I 000051 55 2368          1372368066653 Behavioral
(_unit VHDL (wordregister 0 30 (behavioral 0 41 ))
	(_version v63)
	(_time 1372368066654 2013.06.27 23:21:06)
	(_source (\./../../sourcecode/wordRegister.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 00050706565656160705125a54)
	(_entity
		(_time 1372368066648)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_generic (_internal width ~extSTD.STANDARD.NATURAL 0 32 \14\ (_entity ((i 14)))))
		(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in )(_event))))
		(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal WriteEnablexEI ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{width-1~downto~0}~12 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
		(_port (_internal DataInxDI ~STD_LOGIC_VECTOR{width-1~downto~0}~12 0 37 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{width-1~downto~0}~122 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal DataOutxDO ~STD_LOGIC_VECTOR{width-1~downto~0}~122 0 38 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{width-1~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_signal (_internal StatexDP ~STD_LOGIC_VECTOR{width-1~downto~0}~13 0 44 (_architecture (_uni ))))
		(_signal (_internal StatexDN ~STD_LOGIC_VECTOR{width-1~downto~0}~13 0 44 (_architecture (_uni ))))
		(_process
			(p_memless(_architecture 0 0 49 (_process (_simple)(_target(6)(4))(_sensitivity(5)(2)(3)))))
			(p_memorizing(_architecture 1 0 61 (_process (_target(5))(_sensitivity(0)(1)(6))(_dssslsensitivity 2))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . Behavioral 5 -1
	)
)
I 000050 55 19399         1372368066976 Structure
(_unit VHDL (aerfifo 0 14 (structure 0 30 ))
	(_version v63)
	(_time 1372368066977 2013.06.27 23:21:06)
	(_source (\./../../sourcecode/AERfifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(machxo(components)))
	(_code 474347454511115112145e1d10)
	(_entity
		(_time 1372368066963)
		(_use (std(standard))(ieee(std_logic_1164))(machxo(components)))
	)
	(_component
		(fifo8ka
			(_object
				(_generic (_internal FULLPOINTER1 ~STD_LOGIC_VECTOR{13~downto~0}~13 0 47 (_entity -1 )))
				(_generic (_internal FULLPOINTER ~STD_LOGIC_VECTOR{13~downto~0}~132 0 48 (_entity -1 )))
				(_generic (_internal AFPOINTER1 ~STD_LOGIC_VECTOR{13~downto~0}~134 0 49 (_entity -1 )))
				(_generic (_internal AEPOINTER1 ~STD_LOGIC_VECTOR{13~downto~0}~136 0 50 (_entity -1 )))
				(_generic (_internal AFPOINTER ~STD_LOGIC_VECTOR{13~downto~0}~138 0 51 (_entity -1 )))
				(_generic (_internal AEPOINTER ~STD_LOGIC_VECTOR{13~downto~0}~1310 0 52 (_entity -1 )))
				(_generic (_internal CSDECODE_R ~STD_LOGIC_VECTOR{1~downto~0}~13 0 53 (_entity -1 )))
				(_generic (_internal CSDECODE_W ~STD_LOGIC_VECTOR{1~downto~0}~1312 0 54 (_entity -1 )))
				(_generic (_internal RESETMODE ~STRING~13 0 55 (_entity -1 )))
				(_generic (_internal REGMODE ~STRING~1313 0 55 (_entity -1 )))
				(_generic (_internal DATA_WIDTH_R ~extSTD.STANDARD.INTEGER 0 56 (_entity -1 )))
				(_generic (_internal DATA_WIDTH_W ~extSTD.STANDARD.INTEGER 0 56 (_entity -1 )))
				(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 58 (_entity (_in ))))
				(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 58 (_entity (_in ))))
				(_port (_internal DI2 ~extieee.std_logic_1164.STD_LOGIC 0 58 (_entity (_in ))))
				(_port (_internal DI3 ~extieee.std_logic_1164.STD_LOGIC 0 59 (_entity (_in ))))
				(_port (_internal DI4 ~extieee.std_logic_1164.STD_LOGIC 0 59 (_entity (_in ))))
				(_port (_internal DI5 ~extieee.std_logic_1164.STD_LOGIC 0 59 (_entity (_in ))))
				(_port (_internal DI6 ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_in ))))
				(_port (_internal DI7 ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_in ))))
				(_port (_internal DI8 ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_in ))))
				(_port (_internal DI9 ~extieee.std_logic_1164.STD_LOGIC 0 61 (_entity (_in ))))
				(_port (_internal DI10 ~extieee.std_logic_1164.STD_LOGIC 0 61 (_entity (_in ))))
				(_port (_internal DI11 ~extieee.std_logic_1164.STD_LOGIC 0 61 (_entity (_in ))))
				(_port (_internal DI12 ~extieee.std_logic_1164.STD_LOGIC 0 62 (_entity (_in ))))
				(_port (_internal DI13 ~extieee.std_logic_1164.STD_LOGIC 0 62 (_entity (_in ))))
				(_port (_internal DI14 ~extieee.std_logic_1164.STD_LOGIC 0 63 (_entity (_in ))))
				(_port (_internal DI15 ~extieee.std_logic_1164.STD_LOGIC 0 63 (_entity (_in ))))
				(_port (_internal DI16 ~extieee.std_logic_1164.STD_LOGIC 0 64 (_entity (_in ))))
				(_port (_internal DI17 ~extieee.std_logic_1164.STD_LOGIC 0 64 (_entity (_in ))))
				(_port (_internal DI18 ~extieee.std_logic_1164.STD_LOGIC 0 65 (_entity (_in ))))
				(_port (_internal DI19 ~extieee.std_logic_1164.STD_LOGIC 0 65 (_entity (_in ))))
				(_port (_internal DI20 ~extieee.std_logic_1164.STD_LOGIC 0 66 (_entity (_in ))))
				(_port (_internal DI21 ~extieee.std_logic_1164.STD_LOGIC 0 66 (_entity (_in ))))
				(_port (_internal DI22 ~extieee.std_logic_1164.STD_LOGIC 0 67 (_entity (_in ))))
				(_port (_internal DI23 ~extieee.std_logic_1164.STD_LOGIC 0 67 (_entity (_in ))))
				(_port (_internal DI24 ~extieee.std_logic_1164.STD_LOGIC 0 68 (_entity (_in ))))
				(_port (_internal DI25 ~extieee.std_logic_1164.STD_LOGIC 0 68 (_entity (_in ))))
				(_port (_internal DI26 ~extieee.std_logic_1164.STD_LOGIC 0 69 (_entity (_in ))))
				(_port (_internal DI27 ~extieee.std_logic_1164.STD_LOGIC 0 69 (_entity (_in ))))
				(_port (_internal DI28 ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_in ))))
				(_port (_internal DI29 ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_in ))))
				(_port (_internal DI30 ~extieee.std_logic_1164.STD_LOGIC 0 71 (_entity (_in ))))
				(_port (_internal DI31 ~extieee.std_logic_1164.STD_LOGIC 0 71 (_entity (_in ))))
				(_port (_internal DI32 ~extieee.std_logic_1164.STD_LOGIC 0 72 (_entity (_in ))))
				(_port (_internal DI33 ~extieee.std_logic_1164.STD_LOGIC 0 72 (_entity (_in ))))
				(_port (_internal DI34 ~extieee.std_logic_1164.STD_LOGIC 0 73 (_entity (_in ))))
				(_port (_internal DI35 ~extieee.std_logic_1164.STD_LOGIC 0 73 (_entity (_in ))))
				(_port (_internal FULLI ~extieee.std_logic_1164.STD_LOGIC 0 74 (_entity (_in ))))
				(_port (_internal CSW0 ~extieee.std_logic_1164.STD_LOGIC 0 74 (_entity (_in ))))
				(_port (_internal CSW1 ~extieee.std_logic_1164.STD_LOGIC 0 75 (_entity (_in ))))
				(_port (_internal EMPTYI ~extieee.std_logic_1164.STD_LOGIC 0 75 (_entity (_in ))))
				(_port (_internal CSR0 ~extieee.std_logic_1164.STD_LOGIC 0 76 (_entity (_in ))))
				(_port (_internal CSR1 ~extieee.std_logic_1164.STD_LOGIC 0 76 (_entity (_in ))))
				(_port (_internal WE ~extieee.std_logic_1164.STD_LOGIC 0 76 (_entity (_in ))))
				(_port (_internal RE ~extieee.std_logic_1164.STD_LOGIC 0 77 (_entity (_in ))))
				(_port (_internal CLKW ~extieee.std_logic_1164.STD_LOGIC 0 77 (_entity (_in ))))
				(_port (_internal CLKR ~extieee.std_logic_1164.STD_LOGIC 0 77 (_entity (_in ))))
				(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 78 (_entity (_in ))))
				(_port (_internal RPRST ~extieee.std_logic_1164.STD_LOGIC 0 78 (_entity (_in ))))
				(_port (_internal DO0 ~extieee.std_logic_1164.STD_LOGIC 0 79 (_entity (_out ))))
				(_port (_internal DO1 ~extieee.std_logic_1164.STD_LOGIC 0 79 (_entity (_out ))))
				(_port (_internal DO2 ~extieee.std_logic_1164.STD_LOGIC 0 80 (_entity (_out ))))
				(_port (_internal DO3 ~extieee.std_logic_1164.STD_LOGIC 0 80 (_entity (_out ))))
				(_port (_internal DO4 ~extieee.std_logic_1164.STD_LOGIC 0 81 (_entity (_out ))))
				(_port (_internal DO5 ~extieee.std_logic_1164.STD_LOGIC 0 81 (_entity (_out ))))
				(_port (_internal DO6 ~extieee.std_logic_1164.STD_LOGIC 0 82 (_entity (_out ))))
				(_port (_internal DO7 ~extieee.std_logic_1164.STD_LOGIC 0 82 (_entity (_out ))))
				(_port (_internal DO8 ~extieee.std_logic_1164.STD_LOGIC 0 83 (_entity (_out ))))
				(_port (_internal DO9 ~extieee.std_logic_1164.STD_LOGIC 0 83 (_entity (_out ))))
				(_port (_internal DO10 ~extieee.std_logic_1164.STD_LOGIC 0 84 (_entity (_out ))))
				(_port (_internal DO11 ~extieee.std_logic_1164.STD_LOGIC 0 84 (_entity (_out ))))
				(_port (_internal DO12 ~extieee.std_logic_1164.STD_LOGIC 0 85 (_entity (_out ))))
				(_port (_internal DO13 ~extieee.std_logic_1164.STD_LOGIC 0 85 (_entity (_out ))))
				(_port (_internal DO14 ~extieee.std_logic_1164.STD_LOGIC 0 86 (_entity (_out ))))
				(_port (_internal DO15 ~extieee.std_logic_1164.STD_LOGIC 0 86 (_entity (_out ))))
				(_port (_internal DO16 ~extieee.std_logic_1164.STD_LOGIC 0 87 (_entity (_out ))))
				(_port (_internal DO17 ~extieee.std_logic_1164.STD_LOGIC 0 87 (_entity (_out ))))
				(_port (_internal DO18 ~extieee.std_logic_1164.STD_LOGIC 0 88 (_entity (_out ))))
				(_port (_internal DO19 ~extieee.std_logic_1164.STD_LOGIC 0 88 (_entity (_out ))))
				(_port (_internal DO20 ~extieee.std_logic_1164.STD_LOGIC 0 89 (_entity (_out ))))
				(_port (_internal DO21 ~extieee.std_logic_1164.STD_LOGIC 0 89 (_entity (_out ))))
				(_port (_internal DO22 ~extieee.std_logic_1164.STD_LOGIC 0 90 (_entity (_out ))))
				(_port (_internal DO23 ~extieee.std_logic_1164.STD_LOGIC 0 90 (_entity (_out ))))
				(_port (_internal DO24 ~extieee.std_logic_1164.STD_LOGIC 0 91 (_entity (_out ))))
				(_port (_internal DO25 ~extieee.std_logic_1164.STD_LOGIC 0 91 (_entity (_out ))))
				(_port (_internal DO26 ~extieee.std_logic_1164.STD_LOGIC 0 92 (_entity (_out ))))
				(_port (_internal DO27 ~extieee.std_logic_1164.STD_LOGIC 0 92 (_entity (_out ))))
				(_port (_internal DO28 ~extieee.std_logic_1164.STD_LOGIC 0 93 (_entity (_out ))))
				(_port (_internal DO29 ~extieee.std_logic_1164.STD_LOGIC 0 93 (_entity (_out ))))
				(_port (_internal DO30 ~extieee.std_logic_1164.STD_LOGIC 0 94 (_entity (_out ))))
				(_port (_internal DO31 ~extieee.std_logic_1164.STD_LOGIC 0 94 (_entity (_out ))))
				(_port (_internal DO32 ~extieee.std_logic_1164.STD_LOGIC 0 95 (_entity (_out ))))
				(_port (_internal DO33 ~extieee.std_logic_1164.STD_LOGIC 0 95 (_entity (_out ))))
				(_port (_internal DO34 ~extieee.std_logic_1164.STD_LOGIC 0 96 (_entity (_out ))))
				(_port (_internal DO35 ~extieee.std_logic_1164.STD_LOGIC 0 96 (_entity (_out ))))
				(_port (_internal EF ~extieee.std_logic_1164.STD_LOGIC 0 97 (_entity (_out ))))
				(_port (_internal AEF ~extieee.std_logic_1164.STD_LOGIC 0 97 (_entity (_out ))))
				(_port (_internal AFF ~extieee.std_logic_1164.STD_LOGIC 0 97 (_entity (_out ))))
				(_port (_internal FF ~extieee.std_logic_1164.STD_LOGIC 0 98 (_entity (_out ))))
			)
		)
		(vhi
			(_object
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_out ))))
			)
		)
		(vlo
			(_object
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_out ))))
			)
		)
	)
	(_instantiation AERfifo_0_1 0 140 (_component fifo8ka )
		(_generic
			((FULLPOINTER1)(_string \"01111111110001"\))
			((FULLPOINTER)(_string \"01111111111001"\))
			((AFPOINTER1)(_string \"00011111010001"\))
			((AEPOINTER1)(_string \"00000001011111"\))
			((AFPOINTER)(_string \"00011111011001"\))
			((AEPOINTER)(_string \"00000001010111"\))
			((CSDECODE_R)(_string \"11"\))
			((CSDECODE_W)(_string \"11"\))
			((RESETMODE)(_string \"ASYNC"\))
			((REGMODE)(_string \"NOREG"\))
			((DATA_WIDTH_R)((i 9)))
			((DATA_WIDTH_W)((i 9)))
		)
		(_port
			((DI0)(Data(0)))
			((DI1)(Data(1)))
			((DI2)(Data(2)))
			((DI3)(Data(3)))
			((DI4)(Data(4)))
			((DI5)(Data(5)))
			((DI6)(Data(6)))
			((DI7)(Data(7)))
			((DI8)(Data(8)))
			((DI9)(scuba_vlo))
			((DI10)(scuba_vlo))
			((DI11)(scuba_vlo))
			((DI12)(scuba_vlo))
			((DI13)(scuba_vlo))
			((DI14)(scuba_vlo))
			((DI15)(scuba_vlo))
			((DI16)(scuba_vlo))
			((DI17)(scuba_vlo))
			((DI18)(scuba_vlo))
			((DI19)(scuba_vlo))
			((DI20)(scuba_vlo))
			((DI21)(scuba_vlo))
			((DI22)(scuba_vlo))
			((DI23)(scuba_vlo))
			((DI24)(scuba_vlo))
			((DI25)(scuba_vlo))
			((DI26)(scuba_vlo))
			((DI27)(scuba_vlo))
			((DI28)(scuba_vlo))
			((DI29)(scuba_vlo))
			((DI30)(scuba_vlo))
			((DI31)(scuba_vlo))
			((DI32)(scuba_vlo))
			((DI33)(scuba_vlo))
			((DI34)(scuba_vlo))
			((DI35)(scuba_vlo))
			((FULLI)(Full_int))
			((CSW0)(scuba_vhi))
			((CSW1)(scuba_vhi))
			((EMPTYI)(Empty_int))
			((CSR0)(scuba_vhi))
			((CSR1)(scuba_vhi))
			((WE)(WrEn))
			((RE)(RdEn))
			((CLKW)(WrClock))
			((CLKR)(RdClock))
			((RST)(Reset))
			((RPRST)(RPReset))
			((DO0)(Q(0)))
			((DO1)(Q(1)))
			((DO2)(Q(2)))
			((DO3)(Q(3)))
			((DO4)(Q(4)))
			((DO5)(Q(5)))
			((DO6)(Q(6)))
			((DO7)(Q(7)))
			((DO8)(Q(8)))
			((DO9)(_open))
			((DO10)(_open))
			((DO11)(_open))
			((DO12)(_open))
			((DO13)(_open))
			((DO14)(_open))
			((DO15)(_open))
			((DO16)(_open))
			((DO17)(_open))
			((DO18)(_open))
			((DO19)(_open))
			((DO20)(_open))
			((DO21)(_open))
			((DO22)(_open))
			((DO23)(_open))
			((DO24)(_open))
			((DO25)(_open))
			((DO26)(_open))
			((DO27)(_open))
			((DO28)(_open))
			((DO29)(_open))
			((DO30)(_open))
			((DO31)(_open))
			((DO32)(_open))
			((DO33)(_open))
			((DO34)(_open))
			((DO35)(_open))
			((EF)(Empty_int))
			((AEF)(AlmostEmpty))
			((AFF)(AlmostFull))
			((FF)(Full_int))
		)
		(_use (_entity machxo fifo8ka)
			(_generic
				((DATA_WIDTH_W)((i 9)))
				((DATA_WIDTH_R)((i 9)))
				((REGMODE)(_string \"NOREG"\))
				((RESETMODE)(_string \"ASYNC"\))
				((CSDECODE_W)(_string \"11"\))
				((CSDECODE_R)(_string \"11"\))
				((AEPOINTER)(_string \"00000001010111"\))
				((AEPOINTER1)(_string \"00000001011111"\))
				((AFPOINTER)(_string \"00011111011001"\))
				((AFPOINTER1)(_string \"00011111010001"\))
				((FULLPOINTER)(_string \"01111111111001"\))
				((FULLPOINTER1)(_string \"01111111110001"\))
			)
		)
	)
	(_instantiation scuba_vhi_inst 0 173 (_component vhi )
		(_port
			((Z)(scuba_vhi))
		)
		(_use (_entity machxo vhi)
		)
	)
	(_instantiation scuba_vlo_inst 0 176 (_component vlo )
		(_port
			((Z)(scuba_vlo))
		)
		(_use (_entity machxo vlo)
		)
	)
	(_instantiation AERfifo_1_0 0 179 (_component fifo8ka )
		(_generic
			((FULLPOINTER1)(_string \"00000000000000"\))
			((FULLPOINTER)(_string \"11111111111111"\))
			((AFPOINTER1)(_string \"00000000000000"\))
			((AEPOINTER1)(_string \"00000000000000"\))
			((AFPOINTER)(_string \"11111111111111"\))
			((AEPOINTER)(_string \"11111111111111"\))
			((CSDECODE_R)(_string \"11"\))
			((CSDECODE_W)(_string \"11"\))
			((RESETMODE)(_string \"ASYNC"\))
			((REGMODE)(_string \"NOREG"\))
			((DATA_WIDTH_R)((i 9)))
			((DATA_WIDTH_W)((i 9)))
		)
		(_port
			((DI0)(Data(9)))
			((DI1)(Data(10)))
			((DI2)(Data(11)))
			((DI3)(Data(12)))
			((DI4)(Data(13)))
			((DI5)(Data(14)))
			((DI6)(Data(15)))
			((DI7)(scuba_vlo))
			((DI8)(scuba_vlo))
			((DI9)(scuba_vlo))
			((DI10)(scuba_vlo))
			((DI11)(scuba_vlo))
			((DI12)(scuba_vlo))
			((DI13)(scuba_vlo))
			((DI14)(scuba_vlo))
			((DI15)(scuba_vlo))
			((DI16)(scuba_vlo))
			((DI17)(scuba_vlo))
			((DI18)(scuba_vlo))
			((DI19)(scuba_vlo))
			((DI20)(scuba_vlo))
			((DI21)(scuba_vlo))
			((DI22)(scuba_vlo))
			((DI23)(scuba_vlo))
			((DI24)(scuba_vlo))
			((DI25)(scuba_vlo))
			((DI26)(scuba_vlo))
			((DI27)(scuba_vlo))
			((DI28)(scuba_vlo))
			((DI29)(scuba_vlo))
			((DI30)(scuba_vlo))
			((DI31)(scuba_vlo))
			((DI32)(scuba_vlo))
			((DI33)(scuba_vlo))
			((DI34)(scuba_vlo))
			((DI35)(scuba_vlo))
			((FULLI)(Full_int))
			((CSW0)(scuba_vhi))
			((CSW1)(scuba_vhi))
			((EMPTYI)(Empty_int))
			((CSR0)(scuba_vhi))
			((CSR1)(scuba_vhi))
			((WE)(WrEn))
			((RE)(RdEn))
			((CLKW)(WrClock))
			((CLKR)(RdClock))
			((RST)(Reset))
			((RPRST)(RPReset))
			((DO0)(Q(9)))
			((DO1)(Q(10)))
			((DO2)(Q(11)))
			((DO3)(Q(12)))
			((DO4)(Q(13)))
			((DO5)(Q(14)))
			((DO6)(Q(15)))
			((DO7)(_open))
			((DO8)(_open))
			((DO9)(_open))
			((DO10)(_open))
			((DO11)(_open))
			((DO12)(_open))
			((DO13)(_open))
			((DO14)(_open))
			((DO15)(_open))
			((DO16)(_open))
			((DO17)(_open))
			((DO18)(_open))
			((DO19)(_open))
			((DO20)(_open))
			((DO21)(_open))
			((DO22)(_open))
			((DO23)(_open))
			((DO24)(_open))
			((DO25)(_open))
			((DO26)(_open))
			((DO27)(_open))
			((DO28)(_open))
			((DO29)(_open))
			((DO30)(_open))
			((DO31)(_open))
			((DO32)(_open))
			((DO33)(_open))
			((DO34)(_open))
			((DO35)(_open))
			((EF)(_open))
			((AEF)(_open))
			((AFF)(_open))
			((FF)(_open))
		)
		(_use (_entity machxo fifo8ka)
			(_generic
				((DATA_WIDTH_W)((i 9)))
				((DATA_WIDTH_R)((i 9)))
				((REGMODE)(_string \"NOREG"\))
				((RESETMODE)(_string \"ASYNC"\))
				((CSDECODE_W)(_string \"11"\))
				((CSDECODE_R)(_string \"11"\))
				((AEPOINTER)(_string \"11111111111111"\))
				((AEPOINTER1)(_string \"00000000000000"\))
				((AFPOINTER)(_string \"11111111111111"\))
				((AFPOINTER1)(_string \"00000000000000"\))
				((FULLPOINTER)(_string \"11111111111111"\))
				((FULLPOINTER1)(_string \"00000000000000"\))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal Data ~STD_LOGIC_VECTOR{15~downto~0}~12 0 16 (_entity (_in ))))
		(_port (_internal WrClock ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
		(_port (_internal RdClock ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
		(_port (_internal WrEn ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_in ))))
		(_port (_internal RdEn ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_in ))))
		(_port (_internal Reset ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_in ))))
		(_port (_internal RPReset ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal Q ~STD_LOGIC_VECTOR{15~downto~0}~122 0 23 (_entity (_out ))))
		(_port (_internal Empty ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_out ))))
		(_port (_internal Full ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_out ))))
		(_port (_internal AlmostEmpty ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_out ))))
		(_port (_internal AlmostFull ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_out ))))
		(_signal (_internal scuba_vhi ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_signal (_internal Empty_int ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal Full_int ~extieee.std_logic_1164.STD_LOGIC 0 35 (_architecture (_uni ))))
		(_signal (_internal scuba_vlo ~extieee.std_logic_1164.STD_LOGIC 0 36 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~13 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~132 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~134 0 49 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~136 0 50 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~138 0 51 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~1310 0 52 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 53 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1312 0 54 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_type (_internal ~STRING~13 0 55 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_type (_internal ~STRING~1313 0 55 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_process
			(line__211(_architecture 0 0 211 (_assignment (_simple)(_alias((Empty)(Empty_int)))(_target(8))(_sensitivity(13)))))
			(line__212(_architecture 1 0 212 (_assignment (_simple)(_alias((Full)(Full_int)))(_target(9))(_sensitivity(14)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_model . Structure 2 -1
	)
)
I 000033 55 1433 0 structure_con
(_configuration VHDL (structure_con 0 217 (AERfifo))
	(_version v63)
	(_time 1372368066986 2013.06.27 23:21:06)
	(_source (\./../../sourcecode/AERfifo.vhd\))
	(_use (std(standard))(machxo(components))(ieee(std_logic_1164)))
	(_code 57525555540101405259440c02)
	(_architecture Structure
		(_instantiation AERfifo_0_1
			(_entity machxo fifo8ka V
				(_generic
					((DATA_WIDTH_W)(_code 0))
					((DATA_WIDTH_R)(_code 1))
					((REGMODE)(_code 2))
					((RESETMODE)(_code 3))
					((CSDECODE_W)(_code 4))
					((CSDECODE_R)(_code 5))
					((AEPOINTER)(_code 6))
					((AEPOINTER1)(_code 7))
					((AFPOINTER)(_code 8))
					((AFPOINTER1)(_code 9))
					((FULLPOINTER)(_code 10))
					((FULLPOINTER1)(_code 11))
				)
			)
		)
		(_instantiation scuba_vhi_inst
			(_entity machxo vhi V
			)
		)
		(_instantiation scuba_vlo_inst
			(_entity machxo vlo V
			)
		)
		(_instantiation AERfifo_1_0
			(_entity machxo fifo8ka V
				(_generic
					((DATA_WIDTH_W)(_code 12))
					((DATA_WIDTH_R)(_code 13))
					((REGMODE)(_code 14))
					((RESETMODE)(_code 15))
					((CSDECODE_W)(_code 16))
					((CSDECODE_R)(_code 17))
					((AEPOINTER)(_code 18))
					((AEPOINTER1)(_code 19))
					((AFPOINTER)(_code 20))
					((AFPOINTER1)(_code 21))
					((FULLPOINTER)(_code 22))
					((FULLPOINTER1)(_code 23))
				)
			)
		)
		(_model . Structure_CON__AERfifo__Structure__code__0 24 -1
		)
	)
)
I 000050 55 5069          1372368067270 Structure
(_unit VHDL (clockgen 0 14 (structure 0 24 ))
	(_version v63)
	(_time 1372368067271 2013.06.27 23:21:07)
	(_source (\./../../sourcecode/clockgen.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(machxo(components)))
	(_code 7074717123277266767e322a26)
	(_entity
		(_time 1372368067260)
		(_use (std(standard))(ieee(std_logic_1164))(machxo(components)))
	)
	(_component
		(vlo
			(_object
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
			)
		)
		(ehxpllc
			(_object
				(_generic (_internal DUTY ~extSTD.STANDARD.INTEGER 0 36 (_entity -1 )))
				(_generic (_internal PHASEADJ ~extSTD.STANDARD.INTEGER 0 36 (_entity -1 )))
				(_generic (_internal DELAY_CNTL ~STRING~13 0 37 (_entity -1 )))
				(_generic (_internal CLKOK_DIV ~extSTD.STANDARD.INTEGER 0 37 (_entity -1 )))
				(_generic (_internal FDEL ~extSTD.STANDARD.INTEGER 0 38 (_entity -1 )))
				(_generic (_internal CLKFB_DIV ~extSTD.STANDARD.INTEGER 0 38 (_entity -1 )))
				(_generic (_internal CLKOP_DIV ~extSTD.STANDARD.INTEGER 0 39 (_entity -1 )))
				(_generic (_internal CLKI_DIV ~extSTD.STANDARD.INTEGER 0 39 (_entity -1 )))
				(_port (_internal CLKI ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ))))
				(_port (_internal CLKFB ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ))))
				(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ))))
				(_port (_internal DDAMODE ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_in ))))
				(_port (_internal DDAIZR ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_in ))))
				(_port (_internal DDAILAG ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_in ))))
				(_port (_internal DDAIDEL0 ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ))))
				(_port (_internal DDAIDEL1 ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ))))
				(_port (_internal DDAIDEL2 ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ))))
				(_port (_internal CLKOP ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_out ))))
				(_port (_internal CLKOS ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_out ))))
				(_port (_internal CLKOK ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_out ))))
				(_port (_internal CLKINTFB ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_out ))))
				(_port (_internal LOCK ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_out ))))
			)
		)
	)
	(_instantiation scuba_vlo_inst 0 79 (_component vlo )
		(_port
			((Z)(scuba_vlo))
		)
		(_use (_entity machxo vlo)
		)
	)
	(_instantiation PLLCInst_0 0 82 (_component ehxpllc )
		(_generic
			((DUTY)((i 4)))
			((PHASEADJ)((i 0)))
			((DELAY_CNTL)(_string \"STATIC"\))
			((CLKOK_DIV)((i 2)))
			((FDEL)((i 0)))
			((CLKFB_DIV)((i 3)))
			((CLKOP_DIV)((i 8)))
			((CLKI_DIV)((i 1)))
		)
		(_port
			((CLKI)(CLK))
			((CLKFB)(CLKOP_t))
			((RST)(RESET))
			((DDAMODE)(scuba_vlo))
			((DDAIZR)(scuba_vlo))
			((DDAILAG)(scuba_vlo))
			((DDAIDEL0)(scuba_vlo))
			((DDAIDEL1)(scuba_vlo))
			((DDAIDEL2)(scuba_vlo))
			((CLKOP)(CLKOP_t))
			((CLKOS)(_open))
			((CLKOK)(_open))
			((CLKINTFB)(_open))
			((LOCK)(LOCK))
		)
		(_use (_entity machxo ehxpllc)
			(_generic
				((CLKI_DIV)((i 1)))
				((CLKFB_DIV)((i 3)))
				((CLKOP_DIV)((i 8)))
				((CLKOK_DIV)((i 2)))
				((PHASEADJ)((i 0)))
				((FDEL)((i 0)))
				((DUTY)((i 4)))
				((DELAY_CNTL)(_string \"STATIC"\))
			)
			(_port
				((clki)(CLKI))
				((clkfb)(CLKFB))
				((rst)(RST))
				((ddamode)(DDAMODE))
				((ddaizr)(DDAIZR))
				((ddailag)(DDAILAG))
				((ddaidel0)(DDAIDEL0))
				((ddaidel1)(DDAIDEL1))
				((ddaidel2)(DDAIDEL2))
				((clkos)(CLKOS))
				((clkop)(CLKOP))
				((clkok)(CLKOK))
				((lock)(LOCK))
				((clkintfb)(CLKINTFB))
			)
		)
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
		(_port (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
		(_port (_internal CLKOP ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_out ))))
		(_port (_internal LOCK ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_out ))))
		(_signal (_internal scuba_vlo ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ))))
		(_signal (_internal CLKOP_t ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_type (_internal ~STRING~13 0 37 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_process
			(line__94(_architecture 0 0 94 (_assignment (_simple)(_alias((CLKOP)(CLKOP_t)))(_target(2))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
	)
	(_model . Structure 1 -1
	)
)
I 000033 55 1120 0 structure_con
(_configuration VHDL (structure_con 0 99 (clockgen))
	(_version v63)
	(_time 1372368067279 2013.06.27 23:21:07)
	(_source (\./../../sourcecode/clockgen.vhd\))
	(_use (std(standard))(machxo(components))(ieee(std_logic_1164)))
	(_code 70757170742626677571632b25)
	(_architecture Structure
		(_instantiation scuba_vlo_inst
			(_entity machxo vlo V
			)
		)
		(_instantiation PLLCInst_0
			(_entity machxo ehxpllc V
				(_generic
					((CLKI_DIV)(_code 0))
					((CLKFB_DIV)(_code 1))
					((CLKOP_DIV)(_code 2))
					((CLKOK_DIV)(_code 3))
					((PHASEADJ)(_code 4))
					((FDEL)(_code 5))
					((DUTY)(_code 6))
					((DELAY_CNTL)(_code 7))
				)
				(_port
					((clki)(CLKI))
					((clkfb)(CLKFB))
					((rst)(RST))
					((ddamode)(DDAMODE))
					((ddaizr)(DDAIZR))
					((ddailag)(DDAILAG))
					((ddaidel0)(DDAIDEL0))
					((ddaidel1)(DDAIDEL1))
					((ddaidel2)(DDAIDEL2))
					((clkos)(CLKOS))
					((clkop)(CLKOP))
					((clkok)(CLKOK))
					((lock)(LOCK))
					((clkintfb)(CLKINTFB))
				)
			)
		)
		(_model . Structure_CON__clockgen__Structure__code__0 8 -1
		)
	)
)
I 000051 55 1879          1372368067555 Behavioral
(_unit VHDL (earlypakettimer 0 25 (behavioral 0 33 ))
	(_version v63)
	(_time 1372368067556 2013.06.27 23:21:07)
	(_source (\./../../sourcecode/earlyPaketTimer.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 888c8e8681dede9ed88f91d3d9)
	(_entity
		(_time 1372368067551)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in )(_event))))
		(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in ))))
		(_port (_internal ClearxSI ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal TimerExpiredxSO ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{20~downto~0}~13 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 20)(i 0))))))
		(_signal (_internal CountxDN ~STD_LOGIC_VECTOR{20~downto~0}~13 0 36 (_architecture (_uni ))))
		(_signal (_internal CountxDP ~STD_LOGIC_VECTOR{20~downto~0}~13 0 36 (_architecture (_uni ))))
		(_process
			(p_memless(_architecture 0 0 41 (_process (_simple)(_target(4)(3))(_sensitivity(5)(2)))))
			(p_memoryzing(_architecture 1 0 55 (_process (_target(5))(_sensitivity(0)(1)(4))(_dssslsensitivity 2))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 33686018 2 )
	)
	(_model . Behavioral 2 -1
	)
)
I 000051 55 1665          1372368067886 Behavioral
(_unit VHDL (eventbeforeoverflow 0 30 (behavioral 0 39 ))
	(_version v63)
	(_time 1372368067887 2013.06.27 23:21:07)
	(_source (\./../../sourcecode/EventBeforeOverflow.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code d0d4d183d68781c68681c48a83)
	(_entity
		(_time 1372368067882)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in )(_event))))
		(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal OverflowxDI ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal EventxDI ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal EventBeforeOverflowxDO ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
		(_type (_internal state 0 40 (_enum1 stidle stevent stoverflow (_to (i 0)(i 2)))))
		(_signal (_internal StatexDP state 0 42 (_architecture (_uni ))))
		(_signal (_internal StatexDN state 0 42 (_architecture (_uni ))))
		(_process
			(p_memless(_architecture 0 0 47 (_process (_simple)(_target(6)(4))(_sensitivity(5)(2)(3)))))
			(p_memorizing(_architecture 1 0 74 (_process (_target(5))(_sensitivity(0)(1)(6))(_dssslsensitivity 2))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Behavioral 2 -1
	)
)
I 000051 55 1935          1372368068209 Behavioral
(_unit VHDL (eventcounter 0 26 (behavioral 0 35 ))
	(_version v63)
	(_time 1372368068210 2013.06.27 23:21:08)
	(_source (\./../../sourcecode/eventCounter.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 181c1b1e164f490e4e1a0c424a)
	(_entity
		(_time 1372368068204)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal ClearxSI ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal IncrementxSI ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal OverflowxSO ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{8~downto~0}~13 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_signal (_internal CountxDP ~STD_LOGIC_VECTOR{8~downto~0}~13 0 37 (_architecture (_uni ))))
		(_signal (_internal CountxDN ~STD_LOGIC_VECTOR{8~downto~0}~13 0 37 (_architecture (_uni ))))
		(_process
			(p_memoryless(_architecture 0 0 41 (_process (_simple)(_target(6)(4))(_sensitivity(5)(2)(3)))))
			(p_memoryzing(_architecture 1 0 61 (_process (_target(5))(_sensitivity(0)(1)(6))(_dssslsensitivity 2))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33686018 2 )
		(33686018 33686018 2 )
		(33686018 33686018 2 )
	)
	(_model . Behavioral 2 -1
	)
)
I 000051 55 3232          1372368068508 Behavioral
(_unit VHDL (fifostatemachine 0 25 (behavioral 0 53 ))
	(_version v63)
	(_time 1372368068509 2013.06.27 23:21:08)
	(_source (\./../../sourcecode/fifoStatemachine.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 4044414249171256114e531b15)
	(_entity
		(_time 1372368068504)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in )(_event))))
		(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in ))))
		(_port (_internal RunxSI ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal FifoTransactionxSO ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
		(_port (_internal FX2FifoInFullxSBI ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal FifoEmptyxSI ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
		(_port (_internal FifoReadxEO ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_out ))))
		(_port (_internal FX2FifoWritexEBO ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_out ))))
		(_port (_internal FX2FifoPktEndxSBO ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal FX2FifoAddressxDO ~STD_LOGIC_VECTOR{1~downto~0}~12 0 42 (_entity (_out ))))
		(_port (_internal IncEventCounterxSO ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_out ))))
		(_port (_internal ResetEventCounterxSO ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_out ))))
		(_port (_internal ResetEarlyPaketTimerxSO ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_out ))))
		(_port (_internal EarlyPaketTimerOverflowxSI ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_in ))))
		(_type (_internal state 0 54 (_enum1 stidle stearlypaket1 stsetupwrite1 stwrite (_to (i 0)(i 3)))))
		(_signal (_internal StatexDP state 0 57 (_architecture (_uni ))))
		(_signal (_internal StatexDN state 0 57 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR~13 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 1))))))
		(_constant (_internal EP2 ~STD_LOGIC_VECTOR~13 0 61 (_architecture (_string \"00"\))))
		(_type (_internal ~STD_LOGIC_VECTOR~131 0 62 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 1))))))
		(_constant (_internal EP6 ~STD_LOGIC_VECTOR~131 0 62 (_architecture (_string \"10"\))))
		(_process
			(p_memless(_architecture 0 0 68 (_process (_simple)(_target(15)(3)(6)(7)(8)(9)(10)(11)(12))(_sensitivity(14)(2)(4)(5)(13)))))
			(p_memoryzing(_architecture 1 0 127 (_process (_target(14))(_sensitivity(0)(1)(15))(_dssslsensitivity 2))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . Behavioral 2 -1
	)
)
I 000051 55 6993          1372368068810 Behavioral
(_unit VHDL (monitorstatemachine 0 25 (behavioral 0 68 ))
	(_version v63)
	(_time 1372368068811 2013.06.27 23:21:08)
	(_source (\./../../sourcecode/monitorStateMachine.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 787c2479262f796e717e7d7d3e232b)
	(_entity
		(_time 1372368068805)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in )(_event))))
		(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in ))))
		(_port (_internal AERREQxSBI ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal AERACKxSBO ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
		(_port (_internal XxDI ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal UseLongAckxSI ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal FifoFullxSI ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in ))))
		(_port (_internal FifoWritexEO ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_out ))))
		(_port (_internal TimestampRegWritexEO ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_out ))))
		(_port (_internal AddressRegWritexEO ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal AddressTimestampSelectxSO ~STD_LOGIC_VECTOR{1~downto~0}~12 0 48 (_entity (_out ))))
		(_port (_internal ADCvalueReadyxSI ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_in ))))
		(_port (_internal ReadADCvaluexEO ~extieee.std_logic_1164.STD_LOGIC 0 52 (_entity (_out ))))
		(_port (_internal TimestampOverflowxSI ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_in ))))
		(_port (_internal TriggerxSI ~extieee.std_logic_1164.STD_LOGIC 0 58 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~122 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal AddressMSBxDO ~STD_LOGIC_VECTOR{1~downto~0}~122 0 61 (_entity (_out ))))
		(_port (_internal ResetTimestampxSBI ~extieee.std_logic_1164.STD_LOGIC 0 64 (_entity (_in ))))
		(_type (_internal state 0 69 (_enum1 stidle stwraddress stwrtime stwait stoverflow stresettimestamp stfifofull streqrelease stadc stadctime stwrtriggertime stwrtrigger (_to (i 0)(i 11)))))
		(_signal (_internal AERREQxSB ~extieee.std_logic_1164.STD_LOGIC 0 72 (_architecture (_uni ))))
		(_signal (_internal StatexDP state 0 75 (_architecture (_uni ))))
		(_signal (_internal StatexDN state 0 75 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 76 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal CountxDP ~STD_LOGIC_VECTOR{7~downto~0}~13 0 76 (_architecture (_uni ))))
		(_signal (_internal CountxDN ~STD_LOGIC_VECTOR{7~downto~0}~13 0 76 (_architecture (_uni ))))
		(_signal (_internal TriggerxDP ~extieee.std_logic_1164.STD_LOGIC 0 77 (_architecture (_uni ))))
		(_signal (_internal TriggerxDN ~extieee.std_logic_1164.STD_LOGIC 0 77 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 80 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal TimestampOverflowxDN ~STD_LOGIC_VECTOR{15~downto~0}~13 0 80 (_architecture (_uni ))))
		(_signal (_internal TimestampOverflowxDP ~STD_LOGIC_VECTOR{15~downto~0}~13 0 80 (_architecture (_uni ))))
		(_signal (_internal TimestampResetxDP ~extieee.std_logic_1164.STD_LOGIC 0 83 (_architecture (_uni ))))
		(_signal (_internal TimestampResetxDN ~extieee.std_logic_1164.STD_LOGIC 0 83 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 86 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal selectADC ~STD_LOGIC_VECTOR{1~downto~0}~13 0 86 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~132 0 87 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal selectaddress ~STD_LOGIC_VECTOR{1~downto~0}~132 0 87 (_architecture (_string \"01"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~134 0 88 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal selecttimestamp ~STD_LOGIC_VECTOR{1~downto~0}~134 0 88 (_architecture (_string \"00"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~136 0 89 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal selecttrigger ~STD_LOGIC_VECTOR{1~downto~0}~136 0 89 (_architecture (_string \"10"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~138 0 91 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal address ~STD_LOGIC_VECTOR{1~downto~0}~138 0 91 (_architecture (_string \"00"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1310 0 92 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal wrap ~STD_LOGIC_VECTOR{1~downto~0}~1310 0 92 (_architecture (_string \"10"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1312 0 93 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal timereset ~STD_LOGIC_VECTOR{1~downto~0}~1312 0 93 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 94 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal timestamp ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 94 (_architecture (_string \"01"\))))
		(_constant (_internal ackExtension ~extSTD.STANDARD.INTEGER 0 96 (_architecture ((i 5)))))
		(_process
			(line__99(_architecture 0 0 99 (_assignment (_simple)(_alias((AERREQxSB)(AERREQxSBI)))(_target(17))(_sensitivity(2)))))
			(p_memless(_architecture 1 0 102 (_process (_simple)(_target(19)(21)(23)(24)(27)(3)(7)(8)(9)(10)(12)(15))(_sensitivity(17)(18)(20)(22)(25)(26)(4)(5)(6)(11)(13)(14)(16)))))
			(p_memoryzing(_architecture 2 0 273 (_process (_target(18)(20)(22)(25)(26))(_sensitivity(0)(1)(19)(21)(23)(24)(27))(_dssslsensitivity 2))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_static
		(33686018 33686018 )
		(33686018 33686018 33686018 33686018 )
		(33686018 33686018 33686018 33686018 )
		(33686018 33686018 )
		(33686018 33686018 )
		(33686018 33686018 )
		(33686018 33686018 33686018 33686018 )
	)
	(_model . Behavioral 3 -1
	)
)
I 000051 55 4397          1372368069117 Behavioral
(_unit VHDL (synchronizerstatemachine 0 19 (behavioral 0 45 ))
	(_version v63)
	(_time 1372368069118 2013.06.27 23:21:09)
	(_source (\./../../sourcecode/synchronizerStateMachine.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code a0a5aaf6a9f7a1b6f6f7b8fbf3)
	(_entity
		(_time 1372368069111)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_in )(_event))))
		(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_in ))))
		(_port (_internal RunxSI ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_in ))))
		(_port (_internal ConfigxSI ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
		(_port (_internal SyncInxABI ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal SyncOutxSBO ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_port (_internal TriggerxSO ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
		(_port (_internal HostResetTimestampxSI ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal ResetTimestampxSBO ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_out ))))
		(_port (_internal IncrementCounterxSO ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_out ))))
		(_type (_internal state 0 46 (_enum1 stidle sttriggerinhigh sttriggerinlow stresetslaves strunslave stslavewaitedge (_to (i 0)(i 5)))))
		(_signal (_internal StatexDP state 0 49 (_architecture (_uni ))))
		(_signal (_internal StatexDN state 0 49 (_architecture (_uni ))))
		(_signal (_internal SyncInxSB ~extieee.std_logic_1164.STD_LOGIC 0 52 (_architecture (_uni ))))
		(_signal (_internal SyncInxSBN ~extieee.std_logic_1164.STD_LOGIC 0 52 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~13 0 56 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_signal (_internal DividerxDN ~STD_LOGIC_VECTOR{6~downto~0}~13 0 56 (_architecture (_uni ))))
		(_signal (_internal DividerxDP ~STD_LOGIC_VECTOR{6~downto~0}~13 0 56 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~13 0 57 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_signal (_internal CounterxDN ~STD_LOGIC_VECTOR{13~downto~0}~13 0 57 (_architecture (_uni ))))
		(_signal (_internal CounterxDP ~STD_LOGIC_VECTOR{13~downto~0}~13 0 57 (_architecture (_uni ))))
		(_constant (_internal counterInc ~extSTD.STANDARD.INTEGER 0 63 (_process 0 ((i 89)))))
		(_constant (_internal squareWaveHighTime ~extSTD.STANDARD.INTEGER 0 64 (_process 0 ((i 50)))))
		(_constant (_internal squareWavePeriod ~extSTD.STANDARD.INTEGER 0 65 (_process 0 ((i 100)))))
		(_constant (_internal timeout ~extSTD.STANDARD.INTEGER 0 66 (_process 0 ((i 1000)))))
		(_constant (_internal resetSlavesTime ~extSTD.STANDARD.INTEGER 0 67 (_process 0 ((i 6000)))))
		(_process
			(p_memless(_architecture 0 0 62 (_process (_simple)(_target(11)(14)(16)(5)(6)(8)(9))(_sensitivity(10)(12)(15)(17)(2)(3)(4)(7)))))
			(p_mem(_architecture 1 0 223 (_process (_target(10)(15)(17))(_sensitivity(0)(1)(11)(14)(16))(_dssslsensitivity 2))))
			(synchronizer(_architecture 2 0 240 (_process (_target(12)(13))(_sensitivity(0)(13)(4))(_dssslsensitivity 1))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_static
		(33686018 131586 )
		(33686018 33686018 33686018 514 )
		(33686018 131586 )
		(33686018 33686018 33686018 514 )
		(33686018 131586 )
		(33686018 33686018 33686018 514 )
		(33686018 131586 )
		(33686018 33686018 33686018 514 )
		(33686018 131586 )
		(33686018 33686018 33686018 514 )
		(33686018 131586 )
		(33686018 33686018 33686018 514 )
		(33686018 131586 )
		(33686018 33686018 33686018 514 )
		(33686018 131586 )
		(33686018 33686018 33686018 514 )
		(33686018 131586 )
		(33686018 33686018 33686018 514 )
	)
	(_model . Behavioral 3 -1
	)
)
I 000051 55 2474          1372368069421 Behavioral
(_unit VHDL (timestampcounter 0 25 (behavioral 0 36 ))
	(_version v63)
	(_time 1372368069422 2013.06.27 23:21:09)
	(_source (\./../../sourcecode/timestampCounter.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code d8dd8d8ad98fd8cede8ccb838d)
	(_entity
		(_time 1372368069417)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal IncrementxSI ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal OverflowxSO ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_port (_internal DataxDO ~STD_LOGIC_VECTOR{13~downto~0}~12 0 33 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{14~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 14)(i 0))))))
		(_signal (_internal CountxDP ~STD_LOGIC_VECTOR{14~downto~0}~13 0 38 (_architecture (_uni ))))
		(_signal (_internal CountxDN ~STD_LOGIC_VECTOR{14~downto~0}~13 0 38 (_architecture (_uni ))))
		(_signal (_internal MSbDelayedxDN ~extieee.std_logic_1164.STD_LOGIC 0 40 (_architecture (_uni ))))
		(_signal (_internal MSbDelayedxDP ~extieee.std_logic_1164.STD_LOGIC 0 40 (_architecture (_uni ))))
		(_process
			(line__44(_architecture 0 0 44 (_assignment (_simple)(_alias((DataxDO)(CountxDP(d_13_0))))(_target(4))(_sensitivity(5(d_13_0))))))
			(line__49(_architecture 1 0 49 (_assignment (_simple)(_target(3))(_sensitivity(5(14))(8)))))
			(p_memless(_architecture 2 0 52 (_process (_simple)(_target(6)(7))(_sensitivity(5)(2)))))
			(p_memoryzing(_architecture 3 0 65 (_process (_target(5)(8))(_sensitivity(0)(1)(6)(7))(_dssslsensitivity 2))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33686018 33686018 131586 )
	)
	(_model . Behavioral 4 -1
	)
)
I 000051 55 45912         1372368069973 Structural
(_unit VHDL (usbaer_top_level 0 26 (structural 0 102 ))
	(_version v63)
	(_time 1372368069974 2013.06.27 23:21:09)
	(_source (\./../../sourcecode/USBAER_top_level.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_code faffacaba8adacecfbfeaefde8a3fd)
	(_entity
		(_time 1372368069750)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(clockgen
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 136 (_entity (_in ))))
				(_port (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 137 (_entity (_in ))))
				(_port (_internal CLKOP ~extieee.std_logic_1164.STD_LOGIC 0 138 (_entity (_out ))))
				(_port (_internal LOCK ~extieee.std_logic_1164.STD_LOGIC 0 139 (_entity (_out ))))
			)
		)
		(shiftRegister
			(_object
				(_generic (_internal width ~extSTD.STANDARD.NATURAL 0 124 (_entity -1 )))
				(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 126 (_entity (_in ))))
				(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 127 (_entity (_in ))))
				(_port (_internal LatchxEI ~extieee.std_logic_1164.STD_LOGIC 0 128 (_entity (_in ))))
				(_port (_internal DxDI ~extieee.std_logic_1164.STD_LOGIC 0 129 (_entity (_in ))))
				(_port (_internal QxDO ~extieee.std_logic_1164.STD_LOGIC 0 130 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{width-1~downto~0}~13 0 131 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 52 )(i 0))))))
				(_port (_internal DataOutxDO ~STD_LOGIC_VECTOR{width-1~downto~0}~13 0 131 (_entity (_out ))))
			)
		)
		(AERfifo
			(_object
				(_port (_internal Data ~STD_LOGIC_VECTOR{15~downto~0}~1320 0 267 (_entity (_in ))))
				(_port (_internal WrClock ~extieee.std_logic_1164.STD_LOGIC 0 268 (_entity (_in ))))
				(_port (_internal RdClock ~extieee.std_logic_1164.STD_LOGIC 0 269 (_entity (_in ))))
				(_port (_internal WrEn ~extieee.std_logic_1164.STD_LOGIC 0 270 (_entity (_in ))))
				(_port (_internal RdEn ~extieee.std_logic_1164.STD_LOGIC 0 271 (_entity (_in ))))
				(_port (_internal Reset ~extieee.std_logic_1164.STD_LOGIC 0 272 (_entity (_in ))))
				(_port (_internal RPReset ~extieee.std_logic_1164.STD_LOGIC 0 273 (_entity (_in ))))
				(_port (_internal Q ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 274 (_entity (_out ))))
				(_port (_internal Empty ~extieee.std_logic_1164.STD_LOGIC 0 275 (_entity (_out ))))
				(_port (_internal Full ~extieee.std_logic_1164.STD_LOGIC 0 276 (_entity (_out ))))
				(_port (_internal AlmostEmpty ~extieee.std_logic_1164.STD_LOGIC 0 277 (_entity (_out ))))
				(_port (_internal AlmostFull ~extieee.std_logic_1164.STD_LOGIC 0 278 (_entity (_out ))))
			)
		)
		(wordRegister
			(_object
				(_generic (_internal width ~extSTD.STANDARD.NATURAL 0 230 (_entity -1 ((i 14)))))
				(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 232 (_entity (_in ))))
				(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 233 (_entity (_in ))))
				(_port (_internal WriteEnablexEI ~extieee.std_logic_1164.STD_LOGIC 0 234 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{width-1~downto~0}~1314 0 235 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 53 )(i 0))))))
				(_port (_internal DataInxDI ~STD_LOGIC_VECTOR{width-1~downto~0}~1314 0 235 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{width-1~downto~0}~1316 0 236 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 54 )(i 0))))))
				(_port (_internal DataOutxDO ~STD_LOGIC_VECTOR{width-1~downto~0}~1316 0 236 (_entity (_out ))))
			)
		)
		(earlyPaketTimer
			(_object
				(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 259 (_entity (_in ))))
				(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 260 (_entity (_in ))))
				(_port (_internal ClearxSI ~extieee.std_logic_1164.STD_LOGIC 0 261 (_entity (_in ))))
				(_port (_internal TimerExpiredxSO ~extieee.std_logic_1164.STD_LOGIC 0 262 (_entity (_out ))))
			)
		)
		(eventCounter
			(_object
				(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 241 (_entity (_in ))))
				(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 242 (_entity (_in ))))
				(_port (_internal ClearxSI ~extieee.std_logic_1164.STD_LOGIC 0 243 (_entity (_in ))))
				(_port (_internal IncrementxSI ~extieee.std_logic_1164.STD_LOGIC 0 244 (_entity (_in ))))
				(_port (_internal OverflowxSO ~extieee.std_logic_1164.STD_LOGIC 0 245 (_entity (_out ))))
			)
		)
		(timestampCounter
			(_object
				(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 250 (_entity (_in ))))
				(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 251 (_entity (_in ))))
				(_port (_internal IncrementxSI ~extieee.std_logic_1164.STD_LOGIC 0 252 (_entity (_in ))))
				(_port (_internal OverflowxSO ~extieee.std_logic_1164.STD_LOGIC 0 253 (_entity (_out ))))
				(_port (_internal DataxDO ~STD_LOGIC_VECTOR{13~downto~0}~1318 0 254 (_entity (_out ))))
			)
		)
		(synchronizerStateMachine
			(_object
				(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 154 (_entity (_in ))))
				(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 155 (_entity (_in ))))
				(_port (_internal RunxSI ~extieee.std_logic_1164.STD_LOGIC 0 156 (_entity (_in ))))
				(_port (_internal ConfigxSI ~extieee.std_logic_1164.STD_LOGIC 0 157 (_entity (_in ))))
				(_port (_internal SyncInxABI ~extieee.std_logic_1164.STD_LOGIC 0 158 (_entity (_in ))))
				(_port (_internal SyncOutxSBO ~extieee.std_logic_1164.STD_LOGIC 0 159 (_entity (_out ))))
				(_port (_internal TriggerxSO ~extieee.std_logic_1164.STD_LOGIC 0 160 (_entity (_out ))))
				(_port (_internal HostResetTimestampxSI ~extieee.std_logic_1164.STD_LOGIC 0 161 (_entity (_in ))))
				(_port (_internal ResetTimestampxSBO ~extieee.std_logic_1164.STD_LOGIC 0 162 (_entity (_out ))))
				(_port (_internal IncrementCounterxSO ~extieee.std_logic_1164.STD_LOGIC 0 163 (_entity (_out ))))
			)
		)
		(fifoStatemachine
			(_object
				(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 106 (_entity (_in ))))
				(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 107 (_entity (_in ))))
				(_port (_internal RunxSI ~extieee.std_logic_1164.STD_LOGIC 0 108 (_entity (_in ))))
				(_port (_internal FifoTransactionxSO ~extieee.std_logic_1164.STD_LOGIC 0 109 (_entity (_out ))))
				(_port (_internal FX2FifoInFullxSBI ~extieee.std_logic_1164.STD_LOGIC 0 110 (_entity (_in ))))
				(_port (_internal FifoEmptyxSI ~extieee.std_logic_1164.STD_LOGIC 0 111 (_entity (_in ))))
				(_port (_internal FifoReadxEO ~extieee.std_logic_1164.STD_LOGIC 0 112 (_entity (_out ))))
				(_port (_internal FX2FifoWritexEBO ~extieee.std_logic_1164.STD_LOGIC 0 113 (_entity (_out ))))
				(_port (_internal FX2FifoPktEndxSBO ~extieee.std_logic_1164.STD_LOGIC 0 114 (_entity (_out ))))
				(_port (_internal FX2FifoAddressxDO ~STD_LOGIC_VECTOR{1~downto~0}~13 0 115 (_entity (_out ))))
				(_port (_internal IncEventCounterxSO ~extieee.std_logic_1164.STD_LOGIC 0 116 (_entity (_out ))))
				(_port (_internal ResetEventCounterxSO ~extieee.std_logic_1164.STD_LOGIC 0 117 (_entity (_out ))))
				(_port (_internal ResetEarlyPaketTimerxSO ~extieee.std_logic_1164.STD_LOGIC 0 118 (_entity (_out ))))
				(_port (_internal EarlyPaketTimerOverflowxSI ~extieee.std_logic_1164.STD_LOGIC 0 119 (_entity (_in ))))
			)
		)
		(monitorStateMachine
			(_object
				(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 168 (_entity (_in ))))
				(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 169 (_entity (_in ))))
				(_port (_internal AERREQxSBI ~extieee.std_logic_1164.STD_LOGIC 0 170 (_entity (_in ))))
				(_port (_internal AERACKxSBO ~extieee.std_logic_1164.STD_LOGIC 0 171 (_entity (_out ))))
				(_port (_internal XxDI ~extieee.std_logic_1164.STD_LOGIC 0 172 (_entity (_in ))))
				(_port (_internal UseLongAckxSI ~extieee.std_logic_1164.STD_LOGIC 0 173 (_entity (_in ))))
				(_port (_internal FifoFullxSI ~extieee.std_logic_1164.STD_LOGIC 0 174 (_entity (_in ))))
				(_port (_internal FifoWritexEO ~extieee.std_logic_1164.STD_LOGIC 0 175 (_entity (_out ))))
				(_port (_internal TimestampRegWritexEO ~extieee.std_logic_1164.STD_LOGIC 0 176 (_entity (_out ))))
				(_port (_internal AddressRegWritexEO ~extieee.std_logic_1164.STD_LOGIC 0 177 (_entity (_out ))))
				(_port (_internal AddressTimestampSelectxSO ~STD_LOGIC_VECTOR{1~downto~0}~132 0 178 (_entity (_out ))))
				(_port (_internal ADCvalueReadyxSI ~extieee.std_logic_1164.STD_LOGIC 0 179 (_entity (_in ))))
				(_port (_internal ReadADCvaluexEO ~extieee.std_logic_1164.STD_LOGIC 0 180 (_entity (_out ))))
				(_port (_internal TimestampOverflowxSI ~extieee.std_logic_1164.STD_LOGIC 0 181 (_entity (_in ))))
				(_port (_internal TriggerxSI ~extieee.std_logic_1164.STD_LOGIC 0 182 (_entity (_in ))))
				(_port (_internal AddressMSBxDO ~STD_LOGIC_VECTOR{1~downto~0}~134 0 183 (_entity (_out ))))
				(_port (_internal ResetTimestampxSBI ~extieee.std_logic_1164.STD_LOGIC 0 184 (_entity (_in ))))
			)
		)
		(ADCStateMachine
			(_object
				(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 190 (_entity (_in ))))
				(_port (_internal ADCclockxCO ~extieee.std_logic_1164.STD_LOGIC 0 191 (_entity (_out ))))
				(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 192 (_entity (_in ))))
				(_port (_internal ADCwordxDI ~STD_LOGIC_VECTOR{9~downto~0}~13 0 193 (_entity (_in ))))
				(_port (_internal ADCoutxDO ~STD_LOGIC_VECTOR{13~downto~0}~13 0 194 (_entity (_out ))))
				(_port (_internal ADCoexEBO ~extieee.std_logic_1164.STD_LOGIC 0 195 (_entity (_out ))))
				(_port (_internal ADCstbyxEO ~extieee.std_logic_1164.STD_LOGIC 0 196 (_entity (_out ))))
				(_port (_internal ADCovrxSI ~extieee.std_logic_1164.STD_LOGIC 0 197 (_entity (_in ))))
				(_port (_internal RegisterWritexEO ~extieee.std_logic_1164.STD_LOGIC 0 198 (_entity (_out ))))
				(_port (_internal SRLatchxEI ~extieee.std_logic_1164.STD_LOGIC 0 199 (_entity (_in ))))
				(_port (_internal RunADCxSI ~extieee.std_logic_1164.STD_LOGIC 0 200 (_entity (_in ))))
				(_port (_internal ExposurexDI ~STD_LOGIC_VECTOR{15~downto~0}~13 0 201 (_entity (_in ))))
				(_port (_internal ColSettlexDI ~STD_LOGIC_VECTOR{15~downto~0}~136 0 202 (_entity (_in ))))
				(_port (_internal RowSettlexDI ~STD_LOGIC_VECTOR{15~downto~0}~138 0 203 (_entity (_in ))))
				(_port (_internal ResSettlexDI ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 204 (_entity (_in ))))
				(_port (_internal FramePeriodxDI ~STD_LOGIC_VECTOR{15~downto~0}~1312 0 205 (_entity (_in ))))
				(_port (_internal SBRet10xEI ~extieee.std_logic_1164.STD_LOGIC 0 206 (_entity (_in ))))
				(_port (_internal TestPixelxEI ~extieee.std_logic_1164.STD_LOGIC 0 207 (_entity (_in ))))
				(_port (_internal ExtTriggerxEI ~extieee.std_logic_1164.STD_LOGIC 0 208 (_entity (_in ))))
				(_port (_internal CDVSTestSRRowInxSO ~extieee.std_logic_1164.STD_LOGIC 0 209 (_entity (_out ))))
				(_port (_internal CDVSTestSRRowClockxSO ~extieee.std_logic_1164.STD_LOGIC 0 210 (_entity (_out ))))
				(_port (_internal CDVSTestSRColInxSO ~extieee.std_logic_1164.STD_LOGIC 0 211 (_entity (_out ))))
				(_port (_internal CDVSTestSRColClockxSO ~extieee.std_logic_1164.STD_LOGIC 0 212 (_entity (_out ))))
				(_port (_internal CDVSTestColMode0xSO ~extieee.std_logic_1164.STD_LOGIC 0 213 (_entity (_out ))))
				(_port (_internal CDVSTestColMode1xSO ~extieee.std_logic_1164.STD_LOGIC 0 214 (_entity (_out ))))
				(_port (_internal CDVSTestApsTxGatexSO ~extieee.std_logic_1164.STD_LOGIC 0 215 (_entity (_out ))))
				(_port (_internal ADCStateOutputLEDxSO ~extieee.std_logic_1164.STD_LOGIC 0 216 (_entity (_out ))))
			)
		)
		(ADCvalueReady
			(_object
				(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 221 (_entity (_in ))))
				(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 222 (_entity (_in ))))
				(_port (_internal RegisterWritexEI ~extieee.std_logic_1164.STD_LOGIC 0 223 (_entity (_in ))))
				(_port (_internal ReadValuexEI ~extieee.std_logic_1164.STD_LOGIC 0 224 (_entity (_in ))))
				(_port (_internal ValueReadyxSO ~extieee.std_logic_1164.STD_LOGIC 0 225 (_entity (_out ))))
			)
		)
		(cDVSResetStateMachine
			(_object
				(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 144 (_entity (_in ))))
				(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 145 (_entity (_in ))))
				(_port (_internal AERackxSBI ~extieee.std_logic_1164.STD_LOGIC 0 146 (_entity (_in ))))
				(_port (_internal RxcolGxSI ~extieee.std_logic_1164.STD_LOGIC 0 147 (_entity (_in ))))
				(_port (_internal cDVSresetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 148 (_entity (_in ))))
				(_port (_internal CDVSresetxRBO ~extieee.std_logic_1164.STD_LOGIC 0 149 (_entity (_out ))))
			)
		)
	)
	(_instantiation uClockGen 0 391 (_component clockgen )
		(_port
			((CLK)(IFClockxCI))
			((RESET)(ResetxR))
			((CLKOP)(ClockxC))
			((LOCK)(LockxS))
		)
		(_use (_entity . clockgen)
		)
	)
	(_instantiation shiftRegister_1 0 413 (_component shiftRegister )
		(_generic
			((width)((i 96)))
		)
		(_port
			((ClockxCI)(SRClockxC))
			((ResetxRBI)(ResetxRB))
			((LatchxEI)(SRLatchxE))
			((DxDI)(SRinxD))
			((QxDO)(SRoutxD))
			((DataOutxDO)(SRDataOutxD))
		)
		(_use (_implicit)
			(_generic
				((width)((i 96)))
			)
			(_port
				((ClockxCI)(ClockxCI))
				((ResetxRBI)(ResetxRBI))
				((LatchxEI)(LatchxEI))
				((DxDI)(DxDI))
				((QxDO)(QxDO))
				((DataOutxDO)(DataOutxDO))
			)
		)
	)
	(_instantiation uFifo 0 432 (_component AERfifo )
		(_port
			((Data)(FifoDataInxD))
			((WrClock)(ClockxC))
			((RdClock)(IfClockxC))
			((WrEn)(FifoWritexE))
			((RdEn)(FifoReadxE))
			((Reset)(ResetxR))
			((RPReset)(ResetxR))
			((Q)(FifoDataOutxD))
			((Empty)(FifoEmptyxS))
			((Full)(FifoFullxS))
			((AlmostEmpty)(FifoAlmostEmptyxS))
			((AlmostFull)(FifoAlmostFullxS))
		)
		(_use (_entity . AERfifo)
		)
	)
	(_instantiation uMonitorAddressRegister 0 449 (_component wordRegister )
		(_generic
			((width)((i 10)))
		)
		(_port
			((ClockxCI)(ClockxC))
			((ResetxRBI)(ResetxRB))
			((WriteEnablexEI)(AddressRegWritexE))
			((DataInxDI)(AERMonitorAddressxDI))
			((DataOutxDO)(AddressRegOutxD))
		)
		(_use (_entity . wordRegister)
			(_generic
				((width)((i 10)))
			)
			(_port
				((ClockxCI)(ClockxCI))
				((ResetxRBI)(ResetxRBI))
				((WriteEnablexEI)(WriteEnablexEI))
				((DataInxDI)(DataInxDI))
				((DataOutxDO)(DataOutxDO))
			)
		)
	)
	(_instantiation uMonitorTimestampRegister 0 459 (_component wordRegister )
		(_generic
			((width)((i 14)))
		)
		(_port
			((ClockxCI)(ClockxC))
			((ResetxRBI)(ResetxRB))
			((WriteEnablexEI)(TimestampRegWritexE))
			((DataInxDI)(ActualTimestampxD))
			((DataOutxDO)(MonitorTimestampxD))
		)
		(_use (_entity . wordRegister)
			(_generic
				((width)((i 14)))
			)
			(_port
				((ClockxCI)(ClockxCI))
				((ResetxRBI)(ResetxRBI))
				((WriteEnablexEI)(WriteEnablexEI))
				((DataInxDI)(DataInxDI))
				((DataOutxDO)(DataOutxDO))
			)
		)
	)
	(_instantiation uADCRegister 0 469 (_component wordRegister )
		(_generic
			((width)((i 14)))
		)
		(_port
			((ClockxCI)(IfClockxC))
			((ResetxRBI)(ResetxRB))
			((WriteEnablexEI)(ADCregWritexE))
			((DataInxDI)(ADCregInxD))
			((DataOutxDO)(ADCregOutxD))
		)
		(_use (_entity . wordRegister)
			(_generic
				((width)((i 14)))
			)
			(_port
				((ClockxCI)(ClockxCI))
				((ResetxRBI)(ResetxRBI))
				((WriteEnablexEI)(WriteEnablexEI))
				((DataInxDI)(DataInxDI))
				((DataOutxDO)(DataOutxDO))
			)
		)
	)
	(_instantiation uEarlyPaketTimer 0 481 (_component earlyPaketTimer )
		(_port
			((ClockxCI)(ClockxC))
			((ResetxRBI)(ResetxRB))
			((ClearxSI)(ResetEarlyPaketTimerxS))
			((TimerExpiredxSO)(EarlyPaketTimerOverflowxS))
		)
		(_use (_entity . earlyPaketTimer)
		)
	)
	(_instantiation uEventCounter 0 488 (_component eventCounter )
		(_port
			((ClockxCI)(ClockxC))
			((ResetxRBI)(ResetxRB))
			((ClearxSI)(ResetEventCounterxS))
			((IncrementxSI)(IncEventCounterxS))
			((OverflowxSO)(ECResetEarlyPaketTimerxS))
		)
		(_use (_entity . eventCounter)
		)
	)
	(_instantiation uTimestampCounter 0 496 (_component timestampCounter )
		(_port
			((ClockxCI)(ClockxC))
			((ResetxRBI)(CounterResetxRB))
			((IncrementxSI)(IncxS))
			((OverflowxSO)(TimestampOverflowxS))
			((DataxDO)(ActualTimestampxD))
		)
		(_use (_entity . timestampCounter)
		)
	)
	(_instantiation uSynchronizerStateMachine_1 0 504 (_component synchronizerStateMachine )
		(_port
			((ClockxCI)(ClockxC))
			((ResetxRBI)(ResetxRB))
			((RunxSI)(RunxS))
			((ConfigxSI)(TimestampMasterxS))
			((SyncInxABI)(SyncInxAB))
			((SyncOutxSBO)(SyncOutxSB))
			((TriggerxSO)(TriggerxS))
			((HostResetTimestampxSI)(HostResetTimestampxS))
			((ResetTimestampxSBO)(SynchronizerResetTimestampxSB))
			((IncrementCounterxSO)(IncxS))
		)
		(_use (_entity . synchronizerStateMachine)
		)
	)
	(_instantiation fifoStatemachine_1 0 519 (_component fifoStatemachine )
		(_port
			((ClockxCI)(IfClockxC))
			((ResetxRBI)(ResetxRB))
			((RunxSI)(RunxS))
			((FifoTransactionxSO)(FifoTransactionxS))
			((FX2FifoInFullxSBI)(FX2FifoInFullxSBI))
			((FifoEmptyxSI)(FifoEmptyxS))
			((FifoReadxEO)(FifoReadxE))
			((FX2FifoWritexEBO)(FX2FifoWritexEB))
			((FX2FifoPktEndxSBO)(FX2FifoPktEndxSB))
			((FX2FifoAddressxDO)(FX2FifoAddressxDO))
			((IncEventCounterxSO)(IncEventCounterxS))
			((ResetEventCounterxSO)(ResetEventCounterxS))
			((ResetEarlyPaketTimerxSO)(SMResetEarlyPaketTimerxS))
			((EarlyPaketTimerOverflowxSI)(EarlyPaketTimerOverflowxS))
		)
		(_use (_entity . fifoStatemachine)
		)
	)
	(_instantiation monitorStateMachine_1 0 536 (_component monitorStateMachine )
		(_port
			((ClockxCI)(ClockxC))
			((ResetxRBI)(ResetxRB))
			((AERREQxSBI)(AERREQxSB))
			((AERACKxSBO)(AERMonitorACKxSB))
			((XxDI)(AERMonitorAddressxDI(9)))
			((UseLongAckxSI)(UseLongAckxS))
			((FifoFullxSI)(FifoFullxS))
			((FifoWritexEO)(FifoWritexE))
			((TimestampRegWritexEO)(TimestampRegWritexE))
			((AddressRegWritexEO)(AddressRegWritexE))
			((AddressTimestampSelectxSO)(AddressTimestampSelectxS))
			((ADCvalueReadyxSI)(ADCvalueReadyxS))
			((ReadADCvaluexEO)(ReadADCvaluexE))
			((TimestampOverflowxSI)(TimestampOverflowxS))
			((TriggerxSI)(TriggerxS))
			((AddressMSBxDO)(AddressMSBxD))
			((ResetTimestampxSBI)(SynchronizerResetTimestampxSB))
		)
		(_use (_entity . monitorStateMachine)
		)
	)
	(_instantiation ADCStateMachine_1 0 556 (_component ADCStateMachine )
		(_port
			((ClockxCI)(IfClockxC))
			((ADCclockxCO)(ADCclockxC))
			((ResetxRBI)(ADCsmRstxE))
			((ADCwordxDI)(ADCwordxDI))
			((ADCoutxDO)(ADCdataxD))
			((ADCoexEBO)(ADCoexEB))
			((ADCstbyxEO)(ADCstbyxE))
			((ADCovrxSI)(ADCovrxS))
			((RegisterWritexEO)(ADCregWritexE))
			((SRLatchxEI)(SRLatchxE))
			((RunADCxSI)(RunADCxS))
			((ExposurexDI)(ExposurexD))
			((ColSettlexDI)(ColSettlexD))
			((RowSettlexDI)(RowSettlexD))
			((ResSettlexDI)(ResSettlexD))
			((FramePeriodxDI)(FramePeriodxD))
			((SBRet10xEI)(SBRet10xE))
			((TestPixelxEI)(TestPixelxE))
			((ExtTriggerxEI)(ExtTriggerxE))
			((CDVSTestSRRowInxSO)(CDVSTestSRRowInxS))
			((CDVSTestSRRowClockxSO)(CDVSTestSRRowClockxS))
			((CDVSTestSRColInxSO)(CDVSTestSRColInxS))
			((CDVSTestSRColClockxSO)(CDVSTestSRColClockxS))
			((CDVSTestColMode0xSO)(CDVSTestColMode0xS))
			((CDVSTestColMode1xSO)(CDVSTestColMode1xS))
			((CDVSTestApsTxGatexSO)(CDVSTestApsTxGatexS))
			((ADCStateOutputLEDxSO)(ADCStateOutputLEDxS))
		)
		(_use (_implicit)
			(_port
				((ClockxCI)(ClockxCI))
				((ADCclockxCO)(ADCclockxCO))
				((ResetxRBI)(ResetxRBI))
				((ADCwordxDI)(ADCwordxDI))
				((ADCoutxDO)(ADCoutxDO))
				((ADCoexEBO)(ADCoexEBO))
				((ADCstbyxEO)(ADCstbyxEO))
				((ADCovrxSI)(ADCovrxSI))
				((RegisterWritexEO)(RegisterWritexEO))
				((SRLatchxEI)(SRLatchxEI))
				((RunADCxSI)(RunADCxSI))
				((ExposurexDI)(ExposurexDI))
				((ColSettlexDI)(ColSettlexDI))
				((RowSettlexDI)(RowSettlexDI))
				((ResSettlexDI)(ResSettlexDI))
				((FramePeriodxDI)(FramePeriodxDI))
				((SBRet10xEI)(SBRet10xEI))
				((TestPixelxEI)(TestPixelxEI))
				((ExtTriggerxEI)(ExtTriggerxEI))
				((CDVSTestSRRowInxSO)(CDVSTestSRRowInxSO))
				((CDVSTestSRRowClockxSO)(CDVSTestSRRowClockxSO))
				((CDVSTestSRColInxSO)(CDVSTestSRColInxSO))
				((CDVSTestSRColClockxSO)(CDVSTestSRColClockxSO))
				((CDVSTestColMode0xSO)(CDVSTestColMode0xSO))
				((CDVSTestColMode1xSO)(CDVSTestColMode1xSO))
				((CDVSTestApsTxGatexSO)(CDVSTestApsTxGatexSO))
				((ADCStateOutputLEDxSO)(ADCStateOutputLEDxSO))
			)
		)
	)
	(_instantiation ADCvalueReady_1 0 590 (_component ADCvalueReady )
		(_port
			((ClockxCI)(ClockxC))
			((ResetxRBI)(ResetxRB))
			((RegisterWritexEI)(ADCregWritexE))
			((ReadValuexEI)(ReadADCvaluexE))
			((ValueReadyxSO)(ADCvalueReadyxS))
		)
		(_use (_implicit)
			(_port
				((ClockxCI)(ClockxCI))
				((ResetxRBI)(ResetxRBI))
				((RegisterWritexEI)(RegisterWritexEI))
				((ReadValuexEI)(ReadValuexEI))
				((ValueReadyxSO)(ValueReadyxSO))
			)
		)
	)
	(_instantiation cDVSResetStateMachine_1 0 598 (_component cDVSResetStateMachine )
		(_port
			((ClockxCI)(ClockxC))
			((ResetxRBI)(ResetxRB))
			((AERackxSBI)(AERREQxSB))
			((RxcolGxSI)(RxcolGxS))
			((cDVSresetxRBI)(PE3xSI))
			((CDVSresetxRBO)(CDVSTestPeriodicChipResetxRB))
		)
		(_use (_implicit)
			(_port
				((ClockxCI)(ClockxCI))
				((ResetxRBI)(ResetxRBI))
				((AERackxSBI)(AERackxSBI))
				((RxcolGxSI)(RxcolGxSI))
				((cDVSresetxRBI)(cDVSresetxRBI))
				((CDVSresetxRBO)(CDVSresetxRBO))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal FX2FifoDataxDIO ~STD_LOGIC_VECTOR{15~downto~0}~12 0 29 (_entity (_out ))))
		(_port (_internal FX2FifoInFullxSBI ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal FX2FifoWritexEBO ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_port (_internal FX2FifoReadxEBO ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
		(_port (_internal FX2FifoPktEndxSBO ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal FX2FifoAddressxDO ~STD_LOGIC_VECTOR{1~downto~0}~12 0 35 (_entity (_out ))))
		(_port (_internal IfClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_in ))))
		(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ))))
		(_port (_internal Sync1xABI ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_in ))))
		(_port (_internal SynchOutxSBO ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_out ))))
		(_port (_internal PC0xSIO ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_inout ))))
		(_port (_internal PC1xSIO ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_inout ))))
		(_port (_internal PC2xSIO ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_inout ))))
		(_port (_internal PC3xSIO ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_inout ))))
		(_port (_internal PA0xSIO ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_inout ))))
		(_port (_internal PA1xSIO ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_inout ))))
		(_port (_internal PA3xSIO ~extieee.std_logic_1164.STD_LOGIC 0 56 (_entity (_inout ))))
		(_port (_internal PA7xSIO ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_inout ))))
		(_port (_internal PE2xSI ~extieee.std_logic_1164.STD_LOGIC 0 59 (_entity (_in ))))
		(_port (_internal PE3xSI ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_in ))))
		(_port (_internal FXLEDxSI ~extieee.std_logic_1164.STD_LOGIC 0 62 (_entity (_in ))))
		(_port (_internal ADCclockxCO ~extieee.std_logic_1164.STD_LOGIC 0 65 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~12 0 66 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_port (_internal ADCwordxDI ~STD_LOGIC_VECTOR{9~downto~0}~12 0 66 (_entity (_in ))))
		(_port (_internal ADCoexEBO ~extieee.std_logic_1164.STD_LOGIC 0 68 (_entity (_out ))))
		(_port (_internal ADCstbyxEO ~extieee.std_logic_1164.STD_LOGIC 0 69 (_entity (_out ))))
		(_port (_internal ADCovrxSI ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_in ))))
		(_port (_internal CDVSTestSRRowClockxSO ~extieee.std_logic_1164.STD_LOGIC 0 72 (_entity (_out ))))
		(_port (_internal CDVSTestSRColClockxSO ~extieee.std_logic_1164.STD_LOGIC 0 73 (_entity (_out ))))
		(_port (_internal CDVSTestSRRowInxSO ~extieee.std_logic_1164.STD_LOGIC 0 74 (_entity (_out ))))
		(_port (_internal CDVSTestSRColInxSO ~extieee.std_logic_1164.STD_LOGIC 0 75 (_entity (_out ))))
		(_port (_internal CDVSTestBiasEnablexEO ~extieee.std_logic_1164.STD_LOGIC 0 77 (_entity (_out ))))
		(_port (_internal CDVSTestChipResetxRBO ~extieee.std_logic_1164.STD_LOGIC 0 78 (_entity (_out ))))
		(_port (_internal CDVSTestColMode0xSO ~extieee.std_logic_1164.STD_LOGIC 0 80 (_entity (_out ))))
		(_port (_internal CDVSTestColMode1xSO ~extieee.std_logic_1164.STD_LOGIC 0 81 (_entity (_out ))))
		(_port (_internal CDVSTestBiasDiagSelxSO ~extieee.std_logic_1164.STD_LOGIC 0 83 (_entity (_out ))))
		(_port (_internal CDVSTestBiasBitOutxSI ~extieee.std_logic_1164.STD_LOGIC 0 84 (_entity (_in ))))
		(_port (_internal CDVSTestApsTxGatexSO ~extieee.std_logic_1164.STD_LOGIC 0 86 (_entity (_out ))))
		(_port (_internal LED1xSO ~extieee.std_logic_1164.STD_LOGIC 0 89 (_entity (_out ))))
		(_port (_internal LED2xSO ~extieee.std_logic_1164.STD_LOGIC 0 90 (_entity (_out ))))
		(_port (_internal LED3xSO ~extieee.std_logic_1164.STD_LOGIC 0 91 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 93 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal DebugxSIO ~STD_LOGIC_VECTOR{15~downto~0}~122 0 93 (_entity (_inout ))))
		(_port (_internal AERMonitorREQxABI ~extieee.std_logic_1164.STD_LOGIC 0 96 (_entity (_in ))))
		(_port (_internal AERMonitorACKxSBO ~extieee.std_logic_1164.STD_LOGIC 0 97 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~124 0 98 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_port (_internal AERMonitorAddressxDI ~STD_LOGIC_VECTOR{9~downto~0}~124 0 98 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 115 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~132 0 178 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~134 0 183 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~13 0 193 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~13 0 194 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 201 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~136 0 202 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~138 0 203 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 204 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1312 0 205 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~1318 0 254 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1320 0 267 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 274 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~1324 0 285 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_signal (_internal MonitorTimestampxD ~STD_LOGIC_VECTOR{13~downto~0}~1324 0 285 (_architecture (_uni ))))
		(_signal (_internal ActualTimestampxD ~STD_LOGIC_VECTOR{13~downto~0}~1324 0 286 (_architecture (_uni ))))
		(_signal (_internal TimestampRegWritexE ~extieee.std_logic_1164.STD_LOGIC 0 289 (_architecture (_uni ))))
		(_signal (_internal SyncInxAB ~extieee.std_logic_1164.STD_LOGIC 0 291 (_architecture (_uni ))))
		(_signal (_internal AERREQxSB ~extieee.std_logic_1164.STD_LOGIC 0 293 (_architecture (_uni ))))
		(_signal (_internal AERReqSyncxSBN ~extieee.std_logic_1164.STD_LOGIC 0 293 (_architecture (_uni ))))
		(_signal (_internal AERMonitorACKxSB ~extieee.std_logic_1164.STD_LOGIC 0 295 (_architecture (_uni ))))
		(_signal (_internal UseLongAckxS ~extieee.std_logic_1164.STD_LOGIC 0 296 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1326 0 299 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal AddressTimestampSelectxS ~STD_LOGIC_VECTOR{1~downto~0}~1326 0 299 (_architecture (_uni ))))
		(_signal (_internal IncEventCounterxS ~extieee.std_logic_1164.STD_LOGIC 0 305 (_architecture (_uni ))))
		(_signal (_internal ResetEventCounterxS ~extieee.std_logic_1164.STD_LOGIC 0 306 (_architecture (_uni ))))
		(_signal (_internal ResetEarlyPaketTimerxS ~extieee.std_logic_1164.STD_LOGIC 0 307 (_architecture (_uni ))))
		(_signal (_internal EarlyPaketTimerOverflowxS ~extieee.std_logic_1164.STD_LOGIC 0 308 (_architecture (_uni ))))
		(_signal (_internal SMResetEarlyPaketTimerxS ~extieee.std_logic_1164.STD_LOGIC 0 309 (_architecture (_uni ))))
		(_signal (_internal ECResetEarlyPaketTimerxS ~extieee.std_logic_1164.STD_LOGIC 0 310 (_architecture (_uni ))))
		(_signal (_internal ClockxC ~extieee.std_logic_1164.STD_LOGIC 0 313 (_architecture (_uni )(_event))))
		(_signal (_internal IfClockxC ~extieee.std_logic_1164.STD_LOGIC 0 313 (_architecture (_uni ))))
		(_signal (_internal ResetxRB ~extieee.std_logic_1164.STD_LOGIC 0 314 (_architecture (_uni ))))
		(_signal (_internal ResetxR ~extieee.std_logic_1164.STD_LOGIC 0 314 (_architecture (_uni ))))
		(_signal (_internal RunxS ~extieee.std_logic_1164.STD_LOGIC 0 315 (_architecture (_uni ))))
		(_signal (_internal CounterResetxRB ~extieee.std_logic_1164.STD_LOGIC 0 316 (_architecture (_uni ))))
		(_signal (_internal SynchronizerResetTimestampxSB ~extieee.std_logic_1164.STD_LOGIC 0 317 (_architecture (_uni ))))
		(_signal (_internal CDVSTestChipResetxRB ~extieee.std_logic_1164.STD_LOGIC 0 318 (_internal (_uni ))))
		(_signal (_internal CDVSTestPeriodicChipResetxRB ~extieee.std_logic_1164.STD_LOGIC 0 319 (_architecture (_uni ))))
		(_signal (_internal RxcolGxS ~extieee.std_logic_1164.STD_LOGIC 0 320 (_architecture (_uni ))))
		(_signal (_internal TimestampOverflowxS ~extieee.std_logic_1164.STD_LOGIC 0 323 (_architecture (_uni ))))
		(_signal (_internal AddressMSBxD ~STD_LOGIC_VECTOR{1~downto~0}~1326 0 324 (_architecture (_uni ))))
		(_signal (_internal TimestampMasterxS ~extieee.std_logic_1164.STD_LOGIC 0 325 (_architecture (_uni ))))
		(_signal (_internal FifoTransactionxS ~extieee.std_logic_1164.STD_LOGIC 0 328 (_architecture (_uni ))))
		(_signal (_internal FX2FifoWritexEB ~extieee.std_logic_1164.STD_LOGIC 0 329 (_architecture (_uni ))))
		(_signal (_internal FX2FifoPktEndxSB ~extieee.std_logic_1164.STD_LOGIC 0 330 (_architecture (_uni ))))
		(_signal (_internal SyncOutxSB ~extieee.std_logic_1164.STD_LOGIC 0 331 (_architecture (_uni ))))
		(_signal (_internal HostResetTimestampxS ~extieee.std_logic_1164.STD_LOGIC 0 332 (_architecture (_uni ))))
		(_signal (_internal TriggerxS ~extieee.std_logic_1164.STD_LOGIC 0 334 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~1328 0 336 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_signal (_internal AddressRegOutxD ~STD_LOGIC_VECTOR{9~downto~0}~1328 0 336 (_architecture (_uni ))))
		(_signal (_internal AddressRegWritexE ~extieee.std_logic_1164.STD_LOGIC 0 337 (_architecture (_uni ))))
		(_signal (_internal AddressRegOut8xD ~extieee.std_logic_1164.STD_LOGIC 0 338 (_architecture (_uni ))))
		(_signal (_internal IncxS ~extieee.std_logic_1164.STD_LOGIC 0 341 (_architecture (_uni ))))
		(_signal (_internal ReadADCvaluexE ~extieee.std_logic_1164.STD_LOGIC 0 344 (_architecture (_uni ))))
		(_signal (_internal ADCvalueReadyxS ~extieee.std_logic_1164.STD_LOGIC 0 344 (_architecture (_uni ))))
		(_signal (_internal ADCregInxD ~STD_LOGIC_VECTOR{13~downto~0}~1324 0 345 (_architecture (_uni ))))
		(_signal (_internal ADCregOutxD ~STD_LOGIC_VECTOR{13~downto~0}~1324 0 346 (_architecture (_uni ))))
		(_signal (_internal ADCregWritexE ~extieee.std_logic_1164.STD_LOGIC 0 347 (_architecture (_uni ))))
		(_signal (_internal ADCdataxD ~STD_LOGIC_VECTOR{13~downto~0}~1324 0 348 (_architecture (_uni ))))
		(_signal (_internal SBRet10xE ~extieee.std_logic_1164.STD_LOGIC 0 349 (_architecture (_uni ))))
		(_signal (_internal ADCsmRstxE ~extieee.std_logic_1164.STD_LOGIC 0 351 (_architecture (_uni ))))
		(_signal (_internal ADCclockxC ~extieee.std_logic_1164.STD_LOGIC 0 352 (_architecture (_uni ))))
		(_signal (_internal ADCoexEB ~extieee.std_logic_1164.STD_LOGIC 0 353 (_architecture (_uni ))))
		(_signal (_internal ADCstbyxE ~extieee.std_logic_1164.STD_LOGIC 0 354 (_architecture (_uni ))))
		(_signal (_internal ADCovrxS ~extieee.std_logic_1164.STD_LOGIC 0 355 (_architecture (_uni ))))
		(_signal (_internal CDVSTestSRRowClockxS ~extieee.std_logic_1164.STD_LOGIC 0 356 (_architecture (_uni ))))
		(_signal (_internal CDVSTestSRRowInxS ~extieee.std_logic_1164.STD_LOGIC 0 356 (_architecture (_uni ))))
		(_signal (_internal CDVSTestSRColClockxS ~extieee.std_logic_1164.STD_LOGIC 0 357 (_architecture (_uni ))))
		(_signal (_internal CDVSTestSRColInxS ~extieee.std_logic_1164.STD_LOGIC 0 357 (_architecture (_uni ))))
		(_signal (_internal CDVSTestColMode0xS ~extieee.std_logic_1164.STD_LOGIC 0 358 (_architecture (_uni ))))
		(_signal (_internal CDVSTestColMode1xS ~extieee.std_logic_1164.STD_LOGIC 0 358 (_architecture (_uni ))))
		(_signal (_internal CDVSTestApsTxGatexS ~extieee.std_logic_1164.STD_LOGIC 0 359 (_architecture (_uni ))))
		(_signal (_internal ExtTriggerxE ~extieee.std_logic_1164.STD_LOGIC 0 360 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{95~downto~0}~13 0 362 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 95)(i 0))))))
		(_signal (_internal SRDataOutxD ~STD_LOGIC_VECTOR{95~downto~0}~13 0 362 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1330 0 364 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal ExposurexD ~STD_LOGIC_VECTOR{15~downto~0}~1330 0 364 (_architecture (_uni ))))
		(_signal (_internal ColSettlexD ~STD_LOGIC_VECTOR{15~downto~0}~1330 0 364 (_architecture (_uni ))))
		(_signal (_internal RowSettlexD ~STD_LOGIC_VECTOR{15~downto~0}~1330 0 364 (_architecture (_uni ))))
		(_signal (_internal ResSettlexD ~STD_LOGIC_VECTOR{15~downto~0}~1330 0 364 (_architecture (_uni ))))
		(_signal (_internal FramePeriodxD ~STD_LOGIC_VECTOR{15~downto~0}~1330 0 365 (_architecture (_uni ))))
		(_signal (_internal TestPixelxE ~extieee.std_logic_1164.STD_LOGIC 0 366 (_architecture (_uni ))))
		(_signal (_internal SRoutxD ~extieee.std_logic_1164.STD_LOGIC 0 368 (_architecture (_uni ))))
		(_signal (_internal SRinxD ~extieee.std_logic_1164.STD_LOGIC 0 368 (_architecture (_uni ))))
		(_signal (_internal SRLatchxE ~extieee.std_logic_1164.STD_LOGIC 0 368 (_architecture (_uni ))))
		(_signal (_internal SRClockxC ~extieee.std_logic_1164.STD_LOGIC 0 368 (_architecture (_uni ))))
		(_signal (_internal RunADCxS ~extieee.std_logic_1164.STD_LOGIC 0 369 (_architecture (_uni ))))
		(_signal (_internal ADCStateOutputLEDxS ~extieee.std_logic_1164.STD_LOGIC 0 371 (_architecture (_uni ))))
		(_signal (_internal LockxS ~extieee.std_logic_1164.STD_LOGIC 0 374 (_architecture (_uni ))))
		(_signal (_internal FifoDataInxD ~STD_LOGIC_VECTOR{15~downto~0}~1330 0 377 (_architecture (_uni ))))
		(_signal (_internal FifoDataOutxD ~STD_LOGIC_VECTOR{15~downto~0}~1330 0 377 (_architecture (_uni ))))
		(_signal (_internal FifoWritexE ~extieee.std_logic_1164.STD_LOGIC 0 378 (_architecture (_uni ))))
		(_signal (_internal FifoReadxE ~extieee.std_logic_1164.STD_LOGIC 0 378 (_architecture (_uni ))))
		(_signal (_internal FifoEmptyxS ~extieee.std_logic_1164.STD_LOGIC 0 379 (_architecture (_uni ))))
		(_signal (_internal FifoAlmostEmptyxS ~extieee.std_logic_1164.STD_LOGIC 0 379 (_architecture (_uni ))))
		(_signal (_internal FifoFullxS ~extieee.std_logic_1164.STD_LOGIC 0 379 (_architecture (_uni ))))
		(_signal (_internal FifoAlmostFullxS ~extieee.std_logic_1164.STD_LOGIC 0 379 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1332 0 382 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal selectADC ~STD_LOGIC_VECTOR{1~downto~0}~1332 0 382 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1334 0 383 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal selectaddress ~STD_LOGIC_VECTOR{1~downto~0}~1334 0 383 (_architecture (_string \"01"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1336 0 384 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal selecttimestamp ~STD_LOGIC_VECTOR{1~downto~0}~1336 0 384 (_architecture (_string \"00"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1338 0 385 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal selecttrigger ~STD_LOGIC_VECTOR{1~downto~0}~1338 0 385 (_architecture (_string \"10"\))))
		(_process
			(line__388(_architecture 0 0 388 (_assignment (_simple)(_alias((IfClockxC)(IfClockxCI)))(_target(60))(_sensitivity(6)))))
			(line__389(_architecture 1 0 389 (_assignment (_simple)(_alias((ADCclockxCO)(ADCclockxC)))(_target(21))(_sensitivity(90)))))
			(line__402(_architecture 2 0 402 (_assignment (_simple)(_alias((CDVSTestBiasDiagSelxSO)(PA0xSIO)))(_target(34))(_sensitivity(14)))))
			(line__405(_architecture 3 0 405 (_assignment (_simple)(_alias((ResetxRB)(ResetxRBI)))(_target(61))(_sensitivity(7)))))
			(line__406(_architecture 4 0 406 (_assignment (_simple)(_target(62))(_sensitivity(7)))))
			(line__407(_architecture 5 0 407 (_assignment (_simple)(_alias((CounterResetxRB)(SynchronizerResetTimestampxSB)))(_target(64))(_sensitivity(65)))))
			(line__409(_architecture 6 0 409 (_assignment (_simple)(_alias((FX2FifoReadxEBO)(_string \"1"\)))(_target(3)))))
			(line__411(_architecture 7 0 411 (_assignment (_simple)(_alias((SyncInxAB)(Sync1xABI)))(_target(47))(_sensitivity(8)))))
			(line__424(_architecture 8 0 424 (_assignment (_simple)(_alias((ExposurexD)(SRDataOutxD(d_15_0))))(_target(103))(_sensitivity(102(d_15_0))))))
			(line__425(_architecture 9 0 425 (_assignment (_simple)(_alias((ColSettlexD)(SRDataOutxD(d_31_16))))(_target(104))(_sensitivity(102(d_31_16))))))
			(line__426(_architecture 10 0 426 (_assignment (_simple)(_alias((RowSettlexD)(SRDataOutxD(d_47_32))))(_target(105))(_sensitivity(102(d_47_32))))))
			(line__427(_architecture 11 0 427 (_assignment (_simple)(_alias((ResSettlexD)(SRDataOutxD(d_63_48))))(_target(106))(_sensitivity(102(d_63_48))))))
			(line__428(_architecture 12 0 428 (_assignment (_simple)(_alias((FramePeriodxD)(SRDataOutxD(d_79_64))))(_target(107))(_sensitivity(102(d_79_64))))))
			(line__429(_architecture 13 0 429 (_assignment (_simple)(_alias((TestPixelxE)(SRDataOutxD(94))))(_target(108))(_sensitivity(102(94))))))
			(line__430(_architecture 14 0 430 (_assignment (_simple)(_alias((SBRet10xE)(SRDataOutxD(95))))(_target(88))(_sensitivity(102(95))))))
			(line__447(_architecture 15 0 447 (_assignment (_simple)(_alias((FX2FifoDataxDIO)(FifoDataOutxD)))(_target(0))(_sensitivity(117)))))
			(line__479(_architecture 16 0 479 (_assignment (_simple)(_alias((ADCregInxD)(ADCdataxD)))(_target(84))(_sensitivity(87)))))
			(line__517(_architecture 17 0 517 (_assignment (_simple)(_alias((TimestampMasterxS)(_string \"1"\)))(_target(71)))))
			(line__587(_architecture 18 0 587 (_assignment (_simple)(_alias((ADCovrxS)(ADCovrxSI)))(_target(93))(_sensitivity(25)))))
			(line__588(_architecture 19 0 588 (_assignment (_simple)(_target(89))(_sensitivity(61)(63)))))
			(line__607(_architecture 20 0 607 (_assignment (_simple)(_alias((SynchOutxSBO)(SyncOutxSB)))(_target(9))(_sensitivity(75)))))
			(line__608(_architecture 21 0 608 (_assignment (_simple)(_alias((FX2FifoPktEndxSBO)(FX2FifoPktEndxSB)))(_target(4))(_sensitivity(74)))))
			(line__609(_architecture 22 0 609 (_assignment (_simple)(_alias((FX2FifoWritexEBO)(FX2FifoWritexEB)))(_target(2))(_sensitivity(73)))))
			(line__610(_architecture 23 0 610 (_assignment (_simple)(_alias((AERMonitorACKxSBO)(AERMonitorACKxSB)))(_target(42))(_sensitivity(50)))))
			(line__613(_architecture 24 0 613 (_assignment (_simple)(_target(55))(_sensitivity(57)(58)))))
			(line__617(_architecture 25 0 617 (_assignment (_simple)(_target(80))(_sensitivity(78(9))(78(8))))))
			(line__624(_architecture 26 0 624 (_assignment (_simple)(_target(116))(_sensitivity(44)(52)(70)(78(d_7_0))(78(9))(80)(85)))))
			(line__631(_architecture 27 0 631 (_assignment (_simple)(_alias((LED1xSO)(CDVSTestChipResetxRB)))(_target(37))(_sensitivity(19)))))
			(line__632(_architecture 28 0 632 (_assignment (_simple)(_alias((LED2xSO)(RunxS)))(_target(38))(_sensitivity(63)))))
			(line__633(_architecture 29 0 633 (_assignment (_simple)(_alias((LED3xSO)(ADCStateOutputLEDxS)))(_target(39))(_sensitivity(114)))))
			(line__636(_architecture 30 0 636 (_assignment (_simple)(_alias((CDVSTestChipResetxRBO)(CDVSTestChipResetxRB)))(_target(31))(_sensitivity(19)))))
			(line__642(_architecture 31 0 642 (_assignment (_simple)(_target(30))(_sensitivity(18)))))
			(line__644(_architecture 32 0 644 (_assignment (_simple)(_alias((HostResetTimestampxS)(PA7xSIO)))(_target(76))(_sensitivity(17)))))
			(line__645(_architecture 33 0 645 (_assignment (_simple)(_alias((RunxS)(PA3xSIO)))(_target(63))(_sensitivity(16)))))
			(line__646(_architecture 34 0 646 (_assignment (_simple)(_alias((ExtTriggerxE)(PA1xSIO)))(_target(101))(_sensitivity(15)))))
			(line__648(_architecture 35 0 648 (_assignment (_simple)(_alias((RunADCxS)(PC0xSIO)))(_target(113))(_sensitivity(10)))))
			(line__649(_architecture 36 0 649 (_assignment (_simple)(_alias((SRClockxC)(PC1xSIO)))(_target(112))(_sensitivity(11)))))
			(line__650(_architecture 37 0 650 (_assignment (_simple)(_alias((SRLatchxE)(PC2xSIO)))(_target(111))(_sensitivity(12)))))
			(line__651(_architecture 38 0 651 (_assignment (_simple)(_alias((SRinxD)(PC3xSIO)))(_target(110))(_sensitivity(13)))))
			(line__653(_architecture 39 0 653 (_assignment (_simple)(_alias((CDVSTestSRColClockxSO)(CDVSTestSRColClockxS)))(_target(27))(_sensitivity(96)))))
			(line__654(_architecture 40 0 654 (_assignment (_simple)(_alias((CDVSTestSRRowClockxSO)(CDVSTestSRRowClockxS)))(_target(26))(_sensitivity(94)))))
			(line__655(_architecture 41 0 655 (_assignment (_simple)(_alias((CDVSTestSRColInxSO)(CDVSTestSRColInxS)))(_target(29))(_sensitivity(97)))))
			(line__656(_architecture 42 0 656 (_assignment (_simple)(_alias((CDVSTestSRRowInxSO)(CDVSTestSRRowInxS)))(_target(28))(_sensitivity(95)))))
			(line__658(_architecture 43 0 658 (_assignment (_simple)(_alias((CDVSTestColMode0xSO)(CDVSTestColMode0xS)))(_target(32))(_sensitivity(98)))))
			(line__659(_architecture 44 0 659 (_assignment (_simple)(_alias((CDVSTestColMode1xSO)(CDVSTestColMode1xS)))(_target(33))(_sensitivity(99)))))
			(line__661(_architecture 45 0 661 (_assignment (_simple)(_alias((CDVSTestApsTxGatexSO)(CDVSTestApsTxGatexS)))(_target(36))(_sensitivity(100)))))
			(line__663(_architecture 46 0 663 (_assignment (_simple)(_alias((ADCstbyxEO)(ADCstbyxE)))(_target(24))(_sensitivity(92)))))
			(line__664(_architecture 47 0 664 (_assignment (_simple)(_alias((ADCoexEBO)(ADCoexEB)))(_target(23))(_sensitivity(91)))))
			(line__667(_architecture 48 0 667 (_assignment (_simple)(_alias((RxcolGxS)(_string \"0"\)))(_target(68)))))
			(line__668(_architecture 49 0 668 (_assignment (_simple)(_alias((UseLongAckxS)(_string \"0"\)))(_target(51)))))
			(line__674(_architecture 50 0 674 (_assignment (_simple)(_alias((DebugxSIO(0))(ADCStateOutputLEDxS)))(_target(40(0)))(_sensitivity(114)))))
			(synchronizer(_architecture 51 0 680 (_process (_target(48)(49))(_sensitivity(59)(49)(41))(_dssslsensitivity 1))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
	)
	(_static
		(514 )
		(33686274 33686018 33686018 514 )
	)
	(_model . Structural 55 -1
	)
)
I 000051 55 1674          1372368070378 Behavioral
(_unit VHDL (adcvalueready 0 25 (behavioral 0 36 ))
	(_version v63)
	(_time 1372368070379 2013.06.27 23:21:10)
	(_source (\./../../sourcecode/ADCvalueReady.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 9094c49f94c7c787929e81ca92)
	(_entity
		(_time 1372368070374)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in )(_event))))
		(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in ))))
		(_port (_internal RegisterWritexEI ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal ReadValuexEI ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal ValueReadyxSO ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
		(_type (_internal state 0 37 (_enum1 stidle stadcvalueready stread stadcvalueready2 (_to (i 0)(i 3)))))
		(_signal (_internal StatexDP state 0 40 (_architecture (_uni ))))
		(_signal (_internal StatexDN state 0 40 (_architecture (_uni ))))
		(_process
			(p_memless(_architecture 0 0 44 (_process (_simple)(_target(6)(4))(_sensitivity(5)(2)(3)))))
			(p_memoryzing(_architecture 1 0 78 (_process (_target(5))(_sensitivity(0)(1)(6))(_dssslsensitivity 2))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Behavioral 2 -1
	)
)
I 000051 55 2661          1372368070698 Behavioral
(_unit VHDL (cdvsresetstatemachine 0 25 (behavioral 0 37 ))
	(_version v63)
	(_time 1372368070699 2013.06.27 23:21:10)
	(_source (\./../../sourcecode/cDVSResetStateMachine.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code d8dc8d8ad48e8acfddd9ca828c)
	(_entity
		(_time 1372368070693)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in )(_event))))
		(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in ))))
		(_port (_internal AERackxSBI ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal RxcolGxSI ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal cDVSresetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal CDVSresetxRBO ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ))))
		(_type (_internal state 0 38 (_enum1 stidle stevent stresetcdvs (_to (i 0)(i 2)))))
		(_signal (_internal StatexDP state 0 42 (_architecture (_uni ))))
		(_signal (_internal StatexDN state 0 42 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{18~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 18)(i 0))))))
		(_signal (_internal CountxDP ~STD_LOGIC_VECTOR{18~downto~0}~13 0 45 (_architecture (_uni ))))
		(_signal (_internal CountxDN ~STD_LOGIC_VECTOR{18~downto~0}~13 0 45 (_architecture (_uni ))))
		(_constant (_internal waitTime ~extSTD.STANDARD.INTEGER 0 47 (_architecture ((i 30)))))
		(_constant (_internal idleTime ~extSTD.STANDARD.INTEGER 0 48 (_architecture ((i 200000)))))
		(_process
			(p_memless(_architecture 0 0 53 (_process (_simple)(_target(7)(9)(5))(_sensitivity(6)(8)(2)(4)))))
			(p_memoryzing(_architecture 1 0 105 (_process (_target(6)(8))(_sensitivity(0)(1)(7)(9))(_dssslsensitivity 2))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_static
		(33686018 33686018 33686018 33686018 131586 )
		(33686018 33686018 33686018 33686018 131586 )
		(33686018 33686018 33686018 33686018 131586 )
		(33686018 33686018 33686018 33686018 131586 )
	)
	(_model . Behavioral 2 -1
	)
)
I 000051 55 2362          1372368071011 Behavioral
(_unit VHDL (shiftregister 0 30 (behavioral 0 42 ))
	(_version v63)
	(_time 1372368071012 2013.06.27 23:21:11)
	(_source (\./../../sourcecode/shiftRegister.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 1014121718474d061512044b43)
	(_entity
		(_time 1372368071006)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_generic (_internal width ~extSTD.STANDARD.NATURAL 0 32 \32\ (_entity ((i 32)))))
		(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in )(_event))))
		(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal LatchxEI ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in )(_event))))
		(_port (_internal DxDI ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ))))
		(_port (_internal QxDO ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{width-1~downto~0}~12 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal DataOutxDO ~STD_LOGIC_VECTOR{width-1~downto~0}~12 0 39 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{width-1~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_signal (_internal StatexD ~STD_LOGIC_VECTOR{width-1~downto~0}~13 0 45 (_architecture (_uni ))))
		(_process
			(p_latch(_architecture 0 0 50 (_process (_target(5))(_sensitivity(1)(2)(6))(_dssslsensitivity 2))))
			(line__60(_architecture 1 0 60 (_assignment (_simple)(_target(4))(_sensitivity(6(_index 5)))(_read(6(_index 6))))))
			(p_memorizing(_architecture 2 0 63 (_process (_simple)(_target(6(0))(6(_range 7))(6))(_sensitivity(0)(1))(_read(6(_range 8))(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . Behavioral 9 -1
	)
)
I 000052 55 13224         1372368071337 Behavioural
(_unit VHDL (adcstatemachine_tb 0 20 (behavioural 0 23 ))
	(_version v63)
	(_time 1372368071338 2013.06.27 23:21:11)
	(_source (\./../../ADCStateMachine_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 57525454540000405c03430d07)
	(_entity
		(_time 1372368071332)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(ADCStateMachine
			(_object
				(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
				(_port (_internal ADCclockxCO ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_out ))))
				(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
				(_port (_internal ADCwordxDI ~STD_LOGIC_VECTOR{9~downto~0}~13 0 30 (_entity (_in ))))
				(_port (_internal ADCoutxDO ~STD_LOGIC_VECTOR{13~downto~0}~13 0 31 (_entity (_out ))))
				(_port (_internal ADCoexEBO ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
				(_port (_internal ADCstbyxEO ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ))))
				(_port (_internal ADCovrxSI ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
				(_port (_internal RegisterWritexEO ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
				(_port (_internal SRLatchxEI ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
				(_port (_internal RunADCxSI ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ))))
				(_port (_internal ExposureBxDI ~STD_LOGIC_VECTOR{15~downto~0}~13 0 38 (_entity (_in ))))
				(_port (_internal ExposureCxDI ~STD_LOGIC_VECTOR{15~downto~0}~132 0 39 (_entity (_in ))))
				(_port (_internal ColSettlexDI ~STD_LOGIC_VECTOR{15~downto~0}~134 0 40 (_entity (_in ))))
				(_port (_internal RowSettlexDI ~STD_LOGIC_VECTOR{15~downto~0}~136 0 41 (_entity (_in ))))
				(_port (_internal ResSettlexDI ~STD_LOGIC_VECTOR{15~downto~0}~138 0 42 (_entity (_in ))))
				(_port (_internal FramePeriodxDI ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 43 (_entity (_in ))))
				(_port (_internal TestPixelxEI ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_in ))))
				(_port (_internal UseCxEI ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_in ))))
				(_port (_internal ExtTriggerxEI ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_in ))))
				(_port (_internal CDVSTestSRRowInxSO ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_out ))))
				(_port (_internal CDVSTestSRRowClockxSO ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_out ))))
				(_port (_internal CDVSTestSRColInxSO ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_out ))))
				(_port (_internal CDVSTestSRColClockxSO ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_out ))))
				(_port (_internal CDVSTestColMode0xSO ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_out ))))
				(_port (_internal CDVSTestColMode1xSO ~extieee.std_logic_1164.STD_LOGIC 0 52 (_entity (_out ))))
				(_port (_internal CDVSTestApsTxGatexSO ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_out ))))
				(_port (_internal ADCStateOutputLEDxSO ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_out ))))
			)
		)
	)
	(_instantiation ADCStateMachine_1 0 123 (_component ADCStateMachine )
		(_port
			((ClockxCI)(IfClockxC))
			((ADCclockxCO)(ADCclockxC))
			((ResetxRBI)(ResetxRB))
			((ADCwordxDI)(ADCwordxD))
			((ADCoutxDO)(ADCdataxD))
			((ADCoexEBO)(ADCoexEB))
			((ADCstbyxEO)(ADCstbyxE))
			((ADCovrxSI)(ADCovrxS))
			((RegisterWritexEO)(RegisterWritexE))
			((SRLatchxEI)(SRLatchxE))
			((RunADCxSI)(RunADCxS))
			((ExposureBxDI)(ExposureBxD))
			((ExposureCxDI)(ExposureCxD))
			((ColSettlexDI)(ColSettlexD))
			((RowSettlexDI)(RowSettlexD))
			((ResSettlexDI)(ResSettlexD))
			((FramePeriodxDI)(FramePeriodxD))
			((TestPixelxEI)(TestpixelxE))
			((UseCxEI)(UseCxE))
			((ExtTriggerxEI)(ExtTriggerxE))
			((CDVSTestSRRowInxSO)(CDVSTestSRRowInxS))
			((CDVSTestSRRowClockxSO)(CDVSTestSRRowClockxS))
			((CDVSTestSRColInxSO)(CDVSTestSRColInxS))
			((CDVSTestSRColClockxSO)(CDVSTestSRColClockxS))
			((CDVSTestColMode0xSO)(CDVSTestColMode0xS))
			((CDVSTestColMode1xSO)(CDVSTestColMode1xS))
			((CDVSTestApsTxGatexSO)(CDVSTestApsTxGatexS))
			((ADCStateOutputLEDxSO)(ADCStateOutputLEDxS))
		)
		(_use (_implicit)
			(_port
				((ClockxCI)(ClockxCI))
				((ADCclockxCO)(ADCclockxCO))
				((ResetxRBI)(ResetxRBI))
				((ADCwordxDI)(ADCwordxDI))
				((ADCoutxDO)(ADCoutxDO))
				((ADCoexEBO)(ADCoexEBO))
				((ADCstbyxEO)(ADCstbyxEO))
				((ADCovrxSI)(ADCovrxSI))
				((RegisterWritexEO)(RegisterWritexEO))
				((SRLatchxEI)(SRLatchxEI))
				((RunADCxSI)(RunADCxSI))
				((ExposureBxDI)(ExposureBxDI))
				((ExposureCxDI)(ExposureCxDI))
				((ColSettlexDI)(ColSettlexDI))
				((RowSettlexDI)(RowSettlexDI))
				((ResSettlexDI)(ResSettlexDI))
				((FramePeriodxDI)(FramePeriodxDI))
				((TestPixelxEI)(TestPixelxEI))
				((UseCxEI)(UseCxEI))
				((ExtTriggerxEI)(ExtTriggerxEI))
				((CDVSTestSRRowInxSO)(CDVSTestSRRowInxSO))
				((CDVSTestSRRowClockxSO)(CDVSTestSRRowClockxSO))
				((CDVSTestSRColInxSO)(CDVSTestSRColInxSO))
				((CDVSTestSRColClockxSO)(CDVSTestSRColClockxSO))
				((CDVSTestColMode0xSO)(CDVSTestColMode0xSO))
				((CDVSTestColMode1xSO)(CDVSTestColMode1xSO))
				((CDVSTestApsTxGatexSO)(CDVSTestApsTxGatexSO))
				((ADCStateOutputLEDxSO)(ADCStateOutputLEDxSO))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~13 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~13 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~132 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~134 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~136 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~138 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal IfClockxC ~extieee.std_logic_1164.STD_LOGIC 0 57 (_architecture (_uni ))))
		(_signal (_internal ADCclockxC ~extieee.std_logic_1164.STD_LOGIC 0 58 (_architecture (_uni ))))
		(_signal (_internal ResetxRB ~extieee.std_logic_1164.STD_LOGIC 0 59 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~1312 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_signal (_internal ADCwordxD ~STD_LOGIC_VECTOR{9~downto~0}~1312 0 60 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~1314 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_signal (_internal ADCdataxD ~STD_LOGIC_VECTOR{13~downto~0}~1314 0 61 (_architecture (_uni ))))
		(_signal (_internal ADCoexEB ~extieee.std_logic_1164.STD_LOGIC 0 62 (_architecture (_uni ))))
		(_signal (_internal ADCstbyxE ~extieee.std_logic_1164.STD_LOGIC 0 63 (_architecture (_uni ))))
		(_signal (_internal ADCovrxS ~extieee.std_logic_1164.STD_LOGIC 0 64 (_architecture (_uni ))))
		(_signal (_internal RegisterWritexE ~extieee.std_logic_1164.STD_LOGIC 0 65 (_architecture (_uni ))))
		(_signal (_internal SRLatchxE ~extieee.std_logic_1164.STD_LOGIC 0 66 (_architecture (_uni ))))
		(_signal (_internal RunADCxS ~extieee.std_logic_1164.STD_LOGIC 0 67 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1316 0 68 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal ExposureBxD ~STD_LOGIC_VECTOR{15~downto~0}~1316 0 68 (_architecture (_uni ))))
		(_signal (_internal ExposureCxD ~STD_LOGIC_VECTOR{15~downto~0}~1316 0 69 (_architecture (_uni ))))
		(_signal (_internal ColSettlexD ~STD_LOGIC_VECTOR{15~downto~0}~1316 0 70 (_architecture (_uni ))))
		(_signal (_internal RowSettlexD ~STD_LOGIC_VECTOR{15~downto~0}~1316 0 71 (_architecture (_uni ))))
		(_signal (_internal ResSettlexD ~STD_LOGIC_VECTOR{15~downto~0}~1316 0 72 (_architecture (_uni ))))
		(_signal (_internal FramePeriodxD ~STD_LOGIC_VECTOR{15~downto~0}~1316 0 73 (_architecture (_uni ))))
		(_signal (_internal TestPixelxE ~extieee.std_logic_1164.STD_LOGIC 0 74 (_architecture (_uni ))))
		(_signal (_internal UseCxE ~extieee.std_logic_1164.STD_LOGIC 0 75 (_architecture (_uni ))))
		(_signal (_internal ExtTriggerxE ~extieee.std_logic_1164.STD_LOGIC 0 76 (_architecture (_uni ))))
		(_signal (_internal CDVSTestSRRowInxS ~extieee.std_logic_1164.STD_LOGIC 0 77 (_architecture (_uni ))))
		(_signal (_internal CDVSTestSRRowClockxS ~extieee.std_logic_1164.STD_LOGIC 0 78 (_architecture (_uni ))))
		(_signal (_internal CDVSTestSRColInxS ~extieee.std_logic_1164.STD_LOGIC 0 79 (_architecture (_uni ))))
		(_signal (_internal CDVSTestSRColClockxS ~extieee.std_logic_1164.STD_LOGIC 0 80 (_architecture (_uni ))))
		(_signal (_internal CDVSTestColMode0xS ~extieee.std_logic_1164.STD_LOGIC 0 81 (_architecture (_uni ))))
		(_signal (_internal CDVSTestColMode1xS ~extieee.std_logic_1164.STD_LOGIC 0 82 (_architecture (_uni ))))
		(_signal (_internal CDVSTestApsTxGatexS ~extieee.std_logic_1164.STD_LOGIC 0 83 (_architecture (_uni ))))
		(_signal (_internal ADCStateOutputLEDxS ~extieee.std_logic_1164.STD_LOGIC 0 84 (_architecture (_uni ))))
		(_constant (_internal Tpw_clk ~extSTD.STANDARD.TIME 0 86 (_architecture ((ns 4634391661857464543)))))
		(_process
			(clock_gen(_architecture 0 0 90 (_process (_wait_for)(_target(0)))))
			(line__96(_architecture 1 0 96 (_assignment (_simple)(_alias((ADCclockxC)(_string \"0"\)))(_target(1)))))
			(line__97(_architecture 2 0 97 (_assignment (_simple)(_target(2)))))
			(line__98(_architecture 3 0 98 (_assignment (_simple)(_target(3)))))
			(line__99(_architecture 4 0 99 (_assignment (_simple)(_target(4)))))
			(line__100(_architecture 5 0 100 (_assignment (_simple)(_alias((ADCoexEB)(_string \"0"\)))(_target(5)))))
			(line__101(_architecture 6 0 101 (_assignment (_simple)(_alias((ADCstbyxE)(_string \"0"\)))(_target(6)))))
			(line__102(_architecture 7 0 102 (_assignment (_simple)(_alias((RegisterWritexE)(_string \"0"\)))(_target(8)))))
			(line__103(_architecture 8 0 103 (_assignment (_simple)(_target(9)))))
			(line__104(_architecture 9 0 104 (_assignment (_simple)(_target(10)))))
			(line__105(_architecture 10 0 105 (_assignment (_simple)(_target(11)))))
			(line__106(_architecture 11 0 106 (_assignment (_simple)(_target(12)))))
			(line__107(_architecture 12 0 107 (_assignment (_simple)(_target(13)))))
			(line__108(_architecture 13 0 108 (_assignment (_simple)(_target(14)))))
			(line__109(_architecture 14 0 109 (_assignment (_simple)(_target(15)))))
			(line__110(_architecture 15 0 110 (_assignment (_simple)(_target(16)))))
			(line__111(_architecture 16 0 111 (_assignment (_simple)(_alias((TestPixelxE)(_string \"0"\)))(_target(17)))))
			(line__112(_architecture 17 0 112 (_assignment (_simple)(_alias((UseCxE)(_string \"1"\)))(_target(18)))))
			(line__113(_architecture 18 0 113 (_assignment (_simple)(_alias((ExtTriggerxE)(_string \"0"\)))(_target(19)))))
			(line__114(_architecture 19 0 114 (_assignment (_simple)(_alias((CDVSTestSRRowInxS)(_string \"0"\)))(_target(20)))))
			(line__115(_architecture 20 0 115 (_assignment (_simple)(_alias((CDVSTestSRRowClockxS)(_string \"0"\)))(_target(21)))))
			(line__116(_architecture 21 0 116 (_assignment (_simple)(_alias((CDVSTestSRColInxS)(_string \"0"\)))(_target(22)))))
			(line__117(_architecture 22 0 117 (_assignment (_simple)(_alias((CDVSTestSRColClockxS)(_string \"0"\)))(_target(23)))))
			(line__118(_architecture 23 0 118 (_assignment (_simple)(_alias((CDVSTestColMode0xS)(_string \"0"\)))(_target(24)))))
			(line__119(_architecture 24 0 119 (_assignment (_simple)(_alias((CDVSTestColMode1xS)(_string \"0"\)))(_target(25)))))
			(line__120(_architecture 25 0 120 (_assignment (_simple)(_alias((CDVSTestApsTxGatexS)(_string \"0"\)))(_target(26)))))
			(line__121(_architecture 26 0 121 (_assignment (_simple)(_alias((ADCStateOutputLEDxS)(_string \"0"\)))(_target(27)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
	(_static
		(33686274 50463491 771 )
		(67372036 67372036 67372036 1028 )
		(33686018 33686018 33686018 33686274 )
		(33686018 50463234 33686018 33686018 )
		(33686018 33686018 33686018 33751554 )
		(33686018 33686018 33686018 33686019 )
	)
	(_model . Behavioural 27 -1
	)
)
I 000051 55 13481         1372368071768 Behavioral
(_unit VHDL (adcstatemachine 0 25 (behavioral 0 57 ))
	(_version v63)
	(_time 1372368071769 2013.06.27 23:21:11)
	(_source (\./../../sourcecode/ADCStateMachine.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code fcf9feacabababebfffaaafceda7a9)
	(_entity
		(_time 1372368071666)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in ))))
		(_port (_internal ADCclockxCO ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_out ))))
		(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_port (_internal ADCwordxDI ~STD_LOGIC_VECTOR{9~downto~0}~12 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_port (_internal ADCoutxDO ~STD_LOGIC_VECTOR{13~downto~0}~12 0 32 (_entity (_out ))))
		(_port (_internal ADCstbyxEO ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ))))
		(_port (_internal ADCoexEBO ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ))))
		(_port (_internal ADCovrxSI ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal RegisterWritexEO ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
		(_port (_internal SRLatchxEI ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ))))
		(_port (_internal RunADCxSI ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal ExposurexDI ~STD_LOGIC_VECTOR{15~downto~0}~12 0 39 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal ColSettlexDI ~STD_LOGIC_VECTOR{15~downto~0}~122 0 40 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~124 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal RowSettlexDI ~STD_LOGIC_VECTOR{15~downto~0}~124 0 41 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~126 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal ResSettlexDI ~STD_LOGIC_VECTOR{15~downto~0}~126 0 42 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~128 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal FramePeriodxDI ~STD_LOGIC_VECTOR{15~downto~0}~128 0 43 (_entity (_in ))))
		(_port (_internal SBRet10xEI ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_in ))))
		(_port (_internal TestPixelxEI ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_in ))))
		(_port (_internal ExtTriggerxEI ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_in ))))
		(_port (_internal CDVSTestSRRowInxSO ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_out ))))
		(_port (_internal CDVSTestSRRowClockxSO ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_out ))))
		(_port (_internal CDVSTestSRColInxSO ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_out ))))
		(_port (_internal CDVSTestSRColClockxSO ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_out ))))
		(_port (_internal CDVSTestColMode0xSO ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_out ))))
		(_port (_internal CDVSTestColMode1xSO ~extieee.std_logic_1164.STD_LOGIC 0 52 (_entity (_out ))))
		(_port (_internal CDVSTestApsTxGatexSO ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_out ))))
		(_port (_internal ADCStateOutputLEDxSO ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_out ))))
		(_type (_internal ColState 0 58 (_enum1 stidle streset streleasereset streadreset stcountreset stnextreset stintegrate ststopintegrate streadsignal stcountsignal stnextsignal stwaitframe stresett stinitat streadresett stinitbt streadsignalt stwaitt (_to (i 0)(i 17)))))
		(_type (_internal RowState 0 59 (_enum1 stidle stfeedrow stinit stread stwrite strowdone stcolumndone stcolsettle (_to (i 0)(i 7)))))
		(_signal (_internal ResetxRB ~extieee.std_logic_1164.STD_LOGIC 0 61 (_architecture (_uni ))))
		(_signal (_internal StateColxDP ColState 0 64 (_architecture (_uni ))))
		(_signal (_internal StateColxDN ColState 0 64 (_architecture (_uni ))))
		(_signal (_internal StateRowxDP RowState 0 65 (_architecture (_uni ))))
		(_signal (_internal StateRowxDN RowState 0 65 (_architecture (_uni ))))
		(_signal (_internal ADCwordWritexE ~extieee.std_logic_1164.STD_LOGIC 0 66 (_architecture (_uni ))))
		(_signal (_internal ClockxC ~extieee.std_logic_1164.STD_LOGIC 0 67 (_architecture (_uni )(_event))))
		(_signal (_internal StateClockxC ~extieee.std_logic_1164.STD_LOGIC 0 68 (_architecture (_uni )(_event))))
		(_signal (_internal CDVSTestSRRowInxS ~extieee.std_logic_1164.STD_LOGIC 0 71 (_architecture (_uni ))))
		(_signal (_internal CDVSTestSRRowClockxS ~extieee.std_logic_1164.STD_LOGIC 0 71 (_architecture (_uni ))))
		(_signal (_internal CDVSTestSRColInxS ~extieee.std_logic_1164.STD_LOGIC 0 71 (_architecture (_uni ))))
		(_signal (_internal CDVSTestSRColClockxS ~extieee.std_logic_1164.STD_LOGIC 0 71 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 76 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal ADCoutMSBxS ~STD_LOGIC_VECTOR{3~downto~0}~13 0 76 (_architecture (_uni ))))
		(_signal (_internal StartPixelxS ~extieee.std_logic_1164.STD_LOGIC 0 77 (_internal (_uni ))))
		(_signal (_internal StartColxSN ~extieee.std_logic_1164.STD_LOGIC 0 78 (_architecture (_uni ))))
		(_signal (_internal StartColxSP ~extieee.std_logic_1164.STD_LOGIC 0 78 (_architecture (_uni ))))
		(_signal (_internal StartRowxSN ~extieee.std_logic_1164.STD_LOGIC 0 79 (_architecture (_uni ))))
		(_signal (_internal StartRowxSP ~extieee.std_logic_1164.STD_LOGIC 0 79 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{32~downto~0}~13 0 82 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 32)(i 0))))))
		(_signal (_internal DividerColxDP ~STD_LOGIC_VECTOR{32~downto~0}~13 0 82 (_architecture (_uni ))))
		(_signal (_internal DividerColxDN ~STD_LOGIC_VECTOR{32~downto~0}~13 0 82 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{16~downto~0}~13 0 83 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 16)(i 0))))))
		(_signal (_internal DividerRowxDP ~STD_LOGIC_VECTOR{16~downto~0}~13 0 83 (_architecture (_uni ))))
		(_signal (_internal DividerRowxDN ~STD_LOGIC_VECTOR{16~downto~0}~13 0 83 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{25~downto~0}~13 0 84 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 25)(i 0))))))
		(_signal (_internal ExposureTxD ~STD_LOGIC_VECTOR{25~downto~0}~13 0 84 (_architecture (_uni ))))
		(_signal (_internal FramePeriodxD ~STD_LOGIC_VECTOR{25~downto~0}~13 0 85 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 87 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal CountRowxDN ~STD_LOGIC_VECTOR{7~downto~0}~13 0 87 (_architecture (_uni ))))
		(_signal (_internal CountRowxDP ~STD_LOGIC_VECTOR{7~downto~0}~13 0 87 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~13 0 88 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_signal (_internal CountColxDN ~STD_LOGIC_VECTOR{17~downto~0}~13 0 88 (_architecture (_uni ))))
		(_signal (_internal CountColxDP ~STD_LOGIC_VECTOR{17~downto~0}~13 0 88 (_architecture (_uni ))))
		(_signal (_internal DoReadxS ~extieee.std_logic_1164.STD_LOGIC 0 89 (_architecture (_uni ))))
		(_signal (_internal ReadDonexS ~extieee.std_logic_1164.STD_LOGIC 0 89 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 90 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal ReadCyclexS ~STD_LOGIC_VECTOR{1~downto~0}~13 0 90 (_architecture (_uni ))))
		(_signal (_internal ColModexD ~STD_LOGIC_VECTOR{1~downto~0}~13 0 91 (_architecture (_uni ))))
		(_signal (_internal TxGatexE ~extieee.std_logic_1164.STD_LOGIC 0 92 (_architecture (_uni ))))
		(_constant (_internal SizeX ~extSTD.STANDARD.INTEGER 0 96 (_architecture ((i 240)))))
		(_constant (_internal SizeY ~extSTD.STANDARD.INTEGER 0 97 (_architecture ((i 180)))))
		(_process
			(line__101(_architecture 0 0 101 (_assignment (_simple)(_target(27))(_sensitivity(2)(18)))))
			(line__103(_architecture 1 0 103 (_assignment (_simple)(_alias((ClockxC)(ClockxCI)))(_target(33))(_sensitivity(0)))))
			(line__104(_architecture 2 0 104 (_assignment (_simple)(_alias((StateClockxC)(ClockxC)))(_target(34))(_sensitivity(33)))))
			(line__105(_architecture 3 0 105 (_assignment (_simple)(_target(1))(_sensitivity(33)))))
			(line__107(_architecture 4 0 107 (_assignment (_simple)(_alias((CDVSTestSRRowInxSO)(CDVSTestSRRowInxS)))(_target(19))(_sensitivity(35)))))
			(line__108(_architecture 5 0 108 (_assignment (_simple)(_alias((CDVSTestSRColInxSO)(CDVSTestSRColInxS)))(_target(21))(_sensitivity(37)))))
			(line__111(_architecture 6 0 111 (_assignment (_simple)(_alias((ADCoutxDO)(ADCoutMSBxS(d_3_0))(ADCwordxDI(d_9_0))))(_target(4))(_sensitivity(39(d_3_0))(3(d_9_0))))))
			(line__112(_architecture 7 0 112 (_assignment (_simple)(_target(39))(_sensitivity(42)(44)(57)))))
			(line__113(_architecture 8 0 113 (_assignment (_simple)(_alias((ADCstbyxEO)(_string \"0"\)))(_target(5)))))
			(line__114(_architecture 9 0 114 (_assignment (_simple)(_alias((ADCoexEBO)(_string \"0"\)))(_target(6)))))
			(line__116(_architecture 10 0 116 (_assignment (_simple)(_alias((CDVSTestColMode0xSO)(ColModexD(0))))(_target(23))(_sensitivity(58(0))))))
			(line__117(_architecture 11 0 117 (_assignment (_simple)(_target(24))(_sensitivity(58(1))(17)(18)))))
			(line__121(_architecture 12 0 121 (_assignment (_simple)(_alias((ADCStateOutputLEDxSO)(TestPixelxEI)))(_target(26))(_sensitivity(17)))))
			(line__123(_architecture 13 0 123 (_assignment (_simple)(_target(50))(_sensitivity(15)))))
			(line__124(_architecture 14 0 124 (_assignment (_simple)(_target(49))(_sensitivity(11)))))
			(line__126(_architecture 15 0 126 (_assignment (_simple)(_alias((CDVSTestApsTxGatexSO)(TxGatexE)))(_target(25))(_sensitivity(59)))))
			(p_col(_architecture 16 0 129 (_process (_simple)(_target(29)(37)(38)(41)(46)(53)(55)(57)(58)(59))(_sensitivity(28)(42)(45)(50)(54)(56)(10)(11)(14)(17))(_read(49)(12)(13)))))
			(p_row(_architecture 17 0 320 (_process (_simple)(_target(31)(32)(35)(36)(43)(48)(51)(56)(8))(_sensitivity(28)(30)(47)(52)(54)(55)(57)(11)(12)(13)))))
			(p_memoryzing(_architecture 18 0 405 (_process (_target(28)(30)(42)(44)(45)(47)(52)(54))(_sensitivity(27)(34)(29)(31)(41)(43)(46)(48)(51)(53))(_dssslsensitivity 2))))
			(p_clock_chip(_architecture 19 0 442 (_process (_target(20)(22))(_sensitivity(27)(33)(36)(38))(_dssslsensitivity 2))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_static
		(33686018 33686018 770 )
		(514 )
		(771 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 514 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 514 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 2 )
		(770 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 2 )
		(515 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 )
		(33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 514 )
		(33686018 33686018 )
	)
	(_model . Behavioral 20 -1
	)
)
I 000050 55 19399         1372368072070 Structure
(_unit VHDL (aerfifo 0 14 (structure 0 30 ))
	(_version v63)
	(_time 1372368072071 2013.06.27 23:21:12)
	(_source (\./../../sourcecode/AERfifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(machxo(components)))
	(_code 343130313562622261672d6e63)
	(_entity
		(_time 1372368066962)
		(_use (std(standard))(ieee(std_logic_1164))(machxo(components)))
	)
	(_component
		(fifo8ka
			(_object
				(_generic (_internal FULLPOINTER1 ~STD_LOGIC_VECTOR{13~downto~0}~13 0 47 (_entity -1 )))
				(_generic (_internal FULLPOINTER ~STD_LOGIC_VECTOR{13~downto~0}~132 0 48 (_entity -1 )))
				(_generic (_internal AFPOINTER1 ~STD_LOGIC_VECTOR{13~downto~0}~134 0 49 (_entity -1 )))
				(_generic (_internal AEPOINTER1 ~STD_LOGIC_VECTOR{13~downto~0}~136 0 50 (_entity -1 )))
				(_generic (_internal AFPOINTER ~STD_LOGIC_VECTOR{13~downto~0}~138 0 51 (_entity -1 )))
				(_generic (_internal AEPOINTER ~STD_LOGIC_VECTOR{13~downto~0}~1310 0 52 (_entity -1 )))
				(_generic (_internal CSDECODE_R ~STD_LOGIC_VECTOR{1~downto~0}~13 0 53 (_entity -1 )))
				(_generic (_internal CSDECODE_W ~STD_LOGIC_VECTOR{1~downto~0}~1312 0 54 (_entity -1 )))
				(_generic (_internal RESETMODE ~STRING~13 0 55 (_entity -1 )))
				(_generic (_internal REGMODE ~STRING~1313 0 55 (_entity -1 )))
				(_generic (_internal DATA_WIDTH_R ~extSTD.STANDARD.INTEGER 0 56 (_entity -1 )))
				(_generic (_internal DATA_WIDTH_W ~extSTD.STANDARD.INTEGER 0 56 (_entity -1 )))
				(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 58 (_entity (_in ))))
				(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 58 (_entity (_in ))))
				(_port (_internal DI2 ~extieee.std_logic_1164.STD_LOGIC 0 58 (_entity (_in ))))
				(_port (_internal DI3 ~extieee.std_logic_1164.STD_LOGIC 0 59 (_entity (_in ))))
				(_port (_internal DI4 ~extieee.std_logic_1164.STD_LOGIC 0 59 (_entity (_in ))))
				(_port (_internal DI5 ~extieee.std_logic_1164.STD_LOGIC 0 59 (_entity (_in ))))
				(_port (_internal DI6 ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_in ))))
				(_port (_internal DI7 ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_in ))))
				(_port (_internal DI8 ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_in ))))
				(_port (_internal DI9 ~extieee.std_logic_1164.STD_LOGIC 0 61 (_entity (_in ))))
				(_port (_internal DI10 ~extieee.std_logic_1164.STD_LOGIC 0 61 (_entity (_in ))))
				(_port (_internal DI11 ~extieee.std_logic_1164.STD_LOGIC 0 61 (_entity (_in ))))
				(_port (_internal DI12 ~extieee.std_logic_1164.STD_LOGIC 0 62 (_entity (_in ))))
				(_port (_internal DI13 ~extieee.std_logic_1164.STD_LOGIC 0 62 (_entity (_in ))))
				(_port (_internal DI14 ~extieee.std_logic_1164.STD_LOGIC 0 63 (_entity (_in ))))
				(_port (_internal DI15 ~extieee.std_logic_1164.STD_LOGIC 0 63 (_entity (_in ))))
				(_port (_internal DI16 ~extieee.std_logic_1164.STD_LOGIC 0 64 (_entity (_in ))))
				(_port (_internal DI17 ~extieee.std_logic_1164.STD_LOGIC 0 64 (_entity (_in ))))
				(_port (_internal DI18 ~extieee.std_logic_1164.STD_LOGIC 0 65 (_entity (_in ))))
				(_port (_internal DI19 ~extieee.std_logic_1164.STD_LOGIC 0 65 (_entity (_in ))))
				(_port (_internal DI20 ~extieee.std_logic_1164.STD_LOGIC 0 66 (_entity (_in ))))
				(_port (_internal DI21 ~extieee.std_logic_1164.STD_LOGIC 0 66 (_entity (_in ))))
				(_port (_internal DI22 ~extieee.std_logic_1164.STD_LOGIC 0 67 (_entity (_in ))))
				(_port (_internal DI23 ~extieee.std_logic_1164.STD_LOGIC 0 67 (_entity (_in ))))
				(_port (_internal DI24 ~extieee.std_logic_1164.STD_LOGIC 0 68 (_entity (_in ))))
				(_port (_internal DI25 ~extieee.std_logic_1164.STD_LOGIC 0 68 (_entity (_in ))))
				(_port (_internal DI26 ~extieee.std_logic_1164.STD_LOGIC 0 69 (_entity (_in ))))
				(_port (_internal DI27 ~extieee.std_logic_1164.STD_LOGIC 0 69 (_entity (_in ))))
				(_port (_internal DI28 ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_in ))))
				(_port (_internal DI29 ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_in ))))
				(_port (_internal DI30 ~extieee.std_logic_1164.STD_LOGIC 0 71 (_entity (_in ))))
				(_port (_internal DI31 ~extieee.std_logic_1164.STD_LOGIC 0 71 (_entity (_in ))))
				(_port (_internal DI32 ~extieee.std_logic_1164.STD_LOGIC 0 72 (_entity (_in ))))
				(_port (_internal DI33 ~extieee.std_logic_1164.STD_LOGIC 0 72 (_entity (_in ))))
				(_port (_internal DI34 ~extieee.std_logic_1164.STD_LOGIC 0 73 (_entity (_in ))))
				(_port (_internal DI35 ~extieee.std_logic_1164.STD_LOGIC 0 73 (_entity (_in ))))
				(_port (_internal FULLI ~extieee.std_logic_1164.STD_LOGIC 0 74 (_entity (_in ))))
				(_port (_internal CSW0 ~extieee.std_logic_1164.STD_LOGIC 0 74 (_entity (_in ))))
				(_port (_internal CSW1 ~extieee.std_logic_1164.STD_LOGIC 0 75 (_entity (_in ))))
				(_port (_internal EMPTYI ~extieee.std_logic_1164.STD_LOGIC 0 75 (_entity (_in ))))
				(_port (_internal CSR0 ~extieee.std_logic_1164.STD_LOGIC 0 76 (_entity (_in ))))
				(_port (_internal CSR1 ~extieee.std_logic_1164.STD_LOGIC 0 76 (_entity (_in ))))
				(_port (_internal WE ~extieee.std_logic_1164.STD_LOGIC 0 76 (_entity (_in ))))
				(_port (_internal RE ~extieee.std_logic_1164.STD_LOGIC 0 77 (_entity (_in ))))
				(_port (_internal CLKW ~extieee.std_logic_1164.STD_LOGIC 0 77 (_entity (_in ))))
				(_port (_internal CLKR ~extieee.std_logic_1164.STD_LOGIC 0 77 (_entity (_in ))))
				(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 78 (_entity (_in ))))
				(_port (_internal RPRST ~extieee.std_logic_1164.STD_LOGIC 0 78 (_entity (_in ))))
				(_port (_internal DO0 ~extieee.std_logic_1164.STD_LOGIC 0 79 (_entity (_out ))))
				(_port (_internal DO1 ~extieee.std_logic_1164.STD_LOGIC 0 79 (_entity (_out ))))
				(_port (_internal DO2 ~extieee.std_logic_1164.STD_LOGIC 0 80 (_entity (_out ))))
				(_port (_internal DO3 ~extieee.std_logic_1164.STD_LOGIC 0 80 (_entity (_out ))))
				(_port (_internal DO4 ~extieee.std_logic_1164.STD_LOGIC 0 81 (_entity (_out ))))
				(_port (_internal DO5 ~extieee.std_logic_1164.STD_LOGIC 0 81 (_entity (_out ))))
				(_port (_internal DO6 ~extieee.std_logic_1164.STD_LOGIC 0 82 (_entity (_out ))))
				(_port (_internal DO7 ~extieee.std_logic_1164.STD_LOGIC 0 82 (_entity (_out ))))
				(_port (_internal DO8 ~extieee.std_logic_1164.STD_LOGIC 0 83 (_entity (_out ))))
				(_port (_internal DO9 ~extieee.std_logic_1164.STD_LOGIC 0 83 (_entity (_out ))))
				(_port (_internal DO10 ~extieee.std_logic_1164.STD_LOGIC 0 84 (_entity (_out ))))
				(_port (_internal DO11 ~extieee.std_logic_1164.STD_LOGIC 0 84 (_entity (_out ))))
				(_port (_internal DO12 ~extieee.std_logic_1164.STD_LOGIC 0 85 (_entity (_out ))))
				(_port (_internal DO13 ~extieee.std_logic_1164.STD_LOGIC 0 85 (_entity (_out ))))
				(_port (_internal DO14 ~extieee.std_logic_1164.STD_LOGIC 0 86 (_entity (_out ))))
				(_port (_internal DO15 ~extieee.std_logic_1164.STD_LOGIC 0 86 (_entity (_out ))))
				(_port (_internal DO16 ~extieee.std_logic_1164.STD_LOGIC 0 87 (_entity (_out ))))
				(_port (_internal DO17 ~extieee.std_logic_1164.STD_LOGIC 0 87 (_entity (_out ))))
				(_port (_internal DO18 ~extieee.std_logic_1164.STD_LOGIC 0 88 (_entity (_out ))))
				(_port (_internal DO19 ~extieee.std_logic_1164.STD_LOGIC 0 88 (_entity (_out ))))
				(_port (_internal DO20 ~extieee.std_logic_1164.STD_LOGIC 0 89 (_entity (_out ))))
				(_port (_internal DO21 ~extieee.std_logic_1164.STD_LOGIC 0 89 (_entity (_out ))))
				(_port (_internal DO22 ~extieee.std_logic_1164.STD_LOGIC 0 90 (_entity (_out ))))
				(_port (_internal DO23 ~extieee.std_logic_1164.STD_LOGIC 0 90 (_entity (_out ))))
				(_port (_internal DO24 ~extieee.std_logic_1164.STD_LOGIC 0 91 (_entity (_out ))))
				(_port (_internal DO25 ~extieee.std_logic_1164.STD_LOGIC 0 91 (_entity (_out ))))
				(_port (_internal DO26 ~extieee.std_logic_1164.STD_LOGIC 0 92 (_entity (_out ))))
				(_port (_internal DO27 ~extieee.std_logic_1164.STD_LOGIC 0 92 (_entity (_out ))))
				(_port (_internal DO28 ~extieee.std_logic_1164.STD_LOGIC 0 93 (_entity (_out ))))
				(_port (_internal DO29 ~extieee.std_logic_1164.STD_LOGIC 0 93 (_entity (_out ))))
				(_port (_internal DO30 ~extieee.std_logic_1164.STD_LOGIC 0 94 (_entity (_out ))))
				(_port (_internal DO31 ~extieee.std_logic_1164.STD_LOGIC 0 94 (_entity (_out ))))
				(_port (_internal DO32 ~extieee.std_logic_1164.STD_LOGIC 0 95 (_entity (_out ))))
				(_port (_internal DO33 ~extieee.std_logic_1164.STD_LOGIC 0 95 (_entity (_out ))))
				(_port (_internal DO34 ~extieee.std_logic_1164.STD_LOGIC 0 96 (_entity (_out ))))
				(_port (_internal DO35 ~extieee.std_logic_1164.STD_LOGIC 0 96 (_entity (_out ))))
				(_port (_internal EF ~extieee.std_logic_1164.STD_LOGIC 0 97 (_entity (_out ))))
				(_port (_internal AEF ~extieee.std_logic_1164.STD_LOGIC 0 97 (_entity (_out ))))
				(_port (_internal AFF ~extieee.std_logic_1164.STD_LOGIC 0 97 (_entity (_out ))))
				(_port (_internal FF ~extieee.std_logic_1164.STD_LOGIC 0 98 (_entity (_out ))))
			)
		)
		(vhi
			(_object
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_out ))))
			)
		)
		(vlo
			(_object
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_out ))))
			)
		)
	)
	(_instantiation AERfifo_0_1 0 140 (_component fifo8ka )
		(_generic
			((FULLPOINTER1)(_string \"01111111110001"\))
			((FULLPOINTER)(_string \"01111111111001"\))
			((AFPOINTER1)(_string \"00011111010001"\))
			((AEPOINTER1)(_string \"00000001011111"\))
			((AFPOINTER)(_string \"00011111011001"\))
			((AEPOINTER)(_string \"00000001010111"\))
			((CSDECODE_R)(_string \"11"\))
			((CSDECODE_W)(_string \"11"\))
			((RESETMODE)(_string \"ASYNC"\))
			((REGMODE)(_string \"NOREG"\))
			((DATA_WIDTH_R)((i 9)))
			((DATA_WIDTH_W)((i 9)))
		)
		(_port
			((DI0)(Data(0)))
			((DI1)(Data(1)))
			((DI2)(Data(2)))
			((DI3)(Data(3)))
			((DI4)(Data(4)))
			((DI5)(Data(5)))
			((DI6)(Data(6)))
			((DI7)(Data(7)))
			((DI8)(Data(8)))
			((DI9)(scuba_vlo))
			((DI10)(scuba_vlo))
			((DI11)(scuba_vlo))
			((DI12)(scuba_vlo))
			((DI13)(scuba_vlo))
			((DI14)(scuba_vlo))
			((DI15)(scuba_vlo))
			((DI16)(scuba_vlo))
			((DI17)(scuba_vlo))
			((DI18)(scuba_vlo))
			((DI19)(scuba_vlo))
			((DI20)(scuba_vlo))
			((DI21)(scuba_vlo))
			((DI22)(scuba_vlo))
			((DI23)(scuba_vlo))
			((DI24)(scuba_vlo))
			((DI25)(scuba_vlo))
			((DI26)(scuba_vlo))
			((DI27)(scuba_vlo))
			((DI28)(scuba_vlo))
			((DI29)(scuba_vlo))
			((DI30)(scuba_vlo))
			((DI31)(scuba_vlo))
			((DI32)(scuba_vlo))
			((DI33)(scuba_vlo))
			((DI34)(scuba_vlo))
			((DI35)(scuba_vlo))
			((FULLI)(Full_int))
			((CSW0)(scuba_vhi))
			((CSW1)(scuba_vhi))
			((EMPTYI)(Empty_int))
			((CSR0)(scuba_vhi))
			((CSR1)(scuba_vhi))
			((WE)(WrEn))
			((RE)(RdEn))
			((CLKW)(WrClock))
			((CLKR)(RdClock))
			((RST)(Reset))
			((RPRST)(RPReset))
			((DO0)(Q(0)))
			((DO1)(Q(1)))
			((DO2)(Q(2)))
			((DO3)(Q(3)))
			((DO4)(Q(4)))
			((DO5)(Q(5)))
			((DO6)(Q(6)))
			((DO7)(Q(7)))
			((DO8)(Q(8)))
			((DO9)(_open))
			((DO10)(_open))
			((DO11)(_open))
			((DO12)(_open))
			((DO13)(_open))
			((DO14)(_open))
			((DO15)(_open))
			((DO16)(_open))
			((DO17)(_open))
			((DO18)(_open))
			((DO19)(_open))
			((DO20)(_open))
			((DO21)(_open))
			((DO22)(_open))
			((DO23)(_open))
			((DO24)(_open))
			((DO25)(_open))
			((DO26)(_open))
			((DO27)(_open))
			((DO28)(_open))
			((DO29)(_open))
			((DO30)(_open))
			((DO31)(_open))
			((DO32)(_open))
			((DO33)(_open))
			((DO34)(_open))
			((DO35)(_open))
			((EF)(Empty_int))
			((AEF)(AlmostEmpty))
			((AFF)(AlmostFull))
			((FF)(Full_int))
		)
		(_use (_entity machxo fifo8ka)
			(_generic
				((DATA_WIDTH_W)((i 9)))
				((DATA_WIDTH_R)((i 9)))
				((REGMODE)(_string \"NOREG"\))
				((RESETMODE)(_string \"ASYNC"\))
				((CSDECODE_W)(_string \"11"\))
				((CSDECODE_R)(_string \"11"\))
				((AEPOINTER)(_string \"00000001010111"\))
				((AEPOINTER1)(_string \"00000001011111"\))
				((AFPOINTER)(_string \"00011111011001"\))
				((AFPOINTER1)(_string \"00011111010001"\))
				((FULLPOINTER)(_string \"01111111111001"\))
				((FULLPOINTER1)(_string \"01111111110001"\))
			)
		)
	)
	(_instantiation scuba_vhi_inst 0 173 (_component vhi )
		(_port
			((Z)(scuba_vhi))
		)
		(_use (_entity machxo vhi)
		)
	)
	(_instantiation scuba_vlo_inst 0 176 (_component vlo )
		(_port
			((Z)(scuba_vlo))
		)
		(_use (_entity machxo vlo)
		)
	)
	(_instantiation AERfifo_1_0 0 179 (_component fifo8ka )
		(_generic
			((FULLPOINTER1)(_string \"00000000000000"\))
			((FULLPOINTER)(_string \"11111111111111"\))
			((AFPOINTER1)(_string \"00000000000000"\))
			((AEPOINTER1)(_string \"00000000000000"\))
			((AFPOINTER)(_string \"11111111111111"\))
			((AEPOINTER)(_string \"11111111111111"\))
			((CSDECODE_R)(_string \"11"\))
			((CSDECODE_W)(_string \"11"\))
			((RESETMODE)(_string \"ASYNC"\))
			((REGMODE)(_string \"NOREG"\))
			((DATA_WIDTH_R)((i 9)))
			((DATA_WIDTH_W)((i 9)))
		)
		(_port
			((DI0)(Data(9)))
			((DI1)(Data(10)))
			((DI2)(Data(11)))
			((DI3)(Data(12)))
			((DI4)(Data(13)))
			((DI5)(Data(14)))
			((DI6)(Data(15)))
			((DI7)(scuba_vlo))
			((DI8)(scuba_vlo))
			((DI9)(scuba_vlo))
			((DI10)(scuba_vlo))
			((DI11)(scuba_vlo))
			((DI12)(scuba_vlo))
			((DI13)(scuba_vlo))
			((DI14)(scuba_vlo))
			((DI15)(scuba_vlo))
			((DI16)(scuba_vlo))
			((DI17)(scuba_vlo))
			((DI18)(scuba_vlo))
			((DI19)(scuba_vlo))
			((DI20)(scuba_vlo))
			((DI21)(scuba_vlo))
			((DI22)(scuba_vlo))
			((DI23)(scuba_vlo))
			((DI24)(scuba_vlo))
			((DI25)(scuba_vlo))
			((DI26)(scuba_vlo))
			((DI27)(scuba_vlo))
			((DI28)(scuba_vlo))
			((DI29)(scuba_vlo))
			((DI30)(scuba_vlo))
			((DI31)(scuba_vlo))
			((DI32)(scuba_vlo))
			((DI33)(scuba_vlo))
			((DI34)(scuba_vlo))
			((DI35)(scuba_vlo))
			((FULLI)(Full_int))
			((CSW0)(scuba_vhi))
			((CSW1)(scuba_vhi))
			((EMPTYI)(Empty_int))
			((CSR0)(scuba_vhi))
			((CSR1)(scuba_vhi))
			((WE)(WrEn))
			((RE)(RdEn))
			((CLKW)(WrClock))
			((CLKR)(RdClock))
			((RST)(Reset))
			((RPRST)(RPReset))
			((DO0)(Q(9)))
			((DO1)(Q(10)))
			((DO2)(Q(11)))
			((DO3)(Q(12)))
			((DO4)(Q(13)))
			((DO5)(Q(14)))
			((DO6)(Q(15)))
			((DO7)(_open))
			((DO8)(_open))
			((DO9)(_open))
			((DO10)(_open))
			((DO11)(_open))
			((DO12)(_open))
			((DO13)(_open))
			((DO14)(_open))
			((DO15)(_open))
			((DO16)(_open))
			((DO17)(_open))
			((DO18)(_open))
			((DO19)(_open))
			((DO20)(_open))
			((DO21)(_open))
			((DO22)(_open))
			((DO23)(_open))
			((DO24)(_open))
			((DO25)(_open))
			((DO26)(_open))
			((DO27)(_open))
			((DO28)(_open))
			((DO29)(_open))
			((DO30)(_open))
			((DO31)(_open))
			((DO32)(_open))
			((DO33)(_open))
			((DO34)(_open))
			((DO35)(_open))
			((EF)(_open))
			((AEF)(_open))
			((AFF)(_open))
			((FF)(_open))
		)
		(_use (_entity machxo fifo8ka)
			(_generic
				((DATA_WIDTH_W)((i 9)))
				((DATA_WIDTH_R)((i 9)))
				((REGMODE)(_string \"NOREG"\))
				((RESETMODE)(_string \"ASYNC"\))
				((CSDECODE_W)(_string \"11"\))
				((CSDECODE_R)(_string \"11"\))
				((AEPOINTER)(_string \"11111111111111"\))
				((AEPOINTER1)(_string \"00000000000000"\))
				((AFPOINTER)(_string \"11111111111111"\))
				((AFPOINTER1)(_string \"00000000000000"\))
				((FULLPOINTER)(_string \"11111111111111"\))
				((FULLPOINTER1)(_string \"00000000000000"\))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal Data ~STD_LOGIC_VECTOR{15~downto~0}~12 0 16 (_entity (_in ))))
		(_port (_internal WrClock ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
		(_port (_internal RdClock ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
		(_port (_internal WrEn ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_in ))))
		(_port (_internal RdEn ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_in ))))
		(_port (_internal Reset ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_in ))))
		(_port (_internal RPReset ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal Q ~STD_LOGIC_VECTOR{15~downto~0}~122 0 23 (_entity (_out ))))
		(_port (_internal Empty ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_out ))))
		(_port (_internal Full ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_out ))))
		(_port (_internal AlmostEmpty ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_out ))))
		(_port (_internal AlmostFull ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_out ))))
		(_signal (_internal scuba_vhi ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_signal (_internal Empty_int ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal Full_int ~extieee.std_logic_1164.STD_LOGIC 0 35 (_architecture (_uni ))))
		(_signal (_internal scuba_vlo ~extieee.std_logic_1164.STD_LOGIC 0 36 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~13 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~132 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~134 0 49 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~136 0 50 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~138 0 51 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~1310 0 52 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 53 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1312 0 54 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_type (_internal ~STRING~13 0 55 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_type (_internal ~STRING~1313 0 55 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_process
			(line__211(_architecture 0 0 211 (_assignment (_simple)(_alias((Empty)(Empty_int)))(_target(8))(_sensitivity(13)))))
			(line__212(_architecture 1 0 212 (_assignment (_simple)(_alias((Full)(Full_int)))(_target(9))(_sensitivity(14)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_model . Structure 2 -1
	)
)
I 000033 55 1433 0 structure_con
(_configuration VHDL (structure_con 0 217 (AERfifo))
	(_version v63)
	(_time 1372368072081 2013.06.27 23:21:12)
	(_source (\./../../sourcecode/AERfifo.vhd\))
	(_use (std(standard))(machxo(components))(ieee(std_logic_1164)))
	(_code 3430323034626223313a276f61)
	(_architecture Structure
		(_instantiation AERfifo_0_1
			(_entity machxo fifo8ka V
				(_generic
					((DATA_WIDTH_W)(_code 0))
					((DATA_WIDTH_R)(_code 1))
					((REGMODE)(_code 2))
					((RESETMODE)(_code 3))
					((CSDECODE_W)(_code 4))
					((CSDECODE_R)(_code 5))
					((AEPOINTER)(_code 6))
					((AEPOINTER1)(_code 7))
					((AFPOINTER)(_code 8))
					((AFPOINTER1)(_code 9))
					((FULLPOINTER)(_code 10))
					((FULLPOINTER1)(_code 11))
				)
			)
		)
		(_instantiation scuba_vhi_inst
			(_entity machxo vhi V
			)
		)
		(_instantiation scuba_vlo_inst
			(_entity machxo vlo V
			)
		)
		(_instantiation AERfifo_1_0
			(_entity machxo fifo8ka V
				(_generic
					((DATA_WIDTH_W)(_code 12))
					((DATA_WIDTH_R)(_code 13))
					((REGMODE)(_code 14))
					((RESETMODE)(_code 15))
					((CSDECODE_W)(_code 16))
					((CSDECODE_R)(_code 17))
					((AEPOINTER)(_code 18))
					((AEPOINTER1)(_code 19))
					((AFPOINTER)(_code 20))
					((AFPOINTER1)(_code 21))
					((FULLPOINTER)(_code 22))
					((FULLPOINTER1)(_code 23))
				)
			)
		)
		(_model . Structure_CON__AERfifo__Structure__code__0 24 -1
		)
	)
)
I 000050 55 5069          1372368072379 Structure
(_unit VHDL (clockgen 0 14 (structure 0 24 ))
	(_version v63)
	(_time 1372368072380 2013.06.27 23:21:12)
	(_source (\./../../sourcecode/clockgen.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(machxo(components)))
	(_code 5d58585e5a0a5f4b5b531f070b)
	(_entity
		(_time 1372368067259)
		(_use (std(standard))(ieee(std_logic_1164))(machxo(components)))
	)
	(_component
		(vlo
			(_object
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
			)
		)
		(ehxpllc
			(_object
				(_generic (_internal DUTY ~extSTD.STANDARD.INTEGER 0 36 (_entity -1 )))
				(_generic (_internal PHASEADJ ~extSTD.STANDARD.INTEGER 0 36 (_entity -1 )))
				(_generic (_internal DELAY_CNTL ~STRING~13 0 37 (_entity -1 )))
				(_generic (_internal CLKOK_DIV ~extSTD.STANDARD.INTEGER 0 37 (_entity -1 )))
				(_generic (_internal FDEL ~extSTD.STANDARD.INTEGER 0 38 (_entity -1 )))
				(_generic (_internal CLKFB_DIV ~extSTD.STANDARD.INTEGER 0 38 (_entity -1 )))
				(_generic (_internal CLKOP_DIV ~extSTD.STANDARD.INTEGER 0 39 (_entity -1 )))
				(_generic (_internal CLKI_DIV ~extSTD.STANDARD.INTEGER 0 39 (_entity -1 )))
				(_port (_internal CLKI ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ))))
				(_port (_internal CLKFB ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ))))
				(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ))))
				(_port (_internal DDAMODE ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_in ))))
				(_port (_internal DDAIZR ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_in ))))
				(_port (_internal DDAILAG ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_in ))))
				(_port (_internal DDAIDEL0 ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ))))
				(_port (_internal DDAIDEL1 ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ))))
				(_port (_internal DDAIDEL2 ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ))))
				(_port (_internal CLKOP ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_out ))))
				(_port (_internal CLKOS ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_out ))))
				(_port (_internal CLKOK ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_out ))))
				(_port (_internal CLKINTFB ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_out ))))
				(_port (_internal LOCK ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_out ))))
			)
		)
	)
	(_instantiation scuba_vlo_inst 0 79 (_component vlo )
		(_port
			((Z)(scuba_vlo))
		)
		(_use (_entity machxo vlo)
		)
	)
	(_instantiation PLLCInst_0 0 82 (_component ehxpllc )
		(_generic
			((DUTY)((i 4)))
			((PHASEADJ)((i 0)))
			((DELAY_CNTL)(_string \"STATIC"\))
			((CLKOK_DIV)((i 2)))
			((FDEL)((i 0)))
			((CLKFB_DIV)((i 3)))
			((CLKOP_DIV)((i 8)))
			((CLKI_DIV)((i 1)))
		)
		(_port
			((CLKI)(CLK))
			((CLKFB)(CLKOP_t))
			((RST)(RESET))
			((DDAMODE)(scuba_vlo))
			((DDAIZR)(scuba_vlo))
			((DDAILAG)(scuba_vlo))
			((DDAIDEL0)(scuba_vlo))
			((DDAIDEL1)(scuba_vlo))
			((DDAIDEL2)(scuba_vlo))
			((CLKOP)(CLKOP_t))
			((CLKOS)(_open))
			((CLKOK)(_open))
			((CLKINTFB)(_open))
			((LOCK)(LOCK))
		)
		(_use (_entity machxo ehxpllc)
			(_generic
				((CLKI_DIV)((i 1)))
				((CLKFB_DIV)((i 3)))
				((CLKOP_DIV)((i 8)))
				((CLKOK_DIV)((i 2)))
				((PHASEADJ)((i 0)))
				((FDEL)((i 0)))
				((DUTY)((i 4)))
				((DELAY_CNTL)(_string \"STATIC"\))
			)
			(_port
				((clki)(CLKI))
				((clkfb)(CLKFB))
				((rst)(RST))
				((ddamode)(DDAMODE))
				((ddaizr)(DDAIZR))
				((ddailag)(DDAILAG))
				((ddaidel0)(DDAIDEL0))
				((ddaidel1)(DDAIDEL1))
				((ddaidel2)(DDAIDEL2))
				((clkos)(CLKOS))
				((clkop)(CLKOP))
				((clkok)(CLKOK))
				((lock)(LOCK))
				((clkintfb)(CLKINTFB))
			)
		)
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
		(_port (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
		(_port (_internal CLKOP ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_out ))))
		(_port (_internal LOCK ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_out ))))
		(_signal (_internal scuba_vlo ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ))))
		(_signal (_internal CLKOP_t ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_type (_internal ~STRING~13 0 37 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_process
			(line__94(_architecture 0 0 94 (_assignment (_simple)(_alias((CLKOP)(CLKOP_t)))(_target(2))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
	)
	(_model . Structure 1 -1
	)
)
I 000033 55 1120 0 structure_con
(_configuration VHDL (structure_con 0 99 (clockgen))
	(_version v63)
	(_time 1372368072388 2013.06.27 23:21:12)
	(_source (\./../../sourcecode/clockgen.vhd\))
	(_use (std(standard))(machxo(components))(ieee(std_logic_1164)))
	(_code 6c68696d3b3a3a7b696d7f3739)
	(_architecture Structure
		(_instantiation scuba_vlo_inst
			(_entity machxo vlo V
			)
		)
		(_instantiation PLLCInst_0
			(_entity machxo ehxpllc V
				(_generic
					((CLKI_DIV)(_code 0))
					((CLKFB_DIV)(_code 1))
					((CLKOP_DIV)(_code 2))
					((CLKOK_DIV)(_code 3))
					((PHASEADJ)(_code 4))
					((FDEL)(_code 5))
					((DUTY)(_code 6))
					((DELAY_CNTL)(_code 7))
				)
				(_port
					((clki)(CLKI))
					((clkfb)(CLKFB))
					((rst)(RST))
					((ddamode)(DDAMODE))
					((ddaizr)(DDAIZR))
					((ddailag)(DDAILAG))
					((ddaidel0)(DDAIDEL0))
					((ddaidel1)(DDAIDEL1))
					((ddaidel2)(DDAIDEL2))
					((clkos)(CLKOS))
					((clkop)(CLKOP))
					((clkok)(CLKOK))
					((lock)(LOCK))
					((clkintfb)(CLKINTFB))
				)
			)
		)
		(_model . Structure_CON__clockgen__Structure__code__0 8 -1
		)
	)
)
I 000051 55 2368          1372368436713 Behavioral
(_unit VHDL (wordregister 0 30 (behavioral 0 41 ))
	(_version v63)
	(_time 1372368436714 2013.06.27 23:27:16)
	(_source (\./../../sourcecode/wordRegister.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 91c5939ec6c7c787969483cbc5)
	(_entity
		(_time 1372368066647)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_generic (_internal width ~extSTD.STANDARD.NATURAL 0 32 \14\ (_entity ((i 14)))))
		(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in )(_event))))
		(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal WriteEnablexEI ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{width-1~downto~0}~12 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
		(_port (_internal DataInxDI ~STD_LOGIC_VECTOR{width-1~downto~0}~12 0 37 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{width-1~downto~0}~122 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal DataOutxDO ~STD_LOGIC_VECTOR{width-1~downto~0}~122 0 38 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{width-1~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_signal (_internal StatexDP ~STD_LOGIC_VECTOR{width-1~downto~0}~13 0 44 (_architecture (_uni ))))
		(_signal (_internal StatexDN ~STD_LOGIC_VECTOR{width-1~downto~0}~13 0 44 (_architecture (_uni ))))
		(_process
			(p_memless(_architecture 0 0 49 (_process (_simple)(_target(6)(4))(_sensitivity(5)(2)(3)))))
			(p_memorizing(_architecture 1 0 61 (_process (_target(5))(_sensitivity(0)(1)(6))(_dssslsensitivity 2))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . Behavioral 5 -1
	)
)
I 000050 55 19399         1372368436793 Structure
(_unit VHDL (aerfifo 0 14 (structure 0 30 ))
	(_version v63)
	(_time 1372368436794 2013.06.27 23:27:16)
	(_source (\./../../sourcecode/AERfifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(machxo(components)))
	(_code df8adb8d8c8989c98a8cc68588)
	(_entity
		(_time 1372368066962)
		(_use (std(standard))(ieee(std_logic_1164))(machxo(components)))
	)
	(_component
		(fifo8ka
			(_object
				(_generic (_internal FULLPOINTER1 ~STD_LOGIC_VECTOR{13~downto~0}~13 0 47 (_entity -1 )))
				(_generic (_internal FULLPOINTER ~STD_LOGIC_VECTOR{13~downto~0}~132 0 48 (_entity -1 )))
				(_generic (_internal AFPOINTER1 ~STD_LOGIC_VECTOR{13~downto~0}~134 0 49 (_entity -1 )))
				(_generic (_internal AEPOINTER1 ~STD_LOGIC_VECTOR{13~downto~0}~136 0 50 (_entity -1 )))
				(_generic (_internal AFPOINTER ~STD_LOGIC_VECTOR{13~downto~0}~138 0 51 (_entity -1 )))
				(_generic (_internal AEPOINTER ~STD_LOGIC_VECTOR{13~downto~0}~1310 0 52 (_entity -1 )))
				(_generic (_internal CSDECODE_R ~STD_LOGIC_VECTOR{1~downto~0}~13 0 53 (_entity -1 )))
				(_generic (_internal CSDECODE_W ~STD_LOGIC_VECTOR{1~downto~0}~1312 0 54 (_entity -1 )))
				(_generic (_internal RESETMODE ~STRING~13 0 55 (_entity -1 )))
				(_generic (_internal REGMODE ~STRING~1313 0 55 (_entity -1 )))
				(_generic (_internal DATA_WIDTH_R ~extSTD.STANDARD.INTEGER 0 56 (_entity -1 )))
				(_generic (_internal DATA_WIDTH_W ~extSTD.STANDARD.INTEGER 0 56 (_entity -1 )))
				(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 58 (_entity (_in ))))
				(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 58 (_entity (_in ))))
				(_port (_internal DI2 ~extieee.std_logic_1164.STD_LOGIC 0 58 (_entity (_in ))))
				(_port (_internal DI3 ~extieee.std_logic_1164.STD_LOGIC 0 59 (_entity (_in ))))
				(_port (_internal DI4 ~extieee.std_logic_1164.STD_LOGIC 0 59 (_entity (_in ))))
				(_port (_internal DI5 ~extieee.std_logic_1164.STD_LOGIC 0 59 (_entity (_in ))))
				(_port (_internal DI6 ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_in ))))
				(_port (_internal DI7 ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_in ))))
				(_port (_internal DI8 ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_in ))))
				(_port (_internal DI9 ~extieee.std_logic_1164.STD_LOGIC 0 61 (_entity (_in ))))
				(_port (_internal DI10 ~extieee.std_logic_1164.STD_LOGIC 0 61 (_entity (_in ))))
				(_port (_internal DI11 ~extieee.std_logic_1164.STD_LOGIC 0 61 (_entity (_in ))))
				(_port (_internal DI12 ~extieee.std_logic_1164.STD_LOGIC 0 62 (_entity (_in ))))
				(_port (_internal DI13 ~extieee.std_logic_1164.STD_LOGIC 0 62 (_entity (_in ))))
				(_port (_internal DI14 ~extieee.std_logic_1164.STD_LOGIC 0 63 (_entity (_in ))))
				(_port (_internal DI15 ~extieee.std_logic_1164.STD_LOGIC 0 63 (_entity (_in ))))
				(_port (_internal DI16 ~extieee.std_logic_1164.STD_LOGIC 0 64 (_entity (_in ))))
				(_port (_internal DI17 ~extieee.std_logic_1164.STD_LOGIC 0 64 (_entity (_in ))))
				(_port (_internal DI18 ~extieee.std_logic_1164.STD_LOGIC 0 65 (_entity (_in ))))
				(_port (_internal DI19 ~extieee.std_logic_1164.STD_LOGIC 0 65 (_entity (_in ))))
				(_port (_internal DI20 ~extieee.std_logic_1164.STD_LOGIC 0 66 (_entity (_in ))))
				(_port (_internal DI21 ~extieee.std_logic_1164.STD_LOGIC 0 66 (_entity (_in ))))
				(_port (_internal DI22 ~extieee.std_logic_1164.STD_LOGIC 0 67 (_entity (_in ))))
				(_port (_internal DI23 ~extieee.std_logic_1164.STD_LOGIC 0 67 (_entity (_in ))))
				(_port (_internal DI24 ~extieee.std_logic_1164.STD_LOGIC 0 68 (_entity (_in ))))
				(_port (_internal DI25 ~extieee.std_logic_1164.STD_LOGIC 0 68 (_entity (_in ))))
				(_port (_internal DI26 ~extieee.std_logic_1164.STD_LOGIC 0 69 (_entity (_in ))))
				(_port (_internal DI27 ~extieee.std_logic_1164.STD_LOGIC 0 69 (_entity (_in ))))
				(_port (_internal DI28 ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_in ))))
				(_port (_internal DI29 ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_in ))))
				(_port (_internal DI30 ~extieee.std_logic_1164.STD_LOGIC 0 71 (_entity (_in ))))
				(_port (_internal DI31 ~extieee.std_logic_1164.STD_LOGIC 0 71 (_entity (_in ))))
				(_port (_internal DI32 ~extieee.std_logic_1164.STD_LOGIC 0 72 (_entity (_in ))))
				(_port (_internal DI33 ~extieee.std_logic_1164.STD_LOGIC 0 72 (_entity (_in ))))
				(_port (_internal DI34 ~extieee.std_logic_1164.STD_LOGIC 0 73 (_entity (_in ))))
				(_port (_internal DI35 ~extieee.std_logic_1164.STD_LOGIC 0 73 (_entity (_in ))))
				(_port (_internal FULLI ~extieee.std_logic_1164.STD_LOGIC 0 74 (_entity (_in ))))
				(_port (_internal CSW0 ~extieee.std_logic_1164.STD_LOGIC 0 74 (_entity (_in ))))
				(_port (_internal CSW1 ~extieee.std_logic_1164.STD_LOGIC 0 75 (_entity (_in ))))
				(_port (_internal EMPTYI ~extieee.std_logic_1164.STD_LOGIC 0 75 (_entity (_in ))))
				(_port (_internal CSR0 ~extieee.std_logic_1164.STD_LOGIC 0 76 (_entity (_in ))))
				(_port (_internal CSR1 ~extieee.std_logic_1164.STD_LOGIC 0 76 (_entity (_in ))))
				(_port (_internal WE ~extieee.std_logic_1164.STD_LOGIC 0 76 (_entity (_in ))))
				(_port (_internal RE ~extieee.std_logic_1164.STD_LOGIC 0 77 (_entity (_in ))))
				(_port (_internal CLKW ~extieee.std_logic_1164.STD_LOGIC 0 77 (_entity (_in ))))
				(_port (_internal CLKR ~extieee.std_logic_1164.STD_LOGIC 0 77 (_entity (_in ))))
				(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 78 (_entity (_in ))))
				(_port (_internal RPRST ~extieee.std_logic_1164.STD_LOGIC 0 78 (_entity (_in ))))
				(_port (_internal DO0 ~extieee.std_logic_1164.STD_LOGIC 0 79 (_entity (_out ))))
				(_port (_internal DO1 ~extieee.std_logic_1164.STD_LOGIC 0 79 (_entity (_out ))))
				(_port (_internal DO2 ~extieee.std_logic_1164.STD_LOGIC 0 80 (_entity (_out ))))
				(_port (_internal DO3 ~extieee.std_logic_1164.STD_LOGIC 0 80 (_entity (_out ))))
				(_port (_internal DO4 ~extieee.std_logic_1164.STD_LOGIC 0 81 (_entity (_out ))))
				(_port (_internal DO5 ~extieee.std_logic_1164.STD_LOGIC 0 81 (_entity (_out ))))
				(_port (_internal DO6 ~extieee.std_logic_1164.STD_LOGIC 0 82 (_entity (_out ))))
				(_port (_internal DO7 ~extieee.std_logic_1164.STD_LOGIC 0 82 (_entity (_out ))))
				(_port (_internal DO8 ~extieee.std_logic_1164.STD_LOGIC 0 83 (_entity (_out ))))
				(_port (_internal DO9 ~extieee.std_logic_1164.STD_LOGIC 0 83 (_entity (_out ))))
				(_port (_internal DO10 ~extieee.std_logic_1164.STD_LOGIC 0 84 (_entity (_out ))))
				(_port (_internal DO11 ~extieee.std_logic_1164.STD_LOGIC 0 84 (_entity (_out ))))
				(_port (_internal DO12 ~extieee.std_logic_1164.STD_LOGIC 0 85 (_entity (_out ))))
				(_port (_internal DO13 ~extieee.std_logic_1164.STD_LOGIC 0 85 (_entity (_out ))))
				(_port (_internal DO14 ~extieee.std_logic_1164.STD_LOGIC 0 86 (_entity (_out ))))
				(_port (_internal DO15 ~extieee.std_logic_1164.STD_LOGIC 0 86 (_entity (_out ))))
				(_port (_internal DO16 ~extieee.std_logic_1164.STD_LOGIC 0 87 (_entity (_out ))))
				(_port (_internal DO17 ~extieee.std_logic_1164.STD_LOGIC 0 87 (_entity (_out ))))
				(_port (_internal DO18 ~extieee.std_logic_1164.STD_LOGIC 0 88 (_entity (_out ))))
				(_port (_internal DO19 ~extieee.std_logic_1164.STD_LOGIC 0 88 (_entity (_out ))))
				(_port (_internal DO20 ~extieee.std_logic_1164.STD_LOGIC 0 89 (_entity (_out ))))
				(_port (_internal DO21 ~extieee.std_logic_1164.STD_LOGIC 0 89 (_entity (_out ))))
				(_port (_internal DO22 ~extieee.std_logic_1164.STD_LOGIC 0 90 (_entity (_out ))))
				(_port (_internal DO23 ~extieee.std_logic_1164.STD_LOGIC 0 90 (_entity (_out ))))
				(_port (_internal DO24 ~extieee.std_logic_1164.STD_LOGIC 0 91 (_entity (_out ))))
				(_port (_internal DO25 ~extieee.std_logic_1164.STD_LOGIC 0 91 (_entity (_out ))))
				(_port (_internal DO26 ~extieee.std_logic_1164.STD_LOGIC 0 92 (_entity (_out ))))
				(_port (_internal DO27 ~extieee.std_logic_1164.STD_LOGIC 0 92 (_entity (_out ))))
				(_port (_internal DO28 ~extieee.std_logic_1164.STD_LOGIC 0 93 (_entity (_out ))))
				(_port (_internal DO29 ~extieee.std_logic_1164.STD_LOGIC 0 93 (_entity (_out ))))
				(_port (_internal DO30 ~extieee.std_logic_1164.STD_LOGIC 0 94 (_entity (_out ))))
				(_port (_internal DO31 ~extieee.std_logic_1164.STD_LOGIC 0 94 (_entity (_out ))))
				(_port (_internal DO32 ~extieee.std_logic_1164.STD_LOGIC 0 95 (_entity (_out ))))
				(_port (_internal DO33 ~extieee.std_logic_1164.STD_LOGIC 0 95 (_entity (_out ))))
				(_port (_internal DO34 ~extieee.std_logic_1164.STD_LOGIC 0 96 (_entity (_out ))))
				(_port (_internal DO35 ~extieee.std_logic_1164.STD_LOGIC 0 96 (_entity (_out ))))
				(_port (_internal EF ~extieee.std_logic_1164.STD_LOGIC 0 97 (_entity (_out ))))
				(_port (_internal AEF ~extieee.std_logic_1164.STD_LOGIC 0 97 (_entity (_out ))))
				(_port (_internal AFF ~extieee.std_logic_1164.STD_LOGIC 0 97 (_entity (_out ))))
				(_port (_internal FF ~extieee.std_logic_1164.STD_LOGIC 0 98 (_entity (_out ))))
			)
		)
		(vhi
			(_object
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_out ))))
			)
		)
		(vlo
			(_object
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_out ))))
			)
		)
	)
	(_instantiation AERfifo_0_1 0 140 (_component fifo8ka )
		(_generic
			((FULLPOINTER1)(_string \"01111111110001"\))
			((FULLPOINTER)(_string \"01111111111001"\))
			((AFPOINTER1)(_string \"00011111010001"\))
			((AEPOINTER1)(_string \"00000001011111"\))
			((AFPOINTER)(_string \"00011111011001"\))
			((AEPOINTER)(_string \"00000001010111"\))
			((CSDECODE_R)(_string \"11"\))
			((CSDECODE_W)(_string \"11"\))
			((RESETMODE)(_string \"ASYNC"\))
			((REGMODE)(_string \"NOREG"\))
			((DATA_WIDTH_R)((i 9)))
			((DATA_WIDTH_W)((i 9)))
		)
		(_port
			((DI0)(Data(0)))
			((DI1)(Data(1)))
			((DI2)(Data(2)))
			((DI3)(Data(3)))
			((DI4)(Data(4)))
			((DI5)(Data(5)))
			((DI6)(Data(6)))
			((DI7)(Data(7)))
			((DI8)(Data(8)))
			((DI9)(scuba_vlo))
			((DI10)(scuba_vlo))
			((DI11)(scuba_vlo))
			((DI12)(scuba_vlo))
			((DI13)(scuba_vlo))
			((DI14)(scuba_vlo))
			((DI15)(scuba_vlo))
			((DI16)(scuba_vlo))
			((DI17)(scuba_vlo))
			((DI18)(scuba_vlo))
			((DI19)(scuba_vlo))
			((DI20)(scuba_vlo))
			((DI21)(scuba_vlo))
			((DI22)(scuba_vlo))
			((DI23)(scuba_vlo))
			((DI24)(scuba_vlo))
			((DI25)(scuba_vlo))
			((DI26)(scuba_vlo))
			((DI27)(scuba_vlo))
			((DI28)(scuba_vlo))
			((DI29)(scuba_vlo))
			((DI30)(scuba_vlo))
			((DI31)(scuba_vlo))
			((DI32)(scuba_vlo))
			((DI33)(scuba_vlo))
			((DI34)(scuba_vlo))
			((DI35)(scuba_vlo))
			((FULLI)(Full_int))
			((CSW0)(scuba_vhi))
			((CSW1)(scuba_vhi))
			((EMPTYI)(Empty_int))
			((CSR0)(scuba_vhi))
			((CSR1)(scuba_vhi))
			((WE)(WrEn))
			((RE)(RdEn))
			((CLKW)(WrClock))
			((CLKR)(RdClock))
			((RST)(Reset))
			((RPRST)(RPReset))
			((DO0)(Q(0)))
			((DO1)(Q(1)))
			((DO2)(Q(2)))
			((DO3)(Q(3)))
			((DO4)(Q(4)))
			((DO5)(Q(5)))
			((DO6)(Q(6)))
			((DO7)(Q(7)))
			((DO8)(Q(8)))
			((DO9)(_open))
			((DO10)(_open))
			((DO11)(_open))
			((DO12)(_open))
			((DO13)(_open))
			((DO14)(_open))
			((DO15)(_open))
			((DO16)(_open))
			((DO17)(_open))
			((DO18)(_open))
			((DO19)(_open))
			((DO20)(_open))
			((DO21)(_open))
			((DO22)(_open))
			((DO23)(_open))
			((DO24)(_open))
			((DO25)(_open))
			((DO26)(_open))
			((DO27)(_open))
			((DO28)(_open))
			((DO29)(_open))
			((DO30)(_open))
			((DO31)(_open))
			((DO32)(_open))
			((DO33)(_open))
			((DO34)(_open))
			((DO35)(_open))
			((EF)(Empty_int))
			((AEF)(AlmostEmpty))
			((AFF)(AlmostFull))
			((FF)(Full_int))
		)
		(_use (_entity machxo fifo8ka)
			(_generic
				((DATA_WIDTH_W)((i 9)))
				((DATA_WIDTH_R)((i 9)))
				((REGMODE)(_string \"NOREG"\))
				((RESETMODE)(_string \"ASYNC"\))
				((CSDECODE_W)(_string \"11"\))
				((CSDECODE_R)(_string \"11"\))
				((AEPOINTER)(_string \"00000001010111"\))
				((AEPOINTER1)(_string \"00000001011111"\))
				((AFPOINTER)(_string \"00011111011001"\))
				((AFPOINTER1)(_string \"00011111010001"\))
				((FULLPOINTER)(_string \"01111111111001"\))
				((FULLPOINTER1)(_string \"01111111110001"\))
			)
		)
	)
	(_instantiation scuba_vhi_inst 0 173 (_component vhi )
		(_port
			((Z)(scuba_vhi))
		)
		(_use (_entity machxo vhi)
		)
	)
	(_instantiation scuba_vlo_inst 0 176 (_component vlo )
		(_port
			((Z)(scuba_vlo))
		)
		(_use (_entity machxo vlo)
		)
	)
	(_instantiation AERfifo_1_0 0 179 (_component fifo8ka )
		(_generic
			((FULLPOINTER1)(_string \"00000000000000"\))
			((FULLPOINTER)(_string \"11111111111111"\))
			((AFPOINTER1)(_string \"00000000000000"\))
			((AEPOINTER1)(_string \"00000000000000"\))
			((AFPOINTER)(_string \"11111111111111"\))
			((AEPOINTER)(_string \"11111111111111"\))
			((CSDECODE_R)(_string \"11"\))
			((CSDECODE_W)(_string \"11"\))
			((RESETMODE)(_string \"ASYNC"\))
			((REGMODE)(_string \"NOREG"\))
			((DATA_WIDTH_R)((i 9)))
			((DATA_WIDTH_W)((i 9)))
		)
		(_port
			((DI0)(Data(9)))
			((DI1)(Data(10)))
			((DI2)(Data(11)))
			((DI3)(Data(12)))
			((DI4)(Data(13)))
			((DI5)(Data(14)))
			((DI6)(Data(15)))
			((DI7)(scuba_vlo))
			((DI8)(scuba_vlo))
			((DI9)(scuba_vlo))
			((DI10)(scuba_vlo))
			((DI11)(scuba_vlo))
			((DI12)(scuba_vlo))
			((DI13)(scuba_vlo))
			((DI14)(scuba_vlo))
			((DI15)(scuba_vlo))
			((DI16)(scuba_vlo))
			((DI17)(scuba_vlo))
			((DI18)(scuba_vlo))
			((DI19)(scuba_vlo))
			((DI20)(scuba_vlo))
			((DI21)(scuba_vlo))
			((DI22)(scuba_vlo))
			((DI23)(scuba_vlo))
			((DI24)(scuba_vlo))
			((DI25)(scuba_vlo))
			((DI26)(scuba_vlo))
			((DI27)(scuba_vlo))
			((DI28)(scuba_vlo))
			((DI29)(scuba_vlo))
			((DI30)(scuba_vlo))
			((DI31)(scuba_vlo))
			((DI32)(scuba_vlo))
			((DI33)(scuba_vlo))
			((DI34)(scuba_vlo))
			((DI35)(scuba_vlo))
			((FULLI)(Full_int))
			((CSW0)(scuba_vhi))
			((CSW1)(scuba_vhi))
			((EMPTYI)(Empty_int))
			((CSR0)(scuba_vhi))
			((CSR1)(scuba_vhi))
			((WE)(WrEn))
			((RE)(RdEn))
			((CLKW)(WrClock))
			((CLKR)(RdClock))
			((RST)(Reset))
			((RPRST)(RPReset))
			((DO0)(Q(9)))
			((DO1)(Q(10)))
			((DO2)(Q(11)))
			((DO3)(Q(12)))
			((DO4)(Q(13)))
			((DO5)(Q(14)))
			((DO6)(Q(15)))
			((DO7)(_open))
			((DO8)(_open))
			((DO9)(_open))
			((DO10)(_open))
			((DO11)(_open))
			((DO12)(_open))
			((DO13)(_open))
			((DO14)(_open))
			((DO15)(_open))
			((DO16)(_open))
			((DO17)(_open))
			((DO18)(_open))
			((DO19)(_open))
			((DO20)(_open))
			((DO21)(_open))
			((DO22)(_open))
			((DO23)(_open))
			((DO24)(_open))
			((DO25)(_open))
			((DO26)(_open))
			((DO27)(_open))
			((DO28)(_open))
			((DO29)(_open))
			((DO30)(_open))
			((DO31)(_open))
			((DO32)(_open))
			((DO33)(_open))
			((DO34)(_open))
			((DO35)(_open))
			((EF)(_open))
			((AEF)(_open))
			((AFF)(_open))
			((FF)(_open))
		)
		(_use (_entity machxo fifo8ka)
			(_generic
				((DATA_WIDTH_W)((i 9)))
				((DATA_WIDTH_R)((i 9)))
				((REGMODE)(_string \"NOREG"\))
				((RESETMODE)(_string \"ASYNC"\))
				((CSDECODE_W)(_string \"11"\))
				((CSDECODE_R)(_string \"11"\))
				((AEPOINTER)(_string \"11111111111111"\))
				((AEPOINTER1)(_string \"00000000000000"\))
				((AFPOINTER)(_string \"11111111111111"\))
				((AFPOINTER1)(_string \"00000000000000"\))
				((FULLPOINTER)(_string \"11111111111111"\))
				((FULLPOINTER1)(_string \"00000000000000"\))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal Data ~STD_LOGIC_VECTOR{15~downto~0}~12 0 16 (_entity (_in ))))
		(_port (_internal WrClock ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
		(_port (_internal RdClock ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
		(_port (_internal WrEn ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_in ))))
		(_port (_internal RdEn ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_in ))))
		(_port (_internal Reset ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_in ))))
		(_port (_internal RPReset ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal Q ~STD_LOGIC_VECTOR{15~downto~0}~122 0 23 (_entity (_out ))))
		(_port (_internal Empty ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_out ))))
		(_port (_internal Full ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_out ))))
		(_port (_internal AlmostEmpty ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_out ))))
		(_port (_internal AlmostFull ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_out ))))
		(_signal (_internal scuba_vhi ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_signal (_internal Empty_int ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal Full_int ~extieee.std_logic_1164.STD_LOGIC 0 35 (_architecture (_uni ))))
		(_signal (_internal scuba_vlo ~extieee.std_logic_1164.STD_LOGIC 0 36 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~13 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~132 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~134 0 49 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~136 0 50 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~138 0 51 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~1310 0 52 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 53 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1312 0 54 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_type (_internal ~STRING~13 0 55 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_type (_internal ~STRING~1313 0 55 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_process
			(line__211(_architecture 0 0 211 (_assignment (_simple)(_alias((Empty)(Empty_int)))(_target(8))(_sensitivity(13)))))
			(line__212(_architecture 1 0 212 (_assignment (_simple)(_alias((Full)(Full_int)))(_target(9))(_sensitivity(14)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_model . Structure 2 -1
	)
)
I 000033 55 1433 0 structure_con
(_configuration VHDL (structure_con 0 217 (AERfifo))
	(_version v63)
	(_time 1372368436804 2013.06.27 23:27:16)
	(_source (\./../../sourcecode/AERfifo.vhd\))
	(_use (std(standard))(machxo(components))(ieee(std_logic_1164)))
	(_code efbbe9bdbdb9b9f8eae1fcb4ba)
	(_architecture Structure
		(_instantiation AERfifo_0_1
			(_entity machxo fifo8ka V
				(_generic
					((DATA_WIDTH_W)(_code 0))
					((DATA_WIDTH_R)(_code 1))
					((REGMODE)(_code 2))
					((RESETMODE)(_code 3))
					((CSDECODE_W)(_code 4))
					((CSDECODE_R)(_code 5))
					((AEPOINTER)(_code 6))
					((AEPOINTER1)(_code 7))
					((AFPOINTER)(_code 8))
					((AFPOINTER1)(_code 9))
					((FULLPOINTER)(_code 10))
					((FULLPOINTER1)(_code 11))
				)
			)
		)
		(_instantiation scuba_vhi_inst
			(_entity machxo vhi V
			)
		)
		(_instantiation scuba_vlo_inst
			(_entity machxo vlo V
			)
		)
		(_instantiation AERfifo_1_0
			(_entity machxo fifo8ka V
				(_generic
					((DATA_WIDTH_W)(_code 12))
					((DATA_WIDTH_R)(_code 13))
					((REGMODE)(_code 14))
					((RESETMODE)(_code 15))
					((CSDECODE_W)(_code 16))
					((CSDECODE_R)(_code 17))
					((AEPOINTER)(_code 18))
					((AEPOINTER1)(_code 19))
					((AFPOINTER)(_code 20))
					((AFPOINTER1)(_code 21))
					((FULLPOINTER)(_code 22))
					((FULLPOINTER1)(_code 23))
				)
			)
		)
		(_model . Structure_CON__AERfifo__Structure__code__0 24 -1
		)
	)
)
I 000050 55 5069          1372368436875 Structure
(_unit VHDL (clockgen 0 14 (structure 0 24 ))
	(_version v63)
	(_time 1372368436876 2013.06.27 23:27:16)
	(_source (\./../../sourcecode/clockgen.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(machxo(components)))
	(_code 2d7828292a7a2f3b2b236f777b)
	(_entity
		(_time 1372368067259)
		(_use (std(standard))(ieee(std_logic_1164))(machxo(components)))
	)
	(_component
		(vlo
			(_object
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
			)
		)
		(ehxpllc
			(_object
				(_generic (_internal DUTY ~extSTD.STANDARD.INTEGER 0 36 (_entity -1 )))
				(_generic (_internal PHASEADJ ~extSTD.STANDARD.INTEGER 0 36 (_entity -1 )))
				(_generic (_internal DELAY_CNTL ~STRING~13 0 37 (_entity -1 )))
				(_generic (_internal CLKOK_DIV ~extSTD.STANDARD.INTEGER 0 37 (_entity -1 )))
				(_generic (_internal FDEL ~extSTD.STANDARD.INTEGER 0 38 (_entity -1 )))
				(_generic (_internal CLKFB_DIV ~extSTD.STANDARD.INTEGER 0 38 (_entity -1 )))
				(_generic (_internal CLKOP_DIV ~extSTD.STANDARD.INTEGER 0 39 (_entity -1 )))
				(_generic (_internal CLKI_DIV ~extSTD.STANDARD.INTEGER 0 39 (_entity -1 )))
				(_port (_internal CLKI ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ))))
				(_port (_internal CLKFB ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ))))
				(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ))))
				(_port (_internal DDAMODE ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_in ))))
				(_port (_internal DDAIZR ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_in ))))
				(_port (_internal DDAILAG ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_in ))))
				(_port (_internal DDAIDEL0 ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ))))
				(_port (_internal DDAIDEL1 ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ))))
				(_port (_internal DDAIDEL2 ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ))))
				(_port (_internal CLKOP ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_out ))))
				(_port (_internal CLKOS ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_out ))))
				(_port (_internal CLKOK ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_out ))))
				(_port (_internal CLKINTFB ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_out ))))
				(_port (_internal LOCK ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_out ))))
			)
		)
	)
	(_instantiation scuba_vlo_inst 0 79 (_component vlo )
		(_port
			((Z)(scuba_vlo))
		)
		(_use (_entity machxo vlo)
		)
	)
	(_instantiation PLLCInst_0 0 82 (_component ehxpllc )
		(_generic
			((DUTY)((i 4)))
			((PHASEADJ)((i 0)))
			((DELAY_CNTL)(_string \"STATIC"\))
			((CLKOK_DIV)((i 2)))
			((FDEL)((i 0)))
			((CLKFB_DIV)((i 3)))
			((CLKOP_DIV)((i 8)))
			((CLKI_DIV)((i 1)))
		)
		(_port
			((CLKI)(CLK))
			((CLKFB)(CLKOP_t))
			((RST)(RESET))
			((DDAMODE)(scuba_vlo))
			((DDAIZR)(scuba_vlo))
			((DDAILAG)(scuba_vlo))
			((DDAIDEL0)(scuba_vlo))
			((DDAIDEL1)(scuba_vlo))
			((DDAIDEL2)(scuba_vlo))
			((CLKOP)(CLKOP_t))
			((CLKOS)(_open))
			((CLKOK)(_open))
			((CLKINTFB)(_open))
			((LOCK)(LOCK))
		)
		(_use (_entity machxo ehxpllc)
			(_generic
				((CLKI_DIV)((i 1)))
				((CLKFB_DIV)((i 3)))
				((CLKOP_DIV)((i 8)))
				((CLKOK_DIV)((i 2)))
				((PHASEADJ)((i 0)))
				((FDEL)((i 0)))
				((DUTY)((i 4)))
				((DELAY_CNTL)(_string \"STATIC"\))
			)
			(_port
				((clki)(CLKI))
				((clkfb)(CLKFB))
				((rst)(RST))
				((ddamode)(DDAMODE))
				((ddaizr)(DDAIZR))
				((ddailag)(DDAILAG))
				((ddaidel0)(DDAIDEL0))
				((ddaidel1)(DDAIDEL1))
				((ddaidel2)(DDAIDEL2))
				((clkos)(CLKOS))
				((clkop)(CLKOP))
				((clkok)(CLKOK))
				((lock)(LOCK))
				((clkintfb)(CLKINTFB))
			)
		)
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
		(_port (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
		(_port (_internal CLKOP ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_out ))))
		(_port (_internal LOCK ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_out ))))
		(_signal (_internal scuba_vlo ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ))))
		(_signal (_internal CLKOP_t ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_type (_internal ~STRING~13 0 37 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_process
			(line__94(_architecture 0 0 94 (_assignment (_simple)(_alias((CLKOP)(CLKOP_t)))(_target(2))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
	)
	(_model . Structure 1 -1
	)
)
I 000033 55 1120 0 structure_con
(_configuration VHDL (structure_con 0 99 (clockgen))
	(_version v63)
	(_time 1372368436884 2013.06.27 23:27:16)
	(_source (\./../../sourcecode/clockgen.vhd\))
	(_use (std(standard))(machxo(components))(ieee(std_logic_1164)))
	(_code 3d6938396d6b6b2a383c2e6668)
	(_architecture Structure
		(_instantiation scuba_vlo_inst
			(_entity machxo vlo V
			)
		)
		(_instantiation PLLCInst_0
			(_entity machxo ehxpllc V
				(_generic
					((CLKI_DIV)(_code 0))
					((CLKFB_DIV)(_code 1))
					((CLKOP_DIV)(_code 2))
					((CLKOK_DIV)(_code 3))
					((PHASEADJ)(_code 4))
					((FDEL)(_code 5))
					((DUTY)(_code 6))
					((DELAY_CNTL)(_code 7))
				)
				(_port
					((clki)(CLKI))
					((clkfb)(CLKFB))
					((rst)(RST))
					((ddamode)(DDAMODE))
					((ddaizr)(DDAIZR))
					((ddailag)(DDAILAG))
					((ddaidel0)(DDAIDEL0))
					((ddaidel1)(DDAIDEL1))
					((ddaidel2)(DDAIDEL2))
					((clkos)(CLKOS))
					((clkop)(CLKOP))
					((clkok)(CLKOK))
					((lock)(LOCK))
					((clkintfb)(CLKINTFB))
				)
			)
		)
		(_model . Structure_CON__clockgen__Structure__code__0 8 -1
		)
	)
)
I 000051 55 1879          1372368436943 Behavioral
(_unit VHDL (earlypakettimer 0 25 (behavioral 0 33 ))
	(_version v63)
	(_time 1372368436944 2013.06.27 23:27:16)
	(_source (\./../../sourcecode/earlyPaketTimer.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 7b2e787a282d2d6d2b7c62202a)
	(_entity
		(_time 1372368067550)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in )(_event))))
		(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in ))))
		(_port (_internal ClearxSI ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal TimerExpiredxSO ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{20~downto~0}~13 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 20)(i 0))))))
		(_signal (_internal CountxDN ~STD_LOGIC_VECTOR{20~downto~0}~13 0 36 (_architecture (_uni ))))
		(_signal (_internal CountxDP ~STD_LOGIC_VECTOR{20~downto~0}~13 0 36 (_architecture (_uni ))))
		(_process
			(p_memless(_architecture 0 0 41 (_process (_simple)(_target(3)(4))(_sensitivity(2)(5)))))
			(p_memoryzing(_architecture 1 0 55 (_process (_target(5))(_sensitivity(0)(1)(4))(_dssslsensitivity 2))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 33686018 2 )
	)
	(_model . Behavioral 2 -1
	)
)
I 000051 55 1665          1372368436997 Behavioral
(_unit VHDL (eventbeforeoverflow 0 30 (behavioral 0 39 ))
	(_version v63)
	(_time 1372368436998 2013.06.27 23:27:16)
	(_source (\./../../sourcecode/EventBeforeOverflow.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code aaffa9fcfdfdfbbcfcfbbef0f9)
	(_entity
		(_time 1372368067881)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in )(_event))))
		(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal OverflowxDI ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal EventxDI ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal EventBeforeOverflowxDO ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
		(_type (_internal state 0 40 (_enum1 stidle stevent stoverflow (_to (i 0)(i 2)))))
		(_signal (_internal StatexDP state 0 42 (_architecture (_uni ))))
		(_signal (_internal StatexDN state 0 42 (_architecture (_uni ))))
		(_process
			(p_memless(_architecture 0 0 47 (_process (_simple)(_target(4)(6))(_sensitivity(2)(3)(5)))))
			(p_memorizing(_architecture 1 0 74 (_process (_target(5))(_sensitivity(0)(1)(6))(_dssslsensitivity 2))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Behavioral 2 -1
	)
)
I 000051 55 1935          1372368437052 Behavioral
(_unit VHDL (eventcounter 0 26 (behavioral 0 35 ))
	(_version v63)
	(_time 1372368437053 2013.06.27 23:27:17)
	(_source (\./../../sourcecode/eventCounter.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code e8bdebbae6bfb9febeeafcb2ba)
	(_entity
		(_time 1372368068203)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal ClearxSI ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal IncrementxSI ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal OverflowxSO ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{8~downto~0}~13 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_signal (_internal CountxDP ~STD_LOGIC_VECTOR{8~downto~0}~13 0 37 (_architecture (_uni ))))
		(_signal (_internal CountxDN ~STD_LOGIC_VECTOR{8~downto~0}~13 0 37 (_architecture (_uni ))))
		(_process
			(p_memoryless(_architecture 0 0 41 (_process (_simple)(_target(4)(6))(_sensitivity(2)(3)(5)))))
			(p_memoryzing(_architecture 1 0 61 (_process (_target(5))(_sensitivity(0)(1)(6))(_dssslsensitivity 2))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33686018 2 )
		(33686018 33686018 2 )
		(33686018 33686018 2 )
	)
	(_model . Behavioral 2 -1
	)
)
I 000051 55 3232          1372368437106 Behavioral
(_unit VHDL (fifostatemachine 0 25 (behavioral 0 53 ))
	(_version v63)
	(_time 1372368437107 2013.06.27 23:27:17)
	(_source (\./../../sourcecode/fifoStatemachine.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 17421610194045014619044c42)
	(_entity
		(_time 1372368068503)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in )(_event))))
		(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in ))))
		(_port (_internal RunxSI ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal FifoTransactionxSO ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
		(_port (_internal FX2FifoInFullxSBI ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal FifoEmptyxSI ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
		(_port (_internal FifoReadxEO ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_out ))))
		(_port (_internal FX2FifoWritexEBO ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_out ))))
		(_port (_internal FX2FifoPktEndxSBO ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal FX2FifoAddressxDO ~STD_LOGIC_VECTOR{1~downto~0}~12 0 42 (_entity (_out ))))
		(_port (_internal IncEventCounterxSO ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_out ))))
		(_port (_internal ResetEventCounterxSO ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_out ))))
		(_port (_internal ResetEarlyPaketTimerxSO ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_out ))))
		(_port (_internal EarlyPaketTimerOverflowxSI ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_in ))))
		(_type (_internal state 0 54 (_enum1 stidle stearlypaket1 stsetupwrite1 stwrite (_to (i 0)(i 3)))))
		(_signal (_internal StatexDP state 0 57 (_architecture (_uni ))))
		(_signal (_internal StatexDN state 0 57 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR~13 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 1))))))
		(_constant (_internal EP2 ~STD_LOGIC_VECTOR~13 0 61 (_architecture (_string \"00"\))))
		(_type (_internal ~STD_LOGIC_VECTOR~131 0 62 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 1))))))
		(_constant (_internal EP6 ~STD_LOGIC_VECTOR~131 0 62 (_architecture (_string \"10"\))))
		(_process
			(p_memless(_architecture 0 0 68 (_process (_simple)(_target(3)(6)(7)(8)(9)(10)(11)(12)(15))(_sensitivity(2)(4)(5)(13)(14)))))
			(p_memoryzing(_architecture 1 0 127 (_process (_target(14))(_sensitivity(0)(1)(15))(_dssslsensitivity 2))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . Behavioral 2 -1
	)
)
I 000051 55 6993          1372368437162 Behavioral
(_unit VHDL (monitorstatemachine 0 25 (behavioral 0 68 ))
	(_version v63)
	(_time 1372368437163 2013.06.27 23:27:17)
	(_source (\./../../sourcecode/monitorStateMachine.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 56030555060157405f505353100d05)
	(_entity
		(_time 1372368068804)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in )(_event))))
		(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in ))))
		(_port (_internal AERREQxSBI ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal AERACKxSBO ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
		(_port (_internal XxDI ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal UseLongAckxSI ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal FifoFullxSI ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in ))))
		(_port (_internal FifoWritexEO ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_out ))))
		(_port (_internal TimestampRegWritexEO ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_out ))))
		(_port (_internal AddressRegWritexEO ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal AddressTimestampSelectxSO ~STD_LOGIC_VECTOR{1~downto~0}~12 0 48 (_entity (_out ))))
		(_port (_internal ADCvalueReadyxSI ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_in ))))
		(_port (_internal ReadADCvaluexEO ~extieee.std_logic_1164.STD_LOGIC 0 52 (_entity (_out ))))
		(_port (_internal TimestampOverflowxSI ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_in ))))
		(_port (_internal TriggerxSI ~extieee.std_logic_1164.STD_LOGIC 0 58 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~122 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal AddressMSBxDO ~STD_LOGIC_VECTOR{1~downto~0}~122 0 61 (_entity (_out ))))
		(_port (_internal ResetTimestampxSBI ~extieee.std_logic_1164.STD_LOGIC 0 64 (_entity (_in ))))
		(_type (_internal state 0 69 (_enum1 stidle stwraddress stwrtime stwait stoverflow stresettimestamp stfifofull streqrelease stadc stadctime stwrtriggertime stwrtrigger (_to (i 0)(i 11)))))
		(_signal (_internal AERREQxSB ~extieee.std_logic_1164.STD_LOGIC 0 72 (_architecture (_uni ))))
		(_signal (_internal StatexDP state 0 75 (_architecture (_uni ))))
		(_signal (_internal StatexDN state 0 75 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 76 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal CountxDP ~STD_LOGIC_VECTOR{7~downto~0}~13 0 76 (_architecture (_uni ))))
		(_signal (_internal CountxDN ~STD_LOGIC_VECTOR{7~downto~0}~13 0 76 (_architecture (_uni ))))
		(_signal (_internal TriggerxDP ~extieee.std_logic_1164.STD_LOGIC 0 77 (_architecture (_uni ))))
		(_signal (_internal TriggerxDN ~extieee.std_logic_1164.STD_LOGIC 0 77 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 80 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal TimestampOverflowxDN ~STD_LOGIC_VECTOR{15~downto~0}~13 0 80 (_architecture (_uni ))))
		(_signal (_internal TimestampOverflowxDP ~STD_LOGIC_VECTOR{15~downto~0}~13 0 80 (_architecture (_uni ))))
		(_signal (_internal TimestampResetxDP ~extieee.std_logic_1164.STD_LOGIC 0 83 (_architecture (_uni ))))
		(_signal (_internal TimestampResetxDN ~extieee.std_logic_1164.STD_LOGIC 0 83 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 86 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal selectADC ~STD_LOGIC_VECTOR{1~downto~0}~13 0 86 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~132 0 87 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal selectaddress ~STD_LOGIC_VECTOR{1~downto~0}~132 0 87 (_architecture (_string \"01"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~134 0 88 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal selecttimestamp ~STD_LOGIC_VECTOR{1~downto~0}~134 0 88 (_architecture (_string \"00"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~136 0 89 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal selecttrigger ~STD_LOGIC_VECTOR{1~downto~0}~136 0 89 (_architecture (_string \"10"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~138 0 91 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal address ~STD_LOGIC_VECTOR{1~downto~0}~138 0 91 (_architecture (_string \"00"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1310 0 92 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal wrap ~STD_LOGIC_VECTOR{1~downto~0}~1310 0 92 (_architecture (_string \"10"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1312 0 93 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal timereset ~STD_LOGIC_VECTOR{1~downto~0}~1312 0 93 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 94 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal timestamp ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 94 (_architecture (_string \"01"\))))
		(_constant (_internal ackExtension ~extSTD.STANDARD.INTEGER 0 96 (_architecture ((i 5)))))
		(_process
			(line__99(_architecture 0 0 99 (_assignment (_simple)(_alias((AERREQxSB)(AERREQxSBI)))(_target(17))(_sensitivity(2)))))
			(p_memless(_architecture 1 0 102 (_process (_simple)(_target(3)(7)(8)(9)(10)(12)(15)(19)(21)(23)(24)(27))(_sensitivity(4)(5)(6)(11)(13)(14)(16)(17)(18)(20)(22)(25)(26)))))
			(p_memoryzing(_architecture 2 0 273 (_process (_target(18)(20)(22)(25)(26))(_sensitivity(0)(1)(19)(21)(23)(24)(27))(_dssslsensitivity 2))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_static
		(33686018 33686018 )
		(33686018 33686018 33686018 33686018 )
		(33686018 33686018 33686018 33686018 )
		(33686018 33686018 )
		(33686018 33686018 )
		(33686018 33686018 )
		(33686018 33686018 33686018 33686018 )
	)
	(_model . Behavioral 3 -1
	)
)
I 000051 55 4397          1372368437224 Behavioral
(_unit VHDL (synchronizerstatemachine 0 19 (behavioral 0 45 ))
	(_version v63)
	(_time 1372368437225 2013.06.27 23:27:17)
	(_source (\./../../sourcecode/synchronizerStateMachine.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 94c0909a99c39582c2c38ccfc7)
	(_entity
		(_time 1372368069110)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_in )(_event))))
		(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_in ))))
		(_port (_internal RunxSI ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_in ))))
		(_port (_internal ConfigxSI ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
		(_port (_internal SyncInxABI ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal SyncOutxSBO ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_port (_internal TriggerxSO ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
		(_port (_internal HostResetTimestampxSI ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal ResetTimestampxSBO ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_out ))))
		(_port (_internal IncrementCounterxSO ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_out ))))
		(_type (_internal state 0 46 (_enum1 stidle sttriggerinhigh sttriggerinlow stresetslaves strunslave stslavewaitedge (_to (i 0)(i 5)))))
		(_signal (_internal StatexDP state 0 49 (_architecture (_uni ))))
		(_signal (_internal StatexDN state 0 49 (_architecture (_uni ))))
		(_signal (_internal SyncInxSB ~extieee.std_logic_1164.STD_LOGIC 0 52 (_architecture (_uni ))))
		(_signal (_internal SyncInxSBN ~extieee.std_logic_1164.STD_LOGIC 0 52 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~13 0 56 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_signal (_internal DividerxDN ~STD_LOGIC_VECTOR{6~downto~0}~13 0 56 (_architecture (_uni ))))
		(_signal (_internal DividerxDP ~STD_LOGIC_VECTOR{6~downto~0}~13 0 56 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~13 0 57 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_signal (_internal CounterxDN ~STD_LOGIC_VECTOR{13~downto~0}~13 0 57 (_architecture (_uni ))))
		(_signal (_internal CounterxDP ~STD_LOGIC_VECTOR{13~downto~0}~13 0 57 (_architecture (_uni ))))
		(_constant (_internal counterInc ~extSTD.STANDARD.INTEGER 0 63 (_process 0 ((i 89)))))
		(_constant (_internal squareWaveHighTime ~extSTD.STANDARD.INTEGER 0 64 (_process 0 ((i 50)))))
		(_constant (_internal squareWavePeriod ~extSTD.STANDARD.INTEGER 0 65 (_process 0 ((i 100)))))
		(_constant (_internal timeout ~extSTD.STANDARD.INTEGER 0 66 (_process 0 ((i 1000)))))
		(_constant (_internal resetSlavesTime ~extSTD.STANDARD.INTEGER 0 67 (_process 0 ((i 6000)))))
		(_process
			(p_memless(_architecture 0 0 62 (_process (_simple)(_target(5)(6)(8)(9)(11)(14)(16))(_sensitivity(2)(3)(4)(7)(10)(12)(15)(17)))))
			(p_mem(_architecture 1 0 223 (_process (_target(10)(15)(17))(_sensitivity(0)(1)(11)(14)(16))(_dssslsensitivity 2))))
			(synchronizer(_architecture 2 0 240 (_process (_target(12)(13))(_sensitivity(0)(4)(13))(_dssslsensitivity 1))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_static
		(33686018 131586 )
		(33686018 33686018 33686018 514 )
		(33686018 131586 )
		(33686018 33686018 33686018 514 )
		(33686018 131586 )
		(33686018 33686018 33686018 514 )
		(33686018 131586 )
		(33686018 33686018 33686018 514 )
		(33686018 131586 )
		(33686018 33686018 33686018 514 )
		(33686018 131586 )
		(33686018 33686018 33686018 514 )
		(33686018 131586 )
		(33686018 33686018 33686018 514 )
		(33686018 131586 )
		(33686018 33686018 33686018 514 )
		(33686018 131586 )
		(33686018 33686018 33686018 514 )
	)
	(_model . Behavioral 3 -1
	)
)
I 000051 55 2474          1372368437284 Behavioral
(_unit VHDL (timestampcounter 0 25 (behavioral 0 36 ))
	(_version v63)
	(_time 1372368437285 2013.06.27 23:27:17)
	(_source (\./../../sourcecode/timestampCounter.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code d286d180d985d2c4d486c18987)
	(_entity
		(_time 1372368069416)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal IncrementxSI ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal OverflowxSO ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_port (_internal DataxDO ~STD_LOGIC_VECTOR{13~downto~0}~12 0 33 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{14~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 14)(i 0))))))
		(_signal (_internal CountxDP ~STD_LOGIC_VECTOR{14~downto~0}~13 0 38 (_architecture (_uni ))))
		(_signal (_internal CountxDN ~STD_LOGIC_VECTOR{14~downto~0}~13 0 38 (_architecture (_uni ))))
		(_signal (_internal MSbDelayedxDN ~extieee.std_logic_1164.STD_LOGIC 0 40 (_architecture (_uni ))))
		(_signal (_internal MSbDelayedxDP ~extieee.std_logic_1164.STD_LOGIC 0 40 (_architecture (_uni ))))
		(_process
			(line__44(_architecture 0 0 44 (_assignment (_simple)(_alias((DataxDO)(CountxDP(d_13_0))))(_target(4))(_sensitivity(5(d_13_0))))))
			(line__49(_architecture 1 0 49 (_assignment (_simple)(_target(3))(_sensitivity(5(14))(8)))))
			(p_memless(_architecture 2 0 52 (_process (_simple)(_target(6)(7))(_sensitivity(2)(5)))))
			(p_memoryzing(_architecture 3 0 65 (_process (_target(5)(8))(_sensitivity(0)(1)(6)(7))(_dssslsensitivity 2))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33686018 33686018 131586 )
	)
	(_model . Behavioral 4 -1
	)
)
I 000051 55 45572         1372368437579 Structural
(_unit VHDL (usbaer_top_level 0 26 (structural 0 102 ))
	(_version v63)
	(_time 1372368437580 2013.06.27 23:27:17)
	(_source (\./../../sourcecode/USBAER_top_level.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_code ebbfe6b9babcbdfdeaefbfecf9b2ec)
	(_entity
		(_time 1372368069749)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(clockgen
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 136 (_entity (_in ))))
				(_port (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 137 (_entity (_in ))))
				(_port (_internal CLKOP ~extieee.std_logic_1164.STD_LOGIC 0 138 (_entity (_out ))))
				(_port (_internal LOCK ~extieee.std_logic_1164.STD_LOGIC 0 139 (_entity (_out ))))
			)
		)
		(shiftRegister
			(_object
				(_generic (_internal width ~extSTD.STANDARD.NATURAL 0 124 (_entity -1 )))
				(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 126 (_entity (_in ))))
				(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 127 (_entity (_in ))))
				(_port (_internal LatchxEI ~extieee.std_logic_1164.STD_LOGIC 0 128 (_entity (_in ))))
				(_port (_internal DxDI ~extieee.std_logic_1164.STD_LOGIC 0 129 (_entity (_in ))))
				(_port (_internal QxDO ~extieee.std_logic_1164.STD_LOGIC 0 130 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{width-1~downto~0}~13 0 131 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 52 )(i 0))))))
				(_port (_internal DataOutxDO ~STD_LOGIC_VECTOR{width-1~downto~0}~13 0 131 (_entity (_out ))))
			)
		)
		(AERfifo
			(_object
				(_port (_internal Data ~STD_LOGIC_VECTOR{15~downto~0}~1320 0 267 (_entity (_in ))))
				(_port (_internal WrClock ~extieee.std_logic_1164.STD_LOGIC 0 268 (_entity (_in ))))
				(_port (_internal RdClock ~extieee.std_logic_1164.STD_LOGIC 0 269 (_entity (_in ))))
				(_port (_internal WrEn ~extieee.std_logic_1164.STD_LOGIC 0 270 (_entity (_in ))))
				(_port (_internal RdEn ~extieee.std_logic_1164.STD_LOGIC 0 271 (_entity (_in ))))
				(_port (_internal Reset ~extieee.std_logic_1164.STD_LOGIC 0 272 (_entity (_in ))))
				(_port (_internal RPReset ~extieee.std_logic_1164.STD_LOGIC 0 273 (_entity (_in ))))
				(_port (_internal Q ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 274 (_entity (_out ))))
				(_port (_internal Empty ~extieee.std_logic_1164.STD_LOGIC 0 275 (_entity (_out ))))
				(_port (_internal Full ~extieee.std_logic_1164.STD_LOGIC 0 276 (_entity (_out ))))
				(_port (_internal AlmostEmpty ~extieee.std_logic_1164.STD_LOGIC 0 277 (_entity (_out ))))
				(_port (_internal AlmostFull ~extieee.std_logic_1164.STD_LOGIC 0 278 (_entity (_out ))))
			)
		)
		(wordRegister
			(_object
				(_generic (_internal width ~extSTD.STANDARD.NATURAL 0 230 (_entity -1 ((i 14)))))
				(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 232 (_entity (_in ))))
				(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 233 (_entity (_in ))))
				(_port (_internal WriteEnablexEI ~extieee.std_logic_1164.STD_LOGIC 0 234 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{width-1~downto~0}~1314 0 235 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 53 )(i 0))))))
				(_port (_internal DataInxDI ~STD_LOGIC_VECTOR{width-1~downto~0}~1314 0 235 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{width-1~downto~0}~1316 0 236 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 54 )(i 0))))))
				(_port (_internal DataOutxDO ~STD_LOGIC_VECTOR{width-1~downto~0}~1316 0 236 (_entity (_out ))))
			)
		)
		(earlyPaketTimer
			(_object
				(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 259 (_entity (_in ))))
				(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 260 (_entity (_in ))))
				(_port (_internal ClearxSI ~extieee.std_logic_1164.STD_LOGIC 0 261 (_entity (_in ))))
				(_port (_internal TimerExpiredxSO ~extieee.std_logic_1164.STD_LOGIC 0 262 (_entity (_out ))))
			)
		)
		(eventCounter
			(_object
				(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 241 (_entity (_in ))))
				(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 242 (_entity (_in ))))
				(_port (_internal ClearxSI ~extieee.std_logic_1164.STD_LOGIC 0 243 (_entity (_in ))))
				(_port (_internal IncrementxSI ~extieee.std_logic_1164.STD_LOGIC 0 244 (_entity (_in ))))
				(_port (_internal OverflowxSO ~extieee.std_logic_1164.STD_LOGIC 0 245 (_entity (_out ))))
			)
		)
		(timestampCounter
			(_object
				(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 250 (_entity (_in ))))
				(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 251 (_entity (_in ))))
				(_port (_internal IncrementxSI ~extieee.std_logic_1164.STD_LOGIC 0 252 (_entity (_in ))))
				(_port (_internal OverflowxSO ~extieee.std_logic_1164.STD_LOGIC 0 253 (_entity (_out ))))
				(_port (_internal DataxDO ~STD_LOGIC_VECTOR{13~downto~0}~1318 0 254 (_entity (_out ))))
			)
		)
		(synchronizerStateMachine
			(_object
				(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 154 (_entity (_in ))))
				(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 155 (_entity (_in ))))
				(_port (_internal RunxSI ~extieee.std_logic_1164.STD_LOGIC 0 156 (_entity (_in ))))
				(_port (_internal ConfigxSI ~extieee.std_logic_1164.STD_LOGIC 0 157 (_entity (_in ))))
				(_port (_internal SyncInxABI ~extieee.std_logic_1164.STD_LOGIC 0 158 (_entity (_in ))))
				(_port (_internal SyncOutxSBO ~extieee.std_logic_1164.STD_LOGIC 0 159 (_entity (_out ))))
				(_port (_internal TriggerxSO ~extieee.std_logic_1164.STD_LOGIC 0 160 (_entity (_out ))))
				(_port (_internal HostResetTimestampxSI ~extieee.std_logic_1164.STD_LOGIC 0 161 (_entity (_in ))))
				(_port (_internal ResetTimestampxSBO ~extieee.std_logic_1164.STD_LOGIC 0 162 (_entity (_out ))))
				(_port (_internal IncrementCounterxSO ~extieee.std_logic_1164.STD_LOGIC 0 163 (_entity (_out ))))
			)
		)
		(fifoStatemachine
			(_object
				(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 106 (_entity (_in ))))
				(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 107 (_entity (_in ))))
				(_port (_internal RunxSI ~extieee.std_logic_1164.STD_LOGIC 0 108 (_entity (_in ))))
				(_port (_internal FifoTransactionxSO ~extieee.std_logic_1164.STD_LOGIC 0 109 (_entity (_out ))))
				(_port (_internal FX2FifoInFullxSBI ~extieee.std_logic_1164.STD_LOGIC 0 110 (_entity (_in ))))
				(_port (_internal FifoEmptyxSI ~extieee.std_logic_1164.STD_LOGIC 0 111 (_entity (_in ))))
				(_port (_internal FifoReadxEO ~extieee.std_logic_1164.STD_LOGIC 0 112 (_entity (_out ))))
				(_port (_internal FX2FifoWritexEBO ~extieee.std_logic_1164.STD_LOGIC 0 113 (_entity (_out ))))
				(_port (_internal FX2FifoPktEndxSBO ~extieee.std_logic_1164.STD_LOGIC 0 114 (_entity (_out ))))
				(_port (_internal FX2FifoAddressxDO ~STD_LOGIC_VECTOR{1~downto~0}~13 0 115 (_entity (_out ))))
				(_port (_internal IncEventCounterxSO ~extieee.std_logic_1164.STD_LOGIC 0 116 (_entity (_out ))))
				(_port (_internal ResetEventCounterxSO ~extieee.std_logic_1164.STD_LOGIC 0 117 (_entity (_out ))))
				(_port (_internal ResetEarlyPaketTimerxSO ~extieee.std_logic_1164.STD_LOGIC 0 118 (_entity (_out ))))
				(_port (_internal EarlyPaketTimerOverflowxSI ~extieee.std_logic_1164.STD_LOGIC 0 119 (_entity (_in ))))
			)
		)
		(monitorStateMachine
			(_object
				(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 168 (_entity (_in ))))
				(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 169 (_entity (_in ))))
				(_port (_internal AERREQxSBI ~extieee.std_logic_1164.STD_LOGIC 0 170 (_entity (_in ))))
				(_port (_internal AERACKxSBO ~extieee.std_logic_1164.STD_LOGIC 0 171 (_entity (_out ))))
				(_port (_internal XxDI ~extieee.std_logic_1164.STD_LOGIC 0 172 (_entity (_in ))))
				(_port (_internal UseLongAckxSI ~extieee.std_logic_1164.STD_LOGIC 0 173 (_entity (_in ))))
				(_port (_internal FifoFullxSI ~extieee.std_logic_1164.STD_LOGIC 0 174 (_entity (_in ))))
				(_port (_internal FifoWritexEO ~extieee.std_logic_1164.STD_LOGIC 0 175 (_entity (_out ))))
				(_port (_internal TimestampRegWritexEO ~extieee.std_logic_1164.STD_LOGIC 0 176 (_entity (_out ))))
				(_port (_internal AddressRegWritexEO ~extieee.std_logic_1164.STD_LOGIC 0 177 (_entity (_out ))))
				(_port (_internal AddressTimestampSelectxSO ~STD_LOGIC_VECTOR{1~downto~0}~132 0 178 (_entity (_out ))))
				(_port (_internal ADCvalueReadyxSI ~extieee.std_logic_1164.STD_LOGIC 0 179 (_entity (_in ))))
				(_port (_internal ReadADCvaluexEO ~extieee.std_logic_1164.STD_LOGIC 0 180 (_entity (_out ))))
				(_port (_internal TimestampOverflowxSI ~extieee.std_logic_1164.STD_LOGIC 0 181 (_entity (_in ))))
				(_port (_internal TriggerxSI ~extieee.std_logic_1164.STD_LOGIC 0 182 (_entity (_in ))))
				(_port (_internal AddressMSBxDO ~STD_LOGIC_VECTOR{1~downto~0}~134 0 183 (_entity (_out ))))
				(_port (_internal ResetTimestampxSBI ~extieee.std_logic_1164.STD_LOGIC 0 184 (_entity (_in ))))
			)
		)
		(ADCStateMachine
			(_object
				(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 190 (_entity (_in ))))
				(_port (_internal ADCclockxCO ~extieee.std_logic_1164.STD_LOGIC 0 191 (_entity (_out ))))
				(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 192 (_entity (_in ))))
				(_port (_internal ADCwordxDI ~STD_LOGIC_VECTOR{9~downto~0}~13 0 193 (_entity (_in ))))
				(_port (_internal ADCoutxDO ~STD_LOGIC_VECTOR{13~downto~0}~13 0 194 (_entity (_out ))))
				(_port (_internal ADCoexEBO ~extieee.std_logic_1164.STD_LOGIC 0 195 (_entity (_out ))))
				(_port (_internal ADCstbyxEO ~extieee.std_logic_1164.STD_LOGIC 0 196 (_entity (_out ))))
				(_port (_internal ADCovrxSI ~extieee.std_logic_1164.STD_LOGIC 0 197 (_entity (_in ))))
				(_port (_internal RegisterWritexEO ~extieee.std_logic_1164.STD_LOGIC 0 198 (_entity (_out ))))
				(_port (_internal SRLatchxEI ~extieee.std_logic_1164.STD_LOGIC 0 199 (_entity (_in ))))
				(_port (_internal RunADCxSI ~extieee.std_logic_1164.STD_LOGIC 0 200 (_entity (_in ))))
				(_port (_internal ExposurexDI ~STD_LOGIC_VECTOR{15~downto~0}~13 0 201 (_entity (_in ))))
				(_port (_internal ColSettlexDI ~STD_LOGIC_VECTOR{15~downto~0}~136 0 202 (_entity (_in ))))
				(_port (_internal RowSettlexDI ~STD_LOGIC_VECTOR{15~downto~0}~138 0 203 (_entity (_in ))))
				(_port (_internal ResSettlexDI ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 204 (_entity (_in ))))
				(_port (_internal FramePeriodxDI ~STD_LOGIC_VECTOR{15~downto~0}~1312 0 205 (_entity (_in ))))
				(_port (_internal SBRet10xEI ~extieee.std_logic_1164.STD_LOGIC 0 206 (_entity (_in ))))
				(_port (_internal TestPixelxEI ~extieee.std_logic_1164.STD_LOGIC 0 207 (_entity (_in ))))
				(_port (_internal ExtTriggerxEI ~extieee.std_logic_1164.STD_LOGIC 0 208 (_entity (_in ))))
				(_port (_internal CDVSTestSRRowInxSO ~extieee.std_logic_1164.STD_LOGIC 0 209 (_entity (_out ))))
				(_port (_internal CDVSTestSRRowClockxSO ~extieee.std_logic_1164.STD_LOGIC 0 210 (_entity (_out ))))
				(_port (_internal CDVSTestSRColInxSO ~extieee.std_logic_1164.STD_LOGIC 0 211 (_entity (_out ))))
				(_port (_internal CDVSTestSRColClockxSO ~extieee.std_logic_1164.STD_LOGIC 0 212 (_entity (_out ))))
				(_port (_internal CDVSTestColMode0xSO ~extieee.std_logic_1164.STD_LOGIC 0 213 (_entity (_out ))))
				(_port (_internal CDVSTestColMode1xSO ~extieee.std_logic_1164.STD_LOGIC 0 214 (_entity (_out ))))
				(_port (_internal CDVSTestApsTxGatexSO ~extieee.std_logic_1164.STD_LOGIC 0 215 (_entity (_out ))))
				(_port (_internal ADCStateOutputLEDxSO ~extieee.std_logic_1164.STD_LOGIC 0 216 (_entity (_out ))))
			)
		)
		(ADCvalueReady
			(_object
				(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 221 (_entity (_in ))))
				(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 222 (_entity (_in ))))
				(_port (_internal RegisterWritexEI ~extieee.std_logic_1164.STD_LOGIC 0 223 (_entity (_in ))))
				(_port (_internal ReadValuexEI ~extieee.std_logic_1164.STD_LOGIC 0 224 (_entity (_in ))))
				(_port (_internal ValueReadyxSO ~extieee.std_logic_1164.STD_LOGIC 0 225 (_entity (_out ))))
			)
		)
		(cDVSResetStateMachine
			(_object
				(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 144 (_entity (_in ))))
				(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 145 (_entity (_in ))))
				(_port (_internal AERackxSBI ~extieee.std_logic_1164.STD_LOGIC 0 146 (_entity (_in ))))
				(_port (_internal RxcolGxSI ~extieee.std_logic_1164.STD_LOGIC 0 147 (_entity (_in ))))
				(_port (_internal cDVSresetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 148 (_entity (_in ))))
				(_port (_internal CDVSresetxRBO ~extieee.std_logic_1164.STD_LOGIC 0 149 (_entity (_out ))))
			)
		)
	)
	(_instantiation uClockGen 0 391 (_component clockgen )
		(_port
			((CLK)(IFClockxCI))
			((RESET)(ResetxR))
			((CLKOP)(ClockxC))
			((LOCK)(LockxS))
		)
		(_use (_entity . clockgen)
		)
	)
	(_instantiation shiftRegister_1 0 413 (_component shiftRegister )
		(_generic
			((width)((i 96)))
		)
		(_port
			((ClockxCI)(SRClockxC))
			((ResetxRBI)(ResetxRB))
			((LatchxEI)(SRLatchxE))
			((DxDI)(SRinxD))
			((QxDO)(SRoutxD))
			((DataOutxDO)(SRDataOutxD))
		)
		(_use (_entity . shiftRegister)
			(_generic
				((width)((i 96)))
			)
			(_port
				((ClockxCI)(ClockxCI))
				((ResetxRBI)(ResetxRBI))
				((LatchxEI)(LatchxEI))
				((DxDI)(DxDI))
				((QxDO)(QxDO))
				((DataOutxDO)(DataOutxDO))
			)
		)
	)
	(_instantiation uFifo 0 432 (_component AERfifo )
		(_port
			((Data)(FifoDataInxD))
			((WrClock)(ClockxC))
			((RdClock)(IfClockxC))
			((WrEn)(FifoWritexE))
			((RdEn)(FifoReadxE))
			((Reset)(ResetxR))
			((RPReset)(ResetxR))
			((Q)(FifoDataOutxD))
			((Empty)(FifoEmptyxS))
			((Full)(FifoFullxS))
			((AlmostEmpty)(FifoAlmostEmptyxS))
			((AlmostFull)(FifoAlmostFullxS))
		)
		(_use (_entity . AERfifo)
		)
	)
	(_instantiation uMonitorAddressRegister 0 449 (_component wordRegister )
		(_generic
			((width)((i 10)))
		)
		(_port
			((ClockxCI)(ClockxC))
			((ResetxRBI)(ResetxRB))
			((WriteEnablexEI)(AddressRegWritexE))
			((DataInxDI)(AERMonitorAddressxDI))
			((DataOutxDO)(AddressRegOutxD))
		)
		(_use (_entity . wordRegister)
			(_generic
				((width)((i 10)))
			)
			(_port
				((ClockxCI)(ClockxCI))
				((ResetxRBI)(ResetxRBI))
				((WriteEnablexEI)(WriteEnablexEI))
				((DataInxDI)(DataInxDI))
				((DataOutxDO)(DataOutxDO))
			)
		)
	)
	(_instantiation uMonitorTimestampRegister 0 459 (_component wordRegister )
		(_generic
			((width)((i 14)))
		)
		(_port
			((ClockxCI)(ClockxC))
			((ResetxRBI)(ResetxRB))
			((WriteEnablexEI)(TimestampRegWritexE))
			((DataInxDI)(ActualTimestampxD))
			((DataOutxDO)(MonitorTimestampxD))
		)
		(_use (_entity . wordRegister)
			(_generic
				((width)((i 14)))
			)
			(_port
				((ClockxCI)(ClockxCI))
				((ResetxRBI)(ResetxRBI))
				((WriteEnablexEI)(WriteEnablexEI))
				((DataInxDI)(DataInxDI))
				((DataOutxDO)(DataOutxDO))
			)
		)
	)
	(_instantiation uADCRegister 0 469 (_component wordRegister )
		(_generic
			((width)((i 14)))
		)
		(_port
			((ClockxCI)(IfClockxC))
			((ResetxRBI)(ResetxRB))
			((WriteEnablexEI)(ADCregWritexE))
			((DataInxDI)(ADCregInxD))
			((DataOutxDO)(ADCregOutxD))
		)
		(_use (_entity . wordRegister)
			(_generic
				((width)((i 14)))
			)
			(_port
				((ClockxCI)(ClockxCI))
				((ResetxRBI)(ResetxRBI))
				((WriteEnablexEI)(WriteEnablexEI))
				((DataInxDI)(DataInxDI))
				((DataOutxDO)(DataOutxDO))
			)
		)
	)
	(_instantiation uEarlyPaketTimer 0 481 (_component earlyPaketTimer )
		(_port
			((ClockxCI)(ClockxC))
			((ResetxRBI)(ResetxRB))
			((ClearxSI)(ResetEarlyPaketTimerxS))
			((TimerExpiredxSO)(EarlyPaketTimerOverflowxS))
		)
		(_use (_entity . earlyPaketTimer)
		)
	)
	(_instantiation uEventCounter 0 488 (_component eventCounter )
		(_port
			((ClockxCI)(ClockxC))
			((ResetxRBI)(ResetxRB))
			((ClearxSI)(ResetEventCounterxS))
			((IncrementxSI)(IncEventCounterxS))
			((OverflowxSO)(ECResetEarlyPaketTimerxS))
		)
		(_use (_entity . eventCounter)
		)
	)
	(_instantiation uTimestampCounter 0 496 (_component timestampCounter )
		(_port
			((ClockxCI)(ClockxC))
			((ResetxRBI)(CounterResetxRB))
			((IncrementxSI)(IncxS))
			((OverflowxSO)(TimestampOverflowxS))
			((DataxDO)(ActualTimestampxD))
		)
		(_use (_entity . timestampCounter)
		)
	)
	(_instantiation uSynchronizerStateMachine_1 0 504 (_component synchronizerStateMachine )
		(_port
			((ClockxCI)(ClockxC))
			((ResetxRBI)(ResetxRB))
			((RunxSI)(RunxS))
			((ConfigxSI)(TimestampMasterxS))
			((SyncInxABI)(SyncInxAB))
			((SyncOutxSBO)(SyncOutxSB))
			((TriggerxSO)(TriggerxS))
			((HostResetTimestampxSI)(HostResetTimestampxS))
			((ResetTimestampxSBO)(SynchronizerResetTimestampxSB))
			((IncrementCounterxSO)(IncxS))
		)
		(_use (_entity . synchronizerStateMachine)
		)
	)
	(_instantiation fifoStatemachine_1 0 519 (_component fifoStatemachine )
		(_port
			((ClockxCI)(IfClockxC))
			((ResetxRBI)(ResetxRB))
			((RunxSI)(RunxS))
			((FifoTransactionxSO)(FifoTransactionxS))
			((FX2FifoInFullxSBI)(FX2FifoInFullxSBI))
			((FifoEmptyxSI)(FifoEmptyxS))
			((FifoReadxEO)(FifoReadxE))
			((FX2FifoWritexEBO)(FX2FifoWritexEB))
			((FX2FifoPktEndxSBO)(FX2FifoPktEndxSB))
			((FX2FifoAddressxDO)(FX2FifoAddressxDO))
			((IncEventCounterxSO)(IncEventCounterxS))
			((ResetEventCounterxSO)(ResetEventCounterxS))
			((ResetEarlyPaketTimerxSO)(SMResetEarlyPaketTimerxS))
			((EarlyPaketTimerOverflowxSI)(EarlyPaketTimerOverflowxS))
		)
		(_use (_entity . fifoStatemachine)
		)
	)
	(_instantiation monitorStateMachine_1 0 536 (_component monitorStateMachine )
		(_port
			((ClockxCI)(ClockxC))
			((ResetxRBI)(ResetxRB))
			((AERREQxSBI)(AERREQxSB))
			((AERACKxSBO)(AERMonitorACKxSB))
			((XxDI)(AERMonitorAddressxDI(9)))
			((UseLongAckxSI)(UseLongAckxS))
			((FifoFullxSI)(FifoFullxS))
			((FifoWritexEO)(FifoWritexE))
			((TimestampRegWritexEO)(TimestampRegWritexE))
			((AddressRegWritexEO)(AddressRegWritexE))
			((AddressTimestampSelectxSO)(AddressTimestampSelectxS))
			((ADCvalueReadyxSI)(ADCvalueReadyxS))
			((ReadADCvaluexEO)(ReadADCvaluexE))
			((TimestampOverflowxSI)(TimestampOverflowxS))
			((TriggerxSI)(TriggerxS))
			((AddressMSBxDO)(AddressMSBxD))
			((ResetTimestampxSBI)(SynchronizerResetTimestampxSB))
		)
		(_use (_entity . monitorStateMachine)
		)
	)
	(_instantiation ADCStateMachine_1 0 556 (_component ADCStateMachine )
		(_port
			((ClockxCI)(IfClockxC))
			((ADCclockxCO)(ADCclockxC))
			((ResetxRBI)(ADCsmRstxE))
			((ADCwordxDI)(ADCwordxDI))
			((ADCoutxDO)(ADCdataxD))
			((ADCoexEBO)(ADCoexEB))
			((ADCstbyxEO)(ADCstbyxE))
			((ADCovrxSI)(ADCovrxS))
			((RegisterWritexEO)(ADCregWritexE))
			((SRLatchxEI)(SRLatchxE))
			((RunADCxSI)(RunADCxS))
			((ExposurexDI)(ExposurexD))
			((ColSettlexDI)(ColSettlexD))
			((RowSettlexDI)(RowSettlexD))
			((ResSettlexDI)(ResSettlexD))
			((FramePeriodxDI)(FramePeriodxD))
			((SBRet10xEI)(SBRet10xE))
			((TestPixelxEI)(TestPixelxE))
			((ExtTriggerxEI)(ExtTriggerxE))
			((CDVSTestSRRowInxSO)(CDVSTestSRRowInxS))
			((CDVSTestSRRowClockxSO)(CDVSTestSRRowClockxS))
			((CDVSTestSRColInxSO)(CDVSTestSRColInxS))
			((CDVSTestSRColClockxSO)(CDVSTestSRColClockxS))
			((CDVSTestColMode0xSO)(CDVSTestColMode0xS))
			((CDVSTestColMode1xSO)(CDVSTestColMode1xS))
			((CDVSTestApsTxGatexSO)(CDVSTestApsTxGatexS))
			((ADCStateOutputLEDxSO)(ADCStateOutputLEDxS))
		)
		(_use (_entity . ADCStateMachine)
			(_port
				((ClockxCI)(ClockxCI))
				((ADCclockxCO)(ADCclockxCO))
				((ResetxRBI)(ResetxRBI))
				((ADCwordxDI)(ADCwordxDI))
				((ADCoutxDO)(ADCoutxDO))
				((ADCstbyxEO)(ADCstbyxEO))
				((ADCoexEBO)(ADCoexEBO))
				((ADCovrxSI)(ADCovrxSI))
				((RegisterWritexEO)(RegisterWritexEO))
				((SRLatchxEI)(SRLatchxEI))
				((RunADCxSI)(RunADCxSI))
				((ExposurexDI)(ExposurexDI))
				((ColSettlexDI)(ColSettlexDI))
				((RowSettlexDI)(RowSettlexDI))
				((ResSettlexDI)(ResSettlexDI))
				((FramePeriodxDI)(FramePeriodxDI))
				((SBRet10xEI)(SBRet10xEI))
				((TestPixelxEI)(TestPixelxEI))
				((ExtTriggerxEI)(ExtTriggerxEI))
				((CDVSTestSRRowInxSO)(CDVSTestSRRowInxSO))
				((CDVSTestSRRowClockxSO)(CDVSTestSRRowClockxSO))
				((CDVSTestSRColInxSO)(CDVSTestSRColInxSO))
				((CDVSTestSRColClockxSO)(CDVSTestSRColClockxSO))
				((CDVSTestColMode0xSO)(CDVSTestColMode0xSO))
				((CDVSTestColMode1xSO)(CDVSTestColMode1xSO))
				((CDVSTestApsTxGatexSO)(CDVSTestApsTxGatexSO))
				((ADCStateOutputLEDxSO)(ADCStateOutputLEDxSO))
			)
		)
	)
	(_instantiation ADCvalueReady_1 0 590 (_component ADCvalueReady )
		(_port
			((ClockxCI)(ClockxC))
			((ResetxRBI)(ResetxRB))
			((RegisterWritexEI)(ADCregWritexE))
			((ReadValuexEI)(ReadADCvaluexE))
			((ValueReadyxSO)(ADCvalueReadyxS))
		)
		(_use (_entity . ADCvalueReady)
		)
	)
	(_instantiation cDVSResetStateMachine_1 0 598 (_component cDVSResetStateMachine )
		(_port
			((ClockxCI)(ClockxC))
			((ResetxRBI)(ResetxRB))
			((AERackxSBI)(AERREQxSB))
			((RxcolGxSI)(RxcolGxS))
			((cDVSresetxRBI)(PE3xSI))
			((CDVSresetxRBO)(CDVSTestPeriodicChipResetxRB))
		)
		(_use (_entity . cDVSResetStateMachine)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal FX2FifoDataxDIO ~STD_LOGIC_VECTOR{15~downto~0}~12 0 29 (_entity (_out ))))
		(_port (_internal FX2FifoInFullxSBI ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal FX2FifoWritexEBO ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_port (_internal FX2FifoReadxEBO ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
		(_port (_internal FX2FifoPktEndxSBO ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal FX2FifoAddressxDO ~STD_LOGIC_VECTOR{1~downto~0}~12 0 35 (_entity (_out ))))
		(_port (_internal IfClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_in ))))
		(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ))))
		(_port (_internal Sync1xABI ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_in ))))
		(_port (_internal SynchOutxSBO ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_out ))))
		(_port (_internal PC0xSIO ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_inout ))))
		(_port (_internal PC1xSIO ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_inout ))))
		(_port (_internal PC2xSIO ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_inout ))))
		(_port (_internal PC3xSIO ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_inout ))))
		(_port (_internal PA0xSIO ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_inout ))))
		(_port (_internal PA1xSIO ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_inout ))))
		(_port (_internal PA3xSIO ~extieee.std_logic_1164.STD_LOGIC 0 56 (_entity (_inout ))))
		(_port (_internal PA7xSIO ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_inout ))))
		(_port (_internal PE2xSI ~extieee.std_logic_1164.STD_LOGIC 0 59 (_entity (_in ))))
		(_port (_internal PE3xSI ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_in ))))
		(_port (_internal FXLEDxSI ~extieee.std_logic_1164.STD_LOGIC 0 62 (_entity (_in ))))
		(_port (_internal ADCclockxCO ~extieee.std_logic_1164.STD_LOGIC 0 65 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~12 0 66 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_port (_internal ADCwordxDI ~STD_LOGIC_VECTOR{9~downto~0}~12 0 66 (_entity (_in ))))
		(_port (_internal ADCoexEBO ~extieee.std_logic_1164.STD_LOGIC 0 68 (_entity (_out ))))
		(_port (_internal ADCstbyxEO ~extieee.std_logic_1164.STD_LOGIC 0 69 (_entity (_out ))))
		(_port (_internal ADCovrxSI ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_in ))))
		(_port (_internal CDVSTestSRRowClockxSO ~extieee.std_logic_1164.STD_LOGIC 0 72 (_entity (_out ))))
		(_port (_internal CDVSTestSRColClockxSO ~extieee.std_logic_1164.STD_LOGIC 0 73 (_entity (_out ))))
		(_port (_internal CDVSTestSRRowInxSO ~extieee.std_logic_1164.STD_LOGIC 0 74 (_entity (_out ))))
		(_port (_internal CDVSTestSRColInxSO ~extieee.std_logic_1164.STD_LOGIC 0 75 (_entity (_out ))))
		(_port (_internal CDVSTestBiasEnablexEO ~extieee.std_logic_1164.STD_LOGIC 0 77 (_entity (_out ))))
		(_port (_internal CDVSTestChipResetxRBO ~extieee.std_logic_1164.STD_LOGIC 0 78 (_entity (_out ))))
		(_port (_internal CDVSTestColMode0xSO ~extieee.std_logic_1164.STD_LOGIC 0 80 (_entity (_out ))))
		(_port (_internal CDVSTestColMode1xSO ~extieee.std_logic_1164.STD_LOGIC 0 81 (_entity (_out ))))
		(_port (_internal CDVSTestBiasDiagSelxSO ~extieee.std_logic_1164.STD_LOGIC 0 83 (_entity (_out ))))
		(_port (_internal CDVSTestBiasBitOutxSI ~extieee.std_logic_1164.STD_LOGIC 0 84 (_entity (_in ))))
		(_port (_internal CDVSTestApsTxGatexSO ~extieee.std_logic_1164.STD_LOGIC 0 86 (_entity (_out ))))
		(_port (_internal LED1xSO ~extieee.std_logic_1164.STD_LOGIC 0 89 (_entity (_out ))))
		(_port (_internal LED2xSO ~extieee.std_logic_1164.STD_LOGIC 0 90 (_entity (_out ))))
		(_port (_internal LED3xSO ~extieee.std_logic_1164.STD_LOGIC 0 91 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 93 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal DebugxSIO ~STD_LOGIC_VECTOR{15~downto~0}~122 0 93 (_entity (_inout ))))
		(_port (_internal AERMonitorREQxABI ~extieee.std_logic_1164.STD_LOGIC 0 96 (_entity (_in ))))
		(_port (_internal AERMonitorACKxSBO ~extieee.std_logic_1164.STD_LOGIC 0 97 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~124 0 98 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_port (_internal AERMonitorAddressxDI ~STD_LOGIC_VECTOR{9~downto~0}~124 0 98 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 115 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~132 0 178 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~134 0 183 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~13 0 193 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~13 0 194 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 201 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~136 0 202 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~138 0 203 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 204 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1312 0 205 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~1318 0 254 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1320 0 267 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 274 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~1324 0 285 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_signal (_internal MonitorTimestampxD ~STD_LOGIC_VECTOR{13~downto~0}~1324 0 285 (_architecture (_uni ))))
		(_signal (_internal ActualTimestampxD ~STD_LOGIC_VECTOR{13~downto~0}~1324 0 286 (_architecture (_uni ))))
		(_signal (_internal TimestampRegWritexE ~extieee.std_logic_1164.STD_LOGIC 0 289 (_architecture (_uni ))))
		(_signal (_internal SyncInxAB ~extieee.std_logic_1164.STD_LOGIC 0 291 (_architecture (_uni ))))
		(_signal (_internal AERREQxSB ~extieee.std_logic_1164.STD_LOGIC 0 293 (_architecture (_uni ))))
		(_signal (_internal AERReqSyncxSBN ~extieee.std_logic_1164.STD_LOGIC 0 293 (_architecture (_uni ))))
		(_signal (_internal AERMonitorACKxSB ~extieee.std_logic_1164.STD_LOGIC 0 295 (_architecture (_uni ))))
		(_signal (_internal UseLongAckxS ~extieee.std_logic_1164.STD_LOGIC 0 296 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1326 0 299 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal AddressTimestampSelectxS ~STD_LOGIC_VECTOR{1~downto~0}~1326 0 299 (_architecture (_uni ))))
		(_signal (_internal IncEventCounterxS ~extieee.std_logic_1164.STD_LOGIC 0 305 (_architecture (_uni ))))
		(_signal (_internal ResetEventCounterxS ~extieee.std_logic_1164.STD_LOGIC 0 306 (_architecture (_uni ))))
		(_signal (_internal ResetEarlyPaketTimerxS ~extieee.std_logic_1164.STD_LOGIC 0 307 (_architecture (_uni ))))
		(_signal (_internal EarlyPaketTimerOverflowxS ~extieee.std_logic_1164.STD_LOGIC 0 308 (_architecture (_uni ))))
		(_signal (_internal SMResetEarlyPaketTimerxS ~extieee.std_logic_1164.STD_LOGIC 0 309 (_architecture (_uni ))))
		(_signal (_internal ECResetEarlyPaketTimerxS ~extieee.std_logic_1164.STD_LOGIC 0 310 (_architecture (_uni ))))
		(_signal (_internal ClockxC ~extieee.std_logic_1164.STD_LOGIC 0 313 (_architecture (_uni )(_event))))
		(_signal (_internal IfClockxC ~extieee.std_logic_1164.STD_LOGIC 0 313 (_architecture (_uni ))))
		(_signal (_internal ResetxRB ~extieee.std_logic_1164.STD_LOGIC 0 314 (_architecture (_uni ))))
		(_signal (_internal ResetxR ~extieee.std_logic_1164.STD_LOGIC 0 314 (_architecture (_uni ))))
		(_signal (_internal RunxS ~extieee.std_logic_1164.STD_LOGIC 0 315 (_architecture (_uni ))))
		(_signal (_internal CounterResetxRB ~extieee.std_logic_1164.STD_LOGIC 0 316 (_architecture (_uni ))))
		(_signal (_internal SynchronizerResetTimestampxSB ~extieee.std_logic_1164.STD_LOGIC 0 317 (_architecture (_uni ))))
		(_signal (_internal CDVSTestChipResetxRB ~extieee.std_logic_1164.STD_LOGIC 0 318 (_internal (_uni ))))
		(_signal (_internal CDVSTestPeriodicChipResetxRB ~extieee.std_logic_1164.STD_LOGIC 0 319 (_architecture (_uni ))))
		(_signal (_internal RxcolGxS ~extieee.std_logic_1164.STD_LOGIC 0 320 (_architecture (_uni ))))
		(_signal (_internal TimestampOverflowxS ~extieee.std_logic_1164.STD_LOGIC 0 323 (_architecture (_uni ))))
		(_signal (_internal AddressMSBxD ~STD_LOGIC_VECTOR{1~downto~0}~1326 0 324 (_architecture (_uni ))))
		(_signal (_internal TimestampMasterxS ~extieee.std_logic_1164.STD_LOGIC 0 325 (_architecture (_uni ))))
		(_signal (_internal FifoTransactionxS ~extieee.std_logic_1164.STD_LOGIC 0 328 (_architecture (_uni ))))
		(_signal (_internal FX2FifoWritexEB ~extieee.std_logic_1164.STD_LOGIC 0 329 (_architecture (_uni ))))
		(_signal (_internal FX2FifoPktEndxSB ~extieee.std_logic_1164.STD_LOGIC 0 330 (_architecture (_uni ))))
		(_signal (_internal SyncOutxSB ~extieee.std_logic_1164.STD_LOGIC 0 331 (_architecture (_uni ))))
		(_signal (_internal HostResetTimestampxS ~extieee.std_logic_1164.STD_LOGIC 0 332 (_architecture (_uni ))))
		(_signal (_internal TriggerxS ~extieee.std_logic_1164.STD_LOGIC 0 334 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~1328 0 336 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_signal (_internal AddressRegOutxD ~STD_LOGIC_VECTOR{9~downto~0}~1328 0 336 (_architecture (_uni ))))
		(_signal (_internal AddressRegWritexE ~extieee.std_logic_1164.STD_LOGIC 0 337 (_architecture (_uni ))))
		(_signal (_internal AddressRegOut8xD ~extieee.std_logic_1164.STD_LOGIC 0 338 (_architecture (_uni ))))
		(_signal (_internal IncxS ~extieee.std_logic_1164.STD_LOGIC 0 341 (_architecture (_uni ))))
		(_signal (_internal ReadADCvaluexE ~extieee.std_logic_1164.STD_LOGIC 0 344 (_architecture (_uni ))))
		(_signal (_internal ADCvalueReadyxS ~extieee.std_logic_1164.STD_LOGIC 0 344 (_architecture (_uni ))))
		(_signal (_internal ADCregInxD ~STD_LOGIC_VECTOR{13~downto~0}~1324 0 345 (_architecture (_uni ))))
		(_signal (_internal ADCregOutxD ~STD_LOGIC_VECTOR{13~downto~0}~1324 0 346 (_architecture (_uni ))))
		(_signal (_internal ADCregWritexE ~extieee.std_logic_1164.STD_LOGIC 0 347 (_architecture (_uni ))))
		(_signal (_internal ADCdataxD ~STD_LOGIC_VECTOR{13~downto~0}~1324 0 348 (_architecture (_uni ))))
		(_signal (_internal SBRet10xE ~extieee.std_logic_1164.STD_LOGIC 0 349 (_architecture (_uni ))))
		(_signal (_internal ADCsmRstxE ~extieee.std_logic_1164.STD_LOGIC 0 351 (_architecture (_uni ))))
		(_signal (_internal ADCclockxC ~extieee.std_logic_1164.STD_LOGIC 0 352 (_architecture (_uni ))))
		(_signal (_internal ADCoexEB ~extieee.std_logic_1164.STD_LOGIC 0 353 (_architecture (_uni ))))
		(_signal (_internal ADCstbyxE ~extieee.std_logic_1164.STD_LOGIC 0 354 (_architecture (_uni ))))
		(_signal (_internal ADCovrxS ~extieee.std_logic_1164.STD_LOGIC 0 355 (_architecture (_uni ))))
		(_signal (_internal CDVSTestSRRowClockxS ~extieee.std_logic_1164.STD_LOGIC 0 356 (_architecture (_uni ))))
		(_signal (_internal CDVSTestSRRowInxS ~extieee.std_logic_1164.STD_LOGIC 0 356 (_architecture (_uni ))))
		(_signal (_internal CDVSTestSRColClockxS ~extieee.std_logic_1164.STD_LOGIC 0 357 (_architecture (_uni ))))
		(_signal (_internal CDVSTestSRColInxS ~extieee.std_logic_1164.STD_LOGIC 0 357 (_architecture (_uni ))))
		(_signal (_internal CDVSTestColMode0xS ~extieee.std_logic_1164.STD_LOGIC 0 358 (_architecture (_uni ))))
		(_signal (_internal CDVSTestColMode1xS ~extieee.std_logic_1164.STD_LOGIC 0 358 (_architecture (_uni ))))
		(_signal (_internal CDVSTestApsTxGatexS ~extieee.std_logic_1164.STD_LOGIC 0 359 (_architecture (_uni ))))
		(_signal (_internal ExtTriggerxE ~extieee.std_logic_1164.STD_LOGIC 0 360 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{95~downto~0}~13 0 362 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 95)(i 0))))))
		(_signal (_internal SRDataOutxD ~STD_LOGIC_VECTOR{95~downto~0}~13 0 362 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1330 0 364 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal ExposurexD ~STD_LOGIC_VECTOR{15~downto~0}~1330 0 364 (_architecture (_uni ))))
		(_signal (_internal ColSettlexD ~STD_LOGIC_VECTOR{15~downto~0}~1330 0 364 (_architecture (_uni ))))
		(_signal (_internal RowSettlexD ~STD_LOGIC_VECTOR{15~downto~0}~1330 0 364 (_architecture (_uni ))))
		(_signal (_internal ResSettlexD ~STD_LOGIC_VECTOR{15~downto~0}~1330 0 364 (_architecture (_uni ))))
		(_signal (_internal FramePeriodxD ~STD_LOGIC_VECTOR{15~downto~0}~1330 0 365 (_architecture (_uni ))))
		(_signal (_internal TestPixelxE ~extieee.std_logic_1164.STD_LOGIC 0 366 (_architecture (_uni ))))
		(_signal (_internal SRoutxD ~extieee.std_logic_1164.STD_LOGIC 0 368 (_architecture (_uni ))))
		(_signal (_internal SRinxD ~extieee.std_logic_1164.STD_LOGIC 0 368 (_architecture (_uni ))))
		(_signal (_internal SRLatchxE ~extieee.std_logic_1164.STD_LOGIC 0 368 (_architecture (_uni ))))
		(_signal (_internal SRClockxC ~extieee.std_logic_1164.STD_LOGIC 0 368 (_architecture (_uni ))))
		(_signal (_internal RunADCxS ~extieee.std_logic_1164.STD_LOGIC 0 369 (_architecture (_uni ))))
		(_signal (_internal ADCStateOutputLEDxS ~extieee.std_logic_1164.STD_LOGIC 0 371 (_architecture (_uni ))))
		(_signal (_internal LockxS ~extieee.std_logic_1164.STD_LOGIC 0 374 (_architecture (_uni ))))
		(_signal (_internal FifoDataInxD ~STD_LOGIC_VECTOR{15~downto~0}~1330 0 377 (_architecture (_uni ))))
		(_signal (_internal FifoDataOutxD ~STD_LOGIC_VECTOR{15~downto~0}~1330 0 377 (_architecture (_uni ))))
		(_signal (_internal FifoWritexE ~extieee.std_logic_1164.STD_LOGIC 0 378 (_architecture (_uni ))))
		(_signal (_internal FifoReadxE ~extieee.std_logic_1164.STD_LOGIC 0 378 (_architecture (_uni ))))
		(_signal (_internal FifoEmptyxS ~extieee.std_logic_1164.STD_LOGIC 0 379 (_architecture (_uni ))))
		(_signal (_internal FifoAlmostEmptyxS ~extieee.std_logic_1164.STD_LOGIC 0 379 (_architecture (_uni ))))
		(_signal (_internal FifoFullxS ~extieee.std_logic_1164.STD_LOGIC 0 379 (_architecture (_uni ))))
		(_signal (_internal FifoAlmostFullxS ~extieee.std_logic_1164.STD_LOGIC 0 379 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1332 0 382 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal selectADC ~STD_LOGIC_VECTOR{1~downto~0}~1332 0 382 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1334 0 383 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal selectaddress ~STD_LOGIC_VECTOR{1~downto~0}~1334 0 383 (_architecture (_string \"01"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1336 0 384 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal selecttimestamp ~STD_LOGIC_VECTOR{1~downto~0}~1336 0 384 (_architecture (_string \"00"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1338 0 385 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal selecttrigger ~STD_LOGIC_VECTOR{1~downto~0}~1338 0 385 (_architecture (_string \"10"\))))
		(_process
			(line__388(_architecture 0 0 388 (_assignment (_simple)(_alias((IfClockxC)(IfClockxCI)))(_target(60))(_sensitivity(6)))))
			(line__389(_architecture 1 0 389 (_assignment (_simple)(_alias((ADCclockxCO)(ADCclockxC)))(_target(21))(_sensitivity(90)))))
			(line__402(_architecture 2 0 402 (_assignment (_simple)(_alias((CDVSTestBiasDiagSelxSO)(PA0xSIO)))(_target(34))(_sensitivity(14)))))
			(line__405(_architecture 3 0 405 (_assignment (_simple)(_alias((ResetxRB)(ResetxRBI)))(_target(61))(_sensitivity(7)))))
			(line__406(_architecture 4 0 406 (_assignment (_simple)(_target(62))(_sensitivity(7)))))
			(line__407(_architecture 5 0 407 (_assignment (_simple)(_alias((CounterResetxRB)(SynchronizerResetTimestampxSB)))(_target(64))(_sensitivity(65)))))
			(line__409(_architecture 6 0 409 (_assignment (_simple)(_alias((FX2FifoReadxEBO)(_string \"1"\)))(_target(3)))))
			(line__411(_architecture 7 0 411 (_assignment (_simple)(_alias((SyncInxAB)(Sync1xABI)))(_target(47))(_sensitivity(8)))))
			(line__424(_architecture 8 0 424 (_assignment (_simple)(_alias((ExposurexD)(SRDataOutxD(d_15_0))))(_target(103))(_sensitivity(102(d_15_0))))))
			(line__425(_architecture 9 0 425 (_assignment (_simple)(_alias((ColSettlexD)(SRDataOutxD(d_31_16))))(_target(104))(_sensitivity(102(d_31_16))))))
			(line__426(_architecture 10 0 426 (_assignment (_simple)(_alias((RowSettlexD)(SRDataOutxD(d_47_32))))(_target(105))(_sensitivity(102(d_47_32))))))
			(line__427(_architecture 11 0 427 (_assignment (_simple)(_alias((ResSettlexD)(SRDataOutxD(d_63_48))))(_target(106))(_sensitivity(102(d_63_48))))))
			(line__428(_architecture 12 0 428 (_assignment (_simple)(_alias((FramePeriodxD)(SRDataOutxD(d_79_64))))(_target(107))(_sensitivity(102(d_79_64))))))
			(line__429(_architecture 13 0 429 (_assignment (_simple)(_alias((TestPixelxE)(SRDataOutxD(94))))(_target(108))(_sensitivity(102(94))))))
			(line__430(_architecture 14 0 430 (_assignment (_simple)(_alias((SBRet10xE)(SRDataOutxD(95))))(_target(88))(_sensitivity(102(95))))))
			(line__447(_architecture 15 0 447 (_assignment (_simple)(_alias((FX2FifoDataxDIO)(FifoDataOutxD)))(_target(0))(_sensitivity(117)))))
			(line__479(_architecture 16 0 479 (_assignment (_simple)(_alias((ADCregInxD)(ADCdataxD)))(_target(84))(_sensitivity(87)))))
			(line__517(_architecture 17 0 517 (_assignment (_simple)(_alias((TimestampMasterxS)(_string \"1"\)))(_target(71)))))
			(line__587(_architecture 18 0 587 (_assignment (_simple)(_alias((ADCovrxS)(ADCovrxSI)))(_target(93))(_sensitivity(25)))))
			(line__588(_architecture 19 0 588 (_assignment (_simple)(_target(89))(_sensitivity(61)(63)))))
			(line__607(_architecture 20 0 607 (_assignment (_simple)(_alias((SynchOutxSBO)(SyncOutxSB)))(_target(9))(_sensitivity(75)))))
			(line__608(_architecture 21 0 608 (_assignment (_simple)(_alias((FX2FifoPktEndxSBO)(FX2FifoPktEndxSB)))(_target(4))(_sensitivity(74)))))
			(line__609(_architecture 22 0 609 (_assignment (_simple)(_alias((FX2FifoWritexEBO)(FX2FifoWritexEB)))(_target(2))(_sensitivity(73)))))
			(line__610(_architecture 23 0 610 (_assignment (_simple)(_alias((AERMonitorACKxSBO)(AERMonitorACKxSB)))(_target(42))(_sensitivity(50)))))
			(line__613(_architecture 24 0 613 (_assignment (_simple)(_target(55))(_sensitivity(57)(58)))))
			(line__617(_architecture 25 0 617 (_assignment (_simple)(_target(80))(_sensitivity(78(9))(78(8))))))
			(line__624(_architecture 26 0 624 (_assignment (_simple)(_target(116))(_sensitivity(44)(52)(70)(78(d_7_0))(78(9))(80)(85)))))
			(line__631(_architecture 27 0 631 (_assignment (_simple)(_alias((LED1xSO)(CDVSTestChipResetxRB)))(_target(37))(_sensitivity(19)))))
			(line__632(_architecture 28 0 632 (_assignment (_simple)(_alias((LED2xSO)(RunxS)))(_target(38))(_sensitivity(63)))))
			(line__633(_architecture 29 0 633 (_assignment (_simple)(_alias((LED3xSO)(ADCStateOutputLEDxS)))(_target(39))(_sensitivity(114)))))
			(line__636(_architecture 30 0 636 (_assignment (_simple)(_alias((CDVSTestChipResetxRBO)(CDVSTestChipResetxRB)))(_target(31))(_sensitivity(19)))))
			(line__642(_architecture 31 0 642 (_assignment (_simple)(_target(30))(_sensitivity(18)))))
			(line__644(_architecture 32 0 644 (_assignment (_simple)(_alias((HostResetTimestampxS)(PA7xSIO)))(_target(76))(_sensitivity(17)))))
			(line__645(_architecture 33 0 645 (_assignment (_simple)(_alias((RunxS)(PA3xSIO)))(_target(63))(_sensitivity(16)))))
			(line__646(_architecture 34 0 646 (_assignment (_simple)(_alias((ExtTriggerxE)(PA1xSIO)))(_target(101))(_sensitivity(15)))))
			(line__648(_architecture 35 0 648 (_assignment (_simple)(_alias((RunADCxS)(PC0xSIO)))(_target(113))(_sensitivity(10)))))
			(line__649(_architecture 36 0 649 (_assignment (_simple)(_alias((SRClockxC)(PC1xSIO)))(_target(112))(_sensitivity(11)))))
			(line__650(_architecture 37 0 650 (_assignment (_simple)(_alias((SRLatchxE)(PC2xSIO)))(_target(111))(_sensitivity(12)))))
			(line__651(_architecture 38 0 651 (_assignment (_simple)(_alias((SRinxD)(PC3xSIO)))(_target(110))(_sensitivity(13)))))
			(line__653(_architecture 39 0 653 (_assignment (_simple)(_alias((CDVSTestSRColClockxSO)(CDVSTestSRColClockxS)))(_target(27))(_sensitivity(96)))))
			(line__654(_architecture 40 0 654 (_assignment (_simple)(_alias((CDVSTestSRRowClockxSO)(CDVSTestSRRowClockxS)))(_target(26))(_sensitivity(94)))))
			(line__655(_architecture 41 0 655 (_assignment (_simple)(_alias((CDVSTestSRColInxSO)(CDVSTestSRColInxS)))(_target(29))(_sensitivity(97)))))
			(line__656(_architecture 42 0 656 (_assignment (_simple)(_alias((CDVSTestSRRowInxSO)(CDVSTestSRRowInxS)))(_target(28))(_sensitivity(95)))))
			(line__658(_architecture 43 0 658 (_assignment (_simple)(_alias((CDVSTestColMode0xSO)(CDVSTestColMode0xS)))(_target(32))(_sensitivity(98)))))
			(line__659(_architecture 44 0 659 (_assignment (_simple)(_alias((CDVSTestColMode1xSO)(CDVSTestColMode1xS)))(_target(33))(_sensitivity(99)))))
			(line__661(_architecture 45 0 661 (_assignment (_simple)(_alias((CDVSTestApsTxGatexSO)(CDVSTestApsTxGatexS)))(_target(36))(_sensitivity(100)))))
			(line__663(_architecture 46 0 663 (_assignment (_simple)(_alias((ADCstbyxEO)(ADCstbyxE)))(_target(24))(_sensitivity(92)))))
			(line__664(_architecture 47 0 664 (_assignment (_simple)(_alias((ADCoexEBO)(ADCoexEB)))(_target(23))(_sensitivity(91)))))
			(line__667(_architecture 48 0 667 (_assignment (_simple)(_alias((RxcolGxS)(_string \"0"\)))(_target(68)))))
			(line__668(_architecture 49 0 668 (_assignment (_simple)(_alias((UseLongAckxS)(_string \"0"\)))(_target(51)))))
			(line__674(_architecture 50 0 674 (_assignment (_simple)(_alias((DebugxSIO(0))(ADCStateOutputLEDxS)))(_target(40(0)))(_sensitivity(114)))))
			(synchronizer(_architecture 51 0 680 (_process (_target(48)(49))(_sensitivity(59)(41)(49))(_dssslsensitivity 1))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
	)
	(_static
		(514 )
		(33686274 33686018 33686018 514 )
	)
	(_model . Structural 55 -1
	)
)
I 000051 55 1674          1372368437654 Behavioral
(_unit VHDL (adcvalueready 0 25 (behavioral 0 36 ))
	(_version v63)
	(_time 1372368437655 2013.06.27 23:27:17)
	(_source (\./../../sourcecode/ADCvalueReady.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 396c313c346e6e2e3b3728633b)
	(_entity
		(_time 1372368070373)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in )(_event))))
		(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in ))))
		(_port (_internal RegisterWritexEI ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal ReadValuexEI ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal ValueReadyxSO ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
		(_type (_internal state 0 37 (_enum1 stidle stadcvalueready stread stadcvalueready2 (_to (i 0)(i 3)))))
		(_signal (_internal StatexDP state 0 40 (_architecture (_uni ))))
		(_signal (_internal StatexDN state 0 40 (_architecture (_uni ))))
		(_process
			(p_memless(_architecture 0 0 44 (_process (_simple)(_target(4)(6))(_sensitivity(2)(3)(5)))))
			(p_memoryzing(_architecture 1 0 78 (_process (_target(5))(_sensitivity(0)(1)(6))(_dssslsensitivity 2))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Behavioral 2 -1
	)
)
I 000051 55 2661          1372368437710 Behavioral
(_unit VHDL (cdvsresetstatemachine 0 25 (behavioral 0 37 ))
	(_version v63)
	(_time 1372368437711 2013.06.27 23:27:17)
	(_source (\./../../sourcecode/cDVSResetStateMachine.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 782d7279742e2a6f7d796a222c)
	(_entity
		(_time 1372368070692)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in )(_event))))
		(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in ))))
		(_port (_internal AERackxSBI ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal RxcolGxSI ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal cDVSresetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal CDVSresetxRBO ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ))))
		(_type (_internal state 0 38 (_enum1 stidle stevent stresetcdvs (_to (i 0)(i 2)))))
		(_signal (_internal StatexDP state 0 42 (_architecture (_uni ))))
		(_signal (_internal StatexDN state 0 42 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{18~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 18)(i 0))))))
		(_signal (_internal CountxDP ~STD_LOGIC_VECTOR{18~downto~0}~13 0 45 (_architecture (_uni ))))
		(_signal (_internal CountxDN ~STD_LOGIC_VECTOR{18~downto~0}~13 0 45 (_architecture (_uni ))))
		(_constant (_internal waitTime ~extSTD.STANDARD.INTEGER 0 47 (_architecture ((i 30)))))
		(_constant (_internal idleTime ~extSTD.STANDARD.INTEGER 0 48 (_architecture ((i 200000)))))
		(_process
			(p_memless(_architecture 0 0 53 (_process (_simple)(_target(7)(9)(5))(_sensitivity(6)(8)(2)(4)))))
			(p_memoryzing(_architecture 1 0 105 (_process (_target(6)(8))(_sensitivity(0)(1)(7)(9))(_dssslsensitivity 2))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_static
		(33686018 33686018 33686018 33686018 131586 )
		(33686018 33686018 33686018 33686018 131586 )
		(33686018 33686018 33686018 33686018 131586 )
		(33686018 33686018 33686018 33686018 131586 )
	)
	(_model . Behavioral 2 -1
	)
)
I 000051 55 2362          1372368437768 Behavioral
(_unit VHDL (shiftregister 0 30 (behavioral 0 42 ))
	(_version v63)
	(_time 1372368437769 2013.06.27 23:27:17)
	(_source (\./../../sourcecode/shiftRegister.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code b6e2bce2b8e1eba0b3b4a2ede5)
	(_entity
		(_time 1372368071005)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_generic (_internal width ~extSTD.STANDARD.NATURAL 0 32 \32\ (_entity ((i 32)))))
		(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in )(_event))))
		(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal LatchxEI ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in )(_event))))
		(_port (_internal DxDI ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ))))
		(_port (_internal QxDO ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{width-1~downto~0}~12 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal DataOutxDO ~STD_LOGIC_VECTOR{width-1~downto~0}~12 0 39 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{width-1~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_signal (_internal StatexD ~STD_LOGIC_VECTOR{width-1~downto~0}~13 0 45 (_architecture (_uni ))))
		(_process
			(p_latch(_architecture 0 0 50 (_process (_target(5))(_sensitivity(1)(2)(6))(_dssslsensitivity 2))))
			(line__60(_architecture 1 0 60 (_assignment (_simple)(_target(4))(_sensitivity(6(_index 5)))(_read(6(_index 6))))))
			(p_memorizing(_architecture 2 0 63 (_process (_simple)(_target(6(0))(6(_range 7))(6))(_sensitivity(0)(1))(_read(3)(6(_range 8))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . Behavioral 9 -1
	)
)
I 000052 55 11668         1372368437828 Behavioural
(_unit VHDL (adcstatemachine_tb 0 20 (behavioural 0 23 ))
	(_version v63)
	(_time 1372368437829 2013.06.27 23:27:17)
	(_source (\./../../ADCStateMachine_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code e5b0edb6e4b2b2f2eeeaf1bfb5)
	(_entity
		(_time 1372368071331)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(ADCStateMachine
			(_object
				(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
				(_port (_internal ADCclockxCO ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_out ))))
				(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
				(_port (_internal ADCwordxDI ~STD_LOGIC_VECTOR{9~downto~0}~13 0 30 (_entity (_in ))))
				(_port (_internal ADCoutxDO ~STD_LOGIC_VECTOR{13~downto~0}~13 0 31 (_entity (_out ))))
				(_port (_internal ADCstbyxEO ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
				(_port (_internal ADCoexEBO ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ))))
				(_port (_internal ADCovrxSI ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
				(_port (_internal RegisterWritexEO ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
				(_port (_internal SRLatchxEI ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
				(_port (_internal RunADCxSI ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ))))
				(_port (_internal ExposurexDI ~STD_LOGIC_VECTOR{15~downto~0}~13 0 38 (_entity (_in ))))
				(_port (_internal ColSettlexDI ~STD_LOGIC_VECTOR{15~downto~0}~132 0 39 (_entity (_in ))))
				(_port (_internal RowSettlexDI ~STD_LOGIC_VECTOR{15~downto~0}~134 0 40 (_entity (_in ))))
				(_port (_internal ResSettlexDI ~STD_LOGIC_VECTOR{15~downto~0}~136 0 41 (_entity (_in ))))
				(_port (_internal FramePeriodxDI ~STD_LOGIC_VECTOR{15~downto~0}~138 0 42 (_entity (_in ))))
				(_port (_internal SBRet10xEI ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ))))
				(_port (_internal TestPixelxEI ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_in ))))
				(_port (_internal ExtTriggerxEI ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_in ))))
				(_port (_internal CDVSTestSRRowInxSO ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_out ))))
				(_port (_internal CDVSTestSRRowClockxSO ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_out ))))
				(_port (_internal CDVSTestSRColInxSO ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_out ))))
				(_port (_internal CDVSTestSRColClockxSO ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_out ))))
				(_port (_internal CDVSTestColMode0xSO ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_out ))))
				(_port (_internal CDVSTestColMode1xSO ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_out ))))
				(_port (_internal CDVSTestApsTxGatexSO ~extieee.std_logic_1164.STD_LOGIC 0 52 (_entity (_out ))))
				(_port (_internal ADCStateOutputLEDxSO ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_out ))))
			)
		)
	)
	(_instantiation ADCStateMachine_1 0 120 (_component ADCStateMachine )
		(_port
			((ClockxCI)(IfClockxC))
			((ADCclockxCO)(ADCclockxC))
			((ResetxRBI)(ResetxRB))
			((ADCwordxDI)(ADCwordxD))
			((ADCoutxDO)(ADCdataxD))
			((ADCstbyxEO)(ADCstbyxE))
			((ADCoexEBO)(ADCoexEB))
			((ADCovrxSI)(ADCovrxS))
			((RegisterWritexEO)(RegisterWritexE))
			((SRLatchxEI)(SRLatchxE))
			((RunADCxSI)(RunADCxS))
			((ExposurexDI)(ExposurexD))
			((ColSettlexDI)(ColSettlexD))
			((RowSettlexDI)(RowSettlexD))
			((ResSettlexDI)(ResSettlexD))
			((FramePeriodxDI)(FramePeriodxD))
			((SBRet10xEI)(SBRet10xE))
			((TestPixelxEI)(TestpixelxE))
			((ExtTriggerxEI)(ExtTriggerxE))
			((CDVSTestSRRowInxSO)(CDVSTestSRRowInxS))
			((CDVSTestSRRowClockxSO)(CDVSTestSRRowClockxS))
			((CDVSTestSRColInxSO)(CDVSTestSRColInxS))
			((CDVSTestSRColClockxSO)(CDVSTestSRColClockxS))
			((CDVSTestColMode0xSO)(CDVSTestColMode0xS))
			((CDVSTestColMode1xSO)(CDVSTestColMode1xS))
			((CDVSTestApsTxGatexSO)(CDVSTestApsTxGatexS))
			((ADCStateOutputLEDxSO)(ADCStateOutputLEDxS))
		)
		(_use (_entity . ADCStateMachine)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~13 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~13 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~132 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~134 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~136 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~138 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal IfClockxC ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ))))
		(_signal (_internal ADCclockxC ~extieee.std_logic_1164.STD_LOGIC 0 57 (_architecture (_uni ))))
		(_signal (_internal ResetxRB ~extieee.std_logic_1164.STD_LOGIC 0 58 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_signal (_internal ADCwordxD ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 59 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~1312 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_signal (_internal ADCdataxD ~STD_LOGIC_VECTOR{13~downto~0}~1312 0 60 (_architecture (_uni ))))
		(_signal (_internal ADCoexEB ~extieee.std_logic_1164.STD_LOGIC 0 61 (_architecture (_uni ))))
		(_signal (_internal ADCstbyxE ~extieee.std_logic_1164.STD_LOGIC 0 62 (_architecture (_uni ))))
		(_signal (_internal ADCovrxS ~extieee.std_logic_1164.STD_LOGIC 0 63 (_architecture (_uni ))))
		(_signal (_internal RegisterWritexE ~extieee.std_logic_1164.STD_LOGIC 0 64 (_architecture (_uni ))))
		(_signal (_internal SRLatchxE ~extieee.std_logic_1164.STD_LOGIC 0 65 (_architecture (_uni ))))
		(_signal (_internal RunADCxS ~extieee.std_logic_1164.STD_LOGIC 0 66 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 67 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal ExposurexD ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 67 (_architecture (_uni ))))
		(_signal (_internal ColSettlexD ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 68 (_architecture (_uni ))))
		(_signal (_internal RowSettlexD ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 69 (_architecture (_uni ))))
		(_signal (_internal ResSettlexD ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 70 (_architecture (_uni ))))
		(_signal (_internal FramePeriodxD ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 71 (_architecture (_uni ))))
		(_signal (_internal TestPixelxE ~extieee.std_logic_1164.STD_LOGIC 0 72 (_architecture (_uni ))))
		(_signal (_internal SBRet10xE ~extieee.std_logic_1164.STD_LOGIC 0 73 (_architecture (_uni ))))
		(_signal (_internal ExtTriggerxE ~extieee.std_logic_1164.STD_LOGIC 0 74 (_architecture (_uni ))))
		(_signal (_internal CDVSTestSRRowInxS ~extieee.std_logic_1164.STD_LOGIC 0 75 (_architecture (_uni ))))
		(_signal (_internal CDVSTestSRRowClockxS ~extieee.std_logic_1164.STD_LOGIC 0 76 (_architecture (_uni ))))
		(_signal (_internal CDVSTestSRColInxS ~extieee.std_logic_1164.STD_LOGIC 0 77 (_architecture (_uni ))))
		(_signal (_internal CDVSTestSRColClockxS ~extieee.std_logic_1164.STD_LOGIC 0 78 (_architecture (_uni ))))
		(_signal (_internal CDVSTestColMode0xS ~extieee.std_logic_1164.STD_LOGIC 0 79 (_architecture (_uni ))))
		(_signal (_internal CDVSTestColMode1xS ~extieee.std_logic_1164.STD_LOGIC 0 80 (_architecture (_uni ))))
		(_signal (_internal CDVSTestApsTxGatexS ~extieee.std_logic_1164.STD_LOGIC 0 81 (_architecture (_uni ))))
		(_signal (_internal ADCStateOutputLEDxS ~extieee.std_logic_1164.STD_LOGIC 0 82 (_architecture (_uni ))))
		(_constant (_internal Tpw_clk ~extSTD.STANDARD.TIME 0 84 (_architecture ((ns 4634391661857464543)))))
		(_process
			(clock_gen(_architecture 0 0 88 (_process (_wait_for)(_target(0)))))
			(line__94(_architecture 1 0 94 (_assignment (_simple)(_alias((ADCclockxC)(_string \"0"\)))(_target(1)))))
			(line__95(_architecture 2 0 95 (_assignment (_simple)(_target(2)))))
			(line__96(_architecture 3 0 96 (_assignment (_simple)(_target(3)))))
			(line__97(_architecture 4 0 97 (_assignment (_simple)(_target(4)))))
			(line__98(_architecture 5 0 98 (_assignment (_simple)(_alias((ADCoexEB)(_string \"0"\)))(_target(5)))))
			(line__99(_architecture 6 0 99 (_assignment (_simple)(_alias((ADCstbyxE)(_string \"0"\)))(_target(6)))))
			(line__100(_architecture 7 0 100 (_assignment (_simple)(_alias((RegisterWritexE)(_string \"0"\)))(_target(8)))))
			(line__101(_architecture 8 0 101 (_assignment (_simple)(_target(9)))))
			(line__102(_architecture 9 0 102 (_assignment (_simple)(_target(10)))))
			(line__103(_architecture 10 0 103 (_assignment (_simple)(_target(11)))))
			(line__104(_architecture 11 0 104 (_assignment (_simple)(_target(12)))))
			(line__105(_architecture 12 0 105 (_assignment (_simple)(_target(13)))))
			(line__106(_architecture 13 0 106 (_assignment (_simple)(_target(14)))))
			(line__107(_architecture 14 0 107 (_assignment (_simple)(_target(15)))))
			(line__108(_architecture 15 0 108 (_assignment (_simple)(_alias((TestPixelxE)(_string \"0"\)))(_target(16)))))
			(line__109(_architecture 16 0 109 (_assignment (_simple)(_alias((SBRet10xE)(_string \"0"\)))(_target(17)))))
			(line__110(_architecture 17 0 110 (_assignment (_simple)(_alias((ExtTriggerxE)(_string \"0"\)))(_target(18)))))
			(line__111(_architecture 18 0 111 (_assignment (_simple)(_alias((CDVSTestSRRowInxS)(_string \"0"\)))(_target(19)))))
			(line__112(_architecture 19 0 112 (_assignment (_simple)(_alias((CDVSTestSRRowClockxS)(_string \"0"\)))(_target(20)))))
			(line__113(_architecture 20 0 113 (_assignment (_simple)(_alias((CDVSTestSRColInxS)(_string \"0"\)))(_target(21)))))
			(line__114(_architecture 21 0 114 (_assignment (_simple)(_alias((CDVSTestSRColClockxS)(_string \"0"\)))(_target(22)))))
			(line__115(_architecture 22 0 115 (_assignment (_simple)(_alias((CDVSTestColMode0xS)(_string \"0"\)))(_target(23)))))
			(line__116(_architecture 23 0 116 (_assignment (_simple)(_alias((CDVSTestColMode1xS)(_string \"0"\)))(_target(24)))))
			(line__117(_architecture 24 0 117 (_assignment (_simple)(_alias((CDVSTestApsTxGatexS)(_string \"0"\)))(_target(25)))))
			(line__118(_architecture 25 0 118 (_assignment (_simple)(_alias((ADCStateOutputLEDxS)(_string \"0"\)))(_target(26)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
	(_static
		(33686274 50463491 771 )
		(67372036 67372036 67372036 1028 )
		(33686018 33686018 33686018 33686274 )
		(33686018 33686018 33686018 33751554 )
		(33686018 33686018 33686018 33686019 )
	)
	(_model . Behavioural 26 -1
	)
)
I 000051 55 13481         1372368438011 Behavioral
(_unit VHDL (adcstatemachine 0 25 (behavioral 0 57 ))
	(_version v63)
	(_time 1372368438012 2013.06.27 23:27:18)
	(_source (\./../../sourcecode/ADCStateMachine.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code a0f5f0f7a4f7f7b7a3a6f6a0b1fbf5)
	(_entity
		(_time 1372368071665)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in ))))
		(_port (_internal ADCclockxCO ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_out ))))
		(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_port (_internal ADCwordxDI ~STD_LOGIC_VECTOR{9~downto~0}~12 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_port (_internal ADCoutxDO ~STD_LOGIC_VECTOR{13~downto~0}~12 0 32 (_entity (_out ))))
		(_port (_internal ADCstbyxEO ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ))))
		(_port (_internal ADCoexEBO ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ))))
		(_port (_internal ADCovrxSI ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal RegisterWritexEO ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
		(_port (_internal SRLatchxEI ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ))))
		(_port (_internal RunADCxSI ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal ExposurexDI ~STD_LOGIC_VECTOR{15~downto~0}~12 0 39 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal ColSettlexDI ~STD_LOGIC_VECTOR{15~downto~0}~122 0 40 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~124 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal RowSettlexDI ~STD_LOGIC_VECTOR{15~downto~0}~124 0 41 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~126 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal ResSettlexDI ~STD_LOGIC_VECTOR{15~downto~0}~126 0 42 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~128 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal FramePeriodxDI ~STD_LOGIC_VECTOR{15~downto~0}~128 0 43 (_entity (_in ))))
		(_port (_internal SBRet10xEI ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_in ))))
		(_port (_internal TestPixelxEI ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_in ))))
		(_port (_internal ExtTriggerxEI ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_in ))))
		(_port (_internal CDVSTestSRRowInxSO ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_out ))))
		(_port (_internal CDVSTestSRRowClockxSO ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_out ))))
		(_port (_internal CDVSTestSRColInxSO ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_out ))))
		(_port (_internal CDVSTestSRColClockxSO ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_out ))))
		(_port (_internal CDVSTestColMode0xSO ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_out ))))
		(_port (_internal CDVSTestColMode1xSO ~extieee.std_logic_1164.STD_LOGIC 0 52 (_entity (_out ))))
		(_port (_internal CDVSTestApsTxGatexSO ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_out ))))
		(_port (_internal ADCStateOutputLEDxSO ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_out ))))
		(_type (_internal ColState 0 58 (_enum1 stidle streset streleasereset streadreset stcountreset stnextreset stintegrate ststopintegrate streadsignal stcountsignal stnextsignal stwaitframe stresett stinitat streadresett stinitbt streadsignalt stwaitt (_to (i 0)(i 17)))))
		(_type (_internal RowState 0 59 (_enum1 stidle stfeedrow stinit stread stwrite strowdone stcolumndone stcolsettle (_to (i 0)(i 7)))))
		(_signal (_internal ResetxRB ~extieee.std_logic_1164.STD_LOGIC 0 61 (_architecture (_uni ))))
		(_signal (_internal StateColxDP ColState 0 64 (_architecture (_uni ))))
		(_signal (_internal StateColxDN ColState 0 64 (_architecture (_uni ))))
		(_signal (_internal StateRowxDP RowState 0 65 (_architecture (_uni ))))
		(_signal (_internal StateRowxDN RowState 0 65 (_architecture (_uni ))))
		(_signal (_internal ADCwordWritexE ~extieee.std_logic_1164.STD_LOGIC 0 66 (_architecture (_uni ))))
		(_signal (_internal ClockxC ~extieee.std_logic_1164.STD_LOGIC 0 67 (_architecture (_uni )(_event))))
		(_signal (_internal StateClockxC ~extieee.std_logic_1164.STD_LOGIC 0 68 (_architecture (_uni )(_event))))
		(_signal (_internal CDVSTestSRRowInxS ~extieee.std_logic_1164.STD_LOGIC 0 71 (_architecture (_uni ))))
		(_signal (_internal CDVSTestSRRowClockxS ~extieee.std_logic_1164.STD_LOGIC 0 71 (_architecture (_uni ))))
		(_signal (_internal CDVSTestSRColInxS ~extieee.std_logic_1164.STD_LOGIC 0 71 (_architecture (_uni ))))
		(_signal (_internal CDVSTestSRColClockxS ~extieee.std_logic_1164.STD_LOGIC 0 71 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 76 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal ADCoutMSBxS ~STD_LOGIC_VECTOR{3~downto~0}~13 0 76 (_architecture (_uni ))))
		(_signal (_internal StartPixelxS ~extieee.std_logic_1164.STD_LOGIC 0 77 (_internal (_uni ))))
		(_signal (_internal StartColxSN ~extieee.std_logic_1164.STD_LOGIC 0 78 (_architecture (_uni ))))
		(_signal (_internal StartColxSP ~extieee.std_logic_1164.STD_LOGIC 0 78 (_architecture (_uni ))))
		(_signal (_internal StartRowxSN ~extieee.std_logic_1164.STD_LOGIC 0 79 (_architecture (_uni ))))
		(_signal (_internal StartRowxSP ~extieee.std_logic_1164.STD_LOGIC 0 79 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{32~downto~0}~13 0 82 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 32)(i 0))))))
		(_signal (_internal DividerColxDP ~STD_LOGIC_VECTOR{32~downto~0}~13 0 82 (_architecture (_uni ))))
		(_signal (_internal DividerColxDN ~STD_LOGIC_VECTOR{32~downto~0}~13 0 82 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{16~downto~0}~13 0 83 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 16)(i 0))))))
		(_signal (_internal DividerRowxDP ~STD_LOGIC_VECTOR{16~downto~0}~13 0 83 (_architecture (_uni ))))
		(_signal (_internal DividerRowxDN ~STD_LOGIC_VECTOR{16~downto~0}~13 0 83 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{25~downto~0}~13 0 84 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 25)(i 0))))))
		(_signal (_internal ExposureTxD ~STD_LOGIC_VECTOR{25~downto~0}~13 0 84 (_architecture (_uni ))))
		(_signal (_internal FramePeriodxD ~STD_LOGIC_VECTOR{25~downto~0}~13 0 85 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 87 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal CountRowxDN ~STD_LOGIC_VECTOR{7~downto~0}~13 0 87 (_architecture (_uni ))))
		(_signal (_internal CountRowxDP ~STD_LOGIC_VECTOR{7~downto~0}~13 0 87 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~13 0 88 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_signal (_internal CountColxDN ~STD_LOGIC_VECTOR{17~downto~0}~13 0 88 (_architecture (_uni ))))
		(_signal (_internal CountColxDP ~STD_LOGIC_VECTOR{17~downto~0}~13 0 88 (_architecture (_uni ))))
		(_signal (_internal DoReadxS ~extieee.std_logic_1164.STD_LOGIC 0 89 (_architecture (_uni ))))
		(_signal (_internal ReadDonexS ~extieee.std_logic_1164.STD_LOGIC 0 89 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 90 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal ReadCyclexS ~STD_LOGIC_VECTOR{1~downto~0}~13 0 90 (_architecture (_uni ))))
		(_signal (_internal ColModexD ~STD_LOGIC_VECTOR{1~downto~0}~13 0 91 (_architecture (_uni ))))
		(_signal (_internal TxGatexE ~extieee.std_logic_1164.STD_LOGIC 0 92 (_architecture (_uni ))))
		(_constant (_internal SizeX ~extSTD.STANDARD.INTEGER 0 96 (_architecture ((i 240)))))
		(_constant (_internal SizeY ~extSTD.STANDARD.INTEGER 0 97 (_architecture ((i 180)))))
		(_process
			(line__101(_architecture 0 0 101 (_assignment (_simple)(_target(27))(_sensitivity(2)(18)))))
			(line__103(_architecture 1 0 103 (_assignment (_simple)(_alias((ClockxC)(ClockxCI)))(_target(33))(_sensitivity(0)))))
			(line__104(_architecture 2 0 104 (_assignment (_simple)(_alias((StateClockxC)(ClockxC)))(_target(34))(_sensitivity(33)))))
			(line__105(_architecture 3 0 105 (_assignment (_simple)(_target(1))(_sensitivity(33)))))
			(line__107(_architecture 4 0 107 (_assignment (_simple)(_alias((CDVSTestSRRowInxSO)(CDVSTestSRRowInxS)))(_target(19))(_sensitivity(35)))))
			(line__108(_architecture 5 0 108 (_assignment (_simple)(_alias((CDVSTestSRColInxSO)(CDVSTestSRColInxS)))(_target(21))(_sensitivity(37)))))
			(line__111(_architecture 6 0 111 (_assignment (_simple)(_alias((ADCoutxDO)(ADCoutMSBxS(d_3_0))(ADCwordxDI(d_9_0))))(_target(4))(_sensitivity(39(d_3_0))(3(d_9_0))))))
			(line__112(_architecture 7 0 112 (_assignment (_simple)(_target(39))(_sensitivity(42)(44)(57)))))
			(line__113(_architecture 8 0 113 (_assignment (_simple)(_alias((ADCstbyxEO)(_string \"0"\)))(_target(5)))))
			(line__114(_architecture 9 0 114 (_assignment (_simple)(_alias((ADCoexEBO)(_string \"0"\)))(_target(6)))))
			(line__116(_architecture 10 0 116 (_assignment (_simple)(_alias((CDVSTestColMode0xSO)(ColModexD(0))))(_target(23))(_sensitivity(58(0))))))
			(line__117(_architecture 11 0 117 (_assignment (_simple)(_target(24))(_sensitivity(58(1))(17)(18)))))
			(line__121(_architecture 12 0 121 (_assignment (_simple)(_alias((ADCStateOutputLEDxSO)(TestPixelxEI)))(_target(26))(_sensitivity(17)))))
			(line__123(_architecture 13 0 123 (_assignment (_simple)(_target(50))(_sensitivity(15)))))
			(line__124(_architecture 14 0 124 (_assignment (_simple)(_target(49))(_sensitivity(11)))))
			(line__126(_architecture 15 0 126 (_assignment (_simple)(_alias((CDVSTestApsTxGatexSO)(TxGatexE)))(_target(25))(_sensitivity(59)))))
			(p_col(_architecture 16 0 129 (_process (_simple)(_target(29)(37)(38)(41)(46)(53)(55)(57)(58)(59))(_sensitivity(28)(42)(45)(50)(54)(56)(10)(11)(14)(17))(_read(49)(12)(13)))))
			(p_row(_architecture 17 0 320 (_process (_simple)(_target(31)(32)(35)(36)(43)(48)(51)(56)(8))(_sensitivity(28)(30)(47)(52)(54)(55)(57)(11)(12)(13)))))
			(p_memoryzing(_architecture 18 0 405 (_process (_target(28)(30)(42)(44)(45)(47)(52)(54))(_sensitivity(27)(34)(29)(31)(41)(43)(46)(48)(51)(53))(_dssslsensitivity 2))))
			(p_clock_chip(_architecture 19 0 442 (_process (_target(20)(22))(_sensitivity(27)(33)(36)(38))(_dssslsensitivity 2))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_static
		(33686018 33686018 770 )
		(514 )
		(771 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 514 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 514 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 2 )
		(770 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 2 )
		(515 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 )
		(33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 514 )
		(33686018 33686018 )
	)
	(_model . Behavioral 20 -1
	)
)
I 000051 55 2368          1372407255942 Behavioral
(_unit VHDL (wordregister 0 30 (behavioral 0 41 ))
	(_version v63)
	(_time 1372407255943 2013.06.28 10:14:15)
	(_source (\./../../sourcecode/wordRegister.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 2c2a7928297a7a3a2b293e7678)
	(_entity
		(_time 1372368066647)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_generic (_internal width ~extSTD.STANDARD.NATURAL 0 32 \14\ (_entity ((i 14)))))
		(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in )(_event))))
		(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal WriteEnablexEI ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{width-1~downto~0}~12 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
		(_port (_internal DataInxDI ~STD_LOGIC_VECTOR{width-1~downto~0}~12 0 37 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{width-1~downto~0}~122 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal DataOutxDO ~STD_LOGIC_VECTOR{width-1~downto~0}~122 0 38 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{width-1~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_signal (_internal StatexDP ~STD_LOGIC_VECTOR{width-1~downto~0}~13 0 44 (_architecture (_uni ))))
		(_signal (_internal StatexDN ~STD_LOGIC_VECTOR{width-1~downto~0}~13 0 44 (_architecture (_uni ))))
		(_process
			(p_memless(_architecture 0 0 49 (_process (_simple)(_target(6)(4))(_sensitivity(5)(2)(3)))))
			(p_memorizing(_architecture 1 0 61 (_process (_target(5))(_sensitivity(0)(1)(6))(_dssslsensitivity 2))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . Behavioral 5 -1
	)
)
I 000050 55 19399         1372407256033 Structure
(_unit VHDL (aerfifo 0 14 (structure 0 30 ))
	(_version v63)
	(_time 1372407256034 2013.06.28 10:14:16)
	(_source (\./../../sourcecode/AERfifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(machxo(components)))
	(_code 898eda8785dfdf9fdcda90d3de)
	(_entity
		(_time 1372368066962)
		(_use (std(standard))(ieee(std_logic_1164))(machxo(components)))
	)
	(_component
		(fifo8ka
			(_object
				(_generic (_internal FULLPOINTER1 ~STD_LOGIC_VECTOR{13~downto~0}~13 0 47 (_entity -1 )))
				(_generic (_internal FULLPOINTER ~STD_LOGIC_VECTOR{13~downto~0}~132 0 48 (_entity -1 )))
				(_generic (_internal AFPOINTER1 ~STD_LOGIC_VECTOR{13~downto~0}~134 0 49 (_entity -1 )))
				(_generic (_internal AEPOINTER1 ~STD_LOGIC_VECTOR{13~downto~0}~136 0 50 (_entity -1 )))
				(_generic (_internal AFPOINTER ~STD_LOGIC_VECTOR{13~downto~0}~138 0 51 (_entity -1 )))
				(_generic (_internal AEPOINTER ~STD_LOGIC_VECTOR{13~downto~0}~1310 0 52 (_entity -1 )))
				(_generic (_internal CSDECODE_R ~STD_LOGIC_VECTOR{1~downto~0}~13 0 53 (_entity -1 )))
				(_generic (_internal CSDECODE_W ~STD_LOGIC_VECTOR{1~downto~0}~1312 0 54 (_entity -1 )))
				(_generic (_internal RESETMODE ~STRING~13 0 55 (_entity -1 )))
				(_generic (_internal REGMODE ~STRING~1313 0 55 (_entity -1 )))
				(_generic (_internal DATA_WIDTH_R ~extSTD.STANDARD.INTEGER 0 56 (_entity -1 )))
				(_generic (_internal DATA_WIDTH_W ~extSTD.STANDARD.INTEGER 0 56 (_entity -1 )))
				(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 58 (_entity (_in ))))
				(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 58 (_entity (_in ))))
				(_port (_internal DI2 ~extieee.std_logic_1164.STD_LOGIC 0 58 (_entity (_in ))))
				(_port (_internal DI3 ~extieee.std_logic_1164.STD_LOGIC 0 59 (_entity (_in ))))
				(_port (_internal DI4 ~extieee.std_logic_1164.STD_LOGIC 0 59 (_entity (_in ))))
				(_port (_internal DI5 ~extieee.std_logic_1164.STD_LOGIC 0 59 (_entity (_in ))))
				(_port (_internal DI6 ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_in ))))
				(_port (_internal DI7 ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_in ))))
				(_port (_internal DI8 ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_in ))))
				(_port (_internal DI9 ~extieee.std_logic_1164.STD_LOGIC 0 61 (_entity (_in ))))
				(_port (_internal DI10 ~extieee.std_logic_1164.STD_LOGIC 0 61 (_entity (_in ))))
				(_port (_internal DI11 ~extieee.std_logic_1164.STD_LOGIC 0 61 (_entity (_in ))))
				(_port (_internal DI12 ~extieee.std_logic_1164.STD_LOGIC 0 62 (_entity (_in ))))
				(_port (_internal DI13 ~extieee.std_logic_1164.STD_LOGIC 0 62 (_entity (_in ))))
				(_port (_internal DI14 ~extieee.std_logic_1164.STD_LOGIC 0 63 (_entity (_in ))))
				(_port (_internal DI15 ~extieee.std_logic_1164.STD_LOGIC 0 63 (_entity (_in ))))
				(_port (_internal DI16 ~extieee.std_logic_1164.STD_LOGIC 0 64 (_entity (_in ))))
				(_port (_internal DI17 ~extieee.std_logic_1164.STD_LOGIC 0 64 (_entity (_in ))))
				(_port (_internal DI18 ~extieee.std_logic_1164.STD_LOGIC 0 65 (_entity (_in ))))
				(_port (_internal DI19 ~extieee.std_logic_1164.STD_LOGIC 0 65 (_entity (_in ))))
				(_port (_internal DI20 ~extieee.std_logic_1164.STD_LOGIC 0 66 (_entity (_in ))))
				(_port (_internal DI21 ~extieee.std_logic_1164.STD_LOGIC 0 66 (_entity (_in ))))
				(_port (_internal DI22 ~extieee.std_logic_1164.STD_LOGIC 0 67 (_entity (_in ))))
				(_port (_internal DI23 ~extieee.std_logic_1164.STD_LOGIC 0 67 (_entity (_in ))))
				(_port (_internal DI24 ~extieee.std_logic_1164.STD_LOGIC 0 68 (_entity (_in ))))
				(_port (_internal DI25 ~extieee.std_logic_1164.STD_LOGIC 0 68 (_entity (_in ))))
				(_port (_internal DI26 ~extieee.std_logic_1164.STD_LOGIC 0 69 (_entity (_in ))))
				(_port (_internal DI27 ~extieee.std_logic_1164.STD_LOGIC 0 69 (_entity (_in ))))
				(_port (_internal DI28 ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_in ))))
				(_port (_internal DI29 ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_in ))))
				(_port (_internal DI30 ~extieee.std_logic_1164.STD_LOGIC 0 71 (_entity (_in ))))
				(_port (_internal DI31 ~extieee.std_logic_1164.STD_LOGIC 0 71 (_entity (_in ))))
				(_port (_internal DI32 ~extieee.std_logic_1164.STD_LOGIC 0 72 (_entity (_in ))))
				(_port (_internal DI33 ~extieee.std_logic_1164.STD_LOGIC 0 72 (_entity (_in ))))
				(_port (_internal DI34 ~extieee.std_logic_1164.STD_LOGIC 0 73 (_entity (_in ))))
				(_port (_internal DI35 ~extieee.std_logic_1164.STD_LOGIC 0 73 (_entity (_in ))))
				(_port (_internal FULLI ~extieee.std_logic_1164.STD_LOGIC 0 74 (_entity (_in ))))
				(_port (_internal CSW0 ~extieee.std_logic_1164.STD_LOGIC 0 74 (_entity (_in ))))
				(_port (_internal CSW1 ~extieee.std_logic_1164.STD_LOGIC 0 75 (_entity (_in ))))
				(_port (_internal EMPTYI ~extieee.std_logic_1164.STD_LOGIC 0 75 (_entity (_in ))))
				(_port (_internal CSR0 ~extieee.std_logic_1164.STD_LOGIC 0 76 (_entity (_in ))))
				(_port (_internal CSR1 ~extieee.std_logic_1164.STD_LOGIC 0 76 (_entity (_in ))))
				(_port (_internal WE ~extieee.std_logic_1164.STD_LOGIC 0 76 (_entity (_in ))))
				(_port (_internal RE ~extieee.std_logic_1164.STD_LOGIC 0 77 (_entity (_in ))))
				(_port (_internal CLKW ~extieee.std_logic_1164.STD_LOGIC 0 77 (_entity (_in ))))
				(_port (_internal CLKR ~extieee.std_logic_1164.STD_LOGIC 0 77 (_entity (_in ))))
				(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 78 (_entity (_in ))))
				(_port (_internal RPRST ~extieee.std_logic_1164.STD_LOGIC 0 78 (_entity (_in ))))
				(_port (_internal DO0 ~extieee.std_logic_1164.STD_LOGIC 0 79 (_entity (_out ))))
				(_port (_internal DO1 ~extieee.std_logic_1164.STD_LOGIC 0 79 (_entity (_out ))))
				(_port (_internal DO2 ~extieee.std_logic_1164.STD_LOGIC 0 80 (_entity (_out ))))
				(_port (_internal DO3 ~extieee.std_logic_1164.STD_LOGIC 0 80 (_entity (_out ))))
				(_port (_internal DO4 ~extieee.std_logic_1164.STD_LOGIC 0 81 (_entity (_out ))))
				(_port (_internal DO5 ~extieee.std_logic_1164.STD_LOGIC 0 81 (_entity (_out ))))
				(_port (_internal DO6 ~extieee.std_logic_1164.STD_LOGIC 0 82 (_entity (_out ))))
				(_port (_internal DO7 ~extieee.std_logic_1164.STD_LOGIC 0 82 (_entity (_out ))))
				(_port (_internal DO8 ~extieee.std_logic_1164.STD_LOGIC 0 83 (_entity (_out ))))
				(_port (_internal DO9 ~extieee.std_logic_1164.STD_LOGIC 0 83 (_entity (_out ))))
				(_port (_internal DO10 ~extieee.std_logic_1164.STD_LOGIC 0 84 (_entity (_out ))))
				(_port (_internal DO11 ~extieee.std_logic_1164.STD_LOGIC 0 84 (_entity (_out ))))
				(_port (_internal DO12 ~extieee.std_logic_1164.STD_LOGIC 0 85 (_entity (_out ))))
				(_port (_internal DO13 ~extieee.std_logic_1164.STD_LOGIC 0 85 (_entity (_out ))))
				(_port (_internal DO14 ~extieee.std_logic_1164.STD_LOGIC 0 86 (_entity (_out ))))
				(_port (_internal DO15 ~extieee.std_logic_1164.STD_LOGIC 0 86 (_entity (_out ))))
				(_port (_internal DO16 ~extieee.std_logic_1164.STD_LOGIC 0 87 (_entity (_out ))))
				(_port (_internal DO17 ~extieee.std_logic_1164.STD_LOGIC 0 87 (_entity (_out ))))
				(_port (_internal DO18 ~extieee.std_logic_1164.STD_LOGIC 0 88 (_entity (_out ))))
				(_port (_internal DO19 ~extieee.std_logic_1164.STD_LOGIC 0 88 (_entity (_out ))))
				(_port (_internal DO20 ~extieee.std_logic_1164.STD_LOGIC 0 89 (_entity (_out ))))
				(_port (_internal DO21 ~extieee.std_logic_1164.STD_LOGIC 0 89 (_entity (_out ))))
				(_port (_internal DO22 ~extieee.std_logic_1164.STD_LOGIC 0 90 (_entity (_out ))))
				(_port (_internal DO23 ~extieee.std_logic_1164.STD_LOGIC 0 90 (_entity (_out ))))
				(_port (_internal DO24 ~extieee.std_logic_1164.STD_LOGIC 0 91 (_entity (_out ))))
				(_port (_internal DO25 ~extieee.std_logic_1164.STD_LOGIC 0 91 (_entity (_out ))))
				(_port (_internal DO26 ~extieee.std_logic_1164.STD_LOGIC 0 92 (_entity (_out ))))
				(_port (_internal DO27 ~extieee.std_logic_1164.STD_LOGIC 0 92 (_entity (_out ))))
				(_port (_internal DO28 ~extieee.std_logic_1164.STD_LOGIC 0 93 (_entity (_out ))))
				(_port (_internal DO29 ~extieee.std_logic_1164.STD_LOGIC 0 93 (_entity (_out ))))
				(_port (_internal DO30 ~extieee.std_logic_1164.STD_LOGIC 0 94 (_entity (_out ))))
				(_port (_internal DO31 ~extieee.std_logic_1164.STD_LOGIC 0 94 (_entity (_out ))))
				(_port (_internal DO32 ~extieee.std_logic_1164.STD_LOGIC 0 95 (_entity (_out ))))
				(_port (_internal DO33 ~extieee.std_logic_1164.STD_LOGIC 0 95 (_entity (_out ))))
				(_port (_internal DO34 ~extieee.std_logic_1164.STD_LOGIC 0 96 (_entity (_out ))))
				(_port (_internal DO35 ~extieee.std_logic_1164.STD_LOGIC 0 96 (_entity (_out ))))
				(_port (_internal EF ~extieee.std_logic_1164.STD_LOGIC 0 97 (_entity (_out ))))
				(_port (_internal AEF ~extieee.std_logic_1164.STD_LOGIC 0 97 (_entity (_out ))))
				(_port (_internal AFF ~extieee.std_logic_1164.STD_LOGIC 0 97 (_entity (_out ))))
				(_port (_internal FF ~extieee.std_logic_1164.STD_LOGIC 0 98 (_entity (_out ))))
			)
		)
		(vhi
			(_object
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_out ))))
			)
		)
		(vlo
			(_object
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_out ))))
			)
		)
	)
	(_instantiation AERfifo_0_1 0 140 (_component fifo8ka )
		(_generic
			((FULLPOINTER1)(_string \"01111111110001"\))
			((FULLPOINTER)(_string \"01111111111001"\))
			((AFPOINTER1)(_string \"00011111010001"\))
			((AEPOINTER1)(_string \"00000001011111"\))
			((AFPOINTER)(_string \"00011111011001"\))
			((AEPOINTER)(_string \"00000001010111"\))
			((CSDECODE_R)(_string \"11"\))
			((CSDECODE_W)(_string \"11"\))
			((RESETMODE)(_string \"ASYNC"\))
			((REGMODE)(_string \"NOREG"\))
			((DATA_WIDTH_R)((i 9)))
			((DATA_WIDTH_W)((i 9)))
		)
		(_port
			((DI0)(Data(0)))
			((DI1)(Data(1)))
			((DI2)(Data(2)))
			((DI3)(Data(3)))
			((DI4)(Data(4)))
			((DI5)(Data(5)))
			((DI6)(Data(6)))
			((DI7)(Data(7)))
			((DI8)(Data(8)))
			((DI9)(scuba_vlo))
			((DI10)(scuba_vlo))
			((DI11)(scuba_vlo))
			((DI12)(scuba_vlo))
			((DI13)(scuba_vlo))
			((DI14)(scuba_vlo))
			((DI15)(scuba_vlo))
			((DI16)(scuba_vlo))
			((DI17)(scuba_vlo))
			((DI18)(scuba_vlo))
			((DI19)(scuba_vlo))
			((DI20)(scuba_vlo))
			((DI21)(scuba_vlo))
			((DI22)(scuba_vlo))
			((DI23)(scuba_vlo))
			((DI24)(scuba_vlo))
			((DI25)(scuba_vlo))
			((DI26)(scuba_vlo))
			((DI27)(scuba_vlo))
			((DI28)(scuba_vlo))
			((DI29)(scuba_vlo))
			((DI30)(scuba_vlo))
			((DI31)(scuba_vlo))
			((DI32)(scuba_vlo))
			((DI33)(scuba_vlo))
			((DI34)(scuba_vlo))
			((DI35)(scuba_vlo))
			((FULLI)(Full_int))
			((CSW0)(scuba_vhi))
			((CSW1)(scuba_vhi))
			((EMPTYI)(Empty_int))
			((CSR0)(scuba_vhi))
			((CSR1)(scuba_vhi))
			((WE)(WrEn))
			((RE)(RdEn))
			((CLKW)(WrClock))
			((CLKR)(RdClock))
			((RST)(Reset))
			((RPRST)(RPReset))
			((DO0)(Q(0)))
			((DO1)(Q(1)))
			((DO2)(Q(2)))
			((DO3)(Q(3)))
			((DO4)(Q(4)))
			((DO5)(Q(5)))
			((DO6)(Q(6)))
			((DO7)(Q(7)))
			((DO8)(Q(8)))
			((DO9)(_open))
			((DO10)(_open))
			((DO11)(_open))
			((DO12)(_open))
			((DO13)(_open))
			((DO14)(_open))
			((DO15)(_open))
			((DO16)(_open))
			((DO17)(_open))
			((DO18)(_open))
			((DO19)(_open))
			((DO20)(_open))
			((DO21)(_open))
			((DO22)(_open))
			((DO23)(_open))
			((DO24)(_open))
			((DO25)(_open))
			((DO26)(_open))
			((DO27)(_open))
			((DO28)(_open))
			((DO29)(_open))
			((DO30)(_open))
			((DO31)(_open))
			((DO32)(_open))
			((DO33)(_open))
			((DO34)(_open))
			((DO35)(_open))
			((EF)(Empty_int))
			((AEF)(AlmostEmpty))
			((AFF)(AlmostFull))
			((FF)(Full_int))
		)
		(_use (_entity machxo fifo8ka)
			(_generic
				((DATA_WIDTH_W)((i 9)))
				((DATA_WIDTH_R)((i 9)))
				((REGMODE)(_string \"NOREG"\))
				((RESETMODE)(_string \"ASYNC"\))
				((CSDECODE_W)(_string \"11"\))
				((CSDECODE_R)(_string \"11"\))
				((AEPOINTER)(_string \"00000001010111"\))
				((AEPOINTER1)(_string \"00000001011111"\))
				((AFPOINTER)(_string \"00011111011001"\))
				((AFPOINTER1)(_string \"00011111010001"\))
				((FULLPOINTER)(_string \"01111111111001"\))
				((FULLPOINTER1)(_string \"01111111110001"\))
			)
		)
	)
	(_instantiation scuba_vhi_inst 0 173 (_component vhi )
		(_port
			((Z)(scuba_vhi))
		)
		(_use (_entity machxo vhi)
		)
	)
	(_instantiation scuba_vlo_inst 0 176 (_component vlo )
		(_port
			((Z)(scuba_vlo))
		)
		(_use (_entity machxo vlo)
		)
	)
	(_instantiation AERfifo_1_0 0 179 (_component fifo8ka )
		(_generic
			((FULLPOINTER1)(_string \"00000000000000"\))
			((FULLPOINTER)(_string \"11111111111111"\))
			((AFPOINTER1)(_string \"00000000000000"\))
			((AEPOINTER1)(_string \"00000000000000"\))
			((AFPOINTER)(_string \"11111111111111"\))
			((AEPOINTER)(_string \"11111111111111"\))
			((CSDECODE_R)(_string \"11"\))
			((CSDECODE_W)(_string \"11"\))
			((RESETMODE)(_string \"ASYNC"\))
			((REGMODE)(_string \"NOREG"\))
			((DATA_WIDTH_R)((i 9)))
			((DATA_WIDTH_W)((i 9)))
		)
		(_port
			((DI0)(Data(9)))
			((DI1)(Data(10)))
			((DI2)(Data(11)))
			((DI3)(Data(12)))
			((DI4)(Data(13)))
			((DI5)(Data(14)))
			((DI6)(Data(15)))
			((DI7)(scuba_vlo))
			((DI8)(scuba_vlo))
			((DI9)(scuba_vlo))
			((DI10)(scuba_vlo))
			((DI11)(scuba_vlo))
			((DI12)(scuba_vlo))
			((DI13)(scuba_vlo))
			((DI14)(scuba_vlo))
			((DI15)(scuba_vlo))
			((DI16)(scuba_vlo))
			((DI17)(scuba_vlo))
			((DI18)(scuba_vlo))
			((DI19)(scuba_vlo))
			((DI20)(scuba_vlo))
			((DI21)(scuba_vlo))
			((DI22)(scuba_vlo))
			((DI23)(scuba_vlo))
			((DI24)(scuba_vlo))
			((DI25)(scuba_vlo))
			((DI26)(scuba_vlo))
			((DI27)(scuba_vlo))
			((DI28)(scuba_vlo))
			((DI29)(scuba_vlo))
			((DI30)(scuba_vlo))
			((DI31)(scuba_vlo))
			((DI32)(scuba_vlo))
			((DI33)(scuba_vlo))
			((DI34)(scuba_vlo))
			((DI35)(scuba_vlo))
			((FULLI)(Full_int))
			((CSW0)(scuba_vhi))
			((CSW1)(scuba_vhi))
			((EMPTYI)(Empty_int))
			((CSR0)(scuba_vhi))
			((CSR1)(scuba_vhi))
			((WE)(WrEn))
			((RE)(RdEn))
			((CLKW)(WrClock))
			((CLKR)(RdClock))
			((RST)(Reset))
			((RPRST)(RPReset))
			((DO0)(Q(9)))
			((DO1)(Q(10)))
			((DO2)(Q(11)))
			((DO3)(Q(12)))
			((DO4)(Q(13)))
			((DO5)(Q(14)))
			((DO6)(Q(15)))
			((DO7)(_open))
			((DO8)(_open))
			((DO9)(_open))
			((DO10)(_open))
			((DO11)(_open))
			((DO12)(_open))
			((DO13)(_open))
			((DO14)(_open))
			((DO15)(_open))
			((DO16)(_open))
			((DO17)(_open))
			((DO18)(_open))
			((DO19)(_open))
			((DO20)(_open))
			((DO21)(_open))
			((DO22)(_open))
			((DO23)(_open))
			((DO24)(_open))
			((DO25)(_open))
			((DO26)(_open))
			((DO27)(_open))
			((DO28)(_open))
			((DO29)(_open))
			((DO30)(_open))
			((DO31)(_open))
			((DO32)(_open))
			((DO33)(_open))
			((DO34)(_open))
			((DO35)(_open))
			((EF)(_open))
			((AEF)(_open))
			((AFF)(_open))
			((FF)(_open))
		)
		(_use (_entity machxo fifo8ka)
			(_generic
				((DATA_WIDTH_W)((i 9)))
				((DATA_WIDTH_R)((i 9)))
				((REGMODE)(_string \"NOREG"\))
				((RESETMODE)(_string \"ASYNC"\))
				((CSDECODE_W)(_string \"11"\))
				((CSDECODE_R)(_string \"11"\))
				((AEPOINTER)(_string \"11111111111111"\))
				((AEPOINTER1)(_string \"00000000000000"\))
				((AFPOINTER)(_string \"11111111111111"\))
				((AFPOINTER1)(_string \"00000000000000"\))
				((FULLPOINTER)(_string \"11111111111111"\))
				((FULLPOINTER1)(_string \"00000000000000"\))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal Data ~STD_LOGIC_VECTOR{15~downto~0}~12 0 16 (_entity (_in ))))
		(_port (_internal WrClock ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
		(_port (_internal RdClock ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
		(_port (_internal WrEn ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_in ))))
		(_port (_internal RdEn ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_in ))))
		(_port (_internal Reset ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_in ))))
		(_port (_internal RPReset ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal Q ~STD_LOGIC_VECTOR{15~downto~0}~122 0 23 (_entity (_out ))))
		(_port (_internal Empty ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_out ))))
		(_port (_internal Full ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_out ))))
		(_port (_internal AlmostEmpty ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_out ))))
		(_port (_internal AlmostFull ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_out ))))
		(_signal (_internal scuba_vhi ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_signal (_internal Empty_int ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal Full_int ~extieee.std_logic_1164.STD_LOGIC 0 35 (_architecture (_uni ))))
		(_signal (_internal scuba_vlo ~extieee.std_logic_1164.STD_LOGIC 0 36 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~13 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~132 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~134 0 49 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~136 0 50 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~138 0 51 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~1310 0 52 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 53 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1312 0 54 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_type (_internal ~STRING~13 0 55 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_type (_internal ~STRING~1313 0 55 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_process
			(line__211(_architecture 0 0 211 (_assignment (_simple)(_alias((Empty)(Empty_int)))(_target(8))(_sensitivity(13)))))
			(line__212(_architecture 1 0 212 (_assignment (_simple)(_alias((Full)(Full_int)))(_target(9))(_sensitivity(14)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_model . Structure 2 -1
	)
)
I 000033 55 1433 0 structure_con
(_configuration VHDL (structure_con 0 217 (AERfifo))
	(_version v63)
	(_time 1372407256044 2013.06.28 10:14:16)
	(_source (\./../../sourcecode/AERfifo.vhd\))
	(_use (std(standard))(machxo(components))(ieee(std_logic_1164)))
	(_code 999fc89794cfcf8e9c978ac2cc)
	(_architecture Structure
		(_instantiation AERfifo_0_1
			(_entity machxo fifo8ka V
				(_generic
					((DATA_WIDTH_W)(_code 0))
					((DATA_WIDTH_R)(_code 1))
					((REGMODE)(_code 2))
					((RESETMODE)(_code 3))
					((CSDECODE_W)(_code 4))
					((CSDECODE_R)(_code 5))
					((AEPOINTER)(_code 6))
					((AEPOINTER1)(_code 7))
					((AFPOINTER)(_code 8))
					((AFPOINTER1)(_code 9))
					((FULLPOINTER)(_code 10))
					((FULLPOINTER1)(_code 11))
				)
			)
		)
		(_instantiation scuba_vhi_inst
			(_entity machxo vhi V
			)
		)
		(_instantiation scuba_vlo_inst
			(_entity machxo vlo V
			)
		)
		(_instantiation AERfifo_1_0
			(_entity machxo fifo8ka V
				(_generic
					((DATA_WIDTH_W)(_code 12))
					((DATA_WIDTH_R)(_code 13))
					((REGMODE)(_code 14))
					((RESETMODE)(_code 15))
					((CSDECODE_W)(_code 16))
					((CSDECODE_R)(_code 17))
					((AEPOINTER)(_code 18))
					((AEPOINTER1)(_code 19))
					((AFPOINTER)(_code 20))
					((AFPOINTER1)(_code 21))
					((FULLPOINTER)(_code 22))
					((FULLPOINTER1)(_code 23))
				)
			)
		)
		(_model . Structure_CON__AERfifo__Structure__code__0 24 -1
		)
	)
)
I 000050 55 5069          1372407256121 Structure
(_unit VHDL (clockgen 0 14 (structure 0 24 ))
	(_version v63)
	(_time 1372407256122 2013.06.28 10:14:16)
	(_source (\./../../sourcecode/clockgen.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(machxo(components)))
	(_code e7e0b6b4b3b0e5f1e1e9a5bdb1)
	(_entity
		(_time 1372368067259)
		(_use (std(standard))(ieee(std_logic_1164))(machxo(components)))
	)
	(_component
		(vlo
			(_object
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
			)
		)
		(ehxpllc
			(_object
				(_generic (_internal DUTY ~extSTD.STANDARD.INTEGER 0 36 (_entity -1 )))
				(_generic (_internal PHASEADJ ~extSTD.STANDARD.INTEGER 0 36 (_entity -1 )))
				(_generic (_internal DELAY_CNTL ~STRING~13 0 37 (_entity -1 )))
				(_generic (_internal CLKOK_DIV ~extSTD.STANDARD.INTEGER 0 37 (_entity -1 )))
				(_generic (_internal FDEL ~extSTD.STANDARD.INTEGER 0 38 (_entity -1 )))
				(_generic (_internal CLKFB_DIV ~extSTD.STANDARD.INTEGER 0 38 (_entity -1 )))
				(_generic (_internal CLKOP_DIV ~extSTD.STANDARD.INTEGER 0 39 (_entity -1 )))
				(_generic (_internal CLKI_DIV ~extSTD.STANDARD.INTEGER 0 39 (_entity -1 )))
				(_port (_internal CLKI ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ))))
				(_port (_internal CLKFB ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ))))
				(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ))))
				(_port (_internal DDAMODE ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_in ))))
				(_port (_internal DDAIZR ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_in ))))
				(_port (_internal DDAILAG ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_in ))))
				(_port (_internal DDAIDEL0 ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ))))
				(_port (_internal DDAIDEL1 ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ))))
				(_port (_internal DDAIDEL2 ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ))))
				(_port (_internal CLKOP ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_out ))))
				(_port (_internal CLKOS ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_out ))))
				(_port (_internal CLKOK ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_out ))))
				(_port (_internal CLKINTFB ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_out ))))
				(_port (_internal LOCK ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_out ))))
			)
		)
	)
	(_instantiation scuba_vlo_inst 0 79 (_component vlo )
		(_port
			((Z)(scuba_vlo))
		)
		(_use (_entity machxo vlo)
		)
	)
	(_instantiation PLLCInst_0 0 82 (_component ehxpllc )
		(_generic
			((DUTY)((i 4)))
			((PHASEADJ)((i 0)))
			((DELAY_CNTL)(_string \"STATIC"\))
			((CLKOK_DIV)((i 2)))
			((FDEL)((i 0)))
			((CLKFB_DIV)((i 3)))
			((CLKOP_DIV)((i 8)))
			((CLKI_DIV)((i 1)))
		)
		(_port
			((CLKI)(CLK))
			((CLKFB)(CLKOP_t))
			((RST)(RESET))
			((DDAMODE)(scuba_vlo))
			((DDAIZR)(scuba_vlo))
			((DDAILAG)(scuba_vlo))
			((DDAIDEL0)(scuba_vlo))
			((DDAIDEL1)(scuba_vlo))
			((DDAIDEL2)(scuba_vlo))
			((CLKOP)(CLKOP_t))
			((CLKOS)(_open))
			((CLKOK)(_open))
			((CLKINTFB)(_open))
			((LOCK)(LOCK))
		)
		(_use (_entity machxo ehxpllc)
			(_generic
				((CLKI_DIV)((i 1)))
				((CLKFB_DIV)((i 3)))
				((CLKOP_DIV)((i 8)))
				((CLKOK_DIV)((i 2)))
				((PHASEADJ)((i 0)))
				((FDEL)((i 0)))
				((DUTY)((i 4)))
				((DELAY_CNTL)(_string \"STATIC"\))
			)
			(_port
				((clki)(CLKI))
				((clkfb)(CLKFB))
				((rst)(RST))
				((ddamode)(DDAMODE))
				((ddaizr)(DDAIZR))
				((ddailag)(DDAILAG))
				((ddaidel0)(DDAIDEL0))
				((ddaidel1)(DDAIDEL1))
				((ddaidel2)(DDAIDEL2))
				((clkos)(CLKOS))
				((clkop)(CLKOP))
				((clkok)(CLKOK))
				((lock)(LOCK))
				((clkintfb)(CLKINTFB))
			)
		)
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
		(_port (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
		(_port (_internal CLKOP ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_out ))))
		(_port (_internal LOCK ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_out ))))
		(_signal (_internal scuba_vlo ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ))))
		(_signal (_internal CLKOP_t ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_type (_internal ~STRING~13 0 37 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_process
			(line__94(_architecture 0 0 94 (_assignment (_simple)(_alias((CLKOP)(CLKOP_t)))(_target(2))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
	)
	(_model . Structure 1 -1
	)
)
I 000033 55 1120 0 structure_con
(_configuration VHDL (structure_con 0 99 (clockgen))
	(_version v63)
	(_time 1372407256129 2013.06.28 10:14:16)
	(_source (\./../../sourcecode/clockgen.vhd\))
	(_use (std(standard))(machxo(components))(ieee(std_logic_1164)))
	(_code e7e1b6b5e4b1b1f0e2e6f4bcb2)
	(_architecture Structure
		(_instantiation scuba_vlo_inst
			(_entity machxo vlo V
			)
		)
		(_instantiation PLLCInst_0
			(_entity machxo ehxpllc V
				(_generic
					((CLKI_DIV)(_code 0))
					((CLKFB_DIV)(_code 1))
					((CLKOP_DIV)(_code 2))
					((CLKOK_DIV)(_code 3))
					((PHASEADJ)(_code 4))
					((FDEL)(_code 5))
					((DUTY)(_code 6))
					((DELAY_CNTL)(_code 7))
				)
				(_port
					((clki)(CLKI))
					((clkfb)(CLKFB))
					((rst)(RST))
					((ddamode)(DDAMODE))
					((ddaizr)(DDAIZR))
					((ddailag)(DDAILAG))
					((ddaidel0)(DDAIDEL0))
					((ddaidel1)(DDAIDEL1))
					((ddaidel2)(DDAIDEL2))
					((clkos)(CLKOS))
					((clkop)(CLKOP))
					((clkok)(CLKOK))
					((lock)(LOCK))
					((clkintfb)(CLKINTFB))
				)
			)
		)
		(_model . Structure_CON__clockgen__Structure__code__0 8 -1
		)
	)
)
I 000051 55 1879          1372407256189 Behavioral
(_unit VHDL (earlypakettimer 0 25 (behavioral 0 33 ))
	(_version v63)
	(_time 1372407256190 2013.06.28 10:14:16)
	(_source (\./../../sourcecode/earlyPaketTimer.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 252273212173733375223c7e74)
	(_entity
		(_time 1372368067550)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in )(_event))))
		(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in ))))
		(_port (_internal ClearxSI ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal TimerExpiredxSO ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{20~downto~0}~13 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 20)(i 0))))))
		(_signal (_internal CountxDN ~STD_LOGIC_VECTOR{20~downto~0}~13 0 36 (_architecture (_uni ))))
		(_signal (_internal CountxDP ~STD_LOGIC_VECTOR{20~downto~0}~13 0 36 (_architecture (_uni ))))
		(_process
			(p_memless(_architecture 0 0 41 (_process (_simple)(_target(3)(4))(_sensitivity(2)(5)))))
			(p_memoryzing(_architecture 1 0 55 (_process (_target(5))(_sensitivity(0)(1)(4))(_dssslsensitivity 2))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 33686018 2 )
	)
	(_model . Behavioral 2 -1
	)
)
I 000051 55 1665          1372407256249 Behavioral
(_unit VHDL (eventbeforeoverflow 0 30 (behavioral 0 39 ))
	(_version v63)
	(_time 1372407256250 2013.06.28 10:14:16)
	(_source (\./../../sourcecode/EventBeforeOverflow.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 64633265663335723235703e37)
	(_entity
		(_time 1372368067881)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in )(_event))))
		(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal OverflowxDI ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal EventxDI ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal EventBeforeOverflowxDO ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
		(_type (_internal state 0 40 (_enum1 stidle stevent stoverflow (_to (i 0)(i 2)))))
		(_signal (_internal StatexDP state 0 42 (_architecture (_uni ))))
		(_signal (_internal StatexDN state 0 42 (_architecture (_uni ))))
		(_process
			(p_memless(_architecture 0 0 47 (_process (_simple)(_target(4)(6))(_sensitivity(2)(3)(5)))))
			(p_memorizing(_architecture 1 0 74 (_process (_target(5))(_sensitivity(0)(1)(6))(_dssslsensitivity 2))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Behavioral 2 -1
	)
)
I 000051 55 1935          1372407256309 Behavioral
(_unit VHDL (eventcounter 0 26 (behavioral 0 35 ))
	(_version v63)
	(_time 1372407256310 2013.06.28 10:14:16)
	(_source (\./../../sourcecode/eventCounter.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code a2a5f4f4a6f5f3b4f4a0b6f8f0)
	(_entity
		(_time 1372368068203)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal ClearxSI ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal IncrementxSI ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal OverflowxSO ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{8~downto~0}~13 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_signal (_internal CountxDP ~STD_LOGIC_VECTOR{8~downto~0}~13 0 37 (_architecture (_uni ))))
		(_signal (_internal CountxDN ~STD_LOGIC_VECTOR{8~downto~0}~13 0 37 (_architecture (_uni ))))
		(_process
			(p_memoryless(_architecture 0 0 41 (_process (_simple)(_target(4)(6))(_sensitivity(2)(3)(5)))))
			(p_memoryzing(_architecture 1 0 61 (_process (_target(5))(_sensitivity(0)(1)(6))(_dssslsensitivity 2))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33686018 2 )
		(33686018 33686018 2 )
		(33686018 33686018 2 )
	)
	(_model . Behavioral 2 -1
	)
)
I 000051 55 3232          1372407256368 Behavioral
(_unit VHDL (fifostatemachine 0 25 (behavioral 0 53 ))
	(_version v63)
	(_time 1372407256369 2013.06.28 10:14:16)
	(_source (\./../../sourcecode/fifoStatemachine.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code d1d68483d98683c780dfc28a84)
	(_entity
		(_time 1372368068503)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in )(_event))))
		(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in ))))
		(_port (_internal RunxSI ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal FifoTransactionxSO ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
		(_port (_internal FX2FifoInFullxSBI ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal FifoEmptyxSI ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
		(_port (_internal FifoReadxEO ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_out ))))
		(_port (_internal FX2FifoWritexEBO ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_out ))))
		(_port (_internal FX2FifoPktEndxSBO ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal FX2FifoAddressxDO ~STD_LOGIC_VECTOR{1~downto~0}~12 0 42 (_entity (_out ))))
		(_port (_internal IncEventCounterxSO ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_out ))))
		(_port (_internal ResetEventCounterxSO ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_out ))))
		(_port (_internal ResetEarlyPaketTimerxSO ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_out ))))
		(_port (_internal EarlyPaketTimerOverflowxSI ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_in ))))
		(_type (_internal state 0 54 (_enum1 stidle stearlypaket1 stsetupwrite1 stwrite (_to (i 0)(i 3)))))
		(_signal (_internal StatexDP state 0 57 (_architecture (_uni ))))
		(_signal (_internal StatexDN state 0 57 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR~13 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 1))))))
		(_constant (_internal EP2 ~STD_LOGIC_VECTOR~13 0 61 (_architecture (_string \"00"\))))
		(_type (_internal ~STD_LOGIC_VECTOR~131 0 62 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 1))))))
		(_constant (_internal EP6 ~STD_LOGIC_VECTOR~131 0 62 (_architecture (_string \"10"\))))
		(_process
			(p_memless(_architecture 0 0 68 (_process (_simple)(_target(3)(6)(7)(8)(9)(10)(11)(12)(15))(_sensitivity(2)(4)(5)(13)(14)))))
			(p_memoryzing(_architecture 1 0 127 (_process (_target(14))(_sensitivity(0)(1)(15))(_dssslsensitivity 2))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . Behavioral 2 -1
	)
)
I 000051 55 6993          1372407256425 Behavioral
(_unit VHDL (monitorstatemachine 0 25 (behavioral 0 68 ))
	(_version v63)
	(_time 1372407256426 2013.06.28 10:14:16)
	(_source (\./../../sourcecode/monitorStateMachine.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 0f080f090f580e1906090a0a49545c)
	(_entity
		(_time 1372368068804)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in )(_event))))
		(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in ))))
		(_port (_internal AERREQxSBI ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal AERACKxSBO ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
		(_port (_internal XxDI ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal UseLongAckxSI ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal FifoFullxSI ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in ))))
		(_port (_internal FifoWritexEO ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_out ))))
		(_port (_internal TimestampRegWritexEO ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_out ))))
		(_port (_internal AddressRegWritexEO ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal AddressTimestampSelectxSO ~STD_LOGIC_VECTOR{1~downto~0}~12 0 48 (_entity (_out ))))
		(_port (_internal ADCvalueReadyxSI ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_in ))))
		(_port (_internal ReadADCvaluexEO ~extieee.std_logic_1164.STD_LOGIC 0 52 (_entity (_out ))))
		(_port (_internal TimestampOverflowxSI ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_in ))))
		(_port (_internal TriggerxSI ~extieee.std_logic_1164.STD_LOGIC 0 58 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~122 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal AddressMSBxDO ~STD_LOGIC_VECTOR{1~downto~0}~122 0 61 (_entity (_out ))))
		(_port (_internal ResetTimestampxSBI ~extieee.std_logic_1164.STD_LOGIC 0 64 (_entity (_in ))))
		(_type (_internal state 0 69 (_enum1 stidle stwraddress stwrtime stwait stoverflow stresettimestamp stfifofull streqrelease stadc stadctime stwrtriggertime stwrtrigger (_to (i 0)(i 11)))))
		(_signal (_internal AERREQxSB ~extieee.std_logic_1164.STD_LOGIC 0 72 (_architecture (_uni ))))
		(_signal (_internal StatexDP state 0 75 (_architecture (_uni ))))
		(_signal (_internal StatexDN state 0 75 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 76 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal CountxDP ~STD_LOGIC_VECTOR{7~downto~0}~13 0 76 (_architecture (_uni ))))
		(_signal (_internal CountxDN ~STD_LOGIC_VECTOR{7~downto~0}~13 0 76 (_architecture (_uni ))))
		(_signal (_internal TriggerxDP ~extieee.std_logic_1164.STD_LOGIC 0 77 (_architecture (_uni ))))
		(_signal (_internal TriggerxDN ~extieee.std_logic_1164.STD_LOGIC 0 77 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 80 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal TimestampOverflowxDN ~STD_LOGIC_VECTOR{15~downto~0}~13 0 80 (_architecture (_uni ))))
		(_signal (_internal TimestampOverflowxDP ~STD_LOGIC_VECTOR{15~downto~0}~13 0 80 (_architecture (_uni ))))
		(_signal (_internal TimestampResetxDP ~extieee.std_logic_1164.STD_LOGIC 0 83 (_architecture (_uni ))))
		(_signal (_internal TimestampResetxDN ~extieee.std_logic_1164.STD_LOGIC 0 83 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 86 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal selectADC ~STD_LOGIC_VECTOR{1~downto~0}~13 0 86 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~132 0 87 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal selectaddress ~STD_LOGIC_VECTOR{1~downto~0}~132 0 87 (_architecture (_string \"01"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~134 0 88 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal selecttimestamp ~STD_LOGIC_VECTOR{1~downto~0}~134 0 88 (_architecture (_string \"00"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~136 0 89 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal selecttrigger ~STD_LOGIC_VECTOR{1~downto~0}~136 0 89 (_architecture (_string \"10"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~138 0 91 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal address ~STD_LOGIC_VECTOR{1~downto~0}~138 0 91 (_architecture (_string \"00"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1310 0 92 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal wrap ~STD_LOGIC_VECTOR{1~downto~0}~1310 0 92 (_architecture (_string \"10"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1312 0 93 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal timereset ~STD_LOGIC_VECTOR{1~downto~0}~1312 0 93 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 94 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal timestamp ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 94 (_architecture (_string \"01"\))))
		(_constant (_internal ackExtension ~extSTD.STANDARD.INTEGER 0 96 (_architecture ((i 5)))))
		(_process
			(line__99(_architecture 0 0 99 (_assignment (_simple)(_alias((AERREQxSB)(AERREQxSBI)))(_target(17))(_sensitivity(2)))))
			(p_memless(_architecture 1 0 102 (_process (_simple)(_target(3)(7)(8)(9)(10)(12)(15)(19)(21)(23)(24)(27))(_sensitivity(4)(5)(6)(11)(13)(14)(16)(17)(18)(20)(22)(25)(26)))))
			(p_memoryzing(_architecture 2 0 273 (_process (_target(18)(20)(22)(25)(26))(_sensitivity(0)(1)(19)(21)(23)(24)(27))(_dssslsensitivity 2))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_static
		(33686018 33686018 )
		(33686018 33686018 33686018 33686018 )
		(33686018 33686018 33686018 33686018 )
		(33686018 33686018 )
		(33686018 33686018 )
		(33686018 33686018 )
		(33686018 33686018 33686018 33686018 )
	)
	(_model . Behavioral 3 -1
	)
)
I 000051 55 4397          1372407256486 Behavioral
(_unit VHDL (synchronizerstatemachine 0 19 (behavioral 0 45 ))
	(_version v63)
	(_time 1372407256487 2013.06.28 10:14:16)
	(_source (\./../../sourcecode/synchronizerStateMachine.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 4e48194d12194f58181956151d)
	(_entity
		(_time 1372368069110)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_in )(_event))))
		(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_in ))))
		(_port (_internal RunxSI ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_in ))))
		(_port (_internal ConfigxSI ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
		(_port (_internal SyncInxABI ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal SyncOutxSBO ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_port (_internal TriggerxSO ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
		(_port (_internal HostResetTimestampxSI ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal ResetTimestampxSBO ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_out ))))
		(_port (_internal IncrementCounterxSO ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_out ))))
		(_type (_internal state 0 46 (_enum1 stidle sttriggerinhigh sttriggerinlow stresetslaves strunslave stslavewaitedge (_to (i 0)(i 5)))))
		(_signal (_internal StatexDP state 0 49 (_architecture (_uni ))))
		(_signal (_internal StatexDN state 0 49 (_architecture (_uni ))))
		(_signal (_internal SyncInxSB ~extieee.std_logic_1164.STD_LOGIC 0 52 (_architecture (_uni ))))
		(_signal (_internal SyncInxSBN ~extieee.std_logic_1164.STD_LOGIC 0 52 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~13 0 56 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_signal (_internal DividerxDN ~STD_LOGIC_VECTOR{6~downto~0}~13 0 56 (_architecture (_uni ))))
		(_signal (_internal DividerxDP ~STD_LOGIC_VECTOR{6~downto~0}~13 0 56 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~13 0 57 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_signal (_internal CounterxDN ~STD_LOGIC_VECTOR{13~downto~0}~13 0 57 (_architecture (_uni ))))
		(_signal (_internal CounterxDP ~STD_LOGIC_VECTOR{13~downto~0}~13 0 57 (_architecture (_uni ))))
		(_constant (_internal counterInc ~extSTD.STANDARD.INTEGER 0 63 (_process 0 ((i 89)))))
		(_constant (_internal squareWaveHighTime ~extSTD.STANDARD.INTEGER 0 64 (_process 0 ((i 50)))))
		(_constant (_internal squareWavePeriod ~extSTD.STANDARD.INTEGER 0 65 (_process 0 ((i 100)))))
		(_constant (_internal timeout ~extSTD.STANDARD.INTEGER 0 66 (_process 0 ((i 1000)))))
		(_constant (_internal resetSlavesTime ~extSTD.STANDARD.INTEGER 0 67 (_process 0 ((i 6000)))))
		(_process
			(p_memless(_architecture 0 0 62 (_process (_simple)(_target(5)(6)(8)(9)(11)(14)(16))(_sensitivity(2)(3)(4)(7)(10)(12)(15)(17)))))
			(p_mem(_architecture 1 0 223 (_process (_target(10)(15)(17))(_sensitivity(0)(1)(11)(14)(16))(_dssslsensitivity 2))))
			(synchronizer(_architecture 2 0 240 (_process (_target(12)(13))(_sensitivity(0)(4)(13))(_dssslsensitivity 1))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_static
		(33686018 131586 )
		(33686018 33686018 33686018 514 )
		(33686018 131586 )
		(33686018 33686018 33686018 514 )
		(33686018 131586 )
		(33686018 33686018 33686018 514 )
		(33686018 131586 )
		(33686018 33686018 33686018 514 )
		(33686018 131586 )
		(33686018 33686018 33686018 514 )
		(33686018 131586 )
		(33686018 33686018 33686018 514 )
		(33686018 131586 )
		(33686018 33686018 33686018 514 )
		(33686018 131586 )
		(33686018 33686018 33686018 514 )
		(33686018 131586 )
		(33686018 33686018 33686018 514 )
	)
	(_model . Behavioral 3 -1
	)
)
I 000051 55 2474          1372407256547 Behavioral
(_unit VHDL (timestampcounter 0 25 (behavioral 0 36 ))
	(_version v63)
	(_time 1372407256548 2013.06.28 10:14:16)
	(_source (\./../../sourcecode/timestampCounter.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 8c8adc82d6db8c9a8ad89fd7d9)
	(_entity
		(_time 1372368069416)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal IncrementxSI ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal OverflowxSO ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_port (_internal DataxDO ~STD_LOGIC_VECTOR{13~downto~0}~12 0 33 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{14~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 14)(i 0))))))
		(_signal (_internal CountxDP ~STD_LOGIC_VECTOR{14~downto~0}~13 0 38 (_architecture (_uni ))))
		(_signal (_internal CountxDN ~STD_LOGIC_VECTOR{14~downto~0}~13 0 38 (_architecture (_uni ))))
		(_signal (_internal MSbDelayedxDN ~extieee.std_logic_1164.STD_LOGIC 0 40 (_architecture (_uni ))))
		(_signal (_internal MSbDelayedxDP ~extieee.std_logic_1164.STD_LOGIC 0 40 (_architecture (_uni ))))
		(_process
			(line__44(_architecture 0 0 44 (_assignment (_simple)(_alias((DataxDO)(CountxDP(d_13_0))))(_target(4))(_sensitivity(5(d_13_0))))))
			(line__49(_architecture 1 0 49 (_assignment (_simple)(_target(3))(_sensitivity(5(14))(8)))))
			(p_memless(_architecture 2 0 52 (_process (_simple)(_target(6)(7))(_sensitivity(2)(5)))))
			(p_memoryzing(_architecture 3 0 65 (_process (_target(5)(8))(_sensitivity(0)(1)(6)(7))(_dssslsensitivity 2))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33686018 33686018 131586 )
	)
	(_model . Behavioral 4 -1
	)
)
I 000051 55 45572         1372407256843 Structural
(_unit VHDL (usbaer_top_level 0 26 (structural 0 102 ))
	(_version v63)
	(_time 1372407256844 2013.06.28 10:14:16)
	(_source (\./../../sourcecode/USBAER_top_level.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_code b4b2e4e1b3e3e2a2b5b0e0b3a6edb3)
	(_entity
		(_time 1372368069749)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(clockgen
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 136 (_entity (_in ))))
				(_port (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 137 (_entity (_in ))))
				(_port (_internal CLKOP ~extieee.std_logic_1164.STD_LOGIC 0 138 (_entity (_out ))))
				(_port (_internal LOCK ~extieee.std_logic_1164.STD_LOGIC 0 139 (_entity (_out ))))
			)
		)
		(shiftRegister
			(_object
				(_generic (_internal width ~extSTD.STANDARD.NATURAL 0 124 (_entity -1 )))
				(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 126 (_entity (_in ))))
				(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 127 (_entity (_in ))))
				(_port (_internal LatchxEI ~extieee.std_logic_1164.STD_LOGIC 0 128 (_entity (_in ))))
				(_port (_internal DxDI ~extieee.std_logic_1164.STD_LOGIC 0 129 (_entity (_in ))))
				(_port (_internal QxDO ~extieee.std_logic_1164.STD_LOGIC 0 130 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{width-1~downto~0}~13 0 131 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 52 )(i 0))))))
				(_port (_internal DataOutxDO ~STD_LOGIC_VECTOR{width-1~downto~0}~13 0 131 (_entity (_out ))))
			)
		)
		(AERfifo
			(_object
				(_port (_internal Data ~STD_LOGIC_VECTOR{15~downto~0}~1320 0 267 (_entity (_in ))))
				(_port (_internal WrClock ~extieee.std_logic_1164.STD_LOGIC 0 268 (_entity (_in ))))
				(_port (_internal RdClock ~extieee.std_logic_1164.STD_LOGIC 0 269 (_entity (_in ))))
				(_port (_internal WrEn ~extieee.std_logic_1164.STD_LOGIC 0 270 (_entity (_in ))))
				(_port (_internal RdEn ~extieee.std_logic_1164.STD_LOGIC 0 271 (_entity (_in ))))
				(_port (_internal Reset ~extieee.std_logic_1164.STD_LOGIC 0 272 (_entity (_in ))))
				(_port (_internal RPReset ~extieee.std_logic_1164.STD_LOGIC 0 273 (_entity (_in ))))
				(_port (_internal Q ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 274 (_entity (_out ))))
				(_port (_internal Empty ~extieee.std_logic_1164.STD_LOGIC 0 275 (_entity (_out ))))
				(_port (_internal Full ~extieee.std_logic_1164.STD_LOGIC 0 276 (_entity (_out ))))
				(_port (_internal AlmostEmpty ~extieee.std_logic_1164.STD_LOGIC 0 277 (_entity (_out ))))
				(_port (_internal AlmostFull ~extieee.std_logic_1164.STD_LOGIC 0 278 (_entity (_out ))))
			)
		)
		(wordRegister
			(_object
				(_generic (_internal width ~extSTD.STANDARD.NATURAL 0 230 (_entity -1 ((i 14)))))
				(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 232 (_entity (_in ))))
				(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 233 (_entity (_in ))))
				(_port (_internal WriteEnablexEI ~extieee.std_logic_1164.STD_LOGIC 0 234 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{width-1~downto~0}~1314 0 235 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 53 )(i 0))))))
				(_port (_internal DataInxDI ~STD_LOGIC_VECTOR{width-1~downto~0}~1314 0 235 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{width-1~downto~0}~1316 0 236 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 54 )(i 0))))))
				(_port (_internal DataOutxDO ~STD_LOGIC_VECTOR{width-1~downto~0}~1316 0 236 (_entity (_out ))))
			)
		)
		(earlyPaketTimer
			(_object
				(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 259 (_entity (_in ))))
				(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 260 (_entity (_in ))))
				(_port (_internal ClearxSI ~extieee.std_logic_1164.STD_LOGIC 0 261 (_entity (_in ))))
				(_port (_internal TimerExpiredxSO ~extieee.std_logic_1164.STD_LOGIC 0 262 (_entity (_out ))))
			)
		)
		(eventCounter
			(_object
				(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 241 (_entity (_in ))))
				(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 242 (_entity (_in ))))
				(_port (_internal ClearxSI ~extieee.std_logic_1164.STD_LOGIC 0 243 (_entity (_in ))))
				(_port (_internal IncrementxSI ~extieee.std_logic_1164.STD_LOGIC 0 244 (_entity (_in ))))
				(_port (_internal OverflowxSO ~extieee.std_logic_1164.STD_LOGIC 0 245 (_entity (_out ))))
			)
		)
		(timestampCounter
			(_object
				(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 250 (_entity (_in ))))
				(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 251 (_entity (_in ))))
				(_port (_internal IncrementxSI ~extieee.std_logic_1164.STD_LOGIC 0 252 (_entity (_in ))))
				(_port (_internal OverflowxSO ~extieee.std_logic_1164.STD_LOGIC 0 253 (_entity (_out ))))
				(_port (_internal DataxDO ~STD_LOGIC_VECTOR{13~downto~0}~1318 0 254 (_entity (_out ))))
			)
		)
		(synchronizerStateMachine
			(_object
				(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 154 (_entity (_in ))))
				(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 155 (_entity (_in ))))
				(_port (_internal RunxSI ~extieee.std_logic_1164.STD_LOGIC 0 156 (_entity (_in ))))
				(_port (_internal ConfigxSI ~extieee.std_logic_1164.STD_LOGIC 0 157 (_entity (_in ))))
				(_port (_internal SyncInxABI ~extieee.std_logic_1164.STD_LOGIC 0 158 (_entity (_in ))))
				(_port (_internal SyncOutxSBO ~extieee.std_logic_1164.STD_LOGIC 0 159 (_entity (_out ))))
				(_port (_internal TriggerxSO ~extieee.std_logic_1164.STD_LOGIC 0 160 (_entity (_out ))))
				(_port (_internal HostResetTimestampxSI ~extieee.std_logic_1164.STD_LOGIC 0 161 (_entity (_in ))))
				(_port (_internal ResetTimestampxSBO ~extieee.std_logic_1164.STD_LOGIC 0 162 (_entity (_out ))))
				(_port (_internal IncrementCounterxSO ~extieee.std_logic_1164.STD_LOGIC 0 163 (_entity (_out ))))
			)
		)
		(fifoStatemachine
			(_object
				(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 106 (_entity (_in ))))
				(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 107 (_entity (_in ))))
				(_port (_internal RunxSI ~extieee.std_logic_1164.STD_LOGIC 0 108 (_entity (_in ))))
				(_port (_internal FifoTransactionxSO ~extieee.std_logic_1164.STD_LOGIC 0 109 (_entity (_out ))))
				(_port (_internal FX2FifoInFullxSBI ~extieee.std_logic_1164.STD_LOGIC 0 110 (_entity (_in ))))
				(_port (_internal FifoEmptyxSI ~extieee.std_logic_1164.STD_LOGIC 0 111 (_entity (_in ))))
				(_port (_internal FifoReadxEO ~extieee.std_logic_1164.STD_LOGIC 0 112 (_entity (_out ))))
				(_port (_internal FX2FifoWritexEBO ~extieee.std_logic_1164.STD_LOGIC 0 113 (_entity (_out ))))
				(_port (_internal FX2FifoPktEndxSBO ~extieee.std_logic_1164.STD_LOGIC 0 114 (_entity (_out ))))
				(_port (_internal FX2FifoAddressxDO ~STD_LOGIC_VECTOR{1~downto~0}~13 0 115 (_entity (_out ))))
				(_port (_internal IncEventCounterxSO ~extieee.std_logic_1164.STD_LOGIC 0 116 (_entity (_out ))))
				(_port (_internal ResetEventCounterxSO ~extieee.std_logic_1164.STD_LOGIC 0 117 (_entity (_out ))))
				(_port (_internal ResetEarlyPaketTimerxSO ~extieee.std_logic_1164.STD_LOGIC 0 118 (_entity (_out ))))
				(_port (_internal EarlyPaketTimerOverflowxSI ~extieee.std_logic_1164.STD_LOGIC 0 119 (_entity (_in ))))
			)
		)
		(monitorStateMachine
			(_object
				(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 168 (_entity (_in ))))
				(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 169 (_entity (_in ))))
				(_port (_internal AERREQxSBI ~extieee.std_logic_1164.STD_LOGIC 0 170 (_entity (_in ))))
				(_port (_internal AERACKxSBO ~extieee.std_logic_1164.STD_LOGIC 0 171 (_entity (_out ))))
				(_port (_internal XxDI ~extieee.std_logic_1164.STD_LOGIC 0 172 (_entity (_in ))))
				(_port (_internal UseLongAckxSI ~extieee.std_logic_1164.STD_LOGIC 0 173 (_entity (_in ))))
				(_port (_internal FifoFullxSI ~extieee.std_logic_1164.STD_LOGIC 0 174 (_entity (_in ))))
				(_port (_internal FifoWritexEO ~extieee.std_logic_1164.STD_LOGIC 0 175 (_entity (_out ))))
				(_port (_internal TimestampRegWritexEO ~extieee.std_logic_1164.STD_LOGIC 0 176 (_entity (_out ))))
				(_port (_internal AddressRegWritexEO ~extieee.std_logic_1164.STD_LOGIC 0 177 (_entity (_out ))))
				(_port (_internal AddressTimestampSelectxSO ~STD_LOGIC_VECTOR{1~downto~0}~132 0 178 (_entity (_out ))))
				(_port (_internal ADCvalueReadyxSI ~extieee.std_logic_1164.STD_LOGIC 0 179 (_entity (_in ))))
				(_port (_internal ReadADCvaluexEO ~extieee.std_logic_1164.STD_LOGIC 0 180 (_entity (_out ))))
				(_port (_internal TimestampOverflowxSI ~extieee.std_logic_1164.STD_LOGIC 0 181 (_entity (_in ))))
				(_port (_internal TriggerxSI ~extieee.std_logic_1164.STD_LOGIC 0 182 (_entity (_in ))))
				(_port (_internal AddressMSBxDO ~STD_LOGIC_VECTOR{1~downto~0}~134 0 183 (_entity (_out ))))
				(_port (_internal ResetTimestampxSBI ~extieee.std_logic_1164.STD_LOGIC 0 184 (_entity (_in ))))
			)
		)
		(ADCStateMachine
			(_object
				(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 190 (_entity (_in ))))
				(_port (_internal ADCclockxCO ~extieee.std_logic_1164.STD_LOGIC 0 191 (_entity (_out ))))
				(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 192 (_entity (_in ))))
				(_port (_internal ADCwordxDI ~STD_LOGIC_VECTOR{9~downto~0}~13 0 193 (_entity (_in ))))
				(_port (_internal ADCoutxDO ~STD_LOGIC_VECTOR{13~downto~0}~13 0 194 (_entity (_out ))))
				(_port (_internal ADCoexEBO ~extieee.std_logic_1164.STD_LOGIC 0 195 (_entity (_out ))))
				(_port (_internal ADCstbyxEO ~extieee.std_logic_1164.STD_LOGIC 0 196 (_entity (_out ))))
				(_port (_internal ADCovrxSI ~extieee.std_logic_1164.STD_LOGIC 0 197 (_entity (_in ))))
				(_port (_internal RegisterWritexEO ~extieee.std_logic_1164.STD_LOGIC 0 198 (_entity (_out ))))
				(_port (_internal SRLatchxEI ~extieee.std_logic_1164.STD_LOGIC 0 199 (_entity (_in ))))
				(_port (_internal RunADCxSI ~extieee.std_logic_1164.STD_LOGIC 0 200 (_entity (_in ))))
				(_port (_internal ExposurexDI ~STD_LOGIC_VECTOR{15~downto~0}~13 0 201 (_entity (_in ))))
				(_port (_internal ColSettlexDI ~STD_LOGIC_VECTOR{15~downto~0}~136 0 202 (_entity (_in ))))
				(_port (_internal RowSettlexDI ~STD_LOGIC_VECTOR{15~downto~0}~138 0 203 (_entity (_in ))))
				(_port (_internal ResSettlexDI ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 204 (_entity (_in ))))
				(_port (_internal FramePeriodxDI ~STD_LOGIC_VECTOR{15~downto~0}~1312 0 205 (_entity (_in ))))
				(_port (_internal SBRet10xEI ~extieee.std_logic_1164.STD_LOGIC 0 206 (_entity (_in ))))
				(_port (_internal TestPixelxEI ~extieee.std_logic_1164.STD_LOGIC 0 207 (_entity (_in ))))
				(_port (_internal ExtTriggerxEI ~extieee.std_logic_1164.STD_LOGIC 0 208 (_entity (_in ))))
				(_port (_internal CDVSTestSRRowInxSO ~extieee.std_logic_1164.STD_LOGIC 0 209 (_entity (_out ))))
				(_port (_internal CDVSTestSRRowClockxSO ~extieee.std_logic_1164.STD_LOGIC 0 210 (_entity (_out ))))
				(_port (_internal CDVSTestSRColInxSO ~extieee.std_logic_1164.STD_LOGIC 0 211 (_entity (_out ))))
				(_port (_internal CDVSTestSRColClockxSO ~extieee.std_logic_1164.STD_LOGIC 0 212 (_entity (_out ))))
				(_port (_internal CDVSTestColMode0xSO ~extieee.std_logic_1164.STD_LOGIC 0 213 (_entity (_out ))))
				(_port (_internal CDVSTestColMode1xSO ~extieee.std_logic_1164.STD_LOGIC 0 214 (_entity (_out ))))
				(_port (_internal CDVSTestApsTxGatexSO ~extieee.std_logic_1164.STD_LOGIC 0 215 (_entity (_out ))))
				(_port (_internal ADCStateOutputLEDxSO ~extieee.std_logic_1164.STD_LOGIC 0 216 (_entity (_out ))))
			)
		)
		(ADCvalueReady
			(_object
				(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 221 (_entity (_in ))))
				(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 222 (_entity (_in ))))
				(_port (_internal RegisterWritexEI ~extieee.std_logic_1164.STD_LOGIC 0 223 (_entity (_in ))))
				(_port (_internal ReadValuexEI ~extieee.std_logic_1164.STD_LOGIC 0 224 (_entity (_in ))))
				(_port (_internal ValueReadyxSO ~extieee.std_logic_1164.STD_LOGIC 0 225 (_entity (_out ))))
			)
		)
		(cDVSResetStateMachine
			(_object
				(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 144 (_entity (_in ))))
				(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 145 (_entity (_in ))))
				(_port (_internal AERackxSBI ~extieee.std_logic_1164.STD_LOGIC 0 146 (_entity (_in ))))
				(_port (_internal RxcolGxSI ~extieee.std_logic_1164.STD_LOGIC 0 147 (_entity (_in ))))
				(_port (_internal cDVSresetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 148 (_entity (_in ))))
				(_port (_internal CDVSresetxRBO ~extieee.std_logic_1164.STD_LOGIC 0 149 (_entity (_out ))))
			)
		)
	)
	(_instantiation uClockGen 0 391 (_component clockgen )
		(_port
			((CLK)(IFClockxCI))
			((RESET)(ResetxR))
			((CLKOP)(ClockxC))
			((LOCK)(LockxS))
		)
		(_use (_entity . clockgen)
		)
	)
	(_instantiation shiftRegister_1 0 413 (_component shiftRegister )
		(_generic
			((width)((i 96)))
		)
		(_port
			((ClockxCI)(SRClockxC))
			((ResetxRBI)(ResetxRB))
			((LatchxEI)(SRLatchxE))
			((DxDI)(SRinxD))
			((QxDO)(SRoutxD))
			((DataOutxDO)(SRDataOutxD))
		)
		(_use (_entity . shiftRegister)
			(_generic
				((width)((i 96)))
			)
			(_port
				((ClockxCI)(ClockxCI))
				((ResetxRBI)(ResetxRBI))
				((LatchxEI)(LatchxEI))
				((DxDI)(DxDI))
				((QxDO)(QxDO))
				((DataOutxDO)(DataOutxDO))
			)
		)
	)
	(_instantiation uFifo 0 432 (_component AERfifo )
		(_port
			((Data)(FifoDataInxD))
			((WrClock)(ClockxC))
			((RdClock)(IfClockxC))
			((WrEn)(FifoWritexE))
			((RdEn)(FifoReadxE))
			((Reset)(ResetxR))
			((RPReset)(ResetxR))
			((Q)(FifoDataOutxD))
			((Empty)(FifoEmptyxS))
			((Full)(FifoFullxS))
			((AlmostEmpty)(FifoAlmostEmptyxS))
			((AlmostFull)(FifoAlmostFullxS))
		)
		(_use (_entity . AERfifo)
		)
	)
	(_instantiation uMonitorAddressRegister 0 449 (_component wordRegister )
		(_generic
			((width)((i 10)))
		)
		(_port
			((ClockxCI)(ClockxC))
			((ResetxRBI)(ResetxRB))
			((WriteEnablexEI)(AddressRegWritexE))
			((DataInxDI)(AERMonitorAddressxDI))
			((DataOutxDO)(AddressRegOutxD))
		)
		(_use (_entity . wordRegister)
			(_generic
				((width)((i 10)))
			)
			(_port
				((ClockxCI)(ClockxCI))
				((ResetxRBI)(ResetxRBI))
				((WriteEnablexEI)(WriteEnablexEI))
				((DataInxDI)(DataInxDI))
				((DataOutxDO)(DataOutxDO))
			)
		)
	)
	(_instantiation uMonitorTimestampRegister 0 459 (_component wordRegister )
		(_generic
			((width)((i 14)))
		)
		(_port
			((ClockxCI)(ClockxC))
			((ResetxRBI)(ResetxRB))
			((WriteEnablexEI)(TimestampRegWritexE))
			((DataInxDI)(ActualTimestampxD))
			((DataOutxDO)(MonitorTimestampxD))
		)
		(_use (_entity . wordRegister)
			(_generic
				((width)((i 14)))
			)
			(_port
				((ClockxCI)(ClockxCI))
				((ResetxRBI)(ResetxRBI))
				((WriteEnablexEI)(WriteEnablexEI))
				((DataInxDI)(DataInxDI))
				((DataOutxDO)(DataOutxDO))
			)
		)
	)
	(_instantiation uADCRegister 0 469 (_component wordRegister )
		(_generic
			((width)((i 14)))
		)
		(_port
			((ClockxCI)(IfClockxC))
			((ResetxRBI)(ResetxRB))
			((WriteEnablexEI)(ADCregWritexE))
			((DataInxDI)(ADCregInxD))
			((DataOutxDO)(ADCregOutxD))
		)
		(_use (_entity . wordRegister)
			(_generic
				((width)((i 14)))
			)
			(_port
				((ClockxCI)(ClockxCI))
				((ResetxRBI)(ResetxRBI))
				((WriteEnablexEI)(WriteEnablexEI))
				((DataInxDI)(DataInxDI))
				((DataOutxDO)(DataOutxDO))
			)
		)
	)
	(_instantiation uEarlyPaketTimer 0 481 (_component earlyPaketTimer )
		(_port
			((ClockxCI)(ClockxC))
			((ResetxRBI)(ResetxRB))
			((ClearxSI)(ResetEarlyPaketTimerxS))
			((TimerExpiredxSO)(EarlyPaketTimerOverflowxS))
		)
		(_use (_entity . earlyPaketTimer)
		)
	)
	(_instantiation uEventCounter 0 488 (_component eventCounter )
		(_port
			((ClockxCI)(ClockxC))
			((ResetxRBI)(ResetxRB))
			((ClearxSI)(ResetEventCounterxS))
			((IncrementxSI)(IncEventCounterxS))
			((OverflowxSO)(ECResetEarlyPaketTimerxS))
		)
		(_use (_entity . eventCounter)
		)
	)
	(_instantiation uTimestampCounter 0 496 (_component timestampCounter )
		(_port
			((ClockxCI)(ClockxC))
			((ResetxRBI)(CounterResetxRB))
			((IncrementxSI)(IncxS))
			((OverflowxSO)(TimestampOverflowxS))
			((DataxDO)(ActualTimestampxD))
		)
		(_use (_entity . timestampCounter)
		)
	)
	(_instantiation uSynchronizerStateMachine_1 0 504 (_component synchronizerStateMachine )
		(_port
			((ClockxCI)(ClockxC))
			((ResetxRBI)(ResetxRB))
			((RunxSI)(RunxS))
			((ConfigxSI)(TimestampMasterxS))
			((SyncInxABI)(SyncInxAB))
			((SyncOutxSBO)(SyncOutxSB))
			((TriggerxSO)(TriggerxS))
			((HostResetTimestampxSI)(HostResetTimestampxS))
			((ResetTimestampxSBO)(SynchronizerResetTimestampxSB))
			((IncrementCounterxSO)(IncxS))
		)
		(_use (_entity . synchronizerStateMachine)
		)
	)
	(_instantiation fifoStatemachine_1 0 519 (_component fifoStatemachine )
		(_port
			((ClockxCI)(IfClockxC))
			((ResetxRBI)(ResetxRB))
			((RunxSI)(RunxS))
			((FifoTransactionxSO)(FifoTransactionxS))
			((FX2FifoInFullxSBI)(FX2FifoInFullxSBI))
			((FifoEmptyxSI)(FifoEmptyxS))
			((FifoReadxEO)(FifoReadxE))
			((FX2FifoWritexEBO)(FX2FifoWritexEB))
			((FX2FifoPktEndxSBO)(FX2FifoPktEndxSB))
			((FX2FifoAddressxDO)(FX2FifoAddressxDO))
			((IncEventCounterxSO)(IncEventCounterxS))
			((ResetEventCounterxSO)(ResetEventCounterxS))
			((ResetEarlyPaketTimerxSO)(SMResetEarlyPaketTimerxS))
			((EarlyPaketTimerOverflowxSI)(EarlyPaketTimerOverflowxS))
		)
		(_use (_entity . fifoStatemachine)
		)
	)
	(_instantiation monitorStateMachine_1 0 536 (_component monitorStateMachine )
		(_port
			((ClockxCI)(ClockxC))
			((ResetxRBI)(ResetxRB))
			((AERREQxSBI)(AERREQxSB))
			((AERACKxSBO)(AERMonitorACKxSB))
			((XxDI)(AERMonitorAddressxDI(9)))
			((UseLongAckxSI)(UseLongAckxS))
			((FifoFullxSI)(FifoFullxS))
			((FifoWritexEO)(FifoWritexE))
			((TimestampRegWritexEO)(TimestampRegWritexE))
			((AddressRegWritexEO)(AddressRegWritexE))
			((AddressTimestampSelectxSO)(AddressTimestampSelectxS))
			((ADCvalueReadyxSI)(ADCvalueReadyxS))
			((ReadADCvaluexEO)(ReadADCvaluexE))
			((TimestampOverflowxSI)(TimestampOverflowxS))
			((TriggerxSI)(TriggerxS))
			((AddressMSBxDO)(AddressMSBxD))
			((ResetTimestampxSBI)(SynchronizerResetTimestampxSB))
		)
		(_use (_entity . monitorStateMachine)
		)
	)
	(_instantiation ADCStateMachine_1 0 556 (_component ADCStateMachine )
		(_port
			((ClockxCI)(IfClockxC))
			((ADCclockxCO)(ADCclockxC))
			((ResetxRBI)(ADCsmRstxE))
			((ADCwordxDI)(ADCwordxDI))
			((ADCoutxDO)(ADCdataxD))
			((ADCoexEBO)(ADCoexEB))
			((ADCstbyxEO)(ADCstbyxE))
			((ADCovrxSI)(ADCovrxS))
			((RegisterWritexEO)(ADCregWritexE))
			((SRLatchxEI)(SRLatchxE))
			((RunADCxSI)(RunADCxS))
			((ExposurexDI)(ExposurexD))
			((ColSettlexDI)(ColSettlexD))
			((RowSettlexDI)(RowSettlexD))
			((ResSettlexDI)(ResSettlexD))
			((FramePeriodxDI)(FramePeriodxD))
			((SBRet10xEI)(SBRet10xE))
			((TestPixelxEI)(TestPixelxE))
			((ExtTriggerxEI)(ExtTriggerxE))
			((CDVSTestSRRowInxSO)(CDVSTestSRRowInxS))
			((CDVSTestSRRowClockxSO)(CDVSTestSRRowClockxS))
			((CDVSTestSRColInxSO)(CDVSTestSRColInxS))
			((CDVSTestSRColClockxSO)(CDVSTestSRColClockxS))
			((CDVSTestColMode0xSO)(CDVSTestColMode0xS))
			((CDVSTestColMode1xSO)(CDVSTestColMode1xS))
			((CDVSTestApsTxGatexSO)(CDVSTestApsTxGatexS))
			((ADCStateOutputLEDxSO)(ADCStateOutputLEDxS))
		)
		(_use (_entity . ADCStateMachine)
			(_port
				((ClockxCI)(ClockxCI))
				((ADCclockxCO)(ADCclockxCO))
				((ResetxRBI)(ResetxRBI))
				((ADCwordxDI)(ADCwordxDI))
				((ADCoutxDO)(ADCoutxDO))
				((ADCstbyxEO)(ADCstbyxEO))
				((ADCoexEBO)(ADCoexEBO))
				((ADCovrxSI)(ADCovrxSI))
				((RegisterWritexEO)(RegisterWritexEO))
				((SRLatchxEI)(SRLatchxEI))
				((RunADCxSI)(RunADCxSI))
				((ExposurexDI)(ExposurexDI))
				((ColSettlexDI)(ColSettlexDI))
				((RowSettlexDI)(RowSettlexDI))
				((ResSettlexDI)(ResSettlexDI))
				((FramePeriodxDI)(FramePeriodxDI))
				((SBRet10xEI)(SBRet10xEI))
				((TestPixelxEI)(TestPixelxEI))
				((ExtTriggerxEI)(ExtTriggerxEI))
				((CDVSTestSRRowInxSO)(CDVSTestSRRowInxSO))
				((CDVSTestSRRowClockxSO)(CDVSTestSRRowClockxSO))
				((CDVSTestSRColInxSO)(CDVSTestSRColInxSO))
				((CDVSTestSRColClockxSO)(CDVSTestSRColClockxSO))
				((CDVSTestColMode0xSO)(CDVSTestColMode0xSO))
				((CDVSTestColMode1xSO)(CDVSTestColMode1xSO))
				((CDVSTestApsTxGatexSO)(CDVSTestApsTxGatexSO))
				((ADCStateOutputLEDxSO)(ADCStateOutputLEDxSO))
			)
		)
	)
	(_instantiation ADCvalueReady_1 0 590 (_component ADCvalueReady )
		(_port
			((ClockxCI)(ClockxC))
			((ResetxRBI)(ResetxRB))
			((RegisterWritexEI)(ADCregWritexE))
			((ReadValuexEI)(ReadADCvaluexE))
			((ValueReadyxSO)(ADCvalueReadyxS))
		)
		(_use (_entity . ADCvalueReady)
		)
	)
	(_instantiation cDVSResetStateMachine_1 0 598 (_component cDVSResetStateMachine )
		(_port
			((ClockxCI)(ClockxC))
			((ResetxRBI)(ResetxRB))
			((AERackxSBI)(AERREQxSB))
			((RxcolGxSI)(RxcolGxS))
			((cDVSresetxRBI)(PE3xSI))
			((CDVSresetxRBO)(CDVSTestPeriodicChipResetxRB))
		)
		(_use (_entity . cDVSResetStateMachine)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal FX2FifoDataxDIO ~STD_LOGIC_VECTOR{15~downto~0}~12 0 29 (_entity (_out ))))
		(_port (_internal FX2FifoInFullxSBI ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal FX2FifoWritexEBO ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_port (_internal FX2FifoReadxEBO ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
		(_port (_internal FX2FifoPktEndxSBO ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal FX2FifoAddressxDO ~STD_LOGIC_VECTOR{1~downto~0}~12 0 35 (_entity (_out ))))
		(_port (_internal IfClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_in ))))
		(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ))))
		(_port (_internal Sync1xABI ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_in ))))
		(_port (_internal SynchOutxSBO ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_out ))))
		(_port (_internal PC0xSIO ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_inout ))))
		(_port (_internal PC1xSIO ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_inout ))))
		(_port (_internal PC2xSIO ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_inout ))))
		(_port (_internal PC3xSIO ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_inout ))))
		(_port (_internal PA0xSIO ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_inout ))))
		(_port (_internal PA1xSIO ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_inout ))))
		(_port (_internal PA3xSIO ~extieee.std_logic_1164.STD_LOGIC 0 56 (_entity (_inout ))))
		(_port (_internal PA7xSIO ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_inout ))))
		(_port (_internal PE2xSI ~extieee.std_logic_1164.STD_LOGIC 0 59 (_entity (_in ))))
		(_port (_internal PE3xSI ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_in ))))
		(_port (_internal FXLEDxSI ~extieee.std_logic_1164.STD_LOGIC 0 62 (_entity (_in ))))
		(_port (_internal ADCclockxCO ~extieee.std_logic_1164.STD_LOGIC 0 65 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~12 0 66 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_port (_internal ADCwordxDI ~STD_LOGIC_VECTOR{9~downto~0}~12 0 66 (_entity (_in ))))
		(_port (_internal ADCoexEBO ~extieee.std_logic_1164.STD_LOGIC 0 68 (_entity (_out ))))
		(_port (_internal ADCstbyxEO ~extieee.std_logic_1164.STD_LOGIC 0 69 (_entity (_out ))))
		(_port (_internal ADCovrxSI ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_in ))))
		(_port (_internal CDVSTestSRRowClockxSO ~extieee.std_logic_1164.STD_LOGIC 0 72 (_entity (_out ))))
		(_port (_internal CDVSTestSRColClockxSO ~extieee.std_logic_1164.STD_LOGIC 0 73 (_entity (_out ))))
		(_port (_internal CDVSTestSRRowInxSO ~extieee.std_logic_1164.STD_LOGIC 0 74 (_entity (_out ))))
		(_port (_internal CDVSTestSRColInxSO ~extieee.std_logic_1164.STD_LOGIC 0 75 (_entity (_out ))))
		(_port (_internal CDVSTestBiasEnablexEO ~extieee.std_logic_1164.STD_LOGIC 0 77 (_entity (_out ))))
		(_port (_internal CDVSTestChipResetxRBO ~extieee.std_logic_1164.STD_LOGIC 0 78 (_entity (_out ))))
		(_port (_internal CDVSTestColMode0xSO ~extieee.std_logic_1164.STD_LOGIC 0 80 (_entity (_out ))))
		(_port (_internal CDVSTestColMode1xSO ~extieee.std_logic_1164.STD_LOGIC 0 81 (_entity (_out ))))
		(_port (_internal CDVSTestBiasDiagSelxSO ~extieee.std_logic_1164.STD_LOGIC 0 83 (_entity (_out ))))
		(_port (_internal CDVSTestBiasBitOutxSI ~extieee.std_logic_1164.STD_LOGIC 0 84 (_entity (_in ))))
		(_port (_internal CDVSTestApsTxGatexSO ~extieee.std_logic_1164.STD_LOGIC 0 86 (_entity (_out ))))
		(_port (_internal LED1xSO ~extieee.std_logic_1164.STD_LOGIC 0 89 (_entity (_out ))))
		(_port (_internal LED2xSO ~extieee.std_logic_1164.STD_LOGIC 0 90 (_entity (_out ))))
		(_port (_internal LED3xSO ~extieee.std_logic_1164.STD_LOGIC 0 91 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 93 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal DebugxSIO ~STD_LOGIC_VECTOR{15~downto~0}~122 0 93 (_entity (_inout ))))
		(_port (_internal AERMonitorREQxABI ~extieee.std_logic_1164.STD_LOGIC 0 96 (_entity (_in ))))
		(_port (_internal AERMonitorACKxSBO ~extieee.std_logic_1164.STD_LOGIC 0 97 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~124 0 98 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_port (_internal AERMonitorAddressxDI ~STD_LOGIC_VECTOR{9~downto~0}~124 0 98 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 115 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~132 0 178 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~134 0 183 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~13 0 193 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~13 0 194 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 201 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~136 0 202 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~138 0 203 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 204 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1312 0 205 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~1318 0 254 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1320 0 267 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 274 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~1324 0 285 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_signal (_internal MonitorTimestampxD ~STD_LOGIC_VECTOR{13~downto~0}~1324 0 285 (_architecture (_uni ))))
		(_signal (_internal ActualTimestampxD ~STD_LOGIC_VECTOR{13~downto~0}~1324 0 286 (_architecture (_uni ))))
		(_signal (_internal TimestampRegWritexE ~extieee.std_logic_1164.STD_LOGIC 0 289 (_architecture (_uni ))))
		(_signal (_internal SyncInxAB ~extieee.std_logic_1164.STD_LOGIC 0 291 (_architecture (_uni ))))
		(_signal (_internal AERREQxSB ~extieee.std_logic_1164.STD_LOGIC 0 293 (_architecture (_uni ))))
		(_signal (_internal AERReqSyncxSBN ~extieee.std_logic_1164.STD_LOGIC 0 293 (_architecture (_uni ))))
		(_signal (_internal AERMonitorACKxSB ~extieee.std_logic_1164.STD_LOGIC 0 295 (_architecture (_uni ))))
		(_signal (_internal UseLongAckxS ~extieee.std_logic_1164.STD_LOGIC 0 296 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1326 0 299 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal AddressTimestampSelectxS ~STD_LOGIC_VECTOR{1~downto~0}~1326 0 299 (_architecture (_uni ))))
		(_signal (_internal IncEventCounterxS ~extieee.std_logic_1164.STD_LOGIC 0 305 (_architecture (_uni ))))
		(_signal (_internal ResetEventCounterxS ~extieee.std_logic_1164.STD_LOGIC 0 306 (_architecture (_uni ))))
		(_signal (_internal ResetEarlyPaketTimerxS ~extieee.std_logic_1164.STD_LOGIC 0 307 (_architecture (_uni ))))
		(_signal (_internal EarlyPaketTimerOverflowxS ~extieee.std_logic_1164.STD_LOGIC 0 308 (_architecture (_uni ))))
		(_signal (_internal SMResetEarlyPaketTimerxS ~extieee.std_logic_1164.STD_LOGIC 0 309 (_architecture (_uni ))))
		(_signal (_internal ECResetEarlyPaketTimerxS ~extieee.std_logic_1164.STD_LOGIC 0 310 (_architecture (_uni ))))
		(_signal (_internal ClockxC ~extieee.std_logic_1164.STD_LOGIC 0 313 (_architecture (_uni )(_event))))
		(_signal (_internal IfClockxC ~extieee.std_logic_1164.STD_LOGIC 0 313 (_architecture (_uni ))))
		(_signal (_internal ResetxRB ~extieee.std_logic_1164.STD_LOGIC 0 314 (_architecture (_uni ))))
		(_signal (_internal ResetxR ~extieee.std_logic_1164.STD_LOGIC 0 314 (_architecture (_uni ))))
		(_signal (_internal RunxS ~extieee.std_logic_1164.STD_LOGIC 0 315 (_architecture (_uni ))))
		(_signal (_internal CounterResetxRB ~extieee.std_logic_1164.STD_LOGIC 0 316 (_architecture (_uni ))))
		(_signal (_internal SynchronizerResetTimestampxSB ~extieee.std_logic_1164.STD_LOGIC 0 317 (_architecture (_uni ))))
		(_signal (_internal CDVSTestChipResetxRB ~extieee.std_logic_1164.STD_LOGIC 0 318 (_internal (_uni ))))
		(_signal (_internal CDVSTestPeriodicChipResetxRB ~extieee.std_logic_1164.STD_LOGIC 0 319 (_architecture (_uni ))))
		(_signal (_internal RxcolGxS ~extieee.std_logic_1164.STD_LOGIC 0 320 (_architecture (_uni ))))
		(_signal (_internal TimestampOverflowxS ~extieee.std_logic_1164.STD_LOGIC 0 323 (_architecture (_uni ))))
		(_signal (_internal AddressMSBxD ~STD_LOGIC_VECTOR{1~downto~0}~1326 0 324 (_architecture (_uni ))))
		(_signal (_internal TimestampMasterxS ~extieee.std_logic_1164.STD_LOGIC 0 325 (_architecture (_uni ))))
		(_signal (_internal FifoTransactionxS ~extieee.std_logic_1164.STD_LOGIC 0 328 (_architecture (_uni ))))
		(_signal (_internal FX2FifoWritexEB ~extieee.std_logic_1164.STD_LOGIC 0 329 (_architecture (_uni ))))
		(_signal (_internal FX2FifoPktEndxSB ~extieee.std_logic_1164.STD_LOGIC 0 330 (_architecture (_uni ))))
		(_signal (_internal SyncOutxSB ~extieee.std_logic_1164.STD_LOGIC 0 331 (_architecture (_uni ))))
		(_signal (_internal HostResetTimestampxS ~extieee.std_logic_1164.STD_LOGIC 0 332 (_architecture (_uni ))))
		(_signal (_internal TriggerxS ~extieee.std_logic_1164.STD_LOGIC 0 334 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~1328 0 336 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_signal (_internal AddressRegOutxD ~STD_LOGIC_VECTOR{9~downto~0}~1328 0 336 (_architecture (_uni ))))
		(_signal (_internal AddressRegWritexE ~extieee.std_logic_1164.STD_LOGIC 0 337 (_architecture (_uni ))))
		(_signal (_internal AddressRegOut8xD ~extieee.std_logic_1164.STD_LOGIC 0 338 (_architecture (_uni ))))
		(_signal (_internal IncxS ~extieee.std_logic_1164.STD_LOGIC 0 341 (_architecture (_uni ))))
		(_signal (_internal ReadADCvaluexE ~extieee.std_logic_1164.STD_LOGIC 0 344 (_architecture (_uni ))))
		(_signal (_internal ADCvalueReadyxS ~extieee.std_logic_1164.STD_LOGIC 0 344 (_architecture (_uni ))))
		(_signal (_internal ADCregInxD ~STD_LOGIC_VECTOR{13~downto~0}~1324 0 345 (_architecture (_uni ))))
		(_signal (_internal ADCregOutxD ~STD_LOGIC_VECTOR{13~downto~0}~1324 0 346 (_architecture (_uni ))))
		(_signal (_internal ADCregWritexE ~extieee.std_logic_1164.STD_LOGIC 0 347 (_architecture (_uni ))))
		(_signal (_internal ADCdataxD ~STD_LOGIC_VECTOR{13~downto~0}~1324 0 348 (_architecture (_uni ))))
		(_signal (_internal SBRet10xE ~extieee.std_logic_1164.STD_LOGIC 0 349 (_architecture (_uni ))))
		(_signal (_internal ADCsmRstxE ~extieee.std_logic_1164.STD_LOGIC 0 351 (_architecture (_uni ))))
		(_signal (_internal ADCclockxC ~extieee.std_logic_1164.STD_LOGIC 0 352 (_architecture (_uni ))))
		(_signal (_internal ADCoexEB ~extieee.std_logic_1164.STD_LOGIC 0 353 (_architecture (_uni ))))
		(_signal (_internal ADCstbyxE ~extieee.std_logic_1164.STD_LOGIC 0 354 (_architecture (_uni ))))
		(_signal (_internal ADCovrxS ~extieee.std_logic_1164.STD_LOGIC 0 355 (_architecture (_uni ))))
		(_signal (_internal CDVSTestSRRowClockxS ~extieee.std_logic_1164.STD_LOGIC 0 356 (_architecture (_uni ))))
		(_signal (_internal CDVSTestSRRowInxS ~extieee.std_logic_1164.STD_LOGIC 0 356 (_architecture (_uni ))))
		(_signal (_internal CDVSTestSRColClockxS ~extieee.std_logic_1164.STD_LOGIC 0 357 (_architecture (_uni ))))
		(_signal (_internal CDVSTestSRColInxS ~extieee.std_logic_1164.STD_LOGIC 0 357 (_architecture (_uni ))))
		(_signal (_internal CDVSTestColMode0xS ~extieee.std_logic_1164.STD_LOGIC 0 358 (_architecture (_uni ))))
		(_signal (_internal CDVSTestColMode1xS ~extieee.std_logic_1164.STD_LOGIC 0 358 (_architecture (_uni ))))
		(_signal (_internal CDVSTestApsTxGatexS ~extieee.std_logic_1164.STD_LOGIC 0 359 (_architecture (_uni ))))
		(_signal (_internal ExtTriggerxE ~extieee.std_logic_1164.STD_LOGIC 0 360 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{95~downto~0}~13 0 362 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 95)(i 0))))))
		(_signal (_internal SRDataOutxD ~STD_LOGIC_VECTOR{95~downto~0}~13 0 362 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1330 0 364 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal ExposurexD ~STD_LOGIC_VECTOR{15~downto~0}~1330 0 364 (_architecture (_uni ))))
		(_signal (_internal ColSettlexD ~STD_LOGIC_VECTOR{15~downto~0}~1330 0 364 (_architecture (_uni ))))
		(_signal (_internal RowSettlexD ~STD_LOGIC_VECTOR{15~downto~0}~1330 0 364 (_architecture (_uni ))))
		(_signal (_internal ResSettlexD ~STD_LOGIC_VECTOR{15~downto~0}~1330 0 364 (_architecture (_uni ))))
		(_signal (_internal FramePeriodxD ~STD_LOGIC_VECTOR{15~downto~0}~1330 0 365 (_architecture (_uni ))))
		(_signal (_internal TestPixelxE ~extieee.std_logic_1164.STD_LOGIC 0 366 (_architecture (_uni ))))
		(_signal (_internal SRoutxD ~extieee.std_logic_1164.STD_LOGIC 0 368 (_architecture (_uni ))))
		(_signal (_internal SRinxD ~extieee.std_logic_1164.STD_LOGIC 0 368 (_architecture (_uni ))))
		(_signal (_internal SRLatchxE ~extieee.std_logic_1164.STD_LOGIC 0 368 (_architecture (_uni ))))
		(_signal (_internal SRClockxC ~extieee.std_logic_1164.STD_LOGIC 0 368 (_architecture (_uni ))))
		(_signal (_internal RunADCxS ~extieee.std_logic_1164.STD_LOGIC 0 369 (_architecture (_uni ))))
		(_signal (_internal ADCStateOutputLEDxS ~extieee.std_logic_1164.STD_LOGIC 0 371 (_architecture (_uni ))))
		(_signal (_internal LockxS ~extieee.std_logic_1164.STD_LOGIC 0 374 (_architecture (_uni ))))
		(_signal (_internal FifoDataInxD ~STD_LOGIC_VECTOR{15~downto~0}~1330 0 377 (_architecture (_uni ))))
		(_signal (_internal FifoDataOutxD ~STD_LOGIC_VECTOR{15~downto~0}~1330 0 377 (_architecture (_uni ))))
		(_signal (_internal FifoWritexE ~extieee.std_logic_1164.STD_LOGIC 0 378 (_architecture (_uni ))))
		(_signal (_internal FifoReadxE ~extieee.std_logic_1164.STD_LOGIC 0 378 (_architecture (_uni ))))
		(_signal (_internal FifoEmptyxS ~extieee.std_logic_1164.STD_LOGIC 0 379 (_architecture (_uni ))))
		(_signal (_internal FifoAlmostEmptyxS ~extieee.std_logic_1164.STD_LOGIC 0 379 (_architecture (_uni ))))
		(_signal (_internal FifoFullxS ~extieee.std_logic_1164.STD_LOGIC 0 379 (_architecture (_uni ))))
		(_signal (_internal FifoAlmostFullxS ~extieee.std_logic_1164.STD_LOGIC 0 379 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1332 0 382 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal selectADC ~STD_LOGIC_VECTOR{1~downto~0}~1332 0 382 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1334 0 383 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal selectaddress ~STD_LOGIC_VECTOR{1~downto~0}~1334 0 383 (_architecture (_string \"01"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1336 0 384 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal selecttimestamp ~STD_LOGIC_VECTOR{1~downto~0}~1336 0 384 (_architecture (_string \"00"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1338 0 385 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal selecttrigger ~STD_LOGIC_VECTOR{1~downto~0}~1338 0 385 (_architecture (_string \"10"\))))
		(_process
			(line__388(_architecture 0 0 388 (_assignment (_simple)(_alias((IfClockxC)(IfClockxCI)))(_target(60))(_sensitivity(6)))))
			(line__389(_architecture 1 0 389 (_assignment (_simple)(_alias((ADCclockxCO)(ADCclockxC)))(_target(21))(_sensitivity(90)))))
			(line__402(_architecture 2 0 402 (_assignment (_simple)(_alias((CDVSTestBiasDiagSelxSO)(PA0xSIO)))(_target(34))(_sensitivity(14)))))
			(line__405(_architecture 3 0 405 (_assignment (_simple)(_alias((ResetxRB)(ResetxRBI)))(_target(61))(_sensitivity(7)))))
			(line__406(_architecture 4 0 406 (_assignment (_simple)(_target(62))(_sensitivity(7)))))
			(line__407(_architecture 5 0 407 (_assignment (_simple)(_alias((CounterResetxRB)(SynchronizerResetTimestampxSB)))(_target(64))(_sensitivity(65)))))
			(line__409(_architecture 6 0 409 (_assignment (_simple)(_alias((FX2FifoReadxEBO)(_string \"1"\)))(_target(3)))))
			(line__411(_architecture 7 0 411 (_assignment (_simple)(_alias((SyncInxAB)(Sync1xABI)))(_target(47))(_sensitivity(8)))))
			(line__424(_architecture 8 0 424 (_assignment (_simple)(_alias((ExposurexD)(SRDataOutxD(d_15_0))))(_target(103))(_sensitivity(102(d_15_0))))))
			(line__425(_architecture 9 0 425 (_assignment (_simple)(_alias((ColSettlexD)(SRDataOutxD(d_31_16))))(_target(104))(_sensitivity(102(d_31_16))))))
			(line__426(_architecture 10 0 426 (_assignment (_simple)(_alias((RowSettlexD)(SRDataOutxD(d_47_32))))(_target(105))(_sensitivity(102(d_47_32))))))
			(line__427(_architecture 11 0 427 (_assignment (_simple)(_alias((ResSettlexD)(SRDataOutxD(d_63_48))))(_target(106))(_sensitivity(102(d_63_48))))))
			(line__428(_architecture 12 0 428 (_assignment (_simple)(_alias((FramePeriodxD)(SRDataOutxD(d_79_64))))(_target(107))(_sensitivity(102(d_79_64))))))
			(line__429(_architecture 13 0 429 (_assignment (_simple)(_alias((TestPixelxE)(SRDataOutxD(94))))(_target(108))(_sensitivity(102(94))))))
			(line__430(_architecture 14 0 430 (_assignment (_simple)(_alias((SBRet10xE)(SRDataOutxD(95))))(_target(88))(_sensitivity(102(95))))))
			(line__447(_architecture 15 0 447 (_assignment (_simple)(_alias((FX2FifoDataxDIO)(FifoDataOutxD)))(_target(0))(_sensitivity(117)))))
			(line__479(_architecture 16 0 479 (_assignment (_simple)(_alias((ADCregInxD)(ADCdataxD)))(_target(84))(_sensitivity(87)))))
			(line__517(_architecture 17 0 517 (_assignment (_simple)(_alias((TimestampMasterxS)(_string \"1"\)))(_target(71)))))
			(line__587(_architecture 18 0 587 (_assignment (_simple)(_alias((ADCovrxS)(ADCovrxSI)))(_target(93))(_sensitivity(25)))))
			(line__588(_architecture 19 0 588 (_assignment (_simple)(_target(89))(_sensitivity(61)(63)))))
			(line__607(_architecture 20 0 607 (_assignment (_simple)(_alias((SynchOutxSBO)(SyncOutxSB)))(_target(9))(_sensitivity(75)))))
			(line__608(_architecture 21 0 608 (_assignment (_simple)(_alias((FX2FifoPktEndxSBO)(FX2FifoPktEndxSB)))(_target(4))(_sensitivity(74)))))
			(line__609(_architecture 22 0 609 (_assignment (_simple)(_alias((FX2FifoWritexEBO)(FX2FifoWritexEB)))(_target(2))(_sensitivity(73)))))
			(line__610(_architecture 23 0 610 (_assignment (_simple)(_alias((AERMonitorACKxSBO)(AERMonitorACKxSB)))(_target(42))(_sensitivity(50)))))
			(line__613(_architecture 24 0 613 (_assignment (_simple)(_target(55))(_sensitivity(57)(58)))))
			(line__617(_architecture 25 0 617 (_assignment (_simple)(_target(80))(_sensitivity(78(9))(78(8))))))
			(line__624(_architecture 26 0 624 (_assignment (_simple)(_target(116))(_sensitivity(44)(52)(70)(78(d_7_0))(78(9))(80)(85)))))
			(line__631(_architecture 27 0 631 (_assignment (_simple)(_alias((LED1xSO)(CDVSTestChipResetxRB)))(_target(37))(_sensitivity(19)))))
			(line__632(_architecture 28 0 632 (_assignment (_simple)(_alias((LED2xSO)(RunxS)))(_target(38))(_sensitivity(63)))))
			(line__633(_architecture 29 0 633 (_assignment (_simple)(_alias((LED3xSO)(ADCStateOutputLEDxS)))(_target(39))(_sensitivity(114)))))
			(line__636(_architecture 30 0 636 (_assignment (_simple)(_alias((CDVSTestChipResetxRBO)(CDVSTestChipResetxRB)))(_target(31))(_sensitivity(19)))))
			(line__642(_architecture 31 0 642 (_assignment (_simple)(_target(30))(_sensitivity(18)))))
			(line__644(_architecture 32 0 644 (_assignment (_simple)(_alias((HostResetTimestampxS)(PA7xSIO)))(_target(76))(_sensitivity(17)))))
			(line__645(_architecture 33 0 645 (_assignment (_simple)(_alias((RunxS)(PA3xSIO)))(_target(63))(_sensitivity(16)))))
			(line__646(_architecture 34 0 646 (_assignment (_simple)(_alias((ExtTriggerxE)(PA1xSIO)))(_target(101))(_sensitivity(15)))))
			(line__648(_architecture 35 0 648 (_assignment (_simple)(_alias((RunADCxS)(PC0xSIO)))(_target(113))(_sensitivity(10)))))
			(line__649(_architecture 36 0 649 (_assignment (_simple)(_alias((SRClockxC)(PC1xSIO)))(_target(112))(_sensitivity(11)))))
			(line__650(_architecture 37 0 650 (_assignment (_simple)(_alias((SRLatchxE)(PC2xSIO)))(_target(111))(_sensitivity(12)))))
			(line__651(_architecture 38 0 651 (_assignment (_simple)(_alias((SRinxD)(PC3xSIO)))(_target(110))(_sensitivity(13)))))
			(line__653(_architecture 39 0 653 (_assignment (_simple)(_alias((CDVSTestSRColClockxSO)(CDVSTestSRColClockxS)))(_target(27))(_sensitivity(96)))))
			(line__654(_architecture 40 0 654 (_assignment (_simple)(_alias((CDVSTestSRRowClockxSO)(CDVSTestSRRowClockxS)))(_target(26))(_sensitivity(94)))))
			(line__655(_architecture 41 0 655 (_assignment (_simple)(_alias((CDVSTestSRColInxSO)(CDVSTestSRColInxS)))(_target(29))(_sensitivity(97)))))
			(line__656(_architecture 42 0 656 (_assignment (_simple)(_alias((CDVSTestSRRowInxSO)(CDVSTestSRRowInxS)))(_target(28))(_sensitivity(95)))))
			(line__658(_architecture 43 0 658 (_assignment (_simple)(_alias((CDVSTestColMode0xSO)(CDVSTestColMode0xS)))(_target(32))(_sensitivity(98)))))
			(line__659(_architecture 44 0 659 (_assignment (_simple)(_alias((CDVSTestColMode1xSO)(CDVSTestColMode1xS)))(_target(33))(_sensitivity(99)))))
			(line__661(_architecture 45 0 661 (_assignment (_simple)(_alias((CDVSTestApsTxGatexSO)(CDVSTestApsTxGatexS)))(_target(36))(_sensitivity(100)))))
			(line__663(_architecture 46 0 663 (_assignment (_simple)(_alias((ADCstbyxEO)(ADCstbyxE)))(_target(24))(_sensitivity(92)))))
			(line__664(_architecture 47 0 664 (_assignment (_simple)(_alias((ADCoexEBO)(ADCoexEB)))(_target(23))(_sensitivity(91)))))
			(line__667(_architecture 48 0 667 (_assignment (_simple)(_alias((RxcolGxS)(_string \"0"\)))(_target(68)))))
			(line__668(_architecture 49 0 668 (_assignment (_simple)(_alias((UseLongAckxS)(_string \"0"\)))(_target(51)))))
			(line__674(_architecture 50 0 674 (_assignment (_simple)(_alias((DebugxSIO(0))(ADCStateOutputLEDxS)))(_target(40(0)))(_sensitivity(114)))))
			(synchronizer(_architecture 51 0 680 (_process (_target(48)(49))(_sensitivity(59)(41)(49))(_dssslsensitivity 1))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
	)
	(_static
		(514 )
		(33686274 33686018 33686018 514 )
	)
	(_model . Structural 55 -1
	)
)
I 000051 55 1674          1372407256913 Behavioral
(_unit VHDL (adcvalueready 0 25 (behavioral 0 36 ))
	(_version v63)
	(_time 1372407256914 2013.06.28 10:14:16)
	(_source (\./../../sourcecode/ADCvalueReady.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code f3f4a7a3f4a4a4e4f1fde2a9f1)
	(_entity
		(_time 1372368070373)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in )(_event))))
		(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in ))))
		(_port (_internal RegisterWritexEI ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal ReadValuexEI ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal ValueReadyxSO ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
		(_type (_internal state 0 37 (_enum1 stidle stadcvalueready stread stadcvalueready2 (_to (i 0)(i 3)))))
		(_signal (_internal StatexDP state 0 40 (_architecture (_uni ))))
		(_signal (_internal StatexDN state 0 40 (_architecture (_uni ))))
		(_process
			(p_memless(_architecture 0 0 44 (_process (_simple)(_target(4)(6))(_sensitivity(2)(3)(5)))))
			(p_memoryzing(_architecture 1 0 78 (_process (_target(5))(_sensitivity(0)(1)(6))(_dssslsensitivity 2))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Behavioral 2 -1
	)
)
I 000051 55 2661          1372407256970 Behavioral
(_unit VHDL (cdvsresetstatemachine 0 25 (behavioral 0 37 ))
	(_version v63)
	(_time 1372407256971 2013.06.28 10:14:16)
	(_source (\./../../sourcecode/cDVSResetStateMachine.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 31366434346763263430236b65)
	(_entity
		(_time 1372368070692)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in )(_event))))
		(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in ))))
		(_port (_internal AERackxSBI ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal RxcolGxSI ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal cDVSresetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal CDVSresetxRBO ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ))))
		(_type (_internal state 0 38 (_enum1 stidle stevent stresetcdvs (_to (i 0)(i 2)))))
		(_signal (_internal StatexDP state 0 42 (_architecture (_uni ))))
		(_signal (_internal StatexDN state 0 42 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{18~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 18)(i 0))))))
		(_signal (_internal CountxDP ~STD_LOGIC_VECTOR{18~downto~0}~13 0 45 (_architecture (_uni ))))
		(_signal (_internal CountxDN ~STD_LOGIC_VECTOR{18~downto~0}~13 0 45 (_architecture (_uni ))))
		(_constant (_internal waitTime ~extSTD.STANDARD.INTEGER 0 47 (_architecture ((i 30)))))
		(_constant (_internal idleTime ~extSTD.STANDARD.INTEGER 0 48 (_architecture ((i 200000)))))
		(_process
			(p_memless(_architecture 0 0 53 (_process (_simple)(_target(7)(9)(5))(_sensitivity(6)(8)(2)(4)))))
			(p_memoryzing(_architecture 1 0 105 (_process (_target(6)(8))(_sensitivity(0)(1)(7)(9))(_dssslsensitivity 2))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_static
		(33686018 33686018 33686018 33686018 131586 )
		(33686018 33686018 33686018 33686018 131586 )
		(33686018 33686018 33686018 33686018 131586 )
		(33686018 33686018 33686018 33686018 131586 )
	)
	(_model . Behavioral 2 -1
	)
)
I 000051 55 2362          1372407257028 Behavioral
(_unit VHDL (shiftregister 0 30 (behavioral 0 42 ))
	(_version v63)
	(_time 1372407257029 2013.06.28 10:14:17)
	(_source (\./../../sourcecode/shiftRegister.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 7076257178272d667572642b23)
	(_entity
		(_time 1372368071005)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_generic (_internal width ~extSTD.STANDARD.NATURAL 0 32 \32\ (_entity ((i 32)))))
		(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in )(_event))))
		(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal LatchxEI ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in )(_event))))
		(_port (_internal DxDI ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ))))
		(_port (_internal QxDO ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{width-1~downto~0}~12 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal DataOutxDO ~STD_LOGIC_VECTOR{width-1~downto~0}~12 0 39 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{width-1~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_signal (_internal StatexD ~STD_LOGIC_VECTOR{width-1~downto~0}~13 0 45 (_architecture (_uni ))))
		(_process
			(p_latch(_architecture 0 0 50 (_process (_target(5))(_sensitivity(1)(2)(6))(_dssslsensitivity 2))))
			(line__60(_architecture 1 0 60 (_assignment (_simple)(_target(4))(_sensitivity(6(_index 5)))(_read(6(_index 6))))))
			(p_memorizing(_architecture 2 0 63 (_process (_simple)(_target(6(0))(6(_range 7))(6))(_sensitivity(0)(1))(_read(3)(6(_range 8))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . Behavioral 9 -1
	)
)
I 000052 55 11668         1372407257094 Behavioural
(_unit VHDL (adcstatemachine_tb 0 20 (behavioural 0 23 ))
	(_version v63)
	(_time 1372407257095 2013.06.28 10:14:17)
	(_source (\./../../ADCStateMachine_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code aea9f9f9fff9f9b9a5a1baf4fe)
	(_entity
		(_time 1372368071331)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(ADCStateMachine
			(_object
				(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
				(_port (_internal ADCclockxCO ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_out ))))
				(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
				(_port (_internal ADCwordxDI ~STD_LOGIC_VECTOR{9~downto~0}~13 0 30 (_entity (_in ))))
				(_port (_internal ADCoutxDO ~STD_LOGIC_VECTOR{13~downto~0}~13 0 31 (_entity (_out ))))
				(_port (_internal ADCstbyxEO ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
				(_port (_internal ADCoexEBO ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ))))
				(_port (_internal ADCovrxSI ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
				(_port (_internal RegisterWritexEO ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
				(_port (_internal SRLatchxEI ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
				(_port (_internal RunADCxSI ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ))))
				(_port (_internal ExposurexDI ~STD_LOGIC_VECTOR{15~downto~0}~13 0 38 (_entity (_in ))))
				(_port (_internal ColSettlexDI ~STD_LOGIC_VECTOR{15~downto~0}~132 0 39 (_entity (_in ))))
				(_port (_internal RowSettlexDI ~STD_LOGIC_VECTOR{15~downto~0}~134 0 40 (_entity (_in ))))
				(_port (_internal ResSettlexDI ~STD_LOGIC_VECTOR{15~downto~0}~136 0 41 (_entity (_in ))))
				(_port (_internal FramePeriodxDI ~STD_LOGIC_VECTOR{15~downto~0}~138 0 42 (_entity (_in ))))
				(_port (_internal SBRet10xEI ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ))))
				(_port (_internal TestPixelxEI ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_in ))))
				(_port (_internal ExtTriggerxEI ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_in ))))
				(_port (_internal CDVSTestSRRowInxSO ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_out ))))
				(_port (_internal CDVSTestSRRowClockxSO ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_out ))))
				(_port (_internal CDVSTestSRColInxSO ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_out ))))
				(_port (_internal CDVSTestSRColClockxSO ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_out ))))
				(_port (_internal CDVSTestColMode0xSO ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_out ))))
				(_port (_internal CDVSTestColMode1xSO ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_out ))))
				(_port (_internal CDVSTestApsTxGatexSO ~extieee.std_logic_1164.STD_LOGIC 0 52 (_entity (_out ))))
				(_port (_internal ADCStateOutputLEDxSO ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_out ))))
			)
		)
	)
	(_instantiation ADCStateMachine_1 0 120 (_component ADCStateMachine )
		(_port
			((ClockxCI)(IfClockxC))
			((ADCclockxCO)(ADCclockxC))
			((ResetxRBI)(ResetxRB))
			((ADCwordxDI)(ADCwordxD))
			((ADCoutxDO)(ADCdataxD))
			((ADCstbyxEO)(ADCstbyxE))
			((ADCoexEBO)(ADCoexEB))
			((ADCovrxSI)(ADCovrxS))
			((RegisterWritexEO)(RegisterWritexE))
			((SRLatchxEI)(SRLatchxE))
			((RunADCxSI)(RunADCxS))
			((ExposurexDI)(ExposurexD))
			((ColSettlexDI)(ColSettlexD))
			((RowSettlexDI)(RowSettlexD))
			((ResSettlexDI)(ResSettlexD))
			((FramePeriodxDI)(FramePeriodxD))
			((SBRet10xEI)(SBRet10xE))
			((TestPixelxEI)(TestpixelxE))
			((ExtTriggerxEI)(ExtTriggerxE))
			((CDVSTestSRRowInxSO)(CDVSTestSRRowInxS))
			((CDVSTestSRRowClockxSO)(CDVSTestSRRowClockxS))
			((CDVSTestSRColInxSO)(CDVSTestSRColInxS))
			((CDVSTestSRColClockxSO)(CDVSTestSRColClockxS))
			((CDVSTestColMode0xSO)(CDVSTestColMode0xS))
			((CDVSTestColMode1xSO)(CDVSTestColMode1xS))
			((CDVSTestApsTxGatexSO)(CDVSTestApsTxGatexS))
			((ADCStateOutputLEDxSO)(ADCStateOutputLEDxS))
		)
		(_use (_entity . ADCStateMachine)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~13 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~13 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~132 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~134 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~136 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~138 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal IfClockxC ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ))))
		(_signal (_internal ADCclockxC ~extieee.std_logic_1164.STD_LOGIC 0 57 (_architecture (_uni ))))
		(_signal (_internal ResetxRB ~extieee.std_logic_1164.STD_LOGIC 0 58 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_signal (_internal ADCwordxD ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 59 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~1312 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_signal (_internal ADCdataxD ~STD_LOGIC_VECTOR{13~downto~0}~1312 0 60 (_architecture (_uni ))))
		(_signal (_internal ADCoexEB ~extieee.std_logic_1164.STD_LOGIC 0 61 (_architecture (_uni ))))
		(_signal (_internal ADCstbyxE ~extieee.std_logic_1164.STD_LOGIC 0 62 (_architecture (_uni ))))
		(_signal (_internal ADCovrxS ~extieee.std_logic_1164.STD_LOGIC 0 63 (_architecture (_uni ))))
		(_signal (_internal RegisterWritexE ~extieee.std_logic_1164.STD_LOGIC 0 64 (_architecture (_uni ))))
		(_signal (_internal SRLatchxE ~extieee.std_logic_1164.STD_LOGIC 0 65 (_architecture (_uni ))))
		(_signal (_internal RunADCxS ~extieee.std_logic_1164.STD_LOGIC 0 66 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 67 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal ExposurexD ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 67 (_architecture (_uni ))))
		(_signal (_internal ColSettlexD ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 68 (_architecture (_uni ))))
		(_signal (_internal RowSettlexD ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 69 (_architecture (_uni ))))
		(_signal (_internal ResSettlexD ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 70 (_architecture (_uni ))))
		(_signal (_internal FramePeriodxD ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 71 (_architecture (_uni ))))
		(_signal (_internal TestPixelxE ~extieee.std_logic_1164.STD_LOGIC 0 72 (_architecture (_uni ))))
		(_signal (_internal SBRet10xE ~extieee.std_logic_1164.STD_LOGIC 0 73 (_architecture (_uni ))))
		(_signal (_internal ExtTriggerxE ~extieee.std_logic_1164.STD_LOGIC 0 74 (_architecture (_uni ))))
		(_signal (_internal CDVSTestSRRowInxS ~extieee.std_logic_1164.STD_LOGIC 0 75 (_architecture (_uni ))))
		(_signal (_internal CDVSTestSRRowClockxS ~extieee.std_logic_1164.STD_LOGIC 0 76 (_architecture (_uni ))))
		(_signal (_internal CDVSTestSRColInxS ~extieee.std_logic_1164.STD_LOGIC 0 77 (_architecture (_uni ))))
		(_signal (_internal CDVSTestSRColClockxS ~extieee.std_logic_1164.STD_LOGIC 0 78 (_architecture (_uni ))))
		(_signal (_internal CDVSTestColMode0xS ~extieee.std_logic_1164.STD_LOGIC 0 79 (_architecture (_uni ))))
		(_signal (_internal CDVSTestColMode1xS ~extieee.std_logic_1164.STD_LOGIC 0 80 (_architecture (_uni ))))
		(_signal (_internal CDVSTestApsTxGatexS ~extieee.std_logic_1164.STD_LOGIC 0 81 (_architecture (_uni ))))
		(_signal (_internal ADCStateOutputLEDxS ~extieee.std_logic_1164.STD_LOGIC 0 82 (_architecture (_uni ))))
		(_constant (_internal Tpw_clk ~extSTD.STANDARD.TIME 0 84 (_architecture ((ns 4634391661857464543)))))
		(_process
			(clock_gen(_architecture 0 0 88 (_process (_wait_for)(_target(0)))))
			(line__94(_architecture 1 0 94 (_assignment (_simple)(_alias((ADCclockxC)(_string \"0"\)))(_target(1)))))
			(line__95(_architecture 2 0 95 (_assignment (_simple)(_target(2)))))
			(line__96(_architecture 3 0 96 (_assignment (_simple)(_target(3)))))
			(line__97(_architecture 4 0 97 (_assignment (_simple)(_target(4)))))
			(line__98(_architecture 5 0 98 (_assignment (_simple)(_alias((ADCoexEB)(_string \"0"\)))(_target(5)))))
			(line__99(_architecture 6 0 99 (_assignment (_simple)(_alias((ADCstbyxE)(_string \"0"\)))(_target(6)))))
			(line__100(_architecture 7 0 100 (_assignment (_simple)(_alias((RegisterWritexE)(_string \"0"\)))(_target(8)))))
			(line__101(_architecture 8 0 101 (_assignment (_simple)(_target(9)))))
			(line__102(_architecture 9 0 102 (_assignment (_simple)(_target(10)))))
			(line__103(_architecture 10 0 103 (_assignment (_simple)(_target(11)))))
			(line__104(_architecture 11 0 104 (_assignment (_simple)(_target(12)))))
			(line__105(_architecture 12 0 105 (_assignment (_simple)(_target(13)))))
			(line__106(_architecture 13 0 106 (_assignment (_simple)(_target(14)))))
			(line__107(_architecture 14 0 107 (_assignment (_simple)(_target(15)))))
			(line__108(_architecture 15 0 108 (_assignment (_simple)(_alias((TestPixelxE)(_string \"0"\)))(_target(16)))))
			(line__109(_architecture 16 0 109 (_assignment (_simple)(_alias((SBRet10xE)(_string \"0"\)))(_target(17)))))
			(line__110(_architecture 17 0 110 (_assignment (_simple)(_alias((ExtTriggerxE)(_string \"0"\)))(_target(18)))))
			(line__111(_architecture 18 0 111 (_assignment (_simple)(_alias((CDVSTestSRRowInxS)(_string \"0"\)))(_target(19)))))
			(line__112(_architecture 19 0 112 (_assignment (_simple)(_alias((CDVSTestSRRowClockxS)(_string \"0"\)))(_target(20)))))
			(line__113(_architecture 20 0 113 (_assignment (_simple)(_alias((CDVSTestSRColInxS)(_string \"0"\)))(_target(21)))))
			(line__114(_architecture 21 0 114 (_assignment (_simple)(_alias((CDVSTestSRColClockxS)(_string \"0"\)))(_target(22)))))
			(line__115(_architecture 22 0 115 (_assignment (_simple)(_alias((CDVSTestColMode0xS)(_string \"0"\)))(_target(23)))))
			(line__116(_architecture 23 0 116 (_assignment (_simple)(_alias((CDVSTestColMode1xS)(_string \"0"\)))(_target(24)))))
			(line__117(_architecture 24 0 117 (_assignment (_simple)(_alias((CDVSTestApsTxGatexS)(_string \"0"\)))(_target(25)))))
			(line__118(_architecture 25 0 118 (_assignment (_simple)(_alias((ADCStateOutputLEDxS)(_string \"0"\)))(_target(26)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
	(_static
		(33686274 50463491 771 )
		(67372036 67372036 67372036 1028 )
		(33686018 33686018 33686018 33686274 )
		(33686018 33686018 33686018 33751554 )
		(33686018 33686018 33686018 33686019 )
	)
	(_model . Behavioural 26 -1
	)
)
I 000051 55 13481         1372407257285 Behavioral
(_unit VHDL (adcstatemachine 0 25 (behavioral 0 57 ))
	(_version v63)
	(_time 1372407257286 2013.06.28 10:14:17)
	(_source (\./../../sourcecode/ADCStateMachine.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 696d6869643e3e7e6a6f3f6978323c)
	(_entity
		(_time 1372368071665)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in ))))
		(_port (_internal ADCclockxCO ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_out ))))
		(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_port (_internal ADCwordxDI ~STD_LOGIC_VECTOR{9~downto~0}~12 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_port (_internal ADCoutxDO ~STD_LOGIC_VECTOR{13~downto~0}~12 0 32 (_entity (_out ))))
		(_port (_internal ADCstbyxEO ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ))))
		(_port (_internal ADCoexEBO ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ))))
		(_port (_internal ADCovrxSI ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal RegisterWritexEO ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
		(_port (_internal SRLatchxEI ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ))))
		(_port (_internal RunADCxSI ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal ExposurexDI ~STD_LOGIC_VECTOR{15~downto~0}~12 0 39 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal ColSettlexDI ~STD_LOGIC_VECTOR{15~downto~0}~122 0 40 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~124 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal RowSettlexDI ~STD_LOGIC_VECTOR{15~downto~0}~124 0 41 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~126 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal ResSettlexDI ~STD_LOGIC_VECTOR{15~downto~0}~126 0 42 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~128 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal FramePeriodxDI ~STD_LOGIC_VECTOR{15~downto~0}~128 0 43 (_entity (_in ))))
		(_port (_internal SBRet10xEI ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_in ))))
		(_port (_internal TestPixelxEI ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_in ))))
		(_port (_internal ExtTriggerxEI ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_in ))))
		(_port (_internal CDVSTestSRRowInxSO ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_out ))))
		(_port (_internal CDVSTestSRRowClockxSO ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_out ))))
		(_port (_internal CDVSTestSRColInxSO ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_out ))))
		(_port (_internal CDVSTestSRColClockxSO ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_out ))))
		(_port (_internal CDVSTestColMode0xSO ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_out ))))
		(_port (_internal CDVSTestColMode1xSO ~extieee.std_logic_1164.STD_LOGIC 0 52 (_entity (_out ))))
		(_port (_internal CDVSTestApsTxGatexSO ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_out ))))
		(_port (_internal ADCStateOutputLEDxSO ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_out ))))
		(_type (_internal ColState 0 58 (_enum1 stidle streset streleasereset streadreset stcountreset stnextreset stintegrate ststopintegrate streadsignal stcountsignal stnextsignal stwaitframe stresett stinitat streadresett stinitbt streadsignalt stwaitt (_to (i 0)(i 17)))))
		(_type (_internal RowState 0 59 (_enum1 stidle stfeedrow stinit stread stwrite strowdone stcolumndone stcolsettle (_to (i 0)(i 7)))))
		(_signal (_internal ResetxRB ~extieee.std_logic_1164.STD_LOGIC 0 61 (_architecture (_uni ))))
		(_signal (_internal StateColxDP ColState 0 64 (_architecture (_uni ))))
		(_signal (_internal StateColxDN ColState 0 64 (_architecture (_uni ))))
		(_signal (_internal StateRowxDP RowState 0 65 (_architecture (_uni ))))
		(_signal (_internal StateRowxDN RowState 0 65 (_architecture (_uni ))))
		(_signal (_internal ADCwordWritexE ~extieee.std_logic_1164.STD_LOGIC 0 66 (_architecture (_uni ))))
		(_signal (_internal ClockxC ~extieee.std_logic_1164.STD_LOGIC 0 67 (_architecture (_uni )(_event))))
		(_signal (_internal StateClockxC ~extieee.std_logic_1164.STD_LOGIC 0 68 (_architecture (_uni )(_event))))
		(_signal (_internal CDVSTestSRRowInxS ~extieee.std_logic_1164.STD_LOGIC 0 71 (_architecture (_uni ))))
		(_signal (_internal CDVSTestSRRowClockxS ~extieee.std_logic_1164.STD_LOGIC 0 71 (_architecture (_uni ))))
		(_signal (_internal CDVSTestSRColInxS ~extieee.std_logic_1164.STD_LOGIC 0 71 (_architecture (_uni ))))
		(_signal (_internal CDVSTestSRColClockxS ~extieee.std_logic_1164.STD_LOGIC 0 71 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 76 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal ADCoutMSBxS ~STD_LOGIC_VECTOR{3~downto~0}~13 0 76 (_architecture (_uni ))))
		(_signal (_internal StartPixelxS ~extieee.std_logic_1164.STD_LOGIC 0 77 (_internal (_uni ))))
		(_signal (_internal StartColxSN ~extieee.std_logic_1164.STD_LOGIC 0 78 (_architecture (_uni ))))
		(_signal (_internal StartColxSP ~extieee.std_logic_1164.STD_LOGIC 0 78 (_architecture (_uni ))))
		(_signal (_internal StartRowxSN ~extieee.std_logic_1164.STD_LOGIC 0 79 (_architecture (_uni ))))
		(_signal (_internal StartRowxSP ~extieee.std_logic_1164.STD_LOGIC 0 79 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{32~downto~0}~13 0 82 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 32)(i 0))))))
		(_signal (_internal DividerColxDP ~STD_LOGIC_VECTOR{32~downto~0}~13 0 82 (_architecture (_uni ))))
		(_signal (_internal DividerColxDN ~STD_LOGIC_VECTOR{32~downto~0}~13 0 82 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{16~downto~0}~13 0 83 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 16)(i 0))))))
		(_signal (_internal DividerRowxDP ~STD_LOGIC_VECTOR{16~downto~0}~13 0 83 (_architecture (_uni ))))
		(_signal (_internal DividerRowxDN ~STD_LOGIC_VECTOR{16~downto~0}~13 0 83 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{25~downto~0}~13 0 84 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 25)(i 0))))))
		(_signal (_internal ExposureTxD ~STD_LOGIC_VECTOR{25~downto~0}~13 0 84 (_architecture (_uni ))))
		(_signal (_internal FramePeriodxD ~STD_LOGIC_VECTOR{25~downto~0}~13 0 85 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 87 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal CountRowxDN ~STD_LOGIC_VECTOR{7~downto~0}~13 0 87 (_architecture (_uni ))))
		(_signal (_internal CountRowxDP ~STD_LOGIC_VECTOR{7~downto~0}~13 0 87 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~13 0 88 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_signal (_internal CountColxDN ~STD_LOGIC_VECTOR{17~downto~0}~13 0 88 (_architecture (_uni ))))
		(_signal (_internal CountColxDP ~STD_LOGIC_VECTOR{17~downto~0}~13 0 88 (_architecture (_uni ))))
		(_signal (_internal DoReadxS ~extieee.std_logic_1164.STD_LOGIC 0 89 (_architecture (_uni ))))
		(_signal (_internal ReadDonexS ~extieee.std_logic_1164.STD_LOGIC 0 89 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 90 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal ReadCyclexS ~STD_LOGIC_VECTOR{1~downto~0}~13 0 90 (_architecture (_uni ))))
		(_signal (_internal ColModexD ~STD_LOGIC_VECTOR{1~downto~0}~13 0 91 (_architecture (_uni ))))
		(_signal (_internal TxGatexE ~extieee.std_logic_1164.STD_LOGIC 0 92 (_architecture (_uni ))))
		(_constant (_internal SizeX ~extSTD.STANDARD.INTEGER 0 96 (_architecture ((i 240)))))
		(_constant (_internal SizeY ~extSTD.STANDARD.INTEGER 0 97 (_architecture ((i 180)))))
		(_process
			(line__101(_architecture 0 0 101 (_assignment (_simple)(_target(27))(_sensitivity(2)(18)))))
			(line__103(_architecture 1 0 103 (_assignment (_simple)(_alias((ClockxC)(ClockxCI)))(_target(33))(_sensitivity(0)))))
			(line__104(_architecture 2 0 104 (_assignment (_simple)(_alias((StateClockxC)(ClockxC)))(_target(34))(_sensitivity(33)))))
			(line__105(_architecture 3 0 105 (_assignment (_simple)(_target(1))(_sensitivity(33)))))
			(line__107(_architecture 4 0 107 (_assignment (_simple)(_alias((CDVSTestSRRowInxSO)(CDVSTestSRRowInxS)))(_target(19))(_sensitivity(35)))))
			(line__108(_architecture 5 0 108 (_assignment (_simple)(_alias((CDVSTestSRColInxSO)(CDVSTestSRColInxS)))(_target(21))(_sensitivity(37)))))
			(line__111(_architecture 6 0 111 (_assignment (_simple)(_alias((ADCoutxDO)(ADCoutMSBxS(d_3_0))(ADCwordxDI(d_9_0))))(_target(4))(_sensitivity(39(d_3_0))(3(d_9_0))))))
			(line__112(_architecture 7 0 112 (_assignment (_simple)(_target(39))(_sensitivity(42)(44)(57)))))
			(line__113(_architecture 8 0 113 (_assignment (_simple)(_alias((ADCstbyxEO)(_string \"0"\)))(_target(5)))))
			(line__114(_architecture 9 0 114 (_assignment (_simple)(_alias((ADCoexEBO)(_string \"0"\)))(_target(6)))))
			(line__116(_architecture 10 0 116 (_assignment (_simple)(_alias((CDVSTestColMode0xSO)(ColModexD(0))))(_target(23))(_sensitivity(58(0))))))
			(line__117(_architecture 11 0 117 (_assignment (_simple)(_target(24))(_sensitivity(58(1))(17)(18)))))
			(line__121(_architecture 12 0 121 (_assignment (_simple)(_alias((ADCStateOutputLEDxSO)(TestPixelxEI)))(_target(26))(_sensitivity(17)))))
			(line__123(_architecture 13 0 123 (_assignment (_simple)(_target(50))(_sensitivity(15)))))
			(line__124(_architecture 14 0 124 (_assignment (_simple)(_target(49))(_sensitivity(11)))))
			(line__126(_architecture 15 0 126 (_assignment (_simple)(_alias((CDVSTestApsTxGatexSO)(TxGatexE)))(_target(25))(_sensitivity(59)))))
			(p_col(_architecture 16 0 129 (_process (_simple)(_target(29)(37)(38)(41)(46)(53)(55)(57)(58)(59))(_sensitivity(28)(42)(45)(50)(54)(56)(10)(11)(14)(17))(_read(49)(12)(13)))))
			(p_row(_architecture 17 0 320 (_process (_simple)(_target(31)(32)(35)(36)(43)(48)(51)(56)(8))(_sensitivity(28)(30)(47)(52)(54)(55)(57)(11)(12)(13)))))
			(p_memoryzing(_architecture 18 0 405 (_process (_target(28)(30)(42)(44)(45)(47)(52)(54))(_sensitivity(27)(34)(29)(31)(41)(43)(46)(48)(51)(53))(_dssslsensitivity 2))))
			(p_clock_chip(_architecture 19 0 442 (_process (_target(20)(22))(_sensitivity(27)(33)(36)(38))(_dssslsensitivity 2))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_static
		(33686018 33686018 770 )
		(514 )
		(771 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 514 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 514 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 2 )
		(770 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 2 )
		(515 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 )
		(33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 514 )
		(33686018 33686018 )
	)
	(_model . Behavioral 20 -1
	)
)
I 000051 55 2368          1372412671617 Behavioral
(_unit VHDL (wordregister 0 30 (behavioral 0 41 ))
	(_version v63)
	(_time 1372412671618 2013.06.28 11:44:31)
	(_source (\./../../sourcecode/wordRegister.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 2f7a7d2b2f797939282a3d757b)
	(_entity
		(_time 1372368066647)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_generic (_internal width ~extSTD.STANDARD.NATURAL 0 32 \14\ (_entity ((i 14)))))
		(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in )(_event))))
		(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal WriteEnablexEI ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{width-1~downto~0}~12 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
		(_port (_internal DataInxDI ~STD_LOGIC_VECTOR{width-1~downto~0}~12 0 37 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{width-1~downto~0}~122 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal DataOutxDO ~STD_LOGIC_VECTOR{width-1~downto~0}~122 0 38 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{width-1~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_signal (_internal StatexDP ~STD_LOGIC_VECTOR{width-1~downto~0}~13 0 44 (_architecture (_uni ))))
		(_signal (_internal StatexDN ~STD_LOGIC_VECTOR{width-1~downto~0}~13 0 44 (_architecture (_uni ))))
		(_process
			(p_memless(_architecture 0 0 49 (_process (_simple)(_target(6)(4))(_sensitivity(5)(2)(3)))))
			(p_memorizing(_architecture 1 0 61 (_process (_target(5))(_sensitivity(0)(1)(6))(_dssslsensitivity 2))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . Behavioral 5 -1
	)
)
I 000050 55 19399         1372412671699 Structure
(_unit VHDL (aerfifo 0 14 (structure 0 30 ))
	(_version v63)
	(_time 1372412671700 2013.06.28 11:44:31)
	(_source (\./../../sourcecode/AERfifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(machxo(components)))
	(_code 7d29297c2c2b2b6b282e64272a)
	(_entity
		(_time 1372368066962)
		(_use (std(standard))(ieee(std_logic_1164))(machxo(components)))
	)
	(_component
		(fifo8ka
			(_object
				(_generic (_internal FULLPOINTER1 ~STD_LOGIC_VECTOR{13~downto~0}~13 0 47 (_entity -1 )))
				(_generic (_internal FULLPOINTER ~STD_LOGIC_VECTOR{13~downto~0}~132 0 48 (_entity -1 )))
				(_generic (_internal AFPOINTER1 ~STD_LOGIC_VECTOR{13~downto~0}~134 0 49 (_entity -1 )))
				(_generic (_internal AEPOINTER1 ~STD_LOGIC_VECTOR{13~downto~0}~136 0 50 (_entity -1 )))
				(_generic (_internal AFPOINTER ~STD_LOGIC_VECTOR{13~downto~0}~138 0 51 (_entity -1 )))
				(_generic (_internal AEPOINTER ~STD_LOGIC_VECTOR{13~downto~0}~1310 0 52 (_entity -1 )))
				(_generic (_internal CSDECODE_R ~STD_LOGIC_VECTOR{1~downto~0}~13 0 53 (_entity -1 )))
				(_generic (_internal CSDECODE_W ~STD_LOGIC_VECTOR{1~downto~0}~1312 0 54 (_entity -1 )))
				(_generic (_internal RESETMODE ~STRING~13 0 55 (_entity -1 )))
				(_generic (_internal REGMODE ~STRING~1313 0 55 (_entity -1 )))
				(_generic (_internal DATA_WIDTH_R ~extSTD.STANDARD.INTEGER 0 56 (_entity -1 )))
				(_generic (_internal DATA_WIDTH_W ~extSTD.STANDARD.INTEGER 0 56 (_entity -1 )))
				(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 58 (_entity (_in ))))
				(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 58 (_entity (_in ))))
				(_port (_internal DI2 ~extieee.std_logic_1164.STD_LOGIC 0 58 (_entity (_in ))))
				(_port (_internal DI3 ~extieee.std_logic_1164.STD_LOGIC 0 59 (_entity (_in ))))
				(_port (_internal DI4 ~extieee.std_logic_1164.STD_LOGIC 0 59 (_entity (_in ))))
				(_port (_internal DI5 ~extieee.std_logic_1164.STD_LOGIC 0 59 (_entity (_in ))))
				(_port (_internal DI6 ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_in ))))
				(_port (_internal DI7 ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_in ))))
				(_port (_internal DI8 ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_in ))))
				(_port (_internal DI9 ~extieee.std_logic_1164.STD_LOGIC 0 61 (_entity (_in ))))
				(_port (_internal DI10 ~extieee.std_logic_1164.STD_LOGIC 0 61 (_entity (_in ))))
				(_port (_internal DI11 ~extieee.std_logic_1164.STD_LOGIC 0 61 (_entity (_in ))))
				(_port (_internal DI12 ~extieee.std_logic_1164.STD_LOGIC 0 62 (_entity (_in ))))
				(_port (_internal DI13 ~extieee.std_logic_1164.STD_LOGIC 0 62 (_entity (_in ))))
				(_port (_internal DI14 ~extieee.std_logic_1164.STD_LOGIC 0 63 (_entity (_in ))))
				(_port (_internal DI15 ~extieee.std_logic_1164.STD_LOGIC 0 63 (_entity (_in ))))
				(_port (_internal DI16 ~extieee.std_logic_1164.STD_LOGIC 0 64 (_entity (_in ))))
				(_port (_internal DI17 ~extieee.std_logic_1164.STD_LOGIC 0 64 (_entity (_in ))))
				(_port (_internal DI18 ~extieee.std_logic_1164.STD_LOGIC 0 65 (_entity (_in ))))
				(_port (_internal DI19 ~extieee.std_logic_1164.STD_LOGIC 0 65 (_entity (_in ))))
				(_port (_internal DI20 ~extieee.std_logic_1164.STD_LOGIC 0 66 (_entity (_in ))))
				(_port (_internal DI21 ~extieee.std_logic_1164.STD_LOGIC 0 66 (_entity (_in ))))
				(_port (_internal DI22 ~extieee.std_logic_1164.STD_LOGIC 0 67 (_entity (_in ))))
				(_port (_internal DI23 ~extieee.std_logic_1164.STD_LOGIC 0 67 (_entity (_in ))))
				(_port (_internal DI24 ~extieee.std_logic_1164.STD_LOGIC 0 68 (_entity (_in ))))
				(_port (_internal DI25 ~extieee.std_logic_1164.STD_LOGIC 0 68 (_entity (_in ))))
				(_port (_internal DI26 ~extieee.std_logic_1164.STD_LOGIC 0 69 (_entity (_in ))))
				(_port (_internal DI27 ~extieee.std_logic_1164.STD_LOGIC 0 69 (_entity (_in ))))
				(_port (_internal DI28 ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_in ))))
				(_port (_internal DI29 ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_in ))))
				(_port (_internal DI30 ~extieee.std_logic_1164.STD_LOGIC 0 71 (_entity (_in ))))
				(_port (_internal DI31 ~extieee.std_logic_1164.STD_LOGIC 0 71 (_entity (_in ))))
				(_port (_internal DI32 ~extieee.std_logic_1164.STD_LOGIC 0 72 (_entity (_in ))))
				(_port (_internal DI33 ~extieee.std_logic_1164.STD_LOGIC 0 72 (_entity (_in ))))
				(_port (_internal DI34 ~extieee.std_logic_1164.STD_LOGIC 0 73 (_entity (_in ))))
				(_port (_internal DI35 ~extieee.std_logic_1164.STD_LOGIC 0 73 (_entity (_in ))))
				(_port (_internal FULLI ~extieee.std_logic_1164.STD_LOGIC 0 74 (_entity (_in ))))
				(_port (_internal CSW0 ~extieee.std_logic_1164.STD_LOGIC 0 74 (_entity (_in ))))
				(_port (_internal CSW1 ~extieee.std_logic_1164.STD_LOGIC 0 75 (_entity (_in ))))
				(_port (_internal EMPTYI ~extieee.std_logic_1164.STD_LOGIC 0 75 (_entity (_in ))))
				(_port (_internal CSR0 ~extieee.std_logic_1164.STD_LOGIC 0 76 (_entity (_in ))))
				(_port (_internal CSR1 ~extieee.std_logic_1164.STD_LOGIC 0 76 (_entity (_in ))))
				(_port (_internal WE ~extieee.std_logic_1164.STD_LOGIC 0 76 (_entity (_in ))))
				(_port (_internal RE ~extieee.std_logic_1164.STD_LOGIC 0 77 (_entity (_in ))))
				(_port (_internal CLKW ~extieee.std_logic_1164.STD_LOGIC 0 77 (_entity (_in ))))
				(_port (_internal CLKR ~extieee.std_logic_1164.STD_LOGIC 0 77 (_entity (_in ))))
				(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 78 (_entity (_in ))))
				(_port (_internal RPRST ~extieee.std_logic_1164.STD_LOGIC 0 78 (_entity (_in ))))
				(_port (_internal DO0 ~extieee.std_logic_1164.STD_LOGIC 0 79 (_entity (_out ))))
				(_port (_internal DO1 ~extieee.std_logic_1164.STD_LOGIC 0 79 (_entity (_out ))))
				(_port (_internal DO2 ~extieee.std_logic_1164.STD_LOGIC 0 80 (_entity (_out ))))
				(_port (_internal DO3 ~extieee.std_logic_1164.STD_LOGIC 0 80 (_entity (_out ))))
				(_port (_internal DO4 ~extieee.std_logic_1164.STD_LOGIC 0 81 (_entity (_out ))))
				(_port (_internal DO5 ~extieee.std_logic_1164.STD_LOGIC 0 81 (_entity (_out ))))
				(_port (_internal DO6 ~extieee.std_logic_1164.STD_LOGIC 0 82 (_entity (_out ))))
				(_port (_internal DO7 ~extieee.std_logic_1164.STD_LOGIC 0 82 (_entity (_out ))))
				(_port (_internal DO8 ~extieee.std_logic_1164.STD_LOGIC 0 83 (_entity (_out ))))
				(_port (_internal DO9 ~extieee.std_logic_1164.STD_LOGIC 0 83 (_entity (_out ))))
				(_port (_internal DO10 ~extieee.std_logic_1164.STD_LOGIC 0 84 (_entity (_out ))))
				(_port (_internal DO11 ~extieee.std_logic_1164.STD_LOGIC 0 84 (_entity (_out ))))
				(_port (_internal DO12 ~extieee.std_logic_1164.STD_LOGIC 0 85 (_entity (_out ))))
				(_port (_internal DO13 ~extieee.std_logic_1164.STD_LOGIC 0 85 (_entity (_out ))))
				(_port (_internal DO14 ~extieee.std_logic_1164.STD_LOGIC 0 86 (_entity (_out ))))
				(_port (_internal DO15 ~extieee.std_logic_1164.STD_LOGIC 0 86 (_entity (_out ))))
				(_port (_internal DO16 ~extieee.std_logic_1164.STD_LOGIC 0 87 (_entity (_out ))))
				(_port (_internal DO17 ~extieee.std_logic_1164.STD_LOGIC 0 87 (_entity (_out ))))
				(_port (_internal DO18 ~extieee.std_logic_1164.STD_LOGIC 0 88 (_entity (_out ))))
				(_port (_internal DO19 ~extieee.std_logic_1164.STD_LOGIC 0 88 (_entity (_out ))))
				(_port (_internal DO20 ~extieee.std_logic_1164.STD_LOGIC 0 89 (_entity (_out ))))
				(_port (_internal DO21 ~extieee.std_logic_1164.STD_LOGIC 0 89 (_entity (_out ))))
				(_port (_internal DO22 ~extieee.std_logic_1164.STD_LOGIC 0 90 (_entity (_out ))))
				(_port (_internal DO23 ~extieee.std_logic_1164.STD_LOGIC 0 90 (_entity (_out ))))
				(_port (_internal DO24 ~extieee.std_logic_1164.STD_LOGIC 0 91 (_entity (_out ))))
				(_port (_internal DO25 ~extieee.std_logic_1164.STD_LOGIC 0 91 (_entity (_out ))))
				(_port (_internal DO26 ~extieee.std_logic_1164.STD_LOGIC 0 92 (_entity (_out ))))
				(_port (_internal DO27 ~extieee.std_logic_1164.STD_LOGIC 0 92 (_entity (_out ))))
				(_port (_internal DO28 ~extieee.std_logic_1164.STD_LOGIC 0 93 (_entity (_out ))))
				(_port (_internal DO29 ~extieee.std_logic_1164.STD_LOGIC 0 93 (_entity (_out ))))
				(_port (_internal DO30 ~extieee.std_logic_1164.STD_LOGIC 0 94 (_entity (_out ))))
				(_port (_internal DO31 ~extieee.std_logic_1164.STD_LOGIC 0 94 (_entity (_out ))))
				(_port (_internal DO32 ~extieee.std_logic_1164.STD_LOGIC 0 95 (_entity (_out ))))
				(_port (_internal DO33 ~extieee.std_logic_1164.STD_LOGIC 0 95 (_entity (_out ))))
				(_port (_internal DO34 ~extieee.std_logic_1164.STD_LOGIC 0 96 (_entity (_out ))))
				(_port (_internal DO35 ~extieee.std_logic_1164.STD_LOGIC 0 96 (_entity (_out ))))
				(_port (_internal EF ~extieee.std_logic_1164.STD_LOGIC 0 97 (_entity (_out ))))
				(_port (_internal AEF ~extieee.std_logic_1164.STD_LOGIC 0 97 (_entity (_out ))))
				(_port (_internal AFF ~extieee.std_logic_1164.STD_LOGIC 0 97 (_entity (_out ))))
				(_port (_internal FF ~extieee.std_logic_1164.STD_LOGIC 0 98 (_entity (_out ))))
			)
		)
		(vhi
			(_object
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_out ))))
			)
		)
		(vlo
			(_object
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_out ))))
			)
		)
	)
	(_instantiation AERfifo_0_1 0 140 (_component fifo8ka )
		(_generic
			((FULLPOINTER1)(_string \"01111111110001"\))
			((FULLPOINTER)(_string \"01111111111001"\))
			((AFPOINTER1)(_string \"00011111010001"\))
			((AEPOINTER1)(_string \"00000001011111"\))
			((AFPOINTER)(_string \"00011111011001"\))
			((AEPOINTER)(_string \"00000001010111"\))
			((CSDECODE_R)(_string \"11"\))
			((CSDECODE_W)(_string \"11"\))
			((RESETMODE)(_string \"ASYNC"\))
			((REGMODE)(_string \"NOREG"\))
			((DATA_WIDTH_R)((i 9)))
			((DATA_WIDTH_W)((i 9)))
		)
		(_port
			((DI0)(Data(0)))
			((DI1)(Data(1)))
			((DI2)(Data(2)))
			((DI3)(Data(3)))
			((DI4)(Data(4)))
			((DI5)(Data(5)))
			((DI6)(Data(6)))
			((DI7)(Data(7)))
			((DI8)(Data(8)))
			((DI9)(scuba_vlo))
			((DI10)(scuba_vlo))
			((DI11)(scuba_vlo))
			((DI12)(scuba_vlo))
			((DI13)(scuba_vlo))
			((DI14)(scuba_vlo))
			((DI15)(scuba_vlo))
			((DI16)(scuba_vlo))
			((DI17)(scuba_vlo))
			((DI18)(scuba_vlo))
			((DI19)(scuba_vlo))
			((DI20)(scuba_vlo))
			((DI21)(scuba_vlo))
			((DI22)(scuba_vlo))
			((DI23)(scuba_vlo))
			((DI24)(scuba_vlo))
			((DI25)(scuba_vlo))
			((DI26)(scuba_vlo))
			((DI27)(scuba_vlo))
			((DI28)(scuba_vlo))
			((DI29)(scuba_vlo))
			((DI30)(scuba_vlo))
			((DI31)(scuba_vlo))
			((DI32)(scuba_vlo))
			((DI33)(scuba_vlo))
			((DI34)(scuba_vlo))
			((DI35)(scuba_vlo))
			((FULLI)(Full_int))
			((CSW0)(scuba_vhi))
			((CSW1)(scuba_vhi))
			((EMPTYI)(Empty_int))
			((CSR0)(scuba_vhi))
			((CSR1)(scuba_vhi))
			((WE)(WrEn))
			((RE)(RdEn))
			((CLKW)(WrClock))
			((CLKR)(RdClock))
			((RST)(Reset))
			((RPRST)(RPReset))
			((DO0)(Q(0)))
			((DO1)(Q(1)))
			((DO2)(Q(2)))
			((DO3)(Q(3)))
			((DO4)(Q(4)))
			((DO5)(Q(5)))
			((DO6)(Q(6)))
			((DO7)(Q(7)))
			((DO8)(Q(8)))
			((DO9)(_open))
			((DO10)(_open))
			((DO11)(_open))
			((DO12)(_open))
			((DO13)(_open))
			((DO14)(_open))
			((DO15)(_open))
			((DO16)(_open))
			((DO17)(_open))
			((DO18)(_open))
			((DO19)(_open))
			((DO20)(_open))
			((DO21)(_open))
			((DO22)(_open))
			((DO23)(_open))
			((DO24)(_open))
			((DO25)(_open))
			((DO26)(_open))
			((DO27)(_open))
			((DO28)(_open))
			((DO29)(_open))
			((DO30)(_open))
			((DO31)(_open))
			((DO32)(_open))
			((DO33)(_open))
			((DO34)(_open))
			((DO35)(_open))
			((EF)(Empty_int))
			((AEF)(AlmostEmpty))
			((AFF)(AlmostFull))
			((FF)(Full_int))
		)
		(_use (_entity machxo fifo8ka)
			(_generic
				((DATA_WIDTH_W)((i 9)))
				((DATA_WIDTH_R)((i 9)))
				((REGMODE)(_string \"NOREG"\))
				((RESETMODE)(_string \"ASYNC"\))
				((CSDECODE_W)(_string \"11"\))
				((CSDECODE_R)(_string \"11"\))
				((AEPOINTER)(_string \"00000001010111"\))
				((AEPOINTER1)(_string \"00000001011111"\))
				((AFPOINTER)(_string \"00011111011001"\))
				((AFPOINTER1)(_string \"00011111010001"\))
				((FULLPOINTER)(_string \"01111111111001"\))
				((FULLPOINTER1)(_string \"01111111110001"\))
			)
		)
	)
	(_instantiation scuba_vhi_inst 0 173 (_component vhi )
		(_port
			((Z)(scuba_vhi))
		)
		(_use (_entity machxo vhi)
		)
	)
	(_instantiation scuba_vlo_inst 0 176 (_component vlo )
		(_port
			((Z)(scuba_vlo))
		)
		(_use (_entity machxo vlo)
		)
	)
	(_instantiation AERfifo_1_0 0 179 (_component fifo8ka )
		(_generic
			((FULLPOINTER1)(_string \"00000000000000"\))
			((FULLPOINTER)(_string \"11111111111111"\))
			((AFPOINTER1)(_string \"00000000000000"\))
			((AEPOINTER1)(_string \"00000000000000"\))
			((AFPOINTER)(_string \"11111111111111"\))
			((AEPOINTER)(_string \"11111111111111"\))
			((CSDECODE_R)(_string \"11"\))
			((CSDECODE_W)(_string \"11"\))
			((RESETMODE)(_string \"ASYNC"\))
			((REGMODE)(_string \"NOREG"\))
			((DATA_WIDTH_R)((i 9)))
			((DATA_WIDTH_W)((i 9)))
		)
		(_port
			((DI0)(Data(9)))
			((DI1)(Data(10)))
			((DI2)(Data(11)))
			((DI3)(Data(12)))
			((DI4)(Data(13)))
			((DI5)(Data(14)))
			((DI6)(Data(15)))
			((DI7)(scuba_vlo))
			((DI8)(scuba_vlo))
			((DI9)(scuba_vlo))
			((DI10)(scuba_vlo))
			((DI11)(scuba_vlo))
			((DI12)(scuba_vlo))
			((DI13)(scuba_vlo))
			((DI14)(scuba_vlo))
			((DI15)(scuba_vlo))
			((DI16)(scuba_vlo))
			((DI17)(scuba_vlo))
			((DI18)(scuba_vlo))
			((DI19)(scuba_vlo))
			((DI20)(scuba_vlo))
			((DI21)(scuba_vlo))
			((DI22)(scuba_vlo))
			((DI23)(scuba_vlo))
			((DI24)(scuba_vlo))
			((DI25)(scuba_vlo))
			((DI26)(scuba_vlo))
			((DI27)(scuba_vlo))
			((DI28)(scuba_vlo))
			((DI29)(scuba_vlo))
			((DI30)(scuba_vlo))
			((DI31)(scuba_vlo))
			((DI32)(scuba_vlo))
			((DI33)(scuba_vlo))
			((DI34)(scuba_vlo))
			((DI35)(scuba_vlo))
			((FULLI)(Full_int))
			((CSW0)(scuba_vhi))
			((CSW1)(scuba_vhi))
			((EMPTYI)(Empty_int))
			((CSR0)(scuba_vhi))
			((CSR1)(scuba_vhi))
			((WE)(WrEn))
			((RE)(RdEn))
			((CLKW)(WrClock))
			((CLKR)(RdClock))
			((RST)(Reset))
			((RPRST)(RPReset))
			((DO0)(Q(9)))
			((DO1)(Q(10)))
			((DO2)(Q(11)))
			((DO3)(Q(12)))
			((DO4)(Q(13)))
			((DO5)(Q(14)))
			((DO6)(Q(15)))
			((DO7)(_open))
			((DO8)(_open))
			((DO9)(_open))
			((DO10)(_open))
			((DO11)(_open))
			((DO12)(_open))
			((DO13)(_open))
			((DO14)(_open))
			((DO15)(_open))
			((DO16)(_open))
			((DO17)(_open))
			((DO18)(_open))
			((DO19)(_open))
			((DO20)(_open))
			((DO21)(_open))
			((DO22)(_open))
			((DO23)(_open))
			((DO24)(_open))
			((DO25)(_open))
			((DO26)(_open))
			((DO27)(_open))
			((DO28)(_open))
			((DO29)(_open))
			((DO30)(_open))
			((DO31)(_open))
			((DO32)(_open))
			((DO33)(_open))
			((DO34)(_open))
			((DO35)(_open))
			((EF)(_open))
			((AEF)(_open))
			((AFF)(_open))
			((FF)(_open))
		)
		(_use (_entity machxo fifo8ka)
			(_generic
				((DATA_WIDTH_W)((i 9)))
				((DATA_WIDTH_R)((i 9)))
				((REGMODE)(_string \"NOREG"\))
				((RESETMODE)(_string \"ASYNC"\))
				((CSDECODE_W)(_string \"11"\))
				((CSDECODE_R)(_string \"11"\))
				((AEPOINTER)(_string \"11111111111111"\))
				((AEPOINTER1)(_string \"00000000000000"\))
				((AFPOINTER)(_string \"11111111111111"\))
				((AFPOINTER1)(_string \"00000000000000"\))
				((FULLPOINTER)(_string \"11111111111111"\))
				((FULLPOINTER1)(_string \"00000000000000"\))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal Data ~STD_LOGIC_VECTOR{15~downto~0}~12 0 16 (_entity (_in ))))
		(_port (_internal WrClock ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
		(_port (_internal RdClock ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
		(_port (_internal WrEn ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_in ))))
		(_port (_internal RdEn ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_in ))))
		(_port (_internal Reset ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_in ))))
		(_port (_internal RPReset ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal Q ~STD_LOGIC_VECTOR{15~downto~0}~122 0 23 (_entity (_out ))))
		(_port (_internal Empty ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_out ))))
		(_port (_internal Full ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_out ))))
		(_port (_internal AlmostEmpty ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_out ))))
		(_port (_internal AlmostFull ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_out ))))
		(_signal (_internal scuba_vhi ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_signal (_internal Empty_int ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal Full_int ~extieee.std_logic_1164.STD_LOGIC 0 35 (_architecture (_uni ))))
		(_signal (_internal scuba_vlo ~extieee.std_logic_1164.STD_LOGIC 0 36 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~13 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~132 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~134 0 49 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~136 0 50 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~138 0 51 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~1310 0 52 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 53 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1312 0 54 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_type (_internal ~STRING~13 0 55 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_type (_internal ~STRING~1313 0 55 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_process
			(line__211(_architecture 0 0 211 (_assignment (_simple)(_alias((Empty)(Empty_int)))(_target(8))(_sensitivity(13)))))
			(line__212(_architecture 1 0 212 (_assignment (_simple)(_alias((Full)(Full_int)))(_target(9))(_sensitivity(14)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_model . Structure 2 -1
	)
)
I 000033 55 1433 0 structure_con
(_configuration VHDL (structure_con 0 217 (AERfifo))
	(_version v63)
	(_time 1372412671709 2013.06.28 11:44:31)
	(_source (\./../../sourcecode/AERfifo.vhd\))
	(_use (std(standard))(machxo(components))(ieee(std_logic_1164)))
	(_code 7d282b7d2d2b2b6a78736e2628)
	(_architecture Structure
		(_instantiation AERfifo_0_1
			(_entity machxo fifo8ka V
				(_generic
					((DATA_WIDTH_W)(_code 0))
					((DATA_WIDTH_R)(_code 1))
					((REGMODE)(_code 2))
					((RESETMODE)(_code 3))
					((CSDECODE_W)(_code 4))
					((CSDECODE_R)(_code 5))
					((AEPOINTER)(_code 6))
					((AEPOINTER1)(_code 7))
					((AFPOINTER)(_code 8))
					((AFPOINTER1)(_code 9))
					((FULLPOINTER)(_code 10))
					((FULLPOINTER1)(_code 11))
				)
			)
		)
		(_instantiation scuba_vhi_inst
			(_entity machxo vhi V
			)
		)
		(_instantiation scuba_vlo_inst
			(_entity machxo vlo V
			)
		)
		(_instantiation AERfifo_1_0
			(_entity machxo fifo8ka V
				(_generic
					((DATA_WIDTH_W)(_code 12))
					((DATA_WIDTH_R)(_code 13))
					((REGMODE)(_code 14))
					((RESETMODE)(_code 15))
					((CSDECODE_W)(_code 16))
					((CSDECODE_R)(_code 17))
					((AEPOINTER)(_code 18))
					((AEPOINTER1)(_code 19))
					((AFPOINTER)(_code 20))
					((AFPOINTER1)(_code 21))
					((FULLPOINTER)(_code 22))
					((FULLPOINTER1)(_code 23))
				)
			)
		)
		(_model . Structure_CON__AERfifo__Structure__code__0 24 -1
		)
	)
)
I 000050 55 5069          1372412671784 Structure
(_unit VHDL (clockgen 0 14 (structure 0 24 ))
	(_version v63)
	(_time 1372412671785 2013.06.28 11:44:31)
	(_source (\./../../sourcecode/clockgen.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(machxo(components)))
	(_code cb9f9d9eca9cc9ddcdc589919d)
	(_entity
		(_time 1372368067259)
		(_use (std(standard))(ieee(std_logic_1164))(machxo(components)))
	)
	(_component
		(vlo
			(_object
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
			)
		)
		(ehxpllc
			(_object
				(_generic (_internal DUTY ~extSTD.STANDARD.INTEGER 0 36 (_entity -1 )))
				(_generic (_internal PHASEADJ ~extSTD.STANDARD.INTEGER 0 36 (_entity -1 )))
				(_generic (_internal DELAY_CNTL ~STRING~13 0 37 (_entity -1 )))
				(_generic (_internal CLKOK_DIV ~extSTD.STANDARD.INTEGER 0 37 (_entity -1 )))
				(_generic (_internal FDEL ~extSTD.STANDARD.INTEGER 0 38 (_entity -1 )))
				(_generic (_internal CLKFB_DIV ~extSTD.STANDARD.INTEGER 0 38 (_entity -1 )))
				(_generic (_internal CLKOP_DIV ~extSTD.STANDARD.INTEGER 0 39 (_entity -1 )))
				(_generic (_internal CLKI_DIV ~extSTD.STANDARD.INTEGER 0 39 (_entity -1 )))
				(_port (_internal CLKI ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ))))
				(_port (_internal CLKFB ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ))))
				(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ))))
				(_port (_internal DDAMODE ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_in ))))
				(_port (_internal DDAIZR ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_in ))))
				(_port (_internal DDAILAG ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_in ))))
				(_port (_internal DDAIDEL0 ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ))))
				(_port (_internal DDAIDEL1 ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ))))
				(_port (_internal DDAIDEL2 ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ))))
				(_port (_internal CLKOP ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_out ))))
				(_port (_internal CLKOS ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_out ))))
				(_port (_internal CLKOK ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_out ))))
				(_port (_internal CLKINTFB ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_out ))))
				(_port (_internal LOCK ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_out ))))
			)
		)
	)
	(_instantiation scuba_vlo_inst 0 79 (_component vlo )
		(_port
			((Z)(scuba_vlo))
		)
		(_use (_entity machxo vlo)
		)
	)
	(_instantiation PLLCInst_0 0 82 (_component ehxpllc )
		(_generic
			((DUTY)((i 4)))
			((PHASEADJ)((i 0)))
			((DELAY_CNTL)(_string \"STATIC"\))
			((CLKOK_DIV)((i 2)))
			((FDEL)((i 0)))
			((CLKFB_DIV)((i 3)))
			((CLKOP_DIV)((i 8)))
			((CLKI_DIV)((i 1)))
		)
		(_port
			((CLKI)(CLK))
			((CLKFB)(CLKOP_t))
			((RST)(RESET))
			((DDAMODE)(scuba_vlo))
			((DDAIZR)(scuba_vlo))
			((DDAILAG)(scuba_vlo))
			((DDAIDEL0)(scuba_vlo))
			((DDAIDEL1)(scuba_vlo))
			((DDAIDEL2)(scuba_vlo))
			((CLKOP)(CLKOP_t))
			((CLKOS)(_open))
			((CLKOK)(_open))
			((CLKINTFB)(_open))
			((LOCK)(LOCK))
		)
		(_use (_entity machxo ehxpllc)
			(_generic
				((CLKI_DIV)((i 1)))
				((CLKFB_DIV)((i 3)))
				((CLKOP_DIV)((i 8)))
				((CLKOK_DIV)((i 2)))
				((PHASEADJ)((i 0)))
				((FDEL)((i 0)))
				((DUTY)((i 4)))
				((DELAY_CNTL)(_string \"STATIC"\))
			)
			(_port
				((clki)(CLKI))
				((clkfb)(CLKFB))
				((rst)(RST))
				((ddamode)(DDAMODE))
				((ddaizr)(DDAIZR))
				((ddailag)(DDAILAG))
				((ddaidel0)(DDAIDEL0))
				((ddaidel1)(DDAIDEL1))
				((ddaidel2)(DDAIDEL2))
				((clkos)(CLKOS))
				((clkop)(CLKOP))
				((clkok)(CLKOK))
				((lock)(LOCK))
				((clkintfb)(CLKINTFB))
			)
		)
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
		(_port (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
		(_port (_internal CLKOP ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_out ))))
		(_port (_internal LOCK ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_out ))))
		(_signal (_internal scuba_vlo ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ))))
		(_signal (_internal CLKOP_t ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_type (_internal ~STRING~13 0 37 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_process
			(line__94(_architecture 0 0 94 (_assignment (_simple)(_alias((CLKOP)(CLKOP_t)))(_target(2))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
	)
	(_model . Structure 1 -1
	)
)
I 000033 55 1120 0 structure_con
(_configuration VHDL (structure_con 0 99 (clockgen))
	(_version v63)
	(_time 1372412671792 2013.06.28 11:44:31)
	(_source (\./../../sourcecode/clockgen.vhd\))
	(_use (std(standard))(machxo(components))(ieee(std_logic_1164)))
	(_code db8e8d888d8d8dccdedac8808e)
	(_architecture Structure
		(_instantiation scuba_vlo_inst
			(_entity machxo vlo V
			)
		)
		(_instantiation PLLCInst_0
			(_entity machxo ehxpllc V
				(_generic
					((CLKI_DIV)(_code 0))
					((CLKFB_DIV)(_code 1))
					((CLKOP_DIV)(_code 2))
					((CLKOK_DIV)(_code 3))
					((PHASEADJ)(_code 4))
					((FDEL)(_code 5))
					((DUTY)(_code 6))
					((DELAY_CNTL)(_code 7))
				)
				(_port
					((clki)(CLKI))
					((clkfb)(CLKFB))
					((rst)(RST))
					((ddamode)(DDAMODE))
					((ddaizr)(DDAIZR))
					((ddailag)(DDAILAG))
					((ddaidel0)(DDAIDEL0))
					((ddaidel1)(DDAIDEL1))
					((ddaidel2)(DDAIDEL2))
					((clkos)(CLKOS))
					((clkop)(CLKOP))
					((clkok)(CLKOK))
					((lock)(LOCK))
					((clkintfb)(CLKINTFB))
				)
			)
		)
		(_model . Structure_CON__clockgen__Structure__code__0 8 -1
		)
	)
)
I 000051 55 1879          1372412671854 Behavioral
(_unit VHDL (earlypakettimer 0 25 (behavioral 0 33 ))
	(_version v63)
	(_time 1372412671855 2013.06.28 11:44:31)
	(_source (\./../../sourcecode/earlyPaketTimer.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 194d4a1e114f4f0f491e004248)
	(_entity
		(_time 1372368067550)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in )(_event))))
		(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in ))))
		(_port (_internal ClearxSI ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal TimerExpiredxSO ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{20~downto~0}~13 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 20)(i 0))))))
		(_signal (_internal CountxDN ~STD_LOGIC_VECTOR{20~downto~0}~13 0 36 (_architecture (_uni ))))
		(_signal (_internal CountxDP ~STD_LOGIC_VECTOR{20~downto~0}~13 0 36 (_architecture (_uni ))))
		(_process
			(p_memless(_architecture 0 0 41 (_process (_simple)(_target(3)(4))(_sensitivity(2)(5)))))
			(p_memoryzing(_architecture 1 0 55 (_process (_target(5))(_sensitivity(0)(1)(4))(_dssslsensitivity 2))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 33686018 2 )
	)
	(_model . Behavioral 2 -1
	)
)
I 000051 55 1665          1372412671913 Behavioral
(_unit VHDL (eventbeforeoverflow 0 30 (behavioral 0 39 ))
	(_version v63)
	(_time 1372412671914 2013.06.28 11:44:31)
	(_source (\./../../sourcecode/EventBeforeOverflow.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 580c0b5a560f094e0e094c020b)
	(_entity
		(_time 1372368067881)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in )(_event))))
		(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal OverflowxDI ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal EventxDI ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal EventBeforeOverflowxDO ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
		(_type (_internal state 0 40 (_enum1 stidle stevent stoverflow (_to (i 0)(i 2)))))
		(_signal (_internal StatexDP state 0 42 (_architecture (_uni ))))
		(_signal (_internal StatexDN state 0 42 (_architecture (_uni ))))
		(_process
			(p_memless(_architecture 0 0 47 (_process (_simple)(_target(4)(6))(_sensitivity(2)(3)(5)))))
			(p_memorizing(_architecture 1 0 74 (_process (_target(5))(_sensitivity(0)(1)(6))(_dssslsensitivity 2))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Behavioral 2 -1
	)
)
I 000051 55 1935          1372412671972 Behavioral
(_unit VHDL (eventcounter 0 26 (behavioral 0 35 ))
	(_version v63)
	(_time 1372412671973 2013.06.28 11:44:31)
	(_source (\./../../sourcecode/eventCounter.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 87d3d48886d0d691d18593ddd5)
	(_entity
		(_time 1372368068203)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal ClearxSI ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal IncrementxSI ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal OverflowxSO ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{8~downto~0}~13 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_signal (_internal CountxDP ~STD_LOGIC_VECTOR{8~downto~0}~13 0 37 (_architecture (_uni ))))
		(_signal (_internal CountxDN ~STD_LOGIC_VECTOR{8~downto~0}~13 0 37 (_architecture (_uni ))))
		(_process
			(p_memoryless(_architecture 0 0 41 (_process (_simple)(_target(4)(6))(_sensitivity(2)(3)(5)))))
			(p_memoryzing(_architecture 1 0 61 (_process (_target(5))(_sensitivity(0)(1)(6))(_dssslsensitivity 2))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33686018 2 )
		(33686018 33686018 2 )
		(33686018 33686018 2 )
	)
	(_model . Behavioral 2 -1
	)
)
I 000051 55 3232          1372412672031 Behavioral
(_unit VHDL (fifostatemachine 0 25 (behavioral 0 53 ))
	(_version v63)
	(_time 1372412672032 2013.06.28 11:44:32)
	(_source (\./../../sourcecode/fifoStatemachine.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code c5919590c99297d394cbd69e90)
	(_entity
		(_time 1372368068503)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in )(_event))))
		(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in ))))
		(_port (_internal RunxSI ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal FifoTransactionxSO ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
		(_port (_internal FX2FifoInFullxSBI ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal FifoEmptyxSI ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
		(_port (_internal FifoReadxEO ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_out ))))
		(_port (_internal FX2FifoWritexEBO ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_out ))))
		(_port (_internal FX2FifoPktEndxSBO ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal FX2FifoAddressxDO ~STD_LOGIC_VECTOR{1~downto~0}~12 0 42 (_entity (_out ))))
		(_port (_internal IncEventCounterxSO ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_out ))))
		(_port (_internal ResetEventCounterxSO ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_out ))))
		(_port (_internal ResetEarlyPaketTimerxSO ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_out ))))
		(_port (_internal EarlyPaketTimerOverflowxSI ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_in ))))
		(_type (_internal state 0 54 (_enum1 stidle stearlypaket1 stsetupwrite1 stwrite (_to (i 0)(i 3)))))
		(_signal (_internal StatexDP state 0 57 (_architecture (_uni ))))
		(_signal (_internal StatexDN state 0 57 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR~13 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 1))))))
		(_constant (_internal EP2 ~STD_LOGIC_VECTOR~13 0 61 (_architecture (_string \"00"\))))
		(_type (_internal ~STD_LOGIC_VECTOR~131 0 62 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 1))))))
		(_constant (_internal EP6 ~STD_LOGIC_VECTOR~131 0 62 (_architecture (_string \"10"\))))
		(_process
			(p_memless(_architecture 0 0 68 (_process (_simple)(_target(3)(6)(7)(8)(9)(10)(11)(12)(15))(_sensitivity(2)(4)(5)(13)(14)))))
			(p_memoryzing(_architecture 1 0 127 (_process (_target(14))(_sensitivity(0)(1)(15))(_dssslsensitivity 2))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . Behavioral 2 -1
	)
)
I 000051 55 6993          1372412672092 Behavioral
(_unit VHDL (monitorstatemachine 0 25 (behavioral 0 68 ))
	(_version v63)
	(_time 1372412672093 2013.06.28 11:44:32)
	(_source (\./../../sourcecode/monitorStateMachine.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 03565705565402150a050606455850)
	(_entity
		(_time 1372368068804)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in )(_event))))
		(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in ))))
		(_port (_internal AERREQxSBI ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal AERACKxSBO ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
		(_port (_internal XxDI ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal UseLongAckxSI ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal FifoFullxSI ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in ))))
		(_port (_internal FifoWritexEO ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_out ))))
		(_port (_internal TimestampRegWritexEO ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_out ))))
		(_port (_internal AddressRegWritexEO ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal AddressTimestampSelectxSO ~STD_LOGIC_VECTOR{1~downto~0}~12 0 48 (_entity (_out ))))
		(_port (_internal ADCvalueReadyxSI ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_in ))))
		(_port (_internal ReadADCvaluexEO ~extieee.std_logic_1164.STD_LOGIC 0 52 (_entity (_out ))))
		(_port (_internal TimestampOverflowxSI ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_in ))))
		(_port (_internal TriggerxSI ~extieee.std_logic_1164.STD_LOGIC 0 58 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~122 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal AddressMSBxDO ~STD_LOGIC_VECTOR{1~downto~0}~122 0 61 (_entity (_out ))))
		(_port (_internal ResetTimestampxSBI ~extieee.std_logic_1164.STD_LOGIC 0 64 (_entity (_in ))))
		(_type (_internal state 0 69 (_enum1 stidle stwraddress stwrtime stwait stoverflow stresettimestamp stfifofull streqrelease stadc stadctime stwrtriggertime stwrtrigger (_to (i 0)(i 11)))))
		(_signal (_internal AERREQxSB ~extieee.std_logic_1164.STD_LOGIC 0 72 (_architecture (_uni ))))
		(_signal (_internal StatexDP state 0 75 (_architecture (_uni ))))
		(_signal (_internal StatexDN state 0 75 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 76 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal CountxDP ~STD_LOGIC_VECTOR{7~downto~0}~13 0 76 (_architecture (_uni ))))
		(_signal (_internal CountxDN ~STD_LOGIC_VECTOR{7~downto~0}~13 0 76 (_architecture (_uni ))))
		(_signal (_internal TriggerxDP ~extieee.std_logic_1164.STD_LOGIC 0 77 (_architecture (_uni ))))
		(_signal (_internal TriggerxDN ~extieee.std_logic_1164.STD_LOGIC 0 77 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 80 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal TimestampOverflowxDN ~STD_LOGIC_VECTOR{15~downto~0}~13 0 80 (_architecture (_uni ))))
		(_signal (_internal TimestampOverflowxDP ~STD_LOGIC_VECTOR{15~downto~0}~13 0 80 (_architecture (_uni ))))
		(_signal (_internal TimestampResetxDP ~extieee.std_logic_1164.STD_LOGIC 0 83 (_architecture (_uni ))))
		(_signal (_internal TimestampResetxDN ~extieee.std_logic_1164.STD_LOGIC 0 83 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 86 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal selectADC ~STD_LOGIC_VECTOR{1~downto~0}~13 0 86 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~132 0 87 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal selectaddress ~STD_LOGIC_VECTOR{1~downto~0}~132 0 87 (_architecture (_string \"01"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~134 0 88 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal selecttimestamp ~STD_LOGIC_VECTOR{1~downto~0}~134 0 88 (_architecture (_string \"00"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~136 0 89 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal selecttrigger ~STD_LOGIC_VECTOR{1~downto~0}~136 0 89 (_architecture (_string \"10"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~138 0 91 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal address ~STD_LOGIC_VECTOR{1~downto~0}~138 0 91 (_architecture (_string \"00"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1310 0 92 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal wrap ~STD_LOGIC_VECTOR{1~downto~0}~1310 0 92 (_architecture (_string \"10"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1312 0 93 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal timereset ~STD_LOGIC_VECTOR{1~downto~0}~1312 0 93 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 94 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal timestamp ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 94 (_architecture (_string \"01"\))))
		(_constant (_internal ackExtension ~extSTD.STANDARD.INTEGER 0 96 (_architecture ((i 5)))))
		(_process
			(line__99(_architecture 0 0 99 (_assignment (_simple)(_alias((AERREQxSB)(AERREQxSBI)))(_target(17))(_sensitivity(2)))))
			(p_memless(_architecture 1 0 102 (_process (_simple)(_target(3)(7)(8)(9)(10)(12)(15)(19)(21)(23)(24)(27))(_sensitivity(4)(5)(6)(11)(13)(14)(16)(17)(18)(20)(22)(25)(26)))))
			(p_memoryzing(_architecture 2 0 273 (_process (_target(18)(20)(22)(25)(26))(_sensitivity(0)(1)(19)(21)(23)(24)(27))(_dssslsensitivity 2))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_static
		(33686018 33686018 )
		(33686018 33686018 33686018 33686018 )
		(33686018 33686018 33686018 33686018 )
		(33686018 33686018 )
		(33686018 33686018 )
		(33686018 33686018 )
		(33686018 33686018 33686018 33686018 )
	)
	(_model . Behavioral 3 -1
	)
)
I 000051 55 4397          1372412672152 Behavioral
(_unit VHDL (synchronizerstatemachine 0 19 (behavioral 0 45 ))
	(_version v63)
	(_time 1372412672153 2013.06.28 11:44:32)
	(_source (\./../../sourcecode/synchronizerStateMachine.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 421641414915435414155a1911)
	(_entity
		(_time 1372368069110)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_in )(_event))))
		(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_in ))))
		(_port (_internal RunxSI ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_in ))))
		(_port (_internal ConfigxSI ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
		(_port (_internal SyncInxABI ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal SyncOutxSBO ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_port (_internal TriggerxSO ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
		(_port (_internal HostResetTimestampxSI ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal ResetTimestampxSBO ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_out ))))
		(_port (_internal IncrementCounterxSO ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_out ))))
		(_type (_internal state 0 46 (_enum1 stidle sttriggerinhigh sttriggerinlow stresetslaves strunslave stslavewaitedge (_to (i 0)(i 5)))))
		(_signal (_internal StatexDP state 0 49 (_architecture (_uni ))))
		(_signal (_internal StatexDN state 0 49 (_architecture (_uni ))))
		(_signal (_internal SyncInxSB ~extieee.std_logic_1164.STD_LOGIC 0 52 (_architecture (_uni ))))
		(_signal (_internal SyncInxSBN ~extieee.std_logic_1164.STD_LOGIC 0 52 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~13 0 56 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_signal (_internal DividerxDN ~STD_LOGIC_VECTOR{6~downto~0}~13 0 56 (_architecture (_uni ))))
		(_signal (_internal DividerxDP ~STD_LOGIC_VECTOR{6~downto~0}~13 0 56 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~13 0 57 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_signal (_internal CounterxDN ~STD_LOGIC_VECTOR{13~downto~0}~13 0 57 (_architecture (_uni ))))
		(_signal (_internal CounterxDP ~STD_LOGIC_VECTOR{13~downto~0}~13 0 57 (_architecture (_uni ))))
		(_constant (_internal counterInc ~extSTD.STANDARD.INTEGER 0 63 (_process 0 ((i 89)))))
		(_constant (_internal squareWaveHighTime ~extSTD.STANDARD.INTEGER 0 64 (_process 0 ((i 50)))))
		(_constant (_internal squareWavePeriod ~extSTD.STANDARD.INTEGER 0 65 (_process 0 ((i 100)))))
		(_constant (_internal timeout ~extSTD.STANDARD.INTEGER 0 66 (_process 0 ((i 1000)))))
		(_constant (_internal resetSlavesTime ~extSTD.STANDARD.INTEGER 0 67 (_process 0 ((i 6000)))))
		(_process
			(p_memless(_architecture 0 0 62 (_process (_simple)(_target(5)(6)(8)(9)(11)(14)(16))(_sensitivity(2)(3)(4)(7)(10)(12)(15)(17)))))
			(p_mem(_architecture 1 0 223 (_process (_target(10)(15)(17))(_sensitivity(0)(1)(11)(14)(16))(_dssslsensitivity 2))))
			(synchronizer(_architecture 2 0 240 (_process (_target(12)(13))(_sensitivity(0)(4)(13))(_dssslsensitivity 1))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_static
		(33686018 131586 )
		(33686018 33686018 33686018 514 )
		(33686018 131586 )
		(33686018 33686018 33686018 514 )
		(33686018 131586 )
		(33686018 33686018 33686018 514 )
		(33686018 131586 )
		(33686018 33686018 33686018 514 )
		(33686018 131586 )
		(33686018 33686018 33686018 514 )
		(33686018 131586 )
		(33686018 33686018 33686018 514 )
		(33686018 131586 )
		(33686018 33686018 33686018 514 )
		(33686018 131586 )
		(33686018 33686018 33686018 514 )
		(33686018 131586 )
		(33686018 33686018 33686018 514 )
	)
	(_model . Behavioral 3 -1
	)
)
I 000051 55 2474          1372412672212 Behavioral
(_unit VHDL (timestampcounter 0 25 (behavioral 0 36 ))
	(_version v63)
	(_time 1372412672213 2013.06.28 11:44:32)
	(_source (\./../../sourcecode/timestampCounter.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 80d4848e89d7809686d493dbd5)
	(_entity
		(_time 1372368069416)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal IncrementxSI ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal OverflowxSO ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_port (_internal DataxDO ~STD_LOGIC_VECTOR{13~downto~0}~12 0 33 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{14~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 14)(i 0))))))
		(_signal (_internal CountxDP ~STD_LOGIC_VECTOR{14~downto~0}~13 0 38 (_architecture (_uni ))))
		(_signal (_internal CountxDN ~STD_LOGIC_VECTOR{14~downto~0}~13 0 38 (_architecture (_uni ))))
		(_signal (_internal MSbDelayedxDN ~extieee.std_logic_1164.STD_LOGIC 0 40 (_architecture (_uni ))))
		(_signal (_internal MSbDelayedxDP ~extieee.std_logic_1164.STD_LOGIC 0 40 (_architecture (_uni ))))
		(_process
			(line__44(_architecture 0 0 44 (_assignment (_simple)(_alias((DataxDO)(CountxDP(d_13_0))))(_target(4))(_sensitivity(5(d_13_0))))))
			(line__49(_architecture 1 0 49 (_assignment (_simple)(_target(3))(_sensitivity(5(14))(8)))))
			(p_memless(_architecture 2 0 52 (_process (_simple)(_target(6)(7))(_sensitivity(2)(5)))))
			(p_memoryzing(_architecture 3 0 65 (_process (_target(5)(8))(_sensitivity(0)(1)(6)(7))(_dssslsensitivity 2))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33686018 33686018 131586 )
	)
	(_model . Behavioral 4 -1
	)
)
I 000051 55 45572         1372412672507 Structural
(_unit VHDL (usbaer_top_level 0 26 (structural 0 102 ))
	(_version v63)
	(_time 1372412672508 2013.06.28 11:44:32)
	(_source (\./../../sourcecode/USBAER_top_level.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_code a9fdadffa3feffbfa8adfdaebbf0ae)
	(_entity
		(_time 1372368069749)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(clockgen
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 136 (_entity (_in ))))
				(_port (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 137 (_entity (_in ))))
				(_port (_internal CLKOP ~extieee.std_logic_1164.STD_LOGIC 0 138 (_entity (_out ))))
				(_port (_internal LOCK ~extieee.std_logic_1164.STD_LOGIC 0 139 (_entity (_out ))))
			)
		)
		(shiftRegister
			(_object
				(_generic (_internal width ~extSTD.STANDARD.NATURAL 0 124 (_entity -1 )))
				(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 126 (_entity (_in ))))
				(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 127 (_entity (_in ))))
				(_port (_internal LatchxEI ~extieee.std_logic_1164.STD_LOGIC 0 128 (_entity (_in ))))
				(_port (_internal DxDI ~extieee.std_logic_1164.STD_LOGIC 0 129 (_entity (_in ))))
				(_port (_internal QxDO ~extieee.std_logic_1164.STD_LOGIC 0 130 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{width-1~downto~0}~13 0 131 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 52 )(i 0))))))
				(_port (_internal DataOutxDO ~STD_LOGIC_VECTOR{width-1~downto~0}~13 0 131 (_entity (_out ))))
			)
		)
		(AERfifo
			(_object
				(_port (_internal Data ~STD_LOGIC_VECTOR{15~downto~0}~1320 0 267 (_entity (_in ))))
				(_port (_internal WrClock ~extieee.std_logic_1164.STD_LOGIC 0 268 (_entity (_in ))))
				(_port (_internal RdClock ~extieee.std_logic_1164.STD_LOGIC 0 269 (_entity (_in ))))
				(_port (_internal WrEn ~extieee.std_logic_1164.STD_LOGIC 0 270 (_entity (_in ))))
				(_port (_internal RdEn ~extieee.std_logic_1164.STD_LOGIC 0 271 (_entity (_in ))))
				(_port (_internal Reset ~extieee.std_logic_1164.STD_LOGIC 0 272 (_entity (_in ))))
				(_port (_internal RPReset ~extieee.std_logic_1164.STD_LOGIC 0 273 (_entity (_in ))))
				(_port (_internal Q ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 274 (_entity (_out ))))
				(_port (_internal Empty ~extieee.std_logic_1164.STD_LOGIC 0 275 (_entity (_out ))))
				(_port (_internal Full ~extieee.std_logic_1164.STD_LOGIC 0 276 (_entity (_out ))))
				(_port (_internal AlmostEmpty ~extieee.std_logic_1164.STD_LOGIC 0 277 (_entity (_out ))))
				(_port (_internal AlmostFull ~extieee.std_logic_1164.STD_LOGIC 0 278 (_entity (_out ))))
			)
		)
		(wordRegister
			(_object
				(_generic (_internal width ~extSTD.STANDARD.NATURAL 0 230 (_entity -1 ((i 14)))))
				(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 232 (_entity (_in ))))
				(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 233 (_entity (_in ))))
				(_port (_internal WriteEnablexEI ~extieee.std_logic_1164.STD_LOGIC 0 234 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{width-1~downto~0}~1314 0 235 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 53 )(i 0))))))
				(_port (_internal DataInxDI ~STD_LOGIC_VECTOR{width-1~downto~0}~1314 0 235 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{width-1~downto~0}~1316 0 236 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 54 )(i 0))))))
				(_port (_internal DataOutxDO ~STD_LOGIC_VECTOR{width-1~downto~0}~1316 0 236 (_entity (_out ))))
			)
		)
		(earlyPaketTimer
			(_object
				(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 259 (_entity (_in ))))
				(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 260 (_entity (_in ))))
				(_port (_internal ClearxSI ~extieee.std_logic_1164.STD_LOGIC 0 261 (_entity (_in ))))
				(_port (_internal TimerExpiredxSO ~extieee.std_logic_1164.STD_LOGIC 0 262 (_entity (_out ))))
			)
		)
		(eventCounter
			(_object
				(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 241 (_entity (_in ))))
				(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 242 (_entity (_in ))))
				(_port (_internal ClearxSI ~extieee.std_logic_1164.STD_LOGIC 0 243 (_entity (_in ))))
				(_port (_internal IncrementxSI ~extieee.std_logic_1164.STD_LOGIC 0 244 (_entity (_in ))))
				(_port (_internal OverflowxSO ~extieee.std_logic_1164.STD_LOGIC 0 245 (_entity (_out ))))
			)
		)
		(timestampCounter
			(_object
				(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 250 (_entity (_in ))))
				(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 251 (_entity (_in ))))
				(_port (_internal IncrementxSI ~extieee.std_logic_1164.STD_LOGIC 0 252 (_entity (_in ))))
				(_port (_internal OverflowxSO ~extieee.std_logic_1164.STD_LOGIC 0 253 (_entity (_out ))))
				(_port (_internal DataxDO ~STD_LOGIC_VECTOR{13~downto~0}~1318 0 254 (_entity (_out ))))
			)
		)
		(synchronizerStateMachine
			(_object
				(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 154 (_entity (_in ))))
				(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 155 (_entity (_in ))))
				(_port (_internal RunxSI ~extieee.std_logic_1164.STD_LOGIC 0 156 (_entity (_in ))))
				(_port (_internal ConfigxSI ~extieee.std_logic_1164.STD_LOGIC 0 157 (_entity (_in ))))
				(_port (_internal SyncInxABI ~extieee.std_logic_1164.STD_LOGIC 0 158 (_entity (_in ))))
				(_port (_internal SyncOutxSBO ~extieee.std_logic_1164.STD_LOGIC 0 159 (_entity (_out ))))
				(_port (_internal TriggerxSO ~extieee.std_logic_1164.STD_LOGIC 0 160 (_entity (_out ))))
				(_port (_internal HostResetTimestampxSI ~extieee.std_logic_1164.STD_LOGIC 0 161 (_entity (_in ))))
				(_port (_internal ResetTimestampxSBO ~extieee.std_logic_1164.STD_LOGIC 0 162 (_entity (_out ))))
				(_port (_internal IncrementCounterxSO ~extieee.std_logic_1164.STD_LOGIC 0 163 (_entity (_out ))))
			)
		)
		(fifoStatemachine
			(_object
				(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 106 (_entity (_in ))))
				(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 107 (_entity (_in ))))
				(_port (_internal RunxSI ~extieee.std_logic_1164.STD_LOGIC 0 108 (_entity (_in ))))
				(_port (_internal FifoTransactionxSO ~extieee.std_logic_1164.STD_LOGIC 0 109 (_entity (_out ))))
				(_port (_internal FX2FifoInFullxSBI ~extieee.std_logic_1164.STD_LOGIC 0 110 (_entity (_in ))))
				(_port (_internal FifoEmptyxSI ~extieee.std_logic_1164.STD_LOGIC 0 111 (_entity (_in ))))
				(_port (_internal FifoReadxEO ~extieee.std_logic_1164.STD_LOGIC 0 112 (_entity (_out ))))
				(_port (_internal FX2FifoWritexEBO ~extieee.std_logic_1164.STD_LOGIC 0 113 (_entity (_out ))))
				(_port (_internal FX2FifoPktEndxSBO ~extieee.std_logic_1164.STD_LOGIC 0 114 (_entity (_out ))))
				(_port (_internal FX2FifoAddressxDO ~STD_LOGIC_VECTOR{1~downto~0}~13 0 115 (_entity (_out ))))
				(_port (_internal IncEventCounterxSO ~extieee.std_logic_1164.STD_LOGIC 0 116 (_entity (_out ))))
				(_port (_internal ResetEventCounterxSO ~extieee.std_logic_1164.STD_LOGIC 0 117 (_entity (_out ))))
				(_port (_internal ResetEarlyPaketTimerxSO ~extieee.std_logic_1164.STD_LOGIC 0 118 (_entity (_out ))))
				(_port (_internal EarlyPaketTimerOverflowxSI ~extieee.std_logic_1164.STD_LOGIC 0 119 (_entity (_in ))))
			)
		)
		(monitorStateMachine
			(_object
				(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 168 (_entity (_in ))))
				(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 169 (_entity (_in ))))
				(_port (_internal AERREQxSBI ~extieee.std_logic_1164.STD_LOGIC 0 170 (_entity (_in ))))
				(_port (_internal AERACKxSBO ~extieee.std_logic_1164.STD_LOGIC 0 171 (_entity (_out ))))
				(_port (_internal XxDI ~extieee.std_logic_1164.STD_LOGIC 0 172 (_entity (_in ))))
				(_port (_internal UseLongAckxSI ~extieee.std_logic_1164.STD_LOGIC 0 173 (_entity (_in ))))
				(_port (_internal FifoFullxSI ~extieee.std_logic_1164.STD_LOGIC 0 174 (_entity (_in ))))
				(_port (_internal FifoWritexEO ~extieee.std_logic_1164.STD_LOGIC 0 175 (_entity (_out ))))
				(_port (_internal TimestampRegWritexEO ~extieee.std_logic_1164.STD_LOGIC 0 176 (_entity (_out ))))
				(_port (_internal AddressRegWritexEO ~extieee.std_logic_1164.STD_LOGIC 0 177 (_entity (_out ))))
				(_port (_internal AddressTimestampSelectxSO ~STD_LOGIC_VECTOR{1~downto~0}~132 0 178 (_entity (_out ))))
				(_port (_internal ADCvalueReadyxSI ~extieee.std_logic_1164.STD_LOGIC 0 179 (_entity (_in ))))
				(_port (_internal ReadADCvaluexEO ~extieee.std_logic_1164.STD_LOGIC 0 180 (_entity (_out ))))
				(_port (_internal TimestampOverflowxSI ~extieee.std_logic_1164.STD_LOGIC 0 181 (_entity (_in ))))
				(_port (_internal TriggerxSI ~extieee.std_logic_1164.STD_LOGIC 0 182 (_entity (_in ))))
				(_port (_internal AddressMSBxDO ~STD_LOGIC_VECTOR{1~downto~0}~134 0 183 (_entity (_out ))))
				(_port (_internal ResetTimestampxSBI ~extieee.std_logic_1164.STD_LOGIC 0 184 (_entity (_in ))))
			)
		)
		(ADCStateMachine
			(_object
				(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 190 (_entity (_in ))))
				(_port (_internal ADCclockxCO ~extieee.std_logic_1164.STD_LOGIC 0 191 (_entity (_out ))))
				(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 192 (_entity (_in ))))
				(_port (_internal ADCwordxDI ~STD_LOGIC_VECTOR{9~downto~0}~13 0 193 (_entity (_in ))))
				(_port (_internal ADCoutxDO ~STD_LOGIC_VECTOR{13~downto~0}~13 0 194 (_entity (_out ))))
				(_port (_internal ADCoexEBO ~extieee.std_logic_1164.STD_LOGIC 0 195 (_entity (_out ))))
				(_port (_internal ADCstbyxEO ~extieee.std_logic_1164.STD_LOGIC 0 196 (_entity (_out ))))
				(_port (_internal ADCovrxSI ~extieee.std_logic_1164.STD_LOGIC 0 197 (_entity (_in ))))
				(_port (_internal RegisterWritexEO ~extieee.std_logic_1164.STD_LOGIC 0 198 (_entity (_out ))))
				(_port (_internal SRLatchxEI ~extieee.std_logic_1164.STD_LOGIC 0 199 (_entity (_in ))))
				(_port (_internal RunADCxSI ~extieee.std_logic_1164.STD_LOGIC 0 200 (_entity (_in ))))
				(_port (_internal ExposurexDI ~STD_LOGIC_VECTOR{15~downto~0}~13 0 201 (_entity (_in ))))
				(_port (_internal ColSettlexDI ~STD_LOGIC_VECTOR{15~downto~0}~136 0 202 (_entity (_in ))))
				(_port (_internal RowSettlexDI ~STD_LOGIC_VECTOR{15~downto~0}~138 0 203 (_entity (_in ))))
				(_port (_internal ResSettlexDI ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 204 (_entity (_in ))))
				(_port (_internal FramePeriodxDI ~STD_LOGIC_VECTOR{15~downto~0}~1312 0 205 (_entity (_in ))))
				(_port (_internal SBRet10xEI ~extieee.std_logic_1164.STD_LOGIC 0 206 (_entity (_in ))))
				(_port (_internal TestPixelxEI ~extieee.std_logic_1164.STD_LOGIC 0 207 (_entity (_in ))))
				(_port (_internal ExtTriggerxEI ~extieee.std_logic_1164.STD_LOGIC 0 208 (_entity (_in ))))
				(_port (_internal CDVSTestSRRowInxSO ~extieee.std_logic_1164.STD_LOGIC 0 209 (_entity (_out ))))
				(_port (_internal CDVSTestSRRowClockxSO ~extieee.std_logic_1164.STD_LOGIC 0 210 (_entity (_out ))))
				(_port (_internal CDVSTestSRColInxSO ~extieee.std_logic_1164.STD_LOGIC 0 211 (_entity (_out ))))
				(_port (_internal CDVSTestSRColClockxSO ~extieee.std_logic_1164.STD_LOGIC 0 212 (_entity (_out ))))
				(_port (_internal CDVSTestColMode0xSO ~extieee.std_logic_1164.STD_LOGIC 0 213 (_entity (_out ))))
				(_port (_internal CDVSTestColMode1xSO ~extieee.std_logic_1164.STD_LOGIC 0 214 (_entity (_out ))))
				(_port (_internal CDVSTestApsTxGatexSO ~extieee.std_logic_1164.STD_LOGIC 0 215 (_entity (_out ))))
				(_port (_internal ADCStateOutputLEDxSO ~extieee.std_logic_1164.STD_LOGIC 0 216 (_entity (_out ))))
			)
		)
		(ADCvalueReady
			(_object
				(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 221 (_entity (_in ))))
				(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 222 (_entity (_in ))))
				(_port (_internal RegisterWritexEI ~extieee.std_logic_1164.STD_LOGIC 0 223 (_entity (_in ))))
				(_port (_internal ReadValuexEI ~extieee.std_logic_1164.STD_LOGIC 0 224 (_entity (_in ))))
				(_port (_internal ValueReadyxSO ~extieee.std_logic_1164.STD_LOGIC 0 225 (_entity (_out ))))
			)
		)
		(cDVSResetStateMachine
			(_object
				(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 144 (_entity (_in ))))
				(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 145 (_entity (_in ))))
				(_port (_internal AERackxSBI ~extieee.std_logic_1164.STD_LOGIC 0 146 (_entity (_in ))))
				(_port (_internal RxcolGxSI ~extieee.std_logic_1164.STD_LOGIC 0 147 (_entity (_in ))))
				(_port (_internal cDVSresetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 148 (_entity (_in ))))
				(_port (_internal CDVSresetxRBO ~extieee.std_logic_1164.STD_LOGIC 0 149 (_entity (_out ))))
			)
		)
	)
	(_instantiation uClockGen 0 391 (_component clockgen )
		(_port
			((CLK)(IFClockxCI))
			((RESET)(ResetxR))
			((CLKOP)(ClockxC))
			((LOCK)(LockxS))
		)
		(_use (_entity . clockgen)
		)
	)
	(_instantiation shiftRegister_1 0 413 (_component shiftRegister )
		(_generic
			((width)((i 96)))
		)
		(_port
			((ClockxCI)(SRClockxC))
			((ResetxRBI)(ResetxRB))
			((LatchxEI)(SRLatchxE))
			((DxDI)(SRinxD))
			((QxDO)(SRoutxD))
			((DataOutxDO)(SRDataOutxD))
		)
		(_use (_entity . shiftRegister)
			(_generic
				((width)((i 96)))
			)
			(_port
				((ClockxCI)(ClockxCI))
				((ResetxRBI)(ResetxRBI))
				((LatchxEI)(LatchxEI))
				((DxDI)(DxDI))
				((QxDO)(QxDO))
				((DataOutxDO)(DataOutxDO))
			)
		)
	)
	(_instantiation uFifo 0 432 (_component AERfifo )
		(_port
			((Data)(FifoDataInxD))
			((WrClock)(ClockxC))
			((RdClock)(IfClockxC))
			((WrEn)(FifoWritexE))
			((RdEn)(FifoReadxE))
			((Reset)(ResetxR))
			((RPReset)(ResetxR))
			((Q)(FifoDataOutxD))
			((Empty)(FifoEmptyxS))
			((Full)(FifoFullxS))
			((AlmostEmpty)(FifoAlmostEmptyxS))
			((AlmostFull)(FifoAlmostFullxS))
		)
		(_use (_entity . AERfifo)
		)
	)
	(_instantiation uMonitorAddressRegister 0 449 (_component wordRegister )
		(_generic
			((width)((i 10)))
		)
		(_port
			((ClockxCI)(ClockxC))
			((ResetxRBI)(ResetxRB))
			((WriteEnablexEI)(AddressRegWritexE))
			((DataInxDI)(AERMonitorAddressxDI))
			((DataOutxDO)(AddressRegOutxD))
		)
		(_use (_entity . wordRegister)
			(_generic
				((width)((i 10)))
			)
			(_port
				((ClockxCI)(ClockxCI))
				((ResetxRBI)(ResetxRBI))
				((WriteEnablexEI)(WriteEnablexEI))
				((DataInxDI)(DataInxDI))
				((DataOutxDO)(DataOutxDO))
			)
		)
	)
	(_instantiation uMonitorTimestampRegister 0 459 (_component wordRegister )
		(_generic
			((width)((i 14)))
		)
		(_port
			((ClockxCI)(ClockxC))
			((ResetxRBI)(ResetxRB))
			((WriteEnablexEI)(TimestampRegWritexE))
			((DataInxDI)(ActualTimestampxD))
			((DataOutxDO)(MonitorTimestampxD))
		)
		(_use (_entity . wordRegister)
			(_generic
				((width)((i 14)))
			)
			(_port
				((ClockxCI)(ClockxCI))
				((ResetxRBI)(ResetxRBI))
				((WriteEnablexEI)(WriteEnablexEI))
				((DataInxDI)(DataInxDI))
				((DataOutxDO)(DataOutxDO))
			)
		)
	)
	(_instantiation uADCRegister 0 469 (_component wordRegister )
		(_generic
			((width)((i 14)))
		)
		(_port
			((ClockxCI)(IfClockxC))
			((ResetxRBI)(ResetxRB))
			((WriteEnablexEI)(ADCregWritexE))
			((DataInxDI)(ADCregInxD))
			((DataOutxDO)(ADCregOutxD))
		)
		(_use (_entity . wordRegister)
			(_generic
				((width)((i 14)))
			)
			(_port
				((ClockxCI)(ClockxCI))
				((ResetxRBI)(ResetxRBI))
				((WriteEnablexEI)(WriteEnablexEI))
				((DataInxDI)(DataInxDI))
				((DataOutxDO)(DataOutxDO))
			)
		)
	)
	(_instantiation uEarlyPaketTimer 0 481 (_component earlyPaketTimer )
		(_port
			((ClockxCI)(ClockxC))
			((ResetxRBI)(ResetxRB))
			((ClearxSI)(ResetEarlyPaketTimerxS))
			((TimerExpiredxSO)(EarlyPaketTimerOverflowxS))
		)
		(_use (_entity . earlyPaketTimer)
		)
	)
	(_instantiation uEventCounter 0 488 (_component eventCounter )
		(_port
			((ClockxCI)(ClockxC))
			((ResetxRBI)(ResetxRB))
			((ClearxSI)(ResetEventCounterxS))
			((IncrementxSI)(IncEventCounterxS))
			((OverflowxSO)(ECResetEarlyPaketTimerxS))
		)
		(_use (_entity . eventCounter)
		)
	)
	(_instantiation uTimestampCounter 0 496 (_component timestampCounter )
		(_port
			((ClockxCI)(ClockxC))
			((ResetxRBI)(CounterResetxRB))
			((IncrementxSI)(IncxS))
			((OverflowxSO)(TimestampOverflowxS))
			((DataxDO)(ActualTimestampxD))
		)
		(_use (_entity . timestampCounter)
		)
	)
	(_instantiation uSynchronizerStateMachine_1 0 504 (_component synchronizerStateMachine )
		(_port
			((ClockxCI)(ClockxC))
			((ResetxRBI)(ResetxRB))
			((RunxSI)(RunxS))
			((ConfigxSI)(TimestampMasterxS))
			((SyncInxABI)(SyncInxAB))
			((SyncOutxSBO)(SyncOutxSB))
			((TriggerxSO)(TriggerxS))
			((HostResetTimestampxSI)(HostResetTimestampxS))
			((ResetTimestampxSBO)(SynchronizerResetTimestampxSB))
			((IncrementCounterxSO)(IncxS))
		)
		(_use (_entity . synchronizerStateMachine)
		)
	)
	(_instantiation fifoStatemachine_1 0 519 (_component fifoStatemachine )
		(_port
			((ClockxCI)(IfClockxC))
			((ResetxRBI)(ResetxRB))
			((RunxSI)(RunxS))
			((FifoTransactionxSO)(FifoTransactionxS))
			((FX2FifoInFullxSBI)(FX2FifoInFullxSBI))
			((FifoEmptyxSI)(FifoEmptyxS))
			((FifoReadxEO)(FifoReadxE))
			((FX2FifoWritexEBO)(FX2FifoWritexEB))
			((FX2FifoPktEndxSBO)(FX2FifoPktEndxSB))
			((FX2FifoAddressxDO)(FX2FifoAddressxDO))
			((IncEventCounterxSO)(IncEventCounterxS))
			((ResetEventCounterxSO)(ResetEventCounterxS))
			((ResetEarlyPaketTimerxSO)(SMResetEarlyPaketTimerxS))
			((EarlyPaketTimerOverflowxSI)(EarlyPaketTimerOverflowxS))
		)
		(_use (_entity . fifoStatemachine)
		)
	)
	(_instantiation monitorStateMachine_1 0 536 (_component monitorStateMachine )
		(_port
			((ClockxCI)(ClockxC))
			((ResetxRBI)(ResetxRB))
			((AERREQxSBI)(AERREQxSB))
			((AERACKxSBO)(AERMonitorACKxSB))
			((XxDI)(AERMonitorAddressxDI(9)))
			((UseLongAckxSI)(UseLongAckxS))
			((FifoFullxSI)(FifoFullxS))
			((FifoWritexEO)(FifoWritexE))
			((TimestampRegWritexEO)(TimestampRegWritexE))
			((AddressRegWritexEO)(AddressRegWritexE))
			((AddressTimestampSelectxSO)(AddressTimestampSelectxS))
			((ADCvalueReadyxSI)(ADCvalueReadyxS))
			((ReadADCvaluexEO)(ReadADCvaluexE))
			((TimestampOverflowxSI)(TimestampOverflowxS))
			((TriggerxSI)(TriggerxS))
			((AddressMSBxDO)(AddressMSBxD))
			((ResetTimestampxSBI)(SynchronizerResetTimestampxSB))
		)
		(_use (_entity . monitorStateMachine)
		)
	)
	(_instantiation ADCStateMachine_1 0 556 (_component ADCStateMachine )
		(_port
			((ClockxCI)(IfClockxC))
			((ADCclockxCO)(ADCclockxC))
			((ResetxRBI)(ADCsmRstxE))
			((ADCwordxDI)(ADCwordxDI))
			((ADCoutxDO)(ADCdataxD))
			((ADCoexEBO)(ADCoexEB))
			((ADCstbyxEO)(ADCstbyxE))
			((ADCovrxSI)(ADCovrxS))
			((RegisterWritexEO)(ADCregWritexE))
			((SRLatchxEI)(SRLatchxE))
			((RunADCxSI)(RunADCxS))
			((ExposurexDI)(ExposurexD))
			((ColSettlexDI)(ColSettlexD))
			((RowSettlexDI)(RowSettlexD))
			((ResSettlexDI)(ResSettlexD))
			((FramePeriodxDI)(FramePeriodxD))
			((SBRet10xEI)(SBRet10xE))
			((TestPixelxEI)(TestPixelxE))
			((ExtTriggerxEI)(ExtTriggerxE))
			((CDVSTestSRRowInxSO)(CDVSTestSRRowInxS))
			((CDVSTestSRRowClockxSO)(CDVSTestSRRowClockxS))
			((CDVSTestSRColInxSO)(CDVSTestSRColInxS))
			((CDVSTestSRColClockxSO)(CDVSTestSRColClockxS))
			((CDVSTestColMode0xSO)(CDVSTestColMode0xS))
			((CDVSTestColMode1xSO)(CDVSTestColMode1xS))
			((CDVSTestApsTxGatexSO)(CDVSTestApsTxGatexS))
			((ADCStateOutputLEDxSO)(ADCStateOutputLEDxS))
		)
		(_use (_entity . ADCStateMachine)
			(_port
				((ClockxCI)(ClockxCI))
				((ADCclockxCO)(ADCclockxCO))
				((ResetxRBI)(ResetxRBI))
				((ADCwordxDI)(ADCwordxDI))
				((ADCoutxDO)(ADCoutxDO))
				((ADCstbyxEO)(ADCstbyxEO))
				((ADCoexEBO)(ADCoexEBO))
				((ADCovrxSI)(ADCovrxSI))
				((RegisterWritexEO)(RegisterWritexEO))
				((SRLatchxEI)(SRLatchxEI))
				((RunADCxSI)(RunADCxSI))
				((ExposurexDI)(ExposurexDI))
				((ColSettlexDI)(ColSettlexDI))
				((RowSettlexDI)(RowSettlexDI))
				((ResSettlexDI)(ResSettlexDI))
				((FramePeriodxDI)(FramePeriodxDI))
				((SBRet10xEI)(SBRet10xEI))
				((TestPixelxEI)(TestPixelxEI))
				((ExtTriggerxEI)(ExtTriggerxEI))
				((CDVSTestSRRowInxSO)(CDVSTestSRRowInxSO))
				((CDVSTestSRRowClockxSO)(CDVSTestSRRowClockxSO))
				((CDVSTestSRColInxSO)(CDVSTestSRColInxSO))
				((CDVSTestSRColClockxSO)(CDVSTestSRColClockxSO))
				((CDVSTestColMode0xSO)(CDVSTestColMode0xSO))
				((CDVSTestColMode1xSO)(CDVSTestColMode1xSO))
				((CDVSTestApsTxGatexSO)(CDVSTestApsTxGatexSO))
				((ADCStateOutputLEDxSO)(ADCStateOutputLEDxSO))
			)
		)
	)
	(_instantiation ADCvalueReady_1 0 590 (_component ADCvalueReady )
		(_port
			((ClockxCI)(ClockxC))
			((ResetxRBI)(ResetxRB))
			((RegisterWritexEI)(ADCregWritexE))
			((ReadValuexEI)(ReadADCvaluexE))
			((ValueReadyxSO)(ADCvalueReadyxS))
		)
		(_use (_entity . ADCvalueReady)
		)
	)
	(_instantiation cDVSResetStateMachine_1 0 598 (_component cDVSResetStateMachine )
		(_port
			((ClockxCI)(ClockxC))
			((ResetxRBI)(ResetxRB))
			((AERackxSBI)(AERREQxSB))
			((RxcolGxSI)(RxcolGxS))
			((cDVSresetxRBI)(PE3xSI))
			((CDVSresetxRBO)(CDVSTestPeriodicChipResetxRB))
		)
		(_use (_entity . cDVSResetStateMachine)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal FX2FifoDataxDIO ~STD_LOGIC_VECTOR{15~downto~0}~12 0 29 (_entity (_out ))))
		(_port (_internal FX2FifoInFullxSBI ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal FX2FifoWritexEBO ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_port (_internal FX2FifoReadxEBO ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
		(_port (_internal FX2FifoPktEndxSBO ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal FX2FifoAddressxDO ~STD_LOGIC_VECTOR{1~downto~0}~12 0 35 (_entity (_out ))))
		(_port (_internal IfClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_in ))))
		(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ))))
		(_port (_internal Sync1xABI ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_in ))))
		(_port (_internal SynchOutxSBO ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_out ))))
		(_port (_internal PC0xSIO ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_inout ))))
		(_port (_internal PC1xSIO ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_inout ))))
		(_port (_internal PC2xSIO ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_inout ))))
		(_port (_internal PC3xSIO ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_inout ))))
		(_port (_internal PA0xSIO ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_inout ))))
		(_port (_internal PA1xSIO ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_inout ))))
		(_port (_internal PA3xSIO ~extieee.std_logic_1164.STD_LOGIC 0 56 (_entity (_inout ))))
		(_port (_internal PA7xSIO ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_inout ))))
		(_port (_internal PE2xSI ~extieee.std_logic_1164.STD_LOGIC 0 59 (_entity (_in ))))
		(_port (_internal PE3xSI ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_in ))))
		(_port (_internal FXLEDxSI ~extieee.std_logic_1164.STD_LOGIC 0 62 (_entity (_in ))))
		(_port (_internal ADCclockxCO ~extieee.std_logic_1164.STD_LOGIC 0 65 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~12 0 66 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_port (_internal ADCwordxDI ~STD_LOGIC_VECTOR{9~downto~0}~12 0 66 (_entity (_in ))))
		(_port (_internal ADCoexEBO ~extieee.std_logic_1164.STD_LOGIC 0 68 (_entity (_out ))))
		(_port (_internal ADCstbyxEO ~extieee.std_logic_1164.STD_LOGIC 0 69 (_entity (_out ))))
		(_port (_internal ADCovrxSI ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_in ))))
		(_port (_internal CDVSTestSRRowClockxSO ~extieee.std_logic_1164.STD_LOGIC 0 72 (_entity (_out ))))
		(_port (_internal CDVSTestSRColClockxSO ~extieee.std_logic_1164.STD_LOGIC 0 73 (_entity (_out ))))
		(_port (_internal CDVSTestSRRowInxSO ~extieee.std_logic_1164.STD_LOGIC 0 74 (_entity (_out ))))
		(_port (_internal CDVSTestSRColInxSO ~extieee.std_logic_1164.STD_LOGIC 0 75 (_entity (_out ))))
		(_port (_internal CDVSTestBiasEnablexEO ~extieee.std_logic_1164.STD_LOGIC 0 77 (_entity (_out ))))
		(_port (_internal CDVSTestChipResetxRBO ~extieee.std_logic_1164.STD_LOGIC 0 78 (_entity (_out ))))
		(_port (_internal CDVSTestColMode0xSO ~extieee.std_logic_1164.STD_LOGIC 0 80 (_entity (_out ))))
		(_port (_internal CDVSTestColMode1xSO ~extieee.std_logic_1164.STD_LOGIC 0 81 (_entity (_out ))))
		(_port (_internal CDVSTestBiasDiagSelxSO ~extieee.std_logic_1164.STD_LOGIC 0 83 (_entity (_out ))))
		(_port (_internal CDVSTestBiasBitOutxSI ~extieee.std_logic_1164.STD_LOGIC 0 84 (_entity (_in ))))
		(_port (_internal CDVSTestApsTxGatexSO ~extieee.std_logic_1164.STD_LOGIC 0 86 (_entity (_out ))))
		(_port (_internal LED1xSO ~extieee.std_logic_1164.STD_LOGIC 0 89 (_entity (_out ))))
		(_port (_internal LED2xSO ~extieee.std_logic_1164.STD_LOGIC 0 90 (_entity (_out ))))
		(_port (_internal LED3xSO ~extieee.std_logic_1164.STD_LOGIC 0 91 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 93 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal DebugxSIO ~STD_LOGIC_VECTOR{15~downto~0}~122 0 93 (_entity (_inout ))))
		(_port (_internal AERMonitorREQxABI ~extieee.std_logic_1164.STD_LOGIC 0 96 (_entity (_in ))))
		(_port (_internal AERMonitorACKxSBO ~extieee.std_logic_1164.STD_LOGIC 0 97 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~124 0 98 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_port (_internal AERMonitorAddressxDI ~STD_LOGIC_VECTOR{9~downto~0}~124 0 98 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 115 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~132 0 178 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~134 0 183 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~13 0 193 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~13 0 194 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 201 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~136 0 202 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~138 0 203 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 204 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1312 0 205 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~1318 0 254 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1320 0 267 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 274 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~1324 0 285 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_signal (_internal MonitorTimestampxD ~STD_LOGIC_VECTOR{13~downto~0}~1324 0 285 (_architecture (_uni ))))
		(_signal (_internal ActualTimestampxD ~STD_LOGIC_VECTOR{13~downto~0}~1324 0 286 (_architecture (_uni ))))
		(_signal (_internal TimestampRegWritexE ~extieee.std_logic_1164.STD_LOGIC 0 289 (_architecture (_uni ))))
		(_signal (_internal SyncInxAB ~extieee.std_logic_1164.STD_LOGIC 0 291 (_architecture (_uni ))))
		(_signal (_internal AERREQxSB ~extieee.std_logic_1164.STD_LOGIC 0 293 (_architecture (_uni ))))
		(_signal (_internal AERReqSyncxSBN ~extieee.std_logic_1164.STD_LOGIC 0 293 (_architecture (_uni ))))
		(_signal (_internal AERMonitorACKxSB ~extieee.std_logic_1164.STD_LOGIC 0 295 (_architecture (_uni ))))
		(_signal (_internal UseLongAckxS ~extieee.std_logic_1164.STD_LOGIC 0 296 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1326 0 299 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal AddressTimestampSelectxS ~STD_LOGIC_VECTOR{1~downto~0}~1326 0 299 (_architecture (_uni ))))
		(_signal (_internal IncEventCounterxS ~extieee.std_logic_1164.STD_LOGIC 0 305 (_architecture (_uni ))))
		(_signal (_internal ResetEventCounterxS ~extieee.std_logic_1164.STD_LOGIC 0 306 (_architecture (_uni ))))
		(_signal (_internal ResetEarlyPaketTimerxS ~extieee.std_logic_1164.STD_LOGIC 0 307 (_architecture (_uni ))))
		(_signal (_internal EarlyPaketTimerOverflowxS ~extieee.std_logic_1164.STD_LOGIC 0 308 (_architecture (_uni ))))
		(_signal (_internal SMResetEarlyPaketTimerxS ~extieee.std_logic_1164.STD_LOGIC 0 309 (_architecture (_uni ))))
		(_signal (_internal ECResetEarlyPaketTimerxS ~extieee.std_logic_1164.STD_LOGIC 0 310 (_architecture (_uni ))))
		(_signal (_internal ClockxC ~extieee.std_logic_1164.STD_LOGIC 0 313 (_architecture (_uni )(_event))))
		(_signal (_internal IfClockxC ~extieee.std_logic_1164.STD_LOGIC 0 313 (_architecture (_uni ))))
		(_signal (_internal ResetxRB ~extieee.std_logic_1164.STD_LOGIC 0 314 (_architecture (_uni ))))
		(_signal (_internal ResetxR ~extieee.std_logic_1164.STD_LOGIC 0 314 (_architecture (_uni ))))
		(_signal (_internal RunxS ~extieee.std_logic_1164.STD_LOGIC 0 315 (_architecture (_uni ))))
		(_signal (_internal CounterResetxRB ~extieee.std_logic_1164.STD_LOGIC 0 316 (_architecture (_uni ))))
		(_signal (_internal SynchronizerResetTimestampxSB ~extieee.std_logic_1164.STD_LOGIC 0 317 (_architecture (_uni ))))
		(_signal (_internal CDVSTestChipResetxRB ~extieee.std_logic_1164.STD_LOGIC 0 318 (_internal (_uni ))))
		(_signal (_internal CDVSTestPeriodicChipResetxRB ~extieee.std_logic_1164.STD_LOGIC 0 319 (_architecture (_uni ))))
		(_signal (_internal RxcolGxS ~extieee.std_logic_1164.STD_LOGIC 0 320 (_architecture (_uni ))))
		(_signal (_internal TimestampOverflowxS ~extieee.std_logic_1164.STD_LOGIC 0 323 (_architecture (_uni ))))
		(_signal (_internal AddressMSBxD ~STD_LOGIC_VECTOR{1~downto~0}~1326 0 324 (_architecture (_uni ))))
		(_signal (_internal TimestampMasterxS ~extieee.std_logic_1164.STD_LOGIC 0 325 (_architecture (_uni ))))
		(_signal (_internal FifoTransactionxS ~extieee.std_logic_1164.STD_LOGIC 0 328 (_architecture (_uni ))))
		(_signal (_internal FX2FifoWritexEB ~extieee.std_logic_1164.STD_LOGIC 0 329 (_architecture (_uni ))))
		(_signal (_internal FX2FifoPktEndxSB ~extieee.std_logic_1164.STD_LOGIC 0 330 (_architecture (_uni ))))
		(_signal (_internal SyncOutxSB ~extieee.std_logic_1164.STD_LOGIC 0 331 (_architecture (_uni ))))
		(_signal (_internal HostResetTimestampxS ~extieee.std_logic_1164.STD_LOGIC 0 332 (_architecture (_uni ))))
		(_signal (_internal TriggerxS ~extieee.std_logic_1164.STD_LOGIC 0 334 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~1328 0 336 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_signal (_internal AddressRegOutxD ~STD_LOGIC_VECTOR{9~downto~0}~1328 0 336 (_architecture (_uni ))))
		(_signal (_internal AddressRegWritexE ~extieee.std_logic_1164.STD_LOGIC 0 337 (_architecture (_uni ))))
		(_signal (_internal AddressRegOut8xD ~extieee.std_logic_1164.STD_LOGIC 0 338 (_architecture (_uni ))))
		(_signal (_internal IncxS ~extieee.std_logic_1164.STD_LOGIC 0 341 (_architecture (_uni ))))
		(_signal (_internal ReadADCvaluexE ~extieee.std_logic_1164.STD_LOGIC 0 344 (_architecture (_uni ))))
		(_signal (_internal ADCvalueReadyxS ~extieee.std_logic_1164.STD_LOGIC 0 344 (_architecture (_uni ))))
		(_signal (_internal ADCregInxD ~STD_LOGIC_VECTOR{13~downto~0}~1324 0 345 (_architecture (_uni ))))
		(_signal (_internal ADCregOutxD ~STD_LOGIC_VECTOR{13~downto~0}~1324 0 346 (_architecture (_uni ))))
		(_signal (_internal ADCregWritexE ~extieee.std_logic_1164.STD_LOGIC 0 347 (_architecture (_uni ))))
		(_signal (_internal ADCdataxD ~STD_LOGIC_VECTOR{13~downto~0}~1324 0 348 (_architecture (_uni ))))
		(_signal (_internal SBRet10xE ~extieee.std_logic_1164.STD_LOGIC 0 349 (_architecture (_uni ))))
		(_signal (_internal ADCsmRstxE ~extieee.std_logic_1164.STD_LOGIC 0 351 (_architecture (_uni ))))
		(_signal (_internal ADCclockxC ~extieee.std_logic_1164.STD_LOGIC 0 352 (_architecture (_uni ))))
		(_signal (_internal ADCoexEB ~extieee.std_logic_1164.STD_LOGIC 0 353 (_architecture (_uni ))))
		(_signal (_internal ADCstbyxE ~extieee.std_logic_1164.STD_LOGIC 0 354 (_architecture (_uni ))))
		(_signal (_internal ADCovrxS ~extieee.std_logic_1164.STD_LOGIC 0 355 (_architecture (_uni ))))
		(_signal (_internal CDVSTestSRRowClockxS ~extieee.std_logic_1164.STD_LOGIC 0 356 (_architecture (_uni ))))
		(_signal (_internal CDVSTestSRRowInxS ~extieee.std_logic_1164.STD_LOGIC 0 356 (_architecture (_uni ))))
		(_signal (_internal CDVSTestSRColClockxS ~extieee.std_logic_1164.STD_LOGIC 0 357 (_architecture (_uni ))))
		(_signal (_internal CDVSTestSRColInxS ~extieee.std_logic_1164.STD_LOGIC 0 357 (_architecture (_uni ))))
		(_signal (_internal CDVSTestColMode0xS ~extieee.std_logic_1164.STD_LOGIC 0 358 (_architecture (_uni ))))
		(_signal (_internal CDVSTestColMode1xS ~extieee.std_logic_1164.STD_LOGIC 0 358 (_architecture (_uni ))))
		(_signal (_internal CDVSTestApsTxGatexS ~extieee.std_logic_1164.STD_LOGIC 0 359 (_architecture (_uni ))))
		(_signal (_internal ExtTriggerxE ~extieee.std_logic_1164.STD_LOGIC 0 360 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{95~downto~0}~13 0 362 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 95)(i 0))))))
		(_signal (_internal SRDataOutxD ~STD_LOGIC_VECTOR{95~downto~0}~13 0 362 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1330 0 364 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal ExposurexD ~STD_LOGIC_VECTOR{15~downto~0}~1330 0 364 (_architecture (_uni ))))
		(_signal (_internal ColSettlexD ~STD_LOGIC_VECTOR{15~downto~0}~1330 0 364 (_architecture (_uni ))))
		(_signal (_internal RowSettlexD ~STD_LOGIC_VECTOR{15~downto~0}~1330 0 364 (_architecture (_uni ))))
		(_signal (_internal ResSettlexD ~STD_LOGIC_VECTOR{15~downto~0}~1330 0 364 (_architecture (_uni ))))
		(_signal (_internal FramePeriodxD ~STD_LOGIC_VECTOR{15~downto~0}~1330 0 365 (_architecture (_uni ))))
		(_signal (_internal TestPixelxE ~extieee.std_logic_1164.STD_LOGIC 0 366 (_architecture (_uni ))))
		(_signal (_internal SRoutxD ~extieee.std_logic_1164.STD_LOGIC 0 368 (_architecture (_uni ))))
		(_signal (_internal SRinxD ~extieee.std_logic_1164.STD_LOGIC 0 368 (_architecture (_uni ))))
		(_signal (_internal SRLatchxE ~extieee.std_logic_1164.STD_LOGIC 0 368 (_architecture (_uni ))))
		(_signal (_internal SRClockxC ~extieee.std_logic_1164.STD_LOGIC 0 368 (_architecture (_uni ))))
		(_signal (_internal RunADCxS ~extieee.std_logic_1164.STD_LOGIC 0 369 (_architecture (_uni ))))
		(_signal (_internal ADCStateOutputLEDxS ~extieee.std_logic_1164.STD_LOGIC 0 371 (_architecture (_uni ))))
		(_signal (_internal LockxS ~extieee.std_logic_1164.STD_LOGIC 0 374 (_architecture (_uni ))))
		(_signal (_internal FifoDataInxD ~STD_LOGIC_VECTOR{15~downto~0}~1330 0 377 (_architecture (_uni ))))
		(_signal (_internal FifoDataOutxD ~STD_LOGIC_VECTOR{15~downto~0}~1330 0 377 (_architecture (_uni ))))
		(_signal (_internal FifoWritexE ~extieee.std_logic_1164.STD_LOGIC 0 378 (_architecture (_uni ))))
		(_signal (_internal FifoReadxE ~extieee.std_logic_1164.STD_LOGIC 0 378 (_architecture (_uni ))))
		(_signal (_internal FifoEmptyxS ~extieee.std_logic_1164.STD_LOGIC 0 379 (_architecture (_uni ))))
		(_signal (_internal FifoAlmostEmptyxS ~extieee.std_logic_1164.STD_LOGIC 0 379 (_architecture (_uni ))))
		(_signal (_internal FifoFullxS ~extieee.std_logic_1164.STD_LOGIC 0 379 (_architecture (_uni ))))
		(_signal (_internal FifoAlmostFullxS ~extieee.std_logic_1164.STD_LOGIC 0 379 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1332 0 382 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal selectADC ~STD_LOGIC_VECTOR{1~downto~0}~1332 0 382 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1334 0 383 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal selectaddress ~STD_LOGIC_VECTOR{1~downto~0}~1334 0 383 (_architecture (_string \"01"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1336 0 384 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal selecttimestamp ~STD_LOGIC_VECTOR{1~downto~0}~1336 0 384 (_architecture (_string \"00"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1338 0 385 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal selecttrigger ~STD_LOGIC_VECTOR{1~downto~0}~1338 0 385 (_architecture (_string \"10"\))))
		(_process
			(line__388(_architecture 0 0 388 (_assignment (_simple)(_alias((IfClockxC)(IfClockxCI)))(_target(60))(_sensitivity(6)))))
			(line__389(_architecture 1 0 389 (_assignment (_simple)(_alias((ADCclockxCO)(ADCclockxC)))(_target(21))(_sensitivity(90)))))
			(line__402(_architecture 2 0 402 (_assignment (_simple)(_alias((CDVSTestBiasDiagSelxSO)(PA0xSIO)))(_target(34))(_sensitivity(14)))))
			(line__405(_architecture 3 0 405 (_assignment (_simple)(_alias((ResetxRB)(ResetxRBI)))(_target(61))(_sensitivity(7)))))
			(line__406(_architecture 4 0 406 (_assignment (_simple)(_target(62))(_sensitivity(7)))))
			(line__407(_architecture 5 0 407 (_assignment (_simple)(_alias((CounterResetxRB)(SynchronizerResetTimestampxSB)))(_target(64))(_sensitivity(65)))))
			(line__409(_architecture 6 0 409 (_assignment (_simple)(_alias((FX2FifoReadxEBO)(_string \"1"\)))(_target(3)))))
			(line__411(_architecture 7 0 411 (_assignment (_simple)(_alias((SyncInxAB)(Sync1xABI)))(_target(47))(_sensitivity(8)))))
			(line__424(_architecture 8 0 424 (_assignment (_simple)(_alias((ExposurexD)(SRDataOutxD(d_15_0))))(_target(103))(_sensitivity(102(d_15_0))))))
			(line__425(_architecture 9 0 425 (_assignment (_simple)(_alias((ColSettlexD)(SRDataOutxD(d_31_16))))(_target(104))(_sensitivity(102(d_31_16))))))
			(line__426(_architecture 10 0 426 (_assignment (_simple)(_alias((RowSettlexD)(SRDataOutxD(d_47_32))))(_target(105))(_sensitivity(102(d_47_32))))))
			(line__427(_architecture 11 0 427 (_assignment (_simple)(_alias((ResSettlexD)(SRDataOutxD(d_63_48))))(_target(106))(_sensitivity(102(d_63_48))))))
			(line__428(_architecture 12 0 428 (_assignment (_simple)(_alias((FramePeriodxD)(SRDataOutxD(d_79_64))))(_target(107))(_sensitivity(102(d_79_64))))))
			(line__429(_architecture 13 0 429 (_assignment (_simple)(_alias((TestPixelxE)(SRDataOutxD(94))))(_target(108))(_sensitivity(102(94))))))
			(line__430(_architecture 14 0 430 (_assignment (_simple)(_alias((SBRet10xE)(SRDataOutxD(95))))(_target(88))(_sensitivity(102(95))))))
			(line__447(_architecture 15 0 447 (_assignment (_simple)(_alias((FX2FifoDataxDIO)(FifoDataOutxD)))(_target(0))(_sensitivity(117)))))
			(line__479(_architecture 16 0 479 (_assignment (_simple)(_alias((ADCregInxD)(ADCdataxD)))(_target(84))(_sensitivity(87)))))
			(line__517(_architecture 17 0 517 (_assignment (_simple)(_alias((TimestampMasterxS)(_string \"1"\)))(_target(71)))))
			(line__587(_architecture 18 0 587 (_assignment (_simple)(_alias((ADCovrxS)(ADCovrxSI)))(_target(93))(_sensitivity(25)))))
			(line__588(_architecture 19 0 588 (_assignment (_simple)(_target(89))(_sensitivity(61)(63)))))
			(line__607(_architecture 20 0 607 (_assignment (_simple)(_alias((SynchOutxSBO)(SyncOutxSB)))(_target(9))(_sensitivity(75)))))
			(line__608(_architecture 21 0 608 (_assignment (_simple)(_alias((FX2FifoPktEndxSBO)(FX2FifoPktEndxSB)))(_target(4))(_sensitivity(74)))))
			(line__609(_architecture 22 0 609 (_assignment (_simple)(_alias((FX2FifoWritexEBO)(FX2FifoWritexEB)))(_target(2))(_sensitivity(73)))))
			(line__610(_architecture 23 0 610 (_assignment (_simple)(_alias((AERMonitorACKxSBO)(AERMonitorACKxSB)))(_target(42))(_sensitivity(50)))))
			(line__613(_architecture 24 0 613 (_assignment (_simple)(_target(55))(_sensitivity(57)(58)))))
			(line__617(_architecture 25 0 617 (_assignment (_simple)(_target(80))(_sensitivity(78(9))(78(8))))))
			(line__624(_architecture 26 0 624 (_assignment (_simple)(_target(116))(_sensitivity(44)(52)(70)(78(d_7_0))(78(9))(80)(85)))))
			(line__631(_architecture 27 0 631 (_assignment (_simple)(_alias((LED1xSO)(CDVSTestChipResetxRB)))(_target(37))(_sensitivity(19)))))
			(line__632(_architecture 28 0 632 (_assignment (_simple)(_alias((LED2xSO)(RunxS)))(_target(38))(_sensitivity(63)))))
			(line__633(_architecture 29 0 633 (_assignment (_simple)(_alias((LED3xSO)(ADCStateOutputLEDxS)))(_target(39))(_sensitivity(114)))))
			(line__636(_architecture 30 0 636 (_assignment (_simple)(_alias((CDVSTestChipResetxRBO)(CDVSTestChipResetxRB)))(_target(31))(_sensitivity(19)))))
			(line__642(_architecture 31 0 642 (_assignment (_simple)(_target(30))(_sensitivity(18)))))
			(line__644(_architecture 32 0 644 (_assignment (_simple)(_alias((HostResetTimestampxS)(PA7xSIO)))(_target(76))(_sensitivity(17)))))
			(line__645(_architecture 33 0 645 (_assignment (_simple)(_alias((RunxS)(PA3xSIO)))(_target(63))(_sensitivity(16)))))
			(line__646(_architecture 34 0 646 (_assignment (_simple)(_alias((ExtTriggerxE)(PA1xSIO)))(_target(101))(_sensitivity(15)))))
			(line__648(_architecture 35 0 648 (_assignment (_simple)(_alias((RunADCxS)(PC0xSIO)))(_target(113))(_sensitivity(10)))))
			(line__649(_architecture 36 0 649 (_assignment (_simple)(_alias((SRClockxC)(PC1xSIO)))(_target(112))(_sensitivity(11)))))
			(line__650(_architecture 37 0 650 (_assignment (_simple)(_alias((SRLatchxE)(PC2xSIO)))(_target(111))(_sensitivity(12)))))
			(line__651(_architecture 38 0 651 (_assignment (_simple)(_alias((SRinxD)(PC3xSIO)))(_target(110))(_sensitivity(13)))))
			(line__653(_architecture 39 0 653 (_assignment (_simple)(_alias((CDVSTestSRColClockxSO)(CDVSTestSRColClockxS)))(_target(27))(_sensitivity(96)))))
			(line__654(_architecture 40 0 654 (_assignment (_simple)(_alias((CDVSTestSRRowClockxSO)(CDVSTestSRRowClockxS)))(_target(26))(_sensitivity(94)))))
			(line__655(_architecture 41 0 655 (_assignment (_simple)(_alias((CDVSTestSRColInxSO)(CDVSTestSRColInxS)))(_target(29))(_sensitivity(97)))))
			(line__656(_architecture 42 0 656 (_assignment (_simple)(_alias((CDVSTestSRRowInxSO)(CDVSTestSRRowInxS)))(_target(28))(_sensitivity(95)))))
			(line__658(_architecture 43 0 658 (_assignment (_simple)(_alias((CDVSTestColMode0xSO)(CDVSTestColMode0xS)))(_target(32))(_sensitivity(98)))))
			(line__659(_architecture 44 0 659 (_assignment (_simple)(_alias((CDVSTestColMode1xSO)(CDVSTestColMode1xS)))(_target(33))(_sensitivity(99)))))
			(line__661(_architecture 45 0 661 (_assignment (_simple)(_alias((CDVSTestApsTxGatexSO)(CDVSTestApsTxGatexS)))(_target(36))(_sensitivity(100)))))
			(line__663(_architecture 46 0 663 (_assignment (_simple)(_alias((ADCstbyxEO)(ADCstbyxE)))(_target(24))(_sensitivity(92)))))
			(line__664(_architecture 47 0 664 (_assignment (_simple)(_alias((ADCoexEBO)(ADCoexEB)))(_target(23))(_sensitivity(91)))))
			(line__667(_architecture 48 0 667 (_assignment (_simple)(_alias((RxcolGxS)(_string \"0"\)))(_target(68)))))
			(line__668(_architecture 49 0 668 (_assignment (_simple)(_alias((UseLongAckxS)(_string \"0"\)))(_target(51)))))
			(line__674(_architecture 50 0 674 (_assignment (_simple)(_alias((DebugxSIO(0))(ADCStateOutputLEDxS)))(_target(40(0)))(_sensitivity(114)))))
			(synchronizer(_architecture 51 0 680 (_process (_target(48)(49))(_sensitivity(59)(41)(49))(_dssslsensitivity 1))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
	)
	(_static
		(514 )
		(33686274 33686018 33686018 514 )
	)
	(_model . Structural 55 -1
	)
)
I 000051 55 1674          1372412672580 Behavioral
(_unit VHDL (adcvalueready 0 25 (behavioral 0 36 ))
	(_version v63)
	(_time 1372412672581 2013.06.28 11:44:32)
	(_source (\./../../sourcecode/ADCvalueReady.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code e7b2e7b4e4b0b0f0e5e9f6bde5)
	(_entity
		(_time 1372368070373)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in )(_event))))
		(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in ))))
		(_port (_internal RegisterWritexEI ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal ReadValuexEI ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal ValueReadyxSO ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
		(_type (_internal state 0 37 (_enum1 stidle stadcvalueready stread stadcvalueready2 (_to (i 0)(i 3)))))
		(_signal (_internal StatexDP state 0 40 (_architecture (_uni ))))
		(_signal (_internal StatexDN state 0 40 (_architecture (_uni ))))
		(_process
			(p_memless(_architecture 0 0 44 (_process (_simple)(_target(4)(6))(_sensitivity(2)(3)(5)))))
			(p_memoryzing(_architecture 1 0 78 (_process (_target(5))(_sensitivity(0)(1)(6))(_dssslsensitivity 2))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Behavioral 2 -1
	)
)
I 000051 55 2661          1372412672640 Behavioral
(_unit VHDL (cdvsresetstatemachine 0 25 (behavioral 0 37 ))
	(_version v63)
	(_time 1372412672641 2013.06.28 11:44:32)
	(_source (\./../../sourcecode/cDVSResetStateMachine.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 25702421247377322024377f71)
	(_entity
		(_time 1372368070692)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in )(_event))))
		(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in ))))
		(_port (_internal AERackxSBI ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal RxcolGxSI ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal cDVSresetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal CDVSresetxRBO ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ))))
		(_type (_internal state 0 38 (_enum1 stidle stevent stresetcdvs (_to (i 0)(i 2)))))
		(_signal (_internal StatexDP state 0 42 (_architecture (_uni ))))
		(_signal (_internal StatexDN state 0 42 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{18~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 18)(i 0))))))
		(_signal (_internal CountxDP ~STD_LOGIC_VECTOR{18~downto~0}~13 0 45 (_architecture (_uni ))))
		(_signal (_internal CountxDN ~STD_LOGIC_VECTOR{18~downto~0}~13 0 45 (_architecture (_uni ))))
		(_constant (_internal waitTime ~extSTD.STANDARD.INTEGER 0 47 (_architecture ((i 30)))))
		(_constant (_internal idleTime ~extSTD.STANDARD.INTEGER 0 48 (_architecture ((i 200000)))))
		(_process
			(p_memless(_architecture 0 0 53 (_process (_simple)(_target(7)(9)(5))(_sensitivity(6)(8)(2)(4)))))
			(p_memoryzing(_architecture 1 0 105 (_process (_target(6)(8))(_sensitivity(0)(1)(7)(9))(_dssslsensitivity 2))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_static
		(33686018 33686018 33686018 33686018 131586 )
		(33686018 33686018 33686018 33686018 131586 )
		(33686018 33686018 33686018 33686018 131586 )
		(33686018 33686018 33686018 33686018 131586 )
	)
	(_model . Behavioral 2 -1
	)
)
I 000051 55 2362          1372412672698 Behavioral
(_unit VHDL (shiftregister 0 30 (behavioral 0 42 ))
	(_version v63)
	(_time 1372412672699 2013.06.28 11:44:32)
	(_source (\./../../sourcecode/shiftRegister.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 64306564683339726166703f37)
	(_entity
		(_time 1372368071005)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_generic (_internal width ~extSTD.STANDARD.NATURAL 0 32 \32\ (_entity ((i 32)))))
		(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in )(_event))))
		(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal LatchxEI ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in )(_event))))
		(_port (_internal DxDI ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ))))
		(_port (_internal QxDO ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{width-1~downto~0}~12 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal DataOutxDO ~STD_LOGIC_VECTOR{width-1~downto~0}~12 0 39 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{width-1~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_signal (_internal StatexD ~STD_LOGIC_VECTOR{width-1~downto~0}~13 0 45 (_architecture (_uni ))))
		(_process
			(p_latch(_architecture 0 0 50 (_process (_target(5))(_sensitivity(1)(2)(6))(_dssslsensitivity 2))))
			(line__60(_architecture 1 0 60 (_assignment (_simple)(_target(4))(_sensitivity(6(_index 5)))(_read(6(_index 6))))))
			(p_memorizing(_architecture 2 0 63 (_process (_simple)(_target(6(0))(6(_range 7))(6))(_sensitivity(0)(1))(_read(3)(6(_range 8))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . Behavioral 9 -1
	)
)
I 000052 55 11668         1372412672759 Behavioural
(_unit VHDL (adcstatemachine_tb 0 20 (behavioural 0 23 ))
	(_version v63)
	(_time 1372412672760 2013.06.28 11:44:32)
	(_source (\./../../ADCStateMachine_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code a2f7a1f5a4f5f5b5a9adb6f8f2)
	(_entity
		(_time 1372368071331)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(ADCStateMachine
			(_object
				(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
				(_port (_internal ADCclockxCO ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_out ))))
				(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
				(_port (_internal ADCwordxDI ~STD_LOGIC_VECTOR{9~downto~0}~13 0 30 (_entity (_in ))))
				(_port (_internal ADCoutxDO ~STD_LOGIC_VECTOR{13~downto~0}~13 0 31 (_entity (_out ))))
				(_port (_internal ADCstbyxEO ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
				(_port (_internal ADCoexEBO ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ))))
				(_port (_internal ADCovrxSI ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
				(_port (_internal RegisterWritexEO ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
				(_port (_internal SRLatchxEI ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
				(_port (_internal RunADCxSI ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ))))
				(_port (_internal ExposurexDI ~STD_LOGIC_VECTOR{15~downto~0}~13 0 38 (_entity (_in ))))
				(_port (_internal ColSettlexDI ~STD_LOGIC_VECTOR{15~downto~0}~132 0 39 (_entity (_in ))))
				(_port (_internal RowSettlexDI ~STD_LOGIC_VECTOR{15~downto~0}~134 0 40 (_entity (_in ))))
				(_port (_internal ResSettlexDI ~STD_LOGIC_VECTOR{15~downto~0}~136 0 41 (_entity (_in ))))
				(_port (_internal FramePeriodxDI ~STD_LOGIC_VECTOR{15~downto~0}~138 0 42 (_entity (_in ))))
				(_port (_internal SBRet10xEI ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ))))
				(_port (_internal TestPixelxEI ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_in ))))
				(_port (_internal ExtTriggerxEI ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_in ))))
				(_port (_internal CDVSTestSRRowInxSO ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_out ))))
				(_port (_internal CDVSTestSRRowClockxSO ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_out ))))
				(_port (_internal CDVSTestSRColInxSO ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_out ))))
				(_port (_internal CDVSTestSRColClockxSO ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_out ))))
				(_port (_internal CDVSTestColMode0xSO ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_out ))))
				(_port (_internal CDVSTestColMode1xSO ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_out ))))
				(_port (_internal CDVSTestApsTxGatexSO ~extieee.std_logic_1164.STD_LOGIC 0 52 (_entity (_out ))))
				(_port (_internal ADCStateOutputLEDxSO ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_out ))))
			)
		)
	)
	(_instantiation ADCStateMachine_1 0 120 (_component ADCStateMachine )
		(_port
			((ClockxCI)(IfClockxC))
			((ADCclockxCO)(ADCclockxC))
			((ResetxRBI)(ResetxRB))
			((ADCwordxDI)(ADCwordxD))
			((ADCoutxDO)(ADCdataxD))
			((ADCstbyxEO)(ADCstbyxE))
			((ADCoexEBO)(ADCoexEB))
			((ADCovrxSI)(ADCovrxS))
			((RegisterWritexEO)(RegisterWritexE))
			((SRLatchxEI)(SRLatchxE))
			((RunADCxSI)(RunADCxS))
			((ExposurexDI)(ExposurexD))
			((ColSettlexDI)(ColSettlexD))
			((RowSettlexDI)(RowSettlexD))
			((ResSettlexDI)(ResSettlexD))
			((FramePeriodxDI)(FramePeriodxD))
			((SBRet10xEI)(SBRet10xE))
			((TestPixelxEI)(TestpixelxE))
			((ExtTriggerxEI)(ExtTriggerxE))
			((CDVSTestSRRowInxSO)(CDVSTestSRRowInxS))
			((CDVSTestSRRowClockxSO)(CDVSTestSRRowClockxS))
			((CDVSTestSRColInxSO)(CDVSTestSRColInxS))
			((CDVSTestSRColClockxSO)(CDVSTestSRColClockxS))
			((CDVSTestColMode0xSO)(CDVSTestColMode0xS))
			((CDVSTestColMode1xSO)(CDVSTestColMode1xS))
			((CDVSTestApsTxGatexSO)(CDVSTestApsTxGatexS))
			((ADCStateOutputLEDxSO)(ADCStateOutputLEDxS))
		)
		(_use (_entity . ADCStateMachine)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~13 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~13 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~132 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~134 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~136 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~138 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal IfClockxC ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ))))
		(_signal (_internal ADCclockxC ~extieee.std_logic_1164.STD_LOGIC 0 57 (_architecture (_uni ))))
		(_signal (_internal ResetxRB ~extieee.std_logic_1164.STD_LOGIC 0 58 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_signal (_internal ADCwordxD ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 59 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~1312 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_signal (_internal ADCdataxD ~STD_LOGIC_VECTOR{13~downto~0}~1312 0 60 (_architecture (_uni ))))
		(_signal (_internal ADCoexEB ~extieee.std_logic_1164.STD_LOGIC 0 61 (_architecture (_uni ))))
		(_signal (_internal ADCstbyxE ~extieee.std_logic_1164.STD_LOGIC 0 62 (_architecture (_uni ))))
		(_signal (_internal ADCovrxS ~extieee.std_logic_1164.STD_LOGIC 0 63 (_architecture (_uni ))))
		(_signal (_internal RegisterWritexE ~extieee.std_logic_1164.STD_LOGIC 0 64 (_architecture (_uni ))))
		(_signal (_internal SRLatchxE ~extieee.std_logic_1164.STD_LOGIC 0 65 (_architecture (_uni ))))
		(_signal (_internal RunADCxS ~extieee.std_logic_1164.STD_LOGIC 0 66 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 67 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal ExposurexD ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 67 (_architecture (_uni ))))
		(_signal (_internal ColSettlexD ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 68 (_architecture (_uni ))))
		(_signal (_internal RowSettlexD ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 69 (_architecture (_uni ))))
		(_signal (_internal ResSettlexD ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 70 (_architecture (_uni ))))
		(_signal (_internal FramePeriodxD ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 71 (_architecture (_uni ))))
		(_signal (_internal TestPixelxE ~extieee.std_logic_1164.STD_LOGIC 0 72 (_architecture (_uni ))))
		(_signal (_internal SBRet10xE ~extieee.std_logic_1164.STD_LOGIC 0 73 (_architecture (_uni ))))
		(_signal (_internal ExtTriggerxE ~extieee.std_logic_1164.STD_LOGIC 0 74 (_architecture (_uni ))))
		(_signal (_internal CDVSTestSRRowInxS ~extieee.std_logic_1164.STD_LOGIC 0 75 (_architecture (_uni ))))
		(_signal (_internal CDVSTestSRRowClockxS ~extieee.std_logic_1164.STD_LOGIC 0 76 (_architecture (_uni ))))
		(_signal (_internal CDVSTestSRColInxS ~extieee.std_logic_1164.STD_LOGIC 0 77 (_architecture (_uni ))))
		(_signal (_internal CDVSTestSRColClockxS ~extieee.std_logic_1164.STD_LOGIC 0 78 (_architecture (_uni ))))
		(_signal (_internal CDVSTestColMode0xS ~extieee.std_logic_1164.STD_LOGIC 0 79 (_architecture (_uni ))))
		(_signal (_internal CDVSTestColMode1xS ~extieee.std_logic_1164.STD_LOGIC 0 80 (_architecture (_uni ))))
		(_signal (_internal CDVSTestApsTxGatexS ~extieee.std_logic_1164.STD_LOGIC 0 81 (_architecture (_uni ))))
		(_signal (_internal ADCStateOutputLEDxS ~extieee.std_logic_1164.STD_LOGIC 0 82 (_architecture (_uni ))))
		(_constant (_internal Tpw_clk ~extSTD.STANDARD.TIME 0 84 (_architecture ((ns 4634391661857464543)))))
		(_process
			(clock_gen(_architecture 0 0 88 (_process (_wait_for)(_target(0)))))
			(line__94(_architecture 1 0 94 (_assignment (_simple)(_alias((ADCclockxC)(_string \"0"\)))(_target(1)))))
			(line__95(_architecture 2 0 95 (_assignment (_simple)(_target(2)))))
			(line__96(_architecture 3 0 96 (_assignment (_simple)(_target(3)))))
			(line__97(_architecture 4 0 97 (_assignment (_simple)(_target(4)))))
			(line__98(_architecture 5 0 98 (_assignment (_simple)(_alias((ADCoexEB)(_string \"0"\)))(_target(5)))))
			(line__99(_architecture 6 0 99 (_assignment (_simple)(_alias((ADCstbyxE)(_string \"0"\)))(_target(6)))))
			(line__100(_architecture 7 0 100 (_assignment (_simple)(_alias((RegisterWritexE)(_string \"0"\)))(_target(8)))))
			(line__101(_architecture 8 0 101 (_assignment (_simple)(_target(9)))))
			(line__102(_architecture 9 0 102 (_assignment (_simple)(_target(10)))))
			(line__103(_architecture 10 0 103 (_assignment (_simple)(_target(11)))))
			(line__104(_architecture 11 0 104 (_assignment (_simple)(_target(12)))))
			(line__105(_architecture 12 0 105 (_assignment (_simple)(_target(13)))))
			(line__106(_architecture 13 0 106 (_assignment (_simple)(_target(14)))))
			(line__107(_architecture 14 0 107 (_assignment (_simple)(_target(15)))))
			(line__108(_architecture 15 0 108 (_assignment (_simple)(_alias((TestPixelxE)(_string \"0"\)))(_target(16)))))
			(line__109(_architecture 16 0 109 (_assignment (_simple)(_alias((SBRet10xE)(_string \"0"\)))(_target(17)))))
			(line__110(_architecture 17 0 110 (_assignment (_simple)(_alias((ExtTriggerxE)(_string \"0"\)))(_target(18)))))
			(line__111(_architecture 18 0 111 (_assignment (_simple)(_alias((CDVSTestSRRowInxS)(_string \"0"\)))(_target(19)))))
			(line__112(_architecture 19 0 112 (_assignment (_simple)(_alias((CDVSTestSRRowClockxS)(_string \"0"\)))(_target(20)))))
			(line__113(_architecture 20 0 113 (_assignment (_simple)(_alias((CDVSTestSRColInxS)(_string \"0"\)))(_target(21)))))
			(line__114(_architecture 21 0 114 (_assignment (_simple)(_alias((CDVSTestSRColClockxS)(_string \"0"\)))(_target(22)))))
			(line__115(_architecture 22 0 115 (_assignment (_simple)(_alias((CDVSTestColMode0xS)(_string \"0"\)))(_target(23)))))
			(line__116(_architecture 23 0 116 (_assignment (_simple)(_alias((CDVSTestColMode1xS)(_string \"0"\)))(_target(24)))))
			(line__117(_architecture 24 0 117 (_assignment (_simple)(_alias((CDVSTestApsTxGatexS)(_string \"0"\)))(_target(25)))))
			(line__118(_architecture 25 0 118 (_assignment (_simple)(_alias((ADCStateOutputLEDxS)(_string \"0"\)))(_target(26)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
	(_static
		(33686274 50463491 771 )
		(67372036 67372036 67372036 1028 )
		(33686018 33686018 33686018 33686274 )
		(33686018 33686018 33686018 33751554 )
		(33686018 33686018 33686018 33686019 )
	)
	(_model . Behavioural 26 -1
	)
)
I 000051 55 13474         1372412672983 Behavioral
(_unit VHDL (adcstatemachine 0 25 (behavioral 0 57 ))
	(_version v63)
	(_time 1372412672984 2013.06.28 11:44:32)
	(_source (\./../../sourcecode/ADCStateMachine.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 7d287f7c2d2a2a6a7e7b2b796c2628)
	(_entity
		(_time 1372368071665)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in ))))
		(_port (_internal ADCclockxCO ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_out ))))
		(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_port (_internal ADCwordxDI ~STD_LOGIC_VECTOR{9~downto~0}~12 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_port (_internal ADCoutxDO ~STD_LOGIC_VECTOR{13~downto~0}~12 0 32 (_entity (_out ))))
		(_port (_internal ADCstbyxEO ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ))))
		(_port (_internal ADCoexEBO ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ))))
		(_port (_internal ADCovrxSI ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal RegisterWritexEO ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
		(_port (_internal SRLatchxEI ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ))))
		(_port (_internal RunADCxSI ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal ExposurexDI ~STD_LOGIC_VECTOR{15~downto~0}~12 0 39 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal ColSettlexDI ~STD_LOGIC_VECTOR{15~downto~0}~122 0 40 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~124 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal RowSettlexDI ~STD_LOGIC_VECTOR{15~downto~0}~124 0 41 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~126 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal ResSettlexDI ~STD_LOGIC_VECTOR{15~downto~0}~126 0 42 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~128 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal FramePeriodxDI ~STD_LOGIC_VECTOR{15~downto~0}~128 0 43 (_entity (_in ))))
		(_port (_internal SBRet10xEI ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_in ))))
		(_port (_internal TestPixelxEI ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_in ))))
		(_port (_internal ExtTriggerxEI ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_in ))))
		(_port (_internal CDVSTestSRRowInxSO ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_out ))))
		(_port (_internal CDVSTestSRRowClockxSO ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_out ))))
		(_port (_internal CDVSTestSRColInxSO ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_out ))))
		(_port (_internal CDVSTestSRColClockxSO ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_out ))))
		(_port (_internal CDVSTestColMode0xSO ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_out ))))
		(_port (_internal CDVSTestColMode1xSO ~extieee.std_logic_1164.STD_LOGIC 0 52 (_entity (_out ))))
		(_port (_internal CDVSTestApsTxGatexSO ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_out ))))
		(_port (_internal ADCStateOutputLEDxSO ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_out ))))
		(_type (_internal ColState 0 58 (_enum1 stidle streset streleasereset streadreset stcountreset stnextreset stintegrate ststopintegrate streadsignal stcountsignal stnextsignal stwaitframe stresett stinitat streadresett stinitbt streadsignalt stwaitt (_to (i 0)(i 17)))))
		(_type (_internal RowState 0 59 (_enum1 stidle stfeedrow stinit stread stwrite strowdone stcolumndone stcolsettle (_to (i 0)(i 7)))))
		(_signal (_internal ResetxRB ~extieee.std_logic_1164.STD_LOGIC 0 61 (_architecture (_uni ))))
		(_signal (_internal StateColxDP ColState 0 64 (_architecture (_uni ))))
		(_signal (_internal StateColxDN ColState 0 64 (_architecture (_uni ))))
		(_signal (_internal StateRowxDP RowState 0 65 (_architecture (_uni ))))
		(_signal (_internal StateRowxDN RowState 0 65 (_architecture (_uni ))))
		(_signal (_internal ADCwordWritexE ~extieee.std_logic_1164.STD_LOGIC 0 66 (_architecture (_uni ))))
		(_signal (_internal ClockxC ~extieee.std_logic_1164.STD_LOGIC 0 67 (_architecture (_uni )(_event))))
		(_signal (_internal StateClockxC ~extieee.std_logic_1164.STD_LOGIC 0 68 (_architecture (_uni )(_event))))
		(_signal (_internal CDVSTestSRRowInxS ~extieee.std_logic_1164.STD_LOGIC 0 71 (_architecture (_uni ))))
		(_signal (_internal CDVSTestSRRowClockxS ~extieee.std_logic_1164.STD_LOGIC 0 71 (_architecture (_uni ))))
		(_signal (_internal CDVSTestSRColInxS ~extieee.std_logic_1164.STD_LOGIC 0 71 (_architecture (_uni ))))
		(_signal (_internal CDVSTestSRColClockxS ~extieee.std_logic_1164.STD_LOGIC 0 71 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 76 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal ADCoutMSBxS ~STD_LOGIC_VECTOR{3~downto~0}~13 0 76 (_architecture (_uni ))))
		(_signal (_internal StartPixelxS ~extieee.std_logic_1164.STD_LOGIC 0 77 (_internal (_uni ))))
		(_signal (_internal StartColxSN ~extieee.std_logic_1164.STD_LOGIC 0 78 (_architecture (_uni ))))
		(_signal (_internal StartColxSP ~extieee.std_logic_1164.STD_LOGIC 0 78 (_architecture (_uni ))))
		(_signal (_internal StartRowxSN ~extieee.std_logic_1164.STD_LOGIC 0 79 (_architecture (_uni ))))
		(_signal (_internal StartRowxSP ~extieee.std_logic_1164.STD_LOGIC 0 79 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{32~downto~0}~13 0 82 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 32)(i 0))))))
		(_signal (_internal DividerColxDP ~STD_LOGIC_VECTOR{32~downto~0}~13 0 82 (_architecture (_uni ))))
		(_signal (_internal DividerColxDN ~STD_LOGIC_VECTOR{32~downto~0}~13 0 82 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{16~downto~0}~13 0 83 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 16)(i 0))))))
		(_signal (_internal DividerRowxDP ~STD_LOGIC_VECTOR{16~downto~0}~13 0 83 (_architecture (_uni ))))
		(_signal (_internal DividerRowxDN ~STD_LOGIC_VECTOR{16~downto~0}~13 0 83 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{25~downto~0}~13 0 84 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 25)(i 0))))))
		(_signal (_internal ExposureTxD ~STD_LOGIC_VECTOR{25~downto~0}~13 0 84 (_architecture (_uni ))))
		(_signal (_internal FramePeriodxD ~STD_LOGIC_VECTOR{25~downto~0}~13 0 85 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 87 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal CountRowxDN ~STD_LOGIC_VECTOR{7~downto~0}~13 0 87 (_architecture (_uni ))))
		(_signal (_internal CountRowxDP ~STD_LOGIC_VECTOR{7~downto~0}~13 0 87 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~13 0 88 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_signal (_internal CountColxDN ~STD_LOGIC_VECTOR{17~downto~0}~13 0 88 (_architecture (_uni ))))
		(_signal (_internal CountColxDP ~STD_LOGIC_VECTOR{17~downto~0}~13 0 88 (_architecture (_uni ))))
		(_signal (_internal DoReadxS ~extieee.std_logic_1164.STD_LOGIC 0 89 (_architecture (_uni ))))
		(_signal (_internal ReadDonexS ~extieee.std_logic_1164.STD_LOGIC 0 89 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 90 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal ReadCyclexS ~STD_LOGIC_VECTOR{1~downto~0}~13 0 90 (_architecture (_uni ))))
		(_signal (_internal ColModexD ~STD_LOGIC_VECTOR{1~downto~0}~13 0 91 (_architecture (_uni ))))
		(_signal (_internal TxGatexE ~extieee.std_logic_1164.STD_LOGIC 0 92 (_architecture (_uni ))))
		(_constant (_internal SizeX ~extSTD.STANDARD.INTEGER 0 96 (_architecture ((i 240)))))
		(_constant (_internal SizeY ~extSTD.STANDARD.INTEGER 0 97 (_architecture ((i 180)))))
		(_process
			(line__101(_architecture 0 0 101 (_assignment (_simple)(_target(27))(_sensitivity(2)(18)))))
			(line__103(_architecture 1 0 103 (_assignment (_simple)(_alias((ClockxC)(ClockxCI)))(_target(33))(_sensitivity(0)))))
			(line__104(_architecture 2 0 104 (_assignment (_simple)(_alias((StateClockxC)(ClockxC)))(_target(34))(_sensitivity(33)))))
			(line__105(_architecture 3 0 105 (_assignment (_simple)(_target(1))(_sensitivity(33)))))
			(line__107(_architecture 4 0 107 (_assignment (_simple)(_alias((CDVSTestSRRowInxSO)(CDVSTestSRRowInxS)))(_target(19))(_sensitivity(35)))))
			(line__108(_architecture 5 0 108 (_assignment (_simple)(_alias((CDVSTestSRColInxSO)(CDVSTestSRColInxS)))(_target(21))(_sensitivity(37)))))
			(line__111(_architecture 6 0 111 (_assignment (_simple)(_alias((ADCoutxDO)(ADCoutMSBxS(d_3_0))(ADCwordxDI(d_9_0))))(_target(4))(_sensitivity(39(d_3_0))(3(d_9_0))))))
			(line__112(_architecture 7 0 112 (_assignment (_simple)(_target(39))(_sensitivity(42)(44)(57)))))
			(line__113(_architecture 8 0 113 (_assignment (_simple)(_alias((ADCstbyxEO)(_string \"0"\)))(_target(5)))))
			(line__114(_architecture 9 0 114 (_assignment (_simple)(_alias((ADCoexEBO)(_string \"0"\)))(_target(6)))))
			(line__116(_architecture 10 0 116 (_assignment (_simple)(_alias((CDVSTestColMode0xSO)(ColModexD(0))))(_target(23))(_sensitivity(58(0))))))
			(line__117(_architecture 11 0 117 (_assignment (_simple)(_target(24))(_sensitivity(58(1))(17)(18)))))
			(line__121(_architecture 12 0 121 (_assignment (_simple)(_alias((ADCStateOutputLEDxSO)(TestPixelxEI)))(_target(26))(_sensitivity(17)))))
			(line__123(_architecture 13 0 123 (_assignment (_simple)(_target(50))(_sensitivity(15)))))
			(line__124(_architecture 14 0 124 (_assignment (_simple)(_target(49))(_sensitivity(11)))))
			(line__126(_architecture 15 0 126 (_assignment (_simple)(_alias((CDVSTestApsTxGatexSO)(TxGatexE)))(_target(25))(_sensitivity(59)))))
			(p_col(_architecture 16 0 129 (_process (_simple)(_target(29)(37)(38)(41)(46)(53)(55)(57)(58)(59))(_sensitivity(28)(42)(45)(49)(50)(54)(56)(10)(11)(12)(13)(14)(17)))))
			(p_row(_architecture 17 0 322 (_process (_simple)(_target(31)(32)(35)(36)(43)(48)(51)(56)(8))(_sensitivity(28)(30)(47)(52)(54)(55)(57)(11)(12)(13)))))
			(p_memoryzing(_architecture 18 0 401 (_process (_target(28)(30)(42)(44)(45)(47)(52)(54))(_sensitivity(27)(34)(29)(31)(41)(43)(46)(48)(51)(53))(_dssslsensitivity 2))))
			(p_clock_chip(_architecture 19 0 438 (_process (_target(20)(22))(_sensitivity(27)(33)(36)(38))(_dssslsensitivity 2))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_static
		(33686018 33686018 770 )
		(514 )
		(771 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 514 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 514 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 2 )
		(770 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 2 )
		(515 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 )
		(33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 514 )
		(33686018 33686018 )
	)
	(_model . Behavioral 20 -1
	)
)
I 000051 55 2368          1372413576256 Behavioral
(_unit VHDL (wordregister 0 30 (behavioral 0 41 ))
	(_version v63)
	(_time 1372413576257 2013.06.28 11:59:36)
	(_source (\./../../sourcecode/wordRegister.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code eae5bfb9edbcbcfcedeff8b0be)
	(_entity
		(_time 1372368066647)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_generic (_internal width ~extSTD.STANDARD.NATURAL 0 32 \14\ (_entity ((i 14)))))
		(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in )(_event))))
		(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal WriteEnablexEI ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{width-1~downto~0}~12 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
		(_port (_internal DataInxDI ~STD_LOGIC_VECTOR{width-1~downto~0}~12 0 37 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{width-1~downto~0}~122 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal DataOutxDO ~STD_LOGIC_VECTOR{width-1~downto~0}~122 0 38 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{width-1~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_signal (_internal StatexDP ~STD_LOGIC_VECTOR{width-1~downto~0}~13 0 44 (_architecture (_uni ))))
		(_signal (_internal StatexDN ~STD_LOGIC_VECTOR{width-1~downto~0}~13 0 44 (_architecture (_uni ))))
		(_process
			(p_memless(_architecture 0 0 49 (_process (_simple)(_target(6)(4))(_sensitivity(5)(2)(3)))))
			(p_memorizing(_architecture 1 0 61 (_process (_target(5))(_sensitivity(0)(1)(6))(_dssslsensitivity 2))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . Behavioral 5 -1
	)
)
I 000050 55 19399         1372413576336 Structure
(_unit VHDL (aerfifo 0 14 (structure 0 30 ))
	(_version v63)
	(_time 1372413576337 2013.06.28 11:59:36)
	(_source (\./../../sourcecode/AERfifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(machxo(components)))
	(_code 38366a3d356e6e2e6d6b21626f)
	(_entity
		(_time 1372368066962)
		(_use (std(standard))(ieee(std_logic_1164))(machxo(components)))
	)
	(_component
		(fifo8ka
			(_object
				(_generic (_internal FULLPOINTER1 ~STD_LOGIC_VECTOR{13~downto~0}~13 0 47 (_entity -1 )))
				(_generic (_internal FULLPOINTER ~STD_LOGIC_VECTOR{13~downto~0}~132 0 48 (_entity -1 )))
				(_generic (_internal AFPOINTER1 ~STD_LOGIC_VECTOR{13~downto~0}~134 0 49 (_entity -1 )))
				(_generic (_internal AEPOINTER1 ~STD_LOGIC_VECTOR{13~downto~0}~136 0 50 (_entity -1 )))
				(_generic (_internal AFPOINTER ~STD_LOGIC_VECTOR{13~downto~0}~138 0 51 (_entity -1 )))
				(_generic (_internal AEPOINTER ~STD_LOGIC_VECTOR{13~downto~0}~1310 0 52 (_entity -1 )))
				(_generic (_internal CSDECODE_R ~STD_LOGIC_VECTOR{1~downto~0}~13 0 53 (_entity -1 )))
				(_generic (_internal CSDECODE_W ~STD_LOGIC_VECTOR{1~downto~0}~1312 0 54 (_entity -1 )))
				(_generic (_internal RESETMODE ~STRING~13 0 55 (_entity -1 )))
				(_generic (_internal REGMODE ~STRING~1313 0 55 (_entity -1 )))
				(_generic (_internal DATA_WIDTH_R ~extSTD.STANDARD.INTEGER 0 56 (_entity -1 )))
				(_generic (_internal DATA_WIDTH_W ~extSTD.STANDARD.INTEGER 0 56 (_entity -1 )))
				(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 58 (_entity (_in ))))
				(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 58 (_entity (_in ))))
				(_port (_internal DI2 ~extieee.std_logic_1164.STD_LOGIC 0 58 (_entity (_in ))))
				(_port (_internal DI3 ~extieee.std_logic_1164.STD_LOGIC 0 59 (_entity (_in ))))
				(_port (_internal DI4 ~extieee.std_logic_1164.STD_LOGIC 0 59 (_entity (_in ))))
				(_port (_internal DI5 ~extieee.std_logic_1164.STD_LOGIC 0 59 (_entity (_in ))))
				(_port (_internal DI6 ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_in ))))
				(_port (_internal DI7 ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_in ))))
				(_port (_internal DI8 ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_in ))))
				(_port (_internal DI9 ~extieee.std_logic_1164.STD_LOGIC 0 61 (_entity (_in ))))
				(_port (_internal DI10 ~extieee.std_logic_1164.STD_LOGIC 0 61 (_entity (_in ))))
				(_port (_internal DI11 ~extieee.std_logic_1164.STD_LOGIC 0 61 (_entity (_in ))))
				(_port (_internal DI12 ~extieee.std_logic_1164.STD_LOGIC 0 62 (_entity (_in ))))
				(_port (_internal DI13 ~extieee.std_logic_1164.STD_LOGIC 0 62 (_entity (_in ))))
				(_port (_internal DI14 ~extieee.std_logic_1164.STD_LOGIC 0 63 (_entity (_in ))))
				(_port (_internal DI15 ~extieee.std_logic_1164.STD_LOGIC 0 63 (_entity (_in ))))
				(_port (_internal DI16 ~extieee.std_logic_1164.STD_LOGIC 0 64 (_entity (_in ))))
				(_port (_internal DI17 ~extieee.std_logic_1164.STD_LOGIC 0 64 (_entity (_in ))))
				(_port (_internal DI18 ~extieee.std_logic_1164.STD_LOGIC 0 65 (_entity (_in ))))
				(_port (_internal DI19 ~extieee.std_logic_1164.STD_LOGIC 0 65 (_entity (_in ))))
				(_port (_internal DI20 ~extieee.std_logic_1164.STD_LOGIC 0 66 (_entity (_in ))))
				(_port (_internal DI21 ~extieee.std_logic_1164.STD_LOGIC 0 66 (_entity (_in ))))
				(_port (_internal DI22 ~extieee.std_logic_1164.STD_LOGIC 0 67 (_entity (_in ))))
				(_port (_internal DI23 ~extieee.std_logic_1164.STD_LOGIC 0 67 (_entity (_in ))))
				(_port (_internal DI24 ~extieee.std_logic_1164.STD_LOGIC 0 68 (_entity (_in ))))
				(_port (_internal DI25 ~extieee.std_logic_1164.STD_LOGIC 0 68 (_entity (_in ))))
				(_port (_internal DI26 ~extieee.std_logic_1164.STD_LOGIC 0 69 (_entity (_in ))))
				(_port (_internal DI27 ~extieee.std_logic_1164.STD_LOGIC 0 69 (_entity (_in ))))
				(_port (_internal DI28 ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_in ))))
				(_port (_internal DI29 ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_in ))))
				(_port (_internal DI30 ~extieee.std_logic_1164.STD_LOGIC 0 71 (_entity (_in ))))
				(_port (_internal DI31 ~extieee.std_logic_1164.STD_LOGIC 0 71 (_entity (_in ))))
				(_port (_internal DI32 ~extieee.std_logic_1164.STD_LOGIC 0 72 (_entity (_in ))))
				(_port (_internal DI33 ~extieee.std_logic_1164.STD_LOGIC 0 72 (_entity (_in ))))
				(_port (_internal DI34 ~extieee.std_logic_1164.STD_LOGIC 0 73 (_entity (_in ))))
				(_port (_internal DI35 ~extieee.std_logic_1164.STD_LOGIC 0 73 (_entity (_in ))))
				(_port (_internal FULLI ~extieee.std_logic_1164.STD_LOGIC 0 74 (_entity (_in ))))
				(_port (_internal CSW0 ~extieee.std_logic_1164.STD_LOGIC 0 74 (_entity (_in ))))
				(_port (_internal CSW1 ~extieee.std_logic_1164.STD_LOGIC 0 75 (_entity (_in ))))
				(_port (_internal EMPTYI ~extieee.std_logic_1164.STD_LOGIC 0 75 (_entity (_in ))))
				(_port (_internal CSR0 ~extieee.std_logic_1164.STD_LOGIC 0 76 (_entity (_in ))))
				(_port (_internal CSR1 ~extieee.std_logic_1164.STD_LOGIC 0 76 (_entity (_in ))))
				(_port (_internal WE ~extieee.std_logic_1164.STD_LOGIC 0 76 (_entity (_in ))))
				(_port (_internal RE ~extieee.std_logic_1164.STD_LOGIC 0 77 (_entity (_in ))))
				(_port (_internal CLKW ~extieee.std_logic_1164.STD_LOGIC 0 77 (_entity (_in ))))
				(_port (_internal CLKR ~extieee.std_logic_1164.STD_LOGIC 0 77 (_entity (_in ))))
				(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 78 (_entity (_in ))))
				(_port (_internal RPRST ~extieee.std_logic_1164.STD_LOGIC 0 78 (_entity (_in ))))
				(_port (_internal DO0 ~extieee.std_logic_1164.STD_LOGIC 0 79 (_entity (_out ))))
				(_port (_internal DO1 ~extieee.std_logic_1164.STD_LOGIC 0 79 (_entity (_out ))))
				(_port (_internal DO2 ~extieee.std_logic_1164.STD_LOGIC 0 80 (_entity (_out ))))
				(_port (_internal DO3 ~extieee.std_logic_1164.STD_LOGIC 0 80 (_entity (_out ))))
				(_port (_internal DO4 ~extieee.std_logic_1164.STD_LOGIC 0 81 (_entity (_out ))))
				(_port (_internal DO5 ~extieee.std_logic_1164.STD_LOGIC 0 81 (_entity (_out ))))
				(_port (_internal DO6 ~extieee.std_logic_1164.STD_LOGIC 0 82 (_entity (_out ))))
				(_port (_internal DO7 ~extieee.std_logic_1164.STD_LOGIC 0 82 (_entity (_out ))))
				(_port (_internal DO8 ~extieee.std_logic_1164.STD_LOGIC 0 83 (_entity (_out ))))
				(_port (_internal DO9 ~extieee.std_logic_1164.STD_LOGIC 0 83 (_entity (_out ))))
				(_port (_internal DO10 ~extieee.std_logic_1164.STD_LOGIC 0 84 (_entity (_out ))))
				(_port (_internal DO11 ~extieee.std_logic_1164.STD_LOGIC 0 84 (_entity (_out ))))
				(_port (_internal DO12 ~extieee.std_logic_1164.STD_LOGIC 0 85 (_entity (_out ))))
				(_port (_internal DO13 ~extieee.std_logic_1164.STD_LOGIC 0 85 (_entity (_out ))))
				(_port (_internal DO14 ~extieee.std_logic_1164.STD_LOGIC 0 86 (_entity (_out ))))
				(_port (_internal DO15 ~extieee.std_logic_1164.STD_LOGIC 0 86 (_entity (_out ))))
				(_port (_internal DO16 ~extieee.std_logic_1164.STD_LOGIC 0 87 (_entity (_out ))))
				(_port (_internal DO17 ~extieee.std_logic_1164.STD_LOGIC 0 87 (_entity (_out ))))
				(_port (_internal DO18 ~extieee.std_logic_1164.STD_LOGIC 0 88 (_entity (_out ))))
				(_port (_internal DO19 ~extieee.std_logic_1164.STD_LOGIC 0 88 (_entity (_out ))))
				(_port (_internal DO20 ~extieee.std_logic_1164.STD_LOGIC 0 89 (_entity (_out ))))
				(_port (_internal DO21 ~extieee.std_logic_1164.STD_LOGIC 0 89 (_entity (_out ))))
				(_port (_internal DO22 ~extieee.std_logic_1164.STD_LOGIC 0 90 (_entity (_out ))))
				(_port (_internal DO23 ~extieee.std_logic_1164.STD_LOGIC 0 90 (_entity (_out ))))
				(_port (_internal DO24 ~extieee.std_logic_1164.STD_LOGIC 0 91 (_entity (_out ))))
				(_port (_internal DO25 ~extieee.std_logic_1164.STD_LOGIC 0 91 (_entity (_out ))))
				(_port (_internal DO26 ~extieee.std_logic_1164.STD_LOGIC 0 92 (_entity (_out ))))
				(_port (_internal DO27 ~extieee.std_logic_1164.STD_LOGIC 0 92 (_entity (_out ))))
				(_port (_internal DO28 ~extieee.std_logic_1164.STD_LOGIC 0 93 (_entity (_out ))))
				(_port (_internal DO29 ~extieee.std_logic_1164.STD_LOGIC 0 93 (_entity (_out ))))
				(_port (_internal DO30 ~extieee.std_logic_1164.STD_LOGIC 0 94 (_entity (_out ))))
				(_port (_internal DO31 ~extieee.std_logic_1164.STD_LOGIC 0 94 (_entity (_out ))))
				(_port (_internal DO32 ~extieee.std_logic_1164.STD_LOGIC 0 95 (_entity (_out ))))
				(_port (_internal DO33 ~extieee.std_logic_1164.STD_LOGIC 0 95 (_entity (_out ))))
				(_port (_internal DO34 ~extieee.std_logic_1164.STD_LOGIC 0 96 (_entity (_out ))))
				(_port (_internal DO35 ~extieee.std_logic_1164.STD_LOGIC 0 96 (_entity (_out ))))
				(_port (_internal EF ~extieee.std_logic_1164.STD_LOGIC 0 97 (_entity (_out ))))
				(_port (_internal AEF ~extieee.std_logic_1164.STD_LOGIC 0 97 (_entity (_out ))))
				(_port (_internal AFF ~extieee.std_logic_1164.STD_LOGIC 0 97 (_entity (_out ))))
				(_port (_internal FF ~extieee.std_logic_1164.STD_LOGIC 0 98 (_entity (_out ))))
			)
		)
		(vhi
			(_object
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_out ))))
			)
		)
		(vlo
			(_object
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_out ))))
			)
		)
	)
	(_instantiation AERfifo_0_1 0 140 (_component fifo8ka )
		(_generic
			((FULLPOINTER1)(_string \"01111111110001"\))
			((FULLPOINTER)(_string \"01111111111001"\))
			((AFPOINTER1)(_string \"00011111010001"\))
			((AEPOINTER1)(_string \"00000001011111"\))
			((AFPOINTER)(_string \"00011111011001"\))
			((AEPOINTER)(_string \"00000001010111"\))
			((CSDECODE_R)(_string \"11"\))
			((CSDECODE_W)(_string \"11"\))
			((RESETMODE)(_string \"ASYNC"\))
			((REGMODE)(_string \"NOREG"\))
			((DATA_WIDTH_R)((i 9)))
			((DATA_WIDTH_W)((i 9)))
		)
		(_port
			((DI0)(Data(0)))
			((DI1)(Data(1)))
			((DI2)(Data(2)))
			((DI3)(Data(3)))
			((DI4)(Data(4)))
			((DI5)(Data(5)))
			((DI6)(Data(6)))
			((DI7)(Data(7)))
			((DI8)(Data(8)))
			((DI9)(scuba_vlo))
			((DI10)(scuba_vlo))
			((DI11)(scuba_vlo))
			((DI12)(scuba_vlo))
			((DI13)(scuba_vlo))
			((DI14)(scuba_vlo))
			((DI15)(scuba_vlo))
			((DI16)(scuba_vlo))
			((DI17)(scuba_vlo))
			((DI18)(scuba_vlo))
			((DI19)(scuba_vlo))
			((DI20)(scuba_vlo))
			((DI21)(scuba_vlo))
			((DI22)(scuba_vlo))
			((DI23)(scuba_vlo))
			((DI24)(scuba_vlo))
			((DI25)(scuba_vlo))
			((DI26)(scuba_vlo))
			((DI27)(scuba_vlo))
			((DI28)(scuba_vlo))
			((DI29)(scuba_vlo))
			((DI30)(scuba_vlo))
			((DI31)(scuba_vlo))
			((DI32)(scuba_vlo))
			((DI33)(scuba_vlo))
			((DI34)(scuba_vlo))
			((DI35)(scuba_vlo))
			((FULLI)(Full_int))
			((CSW0)(scuba_vhi))
			((CSW1)(scuba_vhi))
			((EMPTYI)(Empty_int))
			((CSR0)(scuba_vhi))
			((CSR1)(scuba_vhi))
			((WE)(WrEn))
			((RE)(RdEn))
			((CLKW)(WrClock))
			((CLKR)(RdClock))
			((RST)(Reset))
			((RPRST)(RPReset))
			((DO0)(Q(0)))
			((DO1)(Q(1)))
			((DO2)(Q(2)))
			((DO3)(Q(3)))
			((DO4)(Q(4)))
			((DO5)(Q(5)))
			((DO6)(Q(6)))
			((DO7)(Q(7)))
			((DO8)(Q(8)))
			((DO9)(_open))
			((DO10)(_open))
			((DO11)(_open))
			((DO12)(_open))
			((DO13)(_open))
			((DO14)(_open))
			((DO15)(_open))
			((DO16)(_open))
			((DO17)(_open))
			((DO18)(_open))
			((DO19)(_open))
			((DO20)(_open))
			((DO21)(_open))
			((DO22)(_open))
			((DO23)(_open))
			((DO24)(_open))
			((DO25)(_open))
			((DO26)(_open))
			((DO27)(_open))
			((DO28)(_open))
			((DO29)(_open))
			((DO30)(_open))
			((DO31)(_open))
			((DO32)(_open))
			((DO33)(_open))
			((DO34)(_open))
			((DO35)(_open))
			((EF)(Empty_int))
			((AEF)(AlmostEmpty))
			((AFF)(AlmostFull))
			((FF)(Full_int))
		)
		(_use (_entity machxo fifo8ka)
			(_generic
				((DATA_WIDTH_W)((i 9)))
				((DATA_WIDTH_R)((i 9)))
				((REGMODE)(_string \"NOREG"\))
				((RESETMODE)(_string \"ASYNC"\))
				((CSDECODE_W)(_string \"11"\))
				((CSDECODE_R)(_string \"11"\))
				((AEPOINTER)(_string \"00000001010111"\))
				((AEPOINTER1)(_string \"00000001011111"\))
				((AFPOINTER)(_string \"00011111011001"\))
				((AFPOINTER1)(_string \"00011111010001"\))
				((FULLPOINTER)(_string \"01111111111001"\))
				((FULLPOINTER1)(_string \"01111111110001"\))
			)
		)
	)
	(_instantiation scuba_vhi_inst 0 173 (_component vhi )
		(_port
			((Z)(scuba_vhi))
		)
		(_use (_entity machxo vhi)
		)
	)
	(_instantiation scuba_vlo_inst 0 176 (_component vlo )
		(_port
			((Z)(scuba_vlo))
		)
		(_use (_entity machxo vlo)
		)
	)
	(_instantiation AERfifo_1_0 0 179 (_component fifo8ka )
		(_generic
			((FULLPOINTER1)(_string \"00000000000000"\))
			((FULLPOINTER)(_string \"11111111111111"\))
			((AFPOINTER1)(_string \"00000000000000"\))
			((AEPOINTER1)(_string \"00000000000000"\))
			((AFPOINTER)(_string \"11111111111111"\))
			((AEPOINTER)(_string \"11111111111111"\))
			((CSDECODE_R)(_string \"11"\))
			((CSDECODE_W)(_string \"11"\))
			((RESETMODE)(_string \"ASYNC"\))
			((REGMODE)(_string \"NOREG"\))
			((DATA_WIDTH_R)((i 9)))
			((DATA_WIDTH_W)((i 9)))
		)
		(_port
			((DI0)(Data(9)))
			((DI1)(Data(10)))
			((DI2)(Data(11)))
			((DI3)(Data(12)))
			((DI4)(Data(13)))
			((DI5)(Data(14)))
			((DI6)(Data(15)))
			((DI7)(scuba_vlo))
			((DI8)(scuba_vlo))
			((DI9)(scuba_vlo))
			((DI10)(scuba_vlo))
			((DI11)(scuba_vlo))
			((DI12)(scuba_vlo))
			((DI13)(scuba_vlo))
			((DI14)(scuba_vlo))
			((DI15)(scuba_vlo))
			((DI16)(scuba_vlo))
			((DI17)(scuba_vlo))
			((DI18)(scuba_vlo))
			((DI19)(scuba_vlo))
			((DI20)(scuba_vlo))
			((DI21)(scuba_vlo))
			((DI22)(scuba_vlo))
			((DI23)(scuba_vlo))
			((DI24)(scuba_vlo))
			((DI25)(scuba_vlo))
			((DI26)(scuba_vlo))
			((DI27)(scuba_vlo))
			((DI28)(scuba_vlo))
			((DI29)(scuba_vlo))
			((DI30)(scuba_vlo))
			((DI31)(scuba_vlo))
			((DI32)(scuba_vlo))
			((DI33)(scuba_vlo))
			((DI34)(scuba_vlo))
			((DI35)(scuba_vlo))
			((FULLI)(Full_int))
			((CSW0)(scuba_vhi))
			((CSW1)(scuba_vhi))
			((EMPTYI)(Empty_int))
			((CSR0)(scuba_vhi))
			((CSR1)(scuba_vhi))
			((WE)(WrEn))
			((RE)(RdEn))
			((CLKW)(WrClock))
			((CLKR)(RdClock))
			((RST)(Reset))
			((RPRST)(RPReset))
			((DO0)(Q(9)))
			((DO1)(Q(10)))
			((DO2)(Q(11)))
			((DO3)(Q(12)))
			((DO4)(Q(13)))
			((DO5)(Q(14)))
			((DO6)(Q(15)))
			((DO7)(_open))
			((DO8)(_open))
			((DO9)(_open))
			((DO10)(_open))
			((DO11)(_open))
			((DO12)(_open))
			((DO13)(_open))
			((DO14)(_open))
			((DO15)(_open))
			((DO16)(_open))
			((DO17)(_open))
			((DO18)(_open))
			((DO19)(_open))
			((DO20)(_open))
			((DO21)(_open))
			((DO22)(_open))
			((DO23)(_open))
			((DO24)(_open))
			((DO25)(_open))
			((DO26)(_open))
			((DO27)(_open))
			((DO28)(_open))
			((DO29)(_open))
			((DO30)(_open))
			((DO31)(_open))
			((DO32)(_open))
			((DO33)(_open))
			((DO34)(_open))
			((DO35)(_open))
			((EF)(_open))
			((AEF)(_open))
			((AFF)(_open))
			((FF)(_open))
		)
		(_use (_entity machxo fifo8ka)
			(_generic
				((DATA_WIDTH_W)((i 9)))
				((DATA_WIDTH_R)((i 9)))
				((REGMODE)(_string \"NOREG"\))
				((RESETMODE)(_string \"ASYNC"\))
				((CSDECODE_W)(_string \"11"\))
				((CSDECODE_R)(_string \"11"\))
				((AEPOINTER)(_string \"11111111111111"\))
				((AEPOINTER1)(_string \"00000000000000"\))
				((AFPOINTER)(_string \"11111111111111"\))
				((AFPOINTER1)(_string \"00000000000000"\))
				((FULLPOINTER)(_string \"11111111111111"\))
				((FULLPOINTER1)(_string \"00000000000000"\))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal Data ~STD_LOGIC_VECTOR{15~downto~0}~12 0 16 (_entity (_in ))))
		(_port (_internal WrClock ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
		(_port (_internal RdClock ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
		(_port (_internal WrEn ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_in ))))
		(_port (_internal RdEn ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_in ))))
		(_port (_internal Reset ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_in ))))
		(_port (_internal RPReset ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal Q ~STD_LOGIC_VECTOR{15~downto~0}~122 0 23 (_entity (_out ))))
		(_port (_internal Empty ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_out ))))
		(_port (_internal Full ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_out ))))
		(_port (_internal AlmostEmpty ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_out ))))
		(_port (_internal AlmostFull ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_out ))))
		(_signal (_internal scuba_vhi ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_signal (_internal Empty_int ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal Full_int ~extieee.std_logic_1164.STD_LOGIC 0 35 (_architecture (_uni ))))
		(_signal (_internal scuba_vlo ~extieee.std_logic_1164.STD_LOGIC 0 36 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~13 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~132 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~134 0 49 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~136 0 50 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~138 0 51 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~1310 0 52 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 53 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1312 0 54 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_type (_internal ~STRING~13 0 55 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_type (_internal ~STRING~1313 0 55 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_process
			(line__211(_architecture 0 0 211 (_assignment (_simple)(_alias((Empty)(Empty_int)))(_target(8))(_sensitivity(13)))))
			(line__212(_architecture 1 0 212 (_assignment (_simple)(_alias((Full)(Full_int)))(_target(9))(_sensitivity(14)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_model . Structure 2 -1
	)
)
I 000033 55 1433 0 structure_con
(_configuration VHDL (structure_con 0 217 (AERfifo))
	(_version v63)
	(_time 1372413576346 2013.06.28 11:59:36)
	(_source (\./../../sourcecode/AERfifo.vhd\))
	(_use (std(standard))(machxo(components))(ieee(std_logic_1164)))
	(_code 47481744441111504249541c12)
	(_architecture Structure
		(_instantiation AERfifo_0_1
			(_entity machxo fifo8ka V
				(_generic
					((DATA_WIDTH_W)(_code 0))
					((DATA_WIDTH_R)(_code 1))
					((REGMODE)(_code 2))
					((RESETMODE)(_code 3))
					((CSDECODE_W)(_code 4))
					((CSDECODE_R)(_code 5))
					((AEPOINTER)(_code 6))
					((AEPOINTER1)(_code 7))
					((AFPOINTER)(_code 8))
					((AFPOINTER1)(_code 9))
					((FULLPOINTER)(_code 10))
					((FULLPOINTER1)(_code 11))
				)
			)
		)
		(_instantiation scuba_vhi_inst
			(_entity machxo vhi V
			)
		)
		(_instantiation scuba_vlo_inst
			(_entity machxo vlo V
			)
		)
		(_instantiation AERfifo_1_0
			(_entity machxo fifo8ka V
				(_generic
					((DATA_WIDTH_W)(_code 12))
					((DATA_WIDTH_R)(_code 13))
					((REGMODE)(_code 14))
					((RESETMODE)(_code 15))
					((CSDECODE_W)(_code 16))
					((CSDECODE_R)(_code 17))
					((AEPOINTER)(_code 18))
					((AEPOINTER1)(_code 19))
					((AFPOINTER)(_code 20))
					((AFPOINTER1)(_code 21))
					((FULLPOINTER)(_code 22))
					((FULLPOINTER1)(_code 23))
				)
			)
		)
		(_model . Structure_CON__AERfifo__Structure__code__0 24 -1
		)
	)
)
I 000050 55 5069          1372413576421 Structure
(_unit VHDL (clockgen 0 14 (structure 0 24 ))
	(_version v63)
	(_time 1372413576422 2013.06.28 11:59:36)
	(_source (\./../../sourcecode/clockgen.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(machxo(components)))
	(_code 8688d688d3d184908088c4dcd0)
	(_entity
		(_time 1372368067259)
		(_use (std(standard))(ieee(std_logic_1164))(machxo(components)))
	)
	(_component
		(vlo
			(_object
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
			)
		)
		(ehxpllc
			(_object
				(_generic (_internal DUTY ~extSTD.STANDARD.INTEGER 0 36 (_entity -1 )))
				(_generic (_internal PHASEADJ ~extSTD.STANDARD.INTEGER 0 36 (_entity -1 )))
				(_generic (_internal DELAY_CNTL ~STRING~13 0 37 (_entity -1 )))
				(_generic (_internal CLKOK_DIV ~extSTD.STANDARD.INTEGER 0 37 (_entity -1 )))
				(_generic (_internal FDEL ~extSTD.STANDARD.INTEGER 0 38 (_entity -1 )))
				(_generic (_internal CLKFB_DIV ~extSTD.STANDARD.INTEGER 0 38 (_entity -1 )))
				(_generic (_internal CLKOP_DIV ~extSTD.STANDARD.INTEGER 0 39 (_entity -1 )))
				(_generic (_internal CLKI_DIV ~extSTD.STANDARD.INTEGER 0 39 (_entity -1 )))
				(_port (_internal CLKI ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ))))
				(_port (_internal CLKFB ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ))))
				(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ))))
				(_port (_internal DDAMODE ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_in ))))
				(_port (_internal DDAIZR ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_in ))))
				(_port (_internal DDAILAG ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_in ))))
				(_port (_internal DDAIDEL0 ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ))))
				(_port (_internal DDAIDEL1 ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ))))
				(_port (_internal DDAIDEL2 ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ))))
				(_port (_internal CLKOP ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_out ))))
				(_port (_internal CLKOS ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_out ))))
				(_port (_internal CLKOK ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_out ))))
				(_port (_internal CLKINTFB ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_out ))))
				(_port (_internal LOCK ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_out ))))
			)
		)
	)
	(_instantiation scuba_vlo_inst 0 79 (_component vlo )
		(_port
			((Z)(scuba_vlo))
		)
		(_use (_entity machxo vlo)
		)
	)
	(_instantiation PLLCInst_0 0 82 (_component ehxpllc )
		(_generic
			((DUTY)((i 4)))
			((PHASEADJ)((i 0)))
			((DELAY_CNTL)(_string \"STATIC"\))
			((CLKOK_DIV)((i 2)))
			((FDEL)((i 0)))
			((CLKFB_DIV)((i 3)))
			((CLKOP_DIV)((i 8)))
			((CLKI_DIV)((i 1)))
		)
		(_port
			((CLKI)(CLK))
			((CLKFB)(CLKOP_t))
			((RST)(RESET))
			((DDAMODE)(scuba_vlo))
			((DDAIZR)(scuba_vlo))
			((DDAILAG)(scuba_vlo))
			((DDAIDEL0)(scuba_vlo))
			((DDAIDEL1)(scuba_vlo))
			((DDAIDEL2)(scuba_vlo))
			((CLKOP)(CLKOP_t))
			((CLKOS)(_open))
			((CLKOK)(_open))
			((CLKINTFB)(_open))
			((LOCK)(LOCK))
		)
		(_use (_entity machxo ehxpllc)
			(_generic
				((CLKI_DIV)((i 1)))
				((CLKFB_DIV)((i 3)))
				((CLKOP_DIV)((i 8)))
				((CLKOK_DIV)((i 2)))
				((PHASEADJ)((i 0)))
				((FDEL)((i 0)))
				((DUTY)((i 4)))
				((DELAY_CNTL)(_string \"STATIC"\))
			)
			(_port
				((clki)(CLKI))
				((clkfb)(CLKFB))
				((rst)(RST))
				((ddamode)(DDAMODE))
				((ddaizr)(DDAIZR))
				((ddailag)(DDAILAG))
				((ddaidel0)(DDAIDEL0))
				((ddaidel1)(DDAIDEL1))
				((ddaidel2)(DDAIDEL2))
				((clkos)(CLKOS))
				((clkop)(CLKOP))
				((clkok)(CLKOK))
				((lock)(LOCK))
				((clkintfb)(CLKINTFB))
			)
		)
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
		(_port (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
		(_port (_internal CLKOP ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_out ))))
		(_port (_internal LOCK ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_out ))))
		(_signal (_internal scuba_vlo ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ))))
		(_signal (_internal CLKOP_t ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_type (_internal ~STRING~13 0 37 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_process
			(line__94(_architecture 0 0 94 (_assignment (_simple)(_alias((CLKOP)(CLKOP_t)))(_target(2))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
	)
	(_model . Structure 1 -1
	)
)
I 000033 55 1120 0 structure_con
(_configuration VHDL (structure_con 0 99 (clockgen))
	(_version v63)
	(_time 1372413576429 2013.06.28 11:59:36)
	(_source (\./../../sourcecode/clockgen.vhd\))
	(_use (std(standard))(machxo(components))(ieee(std_logic_1164)))
	(_code 959ac59b94c3c382909486cec0)
	(_architecture Structure
		(_instantiation scuba_vlo_inst
			(_entity machxo vlo V
			)
		)
		(_instantiation PLLCInst_0
			(_entity machxo ehxpllc V
				(_generic
					((CLKI_DIV)(_code 0))
					((CLKFB_DIV)(_code 1))
					((CLKOP_DIV)(_code 2))
					((CLKOK_DIV)(_code 3))
					((PHASEADJ)(_code 4))
					((FDEL)(_code 5))
					((DUTY)(_code 6))
					((DELAY_CNTL)(_code 7))
				)
				(_port
					((clki)(CLKI))
					((clkfb)(CLKFB))
					((rst)(RST))
					((ddamode)(DDAMODE))
					((ddaizr)(DDAIZR))
					((ddailag)(DDAILAG))
					((ddaidel0)(DDAIDEL0))
					((ddaidel1)(DDAIDEL1))
					((ddaidel2)(DDAIDEL2))
					((clkos)(CLKOS))
					((clkop)(CLKOP))
					((clkok)(CLKOK))
					((lock)(LOCK))
					((clkintfb)(CLKINTFB))
				)
			)
		)
		(_model . Structure_CON__clockgen__Structure__code__0 8 -1
		)
	)
)
I 000051 55 1879          1372413576488 Behavioral
(_unit VHDL (earlypakettimer 0 25 (behavioral 0 33 ))
	(_version v63)
	(_time 1372413576489 2013.06.28 11:59:36)
	(_source (\./../../sourcecode/earlyPaketTimer.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code d4da8286d18282c284d3cd8f85)
	(_entity
		(_time 1372368067550)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in )(_event))))
		(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in ))))
		(_port (_internal ClearxSI ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal TimerExpiredxSO ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{20~downto~0}~13 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 20)(i 0))))))
		(_signal (_internal CountxDN ~STD_LOGIC_VECTOR{20~downto~0}~13 0 36 (_architecture (_uni ))))
		(_signal (_internal CountxDP ~STD_LOGIC_VECTOR{20~downto~0}~13 0 36 (_architecture (_uni ))))
		(_process
			(p_memless(_architecture 0 0 41 (_process (_simple)(_target(3)(4))(_sensitivity(2)(5)))))
			(p_memoryzing(_architecture 1 0 55 (_process (_target(5))(_sensitivity(0)(1)(4))(_dssslsensitivity 2))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 33686018 2 )
	)
	(_model . Behavioral 2 -1
	)
)
I 000051 55 1665          1372413576546 Behavioral
(_unit VHDL (eventbeforeoverflow 0 30 (behavioral 0 39 ))
	(_version v63)
	(_time 1372413576547 2013.06.28 11:59:36)
	(_source (\./../../sourcecode/EventBeforeOverflow.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 020c5305065553145453165851)
	(_entity
		(_time 1372368067881)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in )(_event))))
		(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal OverflowxDI ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal EventxDI ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal EventBeforeOverflowxDO ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
		(_type (_internal state 0 40 (_enum1 stidle stevent stoverflow (_to (i 0)(i 2)))))
		(_signal (_internal StatexDP state 0 42 (_architecture (_uni ))))
		(_signal (_internal StatexDN state 0 42 (_architecture (_uni ))))
		(_process
			(p_memless(_architecture 0 0 47 (_process (_simple)(_target(4)(6))(_sensitivity(2)(3)(5)))))
			(p_memorizing(_architecture 1 0 74 (_process (_target(5))(_sensitivity(0)(1)(6))(_dssslsensitivity 2))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Behavioral 2 -1
	)
)
I 000051 55 1935          1372413576605 Behavioral
(_unit VHDL (eventcounter 0 26 (behavioral 0 35 ))
	(_version v63)
	(_time 1372413576606 2013.06.28 11:59:36)
	(_source (\./../../sourcecode/eventCounter.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 414f1042461610571743551b13)
	(_entity
		(_time 1372368068203)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal ClearxSI ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal IncrementxSI ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal OverflowxSO ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{8~downto~0}~13 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_signal (_internal CountxDP ~STD_LOGIC_VECTOR{8~downto~0}~13 0 37 (_architecture (_uni ))))
		(_signal (_internal CountxDN ~STD_LOGIC_VECTOR{8~downto~0}~13 0 37 (_architecture (_uni ))))
		(_process
			(p_memoryless(_architecture 0 0 41 (_process (_simple)(_target(4)(6))(_sensitivity(2)(3)(5)))))
			(p_memoryzing(_architecture 1 0 61 (_process (_target(5))(_sensitivity(0)(1)(6))(_dssslsensitivity 2))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33686018 2 )
		(33686018 33686018 2 )
		(33686018 33686018 2 )
	)
	(_model . Behavioral 2 -1
	)
)
I 000051 55 3232          1372413576663 Behavioral
(_unit VHDL (fifostatemachine 0 25 (behavioral 0 53 ))
	(_version v63)
	(_time 1372413576664 2013.06.28 11:59:36)
	(_source (\./../../sourcecode/fifoStatemachine.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 7f712d7e20282d692e716c242a)
	(_entity
		(_time 1372368068503)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in )(_event))))
		(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in ))))
		(_port (_internal RunxSI ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal FifoTransactionxSO ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
		(_port (_internal FX2FifoInFullxSBI ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal FifoEmptyxSI ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
		(_port (_internal FifoReadxEO ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_out ))))
		(_port (_internal FX2FifoWritexEBO ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_out ))))
		(_port (_internal FX2FifoPktEndxSBO ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal FX2FifoAddressxDO ~STD_LOGIC_VECTOR{1~downto~0}~12 0 42 (_entity (_out ))))
		(_port (_internal IncEventCounterxSO ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_out ))))
		(_port (_internal ResetEventCounterxSO ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_out ))))
		(_port (_internal ResetEarlyPaketTimerxSO ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_out ))))
		(_port (_internal EarlyPaketTimerOverflowxSI ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_in ))))
		(_type (_internal state 0 54 (_enum1 stidle stearlypaket1 stsetupwrite1 stwrite (_to (i 0)(i 3)))))
		(_signal (_internal StatexDP state 0 57 (_architecture (_uni ))))
		(_signal (_internal StatexDN state 0 57 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR~13 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 1))))))
		(_constant (_internal EP2 ~STD_LOGIC_VECTOR~13 0 61 (_architecture (_string \"00"\))))
		(_type (_internal ~STD_LOGIC_VECTOR~131 0 62 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 1))))))
		(_constant (_internal EP6 ~STD_LOGIC_VECTOR~131 0 62 (_architecture (_string \"10"\))))
		(_process
			(p_memless(_architecture 0 0 68 (_process (_simple)(_target(3)(6)(7)(8)(9)(10)(11)(12)(15))(_sensitivity(2)(4)(5)(13)(14)))))
			(p_memoryzing(_architecture 1 0 127 (_process (_target(14))(_sensitivity(0)(1)(15))(_dssslsensitivity 2))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . Behavioral 2 -1
	)
)
I 000051 55 6993          1372413576724 Behavioral
(_unit VHDL (monitorstatemachine 0 25 (behavioral 0 68 ))
	(_version v63)
	(_time 1372413576725 2013.06.28 11:59:36)
	(_source (\./../../sourcecode/monitorStateMachine.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code beb0beeabde9bfa8b7b8bbbbf8e5ed)
	(_entity
		(_time 1372368068804)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in )(_event))))
		(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in ))))
		(_port (_internal AERREQxSBI ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal AERACKxSBO ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
		(_port (_internal XxDI ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal UseLongAckxSI ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal FifoFullxSI ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in ))))
		(_port (_internal FifoWritexEO ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_out ))))
		(_port (_internal TimestampRegWritexEO ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_out ))))
		(_port (_internal AddressRegWritexEO ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal AddressTimestampSelectxSO ~STD_LOGIC_VECTOR{1~downto~0}~12 0 48 (_entity (_out ))))
		(_port (_internal ADCvalueReadyxSI ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_in ))))
		(_port (_internal ReadADCvaluexEO ~extieee.std_logic_1164.STD_LOGIC 0 52 (_entity (_out ))))
		(_port (_internal TimestampOverflowxSI ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_in ))))
		(_port (_internal TriggerxSI ~extieee.std_logic_1164.STD_LOGIC 0 58 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~122 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal AddressMSBxDO ~STD_LOGIC_VECTOR{1~downto~0}~122 0 61 (_entity (_out ))))
		(_port (_internal ResetTimestampxSBI ~extieee.std_logic_1164.STD_LOGIC 0 64 (_entity (_in ))))
		(_type (_internal state 0 69 (_enum1 stidle stwraddress stwrtime stwait stoverflow stresettimestamp stfifofull streqrelease stadc stadctime stwrtriggertime stwrtrigger (_to (i 0)(i 11)))))
		(_signal (_internal AERREQxSB ~extieee.std_logic_1164.STD_LOGIC 0 72 (_architecture (_uni ))))
		(_signal (_internal StatexDP state 0 75 (_architecture (_uni ))))
		(_signal (_internal StatexDN state 0 75 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 76 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal CountxDP ~STD_LOGIC_VECTOR{7~downto~0}~13 0 76 (_architecture (_uni ))))
		(_signal (_internal CountxDN ~STD_LOGIC_VECTOR{7~downto~0}~13 0 76 (_architecture (_uni ))))
		(_signal (_internal TriggerxDP ~extieee.std_logic_1164.STD_LOGIC 0 77 (_architecture (_uni ))))
		(_signal (_internal TriggerxDN ~extieee.std_logic_1164.STD_LOGIC 0 77 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 80 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal TimestampOverflowxDN ~STD_LOGIC_VECTOR{15~downto~0}~13 0 80 (_architecture (_uni ))))
		(_signal (_internal TimestampOverflowxDP ~STD_LOGIC_VECTOR{15~downto~0}~13 0 80 (_architecture (_uni ))))
		(_signal (_internal TimestampResetxDP ~extieee.std_logic_1164.STD_LOGIC 0 83 (_architecture (_uni ))))
		(_signal (_internal TimestampResetxDN ~extieee.std_logic_1164.STD_LOGIC 0 83 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 86 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal selectADC ~STD_LOGIC_VECTOR{1~downto~0}~13 0 86 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~132 0 87 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal selectaddress ~STD_LOGIC_VECTOR{1~downto~0}~132 0 87 (_architecture (_string \"01"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~134 0 88 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal selecttimestamp ~STD_LOGIC_VECTOR{1~downto~0}~134 0 88 (_architecture (_string \"00"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~136 0 89 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal selecttrigger ~STD_LOGIC_VECTOR{1~downto~0}~136 0 89 (_architecture (_string \"10"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~138 0 91 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal address ~STD_LOGIC_VECTOR{1~downto~0}~138 0 91 (_architecture (_string \"00"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1310 0 92 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal wrap ~STD_LOGIC_VECTOR{1~downto~0}~1310 0 92 (_architecture (_string \"10"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1312 0 93 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal timereset ~STD_LOGIC_VECTOR{1~downto~0}~1312 0 93 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 94 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal timestamp ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 94 (_architecture (_string \"01"\))))
		(_constant (_internal ackExtension ~extSTD.STANDARD.INTEGER 0 96 (_architecture ((i 5)))))
		(_process
			(line__99(_architecture 0 0 99 (_assignment (_simple)(_alias((AERREQxSB)(AERREQxSBI)))(_target(17))(_sensitivity(2)))))
			(p_memless(_architecture 1 0 102 (_process (_simple)(_target(3)(7)(8)(9)(10)(12)(15)(19)(21)(23)(24)(27))(_sensitivity(4)(5)(6)(11)(13)(14)(16)(17)(18)(20)(22)(25)(26)))))
			(p_memoryzing(_architecture 2 0 273 (_process (_target(18)(20)(22)(25)(26))(_sensitivity(0)(1)(19)(21)(23)(24)(27))(_dssslsensitivity 2))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_static
		(33686018 33686018 )
		(33686018 33686018 33686018 33686018 )
		(33686018 33686018 33686018 33686018 )
		(33686018 33686018 )
		(33686018 33686018 )
		(33686018 33686018 )
		(33686018 33686018 33686018 33686018 )
	)
	(_model . Behavioral 3 -1
	)
)
I 000051 55 4397          1372413576790 Behavioral
(_unit VHDL (synchronizerstatemachine 0 19 (behavioral 0 45 ))
	(_version v63)
	(_time 1372413576791 2013.06.28 11:59:36)
	(_source (\./../../sourcecode/synchronizerStateMachine.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code fcf3abada6abfdeaaaabe4a7af)
	(_entity
		(_time 1372368069110)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_in )(_event))))
		(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_in ))))
		(_port (_internal RunxSI ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_in ))))
		(_port (_internal ConfigxSI ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
		(_port (_internal SyncInxABI ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal SyncOutxSBO ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_port (_internal TriggerxSO ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
		(_port (_internal HostResetTimestampxSI ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal ResetTimestampxSBO ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_out ))))
		(_port (_internal IncrementCounterxSO ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_out ))))
		(_type (_internal state 0 46 (_enum1 stidle sttriggerinhigh sttriggerinlow stresetslaves strunslave stslavewaitedge (_to (i 0)(i 5)))))
		(_signal (_internal StatexDP state 0 49 (_architecture (_uni ))))
		(_signal (_internal StatexDN state 0 49 (_architecture (_uni ))))
		(_signal (_internal SyncInxSB ~extieee.std_logic_1164.STD_LOGIC 0 52 (_architecture (_uni ))))
		(_signal (_internal SyncInxSBN ~extieee.std_logic_1164.STD_LOGIC 0 52 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~13 0 56 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_signal (_internal DividerxDN ~STD_LOGIC_VECTOR{6~downto~0}~13 0 56 (_architecture (_uni ))))
		(_signal (_internal DividerxDP ~STD_LOGIC_VECTOR{6~downto~0}~13 0 56 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~13 0 57 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_signal (_internal CounterxDN ~STD_LOGIC_VECTOR{13~downto~0}~13 0 57 (_architecture (_uni ))))
		(_signal (_internal CounterxDP ~STD_LOGIC_VECTOR{13~downto~0}~13 0 57 (_architecture (_uni ))))
		(_constant (_internal counterInc ~extSTD.STANDARD.INTEGER 0 63 (_process 0 ((i 89)))))
		(_constant (_internal squareWaveHighTime ~extSTD.STANDARD.INTEGER 0 64 (_process 0 ((i 50)))))
		(_constant (_internal squareWavePeriod ~extSTD.STANDARD.INTEGER 0 65 (_process 0 ((i 100)))))
		(_constant (_internal timeout ~extSTD.STANDARD.INTEGER 0 66 (_process 0 ((i 1000)))))
		(_constant (_internal resetSlavesTime ~extSTD.STANDARD.INTEGER 0 67 (_process 0 ((i 6000)))))
		(_process
			(p_memless(_architecture 0 0 62 (_process (_simple)(_target(5)(6)(8)(9)(11)(14)(16))(_sensitivity(2)(3)(4)(7)(10)(12)(15)(17)))))
			(p_mem(_architecture 1 0 223 (_process (_target(10)(15)(17))(_sensitivity(0)(1)(11)(14)(16))(_dssslsensitivity 2))))
			(synchronizer(_architecture 2 0 240 (_process (_target(12)(13))(_sensitivity(0)(4)(13))(_dssslsensitivity 1))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_static
		(33686018 131586 )
		(33686018 33686018 33686018 514 )
		(33686018 131586 )
		(33686018 33686018 33686018 514 )
		(33686018 131586 )
		(33686018 33686018 33686018 514 )
		(33686018 131586 )
		(33686018 33686018 33686018 514 )
		(33686018 131586 )
		(33686018 33686018 33686018 514 )
		(33686018 131586 )
		(33686018 33686018 33686018 514 )
		(33686018 131586 )
		(33686018 33686018 33686018 514 )
		(33686018 131586 )
		(33686018 33686018 33686018 514 )
		(33686018 131586 )
		(33686018 33686018 33686018 514 )
	)
	(_model . Behavioral 3 -1
	)
)
I 000051 55 2474          1372413576850 Behavioral
(_unit VHDL (timestampcounter 0 25 (behavioral 0 36 ))
	(_version v63)
	(_time 1372413576851 2013.06.28 11:59:36)
	(_source (\./../../sourcecode/timestampCounter.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 3a356b3f626d3a2c3c6e29616f)
	(_entity
		(_time 1372368069416)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal IncrementxSI ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal OverflowxSO ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_port (_internal DataxDO ~STD_LOGIC_VECTOR{13~downto~0}~12 0 33 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{14~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 14)(i 0))))))
		(_signal (_internal CountxDP ~STD_LOGIC_VECTOR{14~downto~0}~13 0 38 (_architecture (_uni ))))
		(_signal (_internal CountxDN ~STD_LOGIC_VECTOR{14~downto~0}~13 0 38 (_architecture (_uni ))))
		(_signal (_internal MSbDelayedxDN ~extieee.std_logic_1164.STD_LOGIC 0 40 (_architecture (_uni ))))
		(_signal (_internal MSbDelayedxDP ~extieee.std_logic_1164.STD_LOGIC 0 40 (_architecture (_uni ))))
		(_process
			(line__44(_architecture 0 0 44 (_assignment (_simple)(_alias((DataxDO)(CountxDP(d_13_0))))(_target(4))(_sensitivity(5(d_13_0))))))
			(line__49(_architecture 1 0 49 (_assignment (_simple)(_target(3))(_sensitivity(5(14))(8)))))
			(p_memless(_architecture 2 0 52 (_process (_simple)(_target(6)(7))(_sensitivity(2)(5)))))
			(p_memoryzing(_architecture 3 0 65 (_process (_target(5)(8))(_sensitivity(0)(1)(6)(7))(_dssslsensitivity 2))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33686018 33686018 131586 )
	)
	(_model . Behavioral 4 -1
	)
)
I 000051 55 45572         1372413577146 Structural
(_unit VHDL (usbaer_top_level 0 26 (structural 0 102 ))
	(_version v63)
	(_time 1372413577147 2013.06.28 11:59:37)
	(_source (\./../../sourcecode/USBAER_top_level.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 636c30626334357562673764713a64)
	(_entity
		(_time 1372368069749)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(clockgen
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 136 (_entity (_in ))))
				(_port (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 137 (_entity (_in ))))
				(_port (_internal CLKOP ~extieee.std_logic_1164.STD_LOGIC 0 138 (_entity (_out ))))
				(_port (_internal LOCK ~extieee.std_logic_1164.STD_LOGIC 0 139 (_entity (_out ))))
			)
		)
		(shiftRegister
			(_object
				(_generic (_internal width ~extSTD.STANDARD.NATURAL 0 124 (_entity -1 )))
				(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 126 (_entity (_in ))))
				(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 127 (_entity (_in ))))
				(_port (_internal LatchxEI ~extieee.std_logic_1164.STD_LOGIC 0 128 (_entity (_in ))))
				(_port (_internal DxDI ~extieee.std_logic_1164.STD_LOGIC 0 129 (_entity (_in ))))
				(_port (_internal QxDO ~extieee.std_logic_1164.STD_LOGIC 0 130 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{width-1~downto~0}~13 0 131 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 52 )(i 0))))))
				(_port (_internal DataOutxDO ~STD_LOGIC_VECTOR{width-1~downto~0}~13 0 131 (_entity (_out ))))
			)
		)
		(AERfifo
			(_object
				(_port (_internal Data ~STD_LOGIC_VECTOR{15~downto~0}~1320 0 267 (_entity (_in ))))
				(_port (_internal WrClock ~extieee.std_logic_1164.STD_LOGIC 0 268 (_entity (_in ))))
				(_port (_internal RdClock ~extieee.std_logic_1164.STD_LOGIC 0 269 (_entity (_in ))))
				(_port (_internal WrEn ~extieee.std_logic_1164.STD_LOGIC 0 270 (_entity (_in ))))
				(_port (_internal RdEn ~extieee.std_logic_1164.STD_LOGIC 0 271 (_entity (_in ))))
				(_port (_internal Reset ~extieee.std_logic_1164.STD_LOGIC 0 272 (_entity (_in ))))
				(_port (_internal RPReset ~extieee.std_logic_1164.STD_LOGIC 0 273 (_entity (_in ))))
				(_port (_internal Q ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 274 (_entity (_out ))))
				(_port (_internal Empty ~extieee.std_logic_1164.STD_LOGIC 0 275 (_entity (_out ))))
				(_port (_internal Full ~extieee.std_logic_1164.STD_LOGIC 0 276 (_entity (_out ))))
				(_port (_internal AlmostEmpty ~extieee.std_logic_1164.STD_LOGIC 0 277 (_entity (_out ))))
				(_port (_internal AlmostFull ~extieee.std_logic_1164.STD_LOGIC 0 278 (_entity (_out ))))
			)
		)
		(wordRegister
			(_object
				(_generic (_internal width ~extSTD.STANDARD.NATURAL 0 230 (_entity -1 ((i 14)))))
				(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 232 (_entity (_in ))))
				(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 233 (_entity (_in ))))
				(_port (_internal WriteEnablexEI ~extieee.std_logic_1164.STD_LOGIC 0 234 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{width-1~downto~0}~1314 0 235 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 53 )(i 0))))))
				(_port (_internal DataInxDI ~STD_LOGIC_VECTOR{width-1~downto~0}~1314 0 235 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{width-1~downto~0}~1316 0 236 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 54 )(i 0))))))
				(_port (_internal DataOutxDO ~STD_LOGIC_VECTOR{width-1~downto~0}~1316 0 236 (_entity (_out ))))
			)
		)
		(earlyPaketTimer
			(_object
				(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 259 (_entity (_in ))))
				(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 260 (_entity (_in ))))
				(_port (_internal ClearxSI ~extieee.std_logic_1164.STD_LOGIC 0 261 (_entity (_in ))))
				(_port (_internal TimerExpiredxSO ~extieee.std_logic_1164.STD_LOGIC 0 262 (_entity (_out ))))
			)
		)
		(eventCounter
			(_object
				(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 241 (_entity (_in ))))
				(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 242 (_entity (_in ))))
				(_port (_internal ClearxSI ~extieee.std_logic_1164.STD_LOGIC 0 243 (_entity (_in ))))
				(_port (_internal IncrementxSI ~extieee.std_logic_1164.STD_LOGIC 0 244 (_entity (_in ))))
				(_port (_internal OverflowxSO ~extieee.std_logic_1164.STD_LOGIC 0 245 (_entity (_out ))))
			)
		)
		(timestampCounter
			(_object
				(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 250 (_entity (_in ))))
				(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 251 (_entity (_in ))))
				(_port (_internal IncrementxSI ~extieee.std_logic_1164.STD_LOGIC 0 252 (_entity (_in ))))
				(_port (_internal OverflowxSO ~extieee.std_logic_1164.STD_LOGIC 0 253 (_entity (_out ))))
				(_port (_internal DataxDO ~STD_LOGIC_VECTOR{13~downto~0}~1318 0 254 (_entity (_out ))))
			)
		)
		(synchronizerStateMachine
			(_object
				(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 154 (_entity (_in ))))
				(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 155 (_entity (_in ))))
				(_port (_internal RunxSI ~extieee.std_logic_1164.STD_LOGIC 0 156 (_entity (_in ))))
				(_port (_internal ConfigxSI ~extieee.std_logic_1164.STD_LOGIC 0 157 (_entity (_in ))))
				(_port (_internal SyncInxABI ~extieee.std_logic_1164.STD_LOGIC 0 158 (_entity (_in ))))
				(_port (_internal SyncOutxSBO ~extieee.std_logic_1164.STD_LOGIC 0 159 (_entity (_out ))))
				(_port (_internal TriggerxSO ~extieee.std_logic_1164.STD_LOGIC 0 160 (_entity (_out ))))
				(_port (_internal HostResetTimestampxSI ~extieee.std_logic_1164.STD_LOGIC 0 161 (_entity (_in ))))
				(_port (_internal ResetTimestampxSBO ~extieee.std_logic_1164.STD_LOGIC 0 162 (_entity (_out ))))
				(_port (_internal IncrementCounterxSO ~extieee.std_logic_1164.STD_LOGIC 0 163 (_entity (_out ))))
			)
		)
		(fifoStatemachine
			(_object
				(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 106 (_entity (_in ))))
				(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 107 (_entity (_in ))))
				(_port (_internal RunxSI ~extieee.std_logic_1164.STD_LOGIC 0 108 (_entity (_in ))))
				(_port (_internal FifoTransactionxSO ~extieee.std_logic_1164.STD_LOGIC 0 109 (_entity (_out ))))
				(_port (_internal FX2FifoInFullxSBI ~extieee.std_logic_1164.STD_LOGIC 0 110 (_entity (_in ))))
				(_port (_internal FifoEmptyxSI ~extieee.std_logic_1164.STD_LOGIC 0 111 (_entity (_in ))))
				(_port (_internal FifoReadxEO ~extieee.std_logic_1164.STD_LOGIC 0 112 (_entity (_out ))))
				(_port (_internal FX2FifoWritexEBO ~extieee.std_logic_1164.STD_LOGIC 0 113 (_entity (_out ))))
				(_port (_internal FX2FifoPktEndxSBO ~extieee.std_logic_1164.STD_LOGIC 0 114 (_entity (_out ))))
				(_port (_internal FX2FifoAddressxDO ~STD_LOGIC_VECTOR{1~downto~0}~13 0 115 (_entity (_out ))))
				(_port (_internal IncEventCounterxSO ~extieee.std_logic_1164.STD_LOGIC 0 116 (_entity (_out ))))
				(_port (_internal ResetEventCounterxSO ~extieee.std_logic_1164.STD_LOGIC 0 117 (_entity (_out ))))
				(_port (_internal ResetEarlyPaketTimerxSO ~extieee.std_logic_1164.STD_LOGIC 0 118 (_entity (_out ))))
				(_port (_internal EarlyPaketTimerOverflowxSI ~extieee.std_logic_1164.STD_LOGIC 0 119 (_entity (_in ))))
			)
		)
		(monitorStateMachine
			(_object
				(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 168 (_entity (_in ))))
				(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 169 (_entity (_in ))))
				(_port (_internal AERREQxSBI ~extieee.std_logic_1164.STD_LOGIC 0 170 (_entity (_in ))))
				(_port (_internal AERACKxSBO ~extieee.std_logic_1164.STD_LOGIC 0 171 (_entity (_out ))))
				(_port (_internal XxDI ~extieee.std_logic_1164.STD_LOGIC 0 172 (_entity (_in ))))
				(_port (_internal UseLongAckxSI ~extieee.std_logic_1164.STD_LOGIC 0 173 (_entity (_in ))))
				(_port (_internal FifoFullxSI ~extieee.std_logic_1164.STD_LOGIC 0 174 (_entity (_in ))))
				(_port (_internal FifoWritexEO ~extieee.std_logic_1164.STD_LOGIC 0 175 (_entity (_out ))))
				(_port (_internal TimestampRegWritexEO ~extieee.std_logic_1164.STD_LOGIC 0 176 (_entity (_out ))))
				(_port (_internal AddressRegWritexEO ~extieee.std_logic_1164.STD_LOGIC 0 177 (_entity (_out ))))
				(_port (_internal AddressTimestampSelectxSO ~STD_LOGIC_VECTOR{1~downto~0}~132 0 178 (_entity (_out ))))
				(_port (_internal ADCvalueReadyxSI ~extieee.std_logic_1164.STD_LOGIC 0 179 (_entity (_in ))))
				(_port (_internal ReadADCvaluexEO ~extieee.std_logic_1164.STD_LOGIC 0 180 (_entity (_out ))))
				(_port (_internal TimestampOverflowxSI ~extieee.std_logic_1164.STD_LOGIC 0 181 (_entity (_in ))))
				(_port (_internal TriggerxSI ~extieee.std_logic_1164.STD_LOGIC 0 182 (_entity (_in ))))
				(_port (_internal AddressMSBxDO ~STD_LOGIC_VECTOR{1~downto~0}~134 0 183 (_entity (_out ))))
				(_port (_internal ResetTimestampxSBI ~extieee.std_logic_1164.STD_LOGIC 0 184 (_entity (_in ))))
			)
		)
		(ADCStateMachine
			(_object
				(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 190 (_entity (_in ))))
				(_port (_internal ADCclockxCO ~extieee.std_logic_1164.STD_LOGIC 0 191 (_entity (_out ))))
				(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 192 (_entity (_in ))))
				(_port (_internal ADCwordxDI ~STD_LOGIC_VECTOR{9~downto~0}~13 0 193 (_entity (_in ))))
				(_port (_internal ADCoutxDO ~STD_LOGIC_VECTOR{13~downto~0}~13 0 194 (_entity (_out ))))
				(_port (_internal ADCoexEBO ~extieee.std_logic_1164.STD_LOGIC 0 195 (_entity (_out ))))
				(_port (_internal ADCstbyxEO ~extieee.std_logic_1164.STD_LOGIC 0 196 (_entity (_out ))))
				(_port (_internal ADCovrxSI ~extieee.std_logic_1164.STD_LOGIC 0 197 (_entity (_in ))))
				(_port (_internal RegisterWritexEO ~extieee.std_logic_1164.STD_LOGIC 0 198 (_entity (_out ))))
				(_port (_internal SRLatchxEI ~extieee.std_logic_1164.STD_LOGIC 0 199 (_entity (_in ))))
				(_port (_internal RunADCxSI ~extieee.std_logic_1164.STD_LOGIC 0 200 (_entity (_in ))))
				(_port (_internal ExposurexDI ~STD_LOGIC_VECTOR{15~downto~0}~13 0 201 (_entity (_in ))))
				(_port (_internal ColSettlexDI ~STD_LOGIC_VECTOR{15~downto~0}~136 0 202 (_entity (_in ))))
				(_port (_internal RowSettlexDI ~STD_LOGIC_VECTOR{15~downto~0}~138 0 203 (_entity (_in ))))
				(_port (_internal ResSettlexDI ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 204 (_entity (_in ))))
				(_port (_internal FramePeriodxDI ~STD_LOGIC_VECTOR{15~downto~0}~1312 0 205 (_entity (_in ))))
				(_port (_internal SBRet10xEI ~extieee.std_logic_1164.STD_LOGIC 0 206 (_entity (_in ))))
				(_port (_internal TestPixelxEI ~extieee.std_logic_1164.STD_LOGIC 0 207 (_entity (_in ))))
				(_port (_internal ExtTriggerxEI ~extieee.std_logic_1164.STD_LOGIC 0 208 (_entity (_in ))))
				(_port (_internal CDVSTestSRRowInxSO ~extieee.std_logic_1164.STD_LOGIC 0 209 (_entity (_out ))))
				(_port (_internal CDVSTestSRRowClockxSO ~extieee.std_logic_1164.STD_LOGIC 0 210 (_entity (_out ))))
				(_port (_internal CDVSTestSRColInxSO ~extieee.std_logic_1164.STD_LOGIC 0 211 (_entity (_out ))))
				(_port (_internal CDVSTestSRColClockxSO ~extieee.std_logic_1164.STD_LOGIC 0 212 (_entity (_out ))))
				(_port (_internal CDVSTestColMode0xSO ~extieee.std_logic_1164.STD_LOGIC 0 213 (_entity (_out ))))
				(_port (_internal CDVSTestColMode1xSO ~extieee.std_logic_1164.STD_LOGIC 0 214 (_entity (_out ))))
				(_port (_internal CDVSTestApsTxGatexSO ~extieee.std_logic_1164.STD_LOGIC 0 215 (_entity (_out ))))
				(_port (_internal ADCStateOutputLEDxSO ~extieee.std_logic_1164.STD_LOGIC 0 216 (_entity (_out ))))
			)
		)
		(ADCvalueReady
			(_object
				(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 221 (_entity (_in ))))
				(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 222 (_entity (_in ))))
				(_port (_internal RegisterWritexEI ~extieee.std_logic_1164.STD_LOGIC 0 223 (_entity (_in ))))
				(_port (_internal ReadValuexEI ~extieee.std_logic_1164.STD_LOGIC 0 224 (_entity (_in ))))
				(_port (_internal ValueReadyxSO ~extieee.std_logic_1164.STD_LOGIC 0 225 (_entity (_out ))))
			)
		)
		(cDVSResetStateMachine
			(_object
				(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 144 (_entity (_in ))))
				(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 145 (_entity (_in ))))
				(_port (_internal AERackxSBI ~extieee.std_logic_1164.STD_LOGIC 0 146 (_entity (_in ))))
				(_port (_internal RxcolGxSI ~extieee.std_logic_1164.STD_LOGIC 0 147 (_entity (_in ))))
				(_port (_internal cDVSresetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 148 (_entity (_in ))))
				(_port (_internal CDVSresetxRBO ~extieee.std_logic_1164.STD_LOGIC 0 149 (_entity (_out ))))
			)
		)
	)
	(_instantiation uClockGen 0 391 (_component clockgen )
		(_port
			((CLK)(IFClockxCI))
			((RESET)(ResetxR))
			((CLKOP)(ClockxC))
			((LOCK)(LockxS))
		)
		(_use (_entity . clockgen)
		)
	)
	(_instantiation shiftRegister_1 0 413 (_component shiftRegister )
		(_generic
			((width)((i 96)))
		)
		(_port
			((ClockxCI)(SRClockxC))
			((ResetxRBI)(ResetxRB))
			((LatchxEI)(SRLatchxE))
			((DxDI)(SRinxD))
			((QxDO)(SRoutxD))
			((DataOutxDO)(SRDataOutxD))
		)
		(_use (_entity . shiftRegister)
			(_generic
				((width)((i 96)))
			)
			(_port
				((ClockxCI)(ClockxCI))
				((ResetxRBI)(ResetxRBI))
				((LatchxEI)(LatchxEI))
				((DxDI)(DxDI))
				((QxDO)(QxDO))
				((DataOutxDO)(DataOutxDO))
			)
		)
	)
	(_instantiation uFifo 0 432 (_component AERfifo )
		(_port
			((Data)(FifoDataInxD))
			((WrClock)(ClockxC))
			((RdClock)(IfClockxC))
			((WrEn)(FifoWritexE))
			((RdEn)(FifoReadxE))
			((Reset)(ResetxR))
			((RPReset)(ResetxR))
			((Q)(FifoDataOutxD))
			((Empty)(FifoEmptyxS))
			((Full)(FifoFullxS))
			((AlmostEmpty)(FifoAlmostEmptyxS))
			((AlmostFull)(FifoAlmostFullxS))
		)
		(_use (_entity . AERfifo)
		)
	)
	(_instantiation uMonitorAddressRegister 0 449 (_component wordRegister )
		(_generic
			((width)((i 10)))
		)
		(_port
			((ClockxCI)(ClockxC))
			((ResetxRBI)(ResetxRB))
			((WriteEnablexEI)(AddressRegWritexE))
			((DataInxDI)(AERMonitorAddressxDI))
			((DataOutxDO)(AddressRegOutxD))
		)
		(_use (_entity . wordRegister)
			(_generic
				((width)((i 10)))
			)
			(_port
				((ClockxCI)(ClockxCI))
				((ResetxRBI)(ResetxRBI))
				((WriteEnablexEI)(WriteEnablexEI))
				((DataInxDI)(DataInxDI))
				((DataOutxDO)(DataOutxDO))
			)
		)
	)
	(_instantiation uMonitorTimestampRegister 0 459 (_component wordRegister )
		(_generic
			((width)((i 14)))
		)
		(_port
			((ClockxCI)(ClockxC))
			((ResetxRBI)(ResetxRB))
			((WriteEnablexEI)(TimestampRegWritexE))
			((DataInxDI)(ActualTimestampxD))
			((DataOutxDO)(MonitorTimestampxD))
		)
		(_use (_entity . wordRegister)
			(_generic
				((width)((i 14)))
			)
			(_port
				((ClockxCI)(ClockxCI))
				((ResetxRBI)(ResetxRBI))
				((WriteEnablexEI)(WriteEnablexEI))
				((DataInxDI)(DataInxDI))
				((DataOutxDO)(DataOutxDO))
			)
		)
	)
	(_instantiation uADCRegister 0 469 (_component wordRegister )
		(_generic
			((width)((i 14)))
		)
		(_port
			((ClockxCI)(IfClockxC))
			((ResetxRBI)(ResetxRB))
			((WriteEnablexEI)(ADCregWritexE))
			((DataInxDI)(ADCregInxD))
			((DataOutxDO)(ADCregOutxD))
		)
		(_use (_entity . wordRegister)
			(_generic
				((width)((i 14)))
			)
			(_port
				((ClockxCI)(ClockxCI))
				((ResetxRBI)(ResetxRBI))
				((WriteEnablexEI)(WriteEnablexEI))
				((DataInxDI)(DataInxDI))
				((DataOutxDO)(DataOutxDO))
			)
		)
	)
	(_instantiation uEarlyPaketTimer 0 481 (_component earlyPaketTimer )
		(_port
			((ClockxCI)(ClockxC))
			((ResetxRBI)(ResetxRB))
			((ClearxSI)(ResetEarlyPaketTimerxS))
			((TimerExpiredxSO)(EarlyPaketTimerOverflowxS))
		)
		(_use (_entity . earlyPaketTimer)
		)
	)
	(_instantiation uEventCounter 0 488 (_component eventCounter )
		(_port
			((ClockxCI)(ClockxC))
			((ResetxRBI)(ResetxRB))
			((ClearxSI)(ResetEventCounterxS))
			((IncrementxSI)(IncEventCounterxS))
			((OverflowxSO)(ECResetEarlyPaketTimerxS))
		)
		(_use (_entity . eventCounter)
		)
	)
	(_instantiation uTimestampCounter 0 496 (_component timestampCounter )
		(_port
			((ClockxCI)(ClockxC))
			((ResetxRBI)(CounterResetxRB))
			((IncrementxSI)(IncxS))
			((OverflowxSO)(TimestampOverflowxS))
			((DataxDO)(ActualTimestampxD))
		)
		(_use (_entity . timestampCounter)
		)
	)
	(_instantiation uSynchronizerStateMachine_1 0 504 (_component synchronizerStateMachine )
		(_port
			((ClockxCI)(ClockxC))
			((ResetxRBI)(ResetxRB))
			((RunxSI)(RunxS))
			((ConfigxSI)(TimestampMasterxS))
			((SyncInxABI)(SyncInxAB))
			((SyncOutxSBO)(SyncOutxSB))
			((TriggerxSO)(TriggerxS))
			((HostResetTimestampxSI)(HostResetTimestampxS))
			((ResetTimestampxSBO)(SynchronizerResetTimestampxSB))
			((IncrementCounterxSO)(IncxS))
		)
		(_use (_entity . synchronizerStateMachine)
		)
	)
	(_instantiation fifoStatemachine_1 0 519 (_component fifoStatemachine )
		(_port
			((ClockxCI)(IfClockxC))
			((ResetxRBI)(ResetxRB))
			((RunxSI)(RunxS))
			((FifoTransactionxSO)(FifoTransactionxS))
			((FX2FifoInFullxSBI)(FX2FifoInFullxSBI))
			((FifoEmptyxSI)(FifoEmptyxS))
			((FifoReadxEO)(FifoReadxE))
			((FX2FifoWritexEBO)(FX2FifoWritexEB))
			((FX2FifoPktEndxSBO)(FX2FifoPktEndxSB))
			((FX2FifoAddressxDO)(FX2FifoAddressxDO))
			((IncEventCounterxSO)(IncEventCounterxS))
			((ResetEventCounterxSO)(ResetEventCounterxS))
			((ResetEarlyPaketTimerxSO)(SMResetEarlyPaketTimerxS))
			((EarlyPaketTimerOverflowxSI)(EarlyPaketTimerOverflowxS))
		)
		(_use (_entity . fifoStatemachine)
		)
	)
	(_instantiation monitorStateMachine_1 0 536 (_component monitorStateMachine )
		(_port
			((ClockxCI)(ClockxC))
			((ResetxRBI)(ResetxRB))
			((AERREQxSBI)(AERREQxSB))
			((AERACKxSBO)(AERMonitorACKxSB))
			((XxDI)(AERMonitorAddressxDI(9)))
			((UseLongAckxSI)(UseLongAckxS))
			((FifoFullxSI)(FifoFullxS))
			((FifoWritexEO)(FifoWritexE))
			((TimestampRegWritexEO)(TimestampRegWritexE))
			((AddressRegWritexEO)(AddressRegWritexE))
			((AddressTimestampSelectxSO)(AddressTimestampSelectxS))
			((ADCvalueReadyxSI)(ADCvalueReadyxS))
			((ReadADCvaluexEO)(ReadADCvaluexE))
			((TimestampOverflowxSI)(TimestampOverflowxS))
			((TriggerxSI)(TriggerxS))
			((AddressMSBxDO)(AddressMSBxD))
			((ResetTimestampxSBI)(SynchronizerResetTimestampxSB))
		)
		(_use (_entity . monitorStateMachine)
		)
	)
	(_instantiation ADCStateMachine_1 0 556 (_component ADCStateMachine )
		(_port
			((ClockxCI)(IfClockxC))
			((ADCclockxCO)(ADCclockxC))
			((ResetxRBI)(ADCsmRstxE))
			((ADCwordxDI)(ADCwordxDI))
			((ADCoutxDO)(ADCdataxD))
			((ADCoexEBO)(ADCoexEB))
			((ADCstbyxEO)(ADCstbyxE))
			((ADCovrxSI)(ADCovrxS))
			((RegisterWritexEO)(ADCregWritexE))
			((SRLatchxEI)(SRLatchxE))
			((RunADCxSI)(RunADCxS))
			((ExposurexDI)(ExposurexD))
			((ColSettlexDI)(ColSettlexD))
			((RowSettlexDI)(RowSettlexD))
			((ResSettlexDI)(ResSettlexD))
			((FramePeriodxDI)(FramePeriodxD))
			((SBRet10xEI)(SBRet10xE))
			((TestPixelxEI)(TestPixelxE))
			((ExtTriggerxEI)(ExtTriggerxE))
			((CDVSTestSRRowInxSO)(CDVSTestSRRowInxS))
			((CDVSTestSRRowClockxSO)(CDVSTestSRRowClockxS))
			((CDVSTestSRColInxSO)(CDVSTestSRColInxS))
			((CDVSTestSRColClockxSO)(CDVSTestSRColClockxS))
			((CDVSTestColMode0xSO)(CDVSTestColMode0xS))
			((CDVSTestColMode1xSO)(CDVSTestColMode1xS))
			((CDVSTestApsTxGatexSO)(CDVSTestApsTxGatexS))
			((ADCStateOutputLEDxSO)(ADCStateOutputLEDxS))
		)
		(_use (_entity . ADCStateMachine)
			(_port
				((ClockxCI)(ClockxCI))
				((ADCclockxCO)(ADCclockxCO))
				((ResetxRBI)(ResetxRBI))
				((ADCwordxDI)(ADCwordxDI))
				((ADCoutxDO)(ADCoutxDO))
				((ADCstbyxEO)(ADCstbyxEO))
				((ADCoexEBO)(ADCoexEBO))
				((ADCovrxSI)(ADCovrxSI))
				((RegisterWritexEO)(RegisterWritexEO))
				((SRLatchxEI)(SRLatchxEI))
				((RunADCxSI)(RunADCxSI))
				((ExposurexDI)(ExposurexDI))
				((ColSettlexDI)(ColSettlexDI))
				((RowSettlexDI)(RowSettlexDI))
				((ResSettlexDI)(ResSettlexDI))
				((FramePeriodxDI)(FramePeriodxDI))
				((SBRet10xEI)(SBRet10xEI))
				((TestPixelxEI)(TestPixelxEI))
				((ExtTriggerxEI)(ExtTriggerxEI))
				((CDVSTestSRRowInxSO)(CDVSTestSRRowInxSO))
				((CDVSTestSRRowClockxSO)(CDVSTestSRRowClockxSO))
				((CDVSTestSRColInxSO)(CDVSTestSRColInxSO))
				((CDVSTestSRColClockxSO)(CDVSTestSRColClockxSO))
				((CDVSTestColMode0xSO)(CDVSTestColMode0xSO))
				((CDVSTestColMode1xSO)(CDVSTestColMode1xSO))
				((CDVSTestApsTxGatexSO)(CDVSTestApsTxGatexSO))
				((ADCStateOutputLEDxSO)(ADCStateOutputLEDxSO))
			)
		)
	)
	(_instantiation ADCvalueReady_1 0 590 (_component ADCvalueReady )
		(_port
			((ClockxCI)(ClockxC))
			((ResetxRBI)(ResetxRB))
			((RegisterWritexEI)(ADCregWritexE))
			((ReadValuexEI)(ReadADCvaluexE))
			((ValueReadyxSO)(ADCvalueReadyxS))
		)
		(_use (_entity . ADCvalueReady)
		)
	)
	(_instantiation cDVSResetStateMachine_1 0 598 (_component cDVSResetStateMachine )
		(_port
			((ClockxCI)(ClockxC))
			((ResetxRBI)(ResetxRB))
			((AERackxSBI)(AERREQxSB))
			((RxcolGxSI)(RxcolGxS))
			((cDVSresetxRBI)(PE3xSI))
			((CDVSresetxRBO)(CDVSTestPeriodicChipResetxRB))
		)
		(_use (_entity . cDVSResetStateMachine)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal FX2FifoDataxDIO ~STD_LOGIC_VECTOR{15~downto~0}~12 0 29 (_entity (_out ))))
		(_port (_internal FX2FifoInFullxSBI ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal FX2FifoWritexEBO ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_port (_internal FX2FifoReadxEBO ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
		(_port (_internal FX2FifoPktEndxSBO ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal FX2FifoAddressxDO ~STD_LOGIC_VECTOR{1~downto~0}~12 0 35 (_entity (_out ))))
		(_port (_internal IfClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_in ))))
		(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ))))
		(_port (_internal Sync1xABI ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_in ))))
		(_port (_internal SynchOutxSBO ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_out ))))
		(_port (_internal PC0xSIO ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_inout ))))
		(_port (_internal PC1xSIO ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_inout ))))
		(_port (_internal PC2xSIO ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_inout ))))
		(_port (_internal PC3xSIO ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_inout ))))
		(_port (_internal PA0xSIO ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_inout ))))
		(_port (_internal PA1xSIO ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_inout ))))
		(_port (_internal PA3xSIO ~extieee.std_logic_1164.STD_LOGIC 0 56 (_entity (_inout ))))
		(_port (_internal PA7xSIO ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_inout ))))
		(_port (_internal PE2xSI ~extieee.std_logic_1164.STD_LOGIC 0 59 (_entity (_in ))))
		(_port (_internal PE3xSI ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_in ))))
		(_port (_internal FXLEDxSI ~extieee.std_logic_1164.STD_LOGIC 0 62 (_entity (_in ))))
		(_port (_internal ADCclockxCO ~extieee.std_logic_1164.STD_LOGIC 0 65 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~12 0 66 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_port (_internal ADCwordxDI ~STD_LOGIC_VECTOR{9~downto~0}~12 0 66 (_entity (_in ))))
		(_port (_internal ADCoexEBO ~extieee.std_logic_1164.STD_LOGIC 0 68 (_entity (_out ))))
		(_port (_internal ADCstbyxEO ~extieee.std_logic_1164.STD_LOGIC 0 69 (_entity (_out ))))
		(_port (_internal ADCovrxSI ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_in ))))
		(_port (_internal CDVSTestSRRowClockxSO ~extieee.std_logic_1164.STD_LOGIC 0 72 (_entity (_out ))))
		(_port (_internal CDVSTestSRColClockxSO ~extieee.std_logic_1164.STD_LOGIC 0 73 (_entity (_out ))))
		(_port (_internal CDVSTestSRRowInxSO ~extieee.std_logic_1164.STD_LOGIC 0 74 (_entity (_out ))))
		(_port (_internal CDVSTestSRColInxSO ~extieee.std_logic_1164.STD_LOGIC 0 75 (_entity (_out ))))
		(_port (_internal CDVSTestBiasEnablexEO ~extieee.std_logic_1164.STD_LOGIC 0 77 (_entity (_out ))))
		(_port (_internal CDVSTestChipResetxRBO ~extieee.std_logic_1164.STD_LOGIC 0 78 (_entity (_out ))))
		(_port (_internal CDVSTestColMode0xSO ~extieee.std_logic_1164.STD_LOGIC 0 80 (_entity (_out ))))
		(_port (_internal CDVSTestColMode1xSO ~extieee.std_logic_1164.STD_LOGIC 0 81 (_entity (_out ))))
		(_port (_internal CDVSTestBiasDiagSelxSO ~extieee.std_logic_1164.STD_LOGIC 0 83 (_entity (_out ))))
		(_port (_internal CDVSTestBiasBitOutxSI ~extieee.std_logic_1164.STD_LOGIC 0 84 (_entity (_in ))))
		(_port (_internal CDVSTestApsTxGatexSO ~extieee.std_logic_1164.STD_LOGIC 0 86 (_entity (_out ))))
		(_port (_internal LED1xSO ~extieee.std_logic_1164.STD_LOGIC 0 89 (_entity (_out ))))
		(_port (_internal LED2xSO ~extieee.std_logic_1164.STD_LOGIC 0 90 (_entity (_out ))))
		(_port (_internal LED3xSO ~extieee.std_logic_1164.STD_LOGIC 0 91 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 93 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal DebugxSIO ~STD_LOGIC_VECTOR{15~downto~0}~122 0 93 (_entity (_inout ))))
		(_port (_internal AERMonitorREQxABI ~extieee.std_logic_1164.STD_LOGIC 0 96 (_entity (_in ))))
		(_port (_internal AERMonitorACKxSBO ~extieee.std_logic_1164.STD_LOGIC 0 97 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~124 0 98 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_port (_internal AERMonitorAddressxDI ~STD_LOGIC_VECTOR{9~downto~0}~124 0 98 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 115 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~132 0 178 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~134 0 183 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~13 0 193 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~13 0 194 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 201 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~136 0 202 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~138 0 203 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 204 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1312 0 205 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~1318 0 254 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1320 0 267 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 274 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~1324 0 285 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_signal (_internal MonitorTimestampxD ~STD_LOGIC_VECTOR{13~downto~0}~1324 0 285 (_architecture (_uni ))))
		(_signal (_internal ActualTimestampxD ~STD_LOGIC_VECTOR{13~downto~0}~1324 0 286 (_architecture (_uni ))))
		(_signal (_internal TimestampRegWritexE ~extieee.std_logic_1164.STD_LOGIC 0 289 (_architecture (_uni ))))
		(_signal (_internal SyncInxAB ~extieee.std_logic_1164.STD_LOGIC 0 291 (_architecture (_uni ))))
		(_signal (_internal AERREQxSB ~extieee.std_logic_1164.STD_LOGIC 0 293 (_architecture (_uni ))))
		(_signal (_internal AERReqSyncxSBN ~extieee.std_logic_1164.STD_LOGIC 0 293 (_architecture (_uni ))))
		(_signal (_internal AERMonitorACKxSB ~extieee.std_logic_1164.STD_LOGIC 0 295 (_architecture (_uni ))))
		(_signal (_internal UseLongAckxS ~extieee.std_logic_1164.STD_LOGIC 0 296 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1326 0 299 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal AddressTimestampSelectxS ~STD_LOGIC_VECTOR{1~downto~0}~1326 0 299 (_architecture (_uni ))))
		(_signal (_internal IncEventCounterxS ~extieee.std_logic_1164.STD_LOGIC 0 305 (_architecture (_uni ))))
		(_signal (_internal ResetEventCounterxS ~extieee.std_logic_1164.STD_LOGIC 0 306 (_architecture (_uni ))))
		(_signal (_internal ResetEarlyPaketTimerxS ~extieee.std_logic_1164.STD_LOGIC 0 307 (_architecture (_uni ))))
		(_signal (_internal EarlyPaketTimerOverflowxS ~extieee.std_logic_1164.STD_LOGIC 0 308 (_architecture (_uni ))))
		(_signal (_internal SMResetEarlyPaketTimerxS ~extieee.std_logic_1164.STD_LOGIC 0 309 (_architecture (_uni ))))
		(_signal (_internal ECResetEarlyPaketTimerxS ~extieee.std_logic_1164.STD_LOGIC 0 310 (_architecture (_uni ))))
		(_signal (_internal ClockxC ~extieee.std_logic_1164.STD_LOGIC 0 313 (_architecture (_uni )(_event))))
		(_signal (_internal IfClockxC ~extieee.std_logic_1164.STD_LOGIC 0 313 (_architecture (_uni ))))
		(_signal (_internal ResetxRB ~extieee.std_logic_1164.STD_LOGIC 0 314 (_architecture (_uni ))))
		(_signal (_internal ResetxR ~extieee.std_logic_1164.STD_LOGIC 0 314 (_architecture (_uni ))))
		(_signal (_internal RunxS ~extieee.std_logic_1164.STD_LOGIC 0 315 (_architecture (_uni ))))
		(_signal (_internal CounterResetxRB ~extieee.std_logic_1164.STD_LOGIC 0 316 (_architecture (_uni ))))
		(_signal (_internal SynchronizerResetTimestampxSB ~extieee.std_logic_1164.STD_LOGIC 0 317 (_architecture (_uni ))))
		(_signal (_internal CDVSTestChipResetxRB ~extieee.std_logic_1164.STD_LOGIC 0 318 (_internal (_uni ))))
		(_signal (_internal CDVSTestPeriodicChipResetxRB ~extieee.std_logic_1164.STD_LOGIC 0 319 (_architecture (_uni ))))
		(_signal (_internal RxcolGxS ~extieee.std_logic_1164.STD_LOGIC 0 320 (_architecture (_uni ))))
		(_signal (_internal TimestampOverflowxS ~extieee.std_logic_1164.STD_LOGIC 0 323 (_architecture (_uni ))))
		(_signal (_internal AddressMSBxD ~STD_LOGIC_VECTOR{1~downto~0}~1326 0 324 (_architecture (_uni ))))
		(_signal (_internal TimestampMasterxS ~extieee.std_logic_1164.STD_LOGIC 0 325 (_architecture (_uni ))))
		(_signal (_internal FifoTransactionxS ~extieee.std_logic_1164.STD_LOGIC 0 328 (_architecture (_uni ))))
		(_signal (_internal FX2FifoWritexEB ~extieee.std_logic_1164.STD_LOGIC 0 329 (_architecture (_uni ))))
		(_signal (_internal FX2FifoPktEndxSB ~extieee.std_logic_1164.STD_LOGIC 0 330 (_architecture (_uni ))))
		(_signal (_internal SyncOutxSB ~extieee.std_logic_1164.STD_LOGIC 0 331 (_architecture (_uni ))))
		(_signal (_internal HostResetTimestampxS ~extieee.std_logic_1164.STD_LOGIC 0 332 (_architecture (_uni ))))
		(_signal (_internal TriggerxS ~extieee.std_logic_1164.STD_LOGIC 0 334 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~1328 0 336 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_signal (_internal AddressRegOutxD ~STD_LOGIC_VECTOR{9~downto~0}~1328 0 336 (_architecture (_uni ))))
		(_signal (_internal AddressRegWritexE ~extieee.std_logic_1164.STD_LOGIC 0 337 (_architecture (_uni ))))
		(_signal (_internal AddressRegOut8xD ~extieee.std_logic_1164.STD_LOGIC 0 338 (_architecture (_uni ))))
		(_signal (_internal IncxS ~extieee.std_logic_1164.STD_LOGIC 0 341 (_architecture (_uni ))))
		(_signal (_internal ReadADCvaluexE ~extieee.std_logic_1164.STD_LOGIC 0 344 (_architecture (_uni ))))
		(_signal (_internal ADCvalueReadyxS ~extieee.std_logic_1164.STD_LOGIC 0 344 (_architecture (_uni ))))
		(_signal (_internal ADCregInxD ~STD_LOGIC_VECTOR{13~downto~0}~1324 0 345 (_architecture (_uni ))))
		(_signal (_internal ADCregOutxD ~STD_LOGIC_VECTOR{13~downto~0}~1324 0 346 (_architecture (_uni ))))
		(_signal (_internal ADCregWritexE ~extieee.std_logic_1164.STD_LOGIC 0 347 (_architecture (_uni ))))
		(_signal (_internal ADCdataxD ~STD_LOGIC_VECTOR{13~downto~0}~1324 0 348 (_architecture (_uni ))))
		(_signal (_internal SBRet10xE ~extieee.std_logic_1164.STD_LOGIC 0 349 (_architecture (_uni ))))
		(_signal (_internal ADCsmRstxE ~extieee.std_logic_1164.STD_LOGIC 0 351 (_architecture (_uni ))))
		(_signal (_internal ADCclockxC ~extieee.std_logic_1164.STD_LOGIC 0 352 (_architecture (_uni ))))
		(_signal (_internal ADCoexEB ~extieee.std_logic_1164.STD_LOGIC 0 353 (_architecture (_uni ))))
		(_signal (_internal ADCstbyxE ~extieee.std_logic_1164.STD_LOGIC 0 354 (_architecture (_uni ))))
		(_signal (_internal ADCovrxS ~extieee.std_logic_1164.STD_LOGIC 0 355 (_architecture (_uni ))))
		(_signal (_internal CDVSTestSRRowClockxS ~extieee.std_logic_1164.STD_LOGIC 0 356 (_architecture (_uni ))))
		(_signal (_internal CDVSTestSRRowInxS ~extieee.std_logic_1164.STD_LOGIC 0 356 (_architecture (_uni ))))
		(_signal (_internal CDVSTestSRColClockxS ~extieee.std_logic_1164.STD_LOGIC 0 357 (_architecture (_uni ))))
		(_signal (_internal CDVSTestSRColInxS ~extieee.std_logic_1164.STD_LOGIC 0 357 (_architecture (_uni ))))
		(_signal (_internal CDVSTestColMode0xS ~extieee.std_logic_1164.STD_LOGIC 0 358 (_architecture (_uni ))))
		(_signal (_internal CDVSTestColMode1xS ~extieee.std_logic_1164.STD_LOGIC 0 358 (_architecture (_uni ))))
		(_signal (_internal CDVSTestApsTxGatexS ~extieee.std_logic_1164.STD_LOGIC 0 359 (_architecture (_uni ))))
		(_signal (_internal ExtTriggerxE ~extieee.std_logic_1164.STD_LOGIC 0 360 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{95~downto~0}~13 0 362 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 95)(i 0))))))
		(_signal (_internal SRDataOutxD ~STD_LOGIC_VECTOR{95~downto~0}~13 0 362 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1330 0 364 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal ExposurexD ~STD_LOGIC_VECTOR{15~downto~0}~1330 0 364 (_architecture (_uni ))))
		(_signal (_internal ColSettlexD ~STD_LOGIC_VECTOR{15~downto~0}~1330 0 364 (_architecture (_uni ))))
		(_signal (_internal RowSettlexD ~STD_LOGIC_VECTOR{15~downto~0}~1330 0 364 (_architecture (_uni ))))
		(_signal (_internal ResSettlexD ~STD_LOGIC_VECTOR{15~downto~0}~1330 0 364 (_architecture (_uni ))))
		(_signal (_internal FramePeriodxD ~STD_LOGIC_VECTOR{15~downto~0}~1330 0 365 (_architecture (_uni ))))
		(_signal (_internal TestPixelxE ~extieee.std_logic_1164.STD_LOGIC 0 366 (_architecture (_uni ))))
		(_signal (_internal SRoutxD ~extieee.std_logic_1164.STD_LOGIC 0 368 (_architecture (_uni ))))
		(_signal (_internal SRinxD ~extieee.std_logic_1164.STD_LOGIC 0 368 (_architecture (_uni ))))
		(_signal (_internal SRLatchxE ~extieee.std_logic_1164.STD_LOGIC 0 368 (_architecture (_uni ))))
		(_signal (_internal SRClockxC ~extieee.std_logic_1164.STD_LOGIC 0 368 (_architecture (_uni ))))
		(_signal (_internal RunADCxS ~extieee.std_logic_1164.STD_LOGIC 0 369 (_architecture (_uni ))))
		(_signal (_internal ADCStateOutputLEDxS ~extieee.std_logic_1164.STD_LOGIC 0 371 (_architecture (_uni ))))
		(_signal (_internal LockxS ~extieee.std_logic_1164.STD_LOGIC 0 374 (_architecture (_uni ))))
		(_signal (_internal FifoDataInxD ~STD_LOGIC_VECTOR{15~downto~0}~1330 0 377 (_architecture (_uni ))))
		(_signal (_internal FifoDataOutxD ~STD_LOGIC_VECTOR{15~downto~0}~1330 0 377 (_architecture (_uni ))))
		(_signal (_internal FifoWritexE ~extieee.std_logic_1164.STD_LOGIC 0 378 (_architecture (_uni ))))
		(_signal (_internal FifoReadxE ~extieee.std_logic_1164.STD_LOGIC 0 378 (_architecture (_uni ))))
		(_signal (_internal FifoEmptyxS ~extieee.std_logic_1164.STD_LOGIC 0 379 (_architecture (_uni ))))
		(_signal (_internal FifoAlmostEmptyxS ~extieee.std_logic_1164.STD_LOGIC 0 379 (_architecture (_uni ))))
		(_signal (_internal FifoFullxS ~extieee.std_logic_1164.STD_LOGIC 0 379 (_architecture (_uni ))))
		(_signal (_internal FifoAlmostFullxS ~extieee.std_logic_1164.STD_LOGIC 0 379 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1332 0 382 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal selectADC ~STD_LOGIC_VECTOR{1~downto~0}~1332 0 382 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1334 0 383 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal selectaddress ~STD_LOGIC_VECTOR{1~downto~0}~1334 0 383 (_architecture (_string \"01"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1336 0 384 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal selecttimestamp ~STD_LOGIC_VECTOR{1~downto~0}~1336 0 384 (_architecture (_string \"00"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1338 0 385 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal selecttrigger ~STD_LOGIC_VECTOR{1~downto~0}~1338 0 385 (_architecture (_string \"10"\))))
		(_process
			(line__388(_architecture 0 0 388 (_assignment (_simple)(_alias((IfClockxC)(IfClockxCI)))(_target(60))(_sensitivity(6)))))
			(line__389(_architecture 1 0 389 (_assignment (_simple)(_alias((ADCclockxCO)(ADCclockxC)))(_target(21))(_sensitivity(90)))))
			(line__402(_architecture 2 0 402 (_assignment (_simple)(_alias((CDVSTestBiasDiagSelxSO)(PA0xSIO)))(_target(34))(_sensitivity(14)))))
			(line__405(_architecture 3 0 405 (_assignment (_simple)(_alias((ResetxRB)(ResetxRBI)))(_target(61))(_sensitivity(7)))))
			(line__406(_architecture 4 0 406 (_assignment (_simple)(_target(62))(_sensitivity(7)))))
			(line__407(_architecture 5 0 407 (_assignment (_simple)(_alias((CounterResetxRB)(SynchronizerResetTimestampxSB)))(_target(64))(_sensitivity(65)))))
			(line__409(_architecture 6 0 409 (_assignment (_simple)(_alias((FX2FifoReadxEBO)(_string \"1"\)))(_target(3)))))
			(line__411(_architecture 7 0 411 (_assignment (_simple)(_alias((SyncInxAB)(Sync1xABI)))(_target(47))(_sensitivity(8)))))
			(line__424(_architecture 8 0 424 (_assignment (_simple)(_alias((ExposurexD)(SRDataOutxD(d_15_0))))(_target(103))(_sensitivity(102(d_15_0))))))
			(line__425(_architecture 9 0 425 (_assignment (_simple)(_alias((ColSettlexD)(SRDataOutxD(d_31_16))))(_target(104))(_sensitivity(102(d_31_16))))))
			(line__426(_architecture 10 0 426 (_assignment (_simple)(_alias((RowSettlexD)(SRDataOutxD(d_47_32))))(_target(105))(_sensitivity(102(d_47_32))))))
			(line__427(_architecture 11 0 427 (_assignment (_simple)(_alias((ResSettlexD)(SRDataOutxD(d_63_48))))(_target(106))(_sensitivity(102(d_63_48))))))
			(line__428(_architecture 12 0 428 (_assignment (_simple)(_alias((FramePeriodxD)(SRDataOutxD(d_79_64))))(_target(107))(_sensitivity(102(d_79_64))))))
			(line__429(_architecture 13 0 429 (_assignment (_simple)(_alias((TestPixelxE)(SRDataOutxD(94))))(_target(108))(_sensitivity(102(94))))))
			(line__430(_architecture 14 0 430 (_assignment (_simple)(_alias((SBRet10xE)(SRDataOutxD(95))))(_target(88))(_sensitivity(102(95))))))
			(line__447(_architecture 15 0 447 (_assignment (_simple)(_alias((FX2FifoDataxDIO)(FifoDataOutxD)))(_target(0))(_sensitivity(117)))))
			(line__479(_architecture 16 0 479 (_assignment (_simple)(_alias((ADCregInxD)(ADCdataxD)))(_target(84))(_sensitivity(87)))))
			(line__517(_architecture 17 0 517 (_assignment (_simple)(_alias((TimestampMasterxS)(_string \"1"\)))(_target(71)))))
			(line__587(_architecture 18 0 587 (_assignment (_simple)(_alias((ADCovrxS)(ADCovrxSI)))(_target(93))(_sensitivity(25)))))
			(line__588(_architecture 19 0 588 (_assignment (_simple)(_target(89))(_sensitivity(61)(63)))))
			(line__607(_architecture 20 0 607 (_assignment (_simple)(_alias((SynchOutxSBO)(SyncOutxSB)))(_target(9))(_sensitivity(75)))))
			(line__608(_architecture 21 0 608 (_assignment (_simple)(_alias((FX2FifoPktEndxSBO)(FX2FifoPktEndxSB)))(_target(4))(_sensitivity(74)))))
			(line__609(_architecture 22 0 609 (_assignment (_simple)(_alias((FX2FifoWritexEBO)(FX2FifoWritexEB)))(_target(2))(_sensitivity(73)))))
			(line__610(_architecture 23 0 610 (_assignment (_simple)(_alias((AERMonitorACKxSBO)(AERMonitorACKxSB)))(_target(42))(_sensitivity(50)))))
			(line__613(_architecture 24 0 613 (_assignment (_simple)(_target(55))(_sensitivity(57)(58)))))
			(line__617(_architecture 25 0 617 (_assignment (_simple)(_target(80))(_sensitivity(78(9))(78(8))))))
			(line__624(_architecture 26 0 624 (_assignment (_simple)(_target(116))(_sensitivity(44)(52)(70)(78(d_7_0))(78(9))(80)(85)))))
			(line__631(_architecture 27 0 631 (_assignment (_simple)(_alias((LED1xSO)(CDVSTestChipResetxRB)))(_target(37))(_sensitivity(19)))))
			(line__632(_architecture 28 0 632 (_assignment (_simple)(_alias((LED2xSO)(RunxS)))(_target(38))(_sensitivity(63)))))
			(line__633(_architecture 29 0 633 (_assignment (_simple)(_alias((LED3xSO)(ADCStateOutputLEDxS)))(_target(39))(_sensitivity(114)))))
			(line__636(_architecture 30 0 636 (_assignment (_simple)(_alias((CDVSTestChipResetxRBO)(CDVSTestChipResetxRB)))(_target(31))(_sensitivity(19)))))
			(line__642(_architecture 31 0 642 (_assignment (_simple)(_target(30))(_sensitivity(18)))))
			(line__644(_architecture 32 0 644 (_assignment (_simple)(_alias((HostResetTimestampxS)(PA7xSIO)))(_target(76))(_sensitivity(17)))))
			(line__645(_architecture 33 0 645 (_assignment (_simple)(_alias((RunxS)(PA3xSIO)))(_target(63))(_sensitivity(16)))))
			(line__646(_architecture 34 0 646 (_assignment (_simple)(_alias((ExtTriggerxE)(PA1xSIO)))(_target(101))(_sensitivity(15)))))
			(line__648(_architecture 35 0 648 (_assignment (_simple)(_alias((RunADCxS)(PC0xSIO)))(_target(113))(_sensitivity(10)))))
			(line__649(_architecture 36 0 649 (_assignment (_simple)(_alias((SRClockxC)(PC1xSIO)))(_target(112))(_sensitivity(11)))))
			(line__650(_architecture 37 0 650 (_assignment (_simple)(_alias((SRLatchxE)(PC2xSIO)))(_target(111))(_sensitivity(12)))))
			(line__651(_architecture 38 0 651 (_assignment (_simple)(_alias((SRinxD)(PC3xSIO)))(_target(110))(_sensitivity(13)))))
			(line__653(_architecture 39 0 653 (_assignment (_simple)(_alias((CDVSTestSRColClockxSO)(CDVSTestSRColClockxS)))(_target(27))(_sensitivity(96)))))
			(line__654(_architecture 40 0 654 (_assignment (_simple)(_alias((CDVSTestSRRowClockxSO)(CDVSTestSRRowClockxS)))(_target(26))(_sensitivity(94)))))
			(line__655(_architecture 41 0 655 (_assignment (_simple)(_alias((CDVSTestSRColInxSO)(CDVSTestSRColInxS)))(_target(29))(_sensitivity(97)))))
			(line__656(_architecture 42 0 656 (_assignment (_simple)(_alias((CDVSTestSRRowInxSO)(CDVSTestSRRowInxS)))(_target(28))(_sensitivity(95)))))
			(line__658(_architecture 43 0 658 (_assignment (_simple)(_alias((CDVSTestColMode0xSO)(CDVSTestColMode0xS)))(_target(32))(_sensitivity(98)))))
			(line__659(_architecture 44 0 659 (_assignment (_simple)(_alias((CDVSTestColMode1xSO)(CDVSTestColMode1xS)))(_target(33))(_sensitivity(99)))))
			(line__661(_architecture 45 0 661 (_assignment (_simple)(_alias((CDVSTestApsTxGatexSO)(CDVSTestApsTxGatexS)))(_target(36))(_sensitivity(100)))))
			(line__663(_architecture 46 0 663 (_assignment (_simple)(_alias((ADCstbyxEO)(ADCstbyxE)))(_target(24))(_sensitivity(92)))))
			(line__664(_architecture 47 0 664 (_assignment (_simple)(_alias((ADCoexEBO)(ADCoexEB)))(_target(23))(_sensitivity(91)))))
			(line__667(_architecture 48 0 667 (_assignment (_simple)(_alias((RxcolGxS)(_string \"0"\)))(_target(68)))))
			(line__668(_architecture 49 0 668 (_assignment (_simple)(_alias((UseLongAckxS)(_string \"0"\)))(_target(51)))))
			(line__674(_architecture 50 0 674 (_assignment (_simple)(_alias((DebugxSIO(0))(ADCStateOutputLEDxS)))(_target(40(0)))(_sensitivity(114)))))
			(synchronizer(_architecture 51 0 680 (_process (_target(48)(49))(_sensitivity(59)(41)(49))(_dssslsensitivity 1))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
	)
	(_static
		(514 )
		(33686274 33686018 33686018 514 )
	)
	(_model . Structural 55 -1
	)
)
I 000051 55 1674          1372413577222 Behavioral
(_unit VHDL (adcvalueready 0 25 (behavioral 0 36 ))
	(_version v63)
	(_time 1372413577223 2013.06.28 11:59:37)
	(_source (\./../../sourcecode/ADCvalueReady.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code b1bfe6e5b4e6e6a6b3bfa0ebb3)
	(_entity
		(_time 1372368070373)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in )(_event))))
		(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in ))))
		(_port (_internal RegisterWritexEI ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal ReadValuexEI ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal ValueReadyxSO ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
		(_type (_internal state 0 37 (_enum1 stidle stadcvalueready stread stadcvalueready2 (_to (i 0)(i 3)))))
		(_signal (_internal StatexDP state 0 40 (_architecture (_uni ))))
		(_signal (_internal StatexDN state 0 40 (_architecture (_uni ))))
		(_process
			(p_memless(_architecture 0 0 44 (_process (_simple)(_target(4)(6))(_sensitivity(2)(3)(5)))))
			(p_memoryzing(_architecture 1 0 78 (_process (_target(5))(_sensitivity(0)(1)(6))(_dssslsensitivity 2))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Behavioral 2 -1
	)
)
I 000051 55 2661          1372413577282 Behavioral
(_unit VHDL (cdvsresetstatemachine 0 25 (behavioral 0 37 ))
	(_version v63)
	(_time 1372413577283 2013.06.28 11:59:37)
	(_source (\./../../sourcecode/cDVSResetStateMachine.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code efe1babcbdb9bdf8eaeefdb5bb)
	(_entity
		(_time 1372368070692)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in )(_event))))
		(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in ))))
		(_port (_internal AERackxSBI ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal RxcolGxSI ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal cDVSresetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal CDVSresetxRBO ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ))))
		(_type (_internal state 0 38 (_enum1 stidle stevent stresetcdvs (_to (i 0)(i 2)))))
		(_signal (_internal StatexDP state 0 42 (_architecture (_uni ))))
		(_signal (_internal StatexDN state 0 42 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{18~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 18)(i 0))))))
		(_signal (_internal CountxDP ~STD_LOGIC_VECTOR{18~downto~0}~13 0 45 (_architecture (_uni ))))
		(_signal (_internal CountxDN ~STD_LOGIC_VECTOR{18~downto~0}~13 0 45 (_architecture (_uni ))))
		(_constant (_internal waitTime ~extSTD.STANDARD.INTEGER 0 47 (_architecture ((i 30)))))
		(_constant (_internal idleTime ~extSTD.STANDARD.INTEGER 0 48 (_architecture ((i 200000)))))
		(_process
			(p_memless(_architecture 0 0 53 (_process (_simple)(_target(7)(9)(5))(_sensitivity(6)(8)(2)(4)))))
			(p_memoryzing(_architecture 1 0 105 (_process (_target(6)(8))(_sensitivity(0)(1)(7)(9))(_dssslsensitivity 2))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_static
		(33686018 33686018 33686018 33686018 131586 )
		(33686018 33686018 33686018 33686018 131586 )
		(33686018 33686018 33686018 33686018 131586 )
		(33686018 33686018 33686018 33686018 131586 )
	)
	(_model . Behavioral 2 -1
	)
)
I 000051 55 2362          1372413577345 Behavioral
(_unit VHDL (shiftregister 0 30 (behavioral 0 42 ))
	(_version v63)
	(_time 1372413577346 2013.06.28 11:59:37)
	(_source (\./../../sourcecode/shiftRegister.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 2e202d2a737973382b2c3a757d)
	(_entity
		(_time 1372368071005)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_generic (_internal width ~extSTD.STANDARD.NATURAL 0 32 \32\ (_entity ((i 32)))))
		(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in )(_event))))
		(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal LatchxEI ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in )(_event))))
		(_port (_internal DxDI ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ))))
		(_port (_internal QxDO ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{width-1~downto~0}~12 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal DataOutxDO ~STD_LOGIC_VECTOR{width-1~downto~0}~12 0 39 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{width-1~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_signal (_internal StatexD ~STD_LOGIC_VECTOR{width-1~downto~0}~13 0 45 (_architecture (_uni ))))
		(_process
			(p_latch(_architecture 0 0 50 (_process (_target(5))(_sensitivity(1)(2)(6))(_dssslsensitivity 2))))
			(line__60(_architecture 1 0 60 (_assignment (_simple)(_target(4))(_sensitivity(6(_index 5)))(_read(6(_index 6))))))
			(p_memorizing(_architecture 2 0 63 (_process (_simple)(_target(6(0))(6(_range 7))(6))(_sensitivity(0)(1))(_read(3)(6(_range 8))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . Behavioral 9 -1
	)
)
I 000052 55 11668         1372413577408 Behavioural
(_unit VHDL (adcstatemachine_tb 0 20 (behavioural 0 23 ))
	(_version v63)
	(_time 1372413577409 2013.06.28 11:59:37)
	(_source (\./../../ADCStateMachine_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 6c636d6c3b3b3b7b676378363c)
	(_entity
		(_time 1372368071331)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(ADCStateMachine
			(_object
				(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
				(_port (_internal ADCclockxCO ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_out ))))
				(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
				(_port (_internal ADCwordxDI ~STD_LOGIC_VECTOR{9~downto~0}~13 0 30 (_entity (_in ))))
				(_port (_internal ADCoutxDO ~STD_LOGIC_VECTOR{13~downto~0}~13 0 31 (_entity (_out ))))
				(_port (_internal ADCstbyxEO ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
				(_port (_internal ADCoexEBO ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ))))
				(_port (_internal ADCovrxSI ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
				(_port (_internal RegisterWritexEO ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
				(_port (_internal SRLatchxEI ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
				(_port (_internal RunADCxSI ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ))))
				(_port (_internal ExposurexDI ~STD_LOGIC_VECTOR{15~downto~0}~13 0 38 (_entity (_in ))))
				(_port (_internal ColSettlexDI ~STD_LOGIC_VECTOR{15~downto~0}~132 0 39 (_entity (_in ))))
				(_port (_internal RowSettlexDI ~STD_LOGIC_VECTOR{15~downto~0}~134 0 40 (_entity (_in ))))
				(_port (_internal ResSettlexDI ~STD_LOGIC_VECTOR{15~downto~0}~136 0 41 (_entity (_in ))))
				(_port (_internal FramePeriodxDI ~STD_LOGIC_VECTOR{15~downto~0}~138 0 42 (_entity (_in ))))
				(_port (_internal SBRet10xEI ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ))))
				(_port (_internal TestPixelxEI ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_in ))))
				(_port (_internal ExtTriggerxEI ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_in ))))
				(_port (_internal CDVSTestSRRowInxSO ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_out ))))
				(_port (_internal CDVSTestSRRowClockxSO ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_out ))))
				(_port (_internal CDVSTestSRColInxSO ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_out ))))
				(_port (_internal CDVSTestSRColClockxSO ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_out ))))
				(_port (_internal CDVSTestColMode0xSO ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_out ))))
				(_port (_internal CDVSTestColMode1xSO ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_out ))))
				(_port (_internal CDVSTestApsTxGatexSO ~extieee.std_logic_1164.STD_LOGIC 0 52 (_entity (_out ))))
				(_port (_internal ADCStateOutputLEDxSO ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_out ))))
			)
		)
	)
	(_instantiation ADCStateMachine_1 0 120 (_component ADCStateMachine )
		(_port
			((ClockxCI)(IfClockxC))
			((ADCclockxCO)(ADCclockxC))
			((ResetxRBI)(ResetxRB))
			((ADCwordxDI)(ADCwordxD))
			((ADCoutxDO)(ADCdataxD))
			((ADCstbyxEO)(ADCstbyxE))
			((ADCoexEBO)(ADCoexEB))
			((ADCovrxSI)(ADCovrxS))
			((RegisterWritexEO)(RegisterWritexE))
			((SRLatchxEI)(SRLatchxE))
			((RunADCxSI)(RunADCxS))
			((ExposurexDI)(ExposurexD))
			((ColSettlexDI)(ColSettlexD))
			((RowSettlexDI)(RowSettlexD))
			((ResSettlexDI)(ResSettlexD))
			((FramePeriodxDI)(FramePeriodxD))
			((SBRet10xEI)(SBRet10xE))
			((TestPixelxEI)(TestpixelxE))
			((ExtTriggerxEI)(ExtTriggerxE))
			((CDVSTestSRRowInxSO)(CDVSTestSRRowInxS))
			((CDVSTestSRRowClockxSO)(CDVSTestSRRowClockxS))
			((CDVSTestSRColInxSO)(CDVSTestSRColInxS))
			((CDVSTestSRColClockxSO)(CDVSTestSRColClockxS))
			((CDVSTestColMode0xSO)(CDVSTestColMode0xS))
			((CDVSTestColMode1xSO)(CDVSTestColMode1xS))
			((CDVSTestApsTxGatexSO)(CDVSTestApsTxGatexS))
			((ADCStateOutputLEDxSO)(ADCStateOutputLEDxS))
		)
		(_use (_entity . ADCStateMachine)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~13 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~13 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~132 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~134 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~136 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~138 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal IfClockxC ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ))))
		(_signal (_internal ADCclockxC ~extieee.std_logic_1164.STD_LOGIC 0 57 (_architecture (_uni ))))
		(_signal (_internal ResetxRB ~extieee.std_logic_1164.STD_LOGIC 0 58 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_signal (_internal ADCwordxD ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 59 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~1312 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_signal (_internal ADCdataxD ~STD_LOGIC_VECTOR{13~downto~0}~1312 0 60 (_architecture (_uni ))))
		(_signal (_internal ADCoexEB ~extieee.std_logic_1164.STD_LOGIC 0 61 (_architecture (_uni ))))
		(_signal (_internal ADCstbyxE ~extieee.std_logic_1164.STD_LOGIC 0 62 (_architecture (_uni ))))
		(_signal (_internal ADCovrxS ~extieee.std_logic_1164.STD_LOGIC 0 63 (_architecture (_uni ))))
		(_signal (_internal RegisterWritexE ~extieee.std_logic_1164.STD_LOGIC 0 64 (_architecture (_uni ))))
		(_signal (_internal SRLatchxE ~extieee.std_logic_1164.STD_LOGIC 0 65 (_architecture (_uni ))))
		(_signal (_internal RunADCxS ~extieee.std_logic_1164.STD_LOGIC 0 66 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 67 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal ExposurexD ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 67 (_architecture (_uni ))))
		(_signal (_internal ColSettlexD ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 68 (_architecture (_uni ))))
		(_signal (_internal RowSettlexD ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 69 (_architecture (_uni ))))
		(_signal (_internal ResSettlexD ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 70 (_architecture (_uni ))))
		(_signal (_internal FramePeriodxD ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 71 (_architecture (_uni ))))
		(_signal (_internal TestPixelxE ~extieee.std_logic_1164.STD_LOGIC 0 72 (_architecture (_uni ))))
		(_signal (_internal SBRet10xE ~extieee.std_logic_1164.STD_LOGIC 0 73 (_architecture (_uni ))))
		(_signal (_internal ExtTriggerxE ~extieee.std_logic_1164.STD_LOGIC 0 74 (_architecture (_uni ))))
		(_signal (_internal CDVSTestSRRowInxS ~extieee.std_logic_1164.STD_LOGIC 0 75 (_architecture (_uni ))))
		(_signal (_internal CDVSTestSRRowClockxS ~extieee.std_logic_1164.STD_LOGIC 0 76 (_architecture (_uni ))))
		(_signal (_internal CDVSTestSRColInxS ~extieee.std_logic_1164.STD_LOGIC 0 77 (_architecture (_uni ))))
		(_signal (_internal CDVSTestSRColClockxS ~extieee.std_logic_1164.STD_LOGIC 0 78 (_architecture (_uni ))))
		(_signal (_internal CDVSTestColMode0xS ~extieee.std_logic_1164.STD_LOGIC 0 79 (_architecture (_uni ))))
		(_signal (_internal CDVSTestColMode1xS ~extieee.std_logic_1164.STD_LOGIC 0 80 (_architecture (_uni ))))
		(_signal (_internal CDVSTestApsTxGatexS ~extieee.std_logic_1164.STD_LOGIC 0 81 (_architecture (_uni ))))
		(_signal (_internal ADCStateOutputLEDxS ~extieee.std_logic_1164.STD_LOGIC 0 82 (_architecture (_uni ))))
		(_constant (_internal Tpw_clk ~extSTD.STANDARD.TIME 0 84 (_architecture ((ns 4634391661857464543)))))
		(_process
			(clock_gen(_architecture 0 0 88 (_process (_wait_for)(_target(0)))))
			(line__94(_architecture 1 0 94 (_assignment (_simple)(_alias((ADCclockxC)(_string \"0"\)))(_target(1)))))
			(line__95(_architecture 2 0 95 (_assignment (_simple)(_target(2)))))
			(line__96(_architecture 3 0 96 (_assignment (_simple)(_target(3)))))
			(line__97(_architecture 4 0 97 (_assignment (_simple)(_target(4)))))
			(line__98(_architecture 5 0 98 (_assignment (_simple)(_alias((ADCoexEB)(_string \"0"\)))(_target(5)))))
			(line__99(_architecture 6 0 99 (_assignment (_simple)(_alias((ADCstbyxE)(_string \"0"\)))(_target(6)))))
			(line__100(_architecture 7 0 100 (_assignment (_simple)(_alias((RegisterWritexE)(_string \"0"\)))(_target(8)))))
			(line__101(_architecture 8 0 101 (_assignment (_simple)(_target(9)))))
			(line__102(_architecture 9 0 102 (_assignment (_simple)(_target(10)))))
			(line__103(_architecture 10 0 103 (_assignment (_simple)(_target(11)))))
			(line__104(_architecture 11 0 104 (_assignment (_simple)(_target(12)))))
			(line__105(_architecture 12 0 105 (_assignment (_simple)(_target(13)))))
			(line__106(_architecture 13 0 106 (_assignment (_simple)(_target(14)))))
			(line__107(_architecture 14 0 107 (_assignment (_simple)(_target(15)))))
			(line__108(_architecture 15 0 108 (_assignment (_simple)(_alias((TestPixelxE)(_string \"0"\)))(_target(16)))))
			(line__109(_architecture 16 0 109 (_assignment (_simple)(_alias((SBRet10xE)(_string \"0"\)))(_target(17)))))
			(line__110(_architecture 17 0 110 (_assignment (_simple)(_alias((ExtTriggerxE)(_string \"0"\)))(_target(18)))))
			(line__111(_architecture 18 0 111 (_assignment (_simple)(_alias((CDVSTestSRRowInxS)(_string \"0"\)))(_target(19)))))
			(line__112(_architecture 19 0 112 (_assignment (_simple)(_alias((CDVSTestSRRowClockxS)(_string \"0"\)))(_target(20)))))
			(line__113(_architecture 20 0 113 (_assignment (_simple)(_alias((CDVSTestSRColInxS)(_string \"0"\)))(_target(21)))))
			(line__114(_architecture 21 0 114 (_assignment (_simple)(_alias((CDVSTestSRColClockxS)(_string \"0"\)))(_target(22)))))
			(line__115(_architecture 22 0 115 (_assignment (_simple)(_alias((CDVSTestColMode0xS)(_string \"0"\)))(_target(23)))))
			(line__116(_architecture 23 0 116 (_assignment (_simple)(_alias((CDVSTestColMode1xS)(_string \"0"\)))(_target(24)))))
			(line__117(_architecture 24 0 117 (_assignment (_simple)(_alias((CDVSTestApsTxGatexS)(_string \"0"\)))(_target(25)))))
			(line__118(_architecture 25 0 118 (_assignment (_simple)(_alias((ADCStateOutputLEDxS)(_string \"0"\)))(_target(26)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
	(_static
		(33686274 50463491 771 )
		(67372036 67372036 67372036 1028 )
		(33686018 33686018 33686018 33686274 )
		(33686018 33686018 33686018 33751554 )
		(33686018 33686018 33686018 33686019 )
	)
	(_model . Behavioural 26 -1
	)
)
I 000051 55 13474         1372413577603 Behavioral
(_unit VHDL (adcstatemachine 0 25 (behavioral 0 57 ))
	(_version v63)
	(_time 1372413577604 2013.06.28 11:59:37)
	(_source (\./../../sourcecode/ADCStateMachine.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 272827232470703024217123367c72)
	(_entity
		(_time 1372368071665)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in ))))
		(_port (_internal ADCclockxCO ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_out ))))
		(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_port (_internal ADCwordxDI ~STD_LOGIC_VECTOR{9~downto~0}~12 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_port (_internal ADCoutxDO ~STD_LOGIC_VECTOR{13~downto~0}~12 0 32 (_entity (_out ))))
		(_port (_internal ADCstbyxEO ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ))))
		(_port (_internal ADCoexEBO ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ))))
		(_port (_internal ADCovrxSI ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal RegisterWritexEO ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
		(_port (_internal SRLatchxEI ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ))))
		(_port (_internal RunADCxSI ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal ExposurexDI ~STD_LOGIC_VECTOR{15~downto~0}~12 0 39 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal ColSettlexDI ~STD_LOGIC_VECTOR{15~downto~0}~122 0 40 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~124 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal RowSettlexDI ~STD_LOGIC_VECTOR{15~downto~0}~124 0 41 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~126 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal ResSettlexDI ~STD_LOGIC_VECTOR{15~downto~0}~126 0 42 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~128 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal FramePeriodxDI ~STD_LOGIC_VECTOR{15~downto~0}~128 0 43 (_entity (_in ))))
		(_port (_internal SBRet10xEI ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_in ))))
		(_port (_internal TestPixelxEI ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_in ))))
		(_port (_internal ExtTriggerxEI ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_in ))))
		(_port (_internal CDVSTestSRRowInxSO ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_out ))))
		(_port (_internal CDVSTestSRRowClockxSO ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_out ))))
		(_port (_internal CDVSTestSRColInxSO ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_out ))))
		(_port (_internal CDVSTestSRColClockxSO ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_out ))))
		(_port (_internal CDVSTestColMode0xSO ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_out ))))
		(_port (_internal CDVSTestColMode1xSO ~extieee.std_logic_1164.STD_LOGIC 0 52 (_entity (_out ))))
		(_port (_internal CDVSTestApsTxGatexSO ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_out ))))
		(_port (_internal ADCStateOutputLEDxSO ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_out ))))
		(_type (_internal ColState 0 58 (_enum1 stidle streset streleasereset streadreset stcountreset stnextreset stintegrate ststopintegrate streadsignal stcountsignal stnextsignal stwaitframe stresett stinitat streadresett stinitbt streadsignalt stwaitt (_to (i 0)(i 17)))))
		(_type (_internal RowState 0 59 (_enum1 stidle stfeedrow stinit stread stwrite strowdone stcolumndone stcolsettle (_to (i 0)(i 7)))))
		(_signal (_internal ResetxRB ~extieee.std_logic_1164.STD_LOGIC 0 61 (_architecture (_uni ))))
		(_signal (_internal StateColxDP ColState 0 64 (_architecture (_uni ))))
		(_signal (_internal StateColxDN ColState 0 64 (_architecture (_uni ))))
		(_signal (_internal StateRowxDP RowState 0 65 (_architecture (_uni ))))
		(_signal (_internal StateRowxDN RowState 0 65 (_architecture (_uni ))))
		(_signal (_internal ADCwordWritexE ~extieee.std_logic_1164.STD_LOGIC 0 66 (_architecture (_uni ))))
		(_signal (_internal ClockxC ~extieee.std_logic_1164.STD_LOGIC 0 67 (_architecture (_uni )(_event))))
		(_signal (_internal StateClockxC ~extieee.std_logic_1164.STD_LOGIC 0 68 (_architecture (_uni )(_event))))
		(_signal (_internal CDVSTestSRRowInxS ~extieee.std_logic_1164.STD_LOGIC 0 71 (_architecture (_uni ))))
		(_signal (_internal CDVSTestSRRowClockxS ~extieee.std_logic_1164.STD_LOGIC 0 71 (_architecture (_uni ))))
		(_signal (_internal CDVSTestSRColInxS ~extieee.std_logic_1164.STD_LOGIC 0 71 (_architecture (_uni ))))
		(_signal (_internal CDVSTestSRColClockxS ~extieee.std_logic_1164.STD_LOGIC 0 71 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 76 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal ADCoutMSBxS ~STD_LOGIC_VECTOR{3~downto~0}~13 0 76 (_architecture (_uni ))))
		(_signal (_internal StartPixelxS ~extieee.std_logic_1164.STD_LOGIC 0 77 (_internal (_uni ))))
		(_signal (_internal StartColxSN ~extieee.std_logic_1164.STD_LOGIC 0 78 (_architecture (_uni ))))
		(_signal (_internal StartColxSP ~extieee.std_logic_1164.STD_LOGIC 0 78 (_architecture (_uni ))))
		(_signal (_internal StartRowxSN ~extieee.std_logic_1164.STD_LOGIC 0 79 (_architecture (_uni ))))
		(_signal (_internal StartRowxSP ~extieee.std_logic_1164.STD_LOGIC 0 79 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{32~downto~0}~13 0 82 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 32)(i 0))))))
		(_signal (_internal DividerColxDP ~STD_LOGIC_VECTOR{32~downto~0}~13 0 82 (_architecture (_uni ))))
		(_signal (_internal DividerColxDN ~STD_LOGIC_VECTOR{32~downto~0}~13 0 82 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{16~downto~0}~13 0 83 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 16)(i 0))))))
		(_signal (_internal DividerRowxDP ~STD_LOGIC_VECTOR{16~downto~0}~13 0 83 (_architecture (_uni ))))
		(_signal (_internal DividerRowxDN ~STD_LOGIC_VECTOR{16~downto~0}~13 0 83 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{25~downto~0}~13 0 84 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 25)(i 0))))))
		(_signal (_internal ExposureTxD ~STD_LOGIC_VECTOR{25~downto~0}~13 0 84 (_architecture (_uni ))))
		(_signal (_internal FramePeriodxD ~STD_LOGIC_VECTOR{25~downto~0}~13 0 85 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 87 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal CountRowxDN ~STD_LOGIC_VECTOR{7~downto~0}~13 0 87 (_architecture (_uni ))))
		(_signal (_internal CountRowxDP ~STD_LOGIC_VECTOR{7~downto~0}~13 0 87 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~13 0 88 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_signal (_internal CountColxDN ~STD_LOGIC_VECTOR{17~downto~0}~13 0 88 (_architecture (_uni ))))
		(_signal (_internal CountColxDP ~STD_LOGIC_VECTOR{17~downto~0}~13 0 88 (_architecture (_uni ))))
		(_signal (_internal DoReadxS ~extieee.std_logic_1164.STD_LOGIC 0 89 (_architecture (_uni ))))
		(_signal (_internal ReadDonexS ~extieee.std_logic_1164.STD_LOGIC 0 89 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 90 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal ReadCyclexS ~STD_LOGIC_VECTOR{1~downto~0}~13 0 90 (_architecture (_uni ))))
		(_signal (_internal ColModexD ~STD_LOGIC_VECTOR{1~downto~0}~13 0 91 (_architecture (_uni ))))
		(_signal (_internal TxGatexE ~extieee.std_logic_1164.STD_LOGIC 0 92 (_architecture (_uni ))))
		(_constant (_internal SizeX ~extSTD.STANDARD.INTEGER 0 96 (_architecture ((i 240)))))
		(_constant (_internal SizeY ~extSTD.STANDARD.INTEGER 0 97 (_architecture ((i 180)))))
		(_process
			(line__101(_architecture 0 0 101 (_assignment (_simple)(_target(27))(_sensitivity(2)(18)))))
			(line__103(_architecture 1 0 103 (_assignment (_simple)(_alias((ClockxC)(ClockxCI)))(_target(33))(_sensitivity(0)))))
			(line__104(_architecture 2 0 104 (_assignment (_simple)(_alias((StateClockxC)(ClockxC)))(_target(34))(_sensitivity(33)))))
			(line__105(_architecture 3 0 105 (_assignment (_simple)(_target(1))(_sensitivity(33)))))
			(line__107(_architecture 4 0 107 (_assignment (_simple)(_alias((CDVSTestSRRowInxSO)(CDVSTestSRRowInxS)))(_target(19))(_sensitivity(35)))))
			(line__108(_architecture 5 0 108 (_assignment (_simple)(_alias((CDVSTestSRColInxSO)(CDVSTestSRColInxS)))(_target(21))(_sensitivity(37)))))
			(line__111(_architecture 6 0 111 (_assignment (_simple)(_alias((ADCoutxDO)(ADCoutMSBxS(d_3_0))(ADCwordxDI(d_9_0))))(_target(4))(_sensitivity(39(d_3_0))(3(d_9_0))))))
			(line__112(_architecture 7 0 112 (_assignment (_simple)(_target(39))(_sensitivity(42)(44)(57)))))
			(line__113(_architecture 8 0 113 (_assignment (_simple)(_alias((ADCstbyxEO)(_string \"0"\)))(_target(5)))))
			(line__114(_architecture 9 0 114 (_assignment (_simple)(_alias((ADCoexEBO)(_string \"0"\)))(_target(6)))))
			(line__116(_architecture 10 0 116 (_assignment (_simple)(_alias((CDVSTestColMode0xSO)(ColModexD(0))))(_target(23))(_sensitivity(58(0))))))
			(line__117(_architecture 11 0 117 (_assignment (_simple)(_target(24))(_sensitivity(58(1))(17)(18)))))
			(line__121(_architecture 12 0 121 (_assignment (_simple)(_alias((ADCStateOutputLEDxSO)(TestPixelxEI)))(_target(26))(_sensitivity(17)))))
			(line__123(_architecture 13 0 123 (_assignment (_simple)(_target(50))(_sensitivity(15)))))
			(line__124(_architecture 14 0 124 (_assignment (_simple)(_target(49))(_sensitivity(11)))))
			(line__126(_architecture 15 0 126 (_assignment (_simple)(_alias((CDVSTestApsTxGatexSO)(TxGatexE)))(_target(25))(_sensitivity(59)))))
			(p_col(_architecture 16 0 129 (_process (_simple)(_target(29)(37)(38)(41)(46)(53)(55)(57)(58)(59))(_sensitivity(28)(42)(45)(49)(50)(54)(56)(10)(11)(12)(13)(14)(17)))))
			(p_row(_architecture 17 0 322 (_process (_simple)(_target(31)(32)(35)(36)(43)(48)(51)(56)(8))(_sensitivity(28)(30)(47)(52)(54)(55)(57)(11)(12)(13)))))
			(p_memoryzing(_architecture 18 0 401 (_process (_target(28)(30)(42)(44)(45)(47)(52)(54))(_sensitivity(27)(34)(29)(31)(41)(43)(46)(48)(51)(53))(_dssslsensitivity 2))))
			(p_clock_chip(_architecture 19 0 438 (_process (_target(20)(22))(_sensitivity(27)(33)(36)(38))(_dssslsensitivity 2))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_static
		(33686018 33686018 770 )
		(514 )
		(771 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 514 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 514 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 2 )
		(770 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 2 )
		(515 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 )
		(33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 514 )
		(33686018 33686018 )
	)
	(_model . Behavioral 20 -1
	)
)
I 000051 55 2368          1372433371026 Behavioral
(_unit VHDL (wordregister 0 30 (behavioral 0 41 ))
	(_version v63)
	(_time 1372433371027 2013.06.28 17:29:31)
	(_source (\./../../sourcecode/wordRegister.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code f1ffa4a1a6a7a7e7f6f4e3aba5)
	(_entity
		(_time 1372368066647)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_generic (_internal width ~extSTD.STANDARD.NATURAL 0 32 \14\ (_entity ((i 14)))))
		(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in )(_event))))
		(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal WriteEnablexEI ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{width-1~downto~0}~12 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
		(_port (_internal DataInxDI ~STD_LOGIC_VECTOR{width-1~downto~0}~12 0 37 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{width-1~downto~0}~122 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal DataOutxDO ~STD_LOGIC_VECTOR{width-1~downto~0}~122 0 38 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{width-1~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_signal (_internal StatexDP ~STD_LOGIC_VECTOR{width-1~downto~0}~13 0 44 (_architecture (_uni ))))
		(_signal (_internal StatexDN ~STD_LOGIC_VECTOR{width-1~downto~0}~13 0 44 (_architecture (_uni ))))
		(_process
			(p_memless(_architecture 0 0 49 (_process (_simple)(_target(6)(4))(_sensitivity(5)(2)(3)))))
			(p_memorizing(_architecture 1 0 61 (_process (_target(5))(_sensitivity(0)(1)(6))(_dssslsensitivity 2))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . Behavioral 5 -1
	)
)
I 000050 55 19399         1372433371269 Structure
(_unit VHDL (aerfifo 0 14 (structure 0 30 ))
	(_version v63)
	(_time 1372433371270 2013.06.28 17:29:31)
	(_source (\./../../sourcecode/AERfifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(machxo(components)))
	(_code dbd489898c8d8dcd8e88c2818c)
	(_entity
		(_time 1372368066962)
		(_use (std(standard))(ieee(std_logic_1164))(machxo(components)))
	)
	(_component
		(fifo8ka
			(_object
				(_generic (_internal FULLPOINTER1 ~STD_LOGIC_VECTOR{13~downto~0}~13 0 47 (_entity -1 )))
				(_generic (_internal FULLPOINTER ~STD_LOGIC_VECTOR{13~downto~0}~132 0 48 (_entity -1 )))
				(_generic (_internal AFPOINTER1 ~STD_LOGIC_VECTOR{13~downto~0}~134 0 49 (_entity -1 )))
				(_generic (_internal AEPOINTER1 ~STD_LOGIC_VECTOR{13~downto~0}~136 0 50 (_entity -1 )))
				(_generic (_internal AFPOINTER ~STD_LOGIC_VECTOR{13~downto~0}~138 0 51 (_entity -1 )))
				(_generic (_internal AEPOINTER ~STD_LOGIC_VECTOR{13~downto~0}~1310 0 52 (_entity -1 )))
				(_generic (_internal CSDECODE_R ~STD_LOGIC_VECTOR{1~downto~0}~13 0 53 (_entity -1 )))
				(_generic (_internal CSDECODE_W ~STD_LOGIC_VECTOR{1~downto~0}~1312 0 54 (_entity -1 )))
				(_generic (_internal RESETMODE ~STRING~13 0 55 (_entity -1 )))
				(_generic (_internal REGMODE ~STRING~1313 0 55 (_entity -1 )))
				(_generic (_internal DATA_WIDTH_R ~extSTD.STANDARD.INTEGER 0 56 (_entity -1 )))
				(_generic (_internal DATA_WIDTH_W ~extSTD.STANDARD.INTEGER 0 56 (_entity -1 )))
				(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 58 (_entity (_in ))))
				(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 58 (_entity (_in ))))
				(_port (_internal DI2 ~extieee.std_logic_1164.STD_LOGIC 0 58 (_entity (_in ))))
				(_port (_internal DI3 ~extieee.std_logic_1164.STD_LOGIC 0 59 (_entity (_in ))))
				(_port (_internal DI4 ~extieee.std_logic_1164.STD_LOGIC 0 59 (_entity (_in ))))
				(_port (_internal DI5 ~extieee.std_logic_1164.STD_LOGIC 0 59 (_entity (_in ))))
				(_port (_internal DI6 ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_in ))))
				(_port (_internal DI7 ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_in ))))
				(_port (_internal DI8 ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_in ))))
				(_port (_internal DI9 ~extieee.std_logic_1164.STD_LOGIC 0 61 (_entity (_in ))))
				(_port (_internal DI10 ~extieee.std_logic_1164.STD_LOGIC 0 61 (_entity (_in ))))
				(_port (_internal DI11 ~extieee.std_logic_1164.STD_LOGIC 0 61 (_entity (_in ))))
				(_port (_internal DI12 ~extieee.std_logic_1164.STD_LOGIC 0 62 (_entity (_in ))))
				(_port (_internal DI13 ~extieee.std_logic_1164.STD_LOGIC 0 62 (_entity (_in ))))
				(_port (_internal DI14 ~extieee.std_logic_1164.STD_LOGIC 0 63 (_entity (_in ))))
				(_port (_internal DI15 ~extieee.std_logic_1164.STD_LOGIC 0 63 (_entity (_in ))))
				(_port (_internal DI16 ~extieee.std_logic_1164.STD_LOGIC 0 64 (_entity (_in ))))
				(_port (_internal DI17 ~extieee.std_logic_1164.STD_LOGIC 0 64 (_entity (_in ))))
				(_port (_internal DI18 ~extieee.std_logic_1164.STD_LOGIC 0 65 (_entity (_in ))))
				(_port (_internal DI19 ~extieee.std_logic_1164.STD_LOGIC 0 65 (_entity (_in ))))
				(_port (_internal DI20 ~extieee.std_logic_1164.STD_LOGIC 0 66 (_entity (_in ))))
				(_port (_internal DI21 ~extieee.std_logic_1164.STD_LOGIC 0 66 (_entity (_in ))))
				(_port (_internal DI22 ~extieee.std_logic_1164.STD_LOGIC 0 67 (_entity (_in ))))
				(_port (_internal DI23 ~extieee.std_logic_1164.STD_LOGIC 0 67 (_entity (_in ))))
				(_port (_internal DI24 ~extieee.std_logic_1164.STD_LOGIC 0 68 (_entity (_in ))))
				(_port (_internal DI25 ~extieee.std_logic_1164.STD_LOGIC 0 68 (_entity (_in ))))
				(_port (_internal DI26 ~extieee.std_logic_1164.STD_LOGIC 0 69 (_entity (_in ))))
				(_port (_internal DI27 ~extieee.std_logic_1164.STD_LOGIC 0 69 (_entity (_in ))))
				(_port (_internal DI28 ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_in ))))
				(_port (_internal DI29 ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_in ))))
				(_port (_internal DI30 ~extieee.std_logic_1164.STD_LOGIC 0 71 (_entity (_in ))))
				(_port (_internal DI31 ~extieee.std_logic_1164.STD_LOGIC 0 71 (_entity (_in ))))
				(_port (_internal DI32 ~extieee.std_logic_1164.STD_LOGIC 0 72 (_entity (_in ))))
				(_port (_internal DI33 ~extieee.std_logic_1164.STD_LOGIC 0 72 (_entity (_in ))))
				(_port (_internal DI34 ~extieee.std_logic_1164.STD_LOGIC 0 73 (_entity (_in ))))
				(_port (_internal DI35 ~extieee.std_logic_1164.STD_LOGIC 0 73 (_entity (_in ))))
				(_port (_internal FULLI ~extieee.std_logic_1164.STD_LOGIC 0 74 (_entity (_in ))))
				(_port (_internal CSW0 ~extieee.std_logic_1164.STD_LOGIC 0 74 (_entity (_in ))))
				(_port (_internal CSW1 ~extieee.std_logic_1164.STD_LOGIC 0 75 (_entity (_in ))))
				(_port (_internal EMPTYI ~extieee.std_logic_1164.STD_LOGIC 0 75 (_entity (_in ))))
				(_port (_internal CSR0 ~extieee.std_logic_1164.STD_LOGIC 0 76 (_entity (_in ))))
				(_port (_internal CSR1 ~extieee.std_logic_1164.STD_LOGIC 0 76 (_entity (_in ))))
				(_port (_internal WE ~extieee.std_logic_1164.STD_LOGIC 0 76 (_entity (_in ))))
				(_port (_internal RE ~extieee.std_logic_1164.STD_LOGIC 0 77 (_entity (_in ))))
				(_port (_internal CLKW ~extieee.std_logic_1164.STD_LOGIC 0 77 (_entity (_in ))))
				(_port (_internal CLKR ~extieee.std_logic_1164.STD_LOGIC 0 77 (_entity (_in ))))
				(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 78 (_entity (_in ))))
				(_port (_internal RPRST ~extieee.std_logic_1164.STD_LOGIC 0 78 (_entity (_in ))))
				(_port (_internal DO0 ~extieee.std_logic_1164.STD_LOGIC 0 79 (_entity (_out ))))
				(_port (_internal DO1 ~extieee.std_logic_1164.STD_LOGIC 0 79 (_entity (_out ))))
				(_port (_internal DO2 ~extieee.std_logic_1164.STD_LOGIC 0 80 (_entity (_out ))))
				(_port (_internal DO3 ~extieee.std_logic_1164.STD_LOGIC 0 80 (_entity (_out ))))
				(_port (_internal DO4 ~extieee.std_logic_1164.STD_LOGIC 0 81 (_entity (_out ))))
				(_port (_internal DO5 ~extieee.std_logic_1164.STD_LOGIC 0 81 (_entity (_out ))))
				(_port (_internal DO6 ~extieee.std_logic_1164.STD_LOGIC 0 82 (_entity (_out ))))
				(_port (_internal DO7 ~extieee.std_logic_1164.STD_LOGIC 0 82 (_entity (_out ))))
				(_port (_internal DO8 ~extieee.std_logic_1164.STD_LOGIC 0 83 (_entity (_out ))))
				(_port (_internal DO9 ~extieee.std_logic_1164.STD_LOGIC 0 83 (_entity (_out ))))
				(_port (_internal DO10 ~extieee.std_logic_1164.STD_LOGIC 0 84 (_entity (_out ))))
				(_port (_internal DO11 ~extieee.std_logic_1164.STD_LOGIC 0 84 (_entity (_out ))))
				(_port (_internal DO12 ~extieee.std_logic_1164.STD_LOGIC 0 85 (_entity (_out ))))
				(_port (_internal DO13 ~extieee.std_logic_1164.STD_LOGIC 0 85 (_entity (_out ))))
				(_port (_internal DO14 ~extieee.std_logic_1164.STD_LOGIC 0 86 (_entity (_out ))))
				(_port (_internal DO15 ~extieee.std_logic_1164.STD_LOGIC 0 86 (_entity (_out ))))
				(_port (_internal DO16 ~extieee.std_logic_1164.STD_LOGIC 0 87 (_entity (_out ))))
				(_port (_internal DO17 ~extieee.std_logic_1164.STD_LOGIC 0 87 (_entity (_out ))))
				(_port (_internal DO18 ~extieee.std_logic_1164.STD_LOGIC 0 88 (_entity (_out ))))
				(_port (_internal DO19 ~extieee.std_logic_1164.STD_LOGIC 0 88 (_entity (_out ))))
				(_port (_internal DO20 ~extieee.std_logic_1164.STD_LOGIC 0 89 (_entity (_out ))))
				(_port (_internal DO21 ~extieee.std_logic_1164.STD_LOGIC 0 89 (_entity (_out ))))
				(_port (_internal DO22 ~extieee.std_logic_1164.STD_LOGIC 0 90 (_entity (_out ))))
				(_port (_internal DO23 ~extieee.std_logic_1164.STD_LOGIC 0 90 (_entity (_out ))))
				(_port (_internal DO24 ~extieee.std_logic_1164.STD_LOGIC 0 91 (_entity (_out ))))
				(_port (_internal DO25 ~extieee.std_logic_1164.STD_LOGIC 0 91 (_entity (_out ))))
				(_port (_internal DO26 ~extieee.std_logic_1164.STD_LOGIC 0 92 (_entity (_out ))))
				(_port (_internal DO27 ~extieee.std_logic_1164.STD_LOGIC 0 92 (_entity (_out ))))
				(_port (_internal DO28 ~extieee.std_logic_1164.STD_LOGIC 0 93 (_entity (_out ))))
				(_port (_internal DO29 ~extieee.std_logic_1164.STD_LOGIC 0 93 (_entity (_out ))))
				(_port (_internal DO30 ~extieee.std_logic_1164.STD_LOGIC 0 94 (_entity (_out ))))
				(_port (_internal DO31 ~extieee.std_logic_1164.STD_LOGIC 0 94 (_entity (_out ))))
				(_port (_internal DO32 ~extieee.std_logic_1164.STD_LOGIC 0 95 (_entity (_out ))))
				(_port (_internal DO33 ~extieee.std_logic_1164.STD_LOGIC 0 95 (_entity (_out ))))
				(_port (_internal DO34 ~extieee.std_logic_1164.STD_LOGIC 0 96 (_entity (_out ))))
				(_port (_internal DO35 ~extieee.std_logic_1164.STD_LOGIC 0 96 (_entity (_out ))))
				(_port (_internal EF ~extieee.std_logic_1164.STD_LOGIC 0 97 (_entity (_out ))))
				(_port (_internal AEF ~extieee.std_logic_1164.STD_LOGIC 0 97 (_entity (_out ))))
				(_port (_internal AFF ~extieee.std_logic_1164.STD_LOGIC 0 97 (_entity (_out ))))
				(_port (_internal FF ~extieee.std_logic_1164.STD_LOGIC 0 98 (_entity (_out ))))
			)
		)
		(vhi
			(_object
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_out ))))
			)
		)
		(vlo
			(_object
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_out ))))
			)
		)
	)
	(_instantiation AERfifo_0_1 0 140 (_component fifo8ka )
		(_generic
			((FULLPOINTER1)(_string \"01111111110001"\))
			((FULLPOINTER)(_string \"01111111111001"\))
			((AFPOINTER1)(_string \"00011111010001"\))
			((AEPOINTER1)(_string \"00000001011111"\))
			((AFPOINTER)(_string \"00011111011001"\))
			((AEPOINTER)(_string \"00000001010111"\))
			((CSDECODE_R)(_string \"11"\))
			((CSDECODE_W)(_string \"11"\))
			((RESETMODE)(_string \"ASYNC"\))
			((REGMODE)(_string \"NOREG"\))
			((DATA_WIDTH_R)((i 9)))
			((DATA_WIDTH_W)((i 9)))
		)
		(_port
			((DI0)(Data(0)))
			((DI1)(Data(1)))
			((DI2)(Data(2)))
			((DI3)(Data(3)))
			((DI4)(Data(4)))
			((DI5)(Data(5)))
			((DI6)(Data(6)))
			((DI7)(Data(7)))
			((DI8)(Data(8)))
			((DI9)(scuba_vlo))
			((DI10)(scuba_vlo))
			((DI11)(scuba_vlo))
			((DI12)(scuba_vlo))
			((DI13)(scuba_vlo))
			((DI14)(scuba_vlo))
			((DI15)(scuba_vlo))
			((DI16)(scuba_vlo))
			((DI17)(scuba_vlo))
			((DI18)(scuba_vlo))
			((DI19)(scuba_vlo))
			((DI20)(scuba_vlo))
			((DI21)(scuba_vlo))
			((DI22)(scuba_vlo))
			((DI23)(scuba_vlo))
			((DI24)(scuba_vlo))
			((DI25)(scuba_vlo))
			((DI26)(scuba_vlo))
			((DI27)(scuba_vlo))
			((DI28)(scuba_vlo))
			((DI29)(scuba_vlo))
			((DI30)(scuba_vlo))
			((DI31)(scuba_vlo))
			((DI32)(scuba_vlo))
			((DI33)(scuba_vlo))
			((DI34)(scuba_vlo))
			((DI35)(scuba_vlo))
			((FULLI)(Full_int))
			((CSW0)(scuba_vhi))
			((CSW1)(scuba_vhi))
			((EMPTYI)(Empty_int))
			((CSR0)(scuba_vhi))
			((CSR1)(scuba_vhi))
			((WE)(WrEn))
			((RE)(RdEn))
			((CLKW)(WrClock))
			((CLKR)(RdClock))
			((RST)(Reset))
			((RPRST)(RPReset))
			((DO0)(Q(0)))
			((DO1)(Q(1)))
			((DO2)(Q(2)))
			((DO3)(Q(3)))
			((DO4)(Q(4)))
			((DO5)(Q(5)))
			((DO6)(Q(6)))
			((DO7)(Q(7)))
			((DO8)(Q(8)))
			((DO9)(_open))
			((DO10)(_open))
			((DO11)(_open))
			((DO12)(_open))
			((DO13)(_open))
			((DO14)(_open))
			((DO15)(_open))
			((DO16)(_open))
			((DO17)(_open))
			((DO18)(_open))
			((DO19)(_open))
			((DO20)(_open))
			((DO21)(_open))
			((DO22)(_open))
			((DO23)(_open))
			((DO24)(_open))
			((DO25)(_open))
			((DO26)(_open))
			((DO27)(_open))
			((DO28)(_open))
			((DO29)(_open))
			((DO30)(_open))
			((DO31)(_open))
			((DO32)(_open))
			((DO33)(_open))
			((DO34)(_open))
			((DO35)(_open))
			((EF)(Empty_int))
			((AEF)(AlmostEmpty))
			((AFF)(AlmostFull))
			((FF)(Full_int))
		)
		(_use (_entity machxo fifo8ka)
			(_generic
				((DATA_WIDTH_W)((i 9)))
				((DATA_WIDTH_R)((i 9)))
				((REGMODE)(_string \"NOREG"\))
				((RESETMODE)(_string \"ASYNC"\))
				((CSDECODE_W)(_string \"11"\))
				((CSDECODE_R)(_string \"11"\))
				((AEPOINTER)(_string \"00000001010111"\))
				((AEPOINTER1)(_string \"00000001011111"\))
				((AFPOINTER)(_string \"00011111011001"\))
				((AFPOINTER1)(_string \"00011111010001"\))
				((FULLPOINTER)(_string \"01111111111001"\))
				((FULLPOINTER1)(_string \"01111111110001"\))
			)
		)
	)
	(_instantiation scuba_vhi_inst 0 173 (_component vhi )
		(_port
			((Z)(scuba_vhi))
		)
		(_use (_entity machxo vhi)
		)
	)
	(_instantiation scuba_vlo_inst 0 176 (_component vlo )
		(_port
			((Z)(scuba_vlo))
		)
		(_use (_entity machxo vlo)
		)
	)
	(_instantiation AERfifo_1_0 0 179 (_component fifo8ka )
		(_generic
			((FULLPOINTER1)(_string \"00000000000000"\))
			((FULLPOINTER)(_string \"11111111111111"\))
			((AFPOINTER1)(_string \"00000000000000"\))
			((AEPOINTER1)(_string \"00000000000000"\))
			((AFPOINTER)(_string \"11111111111111"\))
			((AEPOINTER)(_string \"11111111111111"\))
			((CSDECODE_R)(_string \"11"\))
			((CSDECODE_W)(_string \"11"\))
			((RESETMODE)(_string \"ASYNC"\))
			((REGMODE)(_string \"NOREG"\))
			((DATA_WIDTH_R)((i 9)))
			((DATA_WIDTH_W)((i 9)))
		)
		(_port
			((DI0)(Data(9)))
			((DI1)(Data(10)))
			((DI2)(Data(11)))
			((DI3)(Data(12)))
			((DI4)(Data(13)))
			((DI5)(Data(14)))
			((DI6)(Data(15)))
			((DI7)(scuba_vlo))
			((DI8)(scuba_vlo))
			((DI9)(scuba_vlo))
			((DI10)(scuba_vlo))
			((DI11)(scuba_vlo))
			((DI12)(scuba_vlo))
			((DI13)(scuba_vlo))
			((DI14)(scuba_vlo))
			((DI15)(scuba_vlo))
			((DI16)(scuba_vlo))
			((DI17)(scuba_vlo))
			((DI18)(scuba_vlo))
			((DI19)(scuba_vlo))
			((DI20)(scuba_vlo))
			((DI21)(scuba_vlo))
			((DI22)(scuba_vlo))
			((DI23)(scuba_vlo))
			((DI24)(scuba_vlo))
			((DI25)(scuba_vlo))
			((DI26)(scuba_vlo))
			((DI27)(scuba_vlo))
			((DI28)(scuba_vlo))
			((DI29)(scuba_vlo))
			((DI30)(scuba_vlo))
			((DI31)(scuba_vlo))
			((DI32)(scuba_vlo))
			((DI33)(scuba_vlo))
			((DI34)(scuba_vlo))
			((DI35)(scuba_vlo))
			((FULLI)(Full_int))
			((CSW0)(scuba_vhi))
			((CSW1)(scuba_vhi))
			((EMPTYI)(Empty_int))
			((CSR0)(scuba_vhi))
			((CSR1)(scuba_vhi))
			((WE)(WrEn))
			((RE)(RdEn))
			((CLKW)(WrClock))
			((CLKR)(RdClock))
			((RST)(Reset))
			((RPRST)(RPReset))
			((DO0)(Q(9)))
			((DO1)(Q(10)))
			((DO2)(Q(11)))
			((DO3)(Q(12)))
			((DO4)(Q(13)))
			((DO5)(Q(14)))
			((DO6)(Q(15)))
			((DO7)(_open))
			((DO8)(_open))
			((DO9)(_open))
			((DO10)(_open))
			((DO11)(_open))
			((DO12)(_open))
			((DO13)(_open))
			((DO14)(_open))
			((DO15)(_open))
			((DO16)(_open))
			((DO17)(_open))
			((DO18)(_open))
			((DO19)(_open))
			((DO20)(_open))
			((DO21)(_open))
			((DO22)(_open))
			((DO23)(_open))
			((DO24)(_open))
			((DO25)(_open))
			((DO26)(_open))
			((DO27)(_open))
			((DO28)(_open))
			((DO29)(_open))
			((DO30)(_open))
			((DO31)(_open))
			((DO32)(_open))
			((DO33)(_open))
			((DO34)(_open))
			((DO35)(_open))
			((EF)(_open))
			((AEF)(_open))
			((AFF)(_open))
			((FF)(_open))
		)
		(_use (_entity machxo fifo8ka)
			(_generic
				((DATA_WIDTH_W)((i 9)))
				((DATA_WIDTH_R)((i 9)))
				((REGMODE)(_string \"NOREG"\))
				((RESETMODE)(_string \"ASYNC"\))
				((CSDECODE_W)(_string \"11"\))
				((CSDECODE_R)(_string \"11"\))
				((AEPOINTER)(_string \"11111111111111"\))
				((AEPOINTER1)(_string \"00000000000000"\))
				((AFPOINTER)(_string \"11111111111111"\))
				((AFPOINTER1)(_string \"00000000000000"\))
				((FULLPOINTER)(_string \"11111111111111"\))
				((FULLPOINTER1)(_string \"00000000000000"\))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal Data ~STD_LOGIC_VECTOR{15~downto~0}~12 0 16 (_entity (_in ))))
		(_port (_internal WrClock ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
		(_port (_internal RdClock ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
		(_port (_internal WrEn ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_in ))))
		(_port (_internal RdEn ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_in ))))
		(_port (_internal Reset ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_in ))))
		(_port (_internal RPReset ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal Q ~STD_LOGIC_VECTOR{15~downto~0}~122 0 23 (_entity (_out ))))
		(_port (_internal Empty ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_out ))))
		(_port (_internal Full ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_out ))))
		(_port (_internal AlmostEmpty ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_out ))))
		(_port (_internal AlmostFull ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_out ))))
		(_signal (_internal scuba_vhi ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_signal (_internal Empty_int ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal Full_int ~extieee.std_logic_1164.STD_LOGIC 0 35 (_architecture (_uni ))))
		(_signal (_internal scuba_vlo ~extieee.std_logic_1164.STD_LOGIC 0 36 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~13 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~132 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~134 0 49 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~136 0 50 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~138 0 51 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~1310 0 52 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 53 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1312 0 54 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_type (_internal ~STRING~13 0 55 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_type (_internal ~STRING~1313 0 55 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_process
			(line__211(_architecture 0 0 211 (_assignment (_simple)(_alias((Empty)(Empty_int)))(_target(8))(_sensitivity(13)))))
			(line__212(_architecture 1 0 212 (_assignment (_simple)(_alias((Full)(Full_int)))(_target(9))(_sensitivity(14)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_model . Structure 2 -1
	)
)
I 000033 55 1433 0 structure_con
(_configuration VHDL (structure_con 0 217 (AERfifo))
	(_version v63)
	(_time 1372433371280 2013.06.28 17:29:31)
	(_source (\./../../sourcecode/AERfifo.vhd\))
	(_use (std(standard))(machxo(components))(ieee(std_logic_1164)))
	(_code ebe5bbb9bdbdbdfceee5f8b0be)
	(_architecture Structure
		(_instantiation AERfifo_0_1
			(_entity machxo fifo8ka V
				(_generic
					((DATA_WIDTH_W)(_code 0))
					((DATA_WIDTH_R)(_code 1))
					((REGMODE)(_code 2))
					((RESETMODE)(_code 3))
					((CSDECODE_W)(_code 4))
					((CSDECODE_R)(_code 5))
					((AEPOINTER)(_code 6))
					((AEPOINTER1)(_code 7))
					((AFPOINTER)(_code 8))
					((AFPOINTER1)(_code 9))
					((FULLPOINTER)(_code 10))
					((FULLPOINTER1)(_code 11))
				)
			)
		)
		(_instantiation scuba_vhi_inst
			(_entity machxo vhi V
			)
		)
		(_instantiation scuba_vlo_inst
			(_entity machxo vlo V
			)
		)
		(_instantiation AERfifo_1_0
			(_entity machxo fifo8ka V
				(_generic
					((DATA_WIDTH_W)(_code 12))
					((DATA_WIDTH_R)(_code 13))
					((REGMODE)(_code 14))
					((RESETMODE)(_code 15))
					((CSDECODE_W)(_code 16))
					((CSDECODE_R)(_code 17))
					((AEPOINTER)(_code 18))
					((AEPOINTER1)(_code 19))
					((AFPOINTER)(_code 20))
					((AFPOINTER1)(_code 21))
					((FULLPOINTER)(_code 22))
					((FULLPOINTER1)(_code 23))
				)
			)
		)
		(_model . Structure_CON__AERfifo__Structure__code__0 24 -1
		)
	)
)
I 000050 55 5069          1372433371360 Structure
(_unit VHDL (clockgen 0 14 (structure 0 24 ))
	(_version v63)
	(_time 1372433371361 2013.06.28 17:29:31)
	(_source (\./../../sourcecode/clockgen.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(machxo(components)))
	(_code 39366e3c636e3b2f3f377b636f)
	(_entity
		(_time 1372368067259)
		(_use (std(standard))(ieee(std_logic_1164))(machxo(components)))
	)
	(_component
		(vlo
			(_object
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
			)
		)
		(ehxpllc
			(_object
				(_generic (_internal DUTY ~extSTD.STANDARD.INTEGER 0 36 (_entity -1 )))
				(_generic (_internal PHASEADJ ~extSTD.STANDARD.INTEGER 0 36 (_entity -1 )))
				(_generic (_internal DELAY_CNTL ~STRING~13 0 37 (_entity -1 )))
				(_generic (_internal CLKOK_DIV ~extSTD.STANDARD.INTEGER 0 37 (_entity -1 )))
				(_generic (_internal FDEL ~extSTD.STANDARD.INTEGER 0 38 (_entity -1 )))
				(_generic (_internal CLKFB_DIV ~extSTD.STANDARD.INTEGER 0 38 (_entity -1 )))
				(_generic (_internal CLKOP_DIV ~extSTD.STANDARD.INTEGER 0 39 (_entity -1 )))
				(_generic (_internal CLKI_DIV ~extSTD.STANDARD.INTEGER 0 39 (_entity -1 )))
				(_port (_internal CLKI ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ))))
				(_port (_internal CLKFB ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ))))
				(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ))))
				(_port (_internal DDAMODE ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_in ))))
				(_port (_internal DDAIZR ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_in ))))
				(_port (_internal DDAILAG ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_in ))))
				(_port (_internal DDAIDEL0 ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ))))
				(_port (_internal DDAIDEL1 ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ))))
				(_port (_internal DDAIDEL2 ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ))))
				(_port (_internal CLKOP ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_out ))))
				(_port (_internal CLKOS ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_out ))))
				(_port (_internal CLKOK ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_out ))))
				(_port (_internal CLKINTFB ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_out ))))
				(_port (_internal LOCK ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_out ))))
			)
		)
	)
	(_instantiation scuba_vlo_inst 0 79 (_component vlo )
		(_port
			((Z)(scuba_vlo))
		)
		(_use (_entity machxo vlo)
		)
	)
	(_instantiation PLLCInst_0 0 82 (_component ehxpllc )
		(_generic
			((DUTY)((i 4)))
			((PHASEADJ)((i 0)))
			((DELAY_CNTL)(_string \"STATIC"\))
			((CLKOK_DIV)((i 2)))
			((FDEL)((i 0)))
			((CLKFB_DIV)((i 3)))
			((CLKOP_DIV)((i 8)))
			((CLKI_DIV)((i 1)))
		)
		(_port
			((CLKI)(CLK))
			((CLKFB)(CLKOP_t))
			((RST)(RESET))
			((DDAMODE)(scuba_vlo))
			((DDAIZR)(scuba_vlo))
			((DDAILAG)(scuba_vlo))
			((DDAIDEL0)(scuba_vlo))
			((DDAIDEL1)(scuba_vlo))
			((DDAIDEL2)(scuba_vlo))
			((CLKOP)(CLKOP_t))
			((CLKOS)(_open))
			((CLKOK)(_open))
			((CLKINTFB)(_open))
			((LOCK)(LOCK))
		)
		(_use (_entity machxo ehxpllc)
			(_generic
				((CLKI_DIV)((i 1)))
				((CLKFB_DIV)((i 3)))
				((CLKOP_DIV)((i 8)))
				((CLKOK_DIV)((i 2)))
				((PHASEADJ)((i 0)))
				((FDEL)((i 0)))
				((DUTY)((i 4)))
				((DELAY_CNTL)(_string \"STATIC"\))
			)
			(_port
				((clki)(CLKI))
				((clkfb)(CLKFB))
				((rst)(RST))
				((ddamode)(DDAMODE))
				((ddaizr)(DDAIZR))
				((ddailag)(DDAILAG))
				((ddaidel0)(DDAIDEL0))
				((ddaidel1)(DDAIDEL1))
				((ddaidel2)(DDAIDEL2))
				((clkos)(CLKOS))
				((clkop)(CLKOP))
				((clkok)(CLKOK))
				((lock)(LOCK))
				((clkintfb)(CLKINTFB))
			)
		)
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
		(_port (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
		(_port (_internal CLKOP ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_out ))))
		(_port (_internal LOCK ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_out ))))
		(_signal (_internal scuba_vlo ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ))))
		(_signal (_internal CLKOP_t ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_type (_internal ~STRING~13 0 37 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_process
			(line__94(_architecture 0 0 94 (_assignment (_simple)(_alias((CLKOP)(CLKOP_t)))(_target(2))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
	)
	(_model . Structure 1 -1
	)
)
I 000033 55 1120 0 structure_con
(_configuration VHDL (structure_con 0 99 (clockgen))
	(_version v63)
	(_time 1372433371371 2013.06.28 17:29:31)
	(_source (\./../../sourcecode/clockgen.vhd\))
	(_use (std(standard))(machxo(components))(ieee(std_logic_1164)))
	(_code 48461f4b441e1e5f4d495b131d)
	(_architecture Structure
		(_instantiation scuba_vlo_inst
			(_entity machxo vlo V
			)
		)
		(_instantiation PLLCInst_0
			(_entity machxo ehxpllc V
				(_generic
					((CLKI_DIV)(_code 0))
					((CLKFB_DIV)(_code 1))
					((CLKOP_DIV)(_code 2))
					((CLKOK_DIV)(_code 3))
					((PHASEADJ)(_code 4))
					((FDEL)(_code 5))
					((DUTY)(_code 6))
					((DELAY_CNTL)(_code 7))
				)
				(_port
					((clki)(CLKI))
					((clkfb)(CLKFB))
					((rst)(RST))
					((ddamode)(DDAMODE))
					((ddaizr)(DDAIZR))
					((ddailag)(DDAILAG))
					((ddaidel0)(DDAIDEL0))
					((ddaidel1)(DDAIDEL1))
					((ddaidel2)(DDAIDEL2))
					((clkos)(CLKOS))
					((clkop)(CLKOP))
					((clkok)(CLKOK))
					((lock)(LOCK))
					((clkintfb)(CLKINTFB))
				)
			)
		)
		(_model . Structure_CON__clockgen__Structure__code__0 8 -1
		)
	)
)
I 000051 55 1879          1372433371433 Behavioral
(_unit VHDL (earlypakettimer 0 25 (behavioral 0 33 ))
	(_version v63)
	(_time 1372433371434 2013.06.28 17:29:31)
	(_source (\./../../sourcecode/earlyPaketTimer.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 8788d68981d1d191d7809edcd6)
	(_entity
		(_time 1372368067550)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in )(_event))))
		(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in ))))
		(_port (_internal ClearxSI ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal TimerExpiredxSO ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{20~downto~0}~13 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 20)(i 0))))))
		(_signal (_internal CountxDN ~STD_LOGIC_VECTOR{20~downto~0}~13 0 36 (_architecture (_uni ))))
		(_signal (_internal CountxDP ~STD_LOGIC_VECTOR{20~downto~0}~13 0 36 (_architecture (_uni ))))
		(_process
			(p_memless(_architecture 0 0 41 (_process (_simple)(_target(3)(4))(_sensitivity(2)(5)))))
			(p_memoryzing(_architecture 1 0 55 (_process (_target(5))(_sensitivity(0)(1)(4))(_dssslsensitivity 2))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 33686018 2 )
	)
	(_model . Behavioral 2 -1
	)
)
I 000051 55 1665          1372433371494 Behavioral
(_unit VHDL (eventbeforeoverflow 0 30 (behavioral 0 39 ))
	(_version v63)
	(_time 1372433371495 2013.06.28 17:29:31)
	(_source (\./../../sourcecode/EventBeforeOverflow.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code c5ca9491c69294d39394d19f96)
	(_entity
		(_time 1372368067881)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in )(_event))))
		(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal OverflowxDI ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal EventxDI ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal EventBeforeOverflowxDO ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
		(_type (_internal state 0 40 (_enum1 stidle stevent stoverflow (_to (i 0)(i 2)))))
		(_signal (_internal StatexDP state 0 42 (_architecture (_uni ))))
		(_signal (_internal StatexDN state 0 42 (_architecture (_uni ))))
		(_process
			(p_memless(_architecture 0 0 47 (_process (_simple)(_target(6)(4))(_sensitivity(5)(2)(3)))))
			(p_memorizing(_architecture 1 0 74 (_process (_target(5))(_sensitivity(0)(1)(6))(_dssslsensitivity 2))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Behavioral 2 -1
	)
)
I 000051 55 1935          1372433371554 Behavioral
(_unit VHDL (eventcounter 0 26 (behavioral 0 35 ))
	(_version v63)
	(_time 1372433371555 2013.06.28 17:29:31)
	(_source (\./../../sourcecode/eventCounter.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 040b5403065355125206105e56)
	(_entity
		(_time 1372368068203)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal ClearxSI ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal IncrementxSI ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal OverflowxSO ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{8~downto~0}~13 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_signal (_internal CountxDP ~STD_LOGIC_VECTOR{8~downto~0}~13 0 37 (_architecture (_uni ))))
		(_signal (_internal CountxDN ~STD_LOGIC_VECTOR{8~downto~0}~13 0 37 (_architecture (_uni ))))
		(_process
			(p_memoryless(_architecture 0 0 41 (_process (_simple)(_target(6)(4))(_sensitivity(5)(2)(3)))))
			(p_memoryzing(_architecture 1 0 61 (_process (_target(5))(_sensitivity(0)(1)(6))(_dssslsensitivity 2))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33686018 2 )
		(33686018 33686018 2 )
		(33686018 33686018 2 )
	)
	(_model . Behavioral 2 -1
	)
)
I 000051 55 3232          1372433371615 Behavioral
(_unit VHDL (fifostatemachine 0 25 (behavioral 0 53 ))
	(_version v63)
	(_time 1372433371616 2013.06.28 17:29:31)
	(_source (\./../../sourcecode/fifoStatemachine.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 424d114049151054134c511917)
	(_entity
		(_time 1372368068503)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in )(_event))))
		(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in ))))
		(_port (_internal RunxSI ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal FifoTransactionxSO ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
		(_port (_internal FX2FifoInFullxSBI ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal FifoEmptyxSI ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
		(_port (_internal FifoReadxEO ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_out ))))
		(_port (_internal FX2FifoWritexEBO ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_out ))))
		(_port (_internal FX2FifoPktEndxSBO ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal FX2FifoAddressxDO ~STD_LOGIC_VECTOR{1~downto~0}~12 0 42 (_entity (_out ))))
		(_port (_internal IncEventCounterxSO ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_out ))))
		(_port (_internal ResetEventCounterxSO ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_out ))))
		(_port (_internal ResetEarlyPaketTimerxSO ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_out ))))
		(_port (_internal EarlyPaketTimerOverflowxSI ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_in ))))
		(_type (_internal state 0 54 (_enum1 stidle stearlypaket1 stsetupwrite1 stwrite (_to (i 0)(i 3)))))
		(_signal (_internal StatexDP state 0 57 (_architecture (_uni ))))
		(_signal (_internal StatexDN state 0 57 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR~13 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 1))))))
		(_constant (_internal EP2 ~STD_LOGIC_VECTOR~13 0 61 (_architecture (_string \"00"\))))
		(_type (_internal ~STD_LOGIC_VECTOR~131 0 62 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 1))))))
		(_constant (_internal EP6 ~STD_LOGIC_VECTOR~131 0 62 (_architecture (_string \"10"\))))
		(_process
			(p_memless(_architecture 0 0 68 (_process (_simple)(_target(15)(3)(6)(7)(8)(9)(10)(11)(12))(_sensitivity(14)(2)(4)(5)(13)))))
			(p_memoryzing(_architecture 1 0 127 (_process (_target(14))(_sensitivity(0)(1)(15))(_dssslsensitivity 2))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . Behavioral 2 -1
	)
)
I 000051 55 6993          1372433371676 Behavioral
(_unit VHDL (monitorstatemachine 0 25 (behavioral 0 68 ))
	(_version v63)
	(_time 1372433371677 2013.06.28 17:29:31)
	(_source (\./../../sourcecode/monitorStateMachine.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 717e70702626706778777474372a22)
	(_entity
		(_time 1372368068804)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in )(_event))))
		(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in ))))
		(_port (_internal AERREQxSBI ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal AERACKxSBO ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
		(_port (_internal XxDI ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal UseLongAckxSI ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal FifoFullxSI ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in ))))
		(_port (_internal FifoWritexEO ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_out ))))
		(_port (_internal TimestampRegWritexEO ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_out ))))
		(_port (_internal AddressRegWritexEO ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal AddressTimestampSelectxSO ~STD_LOGIC_VECTOR{1~downto~0}~12 0 48 (_entity (_out ))))
		(_port (_internal ADCvalueReadyxSI ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_in ))))
		(_port (_internal ReadADCvaluexEO ~extieee.std_logic_1164.STD_LOGIC 0 52 (_entity (_out ))))
		(_port (_internal TimestampOverflowxSI ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_in ))))
		(_port (_internal TriggerxSI ~extieee.std_logic_1164.STD_LOGIC 0 58 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~122 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal AddressMSBxDO ~STD_LOGIC_VECTOR{1~downto~0}~122 0 61 (_entity (_out ))))
		(_port (_internal ResetTimestampxSBI ~extieee.std_logic_1164.STD_LOGIC 0 64 (_entity (_in ))))
		(_type (_internal state 0 69 (_enum1 stidle stwraddress stwrtime stwait stoverflow stresettimestamp stfifofull streqrelease stadc stadctime stwrtriggertime stwrtrigger (_to (i 0)(i 11)))))
		(_signal (_internal AERREQxSB ~extieee.std_logic_1164.STD_LOGIC 0 72 (_architecture (_uni ))))
		(_signal (_internal StatexDP state 0 75 (_architecture (_uni ))))
		(_signal (_internal StatexDN state 0 75 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 76 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal CountxDP ~STD_LOGIC_VECTOR{7~downto~0}~13 0 76 (_architecture (_uni ))))
		(_signal (_internal CountxDN ~STD_LOGIC_VECTOR{7~downto~0}~13 0 76 (_architecture (_uni ))))
		(_signal (_internal TriggerxDP ~extieee.std_logic_1164.STD_LOGIC 0 77 (_architecture (_uni ))))
		(_signal (_internal TriggerxDN ~extieee.std_logic_1164.STD_LOGIC 0 77 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 80 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal TimestampOverflowxDN ~STD_LOGIC_VECTOR{15~downto~0}~13 0 80 (_architecture (_uni ))))
		(_signal (_internal TimestampOverflowxDP ~STD_LOGIC_VECTOR{15~downto~0}~13 0 80 (_architecture (_uni ))))
		(_signal (_internal TimestampResetxDP ~extieee.std_logic_1164.STD_LOGIC 0 83 (_architecture (_uni ))))
		(_signal (_internal TimestampResetxDN ~extieee.std_logic_1164.STD_LOGIC 0 83 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 86 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal selectADC ~STD_LOGIC_VECTOR{1~downto~0}~13 0 86 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~132 0 87 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal selectaddress ~STD_LOGIC_VECTOR{1~downto~0}~132 0 87 (_architecture (_string \"01"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~134 0 88 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal selecttimestamp ~STD_LOGIC_VECTOR{1~downto~0}~134 0 88 (_architecture (_string \"00"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~136 0 89 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal selecttrigger ~STD_LOGIC_VECTOR{1~downto~0}~136 0 89 (_architecture (_string \"10"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~138 0 91 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal address ~STD_LOGIC_VECTOR{1~downto~0}~138 0 91 (_architecture (_string \"00"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1310 0 92 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal wrap ~STD_LOGIC_VECTOR{1~downto~0}~1310 0 92 (_architecture (_string \"10"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1312 0 93 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal timereset ~STD_LOGIC_VECTOR{1~downto~0}~1312 0 93 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 94 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal timestamp ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 94 (_architecture (_string \"01"\))))
		(_constant (_internal ackExtension ~extSTD.STANDARD.INTEGER 0 96 (_architecture ((i 5)))))
		(_process
			(line__99(_architecture 0 0 99 (_assignment (_simple)(_alias((AERREQxSB)(AERREQxSBI)))(_target(17))(_sensitivity(2)))))
			(p_memless(_architecture 1 0 102 (_process (_simple)(_target(19)(21)(23)(24)(27)(3)(7)(8)(9)(10)(12)(15))(_sensitivity(17)(18)(20)(22)(25)(26)(4)(5)(6)(11)(13)(14)(16)))))
			(p_memoryzing(_architecture 2 0 273 (_process (_target(18)(20)(22)(25)(26))(_sensitivity(0)(1)(19)(21)(23)(24)(27))(_dssslsensitivity 2))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_static
		(33686018 33686018 )
		(33686018 33686018 33686018 33686018 )
		(33686018 33686018 33686018 33686018 )
		(33686018 33686018 )
		(33686018 33686018 )
		(33686018 33686018 )
		(33686018 33686018 33686018 33686018 )
	)
	(_model . Behavioral 3 -1
	)
)
I 000051 55 4397          1372433371736 Behavioral
(_unit VHDL (synchronizerstatemachine 0 19 (behavioral 0 45 ))
	(_version v63)
	(_time 1372433371737 2013.06.28 17:29:31)
	(_source (\./../../sourcecode/synchronizerStateMachine.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code afa1f9f9f0f8aeb9f9f8b7f4fc)
	(_entity
		(_time 1372368069110)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_in )(_event))))
		(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_in ))))
		(_port (_internal RunxSI ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_in ))))
		(_port (_internal ConfigxSI ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
		(_port (_internal SyncInxABI ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal SyncOutxSBO ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_port (_internal TriggerxSO ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
		(_port (_internal HostResetTimestampxSI ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal ResetTimestampxSBO ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_out ))))
		(_port (_internal IncrementCounterxSO ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_out ))))
		(_type (_internal state 0 46 (_enum1 stidle sttriggerinhigh sttriggerinlow stresetslaves strunslave stslavewaitedge (_to (i 0)(i 5)))))
		(_signal (_internal StatexDP state 0 49 (_architecture (_uni ))))
		(_signal (_internal StatexDN state 0 49 (_architecture (_uni ))))
		(_signal (_internal SyncInxSB ~extieee.std_logic_1164.STD_LOGIC 0 52 (_architecture (_uni ))))
		(_signal (_internal SyncInxSBN ~extieee.std_logic_1164.STD_LOGIC 0 52 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~13 0 56 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_signal (_internal DividerxDN ~STD_LOGIC_VECTOR{6~downto~0}~13 0 56 (_architecture (_uni ))))
		(_signal (_internal DividerxDP ~STD_LOGIC_VECTOR{6~downto~0}~13 0 56 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~13 0 57 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_signal (_internal CounterxDN ~STD_LOGIC_VECTOR{13~downto~0}~13 0 57 (_architecture (_uni ))))
		(_signal (_internal CounterxDP ~STD_LOGIC_VECTOR{13~downto~0}~13 0 57 (_architecture (_uni ))))
		(_constant (_internal counterInc ~extSTD.STANDARD.INTEGER 0 63 (_process 0 ((i 89)))))
		(_constant (_internal squareWaveHighTime ~extSTD.STANDARD.INTEGER 0 64 (_process 0 ((i 50)))))
		(_constant (_internal squareWavePeriod ~extSTD.STANDARD.INTEGER 0 65 (_process 0 ((i 100)))))
		(_constant (_internal timeout ~extSTD.STANDARD.INTEGER 0 66 (_process 0 ((i 1000)))))
		(_constant (_internal resetSlavesTime ~extSTD.STANDARD.INTEGER 0 67 (_process 0 ((i 6000)))))
		(_process
			(p_memless(_architecture 0 0 62 (_process (_simple)(_target(11)(14)(16)(5)(6)(8)(9))(_sensitivity(10)(12)(15)(17)(2)(3)(4)(7)))))
			(p_mem(_architecture 1 0 223 (_process (_target(10)(15)(17))(_sensitivity(0)(1)(11)(14)(16))(_dssslsensitivity 2))))
			(synchronizer(_architecture 2 0 240 (_process (_target(12)(13))(_sensitivity(0)(13)(4))(_dssslsensitivity 1))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_static
		(33686018 131586 )
		(33686018 33686018 33686018 514 )
		(33686018 131586 )
		(33686018 33686018 33686018 514 )
		(33686018 131586 )
		(33686018 33686018 33686018 514 )
		(33686018 131586 )
		(33686018 33686018 33686018 514 )
		(33686018 131586 )
		(33686018 33686018 33686018 514 )
		(33686018 131586 )
		(33686018 33686018 33686018 514 )
		(33686018 131586 )
		(33686018 33686018 33686018 514 )
		(33686018 131586 )
		(33686018 33686018 33686018 514 )
		(33686018 131586 )
		(33686018 33686018 33686018 514 )
	)
	(_model . Behavioral 3 -1
	)
)
I 000051 55 2474          1372433371797 Behavioral
(_unit VHDL (timestampcounter 0 25 (behavioral 0 36 ))
	(_version v63)
	(_time 1372433371798 2013.06.28 17:29:31)
	(_source (\./../../sourcecode/timestampCounter.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code eee0bfbdb2b9eef8e8bafdb5bb)
	(_entity
		(_time 1372368069416)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal IncrementxSI ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal OverflowxSO ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_port (_internal DataxDO ~STD_LOGIC_VECTOR{13~downto~0}~12 0 33 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{14~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 14)(i 0))))))
		(_signal (_internal CountxDP ~STD_LOGIC_VECTOR{14~downto~0}~13 0 38 (_architecture (_uni ))))
		(_signal (_internal CountxDN ~STD_LOGIC_VECTOR{14~downto~0}~13 0 38 (_architecture (_uni ))))
		(_signal (_internal MSbDelayedxDN ~extieee.std_logic_1164.STD_LOGIC 0 40 (_architecture (_uni ))))
		(_signal (_internal MSbDelayedxDP ~extieee.std_logic_1164.STD_LOGIC 0 40 (_architecture (_uni ))))
		(_process
			(line__44(_architecture 0 0 44 (_assignment (_simple)(_alias((DataxDO)(CountxDP(d_13_0))))(_target(4))(_sensitivity(5(d_13_0))))))
			(line__49(_architecture 1 0 49 (_assignment (_simple)(_target(3))(_sensitivity(5(14))(8)))))
			(p_memless(_architecture 2 0 52 (_process (_simple)(_target(6)(7))(_sensitivity(5)(2)))))
			(p_memoryzing(_architecture 3 0 65 (_process (_target(5)(8))(_sensitivity(0)(1)(6)(7))(_dssslsensitivity 2))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33686018 33686018 131586 )
	)
	(_model . Behavioral 4 -1
	)
)
I 000051 55 45572         1372433372118 Structural
(_unit VHDL (usbaer_top_level 0 26 (structural 0 102 ))
	(_version v63)
	(_time 1372433372119 2013.06.28 17:29:32)
	(_source (\./../../sourcecode/USBAER_top_level.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 356330313362632334316132276c32)
	(_entity
		(_time 1372368069749)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(clockgen
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 136 (_entity (_in ))))
				(_port (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 137 (_entity (_in ))))
				(_port (_internal CLKOP ~extieee.std_logic_1164.STD_LOGIC 0 138 (_entity (_out ))))
				(_port (_internal LOCK ~extieee.std_logic_1164.STD_LOGIC 0 139 (_entity (_out ))))
			)
		)
		(shiftRegister
			(_object
				(_generic (_internal width ~extSTD.STANDARD.NATURAL 0 124 (_entity -1 )))
				(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 126 (_entity (_in ))))
				(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 127 (_entity (_in ))))
				(_port (_internal LatchxEI ~extieee.std_logic_1164.STD_LOGIC 0 128 (_entity (_in ))))
				(_port (_internal DxDI ~extieee.std_logic_1164.STD_LOGIC 0 129 (_entity (_in ))))
				(_port (_internal QxDO ~extieee.std_logic_1164.STD_LOGIC 0 130 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{width-1~downto~0}~13 0 131 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 52 )(i 0))))))
				(_port (_internal DataOutxDO ~STD_LOGIC_VECTOR{width-1~downto~0}~13 0 131 (_entity (_out ))))
			)
		)
		(AERfifo
			(_object
				(_port (_internal Data ~STD_LOGIC_VECTOR{15~downto~0}~1320 0 267 (_entity (_in ))))
				(_port (_internal WrClock ~extieee.std_logic_1164.STD_LOGIC 0 268 (_entity (_in ))))
				(_port (_internal RdClock ~extieee.std_logic_1164.STD_LOGIC 0 269 (_entity (_in ))))
				(_port (_internal WrEn ~extieee.std_logic_1164.STD_LOGIC 0 270 (_entity (_in ))))
				(_port (_internal RdEn ~extieee.std_logic_1164.STD_LOGIC 0 271 (_entity (_in ))))
				(_port (_internal Reset ~extieee.std_logic_1164.STD_LOGIC 0 272 (_entity (_in ))))
				(_port (_internal RPReset ~extieee.std_logic_1164.STD_LOGIC 0 273 (_entity (_in ))))
				(_port (_internal Q ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 274 (_entity (_out ))))
				(_port (_internal Empty ~extieee.std_logic_1164.STD_LOGIC 0 275 (_entity (_out ))))
				(_port (_internal Full ~extieee.std_logic_1164.STD_LOGIC 0 276 (_entity (_out ))))
				(_port (_internal AlmostEmpty ~extieee.std_logic_1164.STD_LOGIC 0 277 (_entity (_out ))))
				(_port (_internal AlmostFull ~extieee.std_logic_1164.STD_LOGIC 0 278 (_entity (_out ))))
			)
		)
		(wordRegister
			(_object
				(_generic (_internal width ~extSTD.STANDARD.NATURAL 0 230 (_entity -1 ((i 14)))))
				(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 232 (_entity (_in ))))
				(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 233 (_entity (_in ))))
				(_port (_internal WriteEnablexEI ~extieee.std_logic_1164.STD_LOGIC 0 234 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{width-1~downto~0}~1314 0 235 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 53 )(i 0))))))
				(_port (_internal DataInxDI ~STD_LOGIC_VECTOR{width-1~downto~0}~1314 0 235 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{width-1~downto~0}~1316 0 236 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 54 )(i 0))))))
				(_port (_internal DataOutxDO ~STD_LOGIC_VECTOR{width-1~downto~0}~1316 0 236 (_entity (_out ))))
			)
		)
		(earlyPaketTimer
			(_object
				(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 259 (_entity (_in ))))
				(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 260 (_entity (_in ))))
				(_port (_internal ClearxSI ~extieee.std_logic_1164.STD_LOGIC 0 261 (_entity (_in ))))
				(_port (_internal TimerExpiredxSO ~extieee.std_logic_1164.STD_LOGIC 0 262 (_entity (_out ))))
			)
		)
		(eventCounter
			(_object
				(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 241 (_entity (_in ))))
				(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 242 (_entity (_in ))))
				(_port (_internal ClearxSI ~extieee.std_logic_1164.STD_LOGIC 0 243 (_entity (_in ))))
				(_port (_internal IncrementxSI ~extieee.std_logic_1164.STD_LOGIC 0 244 (_entity (_in ))))
				(_port (_internal OverflowxSO ~extieee.std_logic_1164.STD_LOGIC 0 245 (_entity (_out ))))
			)
		)
		(timestampCounter
			(_object
				(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 250 (_entity (_in ))))
				(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 251 (_entity (_in ))))
				(_port (_internal IncrementxSI ~extieee.std_logic_1164.STD_LOGIC 0 252 (_entity (_in ))))
				(_port (_internal OverflowxSO ~extieee.std_logic_1164.STD_LOGIC 0 253 (_entity (_out ))))
				(_port (_internal DataxDO ~STD_LOGIC_VECTOR{13~downto~0}~1318 0 254 (_entity (_out ))))
			)
		)
		(synchronizerStateMachine
			(_object
				(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 154 (_entity (_in ))))
				(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 155 (_entity (_in ))))
				(_port (_internal RunxSI ~extieee.std_logic_1164.STD_LOGIC 0 156 (_entity (_in ))))
				(_port (_internal ConfigxSI ~extieee.std_logic_1164.STD_LOGIC 0 157 (_entity (_in ))))
				(_port (_internal SyncInxABI ~extieee.std_logic_1164.STD_LOGIC 0 158 (_entity (_in ))))
				(_port (_internal SyncOutxSBO ~extieee.std_logic_1164.STD_LOGIC 0 159 (_entity (_out ))))
				(_port (_internal TriggerxSO ~extieee.std_logic_1164.STD_LOGIC 0 160 (_entity (_out ))))
				(_port (_internal HostResetTimestampxSI ~extieee.std_logic_1164.STD_LOGIC 0 161 (_entity (_in ))))
				(_port (_internal ResetTimestampxSBO ~extieee.std_logic_1164.STD_LOGIC 0 162 (_entity (_out ))))
				(_port (_internal IncrementCounterxSO ~extieee.std_logic_1164.STD_LOGIC 0 163 (_entity (_out ))))
			)
		)
		(fifoStatemachine
			(_object
				(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 106 (_entity (_in ))))
				(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 107 (_entity (_in ))))
				(_port (_internal RunxSI ~extieee.std_logic_1164.STD_LOGIC 0 108 (_entity (_in ))))
				(_port (_internal FifoTransactionxSO ~extieee.std_logic_1164.STD_LOGIC 0 109 (_entity (_out ))))
				(_port (_internal FX2FifoInFullxSBI ~extieee.std_logic_1164.STD_LOGIC 0 110 (_entity (_in ))))
				(_port (_internal FifoEmptyxSI ~extieee.std_logic_1164.STD_LOGIC 0 111 (_entity (_in ))))
				(_port (_internal FifoReadxEO ~extieee.std_logic_1164.STD_LOGIC 0 112 (_entity (_out ))))
				(_port (_internal FX2FifoWritexEBO ~extieee.std_logic_1164.STD_LOGIC 0 113 (_entity (_out ))))
				(_port (_internal FX2FifoPktEndxSBO ~extieee.std_logic_1164.STD_LOGIC 0 114 (_entity (_out ))))
				(_port (_internal FX2FifoAddressxDO ~STD_LOGIC_VECTOR{1~downto~0}~13 0 115 (_entity (_out ))))
				(_port (_internal IncEventCounterxSO ~extieee.std_logic_1164.STD_LOGIC 0 116 (_entity (_out ))))
				(_port (_internal ResetEventCounterxSO ~extieee.std_logic_1164.STD_LOGIC 0 117 (_entity (_out ))))
				(_port (_internal ResetEarlyPaketTimerxSO ~extieee.std_logic_1164.STD_LOGIC 0 118 (_entity (_out ))))
				(_port (_internal EarlyPaketTimerOverflowxSI ~extieee.std_logic_1164.STD_LOGIC 0 119 (_entity (_in ))))
			)
		)
		(monitorStateMachine
			(_object
				(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 168 (_entity (_in ))))
				(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 169 (_entity (_in ))))
				(_port (_internal AERREQxSBI ~extieee.std_logic_1164.STD_LOGIC 0 170 (_entity (_in ))))
				(_port (_internal AERACKxSBO ~extieee.std_logic_1164.STD_LOGIC 0 171 (_entity (_out ))))
				(_port (_internal XxDI ~extieee.std_logic_1164.STD_LOGIC 0 172 (_entity (_in ))))
				(_port (_internal UseLongAckxSI ~extieee.std_logic_1164.STD_LOGIC 0 173 (_entity (_in ))))
				(_port (_internal FifoFullxSI ~extieee.std_logic_1164.STD_LOGIC 0 174 (_entity (_in ))))
				(_port (_internal FifoWritexEO ~extieee.std_logic_1164.STD_LOGIC 0 175 (_entity (_out ))))
				(_port (_internal TimestampRegWritexEO ~extieee.std_logic_1164.STD_LOGIC 0 176 (_entity (_out ))))
				(_port (_internal AddressRegWritexEO ~extieee.std_logic_1164.STD_LOGIC 0 177 (_entity (_out ))))
				(_port (_internal AddressTimestampSelectxSO ~STD_LOGIC_VECTOR{1~downto~0}~132 0 178 (_entity (_out ))))
				(_port (_internal ADCvalueReadyxSI ~extieee.std_logic_1164.STD_LOGIC 0 179 (_entity (_in ))))
				(_port (_internal ReadADCvaluexEO ~extieee.std_logic_1164.STD_LOGIC 0 180 (_entity (_out ))))
				(_port (_internal TimestampOverflowxSI ~extieee.std_logic_1164.STD_LOGIC 0 181 (_entity (_in ))))
				(_port (_internal TriggerxSI ~extieee.std_logic_1164.STD_LOGIC 0 182 (_entity (_in ))))
				(_port (_internal AddressMSBxDO ~STD_LOGIC_VECTOR{1~downto~0}~134 0 183 (_entity (_out ))))
				(_port (_internal ResetTimestampxSBI ~extieee.std_logic_1164.STD_LOGIC 0 184 (_entity (_in ))))
			)
		)
		(ADCStateMachine
			(_object
				(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 190 (_entity (_in ))))
				(_port (_internal ADCclockxCO ~extieee.std_logic_1164.STD_LOGIC 0 191 (_entity (_out ))))
				(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 192 (_entity (_in ))))
				(_port (_internal ADCwordxDI ~STD_LOGIC_VECTOR{9~downto~0}~13 0 193 (_entity (_in ))))
				(_port (_internal ADCoutxDO ~STD_LOGIC_VECTOR{13~downto~0}~13 0 194 (_entity (_out ))))
				(_port (_internal ADCoexEBO ~extieee.std_logic_1164.STD_LOGIC 0 195 (_entity (_out ))))
				(_port (_internal ADCstbyxEO ~extieee.std_logic_1164.STD_LOGIC 0 196 (_entity (_out ))))
				(_port (_internal ADCovrxSI ~extieee.std_logic_1164.STD_LOGIC 0 197 (_entity (_in ))))
				(_port (_internal RegisterWritexEO ~extieee.std_logic_1164.STD_LOGIC 0 198 (_entity (_out ))))
				(_port (_internal SRLatchxEI ~extieee.std_logic_1164.STD_LOGIC 0 199 (_entity (_in ))))
				(_port (_internal RunADCxSI ~extieee.std_logic_1164.STD_LOGIC 0 200 (_entity (_in ))))
				(_port (_internal ExposurexDI ~STD_LOGIC_VECTOR{15~downto~0}~13 0 201 (_entity (_in ))))
				(_port (_internal ColSettlexDI ~STD_LOGIC_VECTOR{15~downto~0}~136 0 202 (_entity (_in ))))
				(_port (_internal RowSettlexDI ~STD_LOGIC_VECTOR{15~downto~0}~138 0 203 (_entity (_in ))))
				(_port (_internal ResSettlexDI ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 204 (_entity (_in ))))
				(_port (_internal FramePeriodxDI ~STD_LOGIC_VECTOR{15~downto~0}~1312 0 205 (_entity (_in ))))
				(_port (_internal SBRet10xEI ~extieee.std_logic_1164.STD_LOGIC 0 206 (_entity (_in ))))
				(_port (_internal TestPixelxEI ~extieee.std_logic_1164.STD_LOGIC 0 207 (_entity (_in ))))
				(_port (_internal ExtTriggerxEI ~extieee.std_logic_1164.STD_LOGIC 0 208 (_entity (_in ))))
				(_port (_internal CDVSTestSRRowInxSO ~extieee.std_logic_1164.STD_LOGIC 0 209 (_entity (_out ))))
				(_port (_internal CDVSTestSRRowClockxSO ~extieee.std_logic_1164.STD_LOGIC 0 210 (_entity (_out ))))
				(_port (_internal CDVSTestSRColInxSO ~extieee.std_logic_1164.STD_LOGIC 0 211 (_entity (_out ))))
				(_port (_internal CDVSTestSRColClockxSO ~extieee.std_logic_1164.STD_LOGIC 0 212 (_entity (_out ))))
				(_port (_internal CDVSTestColMode0xSO ~extieee.std_logic_1164.STD_LOGIC 0 213 (_entity (_out ))))
				(_port (_internal CDVSTestColMode1xSO ~extieee.std_logic_1164.STD_LOGIC 0 214 (_entity (_out ))))
				(_port (_internal CDVSTestApsTxGatexSO ~extieee.std_logic_1164.STD_LOGIC 0 215 (_entity (_out ))))
				(_port (_internal ADCStateOutputLEDxSO ~extieee.std_logic_1164.STD_LOGIC 0 216 (_entity (_out ))))
			)
		)
		(ADCvalueReady
			(_object
				(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 221 (_entity (_in ))))
				(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 222 (_entity (_in ))))
				(_port (_internal RegisterWritexEI ~extieee.std_logic_1164.STD_LOGIC 0 223 (_entity (_in ))))
				(_port (_internal ReadValuexEI ~extieee.std_logic_1164.STD_LOGIC 0 224 (_entity (_in ))))
				(_port (_internal ValueReadyxSO ~extieee.std_logic_1164.STD_LOGIC 0 225 (_entity (_out ))))
			)
		)
		(cDVSResetStateMachine
			(_object
				(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 144 (_entity (_in ))))
				(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 145 (_entity (_in ))))
				(_port (_internal AERackxSBI ~extieee.std_logic_1164.STD_LOGIC 0 146 (_entity (_in ))))
				(_port (_internal RxcolGxSI ~extieee.std_logic_1164.STD_LOGIC 0 147 (_entity (_in ))))
				(_port (_internal cDVSresetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 148 (_entity (_in ))))
				(_port (_internal CDVSresetxRBO ~extieee.std_logic_1164.STD_LOGIC 0 149 (_entity (_out ))))
			)
		)
	)
	(_instantiation uClockGen 0 391 (_component clockgen )
		(_port
			((CLK)(IFClockxCI))
			((RESET)(ResetxR))
			((CLKOP)(ClockxC))
			((LOCK)(LockxS))
		)
		(_use (_entity . clockgen)
		)
	)
	(_instantiation shiftRegister_1 0 413 (_component shiftRegister )
		(_generic
			((width)((i 96)))
		)
		(_port
			((ClockxCI)(SRClockxC))
			((ResetxRBI)(ResetxRB))
			((LatchxEI)(SRLatchxE))
			((DxDI)(SRinxD))
			((QxDO)(SRoutxD))
			((DataOutxDO)(SRDataOutxD))
		)
		(_use (_entity . shiftRegister)
			(_generic
				((width)((i 96)))
			)
			(_port
				((ClockxCI)(ClockxCI))
				((ResetxRBI)(ResetxRBI))
				((LatchxEI)(LatchxEI))
				((DxDI)(DxDI))
				((QxDO)(QxDO))
				((DataOutxDO)(DataOutxDO))
			)
		)
	)
	(_instantiation uFifo 0 432 (_component AERfifo )
		(_port
			((Data)(FifoDataInxD))
			((WrClock)(ClockxC))
			((RdClock)(IfClockxC))
			((WrEn)(FifoWritexE))
			((RdEn)(FifoReadxE))
			((Reset)(ResetxR))
			((RPReset)(ResetxR))
			((Q)(FifoDataOutxD))
			((Empty)(FifoEmptyxS))
			((Full)(FifoFullxS))
			((AlmostEmpty)(FifoAlmostEmptyxS))
			((AlmostFull)(FifoAlmostFullxS))
		)
		(_use (_entity . AERfifo)
		)
	)
	(_instantiation uMonitorAddressRegister 0 449 (_component wordRegister )
		(_generic
			((width)((i 10)))
		)
		(_port
			((ClockxCI)(ClockxC))
			((ResetxRBI)(ResetxRB))
			((WriteEnablexEI)(AddressRegWritexE))
			((DataInxDI)(AERMonitorAddressxDI))
			((DataOutxDO)(AddressRegOutxD))
		)
		(_use (_entity . wordRegister)
			(_generic
				((width)((i 10)))
			)
			(_port
				((ClockxCI)(ClockxCI))
				((ResetxRBI)(ResetxRBI))
				((WriteEnablexEI)(WriteEnablexEI))
				((DataInxDI)(DataInxDI))
				((DataOutxDO)(DataOutxDO))
			)
		)
	)
	(_instantiation uMonitorTimestampRegister 0 459 (_component wordRegister )
		(_generic
			((width)((i 14)))
		)
		(_port
			((ClockxCI)(ClockxC))
			((ResetxRBI)(ResetxRB))
			((WriteEnablexEI)(TimestampRegWritexE))
			((DataInxDI)(ActualTimestampxD))
			((DataOutxDO)(MonitorTimestampxD))
		)
		(_use (_entity . wordRegister)
			(_generic
				((width)((i 14)))
			)
			(_port
				((ClockxCI)(ClockxCI))
				((ResetxRBI)(ResetxRBI))
				((WriteEnablexEI)(WriteEnablexEI))
				((DataInxDI)(DataInxDI))
				((DataOutxDO)(DataOutxDO))
			)
		)
	)
	(_instantiation uADCRegister 0 469 (_component wordRegister )
		(_generic
			((width)((i 14)))
		)
		(_port
			((ClockxCI)(IfClockxC))
			((ResetxRBI)(ResetxRB))
			((WriteEnablexEI)(ADCregWritexE))
			((DataInxDI)(ADCregInxD))
			((DataOutxDO)(ADCregOutxD))
		)
		(_use (_entity . wordRegister)
			(_generic
				((width)((i 14)))
			)
			(_port
				((ClockxCI)(ClockxCI))
				((ResetxRBI)(ResetxRBI))
				((WriteEnablexEI)(WriteEnablexEI))
				((DataInxDI)(DataInxDI))
				((DataOutxDO)(DataOutxDO))
			)
		)
	)
	(_instantiation uEarlyPaketTimer 0 481 (_component earlyPaketTimer )
		(_port
			((ClockxCI)(ClockxC))
			((ResetxRBI)(ResetxRB))
			((ClearxSI)(ResetEarlyPaketTimerxS))
			((TimerExpiredxSO)(EarlyPaketTimerOverflowxS))
		)
		(_use (_entity . earlyPaketTimer)
		)
	)
	(_instantiation uEventCounter 0 488 (_component eventCounter )
		(_port
			((ClockxCI)(ClockxC))
			((ResetxRBI)(ResetxRB))
			((ClearxSI)(ResetEventCounterxS))
			((IncrementxSI)(IncEventCounterxS))
			((OverflowxSO)(ECResetEarlyPaketTimerxS))
		)
		(_use (_entity . eventCounter)
		)
	)
	(_instantiation uTimestampCounter 0 496 (_component timestampCounter )
		(_port
			((ClockxCI)(ClockxC))
			((ResetxRBI)(CounterResetxRB))
			((IncrementxSI)(IncxS))
			((OverflowxSO)(TimestampOverflowxS))
			((DataxDO)(ActualTimestampxD))
		)
		(_use (_entity . timestampCounter)
		)
	)
	(_instantiation uSynchronizerStateMachine_1 0 504 (_component synchronizerStateMachine )
		(_port
			((ClockxCI)(ClockxC))
			((ResetxRBI)(ResetxRB))
			((RunxSI)(RunxS))
			((ConfigxSI)(TimestampMasterxS))
			((SyncInxABI)(SyncInxAB))
			((SyncOutxSBO)(SyncOutxSB))
			((TriggerxSO)(TriggerxS))
			((HostResetTimestampxSI)(HostResetTimestampxS))
			((ResetTimestampxSBO)(SynchronizerResetTimestampxSB))
			((IncrementCounterxSO)(IncxS))
		)
		(_use (_entity . synchronizerStateMachine)
		)
	)
	(_instantiation fifoStatemachine_1 0 519 (_component fifoStatemachine )
		(_port
			((ClockxCI)(IfClockxC))
			((ResetxRBI)(ResetxRB))
			((RunxSI)(RunxS))
			((FifoTransactionxSO)(FifoTransactionxS))
			((FX2FifoInFullxSBI)(FX2FifoInFullxSBI))
			((FifoEmptyxSI)(FifoEmptyxS))
			((FifoReadxEO)(FifoReadxE))
			((FX2FifoWritexEBO)(FX2FifoWritexEB))
			((FX2FifoPktEndxSBO)(FX2FifoPktEndxSB))
			((FX2FifoAddressxDO)(FX2FifoAddressxDO))
			((IncEventCounterxSO)(IncEventCounterxS))
			((ResetEventCounterxSO)(ResetEventCounterxS))
			((ResetEarlyPaketTimerxSO)(SMResetEarlyPaketTimerxS))
			((EarlyPaketTimerOverflowxSI)(EarlyPaketTimerOverflowxS))
		)
		(_use (_entity . fifoStatemachine)
		)
	)
	(_instantiation monitorStateMachine_1 0 536 (_component monitorStateMachine )
		(_port
			((ClockxCI)(ClockxC))
			((ResetxRBI)(ResetxRB))
			((AERREQxSBI)(AERREQxSB))
			((AERACKxSBO)(AERMonitorACKxSB))
			((XxDI)(AERMonitorAddressxDI(9)))
			((UseLongAckxSI)(UseLongAckxS))
			((FifoFullxSI)(FifoFullxS))
			((FifoWritexEO)(FifoWritexE))
			((TimestampRegWritexEO)(TimestampRegWritexE))
			((AddressRegWritexEO)(AddressRegWritexE))
			((AddressTimestampSelectxSO)(AddressTimestampSelectxS))
			((ADCvalueReadyxSI)(ADCvalueReadyxS))
			((ReadADCvaluexEO)(ReadADCvaluexE))
			((TimestampOverflowxSI)(TimestampOverflowxS))
			((TriggerxSI)(TriggerxS))
			((AddressMSBxDO)(AddressMSBxD))
			((ResetTimestampxSBI)(SynchronizerResetTimestampxSB))
		)
		(_use (_entity . monitorStateMachine)
		)
	)
	(_instantiation ADCStateMachine_1 0 556 (_component ADCStateMachine )
		(_port
			((ClockxCI)(IfClockxC))
			((ADCclockxCO)(ADCclockxC))
			((ResetxRBI)(ADCsmRstxE))
			((ADCwordxDI)(ADCwordxDI))
			((ADCoutxDO)(ADCdataxD))
			((ADCoexEBO)(ADCoexEB))
			((ADCstbyxEO)(ADCstbyxE))
			((ADCovrxSI)(ADCovrxS))
			((RegisterWritexEO)(ADCregWritexE))
			((SRLatchxEI)(SRLatchxE))
			((RunADCxSI)(RunADCxS))
			((ExposurexDI)(ExposurexD))
			((ColSettlexDI)(ColSettlexD))
			((RowSettlexDI)(RowSettlexD))
			((ResSettlexDI)(ResSettlexD))
			((FramePeriodxDI)(FramePeriodxD))
			((SBRet10xEI)(SBRet10xE))
			((TestPixelxEI)(TestPixelxE))
			((ExtTriggerxEI)(ExtTriggerxE))
			((CDVSTestSRRowInxSO)(CDVSTestSRRowInxS))
			((CDVSTestSRRowClockxSO)(CDVSTestSRRowClockxS))
			((CDVSTestSRColInxSO)(CDVSTestSRColInxS))
			((CDVSTestSRColClockxSO)(CDVSTestSRColClockxS))
			((CDVSTestColMode0xSO)(CDVSTestColMode0xS))
			((CDVSTestColMode1xSO)(CDVSTestColMode1xS))
			((CDVSTestApsTxGatexSO)(CDVSTestApsTxGatexS))
			((ADCStateOutputLEDxSO)(ADCStateOutputLEDxS))
		)
		(_use (_entity . ADCStateMachine)
			(_port
				((ClockxCI)(ClockxCI))
				((ADCclockxCO)(ADCclockxCO))
				((ResetxRBI)(ResetxRBI))
				((ADCwordxDI)(ADCwordxDI))
				((ADCoutxDO)(ADCoutxDO))
				((ADCstbyxEO)(ADCstbyxEO))
				((ADCoexEBO)(ADCoexEBO))
				((ADCovrxSI)(ADCovrxSI))
				((RegisterWritexEO)(RegisterWritexEO))
				((SRLatchxEI)(SRLatchxEI))
				((RunADCxSI)(RunADCxSI))
				((ExposurexDI)(ExposurexDI))
				((ColSettlexDI)(ColSettlexDI))
				((RowSettlexDI)(RowSettlexDI))
				((ResSettlexDI)(ResSettlexDI))
				((FramePeriodxDI)(FramePeriodxDI))
				((SBRet10xEI)(SBRet10xEI))
				((TestPixelxEI)(TestPixelxEI))
				((ExtTriggerxEI)(ExtTriggerxEI))
				((CDVSTestSRRowInxSO)(CDVSTestSRRowInxSO))
				((CDVSTestSRRowClockxSO)(CDVSTestSRRowClockxSO))
				((CDVSTestSRColInxSO)(CDVSTestSRColInxSO))
				((CDVSTestSRColClockxSO)(CDVSTestSRColClockxSO))
				((CDVSTestColMode0xSO)(CDVSTestColMode0xSO))
				((CDVSTestColMode1xSO)(CDVSTestColMode1xSO))
				((CDVSTestApsTxGatexSO)(CDVSTestApsTxGatexSO))
				((ADCStateOutputLEDxSO)(ADCStateOutputLEDxSO))
			)
		)
	)
	(_instantiation ADCvalueReady_1 0 590 (_component ADCvalueReady )
		(_port
			((ClockxCI)(ClockxC))
			((ResetxRBI)(ResetxRB))
			((RegisterWritexEI)(ADCregWritexE))
			((ReadValuexEI)(ReadADCvaluexE))
			((ValueReadyxSO)(ADCvalueReadyxS))
		)
		(_use (_entity . ADCvalueReady)
		)
	)
	(_instantiation cDVSResetStateMachine_1 0 598 (_component cDVSResetStateMachine )
		(_port
			((ClockxCI)(ClockxC))
			((ResetxRBI)(ResetxRB))
			((AERackxSBI)(AERREQxSB))
			((RxcolGxSI)(RxcolGxS))
			((cDVSresetxRBI)(PE3xSI))
			((CDVSresetxRBO)(CDVSTestPeriodicChipResetxRB))
		)
		(_use (_entity . cDVSResetStateMachine)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal FX2FifoDataxDIO ~STD_LOGIC_VECTOR{15~downto~0}~12 0 29 (_entity (_out ))))
		(_port (_internal FX2FifoInFullxSBI ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal FX2FifoWritexEBO ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_port (_internal FX2FifoReadxEBO ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
		(_port (_internal FX2FifoPktEndxSBO ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal FX2FifoAddressxDO ~STD_LOGIC_VECTOR{1~downto~0}~12 0 35 (_entity (_out ))))
		(_port (_internal IfClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_in ))))
		(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ))))
		(_port (_internal Sync1xABI ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_in ))))
		(_port (_internal SynchOutxSBO ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_out ))))
		(_port (_internal PC0xSIO ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_inout ))))
		(_port (_internal PC1xSIO ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_inout ))))
		(_port (_internal PC2xSIO ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_inout ))))
		(_port (_internal PC3xSIO ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_inout ))))
		(_port (_internal PA0xSIO ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_inout ))))
		(_port (_internal PA1xSIO ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_inout ))))
		(_port (_internal PA3xSIO ~extieee.std_logic_1164.STD_LOGIC 0 56 (_entity (_inout ))))
		(_port (_internal PA7xSIO ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_inout ))))
		(_port (_internal PE2xSI ~extieee.std_logic_1164.STD_LOGIC 0 59 (_entity (_in ))))
		(_port (_internal PE3xSI ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_in ))))
		(_port (_internal FXLEDxSI ~extieee.std_logic_1164.STD_LOGIC 0 62 (_entity (_in ))))
		(_port (_internal ADCclockxCO ~extieee.std_logic_1164.STD_LOGIC 0 65 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~12 0 66 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_port (_internal ADCwordxDI ~STD_LOGIC_VECTOR{9~downto~0}~12 0 66 (_entity (_in ))))
		(_port (_internal ADCoexEBO ~extieee.std_logic_1164.STD_LOGIC 0 68 (_entity (_out ))))
		(_port (_internal ADCstbyxEO ~extieee.std_logic_1164.STD_LOGIC 0 69 (_entity (_out ))))
		(_port (_internal ADCovrxSI ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_in ))))
		(_port (_internal CDVSTestSRRowClockxSO ~extieee.std_logic_1164.STD_LOGIC 0 72 (_entity (_out ))))
		(_port (_internal CDVSTestSRColClockxSO ~extieee.std_logic_1164.STD_LOGIC 0 73 (_entity (_out ))))
		(_port (_internal CDVSTestSRRowInxSO ~extieee.std_logic_1164.STD_LOGIC 0 74 (_entity (_out ))))
		(_port (_internal CDVSTestSRColInxSO ~extieee.std_logic_1164.STD_LOGIC 0 75 (_entity (_out ))))
		(_port (_internal CDVSTestBiasEnablexEO ~extieee.std_logic_1164.STD_LOGIC 0 77 (_entity (_out ))))
		(_port (_internal CDVSTestChipResetxRBO ~extieee.std_logic_1164.STD_LOGIC 0 78 (_entity (_out ))))
		(_port (_internal CDVSTestColMode0xSO ~extieee.std_logic_1164.STD_LOGIC 0 80 (_entity (_out ))))
		(_port (_internal CDVSTestColMode1xSO ~extieee.std_logic_1164.STD_LOGIC 0 81 (_entity (_out ))))
		(_port (_internal CDVSTestBiasDiagSelxSO ~extieee.std_logic_1164.STD_LOGIC 0 83 (_entity (_out ))))
		(_port (_internal CDVSTestBiasBitOutxSI ~extieee.std_logic_1164.STD_LOGIC 0 84 (_entity (_in ))))
		(_port (_internal CDVSTestApsTxGatexSO ~extieee.std_logic_1164.STD_LOGIC 0 86 (_entity (_out ))))
		(_port (_internal LED1xSO ~extieee.std_logic_1164.STD_LOGIC 0 89 (_entity (_out ))))
		(_port (_internal LED2xSO ~extieee.std_logic_1164.STD_LOGIC 0 90 (_entity (_out ))))
		(_port (_internal LED3xSO ~extieee.std_logic_1164.STD_LOGIC 0 91 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 93 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal DebugxSIO ~STD_LOGIC_VECTOR{15~downto~0}~122 0 93 (_entity (_inout ))))
		(_port (_internal AERMonitorREQxABI ~extieee.std_logic_1164.STD_LOGIC 0 96 (_entity (_in ))))
		(_port (_internal AERMonitorACKxSBO ~extieee.std_logic_1164.STD_LOGIC 0 97 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~124 0 98 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_port (_internal AERMonitorAddressxDI ~STD_LOGIC_VECTOR{9~downto~0}~124 0 98 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 115 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~132 0 178 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~134 0 183 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~13 0 193 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~13 0 194 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 201 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~136 0 202 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~138 0 203 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 204 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1312 0 205 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~1318 0 254 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1320 0 267 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 274 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~1324 0 285 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_signal (_internal MonitorTimestampxD ~STD_LOGIC_VECTOR{13~downto~0}~1324 0 285 (_architecture (_uni ))))
		(_signal (_internal ActualTimestampxD ~STD_LOGIC_VECTOR{13~downto~0}~1324 0 286 (_architecture (_uni ))))
		(_signal (_internal TimestampRegWritexE ~extieee.std_logic_1164.STD_LOGIC 0 289 (_architecture (_uni ))))
		(_signal (_internal SyncInxAB ~extieee.std_logic_1164.STD_LOGIC 0 291 (_architecture (_uni ))))
		(_signal (_internal AERREQxSB ~extieee.std_logic_1164.STD_LOGIC 0 293 (_architecture (_uni ))))
		(_signal (_internal AERReqSyncxSBN ~extieee.std_logic_1164.STD_LOGIC 0 293 (_architecture (_uni ))))
		(_signal (_internal AERMonitorACKxSB ~extieee.std_logic_1164.STD_LOGIC 0 295 (_architecture (_uni ))))
		(_signal (_internal UseLongAckxS ~extieee.std_logic_1164.STD_LOGIC 0 296 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1326 0 299 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal AddressTimestampSelectxS ~STD_LOGIC_VECTOR{1~downto~0}~1326 0 299 (_architecture (_uni ))))
		(_signal (_internal IncEventCounterxS ~extieee.std_logic_1164.STD_LOGIC 0 305 (_architecture (_uni ))))
		(_signal (_internal ResetEventCounterxS ~extieee.std_logic_1164.STD_LOGIC 0 306 (_architecture (_uni ))))
		(_signal (_internal ResetEarlyPaketTimerxS ~extieee.std_logic_1164.STD_LOGIC 0 307 (_architecture (_uni ))))
		(_signal (_internal EarlyPaketTimerOverflowxS ~extieee.std_logic_1164.STD_LOGIC 0 308 (_architecture (_uni ))))
		(_signal (_internal SMResetEarlyPaketTimerxS ~extieee.std_logic_1164.STD_LOGIC 0 309 (_architecture (_uni ))))
		(_signal (_internal ECResetEarlyPaketTimerxS ~extieee.std_logic_1164.STD_LOGIC 0 310 (_architecture (_uni ))))
		(_signal (_internal ClockxC ~extieee.std_logic_1164.STD_LOGIC 0 313 (_architecture (_uni )(_event))))
		(_signal (_internal IfClockxC ~extieee.std_logic_1164.STD_LOGIC 0 313 (_architecture (_uni ))))
		(_signal (_internal ResetxRB ~extieee.std_logic_1164.STD_LOGIC 0 314 (_architecture (_uni ))))
		(_signal (_internal ResetxR ~extieee.std_logic_1164.STD_LOGIC 0 314 (_architecture (_uni ))))
		(_signal (_internal RunxS ~extieee.std_logic_1164.STD_LOGIC 0 315 (_architecture (_uni ))))
		(_signal (_internal CounterResetxRB ~extieee.std_logic_1164.STD_LOGIC 0 316 (_architecture (_uni ))))
		(_signal (_internal SynchronizerResetTimestampxSB ~extieee.std_logic_1164.STD_LOGIC 0 317 (_architecture (_uni ))))
		(_signal (_internal CDVSTestChipResetxRB ~extieee.std_logic_1164.STD_LOGIC 0 318 (_internal (_uni ))))
		(_signal (_internal CDVSTestPeriodicChipResetxRB ~extieee.std_logic_1164.STD_LOGIC 0 319 (_architecture (_uni ))))
		(_signal (_internal RxcolGxS ~extieee.std_logic_1164.STD_LOGIC 0 320 (_architecture (_uni ))))
		(_signal (_internal TimestampOverflowxS ~extieee.std_logic_1164.STD_LOGIC 0 323 (_architecture (_uni ))))
		(_signal (_internal AddressMSBxD ~STD_LOGIC_VECTOR{1~downto~0}~1326 0 324 (_architecture (_uni ))))
		(_signal (_internal TimestampMasterxS ~extieee.std_logic_1164.STD_LOGIC 0 325 (_architecture (_uni ))))
		(_signal (_internal FifoTransactionxS ~extieee.std_logic_1164.STD_LOGIC 0 328 (_architecture (_uni ))))
		(_signal (_internal FX2FifoWritexEB ~extieee.std_logic_1164.STD_LOGIC 0 329 (_architecture (_uni ))))
		(_signal (_internal FX2FifoPktEndxSB ~extieee.std_logic_1164.STD_LOGIC 0 330 (_architecture (_uni ))))
		(_signal (_internal SyncOutxSB ~extieee.std_logic_1164.STD_LOGIC 0 331 (_architecture (_uni ))))
		(_signal (_internal HostResetTimestampxS ~extieee.std_logic_1164.STD_LOGIC 0 332 (_architecture (_uni ))))
		(_signal (_internal TriggerxS ~extieee.std_logic_1164.STD_LOGIC 0 334 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~1328 0 336 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_signal (_internal AddressRegOutxD ~STD_LOGIC_VECTOR{9~downto~0}~1328 0 336 (_architecture (_uni ))))
		(_signal (_internal AddressRegWritexE ~extieee.std_logic_1164.STD_LOGIC 0 337 (_architecture (_uni ))))
		(_signal (_internal AddressRegOut8xD ~extieee.std_logic_1164.STD_LOGIC 0 338 (_architecture (_uni ))))
		(_signal (_internal IncxS ~extieee.std_logic_1164.STD_LOGIC 0 341 (_architecture (_uni ))))
		(_signal (_internal ReadADCvaluexE ~extieee.std_logic_1164.STD_LOGIC 0 344 (_architecture (_uni ))))
		(_signal (_internal ADCvalueReadyxS ~extieee.std_logic_1164.STD_LOGIC 0 344 (_architecture (_uni ))))
		(_signal (_internal ADCregInxD ~STD_LOGIC_VECTOR{13~downto~0}~1324 0 345 (_architecture (_uni ))))
		(_signal (_internal ADCregOutxD ~STD_LOGIC_VECTOR{13~downto~0}~1324 0 346 (_architecture (_uni ))))
		(_signal (_internal ADCregWritexE ~extieee.std_logic_1164.STD_LOGIC 0 347 (_architecture (_uni ))))
		(_signal (_internal ADCdataxD ~STD_LOGIC_VECTOR{13~downto~0}~1324 0 348 (_architecture (_uni ))))
		(_signal (_internal SBRet10xE ~extieee.std_logic_1164.STD_LOGIC 0 349 (_architecture (_uni ))))
		(_signal (_internal ADCsmRstxE ~extieee.std_logic_1164.STD_LOGIC 0 351 (_architecture (_uni ))))
		(_signal (_internal ADCclockxC ~extieee.std_logic_1164.STD_LOGIC 0 352 (_architecture (_uni ))))
		(_signal (_internal ADCoexEB ~extieee.std_logic_1164.STD_LOGIC 0 353 (_architecture (_uni ))))
		(_signal (_internal ADCstbyxE ~extieee.std_logic_1164.STD_LOGIC 0 354 (_architecture (_uni ))))
		(_signal (_internal ADCovrxS ~extieee.std_logic_1164.STD_LOGIC 0 355 (_architecture (_uni ))))
		(_signal (_internal CDVSTestSRRowClockxS ~extieee.std_logic_1164.STD_LOGIC 0 356 (_architecture (_uni ))))
		(_signal (_internal CDVSTestSRRowInxS ~extieee.std_logic_1164.STD_LOGIC 0 356 (_architecture (_uni ))))
		(_signal (_internal CDVSTestSRColClockxS ~extieee.std_logic_1164.STD_LOGIC 0 357 (_architecture (_uni ))))
		(_signal (_internal CDVSTestSRColInxS ~extieee.std_logic_1164.STD_LOGIC 0 357 (_architecture (_uni ))))
		(_signal (_internal CDVSTestColMode0xS ~extieee.std_logic_1164.STD_LOGIC 0 358 (_architecture (_uni ))))
		(_signal (_internal CDVSTestColMode1xS ~extieee.std_logic_1164.STD_LOGIC 0 358 (_architecture (_uni ))))
		(_signal (_internal CDVSTestApsTxGatexS ~extieee.std_logic_1164.STD_LOGIC 0 359 (_architecture (_uni ))))
		(_signal (_internal ExtTriggerxE ~extieee.std_logic_1164.STD_LOGIC 0 360 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{95~downto~0}~13 0 362 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 95)(i 0))))))
		(_signal (_internal SRDataOutxD ~STD_LOGIC_VECTOR{95~downto~0}~13 0 362 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1330 0 364 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal ExposurexD ~STD_LOGIC_VECTOR{15~downto~0}~1330 0 364 (_architecture (_uni ))))
		(_signal (_internal ColSettlexD ~STD_LOGIC_VECTOR{15~downto~0}~1330 0 364 (_architecture (_uni ))))
		(_signal (_internal RowSettlexD ~STD_LOGIC_VECTOR{15~downto~0}~1330 0 364 (_architecture (_uni ))))
		(_signal (_internal ResSettlexD ~STD_LOGIC_VECTOR{15~downto~0}~1330 0 364 (_architecture (_uni ))))
		(_signal (_internal FramePeriodxD ~STD_LOGIC_VECTOR{15~downto~0}~1330 0 365 (_architecture (_uni ))))
		(_signal (_internal TestPixelxE ~extieee.std_logic_1164.STD_LOGIC 0 366 (_architecture (_uni ))))
		(_signal (_internal SRoutxD ~extieee.std_logic_1164.STD_LOGIC 0 368 (_architecture (_uni ))))
		(_signal (_internal SRinxD ~extieee.std_logic_1164.STD_LOGIC 0 368 (_architecture (_uni ))))
		(_signal (_internal SRLatchxE ~extieee.std_logic_1164.STD_LOGIC 0 368 (_architecture (_uni ))))
		(_signal (_internal SRClockxC ~extieee.std_logic_1164.STD_LOGIC 0 368 (_architecture (_uni ))))
		(_signal (_internal RunADCxS ~extieee.std_logic_1164.STD_LOGIC 0 369 (_architecture (_uni ))))
		(_signal (_internal ADCStateOutputLEDxS ~extieee.std_logic_1164.STD_LOGIC 0 371 (_architecture (_uni ))))
		(_signal (_internal LockxS ~extieee.std_logic_1164.STD_LOGIC 0 374 (_architecture (_uni ))))
		(_signal (_internal FifoDataInxD ~STD_LOGIC_VECTOR{15~downto~0}~1330 0 377 (_architecture (_uni ))))
		(_signal (_internal FifoDataOutxD ~STD_LOGIC_VECTOR{15~downto~0}~1330 0 377 (_architecture (_uni ))))
		(_signal (_internal FifoWritexE ~extieee.std_logic_1164.STD_LOGIC 0 378 (_architecture (_uni ))))
		(_signal (_internal FifoReadxE ~extieee.std_logic_1164.STD_LOGIC 0 378 (_architecture (_uni ))))
		(_signal (_internal FifoEmptyxS ~extieee.std_logic_1164.STD_LOGIC 0 379 (_architecture (_uni ))))
		(_signal (_internal FifoAlmostEmptyxS ~extieee.std_logic_1164.STD_LOGIC 0 379 (_architecture (_uni ))))
		(_signal (_internal FifoFullxS ~extieee.std_logic_1164.STD_LOGIC 0 379 (_architecture (_uni ))))
		(_signal (_internal FifoAlmostFullxS ~extieee.std_logic_1164.STD_LOGIC 0 379 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1332 0 382 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal selectADC ~STD_LOGIC_VECTOR{1~downto~0}~1332 0 382 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1334 0 383 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal selectaddress ~STD_LOGIC_VECTOR{1~downto~0}~1334 0 383 (_architecture (_string \"01"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1336 0 384 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal selecttimestamp ~STD_LOGIC_VECTOR{1~downto~0}~1336 0 384 (_architecture (_string \"00"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1338 0 385 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal selecttrigger ~STD_LOGIC_VECTOR{1~downto~0}~1338 0 385 (_architecture (_string \"10"\))))
		(_process
			(line__388(_architecture 0 0 388 (_assignment (_simple)(_alias((IfClockxC)(IfClockxCI)))(_target(60))(_sensitivity(6)))))
			(line__389(_architecture 1 0 389 (_assignment (_simple)(_alias((ADCclockxCO)(ADCclockxC)))(_target(21))(_sensitivity(90)))))
			(line__402(_architecture 2 0 402 (_assignment (_simple)(_alias((CDVSTestBiasDiagSelxSO)(PA0xSIO)))(_target(34))(_sensitivity(14)))))
			(line__405(_architecture 3 0 405 (_assignment (_simple)(_alias((ResetxRB)(ResetxRBI)))(_target(61))(_sensitivity(7)))))
			(line__406(_architecture 4 0 406 (_assignment (_simple)(_target(62))(_sensitivity(7)))))
			(line__407(_architecture 5 0 407 (_assignment (_simple)(_alias((CounterResetxRB)(SynchronizerResetTimestampxSB)))(_target(64))(_sensitivity(65)))))
			(line__409(_architecture 6 0 409 (_assignment (_simple)(_alias((FX2FifoReadxEBO)(_string \"1"\)))(_target(3)))))
			(line__411(_architecture 7 0 411 (_assignment (_simple)(_alias((SyncInxAB)(Sync1xABI)))(_target(47))(_sensitivity(8)))))
			(line__424(_architecture 8 0 424 (_assignment (_simple)(_alias((ExposurexD)(SRDataOutxD(d_15_0))))(_target(103))(_sensitivity(102(d_15_0))))))
			(line__425(_architecture 9 0 425 (_assignment (_simple)(_alias((ColSettlexD)(SRDataOutxD(d_31_16))))(_target(104))(_sensitivity(102(d_31_16))))))
			(line__426(_architecture 10 0 426 (_assignment (_simple)(_alias((RowSettlexD)(SRDataOutxD(d_47_32))))(_target(105))(_sensitivity(102(d_47_32))))))
			(line__427(_architecture 11 0 427 (_assignment (_simple)(_alias((ResSettlexD)(SRDataOutxD(d_63_48))))(_target(106))(_sensitivity(102(d_63_48))))))
			(line__428(_architecture 12 0 428 (_assignment (_simple)(_alias((FramePeriodxD)(SRDataOutxD(d_79_64))))(_target(107))(_sensitivity(102(d_79_64))))))
			(line__429(_architecture 13 0 429 (_assignment (_simple)(_alias((TestPixelxE)(SRDataOutxD(94))))(_target(108))(_sensitivity(102(94))))))
			(line__430(_architecture 14 0 430 (_assignment (_simple)(_alias((SBRet10xE)(SRDataOutxD(95))))(_target(88))(_sensitivity(102(95))))))
			(line__447(_architecture 15 0 447 (_assignment (_simple)(_alias((FX2FifoDataxDIO)(FifoDataOutxD)))(_target(0))(_sensitivity(117)))))
			(line__479(_architecture 16 0 479 (_assignment (_simple)(_alias((ADCregInxD)(ADCdataxD)))(_target(84))(_sensitivity(87)))))
			(line__517(_architecture 17 0 517 (_assignment (_simple)(_alias((TimestampMasterxS)(_string \"1"\)))(_target(71)))))
			(line__587(_architecture 18 0 587 (_assignment (_simple)(_alias((ADCovrxS)(ADCovrxSI)))(_target(93))(_sensitivity(25)))))
			(line__588(_architecture 19 0 588 (_assignment (_simple)(_target(89))(_sensitivity(61)(63)))))
			(line__607(_architecture 20 0 607 (_assignment (_simple)(_alias((SynchOutxSBO)(SyncOutxSB)))(_target(9))(_sensitivity(75)))))
			(line__608(_architecture 21 0 608 (_assignment (_simple)(_alias((FX2FifoPktEndxSBO)(FX2FifoPktEndxSB)))(_target(4))(_sensitivity(74)))))
			(line__609(_architecture 22 0 609 (_assignment (_simple)(_alias((FX2FifoWritexEBO)(FX2FifoWritexEB)))(_target(2))(_sensitivity(73)))))
			(line__610(_architecture 23 0 610 (_assignment (_simple)(_alias((AERMonitorACKxSBO)(AERMonitorACKxSB)))(_target(42))(_sensitivity(50)))))
			(line__613(_architecture 24 0 613 (_assignment (_simple)(_target(55))(_sensitivity(57)(58)))))
			(line__617(_architecture 25 0 617 (_assignment (_simple)(_target(80))(_sensitivity(78(9))(78(8))))))
			(line__624(_architecture 26 0 624 (_assignment (_simple)(_target(116))(_sensitivity(44)(52)(70)(78(d_7_0))(78(9))(80)(85)))))
			(line__631(_architecture 27 0 631 (_assignment (_simple)(_alias((LED1xSO)(CDVSTestChipResetxRB)))(_target(37))(_sensitivity(19)))))
			(line__632(_architecture 28 0 632 (_assignment (_simple)(_alias((LED2xSO)(RunxS)))(_target(38))(_sensitivity(63)))))
			(line__633(_architecture 29 0 633 (_assignment (_simple)(_alias((LED3xSO)(ADCStateOutputLEDxS)))(_target(39))(_sensitivity(114)))))
			(line__636(_architecture 30 0 636 (_assignment (_simple)(_alias((CDVSTestChipResetxRBO)(CDVSTestChipResetxRB)))(_target(31))(_sensitivity(19)))))
			(line__642(_architecture 31 0 642 (_assignment (_simple)(_target(30))(_sensitivity(18)))))
			(line__644(_architecture 32 0 644 (_assignment (_simple)(_alias((HostResetTimestampxS)(PA7xSIO)))(_target(76))(_sensitivity(17)))))
			(line__645(_architecture 33 0 645 (_assignment (_simple)(_alias((RunxS)(PA3xSIO)))(_target(63))(_sensitivity(16)))))
			(line__646(_architecture 34 0 646 (_assignment (_simple)(_alias((ExtTriggerxE)(PA1xSIO)))(_target(101))(_sensitivity(15)))))
			(line__648(_architecture 35 0 648 (_assignment (_simple)(_alias((RunADCxS)(PC0xSIO)))(_target(113))(_sensitivity(10)))))
			(line__649(_architecture 36 0 649 (_assignment (_simple)(_alias((SRClockxC)(PC1xSIO)))(_target(112))(_sensitivity(11)))))
			(line__650(_architecture 37 0 650 (_assignment (_simple)(_alias((SRLatchxE)(PC2xSIO)))(_target(111))(_sensitivity(12)))))
			(line__651(_architecture 38 0 651 (_assignment (_simple)(_alias((SRinxD)(PC3xSIO)))(_target(110))(_sensitivity(13)))))
			(line__653(_architecture 39 0 653 (_assignment (_simple)(_alias((CDVSTestSRColClockxSO)(CDVSTestSRColClockxS)))(_target(27))(_sensitivity(96)))))
			(line__654(_architecture 40 0 654 (_assignment (_simple)(_alias((CDVSTestSRRowClockxSO)(CDVSTestSRRowClockxS)))(_target(26))(_sensitivity(94)))))
			(line__655(_architecture 41 0 655 (_assignment (_simple)(_alias((CDVSTestSRColInxSO)(CDVSTestSRColInxS)))(_target(29))(_sensitivity(97)))))
			(line__656(_architecture 42 0 656 (_assignment (_simple)(_alias((CDVSTestSRRowInxSO)(CDVSTestSRRowInxS)))(_target(28))(_sensitivity(95)))))
			(line__658(_architecture 43 0 658 (_assignment (_simple)(_alias((CDVSTestColMode0xSO)(CDVSTestColMode0xS)))(_target(32))(_sensitivity(98)))))
			(line__659(_architecture 44 0 659 (_assignment (_simple)(_alias((CDVSTestColMode1xSO)(CDVSTestColMode1xS)))(_target(33))(_sensitivity(99)))))
			(line__661(_architecture 45 0 661 (_assignment (_simple)(_alias((CDVSTestApsTxGatexSO)(CDVSTestApsTxGatexS)))(_target(36))(_sensitivity(100)))))
			(line__663(_architecture 46 0 663 (_assignment (_simple)(_alias((ADCstbyxEO)(ADCstbyxE)))(_target(24))(_sensitivity(92)))))
			(line__664(_architecture 47 0 664 (_assignment (_simple)(_alias((ADCoexEBO)(ADCoexEB)))(_target(23))(_sensitivity(91)))))
			(line__667(_architecture 48 0 667 (_assignment (_simple)(_alias((RxcolGxS)(_string \"0"\)))(_target(68)))))
			(line__668(_architecture 49 0 668 (_assignment (_simple)(_alias((UseLongAckxS)(_string \"0"\)))(_target(51)))))
			(line__674(_architecture 50 0 674 (_assignment (_simple)(_alias((DebugxSIO(0))(ADCStateOutputLEDxS)))(_target(40(0)))(_sensitivity(114)))))
			(synchronizer(_architecture 51 0 680 (_process (_target(48)(49))(_sensitivity(59)(49)(41))(_dssslsensitivity 1))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
	)
	(_static
		(514 )
		(33686274 33686018 33686018 514 )
	)
	(_model . Structural 55 -1
	)
)
I 000051 55 1674          1372433372199 Behavioral
(_unit VHDL (adcvalueready 0 25 (behavioral 0 36 ))
	(_version v63)
	(_time 1372433372200 2013.06.28 17:29:32)
	(_source (\./../../sourcecode/ADCvalueReady.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 83d4828d84d4d494818d92d981)
	(_entity
		(_time 1372368070373)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in )(_event))))
		(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in ))))
		(_port (_internal RegisterWritexEI ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal ReadValuexEI ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal ValueReadyxSO ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
		(_type (_internal state 0 37 (_enum1 stidle stadcvalueready stread stadcvalueready2 (_to (i 0)(i 3)))))
		(_signal (_internal StatexDP state 0 40 (_architecture (_uni ))))
		(_signal (_internal StatexDN state 0 40 (_architecture (_uni ))))
		(_process
			(p_memless(_architecture 0 0 44 (_process (_simple)(_target(4)(6))(_sensitivity(2)(3)(5)))))
			(p_memoryzing(_architecture 1 0 78 (_process (_target(5))(_sensitivity(0)(1)(6))(_dssslsensitivity 2))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Behavioral 2 -1
	)
)
I 000051 55 2661          1372433372262 Behavioral
(_unit VHDL (cdvsresetstatemachine 0 25 (behavioral 0 37 ))
	(_version v63)
	(_time 1372433372263 2013.06.28 17:29:32)
	(_source (\./../../sourcecode/cDVSResetStateMachine.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code c295c197c49490d5c7c3d09896)
	(_entity
		(_time 1372368070692)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in )(_event))))
		(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in ))))
		(_port (_internal AERackxSBI ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal RxcolGxSI ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal cDVSresetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal CDVSresetxRBO ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ))))
		(_type (_internal state 0 38 (_enum1 stidle stevent stresetcdvs (_to (i 0)(i 2)))))
		(_signal (_internal StatexDP state 0 42 (_architecture (_uni ))))
		(_signal (_internal StatexDN state 0 42 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{18~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 18)(i 0))))))
		(_signal (_internal CountxDP ~STD_LOGIC_VECTOR{18~downto~0}~13 0 45 (_architecture (_uni ))))
		(_signal (_internal CountxDN ~STD_LOGIC_VECTOR{18~downto~0}~13 0 45 (_architecture (_uni ))))
		(_constant (_internal waitTime ~extSTD.STANDARD.INTEGER 0 47 (_architecture ((i 30)))))
		(_constant (_internal idleTime ~extSTD.STANDARD.INTEGER 0 48 (_architecture ((i 200000)))))
		(_process
			(p_memless(_architecture 0 0 53 (_process (_simple)(_target(5)(7)(9))(_sensitivity(2)(4)(6)(8)))))
			(p_memoryzing(_architecture 1 0 105 (_process (_target(6)(8))(_sensitivity(0)(1)(7)(9))(_dssslsensitivity 2))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_static
		(33686018 33686018 33686018 33686018 131586 )
		(33686018 33686018 33686018 33686018 131586 )
		(33686018 33686018 33686018 33686018 131586 )
		(33686018 33686018 33686018 33686018 131586 )
	)
	(_model . Behavioral 2 -1
	)
)
I 000051 55 2362          1372433372322 Behavioral
(_unit VHDL (shiftregister 0 30 (behavioral 0 42 ))
	(_version v63)
	(_time 1372433372323 2013.06.28 17:29:32)
	(_source (\./../../sourcecode/shiftRegister.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 0056020608575d160502145b53)
	(_entity
		(_time 1372368071005)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_generic (_internal width ~extSTD.STANDARD.NATURAL 0 32 \32\ (_entity ((i 32)))))
		(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in )(_event))))
		(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal LatchxEI ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in )(_event))))
		(_port (_internal DxDI ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ))))
		(_port (_internal QxDO ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{width-1~downto~0}~12 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal DataOutxDO ~STD_LOGIC_VECTOR{width-1~downto~0}~12 0 39 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{width-1~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_signal (_internal StatexD ~STD_LOGIC_VECTOR{width-1~downto~0}~13 0 45 (_architecture (_uni ))))
		(_process
			(p_latch(_architecture 0 0 50 (_process (_target(5))(_sensitivity(1)(2)(6))(_dssslsensitivity 2))))
			(line__60(_architecture 1 0 60 (_assignment (_simple)(_target(4))(_sensitivity(6(_index 5)))(_read(6(_index 6))))))
			(p_memorizing(_architecture 2 0 63 (_process (_simple)(_target(6(0))(6(_range 7))(6))(_sensitivity(0)(1))(_read(3)(6(_range 8))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . Behavioral 9 -1
	)
)
I 000052 55 11668         1372433372383 Behavioural
(_unit VHDL (adcstatemachine_tb 0 20 (behavioural 0 23 ))
	(_version v63)
	(_time 1372433372384 2013.06.28 17:29:32)
	(_source (\./../../ADCStateMachine_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 3e693e3b6f69692935312a646e)
	(_entity
		(_time 1372368071331)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(ADCStateMachine
			(_object
				(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
				(_port (_internal ADCclockxCO ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_out ))))
				(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
				(_port (_internal ADCwordxDI ~STD_LOGIC_VECTOR{9~downto~0}~13 0 30 (_entity (_in ))))
				(_port (_internal ADCoutxDO ~STD_LOGIC_VECTOR{13~downto~0}~13 0 31 (_entity (_out ))))
				(_port (_internal ADCstbyxEO ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
				(_port (_internal ADCoexEBO ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ))))
				(_port (_internal ADCovrxSI ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
				(_port (_internal RegisterWritexEO ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
				(_port (_internal SRLatchxEI ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
				(_port (_internal RunADCxSI ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ))))
				(_port (_internal ExposurexDI ~STD_LOGIC_VECTOR{15~downto~0}~13 0 38 (_entity (_in ))))
				(_port (_internal ColSettlexDI ~STD_LOGIC_VECTOR{15~downto~0}~132 0 39 (_entity (_in ))))
				(_port (_internal RowSettlexDI ~STD_LOGIC_VECTOR{15~downto~0}~134 0 40 (_entity (_in ))))
				(_port (_internal ResSettlexDI ~STD_LOGIC_VECTOR{15~downto~0}~136 0 41 (_entity (_in ))))
				(_port (_internal FramePeriodxDI ~STD_LOGIC_VECTOR{15~downto~0}~138 0 42 (_entity (_in ))))
				(_port (_internal SBRet10xEI ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ))))
				(_port (_internal TestPixelxEI ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_in ))))
				(_port (_internal ExtTriggerxEI ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_in ))))
				(_port (_internal CDVSTestSRRowInxSO ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_out ))))
				(_port (_internal CDVSTestSRRowClockxSO ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_out ))))
				(_port (_internal CDVSTestSRColInxSO ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_out ))))
				(_port (_internal CDVSTestSRColClockxSO ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_out ))))
				(_port (_internal CDVSTestColMode0xSO ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_out ))))
				(_port (_internal CDVSTestColMode1xSO ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_out ))))
				(_port (_internal CDVSTestApsTxGatexSO ~extieee.std_logic_1164.STD_LOGIC 0 52 (_entity (_out ))))
				(_port (_internal ADCStateOutputLEDxSO ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_out ))))
			)
		)
	)
	(_instantiation ADCStateMachine_1 0 120 (_component ADCStateMachine )
		(_port
			((ClockxCI)(IfClockxC))
			((ADCclockxCO)(ADCclockxC))
			((ResetxRBI)(ResetxRB))
			((ADCwordxDI)(ADCwordxD))
			((ADCoutxDO)(ADCdataxD))
			((ADCstbyxEO)(ADCstbyxE))
			((ADCoexEBO)(ADCoexEB))
			((ADCovrxSI)(ADCovrxS))
			((RegisterWritexEO)(RegisterWritexE))
			((SRLatchxEI)(SRLatchxE))
			((RunADCxSI)(RunADCxS))
			((ExposurexDI)(ExposurexD))
			((ColSettlexDI)(ColSettlexD))
			((RowSettlexDI)(RowSettlexD))
			((ResSettlexDI)(ResSettlexD))
			((FramePeriodxDI)(FramePeriodxD))
			((SBRet10xEI)(SBRet10xE))
			((TestPixelxEI)(TestpixelxE))
			((ExtTriggerxEI)(ExtTriggerxE))
			((CDVSTestSRRowInxSO)(CDVSTestSRRowInxS))
			((CDVSTestSRRowClockxSO)(CDVSTestSRRowClockxS))
			((CDVSTestSRColInxSO)(CDVSTestSRColInxS))
			((CDVSTestSRColClockxSO)(CDVSTestSRColClockxS))
			((CDVSTestColMode0xSO)(CDVSTestColMode0xS))
			((CDVSTestColMode1xSO)(CDVSTestColMode1xS))
			((CDVSTestApsTxGatexSO)(CDVSTestApsTxGatexS))
			((ADCStateOutputLEDxSO)(ADCStateOutputLEDxS))
		)
		(_use (_entity . ADCStateMachine)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~13 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~13 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~132 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~134 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~136 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~138 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal IfClockxC ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ))))
		(_signal (_internal ADCclockxC ~extieee.std_logic_1164.STD_LOGIC 0 57 (_architecture (_uni ))))
		(_signal (_internal ResetxRB ~extieee.std_logic_1164.STD_LOGIC 0 58 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_signal (_internal ADCwordxD ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 59 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~1312 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_signal (_internal ADCdataxD ~STD_LOGIC_VECTOR{13~downto~0}~1312 0 60 (_architecture (_uni ))))
		(_signal (_internal ADCoexEB ~extieee.std_logic_1164.STD_LOGIC 0 61 (_architecture (_uni ))))
		(_signal (_internal ADCstbyxE ~extieee.std_logic_1164.STD_LOGIC 0 62 (_architecture (_uni ))))
		(_signal (_internal ADCovrxS ~extieee.std_logic_1164.STD_LOGIC 0 63 (_architecture (_uni ))))
		(_signal (_internal RegisterWritexE ~extieee.std_logic_1164.STD_LOGIC 0 64 (_architecture (_uni ))))
		(_signal (_internal SRLatchxE ~extieee.std_logic_1164.STD_LOGIC 0 65 (_architecture (_uni ))))
		(_signal (_internal RunADCxS ~extieee.std_logic_1164.STD_LOGIC 0 66 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 67 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal ExposurexD ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 67 (_architecture (_uni ))))
		(_signal (_internal ColSettlexD ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 68 (_architecture (_uni ))))
		(_signal (_internal RowSettlexD ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 69 (_architecture (_uni ))))
		(_signal (_internal ResSettlexD ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 70 (_architecture (_uni ))))
		(_signal (_internal FramePeriodxD ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 71 (_architecture (_uni ))))
		(_signal (_internal TestPixelxE ~extieee.std_logic_1164.STD_LOGIC 0 72 (_architecture (_uni ))))
		(_signal (_internal SBRet10xE ~extieee.std_logic_1164.STD_LOGIC 0 73 (_architecture (_uni ))))
		(_signal (_internal ExtTriggerxE ~extieee.std_logic_1164.STD_LOGIC 0 74 (_architecture (_uni ))))
		(_signal (_internal CDVSTestSRRowInxS ~extieee.std_logic_1164.STD_LOGIC 0 75 (_architecture (_uni ))))
		(_signal (_internal CDVSTestSRRowClockxS ~extieee.std_logic_1164.STD_LOGIC 0 76 (_architecture (_uni ))))
		(_signal (_internal CDVSTestSRColInxS ~extieee.std_logic_1164.STD_LOGIC 0 77 (_architecture (_uni ))))
		(_signal (_internal CDVSTestSRColClockxS ~extieee.std_logic_1164.STD_LOGIC 0 78 (_architecture (_uni ))))
		(_signal (_internal CDVSTestColMode0xS ~extieee.std_logic_1164.STD_LOGIC 0 79 (_architecture (_uni ))))
		(_signal (_internal CDVSTestColMode1xS ~extieee.std_logic_1164.STD_LOGIC 0 80 (_architecture (_uni ))))
		(_signal (_internal CDVSTestApsTxGatexS ~extieee.std_logic_1164.STD_LOGIC 0 81 (_architecture (_uni ))))
		(_signal (_internal ADCStateOutputLEDxS ~extieee.std_logic_1164.STD_LOGIC 0 82 (_architecture (_uni ))))
		(_constant (_internal Tpw_clk ~extSTD.STANDARD.TIME 0 84 (_architecture ((ns 4634391661857464543)))))
		(_process
			(clock_gen(_architecture 0 0 88 (_process (_wait_for)(_target(0)))))
			(line__94(_architecture 1 0 94 (_assignment (_simple)(_alias((ADCclockxC)(_string \"0"\)))(_target(1)))))
			(line__95(_architecture 2 0 95 (_assignment (_simple)(_target(2)))))
			(line__96(_architecture 3 0 96 (_assignment (_simple)(_target(3)))))
			(line__97(_architecture 4 0 97 (_assignment (_simple)(_target(4)))))
			(line__98(_architecture 5 0 98 (_assignment (_simple)(_alias((ADCoexEB)(_string \"0"\)))(_target(5)))))
			(line__99(_architecture 6 0 99 (_assignment (_simple)(_alias((ADCstbyxE)(_string \"0"\)))(_target(6)))))
			(line__100(_architecture 7 0 100 (_assignment (_simple)(_alias((RegisterWritexE)(_string \"0"\)))(_target(8)))))
			(line__101(_architecture 8 0 101 (_assignment (_simple)(_target(9)))))
			(line__102(_architecture 9 0 102 (_assignment (_simple)(_target(10)))))
			(line__103(_architecture 10 0 103 (_assignment (_simple)(_target(11)))))
			(line__104(_architecture 11 0 104 (_assignment (_simple)(_target(12)))))
			(line__105(_architecture 12 0 105 (_assignment (_simple)(_target(13)))))
			(line__106(_architecture 13 0 106 (_assignment (_simple)(_target(14)))))
			(line__107(_architecture 14 0 107 (_assignment (_simple)(_target(15)))))
			(line__108(_architecture 15 0 108 (_assignment (_simple)(_alias((TestPixelxE)(_string \"0"\)))(_target(16)))))
			(line__109(_architecture 16 0 109 (_assignment (_simple)(_alias((SBRet10xE)(_string \"0"\)))(_target(17)))))
			(line__110(_architecture 17 0 110 (_assignment (_simple)(_alias((ExtTriggerxE)(_string \"0"\)))(_target(18)))))
			(line__111(_architecture 18 0 111 (_assignment (_simple)(_alias((CDVSTestSRRowInxS)(_string \"0"\)))(_target(19)))))
			(line__112(_architecture 19 0 112 (_assignment (_simple)(_alias((CDVSTestSRRowClockxS)(_string \"0"\)))(_target(20)))))
			(line__113(_architecture 20 0 113 (_assignment (_simple)(_alias((CDVSTestSRColInxS)(_string \"0"\)))(_target(21)))))
			(line__114(_architecture 21 0 114 (_assignment (_simple)(_alias((CDVSTestSRColClockxS)(_string \"0"\)))(_target(22)))))
			(line__115(_architecture 22 0 115 (_assignment (_simple)(_alias((CDVSTestColMode0xS)(_string \"0"\)))(_target(23)))))
			(line__116(_architecture 23 0 116 (_assignment (_simple)(_alias((CDVSTestColMode1xS)(_string \"0"\)))(_target(24)))))
			(line__117(_architecture 24 0 117 (_assignment (_simple)(_alias((CDVSTestApsTxGatexS)(_string \"0"\)))(_target(25)))))
			(line__118(_architecture 25 0 118 (_assignment (_simple)(_alias((ADCStateOutputLEDxS)(_string \"0"\)))(_target(26)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
	(_static
		(33686274 50463491 771 )
		(67372036 67372036 67372036 1028 )
		(33686018 33686018 33686018 33686274 )
		(33686018 33686018 33686018 33751554 )
		(33686018 33686018 33686018 33686019 )
	)
	(_model . Behavioural 26 -1
	)
)
I 000051 55 13474         1372433372603 Behavioral
(_unit VHDL (adcstatemachine 0 25 (behavioral 0 57 ))
	(_version v63)
	(_time 1372433372604 2013.06.28 17:29:32)
	(_source (\./../../sourcecode/ADCStateMachine.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 194e1a1e144e4e0e1a1f4f1d08424c)
	(_entity
		(_time 1372368071665)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in ))))
		(_port (_internal ADCclockxCO ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_out ))))
		(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_port (_internal ADCwordxDI ~STD_LOGIC_VECTOR{9~downto~0}~12 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_port (_internal ADCoutxDO ~STD_LOGIC_VECTOR{13~downto~0}~12 0 32 (_entity (_out ))))
		(_port (_internal ADCstbyxEO ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ))))
		(_port (_internal ADCoexEBO ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ))))
		(_port (_internal ADCovrxSI ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal RegisterWritexEO ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
		(_port (_internal SRLatchxEI ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ))))
		(_port (_internal RunADCxSI ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal ExposurexDI ~STD_LOGIC_VECTOR{15~downto~0}~12 0 39 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal ColSettlexDI ~STD_LOGIC_VECTOR{15~downto~0}~122 0 40 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~124 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal RowSettlexDI ~STD_LOGIC_VECTOR{15~downto~0}~124 0 41 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~126 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal ResSettlexDI ~STD_LOGIC_VECTOR{15~downto~0}~126 0 42 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~128 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal FramePeriodxDI ~STD_LOGIC_VECTOR{15~downto~0}~128 0 43 (_entity (_in ))))
		(_port (_internal SBRet10xEI ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_in ))))
		(_port (_internal TestPixelxEI ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_in ))))
		(_port (_internal ExtTriggerxEI ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_in ))))
		(_port (_internal CDVSTestSRRowInxSO ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_out ))))
		(_port (_internal CDVSTestSRRowClockxSO ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_out ))))
		(_port (_internal CDVSTestSRColInxSO ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_out ))))
		(_port (_internal CDVSTestSRColClockxSO ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_out ))))
		(_port (_internal CDVSTestColMode0xSO ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_out ))))
		(_port (_internal CDVSTestColMode1xSO ~extieee.std_logic_1164.STD_LOGIC 0 52 (_entity (_out ))))
		(_port (_internal CDVSTestApsTxGatexSO ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_out ))))
		(_port (_internal ADCStateOutputLEDxSO ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_out ))))
		(_type (_internal ColState 0 58 (_enum1 stidle streset streleasereset streadreset stcountreset stnextreset stintegrate ststopintegrate streadsignal stcountsignal stnextsignal stwaitframe stresett stinitat streadresett stinitbt streadsignalt stwaitt (_to (i 0)(i 17)))))
		(_type (_internal RowState 0 59 (_enum1 stidle stfeedrow stinit stread stwrite strowdone stcolumndone stcolsettle (_to (i 0)(i 7)))))
		(_signal (_internal ResetxRB ~extieee.std_logic_1164.STD_LOGIC 0 61 (_architecture (_uni ))))
		(_signal (_internal StateColxDP ColState 0 64 (_architecture (_uni ))))
		(_signal (_internal StateColxDN ColState 0 64 (_architecture (_uni ))))
		(_signal (_internal StateRowxDP RowState 0 65 (_architecture (_uni ))))
		(_signal (_internal StateRowxDN RowState 0 65 (_architecture (_uni ))))
		(_signal (_internal ADCwordWritexE ~extieee.std_logic_1164.STD_LOGIC 0 66 (_architecture (_uni ))))
		(_signal (_internal ClockxC ~extieee.std_logic_1164.STD_LOGIC 0 67 (_architecture (_uni )(_event))))
		(_signal (_internal StateClockxC ~extieee.std_logic_1164.STD_LOGIC 0 68 (_architecture (_uni )(_event))))
		(_signal (_internal CDVSTestSRRowInxS ~extieee.std_logic_1164.STD_LOGIC 0 71 (_architecture (_uni ))))
		(_signal (_internal CDVSTestSRRowClockxS ~extieee.std_logic_1164.STD_LOGIC 0 71 (_architecture (_uni ))))
		(_signal (_internal CDVSTestSRColInxS ~extieee.std_logic_1164.STD_LOGIC 0 71 (_architecture (_uni ))))
		(_signal (_internal CDVSTestSRColClockxS ~extieee.std_logic_1164.STD_LOGIC 0 71 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 76 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal ADCoutMSBxS ~STD_LOGIC_VECTOR{3~downto~0}~13 0 76 (_architecture (_uni ))))
		(_signal (_internal StartPixelxS ~extieee.std_logic_1164.STD_LOGIC 0 77 (_internal (_uni ))))
		(_signal (_internal StartColxSN ~extieee.std_logic_1164.STD_LOGIC 0 78 (_architecture (_uni ))))
		(_signal (_internal StartColxSP ~extieee.std_logic_1164.STD_LOGIC 0 78 (_architecture (_uni ))))
		(_signal (_internal StartRowxSN ~extieee.std_logic_1164.STD_LOGIC 0 79 (_architecture (_uni ))))
		(_signal (_internal StartRowxSP ~extieee.std_logic_1164.STD_LOGIC 0 79 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{32~downto~0}~13 0 82 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 32)(i 0))))))
		(_signal (_internal DividerColxDP ~STD_LOGIC_VECTOR{32~downto~0}~13 0 82 (_architecture (_uni ))))
		(_signal (_internal DividerColxDN ~STD_LOGIC_VECTOR{32~downto~0}~13 0 82 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{16~downto~0}~13 0 83 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 16)(i 0))))))
		(_signal (_internal DividerRowxDP ~STD_LOGIC_VECTOR{16~downto~0}~13 0 83 (_architecture (_uni ))))
		(_signal (_internal DividerRowxDN ~STD_LOGIC_VECTOR{16~downto~0}~13 0 83 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{25~downto~0}~13 0 84 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 25)(i 0))))))
		(_signal (_internal ExposureTxD ~STD_LOGIC_VECTOR{25~downto~0}~13 0 84 (_architecture (_uni ))))
		(_signal (_internal FramePeriodxD ~STD_LOGIC_VECTOR{25~downto~0}~13 0 85 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 87 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal CountRowxDN ~STD_LOGIC_VECTOR{7~downto~0}~13 0 87 (_architecture (_uni ))))
		(_signal (_internal CountRowxDP ~STD_LOGIC_VECTOR{7~downto~0}~13 0 87 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~13 0 88 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_signal (_internal CountColxDN ~STD_LOGIC_VECTOR{17~downto~0}~13 0 88 (_architecture (_uni ))))
		(_signal (_internal CountColxDP ~STD_LOGIC_VECTOR{17~downto~0}~13 0 88 (_architecture (_uni ))))
		(_signal (_internal DoReadxS ~extieee.std_logic_1164.STD_LOGIC 0 89 (_architecture (_uni ))))
		(_signal (_internal ReadDonexS ~extieee.std_logic_1164.STD_LOGIC 0 89 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 90 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal ReadCyclexS ~STD_LOGIC_VECTOR{1~downto~0}~13 0 90 (_architecture (_uni ))))
		(_signal (_internal ColModexD ~STD_LOGIC_VECTOR{1~downto~0}~13 0 91 (_architecture (_uni ))))
		(_signal (_internal TxGatexE ~extieee.std_logic_1164.STD_LOGIC 0 92 (_architecture (_uni ))))
		(_constant (_internal SizeX ~extSTD.STANDARD.INTEGER 0 96 (_architecture ((i 240)))))
		(_constant (_internal SizeY ~extSTD.STANDARD.INTEGER 0 97 (_architecture ((i 180)))))
		(_process
			(line__101(_architecture 0 0 101 (_assignment (_simple)(_target(27))(_sensitivity(2)(18)))))
			(line__103(_architecture 1 0 103 (_assignment (_simple)(_alias((ClockxC)(ClockxCI)))(_target(33))(_sensitivity(0)))))
			(line__104(_architecture 2 0 104 (_assignment (_simple)(_alias((StateClockxC)(ClockxC)))(_target(34))(_sensitivity(33)))))
			(line__105(_architecture 3 0 105 (_assignment (_simple)(_target(1))(_sensitivity(33)))))
			(line__107(_architecture 4 0 107 (_assignment (_simple)(_alias((CDVSTestSRRowInxSO)(CDVSTestSRRowInxS)))(_target(19))(_sensitivity(35)))))
			(line__108(_architecture 5 0 108 (_assignment (_simple)(_alias((CDVSTestSRColInxSO)(CDVSTestSRColInxS)))(_target(21))(_sensitivity(37)))))
			(line__111(_architecture 6 0 111 (_assignment (_simple)(_alias((ADCoutxDO)(ADCoutMSBxS(d_3_0))(ADCwordxDI(d_9_0))))(_target(4))(_sensitivity(3(d_9_0))(39(d_3_0))))))
			(line__112(_architecture 7 0 112 (_assignment (_simple)(_target(39))(_sensitivity(42)(44)(57)))))
			(line__113(_architecture 8 0 113 (_assignment (_simple)(_alias((ADCstbyxEO)(_string \"0"\)))(_target(5)))))
			(line__114(_architecture 9 0 114 (_assignment (_simple)(_alias((ADCoexEBO)(_string \"0"\)))(_target(6)))))
			(line__116(_architecture 10 0 116 (_assignment (_simple)(_alias((CDVSTestColMode0xSO)(ColModexD(0))))(_target(23))(_sensitivity(58(0))))))
			(line__117(_architecture 11 0 117 (_assignment (_simple)(_target(24))(_sensitivity(17)(18)(58(1))))))
			(line__121(_architecture 12 0 121 (_assignment (_simple)(_alias((ADCStateOutputLEDxSO)(TestPixelxEI)))(_target(26))(_sensitivity(17)))))
			(line__123(_architecture 13 0 123 (_assignment (_simple)(_target(50))(_sensitivity(15)))))
			(line__124(_architecture 14 0 124 (_assignment (_simple)(_target(49))(_sensitivity(11)))))
			(line__126(_architecture 15 0 126 (_assignment (_simple)(_alias((CDVSTestApsTxGatexSO)(TxGatexE)))(_target(25))(_sensitivity(59)))))
			(p_col(_architecture 16 0 129 (_process (_simple)(_target(29)(37)(38)(41)(46)(53)(55)(57)(58)(59))(_sensitivity(10)(11)(12)(13)(14)(17)(28)(42)(45)(49)(50)(54)(56)))))
			(p_row(_architecture 17 0 322 (_process (_simple)(_target(8)(31)(32)(35)(36)(43)(48)(51)(56))(_sensitivity(11)(12)(13)(28)(30)(47)(52)(54)(55)(57)))))
			(p_memoryzing(_architecture 18 0 401 (_process (_target(28)(30)(42)(44)(45)(47)(52)(54))(_sensitivity(27)(34)(29)(31)(41)(43)(46)(48)(51)(53))(_dssslsensitivity 2))))
			(p_clock_chip(_architecture 19 0 438 (_process (_target(20)(22))(_sensitivity(27)(33)(36)(38))(_dssslsensitivity 2))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_static
		(33686018 33686018 770 )
		(514 )
		(771 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 514 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 514 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 2 )
		(770 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 2 )
		(515 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 )
		(33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 514 )
		(33686018 33686018 )
	)
	(_model . Behavioral 20 -1
	)
)
I 000051 55 2368          1372433394629 Behavioral
(_unit VHDL (wordregister 0 30 (behavioral 0 41 ))
	(_version v63)
	(_time 1372433394630 2013.06.28 17:29:54)
	(_source (\./../../sourcecode/wordRegister.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 24752b20767272322321367e70)
	(_entity
		(_time 1372368066647)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_generic (_internal width ~extSTD.STANDARD.NATURAL 0 32 \14\ (_entity ((i 14)))))
		(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in )(_event))))
		(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal WriteEnablexEI ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{width-1~downto~0}~12 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
		(_port (_internal DataInxDI ~STD_LOGIC_VECTOR{width-1~downto~0}~12 0 37 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{width-1~downto~0}~122 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal DataOutxDO ~STD_LOGIC_VECTOR{width-1~downto~0}~122 0 38 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{width-1~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_signal (_internal StatexDP ~STD_LOGIC_VECTOR{width-1~downto~0}~13 0 44 (_architecture (_uni ))))
		(_signal (_internal StatexDN ~STD_LOGIC_VECTOR{width-1~downto~0}~13 0 44 (_architecture (_uni ))))
		(_process
			(p_memless(_architecture 0 0 49 (_process (_simple)(_target(6)(4))(_sensitivity(5)(2)(3)))))
			(p_memorizing(_architecture 1 0 61 (_process (_target(5))(_sensitivity(0)(1)(6))(_dssslsensitivity 2))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . Behavioral 5 -1
	)
)
I 000050 55 19399         1372433394700 Structure
(_unit VHDL (aerfifo 0 14 (structure 0 30 ))
	(_version v63)
	(_time 1372433394701 2013.06.28 17:29:54)
	(_source (\./../../sourcecode/AERfifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(machxo(components)))
	(_code 63336a636535357536307a3934)
	(_entity
		(_time 1372368066962)
		(_use (std(standard))(ieee(std_logic_1164))(machxo(components)))
	)
	(_component
		(fifo8ka
			(_object
				(_generic (_internal FULLPOINTER1 ~STD_LOGIC_VECTOR{13~downto~0}~13 0 47 (_entity -1 )))
				(_generic (_internal FULLPOINTER ~STD_LOGIC_VECTOR{13~downto~0}~132 0 48 (_entity -1 )))
				(_generic (_internal AFPOINTER1 ~STD_LOGIC_VECTOR{13~downto~0}~134 0 49 (_entity -1 )))
				(_generic (_internal AEPOINTER1 ~STD_LOGIC_VECTOR{13~downto~0}~136 0 50 (_entity -1 )))
				(_generic (_internal AFPOINTER ~STD_LOGIC_VECTOR{13~downto~0}~138 0 51 (_entity -1 )))
				(_generic (_internal AEPOINTER ~STD_LOGIC_VECTOR{13~downto~0}~1310 0 52 (_entity -1 )))
				(_generic (_internal CSDECODE_R ~STD_LOGIC_VECTOR{1~downto~0}~13 0 53 (_entity -1 )))
				(_generic (_internal CSDECODE_W ~STD_LOGIC_VECTOR{1~downto~0}~1312 0 54 (_entity -1 )))
				(_generic (_internal RESETMODE ~STRING~13 0 55 (_entity -1 )))
				(_generic (_internal REGMODE ~STRING~1313 0 55 (_entity -1 )))
				(_generic (_internal DATA_WIDTH_R ~extSTD.STANDARD.INTEGER 0 56 (_entity -1 )))
				(_generic (_internal DATA_WIDTH_W ~extSTD.STANDARD.INTEGER 0 56 (_entity -1 )))
				(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 58 (_entity (_in ))))
				(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 58 (_entity (_in ))))
				(_port (_internal DI2 ~extieee.std_logic_1164.STD_LOGIC 0 58 (_entity (_in ))))
				(_port (_internal DI3 ~extieee.std_logic_1164.STD_LOGIC 0 59 (_entity (_in ))))
				(_port (_internal DI4 ~extieee.std_logic_1164.STD_LOGIC 0 59 (_entity (_in ))))
				(_port (_internal DI5 ~extieee.std_logic_1164.STD_LOGIC 0 59 (_entity (_in ))))
				(_port (_internal DI6 ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_in ))))
				(_port (_internal DI7 ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_in ))))
				(_port (_internal DI8 ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_in ))))
				(_port (_internal DI9 ~extieee.std_logic_1164.STD_LOGIC 0 61 (_entity (_in ))))
				(_port (_internal DI10 ~extieee.std_logic_1164.STD_LOGIC 0 61 (_entity (_in ))))
				(_port (_internal DI11 ~extieee.std_logic_1164.STD_LOGIC 0 61 (_entity (_in ))))
				(_port (_internal DI12 ~extieee.std_logic_1164.STD_LOGIC 0 62 (_entity (_in ))))
				(_port (_internal DI13 ~extieee.std_logic_1164.STD_LOGIC 0 62 (_entity (_in ))))
				(_port (_internal DI14 ~extieee.std_logic_1164.STD_LOGIC 0 63 (_entity (_in ))))
				(_port (_internal DI15 ~extieee.std_logic_1164.STD_LOGIC 0 63 (_entity (_in ))))
				(_port (_internal DI16 ~extieee.std_logic_1164.STD_LOGIC 0 64 (_entity (_in ))))
				(_port (_internal DI17 ~extieee.std_logic_1164.STD_LOGIC 0 64 (_entity (_in ))))
				(_port (_internal DI18 ~extieee.std_logic_1164.STD_LOGIC 0 65 (_entity (_in ))))
				(_port (_internal DI19 ~extieee.std_logic_1164.STD_LOGIC 0 65 (_entity (_in ))))
				(_port (_internal DI20 ~extieee.std_logic_1164.STD_LOGIC 0 66 (_entity (_in ))))
				(_port (_internal DI21 ~extieee.std_logic_1164.STD_LOGIC 0 66 (_entity (_in ))))
				(_port (_internal DI22 ~extieee.std_logic_1164.STD_LOGIC 0 67 (_entity (_in ))))
				(_port (_internal DI23 ~extieee.std_logic_1164.STD_LOGIC 0 67 (_entity (_in ))))
				(_port (_internal DI24 ~extieee.std_logic_1164.STD_LOGIC 0 68 (_entity (_in ))))
				(_port (_internal DI25 ~extieee.std_logic_1164.STD_LOGIC 0 68 (_entity (_in ))))
				(_port (_internal DI26 ~extieee.std_logic_1164.STD_LOGIC 0 69 (_entity (_in ))))
				(_port (_internal DI27 ~extieee.std_logic_1164.STD_LOGIC 0 69 (_entity (_in ))))
				(_port (_internal DI28 ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_in ))))
				(_port (_internal DI29 ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_in ))))
				(_port (_internal DI30 ~extieee.std_logic_1164.STD_LOGIC 0 71 (_entity (_in ))))
				(_port (_internal DI31 ~extieee.std_logic_1164.STD_LOGIC 0 71 (_entity (_in ))))
				(_port (_internal DI32 ~extieee.std_logic_1164.STD_LOGIC 0 72 (_entity (_in ))))
				(_port (_internal DI33 ~extieee.std_logic_1164.STD_LOGIC 0 72 (_entity (_in ))))
				(_port (_internal DI34 ~extieee.std_logic_1164.STD_LOGIC 0 73 (_entity (_in ))))
				(_port (_internal DI35 ~extieee.std_logic_1164.STD_LOGIC 0 73 (_entity (_in ))))
				(_port (_internal FULLI ~extieee.std_logic_1164.STD_LOGIC 0 74 (_entity (_in ))))
				(_port (_internal CSW0 ~extieee.std_logic_1164.STD_LOGIC 0 74 (_entity (_in ))))
				(_port (_internal CSW1 ~extieee.std_logic_1164.STD_LOGIC 0 75 (_entity (_in ))))
				(_port (_internal EMPTYI ~extieee.std_logic_1164.STD_LOGIC 0 75 (_entity (_in ))))
				(_port (_internal CSR0 ~extieee.std_logic_1164.STD_LOGIC 0 76 (_entity (_in ))))
				(_port (_internal CSR1 ~extieee.std_logic_1164.STD_LOGIC 0 76 (_entity (_in ))))
				(_port (_internal WE ~extieee.std_logic_1164.STD_LOGIC 0 76 (_entity (_in ))))
				(_port (_internal RE ~extieee.std_logic_1164.STD_LOGIC 0 77 (_entity (_in ))))
				(_port (_internal CLKW ~extieee.std_logic_1164.STD_LOGIC 0 77 (_entity (_in ))))
				(_port (_internal CLKR ~extieee.std_logic_1164.STD_LOGIC 0 77 (_entity (_in ))))
				(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 78 (_entity (_in ))))
				(_port (_internal RPRST ~extieee.std_logic_1164.STD_LOGIC 0 78 (_entity (_in ))))
				(_port (_internal DO0 ~extieee.std_logic_1164.STD_LOGIC 0 79 (_entity (_out ))))
				(_port (_internal DO1 ~extieee.std_logic_1164.STD_LOGIC 0 79 (_entity (_out ))))
				(_port (_internal DO2 ~extieee.std_logic_1164.STD_LOGIC 0 80 (_entity (_out ))))
				(_port (_internal DO3 ~extieee.std_logic_1164.STD_LOGIC 0 80 (_entity (_out ))))
				(_port (_internal DO4 ~extieee.std_logic_1164.STD_LOGIC 0 81 (_entity (_out ))))
				(_port (_internal DO5 ~extieee.std_logic_1164.STD_LOGIC 0 81 (_entity (_out ))))
				(_port (_internal DO6 ~extieee.std_logic_1164.STD_LOGIC 0 82 (_entity (_out ))))
				(_port (_internal DO7 ~extieee.std_logic_1164.STD_LOGIC 0 82 (_entity (_out ))))
				(_port (_internal DO8 ~extieee.std_logic_1164.STD_LOGIC 0 83 (_entity (_out ))))
				(_port (_internal DO9 ~extieee.std_logic_1164.STD_LOGIC 0 83 (_entity (_out ))))
				(_port (_internal DO10 ~extieee.std_logic_1164.STD_LOGIC 0 84 (_entity (_out ))))
				(_port (_internal DO11 ~extieee.std_logic_1164.STD_LOGIC 0 84 (_entity (_out ))))
				(_port (_internal DO12 ~extieee.std_logic_1164.STD_LOGIC 0 85 (_entity (_out ))))
				(_port (_internal DO13 ~extieee.std_logic_1164.STD_LOGIC 0 85 (_entity (_out ))))
				(_port (_internal DO14 ~extieee.std_logic_1164.STD_LOGIC 0 86 (_entity (_out ))))
				(_port (_internal DO15 ~extieee.std_logic_1164.STD_LOGIC 0 86 (_entity (_out ))))
				(_port (_internal DO16 ~extieee.std_logic_1164.STD_LOGIC 0 87 (_entity (_out ))))
				(_port (_internal DO17 ~extieee.std_logic_1164.STD_LOGIC 0 87 (_entity (_out ))))
				(_port (_internal DO18 ~extieee.std_logic_1164.STD_LOGIC 0 88 (_entity (_out ))))
				(_port (_internal DO19 ~extieee.std_logic_1164.STD_LOGIC 0 88 (_entity (_out ))))
				(_port (_internal DO20 ~extieee.std_logic_1164.STD_LOGIC 0 89 (_entity (_out ))))
				(_port (_internal DO21 ~extieee.std_logic_1164.STD_LOGIC 0 89 (_entity (_out ))))
				(_port (_internal DO22 ~extieee.std_logic_1164.STD_LOGIC 0 90 (_entity (_out ))))
				(_port (_internal DO23 ~extieee.std_logic_1164.STD_LOGIC 0 90 (_entity (_out ))))
				(_port (_internal DO24 ~extieee.std_logic_1164.STD_LOGIC 0 91 (_entity (_out ))))
				(_port (_internal DO25 ~extieee.std_logic_1164.STD_LOGIC 0 91 (_entity (_out ))))
				(_port (_internal DO26 ~extieee.std_logic_1164.STD_LOGIC 0 92 (_entity (_out ))))
				(_port (_internal DO27 ~extieee.std_logic_1164.STD_LOGIC 0 92 (_entity (_out ))))
				(_port (_internal DO28 ~extieee.std_logic_1164.STD_LOGIC 0 93 (_entity (_out ))))
				(_port (_internal DO29 ~extieee.std_logic_1164.STD_LOGIC 0 93 (_entity (_out ))))
				(_port (_internal DO30 ~extieee.std_logic_1164.STD_LOGIC 0 94 (_entity (_out ))))
				(_port (_internal DO31 ~extieee.std_logic_1164.STD_LOGIC 0 94 (_entity (_out ))))
				(_port (_internal DO32 ~extieee.std_logic_1164.STD_LOGIC 0 95 (_entity (_out ))))
				(_port (_internal DO33 ~extieee.std_logic_1164.STD_LOGIC 0 95 (_entity (_out ))))
				(_port (_internal DO34 ~extieee.std_logic_1164.STD_LOGIC 0 96 (_entity (_out ))))
				(_port (_internal DO35 ~extieee.std_logic_1164.STD_LOGIC 0 96 (_entity (_out ))))
				(_port (_internal EF ~extieee.std_logic_1164.STD_LOGIC 0 97 (_entity (_out ))))
				(_port (_internal AEF ~extieee.std_logic_1164.STD_LOGIC 0 97 (_entity (_out ))))
				(_port (_internal AFF ~extieee.std_logic_1164.STD_LOGIC 0 97 (_entity (_out ))))
				(_port (_internal FF ~extieee.std_logic_1164.STD_LOGIC 0 98 (_entity (_out ))))
			)
		)
		(vhi
			(_object
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_out ))))
			)
		)
		(vlo
			(_object
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_out ))))
			)
		)
	)
	(_instantiation AERfifo_0_1 0 140 (_component fifo8ka )
		(_generic
			((FULLPOINTER1)(_string \"01111111110001"\))
			((FULLPOINTER)(_string \"01111111111001"\))
			((AFPOINTER1)(_string \"00011111010001"\))
			((AEPOINTER1)(_string \"00000001011111"\))
			((AFPOINTER)(_string \"00011111011001"\))
			((AEPOINTER)(_string \"00000001010111"\))
			((CSDECODE_R)(_string \"11"\))
			((CSDECODE_W)(_string \"11"\))
			((RESETMODE)(_string \"ASYNC"\))
			((REGMODE)(_string \"NOREG"\))
			((DATA_WIDTH_R)((i 9)))
			((DATA_WIDTH_W)((i 9)))
		)
		(_port
			((DI0)(Data(0)))
			((DI1)(Data(1)))
			((DI2)(Data(2)))
			((DI3)(Data(3)))
			((DI4)(Data(4)))
			((DI5)(Data(5)))
			((DI6)(Data(6)))
			((DI7)(Data(7)))
			((DI8)(Data(8)))
			((DI9)(scuba_vlo))
			((DI10)(scuba_vlo))
			((DI11)(scuba_vlo))
			((DI12)(scuba_vlo))
			((DI13)(scuba_vlo))
			((DI14)(scuba_vlo))
			((DI15)(scuba_vlo))
			((DI16)(scuba_vlo))
			((DI17)(scuba_vlo))
			((DI18)(scuba_vlo))
			((DI19)(scuba_vlo))
			((DI20)(scuba_vlo))
			((DI21)(scuba_vlo))
			((DI22)(scuba_vlo))
			((DI23)(scuba_vlo))
			((DI24)(scuba_vlo))
			((DI25)(scuba_vlo))
			((DI26)(scuba_vlo))
			((DI27)(scuba_vlo))
			((DI28)(scuba_vlo))
			((DI29)(scuba_vlo))
			((DI30)(scuba_vlo))
			((DI31)(scuba_vlo))
			((DI32)(scuba_vlo))
			((DI33)(scuba_vlo))
			((DI34)(scuba_vlo))
			((DI35)(scuba_vlo))
			((FULLI)(Full_int))
			((CSW0)(scuba_vhi))
			((CSW1)(scuba_vhi))
			((EMPTYI)(Empty_int))
			((CSR0)(scuba_vhi))
			((CSR1)(scuba_vhi))
			((WE)(WrEn))
			((RE)(RdEn))
			((CLKW)(WrClock))
			((CLKR)(RdClock))
			((RST)(Reset))
			((RPRST)(RPReset))
			((DO0)(Q(0)))
			((DO1)(Q(1)))
			((DO2)(Q(2)))
			((DO3)(Q(3)))
			((DO4)(Q(4)))
			((DO5)(Q(5)))
			((DO6)(Q(6)))
			((DO7)(Q(7)))
			((DO8)(Q(8)))
			((DO9)(_open))
			((DO10)(_open))
			((DO11)(_open))
			((DO12)(_open))
			((DO13)(_open))
			((DO14)(_open))
			((DO15)(_open))
			((DO16)(_open))
			((DO17)(_open))
			((DO18)(_open))
			((DO19)(_open))
			((DO20)(_open))
			((DO21)(_open))
			((DO22)(_open))
			((DO23)(_open))
			((DO24)(_open))
			((DO25)(_open))
			((DO26)(_open))
			((DO27)(_open))
			((DO28)(_open))
			((DO29)(_open))
			((DO30)(_open))
			((DO31)(_open))
			((DO32)(_open))
			((DO33)(_open))
			((DO34)(_open))
			((DO35)(_open))
			((EF)(Empty_int))
			((AEF)(AlmostEmpty))
			((AFF)(AlmostFull))
			((FF)(Full_int))
		)
		(_use (_entity machxo fifo8ka)
			(_generic
				((DATA_WIDTH_W)((i 9)))
				((DATA_WIDTH_R)((i 9)))
				((REGMODE)(_string \"NOREG"\))
				((RESETMODE)(_string \"ASYNC"\))
				((CSDECODE_W)(_string \"11"\))
				((CSDECODE_R)(_string \"11"\))
				((AEPOINTER)(_string \"00000001010111"\))
				((AEPOINTER1)(_string \"00000001011111"\))
				((AFPOINTER)(_string \"00011111011001"\))
				((AFPOINTER1)(_string \"00011111010001"\))
				((FULLPOINTER)(_string \"01111111111001"\))
				((FULLPOINTER1)(_string \"01111111110001"\))
			)
		)
	)
	(_instantiation scuba_vhi_inst 0 173 (_component vhi )
		(_port
			((Z)(scuba_vhi))
		)
		(_use (_entity machxo vhi)
		)
	)
	(_instantiation scuba_vlo_inst 0 176 (_component vlo )
		(_port
			((Z)(scuba_vlo))
		)
		(_use (_entity machxo vlo)
		)
	)
	(_instantiation AERfifo_1_0 0 179 (_component fifo8ka )
		(_generic
			((FULLPOINTER1)(_string \"00000000000000"\))
			((FULLPOINTER)(_string \"11111111111111"\))
			((AFPOINTER1)(_string \"00000000000000"\))
			((AEPOINTER1)(_string \"00000000000000"\))
			((AFPOINTER)(_string \"11111111111111"\))
			((AEPOINTER)(_string \"11111111111111"\))
			((CSDECODE_R)(_string \"11"\))
			((CSDECODE_W)(_string \"11"\))
			((RESETMODE)(_string \"ASYNC"\))
			((REGMODE)(_string \"NOREG"\))
			((DATA_WIDTH_R)((i 9)))
			((DATA_WIDTH_W)((i 9)))
		)
		(_port
			((DI0)(Data(9)))
			((DI1)(Data(10)))
			((DI2)(Data(11)))
			((DI3)(Data(12)))
			((DI4)(Data(13)))
			((DI5)(Data(14)))
			((DI6)(Data(15)))
			((DI7)(scuba_vlo))
			((DI8)(scuba_vlo))
			((DI9)(scuba_vlo))
			((DI10)(scuba_vlo))
			((DI11)(scuba_vlo))
			((DI12)(scuba_vlo))
			((DI13)(scuba_vlo))
			((DI14)(scuba_vlo))
			((DI15)(scuba_vlo))
			((DI16)(scuba_vlo))
			((DI17)(scuba_vlo))
			((DI18)(scuba_vlo))
			((DI19)(scuba_vlo))
			((DI20)(scuba_vlo))
			((DI21)(scuba_vlo))
			((DI22)(scuba_vlo))
			((DI23)(scuba_vlo))
			((DI24)(scuba_vlo))
			((DI25)(scuba_vlo))
			((DI26)(scuba_vlo))
			((DI27)(scuba_vlo))
			((DI28)(scuba_vlo))
			((DI29)(scuba_vlo))
			((DI30)(scuba_vlo))
			((DI31)(scuba_vlo))
			((DI32)(scuba_vlo))
			((DI33)(scuba_vlo))
			((DI34)(scuba_vlo))
			((DI35)(scuba_vlo))
			((FULLI)(Full_int))
			((CSW0)(scuba_vhi))
			((CSW1)(scuba_vhi))
			((EMPTYI)(Empty_int))
			((CSR0)(scuba_vhi))
			((CSR1)(scuba_vhi))
			((WE)(WrEn))
			((RE)(RdEn))
			((CLKW)(WrClock))
			((CLKR)(RdClock))
			((RST)(Reset))
			((RPRST)(RPReset))
			((DO0)(Q(9)))
			((DO1)(Q(10)))
			((DO2)(Q(11)))
			((DO3)(Q(12)))
			((DO4)(Q(13)))
			((DO5)(Q(14)))
			((DO6)(Q(15)))
			((DO7)(_open))
			((DO8)(_open))
			((DO9)(_open))
			((DO10)(_open))
			((DO11)(_open))
			((DO12)(_open))
			((DO13)(_open))
			((DO14)(_open))
			((DO15)(_open))
			((DO16)(_open))
			((DO17)(_open))
			((DO18)(_open))
			((DO19)(_open))
			((DO20)(_open))
			((DO21)(_open))
			((DO22)(_open))
			((DO23)(_open))
			((DO24)(_open))
			((DO25)(_open))
			((DO26)(_open))
			((DO27)(_open))
			((DO28)(_open))
			((DO29)(_open))
			((DO30)(_open))
			((DO31)(_open))
			((DO32)(_open))
			((DO33)(_open))
			((DO34)(_open))
			((DO35)(_open))
			((EF)(_open))
			((AEF)(_open))
			((AFF)(_open))
			((FF)(_open))
		)
		(_use (_entity machxo fifo8ka)
			(_generic
				((DATA_WIDTH_W)((i 9)))
				((DATA_WIDTH_R)((i 9)))
				((REGMODE)(_string \"NOREG"\))
				((RESETMODE)(_string \"ASYNC"\))
				((CSDECODE_W)(_string \"11"\))
				((CSDECODE_R)(_string \"11"\))
				((AEPOINTER)(_string \"11111111111111"\))
				((AEPOINTER1)(_string \"00000000000000"\))
				((AFPOINTER)(_string \"11111111111111"\))
				((AFPOINTER1)(_string \"00000000000000"\))
				((FULLPOINTER)(_string \"11111111111111"\))
				((FULLPOINTER1)(_string \"00000000000000"\))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal Data ~STD_LOGIC_VECTOR{15~downto~0}~12 0 16 (_entity (_in ))))
		(_port (_internal WrClock ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
		(_port (_internal RdClock ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
		(_port (_internal WrEn ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_in ))))
		(_port (_internal RdEn ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_in ))))
		(_port (_internal Reset ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_in ))))
		(_port (_internal RPReset ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal Q ~STD_LOGIC_VECTOR{15~downto~0}~122 0 23 (_entity (_out ))))
		(_port (_internal Empty ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_out ))))
		(_port (_internal Full ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_out ))))
		(_port (_internal AlmostEmpty ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_out ))))
		(_port (_internal AlmostFull ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_out ))))
		(_signal (_internal scuba_vhi ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_signal (_internal Empty_int ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal Full_int ~extieee.std_logic_1164.STD_LOGIC 0 35 (_architecture (_uni ))))
		(_signal (_internal scuba_vlo ~extieee.std_logic_1164.STD_LOGIC 0 36 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~13 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~132 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~134 0 49 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~136 0 50 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~138 0 51 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~1310 0 52 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 53 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1312 0 54 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_type (_internal ~STRING~13 0 55 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_type (_internal ~STRING~1313 0 55 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_process
			(line__211(_architecture 0 0 211 (_assignment (_simple)(_alias((Empty)(Empty_int)))(_target(8))(_sensitivity(13)))))
			(line__212(_architecture 1 0 212 (_assignment (_simple)(_alias((Full)(Full_int)))(_target(9))(_sensitivity(14)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_model . Structure 2 -1
	)
)
I 000033 55 1433 0 structure_con
(_configuration VHDL (structure_con 0 217 (AERfifo))
	(_version v63)
	(_time 1372433394710 2013.06.28 17:29:54)
	(_source (\./../../sourcecode/AERfifo.vhd\))
	(_use (std(standard))(machxo(components))(ieee(std_logic_1164)))
	(_code 7223797274242465777c612927)
	(_architecture Structure
		(_instantiation AERfifo_0_1
			(_entity machxo fifo8ka V
				(_generic
					((DATA_WIDTH_W)(_code 0))
					((DATA_WIDTH_R)(_code 1))
					((REGMODE)(_code 2))
					((RESETMODE)(_code 3))
					((CSDECODE_W)(_code 4))
					((CSDECODE_R)(_code 5))
					((AEPOINTER)(_code 6))
					((AEPOINTER1)(_code 7))
					((AFPOINTER)(_code 8))
					((AFPOINTER1)(_code 9))
					((FULLPOINTER)(_code 10))
					((FULLPOINTER1)(_code 11))
				)
			)
		)
		(_instantiation scuba_vhi_inst
			(_entity machxo vhi V
			)
		)
		(_instantiation scuba_vlo_inst
			(_entity machxo vlo V
			)
		)
		(_instantiation AERfifo_1_0
			(_entity machxo fifo8ka V
				(_generic
					((DATA_WIDTH_W)(_code 12))
					((DATA_WIDTH_R)(_code 13))
					((REGMODE)(_code 14))
					((RESETMODE)(_code 15))
					((CSDECODE_W)(_code 16))
					((CSDECODE_R)(_code 17))
					((AEPOINTER)(_code 18))
					((AEPOINTER1)(_code 19))
					((AFPOINTER)(_code 20))
					((AFPOINTER1)(_code 21))
					((FULLPOINTER)(_code 22))
					((FULLPOINTER1)(_code 23))
				)
			)
		)
		(_model . Structure_CON__AERfifo__Structure__code__0 24 -1
		)
	)
)
I 000050 55 5069          1372433394791 Structure
(_unit VHDL (clockgen 0 14 (structure 0 24 ))
	(_version v63)
	(_time 1372433394792 2013.06.28 17:29:54)
	(_source (\./../../sourcecode/clockgen.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(machxo(components)))
	(_code c090cb959397c2d6c6ce829a96)
	(_entity
		(_time 1372368067259)
		(_use (std(standard))(ieee(std_logic_1164))(machxo(components)))
	)
	(_component
		(vlo
			(_object
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
			)
		)
		(ehxpllc
			(_object
				(_generic (_internal DUTY ~extSTD.STANDARD.INTEGER 0 36 (_entity -1 )))
				(_generic (_internal PHASEADJ ~extSTD.STANDARD.INTEGER 0 36 (_entity -1 )))
				(_generic (_internal DELAY_CNTL ~STRING~13 0 37 (_entity -1 )))
				(_generic (_internal CLKOK_DIV ~extSTD.STANDARD.INTEGER 0 37 (_entity -1 )))
				(_generic (_internal FDEL ~extSTD.STANDARD.INTEGER 0 38 (_entity -1 )))
				(_generic (_internal CLKFB_DIV ~extSTD.STANDARD.INTEGER 0 38 (_entity -1 )))
				(_generic (_internal CLKOP_DIV ~extSTD.STANDARD.INTEGER 0 39 (_entity -1 )))
				(_generic (_internal CLKI_DIV ~extSTD.STANDARD.INTEGER 0 39 (_entity -1 )))
				(_port (_internal CLKI ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ))))
				(_port (_internal CLKFB ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ))))
				(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ))))
				(_port (_internal DDAMODE ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_in ))))
				(_port (_internal DDAIZR ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_in ))))
				(_port (_internal DDAILAG ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_in ))))
				(_port (_internal DDAIDEL0 ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ))))
				(_port (_internal DDAIDEL1 ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ))))
				(_port (_internal DDAIDEL2 ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ))))
				(_port (_internal CLKOP ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_out ))))
				(_port (_internal CLKOS ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_out ))))
				(_port (_internal CLKOK ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_out ))))
				(_port (_internal CLKINTFB ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_out ))))
				(_port (_internal LOCK ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_out ))))
			)
		)
	)
	(_instantiation scuba_vlo_inst 0 79 (_component vlo )
		(_port
			((Z)(scuba_vlo))
		)
		(_use (_entity machxo vlo)
		)
	)
	(_instantiation PLLCInst_0 0 82 (_component ehxpllc )
		(_generic
			((DUTY)((i 4)))
			((PHASEADJ)((i 0)))
			((DELAY_CNTL)(_string \"STATIC"\))
			((CLKOK_DIV)((i 2)))
			((FDEL)((i 0)))
			((CLKFB_DIV)((i 3)))
			((CLKOP_DIV)((i 8)))
			((CLKI_DIV)((i 1)))
		)
		(_port
			((CLKI)(CLK))
			((CLKFB)(CLKOP_t))
			((RST)(RESET))
			((DDAMODE)(scuba_vlo))
			((DDAIZR)(scuba_vlo))
			((DDAILAG)(scuba_vlo))
			((DDAIDEL0)(scuba_vlo))
			((DDAIDEL1)(scuba_vlo))
			((DDAIDEL2)(scuba_vlo))
			((CLKOP)(CLKOP_t))
			((CLKOS)(_open))
			((CLKOK)(_open))
			((CLKINTFB)(_open))
			((LOCK)(LOCK))
		)
		(_use (_entity machxo ehxpllc)
			(_generic
				((CLKI_DIV)((i 1)))
				((CLKFB_DIV)((i 3)))
				((CLKOP_DIV)((i 8)))
				((CLKOK_DIV)((i 2)))
				((PHASEADJ)((i 0)))
				((FDEL)((i 0)))
				((DUTY)((i 4)))
				((DELAY_CNTL)(_string \"STATIC"\))
			)
			(_port
				((clki)(CLKI))
				((clkfb)(CLKFB))
				((rst)(RST))
				((ddamode)(DDAMODE))
				((ddaizr)(DDAIZR))
				((ddailag)(DDAILAG))
				((ddaidel0)(DDAIDEL0))
				((ddaidel1)(DDAIDEL1))
				((ddaidel2)(DDAIDEL2))
				((clkos)(CLKOS))
				((clkop)(CLKOP))
				((clkok)(CLKOK))
				((lock)(LOCK))
				((clkintfb)(CLKINTFB))
			)
		)
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
		(_port (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
		(_port (_internal CLKOP ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_out ))))
		(_port (_internal LOCK ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_out ))))
		(_signal (_internal scuba_vlo ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ))))
		(_signal (_internal CLKOP_t ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_type (_internal ~STRING~13 0 37 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_process
			(line__94(_architecture 0 0 94 (_assignment (_simple)(_alias((CLKOP)(CLKOP_t)))(_target(2))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
	)
	(_model . Structure 1 -1
	)
)
I 000033 55 1120 0 structure_con
(_configuration VHDL (structure_con 0 99 (clockgen))
	(_version v63)
	(_time 1372433394801 2013.06.28 17:29:54)
	(_source (\./../../sourcecode/clockgen.vhd\))
	(_use (std(standard))(machxo(components))(ieee(std_logic_1164)))
	(_code d081db83d48686c7d5d1c38b85)
	(_architecture Structure
		(_instantiation scuba_vlo_inst
			(_entity machxo vlo V
			)
		)
		(_instantiation PLLCInst_0
			(_entity machxo ehxpllc V
				(_generic
					((CLKI_DIV)(_code 0))
					((CLKFB_DIV)(_code 1))
					((CLKOP_DIV)(_code 2))
					((CLKOK_DIV)(_code 3))
					((PHASEADJ)(_code 4))
					((FDEL)(_code 5))
					((DUTY)(_code 6))
					((DELAY_CNTL)(_code 7))
				)
				(_port
					((clki)(CLKI))
					((clkfb)(CLKFB))
					((rst)(RST))
					((ddamode)(DDAMODE))
					((ddaizr)(DDAIZR))
					((ddailag)(DDAILAG))
					((ddaidel0)(DDAIDEL0))
					((ddaidel1)(DDAIDEL1))
					((ddaidel2)(DDAIDEL2))
					((clkos)(CLKOS))
					((clkop)(CLKOP))
					((clkok)(CLKOK))
					((lock)(LOCK))
					((clkintfb)(CLKINTFB))
				)
			)
		)
		(_model . Structure_CON__clockgen__Structure__code__0 8 -1
		)
	)
)
I 000051 55 1879          1372433394864 Behavioral
(_unit VHDL (earlypakettimer 0 25 (behavioral 0 33 ))
	(_version v63)
	(_time 1372433394865 2013.06.28 17:29:54)
	(_source (\./../../sourcecode/earlyPaketTimer.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 0e5e02085a5858185e0917555f)
	(_entity
		(_time 1372368067550)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in )(_event))))
		(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in ))))
		(_port (_internal ClearxSI ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal TimerExpiredxSO ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{20~downto~0}~13 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 20)(i 0))))))
		(_signal (_internal CountxDN ~STD_LOGIC_VECTOR{20~downto~0}~13 0 36 (_architecture (_uni ))))
		(_signal (_internal CountxDP ~STD_LOGIC_VECTOR{20~downto~0}~13 0 36 (_architecture (_uni ))))
		(_process
			(p_memless(_architecture 0 0 41 (_process (_simple)(_target(3)(4))(_sensitivity(2)(5)))))
			(p_memoryzing(_architecture 1 0 55 (_process (_target(5))(_sensitivity(0)(1)(4))(_dssslsensitivity 2))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 33686018 2 )
	)
	(_model . Behavioral 2 -1
	)
)
I 000051 55 1665          1372433394925 Behavioral
(_unit VHDL (eventbeforeoverflow 0 30 (behavioral 0 39 ))
	(_version v63)
	(_time 1372433394926 2013.06.28 17:29:54)
	(_source (\./../../sourcecode/EventBeforeOverflow.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 4d1d414e1f1a1c5b1b1c59171e)
	(_entity
		(_time 1372368067881)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in )(_event))))
		(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal OverflowxDI ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal EventxDI ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal EventBeforeOverflowxDO ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
		(_type (_internal state 0 40 (_enum1 stidle stevent stoverflow (_to (i 0)(i 2)))))
		(_signal (_internal StatexDP state 0 42 (_architecture (_uni ))))
		(_signal (_internal StatexDN state 0 42 (_architecture (_uni ))))
		(_process
			(p_memless(_architecture 0 0 47 (_process (_simple)(_target(6)(4))(_sensitivity(5)(2)(3)))))
			(p_memorizing(_architecture 1 0 74 (_process (_target(5))(_sensitivity(0)(1)(6))(_dssslsensitivity 2))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Behavioral 2 -1
	)
)
I 000051 55 1935          1372433394985 Behavioral
(_unit VHDL (eventcounter 0 26 (behavioral 0 35 ))
	(_version v63)
	(_time 1372433394986 2013.06.28 17:29:54)
	(_source (\./../../sourcecode/eventCounter.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 8bdb8784dfdcda9ddd899fd1d9)
	(_entity
		(_time 1372368068203)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal ClearxSI ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal IncrementxSI ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal OverflowxSO ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{8~downto~0}~13 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_signal (_internal CountxDP ~STD_LOGIC_VECTOR{8~downto~0}~13 0 37 (_architecture (_uni ))))
		(_signal (_internal CountxDN ~STD_LOGIC_VECTOR{8~downto~0}~13 0 37 (_architecture (_uni ))))
		(_process
			(p_memoryless(_architecture 0 0 41 (_process (_simple)(_target(6)(4))(_sensitivity(5)(2)(3)))))
			(p_memoryzing(_architecture 1 0 61 (_process (_target(5))(_sensitivity(0)(1)(6))(_dssslsensitivity 2))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33686018 2 )
		(33686018 33686018 2 )
		(33686018 33686018 2 )
	)
	(_model . Behavioral 2 -1
	)
)
I 000051 55 3232          1372433395046 Behavioral
(_unit VHDL (fifostatemachine 0 25 (behavioral 0 53 ))
	(_version v63)
	(_time 1372433395047 2013.06.28 17:29:55)
	(_source (\./../../sourcecode/fifoStatemachine.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code c999c69cc99e9bdf98c7da929c)
	(_entity
		(_time 1372368068503)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in )(_event))))
		(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in ))))
		(_port (_internal RunxSI ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal FifoTransactionxSO ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
		(_port (_internal FX2FifoInFullxSBI ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal FifoEmptyxSI ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
		(_port (_internal FifoReadxEO ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_out ))))
		(_port (_internal FX2FifoWritexEBO ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_out ))))
		(_port (_internal FX2FifoPktEndxSBO ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal FX2FifoAddressxDO ~STD_LOGIC_VECTOR{1~downto~0}~12 0 42 (_entity (_out ))))
		(_port (_internal IncEventCounterxSO ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_out ))))
		(_port (_internal ResetEventCounterxSO ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_out ))))
		(_port (_internal ResetEarlyPaketTimerxSO ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_out ))))
		(_port (_internal EarlyPaketTimerOverflowxSI ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_in ))))
		(_type (_internal state 0 54 (_enum1 stidle stearlypaket1 stsetupwrite1 stwrite (_to (i 0)(i 3)))))
		(_signal (_internal StatexDP state 0 57 (_architecture (_uni ))))
		(_signal (_internal StatexDN state 0 57 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR~13 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 1))))))
		(_constant (_internal EP2 ~STD_LOGIC_VECTOR~13 0 61 (_architecture (_string \"00"\))))
		(_type (_internal ~STD_LOGIC_VECTOR~131 0 62 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 1))))))
		(_constant (_internal EP6 ~STD_LOGIC_VECTOR~131 0 62 (_architecture (_string \"10"\))))
		(_process
			(p_memless(_architecture 0 0 68 (_process (_simple)(_target(15)(3)(6)(7)(8)(9)(10)(11)(12))(_sensitivity(14)(2)(4)(5)(13)))))
			(p_memoryzing(_architecture 1 0 127 (_process (_target(14))(_sensitivity(0)(1)(15))(_dssslsensitivity 2))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . Behavioral 2 -1
	)
)
I 000051 55 6993          1372433395107 Behavioral
(_unit VHDL (monitorstatemachine 0 25 (behavioral 0 68 ))
	(_version v63)
	(_time 1372433395108 2013.06.28 17:29:55)
	(_source (\./../../sourcecode/monitorStateMachine.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code f8a8a5a8a6aff9eef1fefdfdbea3ab)
	(_entity
		(_time 1372368068804)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in )(_event))))
		(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in ))))
		(_port (_internal AERREQxSBI ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal AERACKxSBO ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
		(_port (_internal XxDI ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal UseLongAckxSI ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal FifoFullxSI ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in ))))
		(_port (_internal FifoWritexEO ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_out ))))
		(_port (_internal TimestampRegWritexEO ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_out ))))
		(_port (_internal AddressRegWritexEO ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal AddressTimestampSelectxSO ~STD_LOGIC_VECTOR{1~downto~0}~12 0 48 (_entity (_out ))))
		(_port (_internal ADCvalueReadyxSI ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_in ))))
		(_port (_internal ReadADCvaluexEO ~extieee.std_logic_1164.STD_LOGIC 0 52 (_entity (_out ))))
		(_port (_internal TimestampOverflowxSI ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_in ))))
		(_port (_internal TriggerxSI ~extieee.std_logic_1164.STD_LOGIC 0 58 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~122 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal AddressMSBxDO ~STD_LOGIC_VECTOR{1~downto~0}~122 0 61 (_entity (_out ))))
		(_port (_internal ResetTimestampxSBI ~extieee.std_logic_1164.STD_LOGIC 0 64 (_entity (_in ))))
		(_type (_internal state 0 69 (_enum1 stidle stwraddress stwrtime stwait stoverflow stresettimestamp stfifofull streqrelease stadc stadctime stwrtriggertime stwrtrigger (_to (i 0)(i 11)))))
		(_signal (_internal AERREQxSB ~extieee.std_logic_1164.STD_LOGIC 0 72 (_architecture (_uni ))))
		(_signal (_internal StatexDP state 0 75 (_architecture (_uni ))))
		(_signal (_internal StatexDN state 0 75 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 76 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal CountxDP ~STD_LOGIC_VECTOR{7~downto~0}~13 0 76 (_architecture (_uni ))))
		(_signal (_internal CountxDN ~STD_LOGIC_VECTOR{7~downto~0}~13 0 76 (_architecture (_uni ))))
		(_signal (_internal TriggerxDP ~extieee.std_logic_1164.STD_LOGIC 0 77 (_architecture (_uni ))))
		(_signal (_internal TriggerxDN ~extieee.std_logic_1164.STD_LOGIC 0 77 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 80 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal TimestampOverflowxDN ~STD_LOGIC_VECTOR{15~downto~0}~13 0 80 (_architecture (_uni ))))
		(_signal (_internal TimestampOverflowxDP ~STD_LOGIC_VECTOR{15~downto~0}~13 0 80 (_architecture (_uni ))))
		(_signal (_internal TimestampResetxDP ~extieee.std_logic_1164.STD_LOGIC 0 83 (_architecture (_uni ))))
		(_signal (_internal TimestampResetxDN ~extieee.std_logic_1164.STD_LOGIC 0 83 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 86 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal selectADC ~STD_LOGIC_VECTOR{1~downto~0}~13 0 86 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~132 0 87 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal selectaddress ~STD_LOGIC_VECTOR{1~downto~0}~132 0 87 (_architecture (_string \"01"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~134 0 88 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal selecttimestamp ~STD_LOGIC_VECTOR{1~downto~0}~134 0 88 (_architecture (_string \"00"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~136 0 89 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal selecttrigger ~STD_LOGIC_VECTOR{1~downto~0}~136 0 89 (_architecture (_string \"10"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~138 0 91 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal address ~STD_LOGIC_VECTOR{1~downto~0}~138 0 91 (_architecture (_string \"00"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1310 0 92 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal wrap ~STD_LOGIC_VECTOR{1~downto~0}~1310 0 92 (_architecture (_string \"10"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1312 0 93 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal timereset ~STD_LOGIC_VECTOR{1~downto~0}~1312 0 93 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 94 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal timestamp ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 94 (_architecture (_string \"01"\))))
		(_constant (_internal ackExtension ~extSTD.STANDARD.INTEGER 0 96 (_architecture ((i 5)))))
		(_process
			(line__99(_architecture 0 0 99 (_assignment (_simple)(_alias((AERREQxSB)(AERREQxSBI)))(_target(17))(_sensitivity(2)))))
			(p_memless(_architecture 1 0 102 (_process (_simple)(_target(19)(21)(23)(24)(27)(3)(7)(8)(9)(10)(12)(15))(_sensitivity(17)(18)(20)(22)(25)(26)(4)(5)(6)(11)(13)(14)(16)))))
			(p_memoryzing(_architecture 2 0 273 (_process (_target(18)(20)(22)(25)(26))(_sensitivity(0)(1)(19)(21)(23)(24)(27))(_dssslsensitivity 2))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_static
		(33686018 33686018 )
		(33686018 33686018 33686018 33686018 )
		(33686018 33686018 33686018 33686018 )
		(33686018 33686018 )
		(33686018 33686018 )
		(33686018 33686018 )
		(33686018 33686018 33686018 33686018 )
	)
	(_model . Behavioral 3 -1
	)
)
I 000051 55 4397          1372433395167 Behavioral
(_unit VHDL (synchronizerstatemachine 0 19 (behavioral 0 45 ))
	(_version v63)
	(_time 1372433395168 2013.06.28 17:29:55)
	(_source (\./../../sourcecode/synchronizerStateMachine.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 376665333960362161602f6c64)
	(_entity
		(_time 1372368069110)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_in )(_event))))
		(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_in ))))
		(_port (_internal RunxSI ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_in ))))
		(_port (_internal ConfigxSI ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
		(_port (_internal SyncInxABI ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal SyncOutxSBO ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_port (_internal TriggerxSO ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
		(_port (_internal HostResetTimestampxSI ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal ResetTimestampxSBO ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_out ))))
		(_port (_internal IncrementCounterxSO ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_out ))))
		(_type (_internal state 0 46 (_enum1 stidle sttriggerinhigh sttriggerinlow stresetslaves strunslave stslavewaitedge (_to (i 0)(i 5)))))
		(_signal (_internal StatexDP state 0 49 (_architecture (_uni ))))
		(_signal (_internal StatexDN state 0 49 (_architecture (_uni ))))
		(_signal (_internal SyncInxSB ~extieee.std_logic_1164.STD_LOGIC 0 52 (_architecture (_uni ))))
		(_signal (_internal SyncInxSBN ~extieee.std_logic_1164.STD_LOGIC 0 52 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~13 0 56 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_signal (_internal DividerxDN ~STD_LOGIC_VECTOR{6~downto~0}~13 0 56 (_architecture (_uni ))))
		(_signal (_internal DividerxDP ~STD_LOGIC_VECTOR{6~downto~0}~13 0 56 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~13 0 57 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_signal (_internal CounterxDN ~STD_LOGIC_VECTOR{13~downto~0}~13 0 57 (_architecture (_uni ))))
		(_signal (_internal CounterxDP ~STD_LOGIC_VECTOR{13~downto~0}~13 0 57 (_architecture (_uni ))))
		(_constant (_internal counterInc ~extSTD.STANDARD.INTEGER 0 63 (_process 0 ((i 89)))))
		(_constant (_internal squareWaveHighTime ~extSTD.STANDARD.INTEGER 0 64 (_process 0 ((i 50)))))
		(_constant (_internal squareWavePeriod ~extSTD.STANDARD.INTEGER 0 65 (_process 0 ((i 100)))))
		(_constant (_internal timeout ~extSTD.STANDARD.INTEGER 0 66 (_process 0 ((i 1000)))))
		(_constant (_internal resetSlavesTime ~extSTD.STANDARD.INTEGER 0 67 (_process 0 ((i 6000)))))
		(_process
			(p_memless(_architecture 0 0 62 (_process (_simple)(_target(11)(14)(16)(5)(6)(8)(9))(_sensitivity(10)(12)(15)(17)(2)(3)(4)(7)))))
			(p_mem(_architecture 1 0 223 (_process (_target(10)(15)(17))(_sensitivity(0)(1)(11)(14)(16))(_dssslsensitivity 2))))
			(synchronizer(_architecture 2 0 240 (_process (_target(12)(13))(_sensitivity(0)(13)(4))(_dssslsensitivity 1))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_static
		(33686018 131586 )
		(33686018 33686018 33686018 514 )
		(33686018 131586 )
		(33686018 33686018 33686018 514 )
		(33686018 131586 )
		(33686018 33686018 33686018 514 )
		(33686018 131586 )
		(33686018 33686018 33686018 514 )
		(33686018 131586 )
		(33686018 33686018 33686018 514 )
		(33686018 131586 )
		(33686018 33686018 33686018 514 )
		(33686018 131586 )
		(33686018 33686018 33686018 514 )
		(33686018 131586 )
		(33686018 33686018 33686018 514 )
		(33686018 131586 )
		(33686018 33686018 33686018 514 )
	)
	(_model . Behavioral 3 -1
	)
)
I 000051 55 2474          1372433395228 Behavioral
(_unit VHDL (timestampcounter 0 25 (behavioral 0 36 ))
	(_version v63)
	(_time 1372433395229 2013.06.28 17:29:55)
	(_source (\./../../sourcecode/timestampCounter.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 75242074792275637321662e20)
	(_entity
		(_time 1372368069416)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal IncrementxSI ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal OverflowxSO ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_port (_internal DataxDO ~STD_LOGIC_VECTOR{13~downto~0}~12 0 33 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{14~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 14)(i 0))))))
		(_signal (_internal CountxDP ~STD_LOGIC_VECTOR{14~downto~0}~13 0 38 (_architecture (_uni ))))
		(_signal (_internal CountxDN ~STD_LOGIC_VECTOR{14~downto~0}~13 0 38 (_architecture (_uni ))))
		(_signal (_internal MSbDelayedxDN ~extieee.std_logic_1164.STD_LOGIC 0 40 (_architecture (_uni ))))
		(_signal (_internal MSbDelayedxDP ~extieee.std_logic_1164.STD_LOGIC 0 40 (_architecture (_uni ))))
		(_process
			(line__44(_architecture 0 0 44 (_assignment (_simple)(_alias((DataxDO)(CountxDP(d_13_0))))(_target(4))(_sensitivity(5(d_13_0))))))
			(line__49(_architecture 1 0 49 (_assignment (_simple)(_target(3))(_sensitivity(5(14))(8)))))
			(p_memless(_architecture 2 0 52 (_process (_simple)(_target(6)(7))(_sensitivity(5)(2)))))
			(p_memoryzing(_architecture 3 0 65 (_process (_target(5)(8))(_sensitivity(0)(1)(6)(7))(_dssslsensitivity 2))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33686018 33686018 131586 )
	)
	(_model . Behavioral 4 -1
	)
)
I 000051 55 45572         1372433395549 Structural
(_unit VHDL (usbaer_top_level 0 26 (structural 0 102 ))
	(_version v63)
	(_time 1372433395550 2013.06.28 17:29:55)
	(_source (\./../../sourcecode/USBAER_top_level.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_code bdeceae8eaeaebabbcb9e9baafe4ba)
	(_entity
		(_time 1372368069749)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(clockgen
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 136 (_entity (_in ))))
				(_port (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 137 (_entity (_in ))))
				(_port (_internal CLKOP ~extieee.std_logic_1164.STD_LOGIC 0 138 (_entity (_out ))))
				(_port (_internal LOCK ~extieee.std_logic_1164.STD_LOGIC 0 139 (_entity (_out ))))
			)
		)
		(shiftRegister
			(_object
				(_generic (_internal width ~extSTD.STANDARD.NATURAL 0 124 (_entity -1 )))
				(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 126 (_entity (_in ))))
				(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 127 (_entity (_in ))))
				(_port (_internal LatchxEI ~extieee.std_logic_1164.STD_LOGIC 0 128 (_entity (_in ))))
				(_port (_internal DxDI ~extieee.std_logic_1164.STD_LOGIC 0 129 (_entity (_in ))))
				(_port (_internal QxDO ~extieee.std_logic_1164.STD_LOGIC 0 130 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{width-1~downto~0}~13 0 131 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 52 )(i 0))))))
				(_port (_internal DataOutxDO ~STD_LOGIC_VECTOR{width-1~downto~0}~13 0 131 (_entity (_out ))))
			)
		)
		(AERfifo
			(_object
				(_port (_internal Data ~STD_LOGIC_VECTOR{15~downto~0}~1320 0 267 (_entity (_in ))))
				(_port (_internal WrClock ~extieee.std_logic_1164.STD_LOGIC 0 268 (_entity (_in ))))
				(_port (_internal RdClock ~extieee.std_logic_1164.STD_LOGIC 0 269 (_entity (_in ))))
				(_port (_internal WrEn ~extieee.std_logic_1164.STD_LOGIC 0 270 (_entity (_in ))))
				(_port (_internal RdEn ~extieee.std_logic_1164.STD_LOGIC 0 271 (_entity (_in ))))
				(_port (_internal Reset ~extieee.std_logic_1164.STD_LOGIC 0 272 (_entity (_in ))))
				(_port (_internal RPReset ~extieee.std_logic_1164.STD_LOGIC 0 273 (_entity (_in ))))
				(_port (_internal Q ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 274 (_entity (_out ))))
				(_port (_internal Empty ~extieee.std_logic_1164.STD_LOGIC 0 275 (_entity (_out ))))
				(_port (_internal Full ~extieee.std_logic_1164.STD_LOGIC 0 276 (_entity (_out ))))
				(_port (_internal AlmostEmpty ~extieee.std_logic_1164.STD_LOGIC 0 277 (_entity (_out ))))
				(_port (_internal AlmostFull ~extieee.std_logic_1164.STD_LOGIC 0 278 (_entity (_out ))))
			)
		)
		(wordRegister
			(_object
				(_generic (_internal width ~extSTD.STANDARD.NATURAL 0 230 (_entity -1 ((i 14)))))
				(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 232 (_entity (_in ))))
				(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 233 (_entity (_in ))))
				(_port (_internal WriteEnablexEI ~extieee.std_logic_1164.STD_LOGIC 0 234 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{width-1~downto~0}~1314 0 235 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 53 )(i 0))))))
				(_port (_internal DataInxDI ~STD_LOGIC_VECTOR{width-1~downto~0}~1314 0 235 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{width-1~downto~0}~1316 0 236 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 54 )(i 0))))))
				(_port (_internal DataOutxDO ~STD_LOGIC_VECTOR{width-1~downto~0}~1316 0 236 (_entity (_out ))))
			)
		)
		(earlyPaketTimer
			(_object
				(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 259 (_entity (_in ))))
				(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 260 (_entity (_in ))))
				(_port (_internal ClearxSI ~extieee.std_logic_1164.STD_LOGIC 0 261 (_entity (_in ))))
				(_port (_internal TimerExpiredxSO ~extieee.std_logic_1164.STD_LOGIC 0 262 (_entity (_out ))))
			)
		)
		(eventCounter
			(_object
				(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 241 (_entity (_in ))))
				(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 242 (_entity (_in ))))
				(_port (_internal ClearxSI ~extieee.std_logic_1164.STD_LOGIC 0 243 (_entity (_in ))))
				(_port (_internal IncrementxSI ~extieee.std_logic_1164.STD_LOGIC 0 244 (_entity (_in ))))
				(_port (_internal OverflowxSO ~extieee.std_logic_1164.STD_LOGIC 0 245 (_entity (_out ))))
			)
		)
		(timestampCounter
			(_object
				(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 250 (_entity (_in ))))
				(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 251 (_entity (_in ))))
				(_port (_internal IncrementxSI ~extieee.std_logic_1164.STD_LOGIC 0 252 (_entity (_in ))))
				(_port (_internal OverflowxSO ~extieee.std_logic_1164.STD_LOGIC 0 253 (_entity (_out ))))
				(_port (_internal DataxDO ~STD_LOGIC_VECTOR{13~downto~0}~1318 0 254 (_entity (_out ))))
			)
		)
		(synchronizerStateMachine
			(_object
				(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 154 (_entity (_in ))))
				(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 155 (_entity (_in ))))
				(_port (_internal RunxSI ~extieee.std_logic_1164.STD_LOGIC 0 156 (_entity (_in ))))
				(_port (_internal ConfigxSI ~extieee.std_logic_1164.STD_LOGIC 0 157 (_entity (_in ))))
				(_port (_internal SyncInxABI ~extieee.std_logic_1164.STD_LOGIC 0 158 (_entity (_in ))))
				(_port (_internal SyncOutxSBO ~extieee.std_logic_1164.STD_LOGIC 0 159 (_entity (_out ))))
				(_port (_internal TriggerxSO ~extieee.std_logic_1164.STD_LOGIC 0 160 (_entity (_out ))))
				(_port (_internal HostResetTimestampxSI ~extieee.std_logic_1164.STD_LOGIC 0 161 (_entity (_in ))))
				(_port (_internal ResetTimestampxSBO ~extieee.std_logic_1164.STD_LOGIC 0 162 (_entity (_out ))))
				(_port (_internal IncrementCounterxSO ~extieee.std_logic_1164.STD_LOGIC 0 163 (_entity (_out ))))
			)
		)
		(fifoStatemachine
			(_object
				(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 106 (_entity (_in ))))
				(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 107 (_entity (_in ))))
				(_port (_internal RunxSI ~extieee.std_logic_1164.STD_LOGIC 0 108 (_entity (_in ))))
				(_port (_internal FifoTransactionxSO ~extieee.std_logic_1164.STD_LOGIC 0 109 (_entity (_out ))))
				(_port (_internal FX2FifoInFullxSBI ~extieee.std_logic_1164.STD_LOGIC 0 110 (_entity (_in ))))
				(_port (_internal FifoEmptyxSI ~extieee.std_logic_1164.STD_LOGIC 0 111 (_entity (_in ))))
				(_port (_internal FifoReadxEO ~extieee.std_logic_1164.STD_LOGIC 0 112 (_entity (_out ))))
				(_port (_internal FX2FifoWritexEBO ~extieee.std_logic_1164.STD_LOGIC 0 113 (_entity (_out ))))
				(_port (_internal FX2FifoPktEndxSBO ~extieee.std_logic_1164.STD_LOGIC 0 114 (_entity (_out ))))
				(_port (_internal FX2FifoAddressxDO ~STD_LOGIC_VECTOR{1~downto~0}~13 0 115 (_entity (_out ))))
				(_port (_internal IncEventCounterxSO ~extieee.std_logic_1164.STD_LOGIC 0 116 (_entity (_out ))))
				(_port (_internal ResetEventCounterxSO ~extieee.std_logic_1164.STD_LOGIC 0 117 (_entity (_out ))))
				(_port (_internal ResetEarlyPaketTimerxSO ~extieee.std_logic_1164.STD_LOGIC 0 118 (_entity (_out ))))
				(_port (_internal EarlyPaketTimerOverflowxSI ~extieee.std_logic_1164.STD_LOGIC 0 119 (_entity (_in ))))
			)
		)
		(monitorStateMachine
			(_object
				(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 168 (_entity (_in ))))
				(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 169 (_entity (_in ))))
				(_port (_internal AERREQxSBI ~extieee.std_logic_1164.STD_LOGIC 0 170 (_entity (_in ))))
				(_port (_internal AERACKxSBO ~extieee.std_logic_1164.STD_LOGIC 0 171 (_entity (_out ))))
				(_port (_internal XxDI ~extieee.std_logic_1164.STD_LOGIC 0 172 (_entity (_in ))))
				(_port (_internal UseLongAckxSI ~extieee.std_logic_1164.STD_LOGIC 0 173 (_entity (_in ))))
				(_port (_internal FifoFullxSI ~extieee.std_logic_1164.STD_LOGIC 0 174 (_entity (_in ))))
				(_port (_internal FifoWritexEO ~extieee.std_logic_1164.STD_LOGIC 0 175 (_entity (_out ))))
				(_port (_internal TimestampRegWritexEO ~extieee.std_logic_1164.STD_LOGIC 0 176 (_entity (_out ))))
				(_port (_internal AddressRegWritexEO ~extieee.std_logic_1164.STD_LOGIC 0 177 (_entity (_out ))))
				(_port (_internal AddressTimestampSelectxSO ~STD_LOGIC_VECTOR{1~downto~0}~132 0 178 (_entity (_out ))))
				(_port (_internal ADCvalueReadyxSI ~extieee.std_logic_1164.STD_LOGIC 0 179 (_entity (_in ))))
				(_port (_internal ReadADCvaluexEO ~extieee.std_logic_1164.STD_LOGIC 0 180 (_entity (_out ))))
				(_port (_internal TimestampOverflowxSI ~extieee.std_logic_1164.STD_LOGIC 0 181 (_entity (_in ))))
				(_port (_internal TriggerxSI ~extieee.std_logic_1164.STD_LOGIC 0 182 (_entity (_in ))))
				(_port (_internal AddressMSBxDO ~STD_LOGIC_VECTOR{1~downto~0}~134 0 183 (_entity (_out ))))
				(_port (_internal ResetTimestampxSBI ~extieee.std_logic_1164.STD_LOGIC 0 184 (_entity (_in ))))
			)
		)
		(ADCStateMachine
			(_object
				(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 190 (_entity (_in ))))
				(_port (_internal ADCclockxCO ~extieee.std_logic_1164.STD_LOGIC 0 191 (_entity (_out ))))
				(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 192 (_entity (_in ))))
				(_port (_internal ADCwordxDI ~STD_LOGIC_VECTOR{9~downto~0}~13 0 193 (_entity (_in ))))
				(_port (_internal ADCoutxDO ~STD_LOGIC_VECTOR{13~downto~0}~13 0 194 (_entity (_out ))))
				(_port (_internal ADCoexEBO ~extieee.std_logic_1164.STD_LOGIC 0 195 (_entity (_out ))))
				(_port (_internal ADCstbyxEO ~extieee.std_logic_1164.STD_LOGIC 0 196 (_entity (_out ))))
				(_port (_internal ADCovrxSI ~extieee.std_logic_1164.STD_LOGIC 0 197 (_entity (_in ))))
				(_port (_internal RegisterWritexEO ~extieee.std_logic_1164.STD_LOGIC 0 198 (_entity (_out ))))
				(_port (_internal SRLatchxEI ~extieee.std_logic_1164.STD_LOGIC 0 199 (_entity (_in ))))
				(_port (_internal RunADCxSI ~extieee.std_logic_1164.STD_LOGIC 0 200 (_entity (_in ))))
				(_port (_internal ExposurexDI ~STD_LOGIC_VECTOR{15~downto~0}~13 0 201 (_entity (_in ))))
				(_port (_internal ColSettlexDI ~STD_LOGIC_VECTOR{15~downto~0}~136 0 202 (_entity (_in ))))
				(_port (_internal RowSettlexDI ~STD_LOGIC_VECTOR{15~downto~0}~138 0 203 (_entity (_in ))))
				(_port (_internal ResSettlexDI ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 204 (_entity (_in ))))
				(_port (_internal FramePeriodxDI ~STD_LOGIC_VECTOR{15~downto~0}~1312 0 205 (_entity (_in ))))
				(_port (_internal SBRet10xEI ~extieee.std_logic_1164.STD_LOGIC 0 206 (_entity (_in ))))
				(_port (_internal TestPixelxEI ~extieee.std_logic_1164.STD_LOGIC 0 207 (_entity (_in ))))
				(_port (_internal ExtTriggerxEI ~extieee.std_logic_1164.STD_LOGIC 0 208 (_entity (_in ))))
				(_port (_internal CDVSTestSRRowInxSO ~extieee.std_logic_1164.STD_LOGIC 0 209 (_entity (_out ))))
				(_port (_internal CDVSTestSRRowClockxSO ~extieee.std_logic_1164.STD_LOGIC 0 210 (_entity (_out ))))
				(_port (_internal CDVSTestSRColInxSO ~extieee.std_logic_1164.STD_LOGIC 0 211 (_entity (_out ))))
				(_port (_internal CDVSTestSRColClockxSO ~extieee.std_logic_1164.STD_LOGIC 0 212 (_entity (_out ))))
				(_port (_internal CDVSTestColMode0xSO ~extieee.std_logic_1164.STD_LOGIC 0 213 (_entity (_out ))))
				(_port (_internal CDVSTestColMode1xSO ~extieee.std_logic_1164.STD_LOGIC 0 214 (_entity (_out ))))
				(_port (_internal CDVSTestApsTxGatexSO ~extieee.std_logic_1164.STD_LOGIC 0 215 (_entity (_out ))))
				(_port (_internal ADCStateOutputLEDxSO ~extieee.std_logic_1164.STD_LOGIC 0 216 (_entity (_out ))))
			)
		)
		(ADCvalueReady
			(_object
				(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 221 (_entity (_in ))))
				(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 222 (_entity (_in ))))
				(_port (_internal RegisterWritexEI ~extieee.std_logic_1164.STD_LOGIC 0 223 (_entity (_in ))))
				(_port (_internal ReadValuexEI ~extieee.std_logic_1164.STD_LOGIC 0 224 (_entity (_in ))))
				(_port (_internal ValueReadyxSO ~extieee.std_logic_1164.STD_LOGIC 0 225 (_entity (_out ))))
			)
		)
		(cDVSResetStateMachine
			(_object
				(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 144 (_entity (_in ))))
				(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 145 (_entity (_in ))))
				(_port (_internal AERackxSBI ~extieee.std_logic_1164.STD_LOGIC 0 146 (_entity (_in ))))
				(_port (_internal RxcolGxSI ~extieee.std_logic_1164.STD_LOGIC 0 147 (_entity (_in ))))
				(_port (_internal cDVSresetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 148 (_entity (_in ))))
				(_port (_internal CDVSresetxRBO ~extieee.std_logic_1164.STD_LOGIC 0 149 (_entity (_out ))))
			)
		)
	)
	(_instantiation uClockGen 0 391 (_component clockgen )
		(_port
			((CLK)(IFClockxCI))
			((RESET)(ResetxR))
			((CLKOP)(ClockxC))
			((LOCK)(LockxS))
		)
		(_use (_entity . clockgen)
		)
	)
	(_instantiation shiftRegister_1 0 413 (_component shiftRegister )
		(_generic
			((width)((i 96)))
		)
		(_port
			((ClockxCI)(SRClockxC))
			((ResetxRBI)(ResetxRB))
			((LatchxEI)(SRLatchxE))
			((DxDI)(SRinxD))
			((QxDO)(SRoutxD))
			((DataOutxDO)(SRDataOutxD))
		)
		(_use (_entity . shiftRegister)
			(_generic
				((width)((i 96)))
			)
			(_port
				((ClockxCI)(ClockxCI))
				((ResetxRBI)(ResetxRBI))
				((LatchxEI)(LatchxEI))
				((DxDI)(DxDI))
				((QxDO)(QxDO))
				((DataOutxDO)(DataOutxDO))
			)
		)
	)
	(_instantiation uFifo 0 432 (_component AERfifo )
		(_port
			((Data)(FifoDataInxD))
			((WrClock)(ClockxC))
			((RdClock)(IfClockxC))
			((WrEn)(FifoWritexE))
			((RdEn)(FifoReadxE))
			((Reset)(ResetxR))
			((RPReset)(ResetxR))
			((Q)(FifoDataOutxD))
			((Empty)(FifoEmptyxS))
			((Full)(FifoFullxS))
			((AlmostEmpty)(FifoAlmostEmptyxS))
			((AlmostFull)(FifoAlmostFullxS))
		)
		(_use (_entity . AERfifo)
		)
	)
	(_instantiation uMonitorAddressRegister 0 449 (_component wordRegister )
		(_generic
			((width)((i 10)))
		)
		(_port
			((ClockxCI)(ClockxC))
			((ResetxRBI)(ResetxRB))
			((WriteEnablexEI)(AddressRegWritexE))
			((DataInxDI)(AERMonitorAddressxDI))
			((DataOutxDO)(AddressRegOutxD))
		)
		(_use (_entity . wordRegister)
			(_generic
				((width)((i 10)))
			)
			(_port
				((ClockxCI)(ClockxCI))
				((ResetxRBI)(ResetxRBI))
				((WriteEnablexEI)(WriteEnablexEI))
				((DataInxDI)(DataInxDI))
				((DataOutxDO)(DataOutxDO))
			)
		)
	)
	(_instantiation uMonitorTimestampRegister 0 459 (_component wordRegister )
		(_generic
			((width)((i 14)))
		)
		(_port
			((ClockxCI)(ClockxC))
			((ResetxRBI)(ResetxRB))
			((WriteEnablexEI)(TimestampRegWritexE))
			((DataInxDI)(ActualTimestampxD))
			((DataOutxDO)(MonitorTimestampxD))
		)
		(_use (_entity . wordRegister)
			(_generic
				((width)((i 14)))
			)
			(_port
				((ClockxCI)(ClockxCI))
				((ResetxRBI)(ResetxRBI))
				((WriteEnablexEI)(WriteEnablexEI))
				((DataInxDI)(DataInxDI))
				((DataOutxDO)(DataOutxDO))
			)
		)
	)
	(_instantiation uADCRegister 0 469 (_component wordRegister )
		(_generic
			((width)((i 14)))
		)
		(_port
			((ClockxCI)(IfClockxC))
			((ResetxRBI)(ResetxRB))
			((WriteEnablexEI)(ADCregWritexE))
			((DataInxDI)(ADCregInxD))
			((DataOutxDO)(ADCregOutxD))
		)
		(_use (_entity . wordRegister)
			(_generic
				((width)((i 14)))
			)
			(_port
				((ClockxCI)(ClockxCI))
				((ResetxRBI)(ResetxRBI))
				((WriteEnablexEI)(WriteEnablexEI))
				((DataInxDI)(DataInxDI))
				((DataOutxDO)(DataOutxDO))
			)
		)
	)
	(_instantiation uEarlyPaketTimer 0 481 (_component earlyPaketTimer )
		(_port
			((ClockxCI)(ClockxC))
			((ResetxRBI)(ResetxRB))
			((ClearxSI)(ResetEarlyPaketTimerxS))
			((TimerExpiredxSO)(EarlyPaketTimerOverflowxS))
		)
		(_use (_entity . earlyPaketTimer)
		)
	)
	(_instantiation uEventCounter 0 488 (_component eventCounter )
		(_port
			((ClockxCI)(ClockxC))
			((ResetxRBI)(ResetxRB))
			((ClearxSI)(ResetEventCounterxS))
			((IncrementxSI)(IncEventCounterxS))
			((OverflowxSO)(ECResetEarlyPaketTimerxS))
		)
		(_use (_entity . eventCounter)
		)
	)
	(_instantiation uTimestampCounter 0 496 (_component timestampCounter )
		(_port
			((ClockxCI)(ClockxC))
			((ResetxRBI)(CounterResetxRB))
			((IncrementxSI)(IncxS))
			((OverflowxSO)(TimestampOverflowxS))
			((DataxDO)(ActualTimestampxD))
		)
		(_use (_entity . timestampCounter)
		)
	)
	(_instantiation uSynchronizerStateMachine_1 0 504 (_component synchronizerStateMachine )
		(_port
			((ClockxCI)(ClockxC))
			((ResetxRBI)(ResetxRB))
			((RunxSI)(RunxS))
			((ConfigxSI)(TimestampMasterxS))
			((SyncInxABI)(SyncInxAB))
			((SyncOutxSBO)(SyncOutxSB))
			((TriggerxSO)(TriggerxS))
			((HostResetTimestampxSI)(HostResetTimestampxS))
			((ResetTimestampxSBO)(SynchronizerResetTimestampxSB))
			((IncrementCounterxSO)(IncxS))
		)
		(_use (_entity . synchronizerStateMachine)
		)
	)
	(_instantiation fifoStatemachine_1 0 519 (_component fifoStatemachine )
		(_port
			((ClockxCI)(IfClockxC))
			((ResetxRBI)(ResetxRB))
			((RunxSI)(RunxS))
			((FifoTransactionxSO)(FifoTransactionxS))
			((FX2FifoInFullxSBI)(FX2FifoInFullxSBI))
			((FifoEmptyxSI)(FifoEmptyxS))
			((FifoReadxEO)(FifoReadxE))
			((FX2FifoWritexEBO)(FX2FifoWritexEB))
			((FX2FifoPktEndxSBO)(FX2FifoPktEndxSB))
			((FX2FifoAddressxDO)(FX2FifoAddressxDO))
			((IncEventCounterxSO)(IncEventCounterxS))
			((ResetEventCounterxSO)(ResetEventCounterxS))
			((ResetEarlyPaketTimerxSO)(SMResetEarlyPaketTimerxS))
			((EarlyPaketTimerOverflowxSI)(EarlyPaketTimerOverflowxS))
		)
		(_use (_entity . fifoStatemachine)
		)
	)
	(_instantiation monitorStateMachine_1 0 536 (_component monitorStateMachine )
		(_port
			((ClockxCI)(ClockxC))
			((ResetxRBI)(ResetxRB))
			((AERREQxSBI)(AERREQxSB))
			((AERACKxSBO)(AERMonitorACKxSB))
			((XxDI)(AERMonitorAddressxDI(9)))
			((UseLongAckxSI)(UseLongAckxS))
			((FifoFullxSI)(FifoFullxS))
			((FifoWritexEO)(FifoWritexE))
			((TimestampRegWritexEO)(TimestampRegWritexE))
			((AddressRegWritexEO)(AddressRegWritexE))
			((AddressTimestampSelectxSO)(AddressTimestampSelectxS))
			((ADCvalueReadyxSI)(ADCvalueReadyxS))
			((ReadADCvaluexEO)(ReadADCvaluexE))
			((TimestampOverflowxSI)(TimestampOverflowxS))
			((TriggerxSI)(TriggerxS))
			((AddressMSBxDO)(AddressMSBxD))
			((ResetTimestampxSBI)(SynchronizerResetTimestampxSB))
		)
		(_use (_entity . monitorStateMachine)
		)
	)
	(_instantiation ADCStateMachine_1 0 556 (_component ADCStateMachine )
		(_port
			((ClockxCI)(IfClockxC))
			((ADCclockxCO)(ADCclockxC))
			((ResetxRBI)(ADCsmRstxE))
			((ADCwordxDI)(ADCwordxDI))
			((ADCoutxDO)(ADCdataxD))
			((ADCoexEBO)(ADCoexEB))
			((ADCstbyxEO)(ADCstbyxE))
			((ADCovrxSI)(ADCovrxS))
			((RegisterWritexEO)(ADCregWritexE))
			((SRLatchxEI)(SRLatchxE))
			((RunADCxSI)(RunADCxS))
			((ExposurexDI)(ExposurexD))
			((ColSettlexDI)(ColSettlexD))
			((RowSettlexDI)(RowSettlexD))
			((ResSettlexDI)(ResSettlexD))
			((FramePeriodxDI)(FramePeriodxD))
			((SBRet10xEI)(SBRet10xE))
			((TestPixelxEI)(TestPixelxE))
			((ExtTriggerxEI)(ExtTriggerxE))
			((CDVSTestSRRowInxSO)(CDVSTestSRRowInxS))
			((CDVSTestSRRowClockxSO)(CDVSTestSRRowClockxS))
			((CDVSTestSRColInxSO)(CDVSTestSRColInxS))
			((CDVSTestSRColClockxSO)(CDVSTestSRColClockxS))
			((CDVSTestColMode0xSO)(CDVSTestColMode0xS))
			((CDVSTestColMode1xSO)(CDVSTestColMode1xS))
			((CDVSTestApsTxGatexSO)(CDVSTestApsTxGatexS))
			((ADCStateOutputLEDxSO)(ADCStateOutputLEDxS))
		)
		(_use (_entity . ADCStateMachine)
			(_port
				((ClockxCI)(ClockxCI))
				((ADCclockxCO)(ADCclockxCO))
				((ResetxRBI)(ResetxRBI))
				((ADCwordxDI)(ADCwordxDI))
				((ADCoutxDO)(ADCoutxDO))
				((ADCstbyxEO)(ADCstbyxEO))
				((ADCoexEBO)(ADCoexEBO))
				((ADCovrxSI)(ADCovrxSI))
				((RegisterWritexEO)(RegisterWritexEO))
				((SRLatchxEI)(SRLatchxEI))
				((RunADCxSI)(RunADCxSI))
				((ExposurexDI)(ExposurexDI))
				((ColSettlexDI)(ColSettlexDI))
				((RowSettlexDI)(RowSettlexDI))
				((ResSettlexDI)(ResSettlexDI))
				((FramePeriodxDI)(FramePeriodxDI))
				((SBRet10xEI)(SBRet10xEI))
				((TestPixelxEI)(TestPixelxEI))
				((ExtTriggerxEI)(ExtTriggerxEI))
				((CDVSTestSRRowInxSO)(CDVSTestSRRowInxSO))
				((CDVSTestSRRowClockxSO)(CDVSTestSRRowClockxSO))
				((CDVSTestSRColInxSO)(CDVSTestSRColInxSO))
				((CDVSTestSRColClockxSO)(CDVSTestSRColClockxSO))
				((CDVSTestColMode0xSO)(CDVSTestColMode0xSO))
				((CDVSTestColMode1xSO)(CDVSTestColMode1xSO))
				((CDVSTestApsTxGatexSO)(CDVSTestApsTxGatexSO))
				((ADCStateOutputLEDxSO)(ADCStateOutputLEDxSO))
			)
		)
	)
	(_instantiation ADCvalueReady_1 0 590 (_component ADCvalueReady )
		(_port
			((ClockxCI)(ClockxC))
			((ResetxRBI)(ResetxRB))
			((RegisterWritexEI)(ADCregWritexE))
			((ReadValuexEI)(ReadADCvaluexE))
			((ValueReadyxSO)(ADCvalueReadyxS))
		)
		(_use (_entity . ADCvalueReady)
		)
	)
	(_instantiation cDVSResetStateMachine_1 0 598 (_component cDVSResetStateMachine )
		(_port
			((ClockxCI)(ClockxC))
			((ResetxRBI)(ResetxRB))
			((AERackxSBI)(AERREQxSB))
			((RxcolGxSI)(RxcolGxS))
			((cDVSresetxRBI)(PE3xSI))
			((CDVSresetxRBO)(CDVSTestPeriodicChipResetxRB))
		)
		(_use (_entity . cDVSResetStateMachine)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal FX2FifoDataxDIO ~STD_LOGIC_VECTOR{15~downto~0}~12 0 29 (_entity (_out ))))
		(_port (_internal FX2FifoInFullxSBI ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal FX2FifoWritexEBO ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_port (_internal FX2FifoReadxEBO ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
		(_port (_internal FX2FifoPktEndxSBO ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal FX2FifoAddressxDO ~STD_LOGIC_VECTOR{1~downto~0}~12 0 35 (_entity (_out ))))
		(_port (_internal IfClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_in ))))
		(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ))))
		(_port (_internal Sync1xABI ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_in ))))
		(_port (_internal SynchOutxSBO ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_out ))))
		(_port (_internal PC0xSIO ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_inout ))))
		(_port (_internal PC1xSIO ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_inout ))))
		(_port (_internal PC2xSIO ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_inout ))))
		(_port (_internal PC3xSIO ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_inout ))))
		(_port (_internal PA0xSIO ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_inout ))))
		(_port (_internal PA1xSIO ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_inout ))))
		(_port (_internal PA3xSIO ~extieee.std_logic_1164.STD_LOGIC 0 56 (_entity (_inout ))))
		(_port (_internal PA7xSIO ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_inout ))))
		(_port (_internal PE2xSI ~extieee.std_logic_1164.STD_LOGIC 0 59 (_entity (_in ))))
		(_port (_internal PE3xSI ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_in ))))
		(_port (_internal FXLEDxSI ~extieee.std_logic_1164.STD_LOGIC 0 62 (_entity (_in ))))
		(_port (_internal ADCclockxCO ~extieee.std_logic_1164.STD_LOGIC 0 65 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~12 0 66 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_port (_internal ADCwordxDI ~STD_LOGIC_VECTOR{9~downto~0}~12 0 66 (_entity (_in ))))
		(_port (_internal ADCoexEBO ~extieee.std_logic_1164.STD_LOGIC 0 68 (_entity (_out ))))
		(_port (_internal ADCstbyxEO ~extieee.std_logic_1164.STD_LOGIC 0 69 (_entity (_out ))))
		(_port (_internal ADCovrxSI ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_in ))))
		(_port (_internal CDVSTestSRRowClockxSO ~extieee.std_logic_1164.STD_LOGIC 0 72 (_entity (_out ))))
		(_port (_internal CDVSTestSRColClockxSO ~extieee.std_logic_1164.STD_LOGIC 0 73 (_entity (_out ))))
		(_port (_internal CDVSTestSRRowInxSO ~extieee.std_logic_1164.STD_LOGIC 0 74 (_entity (_out ))))
		(_port (_internal CDVSTestSRColInxSO ~extieee.std_logic_1164.STD_LOGIC 0 75 (_entity (_out ))))
		(_port (_internal CDVSTestBiasEnablexEO ~extieee.std_logic_1164.STD_LOGIC 0 77 (_entity (_out ))))
		(_port (_internal CDVSTestChipResetxRBO ~extieee.std_logic_1164.STD_LOGIC 0 78 (_entity (_out ))))
		(_port (_internal CDVSTestColMode0xSO ~extieee.std_logic_1164.STD_LOGIC 0 80 (_entity (_out ))))
		(_port (_internal CDVSTestColMode1xSO ~extieee.std_logic_1164.STD_LOGIC 0 81 (_entity (_out ))))
		(_port (_internal CDVSTestBiasDiagSelxSO ~extieee.std_logic_1164.STD_LOGIC 0 83 (_entity (_out ))))
		(_port (_internal CDVSTestBiasBitOutxSI ~extieee.std_logic_1164.STD_LOGIC 0 84 (_entity (_in ))))
		(_port (_internal CDVSTestApsTxGatexSO ~extieee.std_logic_1164.STD_LOGIC 0 86 (_entity (_out ))))
		(_port (_internal LED1xSO ~extieee.std_logic_1164.STD_LOGIC 0 89 (_entity (_out ))))
		(_port (_internal LED2xSO ~extieee.std_logic_1164.STD_LOGIC 0 90 (_entity (_out ))))
		(_port (_internal LED3xSO ~extieee.std_logic_1164.STD_LOGIC 0 91 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 93 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal DebugxSIO ~STD_LOGIC_VECTOR{15~downto~0}~122 0 93 (_entity (_inout ))))
		(_port (_internal AERMonitorREQxABI ~extieee.std_logic_1164.STD_LOGIC 0 96 (_entity (_in ))))
		(_port (_internal AERMonitorACKxSBO ~extieee.std_logic_1164.STD_LOGIC 0 97 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~124 0 98 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_port (_internal AERMonitorAddressxDI ~STD_LOGIC_VECTOR{9~downto~0}~124 0 98 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 115 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~132 0 178 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~134 0 183 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~13 0 193 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~13 0 194 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 201 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~136 0 202 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~138 0 203 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 204 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1312 0 205 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~1318 0 254 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1320 0 267 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 274 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~1324 0 285 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_signal (_internal MonitorTimestampxD ~STD_LOGIC_VECTOR{13~downto~0}~1324 0 285 (_architecture (_uni ))))
		(_signal (_internal ActualTimestampxD ~STD_LOGIC_VECTOR{13~downto~0}~1324 0 286 (_architecture (_uni ))))
		(_signal (_internal TimestampRegWritexE ~extieee.std_logic_1164.STD_LOGIC 0 289 (_architecture (_uni ))))
		(_signal (_internal SyncInxAB ~extieee.std_logic_1164.STD_LOGIC 0 291 (_architecture (_uni ))))
		(_signal (_internal AERREQxSB ~extieee.std_logic_1164.STD_LOGIC 0 293 (_architecture (_uni ))))
		(_signal (_internal AERReqSyncxSBN ~extieee.std_logic_1164.STD_LOGIC 0 293 (_architecture (_uni ))))
		(_signal (_internal AERMonitorACKxSB ~extieee.std_logic_1164.STD_LOGIC 0 295 (_architecture (_uni ))))
		(_signal (_internal UseLongAckxS ~extieee.std_logic_1164.STD_LOGIC 0 296 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1326 0 299 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal AddressTimestampSelectxS ~STD_LOGIC_VECTOR{1~downto~0}~1326 0 299 (_architecture (_uni ))))
		(_signal (_internal IncEventCounterxS ~extieee.std_logic_1164.STD_LOGIC 0 305 (_architecture (_uni ))))
		(_signal (_internal ResetEventCounterxS ~extieee.std_logic_1164.STD_LOGIC 0 306 (_architecture (_uni ))))
		(_signal (_internal ResetEarlyPaketTimerxS ~extieee.std_logic_1164.STD_LOGIC 0 307 (_architecture (_uni ))))
		(_signal (_internal EarlyPaketTimerOverflowxS ~extieee.std_logic_1164.STD_LOGIC 0 308 (_architecture (_uni ))))
		(_signal (_internal SMResetEarlyPaketTimerxS ~extieee.std_logic_1164.STD_LOGIC 0 309 (_architecture (_uni ))))
		(_signal (_internal ECResetEarlyPaketTimerxS ~extieee.std_logic_1164.STD_LOGIC 0 310 (_architecture (_uni ))))
		(_signal (_internal ClockxC ~extieee.std_logic_1164.STD_LOGIC 0 313 (_architecture (_uni )(_event))))
		(_signal (_internal IfClockxC ~extieee.std_logic_1164.STD_LOGIC 0 313 (_architecture (_uni ))))
		(_signal (_internal ResetxRB ~extieee.std_logic_1164.STD_LOGIC 0 314 (_architecture (_uni ))))
		(_signal (_internal ResetxR ~extieee.std_logic_1164.STD_LOGIC 0 314 (_architecture (_uni ))))
		(_signal (_internal RunxS ~extieee.std_logic_1164.STD_LOGIC 0 315 (_architecture (_uni ))))
		(_signal (_internal CounterResetxRB ~extieee.std_logic_1164.STD_LOGIC 0 316 (_architecture (_uni ))))
		(_signal (_internal SynchronizerResetTimestampxSB ~extieee.std_logic_1164.STD_LOGIC 0 317 (_architecture (_uni ))))
		(_signal (_internal CDVSTestChipResetxRB ~extieee.std_logic_1164.STD_LOGIC 0 318 (_internal (_uni ))))
		(_signal (_internal CDVSTestPeriodicChipResetxRB ~extieee.std_logic_1164.STD_LOGIC 0 319 (_architecture (_uni ))))
		(_signal (_internal RxcolGxS ~extieee.std_logic_1164.STD_LOGIC 0 320 (_architecture (_uni ))))
		(_signal (_internal TimestampOverflowxS ~extieee.std_logic_1164.STD_LOGIC 0 323 (_architecture (_uni ))))
		(_signal (_internal AddressMSBxD ~STD_LOGIC_VECTOR{1~downto~0}~1326 0 324 (_architecture (_uni ))))
		(_signal (_internal TimestampMasterxS ~extieee.std_logic_1164.STD_LOGIC 0 325 (_architecture (_uni ))))
		(_signal (_internal FifoTransactionxS ~extieee.std_logic_1164.STD_LOGIC 0 328 (_architecture (_uni ))))
		(_signal (_internal FX2FifoWritexEB ~extieee.std_logic_1164.STD_LOGIC 0 329 (_architecture (_uni ))))
		(_signal (_internal FX2FifoPktEndxSB ~extieee.std_logic_1164.STD_LOGIC 0 330 (_architecture (_uni ))))
		(_signal (_internal SyncOutxSB ~extieee.std_logic_1164.STD_LOGIC 0 331 (_architecture (_uni ))))
		(_signal (_internal HostResetTimestampxS ~extieee.std_logic_1164.STD_LOGIC 0 332 (_architecture (_uni ))))
		(_signal (_internal TriggerxS ~extieee.std_logic_1164.STD_LOGIC 0 334 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~1328 0 336 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_signal (_internal AddressRegOutxD ~STD_LOGIC_VECTOR{9~downto~0}~1328 0 336 (_architecture (_uni ))))
		(_signal (_internal AddressRegWritexE ~extieee.std_logic_1164.STD_LOGIC 0 337 (_architecture (_uni ))))
		(_signal (_internal AddressRegOut8xD ~extieee.std_logic_1164.STD_LOGIC 0 338 (_architecture (_uni ))))
		(_signal (_internal IncxS ~extieee.std_logic_1164.STD_LOGIC 0 341 (_architecture (_uni ))))
		(_signal (_internal ReadADCvaluexE ~extieee.std_logic_1164.STD_LOGIC 0 344 (_architecture (_uni ))))
		(_signal (_internal ADCvalueReadyxS ~extieee.std_logic_1164.STD_LOGIC 0 344 (_architecture (_uni ))))
		(_signal (_internal ADCregInxD ~STD_LOGIC_VECTOR{13~downto~0}~1324 0 345 (_architecture (_uni ))))
		(_signal (_internal ADCregOutxD ~STD_LOGIC_VECTOR{13~downto~0}~1324 0 346 (_architecture (_uni ))))
		(_signal (_internal ADCregWritexE ~extieee.std_logic_1164.STD_LOGIC 0 347 (_architecture (_uni ))))
		(_signal (_internal ADCdataxD ~STD_LOGIC_VECTOR{13~downto~0}~1324 0 348 (_architecture (_uni ))))
		(_signal (_internal SBRet10xE ~extieee.std_logic_1164.STD_LOGIC 0 349 (_architecture (_uni ))))
		(_signal (_internal ADCsmRstxE ~extieee.std_logic_1164.STD_LOGIC 0 351 (_architecture (_uni ))))
		(_signal (_internal ADCclockxC ~extieee.std_logic_1164.STD_LOGIC 0 352 (_architecture (_uni ))))
		(_signal (_internal ADCoexEB ~extieee.std_logic_1164.STD_LOGIC 0 353 (_architecture (_uni ))))
		(_signal (_internal ADCstbyxE ~extieee.std_logic_1164.STD_LOGIC 0 354 (_architecture (_uni ))))
		(_signal (_internal ADCovrxS ~extieee.std_logic_1164.STD_LOGIC 0 355 (_architecture (_uni ))))
		(_signal (_internal CDVSTestSRRowClockxS ~extieee.std_logic_1164.STD_LOGIC 0 356 (_architecture (_uni ))))
		(_signal (_internal CDVSTestSRRowInxS ~extieee.std_logic_1164.STD_LOGIC 0 356 (_architecture (_uni ))))
		(_signal (_internal CDVSTestSRColClockxS ~extieee.std_logic_1164.STD_LOGIC 0 357 (_architecture (_uni ))))
		(_signal (_internal CDVSTestSRColInxS ~extieee.std_logic_1164.STD_LOGIC 0 357 (_architecture (_uni ))))
		(_signal (_internal CDVSTestColMode0xS ~extieee.std_logic_1164.STD_LOGIC 0 358 (_architecture (_uni ))))
		(_signal (_internal CDVSTestColMode1xS ~extieee.std_logic_1164.STD_LOGIC 0 358 (_architecture (_uni ))))
		(_signal (_internal CDVSTestApsTxGatexS ~extieee.std_logic_1164.STD_LOGIC 0 359 (_architecture (_uni ))))
		(_signal (_internal ExtTriggerxE ~extieee.std_logic_1164.STD_LOGIC 0 360 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{95~downto~0}~13 0 362 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 95)(i 0))))))
		(_signal (_internal SRDataOutxD ~STD_LOGIC_VECTOR{95~downto~0}~13 0 362 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1330 0 364 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal ExposurexD ~STD_LOGIC_VECTOR{15~downto~0}~1330 0 364 (_architecture (_uni ))))
		(_signal (_internal ColSettlexD ~STD_LOGIC_VECTOR{15~downto~0}~1330 0 364 (_architecture (_uni ))))
		(_signal (_internal RowSettlexD ~STD_LOGIC_VECTOR{15~downto~0}~1330 0 364 (_architecture (_uni ))))
		(_signal (_internal ResSettlexD ~STD_LOGIC_VECTOR{15~downto~0}~1330 0 364 (_architecture (_uni ))))
		(_signal (_internal FramePeriodxD ~STD_LOGIC_VECTOR{15~downto~0}~1330 0 365 (_architecture (_uni ))))
		(_signal (_internal TestPixelxE ~extieee.std_logic_1164.STD_LOGIC 0 366 (_architecture (_uni ))))
		(_signal (_internal SRoutxD ~extieee.std_logic_1164.STD_LOGIC 0 368 (_architecture (_uni ))))
		(_signal (_internal SRinxD ~extieee.std_logic_1164.STD_LOGIC 0 368 (_architecture (_uni ))))
		(_signal (_internal SRLatchxE ~extieee.std_logic_1164.STD_LOGIC 0 368 (_architecture (_uni ))))
		(_signal (_internal SRClockxC ~extieee.std_logic_1164.STD_LOGIC 0 368 (_architecture (_uni ))))
		(_signal (_internal RunADCxS ~extieee.std_logic_1164.STD_LOGIC 0 369 (_architecture (_uni ))))
		(_signal (_internal ADCStateOutputLEDxS ~extieee.std_logic_1164.STD_LOGIC 0 371 (_architecture (_uni ))))
		(_signal (_internal LockxS ~extieee.std_logic_1164.STD_LOGIC 0 374 (_architecture (_uni ))))
		(_signal (_internal FifoDataInxD ~STD_LOGIC_VECTOR{15~downto~0}~1330 0 377 (_architecture (_uni ))))
		(_signal (_internal FifoDataOutxD ~STD_LOGIC_VECTOR{15~downto~0}~1330 0 377 (_architecture (_uni ))))
		(_signal (_internal FifoWritexE ~extieee.std_logic_1164.STD_LOGIC 0 378 (_architecture (_uni ))))
		(_signal (_internal FifoReadxE ~extieee.std_logic_1164.STD_LOGIC 0 378 (_architecture (_uni ))))
		(_signal (_internal FifoEmptyxS ~extieee.std_logic_1164.STD_LOGIC 0 379 (_architecture (_uni ))))
		(_signal (_internal FifoAlmostEmptyxS ~extieee.std_logic_1164.STD_LOGIC 0 379 (_architecture (_uni ))))
		(_signal (_internal FifoFullxS ~extieee.std_logic_1164.STD_LOGIC 0 379 (_architecture (_uni ))))
		(_signal (_internal FifoAlmostFullxS ~extieee.std_logic_1164.STD_LOGIC 0 379 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1332 0 382 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal selectADC ~STD_LOGIC_VECTOR{1~downto~0}~1332 0 382 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1334 0 383 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal selectaddress ~STD_LOGIC_VECTOR{1~downto~0}~1334 0 383 (_architecture (_string \"01"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1336 0 384 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal selecttimestamp ~STD_LOGIC_VECTOR{1~downto~0}~1336 0 384 (_architecture (_string \"00"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1338 0 385 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal selecttrigger ~STD_LOGIC_VECTOR{1~downto~0}~1338 0 385 (_architecture (_string \"10"\))))
		(_process
			(line__388(_architecture 0 0 388 (_assignment (_simple)(_alias((IfClockxC)(IfClockxCI)))(_target(60))(_sensitivity(6)))))
			(line__389(_architecture 1 0 389 (_assignment (_simple)(_alias((ADCclockxCO)(ADCclockxC)))(_target(21))(_sensitivity(90)))))
			(line__402(_architecture 2 0 402 (_assignment (_simple)(_alias((CDVSTestBiasDiagSelxSO)(PA0xSIO)))(_target(34))(_sensitivity(14)))))
			(line__405(_architecture 3 0 405 (_assignment (_simple)(_alias((ResetxRB)(ResetxRBI)))(_target(61))(_sensitivity(7)))))
			(line__406(_architecture 4 0 406 (_assignment (_simple)(_target(62))(_sensitivity(7)))))
			(line__407(_architecture 5 0 407 (_assignment (_simple)(_alias((CounterResetxRB)(SynchronizerResetTimestampxSB)))(_target(64))(_sensitivity(65)))))
			(line__409(_architecture 6 0 409 (_assignment (_simple)(_alias((FX2FifoReadxEBO)(_string \"1"\)))(_target(3)))))
			(line__411(_architecture 7 0 411 (_assignment (_simple)(_alias((SyncInxAB)(Sync1xABI)))(_target(47))(_sensitivity(8)))))
			(line__424(_architecture 8 0 424 (_assignment (_simple)(_alias((ExposurexD)(SRDataOutxD(d_15_0))))(_target(103))(_sensitivity(102(d_15_0))))))
			(line__425(_architecture 9 0 425 (_assignment (_simple)(_alias((ColSettlexD)(SRDataOutxD(d_31_16))))(_target(104))(_sensitivity(102(d_31_16))))))
			(line__426(_architecture 10 0 426 (_assignment (_simple)(_alias((RowSettlexD)(SRDataOutxD(d_47_32))))(_target(105))(_sensitivity(102(d_47_32))))))
			(line__427(_architecture 11 0 427 (_assignment (_simple)(_alias((ResSettlexD)(SRDataOutxD(d_63_48))))(_target(106))(_sensitivity(102(d_63_48))))))
			(line__428(_architecture 12 0 428 (_assignment (_simple)(_alias((FramePeriodxD)(SRDataOutxD(d_79_64))))(_target(107))(_sensitivity(102(d_79_64))))))
			(line__429(_architecture 13 0 429 (_assignment (_simple)(_alias((TestPixelxE)(SRDataOutxD(94))))(_target(108))(_sensitivity(102(94))))))
			(line__430(_architecture 14 0 430 (_assignment (_simple)(_alias((SBRet10xE)(SRDataOutxD(95))))(_target(88))(_sensitivity(102(95))))))
			(line__447(_architecture 15 0 447 (_assignment (_simple)(_alias((FX2FifoDataxDIO)(FifoDataOutxD)))(_target(0))(_sensitivity(117)))))
			(line__479(_architecture 16 0 479 (_assignment (_simple)(_alias((ADCregInxD)(ADCdataxD)))(_target(84))(_sensitivity(87)))))
			(line__517(_architecture 17 0 517 (_assignment (_simple)(_alias((TimestampMasterxS)(_string \"1"\)))(_target(71)))))
			(line__587(_architecture 18 0 587 (_assignment (_simple)(_alias((ADCovrxS)(ADCovrxSI)))(_target(93))(_sensitivity(25)))))
			(line__588(_architecture 19 0 588 (_assignment (_simple)(_target(89))(_sensitivity(61)(63)))))
			(line__607(_architecture 20 0 607 (_assignment (_simple)(_alias((SynchOutxSBO)(SyncOutxSB)))(_target(9))(_sensitivity(75)))))
			(line__608(_architecture 21 0 608 (_assignment (_simple)(_alias((FX2FifoPktEndxSBO)(FX2FifoPktEndxSB)))(_target(4))(_sensitivity(74)))))
			(line__609(_architecture 22 0 609 (_assignment (_simple)(_alias((FX2FifoWritexEBO)(FX2FifoWritexEB)))(_target(2))(_sensitivity(73)))))
			(line__610(_architecture 23 0 610 (_assignment (_simple)(_alias((AERMonitorACKxSBO)(AERMonitorACKxSB)))(_target(42))(_sensitivity(50)))))
			(line__613(_architecture 24 0 613 (_assignment (_simple)(_target(55))(_sensitivity(57)(58)))))
			(line__617(_architecture 25 0 617 (_assignment (_simple)(_target(80))(_sensitivity(78(9))(78(8))))))
			(line__624(_architecture 26 0 624 (_assignment (_simple)(_target(116))(_sensitivity(44)(52)(70)(78(d_7_0))(78(9))(80)(85)))))
			(line__631(_architecture 27 0 631 (_assignment (_simple)(_alias((LED1xSO)(CDVSTestChipResetxRB)))(_target(37))(_sensitivity(19)))))
			(line__632(_architecture 28 0 632 (_assignment (_simple)(_alias((LED2xSO)(RunxS)))(_target(38))(_sensitivity(63)))))
			(line__633(_architecture 29 0 633 (_assignment (_simple)(_alias((LED3xSO)(ADCStateOutputLEDxS)))(_target(39))(_sensitivity(114)))))
			(line__636(_architecture 30 0 636 (_assignment (_simple)(_alias((CDVSTestChipResetxRBO)(CDVSTestChipResetxRB)))(_target(31))(_sensitivity(19)))))
			(line__642(_architecture 31 0 642 (_assignment (_simple)(_target(30))(_sensitivity(18)))))
			(line__644(_architecture 32 0 644 (_assignment (_simple)(_alias((HostResetTimestampxS)(PA7xSIO)))(_target(76))(_sensitivity(17)))))
			(line__645(_architecture 33 0 645 (_assignment (_simple)(_alias((RunxS)(PA3xSIO)))(_target(63))(_sensitivity(16)))))
			(line__646(_architecture 34 0 646 (_assignment (_simple)(_alias((ExtTriggerxE)(PA1xSIO)))(_target(101))(_sensitivity(15)))))
			(line__648(_architecture 35 0 648 (_assignment (_simple)(_alias((RunADCxS)(PC0xSIO)))(_target(113))(_sensitivity(10)))))
			(line__649(_architecture 36 0 649 (_assignment (_simple)(_alias((SRClockxC)(PC1xSIO)))(_target(112))(_sensitivity(11)))))
			(line__650(_architecture 37 0 650 (_assignment (_simple)(_alias((SRLatchxE)(PC2xSIO)))(_target(111))(_sensitivity(12)))))
			(line__651(_architecture 38 0 651 (_assignment (_simple)(_alias((SRinxD)(PC3xSIO)))(_target(110))(_sensitivity(13)))))
			(line__653(_architecture 39 0 653 (_assignment (_simple)(_alias((CDVSTestSRColClockxSO)(CDVSTestSRColClockxS)))(_target(27))(_sensitivity(96)))))
			(line__654(_architecture 40 0 654 (_assignment (_simple)(_alias((CDVSTestSRRowClockxSO)(CDVSTestSRRowClockxS)))(_target(26))(_sensitivity(94)))))
			(line__655(_architecture 41 0 655 (_assignment (_simple)(_alias((CDVSTestSRColInxSO)(CDVSTestSRColInxS)))(_target(29))(_sensitivity(97)))))
			(line__656(_architecture 42 0 656 (_assignment (_simple)(_alias((CDVSTestSRRowInxSO)(CDVSTestSRRowInxS)))(_target(28))(_sensitivity(95)))))
			(line__658(_architecture 43 0 658 (_assignment (_simple)(_alias((CDVSTestColMode0xSO)(CDVSTestColMode0xS)))(_target(32))(_sensitivity(98)))))
			(line__659(_architecture 44 0 659 (_assignment (_simple)(_alias((CDVSTestColMode1xSO)(CDVSTestColMode1xS)))(_target(33))(_sensitivity(99)))))
			(line__661(_architecture 45 0 661 (_assignment (_simple)(_alias((CDVSTestApsTxGatexSO)(CDVSTestApsTxGatexS)))(_target(36))(_sensitivity(100)))))
			(line__663(_architecture 46 0 663 (_assignment (_simple)(_alias((ADCstbyxEO)(ADCstbyxE)))(_target(24))(_sensitivity(92)))))
			(line__664(_architecture 47 0 664 (_assignment (_simple)(_alias((ADCoexEBO)(ADCoexEB)))(_target(23))(_sensitivity(91)))))
			(line__667(_architecture 48 0 667 (_assignment (_simple)(_alias((RxcolGxS)(_string \"0"\)))(_target(68)))))
			(line__668(_architecture 49 0 668 (_assignment (_simple)(_alias((UseLongAckxS)(_string \"0"\)))(_target(51)))))
			(line__674(_architecture 50 0 674 (_assignment (_simple)(_alias((DebugxSIO(0))(ADCStateOutputLEDxS)))(_target(40(0)))(_sensitivity(114)))))
			(synchronizer(_architecture 51 0 680 (_process (_target(48)(49))(_sensitivity(59)(49)(41))(_dssslsensitivity 1))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
	)
	(_static
		(514 )
		(33686274 33686018 33686018 514 )
	)
	(_model . Structural 55 -1
	)
)
I 000051 55 1674          1372433395630 Behavioral
(_unit VHDL (adcvalueready 0 25 (behavioral 0 36 ))
	(_version v63)
	(_time 1372433395631 2013.06.28 17:29:55)
	(_source (\./../../sourcecode/ADCvalueReady.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 0b5b590d5d5c5c1c09051a5109)
	(_entity
		(_time 1372368070373)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in )(_event))))
		(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in ))))
		(_port (_internal RegisterWritexEI ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal ReadValuexEI ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal ValueReadyxSO ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
		(_type (_internal state 0 37 (_enum1 stidle stadcvalueready stread stadcvalueready2 (_to (i 0)(i 3)))))
		(_signal (_internal StatexDP state 0 40 (_architecture (_uni ))))
		(_signal (_internal StatexDN state 0 40 (_architecture (_uni ))))
		(_process
			(p_memless(_architecture 0 0 44 (_process (_simple)(_target(4)(6))(_sensitivity(2)(3)(5)))))
			(p_memoryzing(_architecture 1 0 78 (_process (_target(5))(_sensitivity(0)(1)(6))(_dssslsensitivity 2))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Behavioral 2 -1
	)
)
I 000051 55 2661          1372433395693 Behavioral
(_unit VHDL (cdvsresetstatemachine 0 25 (behavioral 0 37 ))
	(_version v63)
	(_time 1372433395694 2013.06.28 17:29:55)
	(_source (\./../../sourcecode/cDVSResetStateMachine.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 4919194b441f1b5e4c485b131d)
	(_entity
		(_time 1372368070692)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in )(_event))))
		(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in ))))
		(_port (_internal AERackxSBI ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal RxcolGxSI ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal cDVSresetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal CDVSresetxRBO ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ))))
		(_type (_internal state 0 38 (_enum1 stidle stevent stresetcdvs (_to (i 0)(i 2)))))
		(_signal (_internal StatexDP state 0 42 (_architecture (_uni ))))
		(_signal (_internal StatexDN state 0 42 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{18~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 18)(i 0))))))
		(_signal (_internal CountxDP ~STD_LOGIC_VECTOR{18~downto~0}~13 0 45 (_architecture (_uni ))))
		(_signal (_internal CountxDN ~STD_LOGIC_VECTOR{18~downto~0}~13 0 45 (_architecture (_uni ))))
		(_constant (_internal waitTime ~extSTD.STANDARD.INTEGER 0 47 (_architecture ((i 30)))))
		(_constant (_internal idleTime ~extSTD.STANDARD.INTEGER 0 48 (_architecture ((i 200000)))))
		(_process
			(p_memless(_architecture 0 0 53 (_process (_simple)(_target(5)(7)(9))(_sensitivity(2)(4)(6)(8)))))
			(p_memoryzing(_architecture 1 0 105 (_process (_target(6)(8))(_sensitivity(0)(1)(7)(9))(_dssslsensitivity 2))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_static
		(33686018 33686018 33686018 33686018 131586 )
		(33686018 33686018 33686018 33686018 131586 )
		(33686018 33686018 33686018 33686018 131586 )
		(33686018 33686018 33686018 33686018 131586 )
	)
	(_model . Behavioral 2 -1
	)
)
I 000051 55 2362          1372433395753 Behavioral
(_unit VHDL (shiftregister 0 30 (behavioral 0 42 ))
	(_version v63)
	(_time 1372433395754 2013.06.28 17:29:55)
	(_source (\./../../sourcecode/shiftRegister.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 87d6d78988d0da91828593dcd4)
	(_entity
		(_time 1372368071005)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_generic (_internal width ~extSTD.STANDARD.NATURAL 0 32 \32\ (_entity ((i 32)))))
		(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in )(_event))))
		(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal LatchxEI ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in )(_event))))
		(_port (_internal DxDI ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ))))
		(_port (_internal QxDO ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{width-1~downto~0}~12 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal DataOutxDO ~STD_LOGIC_VECTOR{width-1~downto~0}~12 0 39 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{width-1~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_signal (_internal StatexD ~STD_LOGIC_VECTOR{width-1~downto~0}~13 0 45 (_architecture (_uni ))))
		(_process
			(p_latch(_architecture 0 0 50 (_process (_target(5))(_sensitivity(1)(2)(6))(_dssslsensitivity 2))))
			(line__60(_architecture 1 0 60 (_assignment (_simple)(_target(4))(_sensitivity(6(_index 5)))(_read(6(_index 6))))))
			(p_memorizing(_architecture 2 0 63 (_process (_simple)(_target(6(0))(6(_range 7))(6))(_sensitivity(0)(1))(_read(3)(6(_range 8))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . Behavioral 9 -1
	)
)
I 000052 55 11668         1372433395814 Behavioural
(_unit VHDL (adcstatemachine_tb 0 20 (behavioural 0 23 ))
	(_version v63)
	(_time 1372433395815 2013.06.28 17:29:55)
	(_source (\./../../ADCStateMachine_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code c6969493c49191d1cdc9d29c96)
	(_entity
		(_time 1372368071331)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(ADCStateMachine
			(_object
				(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
				(_port (_internal ADCclockxCO ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_out ))))
				(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
				(_port (_internal ADCwordxDI ~STD_LOGIC_VECTOR{9~downto~0}~13 0 30 (_entity (_in ))))
				(_port (_internal ADCoutxDO ~STD_LOGIC_VECTOR{13~downto~0}~13 0 31 (_entity (_out ))))
				(_port (_internal ADCstbyxEO ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
				(_port (_internal ADCoexEBO ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ))))
				(_port (_internal ADCovrxSI ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
				(_port (_internal RegisterWritexEO ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
				(_port (_internal SRLatchxEI ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
				(_port (_internal RunADCxSI ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ))))
				(_port (_internal ExposurexDI ~STD_LOGIC_VECTOR{15~downto~0}~13 0 38 (_entity (_in ))))
				(_port (_internal ColSettlexDI ~STD_LOGIC_VECTOR{15~downto~0}~132 0 39 (_entity (_in ))))
				(_port (_internal RowSettlexDI ~STD_LOGIC_VECTOR{15~downto~0}~134 0 40 (_entity (_in ))))
				(_port (_internal ResSettlexDI ~STD_LOGIC_VECTOR{15~downto~0}~136 0 41 (_entity (_in ))))
				(_port (_internal FramePeriodxDI ~STD_LOGIC_VECTOR{15~downto~0}~138 0 42 (_entity (_in ))))
				(_port (_internal SBRet10xEI ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ))))
				(_port (_internal TestPixelxEI ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_in ))))
				(_port (_internal ExtTriggerxEI ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_in ))))
				(_port (_internal CDVSTestSRRowInxSO ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_out ))))
				(_port (_internal CDVSTestSRRowClockxSO ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_out ))))
				(_port (_internal CDVSTestSRColInxSO ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_out ))))
				(_port (_internal CDVSTestSRColClockxSO ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_out ))))
				(_port (_internal CDVSTestColMode0xSO ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_out ))))
				(_port (_internal CDVSTestColMode1xSO ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_out ))))
				(_port (_internal CDVSTestApsTxGatexSO ~extieee.std_logic_1164.STD_LOGIC 0 52 (_entity (_out ))))
				(_port (_internal ADCStateOutputLEDxSO ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_out ))))
			)
		)
	)
	(_instantiation ADCStateMachine_1 0 120 (_component ADCStateMachine )
		(_port
			((ClockxCI)(IfClockxC))
			((ADCclockxCO)(ADCclockxC))
			((ResetxRBI)(ResetxRB))
			((ADCwordxDI)(ADCwordxD))
			((ADCoutxDO)(ADCdataxD))
			((ADCstbyxEO)(ADCstbyxE))
			((ADCoexEBO)(ADCoexEB))
			((ADCovrxSI)(ADCovrxS))
			((RegisterWritexEO)(RegisterWritexE))
			((SRLatchxEI)(SRLatchxE))
			((RunADCxSI)(RunADCxS))
			((ExposurexDI)(ExposurexD))
			((ColSettlexDI)(ColSettlexD))
			((RowSettlexDI)(RowSettlexD))
			((ResSettlexDI)(ResSettlexD))
			((FramePeriodxDI)(FramePeriodxD))
			((SBRet10xEI)(SBRet10xE))
			((TestPixelxEI)(TestpixelxE))
			((ExtTriggerxEI)(ExtTriggerxE))
			((CDVSTestSRRowInxSO)(CDVSTestSRRowInxS))
			((CDVSTestSRRowClockxSO)(CDVSTestSRRowClockxS))
			((CDVSTestSRColInxSO)(CDVSTestSRColInxS))
			((CDVSTestSRColClockxSO)(CDVSTestSRColClockxS))
			((CDVSTestColMode0xSO)(CDVSTestColMode0xS))
			((CDVSTestColMode1xSO)(CDVSTestColMode1xS))
			((CDVSTestApsTxGatexSO)(CDVSTestApsTxGatexS))
			((ADCStateOutputLEDxSO)(ADCStateOutputLEDxS))
		)
		(_use (_entity . ADCStateMachine)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~13 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~13 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~132 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~134 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~136 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~138 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal IfClockxC ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ))))
		(_signal (_internal ADCclockxC ~extieee.std_logic_1164.STD_LOGIC 0 57 (_architecture (_uni ))))
		(_signal (_internal ResetxRB ~extieee.std_logic_1164.STD_LOGIC 0 58 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_signal (_internal ADCwordxD ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 59 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~1312 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_signal (_internal ADCdataxD ~STD_LOGIC_VECTOR{13~downto~0}~1312 0 60 (_architecture (_uni ))))
		(_signal (_internal ADCoexEB ~extieee.std_logic_1164.STD_LOGIC 0 61 (_architecture (_uni ))))
		(_signal (_internal ADCstbyxE ~extieee.std_logic_1164.STD_LOGIC 0 62 (_architecture (_uni ))))
		(_signal (_internal ADCovrxS ~extieee.std_logic_1164.STD_LOGIC 0 63 (_architecture (_uni ))))
		(_signal (_internal RegisterWritexE ~extieee.std_logic_1164.STD_LOGIC 0 64 (_architecture (_uni ))))
		(_signal (_internal SRLatchxE ~extieee.std_logic_1164.STD_LOGIC 0 65 (_architecture (_uni ))))
		(_signal (_internal RunADCxS ~extieee.std_logic_1164.STD_LOGIC 0 66 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 67 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal ExposurexD ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 67 (_architecture (_uni ))))
		(_signal (_internal ColSettlexD ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 68 (_architecture (_uni ))))
		(_signal (_internal RowSettlexD ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 69 (_architecture (_uni ))))
		(_signal (_internal ResSettlexD ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 70 (_architecture (_uni ))))
		(_signal (_internal FramePeriodxD ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 71 (_architecture (_uni ))))
		(_signal (_internal TestPixelxE ~extieee.std_logic_1164.STD_LOGIC 0 72 (_architecture (_uni ))))
		(_signal (_internal SBRet10xE ~extieee.std_logic_1164.STD_LOGIC 0 73 (_architecture (_uni ))))
		(_signal (_internal ExtTriggerxE ~extieee.std_logic_1164.STD_LOGIC 0 74 (_architecture (_uni ))))
		(_signal (_internal CDVSTestSRRowInxS ~extieee.std_logic_1164.STD_LOGIC 0 75 (_architecture (_uni ))))
		(_signal (_internal CDVSTestSRRowClockxS ~extieee.std_logic_1164.STD_LOGIC 0 76 (_architecture (_uni ))))
		(_signal (_internal CDVSTestSRColInxS ~extieee.std_logic_1164.STD_LOGIC 0 77 (_architecture (_uni ))))
		(_signal (_internal CDVSTestSRColClockxS ~extieee.std_logic_1164.STD_LOGIC 0 78 (_architecture (_uni ))))
		(_signal (_internal CDVSTestColMode0xS ~extieee.std_logic_1164.STD_LOGIC 0 79 (_architecture (_uni ))))
		(_signal (_internal CDVSTestColMode1xS ~extieee.std_logic_1164.STD_LOGIC 0 80 (_architecture (_uni ))))
		(_signal (_internal CDVSTestApsTxGatexS ~extieee.std_logic_1164.STD_LOGIC 0 81 (_architecture (_uni ))))
		(_signal (_internal ADCStateOutputLEDxS ~extieee.std_logic_1164.STD_LOGIC 0 82 (_architecture (_uni ))))
		(_constant (_internal Tpw_clk ~extSTD.STANDARD.TIME 0 84 (_architecture ((ns 4634391661857464543)))))
		(_process
			(clock_gen(_architecture 0 0 88 (_process (_wait_for)(_target(0)))))
			(line__94(_architecture 1 0 94 (_assignment (_simple)(_alias((ADCclockxC)(_string \"0"\)))(_target(1)))))
			(line__95(_architecture 2 0 95 (_assignment (_simple)(_target(2)))))
			(line__96(_architecture 3 0 96 (_assignment (_simple)(_target(3)))))
			(line__97(_architecture 4 0 97 (_assignment (_simple)(_target(4)))))
			(line__98(_architecture 5 0 98 (_assignment (_simple)(_alias((ADCoexEB)(_string \"0"\)))(_target(5)))))
			(line__99(_architecture 6 0 99 (_assignment (_simple)(_alias((ADCstbyxE)(_string \"0"\)))(_target(6)))))
			(line__100(_architecture 7 0 100 (_assignment (_simple)(_alias((RegisterWritexE)(_string \"0"\)))(_target(8)))))
			(line__101(_architecture 8 0 101 (_assignment (_simple)(_target(9)))))
			(line__102(_architecture 9 0 102 (_assignment (_simple)(_target(10)))))
			(line__103(_architecture 10 0 103 (_assignment (_simple)(_target(11)))))
			(line__104(_architecture 11 0 104 (_assignment (_simple)(_target(12)))))
			(line__105(_architecture 12 0 105 (_assignment (_simple)(_target(13)))))
			(line__106(_architecture 13 0 106 (_assignment (_simple)(_target(14)))))
			(line__107(_architecture 14 0 107 (_assignment (_simple)(_target(15)))))
			(line__108(_architecture 15 0 108 (_assignment (_simple)(_alias((TestPixelxE)(_string \"0"\)))(_target(16)))))
			(line__109(_architecture 16 0 109 (_assignment (_simple)(_alias((SBRet10xE)(_string \"0"\)))(_target(17)))))
			(line__110(_architecture 17 0 110 (_assignment (_simple)(_alias((ExtTriggerxE)(_string \"0"\)))(_target(18)))))
			(line__111(_architecture 18 0 111 (_assignment (_simple)(_alias((CDVSTestSRRowInxS)(_string \"0"\)))(_target(19)))))
			(line__112(_architecture 19 0 112 (_assignment (_simple)(_alias((CDVSTestSRRowClockxS)(_string \"0"\)))(_target(20)))))
			(line__113(_architecture 20 0 113 (_assignment (_simple)(_alias((CDVSTestSRColInxS)(_string \"0"\)))(_target(21)))))
			(line__114(_architecture 21 0 114 (_assignment (_simple)(_alias((CDVSTestSRColClockxS)(_string \"0"\)))(_target(22)))))
			(line__115(_architecture 22 0 115 (_assignment (_simple)(_alias((CDVSTestColMode0xS)(_string \"0"\)))(_target(23)))))
			(line__116(_architecture 23 0 116 (_assignment (_simple)(_alias((CDVSTestColMode1xS)(_string \"0"\)))(_target(24)))))
			(line__117(_architecture 24 0 117 (_assignment (_simple)(_alias((CDVSTestApsTxGatexS)(_string \"0"\)))(_target(25)))))
			(line__118(_architecture 25 0 118 (_assignment (_simple)(_alias((ADCStateOutputLEDxS)(_string \"0"\)))(_target(26)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
	(_static
		(33686274 50463491 771 )
		(67372036 67372036 67372036 1028 )
		(33686018 33686018 33686018 33686274 )
		(33686018 33686018 33686018 33751554 )
		(33686018 33686018 33686018 33686019 )
	)
	(_model . Behavioural 26 -1
	)
)
I 000051 55 13474         1372433396034 Behavioral
(_unit VHDL (adcstatemachine 0 25 (behavioral 0 57 ))
	(_version v63)
	(_time 1372433396035 2013.06.28 17:29:56)
	(_source (\./../../sourcecode/ADCStateMachine.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code a0f0f5f7a4f7f7b7a3a6f6a4b1fbf5)
	(_entity
		(_time 1372368071665)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in ))))
		(_port (_internal ADCclockxCO ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_out ))))
		(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_port (_internal ADCwordxDI ~STD_LOGIC_VECTOR{9~downto~0}~12 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_port (_internal ADCoutxDO ~STD_LOGIC_VECTOR{13~downto~0}~12 0 32 (_entity (_out ))))
		(_port (_internal ADCstbyxEO ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ))))
		(_port (_internal ADCoexEBO ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ))))
		(_port (_internal ADCovrxSI ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal RegisterWritexEO ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
		(_port (_internal SRLatchxEI ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ))))
		(_port (_internal RunADCxSI ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal ExposurexDI ~STD_LOGIC_VECTOR{15~downto~0}~12 0 39 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal ColSettlexDI ~STD_LOGIC_VECTOR{15~downto~0}~122 0 40 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~124 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal RowSettlexDI ~STD_LOGIC_VECTOR{15~downto~0}~124 0 41 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~126 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal ResSettlexDI ~STD_LOGIC_VECTOR{15~downto~0}~126 0 42 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~128 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal FramePeriodxDI ~STD_LOGIC_VECTOR{15~downto~0}~128 0 43 (_entity (_in ))))
		(_port (_internal SBRet10xEI ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_in ))))
		(_port (_internal TestPixelxEI ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_in ))))
		(_port (_internal ExtTriggerxEI ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_in ))))
		(_port (_internal CDVSTestSRRowInxSO ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_out ))))
		(_port (_internal CDVSTestSRRowClockxSO ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_out ))))
		(_port (_internal CDVSTestSRColInxSO ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_out ))))
		(_port (_internal CDVSTestSRColClockxSO ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_out ))))
		(_port (_internal CDVSTestColMode0xSO ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_out ))))
		(_port (_internal CDVSTestColMode1xSO ~extieee.std_logic_1164.STD_LOGIC 0 52 (_entity (_out ))))
		(_port (_internal CDVSTestApsTxGatexSO ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_out ))))
		(_port (_internal ADCStateOutputLEDxSO ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_out ))))
		(_type (_internal ColState 0 58 (_enum1 stidle streset streleasereset streadreset stcountreset stnextreset stintegrate ststopintegrate streadsignal stcountsignal stnextsignal stwaitframe stresett stinitat streadresett stinitbt streadsignalt stwaitt (_to (i 0)(i 17)))))
		(_type (_internal RowState 0 59 (_enum1 stidle stfeedrow stinit stread stwrite strowdone stcolumndone stcolsettle (_to (i 0)(i 7)))))
		(_signal (_internal ResetxRB ~extieee.std_logic_1164.STD_LOGIC 0 61 (_architecture (_uni ))))
		(_signal (_internal StateColxDP ColState 0 64 (_architecture (_uni ))))
		(_signal (_internal StateColxDN ColState 0 64 (_architecture (_uni ))))
		(_signal (_internal StateRowxDP RowState 0 65 (_architecture (_uni ))))
		(_signal (_internal StateRowxDN RowState 0 65 (_architecture (_uni ))))
		(_signal (_internal ADCwordWritexE ~extieee.std_logic_1164.STD_LOGIC 0 66 (_architecture (_uni ))))
		(_signal (_internal ClockxC ~extieee.std_logic_1164.STD_LOGIC 0 67 (_architecture (_uni )(_event))))
		(_signal (_internal StateClockxC ~extieee.std_logic_1164.STD_LOGIC 0 68 (_architecture (_uni )(_event))))
		(_signal (_internal CDVSTestSRRowInxS ~extieee.std_logic_1164.STD_LOGIC 0 71 (_architecture (_uni ))))
		(_signal (_internal CDVSTestSRRowClockxS ~extieee.std_logic_1164.STD_LOGIC 0 71 (_architecture (_uni ))))
		(_signal (_internal CDVSTestSRColInxS ~extieee.std_logic_1164.STD_LOGIC 0 71 (_architecture (_uni ))))
		(_signal (_internal CDVSTestSRColClockxS ~extieee.std_logic_1164.STD_LOGIC 0 71 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 76 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal ADCoutMSBxS ~STD_LOGIC_VECTOR{3~downto~0}~13 0 76 (_architecture (_uni ))))
		(_signal (_internal StartPixelxS ~extieee.std_logic_1164.STD_LOGIC 0 77 (_internal (_uni ))))
		(_signal (_internal StartColxSN ~extieee.std_logic_1164.STD_LOGIC 0 78 (_architecture (_uni ))))
		(_signal (_internal StartColxSP ~extieee.std_logic_1164.STD_LOGIC 0 78 (_architecture (_uni ))))
		(_signal (_internal StartRowxSN ~extieee.std_logic_1164.STD_LOGIC 0 79 (_architecture (_uni ))))
		(_signal (_internal StartRowxSP ~extieee.std_logic_1164.STD_LOGIC 0 79 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{32~downto~0}~13 0 82 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 32)(i 0))))))
		(_signal (_internal DividerColxDP ~STD_LOGIC_VECTOR{32~downto~0}~13 0 82 (_architecture (_uni ))))
		(_signal (_internal DividerColxDN ~STD_LOGIC_VECTOR{32~downto~0}~13 0 82 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{16~downto~0}~13 0 83 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 16)(i 0))))))
		(_signal (_internal DividerRowxDP ~STD_LOGIC_VECTOR{16~downto~0}~13 0 83 (_architecture (_uni ))))
		(_signal (_internal DividerRowxDN ~STD_LOGIC_VECTOR{16~downto~0}~13 0 83 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{25~downto~0}~13 0 84 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 25)(i 0))))))
		(_signal (_internal ExposureTxD ~STD_LOGIC_VECTOR{25~downto~0}~13 0 84 (_architecture (_uni ))))
		(_signal (_internal FramePeriodxD ~STD_LOGIC_VECTOR{25~downto~0}~13 0 85 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 87 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal CountRowxDN ~STD_LOGIC_VECTOR{7~downto~0}~13 0 87 (_architecture (_uni ))))
		(_signal (_internal CountRowxDP ~STD_LOGIC_VECTOR{7~downto~0}~13 0 87 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~13 0 88 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_signal (_internal CountColxDN ~STD_LOGIC_VECTOR{17~downto~0}~13 0 88 (_architecture (_uni ))))
		(_signal (_internal CountColxDP ~STD_LOGIC_VECTOR{17~downto~0}~13 0 88 (_architecture (_uni ))))
		(_signal (_internal DoReadxS ~extieee.std_logic_1164.STD_LOGIC 0 89 (_architecture (_uni ))))
		(_signal (_internal ReadDonexS ~extieee.std_logic_1164.STD_LOGIC 0 89 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 90 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal ReadCyclexS ~STD_LOGIC_VECTOR{1~downto~0}~13 0 90 (_architecture (_uni ))))
		(_signal (_internal ColModexD ~STD_LOGIC_VECTOR{1~downto~0}~13 0 91 (_architecture (_uni ))))
		(_signal (_internal TxGatexE ~extieee.std_logic_1164.STD_LOGIC 0 92 (_architecture (_uni ))))
		(_constant (_internal SizeX ~extSTD.STANDARD.INTEGER 0 96 (_architecture ((i 240)))))
		(_constant (_internal SizeY ~extSTD.STANDARD.INTEGER 0 97 (_architecture ((i 180)))))
		(_process
			(line__101(_architecture 0 0 101 (_assignment (_simple)(_target(27))(_sensitivity(2)(18)))))
			(line__103(_architecture 1 0 103 (_assignment (_simple)(_alias((ClockxC)(ClockxCI)))(_target(33))(_sensitivity(0)))))
			(line__104(_architecture 2 0 104 (_assignment (_simple)(_alias((StateClockxC)(ClockxC)))(_target(34))(_sensitivity(33)))))
			(line__105(_architecture 3 0 105 (_assignment (_simple)(_target(1))(_sensitivity(33)))))
			(line__107(_architecture 4 0 107 (_assignment (_simple)(_alias((CDVSTestSRRowInxSO)(CDVSTestSRRowInxS)))(_target(19))(_sensitivity(35)))))
			(line__108(_architecture 5 0 108 (_assignment (_simple)(_alias((CDVSTestSRColInxSO)(CDVSTestSRColInxS)))(_target(21))(_sensitivity(37)))))
			(line__111(_architecture 6 0 111 (_assignment (_simple)(_alias((ADCoutxDO)(ADCoutMSBxS(d_3_0))(ADCwordxDI(d_9_0))))(_target(4))(_sensitivity(3(d_9_0))(39(d_3_0))))))
			(line__112(_architecture 7 0 112 (_assignment (_simple)(_target(39))(_sensitivity(42)(44)(57)))))
			(line__113(_architecture 8 0 113 (_assignment (_simple)(_alias((ADCstbyxEO)(_string \"0"\)))(_target(5)))))
			(line__114(_architecture 9 0 114 (_assignment (_simple)(_alias((ADCoexEBO)(_string \"0"\)))(_target(6)))))
			(line__116(_architecture 10 0 116 (_assignment (_simple)(_alias((CDVSTestColMode0xSO)(ColModexD(0))))(_target(23))(_sensitivity(58(0))))))
			(line__117(_architecture 11 0 117 (_assignment (_simple)(_target(24))(_sensitivity(17)(18)(58(1))))))
			(line__121(_architecture 12 0 121 (_assignment (_simple)(_alias((ADCStateOutputLEDxSO)(TestPixelxEI)))(_target(26))(_sensitivity(17)))))
			(line__123(_architecture 13 0 123 (_assignment (_simple)(_target(50))(_sensitivity(15)))))
			(line__124(_architecture 14 0 124 (_assignment (_simple)(_target(49))(_sensitivity(11)))))
			(line__126(_architecture 15 0 126 (_assignment (_simple)(_alias((CDVSTestApsTxGatexSO)(TxGatexE)))(_target(25))(_sensitivity(59)))))
			(p_col(_architecture 16 0 129 (_process (_simple)(_target(29)(37)(38)(41)(46)(53)(55)(57)(58)(59))(_sensitivity(10)(11)(12)(13)(14)(17)(28)(42)(45)(49)(50)(54)(56)))))
			(p_row(_architecture 17 0 322 (_process (_simple)(_target(8)(31)(32)(35)(36)(43)(48)(51)(56))(_sensitivity(11)(12)(13)(28)(30)(47)(52)(54)(55)(57)))))
			(p_memoryzing(_architecture 18 0 401 (_process (_target(28)(30)(42)(44)(45)(47)(52)(54))(_sensitivity(27)(34)(29)(31)(41)(43)(46)(48)(51)(53))(_dssslsensitivity 2))))
			(p_clock_chip(_architecture 19 0 438 (_process (_target(20)(22))(_sensitivity(27)(33)(36)(38))(_dssslsensitivity 2))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_static
		(33686018 33686018 770 )
		(514 )
		(771 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 514 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 514 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 2 )
		(770 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 2 )
		(515 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 )
		(33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 514 )
		(33686018 33686018 )
	)
	(_model . Behavioral 20 -1
	)
)
I 000051 55 2368          1372758642903 Behavioral
(_unit VHDL (wordregister 0 30 (behavioral 0 41 ))
	(_version v63)
	(_time 1372758642904 2013.07.02 11:50:42)
	(_source (\./../../sourcecode/wordRegister.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code d682d684868080c0d1d3c48c82)
	(_entity
		(_time 1372368066647)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_generic (_internal width ~extSTD.STANDARD.NATURAL 0 32 \14\ (_entity ((i 14)))))
		(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in )(_event))))
		(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal WriteEnablexEI ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{width-1~downto~0}~12 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
		(_port (_internal DataInxDI ~STD_LOGIC_VECTOR{width-1~downto~0}~12 0 37 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{width-1~downto~0}~122 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal DataOutxDO ~STD_LOGIC_VECTOR{width-1~downto~0}~122 0 38 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{width-1~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_signal (_internal StatexDP ~STD_LOGIC_VECTOR{width-1~downto~0}~13 0 44 (_architecture (_uni ))))
		(_signal (_internal StatexDN ~STD_LOGIC_VECTOR{width-1~downto~0}~13 0 44 (_architecture (_uni ))))
		(_process
			(p_memless(_architecture 0 0 49 (_process (_simple)(_target(6)(4))(_sensitivity(5)(2)(3)))))
			(p_memorizing(_architecture 1 0 61 (_process (_target(5))(_sensitivity(0)(1)(6))(_dssslsensitivity 2))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . Behavioral 5 -1
	)
)
I 000050 55 19399         1372758643170 Structure
(_unit VHDL (aerfifo 0 14 (structure 0 30 ))
	(_version v63)
	(_time 1372758643171 2013.07.02 11:50:43)
	(_source (\./../../sourcecode/AERfifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(machxo(components)))
	(_code efbae6bcbcb9b9f9babcf6b5b8)
	(_entity
		(_time 1372368066962)
		(_use (std(standard))(ieee(std_logic_1164))(machxo(components)))
	)
	(_component
		(fifo8ka
			(_object
				(_generic (_internal FULLPOINTER1 ~STD_LOGIC_VECTOR{13~downto~0}~13 0 47 (_entity -1 )))
				(_generic (_internal FULLPOINTER ~STD_LOGIC_VECTOR{13~downto~0}~132 0 48 (_entity -1 )))
				(_generic (_internal AFPOINTER1 ~STD_LOGIC_VECTOR{13~downto~0}~134 0 49 (_entity -1 )))
				(_generic (_internal AEPOINTER1 ~STD_LOGIC_VECTOR{13~downto~0}~136 0 50 (_entity -1 )))
				(_generic (_internal AFPOINTER ~STD_LOGIC_VECTOR{13~downto~0}~138 0 51 (_entity -1 )))
				(_generic (_internal AEPOINTER ~STD_LOGIC_VECTOR{13~downto~0}~1310 0 52 (_entity -1 )))
				(_generic (_internal CSDECODE_R ~STD_LOGIC_VECTOR{1~downto~0}~13 0 53 (_entity -1 )))
				(_generic (_internal CSDECODE_W ~STD_LOGIC_VECTOR{1~downto~0}~1312 0 54 (_entity -1 )))
				(_generic (_internal RESETMODE ~STRING~13 0 55 (_entity -1 )))
				(_generic (_internal REGMODE ~STRING~1313 0 55 (_entity -1 )))
				(_generic (_internal DATA_WIDTH_R ~extSTD.STANDARD.INTEGER 0 56 (_entity -1 )))
				(_generic (_internal DATA_WIDTH_W ~extSTD.STANDARD.INTEGER 0 56 (_entity -1 )))
				(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 58 (_entity (_in ))))
				(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 58 (_entity (_in ))))
				(_port (_internal DI2 ~extieee.std_logic_1164.STD_LOGIC 0 58 (_entity (_in ))))
				(_port (_internal DI3 ~extieee.std_logic_1164.STD_LOGIC 0 59 (_entity (_in ))))
				(_port (_internal DI4 ~extieee.std_logic_1164.STD_LOGIC 0 59 (_entity (_in ))))
				(_port (_internal DI5 ~extieee.std_logic_1164.STD_LOGIC 0 59 (_entity (_in ))))
				(_port (_internal DI6 ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_in ))))
				(_port (_internal DI7 ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_in ))))
				(_port (_internal DI8 ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_in ))))
				(_port (_internal DI9 ~extieee.std_logic_1164.STD_LOGIC 0 61 (_entity (_in ))))
				(_port (_internal DI10 ~extieee.std_logic_1164.STD_LOGIC 0 61 (_entity (_in ))))
				(_port (_internal DI11 ~extieee.std_logic_1164.STD_LOGIC 0 61 (_entity (_in ))))
				(_port (_internal DI12 ~extieee.std_logic_1164.STD_LOGIC 0 62 (_entity (_in ))))
				(_port (_internal DI13 ~extieee.std_logic_1164.STD_LOGIC 0 62 (_entity (_in ))))
				(_port (_internal DI14 ~extieee.std_logic_1164.STD_LOGIC 0 63 (_entity (_in ))))
				(_port (_internal DI15 ~extieee.std_logic_1164.STD_LOGIC 0 63 (_entity (_in ))))
				(_port (_internal DI16 ~extieee.std_logic_1164.STD_LOGIC 0 64 (_entity (_in ))))
				(_port (_internal DI17 ~extieee.std_logic_1164.STD_LOGIC 0 64 (_entity (_in ))))
				(_port (_internal DI18 ~extieee.std_logic_1164.STD_LOGIC 0 65 (_entity (_in ))))
				(_port (_internal DI19 ~extieee.std_logic_1164.STD_LOGIC 0 65 (_entity (_in ))))
				(_port (_internal DI20 ~extieee.std_logic_1164.STD_LOGIC 0 66 (_entity (_in ))))
				(_port (_internal DI21 ~extieee.std_logic_1164.STD_LOGIC 0 66 (_entity (_in ))))
				(_port (_internal DI22 ~extieee.std_logic_1164.STD_LOGIC 0 67 (_entity (_in ))))
				(_port (_internal DI23 ~extieee.std_logic_1164.STD_LOGIC 0 67 (_entity (_in ))))
				(_port (_internal DI24 ~extieee.std_logic_1164.STD_LOGIC 0 68 (_entity (_in ))))
				(_port (_internal DI25 ~extieee.std_logic_1164.STD_LOGIC 0 68 (_entity (_in ))))
				(_port (_internal DI26 ~extieee.std_logic_1164.STD_LOGIC 0 69 (_entity (_in ))))
				(_port (_internal DI27 ~extieee.std_logic_1164.STD_LOGIC 0 69 (_entity (_in ))))
				(_port (_internal DI28 ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_in ))))
				(_port (_internal DI29 ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_in ))))
				(_port (_internal DI30 ~extieee.std_logic_1164.STD_LOGIC 0 71 (_entity (_in ))))
				(_port (_internal DI31 ~extieee.std_logic_1164.STD_LOGIC 0 71 (_entity (_in ))))
				(_port (_internal DI32 ~extieee.std_logic_1164.STD_LOGIC 0 72 (_entity (_in ))))
				(_port (_internal DI33 ~extieee.std_logic_1164.STD_LOGIC 0 72 (_entity (_in ))))
				(_port (_internal DI34 ~extieee.std_logic_1164.STD_LOGIC 0 73 (_entity (_in ))))
				(_port (_internal DI35 ~extieee.std_logic_1164.STD_LOGIC 0 73 (_entity (_in ))))
				(_port (_internal FULLI ~extieee.std_logic_1164.STD_LOGIC 0 74 (_entity (_in ))))
				(_port (_internal CSW0 ~extieee.std_logic_1164.STD_LOGIC 0 74 (_entity (_in ))))
				(_port (_internal CSW1 ~extieee.std_logic_1164.STD_LOGIC 0 75 (_entity (_in ))))
				(_port (_internal EMPTYI ~extieee.std_logic_1164.STD_LOGIC 0 75 (_entity (_in ))))
				(_port (_internal CSR0 ~extieee.std_logic_1164.STD_LOGIC 0 76 (_entity (_in ))))
				(_port (_internal CSR1 ~extieee.std_logic_1164.STD_LOGIC 0 76 (_entity (_in ))))
				(_port (_internal WE ~extieee.std_logic_1164.STD_LOGIC 0 76 (_entity (_in ))))
				(_port (_internal RE ~extieee.std_logic_1164.STD_LOGIC 0 77 (_entity (_in ))))
				(_port (_internal CLKW ~extieee.std_logic_1164.STD_LOGIC 0 77 (_entity (_in ))))
				(_port (_internal CLKR ~extieee.std_logic_1164.STD_LOGIC 0 77 (_entity (_in ))))
				(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 78 (_entity (_in ))))
				(_port (_internal RPRST ~extieee.std_logic_1164.STD_LOGIC 0 78 (_entity (_in ))))
				(_port (_internal DO0 ~extieee.std_logic_1164.STD_LOGIC 0 79 (_entity (_out ))))
				(_port (_internal DO1 ~extieee.std_logic_1164.STD_LOGIC 0 79 (_entity (_out ))))
				(_port (_internal DO2 ~extieee.std_logic_1164.STD_LOGIC 0 80 (_entity (_out ))))
				(_port (_internal DO3 ~extieee.std_logic_1164.STD_LOGIC 0 80 (_entity (_out ))))
				(_port (_internal DO4 ~extieee.std_logic_1164.STD_LOGIC 0 81 (_entity (_out ))))
				(_port (_internal DO5 ~extieee.std_logic_1164.STD_LOGIC 0 81 (_entity (_out ))))
				(_port (_internal DO6 ~extieee.std_logic_1164.STD_LOGIC 0 82 (_entity (_out ))))
				(_port (_internal DO7 ~extieee.std_logic_1164.STD_LOGIC 0 82 (_entity (_out ))))
				(_port (_internal DO8 ~extieee.std_logic_1164.STD_LOGIC 0 83 (_entity (_out ))))
				(_port (_internal DO9 ~extieee.std_logic_1164.STD_LOGIC 0 83 (_entity (_out ))))
				(_port (_internal DO10 ~extieee.std_logic_1164.STD_LOGIC 0 84 (_entity (_out ))))
				(_port (_internal DO11 ~extieee.std_logic_1164.STD_LOGIC 0 84 (_entity (_out ))))
				(_port (_internal DO12 ~extieee.std_logic_1164.STD_LOGIC 0 85 (_entity (_out ))))
				(_port (_internal DO13 ~extieee.std_logic_1164.STD_LOGIC 0 85 (_entity (_out ))))
				(_port (_internal DO14 ~extieee.std_logic_1164.STD_LOGIC 0 86 (_entity (_out ))))
				(_port (_internal DO15 ~extieee.std_logic_1164.STD_LOGIC 0 86 (_entity (_out ))))
				(_port (_internal DO16 ~extieee.std_logic_1164.STD_LOGIC 0 87 (_entity (_out ))))
				(_port (_internal DO17 ~extieee.std_logic_1164.STD_LOGIC 0 87 (_entity (_out ))))
				(_port (_internal DO18 ~extieee.std_logic_1164.STD_LOGIC 0 88 (_entity (_out ))))
				(_port (_internal DO19 ~extieee.std_logic_1164.STD_LOGIC 0 88 (_entity (_out ))))
				(_port (_internal DO20 ~extieee.std_logic_1164.STD_LOGIC 0 89 (_entity (_out ))))
				(_port (_internal DO21 ~extieee.std_logic_1164.STD_LOGIC 0 89 (_entity (_out ))))
				(_port (_internal DO22 ~extieee.std_logic_1164.STD_LOGIC 0 90 (_entity (_out ))))
				(_port (_internal DO23 ~extieee.std_logic_1164.STD_LOGIC 0 90 (_entity (_out ))))
				(_port (_internal DO24 ~extieee.std_logic_1164.STD_LOGIC 0 91 (_entity (_out ))))
				(_port (_internal DO25 ~extieee.std_logic_1164.STD_LOGIC 0 91 (_entity (_out ))))
				(_port (_internal DO26 ~extieee.std_logic_1164.STD_LOGIC 0 92 (_entity (_out ))))
				(_port (_internal DO27 ~extieee.std_logic_1164.STD_LOGIC 0 92 (_entity (_out ))))
				(_port (_internal DO28 ~extieee.std_logic_1164.STD_LOGIC 0 93 (_entity (_out ))))
				(_port (_internal DO29 ~extieee.std_logic_1164.STD_LOGIC 0 93 (_entity (_out ))))
				(_port (_internal DO30 ~extieee.std_logic_1164.STD_LOGIC 0 94 (_entity (_out ))))
				(_port (_internal DO31 ~extieee.std_logic_1164.STD_LOGIC 0 94 (_entity (_out ))))
				(_port (_internal DO32 ~extieee.std_logic_1164.STD_LOGIC 0 95 (_entity (_out ))))
				(_port (_internal DO33 ~extieee.std_logic_1164.STD_LOGIC 0 95 (_entity (_out ))))
				(_port (_internal DO34 ~extieee.std_logic_1164.STD_LOGIC 0 96 (_entity (_out ))))
				(_port (_internal DO35 ~extieee.std_logic_1164.STD_LOGIC 0 96 (_entity (_out ))))
				(_port (_internal EF ~extieee.std_logic_1164.STD_LOGIC 0 97 (_entity (_out ))))
				(_port (_internal AEF ~extieee.std_logic_1164.STD_LOGIC 0 97 (_entity (_out ))))
				(_port (_internal AFF ~extieee.std_logic_1164.STD_LOGIC 0 97 (_entity (_out ))))
				(_port (_internal FF ~extieee.std_logic_1164.STD_LOGIC 0 98 (_entity (_out ))))
			)
		)
		(vhi
			(_object
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_out ))))
			)
		)
		(vlo
			(_object
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_out ))))
			)
		)
	)
	(_instantiation AERfifo_0_1 0 140 (_component fifo8ka )
		(_generic
			((FULLPOINTER1)(_string \"01111111110001"\))
			((FULLPOINTER)(_string \"01111111111001"\))
			((AFPOINTER1)(_string \"00011111010001"\))
			((AEPOINTER1)(_string \"00000001011111"\))
			((AFPOINTER)(_string \"00011111011001"\))
			((AEPOINTER)(_string \"00000001010111"\))
			((CSDECODE_R)(_string \"11"\))
			((CSDECODE_W)(_string \"11"\))
			((RESETMODE)(_string \"ASYNC"\))
			((REGMODE)(_string \"NOREG"\))
			((DATA_WIDTH_R)((i 9)))
			((DATA_WIDTH_W)((i 9)))
		)
		(_port
			((DI0)(Data(0)))
			((DI1)(Data(1)))
			((DI2)(Data(2)))
			((DI3)(Data(3)))
			((DI4)(Data(4)))
			((DI5)(Data(5)))
			((DI6)(Data(6)))
			((DI7)(Data(7)))
			((DI8)(Data(8)))
			((DI9)(scuba_vlo))
			((DI10)(scuba_vlo))
			((DI11)(scuba_vlo))
			((DI12)(scuba_vlo))
			((DI13)(scuba_vlo))
			((DI14)(scuba_vlo))
			((DI15)(scuba_vlo))
			((DI16)(scuba_vlo))
			((DI17)(scuba_vlo))
			((DI18)(scuba_vlo))
			((DI19)(scuba_vlo))
			((DI20)(scuba_vlo))
			((DI21)(scuba_vlo))
			((DI22)(scuba_vlo))
			((DI23)(scuba_vlo))
			((DI24)(scuba_vlo))
			((DI25)(scuba_vlo))
			((DI26)(scuba_vlo))
			((DI27)(scuba_vlo))
			((DI28)(scuba_vlo))
			((DI29)(scuba_vlo))
			((DI30)(scuba_vlo))
			((DI31)(scuba_vlo))
			((DI32)(scuba_vlo))
			((DI33)(scuba_vlo))
			((DI34)(scuba_vlo))
			((DI35)(scuba_vlo))
			((FULLI)(Full_int))
			((CSW0)(scuba_vhi))
			((CSW1)(scuba_vhi))
			((EMPTYI)(Empty_int))
			((CSR0)(scuba_vhi))
			((CSR1)(scuba_vhi))
			((WE)(WrEn))
			((RE)(RdEn))
			((CLKW)(WrClock))
			((CLKR)(RdClock))
			((RST)(Reset))
			((RPRST)(RPReset))
			((DO0)(Q(0)))
			((DO1)(Q(1)))
			((DO2)(Q(2)))
			((DO3)(Q(3)))
			((DO4)(Q(4)))
			((DO5)(Q(5)))
			((DO6)(Q(6)))
			((DO7)(Q(7)))
			((DO8)(Q(8)))
			((DO9)(_open))
			((DO10)(_open))
			((DO11)(_open))
			((DO12)(_open))
			((DO13)(_open))
			((DO14)(_open))
			((DO15)(_open))
			((DO16)(_open))
			((DO17)(_open))
			((DO18)(_open))
			((DO19)(_open))
			((DO20)(_open))
			((DO21)(_open))
			((DO22)(_open))
			((DO23)(_open))
			((DO24)(_open))
			((DO25)(_open))
			((DO26)(_open))
			((DO27)(_open))
			((DO28)(_open))
			((DO29)(_open))
			((DO30)(_open))
			((DO31)(_open))
			((DO32)(_open))
			((DO33)(_open))
			((DO34)(_open))
			((DO35)(_open))
			((EF)(Empty_int))
			((AEF)(AlmostEmpty))
			((AFF)(AlmostFull))
			((FF)(Full_int))
		)
		(_use (_entity machxo fifo8ka)
			(_generic
				((DATA_WIDTH_W)((i 9)))
				((DATA_WIDTH_R)((i 9)))
				((REGMODE)(_string \"NOREG"\))
				((RESETMODE)(_string \"ASYNC"\))
				((CSDECODE_W)(_string \"11"\))
				((CSDECODE_R)(_string \"11"\))
				((AEPOINTER)(_string \"00000001010111"\))
				((AEPOINTER1)(_string \"00000001011111"\))
				((AFPOINTER)(_string \"00011111011001"\))
				((AFPOINTER1)(_string \"00011111010001"\))
				((FULLPOINTER)(_string \"01111111111001"\))
				((FULLPOINTER1)(_string \"01111111110001"\))
			)
		)
	)
	(_instantiation scuba_vhi_inst 0 173 (_component vhi )
		(_port
			((Z)(scuba_vhi))
		)
		(_use (_entity machxo vhi)
		)
	)
	(_instantiation scuba_vlo_inst 0 176 (_component vlo )
		(_port
			((Z)(scuba_vlo))
		)
		(_use (_entity machxo vlo)
		)
	)
	(_instantiation AERfifo_1_0 0 179 (_component fifo8ka )
		(_generic
			((FULLPOINTER1)(_string \"00000000000000"\))
			((FULLPOINTER)(_string \"11111111111111"\))
			((AFPOINTER1)(_string \"00000000000000"\))
			((AEPOINTER1)(_string \"00000000000000"\))
			((AFPOINTER)(_string \"11111111111111"\))
			((AEPOINTER)(_string \"11111111111111"\))
			((CSDECODE_R)(_string \"11"\))
			((CSDECODE_W)(_string \"11"\))
			((RESETMODE)(_string \"ASYNC"\))
			((REGMODE)(_string \"NOREG"\))
			((DATA_WIDTH_R)((i 9)))
			((DATA_WIDTH_W)((i 9)))
		)
		(_port
			((DI0)(Data(9)))
			((DI1)(Data(10)))
			((DI2)(Data(11)))
			((DI3)(Data(12)))
			((DI4)(Data(13)))
			((DI5)(Data(14)))
			((DI6)(Data(15)))
			((DI7)(scuba_vlo))
			((DI8)(scuba_vlo))
			((DI9)(scuba_vlo))
			((DI10)(scuba_vlo))
			((DI11)(scuba_vlo))
			((DI12)(scuba_vlo))
			((DI13)(scuba_vlo))
			((DI14)(scuba_vlo))
			((DI15)(scuba_vlo))
			((DI16)(scuba_vlo))
			((DI17)(scuba_vlo))
			((DI18)(scuba_vlo))
			((DI19)(scuba_vlo))
			((DI20)(scuba_vlo))
			((DI21)(scuba_vlo))
			((DI22)(scuba_vlo))
			((DI23)(scuba_vlo))
			((DI24)(scuba_vlo))
			((DI25)(scuba_vlo))
			((DI26)(scuba_vlo))
			((DI27)(scuba_vlo))
			((DI28)(scuba_vlo))
			((DI29)(scuba_vlo))
			((DI30)(scuba_vlo))
			((DI31)(scuba_vlo))
			((DI32)(scuba_vlo))
			((DI33)(scuba_vlo))
			((DI34)(scuba_vlo))
			((DI35)(scuba_vlo))
			((FULLI)(Full_int))
			((CSW0)(scuba_vhi))
			((CSW1)(scuba_vhi))
			((EMPTYI)(Empty_int))
			((CSR0)(scuba_vhi))
			((CSR1)(scuba_vhi))
			((WE)(WrEn))
			((RE)(RdEn))
			((CLKW)(WrClock))
			((CLKR)(RdClock))
			((RST)(Reset))
			((RPRST)(RPReset))
			((DO0)(Q(9)))
			((DO1)(Q(10)))
			((DO2)(Q(11)))
			((DO3)(Q(12)))
			((DO4)(Q(13)))
			((DO5)(Q(14)))
			((DO6)(Q(15)))
			((DO7)(_open))
			((DO8)(_open))
			((DO9)(_open))
			((DO10)(_open))
			((DO11)(_open))
			((DO12)(_open))
			((DO13)(_open))
			((DO14)(_open))
			((DO15)(_open))
			((DO16)(_open))
			((DO17)(_open))
			((DO18)(_open))
			((DO19)(_open))
			((DO20)(_open))
			((DO21)(_open))
			((DO22)(_open))
			((DO23)(_open))
			((DO24)(_open))
			((DO25)(_open))
			((DO26)(_open))
			((DO27)(_open))
			((DO28)(_open))
			((DO29)(_open))
			((DO30)(_open))
			((DO31)(_open))
			((DO32)(_open))
			((DO33)(_open))
			((DO34)(_open))
			((DO35)(_open))
			((EF)(_open))
			((AEF)(_open))
			((AFF)(_open))
			((FF)(_open))
		)
		(_use (_entity machxo fifo8ka)
			(_generic
				((DATA_WIDTH_W)((i 9)))
				((DATA_WIDTH_R)((i 9)))
				((REGMODE)(_string \"NOREG"\))
				((RESETMODE)(_string \"ASYNC"\))
				((CSDECODE_W)(_string \"11"\))
				((CSDECODE_R)(_string \"11"\))
				((AEPOINTER)(_string \"11111111111111"\))
				((AEPOINTER1)(_string \"00000000000000"\))
				((AFPOINTER)(_string \"11111111111111"\))
				((AFPOINTER1)(_string \"00000000000000"\))
				((FULLPOINTER)(_string \"11111111111111"\))
				((FULLPOINTER1)(_string \"00000000000000"\))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal Data ~STD_LOGIC_VECTOR{15~downto~0}~12 0 16 (_entity (_in ))))
		(_port (_internal WrClock ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
		(_port (_internal RdClock ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
		(_port (_internal WrEn ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_in ))))
		(_port (_internal RdEn ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_in ))))
		(_port (_internal Reset ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_in ))))
		(_port (_internal RPReset ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal Q ~STD_LOGIC_VECTOR{15~downto~0}~122 0 23 (_entity (_out ))))
		(_port (_internal Empty ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_out ))))
		(_port (_internal Full ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_out ))))
		(_port (_internal AlmostEmpty ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_out ))))
		(_port (_internal AlmostFull ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_out ))))
		(_signal (_internal scuba_vhi ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_signal (_internal Empty_int ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal Full_int ~extieee.std_logic_1164.STD_LOGIC 0 35 (_architecture (_uni ))))
		(_signal (_internal scuba_vlo ~extieee.std_logic_1164.STD_LOGIC 0 36 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~13 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~132 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~134 0 49 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~136 0 50 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~138 0 51 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~1310 0 52 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 53 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1312 0 54 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_type (_internal ~STRING~13 0 55 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_type (_internal ~STRING~1313 0 55 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_process
			(line__211(_architecture 0 0 211 (_assignment (_simple)(_alias((Empty)(Empty_int)))(_target(8))(_sensitivity(13)))))
			(line__212(_architecture 1 0 212 (_assignment (_simple)(_alias((Full)(Full_int)))(_target(9))(_sensitivity(14)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_model . Structure 2 -1
	)
)
I 000033 55 1433 0 structure_con
(_configuration VHDL (structure_con 0 217 (AERfifo))
	(_version v63)
	(_time 1372758643189 2013.07.02 11:50:43)
	(_source (\./../../sourcecode/AERfifo.vhd\))
	(_use (std(standard))(machxo(components))(ieee(std_logic_1164)))
	(_code feaaf5afafa8a8e9fbf0eda5ab)
	(_architecture Structure
		(_instantiation AERfifo_0_1
			(_entity machxo fifo8ka V
				(_generic
					((DATA_WIDTH_W)(_code 0))
					((DATA_WIDTH_R)(_code 1))
					((REGMODE)(_code 2))
					((RESETMODE)(_code 3))
					((CSDECODE_W)(_code 4))
					((CSDECODE_R)(_code 5))
					((AEPOINTER)(_code 6))
					((AEPOINTER1)(_code 7))
					((AFPOINTER)(_code 8))
					((AFPOINTER1)(_code 9))
					((FULLPOINTER)(_code 10))
					((FULLPOINTER1)(_code 11))
				)
			)
		)
		(_instantiation scuba_vhi_inst
			(_entity machxo vhi V
			)
		)
		(_instantiation scuba_vlo_inst
			(_entity machxo vlo V
			)
		)
		(_instantiation AERfifo_1_0
			(_entity machxo fifo8ka V
				(_generic
					((DATA_WIDTH_W)(_code 12))
					((DATA_WIDTH_R)(_code 13))
					((REGMODE)(_code 14))
					((RESETMODE)(_code 15))
					((CSDECODE_W)(_code 16))
					((CSDECODE_R)(_code 17))
					((AEPOINTER)(_code 18))
					((AEPOINTER1)(_code 19))
					((AFPOINTER)(_code 20))
					((AFPOINTER1)(_code 21))
					((FULLPOINTER)(_code 22))
					((FULLPOINTER1)(_code 23))
				)
			)
		)
		(_model . Structure_CON__AERfifo__Structure__code__0 24 -1
		)
	)
)
I 000050 55 5069          1372758643268 Structure
(_unit VHDL (clockgen 0 14 (structure 0 24 ))
	(_version v63)
	(_time 1372758643269 2013.07.02 11:50:43)
	(_source (\./../../sourcecode/clockgen.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(machxo(components)))
	(_code 4c19464e4c1b4e5a4a420e161a)
	(_entity
		(_time 1372368067259)
		(_use (std(standard))(ieee(std_logic_1164))(machxo(components)))
	)
	(_component
		(vlo
			(_object
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
			)
		)
		(ehxpllc
			(_object
				(_generic (_internal DUTY ~extSTD.STANDARD.INTEGER 0 36 (_entity -1 )))
				(_generic (_internal PHASEADJ ~extSTD.STANDARD.INTEGER 0 36 (_entity -1 )))
				(_generic (_internal DELAY_CNTL ~STRING~13 0 37 (_entity -1 )))
				(_generic (_internal CLKOK_DIV ~extSTD.STANDARD.INTEGER 0 37 (_entity -1 )))
				(_generic (_internal FDEL ~extSTD.STANDARD.INTEGER 0 38 (_entity -1 )))
				(_generic (_internal CLKFB_DIV ~extSTD.STANDARD.INTEGER 0 38 (_entity -1 )))
				(_generic (_internal CLKOP_DIV ~extSTD.STANDARD.INTEGER 0 39 (_entity -1 )))
				(_generic (_internal CLKI_DIV ~extSTD.STANDARD.INTEGER 0 39 (_entity -1 )))
				(_port (_internal CLKI ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ))))
				(_port (_internal CLKFB ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ))))
				(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ))))
				(_port (_internal DDAMODE ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_in ))))
				(_port (_internal DDAIZR ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_in ))))
				(_port (_internal DDAILAG ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_in ))))
				(_port (_internal DDAIDEL0 ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ))))
				(_port (_internal DDAIDEL1 ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ))))
				(_port (_internal DDAIDEL2 ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ))))
				(_port (_internal CLKOP ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_out ))))
				(_port (_internal CLKOS ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_out ))))
				(_port (_internal CLKOK ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_out ))))
				(_port (_internal CLKINTFB ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_out ))))
				(_port (_internal LOCK ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_out ))))
			)
		)
	)
	(_instantiation scuba_vlo_inst 0 79 (_component vlo )
		(_port
			((Z)(scuba_vlo))
		)
		(_use (_entity machxo vlo)
		)
	)
	(_instantiation PLLCInst_0 0 82 (_component ehxpllc )
		(_generic
			((DUTY)((i 4)))
			((PHASEADJ)((i 0)))
			((DELAY_CNTL)(_string \"STATIC"\))
			((CLKOK_DIV)((i 2)))
			((FDEL)((i 0)))
			((CLKFB_DIV)((i 3)))
			((CLKOP_DIV)((i 8)))
			((CLKI_DIV)((i 1)))
		)
		(_port
			((CLKI)(CLK))
			((CLKFB)(CLKOP_t))
			((RST)(RESET))
			((DDAMODE)(scuba_vlo))
			((DDAIZR)(scuba_vlo))
			((DDAILAG)(scuba_vlo))
			((DDAIDEL0)(scuba_vlo))
			((DDAIDEL1)(scuba_vlo))
			((DDAIDEL2)(scuba_vlo))
			((CLKOP)(CLKOP_t))
			((CLKOS)(_open))
			((CLKOK)(_open))
			((CLKINTFB)(_open))
			((LOCK)(LOCK))
		)
		(_use (_entity machxo ehxpllc)
			(_generic
				((CLKI_DIV)((i 1)))
				((CLKFB_DIV)((i 3)))
				((CLKOP_DIV)((i 8)))
				((CLKOK_DIV)((i 2)))
				((PHASEADJ)((i 0)))
				((FDEL)((i 0)))
				((DUTY)((i 4)))
				((DELAY_CNTL)(_string \"STATIC"\))
			)
			(_port
				((clki)(CLKI))
				((clkfb)(CLKFB))
				((rst)(RST))
				((ddamode)(DDAMODE))
				((ddaizr)(DDAIZR))
				((ddailag)(DDAILAG))
				((ddaidel0)(DDAIDEL0))
				((ddaidel1)(DDAIDEL1))
				((ddaidel2)(DDAIDEL2))
				((clkos)(CLKOS))
				((clkop)(CLKOP))
				((clkok)(CLKOK))
				((lock)(LOCK))
				((clkintfb)(CLKINTFB))
			)
		)
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
		(_port (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
		(_port (_internal CLKOP ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_out ))))
		(_port (_internal LOCK ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_out ))))
		(_signal (_internal scuba_vlo ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ))))
		(_signal (_internal CLKOP_t ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_type (_internal ~STRING~13 0 37 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_process
			(line__94(_architecture 0 0 94 (_assignment (_simple)(_alias((CLKOP)(CLKOP_t)))(_target(2))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
	)
	(_model . Structure 1 -1
	)
)
I 000033 55 1120 0 structure_con
(_configuration VHDL (structure_con 0 99 (clockgen))
	(_version v63)
	(_time 1372758643280 2013.07.02 11:50:43)
	(_source (\./../../sourcecode/clockgen.vhd\))
	(_use (std(standard))(machxo(components))(ieee(std_logic_1164)))
	(_code 5c08565e0b0a0a4b595d4f0709)
	(_architecture Structure
		(_instantiation scuba_vlo_inst
			(_entity machxo vlo V
			)
		)
		(_instantiation PLLCInst_0
			(_entity machxo ehxpllc V
				(_generic
					((CLKI_DIV)(_code 0))
					((CLKFB_DIV)(_code 1))
					((CLKOP_DIV)(_code 2))
					((CLKOK_DIV)(_code 3))
					((PHASEADJ)(_code 4))
					((FDEL)(_code 5))
					((DUTY)(_code 6))
					((DELAY_CNTL)(_code 7))
				)
				(_port
					((clki)(CLKI))
					((clkfb)(CLKFB))
					((rst)(RST))
					((ddamode)(DDAMODE))
					((ddaizr)(DDAIZR))
					((ddailag)(DDAILAG))
					((ddaidel0)(DDAIDEL0))
					((ddaidel1)(DDAIDEL1))
					((ddaidel2)(DDAIDEL2))
					((clkos)(CLKOS))
					((clkop)(CLKOP))
					((clkok)(CLKOK))
					((lock)(LOCK))
					((clkintfb)(CLKINTFB))
				)
			)
		)
		(_model . Structure_CON__clockgen__Structure__code__0 8 -1
		)
	)
)
I 000051 55 1879          1372758643342 Behavioral
(_unit VHDL (earlypakettimer 0 25 (behavioral 0 33 ))
	(_version v63)
	(_time 1372758643343 2013.07.02 11:50:43)
	(_source (\./../../sourcecode/earlyPaketTimer.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 9acf9695cacccc8cca9d83c1cb)
	(_entity
		(_time 1372368067550)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in )(_event))))
		(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in ))))
		(_port (_internal ClearxSI ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal TimerExpiredxSO ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{20~downto~0}~13 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 20)(i 0))))))
		(_signal (_internal CountxDN ~STD_LOGIC_VECTOR{20~downto~0}~13 0 36 (_architecture (_uni ))))
		(_signal (_internal CountxDP ~STD_LOGIC_VECTOR{20~downto~0}~13 0 36 (_architecture (_uni ))))
		(_process
			(p_memless(_architecture 0 0 41 (_process (_simple)(_target(3)(4))(_sensitivity(2)(5)))))
			(p_memoryzing(_architecture 1 0 55 (_process (_target(5))(_sensitivity(0)(1)(4))(_dssslsensitivity 2))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 33686018 2 )
	)
	(_model . Behavioral 2 -1
	)
)
I 000051 55 1665          1372758643400 Behavioral
(_unit VHDL (eventbeforeoverflow 0 30 (behavioral 0 39 ))
	(_version v63)
	(_time 1372758643401 2013.07.02 11:50:43)
	(_source (\./../../sourcecode/EventBeforeOverflow.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code c99cc59dc69e98df9f98dd939a)
	(_entity
		(_time 1372368067881)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in )(_event))))
		(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal OverflowxDI ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal EventxDI ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal EventBeforeOverflowxDO ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
		(_type (_internal state 0 40 (_enum1 stidle stevent stoverflow (_to (i 0)(i 2)))))
		(_signal (_internal StatexDP state 0 42 (_architecture (_uni ))))
		(_signal (_internal StatexDN state 0 42 (_architecture (_uni ))))
		(_process
			(p_memless(_architecture 0 0 47 (_process (_simple)(_target(6)(4))(_sensitivity(5)(2)(3)))))
			(p_memorizing(_architecture 1 0 74 (_process (_target(5))(_sensitivity(0)(1)(6))(_dssslsensitivity 2))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Behavioral 2 -1
	)
)
I 000051 55 1935          1372758643459 Behavioral
(_unit VHDL (eventcounter 0 26 (behavioral 0 35 ))
	(_version v63)
	(_time 1372758643460 2013.07.02 11:50:43)
	(_source (\./../../sourcecode/eventCounter.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 07525300065056115105135d55)
	(_entity
		(_time 1372368068203)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal ClearxSI ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal IncrementxSI ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal OverflowxSO ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{8~downto~0}~13 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_signal (_internal CountxDP ~STD_LOGIC_VECTOR{8~downto~0}~13 0 37 (_architecture (_uni ))))
		(_signal (_internal CountxDN ~STD_LOGIC_VECTOR{8~downto~0}~13 0 37 (_architecture (_uni ))))
		(_process
			(p_memoryless(_architecture 0 0 41 (_process (_simple)(_target(6)(4))(_sensitivity(5)(2)(3)))))
			(p_memoryzing(_architecture 1 0 61 (_process (_target(5))(_sensitivity(0)(1)(6))(_dssslsensitivity 2))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33686018 2 )
		(33686018 33686018 2 )
		(33686018 33686018 2 )
	)
	(_model . Behavioral 2 -1
	)
)
I 000051 55 3232          1372758643522 Behavioral
(_unit VHDL (fifostatemachine 0 25 (behavioral 0 53 ))
	(_version v63)
	(_time 1372758643523 2013.07.02 11:50:43)
	(_source (\./../../sourcecode/fifoStatemachine.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 46131144491114501748551d13)
	(_entity
		(_time 1372368068503)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in )(_event))))
		(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in ))))
		(_port (_internal RunxSI ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal FifoTransactionxSO ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
		(_port (_internal FX2FifoInFullxSBI ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal FifoEmptyxSI ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
		(_port (_internal FifoReadxEO ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_out ))))
		(_port (_internal FX2FifoWritexEBO ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_out ))))
		(_port (_internal FX2FifoPktEndxSBO ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal FX2FifoAddressxDO ~STD_LOGIC_VECTOR{1~downto~0}~12 0 42 (_entity (_out ))))
		(_port (_internal IncEventCounterxSO ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_out ))))
		(_port (_internal ResetEventCounterxSO ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_out ))))
		(_port (_internal ResetEarlyPaketTimerxSO ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_out ))))
		(_port (_internal EarlyPaketTimerOverflowxSI ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_in ))))
		(_type (_internal state 0 54 (_enum1 stidle stearlypaket1 stsetupwrite1 stwrite (_to (i 0)(i 3)))))
		(_signal (_internal StatexDP state 0 57 (_architecture (_uni ))))
		(_signal (_internal StatexDN state 0 57 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR~13 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 1))))))
		(_constant (_internal EP2 ~STD_LOGIC_VECTOR~13 0 61 (_architecture (_string \"00"\))))
		(_type (_internal ~STD_LOGIC_VECTOR~131 0 62 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 1))))))
		(_constant (_internal EP6 ~STD_LOGIC_VECTOR~131 0 62 (_architecture (_string \"10"\))))
		(_process
			(p_memless(_architecture 0 0 68 (_process (_simple)(_target(15)(3)(6)(7)(8)(9)(10)(11)(12))(_sensitivity(14)(2)(4)(5)(13)))))
			(p_memoryzing(_architecture 1 0 127 (_process (_target(14))(_sensitivity(0)(1)(15))(_dssslsensitivity 2))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . Behavioral 2 -1
	)
)
I 000051 55 6993          1372758643583 Behavioral
(_unit VHDL (monitorstatemachine 0 25 (behavioral 0 68 ))
	(_version v63)
	(_time 1372758643584 2013.07.02 11:50:43)
	(_source (\./../../sourcecode/monitorStateMachine.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 84d1818ad6d385928d828181c2dfd7)
	(_entity
		(_time 1372368068804)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in )(_event))))
		(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in ))))
		(_port (_internal AERREQxSBI ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal AERACKxSBO ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
		(_port (_internal XxDI ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal UseLongAckxSI ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal FifoFullxSI ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in ))))
		(_port (_internal FifoWritexEO ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_out ))))
		(_port (_internal TimestampRegWritexEO ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_out ))))
		(_port (_internal AddressRegWritexEO ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal AddressTimestampSelectxSO ~STD_LOGIC_VECTOR{1~downto~0}~12 0 48 (_entity (_out ))))
		(_port (_internal ADCvalueReadyxSI ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_in ))))
		(_port (_internal ReadADCvaluexEO ~extieee.std_logic_1164.STD_LOGIC 0 52 (_entity (_out ))))
		(_port (_internal TimestampOverflowxSI ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_in ))))
		(_port (_internal TriggerxSI ~extieee.std_logic_1164.STD_LOGIC 0 58 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~122 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal AddressMSBxDO ~STD_LOGIC_VECTOR{1~downto~0}~122 0 61 (_entity (_out ))))
		(_port (_internal ResetTimestampxSBI ~extieee.std_logic_1164.STD_LOGIC 0 64 (_entity (_in ))))
		(_type (_internal state 0 69 (_enum1 stidle stwraddress stwrtime stwait stoverflow stresettimestamp stfifofull streqrelease stadc stadctime stwrtriggertime stwrtrigger (_to (i 0)(i 11)))))
		(_signal (_internal AERREQxSB ~extieee.std_logic_1164.STD_LOGIC 0 72 (_architecture (_uni ))))
		(_signal (_internal StatexDP state 0 75 (_architecture (_uni ))))
		(_signal (_internal StatexDN state 0 75 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 76 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal CountxDP ~STD_LOGIC_VECTOR{7~downto~0}~13 0 76 (_architecture (_uni ))))
		(_signal (_internal CountxDN ~STD_LOGIC_VECTOR{7~downto~0}~13 0 76 (_architecture (_uni ))))
		(_signal (_internal TriggerxDP ~extieee.std_logic_1164.STD_LOGIC 0 77 (_architecture (_uni ))))
		(_signal (_internal TriggerxDN ~extieee.std_logic_1164.STD_LOGIC 0 77 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 80 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal TimestampOverflowxDN ~STD_LOGIC_VECTOR{15~downto~0}~13 0 80 (_architecture (_uni ))))
		(_signal (_internal TimestampOverflowxDP ~STD_LOGIC_VECTOR{15~downto~0}~13 0 80 (_architecture (_uni ))))
		(_signal (_internal TimestampResetxDP ~extieee.std_logic_1164.STD_LOGIC 0 83 (_architecture (_uni ))))
		(_signal (_internal TimestampResetxDN ~extieee.std_logic_1164.STD_LOGIC 0 83 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 86 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal selectADC ~STD_LOGIC_VECTOR{1~downto~0}~13 0 86 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~132 0 87 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal selectaddress ~STD_LOGIC_VECTOR{1~downto~0}~132 0 87 (_architecture (_string \"01"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~134 0 88 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal selecttimestamp ~STD_LOGIC_VECTOR{1~downto~0}~134 0 88 (_architecture (_string \"00"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~136 0 89 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal selecttrigger ~STD_LOGIC_VECTOR{1~downto~0}~136 0 89 (_architecture (_string \"10"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~138 0 91 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal address ~STD_LOGIC_VECTOR{1~downto~0}~138 0 91 (_architecture (_string \"00"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1310 0 92 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal wrap ~STD_LOGIC_VECTOR{1~downto~0}~1310 0 92 (_architecture (_string \"10"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1312 0 93 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal timereset ~STD_LOGIC_VECTOR{1~downto~0}~1312 0 93 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 94 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal timestamp ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 94 (_architecture (_string \"01"\))))
		(_constant (_internal ackExtension ~extSTD.STANDARD.INTEGER 0 96 (_architecture ((i 5)))))
		(_process
			(line__99(_architecture 0 0 99 (_assignment (_simple)(_alias((AERREQxSB)(AERREQxSBI)))(_target(17))(_sensitivity(2)))))
			(p_memless(_architecture 1 0 102 (_process (_simple)(_target(19)(21)(23)(24)(27)(3)(7)(8)(9)(10)(12)(15))(_sensitivity(17)(18)(20)(22)(25)(26)(4)(5)(6)(11)(13)(14)(16)))))
			(p_memoryzing(_architecture 2 0 273 (_process (_target(18)(20)(22)(25)(26))(_sensitivity(0)(1)(19)(21)(23)(24)(27))(_dssslsensitivity 2))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_static
		(33686018 33686018 )
		(33686018 33686018 33686018 33686018 )
		(33686018 33686018 33686018 33686018 )
		(33686018 33686018 )
		(33686018 33686018 )
		(33686018 33686018 )
		(33686018 33686018 33686018 33686018 )
	)
	(_model . Behavioral 3 -1
	)
)
I 000051 55 4397          1372758643649 Behavioral
(_unit VHDL (synchronizerstatemachine 0 19 (behavioral 0 45 ))
	(_version v63)
	(_time 1372758643650 2013.07.02 11:50:43)
	(_source (\./../../sourcecode/synchronizerStateMachine.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code c3979197c994c2d59594db9890)
	(_entity
		(_time 1372368069110)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_in )(_event))))
		(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_in ))))
		(_port (_internal RunxSI ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_in ))))
		(_port (_internal ConfigxSI ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
		(_port (_internal SyncInxABI ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal SyncOutxSBO ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_port (_internal TriggerxSO ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
		(_port (_internal HostResetTimestampxSI ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal ResetTimestampxSBO ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_out ))))
		(_port (_internal IncrementCounterxSO ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_out ))))
		(_type (_internal state 0 46 (_enum1 stidle sttriggerinhigh sttriggerinlow stresetslaves strunslave stslavewaitedge (_to (i 0)(i 5)))))
		(_signal (_internal StatexDP state 0 49 (_architecture (_uni ))))
		(_signal (_internal StatexDN state 0 49 (_architecture (_uni ))))
		(_signal (_internal SyncInxSB ~extieee.std_logic_1164.STD_LOGIC 0 52 (_architecture (_uni ))))
		(_signal (_internal SyncInxSBN ~extieee.std_logic_1164.STD_LOGIC 0 52 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~13 0 56 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_signal (_internal DividerxDN ~STD_LOGIC_VECTOR{6~downto~0}~13 0 56 (_architecture (_uni ))))
		(_signal (_internal DividerxDP ~STD_LOGIC_VECTOR{6~downto~0}~13 0 56 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~13 0 57 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_signal (_internal CounterxDN ~STD_LOGIC_VECTOR{13~downto~0}~13 0 57 (_architecture (_uni ))))
		(_signal (_internal CounterxDP ~STD_LOGIC_VECTOR{13~downto~0}~13 0 57 (_architecture (_uni ))))
		(_constant (_internal counterInc ~extSTD.STANDARD.INTEGER 0 63 (_process 0 ((i 89)))))
		(_constant (_internal squareWaveHighTime ~extSTD.STANDARD.INTEGER 0 64 (_process 0 ((i 50)))))
		(_constant (_internal squareWavePeriod ~extSTD.STANDARD.INTEGER 0 65 (_process 0 ((i 100)))))
		(_constant (_internal timeout ~extSTD.STANDARD.INTEGER 0 66 (_process 0 ((i 1000)))))
		(_constant (_internal resetSlavesTime ~extSTD.STANDARD.INTEGER 0 67 (_process 0 ((i 6000)))))
		(_process
			(p_memless(_architecture 0 0 62 (_process (_simple)(_target(11)(14)(16)(5)(6)(8)(9))(_sensitivity(10)(12)(15)(17)(2)(3)(4)(7)))))
			(p_mem(_architecture 1 0 223 (_process (_target(10)(15)(17))(_sensitivity(0)(1)(11)(14)(16))(_dssslsensitivity 2))))
			(synchronizer(_architecture 2 0 240 (_process (_target(12)(13))(_sensitivity(0)(13)(4))(_dssslsensitivity 1))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_static
		(33686018 131586 )
		(33686018 33686018 33686018 514 )
		(33686018 131586 )
		(33686018 33686018 33686018 514 )
		(33686018 131586 )
		(33686018 33686018 33686018 514 )
		(33686018 131586 )
		(33686018 33686018 33686018 514 )
		(33686018 131586 )
		(33686018 33686018 33686018 514 )
		(33686018 131586 )
		(33686018 33686018 33686018 514 )
		(33686018 131586 )
		(33686018 33686018 33686018 514 )
		(33686018 131586 )
		(33686018 33686018 33686018 514 )
		(33686018 131586 )
		(33686018 33686018 33686018 514 )
	)
	(_model . Behavioral 3 -1
	)
)
I 000051 55 2474          1372758643718 Behavioral
(_unit VHDL (timestampcounter 0 25 (behavioral 0 36 ))
	(_version v63)
	(_time 1372758643719 2013.07.02 11:50:43)
	(_source (\./../../sourcecode/timestampCounter.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 11454716194611071745024a44)
	(_entity
		(_time 1372368069416)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal IncrementxSI ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal OverflowxSO ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_port (_internal DataxDO ~STD_LOGIC_VECTOR{13~downto~0}~12 0 33 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{14~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 14)(i 0))))))
		(_signal (_internal CountxDP ~STD_LOGIC_VECTOR{14~downto~0}~13 0 38 (_architecture (_uni ))))
		(_signal (_internal CountxDN ~STD_LOGIC_VECTOR{14~downto~0}~13 0 38 (_architecture (_uni ))))
		(_signal (_internal MSbDelayedxDN ~extieee.std_logic_1164.STD_LOGIC 0 40 (_architecture (_uni ))))
		(_signal (_internal MSbDelayedxDP ~extieee.std_logic_1164.STD_LOGIC 0 40 (_architecture (_uni ))))
		(_process
			(line__44(_architecture 0 0 44 (_assignment (_simple)(_alias((DataxDO)(CountxDP(d_13_0))))(_target(4))(_sensitivity(5(d_13_0))))))
			(line__49(_architecture 1 0 49 (_assignment (_simple)(_target(3))(_sensitivity(5(14))(8)))))
			(p_memless(_architecture 2 0 52 (_process (_simple)(_target(6)(7))(_sensitivity(5)(2)))))
			(p_memoryzing(_architecture 3 0 65 (_process (_target(5)(8))(_sensitivity(0)(1)(6)(7))(_dssslsensitivity 2))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33686018 33686018 131586 )
	)
	(_model . Behavioral 4 -1
	)
)
I 000051 55 45572         1372758644032 Structural
(_unit VHDL (usbaer_top_level 0 26 (structural 0 102 ))
	(_version v63)
	(_time 1372758644033 2013.07.02 11:50:44)
	(_source (\./../../sourcecode/USBAER_top_level.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 491d1f4a431e1f5f484d1d4e5b104e)
	(_entity
		(_time 1372368069749)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(clockgen
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 136 (_entity (_in ))))
				(_port (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 137 (_entity (_in ))))
				(_port (_internal CLKOP ~extieee.std_logic_1164.STD_LOGIC 0 138 (_entity (_out ))))
				(_port (_internal LOCK ~extieee.std_logic_1164.STD_LOGIC 0 139 (_entity (_out ))))
			)
		)
		(shiftRegister
			(_object
				(_generic (_internal width ~extSTD.STANDARD.NATURAL 0 124 (_entity -1 )))
				(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 126 (_entity (_in ))))
				(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 127 (_entity (_in ))))
				(_port (_internal LatchxEI ~extieee.std_logic_1164.STD_LOGIC 0 128 (_entity (_in ))))
				(_port (_internal DxDI ~extieee.std_logic_1164.STD_LOGIC 0 129 (_entity (_in ))))
				(_port (_internal QxDO ~extieee.std_logic_1164.STD_LOGIC 0 130 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{width-1~downto~0}~13 0 131 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 52 )(i 0))))))
				(_port (_internal DataOutxDO ~STD_LOGIC_VECTOR{width-1~downto~0}~13 0 131 (_entity (_out ))))
			)
		)
		(AERfifo
			(_object
				(_port (_internal Data ~STD_LOGIC_VECTOR{15~downto~0}~1320 0 267 (_entity (_in ))))
				(_port (_internal WrClock ~extieee.std_logic_1164.STD_LOGIC 0 268 (_entity (_in ))))
				(_port (_internal RdClock ~extieee.std_logic_1164.STD_LOGIC 0 269 (_entity (_in ))))
				(_port (_internal WrEn ~extieee.std_logic_1164.STD_LOGIC 0 270 (_entity (_in ))))
				(_port (_internal RdEn ~extieee.std_logic_1164.STD_LOGIC 0 271 (_entity (_in ))))
				(_port (_internal Reset ~extieee.std_logic_1164.STD_LOGIC 0 272 (_entity (_in ))))
				(_port (_internal RPReset ~extieee.std_logic_1164.STD_LOGIC 0 273 (_entity (_in ))))
				(_port (_internal Q ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 274 (_entity (_out ))))
				(_port (_internal Empty ~extieee.std_logic_1164.STD_LOGIC 0 275 (_entity (_out ))))
				(_port (_internal Full ~extieee.std_logic_1164.STD_LOGIC 0 276 (_entity (_out ))))
				(_port (_internal AlmostEmpty ~extieee.std_logic_1164.STD_LOGIC 0 277 (_entity (_out ))))
				(_port (_internal AlmostFull ~extieee.std_logic_1164.STD_LOGIC 0 278 (_entity (_out ))))
			)
		)
		(wordRegister
			(_object
				(_generic (_internal width ~extSTD.STANDARD.NATURAL 0 230 (_entity -1 ((i 14)))))
				(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 232 (_entity (_in ))))
				(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 233 (_entity (_in ))))
				(_port (_internal WriteEnablexEI ~extieee.std_logic_1164.STD_LOGIC 0 234 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{width-1~downto~0}~1314 0 235 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 53 )(i 0))))))
				(_port (_internal DataInxDI ~STD_LOGIC_VECTOR{width-1~downto~0}~1314 0 235 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{width-1~downto~0}~1316 0 236 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 54 )(i 0))))))
				(_port (_internal DataOutxDO ~STD_LOGIC_VECTOR{width-1~downto~0}~1316 0 236 (_entity (_out ))))
			)
		)
		(earlyPaketTimer
			(_object
				(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 259 (_entity (_in ))))
				(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 260 (_entity (_in ))))
				(_port (_internal ClearxSI ~extieee.std_logic_1164.STD_LOGIC 0 261 (_entity (_in ))))
				(_port (_internal TimerExpiredxSO ~extieee.std_logic_1164.STD_LOGIC 0 262 (_entity (_out ))))
			)
		)
		(eventCounter
			(_object
				(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 241 (_entity (_in ))))
				(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 242 (_entity (_in ))))
				(_port (_internal ClearxSI ~extieee.std_logic_1164.STD_LOGIC 0 243 (_entity (_in ))))
				(_port (_internal IncrementxSI ~extieee.std_logic_1164.STD_LOGIC 0 244 (_entity (_in ))))
				(_port (_internal OverflowxSO ~extieee.std_logic_1164.STD_LOGIC 0 245 (_entity (_out ))))
			)
		)
		(timestampCounter
			(_object
				(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 250 (_entity (_in ))))
				(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 251 (_entity (_in ))))
				(_port (_internal IncrementxSI ~extieee.std_logic_1164.STD_LOGIC 0 252 (_entity (_in ))))
				(_port (_internal OverflowxSO ~extieee.std_logic_1164.STD_LOGIC 0 253 (_entity (_out ))))
				(_port (_internal DataxDO ~STD_LOGIC_VECTOR{13~downto~0}~1318 0 254 (_entity (_out ))))
			)
		)
		(synchronizerStateMachine
			(_object
				(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 154 (_entity (_in ))))
				(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 155 (_entity (_in ))))
				(_port (_internal RunxSI ~extieee.std_logic_1164.STD_LOGIC 0 156 (_entity (_in ))))
				(_port (_internal ConfigxSI ~extieee.std_logic_1164.STD_LOGIC 0 157 (_entity (_in ))))
				(_port (_internal SyncInxABI ~extieee.std_logic_1164.STD_LOGIC 0 158 (_entity (_in ))))
				(_port (_internal SyncOutxSBO ~extieee.std_logic_1164.STD_LOGIC 0 159 (_entity (_out ))))
				(_port (_internal TriggerxSO ~extieee.std_logic_1164.STD_LOGIC 0 160 (_entity (_out ))))
				(_port (_internal HostResetTimestampxSI ~extieee.std_logic_1164.STD_LOGIC 0 161 (_entity (_in ))))
				(_port (_internal ResetTimestampxSBO ~extieee.std_logic_1164.STD_LOGIC 0 162 (_entity (_out ))))
				(_port (_internal IncrementCounterxSO ~extieee.std_logic_1164.STD_LOGIC 0 163 (_entity (_out ))))
			)
		)
		(fifoStatemachine
			(_object
				(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 106 (_entity (_in ))))
				(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 107 (_entity (_in ))))
				(_port (_internal RunxSI ~extieee.std_logic_1164.STD_LOGIC 0 108 (_entity (_in ))))
				(_port (_internal FifoTransactionxSO ~extieee.std_logic_1164.STD_LOGIC 0 109 (_entity (_out ))))
				(_port (_internal FX2FifoInFullxSBI ~extieee.std_logic_1164.STD_LOGIC 0 110 (_entity (_in ))))
				(_port (_internal FifoEmptyxSI ~extieee.std_logic_1164.STD_LOGIC 0 111 (_entity (_in ))))
				(_port (_internal FifoReadxEO ~extieee.std_logic_1164.STD_LOGIC 0 112 (_entity (_out ))))
				(_port (_internal FX2FifoWritexEBO ~extieee.std_logic_1164.STD_LOGIC 0 113 (_entity (_out ))))
				(_port (_internal FX2FifoPktEndxSBO ~extieee.std_logic_1164.STD_LOGIC 0 114 (_entity (_out ))))
				(_port (_internal FX2FifoAddressxDO ~STD_LOGIC_VECTOR{1~downto~0}~13 0 115 (_entity (_out ))))
				(_port (_internal IncEventCounterxSO ~extieee.std_logic_1164.STD_LOGIC 0 116 (_entity (_out ))))
				(_port (_internal ResetEventCounterxSO ~extieee.std_logic_1164.STD_LOGIC 0 117 (_entity (_out ))))
				(_port (_internal ResetEarlyPaketTimerxSO ~extieee.std_logic_1164.STD_LOGIC 0 118 (_entity (_out ))))
				(_port (_internal EarlyPaketTimerOverflowxSI ~extieee.std_logic_1164.STD_LOGIC 0 119 (_entity (_in ))))
			)
		)
		(monitorStateMachine
			(_object
				(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 168 (_entity (_in ))))
				(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 169 (_entity (_in ))))
				(_port (_internal AERREQxSBI ~extieee.std_logic_1164.STD_LOGIC 0 170 (_entity (_in ))))
				(_port (_internal AERACKxSBO ~extieee.std_logic_1164.STD_LOGIC 0 171 (_entity (_out ))))
				(_port (_internal XxDI ~extieee.std_logic_1164.STD_LOGIC 0 172 (_entity (_in ))))
				(_port (_internal UseLongAckxSI ~extieee.std_logic_1164.STD_LOGIC 0 173 (_entity (_in ))))
				(_port (_internal FifoFullxSI ~extieee.std_logic_1164.STD_LOGIC 0 174 (_entity (_in ))))
				(_port (_internal FifoWritexEO ~extieee.std_logic_1164.STD_LOGIC 0 175 (_entity (_out ))))
				(_port (_internal TimestampRegWritexEO ~extieee.std_logic_1164.STD_LOGIC 0 176 (_entity (_out ))))
				(_port (_internal AddressRegWritexEO ~extieee.std_logic_1164.STD_LOGIC 0 177 (_entity (_out ))))
				(_port (_internal AddressTimestampSelectxSO ~STD_LOGIC_VECTOR{1~downto~0}~132 0 178 (_entity (_out ))))
				(_port (_internal ADCvalueReadyxSI ~extieee.std_logic_1164.STD_LOGIC 0 179 (_entity (_in ))))
				(_port (_internal ReadADCvaluexEO ~extieee.std_logic_1164.STD_LOGIC 0 180 (_entity (_out ))))
				(_port (_internal TimestampOverflowxSI ~extieee.std_logic_1164.STD_LOGIC 0 181 (_entity (_in ))))
				(_port (_internal TriggerxSI ~extieee.std_logic_1164.STD_LOGIC 0 182 (_entity (_in ))))
				(_port (_internal AddressMSBxDO ~STD_LOGIC_VECTOR{1~downto~0}~134 0 183 (_entity (_out ))))
				(_port (_internal ResetTimestampxSBI ~extieee.std_logic_1164.STD_LOGIC 0 184 (_entity (_in ))))
			)
		)
		(ADCStateMachine
			(_object
				(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 190 (_entity (_in ))))
				(_port (_internal ADCclockxCO ~extieee.std_logic_1164.STD_LOGIC 0 191 (_entity (_out ))))
				(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 192 (_entity (_in ))))
				(_port (_internal ADCwordxDI ~STD_LOGIC_VECTOR{9~downto~0}~13 0 193 (_entity (_in ))))
				(_port (_internal ADCoutxDO ~STD_LOGIC_VECTOR{13~downto~0}~13 0 194 (_entity (_out ))))
				(_port (_internal ADCoexEBO ~extieee.std_logic_1164.STD_LOGIC 0 195 (_entity (_out ))))
				(_port (_internal ADCstbyxEO ~extieee.std_logic_1164.STD_LOGIC 0 196 (_entity (_out ))))
				(_port (_internal ADCovrxSI ~extieee.std_logic_1164.STD_LOGIC 0 197 (_entity (_in ))))
				(_port (_internal RegisterWritexEO ~extieee.std_logic_1164.STD_LOGIC 0 198 (_entity (_out ))))
				(_port (_internal SRLatchxEI ~extieee.std_logic_1164.STD_LOGIC 0 199 (_entity (_in ))))
				(_port (_internal RunADCxSI ~extieee.std_logic_1164.STD_LOGIC 0 200 (_entity (_in ))))
				(_port (_internal ExposurexDI ~STD_LOGIC_VECTOR{15~downto~0}~13 0 201 (_entity (_in ))))
				(_port (_internal ColSettlexDI ~STD_LOGIC_VECTOR{15~downto~0}~136 0 202 (_entity (_in ))))
				(_port (_internal RowSettlexDI ~STD_LOGIC_VECTOR{15~downto~0}~138 0 203 (_entity (_in ))))
				(_port (_internal ResSettlexDI ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 204 (_entity (_in ))))
				(_port (_internal FramePeriodxDI ~STD_LOGIC_VECTOR{15~downto~0}~1312 0 205 (_entity (_in ))))
				(_port (_internal SBRet10xEI ~extieee.std_logic_1164.STD_LOGIC 0 206 (_entity (_in ))))
				(_port (_internal TestPixelxEI ~extieee.std_logic_1164.STD_LOGIC 0 207 (_entity (_in ))))
				(_port (_internal ExtTriggerxEI ~extieee.std_logic_1164.STD_LOGIC 0 208 (_entity (_in ))))
				(_port (_internal CDVSTestSRRowInxSO ~extieee.std_logic_1164.STD_LOGIC 0 209 (_entity (_out ))))
				(_port (_internal CDVSTestSRRowClockxSO ~extieee.std_logic_1164.STD_LOGIC 0 210 (_entity (_out ))))
				(_port (_internal CDVSTestSRColInxSO ~extieee.std_logic_1164.STD_LOGIC 0 211 (_entity (_out ))))
				(_port (_internal CDVSTestSRColClockxSO ~extieee.std_logic_1164.STD_LOGIC 0 212 (_entity (_out ))))
				(_port (_internal CDVSTestColMode0xSO ~extieee.std_logic_1164.STD_LOGIC 0 213 (_entity (_out ))))
				(_port (_internal CDVSTestColMode1xSO ~extieee.std_logic_1164.STD_LOGIC 0 214 (_entity (_out ))))
				(_port (_internal CDVSTestApsTxGatexSO ~extieee.std_logic_1164.STD_LOGIC 0 215 (_entity (_out ))))
				(_port (_internal ADCStateOutputLEDxSO ~extieee.std_logic_1164.STD_LOGIC 0 216 (_entity (_out ))))
			)
		)
		(ADCvalueReady
			(_object
				(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 221 (_entity (_in ))))
				(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 222 (_entity (_in ))))
				(_port (_internal RegisterWritexEI ~extieee.std_logic_1164.STD_LOGIC 0 223 (_entity (_in ))))
				(_port (_internal ReadValuexEI ~extieee.std_logic_1164.STD_LOGIC 0 224 (_entity (_in ))))
				(_port (_internal ValueReadyxSO ~extieee.std_logic_1164.STD_LOGIC 0 225 (_entity (_out ))))
			)
		)
		(cDVSResetStateMachine
			(_object
				(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 144 (_entity (_in ))))
				(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 145 (_entity (_in ))))
				(_port (_internal AERackxSBI ~extieee.std_logic_1164.STD_LOGIC 0 146 (_entity (_in ))))
				(_port (_internal RxcolGxSI ~extieee.std_logic_1164.STD_LOGIC 0 147 (_entity (_in ))))
				(_port (_internal cDVSresetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 148 (_entity (_in ))))
				(_port (_internal CDVSresetxRBO ~extieee.std_logic_1164.STD_LOGIC 0 149 (_entity (_out ))))
			)
		)
	)
	(_instantiation uClockGen 0 391 (_component clockgen )
		(_port
			((CLK)(IFClockxCI))
			((RESET)(ResetxR))
			((CLKOP)(ClockxC))
			((LOCK)(LockxS))
		)
		(_use (_entity . clockgen)
		)
	)
	(_instantiation shiftRegister_1 0 413 (_component shiftRegister )
		(_generic
			((width)((i 96)))
		)
		(_port
			((ClockxCI)(SRClockxC))
			((ResetxRBI)(ResetxRB))
			((LatchxEI)(SRLatchxE))
			((DxDI)(SRinxD))
			((QxDO)(SRoutxD))
			((DataOutxDO)(SRDataOutxD))
		)
		(_use (_entity . shiftRegister)
			(_generic
				((width)((i 96)))
			)
			(_port
				((ClockxCI)(ClockxCI))
				((ResetxRBI)(ResetxRBI))
				((LatchxEI)(LatchxEI))
				((DxDI)(DxDI))
				((QxDO)(QxDO))
				((DataOutxDO)(DataOutxDO))
			)
		)
	)
	(_instantiation uFifo 0 432 (_component AERfifo )
		(_port
			((Data)(FifoDataInxD))
			((WrClock)(ClockxC))
			((RdClock)(IfClockxC))
			((WrEn)(FifoWritexE))
			((RdEn)(FifoReadxE))
			((Reset)(ResetxR))
			((RPReset)(ResetxR))
			((Q)(FifoDataOutxD))
			((Empty)(FifoEmptyxS))
			((Full)(FifoFullxS))
			((AlmostEmpty)(FifoAlmostEmptyxS))
			((AlmostFull)(FifoAlmostFullxS))
		)
		(_use (_entity . AERfifo)
		)
	)
	(_instantiation uMonitorAddressRegister 0 449 (_component wordRegister )
		(_generic
			((width)((i 10)))
		)
		(_port
			((ClockxCI)(ClockxC))
			((ResetxRBI)(ResetxRB))
			((WriteEnablexEI)(AddressRegWritexE))
			((DataInxDI)(AERMonitorAddressxDI))
			((DataOutxDO)(AddressRegOutxD))
		)
		(_use (_entity . wordRegister)
			(_generic
				((width)((i 10)))
			)
			(_port
				((ClockxCI)(ClockxCI))
				((ResetxRBI)(ResetxRBI))
				((WriteEnablexEI)(WriteEnablexEI))
				((DataInxDI)(DataInxDI))
				((DataOutxDO)(DataOutxDO))
			)
		)
	)
	(_instantiation uMonitorTimestampRegister 0 459 (_component wordRegister )
		(_generic
			((width)((i 14)))
		)
		(_port
			((ClockxCI)(ClockxC))
			((ResetxRBI)(ResetxRB))
			((WriteEnablexEI)(TimestampRegWritexE))
			((DataInxDI)(ActualTimestampxD))
			((DataOutxDO)(MonitorTimestampxD))
		)
		(_use (_entity . wordRegister)
			(_generic
				((width)((i 14)))
			)
			(_port
				((ClockxCI)(ClockxCI))
				((ResetxRBI)(ResetxRBI))
				((WriteEnablexEI)(WriteEnablexEI))
				((DataInxDI)(DataInxDI))
				((DataOutxDO)(DataOutxDO))
			)
		)
	)
	(_instantiation uADCRegister 0 469 (_component wordRegister )
		(_generic
			((width)((i 14)))
		)
		(_port
			((ClockxCI)(IfClockxC))
			((ResetxRBI)(ResetxRB))
			((WriteEnablexEI)(ADCregWritexE))
			((DataInxDI)(ADCregInxD))
			((DataOutxDO)(ADCregOutxD))
		)
		(_use (_entity . wordRegister)
			(_generic
				((width)((i 14)))
			)
			(_port
				((ClockxCI)(ClockxCI))
				((ResetxRBI)(ResetxRBI))
				((WriteEnablexEI)(WriteEnablexEI))
				((DataInxDI)(DataInxDI))
				((DataOutxDO)(DataOutxDO))
			)
		)
	)
	(_instantiation uEarlyPaketTimer 0 481 (_component earlyPaketTimer )
		(_port
			((ClockxCI)(ClockxC))
			((ResetxRBI)(ResetxRB))
			((ClearxSI)(ResetEarlyPaketTimerxS))
			((TimerExpiredxSO)(EarlyPaketTimerOverflowxS))
		)
		(_use (_entity . earlyPaketTimer)
		)
	)
	(_instantiation uEventCounter 0 488 (_component eventCounter )
		(_port
			((ClockxCI)(ClockxC))
			((ResetxRBI)(ResetxRB))
			((ClearxSI)(ResetEventCounterxS))
			((IncrementxSI)(IncEventCounterxS))
			((OverflowxSO)(ECResetEarlyPaketTimerxS))
		)
		(_use (_entity . eventCounter)
		)
	)
	(_instantiation uTimestampCounter 0 496 (_component timestampCounter )
		(_port
			((ClockxCI)(ClockxC))
			((ResetxRBI)(CounterResetxRB))
			((IncrementxSI)(IncxS))
			((OverflowxSO)(TimestampOverflowxS))
			((DataxDO)(ActualTimestampxD))
		)
		(_use (_entity . timestampCounter)
		)
	)
	(_instantiation uSynchronizerStateMachine_1 0 504 (_component synchronizerStateMachine )
		(_port
			((ClockxCI)(ClockxC))
			((ResetxRBI)(ResetxRB))
			((RunxSI)(RunxS))
			((ConfigxSI)(TimestampMasterxS))
			((SyncInxABI)(SyncInxAB))
			((SyncOutxSBO)(SyncOutxSB))
			((TriggerxSO)(TriggerxS))
			((HostResetTimestampxSI)(HostResetTimestampxS))
			((ResetTimestampxSBO)(SynchronizerResetTimestampxSB))
			((IncrementCounterxSO)(IncxS))
		)
		(_use (_entity . synchronizerStateMachine)
		)
	)
	(_instantiation fifoStatemachine_1 0 519 (_component fifoStatemachine )
		(_port
			((ClockxCI)(IfClockxC))
			((ResetxRBI)(ResetxRB))
			((RunxSI)(RunxS))
			((FifoTransactionxSO)(FifoTransactionxS))
			((FX2FifoInFullxSBI)(FX2FifoInFullxSBI))
			((FifoEmptyxSI)(FifoEmptyxS))
			((FifoReadxEO)(FifoReadxE))
			((FX2FifoWritexEBO)(FX2FifoWritexEB))
			((FX2FifoPktEndxSBO)(FX2FifoPktEndxSB))
			((FX2FifoAddressxDO)(FX2FifoAddressxDO))
			((IncEventCounterxSO)(IncEventCounterxS))
			((ResetEventCounterxSO)(ResetEventCounterxS))
			((ResetEarlyPaketTimerxSO)(SMResetEarlyPaketTimerxS))
			((EarlyPaketTimerOverflowxSI)(EarlyPaketTimerOverflowxS))
		)
		(_use (_entity . fifoStatemachine)
		)
	)
	(_instantiation monitorStateMachine_1 0 536 (_component monitorStateMachine )
		(_port
			((ClockxCI)(ClockxC))
			((ResetxRBI)(ResetxRB))
			((AERREQxSBI)(AERREQxSB))
			((AERACKxSBO)(AERMonitorACKxSB))
			((XxDI)(AERMonitorAddressxDI(9)))
			((UseLongAckxSI)(UseLongAckxS))
			((FifoFullxSI)(FifoFullxS))
			((FifoWritexEO)(FifoWritexE))
			((TimestampRegWritexEO)(TimestampRegWritexE))
			((AddressRegWritexEO)(AddressRegWritexE))
			((AddressTimestampSelectxSO)(AddressTimestampSelectxS))
			((ADCvalueReadyxSI)(ADCvalueReadyxS))
			((ReadADCvaluexEO)(ReadADCvaluexE))
			((TimestampOverflowxSI)(TimestampOverflowxS))
			((TriggerxSI)(TriggerxS))
			((AddressMSBxDO)(AddressMSBxD))
			((ResetTimestampxSBI)(SynchronizerResetTimestampxSB))
		)
		(_use (_entity . monitorStateMachine)
		)
	)
	(_instantiation ADCStateMachine_1 0 556 (_component ADCStateMachine )
		(_port
			((ClockxCI)(IfClockxC))
			((ADCclockxCO)(ADCclockxC))
			((ResetxRBI)(ADCsmRstxE))
			((ADCwordxDI)(ADCwordxDI))
			((ADCoutxDO)(ADCdataxD))
			((ADCoexEBO)(ADCoexEB))
			((ADCstbyxEO)(ADCstbyxE))
			((ADCovrxSI)(ADCovrxS))
			((RegisterWritexEO)(ADCregWritexE))
			((SRLatchxEI)(SRLatchxE))
			((RunADCxSI)(RunADCxS))
			((ExposurexDI)(ExposurexD))
			((ColSettlexDI)(ColSettlexD))
			((RowSettlexDI)(RowSettlexD))
			((ResSettlexDI)(ResSettlexD))
			((FramePeriodxDI)(FramePeriodxD))
			((SBRet10xEI)(SBRet10xE))
			((TestPixelxEI)(TestPixelxE))
			((ExtTriggerxEI)(ExtTriggerxE))
			((CDVSTestSRRowInxSO)(CDVSTestSRRowInxS))
			((CDVSTestSRRowClockxSO)(CDVSTestSRRowClockxS))
			((CDVSTestSRColInxSO)(CDVSTestSRColInxS))
			((CDVSTestSRColClockxSO)(CDVSTestSRColClockxS))
			((CDVSTestColMode0xSO)(CDVSTestColMode0xS))
			((CDVSTestColMode1xSO)(CDVSTestColMode1xS))
			((CDVSTestApsTxGatexSO)(CDVSTestApsTxGatexS))
			((ADCStateOutputLEDxSO)(ADCStateOutputLEDxS))
		)
		(_use (_entity . ADCStateMachine)
			(_port
				((ClockxCI)(ClockxCI))
				((ADCclockxCO)(ADCclockxCO))
				((ResetxRBI)(ResetxRBI))
				((ADCwordxDI)(ADCwordxDI))
				((ADCoutxDO)(ADCoutxDO))
				((ADCstbyxEO)(ADCstbyxEO))
				((ADCoexEBO)(ADCoexEBO))
				((ADCovrxSI)(ADCovrxSI))
				((RegisterWritexEO)(RegisterWritexEO))
				((SRLatchxEI)(SRLatchxEI))
				((RunADCxSI)(RunADCxSI))
				((ExposurexDI)(ExposurexDI))
				((ColSettlexDI)(ColSettlexDI))
				((RowSettlexDI)(RowSettlexDI))
				((ResSettlexDI)(ResSettlexDI))
				((FramePeriodxDI)(FramePeriodxDI))
				((SBRet10xEI)(SBRet10xEI))
				((TestPixelxEI)(TestPixelxEI))
				((ExtTriggerxEI)(ExtTriggerxEI))
				((CDVSTestSRRowInxSO)(CDVSTestSRRowInxSO))
				((CDVSTestSRRowClockxSO)(CDVSTestSRRowClockxSO))
				((CDVSTestSRColInxSO)(CDVSTestSRColInxSO))
				((CDVSTestSRColClockxSO)(CDVSTestSRColClockxSO))
				((CDVSTestColMode0xSO)(CDVSTestColMode0xSO))
				((CDVSTestColMode1xSO)(CDVSTestColMode1xSO))
				((CDVSTestApsTxGatexSO)(CDVSTestApsTxGatexSO))
				((ADCStateOutputLEDxSO)(ADCStateOutputLEDxSO))
			)
		)
	)
	(_instantiation ADCvalueReady_1 0 590 (_component ADCvalueReady )
		(_port
			((ClockxCI)(ClockxC))
			((ResetxRBI)(ResetxRB))
			((RegisterWritexEI)(ADCregWritexE))
			((ReadValuexEI)(ReadADCvaluexE))
			((ValueReadyxSO)(ADCvalueReadyxS))
		)
		(_use (_entity . ADCvalueReady)
		)
	)
	(_instantiation cDVSResetStateMachine_1 0 598 (_component cDVSResetStateMachine )
		(_port
			((ClockxCI)(ClockxC))
			((ResetxRBI)(ResetxRB))
			((AERackxSBI)(AERREQxSB))
			((RxcolGxSI)(RxcolGxS))
			((cDVSresetxRBI)(PE3xSI))
			((CDVSresetxRBO)(CDVSTestPeriodicChipResetxRB))
		)
		(_use (_entity . cDVSResetStateMachine)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal FX2FifoDataxDIO ~STD_LOGIC_VECTOR{15~downto~0}~12 0 29 (_entity (_out ))))
		(_port (_internal FX2FifoInFullxSBI ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal FX2FifoWritexEBO ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_port (_internal FX2FifoReadxEBO ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
		(_port (_internal FX2FifoPktEndxSBO ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal FX2FifoAddressxDO ~STD_LOGIC_VECTOR{1~downto~0}~12 0 35 (_entity (_out ))))
		(_port (_internal IfClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_in ))))
		(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ))))
		(_port (_internal Sync1xABI ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_in ))))
		(_port (_internal SynchOutxSBO ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_out ))))
		(_port (_internal PC0xSIO ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_inout ))))
		(_port (_internal PC1xSIO ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_inout ))))
		(_port (_internal PC2xSIO ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_inout ))))
		(_port (_internal PC3xSIO ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_inout ))))
		(_port (_internal PA0xSIO ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_inout ))))
		(_port (_internal PA1xSIO ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_inout ))))
		(_port (_internal PA3xSIO ~extieee.std_logic_1164.STD_LOGIC 0 56 (_entity (_inout ))))
		(_port (_internal PA7xSIO ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_inout ))))
		(_port (_internal PE2xSI ~extieee.std_logic_1164.STD_LOGIC 0 59 (_entity (_in ))))
		(_port (_internal PE3xSI ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_in ))))
		(_port (_internal FXLEDxSI ~extieee.std_logic_1164.STD_LOGIC 0 62 (_entity (_in ))))
		(_port (_internal ADCclockxCO ~extieee.std_logic_1164.STD_LOGIC 0 65 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~12 0 66 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_port (_internal ADCwordxDI ~STD_LOGIC_VECTOR{9~downto~0}~12 0 66 (_entity (_in ))))
		(_port (_internal ADCoexEBO ~extieee.std_logic_1164.STD_LOGIC 0 68 (_entity (_out ))))
		(_port (_internal ADCstbyxEO ~extieee.std_logic_1164.STD_LOGIC 0 69 (_entity (_out ))))
		(_port (_internal ADCovrxSI ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_in ))))
		(_port (_internal CDVSTestSRRowClockxSO ~extieee.std_logic_1164.STD_LOGIC 0 72 (_entity (_out ))))
		(_port (_internal CDVSTestSRColClockxSO ~extieee.std_logic_1164.STD_LOGIC 0 73 (_entity (_out ))))
		(_port (_internal CDVSTestSRRowInxSO ~extieee.std_logic_1164.STD_LOGIC 0 74 (_entity (_out ))))
		(_port (_internal CDVSTestSRColInxSO ~extieee.std_logic_1164.STD_LOGIC 0 75 (_entity (_out ))))
		(_port (_internal CDVSTestBiasEnablexEO ~extieee.std_logic_1164.STD_LOGIC 0 77 (_entity (_out ))))
		(_port (_internal CDVSTestChipResetxRBO ~extieee.std_logic_1164.STD_LOGIC 0 78 (_entity (_out ))))
		(_port (_internal CDVSTestColMode0xSO ~extieee.std_logic_1164.STD_LOGIC 0 80 (_entity (_out ))))
		(_port (_internal CDVSTestColMode1xSO ~extieee.std_logic_1164.STD_LOGIC 0 81 (_entity (_out ))))
		(_port (_internal CDVSTestBiasDiagSelxSO ~extieee.std_logic_1164.STD_LOGIC 0 83 (_entity (_out ))))
		(_port (_internal CDVSTestBiasBitOutxSI ~extieee.std_logic_1164.STD_LOGIC 0 84 (_entity (_in ))))
		(_port (_internal CDVSTestApsTxGatexSO ~extieee.std_logic_1164.STD_LOGIC 0 86 (_entity (_out ))))
		(_port (_internal LED1xSO ~extieee.std_logic_1164.STD_LOGIC 0 89 (_entity (_out ))))
		(_port (_internal LED2xSO ~extieee.std_logic_1164.STD_LOGIC 0 90 (_entity (_out ))))
		(_port (_internal LED3xSO ~extieee.std_logic_1164.STD_LOGIC 0 91 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 93 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal DebugxSIO ~STD_LOGIC_VECTOR{15~downto~0}~122 0 93 (_entity (_inout ))))
		(_port (_internal AERMonitorREQxABI ~extieee.std_logic_1164.STD_LOGIC 0 96 (_entity (_in ))))
		(_port (_internal AERMonitorACKxSBO ~extieee.std_logic_1164.STD_LOGIC 0 97 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~124 0 98 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_port (_internal AERMonitorAddressxDI ~STD_LOGIC_VECTOR{9~downto~0}~124 0 98 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 115 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~132 0 178 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~134 0 183 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~13 0 193 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~13 0 194 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 201 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~136 0 202 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~138 0 203 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 204 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1312 0 205 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~1318 0 254 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1320 0 267 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 274 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~1324 0 285 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_signal (_internal MonitorTimestampxD ~STD_LOGIC_VECTOR{13~downto~0}~1324 0 285 (_architecture (_uni ))))
		(_signal (_internal ActualTimestampxD ~STD_LOGIC_VECTOR{13~downto~0}~1324 0 286 (_architecture (_uni ))))
		(_signal (_internal TimestampRegWritexE ~extieee.std_logic_1164.STD_LOGIC 0 289 (_architecture (_uni ))))
		(_signal (_internal SyncInxAB ~extieee.std_logic_1164.STD_LOGIC 0 291 (_architecture (_uni ))))
		(_signal (_internal AERREQxSB ~extieee.std_logic_1164.STD_LOGIC 0 293 (_architecture (_uni ))))
		(_signal (_internal AERReqSyncxSBN ~extieee.std_logic_1164.STD_LOGIC 0 293 (_architecture (_uni ))))
		(_signal (_internal AERMonitorACKxSB ~extieee.std_logic_1164.STD_LOGIC 0 295 (_architecture (_uni ))))
		(_signal (_internal UseLongAckxS ~extieee.std_logic_1164.STD_LOGIC 0 296 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1326 0 299 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal AddressTimestampSelectxS ~STD_LOGIC_VECTOR{1~downto~0}~1326 0 299 (_architecture (_uni ))))
		(_signal (_internal IncEventCounterxS ~extieee.std_logic_1164.STD_LOGIC 0 305 (_architecture (_uni ))))
		(_signal (_internal ResetEventCounterxS ~extieee.std_logic_1164.STD_LOGIC 0 306 (_architecture (_uni ))))
		(_signal (_internal ResetEarlyPaketTimerxS ~extieee.std_logic_1164.STD_LOGIC 0 307 (_architecture (_uni ))))
		(_signal (_internal EarlyPaketTimerOverflowxS ~extieee.std_logic_1164.STD_LOGIC 0 308 (_architecture (_uni ))))
		(_signal (_internal SMResetEarlyPaketTimerxS ~extieee.std_logic_1164.STD_LOGIC 0 309 (_architecture (_uni ))))
		(_signal (_internal ECResetEarlyPaketTimerxS ~extieee.std_logic_1164.STD_LOGIC 0 310 (_architecture (_uni ))))
		(_signal (_internal ClockxC ~extieee.std_logic_1164.STD_LOGIC 0 313 (_architecture (_uni )(_event))))
		(_signal (_internal IfClockxC ~extieee.std_logic_1164.STD_LOGIC 0 313 (_architecture (_uni ))))
		(_signal (_internal ResetxRB ~extieee.std_logic_1164.STD_LOGIC 0 314 (_architecture (_uni ))))
		(_signal (_internal ResetxR ~extieee.std_logic_1164.STD_LOGIC 0 314 (_architecture (_uni ))))
		(_signal (_internal RunxS ~extieee.std_logic_1164.STD_LOGIC 0 315 (_architecture (_uni ))))
		(_signal (_internal CounterResetxRB ~extieee.std_logic_1164.STD_LOGIC 0 316 (_architecture (_uni ))))
		(_signal (_internal SynchronizerResetTimestampxSB ~extieee.std_logic_1164.STD_LOGIC 0 317 (_architecture (_uni ))))
		(_signal (_internal CDVSTestChipResetxRB ~extieee.std_logic_1164.STD_LOGIC 0 318 (_internal (_uni ))))
		(_signal (_internal CDVSTestPeriodicChipResetxRB ~extieee.std_logic_1164.STD_LOGIC 0 319 (_architecture (_uni ))))
		(_signal (_internal RxcolGxS ~extieee.std_logic_1164.STD_LOGIC 0 320 (_architecture (_uni ))))
		(_signal (_internal TimestampOverflowxS ~extieee.std_logic_1164.STD_LOGIC 0 323 (_architecture (_uni ))))
		(_signal (_internal AddressMSBxD ~STD_LOGIC_VECTOR{1~downto~0}~1326 0 324 (_architecture (_uni ))))
		(_signal (_internal TimestampMasterxS ~extieee.std_logic_1164.STD_LOGIC 0 325 (_architecture (_uni ))))
		(_signal (_internal FifoTransactionxS ~extieee.std_logic_1164.STD_LOGIC 0 328 (_architecture (_uni ))))
		(_signal (_internal FX2FifoWritexEB ~extieee.std_logic_1164.STD_LOGIC 0 329 (_architecture (_uni ))))
		(_signal (_internal FX2FifoPktEndxSB ~extieee.std_logic_1164.STD_LOGIC 0 330 (_architecture (_uni ))))
		(_signal (_internal SyncOutxSB ~extieee.std_logic_1164.STD_LOGIC 0 331 (_architecture (_uni ))))
		(_signal (_internal HostResetTimestampxS ~extieee.std_logic_1164.STD_LOGIC 0 332 (_architecture (_uni ))))
		(_signal (_internal TriggerxS ~extieee.std_logic_1164.STD_LOGIC 0 334 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~1328 0 336 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_signal (_internal AddressRegOutxD ~STD_LOGIC_VECTOR{9~downto~0}~1328 0 336 (_architecture (_uni ))))
		(_signal (_internal AddressRegWritexE ~extieee.std_logic_1164.STD_LOGIC 0 337 (_architecture (_uni ))))
		(_signal (_internal AddressRegOut8xD ~extieee.std_logic_1164.STD_LOGIC 0 338 (_architecture (_uni ))))
		(_signal (_internal IncxS ~extieee.std_logic_1164.STD_LOGIC 0 341 (_architecture (_uni ))))
		(_signal (_internal ReadADCvaluexE ~extieee.std_logic_1164.STD_LOGIC 0 344 (_architecture (_uni ))))
		(_signal (_internal ADCvalueReadyxS ~extieee.std_logic_1164.STD_LOGIC 0 344 (_architecture (_uni ))))
		(_signal (_internal ADCregInxD ~STD_LOGIC_VECTOR{13~downto~0}~1324 0 345 (_architecture (_uni ))))
		(_signal (_internal ADCregOutxD ~STD_LOGIC_VECTOR{13~downto~0}~1324 0 346 (_architecture (_uni ))))
		(_signal (_internal ADCregWritexE ~extieee.std_logic_1164.STD_LOGIC 0 347 (_architecture (_uni ))))
		(_signal (_internal ADCdataxD ~STD_LOGIC_VECTOR{13~downto~0}~1324 0 348 (_architecture (_uni ))))
		(_signal (_internal SBRet10xE ~extieee.std_logic_1164.STD_LOGIC 0 349 (_architecture (_uni ))))
		(_signal (_internal ADCsmRstxE ~extieee.std_logic_1164.STD_LOGIC 0 351 (_architecture (_uni ))))
		(_signal (_internal ADCclockxC ~extieee.std_logic_1164.STD_LOGIC 0 352 (_architecture (_uni ))))
		(_signal (_internal ADCoexEB ~extieee.std_logic_1164.STD_LOGIC 0 353 (_architecture (_uni ))))
		(_signal (_internal ADCstbyxE ~extieee.std_logic_1164.STD_LOGIC 0 354 (_architecture (_uni ))))
		(_signal (_internal ADCovrxS ~extieee.std_logic_1164.STD_LOGIC 0 355 (_architecture (_uni ))))
		(_signal (_internal CDVSTestSRRowClockxS ~extieee.std_logic_1164.STD_LOGIC 0 356 (_architecture (_uni ))))
		(_signal (_internal CDVSTestSRRowInxS ~extieee.std_logic_1164.STD_LOGIC 0 356 (_architecture (_uni ))))
		(_signal (_internal CDVSTestSRColClockxS ~extieee.std_logic_1164.STD_LOGIC 0 357 (_architecture (_uni ))))
		(_signal (_internal CDVSTestSRColInxS ~extieee.std_logic_1164.STD_LOGIC 0 357 (_architecture (_uni ))))
		(_signal (_internal CDVSTestColMode0xS ~extieee.std_logic_1164.STD_LOGIC 0 358 (_architecture (_uni ))))
		(_signal (_internal CDVSTestColMode1xS ~extieee.std_logic_1164.STD_LOGIC 0 358 (_architecture (_uni ))))
		(_signal (_internal CDVSTestApsTxGatexS ~extieee.std_logic_1164.STD_LOGIC 0 359 (_architecture (_uni ))))
		(_signal (_internal ExtTriggerxE ~extieee.std_logic_1164.STD_LOGIC 0 360 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{95~downto~0}~13 0 362 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 95)(i 0))))))
		(_signal (_internal SRDataOutxD ~STD_LOGIC_VECTOR{95~downto~0}~13 0 362 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1330 0 364 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal ExposurexD ~STD_LOGIC_VECTOR{15~downto~0}~1330 0 364 (_architecture (_uni ))))
		(_signal (_internal ColSettlexD ~STD_LOGIC_VECTOR{15~downto~0}~1330 0 364 (_architecture (_uni ))))
		(_signal (_internal RowSettlexD ~STD_LOGIC_VECTOR{15~downto~0}~1330 0 364 (_architecture (_uni ))))
		(_signal (_internal ResSettlexD ~STD_LOGIC_VECTOR{15~downto~0}~1330 0 364 (_architecture (_uni ))))
		(_signal (_internal FramePeriodxD ~STD_LOGIC_VECTOR{15~downto~0}~1330 0 365 (_architecture (_uni ))))
		(_signal (_internal TestPixelxE ~extieee.std_logic_1164.STD_LOGIC 0 366 (_architecture (_uni ))))
		(_signal (_internal SRoutxD ~extieee.std_logic_1164.STD_LOGIC 0 368 (_architecture (_uni ))))
		(_signal (_internal SRinxD ~extieee.std_logic_1164.STD_LOGIC 0 368 (_architecture (_uni ))))
		(_signal (_internal SRLatchxE ~extieee.std_logic_1164.STD_LOGIC 0 368 (_architecture (_uni ))))
		(_signal (_internal SRClockxC ~extieee.std_logic_1164.STD_LOGIC 0 368 (_architecture (_uni ))))
		(_signal (_internal RunADCxS ~extieee.std_logic_1164.STD_LOGIC 0 369 (_architecture (_uni ))))
		(_signal (_internal ADCStateOutputLEDxS ~extieee.std_logic_1164.STD_LOGIC 0 371 (_architecture (_uni ))))
		(_signal (_internal LockxS ~extieee.std_logic_1164.STD_LOGIC 0 374 (_architecture (_uni ))))
		(_signal (_internal FifoDataInxD ~STD_LOGIC_VECTOR{15~downto~0}~1330 0 377 (_architecture (_uni ))))
		(_signal (_internal FifoDataOutxD ~STD_LOGIC_VECTOR{15~downto~0}~1330 0 377 (_architecture (_uni ))))
		(_signal (_internal FifoWritexE ~extieee.std_logic_1164.STD_LOGIC 0 378 (_architecture (_uni ))))
		(_signal (_internal FifoReadxE ~extieee.std_logic_1164.STD_LOGIC 0 378 (_architecture (_uni ))))
		(_signal (_internal FifoEmptyxS ~extieee.std_logic_1164.STD_LOGIC 0 379 (_architecture (_uni ))))
		(_signal (_internal FifoAlmostEmptyxS ~extieee.std_logic_1164.STD_LOGIC 0 379 (_architecture (_uni ))))
		(_signal (_internal FifoFullxS ~extieee.std_logic_1164.STD_LOGIC 0 379 (_architecture (_uni ))))
		(_signal (_internal FifoAlmostFullxS ~extieee.std_logic_1164.STD_LOGIC 0 379 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1332 0 382 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal selectADC ~STD_LOGIC_VECTOR{1~downto~0}~1332 0 382 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1334 0 383 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal selectaddress ~STD_LOGIC_VECTOR{1~downto~0}~1334 0 383 (_architecture (_string \"01"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1336 0 384 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal selecttimestamp ~STD_LOGIC_VECTOR{1~downto~0}~1336 0 384 (_architecture (_string \"00"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1338 0 385 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal selecttrigger ~STD_LOGIC_VECTOR{1~downto~0}~1338 0 385 (_architecture (_string \"10"\))))
		(_process
			(line__388(_architecture 0 0 388 (_assignment (_simple)(_alias((IfClockxC)(IfClockxCI)))(_target(60))(_sensitivity(6)))))
			(line__389(_architecture 1 0 389 (_assignment (_simple)(_alias((ADCclockxCO)(ADCclockxC)))(_target(21))(_sensitivity(90)))))
			(line__402(_architecture 2 0 402 (_assignment (_simple)(_alias((CDVSTestBiasDiagSelxSO)(PA0xSIO)))(_target(34))(_sensitivity(14)))))
			(line__405(_architecture 3 0 405 (_assignment (_simple)(_alias((ResetxRB)(ResetxRBI)))(_target(61))(_sensitivity(7)))))
			(line__406(_architecture 4 0 406 (_assignment (_simple)(_target(62))(_sensitivity(7)))))
			(line__407(_architecture 5 0 407 (_assignment (_simple)(_alias((CounterResetxRB)(SynchronizerResetTimestampxSB)))(_target(64))(_sensitivity(65)))))
			(line__409(_architecture 6 0 409 (_assignment (_simple)(_alias((FX2FifoReadxEBO)(_string \"1"\)))(_target(3)))))
			(line__411(_architecture 7 0 411 (_assignment (_simple)(_alias((SyncInxAB)(Sync1xABI)))(_target(47))(_sensitivity(8)))))
			(line__424(_architecture 8 0 424 (_assignment (_simple)(_alias((ExposurexD)(SRDataOutxD(d_15_0))))(_target(103))(_sensitivity(102(d_15_0))))))
			(line__425(_architecture 9 0 425 (_assignment (_simple)(_alias((ColSettlexD)(SRDataOutxD(d_31_16))))(_target(104))(_sensitivity(102(d_31_16))))))
			(line__426(_architecture 10 0 426 (_assignment (_simple)(_alias((RowSettlexD)(SRDataOutxD(d_47_32))))(_target(105))(_sensitivity(102(d_47_32))))))
			(line__427(_architecture 11 0 427 (_assignment (_simple)(_alias((ResSettlexD)(SRDataOutxD(d_63_48))))(_target(106))(_sensitivity(102(d_63_48))))))
			(line__428(_architecture 12 0 428 (_assignment (_simple)(_alias((FramePeriodxD)(SRDataOutxD(d_79_64))))(_target(107))(_sensitivity(102(d_79_64))))))
			(line__429(_architecture 13 0 429 (_assignment (_simple)(_alias((TestPixelxE)(SRDataOutxD(94))))(_target(108))(_sensitivity(102(94))))))
			(line__430(_architecture 14 0 430 (_assignment (_simple)(_alias((SBRet10xE)(SRDataOutxD(95))))(_target(88))(_sensitivity(102(95))))))
			(line__447(_architecture 15 0 447 (_assignment (_simple)(_alias((FX2FifoDataxDIO)(FifoDataOutxD)))(_target(0))(_sensitivity(117)))))
			(line__479(_architecture 16 0 479 (_assignment (_simple)(_alias((ADCregInxD)(ADCdataxD)))(_target(84))(_sensitivity(87)))))
			(line__517(_architecture 17 0 517 (_assignment (_simple)(_alias((TimestampMasterxS)(_string \"1"\)))(_target(71)))))
			(line__587(_architecture 18 0 587 (_assignment (_simple)(_alias((ADCovrxS)(ADCovrxSI)))(_target(93))(_sensitivity(25)))))
			(line__588(_architecture 19 0 588 (_assignment (_simple)(_target(89))(_sensitivity(61)(63)))))
			(line__607(_architecture 20 0 607 (_assignment (_simple)(_alias((SynchOutxSBO)(SyncOutxSB)))(_target(9))(_sensitivity(75)))))
			(line__608(_architecture 21 0 608 (_assignment (_simple)(_alias((FX2FifoPktEndxSBO)(FX2FifoPktEndxSB)))(_target(4))(_sensitivity(74)))))
			(line__609(_architecture 22 0 609 (_assignment (_simple)(_alias((FX2FifoWritexEBO)(FX2FifoWritexEB)))(_target(2))(_sensitivity(73)))))
			(line__610(_architecture 23 0 610 (_assignment (_simple)(_alias((AERMonitorACKxSBO)(AERMonitorACKxSB)))(_target(42))(_sensitivity(50)))))
			(line__613(_architecture 24 0 613 (_assignment (_simple)(_target(55))(_sensitivity(57)(58)))))
			(line__617(_architecture 25 0 617 (_assignment (_simple)(_target(80))(_sensitivity(78(9))(78(8))))))
			(line__624(_architecture 26 0 624 (_assignment (_simple)(_target(116))(_sensitivity(44)(52)(70)(78(d_7_0))(78(9))(80)(85)))))
			(line__631(_architecture 27 0 631 (_assignment (_simple)(_alias((LED1xSO)(CDVSTestChipResetxRB)))(_target(37))(_sensitivity(19)))))
			(line__632(_architecture 28 0 632 (_assignment (_simple)(_alias((LED2xSO)(RunxS)))(_target(38))(_sensitivity(63)))))
			(line__633(_architecture 29 0 633 (_assignment (_simple)(_alias((LED3xSO)(ADCStateOutputLEDxS)))(_target(39))(_sensitivity(114)))))
			(line__636(_architecture 30 0 636 (_assignment (_simple)(_alias((CDVSTestChipResetxRBO)(CDVSTestChipResetxRB)))(_target(31))(_sensitivity(19)))))
			(line__642(_architecture 31 0 642 (_assignment (_simple)(_target(30))(_sensitivity(18)))))
			(line__644(_architecture 32 0 644 (_assignment (_simple)(_alias((HostResetTimestampxS)(PA7xSIO)))(_target(76))(_sensitivity(17)))))
			(line__645(_architecture 33 0 645 (_assignment (_simple)(_alias((RunxS)(PA3xSIO)))(_target(63))(_sensitivity(16)))))
			(line__646(_architecture 34 0 646 (_assignment (_simple)(_alias((ExtTriggerxE)(PA1xSIO)))(_target(101))(_sensitivity(15)))))
			(line__648(_architecture 35 0 648 (_assignment (_simple)(_alias((RunADCxS)(PC0xSIO)))(_target(113))(_sensitivity(10)))))
			(line__649(_architecture 36 0 649 (_assignment (_simple)(_alias((SRClockxC)(PC1xSIO)))(_target(112))(_sensitivity(11)))))
			(line__650(_architecture 37 0 650 (_assignment (_simple)(_alias((SRLatchxE)(PC2xSIO)))(_target(111))(_sensitivity(12)))))
			(line__651(_architecture 38 0 651 (_assignment (_simple)(_alias((SRinxD)(PC3xSIO)))(_target(110))(_sensitivity(13)))))
			(line__653(_architecture 39 0 653 (_assignment (_simple)(_alias((CDVSTestSRColClockxSO)(CDVSTestSRColClockxS)))(_target(27))(_sensitivity(96)))))
			(line__654(_architecture 40 0 654 (_assignment (_simple)(_alias((CDVSTestSRRowClockxSO)(CDVSTestSRRowClockxS)))(_target(26))(_sensitivity(94)))))
			(line__655(_architecture 41 0 655 (_assignment (_simple)(_alias((CDVSTestSRColInxSO)(CDVSTestSRColInxS)))(_target(29))(_sensitivity(97)))))
			(line__656(_architecture 42 0 656 (_assignment (_simple)(_alias((CDVSTestSRRowInxSO)(CDVSTestSRRowInxS)))(_target(28))(_sensitivity(95)))))
			(line__658(_architecture 43 0 658 (_assignment (_simple)(_alias((CDVSTestColMode0xSO)(CDVSTestColMode0xS)))(_target(32))(_sensitivity(98)))))
			(line__659(_architecture 44 0 659 (_assignment (_simple)(_alias((CDVSTestColMode1xSO)(CDVSTestColMode1xS)))(_target(33))(_sensitivity(99)))))
			(line__661(_architecture 45 0 661 (_assignment (_simple)(_alias((CDVSTestApsTxGatexSO)(CDVSTestApsTxGatexS)))(_target(36))(_sensitivity(100)))))
			(line__663(_architecture 46 0 663 (_assignment (_simple)(_alias((ADCstbyxEO)(ADCstbyxE)))(_target(24))(_sensitivity(92)))))
			(line__664(_architecture 47 0 664 (_assignment (_simple)(_alias((ADCoexEBO)(ADCoexEB)))(_target(23))(_sensitivity(91)))))
			(line__667(_architecture 48 0 667 (_assignment (_simple)(_alias((RxcolGxS)(_string \"0"\)))(_target(68)))))
			(line__668(_architecture 49 0 668 (_assignment (_simple)(_alias((UseLongAckxS)(_string \"0"\)))(_target(51)))))
			(line__674(_architecture 50 0 674 (_assignment (_simple)(_alias((DebugxSIO(0))(ADCStateOutputLEDxS)))(_target(40(0)))(_sensitivity(114)))))
			(synchronizer(_architecture 51 0 680 (_process (_target(48)(49))(_sensitivity(59)(49)(41))(_dssslsensitivity 1))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
	)
	(_static
		(514 )
		(33686274 33686018 33686018 514 )
	)
	(_model . Structural 55 -1
	)
)
I 000051 55 1674          1372758644108 Behavioral
(_unit VHDL (adcvalueready 0 25 (behavioral 0 36 ))
	(_version v63)
	(_time 1372758644109 2013.07.02 11:50:44)
	(_source (\./../../sourcecode/ADCvalueReady.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 97c2c59894c0c080959986cd95)
	(_entity
		(_time 1372368070373)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in )(_event))))
		(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in ))))
		(_port (_internal RegisterWritexEI ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal ReadValuexEI ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal ValueReadyxSO ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
		(_type (_internal state 0 37 (_enum1 stidle stadcvalueready stread stadcvalueready2 (_to (i 0)(i 3)))))
		(_signal (_internal StatexDP state 0 40 (_architecture (_uni ))))
		(_signal (_internal StatexDN state 0 40 (_architecture (_uni ))))
		(_process
			(p_memless(_architecture 0 0 44 (_process (_simple)(_target(4)(6))(_sensitivity(2)(3)(5)))))
			(p_memoryzing(_architecture 1 0 78 (_process (_target(5))(_sensitivity(0)(1)(6))(_dssslsensitivity 2))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Behavioral 2 -1
	)
)
I 000051 55 2661          1372758644164 Behavioral
(_unit VHDL (cdvsresetstatemachine 0 25 (behavioral 0 37 ))
	(_version v63)
	(_time 1372758644165 2013.07.02 11:50:44)
	(_source (\./../../sourcecode/cDVSResetStateMachine.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code c5909590c49397d2c0c4d79f91)
	(_entity
		(_time 1372368070692)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in )(_event))))
		(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in ))))
		(_port (_internal AERackxSBI ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal RxcolGxSI ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal cDVSresetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal CDVSresetxRBO ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ))))
		(_type (_internal state 0 38 (_enum1 stidle stevent stresetcdvs (_to (i 0)(i 2)))))
		(_signal (_internal StatexDP state 0 42 (_architecture (_uni ))))
		(_signal (_internal StatexDN state 0 42 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{18~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 18)(i 0))))))
		(_signal (_internal CountxDP ~STD_LOGIC_VECTOR{18~downto~0}~13 0 45 (_architecture (_uni ))))
		(_signal (_internal CountxDN ~STD_LOGIC_VECTOR{18~downto~0}~13 0 45 (_architecture (_uni ))))
		(_constant (_internal waitTime ~extSTD.STANDARD.INTEGER 0 47 (_architecture ((i 30)))))
		(_constant (_internal idleTime ~extSTD.STANDARD.INTEGER 0 48 (_architecture ((i 200000)))))
		(_process
			(p_memless(_architecture 0 0 53 (_process (_simple)(_target(5)(7)(9))(_sensitivity(2)(4)(6)(8)))))
			(p_memoryzing(_architecture 1 0 105 (_process (_target(6)(8))(_sensitivity(0)(1)(7)(9))(_dssslsensitivity 2))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_static
		(33686018 33686018 33686018 33686018 131586 )
		(33686018 33686018 33686018 33686018 131586 )
		(33686018 33686018 33686018 33686018 131586 )
		(33686018 33686018 33686018 33686018 131586 )
	)
	(_model . Behavioral 2 -1
	)
)
I 000051 55 2362          1372758644226 Behavioral
(_unit VHDL (shiftregister 0 30 (behavioral 0 42 ))
	(_version v63)
	(_time 1372758644227 2013.07.02 11:50:44)
	(_source (\./../../sourcecode/shiftRegister.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 04505302085359120106105f57)
	(_entity
		(_time 1372368071005)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_generic (_internal width ~extSTD.STANDARD.NATURAL 0 32 \32\ (_entity ((i 32)))))
		(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in )(_event))))
		(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal LatchxEI ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in )(_event))))
		(_port (_internal DxDI ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ))))
		(_port (_internal QxDO ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{width-1~downto~0}~12 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal DataOutxDO ~STD_LOGIC_VECTOR{width-1~downto~0}~12 0 39 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{width-1~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_signal (_internal StatexD ~STD_LOGIC_VECTOR{width-1~downto~0}~13 0 45 (_architecture (_uni ))))
		(_process
			(p_latch(_architecture 0 0 50 (_process (_target(5))(_sensitivity(1)(2)(6))(_dssslsensitivity 2))))
			(line__60(_architecture 1 0 60 (_assignment (_simple)(_target(4))(_sensitivity(6(_index 5)))(_read(6(_index 6))))))
			(p_memorizing(_architecture 2 0 63 (_process (_simple)(_target(6(0))(6(_range 7))(6))(_sensitivity(0)(1))(_read(3)(6(_range 8))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . Behavioral 9 -1
	)
)
I 000052 55 11668         1372758644288 Behavioural
(_unit VHDL (adcstatemachine_tb 0 20 (behavioural 0 23 ))
	(_version v63)
	(_time 1372758644289 2013.07.02 11:50:44)
	(_source (\./../../ADCStateMachine_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 4217174044151555494d561812)
	(_entity
		(_time 1372368071331)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(ADCStateMachine
			(_object
				(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
				(_port (_internal ADCclockxCO ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_out ))))
				(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
				(_port (_internal ADCwordxDI ~STD_LOGIC_VECTOR{9~downto~0}~13 0 30 (_entity (_in ))))
				(_port (_internal ADCoutxDO ~STD_LOGIC_VECTOR{13~downto~0}~13 0 31 (_entity (_out ))))
				(_port (_internal ADCstbyxEO ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
				(_port (_internal ADCoexEBO ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ))))
				(_port (_internal ADCovrxSI ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
				(_port (_internal RegisterWritexEO ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
				(_port (_internal SRLatchxEI ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
				(_port (_internal RunADCxSI ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ))))
				(_port (_internal ExposurexDI ~STD_LOGIC_VECTOR{15~downto~0}~13 0 38 (_entity (_in ))))
				(_port (_internal ColSettlexDI ~STD_LOGIC_VECTOR{15~downto~0}~132 0 39 (_entity (_in ))))
				(_port (_internal RowSettlexDI ~STD_LOGIC_VECTOR{15~downto~0}~134 0 40 (_entity (_in ))))
				(_port (_internal ResSettlexDI ~STD_LOGIC_VECTOR{15~downto~0}~136 0 41 (_entity (_in ))))
				(_port (_internal FramePeriodxDI ~STD_LOGIC_VECTOR{15~downto~0}~138 0 42 (_entity (_in ))))
				(_port (_internal SBRet10xEI ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ))))
				(_port (_internal TestPixelxEI ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_in ))))
				(_port (_internal ExtTriggerxEI ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_in ))))
				(_port (_internal CDVSTestSRRowInxSO ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_out ))))
				(_port (_internal CDVSTestSRRowClockxSO ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_out ))))
				(_port (_internal CDVSTestSRColInxSO ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_out ))))
				(_port (_internal CDVSTestSRColClockxSO ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_out ))))
				(_port (_internal CDVSTestColMode0xSO ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_out ))))
				(_port (_internal CDVSTestColMode1xSO ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_out ))))
				(_port (_internal CDVSTestApsTxGatexSO ~extieee.std_logic_1164.STD_LOGIC 0 52 (_entity (_out ))))
				(_port (_internal ADCStateOutputLEDxSO ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_out ))))
			)
		)
	)
	(_instantiation ADCStateMachine_1 0 120 (_component ADCStateMachine )
		(_port
			((ClockxCI)(IfClockxC))
			((ADCclockxCO)(ADCclockxC))
			((ResetxRBI)(ResetxRB))
			((ADCwordxDI)(ADCwordxD))
			((ADCoutxDO)(ADCdataxD))
			((ADCstbyxEO)(ADCstbyxE))
			((ADCoexEBO)(ADCoexEB))
			((ADCovrxSI)(ADCovrxS))
			((RegisterWritexEO)(RegisterWritexE))
			((SRLatchxEI)(SRLatchxE))
			((RunADCxSI)(RunADCxS))
			((ExposurexDI)(ExposurexD))
			((ColSettlexDI)(ColSettlexD))
			((RowSettlexDI)(RowSettlexD))
			((ResSettlexDI)(ResSettlexD))
			((FramePeriodxDI)(FramePeriodxD))
			((SBRet10xEI)(SBRet10xE))
			((TestPixelxEI)(TestpixelxE))
			((ExtTriggerxEI)(ExtTriggerxE))
			((CDVSTestSRRowInxSO)(CDVSTestSRRowInxS))
			((CDVSTestSRRowClockxSO)(CDVSTestSRRowClockxS))
			((CDVSTestSRColInxSO)(CDVSTestSRColInxS))
			((CDVSTestSRColClockxSO)(CDVSTestSRColClockxS))
			((CDVSTestColMode0xSO)(CDVSTestColMode0xS))
			((CDVSTestColMode1xSO)(CDVSTestColMode1xS))
			((CDVSTestApsTxGatexSO)(CDVSTestApsTxGatexS))
			((ADCStateOutputLEDxSO)(ADCStateOutputLEDxS))
		)
		(_use (_entity . ADCStateMachine)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~13 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~13 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~132 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~134 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~136 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~138 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal IfClockxC ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ))))
		(_signal (_internal ADCclockxC ~extieee.std_logic_1164.STD_LOGIC 0 57 (_architecture (_uni ))))
		(_signal (_internal ResetxRB ~extieee.std_logic_1164.STD_LOGIC 0 58 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_signal (_internal ADCwordxD ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 59 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~1312 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_signal (_internal ADCdataxD ~STD_LOGIC_VECTOR{13~downto~0}~1312 0 60 (_architecture (_uni ))))
		(_signal (_internal ADCoexEB ~extieee.std_logic_1164.STD_LOGIC 0 61 (_architecture (_uni ))))
		(_signal (_internal ADCstbyxE ~extieee.std_logic_1164.STD_LOGIC 0 62 (_architecture (_uni ))))
		(_signal (_internal ADCovrxS ~extieee.std_logic_1164.STD_LOGIC 0 63 (_architecture (_uni ))))
		(_signal (_internal RegisterWritexE ~extieee.std_logic_1164.STD_LOGIC 0 64 (_architecture (_uni ))))
		(_signal (_internal SRLatchxE ~extieee.std_logic_1164.STD_LOGIC 0 65 (_architecture (_uni ))))
		(_signal (_internal RunADCxS ~extieee.std_logic_1164.STD_LOGIC 0 66 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 67 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal ExposurexD ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 67 (_architecture (_uni ))))
		(_signal (_internal ColSettlexD ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 68 (_architecture (_uni ))))
		(_signal (_internal RowSettlexD ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 69 (_architecture (_uni ))))
		(_signal (_internal ResSettlexD ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 70 (_architecture (_uni ))))
		(_signal (_internal FramePeriodxD ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 71 (_architecture (_uni ))))
		(_signal (_internal TestPixelxE ~extieee.std_logic_1164.STD_LOGIC 0 72 (_architecture (_uni ))))
		(_signal (_internal SBRet10xE ~extieee.std_logic_1164.STD_LOGIC 0 73 (_architecture (_uni ))))
		(_signal (_internal ExtTriggerxE ~extieee.std_logic_1164.STD_LOGIC 0 74 (_architecture (_uni ))))
		(_signal (_internal CDVSTestSRRowInxS ~extieee.std_logic_1164.STD_LOGIC 0 75 (_architecture (_uni ))))
		(_signal (_internal CDVSTestSRRowClockxS ~extieee.std_logic_1164.STD_LOGIC 0 76 (_architecture (_uni ))))
		(_signal (_internal CDVSTestSRColInxS ~extieee.std_logic_1164.STD_LOGIC 0 77 (_architecture (_uni ))))
		(_signal (_internal CDVSTestSRColClockxS ~extieee.std_logic_1164.STD_LOGIC 0 78 (_architecture (_uni ))))
		(_signal (_internal CDVSTestColMode0xS ~extieee.std_logic_1164.STD_LOGIC 0 79 (_architecture (_uni ))))
		(_signal (_internal CDVSTestColMode1xS ~extieee.std_logic_1164.STD_LOGIC 0 80 (_architecture (_uni ))))
		(_signal (_internal CDVSTestApsTxGatexS ~extieee.std_logic_1164.STD_LOGIC 0 81 (_architecture (_uni ))))
		(_signal (_internal ADCStateOutputLEDxS ~extieee.std_logic_1164.STD_LOGIC 0 82 (_architecture (_uni ))))
		(_constant (_internal Tpw_clk ~extSTD.STANDARD.TIME 0 84 (_architecture ((ns 4634391661857464543)))))
		(_process
			(clock_gen(_architecture 0 0 88 (_process (_wait_for)(_target(0)))))
			(line__94(_architecture 1 0 94 (_assignment (_simple)(_alias((ADCclockxC)(_string \"0"\)))(_target(1)))))
			(line__95(_architecture 2 0 95 (_assignment (_simple)(_target(2)))))
			(line__96(_architecture 3 0 96 (_assignment (_simple)(_target(3)))))
			(line__97(_architecture 4 0 97 (_assignment (_simple)(_target(4)))))
			(line__98(_architecture 5 0 98 (_assignment (_simple)(_alias((ADCoexEB)(_string \"0"\)))(_target(5)))))
			(line__99(_architecture 6 0 99 (_assignment (_simple)(_alias((ADCstbyxE)(_string \"0"\)))(_target(6)))))
			(line__100(_architecture 7 0 100 (_assignment (_simple)(_alias((RegisterWritexE)(_string \"0"\)))(_target(8)))))
			(line__101(_architecture 8 0 101 (_assignment (_simple)(_target(9)))))
			(line__102(_architecture 9 0 102 (_assignment (_simple)(_target(10)))))
			(line__103(_architecture 10 0 103 (_assignment (_simple)(_target(11)))))
			(line__104(_architecture 11 0 104 (_assignment (_simple)(_target(12)))))
			(line__105(_architecture 12 0 105 (_assignment (_simple)(_target(13)))))
			(line__106(_architecture 13 0 106 (_assignment (_simple)(_target(14)))))
			(line__107(_architecture 14 0 107 (_assignment (_simple)(_target(15)))))
			(line__108(_architecture 15 0 108 (_assignment (_simple)(_alias((TestPixelxE)(_string \"0"\)))(_target(16)))))
			(line__109(_architecture 16 0 109 (_assignment (_simple)(_alias((SBRet10xE)(_string \"0"\)))(_target(17)))))
			(line__110(_architecture 17 0 110 (_assignment (_simple)(_alias((ExtTriggerxE)(_string \"0"\)))(_target(18)))))
			(line__111(_architecture 18 0 111 (_assignment (_simple)(_alias((CDVSTestSRRowInxS)(_string \"0"\)))(_target(19)))))
			(line__112(_architecture 19 0 112 (_assignment (_simple)(_alias((CDVSTestSRRowClockxS)(_string \"0"\)))(_target(20)))))
			(line__113(_architecture 20 0 113 (_assignment (_simple)(_alias((CDVSTestSRColInxS)(_string \"0"\)))(_target(21)))))
			(line__114(_architecture 21 0 114 (_assignment (_simple)(_alias((CDVSTestSRColClockxS)(_string \"0"\)))(_target(22)))))
			(line__115(_architecture 22 0 115 (_assignment (_simple)(_alias((CDVSTestColMode0xS)(_string \"0"\)))(_target(23)))))
			(line__116(_architecture 23 0 116 (_assignment (_simple)(_alias((CDVSTestColMode1xS)(_string \"0"\)))(_target(24)))))
			(line__117(_architecture 24 0 117 (_assignment (_simple)(_alias((CDVSTestApsTxGatexS)(_string \"0"\)))(_target(25)))))
			(line__118(_architecture 25 0 118 (_assignment (_simple)(_alias((ADCStateOutputLEDxS)(_string \"0"\)))(_target(26)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
	(_static
		(33686274 50463491 771 )
		(67372036 67372036 67372036 1028 )
		(33686018 33686018 33686018 33686274 )
		(33686018 33686018 33686018 33751554 )
		(33686018 33686018 33686018 33686019 )
	)
	(_model . Behavioural 26 -1
	)
)
I 000051 55 13474         1372758644490 Behavioral
(_unit VHDL (adcstatemachine 0 25 (behavioral 0 57 ))
	(_version v63)
	(_time 1372758644491 2013.07.02 11:50:44)
	(_source (\./../../sourcecode/ADCStateMachine.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 0d58590b5d5a5a1a0e0b5b091c5658)
	(_entity
		(_time 1372368071665)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in ))))
		(_port (_internal ADCclockxCO ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_out ))))
		(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_port (_internal ADCwordxDI ~STD_LOGIC_VECTOR{9~downto~0}~12 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_port (_internal ADCoutxDO ~STD_LOGIC_VECTOR{13~downto~0}~12 0 32 (_entity (_out ))))
		(_port (_internal ADCstbyxEO ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ))))
		(_port (_internal ADCoexEBO ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ))))
		(_port (_internal ADCovrxSI ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal RegisterWritexEO ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
		(_port (_internal SRLatchxEI ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ))))
		(_port (_internal RunADCxSI ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal ExposurexDI ~STD_LOGIC_VECTOR{15~downto~0}~12 0 39 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal ColSettlexDI ~STD_LOGIC_VECTOR{15~downto~0}~122 0 40 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~124 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal RowSettlexDI ~STD_LOGIC_VECTOR{15~downto~0}~124 0 41 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~126 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal ResSettlexDI ~STD_LOGIC_VECTOR{15~downto~0}~126 0 42 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~128 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal FramePeriodxDI ~STD_LOGIC_VECTOR{15~downto~0}~128 0 43 (_entity (_in ))))
		(_port (_internal SBRet10xEI ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_in ))))
		(_port (_internal TestPixelxEI ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_in ))))
		(_port (_internal ExtTriggerxEI ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_in ))))
		(_port (_internal CDVSTestSRRowInxSO ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_out ))))
		(_port (_internal CDVSTestSRRowClockxSO ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_out ))))
		(_port (_internal CDVSTestSRColInxSO ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_out ))))
		(_port (_internal CDVSTestSRColClockxSO ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_out ))))
		(_port (_internal CDVSTestColMode0xSO ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_out ))))
		(_port (_internal CDVSTestColMode1xSO ~extieee.std_logic_1164.STD_LOGIC 0 52 (_entity (_out ))))
		(_port (_internal CDVSTestApsTxGatexSO ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_out ))))
		(_port (_internal ADCStateOutputLEDxSO ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_out ))))
		(_type (_internal ColState 0 58 (_enum1 stidle streset streleasereset streadreset stcountreset stnextreset stintegrate ststopintegrate streadsignal stcountsignal stnextsignal stwaitframe stresett stinitat streadresett stinitbt streadsignalt stwaitt (_to (i 0)(i 17)))))
		(_type (_internal RowState 0 59 (_enum1 stidle stfeedrow stinit stread stwrite strowdone stcolumndone stcolsettle (_to (i 0)(i 7)))))
		(_signal (_internal ResetxRB ~extieee.std_logic_1164.STD_LOGIC 0 61 (_architecture (_uni ))))
		(_signal (_internal StateColxDP ColState 0 64 (_architecture (_uni ))))
		(_signal (_internal StateColxDN ColState 0 64 (_architecture (_uni ))))
		(_signal (_internal StateRowxDP RowState 0 65 (_architecture (_uni ))))
		(_signal (_internal StateRowxDN RowState 0 65 (_architecture (_uni ))))
		(_signal (_internal ADCwordWritexE ~extieee.std_logic_1164.STD_LOGIC 0 66 (_architecture (_uni ))))
		(_signal (_internal ClockxC ~extieee.std_logic_1164.STD_LOGIC 0 67 (_architecture (_uni )(_event))))
		(_signal (_internal StateClockxC ~extieee.std_logic_1164.STD_LOGIC 0 68 (_architecture (_uni )(_event))))
		(_signal (_internal CDVSTestSRRowInxS ~extieee.std_logic_1164.STD_LOGIC 0 71 (_architecture (_uni ))))
		(_signal (_internal CDVSTestSRRowClockxS ~extieee.std_logic_1164.STD_LOGIC 0 71 (_architecture (_uni ))))
		(_signal (_internal CDVSTestSRColInxS ~extieee.std_logic_1164.STD_LOGIC 0 71 (_architecture (_uni ))))
		(_signal (_internal CDVSTestSRColClockxS ~extieee.std_logic_1164.STD_LOGIC 0 71 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 76 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal ADCoutMSBxS ~STD_LOGIC_VECTOR{3~downto~0}~13 0 76 (_architecture (_uni ))))
		(_signal (_internal StartPixelxS ~extieee.std_logic_1164.STD_LOGIC 0 77 (_internal (_uni ))))
		(_signal (_internal StartColxSN ~extieee.std_logic_1164.STD_LOGIC 0 78 (_architecture (_uni ))))
		(_signal (_internal StartColxSP ~extieee.std_logic_1164.STD_LOGIC 0 78 (_architecture (_uni ))))
		(_signal (_internal StartRowxSN ~extieee.std_logic_1164.STD_LOGIC 0 79 (_architecture (_uni ))))
		(_signal (_internal StartRowxSP ~extieee.std_logic_1164.STD_LOGIC 0 79 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{32~downto~0}~13 0 82 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 32)(i 0))))))
		(_signal (_internal DividerColxDP ~STD_LOGIC_VECTOR{32~downto~0}~13 0 82 (_architecture (_uni ))))
		(_signal (_internal DividerColxDN ~STD_LOGIC_VECTOR{32~downto~0}~13 0 82 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{16~downto~0}~13 0 83 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 16)(i 0))))))
		(_signal (_internal DividerRowxDP ~STD_LOGIC_VECTOR{16~downto~0}~13 0 83 (_architecture (_uni ))))
		(_signal (_internal DividerRowxDN ~STD_LOGIC_VECTOR{16~downto~0}~13 0 83 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{25~downto~0}~13 0 84 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 25)(i 0))))))
		(_signal (_internal ExposureTxD ~STD_LOGIC_VECTOR{25~downto~0}~13 0 84 (_architecture (_uni ))))
		(_signal (_internal FramePeriodxD ~STD_LOGIC_VECTOR{25~downto~0}~13 0 85 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 87 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal CountRowxDN ~STD_LOGIC_VECTOR{7~downto~0}~13 0 87 (_architecture (_uni ))))
		(_signal (_internal CountRowxDP ~STD_LOGIC_VECTOR{7~downto~0}~13 0 87 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~13 0 88 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_signal (_internal CountColxDN ~STD_LOGIC_VECTOR{17~downto~0}~13 0 88 (_architecture (_uni ))))
		(_signal (_internal CountColxDP ~STD_LOGIC_VECTOR{17~downto~0}~13 0 88 (_architecture (_uni ))))
		(_signal (_internal DoReadxS ~extieee.std_logic_1164.STD_LOGIC 0 89 (_architecture (_uni ))))
		(_signal (_internal ReadDonexS ~extieee.std_logic_1164.STD_LOGIC 0 89 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 90 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal ReadCyclexS ~STD_LOGIC_VECTOR{1~downto~0}~13 0 90 (_architecture (_uni ))))
		(_signal (_internal ColModexD ~STD_LOGIC_VECTOR{1~downto~0}~13 0 91 (_architecture (_uni ))))
		(_signal (_internal TxGatexE ~extieee.std_logic_1164.STD_LOGIC 0 92 (_architecture (_uni ))))
		(_constant (_internal SizeX ~extSTD.STANDARD.INTEGER 0 96 (_architecture ((i 240)))))
		(_constant (_internal SizeY ~extSTD.STANDARD.INTEGER 0 97 (_architecture ((i 180)))))
		(_process
			(line__101(_architecture 0 0 101 (_assignment (_simple)(_target(27))(_sensitivity(2)(18)))))
			(line__103(_architecture 1 0 103 (_assignment (_simple)(_alias((ClockxC)(ClockxCI)))(_target(33))(_sensitivity(0)))))
			(line__104(_architecture 2 0 104 (_assignment (_simple)(_alias((StateClockxC)(ClockxC)))(_target(34))(_sensitivity(33)))))
			(line__105(_architecture 3 0 105 (_assignment (_simple)(_target(1))(_sensitivity(33)))))
			(line__107(_architecture 4 0 107 (_assignment (_simple)(_alias((CDVSTestSRRowInxSO)(CDVSTestSRRowInxS)))(_target(19))(_sensitivity(35)))))
			(line__108(_architecture 5 0 108 (_assignment (_simple)(_alias((CDVSTestSRColInxSO)(CDVSTestSRColInxS)))(_target(21))(_sensitivity(37)))))
			(line__111(_architecture 6 0 111 (_assignment (_simple)(_alias((ADCoutxDO)(ADCoutMSBxS(d_3_0))(ADCwordxDI(d_9_0))))(_target(4))(_sensitivity(3(d_9_0))(39(d_3_0))))))
			(line__112(_architecture 7 0 112 (_assignment (_simple)(_target(39))(_sensitivity(42)(44)(57)))))
			(line__113(_architecture 8 0 113 (_assignment (_simple)(_alias((ADCstbyxEO)(_string \"0"\)))(_target(5)))))
			(line__114(_architecture 9 0 114 (_assignment (_simple)(_alias((ADCoexEBO)(_string \"0"\)))(_target(6)))))
			(line__116(_architecture 10 0 116 (_assignment (_simple)(_alias((CDVSTestColMode0xSO)(ColModexD(0))))(_target(23))(_sensitivity(58(0))))))
			(line__117(_architecture 11 0 117 (_assignment (_simple)(_target(24))(_sensitivity(17)(18)(58(1))))))
			(line__121(_architecture 12 0 121 (_assignment (_simple)(_alias((ADCStateOutputLEDxSO)(TestPixelxEI)))(_target(26))(_sensitivity(17)))))
			(line__123(_architecture 13 0 123 (_assignment (_simple)(_target(50))(_sensitivity(15)))))
			(line__124(_architecture 14 0 124 (_assignment (_simple)(_target(49))(_sensitivity(11)))))
			(line__126(_architecture 15 0 126 (_assignment (_simple)(_alias((CDVSTestApsTxGatexSO)(TxGatexE)))(_target(25))(_sensitivity(59)))))
			(p_col(_architecture 16 0 129 (_process (_simple)(_target(29)(37)(38)(41)(46)(53)(55)(57)(58)(59))(_sensitivity(10)(11)(12)(13)(14)(17)(28)(42)(45)(49)(50)(54)(56)))))
			(p_row(_architecture 17 0 322 (_process (_simple)(_target(8)(31)(32)(35)(36)(43)(48)(51)(56))(_sensitivity(11)(12)(13)(28)(30)(47)(52)(54)(55)(57)))))
			(p_memoryzing(_architecture 18 0 401 (_process (_target(28)(30)(42)(44)(45)(47)(52)(54))(_sensitivity(27)(34)(29)(31)(41)(43)(46)(48)(51)(53))(_dssslsensitivity 2))))
			(p_clock_chip(_architecture 19 0 438 (_process (_target(20)(22))(_sensitivity(27)(33)(36)(38))(_dssslsensitivity 2))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_static
		(33686018 33686018 770 )
		(514 )
		(771 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 514 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 514 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 2 )
		(770 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 2 )
		(515 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 )
		(33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 514 )
		(33686018 33686018 )
	)
	(_model . Behavioral 20 -1
	)
)
I 000051 55 2368          1372758673335 Behavioral
(_unit VHDL (wordregister 0 30 (behavioral 0 41 ))
	(_version v63)
	(_time 1372758673336 2013.07.02 11:51:13)
	(_source (\./../../sourcecode/wordRegister.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code babee8eebdececacbdbfa8e0ee)
	(_entity
		(_time 1372368066647)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_generic (_internal width ~extSTD.STANDARD.NATURAL 0 32 \14\ (_entity ((i 14)))))
		(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in )(_event))))
		(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal WriteEnablexEI ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{width-1~downto~0}~12 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
		(_port (_internal DataInxDI ~STD_LOGIC_VECTOR{width-1~downto~0}~12 0 37 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{width-1~downto~0}~122 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal DataOutxDO ~STD_LOGIC_VECTOR{width-1~downto~0}~122 0 38 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{width-1~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_signal (_internal StatexDP ~STD_LOGIC_VECTOR{width-1~downto~0}~13 0 44 (_architecture (_uni ))))
		(_signal (_internal StatexDN ~STD_LOGIC_VECTOR{width-1~downto~0}~13 0 44 (_architecture (_uni ))))
		(_process
			(p_memless(_architecture 0 0 49 (_process (_simple)(_target(6)(4))(_sensitivity(5)(2)(3)))))
			(p_memorizing(_architecture 1 0 61 (_process (_target(5))(_sensitivity(0)(1)(6))(_dssslsensitivity 2))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . Behavioral 5 -1
	)
)
I 000050 55 19399         1372758673410 Structure
(_unit VHDL (aerfifo 0 14 (structure 0 30 ))
	(_version v63)
	(_time 1372758673411 2013.07.02 11:51:13)
	(_source (\./../../sourcecode/AERfifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(machxo(components)))
	(_code 080d5f0e055e5e1e5d5b11525f)
	(_entity
		(_time 1372368066962)
		(_use (std(standard))(ieee(std_logic_1164))(machxo(components)))
	)
	(_component
		(fifo8ka
			(_object
				(_generic (_internal FULLPOINTER1 ~STD_LOGIC_VECTOR{13~downto~0}~13 0 47 (_entity -1 )))
				(_generic (_internal FULLPOINTER ~STD_LOGIC_VECTOR{13~downto~0}~132 0 48 (_entity -1 )))
				(_generic (_internal AFPOINTER1 ~STD_LOGIC_VECTOR{13~downto~0}~134 0 49 (_entity -1 )))
				(_generic (_internal AEPOINTER1 ~STD_LOGIC_VECTOR{13~downto~0}~136 0 50 (_entity -1 )))
				(_generic (_internal AFPOINTER ~STD_LOGIC_VECTOR{13~downto~0}~138 0 51 (_entity -1 )))
				(_generic (_internal AEPOINTER ~STD_LOGIC_VECTOR{13~downto~0}~1310 0 52 (_entity -1 )))
				(_generic (_internal CSDECODE_R ~STD_LOGIC_VECTOR{1~downto~0}~13 0 53 (_entity -1 )))
				(_generic (_internal CSDECODE_W ~STD_LOGIC_VECTOR{1~downto~0}~1312 0 54 (_entity -1 )))
				(_generic (_internal RESETMODE ~STRING~13 0 55 (_entity -1 )))
				(_generic (_internal REGMODE ~STRING~1313 0 55 (_entity -1 )))
				(_generic (_internal DATA_WIDTH_R ~extSTD.STANDARD.INTEGER 0 56 (_entity -1 )))
				(_generic (_internal DATA_WIDTH_W ~extSTD.STANDARD.INTEGER 0 56 (_entity -1 )))
				(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 58 (_entity (_in ))))
				(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 58 (_entity (_in ))))
				(_port (_internal DI2 ~extieee.std_logic_1164.STD_LOGIC 0 58 (_entity (_in ))))
				(_port (_internal DI3 ~extieee.std_logic_1164.STD_LOGIC 0 59 (_entity (_in ))))
				(_port (_internal DI4 ~extieee.std_logic_1164.STD_LOGIC 0 59 (_entity (_in ))))
				(_port (_internal DI5 ~extieee.std_logic_1164.STD_LOGIC 0 59 (_entity (_in ))))
				(_port (_internal DI6 ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_in ))))
				(_port (_internal DI7 ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_in ))))
				(_port (_internal DI8 ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_in ))))
				(_port (_internal DI9 ~extieee.std_logic_1164.STD_LOGIC 0 61 (_entity (_in ))))
				(_port (_internal DI10 ~extieee.std_logic_1164.STD_LOGIC 0 61 (_entity (_in ))))
				(_port (_internal DI11 ~extieee.std_logic_1164.STD_LOGIC 0 61 (_entity (_in ))))
				(_port (_internal DI12 ~extieee.std_logic_1164.STD_LOGIC 0 62 (_entity (_in ))))
				(_port (_internal DI13 ~extieee.std_logic_1164.STD_LOGIC 0 62 (_entity (_in ))))
				(_port (_internal DI14 ~extieee.std_logic_1164.STD_LOGIC 0 63 (_entity (_in ))))
				(_port (_internal DI15 ~extieee.std_logic_1164.STD_LOGIC 0 63 (_entity (_in ))))
				(_port (_internal DI16 ~extieee.std_logic_1164.STD_LOGIC 0 64 (_entity (_in ))))
				(_port (_internal DI17 ~extieee.std_logic_1164.STD_LOGIC 0 64 (_entity (_in ))))
				(_port (_internal DI18 ~extieee.std_logic_1164.STD_LOGIC 0 65 (_entity (_in ))))
				(_port (_internal DI19 ~extieee.std_logic_1164.STD_LOGIC 0 65 (_entity (_in ))))
				(_port (_internal DI20 ~extieee.std_logic_1164.STD_LOGIC 0 66 (_entity (_in ))))
				(_port (_internal DI21 ~extieee.std_logic_1164.STD_LOGIC 0 66 (_entity (_in ))))
				(_port (_internal DI22 ~extieee.std_logic_1164.STD_LOGIC 0 67 (_entity (_in ))))
				(_port (_internal DI23 ~extieee.std_logic_1164.STD_LOGIC 0 67 (_entity (_in ))))
				(_port (_internal DI24 ~extieee.std_logic_1164.STD_LOGIC 0 68 (_entity (_in ))))
				(_port (_internal DI25 ~extieee.std_logic_1164.STD_LOGIC 0 68 (_entity (_in ))))
				(_port (_internal DI26 ~extieee.std_logic_1164.STD_LOGIC 0 69 (_entity (_in ))))
				(_port (_internal DI27 ~extieee.std_logic_1164.STD_LOGIC 0 69 (_entity (_in ))))
				(_port (_internal DI28 ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_in ))))
				(_port (_internal DI29 ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_in ))))
				(_port (_internal DI30 ~extieee.std_logic_1164.STD_LOGIC 0 71 (_entity (_in ))))
				(_port (_internal DI31 ~extieee.std_logic_1164.STD_LOGIC 0 71 (_entity (_in ))))
				(_port (_internal DI32 ~extieee.std_logic_1164.STD_LOGIC 0 72 (_entity (_in ))))
				(_port (_internal DI33 ~extieee.std_logic_1164.STD_LOGIC 0 72 (_entity (_in ))))
				(_port (_internal DI34 ~extieee.std_logic_1164.STD_LOGIC 0 73 (_entity (_in ))))
				(_port (_internal DI35 ~extieee.std_logic_1164.STD_LOGIC 0 73 (_entity (_in ))))
				(_port (_internal FULLI ~extieee.std_logic_1164.STD_LOGIC 0 74 (_entity (_in ))))
				(_port (_internal CSW0 ~extieee.std_logic_1164.STD_LOGIC 0 74 (_entity (_in ))))
				(_port (_internal CSW1 ~extieee.std_logic_1164.STD_LOGIC 0 75 (_entity (_in ))))
				(_port (_internal EMPTYI ~extieee.std_logic_1164.STD_LOGIC 0 75 (_entity (_in ))))
				(_port (_internal CSR0 ~extieee.std_logic_1164.STD_LOGIC 0 76 (_entity (_in ))))
				(_port (_internal CSR1 ~extieee.std_logic_1164.STD_LOGIC 0 76 (_entity (_in ))))
				(_port (_internal WE ~extieee.std_logic_1164.STD_LOGIC 0 76 (_entity (_in ))))
				(_port (_internal RE ~extieee.std_logic_1164.STD_LOGIC 0 77 (_entity (_in ))))
				(_port (_internal CLKW ~extieee.std_logic_1164.STD_LOGIC 0 77 (_entity (_in ))))
				(_port (_internal CLKR ~extieee.std_logic_1164.STD_LOGIC 0 77 (_entity (_in ))))
				(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 78 (_entity (_in ))))
				(_port (_internal RPRST ~extieee.std_logic_1164.STD_LOGIC 0 78 (_entity (_in ))))
				(_port (_internal DO0 ~extieee.std_logic_1164.STD_LOGIC 0 79 (_entity (_out ))))
				(_port (_internal DO1 ~extieee.std_logic_1164.STD_LOGIC 0 79 (_entity (_out ))))
				(_port (_internal DO2 ~extieee.std_logic_1164.STD_LOGIC 0 80 (_entity (_out ))))
				(_port (_internal DO3 ~extieee.std_logic_1164.STD_LOGIC 0 80 (_entity (_out ))))
				(_port (_internal DO4 ~extieee.std_logic_1164.STD_LOGIC 0 81 (_entity (_out ))))
				(_port (_internal DO5 ~extieee.std_logic_1164.STD_LOGIC 0 81 (_entity (_out ))))
				(_port (_internal DO6 ~extieee.std_logic_1164.STD_LOGIC 0 82 (_entity (_out ))))
				(_port (_internal DO7 ~extieee.std_logic_1164.STD_LOGIC 0 82 (_entity (_out ))))
				(_port (_internal DO8 ~extieee.std_logic_1164.STD_LOGIC 0 83 (_entity (_out ))))
				(_port (_internal DO9 ~extieee.std_logic_1164.STD_LOGIC 0 83 (_entity (_out ))))
				(_port (_internal DO10 ~extieee.std_logic_1164.STD_LOGIC 0 84 (_entity (_out ))))
				(_port (_internal DO11 ~extieee.std_logic_1164.STD_LOGIC 0 84 (_entity (_out ))))
				(_port (_internal DO12 ~extieee.std_logic_1164.STD_LOGIC 0 85 (_entity (_out ))))
				(_port (_internal DO13 ~extieee.std_logic_1164.STD_LOGIC 0 85 (_entity (_out ))))
				(_port (_internal DO14 ~extieee.std_logic_1164.STD_LOGIC 0 86 (_entity (_out ))))
				(_port (_internal DO15 ~extieee.std_logic_1164.STD_LOGIC 0 86 (_entity (_out ))))
				(_port (_internal DO16 ~extieee.std_logic_1164.STD_LOGIC 0 87 (_entity (_out ))))
				(_port (_internal DO17 ~extieee.std_logic_1164.STD_LOGIC 0 87 (_entity (_out ))))
				(_port (_internal DO18 ~extieee.std_logic_1164.STD_LOGIC 0 88 (_entity (_out ))))
				(_port (_internal DO19 ~extieee.std_logic_1164.STD_LOGIC 0 88 (_entity (_out ))))
				(_port (_internal DO20 ~extieee.std_logic_1164.STD_LOGIC 0 89 (_entity (_out ))))
				(_port (_internal DO21 ~extieee.std_logic_1164.STD_LOGIC 0 89 (_entity (_out ))))
				(_port (_internal DO22 ~extieee.std_logic_1164.STD_LOGIC 0 90 (_entity (_out ))))
				(_port (_internal DO23 ~extieee.std_logic_1164.STD_LOGIC 0 90 (_entity (_out ))))
				(_port (_internal DO24 ~extieee.std_logic_1164.STD_LOGIC 0 91 (_entity (_out ))))
				(_port (_internal DO25 ~extieee.std_logic_1164.STD_LOGIC 0 91 (_entity (_out ))))
				(_port (_internal DO26 ~extieee.std_logic_1164.STD_LOGIC 0 92 (_entity (_out ))))
				(_port (_internal DO27 ~extieee.std_logic_1164.STD_LOGIC 0 92 (_entity (_out ))))
				(_port (_internal DO28 ~extieee.std_logic_1164.STD_LOGIC 0 93 (_entity (_out ))))
				(_port (_internal DO29 ~extieee.std_logic_1164.STD_LOGIC 0 93 (_entity (_out ))))
				(_port (_internal DO30 ~extieee.std_logic_1164.STD_LOGIC 0 94 (_entity (_out ))))
				(_port (_internal DO31 ~extieee.std_logic_1164.STD_LOGIC 0 94 (_entity (_out ))))
				(_port (_internal DO32 ~extieee.std_logic_1164.STD_LOGIC 0 95 (_entity (_out ))))
				(_port (_internal DO33 ~extieee.std_logic_1164.STD_LOGIC 0 95 (_entity (_out ))))
				(_port (_internal DO34 ~extieee.std_logic_1164.STD_LOGIC 0 96 (_entity (_out ))))
				(_port (_internal DO35 ~extieee.std_logic_1164.STD_LOGIC 0 96 (_entity (_out ))))
				(_port (_internal EF ~extieee.std_logic_1164.STD_LOGIC 0 97 (_entity (_out ))))
				(_port (_internal AEF ~extieee.std_logic_1164.STD_LOGIC 0 97 (_entity (_out ))))
				(_port (_internal AFF ~extieee.std_logic_1164.STD_LOGIC 0 97 (_entity (_out ))))
				(_port (_internal FF ~extieee.std_logic_1164.STD_LOGIC 0 98 (_entity (_out ))))
			)
		)
		(vhi
			(_object
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_out ))))
			)
		)
		(vlo
			(_object
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_out ))))
			)
		)
	)
	(_instantiation AERfifo_0_1 0 140 (_component fifo8ka )
		(_generic
			((FULLPOINTER1)(_string \"01111111110001"\))
			((FULLPOINTER)(_string \"01111111111001"\))
			((AFPOINTER1)(_string \"00011111010001"\))
			((AEPOINTER1)(_string \"00000001011111"\))
			((AFPOINTER)(_string \"00011111011001"\))
			((AEPOINTER)(_string \"00000001010111"\))
			((CSDECODE_R)(_string \"11"\))
			((CSDECODE_W)(_string \"11"\))
			((RESETMODE)(_string \"ASYNC"\))
			((REGMODE)(_string \"NOREG"\))
			((DATA_WIDTH_R)((i 9)))
			((DATA_WIDTH_W)((i 9)))
		)
		(_port
			((DI0)(Data(0)))
			((DI1)(Data(1)))
			((DI2)(Data(2)))
			((DI3)(Data(3)))
			((DI4)(Data(4)))
			((DI5)(Data(5)))
			((DI6)(Data(6)))
			((DI7)(Data(7)))
			((DI8)(Data(8)))
			((DI9)(scuba_vlo))
			((DI10)(scuba_vlo))
			((DI11)(scuba_vlo))
			((DI12)(scuba_vlo))
			((DI13)(scuba_vlo))
			((DI14)(scuba_vlo))
			((DI15)(scuba_vlo))
			((DI16)(scuba_vlo))
			((DI17)(scuba_vlo))
			((DI18)(scuba_vlo))
			((DI19)(scuba_vlo))
			((DI20)(scuba_vlo))
			((DI21)(scuba_vlo))
			((DI22)(scuba_vlo))
			((DI23)(scuba_vlo))
			((DI24)(scuba_vlo))
			((DI25)(scuba_vlo))
			((DI26)(scuba_vlo))
			((DI27)(scuba_vlo))
			((DI28)(scuba_vlo))
			((DI29)(scuba_vlo))
			((DI30)(scuba_vlo))
			((DI31)(scuba_vlo))
			((DI32)(scuba_vlo))
			((DI33)(scuba_vlo))
			((DI34)(scuba_vlo))
			((DI35)(scuba_vlo))
			((FULLI)(Full_int))
			((CSW0)(scuba_vhi))
			((CSW1)(scuba_vhi))
			((EMPTYI)(Empty_int))
			((CSR0)(scuba_vhi))
			((CSR1)(scuba_vhi))
			((WE)(WrEn))
			((RE)(RdEn))
			((CLKW)(WrClock))
			((CLKR)(RdClock))
			((RST)(Reset))
			((RPRST)(RPReset))
			((DO0)(Q(0)))
			((DO1)(Q(1)))
			((DO2)(Q(2)))
			((DO3)(Q(3)))
			((DO4)(Q(4)))
			((DO5)(Q(5)))
			((DO6)(Q(6)))
			((DO7)(Q(7)))
			((DO8)(Q(8)))
			((DO9)(_open))
			((DO10)(_open))
			((DO11)(_open))
			((DO12)(_open))
			((DO13)(_open))
			((DO14)(_open))
			((DO15)(_open))
			((DO16)(_open))
			((DO17)(_open))
			((DO18)(_open))
			((DO19)(_open))
			((DO20)(_open))
			((DO21)(_open))
			((DO22)(_open))
			((DO23)(_open))
			((DO24)(_open))
			((DO25)(_open))
			((DO26)(_open))
			((DO27)(_open))
			((DO28)(_open))
			((DO29)(_open))
			((DO30)(_open))
			((DO31)(_open))
			((DO32)(_open))
			((DO33)(_open))
			((DO34)(_open))
			((DO35)(_open))
			((EF)(Empty_int))
			((AEF)(AlmostEmpty))
			((AFF)(AlmostFull))
			((FF)(Full_int))
		)
		(_use (_entity machxo fifo8ka)
			(_generic
				((DATA_WIDTH_W)((i 9)))
				((DATA_WIDTH_R)((i 9)))
				((REGMODE)(_string \"NOREG"\))
				((RESETMODE)(_string \"ASYNC"\))
				((CSDECODE_W)(_string \"11"\))
				((CSDECODE_R)(_string \"11"\))
				((AEPOINTER)(_string \"00000001010111"\))
				((AEPOINTER1)(_string \"00000001011111"\))
				((AFPOINTER)(_string \"00011111011001"\))
				((AFPOINTER1)(_string \"00011111010001"\))
				((FULLPOINTER)(_string \"01111111111001"\))
				((FULLPOINTER1)(_string \"01111111110001"\))
			)
		)
	)
	(_instantiation scuba_vhi_inst 0 173 (_component vhi )
		(_port
			((Z)(scuba_vhi))
		)
		(_use (_entity machxo vhi)
		)
	)
	(_instantiation scuba_vlo_inst 0 176 (_component vlo )
		(_port
			((Z)(scuba_vlo))
		)
		(_use (_entity machxo vlo)
		)
	)
	(_instantiation AERfifo_1_0 0 179 (_component fifo8ka )
		(_generic
			((FULLPOINTER1)(_string \"00000000000000"\))
			((FULLPOINTER)(_string \"11111111111111"\))
			((AFPOINTER1)(_string \"00000000000000"\))
			((AEPOINTER1)(_string \"00000000000000"\))
			((AFPOINTER)(_string \"11111111111111"\))
			((AEPOINTER)(_string \"11111111111111"\))
			((CSDECODE_R)(_string \"11"\))
			((CSDECODE_W)(_string \"11"\))
			((RESETMODE)(_string \"ASYNC"\))
			((REGMODE)(_string \"NOREG"\))
			((DATA_WIDTH_R)((i 9)))
			((DATA_WIDTH_W)((i 9)))
		)
		(_port
			((DI0)(Data(9)))
			((DI1)(Data(10)))
			((DI2)(Data(11)))
			((DI3)(Data(12)))
			((DI4)(Data(13)))
			((DI5)(Data(14)))
			((DI6)(Data(15)))
			((DI7)(scuba_vlo))
			((DI8)(scuba_vlo))
			((DI9)(scuba_vlo))
			((DI10)(scuba_vlo))
			((DI11)(scuba_vlo))
			((DI12)(scuba_vlo))
			((DI13)(scuba_vlo))
			((DI14)(scuba_vlo))
			((DI15)(scuba_vlo))
			((DI16)(scuba_vlo))
			((DI17)(scuba_vlo))
			((DI18)(scuba_vlo))
			((DI19)(scuba_vlo))
			((DI20)(scuba_vlo))
			((DI21)(scuba_vlo))
			((DI22)(scuba_vlo))
			((DI23)(scuba_vlo))
			((DI24)(scuba_vlo))
			((DI25)(scuba_vlo))
			((DI26)(scuba_vlo))
			((DI27)(scuba_vlo))
			((DI28)(scuba_vlo))
			((DI29)(scuba_vlo))
			((DI30)(scuba_vlo))
			((DI31)(scuba_vlo))
			((DI32)(scuba_vlo))
			((DI33)(scuba_vlo))
			((DI34)(scuba_vlo))
			((DI35)(scuba_vlo))
			((FULLI)(Full_int))
			((CSW0)(scuba_vhi))
			((CSW1)(scuba_vhi))
			((EMPTYI)(Empty_int))
			((CSR0)(scuba_vhi))
			((CSR1)(scuba_vhi))
			((WE)(WrEn))
			((RE)(RdEn))
			((CLKW)(WrClock))
			((CLKR)(RdClock))
			((RST)(Reset))
			((RPRST)(RPReset))
			((DO0)(Q(9)))
			((DO1)(Q(10)))
			((DO2)(Q(11)))
			((DO3)(Q(12)))
			((DO4)(Q(13)))
			((DO5)(Q(14)))
			((DO6)(Q(15)))
			((DO7)(_open))
			((DO8)(_open))
			((DO9)(_open))
			((DO10)(_open))
			((DO11)(_open))
			((DO12)(_open))
			((DO13)(_open))
			((DO14)(_open))
			((DO15)(_open))
			((DO16)(_open))
			((DO17)(_open))
			((DO18)(_open))
			((DO19)(_open))
			((DO20)(_open))
			((DO21)(_open))
			((DO22)(_open))
			((DO23)(_open))
			((DO24)(_open))
			((DO25)(_open))
			((DO26)(_open))
			((DO27)(_open))
			((DO28)(_open))
			((DO29)(_open))
			((DO30)(_open))
			((DO31)(_open))
			((DO32)(_open))
			((DO33)(_open))
			((DO34)(_open))
			((DO35)(_open))
			((EF)(_open))
			((AEF)(_open))
			((AFF)(_open))
			((FF)(_open))
		)
		(_use (_entity machxo fifo8ka)
			(_generic
				((DATA_WIDTH_W)((i 9)))
				((DATA_WIDTH_R)((i 9)))
				((REGMODE)(_string \"NOREG"\))
				((RESETMODE)(_string \"ASYNC"\))
				((CSDECODE_W)(_string \"11"\))
				((CSDECODE_R)(_string \"11"\))
				((AEPOINTER)(_string \"11111111111111"\))
				((AEPOINTER1)(_string \"00000000000000"\))
				((AFPOINTER)(_string \"11111111111111"\))
				((AFPOINTER1)(_string \"00000000000000"\))
				((FULLPOINTER)(_string \"11111111111111"\))
				((FULLPOINTER1)(_string \"00000000000000"\))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal Data ~STD_LOGIC_VECTOR{15~downto~0}~12 0 16 (_entity (_in ))))
		(_port (_internal WrClock ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
		(_port (_internal RdClock ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
		(_port (_internal WrEn ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_in ))))
		(_port (_internal RdEn ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_in ))))
		(_port (_internal Reset ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_in ))))
		(_port (_internal RPReset ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal Q ~STD_LOGIC_VECTOR{15~downto~0}~122 0 23 (_entity (_out ))))
		(_port (_internal Empty ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_out ))))
		(_port (_internal Full ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_out ))))
		(_port (_internal AlmostEmpty ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_out ))))
		(_port (_internal AlmostFull ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_out ))))
		(_signal (_internal scuba_vhi ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_signal (_internal Empty_int ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal Full_int ~extieee.std_logic_1164.STD_LOGIC 0 35 (_architecture (_uni ))))
		(_signal (_internal scuba_vlo ~extieee.std_logic_1164.STD_LOGIC 0 36 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~13 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~132 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~134 0 49 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~136 0 50 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~138 0 51 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~1310 0 52 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 53 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1312 0 54 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_type (_internal ~STRING~13 0 55 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_type (_internal ~STRING~1313 0 55 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_process
			(line__211(_architecture 0 0 211 (_assignment (_simple)(_alias((Empty)(Empty_int)))(_target(8))(_sensitivity(13)))))
			(line__212(_architecture 1 0 212 (_assignment (_simple)(_alias((Full)(Full_int)))(_target(9))(_sensitivity(14)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_model . Structure 2 -1
	)
)
I 000033 55 1433 0 structure_con
(_configuration VHDL (structure_con 0 217 (AERfifo))
	(_version v63)
	(_time 1372758673420 2013.07.02 11:51:13)
	(_source (\./../../sourcecode/AERfifo.vhd\))
	(_use (std(standard))(machxo(components))(ieee(std_logic_1164)))
	(_code 17134211144141001219044c42)
	(_architecture Structure
		(_instantiation AERfifo_0_1
			(_entity machxo fifo8ka V
				(_generic
					((DATA_WIDTH_W)(_code 0))
					((DATA_WIDTH_R)(_code 1))
					((REGMODE)(_code 2))
					((RESETMODE)(_code 3))
					((CSDECODE_W)(_code 4))
					((CSDECODE_R)(_code 5))
					((AEPOINTER)(_code 6))
					((AEPOINTER1)(_code 7))
					((AFPOINTER)(_code 8))
					((AFPOINTER1)(_code 9))
					((FULLPOINTER)(_code 10))
					((FULLPOINTER1)(_code 11))
				)
			)
		)
		(_instantiation scuba_vhi_inst
			(_entity machxo vhi V
			)
		)
		(_instantiation scuba_vlo_inst
			(_entity machxo vlo V
			)
		)
		(_instantiation AERfifo_1_0
			(_entity machxo fifo8ka V
				(_generic
					((DATA_WIDTH_W)(_code 12))
					((DATA_WIDTH_R)(_code 13))
					((REGMODE)(_code 14))
					((RESETMODE)(_code 15))
					((CSDECODE_W)(_code 16))
					((CSDECODE_R)(_code 17))
					((AEPOINTER)(_code 18))
					((AEPOINTER1)(_code 19))
					((AFPOINTER)(_code 20))
					((AFPOINTER1)(_code 21))
					((FULLPOINTER)(_code 22))
					((FULLPOINTER1)(_code 23))
				)
			)
		)
		(_model . Structure_CON__AERfifo__Structure__code__0 24 -1
		)
	)
)
I 000050 55 5069          1372758673495 Structure
(_unit VHDL (clockgen 0 14 (structure 0 24 ))
	(_version v63)
	(_time 1372758673496 2013.07.02 11:51:13)
	(_source (\./../../sourcecode/clockgen.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(machxo(components)))
	(_code 6560306533326773636b273f33)
	(_entity
		(_time 1372368067259)
		(_use (std(standard))(ieee(std_logic_1164))(machxo(components)))
	)
	(_component
		(vlo
			(_object
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
			)
		)
		(ehxpllc
			(_object
				(_generic (_internal DUTY ~extSTD.STANDARD.INTEGER 0 36 (_entity -1 )))
				(_generic (_internal PHASEADJ ~extSTD.STANDARD.INTEGER 0 36 (_entity -1 )))
				(_generic (_internal DELAY_CNTL ~STRING~13 0 37 (_entity -1 )))
				(_generic (_internal CLKOK_DIV ~extSTD.STANDARD.INTEGER 0 37 (_entity -1 )))
				(_generic (_internal FDEL ~extSTD.STANDARD.INTEGER 0 38 (_entity -1 )))
				(_generic (_internal CLKFB_DIV ~extSTD.STANDARD.INTEGER 0 38 (_entity -1 )))
				(_generic (_internal CLKOP_DIV ~extSTD.STANDARD.INTEGER 0 39 (_entity -1 )))
				(_generic (_internal CLKI_DIV ~extSTD.STANDARD.INTEGER 0 39 (_entity -1 )))
				(_port (_internal CLKI ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ))))
				(_port (_internal CLKFB ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ))))
				(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ))))
				(_port (_internal DDAMODE ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_in ))))
				(_port (_internal DDAIZR ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_in ))))
				(_port (_internal DDAILAG ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_in ))))
				(_port (_internal DDAIDEL0 ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ))))
				(_port (_internal DDAIDEL1 ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ))))
				(_port (_internal DDAIDEL2 ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ))))
				(_port (_internal CLKOP ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_out ))))
				(_port (_internal CLKOS ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_out ))))
				(_port (_internal CLKOK ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_out ))))
				(_port (_internal CLKINTFB ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_out ))))
				(_port (_internal LOCK ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_out ))))
			)
		)
	)
	(_instantiation scuba_vlo_inst 0 79 (_component vlo )
		(_port
			((Z)(scuba_vlo))
		)
		(_use (_entity machxo vlo)
		)
	)
	(_instantiation PLLCInst_0 0 82 (_component ehxpllc )
		(_generic
			((DUTY)((i 4)))
			((PHASEADJ)((i 0)))
			((DELAY_CNTL)(_string \"STATIC"\))
			((CLKOK_DIV)((i 2)))
			((FDEL)((i 0)))
			((CLKFB_DIV)((i 3)))
			((CLKOP_DIV)((i 8)))
			((CLKI_DIV)((i 1)))
		)
		(_port
			((CLKI)(CLK))
			((CLKFB)(CLKOP_t))
			((RST)(RESET))
			((DDAMODE)(scuba_vlo))
			((DDAIZR)(scuba_vlo))
			((DDAILAG)(scuba_vlo))
			((DDAIDEL0)(scuba_vlo))
			((DDAIDEL1)(scuba_vlo))
			((DDAIDEL2)(scuba_vlo))
			((CLKOP)(CLKOP_t))
			((CLKOS)(_open))
			((CLKOK)(_open))
			((CLKINTFB)(_open))
			((LOCK)(LOCK))
		)
		(_use (_entity machxo ehxpllc)
			(_generic
				((CLKI_DIV)((i 1)))
				((CLKFB_DIV)((i 3)))
				((CLKOP_DIV)((i 8)))
				((CLKOK_DIV)((i 2)))
				((PHASEADJ)((i 0)))
				((FDEL)((i 0)))
				((DUTY)((i 4)))
				((DELAY_CNTL)(_string \"STATIC"\))
			)
			(_port
				((clki)(CLKI))
				((clkfb)(CLKFB))
				((rst)(RST))
				((ddamode)(DDAMODE))
				((ddaizr)(DDAIZR))
				((ddailag)(DDAILAG))
				((ddaidel0)(DDAIDEL0))
				((ddaidel1)(DDAIDEL1))
				((ddaidel2)(DDAIDEL2))
				((clkos)(CLKOS))
				((clkop)(CLKOP))
				((clkok)(CLKOK))
				((lock)(LOCK))
				((clkintfb)(CLKINTFB))
			)
		)
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
		(_port (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
		(_port (_internal CLKOP ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_out ))))
		(_port (_internal LOCK ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_out ))))
		(_signal (_internal scuba_vlo ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ))))
		(_signal (_internal CLKOP_t ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_type (_internal ~STRING~13 0 37 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_process
			(line__94(_architecture 0 0 94 (_assignment (_simple)(_alias((CLKOP)(CLKOP_t)))(_target(2))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
	)
	(_model . Structure 1 -1
	)
)
I 000033 55 1120 0 structure_con
(_configuration VHDL (structure_con 0 99 (clockgen))
	(_version v63)
	(_time 1372758673503 2013.07.02 11:51:13)
	(_source (\./../../sourcecode/clockgen.vhd\))
	(_use (std(standard))(machxo(components))(ieee(std_logic_1164)))
	(_code 65613064643333726064763e30)
	(_architecture Structure
		(_instantiation scuba_vlo_inst
			(_entity machxo vlo V
			)
		)
		(_instantiation PLLCInst_0
			(_entity machxo ehxpllc V
				(_generic
					((CLKI_DIV)(_code 0))
					((CLKFB_DIV)(_code 1))
					((CLKOP_DIV)(_code 2))
					((CLKOK_DIV)(_code 3))
					((PHASEADJ)(_code 4))
					((FDEL)(_code 5))
					((DUTY)(_code 6))
					((DELAY_CNTL)(_code 7))
				)
				(_port
					((clki)(CLKI))
					((clkfb)(CLKFB))
					((rst)(RST))
					((ddamode)(DDAMODE))
					((ddaizr)(DDAIZR))
					((ddailag)(DDAILAG))
					((ddaidel0)(DDAIDEL0))
					((ddaidel1)(DDAIDEL1))
					((ddaidel2)(DDAIDEL2))
					((clkos)(CLKOS))
					((clkop)(CLKOP))
					((clkok)(CLKOK))
					((lock)(LOCK))
					((clkintfb)(CLKINTFB))
				)
			)
		)
		(_model . Structure_CON__clockgen__Structure__code__0 8 -1
		)
	)
)
I 000051 55 1879          1372758673561 Behavioral
(_unit VHDL (earlypakettimer 0 25 (behavioral 0 33 ))
	(_version v63)
	(_time 1372758673562 2013.07.02 11:51:13)
	(_source (\./../../sourcecode/earlyPaketTimer.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code a4a1f7f3a1f2f2b2f4a3bdfff5)
	(_entity
		(_time 1372368067550)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in )(_event))))
		(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in ))))
		(_port (_internal ClearxSI ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal TimerExpiredxSO ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{20~downto~0}~13 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 20)(i 0))))))
		(_signal (_internal CountxDN ~STD_LOGIC_VECTOR{20~downto~0}~13 0 36 (_architecture (_uni ))))
		(_signal (_internal CountxDP ~STD_LOGIC_VECTOR{20~downto~0}~13 0 36 (_architecture (_uni ))))
		(_process
			(p_memless(_architecture 0 0 41 (_process (_simple)(_target(3)(4))(_sensitivity(2)(5)))))
			(p_memoryzing(_architecture 1 0 55 (_process (_target(5))(_sensitivity(0)(1)(4))(_dssslsensitivity 2))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 33686018 2 )
	)
	(_model . Behavioral 2 -1
	)
)
I 000051 55 1665          1372758673619 Behavioral
(_unit VHDL (eventbeforeoverflow 0 30 (behavioral 0 39 ))
	(_version v63)
	(_time 1372758673620 2013.07.02 11:51:13)
	(_source (\./../../sourcecode/EventBeforeOverflow.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code e2e7b1b0e6b5b3f4b4b3f6b8b1)
	(_entity
		(_time 1372368067881)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in )(_event))))
		(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal OverflowxDI ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal EventxDI ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal EventBeforeOverflowxDO ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
		(_type (_internal state 0 40 (_enum1 stidle stevent stoverflow (_to (i 0)(i 2)))))
		(_signal (_internal StatexDP state 0 42 (_architecture (_uni ))))
		(_signal (_internal StatexDN state 0 42 (_architecture (_uni ))))
		(_process
			(p_memless(_architecture 0 0 47 (_process (_simple)(_target(6)(4))(_sensitivity(5)(2)(3)))))
			(p_memorizing(_architecture 1 0 74 (_process (_target(5))(_sensitivity(0)(1)(6))(_dssslsensitivity 2))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Behavioral 2 -1
	)
)
I 000051 55 1935          1372758673673 Behavioral
(_unit VHDL (eventcounter 0 26 (behavioral 0 35 ))
	(_version v63)
	(_time 1372758673674 2013.07.02 11:51:13)
	(_source (\./../../sourcecode/eventCounter.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 11131417164640074713054b43)
	(_entity
		(_time 1372368068203)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal ClearxSI ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal IncrementxSI ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal OverflowxSO ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{8~downto~0}~13 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_signal (_internal CountxDP ~STD_LOGIC_VECTOR{8~downto~0}~13 0 37 (_architecture (_uni ))))
		(_signal (_internal CountxDN ~STD_LOGIC_VECTOR{8~downto~0}~13 0 37 (_architecture (_uni ))))
		(_process
			(p_memoryless(_architecture 0 0 41 (_process (_simple)(_target(6)(4))(_sensitivity(5)(2)(3)))))
			(p_memoryzing(_architecture 1 0 61 (_process (_target(5))(_sensitivity(0)(1)(6))(_dssslsensitivity 2))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33686018 2 )
		(33686018 33686018 2 )
		(33686018 33686018 2 )
	)
	(_model . Behavioral 2 -1
	)
)
I 000051 55 3232          1372758673727 Behavioral
(_unit VHDL (fifostatemachine 0 25 (behavioral 0 53 ))
	(_version v63)
	(_time 1372758673728 2013.07.02 11:51:13)
	(_source (\./../../sourcecode/fifoStatemachine.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 4042464249171256114e531b15)
	(_entity
		(_time 1372368068503)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in )(_event))))
		(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in ))))
		(_port (_internal RunxSI ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal FifoTransactionxSO ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
		(_port (_internal FX2FifoInFullxSBI ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal FifoEmptyxSI ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
		(_port (_internal FifoReadxEO ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_out ))))
		(_port (_internal FX2FifoWritexEBO ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_out ))))
		(_port (_internal FX2FifoPktEndxSBO ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal FX2FifoAddressxDO ~STD_LOGIC_VECTOR{1~downto~0}~12 0 42 (_entity (_out ))))
		(_port (_internal IncEventCounterxSO ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_out ))))
		(_port (_internal ResetEventCounterxSO ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_out ))))
		(_port (_internal ResetEarlyPaketTimerxSO ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_out ))))
		(_port (_internal EarlyPaketTimerOverflowxSI ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_in ))))
		(_type (_internal state 0 54 (_enum1 stidle stearlypaket1 stsetupwrite1 stwrite (_to (i 0)(i 3)))))
		(_signal (_internal StatexDP state 0 57 (_architecture (_uni ))))
		(_signal (_internal StatexDN state 0 57 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR~13 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 1))))))
		(_constant (_internal EP2 ~STD_LOGIC_VECTOR~13 0 61 (_architecture (_string \"00"\))))
		(_type (_internal ~STD_LOGIC_VECTOR~131 0 62 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 1))))))
		(_constant (_internal EP6 ~STD_LOGIC_VECTOR~131 0 62 (_architecture (_string \"10"\))))
		(_process
			(p_memless(_architecture 0 0 68 (_process (_simple)(_target(15)(3)(6)(7)(8)(9)(10)(11)(12))(_sensitivity(14)(2)(4)(5)(13)))))
			(p_memoryzing(_architecture 1 0 127 (_process (_target(14))(_sensitivity(0)(1)(15))(_dssslsensitivity 2))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . Behavioral 2 -1
	)
)
I 000051 55 6993          1372758673789 Behavioral
(_unit VHDL (monitorstatemachine 0 25 (behavioral 0 68 ))
	(_version v63)
	(_time 1372758673790 2013.07.02 11:51:13)
	(_source (\./../../sourcecode/monitorStateMachine.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 7e7c2a7f7d297f6877787b7b38252d)
	(_entity
		(_time 1372368068804)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in )(_event))))
		(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in ))))
		(_port (_internal AERREQxSBI ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal AERACKxSBO ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
		(_port (_internal XxDI ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal UseLongAckxSI ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal FifoFullxSI ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in ))))
		(_port (_internal FifoWritexEO ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_out ))))
		(_port (_internal TimestampRegWritexEO ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_out ))))
		(_port (_internal AddressRegWritexEO ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal AddressTimestampSelectxSO ~STD_LOGIC_VECTOR{1~downto~0}~12 0 48 (_entity (_out ))))
		(_port (_internal ADCvalueReadyxSI ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_in ))))
		(_port (_internal ReadADCvaluexEO ~extieee.std_logic_1164.STD_LOGIC 0 52 (_entity (_out ))))
		(_port (_internal TimestampOverflowxSI ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_in ))))
		(_port (_internal TriggerxSI ~extieee.std_logic_1164.STD_LOGIC 0 58 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~122 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal AddressMSBxDO ~STD_LOGIC_VECTOR{1~downto~0}~122 0 61 (_entity (_out ))))
		(_port (_internal ResetTimestampxSBI ~extieee.std_logic_1164.STD_LOGIC 0 64 (_entity (_in ))))
		(_type (_internal state 0 69 (_enum1 stidle stwraddress stwrtime stwait stoverflow stresettimestamp stfifofull streqrelease stadc stadctime stwrtriggertime stwrtrigger (_to (i 0)(i 11)))))
		(_signal (_internal AERREQxSB ~extieee.std_logic_1164.STD_LOGIC 0 72 (_architecture (_uni ))))
		(_signal (_internal StatexDP state 0 75 (_architecture (_uni ))))
		(_signal (_internal StatexDN state 0 75 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 76 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal CountxDP ~STD_LOGIC_VECTOR{7~downto~0}~13 0 76 (_architecture (_uni ))))
		(_signal (_internal CountxDN ~STD_LOGIC_VECTOR{7~downto~0}~13 0 76 (_architecture (_uni ))))
		(_signal (_internal TriggerxDP ~extieee.std_logic_1164.STD_LOGIC 0 77 (_architecture (_uni ))))
		(_signal (_internal TriggerxDN ~extieee.std_logic_1164.STD_LOGIC 0 77 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 80 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal TimestampOverflowxDN ~STD_LOGIC_VECTOR{15~downto~0}~13 0 80 (_architecture (_uni ))))
		(_signal (_internal TimestampOverflowxDP ~STD_LOGIC_VECTOR{15~downto~0}~13 0 80 (_architecture (_uni ))))
		(_signal (_internal TimestampResetxDP ~extieee.std_logic_1164.STD_LOGIC 0 83 (_architecture (_uni ))))
		(_signal (_internal TimestampResetxDN ~extieee.std_logic_1164.STD_LOGIC 0 83 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 86 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal selectADC ~STD_LOGIC_VECTOR{1~downto~0}~13 0 86 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~132 0 87 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal selectaddress ~STD_LOGIC_VECTOR{1~downto~0}~132 0 87 (_architecture (_string \"01"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~134 0 88 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal selecttimestamp ~STD_LOGIC_VECTOR{1~downto~0}~134 0 88 (_architecture (_string \"00"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~136 0 89 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal selecttrigger ~STD_LOGIC_VECTOR{1~downto~0}~136 0 89 (_architecture (_string \"10"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~138 0 91 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal address ~STD_LOGIC_VECTOR{1~downto~0}~138 0 91 (_architecture (_string \"00"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1310 0 92 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal wrap ~STD_LOGIC_VECTOR{1~downto~0}~1310 0 92 (_architecture (_string \"10"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1312 0 93 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal timereset ~STD_LOGIC_VECTOR{1~downto~0}~1312 0 93 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 94 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal timestamp ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 94 (_architecture (_string \"01"\))))
		(_constant (_internal ackExtension ~extSTD.STANDARD.INTEGER 0 96 (_architecture ((i 5)))))
		(_process
			(line__99(_architecture 0 0 99 (_assignment (_simple)(_alias((AERREQxSB)(AERREQxSBI)))(_target(17))(_sensitivity(2)))))
			(p_memless(_architecture 1 0 102 (_process (_simple)(_target(19)(21)(23)(24)(27)(3)(7)(8)(9)(10)(12)(15))(_sensitivity(17)(18)(20)(22)(25)(26)(4)(5)(6)(11)(13)(14)(16)))))
			(p_memoryzing(_architecture 2 0 273 (_process (_target(18)(20)(22)(25)(26))(_sensitivity(0)(1)(19)(21)(23)(24)(27))(_dssslsensitivity 2))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_static
		(33686018 33686018 )
		(33686018 33686018 33686018 33686018 )
		(33686018 33686018 33686018 33686018 )
		(33686018 33686018 )
		(33686018 33686018 )
		(33686018 33686018 )
		(33686018 33686018 33686018 33686018 )
	)
	(_model . Behavioral 3 -1
	)
)
I 000051 55 4397          1372758673849 Behavioral
(_unit VHDL (synchronizerstatemachine 0 19 (behavioral 0 45 ))
	(_version v63)
	(_time 1372758673850 2013.07.02 11:51:13)
	(_source (\./../../sourcecode/synchronizerStateMachine.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code bcbfbfe9e6ebbdaaeaeba4e7ef)
	(_entity
		(_time 1372368069110)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_in )(_event))))
		(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_in ))))
		(_port (_internal RunxSI ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_in ))))
		(_port (_internal ConfigxSI ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
		(_port (_internal SyncInxABI ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal SyncOutxSBO ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_port (_internal TriggerxSO ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
		(_port (_internal HostResetTimestampxSI ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal ResetTimestampxSBO ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_out ))))
		(_port (_internal IncrementCounterxSO ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_out ))))
		(_type (_internal state 0 46 (_enum1 stidle sttriggerinhigh sttriggerinlow stresetslaves strunslave stslavewaitedge (_to (i 0)(i 5)))))
		(_signal (_internal StatexDP state 0 49 (_architecture (_uni ))))
		(_signal (_internal StatexDN state 0 49 (_architecture (_uni ))))
		(_signal (_internal SyncInxSB ~extieee.std_logic_1164.STD_LOGIC 0 52 (_architecture (_uni ))))
		(_signal (_internal SyncInxSBN ~extieee.std_logic_1164.STD_LOGIC 0 52 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~13 0 56 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_signal (_internal DividerxDN ~STD_LOGIC_VECTOR{6~downto~0}~13 0 56 (_architecture (_uni ))))
		(_signal (_internal DividerxDP ~STD_LOGIC_VECTOR{6~downto~0}~13 0 56 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~13 0 57 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_signal (_internal CounterxDN ~STD_LOGIC_VECTOR{13~downto~0}~13 0 57 (_architecture (_uni ))))
		(_signal (_internal CounterxDP ~STD_LOGIC_VECTOR{13~downto~0}~13 0 57 (_architecture (_uni ))))
		(_constant (_internal counterInc ~extSTD.STANDARD.INTEGER 0 63 (_process 0 ((i 89)))))
		(_constant (_internal squareWaveHighTime ~extSTD.STANDARD.INTEGER 0 64 (_process 0 ((i 50)))))
		(_constant (_internal squareWavePeriod ~extSTD.STANDARD.INTEGER 0 65 (_process 0 ((i 100)))))
		(_constant (_internal timeout ~extSTD.STANDARD.INTEGER 0 66 (_process 0 ((i 1000)))))
		(_constant (_internal resetSlavesTime ~extSTD.STANDARD.INTEGER 0 67 (_process 0 ((i 6000)))))
		(_process
			(p_memless(_architecture 0 0 62 (_process (_simple)(_target(11)(14)(16)(5)(6)(8)(9))(_sensitivity(10)(12)(15)(17)(2)(3)(4)(7)))))
			(p_mem(_architecture 1 0 223 (_process (_target(10)(15)(17))(_sensitivity(0)(1)(11)(14)(16))(_dssslsensitivity 2))))
			(synchronizer(_architecture 2 0 240 (_process (_target(12)(13))(_sensitivity(0)(13)(4))(_dssslsensitivity 1))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_static
		(33686018 131586 )
		(33686018 33686018 33686018 514 )
		(33686018 131586 )
		(33686018 33686018 33686018 514 )
		(33686018 131586 )
		(33686018 33686018 33686018 514 )
		(33686018 131586 )
		(33686018 33686018 33686018 514 )
		(33686018 131586 )
		(33686018 33686018 33686018 514 )
		(33686018 131586 )
		(33686018 33686018 33686018 514 )
		(33686018 131586 )
		(33686018 33686018 33686018 514 )
		(33686018 131586 )
		(33686018 33686018 33686018 514 )
		(33686018 131586 )
		(33686018 33686018 33686018 514 )
	)
	(_model . Behavioral 3 -1
	)
)
I 000051 55 2474          1372758673908 Behavioral
(_unit VHDL (timestampcounter 0 25 (behavioral 0 36 ))
	(_version v63)
	(_time 1372758673909 2013.07.02 11:51:13)
	(_source (\./../../sourcecode/timestampCounter.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code fbf8ffaba0acfbedfdafe8a0ae)
	(_entity
		(_time 1372368069416)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal IncrementxSI ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal OverflowxSO ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_port (_internal DataxDO ~STD_LOGIC_VECTOR{13~downto~0}~12 0 33 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{14~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 14)(i 0))))))
		(_signal (_internal CountxDP ~STD_LOGIC_VECTOR{14~downto~0}~13 0 38 (_architecture (_uni ))))
		(_signal (_internal CountxDN ~STD_LOGIC_VECTOR{14~downto~0}~13 0 38 (_architecture (_uni ))))
		(_signal (_internal MSbDelayedxDN ~extieee.std_logic_1164.STD_LOGIC 0 40 (_architecture (_uni ))))
		(_signal (_internal MSbDelayedxDP ~extieee.std_logic_1164.STD_LOGIC 0 40 (_architecture (_uni ))))
		(_process
			(line__44(_architecture 0 0 44 (_assignment (_simple)(_alias((DataxDO)(CountxDP(d_13_0))))(_target(4))(_sensitivity(5(d_13_0))))))
			(line__49(_architecture 1 0 49 (_assignment (_simple)(_target(3))(_sensitivity(5(14))(8)))))
			(p_memless(_architecture 2 0 52 (_process (_simple)(_target(6)(7))(_sensitivity(5)(2)))))
			(p_memoryzing(_architecture 3 0 65 (_process (_target(5)(8))(_sensitivity(0)(1)(6)(7))(_dssslsensitivity 2))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33686018 33686018 131586 )
	)
	(_model . Behavioral 4 -1
	)
)
I 000051 55 45572         1372758674202 Structural
(_unit VHDL (usbaer_top_level 0 26 (structural 0 102 ))
	(_version v63)
	(_time 1372758674203 2013.07.02 11:51:14)
	(_source (\./../../sourcecode/USBAER_top_level.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 232024262374753522277724317a24)
	(_entity
		(_time 1372368069749)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(clockgen
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 136 (_entity (_in ))))
				(_port (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 137 (_entity (_in ))))
				(_port (_internal CLKOP ~extieee.std_logic_1164.STD_LOGIC 0 138 (_entity (_out ))))
				(_port (_internal LOCK ~extieee.std_logic_1164.STD_LOGIC 0 139 (_entity (_out ))))
			)
		)
		(shiftRegister
			(_object
				(_generic (_internal width ~extSTD.STANDARD.NATURAL 0 124 (_entity -1 )))
				(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 126 (_entity (_in ))))
				(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 127 (_entity (_in ))))
				(_port (_internal LatchxEI ~extieee.std_logic_1164.STD_LOGIC 0 128 (_entity (_in ))))
				(_port (_internal DxDI ~extieee.std_logic_1164.STD_LOGIC 0 129 (_entity (_in ))))
				(_port (_internal QxDO ~extieee.std_logic_1164.STD_LOGIC 0 130 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{width-1~downto~0}~13 0 131 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 52 )(i 0))))))
				(_port (_internal DataOutxDO ~STD_LOGIC_VECTOR{width-1~downto~0}~13 0 131 (_entity (_out ))))
			)
		)
		(AERfifo
			(_object
				(_port (_internal Data ~STD_LOGIC_VECTOR{15~downto~0}~1320 0 267 (_entity (_in ))))
				(_port (_internal WrClock ~extieee.std_logic_1164.STD_LOGIC 0 268 (_entity (_in ))))
				(_port (_internal RdClock ~extieee.std_logic_1164.STD_LOGIC 0 269 (_entity (_in ))))
				(_port (_internal WrEn ~extieee.std_logic_1164.STD_LOGIC 0 270 (_entity (_in ))))
				(_port (_internal RdEn ~extieee.std_logic_1164.STD_LOGIC 0 271 (_entity (_in ))))
				(_port (_internal Reset ~extieee.std_logic_1164.STD_LOGIC 0 272 (_entity (_in ))))
				(_port (_internal RPReset ~extieee.std_logic_1164.STD_LOGIC 0 273 (_entity (_in ))))
				(_port (_internal Q ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 274 (_entity (_out ))))
				(_port (_internal Empty ~extieee.std_logic_1164.STD_LOGIC 0 275 (_entity (_out ))))
				(_port (_internal Full ~extieee.std_logic_1164.STD_LOGIC 0 276 (_entity (_out ))))
				(_port (_internal AlmostEmpty ~extieee.std_logic_1164.STD_LOGIC 0 277 (_entity (_out ))))
				(_port (_internal AlmostFull ~extieee.std_logic_1164.STD_LOGIC 0 278 (_entity (_out ))))
			)
		)
		(wordRegister
			(_object
				(_generic (_internal width ~extSTD.STANDARD.NATURAL 0 230 (_entity -1 ((i 14)))))
				(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 232 (_entity (_in ))))
				(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 233 (_entity (_in ))))
				(_port (_internal WriteEnablexEI ~extieee.std_logic_1164.STD_LOGIC 0 234 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{width-1~downto~0}~1314 0 235 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 53 )(i 0))))))
				(_port (_internal DataInxDI ~STD_LOGIC_VECTOR{width-1~downto~0}~1314 0 235 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{width-1~downto~0}~1316 0 236 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 54 )(i 0))))))
				(_port (_internal DataOutxDO ~STD_LOGIC_VECTOR{width-1~downto~0}~1316 0 236 (_entity (_out ))))
			)
		)
		(earlyPaketTimer
			(_object
				(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 259 (_entity (_in ))))
				(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 260 (_entity (_in ))))
				(_port (_internal ClearxSI ~extieee.std_logic_1164.STD_LOGIC 0 261 (_entity (_in ))))
				(_port (_internal TimerExpiredxSO ~extieee.std_logic_1164.STD_LOGIC 0 262 (_entity (_out ))))
			)
		)
		(eventCounter
			(_object
				(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 241 (_entity (_in ))))
				(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 242 (_entity (_in ))))
				(_port (_internal ClearxSI ~extieee.std_logic_1164.STD_LOGIC 0 243 (_entity (_in ))))
				(_port (_internal IncrementxSI ~extieee.std_logic_1164.STD_LOGIC 0 244 (_entity (_in ))))
				(_port (_internal OverflowxSO ~extieee.std_logic_1164.STD_LOGIC 0 245 (_entity (_out ))))
			)
		)
		(timestampCounter
			(_object
				(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 250 (_entity (_in ))))
				(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 251 (_entity (_in ))))
				(_port (_internal IncrementxSI ~extieee.std_logic_1164.STD_LOGIC 0 252 (_entity (_in ))))
				(_port (_internal OverflowxSO ~extieee.std_logic_1164.STD_LOGIC 0 253 (_entity (_out ))))
				(_port (_internal DataxDO ~STD_LOGIC_VECTOR{13~downto~0}~1318 0 254 (_entity (_out ))))
			)
		)
		(synchronizerStateMachine
			(_object
				(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 154 (_entity (_in ))))
				(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 155 (_entity (_in ))))
				(_port (_internal RunxSI ~extieee.std_logic_1164.STD_LOGIC 0 156 (_entity (_in ))))
				(_port (_internal ConfigxSI ~extieee.std_logic_1164.STD_LOGIC 0 157 (_entity (_in ))))
				(_port (_internal SyncInxABI ~extieee.std_logic_1164.STD_LOGIC 0 158 (_entity (_in ))))
				(_port (_internal SyncOutxSBO ~extieee.std_logic_1164.STD_LOGIC 0 159 (_entity (_out ))))
				(_port (_internal TriggerxSO ~extieee.std_logic_1164.STD_LOGIC 0 160 (_entity (_out ))))
				(_port (_internal HostResetTimestampxSI ~extieee.std_logic_1164.STD_LOGIC 0 161 (_entity (_in ))))
				(_port (_internal ResetTimestampxSBO ~extieee.std_logic_1164.STD_LOGIC 0 162 (_entity (_out ))))
				(_port (_internal IncrementCounterxSO ~extieee.std_logic_1164.STD_LOGIC 0 163 (_entity (_out ))))
			)
		)
		(fifoStatemachine
			(_object
				(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 106 (_entity (_in ))))
				(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 107 (_entity (_in ))))
				(_port (_internal RunxSI ~extieee.std_logic_1164.STD_LOGIC 0 108 (_entity (_in ))))
				(_port (_internal FifoTransactionxSO ~extieee.std_logic_1164.STD_LOGIC 0 109 (_entity (_out ))))
				(_port (_internal FX2FifoInFullxSBI ~extieee.std_logic_1164.STD_LOGIC 0 110 (_entity (_in ))))
				(_port (_internal FifoEmptyxSI ~extieee.std_logic_1164.STD_LOGIC 0 111 (_entity (_in ))))
				(_port (_internal FifoReadxEO ~extieee.std_logic_1164.STD_LOGIC 0 112 (_entity (_out ))))
				(_port (_internal FX2FifoWritexEBO ~extieee.std_logic_1164.STD_LOGIC 0 113 (_entity (_out ))))
				(_port (_internal FX2FifoPktEndxSBO ~extieee.std_logic_1164.STD_LOGIC 0 114 (_entity (_out ))))
				(_port (_internal FX2FifoAddressxDO ~STD_LOGIC_VECTOR{1~downto~0}~13 0 115 (_entity (_out ))))
				(_port (_internal IncEventCounterxSO ~extieee.std_logic_1164.STD_LOGIC 0 116 (_entity (_out ))))
				(_port (_internal ResetEventCounterxSO ~extieee.std_logic_1164.STD_LOGIC 0 117 (_entity (_out ))))
				(_port (_internal ResetEarlyPaketTimerxSO ~extieee.std_logic_1164.STD_LOGIC 0 118 (_entity (_out ))))
				(_port (_internal EarlyPaketTimerOverflowxSI ~extieee.std_logic_1164.STD_LOGIC 0 119 (_entity (_in ))))
			)
		)
		(monitorStateMachine
			(_object
				(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 168 (_entity (_in ))))
				(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 169 (_entity (_in ))))
				(_port (_internal AERREQxSBI ~extieee.std_logic_1164.STD_LOGIC 0 170 (_entity (_in ))))
				(_port (_internal AERACKxSBO ~extieee.std_logic_1164.STD_LOGIC 0 171 (_entity (_out ))))
				(_port (_internal XxDI ~extieee.std_logic_1164.STD_LOGIC 0 172 (_entity (_in ))))
				(_port (_internal UseLongAckxSI ~extieee.std_logic_1164.STD_LOGIC 0 173 (_entity (_in ))))
				(_port (_internal FifoFullxSI ~extieee.std_logic_1164.STD_LOGIC 0 174 (_entity (_in ))))
				(_port (_internal FifoWritexEO ~extieee.std_logic_1164.STD_LOGIC 0 175 (_entity (_out ))))
				(_port (_internal TimestampRegWritexEO ~extieee.std_logic_1164.STD_LOGIC 0 176 (_entity (_out ))))
				(_port (_internal AddressRegWritexEO ~extieee.std_logic_1164.STD_LOGIC 0 177 (_entity (_out ))))
				(_port (_internal AddressTimestampSelectxSO ~STD_LOGIC_VECTOR{1~downto~0}~132 0 178 (_entity (_out ))))
				(_port (_internal ADCvalueReadyxSI ~extieee.std_logic_1164.STD_LOGIC 0 179 (_entity (_in ))))
				(_port (_internal ReadADCvaluexEO ~extieee.std_logic_1164.STD_LOGIC 0 180 (_entity (_out ))))
				(_port (_internal TimestampOverflowxSI ~extieee.std_logic_1164.STD_LOGIC 0 181 (_entity (_in ))))
				(_port (_internal TriggerxSI ~extieee.std_logic_1164.STD_LOGIC 0 182 (_entity (_in ))))
				(_port (_internal AddressMSBxDO ~STD_LOGIC_VECTOR{1~downto~0}~134 0 183 (_entity (_out ))))
				(_port (_internal ResetTimestampxSBI ~extieee.std_logic_1164.STD_LOGIC 0 184 (_entity (_in ))))
			)
		)
		(ADCStateMachine
			(_object
				(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 190 (_entity (_in ))))
				(_port (_internal ADCclockxCO ~extieee.std_logic_1164.STD_LOGIC 0 191 (_entity (_out ))))
				(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 192 (_entity (_in ))))
				(_port (_internal ADCwordxDI ~STD_LOGIC_VECTOR{9~downto~0}~13 0 193 (_entity (_in ))))
				(_port (_internal ADCoutxDO ~STD_LOGIC_VECTOR{13~downto~0}~13 0 194 (_entity (_out ))))
				(_port (_internal ADCoexEBO ~extieee.std_logic_1164.STD_LOGIC 0 195 (_entity (_out ))))
				(_port (_internal ADCstbyxEO ~extieee.std_logic_1164.STD_LOGIC 0 196 (_entity (_out ))))
				(_port (_internal ADCovrxSI ~extieee.std_logic_1164.STD_LOGIC 0 197 (_entity (_in ))))
				(_port (_internal RegisterWritexEO ~extieee.std_logic_1164.STD_LOGIC 0 198 (_entity (_out ))))
				(_port (_internal SRLatchxEI ~extieee.std_logic_1164.STD_LOGIC 0 199 (_entity (_in ))))
				(_port (_internal RunADCxSI ~extieee.std_logic_1164.STD_LOGIC 0 200 (_entity (_in ))))
				(_port (_internal ExposurexDI ~STD_LOGIC_VECTOR{15~downto~0}~13 0 201 (_entity (_in ))))
				(_port (_internal ColSettlexDI ~STD_LOGIC_VECTOR{15~downto~0}~136 0 202 (_entity (_in ))))
				(_port (_internal RowSettlexDI ~STD_LOGIC_VECTOR{15~downto~0}~138 0 203 (_entity (_in ))))
				(_port (_internal ResSettlexDI ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 204 (_entity (_in ))))
				(_port (_internal FramePeriodxDI ~STD_LOGIC_VECTOR{15~downto~0}~1312 0 205 (_entity (_in ))))
				(_port (_internal SBRet10xEI ~extieee.std_logic_1164.STD_LOGIC 0 206 (_entity (_in ))))
				(_port (_internal TestPixelxEI ~extieee.std_logic_1164.STD_LOGIC 0 207 (_entity (_in ))))
				(_port (_internal ExtTriggerxEI ~extieee.std_logic_1164.STD_LOGIC 0 208 (_entity (_in ))))
				(_port (_internal CDVSTestSRRowInxSO ~extieee.std_logic_1164.STD_LOGIC 0 209 (_entity (_out ))))
				(_port (_internal CDVSTestSRRowClockxSO ~extieee.std_logic_1164.STD_LOGIC 0 210 (_entity (_out ))))
				(_port (_internal CDVSTestSRColInxSO ~extieee.std_logic_1164.STD_LOGIC 0 211 (_entity (_out ))))
				(_port (_internal CDVSTestSRColClockxSO ~extieee.std_logic_1164.STD_LOGIC 0 212 (_entity (_out ))))
				(_port (_internal CDVSTestColMode0xSO ~extieee.std_logic_1164.STD_LOGIC 0 213 (_entity (_out ))))
				(_port (_internal CDVSTestColMode1xSO ~extieee.std_logic_1164.STD_LOGIC 0 214 (_entity (_out ))))
				(_port (_internal CDVSTestApsTxGatexSO ~extieee.std_logic_1164.STD_LOGIC 0 215 (_entity (_out ))))
				(_port (_internal ADCStateOutputLEDxSO ~extieee.std_logic_1164.STD_LOGIC 0 216 (_entity (_out ))))
			)
		)
		(ADCvalueReady
			(_object
				(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 221 (_entity (_in ))))
				(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 222 (_entity (_in ))))
				(_port (_internal RegisterWritexEI ~extieee.std_logic_1164.STD_LOGIC 0 223 (_entity (_in ))))
				(_port (_internal ReadValuexEI ~extieee.std_logic_1164.STD_LOGIC 0 224 (_entity (_in ))))
				(_port (_internal ValueReadyxSO ~extieee.std_logic_1164.STD_LOGIC 0 225 (_entity (_out ))))
			)
		)
		(cDVSResetStateMachine
			(_object
				(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 144 (_entity (_in ))))
				(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 145 (_entity (_in ))))
				(_port (_internal AERackxSBI ~extieee.std_logic_1164.STD_LOGIC 0 146 (_entity (_in ))))
				(_port (_internal RxcolGxSI ~extieee.std_logic_1164.STD_LOGIC 0 147 (_entity (_in ))))
				(_port (_internal cDVSresetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 148 (_entity (_in ))))
				(_port (_internal CDVSresetxRBO ~extieee.std_logic_1164.STD_LOGIC 0 149 (_entity (_out ))))
			)
		)
	)
	(_instantiation uClockGen 0 391 (_component clockgen )
		(_port
			((CLK)(IFClockxCI))
			((RESET)(ResetxR))
			((CLKOP)(ClockxC))
			((LOCK)(LockxS))
		)
		(_use (_entity . clockgen)
		)
	)
	(_instantiation shiftRegister_1 0 413 (_component shiftRegister )
		(_generic
			((width)((i 96)))
		)
		(_port
			((ClockxCI)(SRClockxC))
			((ResetxRBI)(ResetxRB))
			((LatchxEI)(SRLatchxE))
			((DxDI)(SRinxD))
			((QxDO)(SRoutxD))
			((DataOutxDO)(SRDataOutxD))
		)
		(_use (_entity . shiftRegister)
			(_generic
				((width)((i 96)))
			)
			(_port
				((ClockxCI)(ClockxCI))
				((ResetxRBI)(ResetxRBI))
				((LatchxEI)(LatchxEI))
				((DxDI)(DxDI))
				((QxDO)(QxDO))
				((DataOutxDO)(DataOutxDO))
			)
		)
	)
	(_instantiation uFifo 0 432 (_component AERfifo )
		(_port
			((Data)(FifoDataInxD))
			((WrClock)(ClockxC))
			((RdClock)(IfClockxC))
			((WrEn)(FifoWritexE))
			((RdEn)(FifoReadxE))
			((Reset)(ResetxR))
			((RPReset)(ResetxR))
			((Q)(FifoDataOutxD))
			((Empty)(FifoEmptyxS))
			((Full)(FifoFullxS))
			((AlmostEmpty)(FifoAlmostEmptyxS))
			((AlmostFull)(FifoAlmostFullxS))
		)
		(_use (_entity . AERfifo)
		)
	)
	(_instantiation uMonitorAddressRegister 0 449 (_component wordRegister )
		(_generic
			((width)((i 10)))
		)
		(_port
			((ClockxCI)(ClockxC))
			((ResetxRBI)(ResetxRB))
			((WriteEnablexEI)(AddressRegWritexE))
			((DataInxDI)(AERMonitorAddressxDI))
			((DataOutxDO)(AddressRegOutxD))
		)
		(_use (_entity . wordRegister)
			(_generic
				((width)((i 10)))
			)
			(_port
				((ClockxCI)(ClockxCI))
				((ResetxRBI)(ResetxRBI))
				((WriteEnablexEI)(WriteEnablexEI))
				((DataInxDI)(DataInxDI))
				((DataOutxDO)(DataOutxDO))
			)
		)
	)
	(_instantiation uMonitorTimestampRegister 0 459 (_component wordRegister )
		(_generic
			((width)((i 14)))
		)
		(_port
			((ClockxCI)(ClockxC))
			((ResetxRBI)(ResetxRB))
			((WriteEnablexEI)(TimestampRegWritexE))
			((DataInxDI)(ActualTimestampxD))
			((DataOutxDO)(MonitorTimestampxD))
		)
		(_use (_entity . wordRegister)
			(_generic
				((width)((i 14)))
			)
			(_port
				((ClockxCI)(ClockxCI))
				((ResetxRBI)(ResetxRBI))
				((WriteEnablexEI)(WriteEnablexEI))
				((DataInxDI)(DataInxDI))
				((DataOutxDO)(DataOutxDO))
			)
		)
	)
	(_instantiation uADCRegister 0 469 (_component wordRegister )
		(_generic
			((width)((i 14)))
		)
		(_port
			((ClockxCI)(IfClockxC))
			((ResetxRBI)(ResetxRB))
			((WriteEnablexEI)(ADCregWritexE))
			((DataInxDI)(ADCregInxD))
			((DataOutxDO)(ADCregOutxD))
		)
		(_use (_entity . wordRegister)
			(_generic
				((width)((i 14)))
			)
			(_port
				((ClockxCI)(ClockxCI))
				((ResetxRBI)(ResetxRBI))
				((WriteEnablexEI)(WriteEnablexEI))
				((DataInxDI)(DataInxDI))
				((DataOutxDO)(DataOutxDO))
			)
		)
	)
	(_instantiation uEarlyPaketTimer 0 481 (_component earlyPaketTimer )
		(_port
			((ClockxCI)(ClockxC))
			((ResetxRBI)(ResetxRB))
			((ClearxSI)(ResetEarlyPaketTimerxS))
			((TimerExpiredxSO)(EarlyPaketTimerOverflowxS))
		)
		(_use (_entity . earlyPaketTimer)
		)
	)
	(_instantiation uEventCounter 0 488 (_component eventCounter )
		(_port
			((ClockxCI)(ClockxC))
			((ResetxRBI)(ResetxRB))
			((ClearxSI)(ResetEventCounterxS))
			((IncrementxSI)(IncEventCounterxS))
			((OverflowxSO)(ECResetEarlyPaketTimerxS))
		)
		(_use (_entity . eventCounter)
		)
	)
	(_instantiation uTimestampCounter 0 496 (_component timestampCounter )
		(_port
			((ClockxCI)(ClockxC))
			((ResetxRBI)(CounterResetxRB))
			((IncrementxSI)(IncxS))
			((OverflowxSO)(TimestampOverflowxS))
			((DataxDO)(ActualTimestampxD))
		)
		(_use (_entity . timestampCounter)
		)
	)
	(_instantiation uSynchronizerStateMachine_1 0 504 (_component synchronizerStateMachine )
		(_port
			((ClockxCI)(ClockxC))
			((ResetxRBI)(ResetxRB))
			((RunxSI)(RunxS))
			((ConfigxSI)(TimestampMasterxS))
			((SyncInxABI)(SyncInxAB))
			((SyncOutxSBO)(SyncOutxSB))
			((TriggerxSO)(TriggerxS))
			((HostResetTimestampxSI)(HostResetTimestampxS))
			((ResetTimestampxSBO)(SynchronizerResetTimestampxSB))
			((IncrementCounterxSO)(IncxS))
		)
		(_use (_entity . synchronizerStateMachine)
		)
	)
	(_instantiation fifoStatemachine_1 0 519 (_component fifoStatemachine )
		(_port
			((ClockxCI)(IfClockxC))
			((ResetxRBI)(ResetxRB))
			((RunxSI)(RunxS))
			((FifoTransactionxSO)(FifoTransactionxS))
			((FX2FifoInFullxSBI)(FX2FifoInFullxSBI))
			((FifoEmptyxSI)(FifoEmptyxS))
			((FifoReadxEO)(FifoReadxE))
			((FX2FifoWritexEBO)(FX2FifoWritexEB))
			((FX2FifoPktEndxSBO)(FX2FifoPktEndxSB))
			((FX2FifoAddressxDO)(FX2FifoAddressxDO))
			((IncEventCounterxSO)(IncEventCounterxS))
			((ResetEventCounterxSO)(ResetEventCounterxS))
			((ResetEarlyPaketTimerxSO)(SMResetEarlyPaketTimerxS))
			((EarlyPaketTimerOverflowxSI)(EarlyPaketTimerOverflowxS))
		)
		(_use (_entity . fifoStatemachine)
		)
	)
	(_instantiation monitorStateMachine_1 0 536 (_component monitorStateMachine )
		(_port
			((ClockxCI)(ClockxC))
			((ResetxRBI)(ResetxRB))
			((AERREQxSBI)(AERREQxSB))
			((AERACKxSBO)(AERMonitorACKxSB))
			((XxDI)(AERMonitorAddressxDI(9)))
			((UseLongAckxSI)(UseLongAckxS))
			((FifoFullxSI)(FifoFullxS))
			((FifoWritexEO)(FifoWritexE))
			((TimestampRegWritexEO)(TimestampRegWritexE))
			((AddressRegWritexEO)(AddressRegWritexE))
			((AddressTimestampSelectxSO)(AddressTimestampSelectxS))
			((ADCvalueReadyxSI)(ADCvalueReadyxS))
			((ReadADCvaluexEO)(ReadADCvaluexE))
			((TimestampOverflowxSI)(TimestampOverflowxS))
			((TriggerxSI)(TriggerxS))
			((AddressMSBxDO)(AddressMSBxD))
			((ResetTimestampxSBI)(SynchronizerResetTimestampxSB))
		)
		(_use (_entity . monitorStateMachine)
		)
	)
	(_instantiation ADCStateMachine_1 0 556 (_component ADCStateMachine )
		(_port
			((ClockxCI)(IfClockxC))
			((ADCclockxCO)(ADCclockxC))
			((ResetxRBI)(ADCsmRstxE))
			((ADCwordxDI)(ADCwordxDI))
			((ADCoutxDO)(ADCdataxD))
			((ADCoexEBO)(ADCoexEB))
			((ADCstbyxEO)(ADCstbyxE))
			((ADCovrxSI)(ADCovrxS))
			((RegisterWritexEO)(ADCregWritexE))
			((SRLatchxEI)(SRLatchxE))
			((RunADCxSI)(RunADCxS))
			((ExposurexDI)(ExposurexD))
			((ColSettlexDI)(ColSettlexD))
			((RowSettlexDI)(RowSettlexD))
			((ResSettlexDI)(ResSettlexD))
			((FramePeriodxDI)(FramePeriodxD))
			((SBRet10xEI)(SBRet10xE))
			((TestPixelxEI)(TestPixelxE))
			((ExtTriggerxEI)(ExtTriggerxE))
			((CDVSTestSRRowInxSO)(CDVSTestSRRowInxS))
			((CDVSTestSRRowClockxSO)(CDVSTestSRRowClockxS))
			((CDVSTestSRColInxSO)(CDVSTestSRColInxS))
			((CDVSTestSRColClockxSO)(CDVSTestSRColClockxS))
			((CDVSTestColMode0xSO)(CDVSTestColMode0xS))
			((CDVSTestColMode1xSO)(CDVSTestColMode1xS))
			((CDVSTestApsTxGatexSO)(CDVSTestApsTxGatexS))
			((ADCStateOutputLEDxSO)(ADCStateOutputLEDxS))
		)
		(_use (_entity . ADCStateMachine)
			(_port
				((ClockxCI)(ClockxCI))
				((ADCclockxCO)(ADCclockxCO))
				((ResetxRBI)(ResetxRBI))
				((ADCwordxDI)(ADCwordxDI))
				((ADCoutxDO)(ADCoutxDO))
				((ADCstbyxEO)(ADCstbyxEO))
				((ADCoexEBO)(ADCoexEBO))
				((ADCovrxSI)(ADCovrxSI))
				((RegisterWritexEO)(RegisterWritexEO))
				((SRLatchxEI)(SRLatchxEI))
				((RunADCxSI)(RunADCxSI))
				((ExposurexDI)(ExposurexDI))
				((ColSettlexDI)(ColSettlexDI))
				((RowSettlexDI)(RowSettlexDI))
				((ResSettlexDI)(ResSettlexDI))
				((FramePeriodxDI)(FramePeriodxDI))
				((SBRet10xEI)(SBRet10xEI))
				((TestPixelxEI)(TestPixelxEI))
				((ExtTriggerxEI)(ExtTriggerxEI))
				((CDVSTestSRRowInxSO)(CDVSTestSRRowInxSO))
				((CDVSTestSRRowClockxSO)(CDVSTestSRRowClockxSO))
				((CDVSTestSRColInxSO)(CDVSTestSRColInxSO))
				((CDVSTestSRColClockxSO)(CDVSTestSRColClockxSO))
				((CDVSTestColMode0xSO)(CDVSTestColMode0xSO))
				((CDVSTestColMode1xSO)(CDVSTestColMode1xSO))
				((CDVSTestApsTxGatexSO)(CDVSTestApsTxGatexSO))
				((ADCStateOutputLEDxSO)(ADCStateOutputLEDxSO))
			)
		)
	)
	(_instantiation ADCvalueReady_1 0 590 (_component ADCvalueReady )
		(_port
			((ClockxCI)(ClockxC))
			((ResetxRBI)(ResetxRB))
			((RegisterWritexEI)(ADCregWritexE))
			((ReadValuexEI)(ReadADCvaluexE))
			((ValueReadyxSO)(ADCvalueReadyxS))
		)
		(_use (_entity . ADCvalueReady)
		)
	)
	(_instantiation cDVSResetStateMachine_1 0 598 (_component cDVSResetStateMachine )
		(_port
			((ClockxCI)(ClockxC))
			((ResetxRBI)(ResetxRB))
			((AERackxSBI)(AERREQxSB))
			((RxcolGxSI)(RxcolGxS))
			((cDVSresetxRBI)(PE3xSI))
			((CDVSresetxRBO)(CDVSTestPeriodicChipResetxRB))
		)
		(_use (_entity . cDVSResetStateMachine)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal FX2FifoDataxDIO ~STD_LOGIC_VECTOR{15~downto~0}~12 0 29 (_entity (_out ))))
		(_port (_internal FX2FifoInFullxSBI ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal FX2FifoWritexEBO ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_port (_internal FX2FifoReadxEBO ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
		(_port (_internal FX2FifoPktEndxSBO ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal FX2FifoAddressxDO ~STD_LOGIC_VECTOR{1~downto~0}~12 0 35 (_entity (_out ))))
		(_port (_internal IfClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_in ))))
		(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ))))
		(_port (_internal Sync1xABI ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_in ))))
		(_port (_internal SynchOutxSBO ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_out ))))
		(_port (_internal PC0xSIO ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_inout ))))
		(_port (_internal PC1xSIO ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_inout ))))
		(_port (_internal PC2xSIO ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_inout ))))
		(_port (_internal PC3xSIO ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_inout ))))
		(_port (_internal PA0xSIO ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_inout ))))
		(_port (_internal PA1xSIO ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_inout ))))
		(_port (_internal PA3xSIO ~extieee.std_logic_1164.STD_LOGIC 0 56 (_entity (_inout ))))
		(_port (_internal PA7xSIO ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_inout ))))
		(_port (_internal PE2xSI ~extieee.std_logic_1164.STD_LOGIC 0 59 (_entity (_in ))))
		(_port (_internal PE3xSI ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_in ))))
		(_port (_internal FXLEDxSI ~extieee.std_logic_1164.STD_LOGIC 0 62 (_entity (_in ))))
		(_port (_internal ADCclockxCO ~extieee.std_logic_1164.STD_LOGIC 0 65 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~12 0 66 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_port (_internal ADCwordxDI ~STD_LOGIC_VECTOR{9~downto~0}~12 0 66 (_entity (_in ))))
		(_port (_internal ADCoexEBO ~extieee.std_logic_1164.STD_LOGIC 0 68 (_entity (_out ))))
		(_port (_internal ADCstbyxEO ~extieee.std_logic_1164.STD_LOGIC 0 69 (_entity (_out ))))
		(_port (_internal ADCovrxSI ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_in ))))
		(_port (_internal CDVSTestSRRowClockxSO ~extieee.std_logic_1164.STD_LOGIC 0 72 (_entity (_out ))))
		(_port (_internal CDVSTestSRColClockxSO ~extieee.std_logic_1164.STD_LOGIC 0 73 (_entity (_out ))))
		(_port (_internal CDVSTestSRRowInxSO ~extieee.std_logic_1164.STD_LOGIC 0 74 (_entity (_out ))))
		(_port (_internal CDVSTestSRColInxSO ~extieee.std_logic_1164.STD_LOGIC 0 75 (_entity (_out ))))
		(_port (_internal CDVSTestBiasEnablexEO ~extieee.std_logic_1164.STD_LOGIC 0 77 (_entity (_out ))))
		(_port (_internal CDVSTestChipResetxRBO ~extieee.std_logic_1164.STD_LOGIC 0 78 (_entity (_out ))))
		(_port (_internal CDVSTestColMode0xSO ~extieee.std_logic_1164.STD_LOGIC 0 80 (_entity (_out ))))
		(_port (_internal CDVSTestColMode1xSO ~extieee.std_logic_1164.STD_LOGIC 0 81 (_entity (_out ))))
		(_port (_internal CDVSTestBiasDiagSelxSO ~extieee.std_logic_1164.STD_LOGIC 0 83 (_entity (_out ))))
		(_port (_internal CDVSTestBiasBitOutxSI ~extieee.std_logic_1164.STD_LOGIC 0 84 (_entity (_in ))))
		(_port (_internal CDVSTestApsTxGatexSO ~extieee.std_logic_1164.STD_LOGIC 0 86 (_entity (_out ))))
		(_port (_internal LED1xSO ~extieee.std_logic_1164.STD_LOGIC 0 89 (_entity (_out ))))
		(_port (_internal LED2xSO ~extieee.std_logic_1164.STD_LOGIC 0 90 (_entity (_out ))))
		(_port (_internal LED3xSO ~extieee.std_logic_1164.STD_LOGIC 0 91 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 93 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal DebugxSIO ~STD_LOGIC_VECTOR{15~downto~0}~122 0 93 (_entity (_inout ))))
		(_port (_internal AERMonitorREQxABI ~extieee.std_logic_1164.STD_LOGIC 0 96 (_entity (_in ))))
		(_port (_internal AERMonitorACKxSBO ~extieee.std_logic_1164.STD_LOGIC 0 97 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~124 0 98 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_port (_internal AERMonitorAddressxDI ~STD_LOGIC_VECTOR{9~downto~0}~124 0 98 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 115 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~132 0 178 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~134 0 183 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~13 0 193 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~13 0 194 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 201 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~136 0 202 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~138 0 203 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 204 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1312 0 205 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~1318 0 254 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1320 0 267 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 274 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~1324 0 285 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_signal (_internal MonitorTimestampxD ~STD_LOGIC_VECTOR{13~downto~0}~1324 0 285 (_architecture (_uni ))))
		(_signal (_internal ActualTimestampxD ~STD_LOGIC_VECTOR{13~downto~0}~1324 0 286 (_architecture (_uni ))))
		(_signal (_internal TimestampRegWritexE ~extieee.std_logic_1164.STD_LOGIC 0 289 (_architecture (_uni ))))
		(_signal (_internal SyncInxAB ~extieee.std_logic_1164.STD_LOGIC 0 291 (_architecture (_uni ))))
		(_signal (_internal AERREQxSB ~extieee.std_logic_1164.STD_LOGIC 0 293 (_architecture (_uni ))))
		(_signal (_internal AERReqSyncxSBN ~extieee.std_logic_1164.STD_LOGIC 0 293 (_architecture (_uni ))))
		(_signal (_internal AERMonitorACKxSB ~extieee.std_logic_1164.STD_LOGIC 0 295 (_architecture (_uni ))))
		(_signal (_internal UseLongAckxS ~extieee.std_logic_1164.STD_LOGIC 0 296 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1326 0 299 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal AddressTimestampSelectxS ~STD_LOGIC_VECTOR{1~downto~0}~1326 0 299 (_architecture (_uni ))))
		(_signal (_internal IncEventCounterxS ~extieee.std_logic_1164.STD_LOGIC 0 305 (_architecture (_uni ))))
		(_signal (_internal ResetEventCounterxS ~extieee.std_logic_1164.STD_LOGIC 0 306 (_architecture (_uni ))))
		(_signal (_internal ResetEarlyPaketTimerxS ~extieee.std_logic_1164.STD_LOGIC 0 307 (_architecture (_uni ))))
		(_signal (_internal EarlyPaketTimerOverflowxS ~extieee.std_logic_1164.STD_LOGIC 0 308 (_architecture (_uni ))))
		(_signal (_internal SMResetEarlyPaketTimerxS ~extieee.std_logic_1164.STD_LOGIC 0 309 (_architecture (_uni ))))
		(_signal (_internal ECResetEarlyPaketTimerxS ~extieee.std_logic_1164.STD_LOGIC 0 310 (_architecture (_uni ))))
		(_signal (_internal ClockxC ~extieee.std_logic_1164.STD_LOGIC 0 313 (_architecture (_uni )(_event))))
		(_signal (_internal IfClockxC ~extieee.std_logic_1164.STD_LOGIC 0 313 (_architecture (_uni ))))
		(_signal (_internal ResetxRB ~extieee.std_logic_1164.STD_LOGIC 0 314 (_architecture (_uni ))))
		(_signal (_internal ResetxR ~extieee.std_logic_1164.STD_LOGIC 0 314 (_architecture (_uni ))))
		(_signal (_internal RunxS ~extieee.std_logic_1164.STD_LOGIC 0 315 (_architecture (_uni ))))
		(_signal (_internal CounterResetxRB ~extieee.std_logic_1164.STD_LOGIC 0 316 (_architecture (_uni ))))
		(_signal (_internal SynchronizerResetTimestampxSB ~extieee.std_logic_1164.STD_LOGIC 0 317 (_architecture (_uni ))))
		(_signal (_internal CDVSTestChipResetxRB ~extieee.std_logic_1164.STD_LOGIC 0 318 (_internal (_uni ))))
		(_signal (_internal CDVSTestPeriodicChipResetxRB ~extieee.std_logic_1164.STD_LOGIC 0 319 (_architecture (_uni ))))
		(_signal (_internal RxcolGxS ~extieee.std_logic_1164.STD_LOGIC 0 320 (_architecture (_uni ))))
		(_signal (_internal TimestampOverflowxS ~extieee.std_logic_1164.STD_LOGIC 0 323 (_architecture (_uni ))))
		(_signal (_internal AddressMSBxD ~STD_LOGIC_VECTOR{1~downto~0}~1326 0 324 (_architecture (_uni ))))
		(_signal (_internal TimestampMasterxS ~extieee.std_logic_1164.STD_LOGIC 0 325 (_architecture (_uni ))))
		(_signal (_internal FifoTransactionxS ~extieee.std_logic_1164.STD_LOGIC 0 328 (_architecture (_uni ))))
		(_signal (_internal FX2FifoWritexEB ~extieee.std_logic_1164.STD_LOGIC 0 329 (_architecture (_uni ))))
		(_signal (_internal FX2FifoPktEndxSB ~extieee.std_logic_1164.STD_LOGIC 0 330 (_architecture (_uni ))))
		(_signal (_internal SyncOutxSB ~extieee.std_logic_1164.STD_LOGIC 0 331 (_architecture (_uni ))))
		(_signal (_internal HostResetTimestampxS ~extieee.std_logic_1164.STD_LOGIC 0 332 (_architecture (_uni ))))
		(_signal (_internal TriggerxS ~extieee.std_logic_1164.STD_LOGIC 0 334 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~1328 0 336 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_signal (_internal AddressRegOutxD ~STD_LOGIC_VECTOR{9~downto~0}~1328 0 336 (_architecture (_uni ))))
		(_signal (_internal AddressRegWritexE ~extieee.std_logic_1164.STD_LOGIC 0 337 (_architecture (_uni ))))
		(_signal (_internal AddressRegOut8xD ~extieee.std_logic_1164.STD_LOGIC 0 338 (_architecture (_uni ))))
		(_signal (_internal IncxS ~extieee.std_logic_1164.STD_LOGIC 0 341 (_architecture (_uni ))))
		(_signal (_internal ReadADCvaluexE ~extieee.std_logic_1164.STD_LOGIC 0 344 (_architecture (_uni ))))
		(_signal (_internal ADCvalueReadyxS ~extieee.std_logic_1164.STD_LOGIC 0 344 (_architecture (_uni ))))
		(_signal (_internal ADCregInxD ~STD_LOGIC_VECTOR{13~downto~0}~1324 0 345 (_architecture (_uni ))))
		(_signal (_internal ADCregOutxD ~STD_LOGIC_VECTOR{13~downto~0}~1324 0 346 (_architecture (_uni ))))
		(_signal (_internal ADCregWritexE ~extieee.std_logic_1164.STD_LOGIC 0 347 (_architecture (_uni ))))
		(_signal (_internal ADCdataxD ~STD_LOGIC_VECTOR{13~downto~0}~1324 0 348 (_architecture (_uni ))))
		(_signal (_internal SBRet10xE ~extieee.std_logic_1164.STD_LOGIC 0 349 (_architecture (_uni ))))
		(_signal (_internal ADCsmRstxE ~extieee.std_logic_1164.STD_LOGIC 0 351 (_architecture (_uni ))))
		(_signal (_internal ADCclockxC ~extieee.std_logic_1164.STD_LOGIC 0 352 (_architecture (_uni ))))
		(_signal (_internal ADCoexEB ~extieee.std_logic_1164.STD_LOGIC 0 353 (_architecture (_uni ))))
		(_signal (_internal ADCstbyxE ~extieee.std_logic_1164.STD_LOGIC 0 354 (_architecture (_uni ))))
		(_signal (_internal ADCovrxS ~extieee.std_logic_1164.STD_LOGIC 0 355 (_architecture (_uni ))))
		(_signal (_internal CDVSTestSRRowClockxS ~extieee.std_logic_1164.STD_LOGIC 0 356 (_architecture (_uni ))))
		(_signal (_internal CDVSTestSRRowInxS ~extieee.std_logic_1164.STD_LOGIC 0 356 (_architecture (_uni ))))
		(_signal (_internal CDVSTestSRColClockxS ~extieee.std_logic_1164.STD_LOGIC 0 357 (_architecture (_uni ))))
		(_signal (_internal CDVSTestSRColInxS ~extieee.std_logic_1164.STD_LOGIC 0 357 (_architecture (_uni ))))
		(_signal (_internal CDVSTestColMode0xS ~extieee.std_logic_1164.STD_LOGIC 0 358 (_architecture (_uni ))))
		(_signal (_internal CDVSTestColMode1xS ~extieee.std_logic_1164.STD_LOGIC 0 358 (_architecture (_uni ))))
		(_signal (_internal CDVSTestApsTxGatexS ~extieee.std_logic_1164.STD_LOGIC 0 359 (_architecture (_uni ))))
		(_signal (_internal ExtTriggerxE ~extieee.std_logic_1164.STD_LOGIC 0 360 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{95~downto~0}~13 0 362 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 95)(i 0))))))
		(_signal (_internal SRDataOutxD ~STD_LOGIC_VECTOR{95~downto~0}~13 0 362 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1330 0 364 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal ExposurexD ~STD_LOGIC_VECTOR{15~downto~0}~1330 0 364 (_architecture (_uni ))))
		(_signal (_internal ColSettlexD ~STD_LOGIC_VECTOR{15~downto~0}~1330 0 364 (_architecture (_uni ))))
		(_signal (_internal RowSettlexD ~STD_LOGIC_VECTOR{15~downto~0}~1330 0 364 (_architecture (_uni ))))
		(_signal (_internal ResSettlexD ~STD_LOGIC_VECTOR{15~downto~0}~1330 0 364 (_architecture (_uni ))))
		(_signal (_internal FramePeriodxD ~STD_LOGIC_VECTOR{15~downto~0}~1330 0 365 (_architecture (_uni ))))
		(_signal (_internal TestPixelxE ~extieee.std_logic_1164.STD_LOGIC 0 366 (_architecture (_uni ))))
		(_signal (_internal SRoutxD ~extieee.std_logic_1164.STD_LOGIC 0 368 (_architecture (_uni ))))
		(_signal (_internal SRinxD ~extieee.std_logic_1164.STD_LOGIC 0 368 (_architecture (_uni ))))
		(_signal (_internal SRLatchxE ~extieee.std_logic_1164.STD_LOGIC 0 368 (_architecture (_uni ))))
		(_signal (_internal SRClockxC ~extieee.std_logic_1164.STD_LOGIC 0 368 (_architecture (_uni ))))
		(_signal (_internal RunADCxS ~extieee.std_logic_1164.STD_LOGIC 0 369 (_architecture (_uni ))))
		(_signal (_internal ADCStateOutputLEDxS ~extieee.std_logic_1164.STD_LOGIC 0 371 (_architecture (_uni ))))
		(_signal (_internal LockxS ~extieee.std_logic_1164.STD_LOGIC 0 374 (_architecture (_uni ))))
		(_signal (_internal FifoDataInxD ~STD_LOGIC_VECTOR{15~downto~0}~1330 0 377 (_architecture (_uni ))))
		(_signal (_internal FifoDataOutxD ~STD_LOGIC_VECTOR{15~downto~0}~1330 0 377 (_architecture (_uni ))))
		(_signal (_internal FifoWritexE ~extieee.std_logic_1164.STD_LOGIC 0 378 (_architecture (_uni ))))
		(_signal (_internal FifoReadxE ~extieee.std_logic_1164.STD_LOGIC 0 378 (_architecture (_uni ))))
		(_signal (_internal FifoEmptyxS ~extieee.std_logic_1164.STD_LOGIC 0 379 (_architecture (_uni ))))
		(_signal (_internal FifoAlmostEmptyxS ~extieee.std_logic_1164.STD_LOGIC 0 379 (_architecture (_uni ))))
		(_signal (_internal FifoFullxS ~extieee.std_logic_1164.STD_LOGIC 0 379 (_architecture (_uni ))))
		(_signal (_internal FifoAlmostFullxS ~extieee.std_logic_1164.STD_LOGIC 0 379 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1332 0 382 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal selectADC ~STD_LOGIC_VECTOR{1~downto~0}~1332 0 382 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1334 0 383 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal selectaddress ~STD_LOGIC_VECTOR{1~downto~0}~1334 0 383 (_architecture (_string \"01"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1336 0 384 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal selecttimestamp ~STD_LOGIC_VECTOR{1~downto~0}~1336 0 384 (_architecture (_string \"00"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1338 0 385 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal selecttrigger ~STD_LOGIC_VECTOR{1~downto~0}~1338 0 385 (_architecture (_string \"10"\))))
		(_process
			(line__388(_architecture 0 0 388 (_assignment (_simple)(_alias((IfClockxC)(IfClockxCI)))(_target(60))(_sensitivity(6)))))
			(line__389(_architecture 1 0 389 (_assignment (_simple)(_alias((ADCclockxCO)(ADCclockxC)))(_target(21))(_sensitivity(90)))))
			(line__402(_architecture 2 0 402 (_assignment (_simple)(_alias((CDVSTestBiasDiagSelxSO)(PA0xSIO)))(_target(34))(_sensitivity(14)))))
			(line__405(_architecture 3 0 405 (_assignment (_simple)(_alias((ResetxRB)(ResetxRBI)))(_target(61))(_sensitivity(7)))))
			(line__406(_architecture 4 0 406 (_assignment (_simple)(_target(62))(_sensitivity(7)))))
			(line__407(_architecture 5 0 407 (_assignment (_simple)(_alias((CounterResetxRB)(SynchronizerResetTimestampxSB)))(_target(64))(_sensitivity(65)))))
			(line__409(_architecture 6 0 409 (_assignment (_simple)(_alias((FX2FifoReadxEBO)(_string \"1"\)))(_target(3)))))
			(line__411(_architecture 7 0 411 (_assignment (_simple)(_alias((SyncInxAB)(Sync1xABI)))(_target(47))(_sensitivity(8)))))
			(line__424(_architecture 8 0 424 (_assignment (_simple)(_alias((ExposurexD)(SRDataOutxD(d_15_0))))(_target(103))(_sensitivity(102(d_15_0))))))
			(line__425(_architecture 9 0 425 (_assignment (_simple)(_alias((ColSettlexD)(SRDataOutxD(d_31_16))))(_target(104))(_sensitivity(102(d_31_16))))))
			(line__426(_architecture 10 0 426 (_assignment (_simple)(_alias((RowSettlexD)(SRDataOutxD(d_47_32))))(_target(105))(_sensitivity(102(d_47_32))))))
			(line__427(_architecture 11 0 427 (_assignment (_simple)(_alias((ResSettlexD)(SRDataOutxD(d_63_48))))(_target(106))(_sensitivity(102(d_63_48))))))
			(line__428(_architecture 12 0 428 (_assignment (_simple)(_alias((FramePeriodxD)(SRDataOutxD(d_79_64))))(_target(107))(_sensitivity(102(d_79_64))))))
			(line__429(_architecture 13 0 429 (_assignment (_simple)(_alias((TestPixelxE)(SRDataOutxD(94))))(_target(108))(_sensitivity(102(94))))))
			(line__430(_architecture 14 0 430 (_assignment (_simple)(_alias((SBRet10xE)(SRDataOutxD(95))))(_target(88))(_sensitivity(102(95))))))
			(line__447(_architecture 15 0 447 (_assignment (_simple)(_alias((FX2FifoDataxDIO)(FifoDataOutxD)))(_target(0))(_sensitivity(117)))))
			(line__479(_architecture 16 0 479 (_assignment (_simple)(_alias((ADCregInxD)(ADCdataxD)))(_target(84))(_sensitivity(87)))))
			(line__517(_architecture 17 0 517 (_assignment (_simple)(_alias((TimestampMasterxS)(_string \"1"\)))(_target(71)))))
			(line__587(_architecture 18 0 587 (_assignment (_simple)(_alias((ADCovrxS)(ADCovrxSI)))(_target(93))(_sensitivity(25)))))
			(line__588(_architecture 19 0 588 (_assignment (_simple)(_target(89))(_sensitivity(61)(63)))))
			(line__607(_architecture 20 0 607 (_assignment (_simple)(_alias((SynchOutxSBO)(SyncOutxSB)))(_target(9))(_sensitivity(75)))))
			(line__608(_architecture 21 0 608 (_assignment (_simple)(_alias((FX2FifoPktEndxSBO)(FX2FifoPktEndxSB)))(_target(4))(_sensitivity(74)))))
			(line__609(_architecture 22 0 609 (_assignment (_simple)(_alias((FX2FifoWritexEBO)(FX2FifoWritexEB)))(_target(2))(_sensitivity(73)))))
			(line__610(_architecture 23 0 610 (_assignment (_simple)(_alias((AERMonitorACKxSBO)(AERMonitorACKxSB)))(_target(42))(_sensitivity(50)))))
			(line__613(_architecture 24 0 613 (_assignment (_simple)(_target(55))(_sensitivity(57)(58)))))
			(line__617(_architecture 25 0 617 (_assignment (_simple)(_target(80))(_sensitivity(78(9))(78(8))))))
			(line__624(_architecture 26 0 624 (_assignment (_simple)(_target(116))(_sensitivity(44)(52)(70)(78(d_7_0))(78(9))(80)(85)))))
			(line__631(_architecture 27 0 631 (_assignment (_simple)(_alias((LED1xSO)(CDVSTestChipResetxRB)))(_target(37))(_sensitivity(19)))))
			(line__632(_architecture 28 0 632 (_assignment (_simple)(_alias((LED2xSO)(RunxS)))(_target(38))(_sensitivity(63)))))
			(line__633(_architecture 29 0 633 (_assignment (_simple)(_alias((LED3xSO)(ADCStateOutputLEDxS)))(_target(39))(_sensitivity(114)))))
			(line__636(_architecture 30 0 636 (_assignment (_simple)(_alias((CDVSTestChipResetxRBO)(CDVSTestChipResetxRB)))(_target(31))(_sensitivity(19)))))
			(line__642(_architecture 31 0 642 (_assignment (_simple)(_target(30))(_sensitivity(18)))))
			(line__644(_architecture 32 0 644 (_assignment (_simple)(_alias((HostResetTimestampxS)(PA7xSIO)))(_target(76))(_sensitivity(17)))))
			(line__645(_architecture 33 0 645 (_assignment (_simple)(_alias((RunxS)(PA3xSIO)))(_target(63))(_sensitivity(16)))))
			(line__646(_architecture 34 0 646 (_assignment (_simple)(_alias((ExtTriggerxE)(PA1xSIO)))(_target(101))(_sensitivity(15)))))
			(line__648(_architecture 35 0 648 (_assignment (_simple)(_alias((RunADCxS)(PC0xSIO)))(_target(113))(_sensitivity(10)))))
			(line__649(_architecture 36 0 649 (_assignment (_simple)(_alias((SRClockxC)(PC1xSIO)))(_target(112))(_sensitivity(11)))))
			(line__650(_architecture 37 0 650 (_assignment (_simple)(_alias((SRLatchxE)(PC2xSIO)))(_target(111))(_sensitivity(12)))))
			(line__651(_architecture 38 0 651 (_assignment (_simple)(_alias((SRinxD)(PC3xSIO)))(_target(110))(_sensitivity(13)))))
			(line__653(_architecture 39 0 653 (_assignment (_simple)(_alias((CDVSTestSRColClockxSO)(CDVSTestSRColClockxS)))(_target(27))(_sensitivity(96)))))
			(line__654(_architecture 40 0 654 (_assignment (_simple)(_alias((CDVSTestSRRowClockxSO)(CDVSTestSRRowClockxS)))(_target(26))(_sensitivity(94)))))
			(line__655(_architecture 41 0 655 (_assignment (_simple)(_alias((CDVSTestSRColInxSO)(CDVSTestSRColInxS)))(_target(29))(_sensitivity(97)))))
			(line__656(_architecture 42 0 656 (_assignment (_simple)(_alias((CDVSTestSRRowInxSO)(CDVSTestSRRowInxS)))(_target(28))(_sensitivity(95)))))
			(line__658(_architecture 43 0 658 (_assignment (_simple)(_alias((CDVSTestColMode0xSO)(CDVSTestColMode0xS)))(_target(32))(_sensitivity(98)))))
			(line__659(_architecture 44 0 659 (_assignment (_simple)(_alias((CDVSTestColMode1xSO)(CDVSTestColMode1xS)))(_target(33))(_sensitivity(99)))))
			(line__661(_architecture 45 0 661 (_assignment (_simple)(_alias((CDVSTestApsTxGatexSO)(CDVSTestApsTxGatexS)))(_target(36))(_sensitivity(100)))))
			(line__663(_architecture 46 0 663 (_assignment (_simple)(_alias((ADCstbyxEO)(ADCstbyxE)))(_target(24))(_sensitivity(92)))))
			(line__664(_architecture 47 0 664 (_assignment (_simple)(_alias((ADCoexEBO)(ADCoexEB)))(_target(23))(_sensitivity(91)))))
			(line__667(_architecture 48 0 667 (_assignment (_simple)(_alias((RxcolGxS)(_string \"0"\)))(_target(68)))))
			(line__668(_architecture 49 0 668 (_assignment (_simple)(_alias((UseLongAckxS)(_string \"0"\)))(_target(51)))))
			(line__674(_architecture 50 0 674 (_assignment (_simple)(_alias((DebugxSIO(0))(ADCStateOutputLEDxS)))(_target(40(0)))(_sensitivity(114)))))
			(synchronizer(_architecture 51 0 680 (_process (_target(48)(49))(_sensitivity(59)(49)(41))(_dssslsensitivity 1))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
	)
	(_static
		(514 )
		(33686274 33686018 33686018 514 )
	)
	(_model . Structural 55 -1
	)
)
I 000051 55 1674          1372758674271 Behavioral
(_unit VHDL (adcvalueready 0 25 (behavioral 0 36 ))
	(_version v63)
	(_time 1372758674272 2013.07.02 11:51:14)
	(_source (\./../../sourcecode/ADCvalueReady.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 6260616264353575606c733860)
	(_entity
		(_time 1372368070373)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in )(_event))))
		(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in ))))
		(_port (_internal RegisterWritexEI ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal ReadValuexEI ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal ValueReadyxSO ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
		(_type (_internal state 0 37 (_enum1 stidle stadcvalueready stread stadcvalueready2 (_to (i 0)(i 3)))))
		(_signal (_internal StatexDP state 0 40 (_architecture (_uni ))))
		(_signal (_internal StatexDN state 0 40 (_architecture (_uni ))))
		(_process
			(p_memless(_architecture 0 0 44 (_process (_simple)(_target(4)(6))(_sensitivity(2)(3)(5)))))
			(p_memoryzing(_architecture 1 0 78 (_process (_target(5))(_sensitivity(0)(1)(6))(_dssslsensitivity 2))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Behavioral 2 -1
	)
)
I 000051 55 2661          1372758674326 Behavioral
(_unit VHDL (cdvsresetstatemachine 0 25 (behavioral 0 37 ))
	(_version v63)
	(_time 1372758674327 2013.07.02 11:51:14)
	(_source (\./../../sourcecode/cDVSResetStateMachine.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code a0a2a1f7a4f6f2b7a5a1b2faf4)
	(_entity
		(_time 1372368070692)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in )(_event))))
		(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in ))))
		(_port (_internal AERackxSBI ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal RxcolGxSI ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal cDVSresetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal CDVSresetxRBO ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ))))
		(_type (_internal state 0 38 (_enum1 stidle stevent stresetcdvs (_to (i 0)(i 2)))))
		(_signal (_internal StatexDP state 0 42 (_architecture (_uni ))))
		(_signal (_internal StatexDN state 0 42 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{18~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 18)(i 0))))))
		(_signal (_internal CountxDP ~STD_LOGIC_VECTOR{18~downto~0}~13 0 45 (_architecture (_uni ))))
		(_signal (_internal CountxDN ~STD_LOGIC_VECTOR{18~downto~0}~13 0 45 (_architecture (_uni ))))
		(_constant (_internal waitTime ~extSTD.STANDARD.INTEGER 0 47 (_architecture ((i 30)))))
		(_constant (_internal idleTime ~extSTD.STANDARD.INTEGER 0 48 (_architecture ((i 200000)))))
		(_process
			(p_memless(_architecture 0 0 53 (_process (_simple)(_target(5)(7)(9))(_sensitivity(2)(4)(6)(8)))))
			(p_memoryzing(_architecture 1 0 105 (_process (_target(6)(8))(_sensitivity(0)(1)(7)(9))(_dssslsensitivity 2))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_static
		(33686018 33686018 33686018 33686018 131586 )
		(33686018 33686018 33686018 33686018 131586 )
		(33686018 33686018 33686018 33686018 131586 )
		(33686018 33686018 33686018 33686018 131586 )
	)
	(_model . Behavioral 2 -1
	)
)
I 000051 55 2362          1372758674384 Behavioral
(_unit VHDL (shiftregister 0 30 (behavioral 0 42 ))
	(_version v63)
	(_time 1372758674385 2013.07.02 11:51:14)
	(_source (\./../../sourcecode/shiftRegister.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code dedddf8c838983c8dbdcca858d)
	(_entity
		(_time 1372368071005)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_generic (_internal width ~extSTD.STANDARD.NATURAL 0 32 \32\ (_entity ((i 32)))))
		(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in )(_event))))
		(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal LatchxEI ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in )(_event))))
		(_port (_internal DxDI ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ))))
		(_port (_internal QxDO ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{width-1~downto~0}~12 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal DataOutxDO ~STD_LOGIC_VECTOR{width-1~downto~0}~12 0 39 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{width-1~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_signal (_internal StatexD ~STD_LOGIC_VECTOR{width-1~downto~0}~13 0 45 (_architecture (_uni ))))
		(_process
			(p_latch(_architecture 0 0 50 (_process (_target(5))(_sensitivity(1)(2)(6))(_dssslsensitivity 2))))
			(line__60(_architecture 1 0 60 (_assignment (_simple)(_target(4))(_sensitivity(6(_index 5)))(_read(6(_index 6))))))
			(p_memorizing(_architecture 2 0 63 (_process (_simple)(_target(6(0))(6(_range 7))(6))(_sensitivity(0)(1))(_read(3)(6(_range 8))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . Behavioral 9 -1
	)
)
I 000052 55 11668         1372758674440 Behavioural
(_unit VHDL (adcstatemachine_tb 0 20 (behavioural 0 23 ))
	(_version v63)
	(_time 1372758674441 2013.07.02 11:51:14)
	(_source (\./../../ADCStateMachine_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 0d0f0f0b5d5a5a1a060219575d)
	(_entity
		(_time 1372368071331)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(ADCStateMachine
			(_object
				(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
				(_port (_internal ADCclockxCO ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_out ))))
				(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
				(_port (_internal ADCwordxDI ~STD_LOGIC_VECTOR{9~downto~0}~13 0 30 (_entity (_in ))))
				(_port (_internal ADCoutxDO ~STD_LOGIC_VECTOR{13~downto~0}~13 0 31 (_entity (_out ))))
				(_port (_internal ADCstbyxEO ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
				(_port (_internal ADCoexEBO ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ))))
				(_port (_internal ADCovrxSI ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
				(_port (_internal RegisterWritexEO ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
				(_port (_internal SRLatchxEI ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
				(_port (_internal RunADCxSI ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ))))
				(_port (_internal ExposurexDI ~STD_LOGIC_VECTOR{15~downto~0}~13 0 38 (_entity (_in ))))
				(_port (_internal ColSettlexDI ~STD_LOGIC_VECTOR{15~downto~0}~132 0 39 (_entity (_in ))))
				(_port (_internal RowSettlexDI ~STD_LOGIC_VECTOR{15~downto~0}~134 0 40 (_entity (_in ))))
				(_port (_internal ResSettlexDI ~STD_LOGIC_VECTOR{15~downto~0}~136 0 41 (_entity (_in ))))
				(_port (_internal FramePeriodxDI ~STD_LOGIC_VECTOR{15~downto~0}~138 0 42 (_entity (_in ))))
				(_port (_internal SBRet10xEI ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ))))
				(_port (_internal TestPixelxEI ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_in ))))
				(_port (_internal ExtTriggerxEI ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_in ))))
				(_port (_internal CDVSTestSRRowInxSO ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_out ))))
				(_port (_internal CDVSTestSRRowClockxSO ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_out ))))
				(_port (_internal CDVSTestSRColInxSO ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_out ))))
				(_port (_internal CDVSTestSRColClockxSO ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_out ))))
				(_port (_internal CDVSTestColMode0xSO ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_out ))))
				(_port (_internal CDVSTestColMode1xSO ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_out ))))
				(_port (_internal CDVSTestApsTxGatexSO ~extieee.std_logic_1164.STD_LOGIC 0 52 (_entity (_out ))))
				(_port (_internal ADCStateOutputLEDxSO ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_out ))))
			)
		)
	)
	(_instantiation ADCStateMachine_1 0 120 (_component ADCStateMachine )
		(_port
			((ClockxCI)(IfClockxC))
			((ADCclockxCO)(ADCclockxC))
			((ResetxRBI)(ResetxRB))
			((ADCwordxDI)(ADCwordxD))
			((ADCoutxDO)(ADCdataxD))
			((ADCstbyxEO)(ADCstbyxE))
			((ADCoexEBO)(ADCoexEB))
			((ADCovrxSI)(ADCovrxS))
			((RegisterWritexEO)(RegisterWritexE))
			((SRLatchxEI)(SRLatchxE))
			((RunADCxSI)(RunADCxS))
			((ExposurexDI)(ExposurexD))
			((ColSettlexDI)(ColSettlexD))
			((RowSettlexDI)(RowSettlexD))
			((ResSettlexDI)(ResSettlexD))
			((FramePeriodxDI)(FramePeriodxD))
			((SBRet10xEI)(SBRet10xE))
			((TestPixelxEI)(TestpixelxE))
			((ExtTriggerxEI)(ExtTriggerxE))
			((CDVSTestSRRowInxSO)(CDVSTestSRRowInxS))
			((CDVSTestSRRowClockxSO)(CDVSTestSRRowClockxS))
			((CDVSTestSRColInxSO)(CDVSTestSRColInxS))
			((CDVSTestSRColClockxSO)(CDVSTestSRColClockxS))
			((CDVSTestColMode0xSO)(CDVSTestColMode0xS))
			((CDVSTestColMode1xSO)(CDVSTestColMode1xS))
			((CDVSTestApsTxGatexSO)(CDVSTestApsTxGatexS))
			((ADCStateOutputLEDxSO)(ADCStateOutputLEDxS))
		)
		(_use (_entity . ADCStateMachine)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~13 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~13 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~132 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~134 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~136 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~138 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal IfClockxC ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ))))
		(_signal (_internal ADCclockxC ~extieee.std_logic_1164.STD_LOGIC 0 57 (_architecture (_uni ))))
		(_signal (_internal ResetxRB ~extieee.std_logic_1164.STD_LOGIC 0 58 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_signal (_internal ADCwordxD ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 59 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~1312 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_signal (_internal ADCdataxD ~STD_LOGIC_VECTOR{13~downto~0}~1312 0 60 (_architecture (_uni ))))
		(_signal (_internal ADCoexEB ~extieee.std_logic_1164.STD_LOGIC 0 61 (_architecture (_uni ))))
		(_signal (_internal ADCstbyxE ~extieee.std_logic_1164.STD_LOGIC 0 62 (_architecture (_uni ))))
		(_signal (_internal ADCovrxS ~extieee.std_logic_1164.STD_LOGIC 0 63 (_architecture (_uni ))))
		(_signal (_internal RegisterWritexE ~extieee.std_logic_1164.STD_LOGIC 0 64 (_architecture (_uni ))))
		(_signal (_internal SRLatchxE ~extieee.std_logic_1164.STD_LOGIC 0 65 (_architecture (_uni ))))
		(_signal (_internal RunADCxS ~extieee.std_logic_1164.STD_LOGIC 0 66 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 67 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal ExposurexD ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 67 (_architecture (_uni ))))
		(_signal (_internal ColSettlexD ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 68 (_architecture (_uni ))))
		(_signal (_internal RowSettlexD ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 69 (_architecture (_uni ))))
		(_signal (_internal ResSettlexD ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 70 (_architecture (_uni ))))
		(_signal (_internal FramePeriodxD ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 71 (_architecture (_uni ))))
		(_signal (_internal TestPixelxE ~extieee.std_logic_1164.STD_LOGIC 0 72 (_architecture (_uni ))))
		(_signal (_internal SBRet10xE ~extieee.std_logic_1164.STD_LOGIC 0 73 (_architecture (_uni ))))
		(_signal (_internal ExtTriggerxE ~extieee.std_logic_1164.STD_LOGIC 0 74 (_architecture (_uni ))))
		(_signal (_internal CDVSTestSRRowInxS ~extieee.std_logic_1164.STD_LOGIC 0 75 (_architecture (_uni ))))
		(_signal (_internal CDVSTestSRRowClockxS ~extieee.std_logic_1164.STD_LOGIC 0 76 (_architecture (_uni ))))
		(_signal (_internal CDVSTestSRColInxS ~extieee.std_logic_1164.STD_LOGIC 0 77 (_architecture (_uni ))))
		(_signal (_internal CDVSTestSRColClockxS ~extieee.std_logic_1164.STD_LOGIC 0 78 (_architecture (_uni ))))
		(_signal (_internal CDVSTestColMode0xS ~extieee.std_logic_1164.STD_LOGIC 0 79 (_architecture (_uni ))))
		(_signal (_internal CDVSTestColMode1xS ~extieee.std_logic_1164.STD_LOGIC 0 80 (_architecture (_uni ))))
		(_signal (_internal CDVSTestApsTxGatexS ~extieee.std_logic_1164.STD_LOGIC 0 81 (_architecture (_uni ))))
		(_signal (_internal ADCStateOutputLEDxS ~extieee.std_logic_1164.STD_LOGIC 0 82 (_architecture (_uni ))))
		(_constant (_internal Tpw_clk ~extSTD.STANDARD.TIME 0 84 (_architecture ((ns 4634391661857464543)))))
		(_process
			(clock_gen(_architecture 0 0 88 (_process (_wait_for)(_target(0)))))
			(line__94(_architecture 1 0 94 (_assignment (_simple)(_alias((ADCclockxC)(_string \"0"\)))(_target(1)))))
			(line__95(_architecture 2 0 95 (_assignment (_simple)(_target(2)))))
			(line__96(_architecture 3 0 96 (_assignment (_simple)(_target(3)))))
			(line__97(_architecture 4 0 97 (_assignment (_simple)(_target(4)))))
			(line__98(_architecture 5 0 98 (_assignment (_simple)(_alias((ADCoexEB)(_string \"0"\)))(_target(5)))))
			(line__99(_architecture 6 0 99 (_assignment (_simple)(_alias((ADCstbyxE)(_string \"0"\)))(_target(6)))))
			(line__100(_architecture 7 0 100 (_assignment (_simple)(_alias((RegisterWritexE)(_string \"0"\)))(_target(8)))))
			(line__101(_architecture 8 0 101 (_assignment (_simple)(_target(9)))))
			(line__102(_architecture 9 0 102 (_assignment (_simple)(_target(10)))))
			(line__103(_architecture 10 0 103 (_assignment (_simple)(_target(11)))))
			(line__104(_architecture 11 0 104 (_assignment (_simple)(_target(12)))))
			(line__105(_architecture 12 0 105 (_assignment (_simple)(_target(13)))))
			(line__106(_architecture 13 0 106 (_assignment (_simple)(_target(14)))))
			(line__107(_architecture 14 0 107 (_assignment (_simple)(_target(15)))))
			(line__108(_architecture 15 0 108 (_assignment (_simple)(_alias((TestPixelxE)(_string \"0"\)))(_target(16)))))
			(line__109(_architecture 16 0 109 (_assignment (_simple)(_alias((SBRet10xE)(_string \"0"\)))(_target(17)))))
			(line__110(_architecture 17 0 110 (_assignment (_simple)(_alias((ExtTriggerxE)(_string \"0"\)))(_target(18)))))
			(line__111(_architecture 18 0 111 (_assignment (_simple)(_alias((CDVSTestSRRowInxS)(_string \"0"\)))(_target(19)))))
			(line__112(_architecture 19 0 112 (_assignment (_simple)(_alias((CDVSTestSRRowClockxS)(_string \"0"\)))(_target(20)))))
			(line__113(_architecture 20 0 113 (_assignment (_simple)(_alias((CDVSTestSRColInxS)(_string \"0"\)))(_target(21)))))
			(line__114(_architecture 21 0 114 (_assignment (_simple)(_alias((CDVSTestSRColClockxS)(_string \"0"\)))(_target(22)))))
			(line__115(_architecture 22 0 115 (_assignment (_simple)(_alias((CDVSTestColMode0xS)(_string \"0"\)))(_target(23)))))
			(line__116(_architecture 23 0 116 (_assignment (_simple)(_alias((CDVSTestColMode1xS)(_string \"0"\)))(_target(24)))))
			(line__117(_architecture 24 0 117 (_assignment (_simple)(_alias((CDVSTestApsTxGatexS)(_string \"0"\)))(_target(25)))))
			(line__118(_architecture 25 0 118 (_assignment (_simple)(_alias((ADCStateOutputLEDxS)(_string \"0"\)))(_target(26)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
	(_static
		(33686274 50463491 771 )
		(67372036 67372036 67372036 1028 )
		(33686018 33686018 33686018 33686274 )
		(33686018 33686018 33686018 33751554 )
		(33686018 33686018 33686018 33686019 )
	)
	(_model . Behavioural 26 -1
	)
)
I 000051 55 13474         1372758674633 Behavioral
(_unit VHDL (adcstatemachine 0 25 (behavioral 0 57 ))
	(_version v63)
	(_time 1372758674634 2013.07.02 11:51:14)
	(_source (\./../../sourcecode/ADCStateMachine.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code d8dada8ad48f8fcfdbde8edcc9838d)
	(_entity
		(_time 1372368071665)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in ))))
		(_port (_internal ADCclockxCO ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_out ))))
		(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_port (_internal ADCwordxDI ~STD_LOGIC_VECTOR{9~downto~0}~12 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_port (_internal ADCoutxDO ~STD_LOGIC_VECTOR{13~downto~0}~12 0 32 (_entity (_out ))))
		(_port (_internal ADCstbyxEO ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ))))
		(_port (_internal ADCoexEBO ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ))))
		(_port (_internal ADCovrxSI ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal RegisterWritexEO ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
		(_port (_internal SRLatchxEI ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ))))
		(_port (_internal RunADCxSI ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal ExposurexDI ~STD_LOGIC_VECTOR{15~downto~0}~12 0 39 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal ColSettlexDI ~STD_LOGIC_VECTOR{15~downto~0}~122 0 40 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~124 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal RowSettlexDI ~STD_LOGIC_VECTOR{15~downto~0}~124 0 41 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~126 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal ResSettlexDI ~STD_LOGIC_VECTOR{15~downto~0}~126 0 42 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~128 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal FramePeriodxDI ~STD_LOGIC_VECTOR{15~downto~0}~128 0 43 (_entity (_in ))))
		(_port (_internal SBRet10xEI ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_in ))))
		(_port (_internal TestPixelxEI ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_in ))))
		(_port (_internal ExtTriggerxEI ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_in ))))
		(_port (_internal CDVSTestSRRowInxSO ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_out ))))
		(_port (_internal CDVSTestSRRowClockxSO ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_out ))))
		(_port (_internal CDVSTestSRColInxSO ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_out ))))
		(_port (_internal CDVSTestSRColClockxSO ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_out ))))
		(_port (_internal CDVSTestColMode0xSO ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_out ))))
		(_port (_internal CDVSTestColMode1xSO ~extieee.std_logic_1164.STD_LOGIC 0 52 (_entity (_out ))))
		(_port (_internal CDVSTestApsTxGatexSO ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_out ))))
		(_port (_internal ADCStateOutputLEDxSO ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_out ))))
		(_type (_internal ColState 0 58 (_enum1 stidle streset streleasereset streadreset stcountreset stnextreset stintegrate ststopintegrate streadsignal stcountsignal stnextsignal stwaitframe stresett stinitat streadresett stinitbt streadsignalt stwaitt (_to (i 0)(i 17)))))
		(_type (_internal RowState 0 59 (_enum1 stidle stfeedrow stinit stread stwrite strowdone stcolumndone stcolsettle (_to (i 0)(i 7)))))
		(_signal (_internal ResetxRB ~extieee.std_logic_1164.STD_LOGIC 0 61 (_architecture (_uni ))))
		(_signal (_internal StateColxDP ColState 0 64 (_architecture (_uni ))))
		(_signal (_internal StateColxDN ColState 0 64 (_architecture (_uni ))))
		(_signal (_internal StateRowxDP RowState 0 65 (_architecture (_uni ))))
		(_signal (_internal StateRowxDN RowState 0 65 (_architecture (_uni ))))
		(_signal (_internal ADCwordWritexE ~extieee.std_logic_1164.STD_LOGIC 0 66 (_architecture (_uni ))))
		(_signal (_internal ClockxC ~extieee.std_logic_1164.STD_LOGIC 0 67 (_architecture (_uni )(_event))))
		(_signal (_internal StateClockxC ~extieee.std_logic_1164.STD_LOGIC 0 68 (_architecture (_uni )(_event))))
		(_signal (_internal CDVSTestSRRowInxS ~extieee.std_logic_1164.STD_LOGIC 0 71 (_architecture (_uni ))))
		(_signal (_internal CDVSTestSRRowClockxS ~extieee.std_logic_1164.STD_LOGIC 0 71 (_architecture (_uni ))))
		(_signal (_internal CDVSTestSRColInxS ~extieee.std_logic_1164.STD_LOGIC 0 71 (_architecture (_uni ))))
		(_signal (_internal CDVSTestSRColClockxS ~extieee.std_logic_1164.STD_LOGIC 0 71 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 76 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal ADCoutMSBxS ~STD_LOGIC_VECTOR{3~downto~0}~13 0 76 (_architecture (_uni ))))
		(_signal (_internal StartPixelxS ~extieee.std_logic_1164.STD_LOGIC 0 77 (_internal (_uni ))))
		(_signal (_internal StartColxSN ~extieee.std_logic_1164.STD_LOGIC 0 78 (_architecture (_uni ))))
		(_signal (_internal StartColxSP ~extieee.std_logic_1164.STD_LOGIC 0 78 (_architecture (_uni ))))
		(_signal (_internal StartRowxSN ~extieee.std_logic_1164.STD_LOGIC 0 79 (_architecture (_uni ))))
		(_signal (_internal StartRowxSP ~extieee.std_logic_1164.STD_LOGIC 0 79 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{32~downto~0}~13 0 82 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 32)(i 0))))))
		(_signal (_internal DividerColxDP ~STD_LOGIC_VECTOR{32~downto~0}~13 0 82 (_architecture (_uni ))))
		(_signal (_internal DividerColxDN ~STD_LOGIC_VECTOR{32~downto~0}~13 0 82 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{16~downto~0}~13 0 83 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 16)(i 0))))))
		(_signal (_internal DividerRowxDP ~STD_LOGIC_VECTOR{16~downto~0}~13 0 83 (_architecture (_uni ))))
		(_signal (_internal DividerRowxDN ~STD_LOGIC_VECTOR{16~downto~0}~13 0 83 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{25~downto~0}~13 0 84 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 25)(i 0))))))
		(_signal (_internal ExposureTxD ~STD_LOGIC_VECTOR{25~downto~0}~13 0 84 (_architecture (_uni ))))
		(_signal (_internal FramePeriodxD ~STD_LOGIC_VECTOR{25~downto~0}~13 0 85 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 87 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal CountRowxDN ~STD_LOGIC_VECTOR{7~downto~0}~13 0 87 (_architecture (_uni ))))
		(_signal (_internal CountRowxDP ~STD_LOGIC_VECTOR{7~downto~0}~13 0 87 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~13 0 88 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_signal (_internal CountColxDN ~STD_LOGIC_VECTOR{17~downto~0}~13 0 88 (_architecture (_uni ))))
		(_signal (_internal CountColxDP ~STD_LOGIC_VECTOR{17~downto~0}~13 0 88 (_architecture (_uni ))))
		(_signal (_internal DoReadxS ~extieee.std_logic_1164.STD_LOGIC 0 89 (_architecture (_uni ))))
		(_signal (_internal ReadDonexS ~extieee.std_logic_1164.STD_LOGIC 0 89 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 90 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal ReadCyclexS ~STD_LOGIC_VECTOR{1~downto~0}~13 0 90 (_architecture (_uni ))))
		(_signal (_internal ColModexD ~STD_LOGIC_VECTOR{1~downto~0}~13 0 91 (_architecture (_uni ))))
		(_signal (_internal TxGatexE ~extieee.std_logic_1164.STD_LOGIC 0 92 (_architecture (_uni ))))
		(_constant (_internal SizeX ~extSTD.STANDARD.INTEGER 0 96 (_architecture ((i 240)))))
		(_constant (_internal SizeY ~extSTD.STANDARD.INTEGER 0 97 (_architecture ((i 180)))))
		(_process
			(line__101(_architecture 0 0 101 (_assignment (_simple)(_target(27))(_sensitivity(2)(18)))))
			(line__103(_architecture 1 0 103 (_assignment (_simple)(_alias((ClockxC)(ClockxCI)))(_target(33))(_sensitivity(0)))))
			(line__104(_architecture 2 0 104 (_assignment (_simple)(_alias((StateClockxC)(ClockxC)))(_target(34))(_sensitivity(33)))))
			(line__105(_architecture 3 0 105 (_assignment (_simple)(_target(1))(_sensitivity(33)))))
			(line__107(_architecture 4 0 107 (_assignment (_simple)(_alias((CDVSTestSRRowInxSO)(CDVSTestSRRowInxS)))(_target(19))(_sensitivity(35)))))
			(line__108(_architecture 5 0 108 (_assignment (_simple)(_alias((CDVSTestSRColInxSO)(CDVSTestSRColInxS)))(_target(21))(_sensitivity(37)))))
			(line__111(_architecture 6 0 111 (_assignment (_simple)(_alias((ADCoutxDO)(ADCoutMSBxS(d_3_0))(ADCwordxDI(d_9_0))))(_target(4))(_sensitivity(3(d_9_0))(39(d_3_0))))))
			(line__112(_architecture 7 0 112 (_assignment (_simple)(_target(39))(_sensitivity(42)(44)(57)))))
			(line__113(_architecture 8 0 113 (_assignment (_simple)(_alias((ADCstbyxEO)(_string \"0"\)))(_target(5)))))
			(line__114(_architecture 9 0 114 (_assignment (_simple)(_alias((ADCoexEBO)(_string \"0"\)))(_target(6)))))
			(line__116(_architecture 10 0 116 (_assignment (_simple)(_alias((CDVSTestColMode0xSO)(ColModexD(0))))(_target(23))(_sensitivity(58(0))))))
			(line__117(_architecture 11 0 117 (_assignment (_simple)(_target(24))(_sensitivity(17)(18)(58(1))))))
			(line__121(_architecture 12 0 121 (_assignment (_simple)(_alias((ADCStateOutputLEDxSO)(TestPixelxEI)))(_target(26))(_sensitivity(17)))))
			(line__123(_architecture 13 0 123 (_assignment (_simple)(_target(50))(_sensitivity(15)))))
			(line__124(_architecture 14 0 124 (_assignment (_simple)(_target(49))(_sensitivity(11)))))
			(line__126(_architecture 15 0 126 (_assignment (_simple)(_alias((CDVSTestApsTxGatexSO)(TxGatexE)))(_target(25))(_sensitivity(59)))))
			(p_col(_architecture 16 0 129 (_process (_simple)(_target(29)(37)(38)(41)(46)(53)(55)(57)(58)(59))(_sensitivity(10)(11)(12)(13)(14)(17)(28)(42)(45)(49)(50)(54)(56)))))
			(p_row(_architecture 17 0 322 (_process (_simple)(_target(8)(31)(32)(35)(36)(43)(48)(51)(56))(_sensitivity(11)(12)(13)(28)(30)(47)(52)(54)(55)(57)))))
			(p_memoryzing(_architecture 18 0 401 (_process (_target(28)(30)(42)(44)(45)(47)(52)(54))(_sensitivity(27)(34)(29)(31)(41)(43)(46)(48)(51)(53))(_dssslsensitivity 2))))
			(p_clock_chip(_architecture 19 0 438 (_process (_target(20)(22))(_sensitivity(27)(33)(36)(38))(_dssslsensitivity 2))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_static
		(33686018 33686018 770 )
		(514 )
		(771 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 514 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 2 )
		(770 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 514 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 2 )
		(515 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 )
		(33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 514 )
		(33686018 33686018 )
	)
	(_model . Behavioral 20 -1
	)
)
I 000051 55 2368          1372764914812 Behavioral
(_unit VHDL (wordregister 0 30 (behavioral 0 41 ))
	(_version v63)
	(_time 1372764914813 2013.07.02 13:35:14)
	(_source (\./../../sourcecode/wordRegister.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 7d7d287c7f2b2b6b7a786f2729)
	(_entity
		(_time 1372368066647)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_generic (_internal width ~extSTD.STANDARD.NATURAL 0 32 \14\ (_entity ((i 14)))))
		(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in )(_event))))
		(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal WriteEnablexEI ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{width-1~downto~0}~12 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
		(_port (_internal DataInxDI ~STD_LOGIC_VECTOR{width-1~downto~0}~12 0 37 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{width-1~downto~0}~122 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal DataOutxDO ~STD_LOGIC_VECTOR{width-1~downto~0}~122 0 38 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{width-1~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_signal (_internal StatexDP ~STD_LOGIC_VECTOR{width-1~downto~0}~13 0 44 (_architecture (_uni ))))
		(_signal (_internal StatexDN ~STD_LOGIC_VECTOR{width-1~downto~0}~13 0 44 (_architecture (_uni ))))
		(_process
			(p_memless(_architecture 0 0 49 (_process (_simple)(_target(6)(4))(_sensitivity(5)(2)(3)))))
			(p_memorizing(_architecture 1 0 61 (_process (_target(5))(_sensitivity(0)(1)(6))(_dssslsensitivity 2))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . Behavioral 5 -1
	)
)
I 000050 55 19399         1372764914896 Structure
(_unit VHDL (aerfifo 0 14 (structure 0 30 ))
	(_version v63)
	(_time 1372764914897 2013.07.02 13:35:14)
	(_source (\./../../sourcecode/AERfifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(machxo(components)))
	(_code dadb89888e8c8ccc8f89c3808d)
	(_entity
		(_time 1372368066962)
		(_use (std(standard))(ieee(std_logic_1164))(machxo(components)))
	)
	(_component
		(fifo8ka
			(_object
				(_generic (_internal FULLPOINTER1 ~STD_LOGIC_VECTOR{13~downto~0}~13 0 47 (_entity -1 )))
				(_generic (_internal FULLPOINTER ~STD_LOGIC_VECTOR{13~downto~0}~132 0 48 (_entity -1 )))
				(_generic (_internal AFPOINTER1 ~STD_LOGIC_VECTOR{13~downto~0}~134 0 49 (_entity -1 )))
				(_generic (_internal AEPOINTER1 ~STD_LOGIC_VECTOR{13~downto~0}~136 0 50 (_entity -1 )))
				(_generic (_internal AFPOINTER ~STD_LOGIC_VECTOR{13~downto~0}~138 0 51 (_entity -1 )))
				(_generic (_internal AEPOINTER ~STD_LOGIC_VECTOR{13~downto~0}~1310 0 52 (_entity -1 )))
				(_generic (_internal CSDECODE_R ~STD_LOGIC_VECTOR{1~downto~0}~13 0 53 (_entity -1 )))
				(_generic (_internal CSDECODE_W ~STD_LOGIC_VECTOR{1~downto~0}~1312 0 54 (_entity -1 )))
				(_generic (_internal RESETMODE ~STRING~13 0 55 (_entity -1 )))
				(_generic (_internal REGMODE ~STRING~1313 0 55 (_entity -1 )))
				(_generic (_internal DATA_WIDTH_R ~extSTD.STANDARD.INTEGER 0 56 (_entity -1 )))
				(_generic (_internal DATA_WIDTH_W ~extSTD.STANDARD.INTEGER 0 56 (_entity -1 )))
				(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 58 (_entity (_in ))))
				(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 58 (_entity (_in ))))
				(_port (_internal DI2 ~extieee.std_logic_1164.STD_LOGIC 0 58 (_entity (_in ))))
				(_port (_internal DI3 ~extieee.std_logic_1164.STD_LOGIC 0 59 (_entity (_in ))))
				(_port (_internal DI4 ~extieee.std_logic_1164.STD_LOGIC 0 59 (_entity (_in ))))
				(_port (_internal DI5 ~extieee.std_logic_1164.STD_LOGIC 0 59 (_entity (_in ))))
				(_port (_internal DI6 ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_in ))))
				(_port (_internal DI7 ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_in ))))
				(_port (_internal DI8 ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_in ))))
				(_port (_internal DI9 ~extieee.std_logic_1164.STD_LOGIC 0 61 (_entity (_in ))))
				(_port (_internal DI10 ~extieee.std_logic_1164.STD_LOGIC 0 61 (_entity (_in ))))
				(_port (_internal DI11 ~extieee.std_logic_1164.STD_LOGIC 0 61 (_entity (_in ))))
				(_port (_internal DI12 ~extieee.std_logic_1164.STD_LOGIC 0 62 (_entity (_in ))))
				(_port (_internal DI13 ~extieee.std_logic_1164.STD_LOGIC 0 62 (_entity (_in ))))
				(_port (_internal DI14 ~extieee.std_logic_1164.STD_LOGIC 0 63 (_entity (_in ))))
				(_port (_internal DI15 ~extieee.std_logic_1164.STD_LOGIC 0 63 (_entity (_in ))))
				(_port (_internal DI16 ~extieee.std_logic_1164.STD_LOGIC 0 64 (_entity (_in ))))
				(_port (_internal DI17 ~extieee.std_logic_1164.STD_LOGIC 0 64 (_entity (_in ))))
				(_port (_internal DI18 ~extieee.std_logic_1164.STD_LOGIC 0 65 (_entity (_in ))))
				(_port (_internal DI19 ~extieee.std_logic_1164.STD_LOGIC 0 65 (_entity (_in ))))
				(_port (_internal DI20 ~extieee.std_logic_1164.STD_LOGIC 0 66 (_entity (_in ))))
				(_port (_internal DI21 ~extieee.std_logic_1164.STD_LOGIC 0 66 (_entity (_in ))))
				(_port (_internal DI22 ~extieee.std_logic_1164.STD_LOGIC 0 67 (_entity (_in ))))
				(_port (_internal DI23 ~extieee.std_logic_1164.STD_LOGIC 0 67 (_entity (_in ))))
				(_port (_internal DI24 ~extieee.std_logic_1164.STD_LOGIC 0 68 (_entity (_in ))))
				(_port (_internal DI25 ~extieee.std_logic_1164.STD_LOGIC 0 68 (_entity (_in ))))
				(_port (_internal DI26 ~extieee.std_logic_1164.STD_LOGIC 0 69 (_entity (_in ))))
				(_port (_internal DI27 ~extieee.std_logic_1164.STD_LOGIC 0 69 (_entity (_in ))))
				(_port (_internal DI28 ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_in ))))
				(_port (_internal DI29 ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_in ))))
				(_port (_internal DI30 ~extieee.std_logic_1164.STD_LOGIC 0 71 (_entity (_in ))))
				(_port (_internal DI31 ~extieee.std_logic_1164.STD_LOGIC 0 71 (_entity (_in ))))
				(_port (_internal DI32 ~extieee.std_logic_1164.STD_LOGIC 0 72 (_entity (_in ))))
				(_port (_internal DI33 ~extieee.std_logic_1164.STD_LOGIC 0 72 (_entity (_in ))))
				(_port (_internal DI34 ~extieee.std_logic_1164.STD_LOGIC 0 73 (_entity (_in ))))
				(_port (_internal DI35 ~extieee.std_logic_1164.STD_LOGIC 0 73 (_entity (_in ))))
				(_port (_internal FULLI ~extieee.std_logic_1164.STD_LOGIC 0 74 (_entity (_in ))))
				(_port (_internal CSW0 ~extieee.std_logic_1164.STD_LOGIC 0 74 (_entity (_in ))))
				(_port (_internal CSW1 ~extieee.std_logic_1164.STD_LOGIC 0 75 (_entity (_in ))))
				(_port (_internal EMPTYI ~extieee.std_logic_1164.STD_LOGIC 0 75 (_entity (_in ))))
				(_port (_internal CSR0 ~extieee.std_logic_1164.STD_LOGIC 0 76 (_entity (_in ))))
				(_port (_internal CSR1 ~extieee.std_logic_1164.STD_LOGIC 0 76 (_entity (_in ))))
				(_port (_internal WE ~extieee.std_logic_1164.STD_LOGIC 0 76 (_entity (_in ))))
				(_port (_internal RE ~extieee.std_logic_1164.STD_LOGIC 0 77 (_entity (_in ))))
				(_port (_internal CLKW ~extieee.std_logic_1164.STD_LOGIC 0 77 (_entity (_in ))))
				(_port (_internal CLKR ~extieee.std_logic_1164.STD_LOGIC 0 77 (_entity (_in ))))
				(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 78 (_entity (_in ))))
				(_port (_internal RPRST ~extieee.std_logic_1164.STD_LOGIC 0 78 (_entity (_in ))))
				(_port (_internal DO0 ~extieee.std_logic_1164.STD_LOGIC 0 79 (_entity (_out ))))
				(_port (_internal DO1 ~extieee.std_logic_1164.STD_LOGIC 0 79 (_entity (_out ))))
				(_port (_internal DO2 ~extieee.std_logic_1164.STD_LOGIC 0 80 (_entity (_out ))))
				(_port (_internal DO3 ~extieee.std_logic_1164.STD_LOGIC 0 80 (_entity (_out ))))
				(_port (_internal DO4 ~extieee.std_logic_1164.STD_LOGIC 0 81 (_entity (_out ))))
				(_port (_internal DO5 ~extieee.std_logic_1164.STD_LOGIC 0 81 (_entity (_out ))))
				(_port (_internal DO6 ~extieee.std_logic_1164.STD_LOGIC 0 82 (_entity (_out ))))
				(_port (_internal DO7 ~extieee.std_logic_1164.STD_LOGIC 0 82 (_entity (_out ))))
				(_port (_internal DO8 ~extieee.std_logic_1164.STD_LOGIC 0 83 (_entity (_out ))))
				(_port (_internal DO9 ~extieee.std_logic_1164.STD_LOGIC 0 83 (_entity (_out ))))
				(_port (_internal DO10 ~extieee.std_logic_1164.STD_LOGIC 0 84 (_entity (_out ))))
				(_port (_internal DO11 ~extieee.std_logic_1164.STD_LOGIC 0 84 (_entity (_out ))))
				(_port (_internal DO12 ~extieee.std_logic_1164.STD_LOGIC 0 85 (_entity (_out ))))
				(_port (_internal DO13 ~extieee.std_logic_1164.STD_LOGIC 0 85 (_entity (_out ))))
				(_port (_internal DO14 ~extieee.std_logic_1164.STD_LOGIC 0 86 (_entity (_out ))))
				(_port (_internal DO15 ~extieee.std_logic_1164.STD_LOGIC 0 86 (_entity (_out ))))
				(_port (_internal DO16 ~extieee.std_logic_1164.STD_LOGIC 0 87 (_entity (_out ))))
				(_port (_internal DO17 ~extieee.std_logic_1164.STD_LOGIC 0 87 (_entity (_out ))))
				(_port (_internal DO18 ~extieee.std_logic_1164.STD_LOGIC 0 88 (_entity (_out ))))
				(_port (_internal DO19 ~extieee.std_logic_1164.STD_LOGIC 0 88 (_entity (_out ))))
				(_port (_internal DO20 ~extieee.std_logic_1164.STD_LOGIC 0 89 (_entity (_out ))))
				(_port (_internal DO21 ~extieee.std_logic_1164.STD_LOGIC 0 89 (_entity (_out ))))
				(_port (_internal DO22 ~extieee.std_logic_1164.STD_LOGIC 0 90 (_entity (_out ))))
				(_port (_internal DO23 ~extieee.std_logic_1164.STD_LOGIC 0 90 (_entity (_out ))))
				(_port (_internal DO24 ~extieee.std_logic_1164.STD_LOGIC 0 91 (_entity (_out ))))
				(_port (_internal DO25 ~extieee.std_logic_1164.STD_LOGIC 0 91 (_entity (_out ))))
				(_port (_internal DO26 ~extieee.std_logic_1164.STD_LOGIC 0 92 (_entity (_out ))))
				(_port (_internal DO27 ~extieee.std_logic_1164.STD_LOGIC 0 92 (_entity (_out ))))
				(_port (_internal DO28 ~extieee.std_logic_1164.STD_LOGIC 0 93 (_entity (_out ))))
				(_port (_internal DO29 ~extieee.std_logic_1164.STD_LOGIC 0 93 (_entity (_out ))))
				(_port (_internal DO30 ~extieee.std_logic_1164.STD_LOGIC 0 94 (_entity (_out ))))
				(_port (_internal DO31 ~extieee.std_logic_1164.STD_LOGIC 0 94 (_entity (_out ))))
				(_port (_internal DO32 ~extieee.std_logic_1164.STD_LOGIC 0 95 (_entity (_out ))))
				(_port (_internal DO33 ~extieee.std_logic_1164.STD_LOGIC 0 95 (_entity (_out ))))
				(_port (_internal DO34 ~extieee.std_logic_1164.STD_LOGIC 0 96 (_entity (_out ))))
				(_port (_internal DO35 ~extieee.std_logic_1164.STD_LOGIC 0 96 (_entity (_out ))))
				(_port (_internal EF ~extieee.std_logic_1164.STD_LOGIC 0 97 (_entity (_out ))))
				(_port (_internal AEF ~extieee.std_logic_1164.STD_LOGIC 0 97 (_entity (_out ))))
				(_port (_internal AFF ~extieee.std_logic_1164.STD_LOGIC 0 97 (_entity (_out ))))
				(_port (_internal FF ~extieee.std_logic_1164.STD_LOGIC 0 98 (_entity (_out ))))
			)
		)
		(vhi
			(_object
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_out ))))
			)
		)
		(vlo
			(_object
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_out ))))
			)
		)
	)
	(_instantiation AERfifo_0_1 0 140 (_component fifo8ka )
		(_generic
			((FULLPOINTER1)(_string \"01111111110001"\))
			((FULLPOINTER)(_string \"01111111111001"\))
			((AFPOINTER1)(_string \"00011111010001"\))
			((AEPOINTER1)(_string \"00000001011111"\))
			((AFPOINTER)(_string \"00011111011001"\))
			((AEPOINTER)(_string \"00000001010111"\))
			((CSDECODE_R)(_string \"11"\))
			((CSDECODE_W)(_string \"11"\))
			((RESETMODE)(_string \"ASYNC"\))
			((REGMODE)(_string \"NOREG"\))
			((DATA_WIDTH_R)((i 9)))
			((DATA_WIDTH_W)((i 9)))
		)
		(_port
			((DI0)(Data(0)))
			((DI1)(Data(1)))
			((DI2)(Data(2)))
			((DI3)(Data(3)))
			((DI4)(Data(4)))
			((DI5)(Data(5)))
			((DI6)(Data(6)))
			((DI7)(Data(7)))
			((DI8)(Data(8)))
			((DI9)(scuba_vlo))
			((DI10)(scuba_vlo))
			((DI11)(scuba_vlo))
			((DI12)(scuba_vlo))
			((DI13)(scuba_vlo))
			((DI14)(scuba_vlo))
			((DI15)(scuba_vlo))
			((DI16)(scuba_vlo))
			((DI17)(scuba_vlo))
			((DI18)(scuba_vlo))
			((DI19)(scuba_vlo))
			((DI20)(scuba_vlo))
			((DI21)(scuba_vlo))
			((DI22)(scuba_vlo))
			((DI23)(scuba_vlo))
			((DI24)(scuba_vlo))
			((DI25)(scuba_vlo))
			((DI26)(scuba_vlo))
			((DI27)(scuba_vlo))
			((DI28)(scuba_vlo))
			((DI29)(scuba_vlo))
			((DI30)(scuba_vlo))
			((DI31)(scuba_vlo))
			((DI32)(scuba_vlo))
			((DI33)(scuba_vlo))
			((DI34)(scuba_vlo))
			((DI35)(scuba_vlo))
			((FULLI)(Full_int))
			((CSW0)(scuba_vhi))
			((CSW1)(scuba_vhi))
			((EMPTYI)(Empty_int))
			((CSR0)(scuba_vhi))
			((CSR1)(scuba_vhi))
			((WE)(WrEn))
			((RE)(RdEn))
			((CLKW)(WrClock))
			((CLKR)(RdClock))
			((RST)(Reset))
			((RPRST)(RPReset))
			((DO0)(Q(0)))
			((DO1)(Q(1)))
			((DO2)(Q(2)))
			((DO3)(Q(3)))
			((DO4)(Q(4)))
			((DO5)(Q(5)))
			((DO6)(Q(6)))
			((DO7)(Q(7)))
			((DO8)(Q(8)))
			((DO9)(_open))
			((DO10)(_open))
			((DO11)(_open))
			((DO12)(_open))
			((DO13)(_open))
			((DO14)(_open))
			((DO15)(_open))
			((DO16)(_open))
			((DO17)(_open))
			((DO18)(_open))
			((DO19)(_open))
			((DO20)(_open))
			((DO21)(_open))
			((DO22)(_open))
			((DO23)(_open))
			((DO24)(_open))
			((DO25)(_open))
			((DO26)(_open))
			((DO27)(_open))
			((DO28)(_open))
			((DO29)(_open))
			((DO30)(_open))
			((DO31)(_open))
			((DO32)(_open))
			((DO33)(_open))
			((DO34)(_open))
			((DO35)(_open))
			((EF)(Empty_int))
			((AEF)(AlmostEmpty))
			((AFF)(AlmostFull))
			((FF)(Full_int))
		)
		(_use (_entity machxo fifo8ka)
			(_generic
				((DATA_WIDTH_W)((i 9)))
				((DATA_WIDTH_R)((i 9)))
				((REGMODE)(_string \"NOREG"\))
				((RESETMODE)(_string \"ASYNC"\))
				((CSDECODE_W)(_string \"11"\))
				((CSDECODE_R)(_string \"11"\))
				((AEPOINTER)(_string \"00000001010111"\))
				((AEPOINTER1)(_string \"00000001011111"\))
				((AFPOINTER)(_string \"00011111011001"\))
				((AFPOINTER1)(_string \"00011111010001"\))
				((FULLPOINTER)(_string \"01111111111001"\))
				((FULLPOINTER1)(_string \"01111111110001"\))
			)
		)
	)
	(_instantiation scuba_vhi_inst 0 173 (_component vhi )
		(_port
			((Z)(scuba_vhi))
		)
		(_use (_entity machxo vhi)
		)
	)
	(_instantiation scuba_vlo_inst 0 176 (_component vlo )
		(_port
			((Z)(scuba_vlo))
		)
		(_use (_entity machxo vlo)
		)
	)
	(_instantiation AERfifo_1_0 0 179 (_component fifo8ka )
		(_generic
			((FULLPOINTER1)(_string \"00000000000000"\))
			((FULLPOINTER)(_string \"11111111111111"\))
			((AFPOINTER1)(_string \"00000000000000"\))
			((AEPOINTER1)(_string \"00000000000000"\))
			((AFPOINTER)(_string \"11111111111111"\))
			((AEPOINTER)(_string \"11111111111111"\))
			((CSDECODE_R)(_string \"11"\))
			((CSDECODE_W)(_string \"11"\))
			((RESETMODE)(_string \"ASYNC"\))
			((REGMODE)(_string \"NOREG"\))
			((DATA_WIDTH_R)((i 9)))
			((DATA_WIDTH_W)((i 9)))
		)
		(_port
			((DI0)(Data(9)))
			((DI1)(Data(10)))
			((DI2)(Data(11)))
			((DI3)(Data(12)))
			((DI4)(Data(13)))
			((DI5)(Data(14)))
			((DI6)(Data(15)))
			((DI7)(scuba_vlo))
			((DI8)(scuba_vlo))
			((DI9)(scuba_vlo))
			((DI10)(scuba_vlo))
			((DI11)(scuba_vlo))
			((DI12)(scuba_vlo))
			((DI13)(scuba_vlo))
			((DI14)(scuba_vlo))
			((DI15)(scuba_vlo))
			((DI16)(scuba_vlo))
			((DI17)(scuba_vlo))
			((DI18)(scuba_vlo))
			((DI19)(scuba_vlo))
			((DI20)(scuba_vlo))
			((DI21)(scuba_vlo))
			((DI22)(scuba_vlo))
			((DI23)(scuba_vlo))
			((DI24)(scuba_vlo))
			((DI25)(scuba_vlo))
			((DI26)(scuba_vlo))
			((DI27)(scuba_vlo))
			((DI28)(scuba_vlo))
			((DI29)(scuba_vlo))
			((DI30)(scuba_vlo))
			((DI31)(scuba_vlo))
			((DI32)(scuba_vlo))
			((DI33)(scuba_vlo))
			((DI34)(scuba_vlo))
			((DI35)(scuba_vlo))
			((FULLI)(Full_int))
			((CSW0)(scuba_vhi))
			((CSW1)(scuba_vhi))
			((EMPTYI)(Empty_int))
			((CSR0)(scuba_vhi))
			((CSR1)(scuba_vhi))
			((WE)(WrEn))
			((RE)(RdEn))
			((CLKW)(WrClock))
			((CLKR)(RdClock))
			((RST)(Reset))
			((RPRST)(RPReset))
			((DO0)(Q(9)))
			((DO1)(Q(10)))
			((DO2)(Q(11)))
			((DO3)(Q(12)))
			((DO4)(Q(13)))
			((DO5)(Q(14)))
			((DO6)(Q(15)))
			((DO7)(_open))
			((DO8)(_open))
			((DO9)(_open))
			((DO10)(_open))
			((DO11)(_open))
			((DO12)(_open))
			((DO13)(_open))
			((DO14)(_open))
			((DO15)(_open))
			((DO16)(_open))
			((DO17)(_open))
			((DO18)(_open))
			((DO19)(_open))
			((DO20)(_open))
			((DO21)(_open))
			((DO22)(_open))
			((DO23)(_open))
			((DO24)(_open))
			((DO25)(_open))
			((DO26)(_open))
			((DO27)(_open))
			((DO28)(_open))
			((DO29)(_open))
			((DO30)(_open))
			((DO31)(_open))
			((DO32)(_open))
			((DO33)(_open))
			((DO34)(_open))
			((DO35)(_open))
			((EF)(_open))
			((AEF)(_open))
			((AFF)(_open))
			((FF)(_open))
		)
		(_use (_entity machxo fifo8ka)
			(_generic
				((DATA_WIDTH_W)((i 9)))
				((DATA_WIDTH_R)((i 9)))
				((REGMODE)(_string \"NOREG"\))
				((RESETMODE)(_string \"ASYNC"\))
				((CSDECODE_W)(_string \"11"\))
				((CSDECODE_R)(_string \"11"\))
				((AEPOINTER)(_string \"11111111111111"\))
				((AEPOINTER1)(_string \"00000000000000"\))
				((AFPOINTER)(_string \"11111111111111"\))
				((AFPOINTER1)(_string \"00000000000000"\))
				((FULLPOINTER)(_string \"11111111111111"\))
				((FULLPOINTER1)(_string \"00000000000000"\))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal Data ~STD_LOGIC_VECTOR{15~downto~0}~12 0 16 (_entity (_in ))))
		(_port (_internal WrClock ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
		(_port (_internal RdClock ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
		(_port (_internal WrEn ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_in ))))
		(_port (_internal RdEn ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_in ))))
		(_port (_internal Reset ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_in ))))
		(_port (_internal RPReset ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal Q ~STD_LOGIC_VECTOR{15~downto~0}~122 0 23 (_entity (_out ))))
		(_port (_internal Empty ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_out ))))
		(_port (_internal Full ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_out ))))
		(_port (_internal AlmostEmpty ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_out ))))
		(_port (_internal AlmostFull ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_out ))))
		(_signal (_internal scuba_vhi ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_signal (_internal Empty_int ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal Full_int ~extieee.std_logic_1164.STD_LOGIC 0 35 (_architecture (_uni ))))
		(_signal (_internal scuba_vlo ~extieee.std_logic_1164.STD_LOGIC 0 36 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~13 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~132 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~134 0 49 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~136 0 50 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~138 0 51 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~1310 0 52 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 53 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1312 0 54 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_type (_internal ~STRING~13 0 55 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_type (_internal ~STRING~1313 0 55 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_process
			(line__211(_architecture 0 0 211 (_assignment (_simple)(_alias((Empty)(Empty_int)))(_target(8))(_sensitivity(13)))))
			(line__212(_architecture 1 0 212 (_assignment (_simple)(_alias((Full)(Full_int)))(_target(9))(_sensitivity(14)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_model . Structure 2 -1
	)
)
I 000033 55 1433 0 structure_con
(_configuration VHDL (structure_con 0 217 (AERfifo))
	(_version v63)
	(_time 1372764914906 2013.07.02 13:35:14)
	(_source (\./../../sourcecode/AERfifo.vhd\))
	(_use (std(standard))(machxo(components))(ieee(std_logic_1164)))
	(_code dada8b898f8c8ccddfd4c9818f)
	(_architecture Structure
		(_instantiation AERfifo_0_1
			(_entity machxo fifo8ka V
				(_generic
					((DATA_WIDTH_W)(_code 0))
					((DATA_WIDTH_R)(_code 1))
					((REGMODE)(_code 2))
					((RESETMODE)(_code 3))
					((CSDECODE_W)(_code 4))
					((CSDECODE_R)(_code 5))
					((AEPOINTER)(_code 6))
					((AEPOINTER1)(_code 7))
					((AFPOINTER)(_code 8))
					((AFPOINTER1)(_code 9))
					((FULLPOINTER)(_code 10))
					((FULLPOINTER1)(_code 11))
				)
			)
		)
		(_instantiation scuba_vhi_inst
			(_entity machxo vhi V
			)
		)
		(_instantiation scuba_vlo_inst
			(_entity machxo vlo V
			)
		)
		(_instantiation AERfifo_1_0
			(_entity machxo fifo8ka V
				(_generic
					((DATA_WIDTH_W)(_code 12))
					((DATA_WIDTH_R)(_code 13))
					((REGMODE)(_code 14))
					((RESETMODE)(_code 15))
					((CSDECODE_W)(_code 16))
					((CSDECODE_R)(_code 17))
					((AEPOINTER)(_code 18))
					((AEPOINTER1)(_code 19))
					((AFPOINTER)(_code 20))
					((AFPOINTER1)(_code 21))
					((FULLPOINTER)(_code 22))
					((FULLPOINTER1)(_code 23))
				)
			)
		)
		(_model . Structure_CON__AERfifo__Structure__code__0 24 -1
		)
	)
)
I 000050 55 5069          1372764914981 Structure
(_unit VHDL (clockgen 0 14 (structure 0 24 ))
	(_version v63)
	(_time 1372764914982 2013.07.02 13:35:14)
	(_source (\./../../sourcecode/clockgen.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(machxo(components)))
	(_code 2829782c737f2a3e2e266a727e)
	(_entity
		(_time 1372368067259)
		(_use (std(standard))(ieee(std_logic_1164))(machxo(components)))
	)
	(_component
		(vlo
			(_object
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
			)
		)
		(ehxpllc
			(_object
				(_generic (_internal DUTY ~extSTD.STANDARD.INTEGER 0 36 (_entity -1 )))
				(_generic (_internal PHASEADJ ~extSTD.STANDARD.INTEGER 0 36 (_entity -1 )))
				(_generic (_internal DELAY_CNTL ~STRING~13 0 37 (_entity -1 )))
				(_generic (_internal CLKOK_DIV ~extSTD.STANDARD.INTEGER 0 37 (_entity -1 )))
				(_generic (_internal FDEL ~extSTD.STANDARD.INTEGER 0 38 (_entity -1 )))
				(_generic (_internal CLKFB_DIV ~extSTD.STANDARD.INTEGER 0 38 (_entity -1 )))
				(_generic (_internal CLKOP_DIV ~extSTD.STANDARD.INTEGER 0 39 (_entity -1 )))
				(_generic (_internal CLKI_DIV ~extSTD.STANDARD.INTEGER 0 39 (_entity -1 )))
				(_port (_internal CLKI ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ))))
				(_port (_internal CLKFB ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ))))
				(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ))))
				(_port (_internal DDAMODE ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_in ))))
				(_port (_internal DDAIZR ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_in ))))
				(_port (_internal DDAILAG ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_in ))))
				(_port (_internal DDAIDEL0 ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ))))
				(_port (_internal DDAIDEL1 ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ))))
				(_port (_internal DDAIDEL2 ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ))))
				(_port (_internal CLKOP ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_out ))))
				(_port (_internal CLKOS ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_out ))))
				(_port (_internal CLKOK ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_out ))))
				(_port (_internal CLKINTFB ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_out ))))
				(_port (_internal LOCK ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_out ))))
			)
		)
	)
	(_instantiation scuba_vlo_inst 0 79 (_component vlo )
		(_port
			((Z)(scuba_vlo))
		)
		(_use (_entity machxo vlo)
		)
	)
	(_instantiation PLLCInst_0 0 82 (_component ehxpllc )
		(_generic
			((DUTY)((i 4)))
			((PHASEADJ)((i 0)))
			((DELAY_CNTL)(_string \"STATIC"\))
			((CLKOK_DIV)((i 2)))
			((FDEL)((i 0)))
			((CLKFB_DIV)((i 3)))
			((CLKOP_DIV)((i 8)))
			((CLKI_DIV)((i 1)))
		)
		(_port
			((CLKI)(CLK))
			((CLKFB)(CLKOP_t))
			((RST)(RESET))
			((DDAMODE)(scuba_vlo))
			((DDAIZR)(scuba_vlo))
			((DDAILAG)(scuba_vlo))
			((DDAIDEL0)(scuba_vlo))
			((DDAIDEL1)(scuba_vlo))
			((DDAIDEL2)(scuba_vlo))
			((CLKOP)(CLKOP_t))
			((CLKOS)(_open))
			((CLKOK)(_open))
			((CLKINTFB)(_open))
			((LOCK)(LOCK))
		)
		(_use (_entity machxo ehxpllc)
			(_generic
				((CLKI_DIV)((i 1)))
				((CLKFB_DIV)((i 3)))
				((CLKOP_DIV)((i 8)))
				((CLKOK_DIV)((i 2)))
				((PHASEADJ)((i 0)))
				((FDEL)((i 0)))
				((DUTY)((i 4)))
				((DELAY_CNTL)(_string \"STATIC"\))
			)
			(_port
				((clki)(CLKI))
				((clkfb)(CLKFB))
				((rst)(RST))
				((ddamode)(DDAMODE))
				((ddaizr)(DDAIZR))
				((ddailag)(DDAILAG))
				((ddaidel0)(DDAIDEL0))
				((ddaidel1)(DDAIDEL1))
				((ddaidel2)(DDAIDEL2))
				((clkos)(CLKOS))
				((clkop)(CLKOP))
				((clkok)(CLKOK))
				((lock)(LOCK))
				((clkintfb)(CLKINTFB))
			)
		)
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
		(_port (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
		(_port (_internal CLKOP ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_out ))))
		(_port (_internal LOCK ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_out ))))
		(_signal (_internal scuba_vlo ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ))))
		(_signal (_internal CLKOP_t ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_type (_internal ~STRING~13 0 37 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_process
			(line__94(_architecture 0 0 94 (_assignment (_simple)(_alias((CLKOP)(CLKOP_t)))(_target(2))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
	)
	(_model . Structure 1 -1
	)
)
I 000033 55 1120 0 structure_con
(_configuration VHDL (structure_con 0 99 (clockgen))
	(_version v63)
	(_time 1372764914991 2013.07.02 13:35:14)
	(_source (\./../../sourcecode/clockgen.vhd\))
	(_use (std(standard))(machxo(components))(ieee(std_logic_1164)))
	(_code 3838683c346e6e2f3d392b636d)
	(_architecture Structure
		(_instantiation scuba_vlo_inst
			(_entity machxo vlo V
			)
		)
		(_instantiation PLLCInst_0
			(_entity machxo ehxpllc V
				(_generic
					((CLKI_DIV)(_code 0))
					((CLKFB_DIV)(_code 1))
					((CLKOP_DIV)(_code 2))
					((CLKOK_DIV)(_code 3))
					((PHASEADJ)(_code 4))
					((FDEL)(_code 5))
					((DUTY)(_code 6))
					((DELAY_CNTL)(_code 7))
				)
				(_port
					((clki)(CLKI))
					((clkfb)(CLKFB))
					((rst)(RST))
					((ddamode)(DDAMODE))
					((ddaizr)(DDAIZR))
					((ddailag)(DDAILAG))
					((ddaidel0)(DDAIDEL0))
					((ddaidel1)(DDAIDEL1))
					((ddaidel2)(DDAIDEL2))
					((clkos)(CLKOS))
					((clkop)(CLKOP))
					((clkok)(CLKOK))
					((lock)(LOCK))
					((clkintfb)(CLKINTFB))
				)
			)
		)
		(_model . Structure_CON__clockgen__Structure__code__0 8 -1
		)
	)
)
I 000051 55 1879          1372764915057 Behavioral
(_unit VHDL (earlypakettimer 0 25 (behavioral 0 33 ))
	(_version v63)
	(_time 1372764915058 2013.07.02 13:35:15)
	(_source (\./../../sourcecode/earlyPaketTimer.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 767720777120206026716f2d27)
	(_entity
		(_time 1372368067550)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in )(_event))))
		(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in ))))
		(_port (_internal ClearxSI ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal TimerExpiredxSO ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{20~downto~0}~13 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 20)(i 0))))))
		(_signal (_internal CountxDN ~STD_LOGIC_VECTOR{20~downto~0}~13 0 36 (_architecture (_uni ))))
		(_signal (_internal CountxDP ~STD_LOGIC_VECTOR{20~downto~0}~13 0 36 (_architecture (_uni ))))
		(_process
			(p_memless(_architecture 0 0 41 (_process (_simple)(_target(3)(4))(_sensitivity(2)(5)))))
			(p_memoryzing(_architecture 1 0 55 (_process (_target(5))(_sensitivity(0)(1)(4))(_dssslsensitivity 2))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 33686018 2 )
	)
	(_model . Behavioral 2 -1
	)
)
I 000051 55 1665          1372764915109 Behavioral
(_unit VHDL (eventbeforeoverflow 0 30 (behavioral 0 39 ))
	(_version v63)
	(_time 1372764915110 2013.07.02 13:35:15)
	(_source (\./../../sourcecode/EventBeforeOverflow.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code a5a4f3f3a6f2f4b3f3f4b1fff6)
	(_entity
		(_time 1372368067881)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in )(_event))))
		(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal OverflowxDI ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal EventxDI ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal EventBeforeOverflowxDO ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
		(_type (_internal state 0 40 (_enum1 stidle stevent stoverflow (_to (i 0)(i 2)))))
		(_signal (_internal StatexDP state 0 42 (_architecture (_uni ))))
		(_signal (_internal StatexDN state 0 42 (_architecture (_uni ))))
		(_process
			(p_memless(_architecture 0 0 47 (_process (_simple)(_target(6)(4))(_sensitivity(5)(2)(3)))))
			(p_memorizing(_architecture 1 0 74 (_process (_target(5))(_sensitivity(0)(1)(6))(_dssslsensitivity 2))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Behavioral 2 -1
	)
)
I 000051 55 1935          1372764915173 Behavioral
(_unit VHDL (eventcounter 0 26 (behavioral 0 35 ))
	(_version v63)
	(_time 1372764915174 2013.07.02 13:35:15)
	(_source (\./../../sourcecode/eventCounter.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code e4e5b2b6e6b3b5f2b2e6f0beb6)
	(_entity
		(_time 1372368068203)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal ClearxSI ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal IncrementxSI ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal OverflowxSO ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{8~downto~0}~13 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_signal (_internal CountxDP ~STD_LOGIC_VECTOR{8~downto~0}~13 0 37 (_architecture (_uni ))))
		(_signal (_internal CountxDN ~STD_LOGIC_VECTOR{8~downto~0}~13 0 37 (_architecture (_uni ))))
		(_process
			(p_memoryless(_architecture 0 0 41 (_process (_simple)(_target(6)(4))(_sensitivity(5)(2)(3)))))
			(p_memoryzing(_architecture 1 0 61 (_process (_target(5))(_sensitivity(0)(1)(6))(_dssslsensitivity 2))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33686018 2 )
		(33686018 33686018 2 )
		(33686018 33686018 2 )
	)
	(_model . Behavioral 2 -1
	)
)
I 000051 55 3232          1372764915235 Behavioral
(_unit VHDL (fifostatemachine 0 25 (behavioral 0 53 ))
	(_version v63)
	(_time 1372764915236 2013.07.02 13:35:15)
	(_source (\./../../sourcecode/fifoStatemachine.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 2223702629757034732c317977)
	(_entity
		(_time 1372368068503)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in )(_event))))
		(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in ))))
		(_port (_internal RunxSI ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal FifoTransactionxSO ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
		(_port (_internal FX2FifoInFullxSBI ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal FifoEmptyxSI ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
		(_port (_internal FifoReadxEO ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_out ))))
		(_port (_internal FX2FifoWritexEBO ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_out ))))
		(_port (_internal FX2FifoPktEndxSBO ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal FX2FifoAddressxDO ~STD_LOGIC_VECTOR{1~downto~0}~12 0 42 (_entity (_out ))))
		(_port (_internal IncEventCounterxSO ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_out ))))
		(_port (_internal ResetEventCounterxSO ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_out ))))
		(_port (_internal ResetEarlyPaketTimerxSO ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_out ))))
		(_port (_internal EarlyPaketTimerOverflowxSI ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_in ))))
		(_type (_internal state 0 54 (_enum1 stidle stearlypaket1 stsetupwrite1 stwrite (_to (i 0)(i 3)))))
		(_signal (_internal StatexDP state 0 57 (_architecture (_uni ))))
		(_signal (_internal StatexDN state 0 57 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR~13 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 1))))))
		(_constant (_internal EP2 ~STD_LOGIC_VECTOR~13 0 61 (_architecture (_string \"00"\))))
		(_type (_internal ~STD_LOGIC_VECTOR~131 0 62 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 1))))))
		(_constant (_internal EP6 ~STD_LOGIC_VECTOR~131 0 62 (_architecture (_string \"10"\))))
		(_process
			(p_memless(_architecture 0 0 68 (_process (_simple)(_target(15)(3)(6)(7)(8)(9)(10)(11)(12))(_sensitivity(14)(2)(4)(5)(13)))))
			(p_memoryzing(_architecture 1 0 127 (_process (_target(14))(_sensitivity(0)(1)(15))(_dssslsensitivity 2))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . Behavioral 2 -1
	)
)
I 000051 55 6993          1372764915299 Behavioral
(_unit VHDL (monitorstatemachine 0 25 (behavioral 0 68 ))
	(_version v63)
	(_time 1372764915300 2013.07.02 13:35:15)
	(_source (\./../../sourcecode/monitorStateMachine.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 606160603637617669666565263b33)
	(_entity
		(_time 1372368068804)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in )(_event))))
		(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in ))))
		(_port (_internal AERREQxSBI ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal AERACKxSBO ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
		(_port (_internal XxDI ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal UseLongAckxSI ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal FifoFullxSI ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in ))))
		(_port (_internal FifoWritexEO ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_out ))))
		(_port (_internal TimestampRegWritexEO ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_out ))))
		(_port (_internal AddressRegWritexEO ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal AddressTimestampSelectxSO ~STD_LOGIC_VECTOR{1~downto~0}~12 0 48 (_entity (_out ))))
		(_port (_internal ADCvalueReadyxSI ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_in ))))
		(_port (_internal ReadADCvaluexEO ~extieee.std_logic_1164.STD_LOGIC 0 52 (_entity (_out ))))
		(_port (_internal TimestampOverflowxSI ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_in ))))
		(_port (_internal TriggerxSI ~extieee.std_logic_1164.STD_LOGIC 0 58 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~122 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal AddressMSBxDO ~STD_LOGIC_VECTOR{1~downto~0}~122 0 61 (_entity (_out ))))
		(_port (_internal ResetTimestampxSBI ~extieee.std_logic_1164.STD_LOGIC 0 64 (_entity (_in ))))
		(_type (_internal state 0 69 (_enum1 stidle stwraddress stwrtime stwait stoverflow stresettimestamp stfifofull streqrelease stadc stadctime stwrtriggertime stwrtrigger (_to (i 0)(i 11)))))
		(_signal (_internal AERREQxSB ~extieee.std_logic_1164.STD_LOGIC 0 72 (_architecture (_uni ))))
		(_signal (_internal StatexDP state 0 75 (_architecture (_uni ))))
		(_signal (_internal StatexDN state 0 75 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 76 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal CountxDP ~STD_LOGIC_VECTOR{7~downto~0}~13 0 76 (_architecture (_uni ))))
		(_signal (_internal CountxDN ~STD_LOGIC_VECTOR{7~downto~0}~13 0 76 (_architecture (_uni ))))
		(_signal (_internal TriggerxDP ~extieee.std_logic_1164.STD_LOGIC 0 77 (_architecture (_uni ))))
		(_signal (_internal TriggerxDN ~extieee.std_logic_1164.STD_LOGIC 0 77 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 80 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal TimestampOverflowxDN ~STD_LOGIC_VECTOR{15~downto~0}~13 0 80 (_architecture (_uni ))))
		(_signal (_internal TimestampOverflowxDP ~STD_LOGIC_VECTOR{15~downto~0}~13 0 80 (_architecture (_uni ))))
		(_signal (_internal TimestampResetxDP ~extieee.std_logic_1164.STD_LOGIC 0 83 (_architecture (_uni ))))
		(_signal (_internal TimestampResetxDN ~extieee.std_logic_1164.STD_LOGIC 0 83 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 86 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal selectADC ~STD_LOGIC_VECTOR{1~downto~0}~13 0 86 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~132 0 87 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal selectaddress ~STD_LOGIC_VECTOR{1~downto~0}~132 0 87 (_architecture (_string \"01"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~134 0 88 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal selecttimestamp ~STD_LOGIC_VECTOR{1~downto~0}~134 0 88 (_architecture (_string \"00"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~136 0 89 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal selecttrigger ~STD_LOGIC_VECTOR{1~downto~0}~136 0 89 (_architecture (_string \"10"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~138 0 91 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal address ~STD_LOGIC_VECTOR{1~downto~0}~138 0 91 (_architecture (_string \"00"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1310 0 92 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal wrap ~STD_LOGIC_VECTOR{1~downto~0}~1310 0 92 (_architecture (_string \"10"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1312 0 93 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal timereset ~STD_LOGIC_VECTOR{1~downto~0}~1312 0 93 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 94 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal timestamp ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 94 (_architecture (_string \"01"\))))
		(_constant (_internal ackExtension ~extSTD.STANDARD.INTEGER 0 96 (_architecture ((i 5)))))
		(_process
			(line__99(_architecture 0 0 99 (_assignment (_simple)(_alias((AERREQxSB)(AERREQxSBI)))(_target(17))(_sensitivity(2)))))
			(p_memless(_architecture 1 0 102 (_process (_simple)(_target(19)(21)(23)(24)(27)(3)(7)(8)(9)(10)(12)(15))(_sensitivity(17)(18)(20)(22)(25)(26)(4)(5)(6)(11)(13)(14)(16)))))
			(p_memoryzing(_architecture 2 0 273 (_process (_target(18)(20)(22)(25)(26))(_sensitivity(0)(1)(19)(21)(23)(24)(27))(_dssslsensitivity 2))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_static
		(33686018 33686018 )
		(33686018 33686018 33686018 33686018 )
		(33686018 33686018 33686018 33686018 )
		(33686018 33686018 )
		(33686018 33686018 )
		(33686018 33686018 )
		(33686018 33686018 33686018 33686018 )
	)
	(_model . Behavioral 3 -1
	)
)
I 000051 55 4397          1372764915362 Behavioral
(_unit VHDL (synchronizerstatemachine 0 19 (behavioral 0 45 ))
	(_version v63)
	(_time 1372764915363 2013.07.02 13:35:15)
	(_source (\./../../sourcecode/synchronizerStateMachine.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code aeaef9f8f2f9afb8f8f9b6f5fd)
	(_entity
		(_time 1372368069110)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_in )(_event))))
		(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_in ))))
		(_port (_internal RunxSI ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_in ))))
		(_port (_internal ConfigxSI ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
		(_port (_internal SyncInxABI ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal SyncOutxSBO ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_port (_internal TriggerxSO ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
		(_port (_internal HostResetTimestampxSI ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal ResetTimestampxSBO ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_out ))))
		(_port (_internal IncrementCounterxSO ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_out ))))
		(_type (_internal state 0 46 (_enum1 stidle sttriggerinhigh sttriggerinlow stresetslaves strunslave stslavewaitedge (_to (i 0)(i 5)))))
		(_signal (_internal StatexDP state 0 49 (_architecture (_uni ))))
		(_signal (_internal StatexDN state 0 49 (_architecture (_uni ))))
		(_signal (_internal SyncInxSB ~extieee.std_logic_1164.STD_LOGIC 0 52 (_architecture (_uni ))))
		(_signal (_internal SyncInxSBN ~extieee.std_logic_1164.STD_LOGIC 0 52 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~13 0 56 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_signal (_internal DividerxDN ~STD_LOGIC_VECTOR{6~downto~0}~13 0 56 (_architecture (_uni ))))
		(_signal (_internal DividerxDP ~STD_LOGIC_VECTOR{6~downto~0}~13 0 56 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~13 0 57 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_signal (_internal CounterxDN ~STD_LOGIC_VECTOR{13~downto~0}~13 0 57 (_architecture (_uni ))))
		(_signal (_internal CounterxDP ~STD_LOGIC_VECTOR{13~downto~0}~13 0 57 (_architecture (_uni ))))
		(_constant (_internal counterInc ~extSTD.STANDARD.INTEGER 0 63 (_process 0 ((i 89)))))
		(_constant (_internal squareWaveHighTime ~extSTD.STANDARD.INTEGER 0 64 (_process 0 ((i 50)))))
		(_constant (_internal squareWavePeriod ~extSTD.STANDARD.INTEGER 0 65 (_process 0 ((i 100)))))
		(_constant (_internal timeout ~extSTD.STANDARD.INTEGER 0 66 (_process 0 ((i 1000)))))
		(_constant (_internal resetSlavesTime ~extSTD.STANDARD.INTEGER 0 67 (_process 0 ((i 6000)))))
		(_process
			(p_memless(_architecture 0 0 62 (_process (_simple)(_target(11)(14)(16)(5)(6)(8)(9))(_sensitivity(10)(12)(15)(17)(2)(3)(4)(7)))))
			(p_mem(_architecture 1 0 223 (_process (_target(10)(15)(17))(_sensitivity(0)(1)(11)(14)(16))(_dssslsensitivity 2))))
			(synchronizer(_architecture 2 0 240 (_process (_target(12)(13))(_sensitivity(0)(13)(4))(_dssslsensitivity 1))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_static
		(33686018 131586 )
		(33686018 33686018 33686018 514 )
		(33686018 131586 )
		(33686018 33686018 33686018 514 )
		(33686018 131586 )
		(33686018 33686018 33686018 514 )
		(33686018 131586 )
		(33686018 33686018 33686018 514 )
		(33686018 131586 )
		(33686018 33686018 33686018 514 )
		(33686018 131586 )
		(33686018 33686018 33686018 514 )
		(33686018 131586 )
		(33686018 33686018 33686018 514 )
		(33686018 131586 )
		(33686018 33686018 33686018 514 )
		(33686018 131586 )
		(33686018 33686018 33686018 514 )
	)
	(_model . Behavioral 3 -1
	)
)
I 000051 55 2474          1372764915423 Behavioral
(_unit VHDL (timestampcounter 0 25 (behavioral 0 36 ))
	(_version v63)
	(_time 1372764915424 2013.07.02 13:35:15)
	(_source (\./../../sourcecode/timestampCounter.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code ededbdbeb0baedfbebb9feb6b8)
	(_entity
		(_time 1372368069416)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal IncrementxSI ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal OverflowxSO ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_port (_internal DataxDO ~STD_LOGIC_VECTOR{13~downto~0}~12 0 33 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{14~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 14)(i 0))))))
		(_signal (_internal CountxDP ~STD_LOGIC_VECTOR{14~downto~0}~13 0 38 (_architecture (_uni ))))
		(_signal (_internal CountxDN ~STD_LOGIC_VECTOR{14~downto~0}~13 0 38 (_architecture (_uni ))))
		(_signal (_internal MSbDelayedxDN ~extieee.std_logic_1164.STD_LOGIC 0 40 (_architecture (_uni ))))
		(_signal (_internal MSbDelayedxDP ~extieee.std_logic_1164.STD_LOGIC 0 40 (_architecture (_uni ))))
		(_process
			(line__44(_architecture 0 0 44 (_assignment (_simple)(_alias((DataxDO)(CountxDP(d_13_0))))(_target(4))(_sensitivity(5(d_13_0))))))
			(line__49(_architecture 1 0 49 (_assignment (_simple)(_target(3))(_sensitivity(5(14))(8)))))
			(p_memless(_architecture 2 0 52 (_process (_simple)(_target(6)(7))(_sensitivity(5)(2)))))
			(p_memoryzing(_architecture 3 0 65 (_process (_target(5)(8))(_sensitivity(0)(1)(6)(7))(_dssslsensitivity 2))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33686018 33686018 131586 )
	)
	(_model . Behavioral 4 -1
	)
)
I 000051 55 45572         1372764915729 Structural
(_unit VHDL (usbaer_top_level 0 26 (structural 0 102 ))
	(_version v63)
	(_time 1372764915730 2013.07.02 13:35:15)
	(_source (\./../../sourcecode/USBAER_top_level.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 151546131342430314114112074c12)
	(_entity
		(_time 1372368069749)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(clockgen
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 136 (_entity (_in ))))
				(_port (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 137 (_entity (_in ))))
				(_port (_internal CLKOP ~extieee.std_logic_1164.STD_LOGIC 0 138 (_entity (_out ))))
				(_port (_internal LOCK ~extieee.std_logic_1164.STD_LOGIC 0 139 (_entity (_out ))))
			)
		)
		(shiftRegister
			(_object
				(_generic (_internal width ~extSTD.STANDARD.NATURAL 0 124 (_entity -1 )))
				(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 126 (_entity (_in ))))
				(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 127 (_entity (_in ))))
				(_port (_internal LatchxEI ~extieee.std_logic_1164.STD_LOGIC 0 128 (_entity (_in ))))
				(_port (_internal DxDI ~extieee.std_logic_1164.STD_LOGIC 0 129 (_entity (_in ))))
				(_port (_internal QxDO ~extieee.std_logic_1164.STD_LOGIC 0 130 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{width-1~downto~0}~13 0 131 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 52 )(i 0))))))
				(_port (_internal DataOutxDO ~STD_LOGIC_VECTOR{width-1~downto~0}~13 0 131 (_entity (_out ))))
			)
		)
		(AERfifo
			(_object
				(_port (_internal Data ~STD_LOGIC_VECTOR{15~downto~0}~1320 0 267 (_entity (_in ))))
				(_port (_internal WrClock ~extieee.std_logic_1164.STD_LOGIC 0 268 (_entity (_in ))))
				(_port (_internal RdClock ~extieee.std_logic_1164.STD_LOGIC 0 269 (_entity (_in ))))
				(_port (_internal WrEn ~extieee.std_logic_1164.STD_LOGIC 0 270 (_entity (_in ))))
				(_port (_internal RdEn ~extieee.std_logic_1164.STD_LOGIC 0 271 (_entity (_in ))))
				(_port (_internal Reset ~extieee.std_logic_1164.STD_LOGIC 0 272 (_entity (_in ))))
				(_port (_internal RPReset ~extieee.std_logic_1164.STD_LOGIC 0 273 (_entity (_in ))))
				(_port (_internal Q ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 274 (_entity (_out ))))
				(_port (_internal Empty ~extieee.std_logic_1164.STD_LOGIC 0 275 (_entity (_out ))))
				(_port (_internal Full ~extieee.std_logic_1164.STD_LOGIC 0 276 (_entity (_out ))))
				(_port (_internal AlmostEmpty ~extieee.std_logic_1164.STD_LOGIC 0 277 (_entity (_out ))))
				(_port (_internal AlmostFull ~extieee.std_logic_1164.STD_LOGIC 0 278 (_entity (_out ))))
			)
		)
		(wordRegister
			(_object
				(_generic (_internal width ~extSTD.STANDARD.NATURAL 0 230 (_entity -1 ((i 14)))))
				(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 232 (_entity (_in ))))
				(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 233 (_entity (_in ))))
				(_port (_internal WriteEnablexEI ~extieee.std_logic_1164.STD_LOGIC 0 234 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{width-1~downto~0}~1314 0 235 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 53 )(i 0))))))
				(_port (_internal DataInxDI ~STD_LOGIC_VECTOR{width-1~downto~0}~1314 0 235 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{width-1~downto~0}~1316 0 236 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 54 )(i 0))))))
				(_port (_internal DataOutxDO ~STD_LOGIC_VECTOR{width-1~downto~0}~1316 0 236 (_entity (_out ))))
			)
		)
		(earlyPaketTimer
			(_object
				(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 259 (_entity (_in ))))
				(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 260 (_entity (_in ))))
				(_port (_internal ClearxSI ~extieee.std_logic_1164.STD_LOGIC 0 261 (_entity (_in ))))
				(_port (_internal TimerExpiredxSO ~extieee.std_logic_1164.STD_LOGIC 0 262 (_entity (_out ))))
			)
		)
		(eventCounter
			(_object
				(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 241 (_entity (_in ))))
				(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 242 (_entity (_in ))))
				(_port (_internal ClearxSI ~extieee.std_logic_1164.STD_LOGIC 0 243 (_entity (_in ))))
				(_port (_internal IncrementxSI ~extieee.std_logic_1164.STD_LOGIC 0 244 (_entity (_in ))))
				(_port (_internal OverflowxSO ~extieee.std_logic_1164.STD_LOGIC 0 245 (_entity (_out ))))
			)
		)
		(timestampCounter
			(_object
				(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 250 (_entity (_in ))))
				(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 251 (_entity (_in ))))
				(_port (_internal IncrementxSI ~extieee.std_logic_1164.STD_LOGIC 0 252 (_entity (_in ))))
				(_port (_internal OverflowxSO ~extieee.std_logic_1164.STD_LOGIC 0 253 (_entity (_out ))))
				(_port (_internal DataxDO ~STD_LOGIC_VECTOR{13~downto~0}~1318 0 254 (_entity (_out ))))
			)
		)
		(synchronizerStateMachine
			(_object
				(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 154 (_entity (_in ))))
				(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 155 (_entity (_in ))))
				(_port (_internal RunxSI ~extieee.std_logic_1164.STD_LOGIC 0 156 (_entity (_in ))))
				(_port (_internal ConfigxSI ~extieee.std_logic_1164.STD_LOGIC 0 157 (_entity (_in ))))
				(_port (_internal SyncInxABI ~extieee.std_logic_1164.STD_LOGIC 0 158 (_entity (_in ))))
				(_port (_internal SyncOutxSBO ~extieee.std_logic_1164.STD_LOGIC 0 159 (_entity (_out ))))
				(_port (_internal TriggerxSO ~extieee.std_logic_1164.STD_LOGIC 0 160 (_entity (_out ))))
				(_port (_internal HostResetTimestampxSI ~extieee.std_logic_1164.STD_LOGIC 0 161 (_entity (_in ))))
				(_port (_internal ResetTimestampxSBO ~extieee.std_logic_1164.STD_LOGIC 0 162 (_entity (_out ))))
				(_port (_internal IncrementCounterxSO ~extieee.std_logic_1164.STD_LOGIC 0 163 (_entity (_out ))))
			)
		)
		(fifoStatemachine
			(_object
				(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 106 (_entity (_in ))))
				(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 107 (_entity (_in ))))
				(_port (_internal RunxSI ~extieee.std_logic_1164.STD_LOGIC 0 108 (_entity (_in ))))
				(_port (_internal FifoTransactionxSO ~extieee.std_logic_1164.STD_LOGIC 0 109 (_entity (_out ))))
				(_port (_internal FX2FifoInFullxSBI ~extieee.std_logic_1164.STD_LOGIC 0 110 (_entity (_in ))))
				(_port (_internal FifoEmptyxSI ~extieee.std_logic_1164.STD_LOGIC 0 111 (_entity (_in ))))
				(_port (_internal FifoReadxEO ~extieee.std_logic_1164.STD_LOGIC 0 112 (_entity (_out ))))
				(_port (_internal FX2FifoWritexEBO ~extieee.std_logic_1164.STD_LOGIC 0 113 (_entity (_out ))))
				(_port (_internal FX2FifoPktEndxSBO ~extieee.std_logic_1164.STD_LOGIC 0 114 (_entity (_out ))))
				(_port (_internal FX2FifoAddressxDO ~STD_LOGIC_VECTOR{1~downto~0}~13 0 115 (_entity (_out ))))
				(_port (_internal IncEventCounterxSO ~extieee.std_logic_1164.STD_LOGIC 0 116 (_entity (_out ))))
				(_port (_internal ResetEventCounterxSO ~extieee.std_logic_1164.STD_LOGIC 0 117 (_entity (_out ))))
				(_port (_internal ResetEarlyPaketTimerxSO ~extieee.std_logic_1164.STD_LOGIC 0 118 (_entity (_out ))))
				(_port (_internal EarlyPaketTimerOverflowxSI ~extieee.std_logic_1164.STD_LOGIC 0 119 (_entity (_in ))))
			)
		)
		(monitorStateMachine
			(_object
				(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 168 (_entity (_in ))))
				(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 169 (_entity (_in ))))
				(_port (_internal AERREQxSBI ~extieee.std_logic_1164.STD_LOGIC 0 170 (_entity (_in ))))
				(_port (_internal AERACKxSBO ~extieee.std_logic_1164.STD_LOGIC 0 171 (_entity (_out ))))
				(_port (_internal XxDI ~extieee.std_logic_1164.STD_LOGIC 0 172 (_entity (_in ))))
				(_port (_internal UseLongAckxSI ~extieee.std_logic_1164.STD_LOGIC 0 173 (_entity (_in ))))
				(_port (_internal FifoFullxSI ~extieee.std_logic_1164.STD_LOGIC 0 174 (_entity (_in ))))
				(_port (_internal FifoWritexEO ~extieee.std_logic_1164.STD_LOGIC 0 175 (_entity (_out ))))
				(_port (_internal TimestampRegWritexEO ~extieee.std_logic_1164.STD_LOGIC 0 176 (_entity (_out ))))
				(_port (_internal AddressRegWritexEO ~extieee.std_logic_1164.STD_LOGIC 0 177 (_entity (_out ))))
				(_port (_internal AddressTimestampSelectxSO ~STD_LOGIC_VECTOR{1~downto~0}~132 0 178 (_entity (_out ))))
				(_port (_internal ADCvalueReadyxSI ~extieee.std_logic_1164.STD_LOGIC 0 179 (_entity (_in ))))
				(_port (_internal ReadADCvaluexEO ~extieee.std_logic_1164.STD_LOGIC 0 180 (_entity (_out ))))
				(_port (_internal TimestampOverflowxSI ~extieee.std_logic_1164.STD_LOGIC 0 181 (_entity (_in ))))
				(_port (_internal TriggerxSI ~extieee.std_logic_1164.STD_LOGIC 0 182 (_entity (_in ))))
				(_port (_internal AddressMSBxDO ~STD_LOGIC_VECTOR{1~downto~0}~134 0 183 (_entity (_out ))))
				(_port (_internal ResetTimestampxSBI ~extieee.std_logic_1164.STD_LOGIC 0 184 (_entity (_in ))))
			)
		)
		(ADCStateMachine
			(_object
				(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 190 (_entity (_in ))))
				(_port (_internal ADCclockxCO ~extieee.std_logic_1164.STD_LOGIC 0 191 (_entity (_out ))))
				(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 192 (_entity (_in ))))
				(_port (_internal ADCwordxDI ~STD_LOGIC_VECTOR{9~downto~0}~13 0 193 (_entity (_in ))))
				(_port (_internal ADCoutxDO ~STD_LOGIC_VECTOR{13~downto~0}~13 0 194 (_entity (_out ))))
				(_port (_internal ADCoexEBO ~extieee.std_logic_1164.STD_LOGIC 0 195 (_entity (_out ))))
				(_port (_internal ADCstbyxEO ~extieee.std_logic_1164.STD_LOGIC 0 196 (_entity (_out ))))
				(_port (_internal ADCovrxSI ~extieee.std_logic_1164.STD_LOGIC 0 197 (_entity (_in ))))
				(_port (_internal RegisterWritexEO ~extieee.std_logic_1164.STD_LOGIC 0 198 (_entity (_out ))))
				(_port (_internal SRLatchxEI ~extieee.std_logic_1164.STD_LOGIC 0 199 (_entity (_in ))))
				(_port (_internal RunADCxSI ~extieee.std_logic_1164.STD_LOGIC 0 200 (_entity (_in ))))
				(_port (_internal ExposurexDI ~STD_LOGIC_VECTOR{15~downto~0}~13 0 201 (_entity (_in ))))
				(_port (_internal ColSettlexDI ~STD_LOGIC_VECTOR{15~downto~0}~136 0 202 (_entity (_in ))))
				(_port (_internal RowSettlexDI ~STD_LOGIC_VECTOR{15~downto~0}~138 0 203 (_entity (_in ))))
				(_port (_internal ResSettlexDI ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 204 (_entity (_in ))))
				(_port (_internal FramePeriodxDI ~STD_LOGIC_VECTOR{15~downto~0}~1312 0 205 (_entity (_in ))))
				(_port (_internal SBRet10xEI ~extieee.std_logic_1164.STD_LOGIC 0 206 (_entity (_in ))))
				(_port (_internal TestPixelxEI ~extieee.std_logic_1164.STD_LOGIC 0 207 (_entity (_in ))))
				(_port (_internal ExtTriggerxEI ~extieee.std_logic_1164.STD_LOGIC 0 208 (_entity (_in ))))
				(_port (_internal CDVSTestSRRowInxSO ~extieee.std_logic_1164.STD_LOGIC 0 209 (_entity (_out ))))
				(_port (_internal CDVSTestSRRowClockxSO ~extieee.std_logic_1164.STD_LOGIC 0 210 (_entity (_out ))))
				(_port (_internal CDVSTestSRColInxSO ~extieee.std_logic_1164.STD_LOGIC 0 211 (_entity (_out ))))
				(_port (_internal CDVSTestSRColClockxSO ~extieee.std_logic_1164.STD_LOGIC 0 212 (_entity (_out ))))
				(_port (_internal CDVSTestColMode0xSO ~extieee.std_logic_1164.STD_LOGIC 0 213 (_entity (_out ))))
				(_port (_internal CDVSTestColMode1xSO ~extieee.std_logic_1164.STD_LOGIC 0 214 (_entity (_out ))))
				(_port (_internal CDVSTestApsTxGatexSO ~extieee.std_logic_1164.STD_LOGIC 0 215 (_entity (_out ))))
				(_port (_internal ADCStateOutputLEDxSO ~extieee.std_logic_1164.STD_LOGIC 0 216 (_entity (_out ))))
			)
		)
		(ADCvalueReady
			(_object
				(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 221 (_entity (_in ))))
				(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 222 (_entity (_in ))))
				(_port (_internal RegisterWritexEI ~extieee.std_logic_1164.STD_LOGIC 0 223 (_entity (_in ))))
				(_port (_internal ReadValuexEI ~extieee.std_logic_1164.STD_LOGIC 0 224 (_entity (_in ))))
				(_port (_internal ValueReadyxSO ~extieee.std_logic_1164.STD_LOGIC 0 225 (_entity (_out ))))
			)
		)
		(cDVSResetStateMachine
			(_object
				(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 144 (_entity (_in ))))
				(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 145 (_entity (_in ))))
				(_port (_internal AERackxSBI ~extieee.std_logic_1164.STD_LOGIC 0 146 (_entity (_in ))))
				(_port (_internal RxcolGxSI ~extieee.std_logic_1164.STD_LOGIC 0 147 (_entity (_in ))))
				(_port (_internal cDVSresetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 148 (_entity (_in ))))
				(_port (_internal CDVSresetxRBO ~extieee.std_logic_1164.STD_LOGIC 0 149 (_entity (_out ))))
			)
		)
	)
	(_instantiation uClockGen 0 391 (_component clockgen )
		(_port
			((CLK)(IFClockxCI))
			((RESET)(ResetxR))
			((CLKOP)(ClockxC))
			((LOCK)(LockxS))
		)
		(_use (_entity . clockgen)
		)
	)
	(_instantiation shiftRegister_1 0 413 (_component shiftRegister )
		(_generic
			((width)((i 96)))
		)
		(_port
			((ClockxCI)(SRClockxC))
			((ResetxRBI)(ResetxRB))
			((LatchxEI)(SRLatchxE))
			((DxDI)(SRinxD))
			((QxDO)(SRoutxD))
			((DataOutxDO)(SRDataOutxD))
		)
		(_use (_entity . shiftRegister)
			(_generic
				((width)((i 96)))
			)
			(_port
				((ClockxCI)(ClockxCI))
				((ResetxRBI)(ResetxRBI))
				((LatchxEI)(LatchxEI))
				((DxDI)(DxDI))
				((QxDO)(QxDO))
				((DataOutxDO)(DataOutxDO))
			)
		)
	)
	(_instantiation uFifo 0 432 (_component AERfifo )
		(_port
			((Data)(FifoDataInxD))
			((WrClock)(ClockxC))
			((RdClock)(IfClockxC))
			((WrEn)(FifoWritexE))
			((RdEn)(FifoReadxE))
			((Reset)(ResetxR))
			((RPReset)(ResetxR))
			((Q)(FifoDataOutxD))
			((Empty)(FifoEmptyxS))
			((Full)(FifoFullxS))
			((AlmostEmpty)(FifoAlmostEmptyxS))
			((AlmostFull)(FifoAlmostFullxS))
		)
		(_use (_entity . AERfifo)
		)
	)
	(_instantiation uMonitorAddressRegister 0 449 (_component wordRegister )
		(_generic
			((width)((i 10)))
		)
		(_port
			((ClockxCI)(ClockxC))
			((ResetxRBI)(ResetxRB))
			((WriteEnablexEI)(AddressRegWritexE))
			((DataInxDI)(AERMonitorAddressxDI))
			((DataOutxDO)(AddressRegOutxD))
		)
		(_use (_entity . wordRegister)
			(_generic
				((width)((i 10)))
			)
			(_port
				((ClockxCI)(ClockxCI))
				((ResetxRBI)(ResetxRBI))
				((WriteEnablexEI)(WriteEnablexEI))
				((DataInxDI)(DataInxDI))
				((DataOutxDO)(DataOutxDO))
			)
		)
	)
	(_instantiation uMonitorTimestampRegister 0 459 (_component wordRegister )
		(_generic
			((width)((i 14)))
		)
		(_port
			((ClockxCI)(ClockxC))
			((ResetxRBI)(ResetxRB))
			((WriteEnablexEI)(TimestampRegWritexE))
			((DataInxDI)(ActualTimestampxD))
			((DataOutxDO)(MonitorTimestampxD))
		)
		(_use (_entity . wordRegister)
			(_generic
				((width)((i 14)))
			)
			(_port
				((ClockxCI)(ClockxCI))
				((ResetxRBI)(ResetxRBI))
				((WriteEnablexEI)(WriteEnablexEI))
				((DataInxDI)(DataInxDI))
				((DataOutxDO)(DataOutxDO))
			)
		)
	)
	(_instantiation uADCRegister 0 469 (_component wordRegister )
		(_generic
			((width)((i 14)))
		)
		(_port
			((ClockxCI)(IfClockxC))
			((ResetxRBI)(ResetxRB))
			((WriteEnablexEI)(ADCregWritexE))
			((DataInxDI)(ADCregInxD))
			((DataOutxDO)(ADCregOutxD))
		)
		(_use (_entity . wordRegister)
			(_generic
				((width)((i 14)))
			)
			(_port
				((ClockxCI)(ClockxCI))
				((ResetxRBI)(ResetxRBI))
				((WriteEnablexEI)(WriteEnablexEI))
				((DataInxDI)(DataInxDI))
				((DataOutxDO)(DataOutxDO))
			)
		)
	)
	(_instantiation uEarlyPaketTimer 0 481 (_component earlyPaketTimer )
		(_port
			((ClockxCI)(ClockxC))
			((ResetxRBI)(ResetxRB))
			((ClearxSI)(ResetEarlyPaketTimerxS))
			((TimerExpiredxSO)(EarlyPaketTimerOverflowxS))
		)
		(_use (_entity . earlyPaketTimer)
		)
	)
	(_instantiation uEventCounter 0 488 (_component eventCounter )
		(_port
			((ClockxCI)(ClockxC))
			((ResetxRBI)(ResetxRB))
			((ClearxSI)(ResetEventCounterxS))
			((IncrementxSI)(IncEventCounterxS))
			((OverflowxSO)(ECResetEarlyPaketTimerxS))
		)
		(_use (_entity . eventCounter)
		)
	)
	(_instantiation uTimestampCounter 0 496 (_component timestampCounter )
		(_port
			((ClockxCI)(ClockxC))
			((ResetxRBI)(CounterResetxRB))
			((IncrementxSI)(IncxS))
			((OverflowxSO)(TimestampOverflowxS))
			((DataxDO)(ActualTimestampxD))
		)
		(_use (_entity . timestampCounter)
		)
	)
	(_instantiation uSynchronizerStateMachine_1 0 504 (_component synchronizerStateMachine )
		(_port
			((ClockxCI)(ClockxC))
			((ResetxRBI)(ResetxRB))
			((RunxSI)(RunxS))
			((ConfigxSI)(TimestampMasterxS))
			((SyncInxABI)(SyncInxAB))
			((SyncOutxSBO)(SyncOutxSB))
			((TriggerxSO)(TriggerxS))
			((HostResetTimestampxSI)(HostResetTimestampxS))
			((ResetTimestampxSBO)(SynchronizerResetTimestampxSB))
			((IncrementCounterxSO)(IncxS))
		)
		(_use (_entity . synchronizerStateMachine)
		)
	)
	(_instantiation fifoStatemachine_1 0 519 (_component fifoStatemachine )
		(_port
			((ClockxCI)(IfClockxC))
			((ResetxRBI)(ResetxRB))
			((RunxSI)(RunxS))
			((FifoTransactionxSO)(FifoTransactionxS))
			((FX2FifoInFullxSBI)(FX2FifoInFullxSBI))
			((FifoEmptyxSI)(FifoEmptyxS))
			((FifoReadxEO)(FifoReadxE))
			((FX2FifoWritexEBO)(FX2FifoWritexEB))
			((FX2FifoPktEndxSBO)(FX2FifoPktEndxSB))
			((FX2FifoAddressxDO)(FX2FifoAddressxDO))
			((IncEventCounterxSO)(IncEventCounterxS))
			((ResetEventCounterxSO)(ResetEventCounterxS))
			((ResetEarlyPaketTimerxSO)(SMResetEarlyPaketTimerxS))
			((EarlyPaketTimerOverflowxSI)(EarlyPaketTimerOverflowxS))
		)
		(_use (_entity . fifoStatemachine)
		)
	)
	(_instantiation monitorStateMachine_1 0 536 (_component monitorStateMachine )
		(_port
			((ClockxCI)(ClockxC))
			((ResetxRBI)(ResetxRB))
			((AERREQxSBI)(AERREQxSB))
			((AERACKxSBO)(AERMonitorACKxSB))
			((XxDI)(AERMonitorAddressxDI(9)))
			((UseLongAckxSI)(UseLongAckxS))
			((FifoFullxSI)(FifoFullxS))
			((FifoWritexEO)(FifoWritexE))
			((TimestampRegWritexEO)(TimestampRegWritexE))
			((AddressRegWritexEO)(AddressRegWritexE))
			((AddressTimestampSelectxSO)(AddressTimestampSelectxS))
			((ADCvalueReadyxSI)(ADCvalueReadyxS))
			((ReadADCvaluexEO)(ReadADCvaluexE))
			((TimestampOverflowxSI)(TimestampOverflowxS))
			((TriggerxSI)(TriggerxS))
			((AddressMSBxDO)(AddressMSBxD))
			((ResetTimestampxSBI)(SynchronizerResetTimestampxSB))
		)
		(_use (_entity . monitorStateMachine)
		)
	)
	(_instantiation ADCStateMachine_1 0 556 (_component ADCStateMachine )
		(_port
			((ClockxCI)(IfClockxC))
			((ADCclockxCO)(ADCclockxC))
			((ResetxRBI)(ADCsmRstxE))
			((ADCwordxDI)(ADCwordxDI))
			((ADCoutxDO)(ADCdataxD))
			((ADCoexEBO)(ADCoexEB))
			((ADCstbyxEO)(ADCstbyxE))
			((ADCovrxSI)(ADCovrxS))
			((RegisterWritexEO)(ADCregWritexE))
			((SRLatchxEI)(SRLatchxE))
			((RunADCxSI)(RunADCxS))
			((ExposurexDI)(ExposurexD))
			((ColSettlexDI)(ColSettlexD))
			((RowSettlexDI)(RowSettlexD))
			((ResSettlexDI)(ResSettlexD))
			((FramePeriodxDI)(FramePeriodxD))
			((SBRet10xEI)(SBRet10xE))
			((TestPixelxEI)(TestPixelxE))
			((ExtTriggerxEI)(ExtTriggerxE))
			((CDVSTestSRRowInxSO)(CDVSTestSRRowInxS))
			((CDVSTestSRRowClockxSO)(CDVSTestSRRowClockxS))
			((CDVSTestSRColInxSO)(CDVSTestSRColInxS))
			((CDVSTestSRColClockxSO)(CDVSTestSRColClockxS))
			((CDVSTestColMode0xSO)(CDVSTestColMode0xS))
			((CDVSTestColMode1xSO)(CDVSTestColMode1xS))
			((CDVSTestApsTxGatexSO)(CDVSTestApsTxGatexS))
			((ADCStateOutputLEDxSO)(ADCStateOutputLEDxS))
		)
		(_use (_entity . ADCStateMachine)
			(_port
				((ClockxCI)(ClockxCI))
				((ADCclockxCO)(ADCclockxCO))
				((ResetxRBI)(ResetxRBI))
				((ADCwordxDI)(ADCwordxDI))
				((ADCoutxDO)(ADCoutxDO))
				((ADCstbyxEO)(ADCstbyxEO))
				((ADCoexEBO)(ADCoexEBO))
				((ADCovrxSI)(ADCovrxSI))
				((RegisterWritexEO)(RegisterWritexEO))
				((SRLatchxEI)(SRLatchxEI))
				((RunADCxSI)(RunADCxSI))
				((ExposurexDI)(ExposurexDI))
				((ColSettlexDI)(ColSettlexDI))
				((RowSettlexDI)(RowSettlexDI))
				((ResSettlexDI)(ResSettlexDI))
				((FramePeriodxDI)(FramePeriodxDI))
				((SBRet10xEI)(SBRet10xEI))
				((TestPixelxEI)(TestPixelxEI))
				((ExtTriggerxEI)(ExtTriggerxEI))
				((CDVSTestSRRowInxSO)(CDVSTestSRRowInxSO))
				((CDVSTestSRRowClockxSO)(CDVSTestSRRowClockxSO))
				((CDVSTestSRColInxSO)(CDVSTestSRColInxSO))
				((CDVSTestSRColClockxSO)(CDVSTestSRColClockxSO))
				((CDVSTestColMode0xSO)(CDVSTestColMode0xSO))
				((CDVSTestColMode1xSO)(CDVSTestColMode1xSO))
				((CDVSTestApsTxGatexSO)(CDVSTestApsTxGatexSO))
				((ADCStateOutputLEDxSO)(ADCStateOutputLEDxSO))
			)
		)
	)
	(_instantiation ADCvalueReady_1 0 590 (_component ADCvalueReady )
		(_port
			((ClockxCI)(ClockxC))
			((ResetxRBI)(ResetxRB))
			((RegisterWritexEI)(ADCregWritexE))
			((ReadValuexEI)(ReadADCvaluexE))
			((ValueReadyxSO)(ADCvalueReadyxS))
		)
		(_use (_entity . ADCvalueReady)
		)
	)
	(_instantiation cDVSResetStateMachine_1 0 598 (_component cDVSResetStateMachine )
		(_port
			((ClockxCI)(ClockxC))
			((ResetxRBI)(ResetxRB))
			((AERackxSBI)(AERREQxSB))
			((RxcolGxSI)(RxcolGxS))
			((cDVSresetxRBI)(PE3xSI))
			((CDVSresetxRBO)(CDVSTestPeriodicChipResetxRB))
		)
		(_use (_entity . cDVSResetStateMachine)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal FX2FifoDataxDIO ~STD_LOGIC_VECTOR{15~downto~0}~12 0 29 (_entity (_out ))))
		(_port (_internal FX2FifoInFullxSBI ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal FX2FifoWritexEBO ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_port (_internal FX2FifoReadxEBO ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
		(_port (_internal FX2FifoPktEndxSBO ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal FX2FifoAddressxDO ~STD_LOGIC_VECTOR{1~downto~0}~12 0 35 (_entity (_out ))))
		(_port (_internal IfClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_in ))))
		(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ))))
		(_port (_internal Sync1xABI ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_in ))))
		(_port (_internal SynchOutxSBO ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_out ))))
		(_port (_internal PC0xSIO ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_inout ))))
		(_port (_internal PC1xSIO ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_inout ))))
		(_port (_internal PC2xSIO ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_inout ))))
		(_port (_internal PC3xSIO ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_inout ))))
		(_port (_internal PA0xSIO ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_inout ))))
		(_port (_internal PA1xSIO ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_inout ))))
		(_port (_internal PA3xSIO ~extieee.std_logic_1164.STD_LOGIC 0 56 (_entity (_inout ))))
		(_port (_internal PA7xSIO ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_inout ))))
		(_port (_internal PE2xSI ~extieee.std_logic_1164.STD_LOGIC 0 59 (_entity (_in ))))
		(_port (_internal PE3xSI ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_in ))))
		(_port (_internal FXLEDxSI ~extieee.std_logic_1164.STD_LOGIC 0 62 (_entity (_in ))))
		(_port (_internal ADCclockxCO ~extieee.std_logic_1164.STD_LOGIC 0 65 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~12 0 66 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_port (_internal ADCwordxDI ~STD_LOGIC_VECTOR{9~downto~0}~12 0 66 (_entity (_in ))))
		(_port (_internal ADCoexEBO ~extieee.std_logic_1164.STD_LOGIC 0 68 (_entity (_out ))))
		(_port (_internal ADCstbyxEO ~extieee.std_logic_1164.STD_LOGIC 0 69 (_entity (_out ))))
		(_port (_internal ADCovrxSI ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_in ))))
		(_port (_internal CDVSTestSRRowClockxSO ~extieee.std_logic_1164.STD_LOGIC 0 72 (_entity (_out ))))
		(_port (_internal CDVSTestSRColClockxSO ~extieee.std_logic_1164.STD_LOGIC 0 73 (_entity (_out ))))
		(_port (_internal CDVSTestSRRowInxSO ~extieee.std_logic_1164.STD_LOGIC 0 74 (_entity (_out ))))
		(_port (_internal CDVSTestSRColInxSO ~extieee.std_logic_1164.STD_LOGIC 0 75 (_entity (_out ))))
		(_port (_internal CDVSTestBiasEnablexEO ~extieee.std_logic_1164.STD_LOGIC 0 77 (_entity (_out ))))
		(_port (_internal CDVSTestChipResetxRBO ~extieee.std_logic_1164.STD_LOGIC 0 78 (_entity (_out ))))
		(_port (_internal CDVSTestColMode0xSO ~extieee.std_logic_1164.STD_LOGIC 0 80 (_entity (_out ))))
		(_port (_internal CDVSTestColMode1xSO ~extieee.std_logic_1164.STD_LOGIC 0 81 (_entity (_out ))))
		(_port (_internal CDVSTestBiasDiagSelxSO ~extieee.std_logic_1164.STD_LOGIC 0 83 (_entity (_out ))))
		(_port (_internal CDVSTestBiasBitOutxSI ~extieee.std_logic_1164.STD_LOGIC 0 84 (_entity (_in ))))
		(_port (_internal CDVSTestApsTxGatexSO ~extieee.std_logic_1164.STD_LOGIC 0 86 (_entity (_out ))))
		(_port (_internal LED1xSO ~extieee.std_logic_1164.STD_LOGIC 0 89 (_entity (_out ))))
		(_port (_internal LED2xSO ~extieee.std_logic_1164.STD_LOGIC 0 90 (_entity (_out ))))
		(_port (_internal LED3xSO ~extieee.std_logic_1164.STD_LOGIC 0 91 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 93 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal DebugxSIO ~STD_LOGIC_VECTOR{15~downto~0}~122 0 93 (_entity (_inout ))))
		(_port (_internal AERMonitorREQxABI ~extieee.std_logic_1164.STD_LOGIC 0 96 (_entity (_in ))))
		(_port (_internal AERMonitorACKxSBO ~extieee.std_logic_1164.STD_LOGIC 0 97 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~124 0 98 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_port (_internal AERMonitorAddressxDI ~STD_LOGIC_VECTOR{9~downto~0}~124 0 98 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 115 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~132 0 178 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~134 0 183 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~13 0 193 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~13 0 194 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 201 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~136 0 202 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~138 0 203 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 204 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1312 0 205 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~1318 0 254 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1320 0 267 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 274 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~1324 0 285 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_signal (_internal MonitorTimestampxD ~STD_LOGIC_VECTOR{13~downto~0}~1324 0 285 (_architecture (_uni ))))
		(_signal (_internal ActualTimestampxD ~STD_LOGIC_VECTOR{13~downto~0}~1324 0 286 (_architecture (_uni ))))
		(_signal (_internal TimestampRegWritexE ~extieee.std_logic_1164.STD_LOGIC 0 289 (_architecture (_uni ))))
		(_signal (_internal SyncInxAB ~extieee.std_logic_1164.STD_LOGIC 0 291 (_architecture (_uni ))))
		(_signal (_internal AERREQxSB ~extieee.std_logic_1164.STD_LOGIC 0 293 (_architecture (_uni ))))
		(_signal (_internal AERReqSyncxSBN ~extieee.std_logic_1164.STD_LOGIC 0 293 (_architecture (_uni ))))
		(_signal (_internal AERMonitorACKxSB ~extieee.std_logic_1164.STD_LOGIC 0 295 (_architecture (_uni ))))
		(_signal (_internal UseLongAckxS ~extieee.std_logic_1164.STD_LOGIC 0 296 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1326 0 299 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal AddressTimestampSelectxS ~STD_LOGIC_VECTOR{1~downto~0}~1326 0 299 (_architecture (_uni ))))
		(_signal (_internal IncEventCounterxS ~extieee.std_logic_1164.STD_LOGIC 0 305 (_architecture (_uni ))))
		(_signal (_internal ResetEventCounterxS ~extieee.std_logic_1164.STD_LOGIC 0 306 (_architecture (_uni ))))
		(_signal (_internal ResetEarlyPaketTimerxS ~extieee.std_logic_1164.STD_LOGIC 0 307 (_architecture (_uni ))))
		(_signal (_internal EarlyPaketTimerOverflowxS ~extieee.std_logic_1164.STD_LOGIC 0 308 (_architecture (_uni ))))
		(_signal (_internal SMResetEarlyPaketTimerxS ~extieee.std_logic_1164.STD_LOGIC 0 309 (_architecture (_uni ))))
		(_signal (_internal ECResetEarlyPaketTimerxS ~extieee.std_logic_1164.STD_LOGIC 0 310 (_architecture (_uni ))))
		(_signal (_internal ClockxC ~extieee.std_logic_1164.STD_LOGIC 0 313 (_architecture (_uni )(_event))))
		(_signal (_internal IfClockxC ~extieee.std_logic_1164.STD_LOGIC 0 313 (_architecture (_uni ))))
		(_signal (_internal ResetxRB ~extieee.std_logic_1164.STD_LOGIC 0 314 (_architecture (_uni ))))
		(_signal (_internal ResetxR ~extieee.std_logic_1164.STD_LOGIC 0 314 (_architecture (_uni ))))
		(_signal (_internal RunxS ~extieee.std_logic_1164.STD_LOGIC 0 315 (_architecture (_uni ))))
		(_signal (_internal CounterResetxRB ~extieee.std_logic_1164.STD_LOGIC 0 316 (_architecture (_uni ))))
		(_signal (_internal SynchronizerResetTimestampxSB ~extieee.std_logic_1164.STD_LOGIC 0 317 (_architecture (_uni ))))
		(_signal (_internal CDVSTestChipResetxRB ~extieee.std_logic_1164.STD_LOGIC 0 318 (_internal (_uni ))))
		(_signal (_internal CDVSTestPeriodicChipResetxRB ~extieee.std_logic_1164.STD_LOGIC 0 319 (_architecture (_uni ))))
		(_signal (_internal RxcolGxS ~extieee.std_logic_1164.STD_LOGIC 0 320 (_architecture (_uni ))))
		(_signal (_internal TimestampOverflowxS ~extieee.std_logic_1164.STD_LOGIC 0 323 (_architecture (_uni ))))
		(_signal (_internal AddressMSBxD ~STD_LOGIC_VECTOR{1~downto~0}~1326 0 324 (_architecture (_uni ))))
		(_signal (_internal TimestampMasterxS ~extieee.std_logic_1164.STD_LOGIC 0 325 (_architecture (_uni ))))
		(_signal (_internal FifoTransactionxS ~extieee.std_logic_1164.STD_LOGIC 0 328 (_architecture (_uni ))))
		(_signal (_internal FX2FifoWritexEB ~extieee.std_logic_1164.STD_LOGIC 0 329 (_architecture (_uni ))))
		(_signal (_internal FX2FifoPktEndxSB ~extieee.std_logic_1164.STD_LOGIC 0 330 (_architecture (_uni ))))
		(_signal (_internal SyncOutxSB ~extieee.std_logic_1164.STD_LOGIC 0 331 (_architecture (_uni ))))
		(_signal (_internal HostResetTimestampxS ~extieee.std_logic_1164.STD_LOGIC 0 332 (_architecture (_uni ))))
		(_signal (_internal TriggerxS ~extieee.std_logic_1164.STD_LOGIC 0 334 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~1328 0 336 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_signal (_internal AddressRegOutxD ~STD_LOGIC_VECTOR{9~downto~0}~1328 0 336 (_architecture (_uni ))))
		(_signal (_internal AddressRegWritexE ~extieee.std_logic_1164.STD_LOGIC 0 337 (_architecture (_uni ))))
		(_signal (_internal AddressRegOut8xD ~extieee.std_logic_1164.STD_LOGIC 0 338 (_architecture (_uni ))))
		(_signal (_internal IncxS ~extieee.std_logic_1164.STD_LOGIC 0 341 (_architecture (_uni ))))
		(_signal (_internal ReadADCvaluexE ~extieee.std_logic_1164.STD_LOGIC 0 344 (_architecture (_uni ))))
		(_signal (_internal ADCvalueReadyxS ~extieee.std_logic_1164.STD_LOGIC 0 344 (_architecture (_uni ))))
		(_signal (_internal ADCregInxD ~STD_LOGIC_VECTOR{13~downto~0}~1324 0 345 (_architecture (_uni ))))
		(_signal (_internal ADCregOutxD ~STD_LOGIC_VECTOR{13~downto~0}~1324 0 346 (_architecture (_uni ))))
		(_signal (_internal ADCregWritexE ~extieee.std_logic_1164.STD_LOGIC 0 347 (_architecture (_uni ))))
		(_signal (_internal ADCdataxD ~STD_LOGIC_VECTOR{13~downto~0}~1324 0 348 (_architecture (_uni ))))
		(_signal (_internal SBRet10xE ~extieee.std_logic_1164.STD_LOGIC 0 349 (_architecture (_uni ))))
		(_signal (_internal ADCsmRstxE ~extieee.std_logic_1164.STD_LOGIC 0 351 (_architecture (_uni ))))
		(_signal (_internal ADCclockxC ~extieee.std_logic_1164.STD_LOGIC 0 352 (_architecture (_uni ))))
		(_signal (_internal ADCoexEB ~extieee.std_logic_1164.STD_LOGIC 0 353 (_architecture (_uni ))))
		(_signal (_internal ADCstbyxE ~extieee.std_logic_1164.STD_LOGIC 0 354 (_architecture (_uni ))))
		(_signal (_internal ADCovrxS ~extieee.std_logic_1164.STD_LOGIC 0 355 (_architecture (_uni ))))
		(_signal (_internal CDVSTestSRRowClockxS ~extieee.std_logic_1164.STD_LOGIC 0 356 (_architecture (_uni ))))
		(_signal (_internal CDVSTestSRRowInxS ~extieee.std_logic_1164.STD_LOGIC 0 356 (_architecture (_uni ))))
		(_signal (_internal CDVSTestSRColClockxS ~extieee.std_logic_1164.STD_LOGIC 0 357 (_architecture (_uni ))))
		(_signal (_internal CDVSTestSRColInxS ~extieee.std_logic_1164.STD_LOGIC 0 357 (_architecture (_uni ))))
		(_signal (_internal CDVSTestColMode0xS ~extieee.std_logic_1164.STD_LOGIC 0 358 (_architecture (_uni ))))
		(_signal (_internal CDVSTestColMode1xS ~extieee.std_logic_1164.STD_LOGIC 0 358 (_architecture (_uni ))))
		(_signal (_internal CDVSTestApsTxGatexS ~extieee.std_logic_1164.STD_LOGIC 0 359 (_architecture (_uni ))))
		(_signal (_internal ExtTriggerxE ~extieee.std_logic_1164.STD_LOGIC 0 360 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{95~downto~0}~13 0 362 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 95)(i 0))))))
		(_signal (_internal SRDataOutxD ~STD_LOGIC_VECTOR{95~downto~0}~13 0 362 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1330 0 364 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal ExposurexD ~STD_LOGIC_VECTOR{15~downto~0}~1330 0 364 (_architecture (_uni ))))
		(_signal (_internal ColSettlexD ~STD_LOGIC_VECTOR{15~downto~0}~1330 0 364 (_architecture (_uni ))))
		(_signal (_internal RowSettlexD ~STD_LOGIC_VECTOR{15~downto~0}~1330 0 364 (_architecture (_uni ))))
		(_signal (_internal ResSettlexD ~STD_LOGIC_VECTOR{15~downto~0}~1330 0 364 (_architecture (_uni ))))
		(_signal (_internal FramePeriodxD ~STD_LOGIC_VECTOR{15~downto~0}~1330 0 365 (_architecture (_uni ))))
		(_signal (_internal TestPixelxE ~extieee.std_logic_1164.STD_LOGIC 0 366 (_architecture (_uni ))))
		(_signal (_internal SRoutxD ~extieee.std_logic_1164.STD_LOGIC 0 368 (_architecture (_uni ))))
		(_signal (_internal SRinxD ~extieee.std_logic_1164.STD_LOGIC 0 368 (_architecture (_uni ))))
		(_signal (_internal SRLatchxE ~extieee.std_logic_1164.STD_LOGIC 0 368 (_architecture (_uni ))))
		(_signal (_internal SRClockxC ~extieee.std_logic_1164.STD_LOGIC 0 368 (_architecture (_uni ))))
		(_signal (_internal RunADCxS ~extieee.std_logic_1164.STD_LOGIC 0 369 (_architecture (_uni ))))
		(_signal (_internal ADCStateOutputLEDxS ~extieee.std_logic_1164.STD_LOGIC 0 371 (_architecture (_uni ))))
		(_signal (_internal LockxS ~extieee.std_logic_1164.STD_LOGIC 0 374 (_architecture (_uni ))))
		(_signal (_internal FifoDataInxD ~STD_LOGIC_VECTOR{15~downto~0}~1330 0 377 (_architecture (_uni ))))
		(_signal (_internal FifoDataOutxD ~STD_LOGIC_VECTOR{15~downto~0}~1330 0 377 (_architecture (_uni ))))
		(_signal (_internal FifoWritexE ~extieee.std_logic_1164.STD_LOGIC 0 378 (_architecture (_uni ))))
		(_signal (_internal FifoReadxE ~extieee.std_logic_1164.STD_LOGIC 0 378 (_architecture (_uni ))))
		(_signal (_internal FifoEmptyxS ~extieee.std_logic_1164.STD_LOGIC 0 379 (_architecture (_uni ))))
		(_signal (_internal FifoAlmostEmptyxS ~extieee.std_logic_1164.STD_LOGIC 0 379 (_architecture (_uni ))))
		(_signal (_internal FifoFullxS ~extieee.std_logic_1164.STD_LOGIC 0 379 (_architecture (_uni ))))
		(_signal (_internal FifoAlmostFullxS ~extieee.std_logic_1164.STD_LOGIC 0 379 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1332 0 382 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal selectADC ~STD_LOGIC_VECTOR{1~downto~0}~1332 0 382 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1334 0 383 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal selectaddress ~STD_LOGIC_VECTOR{1~downto~0}~1334 0 383 (_architecture (_string \"01"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1336 0 384 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal selecttimestamp ~STD_LOGIC_VECTOR{1~downto~0}~1336 0 384 (_architecture (_string \"00"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1338 0 385 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal selecttrigger ~STD_LOGIC_VECTOR{1~downto~0}~1338 0 385 (_architecture (_string \"10"\))))
		(_process
			(line__388(_architecture 0 0 388 (_assignment (_simple)(_alias((IfClockxC)(IfClockxCI)))(_target(60))(_sensitivity(6)))))
			(line__389(_architecture 1 0 389 (_assignment (_simple)(_alias((ADCclockxCO)(ADCclockxC)))(_target(21))(_sensitivity(90)))))
			(line__402(_architecture 2 0 402 (_assignment (_simple)(_alias((CDVSTestBiasDiagSelxSO)(PA0xSIO)))(_target(34))(_sensitivity(14)))))
			(line__405(_architecture 3 0 405 (_assignment (_simple)(_alias((ResetxRB)(ResetxRBI)))(_target(61))(_sensitivity(7)))))
			(line__406(_architecture 4 0 406 (_assignment (_simple)(_target(62))(_sensitivity(7)))))
			(line__407(_architecture 5 0 407 (_assignment (_simple)(_alias((CounterResetxRB)(SynchronizerResetTimestampxSB)))(_target(64))(_sensitivity(65)))))
			(line__409(_architecture 6 0 409 (_assignment (_simple)(_alias((FX2FifoReadxEBO)(_string \"1"\)))(_target(3)))))
			(line__411(_architecture 7 0 411 (_assignment (_simple)(_alias((SyncInxAB)(Sync1xABI)))(_target(47))(_sensitivity(8)))))
			(line__424(_architecture 8 0 424 (_assignment (_simple)(_alias((ExposurexD)(SRDataOutxD(d_15_0))))(_target(103))(_sensitivity(102(d_15_0))))))
			(line__425(_architecture 9 0 425 (_assignment (_simple)(_alias((ColSettlexD)(SRDataOutxD(d_31_16))))(_target(104))(_sensitivity(102(d_31_16))))))
			(line__426(_architecture 10 0 426 (_assignment (_simple)(_alias((RowSettlexD)(SRDataOutxD(d_47_32))))(_target(105))(_sensitivity(102(d_47_32))))))
			(line__427(_architecture 11 0 427 (_assignment (_simple)(_alias((ResSettlexD)(SRDataOutxD(d_63_48))))(_target(106))(_sensitivity(102(d_63_48))))))
			(line__428(_architecture 12 0 428 (_assignment (_simple)(_alias((FramePeriodxD)(SRDataOutxD(d_79_64))))(_target(107))(_sensitivity(102(d_79_64))))))
			(line__429(_architecture 13 0 429 (_assignment (_simple)(_alias((TestPixelxE)(SRDataOutxD(94))))(_target(108))(_sensitivity(102(94))))))
			(line__430(_architecture 14 0 430 (_assignment (_simple)(_alias((SBRet10xE)(SRDataOutxD(95))))(_target(88))(_sensitivity(102(95))))))
			(line__447(_architecture 15 0 447 (_assignment (_simple)(_alias((FX2FifoDataxDIO)(FifoDataOutxD)))(_target(0))(_sensitivity(117)))))
			(line__479(_architecture 16 0 479 (_assignment (_simple)(_alias((ADCregInxD)(ADCdataxD)))(_target(84))(_sensitivity(87)))))
			(line__517(_architecture 17 0 517 (_assignment (_simple)(_alias((TimestampMasterxS)(_string \"1"\)))(_target(71)))))
			(line__587(_architecture 18 0 587 (_assignment (_simple)(_alias((ADCovrxS)(ADCovrxSI)))(_target(93))(_sensitivity(25)))))
			(line__588(_architecture 19 0 588 (_assignment (_simple)(_target(89))(_sensitivity(61)(63)))))
			(line__607(_architecture 20 0 607 (_assignment (_simple)(_alias((SynchOutxSBO)(SyncOutxSB)))(_target(9))(_sensitivity(75)))))
			(line__608(_architecture 21 0 608 (_assignment (_simple)(_alias((FX2FifoPktEndxSBO)(FX2FifoPktEndxSB)))(_target(4))(_sensitivity(74)))))
			(line__609(_architecture 22 0 609 (_assignment (_simple)(_alias((FX2FifoWritexEBO)(FX2FifoWritexEB)))(_target(2))(_sensitivity(73)))))
			(line__610(_architecture 23 0 610 (_assignment (_simple)(_alias((AERMonitorACKxSBO)(AERMonitorACKxSB)))(_target(42))(_sensitivity(50)))))
			(line__613(_architecture 24 0 613 (_assignment (_simple)(_target(55))(_sensitivity(57)(58)))))
			(line__617(_architecture 25 0 617 (_assignment (_simple)(_target(80))(_sensitivity(78(9))(78(8))))))
			(line__624(_architecture 26 0 624 (_assignment (_simple)(_target(116))(_sensitivity(44)(52)(70)(78(d_7_0))(78(9))(80)(85)))))
			(line__631(_architecture 27 0 631 (_assignment (_simple)(_alias((LED1xSO)(CDVSTestChipResetxRB)))(_target(37))(_sensitivity(19)))))
			(line__632(_architecture 28 0 632 (_assignment (_simple)(_alias((LED2xSO)(RunxS)))(_target(38))(_sensitivity(63)))))
			(line__633(_architecture 29 0 633 (_assignment (_simple)(_alias((LED3xSO)(ADCStateOutputLEDxS)))(_target(39))(_sensitivity(114)))))
			(line__636(_architecture 30 0 636 (_assignment (_simple)(_alias((CDVSTestChipResetxRBO)(CDVSTestChipResetxRB)))(_target(31))(_sensitivity(19)))))
			(line__642(_architecture 31 0 642 (_assignment (_simple)(_target(30))(_sensitivity(18)))))
			(line__644(_architecture 32 0 644 (_assignment (_simple)(_alias((HostResetTimestampxS)(PA7xSIO)))(_target(76))(_sensitivity(17)))))
			(line__645(_architecture 33 0 645 (_assignment (_simple)(_alias((RunxS)(PA3xSIO)))(_target(63))(_sensitivity(16)))))
			(line__646(_architecture 34 0 646 (_assignment (_simple)(_alias((ExtTriggerxE)(PA1xSIO)))(_target(101))(_sensitivity(15)))))
			(line__648(_architecture 35 0 648 (_assignment (_simple)(_alias((RunADCxS)(PC0xSIO)))(_target(113))(_sensitivity(10)))))
			(line__649(_architecture 36 0 649 (_assignment (_simple)(_alias((SRClockxC)(PC1xSIO)))(_target(112))(_sensitivity(11)))))
			(line__650(_architecture 37 0 650 (_assignment (_simple)(_alias((SRLatchxE)(PC2xSIO)))(_target(111))(_sensitivity(12)))))
			(line__651(_architecture 38 0 651 (_assignment (_simple)(_alias((SRinxD)(PC3xSIO)))(_target(110))(_sensitivity(13)))))
			(line__653(_architecture 39 0 653 (_assignment (_simple)(_alias((CDVSTestSRColClockxSO)(CDVSTestSRColClockxS)))(_target(27))(_sensitivity(96)))))
			(line__654(_architecture 40 0 654 (_assignment (_simple)(_alias((CDVSTestSRRowClockxSO)(CDVSTestSRRowClockxS)))(_target(26))(_sensitivity(94)))))
			(line__655(_architecture 41 0 655 (_assignment (_simple)(_alias((CDVSTestSRColInxSO)(CDVSTestSRColInxS)))(_target(29))(_sensitivity(97)))))
			(line__656(_architecture 42 0 656 (_assignment (_simple)(_alias((CDVSTestSRRowInxSO)(CDVSTestSRRowInxS)))(_target(28))(_sensitivity(95)))))
			(line__658(_architecture 43 0 658 (_assignment (_simple)(_alias((CDVSTestColMode0xSO)(CDVSTestColMode0xS)))(_target(32))(_sensitivity(98)))))
			(line__659(_architecture 44 0 659 (_assignment (_simple)(_alias((CDVSTestColMode1xSO)(CDVSTestColMode1xS)))(_target(33))(_sensitivity(99)))))
			(line__661(_architecture 45 0 661 (_assignment (_simple)(_alias((CDVSTestApsTxGatexSO)(CDVSTestApsTxGatexS)))(_target(36))(_sensitivity(100)))))
			(line__663(_architecture 46 0 663 (_assignment (_simple)(_alias((ADCstbyxEO)(ADCstbyxE)))(_target(24))(_sensitivity(92)))))
			(line__664(_architecture 47 0 664 (_assignment (_simple)(_alias((ADCoexEBO)(ADCoexEB)))(_target(23))(_sensitivity(91)))))
			(line__667(_architecture 48 0 667 (_assignment (_simple)(_alias((RxcolGxS)(_string \"0"\)))(_target(68)))))
			(line__668(_architecture 49 0 668 (_assignment (_simple)(_alias((UseLongAckxS)(_string \"0"\)))(_target(51)))))
			(line__674(_architecture 50 0 674 (_assignment (_simple)(_alias((DebugxSIO(0))(ADCStateOutputLEDxS)))(_target(40(0)))(_sensitivity(114)))))
			(synchronizer(_architecture 51 0 680 (_process (_target(48)(49))(_sensitivity(59)(49)(41))(_dssslsensitivity 1))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
	)
	(_static
		(514 )
		(33686274 33686018 33686018 514 )
	)
	(_model . Structural 55 -1
	)
)
I 000051 55 1674          1372764915804 Behavioral
(_unit VHDL (adcvalueready 0 25 (behavioral 0 36 ))
	(_version v63)
	(_time 1372764915805 2013.07.02 13:35:15)
	(_source (\./../../sourcecode/ADCvalueReady.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 6362346364343474616d723961)
	(_entity
		(_time 1372368070373)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in )(_event))))
		(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in ))))
		(_port (_internal RegisterWritexEI ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal ReadValuexEI ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal ValueReadyxSO ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
		(_type (_internal state 0 37 (_enum1 stidle stadcvalueready stread stadcvalueready2 (_to (i 0)(i 3)))))
		(_signal (_internal StatexDP state 0 40 (_architecture (_uni ))))
		(_signal (_internal StatexDN state 0 40 (_architecture (_uni ))))
		(_process
			(p_memless(_architecture 0 0 44 (_process (_simple)(_target(4)(6))(_sensitivity(2)(3)(5)))))
			(p_memoryzing(_architecture 1 0 78 (_process (_target(5))(_sensitivity(0)(1)(6))(_dssslsensitivity 2))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Behavioral 2 -1
	)
)
I 000051 55 2661          1372764915860 Behavioral
(_unit VHDL (cdvsresetstatemachine 0 25 (behavioral 0 37 ))
	(_version v63)
	(_time 1372764915861 2013.07.02 13:35:15)
	(_source (\./../../sourcecode/cDVSResetStateMachine.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 9293c79d94c4c085979380c8c6)
	(_entity
		(_time 1372368070692)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in )(_event))))
		(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in ))))
		(_port (_internal AERackxSBI ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal RxcolGxSI ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal cDVSresetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal CDVSresetxRBO ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ))))
		(_type (_internal state 0 38 (_enum1 stidle stevent stresetcdvs (_to (i 0)(i 2)))))
		(_signal (_internal StatexDP state 0 42 (_architecture (_uni ))))
		(_signal (_internal StatexDN state 0 42 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{18~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 18)(i 0))))))
		(_signal (_internal CountxDP ~STD_LOGIC_VECTOR{18~downto~0}~13 0 45 (_architecture (_uni ))))
		(_signal (_internal CountxDN ~STD_LOGIC_VECTOR{18~downto~0}~13 0 45 (_architecture (_uni ))))
		(_constant (_internal waitTime ~extSTD.STANDARD.INTEGER 0 47 (_architecture ((i 30)))))
		(_constant (_internal idleTime ~extSTD.STANDARD.INTEGER 0 48 (_architecture ((i 200000)))))
		(_process
			(p_memless(_architecture 0 0 53 (_process (_simple)(_target(5)(7)(9))(_sensitivity(2)(4)(6)(8)))))
			(p_memoryzing(_architecture 1 0 105 (_process (_target(6)(8))(_sensitivity(0)(1)(7)(9))(_dssslsensitivity 2))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_static
		(33686018 33686018 33686018 33686018 131586 )
		(33686018 33686018 33686018 33686018 131586 )
		(33686018 33686018 33686018 33686018 131586 )
		(33686018 33686018 33686018 33686018 131586 )
	)
	(_model . Behavioral 2 -1
	)
)
I 000051 55 2362          1372764915923 Behavioral
(_unit VHDL (shiftregister 0 30 (behavioral 0 42 ))
	(_version v63)
	(_time 1372764915924 2013.07.02 13:35:15)
	(_source (\./../../sourcecode/shiftRegister.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code d0d08582d8878dc6d5d2c48b83)
	(_entity
		(_time 1372368071005)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_generic (_internal width ~extSTD.STANDARD.NATURAL 0 32 \32\ (_entity ((i 32)))))
		(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in )(_event))))
		(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal LatchxEI ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in )(_event))))
		(_port (_internal DxDI ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ))))
		(_port (_internal QxDO ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{width-1~downto~0}~12 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal DataOutxDO ~STD_LOGIC_VECTOR{width-1~downto~0}~12 0 39 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{width-1~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_signal (_internal StatexD ~STD_LOGIC_VECTOR{width-1~downto~0}~13 0 45 (_architecture (_uni ))))
		(_process
			(p_latch(_architecture 0 0 50 (_process (_target(5))(_sensitivity(1)(2)(6))(_dssslsensitivity 2))))
			(line__60(_architecture 1 0 60 (_assignment (_simple)(_target(4))(_sensitivity(6(_index 5)))(_read(6(_index 6))))))
			(p_memorizing(_architecture 2 0 63 (_process (_simple)(_target(6(0))(6(_range 7))(6))(_sensitivity(0)(1))(_read(3)(6(_range 8))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . Behavioral 9 -1
	)
)
I 000052 55 11668         1372764915986 Behavioural
(_unit VHDL (adcstatemachine_tb 0 20 (behavioural 0 23 ))
	(_version v63)
	(_time 1372764915987 2013.07.02 13:35:15)
	(_source (\./../../ADCStateMachine_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 1e101f194f49490915110a444e)
	(_entity
		(_time 1372368071331)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(ADCStateMachine
			(_object
				(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
				(_port (_internal ADCclockxCO ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_out ))))
				(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
				(_port (_internal ADCwordxDI ~STD_LOGIC_VECTOR{9~downto~0}~13 0 30 (_entity (_in ))))
				(_port (_internal ADCoutxDO ~STD_LOGIC_VECTOR{13~downto~0}~13 0 31 (_entity (_out ))))
				(_port (_internal ADCstbyxEO ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
				(_port (_internal ADCoexEBO ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ))))
				(_port (_internal ADCovrxSI ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
				(_port (_internal RegisterWritexEO ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
				(_port (_internal SRLatchxEI ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
				(_port (_internal RunADCxSI ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ))))
				(_port (_internal ExposurexDI ~STD_LOGIC_VECTOR{15~downto~0}~13 0 38 (_entity (_in ))))
				(_port (_internal ColSettlexDI ~STD_LOGIC_VECTOR{15~downto~0}~132 0 39 (_entity (_in ))))
				(_port (_internal RowSettlexDI ~STD_LOGIC_VECTOR{15~downto~0}~134 0 40 (_entity (_in ))))
				(_port (_internal ResSettlexDI ~STD_LOGIC_VECTOR{15~downto~0}~136 0 41 (_entity (_in ))))
				(_port (_internal FramePeriodxDI ~STD_LOGIC_VECTOR{15~downto~0}~138 0 42 (_entity (_in ))))
				(_port (_internal SBRet10xEI ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ))))
				(_port (_internal TestPixelxEI ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_in ))))
				(_port (_internal ExtTriggerxEI ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_in ))))
				(_port (_internal CDVSTestSRRowInxSO ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_out ))))
				(_port (_internal CDVSTestSRRowClockxSO ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_out ))))
				(_port (_internal CDVSTestSRColInxSO ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_out ))))
				(_port (_internal CDVSTestSRColClockxSO ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_out ))))
				(_port (_internal CDVSTestColMode0xSO ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_out ))))
				(_port (_internal CDVSTestColMode1xSO ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_out ))))
				(_port (_internal CDVSTestApsTxGatexSO ~extieee.std_logic_1164.STD_LOGIC 0 52 (_entity (_out ))))
				(_port (_internal ADCStateOutputLEDxSO ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_out ))))
			)
		)
	)
	(_instantiation ADCStateMachine_1 0 120 (_component ADCStateMachine )
		(_port
			((ClockxCI)(IfClockxC))
			((ADCclockxCO)(ADCclockxC))
			((ResetxRBI)(ResetxRB))
			((ADCwordxDI)(ADCwordxD))
			((ADCoutxDO)(ADCdataxD))
			((ADCstbyxEO)(ADCstbyxE))
			((ADCoexEBO)(ADCoexEB))
			((ADCovrxSI)(ADCovrxS))
			((RegisterWritexEO)(RegisterWritexE))
			((SRLatchxEI)(SRLatchxE))
			((RunADCxSI)(RunADCxS))
			((ExposurexDI)(ExposurexD))
			((ColSettlexDI)(ColSettlexD))
			((RowSettlexDI)(RowSettlexD))
			((ResSettlexDI)(ResSettlexD))
			((FramePeriodxDI)(FramePeriodxD))
			((SBRet10xEI)(SBRet10xE))
			((TestPixelxEI)(TestpixelxE))
			((ExtTriggerxEI)(ExtTriggerxE))
			((CDVSTestSRRowInxSO)(CDVSTestSRRowInxS))
			((CDVSTestSRRowClockxSO)(CDVSTestSRRowClockxS))
			((CDVSTestSRColInxSO)(CDVSTestSRColInxS))
			((CDVSTestSRColClockxSO)(CDVSTestSRColClockxS))
			((CDVSTestColMode0xSO)(CDVSTestColMode0xS))
			((CDVSTestColMode1xSO)(CDVSTestColMode1xS))
			((CDVSTestApsTxGatexSO)(CDVSTestApsTxGatexS))
			((ADCStateOutputLEDxSO)(ADCStateOutputLEDxS))
		)
		(_use (_entity . ADCStateMachine)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~13 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~13 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~132 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~134 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~136 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~138 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal IfClockxC ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ))))
		(_signal (_internal ADCclockxC ~extieee.std_logic_1164.STD_LOGIC 0 57 (_architecture (_uni ))))
		(_signal (_internal ResetxRB ~extieee.std_logic_1164.STD_LOGIC 0 58 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_signal (_internal ADCwordxD ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 59 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~1312 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_signal (_internal ADCdataxD ~STD_LOGIC_VECTOR{13~downto~0}~1312 0 60 (_architecture (_uni ))))
		(_signal (_internal ADCoexEB ~extieee.std_logic_1164.STD_LOGIC 0 61 (_architecture (_uni ))))
		(_signal (_internal ADCstbyxE ~extieee.std_logic_1164.STD_LOGIC 0 62 (_architecture (_uni ))))
		(_signal (_internal ADCovrxS ~extieee.std_logic_1164.STD_LOGIC 0 63 (_architecture (_uni ))))
		(_signal (_internal RegisterWritexE ~extieee.std_logic_1164.STD_LOGIC 0 64 (_architecture (_uni ))))
		(_signal (_internal SRLatchxE ~extieee.std_logic_1164.STD_LOGIC 0 65 (_architecture (_uni ))))
		(_signal (_internal RunADCxS ~extieee.std_logic_1164.STD_LOGIC 0 66 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 67 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal ExposurexD ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 67 (_architecture (_uni ))))
		(_signal (_internal ColSettlexD ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 68 (_architecture (_uni ))))
		(_signal (_internal RowSettlexD ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 69 (_architecture (_uni ))))
		(_signal (_internal ResSettlexD ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 70 (_architecture (_uni ))))
		(_signal (_internal FramePeriodxD ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 71 (_architecture (_uni ))))
		(_signal (_internal TestPixelxE ~extieee.std_logic_1164.STD_LOGIC 0 72 (_architecture (_uni ))))
		(_signal (_internal SBRet10xE ~extieee.std_logic_1164.STD_LOGIC 0 73 (_architecture (_uni ))))
		(_signal (_internal ExtTriggerxE ~extieee.std_logic_1164.STD_LOGIC 0 74 (_architecture (_uni ))))
		(_signal (_internal CDVSTestSRRowInxS ~extieee.std_logic_1164.STD_LOGIC 0 75 (_architecture (_uni ))))
		(_signal (_internal CDVSTestSRRowClockxS ~extieee.std_logic_1164.STD_LOGIC 0 76 (_architecture (_uni ))))
		(_signal (_internal CDVSTestSRColInxS ~extieee.std_logic_1164.STD_LOGIC 0 77 (_architecture (_uni ))))
		(_signal (_internal CDVSTestSRColClockxS ~extieee.std_logic_1164.STD_LOGIC 0 78 (_architecture (_uni ))))
		(_signal (_internal CDVSTestColMode0xS ~extieee.std_logic_1164.STD_LOGIC 0 79 (_architecture (_uni ))))
		(_signal (_internal CDVSTestColMode1xS ~extieee.std_logic_1164.STD_LOGIC 0 80 (_architecture (_uni ))))
		(_signal (_internal CDVSTestApsTxGatexS ~extieee.std_logic_1164.STD_LOGIC 0 81 (_architecture (_uni ))))
		(_signal (_internal ADCStateOutputLEDxS ~extieee.std_logic_1164.STD_LOGIC 0 82 (_architecture (_uni ))))
		(_constant (_internal Tpw_clk ~extSTD.STANDARD.TIME 0 84 (_architecture ((ns 4634391661857464543)))))
		(_process
			(clock_gen(_architecture 0 0 88 (_process (_wait_for)(_target(0)))))
			(line__94(_architecture 1 0 94 (_assignment (_simple)(_alias((ADCclockxC)(_string \"0"\)))(_target(1)))))
			(line__95(_architecture 2 0 95 (_assignment (_simple)(_target(2)))))
			(line__96(_architecture 3 0 96 (_assignment (_simple)(_target(3)))))
			(line__97(_architecture 4 0 97 (_assignment (_simple)(_target(4)))))
			(line__98(_architecture 5 0 98 (_assignment (_simple)(_alias((ADCoexEB)(_string \"0"\)))(_target(5)))))
			(line__99(_architecture 6 0 99 (_assignment (_simple)(_alias((ADCstbyxE)(_string \"0"\)))(_target(6)))))
			(line__100(_architecture 7 0 100 (_assignment (_simple)(_alias((RegisterWritexE)(_string \"0"\)))(_target(8)))))
			(line__101(_architecture 8 0 101 (_assignment (_simple)(_target(9)))))
			(line__102(_architecture 9 0 102 (_assignment (_simple)(_target(10)))))
			(line__103(_architecture 10 0 103 (_assignment (_simple)(_target(11)))))
			(line__104(_architecture 11 0 104 (_assignment (_simple)(_target(12)))))
			(line__105(_architecture 12 0 105 (_assignment (_simple)(_target(13)))))
			(line__106(_architecture 13 0 106 (_assignment (_simple)(_target(14)))))
			(line__107(_architecture 14 0 107 (_assignment (_simple)(_target(15)))))
			(line__108(_architecture 15 0 108 (_assignment (_simple)(_alias((TestPixelxE)(_string \"0"\)))(_target(16)))))
			(line__109(_architecture 16 0 109 (_assignment (_simple)(_alias((SBRet10xE)(_string \"0"\)))(_target(17)))))
			(line__110(_architecture 17 0 110 (_assignment (_simple)(_alias((ExtTriggerxE)(_string \"0"\)))(_target(18)))))
			(line__111(_architecture 18 0 111 (_assignment (_simple)(_alias((CDVSTestSRRowInxS)(_string \"0"\)))(_target(19)))))
			(line__112(_architecture 19 0 112 (_assignment (_simple)(_alias((CDVSTestSRRowClockxS)(_string \"0"\)))(_target(20)))))
			(line__113(_architecture 20 0 113 (_assignment (_simple)(_alias((CDVSTestSRColInxS)(_string \"0"\)))(_target(21)))))
			(line__114(_architecture 21 0 114 (_assignment (_simple)(_alias((CDVSTestSRColClockxS)(_string \"0"\)))(_target(22)))))
			(line__115(_architecture 22 0 115 (_assignment (_simple)(_alias((CDVSTestColMode0xS)(_string \"0"\)))(_target(23)))))
			(line__116(_architecture 23 0 116 (_assignment (_simple)(_alias((CDVSTestColMode1xS)(_string \"0"\)))(_target(24)))))
			(line__117(_architecture 24 0 117 (_assignment (_simple)(_alias((CDVSTestApsTxGatexS)(_string \"0"\)))(_target(25)))))
			(line__118(_architecture 25 0 118 (_assignment (_simple)(_alias((ADCStateOutputLEDxS)(_string \"0"\)))(_target(26)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
	(_static
		(33686274 50463491 771 )
		(67372036 67372036 67372036 1028 )
		(33686018 33686018 33686018 33686274 )
		(33686018 33686018 33686018 33751554 )
		(33686018 33686018 33686018 33686019 )
	)
	(_model . Behavioural 26 -1
	)
)
I 000051 55 13474         1372764916185 Behavioral
(_unit VHDL (adcstatemachine 0 25 (behavioral 0 57 ))
	(_version v63)
	(_time 1372764916194 2013.07.02 13:35:16)
	(_source (\./../../sourcecode/ADCStateMachine.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code e9e7e8bae4bebefeeaefbfedf8b2bc)
	(_entity
		(_time 1372368071665)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in ))))
		(_port (_internal ADCclockxCO ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_out ))))
		(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_port (_internal ADCwordxDI ~STD_LOGIC_VECTOR{9~downto~0}~12 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_port (_internal ADCoutxDO ~STD_LOGIC_VECTOR{13~downto~0}~12 0 32 (_entity (_out ))))
		(_port (_internal ADCstbyxEO ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ))))
		(_port (_internal ADCoexEBO ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ))))
		(_port (_internal ADCovrxSI ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal RegisterWritexEO ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
		(_port (_internal SRLatchxEI ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ))))
		(_port (_internal RunADCxSI ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal ExposurexDI ~STD_LOGIC_VECTOR{15~downto~0}~12 0 39 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal ColSettlexDI ~STD_LOGIC_VECTOR{15~downto~0}~122 0 40 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~124 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal RowSettlexDI ~STD_LOGIC_VECTOR{15~downto~0}~124 0 41 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~126 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal ResSettlexDI ~STD_LOGIC_VECTOR{15~downto~0}~126 0 42 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~128 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal FramePeriodxDI ~STD_LOGIC_VECTOR{15~downto~0}~128 0 43 (_entity (_in ))))
		(_port (_internal SBRet10xEI ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_in ))))
		(_port (_internal TestPixelxEI ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_in ))))
		(_port (_internal ExtTriggerxEI ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_in ))))
		(_port (_internal CDVSTestSRRowInxSO ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_out ))))
		(_port (_internal CDVSTestSRRowClockxSO ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_out ))))
		(_port (_internal CDVSTestSRColInxSO ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_out ))))
		(_port (_internal CDVSTestSRColClockxSO ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_out ))))
		(_port (_internal CDVSTestColMode0xSO ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_out ))))
		(_port (_internal CDVSTestColMode1xSO ~extieee.std_logic_1164.STD_LOGIC 0 52 (_entity (_out ))))
		(_port (_internal CDVSTestApsTxGatexSO ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_out ))))
		(_port (_internal ADCStateOutputLEDxSO ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_out ))))
		(_type (_internal ColState 0 58 (_enum1 stidle streset streleasereset streadreset stcountreset stnextreset stintegrate ststopintegrate streadsignal stcountsignal stnextsignal stwaitframe stresett stinitat streadresett stinitbt streadsignalt stwaitt (_to (i 0)(i 17)))))
		(_type (_internal RowState 0 59 (_enum1 stidle stfeedrow stinit stread stwrite strowdone stcolumndone stcolsettle (_to (i 0)(i 7)))))
		(_signal (_internal ResetxRB ~extieee.std_logic_1164.STD_LOGIC 0 61 (_architecture (_uni ))))
		(_signal (_internal StateColxDP ColState 0 64 (_architecture (_uni ))))
		(_signal (_internal StateColxDN ColState 0 64 (_architecture (_uni ))))
		(_signal (_internal StateRowxDP RowState 0 65 (_architecture (_uni ))))
		(_signal (_internal StateRowxDN RowState 0 65 (_architecture (_uni ))))
		(_signal (_internal ADCwordWritexE ~extieee.std_logic_1164.STD_LOGIC 0 66 (_architecture (_uni ))))
		(_signal (_internal ClockxC ~extieee.std_logic_1164.STD_LOGIC 0 67 (_architecture (_uni )(_event))))
		(_signal (_internal StateClockxC ~extieee.std_logic_1164.STD_LOGIC 0 68 (_architecture (_uni )(_event))))
		(_signal (_internal CDVSTestSRRowInxS ~extieee.std_logic_1164.STD_LOGIC 0 71 (_architecture (_uni ))))
		(_signal (_internal CDVSTestSRRowClockxS ~extieee.std_logic_1164.STD_LOGIC 0 71 (_architecture (_uni ))))
		(_signal (_internal CDVSTestSRColInxS ~extieee.std_logic_1164.STD_LOGIC 0 71 (_architecture (_uni ))))
		(_signal (_internal CDVSTestSRColClockxS ~extieee.std_logic_1164.STD_LOGIC 0 71 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 76 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal ADCoutMSBxS ~STD_LOGIC_VECTOR{3~downto~0}~13 0 76 (_architecture (_uni ))))
		(_signal (_internal StartPixelxS ~extieee.std_logic_1164.STD_LOGIC 0 77 (_internal (_uni ))))
		(_signal (_internal StartColxSN ~extieee.std_logic_1164.STD_LOGIC 0 78 (_architecture (_uni ))))
		(_signal (_internal StartColxSP ~extieee.std_logic_1164.STD_LOGIC 0 78 (_architecture (_uni ))))
		(_signal (_internal StartRowxSN ~extieee.std_logic_1164.STD_LOGIC 0 79 (_architecture (_uni ))))
		(_signal (_internal StartRowxSP ~extieee.std_logic_1164.STD_LOGIC 0 79 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{32~downto~0}~13 0 82 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 32)(i 0))))))
		(_signal (_internal DividerColxDP ~STD_LOGIC_VECTOR{32~downto~0}~13 0 82 (_architecture (_uni ))))
		(_signal (_internal DividerColxDN ~STD_LOGIC_VECTOR{32~downto~0}~13 0 82 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{16~downto~0}~13 0 83 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 16)(i 0))))))
		(_signal (_internal DividerRowxDP ~STD_LOGIC_VECTOR{16~downto~0}~13 0 83 (_architecture (_uni ))))
		(_signal (_internal DividerRowxDN ~STD_LOGIC_VECTOR{16~downto~0}~13 0 83 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{25~downto~0}~13 0 84 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 25)(i 0))))))
		(_signal (_internal ExposureTxD ~STD_LOGIC_VECTOR{25~downto~0}~13 0 84 (_architecture (_uni ))))
		(_signal (_internal FramePeriodxD ~STD_LOGIC_VECTOR{25~downto~0}~13 0 85 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 87 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal CountRowxDN ~STD_LOGIC_VECTOR{7~downto~0}~13 0 87 (_architecture (_uni ))))
		(_signal (_internal CountRowxDP ~STD_LOGIC_VECTOR{7~downto~0}~13 0 87 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~13 0 88 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_signal (_internal CountColxDN ~STD_LOGIC_VECTOR{17~downto~0}~13 0 88 (_architecture (_uni ))))
		(_signal (_internal CountColxDP ~STD_LOGIC_VECTOR{17~downto~0}~13 0 88 (_architecture (_uni ))))
		(_signal (_internal DoReadxS ~extieee.std_logic_1164.STD_LOGIC 0 89 (_architecture (_uni ))))
		(_signal (_internal ReadDonexS ~extieee.std_logic_1164.STD_LOGIC 0 89 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 90 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal ReadCyclexS ~STD_LOGIC_VECTOR{1~downto~0}~13 0 90 (_architecture (_uni ))))
		(_signal (_internal ColModexD ~STD_LOGIC_VECTOR{1~downto~0}~13 0 91 (_architecture (_uni ))))
		(_signal (_internal TxGatexE ~extieee.std_logic_1164.STD_LOGIC 0 92 (_architecture (_uni ))))
		(_constant (_internal SizeX ~extSTD.STANDARD.INTEGER 0 96 (_architecture ((i 240)))))
		(_constant (_internal SizeY ~extSTD.STANDARD.INTEGER 0 97 (_architecture ((i 180)))))
		(_process
			(line__101(_architecture 0 0 101 (_assignment (_simple)(_target(27))(_sensitivity(2)(18)))))
			(line__103(_architecture 1 0 103 (_assignment (_simple)(_alias((ClockxC)(ClockxCI)))(_target(33))(_sensitivity(0)))))
			(line__104(_architecture 2 0 104 (_assignment (_simple)(_alias((StateClockxC)(ClockxC)))(_target(34))(_sensitivity(33)))))
			(line__105(_architecture 3 0 105 (_assignment (_simple)(_target(1))(_sensitivity(33)))))
			(line__107(_architecture 4 0 107 (_assignment (_simple)(_alias((CDVSTestSRRowInxSO)(CDVSTestSRRowInxS)))(_target(19))(_sensitivity(35)))))
			(line__108(_architecture 5 0 108 (_assignment (_simple)(_alias((CDVSTestSRColInxSO)(CDVSTestSRColInxS)))(_target(21))(_sensitivity(37)))))
			(line__111(_architecture 6 0 111 (_assignment (_simple)(_alias((ADCoutxDO)(ADCoutMSBxS(d_3_0))(ADCwordxDI(d_9_0))))(_target(4))(_sensitivity(3(d_9_0))(39(d_3_0))))))
			(line__112(_architecture 7 0 112 (_assignment (_simple)(_target(39))(_sensitivity(42)(44)(57)))))
			(line__113(_architecture 8 0 113 (_assignment (_simple)(_alias((ADCstbyxEO)(_string \"0"\)))(_target(5)))))
			(line__114(_architecture 9 0 114 (_assignment (_simple)(_alias((ADCoexEBO)(_string \"0"\)))(_target(6)))))
			(line__116(_architecture 10 0 116 (_assignment (_simple)(_alias((CDVSTestColMode0xSO)(ColModexD(0))))(_target(23))(_sensitivity(58(0))))))
			(line__117(_architecture 11 0 117 (_assignment (_simple)(_target(24))(_sensitivity(17)(18)(58(1))))))
			(line__121(_architecture 12 0 121 (_assignment (_simple)(_alias((ADCStateOutputLEDxSO)(TestPixelxEI)))(_target(26))(_sensitivity(17)))))
			(line__123(_architecture 13 0 123 (_assignment (_simple)(_target(50))(_sensitivity(15)))))
			(line__124(_architecture 14 0 124 (_assignment (_simple)(_target(49))(_sensitivity(11)))))
			(line__126(_architecture 15 0 126 (_assignment (_simple)(_alias((CDVSTestApsTxGatexSO)(TxGatexE)))(_target(25))(_sensitivity(59)))))
			(p_col(_architecture 16 0 129 (_process (_simple)(_target(29)(37)(38)(41)(46)(53)(55)(57)(58)(59))(_sensitivity(10)(11)(12)(13)(14)(17)(28)(42)(45)(49)(50)(54)(56)))))
			(p_row(_architecture 17 0 322 (_process (_simple)(_target(8)(31)(32)(35)(36)(43)(48)(51)(56))(_sensitivity(11)(12)(13)(28)(30)(47)(52)(54)(55)(57)))))
			(p_memoryzing(_architecture 18 0 401 (_process (_target(28)(30)(42)(44)(45)(47)(52)(54))(_sensitivity(27)(34)(29)(31)(41)(43)(46)(48)(51)(53))(_dssslsensitivity 2))))
			(p_clock_chip(_architecture 19 0 438 (_process (_target(20)(22))(_sensitivity(27)(33)(36)(38))(_dssslsensitivity 2))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_static
		(33686018 33686018 770 )
		(514 )
		(771 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 514 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 2 )
		(770 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 514 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 2 )
		(515 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 )
		(33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 514 )
		(33686018 33686018 )
	)
	(_model . Behavioral 20 -1
	)
)
I 000051 55 2368          1372843609564 Behavioral
(_unit VHDL (wordregister 0 30 (behavioral 0 41 ))
	(_version v63)
	(_time 1372843609565 2013.07.03 11:26:49)
	(_source (\./../../sourcecode/wordRegister.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code dcdfdf8ed98a8acadbd9ce8688)
	(_entity
		(_time 1372368066647)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_generic (_internal width ~extSTD.STANDARD.NATURAL 0 32 \14\ (_entity ((i 14)))))
		(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in )(_event))))
		(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal WriteEnablexEI ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{width-1~downto~0}~12 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
		(_port (_internal DataInxDI ~STD_LOGIC_VECTOR{width-1~downto~0}~12 0 37 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{width-1~downto~0}~122 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal DataOutxDO ~STD_LOGIC_VECTOR{width-1~downto~0}~122 0 38 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{width-1~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_signal (_internal StatexDP ~STD_LOGIC_VECTOR{width-1~downto~0}~13 0 44 (_architecture (_uni ))))
		(_signal (_internal StatexDN ~STD_LOGIC_VECTOR{width-1~downto~0}~13 0 44 (_architecture (_uni ))))
		(_process
			(p_memless(_architecture 0 0 49 (_process (_simple)(_target(6)(4))(_sensitivity(5)(2)(3)))))
			(p_memorizing(_architecture 1 0 61 (_process (_target(5))(_sensitivity(0)(1)(6))(_dssslsensitivity 2))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . Behavioral 5 -1
	)
)
I 000050 55 19399         1372843609874 Structure
(_unit VHDL (aerfifo 0 14 (structure 0 30 ))
	(_version v63)
	(_time 1372843609875 2013.07.03 11:26:49)
	(_source (\./../../sourcecode/AERfifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(machxo(components)))
	(_code 141613131542420241470d4e43)
	(_entity
		(_time 1372368066962)
		(_use (std(standard))(ieee(std_logic_1164))(machxo(components)))
	)
	(_component
		(fifo8ka
			(_object
				(_generic (_internal FULLPOINTER1 ~STD_LOGIC_VECTOR{13~downto~0}~13 0 47 (_entity -1 )))
				(_generic (_internal FULLPOINTER ~STD_LOGIC_VECTOR{13~downto~0}~132 0 48 (_entity -1 )))
				(_generic (_internal AFPOINTER1 ~STD_LOGIC_VECTOR{13~downto~0}~134 0 49 (_entity -1 )))
				(_generic (_internal AEPOINTER1 ~STD_LOGIC_VECTOR{13~downto~0}~136 0 50 (_entity -1 )))
				(_generic (_internal AFPOINTER ~STD_LOGIC_VECTOR{13~downto~0}~138 0 51 (_entity -1 )))
				(_generic (_internal AEPOINTER ~STD_LOGIC_VECTOR{13~downto~0}~1310 0 52 (_entity -1 )))
				(_generic (_internal CSDECODE_R ~STD_LOGIC_VECTOR{1~downto~0}~13 0 53 (_entity -1 )))
				(_generic (_internal CSDECODE_W ~STD_LOGIC_VECTOR{1~downto~0}~1312 0 54 (_entity -1 )))
				(_generic (_internal RESETMODE ~STRING~13 0 55 (_entity -1 )))
				(_generic (_internal REGMODE ~STRING~1313 0 55 (_entity -1 )))
				(_generic (_internal DATA_WIDTH_R ~extSTD.STANDARD.INTEGER 0 56 (_entity -1 )))
				(_generic (_internal DATA_WIDTH_W ~extSTD.STANDARD.INTEGER 0 56 (_entity -1 )))
				(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 58 (_entity (_in ))))
				(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 58 (_entity (_in ))))
				(_port (_internal DI2 ~extieee.std_logic_1164.STD_LOGIC 0 58 (_entity (_in ))))
				(_port (_internal DI3 ~extieee.std_logic_1164.STD_LOGIC 0 59 (_entity (_in ))))
				(_port (_internal DI4 ~extieee.std_logic_1164.STD_LOGIC 0 59 (_entity (_in ))))
				(_port (_internal DI5 ~extieee.std_logic_1164.STD_LOGIC 0 59 (_entity (_in ))))
				(_port (_internal DI6 ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_in ))))
				(_port (_internal DI7 ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_in ))))
				(_port (_internal DI8 ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_in ))))
				(_port (_internal DI9 ~extieee.std_logic_1164.STD_LOGIC 0 61 (_entity (_in ))))
				(_port (_internal DI10 ~extieee.std_logic_1164.STD_LOGIC 0 61 (_entity (_in ))))
				(_port (_internal DI11 ~extieee.std_logic_1164.STD_LOGIC 0 61 (_entity (_in ))))
				(_port (_internal DI12 ~extieee.std_logic_1164.STD_LOGIC 0 62 (_entity (_in ))))
				(_port (_internal DI13 ~extieee.std_logic_1164.STD_LOGIC 0 62 (_entity (_in ))))
				(_port (_internal DI14 ~extieee.std_logic_1164.STD_LOGIC 0 63 (_entity (_in ))))
				(_port (_internal DI15 ~extieee.std_logic_1164.STD_LOGIC 0 63 (_entity (_in ))))
				(_port (_internal DI16 ~extieee.std_logic_1164.STD_LOGIC 0 64 (_entity (_in ))))
				(_port (_internal DI17 ~extieee.std_logic_1164.STD_LOGIC 0 64 (_entity (_in ))))
				(_port (_internal DI18 ~extieee.std_logic_1164.STD_LOGIC 0 65 (_entity (_in ))))
				(_port (_internal DI19 ~extieee.std_logic_1164.STD_LOGIC 0 65 (_entity (_in ))))
				(_port (_internal DI20 ~extieee.std_logic_1164.STD_LOGIC 0 66 (_entity (_in ))))
				(_port (_internal DI21 ~extieee.std_logic_1164.STD_LOGIC 0 66 (_entity (_in ))))
				(_port (_internal DI22 ~extieee.std_logic_1164.STD_LOGIC 0 67 (_entity (_in ))))
				(_port (_internal DI23 ~extieee.std_logic_1164.STD_LOGIC 0 67 (_entity (_in ))))
				(_port (_internal DI24 ~extieee.std_logic_1164.STD_LOGIC 0 68 (_entity (_in ))))
				(_port (_internal DI25 ~extieee.std_logic_1164.STD_LOGIC 0 68 (_entity (_in ))))
				(_port (_internal DI26 ~extieee.std_logic_1164.STD_LOGIC 0 69 (_entity (_in ))))
				(_port (_internal DI27 ~extieee.std_logic_1164.STD_LOGIC 0 69 (_entity (_in ))))
				(_port (_internal DI28 ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_in ))))
				(_port (_internal DI29 ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_in ))))
				(_port (_internal DI30 ~extieee.std_logic_1164.STD_LOGIC 0 71 (_entity (_in ))))
				(_port (_internal DI31 ~extieee.std_logic_1164.STD_LOGIC 0 71 (_entity (_in ))))
				(_port (_internal DI32 ~extieee.std_logic_1164.STD_LOGIC 0 72 (_entity (_in ))))
				(_port (_internal DI33 ~extieee.std_logic_1164.STD_LOGIC 0 72 (_entity (_in ))))
				(_port (_internal DI34 ~extieee.std_logic_1164.STD_LOGIC 0 73 (_entity (_in ))))
				(_port (_internal DI35 ~extieee.std_logic_1164.STD_LOGIC 0 73 (_entity (_in ))))
				(_port (_internal FULLI ~extieee.std_logic_1164.STD_LOGIC 0 74 (_entity (_in ))))
				(_port (_internal CSW0 ~extieee.std_logic_1164.STD_LOGIC 0 74 (_entity (_in ))))
				(_port (_internal CSW1 ~extieee.std_logic_1164.STD_LOGIC 0 75 (_entity (_in ))))
				(_port (_internal EMPTYI ~extieee.std_logic_1164.STD_LOGIC 0 75 (_entity (_in ))))
				(_port (_internal CSR0 ~extieee.std_logic_1164.STD_LOGIC 0 76 (_entity (_in ))))
				(_port (_internal CSR1 ~extieee.std_logic_1164.STD_LOGIC 0 76 (_entity (_in ))))
				(_port (_internal WE ~extieee.std_logic_1164.STD_LOGIC 0 76 (_entity (_in ))))
				(_port (_internal RE ~extieee.std_logic_1164.STD_LOGIC 0 77 (_entity (_in ))))
				(_port (_internal CLKW ~extieee.std_logic_1164.STD_LOGIC 0 77 (_entity (_in ))))
				(_port (_internal CLKR ~extieee.std_logic_1164.STD_LOGIC 0 77 (_entity (_in ))))
				(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 78 (_entity (_in ))))
				(_port (_internal RPRST ~extieee.std_logic_1164.STD_LOGIC 0 78 (_entity (_in ))))
				(_port (_internal DO0 ~extieee.std_logic_1164.STD_LOGIC 0 79 (_entity (_out ))))
				(_port (_internal DO1 ~extieee.std_logic_1164.STD_LOGIC 0 79 (_entity (_out ))))
				(_port (_internal DO2 ~extieee.std_logic_1164.STD_LOGIC 0 80 (_entity (_out ))))
				(_port (_internal DO3 ~extieee.std_logic_1164.STD_LOGIC 0 80 (_entity (_out ))))
				(_port (_internal DO4 ~extieee.std_logic_1164.STD_LOGIC 0 81 (_entity (_out ))))
				(_port (_internal DO5 ~extieee.std_logic_1164.STD_LOGIC 0 81 (_entity (_out ))))
				(_port (_internal DO6 ~extieee.std_logic_1164.STD_LOGIC 0 82 (_entity (_out ))))
				(_port (_internal DO7 ~extieee.std_logic_1164.STD_LOGIC 0 82 (_entity (_out ))))
				(_port (_internal DO8 ~extieee.std_logic_1164.STD_LOGIC 0 83 (_entity (_out ))))
				(_port (_internal DO9 ~extieee.std_logic_1164.STD_LOGIC 0 83 (_entity (_out ))))
				(_port (_internal DO10 ~extieee.std_logic_1164.STD_LOGIC 0 84 (_entity (_out ))))
				(_port (_internal DO11 ~extieee.std_logic_1164.STD_LOGIC 0 84 (_entity (_out ))))
				(_port (_internal DO12 ~extieee.std_logic_1164.STD_LOGIC 0 85 (_entity (_out ))))
				(_port (_internal DO13 ~extieee.std_logic_1164.STD_LOGIC 0 85 (_entity (_out ))))
				(_port (_internal DO14 ~extieee.std_logic_1164.STD_LOGIC 0 86 (_entity (_out ))))
				(_port (_internal DO15 ~extieee.std_logic_1164.STD_LOGIC 0 86 (_entity (_out ))))
				(_port (_internal DO16 ~extieee.std_logic_1164.STD_LOGIC 0 87 (_entity (_out ))))
				(_port (_internal DO17 ~extieee.std_logic_1164.STD_LOGIC 0 87 (_entity (_out ))))
				(_port (_internal DO18 ~extieee.std_logic_1164.STD_LOGIC 0 88 (_entity (_out ))))
				(_port (_internal DO19 ~extieee.std_logic_1164.STD_LOGIC 0 88 (_entity (_out ))))
				(_port (_internal DO20 ~extieee.std_logic_1164.STD_LOGIC 0 89 (_entity (_out ))))
				(_port (_internal DO21 ~extieee.std_logic_1164.STD_LOGIC 0 89 (_entity (_out ))))
				(_port (_internal DO22 ~extieee.std_logic_1164.STD_LOGIC 0 90 (_entity (_out ))))
				(_port (_internal DO23 ~extieee.std_logic_1164.STD_LOGIC 0 90 (_entity (_out ))))
				(_port (_internal DO24 ~extieee.std_logic_1164.STD_LOGIC 0 91 (_entity (_out ))))
				(_port (_internal DO25 ~extieee.std_logic_1164.STD_LOGIC 0 91 (_entity (_out ))))
				(_port (_internal DO26 ~extieee.std_logic_1164.STD_LOGIC 0 92 (_entity (_out ))))
				(_port (_internal DO27 ~extieee.std_logic_1164.STD_LOGIC 0 92 (_entity (_out ))))
				(_port (_internal DO28 ~extieee.std_logic_1164.STD_LOGIC 0 93 (_entity (_out ))))
				(_port (_internal DO29 ~extieee.std_logic_1164.STD_LOGIC 0 93 (_entity (_out ))))
				(_port (_internal DO30 ~extieee.std_logic_1164.STD_LOGIC 0 94 (_entity (_out ))))
				(_port (_internal DO31 ~extieee.std_logic_1164.STD_LOGIC 0 94 (_entity (_out ))))
				(_port (_internal DO32 ~extieee.std_logic_1164.STD_LOGIC 0 95 (_entity (_out ))))
				(_port (_internal DO33 ~extieee.std_logic_1164.STD_LOGIC 0 95 (_entity (_out ))))
				(_port (_internal DO34 ~extieee.std_logic_1164.STD_LOGIC 0 96 (_entity (_out ))))
				(_port (_internal DO35 ~extieee.std_logic_1164.STD_LOGIC 0 96 (_entity (_out ))))
				(_port (_internal EF ~extieee.std_logic_1164.STD_LOGIC 0 97 (_entity (_out ))))
				(_port (_internal AEF ~extieee.std_logic_1164.STD_LOGIC 0 97 (_entity (_out ))))
				(_port (_internal AFF ~extieee.std_logic_1164.STD_LOGIC 0 97 (_entity (_out ))))
				(_port (_internal FF ~extieee.std_logic_1164.STD_LOGIC 0 98 (_entity (_out ))))
			)
		)
		(vhi
			(_object
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_out ))))
			)
		)
		(vlo
			(_object
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_out ))))
			)
		)
	)
	(_instantiation AERfifo_0_1 0 140 (_component fifo8ka )
		(_generic
			((FULLPOINTER1)(_string \"01111111110001"\))
			((FULLPOINTER)(_string \"01111111111001"\))
			((AFPOINTER1)(_string \"00011111010001"\))
			((AEPOINTER1)(_string \"00000001011111"\))
			((AFPOINTER)(_string \"00011111011001"\))
			((AEPOINTER)(_string \"00000001010111"\))
			((CSDECODE_R)(_string \"11"\))
			((CSDECODE_W)(_string \"11"\))
			((RESETMODE)(_string \"ASYNC"\))
			((REGMODE)(_string \"NOREG"\))
			((DATA_WIDTH_R)((i 9)))
			((DATA_WIDTH_W)((i 9)))
		)
		(_port
			((DI0)(Data(0)))
			((DI1)(Data(1)))
			((DI2)(Data(2)))
			((DI3)(Data(3)))
			((DI4)(Data(4)))
			((DI5)(Data(5)))
			((DI6)(Data(6)))
			((DI7)(Data(7)))
			((DI8)(Data(8)))
			((DI9)(scuba_vlo))
			((DI10)(scuba_vlo))
			((DI11)(scuba_vlo))
			((DI12)(scuba_vlo))
			((DI13)(scuba_vlo))
			((DI14)(scuba_vlo))
			((DI15)(scuba_vlo))
			((DI16)(scuba_vlo))
			((DI17)(scuba_vlo))
			((DI18)(scuba_vlo))
			((DI19)(scuba_vlo))
			((DI20)(scuba_vlo))
			((DI21)(scuba_vlo))
			((DI22)(scuba_vlo))
			((DI23)(scuba_vlo))
			((DI24)(scuba_vlo))
			((DI25)(scuba_vlo))
			((DI26)(scuba_vlo))
			((DI27)(scuba_vlo))
			((DI28)(scuba_vlo))
			((DI29)(scuba_vlo))
			((DI30)(scuba_vlo))
			((DI31)(scuba_vlo))
			((DI32)(scuba_vlo))
			((DI33)(scuba_vlo))
			((DI34)(scuba_vlo))
			((DI35)(scuba_vlo))
			((FULLI)(Full_int))
			((CSW0)(scuba_vhi))
			((CSW1)(scuba_vhi))
			((EMPTYI)(Empty_int))
			((CSR0)(scuba_vhi))
			((CSR1)(scuba_vhi))
			((WE)(WrEn))
			((RE)(RdEn))
			((CLKW)(WrClock))
			((CLKR)(RdClock))
			((RST)(Reset))
			((RPRST)(RPReset))
			((DO0)(Q(0)))
			((DO1)(Q(1)))
			((DO2)(Q(2)))
			((DO3)(Q(3)))
			((DO4)(Q(4)))
			((DO5)(Q(5)))
			((DO6)(Q(6)))
			((DO7)(Q(7)))
			((DO8)(Q(8)))
			((DO9)(_open))
			((DO10)(_open))
			((DO11)(_open))
			((DO12)(_open))
			((DO13)(_open))
			((DO14)(_open))
			((DO15)(_open))
			((DO16)(_open))
			((DO17)(_open))
			((DO18)(_open))
			((DO19)(_open))
			((DO20)(_open))
			((DO21)(_open))
			((DO22)(_open))
			((DO23)(_open))
			((DO24)(_open))
			((DO25)(_open))
			((DO26)(_open))
			((DO27)(_open))
			((DO28)(_open))
			((DO29)(_open))
			((DO30)(_open))
			((DO31)(_open))
			((DO32)(_open))
			((DO33)(_open))
			((DO34)(_open))
			((DO35)(_open))
			((EF)(Empty_int))
			((AEF)(AlmostEmpty))
			((AFF)(AlmostFull))
			((FF)(Full_int))
		)
		(_use (_entity machxo fifo8ka)
			(_generic
				((DATA_WIDTH_W)((i 9)))
				((DATA_WIDTH_R)((i 9)))
				((REGMODE)(_string \"NOREG"\))
				((RESETMODE)(_string \"ASYNC"\))
				((CSDECODE_W)(_string \"11"\))
				((CSDECODE_R)(_string \"11"\))
				((AEPOINTER)(_string \"00000001010111"\))
				((AEPOINTER1)(_string \"00000001011111"\))
				((AFPOINTER)(_string \"00011111011001"\))
				((AFPOINTER1)(_string \"00011111010001"\))
				((FULLPOINTER)(_string \"01111111111001"\))
				((FULLPOINTER1)(_string \"01111111110001"\))
			)
		)
	)
	(_instantiation scuba_vhi_inst 0 173 (_component vhi )
		(_port
			((Z)(scuba_vhi))
		)
		(_use (_entity machxo vhi)
		)
	)
	(_instantiation scuba_vlo_inst 0 176 (_component vlo )
		(_port
			((Z)(scuba_vlo))
		)
		(_use (_entity machxo vlo)
		)
	)
	(_instantiation AERfifo_1_0 0 179 (_component fifo8ka )
		(_generic
			((FULLPOINTER1)(_string \"00000000000000"\))
			((FULLPOINTER)(_string \"11111111111111"\))
			((AFPOINTER1)(_string \"00000000000000"\))
			((AEPOINTER1)(_string \"00000000000000"\))
			((AFPOINTER)(_string \"11111111111111"\))
			((AEPOINTER)(_string \"11111111111111"\))
			((CSDECODE_R)(_string \"11"\))
			((CSDECODE_W)(_string \"11"\))
			((RESETMODE)(_string \"ASYNC"\))
			((REGMODE)(_string \"NOREG"\))
			((DATA_WIDTH_R)((i 9)))
			((DATA_WIDTH_W)((i 9)))
		)
		(_port
			((DI0)(Data(9)))
			((DI1)(Data(10)))
			((DI2)(Data(11)))
			((DI3)(Data(12)))
			((DI4)(Data(13)))
			((DI5)(Data(14)))
			((DI6)(Data(15)))
			((DI7)(scuba_vlo))
			((DI8)(scuba_vlo))
			((DI9)(scuba_vlo))
			((DI10)(scuba_vlo))
			((DI11)(scuba_vlo))
			((DI12)(scuba_vlo))
			((DI13)(scuba_vlo))
			((DI14)(scuba_vlo))
			((DI15)(scuba_vlo))
			((DI16)(scuba_vlo))
			((DI17)(scuba_vlo))
			((DI18)(scuba_vlo))
			((DI19)(scuba_vlo))
			((DI20)(scuba_vlo))
			((DI21)(scuba_vlo))
			((DI22)(scuba_vlo))
			((DI23)(scuba_vlo))
			((DI24)(scuba_vlo))
			((DI25)(scuba_vlo))
			((DI26)(scuba_vlo))
			((DI27)(scuba_vlo))
			((DI28)(scuba_vlo))
			((DI29)(scuba_vlo))
			((DI30)(scuba_vlo))
			((DI31)(scuba_vlo))
			((DI32)(scuba_vlo))
			((DI33)(scuba_vlo))
			((DI34)(scuba_vlo))
			((DI35)(scuba_vlo))
			((FULLI)(Full_int))
			((CSW0)(scuba_vhi))
			((CSW1)(scuba_vhi))
			((EMPTYI)(Empty_int))
			((CSR0)(scuba_vhi))
			((CSR1)(scuba_vhi))
			((WE)(WrEn))
			((RE)(RdEn))
			((CLKW)(WrClock))
			((CLKR)(RdClock))
			((RST)(Reset))
			((RPRST)(RPReset))
			((DO0)(Q(9)))
			((DO1)(Q(10)))
			((DO2)(Q(11)))
			((DO3)(Q(12)))
			((DO4)(Q(13)))
			((DO5)(Q(14)))
			((DO6)(Q(15)))
			((DO7)(_open))
			((DO8)(_open))
			((DO9)(_open))
			((DO10)(_open))
			((DO11)(_open))
			((DO12)(_open))
			((DO13)(_open))
			((DO14)(_open))
			((DO15)(_open))
			((DO16)(_open))
			((DO17)(_open))
			((DO18)(_open))
			((DO19)(_open))
			((DO20)(_open))
			((DO21)(_open))
			((DO22)(_open))
			((DO23)(_open))
			((DO24)(_open))
			((DO25)(_open))
			((DO26)(_open))
			((DO27)(_open))
			((DO28)(_open))
			((DO29)(_open))
			((DO30)(_open))
			((DO31)(_open))
			((DO32)(_open))
			((DO33)(_open))
			((DO34)(_open))
			((DO35)(_open))
			((EF)(_open))
			((AEF)(_open))
			((AFF)(_open))
			((FF)(_open))
		)
		(_use (_entity machxo fifo8ka)
			(_generic
				((DATA_WIDTH_W)((i 9)))
				((DATA_WIDTH_R)((i 9)))
				((REGMODE)(_string \"NOREG"\))
				((RESETMODE)(_string \"ASYNC"\))
				((CSDECODE_W)(_string \"11"\))
				((CSDECODE_R)(_string \"11"\))
				((AEPOINTER)(_string \"11111111111111"\))
				((AEPOINTER1)(_string \"00000000000000"\))
				((AFPOINTER)(_string \"11111111111111"\))
				((AFPOINTER1)(_string \"00000000000000"\))
				((FULLPOINTER)(_string \"11111111111111"\))
				((FULLPOINTER1)(_string \"00000000000000"\))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal Data ~STD_LOGIC_VECTOR{15~downto~0}~12 0 16 (_entity (_in ))))
		(_port (_internal WrClock ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
		(_port (_internal RdClock ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
		(_port (_internal WrEn ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_in ))))
		(_port (_internal RdEn ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_in ))))
		(_port (_internal Reset ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_in ))))
		(_port (_internal RPReset ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal Q ~STD_LOGIC_VECTOR{15~downto~0}~122 0 23 (_entity (_out ))))
		(_port (_internal Empty ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_out ))))
		(_port (_internal Full ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_out ))))
		(_port (_internal AlmostEmpty ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_out ))))
		(_port (_internal AlmostFull ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_out ))))
		(_signal (_internal scuba_vhi ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_signal (_internal Empty_int ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal Full_int ~extieee.std_logic_1164.STD_LOGIC 0 35 (_architecture (_uni ))))
		(_signal (_internal scuba_vlo ~extieee.std_logic_1164.STD_LOGIC 0 36 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~13 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~132 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~134 0 49 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~136 0 50 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~138 0 51 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~1310 0 52 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 53 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1312 0 54 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_type (_internal ~STRING~13 0 55 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_type (_internal ~STRING~1313 0 55 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_process
			(line__211(_architecture 0 0 211 (_assignment (_simple)(_alias((Empty)(Empty_int)))(_target(8))(_sensitivity(13)))))
			(line__212(_architecture 1 0 212 (_assignment (_simple)(_alias((Full)(Full_int)))(_target(9))(_sensitivity(14)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_model . Structure 2 -1
	)
)
I 000033 55 1433 0 structure_con
(_configuration VHDL (structure_con 0 217 (AERfifo))
	(_version v63)
	(_time 1372843609884 2013.07.03 11:26:49)
	(_source (\./../../sourcecode/AERfifo.vhd\))
	(_use (std(standard))(machxo(components))(ieee(std_logic_1164)))
	(_code 2427212124727233212a377f71)
	(_architecture Structure
		(_instantiation AERfifo_0_1
			(_entity machxo fifo8ka V
				(_generic
					((DATA_WIDTH_W)(_code 0))
					((DATA_WIDTH_R)(_code 1))
					((REGMODE)(_code 2))
					((RESETMODE)(_code 3))
					((CSDECODE_W)(_code 4))
					((CSDECODE_R)(_code 5))
					((AEPOINTER)(_code 6))
					((AEPOINTER1)(_code 7))
					((AFPOINTER)(_code 8))
					((AFPOINTER1)(_code 9))
					((FULLPOINTER)(_code 10))
					((FULLPOINTER1)(_code 11))
				)
			)
		)
		(_instantiation scuba_vhi_inst
			(_entity machxo vhi V
			)
		)
		(_instantiation scuba_vlo_inst
			(_entity machxo vlo V
			)
		)
		(_instantiation AERfifo_1_0
			(_entity machxo fifo8ka V
				(_generic
					((DATA_WIDTH_W)(_code 12))
					((DATA_WIDTH_R)(_code 13))
					((REGMODE)(_code 14))
					((RESETMODE)(_code 15))
					((CSDECODE_W)(_code 16))
					((CSDECODE_R)(_code 17))
					((AEPOINTER)(_code 18))
					((AEPOINTER1)(_code 19))
					((AFPOINTER)(_code 20))
					((AFPOINTER1)(_code 21))
					((FULLPOINTER)(_code 22))
					((FULLPOINTER1)(_code 23))
				)
			)
		)
		(_model . Structure_CON__AERfifo__Structure__code__0 24 -1
		)
	)
)
I 000050 55 5069          1372843609992 Structure
(_unit VHDL (clockgen 0 14 (structure 0 24 ))
	(_version v63)
	(_time 1372843609993 2013.07.03 11:26:49)
	(_source (\./../../sourcecode/clockgen.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(machxo(components)))
	(_code 9193949ec3c69387979fd3cbc7)
	(_entity
		(_time 1372368067259)
		(_use (std(standard))(ieee(std_logic_1164))(machxo(components)))
	)
	(_component
		(vlo
			(_object
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
			)
		)
		(ehxpllc
			(_object
				(_generic (_internal DUTY ~extSTD.STANDARD.INTEGER 0 36 (_entity -1 )))
				(_generic (_internal PHASEADJ ~extSTD.STANDARD.INTEGER 0 36 (_entity -1 )))
				(_generic (_internal DELAY_CNTL ~STRING~13 0 37 (_entity -1 )))
				(_generic (_internal CLKOK_DIV ~extSTD.STANDARD.INTEGER 0 37 (_entity -1 )))
				(_generic (_internal FDEL ~extSTD.STANDARD.INTEGER 0 38 (_entity -1 )))
				(_generic (_internal CLKFB_DIV ~extSTD.STANDARD.INTEGER 0 38 (_entity -1 )))
				(_generic (_internal CLKOP_DIV ~extSTD.STANDARD.INTEGER 0 39 (_entity -1 )))
				(_generic (_internal CLKI_DIV ~extSTD.STANDARD.INTEGER 0 39 (_entity -1 )))
				(_port (_internal CLKI ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ))))
				(_port (_internal CLKFB ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ))))
				(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ))))
				(_port (_internal DDAMODE ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_in ))))
				(_port (_internal DDAIZR ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_in ))))
				(_port (_internal DDAILAG ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_in ))))
				(_port (_internal DDAIDEL0 ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ))))
				(_port (_internal DDAIDEL1 ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ))))
				(_port (_internal DDAIDEL2 ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ))))
				(_port (_internal CLKOP ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_out ))))
				(_port (_internal CLKOS ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_out ))))
				(_port (_internal CLKOK ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_out ))))
				(_port (_internal CLKINTFB ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_out ))))
				(_port (_internal LOCK ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_out ))))
			)
		)
	)
	(_instantiation scuba_vlo_inst 0 79 (_component vlo )
		(_port
			((Z)(scuba_vlo))
		)
		(_use (_entity machxo vlo)
		)
	)
	(_instantiation PLLCInst_0 0 82 (_component ehxpllc )
		(_generic
			((DUTY)((i 4)))
			((PHASEADJ)((i 0)))
			((DELAY_CNTL)(_string \"STATIC"\))
			((CLKOK_DIV)((i 2)))
			((FDEL)((i 0)))
			((CLKFB_DIV)((i 3)))
			((CLKOP_DIV)((i 8)))
			((CLKI_DIV)((i 1)))
		)
		(_port
			((CLKI)(CLK))
			((CLKFB)(CLKOP_t))
			((RST)(RESET))
			((DDAMODE)(scuba_vlo))
			((DDAIZR)(scuba_vlo))
			((DDAILAG)(scuba_vlo))
			((DDAIDEL0)(scuba_vlo))
			((DDAIDEL1)(scuba_vlo))
			((DDAIDEL2)(scuba_vlo))
			((CLKOP)(CLKOP_t))
			((CLKOS)(_open))
			((CLKOK)(_open))
			((CLKINTFB)(_open))
			((LOCK)(LOCK))
		)
		(_use (_entity machxo ehxpllc)
			(_generic
				((CLKI_DIV)((i 1)))
				((CLKFB_DIV)((i 3)))
				((CLKOP_DIV)((i 8)))
				((CLKOK_DIV)((i 2)))
				((PHASEADJ)((i 0)))
				((FDEL)((i 0)))
				((DUTY)((i 4)))
				((DELAY_CNTL)(_string \"STATIC"\))
			)
			(_port
				((clki)(CLKI))
				((clkfb)(CLKFB))
				((rst)(RST))
				((ddamode)(DDAMODE))
				((ddaizr)(DDAIZR))
				((ddailag)(DDAILAG))
				((ddaidel0)(DDAIDEL0))
				((ddaidel1)(DDAIDEL1))
				((ddaidel2)(DDAIDEL2))
				((clkos)(CLKOS))
				((clkop)(CLKOP))
				((clkok)(CLKOK))
				((lock)(LOCK))
				((clkintfb)(CLKINTFB))
			)
		)
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
		(_port (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
		(_port (_internal CLKOP ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_out ))))
		(_port (_internal LOCK ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_out ))))
		(_signal (_internal scuba_vlo ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ))))
		(_signal (_internal CLKOP_t ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_type (_internal ~STRING~13 0 37 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_process
			(line__94(_architecture 0 0 94 (_assignment (_simple)(_alias((CLKOP)(CLKOP_t)))(_target(2))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
	)
	(_model . Structure 1 -1
	)
)
I 000033 55 1120 0 structure_con
(_configuration VHDL (structure_con 0 99 (clockgen))
	(_version v63)
	(_time 1372843610000 2013.07.03 11:26:49)
	(_source (\./../../sourcecode/clockgen.vhd\))
	(_use (std(standard))(machxo(components))(ieee(std_logic_1164)))
	(_code 9192949f94c7c786949082cac4)
	(_architecture Structure
		(_instantiation scuba_vlo_inst
			(_entity machxo vlo V
			)
		)
		(_instantiation PLLCInst_0
			(_entity machxo ehxpllc V
				(_generic
					((CLKI_DIV)(_code 0))
					((CLKFB_DIV)(_code 1))
					((CLKOP_DIV)(_code 2))
					((CLKOK_DIV)(_code 3))
					((PHASEADJ)(_code 4))
					((FDEL)(_code 5))
					((DUTY)(_code 6))
					((DELAY_CNTL)(_code 7))
				)
				(_port
					((clki)(CLKI))
					((clkfb)(CLKFB))
					((rst)(RST))
					((ddamode)(DDAMODE))
					((ddaizr)(DDAIZR))
					((ddailag)(DDAILAG))
					((ddaidel0)(DDAIDEL0))
					((ddaidel1)(DDAIDEL1))
					((ddaidel2)(DDAIDEL2))
					((clkos)(CLKOS))
					((clkop)(CLKOP))
					((clkok)(CLKOK))
					((lock)(LOCK))
					((clkintfb)(CLKINTFB))
				)
			)
		)
		(_model . Structure_CON__clockgen__Structure__code__0 8 -1
		)
	)
)
I 000051 55 1879          1372843610107 Behavioral
(_unit VHDL (earlypakettimer 0 25 (behavioral 0 33 ))
	(_version v63)
	(_time 1372843610108 2013.07.03 11:26:50)
	(_source (\./../../sourcecode/earlyPaketTimer.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code fefcfdaeaaa8a8e8aef9e7a5af)
	(_entity
		(_time 1372368067550)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in )(_event))))
		(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in ))))
		(_port (_internal ClearxSI ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal TimerExpiredxSO ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{20~downto~0}~13 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 20)(i 0))))))
		(_signal (_internal CountxDN ~STD_LOGIC_VECTOR{20~downto~0}~13 0 36 (_architecture (_uni ))))
		(_signal (_internal CountxDP ~STD_LOGIC_VECTOR{20~downto~0}~13 0 36 (_architecture (_uni ))))
		(_process
			(p_memless(_architecture 0 0 41 (_process (_simple)(_target(4)(3))(_sensitivity(5)(2)))))
			(p_memoryzing(_architecture 1 0 55 (_process (_target(5))(_sensitivity(0)(1)(4))(_dssslsensitivity 2))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 33686018 2 )
	)
	(_model . Behavioral 2 -1
	)
)
I 000051 55 1665          1372843610183 Behavioral
(_unit VHDL (eventbeforeoverflow 0 30 (behavioral 0 39 ))
	(_version v63)
	(_time 1372843610184 2013.07.03 11:26:50)
	(_source (\./../../sourcecode/EventBeforeOverflow.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 4c4e4e4f191b1d5a1a1d58161f)
	(_entity
		(_time 1372368067881)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in )(_event))))
		(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal OverflowxDI ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal EventxDI ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal EventBeforeOverflowxDO ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
		(_type (_internal state 0 40 (_enum1 stidle stevent stoverflow (_to (i 0)(i 2)))))
		(_signal (_internal StatexDP state 0 42 (_architecture (_uni ))))
		(_signal (_internal StatexDN state 0 42 (_architecture (_uni ))))
		(_process
			(p_memless(_architecture 0 0 47 (_process (_simple)(_target(4)(6))(_sensitivity(2)(3)(5)))))
			(p_memorizing(_architecture 1 0 74 (_process (_target(5))(_sensitivity(0)(1)(6))(_dssslsensitivity 2))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Behavioral 2 -1
	)
)
I 000051 55 1935          1372843610347 Behavioral
(_unit VHDL (eventcounter 0 26 (behavioral 0 35 ))
	(_version v63)
	(_time 1372843610348 2013.07.03 11:26:50)
	(_source (\./../../sourcecode/eventCounter.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code f8fafaa9f6afa9eeaefaeca2aa)
	(_entity
		(_time 1372368068203)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal ClearxSI ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal IncrementxSI ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal OverflowxSO ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{8~downto~0}~13 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_signal (_internal CountxDP ~STD_LOGIC_VECTOR{8~downto~0}~13 0 37 (_architecture (_uni ))))
		(_signal (_internal CountxDN ~STD_LOGIC_VECTOR{8~downto~0}~13 0 37 (_architecture (_uni ))))
		(_process
			(p_memoryless(_architecture 0 0 41 (_process (_simple)(_target(4)(6))(_sensitivity(2)(3)(5)))))
			(p_memoryzing(_architecture 1 0 61 (_process (_target(5))(_sensitivity(0)(1)(6))(_dssslsensitivity 2))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33686018 2 )
		(33686018 33686018 2 )
		(33686018 33686018 2 )
	)
	(_model . Behavioral 2 -1
	)
)
I 000051 55 3232          1372843610454 Behavioral
(_unit VHDL (fifostatemachine 0 25 (behavioral 0 53 ))
	(_version v63)
	(_time 1372843610455 2013.07.03 11:26:50)
	(_source (\./../../sourcecode/fifoStatemachine.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 65676b6569323773346b763e30)
	(_entity
		(_time 1372368068503)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in )(_event))))
		(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in ))))
		(_port (_internal RunxSI ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal FifoTransactionxSO ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
		(_port (_internal FX2FifoInFullxSBI ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal FifoEmptyxSI ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
		(_port (_internal FifoReadxEO ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_out ))))
		(_port (_internal FX2FifoWritexEBO ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_out ))))
		(_port (_internal FX2FifoPktEndxSBO ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal FX2FifoAddressxDO ~STD_LOGIC_VECTOR{1~downto~0}~12 0 42 (_entity (_out ))))
		(_port (_internal IncEventCounterxSO ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_out ))))
		(_port (_internal ResetEventCounterxSO ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_out ))))
		(_port (_internal ResetEarlyPaketTimerxSO ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_out ))))
		(_port (_internal EarlyPaketTimerOverflowxSI ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_in ))))
		(_type (_internal state 0 54 (_enum1 stidle stearlypaket1 stsetupwrite1 stwrite (_to (i 0)(i 3)))))
		(_signal (_internal StatexDP state 0 57 (_architecture (_uni ))))
		(_signal (_internal StatexDN state 0 57 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR~13 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 1))))))
		(_constant (_internal EP2 ~STD_LOGIC_VECTOR~13 0 61 (_architecture (_string \"00"\))))
		(_type (_internal ~STD_LOGIC_VECTOR~131 0 62 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 1))))))
		(_constant (_internal EP6 ~STD_LOGIC_VECTOR~131 0 62 (_architecture (_string \"10"\))))
		(_process
			(p_memless(_architecture 0 0 68 (_process (_simple)(_target(3)(6)(7)(8)(9)(10)(11)(12)(15))(_sensitivity(2)(4)(5)(13)(14)))))
			(p_memoryzing(_architecture 1 0 127 (_process (_target(14))(_sensitivity(0)(1)(15))(_dssslsensitivity 2))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . Behavioral 2 -1
	)
)
I 000051 55 6993          1372843610515 Behavioral
(_unit VHDL (monitorstatemachine 0 25 (behavioral 0 68 ))
	(_version v63)
	(_time 1372843610516 2013.07.03 11:26:50)
	(_source (\./../../sourcecode/monitorStateMachine.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 9496c89bc6c395829d929191d2cfc7)
	(_entity
		(_time 1372368068804)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in )(_event))))
		(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in ))))
		(_port (_internal AERREQxSBI ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal AERACKxSBO ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
		(_port (_internal XxDI ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal UseLongAckxSI ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal FifoFullxSI ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in ))))
		(_port (_internal FifoWritexEO ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_out ))))
		(_port (_internal TimestampRegWritexEO ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_out ))))
		(_port (_internal AddressRegWritexEO ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal AddressTimestampSelectxSO ~STD_LOGIC_VECTOR{1~downto~0}~12 0 48 (_entity (_out ))))
		(_port (_internal ADCvalueReadyxSI ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_in ))))
		(_port (_internal ReadADCvaluexEO ~extieee.std_logic_1164.STD_LOGIC 0 52 (_entity (_out ))))
		(_port (_internal TimestampOverflowxSI ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_in ))))
		(_port (_internal TriggerxSI ~extieee.std_logic_1164.STD_LOGIC 0 58 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~122 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal AddressMSBxDO ~STD_LOGIC_VECTOR{1~downto~0}~122 0 61 (_entity (_out ))))
		(_port (_internal ResetTimestampxSBI ~extieee.std_logic_1164.STD_LOGIC 0 64 (_entity (_in ))))
		(_type (_internal state 0 69 (_enum1 stidle stwraddress stwrtime stwait stoverflow stresettimestamp stfifofull streqrelease stadc stadctime stwrtriggertime stwrtrigger (_to (i 0)(i 11)))))
		(_signal (_internal AERREQxSB ~extieee.std_logic_1164.STD_LOGIC 0 72 (_architecture (_uni ))))
		(_signal (_internal StatexDP state 0 75 (_architecture (_uni ))))
		(_signal (_internal StatexDN state 0 75 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 76 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal CountxDP ~STD_LOGIC_VECTOR{7~downto~0}~13 0 76 (_architecture (_uni ))))
		(_signal (_internal CountxDN ~STD_LOGIC_VECTOR{7~downto~0}~13 0 76 (_architecture (_uni ))))
		(_signal (_internal TriggerxDP ~extieee.std_logic_1164.STD_LOGIC 0 77 (_architecture (_uni ))))
		(_signal (_internal TriggerxDN ~extieee.std_logic_1164.STD_LOGIC 0 77 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 80 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal TimestampOverflowxDN ~STD_LOGIC_VECTOR{15~downto~0}~13 0 80 (_architecture (_uni ))))
		(_signal (_internal TimestampOverflowxDP ~STD_LOGIC_VECTOR{15~downto~0}~13 0 80 (_architecture (_uni ))))
		(_signal (_internal TimestampResetxDP ~extieee.std_logic_1164.STD_LOGIC 0 83 (_architecture (_uni ))))
		(_signal (_internal TimestampResetxDN ~extieee.std_logic_1164.STD_LOGIC 0 83 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 86 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal selectADC ~STD_LOGIC_VECTOR{1~downto~0}~13 0 86 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~132 0 87 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal selectaddress ~STD_LOGIC_VECTOR{1~downto~0}~132 0 87 (_architecture (_string \"01"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~134 0 88 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal selecttimestamp ~STD_LOGIC_VECTOR{1~downto~0}~134 0 88 (_architecture (_string \"00"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~136 0 89 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal selecttrigger ~STD_LOGIC_VECTOR{1~downto~0}~136 0 89 (_architecture (_string \"10"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~138 0 91 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal address ~STD_LOGIC_VECTOR{1~downto~0}~138 0 91 (_architecture (_string \"00"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1310 0 92 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal wrap ~STD_LOGIC_VECTOR{1~downto~0}~1310 0 92 (_architecture (_string \"10"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1312 0 93 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal timereset ~STD_LOGIC_VECTOR{1~downto~0}~1312 0 93 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 94 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal timestamp ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 94 (_architecture (_string \"01"\))))
		(_constant (_internal ackExtension ~extSTD.STANDARD.INTEGER 0 96 (_architecture ((i 5)))))
		(_process
			(line__99(_architecture 0 0 99 (_assignment (_simple)(_alias((AERREQxSB)(AERREQxSBI)))(_target(17))(_sensitivity(2)))))
			(p_memless(_architecture 1 0 102 (_process (_simple)(_target(3)(7)(8)(9)(10)(12)(15)(19)(21)(23)(24)(27))(_sensitivity(4)(5)(6)(11)(13)(14)(16)(17)(18)(20)(22)(25)(26)))))
			(p_memoryzing(_architecture 2 0 273 (_process (_target(18)(20)(22)(25)(26))(_sensitivity(0)(1)(19)(21)(23)(24)(27))(_dssslsensitivity 2))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_static
		(33686018 33686018 )
		(33686018 33686018 33686018 33686018 )
		(33686018 33686018 33686018 33686018 )
		(33686018 33686018 )
		(33686018 33686018 )
		(33686018 33686018 )
		(33686018 33686018 33686018 33686018 )
	)
	(_model . Behavioral 3 -1
	)
)
I 000051 55 4397          1372843610589 Behavioral
(_unit VHDL (synchronizerstatemachine 0 19 (behavioral 0 45 ))
	(_version v63)
	(_time 1372843610590 2013.07.03 11:26:50)
	(_source (\./../../sourcecode/synchronizerStateMachine.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code e2e1e9b0e9b5e3f4b4b5fab9b1)
	(_entity
		(_time 1372368069110)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_in )(_event))))
		(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_in ))))
		(_port (_internal RunxSI ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_in ))))
		(_port (_internal ConfigxSI ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
		(_port (_internal SyncInxABI ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal SyncOutxSBO ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_port (_internal TriggerxSO ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
		(_port (_internal HostResetTimestampxSI ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal ResetTimestampxSBO ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_out ))))
		(_port (_internal IncrementCounterxSO ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_out ))))
		(_type (_internal state 0 46 (_enum1 stidle sttriggerinhigh sttriggerinlow stresetslaves strunslave stslavewaitedge (_to (i 0)(i 5)))))
		(_signal (_internal StatexDP state 0 49 (_architecture (_uni ))))
		(_signal (_internal StatexDN state 0 49 (_architecture (_uni ))))
		(_signal (_internal SyncInxSB ~extieee.std_logic_1164.STD_LOGIC 0 52 (_architecture (_uni ))))
		(_signal (_internal SyncInxSBN ~extieee.std_logic_1164.STD_LOGIC 0 52 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~13 0 56 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_signal (_internal DividerxDN ~STD_LOGIC_VECTOR{6~downto~0}~13 0 56 (_architecture (_uni ))))
		(_signal (_internal DividerxDP ~STD_LOGIC_VECTOR{6~downto~0}~13 0 56 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~13 0 57 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_signal (_internal CounterxDN ~STD_LOGIC_VECTOR{13~downto~0}~13 0 57 (_architecture (_uni ))))
		(_signal (_internal CounterxDP ~STD_LOGIC_VECTOR{13~downto~0}~13 0 57 (_architecture (_uni ))))
		(_constant (_internal counterInc ~extSTD.STANDARD.INTEGER 0 63 (_process 0 ((i 89)))))
		(_constant (_internal squareWaveHighTime ~extSTD.STANDARD.INTEGER 0 64 (_process 0 ((i 50)))))
		(_constant (_internal squareWavePeriod ~extSTD.STANDARD.INTEGER 0 65 (_process 0 ((i 100)))))
		(_constant (_internal timeout ~extSTD.STANDARD.INTEGER 0 66 (_process 0 ((i 1000)))))
		(_constant (_internal resetSlavesTime ~extSTD.STANDARD.INTEGER 0 67 (_process 0 ((i 6000)))))
		(_process
			(p_memless(_architecture 0 0 62 (_process (_simple)(_target(5)(6)(8)(9)(11)(14)(16))(_sensitivity(2)(3)(4)(7)(10)(12)(15)(17)))))
			(p_mem(_architecture 1 0 223 (_process (_target(10)(15)(17))(_sensitivity(0)(1)(11)(14)(16))(_dssslsensitivity 2))))
			(synchronizer(_architecture 2 0 240 (_process (_target(12)(13))(_sensitivity(0)(4)(13))(_dssslsensitivity 1))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_static
		(33686018 131586 )
		(33686018 33686018 33686018 514 )
		(33686018 131586 )
		(33686018 33686018 33686018 514 )
		(33686018 131586 )
		(33686018 33686018 33686018 514 )
		(33686018 131586 )
		(33686018 33686018 33686018 514 )
		(33686018 131586 )
		(33686018 33686018 33686018 514 )
		(33686018 131586 )
		(33686018 33686018 33686018 514 )
		(33686018 131586 )
		(33686018 33686018 33686018 514 )
		(33686018 131586 )
		(33686018 33686018 33686018 514 )
		(33686018 131586 )
		(33686018 33686018 33686018 514 )
	)
	(_model . Behavioral 3 -1
	)
)
I 000051 55 2474          1372843610664 Behavioral
(_unit VHDL (timestampcounter 0 25 (behavioral 0 36 ))
	(_version v63)
	(_time 1372843610665 2013.07.03 11:26:50)
	(_source (\./../../sourcecode/timestampCounter.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 30333d35396730263664236b65)
	(_entity
		(_time 1372368069416)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal IncrementxSI ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal OverflowxSO ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_port (_internal DataxDO ~STD_LOGIC_VECTOR{13~downto~0}~12 0 33 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{14~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 14)(i 0))))))
		(_signal (_internal CountxDP ~STD_LOGIC_VECTOR{14~downto~0}~13 0 38 (_architecture (_uni ))))
		(_signal (_internal CountxDN ~STD_LOGIC_VECTOR{14~downto~0}~13 0 38 (_architecture (_uni ))))
		(_signal (_internal MSbDelayedxDN ~extieee.std_logic_1164.STD_LOGIC 0 40 (_architecture (_uni ))))
		(_signal (_internal MSbDelayedxDP ~extieee.std_logic_1164.STD_LOGIC 0 40 (_architecture (_uni ))))
		(_process
			(line__44(_architecture 0 0 44 (_assignment (_simple)(_alias((DataxDO)(CountxDP(d_13_0))))(_target(4))(_sensitivity(5(d_13_0))))))
			(line__49(_architecture 1 0 49 (_assignment (_simple)(_target(3))(_sensitivity(5(14))(8)))))
			(p_memless(_architecture 2 0 52 (_process (_simple)(_target(6)(7))(_sensitivity(2)(5)))))
			(p_memoryzing(_architecture 3 0 65 (_process (_target(5)(8))(_sensitivity(0)(1)(6)(7))(_dssslsensitivity 2))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33686018 33686018 131586 )
	)
	(_model . Behavioral 4 -1
	)
)
I 000051 55 45572         1372843611020 Structural
(_unit VHDL (usbaer_top_level 0 26 (structural 0 102 ))
	(_version v63)
	(_time 1372843611021 2013.07.03 11:26:51)
	(_source (\./../../sourcecode/USBAER_top_level.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 9695c29893c1c0809792c29184cf91)
	(_entity
		(_time 1372368069749)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(clockgen
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 136 (_entity (_in ))))
				(_port (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 137 (_entity (_in ))))
				(_port (_internal CLKOP ~extieee.std_logic_1164.STD_LOGIC 0 138 (_entity (_out ))))
				(_port (_internal LOCK ~extieee.std_logic_1164.STD_LOGIC 0 139 (_entity (_out ))))
			)
		)
		(shiftRegister
			(_object
				(_generic (_internal width ~extSTD.STANDARD.NATURAL 0 124 (_entity -1 )))
				(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 126 (_entity (_in ))))
				(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 127 (_entity (_in ))))
				(_port (_internal LatchxEI ~extieee.std_logic_1164.STD_LOGIC 0 128 (_entity (_in ))))
				(_port (_internal DxDI ~extieee.std_logic_1164.STD_LOGIC 0 129 (_entity (_in ))))
				(_port (_internal QxDO ~extieee.std_logic_1164.STD_LOGIC 0 130 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{width-1~downto~0}~13 0 131 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 52 )(i 0))))))
				(_port (_internal DataOutxDO ~STD_LOGIC_VECTOR{width-1~downto~0}~13 0 131 (_entity (_out ))))
			)
		)
		(AERfifo
			(_object
				(_port (_internal Data ~STD_LOGIC_VECTOR{15~downto~0}~1320 0 267 (_entity (_in ))))
				(_port (_internal WrClock ~extieee.std_logic_1164.STD_LOGIC 0 268 (_entity (_in ))))
				(_port (_internal RdClock ~extieee.std_logic_1164.STD_LOGIC 0 269 (_entity (_in ))))
				(_port (_internal WrEn ~extieee.std_logic_1164.STD_LOGIC 0 270 (_entity (_in ))))
				(_port (_internal RdEn ~extieee.std_logic_1164.STD_LOGIC 0 271 (_entity (_in ))))
				(_port (_internal Reset ~extieee.std_logic_1164.STD_LOGIC 0 272 (_entity (_in ))))
				(_port (_internal RPReset ~extieee.std_logic_1164.STD_LOGIC 0 273 (_entity (_in ))))
				(_port (_internal Q ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 274 (_entity (_out ))))
				(_port (_internal Empty ~extieee.std_logic_1164.STD_LOGIC 0 275 (_entity (_out ))))
				(_port (_internal Full ~extieee.std_logic_1164.STD_LOGIC 0 276 (_entity (_out ))))
				(_port (_internal AlmostEmpty ~extieee.std_logic_1164.STD_LOGIC 0 277 (_entity (_out ))))
				(_port (_internal AlmostFull ~extieee.std_logic_1164.STD_LOGIC 0 278 (_entity (_out ))))
			)
		)
		(wordRegister
			(_object
				(_generic (_internal width ~extSTD.STANDARD.NATURAL 0 230 (_entity -1 ((i 14)))))
				(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 232 (_entity (_in ))))
				(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 233 (_entity (_in ))))
				(_port (_internal WriteEnablexEI ~extieee.std_logic_1164.STD_LOGIC 0 234 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{width-1~downto~0}~1314 0 235 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 53 )(i 0))))))
				(_port (_internal DataInxDI ~STD_LOGIC_VECTOR{width-1~downto~0}~1314 0 235 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{width-1~downto~0}~1316 0 236 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 54 )(i 0))))))
				(_port (_internal DataOutxDO ~STD_LOGIC_VECTOR{width-1~downto~0}~1316 0 236 (_entity (_out ))))
			)
		)
		(earlyPaketTimer
			(_object
				(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 259 (_entity (_in ))))
				(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 260 (_entity (_in ))))
				(_port (_internal ClearxSI ~extieee.std_logic_1164.STD_LOGIC 0 261 (_entity (_in ))))
				(_port (_internal TimerExpiredxSO ~extieee.std_logic_1164.STD_LOGIC 0 262 (_entity (_out ))))
			)
		)
		(eventCounter
			(_object
				(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 241 (_entity (_in ))))
				(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 242 (_entity (_in ))))
				(_port (_internal ClearxSI ~extieee.std_logic_1164.STD_LOGIC 0 243 (_entity (_in ))))
				(_port (_internal IncrementxSI ~extieee.std_logic_1164.STD_LOGIC 0 244 (_entity (_in ))))
				(_port (_internal OverflowxSO ~extieee.std_logic_1164.STD_LOGIC 0 245 (_entity (_out ))))
			)
		)
		(timestampCounter
			(_object
				(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 250 (_entity (_in ))))
				(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 251 (_entity (_in ))))
				(_port (_internal IncrementxSI ~extieee.std_logic_1164.STD_LOGIC 0 252 (_entity (_in ))))
				(_port (_internal OverflowxSO ~extieee.std_logic_1164.STD_LOGIC 0 253 (_entity (_out ))))
				(_port (_internal DataxDO ~STD_LOGIC_VECTOR{13~downto~0}~1318 0 254 (_entity (_out ))))
			)
		)
		(synchronizerStateMachine
			(_object
				(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 154 (_entity (_in ))))
				(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 155 (_entity (_in ))))
				(_port (_internal RunxSI ~extieee.std_logic_1164.STD_LOGIC 0 156 (_entity (_in ))))
				(_port (_internal ConfigxSI ~extieee.std_logic_1164.STD_LOGIC 0 157 (_entity (_in ))))
				(_port (_internal SyncInxABI ~extieee.std_logic_1164.STD_LOGIC 0 158 (_entity (_in ))))
				(_port (_internal SyncOutxSBO ~extieee.std_logic_1164.STD_LOGIC 0 159 (_entity (_out ))))
				(_port (_internal TriggerxSO ~extieee.std_logic_1164.STD_LOGIC 0 160 (_entity (_out ))))
				(_port (_internal HostResetTimestampxSI ~extieee.std_logic_1164.STD_LOGIC 0 161 (_entity (_in ))))
				(_port (_internal ResetTimestampxSBO ~extieee.std_logic_1164.STD_LOGIC 0 162 (_entity (_out ))))
				(_port (_internal IncrementCounterxSO ~extieee.std_logic_1164.STD_LOGIC 0 163 (_entity (_out ))))
			)
		)
		(fifoStatemachine
			(_object
				(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 106 (_entity (_in ))))
				(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 107 (_entity (_in ))))
				(_port (_internal RunxSI ~extieee.std_logic_1164.STD_LOGIC 0 108 (_entity (_in ))))
				(_port (_internal FifoTransactionxSO ~extieee.std_logic_1164.STD_LOGIC 0 109 (_entity (_out ))))
				(_port (_internal FX2FifoInFullxSBI ~extieee.std_logic_1164.STD_LOGIC 0 110 (_entity (_in ))))
				(_port (_internal FifoEmptyxSI ~extieee.std_logic_1164.STD_LOGIC 0 111 (_entity (_in ))))
				(_port (_internal FifoReadxEO ~extieee.std_logic_1164.STD_LOGIC 0 112 (_entity (_out ))))
				(_port (_internal FX2FifoWritexEBO ~extieee.std_logic_1164.STD_LOGIC 0 113 (_entity (_out ))))
				(_port (_internal FX2FifoPktEndxSBO ~extieee.std_logic_1164.STD_LOGIC 0 114 (_entity (_out ))))
				(_port (_internal FX2FifoAddressxDO ~STD_LOGIC_VECTOR{1~downto~0}~13 0 115 (_entity (_out ))))
				(_port (_internal IncEventCounterxSO ~extieee.std_logic_1164.STD_LOGIC 0 116 (_entity (_out ))))
				(_port (_internal ResetEventCounterxSO ~extieee.std_logic_1164.STD_LOGIC 0 117 (_entity (_out ))))
				(_port (_internal ResetEarlyPaketTimerxSO ~extieee.std_logic_1164.STD_LOGIC 0 118 (_entity (_out ))))
				(_port (_internal EarlyPaketTimerOverflowxSI ~extieee.std_logic_1164.STD_LOGIC 0 119 (_entity (_in ))))
			)
		)
		(monitorStateMachine
			(_object
				(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 168 (_entity (_in ))))
				(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 169 (_entity (_in ))))
				(_port (_internal AERREQxSBI ~extieee.std_logic_1164.STD_LOGIC 0 170 (_entity (_in ))))
				(_port (_internal AERACKxSBO ~extieee.std_logic_1164.STD_LOGIC 0 171 (_entity (_out ))))
				(_port (_internal XxDI ~extieee.std_logic_1164.STD_LOGIC 0 172 (_entity (_in ))))
				(_port (_internal UseLongAckxSI ~extieee.std_logic_1164.STD_LOGIC 0 173 (_entity (_in ))))
				(_port (_internal FifoFullxSI ~extieee.std_logic_1164.STD_LOGIC 0 174 (_entity (_in ))))
				(_port (_internal FifoWritexEO ~extieee.std_logic_1164.STD_LOGIC 0 175 (_entity (_out ))))
				(_port (_internal TimestampRegWritexEO ~extieee.std_logic_1164.STD_LOGIC 0 176 (_entity (_out ))))
				(_port (_internal AddressRegWritexEO ~extieee.std_logic_1164.STD_LOGIC 0 177 (_entity (_out ))))
				(_port (_internal AddressTimestampSelectxSO ~STD_LOGIC_VECTOR{1~downto~0}~132 0 178 (_entity (_out ))))
				(_port (_internal ADCvalueReadyxSI ~extieee.std_logic_1164.STD_LOGIC 0 179 (_entity (_in ))))
				(_port (_internal ReadADCvaluexEO ~extieee.std_logic_1164.STD_LOGIC 0 180 (_entity (_out ))))
				(_port (_internal TimestampOverflowxSI ~extieee.std_logic_1164.STD_LOGIC 0 181 (_entity (_in ))))
				(_port (_internal TriggerxSI ~extieee.std_logic_1164.STD_LOGIC 0 182 (_entity (_in ))))
				(_port (_internal AddressMSBxDO ~STD_LOGIC_VECTOR{1~downto~0}~134 0 183 (_entity (_out ))))
				(_port (_internal ResetTimestampxSBI ~extieee.std_logic_1164.STD_LOGIC 0 184 (_entity (_in ))))
			)
		)
		(ADCStateMachine
			(_object
				(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 190 (_entity (_in ))))
				(_port (_internal ADCclockxCO ~extieee.std_logic_1164.STD_LOGIC 0 191 (_entity (_out ))))
				(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 192 (_entity (_in ))))
				(_port (_internal ADCwordxDI ~STD_LOGIC_VECTOR{9~downto~0}~13 0 193 (_entity (_in ))))
				(_port (_internal ADCoutxDO ~STD_LOGIC_VECTOR{13~downto~0}~13 0 194 (_entity (_out ))))
				(_port (_internal ADCoexEBO ~extieee.std_logic_1164.STD_LOGIC 0 195 (_entity (_out ))))
				(_port (_internal ADCstbyxEO ~extieee.std_logic_1164.STD_LOGIC 0 196 (_entity (_out ))))
				(_port (_internal ADCovrxSI ~extieee.std_logic_1164.STD_LOGIC 0 197 (_entity (_in ))))
				(_port (_internal RegisterWritexEO ~extieee.std_logic_1164.STD_LOGIC 0 198 (_entity (_out ))))
				(_port (_internal SRLatchxEI ~extieee.std_logic_1164.STD_LOGIC 0 199 (_entity (_in ))))
				(_port (_internal RunADCxSI ~extieee.std_logic_1164.STD_LOGIC 0 200 (_entity (_in ))))
				(_port (_internal ExposurexDI ~STD_LOGIC_VECTOR{15~downto~0}~13 0 201 (_entity (_in ))))
				(_port (_internal ColSettlexDI ~STD_LOGIC_VECTOR{15~downto~0}~136 0 202 (_entity (_in ))))
				(_port (_internal RowSettlexDI ~STD_LOGIC_VECTOR{15~downto~0}~138 0 203 (_entity (_in ))))
				(_port (_internal ResSettlexDI ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 204 (_entity (_in ))))
				(_port (_internal FramePeriodxDI ~STD_LOGIC_VECTOR{15~downto~0}~1312 0 205 (_entity (_in ))))
				(_port (_internal SBRet10xEI ~extieee.std_logic_1164.STD_LOGIC 0 206 (_entity (_in ))))
				(_port (_internal TestPixelxEI ~extieee.std_logic_1164.STD_LOGIC 0 207 (_entity (_in ))))
				(_port (_internal ExtTriggerxEI ~extieee.std_logic_1164.STD_LOGIC 0 208 (_entity (_in ))))
				(_port (_internal CDVSTestSRRowInxSO ~extieee.std_logic_1164.STD_LOGIC 0 209 (_entity (_out ))))
				(_port (_internal CDVSTestSRRowClockxSO ~extieee.std_logic_1164.STD_LOGIC 0 210 (_entity (_out ))))
				(_port (_internal CDVSTestSRColInxSO ~extieee.std_logic_1164.STD_LOGIC 0 211 (_entity (_out ))))
				(_port (_internal CDVSTestSRColClockxSO ~extieee.std_logic_1164.STD_LOGIC 0 212 (_entity (_out ))))
				(_port (_internal CDVSTestColMode0xSO ~extieee.std_logic_1164.STD_LOGIC 0 213 (_entity (_out ))))
				(_port (_internal CDVSTestColMode1xSO ~extieee.std_logic_1164.STD_LOGIC 0 214 (_entity (_out ))))
				(_port (_internal CDVSTestApsTxGatexSO ~extieee.std_logic_1164.STD_LOGIC 0 215 (_entity (_out ))))
				(_port (_internal ADCStateOutputLEDxSO ~extieee.std_logic_1164.STD_LOGIC 0 216 (_entity (_out ))))
			)
		)
		(ADCvalueReady
			(_object
				(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 221 (_entity (_in ))))
				(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 222 (_entity (_in ))))
				(_port (_internal RegisterWritexEI ~extieee.std_logic_1164.STD_LOGIC 0 223 (_entity (_in ))))
				(_port (_internal ReadValuexEI ~extieee.std_logic_1164.STD_LOGIC 0 224 (_entity (_in ))))
				(_port (_internal ValueReadyxSO ~extieee.std_logic_1164.STD_LOGIC 0 225 (_entity (_out ))))
			)
		)
		(cDVSResetStateMachine
			(_object
				(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 144 (_entity (_in ))))
				(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 145 (_entity (_in ))))
				(_port (_internal AERackxSBI ~extieee.std_logic_1164.STD_LOGIC 0 146 (_entity (_in ))))
				(_port (_internal RxcolGxSI ~extieee.std_logic_1164.STD_LOGIC 0 147 (_entity (_in ))))
				(_port (_internal cDVSresetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 148 (_entity (_in ))))
				(_port (_internal CDVSresetxRBO ~extieee.std_logic_1164.STD_LOGIC 0 149 (_entity (_out ))))
			)
		)
	)
	(_instantiation uClockGen 0 391 (_component clockgen )
		(_port
			((CLK)(IFClockxCI))
			((RESET)(ResetxR))
			((CLKOP)(ClockxC))
			((LOCK)(LockxS))
		)
		(_use (_entity . clockgen)
		)
	)
	(_instantiation shiftRegister_1 0 413 (_component shiftRegister )
		(_generic
			((width)((i 96)))
		)
		(_port
			((ClockxCI)(SRClockxC))
			((ResetxRBI)(ResetxRB))
			((LatchxEI)(SRLatchxE))
			((DxDI)(SRinxD))
			((QxDO)(SRoutxD))
			((DataOutxDO)(SRDataOutxD))
		)
		(_use (_entity . shiftRegister)
			(_generic
				((width)((i 96)))
			)
			(_port
				((ClockxCI)(ClockxCI))
				((ResetxRBI)(ResetxRBI))
				((LatchxEI)(LatchxEI))
				((DxDI)(DxDI))
				((QxDO)(QxDO))
				((DataOutxDO)(DataOutxDO))
			)
		)
	)
	(_instantiation uFifo 0 432 (_component AERfifo )
		(_port
			((Data)(FifoDataInxD))
			((WrClock)(ClockxC))
			((RdClock)(IfClockxC))
			((WrEn)(FifoWritexE))
			((RdEn)(FifoReadxE))
			((Reset)(ResetxR))
			((RPReset)(ResetxR))
			((Q)(FifoDataOutxD))
			((Empty)(FifoEmptyxS))
			((Full)(FifoFullxS))
			((AlmostEmpty)(FifoAlmostEmptyxS))
			((AlmostFull)(FifoAlmostFullxS))
		)
		(_use (_entity . AERfifo)
		)
	)
	(_instantiation uMonitorAddressRegister 0 449 (_component wordRegister )
		(_generic
			((width)((i 10)))
		)
		(_port
			((ClockxCI)(ClockxC))
			((ResetxRBI)(ResetxRB))
			((WriteEnablexEI)(AddressRegWritexE))
			((DataInxDI)(AERMonitorAddressxDI))
			((DataOutxDO)(AddressRegOutxD))
		)
		(_use (_entity . wordRegister)
			(_generic
				((width)((i 10)))
			)
			(_port
				((ClockxCI)(ClockxCI))
				((ResetxRBI)(ResetxRBI))
				((WriteEnablexEI)(WriteEnablexEI))
				((DataInxDI)(DataInxDI))
				((DataOutxDO)(DataOutxDO))
			)
		)
	)
	(_instantiation uMonitorTimestampRegister 0 459 (_component wordRegister )
		(_generic
			((width)((i 14)))
		)
		(_port
			((ClockxCI)(ClockxC))
			((ResetxRBI)(ResetxRB))
			((WriteEnablexEI)(TimestampRegWritexE))
			((DataInxDI)(ActualTimestampxD))
			((DataOutxDO)(MonitorTimestampxD))
		)
		(_use (_entity . wordRegister)
			(_generic
				((width)((i 14)))
			)
			(_port
				((ClockxCI)(ClockxCI))
				((ResetxRBI)(ResetxRBI))
				((WriteEnablexEI)(WriteEnablexEI))
				((DataInxDI)(DataInxDI))
				((DataOutxDO)(DataOutxDO))
			)
		)
	)
	(_instantiation uADCRegister 0 469 (_component wordRegister )
		(_generic
			((width)((i 14)))
		)
		(_port
			((ClockxCI)(IfClockxC))
			((ResetxRBI)(ResetxRB))
			((WriteEnablexEI)(ADCregWritexE))
			((DataInxDI)(ADCregInxD))
			((DataOutxDO)(ADCregOutxD))
		)
		(_use (_entity . wordRegister)
			(_generic
				((width)((i 14)))
			)
			(_port
				((ClockxCI)(ClockxCI))
				((ResetxRBI)(ResetxRBI))
				((WriteEnablexEI)(WriteEnablexEI))
				((DataInxDI)(DataInxDI))
				((DataOutxDO)(DataOutxDO))
			)
		)
	)
	(_instantiation uEarlyPaketTimer 0 481 (_component earlyPaketTimer )
		(_port
			((ClockxCI)(ClockxC))
			((ResetxRBI)(ResetxRB))
			((ClearxSI)(ResetEarlyPaketTimerxS))
			((TimerExpiredxSO)(EarlyPaketTimerOverflowxS))
		)
		(_use (_entity . earlyPaketTimer)
		)
	)
	(_instantiation uEventCounter 0 488 (_component eventCounter )
		(_port
			((ClockxCI)(ClockxC))
			((ResetxRBI)(ResetxRB))
			((ClearxSI)(ResetEventCounterxS))
			((IncrementxSI)(IncEventCounterxS))
			((OverflowxSO)(ECResetEarlyPaketTimerxS))
		)
		(_use (_entity . eventCounter)
		)
	)
	(_instantiation uTimestampCounter 0 496 (_component timestampCounter )
		(_port
			((ClockxCI)(ClockxC))
			((ResetxRBI)(CounterResetxRB))
			((IncrementxSI)(IncxS))
			((OverflowxSO)(TimestampOverflowxS))
			((DataxDO)(ActualTimestampxD))
		)
		(_use (_entity . timestampCounter)
		)
	)
	(_instantiation uSynchronizerStateMachine_1 0 504 (_component synchronizerStateMachine )
		(_port
			((ClockxCI)(ClockxC))
			((ResetxRBI)(ResetxRB))
			((RunxSI)(RunxS))
			((ConfigxSI)(TimestampMasterxS))
			((SyncInxABI)(SyncInxAB))
			((SyncOutxSBO)(SyncOutxSB))
			((TriggerxSO)(TriggerxS))
			((HostResetTimestampxSI)(HostResetTimestampxS))
			((ResetTimestampxSBO)(SynchronizerResetTimestampxSB))
			((IncrementCounterxSO)(IncxS))
		)
		(_use (_entity . synchronizerStateMachine)
		)
	)
	(_instantiation fifoStatemachine_1 0 519 (_component fifoStatemachine )
		(_port
			((ClockxCI)(IfClockxC))
			((ResetxRBI)(ResetxRB))
			((RunxSI)(RunxS))
			((FifoTransactionxSO)(FifoTransactionxS))
			((FX2FifoInFullxSBI)(FX2FifoInFullxSBI))
			((FifoEmptyxSI)(FifoEmptyxS))
			((FifoReadxEO)(FifoReadxE))
			((FX2FifoWritexEBO)(FX2FifoWritexEB))
			((FX2FifoPktEndxSBO)(FX2FifoPktEndxSB))
			((FX2FifoAddressxDO)(FX2FifoAddressxDO))
			((IncEventCounterxSO)(IncEventCounterxS))
			((ResetEventCounterxSO)(ResetEventCounterxS))
			((ResetEarlyPaketTimerxSO)(SMResetEarlyPaketTimerxS))
			((EarlyPaketTimerOverflowxSI)(EarlyPaketTimerOverflowxS))
		)
		(_use (_entity . fifoStatemachine)
		)
	)
	(_instantiation monitorStateMachine_1 0 536 (_component monitorStateMachine )
		(_port
			((ClockxCI)(ClockxC))
			((ResetxRBI)(ResetxRB))
			((AERREQxSBI)(AERREQxSB))
			((AERACKxSBO)(AERMonitorACKxSB))
			((XxDI)(AERMonitorAddressxDI(9)))
			((UseLongAckxSI)(UseLongAckxS))
			((FifoFullxSI)(FifoFullxS))
			((FifoWritexEO)(FifoWritexE))
			((TimestampRegWritexEO)(TimestampRegWritexE))
			((AddressRegWritexEO)(AddressRegWritexE))
			((AddressTimestampSelectxSO)(AddressTimestampSelectxS))
			((ADCvalueReadyxSI)(ADCvalueReadyxS))
			((ReadADCvaluexEO)(ReadADCvaluexE))
			((TimestampOverflowxSI)(TimestampOverflowxS))
			((TriggerxSI)(TriggerxS))
			((AddressMSBxDO)(AddressMSBxD))
			((ResetTimestampxSBI)(SynchronizerResetTimestampxSB))
		)
		(_use (_entity . monitorStateMachine)
		)
	)
	(_instantiation ADCStateMachine_1 0 556 (_component ADCStateMachine )
		(_port
			((ClockxCI)(IfClockxC))
			((ADCclockxCO)(ADCclockxC))
			((ResetxRBI)(ADCsmRstxE))
			((ADCwordxDI)(ADCwordxDI))
			((ADCoutxDO)(ADCdataxD))
			((ADCoexEBO)(ADCoexEB))
			((ADCstbyxEO)(ADCstbyxE))
			((ADCovrxSI)(ADCovrxS))
			((RegisterWritexEO)(ADCregWritexE))
			((SRLatchxEI)(SRLatchxE))
			((RunADCxSI)(RunADCxS))
			((ExposurexDI)(ExposurexD))
			((ColSettlexDI)(ColSettlexD))
			((RowSettlexDI)(RowSettlexD))
			((ResSettlexDI)(ResSettlexD))
			((FramePeriodxDI)(FramePeriodxD))
			((SBRet10xEI)(SBRet10xE))
			((TestPixelxEI)(TestPixelxE))
			((ExtTriggerxEI)(ExtTriggerxE))
			((CDVSTestSRRowInxSO)(CDVSTestSRRowInxS))
			((CDVSTestSRRowClockxSO)(CDVSTestSRRowClockxS))
			((CDVSTestSRColInxSO)(CDVSTestSRColInxS))
			((CDVSTestSRColClockxSO)(CDVSTestSRColClockxS))
			((CDVSTestColMode0xSO)(CDVSTestColMode0xS))
			((CDVSTestColMode1xSO)(CDVSTestColMode1xS))
			((CDVSTestApsTxGatexSO)(CDVSTestApsTxGatexS))
			((ADCStateOutputLEDxSO)(ADCStateOutputLEDxS))
		)
		(_use (_entity . ADCStateMachine)
			(_port
				((ClockxCI)(ClockxCI))
				((ADCclockxCO)(ADCclockxCO))
				((ResetxRBI)(ResetxRBI))
				((ADCwordxDI)(ADCwordxDI))
				((ADCoutxDO)(ADCoutxDO))
				((ADCstbyxEO)(ADCstbyxEO))
				((ADCoexEBO)(ADCoexEBO))
				((ADCovrxSI)(ADCovrxSI))
				((RegisterWritexEO)(RegisterWritexEO))
				((SRLatchxEI)(SRLatchxEI))
				((RunADCxSI)(RunADCxSI))
				((ExposurexDI)(ExposurexDI))
				((ColSettlexDI)(ColSettlexDI))
				((RowSettlexDI)(RowSettlexDI))
				((ResSettlexDI)(ResSettlexDI))
				((FramePeriodxDI)(FramePeriodxDI))
				((SBRet10xEI)(SBRet10xEI))
				((TestPixelxEI)(TestPixelxEI))
				((ExtTriggerxEI)(ExtTriggerxEI))
				((CDVSTestSRRowInxSO)(CDVSTestSRRowInxSO))
				((CDVSTestSRRowClockxSO)(CDVSTestSRRowClockxSO))
				((CDVSTestSRColInxSO)(CDVSTestSRColInxSO))
				((CDVSTestSRColClockxSO)(CDVSTestSRColClockxSO))
				((CDVSTestColMode0xSO)(CDVSTestColMode0xSO))
				((CDVSTestColMode1xSO)(CDVSTestColMode1xSO))
				((CDVSTestApsTxGatexSO)(CDVSTestApsTxGatexSO))
				((ADCStateOutputLEDxSO)(ADCStateOutputLEDxSO))
			)
		)
	)
	(_instantiation ADCvalueReady_1 0 590 (_component ADCvalueReady )
		(_port
			((ClockxCI)(ClockxC))
			((ResetxRBI)(ResetxRB))
			((RegisterWritexEI)(ADCregWritexE))
			((ReadValuexEI)(ReadADCvaluexE))
			((ValueReadyxSO)(ADCvalueReadyxS))
		)
		(_use (_entity . ADCvalueReady)
		)
	)
	(_instantiation cDVSResetStateMachine_1 0 598 (_component cDVSResetStateMachine )
		(_port
			((ClockxCI)(ClockxC))
			((ResetxRBI)(ResetxRB))
			((AERackxSBI)(AERREQxSB))
			((RxcolGxSI)(RxcolGxS))
			((cDVSresetxRBI)(PE3xSI))
			((CDVSresetxRBO)(CDVSTestPeriodicChipResetxRB))
		)
		(_use (_entity . cDVSResetStateMachine)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal FX2FifoDataxDIO ~STD_LOGIC_VECTOR{15~downto~0}~12 0 29 (_entity (_out ))))
		(_port (_internal FX2FifoInFullxSBI ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal FX2FifoWritexEBO ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_port (_internal FX2FifoReadxEBO ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
		(_port (_internal FX2FifoPktEndxSBO ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal FX2FifoAddressxDO ~STD_LOGIC_VECTOR{1~downto~0}~12 0 35 (_entity (_out ))))
		(_port (_internal IfClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_in ))))
		(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ))))
		(_port (_internal Sync1xABI ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_in ))))
		(_port (_internal SynchOutxSBO ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_out ))))
		(_port (_internal PC0xSIO ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_inout ))))
		(_port (_internal PC1xSIO ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_inout ))))
		(_port (_internal PC2xSIO ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_inout ))))
		(_port (_internal PC3xSIO ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_inout ))))
		(_port (_internal PA0xSIO ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_inout ))))
		(_port (_internal PA1xSIO ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_inout ))))
		(_port (_internal PA3xSIO ~extieee.std_logic_1164.STD_LOGIC 0 56 (_entity (_inout ))))
		(_port (_internal PA7xSIO ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_inout ))))
		(_port (_internal PE2xSI ~extieee.std_logic_1164.STD_LOGIC 0 59 (_entity (_in ))))
		(_port (_internal PE3xSI ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_in ))))
		(_port (_internal FXLEDxSI ~extieee.std_logic_1164.STD_LOGIC 0 62 (_entity (_in ))))
		(_port (_internal ADCclockxCO ~extieee.std_logic_1164.STD_LOGIC 0 65 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~12 0 66 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_port (_internal ADCwordxDI ~STD_LOGIC_VECTOR{9~downto~0}~12 0 66 (_entity (_in ))))
		(_port (_internal ADCoexEBO ~extieee.std_logic_1164.STD_LOGIC 0 68 (_entity (_out ))))
		(_port (_internal ADCstbyxEO ~extieee.std_logic_1164.STD_LOGIC 0 69 (_entity (_out ))))
		(_port (_internal ADCovrxSI ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_in ))))
		(_port (_internal CDVSTestSRRowClockxSO ~extieee.std_logic_1164.STD_LOGIC 0 72 (_entity (_out ))))
		(_port (_internal CDVSTestSRColClockxSO ~extieee.std_logic_1164.STD_LOGIC 0 73 (_entity (_out ))))
		(_port (_internal CDVSTestSRRowInxSO ~extieee.std_logic_1164.STD_LOGIC 0 74 (_entity (_out ))))
		(_port (_internal CDVSTestSRColInxSO ~extieee.std_logic_1164.STD_LOGIC 0 75 (_entity (_out ))))
		(_port (_internal CDVSTestBiasEnablexEO ~extieee.std_logic_1164.STD_LOGIC 0 77 (_entity (_out ))))
		(_port (_internal CDVSTestChipResetxRBO ~extieee.std_logic_1164.STD_LOGIC 0 78 (_entity (_out ))))
		(_port (_internal CDVSTestColMode0xSO ~extieee.std_logic_1164.STD_LOGIC 0 80 (_entity (_out ))))
		(_port (_internal CDVSTestColMode1xSO ~extieee.std_logic_1164.STD_LOGIC 0 81 (_entity (_out ))))
		(_port (_internal CDVSTestBiasDiagSelxSO ~extieee.std_logic_1164.STD_LOGIC 0 83 (_entity (_out ))))
		(_port (_internal CDVSTestBiasBitOutxSI ~extieee.std_logic_1164.STD_LOGIC 0 84 (_entity (_in ))))
		(_port (_internal CDVSTestApsTxGatexSO ~extieee.std_logic_1164.STD_LOGIC 0 86 (_entity (_out ))))
		(_port (_internal LED1xSO ~extieee.std_logic_1164.STD_LOGIC 0 89 (_entity (_out ))))
		(_port (_internal LED2xSO ~extieee.std_logic_1164.STD_LOGIC 0 90 (_entity (_out ))))
		(_port (_internal LED3xSO ~extieee.std_logic_1164.STD_LOGIC 0 91 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 93 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal DebugxSIO ~STD_LOGIC_VECTOR{15~downto~0}~122 0 93 (_entity (_inout ))))
		(_port (_internal AERMonitorREQxABI ~extieee.std_logic_1164.STD_LOGIC 0 96 (_entity (_in ))))
		(_port (_internal AERMonitorACKxSBO ~extieee.std_logic_1164.STD_LOGIC 0 97 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~124 0 98 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_port (_internal AERMonitorAddressxDI ~STD_LOGIC_VECTOR{9~downto~0}~124 0 98 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 115 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~132 0 178 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~134 0 183 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~13 0 193 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~13 0 194 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 201 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~136 0 202 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~138 0 203 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 204 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1312 0 205 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~1318 0 254 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1320 0 267 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 274 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~1324 0 285 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_signal (_internal MonitorTimestampxD ~STD_LOGIC_VECTOR{13~downto~0}~1324 0 285 (_architecture (_uni ))))
		(_signal (_internal ActualTimestampxD ~STD_LOGIC_VECTOR{13~downto~0}~1324 0 286 (_architecture (_uni ))))
		(_signal (_internal TimestampRegWritexE ~extieee.std_logic_1164.STD_LOGIC 0 289 (_architecture (_uni ))))
		(_signal (_internal SyncInxAB ~extieee.std_logic_1164.STD_LOGIC 0 291 (_architecture (_uni ))))
		(_signal (_internal AERREQxSB ~extieee.std_logic_1164.STD_LOGIC 0 293 (_architecture (_uni ))))
		(_signal (_internal AERReqSyncxSBN ~extieee.std_logic_1164.STD_LOGIC 0 293 (_architecture (_uni ))))
		(_signal (_internal AERMonitorACKxSB ~extieee.std_logic_1164.STD_LOGIC 0 295 (_architecture (_uni ))))
		(_signal (_internal UseLongAckxS ~extieee.std_logic_1164.STD_LOGIC 0 296 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1326 0 299 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal AddressTimestampSelectxS ~STD_LOGIC_VECTOR{1~downto~0}~1326 0 299 (_architecture (_uni ))))
		(_signal (_internal IncEventCounterxS ~extieee.std_logic_1164.STD_LOGIC 0 305 (_architecture (_uni ))))
		(_signal (_internal ResetEventCounterxS ~extieee.std_logic_1164.STD_LOGIC 0 306 (_architecture (_uni ))))
		(_signal (_internal ResetEarlyPaketTimerxS ~extieee.std_logic_1164.STD_LOGIC 0 307 (_architecture (_uni ))))
		(_signal (_internal EarlyPaketTimerOverflowxS ~extieee.std_logic_1164.STD_LOGIC 0 308 (_architecture (_uni ))))
		(_signal (_internal SMResetEarlyPaketTimerxS ~extieee.std_logic_1164.STD_LOGIC 0 309 (_architecture (_uni ))))
		(_signal (_internal ECResetEarlyPaketTimerxS ~extieee.std_logic_1164.STD_LOGIC 0 310 (_architecture (_uni ))))
		(_signal (_internal ClockxC ~extieee.std_logic_1164.STD_LOGIC 0 313 (_architecture (_uni )(_event))))
		(_signal (_internal IfClockxC ~extieee.std_logic_1164.STD_LOGIC 0 313 (_architecture (_uni ))))
		(_signal (_internal ResetxRB ~extieee.std_logic_1164.STD_LOGIC 0 314 (_architecture (_uni ))))
		(_signal (_internal ResetxR ~extieee.std_logic_1164.STD_LOGIC 0 314 (_architecture (_uni ))))
		(_signal (_internal RunxS ~extieee.std_logic_1164.STD_LOGIC 0 315 (_architecture (_uni ))))
		(_signal (_internal CounterResetxRB ~extieee.std_logic_1164.STD_LOGIC 0 316 (_architecture (_uni ))))
		(_signal (_internal SynchronizerResetTimestampxSB ~extieee.std_logic_1164.STD_LOGIC 0 317 (_architecture (_uni ))))
		(_signal (_internal CDVSTestChipResetxRB ~extieee.std_logic_1164.STD_LOGIC 0 318 (_internal (_uni ))))
		(_signal (_internal CDVSTestPeriodicChipResetxRB ~extieee.std_logic_1164.STD_LOGIC 0 319 (_architecture (_uni ))))
		(_signal (_internal RxcolGxS ~extieee.std_logic_1164.STD_LOGIC 0 320 (_architecture (_uni ))))
		(_signal (_internal TimestampOverflowxS ~extieee.std_logic_1164.STD_LOGIC 0 323 (_architecture (_uni ))))
		(_signal (_internal AddressMSBxD ~STD_LOGIC_VECTOR{1~downto~0}~1326 0 324 (_architecture (_uni ))))
		(_signal (_internal TimestampMasterxS ~extieee.std_logic_1164.STD_LOGIC 0 325 (_architecture (_uni ))))
		(_signal (_internal FifoTransactionxS ~extieee.std_logic_1164.STD_LOGIC 0 328 (_architecture (_uni ))))
		(_signal (_internal FX2FifoWritexEB ~extieee.std_logic_1164.STD_LOGIC 0 329 (_architecture (_uni ))))
		(_signal (_internal FX2FifoPktEndxSB ~extieee.std_logic_1164.STD_LOGIC 0 330 (_architecture (_uni ))))
		(_signal (_internal SyncOutxSB ~extieee.std_logic_1164.STD_LOGIC 0 331 (_architecture (_uni ))))
		(_signal (_internal HostResetTimestampxS ~extieee.std_logic_1164.STD_LOGIC 0 332 (_architecture (_uni ))))
		(_signal (_internal TriggerxS ~extieee.std_logic_1164.STD_LOGIC 0 334 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~1328 0 336 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_signal (_internal AddressRegOutxD ~STD_LOGIC_VECTOR{9~downto~0}~1328 0 336 (_architecture (_uni ))))
		(_signal (_internal AddressRegWritexE ~extieee.std_logic_1164.STD_LOGIC 0 337 (_architecture (_uni ))))
		(_signal (_internal AddressRegOut8xD ~extieee.std_logic_1164.STD_LOGIC 0 338 (_architecture (_uni ))))
		(_signal (_internal IncxS ~extieee.std_logic_1164.STD_LOGIC 0 341 (_architecture (_uni ))))
		(_signal (_internal ReadADCvaluexE ~extieee.std_logic_1164.STD_LOGIC 0 344 (_architecture (_uni ))))
		(_signal (_internal ADCvalueReadyxS ~extieee.std_logic_1164.STD_LOGIC 0 344 (_architecture (_uni ))))
		(_signal (_internal ADCregInxD ~STD_LOGIC_VECTOR{13~downto~0}~1324 0 345 (_architecture (_uni ))))
		(_signal (_internal ADCregOutxD ~STD_LOGIC_VECTOR{13~downto~0}~1324 0 346 (_architecture (_uni ))))
		(_signal (_internal ADCregWritexE ~extieee.std_logic_1164.STD_LOGIC 0 347 (_architecture (_uni ))))
		(_signal (_internal ADCdataxD ~STD_LOGIC_VECTOR{13~downto~0}~1324 0 348 (_architecture (_uni ))))
		(_signal (_internal SBRet10xE ~extieee.std_logic_1164.STD_LOGIC 0 349 (_architecture (_uni ))))
		(_signal (_internal ADCsmRstxE ~extieee.std_logic_1164.STD_LOGIC 0 351 (_architecture (_uni ))))
		(_signal (_internal ADCclockxC ~extieee.std_logic_1164.STD_LOGIC 0 352 (_architecture (_uni ))))
		(_signal (_internal ADCoexEB ~extieee.std_logic_1164.STD_LOGIC 0 353 (_architecture (_uni ))))
		(_signal (_internal ADCstbyxE ~extieee.std_logic_1164.STD_LOGIC 0 354 (_architecture (_uni ))))
		(_signal (_internal ADCovrxS ~extieee.std_logic_1164.STD_LOGIC 0 355 (_architecture (_uni ))))
		(_signal (_internal CDVSTestSRRowClockxS ~extieee.std_logic_1164.STD_LOGIC 0 356 (_architecture (_uni ))))
		(_signal (_internal CDVSTestSRRowInxS ~extieee.std_logic_1164.STD_LOGIC 0 356 (_architecture (_uni ))))
		(_signal (_internal CDVSTestSRColClockxS ~extieee.std_logic_1164.STD_LOGIC 0 357 (_architecture (_uni ))))
		(_signal (_internal CDVSTestSRColInxS ~extieee.std_logic_1164.STD_LOGIC 0 357 (_architecture (_uni ))))
		(_signal (_internal CDVSTestColMode0xS ~extieee.std_logic_1164.STD_LOGIC 0 358 (_architecture (_uni ))))
		(_signal (_internal CDVSTestColMode1xS ~extieee.std_logic_1164.STD_LOGIC 0 358 (_architecture (_uni ))))
		(_signal (_internal CDVSTestApsTxGatexS ~extieee.std_logic_1164.STD_LOGIC 0 359 (_architecture (_uni ))))
		(_signal (_internal ExtTriggerxE ~extieee.std_logic_1164.STD_LOGIC 0 360 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{95~downto~0}~13 0 362 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 95)(i 0))))))
		(_signal (_internal SRDataOutxD ~STD_LOGIC_VECTOR{95~downto~0}~13 0 362 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1330 0 364 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal ExposurexD ~STD_LOGIC_VECTOR{15~downto~0}~1330 0 364 (_architecture (_uni ))))
		(_signal (_internal ColSettlexD ~STD_LOGIC_VECTOR{15~downto~0}~1330 0 364 (_architecture (_uni ))))
		(_signal (_internal RowSettlexD ~STD_LOGIC_VECTOR{15~downto~0}~1330 0 364 (_architecture (_uni ))))
		(_signal (_internal ResSettlexD ~STD_LOGIC_VECTOR{15~downto~0}~1330 0 364 (_architecture (_uni ))))
		(_signal (_internal FramePeriodxD ~STD_LOGIC_VECTOR{15~downto~0}~1330 0 365 (_architecture (_uni ))))
		(_signal (_internal TestPixelxE ~extieee.std_logic_1164.STD_LOGIC 0 366 (_architecture (_uni ))))
		(_signal (_internal SRoutxD ~extieee.std_logic_1164.STD_LOGIC 0 368 (_architecture (_uni ))))
		(_signal (_internal SRinxD ~extieee.std_logic_1164.STD_LOGIC 0 368 (_architecture (_uni ))))
		(_signal (_internal SRLatchxE ~extieee.std_logic_1164.STD_LOGIC 0 368 (_architecture (_uni ))))
		(_signal (_internal SRClockxC ~extieee.std_logic_1164.STD_LOGIC 0 368 (_architecture (_uni ))))
		(_signal (_internal RunADCxS ~extieee.std_logic_1164.STD_LOGIC 0 369 (_architecture (_uni ))))
		(_signal (_internal ADCStateOutputLEDxS ~extieee.std_logic_1164.STD_LOGIC 0 371 (_architecture (_uni ))))
		(_signal (_internal LockxS ~extieee.std_logic_1164.STD_LOGIC 0 374 (_architecture (_uni ))))
		(_signal (_internal FifoDataInxD ~STD_LOGIC_VECTOR{15~downto~0}~1330 0 377 (_architecture (_uni ))))
		(_signal (_internal FifoDataOutxD ~STD_LOGIC_VECTOR{15~downto~0}~1330 0 377 (_architecture (_uni ))))
		(_signal (_internal FifoWritexE ~extieee.std_logic_1164.STD_LOGIC 0 378 (_architecture (_uni ))))
		(_signal (_internal FifoReadxE ~extieee.std_logic_1164.STD_LOGIC 0 378 (_architecture (_uni ))))
		(_signal (_internal FifoEmptyxS ~extieee.std_logic_1164.STD_LOGIC 0 379 (_architecture (_uni ))))
		(_signal (_internal FifoAlmostEmptyxS ~extieee.std_logic_1164.STD_LOGIC 0 379 (_architecture (_uni ))))
		(_signal (_internal FifoFullxS ~extieee.std_logic_1164.STD_LOGIC 0 379 (_architecture (_uni ))))
		(_signal (_internal FifoAlmostFullxS ~extieee.std_logic_1164.STD_LOGIC 0 379 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1332 0 382 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal selectADC ~STD_LOGIC_VECTOR{1~downto~0}~1332 0 382 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1334 0 383 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal selectaddress ~STD_LOGIC_VECTOR{1~downto~0}~1334 0 383 (_architecture (_string \"01"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1336 0 384 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal selecttimestamp ~STD_LOGIC_VECTOR{1~downto~0}~1336 0 384 (_architecture (_string \"00"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1338 0 385 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal selecttrigger ~STD_LOGIC_VECTOR{1~downto~0}~1338 0 385 (_architecture (_string \"10"\))))
		(_process
			(line__388(_architecture 0 0 388 (_assignment (_simple)(_alias((IfClockxC)(IfClockxCI)))(_target(60))(_sensitivity(6)))))
			(line__389(_architecture 1 0 389 (_assignment (_simple)(_alias((ADCclockxCO)(ADCclockxC)))(_target(21))(_sensitivity(90)))))
			(line__402(_architecture 2 0 402 (_assignment (_simple)(_alias((CDVSTestBiasDiagSelxSO)(PA0xSIO)))(_target(34))(_sensitivity(14)))))
			(line__405(_architecture 3 0 405 (_assignment (_simple)(_alias((ResetxRB)(ResetxRBI)))(_target(61))(_sensitivity(7)))))
			(line__406(_architecture 4 0 406 (_assignment (_simple)(_target(62))(_sensitivity(7)))))
			(line__407(_architecture 5 0 407 (_assignment (_simple)(_alias((CounterResetxRB)(SynchronizerResetTimestampxSB)))(_target(64))(_sensitivity(65)))))
			(line__409(_architecture 6 0 409 (_assignment (_simple)(_alias((FX2FifoReadxEBO)(_string \"1"\)))(_target(3)))))
			(line__411(_architecture 7 0 411 (_assignment (_simple)(_alias((SyncInxAB)(Sync1xABI)))(_target(47))(_sensitivity(8)))))
			(line__424(_architecture 8 0 424 (_assignment (_simple)(_alias((ExposurexD)(SRDataOutxD(d_15_0))))(_target(103))(_sensitivity(102(d_15_0))))))
			(line__425(_architecture 9 0 425 (_assignment (_simple)(_alias((ColSettlexD)(SRDataOutxD(d_31_16))))(_target(104))(_sensitivity(102(d_31_16))))))
			(line__426(_architecture 10 0 426 (_assignment (_simple)(_alias((RowSettlexD)(SRDataOutxD(d_47_32))))(_target(105))(_sensitivity(102(d_47_32))))))
			(line__427(_architecture 11 0 427 (_assignment (_simple)(_alias((ResSettlexD)(SRDataOutxD(d_63_48))))(_target(106))(_sensitivity(102(d_63_48))))))
			(line__428(_architecture 12 0 428 (_assignment (_simple)(_alias((FramePeriodxD)(SRDataOutxD(d_79_64))))(_target(107))(_sensitivity(102(d_79_64))))))
			(line__429(_architecture 13 0 429 (_assignment (_simple)(_alias((TestPixelxE)(SRDataOutxD(94))))(_target(108))(_sensitivity(102(94))))))
			(line__430(_architecture 14 0 430 (_assignment (_simple)(_alias((SBRet10xE)(SRDataOutxD(95))))(_target(88))(_sensitivity(102(95))))))
			(line__447(_architecture 15 0 447 (_assignment (_simple)(_alias((FX2FifoDataxDIO)(FifoDataOutxD)))(_target(0))(_sensitivity(117)))))
			(line__479(_architecture 16 0 479 (_assignment (_simple)(_alias((ADCregInxD)(ADCdataxD)))(_target(84))(_sensitivity(87)))))
			(line__517(_architecture 17 0 517 (_assignment (_simple)(_alias((TimestampMasterxS)(_string \"1"\)))(_target(71)))))
			(line__587(_architecture 18 0 587 (_assignment (_simple)(_alias((ADCovrxS)(ADCovrxSI)))(_target(93))(_sensitivity(25)))))
			(line__588(_architecture 19 0 588 (_assignment (_simple)(_target(89))(_sensitivity(61)(63)))))
			(line__607(_architecture 20 0 607 (_assignment (_simple)(_alias((SynchOutxSBO)(SyncOutxSB)))(_target(9))(_sensitivity(75)))))
			(line__608(_architecture 21 0 608 (_assignment (_simple)(_alias((FX2FifoPktEndxSBO)(FX2FifoPktEndxSB)))(_target(4))(_sensitivity(74)))))
			(line__609(_architecture 22 0 609 (_assignment (_simple)(_alias((FX2FifoWritexEBO)(FX2FifoWritexEB)))(_target(2))(_sensitivity(73)))))
			(line__610(_architecture 23 0 610 (_assignment (_simple)(_alias((AERMonitorACKxSBO)(AERMonitorACKxSB)))(_target(42))(_sensitivity(50)))))
			(line__613(_architecture 24 0 613 (_assignment (_simple)(_target(55))(_sensitivity(57)(58)))))
			(line__617(_architecture 25 0 617 (_assignment (_simple)(_target(80))(_sensitivity(78(9))(78(8))))))
			(line__624(_architecture 26 0 624 (_assignment (_simple)(_target(116))(_sensitivity(44)(52)(70)(78(d_7_0))(78(9))(80)(85)))))
			(line__631(_architecture 27 0 631 (_assignment (_simple)(_alias((LED1xSO)(CDVSTestChipResetxRB)))(_target(37))(_sensitivity(19)))))
			(line__632(_architecture 28 0 632 (_assignment (_simple)(_alias((LED2xSO)(RunxS)))(_target(38))(_sensitivity(63)))))
			(line__633(_architecture 29 0 633 (_assignment (_simple)(_alias((LED3xSO)(ADCStateOutputLEDxS)))(_target(39))(_sensitivity(114)))))
			(line__636(_architecture 30 0 636 (_assignment (_simple)(_alias((CDVSTestChipResetxRBO)(CDVSTestChipResetxRB)))(_target(31))(_sensitivity(19)))))
			(line__642(_architecture 31 0 642 (_assignment (_simple)(_target(30))(_sensitivity(18)))))
			(line__644(_architecture 32 0 644 (_assignment (_simple)(_alias((HostResetTimestampxS)(PA7xSIO)))(_target(76))(_sensitivity(17)))))
			(line__645(_architecture 33 0 645 (_assignment (_simple)(_alias((RunxS)(PA3xSIO)))(_target(63))(_sensitivity(16)))))
			(line__646(_architecture 34 0 646 (_assignment (_simple)(_alias((ExtTriggerxE)(PA1xSIO)))(_target(101))(_sensitivity(15)))))
			(line__648(_architecture 35 0 648 (_assignment (_simple)(_alias((RunADCxS)(PC0xSIO)))(_target(113))(_sensitivity(10)))))
			(line__649(_architecture 36 0 649 (_assignment (_simple)(_alias((SRClockxC)(PC1xSIO)))(_target(112))(_sensitivity(11)))))
			(line__650(_architecture 37 0 650 (_assignment (_simple)(_alias((SRLatchxE)(PC2xSIO)))(_target(111))(_sensitivity(12)))))
			(line__651(_architecture 38 0 651 (_assignment (_simple)(_alias((SRinxD)(PC3xSIO)))(_target(110))(_sensitivity(13)))))
			(line__653(_architecture 39 0 653 (_assignment (_simple)(_alias((CDVSTestSRColClockxSO)(CDVSTestSRColClockxS)))(_target(27))(_sensitivity(96)))))
			(line__654(_architecture 40 0 654 (_assignment (_simple)(_alias((CDVSTestSRRowClockxSO)(CDVSTestSRRowClockxS)))(_target(26))(_sensitivity(94)))))
			(line__655(_architecture 41 0 655 (_assignment (_simple)(_alias((CDVSTestSRColInxSO)(CDVSTestSRColInxS)))(_target(29))(_sensitivity(97)))))
			(line__656(_architecture 42 0 656 (_assignment (_simple)(_alias((CDVSTestSRRowInxSO)(CDVSTestSRRowInxS)))(_target(28))(_sensitivity(95)))))
			(line__658(_architecture 43 0 658 (_assignment (_simple)(_alias((CDVSTestColMode0xSO)(CDVSTestColMode0xS)))(_target(32))(_sensitivity(98)))))
			(line__659(_architecture 44 0 659 (_assignment (_simple)(_alias((CDVSTestColMode1xSO)(CDVSTestColMode1xS)))(_target(33))(_sensitivity(99)))))
			(line__661(_architecture 45 0 661 (_assignment (_simple)(_alias((CDVSTestApsTxGatexSO)(CDVSTestApsTxGatexS)))(_target(36))(_sensitivity(100)))))
			(line__663(_architecture 46 0 663 (_assignment (_simple)(_alias((ADCstbyxEO)(ADCstbyxE)))(_target(24))(_sensitivity(92)))))
			(line__664(_architecture 47 0 664 (_assignment (_simple)(_alias((ADCoexEBO)(ADCoexEB)))(_target(23))(_sensitivity(91)))))
			(line__667(_architecture 48 0 667 (_assignment (_simple)(_alias((RxcolGxS)(_string \"0"\)))(_target(68)))))
			(line__668(_architecture 49 0 668 (_assignment (_simple)(_alias((UseLongAckxS)(_string \"0"\)))(_target(51)))))
			(line__674(_architecture 50 0 674 (_assignment (_simple)(_alias((DebugxSIO(0))(ADCStateOutputLEDxS)))(_target(40(0)))(_sensitivity(114)))))
			(synchronizer(_architecture 51 0 680 (_process (_target(48)(49))(_sensitivity(59)(41)(49))(_dssslsensitivity 1))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
	)
	(_static
		(514 )
		(33686274 33686018 33686018 514 )
	)
	(_model . Structural 55 -1
	)
)
I 000051 55 1674          1372843611093 Behavioral
(_unit VHDL (adcvalueready 0 25 (behavioral 0 36 ))
	(_version v63)
	(_time 1372843611094 2013.07.03 11:26:51)
	(_source (\./../../sourcecode/ADCvalueReady.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code d5d78587d48282c2d7dbc48fd7)
	(_entity
		(_time 1372368070373)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in )(_event))))
		(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in ))))
		(_port (_internal RegisterWritexEI ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal ReadValuexEI ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal ValueReadyxSO ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
		(_type (_internal state 0 37 (_enum1 stidle stadcvalueready stread stadcvalueready2 (_to (i 0)(i 3)))))
		(_signal (_internal StatexDP state 0 40 (_architecture (_uni ))))
		(_signal (_internal StatexDN state 0 40 (_architecture (_uni ))))
		(_process
			(p_memless(_architecture 0 0 44 (_process (_simple)(_target(6)(4))(_sensitivity(5)(2)(3)))))
			(p_memoryzing(_architecture 1 0 78 (_process (_target(5))(_sensitivity(0)(1)(6))(_dssslsensitivity 2))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Behavioral 2 -1
	)
)
I 000051 55 2661          1372843611149 Behavioral
(_unit VHDL (cdvsresetstatemachine 0 25 (behavioral 0 37 ))
	(_version v63)
	(_time 1372843611150 2013.07.03 11:26:51)
	(_source (\./../../sourcecode/cDVSResetStateMachine.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 13114214144541041612014947)
	(_entity
		(_time 1372368070692)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in )(_event))))
		(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in ))))
		(_port (_internal AERackxSBI ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal RxcolGxSI ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal cDVSresetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal CDVSresetxRBO ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ))))
		(_type (_internal state 0 38 (_enum1 stidle stevent stresetcdvs (_to (i 0)(i 2)))))
		(_signal (_internal StatexDP state 0 42 (_architecture (_uni ))))
		(_signal (_internal StatexDN state 0 42 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{18~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 18)(i 0))))))
		(_signal (_internal CountxDP ~STD_LOGIC_VECTOR{18~downto~0}~13 0 45 (_architecture (_uni ))))
		(_signal (_internal CountxDN ~STD_LOGIC_VECTOR{18~downto~0}~13 0 45 (_architecture (_uni ))))
		(_constant (_internal waitTime ~extSTD.STANDARD.INTEGER 0 47 (_architecture ((i 30)))))
		(_constant (_internal idleTime ~extSTD.STANDARD.INTEGER 0 48 (_architecture ((i 200000)))))
		(_process
			(p_memless(_architecture 0 0 53 (_process (_simple)(_target(7)(9)(5))(_sensitivity(6)(8)(2)(4)))))
			(p_memoryzing(_architecture 1 0 105 (_process (_target(6)(8))(_sensitivity(0)(1)(7)(9))(_dssslsensitivity 2))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_static
		(33686018 33686018 33686018 33686018 131586 )
		(33686018 33686018 33686018 33686018 131586 )
		(33686018 33686018 33686018 33686018 131586 )
		(33686018 33686018 33686018 33686018 131586 )
	)
	(_model . Behavioral 2 -1
	)
)
I 000051 55 2362          1372843611226 Behavioral
(_unit VHDL (shiftregister 0 30 (behavioral 0 42 ))
	(_version v63)
	(_time 1372843611227 2013.07.03 11:26:51)
	(_source (\./../../sourcecode/shiftRegister.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 6162306168363c776463753a32)
	(_entity
		(_time 1372368071005)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_generic (_internal width ~extSTD.STANDARD.NATURAL 0 32 \32\ (_entity ((i 32)))))
		(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in )(_event))))
		(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal LatchxEI ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in )(_event))))
		(_port (_internal DxDI ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ))))
		(_port (_internal QxDO ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{width-1~downto~0}~12 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal DataOutxDO ~STD_LOGIC_VECTOR{width-1~downto~0}~12 0 39 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{width-1~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_signal (_internal StatexD ~STD_LOGIC_VECTOR{width-1~downto~0}~13 0 45 (_architecture (_uni ))))
		(_process
			(p_latch(_architecture 0 0 50 (_process (_target(5))(_sensitivity(1)(2)(6))(_dssslsensitivity 2))))
			(line__60(_architecture 1 0 60 (_assignment (_simple)(_target(4))(_sensitivity(6(_index 5)))(_read(6(_index 6))))))
			(p_memorizing(_architecture 2 0 63 (_process (_simple)(_target(6(0))(6(_range 7))(6))(_sensitivity(0)(1))(_read(3)(6(_range 8))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . Behavioral 9 -1
	)
)
I 000052 55 11668         1372843611303 Behavioural
(_unit VHDL (adcstatemachine_tb 0 20 (behavioural 0 23 ))
	(_version v63)
	(_time 1372843611304 2013.07.03 11:26:51)
	(_source (\./../../ADCStateMachine_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code afadfcf8fdf8f8b8a4a0bbf5ff)
	(_entity
		(_time 1372368071331)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(ADCStateMachine
			(_object
				(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
				(_port (_internal ADCclockxCO ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_out ))))
				(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
				(_port (_internal ADCwordxDI ~STD_LOGIC_VECTOR{9~downto~0}~13 0 30 (_entity (_in ))))
				(_port (_internal ADCoutxDO ~STD_LOGIC_VECTOR{13~downto~0}~13 0 31 (_entity (_out ))))
				(_port (_internal ADCstbyxEO ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
				(_port (_internal ADCoexEBO ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ))))
				(_port (_internal ADCovrxSI ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
				(_port (_internal RegisterWritexEO ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
				(_port (_internal SRLatchxEI ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
				(_port (_internal RunADCxSI ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ))))
				(_port (_internal ExposurexDI ~STD_LOGIC_VECTOR{15~downto~0}~13 0 38 (_entity (_in ))))
				(_port (_internal ColSettlexDI ~STD_LOGIC_VECTOR{15~downto~0}~132 0 39 (_entity (_in ))))
				(_port (_internal RowSettlexDI ~STD_LOGIC_VECTOR{15~downto~0}~134 0 40 (_entity (_in ))))
				(_port (_internal ResSettlexDI ~STD_LOGIC_VECTOR{15~downto~0}~136 0 41 (_entity (_in ))))
				(_port (_internal FramePeriodxDI ~STD_LOGIC_VECTOR{15~downto~0}~138 0 42 (_entity (_in ))))
				(_port (_internal SBRet10xEI ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ))))
				(_port (_internal TestPixelxEI ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_in ))))
				(_port (_internal ExtTriggerxEI ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_in ))))
				(_port (_internal CDVSTestSRRowInxSO ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_out ))))
				(_port (_internal CDVSTestSRRowClockxSO ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_out ))))
				(_port (_internal CDVSTestSRColInxSO ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_out ))))
				(_port (_internal CDVSTestSRColClockxSO ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_out ))))
				(_port (_internal CDVSTestColMode0xSO ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_out ))))
				(_port (_internal CDVSTestColMode1xSO ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_out ))))
				(_port (_internal CDVSTestApsTxGatexSO ~extieee.std_logic_1164.STD_LOGIC 0 52 (_entity (_out ))))
				(_port (_internal ADCStateOutputLEDxSO ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_out ))))
			)
		)
	)
	(_instantiation ADCStateMachine_1 0 120 (_component ADCStateMachine )
		(_port
			((ClockxCI)(IfClockxC))
			((ADCclockxCO)(ADCclockxC))
			((ResetxRBI)(ResetxRB))
			((ADCwordxDI)(ADCwordxD))
			((ADCoutxDO)(ADCdataxD))
			((ADCstbyxEO)(ADCstbyxE))
			((ADCoexEBO)(ADCoexEB))
			((ADCovrxSI)(ADCovrxS))
			((RegisterWritexEO)(RegisterWritexE))
			((SRLatchxEI)(SRLatchxE))
			((RunADCxSI)(RunADCxS))
			((ExposurexDI)(ExposurexD))
			((ColSettlexDI)(ColSettlexD))
			((RowSettlexDI)(RowSettlexD))
			((ResSettlexDI)(ResSettlexD))
			((FramePeriodxDI)(FramePeriodxD))
			((SBRet10xEI)(SBRet10xE))
			((TestPixelxEI)(TestpixelxE))
			((ExtTriggerxEI)(ExtTriggerxE))
			((CDVSTestSRRowInxSO)(CDVSTestSRRowInxS))
			((CDVSTestSRRowClockxSO)(CDVSTestSRRowClockxS))
			((CDVSTestSRColInxSO)(CDVSTestSRColInxS))
			((CDVSTestSRColClockxSO)(CDVSTestSRColClockxS))
			((CDVSTestColMode0xSO)(CDVSTestColMode0xS))
			((CDVSTestColMode1xSO)(CDVSTestColMode1xS))
			((CDVSTestApsTxGatexSO)(CDVSTestApsTxGatexS))
			((ADCStateOutputLEDxSO)(ADCStateOutputLEDxS))
		)
		(_use (_entity . ADCStateMachine)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~13 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~13 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~132 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~134 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~136 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~138 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal IfClockxC ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ))))
		(_signal (_internal ADCclockxC ~extieee.std_logic_1164.STD_LOGIC 0 57 (_architecture (_uni ))))
		(_signal (_internal ResetxRB ~extieee.std_logic_1164.STD_LOGIC 0 58 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_signal (_internal ADCwordxD ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 59 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~1312 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_signal (_internal ADCdataxD ~STD_LOGIC_VECTOR{13~downto~0}~1312 0 60 (_architecture (_uni ))))
		(_signal (_internal ADCoexEB ~extieee.std_logic_1164.STD_LOGIC 0 61 (_architecture (_uni ))))
		(_signal (_internal ADCstbyxE ~extieee.std_logic_1164.STD_LOGIC 0 62 (_architecture (_uni ))))
		(_signal (_internal ADCovrxS ~extieee.std_logic_1164.STD_LOGIC 0 63 (_architecture (_uni ))))
		(_signal (_internal RegisterWritexE ~extieee.std_logic_1164.STD_LOGIC 0 64 (_architecture (_uni ))))
		(_signal (_internal SRLatchxE ~extieee.std_logic_1164.STD_LOGIC 0 65 (_architecture (_uni ))))
		(_signal (_internal RunADCxS ~extieee.std_logic_1164.STD_LOGIC 0 66 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 67 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal ExposurexD ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 67 (_architecture (_uni ))))
		(_signal (_internal ColSettlexD ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 68 (_architecture (_uni ))))
		(_signal (_internal RowSettlexD ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 69 (_architecture (_uni ))))
		(_signal (_internal ResSettlexD ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 70 (_architecture (_uni ))))
		(_signal (_internal FramePeriodxD ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 71 (_architecture (_uni ))))
		(_signal (_internal TestPixelxE ~extieee.std_logic_1164.STD_LOGIC 0 72 (_architecture (_uni ))))
		(_signal (_internal SBRet10xE ~extieee.std_logic_1164.STD_LOGIC 0 73 (_architecture (_uni ))))
		(_signal (_internal ExtTriggerxE ~extieee.std_logic_1164.STD_LOGIC 0 74 (_architecture (_uni ))))
		(_signal (_internal CDVSTestSRRowInxS ~extieee.std_logic_1164.STD_LOGIC 0 75 (_architecture (_uni ))))
		(_signal (_internal CDVSTestSRRowClockxS ~extieee.std_logic_1164.STD_LOGIC 0 76 (_architecture (_uni ))))
		(_signal (_internal CDVSTestSRColInxS ~extieee.std_logic_1164.STD_LOGIC 0 77 (_architecture (_uni ))))
		(_signal (_internal CDVSTestSRColClockxS ~extieee.std_logic_1164.STD_LOGIC 0 78 (_architecture (_uni ))))
		(_signal (_internal CDVSTestColMode0xS ~extieee.std_logic_1164.STD_LOGIC 0 79 (_architecture (_uni ))))
		(_signal (_internal CDVSTestColMode1xS ~extieee.std_logic_1164.STD_LOGIC 0 80 (_architecture (_uni ))))
		(_signal (_internal CDVSTestApsTxGatexS ~extieee.std_logic_1164.STD_LOGIC 0 81 (_architecture (_uni ))))
		(_signal (_internal ADCStateOutputLEDxS ~extieee.std_logic_1164.STD_LOGIC 0 82 (_architecture (_uni ))))
		(_constant (_internal Tpw_clk ~extSTD.STANDARD.TIME 0 84 (_architecture ((ns 4634391661857464543)))))
		(_process
			(clock_gen(_architecture 0 0 88 (_process (_wait_for)(_target(0)))))
			(line__94(_architecture 1 0 94 (_assignment (_simple)(_alias((ADCclockxC)(_string \"0"\)))(_target(1)))))
			(line__95(_architecture 2 0 95 (_assignment (_simple)(_target(2)))))
			(line__96(_architecture 3 0 96 (_assignment (_simple)(_target(3)))))
			(line__97(_architecture 4 0 97 (_assignment (_simple)(_target(4)))))
			(line__98(_architecture 5 0 98 (_assignment (_simple)(_alias((ADCoexEB)(_string \"0"\)))(_target(5)))))
			(line__99(_architecture 6 0 99 (_assignment (_simple)(_alias((ADCstbyxE)(_string \"0"\)))(_target(6)))))
			(line__100(_architecture 7 0 100 (_assignment (_simple)(_alias((RegisterWritexE)(_string \"0"\)))(_target(8)))))
			(line__101(_architecture 8 0 101 (_assignment (_simple)(_target(9)))))
			(line__102(_architecture 9 0 102 (_assignment (_simple)(_target(10)))))
			(line__103(_architecture 10 0 103 (_assignment (_simple)(_target(11)))))
			(line__104(_architecture 11 0 104 (_assignment (_simple)(_target(12)))))
			(line__105(_architecture 12 0 105 (_assignment (_simple)(_target(13)))))
			(line__106(_architecture 13 0 106 (_assignment (_simple)(_target(14)))))
			(line__107(_architecture 14 0 107 (_assignment (_simple)(_target(15)))))
			(line__108(_architecture 15 0 108 (_assignment (_simple)(_alias((TestPixelxE)(_string \"0"\)))(_target(16)))))
			(line__109(_architecture 16 0 109 (_assignment (_simple)(_alias((SBRet10xE)(_string \"0"\)))(_target(17)))))
			(line__110(_architecture 17 0 110 (_assignment (_simple)(_alias((ExtTriggerxE)(_string \"0"\)))(_target(18)))))
			(line__111(_architecture 18 0 111 (_assignment (_simple)(_alias((CDVSTestSRRowInxS)(_string \"0"\)))(_target(19)))))
			(line__112(_architecture 19 0 112 (_assignment (_simple)(_alias((CDVSTestSRRowClockxS)(_string \"0"\)))(_target(20)))))
			(line__113(_architecture 20 0 113 (_assignment (_simple)(_alias((CDVSTestSRColInxS)(_string \"0"\)))(_target(21)))))
			(line__114(_architecture 21 0 114 (_assignment (_simple)(_alias((CDVSTestSRColClockxS)(_string \"0"\)))(_target(22)))))
			(line__115(_architecture 22 0 115 (_assignment (_simple)(_alias((CDVSTestColMode0xS)(_string \"0"\)))(_target(23)))))
			(line__116(_architecture 23 0 116 (_assignment (_simple)(_alias((CDVSTestColMode1xS)(_string \"0"\)))(_target(24)))))
			(line__117(_architecture 24 0 117 (_assignment (_simple)(_alias((CDVSTestApsTxGatexS)(_string \"0"\)))(_target(25)))))
			(line__118(_architecture 25 0 118 (_assignment (_simple)(_alias((ADCStateOutputLEDxS)(_string \"0"\)))(_target(26)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
	(_static
		(33686274 50463491 771 )
		(67372036 67372036 67372036 1028 )
		(33686018 33686018 33686018 33686274 )
		(33686018 33686018 33686018 33751554 )
		(33686018 33686018 33686018 33686019 )
	)
	(_model . Behavioural 26 -1
	)
)
I 000051 55 13424         1372843611533 Behavioral
(_unit VHDL (adcstatemachine 0 25 (behavioral 0 57 ))
	(_version v63)
	(_time 1372843611534 2013.07.03 11:26:51)
	(_source (\./../../sourcecode/ADCStateMachine.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 999bcb9694cece8e9a9fccca88c2cc)
	(_entity
		(_time 1372368071665)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in ))))
		(_port (_internal ADCclockxCO ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_out ))))
		(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_port (_internal ADCwordxDI ~STD_LOGIC_VECTOR{9~downto~0}~12 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_port (_internal ADCoutxDO ~STD_LOGIC_VECTOR{13~downto~0}~12 0 32 (_entity (_out ))))
		(_port (_internal ADCstbyxEO ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ))))
		(_port (_internal ADCoexEBO ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ))))
		(_port (_internal ADCovrxSI ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal RegisterWritexEO ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
		(_port (_internal SRLatchxEI ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ))))
		(_port (_internal RunADCxSI ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal ExposurexDI ~STD_LOGIC_VECTOR{15~downto~0}~12 0 39 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal ColSettlexDI ~STD_LOGIC_VECTOR{15~downto~0}~122 0 40 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~124 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal RowSettlexDI ~STD_LOGIC_VECTOR{15~downto~0}~124 0 41 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~126 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal ResSettlexDI ~STD_LOGIC_VECTOR{15~downto~0}~126 0 42 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~128 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal FramePeriodxDI ~STD_LOGIC_VECTOR{15~downto~0}~128 0 43 (_entity (_in ))))
		(_port (_internal SBRet10xEI ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_in ))))
		(_port (_internal TestPixelxEI ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_in ))))
		(_port (_internal ExtTriggerxEI ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_in ))))
		(_port (_internal CDVSTestSRRowInxSO ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_out ))))
		(_port (_internal CDVSTestSRRowClockxSO ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_out ))))
		(_port (_internal CDVSTestSRColInxSO ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_out ))))
		(_port (_internal CDVSTestSRColClockxSO ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_out ))))
		(_port (_internal CDVSTestColMode0xSO ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_out ))))
		(_port (_internal CDVSTestColMode1xSO ~extieee.std_logic_1164.STD_LOGIC 0 52 (_entity (_out ))))
		(_port (_internal CDVSTestApsTxGatexSO ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_out ))))
		(_port (_internal ADCStateOutputLEDxSO ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_out ))))
		(_type (_internal ColState 0 58 (_enum1 stidle streset streleasereset streadreset stcountreset stnextreset stintegrate ststopintegrate streadsignal stcountsignal stnextsignal stwaitframe stresett stinitat streadresett stinitbt streadsignalt stwaitt (_to (i 0)(i 17)))))
		(_type (_internal RowState 0 59 (_enum1 stidle stfeedrow stinit stread stwrite strowdone stcolumndone stcolsettle (_to (i 0)(i 7)))))
		(_signal (_internal ResetxRB ~extieee.std_logic_1164.STD_LOGIC 0 61 (_architecture (_uni ))))
		(_signal (_internal StateColxDP ColState 0 64 (_architecture (_uni ))))
		(_signal (_internal StateColxDN ColState 0 64 (_architecture (_uni ))))
		(_signal (_internal StateRowxDP RowState 0 65 (_architecture (_uni ))))
		(_signal (_internal StateRowxDN RowState 0 65 (_architecture (_uni ))))
		(_signal (_internal ADCwordWritexE ~extieee.std_logic_1164.STD_LOGIC 0 66 (_architecture (_uni ))))
		(_signal (_internal ClockxC ~extieee.std_logic_1164.STD_LOGIC 0 67 (_architecture (_uni )(_event))))
		(_signal (_internal StateClockxC ~extieee.std_logic_1164.STD_LOGIC 0 68 (_architecture (_uni )(_event))))
		(_signal (_internal CDVSTestSRRowInxS ~extieee.std_logic_1164.STD_LOGIC 0 71 (_architecture (_uni ))))
		(_signal (_internal CDVSTestSRRowClockxS ~extieee.std_logic_1164.STD_LOGIC 0 71 (_architecture (_uni ))))
		(_signal (_internal CDVSTestSRColInxS ~extieee.std_logic_1164.STD_LOGIC 0 71 (_architecture (_uni ))))
		(_signal (_internal CDVSTestSRColClockxS ~extieee.std_logic_1164.STD_LOGIC 0 71 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 76 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal ADCoutMSBxS ~STD_LOGIC_VECTOR{3~downto~0}~13 0 76 (_architecture (_uni ))))
		(_signal (_internal StartPixelxS ~extieee.std_logic_1164.STD_LOGIC 0 77 (_internal (_uni ))))
		(_signal (_internal StartColxSN ~extieee.std_logic_1164.STD_LOGIC 0 78 (_architecture (_uni ))))
		(_signal (_internal StartColxSP ~extieee.std_logic_1164.STD_LOGIC 0 78 (_architecture (_uni ))))
		(_signal (_internal StartRowxSN ~extieee.std_logic_1164.STD_LOGIC 0 79 (_architecture (_uni ))))
		(_signal (_internal StartRowxSP ~extieee.std_logic_1164.STD_LOGIC 0 79 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{32~downto~0}~13 0 82 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 32)(i 0))))))
		(_signal (_internal DividerColxDP ~STD_LOGIC_VECTOR{32~downto~0}~13 0 82 (_architecture (_uni ))))
		(_signal (_internal DividerColxDN ~STD_LOGIC_VECTOR{32~downto~0}~13 0 82 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{16~downto~0}~13 0 83 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 16)(i 0))))))
		(_signal (_internal DividerRowxDP ~STD_LOGIC_VECTOR{16~downto~0}~13 0 83 (_architecture (_uni ))))
		(_signal (_internal DividerRowxDN ~STD_LOGIC_VECTOR{16~downto~0}~13 0 83 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{25~downto~0}~13 0 84 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 25)(i 0))))))
		(_signal (_internal ExposureTxD ~STD_LOGIC_VECTOR{25~downto~0}~13 0 84 (_architecture (_uni ))))
		(_signal (_internal FramePeriodxD ~STD_LOGIC_VECTOR{25~downto~0}~13 0 85 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 87 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal CountRowxDN ~STD_LOGIC_VECTOR{7~downto~0}~13 0 87 (_architecture (_uni ))))
		(_signal (_internal CountRowxDP ~STD_LOGIC_VECTOR{7~downto~0}~13 0 87 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~13 0 88 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_signal (_internal CountColxDN ~STD_LOGIC_VECTOR{17~downto~0}~13 0 88 (_architecture (_uni ))))
		(_signal (_internal CountColxDP ~STD_LOGIC_VECTOR{17~downto~0}~13 0 88 (_architecture (_uni ))))
		(_signal (_internal DoReadxS ~extieee.std_logic_1164.STD_LOGIC 0 89 (_architecture (_uni ))))
		(_signal (_internal ReadDonexS ~extieee.std_logic_1164.STD_LOGIC 0 89 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 90 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal ReadCyclexS ~STD_LOGIC_VECTOR{1~downto~0}~13 0 90 (_architecture (_uni ))))
		(_signal (_internal ColModexD ~STD_LOGIC_VECTOR{1~downto~0}~13 0 91 (_architecture (_uni ))))
		(_signal (_internal TxGatexE ~extieee.std_logic_1164.STD_LOGIC 0 92 (_architecture (_uni ))))
		(_constant (_internal SizeX ~extSTD.STANDARD.INTEGER 0 96 (_architecture ((i 240)))))
		(_constant (_internal SizeY ~extSTD.STANDARD.INTEGER 0 97 (_architecture ((i 180)))))
		(_process
			(line__101(_architecture 0 0 101 (_assignment (_simple)(_target(27))(_sensitivity(2)(18)))))
			(line__103(_architecture 1 0 103 (_assignment (_simple)(_alias((ClockxC)(ClockxCI)))(_target(33))(_sensitivity(0)))))
			(line__104(_architecture 2 0 104 (_assignment (_simple)(_alias((StateClockxC)(ClockxC)))(_target(34))(_sensitivity(33)))))
			(line__105(_architecture 3 0 105 (_assignment (_simple)(_target(1))(_sensitivity(33)))))
			(line__107(_architecture 4 0 107 (_assignment (_simple)(_alias((CDVSTestSRRowInxSO)(CDVSTestSRRowInxS)))(_target(19))(_sensitivity(35)))))
			(line__108(_architecture 5 0 108 (_assignment (_simple)(_alias((CDVSTestSRColInxSO)(CDVSTestSRColInxS)))(_target(21))(_sensitivity(37)))))
			(line__111(_architecture 6 0 111 (_assignment (_simple)(_alias((ADCoutxDO)(ADCoutMSBxS(d_3_0))(ADCwordxDI(d_9_0))))(_target(4))(_sensitivity(3(d_9_0))(39(d_3_0))))))
			(line__112(_architecture 7 0 112 (_assignment (_simple)(_target(39))(_sensitivity(42)(44)(57)))))
			(line__113(_architecture 8 0 113 (_assignment (_simple)(_alias((ADCstbyxEO)(_string \"0"\)))(_target(5)))))
			(line__114(_architecture 9 0 114 (_assignment (_simple)(_alias((ADCoexEBO)(_string \"0"\)))(_target(6)))))
			(line__116(_architecture 10 0 116 (_assignment (_simple)(_alias((CDVSTestColMode0xSO)(ColModexD(0))))(_target(23))(_sensitivity(58(0))))))
			(line__117(_architecture 11 0 117 (_assignment (_simple)(_target(24))(_sensitivity(17)(18)(58(1))))))
			(line__121(_architecture 12 0 121 (_assignment (_simple)(_alias((ADCStateOutputLEDxSO)(TestPixelxEI)))(_target(26))(_sensitivity(17)))))
			(line__123(_architecture 13 0 123 (_assignment (_simple)(_target(50))(_sensitivity(15)))))
			(line__124(_architecture 14 0 124 (_assignment (_simple)(_target(49))(_sensitivity(11)))))
			(line__126(_architecture 15 0 126 (_assignment (_simple)(_target(25))(_sensitivity(59)))))
			(p_col(_architecture 16 0 129 (_process (_simple)(_target(29)(37)(38)(41)(46)(53)(55)(57)(58)(59))(_sensitivity(10)(11)(12)(13)(14)(17)(28)(42)(45)(49)(50)(54)(56)))))
			(p_row(_architecture 17 0 322 (_process (_simple)(_target(8)(31)(32)(35)(36)(43)(48)(51)(56))(_sensitivity(12)(13)(28)(30)(47)(52)(55)(57)))))
			(p_memoryzing(_architecture 18 0 397 (_process (_target(28)(30)(42)(44)(45)(47)(52)(54))(_sensitivity(27)(34)(29)(31)(41)(43)(46)(48)(51)(53))(_dssslsensitivity 2))))
			(p_clock_chip(_architecture 19 0 434 (_process (_target(20)(22))(_sensitivity(27)(33)(36)(38))(_dssslsensitivity 2))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_static
		(33686018 33686018 770 )
		(514 )
		(771 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 514 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 2 )
		(770 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 514 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 2 )
		(515 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 )
		(33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 514 )
		(33686018 33686018 )
	)
	(_model . Behavioral 20 -1
	)
)
I 000051 55 2368          1372844449171 Behavioral
(_unit VHDL (wordregister 0 30 (behavioral 0 41 ))
	(_version v63)
	(_time 1372844449172 2013.07.03 11:40:49)
	(_source (\./../../sourcecode/wordRegister.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 999f9a96c6cfcf8f9e9c8bc3cd)
	(_entity
		(_time 1372368066647)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_generic (_internal width ~extSTD.STANDARD.NATURAL 0 32 \14\ (_entity ((i 14)))))
		(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in )(_event))))
		(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal WriteEnablexEI ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{width-1~downto~0}~12 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
		(_port (_internal DataInxDI ~STD_LOGIC_VECTOR{width-1~downto~0}~12 0 37 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{width-1~downto~0}~122 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal DataOutxDO ~STD_LOGIC_VECTOR{width-1~downto~0}~122 0 38 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{width-1~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_signal (_internal StatexDP ~STD_LOGIC_VECTOR{width-1~downto~0}~13 0 44 (_architecture (_uni ))))
		(_signal (_internal StatexDN ~STD_LOGIC_VECTOR{width-1~downto~0}~13 0 44 (_architecture (_uni ))))
		(_process
			(p_memless(_architecture 0 0 49 (_process (_simple)(_target(6)(4))(_sensitivity(5)(2)(3)))))
			(p_memorizing(_architecture 1 0 61 (_process (_target(5))(_sensitivity(0)(1)(6))(_dssslsensitivity 2))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . Behavioral 5 -1
	)
)
I 000050 55 19399         1372844449268 Structure
(_unit VHDL (aerfifo 0 14 (structure 0 30 ))
	(_version v63)
	(_time 1372844449269 2013.07.03 11:40:49)
	(_source (\./../../sourcecode/AERfifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(machxo(components)))
	(_code f7f0f2a7f5a1a1e1a2a4eeada0)
	(_entity
		(_time 1372368066962)
		(_use (std(standard))(ieee(std_logic_1164))(machxo(components)))
	)
	(_component
		(fifo8ka
			(_object
				(_generic (_internal FULLPOINTER1 ~STD_LOGIC_VECTOR{13~downto~0}~13 0 47 (_entity -1 )))
				(_generic (_internal FULLPOINTER ~STD_LOGIC_VECTOR{13~downto~0}~132 0 48 (_entity -1 )))
				(_generic (_internal AFPOINTER1 ~STD_LOGIC_VECTOR{13~downto~0}~134 0 49 (_entity -1 )))
				(_generic (_internal AEPOINTER1 ~STD_LOGIC_VECTOR{13~downto~0}~136 0 50 (_entity -1 )))
				(_generic (_internal AFPOINTER ~STD_LOGIC_VECTOR{13~downto~0}~138 0 51 (_entity -1 )))
				(_generic (_internal AEPOINTER ~STD_LOGIC_VECTOR{13~downto~0}~1310 0 52 (_entity -1 )))
				(_generic (_internal CSDECODE_R ~STD_LOGIC_VECTOR{1~downto~0}~13 0 53 (_entity -1 )))
				(_generic (_internal CSDECODE_W ~STD_LOGIC_VECTOR{1~downto~0}~1312 0 54 (_entity -1 )))
				(_generic (_internal RESETMODE ~STRING~13 0 55 (_entity -1 )))
				(_generic (_internal REGMODE ~STRING~1313 0 55 (_entity -1 )))
				(_generic (_internal DATA_WIDTH_R ~extSTD.STANDARD.INTEGER 0 56 (_entity -1 )))
				(_generic (_internal DATA_WIDTH_W ~extSTD.STANDARD.INTEGER 0 56 (_entity -1 )))
				(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 58 (_entity (_in ))))
				(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 58 (_entity (_in ))))
				(_port (_internal DI2 ~extieee.std_logic_1164.STD_LOGIC 0 58 (_entity (_in ))))
				(_port (_internal DI3 ~extieee.std_logic_1164.STD_LOGIC 0 59 (_entity (_in ))))
				(_port (_internal DI4 ~extieee.std_logic_1164.STD_LOGIC 0 59 (_entity (_in ))))
				(_port (_internal DI5 ~extieee.std_logic_1164.STD_LOGIC 0 59 (_entity (_in ))))
				(_port (_internal DI6 ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_in ))))
				(_port (_internal DI7 ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_in ))))
				(_port (_internal DI8 ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_in ))))
				(_port (_internal DI9 ~extieee.std_logic_1164.STD_LOGIC 0 61 (_entity (_in ))))
				(_port (_internal DI10 ~extieee.std_logic_1164.STD_LOGIC 0 61 (_entity (_in ))))
				(_port (_internal DI11 ~extieee.std_logic_1164.STD_LOGIC 0 61 (_entity (_in ))))
				(_port (_internal DI12 ~extieee.std_logic_1164.STD_LOGIC 0 62 (_entity (_in ))))
				(_port (_internal DI13 ~extieee.std_logic_1164.STD_LOGIC 0 62 (_entity (_in ))))
				(_port (_internal DI14 ~extieee.std_logic_1164.STD_LOGIC 0 63 (_entity (_in ))))
				(_port (_internal DI15 ~extieee.std_logic_1164.STD_LOGIC 0 63 (_entity (_in ))))
				(_port (_internal DI16 ~extieee.std_logic_1164.STD_LOGIC 0 64 (_entity (_in ))))
				(_port (_internal DI17 ~extieee.std_logic_1164.STD_LOGIC 0 64 (_entity (_in ))))
				(_port (_internal DI18 ~extieee.std_logic_1164.STD_LOGIC 0 65 (_entity (_in ))))
				(_port (_internal DI19 ~extieee.std_logic_1164.STD_LOGIC 0 65 (_entity (_in ))))
				(_port (_internal DI20 ~extieee.std_logic_1164.STD_LOGIC 0 66 (_entity (_in ))))
				(_port (_internal DI21 ~extieee.std_logic_1164.STD_LOGIC 0 66 (_entity (_in ))))
				(_port (_internal DI22 ~extieee.std_logic_1164.STD_LOGIC 0 67 (_entity (_in ))))
				(_port (_internal DI23 ~extieee.std_logic_1164.STD_LOGIC 0 67 (_entity (_in ))))
				(_port (_internal DI24 ~extieee.std_logic_1164.STD_LOGIC 0 68 (_entity (_in ))))
				(_port (_internal DI25 ~extieee.std_logic_1164.STD_LOGIC 0 68 (_entity (_in ))))
				(_port (_internal DI26 ~extieee.std_logic_1164.STD_LOGIC 0 69 (_entity (_in ))))
				(_port (_internal DI27 ~extieee.std_logic_1164.STD_LOGIC 0 69 (_entity (_in ))))
				(_port (_internal DI28 ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_in ))))
				(_port (_internal DI29 ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_in ))))
				(_port (_internal DI30 ~extieee.std_logic_1164.STD_LOGIC 0 71 (_entity (_in ))))
				(_port (_internal DI31 ~extieee.std_logic_1164.STD_LOGIC 0 71 (_entity (_in ))))
				(_port (_internal DI32 ~extieee.std_logic_1164.STD_LOGIC 0 72 (_entity (_in ))))
				(_port (_internal DI33 ~extieee.std_logic_1164.STD_LOGIC 0 72 (_entity (_in ))))
				(_port (_internal DI34 ~extieee.std_logic_1164.STD_LOGIC 0 73 (_entity (_in ))))
				(_port (_internal DI35 ~extieee.std_logic_1164.STD_LOGIC 0 73 (_entity (_in ))))
				(_port (_internal FULLI ~extieee.std_logic_1164.STD_LOGIC 0 74 (_entity (_in ))))
				(_port (_internal CSW0 ~extieee.std_logic_1164.STD_LOGIC 0 74 (_entity (_in ))))
				(_port (_internal CSW1 ~extieee.std_logic_1164.STD_LOGIC 0 75 (_entity (_in ))))
				(_port (_internal EMPTYI ~extieee.std_logic_1164.STD_LOGIC 0 75 (_entity (_in ))))
				(_port (_internal CSR0 ~extieee.std_logic_1164.STD_LOGIC 0 76 (_entity (_in ))))
				(_port (_internal CSR1 ~extieee.std_logic_1164.STD_LOGIC 0 76 (_entity (_in ))))
				(_port (_internal WE ~extieee.std_logic_1164.STD_LOGIC 0 76 (_entity (_in ))))
				(_port (_internal RE ~extieee.std_logic_1164.STD_LOGIC 0 77 (_entity (_in ))))
				(_port (_internal CLKW ~extieee.std_logic_1164.STD_LOGIC 0 77 (_entity (_in ))))
				(_port (_internal CLKR ~extieee.std_logic_1164.STD_LOGIC 0 77 (_entity (_in ))))
				(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 78 (_entity (_in ))))
				(_port (_internal RPRST ~extieee.std_logic_1164.STD_LOGIC 0 78 (_entity (_in ))))
				(_port (_internal DO0 ~extieee.std_logic_1164.STD_LOGIC 0 79 (_entity (_out ))))
				(_port (_internal DO1 ~extieee.std_logic_1164.STD_LOGIC 0 79 (_entity (_out ))))
				(_port (_internal DO2 ~extieee.std_logic_1164.STD_LOGIC 0 80 (_entity (_out ))))
				(_port (_internal DO3 ~extieee.std_logic_1164.STD_LOGIC 0 80 (_entity (_out ))))
				(_port (_internal DO4 ~extieee.std_logic_1164.STD_LOGIC 0 81 (_entity (_out ))))
				(_port (_internal DO5 ~extieee.std_logic_1164.STD_LOGIC 0 81 (_entity (_out ))))
				(_port (_internal DO6 ~extieee.std_logic_1164.STD_LOGIC 0 82 (_entity (_out ))))
				(_port (_internal DO7 ~extieee.std_logic_1164.STD_LOGIC 0 82 (_entity (_out ))))
				(_port (_internal DO8 ~extieee.std_logic_1164.STD_LOGIC 0 83 (_entity (_out ))))
				(_port (_internal DO9 ~extieee.std_logic_1164.STD_LOGIC 0 83 (_entity (_out ))))
				(_port (_internal DO10 ~extieee.std_logic_1164.STD_LOGIC 0 84 (_entity (_out ))))
				(_port (_internal DO11 ~extieee.std_logic_1164.STD_LOGIC 0 84 (_entity (_out ))))
				(_port (_internal DO12 ~extieee.std_logic_1164.STD_LOGIC 0 85 (_entity (_out ))))
				(_port (_internal DO13 ~extieee.std_logic_1164.STD_LOGIC 0 85 (_entity (_out ))))
				(_port (_internal DO14 ~extieee.std_logic_1164.STD_LOGIC 0 86 (_entity (_out ))))
				(_port (_internal DO15 ~extieee.std_logic_1164.STD_LOGIC 0 86 (_entity (_out ))))
				(_port (_internal DO16 ~extieee.std_logic_1164.STD_LOGIC 0 87 (_entity (_out ))))
				(_port (_internal DO17 ~extieee.std_logic_1164.STD_LOGIC 0 87 (_entity (_out ))))
				(_port (_internal DO18 ~extieee.std_logic_1164.STD_LOGIC 0 88 (_entity (_out ))))
				(_port (_internal DO19 ~extieee.std_logic_1164.STD_LOGIC 0 88 (_entity (_out ))))
				(_port (_internal DO20 ~extieee.std_logic_1164.STD_LOGIC 0 89 (_entity (_out ))))
				(_port (_internal DO21 ~extieee.std_logic_1164.STD_LOGIC 0 89 (_entity (_out ))))
				(_port (_internal DO22 ~extieee.std_logic_1164.STD_LOGIC 0 90 (_entity (_out ))))
				(_port (_internal DO23 ~extieee.std_logic_1164.STD_LOGIC 0 90 (_entity (_out ))))
				(_port (_internal DO24 ~extieee.std_logic_1164.STD_LOGIC 0 91 (_entity (_out ))))
				(_port (_internal DO25 ~extieee.std_logic_1164.STD_LOGIC 0 91 (_entity (_out ))))
				(_port (_internal DO26 ~extieee.std_logic_1164.STD_LOGIC 0 92 (_entity (_out ))))
				(_port (_internal DO27 ~extieee.std_logic_1164.STD_LOGIC 0 92 (_entity (_out ))))
				(_port (_internal DO28 ~extieee.std_logic_1164.STD_LOGIC 0 93 (_entity (_out ))))
				(_port (_internal DO29 ~extieee.std_logic_1164.STD_LOGIC 0 93 (_entity (_out ))))
				(_port (_internal DO30 ~extieee.std_logic_1164.STD_LOGIC 0 94 (_entity (_out ))))
				(_port (_internal DO31 ~extieee.std_logic_1164.STD_LOGIC 0 94 (_entity (_out ))))
				(_port (_internal DO32 ~extieee.std_logic_1164.STD_LOGIC 0 95 (_entity (_out ))))
				(_port (_internal DO33 ~extieee.std_logic_1164.STD_LOGIC 0 95 (_entity (_out ))))
				(_port (_internal DO34 ~extieee.std_logic_1164.STD_LOGIC 0 96 (_entity (_out ))))
				(_port (_internal DO35 ~extieee.std_logic_1164.STD_LOGIC 0 96 (_entity (_out ))))
				(_port (_internal EF ~extieee.std_logic_1164.STD_LOGIC 0 97 (_entity (_out ))))
				(_port (_internal AEF ~extieee.std_logic_1164.STD_LOGIC 0 97 (_entity (_out ))))
				(_port (_internal AFF ~extieee.std_logic_1164.STD_LOGIC 0 97 (_entity (_out ))))
				(_port (_internal FF ~extieee.std_logic_1164.STD_LOGIC 0 98 (_entity (_out ))))
			)
		)
		(vhi
			(_object
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_out ))))
			)
		)
		(vlo
			(_object
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_out ))))
			)
		)
	)
	(_instantiation AERfifo_0_1 0 140 (_component fifo8ka )
		(_generic
			((FULLPOINTER1)(_string \"01111111110001"\))
			((FULLPOINTER)(_string \"01111111111001"\))
			((AFPOINTER1)(_string \"00011111010001"\))
			((AEPOINTER1)(_string \"00000001011111"\))
			((AFPOINTER)(_string \"00011111011001"\))
			((AEPOINTER)(_string \"00000001010111"\))
			((CSDECODE_R)(_string \"11"\))
			((CSDECODE_W)(_string \"11"\))
			((RESETMODE)(_string \"ASYNC"\))
			((REGMODE)(_string \"NOREG"\))
			((DATA_WIDTH_R)((i 9)))
			((DATA_WIDTH_W)((i 9)))
		)
		(_port
			((DI0)(Data(0)))
			((DI1)(Data(1)))
			((DI2)(Data(2)))
			((DI3)(Data(3)))
			((DI4)(Data(4)))
			((DI5)(Data(5)))
			((DI6)(Data(6)))
			((DI7)(Data(7)))
			((DI8)(Data(8)))
			((DI9)(scuba_vlo))
			((DI10)(scuba_vlo))
			((DI11)(scuba_vlo))
			((DI12)(scuba_vlo))
			((DI13)(scuba_vlo))
			((DI14)(scuba_vlo))
			((DI15)(scuba_vlo))
			((DI16)(scuba_vlo))
			((DI17)(scuba_vlo))
			((DI18)(scuba_vlo))
			((DI19)(scuba_vlo))
			((DI20)(scuba_vlo))
			((DI21)(scuba_vlo))
			((DI22)(scuba_vlo))
			((DI23)(scuba_vlo))
			((DI24)(scuba_vlo))
			((DI25)(scuba_vlo))
			((DI26)(scuba_vlo))
			((DI27)(scuba_vlo))
			((DI28)(scuba_vlo))
			((DI29)(scuba_vlo))
			((DI30)(scuba_vlo))
			((DI31)(scuba_vlo))
			((DI32)(scuba_vlo))
			((DI33)(scuba_vlo))
			((DI34)(scuba_vlo))
			((DI35)(scuba_vlo))
			((FULLI)(Full_int))
			((CSW0)(scuba_vhi))
			((CSW1)(scuba_vhi))
			((EMPTYI)(Empty_int))
			((CSR0)(scuba_vhi))
			((CSR1)(scuba_vhi))
			((WE)(WrEn))
			((RE)(RdEn))
			((CLKW)(WrClock))
			((CLKR)(RdClock))
			((RST)(Reset))
			((RPRST)(RPReset))
			((DO0)(Q(0)))
			((DO1)(Q(1)))
			((DO2)(Q(2)))
			((DO3)(Q(3)))
			((DO4)(Q(4)))
			((DO5)(Q(5)))
			((DO6)(Q(6)))
			((DO7)(Q(7)))
			((DO8)(Q(8)))
			((DO9)(_open))
			((DO10)(_open))
			((DO11)(_open))
			((DO12)(_open))
			((DO13)(_open))
			((DO14)(_open))
			((DO15)(_open))
			((DO16)(_open))
			((DO17)(_open))
			((DO18)(_open))
			((DO19)(_open))
			((DO20)(_open))
			((DO21)(_open))
			((DO22)(_open))
			((DO23)(_open))
			((DO24)(_open))
			((DO25)(_open))
			((DO26)(_open))
			((DO27)(_open))
			((DO28)(_open))
			((DO29)(_open))
			((DO30)(_open))
			((DO31)(_open))
			((DO32)(_open))
			((DO33)(_open))
			((DO34)(_open))
			((DO35)(_open))
			((EF)(Empty_int))
			((AEF)(AlmostEmpty))
			((AFF)(AlmostFull))
			((FF)(Full_int))
		)
		(_use (_entity machxo fifo8ka)
			(_generic
				((DATA_WIDTH_W)((i 9)))
				((DATA_WIDTH_R)((i 9)))
				((REGMODE)(_string \"NOREG"\))
				((RESETMODE)(_string \"ASYNC"\))
				((CSDECODE_W)(_string \"11"\))
				((CSDECODE_R)(_string \"11"\))
				((AEPOINTER)(_string \"00000001010111"\))
				((AEPOINTER1)(_string \"00000001011111"\))
				((AFPOINTER)(_string \"00011111011001"\))
				((AFPOINTER1)(_string \"00011111010001"\))
				((FULLPOINTER)(_string \"01111111111001"\))
				((FULLPOINTER1)(_string \"01111111110001"\))
			)
		)
	)
	(_instantiation scuba_vhi_inst 0 173 (_component vhi )
		(_port
			((Z)(scuba_vhi))
		)
		(_use (_entity machxo vhi)
		)
	)
	(_instantiation scuba_vlo_inst 0 176 (_component vlo )
		(_port
			((Z)(scuba_vlo))
		)
		(_use (_entity machxo vlo)
		)
	)
	(_instantiation AERfifo_1_0 0 179 (_component fifo8ka )
		(_generic
			((FULLPOINTER1)(_string \"00000000000000"\))
			((FULLPOINTER)(_string \"11111111111111"\))
			((AFPOINTER1)(_string \"00000000000000"\))
			((AEPOINTER1)(_string \"00000000000000"\))
			((AFPOINTER)(_string \"11111111111111"\))
			((AEPOINTER)(_string \"11111111111111"\))
			((CSDECODE_R)(_string \"11"\))
			((CSDECODE_W)(_string \"11"\))
			((RESETMODE)(_string \"ASYNC"\))
			((REGMODE)(_string \"NOREG"\))
			((DATA_WIDTH_R)((i 9)))
			((DATA_WIDTH_W)((i 9)))
		)
		(_port
			((DI0)(Data(9)))
			((DI1)(Data(10)))
			((DI2)(Data(11)))
			((DI3)(Data(12)))
			((DI4)(Data(13)))
			((DI5)(Data(14)))
			((DI6)(Data(15)))
			((DI7)(scuba_vlo))
			((DI8)(scuba_vlo))
			((DI9)(scuba_vlo))
			((DI10)(scuba_vlo))
			((DI11)(scuba_vlo))
			((DI12)(scuba_vlo))
			((DI13)(scuba_vlo))
			((DI14)(scuba_vlo))
			((DI15)(scuba_vlo))
			((DI16)(scuba_vlo))
			((DI17)(scuba_vlo))
			((DI18)(scuba_vlo))
			((DI19)(scuba_vlo))
			((DI20)(scuba_vlo))
			((DI21)(scuba_vlo))
			((DI22)(scuba_vlo))
			((DI23)(scuba_vlo))
			((DI24)(scuba_vlo))
			((DI25)(scuba_vlo))
			((DI26)(scuba_vlo))
			((DI27)(scuba_vlo))
			((DI28)(scuba_vlo))
			((DI29)(scuba_vlo))
			((DI30)(scuba_vlo))
			((DI31)(scuba_vlo))
			((DI32)(scuba_vlo))
			((DI33)(scuba_vlo))
			((DI34)(scuba_vlo))
			((DI35)(scuba_vlo))
			((FULLI)(Full_int))
			((CSW0)(scuba_vhi))
			((CSW1)(scuba_vhi))
			((EMPTYI)(Empty_int))
			((CSR0)(scuba_vhi))
			((CSR1)(scuba_vhi))
			((WE)(WrEn))
			((RE)(RdEn))
			((CLKW)(WrClock))
			((CLKR)(RdClock))
			((RST)(Reset))
			((RPRST)(RPReset))
			((DO0)(Q(9)))
			((DO1)(Q(10)))
			((DO2)(Q(11)))
			((DO3)(Q(12)))
			((DO4)(Q(13)))
			((DO5)(Q(14)))
			((DO6)(Q(15)))
			((DO7)(_open))
			((DO8)(_open))
			((DO9)(_open))
			((DO10)(_open))
			((DO11)(_open))
			((DO12)(_open))
			((DO13)(_open))
			((DO14)(_open))
			((DO15)(_open))
			((DO16)(_open))
			((DO17)(_open))
			((DO18)(_open))
			((DO19)(_open))
			((DO20)(_open))
			((DO21)(_open))
			((DO22)(_open))
			((DO23)(_open))
			((DO24)(_open))
			((DO25)(_open))
			((DO26)(_open))
			((DO27)(_open))
			((DO28)(_open))
			((DO29)(_open))
			((DO30)(_open))
			((DO31)(_open))
			((DO32)(_open))
			((DO33)(_open))
			((DO34)(_open))
			((DO35)(_open))
			((EF)(_open))
			((AEF)(_open))
			((AFF)(_open))
			((FF)(_open))
		)
		(_use (_entity machxo fifo8ka)
			(_generic
				((DATA_WIDTH_W)((i 9)))
				((DATA_WIDTH_R)((i 9)))
				((REGMODE)(_string \"NOREG"\))
				((RESETMODE)(_string \"ASYNC"\))
				((CSDECODE_W)(_string \"11"\))
				((CSDECODE_R)(_string \"11"\))
				((AEPOINTER)(_string \"11111111111111"\))
				((AEPOINTER1)(_string \"00000000000000"\))
				((AFPOINTER)(_string \"11111111111111"\))
				((AFPOINTER1)(_string \"00000000000000"\))
				((FULLPOINTER)(_string \"11111111111111"\))
				((FULLPOINTER1)(_string \"00000000000000"\))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal Data ~STD_LOGIC_VECTOR{15~downto~0}~12 0 16 (_entity (_in ))))
		(_port (_internal WrClock ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
		(_port (_internal RdClock ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
		(_port (_internal WrEn ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_in ))))
		(_port (_internal RdEn ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_in ))))
		(_port (_internal Reset ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_in ))))
		(_port (_internal RPReset ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal Q ~STD_LOGIC_VECTOR{15~downto~0}~122 0 23 (_entity (_out ))))
		(_port (_internal Empty ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_out ))))
		(_port (_internal Full ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_out ))))
		(_port (_internal AlmostEmpty ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_out ))))
		(_port (_internal AlmostFull ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_out ))))
		(_signal (_internal scuba_vhi ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_signal (_internal Empty_int ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal Full_int ~extieee.std_logic_1164.STD_LOGIC 0 35 (_architecture (_uni ))))
		(_signal (_internal scuba_vlo ~extieee.std_logic_1164.STD_LOGIC 0 36 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~13 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~132 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~134 0 49 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~136 0 50 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~138 0 51 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~1310 0 52 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 53 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1312 0 54 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_type (_internal ~STRING~13 0 55 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_type (_internal ~STRING~1313 0 55 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_process
			(line__211(_architecture 0 0 211 (_assignment (_simple)(_alias((Empty)(Empty_int)))(_target(8))(_sensitivity(13)))))
			(line__212(_architecture 1 0 212 (_assignment (_simple)(_alias((Full)(Full_int)))(_target(9))(_sensitivity(14)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_model . Structure 2 -1
	)
)
I 000033 55 1433 0 structure_con
(_configuration VHDL (structure_con 0 217 (AERfifo))
	(_version v63)
	(_time 1372844449279 2013.07.03 11:40:49)
	(_source (\./../../sourcecode/AERfifo.vhd\))
	(_use (std(standard))(machxo(components))(ieee(std_logic_1164)))
	(_code 06000001045050110308155d53)
	(_architecture Structure
		(_instantiation AERfifo_0_1
			(_entity machxo fifo8ka V
				(_generic
					((DATA_WIDTH_W)(_code 0))
					((DATA_WIDTH_R)(_code 1))
					((REGMODE)(_code 2))
					((RESETMODE)(_code 3))
					((CSDECODE_W)(_code 4))
					((CSDECODE_R)(_code 5))
					((AEPOINTER)(_code 6))
					((AEPOINTER1)(_code 7))
					((AFPOINTER)(_code 8))
					((AFPOINTER1)(_code 9))
					((FULLPOINTER)(_code 10))
					((FULLPOINTER1)(_code 11))
				)
			)
		)
		(_instantiation scuba_vhi_inst
			(_entity machxo vhi V
			)
		)
		(_instantiation scuba_vlo_inst
			(_entity machxo vlo V
			)
		)
		(_instantiation AERfifo_1_0
			(_entity machxo fifo8ka V
				(_generic
					((DATA_WIDTH_W)(_code 12))
					((DATA_WIDTH_R)(_code 13))
					((REGMODE)(_code 14))
					((RESETMODE)(_code 15))
					((CSDECODE_W)(_code 16))
					((CSDECODE_R)(_code 17))
					((AEPOINTER)(_code 18))
					((AEPOINTER1)(_code 19))
					((AFPOINTER)(_code 20))
					((AFPOINTER1)(_code 21))
					((FULLPOINTER)(_code 22))
					((FULLPOINTER1)(_code 23))
				)
			)
		)
		(_model . Structure_CON__AERfifo__Structure__code__0 24 -1
		)
	)
)
I 000050 55 5069          1372844449355 Structure
(_unit VHDL (clockgen 0 14 (structure 0 24 ))
	(_version v63)
	(_time 1372844449356 2013.07.03 11:40:49)
	(_source (\./../../sourcecode/clockgen.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(machxo(components)))
	(_code 5453525703035642525a160e02)
	(_entity
		(_time 1372368067259)
		(_use (std(standard))(ieee(std_logic_1164))(machxo(components)))
	)
	(_component
		(vlo
			(_object
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
			)
		)
		(ehxpllc
			(_object
				(_generic (_internal DUTY ~extSTD.STANDARD.INTEGER 0 36 (_entity -1 )))
				(_generic (_internal PHASEADJ ~extSTD.STANDARD.INTEGER 0 36 (_entity -1 )))
				(_generic (_internal DELAY_CNTL ~STRING~13 0 37 (_entity -1 )))
				(_generic (_internal CLKOK_DIV ~extSTD.STANDARD.INTEGER 0 37 (_entity -1 )))
				(_generic (_internal FDEL ~extSTD.STANDARD.INTEGER 0 38 (_entity -1 )))
				(_generic (_internal CLKFB_DIV ~extSTD.STANDARD.INTEGER 0 38 (_entity -1 )))
				(_generic (_internal CLKOP_DIV ~extSTD.STANDARD.INTEGER 0 39 (_entity -1 )))
				(_generic (_internal CLKI_DIV ~extSTD.STANDARD.INTEGER 0 39 (_entity -1 )))
				(_port (_internal CLKI ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ))))
				(_port (_internal CLKFB ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ))))
				(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ))))
				(_port (_internal DDAMODE ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_in ))))
				(_port (_internal DDAIZR ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_in ))))
				(_port (_internal DDAILAG ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_in ))))
				(_port (_internal DDAIDEL0 ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ))))
				(_port (_internal DDAIDEL1 ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ))))
				(_port (_internal DDAIDEL2 ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ))))
				(_port (_internal CLKOP ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_out ))))
				(_port (_internal CLKOS ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_out ))))
				(_port (_internal CLKOK ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_out ))))
				(_port (_internal CLKINTFB ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_out ))))
				(_port (_internal LOCK ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_out ))))
			)
		)
	)
	(_instantiation scuba_vlo_inst 0 79 (_component vlo )
		(_port
			((Z)(scuba_vlo))
		)
		(_use (_entity machxo vlo)
		)
	)
	(_instantiation PLLCInst_0 0 82 (_component ehxpllc )
		(_generic
			((DUTY)((i 4)))
			((PHASEADJ)((i 0)))
			((DELAY_CNTL)(_string \"STATIC"\))
			((CLKOK_DIV)((i 2)))
			((FDEL)((i 0)))
			((CLKFB_DIV)((i 3)))
			((CLKOP_DIV)((i 8)))
			((CLKI_DIV)((i 1)))
		)
		(_port
			((CLKI)(CLK))
			((CLKFB)(CLKOP_t))
			((RST)(RESET))
			((DDAMODE)(scuba_vlo))
			((DDAIZR)(scuba_vlo))
			((DDAILAG)(scuba_vlo))
			((DDAIDEL0)(scuba_vlo))
			((DDAIDEL1)(scuba_vlo))
			((DDAIDEL2)(scuba_vlo))
			((CLKOP)(CLKOP_t))
			((CLKOS)(_open))
			((CLKOK)(_open))
			((CLKINTFB)(_open))
			((LOCK)(LOCK))
		)
		(_use (_entity machxo ehxpllc)
			(_generic
				((CLKI_DIV)((i 1)))
				((CLKFB_DIV)((i 3)))
				((CLKOP_DIV)((i 8)))
				((CLKOK_DIV)((i 2)))
				((PHASEADJ)((i 0)))
				((FDEL)((i 0)))
				((DUTY)((i 4)))
				((DELAY_CNTL)(_string \"STATIC"\))
			)
			(_port
				((clki)(CLKI))
				((clkfb)(CLKFB))
				((rst)(RST))
				((ddamode)(DDAMODE))
				((ddaizr)(DDAIZR))
				((ddailag)(DDAILAG))
				((ddaidel0)(DDAIDEL0))
				((ddaidel1)(DDAIDEL1))
				((ddaidel2)(DDAIDEL2))
				((clkos)(CLKOS))
				((clkop)(CLKOP))
				((clkok)(CLKOK))
				((lock)(LOCK))
				((clkintfb)(CLKINTFB))
			)
		)
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
		(_port (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
		(_port (_internal CLKOP ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_out ))))
		(_port (_internal LOCK ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_out ))))
		(_signal (_internal scuba_vlo ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ))))
		(_signal (_internal CLKOP_t ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_type (_internal ~STRING~13 0 37 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_process
			(line__94(_architecture 0 0 94 (_assignment (_simple)(_alias((CLKOP)(CLKOP_t)))(_target(2))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
	)
	(_model . Structure 1 -1
	)
)
I 000033 55 1120 0 structure_con
(_configuration VHDL (structure_con 0 99 (clockgen))
	(_version v63)
	(_time 1372844449364 2013.07.03 11:40:49)
	(_source (\./../../sourcecode/clockgen.vhd\))
	(_use (std(standard))(machxo(components))(ieee(std_logic_1164)))
	(_code 54525256540202435155470f01)
	(_architecture Structure
		(_instantiation scuba_vlo_inst
			(_entity machxo vlo V
			)
		)
		(_instantiation PLLCInst_0
			(_entity machxo ehxpllc V
				(_generic
					((CLKI_DIV)(_code 0))
					((CLKFB_DIV)(_code 1))
					((CLKOP_DIV)(_code 2))
					((CLKOK_DIV)(_code 3))
					((PHASEADJ)(_code 4))
					((FDEL)(_code 5))
					((DUTY)(_code 6))
					((DELAY_CNTL)(_code 7))
				)
				(_port
					((clki)(CLKI))
					((clkfb)(CLKFB))
					((rst)(RST))
					((ddamode)(DDAMODE))
					((ddaizr)(DDAIZR))
					((ddailag)(DDAILAG))
					((ddaidel0)(DDAIDEL0))
					((ddaidel1)(DDAIDEL1))
					((ddaidel2)(DDAIDEL2))
					((clkos)(CLKOS))
					((clkop)(CLKOP))
					((clkok)(CLKOK))
					((lock)(LOCK))
					((clkintfb)(CLKINTFB))
				)
			)
		)
		(_model . Structure_CON__clockgen__Structure__code__0 8 -1
		)
	)
)
I 000051 55 1879          1372844449425 Behavioral
(_unit VHDL (earlypakettimer 0 25 (behavioral 0 33 ))
	(_version v63)
	(_time 1372844449426 2013.07.03 11:40:49)
	(_source (\./../../sourcecode/earlyPaketTimer.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 9394939c91c5c585c3948ac8c2)
	(_entity
		(_time 1372368067550)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in )(_event))))
		(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in ))))
		(_port (_internal ClearxSI ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal TimerExpiredxSO ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{20~downto~0}~13 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 20)(i 0))))))
		(_signal (_internal CountxDN ~STD_LOGIC_VECTOR{20~downto~0}~13 0 36 (_architecture (_uni ))))
		(_signal (_internal CountxDP ~STD_LOGIC_VECTOR{20~downto~0}~13 0 36 (_architecture (_uni ))))
		(_process
			(p_memless(_architecture 0 0 41 (_process (_simple)(_target(3)(4))(_sensitivity(2)(5)))))
			(p_memoryzing(_architecture 1 0 55 (_process (_target(5))(_sensitivity(0)(1)(4))(_dssslsensitivity 2))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 33686018 2 )
	)
	(_model . Behavioral 2 -1
	)
)
I 000051 55 1665          1372844449497 Behavioral
(_unit VHDL (eventbeforeoverflow 0 30 (behavioral 0 39 ))
	(_version v63)
	(_time 1372844449498 2013.07.03 11:40:49)
	(_source (\./../../sourcecode/EventBeforeOverflow.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code e1e6e1b3e6b6b0f7b7b0f5bbb2)
	(_entity
		(_time 1372368067881)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in )(_event))))
		(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal OverflowxDI ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal EventxDI ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal EventBeforeOverflowxDO ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
		(_type (_internal state 0 40 (_enum1 stidle stevent stoverflow (_to (i 0)(i 2)))))
		(_signal (_internal StatexDP state 0 42 (_architecture (_uni ))))
		(_signal (_internal StatexDN state 0 42 (_architecture (_uni ))))
		(_process
			(p_memless(_architecture 0 0 47 (_process (_simple)(_target(6)(4))(_sensitivity(5)(2)(3)))))
			(p_memorizing(_architecture 1 0 74 (_process (_target(5))(_sensitivity(0)(1)(6))(_dssslsensitivity 2))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Behavioral 2 -1
	)
)
I 000051 55 1935          1372844449553 Behavioral
(_unit VHDL (eventcounter 0 26 (behavioral 0 35 ))
	(_version v63)
	(_time 1372844449554 2013.07.03 11:40:49)
	(_source (\./../../sourcecode/eventCounter.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 1f181c194f484e09491d0b454d)
	(_entity
		(_time 1372368068203)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal ClearxSI ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal IncrementxSI ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal OverflowxSO ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{8~downto~0}~13 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_signal (_internal CountxDP ~STD_LOGIC_VECTOR{8~downto~0}~13 0 37 (_architecture (_uni ))))
		(_signal (_internal CountxDN ~STD_LOGIC_VECTOR{8~downto~0}~13 0 37 (_architecture (_uni ))))
		(_process
			(p_memoryless(_architecture 0 0 41 (_process (_simple)(_target(6)(4))(_sensitivity(5)(2)(3)))))
			(p_memoryzing(_architecture 1 0 61 (_process (_target(5))(_sensitivity(0)(1)(6))(_dssslsensitivity 2))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33686018 2 )
		(33686018 33686018 2 )
		(33686018 33686018 2 )
	)
	(_model . Behavioral 2 -1
	)
)
I 000051 55 3232          1372844449608 Behavioral
(_unit VHDL (fifostatemachine 0 25 (behavioral 0 53 ))
	(_version v63)
	(_time 1372844449609 2013.07.03 11:40:49)
	(_source (\./../../sourcecode/fifoStatemachine.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 4e494e4c12191c581f405d151b)
	(_entity
		(_time 1372368068503)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in )(_event))))
		(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in ))))
		(_port (_internal RunxSI ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal FifoTransactionxSO ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
		(_port (_internal FX2FifoInFullxSBI ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal FifoEmptyxSI ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
		(_port (_internal FifoReadxEO ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_out ))))
		(_port (_internal FX2FifoWritexEBO ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_out ))))
		(_port (_internal FX2FifoPktEndxSBO ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal FX2FifoAddressxDO ~STD_LOGIC_VECTOR{1~downto~0}~12 0 42 (_entity (_out ))))
		(_port (_internal IncEventCounterxSO ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_out ))))
		(_port (_internal ResetEventCounterxSO ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_out ))))
		(_port (_internal ResetEarlyPaketTimerxSO ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_out ))))
		(_port (_internal EarlyPaketTimerOverflowxSI ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_in ))))
		(_type (_internal state 0 54 (_enum1 stidle stearlypaket1 stsetupwrite1 stwrite (_to (i 0)(i 3)))))
		(_signal (_internal StatexDP state 0 57 (_architecture (_uni ))))
		(_signal (_internal StatexDN state 0 57 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR~13 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 1))))))
		(_constant (_internal EP2 ~STD_LOGIC_VECTOR~13 0 61 (_architecture (_string \"00"\))))
		(_type (_internal ~STD_LOGIC_VECTOR~131 0 62 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 1))))))
		(_constant (_internal EP6 ~STD_LOGIC_VECTOR~131 0 62 (_architecture (_string \"10"\))))
		(_process
			(p_memless(_architecture 0 0 68 (_process (_simple)(_target(15)(3)(6)(7)(8)(9)(10)(11)(12))(_sensitivity(14)(2)(4)(5)(13)))))
			(p_memoryzing(_architecture 1 0 127 (_process (_target(14))(_sensitivity(0)(1)(15))(_dssslsensitivity 2))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . Behavioral 2 -1
	)
)
I 000051 55 6993          1372844449666 Behavioral
(_unit VHDL (monitorstatemachine 0 25 (behavioral 0 68 ))
	(_version v63)
	(_time 1372844449667 2013.07.03 11:40:49)
	(_source (\./../../sourcecode/monitorStateMachine.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 8c8bde8289db8d9a858a8989cad7df)
	(_entity
		(_time 1372368068804)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in )(_event))))
		(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in ))))
		(_port (_internal AERREQxSBI ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal AERACKxSBO ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
		(_port (_internal XxDI ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal UseLongAckxSI ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal FifoFullxSI ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in ))))
		(_port (_internal FifoWritexEO ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_out ))))
		(_port (_internal TimestampRegWritexEO ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_out ))))
		(_port (_internal AddressRegWritexEO ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal AddressTimestampSelectxSO ~STD_LOGIC_VECTOR{1~downto~0}~12 0 48 (_entity (_out ))))
		(_port (_internal ADCvalueReadyxSI ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_in ))))
		(_port (_internal ReadADCvaluexEO ~extieee.std_logic_1164.STD_LOGIC 0 52 (_entity (_out ))))
		(_port (_internal TimestampOverflowxSI ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_in ))))
		(_port (_internal TriggerxSI ~extieee.std_logic_1164.STD_LOGIC 0 58 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~122 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal AddressMSBxDO ~STD_LOGIC_VECTOR{1~downto~0}~122 0 61 (_entity (_out ))))
		(_port (_internal ResetTimestampxSBI ~extieee.std_logic_1164.STD_LOGIC 0 64 (_entity (_in ))))
		(_type (_internal state 0 69 (_enum1 stidle stwraddress stwrtime stwait stoverflow stresettimestamp stfifofull streqrelease stadc stadctime stwrtriggertime stwrtrigger (_to (i 0)(i 11)))))
		(_signal (_internal AERREQxSB ~extieee.std_logic_1164.STD_LOGIC 0 72 (_architecture (_uni ))))
		(_signal (_internal StatexDP state 0 75 (_architecture (_uni ))))
		(_signal (_internal StatexDN state 0 75 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 76 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal CountxDP ~STD_LOGIC_VECTOR{7~downto~0}~13 0 76 (_architecture (_uni ))))
		(_signal (_internal CountxDN ~STD_LOGIC_VECTOR{7~downto~0}~13 0 76 (_architecture (_uni ))))
		(_signal (_internal TriggerxDP ~extieee.std_logic_1164.STD_LOGIC 0 77 (_architecture (_uni ))))
		(_signal (_internal TriggerxDN ~extieee.std_logic_1164.STD_LOGIC 0 77 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 80 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal TimestampOverflowxDN ~STD_LOGIC_VECTOR{15~downto~0}~13 0 80 (_architecture (_uni ))))
		(_signal (_internal TimestampOverflowxDP ~STD_LOGIC_VECTOR{15~downto~0}~13 0 80 (_architecture (_uni ))))
		(_signal (_internal TimestampResetxDP ~extieee.std_logic_1164.STD_LOGIC 0 83 (_architecture (_uni ))))
		(_signal (_internal TimestampResetxDN ~extieee.std_logic_1164.STD_LOGIC 0 83 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 86 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal selectADC ~STD_LOGIC_VECTOR{1~downto~0}~13 0 86 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~132 0 87 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal selectaddress ~STD_LOGIC_VECTOR{1~downto~0}~132 0 87 (_architecture (_string \"01"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~134 0 88 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal selecttimestamp ~STD_LOGIC_VECTOR{1~downto~0}~134 0 88 (_architecture (_string \"00"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~136 0 89 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal selecttrigger ~STD_LOGIC_VECTOR{1~downto~0}~136 0 89 (_architecture (_string \"10"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~138 0 91 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal address ~STD_LOGIC_VECTOR{1~downto~0}~138 0 91 (_architecture (_string \"00"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1310 0 92 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal wrap ~STD_LOGIC_VECTOR{1~downto~0}~1310 0 92 (_architecture (_string \"10"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1312 0 93 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal timereset ~STD_LOGIC_VECTOR{1~downto~0}~1312 0 93 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 94 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal timestamp ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 94 (_architecture (_string \"01"\))))
		(_constant (_internal ackExtension ~extSTD.STANDARD.INTEGER 0 96 (_architecture ((i 5)))))
		(_process
			(line__99(_architecture 0 0 99 (_assignment (_simple)(_alias((AERREQxSB)(AERREQxSBI)))(_target(17))(_sensitivity(2)))))
			(p_memless(_architecture 1 0 102 (_process (_simple)(_target(19)(21)(23)(24)(27)(3)(7)(8)(9)(10)(12)(15))(_sensitivity(17)(18)(20)(22)(25)(26)(4)(5)(6)(11)(13)(14)(16)))))
			(p_memoryzing(_architecture 2 0 273 (_process (_target(18)(20)(22)(25)(26))(_sensitivity(0)(1)(19)(21)(23)(24)(27))(_dssslsensitivity 2))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_static
		(33686018 33686018 )
		(33686018 33686018 33686018 33686018 )
		(33686018 33686018 33686018 33686018 )
		(33686018 33686018 )
		(33686018 33686018 )
		(33686018 33686018 )
		(33686018 33686018 33686018 33686018 )
	)
	(_model . Behavioral 3 -1
	)
)
I 000051 55 4397          1372844449728 Behavioral
(_unit VHDL (synchronizerstatemachine 0 19 (behavioral 0 45 ))
	(_version v63)
	(_time 1372844449729 2013.07.03 11:40:49)
	(_source (\./../../sourcecode/synchronizerStateMachine.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code cbcdce9f909ccadd9d9cd39098)
	(_entity
		(_time 1372368069110)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_in )(_event))))
		(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_in ))))
		(_port (_internal RunxSI ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_in ))))
		(_port (_internal ConfigxSI ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
		(_port (_internal SyncInxABI ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal SyncOutxSBO ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_port (_internal TriggerxSO ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
		(_port (_internal HostResetTimestampxSI ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal ResetTimestampxSBO ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_out ))))
		(_port (_internal IncrementCounterxSO ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_out ))))
		(_type (_internal state 0 46 (_enum1 stidle sttriggerinhigh sttriggerinlow stresetslaves strunslave stslavewaitedge (_to (i 0)(i 5)))))
		(_signal (_internal StatexDP state 0 49 (_architecture (_uni ))))
		(_signal (_internal StatexDN state 0 49 (_architecture (_uni ))))
		(_signal (_internal SyncInxSB ~extieee.std_logic_1164.STD_LOGIC 0 52 (_architecture (_uni ))))
		(_signal (_internal SyncInxSBN ~extieee.std_logic_1164.STD_LOGIC 0 52 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~13 0 56 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_signal (_internal DividerxDN ~STD_LOGIC_VECTOR{6~downto~0}~13 0 56 (_architecture (_uni ))))
		(_signal (_internal DividerxDP ~STD_LOGIC_VECTOR{6~downto~0}~13 0 56 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~13 0 57 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_signal (_internal CounterxDN ~STD_LOGIC_VECTOR{13~downto~0}~13 0 57 (_architecture (_uni ))))
		(_signal (_internal CounterxDP ~STD_LOGIC_VECTOR{13~downto~0}~13 0 57 (_architecture (_uni ))))
		(_constant (_internal counterInc ~extSTD.STANDARD.INTEGER 0 63 (_process 0 ((i 89)))))
		(_constant (_internal squareWaveHighTime ~extSTD.STANDARD.INTEGER 0 64 (_process 0 ((i 50)))))
		(_constant (_internal squareWavePeriod ~extSTD.STANDARD.INTEGER 0 65 (_process 0 ((i 100)))))
		(_constant (_internal timeout ~extSTD.STANDARD.INTEGER 0 66 (_process 0 ((i 1000)))))
		(_constant (_internal resetSlavesTime ~extSTD.STANDARD.INTEGER 0 67 (_process 0 ((i 6000)))))
		(_process
			(p_memless(_architecture 0 0 62 (_process (_simple)(_target(11)(14)(16)(5)(6)(8)(9))(_sensitivity(10)(12)(15)(17)(2)(3)(4)(7)))))
			(p_mem(_architecture 1 0 223 (_process (_target(10)(15)(17))(_sensitivity(0)(1)(11)(14)(16))(_dssslsensitivity 2))))
			(synchronizer(_architecture 2 0 240 (_process (_target(12)(13))(_sensitivity(0)(13)(4))(_dssslsensitivity 1))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_static
		(33686018 131586 )
		(33686018 33686018 33686018 514 )
		(33686018 131586 )
		(33686018 33686018 33686018 514 )
		(33686018 131586 )
		(33686018 33686018 33686018 514 )
		(33686018 131586 )
		(33686018 33686018 33686018 514 )
		(33686018 131586 )
		(33686018 33686018 33686018 514 )
		(33686018 131586 )
		(33686018 33686018 33686018 514 )
		(33686018 131586 )
		(33686018 33686018 33686018 514 )
		(33686018 131586 )
		(33686018 33686018 33686018 514 )
		(33686018 131586 )
		(33686018 33686018 33686018 514 )
	)
	(_model . Behavioral 3 -1
	)
)
I 000051 55 2474          1372844449785 Behavioral
(_unit VHDL (timestampcounter 0 25 (behavioral 0 36 ))
	(_version v63)
	(_time 1372844449786 2013.07.03 11:40:49)
	(_source (\./../../sourcecode/timestampCounter.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code f9fffba9f9aef9efffadeaa2ac)
	(_entity
		(_time 1372368069416)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal IncrementxSI ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal OverflowxSO ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_port (_internal DataxDO ~STD_LOGIC_VECTOR{13~downto~0}~12 0 33 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{14~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 14)(i 0))))))
		(_signal (_internal CountxDP ~STD_LOGIC_VECTOR{14~downto~0}~13 0 38 (_architecture (_uni ))))
		(_signal (_internal CountxDN ~STD_LOGIC_VECTOR{14~downto~0}~13 0 38 (_architecture (_uni ))))
		(_signal (_internal MSbDelayedxDN ~extieee.std_logic_1164.STD_LOGIC 0 40 (_architecture (_uni ))))
		(_signal (_internal MSbDelayedxDP ~extieee.std_logic_1164.STD_LOGIC 0 40 (_architecture (_uni ))))
		(_process
			(line__44(_architecture 0 0 44 (_assignment (_simple)(_alias((DataxDO)(CountxDP(d_13_0))))(_target(4))(_sensitivity(5(d_13_0))))))
			(line__49(_architecture 1 0 49 (_assignment (_simple)(_target(3))(_sensitivity(5(14))(8)))))
			(p_memless(_architecture 2 0 52 (_process (_simple)(_target(6)(7))(_sensitivity(5)(2)))))
			(p_memoryzing(_architecture 3 0 65 (_process (_target(5)(8))(_sensitivity(0)(1)(6)(7))(_dssslsensitivity 2))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33686018 33686018 131586 )
	)
	(_model . Behavioral 4 -1
	)
)
I 000051 55 45572         1372844450091 Structural
(_unit VHDL (usbaer_top_level 0 26 (structural 0 102 ))
	(_version v63)
	(_time 1372844450092 2013.07.03 11:40:50)
	(_source (\./../../sourcecode/USBAER_top_level.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 31373c353366672730356536236836)
	(_entity
		(_time 1372368069749)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(clockgen
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 136 (_entity (_in ))))
				(_port (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 137 (_entity (_in ))))
				(_port (_internal CLKOP ~extieee.std_logic_1164.STD_LOGIC 0 138 (_entity (_out ))))
				(_port (_internal LOCK ~extieee.std_logic_1164.STD_LOGIC 0 139 (_entity (_out ))))
			)
		)
		(shiftRegister
			(_object
				(_generic (_internal width ~extSTD.STANDARD.NATURAL 0 124 (_entity -1 )))
				(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 126 (_entity (_in ))))
				(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 127 (_entity (_in ))))
				(_port (_internal LatchxEI ~extieee.std_logic_1164.STD_LOGIC 0 128 (_entity (_in ))))
				(_port (_internal DxDI ~extieee.std_logic_1164.STD_LOGIC 0 129 (_entity (_in ))))
				(_port (_internal QxDO ~extieee.std_logic_1164.STD_LOGIC 0 130 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{width-1~downto~0}~13 0 131 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 52 )(i 0))))))
				(_port (_internal DataOutxDO ~STD_LOGIC_VECTOR{width-1~downto~0}~13 0 131 (_entity (_out ))))
			)
		)
		(AERfifo
			(_object
				(_port (_internal Data ~STD_LOGIC_VECTOR{15~downto~0}~1320 0 267 (_entity (_in ))))
				(_port (_internal WrClock ~extieee.std_logic_1164.STD_LOGIC 0 268 (_entity (_in ))))
				(_port (_internal RdClock ~extieee.std_logic_1164.STD_LOGIC 0 269 (_entity (_in ))))
				(_port (_internal WrEn ~extieee.std_logic_1164.STD_LOGIC 0 270 (_entity (_in ))))
				(_port (_internal RdEn ~extieee.std_logic_1164.STD_LOGIC 0 271 (_entity (_in ))))
				(_port (_internal Reset ~extieee.std_logic_1164.STD_LOGIC 0 272 (_entity (_in ))))
				(_port (_internal RPReset ~extieee.std_logic_1164.STD_LOGIC 0 273 (_entity (_in ))))
				(_port (_internal Q ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 274 (_entity (_out ))))
				(_port (_internal Empty ~extieee.std_logic_1164.STD_LOGIC 0 275 (_entity (_out ))))
				(_port (_internal Full ~extieee.std_logic_1164.STD_LOGIC 0 276 (_entity (_out ))))
				(_port (_internal AlmostEmpty ~extieee.std_logic_1164.STD_LOGIC 0 277 (_entity (_out ))))
				(_port (_internal AlmostFull ~extieee.std_logic_1164.STD_LOGIC 0 278 (_entity (_out ))))
			)
		)
		(wordRegister
			(_object
				(_generic (_internal width ~extSTD.STANDARD.NATURAL 0 230 (_entity -1 ((i 14)))))
				(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 232 (_entity (_in ))))
				(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 233 (_entity (_in ))))
				(_port (_internal WriteEnablexEI ~extieee.std_logic_1164.STD_LOGIC 0 234 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{width-1~downto~0}~1314 0 235 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 53 )(i 0))))))
				(_port (_internal DataInxDI ~STD_LOGIC_VECTOR{width-1~downto~0}~1314 0 235 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{width-1~downto~0}~1316 0 236 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 54 )(i 0))))))
				(_port (_internal DataOutxDO ~STD_LOGIC_VECTOR{width-1~downto~0}~1316 0 236 (_entity (_out ))))
			)
		)
		(earlyPaketTimer
			(_object
				(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 259 (_entity (_in ))))
				(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 260 (_entity (_in ))))
				(_port (_internal ClearxSI ~extieee.std_logic_1164.STD_LOGIC 0 261 (_entity (_in ))))
				(_port (_internal TimerExpiredxSO ~extieee.std_logic_1164.STD_LOGIC 0 262 (_entity (_out ))))
			)
		)
		(eventCounter
			(_object
				(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 241 (_entity (_in ))))
				(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 242 (_entity (_in ))))
				(_port (_internal ClearxSI ~extieee.std_logic_1164.STD_LOGIC 0 243 (_entity (_in ))))
				(_port (_internal IncrementxSI ~extieee.std_logic_1164.STD_LOGIC 0 244 (_entity (_in ))))
				(_port (_internal OverflowxSO ~extieee.std_logic_1164.STD_LOGIC 0 245 (_entity (_out ))))
			)
		)
		(timestampCounter
			(_object
				(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 250 (_entity (_in ))))
				(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 251 (_entity (_in ))))
				(_port (_internal IncrementxSI ~extieee.std_logic_1164.STD_LOGIC 0 252 (_entity (_in ))))
				(_port (_internal OverflowxSO ~extieee.std_logic_1164.STD_LOGIC 0 253 (_entity (_out ))))
				(_port (_internal DataxDO ~STD_LOGIC_VECTOR{13~downto~0}~1318 0 254 (_entity (_out ))))
			)
		)
		(synchronizerStateMachine
			(_object
				(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 154 (_entity (_in ))))
				(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 155 (_entity (_in ))))
				(_port (_internal RunxSI ~extieee.std_logic_1164.STD_LOGIC 0 156 (_entity (_in ))))
				(_port (_internal ConfigxSI ~extieee.std_logic_1164.STD_LOGIC 0 157 (_entity (_in ))))
				(_port (_internal SyncInxABI ~extieee.std_logic_1164.STD_LOGIC 0 158 (_entity (_in ))))
				(_port (_internal SyncOutxSBO ~extieee.std_logic_1164.STD_LOGIC 0 159 (_entity (_out ))))
				(_port (_internal TriggerxSO ~extieee.std_logic_1164.STD_LOGIC 0 160 (_entity (_out ))))
				(_port (_internal HostResetTimestampxSI ~extieee.std_logic_1164.STD_LOGIC 0 161 (_entity (_in ))))
				(_port (_internal ResetTimestampxSBO ~extieee.std_logic_1164.STD_LOGIC 0 162 (_entity (_out ))))
				(_port (_internal IncrementCounterxSO ~extieee.std_logic_1164.STD_LOGIC 0 163 (_entity (_out ))))
			)
		)
		(fifoStatemachine
			(_object
				(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 106 (_entity (_in ))))
				(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 107 (_entity (_in ))))
				(_port (_internal RunxSI ~extieee.std_logic_1164.STD_LOGIC 0 108 (_entity (_in ))))
				(_port (_internal FifoTransactionxSO ~extieee.std_logic_1164.STD_LOGIC 0 109 (_entity (_out ))))
				(_port (_internal FX2FifoInFullxSBI ~extieee.std_logic_1164.STD_LOGIC 0 110 (_entity (_in ))))
				(_port (_internal FifoEmptyxSI ~extieee.std_logic_1164.STD_LOGIC 0 111 (_entity (_in ))))
				(_port (_internal FifoReadxEO ~extieee.std_logic_1164.STD_LOGIC 0 112 (_entity (_out ))))
				(_port (_internal FX2FifoWritexEBO ~extieee.std_logic_1164.STD_LOGIC 0 113 (_entity (_out ))))
				(_port (_internal FX2FifoPktEndxSBO ~extieee.std_logic_1164.STD_LOGIC 0 114 (_entity (_out ))))
				(_port (_internal FX2FifoAddressxDO ~STD_LOGIC_VECTOR{1~downto~0}~13 0 115 (_entity (_out ))))
				(_port (_internal IncEventCounterxSO ~extieee.std_logic_1164.STD_LOGIC 0 116 (_entity (_out ))))
				(_port (_internal ResetEventCounterxSO ~extieee.std_logic_1164.STD_LOGIC 0 117 (_entity (_out ))))
				(_port (_internal ResetEarlyPaketTimerxSO ~extieee.std_logic_1164.STD_LOGIC 0 118 (_entity (_out ))))
				(_port (_internal EarlyPaketTimerOverflowxSI ~extieee.std_logic_1164.STD_LOGIC 0 119 (_entity (_in ))))
			)
		)
		(monitorStateMachine
			(_object
				(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 168 (_entity (_in ))))
				(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 169 (_entity (_in ))))
				(_port (_internal AERREQxSBI ~extieee.std_logic_1164.STD_LOGIC 0 170 (_entity (_in ))))
				(_port (_internal AERACKxSBO ~extieee.std_logic_1164.STD_LOGIC 0 171 (_entity (_out ))))
				(_port (_internal XxDI ~extieee.std_logic_1164.STD_LOGIC 0 172 (_entity (_in ))))
				(_port (_internal UseLongAckxSI ~extieee.std_logic_1164.STD_LOGIC 0 173 (_entity (_in ))))
				(_port (_internal FifoFullxSI ~extieee.std_logic_1164.STD_LOGIC 0 174 (_entity (_in ))))
				(_port (_internal FifoWritexEO ~extieee.std_logic_1164.STD_LOGIC 0 175 (_entity (_out ))))
				(_port (_internal TimestampRegWritexEO ~extieee.std_logic_1164.STD_LOGIC 0 176 (_entity (_out ))))
				(_port (_internal AddressRegWritexEO ~extieee.std_logic_1164.STD_LOGIC 0 177 (_entity (_out ))))
				(_port (_internal AddressTimestampSelectxSO ~STD_LOGIC_VECTOR{1~downto~0}~132 0 178 (_entity (_out ))))
				(_port (_internal ADCvalueReadyxSI ~extieee.std_logic_1164.STD_LOGIC 0 179 (_entity (_in ))))
				(_port (_internal ReadADCvaluexEO ~extieee.std_logic_1164.STD_LOGIC 0 180 (_entity (_out ))))
				(_port (_internal TimestampOverflowxSI ~extieee.std_logic_1164.STD_LOGIC 0 181 (_entity (_in ))))
				(_port (_internal TriggerxSI ~extieee.std_logic_1164.STD_LOGIC 0 182 (_entity (_in ))))
				(_port (_internal AddressMSBxDO ~STD_LOGIC_VECTOR{1~downto~0}~134 0 183 (_entity (_out ))))
				(_port (_internal ResetTimestampxSBI ~extieee.std_logic_1164.STD_LOGIC 0 184 (_entity (_in ))))
			)
		)
		(ADCStateMachine
			(_object
				(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 190 (_entity (_in ))))
				(_port (_internal ADCclockxCO ~extieee.std_logic_1164.STD_LOGIC 0 191 (_entity (_out ))))
				(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 192 (_entity (_in ))))
				(_port (_internal ADCwordxDI ~STD_LOGIC_VECTOR{9~downto~0}~13 0 193 (_entity (_in ))))
				(_port (_internal ADCoutxDO ~STD_LOGIC_VECTOR{13~downto~0}~13 0 194 (_entity (_out ))))
				(_port (_internal ADCoexEBO ~extieee.std_logic_1164.STD_LOGIC 0 195 (_entity (_out ))))
				(_port (_internal ADCstbyxEO ~extieee.std_logic_1164.STD_LOGIC 0 196 (_entity (_out ))))
				(_port (_internal ADCovrxSI ~extieee.std_logic_1164.STD_LOGIC 0 197 (_entity (_in ))))
				(_port (_internal RegisterWritexEO ~extieee.std_logic_1164.STD_LOGIC 0 198 (_entity (_out ))))
				(_port (_internal SRLatchxEI ~extieee.std_logic_1164.STD_LOGIC 0 199 (_entity (_in ))))
				(_port (_internal RunADCxSI ~extieee.std_logic_1164.STD_LOGIC 0 200 (_entity (_in ))))
				(_port (_internal ExposurexDI ~STD_LOGIC_VECTOR{15~downto~0}~13 0 201 (_entity (_in ))))
				(_port (_internal ColSettlexDI ~STD_LOGIC_VECTOR{15~downto~0}~136 0 202 (_entity (_in ))))
				(_port (_internal RowSettlexDI ~STD_LOGIC_VECTOR{15~downto~0}~138 0 203 (_entity (_in ))))
				(_port (_internal ResSettlexDI ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 204 (_entity (_in ))))
				(_port (_internal FramePeriodxDI ~STD_LOGIC_VECTOR{15~downto~0}~1312 0 205 (_entity (_in ))))
				(_port (_internal SBRet10xEI ~extieee.std_logic_1164.STD_LOGIC 0 206 (_entity (_in ))))
				(_port (_internal TestPixelxEI ~extieee.std_logic_1164.STD_LOGIC 0 207 (_entity (_in ))))
				(_port (_internal ExtTriggerxEI ~extieee.std_logic_1164.STD_LOGIC 0 208 (_entity (_in ))))
				(_port (_internal CDVSTestSRRowInxSO ~extieee.std_logic_1164.STD_LOGIC 0 209 (_entity (_out ))))
				(_port (_internal CDVSTestSRRowClockxSO ~extieee.std_logic_1164.STD_LOGIC 0 210 (_entity (_out ))))
				(_port (_internal CDVSTestSRColInxSO ~extieee.std_logic_1164.STD_LOGIC 0 211 (_entity (_out ))))
				(_port (_internal CDVSTestSRColClockxSO ~extieee.std_logic_1164.STD_LOGIC 0 212 (_entity (_out ))))
				(_port (_internal CDVSTestColMode0xSO ~extieee.std_logic_1164.STD_LOGIC 0 213 (_entity (_out ))))
				(_port (_internal CDVSTestColMode1xSO ~extieee.std_logic_1164.STD_LOGIC 0 214 (_entity (_out ))))
				(_port (_internal CDVSTestApsTxGatexSO ~extieee.std_logic_1164.STD_LOGIC 0 215 (_entity (_out ))))
				(_port (_internal ADCStateOutputLEDxSO ~extieee.std_logic_1164.STD_LOGIC 0 216 (_entity (_out ))))
			)
		)
		(ADCvalueReady
			(_object
				(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 221 (_entity (_in ))))
				(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 222 (_entity (_in ))))
				(_port (_internal RegisterWritexEI ~extieee.std_logic_1164.STD_LOGIC 0 223 (_entity (_in ))))
				(_port (_internal ReadValuexEI ~extieee.std_logic_1164.STD_LOGIC 0 224 (_entity (_in ))))
				(_port (_internal ValueReadyxSO ~extieee.std_logic_1164.STD_LOGIC 0 225 (_entity (_out ))))
			)
		)
		(cDVSResetStateMachine
			(_object
				(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 144 (_entity (_in ))))
				(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 145 (_entity (_in ))))
				(_port (_internal AERackxSBI ~extieee.std_logic_1164.STD_LOGIC 0 146 (_entity (_in ))))
				(_port (_internal RxcolGxSI ~extieee.std_logic_1164.STD_LOGIC 0 147 (_entity (_in ))))
				(_port (_internal cDVSresetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 148 (_entity (_in ))))
				(_port (_internal CDVSresetxRBO ~extieee.std_logic_1164.STD_LOGIC 0 149 (_entity (_out ))))
			)
		)
	)
	(_instantiation uClockGen 0 391 (_component clockgen )
		(_port
			((CLK)(IFClockxCI))
			((RESET)(ResetxR))
			((CLKOP)(ClockxC))
			((LOCK)(LockxS))
		)
		(_use (_entity . clockgen)
		)
	)
	(_instantiation shiftRegister_1 0 413 (_component shiftRegister )
		(_generic
			((width)((i 96)))
		)
		(_port
			((ClockxCI)(SRClockxC))
			((ResetxRBI)(ResetxRB))
			((LatchxEI)(SRLatchxE))
			((DxDI)(SRinxD))
			((QxDO)(SRoutxD))
			((DataOutxDO)(SRDataOutxD))
		)
		(_use (_entity . shiftRegister)
			(_generic
				((width)((i 96)))
			)
			(_port
				((ClockxCI)(ClockxCI))
				((ResetxRBI)(ResetxRBI))
				((LatchxEI)(LatchxEI))
				((DxDI)(DxDI))
				((QxDO)(QxDO))
				((DataOutxDO)(DataOutxDO))
			)
		)
	)
	(_instantiation uFifo 0 432 (_component AERfifo )
		(_port
			((Data)(FifoDataInxD))
			((WrClock)(ClockxC))
			((RdClock)(IfClockxC))
			((WrEn)(FifoWritexE))
			((RdEn)(FifoReadxE))
			((Reset)(ResetxR))
			((RPReset)(ResetxR))
			((Q)(FifoDataOutxD))
			((Empty)(FifoEmptyxS))
			((Full)(FifoFullxS))
			((AlmostEmpty)(FifoAlmostEmptyxS))
			((AlmostFull)(FifoAlmostFullxS))
		)
		(_use (_entity . AERfifo)
		)
	)
	(_instantiation uMonitorAddressRegister 0 449 (_component wordRegister )
		(_generic
			((width)((i 10)))
		)
		(_port
			((ClockxCI)(ClockxC))
			((ResetxRBI)(ResetxRB))
			((WriteEnablexEI)(AddressRegWritexE))
			((DataInxDI)(AERMonitorAddressxDI))
			((DataOutxDO)(AddressRegOutxD))
		)
		(_use (_entity . wordRegister)
			(_generic
				((width)((i 10)))
			)
			(_port
				((ClockxCI)(ClockxCI))
				((ResetxRBI)(ResetxRBI))
				((WriteEnablexEI)(WriteEnablexEI))
				((DataInxDI)(DataInxDI))
				((DataOutxDO)(DataOutxDO))
			)
		)
	)
	(_instantiation uMonitorTimestampRegister 0 459 (_component wordRegister )
		(_generic
			((width)((i 14)))
		)
		(_port
			((ClockxCI)(ClockxC))
			((ResetxRBI)(ResetxRB))
			((WriteEnablexEI)(TimestampRegWritexE))
			((DataInxDI)(ActualTimestampxD))
			((DataOutxDO)(MonitorTimestampxD))
		)
		(_use (_entity . wordRegister)
			(_generic
				((width)((i 14)))
			)
			(_port
				((ClockxCI)(ClockxCI))
				((ResetxRBI)(ResetxRBI))
				((WriteEnablexEI)(WriteEnablexEI))
				((DataInxDI)(DataInxDI))
				((DataOutxDO)(DataOutxDO))
			)
		)
	)
	(_instantiation uADCRegister 0 469 (_component wordRegister )
		(_generic
			((width)((i 14)))
		)
		(_port
			((ClockxCI)(IfClockxC))
			((ResetxRBI)(ResetxRB))
			((WriteEnablexEI)(ADCregWritexE))
			((DataInxDI)(ADCregInxD))
			((DataOutxDO)(ADCregOutxD))
		)
		(_use (_entity . wordRegister)
			(_generic
				((width)((i 14)))
			)
			(_port
				((ClockxCI)(ClockxCI))
				((ResetxRBI)(ResetxRBI))
				((WriteEnablexEI)(WriteEnablexEI))
				((DataInxDI)(DataInxDI))
				((DataOutxDO)(DataOutxDO))
			)
		)
	)
	(_instantiation uEarlyPaketTimer 0 481 (_component earlyPaketTimer )
		(_port
			((ClockxCI)(ClockxC))
			((ResetxRBI)(ResetxRB))
			((ClearxSI)(ResetEarlyPaketTimerxS))
			((TimerExpiredxSO)(EarlyPaketTimerOverflowxS))
		)
		(_use (_entity . earlyPaketTimer)
		)
	)
	(_instantiation uEventCounter 0 488 (_component eventCounter )
		(_port
			((ClockxCI)(ClockxC))
			((ResetxRBI)(ResetxRB))
			((ClearxSI)(ResetEventCounterxS))
			((IncrementxSI)(IncEventCounterxS))
			((OverflowxSO)(ECResetEarlyPaketTimerxS))
		)
		(_use (_entity . eventCounter)
		)
	)
	(_instantiation uTimestampCounter 0 496 (_component timestampCounter )
		(_port
			((ClockxCI)(ClockxC))
			((ResetxRBI)(CounterResetxRB))
			((IncrementxSI)(IncxS))
			((OverflowxSO)(TimestampOverflowxS))
			((DataxDO)(ActualTimestampxD))
		)
		(_use (_entity . timestampCounter)
		)
	)
	(_instantiation uSynchronizerStateMachine_1 0 504 (_component synchronizerStateMachine )
		(_port
			((ClockxCI)(ClockxC))
			((ResetxRBI)(ResetxRB))
			((RunxSI)(RunxS))
			((ConfigxSI)(TimestampMasterxS))
			((SyncInxABI)(SyncInxAB))
			((SyncOutxSBO)(SyncOutxSB))
			((TriggerxSO)(TriggerxS))
			((HostResetTimestampxSI)(HostResetTimestampxS))
			((ResetTimestampxSBO)(SynchronizerResetTimestampxSB))
			((IncrementCounterxSO)(IncxS))
		)
		(_use (_entity . synchronizerStateMachine)
		)
	)
	(_instantiation fifoStatemachine_1 0 519 (_component fifoStatemachine )
		(_port
			((ClockxCI)(IfClockxC))
			((ResetxRBI)(ResetxRB))
			((RunxSI)(RunxS))
			((FifoTransactionxSO)(FifoTransactionxS))
			((FX2FifoInFullxSBI)(FX2FifoInFullxSBI))
			((FifoEmptyxSI)(FifoEmptyxS))
			((FifoReadxEO)(FifoReadxE))
			((FX2FifoWritexEBO)(FX2FifoWritexEB))
			((FX2FifoPktEndxSBO)(FX2FifoPktEndxSB))
			((FX2FifoAddressxDO)(FX2FifoAddressxDO))
			((IncEventCounterxSO)(IncEventCounterxS))
			((ResetEventCounterxSO)(ResetEventCounterxS))
			((ResetEarlyPaketTimerxSO)(SMResetEarlyPaketTimerxS))
			((EarlyPaketTimerOverflowxSI)(EarlyPaketTimerOverflowxS))
		)
		(_use (_entity . fifoStatemachine)
		)
	)
	(_instantiation monitorStateMachine_1 0 536 (_component monitorStateMachine )
		(_port
			((ClockxCI)(ClockxC))
			((ResetxRBI)(ResetxRB))
			((AERREQxSBI)(AERREQxSB))
			((AERACKxSBO)(AERMonitorACKxSB))
			((XxDI)(AERMonitorAddressxDI(9)))
			((UseLongAckxSI)(UseLongAckxS))
			((FifoFullxSI)(FifoFullxS))
			((FifoWritexEO)(FifoWritexE))
			((TimestampRegWritexEO)(TimestampRegWritexE))
			((AddressRegWritexEO)(AddressRegWritexE))
			((AddressTimestampSelectxSO)(AddressTimestampSelectxS))
			((ADCvalueReadyxSI)(ADCvalueReadyxS))
			((ReadADCvaluexEO)(ReadADCvaluexE))
			((TimestampOverflowxSI)(TimestampOverflowxS))
			((TriggerxSI)(TriggerxS))
			((AddressMSBxDO)(AddressMSBxD))
			((ResetTimestampxSBI)(SynchronizerResetTimestampxSB))
		)
		(_use (_entity . monitorStateMachine)
		)
	)
	(_instantiation ADCStateMachine_1 0 556 (_component ADCStateMachine )
		(_port
			((ClockxCI)(IfClockxC))
			((ADCclockxCO)(ADCclockxC))
			((ResetxRBI)(ADCsmRstxE))
			((ADCwordxDI)(ADCwordxDI))
			((ADCoutxDO)(ADCdataxD))
			((ADCoexEBO)(ADCoexEB))
			((ADCstbyxEO)(ADCstbyxE))
			((ADCovrxSI)(ADCovrxS))
			((RegisterWritexEO)(ADCregWritexE))
			((SRLatchxEI)(SRLatchxE))
			((RunADCxSI)(RunADCxS))
			((ExposurexDI)(ExposurexD))
			((ColSettlexDI)(ColSettlexD))
			((RowSettlexDI)(RowSettlexD))
			((ResSettlexDI)(ResSettlexD))
			((FramePeriodxDI)(FramePeriodxD))
			((SBRet10xEI)(SBRet10xE))
			((TestPixelxEI)(TestPixelxE))
			((ExtTriggerxEI)(ExtTriggerxE))
			((CDVSTestSRRowInxSO)(CDVSTestSRRowInxS))
			((CDVSTestSRRowClockxSO)(CDVSTestSRRowClockxS))
			((CDVSTestSRColInxSO)(CDVSTestSRColInxS))
			((CDVSTestSRColClockxSO)(CDVSTestSRColClockxS))
			((CDVSTestColMode0xSO)(CDVSTestColMode0xS))
			((CDVSTestColMode1xSO)(CDVSTestColMode1xS))
			((CDVSTestApsTxGatexSO)(CDVSTestApsTxGatexS))
			((ADCStateOutputLEDxSO)(ADCStateOutputLEDxS))
		)
		(_use (_entity . ADCStateMachine)
			(_port
				((ClockxCI)(ClockxCI))
				((ADCclockxCO)(ADCclockxCO))
				((ResetxRBI)(ResetxRBI))
				((ADCwordxDI)(ADCwordxDI))
				((ADCoutxDO)(ADCoutxDO))
				((ADCstbyxEO)(ADCstbyxEO))
				((ADCoexEBO)(ADCoexEBO))
				((ADCovrxSI)(ADCovrxSI))
				((RegisterWritexEO)(RegisterWritexEO))
				((SRLatchxEI)(SRLatchxEI))
				((RunADCxSI)(RunADCxSI))
				((ExposurexDI)(ExposurexDI))
				((ColSettlexDI)(ColSettlexDI))
				((RowSettlexDI)(RowSettlexDI))
				((ResSettlexDI)(ResSettlexDI))
				((FramePeriodxDI)(FramePeriodxDI))
				((SBRet10xEI)(SBRet10xEI))
				((TestPixelxEI)(TestPixelxEI))
				((ExtTriggerxEI)(ExtTriggerxEI))
				((CDVSTestSRRowInxSO)(CDVSTestSRRowInxSO))
				((CDVSTestSRRowClockxSO)(CDVSTestSRRowClockxSO))
				((CDVSTestSRColInxSO)(CDVSTestSRColInxSO))
				((CDVSTestSRColClockxSO)(CDVSTestSRColClockxSO))
				((CDVSTestColMode0xSO)(CDVSTestColMode0xSO))
				((CDVSTestColMode1xSO)(CDVSTestColMode1xSO))
				((CDVSTestApsTxGatexSO)(CDVSTestApsTxGatexSO))
				((ADCStateOutputLEDxSO)(ADCStateOutputLEDxSO))
			)
		)
	)
	(_instantiation ADCvalueReady_1 0 590 (_component ADCvalueReady )
		(_port
			((ClockxCI)(ClockxC))
			((ResetxRBI)(ResetxRB))
			((RegisterWritexEI)(ADCregWritexE))
			((ReadValuexEI)(ReadADCvaluexE))
			((ValueReadyxSO)(ADCvalueReadyxS))
		)
		(_use (_entity . ADCvalueReady)
		)
	)
	(_instantiation cDVSResetStateMachine_1 0 598 (_component cDVSResetStateMachine )
		(_port
			((ClockxCI)(ClockxC))
			((ResetxRBI)(ResetxRB))
			((AERackxSBI)(AERREQxSB))
			((RxcolGxSI)(RxcolGxS))
			((cDVSresetxRBI)(PE3xSI))
			((CDVSresetxRBO)(CDVSTestPeriodicChipResetxRB))
		)
		(_use (_entity . cDVSResetStateMachine)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal FX2FifoDataxDIO ~STD_LOGIC_VECTOR{15~downto~0}~12 0 29 (_entity (_out ))))
		(_port (_internal FX2FifoInFullxSBI ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal FX2FifoWritexEBO ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_port (_internal FX2FifoReadxEBO ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
		(_port (_internal FX2FifoPktEndxSBO ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal FX2FifoAddressxDO ~STD_LOGIC_VECTOR{1~downto~0}~12 0 35 (_entity (_out ))))
		(_port (_internal IfClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_in ))))
		(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ))))
		(_port (_internal Sync1xABI ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_in ))))
		(_port (_internal SynchOutxSBO ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_out ))))
		(_port (_internal PC0xSIO ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_inout ))))
		(_port (_internal PC1xSIO ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_inout ))))
		(_port (_internal PC2xSIO ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_inout ))))
		(_port (_internal PC3xSIO ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_inout ))))
		(_port (_internal PA0xSIO ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_inout ))))
		(_port (_internal PA1xSIO ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_inout ))))
		(_port (_internal PA3xSIO ~extieee.std_logic_1164.STD_LOGIC 0 56 (_entity (_inout ))))
		(_port (_internal PA7xSIO ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_inout ))))
		(_port (_internal PE2xSI ~extieee.std_logic_1164.STD_LOGIC 0 59 (_entity (_in ))))
		(_port (_internal PE3xSI ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_in ))))
		(_port (_internal FXLEDxSI ~extieee.std_logic_1164.STD_LOGIC 0 62 (_entity (_in ))))
		(_port (_internal ADCclockxCO ~extieee.std_logic_1164.STD_LOGIC 0 65 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~12 0 66 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_port (_internal ADCwordxDI ~STD_LOGIC_VECTOR{9~downto~0}~12 0 66 (_entity (_in ))))
		(_port (_internal ADCoexEBO ~extieee.std_logic_1164.STD_LOGIC 0 68 (_entity (_out ))))
		(_port (_internal ADCstbyxEO ~extieee.std_logic_1164.STD_LOGIC 0 69 (_entity (_out ))))
		(_port (_internal ADCovrxSI ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_in ))))
		(_port (_internal CDVSTestSRRowClockxSO ~extieee.std_logic_1164.STD_LOGIC 0 72 (_entity (_out ))))
		(_port (_internal CDVSTestSRColClockxSO ~extieee.std_logic_1164.STD_LOGIC 0 73 (_entity (_out ))))
		(_port (_internal CDVSTestSRRowInxSO ~extieee.std_logic_1164.STD_LOGIC 0 74 (_entity (_out ))))
		(_port (_internal CDVSTestSRColInxSO ~extieee.std_logic_1164.STD_LOGIC 0 75 (_entity (_out ))))
		(_port (_internal CDVSTestBiasEnablexEO ~extieee.std_logic_1164.STD_LOGIC 0 77 (_entity (_out ))))
		(_port (_internal CDVSTestChipResetxRBO ~extieee.std_logic_1164.STD_LOGIC 0 78 (_entity (_out ))))
		(_port (_internal CDVSTestColMode0xSO ~extieee.std_logic_1164.STD_LOGIC 0 80 (_entity (_out ))))
		(_port (_internal CDVSTestColMode1xSO ~extieee.std_logic_1164.STD_LOGIC 0 81 (_entity (_out ))))
		(_port (_internal CDVSTestBiasDiagSelxSO ~extieee.std_logic_1164.STD_LOGIC 0 83 (_entity (_out ))))
		(_port (_internal CDVSTestBiasBitOutxSI ~extieee.std_logic_1164.STD_LOGIC 0 84 (_entity (_in ))))
		(_port (_internal CDVSTestApsTxGatexSO ~extieee.std_logic_1164.STD_LOGIC 0 86 (_entity (_out ))))
		(_port (_internal LED1xSO ~extieee.std_logic_1164.STD_LOGIC 0 89 (_entity (_out ))))
		(_port (_internal LED2xSO ~extieee.std_logic_1164.STD_LOGIC 0 90 (_entity (_out ))))
		(_port (_internal LED3xSO ~extieee.std_logic_1164.STD_LOGIC 0 91 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 93 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal DebugxSIO ~STD_LOGIC_VECTOR{15~downto~0}~122 0 93 (_entity (_inout ))))
		(_port (_internal AERMonitorREQxABI ~extieee.std_logic_1164.STD_LOGIC 0 96 (_entity (_in ))))
		(_port (_internal AERMonitorACKxSBO ~extieee.std_logic_1164.STD_LOGIC 0 97 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~124 0 98 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_port (_internal AERMonitorAddressxDI ~STD_LOGIC_VECTOR{9~downto~0}~124 0 98 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 115 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~132 0 178 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~134 0 183 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~13 0 193 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~13 0 194 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 201 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~136 0 202 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~138 0 203 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 204 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1312 0 205 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~1318 0 254 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1320 0 267 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 274 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~1324 0 285 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_signal (_internal MonitorTimestampxD ~STD_LOGIC_VECTOR{13~downto~0}~1324 0 285 (_architecture (_uni ))))
		(_signal (_internal ActualTimestampxD ~STD_LOGIC_VECTOR{13~downto~0}~1324 0 286 (_architecture (_uni ))))
		(_signal (_internal TimestampRegWritexE ~extieee.std_logic_1164.STD_LOGIC 0 289 (_architecture (_uni ))))
		(_signal (_internal SyncInxAB ~extieee.std_logic_1164.STD_LOGIC 0 291 (_architecture (_uni ))))
		(_signal (_internal AERREQxSB ~extieee.std_logic_1164.STD_LOGIC 0 293 (_architecture (_uni ))))
		(_signal (_internal AERReqSyncxSBN ~extieee.std_logic_1164.STD_LOGIC 0 293 (_architecture (_uni ))))
		(_signal (_internal AERMonitorACKxSB ~extieee.std_logic_1164.STD_LOGIC 0 295 (_architecture (_uni ))))
		(_signal (_internal UseLongAckxS ~extieee.std_logic_1164.STD_LOGIC 0 296 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1326 0 299 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal AddressTimestampSelectxS ~STD_LOGIC_VECTOR{1~downto~0}~1326 0 299 (_architecture (_uni ))))
		(_signal (_internal IncEventCounterxS ~extieee.std_logic_1164.STD_LOGIC 0 305 (_architecture (_uni ))))
		(_signal (_internal ResetEventCounterxS ~extieee.std_logic_1164.STD_LOGIC 0 306 (_architecture (_uni ))))
		(_signal (_internal ResetEarlyPaketTimerxS ~extieee.std_logic_1164.STD_LOGIC 0 307 (_architecture (_uni ))))
		(_signal (_internal EarlyPaketTimerOverflowxS ~extieee.std_logic_1164.STD_LOGIC 0 308 (_architecture (_uni ))))
		(_signal (_internal SMResetEarlyPaketTimerxS ~extieee.std_logic_1164.STD_LOGIC 0 309 (_architecture (_uni ))))
		(_signal (_internal ECResetEarlyPaketTimerxS ~extieee.std_logic_1164.STD_LOGIC 0 310 (_architecture (_uni ))))
		(_signal (_internal ClockxC ~extieee.std_logic_1164.STD_LOGIC 0 313 (_architecture (_uni )(_event))))
		(_signal (_internal IfClockxC ~extieee.std_logic_1164.STD_LOGIC 0 313 (_architecture (_uni ))))
		(_signal (_internal ResetxRB ~extieee.std_logic_1164.STD_LOGIC 0 314 (_architecture (_uni ))))
		(_signal (_internal ResetxR ~extieee.std_logic_1164.STD_LOGIC 0 314 (_architecture (_uni ))))
		(_signal (_internal RunxS ~extieee.std_logic_1164.STD_LOGIC 0 315 (_architecture (_uni ))))
		(_signal (_internal CounterResetxRB ~extieee.std_logic_1164.STD_LOGIC 0 316 (_architecture (_uni ))))
		(_signal (_internal SynchronizerResetTimestampxSB ~extieee.std_logic_1164.STD_LOGIC 0 317 (_architecture (_uni ))))
		(_signal (_internal CDVSTestChipResetxRB ~extieee.std_logic_1164.STD_LOGIC 0 318 (_internal (_uni ))))
		(_signal (_internal CDVSTestPeriodicChipResetxRB ~extieee.std_logic_1164.STD_LOGIC 0 319 (_architecture (_uni ))))
		(_signal (_internal RxcolGxS ~extieee.std_logic_1164.STD_LOGIC 0 320 (_architecture (_uni ))))
		(_signal (_internal TimestampOverflowxS ~extieee.std_logic_1164.STD_LOGIC 0 323 (_architecture (_uni ))))
		(_signal (_internal AddressMSBxD ~STD_LOGIC_VECTOR{1~downto~0}~1326 0 324 (_architecture (_uni ))))
		(_signal (_internal TimestampMasterxS ~extieee.std_logic_1164.STD_LOGIC 0 325 (_architecture (_uni ))))
		(_signal (_internal FifoTransactionxS ~extieee.std_logic_1164.STD_LOGIC 0 328 (_architecture (_uni ))))
		(_signal (_internal FX2FifoWritexEB ~extieee.std_logic_1164.STD_LOGIC 0 329 (_architecture (_uni ))))
		(_signal (_internal FX2FifoPktEndxSB ~extieee.std_logic_1164.STD_LOGIC 0 330 (_architecture (_uni ))))
		(_signal (_internal SyncOutxSB ~extieee.std_logic_1164.STD_LOGIC 0 331 (_architecture (_uni ))))
		(_signal (_internal HostResetTimestampxS ~extieee.std_logic_1164.STD_LOGIC 0 332 (_architecture (_uni ))))
		(_signal (_internal TriggerxS ~extieee.std_logic_1164.STD_LOGIC 0 334 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~1328 0 336 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_signal (_internal AddressRegOutxD ~STD_LOGIC_VECTOR{9~downto~0}~1328 0 336 (_architecture (_uni ))))
		(_signal (_internal AddressRegWritexE ~extieee.std_logic_1164.STD_LOGIC 0 337 (_architecture (_uni ))))
		(_signal (_internal AddressRegOut8xD ~extieee.std_logic_1164.STD_LOGIC 0 338 (_architecture (_uni ))))
		(_signal (_internal IncxS ~extieee.std_logic_1164.STD_LOGIC 0 341 (_architecture (_uni ))))
		(_signal (_internal ReadADCvaluexE ~extieee.std_logic_1164.STD_LOGIC 0 344 (_architecture (_uni ))))
		(_signal (_internal ADCvalueReadyxS ~extieee.std_logic_1164.STD_LOGIC 0 344 (_architecture (_uni ))))
		(_signal (_internal ADCregInxD ~STD_LOGIC_VECTOR{13~downto~0}~1324 0 345 (_architecture (_uni ))))
		(_signal (_internal ADCregOutxD ~STD_LOGIC_VECTOR{13~downto~0}~1324 0 346 (_architecture (_uni ))))
		(_signal (_internal ADCregWritexE ~extieee.std_logic_1164.STD_LOGIC 0 347 (_architecture (_uni ))))
		(_signal (_internal ADCdataxD ~STD_LOGIC_VECTOR{13~downto~0}~1324 0 348 (_architecture (_uni ))))
		(_signal (_internal SBRet10xE ~extieee.std_logic_1164.STD_LOGIC 0 349 (_architecture (_uni ))))
		(_signal (_internal ADCsmRstxE ~extieee.std_logic_1164.STD_LOGIC 0 351 (_architecture (_uni ))))
		(_signal (_internal ADCclockxC ~extieee.std_logic_1164.STD_LOGIC 0 352 (_architecture (_uni ))))
		(_signal (_internal ADCoexEB ~extieee.std_logic_1164.STD_LOGIC 0 353 (_architecture (_uni ))))
		(_signal (_internal ADCstbyxE ~extieee.std_logic_1164.STD_LOGIC 0 354 (_architecture (_uni ))))
		(_signal (_internal ADCovrxS ~extieee.std_logic_1164.STD_LOGIC 0 355 (_architecture (_uni ))))
		(_signal (_internal CDVSTestSRRowClockxS ~extieee.std_logic_1164.STD_LOGIC 0 356 (_architecture (_uni ))))
		(_signal (_internal CDVSTestSRRowInxS ~extieee.std_logic_1164.STD_LOGIC 0 356 (_architecture (_uni ))))
		(_signal (_internal CDVSTestSRColClockxS ~extieee.std_logic_1164.STD_LOGIC 0 357 (_architecture (_uni ))))
		(_signal (_internal CDVSTestSRColInxS ~extieee.std_logic_1164.STD_LOGIC 0 357 (_architecture (_uni ))))
		(_signal (_internal CDVSTestColMode0xS ~extieee.std_logic_1164.STD_LOGIC 0 358 (_architecture (_uni ))))
		(_signal (_internal CDVSTestColMode1xS ~extieee.std_logic_1164.STD_LOGIC 0 358 (_architecture (_uni ))))
		(_signal (_internal CDVSTestApsTxGatexS ~extieee.std_logic_1164.STD_LOGIC 0 359 (_architecture (_uni ))))
		(_signal (_internal ExtTriggerxE ~extieee.std_logic_1164.STD_LOGIC 0 360 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{95~downto~0}~13 0 362 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 95)(i 0))))))
		(_signal (_internal SRDataOutxD ~STD_LOGIC_VECTOR{95~downto~0}~13 0 362 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1330 0 364 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal ExposurexD ~STD_LOGIC_VECTOR{15~downto~0}~1330 0 364 (_architecture (_uni ))))
		(_signal (_internal ColSettlexD ~STD_LOGIC_VECTOR{15~downto~0}~1330 0 364 (_architecture (_uni ))))
		(_signal (_internal RowSettlexD ~STD_LOGIC_VECTOR{15~downto~0}~1330 0 364 (_architecture (_uni ))))
		(_signal (_internal ResSettlexD ~STD_LOGIC_VECTOR{15~downto~0}~1330 0 364 (_architecture (_uni ))))
		(_signal (_internal FramePeriodxD ~STD_LOGIC_VECTOR{15~downto~0}~1330 0 365 (_architecture (_uni ))))
		(_signal (_internal TestPixelxE ~extieee.std_logic_1164.STD_LOGIC 0 366 (_architecture (_uni ))))
		(_signal (_internal SRoutxD ~extieee.std_logic_1164.STD_LOGIC 0 368 (_architecture (_uni ))))
		(_signal (_internal SRinxD ~extieee.std_logic_1164.STD_LOGIC 0 368 (_architecture (_uni ))))
		(_signal (_internal SRLatchxE ~extieee.std_logic_1164.STD_LOGIC 0 368 (_architecture (_uni ))))
		(_signal (_internal SRClockxC ~extieee.std_logic_1164.STD_LOGIC 0 368 (_architecture (_uni ))))
		(_signal (_internal RunADCxS ~extieee.std_logic_1164.STD_LOGIC 0 369 (_architecture (_uni ))))
		(_signal (_internal ADCStateOutputLEDxS ~extieee.std_logic_1164.STD_LOGIC 0 371 (_architecture (_uni ))))
		(_signal (_internal LockxS ~extieee.std_logic_1164.STD_LOGIC 0 374 (_architecture (_uni ))))
		(_signal (_internal FifoDataInxD ~STD_LOGIC_VECTOR{15~downto~0}~1330 0 377 (_architecture (_uni ))))
		(_signal (_internal FifoDataOutxD ~STD_LOGIC_VECTOR{15~downto~0}~1330 0 377 (_architecture (_uni ))))
		(_signal (_internal FifoWritexE ~extieee.std_logic_1164.STD_LOGIC 0 378 (_architecture (_uni ))))
		(_signal (_internal FifoReadxE ~extieee.std_logic_1164.STD_LOGIC 0 378 (_architecture (_uni ))))
		(_signal (_internal FifoEmptyxS ~extieee.std_logic_1164.STD_LOGIC 0 379 (_architecture (_uni ))))
		(_signal (_internal FifoAlmostEmptyxS ~extieee.std_logic_1164.STD_LOGIC 0 379 (_architecture (_uni ))))
		(_signal (_internal FifoFullxS ~extieee.std_logic_1164.STD_LOGIC 0 379 (_architecture (_uni ))))
		(_signal (_internal FifoAlmostFullxS ~extieee.std_logic_1164.STD_LOGIC 0 379 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1332 0 382 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal selectADC ~STD_LOGIC_VECTOR{1~downto~0}~1332 0 382 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1334 0 383 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal selectaddress ~STD_LOGIC_VECTOR{1~downto~0}~1334 0 383 (_architecture (_string \"01"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1336 0 384 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal selecttimestamp ~STD_LOGIC_VECTOR{1~downto~0}~1336 0 384 (_architecture (_string \"00"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1338 0 385 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal selecttrigger ~STD_LOGIC_VECTOR{1~downto~0}~1338 0 385 (_architecture (_string \"10"\))))
		(_process
			(line__388(_architecture 0 0 388 (_assignment (_simple)(_alias((IfClockxC)(IfClockxCI)))(_target(60))(_sensitivity(6)))))
			(line__389(_architecture 1 0 389 (_assignment (_simple)(_alias((ADCclockxCO)(ADCclockxC)))(_target(21))(_sensitivity(90)))))
			(line__402(_architecture 2 0 402 (_assignment (_simple)(_alias((CDVSTestBiasDiagSelxSO)(PA0xSIO)))(_target(34))(_sensitivity(14)))))
			(line__405(_architecture 3 0 405 (_assignment (_simple)(_alias((ResetxRB)(ResetxRBI)))(_target(61))(_sensitivity(7)))))
			(line__406(_architecture 4 0 406 (_assignment (_simple)(_target(62))(_sensitivity(7)))))
			(line__407(_architecture 5 0 407 (_assignment (_simple)(_alias((CounterResetxRB)(SynchronizerResetTimestampxSB)))(_target(64))(_sensitivity(65)))))
			(line__409(_architecture 6 0 409 (_assignment (_simple)(_alias((FX2FifoReadxEBO)(_string \"1"\)))(_target(3)))))
			(line__411(_architecture 7 0 411 (_assignment (_simple)(_alias((SyncInxAB)(Sync1xABI)))(_target(47))(_sensitivity(8)))))
			(line__424(_architecture 8 0 424 (_assignment (_simple)(_alias((ExposurexD)(SRDataOutxD(d_15_0))))(_target(103))(_sensitivity(102(d_15_0))))))
			(line__425(_architecture 9 0 425 (_assignment (_simple)(_alias((ColSettlexD)(SRDataOutxD(d_31_16))))(_target(104))(_sensitivity(102(d_31_16))))))
			(line__426(_architecture 10 0 426 (_assignment (_simple)(_alias((RowSettlexD)(SRDataOutxD(d_47_32))))(_target(105))(_sensitivity(102(d_47_32))))))
			(line__427(_architecture 11 0 427 (_assignment (_simple)(_alias((ResSettlexD)(SRDataOutxD(d_63_48))))(_target(106))(_sensitivity(102(d_63_48))))))
			(line__428(_architecture 12 0 428 (_assignment (_simple)(_alias((FramePeriodxD)(SRDataOutxD(d_79_64))))(_target(107))(_sensitivity(102(d_79_64))))))
			(line__429(_architecture 13 0 429 (_assignment (_simple)(_alias((TestPixelxE)(SRDataOutxD(94))))(_target(108))(_sensitivity(102(94))))))
			(line__430(_architecture 14 0 430 (_assignment (_simple)(_alias((SBRet10xE)(SRDataOutxD(95))))(_target(88))(_sensitivity(102(95))))))
			(line__447(_architecture 15 0 447 (_assignment (_simple)(_alias((FX2FifoDataxDIO)(FifoDataOutxD)))(_target(0))(_sensitivity(117)))))
			(line__479(_architecture 16 0 479 (_assignment (_simple)(_alias((ADCregInxD)(ADCdataxD)))(_target(84))(_sensitivity(87)))))
			(line__517(_architecture 17 0 517 (_assignment (_simple)(_alias((TimestampMasterxS)(_string \"1"\)))(_target(71)))))
			(line__587(_architecture 18 0 587 (_assignment (_simple)(_alias((ADCovrxS)(ADCovrxSI)))(_target(93))(_sensitivity(25)))))
			(line__588(_architecture 19 0 588 (_assignment (_simple)(_target(89))(_sensitivity(61)(63)))))
			(line__607(_architecture 20 0 607 (_assignment (_simple)(_alias((SynchOutxSBO)(SyncOutxSB)))(_target(9))(_sensitivity(75)))))
			(line__608(_architecture 21 0 608 (_assignment (_simple)(_alias((FX2FifoPktEndxSBO)(FX2FifoPktEndxSB)))(_target(4))(_sensitivity(74)))))
			(line__609(_architecture 22 0 609 (_assignment (_simple)(_alias((FX2FifoWritexEBO)(FX2FifoWritexEB)))(_target(2))(_sensitivity(73)))))
			(line__610(_architecture 23 0 610 (_assignment (_simple)(_alias((AERMonitorACKxSBO)(AERMonitorACKxSB)))(_target(42))(_sensitivity(50)))))
			(line__613(_architecture 24 0 613 (_assignment (_simple)(_target(55))(_sensitivity(57)(58)))))
			(line__617(_architecture 25 0 617 (_assignment (_simple)(_target(80))(_sensitivity(78(9))(78(8))))))
			(line__624(_architecture 26 0 624 (_assignment (_simple)(_target(116))(_sensitivity(44)(52)(70)(78(d_7_0))(78(9))(80)(85)))))
			(line__631(_architecture 27 0 631 (_assignment (_simple)(_alias((LED1xSO)(CDVSTestChipResetxRB)))(_target(37))(_sensitivity(19)))))
			(line__632(_architecture 28 0 632 (_assignment (_simple)(_alias((LED2xSO)(RunxS)))(_target(38))(_sensitivity(63)))))
			(line__633(_architecture 29 0 633 (_assignment (_simple)(_alias((LED3xSO)(ADCStateOutputLEDxS)))(_target(39))(_sensitivity(114)))))
			(line__636(_architecture 30 0 636 (_assignment (_simple)(_alias((CDVSTestChipResetxRBO)(CDVSTestChipResetxRB)))(_target(31))(_sensitivity(19)))))
			(line__642(_architecture 31 0 642 (_assignment (_simple)(_target(30))(_sensitivity(18)))))
			(line__644(_architecture 32 0 644 (_assignment (_simple)(_alias((HostResetTimestampxS)(PA7xSIO)))(_target(76))(_sensitivity(17)))))
			(line__645(_architecture 33 0 645 (_assignment (_simple)(_alias((RunxS)(PA3xSIO)))(_target(63))(_sensitivity(16)))))
			(line__646(_architecture 34 0 646 (_assignment (_simple)(_alias((ExtTriggerxE)(PA1xSIO)))(_target(101))(_sensitivity(15)))))
			(line__648(_architecture 35 0 648 (_assignment (_simple)(_alias((RunADCxS)(PC0xSIO)))(_target(113))(_sensitivity(10)))))
			(line__649(_architecture 36 0 649 (_assignment (_simple)(_alias((SRClockxC)(PC1xSIO)))(_target(112))(_sensitivity(11)))))
			(line__650(_architecture 37 0 650 (_assignment (_simple)(_alias((SRLatchxE)(PC2xSIO)))(_target(111))(_sensitivity(12)))))
			(line__651(_architecture 38 0 651 (_assignment (_simple)(_alias((SRinxD)(PC3xSIO)))(_target(110))(_sensitivity(13)))))
			(line__653(_architecture 39 0 653 (_assignment (_simple)(_alias((CDVSTestSRColClockxSO)(CDVSTestSRColClockxS)))(_target(27))(_sensitivity(96)))))
			(line__654(_architecture 40 0 654 (_assignment (_simple)(_alias((CDVSTestSRRowClockxSO)(CDVSTestSRRowClockxS)))(_target(26))(_sensitivity(94)))))
			(line__655(_architecture 41 0 655 (_assignment (_simple)(_alias((CDVSTestSRColInxSO)(CDVSTestSRColInxS)))(_target(29))(_sensitivity(97)))))
			(line__656(_architecture 42 0 656 (_assignment (_simple)(_alias((CDVSTestSRRowInxSO)(CDVSTestSRRowInxS)))(_target(28))(_sensitivity(95)))))
			(line__658(_architecture 43 0 658 (_assignment (_simple)(_alias((CDVSTestColMode0xSO)(CDVSTestColMode0xS)))(_target(32))(_sensitivity(98)))))
			(line__659(_architecture 44 0 659 (_assignment (_simple)(_alias((CDVSTestColMode1xSO)(CDVSTestColMode1xS)))(_target(33))(_sensitivity(99)))))
			(line__661(_architecture 45 0 661 (_assignment (_simple)(_alias((CDVSTestApsTxGatexSO)(CDVSTestApsTxGatexS)))(_target(36))(_sensitivity(100)))))
			(line__663(_architecture 46 0 663 (_assignment (_simple)(_alias((ADCstbyxEO)(ADCstbyxE)))(_target(24))(_sensitivity(92)))))
			(line__664(_architecture 47 0 664 (_assignment (_simple)(_alias((ADCoexEBO)(ADCoexEB)))(_target(23))(_sensitivity(91)))))
			(line__667(_architecture 48 0 667 (_assignment (_simple)(_alias((RxcolGxS)(_string \"0"\)))(_target(68)))))
			(line__668(_architecture 49 0 668 (_assignment (_simple)(_alias((UseLongAckxS)(_string \"0"\)))(_target(51)))))
			(line__674(_architecture 50 0 674 (_assignment (_simple)(_alias((DebugxSIO(0))(ADCStateOutputLEDxS)))(_target(40(0)))(_sensitivity(114)))))
			(synchronizer(_architecture 51 0 680 (_process (_target(48)(49))(_sensitivity(59)(49)(41))(_dssslsensitivity 1))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
	)
	(_static
		(514 )
		(33686274 33686018 33686018 514 )
	)
	(_model . Structural 55 -1
	)
)
I 000051 55 1674          1372844450162 Behavioral
(_unit VHDL (adcvalueready 0 25 (behavioral 0 36 ))
	(_version v63)
	(_time 1372844450163 2013.07.03 11:40:50)
	(_source (\./../../sourcecode/ADCvalueReady.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 7f78767e2d2828687d716e257d)
	(_entity
		(_time 1372368070373)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in )(_event))))
		(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in ))))
		(_port (_internal RegisterWritexEI ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal ReadValuexEI ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal ValueReadyxSO ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
		(_type (_internal state 0 37 (_enum1 stidle stadcvalueready stread stadcvalueready2 (_to (i 0)(i 3)))))
		(_signal (_internal StatexDP state 0 40 (_architecture (_uni ))))
		(_signal (_internal StatexDN state 0 40 (_architecture (_uni ))))
		(_process
			(p_memless(_architecture 0 0 44 (_process (_simple)(_target(4)(6))(_sensitivity(2)(3)(5)))))
			(p_memoryzing(_architecture 1 0 78 (_process (_target(5))(_sensitivity(0)(1)(6))(_dssslsensitivity 2))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Behavioral 2 -1
	)
)
I 000051 55 2661          1372844450254 Behavioral
(_unit VHDL (cdvsresetstatemachine 0 25 (behavioral 0 37 ))
	(_version v63)
	(_time 1372844450255 2013.07.03 11:40:50)
	(_source (\./../../sourcecode/cDVSResetStateMachine.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code dddad68f8d8b8fcad8dccf8789)
	(_entity
		(_time 1372368070692)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in )(_event))))
		(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in ))))
		(_port (_internal AERackxSBI ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal RxcolGxSI ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal cDVSresetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal CDVSresetxRBO ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ))))
		(_type (_internal state 0 38 (_enum1 stidle stevent stresetcdvs (_to (i 0)(i 2)))))
		(_signal (_internal StatexDP state 0 42 (_architecture (_uni ))))
		(_signal (_internal StatexDN state 0 42 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{18~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 18)(i 0))))))
		(_signal (_internal CountxDP ~STD_LOGIC_VECTOR{18~downto~0}~13 0 45 (_architecture (_uni ))))
		(_signal (_internal CountxDN ~STD_LOGIC_VECTOR{18~downto~0}~13 0 45 (_architecture (_uni ))))
		(_constant (_internal waitTime ~extSTD.STANDARD.INTEGER 0 47 (_architecture ((i 30)))))
		(_constant (_internal idleTime ~extSTD.STANDARD.INTEGER 0 48 (_architecture ((i 200000)))))
		(_process
			(p_memless(_architecture 0 0 53 (_process (_simple)(_target(5)(7)(9))(_sensitivity(2)(4)(6)(8)))))
			(p_memoryzing(_architecture 1 0 105 (_process (_target(6)(8))(_sensitivity(0)(1)(7)(9))(_dssslsensitivity 2))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_static
		(33686018 33686018 33686018 33686018 131586 )
		(33686018 33686018 33686018 33686018 131586 )
		(33686018 33686018 33686018 33686018 131586 )
		(33686018 33686018 33686018 33686018 131586 )
	)
	(_model . Behavioral 2 -1
	)
)
I 000051 55 2362          1372844450317 Behavioral
(_unit VHDL (shiftregister 0 30 (behavioral 0 42 ))
	(_version v63)
	(_time 1372844450318 2013.07.03 11:40:50)
	(_source (\./../../sourcecode/shiftRegister.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 1b1d111c414c460d1e190f4048)
	(_entity
		(_time 1372368071005)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_generic (_internal width ~extSTD.STANDARD.NATURAL 0 32 \32\ (_entity ((i 32)))))
		(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in )(_event))))
		(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal LatchxEI ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in )(_event))))
		(_port (_internal DxDI ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ))))
		(_port (_internal QxDO ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{width-1~downto~0}~12 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal DataOutxDO ~STD_LOGIC_VECTOR{width-1~downto~0}~12 0 39 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{width-1~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_signal (_internal StatexD ~STD_LOGIC_VECTOR{width-1~downto~0}~13 0 45 (_architecture (_uni ))))
		(_process
			(p_latch(_architecture 0 0 50 (_process (_target(5))(_sensitivity(1)(2)(6))(_dssslsensitivity 2))))
			(line__60(_architecture 1 0 60 (_assignment (_simple)(_target(4))(_sensitivity(6(_index 5)))(_read(6(_index 6))))))
			(p_memorizing(_architecture 2 0 63 (_process (_simple)(_target(6(0))(6(_range 7))(6))(_sensitivity(0)(1))(_read(3)(6(_range 8))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . Behavioral 9 -1
	)
)
I 000052 55 11668         1372844450375 Behavioural
(_unit VHDL (adcstatemachine_tb 0 20 (behavioural 0 23 ))
	(_version v63)
	(_time 1372844450376 2013.07.03 11:40:50)
	(_source (\./../../ADCStateMachine_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 4a4d42481f1d1d5d41455e101a)
	(_entity
		(_time 1372368071331)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(ADCStateMachine
			(_object
				(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
				(_port (_internal ADCclockxCO ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_out ))))
				(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
				(_port (_internal ADCwordxDI ~STD_LOGIC_VECTOR{9~downto~0}~13 0 30 (_entity (_in ))))
				(_port (_internal ADCoutxDO ~STD_LOGIC_VECTOR{13~downto~0}~13 0 31 (_entity (_out ))))
				(_port (_internal ADCstbyxEO ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
				(_port (_internal ADCoexEBO ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ))))
				(_port (_internal ADCovrxSI ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
				(_port (_internal RegisterWritexEO ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
				(_port (_internal SRLatchxEI ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
				(_port (_internal RunADCxSI ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ))))
				(_port (_internal ExposurexDI ~STD_LOGIC_VECTOR{15~downto~0}~13 0 38 (_entity (_in ))))
				(_port (_internal ColSettlexDI ~STD_LOGIC_VECTOR{15~downto~0}~132 0 39 (_entity (_in ))))
				(_port (_internal RowSettlexDI ~STD_LOGIC_VECTOR{15~downto~0}~134 0 40 (_entity (_in ))))
				(_port (_internal ResSettlexDI ~STD_LOGIC_VECTOR{15~downto~0}~136 0 41 (_entity (_in ))))
				(_port (_internal FramePeriodxDI ~STD_LOGIC_VECTOR{15~downto~0}~138 0 42 (_entity (_in ))))
				(_port (_internal SBRet10xEI ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ))))
				(_port (_internal TestPixelxEI ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_in ))))
				(_port (_internal ExtTriggerxEI ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_in ))))
				(_port (_internal CDVSTestSRRowInxSO ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_out ))))
				(_port (_internal CDVSTestSRRowClockxSO ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_out ))))
				(_port (_internal CDVSTestSRColInxSO ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_out ))))
				(_port (_internal CDVSTestSRColClockxSO ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_out ))))
				(_port (_internal CDVSTestColMode0xSO ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_out ))))
				(_port (_internal CDVSTestColMode1xSO ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_out ))))
				(_port (_internal CDVSTestApsTxGatexSO ~extieee.std_logic_1164.STD_LOGIC 0 52 (_entity (_out ))))
				(_port (_internal ADCStateOutputLEDxSO ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_out ))))
			)
		)
	)
	(_instantiation ADCStateMachine_1 0 120 (_component ADCStateMachine )
		(_port
			((ClockxCI)(IfClockxC))
			((ADCclockxCO)(ADCclockxC))
			((ResetxRBI)(ResetxRB))
			((ADCwordxDI)(ADCwordxD))
			((ADCoutxDO)(ADCdataxD))
			((ADCstbyxEO)(ADCstbyxE))
			((ADCoexEBO)(ADCoexEB))
			((ADCovrxSI)(ADCovrxS))
			((RegisterWritexEO)(RegisterWritexE))
			((SRLatchxEI)(SRLatchxE))
			((RunADCxSI)(RunADCxS))
			((ExposurexDI)(ExposurexD))
			((ColSettlexDI)(ColSettlexD))
			((RowSettlexDI)(RowSettlexD))
			((ResSettlexDI)(ResSettlexD))
			((FramePeriodxDI)(FramePeriodxD))
			((SBRet10xEI)(SBRet10xE))
			((TestPixelxEI)(TestpixelxE))
			((ExtTriggerxEI)(ExtTriggerxE))
			((CDVSTestSRRowInxSO)(CDVSTestSRRowInxS))
			((CDVSTestSRRowClockxSO)(CDVSTestSRRowClockxS))
			((CDVSTestSRColInxSO)(CDVSTestSRColInxS))
			((CDVSTestSRColClockxSO)(CDVSTestSRColClockxS))
			((CDVSTestColMode0xSO)(CDVSTestColMode0xS))
			((CDVSTestColMode1xSO)(CDVSTestColMode1xS))
			((CDVSTestApsTxGatexSO)(CDVSTestApsTxGatexS))
			((ADCStateOutputLEDxSO)(ADCStateOutputLEDxS))
		)
		(_use (_entity . ADCStateMachine)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~13 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~13 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~132 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~134 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~136 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~138 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal IfClockxC ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ))))
		(_signal (_internal ADCclockxC ~extieee.std_logic_1164.STD_LOGIC 0 57 (_architecture (_uni ))))
		(_signal (_internal ResetxRB ~extieee.std_logic_1164.STD_LOGIC 0 58 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_signal (_internal ADCwordxD ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 59 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~1312 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_signal (_internal ADCdataxD ~STD_LOGIC_VECTOR{13~downto~0}~1312 0 60 (_architecture (_uni ))))
		(_signal (_internal ADCoexEB ~extieee.std_logic_1164.STD_LOGIC 0 61 (_architecture (_uni ))))
		(_signal (_internal ADCstbyxE ~extieee.std_logic_1164.STD_LOGIC 0 62 (_architecture (_uni ))))
		(_signal (_internal ADCovrxS ~extieee.std_logic_1164.STD_LOGIC 0 63 (_architecture (_uni ))))
		(_signal (_internal RegisterWritexE ~extieee.std_logic_1164.STD_LOGIC 0 64 (_architecture (_uni ))))
		(_signal (_internal SRLatchxE ~extieee.std_logic_1164.STD_LOGIC 0 65 (_architecture (_uni ))))
		(_signal (_internal RunADCxS ~extieee.std_logic_1164.STD_LOGIC 0 66 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 67 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal ExposurexD ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 67 (_architecture (_uni ))))
		(_signal (_internal ColSettlexD ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 68 (_architecture (_uni ))))
		(_signal (_internal RowSettlexD ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 69 (_architecture (_uni ))))
		(_signal (_internal ResSettlexD ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 70 (_architecture (_uni ))))
		(_signal (_internal FramePeriodxD ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 71 (_architecture (_uni ))))
		(_signal (_internal TestPixelxE ~extieee.std_logic_1164.STD_LOGIC 0 72 (_architecture (_uni ))))
		(_signal (_internal SBRet10xE ~extieee.std_logic_1164.STD_LOGIC 0 73 (_architecture (_uni ))))
		(_signal (_internal ExtTriggerxE ~extieee.std_logic_1164.STD_LOGIC 0 74 (_architecture (_uni ))))
		(_signal (_internal CDVSTestSRRowInxS ~extieee.std_logic_1164.STD_LOGIC 0 75 (_architecture (_uni ))))
		(_signal (_internal CDVSTestSRRowClockxS ~extieee.std_logic_1164.STD_LOGIC 0 76 (_architecture (_uni ))))
		(_signal (_internal CDVSTestSRColInxS ~extieee.std_logic_1164.STD_LOGIC 0 77 (_architecture (_uni ))))
		(_signal (_internal CDVSTestSRColClockxS ~extieee.std_logic_1164.STD_LOGIC 0 78 (_architecture (_uni ))))
		(_signal (_internal CDVSTestColMode0xS ~extieee.std_logic_1164.STD_LOGIC 0 79 (_architecture (_uni ))))
		(_signal (_internal CDVSTestColMode1xS ~extieee.std_logic_1164.STD_LOGIC 0 80 (_architecture (_uni ))))
		(_signal (_internal CDVSTestApsTxGatexS ~extieee.std_logic_1164.STD_LOGIC 0 81 (_architecture (_uni ))))
		(_signal (_internal ADCStateOutputLEDxS ~extieee.std_logic_1164.STD_LOGIC 0 82 (_architecture (_uni ))))
		(_constant (_internal Tpw_clk ~extSTD.STANDARD.TIME 0 84 (_architecture ((ns 4634391661857464543)))))
		(_process
			(clock_gen(_architecture 0 0 88 (_process (_wait_for)(_target(0)))))
			(line__94(_architecture 1 0 94 (_assignment (_simple)(_alias((ADCclockxC)(_string \"0"\)))(_target(1)))))
			(line__95(_architecture 2 0 95 (_assignment (_simple)(_target(2)))))
			(line__96(_architecture 3 0 96 (_assignment (_simple)(_target(3)))))
			(line__97(_architecture 4 0 97 (_assignment (_simple)(_target(4)))))
			(line__98(_architecture 5 0 98 (_assignment (_simple)(_alias((ADCoexEB)(_string \"0"\)))(_target(5)))))
			(line__99(_architecture 6 0 99 (_assignment (_simple)(_alias((ADCstbyxE)(_string \"0"\)))(_target(6)))))
			(line__100(_architecture 7 0 100 (_assignment (_simple)(_alias((RegisterWritexE)(_string \"0"\)))(_target(8)))))
			(line__101(_architecture 8 0 101 (_assignment (_simple)(_target(9)))))
			(line__102(_architecture 9 0 102 (_assignment (_simple)(_target(10)))))
			(line__103(_architecture 10 0 103 (_assignment (_simple)(_target(11)))))
			(line__104(_architecture 11 0 104 (_assignment (_simple)(_target(12)))))
			(line__105(_architecture 12 0 105 (_assignment (_simple)(_target(13)))))
			(line__106(_architecture 13 0 106 (_assignment (_simple)(_target(14)))))
			(line__107(_architecture 14 0 107 (_assignment (_simple)(_target(15)))))
			(line__108(_architecture 15 0 108 (_assignment (_simple)(_alias((TestPixelxE)(_string \"0"\)))(_target(16)))))
			(line__109(_architecture 16 0 109 (_assignment (_simple)(_alias((SBRet10xE)(_string \"0"\)))(_target(17)))))
			(line__110(_architecture 17 0 110 (_assignment (_simple)(_alias((ExtTriggerxE)(_string \"0"\)))(_target(18)))))
			(line__111(_architecture 18 0 111 (_assignment (_simple)(_alias((CDVSTestSRRowInxS)(_string \"0"\)))(_target(19)))))
			(line__112(_architecture 19 0 112 (_assignment (_simple)(_alias((CDVSTestSRRowClockxS)(_string \"0"\)))(_target(20)))))
			(line__113(_architecture 20 0 113 (_assignment (_simple)(_alias((CDVSTestSRColInxS)(_string \"0"\)))(_target(21)))))
			(line__114(_architecture 21 0 114 (_assignment (_simple)(_alias((CDVSTestSRColClockxS)(_string \"0"\)))(_target(22)))))
			(line__115(_architecture 22 0 115 (_assignment (_simple)(_alias((CDVSTestColMode0xS)(_string \"0"\)))(_target(23)))))
			(line__116(_architecture 23 0 116 (_assignment (_simple)(_alias((CDVSTestColMode1xS)(_string \"0"\)))(_target(24)))))
			(line__117(_architecture 24 0 117 (_assignment (_simple)(_alias((CDVSTestApsTxGatexS)(_string \"0"\)))(_target(25)))))
			(line__118(_architecture 25 0 118 (_assignment (_simple)(_alias((ADCStateOutputLEDxS)(_string \"0"\)))(_target(26)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
	(_static
		(33686274 50463491 771 )
		(67372036 67372036 67372036 1028 )
		(33686018 33686018 33686018 33686274 )
		(33686018 33686018 33686018 33751554 )
		(33686018 33686018 33686018 33686019 )
	)
	(_model . Behavioural 26 -1
	)
)
I 000051 55 13424         1372844450580 Behavioral
(_unit VHDL (adcstatemachine 0 25 (behavioral 0 57 ))
	(_version v63)
	(_time 1372844450581 2013.07.03 11:40:50)
	(_source (\./../../sourcecode/ADCStateMachine.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 151245121442420216134313044e40)
	(_entity
		(_time 1372368071665)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in ))))
		(_port (_internal ADCclockxCO ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_out ))))
		(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_port (_internal ADCwordxDI ~STD_LOGIC_VECTOR{9~downto~0}~12 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_port (_internal ADCoutxDO ~STD_LOGIC_VECTOR{13~downto~0}~12 0 32 (_entity (_out ))))
		(_port (_internal ADCstbyxEO ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ))))
		(_port (_internal ADCoexEBO ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ))))
		(_port (_internal ADCovrxSI ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal RegisterWritexEO ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
		(_port (_internal SRLatchxEI ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ))))
		(_port (_internal RunADCxSI ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal ExposurexDI ~STD_LOGIC_VECTOR{15~downto~0}~12 0 39 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal ColSettlexDI ~STD_LOGIC_VECTOR{15~downto~0}~122 0 40 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~124 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal RowSettlexDI ~STD_LOGIC_VECTOR{15~downto~0}~124 0 41 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~126 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal ResSettlexDI ~STD_LOGIC_VECTOR{15~downto~0}~126 0 42 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~128 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal FramePeriodxDI ~STD_LOGIC_VECTOR{15~downto~0}~128 0 43 (_entity (_in ))))
		(_port (_internal SBRet10xEI ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_in ))))
		(_port (_internal TestPixelxEI ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_in ))))
		(_port (_internal ExtTriggerxEI ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_in ))))
		(_port (_internal CDVSTestSRRowInxSO ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_out ))))
		(_port (_internal CDVSTestSRRowClockxSO ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_out ))))
		(_port (_internal CDVSTestSRColInxSO ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_out ))))
		(_port (_internal CDVSTestSRColClockxSO ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_out ))))
		(_port (_internal CDVSTestColMode0xSO ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_out ))))
		(_port (_internal CDVSTestColMode1xSO ~extieee.std_logic_1164.STD_LOGIC 0 52 (_entity (_out ))))
		(_port (_internal CDVSTestApsTxGatexSO ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_out ))))
		(_port (_internal ADCStateOutputLEDxSO ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_out ))))
		(_type (_internal ColState 0 58 (_enum1 stidle streset streleasereset streadreset stcountreset stnextreset stintegrate ststopintegrate streadsignal stcountsignal stnextsignal stwaitframe stresett stinitat streadresett stinitbt streadsignalt stwaitt (_to (i 0)(i 17)))))
		(_type (_internal RowState 0 59 (_enum1 stidle stfeedrow stinit stread stwrite strowdone stcolumndone stcolsettle (_to (i 0)(i 7)))))
		(_signal (_internal ResetxRB ~extieee.std_logic_1164.STD_LOGIC 0 61 (_architecture (_uni ))))
		(_signal (_internal StateColxDP ColState 0 64 (_architecture (_uni ))))
		(_signal (_internal StateColxDN ColState 0 64 (_architecture (_uni ))))
		(_signal (_internal StateRowxDP RowState 0 65 (_architecture (_uni ))))
		(_signal (_internal StateRowxDN RowState 0 65 (_architecture (_uni ))))
		(_signal (_internal ADCwordWritexE ~extieee.std_logic_1164.STD_LOGIC 0 66 (_architecture (_uni ))))
		(_signal (_internal ClockxC ~extieee.std_logic_1164.STD_LOGIC 0 67 (_architecture (_uni )(_event))))
		(_signal (_internal StateClockxC ~extieee.std_logic_1164.STD_LOGIC 0 68 (_architecture (_uni )(_event))))
		(_signal (_internal CDVSTestSRRowInxS ~extieee.std_logic_1164.STD_LOGIC 0 71 (_architecture (_uni ))))
		(_signal (_internal CDVSTestSRRowClockxS ~extieee.std_logic_1164.STD_LOGIC 0 71 (_architecture (_uni ))))
		(_signal (_internal CDVSTestSRColInxS ~extieee.std_logic_1164.STD_LOGIC 0 71 (_architecture (_uni ))))
		(_signal (_internal CDVSTestSRColClockxS ~extieee.std_logic_1164.STD_LOGIC 0 71 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 76 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal ADCoutMSBxS ~STD_LOGIC_VECTOR{3~downto~0}~13 0 76 (_architecture (_uni ))))
		(_signal (_internal StartPixelxS ~extieee.std_logic_1164.STD_LOGIC 0 77 (_internal (_uni ))))
		(_signal (_internal StartColxSN ~extieee.std_logic_1164.STD_LOGIC 0 78 (_architecture (_uni ))))
		(_signal (_internal StartColxSP ~extieee.std_logic_1164.STD_LOGIC 0 78 (_architecture (_uni ))))
		(_signal (_internal StartRowxSN ~extieee.std_logic_1164.STD_LOGIC 0 79 (_architecture (_uni ))))
		(_signal (_internal StartRowxSP ~extieee.std_logic_1164.STD_LOGIC 0 79 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{32~downto~0}~13 0 82 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 32)(i 0))))))
		(_signal (_internal DividerColxDP ~STD_LOGIC_VECTOR{32~downto~0}~13 0 82 (_architecture (_uni ))))
		(_signal (_internal DividerColxDN ~STD_LOGIC_VECTOR{32~downto~0}~13 0 82 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{16~downto~0}~13 0 83 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 16)(i 0))))))
		(_signal (_internal DividerRowxDP ~STD_LOGIC_VECTOR{16~downto~0}~13 0 83 (_architecture (_uni ))))
		(_signal (_internal DividerRowxDN ~STD_LOGIC_VECTOR{16~downto~0}~13 0 83 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{25~downto~0}~13 0 84 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 25)(i 0))))))
		(_signal (_internal ExposureTxD ~STD_LOGIC_VECTOR{25~downto~0}~13 0 84 (_architecture (_uni ))))
		(_signal (_internal FramePeriodxD ~STD_LOGIC_VECTOR{25~downto~0}~13 0 85 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 87 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal CountRowxDN ~STD_LOGIC_VECTOR{7~downto~0}~13 0 87 (_architecture (_uni ))))
		(_signal (_internal CountRowxDP ~STD_LOGIC_VECTOR{7~downto~0}~13 0 87 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~13 0 88 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_signal (_internal CountColxDN ~STD_LOGIC_VECTOR{17~downto~0}~13 0 88 (_architecture (_uni ))))
		(_signal (_internal CountColxDP ~STD_LOGIC_VECTOR{17~downto~0}~13 0 88 (_architecture (_uni ))))
		(_signal (_internal DoReadxS ~extieee.std_logic_1164.STD_LOGIC 0 89 (_architecture (_uni ))))
		(_signal (_internal ReadDonexS ~extieee.std_logic_1164.STD_LOGIC 0 89 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 90 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal ReadCyclexS ~STD_LOGIC_VECTOR{1~downto~0}~13 0 90 (_architecture (_uni ))))
		(_signal (_internal ColModexD ~STD_LOGIC_VECTOR{1~downto~0}~13 0 91 (_architecture (_uni ))))
		(_signal (_internal TxGatexE ~extieee.std_logic_1164.STD_LOGIC 0 92 (_architecture (_uni ))))
		(_constant (_internal SizeX ~extSTD.STANDARD.INTEGER 0 96 (_architecture ((i 240)))))
		(_constant (_internal SizeY ~extSTD.STANDARD.INTEGER 0 97 (_architecture ((i 180)))))
		(_process
			(line__101(_architecture 0 0 101 (_assignment (_simple)(_target(27))(_sensitivity(2)(18)))))
			(line__103(_architecture 1 0 103 (_assignment (_simple)(_alias((ClockxC)(ClockxCI)))(_target(33))(_sensitivity(0)))))
			(line__104(_architecture 2 0 104 (_assignment (_simple)(_alias((StateClockxC)(ClockxC)))(_target(34))(_sensitivity(33)))))
			(line__105(_architecture 3 0 105 (_assignment (_simple)(_target(1))(_sensitivity(33)))))
			(line__107(_architecture 4 0 107 (_assignment (_simple)(_alias((CDVSTestSRRowInxSO)(CDVSTestSRRowInxS)))(_target(19))(_sensitivity(35)))))
			(line__108(_architecture 5 0 108 (_assignment (_simple)(_alias((CDVSTestSRColInxSO)(CDVSTestSRColInxS)))(_target(21))(_sensitivity(37)))))
			(line__111(_architecture 6 0 111 (_assignment (_simple)(_alias((ADCoutxDO)(ADCoutMSBxS(d_3_0))(ADCwordxDI(d_9_0))))(_target(4))(_sensitivity(3(d_9_0))(39(d_3_0))))))
			(line__112(_architecture 7 0 112 (_assignment (_simple)(_target(39))(_sensitivity(42)(44)(57)))))
			(line__113(_architecture 8 0 113 (_assignment (_simple)(_alias((ADCstbyxEO)(_string \"0"\)))(_target(5)))))
			(line__114(_architecture 9 0 114 (_assignment (_simple)(_alias((ADCoexEBO)(_string \"0"\)))(_target(6)))))
			(line__116(_architecture 10 0 116 (_assignment (_simple)(_alias((CDVSTestColMode0xSO)(ColModexD(0))))(_target(23))(_sensitivity(58(0))))))
			(line__117(_architecture 11 0 117 (_assignment (_simple)(_target(24))(_sensitivity(17)(18)(58(1))))))
			(line__121(_architecture 12 0 121 (_assignment (_simple)(_alias((ADCStateOutputLEDxSO)(TestPixelxEI)))(_target(26))(_sensitivity(17)))))
			(line__123(_architecture 13 0 123 (_assignment (_simple)(_target(50))(_sensitivity(15)))))
			(line__124(_architecture 14 0 124 (_assignment (_simple)(_target(49))(_sensitivity(11)))))
			(line__126(_architecture 15 0 126 (_assignment (_simple)(_target(25))(_sensitivity(59)))))
			(p_col(_architecture 16 0 129 (_process (_simple)(_target(29)(37)(38)(41)(46)(53)(55)(57)(58)(59))(_sensitivity(10)(11)(12)(13)(14)(17)(28)(42)(45)(49)(50)(54)(56)))))
			(p_row(_architecture 17 0 322 (_process (_simple)(_target(8)(31)(32)(35)(36)(43)(48)(51)(56))(_sensitivity(12)(13)(28)(30)(47)(52)(55)(57)))))
			(p_memoryzing(_architecture 18 0 399 (_process (_target(28)(30)(42)(44)(45)(47)(52)(54))(_sensitivity(27)(34)(29)(31)(41)(43)(46)(48)(51)(53))(_dssslsensitivity 2))))
			(p_clock_chip(_architecture 19 0 436 (_process (_target(20)(22))(_sensitivity(27)(33)(36)(38))(_dssslsensitivity 2))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_static
		(33686018 33686018 770 )
		(514 )
		(771 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 514 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 2 )
		(770 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 514 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 2 )
		(515 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 )
		(33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 514 )
		(33686018 33686018 )
	)
	(_model . Behavioral 20 -1
	)
)
I 000051 55 2368          1372853414820 Behavioral
(_unit VHDL (wordregister 0 30 (behavioral 0 41 ))
	(_version v63)
	(_time 1372853414821 2013.07.03 14:10:14)
	(_source (\./../../sourcecode/wordRegister.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code a4f6a1f3f6f2f2b2a3a1b6fef0)
	(_entity
		(_time 1372368066647)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_generic (_internal width ~extSTD.STANDARD.NATURAL 0 32 \14\ (_entity ((i 14)))))
		(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in )(_event))))
		(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal WriteEnablexEI ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{width-1~downto~0}~12 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
		(_port (_internal DataInxDI ~STD_LOGIC_VECTOR{width-1~downto~0}~12 0 37 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{width-1~downto~0}~122 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal DataOutxDO ~STD_LOGIC_VECTOR{width-1~downto~0}~122 0 38 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{width-1~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_signal (_internal StatexDP ~STD_LOGIC_VECTOR{width-1~downto~0}~13 0 44 (_architecture (_uni ))))
		(_signal (_internal StatexDN ~STD_LOGIC_VECTOR{width-1~downto~0}~13 0 44 (_architecture (_uni ))))
		(_process
			(p_memless(_architecture 0 0 49 (_process (_simple)(_target(6)(4))(_sensitivity(5)(2)(3)))))
			(p_memorizing(_architecture 1 0 61 (_process (_target(5))(_sensitivity(0)(1)(6))(_dssslsensitivity 2))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . Behavioral 5 -1
	)
)
I 000050 55 19399         1372853414902 Structure
(_unit VHDL (aerfifo 0 14 (structure 0 30 ))
	(_version v63)
	(_time 1372853414903 2013.07.03 14:10:14)
	(_source (\./../../sourcecode/AERfifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(machxo(components)))
	(_code 01520307055757175452185b56)
	(_entity
		(_time 1372368066962)
		(_use (std(standard))(ieee(std_logic_1164))(machxo(components)))
	)
	(_component
		(fifo8ka
			(_object
				(_generic (_internal FULLPOINTER1 ~STD_LOGIC_VECTOR{13~downto~0}~13 0 47 (_entity -1 )))
				(_generic (_internal FULLPOINTER ~STD_LOGIC_VECTOR{13~downto~0}~132 0 48 (_entity -1 )))
				(_generic (_internal AFPOINTER1 ~STD_LOGIC_VECTOR{13~downto~0}~134 0 49 (_entity -1 )))
				(_generic (_internal AEPOINTER1 ~STD_LOGIC_VECTOR{13~downto~0}~136 0 50 (_entity -1 )))
				(_generic (_internal AFPOINTER ~STD_LOGIC_VECTOR{13~downto~0}~138 0 51 (_entity -1 )))
				(_generic (_internal AEPOINTER ~STD_LOGIC_VECTOR{13~downto~0}~1310 0 52 (_entity -1 )))
				(_generic (_internal CSDECODE_R ~STD_LOGIC_VECTOR{1~downto~0}~13 0 53 (_entity -1 )))
				(_generic (_internal CSDECODE_W ~STD_LOGIC_VECTOR{1~downto~0}~1312 0 54 (_entity -1 )))
				(_generic (_internal RESETMODE ~STRING~13 0 55 (_entity -1 )))
				(_generic (_internal REGMODE ~STRING~1313 0 55 (_entity -1 )))
				(_generic (_internal DATA_WIDTH_R ~extSTD.STANDARD.INTEGER 0 56 (_entity -1 )))
				(_generic (_internal DATA_WIDTH_W ~extSTD.STANDARD.INTEGER 0 56 (_entity -1 )))
				(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 58 (_entity (_in ))))
				(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 58 (_entity (_in ))))
				(_port (_internal DI2 ~extieee.std_logic_1164.STD_LOGIC 0 58 (_entity (_in ))))
				(_port (_internal DI3 ~extieee.std_logic_1164.STD_LOGIC 0 59 (_entity (_in ))))
				(_port (_internal DI4 ~extieee.std_logic_1164.STD_LOGIC 0 59 (_entity (_in ))))
				(_port (_internal DI5 ~extieee.std_logic_1164.STD_LOGIC 0 59 (_entity (_in ))))
				(_port (_internal DI6 ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_in ))))
				(_port (_internal DI7 ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_in ))))
				(_port (_internal DI8 ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_in ))))
				(_port (_internal DI9 ~extieee.std_logic_1164.STD_LOGIC 0 61 (_entity (_in ))))
				(_port (_internal DI10 ~extieee.std_logic_1164.STD_LOGIC 0 61 (_entity (_in ))))
				(_port (_internal DI11 ~extieee.std_logic_1164.STD_LOGIC 0 61 (_entity (_in ))))
				(_port (_internal DI12 ~extieee.std_logic_1164.STD_LOGIC 0 62 (_entity (_in ))))
				(_port (_internal DI13 ~extieee.std_logic_1164.STD_LOGIC 0 62 (_entity (_in ))))
				(_port (_internal DI14 ~extieee.std_logic_1164.STD_LOGIC 0 63 (_entity (_in ))))
				(_port (_internal DI15 ~extieee.std_logic_1164.STD_LOGIC 0 63 (_entity (_in ))))
				(_port (_internal DI16 ~extieee.std_logic_1164.STD_LOGIC 0 64 (_entity (_in ))))
				(_port (_internal DI17 ~extieee.std_logic_1164.STD_LOGIC 0 64 (_entity (_in ))))
				(_port (_internal DI18 ~extieee.std_logic_1164.STD_LOGIC 0 65 (_entity (_in ))))
				(_port (_internal DI19 ~extieee.std_logic_1164.STD_LOGIC 0 65 (_entity (_in ))))
				(_port (_internal DI20 ~extieee.std_logic_1164.STD_LOGIC 0 66 (_entity (_in ))))
				(_port (_internal DI21 ~extieee.std_logic_1164.STD_LOGIC 0 66 (_entity (_in ))))
				(_port (_internal DI22 ~extieee.std_logic_1164.STD_LOGIC 0 67 (_entity (_in ))))
				(_port (_internal DI23 ~extieee.std_logic_1164.STD_LOGIC 0 67 (_entity (_in ))))
				(_port (_internal DI24 ~extieee.std_logic_1164.STD_LOGIC 0 68 (_entity (_in ))))
				(_port (_internal DI25 ~extieee.std_logic_1164.STD_LOGIC 0 68 (_entity (_in ))))
				(_port (_internal DI26 ~extieee.std_logic_1164.STD_LOGIC 0 69 (_entity (_in ))))
				(_port (_internal DI27 ~extieee.std_logic_1164.STD_LOGIC 0 69 (_entity (_in ))))
				(_port (_internal DI28 ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_in ))))
				(_port (_internal DI29 ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_in ))))
				(_port (_internal DI30 ~extieee.std_logic_1164.STD_LOGIC 0 71 (_entity (_in ))))
				(_port (_internal DI31 ~extieee.std_logic_1164.STD_LOGIC 0 71 (_entity (_in ))))
				(_port (_internal DI32 ~extieee.std_logic_1164.STD_LOGIC 0 72 (_entity (_in ))))
				(_port (_internal DI33 ~extieee.std_logic_1164.STD_LOGIC 0 72 (_entity (_in ))))
				(_port (_internal DI34 ~extieee.std_logic_1164.STD_LOGIC 0 73 (_entity (_in ))))
				(_port (_internal DI35 ~extieee.std_logic_1164.STD_LOGIC 0 73 (_entity (_in ))))
				(_port (_internal FULLI ~extieee.std_logic_1164.STD_LOGIC 0 74 (_entity (_in ))))
				(_port (_internal CSW0 ~extieee.std_logic_1164.STD_LOGIC 0 74 (_entity (_in ))))
				(_port (_internal CSW1 ~extieee.std_logic_1164.STD_LOGIC 0 75 (_entity (_in ))))
				(_port (_internal EMPTYI ~extieee.std_logic_1164.STD_LOGIC 0 75 (_entity (_in ))))
				(_port (_internal CSR0 ~extieee.std_logic_1164.STD_LOGIC 0 76 (_entity (_in ))))
				(_port (_internal CSR1 ~extieee.std_logic_1164.STD_LOGIC 0 76 (_entity (_in ))))
				(_port (_internal WE ~extieee.std_logic_1164.STD_LOGIC 0 76 (_entity (_in ))))
				(_port (_internal RE ~extieee.std_logic_1164.STD_LOGIC 0 77 (_entity (_in ))))
				(_port (_internal CLKW ~extieee.std_logic_1164.STD_LOGIC 0 77 (_entity (_in ))))
				(_port (_internal CLKR ~extieee.std_logic_1164.STD_LOGIC 0 77 (_entity (_in ))))
				(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 78 (_entity (_in ))))
				(_port (_internal RPRST ~extieee.std_logic_1164.STD_LOGIC 0 78 (_entity (_in ))))
				(_port (_internal DO0 ~extieee.std_logic_1164.STD_LOGIC 0 79 (_entity (_out ))))
				(_port (_internal DO1 ~extieee.std_logic_1164.STD_LOGIC 0 79 (_entity (_out ))))
				(_port (_internal DO2 ~extieee.std_logic_1164.STD_LOGIC 0 80 (_entity (_out ))))
				(_port (_internal DO3 ~extieee.std_logic_1164.STD_LOGIC 0 80 (_entity (_out ))))
				(_port (_internal DO4 ~extieee.std_logic_1164.STD_LOGIC 0 81 (_entity (_out ))))
				(_port (_internal DO5 ~extieee.std_logic_1164.STD_LOGIC 0 81 (_entity (_out ))))
				(_port (_internal DO6 ~extieee.std_logic_1164.STD_LOGIC 0 82 (_entity (_out ))))
				(_port (_internal DO7 ~extieee.std_logic_1164.STD_LOGIC 0 82 (_entity (_out ))))
				(_port (_internal DO8 ~extieee.std_logic_1164.STD_LOGIC 0 83 (_entity (_out ))))
				(_port (_internal DO9 ~extieee.std_logic_1164.STD_LOGIC 0 83 (_entity (_out ))))
				(_port (_internal DO10 ~extieee.std_logic_1164.STD_LOGIC 0 84 (_entity (_out ))))
				(_port (_internal DO11 ~extieee.std_logic_1164.STD_LOGIC 0 84 (_entity (_out ))))
				(_port (_internal DO12 ~extieee.std_logic_1164.STD_LOGIC 0 85 (_entity (_out ))))
				(_port (_internal DO13 ~extieee.std_logic_1164.STD_LOGIC 0 85 (_entity (_out ))))
				(_port (_internal DO14 ~extieee.std_logic_1164.STD_LOGIC 0 86 (_entity (_out ))))
				(_port (_internal DO15 ~extieee.std_logic_1164.STD_LOGIC 0 86 (_entity (_out ))))
				(_port (_internal DO16 ~extieee.std_logic_1164.STD_LOGIC 0 87 (_entity (_out ))))
				(_port (_internal DO17 ~extieee.std_logic_1164.STD_LOGIC 0 87 (_entity (_out ))))
				(_port (_internal DO18 ~extieee.std_logic_1164.STD_LOGIC 0 88 (_entity (_out ))))
				(_port (_internal DO19 ~extieee.std_logic_1164.STD_LOGIC 0 88 (_entity (_out ))))
				(_port (_internal DO20 ~extieee.std_logic_1164.STD_LOGIC 0 89 (_entity (_out ))))
				(_port (_internal DO21 ~extieee.std_logic_1164.STD_LOGIC 0 89 (_entity (_out ))))
				(_port (_internal DO22 ~extieee.std_logic_1164.STD_LOGIC 0 90 (_entity (_out ))))
				(_port (_internal DO23 ~extieee.std_logic_1164.STD_LOGIC 0 90 (_entity (_out ))))
				(_port (_internal DO24 ~extieee.std_logic_1164.STD_LOGIC 0 91 (_entity (_out ))))
				(_port (_internal DO25 ~extieee.std_logic_1164.STD_LOGIC 0 91 (_entity (_out ))))
				(_port (_internal DO26 ~extieee.std_logic_1164.STD_LOGIC 0 92 (_entity (_out ))))
				(_port (_internal DO27 ~extieee.std_logic_1164.STD_LOGIC 0 92 (_entity (_out ))))
				(_port (_internal DO28 ~extieee.std_logic_1164.STD_LOGIC 0 93 (_entity (_out ))))
				(_port (_internal DO29 ~extieee.std_logic_1164.STD_LOGIC 0 93 (_entity (_out ))))
				(_port (_internal DO30 ~extieee.std_logic_1164.STD_LOGIC 0 94 (_entity (_out ))))
				(_port (_internal DO31 ~extieee.std_logic_1164.STD_LOGIC 0 94 (_entity (_out ))))
				(_port (_internal DO32 ~extieee.std_logic_1164.STD_LOGIC 0 95 (_entity (_out ))))
				(_port (_internal DO33 ~extieee.std_logic_1164.STD_LOGIC 0 95 (_entity (_out ))))
				(_port (_internal DO34 ~extieee.std_logic_1164.STD_LOGIC 0 96 (_entity (_out ))))
				(_port (_internal DO35 ~extieee.std_logic_1164.STD_LOGIC 0 96 (_entity (_out ))))
				(_port (_internal EF ~extieee.std_logic_1164.STD_LOGIC 0 97 (_entity (_out ))))
				(_port (_internal AEF ~extieee.std_logic_1164.STD_LOGIC 0 97 (_entity (_out ))))
				(_port (_internal AFF ~extieee.std_logic_1164.STD_LOGIC 0 97 (_entity (_out ))))
				(_port (_internal FF ~extieee.std_logic_1164.STD_LOGIC 0 98 (_entity (_out ))))
			)
		)
		(vhi
			(_object
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_out ))))
			)
		)
		(vlo
			(_object
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_out ))))
			)
		)
	)
	(_instantiation AERfifo_0_1 0 140 (_component fifo8ka )
		(_generic
			((FULLPOINTER1)(_string \"01111111110001"\))
			((FULLPOINTER)(_string \"01111111111001"\))
			((AFPOINTER1)(_string \"00011111010001"\))
			((AEPOINTER1)(_string \"00000001011111"\))
			((AFPOINTER)(_string \"00011111011001"\))
			((AEPOINTER)(_string \"00000001010111"\))
			((CSDECODE_R)(_string \"11"\))
			((CSDECODE_W)(_string \"11"\))
			((RESETMODE)(_string \"ASYNC"\))
			((REGMODE)(_string \"NOREG"\))
			((DATA_WIDTH_R)((i 9)))
			((DATA_WIDTH_W)((i 9)))
		)
		(_port
			((DI0)(Data(0)))
			((DI1)(Data(1)))
			((DI2)(Data(2)))
			((DI3)(Data(3)))
			((DI4)(Data(4)))
			((DI5)(Data(5)))
			((DI6)(Data(6)))
			((DI7)(Data(7)))
			((DI8)(Data(8)))
			((DI9)(scuba_vlo))
			((DI10)(scuba_vlo))
			((DI11)(scuba_vlo))
			((DI12)(scuba_vlo))
			((DI13)(scuba_vlo))
			((DI14)(scuba_vlo))
			((DI15)(scuba_vlo))
			((DI16)(scuba_vlo))
			((DI17)(scuba_vlo))
			((DI18)(scuba_vlo))
			((DI19)(scuba_vlo))
			((DI20)(scuba_vlo))
			((DI21)(scuba_vlo))
			((DI22)(scuba_vlo))
			((DI23)(scuba_vlo))
			((DI24)(scuba_vlo))
			((DI25)(scuba_vlo))
			((DI26)(scuba_vlo))
			((DI27)(scuba_vlo))
			((DI28)(scuba_vlo))
			((DI29)(scuba_vlo))
			((DI30)(scuba_vlo))
			((DI31)(scuba_vlo))
			((DI32)(scuba_vlo))
			((DI33)(scuba_vlo))
			((DI34)(scuba_vlo))
			((DI35)(scuba_vlo))
			((FULLI)(Full_int))
			((CSW0)(scuba_vhi))
			((CSW1)(scuba_vhi))
			((EMPTYI)(Empty_int))
			((CSR0)(scuba_vhi))
			((CSR1)(scuba_vhi))
			((WE)(WrEn))
			((RE)(RdEn))
			((CLKW)(WrClock))
			((CLKR)(RdClock))
			((RST)(Reset))
			((RPRST)(RPReset))
			((DO0)(Q(0)))
			((DO1)(Q(1)))
			((DO2)(Q(2)))
			((DO3)(Q(3)))
			((DO4)(Q(4)))
			((DO5)(Q(5)))
			((DO6)(Q(6)))
			((DO7)(Q(7)))
			((DO8)(Q(8)))
			((DO9)(_open))
			((DO10)(_open))
			((DO11)(_open))
			((DO12)(_open))
			((DO13)(_open))
			((DO14)(_open))
			((DO15)(_open))
			((DO16)(_open))
			((DO17)(_open))
			((DO18)(_open))
			((DO19)(_open))
			((DO20)(_open))
			((DO21)(_open))
			((DO22)(_open))
			((DO23)(_open))
			((DO24)(_open))
			((DO25)(_open))
			((DO26)(_open))
			((DO27)(_open))
			((DO28)(_open))
			((DO29)(_open))
			((DO30)(_open))
			((DO31)(_open))
			((DO32)(_open))
			((DO33)(_open))
			((DO34)(_open))
			((DO35)(_open))
			((EF)(Empty_int))
			((AEF)(AlmostEmpty))
			((AFF)(AlmostFull))
			((FF)(Full_int))
		)
		(_use (_entity machxo fifo8ka)
			(_generic
				((DATA_WIDTH_W)((i 9)))
				((DATA_WIDTH_R)((i 9)))
				((REGMODE)(_string \"NOREG"\))
				((RESETMODE)(_string \"ASYNC"\))
				((CSDECODE_W)(_string \"11"\))
				((CSDECODE_R)(_string \"11"\))
				((AEPOINTER)(_string \"00000001010111"\))
				((AEPOINTER1)(_string \"00000001011111"\))
				((AFPOINTER)(_string \"00011111011001"\))
				((AFPOINTER1)(_string \"00011111010001"\))
				((FULLPOINTER)(_string \"01111111111001"\))
				((FULLPOINTER1)(_string \"01111111110001"\))
			)
		)
	)
	(_instantiation scuba_vhi_inst 0 173 (_component vhi )
		(_port
			((Z)(scuba_vhi))
		)
		(_use (_entity machxo vhi)
		)
	)
	(_instantiation scuba_vlo_inst 0 176 (_component vlo )
		(_port
			((Z)(scuba_vlo))
		)
		(_use (_entity machxo vlo)
		)
	)
	(_instantiation AERfifo_1_0 0 179 (_component fifo8ka )
		(_generic
			((FULLPOINTER1)(_string \"00000000000000"\))
			((FULLPOINTER)(_string \"11111111111111"\))
			((AFPOINTER1)(_string \"00000000000000"\))
			((AEPOINTER1)(_string \"00000000000000"\))
			((AFPOINTER)(_string \"11111111111111"\))
			((AEPOINTER)(_string \"11111111111111"\))
			((CSDECODE_R)(_string \"11"\))
			((CSDECODE_W)(_string \"11"\))
			((RESETMODE)(_string \"ASYNC"\))
			((REGMODE)(_string \"NOREG"\))
			((DATA_WIDTH_R)((i 9)))
			((DATA_WIDTH_W)((i 9)))
		)
		(_port
			((DI0)(Data(9)))
			((DI1)(Data(10)))
			((DI2)(Data(11)))
			((DI3)(Data(12)))
			((DI4)(Data(13)))
			((DI5)(Data(14)))
			((DI6)(Data(15)))
			((DI7)(scuba_vlo))
			((DI8)(scuba_vlo))
			((DI9)(scuba_vlo))
			((DI10)(scuba_vlo))
			((DI11)(scuba_vlo))
			((DI12)(scuba_vlo))
			((DI13)(scuba_vlo))
			((DI14)(scuba_vlo))
			((DI15)(scuba_vlo))
			((DI16)(scuba_vlo))
			((DI17)(scuba_vlo))
			((DI18)(scuba_vlo))
			((DI19)(scuba_vlo))
			((DI20)(scuba_vlo))
			((DI21)(scuba_vlo))
			((DI22)(scuba_vlo))
			((DI23)(scuba_vlo))
			((DI24)(scuba_vlo))
			((DI25)(scuba_vlo))
			((DI26)(scuba_vlo))
			((DI27)(scuba_vlo))
			((DI28)(scuba_vlo))
			((DI29)(scuba_vlo))
			((DI30)(scuba_vlo))
			((DI31)(scuba_vlo))
			((DI32)(scuba_vlo))
			((DI33)(scuba_vlo))
			((DI34)(scuba_vlo))
			((DI35)(scuba_vlo))
			((FULLI)(Full_int))
			((CSW0)(scuba_vhi))
			((CSW1)(scuba_vhi))
			((EMPTYI)(Empty_int))
			((CSR0)(scuba_vhi))
			((CSR1)(scuba_vhi))
			((WE)(WrEn))
			((RE)(RdEn))
			((CLKW)(WrClock))
			((CLKR)(RdClock))
			((RST)(Reset))
			((RPRST)(RPReset))
			((DO0)(Q(9)))
			((DO1)(Q(10)))
			((DO2)(Q(11)))
			((DO3)(Q(12)))
			((DO4)(Q(13)))
			((DO5)(Q(14)))
			((DO6)(Q(15)))
			((DO7)(_open))
			((DO8)(_open))
			((DO9)(_open))
			((DO10)(_open))
			((DO11)(_open))
			((DO12)(_open))
			((DO13)(_open))
			((DO14)(_open))
			((DO15)(_open))
			((DO16)(_open))
			((DO17)(_open))
			((DO18)(_open))
			((DO19)(_open))
			((DO20)(_open))
			((DO21)(_open))
			((DO22)(_open))
			((DO23)(_open))
			((DO24)(_open))
			((DO25)(_open))
			((DO26)(_open))
			((DO27)(_open))
			((DO28)(_open))
			((DO29)(_open))
			((DO30)(_open))
			((DO31)(_open))
			((DO32)(_open))
			((DO33)(_open))
			((DO34)(_open))
			((DO35)(_open))
			((EF)(_open))
			((AEF)(_open))
			((AFF)(_open))
			((FF)(_open))
		)
		(_use (_entity machxo fifo8ka)
			(_generic
				((DATA_WIDTH_W)((i 9)))
				((DATA_WIDTH_R)((i 9)))
				((REGMODE)(_string \"NOREG"\))
				((RESETMODE)(_string \"ASYNC"\))
				((CSDECODE_W)(_string \"11"\))
				((CSDECODE_R)(_string \"11"\))
				((AEPOINTER)(_string \"11111111111111"\))
				((AEPOINTER1)(_string \"00000000000000"\))
				((AFPOINTER)(_string \"11111111111111"\))
				((AFPOINTER1)(_string \"00000000000000"\))
				((FULLPOINTER)(_string \"11111111111111"\))
				((FULLPOINTER1)(_string \"00000000000000"\))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal Data ~STD_LOGIC_VECTOR{15~downto~0}~12 0 16 (_entity (_in ))))
		(_port (_internal WrClock ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
		(_port (_internal RdClock ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
		(_port (_internal WrEn ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_in ))))
		(_port (_internal RdEn ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_in ))))
		(_port (_internal Reset ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_in ))))
		(_port (_internal RPReset ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal Q ~STD_LOGIC_VECTOR{15~downto~0}~122 0 23 (_entity (_out ))))
		(_port (_internal Empty ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_out ))))
		(_port (_internal Full ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_out ))))
		(_port (_internal AlmostEmpty ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_out ))))
		(_port (_internal AlmostFull ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_out ))))
		(_signal (_internal scuba_vhi ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_signal (_internal Empty_int ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal Full_int ~extieee.std_logic_1164.STD_LOGIC 0 35 (_architecture (_uni ))))
		(_signal (_internal scuba_vlo ~extieee.std_logic_1164.STD_LOGIC 0 36 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~13 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~132 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~134 0 49 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~136 0 50 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~138 0 51 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~1310 0 52 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 53 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1312 0 54 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_type (_internal ~STRING~13 0 55 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_type (_internal ~STRING~1313 0 55 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_process
			(line__211(_architecture 0 0 211 (_assignment (_simple)(_alias((Empty)(Empty_int)))(_target(8))(_sensitivity(13)))))
			(line__212(_architecture 1 0 212 (_assignment (_simple)(_alias((Full)(Full_int)))(_target(9))(_sensitivity(14)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_model . Structure 2 -1
	)
)
I 000033 55 1433 0 structure_con
(_configuration VHDL (structure_con 0 217 (AERfifo))
	(_version v63)
	(_time 1372853414913 2013.07.03 14:10:14)
	(_source (\./../../sourcecode/AERfifo.vhd\))
	(_use (std(standard))(machxo(components))(ieee(std_logic_1164)))
	(_code 0153010604575716040f125a54)
	(_architecture Structure
		(_instantiation AERfifo_0_1
			(_entity machxo fifo8ka V
				(_generic
					((DATA_WIDTH_W)(_code 0))
					((DATA_WIDTH_R)(_code 1))
					((REGMODE)(_code 2))
					((RESETMODE)(_code 3))
					((CSDECODE_W)(_code 4))
					((CSDECODE_R)(_code 5))
					((AEPOINTER)(_code 6))
					((AEPOINTER1)(_code 7))
					((AFPOINTER)(_code 8))
					((AFPOINTER1)(_code 9))
					((FULLPOINTER)(_code 10))
					((FULLPOINTER1)(_code 11))
				)
			)
		)
		(_instantiation scuba_vhi_inst
			(_entity machxo vhi V
			)
		)
		(_instantiation scuba_vlo_inst
			(_entity machxo vlo V
			)
		)
		(_instantiation AERfifo_1_0
			(_entity machxo fifo8ka V
				(_generic
					((DATA_WIDTH_W)(_code 12))
					((DATA_WIDTH_R)(_code 13))
					((REGMODE)(_code 14))
					((RESETMODE)(_code 15))
					((CSDECODE_W)(_code 16))
					((CSDECODE_R)(_code 17))
					((AEPOINTER)(_code 18))
					((AEPOINTER1)(_code 19))
					((AFPOINTER)(_code 20))
					((AFPOINTER1)(_code 21))
					((FULLPOINTER)(_code 22))
					((FULLPOINTER1)(_code 23))
				)
			)
		)
		(_model . Structure_CON__AERfifo__Structure__code__0 24 -1
		)
	)
)
I 000050 55 5069          1372853414989 Structure
(_unit VHDL (clockgen 0 14 (structure 0 24 ))
	(_version v63)
	(_time 1372853414990 2013.07.03 14:10:14)
	(_source (\./../../sourcecode/clockgen.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(machxo(components)))
	(_code 4f1c4f4d4a184d5949410d1519)
	(_entity
		(_time 1372368067259)
		(_use (std(standard))(ieee(std_logic_1164))(machxo(components)))
	)
	(_component
		(vlo
			(_object
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
			)
		)
		(ehxpllc
			(_object
				(_generic (_internal DUTY ~extSTD.STANDARD.INTEGER 0 36 (_entity -1 )))
				(_generic (_internal PHASEADJ ~extSTD.STANDARD.INTEGER 0 36 (_entity -1 )))
				(_generic (_internal DELAY_CNTL ~STRING~13 0 37 (_entity -1 )))
				(_generic (_internal CLKOK_DIV ~extSTD.STANDARD.INTEGER 0 37 (_entity -1 )))
				(_generic (_internal FDEL ~extSTD.STANDARD.INTEGER 0 38 (_entity -1 )))
				(_generic (_internal CLKFB_DIV ~extSTD.STANDARD.INTEGER 0 38 (_entity -1 )))
				(_generic (_internal CLKOP_DIV ~extSTD.STANDARD.INTEGER 0 39 (_entity -1 )))
				(_generic (_internal CLKI_DIV ~extSTD.STANDARD.INTEGER 0 39 (_entity -1 )))
				(_port (_internal CLKI ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ))))
				(_port (_internal CLKFB ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ))))
				(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ))))
				(_port (_internal DDAMODE ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_in ))))
				(_port (_internal DDAIZR ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_in ))))
				(_port (_internal DDAILAG ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_in ))))
				(_port (_internal DDAIDEL0 ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ))))
				(_port (_internal DDAIDEL1 ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ))))
				(_port (_internal DDAIDEL2 ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ))))
				(_port (_internal CLKOP ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_out ))))
				(_port (_internal CLKOS ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_out ))))
				(_port (_internal CLKOK ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_out ))))
				(_port (_internal CLKINTFB ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_out ))))
				(_port (_internal LOCK ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_out ))))
			)
		)
	)
	(_instantiation scuba_vlo_inst 0 79 (_component vlo )
		(_port
			((Z)(scuba_vlo))
		)
		(_use (_entity machxo vlo)
		)
	)
	(_instantiation PLLCInst_0 0 82 (_component ehxpllc )
		(_generic
			((DUTY)((i 4)))
			((PHASEADJ)((i 0)))
			((DELAY_CNTL)(_string \"STATIC"\))
			((CLKOK_DIV)((i 2)))
			((FDEL)((i 0)))
			((CLKFB_DIV)((i 3)))
			((CLKOP_DIV)((i 8)))
			((CLKI_DIV)((i 1)))
		)
		(_port
			((CLKI)(CLK))
			((CLKFB)(CLKOP_t))
			((RST)(RESET))
			((DDAMODE)(scuba_vlo))
			((DDAIZR)(scuba_vlo))
			((DDAILAG)(scuba_vlo))
			((DDAIDEL0)(scuba_vlo))
			((DDAIDEL1)(scuba_vlo))
			((DDAIDEL2)(scuba_vlo))
			((CLKOP)(CLKOP_t))
			((CLKOS)(_open))
			((CLKOK)(_open))
			((CLKINTFB)(_open))
			((LOCK)(LOCK))
		)
		(_use (_entity machxo ehxpllc)
			(_generic
				((CLKI_DIV)((i 1)))
				((CLKFB_DIV)((i 3)))
				((CLKOP_DIV)((i 8)))
				((CLKOK_DIV)((i 2)))
				((PHASEADJ)((i 0)))
				((FDEL)((i 0)))
				((DUTY)((i 4)))
				((DELAY_CNTL)(_string \"STATIC"\))
			)
			(_port
				((clki)(CLKI))
				((clkfb)(CLKFB))
				((rst)(RST))
				((ddamode)(DDAMODE))
				((ddaizr)(DDAIZR))
				((ddailag)(DDAILAG))
				((ddaidel0)(DDAIDEL0))
				((ddaidel1)(DDAIDEL1))
				((ddaidel2)(DDAIDEL2))
				((clkos)(CLKOS))
				((clkop)(CLKOP))
				((clkok)(CLKOK))
				((lock)(LOCK))
				((clkintfb)(CLKINTFB))
			)
		)
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
		(_port (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
		(_port (_internal CLKOP ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_out ))))
		(_port (_internal LOCK ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_out ))))
		(_signal (_internal scuba_vlo ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ))))
		(_signal (_internal CLKOP_t ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_type (_internal ~STRING~13 0 37 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_process
			(line__94(_architecture 0 0 94 (_assignment (_simple)(_alias((CLKOP)(CLKOP_t)))(_target(2))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
	)
	(_model . Structure 1 -1
	)
)
I 000033 55 1120 0 structure_con
(_configuration VHDL (structure_con 0 99 (clockgen))
	(_version v63)
	(_time 1372853414999 2013.07.03 14:10:14)
	(_source (\./../../sourcecode/clockgen.vhd\))
	(_use (std(standard))(machxo(components))(ieee(std_logic_1164)))
	(_code 5f0d5f5d0d0909485a5e4c040a)
	(_architecture Structure
		(_instantiation scuba_vlo_inst
			(_entity machxo vlo V
			)
		)
		(_instantiation PLLCInst_0
			(_entity machxo ehxpllc V
				(_generic
					((CLKI_DIV)(_code 0))
					((CLKFB_DIV)(_code 1))
					((CLKOP_DIV)(_code 2))
					((CLKOK_DIV)(_code 3))
					((PHASEADJ)(_code 4))
					((FDEL)(_code 5))
					((DUTY)(_code 6))
					((DELAY_CNTL)(_code 7))
				)
				(_port
					((clki)(CLKI))
					((clkfb)(CLKFB))
					((rst)(RST))
					((ddamode)(DDAMODE))
					((ddaizr)(DDAIZR))
					((ddailag)(DDAILAG))
					((ddaidel0)(DDAIDEL0))
					((ddaidel1)(DDAIDEL1))
					((ddaidel2)(DDAIDEL2))
					((clkos)(CLKOS))
					((clkop)(CLKOP))
					((clkok)(CLKOK))
					((lock)(LOCK))
					((clkintfb)(CLKINTFB))
				)
			)
		)
		(_model . Structure_CON__clockgen__Structure__code__0 8 -1
		)
	)
)
I 000051 55 1879          1372853415058 Behavioral
(_unit VHDL (earlypakettimer 0 25 (behavioral 0 33 ))
	(_version v63)
	(_time 1372853415059 2013.07.03 14:10:15)
	(_source (\./../../sourcecode/earlyPaketTimer.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 9dce9b92c8cbcb8bcd9a84c6cc)
	(_entity
		(_time 1372368067550)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in )(_event))))
		(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in ))))
		(_port (_internal ClearxSI ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal TimerExpiredxSO ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{20~downto~0}~13 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 20)(i 0))))))
		(_signal (_internal CountxDN ~STD_LOGIC_VECTOR{20~downto~0}~13 0 36 (_architecture (_uni ))))
		(_signal (_internal CountxDP ~STD_LOGIC_VECTOR{20~downto~0}~13 0 36 (_architecture (_uni ))))
		(_process
			(p_memless(_architecture 0 0 41 (_process (_simple)(_target(3)(4))(_sensitivity(2)(5)))))
			(p_memoryzing(_architecture 1 0 55 (_process (_target(5))(_sensitivity(0)(1)(4))(_dssslsensitivity 2))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 33686018 2 )
	)
	(_model . Behavioral 2 -1
	)
)
I 000051 55 1665          1372853415114 Behavioral
(_unit VHDL (eventbeforeoverflow 0 30 (behavioral 0 39 ))
	(_version v63)
	(_time 1372853415115 2013.07.03 14:10:15)
	(_source (\./../../sourcecode/EventBeforeOverflow.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code cc9fca98999b9dda9a9dd8969f)
	(_entity
		(_time 1372368067881)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in )(_event))))
		(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal OverflowxDI ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal EventxDI ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal EventBeforeOverflowxDO ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
		(_type (_internal state 0 40 (_enum1 stidle stevent stoverflow (_to (i 0)(i 2)))))
		(_signal (_internal StatexDP state 0 42 (_architecture (_uni ))))
		(_signal (_internal StatexDN state 0 42 (_architecture (_uni ))))
		(_process
			(p_memless(_architecture 0 0 47 (_process (_simple)(_target(6)(4))(_sensitivity(5)(2)(3)))))
			(p_memorizing(_architecture 1 0 74 (_process (_target(5))(_sensitivity(0)(1)(6))(_dssslsensitivity 2))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Behavioral 2 -1
	)
)
I 000051 55 1935          1372853415169 Behavioral
(_unit VHDL (eventcounter 0 26 (behavioral 0 35 ))
	(_version v63)
	(_time 1372853415170 2013.07.03 14:10:15)
	(_source (\./../../sourcecode/eventCounter.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 0a590b0d5d5d5b1c5c081e5058)
	(_entity
		(_time 1372368068203)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal ClearxSI ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal IncrementxSI ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal OverflowxSO ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{8~downto~0}~13 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_signal (_internal CountxDP ~STD_LOGIC_VECTOR{8~downto~0}~13 0 37 (_architecture (_uni ))))
		(_signal (_internal CountxDN ~STD_LOGIC_VECTOR{8~downto~0}~13 0 37 (_architecture (_uni ))))
		(_process
			(p_memoryless(_architecture 0 0 41 (_process (_simple)(_target(6)(4))(_sensitivity(5)(2)(3)))))
			(p_memoryzing(_architecture 1 0 61 (_process (_target(5))(_sensitivity(0)(1)(6))(_dssslsensitivity 2))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33686018 2 )
		(33686018 33686018 2 )
		(33686018 33686018 2 )
	)
	(_model . Behavioral 2 -1
	)
)
I 000051 55 3232          1372853415226 Behavioral
(_unit VHDL (fifostatemachine 0 25 (behavioral 0 53 ))
	(_version v63)
	(_time 1372853415227 2013.07.03 14:10:15)
	(_source (\./../../sourcecode/fifoStatemachine.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 396a3b3c396e6b2f68372a626c)
	(_entity
		(_time 1372368068503)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in )(_event))))
		(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in ))))
		(_port (_internal RunxSI ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal FifoTransactionxSO ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
		(_port (_internal FX2FifoInFullxSBI ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal FifoEmptyxSI ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
		(_port (_internal FifoReadxEO ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_out ))))
		(_port (_internal FX2FifoWritexEBO ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_out ))))
		(_port (_internal FX2FifoPktEndxSBO ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal FX2FifoAddressxDO ~STD_LOGIC_VECTOR{1~downto~0}~12 0 42 (_entity (_out ))))
		(_port (_internal IncEventCounterxSO ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_out ))))
		(_port (_internal ResetEventCounterxSO ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_out ))))
		(_port (_internal ResetEarlyPaketTimerxSO ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_out ))))
		(_port (_internal EarlyPaketTimerOverflowxSI ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_in ))))
		(_type (_internal state 0 54 (_enum1 stidle stearlypaket1 stsetupwrite1 stwrite (_to (i 0)(i 3)))))
		(_signal (_internal StatexDP state 0 57 (_architecture (_uni ))))
		(_signal (_internal StatexDN state 0 57 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR~13 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 1))))))
		(_constant (_internal EP2 ~STD_LOGIC_VECTOR~13 0 61 (_architecture (_string \"00"\))))
		(_type (_internal ~STD_LOGIC_VECTOR~131 0 62 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 1))))))
		(_constant (_internal EP6 ~STD_LOGIC_VECTOR~131 0 62 (_architecture (_string \"10"\))))
		(_process
			(p_memless(_architecture 0 0 68 (_process (_simple)(_target(15)(3)(6)(7)(8)(9)(10)(11)(12))(_sensitivity(14)(2)(4)(5)(13)))))
			(p_memoryzing(_architecture 1 0 127 (_process (_target(14))(_sensitivity(0)(1)(15))(_dssslsensitivity 2))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . Behavioral 2 -1
	)
)
I 000051 55 6993          1372853415285 Behavioral
(_unit VHDL (monitorstatemachine 0 25 (behavioral 0 68 ))
	(_version v63)
	(_time 1372853415286 2013.07.03 14:10:15)
	(_source (\./../../sourcecode/monitorStateMachine.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 782b2879262f796e717e7d7d3e232b)
	(_entity
		(_time 1372368068804)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in )(_event))))
		(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in ))))
		(_port (_internal AERREQxSBI ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal AERACKxSBO ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
		(_port (_internal XxDI ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal UseLongAckxSI ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal FifoFullxSI ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in ))))
		(_port (_internal FifoWritexEO ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_out ))))
		(_port (_internal TimestampRegWritexEO ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_out ))))
		(_port (_internal AddressRegWritexEO ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal AddressTimestampSelectxSO ~STD_LOGIC_VECTOR{1~downto~0}~12 0 48 (_entity (_out ))))
		(_port (_internal ADCvalueReadyxSI ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_in ))))
		(_port (_internal ReadADCvaluexEO ~extieee.std_logic_1164.STD_LOGIC 0 52 (_entity (_out ))))
		(_port (_internal TimestampOverflowxSI ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_in ))))
		(_port (_internal TriggerxSI ~extieee.std_logic_1164.STD_LOGIC 0 58 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~122 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal AddressMSBxDO ~STD_LOGIC_VECTOR{1~downto~0}~122 0 61 (_entity (_out ))))
		(_port (_internal ResetTimestampxSBI ~extieee.std_logic_1164.STD_LOGIC 0 64 (_entity (_in ))))
		(_type (_internal state 0 69 (_enum1 stidle stwraddress stwrtime stwait stoverflow stresettimestamp stfifofull streqrelease stadc stadctime stwrtriggertime stwrtrigger (_to (i 0)(i 11)))))
		(_signal (_internal AERREQxSB ~extieee.std_logic_1164.STD_LOGIC 0 72 (_architecture (_uni ))))
		(_signal (_internal StatexDP state 0 75 (_architecture (_uni ))))
		(_signal (_internal StatexDN state 0 75 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 76 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal CountxDP ~STD_LOGIC_VECTOR{7~downto~0}~13 0 76 (_architecture (_uni ))))
		(_signal (_internal CountxDN ~STD_LOGIC_VECTOR{7~downto~0}~13 0 76 (_architecture (_uni ))))
		(_signal (_internal TriggerxDP ~extieee.std_logic_1164.STD_LOGIC 0 77 (_architecture (_uni ))))
		(_signal (_internal TriggerxDN ~extieee.std_logic_1164.STD_LOGIC 0 77 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 80 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal TimestampOverflowxDN ~STD_LOGIC_VECTOR{15~downto~0}~13 0 80 (_architecture (_uni ))))
		(_signal (_internal TimestampOverflowxDP ~STD_LOGIC_VECTOR{15~downto~0}~13 0 80 (_architecture (_uni ))))
		(_signal (_internal TimestampResetxDP ~extieee.std_logic_1164.STD_LOGIC 0 83 (_architecture (_uni ))))
		(_signal (_internal TimestampResetxDN ~extieee.std_logic_1164.STD_LOGIC 0 83 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 86 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal selectADC ~STD_LOGIC_VECTOR{1~downto~0}~13 0 86 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~132 0 87 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal selectaddress ~STD_LOGIC_VECTOR{1~downto~0}~132 0 87 (_architecture (_string \"01"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~134 0 88 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal selecttimestamp ~STD_LOGIC_VECTOR{1~downto~0}~134 0 88 (_architecture (_string \"00"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~136 0 89 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal selecttrigger ~STD_LOGIC_VECTOR{1~downto~0}~136 0 89 (_architecture (_string \"10"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~138 0 91 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal address ~STD_LOGIC_VECTOR{1~downto~0}~138 0 91 (_architecture (_string \"00"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1310 0 92 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal wrap ~STD_LOGIC_VECTOR{1~downto~0}~1310 0 92 (_architecture (_string \"10"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1312 0 93 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal timereset ~STD_LOGIC_VECTOR{1~downto~0}~1312 0 93 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 94 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal timestamp ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 94 (_architecture (_string \"01"\))))
		(_constant (_internal ackExtension ~extSTD.STANDARD.INTEGER 0 96 (_architecture ((i 5)))))
		(_process
			(line__99(_architecture 0 0 99 (_assignment (_simple)(_alias((AERREQxSB)(AERREQxSBI)))(_target(17))(_sensitivity(2)))))
			(p_memless(_architecture 1 0 102 (_process (_simple)(_target(19)(21)(23)(24)(27)(3)(7)(8)(9)(10)(12)(15))(_sensitivity(17)(18)(20)(22)(25)(26)(4)(5)(6)(11)(13)(14)(16)))))
			(p_memoryzing(_architecture 2 0 273 (_process (_target(18)(20)(22)(25)(26))(_sensitivity(0)(1)(19)(21)(23)(24)(27))(_dssslsensitivity 2))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_static
		(33686018 33686018 )
		(33686018 33686018 33686018 33686018 )
		(33686018 33686018 33686018 33686018 )
		(33686018 33686018 )
		(33686018 33686018 )
		(33686018 33686018 )
		(33686018 33686018 33686018 33686018 )
	)
	(_model . Behavioral 3 -1
	)
)
I 000051 55 4397          1372853415343 Behavioral
(_unit VHDL (synchronizerstatemachine 0 19 (behavioral 0 45 ))
	(_version v63)
	(_time 1372853415344 2013.07.03 14:10:15)
	(_source (\./../../sourcecode/synchronizerStateMachine.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code b6e4b1e3b9e1b7a0e0e1aeede5)
	(_entity
		(_time 1372368069110)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_in )(_event))))
		(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_in ))))
		(_port (_internal RunxSI ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_in ))))
		(_port (_internal ConfigxSI ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
		(_port (_internal SyncInxABI ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal SyncOutxSBO ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_port (_internal TriggerxSO ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
		(_port (_internal HostResetTimestampxSI ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal ResetTimestampxSBO ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_out ))))
		(_port (_internal IncrementCounterxSO ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_out ))))
		(_type (_internal state 0 46 (_enum1 stidle sttriggerinhigh sttriggerinlow stresetslaves strunslave stslavewaitedge (_to (i 0)(i 5)))))
		(_signal (_internal StatexDP state 0 49 (_architecture (_uni ))))
		(_signal (_internal StatexDN state 0 49 (_architecture (_uni ))))
		(_signal (_internal SyncInxSB ~extieee.std_logic_1164.STD_LOGIC 0 52 (_architecture (_uni ))))
		(_signal (_internal SyncInxSBN ~extieee.std_logic_1164.STD_LOGIC 0 52 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~13 0 56 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_signal (_internal DividerxDN ~STD_LOGIC_VECTOR{6~downto~0}~13 0 56 (_architecture (_uni ))))
		(_signal (_internal DividerxDP ~STD_LOGIC_VECTOR{6~downto~0}~13 0 56 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~13 0 57 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_signal (_internal CounterxDN ~STD_LOGIC_VECTOR{13~downto~0}~13 0 57 (_architecture (_uni ))))
		(_signal (_internal CounterxDP ~STD_LOGIC_VECTOR{13~downto~0}~13 0 57 (_architecture (_uni ))))
		(_constant (_internal counterInc ~extSTD.STANDARD.INTEGER 0 63 (_process 0 ((i 89)))))
		(_constant (_internal squareWaveHighTime ~extSTD.STANDARD.INTEGER 0 64 (_process 0 ((i 50)))))
		(_constant (_internal squareWavePeriod ~extSTD.STANDARD.INTEGER 0 65 (_process 0 ((i 100)))))
		(_constant (_internal timeout ~extSTD.STANDARD.INTEGER 0 66 (_process 0 ((i 1000)))))
		(_constant (_internal resetSlavesTime ~extSTD.STANDARD.INTEGER 0 67 (_process 0 ((i 6000)))))
		(_process
			(p_memless(_architecture 0 0 62 (_process (_simple)(_target(11)(14)(16)(5)(6)(8)(9))(_sensitivity(10)(12)(15)(17)(2)(3)(4)(7)))))
			(p_mem(_architecture 1 0 223 (_process (_target(10)(15)(17))(_sensitivity(0)(1)(11)(14)(16))(_dssslsensitivity 2))))
			(synchronizer(_architecture 2 0 240 (_process (_target(12)(13))(_sensitivity(0)(13)(4))(_dssslsensitivity 1))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_static
		(33686018 131586 )
		(33686018 33686018 33686018 514 )
		(33686018 131586 )
		(33686018 33686018 33686018 514 )
		(33686018 131586 )
		(33686018 33686018 33686018 514 )
		(33686018 131586 )
		(33686018 33686018 33686018 514 )
		(33686018 131586 )
		(33686018 33686018 33686018 514 )
		(33686018 131586 )
		(33686018 33686018 33686018 514 )
		(33686018 131586 )
		(33686018 33686018 33686018 514 )
		(33686018 131586 )
		(33686018 33686018 33686018 514 )
		(33686018 131586 )
		(33686018 33686018 33686018 514 )
	)
	(_model . Behavioral 3 -1
	)
)
I 000051 55 2474          1372853415404 Behavioral
(_unit VHDL (timestampcounter 0 25 (behavioral 0 36 ))
	(_version v63)
	(_time 1372853415405 2013.07.03 14:10:15)
	(_source (\./../../sourcecode/timestampCounter.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code f4a6f4a4f9a3f4e2f2a0e7afa1)
	(_entity
		(_time 1372368069416)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal IncrementxSI ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal OverflowxSO ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_port (_internal DataxDO ~STD_LOGIC_VECTOR{13~downto~0}~12 0 33 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{14~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 14)(i 0))))))
		(_signal (_internal CountxDP ~STD_LOGIC_VECTOR{14~downto~0}~13 0 38 (_architecture (_uni ))))
		(_signal (_internal CountxDN ~STD_LOGIC_VECTOR{14~downto~0}~13 0 38 (_architecture (_uni ))))
		(_signal (_internal MSbDelayedxDN ~extieee.std_logic_1164.STD_LOGIC 0 40 (_architecture (_uni ))))
		(_signal (_internal MSbDelayedxDP ~extieee.std_logic_1164.STD_LOGIC 0 40 (_architecture (_uni ))))
		(_process
			(line__44(_architecture 0 0 44 (_assignment (_simple)(_alias((DataxDO)(CountxDP(d_13_0))))(_target(4))(_sensitivity(5(d_13_0))))))
			(line__49(_architecture 1 0 49 (_assignment (_simple)(_target(3))(_sensitivity(5(14))(8)))))
			(p_memless(_architecture 2 0 52 (_process (_simple)(_target(6)(7))(_sensitivity(5)(2)))))
			(p_memoryzing(_architecture 3 0 65 (_process (_target(5)(8))(_sensitivity(0)(1)(6)(7))(_dssslsensitivity 2))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33686018 33686018 131586 )
	)
	(_model . Behavioral 4 -1
	)
)
I 000051 55 45572         1372853415715 Structural
(_unit VHDL (usbaer_top_level 0 26 (structural 0 102 ))
	(_version v63)
	(_time 1372853415716 2013.07.03 14:10:15)
	(_source (\./../../sourcecode/USBAER_top_level.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 2c7e2f297c7b7a3a2d28782b3e752b)
	(_entity
		(_time 1372368069749)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(clockgen
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 136 (_entity (_in ))))
				(_port (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 137 (_entity (_in ))))
				(_port (_internal CLKOP ~extieee.std_logic_1164.STD_LOGIC 0 138 (_entity (_out ))))
				(_port (_internal LOCK ~extieee.std_logic_1164.STD_LOGIC 0 139 (_entity (_out ))))
			)
		)
		(shiftRegister
			(_object
				(_generic (_internal width ~extSTD.STANDARD.NATURAL 0 124 (_entity -1 )))
				(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 126 (_entity (_in ))))
				(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 127 (_entity (_in ))))
				(_port (_internal LatchxEI ~extieee.std_logic_1164.STD_LOGIC 0 128 (_entity (_in ))))
				(_port (_internal DxDI ~extieee.std_logic_1164.STD_LOGIC 0 129 (_entity (_in ))))
				(_port (_internal QxDO ~extieee.std_logic_1164.STD_LOGIC 0 130 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{width-1~downto~0}~13 0 131 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 52 )(i 0))))))
				(_port (_internal DataOutxDO ~STD_LOGIC_VECTOR{width-1~downto~0}~13 0 131 (_entity (_out ))))
			)
		)
		(AERfifo
			(_object
				(_port (_internal Data ~STD_LOGIC_VECTOR{15~downto~0}~1320 0 267 (_entity (_in ))))
				(_port (_internal WrClock ~extieee.std_logic_1164.STD_LOGIC 0 268 (_entity (_in ))))
				(_port (_internal RdClock ~extieee.std_logic_1164.STD_LOGIC 0 269 (_entity (_in ))))
				(_port (_internal WrEn ~extieee.std_logic_1164.STD_LOGIC 0 270 (_entity (_in ))))
				(_port (_internal RdEn ~extieee.std_logic_1164.STD_LOGIC 0 271 (_entity (_in ))))
				(_port (_internal Reset ~extieee.std_logic_1164.STD_LOGIC 0 272 (_entity (_in ))))
				(_port (_internal RPReset ~extieee.std_logic_1164.STD_LOGIC 0 273 (_entity (_in ))))
				(_port (_internal Q ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 274 (_entity (_out ))))
				(_port (_internal Empty ~extieee.std_logic_1164.STD_LOGIC 0 275 (_entity (_out ))))
				(_port (_internal Full ~extieee.std_logic_1164.STD_LOGIC 0 276 (_entity (_out ))))
				(_port (_internal AlmostEmpty ~extieee.std_logic_1164.STD_LOGIC 0 277 (_entity (_out ))))
				(_port (_internal AlmostFull ~extieee.std_logic_1164.STD_LOGIC 0 278 (_entity (_out ))))
			)
		)
		(wordRegister
			(_object
				(_generic (_internal width ~extSTD.STANDARD.NATURAL 0 230 (_entity -1 ((i 14)))))
				(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 232 (_entity (_in ))))
				(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 233 (_entity (_in ))))
				(_port (_internal WriteEnablexEI ~extieee.std_logic_1164.STD_LOGIC 0 234 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{width-1~downto~0}~1314 0 235 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 53 )(i 0))))))
				(_port (_internal DataInxDI ~STD_LOGIC_VECTOR{width-1~downto~0}~1314 0 235 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{width-1~downto~0}~1316 0 236 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 54 )(i 0))))))
				(_port (_internal DataOutxDO ~STD_LOGIC_VECTOR{width-1~downto~0}~1316 0 236 (_entity (_out ))))
			)
		)
		(earlyPaketTimer
			(_object
				(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 259 (_entity (_in ))))
				(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 260 (_entity (_in ))))
				(_port (_internal ClearxSI ~extieee.std_logic_1164.STD_LOGIC 0 261 (_entity (_in ))))
				(_port (_internal TimerExpiredxSO ~extieee.std_logic_1164.STD_LOGIC 0 262 (_entity (_out ))))
			)
		)
		(eventCounter
			(_object
				(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 241 (_entity (_in ))))
				(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 242 (_entity (_in ))))
				(_port (_internal ClearxSI ~extieee.std_logic_1164.STD_LOGIC 0 243 (_entity (_in ))))
				(_port (_internal IncrementxSI ~extieee.std_logic_1164.STD_LOGIC 0 244 (_entity (_in ))))
				(_port (_internal OverflowxSO ~extieee.std_logic_1164.STD_LOGIC 0 245 (_entity (_out ))))
			)
		)
		(timestampCounter
			(_object
				(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 250 (_entity (_in ))))
				(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 251 (_entity (_in ))))
				(_port (_internal IncrementxSI ~extieee.std_logic_1164.STD_LOGIC 0 252 (_entity (_in ))))
				(_port (_internal OverflowxSO ~extieee.std_logic_1164.STD_LOGIC 0 253 (_entity (_out ))))
				(_port (_internal DataxDO ~STD_LOGIC_VECTOR{13~downto~0}~1318 0 254 (_entity (_out ))))
			)
		)
		(synchronizerStateMachine
			(_object
				(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 154 (_entity (_in ))))
				(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 155 (_entity (_in ))))
				(_port (_internal RunxSI ~extieee.std_logic_1164.STD_LOGIC 0 156 (_entity (_in ))))
				(_port (_internal ConfigxSI ~extieee.std_logic_1164.STD_LOGIC 0 157 (_entity (_in ))))
				(_port (_internal SyncInxABI ~extieee.std_logic_1164.STD_LOGIC 0 158 (_entity (_in ))))
				(_port (_internal SyncOutxSBO ~extieee.std_logic_1164.STD_LOGIC 0 159 (_entity (_out ))))
				(_port (_internal TriggerxSO ~extieee.std_logic_1164.STD_LOGIC 0 160 (_entity (_out ))))
				(_port (_internal HostResetTimestampxSI ~extieee.std_logic_1164.STD_LOGIC 0 161 (_entity (_in ))))
				(_port (_internal ResetTimestampxSBO ~extieee.std_logic_1164.STD_LOGIC 0 162 (_entity (_out ))))
				(_port (_internal IncrementCounterxSO ~extieee.std_logic_1164.STD_LOGIC 0 163 (_entity (_out ))))
			)
		)
		(fifoStatemachine
			(_object
				(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 106 (_entity (_in ))))
				(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 107 (_entity (_in ))))
				(_port (_internal RunxSI ~extieee.std_logic_1164.STD_LOGIC 0 108 (_entity (_in ))))
				(_port (_internal FifoTransactionxSO ~extieee.std_logic_1164.STD_LOGIC 0 109 (_entity (_out ))))
				(_port (_internal FX2FifoInFullxSBI ~extieee.std_logic_1164.STD_LOGIC 0 110 (_entity (_in ))))
				(_port (_internal FifoEmptyxSI ~extieee.std_logic_1164.STD_LOGIC 0 111 (_entity (_in ))))
				(_port (_internal FifoReadxEO ~extieee.std_logic_1164.STD_LOGIC 0 112 (_entity (_out ))))
				(_port (_internal FX2FifoWritexEBO ~extieee.std_logic_1164.STD_LOGIC 0 113 (_entity (_out ))))
				(_port (_internal FX2FifoPktEndxSBO ~extieee.std_logic_1164.STD_LOGIC 0 114 (_entity (_out ))))
				(_port (_internal FX2FifoAddressxDO ~STD_LOGIC_VECTOR{1~downto~0}~13 0 115 (_entity (_out ))))
				(_port (_internal IncEventCounterxSO ~extieee.std_logic_1164.STD_LOGIC 0 116 (_entity (_out ))))
				(_port (_internal ResetEventCounterxSO ~extieee.std_logic_1164.STD_LOGIC 0 117 (_entity (_out ))))
				(_port (_internal ResetEarlyPaketTimerxSO ~extieee.std_logic_1164.STD_LOGIC 0 118 (_entity (_out ))))
				(_port (_internal EarlyPaketTimerOverflowxSI ~extieee.std_logic_1164.STD_LOGIC 0 119 (_entity (_in ))))
			)
		)
		(monitorStateMachine
			(_object
				(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 168 (_entity (_in ))))
				(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 169 (_entity (_in ))))
				(_port (_internal AERREQxSBI ~extieee.std_logic_1164.STD_LOGIC 0 170 (_entity (_in ))))
				(_port (_internal AERACKxSBO ~extieee.std_logic_1164.STD_LOGIC 0 171 (_entity (_out ))))
				(_port (_internal XxDI ~extieee.std_logic_1164.STD_LOGIC 0 172 (_entity (_in ))))
				(_port (_internal UseLongAckxSI ~extieee.std_logic_1164.STD_LOGIC 0 173 (_entity (_in ))))
				(_port (_internal FifoFullxSI ~extieee.std_logic_1164.STD_LOGIC 0 174 (_entity (_in ))))
				(_port (_internal FifoWritexEO ~extieee.std_logic_1164.STD_LOGIC 0 175 (_entity (_out ))))
				(_port (_internal TimestampRegWritexEO ~extieee.std_logic_1164.STD_LOGIC 0 176 (_entity (_out ))))
				(_port (_internal AddressRegWritexEO ~extieee.std_logic_1164.STD_LOGIC 0 177 (_entity (_out ))))
				(_port (_internal AddressTimestampSelectxSO ~STD_LOGIC_VECTOR{1~downto~0}~132 0 178 (_entity (_out ))))
				(_port (_internal ADCvalueReadyxSI ~extieee.std_logic_1164.STD_LOGIC 0 179 (_entity (_in ))))
				(_port (_internal ReadADCvaluexEO ~extieee.std_logic_1164.STD_LOGIC 0 180 (_entity (_out ))))
				(_port (_internal TimestampOverflowxSI ~extieee.std_logic_1164.STD_LOGIC 0 181 (_entity (_in ))))
				(_port (_internal TriggerxSI ~extieee.std_logic_1164.STD_LOGIC 0 182 (_entity (_in ))))
				(_port (_internal AddressMSBxDO ~STD_LOGIC_VECTOR{1~downto~0}~134 0 183 (_entity (_out ))))
				(_port (_internal ResetTimestampxSBI ~extieee.std_logic_1164.STD_LOGIC 0 184 (_entity (_in ))))
			)
		)
		(ADCStateMachine
			(_object
				(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 190 (_entity (_in ))))
				(_port (_internal ADCclockxCO ~extieee.std_logic_1164.STD_LOGIC 0 191 (_entity (_out ))))
				(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 192 (_entity (_in ))))
				(_port (_internal ADCwordxDI ~STD_LOGIC_VECTOR{9~downto~0}~13 0 193 (_entity (_in ))))
				(_port (_internal ADCoutxDO ~STD_LOGIC_VECTOR{13~downto~0}~13 0 194 (_entity (_out ))))
				(_port (_internal ADCoexEBO ~extieee.std_logic_1164.STD_LOGIC 0 195 (_entity (_out ))))
				(_port (_internal ADCstbyxEO ~extieee.std_logic_1164.STD_LOGIC 0 196 (_entity (_out ))))
				(_port (_internal ADCovrxSI ~extieee.std_logic_1164.STD_LOGIC 0 197 (_entity (_in ))))
				(_port (_internal RegisterWritexEO ~extieee.std_logic_1164.STD_LOGIC 0 198 (_entity (_out ))))
				(_port (_internal SRLatchxEI ~extieee.std_logic_1164.STD_LOGIC 0 199 (_entity (_in ))))
				(_port (_internal RunADCxSI ~extieee.std_logic_1164.STD_LOGIC 0 200 (_entity (_in ))))
				(_port (_internal ExposurexDI ~STD_LOGIC_VECTOR{15~downto~0}~13 0 201 (_entity (_in ))))
				(_port (_internal ColSettlexDI ~STD_LOGIC_VECTOR{15~downto~0}~136 0 202 (_entity (_in ))))
				(_port (_internal RowSettlexDI ~STD_LOGIC_VECTOR{15~downto~0}~138 0 203 (_entity (_in ))))
				(_port (_internal ResSettlexDI ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 204 (_entity (_in ))))
				(_port (_internal FramePeriodxDI ~STD_LOGIC_VECTOR{15~downto~0}~1312 0 205 (_entity (_in ))))
				(_port (_internal SBRet10xEI ~extieee.std_logic_1164.STD_LOGIC 0 206 (_entity (_in ))))
				(_port (_internal TestPixelxEI ~extieee.std_logic_1164.STD_LOGIC 0 207 (_entity (_in ))))
				(_port (_internal ExtTriggerxEI ~extieee.std_logic_1164.STD_LOGIC 0 208 (_entity (_in ))))
				(_port (_internal CDVSTestSRRowInxSO ~extieee.std_logic_1164.STD_LOGIC 0 209 (_entity (_out ))))
				(_port (_internal CDVSTestSRRowClockxSO ~extieee.std_logic_1164.STD_LOGIC 0 210 (_entity (_out ))))
				(_port (_internal CDVSTestSRColInxSO ~extieee.std_logic_1164.STD_LOGIC 0 211 (_entity (_out ))))
				(_port (_internal CDVSTestSRColClockxSO ~extieee.std_logic_1164.STD_LOGIC 0 212 (_entity (_out ))))
				(_port (_internal CDVSTestColMode0xSO ~extieee.std_logic_1164.STD_LOGIC 0 213 (_entity (_out ))))
				(_port (_internal CDVSTestColMode1xSO ~extieee.std_logic_1164.STD_LOGIC 0 214 (_entity (_out ))))
				(_port (_internal CDVSTestApsTxGatexSO ~extieee.std_logic_1164.STD_LOGIC 0 215 (_entity (_out ))))
				(_port (_internal ADCStateOutputLEDxSO ~extieee.std_logic_1164.STD_LOGIC 0 216 (_entity (_out ))))
			)
		)
		(ADCvalueReady
			(_object
				(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 221 (_entity (_in ))))
				(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 222 (_entity (_in ))))
				(_port (_internal RegisterWritexEI ~extieee.std_logic_1164.STD_LOGIC 0 223 (_entity (_in ))))
				(_port (_internal ReadValuexEI ~extieee.std_logic_1164.STD_LOGIC 0 224 (_entity (_in ))))
				(_port (_internal ValueReadyxSO ~extieee.std_logic_1164.STD_LOGIC 0 225 (_entity (_out ))))
			)
		)
		(cDVSResetStateMachine
			(_object
				(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 144 (_entity (_in ))))
				(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 145 (_entity (_in ))))
				(_port (_internal AERackxSBI ~extieee.std_logic_1164.STD_LOGIC 0 146 (_entity (_in ))))
				(_port (_internal RxcolGxSI ~extieee.std_logic_1164.STD_LOGIC 0 147 (_entity (_in ))))
				(_port (_internal cDVSresetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 148 (_entity (_in ))))
				(_port (_internal CDVSresetxRBO ~extieee.std_logic_1164.STD_LOGIC 0 149 (_entity (_out ))))
			)
		)
	)
	(_instantiation uClockGen 0 391 (_component clockgen )
		(_port
			((CLK)(IFClockxCI))
			((RESET)(ResetxR))
			((CLKOP)(ClockxC))
			((LOCK)(LockxS))
		)
		(_use (_entity . clockgen)
		)
	)
	(_instantiation shiftRegister_1 0 413 (_component shiftRegister )
		(_generic
			((width)((i 96)))
		)
		(_port
			((ClockxCI)(SRClockxC))
			((ResetxRBI)(ResetxRB))
			((LatchxEI)(SRLatchxE))
			((DxDI)(SRinxD))
			((QxDO)(SRoutxD))
			((DataOutxDO)(SRDataOutxD))
		)
		(_use (_entity . shiftRegister)
			(_generic
				((width)((i 96)))
			)
			(_port
				((ClockxCI)(ClockxCI))
				((ResetxRBI)(ResetxRBI))
				((LatchxEI)(LatchxEI))
				((DxDI)(DxDI))
				((QxDO)(QxDO))
				((DataOutxDO)(DataOutxDO))
			)
		)
	)
	(_instantiation uFifo 0 432 (_component AERfifo )
		(_port
			((Data)(FifoDataInxD))
			((WrClock)(ClockxC))
			((RdClock)(IfClockxC))
			((WrEn)(FifoWritexE))
			((RdEn)(FifoReadxE))
			((Reset)(ResetxR))
			((RPReset)(ResetxR))
			((Q)(FifoDataOutxD))
			((Empty)(FifoEmptyxS))
			((Full)(FifoFullxS))
			((AlmostEmpty)(FifoAlmostEmptyxS))
			((AlmostFull)(FifoAlmostFullxS))
		)
		(_use (_entity . AERfifo)
		)
	)
	(_instantiation uMonitorAddressRegister 0 449 (_component wordRegister )
		(_generic
			((width)((i 10)))
		)
		(_port
			((ClockxCI)(ClockxC))
			((ResetxRBI)(ResetxRB))
			((WriteEnablexEI)(AddressRegWritexE))
			((DataInxDI)(AERMonitorAddressxDI))
			((DataOutxDO)(AddressRegOutxD))
		)
		(_use (_entity . wordRegister)
			(_generic
				((width)((i 10)))
			)
			(_port
				((ClockxCI)(ClockxCI))
				((ResetxRBI)(ResetxRBI))
				((WriteEnablexEI)(WriteEnablexEI))
				((DataInxDI)(DataInxDI))
				((DataOutxDO)(DataOutxDO))
			)
		)
	)
	(_instantiation uMonitorTimestampRegister 0 459 (_component wordRegister )
		(_generic
			((width)((i 14)))
		)
		(_port
			((ClockxCI)(ClockxC))
			((ResetxRBI)(ResetxRB))
			((WriteEnablexEI)(TimestampRegWritexE))
			((DataInxDI)(ActualTimestampxD))
			((DataOutxDO)(MonitorTimestampxD))
		)
		(_use (_entity . wordRegister)
			(_generic
				((width)((i 14)))
			)
			(_port
				((ClockxCI)(ClockxCI))
				((ResetxRBI)(ResetxRBI))
				((WriteEnablexEI)(WriteEnablexEI))
				((DataInxDI)(DataInxDI))
				((DataOutxDO)(DataOutxDO))
			)
		)
	)
	(_instantiation uADCRegister 0 469 (_component wordRegister )
		(_generic
			((width)((i 14)))
		)
		(_port
			((ClockxCI)(IfClockxC))
			((ResetxRBI)(ResetxRB))
			((WriteEnablexEI)(ADCregWritexE))
			((DataInxDI)(ADCregInxD))
			((DataOutxDO)(ADCregOutxD))
		)
		(_use (_entity . wordRegister)
			(_generic
				((width)((i 14)))
			)
			(_port
				((ClockxCI)(ClockxCI))
				((ResetxRBI)(ResetxRBI))
				((WriteEnablexEI)(WriteEnablexEI))
				((DataInxDI)(DataInxDI))
				((DataOutxDO)(DataOutxDO))
			)
		)
	)
	(_instantiation uEarlyPaketTimer 0 481 (_component earlyPaketTimer )
		(_port
			((ClockxCI)(ClockxC))
			((ResetxRBI)(ResetxRB))
			((ClearxSI)(ResetEarlyPaketTimerxS))
			((TimerExpiredxSO)(EarlyPaketTimerOverflowxS))
		)
		(_use (_entity . earlyPaketTimer)
		)
	)
	(_instantiation uEventCounter 0 488 (_component eventCounter )
		(_port
			((ClockxCI)(ClockxC))
			((ResetxRBI)(ResetxRB))
			((ClearxSI)(ResetEventCounterxS))
			((IncrementxSI)(IncEventCounterxS))
			((OverflowxSO)(ECResetEarlyPaketTimerxS))
		)
		(_use (_entity . eventCounter)
		)
	)
	(_instantiation uTimestampCounter 0 496 (_component timestampCounter )
		(_port
			((ClockxCI)(ClockxC))
			((ResetxRBI)(CounterResetxRB))
			((IncrementxSI)(IncxS))
			((OverflowxSO)(TimestampOverflowxS))
			((DataxDO)(ActualTimestampxD))
		)
		(_use (_entity . timestampCounter)
		)
	)
	(_instantiation uSynchronizerStateMachine_1 0 504 (_component synchronizerStateMachine )
		(_port
			((ClockxCI)(ClockxC))
			((ResetxRBI)(ResetxRB))
			((RunxSI)(RunxS))
			((ConfigxSI)(TimestampMasterxS))
			((SyncInxABI)(SyncInxAB))
			((SyncOutxSBO)(SyncOutxSB))
			((TriggerxSO)(TriggerxS))
			((HostResetTimestampxSI)(HostResetTimestampxS))
			((ResetTimestampxSBO)(SynchronizerResetTimestampxSB))
			((IncrementCounterxSO)(IncxS))
		)
		(_use (_entity . synchronizerStateMachine)
		)
	)
	(_instantiation fifoStatemachine_1 0 519 (_component fifoStatemachine )
		(_port
			((ClockxCI)(IfClockxC))
			((ResetxRBI)(ResetxRB))
			((RunxSI)(RunxS))
			((FifoTransactionxSO)(FifoTransactionxS))
			((FX2FifoInFullxSBI)(FX2FifoInFullxSBI))
			((FifoEmptyxSI)(FifoEmptyxS))
			((FifoReadxEO)(FifoReadxE))
			((FX2FifoWritexEBO)(FX2FifoWritexEB))
			((FX2FifoPktEndxSBO)(FX2FifoPktEndxSB))
			((FX2FifoAddressxDO)(FX2FifoAddressxDO))
			((IncEventCounterxSO)(IncEventCounterxS))
			((ResetEventCounterxSO)(ResetEventCounterxS))
			((ResetEarlyPaketTimerxSO)(SMResetEarlyPaketTimerxS))
			((EarlyPaketTimerOverflowxSI)(EarlyPaketTimerOverflowxS))
		)
		(_use (_entity . fifoStatemachine)
		)
	)
	(_instantiation monitorStateMachine_1 0 536 (_component monitorStateMachine )
		(_port
			((ClockxCI)(ClockxC))
			((ResetxRBI)(ResetxRB))
			((AERREQxSBI)(AERREQxSB))
			((AERACKxSBO)(AERMonitorACKxSB))
			((XxDI)(AERMonitorAddressxDI(9)))
			((UseLongAckxSI)(UseLongAckxS))
			((FifoFullxSI)(FifoFullxS))
			((FifoWritexEO)(FifoWritexE))
			((TimestampRegWritexEO)(TimestampRegWritexE))
			((AddressRegWritexEO)(AddressRegWritexE))
			((AddressTimestampSelectxSO)(AddressTimestampSelectxS))
			((ADCvalueReadyxSI)(ADCvalueReadyxS))
			((ReadADCvaluexEO)(ReadADCvaluexE))
			((TimestampOverflowxSI)(TimestampOverflowxS))
			((TriggerxSI)(TriggerxS))
			((AddressMSBxDO)(AddressMSBxD))
			((ResetTimestampxSBI)(SynchronizerResetTimestampxSB))
		)
		(_use (_entity . monitorStateMachine)
		)
	)
	(_instantiation ADCStateMachine_1 0 556 (_component ADCStateMachine )
		(_port
			((ClockxCI)(IfClockxC))
			((ADCclockxCO)(ADCclockxC))
			((ResetxRBI)(ADCsmRstxE))
			((ADCwordxDI)(ADCwordxDI))
			((ADCoutxDO)(ADCdataxD))
			((ADCoexEBO)(ADCoexEB))
			((ADCstbyxEO)(ADCstbyxE))
			((ADCovrxSI)(ADCovrxS))
			((RegisterWritexEO)(ADCregWritexE))
			((SRLatchxEI)(SRLatchxE))
			((RunADCxSI)(RunADCxS))
			((ExposurexDI)(ExposurexD))
			((ColSettlexDI)(ColSettlexD))
			((RowSettlexDI)(RowSettlexD))
			((ResSettlexDI)(ResSettlexD))
			((FramePeriodxDI)(FramePeriodxD))
			((SBRet10xEI)(SBRet10xE))
			((TestPixelxEI)(TestPixelxE))
			((ExtTriggerxEI)(ExtTriggerxE))
			((CDVSTestSRRowInxSO)(CDVSTestSRRowInxS))
			((CDVSTestSRRowClockxSO)(CDVSTestSRRowClockxS))
			((CDVSTestSRColInxSO)(CDVSTestSRColInxS))
			((CDVSTestSRColClockxSO)(CDVSTestSRColClockxS))
			((CDVSTestColMode0xSO)(CDVSTestColMode0xS))
			((CDVSTestColMode1xSO)(CDVSTestColMode1xS))
			((CDVSTestApsTxGatexSO)(CDVSTestApsTxGatexS))
			((ADCStateOutputLEDxSO)(ADCStateOutputLEDxS))
		)
		(_use (_entity . ADCStateMachine)
			(_port
				((ClockxCI)(ClockxCI))
				((ADCclockxCO)(ADCclockxCO))
				((ResetxRBI)(ResetxRBI))
				((ADCwordxDI)(ADCwordxDI))
				((ADCoutxDO)(ADCoutxDO))
				((ADCstbyxEO)(ADCstbyxEO))
				((ADCoexEBO)(ADCoexEBO))
				((ADCovrxSI)(ADCovrxSI))
				((RegisterWritexEO)(RegisterWritexEO))
				((SRLatchxEI)(SRLatchxEI))
				((RunADCxSI)(RunADCxSI))
				((ExposurexDI)(ExposurexDI))
				((ColSettlexDI)(ColSettlexDI))
				((RowSettlexDI)(RowSettlexDI))
				((ResSettlexDI)(ResSettlexDI))
				((FramePeriodxDI)(FramePeriodxDI))
				((SBRet10xEI)(SBRet10xEI))
				((TestPixelxEI)(TestPixelxEI))
				((ExtTriggerxEI)(ExtTriggerxEI))
				((CDVSTestSRRowInxSO)(CDVSTestSRRowInxSO))
				((CDVSTestSRRowClockxSO)(CDVSTestSRRowClockxSO))
				((CDVSTestSRColInxSO)(CDVSTestSRColInxSO))
				((CDVSTestSRColClockxSO)(CDVSTestSRColClockxSO))
				((CDVSTestColMode0xSO)(CDVSTestColMode0xSO))
				((CDVSTestColMode1xSO)(CDVSTestColMode1xSO))
				((CDVSTestApsTxGatexSO)(CDVSTestApsTxGatexSO))
				((ADCStateOutputLEDxSO)(ADCStateOutputLEDxSO))
			)
		)
	)
	(_instantiation ADCvalueReady_1 0 590 (_component ADCvalueReady )
		(_port
			((ClockxCI)(ClockxC))
			((ResetxRBI)(ResetxRB))
			((RegisterWritexEI)(ADCregWritexE))
			((ReadValuexEI)(ReadADCvaluexE))
			((ValueReadyxSO)(ADCvalueReadyxS))
		)
		(_use (_entity . ADCvalueReady)
		)
	)
	(_instantiation cDVSResetStateMachine_1 0 598 (_component cDVSResetStateMachine )
		(_port
			((ClockxCI)(ClockxC))
			((ResetxRBI)(ResetxRB))
			((AERackxSBI)(AERREQxSB))
			((RxcolGxSI)(RxcolGxS))
			((cDVSresetxRBI)(PE3xSI))
			((CDVSresetxRBO)(CDVSTestPeriodicChipResetxRB))
		)
		(_use (_entity . cDVSResetStateMachine)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal FX2FifoDataxDIO ~STD_LOGIC_VECTOR{15~downto~0}~12 0 29 (_entity (_out ))))
		(_port (_internal FX2FifoInFullxSBI ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal FX2FifoWritexEBO ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_port (_internal FX2FifoReadxEBO ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
		(_port (_internal FX2FifoPktEndxSBO ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal FX2FifoAddressxDO ~STD_LOGIC_VECTOR{1~downto~0}~12 0 35 (_entity (_out ))))
		(_port (_internal IfClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_in ))))
		(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ))))
		(_port (_internal Sync1xABI ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_in ))))
		(_port (_internal SynchOutxSBO ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_out ))))
		(_port (_internal PC0xSIO ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_inout ))))
		(_port (_internal PC1xSIO ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_inout ))))
		(_port (_internal PC2xSIO ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_inout ))))
		(_port (_internal PC3xSIO ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_inout ))))
		(_port (_internal PA0xSIO ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_inout ))))
		(_port (_internal PA1xSIO ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_inout ))))
		(_port (_internal PA3xSIO ~extieee.std_logic_1164.STD_LOGIC 0 56 (_entity (_inout ))))
		(_port (_internal PA7xSIO ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_inout ))))
		(_port (_internal PE2xSI ~extieee.std_logic_1164.STD_LOGIC 0 59 (_entity (_in ))))
		(_port (_internal PE3xSI ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_in ))))
		(_port (_internal FXLEDxSI ~extieee.std_logic_1164.STD_LOGIC 0 62 (_entity (_in ))))
		(_port (_internal ADCclockxCO ~extieee.std_logic_1164.STD_LOGIC 0 65 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~12 0 66 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_port (_internal ADCwordxDI ~STD_LOGIC_VECTOR{9~downto~0}~12 0 66 (_entity (_in ))))
		(_port (_internal ADCoexEBO ~extieee.std_logic_1164.STD_LOGIC 0 68 (_entity (_out ))))
		(_port (_internal ADCstbyxEO ~extieee.std_logic_1164.STD_LOGIC 0 69 (_entity (_out ))))
		(_port (_internal ADCovrxSI ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_in ))))
		(_port (_internal CDVSTestSRRowClockxSO ~extieee.std_logic_1164.STD_LOGIC 0 72 (_entity (_out ))))
		(_port (_internal CDVSTestSRColClockxSO ~extieee.std_logic_1164.STD_LOGIC 0 73 (_entity (_out ))))
		(_port (_internal CDVSTestSRRowInxSO ~extieee.std_logic_1164.STD_LOGIC 0 74 (_entity (_out ))))
		(_port (_internal CDVSTestSRColInxSO ~extieee.std_logic_1164.STD_LOGIC 0 75 (_entity (_out ))))
		(_port (_internal CDVSTestBiasEnablexEO ~extieee.std_logic_1164.STD_LOGIC 0 77 (_entity (_out ))))
		(_port (_internal CDVSTestChipResetxRBO ~extieee.std_logic_1164.STD_LOGIC 0 78 (_entity (_out ))))
		(_port (_internal CDVSTestColMode0xSO ~extieee.std_logic_1164.STD_LOGIC 0 80 (_entity (_out ))))
		(_port (_internal CDVSTestColMode1xSO ~extieee.std_logic_1164.STD_LOGIC 0 81 (_entity (_out ))))
		(_port (_internal CDVSTestBiasDiagSelxSO ~extieee.std_logic_1164.STD_LOGIC 0 83 (_entity (_out ))))
		(_port (_internal CDVSTestBiasBitOutxSI ~extieee.std_logic_1164.STD_LOGIC 0 84 (_entity (_in ))))
		(_port (_internal CDVSTestApsTxGatexSO ~extieee.std_logic_1164.STD_LOGIC 0 86 (_entity (_out ))))
		(_port (_internal LED1xSO ~extieee.std_logic_1164.STD_LOGIC 0 89 (_entity (_out ))))
		(_port (_internal LED2xSO ~extieee.std_logic_1164.STD_LOGIC 0 90 (_entity (_out ))))
		(_port (_internal LED3xSO ~extieee.std_logic_1164.STD_LOGIC 0 91 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 93 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal DebugxSIO ~STD_LOGIC_VECTOR{15~downto~0}~122 0 93 (_entity (_inout ))))
		(_port (_internal AERMonitorREQxABI ~extieee.std_logic_1164.STD_LOGIC 0 96 (_entity (_in ))))
		(_port (_internal AERMonitorACKxSBO ~extieee.std_logic_1164.STD_LOGIC 0 97 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~124 0 98 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_port (_internal AERMonitorAddressxDI ~STD_LOGIC_VECTOR{9~downto~0}~124 0 98 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 115 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~132 0 178 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~134 0 183 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~13 0 193 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~13 0 194 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 201 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~136 0 202 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~138 0 203 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 204 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1312 0 205 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~1318 0 254 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1320 0 267 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 274 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~1324 0 285 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_signal (_internal MonitorTimestampxD ~STD_LOGIC_VECTOR{13~downto~0}~1324 0 285 (_architecture (_uni ))))
		(_signal (_internal ActualTimestampxD ~STD_LOGIC_VECTOR{13~downto~0}~1324 0 286 (_architecture (_uni ))))
		(_signal (_internal TimestampRegWritexE ~extieee.std_logic_1164.STD_LOGIC 0 289 (_architecture (_uni ))))
		(_signal (_internal SyncInxAB ~extieee.std_logic_1164.STD_LOGIC 0 291 (_architecture (_uni ))))
		(_signal (_internal AERREQxSB ~extieee.std_logic_1164.STD_LOGIC 0 293 (_architecture (_uni ))))
		(_signal (_internal AERReqSyncxSBN ~extieee.std_logic_1164.STD_LOGIC 0 293 (_architecture (_uni ))))
		(_signal (_internal AERMonitorACKxSB ~extieee.std_logic_1164.STD_LOGIC 0 295 (_architecture (_uni ))))
		(_signal (_internal UseLongAckxS ~extieee.std_logic_1164.STD_LOGIC 0 296 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1326 0 299 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal AddressTimestampSelectxS ~STD_LOGIC_VECTOR{1~downto~0}~1326 0 299 (_architecture (_uni ))))
		(_signal (_internal IncEventCounterxS ~extieee.std_logic_1164.STD_LOGIC 0 305 (_architecture (_uni ))))
		(_signal (_internal ResetEventCounterxS ~extieee.std_logic_1164.STD_LOGIC 0 306 (_architecture (_uni ))))
		(_signal (_internal ResetEarlyPaketTimerxS ~extieee.std_logic_1164.STD_LOGIC 0 307 (_architecture (_uni ))))
		(_signal (_internal EarlyPaketTimerOverflowxS ~extieee.std_logic_1164.STD_LOGIC 0 308 (_architecture (_uni ))))
		(_signal (_internal SMResetEarlyPaketTimerxS ~extieee.std_logic_1164.STD_LOGIC 0 309 (_architecture (_uni ))))
		(_signal (_internal ECResetEarlyPaketTimerxS ~extieee.std_logic_1164.STD_LOGIC 0 310 (_architecture (_uni ))))
		(_signal (_internal ClockxC ~extieee.std_logic_1164.STD_LOGIC 0 313 (_architecture (_uni )(_event))))
		(_signal (_internal IfClockxC ~extieee.std_logic_1164.STD_LOGIC 0 313 (_architecture (_uni ))))
		(_signal (_internal ResetxRB ~extieee.std_logic_1164.STD_LOGIC 0 314 (_architecture (_uni ))))
		(_signal (_internal ResetxR ~extieee.std_logic_1164.STD_LOGIC 0 314 (_architecture (_uni ))))
		(_signal (_internal RunxS ~extieee.std_logic_1164.STD_LOGIC 0 315 (_architecture (_uni ))))
		(_signal (_internal CounterResetxRB ~extieee.std_logic_1164.STD_LOGIC 0 316 (_architecture (_uni ))))
		(_signal (_internal SynchronizerResetTimestampxSB ~extieee.std_logic_1164.STD_LOGIC 0 317 (_architecture (_uni ))))
		(_signal (_internal CDVSTestChipResetxRB ~extieee.std_logic_1164.STD_LOGIC 0 318 (_internal (_uni ))))
		(_signal (_internal CDVSTestPeriodicChipResetxRB ~extieee.std_logic_1164.STD_LOGIC 0 319 (_architecture (_uni ))))
		(_signal (_internal RxcolGxS ~extieee.std_logic_1164.STD_LOGIC 0 320 (_architecture (_uni ))))
		(_signal (_internal TimestampOverflowxS ~extieee.std_logic_1164.STD_LOGIC 0 323 (_architecture (_uni ))))
		(_signal (_internal AddressMSBxD ~STD_LOGIC_VECTOR{1~downto~0}~1326 0 324 (_architecture (_uni ))))
		(_signal (_internal TimestampMasterxS ~extieee.std_logic_1164.STD_LOGIC 0 325 (_architecture (_uni ))))
		(_signal (_internal FifoTransactionxS ~extieee.std_logic_1164.STD_LOGIC 0 328 (_architecture (_uni ))))
		(_signal (_internal FX2FifoWritexEB ~extieee.std_logic_1164.STD_LOGIC 0 329 (_architecture (_uni ))))
		(_signal (_internal FX2FifoPktEndxSB ~extieee.std_logic_1164.STD_LOGIC 0 330 (_architecture (_uni ))))
		(_signal (_internal SyncOutxSB ~extieee.std_logic_1164.STD_LOGIC 0 331 (_architecture (_uni ))))
		(_signal (_internal HostResetTimestampxS ~extieee.std_logic_1164.STD_LOGIC 0 332 (_architecture (_uni ))))
		(_signal (_internal TriggerxS ~extieee.std_logic_1164.STD_LOGIC 0 334 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~1328 0 336 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_signal (_internal AddressRegOutxD ~STD_LOGIC_VECTOR{9~downto~0}~1328 0 336 (_architecture (_uni ))))
		(_signal (_internal AddressRegWritexE ~extieee.std_logic_1164.STD_LOGIC 0 337 (_architecture (_uni ))))
		(_signal (_internal AddressRegOut8xD ~extieee.std_logic_1164.STD_LOGIC 0 338 (_architecture (_uni ))))
		(_signal (_internal IncxS ~extieee.std_logic_1164.STD_LOGIC 0 341 (_architecture (_uni ))))
		(_signal (_internal ReadADCvaluexE ~extieee.std_logic_1164.STD_LOGIC 0 344 (_architecture (_uni ))))
		(_signal (_internal ADCvalueReadyxS ~extieee.std_logic_1164.STD_LOGIC 0 344 (_architecture (_uni ))))
		(_signal (_internal ADCregInxD ~STD_LOGIC_VECTOR{13~downto~0}~1324 0 345 (_architecture (_uni ))))
		(_signal (_internal ADCregOutxD ~STD_LOGIC_VECTOR{13~downto~0}~1324 0 346 (_architecture (_uni ))))
		(_signal (_internal ADCregWritexE ~extieee.std_logic_1164.STD_LOGIC 0 347 (_architecture (_uni ))))
		(_signal (_internal ADCdataxD ~STD_LOGIC_VECTOR{13~downto~0}~1324 0 348 (_architecture (_uni ))))
		(_signal (_internal SBRet10xE ~extieee.std_logic_1164.STD_LOGIC 0 349 (_architecture (_uni ))))
		(_signal (_internal ADCsmRstxE ~extieee.std_logic_1164.STD_LOGIC 0 351 (_architecture (_uni ))))
		(_signal (_internal ADCclockxC ~extieee.std_logic_1164.STD_LOGIC 0 352 (_architecture (_uni ))))
		(_signal (_internal ADCoexEB ~extieee.std_logic_1164.STD_LOGIC 0 353 (_architecture (_uni ))))
		(_signal (_internal ADCstbyxE ~extieee.std_logic_1164.STD_LOGIC 0 354 (_architecture (_uni ))))
		(_signal (_internal ADCovrxS ~extieee.std_logic_1164.STD_LOGIC 0 355 (_architecture (_uni ))))
		(_signal (_internal CDVSTestSRRowClockxS ~extieee.std_logic_1164.STD_LOGIC 0 356 (_architecture (_uni ))))
		(_signal (_internal CDVSTestSRRowInxS ~extieee.std_logic_1164.STD_LOGIC 0 356 (_architecture (_uni ))))
		(_signal (_internal CDVSTestSRColClockxS ~extieee.std_logic_1164.STD_LOGIC 0 357 (_architecture (_uni ))))
		(_signal (_internal CDVSTestSRColInxS ~extieee.std_logic_1164.STD_LOGIC 0 357 (_architecture (_uni ))))
		(_signal (_internal CDVSTestColMode0xS ~extieee.std_logic_1164.STD_LOGIC 0 358 (_architecture (_uni ))))
		(_signal (_internal CDVSTestColMode1xS ~extieee.std_logic_1164.STD_LOGIC 0 358 (_architecture (_uni ))))
		(_signal (_internal CDVSTestApsTxGatexS ~extieee.std_logic_1164.STD_LOGIC 0 359 (_architecture (_uni ))))
		(_signal (_internal ExtTriggerxE ~extieee.std_logic_1164.STD_LOGIC 0 360 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{95~downto~0}~13 0 362 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 95)(i 0))))))
		(_signal (_internal SRDataOutxD ~STD_LOGIC_VECTOR{95~downto~0}~13 0 362 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1330 0 364 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal ExposurexD ~STD_LOGIC_VECTOR{15~downto~0}~1330 0 364 (_architecture (_uni ))))
		(_signal (_internal ColSettlexD ~STD_LOGIC_VECTOR{15~downto~0}~1330 0 364 (_architecture (_uni ))))
		(_signal (_internal RowSettlexD ~STD_LOGIC_VECTOR{15~downto~0}~1330 0 364 (_architecture (_uni ))))
		(_signal (_internal ResSettlexD ~STD_LOGIC_VECTOR{15~downto~0}~1330 0 364 (_architecture (_uni ))))
		(_signal (_internal FramePeriodxD ~STD_LOGIC_VECTOR{15~downto~0}~1330 0 365 (_architecture (_uni ))))
		(_signal (_internal TestPixelxE ~extieee.std_logic_1164.STD_LOGIC 0 366 (_architecture (_uni ))))
		(_signal (_internal SRoutxD ~extieee.std_logic_1164.STD_LOGIC 0 368 (_architecture (_uni ))))
		(_signal (_internal SRinxD ~extieee.std_logic_1164.STD_LOGIC 0 368 (_architecture (_uni ))))
		(_signal (_internal SRLatchxE ~extieee.std_logic_1164.STD_LOGIC 0 368 (_architecture (_uni ))))
		(_signal (_internal SRClockxC ~extieee.std_logic_1164.STD_LOGIC 0 368 (_architecture (_uni ))))
		(_signal (_internal RunADCxS ~extieee.std_logic_1164.STD_LOGIC 0 369 (_architecture (_uni ))))
		(_signal (_internal ADCStateOutputLEDxS ~extieee.std_logic_1164.STD_LOGIC 0 371 (_architecture (_uni ))))
		(_signal (_internal LockxS ~extieee.std_logic_1164.STD_LOGIC 0 374 (_architecture (_uni ))))
		(_signal (_internal FifoDataInxD ~STD_LOGIC_VECTOR{15~downto~0}~1330 0 377 (_architecture (_uni ))))
		(_signal (_internal FifoDataOutxD ~STD_LOGIC_VECTOR{15~downto~0}~1330 0 377 (_architecture (_uni ))))
		(_signal (_internal FifoWritexE ~extieee.std_logic_1164.STD_LOGIC 0 378 (_architecture (_uni ))))
		(_signal (_internal FifoReadxE ~extieee.std_logic_1164.STD_LOGIC 0 378 (_architecture (_uni ))))
		(_signal (_internal FifoEmptyxS ~extieee.std_logic_1164.STD_LOGIC 0 379 (_architecture (_uni ))))
		(_signal (_internal FifoAlmostEmptyxS ~extieee.std_logic_1164.STD_LOGIC 0 379 (_architecture (_uni ))))
		(_signal (_internal FifoFullxS ~extieee.std_logic_1164.STD_LOGIC 0 379 (_architecture (_uni ))))
		(_signal (_internal FifoAlmostFullxS ~extieee.std_logic_1164.STD_LOGIC 0 379 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1332 0 382 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal selectADC ~STD_LOGIC_VECTOR{1~downto~0}~1332 0 382 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1334 0 383 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal selectaddress ~STD_LOGIC_VECTOR{1~downto~0}~1334 0 383 (_architecture (_string \"01"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1336 0 384 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal selecttimestamp ~STD_LOGIC_VECTOR{1~downto~0}~1336 0 384 (_architecture (_string \"00"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1338 0 385 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal selecttrigger ~STD_LOGIC_VECTOR{1~downto~0}~1338 0 385 (_architecture (_string \"10"\))))
		(_process
			(line__388(_architecture 0 0 388 (_assignment (_simple)(_alias((IfClockxC)(IfClockxCI)))(_target(60))(_sensitivity(6)))))
			(line__389(_architecture 1 0 389 (_assignment (_simple)(_alias((ADCclockxCO)(ADCclockxC)))(_target(21))(_sensitivity(90)))))
			(line__402(_architecture 2 0 402 (_assignment (_simple)(_alias((CDVSTestBiasDiagSelxSO)(PA0xSIO)))(_target(34))(_sensitivity(14)))))
			(line__405(_architecture 3 0 405 (_assignment (_simple)(_alias((ResetxRB)(ResetxRBI)))(_target(61))(_sensitivity(7)))))
			(line__406(_architecture 4 0 406 (_assignment (_simple)(_target(62))(_sensitivity(7)))))
			(line__407(_architecture 5 0 407 (_assignment (_simple)(_alias((CounterResetxRB)(SynchronizerResetTimestampxSB)))(_target(64))(_sensitivity(65)))))
			(line__409(_architecture 6 0 409 (_assignment (_simple)(_alias((FX2FifoReadxEBO)(_string \"1"\)))(_target(3)))))
			(line__411(_architecture 7 0 411 (_assignment (_simple)(_alias((SyncInxAB)(Sync1xABI)))(_target(47))(_sensitivity(8)))))
			(line__424(_architecture 8 0 424 (_assignment (_simple)(_alias((ExposurexD)(SRDataOutxD(d_15_0))))(_target(103))(_sensitivity(102(d_15_0))))))
			(line__425(_architecture 9 0 425 (_assignment (_simple)(_alias((ColSettlexD)(SRDataOutxD(d_31_16))))(_target(104))(_sensitivity(102(d_31_16))))))
			(line__426(_architecture 10 0 426 (_assignment (_simple)(_alias((RowSettlexD)(SRDataOutxD(d_47_32))))(_target(105))(_sensitivity(102(d_47_32))))))
			(line__427(_architecture 11 0 427 (_assignment (_simple)(_alias((ResSettlexD)(SRDataOutxD(d_63_48))))(_target(106))(_sensitivity(102(d_63_48))))))
			(line__428(_architecture 12 0 428 (_assignment (_simple)(_alias((FramePeriodxD)(SRDataOutxD(d_79_64))))(_target(107))(_sensitivity(102(d_79_64))))))
			(line__429(_architecture 13 0 429 (_assignment (_simple)(_alias((TestPixelxE)(SRDataOutxD(94))))(_target(108))(_sensitivity(102(94))))))
			(line__430(_architecture 14 0 430 (_assignment (_simple)(_alias((SBRet10xE)(SRDataOutxD(95))))(_target(88))(_sensitivity(102(95))))))
			(line__447(_architecture 15 0 447 (_assignment (_simple)(_alias((FX2FifoDataxDIO)(FifoDataOutxD)))(_target(0))(_sensitivity(117)))))
			(line__479(_architecture 16 0 479 (_assignment (_simple)(_alias((ADCregInxD)(ADCdataxD)))(_target(84))(_sensitivity(87)))))
			(line__517(_architecture 17 0 517 (_assignment (_simple)(_alias((TimestampMasterxS)(_string \"1"\)))(_target(71)))))
			(line__587(_architecture 18 0 587 (_assignment (_simple)(_alias((ADCovrxS)(ADCovrxSI)))(_target(93))(_sensitivity(25)))))
			(line__588(_architecture 19 0 588 (_assignment (_simple)(_target(89))(_sensitivity(61)(63)))))
			(line__607(_architecture 20 0 607 (_assignment (_simple)(_alias((SynchOutxSBO)(SyncOutxSB)))(_target(9))(_sensitivity(75)))))
			(line__608(_architecture 21 0 608 (_assignment (_simple)(_alias((FX2FifoPktEndxSBO)(FX2FifoPktEndxSB)))(_target(4))(_sensitivity(74)))))
			(line__609(_architecture 22 0 609 (_assignment (_simple)(_alias((FX2FifoWritexEBO)(FX2FifoWritexEB)))(_target(2))(_sensitivity(73)))))
			(line__610(_architecture 23 0 610 (_assignment (_simple)(_alias((AERMonitorACKxSBO)(AERMonitorACKxSB)))(_target(42))(_sensitivity(50)))))
			(line__613(_architecture 24 0 613 (_assignment (_simple)(_target(55))(_sensitivity(57)(58)))))
			(line__617(_architecture 25 0 617 (_assignment (_simple)(_target(80))(_sensitivity(78(9))(78(8))))))
			(line__624(_architecture 26 0 624 (_assignment (_simple)(_target(116))(_sensitivity(44)(52)(70)(78(d_7_0))(78(9))(80)(85)))))
			(line__631(_architecture 27 0 631 (_assignment (_simple)(_alias((LED1xSO)(CDVSTestChipResetxRB)))(_target(37))(_sensitivity(19)))))
			(line__632(_architecture 28 0 632 (_assignment (_simple)(_alias((LED2xSO)(RunxS)))(_target(38))(_sensitivity(63)))))
			(line__633(_architecture 29 0 633 (_assignment (_simple)(_alias((LED3xSO)(ADCStateOutputLEDxS)))(_target(39))(_sensitivity(114)))))
			(line__636(_architecture 30 0 636 (_assignment (_simple)(_alias((CDVSTestChipResetxRBO)(CDVSTestChipResetxRB)))(_target(31))(_sensitivity(19)))))
			(line__642(_architecture 31 0 642 (_assignment (_simple)(_target(30))(_sensitivity(18)))))
			(line__644(_architecture 32 0 644 (_assignment (_simple)(_alias((HostResetTimestampxS)(PA7xSIO)))(_target(76))(_sensitivity(17)))))
			(line__645(_architecture 33 0 645 (_assignment (_simple)(_alias((RunxS)(PA3xSIO)))(_target(63))(_sensitivity(16)))))
			(line__646(_architecture 34 0 646 (_assignment (_simple)(_alias((ExtTriggerxE)(PA1xSIO)))(_target(101))(_sensitivity(15)))))
			(line__648(_architecture 35 0 648 (_assignment (_simple)(_alias((RunADCxS)(PC0xSIO)))(_target(113))(_sensitivity(10)))))
			(line__649(_architecture 36 0 649 (_assignment (_simple)(_alias((SRClockxC)(PC1xSIO)))(_target(112))(_sensitivity(11)))))
			(line__650(_architecture 37 0 650 (_assignment (_simple)(_alias((SRLatchxE)(PC2xSIO)))(_target(111))(_sensitivity(12)))))
			(line__651(_architecture 38 0 651 (_assignment (_simple)(_alias((SRinxD)(PC3xSIO)))(_target(110))(_sensitivity(13)))))
			(line__653(_architecture 39 0 653 (_assignment (_simple)(_alias((CDVSTestSRColClockxSO)(CDVSTestSRColClockxS)))(_target(27))(_sensitivity(96)))))
			(line__654(_architecture 40 0 654 (_assignment (_simple)(_alias((CDVSTestSRRowClockxSO)(CDVSTestSRRowClockxS)))(_target(26))(_sensitivity(94)))))
			(line__655(_architecture 41 0 655 (_assignment (_simple)(_alias((CDVSTestSRColInxSO)(CDVSTestSRColInxS)))(_target(29))(_sensitivity(97)))))
			(line__656(_architecture 42 0 656 (_assignment (_simple)(_alias((CDVSTestSRRowInxSO)(CDVSTestSRRowInxS)))(_target(28))(_sensitivity(95)))))
			(line__658(_architecture 43 0 658 (_assignment (_simple)(_alias((CDVSTestColMode0xSO)(CDVSTestColMode0xS)))(_target(32))(_sensitivity(98)))))
			(line__659(_architecture 44 0 659 (_assignment (_simple)(_alias((CDVSTestColMode1xSO)(CDVSTestColMode1xS)))(_target(33))(_sensitivity(99)))))
			(line__661(_architecture 45 0 661 (_assignment (_simple)(_alias((CDVSTestApsTxGatexSO)(CDVSTestApsTxGatexS)))(_target(36))(_sensitivity(100)))))
			(line__663(_architecture 46 0 663 (_assignment (_simple)(_alias((ADCstbyxEO)(ADCstbyxE)))(_target(24))(_sensitivity(92)))))
			(line__664(_architecture 47 0 664 (_assignment (_simple)(_alias((ADCoexEBO)(ADCoexEB)))(_target(23))(_sensitivity(91)))))
			(line__667(_architecture 48 0 667 (_assignment (_simple)(_alias((RxcolGxS)(_string \"0"\)))(_target(68)))))
			(line__668(_architecture 49 0 668 (_assignment (_simple)(_alias((UseLongAckxS)(_string \"0"\)))(_target(51)))))
			(line__674(_architecture 50 0 674 (_assignment (_simple)(_alias((DebugxSIO(0))(ADCStateOutputLEDxS)))(_target(40(0)))(_sensitivity(114)))))
			(synchronizer(_architecture 51 0 680 (_process (_target(48)(49))(_sensitivity(59)(49)(41))(_dssslsensitivity 1))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
	)
	(_static
		(514 )
		(33686274 33686018 33686018 514 )
	)
	(_model . Structural 55 -1
	)
)
I 000051 55 1674          1372853415791 Behavioral
(_unit VHDL (adcvalueready 0 25 (behavioral 0 36 ))
	(_version v63)
	(_time 1372853415792 2013.07.03 14:10:15)
	(_source (\./../../sourcecode/ADCvalueReady.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 7a297d7b2f2d2d6d78746b2078)
	(_entity
		(_time 1372368070373)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in )(_event))))
		(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in ))))
		(_port (_internal RegisterWritexEI ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal ReadValuexEI ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal ValueReadyxSO ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
		(_type (_internal state 0 37 (_enum1 stidle stadcvalueready stread stadcvalueready2 (_to (i 0)(i 3)))))
		(_signal (_internal StatexDP state 0 40 (_architecture (_uni ))))
		(_signal (_internal StatexDN state 0 40 (_architecture (_uni ))))
		(_process
			(p_memless(_architecture 0 0 44 (_process (_simple)(_target(4)(6))(_sensitivity(2)(3)(5)))))
			(p_memoryzing(_architecture 1 0 78 (_process (_target(5))(_sensitivity(0)(1)(6))(_dssslsensitivity 2))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Behavioral 2 -1
	)
)
I 000051 55 2661          1372853415847 Behavioral
(_unit VHDL (cdvsresetstatemachine 0 25 (behavioral 0 37 ))
	(_version v63)
	(_time 1372853415848 2013.07.03 14:10:15)
	(_source (\./../../sourcecode/cDVSResetStateMachine.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code a9faacfea4fffbbeaca8bbf3fd)
	(_entity
		(_time 1372368070692)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in )(_event))))
		(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in ))))
		(_port (_internal AERackxSBI ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal RxcolGxSI ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal cDVSresetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal CDVSresetxRBO ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ))))
		(_type (_internal state 0 38 (_enum1 stidle stevent stresetcdvs (_to (i 0)(i 2)))))
		(_signal (_internal StatexDP state 0 42 (_architecture (_uni ))))
		(_signal (_internal StatexDN state 0 42 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{18~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 18)(i 0))))))
		(_signal (_internal CountxDP ~STD_LOGIC_VECTOR{18~downto~0}~13 0 45 (_architecture (_uni ))))
		(_signal (_internal CountxDN ~STD_LOGIC_VECTOR{18~downto~0}~13 0 45 (_architecture (_uni ))))
		(_constant (_internal waitTime ~extSTD.STANDARD.INTEGER 0 47 (_architecture ((i 30)))))
		(_constant (_internal idleTime ~extSTD.STANDARD.INTEGER 0 48 (_architecture ((i 200000)))))
		(_process
			(p_memless(_architecture 0 0 53 (_process (_simple)(_target(5)(7)(9))(_sensitivity(2)(4)(6)(8)))))
			(p_memoryzing(_architecture 1 0 105 (_process (_target(6)(8))(_sensitivity(0)(1)(7)(9))(_dssslsensitivity 2))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_static
		(33686018 33686018 33686018 33686018 131586 )
		(33686018 33686018 33686018 33686018 131586 )
		(33686018 33686018 33686018 33686018 131586 )
		(33686018 33686018 33686018 33686018 131586 )
	)
	(_model . Behavioral 2 -1
	)
)
I 000051 55 2362          1372853415906 Behavioral
(_unit VHDL (shiftregister 0 30 (behavioral 0 42 ))
	(_version v63)
	(_time 1372853415907 2013.07.03 14:10:15)
	(_source (\./../../sourcecode/shiftRegister.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code e8baedbbe8bfb5feedeafcb3bb)
	(_entity
		(_time 1372368071005)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_generic (_internal width ~extSTD.STANDARD.NATURAL 0 32 \32\ (_entity ((i 32)))))
		(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in )(_event))))
		(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal LatchxEI ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in )(_event))))
		(_port (_internal DxDI ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ))))
		(_port (_internal QxDO ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{width-1~downto~0}~12 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal DataOutxDO ~STD_LOGIC_VECTOR{width-1~downto~0}~12 0 39 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{width-1~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_signal (_internal StatexD ~STD_LOGIC_VECTOR{width-1~downto~0}~13 0 45 (_architecture (_uni ))))
		(_process
			(p_latch(_architecture 0 0 50 (_process (_target(5))(_sensitivity(1)(2)(6))(_dssslsensitivity 2))))
			(line__60(_architecture 1 0 60 (_assignment (_simple)(_target(4))(_sensitivity(6(_index 5)))(_read(6(_index 6))))))
			(p_memorizing(_architecture 2 0 63 (_process (_simple)(_target(6(0))(6(_range 7))(6))(_sensitivity(0)(1))(_read(3)(6(_range 8))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . Behavioral 9 -1
	)
)
I 000052 55 11668         1372853415965 Behavioural
(_unit VHDL (adcstatemachine_tb 0 20 (behavioural 0 23 ))
	(_version v63)
	(_time 1372853415966 2013.07.03 14:10:15)
	(_source (\./../../ADCStateMachine_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 26752022247171312d29327c76)
	(_entity
		(_time 1372368071331)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(ADCStateMachine
			(_object
				(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
				(_port (_internal ADCclockxCO ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_out ))))
				(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
				(_port (_internal ADCwordxDI ~STD_LOGIC_VECTOR{9~downto~0}~13 0 30 (_entity (_in ))))
				(_port (_internal ADCoutxDO ~STD_LOGIC_VECTOR{13~downto~0}~13 0 31 (_entity (_out ))))
				(_port (_internal ADCstbyxEO ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
				(_port (_internal ADCoexEBO ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ))))
				(_port (_internal ADCovrxSI ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
				(_port (_internal RegisterWritexEO ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
				(_port (_internal SRLatchxEI ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
				(_port (_internal RunADCxSI ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ))))
				(_port (_internal ExposurexDI ~STD_LOGIC_VECTOR{15~downto~0}~13 0 38 (_entity (_in ))))
				(_port (_internal ColSettlexDI ~STD_LOGIC_VECTOR{15~downto~0}~132 0 39 (_entity (_in ))))
				(_port (_internal RowSettlexDI ~STD_LOGIC_VECTOR{15~downto~0}~134 0 40 (_entity (_in ))))
				(_port (_internal ResSettlexDI ~STD_LOGIC_VECTOR{15~downto~0}~136 0 41 (_entity (_in ))))
				(_port (_internal FramePeriodxDI ~STD_LOGIC_VECTOR{15~downto~0}~138 0 42 (_entity (_in ))))
				(_port (_internal SBRet10xEI ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ))))
				(_port (_internal TestPixelxEI ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_in ))))
				(_port (_internal ExtTriggerxEI ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_in ))))
				(_port (_internal CDVSTestSRRowInxSO ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_out ))))
				(_port (_internal CDVSTestSRRowClockxSO ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_out ))))
				(_port (_internal CDVSTestSRColInxSO ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_out ))))
				(_port (_internal CDVSTestSRColClockxSO ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_out ))))
				(_port (_internal CDVSTestColMode0xSO ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_out ))))
				(_port (_internal CDVSTestColMode1xSO ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_out ))))
				(_port (_internal CDVSTestApsTxGatexSO ~extieee.std_logic_1164.STD_LOGIC 0 52 (_entity (_out ))))
				(_port (_internal ADCStateOutputLEDxSO ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_out ))))
			)
		)
	)
	(_instantiation ADCStateMachine_1 0 120 (_component ADCStateMachine )
		(_port
			((ClockxCI)(IfClockxC))
			((ADCclockxCO)(ADCclockxC))
			((ResetxRBI)(ResetxRB))
			((ADCwordxDI)(ADCwordxD))
			((ADCoutxDO)(ADCdataxD))
			((ADCstbyxEO)(ADCstbyxE))
			((ADCoexEBO)(ADCoexEB))
			((ADCovrxSI)(ADCovrxS))
			((RegisterWritexEO)(RegisterWritexE))
			((SRLatchxEI)(SRLatchxE))
			((RunADCxSI)(RunADCxS))
			((ExposurexDI)(ExposurexD))
			((ColSettlexDI)(ColSettlexD))
			((RowSettlexDI)(RowSettlexD))
			((ResSettlexDI)(ResSettlexD))
			((FramePeriodxDI)(FramePeriodxD))
			((SBRet10xEI)(SBRet10xE))
			((TestPixelxEI)(TestpixelxE))
			((ExtTriggerxEI)(ExtTriggerxE))
			((CDVSTestSRRowInxSO)(CDVSTestSRRowInxS))
			((CDVSTestSRRowClockxSO)(CDVSTestSRRowClockxS))
			((CDVSTestSRColInxSO)(CDVSTestSRColInxS))
			((CDVSTestSRColClockxSO)(CDVSTestSRColClockxS))
			((CDVSTestColMode0xSO)(CDVSTestColMode0xS))
			((CDVSTestColMode1xSO)(CDVSTestColMode1xS))
			((CDVSTestApsTxGatexSO)(CDVSTestApsTxGatexS))
			((ADCStateOutputLEDxSO)(ADCStateOutputLEDxS))
		)
		(_use (_entity . ADCStateMachine)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~13 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~13 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~132 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~134 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~136 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~138 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal IfClockxC ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ))))
		(_signal (_internal ADCclockxC ~extieee.std_logic_1164.STD_LOGIC 0 57 (_architecture (_uni ))))
		(_signal (_internal ResetxRB ~extieee.std_logic_1164.STD_LOGIC 0 58 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_signal (_internal ADCwordxD ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 59 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~1312 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_signal (_internal ADCdataxD ~STD_LOGIC_VECTOR{13~downto~0}~1312 0 60 (_architecture (_uni ))))
		(_signal (_internal ADCoexEB ~extieee.std_logic_1164.STD_LOGIC 0 61 (_architecture (_uni ))))
		(_signal (_internal ADCstbyxE ~extieee.std_logic_1164.STD_LOGIC 0 62 (_architecture (_uni ))))
		(_signal (_internal ADCovrxS ~extieee.std_logic_1164.STD_LOGIC 0 63 (_architecture (_uni ))))
		(_signal (_internal RegisterWritexE ~extieee.std_logic_1164.STD_LOGIC 0 64 (_architecture (_uni ))))
		(_signal (_internal SRLatchxE ~extieee.std_logic_1164.STD_LOGIC 0 65 (_architecture (_uni ))))
		(_signal (_internal RunADCxS ~extieee.std_logic_1164.STD_LOGIC 0 66 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 67 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal ExposurexD ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 67 (_architecture (_uni ))))
		(_signal (_internal ColSettlexD ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 68 (_architecture (_uni ))))
		(_signal (_internal RowSettlexD ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 69 (_architecture (_uni ))))
		(_signal (_internal ResSettlexD ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 70 (_architecture (_uni ))))
		(_signal (_internal FramePeriodxD ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 71 (_architecture (_uni ))))
		(_signal (_internal TestPixelxE ~extieee.std_logic_1164.STD_LOGIC 0 72 (_architecture (_uni ))))
		(_signal (_internal SBRet10xE ~extieee.std_logic_1164.STD_LOGIC 0 73 (_architecture (_uni ))))
		(_signal (_internal ExtTriggerxE ~extieee.std_logic_1164.STD_LOGIC 0 74 (_architecture (_uni ))))
		(_signal (_internal CDVSTestSRRowInxS ~extieee.std_logic_1164.STD_LOGIC 0 75 (_architecture (_uni ))))
		(_signal (_internal CDVSTestSRRowClockxS ~extieee.std_logic_1164.STD_LOGIC 0 76 (_architecture (_uni ))))
		(_signal (_internal CDVSTestSRColInxS ~extieee.std_logic_1164.STD_LOGIC 0 77 (_architecture (_uni ))))
		(_signal (_internal CDVSTestSRColClockxS ~extieee.std_logic_1164.STD_LOGIC 0 78 (_architecture (_uni ))))
		(_signal (_internal CDVSTestColMode0xS ~extieee.std_logic_1164.STD_LOGIC 0 79 (_architecture (_uni ))))
		(_signal (_internal CDVSTestColMode1xS ~extieee.std_logic_1164.STD_LOGIC 0 80 (_architecture (_uni ))))
		(_signal (_internal CDVSTestApsTxGatexS ~extieee.std_logic_1164.STD_LOGIC 0 81 (_architecture (_uni ))))
		(_signal (_internal ADCStateOutputLEDxS ~extieee.std_logic_1164.STD_LOGIC 0 82 (_architecture (_uni ))))
		(_constant (_internal Tpw_clk ~extSTD.STANDARD.TIME 0 84 (_architecture ((ns 4634391661857464543)))))
		(_process
			(clock_gen(_architecture 0 0 88 (_process (_wait_for)(_target(0)))))
			(line__94(_architecture 1 0 94 (_assignment (_simple)(_alias((ADCclockxC)(_string \"0"\)))(_target(1)))))
			(line__95(_architecture 2 0 95 (_assignment (_simple)(_target(2)))))
			(line__96(_architecture 3 0 96 (_assignment (_simple)(_target(3)))))
			(line__97(_architecture 4 0 97 (_assignment (_simple)(_target(4)))))
			(line__98(_architecture 5 0 98 (_assignment (_simple)(_alias((ADCoexEB)(_string \"0"\)))(_target(5)))))
			(line__99(_architecture 6 0 99 (_assignment (_simple)(_alias((ADCstbyxE)(_string \"0"\)))(_target(6)))))
			(line__100(_architecture 7 0 100 (_assignment (_simple)(_alias((RegisterWritexE)(_string \"0"\)))(_target(8)))))
			(line__101(_architecture 8 0 101 (_assignment (_simple)(_target(9)))))
			(line__102(_architecture 9 0 102 (_assignment (_simple)(_target(10)))))
			(line__103(_architecture 10 0 103 (_assignment (_simple)(_target(11)))))
			(line__104(_architecture 11 0 104 (_assignment (_simple)(_target(12)))))
			(line__105(_architecture 12 0 105 (_assignment (_simple)(_target(13)))))
			(line__106(_architecture 13 0 106 (_assignment (_simple)(_target(14)))))
			(line__107(_architecture 14 0 107 (_assignment (_simple)(_target(15)))))
			(line__108(_architecture 15 0 108 (_assignment (_simple)(_alias((TestPixelxE)(_string \"0"\)))(_target(16)))))
			(line__109(_architecture 16 0 109 (_assignment (_simple)(_alias((SBRet10xE)(_string \"0"\)))(_target(17)))))
			(line__110(_architecture 17 0 110 (_assignment (_simple)(_alias((ExtTriggerxE)(_string \"0"\)))(_target(18)))))
			(line__111(_architecture 18 0 111 (_assignment (_simple)(_alias((CDVSTestSRRowInxS)(_string \"0"\)))(_target(19)))))
			(line__112(_architecture 19 0 112 (_assignment (_simple)(_alias((CDVSTestSRRowClockxS)(_string \"0"\)))(_target(20)))))
			(line__113(_architecture 20 0 113 (_assignment (_simple)(_alias((CDVSTestSRColInxS)(_string \"0"\)))(_target(21)))))
			(line__114(_architecture 21 0 114 (_assignment (_simple)(_alias((CDVSTestSRColClockxS)(_string \"0"\)))(_target(22)))))
			(line__115(_architecture 22 0 115 (_assignment (_simple)(_alias((CDVSTestColMode0xS)(_string \"0"\)))(_target(23)))))
			(line__116(_architecture 23 0 116 (_assignment (_simple)(_alias((CDVSTestColMode1xS)(_string \"0"\)))(_target(24)))))
			(line__117(_architecture 24 0 117 (_assignment (_simple)(_alias((CDVSTestApsTxGatexS)(_string \"0"\)))(_target(25)))))
			(line__118(_architecture 25 0 118 (_assignment (_simple)(_alias((ADCStateOutputLEDxS)(_string \"0"\)))(_target(26)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
	(_static
		(33686274 50463491 771 )
		(67372036 67372036 67372036 1028 )
		(33686018 33686018 33686018 33686274 )
		(33686018 33686018 33686018 33751554 )
		(33686018 33686018 33686018 33686019 )
	)
	(_model . Behavioural 26 -1
	)
)
I 000051 55 13424         1372853416166 Behavioral
(_unit VHDL (adcstatemachine 0 25 (behavioral 0 57 ))
	(_version v63)
	(_time 1372853416167 2013.07.03 14:10:16)
	(_source (\./../../sourcecode/ADCStateMachine.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code f1a2f7a1f4a6a6e6f2f7a7f7e0aaa4)
	(_entity
		(_time 1372368071665)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in ))))
		(_port (_internal ADCclockxCO ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_out ))))
		(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_port (_internal ADCwordxDI ~STD_LOGIC_VECTOR{9~downto~0}~12 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_port (_internal ADCoutxDO ~STD_LOGIC_VECTOR{13~downto~0}~12 0 32 (_entity (_out ))))
		(_port (_internal ADCstbyxEO ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ))))
		(_port (_internal ADCoexEBO ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ))))
		(_port (_internal ADCovrxSI ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal RegisterWritexEO ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
		(_port (_internal SRLatchxEI ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ))))
		(_port (_internal RunADCxSI ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal ExposurexDI ~STD_LOGIC_VECTOR{15~downto~0}~12 0 39 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal ColSettlexDI ~STD_LOGIC_VECTOR{15~downto~0}~122 0 40 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~124 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal RowSettlexDI ~STD_LOGIC_VECTOR{15~downto~0}~124 0 41 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~126 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal ResSettlexDI ~STD_LOGIC_VECTOR{15~downto~0}~126 0 42 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~128 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal FramePeriodxDI ~STD_LOGIC_VECTOR{15~downto~0}~128 0 43 (_entity (_in ))))
		(_port (_internal SBRet10xEI ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_in ))))
		(_port (_internal TestPixelxEI ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_in ))))
		(_port (_internal ExtTriggerxEI ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_in ))))
		(_port (_internal CDVSTestSRRowInxSO ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_out ))))
		(_port (_internal CDVSTestSRRowClockxSO ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_out ))))
		(_port (_internal CDVSTestSRColInxSO ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_out ))))
		(_port (_internal CDVSTestSRColClockxSO ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_out ))))
		(_port (_internal CDVSTestColMode0xSO ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_out ))))
		(_port (_internal CDVSTestColMode1xSO ~extieee.std_logic_1164.STD_LOGIC 0 52 (_entity (_out ))))
		(_port (_internal CDVSTestApsTxGatexSO ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_out ))))
		(_port (_internal ADCStateOutputLEDxSO ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_out ))))
		(_type (_internal ColState 0 58 (_enum1 stidle streset streleasereset streadreset stcountreset stnextreset stintegrate ststopintegrate streadsignal stcountsignal stnextsignal stwaitframe stresett stinitat streadresett stinitbt streadsignalt stwaitt (_to (i 0)(i 17)))))
		(_type (_internal RowState 0 59 (_enum1 stidle stfeedrow stinit stread stwrite strowdone stcolumndone stcolsettle (_to (i 0)(i 7)))))
		(_signal (_internal ResetxRB ~extieee.std_logic_1164.STD_LOGIC 0 61 (_architecture (_uni ))))
		(_signal (_internal StateColxDP ColState 0 64 (_architecture (_uni ))))
		(_signal (_internal StateColxDN ColState 0 64 (_architecture (_uni ))))
		(_signal (_internal StateRowxDP RowState 0 65 (_architecture (_uni ))))
		(_signal (_internal StateRowxDN RowState 0 65 (_architecture (_uni ))))
		(_signal (_internal ADCwordWritexE ~extieee.std_logic_1164.STD_LOGIC 0 66 (_architecture (_uni ))))
		(_signal (_internal ClockxC ~extieee.std_logic_1164.STD_LOGIC 0 67 (_architecture (_uni )(_event))))
		(_signal (_internal StateClockxC ~extieee.std_logic_1164.STD_LOGIC 0 68 (_architecture (_uni )(_event))))
		(_signal (_internal CDVSTestSRRowInxS ~extieee.std_logic_1164.STD_LOGIC 0 71 (_architecture (_uni ))))
		(_signal (_internal CDVSTestSRRowClockxS ~extieee.std_logic_1164.STD_LOGIC 0 71 (_architecture (_uni ))))
		(_signal (_internal CDVSTestSRColInxS ~extieee.std_logic_1164.STD_LOGIC 0 71 (_architecture (_uni ))))
		(_signal (_internal CDVSTestSRColClockxS ~extieee.std_logic_1164.STD_LOGIC 0 71 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 76 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal ADCoutMSBxS ~STD_LOGIC_VECTOR{3~downto~0}~13 0 76 (_architecture (_uni ))))
		(_signal (_internal StartPixelxS ~extieee.std_logic_1164.STD_LOGIC 0 77 (_internal (_uni ))))
		(_signal (_internal StartColxSN ~extieee.std_logic_1164.STD_LOGIC 0 78 (_architecture (_uni ))))
		(_signal (_internal StartColxSP ~extieee.std_logic_1164.STD_LOGIC 0 78 (_architecture (_uni ))))
		(_signal (_internal StartRowxSN ~extieee.std_logic_1164.STD_LOGIC 0 79 (_architecture (_uni ))))
		(_signal (_internal StartRowxSP ~extieee.std_logic_1164.STD_LOGIC 0 79 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{32~downto~0}~13 0 82 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 32)(i 0))))))
		(_signal (_internal DividerColxDP ~STD_LOGIC_VECTOR{32~downto~0}~13 0 82 (_architecture (_uni ))))
		(_signal (_internal DividerColxDN ~STD_LOGIC_VECTOR{32~downto~0}~13 0 82 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{16~downto~0}~13 0 83 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 16)(i 0))))))
		(_signal (_internal DividerRowxDP ~STD_LOGIC_VECTOR{16~downto~0}~13 0 83 (_architecture (_uni ))))
		(_signal (_internal DividerRowxDN ~STD_LOGIC_VECTOR{16~downto~0}~13 0 83 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{25~downto~0}~13 0 84 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 25)(i 0))))))
		(_signal (_internal ExposureTxD ~STD_LOGIC_VECTOR{25~downto~0}~13 0 84 (_architecture (_uni ))))
		(_signal (_internal FramePeriodxD ~STD_LOGIC_VECTOR{25~downto~0}~13 0 85 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 87 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal CountRowxDN ~STD_LOGIC_VECTOR{7~downto~0}~13 0 87 (_architecture (_uni ))))
		(_signal (_internal CountRowxDP ~STD_LOGIC_VECTOR{7~downto~0}~13 0 87 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~13 0 88 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_signal (_internal CountColxDN ~STD_LOGIC_VECTOR{17~downto~0}~13 0 88 (_architecture (_uni ))))
		(_signal (_internal CountColxDP ~STD_LOGIC_VECTOR{17~downto~0}~13 0 88 (_architecture (_uni ))))
		(_signal (_internal DoReadxS ~extieee.std_logic_1164.STD_LOGIC 0 89 (_architecture (_uni ))))
		(_signal (_internal ReadDonexS ~extieee.std_logic_1164.STD_LOGIC 0 89 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 90 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal ReadCyclexS ~STD_LOGIC_VECTOR{1~downto~0}~13 0 90 (_architecture (_uni ))))
		(_signal (_internal ColModexD ~STD_LOGIC_VECTOR{1~downto~0}~13 0 91 (_architecture (_uni ))))
		(_signal (_internal TxGatexE ~extieee.std_logic_1164.STD_LOGIC 0 92 (_architecture (_uni ))))
		(_constant (_internal SizeX ~extSTD.STANDARD.INTEGER 0 96 (_architecture ((i 240)))))
		(_constant (_internal SizeY ~extSTD.STANDARD.INTEGER 0 97 (_architecture ((i 180)))))
		(_process
			(line__101(_architecture 0 0 101 (_assignment (_simple)(_target(27))(_sensitivity(2)(18)))))
			(line__103(_architecture 1 0 103 (_assignment (_simple)(_alias((ClockxC)(ClockxCI)))(_target(33))(_sensitivity(0)))))
			(line__104(_architecture 2 0 104 (_assignment (_simple)(_alias((StateClockxC)(ClockxC)))(_target(34))(_sensitivity(33)))))
			(line__105(_architecture 3 0 105 (_assignment (_simple)(_target(1))(_sensitivity(33)))))
			(line__107(_architecture 4 0 107 (_assignment (_simple)(_alias((CDVSTestSRRowInxSO)(CDVSTestSRRowInxS)))(_target(19))(_sensitivity(35)))))
			(line__108(_architecture 5 0 108 (_assignment (_simple)(_alias((CDVSTestSRColInxSO)(CDVSTestSRColInxS)))(_target(21))(_sensitivity(37)))))
			(line__111(_architecture 6 0 111 (_assignment (_simple)(_alias((ADCoutxDO)(ADCoutMSBxS(d_3_0))(ADCwordxDI(d_9_0))))(_target(4))(_sensitivity(3(d_9_0))(39(d_3_0))))))
			(line__112(_architecture 7 0 112 (_assignment (_simple)(_target(39))(_sensitivity(42)(44)(57)))))
			(line__113(_architecture 8 0 113 (_assignment (_simple)(_alias((ADCstbyxEO)(_string \"0"\)))(_target(5)))))
			(line__114(_architecture 9 0 114 (_assignment (_simple)(_alias((ADCoexEBO)(_string \"0"\)))(_target(6)))))
			(line__116(_architecture 10 0 116 (_assignment (_simple)(_alias((CDVSTestColMode0xSO)(ColModexD(0))))(_target(23))(_sensitivity(58(0))))))
			(line__117(_architecture 11 0 117 (_assignment (_simple)(_target(24))(_sensitivity(17)(18)(58(1))))))
			(line__121(_architecture 12 0 121 (_assignment (_simple)(_alias((ADCStateOutputLEDxSO)(TestPixelxEI)))(_target(26))(_sensitivity(17)))))
			(line__123(_architecture 13 0 123 (_assignment (_simple)(_target(50))(_sensitivity(15)))))
			(line__124(_architecture 14 0 124 (_assignment (_simple)(_target(49))(_sensitivity(11)))))
			(line__126(_architecture 15 0 126 (_assignment (_simple)(_target(25))(_sensitivity(59)))))
			(p_col(_architecture 16 0 129 (_process (_simple)(_target(29)(37)(38)(41)(46)(53)(55)(57)(58)(59))(_sensitivity(10)(11)(12)(13)(14)(17)(28)(42)(45)(49)(50)(54)(56)))))
			(p_row(_architecture 17 0 322 (_process (_simple)(_target(8)(31)(32)(35)(36)(43)(48)(51)(56))(_sensitivity(12)(13)(28)(30)(47)(52)(55)(57)))))
			(p_memoryzing(_architecture 18 0 399 (_process (_target(28)(30)(42)(44)(45)(47)(52)(54))(_sensitivity(27)(34)(29)(31)(41)(43)(46)(48)(51)(53))(_dssslsensitivity 2))))
			(p_clock_chip(_architecture 19 0 436 (_process (_target(20)(22))(_sensitivity(27)(33)(36)(38))(_dssslsensitivity 2))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_static
		(33686018 33686018 770 )
		(514 )
		(771 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 514 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 2 )
		(770 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 514 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 2 )
		(515 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 )
		(33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 514 )
		(33686018 33686018 )
	)
	(_model . Behavioral 20 -1
	)
)
I 000051 55 2368          1374141627503 Behavioral
(_unit VHDL (wordregister 0 30 (behavioral 0 41 ))
	(_version v63)
	(_time 1374141627504 2013.07.18 12:00:27)
	(_source (\./../../sourcecode/wordRegister.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 41441343161717574644531b15)
	(_entity
		(_time 1372368066647)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_generic (_internal width ~extSTD.STANDARD.NATURAL 0 32 \14\ (_entity ((i 14)))))
		(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in )(_event))))
		(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal WriteEnablexEI ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{width-1~downto~0}~12 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
		(_port (_internal DataInxDI ~STD_LOGIC_VECTOR{width-1~downto~0}~12 0 37 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{width-1~downto~0}~122 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal DataOutxDO ~STD_LOGIC_VECTOR{width-1~downto~0}~122 0 38 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{width-1~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_signal (_internal StatexDP ~STD_LOGIC_VECTOR{width-1~downto~0}~13 0 44 (_architecture (_uni ))))
		(_signal (_internal StatexDN ~STD_LOGIC_VECTOR{width-1~downto~0}~13 0 44 (_architecture (_uni ))))
		(_process
			(p_memless(_architecture 0 0 49 (_process (_simple)(_target(6)(4))(_sensitivity(5)(2)(3)))))
			(p_memorizing(_architecture 1 0 61 (_process (_target(5))(_sensitivity(0)(1)(6))(_dssslsensitivity 2))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . Behavioral 5 -1
	)
)
I 000050 55 19399         1374141627881 Structure
(_unit VHDL (aerfifo 0 14 (structure 0 30 ))
	(_version v63)
	(_time 1374141627882 2013.07.18 12:00:27)
	(_source (\./../../sourcecode/AERfifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(machxo(components)))
	(_code c7c39092c59191d19294de9d90)
	(_entity
		(_time 1372368066962)
		(_use (std(standard))(ieee(std_logic_1164))(machxo(components)))
	)
	(_component
		(fifo8ka
			(_object
				(_generic (_internal FULLPOINTER1 ~STD_LOGIC_VECTOR{13~downto~0}~13 0 47 (_entity -1 )))
				(_generic (_internal FULLPOINTER ~STD_LOGIC_VECTOR{13~downto~0}~132 0 48 (_entity -1 )))
				(_generic (_internal AFPOINTER1 ~STD_LOGIC_VECTOR{13~downto~0}~134 0 49 (_entity -1 )))
				(_generic (_internal AEPOINTER1 ~STD_LOGIC_VECTOR{13~downto~0}~136 0 50 (_entity -1 )))
				(_generic (_internal AFPOINTER ~STD_LOGIC_VECTOR{13~downto~0}~138 0 51 (_entity -1 )))
				(_generic (_internal AEPOINTER ~STD_LOGIC_VECTOR{13~downto~0}~1310 0 52 (_entity -1 )))
				(_generic (_internal CSDECODE_R ~STD_LOGIC_VECTOR{1~downto~0}~13 0 53 (_entity -1 )))
				(_generic (_internal CSDECODE_W ~STD_LOGIC_VECTOR{1~downto~0}~1312 0 54 (_entity -1 )))
				(_generic (_internal RESETMODE ~STRING~13 0 55 (_entity -1 )))
				(_generic (_internal REGMODE ~STRING~1313 0 55 (_entity -1 )))
				(_generic (_internal DATA_WIDTH_R ~extSTD.STANDARD.INTEGER 0 56 (_entity -1 )))
				(_generic (_internal DATA_WIDTH_W ~extSTD.STANDARD.INTEGER 0 56 (_entity -1 )))
				(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 58 (_entity (_in ))))
				(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 58 (_entity (_in ))))
				(_port (_internal DI2 ~extieee.std_logic_1164.STD_LOGIC 0 58 (_entity (_in ))))
				(_port (_internal DI3 ~extieee.std_logic_1164.STD_LOGIC 0 59 (_entity (_in ))))
				(_port (_internal DI4 ~extieee.std_logic_1164.STD_LOGIC 0 59 (_entity (_in ))))
				(_port (_internal DI5 ~extieee.std_logic_1164.STD_LOGIC 0 59 (_entity (_in ))))
				(_port (_internal DI6 ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_in ))))
				(_port (_internal DI7 ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_in ))))
				(_port (_internal DI8 ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_in ))))
				(_port (_internal DI9 ~extieee.std_logic_1164.STD_LOGIC 0 61 (_entity (_in ))))
				(_port (_internal DI10 ~extieee.std_logic_1164.STD_LOGIC 0 61 (_entity (_in ))))
				(_port (_internal DI11 ~extieee.std_logic_1164.STD_LOGIC 0 61 (_entity (_in ))))
				(_port (_internal DI12 ~extieee.std_logic_1164.STD_LOGIC 0 62 (_entity (_in ))))
				(_port (_internal DI13 ~extieee.std_logic_1164.STD_LOGIC 0 62 (_entity (_in ))))
				(_port (_internal DI14 ~extieee.std_logic_1164.STD_LOGIC 0 63 (_entity (_in ))))
				(_port (_internal DI15 ~extieee.std_logic_1164.STD_LOGIC 0 63 (_entity (_in ))))
				(_port (_internal DI16 ~extieee.std_logic_1164.STD_LOGIC 0 64 (_entity (_in ))))
				(_port (_internal DI17 ~extieee.std_logic_1164.STD_LOGIC 0 64 (_entity (_in ))))
				(_port (_internal DI18 ~extieee.std_logic_1164.STD_LOGIC 0 65 (_entity (_in ))))
				(_port (_internal DI19 ~extieee.std_logic_1164.STD_LOGIC 0 65 (_entity (_in ))))
				(_port (_internal DI20 ~extieee.std_logic_1164.STD_LOGIC 0 66 (_entity (_in ))))
				(_port (_internal DI21 ~extieee.std_logic_1164.STD_LOGIC 0 66 (_entity (_in ))))
				(_port (_internal DI22 ~extieee.std_logic_1164.STD_LOGIC 0 67 (_entity (_in ))))
				(_port (_internal DI23 ~extieee.std_logic_1164.STD_LOGIC 0 67 (_entity (_in ))))
				(_port (_internal DI24 ~extieee.std_logic_1164.STD_LOGIC 0 68 (_entity (_in ))))
				(_port (_internal DI25 ~extieee.std_logic_1164.STD_LOGIC 0 68 (_entity (_in ))))
				(_port (_internal DI26 ~extieee.std_logic_1164.STD_LOGIC 0 69 (_entity (_in ))))
				(_port (_internal DI27 ~extieee.std_logic_1164.STD_LOGIC 0 69 (_entity (_in ))))
				(_port (_internal DI28 ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_in ))))
				(_port (_internal DI29 ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_in ))))
				(_port (_internal DI30 ~extieee.std_logic_1164.STD_LOGIC 0 71 (_entity (_in ))))
				(_port (_internal DI31 ~extieee.std_logic_1164.STD_LOGIC 0 71 (_entity (_in ))))
				(_port (_internal DI32 ~extieee.std_logic_1164.STD_LOGIC 0 72 (_entity (_in ))))
				(_port (_internal DI33 ~extieee.std_logic_1164.STD_LOGIC 0 72 (_entity (_in ))))
				(_port (_internal DI34 ~extieee.std_logic_1164.STD_LOGIC 0 73 (_entity (_in ))))
				(_port (_internal DI35 ~extieee.std_logic_1164.STD_LOGIC 0 73 (_entity (_in ))))
				(_port (_internal FULLI ~extieee.std_logic_1164.STD_LOGIC 0 74 (_entity (_in ))))
				(_port (_internal CSW0 ~extieee.std_logic_1164.STD_LOGIC 0 74 (_entity (_in ))))
				(_port (_internal CSW1 ~extieee.std_logic_1164.STD_LOGIC 0 75 (_entity (_in ))))
				(_port (_internal EMPTYI ~extieee.std_logic_1164.STD_LOGIC 0 75 (_entity (_in ))))
				(_port (_internal CSR0 ~extieee.std_logic_1164.STD_LOGIC 0 76 (_entity (_in ))))
				(_port (_internal CSR1 ~extieee.std_logic_1164.STD_LOGIC 0 76 (_entity (_in ))))
				(_port (_internal WE ~extieee.std_logic_1164.STD_LOGIC 0 76 (_entity (_in ))))
				(_port (_internal RE ~extieee.std_logic_1164.STD_LOGIC 0 77 (_entity (_in ))))
				(_port (_internal CLKW ~extieee.std_logic_1164.STD_LOGIC 0 77 (_entity (_in ))))
				(_port (_internal CLKR ~extieee.std_logic_1164.STD_LOGIC 0 77 (_entity (_in ))))
				(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 78 (_entity (_in ))))
				(_port (_internal RPRST ~extieee.std_logic_1164.STD_LOGIC 0 78 (_entity (_in ))))
				(_port (_internal DO0 ~extieee.std_logic_1164.STD_LOGIC 0 79 (_entity (_out ))))
				(_port (_internal DO1 ~extieee.std_logic_1164.STD_LOGIC 0 79 (_entity (_out ))))
				(_port (_internal DO2 ~extieee.std_logic_1164.STD_LOGIC 0 80 (_entity (_out ))))
				(_port (_internal DO3 ~extieee.std_logic_1164.STD_LOGIC 0 80 (_entity (_out ))))
				(_port (_internal DO4 ~extieee.std_logic_1164.STD_LOGIC 0 81 (_entity (_out ))))
				(_port (_internal DO5 ~extieee.std_logic_1164.STD_LOGIC 0 81 (_entity (_out ))))
				(_port (_internal DO6 ~extieee.std_logic_1164.STD_LOGIC 0 82 (_entity (_out ))))
				(_port (_internal DO7 ~extieee.std_logic_1164.STD_LOGIC 0 82 (_entity (_out ))))
				(_port (_internal DO8 ~extieee.std_logic_1164.STD_LOGIC 0 83 (_entity (_out ))))
				(_port (_internal DO9 ~extieee.std_logic_1164.STD_LOGIC 0 83 (_entity (_out ))))
				(_port (_internal DO10 ~extieee.std_logic_1164.STD_LOGIC 0 84 (_entity (_out ))))
				(_port (_internal DO11 ~extieee.std_logic_1164.STD_LOGIC 0 84 (_entity (_out ))))
				(_port (_internal DO12 ~extieee.std_logic_1164.STD_LOGIC 0 85 (_entity (_out ))))
				(_port (_internal DO13 ~extieee.std_logic_1164.STD_LOGIC 0 85 (_entity (_out ))))
				(_port (_internal DO14 ~extieee.std_logic_1164.STD_LOGIC 0 86 (_entity (_out ))))
				(_port (_internal DO15 ~extieee.std_logic_1164.STD_LOGIC 0 86 (_entity (_out ))))
				(_port (_internal DO16 ~extieee.std_logic_1164.STD_LOGIC 0 87 (_entity (_out ))))
				(_port (_internal DO17 ~extieee.std_logic_1164.STD_LOGIC 0 87 (_entity (_out ))))
				(_port (_internal DO18 ~extieee.std_logic_1164.STD_LOGIC 0 88 (_entity (_out ))))
				(_port (_internal DO19 ~extieee.std_logic_1164.STD_LOGIC 0 88 (_entity (_out ))))
				(_port (_internal DO20 ~extieee.std_logic_1164.STD_LOGIC 0 89 (_entity (_out ))))
				(_port (_internal DO21 ~extieee.std_logic_1164.STD_LOGIC 0 89 (_entity (_out ))))
				(_port (_internal DO22 ~extieee.std_logic_1164.STD_LOGIC 0 90 (_entity (_out ))))
				(_port (_internal DO23 ~extieee.std_logic_1164.STD_LOGIC 0 90 (_entity (_out ))))
				(_port (_internal DO24 ~extieee.std_logic_1164.STD_LOGIC 0 91 (_entity (_out ))))
				(_port (_internal DO25 ~extieee.std_logic_1164.STD_LOGIC 0 91 (_entity (_out ))))
				(_port (_internal DO26 ~extieee.std_logic_1164.STD_LOGIC 0 92 (_entity (_out ))))
				(_port (_internal DO27 ~extieee.std_logic_1164.STD_LOGIC 0 92 (_entity (_out ))))
				(_port (_internal DO28 ~extieee.std_logic_1164.STD_LOGIC 0 93 (_entity (_out ))))
				(_port (_internal DO29 ~extieee.std_logic_1164.STD_LOGIC 0 93 (_entity (_out ))))
				(_port (_internal DO30 ~extieee.std_logic_1164.STD_LOGIC 0 94 (_entity (_out ))))
				(_port (_internal DO31 ~extieee.std_logic_1164.STD_LOGIC 0 94 (_entity (_out ))))
				(_port (_internal DO32 ~extieee.std_logic_1164.STD_LOGIC 0 95 (_entity (_out ))))
				(_port (_internal DO33 ~extieee.std_logic_1164.STD_LOGIC 0 95 (_entity (_out ))))
				(_port (_internal DO34 ~extieee.std_logic_1164.STD_LOGIC 0 96 (_entity (_out ))))
				(_port (_internal DO35 ~extieee.std_logic_1164.STD_LOGIC 0 96 (_entity (_out ))))
				(_port (_internal EF ~extieee.std_logic_1164.STD_LOGIC 0 97 (_entity (_out ))))
				(_port (_internal AEF ~extieee.std_logic_1164.STD_LOGIC 0 97 (_entity (_out ))))
				(_port (_internal AFF ~extieee.std_logic_1164.STD_LOGIC 0 97 (_entity (_out ))))
				(_port (_internal FF ~extieee.std_logic_1164.STD_LOGIC 0 98 (_entity (_out ))))
			)
		)
		(vhi
			(_object
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_out ))))
			)
		)
		(vlo
			(_object
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_out ))))
			)
		)
	)
	(_instantiation AERfifo_0_1 0 140 (_component fifo8ka )
		(_generic
			((FULLPOINTER1)(_string \"01111111110001"\))
			((FULLPOINTER)(_string \"01111111111001"\))
			((AFPOINTER1)(_string \"00011111010001"\))
			((AEPOINTER1)(_string \"00000001011111"\))
			((AFPOINTER)(_string \"00011111011001"\))
			((AEPOINTER)(_string \"00000001010111"\))
			((CSDECODE_R)(_string \"11"\))
			((CSDECODE_W)(_string \"11"\))
			((RESETMODE)(_string \"ASYNC"\))
			((REGMODE)(_string \"NOREG"\))
			((DATA_WIDTH_R)((i 9)))
			((DATA_WIDTH_W)((i 9)))
		)
		(_port
			((DI0)(Data(0)))
			((DI1)(Data(1)))
			((DI2)(Data(2)))
			((DI3)(Data(3)))
			((DI4)(Data(4)))
			((DI5)(Data(5)))
			((DI6)(Data(6)))
			((DI7)(Data(7)))
			((DI8)(Data(8)))
			((DI9)(scuba_vlo))
			((DI10)(scuba_vlo))
			((DI11)(scuba_vlo))
			((DI12)(scuba_vlo))
			((DI13)(scuba_vlo))
			((DI14)(scuba_vlo))
			((DI15)(scuba_vlo))
			((DI16)(scuba_vlo))
			((DI17)(scuba_vlo))
			((DI18)(scuba_vlo))
			((DI19)(scuba_vlo))
			((DI20)(scuba_vlo))
			((DI21)(scuba_vlo))
			((DI22)(scuba_vlo))
			((DI23)(scuba_vlo))
			((DI24)(scuba_vlo))
			((DI25)(scuba_vlo))
			((DI26)(scuba_vlo))
			((DI27)(scuba_vlo))
			((DI28)(scuba_vlo))
			((DI29)(scuba_vlo))
			((DI30)(scuba_vlo))
			((DI31)(scuba_vlo))
			((DI32)(scuba_vlo))
			((DI33)(scuba_vlo))
			((DI34)(scuba_vlo))
			((DI35)(scuba_vlo))
			((FULLI)(Full_int))
			((CSW0)(scuba_vhi))
			((CSW1)(scuba_vhi))
			((EMPTYI)(Empty_int))
			((CSR0)(scuba_vhi))
			((CSR1)(scuba_vhi))
			((WE)(WrEn))
			((RE)(RdEn))
			((CLKW)(WrClock))
			((CLKR)(RdClock))
			((RST)(Reset))
			((RPRST)(RPReset))
			((DO0)(Q(0)))
			((DO1)(Q(1)))
			((DO2)(Q(2)))
			((DO3)(Q(3)))
			((DO4)(Q(4)))
			((DO5)(Q(5)))
			((DO6)(Q(6)))
			((DO7)(Q(7)))
			((DO8)(Q(8)))
			((DO9)(_open))
			((DO10)(_open))
			((DO11)(_open))
			((DO12)(_open))
			((DO13)(_open))
			((DO14)(_open))
			((DO15)(_open))
			((DO16)(_open))
			((DO17)(_open))
			((DO18)(_open))
			((DO19)(_open))
			((DO20)(_open))
			((DO21)(_open))
			((DO22)(_open))
			((DO23)(_open))
			((DO24)(_open))
			((DO25)(_open))
			((DO26)(_open))
			((DO27)(_open))
			((DO28)(_open))
			((DO29)(_open))
			((DO30)(_open))
			((DO31)(_open))
			((DO32)(_open))
			((DO33)(_open))
			((DO34)(_open))
			((DO35)(_open))
			((EF)(Empty_int))
			((AEF)(AlmostEmpty))
			((AFF)(AlmostFull))
			((FF)(Full_int))
		)
		(_use (_entity machxo fifo8ka)
			(_generic
				((DATA_WIDTH_W)((i 9)))
				((DATA_WIDTH_R)((i 9)))
				((REGMODE)(_string \"NOREG"\))
				((RESETMODE)(_string \"ASYNC"\))
				((CSDECODE_W)(_string \"11"\))
				((CSDECODE_R)(_string \"11"\))
				((AEPOINTER)(_string \"00000001010111"\))
				((AEPOINTER1)(_string \"00000001011111"\))
				((AFPOINTER)(_string \"00011111011001"\))
				((AFPOINTER1)(_string \"00011111010001"\))
				((FULLPOINTER)(_string \"01111111111001"\))
				((FULLPOINTER1)(_string \"01111111110001"\))
			)
		)
	)
	(_instantiation scuba_vhi_inst 0 173 (_component vhi )
		(_port
			((Z)(scuba_vhi))
		)
		(_use (_entity machxo vhi)
		)
	)
	(_instantiation scuba_vlo_inst 0 176 (_component vlo )
		(_port
			((Z)(scuba_vlo))
		)
		(_use (_entity machxo vlo)
		)
	)
	(_instantiation AERfifo_1_0 0 179 (_component fifo8ka )
		(_generic
			((FULLPOINTER1)(_string \"00000000000000"\))
			((FULLPOINTER)(_string \"11111111111111"\))
			((AFPOINTER1)(_string \"00000000000000"\))
			((AEPOINTER1)(_string \"00000000000000"\))
			((AFPOINTER)(_string \"11111111111111"\))
			((AEPOINTER)(_string \"11111111111111"\))
			((CSDECODE_R)(_string \"11"\))
			((CSDECODE_W)(_string \"11"\))
			((RESETMODE)(_string \"ASYNC"\))
			((REGMODE)(_string \"NOREG"\))
			((DATA_WIDTH_R)((i 9)))
			((DATA_WIDTH_W)((i 9)))
		)
		(_port
			((DI0)(Data(9)))
			((DI1)(Data(10)))
			((DI2)(Data(11)))
			((DI3)(Data(12)))
			((DI4)(Data(13)))
			((DI5)(Data(14)))
			((DI6)(Data(15)))
			((DI7)(scuba_vlo))
			((DI8)(scuba_vlo))
			((DI9)(scuba_vlo))
			((DI10)(scuba_vlo))
			((DI11)(scuba_vlo))
			((DI12)(scuba_vlo))
			((DI13)(scuba_vlo))
			((DI14)(scuba_vlo))
			((DI15)(scuba_vlo))
			((DI16)(scuba_vlo))
			((DI17)(scuba_vlo))
			((DI18)(scuba_vlo))
			((DI19)(scuba_vlo))
			((DI20)(scuba_vlo))
			((DI21)(scuba_vlo))
			((DI22)(scuba_vlo))
			((DI23)(scuba_vlo))
			((DI24)(scuba_vlo))
			((DI25)(scuba_vlo))
			((DI26)(scuba_vlo))
			((DI27)(scuba_vlo))
			((DI28)(scuba_vlo))
			((DI29)(scuba_vlo))
			((DI30)(scuba_vlo))
			((DI31)(scuba_vlo))
			((DI32)(scuba_vlo))
			((DI33)(scuba_vlo))
			((DI34)(scuba_vlo))
			((DI35)(scuba_vlo))
			((FULLI)(Full_int))
			((CSW0)(scuba_vhi))
			((CSW1)(scuba_vhi))
			((EMPTYI)(Empty_int))
			((CSR0)(scuba_vhi))
			((CSR1)(scuba_vhi))
			((WE)(WrEn))
			((RE)(RdEn))
			((CLKW)(WrClock))
			((CLKR)(RdClock))
			((RST)(Reset))
			((RPRST)(RPReset))
			((DO0)(Q(9)))
			((DO1)(Q(10)))
			((DO2)(Q(11)))
			((DO3)(Q(12)))
			((DO4)(Q(13)))
			((DO5)(Q(14)))
			((DO6)(Q(15)))
			((DO7)(_open))
			((DO8)(_open))
			((DO9)(_open))
			((DO10)(_open))
			((DO11)(_open))
			((DO12)(_open))
			((DO13)(_open))
			((DO14)(_open))
			((DO15)(_open))
			((DO16)(_open))
			((DO17)(_open))
			((DO18)(_open))
			((DO19)(_open))
			((DO20)(_open))
			((DO21)(_open))
			((DO22)(_open))
			((DO23)(_open))
			((DO24)(_open))
			((DO25)(_open))
			((DO26)(_open))
			((DO27)(_open))
			((DO28)(_open))
			((DO29)(_open))
			((DO30)(_open))
			((DO31)(_open))
			((DO32)(_open))
			((DO33)(_open))
			((DO34)(_open))
			((DO35)(_open))
			((EF)(_open))
			((AEF)(_open))
			((AFF)(_open))
			((FF)(_open))
		)
		(_use (_entity machxo fifo8ka)
			(_generic
				((DATA_WIDTH_W)((i 9)))
				((DATA_WIDTH_R)((i 9)))
				((REGMODE)(_string \"NOREG"\))
				((RESETMODE)(_string \"ASYNC"\))
				((CSDECODE_W)(_string \"11"\))
				((CSDECODE_R)(_string \"11"\))
				((AEPOINTER)(_string \"11111111111111"\))
				((AEPOINTER1)(_string \"00000000000000"\))
				((AFPOINTER)(_string \"11111111111111"\))
				((AFPOINTER1)(_string \"00000000000000"\))
				((FULLPOINTER)(_string \"11111111111111"\))
				((FULLPOINTER1)(_string \"00000000000000"\))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal Data ~STD_LOGIC_VECTOR{15~downto~0}~12 0 16 (_entity (_in ))))
		(_port (_internal WrClock ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
		(_port (_internal RdClock ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
		(_port (_internal WrEn ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_in ))))
		(_port (_internal RdEn ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_in ))))
		(_port (_internal Reset ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_in ))))
		(_port (_internal RPReset ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal Q ~STD_LOGIC_VECTOR{15~downto~0}~122 0 23 (_entity (_out ))))
		(_port (_internal Empty ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_out ))))
		(_port (_internal Full ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_out ))))
		(_port (_internal AlmostEmpty ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_out ))))
		(_port (_internal AlmostFull ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_out ))))
		(_signal (_internal scuba_vhi ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_signal (_internal Empty_int ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal Full_int ~extieee.std_logic_1164.STD_LOGIC 0 35 (_architecture (_uni ))))
		(_signal (_internal scuba_vlo ~extieee.std_logic_1164.STD_LOGIC 0 36 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~13 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~132 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~134 0 49 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~136 0 50 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~138 0 51 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~1310 0 52 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 53 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1312 0 54 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_type (_internal ~STRING~13 0 55 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_type (_internal ~STRING~1313 0 55 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_process
			(line__211(_architecture 0 0 211 (_assignment (_simple)(_alias((Empty)(Empty_int)))(_target(8))(_sensitivity(13)))))
			(line__212(_architecture 1 0 212 (_assignment (_simple)(_alias((Full)(Full_int)))(_target(9))(_sensitivity(14)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_model . Structure 2 -1
	)
)
I 000033 55 1433 0 structure_con
(_configuration VHDL (structure_con 0 217 (AERfifo))
	(_version v63)
	(_time 1374141627892 2013.07.18 12:00:27)
	(_source (\./../../sourcecode/AERfifo.vhd\))
	(_use (std(standard))(machxo(components))(ieee(std_logic_1164)))
	(_code c7c29293c49191d0c2c9d49c92)
	(_architecture Structure
		(_instantiation AERfifo_0_1
			(_entity machxo fifo8ka V
				(_generic
					((DATA_WIDTH_W)(_code 0))
					((DATA_WIDTH_R)(_code 1))
					((REGMODE)(_code 2))
					((RESETMODE)(_code 3))
					((CSDECODE_W)(_code 4))
					((CSDECODE_R)(_code 5))
					((AEPOINTER)(_code 6))
					((AEPOINTER1)(_code 7))
					((AFPOINTER)(_code 8))
					((AFPOINTER1)(_code 9))
					((FULLPOINTER)(_code 10))
					((FULLPOINTER1)(_code 11))
				)
			)
		)
		(_instantiation scuba_vhi_inst
			(_entity machxo vhi V
			)
		)
		(_instantiation scuba_vlo_inst
			(_entity machxo vlo V
			)
		)
		(_instantiation AERfifo_1_0
			(_entity machxo fifo8ka V
				(_generic
					((DATA_WIDTH_W)(_code 12))
					((DATA_WIDTH_R)(_code 13))
					((REGMODE)(_code 14))
					((RESETMODE)(_code 15))
					((CSDECODE_W)(_code 16))
					((CSDECODE_R)(_code 17))
					((AEPOINTER)(_code 18))
					((AEPOINTER1)(_code 19))
					((AFPOINTER)(_code 20))
					((AFPOINTER1)(_code 21))
					((FULLPOINTER)(_code 22))
					((FULLPOINTER1)(_code 23))
				)
			)
		)
		(_model . Structure_CON__AERfifo__Structure__code__0 24 -1
		)
	)
)
I 000050 55 5069          1374141628071 Structure
(_unit VHDL (clockgen 0 14 (structure 0 24 ))
	(_version v63)
	(_time 1374141628072 2013.07.18 12:00:28)
	(_source (\./../../sourcecode/clockgen.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(machxo(components)))
	(_code 8287818cd3d58094848cc0d8d4)
	(_entity
		(_time 1372368067259)
		(_use (std(standard))(ieee(std_logic_1164))(machxo(components)))
	)
	(_component
		(vlo
			(_object
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
			)
		)
		(ehxpllc
			(_object
				(_generic (_internal DUTY ~extSTD.STANDARD.INTEGER 0 36 (_entity -1 )))
				(_generic (_internal PHASEADJ ~extSTD.STANDARD.INTEGER 0 36 (_entity -1 )))
				(_generic (_internal DELAY_CNTL ~STRING~13 0 37 (_entity -1 )))
				(_generic (_internal CLKOK_DIV ~extSTD.STANDARD.INTEGER 0 37 (_entity -1 )))
				(_generic (_internal FDEL ~extSTD.STANDARD.INTEGER 0 38 (_entity -1 )))
				(_generic (_internal CLKFB_DIV ~extSTD.STANDARD.INTEGER 0 38 (_entity -1 )))
				(_generic (_internal CLKOP_DIV ~extSTD.STANDARD.INTEGER 0 39 (_entity -1 )))
				(_generic (_internal CLKI_DIV ~extSTD.STANDARD.INTEGER 0 39 (_entity -1 )))
				(_port (_internal CLKI ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ))))
				(_port (_internal CLKFB ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ))))
				(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ))))
				(_port (_internal DDAMODE ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_in ))))
				(_port (_internal DDAIZR ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_in ))))
				(_port (_internal DDAILAG ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_in ))))
				(_port (_internal DDAIDEL0 ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ))))
				(_port (_internal DDAIDEL1 ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ))))
				(_port (_internal DDAIDEL2 ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ))))
				(_port (_internal CLKOP ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_out ))))
				(_port (_internal CLKOS ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_out ))))
				(_port (_internal CLKOK ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_out ))))
				(_port (_internal CLKINTFB ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_out ))))
				(_port (_internal LOCK ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_out ))))
			)
		)
	)
	(_instantiation scuba_vlo_inst 0 79 (_component vlo )
		(_port
			((Z)(scuba_vlo))
		)
		(_use (_entity machxo vlo)
		)
	)
	(_instantiation PLLCInst_0 0 82 (_component ehxpllc )
		(_generic
			((DUTY)((i 4)))
			((PHASEADJ)((i 0)))
			((DELAY_CNTL)(_string \"STATIC"\))
			((CLKOK_DIV)((i 2)))
			((FDEL)((i 0)))
			((CLKFB_DIV)((i 3)))
			((CLKOP_DIV)((i 8)))
			((CLKI_DIV)((i 1)))
		)
		(_port
			((CLKI)(CLK))
			((CLKFB)(CLKOP_t))
			((RST)(RESET))
			((DDAMODE)(scuba_vlo))
			((DDAIZR)(scuba_vlo))
			((DDAILAG)(scuba_vlo))
			((DDAIDEL0)(scuba_vlo))
			((DDAIDEL1)(scuba_vlo))
			((DDAIDEL2)(scuba_vlo))
			((CLKOP)(CLKOP_t))
			((CLKOS)(_open))
			((CLKOK)(_open))
			((CLKINTFB)(_open))
			((LOCK)(LOCK))
		)
		(_use (_entity machxo ehxpllc)
			(_generic
				((CLKI_DIV)((i 1)))
				((CLKFB_DIV)((i 3)))
				((CLKOP_DIV)((i 8)))
				((CLKOK_DIV)((i 2)))
				((PHASEADJ)((i 0)))
				((FDEL)((i 0)))
				((DUTY)((i 4)))
				((DELAY_CNTL)(_string \"STATIC"\))
			)
			(_port
				((clki)(CLKI))
				((clkfb)(CLKFB))
				((rst)(RST))
				((ddamode)(DDAMODE))
				((ddaizr)(DDAIZR))
				((ddailag)(DDAILAG))
				((ddaidel0)(DDAIDEL0))
				((ddaidel1)(DDAIDEL1))
				((ddaidel2)(DDAIDEL2))
				((clkos)(CLKOS))
				((clkop)(CLKOP))
				((clkok)(CLKOK))
				((lock)(LOCK))
				((clkintfb)(CLKINTFB))
			)
		)
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
		(_port (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
		(_port (_internal CLKOP ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_out ))))
		(_port (_internal LOCK ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_out ))))
		(_signal (_internal scuba_vlo ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ))))
		(_signal (_internal CLKOP_t ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_type (_internal ~STRING~13 0 37 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_process
			(line__94(_architecture 0 0 94 (_assignment (_simple)(_alias((CLKOP)(CLKOP_t)))(_target(2))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
	)
	(_model . Structure 1 -1
	)
)
I 000033 55 1120 0 structure_con
(_configuration VHDL (structure_con 0 99 (clockgen))
	(_version v63)
	(_time 1374141628080 2013.07.18 12:00:28)
	(_source (\./../../sourcecode/clockgen.vhd\))
	(_use (std(standard))(machxo(components))(ieee(std_logic_1164)))
	(_code 8286818d84d4d495878391d9d7)
	(_architecture Structure
		(_instantiation scuba_vlo_inst
			(_entity machxo vlo V
			)
		)
		(_instantiation PLLCInst_0
			(_entity machxo ehxpllc V
				(_generic
					((CLKI_DIV)(_code 0))
					((CLKFB_DIV)(_code 1))
					((CLKOP_DIV)(_code 2))
					((CLKOK_DIV)(_code 3))
					((PHASEADJ)(_code 4))
					((FDEL)(_code 5))
					((DUTY)(_code 6))
					((DELAY_CNTL)(_code 7))
				)
				(_port
					((clki)(CLKI))
					((clkfb)(CLKFB))
					((rst)(RST))
					((ddamode)(DDAMODE))
					((ddaizr)(DDAIZR))
					((ddailag)(DDAILAG))
					((ddaidel0)(DDAIDEL0))
					((ddaidel1)(DDAIDEL1))
					((ddaidel2)(DDAIDEL2))
					((clkos)(CLKOS))
					((clkop)(CLKOP))
					((clkok)(CLKOK))
					((lock)(LOCK))
					((clkintfb)(CLKINTFB))
				)
			)
		)
		(_model . Structure_CON__clockgen__Structure__code__0 8 -1
		)
	)
)
I 000051 55 1879          1374141628319 Behavioral
(_unit VHDL (earlypakettimer 0 25 (behavioral 0 33 ))
	(_version v63)
	(_time 1374141628320 2013.07.18 12:00:28)
	(_source (\./../../sourcecode/earlyPaketTimer.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 7c79787d2e2a2a6a2c7b65272d)
	(_entity
		(_time 1372368067550)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in )(_event))))
		(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in ))))
		(_port (_internal ClearxSI ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal TimerExpiredxSO ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{20~downto~0}~13 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 20)(i 0))))))
		(_signal (_internal CountxDN ~STD_LOGIC_VECTOR{20~downto~0}~13 0 36 (_architecture (_uni ))))
		(_signal (_internal CountxDP ~STD_LOGIC_VECTOR{20~downto~0}~13 0 36 (_architecture (_uni ))))
		(_process
			(p_memless(_architecture 0 0 41 (_process (_simple)(_target(3)(4))(_sensitivity(2)(5)))))
			(p_memoryzing(_architecture 1 0 55 (_process (_target(5))(_sensitivity(0)(1)(4))(_dssslsensitivity 2))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 33686018 2 )
	)
	(_model . Behavioral 2 -1
	)
)
I 000051 55 1665          1374141628498 Behavioral
(_unit VHDL (eventbeforeoverflow 0 30 (behavioral 0 39 ))
	(_version v63)
	(_time 1374141628499 2013.07.18 12:00:28)
	(_source (\./../../sourcecode/EventBeforeOverflow.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 282d2f2d267f793e7e793c727b)
	(_entity
		(_time 1372368067881)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in )(_event))))
		(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal OverflowxDI ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal EventxDI ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal EventBeforeOverflowxDO ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
		(_type (_internal state 0 40 (_enum1 stidle stevent stoverflow (_to (i 0)(i 2)))))
		(_signal (_internal StatexDP state 0 42 (_architecture (_uni ))))
		(_signal (_internal StatexDN state 0 42 (_architecture (_uni ))))
		(_process
			(p_memless(_architecture 0 0 47 (_process (_simple)(_target(6)(4))(_sensitivity(5)(2)(3)))))
			(p_memorizing(_architecture 1 0 74 (_process (_target(5))(_sensitivity(0)(1)(6))(_dssslsensitivity 2))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Behavioral 2 -1
	)
)
I 000051 55 1935          1374141628863 Behavioral
(_unit VHDL (eventcounter 0 26 (behavioral 0 35 ))
	(_version v63)
	(_time 1374141628864 2013.07.18 12:00:28)
	(_source (\./../../sourcecode/eventCounter.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 9e9b9890cdc9cf88c89c8ac4cc)
	(_entity
		(_time 1372368068203)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal ClearxSI ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal IncrementxSI ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal OverflowxSO ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{8~downto~0}~13 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_signal (_internal CountxDP ~STD_LOGIC_VECTOR{8~downto~0}~13 0 37 (_architecture (_uni ))))
		(_signal (_internal CountxDN ~STD_LOGIC_VECTOR{8~downto~0}~13 0 37 (_architecture (_uni ))))
		(_process
			(p_memoryless(_architecture 0 0 41 (_process (_simple)(_target(6)(4))(_sensitivity(5)(2)(3)))))
			(p_memoryzing(_architecture 1 0 61 (_process (_target(5))(_sensitivity(0)(1)(6))(_dssslsensitivity 2))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33686018 2 )
		(33686018 33686018 2 )
		(33686018 33686018 2 )
	)
	(_model . Behavioral 2 -1
	)
)
I 000051 55 3232          1374141628995 Behavioral
(_unit VHDL (fifostatemachine 0 25 (behavioral 0 53 ))
	(_version v63)
	(_time 1374141628996 2013.07.18 12:00:28)
	(_source (\./../../sourcecode/fifoStatemachine.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 1b1e191c404c490d4a1508404e)
	(_entity
		(_time 1372368068503)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in )(_event))))
		(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in ))))
		(_port (_internal RunxSI ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal FifoTransactionxSO ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
		(_port (_internal FX2FifoInFullxSBI ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal FifoEmptyxSI ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
		(_port (_internal FifoReadxEO ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_out ))))
		(_port (_internal FX2FifoWritexEBO ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_out ))))
		(_port (_internal FX2FifoPktEndxSBO ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal FX2FifoAddressxDO ~STD_LOGIC_VECTOR{1~downto~0}~12 0 42 (_entity (_out ))))
		(_port (_internal IncEventCounterxSO ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_out ))))
		(_port (_internal ResetEventCounterxSO ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_out ))))
		(_port (_internal ResetEarlyPaketTimerxSO ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_out ))))
		(_port (_internal EarlyPaketTimerOverflowxSI ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_in ))))
		(_type (_internal state 0 54 (_enum1 stidle stearlypaket1 stsetupwrite1 stwrite (_to (i 0)(i 3)))))
		(_signal (_internal StatexDP state 0 57 (_architecture (_uni ))))
		(_signal (_internal StatexDN state 0 57 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR~13 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 1))))))
		(_constant (_internal EP2 ~STD_LOGIC_VECTOR~13 0 61 (_architecture (_string \"00"\))))
		(_type (_internal ~STD_LOGIC_VECTOR~131 0 62 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 1))))))
		(_constant (_internal EP6 ~STD_LOGIC_VECTOR~131 0 62 (_architecture (_string \"10"\))))
		(_process
			(p_memless(_architecture 0 0 68 (_process (_simple)(_target(15)(3)(6)(7)(8)(9)(10)(11)(12))(_sensitivity(14)(2)(4)(5)(13)))))
			(p_memoryzing(_architecture 1 0 127 (_process (_target(14))(_sensitivity(0)(1)(15))(_dssslsensitivity 2))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . Behavioral 2 -1
	)
)
I 000051 55 6993          1374141629101 Behavioral
(_unit VHDL (monitorstatemachine 0 25 (behavioral 0 68 ))
	(_version v63)
	(_time 1374141629102 2013.07.18 12:00:29)
	(_source (\./../../sourcecode/monitorStateMachine.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 888dd886d6df899e818e8d8dced3db)
	(_entity
		(_time 1372368068804)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in )(_event))))
		(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in ))))
		(_port (_internal AERREQxSBI ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal AERACKxSBO ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
		(_port (_internal XxDI ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal UseLongAckxSI ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal FifoFullxSI ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in ))))
		(_port (_internal FifoWritexEO ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_out ))))
		(_port (_internal TimestampRegWritexEO ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_out ))))
		(_port (_internal AddressRegWritexEO ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal AddressTimestampSelectxSO ~STD_LOGIC_VECTOR{1~downto~0}~12 0 48 (_entity (_out ))))
		(_port (_internal ADCvalueReadyxSI ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_in ))))
		(_port (_internal ReadADCvaluexEO ~extieee.std_logic_1164.STD_LOGIC 0 52 (_entity (_out ))))
		(_port (_internal TimestampOverflowxSI ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_in ))))
		(_port (_internal TriggerxSI ~extieee.std_logic_1164.STD_LOGIC 0 58 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~122 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal AddressMSBxDO ~STD_LOGIC_VECTOR{1~downto~0}~122 0 61 (_entity (_out ))))
		(_port (_internal ResetTimestampxSBI ~extieee.std_logic_1164.STD_LOGIC 0 64 (_entity (_in ))))
		(_type (_internal state 0 69 (_enum1 stidle stwraddress stwrtime stwait stoverflow stresettimestamp stfifofull streqrelease stadc stadctime stwrtriggertime stwrtrigger (_to (i 0)(i 11)))))
		(_signal (_internal AERREQxSB ~extieee.std_logic_1164.STD_LOGIC 0 72 (_architecture (_uni ))))
		(_signal (_internal StatexDP state 0 75 (_architecture (_uni ))))
		(_signal (_internal StatexDN state 0 75 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 76 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal CountxDP ~STD_LOGIC_VECTOR{7~downto~0}~13 0 76 (_architecture (_uni ))))
		(_signal (_internal CountxDN ~STD_LOGIC_VECTOR{7~downto~0}~13 0 76 (_architecture (_uni ))))
		(_signal (_internal TriggerxDP ~extieee.std_logic_1164.STD_LOGIC 0 77 (_architecture (_uni ))))
		(_signal (_internal TriggerxDN ~extieee.std_logic_1164.STD_LOGIC 0 77 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 80 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal TimestampOverflowxDN ~STD_LOGIC_VECTOR{15~downto~0}~13 0 80 (_architecture (_uni ))))
		(_signal (_internal TimestampOverflowxDP ~STD_LOGIC_VECTOR{15~downto~0}~13 0 80 (_architecture (_uni ))))
		(_signal (_internal TimestampResetxDP ~extieee.std_logic_1164.STD_LOGIC 0 83 (_architecture (_uni ))))
		(_signal (_internal TimestampResetxDN ~extieee.std_logic_1164.STD_LOGIC 0 83 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 86 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal selectADC ~STD_LOGIC_VECTOR{1~downto~0}~13 0 86 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~132 0 87 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal selectaddress ~STD_LOGIC_VECTOR{1~downto~0}~132 0 87 (_architecture (_string \"01"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~134 0 88 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal selecttimestamp ~STD_LOGIC_VECTOR{1~downto~0}~134 0 88 (_architecture (_string \"00"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~136 0 89 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal selecttrigger ~STD_LOGIC_VECTOR{1~downto~0}~136 0 89 (_architecture (_string \"10"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~138 0 91 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal address ~STD_LOGIC_VECTOR{1~downto~0}~138 0 91 (_architecture (_string \"00"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1310 0 92 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal wrap ~STD_LOGIC_VECTOR{1~downto~0}~1310 0 92 (_architecture (_string \"10"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1312 0 93 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal timereset ~STD_LOGIC_VECTOR{1~downto~0}~1312 0 93 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 94 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal timestamp ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 94 (_architecture (_string \"01"\))))
		(_constant (_internal ackExtension ~extSTD.STANDARD.INTEGER 0 96 (_architecture ((i 5)))))
		(_process
			(line__99(_architecture 0 0 99 (_assignment (_simple)(_alias((AERREQxSB)(AERREQxSBI)))(_target(17))(_sensitivity(2)))))
			(p_memless(_architecture 1 0 102 (_process (_simple)(_target(19)(21)(23)(24)(27)(3)(7)(8)(9)(10)(12)(15))(_sensitivity(17)(18)(20)(22)(25)(26)(4)(5)(6)(11)(13)(14)(16)))))
			(p_memoryzing(_architecture 2 0 273 (_process (_target(18)(20)(22)(25)(26))(_sensitivity(0)(1)(19)(21)(23)(24)(27))(_dssslsensitivity 2))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_static
		(33686018 33686018 )
		(33686018 33686018 33686018 33686018 )
		(33686018 33686018 33686018 33686018 )
		(33686018 33686018 )
		(33686018 33686018 )
		(33686018 33686018 )
		(33686018 33686018 33686018 33686018 )
	)
	(_model . Behavioral 3 -1
	)
)
I 000051 55 4397          1374141629219 Behavioral
(_unit VHDL (synchronizerstatemachine 0 19 (behavioral 0 45 ))
	(_version v63)
	(_time 1374141629220 2013.07.18 12:00:29)
	(_source (\./../../sourcecode/synchronizerStateMachine.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code f5f1f2a4f9a2f4e3a3a2edaea6)
	(_entity
		(_time 1372368069110)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_in )(_event))))
		(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_in ))))
		(_port (_internal RunxSI ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_in ))))
		(_port (_internal ConfigxSI ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
		(_port (_internal SyncInxABI ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal SyncOutxSBO ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_port (_internal TriggerxSO ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
		(_port (_internal HostResetTimestampxSI ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal ResetTimestampxSBO ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_out ))))
		(_port (_internal IncrementCounterxSO ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_out ))))
		(_type (_internal state 0 46 (_enum1 stidle sttriggerinhigh sttriggerinlow stresetslaves strunslave stslavewaitedge (_to (i 0)(i 5)))))
		(_signal (_internal StatexDP state 0 49 (_architecture (_uni ))))
		(_signal (_internal StatexDN state 0 49 (_architecture (_uni ))))
		(_signal (_internal SyncInxSB ~extieee.std_logic_1164.STD_LOGIC 0 52 (_architecture (_uni ))))
		(_signal (_internal SyncInxSBN ~extieee.std_logic_1164.STD_LOGIC 0 52 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~13 0 56 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_signal (_internal DividerxDN ~STD_LOGIC_VECTOR{6~downto~0}~13 0 56 (_architecture (_uni ))))
		(_signal (_internal DividerxDP ~STD_LOGIC_VECTOR{6~downto~0}~13 0 56 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~13 0 57 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_signal (_internal CounterxDN ~STD_LOGIC_VECTOR{13~downto~0}~13 0 57 (_architecture (_uni ))))
		(_signal (_internal CounterxDP ~STD_LOGIC_VECTOR{13~downto~0}~13 0 57 (_architecture (_uni ))))
		(_constant (_internal counterInc ~extSTD.STANDARD.INTEGER 0 63 (_process 0 ((i 89)))))
		(_constant (_internal squareWaveHighTime ~extSTD.STANDARD.INTEGER 0 64 (_process 0 ((i 50)))))
		(_constant (_internal squareWavePeriod ~extSTD.STANDARD.INTEGER 0 65 (_process 0 ((i 100)))))
		(_constant (_internal timeout ~extSTD.STANDARD.INTEGER 0 66 (_process 0 ((i 1000)))))
		(_constant (_internal resetSlavesTime ~extSTD.STANDARD.INTEGER 0 67 (_process 0 ((i 6000)))))
		(_process
			(p_memless(_architecture 0 0 62 (_process (_simple)(_target(11)(14)(16)(5)(6)(8)(9))(_sensitivity(10)(12)(15)(17)(2)(3)(4)(7)))))
			(p_mem(_architecture 1 0 223 (_process (_target(10)(15)(17))(_sensitivity(0)(1)(11)(14)(16))(_dssslsensitivity 2))))
			(synchronizer(_architecture 2 0 240 (_process (_target(12)(13))(_sensitivity(0)(13)(4))(_dssslsensitivity 1))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_static
		(33686018 131586 )
		(33686018 33686018 33686018 514 )
		(33686018 131586 )
		(33686018 33686018 33686018 514 )
		(33686018 131586 )
		(33686018 33686018 33686018 514 )
		(33686018 131586 )
		(33686018 33686018 33686018 514 )
		(33686018 131586 )
		(33686018 33686018 33686018 514 )
		(33686018 131586 )
		(33686018 33686018 33686018 514 )
		(33686018 131586 )
		(33686018 33686018 33686018 514 )
		(33686018 131586 )
		(33686018 33686018 33686018 514 )
		(33686018 131586 )
		(33686018 33686018 33686018 514 )
	)
	(_model . Behavioral 3 -1
	)
)
I 000051 55 2474          1374141629332 Behavioral
(_unit VHDL (timestampcounter 0 25 (behavioral 0 36 ))
	(_version v63)
	(_time 1374141629333 2013.07.18 12:00:29)
	(_source (\./../../sourcecode/timestampCounter.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 72767373792572647426612927)
	(_entity
		(_time 1372368069416)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal IncrementxSI ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal OverflowxSO ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_port (_internal DataxDO ~STD_LOGIC_VECTOR{13~downto~0}~12 0 33 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{14~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 14)(i 0))))))
		(_signal (_internal CountxDP ~STD_LOGIC_VECTOR{14~downto~0}~13 0 38 (_architecture (_uni ))))
		(_signal (_internal CountxDN ~STD_LOGIC_VECTOR{14~downto~0}~13 0 38 (_architecture (_uni ))))
		(_signal (_internal MSbDelayedxDN ~extieee.std_logic_1164.STD_LOGIC 0 40 (_architecture (_uni ))))
		(_signal (_internal MSbDelayedxDP ~extieee.std_logic_1164.STD_LOGIC 0 40 (_architecture (_uni ))))
		(_process
			(line__44(_architecture 0 0 44 (_assignment (_simple)(_alias((DataxDO)(CountxDP(d_13_0))))(_target(4))(_sensitivity(5(d_13_0))))))
			(line__49(_architecture 1 0 49 (_assignment (_simple)(_target(3))(_sensitivity(5(14))(8)))))
			(p_memless(_architecture 2 0 52 (_process (_simple)(_target(6)(7))(_sensitivity(5)(2)))))
			(p_memoryzing(_architecture 3 0 65 (_process (_target(5)(8))(_sensitivity(0)(1)(6)(7))(_dssslsensitivity 2))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33686018 33686018 131586 )
	)
	(_model . Behavioral 4 -1
	)
)
I 000051 55 45572         1374141629781 Structural
(_unit VHDL (usbaer_top_level 0 26 (structural 0 102 ))
	(_version v63)
	(_time 1374141629782 2013.07.18 12:00:29)
	(_source (\./../../sourcecode/USBAER_top_level.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 363234323361602037326231246f31)
	(_entity
		(_time 1372368069749)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(clockgen
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 136 (_entity (_in ))))
				(_port (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 137 (_entity (_in ))))
				(_port (_internal CLKOP ~extieee.std_logic_1164.STD_LOGIC 0 138 (_entity (_out ))))
				(_port (_internal LOCK ~extieee.std_logic_1164.STD_LOGIC 0 139 (_entity (_out ))))
			)
		)
		(shiftRegister
			(_object
				(_generic (_internal width ~extSTD.STANDARD.NATURAL 0 124 (_entity -1 )))
				(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 126 (_entity (_in ))))
				(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 127 (_entity (_in ))))
				(_port (_internal LatchxEI ~extieee.std_logic_1164.STD_LOGIC 0 128 (_entity (_in ))))
				(_port (_internal DxDI ~extieee.std_logic_1164.STD_LOGIC 0 129 (_entity (_in ))))
				(_port (_internal QxDO ~extieee.std_logic_1164.STD_LOGIC 0 130 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{width-1~downto~0}~13 0 131 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 52 )(i 0))))))
				(_port (_internal DataOutxDO ~STD_LOGIC_VECTOR{width-1~downto~0}~13 0 131 (_entity (_out ))))
			)
		)
		(AERfifo
			(_object
				(_port (_internal Data ~STD_LOGIC_VECTOR{15~downto~0}~1320 0 267 (_entity (_in ))))
				(_port (_internal WrClock ~extieee.std_logic_1164.STD_LOGIC 0 268 (_entity (_in ))))
				(_port (_internal RdClock ~extieee.std_logic_1164.STD_LOGIC 0 269 (_entity (_in ))))
				(_port (_internal WrEn ~extieee.std_logic_1164.STD_LOGIC 0 270 (_entity (_in ))))
				(_port (_internal RdEn ~extieee.std_logic_1164.STD_LOGIC 0 271 (_entity (_in ))))
				(_port (_internal Reset ~extieee.std_logic_1164.STD_LOGIC 0 272 (_entity (_in ))))
				(_port (_internal RPReset ~extieee.std_logic_1164.STD_LOGIC 0 273 (_entity (_in ))))
				(_port (_internal Q ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 274 (_entity (_out ))))
				(_port (_internal Empty ~extieee.std_logic_1164.STD_LOGIC 0 275 (_entity (_out ))))
				(_port (_internal Full ~extieee.std_logic_1164.STD_LOGIC 0 276 (_entity (_out ))))
				(_port (_internal AlmostEmpty ~extieee.std_logic_1164.STD_LOGIC 0 277 (_entity (_out ))))
				(_port (_internal AlmostFull ~extieee.std_logic_1164.STD_LOGIC 0 278 (_entity (_out ))))
			)
		)
		(wordRegister
			(_object
				(_generic (_internal width ~extSTD.STANDARD.NATURAL 0 230 (_entity -1 ((i 14)))))
				(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 232 (_entity (_in ))))
				(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 233 (_entity (_in ))))
				(_port (_internal WriteEnablexEI ~extieee.std_logic_1164.STD_LOGIC 0 234 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{width-1~downto~0}~1314 0 235 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 53 )(i 0))))))
				(_port (_internal DataInxDI ~STD_LOGIC_VECTOR{width-1~downto~0}~1314 0 235 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{width-1~downto~0}~1316 0 236 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 54 )(i 0))))))
				(_port (_internal DataOutxDO ~STD_LOGIC_VECTOR{width-1~downto~0}~1316 0 236 (_entity (_out ))))
			)
		)
		(earlyPaketTimer
			(_object
				(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 259 (_entity (_in ))))
				(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 260 (_entity (_in ))))
				(_port (_internal ClearxSI ~extieee.std_logic_1164.STD_LOGIC 0 261 (_entity (_in ))))
				(_port (_internal TimerExpiredxSO ~extieee.std_logic_1164.STD_LOGIC 0 262 (_entity (_out ))))
			)
		)
		(eventCounter
			(_object
				(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 241 (_entity (_in ))))
				(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 242 (_entity (_in ))))
				(_port (_internal ClearxSI ~extieee.std_logic_1164.STD_LOGIC 0 243 (_entity (_in ))))
				(_port (_internal IncrementxSI ~extieee.std_logic_1164.STD_LOGIC 0 244 (_entity (_in ))))
				(_port (_internal OverflowxSO ~extieee.std_logic_1164.STD_LOGIC 0 245 (_entity (_out ))))
			)
		)
		(timestampCounter
			(_object
				(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 250 (_entity (_in ))))
				(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 251 (_entity (_in ))))
				(_port (_internal IncrementxSI ~extieee.std_logic_1164.STD_LOGIC 0 252 (_entity (_in ))))
				(_port (_internal OverflowxSO ~extieee.std_logic_1164.STD_LOGIC 0 253 (_entity (_out ))))
				(_port (_internal DataxDO ~STD_LOGIC_VECTOR{13~downto~0}~1318 0 254 (_entity (_out ))))
			)
		)
		(synchronizerStateMachine
			(_object
				(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 154 (_entity (_in ))))
				(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 155 (_entity (_in ))))
				(_port (_internal RunxSI ~extieee.std_logic_1164.STD_LOGIC 0 156 (_entity (_in ))))
				(_port (_internal ConfigxSI ~extieee.std_logic_1164.STD_LOGIC 0 157 (_entity (_in ))))
				(_port (_internal SyncInxABI ~extieee.std_logic_1164.STD_LOGIC 0 158 (_entity (_in ))))
				(_port (_internal SyncOutxSBO ~extieee.std_logic_1164.STD_LOGIC 0 159 (_entity (_out ))))
				(_port (_internal TriggerxSO ~extieee.std_logic_1164.STD_LOGIC 0 160 (_entity (_out ))))
				(_port (_internal HostResetTimestampxSI ~extieee.std_logic_1164.STD_LOGIC 0 161 (_entity (_in ))))
				(_port (_internal ResetTimestampxSBO ~extieee.std_logic_1164.STD_LOGIC 0 162 (_entity (_out ))))
				(_port (_internal IncrementCounterxSO ~extieee.std_logic_1164.STD_LOGIC 0 163 (_entity (_out ))))
			)
		)
		(fifoStatemachine
			(_object
				(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 106 (_entity (_in ))))
				(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 107 (_entity (_in ))))
				(_port (_internal RunxSI ~extieee.std_logic_1164.STD_LOGIC 0 108 (_entity (_in ))))
				(_port (_internal FifoTransactionxSO ~extieee.std_logic_1164.STD_LOGIC 0 109 (_entity (_out ))))
				(_port (_internal FX2FifoInFullxSBI ~extieee.std_logic_1164.STD_LOGIC 0 110 (_entity (_in ))))
				(_port (_internal FifoEmptyxSI ~extieee.std_logic_1164.STD_LOGIC 0 111 (_entity (_in ))))
				(_port (_internal FifoReadxEO ~extieee.std_logic_1164.STD_LOGIC 0 112 (_entity (_out ))))
				(_port (_internal FX2FifoWritexEBO ~extieee.std_logic_1164.STD_LOGIC 0 113 (_entity (_out ))))
				(_port (_internal FX2FifoPktEndxSBO ~extieee.std_logic_1164.STD_LOGIC 0 114 (_entity (_out ))))
				(_port (_internal FX2FifoAddressxDO ~STD_LOGIC_VECTOR{1~downto~0}~13 0 115 (_entity (_out ))))
				(_port (_internal IncEventCounterxSO ~extieee.std_logic_1164.STD_LOGIC 0 116 (_entity (_out ))))
				(_port (_internal ResetEventCounterxSO ~extieee.std_logic_1164.STD_LOGIC 0 117 (_entity (_out ))))
				(_port (_internal ResetEarlyPaketTimerxSO ~extieee.std_logic_1164.STD_LOGIC 0 118 (_entity (_out ))))
				(_port (_internal EarlyPaketTimerOverflowxSI ~extieee.std_logic_1164.STD_LOGIC 0 119 (_entity (_in ))))
			)
		)
		(monitorStateMachine
			(_object
				(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 168 (_entity (_in ))))
				(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 169 (_entity (_in ))))
				(_port (_internal AERREQxSBI ~extieee.std_logic_1164.STD_LOGIC 0 170 (_entity (_in ))))
				(_port (_internal AERACKxSBO ~extieee.std_logic_1164.STD_LOGIC 0 171 (_entity (_out ))))
				(_port (_internal XxDI ~extieee.std_logic_1164.STD_LOGIC 0 172 (_entity (_in ))))
				(_port (_internal UseLongAckxSI ~extieee.std_logic_1164.STD_LOGIC 0 173 (_entity (_in ))))
				(_port (_internal FifoFullxSI ~extieee.std_logic_1164.STD_LOGIC 0 174 (_entity (_in ))))
				(_port (_internal FifoWritexEO ~extieee.std_logic_1164.STD_LOGIC 0 175 (_entity (_out ))))
				(_port (_internal TimestampRegWritexEO ~extieee.std_logic_1164.STD_LOGIC 0 176 (_entity (_out ))))
				(_port (_internal AddressRegWritexEO ~extieee.std_logic_1164.STD_LOGIC 0 177 (_entity (_out ))))
				(_port (_internal AddressTimestampSelectxSO ~STD_LOGIC_VECTOR{1~downto~0}~132 0 178 (_entity (_out ))))
				(_port (_internal ADCvalueReadyxSI ~extieee.std_logic_1164.STD_LOGIC 0 179 (_entity (_in ))))
				(_port (_internal ReadADCvaluexEO ~extieee.std_logic_1164.STD_LOGIC 0 180 (_entity (_out ))))
				(_port (_internal TimestampOverflowxSI ~extieee.std_logic_1164.STD_LOGIC 0 181 (_entity (_in ))))
				(_port (_internal TriggerxSI ~extieee.std_logic_1164.STD_LOGIC 0 182 (_entity (_in ))))
				(_port (_internal AddressMSBxDO ~STD_LOGIC_VECTOR{1~downto~0}~134 0 183 (_entity (_out ))))
				(_port (_internal ResetTimestampxSBI ~extieee.std_logic_1164.STD_LOGIC 0 184 (_entity (_in ))))
			)
		)
		(ADCStateMachine
			(_object
				(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 190 (_entity (_in ))))
				(_port (_internal ADCclockxCO ~extieee.std_logic_1164.STD_LOGIC 0 191 (_entity (_out ))))
				(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 192 (_entity (_in ))))
				(_port (_internal ADCwordxDI ~STD_LOGIC_VECTOR{9~downto~0}~13 0 193 (_entity (_in ))))
				(_port (_internal ADCoutxDO ~STD_LOGIC_VECTOR{13~downto~0}~13 0 194 (_entity (_out ))))
				(_port (_internal ADCoexEBO ~extieee.std_logic_1164.STD_LOGIC 0 195 (_entity (_out ))))
				(_port (_internal ADCstbyxEO ~extieee.std_logic_1164.STD_LOGIC 0 196 (_entity (_out ))))
				(_port (_internal ADCovrxSI ~extieee.std_logic_1164.STD_LOGIC 0 197 (_entity (_in ))))
				(_port (_internal RegisterWritexEO ~extieee.std_logic_1164.STD_LOGIC 0 198 (_entity (_out ))))
				(_port (_internal SRLatchxEI ~extieee.std_logic_1164.STD_LOGIC 0 199 (_entity (_in ))))
				(_port (_internal RunADCxSI ~extieee.std_logic_1164.STD_LOGIC 0 200 (_entity (_in ))))
				(_port (_internal ExposurexDI ~STD_LOGIC_VECTOR{15~downto~0}~13 0 201 (_entity (_in ))))
				(_port (_internal ColSettlexDI ~STD_LOGIC_VECTOR{15~downto~0}~136 0 202 (_entity (_in ))))
				(_port (_internal RowSettlexDI ~STD_LOGIC_VECTOR{15~downto~0}~138 0 203 (_entity (_in ))))
				(_port (_internal ResSettlexDI ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 204 (_entity (_in ))))
				(_port (_internal FramePeriodxDI ~STD_LOGIC_VECTOR{15~downto~0}~1312 0 205 (_entity (_in ))))
				(_port (_internal SBRet10xEI ~extieee.std_logic_1164.STD_LOGIC 0 206 (_entity (_in ))))
				(_port (_internal TestPixelxEI ~extieee.std_logic_1164.STD_LOGIC 0 207 (_entity (_in ))))
				(_port (_internal ExtTriggerxEI ~extieee.std_logic_1164.STD_LOGIC 0 208 (_entity (_in ))))
				(_port (_internal CDVSTestSRRowInxSO ~extieee.std_logic_1164.STD_LOGIC 0 209 (_entity (_out ))))
				(_port (_internal CDVSTestSRRowClockxSO ~extieee.std_logic_1164.STD_LOGIC 0 210 (_entity (_out ))))
				(_port (_internal CDVSTestSRColInxSO ~extieee.std_logic_1164.STD_LOGIC 0 211 (_entity (_out ))))
				(_port (_internal CDVSTestSRColClockxSO ~extieee.std_logic_1164.STD_LOGIC 0 212 (_entity (_out ))))
				(_port (_internal CDVSTestColMode0xSO ~extieee.std_logic_1164.STD_LOGIC 0 213 (_entity (_out ))))
				(_port (_internal CDVSTestColMode1xSO ~extieee.std_logic_1164.STD_LOGIC 0 214 (_entity (_out ))))
				(_port (_internal CDVSTestApsTxGatexSO ~extieee.std_logic_1164.STD_LOGIC 0 215 (_entity (_out ))))
				(_port (_internal ADCStateOutputLEDxSO ~extieee.std_logic_1164.STD_LOGIC 0 216 (_entity (_out ))))
			)
		)
		(ADCvalueReady
			(_object
				(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 221 (_entity (_in ))))
				(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 222 (_entity (_in ))))
				(_port (_internal RegisterWritexEI ~extieee.std_logic_1164.STD_LOGIC 0 223 (_entity (_in ))))
				(_port (_internal ReadValuexEI ~extieee.std_logic_1164.STD_LOGIC 0 224 (_entity (_in ))))
				(_port (_internal ValueReadyxSO ~extieee.std_logic_1164.STD_LOGIC 0 225 (_entity (_out ))))
			)
		)
		(cDVSResetStateMachine
			(_object
				(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 144 (_entity (_in ))))
				(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 145 (_entity (_in ))))
				(_port (_internal AERackxSBI ~extieee.std_logic_1164.STD_LOGIC 0 146 (_entity (_in ))))
				(_port (_internal RxcolGxSI ~extieee.std_logic_1164.STD_LOGIC 0 147 (_entity (_in ))))
				(_port (_internal cDVSresetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 148 (_entity (_in ))))
				(_port (_internal CDVSresetxRBO ~extieee.std_logic_1164.STD_LOGIC 0 149 (_entity (_out ))))
			)
		)
	)
	(_instantiation uClockGen 0 391 (_component clockgen )
		(_port
			((CLK)(IFClockxCI))
			((RESET)(ResetxR))
			((CLKOP)(ClockxC))
			((LOCK)(LockxS))
		)
		(_use (_entity . clockgen)
		)
	)
	(_instantiation shiftRegister_1 0 413 (_component shiftRegister )
		(_generic
			((width)((i 96)))
		)
		(_port
			((ClockxCI)(SRClockxC))
			((ResetxRBI)(ResetxRB))
			((LatchxEI)(SRLatchxE))
			((DxDI)(SRinxD))
			((QxDO)(SRoutxD))
			((DataOutxDO)(SRDataOutxD))
		)
		(_use (_entity . shiftRegister)
			(_generic
				((width)((i 96)))
			)
			(_port
				((ClockxCI)(ClockxCI))
				((ResetxRBI)(ResetxRBI))
				((LatchxEI)(LatchxEI))
				((DxDI)(DxDI))
				((QxDO)(QxDO))
				((DataOutxDO)(DataOutxDO))
			)
		)
	)
	(_instantiation uFifo 0 432 (_component AERfifo )
		(_port
			((Data)(FifoDataInxD))
			((WrClock)(ClockxC))
			((RdClock)(IfClockxC))
			((WrEn)(FifoWritexE))
			((RdEn)(FifoReadxE))
			((Reset)(ResetxR))
			((RPReset)(ResetxR))
			((Q)(FifoDataOutxD))
			((Empty)(FifoEmptyxS))
			((Full)(FifoFullxS))
			((AlmostEmpty)(FifoAlmostEmptyxS))
			((AlmostFull)(FifoAlmostFullxS))
		)
		(_use (_entity . AERfifo)
		)
	)
	(_instantiation uMonitorAddressRegister 0 449 (_component wordRegister )
		(_generic
			((width)((i 10)))
		)
		(_port
			((ClockxCI)(ClockxC))
			((ResetxRBI)(ResetxRB))
			((WriteEnablexEI)(AddressRegWritexE))
			((DataInxDI)(AERMonitorAddressxDI))
			((DataOutxDO)(AddressRegOutxD))
		)
		(_use (_entity . wordRegister)
			(_generic
				((width)((i 10)))
			)
			(_port
				((ClockxCI)(ClockxCI))
				((ResetxRBI)(ResetxRBI))
				((WriteEnablexEI)(WriteEnablexEI))
				((DataInxDI)(DataInxDI))
				((DataOutxDO)(DataOutxDO))
			)
		)
	)
	(_instantiation uMonitorTimestampRegister 0 459 (_component wordRegister )
		(_generic
			((width)((i 14)))
		)
		(_port
			((ClockxCI)(ClockxC))
			((ResetxRBI)(ResetxRB))
			((WriteEnablexEI)(TimestampRegWritexE))
			((DataInxDI)(ActualTimestampxD))
			((DataOutxDO)(MonitorTimestampxD))
		)
		(_use (_entity . wordRegister)
			(_generic
				((width)((i 14)))
			)
			(_port
				((ClockxCI)(ClockxCI))
				((ResetxRBI)(ResetxRBI))
				((WriteEnablexEI)(WriteEnablexEI))
				((DataInxDI)(DataInxDI))
				((DataOutxDO)(DataOutxDO))
			)
		)
	)
	(_instantiation uADCRegister 0 469 (_component wordRegister )
		(_generic
			((width)((i 14)))
		)
		(_port
			((ClockxCI)(IfClockxC))
			((ResetxRBI)(ResetxRB))
			((WriteEnablexEI)(ADCregWritexE))
			((DataInxDI)(ADCregInxD))
			((DataOutxDO)(ADCregOutxD))
		)
		(_use (_entity . wordRegister)
			(_generic
				((width)((i 14)))
			)
			(_port
				((ClockxCI)(ClockxCI))
				((ResetxRBI)(ResetxRBI))
				((WriteEnablexEI)(WriteEnablexEI))
				((DataInxDI)(DataInxDI))
				((DataOutxDO)(DataOutxDO))
			)
		)
	)
	(_instantiation uEarlyPaketTimer 0 481 (_component earlyPaketTimer )
		(_port
			((ClockxCI)(ClockxC))
			((ResetxRBI)(ResetxRB))
			((ClearxSI)(ResetEarlyPaketTimerxS))
			((TimerExpiredxSO)(EarlyPaketTimerOverflowxS))
		)
		(_use (_entity . earlyPaketTimer)
		)
	)
	(_instantiation uEventCounter 0 488 (_component eventCounter )
		(_port
			((ClockxCI)(ClockxC))
			((ResetxRBI)(ResetxRB))
			((ClearxSI)(ResetEventCounterxS))
			((IncrementxSI)(IncEventCounterxS))
			((OverflowxSO)(ECResetEarlyPaketTimerxS))
		)
		(_use (_entity . eventCounter)
		)
	)
	(_instantiation uTimestampCounter 0 496 (_component timestampCounter )
		(_port
			((ClockxCI)(ClockxC))
			((ResetxRBI)(CounterResetxRB))
			((IncrementxSI)(IncxS))
			((OverflowxSO)(TimestampOverflowxS))
			((DataxDO)(ActualTimestampxD))
		)
		(_use (_entity . timestampCounter)
		)
	)
	(_instantiation uSynchronizerStateMachine_1 0 504 (_component synchronizerStateMachine )
		(_port
			((ClockxCI)(ClockxC))
			((ResetxRBI)(ResetxRB))
			((RunxSI)(RunxS))
			((ConfigxSI)(TimestampMasterxS))
			((SyncInxABI)(SyncInxAB))
			((SyncOutxSBO)(SyncOutxSB))
			((TriggerxSO)(TriggerxS))
			((HostResetTimestampxSI)(HostResetTimestampxS))
			((ResetTimestampxSBO)(SynchronizerResetTimestampxSB))
			((IncrementCounterxSO)(IncxS))
		)
		(_use (_entity . synchronizerStateMachine)
		)
	)
	(_instantiation fifoStatemachine_1 0 519 (_component fifoStatemachine )
		(_port
			((ClockxCI)(IfClockxC))
			((ResetxRBI)(ResetxRB))
			((RunxSI)(RunxS))
			((FifoTransactionxSO)(FifoTransactionxS))
			((FX2FifoInFullxSBI)(FX2FifoInFullxSBI))
			((FifoEmptyxSI)(FifoEmptyxS))
			((FifoReadxEO)(FifoReadxE))
			((FX2FifoWritexEBO)(FX2FifoWritexEB))
			((FX2FifoPktEndxSBO)(FX2FifoPktEndxSB))
			((FX2FifoAddressxDO)(FX2FifoAddressxDO))
			((IncEventCounterxSO)(IncEventCounterxS))
			((ResetEventCounterxSO)(ResetEventCounterxS))
			((ResetEarlyPaketTimerxSO)(SMResetEarlyPaketTimerxS))
			((EarlyPaketTimerOverflowxSI)(EarlyPaketTimerOverflowxS))
		)
		(_use (_entity . fifoStatemachine)
		)
	)
	(_instantiation monitorStateMachine_1 0 536 (_component monitorStateMachine )
		(_port
			((ClockxCI)(ClockxC))
			((ResetxRBI)(ResetxRB))
			((AERREQxSBI)(AERREQxSB))
			((AERACKxSBO)(AERMonitorACKxSB))
			((XxDI)(AERMonitorAddressxDI(9)))
			((UseLongAckxSI)(UseLongAckxS))
			((FifoFullxSI)(FifoFullxS))
			((FifoWritexEO)(FifoWritexE))
			((TimestampRegWritexEO)(TimestampRegWritexE))
			((AddressRegWritexEO)(AddressRegWritexE))
			((AddressTimestampSelectxSO)(AddressTimestampSelectxS))
			((ADCvalueReadyxSI)(ADCvalueReadyxS))
			((ReadADCvaluexEO)(ReadADCvaluexE))
			((TimestampOverflowxSI)(TimestampOverflowxS))
			((TriggerxSI)(TriggerxS))
			((AddressMSBxDO)(AddressMSBxD))
			((ResetTimestampxSBI)(SynchronizerResetTimestampxSB))
		)
		(_use (_entity . monitorStateMachine)
		)
	)
	(_instantiation ADCStateMachine_1 0 556 (_component ADCStateMachine )
		(_port
			((ClockxCI)(IfClockxC))
			((ADCclockxCO)(ADCclockxC))
			((ResetxRBI)(ADCsmRstxE))
			((ADCwordxDI)(ADCwordxDI))
			((ADCoutxDO)(ADCdataxD))
			((ADCoexEBO)(ADCoexEB))
			((ADCstbyxEO)(ADCstbyxE))
			((ADCovrxSI)(ADCovrxS))
			((RegisterWritexEO)(ADCregWritexE))
			((SRLatchxEI)(SRLatchxE))
			((RunADCxSI)(RunADCxS))
			((ExposurexDI)(ExposurexD))
			((ColSettlexDI)(ColSettlexD))
			((RowSettlexDI)(RowSettlexD))
			((ResSettlexDI)(ResSettlexD))
			((FramePeriodxDI)(FramePeriodxD))
			((SBRet10xEI)(SBRet10xE))
			((TestPixelxEI)(TestPixelxE))
			((ExtTriggerxEI)(ExtTriggerxE))
			((CDVSTestSRRowInxSO)(CDVSTestSRRowInxS))
			((CDVSTestSRRowClockxSO)(CDVSTestSRRowClockxS))
			((CDVSTestSRColInxSO)(CDVSTestSRColInxS))
			((CDVSTestSRColClockxSO)(CDVSTestSRColClockxS))
			((CDVSTestColMode0xSO)(CDVSTestColMode0xS))
			((CDVSTestColMode1xSO)(CDVSTestColMode1xS))
			((CDVSTestApsTxGatexSO)(CDVSTestApsTxGatexS))
			((ADCStateOutputLEDxSO)(ADCStateOutputLEDxS))
		)
		(_use (_entity . ADCStateMachine)
			(_port
				((ClockxCI)(ClockxCI))
				((ADCclockxCO)(ADCclockxCO))
				((ResetxRBI)(ResetxRBI))
				((ADCwordxDI)(ADCwordxDI))
				((ADCoutxDO)(ADCoutxDO))
				((ADCstbyxEO)(ADCstbyxEO))
				((ADCoexEBO)(ADCoexEBO))
				((ADCovrxSI)(ADCovrxSI))
				((RegisterWritexEO)(RegisterWritexEO))
				((SRLatchxEI)(SRLatchxEI))
				((RunADCxSI)(RunADCxSI))
				((ExposurexDI)(ExposurexDI))
				((ColSettlexDI)(ColSettlexDI))
				((RowSettlexDI)(RowSettlexDI))
				((ResSettlexDI)(ResSettlexDI))
				((FramePeriodxDI)(FramePeriodxDI))
				((SBRet10xEI)(SBRet10xEI))
				((TestPixelxEI)(TestPixelxEI))
				((ExtTriggerxEI)(ExtTriggerxEI))
				((CDVSTestSRRowInxSO)(CDVSTestSRRowInxSO))
				((CDVSTestSRRowClockxSO)(CDVSTestSRRowClockxSO))
				((CDVSTestSRColInxSO)(CDVSTestSRColInxSO))
				((CDVSTestSRColClockxSO)(CDVSTestSRColClockxSO))
				((CDVSTestColMode0xSO)(CDVSTestColMode0xSO))
				((CDVSTestColMode1xSO)(CDVSTestColMode1xSO))
				((CDVSTestApsTxGatexSO)(CDVSTestApsTxGatexSO))
				((ADCStateOutputLEDxSO)(ADCStateOutputLEDxSO))
			)
		)
	)
	(_instantiation ADCvalueReady_1 0 590 (_component ADCvalueReady )
		(_port
			((ClockxCI)(ClockxC))
			((ResetxRBI)(ResetxRB))
			((RegisterWritexEI)(ADCregWritexE))
			((ReadValuexEI)(ReadADCvaluexE))
			((ValueReadyxSO)(ADCvalueReadyxS))
		)
		(_use (_entity . ADCvalueReady)
		)
	)
	(_instantiation cDVSResetStateMachine_1 0 598 (_component cDVSResetStateMachine )
		(_port
			((ClockxCI)(ClockxC))
			((ResetxRBI)(ResetxRB))
			((AERackxSBI)(AERREQxSB))
			((RxcolGxSI)(RxcolGxS))
			((cDVSresetxRBI)(PE3xSI))
			((CDVSresetxRBO)(CDVSTestPeriodicChipResetxRB))
		)
		(_use (_entity . cDVSResetStateMachine)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal FX2FifoDataxDIO ~STD_LOGIC_VECTOR{15~downto~0}~12 0 29 (_entity (_out ))))
		(_port (_internal FX2FifoInFullxSBI ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal FX2FifoWritexEBO ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_port (_internal FX2FifoReadxEBO ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
		(_port (_internal FX2FifoPktEndxSBO ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal FX2FifoAddressxDO ~STD_LOGIC_VECTOR{1~downto~0}~12 0 35 (_entity (_out ))))
		(_port (_internal IfClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_in ))))
		(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ))))
		(_port (_internal Sync1xABI ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_in ))))
		(_port (_internal SynchOutxSBO ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_out ))))
		(_port (_internal PC0xSIO ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_inout ))))
		(_port (_internal PC1xSIO ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_inout ))))
		(_port (_internal PC2xSIO ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_inout ))))
		(_port (_internal PC3xSIO ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_inout ))))
		(_port (_internal PA0xSIO ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_inout ))))
		(_port (_internal PA1xSIO ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_inout ))))
		(_port (_internal PA3xSIO ~extieee.std_logic_1164.STD_LOGIC 0 56 (_entity (_inout ))))
		(_port (_internal PA7xSIO ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_inout ))))
		(_port (_internal PE2xSI ~extieee.std_logic_1164.STD_LOGIC 0 59 (_entity (_in ))))
		(_port (_internal PE3xSI ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_in ))))
		(_port (_internal FXLEDxSI ~extieee.std_logic_1164.STD_LOGIC 0 62 (_entity (_in ))))
		(_port (_internal ADCclockxCO ~extieee.std_logic_1164.STD_LOGIC 0 65 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~12 0 66 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_port (_internal ADCwordxDI ~STD_LOGIC_VECTOR{9~downto~0}~12 0 66 (_entity (_in ))))
		(_port (_internal ADCoexEBO ~extieee.std_logic_1164.STD_LOGIC 0 68 (_entity (_out ))))
		(_port (_internal ADCstbyxEO ~extieee.std_logic_1164.STD_LOGIC 0 69 (_entity (_out ))))
		(_port (_internal ADCovrxSI ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_in ))))
		(_port (_internal CDVSTestSRRowClockxSO ~extieee.std_logic_1164.STD_LOGIC 0 72 (_entity (_out ))))
		(_port (_internal CDVSTestSRColClockxSO ~extieee.std_logic_1164.STD_LOGIC 0 73 (_entity (_out ))))
		(_port (_internal CDVSTestSRRowInxSO ~extieee.std_logic_1164.STD_LOGIC 0 74 (_entity (_out ))))
		(_port (_internal CDVSTestSRColInxSO ~extieee.std_logic_1164.STD_LOGIC 0 75 (_entity (_out ))))
		(_port (_internal CDVSTestBiasEnablexEO ~extieee.std_logic_1164.STD_LOGIC 0 77 (_entity (_out ))))
		(_port (_internal CDVSTestChipResetxRBO ~extieee.std_logic_1164.STD_LOGIC 0 78 (_entity (_out ))))
		(_port (_internal CDVSTestColMode0xSO ~extieee.std_logic_1164.STD_LOGIC 0 80 (_entity (_out ))))
		(_port (_internal CDVSTestColMode1xSO ~extieee.std_logic_1164.STD_LOGIC 0 81 (_entity (_out ))))
		(_port (_internal CDVSTestBiasDiagSelxSO ~extieee.std_logic_1164.STD_LOGIC 0 83 (_entity (_out ))))
		(_port (_internal CDVSTestBiasBitOutxSI ~extieee.std_logic_1164.STD_LOGIC 0 84 (_entity (_in ))))
		(_port (_internal CDVSTestApsTxGatexSO ~extieee.std_logic_1164.STD_LOGIC 0 86 (_entity (_out ))))
		(_port (_internal LED1xSO ~extieee.std_logic_1164.STD_LOGIC 0 89 (_entity (_out ))))
		(_port (_internal LED2xSO ~extieee.std_logic_1164.STD_LOGIC 0 90 (_entity (_out ))))
		(_port (_internal LED3xSO ~extieee.std_logic_1164.STD_LOGIC 0 91 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 93 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal DebugxSIO ~STD_LOGIC_VECTOR{15~downto~0}~122 0 93 (_entity (_inout ))))
		(_port (_internal AERMonitorREQxABI ~extieee.std_logic_1164.STD_LOGIC 0 96 (_entity (_in ))))
		(_port (_internal AERMonitorACKxSBO ~extieee.std_logic_1164.STD_LOGIC 0 97 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~124 0 98 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_port (_internal AERMonitorAddressxDI ~STD_LOGIC_VECTOR{9~downto~0}~124 0 98 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 115 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~132 0 178 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~134 0 183 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~13 0 193 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~13 0 194 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 201 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~136 0 202 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~138 0 203 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 204 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1312 0 205 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~1318 0 254 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1320 0 267 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 274 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~1324 0 285 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_signal (_internal MonitorTimestampxD ~STD_LOGIC_VECTOR{13~downto~0}~1324 0 285 (_architecture (_uni ))))
		(_signal (_internal ActualTimestampxD ~STD_LOGIC_VECTOR{13~downto~0}~1324 0 286 (_architecture (_uni ))))
		(_signal (_internal TimestampRegWritexE ~extieee.std_logic_1164.STD_LOGIC 0 289 (_architecture (_uni ))))
		(_signal (_internal SyncInxAB ~extieee.std_logic_1164.STD_LOGIC 0 291 (_architecture (_uni ))))
		(_signal (_internal AERREQxSB ~extieee.std_logic_1164.STD_LOGIC 0 293 (_architecture (_uni ))))
		(_signal (_internal AERReqSyncxSBN ~extieee.std_logic_1164.STD_LOGIC 0 293 (_architecture (_uni ))))
		(_signal (_internal AERMonitorACKxSB ~extieee.std_logic_1164.STD_LOGIC 0 295 (_architecture (_uni ))))
		(_signal (_internal UseLongAckxS ~extieee.std_logic_1164.STD_LOGIC 0 296 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1326 0 299 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal AddressTimestampSelectxS ~STD_LOGIC_VECTOR{1~downto~0}~1326 0 299 (_architecture (_uni ))))
		(_signal (_internal IncEventCounterxS ~extieee.std_logic_1164.STD_LOGIC 0 305 (_architecture (_uni ))))
		(_signal (_internal ResetEventCounterxS ~extieee.std_logic_1164.STD_LOGIC 0 306 (_architecture (_uni ))))
		(_signal (_internal ResetEarlyPaketTimerxS ~extieee.std_logic_1164.STD_LOGIC 0 307 (_architecture (_uni ))))
		(_signal (_internal EarlyPaketTimerOverflowxS ~extieee.std_logic_1164.STD_LOGIC 0 308 (_architecture (_uni ))))
		(_signal (_internal SMResetEarlyPaketTimerxS ~extieee.std_logic_1164.STD_LOGIC 0 309 (_architecture (_uni ))))
		(_signal (_internal ECResetEarlyPaketTimerxS ~extieee.std_logic_1164.STD_LOGIC 0 310 (_architecture (_uni ))))
		(_signal (_internal ClockxC ~extieee.std_logic_1164.STD_LOGIC 0 313 (_architecture (_uni )(_event))))
		(_signal (_internal IfClockxC ~extieee.std_logic_1164.STD_LOGIC 0 313 (_architecture (_uni ))))
		(_signal (_internal ResetxRB ~extieee.std_logic_1164.STD_LOGIC 0 314 (_architecture (_uni ))))
		(_signal (_internal ResetxR ~extieee.std_logic_1164.STD_LOGIC 0 314 (_architecture (_uni ))))
		(_signal (_internal RunxS ~extieee.std_logic_1164.STD_LOGIC 0 315 (_architecture (_uni ))))
		(_signal (_internal CounterResetxRB ~extieee.std_logic_1164.STD_LOGIC 0 316 (_architecture (_uni ))))
		(_signal (_internal SynchronizerResetTimestampxSB ~extieee.std_logic_1164.STD_LOGIC 0 317 (_architecture (_uni ))))
		(_signal (_internal CDVSTestChipResetxRB ~extieee.std_logic_1164.STD_LOGIC 0 318 (_internal (_uni ))))
		(_signal (_internal CDVSTestPeriodicChipResetxRB ~extieee.std_logic_1164.STD_LOGIC 0 319 (_architecture (_uni ))))
		(_signal (_internal RxcolGxS ~extieee.std_logic_1164.STD_LOGIC 0 320 (_architecture (_uni ))))
		(_signal (_internal TimestampOverflowxS ~extieee.std_logic_1164.STD_LOGIC 0 323 (_architecture (_uni ))))
		(_signal (_internal AddressMSBxD ~STD_LOGIC_VECTOR{1~downto~0}~1326 0 324 (_architecture (_uni ))))
		(_signal (_internal TimestampMasterxS ~extieee.std_logic_1164.STD_LOGIC 0 325 (_architecture (_uni ))))
		(_signal (_internal FifoTransactionxS ~extieee.std_logic_1164.STD_LOGIC 0 328 (_architecture (_uni ))))
		(_signal (_internal FX2FifoWritexEB ~extieee.std_logic_1164.STD_LOGIC 0 329 (_architecture (_uni ))))
		(_signal (_internal FX2FifoPktEndxSB ~extieee.std_logic_1164.STD_LOGIC 0 330 (_architecture (_uni ))))
		(_signal (_internal SyncOutxSB ~extieee.std_logic_1164.STD_LOGIC 0 331 (_architecture (_uni ))))
		(_signal (_internal HostResetTimestampxS ~extieee.std_logic_1164.STD_LOGIC 0 332 (_architecture (_uni ))))
		(_signal (_internal TriggerxS ~extieee.std_logic_1164.STD_LOGIC 0 334 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~1328 0 336 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_signal (_internal AddressRegOutxD ~STD_LOGIC_VECTOR{9~downto~0}~1328 0 336 (_architecture (_uni ))))
		(_signal (_internal AddressRegWritexE ~extieee.std_logic_1164.STD_LOGIC 0 337 (_architecture (_uni ))))
		(_signal (_internal AddressRegOut8xD ~extieee.std_logic_1164.STD_LOGIC 0 338 (_architecture (_uni ))))
		(_signal (_internal IncxS ~extieee.std_logic_1164.STD_LOGIC 0 341 (_architecture (_uni ))))
		(_signal (_internal ReadADCvaluexE ~extieee.std_logic_1164.STD_LOGIC 0 344 (_architecture (_uni ))))
		(_signal (_internal ADCvalueReadyxS ~extieee.std_logic_1164.STD_LOGIC 0 344 (_architecture (_uni ))))
		(_signal (_internal ADCregInxD ~STD_LOGIC_VECTOR{13~downto~0}~1324 0 345 (_architecture (_uni ))))
		(_signal (_internal ADCregOutxD ~STD_LOGIC_VECTOR{13~downto~0}~1324 0 346 (_architecture (_uni ))))
		(_signal (_internal ADCregWritexE ~extieee.std_logic_1164.STD_LOGIC 0 347 (_architecture (_uni ))))
		(_signal (_internal ADCdataxD ~STD_LOGIC_VECTOR{13~downto~0}~1324 0 348 (_architecture (_uni ))))
		(_signal (_internal SBRet10xE ~extieee.std_logic_1164.STD_LOGIC 0 349 (_architecture (_uni ))))
		(_signal (_internal ADCsmRstxE ~extieee.std_logic_1164.STD_LOGIC 0 351 (_architecture (_uni ))))
		(_signal (_internal ADCclockxC ~extieee.std_logic_1164.STD_LOGIC 0 352 (_architecture (_uni ))))
		(_signal (_internal ADCoexEB ~extieee.std_logic_1164.STD_LOGIC 0 353 (_architecture (_uni ))))
		(_signal (_internal ADCstbyxE ~extieee.std_logic_1164.STD_LOGIC 0 354 (_architecture (_uni ))))
		(_signal (_internal ADCovrxS ~extieee.std_logic_1164.STD_LOGIC 0 355 (_architecture (_uni ))))
		(_signal (_internal CDVSTestSRRowClockxS ~extieee.std_logic_1164.STD_LOGIC 0 356 (_architecture (_uni ))))
		(_signal (_internal CDVSTestSRRowInxS ~extieee.std_logic_1164.STD_LOGIC 0 356 (_architecture (_uni ))))
		(_signal (_internal CDVSTestSRColClockxS ~extieee.std_logic_1164.STD_LOGIC 0 357 (_architecture (_uni ))))
		(_signal (_internal CDVSTestSRColInxS ~extieee.std_logic_1164.STD_LOGIC 0 357 (_architecture (_uni ))))
		(_signal (_internal CDVSTestColMode0xS ~extieee.std_logic_1164.STD_LOGIC 0 358 (_architecture (_uni ))))
		(_signal (_internal CDVSTestColMode1xS ~extieee.std_logic_1164.STD_LOGIC 0 358 (_architecture (_uni ))))
		(_signal (_internal CDVSTestApsTxGatexS ~extieee.std_logic_1164.STD_LOGIC 0 359 (_architecture (_uni ))))
		(_signal (_internal ExtTriggerxE ~extieee.std_logic_1164.STD_LOGIC 0 360 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{95~downto~0}~13 0 362 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 95)(i 0))))))
		(_signal (_internal SRDataOutxD ~STD_LOGIC_VECTOR{95~downto~0}~13 0 362 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1330 0 364 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal ExposurexD ~STD_LOGIC_VECTOR{15~downto~0}~1330 0 364 (_architecture (_uni ))))
		(_signal (_internal ColSettlexD ~STD_LOGIC_VECTOR{15~downto~0}~1330 0 364 (_architecture (_uni ))))
		(_signal (_internal RowSettlexD ~STD_LOGIC_VECTOR{15~downto~0}~1330 0 364 (_architecture (_uni ))))
		(_signal (_internal ResSettlexD ~STD_LOGIC_VECTOR{15~downto~0}~1330 0 364 (_architecture (_uni ))))
		(_signal (_internal FramePeriodxD ~STD_LOGIC_VECTOR{15~downto~0}~1330 0 365 (_architecture (_uni ))))
		(_signal (_internal TestPixelxE ~extieee.std_logic_1164.STD_LOGIC 0 366 (_architecture (_uni ))))
		(_signal (_internal SRoutxD ~extieee.std_logic_1164.STD_LOGIC 0 368 (_architecture (_uni ))))
		(_signal (_internal SRinxD ~extieee.std_logic_1164.STD_LOGIC 0 368 (_architecture (_uni ))))
		(_signal (_internal SRLatchxE ~extieee.std_logic_1164.STD_LOGIC 0 368 (_architecture (_uni ))))
		(_signal (_internal SRClockxC ~extieee.std_logic_1164.STD_LOGIC 0 368 (_architecture (_uni ))))
		(_signal (_internal RunADCxS ~extieee.std_logic_1164.STD_LOGIC 0 369 (_architecture (_uni ))))
		(_signal (_internal ADCStateOutputLEDxS ~extieee.std_logic_1164.STD_LOGIC 0 371 (_architecture (_uni ))))
		(_signal (_internal LockxS ~extieee.std_logic_1164.STD_LOGIC 0 374 (_architecture (_uni ))))
		(_signal (_internal FifoDataInxD ~STD_LOGIC_VECTOR{15~downto~0}~1330 0 377 (_architecture (_uni ))))
		(_signal (_internal FifoDataOutxD ~STD_LOGIC_VECTOR{15~downto~0}~1330 0 377 (_architecture (_uni ))))
		(_signal (_internal FifoWritexE ~extieee.std_logic_1164.STD_LOGIC 0 378 (_architecture (_uni ))))
		(_signal (_internal FifoReadxE ~extieee.std_logic_1164.STD_LOGIC 0 378 (_architecture (_uni ))))
		(_signal (_internal FifoEmptyxS ~extieee.std_logic_1164.STD_LOGIC 0 379 (_architecture (_uni ))))
		(_signal (_internal FifoAlmostEmptyxS ~extieee.std_logic_1164.STD_LOGIC 0 379 (_architecture (_uni ))))
		(_signal (_internal FifoFullxS ~extieee.std_logic_1164.STD_LOGIC 0 379 (_architecture (_uni ))))
		(_signal (_internal FifoAlmostFullxS ~extieee.std_logic_1164.STD_LOGIC 0 379 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1332 0 382 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal selectADC ~STD_LOGIC_VECTOR{1~downto~0}~1332 0 382 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1334 0 383 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal selectaddress ~STD_LOGIC_VECTOR{1~downto~0}~1334 0 383 (_architecture (_string \"01"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1336 0 384 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal selecttimestamp ~STD_LOGIC_VECTOR{1~downto~0}~1336 0 384 (_architecture (_string \"00"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1338 0 385 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal selecttrigger ~STD_LOGIC_VECTOR{1~downto~0}~1338 0 385 (_architecture (_string \"10"\))))
		(_process
			(line__388(_architecture 0 0 388 (_assignment (_simple)(_alias((IfClockxC)(IfClockxCI)))(_target(60))(_sensitivity(6)))))
			(line__389(_architecture 1 0 389 (_assignment (_simple)(_alias((ADCclockxCO)(ADCclockxC)))(_target(21))(_sensitivity(90)))))
			(line__402(_architecture 2 0 402 (_assignment (_simple)(_alias((CDVSTestBiasDiagSelxSO)(PA0xSIO)))(_target(34))(_sensitivity(14)))))
			(line__405(_architecture 3 0 405 (_assignment (_simple)(_alias((ResetxRB)(ResetxRBI)))(_target(61))(_sensitivity(7)))))
			(line__406(_architecture 4 0 406 (_assignment (_simple)(_target(62))(_sensitivity(7)))))
			(line__407(_architecture 5 0 407 (_assignment (_simple)(_alias((CounterResetxRB)(SynchronizerResetTimestampxSB)))(_target(64))(_sensitivity(65)))))
			(line__409(_architecture 6 0 409 (_assignment (_simple)(_alias((FX2FifoReadxEBO)(_string \"1"\)))(_target(3)))))
			(line__411(_architecture 7 0 411 (_assignment (_simple)(_alias((SyncInxAB)(Sync1xABI)))(_target(47))(_sensitivity(8)))))
			(line__424(_architecture 8 0 424 (_assignment (_simple)(_alias((ExposurexD)(SRDataOutxD(d_15_0))))(_target(103))(_sensitivity(102(d_15_0))))))
			(line__425(_architecture 9 0 425 (_assignment (_simple)(_alias((ColSettlexD)(SRDataOutxD(d_31_16))))(_target(104))(_sensitivity(102(d_31_16))))))
			(line__426(_architecture 10 0 426 (_assignment (_simple)(_alias((RowSettlexD)(SRDataOutxD(d_47_32))))(_target(105))(_sensitivity(102(d_47_32))))))
			(line__427(_architecture 11 0 427 (_assignment (_simple)(_alias((ResSettlexD)(SRDataOutxD(d_63_48))))(_target(106))(_sensitivity(102(d_63_48))))))
			(line__428(_architecture 12 0 428 (_assignment (_simple)(_alias((FramePeriodxD)(SRDataOutxD(d_79_64))))(_target(107))(_sensitivity(102(d_79_64))))))
			(line__429(_architecture 13 0 429 (_assignment (_simple)(_alias((TestPixelxE)(SRDataOutxD(94))))(_target(108))(_sensitivity(102(94))))))
			(line__430(_architecture 14 0 430 (_assignment (_simple)(_alias((SBRet10xE)(SRDataOutxD(95))))(_target(88))(_sensitivity(102(95))))))
			(line__447(_architecture 15 0 447 (_assignment (_simple)(_alias((FX2FifoDataxDIO)(FifoDataOutxD)))(_target(0))(_sensitivity(117)))))
			(line__479(_architecture 16 0 479 (_assignment (_simple)(_alias((ADCregInxD)(ADCdataxD)))(_target(84))(_sensitivity(87)))))
			(line__517(_architecture 17 0 517 (_assignment (_simple)(_alias((TimestampMasterxS)(_string \"1"\)))(_target(71)))))
			(line__587(_architecture 18 0 587 (_assignment (_simple)(_alias((ADCovrxS)(ADCovrxSI)))(_target(93))(_sensitivity(25)))))
			(line__588(_architecture 19 0 588 (_assignment (_simple)(_target(89))(_sensitivity(61)(63)))))
			(line__607(_architecture 20 0 607 (_assignment (_simple)(_alias((SynchOutxSBO)(SyncOutxSB)))(_target(9))(_sensitivity(75)))))
			(line__608(_architecture 21 0 608 (_assignment (_simple)(_alias((FX2FifoPktEndxSBO)(FX2FifoPktEndxSB)))(_target(4))(_sensitivity(74)))))
			(line__609(_architecture 22 0 609 (_assignment (_simple)(_alias((FX2FifoWritexEBO)(FX2FifoWritexEB)))(_target(2))(_sensitivity(73)))))
			(line__610(_architecture 23 0 610 (_assignment (_simple)(_alias((AERMonitorACKxSBO)(AERMonitorACKxSB)))(_target(42))(_sensitivity(50)))))
			(line__613(_architecture 24 0 613 (_assignment (_simple)(_target(55))(_sensitivity(57)(58)))))
			(line__617(_architecture 25 0 617 (_assignment (_simple)(_target(80))(_sensitivity(78(9))(78(8))))))
			(line__624(_architecture 26 0 624 (_assignment (_simple)(_target(116))(_sensitivity(44)(52)(70)(78(d_7_0))(78(9))(80)(85)))))
			(line__631(_architecture 27 0 631 (_assignment (_simple)(_alias((LED1xSO)(CDVSTestChipResetxRB)))(_target(37))(_sensitivity(19)))))
			(line__632(_architecture 28 0 632 (_assignment (_simple)(_alias((LED2xSO)(RunxS)))(_target(38))(_sensitivity(63)))))
			(line__633(_architecture 29 0 633 (_assignment (_simple)(_alias((LED3xSO)(ADCStateOutputLEDxS)))(_target(39))(_sensitivity(114)))))
			(line__636(_architecture 30 0 636 (_assignment (_simple)(_alias((CDVSTestChipResetxRBO)(CDVSTestChipResetxRB)))(_target(31))(_sensitivity(19)))))
			(line__642(_architecture 31 0 642 (_assignment (_simple)(_target(30))(_sensitivity(18)))))
			(line__644(_architecture 32 0 644 (_assignment (_simple)(_alias((HostResetTimestampxS)(PA7xSIO)))(_target(76))(_sensitivity(17)))))
			(line__645(_architecture 33 0 645 (_assignment (_simple)(_alias((RunxS)(PA3xSIO)))(_target(63))(_sensitivity(16)))))
			(line__646(_architecture 34 0 646 (_assignment (_simple)(_alias((ExtTriggerxE)(PA1xSIO)))(_target(101))(_sensitivity(15)))))
			(line__648(_architecture 35 0 648 (_assignment (_simple)(_alias((RunADCxS)(PC0xSIO)))(_target(113))(_sensitivity(10)))))
			(line__649(_architecture 36 0 649 (_assignment (_simple)(_alias((SRClockxC)(PC1xSIO)))(_target(112))(_sensitivity(11)))))
			(line__650(_architecture 37 0 650 (_assignment (_simple)(_alias((SRLatchxE)(PC2xSIO)))(_target(111))(_sensitivity(12)))))
			(line__651(_architecture 38 0 651 (_assignment (_simple)(_alias((SRinxD)(PC3xSIO)))(_target(110))(_sensitivity(13)))))
			(line__653(_architecture 39 0 653 (_assignment (_simple)(_alias((CDVSTestSRColClockxSO)(CDVSTestSRColClockxS)))(_target(27))(_sensitivity(96)))))
			(line__654(_architecture 40 0 654 (_assignment (_simple)(_alias((CDVSTestSRRowClockxSO)(CDVSTestSRRowClockxS)))(_target(26))(_sensitivity(94)))))
			(line__655(_architecture 41 0 655 (_assignment (_simple)(_alias((CDVSTestSRColInxSO)(CDVSTestSRColInxS)))(_target(29))(_sensitivity(97)))))
			(line__656(_architecture 42 0 656 (_assignment (_simple)(_alias((CDVSTestSRRowInxSO)(CDVSTestSRRowInxS)))(_target(28))(_sensitivity(95)))))
			(line__658(_architecture 43 0 658 (_assignment (_simple)(_alias((CDVSTestColMode0xSO)(CDVSTestColMode0xS)))(_target(32))(_sensitivity(98)))))
			(line__659(_architecture 44 0 659 (_assignment (_simple)(_alias((CDVSTestColMode1xSO)(CDVSTestColMode1xS)))(_target(33))(_sensitivity(99)))))
			(line__661(_architecture 45 0 661 (_assignment (_simple)(_alias((CDVSTestApsTxGatexSO)(CDVSTestApsTxGatexS)))(_target(36))(_sensitivity(100)))))
			(line__663(_architecture 46 0 663 (_assignment (_simple)(_alias((ADCstbyxEO)(ADCstbyxE)))(_target(24))(_sensitivity(92)))))
			(line__664(_architecture 47 0 664 (_assignment (_simple)(_alias((ADCoexEBO)(ADCoexEB)))(_target(23))(_sensitivity(91)))))
			(line__667(_architecture 48 0 667 (_assignment (_simple)(_alias((RxcolGxS)(_string \"0"\)))(_target(68)))))
			(line__668(_architecture 49 0 668 (_assignment (_simple)(_alias((UseLongAckxS)(_string \"0"\)))(_target(51)))))
			(line__674(_architecture 50 0 674 (_assignment (_simple)(_alias((DebugxSIO(0))(ADCStateOutputLEDxS)))(_target(40(0)))(_sensitivity(114)))))
			(synchronizer(_architecture 51 0 680 (_process (_target(48)(49))(_sensitivity(59)(49)(41))(_dssslsensitivity 1))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
	)
	(_static
		(514 )
		(33686274 33686018 33686018 514 )
	)
	(_model . Structural 55 -1
	)
)
I 000051 55 1674          1374141629853 Behavioral
(_unit VHDL (adcvalueready 0 25 (behavioral 0 36 ))
	(_version v63)
	(_time 1374141629854 2013.07.18 12:00:29)
	(_source (\./../../sourcecode/ADCvalueReady.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 7570737474222262777b642f77)
	(_entity
		(_time 1372368070373)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in )(_event))))
		(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in ))))
		(_port (_internal RegisterWritexEI ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal ReadValuexEI ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal ValueReadyxSO ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
		(_type (_internal state 0 37 (_enum1 stidle stadcvalueready stread stadcvalueready2 (_to (i 0)(i 3)))))
		(_signal (_internal StatexDP state 0 40 (_architecture (_uni ))))
		(_signal (_internal StatexDN state 0 40 (_architecture (_uni ))))
		(_process
			(p_memless(_architecture 0 0 44 (_process (_simple)(_target(4)(6))(_sensitivity(2)(3)(5)))))
			(p_memoryzing(_architecture 1 0 78 (_process (_target(5))(_sensitivity(0)(1)(6))(_dssslsensitivity 2))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Behavioral 2 -1
	)
)
I 000051 55 2661          1374141629961 Behavioral
(_unit VHDL (cdvsresetstatemachine 0 25 (behavioral 0 37 ))
	(_version v63)
	(_time 1374141629962 2013.07.18 12:00:29)
	(_source (\./../../sourcecode/cDVSResetStateMachine.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code e2e7e6b1e4b4b0f5e7e3f0b8b6)
	(_entity
		(_time 1372368070692)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in )(_event))))
		(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in ))))
		(_port (_internal AERackxSBI ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal RxcolGxSI ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal cDVSresetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal CDVSresetxRBO ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ))))
		(_type (_internal state 0 38 (_enum1 stidle stevent stresetcdvs (_to (i 0)(i 2)))))
		(_signal (_internal StatexDP state 0 42 (_architecture (_uni ))))
		(_signal (_internal StatexDN state 0 42 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{18~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 18)(i 0))))))
		(_signal (_internal CountxDP ~STD_LOGIC_VECTOR{18~downto~0}~13 0 45 (_architecture (_uni ))))
		(_signal (_internal CountxDN ~STD_LOGIC_VECTOR{18~downto~0}~13 0 45 (_architecture (_uni ))))
		(_constant (_internal waitTime ~extSTD.STANDARD.INTEGER 0 47 (_architecture ((i 30)))))
		(_constant (_internal idleTime ~extSTD.STANDARD.INTEGER 0 48 (_architecture ((i 200000)))))
		(_process
			(p_memless(_architecture 0 0 53 (_process (_simple)(_target(5)(7)(9))(_sensitivity(2)(4)(6)(8)))))
			(p_memoryzing(_architecture 1 0 105 (_process (_target(6)(8))(_sensitivity(0)(1)(7)(9))(_dssslsensitivity 2))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_static
		(33686018 33686018 33686018 33686018 131586 )
		(33686018 33686018 33686018 33686018 131586 )
		(33686018 33686018 33686018 33686018 131586 )
		(33686018 33686018 33686018 33686018 131586 )
	)
	(_model . Behavioral 2 -1
	)
)
I 000051 55 2362          1374141630047 Behavioral
(_unit VHDL (shiftregister 0 30 (behavioral 0 42 ))
	(_version v63)
	(_time 1374141630048 2013.07.18 12:00:30)
	(_source (\./../../sourcecode/shiftRegister.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 40444b4248171d564542541b13)
	(_entity
		(_time 1372368071005)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_generic (_internal width ~extSTD.STANDARD.NATURAL 0 32 \32\ (_entity ((i 32)))))
		(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in )(_event))))
		(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal LatchxEI ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in )(_event))))
		(_port (_internal DxDI ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ))))
		(_port (_internal QxDO ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{width-1~downto~0}~12 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal DataOutxDO ~STD_LOGIC_VECTOR{width-1~downto~0}~12 0 39 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{width-1~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_signal (_internal StatexD ~STD_LOGIC_VECTOR{width-1~downto~0}~13 0 45 (_architecture (_uni ))))
		(_process
			(p_latch(_architecture 0 0 50 (_process (_target(5))(_sensitivity(1)(2)(6))(_dssslsensitivity 2))))
			(line__60(_architecture 1 0 60 (_assignment (_simple)(_target(4))(_sensitivity(6(_index 5)))(_read(6(_index 6))))))
			(p_memorizing(_architecture 2 0 63 (_process (_simple)(_target(6(0))(6(_range 7))(6))(_sensitivity(0)(1))(_read(3)(6(_range 8))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . Behavioral 9 -1
	)
)
I 000052 55 11668         1374141630134 Behavioural
(_unit VHDL (adcstatemachine_tb 0 20 (behavioural 0 23 ))
	(_version v63)
	(_time 1374141630135 2013.07.18 12:00:30)
	(_source (\./../../ADCStateMachine_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 8e8b8780dfd9d99985819ad4de)
	(_entity
		(_time 1372368071331)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(ADCStateMachine
			(_object
				(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
				(_port (_internal ADCclockxCO ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_out ))))
				(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
				(_port (_internal ADCwordxDI ~STD_LOGIC_VECTOR{9~downto~0}~13 0 30 (_entity (_in ))))
				(_port (_internal ADCoutxDO ~STD_LOGIC_VECTOR{13~downto~0}~13 0 31 (_entity (_out ))))
				(_port (_internal ADCstbyxEO ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
				(_port (_internal ADCoexEBO ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ))))
				(_port (_internal ADCovrxSI ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
				(_port (_internal RegisterWritexEO ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
				(_port (_internal SRLatchxEI ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
				(_port (_internal RunADCxSI ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ))))
				(_port (_internal ExposurexDI ~STD_LOGIC_VECTOR{15~downto~0}~13 0 38 (_entity (_in ))))
				(_port (_internal ColSettlexDI ~STD_LOGIC_VECTOR{15~downto~0}~132 0 39 (_entity (_in ))))
				(_port (_internal RowSettlexDI ~STD_LOGIC_VECTOR{15~downto~0}~134 0 40 (_entity (_in ))))
				(_port (_internal ResSettlexDI ~STD_LOGIC_VECTOR{15~downto~0}~136 0 41 (_entity (_in ))))
				(_port (_internal FramePeriodxDI ~STD_LOGIC_VECTOR{15~downto~0}~138 0 42 (_entity (_in ))))
				(_port (_internal SBRet10xEI ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ))))
				(_port (_internal TestPixelxEI ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_in ))))
				(_port (_internal ExtTriggerxEI ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_in ))))
				(_port (_internal CDVSTestSRRowInxSO ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_out ))))
				(_port (_internal CDVSTestSRRowClockxSO ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_out ))))
				(_port (_internal CDVSTestSRColInxSO ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_out ))))
				(_port (_internal CDVSTestSRColClockxSO ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_out ))))
				(_port (_internal CDVSTestColMode0xSO ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_out ))))
				(_port (_internal CDVSTestColMode1xSO ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_out ))))
				(_port (_internal CDVSTestApsTxGatexSO ~extieee.std_logic_1164.STD_LOGIC 0 52 (_entity (_out ))))
				(_port (_internal ADCStateOutputLEDxSO ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_out ))))
			)
		)
	)
	(_instantiation ADCStateMachine_1 0 120 (_component ADCStateMachine )
		(_port
			((ClockxCI)(IfClockxC))
			((ADCclockxCO)(ADCclockxC))
			((ResetxRBI)(ResetxRB))
			((ADCwordxDI)(ADCwordxD))
			((ADCoutxDO)(ADCdataxD))
			((ADCstbyxEO)(ADCstbyxE))
			((ADCoexEBO)(ADCoexEB))
			((ADCovrxSI)(ADCovrxS))
			((RegisterWritexEO)(RegisterWritexE))
			((SRLatchxEI)(SRLatchxE))
			((RunADCxSI)(RunADCxS))
			((ExposurexDI)(ExposurexD))
			((ColSettlexDI)(ColSettlexD))
			((RowSettlexDI)(RowSettlexD))
			((ResSettlexDI)(ResSettlexD))
			((FramePeriodxDI)(FramePeriodxD))
			((SBRet10xEI)(SBRet10xE))
			((TestPixelxEI)(TestpixelxE))
			((ExtTriggerxEI)(ExtTriggerxE))
			((CDVSTestSRRowInxSO)(CDVSTestSRRowInxS))
			((CDVSTestSRRowClockxSO)(CDVSTestSRRowClockxS))
			((CDVSTestSRColInxSO)(CDVSTestSRColInxS))
			((CDVSTestSRColClockxSO)(CDVSTestSRColClockxS))
			((CDVSTestColMode0xSO)(CDVSTestColMode0xS))
			((CDVSTestColMode1xSO)(CDVSTestColMode1xS))
			((CDVSTestApsTxGatexSO)(CDVSTestApsTxGatexS))
			((ADCStateOutputLEDxSO)(ADCStateOutputLEDxS))
		)
		(_use (_entity . ADCStateMachine)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~13 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~13 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~132 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~134 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~136 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~138 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal IfClockxC ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ))))
		(_signal (_internal ADCclockxC ~extieee.std_logic_1164.STD_LOGIC 0 57 (_architecture (_uni ))))
		(_signal (_internal ResetxRB ~extieee.std_logic_1164.STD_LOGIC 0 58 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_signal (_internal ADCwordxD ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 59 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~1312 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_signal (_internal ADCdataxD ~STD_LOGIC_VECTOR{13~downto~0}~1312 0 60 (_architecture (_uni ))))
		(_signal (_internal ADCoexEB ~extieee.std_logic_1164.STD_LOGIC 0 61 (_architecture (_uni ))))
		(_signal (_internal ADCstbyxE ~extieee.std_logic_1164.STD_LOGIC 0 62 (_architecture (_uni ))))
		(_signal (_internal ADCovrxS ~extieee.std_logic_1164.STD_LOGIC 0 63 (_architecture (_uni ))))
		(_signal (_internal RegisterWritexE ~extieee.std_logic_1164.STD_LOGIC 0 64 (_architecture (_uni ))))
		(_signal (_internal SRLatchxE ~extieee.std_logic_1164.STD_LOGIC 0 65 (_architecture (_uni ))))
		(_signal (_internal RunADCxS ~extieee.std_logic_1164.STD_LOGIC 0 66 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 67 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal ExposurexD ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 67 (_architecture (_uni ))))
		(_signal (_internal ColSettlexD ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 68 (_architecture (_uni ))))
		(_signal (_internal RowSettlexD ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 69 (_architecture (_uni ))))
		(_signal (_internal ResSettlexD ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 70 (_architecture (_uni ))))
		(_signal (_internal FramePeriodxD ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 71 (_architecture (_uni ))))
		(_signal (_internal TestPixelxE ~extieee.std_logic_1164.STD_LOGIC 0 72 (_architecture (_uni ))))
		(_signal (_internal SBRet10xE ~extieee.std_logic_1164.STD_LOGIC 0 73 (_architecture (_uni ))))
		(_signal (_internal ExtTriggerxE ~extieee.std_logic_1164.STD_LOGIC 0 74 (_architecture (_uni ))))
		(_signal (_internal CDVSTestSRRowInxS ~extieee.std_logic_1164.STD_LOGIC 0 75 (_architecture (_uni ))))
		(_signal (_internal CDVSTestSRRowClockxS ~extieee.std_logic_1164.STD_LOGIC 0 76 (_architecture (_uni ))))
		(_signal (_internal CDVSTestSRColInxS ~extieee.std_logic_1164.STD_LOGIC 0 77 (_architecture (_uni ))))
		(_signal (_internal CDVSTestSRColClockxS ~extieee.std_logic_1164.STD_LOGIC 0 78 (_architecture (_uni ))))
		(_signal (_internal CDVSTestColMode0xS ~extieee.std_logic_1164.STD_LOGIC 0 79 (_architecture (_uni ))))
		(_signal (_internal CDVSTestColMode1xS ~extieee.std_logic_1164.STD_LOGIC 0 80 (_architecture (_uni ))))
		(_signal (_internal CDVSTestApsTxGatexS ~extieee.std_logic_1164.STD_LOGIC 0 81 (_architecture (_uni ))))
		(_signal (_internal ADCStateOutputLEDxS ~extieee.std_logic_1164.STD_LOGIC 0 82 (_architecture (_uni ))))
		(_constant (_internal Tpw_clk ~extSTD.STANDARD.TIME 0 84 (_architecture ((ns 4634391661857464543)))))
		(_process
			(clock_gen(_architecture 0 0 88 (_process (_wait_for)(_target(0)))))
			(line__94(_architecture 1 0 94 (_assignment (_simple)(_alias((ADCclockxC)(_string \"0"\)))(_target(1)))))
			(line__95(_architecture 2 0 95 (_assignment (_simple)(_target(2)))))
			(line__96(_architecture 3 0 96 (_assignment (_simple)(_target(3)))))
			(line__97(_architecture 4 0 97 (_assignment (_simple)(_target(4)))))
			(line__98(_architecture 5 0 98 (_assignment (_simple)(_alias((ADCoexEB)(_string \"0"\)))(_target(5)))))
			(line__99(_architecture 6 0 99 (_assignment (_simple)(_alias((ADCstbyxE)(_string \"0"\)))(_target(6)))))
			(line__100(_architecture 7 0 100 (_assignment (_simple)(_alias((RegisterWritexE)(_string \"0"\)))(_target(8)))))
			(line__101(_architecture 8 0 101 (_assignment (_simple)(_target(9)))))
			(line__102(_architecture 9 0 102 (_assignment (_simple)(_target(10)))))
			(line__103(_architecture 10 0 103 (_assignment (_simple)(_target(11)))))
			(line__104(_architecture 11 0 104 (_assignment (_simple)(_target(12)))))
			(line__105(_architecture 12 0 105 (_assignment (_simple)(_target(13)))))
			(line__106(_architecture 13 0 106 (_assignment (_simple)(_target(14)))))
			(line__107(_architecture 14 0 107 (_assignment (_simple)(_target(15)))))
			(line__108(_architecture 15 0 108 (_assignment (_simple)(_alias((TestPixelxE)(_string \"0"\)))(_target(16)))))
			(line__109(_architecture 16 0 109 (_assignment (_simple)(_alias((SBRet10xE)(_string \"0"\)))(_target(17)))))
			(line__110(_architecture 17 0 110 (_assignment (_simple)(_alias((ExtTriggerxE)(_string \"0"\)))(_target(18)))))
			(line__111(_architecture 18 0 111 (_assignment (_simple)(_alias((CDVSTestSRRowInxS)(_string \"0"\)))(_target(19)))))
			(line__112(_architecture 19 0 112 (_assignment (_simple)(_alias((CDVSTestSRRowClockxS)(_string \"0"\)))(_target(20)))))
			(line__113(_architecture 20 0 113 (_assignment (_simple)(_alias((CDVSTestSRColInxS)(_string \"0"\)))(_target(21)))))
			(line__114(_architecture 21 0 114 (_assignment (_simple)(_alias((CDVSTestSRColClockxS)(_string \"0"\)))(_target(22)))))
			(line__115(_architecture 22 0 115 (_assignment (_simple)(_alias((CDVSTestColMode0xS)(_string \"0"\)))(_target(23)))))
			(line__116(_architecture 23 0 116 (_assignment (_simple)(_alias((CDVSTestColMode1xS)(_string \"0"\)))(_target(24)))))
			(line__117(_architecture 24 0 117 (_assignment (_simple)(_alias((CDVSTestApsTxGatexS)(_string \"0"\)))(_target(25)))))
			(line__118(_architecture 25 0 118 (_assignment (_simple)(_alias((ADCStateOutputLEDxS)(_string \"0"\)))(_target(26)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
	(_static
		(33686274 50463491 771 )
		(67372036 67372036 67372036 1028 )
		(33686018 33686018 33686018 33686274 )
		(33686018 33686018 33686018 33751554 )
		(33686018 33686018 33686018 33686019 )
	)
	(_model . Behavioural 26 -1
	)
)
I 000051 55 13424         1374141630395 Behavioral
(_unit VHDL (adcstatemachine 0 25 (behavioral 0 57 ))
	(_version v63)
	(_time 1374141630396 2013.07.18 12:00:30)
	(_source (\./../../sourcecode/ADCStateMachine.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 97929f9894c0c0809491c19186ccc2)
	(_entity
		(_time 1372368071665)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in ))))
		(_port (_internal ADCclockxCO ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_out ))))
		(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_port (_internal ADCwordxDI ~STD_LOGIC_VECTOR{9~downto~0}~12 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_port (_internal ADCoutxDO ~STD_LOGIC_VECTOR{13~downto~0}~12 0 32 (_entity (_out ))))
		(_port (_internal ADCstbyxEO ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ))))
		(_port (_internal ADCoexEBO ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ))))
		(_port (_internal ADCovrxSI ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal RegisterWritexEO ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
		(_port (_internal SRLatchxEI ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ))))
		(_port (_internal RunADCxSI ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal ExposurexDI ~STD_LOGIC_VECTOR{15~downto~0}~12 0 39 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal ColSettlexDI ~STD_LOGIC_VECTOR{15~downto~0}~122 0 40 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~124 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal RowSettlexDI ~STD_LOGIC_VECTOR{15~downto~0}~124 0 41 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~126 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal ResSettlexDI ~STD_LOGIC_VECTOR{15~downto~0}~126 0 42 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~128 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal FramePeriodxDI ~STD_LOGIC_VECTOR{15~downto~0}~128 0 43 (_entity (_in ))))
		(_port (_internal SBRet10xEI ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_in ))))
		(_port (_internal TestPixelxEI ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_in ))))
		(_port (_internal ExtTriggerxEI ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_in ))))
		(_port (_internal CDVSTestSRRowInxSO ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_out ))))
		(_port (_internal CDVSTestSRRowClockxSO ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_out ))))
		(_port (_internal CDVSTestSRColInxSO ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_out ))))
		(_port (_internal CDVSTestSRColClockxSO ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_out ))))
		(_port (_internal CDVSTestColMode0xSO ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_out ))))
		(_port (_internal CDVSTestColMode1xSO ~extieee.std_logic_1164.STD_LOGIC 0 52 (_entity (_out ))))
		(_port (_internal CDVSTestApsTxGatexSO ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_out ))))
		(_port (_internal ADCStateOutputLEDxSO ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_out ))))
		(_type (_internal ColState 0 58 (_enum1 stidle streset streleasereset streadreset stcountreset stnextreset stintegrate ststopintegrate streadsignal stcountsignal stnextsignal stwaitframe stresett stinitat streadresett stinitbt streadsignalt stwaitt (_to (i 0)(i 17)))))
		(_type (_internal RowState 0 59 (_enum1 stidle stfeedrow stinit stread stwrite strowdone stcolumndone stcolsettle (_to (i 0)(i 7)))))
		(_signal (_internal ResetxRB ~extieee.std_logic_1164.STD_LOGIC 0 61 (_architecture (_uni ))))
		(_signal (_internal StateColxDP ColState 0 64 (_architecture (_uni ))))
		(_signal (_internal StateColxDN ColState 0 64 (_architecture (_uni ))))
		(_signal (_internal StateRowxDP RowState 0 65 (_architecture (_uni ))))
		(_signal (_internal StateRowxDN RowState 0 65 (_architecture (_uni ))))
		(_signal (_internal ADCwordWritexE ~extieee.std_logic_1164.STD_LOGIC 0 66 (_architecture (_uni ))))
		(_signal (_internal ClockxC ~extieee.std_logic_1164.STD_LOGIC 0 67 (_architecture (_uni )(_event))))
		(_signal (_internal StateClockxC ~extieee.std_logic_1164.STD_LOGIC 0 68 (_architecture (_uni )(_event))))
		(_signal (_internal CDVSTestSRRowInxS ~extieee.std_logic_1164.STD_LOGIC 0 71 (_architecture (_uni ))))
		(_signal (_internal CDVSTestSRRowClockxS ~extieee.std_logic_1164.STD_LOGIC 0 71 (_architecture (_uni ))))
		(_signal (_internal CDVSTestSRColInxS ~extieee.std_logic_1164.STD_LOGIC 0 71 (_architecture (_uni ))))
		(_signal (_internal CDVSTestSRColClockxS ~extieee.std_logic_1164.STD_LOGIC 0 71 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 76 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal ADCoutMSBxS ~STD_LOGIC_VECTOR{3~downto~0}~13 0 76 (_architecture (_uni ))))
		(_signal (_internal StartPixelxS ~extieee.std_logic_1164.STD_LOGIC 0 77 (_internal (_uni ))))
		(_signal (_internal StartColxSN ~extieee.std_logic_1164.STD_LOGIC 0 78 (_architecture (_uni ))))
		(_signal (_internal StartColxSP ~extieee.std_logic_1164.STD_LOGIC 0 78 (_architecture (_uni ))))
		(_signal (_internal StartRowxSN ~extieee.std_logic_1164.STD_LOGIC 0 79 (_architecture (_uni ))))
		(_signal (_internal StartRowxSP ~extieee.std_logic_1164.STD_LOGIC 0 79 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{32~downto~0}~13 0 82 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 32)(i 0))))))
		(_signal (_internal DividerColxDP ~STD_LOGIC_VECTOR{32~downto~0}~13 0 82 (_architecture (_uni ))))
		(_signal (_internal DividerColxDN ~STD_LOGIC_VECTOR{32~downto~0}~13 0 82 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{16~downto~0}~13 0 83 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 16)(i 0))))))
		(_signal (_internal DividerRowxDP ~STD_LOGIC_VECTOR{16~downto~0}~13 0 83 (_architecture (_uni ))))
		(_signal (_internal DividerRowxDN ~STD_LOGIC_VECTOR{16~downto~0}~13 0 83 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{25~downto~0}~13 0 84 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 25)(i 0))))))
		(_signal (_internal ExposureTxD ~STD_LOGIC_VECTOR{25~downto~0}~13 0 84 (_architecture (_uni ))))
		(_signal (_internal FramePeriodxD ~STD_LOGIC_VECTOR{25~downto~0}~13 0 85 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 87 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal CountRowxDN ~STD_LOGIC_VECTOR{7~downto~0}~13 0 87 (_architecture (_uni ))))
		(_signal (_internal CountRowxDP ~STD_LOGIC_VECTOR{7~downto~0}~13 0 87 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~13 0 88 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_signal (_internal CountColxDN ~STD_LOGIC_VECTOR{17~downto~0}~13 0 88 (_architecture (_uni ))))
		(_signal (_internal CountColxDP ~STD_LOGIC_VECTOR{17~downto~0}~13 0 88 (_architecture (_uni ))))
		(_signal (_internal DoReadxS ~extieee.std_logic_1164.STD_LOGIC 0 89 (_architecture (_uni ))))
		(_signal (_internal ReadDonexS ~extieee.std_logic_1164.STD_LOGIC 0 89 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 90 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal ReadCyclexS ~STD_LOGIC_VECTOR{1~downto~0}~13 0 90 (_architecture (_uni ))))
		(_signal (_internal ColModexD ~STD_LOGIC_VECTOR{1~downto~0}~13 0 91 (_architecture (_uni ))))
		(_signal (_internal TxGatexE ~extieee.std_logic_1164.STD_LOGIC 0 92 (_architecture (_uni ))))
		(_constant (_internal SizeX ~extSTD.STANDARD.INTEGER 0 96 (_architecture ((i 240)))))
		(_constant (_internal SizeY ~extSTD.STANDARD.INTEGER 0 97 (_architecture ((i 180)))))
		(_process
			(line__101(_architecture 0 0 101 (_assignment (_simple)(_target(27))(_sensitivity(2)(18)))))
			(line__103(_architecture 1 0 103 (_assignment (_simple)(_alias((ClockxC)(ClockxCI)))(_target(33))(_sensitivity(0)))))
			(line__104(_architecture 2 0 104 (_assignment (_simple)(_alias((StateClockxC)(ClockxC)))(_target(34))(_sensitivity(33)))))
			(line__105(_architecture 3 0 105 (_assignment (_simple)(_target(1))(_sensitivity(33)))))
			(line__107(_architecture 4 0 107 (_assignment (_simple)(_alias((CDVSTestSRRowInxSO)(CDVSTestSRRowInxS)))(_target(19))(_sensitivity(35)))))
			(line__108(_architecture 5 0 108 (_assignment (_simple)(_alias((CDVSTestSRColInxSO)(CDVSTestSRColInxS)))(_target(21))(_sensitivity(37)))))
			(line__111(_architecture 6 0 111 (_assignment (_simple)(_alias((ADCoutxDO)(ADCoutMSBxS(d_3_0))(ADCwordxDI(d_9_0))))(_target(4))(_sensitivity(3(d_9_0))(39(d_3_0))))))
			(line__112(_architecture 7 0 112 (_assignment (_simple)(_target(39))(_sensitivity(42)(44)(57)))))
			(line__113(_architecture 8 0 113 (_assignment (_simple)(_alias((ADCstbyxEO)(_string \"0"\)))(_target(5)))))
			(line__114(_architecture 9 0 114 (_assignment (_simple)(_alias((ADCoexEBO)(_string \"0"\)))(_target(6)))))
			(line__116(_architecture 10 0 116 (_assignment (_simple)(_alias((CDVSTestColMode0xSO)(ColModexD(0))))(_target(23))(_sensitivity(58(0))))))
			(line__117(_architecture 11 0 117 (_assignment (_simple)(_target(24))(_sensitivity(17)(18)(58(1))))))
			(line__121(_architecture 12 0 121 (_assignment (_simple)(_alias((ADCStateOutputLEDxSO)(TestPixelxEI)))(_target(26))(_sensitivity(17)))))
			(line__123(_architecture 13 0 123 (_assignment (_simple)(_target(50))(_sensitivity(15)))))
			(line__124(_architecture 14 0 124 (_assignment (_simple)(_target(49))(_sensitivity(11)))))
			(line__126(_architecture 15 0 126 (_assignment (_simple)(_target(25))(_sensitivity(59)))))
			(p_col(_architecture 16 0 129 (_process (_simple)(_target(29)(37)(38)(41)(46)(53)(55)(57)(58)(59))(_sensitivity(10)(11)(12)(13)(14)(17)(28)(42)(45)(49)(50)(54)(56)))))
			(p_row(_architecture 17 0 322 (_process (_simple)(_target(8)(31)(32)(35)(36)(43)(48)(51)(56))(_sensitivity(12)(13)(28)(30)(47)(52)(55)(57)))))
			(p_memoryzing(_architecture 18 0 399 (_process (_target(28)(30)(42)(44)(45)(47)(52)(54))(_sensitivity(27)(34)(29)(31)(41)(43)(46)(48)(51)(53))(_dssslsensitivity 2))))
			(p_clock_chip(_architecture 19 0 436 (_process (_target(20)(22))(_sensitivity(27)(33)(36)(38))(_dssslsensitivity 2))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_static
		(33686018 33686018 770 )
		(514 )
		(771 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 514 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 2 )
		(770 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 514 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 2 )
		(515 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 )
		(33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 514 )
		(33686018 33686018 )
	)
	(_model . Behavioral 20 -1
	)
)
I 000051 55 2368          1374142415141 Behavioral
(_unit VHDL (wordregister 0 30 (behavioral 0 41 ))
	(_version v63)
	(_time 1374142415142 2013.07.18 12:13:35)
	(_source (\./../../sourcecode/wordRegister.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 02060604565454140507105856)
	(_entity
		(_time 1372368066647)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_generic (_internal width ~extSTD.STANDARD.NATURAL 0 32 \14\ (_entity ((i 14)))))
		(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in )(_event))))
		(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal WriteEnablexEI ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{width-1~downto~0}~12 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
		(_port (_internal DataInxDI ~STD_LOGIC_VECTOR{width-1~downto~0}~12 0 37 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{width-1~downto~0}~122 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal DataOutxDO ~STD_LOGIC_VECTOR{width-1~downto~0}~122 0 38 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{width-1~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_signal (_internal StatexDP ~STD_LOGIC_VECTOR{width-1~downto~0}~13 0 44 (_architecture (_uni ))))
		(_signal (_internal StatexDN ~STD_LOGIC_VECTOR{width-1~downto~0}~13 0 44 (_architecture (_uni ))))
		(_process
			(p_memless(_architecture 0 0 49 (_process (_simple)(_target(6)(4))(_sensitivity(5)(2)(3)))))
			(p_memorizing(_architecture 1 0 61 (_process (_target(5))(_sensitivity(0)(1)(6))(_dssslsensitivity 2))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . Behavioral 5 -1
	)
)
I 000050 55 19399         1374142415230 Structure
(_unit VHDL (aerfifo 0 14 (structure 0 30 ))
	(_version v63)
	(_time 1374142415231 2013.07.18 12:13:35)
	(_source (\./../../sourcecode/AERfifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(machxo(components)))
	(_code 50555253550606460503490a07)
	(_entity
		(_time 1372368066962)
		(_use (std(standard))(ieee(std_logic_1164))(machxo(components)))
	)
	(_component
		(fifo8ka
			(_object
				(_generic (_internal FULLPOINTER1 ~STD_LOGIC_VECTOR{13~downto~0}~13 0 47 (_entity -1 )))
				(_generic (_internal FULLPOINTER ~STD_LOGIC_VECTOR{13~downto~0}~132 0 48 (_entity -1 )))
				(_generic (_internal AFPOINTER1 ~STD_LOGIC_VECTOR{13~downto~0}~134 0 49 (_entity -1 )))
				(_generic (_internal AEPOINTER1 ~STD_LOGIC_VECTOR{13~downto~0}~136 0 50 (_entity -1 )))
				(_generic (_internal AFPOINTER ~STD_LOGIC_VECTOR{13~downto~0}~138 0 51 (_entity -1 )))
				(_generic (_internal AEPOINTER ~STD_LOGIC_VECTOR{13~downto~0}~1310 0 52 (_entity -1 )))
				(_generic (_internal CSDECODE_R ~STD_LOGIC_VECTOR{1~downto~0}~13 0 53 (_entity -1 )))
				(_generic (_internal CSDECODE_W ~STD_LOGIC_VECTOR{1~downto~0}~1312 0 54 (_entity -1 )))
				(_generic (_internal RESETMODE ~STRING~13 0 55 (_entity -1 )))
				(_generic (_internal REGMODE ~STRING~1313 0 55 (_entity -1 )))
				(_generic (_internal DATA_WIDTH_R ~extSTD.STANDARD.INTEGER 0 56 (_entity -1 )))
				(_generic (_internal DATA_WIDTH_W ~extSTD.STANDARD.INTEGER 0 56 (_entity -1 )))
				(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 58 (_entity (_in ))))
				(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 58 (_entity (_in ))))
				(_port (_internal DI2 ~extieee.std_logic_1164.STD_LOGIC 0 58 (_entity (_in ))))
				(_port (_internal DI3 ~extieee.std_logic_1164.STD_LOGIC 0 59 (_entity (_in ))))
				(_port (_internal DI4 ~extieee.std_logic_1164.STD_LOGIC 0 59 (_entity (_in ))))
				(_port (_internal DI5 ~extieee.std_logic_1164.STD_LOGIC 0 59 (_entity (_in ))))
				(_port (_internal DI6 ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_in ))))
				(_port (_internal DI7 ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_in ))))
				(_port (_internal DI8 ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_in ))))
				(_port (_internal DI9 ~extieee.std_logic_1164.STD_LOGIC 0 61 (_entity (_in ))))
				(_port (_internal DI10 ~extieee.std_logic_1164.STD_LOGIC 0 61 (_entity (_in ))))
				(_port (_internal DI11 ~extieee.std_logic_1164.STD_LOGIC 0 61 (_entity (_in ))))
				(_port (_internal DI12 ~extieee.std_logic_1164.STD_LOGIC 0 62 (_entity (_in ))))
				(_port (_internal DI13 ~extieee.std_logic_1164.STD_LOGIC 0 62 (_entity (_in ))))
				(_port (_internal DI14 ~extieee.std_logic_1164.STD_LOGIC 0 63 (_entity (_in ))))
				(_port (_internal DI15 ~extieee.std_logic_1164.STD_LOGIC 0 63 (_entity (_in ))))
				(_port (_internal DI16 ~extieee.std_logic_1164.STD_LOGIC 0 64 (_entity (_in ))))
				(_port (_internal DI17 ~extieee.std_logic_1164.STD_LOGIC 0 64 (_entity (_in ))))
				(_port (_internal DI18 ~extieee.std_logic_1164.STD_LOGIC 0 65 (_entity (_in ))))
				(_port (_internal DI19 ~extieee.std_logic_1164.STD_LOGIC 0 65 (_entity (_in ))))
				(_port (_internal DI20 ~extieee.std_logic_1164.STD_LOGIC 0 66 (_entity (_in ))))
				(_port (_internal DI21 ~extieee.std_logic_1164.STD_LOGIC 0 66 (_entity (_in ))))
				(_port (_internal DI22 ~extieee.std_logic_1164.STD_LOGIC 0 67 (_entity (_in ))))
				(_port (_internal DI23 ~extieee.std_logic_1164.STD_LOGIC 0 67 (_entity (_in ))))
				(_port (_internal DI24 ~extieee.std_logic_1164.STD_LOGIC 0 68 (_entity (_in ))))
				(_port (_internal DI25 ~extieee.std_logic_1164.STD_LOGIC 0 68 (_entity (_in ))))
				(_port (_internal DI26 ~extieee.std_logic_1164.STD_LOGIC 0 69 (_entity (_in ))))
				(_port (_internal DI27 ~extieee.std_logic_1164.STD_LOGIC 0 69 (_entity (_in ))))
				(_port (_internal DI28 ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_in ))))
				(_port (_internal DI29 ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_in ))))
				(_port (_internal DI30 ~extieee.std_logic_1164.STD_LOGIC 0 71 (_entity (_in ))))
				(_port (_internal DI31 ~extieee.std_logic_1164.STD_LOGIC 0 71 (_entity (_in ))))
				(_port (_internal DI32 ~extieee.std_logic_1164.STD_LOGIC 0 72 (_entity (_in ))))
				(_port (_internal DI33 ~extieee.std_logic_1164.STD_LOGIC 0 72 (_entity (_in ))))
				(_port (_internal DI34 ~extieee.std_logic_1164.STD_LOGIC 0 73 (_entity (_in ))))
				(_port (_internal DI35 ~extieee.std_logic_1164.STD_LOGIC 0 73 (_entity (_in ))))
				(_port (_internal FULLI ~extieee.std_logic_1164.STD_LOGIC 0 74 (_entity (_in ))))
				(_port (_internal CSW0 ~extieee.std_logic_1164.STD_LOGIC 0 74 (_entity (_in ))))
				(_port (_internal CSW1 ~extieee.std_logic_1164.STD_LOGIC 0 75 (_entity (_in ))))
				(_port (_internal EMPTYI ~extieee.std_logic_1164.STD_LOGIC 0 75 (_entity (_in ))))
				(_port (_internal CSR0 ~extieee.std_logic_1164.STD_LOGIC 0 76 (_entity (_in ))))
				(_port (_internal CSR1 ~extieee.std_logic_1164.STD_LOGIC 0 76 (_entity (_in ))))
				(_port (_internal WE ~extieee.std_logic_1164.STD_LOGIC 0 76 (_entity (_in ))))
				(_port (_internal RE ~extieee.std_logic_1164.STD_LOGIC 0 77 (_entity (_in ))))
				(_port (_internal CLKW ~extieee.std_logic_1164.STD_LOGIC 0 77 (_entity (_in ))))
				(_port (_internal CLKR ~extieee.std_logic_1164.STD_LOGIC 0 77 (_entity (_in ))))
				(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 78 (_entity (_in ))))
				(_port (_internal RPRST ~extieee.std_logic_1164.STD_LOGIC 0 78 (_entity (_in ))))
				(_port (_internal DO0 ~extieee.std_logic_1164.STD_LOGIC 0 79 (_entity (_out ))))
				(_port (_internal DO1 ~extieee.std_logic_1164.STD_LOGIC 0 79 (_entity (_out ))))
				(_port (_internal DO2 ~extieee.std_logic_1164.STD_LOGIC 0 80 (_entity (_out ))))
				(_port (_internal DO3 ~extieee.std_logic_1164.STD_LOGIC 0 80 (_entity (_out ))))
				(_port (_internal DO4 ~extieee.std_logic_1164.STD_LOGIC 0 81 (_entity (_out ))))
				(_port (_internal DO5 ~extieee.std_logic_1164.STD_LOGIC 0 81 (_entity (_out ))))
				(_port (_internal DO6 ~extieee.std_logic_1164.STD_LOGIC 0 82 (_entity (_out ))))
				(_port (_internal DO7 ~extieee.std_logic_1164.STD_LOGIC 0 82 (_entity (_out ))))
				(_port (_internal DO8 ~extieee.std_logic_1164.STD_LOGIC 0 83 (_entity (_out ))))
				(_port (_internal DO9 ~extieee.std_logic_1164.STD_LOGIC 0 83 (_entity (_out ))))
				(_port (_internal DO10 ~extieee.std_logic_1164.STD_LOGIC 0 84 (_entity (_out ))))
				(_port (_internal DO11 ~extieee.std_logic_1164.STD_LOGIC 0 84 (_entity (_out ))))
				(_port (_internal DO12 ~extieee.std_logic_1164.STD_LOGIC 0 85 (_entity (_out ))))
				(_port (_internal DO13 ~extieee.std_logic_1164.STD_LOGIC 0 85 (_entity (_out ))))
				(_port (_internal DO14 ~extieee.std_logic_1164.STD_LOGIC 0 86 (_entity (_out ))))
				(_port (_internal DO15 ~extieee.std_logic_1164.STD_LOGIC 0 86 (_entity (_out ))))
				(_port (_internal DO16 ~extieee.std_logic_1164.STD_LOGIC 0 87 (_entity (_out ))))
				(_port (_internal DO17 ~extieee.std_logic_1164.STD_LOGIC 0 87 (_entity (_out ))))
				(_port (_internal DO18 ~extieee.std_logic_1164.STD_LOGIC 0 88 (_entity (_out ))))
				(_port (_internal DO19 ~extieee.std_logic_1164.STD_LOGIC 0 88 (_entity (_out ))))
				(_port (_internal DO20 ~extieee.std_logic_1164.STD_LOGIC 0 89 (_entity (_out ))))
				(_port (_internal DO21 ~extieee.std_logic_1164.STD_LOGIC 0 89 (_entity (_out ))))
				(_port (_internal DO22 ~extieee.std_logic_1164.STD_LOGIC 0 90 (_entity (_out ))))
				(_port (_internal DO23 ~extieee.std_logic_1164.STD_LOGIC 0 90 (_entity (_out ))))
				(_port (_internal DO24 ~extieee.std_logic_1164.STD_LOGIC 0 91 (_entity (_out ))))
				(_port (_internal DO25 ~extieee.std_logic_1164.STD_LOGIC 0 91 (_entity (_out ))))
				(_port (_internal DO26 ~extieee.std_logic_1164.STD_LOGIC 0 92 (_entity (_out ))))
				(_port (_internal DO27 ~extieee.std_logic_1164.STD_LOGIC 0 92 (_entity (_out ))))
				(_port (_internal DO28 ~extieee.std_logic_1164.STD_LOGIC 0 93 (_entity (_out ))))
				(_port (_internal DO29 ~extieee.std_logic_1164.STD_LOGIC 0 93 (_entity (_out ))))
				(_port (_internal DO30 ~extieee.std_logic_1164.STD_LOGIC 0 94 (_entity (_out ))))
				(_port (_internal DO31 ~extieee.std_logic_1164.STD_LOGIC 0 94 (_entity (_out ))))
				(_port (_internal DO32 ~extieee.std_logic_1164.STD_LOGIC 0 95 (_entity (_out ))))
				(_port (_internal DO33 ~extieee.std_logic_1164.STD_LOGIC 0 95 (_entity (_out ))))
				(_port (_internal DO34 ~extieee.std_logic_1164.STD_LOGIC 0 96 (_entity (_out ))))
				(_port (_internal DO35 ~extieee.std_logic_1164.STD_LOGIC 0 96 (_entity (_out ))))
				(_port (_internal EF ~extieee.std_logic_1164.STD_LOGIC 0 97 (_entity (_out ))))
				(_port (_internal AEF ~extieee.std_logic_1164.STD_LOGIC 0 97 (_entity (_out ))))
				(_port (_internal AFF ~extieee.std_logic_1164.STD_LOGIC 0 97 (_entity (_out ))))
				(_port (_internal FF ~extieee.std_logic_1164.STD_LOGIC 0 98 (_entity (_out ))))
			)
		)
		(vhi
			(_object
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_out ))))
			)
		)
		(vlo
			(_object
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_out ))))
			)
		)
	)
	(_instantiation AERfifo_0_1 0 140 (_component fifo8ka )
		(_generic
			((FULLPOINTER1)(_string \"01111111110001"\))
			((FULLPOINTER)(_string \"01111111111001"\))
			((AFPOINTER1)(_string \"00011111010001"\))
			((AEPOINTER1)(_string \"00000001011111"\))
			((AFPOINTER)(_string \"00011111011001"\))
			((AEPOINTER)(_string \"00000001010111"\))
			((CSDECODE_R)(_string \"11"\))
			((CSDECODE_W)(_string \"11"\))
			((RESETMODE)(_string \"ASYNC"\))
			((REGMODE)(_string \"NOREG"\))
			((DATA_WIDTH_R)((i 9)))
			((DATA_WIDTH_W)((i 9)))
		)
		(_port
			((DI0)(Data(0)))
			((DI1)(Data(1)))
			((DI2)(Data(2)))
			((DI3)(Data(3)))
			((DI4)(Data(4)))
			((DI5)(Data(5)))
			((DI6)(Data(6)))
			((DI7)(Data(7)))
			((DI8)(Data(8)))
			((DI9)(scuba_vlo))
			((DI10)(scuba_vlo))
			((DI11)(scuba_vlo))
			((DI12)(scuba_vlo))
			((DI13)(scuba_vlo))
			((DI14)(scuba_vlo))
			((DI15)(scuba_vlo))
			((DI16)(scuba_vlo))
			((DI17)(scuba_vlo))
			((DI18)(scuba_vlo))
			((DI19)(scuba_vlo))
			((DI20)(scuba_vlo))
			((DI21)(scuba_vlo))
			((DI22)(scuba_vlo))
			((DI23)(scuba_vlo))
			((DI24)(scuba_vlo))
			((DI25)(scuba_vlo))
			((DI26)(scuba_vlo))
			((DI27)(scuba_vlo))
			((DI28)(scuba_vlo))
			((DI29)(scuba_vlo))
			((DI30)(scuba_vlo))
			((DI31)(scuba_vlo))
			((DI32)(scuba_vlo))
			((DI33)(scuba_vlo))
			((DI34)(scuba_vlo))
			((DI35)(scuba_vlo))
			((FULLI)(Full_int))
			((CSW0)(scuba_vhi))
			((CSW1)(scuba_vhi))
			((EMPTYI)(Empty_int))
			((CSR0)(scuba_vhi))
			((CSR1)(scuba_vhi))
			((WE)(WrEn))
			((RE)(RdEn))
			((CLKW)(WrClock))
			((CLKR)(RdClock))
			((RST)(Reset))
			((RPRST)(RPReset))
			((DO0)(Q(0)))
			((DO1)(Q(1)))
			((DO2)(Q(2)))
			((DO3)(Q(3)))
			((DO4)(Q(4)))
			((DO5)(Q(5)))
			((DO6)(Q(6)))
			((DO7)(Q(7)))
			((DO8)(Q(8)))
			((DO9)(_open))
			((DO10)(_open))
			((DO11)(_open))
			((DO12)(_open))
			((DO13)(_open))
			((DO14)(_open))
			((DO15)(_open))
			((DO16)(_open))
			((DO17)(_open))
			((DO18)(_open))
			((DO19)(_open))
			((DO20)(_open))
			((DO21)(_open))
			((DO22)(_open))
			((DO23)(_open))
			((DO24)(_open))
			((DO25)(_open))
			((DO26)(_open))
			((DO27)(_open))
			((DO28)(_open))
			((DO29)(_open))
			((DO30)(_open))
			((DO31)(_open))
			((DO32)(_open))
			((DO33)(_open))
			((DO34)(_open))
			((DO35)(_open))
			((EF)(Empty_int))
			((AEF)(AlmostEmpty))
			((AFF)(AlmostFull))
			((FF)(Full_int))
		)
		(_use (_entity machxo fifo8ka)
			(_generic
				((DATA_WIDTH_W)((i 9)))
				((DATA_WIDTH_R)((i 9)))
				((REGMODE)(_string \"NOREG"\))
				((RESETMODE)(_string \"ASYNC"\))
				((CSDECODE_W)(_string \"11"\))
				((CSDECODE_R)(_string \"11"\))
				((AEPOINTER)(_string \"00000001010111"\))
				((AEPOINTER1)(_string \"00000001011111"\))
				((AFPOINTER)(_string \"00011111011001"\))
				((AFPOINTER1)(_string \"00011111010001"\))
				((FULLPOINTER)(_string \"01111111111001"\))
				((FULLPOINTER1)(_string \"01111111110001"\))
			)
		)
	)
	(_instantiation scuba_vhi_inst 0 173 (_component vhi )
		(_port
			((Z)(scuba_vhi))
		)
		(_use (_entity machxo vhi)
		)
	)
	(_instantiation scuba_vlo_inst 0 176 (_component vlo )
		(_port
			((Z)(scuba_vlo))
		)
		(_use (_entity machxo vlo)
		)
	)
	(_instantiation AERfifo_1_0 0 179 (_component fifo8ka )
		(_generic
			((FULLPOINTER1)(_string \"00000000000000"\))
			((FULLPOINTER)(_string \"11111111111111"\))
			((AFPOINTER1)(_string \"00000000000000"\))
			((AEPOINTER1)(_string \"00000000000000"\))
			((AFPOINTER)(_string \"11111111111111"\))
			((AEPOINTER)(_string \"11111111111111"\))
			((CSDECODE_R)(_string \"11"\))
			((CSDECODE_W)(_string \"11"\))
			((RESETMODE)(_string \"ASYNC"\))
			((REGMODE)(_string \"NOREG"\))
			((DATA_WIDTH_R)((i 9)))
			((DATA_WIDTH_W)((i 9)))
		)
		(_port
			((DI0)(Data(9)))
			((DI1)(Data(10)))
			((DI2)(Data(11)))
			((DI3)(Data(12)))
			((DI4)(Data(13)))
			((DI5)(Data(14)))
			((DI6)(Data(15)))
			((DI7)(scuba_vlo))
			((DI8)(scuba_vlo))
			((DI9)(scuba_vlo))
			((DI10)(scuba_vlo))
			((DI11)(scuba_vlo))
			((DI12)(scuba_vlo))
			((DI13)(scuba_vlo))
			((DI14)(scuba_vlo))
			((DI15)(scuba_vlo))
			((DI16)(scuba_vlo))
			((DI17)(scuba_vlo))
			((DI18)(scuba_vlo))
			((DI19)(scuba_vlo))
			((DI20)(scuba_vlo))
			((DI21)(scuba_vlo))
			((DI22)(scuba_vlo))
			((DI23)(scuba_vlo))
			((DI24)(scuba_vlo))
			((DI25)(scuba_vlo))
			((DI26)(scuba_vlo))
			((DI27)(scuba_vlo))
			((DI28)(scuba_vlo))
			((DI29)(scuba_vlo))
			((DI30)(scuba_vlo))
			((DI31)(scuba_vlo))
			((DI32)(scuba_vlo))
			((DI33)(scuba_vlo))
			((DI34)(scuba_vlo))
			((DI35)(scuba_vlo))
			((FULLI)(Full_int))
			((CSW0)(scuba_vhi))
			((CSW1)(scuba_vhi))
			((EMPTYI)(Empty_int))
			((CSR0)(scuba_vhi))
			((CSR1)(scuba_vhi))
			((WE)(WrEn))
			((RE)(RdEn))
			((CLKW)(WrClock))
			((CLKR)(RdClock))
			((RST)(Reset))
			((RPRST)(RPReset))
			((DO0)(Q(9)))
			((DO1)(Q(10)))
			((DO2)(Q(11)))
			((DO3)(Q(12)))
			((DO4)(Q(13)))
			((DO5)(Q(14)))
			((DO6)(Q(15)))
			((DO7)(_open))
			((DO8)(_open))
			((DO9)(_open))
			((DO10)(_open))
			((DO11)(_open))
			((DO12)(_open))
			((DO13)(_open))
			((DO14)(_open))
			((DO15)(_open))
			((DO16)(_open))
			((DO17)(_open))
			((DO18)(_open))
			((DO19)(_open))
			((DO20)(_open))
			((DO21)(_open))
			((DO22)(_open))
			((DO23)(_open))
			((DO24)(_open))
			((DO25)(_open))
			((DO26)(_open))
			((DO27)(_open))
			((DO28)(_open))
			((DO29)(_open))
			((DO30)(_open))
			((DO31)(_open))
			((DO32)(_open))
			((DO33)(_open))
			((DO34)(_open))
			((DO35)(_open))
			((EF)(_open))
			((AEF)(_open))
			((AFF)(_open))
			((FF)(_open))
		)
		(_use (_entity machxo fifo8ka)
			(_generic
				((DATA_WIDTH_W)((i 9)))
				((DATA_WIDTH_R)((i 9)))
				((REGMODE)(_string \"NOREG"\))
				((RESETMODE)(_string \"ASYNC"\))
				((CSDECODE_W)(_string \"11"\))
				((CSDECODE_R)(_string \"11"\))
				((AEPOINTER)(_string \"11111111111111"\))
				((AEPOINTER1)(_string \"00000000000000"\))
				((AFPOINTER)(_string \"11111111111111"\))
				((AFPOINTER1)(_string \"00000000000000"\))
				((FULLPOINTER)(_string \"11111111111111"\))
				((FULLPOINTER1)(_string \"00000000000000"\))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal Data ~STD_LOGIC_VECTOR{15~downto~0}~12 0 16 (_entity (_in ))))
		(_port (_internal WrClock ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
		(_port (_internal RdClock ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
		(_port (_internal WrEn ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_in ))))
		(_port (_internal RdEn ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_in ))))
		(_port (_internal Reset ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_in ))))
		(_port (_internal RPReset ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal Q ~STD_LOGIC_VECTOR{15~downto~0}~122 0 23 (_entity (_out ))))
		(_port (_internal Empty ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_out ))))
		(_port (_internal Full ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_out ))))
		(_port (_internal AlmostEmpty ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_out ))))
		(_port (_internal AlmostFull ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_out ))))
		(_signal (_internal scuba_vhi ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_signal (_internal Empty_int ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal Full_int ~extieee.std_logic_1164.STD_LOGIC 0 35 (_architecture (_uni ))))
		(_signal (_internal scuba_vlo ~extieee.std_logic_1164.STD_LOGIC 0 36 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~13 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~132 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~134 0 49 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~136 0 50 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~138 0 51 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~1310 0 52 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 53 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1312 0 54 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_type (_internal ~STRING~13 0 55 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_type (_internal ~STRING~1313 0 55 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_process
			(line__211(_architecture 0 0 211 (_assignment (_simple)(_alias((Empty)(Empty_int)))(_target(8))(_sensitivity(13)))))
			(line__212(_architecture 1 0 212 (_assignment (_simple)(_alias((Full)(Full_int)))(_target(9))(_sensitivity(14)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_model . Structure 2 -1
	)
)
I 000033 55 1433 0 structure_con
(_configuration VHDL (structure_con 0 217 (AERfifo))
	(_version v63)
	(_time 1374142415241 2013.07.18 12:13:35)
	(_source (\./../../sourcecode/AERfifo.vhd\))
	(_use (std(standard))(machxo(components))(ieee(std_logic_1164)))
	(_code 6064606164363677656e733b35)
	(_architecture Structure
		(_instantiation AERfifo_0_1
			(_entity machxo fifo8ka V
				(_generic
					((DATA_WIDTH_W)(_code 0))
					((DATA_WIDTH_R)(_code 1))
					((REGMODE)(_code 2))
					((RESETMODE)(_code 3))
					((CSDECODE_W)(_code 4))
					((CSDECODE_R)(_code 5))
					((AEPOINTER)(_code 6))
					((AEPOINTER1)(_code 7))
					((AFPOINTER)(_code 8))
					((AFPOINTER1)(_code 9))
					((FULLPOINTER)(_code 10))
					((FULLPOINTER1)(_code 11))
				)
			)
		)
		(_instantiation scuba_vhi_inst
			(_entity machxo vhi V
			)
		)
		(_instantiation scuba_vlo_inst
			(_entity machxo vlo V
			)
		)
		(_instantiation AERfifo_1_0
			(_entity machxo fifo8ka V
				(_generic
					((DATA_WIDTH_W)(_code 12))
					((DATA_WIDTH_R)(_code 13))
					((REGMODE)(_code 14))
					((RESETMODE)(_code 15))
					((CSDECODE_W)(_code 16))
					((CSDECODE_R)(_code 17))
					((AEPOINTER)(_code 18))
					((AEPOINTER1)(_code 19))
					((AFPOINTER)(_code 20))
					((AFPOINTER1)(_code 21))
					((FULLPOINTER)(_code 22))
					((FULLPOINTER1)(_code 23))
				)
			)
		)
		(_model . Structure_CON__AERfifo__Structure__code__0 24 -1
		)
	)
)
I 000050 55 5069          1374142415317 Structure
(_unit VHDL (clockgen 0 14 (structure 0 24 ))
	(_version v63)
	(_time 1374142415318 2013.07.18 12:13:35)
	(_source (\./../../sourcecode/clockgen.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(machxo(components)))
	(_code aeabaef9a8f9acb8a8a0ecf4f8)
	(_entity
		(_time 1372368067259)
		(_use (std(standard))(ieee(std_logic_1164))(machxo(components)))
	)
	(_component
		(vlo
			(_object
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
			)
		)
		(ehxpllc
			(_object
				(_generic (_internal DUTY ~extSTD.STANDARD.INTEGER 0 36 (_entity -1 )))
				(_generic (_internal PHASEADJ ~extSTD.STANDARD.INTEGER 0 36 (_entity -1 )))
				(_generic (_internal DELAY_CNTL ~STRING~13 0 37 (_entity -1 )))
				(_generic (_internal CLKOK_DIV ~extSTD.STANDARD.INTEGER 0 37 (_entity -1 )))
				(_generic (_internal FDEL ~extSTD.STANDARD.INTEGER 0 38 (_entity -1 )))
				(_generic (_internal CLKFB_DIV ~extSTD.STANDARD.INTEGER 0 38 (_entity -1 )))
				(_generic (_internal CLKOP_DIV ~extSTD.STANDARD.INTEGER 0 39 (_entity -1 )))
				(_generic (_internal CLKI_DIV ~extSTD.STANDARD.INTEGER 0 39 (_entity -1 )))
				(_port (_internal CLKI ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ))))
				(_port (_internal CLKFB ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ))))
				(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ))))
				(_port (_internal DDAMODE ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_in ))))
				(_port (_internal DDAIZR ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_in ))))
				(_port (_internal DDAILAG ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_in ))))
				(_port (_internal DDAIDEL0 ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ))))
				(_port (_internal DDAIDEL1 ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ))))
				(_port (_internal DDAIDEL2 ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ))))
				(_port (_internal CLKOP ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_out ))))
				(_port (_internal CLKOS ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_out ))))
				(_port (_internal CLKOK ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_out ))))
				(_port (_internal CLKINTFB ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_out ))))
				(_port (_internal LOCK ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_out ))))
			)
		)
	)
	(_instantiation scuba_vlo_inst 0 79 (_component vlo )
		(_port
			((Z)(scuba_vlo))
		)
		(_use (_entity machxo vlo)
		)
	)
	(_instantiation PLLCInst_0 0 82 (_component ehxpllc )
		(_generic
			((DUTY)((i 4)))
			((PHASEADJ)((i 0)))
			((DELAY_CNTL)(_string \"STATIC"\))
			((CLKOK_DIV)((i 2)))
			((FDEL)((i 0)))
			((CLKFB_DIV)((i 3)))
			((CLKOP_DIV)((i 8)))
			((CLKI_DIV)((i 1)))
		)
		(_port
			((CLKI)(CLK))
			((CLKFB)(CLKOP_t))
			((RST)(RESET))
			((DDAMODE)(scuba_vlo))
			((DDAIZR)(scuba_vlo))
			((DDAILAG)(scuba_vlo))
			((DDAIDEL0)(scuba_vlo))
			((DDAIDEL1)(scuba_vlo))
			((DDAIDEL2)(scuba_vlo))
			((CLKOP)(CLKOP_t))
			((CLKOS)(_open))
			((CLKOK)(_open))
			((CLKINTFB)(_open))
			((LOCK)(LOCK))
		)
		(_use (_entity machxo ehxpllc)
			(_generic
				((CLKI_DIV)((i 1)))
				((CLKFB_DIV)((i 3)))
				((CLKOP_DIV)((i 8)))
				((CLKOK_DIV)((i 2)))
				((PHASEADJ)((i 0)))
				((FDEL)((i 0)))
				((DUTY)((i 4)))
				((DELAY_CNTL)(_string \"STATIC"\))
			)
			(_port
				((clki)(CLKI))
				((clkfb)(CLKFB))
				((rst)(RST))
				((ddamode)(DDAMODE))
				((ddaizr)(DDAIZR))
				((ddailag)(DDAILAG))
				((ddaidel0)(DDAIDEL0))
				((ddaidel1)(DDAIDEL1))
				((ddaidel2)(DDAIDEL2))
				((clkos)(CLKOS))
				((clkop)(CLKOP))
				((clkok)(CLKOK))
				((lock)(LOCK))
				((clkintfb)(CLKINTFB))
			)
		)
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
		(_port (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
		(_port (_internal CLKOP ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_out ))))
		(_port (_internal LOCK ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_out ))))
		(_signal (_internal scuba_vlo ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ))))
		(_signal (_internal CLKOP_t ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_type (_internal ~STRING~13 0 37 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_process
			(line__94(_architecture 0 0 94 (_assignment (_simple)(_alias((CLKOP)(CLKOP_t)))(_target(2))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
	)
	(_model . Structure 1 -1
	)
)
I 000033 55 1120 0 structure_con
(_configuration VHDL (structure_con 0 99 (clockgen))
	(_version v63)
	(_time 1374142415325 2013.07.18 12:13:35)
	(_source (\./../../sourcecode/clockgen.vhd\))
	(_use (std(standard))(machxo(components))(ieee(std_logic_1164)))
	(_code aeaaaef8fff8f8b9abafbdf5fb)
	(_architecture Structure
		(_instantiation scuba_vlo_inst
			(_entity machxo vlo V
			)
		)
		(_instantiation PLLCInst_0
			(_entity machxo ehxpllc V
				(_generic
					((CLKI_DIV)(_code 0))
					((CLKFB_DIV)(_code 1))
					((CLKOP_DIV)(_code 2))
					((CLKOK_DIV)(_code 3))
					((PHASEADJ)(_code 4))
					((FDEL)(_code 5))
					((DUTY)(_code 6))
					((DELAY_CNTL)(_code 7))
				)
				(_port
					((clki)(CLKI))
					((clkfb)(CLKFB))
					((rst)(RST))
					((ddamode)(DDAMODE))
					((ddaizr)(DDAIZR))
					((ddailag)(DDAILAG))
					((ddaidel0)(DDAIDEL0))
					((ddaidel1)(DDAIDEL1))
					((ddaidel2)(DDAIDEL2))
					((clkos)(CLKOS))
					((clkop)(CLKOP))
					((clkok)(CLKOK))
					((lock)(LOCK))
					((clkintfb)(CLKINTFB))
				)
			)
		)
		(_model . Structure_CON__clockgen__Structure__code__0 8 -1
		)
	)
)
I 000051 55 1879          1374142415388 Behavioral
(_unit VHDL (earlypakettimer 0 25 (behavioral 0 33 ))
	(_version v63)
	(_time 1374142415389 2013.07.18 12:13:35)
	(_source (\./../../sourcecode/earlyPaketTimer.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code fcf9faacaeaaaaeaacfbe5a7ad)
	(_entity
		(_time 1372368067550)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in )(_event))))
		(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in ))))
		(_port (_internal ClearxSI ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal TimerExpiredxSO ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{20~downto~0}~13 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 20)(i 0))))))
		(_signal (_internal CountxDN ~STD_LOGIC_VECTOR{20~downto~0}~13 0 36 (_architecture (_uni ))))
		(_signal (_internal CountxDP ~STD_LOGIC_VECTOR{20~downto~0}~13 0 36 (_architecture (_uni ))))
		(_process
			(p_memless(_architecture 0 0 41 (_process (_simple)(_target(3)(4))(_sensitivity(2)(5)))))
			(p_memoryzing(_architecture 1 0 55 (_process (_target(5))(_sensitivity(0)(1)(4))(_dssslsensitivity 2))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 33686018 2 )
	)
	(_model . Behavioral 2 -1
	)
)
I 000051 55 1665          1374142415443 Behavioral
(_unit VHDL (eventbeforeoverflow 0 30 (behavioral 0 39 ))
	(_version v63)
	(_time 1374142415444 2013.07.18 12:13:35)
	(_source (\./../../sourcecode/EventBeforeOverflow.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 2b2e2a2e7f7c7a3d7d7a3f7178)
	(_entity
		(_time 1372368067881)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in )(_event))))
		(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal OverflowxDI ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal EventxDI ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal EventBeforeOverflowxDO ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
		(_type (_internal state 0 40 (_enum1 stidle stevent stoverflow (_to (i 0)(i 2)))))
		(_signal (_internal StatexDP state 0 42 (_architecture (_uni ))))
		(_signal (_internal StatexDN state 0 42 (_architecture (_uni ))))
		(_process
			(p_memless(_architecture 0 0 47 (_process (_simple)(_target(6)(4))(_sensitivity(5)(2)(3)))))
			(p_memorizing(_architecture 1 0 74 (_process (_target(5))(_sensitivity(0)(1)(6))(_dssslsensitivity 2))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Behavioral 2 -1
	)
)
I 000051 55 1935          1374142415498 Behavioral
(_unit VHDL (eventcounter 0 26 (behavioral 0 35 ))
	(_version v63)
	(_time 1374142415499 2013.07.18 12:13:35)
	(_source (\./../../sourcecode/eventCounter.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 696c6868663e387f3f6b7d333b)
	(_entity
		(_time 1372368068203)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal ClearxSI ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal IncrementxSI ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal OverflowxSO ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{8~downto~0}~13 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_signal (_internal CountxDP ~STD_LOGIC_VECTOR{8~downto~0}~13 0 37 (_architecture (_uni ))))
		(_signal (_internal CountxDN ~STD_LOGIC_VECTOR{8~downto~0}~13 0 37 (_architecture (_uni ))))
		(_process
			(p_memoryless(_architecture 0 0 41 (_process (_simple)(_target(6)(4))(_sensitivity(5)(2)(3)))))
			(p_memoryzing(_architecture 1 0 61 (_process (_target(5))(_sensitivity(0)(1)(6))(_dssslsensitivity 2))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33686018 2 )
		(33686018 33686018 2 )
		(33686018 33686018 2 )
	)
	(_model . Behavioral 2 -1
	)
)
I 000051 55 3232          1374142415553 Behavioral
(_unit VHDL (fifostatemachine 0 25 (behavioral 0 53 ))
	(_version v63)
	(_time 1374142415554 2013.07.18 12:13:35)
	(_source (\./../../sourcecode/fifoStatemachine.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 989d9a9799cfca8ec9968bc3cd)
	(_entity
		(_time 1372368068503)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in )(_event))))
		(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in ))))
		(_port (_internal RunxSI ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal FifoTransactionxSO ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
		(_port (_internal FX2FifoInFullxSBI ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal FifoEmptyxSI ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
		(_port (_internal FifoReadxEO ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_out ))))
		(_port (_internal FX2FifoWritexEBO ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_out ))))
		(_port (_internal FX2FifoPktEndxSBO ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal FX2FifoAddressxDO ~STD_LOGIC_VECTOR{1~downto~0}~12 0 42 (_entity (_out ))))
		(_port (_internal IncEventCounterxSO ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_out ))))
		(_port (_internal ResetEventCounterxSO ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_out ))))
		(_port (_internal ResetEarlyPaketTimerxSO ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_out ))))
		(_port (_internal EarlyPaketTimerOverflowxSI ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_in ))))
		(_type (_internal state 0 54 (_enum1 stidle stearlypaket1 stsetupwrite1 stwrite (_to (i 0)(i 3)))))
		(_signal (_internal StatexDP state 0 57 (_architecture (_uni ))))
		(_signal (_internal StatexDN state 0 57 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR~13 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 1))))))
		(_constant (_internal EP2 ~STD_LOGIC_VECTOR~13 0 61 (_architecture (_string \"00"\))))
		(_type (_internal ~STD_LOGIC_VECTOR~131 0 62 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 1))))))
		(_constant (_internal EP6 ~STD_LOGIC_VECTOR~131 0 62 (_architecture (_string \"10"\))))
		(_process
			(p_memless(_architecture 0 0 68 (_process (_simple)(_target(15)(3)(6)(7)(8)(9)(10)(11)(12))(_sensitivity(14)(2)(4)(5)(13)))))
			(p_memoryzing(_architecture 1 0 127 (_process (_target(14))(_sensitivity(0)(1)(15))(_dssslsensitivity 2))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . Behavioral 2 -1
	)
)
I 000051 55 6993          1374142415614 Behavioral
(_unit VHDL (monitorstatemachine 0 25 (behavioral 0 68 ))
	(_version v63)
	(_time 1374142415615 2013.07.18 12:13:35)
	(_source (\./../../sourcecode/monitorStateMachine.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code d6d386848681d7c0dfd0d3d3908d85)
	(_entity
		(_time 1372368068804)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in )(_event))))
		(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in ))))
		(_port (_internal AERREQxSBI ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal AERACKxSBO ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
		(_port (_internal XxDI ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal UseLongAckxSI ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal FifoFullxSI ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in ))))
		(_port (_internal FifoWritexEO ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_out ))))
		(_port (_internal TimestampRegWritexEO ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_out ))))
		(_port (_internal AddressRegWritexEO ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal AddressTimestampSelectxSO ~STD_LOGIC_VECTOR{1~downto~0}~12 0 48 (_entity (_out ))))
		(_port (_internal ADCvalueReadyxSI ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_in ))))
		(_port (_internal ReadADCvaluexEO ~extieee.std_logic_1164.STD_LOGIC 0 52 (_entity (_out ))))
		(_port (_internal TimestampOverflowxSI ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_in ))))
		(_port (_internal TriggerxSI ~extieee.std_logic_1164.STD_LOGIC 0 58 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~122 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal AddressMSBxDO ~STD_LOGIC_VECTOR{1~downto~0}~122 0 61 (_entity (_out ))))
		(_port (_internal ResetTimestampxSBI ~extieee.std_logic_1164.STD_LOGIC 0 64 (_entity (_in ))))
		(_type (_internal state 0 69 (_enum1 stidle stwraddress stwrtime stwait stoverflow stresettimestamp stfifofull streqrelease stadc stadctime stwrtriggertime stwrtrigger (_to (i 0)(i 11)))))
		(_signal (_internal AERREQxSB ~extieee.std_logic_1164.STD_LOGIC 0 72 (_architecture (_uni ))))
		(_signal (_internal StatexDP state 0 75 (_architecture (_uni ))))
		(_signal (_internal StatexDN state 0 75 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 76 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal CountxDP ~STD_LOGIC_VECTOR{7~downto~0}~13 0 76 (_architecture (_uni ))))
		(_signal (_internal CountxDN ~STD_LOGIC_VECTOR{7~downto~0}~13 0 76 (_architecture (_uni ))))
		(_signal (_internal TriggerxDP ~extieee.std_logic_1164.STD_LOGIC 0 77 (_architecture (_uni ))))
		(_signal (_internal TriggerxDN ~extieee.std_logic_1164.STD_LOGIC 0 77 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 80 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal TimestampOverflowxDN ~STD_LOGIC_VECTOR{15~downto~0}~13 0 80 (_architecture (_uni ))))
		(_signal (_internal TimestampOverflowxDP ~STD_LOGIC_VECTOR{15~downto~0}~13 0 80 (_architecture (_uni ))))
		(_signal (_internal TimestampResetxDP ~extieee.std_logic_1164.STD_LOGIC 0 83 (_architecture (_uni ))))
		(_signal (_internal TimestampResetxDN ~extieee.std_logic_1164.STD_LOGIC 0 83 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 86 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal selectADC ~STD_LOGIC_VECTOR{1~downto~0}~13 0 86 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~132 0 87 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal selectaddress ~STD_LOGIC_VECTOR{1~downto~0}~132 0 87 (_architecture (_string \"01"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~134 0 88 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal selecttimestamp ~STD_LOGIC_VECTOR{1~downto~0}~134 0 88 (_architecture (_string \"00"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~136 0 89 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal selecttrigger ~STD_LOGIC_VECTOR{1~downto~0}~136 0 89 (_architecture (_string \"10"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~138 0 91 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal address ~STD_LOGIC_VECTOR{1~downto~0}~138 0 91 (_architecture (_string \"00"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1310 0 92 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal wrap ~STD_LOGIC_VECTOR{1~downto~0}~1310 0 92 (_architecture (_string \"10"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1312 0 93 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal timereset ~STD_LOGIC_VECTOR{1~downto~0}~1312 0 93 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 94 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal timestamp ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 94 (_architecture (_string \"01"\))))
		(_constant (_internal ackExtension ~extSTD.STANDARD.INTEGER 0 96 (_architecture ((i 5)))))
		(_process
			(line__99(_architecture 0 0 99 (_assignment (_simple)(_alias((AERREQxSB)(AERREQxSBI)))(_target(17))(_sensitivity(2)))))
			(p_memless(_architecture 1 0 102 (_process (_simple)(_target(19)(21)(23)(24)(27)(3)(7)(8)(9)(10)(12)(15))(_sensitivity(17)(18)(20)(22)(25)(26)(4)(5)(6)(11)(13)(14)(16)))))
			(p_memoryzing(_architecture 2 0 273 (_process (_target(18)(20)(22)(25)(26))(_sensitivity(0)(1)(19)(21)(23)(24)(27))(_dssslsensitivity 2))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_static
		(33686018 33686018 )
		(33686018 33686018 33686018 33686018 )
		(33686018 33686018 33686018 33686018 )
		(33686018 33686018 )
		(33686018 33686018 )
		(33686018 33686018 )
		(33686018 33686018 33686018 33686018 )
	)
	(_model . Behavioral 3 -1
	)
)
I 000051 55 4397          1374142415675 Behavioral
(_unit VHDL (synchronizerstatemachine 0 19 (behavioral 0 45 ))
	(_version v63)
	(_time 1374142415676 2013.07.18 12:13:35)
	(_source (\./../../sourcecode/synchronizerStateMachine.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 151113131942140343420d4e46)
	(_entity
		(_time 1372368069110)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_in )(_event))))
		(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_in ))))
		(_port (_internal RunxSI ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_in ))))
		(_port (_internal ConfigxSI ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
		(_port (_internal SyncInxABI ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal SyncOutxSBO ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_port (_internal TriggerxSO ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
		(_port (_internal HostResetTimestampxSI ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal ResetTimestampxSBO ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_out ))))
		(_port (_internal IncrementCounterxSO ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_out ))))
		(_type (_internal state 0 46 (_enum1 stidle sttriggerinhigh sttriggerinlow stresetslaves strunslave stslavewaitedge (_to (i 0)(i 5)))))
		(_signal (_internal StatexDP state 0 49 (_architecture (_uni ))))
		(_signal (_internal StatexDN state 0 49 (_architecture (_uni ))))
		(_signal (_internal SyncInxSB ~extieee.std_logic_1164.STD_LOGIC 0 52 (_architecture (_uni ))))
		(_signal (_internal SyncInxSBN ~extieee.std_logic_1164.STD_LOGIC 0 52 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~13 0 56 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_signal (_internal DividerxDN ~STD_LOGIC_VECTOR{6~downto~0}~13 0 56 (_architecture (_uni ))))
		(_signal (_internal DividerxDP ~STD_LOGIC_VECTOR{6~downto~0}~13 0 56 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~13 0 57 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_signal (_internal CounterxDN ~STD_LOGIC_VECTOR{13~downto~0}~13 0 57 (_architecture (_uni ))))
		(_signal (_internal CounterxDP ~STD_LOGIC_VECTOR{13~downto~0}~13 0 57 (_architecture (_uni ))))
		(_constant (_internal counterInc ~extSTD.STANDARD.INTEGER 0 63 (_process 0 ((i 89)))))
		(_constant (_internal squareWaveHighTime ~extSTD.STANDARD.INTEGER 0 64 (_process 0 ((i 50)))))
		(_constant (_internal squareWavePeriod ~extSTD.STANDARD.INTEGER 0 65 (_process 0 ((i 100)))))
		(_constant (_internal timeout ~extSTD.STANDARD.INTEGER 0 66 (_process 0 ((i 1000)))))
		(_constant (_internal resetSlavesTime ~extSTD.STANDARD.INTEGER 0 67 (_process 0 ((i 6000)))))
		(_process
			(p_memless(_architecture 0 0 62 (_process (_simple)(_target(11)(14)(16)(5)(6)(8)(9))(_sensitivity(10)(12)(15)(17)(2)(3)(4)(7)))))
			(p_mem(_architecture 1 0 223 (_process (_target(10)(15)(17))(_sensitivity(0)(1)(11)(14)(16))(_dssslsensitivity 2))))
			(synchronizer(_architecture 2 0 240 (_process (_target(12)(13))(_sensitivity(0)(13)(4))(_dssslsensitivity 1))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_static
		(33686018 131586 )
		(33686018 33686018 33686018 514 )
		(33686018 131586 )
		(33686018 33686018 33686018 514 )
		(33686018 131586 )
		(33686018 33686018 33686018 514 )
		(33686018 131586 )
		(33686018 33686018 33686018 514 )
		(33686018 131586 )
		(33686018 33686018 33686018 514 )
		(33686018 131586 )
		(33686018 33686018 33686018 514 )
		(33686018 131586 )
		(33686018 33686018 33686018 514 )
		(33686018 131586 )
		(33686018 33686018 33686018 514 )
		(33686018 131586 )
		(33686018 33686018 33686018 514 )
	)
	(_model . Behavioral 3 -1
	)
)
I 000051 55 2474          1374142415735 Behavioral
(_unit VHDL (timestampcounter 0 25 (behavioral 0 36 ))
	(_version v63)
	(_time 1374142415736 2013.07.18 12:13:35)
	(_source (\./../../sourcecode/timestampCounter.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 53575250590453455507400806)
	(_entity
		(_time 1372368069416)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal IncrementxSI ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal OverflowxSO ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_port (_internal DataxDO ~STD_LOGIC_VECTOR{13~downto~0}~12 0 33 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{14~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 14)(i 0))))))
		(_signal (_internal CountxDP ~STD_LOGIC_VECTOR{14~downto~0}~13 0 38 (_architecture (_uni ))))
		(_signal (_internal CountxDN ~STD_LOGIC_VECTOR{14~downto~0}~13 0 38 (_architecture (_uni ))))
		(_signal (_internal MSbDelayedxDN ~extieee.std_logic_1164.STD_LOGIC 0 40 (_architecture (_uni ))))
		(_signal (_internal MSbDelayedxDP ~extieee.std_logic_1164.STD_LOGIC 0 40 (_architecture (_uni ))))
		(_process
			(line__44(_architecture 0 0 44 (_assignment (_simple)(_alias((DataxDO)(CountxDP(d_13_0))))(_target(4))(_sensitivity(5(d_13_0))))))
			(line__49(_architecture 1 0 49 (_assignment (_simple)(_target(3))(_sensitivity(5(14))(8)))))
			(p_memless(_architecture 2 0 52 (_process (_simple)(_target(6)(7))(_sensitivity(5)(2)))))
			(p_memoryzing(_architecture 3 0 65 (_process (_target(5)(8))(_sensitivity(0)(1)(6)(7))(_dssslsensitivity 2))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33686018 33686018 131586 )
	)
	(_model . Behavioral 4 -1
	)
)
I 000051 55 45572         1374142416036 Structural
(_unit VHDL (usbaer_top_level 0 26 (structural 0 102 ))
	(_version v63)
	(_time 1374142416037 2013.07.18 12:13:36)
	(_source (\./../../sourcecode/USBAER_top_level.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 7b7f787b2a2c2d6d7a7f2f7c69227c)
	(_entity
		(_time 1372368069749)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(clockgen
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 136 (_entity (_in ))))
				(_port (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 137 (_entity (_in ))))
				(_port (_internal CLKOP ~extieee.std_logic_1164.STD_LOGIC 0 138 (_entity (_out ))))
				(_port (_internal LOCK ~extieee.std_logic_1164.STD_LOGIC 0 139 (_entity (_out ))))
			)
		)
		(shiftRegister
			(_object
				(_generic (_internal width ~extSTD.STANDARD.NATURAL 0 124 (_entity -1 )))
				(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 126 (_entity (_in ))))
				(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 127 (_entity (_in ))))
				(_port (_internal LatchxEI ~extieee.std_logic_1164.STD_LOGIC 0 128 (_entity (_in ))))
				(_port (_internal DxDI ~extieee.std_logic_1164.STD_LOGIC 0 129 (_entity (_in ))))
				(_port (_internal QxDO ~extieee.std_logic_1164.STD_LOGIC 0 130 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{width-1~downto~0}~13 0 131 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 52 )(i 0))))))
				(_port (_internal DataOutxDO ~STD_LOGIC_VECTOR{width-1~downto~0}~13 0 131 (_entity (_out ))))
			)
		)
		(AERfifo
			(_object
				(_port (_internal Data ~STD_LOGIC_VECTOR{15~downto~0}~1320 0 267 (_entity (_in ))))
				(_port (_internal WrClock ~extieee.std_logic_1164.STD_LOGIC 0 268 (_entity (_in ))))
				(_port (_internal RdClock ~extieee.std_logic_1164.STD_LOGIC 0 269 (_entity (_in ))))
				(_port (_internal WrEn ~extieee.std_logic_1164.STD_LOGIC 0 270 (_entity (_in ))))
				(_port (_internal RdEn ~extieee.std_logic_1164.STD_LOGIC 0 271 (_entity (_in ))))
				(_port (_internal Reset ~extieee.std_logic_1164.STD_LOGIC 0 272 (_entity (_in ))))
				(_port (_internal RPReset ~extieee.std_logic_1164.STD_LOGIC 0 273 (_entity (_in ))))
				(_port (_internal Q ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 274 (_entity (_out ))))
				(_port (_internal Empty ~extieee.std_logic_1164.STD_LOGIC 0 275 (_entity (_out ))))
				(_port (_internal Full ~extieee.std_logic_1164.STD_LOGIC 0 276 (_entity (_out ))))
				(_port (_internal AlmostEmpty ~extieee.std_logic_1164.STD_LOGIC 0 277 (_entity (_out ))))
				(_port (_internal AlmostFull ~extieee.std_logic_1164.STD_LOGIC 0 278 (_entity (_out ))))
			)
		)
		(wordRegister
			(_object
				(_generic (_internal width ~extSTD.STANDARD.NATURAL 0 230 (_entity -1 ((i 14)))))
				(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 232 (_entity (_in ))))
				(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 233 (_entity (_in ))))
				(_port (_internal WriteEnablexEI ~extieee.std_logic_1164.STD_LOGIC 0 234 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{width-1~downto~0}~1314 0 235 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 53 )(i 0))))))
				(_port (_internal DataInxDI ~STD_LOGIC_VECTOR{width-1~downto~0}~1314 0 235 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{width-1~downto~0}~1316 0 236 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 54 )(i 0))))))
				(_port (_internal DataOutxDO ~STD_LOGIC_VECTOR{width-1~downto~0}~1316 0 236 (_entity (_out ))))
			)
		)
		(earlyPaketTimer
			(_object
				(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 259 (_entity (_in ))))
				(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 260 (_entity (_in ))))
				(_port (_internal ClearxSI ~extieee.std_logic_1164.STD_LOGIC 0 261 (_entity (_in ))))
				(_port (_internal TimerExpiredxSO ~extieee.std_logic_1164.STD_LOGIC 0 262 (_entity (_out ))))
			)
		)
		(eventCounter
			(_object
				(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 241 (_entity (_in ))))
				(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 242 (_entity (_in ))))
				(_port (_internal ClearxSI ~extieee.std_logic_1164.STD_LOGIC 0 243 (_entity (_in ))))
				(_port (_internal IncrementxSI ~extieee.std_logic_1164.STD_LOGIC 0 244 (_entity (_in ))))
				(_port (_internal OverflowxSO ~extieee.std_logic_1164.STD_LOGIC 0 245 (_entity (_out ))))
			)
		)
		(timestampCounter
			(_object
				(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 250 (_entity (_in ))))
				(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 251 (_entity (_in ))))
				(_port (_internal IncrementxSI ~extieee.std_logic_1164.STD_LOGIC 0 252 (_entity (_in ))))
				(_port (_internal OverflowxSO ~extieee.std_logic_1164.STD_LOGIC 0 253 (_entity (_out ))))
				(_port (_internal DataxDO ~STD_LOGIC_VECTOR{13~downto~0}~1318 0 254 (_entity (_out ))))
			)
		)
		(synchronizerStateMachine
			(_object
				(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 154 (_entity (_in ))))
				(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 155 (_entity (_in ))))
				(_port (_internal RunxSI ~extieee.std_logic_1164.STD_LOGIC 0 156 (_entity (_in ))))
				(_port (_internal ConfigxSI ~extieee.std_logic_1164.STD_LOGIC 0 157 (_entity (_in ))))
				(_port (_internal SyncInxABI ~extieee.std_logic_1164.STD_LOGIC 0 158 (_entity (_in ))))
				(_port (_internal SyncOutxSBO ~extieee.std_logic_1164.STD_LOGIC 0 159 (_entity (_out ))))
				(_port (_internal TriggerxSO ~extieee.std_logic_1164.STD_LOGIC 0 160 (_entity (_out ))))
				(_port (_internal HostResetTimestampxSI ~extieee.std_logic_1164.STD_LOGIC 0 161 (_entity (_in ))))
				(_port (_internal ResetTimestampxSBO ~extieee.std_logic_1164.STD_LOGIC 0 162 (_entity (_out ))))
				(_port (_internal IncrementCounterxSO ~extieee.std_logic_1164.STD_LOGIC 0 163 (_entity (_out ))))
			)
		)
		(fifoStatemachine
			(_object
				(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 106 (_entity (_in ))))
				(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 107 (_entity (_in ))))
				(_port (_internal RunxSI ~extieee.std_logic_1164.STD_LOGIC 0 108 (_entity (_in ))))
				(_port (_internal FifoTransactionxSO ~extieee.std_logic_1164.STD_LOGIC 0 109 (_entity (_out ))))
				(_port (_internal FX2FifoInFullxSBI ~extieee.std_logic_1164.STD_LOGIC 0 110 (_entity (_in ))))
				(_port (_internal FifoEmptyxSI ~extieee.std_logic_1164.STD_LOGIC 0 111 (_entity (_in ))))
				(_port (_internal FifoReadxEO ~extieee.std_logic_1164.STD_LOGIC 0 112 (_entity (_out ))))
				(_port (_internal FX2FifoWritexEBO ~extieee.std_logic_1164.STD_LOGIC 0 113 (_entity (_out ))))
				(_port (_internal FX2FifoPktEndxSBO ~extieee.std_logic_1164.STD_LOGIC 0 114 (_entity (_out ))))
				(_port (_internal FX2FifoAddressxDO ~STD_LOGIC_VECTOR{1~downto~0}~13 0 115 (_entity (_out ))))
				(_port (_internal IncEventCounterxSO ~extieee.std_logic_1164.STD_LOGIC 0 116 (_entity (_out ))))
				(_port (_internal ResetEventCounterxSO ~extieee.std_logic_1164.STD_LOGIC 0 117 (_entity (_out ))))
				(_port (_internal ResetEarlyPaketTimerxSO ~extieee.std_logic_1164.STD_LOGIC 0 118 (_entity (_out ))))
				(_port (_internal EarlyPaketTimerOverflowxSI ~extieee.std_logic_1164.STD_LOGIC 0 119 (_entity (_in ))))
			)
		)
		(monitorStateMachine
			(_object
				(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 168 (_entity (_in ))))
				(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 169 (_entity (_in ))))
				(_port (_internal AERREQxSBI ~extieee.std_logic_1164.STD_LOGIC 0 170 (_entity (_in ))))
				(_port (_internal AERACKxSBO ~extieee.std_logic_1164.STD_LOGIC 0 171 (_entity (_out ))))
				(_port (_internal XxDI ~extieee.std_logic_1164.STD_LOGIC 0 172 (_entity (_in ))))
				(_port (_internal UseLongAckxSI ~extieee.std_logic_1164.STD_LOGIC 0 173 (_entity (_in ))))
				(_port (_internal FifoFullxSI ~extieee.std_logic_1164.STD_LOGIC 0 174 (_entity (_in ))))
				(_port (_internal FifoWritexEO ~extieee.std_logic_1164.STD_LOGIC 0 175 (_entity (_out ))))
				(_port (_internal TimestampRegWritexEO ~extieee.std_logic_1164.STD_LOGIC 0 176 (_entity (_out ))))
				(_port (_internal AddressRegWritexEO ~extieee.std_logic_1164.STD_LOGIC 0 177 (_entity (_out ))))
				(_port (_internal AddressTimestampSelectxSO ~STD_LOGIC_VECTOR{1~downto~0}~132 0 178 (_entity (_out ))))
				(_port (_internal ADCvalueReadyxSI ~extieee.std_logic_1164.STD_LOGIC 0 179 (_entity (_in ))))
				(_port (_internal ReadADCvaluexEO ~extieee.std_logic_1164.STD_LOGIC 0 180 (_entity (_out ))))
				(_port (_internal TimestampOverflowxSI ~extieee.std_logic_1164.STD_LOGIC 0 181 (_entity (_in ))))
				(_port (_internal TriggerxSI ~extieee.std_logic_1164.STD_LOGIC 0 182 (_entity (_in ))))
				(_port (_internal AddressMSBxDO ~STD_LOGIC_VECTOR{1~downto~0}~134 0 183 (_entity (_out ))))
				(_port (_internal ResetTimestampxSBI ~extieee.std_logic_1164.STD_LOGIC 0 184 (_entity (_in ))))
			)
		)
		(ADCStateMachine
			(_object
				(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 190 (_entity (_in ))))
				(_port (_internal ADCclockxCO ~extieee.std_logic_1164.STD_LOGIC 0 191 (_entity (_out ))))
				(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 192 (_entity (_in ))))
				(_port (_internal ADCwordxDI ~STD_LOGIC_VECTOR{9~downto~0}~13 0 193 (_entity (_in ))))
				(_port (_internal ADCoutxDO ~STD_LOGIC_VECTOR{13~downto~0}~13 0 194 (_entity (_out ))))
				(_port (_internal ADCoexEBO ~extieee.std_logic_1164.STD_LOGIC 0 195 (_entity (_out ))))
				(_port (_internal ADCstbyxEO ~extieee.std_logic_1164.STD_LOGIC 0 196 (_entity (_out ))))
				(_port (_internal ADCovrxSI ~extieee.std_logic_1164.STD_LOGIC 0 197 (_entity (_in ))))
				(_port (_internal RegisterWritexEO ~extieee.std_logic_1164.STD_LOGIC 0 198 (_entity (_out ))))
				(_port (_internal SRLatchxEI ~extieee.std_logic_1164.STD_LOGIC 0 199 (_entity (_in ))))
				(_port (_internal RunADCxSI ~extieee.std_logic_1164.STD_LOGIC 0 200 (_entity (_in ))))
				(_port (_internal ExposurexDI ~STD_LOGIC_VECTOR{15~downto~0}~13 0 201 (_entity (_in ))))
				(_port (_internal ColSettlexDI ~STD_LOGIC_VECTOR{15~downto~0}~136 0 202 (_entity (_in ))))
				(_port (_internal RowSettlexDI ~STD_LOGIC_VECTOR{15~downto~0}~138 0 203 (_entity (_in ))))
				(_port (_internal ResSettlexDI ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 204 (_entity (_in ))))
				(_port (_internal FramePeriodxDI ~STD_LOGIC_VECTOR{15~downto~0}~1312 0 205 (_entity (_in ))))
				(_port (_internal SBRet10xEI ~extieee.std_logic_1164.STD_LOGIC 0 206 (_entity (_in ))))
				(_port (_internal TestPixelxEI ~extieee.std_logic_1164.STD_LOGIC 0 207 (_entity (_in ))))
				(_port (_internal ExtTriggerxEI ~extieee.std_logic_1164.STD_LOGIC 0 208 (_entity (_in ))))
				(_port (_internal CDVSTestSRRowInxSO ~extieee.std_logic_1164.STD_LOGIC 0 209 (_entity (_out ))))
				(_port (_internal CDVSTestSRRowClockxSO ~extieee.std_logic_1164.STD_LOGIC 0 210 (_entity (_out ))))
				(_port (_internal CDVSTestSRColInxSO ~extieee.std_logic_1164.STD_LOGIC 0 211 (_entity (_out ))))
				(_port (_internal CDVSTestSRColClockxSO ~extieee.std_logic_1164.STD_LOGIC 0 212 (_entity (_out ))))
				(_port (_internal CDVSTestColMode0xSO ~extieee.std_logic_1164.STD_LOGIC 0 213 (_entity (_out ))))
				(_port (_internal CDVSTestColMode1xSO ~extieee.std_logic_1164.STD_LOGIC 0 214 (_entity (_out ))))
				(_port (_internal CDVSTestApsTxGatexSO ~extieee.std_logic_1164.STD_LOGIC 0 215 (_entity (_out ))))
				(_port (_internal ADCStateOutputLEDxSO ~extieee.std_logic_1164.STD_LOGIC 0 216 (_entity (_out ))))
			)
		)
		(ADCvalueReady
			(_object
				(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 221 (_entity (_in ))))
				(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 222 (_entity (_in ))))
				(_port (_internal RegisterWritexEI ~extieee.std_logic_1164.STD_LOGIC 0 223 (_entity (_in ))))
				(_port (_internal ReadValuexEI ~extieee.std_logic_1164.STD_LOGIC 0 224 (_entity (_in ))))
				(_port (_internal ValueReadyxSO ~extieee.std_logic_1164.STD_LOGIC 0 225 (_entity (_out ))))
			)
		)
		(cDVSResetStateMachine
			(_object
				(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 144 (_entity (_in ))))
				(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 145 (_entity (_in ))))
				(_port (_internal AERackxSBI ~extieee.std_logic_1164.STD_LOGIC 0 146 (_entity (_in ))))
				(_port (_internal RxcolGxSI ~extieee.std_logic_1164.STD_LOGIC 0 147 (_entity (_in ))))
				(_port (_internal cDVSresetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 148 (_entity (_in ))))
				(_port (_internal CDVSresetxRBO ~extieee.std_logic_1164.STD_LOGIC 0 149 (_entity (_out ))))
			)
		)
	)
	(_instantiation uClockGen 0 391 (_component clockgen )
		(_port
			((CLK)(IFClockxCI))
			((RESET)(ResetxR))
			((CLKOP)(ClockxC))
			((LOCK)(LockxS))
		)
		(_use (_entity . clockgen)
		)
	)
	(_instantiation shiftRegister_1 0 413 (_component shiftRegister )
		(_generic
			((width)((i 96)))
		)
		(_port
			((ClockxCI)(SRClockxC))
			((ResetxRBI)(ResetxRB))
			((LatchxEI)(SRLatchxE))
			((DxDI)(SRinxD))
			((QxDO)(SRoutxD))
			((DataOutxDO)(SRDataOutxD))
		)
		(_use (_entity . shiftRegister)
			(_generic
				((width)((i 96)))
			)
			(_port
				((ClockxCI)(ClockxCI))
				((ResetxRBI)(ResetxRBI))
				((LatchxEI)(LatchxEI))
				((DxDI)(DxDI))
				((QxDO)(QxDO))
				((DataOutxDO)(DataOutxDO))
			)
		)
	)
	(_instantiation uFifo 0 432 (_component AERfifo )
		(_port
			((Data)(FifoDataInxD))
			((WrClock)(ClockxC))
			((RdClock)(IfClockxC))
			((WrEn)(FifoWritexE))
			((RdEn)(FifoReadxE))
			((Reset)(ResetxR))
			((RPReset)(ResetxR))
			((Q)(FifoDataOutxD))
			((Empty)(FifoEmptyxS))
			((Full)(FifoFullxS))
			((AlmostEmpty)(FifoAlmostEmptyxS))
			((AlmostFull)(FifoAlmostFullxS))
		)
		(_use (_entity . AERfifo)
		)
	)
	(_instantiation uMonitorAddressRegister 0 449 (_component wordRegister )
		(_generic
			((width)((i 10)))
		)
		(_port
			((ClockxCI)(ClockxC))
			((ResetxRBI)(ResetxRB))
			((WriteEnablexEI)(AddressRegWritexE))
			((DataInxDI)(AERMonitorAddressxDI))
			((DataOutxDO)(AddressRegOutxD))
		)
		(_use (_entity . wordRegister)
			(_generic
				((width)((i 10)))
			)
			(_port
				((ClockxCI)(ClockxCI))
				((ResetxRBI)(ResetxRBI))
				((WriteEnablexEI)(WriteEnablexEI))
				((DataInxDI)(DataInxDI))
				((DataOutxDO)(DataOutxDO))
			)
		)
	)
	(_instantiation uMonitorTimestampRegister 0 459 (_component wordRegister )
		(_generic
			((width)((i 14)))
		)
		(_port
			((ClockxCI)(ClockxC))
			((ResetxRBI)(ResetxRB))
			((WriteEnablexEI)(TimestampRegWritexE))
			((DataInxDI)(ActualTimestampxD))
			((DataOutxDO)(MonitorTimestampxD))
		)
		(_use (_entity . wordRegister)
			(_generic
				((width)((i 14)))
			)
			(_port
				((ClockxCI)(ClockxCI))
				((ResetxRBI)(ResetxRBI))
				((WriteEnablexEI)(WriteEnablexEI))
				((DataInxDI)(DataInxDI))
				((DataOutxDO)(DataOutxDO))
			)
		)
	)
	(_instantiation uADCRegister 0 469 (_component wordRegister )
		(_generic
			((width)((i 14)))
		)
		(_port
			((ClockxCI)(IfClockxC))
			((ResetxRBI)(ResetxRB))
			((WriteEnablexEI)(ADCregWritexE))
			((DataInxDI)(ADCregInxD))
			((DataOutxDO)(ADCregOutxD))
		)
		(_use (_entity . wordRegister)
			(_generic
				((width)((i 14)))
			)
			(_port
				((ClockxCI)(ClockxCI))
				((ResetxRBI)(ResetxRBI))
				((WriteEnablexEI)(WriteEnablexEI))
				((DataInxDI)(DataInxDI))
				((DataOutxDO)(DataOutxDO))
			)
		)
	)
	(_instantiation uEarlyPaketTimer 0 481 (_component earlyPaketTimer )
		(_port
			((ClockxCI)(ClockxC))
			((ResetxRBI)(ResetxRB))
			((ClearxSI)(ResetEarlyPaketTimerxS))
			((TimerExpiredxSO)(EarlyPaketTimerOverflowxS))
		)
		(_use (_entity . earlyPaketTimer)
		)
	)
	(_instantiation uEventCounter 0 488 (_component eventCounter )
		(_port
			((ClockxCI)(ClockxC))
			((ResetxRBI)(ResetxRB))
			((ClearxSI)(ResetEventCounterxS))
			((IncrementxSI)(IncEventCounterxS))
			((OverflowxSO)(ECResetEarlyPaketTimerxS))
		)
		(_use (_entity . eventCounter)
		)
	)
	(_instantiation uTimestampCounter 0 496 (_component timestampCounter )
		(_port
			((ClockxCI)(ClockxC))
			((ResetxRBI)(CounterResetxRB))
			((IncrementxSI)(IncxS))
			((OverflowxSO)(TimestampOverflowxS))
			((DataxDO)(ActualTimestampxD))
		)
		(_use (_entity . timestampCounter)
		)
	)
	(_instantiation uSynchronizerStateMachine_1 0 504 (_component synchronizerStateMachine )
		(_port
			((ClockxCI)(ClockxC))
			((ResetxRBI)(ResetxRB))
			((RunxSI)(RunxS))
			((ConfigxSI)(TimestampMasterxS))
			((SyncInxABI)(SyncInxAB))
			((SyncOutxSBO)(SyncOutxSB))
			((TriggerxSO)(TriggerxS))
			((HostResetTimestampxSI)(HostResetTimestampxS))
			((ResetTimestampxSBO)(SynchronizerResetTimestampxSB))
			((IncrementCounterxSO)(IncxS))
		)
		(_use (_entity . synchronizerStateMachine)
		)
	)
	(_instantiation fifoStatemachine_1 0 519 (_component fifoStatemachine )
		(_port
			((ClockxCI)(IfClockxC))
			((ResetxRBI)(ResetxRB))
			((RunxSI)(RunxS))
			((FifoTransactionxSO)(FifoTransactionxS))
			((FX2FifoInFullxSBI)(FX2FifoInFullxSBI))
			((FifoEmptyxSI)(FifoEmptyxS))
			((FifoReadxEO)(FifoReadxE))
			((FX2FifoWritexEBO)(FX2FifoWritexEB))
			((FX2FifoPktEndxSBO)(FX2FifoPktEndxSB))
			((FX2FifoAddressxDO)(FX2FifoAddressxDO))
			((IncEventCounterxSO)(IncEventCounterxS))
			((ResetEventCounterxSO)(ResetEventCounterxS))
			((ResetEarlyPaketTimerxSO)(SMResetEarlyPaketTimerxS))
			((EarlyPaketTimerOverflowxSI)(EarlyPaketTimerOverflowxS))
		)
		(_use (_entity . fifoStatemachine)
		)
	)
	(_instantiation monitorStateMachine_1 0 536 (_component monitorStateMachine )
		(_port
			((ClockxCI)(ClockxC))
			((ResetxRBI)(ResetxRB))
			((AERREQxSBI)(AERREQxSB))
			((AERACKxSBO)(AERMonitorACKxSB))
			((XxDI)(AERMonitorAddressxDI(9)))
			((UseLongAckxSI)(UseLongAckxS))
			((FifoFullxSI)(FifoFullxS))
			((FifoWritexEO)(FifoWritexE))
			((TimestampRegWritexEO)(TimestampRegWritexE))
			((AddressRegWritexEO)(AddressRegWritexE))
			((AddressTimestampSelectxSO)(AddressTimestampSelectxS))
			((ADCvalueReadyxSI)(ADCvalueReadyxS))
			((ReadADCvaluexEO)(ReadADCvaluexE))
			((TimestampOverflowxSI)(TimestampOverflowxS))
			((TriggerxSI)(TriggerxS))
			((AddressMSBxDO)(AddressMSBxD))
			((ResetTimestampxSBI)(SynchronizerResetTimestampxSB))
		)
		(_use (_entity . monitorStateMachine)
		)
	)
	(_instantiation ADCStateMachine_1 0 556 (_component ADCStateMachine )
		(_port
			((ClockxCI)(IfClockxC))
			((ADCclockxCO)(ADCclockxC))
			((ResetxRBI)(ADCsmRstxE))
			((ADCwordxDI)(ADCwordxDI))
			((ADCoutxDO)(ADCdataxD))
			((ADCoexEBO)(ADCoexEB))
			((ADCstbyxEO)(ADCstbyxE))
			((ADCovrxSI)(ADCovrxS))
			((RegisterWritexEO)(ADCregWritexE))
			((SRLatchxEI)(SRLatchxE))
			((RunADCxSI)(RunADCxS))
			((ExposurexDI)(ExposurexD))
			((ColSettlexDI)(ColSettlexD))
			((RowSettlexDI)(RowSettlexD))
			((ResSettlexDI)(ResSettlexD))
			((FramePeriodxDI)(FramePeriodxD))
			((SBRet10xEI)(SBRet10xE))
			((TestPixelxEI)(TestPixelxE))
			((ExtTriggerxEI)(ExtTriggerxE))
			((CDVSTestSRRowInxSO)(CDVSTestSRRowInxS))
			((CDVSTestSRRowClockxSO)(CDVSTestSRRowClockxS))
			((CDVSTestSRColInxSO)(CDVSTestSRColInxS))
			((CDVSTestSRColClockxSO)(CDVSTestSRColClockxS))
			((CDVSTestColMode0xSO)(CDVSTestColMode0xS))
			((CDVSTestColMode1xSO)(CDVSTestColMode1xS))
			((CDVSTestApsTxGatexSO)(CDVSTestApsTxGatexS))
			((ADCStateOutputLEDxSO)(ADCStateOutputLEDxS))
		)
		(_use (_entity . ADCStateMachine)
			(_port
				((ClockxCI)(ClockxCI))
				((ADCclockxCO)(ADCclockxCO))
				((ResetxRBI)(ResetxRBI))
				((ADCwordxDI)(ADCwordxDI))
				((ADCoutxDO)(ADCoutxDO))
				((ADCstbyxEO)(ADCstbyxEO))
				((ADCoexEBO)(ADCoexEBO))
				((ADCovrxSI)(ADCovrxSI))
				((RegisterWritexEO)(RegisterWritexEO))
				((SRLatchxEI)(SRLatchxEI))
				((RunADCxSI)(RunADCxSI))
				((ExposurexDI)(ExposurexDI))
				((ColSettlexDI)(ColSettlexDI))
				((RowSettlexDI)(RowSettlexDI))
				((ResSettlexDI)(ResSettlexDI))
				((FramePeriodxDI)(FramePeriodxDI))
				((SBRet10xEI)(SBRet10xEI))
				((TestPixelxEI)(TestPixelxEI))
				((ExtTriggerxEI)(ExtTriggerxEI))
				((CDVSTestSRRowInxSO)(CDVSTestSRRowInxSO))
				((CDVSTestSRRowClockxSO)(CDVSTestSRRowClockxSO))
				((CDVSTestSRColInxSO)(CDVSTestSRColInxSO))
				((CDVSTestSRColClockxSO)(CDVSTestSRColClockxSO))
				((CDVSTestColMode0xSO)(CDVSTestColMode0xSO))
				((CDVSTestColMode1xSO)(CDVSTestColMode1xSO))
				((CDVSTestApsTxGatexSO)(CDVSTestApsTxGatexSO))
				((ADCStateOutputLEDxSO)(ADCStateOutputLEDxSO))
			)
		)
	)
	(_instantiation ADCvalueReady_1 0 590 (_component ADCvalueReady )
		(_port
			((ClockxCI)(ClockxC))
			((ResetxRBI)(ResetxRB))
			((RegisterWritexEI)(ADCregWritexE))
			((ReadValuexEI)(ReadADCvaluexE))
			((ValueReadyxSO)(ADCvalueReadyxS))
		)
		(_use (_entity . ADCvalueReady)
		)
	)
	(_instantiation cDVSResetStateMachine_1 0 598 (_component cDVSResetStateMachine )
		(_port
			((ClockxCI)(ClockxC))
			((ResetxRBI)(ResetxRB))
			((AERackxSBI)(AERREQxSB))
			((RxcolGxSI)(RxcolGxS))
			((cDVSresetxRBI)(PE3xSI))
			((CDVSresetxRBO)(CDVSTestPeriodicChipResetxRB))
		)
		(_use (_entity . cDVSResetStateMachine)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal FX2FifoDataxDIO ~STD_LOGIC_VECTOR{15~downto~0}~12 0 29 (_entity (_out ))))
		(_port (_internal FX2FifoInFullxSBI ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal FX2FifoWritexEBO ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_port (_internal FX2FifoReadxEBO ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
		(_port (_internal FX2FifoPktEndxSBO ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal FX2FifoAddressxDO ~STD_LOGIC_VECTOR{1~downto~0}~12 0 35 (_entity (_out ))))
		(_port (_internal IfClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_in ))))
		(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ))))
		(_port (_internal Sync1xABI ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_in ))))
		(_port (_internal SynchOutxSBO ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_out ))))
		(_port (_internal PC0xSIO ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_inout ))))
		(_port (_internal PC1xSIO ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_inout ))))
		(_port (_internal PC2xSIO ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_inout ))))
		(_port (_internal PC3xSIO ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_inout ))))
		(_port (_internal PA0xSIO ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_inout ))))
		(_port (_internal PA1xSIO ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_inout ))))
		(_port (_internal PA3xSIO ~extieee.std_logic_1164.STD_LOGIC 0 56 (_entity (_inout ))))
		(_port (_internal PA7xSIO ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_inout ))))
		(_port (_internal PE2xSI ~extieee.std_logic_1164.STD_LOGIC 0 59 (_entity (_in ))))
		(_port (_internal PE3xSI ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_in ))))
		(_port (_internal FXLEDxSI ~extieee.std_logic_1164.STD_LOGIC 0 62 (_entity (_in ))))
		(_port (_internal ADCclockxCO ~extieee.std_logic_1164.STD_LOGIC 0 65 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~12 0 66 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_port (_internal ADCwordxDI ~STD_LOGIC_VECTOR{9~downto~0}~12 0 66 (_entity (_in ))))
		(_port (_internal ADCoexEBO ~extieee.std_logic_1164.STD_LOGIC 0 68 (_entity (_out ))))
		(_port (_internal ADCstbyxEO ~extieee.std_logic_1164.STD_LOGIC 0 69 (_entity (_out ))))
		(_port (_internal ADCovrxSI ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_in ))))
		(_port (_internal CDVSTestSRRowClockxSO ~extieee.std_logic_1164.STD_LOGIC 0 72 (_entity (_out ))))
		(_port (_internal CDVSTestSRColClockxSO ~extieee.std_logic_1164.STD_LOGIC 0 73 (_entity (_out ))))
		(_port (_internal CDVSTestSRRowInxSO ~extieee.std_logic_1164.STD_LOGIC 0 74 (_entity (_out ))))
		(_port (_internal CDVSTestSRColInxSO ~extieee.std_logic_1164.STD_LOGIC 0 75 (_entity (_out ))))
		(_port (_internal CDVSTestBiasEnablexEO ~extieee.std_logic_1164.STD_LOGIC 0 77 (_entity (_out ))))
		(_port (_internal CDVSTestChipResetxRBO ~extieee.std_logic_1164.STD_LOGIC 0 78 (_entity (_out ))))
		(_port (_internal CDVSTestColMode0xSO ~extieee.std_logic_1164.STD_LOGIC 0 80 (_entity (_out ))))
		(_port (_internal CDVSTestColMode1xSO ~extieee.std_logic_1164.STD_LOGIC 0 81 (_entity (_out ))))
		(_port (_internal CDVSTestBiasDiagSelxSO ~extieee.std_logic_1164.STD_LOGIC 0 83 (_entity (_out ))))
		(_port (_internal CDVSTestBiasBitOutxSI ~extieee.std_logic_1164.STD_LOGIC 0 84 (_entity (_in ))))
		(_port (_internal CDVSTestApsTxGatexSO ~extieee.std_logic_1164.STD_LOGIC 0 86 (_entity (_out ))))
		(_port (_internal LED1xSO ~extieee.std_logic_1164.STD_LOGIC 0 89 (_entity (_out ))))
		(_port (_internal LED2xSO ~extieee.std_logic_1164.STD_LOGIC 0 90 (_entity (_out ))))
		(_port (_internal LED3xSO ~extieee.std_logic_1164.STD_LOGIC 0 91 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 93 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal DebugxSIO ~STD_LOGIC_VECTOR{15~downto~0}~122 0 93 (_entity (_inout ))))
		(_port (_internal AERMonitorREQxABI ~extieee.std_logic_1164.STD_LOGIC 0 96 (_entity (_in ))))
		(_port (_internal AERMonitorACKxSBO ~extieee.std_logic_1164.STD_LOGIC 0 97 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~124 0 98 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_port (_internal AERMonitorAddressxDI ~STD_LOGIC_VECTOR{9~downto~0}~124 0 98 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 115 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~132 0 178 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~134 0 183 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~13 0 193 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~13 0 194 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 201 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~136 0 202 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~138 0 203 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 204 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1312 0 205 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~1318 0 254 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1320 0 267 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 274 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~1324 0 285 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_signal (_internal MonitorTimestampxD ~STD_LOGIC_VECTOR{13~downto~0}~1324 0 285 (_architecture (_uni ))))
		(_signal (_internal ActualTimestampxD ~STD_LOGIC_VECTOR{13~downto~0}~1324 0 286 (_architecture (_uni ))))
		(_signal (_internal TimestampRegWritexE ~extieee.std_logic_1164.STD_LOGIC 0 289 (_architecture (_uni ))))
		(_signal (_internal SyncInxAB ~extieee.std_logic_1164.STD_LOGIC 0 291 (_architecture (_uni ))))
		(_signal (_internal AERREQxSB ~extieee.std_logic_1164.STD_LOGIC 0 293 (_architecture (_uni ))))
		(_signal (_internal AERReqSyncxSBN ~extieee.std_logic_1164.STD_LOGIC 0 293 (_architecture (_uni ))))
		(_signal (_internal AERMonitorACKxSB ~extieee.std_logic_1164.STD_LOGIC 0 295 (_architecture (_uni ))))
		(_signal (_internal UseLongAckxS ~extieee.std_logic_1164.STD_LOGIC 0 296 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1326 0 299 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal AddressTimestampSelectxS ~STD_LOGIC_VECTOR{1~downto~0}~1326 0 299 (_architecture (_uni ))))
		(_signal (_internal IncEventCounterxS ~extieee.std_logic_1164.STD_LOGIC 0 305 (_architecture (_uni ))))
		(_signal (_internal ResetEventCounterxS ~extieee.std_logic_1164.STD_LOGIC 0 306 (_architecture (_uni ))))
		(_signal (_internal ResetEarlyPaketTimerxS ~extieee.std_logic_1164.STD_LOGIC 0 307 (_architecture (_uni ))))
		(_signal (_internal EarlyPaketTimerOverflowxS ~extieee.std_logic_1164.STD_LOGIC 0 308 (_architecture (_uni ))))
		(_signal (_internal SMResetEarlyPaketTimerxS ~extieee.std_logic_1164.STD_LOGIC 0 309 (_architecture (_uni ))))
		(_signal (_internal ECResetEarlyPaketTimerxS ~extieee.std_logic_1164.STD_LOGIC 0 310 (_architecture (_uni ))))
		(_signal (_internal ClockxC ~extieee.std_logic_1164.STD_LOGIC 0 313 (_architecture (_uni )(_event))))
		(_signal (_internal IfClockxC ~extieee.std_logic_1164.STD_LOGIC 0 313 (_architecture (_uni ))))
		(_signal (_internal ResetxRB ~extieee.std_logic_1164.STD_LOGIC 0 314 (_architecture (_uni ))))
		(_signal (_internal ResetxR ~extieee.std_logic_1164.STD_LOGIC 0 314 (_architecture (_uni ))))
		(_signal (_internal RunxS ~extieee.std_logic_1164.STD_LOGIC 0 315 (_architecture (_uni ))))
		(_signal (_internal CounterResetxRB ~extieee.std_logic_1164.STD_LOGIC 0 316 (_architecture (_uni ))))
		(_signal (_internal SynchronizerResetTimestampxSB ~extieee.std_logic_1164.STD_LOGIC 0 317 (_architecture (_uni ))))
		(_signal (_internal CDVSTestChipResetxRB ~extieee.std_logic_1164.STD_LOGIC 0 318 (_internal (_uni ))))
		(_signal (_internal CDVSTestPeriodicChipResetxRB ~extieee.std_logic_1164.STD_LOGIC 0 319 (_architecture (_uni ))))
		(_signal (_internal RxcolGxS ~extieee.std_logic_1164.STD_LOGIC 0 320 (_architecture (_uni ))))
		(_signal (_internal TimestampOverflowxS ~extieee.std_logic_1164.STD_LOGIC 0 323 (_architecture (_uni ))))
		(_signal (_internal AddressMSBxD ~STD_LOGIC_VECTOR{1~downto~0}~1326 0 324 (_architecture (_uni ))))
		(_signal (_internal TimestampMasterxS ~extieee.std_logic_1164.STD_LOGIC 0 325 (_architecture (_uni ))))
		(_signal (_internal FifoTransactionxS ~extieee.std_logic_1164.STD_LOGIC 0 328 (_architecture (_uni ))))
		(_signal (_internal FX2FifoWritexEB ~extieee.std_logic_1164.STD_LOGIC 0 329 (_architecture (_uni ))))
		(_signal (_internal FX2FifoPktEndxSB ~extieee.std_logic_1164.STD_LOGIC 0 330 (_architecture (_uni ))))
		(_signal (_internal SyncOutxSB ~extieee.std_logic_1164.STD_LOGIC 0 331 (_architecture (_uni ))))
		(_signal (_internal HostResetTimestampxS ~extieee.std_logic_1164.STD_LOGIC 0 332 (_architecture (_uni ))))
		(_signal (_internal TriggerxS ~extieee.std_logic_1164.STD_LOGIC 0 334 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~1328 0 336 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_signal (_internal AddressRegOutxD ~STD_LOGIC_VECTOR{9~downto~0}~1328 0 336 (_architecture (_uni ))))
		(_signal (_internal AddressRegWritexE ~extieee.std_logic_1164.STD_LOGIC 0 337 (_architecture (_uni ))))
		(_signal (_internal AddressRegOut8xD ~extieee.std_logic_1164.STD_LOGIC 0 338 (_architecture (_uni ))))
		(_signal (_internal IncxS ~extieee.std_logic_1164.STD_LOGIC 0 341 (_architecture (_uni ))))
		(_signal (_internal ReadADCvaluexE ~extieee.std_logic_1164.STD_LOGIC 0 344 (_architecture (_uni ))))
		(_signal (_internal ADCvalueReadyxS ~extieee.std_logic_1164.STD_LOGIC 0 344 (_architecture (_uni ))))
		(_signal (_internal ADCregInxD ~STD_LOGIC_VECTOR{13~downto~0}~1324 0 345 (_architecture (_uni ))))
		(_signal (_internal ADCregOutxD ~STD_LOGIC_VECTOR{13~downto~0}~1324 0 346 (_architecture (_uni ))))
		(_signal (_internal ADCregWritexE ~extieee.std_logic_1164.STD_LOGIC 0 347 (_architecture (_uni ))))
		(_signal (_internal ADCdataxD ~STD_LOGIC_VECTOR{13~downto~0}~1324 0 348 (_architecture (_uni ))))
		(_signal (_internal SBRet10xE ~extieee.std_logic_1164.STD_LOGIC 0 349 (_architecture (_uni ))))
		(_signal (_internal ADCsmRstxE ~extieee.std_logic_1164.STD_LOGIC 0 351 (_architecture (_uni ))))
		(_signal (_internal ADCclockxC ~extieee.std_logic_1164.STD_LOGIC 0 352 (_architecture (_uni ))))
		(_signal (_internal ADCoexEB ~extieee.std_logic_1164.STD_LOGIC 0 353 (_architecture (_uni ))))
		(_signal (_internal ADCstbyxE ~extieee.std_logic_1164.STD_LOGIC 0 354 (_architecture (_uni ))))
		(_signal (_internal ADCovrxS ~extieee.std_logic_1164.STD_LOGIC 0 355 (_architecture (_uni ))))
		(_signal (_internal CDVSTestSRRowClockxS ~extieee.std_logic_1164.STD_LOGIC 0 356 (_architecture (_uni ))))
		(_signal (_internal CDVSTestSRRowInxS ~extieee.std_logic_1164.STD_LOGIC 0 356 (_architecture (_uni ))))
		(_signal (_internal CDVSTestSRColClockxS ~extieee.std_logic_1164.STD_LOGIC 0 357 (_architecture (_uni ))))
		(_signal (_internal CDVSTestSRColInxS ~extieee.std_logic_1164.STD_LOGIC 0 357 (_architecture (_uni ))))
		(_signal (_internal CDVSTestColMode0xS ~extieee.std_logic_1164.STD_LOGIC 0 358 (_architecture (_uni ))))
		(_signal (_internal CDVSTestColMode1xS ~extieee.std_logic_1164.STD_LOGIC 0 358 (_architecture (_uni ))))
		(_signal (_internal CDVSTestApsTxGatexS ~extieee.std_logic_1164.STD_LOGIC 0 359 (_architecture (_uni ))))
		(_signal (_internal ExtTriggerxE ~extieee.std_logic_1164.STD_LOGIC 0 360 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{95~downto~0}~13 0 362 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 95)(i 0))))))
		(_signal (_internal SRDataOutxD ~STD_LOGIC_VECTOR{95~downto~0}~13 0 362 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1330 0 364 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal ExposurexD ~STD_LOGIC_VECTOR{15~downto~0}~1330 0 364 (_architecture (_uni ))))
		(_signal (_internal ColSettlexD ~STD_LOGIC_VECTOR{15~downto~0}~1330 0 364 (_architecture (_uni ))))
		(_signal (_internal RowSettlexD ~STD_LOGIC_VECTOR{15~downto~0}~1330 0 364 (_architecture (_uni ))))
		(_signal (_internal ResSettlexD ~STD_LOGIC_VECTOR{15~downto~0}~1330 0 364 (_architecture (_uni ))))
		(_signal (_internal FramePeriodxD ~STD_LOGIC_VECTOR{15~downto~0}~1330 0 365 (_architecture (_uni ))))
		(_signal (_internal TestPixelxE ~extieee.std_logic_1164.STD_LOGIC 0 366 (_architecture (_uni ))))
		(_signal (_internal SRoutxD ~extieee.std_logic_1164.STD_LOGIC 0 368 (_architecture (_uni ))))
		(_signal (_internal SRinxD ~extieee.std_logic_1164.STD_LOGIC 0 368 (_architecture (_uni ))))
		(_signal (_internal SRLatchxE ~extieee.std_logic_1164.STD_LOGIC 0 368 (_architecture (_uni ))))
		(_signal (_internal SRClockxC ~extieee.std_logic_1164.STD_LOGIC 0 368 (_architecture (_uni ))))
		(_signal (_internal RunADCxS ~extieee.std_logic_1164.STD_LOGIC 0 369 (_architecture (_uni ))))
		(_signal (_internal ADCStateOutputLEDxS ~extieee.std_logic_1164.STD_LOGIC 0 371 (_architecture (_uni ))))
		(_signal (_internal LockxS ~extieee.std_logic_1164.STD_LOGIC 0 374 (_architecture (_uni ))))
		(_signal (_internal FifoDataInxD ~STD_LOGIC_VECTOR{15~downto~0}~1330 0 377 (_architecture (_uni ))))
		(_signal (_internal FifoDataOutxD ~STD_LOGIC_VECTOR{15~downto~0}~1330 0 377 (_architecture (_uni ))))
		(_signal (_internal FifoWritexE ~extieee.std_logic_1164.STD_LOGIC 0 378 (_architecture (_uni ))))
		(_signal (_internal FifoReadxE ~extieee.std_logic_1164.STD_LOGIC 0 378 (_architecture (_uni ))))
		(_signal (_internal FifoEmptyxS ~extieee.std_logic_1164.STD_LOGIC 0 379 (_architecture (_uni ))))
		(_signal (_internal FifoAlmostEmptyxS ~extieee.std_logic_1164.STD_LOGIC 0 379 (_architecture (_uni ))))
		(_signal (_internal FifoFullxS ~extieee.std_logic_1164.STD_LOGIC 0 379 (_architecture (_uni ))))
		(_signal (_internal FifoAlmostFullxS ~extieee.std_logic_1164.STD_LOGIC 0 379 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1332 0 382 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal selectADC ~STD_LOGIC_VECTOR{1~downto~0}~1332 0 382 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1334 0 383 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal selectaddress ~STD_LOGIC_VECTOR{1~downto~0}~1334 0 383 (_architecture (_string \"01"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1336 0 384 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal selecttimestamp ~STD_LOGIC_VECTOR{1~downto~0}~1336 0 384 (_architecture (_string \"00"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1338 0 385 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal selecttrigger ~STD_LOGIC_VECTOR{1~downto~0}~1338 0 385 (_architecture (_string \"10"\))))
		(_process
			(line__388(_architecture 0 0 388 (_assignment (_simple)(_alias((IfClockxC)(IfClockxCI)))(_target(60))(_sensitivity(6)))))
			(line__389(_architecture 1 0 389 (_assignment (_simple)(_alias((ADCclockxCO)(ADCclockxC)))(_target(21))(_sensitivity(90)))))
			(line__402(_architecture 2 0 402 (_assignment (_simple)(_alias((CDVSTestBiasDiagSelxSO)(PA0xSIO)))(_target(34))(_sensitivity(14)))))
			(line__405(_architecture 3 0 405 (_assignment (_simple)(_alias((ResetxRB)(ResetxRBI)))(_target(61))(_sensitivity(7)))))
			(line__406(_architecture 4 0 406 (_assignment (_simple)(_target(62))(_sensitivity(7)))))
			(line__407(_architecture 5 0 407 (_assignment (_simple)(_alias((CounterResetxRB)(SynchronizerResetTimestampxSB)))(_target(64))(_sensitivity(65)))))
			(line__409(_architecture 6 0 409 (_assignment (_simple)(_alias((FX2FifoReadxEBO)(_string \"1"\)))(_target(3)))))
			(line__411(_architecture 7 0 411 (_assignment (_simple)(_alias((SyncInxAB)(Sync1xABI)))(_target(47))(_sensitivity(8)))))
			(line__424(_architecture 8 0 424 (_assignment (_simple)(_alias((ExposurexD)(SRDataOutxD(d_15_0))))(_target(103))(_sensitivity(102(d_15_0))))))
			(line__425(_architecture 9 0 425 (_assignment (_simple)(_alias((ColSettlexD)(SRDataOutxD(d_31_16))))(_target(104))(_sensitivity(102(d_31_16))))))
			(line__426(_architecture 10 0 426 (_assignment (_simple)(_alias((RowSettlexD)(SRDataOutxD(d_47_32))))(_target(105))(_sensitivity(102(d_47_32))))))
			(line__427(_architecture 11 0 427 (_assignment (_simple)(_alias((ResSettlexD)(SRDataOutxD(d_63_48))))(_target(106))(_sensitivity(102(d_63_48))))))
			(line__428(_architecture 12 0 428 (_assignment (_simple)(_alias((FramePeriodxD)(SRDataOutxD(d_79_64))))(_target(107))(_sensitivity(102(d_79_64))))))
			(line__429(_architecture 13 0 429 (_assignment (_simple)(_alias((TestPixelxE)(SRDataOutxD(94))))(_target(108))(_sensitivity(102(94))))))
			(line__430(_architecture 14 0 430 (_assignment (_simple)(_alias((SBRet10xE)(SRDataOutxD(95))))(_target(88))(_sensitivity(102(95))))))
			(line__447(_architecture 15 0 447 (_assignment (_simple)(_alias((FX2FifoDataxDIO)(FifoDataOutxD)))(_target(0))(_sensitivity(117)))))
			(line__479(_architecture 16 0 479 (_assignment (_simple)(_alias((ADCregInxD)(ADCdataxD)))(_target(84))(_sensitivity(87)))))
			(line__517(_architecture 17 0 517 (_assignment (_simple)(_alias((TimestampMasterxS)(_string \"1"\)))(_target(71)))))
			(line__587(_architecture 18 0 587 (_assignment (_simple)(_alias((ADCovrxS)(ADCovrxSI)))(_target(93))(_sensitivity(25)))))
			(line__588(_architecture 19 0 588 (_assignment (_simple)(_target(89))(_sensitivity(61)(63)))))
			(line__607(_architecture 20 0 607 (_assignment (_simple)(_alias((SynchOutxSBO)(SyncOutxSB)))(_target(9))(_sensitivity(75)))))
			(line__608(_architecture 21 0 608 (_assignment (_simple)(_alias((FX2FifoPktEndxSBO)(FX2FifoPktEndxSB)))(_target(4))(_sensitivity(74)))))
			(line__609(_architecture 22 0 609 (_assignment (_simple)(_alias((FX2FifoWritexEBO)(FX2FifoWritexEB)))(_target(2))(_sensitivity(73)))))
			(line__610(_architecture 23 0 610 (_assignment (_simple)(_alias((AERMonitorACKxSBO)(AERMonitorACKxSB)))(_target(42))(_sensitivity(50)))))
			(line__613(_architecture 24 0 613 (_assignment (_simple)(_target(55))(_sensitivity(57)(58)))))
			(line__617(_architecture 25 0 617 (_assignment (_simple)(_target(80))(_sensitivity(78(9))(78(8))))))
			(line__624(_architecture 26 0 624 (_assignment (_simple)(_target(116))(_sensitivity(44)(52)(70)(78(d_7_0))(78(9))(80)(85)))))
			(line__631(_architecture 27 0 631 (_assignment (_simple)(_alias((LED1xSO)(CDVSTestChipResetxRB)))(_target(37))(_sensitivity(19)))))
			(line__632(_architecture 28 0 632 (_assignment (_simple)(_alias((LED2xSO)(RunxS)))(_target(38))(_sensitivity(63)))))
			(line__633(_architecture 29 0 633 (_assignment (_simple)(_alias((LED3xSO)(ADCStateOutputLEDxS)))(_target(39))(_sensitivity(114)))))
			(line__636(_architecture 30 0 636 (_assignment (_simple)(_alias((CDVSTestChipResetxRBO)(CDVSTestChipResetxRB)))(_target(31))(_sensitivity(19)))))
			(line__642(_architecture 31 0 642 (_assignment (_simple)(_target(30))(_sensitivity(18)))))
			(line__644(_architecture 32 0 644 (_assignment (_simple)(_alias((HostResetTimestampxS)(PA7xSIO)))(_target(76))(_sensitivity(17)))))
			(line__645(_architecture 33 0 645 (_assignment (_simple)(_alias((RunxS)(PA3xSIO)))(_target(63))(_sensitivity(16)))))
			(line__646(_architecture 34 0 646 (_assignment (_simple)(_alias((ExtTriggerxE)(PA1xSIO)))(_target(101))(_sensitivity(15)))))
			(line__648(_architecture 35 0 648 (_assignment (_simple)(_alias((RunADCxS)(PC0xSIO)))(_target(113))(_sensitivity(10)))))
			(line__649(_architecture 36 0 649 (_assignment (_simple)(_alias((SRClockxC)(PC1xSIO)))(_target(112))(_sensitivity(11)))))
			(line__650(_architecture 37 0 650 (_assignment (_simple)(_alias((SRLatchxE)(PC2xSIO)))(_target(111))(_sensitivity(12)))))
			(line__651(_architecture 38 0 651 (_assignment (_simple)(_alias((SRinxD)(PC3xSIO)))(_target(110))(_sensitivity(13)))))
			(line__653(_architecture 39 0 653 (_assignment (_simple)(_alias((CDVSTestSRColClockxSO)(CDVSTestSRColClockxS)))(_target(27))(_sensitivity(96)))))
			(line__654(_architecture 40 0 654 (_assignment (_simple)(_alias((CDVSTestSRRowClockxSO)(CDVSTestSRRowClockxS)))(_target(26))(_sensitivity(94)))))
			(line__655(_architecture 41 0 655 (_assignment (_simple)(_alias((CDVSTestSRColInxSO)(CDVSTestSRColInxS)))(_target(29))(_sensitivity(97)))))
			(line__656(_architecture 42 0 656 (_assignment (_simple)(_alias((CDVSTestSRRowInxSO)(CDVSTestSRRowInxS)))(_target(28))(_sensitivity(95)))))
			(line__658(_architecture 43 0 658 (_assignment (_simple)(_alias((CDVSTestColMode0xSO)(CDVSTestColMode0xS)))(_target(32))(_sensitivity(98)))))
			(line__659(_architecture 44 0 659 (_assignment (_simple)(_alias((CDVSTestColMode1xSO)(CDVSTestColMode1xS)))(_target(33))(_sensitivity(99)))))
			(line__661(_architecture 45 0 661 (_assignment (_simple)(_alias((CDVSTestApsTxGatexSO)(CDVSTestApsTxGatexS)))(_target(36))(_sensitivity(100)))))
			(line__663(_architecture 46 0 663 (_assignment (_simple)(_alias((ADCstbyxEO)(ADCstbyxE)))(_target(24))(_sensitivity(92)))))
			(line__664(_architecture 47 0 664 (_assignment (_simple)(_alias((ADCoexEBO)(ADCoexEB)))(_target(23))(_sensitivity(91)))))
			(line__667(_architecture 48 0 667 (_assignment (_simple)(_alias((RxcolGxS)(_string \"0"\)))(_target(68)))))
			(line__668(_architecture 49 0 668 (_assignment (_simple)(_alias((UseLongAckxS)(_string \"0"\)))(_target(51)))))
			(line__674(_architecture 50 0 674 (_assignment (_simple)(_alias((DebugxSIO(0))(ADCStateOutputLEDxS)))(_target(40(0)))(_sensitivity(114)))))
			(synchronizer(_architecture 51 0 680 (_process (_target(48)(49))(_sensitivity(59)(49)(41))(_dssslsensitivity 1))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
	)
	(_static
		(514 )
		(33686274 33686018 33686018 514 )
	)
	(_model . Structural 55 -1
	)
)
I 000051 55 1674          1374142416112 Behavioral
(_unit VHDL (adcvalueready 0 25 (behavioral 0 36 ))
	(_version v63)
	(_time 1374142416113 2013.07.18 12:13:36)
	(_source (\./../../sourcecode/ADCvalueReady.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code c9ccce9cc49e9edecbc7d893cb)
	(_entity
		(_time 1372368070373)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in )(_event))))
		(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in ))))
		(_port (_internal RegisterWritexEI ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal ReadValuexEI ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal ValueReadyxSO ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
		(_type (_internal state 0 37 (_enum1 stidle stadcvalueready stread stadcvalueready2 (_to (i 0)(i 3)))))
		(_signal (_internal StatexDP state 0 40 (_architecture (_uni ))))
		(_signal (_internal StatexDN state 0 40 (_architecture (_uni ))))
		(_process
			(p_memless(_architecture 0 0 44 (_process (_simple)(_target(4)(6))(_sensitivity(2)(3)(5)))))
			(p_memoryzing(_architecture 1 0 78 (_process (_target(5))(_sensitivity(0)(1)(6))(_dssslsensitivity 2))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Behavioral 2 -1
	)
)
I 000051 55 2661          1374142416168 Behavioral
(_unit VHDL (cdvsresetstatemachine 0 25 (behavioral 0 37 ))
	(_version v63)
	(_time 1374142416169 2013.07.18 12:13:36)
	(_source (\./../../sourcecode/cDVSResetStateMachine.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 080d0c0e045e5a1f0d091a525c)
	(_entity
		(_time 1372368070692)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in )(_event))))
		(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in ))))
		(_port (_internal AERackxSBI ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal RxcolGxSI ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal cDVSresetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal CDVSresetxRBO ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ))))
		(_type (_internal state 0 38 (_enum1 stidle stevent stresetcdvs (_to (i 0)(i 2)))))
		(_signal (_internal StatexDP state 0 42 (_architecture (_uni ))))
		(_signal (_internal StatexDN state 0 42 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{18~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 18)(i 0))))))
		(_signal (_internal CountxDP ~STD_LOGIC_VECTOR{18~downto~0}~13 0 45 (_architecture (_uni ))))
		(_signal (_internal CountxDN ~STD_LOGIC_VECTOR{18~downto~0}~13 0 45 (_architecture (_uni ))))
		(_constant (_internal waitTime ~extSTD.STANDARD.INTEGER 0 47 (_architecture ((i 30)))))
		(_constant (_internal idleTime ~extSTD.STANDARD.INTEGER 0 48 (_architecture ((i 200000)))))
		(_process
			(p_memless(_architecture 0 0 53 (_process (_simple)(_target(5)(7)(9))(_sensitivity(2)(4)(6)(8)))))
			(p_memoryzing(_architecture 1 0 105 (_process (_target(6)(8))(_sensitivity(0)(1)(7)(9))(_dssslsensitivity 2))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_static
		(33686018 33686018 33686018 33686018 131586 )
		(33686018 33686018 33686018 33686018 131586 )
		(33686018 33686018 33686018 33686018 131586 )
		(33686018 33686018 33686018 33686018 131586 )
	)
	(_model . Behavioral 2 -1
	)
)
I 000051 55 2362          1374142416226 Behavioral
(_unit VHDL (shiftregister 0 30 (behavioral 0 42 ))
	(_version v63)
	(_time 1374142416227 2013.07.18 12:13:36)
	(_source (\./../../sourcecode/shiftRegister.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 3733333238606a213235236c64)
	(_entity
		(_time 1372368071005)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_generic (_internal width ~extSTD.STANDARD.NATURAL 0 32 \32\ (_entity ((i 32)))))
		(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in )(_event))))
		(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal LatchxEI ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in )(_event))))
		(_port (_internal DxDI ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ))))
		(_port (_internal QxDO ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{width-1~downto~0}~12 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal DataOutxDO ~STD_LOGIC_VECTOR{width-1~downto~0}~12 0 39 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{width-1~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_signal (_internal StatexD ~STD_LOGIC_VECTOR{width-1~downto~0}~13 0 45 (_architecture (_uni ))))
		(_process
			(p_latch(_architecture 0 0 50 (_process (_target(5))(_sensitivity(1)(2)(6))(_dssslsensitivity 2))))
			(line__60(_architecture 1 0 60 (_assignment (_simple)(_target(4))(_sensitivity(6(_index 5)))(_read(6(_index 6))))))
			(p_memorizing(_architecture 2 0 63 (_process (_simple)(_target(6(0))(6(_range 7))(6))(_sensitivity(0)(1))(_read(3)(6(_range 8))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . Behavioral 9 -1
	)
)
I 000052 55 11668         1374142416287 Behavioural
(_unit VHDL (adcstatemachine_tb 0 20 (behavioural 0 23 ))
	(_version v63)
	(_time 1374142416288 2013.07.18 12:13:36)
	(_source (\./../../ADCStateMachine_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 75707374742222627e7a612f25)
	(_entity
		(_time 1372368071331)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(ADCStateMachine
			(_object
				(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
				(_port (_internal ADCclockxCO ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_out ))))
				(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
				(_port (_internal ADCwordxDI ~STD_LOGIC_VECTOR{9~downto~0}~13 0 30 (_entity (_in ))))
				(_port (_internal ADCoutxDO ~STD_LOGIC_VECTOR{13~downto~0}~13 0 31 (_entity (_out ))))
				(_port (_internal ADCstbyxEO ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
				(_port (_internal ADCoexEBO ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ))))
				(_port (_internal ADCovrxSI ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
				(_port (_internal RegisterWritexEO ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
				(_port (_internal SRLatchxEI ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
				(_port (_internal RunADCxSI ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ))))
				(_port (_internal ExposurexDI ~STD_LOGIC_VECTOR{15~downto~0}~13 0 38 (_entity (_in ))))
				(_port (_internal ColSettlexDI ~STD_LOGIC_VECTOR{15~downto~0}~132 0 39 (_entity (_in ))))
				(_port (_internal RowSettlexDI ~STD_LOGIC_VECTOR{15~downto~0}~134 0 40 (_entity (_in ))))
				(_port (_internal ResSettlexDI ~STD_LOGIC_VECTOR{15~downto~0}~136 0 41 (_entity (_in ))))
				(_port (_internal FramePeriodxDI ~STD_LOGIC_VECTOR{15~downto~0}~138 0 42 (_entity (_in ))))
				(_port (_internal SBRet10xEI ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ))))
				(_port (_internal TestPixelxEI ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_in ))))
				(_port (_internal ExtTriggerxEI ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_in ))))
				(_port (_internal CDVSTestSRRowInxSO ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_out ))))
				(_port (_internal CDVSTestSRRowClockxSO ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_out ))))
				(_port (_internal CDVSTestSRColInxSO ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_out ))))
				(_port (_internal CDVSTestSRColClockxSO ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_out ))))
				(_port (_internal CDVSTestColMode0xSO ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_out ))))
				(_port (_internal CDVSTestColMode1xSO ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_out ))))
				(_port (_internal CDVSTestApsTxGatexSO ~extieee.std_logic_1164.STD_LOGIC 0 52 (_entity (_out ))))
				(_port (_internal ADCStateOutputLEDxSO ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_out ))))
			)
		)
	)
	(_instantiation ADCStateMachine_1 0 120 (_component ADCStateMachine )
		(_port
			((ClockxCI)(IfClockxC))
			((ADCclockxCO)(ADCclockxC))
			((ResetxRBI)(ResetxRB))
			((ADCwordxDI)(ADCwordxD))
			((ADCoutxDO)(ADCdataxD))
			((ADCstbyxEO)(ADCstbyxE))
			((ADCoexEBO)(ADCoexEB))
			((ADCovrxSI)(ADCovrxS))
			((RegisterWritexEO)(RegisterWritexE))
			((SRLatchxEI)(SRLatchxE))
			((RunADCxSI)(RunADCxS))
			((ExposurexDI)(ExposurexD))
			((ColSettlexDI)(ColSettlexD))
			((RowSettlexDI)(RowSettlexD))
			((ResSettlexDI)(ResSettlexD))
			((FramePeriodxDI)(FramePeriodxD))
			((SBRet10xEI)(SBRet10xE))
			((TestPixelxEI)(TestpixelxE))
			((ExtTriggerxEI)(ExtTriggerxE))
			((CDVSTestSRRowInxSO)(CDVSTestSRRowInxS))
			((CDVSTestSRRowClockxSO)(CDVSTestSRRowClockxS))
			((CDVSTestSRColInxSO)(CDVSTestSRColInxS))
			((CDVSTestSRColClockxSO)(CDVSTestSRColClockxS))
			((CDVSTestColMode0xSO)(CDVSTestColMode0xS))
			((CDVSTestColMode1xSO)(CDVSTestColMode1xS))
			((CDVSTestApsTxGatexSO)(CDVSTestApsTxGatexS))
			((ADCStateOutputLEDxSO)(ADCStateOutputLEDxS))
		)
		(_use (_entity . ADCStateMachine)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~13 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~13 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~132 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~134 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~136 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~138 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal IfClockxC ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ))))
		(_signal (_internal ADCclockxC ~extieee.std_logic_1164.STD_LOGIC 0 57 (_architecture (_uni ))))
		(_signal (_internal ResetxRB ~extieee.std_logic_1164.STD_LOGIC 0 58 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_signal (_internal ADCwordxD ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 59 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~1312 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_signal (_internal ADCdataxD ~STD_LOGIC_VECTOR{13~downto~0}~1312 0 60 (_architecture (_uni ))))
		(_signal (_internal ADCoexEB ~extieee.std_logic_1164.STD_LOGIC 0 61 (_architecture (_uni ))))
		(_signal (_internal ADCstbyxE ~extieee.std_logic_1164.STD_LOGIC 0 62 (_architecture (_uni ))))
		(_signal (_internal ADCovrxS ~extieee.std_logic_1164.STD_LOGIC 0 63 (_architecture (_uni ))))
		(_signal (_internal RegisterWritexE ~extieee.std_logic_1164.STD_LOGIC 0 64 (_architecture (_uni ))))
		(_signal (_internal SRLatchxE ~extieee.std_logic_1164.STD_LOGIC 0 65 (_architecture (_uni ))))
		(_signal (_internal RunADCxS ~extieee.std_logic_1164.STD_LOGIC 0 66 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 67 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal ExposurexD ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 67 (_architecture (_uni ))))
		(_signal (_internal ColSettlexD ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 68 (_architecture (_uni ))))
		(_signal (_internal RowSettlexD ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 69 (_architecture (_uni ))))
		(_signal (_internal ResSettlexD ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 70 (_architecture (_uni ))))
		(_signal (_internal FramePeriodxD ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 71 (_architecture (_uni ))))
		(_signal (_internal TestPixelxE ~extieee.std_logic_1164.STD_LOGIC 0 72 (_architecture (_uni ))))
		(_signal (_internal SBRet10xE ~extieee.std_logic_1164.STD_LOGIC 0 73 (_architecture (_uni ))))
		(_signal (_internal ExtTriggerxE ~extieee.std_logic_1164.STD_LOGIC 0 74 (_architecture (_uni ))))
		(_signal (_internal CDVSTestSRRowInxS ~extieee.std_logic_1164.STD_LOGIC 0 75 (_architecture (_uni ))))
		(_signal (_internal CDVSTestSRRowClockxS ~extieee.std_logic_1164.STD_LOGIC 0 76 (_architecture (_uni ))))
		(_signal (_internal CDVSTestSRColInxS ~extieee.std_logic_1164.STD_LOGIC 0 77 (_architecture (_uni ))))
		(_signal (_internal CDVSTestSRColClockxS ~extieee.std_logic_1164.STD_LOGIC 0 78 (_architecture (_uni ))))
		(_signal (_internal CDVSTestColMode0xS ~extieee.std_logic_1164.STD_LOGIC 0 79 (_architecture (_uni ))))
		(_signal (_internal CDVSTestColMode1xS ~extieee.std_logic_1164.STD_LOGIC 0 80 (_architecture (_uni ))))
		(_signal (_internal CDVSTestApsTxGatexS ~extieee.std_logic_1164.STD_LOGIC 0 81 (_architecture (_uni ))))
		(_signal (_internal ADCStateOutputLEDxS ~extieee.std_logic_1164.STD_LOGIC 0 82 (_architecture (_uni ))))
		(_constant (_internal Tpw_clk ~extSTD.STANDARD.TIME 0 84 (_architecture ((ns 4634391661857464543)))))
		(_process
			(clock_gen(_architecture 0 0 88 (_process (_wait_for)(_target(0)))))
			(line__94(_architecture 1 0 94 (_assignment (_simple)(_alias((ADCclockxC)(_string \"0"\)))(_target(1)))))
			(line__95(_architecture 2 0 95 (_assignment (_simple)(_target(2)))))
			(line__96(_architecture 3 0 96 (_assignment (_simple)(_target(3)))))
			(line__97(_architecture 4 0 97 (_assignment (_simple)(_target(4)))))
			(line__98(_architecture 5 0 98 (_assignment (_simple)(_alias((ADCoexEB)(_string \"0"\)))(_target(5)))))
			(line__99(_architecture 6 0 99 (_assignment (_simple)(_alias((ADCstbyxE)(_string \"0"\)))(_target(6)))))
			(line__100(_architecture 7 0 100 (_assignment (_simple)(_alias((RegisterWritexE)(_string \"0"\)))(_target(8)))))
			(line__101(_architecture 8 0 101 (_assignment (_simple)(_target(9)))))
			(line__102(_architecture 9 0 102 (_assignment (_simple)(_target(10)))))
			(line__103(_architecture 10 0 103 (_assignment (_simple)(_target(11)))))
			(line__104(_architecture 11 0 104 (_assignment (_simple)(_target(12)))))
			(line__105(_architecture 12 0 105 (_assignment (_simple)(_target(13)))))
			(line__106(_architecture 13 0 106 (_assignment (_simple)(_target(14)))))
			(line__107(_architecture 14 0 107 (_assignment (_simple)(_target(15)))))
			(line__108(_architecture 15 0 108 (_assignment (_simple)(_alias((TestPixelxE)(_string \"0"\)))(_target(16)))))
			(line__109(_architecture 16 0 109 (_assignment (_simple)(_alias((SBRet10xE)(_string \"0"\)))(_target(17)))))
			(line__110(_architecture 17 0 110 (_assignment (_simple)(_alias((ExtTriggerxE)(_string \"0"\)))(_target(18)))))
			(line__111(_architecture 18 0 111 (_assignment (_simple)(_alias((CDVSTestSRRowInxS)(_string \"0"\)))(_target(19)))))
			(line__112(_architecture 19 0 112 (_assignment (_simple)(_alias((CDVSTestSRRowClockxS)(_string \"0"\)))(_target(20)))))
			(line__113(_architecture 20 0 113 (_assignment (_simple)(_alias((CDVSTestSRColInxS)(_string \"0"\)))(_target(21)))))
			(line__114(_architecture 21 0 114 (_assignment (_simple)(_alias((CDVSTestSRColClockxS)(_string \"0"\)))(_target(22)))))
			(line__115(_architecture 22 0 115 (_assignment (_simple)(_alias((CDVSTestColMode0xS)(_string \"0"\)))(_target(23)))))
			(line__116(_architecture 23 0 116 (_assignment (_simple)(_alias((CDVSTestColMode1xS)(_string \"0"\)))(_target(24)))))
			(line__117(_architecture 24 0 117 (_assignment (_simple)(_alias((CDVSTestApsTxGatexS)(_string \"0"\)))(_target(25)))))
			(line__118(_architecture 25 0 118 (_assignment (_simple)(_alias((ADCStateOutputLEDxS)(_string \"0"\)))(_target(26)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
	(_static
		(33686274 50463491 771 )
		(67372036 67372036 67372036 1028 )
		(33686018 33686018 33686018 33686274 )
		(33686018 33686018 33686018 33751554 )
		(33686018 33686018 33686018 33686019 )
	)
	(_model . Behavioural 26 -1
	)
)
I 000051 55 13435         1374142416502 Behavioral
(_unit VHDL (adcstatemachine 0 25 (behavioral 0 57 ))
	(_version v63)
	(_time 1374142416503 2013.07.18 12:13:36)
	(_source (\./../../sourcecode/ADCStateMachine.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 4f4a464d1d1818584c49194d5e141a)
	(_entity
		(_time 1372368071665)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in ))))
		(_port (_internal ADCclockxCO ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_out ))))
		(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_port (_internal ADCwordxDI ~STD_LOGIC_VECTOR{9~downto~0}~12 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_port (_internal ADCoutxDO ~STD_LOGIC_VECTOR{13~downto~0}~12 0 32 (_entity (_out ))))
		(_port (_internal ADCstbyxEO ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ))))
		(_port (_internal ADCoexEBO ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ))))
		(_port (_internal ADCovrxSI ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal RegisterWritexEO ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
		(_port (_internal SRLatchxEI ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ))))
		(_port (_internal RunADCxSI ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal ExposurexDI ~STD_LOGIC_VECTOR{15~downto~0}~12 0 39 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal ColSettlexDI ~STD_LOGIC_VECTOR{15~downto~0}~122 0 40 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~124 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal RowSettlexDI ~STD_LOGIC_VECTOR{15~downto~0}~124 0 41 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~126 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal ResSettlexDI ~STD_LOGIC_VECTOR{15~downto~0}~126 0 42 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~128 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal FramePeriodxDI ~STD_LOGIC_VECTOR{15~downto~0}~128 0 43 (_entity (_in ))))
		(_port (_internal SBRet10xEI ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_in ))))
		(_port (_internal TestPixelxEI ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_in ))))
		(_port (_internal ExtTriggerxEI ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_in ))))
		(_port (_internal CDVSTestSRRowInxSO ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_out ))))
		(_port (_internal CDVSTestSRRowClockxSO ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_out ))))
		(_port (_internal CDVSTestSRColInxSO ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_out ))))
		(_port (_internal CDVSTestSRColClockxSO ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_out ))))
		(_port (_internal CDVSTestColMode0xSO ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_out ))))
		(_port (_internal CDVSTestColMode1xSO ~extieee.std_logic_1164.STD_LOGIC 0 52 (_entity (_out ))))
		(_port (_internal CDVSTestApsTxGatexSO ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_out ))))
		(_port (_internal ADCStateOutputLEDxSO ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_out ))))
		(_type (_internal ColState 0 58 (_enum1 stidle streset streleasereset streadreset stcountreset stnextreset stintegrate ststopintegrate streadsignal stcountsignal stnextsignal stwaitframe stresett stinitat streadresett stinitbt streadsignalt stwaitt (_to (i 0)(i 17)))))
		(_type (_internal RowState 0 59 (_enum1 stidle stfeedrow stinit stread stwrite strowdone stcolumndone stcolsettle (_to (i 0)(i 7)))))
		(_signal (_internal ResetxRB ~extieee.std_logic_1164.STD_LOGIC 0 61 (_architecture (_uni ))))
		(_signal (_internal StateColxDP ColState 0 64 (_architecture (_uni ))))
		(_signal (_internal StateColxDN ColState 0 64 (_architecture (_uni ))))
		(_signal (_internal StateRowxDP RowState 0 65 (_architecture (_uni ))))
		(_signal (_internal StateRowxDN RowState 0 65 (_architecture (_uni ))))
		(_signal (_internal ADCwordWritexE ~extieee.std_logic_1164.STD_LOGIC 0 66 (_architecture (_uni ))))
		(_signal (_internal ClockxC ~extieee.std_logic_1164.STD_LOGIC 0 67 (_architecture (_uni )(_event))))
		(_signal (_internal StateClockxC ~extieee.std_logic_1164.STD_LOGIC 0 68 (_architecture (_uni )(_event))))
		(_signal (_internal CDVSTestSRRowInxS ~extieee.std_logic_1164.STD_LOGIC 0 71 (_architecture (_uni ))))
		(_signal (_internal CDVSTestSRRowClockxS ~extieee.std_logic_1164.STD_LOGIC 0 71 (_architecture (_uni ))))
		(_signal (_internal CDVSTestSRColInxS ~extieee.std_logic_1164.STD_LOGIC 0 71 (_architecture (_uni ))))
		(_signal (_internal CDVSTestSRColClockxS ~extieee.std_logic_1164.STD_LOGIC 0 71 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 76 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal ADCoutMSBxS ~STD_LOGIC_VECTOR{3~downto~0}~13 0 76 (_architecture (_uni ))))
		(_signal (_internal StartPixelxS ~extieee.std_logic_1164.STD_LOGIC 0 77 (_internal (_uni ))))
		(_signal (_internal StartColxSN ~extieee.std_logic_1164.STD_LOGIC 0 78 (_architecture (_uni ))))
		(_signal (_internal StartColxSP ~extieee.std_logic_1164.STD_LOGIC 0 78 (_architecture (_uni ))))
		(_signal (_internal StartRowxSN ~extieee.std_logic_1164.STD_LOGIC 0 79 (_architecture (_uni ))))
		(_signal (_internal StartRowxSP ~extieee.std_logic_1164.STD_LOGIC 0 79 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{32~downto~0}~13 0 82 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 32)(i 0))))))
		(_signal (_internal DividerColxDP ~STD_LOGIC_VECTOR{32~downto~0}~13 0 82 (_architecture (_uni ))))
		(_signal (_internal DividerColxDN ~STD_LOGIC_VECTOR{32~downto~0}~13 0 82 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{16~downto~0}~13 0 83 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 16)(i 0))))))
		(_signal (_internal DividerRowxDP ~STD_LOGIC_VECTOR{16~downto~0}~13 0 83 (_architecture (_uni ))))
		(_signal (_internal DividerRowxDN ~STD_LOGIC_VECTOR{16~downto~0}~13 0 83 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{25~downto~0}~13 0 84 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 25)(i 0))))))
		(_signal (_internal ExposureTxD ~STD_LOGIC_VECTOR{25~downto~0}~13 0 84 (_architecture (_uni ))))
		(_signal (_internal FramePeriodxD ~STD_LOGIC_VECTOR{25~downto~0}~13 0 85 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 87 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal CountRowxDN ~STD_LOGIC_VECTOR{7~downto~0}~13 0 87 (_architecture (_uni ))))
		(_signal (_internal CountRowxDP ~STD_LOGIC_VECTOR{7~downto~0}~13 0 87 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~13 0 88 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_signal (_internal CountColxDN ~STD_LOGIC_VECTOR{17~downto~0}~13 0 88 (_architecture (_uni ))))
		(_signal (_internal CountColxDP ~STD_LOGIC_VECTOR{17~downto~0}~13 0 88 (_architecture (_uni ))))
		(_signal (_internal DoReadxS ~extieee.std_logic_1164.STD_LOGIC 0 89 (_architecture (_uni ))))
		(_signal (_internal ReadDonexS ~extieee.std_logic_1164.STD_LOGIC 0 89 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 90 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal ReadCyclexS ~STD_LOGIC_VECTOR{1~downto~0}~13 0 90 (_architecture (_uni ))))
		(_signal (_internal ColModexD ~STD_LOGIC_VECTOR{1~downto~0}~13 0 91 (_architecture (_uni ))))
		(_signal (_internal TxGatexE ~extieee.std_logic_1164.STD_LOGIC 0 92 (_architecture (_uni ))))
		(_constant (_internal SizeX ~extSTD.STANDARD.INTEGER 0 96 (_architecture ((i 240)))))
		(_constant (_internal SizeY ~extSTD.STANDARD.INTEGER 0 97 (_architecture ((i 180)))))
		(_process
			(line__101(_architecture 0 0 101 (_assignment (_simple)(_target(27))(_sensitivity(2)(18)))))
			(line__103(_architecture 1 0 103 (_assignment (_simple)(_alias((ClockxC)(ClockxCI)))(_target(33))(_sensitivity(0)))))
			(line__104(_architecture 2 0 104 (_assignment (_simple)(_alias((StateClockxC)(ClockxC)))(_target(34))(_sensitivity(33)))))
			(line__105(_architecture 3 0 105 (_assignment (_simple)(_target(1))(_sensitivity(33)))))
			(line__107(_architecture 4 0 107 (_assignment (_simple)(_alias((CDVSTestSRRowInxSO)(CDVSTestSRRowInxS)))(_target(19))(_sensitivity(35)))))
			(line__108(_architecture 5 0 108 (_assignment (_simple)(_alias((CDVSTestSRColInxSO)(CDVSTestSRColInxS)))(_target(21))(_sensitivity(37)))))
			(line__111(_architecture 6 0 111 (_assignment (_simple)(_alias((ADCoutxDO)(ADCoutMSBxS(d_3_0))(ADCwordxDI(d_9_0))))(_target(4))(_sensitivity(3(d_9_0))(39(d_3_0))))))
			(line__112(_architecture 7 0 112 (_assignment (_simple)(_target(39))(_sensitivity(42)(44)(57)))))
			(line__113(_architecture 8 0 113 (_assignment (_simple)(_alias((ADCstbyxEO)(_string \"0"\)))(_target(5)))))
			(line__114(_architecture 9 0 114 (_assignment (_simple)(_alias((ADCoexEBO)(_string \"0"\)))(_target(6)))))
			(line__116(_architecture 10 0 116 (_assignment (_simple)(_alias((CDVSTestColMode0xSO)(ColModexD(0))))(_target(23))(_sensitivity(58(0))))))
			(line__117(_architecture 11 0 117 (_assignment (_simple)(_target(24))(_sensitivity(17)(18)(58(1))))))
			(line__121(_architecture 12 0 121 (_assignment (_simple)(_alias((ADCStateOutputLEDxSO)(TestPixelxEI)))(_target(26))(_sensitivity(17)))))
			(line__123(_architecture 13 0 123 (_assignment (_simple)(_target(50))(_sensitivity(15)))))
			(line__124(_architecture 14 0 124 (_assignment (_simple)(_target(49))(_sensitivity(11)))))
			(line__126(_architecture 15 0 126 (_assignment (_simple)(_target(25))(_sensitivity(59)))))
			(p_col(_architecture 16 0 129 (_process (_simple)(_target(29)(37)(38)(41)(46)(53)(55)(57)(58)(59))(_sensitivity(10)(11)(12)(13)(14)(17)(28)(42)(45)(49)(50)(54)(56)))))
			(p_row(_architecture 17 0 322 (_process (_simple)(_target(8)(31)(32)(35)(36)(43)(48)(51)(56))(_sensitivity(12)(13)(28)(30)(47)(52)(55)(57))(_read(44)))))
			(p_memoryzing(_architecture 18 0 403 (_process (_target(28)(30)(42)(44)(45)(47)(52)(54))(_sensitivity(27)(34)(29)(31)(41)(43)(46)(48)(51)(53))(_dssslsensitivity 2))))
			(p_clock_chip(_architecture 19 0 440 (_process (_target(20)(22))(_sensitivity(27)(33)(36)(38))(_dssslsensitivity 2))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_static
		(33686018 33686018 770 )
		(514 )
		(771 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 514 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 2 )
		(770 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 514 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 2 )
		(515 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 )
		(33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 514 )
		(33686018 33686018 )
	)
	(_model . Behavioral 20 -1
	)
)
I 000051 55 2368          1374161890266 Behavioral
(_unit VHDL (wordregister 0 30 (behavioral 0 41 ))
	(_version v63)
	(_time 1374161890267 2013.07.18 17:38:10)
	(_source (\./../../sourcecode/wordRegister.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code b0b2e3e4e6e6e6a6b7b5a2eae4)
	(_entity
		(_time 1372368066647)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_generic (_internal width ~extSTD.STANDARD.NATURAL 0 32 \14\ (_entity ((i 14)))))
		(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in )(_event))))
		(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal WriteEnablexEI ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{width-1~downto~0}~12 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
		(_port (_internal DataInxDI ~STD_LOGIC_VECTOR{width-1~downto~0}~12 0 37 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{width-1~downto~0}~122 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal DataOutxDO ~STD_LOGIC_VECTOR{width-1~downto~0}~122 0 38 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{width-1~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_signal (_internal StatexDP ~STD_LOGIC_VECTOR{width-1~downto~0}~13 0 44 (_architecture (_uni ))))
		(_signal (_internal StatexDN ~STD_LOGIC_VECTOR{width-1~downto~0}~13 0 44 (_architecture (_uni ))))
		(_process
			(p_memless(_architecture 0 0 49 (_process (_simple)(_target(6)(4))(_sensitivity(5)(2)(3)))))
			(p_memorizing(_architecture 1 0 61 (_process (_target(5))(_sensitivity(0)(1)(6))(_dssslsensitivity 2))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . Behavioral 5 -1
	)
)
I 000050 55 19399         1374161890502 Structure
(_unit VHDL (aerfifo 0 14 (structure 0 30 ))
	(_version v63)
	(_time 1374161890503 2013.07.18 17:38:10)
	(_source (\./../../sourcecode/AERfifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(machxo(components)))
	(_code 9a99ce95cecccc8ccfc983c0cd)
	(_entity
		(_time 1372368066962)
		(_use (std(standard))(ieee(std_logic_1164))(machxo(components)))
	)
	(_component
		(fifo8ka
			(_object
				(_generic (_internal FULLPOINTER1 ~STD_LOGIC_VECTOR{13~downto~0}~13 0 47 (_entity -1 )))
				(_generic (_internal FULLPOINTER ~STD_LOGIC_VECTOR{13~downto~0}~132 0 48 (_entity -1 )))
				(_generic (_internal AFPOINTER1 ~STD_LOGIC_VECTOR{13~downto~0}~134 0 49 (_entity -1 )))
				(_generic (_internal AEPOINTER1 ~STD_LOGIC_VECTOR{13~downto~0}~136 0 50 (_entity -1 )))
				(_generic (_internal AFPOINTER ~STD_LOGIC_VECTOR{13~downto~0}~138 0 51 (_entity -1 )))
				(_generic (_internal AEPOINTER ~STD_LOGIC_VECTOR{13~downto~0}~1310 0 52 (_entity -1 )))
				(_generic (_internal CSDECODE_R ~STD_LOGIC_VECTOR{1~downto~0}~13 0 53 (_entity -1 )))
				(_generic (_internal CSDECODE_W ~STD_LOGIC_VECTOR{1~downto~0}~1312 0 54 (_entity -1 )))
				(_generic (_internal RESETMODE ~STRING~13 0 55 (_entity -1 )))
				(_generic (_internal REGMODE ~STRING~1313 0 55 (_entity -1 )))
				(_generic (_internal DATA_WIDTH_R ~extSTD.STANDARD.INTEGER 0 56 (_entity -1 )))
				(_generic (_internal DATA_WIDTH_W ~extSTD.STANDARD.INTEGER 0 56 (_entity -1 )))
				(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 58 (_entity (_in ))))
				(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 58 (_entity (_in ))))
				(_port (_internal DI2 ~extieee.std_logic_1164.STD_LOGIC 0 58 (_entity (_in ))))
				(_port (_internal DI3 ~extieee.std_logic_1164.STD_LOGIC 0 59 (_entity (_in ))))
				(_port (_internal DI4 ~extieee.std_logic_1164.STD_LOGIC 0 59 (_entity (_in ))))
				(_port (_internal DI5 ~extieee.std_logic_1164.STD_LOGIC 0 59 (_entity (_in ))))
				(_port (_internal DI6 ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_in ))))
				(_port (_internal DI7 ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_in ))))
				(_port (_internal DI8 ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_in ))))
				(_port (_internal DI9 ~extieee.std_logic_1164.STD_LOGIC 0 61 (_entity (_in ))))
				(_port (_internal DI10 ~extieee.std_logic_1164.STD_LOGIC 0 61 (_entity (_in ))))
				(_port (_internal DI11 ~extieee.std_logic_1164.STD_LOGIC 0 61 (_entity (_in ))))
				(_port (_internal DI12 ~extieee.std_logic_1164.STD_LOGIC 0 62 (_entity (_in ))))
				(_port (_internal DI13 ~extieee.std_logic_1164.STD_LOGIC 0 62 (_entity (_in ))))
				(_port (_internal DI14 ~extieee.std_logic_1164.STD_LOGIC 0 63 (_entity (_in ))))
				(_port (_internal DI15 ~extieee.std_logic_1164.STD_LOGIC 0 63 (_entity (_in ))))
				(_port (_internal DI16 ~extieee.std_logic_1164.STD_LOGIC 0 64 (_entity (_in ))))
				(_port (_internal DI17 ~extieee.std_logic_1164.STD_LOGIC 0 64 (_entity (_in ))))
				(_port (_internal DI18 ~extieee.std_logic_1164.STD_LOGIC 0 65 (_entity (_in ))))
				(_port (_internal DI19 ~extieee.std_logic_1164.STD_LOGIC 0 65 (_entity (_in ))))
				(_port (_internal DI20 ~extieee.std_logic_1164.STD_LOGIC 0 66 (_entity (_in ))))
				(_port (_internal DI21 ~extieee.std_logic_1164.STD_LOGIC 0 66 (_entity (_in ))))
				(_port (_internal DI22 ~extieee.std_logic_1164.STD_LOGIC 0 67 (_entity (_in ))))
				(_port (_internal DI23 ~extieee.std_logic_1164.STD_LOGIC 0 67 (_entity (_in ))))
				(_port (_internal DI24 ~extieee.std_logic_1164.STD_LOGIC 0 68 (_entity (_in ))))
				(_port (_internal DI25 ~extieee.std_logic_1164.STD_LOGIC 0 68 (_entity (_in ))))
				(_port (_internal DI26 ~extieee.std_logic_1164.STD_LOGIC 0 69 (_entity (_in ))))
				(_port (_internal DI27 ~extieee.std_logic_1164.STD_LOGIC 0 69 (_entity (_in ))))
				(_port (_internal DI28 ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_in ))))
				(_port (_internal DI29 ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_in ))))
				(_port (_internal DI30 ~extieee.std_logic_1164.STD_LOGIC 0 71 (_entity (_in ))))
				(_port (_internal DI31 ~extieee.std_logic_1164.STD_LOGIC 0 71 (_entity (_in ))))
				(_port (_internal DI32 ~extieee.std_logic_1164.STD_LOGIC 0 72 (_entity (_in ))))
				(_port (_internal DI33 ~extieee.std_logic_1164.STD_LOGIC 0 72 (_entity (_in ))))
				(_port (_internal DI34 ~extieee.std_logic_1164.STD_LOGIC 0 73 (_entity (_in ))))
				(_port (_internal DI35 ~extieee.std_logic_1164.STD_LOGIC 0 73 (_entity (_in ))))
				(_port (_internal FULLI ~extieee.std_logic_1164.STD_LOGIC 0 74 (_entity (_in ))))
				(_port (_internal CSW0 ~extieee.std_logic_1164.STD_LOGIC 0 74 (_entity (_in ))))
				(_port (_internal CSW1 ~extieee.std_logic_1164.STD_LOGIC 0 75 (_entity (_in ))))
				(_port (_internal EMPTYI ~extieee.std_logic_1164.STD_LOGIC 0 75 (_entity (_in ))))
				(_port (_internal CSR0 ~extieee.std_logic_1164.STD_LOGIC 0 76 (_entity (_in ))))
				(_port (_internal CSR1 ~extieee.std_logic_1164.STD_LOGIC 0 76 (_entity (_in ))))
				(_port (_internal WE ~extieee.std_logic_1164.STD_LOGIC 0 76 (_entity (_in ))))
				(_port (_internal RE ~extieee.std_logic_1164.STD_LOGIC 0 77 (_entity (_in ))))
				(_port (_internal CLKW ~extieee.std_logic_1164.STD_LOGIC 0 77 (_entity (_in ))))
				(_port (_internal CLKR ~extieee.std_logic_1164.STD_LOGIC 0 77 (_entity (_in ))))
				(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 78 (_entity (_in ))))
				(_port (_internal RPRST ~extieee.std_logic_1164.STD_LOGIC 0 78 (_entity (_in ))))
				(_port (_internal DO0 ~extieee.std_logic_1164.STD_LOGIC 0 79 (_entity (_out ))))
				(_port (_internal DO1 ~extieee.std_logic_1164.STD_LOGIC 0 79 (_entity (_out ))))
				(_port (_internal DO2 ~extieee.std_logic_1164.STD_LOGIC 0 80 (_entity (_out ))))
				(_port (_internal DO3 ~extieee.std_logic_1164.STD_LOGIC 0 80 (_entity (_out ))))
				(_port (_internal DO4 ~extieee.std_logic_1164.STD_LOGIC 0 81 (_entity (_out ))))
				(_port (_internal DO5 ~extieee.std_logic_1164.STD_LOGIC 0 81 (_entity (_out ))))
				(_port (_internal DO6 ~extieee.std_logic_1164.STD_LOGIC 0 82 (_entity (_out ))))
				(_port (_internal DO7 ~extieee.std_logic_1164.STD_LOGIC 0 82 (_entity (_out ))))
				(_port (_internal DO8 ~extieee.std_logic_1164.STD_LOGIC 0 83 (_entity (_out ))))
				(_port (_internal DO9 ~extieee.std_logic_1164.STD_LOGIC 0 83 (_entity (_out ))))
				(_port (_internal DO10 ~extieee.std_logic_1164.STD_LOGIC 0 84 (_entity (_out ))))
				(_port (_internal DO11 ~extieee.std_logic_1164.STD_LOGIC 0 84 (_entity (_out ))))
				(_port (_internal DO12 ~extieee.std_logic_1164.STD_LOGIC 0 85 (_entity (_out ))))
				(_port (_internal DO13 ~extieee.std_logic_1164.STD_LOGIC 0 85 (_entity (_out ))))
				(_port (_internal DO14 ~extieee.std_logic_1164.STD_LOGIC 0 86 (_entity (_out ))))
				(_port (_internal DO15 ~extieee.std_logic_1164.STD_LOGIC 0 86 (_entity (_out ))))
				(_port (_internal DO16 ~extieee.std_logic_1164.STD_LOGIC 0 87 (_entity (_out ))))
				(_port (_internal DO17 ~extieee.std_logic_1164.STD_LOGIC 0 87 (_entity (_out ))))
				(_port (_internal DO18 ~extieee.std_logic_1164.STD_LOGIC 0 88 (_entity (_out ))))
				(_port (_internal DO19 ~extieee.std_logic_1164.STD_LOGIC 0 88 (_entity (_out ))))
				(_port (_internal DO20 ~extieee.std_logic_1164.STD_LOGIC 0 89 (_entity (_out ))))
				(_port (_internal DO21 ~extieee.std_logic_1164.STD_LOGIC 0 89 (_entity (_out ))))
				(_port (_internal DO22 ~extieee.std_logic_1164.STD_LOGIC 0 90 (_entity (_out ))))
				(_port (_internal DO23 ~extieee.std_logic_1164.STD_LOGIC 0 90 (_entity (_out ))))
				(_port (_internal DO24 ~extieee.std_logic_1164.STD_LOGIC 0 91 (_entity (_out ))))
				(_port (_internal DO25 ~extieee.std_logic_1164.STD_LOGIC 0 91 (_entity (_out ))))
				(_port (_internal DO26 ~extieee.std_logic_1164.STD_LOGIC 0 92 (_entity (_out ))))
				(_port (_internal DO27 ~extieee.std_logic_1164.STD_LOGIC 0 92 (_entity (_out ))))
				(_port (_internal DO28 ~extieee.std_logic_1164.STD_LOGIC 0 93 (_entity (_out ))))
				(_port (_internal DO29 ~extieee.std_logic_1164.STD_LOGIC 0 93 (_entity (_out ))))
				(_port (_internal DO30 ~extieee.std_logic_1164.STD_LOGIC 0 94 (_entity (_out ))))
				(_port (_internal DO31 ~extieee.std_logic_1164.STD_LOGIC 0 94 (_entity (_out ))))
				(_port (_internal DO32 ~extieee.std_logic_1164.STD_LOGIC 0 95 (_entity (_out ))))
				(_port (_internal DO33 ~extieee.std_logic_1164.STD_LOGIC 0 95 (_entity (_out ))))
				(_port (_internal DO34 ~extieee.std_logic_1164.STD_LOGIC 0 96 (_entity (_out ))))
				(_port (_internal DO35 ~extieee.std_logic_1164.STD_LOGIC 0 96 (_entity (_out ))))
				(_port (_internal EF ~extieee.std_logic_1164.STD_LOGIC 0 97 (_entity (_out ))))
				(_port (_internal AEF ~extieee.std_logic_1164.STD_LOGIC 0 97 (_entity (_out ))))
				(_port (_internal AFF ~extieee.std_logic_1164.STD_LOGIC 0 97 (_entity (_out ))))
				(_port (_internal FF ~extieee.std_logic_1164.STD_LOGIC 0 98 (_entity (_out ))))
			)
		)
		(vhi
			(_object
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_out ))))
			)
		)
		(vlo
			(_object
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_out ))))
			)
		)
	)
	(_instantiation AERfifo_0_1 0 140 (_component fifo8ka )
		(_generic
			((FULLPOINTER1)(_string \"01111111110001"\))
			((FULLPOINTER)(_string \"01111111111001"\))
			((AFPOINTER1)(_string \"00011111010001"\))
			((AEPOINTER1)(_string \"00000001011111"\))
			((AFPOINTER)(_string \"00011111011001"\))
			((AEPOINTER)(_string \"00000001010111"\))
			((CSDECODE_R)(_string \"11"\))
			((CSDECODE_W)(_string \"11"\))
			((RESETMODE)(_string \"ASYNC"\))
			((REGMODE)(_string \"NOREG"\))
			((DATA_WIDTH_R)((i 9)))
			((DATA_WIDTH_W)((i 9)))
		)
		(_port
			((DI0)(Data(0)))
			((DI1)(Data(1)))
			((DI2)(Data(2)))
			((DI3)(Data(3)))
			((DI4)(Data(4)))
			((DI5)(Data(5)))
			((DI6)(Data(6)))
			((DI7)(Data(7)))
			((DI8)(Data(8)))
			((DI9)(scuba_vlo))
			((DI10)(scuba_vlo))
			((DI11)(scuba_vlo))
			((DI12)(scuba_vlo))
			((DI13)(scuba_vlo))
			((DI14)(scuba_vlo))
			((DI15)(scuba_vlo))
			((DI16)(scuba_vlo))
			((DI17)(scuba_vlo))
			((DI18)(scuba_vlo))
			((DI19)(scuba_vlo))
			((DI20)(scuba_vlo))
			((DI21)(scuba_vlo))
			((DI22)(scuba_vlo))
			((DI23)(scuba_vlo))
			((DI24)(scuba_vlo))
			((DI25)(scuba_vlo))
			((DI26)(scuba_vlo))
			((DI27)(scuba_vlo))
			((DI28)(scuba_vlo))
			((DI29)(scuba_vlo))
			((DI30)(scuba_vlo))
			((DI31)(scuba_vlo))
			((DI32)(scuba_vlo))
			((DI33)(scuba_vlo))
			((DI34)(scuba_vlo))
			((DI35)(scuba_vlo))
			((FULLI)(Full_int))
			((CSW0)(scuba_vhi))
			((CSW1)(scuba_vhi))
			((EMPTYI)(Empty_int))
			((CSR0)(scuba_vhi))
			((CSR1)(scuba_vhi))
			((WE)(WrEn))
			((RE)(RdEn))
			((CLKW)(WrClock))
			((CLKR)(RdClock))
			((RST)(Reset))
			((RPRST)(RPReset))
			((DO0)(Q(0)))
			((DO1)(Q(1)))
			((DO2)(Q(2)))
			((DO3)(Q(3)))
			((DO4)(Q(4)))
			((DO5)(Q(5)))
			((DO6)(Q(6)))
			((DO7)(Q(7)))
			((DO8)(Q(8)))
			((DO9)(_open))
			((DO10)(_open))
			((DO11)(_open))
			((DO12)(_open))
			((DO13)(_open))
			((DO14)(_open))
			((DO15)(_open))
			((DO16)(_open))
			((DO17)(_open))
			((DO18)(_open))
			((DO19)(_open))
			((DO20)(_open))
			((DO21)(_open))
			((DO22)(_open))
			((DO23)(_open))
			((DO24)(_open))
			((DO25)(_open))
			((DO26)(_open))
			((DO27)(_open))
			((DO28)(_open))
			((DO29)(_open))
			((DO30)(_open))
			((DO31)(_open))
			((DO32)(_open))
			((DO33)(_open))
			((DO34)(_open))
			((DO35)(_open))
			((EF)(Empty_int))
			((AEF)(AlmostEmpty))
			((AFF)(AlmostFull))
			((FF)(Full_int))
		)
		(_use (_entity machxo fifo8ka)
			(_generic
				((DATA_WIDTH_W)((i 9)))
				((DATA_WIDTH_R)((i 9)))
				((REGMODE)(_string \"NOREG"\))
				((RESETMODE)(_string \"ASYNC"\))
				((CSDECODE_W)(_string \"11"\))
				((CSDECODE_R)(_string \"11"\))
				((AEPOINTER)(_string \"00000001010111"\))
				((AEPOINTER1)(_string \"00000001011111"\))
				((AFPOINTER)(_string \"00011111011001"\))
				((AFPOINTER1)(_string \"00011111010001"\))
				((FULLPOINTER)(_string \"01111111111001"\))
				((FULLPOINTER1)(_string \"01111111110001"\))
			)
		)
	)
	(_instantiation scuba_vhi_inst 0 173 (_component vhi )
		(_port
			((Z)(scuba_vhi))
		)
		(_use (_entity machxo vhi)
		)
	)
	(_instantiation scuba_vlo_inst 0 176 (_component vlo )
		(_port
			((Z)(scuba_vlo))
		)
		(_use (_entity machxo vlo)
		)
	)
	(_instantiation AERfifo_1_0 0 179 (_component fifo8ka )
		(_generic
			((FULLPOINTER1)(_string \"00000000000000"\))
			((FULLPOINTER)(_string \"11111111111111"\))
			((AFPOINTER1)(_string \"00000000000000"\))
			((AEPOINTER1)(_string \"00000000000000"\))
			((AFPOINTER)(_string \"11111111111111"\))
			((AEPOINTER)(_string \"11111111111111"\))
			((CSDECODE_R)(_string \"11"\))
			((CSDECODE_W)(_string \"11"\))
			((RESETMODE)(_string \"ASYNC"\))
			((REGMODE)(_string \"NOREG"\))
			((DATA_WIDTH_R)((i 9)))
			((DATA_WIDTH_W)((i 9)))
		)
		(_port
			((DI0)(Data(9)))
			((DI1)(Data(10)))
			((DI2)(Data(11)))
			((DI3)(Data(12)))
			((DI4)(Data(13)))
			((DI5)(Data(14)))
			((DI6)(Data(15)))
			((DI7)(scuba_vlo))
			((DI8)(scuba_vlo))
			((DI9)(scuba_vlo))
			((DI10)(scuba_vlo))
			((DI11)(scuba_vlo))
			((DI12)(scuba_vlo))
			((DI13)(scuba_vlo))
			((DI14)(scuba_vlo))
			((DI15)(scuba_vlo))
			((DI16)(scuba_vlo))
			((DI17)(scuba_vlo))
			((DI18)(scuba_vlo))
			((DI19)(scuba_vlo))
			((DI20)(scuba_vlo))
			((DI21)(scuba_vlo))
			((DI22)(scuba_vlo))
			((DI23)(scuba_vlo))
			((DI24)(scuba_vlo))
			((DI25)(scuba_vlo))
			((DI26)(scuba_vlo))
			((DI27)(scuba_vlo))
			((DI28)(scuba_vlo))
			((DI29)(scuba_vlo))
			((DI30)(scuba_vlo))
			((DI31)(scuba_vlo))
			((DI32)(scuba_vlo))
			((DI33)(scuba_vlo))
			((DI34)(scuba_vlo))
			((DI35)(scuba_vlo))
			((FULLI)(Full_int))
			((CSW0)(scuba_vhi))
			((CSW1)(scuba_vhi))
			((EMPTYI)(Empty_int))
			((CSR0)(scuba_vhi))
			((CSR1)(scuba_vhi))
			((WE)(WrEn))
			((RE)(RdEn))
			((CLKW)(WrClock))
			((CLKR)(RdClock))
			((RST)(Reset))
			((RPRST)(RPReset))
			((DO0)(Q(9)))
			((DO1)(Q(10)))
			((DO2)(Q(11)))
			((DO3)(Q(12)))
			((DO4)(Q(13)))
			((DO5)(Q(14)))
			((DO6)(Q(15)))
			((DO7)(_open))
			((DO8)(_open))
			((DO9)(_open))
			((DO10)(_open))
			((DO11)(_open))
			((DO12)(_open))
			((DO13)(_open))
			((DO14)(_open))
			((DO15)(_open))
			((DO16)(_open))
			((DO17)(_open))
			((DO18)(_open))
			((DO19)(_open))
			((DO20)(_open))
			((DO21)(_open))
			((DO22)(_open))
			((DO23)(_open))
			((DO24)(_open))
			((DO25)(_open))
			((DO26)(_open))
			((DO27)(_open))
			((DO28)(_open))
			((DO29)(_open))
			((DO30)(_open))
			((DO31)(_open))
			((DO32)(_open))
			((DO33)(_open))
			((DO34)(_open))
			((DO35)(_open))
			((EF)(_open))
			((AEF)(_open))
			((AFF)(_open))
			((FF)(_open))
		)
		(_use (_entity machxo fifo8ka)
			(_generic
				((DATA_WIDTH_W)((i 9)))
				((DATA_WIDTH_R)((i 9)))
				((REGMODE)(_string \"NOREG"\))
				((RESETMODE)(_string \"ASYNC"\))
				((CSDECODE_W)(_string \"11"\))
				((CSDECODE_R)(_string \"11"\))
				((AEPOINTER)(_string \"11111111111111"\))
				((AEPOINTER1)(_string \"00000000000000"\))
				((AFPOINTER)(_string \"11111111111111"\))
				((AFPOINTER1)(_string \"00000000000000"\))
				((FULLPOINTER)(_string \"11111111111111"\))
				((FULLPOINTER1)(_string \"00000000000000"\))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal Data ~STD_LOGIC_VECTOR{15~downto~0}~12 0 16 (_entity (_in ))))
		(_port (_internal WrClock ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
		(_port (_internal RdClock ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
		(_port (_internal WrEn ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_in ))))
		(_port (_internal RdEn ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_in ))))
		(_port (_internal Reset ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_in ))))
		(_port (_internal RPReset ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal Q ~STD_LOGIC_VECTOR{15~downto~0}~122 0 23 (_entity (_out ))))
		(_port (_internal Empty ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_out ))))
		(_port (_internal Full ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_out ))))
		(_port (_internal AlmostEmpty ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_out ))))
		(_port (_internal AlmostFull ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_out ))))
		(_signal (_internal scuba_vhi ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_signal (_internal Empty_int ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal Full_int ~extieee.std_logic_1164.STD_LOGIC 0 35 (_architecture (_uni ))))
		(_signal (_internal scuba_vlo ~extieee.std_logic_1164.STD_LOGIC 0 36 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~13 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~132 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~134 0 49 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~136 0 50 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~138 0 51 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~1310 0 52 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 53 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1312 0 54 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_type (_internal ~STRING~13 0 55 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_type (_internal ~STRING~1313 0 55 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_process
			(line__211(_architecture 0 0 211 (_assignment (_simple)(_alias((Empty)(Empty_int)))(_target(8))(_sensitivity(13)))))
			(line__212(_architecture 1 0 212 (_assignment (_simple)(_alias((Full)(Full_int)))(_target(9))(_sensitivity(14)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_model . Structure 2 -1
	)
)
I 000033 55 1433 0 structure_con
(_configuration VHDL (structure_con 0 217 (AERfifo))
	(_version v63)
	(_time 1374161890513 2013.07.18 17:38:10)
	(_source (\./../../sourcecode/AERfifo.vhd\))
	(_use (std(standard))(machxo(components))(ieee(std_logic_1164)))
	(_code aaa8fcfcfffcfcbdafa4b9f1ff)
	(_architecture Structure
		(_instantiation AERfifo_0_1
			(_entity machxo fifo8ka V
				(_generic
					((DATA_WIDTH_W)(_code 0))
					((DATA_WIDTH_R)(_code 1))
					((REGMODE)(_code 2))
					((RESETMODE)(_code 3))
					((CSDECODE_W)(_code 4))
					((CSDECODE_R)(_code 5))
					((AEPOINTER)(_code 6))
					((AEPOINTER1)(_code 7))
					((AFPOINTER)(_code 8))
					((AFPOINTER1)(_code 9))
					((FULLPOINTER)(_code 10))
					((FULLPOINTER1)(_code 11))
				)
			)
		)
		(_instantiation scuba_vhi_inst
			(_entity machxo vhi V
			)
		)
		(_instantiation scuba_vlo_inst
			(_entity machxo vlo V
			)
		)
		(_instantiation AERfifo_1_0
			(_entity machxo fifo8ka V
				(_generic
					((DATA_WIDTH_W)(_code 12))
					((DATA_WIDTH_R)(_code 13))
					((REGMODE)(_code 14))
					((RESETMODE)(_code 15))
					((CSDECODE_W)(_code 16))
					((CSDECODE_R)(_code 17))
					((AEPOINTER)(_code 18))
					((AEPOINTER1)(_code 19))
					((AFPOINTER)(_code 20))
					((AFPOINTER1)(_code 21))
					((FULLPOINTER)(_code 22))
					((FULLPOINTER1)(_code 23))
				)
			)
		)
		(_model . Structure_CON__AERfifo__Structure__code__0 24 -1
		)
	)
)
I 000050 55 5069          1374161890585 Structure
(_unit VHDL (clockgen 0 14 (structure 0 24 ))
	(_version v63)
	(_time 1374161890586 2013.07.18 17:38:10)
	(_source (\./../../sourcecode/clockgen.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(machxo(components)))
	(_code f8fbaea8a3affaeefef6baa2ae)
	(_entity
		(_time 1372368067259)
		(_use (std(standard))(ieee(std_logic_1164))(machxo(components)))
	)
	(_component
		(vlo
			(_object
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
			)
		)
		(ehxpllc
			(_object
				(_generic (_internal DUTY ~extSTD.STANDARD.INTEGER 0 36 (_entity -1 )))
				(_generic (_internal PHASEADJ ~extSTD.STANDARD.INTEGER 0 36 (_entity -1 )))
				(_generic (_internal DELAY_CNTL ~STRING~13 0 37 (_entity -1 )))
				(_generic (_internal CLKOK_DIV ~extSTD.STANDARD.INTEGER 0 37 (_entity -1 )))
				(_generic (_internal FDEL ~extSTD.STANDARD.INTEGER 0 38 (_entity -1 )))
				(_generic (_internal CLKFB_DIV ~extSTD.STANDARD.INTEGER 0 38 (_entity -1 )))
				(_generic (_internal CLKOP_DIV ~extSTD.STANDARD.INTEGER 0 39 (_entity -1 )))
				(_generic (_internal CLKI_DIV ~extSTD.STANDARD.INTEGER 0 39 (_entity -1 )))
				(_port (_internal CLKI ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ))))
				(_port (_internal CLKFB ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ))))
				(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ))))
				(_port (_internal DDAMODE ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_in ))))
				(_port (_internal DDAIZR ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_in ))))
				(_port (_internal DDAILAG ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_in ))))
				(_port (_internal DDAIDEL0 ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ))))
				(_port (_internal DDAIDEL1 ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ))))
				(_port (_internal DDAIDEL2 ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ))))
				(_port (_internal CLKOP ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_out ))))
				(_port (_internal CLKOS ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_out ))))
				(_port (_internal CLKOK ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_out ))))
				(_port (_internal CLKINTFB ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_out ))))
				(_port (_internal LOCK ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_out ))))
			)
		)
	)
	(_instantiation scuba_vlo_inst 0 79 (_component vlo )
		(_port
			((Z)(scuba_vlo))
		)
		(_use (_entity machxo vlo)
		)
	)
	(_instantiation PLLCInst_0 0 82 (_component ehxpllc )
		(_generic
			((DUTY)((i 4)))
			((PHASEADJ)((i 0)))
			((DELAY_CNTL)(_string \"STATIC"\))
			((CLKOK_DIV)((i 2)))
			((FDEL)((i 0)))
			((CLKFB_DIV)((i 3)))
			((CLKOP_DIV)((i 8)))
			((CLKI_DIV)((i 1)))
		)
		(_port
			((CLKI)(CLK))
			((CLKFB)(CLKOP_t))
			((RST)(RESET))
			((DDAMODE)(scuba_vlo))
			((DDAIZR)(scuba_vlo))
			((DDAILAG)(scuba_vlo))
			((DDAIDEL0)(scuba_vlo))
			((DDAIDEL1)(scuba_vlo))
			((DDAIDEL2)(scuba_vlo))
			((CLKOP)(CLKOP_t))
			((CLKOS)(_open))
			((CLKOK)(_open))
			((CLKINTFB)(_open))
			((LOCK)(LOCK))
		)
		(_use (_entity machxo ehxpllc)
			(_generic
				((CLKI_DIV)((i 1)))
				((CLKFB_DIV)((i 3)))
				((CLKOP_DIV)((i 8)))
				((CLKOK_DIV)((i 2)))
				((PHASEADJ)((i 0)))
				((FDEL)((i 0)))
				((DUTY)((i 4)))
				((DELAY_CNTL)(_string \"STATIC"\))
			)
			(_port
				((clki)(CLKI))
				((clkfb)(CLKFB))
				((rst)(RST))
				((ddamode)(DDAMODE))
				((ddaizr)(DDAIZR))
				((ddailag)(DDAILAG))
				((ddaidel0)(DDAIDEL0))
				((ddaidel1)(DDAIDEL1))
				((ddaidel2)(DDAIDEL2))
				((clkos)(CLKOS))
				((clkop)(CLKOP))
				((clkok)(CLKOK))
				((lock)(LOCK))
				((clkintfb)(CLKINTFB))
			)
		)
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
		(_port (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
		(_port (_internal CLKOP ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_out ))))
		(_port (_internal LOCK ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_out ))))
		(_signal (_internal scuba_vlo ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ))))
		(_signal (_internal CLKOP_t ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_type (_internal ~STRING~13 0 37 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_process
			(line__94(_architecture 0 0 94 (_assignment (_simple)(_alias((CLKOP)(CLKOP_t)))(_target(2))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
	)
	(_model . Structure 1 -1
	)
)
I 000033 55 1120 0 structure_con
(_configuration VHDL (structure_con 0 99 (clockgen))
	(_version v63)
	(_time 1374161890593 2013.07.18 17:38:10)
	(_source (\./../../sourcecode/clockgen.vhd\))
	(_use (std(standard))(machxo(components))(ieee(std_logic_1164)))
	(_code f8faaea9f4aeaeeffdf9eba3ad)
	(_architecture Structure
		(_instantiation scuba_vlo_inst
			(_entity machxo vlo V
			)
		)
		(_instantiation PLLCInst_0
			(_entity machxo ehxpllc V
				(_generic
					((CLKI_DIV)(_code 0))
					((CLKFB_DIV)(_code 1))
					((CLKOP_DIV)(_code 2))
					((CLKOK_DIV)(_code 3))
					((PHASEADJ)(_code 4))
					((FDEL)(_code 5))
					((DUTY)(_code 6))
					((DELAY_CNTL)(_code 7))
				)
				(_port
					((clki)(CLKI))
					((clkfb)(CLKFB))
					((rst)(RST))
					((ddamode)(DDAMODE))
					((ddaizr)(DDAIZR))
					((ddailag)(DDAILAG))
					((ddaidel0)(DDAIDEL0))
					((ddaidel1)(DDAIDEL1))
					((ddaidel2)(DDAIDEL2))
					((clkos)(CLKOS))
					((clkop)(CLKOP))
					((clkok)(CLKOK))
					((lock)(LOCK))
					((clkintfb)(CLKINTFB))
				)
			)
		)
		(_model . Structure_CON__clockgen__Structure__code__0 8 -1
		)
	)
)
I 000051 55 1879          1374161890653 Behavioral
(_unit VHDL (earlypakettimer 0 25 (behavioral 0 33 ))
	(_version v63)
	(_time 1374161890654 2013.07.18 17:38:10)
	(_source (\./../../sourcecode/earlyPaketTimer.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 363565333160602066312f6d67)
	(_entity
		(_time 1372368067550)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in )(_event))))
		(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in ))))
		(_port (_internal ClearxSI ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal TimerExpiredxSO ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{20~downto~0}~13 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 20)(i 0))))))
		(_signal (_internal CountxDN ~STD_LOGIC_VECTOR{20~downto~0}~13 0 36 (_architecture (_uni ))))
		(_signal (_internal CountxDP ~STD_LOGIC_VECTOR{20~downto~0}~13 0 36 (_architecture (_uni ))))
		(_process
			(p_memless(_architecture 0 0 41 (_process (_simple)(_target(3)(4))(_sensitivity(2)(5)))))
			(p_memoryzing(_architecture 1 0 55 (_process (_target(5))(_sensitivity(0)(1)(4))(_dssslsensitivity 2))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 33686018 2 )
	)
	(_model . Behavioral 2 -1
	)
)
I 000051 55 1665          1374161890707 Behavioral
(_unit VHDL (eventbeforeoverflow 0 30 (behavioral 0 39 ))
	(_version v63)
	(_time 1374161890708 2013.07.18 17:38:10)
	(_source (\./../../sourcecode/EventBeforeOverflow.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 65663664663234733334713f36)
	(_entity
		(_time 1372368067881)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in )(_event))))
		(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal OverflowxDI ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal EventxDI ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal EventBeforeOverflowxDO ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
		(_type (_internal state 0 40 (_enum1 stidle stevent stoverflow (_to (i 0)(i 2)))))
		(_signal (_internal StatexDP state 0 42 (_architecture (_uni ))))
		(_signal (_internal StatexDN state 0 42 (_architecture (_uni ))))
		(_process
			(p_memless(_architecture 0 0 47 (_process (_simple)(_target(6)(4))(_sensitivity(5)(2)(3)))))
			(p_memorizing(_architecture 1 0 74 (_process (_target(5))(_sensitivity(0)(1)(6))(_dssslsensitivity 2))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Behavioral 2 -1
	)
)
I 000051 55 1935          1374161890764 Behavioral
(_unit VHDL (eventcounter 0 26 (behavioral 0 35 ))
	(_version v63)
	(_time 1374161890765 2013.07.18 17:38:10)
	(_source (\./../../sourcecode/eventCounter.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code a3a0f0f5a6f4f2b5f5a1b7f9f1)
	(_entity
		(_time 1372368068203)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal ClearxSI ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal IncrementxSI ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal OverflowxSO ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{8~downto~0}~13 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_signal (_internal CountxDP ~STD_LOGIC_VECTOR{8~downto~0}~13 0 37 (_architecture (_uni ))))
		(_signal (_internal CountxDN ~STD_LOGIC_VECTOR{8~downto~0}~13 0 37 (_architecture (_uni ))))
		(_process
			(p_memoryless(_architecture 0 0 41 (_process (_simple)(_target(6)(4))(_sensitivity(5)(2)(3)))))
			(p_memoryzing(_architecture 1 0 61 (_process (_target(5))(_sensitivity(0)(1)(6))(_dssslsensitivity 2))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33686018 2 )
		(33686018 33686018 2 )
		(33686018 33686018 2 )
	)
	(_model . Behavioral 2 -1
	)
)
I 000051 55 3232          1374161890820 Behavioral
(_unit VHDL (fifostatemachine 0 25 (behavioral 0 53 ))
	(_version v63)
	(_time 1374161890821 2013.07.18 17:38:10)
	(_source (\./../../sourcecode/fifoStatemachine.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code e2e1b2b1e9b5b0f4b3ecf1b9b7)
	(_entity
		(_time 1372368068503)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in )(_event))))
		(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in ))))
		(_port (_internal RunxSI ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal FifoTransactionxSO ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
		(_port (_internal FX2FifoInFullxSBI ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal FifoEmptyxSI ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
		(_port (_internal FifoReadxEO ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_out ))))
		(_port (_internal FX2FifoWritexEBO ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_out ))))
		(_port (_internal FX2FifoPktEndxSBO ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal FX2FifoAddressxDO ~STD_LOGIC_VECTOR{1~downto~0}~12 0 42 (_entity (_out ))))
		(_port (_internal IncEventCounterxSO ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_out ))))
		(_port (_internal ResetEventCounterxSO ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_out ))))
		(_port (_internal ResetEarlyPaketTimerxSO ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_out ))))
		(_port (_internal EarlyPaketTimerOverflowxSI ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_in ))))
		(_type (_internal state 0 54 (_enum1 stidle stearlypaket1 stsetupwrite1 stwrite (_to (i 0)(i 3)))))
		(_signal (_internal StatexDP state 0 57 (_architecture (_uni ))))
		(_signal (_internal StatexDN state 0 57 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR~13 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 1))))))
		(_constant (_internal EP2 ~STD_LOGIC_VECTOR~13 0 61 (_architecture (_string \"00"\))))
		(_type (_internal ~STD_LOGIC_VECTOR~131 0 62 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 1))))))
		(_constant (_internal EP6 ~STD_LOGIC_VECTOR~131 0 62 (_architecture (_string \"10"\))))
		(_process
			(p_memless(_architecture 0 0 68 (_process (_simple)(_target(15)(3)(6)(7)(8)(9)(10)(11)(12))(_sensitivity(14)(2)(4)(5)(13)))))
			(p_memoryzing(_architecture 1 0 127 (_process (_target(14))(_sensitivity(0)(1)(15))(_dssslsensitivity 2))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . Behavioral 2 -1
	)
)
I 000051 55 6993          1374161890882 Behavioral
(_unit VHDL (monitorstatemachine 0 25 (behavioral 0 68 ))
	(_version v63)
	(_time 1374161890883 2013.07.18 17:38:10)
	(_source (\./../../sourcecode/monitorStateMachine.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 202074247677213629262525667b73)
	(_entity
		(_time 1372368068804)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in )(_event))))
		(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in ))))
		(_port (_internal AERREQxSBI ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal AERACKxSBO ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
		(_port (_internal XxDI ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal UseLongAckxSI ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal FifoFullxSI ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in ))))
		(_port (_internal FifoWritexEO ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_out ))))
		(_port (_internal TimestampRegWritexEO ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_out ))))
		(_port (_internal AddressRegWritexEO ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal AddressTimestampSelectxSO ~STD_LOGIC_VECTOR{1~downto~0}~12 0 48 (_entity (_out ))))
		(_port (_internal ADCvalueReadyxSI ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_in ))))
		(_port (_internal ReadADCvaluexEO ~extieee.std_logic_1164.STD_LOGIC 0 52 (_entity (_out ))))
		(_port (_internal TimestampOverflowxSI ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_in ))))
		(_port (_internal TriggerxSI ~extieee.std_logic_1164.STD_LOGIC 0 58 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~122 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal AddressMSBxDO ~STD_LOGIC_VECTOR{1~downto~0}~122 0 61 (_entity (_out ))))
		(_port (_internal ResetTimestampxSBI ~extieee.std_logic_1164.STD_LOGIC 0 64 (_entity (_in ))))
		(_type (_internal state 0 69 (_enum1 stidle stwraddress stwrtime stwait stoverflow stresettimestamp stfifofull streqrelease stadc stadctime stwrtriggertime stwrtrigger (_to (i 0)(i 11)))))
		(_signal (_internal AERREQxSB ~extieee.std_logic_1164.STD_LOGIC 0 72 (_architecture (_uni ))))
		(_signal (_internal StatexDP state 0 75 (_architecture (_uni ))))
		(_signal (_internal StatexDN state 0 75 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 76 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal CountxDP ~STD_LOGIC_VECTOR{7~downto~0}~13 0 76 (_architecture (_uni ))))
		(_signal (_internal CountxDN ~STD_LOGIC_VECTOR{7~downto~0}~13 0 76 (_architecture (_uni ))))
		(_signal (_internal TriggerxDP ~extieee.std_logic_1164.STD_LOGIC 0 77 (_architecture (_uni ))))
		(_signal (_internal TriggerxDN ~extieee.std_logic_1164.STD_LOGIC 0 77 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 80 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal TimestampOverflowxDN ~STD_LOGIC_VECTOR{15~downto~0}~13 0 80 (_architecture (_uni ))))
		(_signal (_internal TimestampOverflowxDP ~STD_LOGIC_VECTOR{15~downto~0}~13 0 80 (_architecture (_uni ))))
		(_signal (_internal TimestampResetxDP ~extieee.std_logic_1164.STD_LOGIC 0 83 (_architecture (_uni ))))
		(_signal (_internal TimestampResetxDN ~extieee.std_logic_1164.STD_LOGIC 0 83 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 86 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal selectADC ~STD_LOGIC_VECTOR{1~downto~0}~13 0 86 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~132 0 87 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal selectaddress ~STD_LOGIC_VECTOR{1~downto~0}~132 0 87 (_architecture (_string \"01"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~134 0 88 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal selecttimestamp ~STD_LOGIC_VECTOR{1~downto~0}~134 0 88 (_architecture (_string \"00"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~136 0 89 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal selecttrigger ~STD_LOGIC_VECTOR{1~downto~0}~136 0 89 (_architecture (_string \"10"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~138 0 91 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal address ~STD_LOGIC_VECTOR{1~downto~0}~138 0 91 (_architecture (_string \"00"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1310 0 92 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal wrap ~STD_LOGIC_VECTOR{1~downto~0}~1310 0 92 (_architecture (_string \"10"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1312 0 93 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal timereset ~STD_LOGIC_VECTOR{1~downto~0}~1312 0 93 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 94 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal timestamp ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 94 (_architecture (_string \"01"\))))
		(_constant (_internal ackExtension ~extSTD.STANDARD.INTEGER 0 96 (_architecture ((i 5)))))
		(_process
			(line__99(_architecture 0 0 99 (_assignment (_simple)(_alias((AERREQxSB)(AERREQxSBI)))(_target(17))(_sensitivity(2)))))
			(p_memless(_architecture 1 0 102 (_process (_simple)(_target(19)(21)(23)(24)(27)(3)(7)(8)(9)(10)(12)(15))(_sensitivity(17)(18)(20)(22)(25)(26)(4)(5)(6)(11)(13)(14)(16)))))
			(p_memoryzing(_architecture 2 0 273 (_process (_target(18)(20)(22)(25)(26))(_sensitivity(0)(1)(19)(21)(23)(24)(27))(_dssslsensitivity 2))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_static
		(33686018 33686018 )
		(33686018 33686018 33686018 33686018 )
		(33686018 33686018 33686018 33686018 )
		(33686018 33686018 )
		(33686018 33686018 )
		(33686018 33686018 )
		(33686018 33686018 33686018 33686018 )
	)
	(_model . Behavioral 3 -1
	)
)
I 000051 55 4397          1374161890943 Behavioral
(_unit VHDL (synchronizerstatemachine 0 19 (behavioral 0 45 ))
	(_version v63)
	(_time 1374161890944 2013.07.18 17:38:10)
	(_source (\./../../sourcecode/synchronizerStateMachine.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 5f5e5c5d00085e49090847040c)
	(_entity
		(_time 1372368069110)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_in )(_event))))
		(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_in ))))
		(_port (_internal RunxSI ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_in ))))
		(_port (_internal ConfigxSI ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
		(_port (_internal SyncInxABI ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal SyncOutxSBO ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_port (_internal TriggerxSO ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
		(_port (_internal HostResetTimestampxSI ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal ResetTimestampxSBO ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_out ))))
		(_port (_internal IncrementCounterxSO ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_out ))))
		(_type (_internal state 0 46 (_enum1 stidle sttriggerinhigh sttriggerinlow stresetslaves strunslave stslavewaitedge (_to (i 0)(i 5)))))
		(_signal (_internal StatexDP state 0 49 (_architecture (_uni ))))
		(_signal (_internal StatexDN state 0 49 (_architecture (_uni ))))
		(_signal (_internal SyncInxSB ~extieee.std_logic_1164.STD_LOGIC 0 52 (_architecture (_uni ))))
		(_signal (_internal SyncInxSBN ~extieee.std_logic_1164.STD_LOGIC 0 52 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~13 0 56 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_signal (_internal DividerxDN ~STD_LOGIC_VECTOR{6~downto~0}~13 0 56 (_architecture (_uni ))))
		(_signal (_internal DividerxDP ~STD_LOGIC_VECTOR{6~downto~0}~13 0 56 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~13 0 57 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_signal (_internal CounterxDN ~STD_LOGIC_VECTOR{13~downto~0}~13 0 57 (_architecture (_uni ))))
		(_signal (_internal CounterxDP ~STD_LOGIC_VECTOR{13~downto~0}~13 0 57 (_architecture (_uni ))))
		(_constant (_internal counterInc ~extSTD.STANDARD.INTEGER 0 63 (_process 0 ((i 89)))))
		(_constant (_internal squareWaveHighTime ~extSTD.STANDARD.INTEGER 0 64 (_process 0 ((i 50)))))
		(_constant (_internal squareWavePeriod ~extSTD.STANDARD.INTEGER 0 65 (_process 0 ((i 100)))))
		(_constant (_internal timeout ~extSTD.STANDARD.INTEGER 0 66 (_process 0 ((i 1000)))))
		(_constant (_internal resetSlavesTime ~extSTD.STANDARD.INTEGER 0 67 (_process 0 ((i 6000)))))
		(_process
			(p_memless(_architecture 0 0 62 (_process (_simple)(_target(11)(14)(16)(5)(6)(8)(9))(_sensitivity(10)(12)(15)(17)(2)(3)(4)(7)))))
			(p_mem(_architecture 1 0 223 (_process (_target(10)(15)(17))(_sensitivity(0)(1)(11)(14)(16))(_dssslsensitivity 2))))
			(synchronizer(_architecture 2 0 240 (_process (_target(12)(13))(_sensitivity(0)(13)(4))(_dssslsensitivity 1))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_static
		(33686018 131586 )
		(33686018 33686018 33686018 514 )
		(33686018 131586 )
		(33686018 33686018 33686018 514 )
		(33686018 131586 )
		(33686018 33686018 33686018 514 )
		(33686018 131586 )
		(33686018 33686018 33686018 514 )
		(33686018 131586 )
		(33686018 33686018 33686018 514 )
		(33686018 131586 )
		(33686018 33686018 33686018 514 )
		(33686018 131586 )
		(33686018 33686018 33686018 514 )
		(33686018 131586 )
		(33686018 33686018 33686018 514 )
		(33686018 131586 )
		(33686018 33686018 33686018 514 )
	)
	(_model . Behavioral 3 -1
	)
)
I 000051 55 2474          1374161891005 Behavioral
(_unit VHDL (timestampcounter 0 25 (behavioral 0 36 ))
	(_version v63)
	(_time 1374161891006 2013.07.18 17:38:11)
	(_source (\./../../sourcecode/timestampCounter.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 9d9c9992c0ca9d8b9bc98ec6c8)
	(_entity
		(_time 1372368069416)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal IncrementxSI ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal OverflowxSO ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_port (_internal DataxDO ~STD_LOGIC_VECTOR{13~downto~0}~12 0 33 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{14~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 14)(i 0))))))
		(_signal (_internal CountxDP ~STD_LOGIC_VECTOR{14~downto~0}~13 0 38 (_architecture (_uni ))))
		(_signal (_internal CountxDN ~STD_LOGIC_VECTOR{14~downto~0}~13 0 38 (_architecture (_uni ))))
		(_signal (_internal MSbDelayedxDN ~extieee.std_logic_1164.STD_LOGIC 0 40 (_architecture (_uni ))))
		(_signal (_internal MSbDelayedxDP ~extieee.std_logic_1164.STD_LOGIC 0 40 (_architecture (_uni ))))
		(_process
			(line__44(_architecture 0 0 44 (_assignment (_simple)(_alias((DataxDO)(CountxDP(d_13_0))))(_target(4))(_sensitivity(5(d_13_0))))))
			(line__49(_architecture 1 0 49 (_assignment (_simple)(_target(3))(_sensitivity(5(14))(8)))))
			(p_memless(_architecture 2 0 52 (_process (_simple)(_target(6)(7))(_sensitivity(5)(2)))))
			(p_memoryzing(_architecture 3 0 65 (_process (_target(5)(8))(_sensitivity(0)(1)(6)(7))(_dssslsensitivity 2))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33686018 33686018 131586 )
	)
	(_model . Behavioral 4 -1
	)
)
I 000051 55 45678         1374161891302 Structural
(_unit VHDL (usbaer_top_level 0 26 (structural 0 102 ))
	(_version v63)
	(_time 1374161891303 2013.07.18 17:38:11)
	(_source (\./../../sourcecode/USBAER_top_level.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_code c5c4c191c39293d3c4c191c1d79cc2)
	(_entity
		(_time 1372368069749)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(clockgen
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 136 (_entity (_in ))))
				(_port (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 137 (_entity (_in ))))
				(_port (_internal CLKOP ~extieee.std_logic_1164.STD_LOGIC 0 138 (_entity (_out ))))
				(_port (_internal LOCK ~extieee.std_logic_1164.STD_LOGIC 0 139 (_entity (_out ))))
			)
		)
		(shiftRegister
			(_object
				(_generic (_internal width ~extSTD.STANDARD.NATURAL 0 124 (_entity -1 )))
				(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 126 (_entity (_in ))))
				(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 127 (_entity (_in ))))
				(_port (_internal LatchxEI ~extieee.std_logic_1164.STD_LOGIC 0 128 (_entity (_in ))))
				(_port (_internal DxDI ~extieee.std_logic_1164.STD_LOGIC 0 129 (_entity (_in ))))
				(_port (_internal QxDO ~extieee.std_logic_1164.STD_LOGIC 0 130 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{width-1~downto~0}~13 0 131 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 52 )(i 0))))))
				(_port (_internal DataOutxDO ~STD_LOGIC_VECTOR{width-1~downto~0}~13 0 131 (_entity (_out ))))
			)
		)
		(AERfifo
			(_object
				(_port (_internal Data ~STD_LOGIC_VECTOR{15~downto~0}~1320 0 267 (_entity (_in ))))
				(_port (_internal WrClock ~extieee.std_logic_1164.STD_LOGIC 0 268 (_entity (_in ))))
				(_port (_internal RdClock ~extieee.std_logic_1164.STD_LOGIC 0 269 (_entity (_in ))))
				(_port (_internal WrEn ~extieee.std_logic_1164.STD_LOGIC 0 270 (_entity (_in ))))
				(_port (_internal RdEn ~extieee.std_logic_1164.STD_LOGIC 0 271 (_entity (_in ))))
				(_port (_internal Reset ~extieee.std_logic_1164.STD_LOGIC 0 272 (_entity (_in ))))
				(_port (_internal RPReset ~extieee.std_logic_1164.STD_LOGIC 0 273 (_entity (_in ))))
				(_port (_internal Q ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 274 (_entity (_out ))))
				(_port (_internal Empty ~extieee.std_logic_1164.STD_LOGIC 0 275 (_entity (_out ))))
				(_port (_internal Full ~extieee.std_logic_1164.STD_LOGIC 0 276 (_entity (_out ))))
				(_port (_internal AlmostEmpty ~extieee.std_logic_1164.STD_LOGIC 0 277 (_entity (_out ))))
				(_port (_internal AlmostFull ~extieee.std_logic_1164.STD_LOGIC 0 278 (_entity (_out ))))
			)
		)
		(wordRegister
			(_object
				(_generic (_internal width ~extSTD.STANDARD.NATURAL 0 230 (_entity -1 ((i 14)))))
				(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 232 (_entity (_in ))))
				(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 233 (_entity (_in ))))
				(_port (_internal WriteEnablexEI ~extieee.std_logic_1164.STD_LOGIC 0 234 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{width-1~downto~0}~1314 0 235 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 53 )(i 0))))))
				(_port (_internal DataInxDI ~STD_LOGIC_VECTOR{width-1~downto~0}~1314 0 235 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{width-1~downto~0}~1316 0 236 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 54 )(i 0))))))
				(_port (_internal DataOutxDO ~STD_LOGIC_VECTOR{width-1~downto~0}~1316 0 236 (_entity (_out ))))
			)
		)
		(earlyPaketTimer
			(_object
				(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 259 (_entity (_in ))))
				(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 260 (_entity (_in ))))
				(_port (_internal ClearxSI ~extieee.std_logic_1164.STD_LOGIC 0 261 (_entity (_in ))))
				(_port (_internal TimerExpiredxSO ~extieee.std_logic_1164.STD_LOGIC 0 262 (_entity (_out ))))
			)
		)
		(eventCounter
			(_object
				(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 241 (_entity (_in ))))
				(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 242 (_entity (_in ))))
				(_port (_internal ClearxSI ~extieee.std_logic_1164.STD_LOGIC 0 243 (_entity (_in ))))
				(_port (_internal IncrementxSI ~extieee.std_logic_1164.STD_LOGIC 0 244 (_entity (_in ))))
				(_port (_internal OverflowxSO ~extieee.std_logic_1164.STD_LOGIC 0 245 (_entity (_out ))))
			)
		)
		(timestampCounter
			(_object
				(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 250 (_entity (_in ))))
				(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 251 (_entity (_in ))))
				(_port (_internal IncrementxSI ~extieee.std_logic_1164.STD_LOGIC 0 252 (_entity (_in ))))
				(_port (_internal OverflowxSO ~extieee.std_logic_1164.STD_LOGIC 0 253 (_entity (_out ))))
				(_port (_internal DataxDO ~STD_LOGIC_VECTOR{13~downto~0}~1318 0 254 (_entity (_out ))))
			)
		)
		(synchronizerStateMachine
			(_object
				(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 154 (_entity (_in ))))
				(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 155 (_entity (_in ))))
				(_port (_internal RunxSI ~extieee.std_logic_1164.STD_LOGIC 0 156 (_entity (_in ))))
				(_port (_internal ConfigxSI ~extieee.std_logic_1164.STD_LOGIC 0 157 (_entity (_in ))))
				(_port (_internal SyncInxABI ~extieee.std_logic_1164.STD_LOGIC 0 158 (_entity (_in ))))
				(_port (_internal SyncOutxSBO ~extieee.std_logic_1164.STD_LOGIC 0 159 (_entity (_out ))))
				(_port (_internal TriggerxSO ~extieee.std_logic_1164.STD_LOGIC 0 160 (_entity (_out ))))
				(_port (_internal HostResetTimestampxSI ~extieee.std_logic_1164.STD_LOGIC 0 161 (_entity (_in ))))
				(_port (_internal ResetTimestampxSBO ~extieee.std_logic_1164.STD_LOGIC 0 162 (_entity (_out ))))
				(_port (_internal IncrementCounterxSO ~extieee.std_logic_1164.STD_LOGIC 0 163 (_entity (_out ))))
			)
		)
		(fifoStatemachine
			(_object
				(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 106 (_entity (_in ))))
				(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 107 (_entity (_in ))))
				(_port (_internal RunxSI ~extieee.std_logic_1164.STD_LOGIC 0 108 (_entity (_in ))))
				(_port (_internal FifoTransactionxSO ~extieee.std_logic_1164.STD_LOGIC 0 109 (_entity (_out ))))
				(_port (_internal FX2FifoInFullxSBI ~extieee.std_logic_1164.STD_LOGIC 0 110 (_entity (_in ))))
				(_port (_internal FifoEmptyxSI ~extieee.std_logic_1164.STD_LOGIC 0 111 (_entity (_in ))))
				(_port (_internal FifoReadxEO ~extieee.std_logic_1164.STD_LOGIC 0 112 (_entity (_out ))))
				(_port (_internal FX2FifoWritexEBO ~extieee.std_logic_1164.STD_LOGIC 0 113 (_entity (_out ))))
				(_port (_internal FX2FifoPktEndxSBO ~extieee.std_logic_1164.STD_LOGIC 0 114 (_entity (_out ))))
				(_port (_internal FX2FifoAddressxDO ~STD_LOGIC_VECTOR{1~downto~0}~13 0 115 (_entity (_out ))))
				(_port (_internal IncEventCounterxSO ~extieee.std_logic_1164.STD_LOGIC 0 116 (_entity (_out ))))
				(_port (_internal ResetEventCounterxSO ~extieee.std_logic_1164.STD_LOGIC 0 117 (_entity (_out ))))
				(_port (_internal ResetEarlyPaketTimerxSO ~extieee.std_logic_1164.STD_LOGIC 0 118 (_entity (_out ))))
				(_port (_internal EarlyPaketTimerOverflowxSI ~extieee.std_logic_1164.STD_LOGIC 0 119 (_entity (_in ))))
			)
		)
		(monitorStateMachine
			(_object
				(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 168 (_entity (_in ))))
				(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 169 (_entity (_in ))))
				(_port (_internal AERREQxSBI ~extieee.std_logic_1164.STD_LOGIC 0 170 (_entity (_in ))))
				(_port (_internal AERACKxSBO ~extieee.std_logic_1164.STD_LOGIC 0 171 (_entity (_out ))))
				(_port (_internal XxDI ~extieee.std_logic_1164.STD_LOGIC 0 172 (_entity (_in ))))
				(_port (_internal UseLongAckxSI ~extieee.std_logic_1164.STD_LOGIC 0 173 (_entity (_in ))))
				(_port (_internal FifoFullxSI ~extieee.std_logic_1164.STD_LOGIC 0 174 (_entity (_in ))))
				(_port (_internal FifoWritexEO ~extieee.std_logic_1164.STD_LOGIC 0 175 (_entity (_out ))))
				(_port (_internal TimestampRegWritexEO ~extieee.std_logic_1164.STD_LOGIC 0 176 (_entity (_out ))))
				(_port (_internal AddressRegWritexEO ~extieee.std_logic_1164.STD_LOGIC 0 177 (_entity (_out ))))
				(_port (_internal AddressTimestampSelectxSO ~STD_LOGIC_VECTOR{1~downto~0}~132 0 178 (_entity (_out ))))
				(_port (_internal ADCvalueReadyxSI ~extieee.std_logic_1164.STD_LOGIC 0 179 (_entity (_in ))))
				(_port (_internal ReadADCvaluexEO ~extieee.std_logic_1164.STD_LOGIC 0 180 (_entity (_out ))))
				(_port (_internal TimestampOverflowxSI ~extieee.std_logic_1164.STD_LOGIC 0 181 (_entity (_in ))))
				(_port (_internal TriggerxSI ~extieee.std_logic_1164.STD_LOGIC 0 182 (_entity (_in ))))
				(_port (_internal AddressMSBxDO ~STD_LOGIC_VECTOR{1~downto~0}~134 0 183 (_entity (_out ))))
				(_port (_internal ResetTimestampxSBI ~extieee.std_logic_1164.STD_LOGIC 0 184 (_entity (_in ))))
			)
		)
		(ADCStateMachine
			(_object
				(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 190 (_entity (_in ))))
				(_port (_internal ADCclockxCO ~extieee.std_logic_1164.STD_LOGIC 0 191 (_entity (_out ))))
				(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 192 (_entity (_in ))))
				(_port (_internal ADCwordxDI ~STD_LOGIC_VECTOR{9~downto~0}~13 0 193 (_entity (_in ))))
				(_port (_internal ADCoutxDO ~STD_LOGIC_VECTOR{13~downto~0}~13 0 194 (_entity (_out ))))
				(_port (_internal ADCoexEBO ~extieee.std_logic_1164.STD_LOGIC 0 195 (_entity (_out ))))
				(_port (_internal ADCstbyxEO ~extieee.std_logic_1164.STD_LOGIC 0 196 (_entity (_out ))))
				(_port (_internal ADCovrxSI ~extieee.std_logic_1164.STD_LOGIC 0 197 (_entity (_in ))))
				(_port (_internal RegisterWritexEO ~extieee.std_logic_1164.STD_LOGIC 0 198 (_entity (_out ))))
				(_port (_internal SRLatchxEI ~extieee.std_logic_1164.STD_LOGIC 0 199 (_entity (_in ))))
				(_port (_internal RunADCxSI ~extieee.std_logic_1164.STD_LOGIC 0 200 (_entity (_in ))))
				(_port (_internal ExposurexDI ~STD_LOGIC_VECTOR{15~downto~0}~13 0 201 (_entity (_in ))))
				(_port (_internal ColSettlexDI ~STD_LOGIC_VECTOR{15~downto~0}~136 0 202 (_entity (_in ))))
				(_port (_internal RowSettlexDI ~STD_LOGIC_VECTOR{15~downto~0}~138 0 203 (_entity (_in ))))
				(_port (_internal ResSettlexDI ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 204 (_entity (_in ))))
				(_port (_internal FramePeriodxDI ~STD_LOGIC_VECTOR{15~downto~0}~1312 0 205 (_entity (_in ))))
				(_port (_internal SBRet10xEI ~extieee.std_logic_1164.STD_LOGIC 0 206 (_entity (_in ))))
				(_port (_internal TestPixelxEI ~extieee.std_logic_1164.STD_LOGIC 0 207 (_entity (_in ))))
				(_port (_internal ExtTriggerxEI ~extieee.std_logic_1164.STD_LOGIC 0 208 (_entity (_in ))))
				(_port (_internal CDVSTestSRRowInxSO ~extieee.std_logic_1164.STD_LOGIC 0 209 (_entity (_out ))))
				(_port (_internal CDVSTestSRRowClockxSO ~extieee.std_logic_1164.STD_LOGIC 0 210 (_entity (_out ))))
				(_port (_internal CDVSTestSRColInxSO ~extieee.std_logic_1164.STD_LOGIC 0 211 (_entity (_out ))))
				(_port (_internal CDVSTestSRColClockxSO ~extieee.std_logic_1164.STD_LOGIC 0 212 (_entity (_out ))))
				(_port (_internal CDVSTestColMode0xSO ~extieee.std_logic_1164.STD_LOGIC 0 213 (_entity (_out ))))
				(_port (_internal CDVSTestColMode1xSO ~extieee.std_logic_1164.STD_LOGIC 0 214 (_entity (_out ))))
				(_port (_internal CDVSTestApsTxGatexSO ~extieee.std_logic_1164.STD_LOGIC 0 215 (_entity (_out ))))
				(_port (_internal ADCStateOutputLEDxSO ~extieee.std_logic_1164.STD_LOGIC 0 216 (_entity (_out ))))
			)
		)
		(ADCvalueReady
			(_object
				(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 221 (_entity (_in ))))
				(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 222 (_entity (_in ))))
				(_port (_internal RegisterWritexEI ~extieee.std_logic_1164.STD_LOGIC 0 223 (_entity (_in ))))
				(_port (_internal ReadValuexEI ~extieee.std_logic_1164.STD_LOGIC 0 224 (_entity (_in ))))
				(_port (_internal ValueReadyxSO ~extieee.std_logic_1164.STD_LOGIC 0 225 (_entity (_out ))))
			)
		)
		(cDVSResetStateMachine
			(_object
				(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 144 (_entity (_in ))))
				(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 145 (_entity (_in ))))
				(_port (_internal AERackxSBI ~extieee.std_logic_1164.STD_LOGIC 0 146 (_entity (_in ))))
				(_port (_internal RxcolGxSI ~extieee.std_logic_1164.STD_LOGIC 0 147 (_entity (_in ))))
				(_port (_internal cDVSresetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 148 (_entity (_in ))))
				(_port (_internal CDVSresetxRBO ~extieee.std_logic_1164.STD_LOGIC 0 149 (_entity (_out ))))
			)
		)
	)
	(_instantiation uClockGen 0 392 (_component clockgen )
		(_port
			((CLK)(IFClockxCI))
			((RESET)(ResetxR))
			((CLKOP)(ClockxC))
			((LOCK)(LockxS))
		)
		(_use (_entity . clockgen)
		)
	)
	(_instantiation shiftRegister_1 0 414 (_component shiftRegister )
		(_generic
			((width)((i 96)))
		)
		(_port
			((ClockxCI)(SRClockxC))
			((ResetxRBI)(ResetxRB))
			((LatchxEI)(SRLatchxE))
			((DxDI)(SRinxD))
			((QxDO)(SRoutxD))
			((DataOutxDO)(SRDataOutxD))
		)
		(_use (_entity . shiftRegister)
			(_generic
				((width)((i 96)))
			)
			(_port
				((ClockxCI)(ClockxCI))
				((ResetxRBI)(ResetxRBI))
				((LatchxEI)(LatchxEI))
				((DxDI)(DxDI))
				((QxDO)(QxDO))
				((DataOutxDO)(DataOutxDO))
			)
		)
	)
	(_instantiation uFifo 0 433 (_component AERfifo )
		(_port
			((Data)(FifoDataInxD))
			((WrClock)(ClockxC))
			((RdClock)(IfClockxC))
			((WrEn)(FifoWritexE))
			((RdEn)(FifoReadxE))
			((Reset)(ResetxR))
			((RPReset)(ResetxR))
			((Q)(FifoDataOutxD))
			((Empty)(FifoEmptyxS))
			((Full)(FifoFullxS))
			((AlmostEmpty)(FifoAlmostEmptyxS))
			((AlmostFull)(FifoAlmostFullxS))
		)
		(_use (_entity . AERfifo)
		)
	)
	(_instantiation uMonitorAddressRegister 0 450 (_component wordRegister )
		(_generic
			((width)((i 10)))
		)
		(_port
			((ClockxCI)(ClockxC))
			((ResetxRBI)(ResetxRB))
			((WriteEnablexEI)(AddressRegWritexE))
			((DataInxDI)(AERMonitorAddressxDI))
			((DataOutxDO)(AddressRegOutxD))
		)
		(_use (_entity . wordRegister)
			(_generic
				((width)((i 10)))
			)
			(_port
				((ClockxCI)(ClockxCI))
				((ResetxRBI)(ResetxRBI))
				((WriteEnablexEI)(WriteEnablexEI))
				((DataInxDI)(DataInxDI))
				((DataOutxDO)(DataOutxDO))
			)
		)
	)
	(_instantiation uMonitorTimestampRegister 0 460 (_component wordRegister )
		(_generic
			((width)((i 14)))
		)
		(_port
			((ClockxCI)(ClockxC))
			((ResetxRBI)(ResetxRB))
			((WriteEnablexEI)(TimestampRegWritexE))
			((DataInxDI)(ActualTimestampxD))
			((DataOutxDO)(MonitorTimestampxD))
		)
		(_use (_entity . wordRegister)
			(_generic
				((width)((i 14)))
			)
			(_port
				((ClockxCI)(ClockxCI))
				((ResetxRBI)(ResetxRBI))
				((WriteEnablexEI)(WriteEnablexEI))
				((DataInxDI)(DataInxDI))
				((DataOutxDO)(DataOutxDO))
			)
		)
	)
	(_instantiation uADCRegister 0 470 (_component wordRegister )
		(_generic
			((width)((i 14)))
		)
		(_port
			((ClockxCI)(IfClockxC))
			((ResetxRBI)(ResetxRB))
			((WriteEnablexEI)(ADCregWritexE))
			((DataInxDI)(ADCregInxD))
			((DataOutxDO)(ADCregOutxD))
		)
		(_use (_entity . wordRegister)
			(_generic
				((width)((i 14)))
			)
			(_port
				((ClockxCI)(ClockxCI))
				((ResetxRBI)(ResetxRBI))
				((WriteEnablexEI)(WriteEnablexEI))
				((DataInxDI)(DataInxDI))
				((DataOutxDO)(DataOutxDO))
			)
		)
	)
	(_instantiation uEarlyPaketTimer 0 482 (_component earlyPaketTimer )
		(_port
			((ClockxCI)(ClockxC))
			((ResetxRBI)(ResetxRB))
			((ClearxSI)(ResetEarlyPaketTimerxS))
			((TimerExpiredxSO)(EarlyPaketTimerOverflowxS))
		)
		(_use (_entity . earlyPaketTimer)
		)
	)
	(_instantiation uEventCounter 0 489 (_component eventCounter )
		(_port
			((ClockxCI)(ClockxC))
			((ResetxRBI)(ResetxRB))
			((ClearxSI)(ResetEventCounterxS))
			((IncrementxSI)(IncEventCounterxS))
			((OverflowxSO)(ECResetEarlyPaketTimerxS))
		)
		(_use (_entity . eventCounter)
		)
	)
	(_instantiation uTimestampCounter 0 497 (_component timestampCounter )
		(_port
			((ClockxCI)(ClockxC))
			((ResetxRBI)(CounterResetxRB))
			((IncrementxSI)(IncxS))
			((OverflowxSO)(TimestampOverflowxS))
			((DataxDO)(ActualTimestampxD))
		)
		(_use (_entity . timestampCounter)
		)
	)
	(_instantiation uSynchronizerStateMachine_1 0 505 (_component synchronizerStateMachine )
		(_port
			((ClockxCI)(ClockxC))
			((ResetxRBI)(ResetxRB))
			((RunxSI)(RunxS))
			((ConfigxSI)(TimestampMasterxS))
			((SyncInxABI)(SyncInxAB))
			((SyncOutxSBO)(SyncOutxSB))
			((TriggerxSO)(TriggerxS))
			((HostResetTimestampxSI)(HostResetTimestampxS))
			((ResetTimestampxSBO)(SynchronizerResetTimestampxSB))
			((IncrementCounterxSO)(IncxS))
		)
		(_use (_entity . synchronizerStateMachine)
		)
	)
	(_instantiation fifoStatemachine_1 0 520 (_component fifoStatemachine )
		(_port
			((ClockxCI)(IfClockxC))
			((ResetxRBI)(ResetxRB))
			((RunxSI)(RunxS))
			((FifoTransactionxSO)(FifoTransactionxS))
			((FX2FifoInFullxSBI)(FX2FifoInFullxSBI))
			((FifoEmptyxSI)(FifoEmptyxS))
			((FifoReadxEO)(FifoReadxE))
			((FX2FifoWritexEBO)(FX2FifoWritexEB))
			((FX2FifoPktEndxSBO)(FX2FifoPktEndxSB))
			((FX2FifoAddressxDO)(FX2FifoAddressxDO))
			((IncEventCounterxSO)(IncEventCounterxS))
			((ResetEventCounterxSO)(ResetEventCounterxS))
			((ResetEarlyPaketTimerxSO)(SMResetEarlyPaketTimerxS))
			((EarlyPaketTimerOverflowxSI)(EarlyPaketTimerOverflowxS))
		)
		(_use (_entity . fifoStatemachine)
		)
	)
	(_instantiation monitorStateMachine_1 0 537 (_component monitorStateMachine )
		(_port
			((ClockxCI)(ClockxC))
			((ResetxRBI)(ResetxRB))
			((AERREQxSBI)(AERREQxSB))
			((AERACKxSBO)(AERMonitorACKxSB))
			((XxDI)(AERMonitorAddressxDI(9)))
			((UseLongAckxSI)(UseLongAckxS))
			((FifoFullxSI)(FifoFullxS))
			((FifoWritexEO)(FifoWritexE))
			((TimestampRegWritexEO)(TimestampRegWritexE))
			((AddressRegWritexEO)(AddressRegWritexE))
			((AddressTimestampSelectxSO)(AddressTimestampSelectxS))
			((ADCvalueReadyxSI)(ADCvalueReadyxS))
			((ReadADCvaluexEO)(ReadADCvaluexE))
			((TimestampOverflowxSI)(TimestampOverflowxS))
			((TriggerxSI)(TriggerxS))
			((AddressMSBxDO)(AddressMSBxD))
			((ResetTimestampxSBI)(SynchronizerResetTimestampxSB))
		)
		(_use (_entity . monitorStateMachine)
		)
	)
	(_instantiation ADCStateMachine_1 0 557 (_component ADCStateMachine )
		(_port
			((ClockxCI)(IfClockxC))
			((ADCclockxCO)(ADCclockxC))
			((ResetxRBI)(ADCsmRstxE))
			((ADCwordxDI)(ADCwordxDI))
			((ADCoutxDO)(ADCdataxD))
			((ADCoexEBO)(ADCoexEB))
			((ADCstbyxEO)(ADCstbyxE))
			((ADCovrxSI)(ADCovrxS))
			((RegisterWritexEO)(ADCregWritexE))
			((SRLatchxEI)(SRLatchxE))
			((RunADCxSI)(RunADCxS))
			((ExposurexDI)(ExposurexD))
			((ColSettlexDI)(ColSettlexD))
			((RowSettlexDI)(RowSettlexD))
			((ResSettlexDI)(ResSettlexD))
			((FramePeriodxDI)(FramePeriodxD))
			((SBRet10xEI)(SBRet10xE))
			((TestPixelxEI)(TestPixelxE))
			((ExtTriggerxEI)(ExtTriggerxE))
			((CDVSTestSRRowInxSO)(CDVSTestSRRowInxS))
			((CDVSTestSRRowClockxSO)(CDVSTestSRRowClockxS))
			((CDVSTestSRColInxSO)(CDVSTestSRColInxS))
			((CDVSTestSRColClockxSO)(CDVSTestSRColClockxS))
			((CDVSTestColMode0xSO)(CDVSTestColMode0xS))
			((CDVSTestColMode1xSO)(CDVSTestColMode1xS))
			((CDVSTestApsTxGatexSO)(CDVSTestApsTxGatexS))
			((ADCStateOutputLEDxSO)(ADCStateOutputLEDxS))
		)
		(_use (_entity . ADCStateMachine)
			(_port
				((ClockxCI)(ClockxCI))
				((ADCclockxCO)(ADCclockxCO))
				((ResetxRBI)(ResetxRBI))
				((ADCwordxDI)(ADCwordxDI))
				((ADCoutxDO)(ADCoutxDO))
				((ADCstbyxEO)(ADCstbyxEO))
				((ADCoexEBO)(ADCoexEBO))
				((ADCovrxSI)(ADCovrxSI))
				((RegisterWritexEO)(RegisterWritexEO))
				((SRLatchxEI)(SRLatchxEI))
				((RunADCxSI)(RunADCxSI))
				((ExposurexDI)(ExposurexDI))
				((ColSettlexDI)(ColSettlexDI))
				((RowSettlexDI)(RowSettlexDI))
				((ResSettlexDI)(ResSettlexDI))
				((FramePeriodxDI)(FramePeriodxDI))
				((SBRet10xEI)(SBRet10xEI))
				((TestPixelxEI)(TestPixelxEI))
				((ExtTriggerxEI)(ExtTriggerxEI))
				((CDVSTestSRRowInxSO)(CDVSTestSRRowInxSO))
				((CDVSTestSRRowClockxSO)(CDVSTestSRRowClockxSO))
				((CDVSTestSRColInxSO)(CDVSTestSRColInxSO))
				((CDVSTestSRColClockxSO)(CDVSTestSRColClockxSO))
				((CDVSTestColMode0xSO)(CDVSTestColMode0xSO))
				((CDVSTestColMode1xSO)(CDVSTestColMode1xSO))
				((CDVSTestApsTxGatexSO)(CDVSTestApsTxGatexSO))
				((ADCStateOutputLEDxSO)(ADCStateOutputLEDxSO))
			)
		)
	)
	(_instantiation ADCvalueReady_1 0 591 (_component ADCvalueReady )
		(_port
			((ClockxCI)(ClockxC))
			((ResetxRBI)(ResetxRB))
			((RegisterWritexEI)(ADCregWritexE))
			((ReadValuexEI)(ReadADCvaluexE))
			((ValueReadyxSO)(ADCvalueReadyxS))
		)
		(_use (_entity . ADCvalueReady)
		)
	)
	(_instantiation cDVSResetStateMachine_1 0 599 (_component cDVSResetStateMachine )
		(_port
			((ClockxCI)(ClockxC))
			((ResetxRBI)(ResetxRB))
			((AERackxSBI)(AERREQxSB))
			((RxcolGxSI)(RxcolGxS))
			((cDVSresetxRBI)(PE3xSI))
			((CDVSresetxRBO)(CDVSTestPeriodicChipResetxRB))
		)
		(_use (_entity . cDVSResetStateMachine)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal FX2FifoDataxDIO ~STD_LOGIC_VECTOR{15~downto~0}~12 0 29 (_entity (_out ))))
		(_port (_internal FX2FifoInFullxSBI ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal FX2FifoWritexEBO ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_port (_internal FX2FifoReadxEBO ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
		(_port (_internal FX2FifoPktEndxSBO ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal FX2FifoAddressxDO ~STD_LOGIC_VECTOR{1~downto~0}~12 0 35 (_entity (_out ))))
		(_port (_internal IfClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_in ))))
		(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ))))
		(_port (_internal Sync1xABI ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_in ))))
		(_port (_internal SynchOutxSBO ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_out ))))
		(_port (_internal PC0xSIO ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_inout ))))
		(_port (_internal PC1xSIO ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_inout ))))
		(_port (_internal PC2xSIO ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_inout ))))
		(_port (_internal PC3xSIO ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_inout ))))
		(_port (_internal PA0xSIO ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_inout ))))
		(_port (_internal PA1xSIO ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_inout ))))
		(_port (_internal PA3xSIO ~extieee.std_logic_1164.STD_LOGIC 0 56 (_entity (_inout ))))
		(_port (_internal PA7xSIO ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_inout ))))
		(_port (_internal PE2xSI ~extieee.std_logic_1164.STD_LOGIC 0 59 (_entity (_in ))))
		(_port (_internal PE3xSI ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_in ))))
		(_port (_internal FXLEDxSI ~extieee.std_logic_1164.STD_LOGIC 0 62 (_entity (_in ))))
		(_port (_internal ADCclockxCO ~extieee.std_logic_1164.STD_LOGIC 0 65 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~12 0 66 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_port (_internal ADCwordxDI ~STD_LOGIC_VECTOR{9~downto~0}~12 0 66 (_entity (_in ))))
		(_port (_internal ADCoexEBO ~extieee.std_logic_1164.STD_LOGIC 0 68 (_entity (_out ))))
		(_port (_internal ADCstbyxEO ~extieee.std_logic_1164.STD_LOGIC 0 69 (_entity (_out ))))
		(_port (_internal ADCovrxSI ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_in ))))
		(_port (_internal CDVSTestSRRowClockxSO ~extieee.std_logic_1164.STD_LOGIC 0 72 (_entity (_out ))))
		(_port (_internal CDVSTestSRColClockxSO ~extieee.std_logic_1164.STD_LOGIC 0 73 (_entity (_out ))))
		(_port (_internal CDVSTestSRRowInxSO ~extieee.std_logic_1164.STD_LOGIC 0 74 (_entity (_out ))))
		(_port (_internal CDVSTestSRColInxSO ~extieee.std_logic_1164.STD_LOGIC 0 75 (_entity (_out ))))
		(_port (_internal CDVSTestBiasEnablexEO ~extieee.std_logic_1164.STD_LOGIC 0 77 (_entity (_out ))))
		(_port (_internal CDVSTestChipResetxRBO ~extieee.std_logic_1164.STD_LOGIC 0 78 (_entity (_out ))))
		(_port (_internal CDVSTestColMode0xSO ~extieee.std_logic_1164.STD_LOGIC 0 80 (_entity (_out ))))
		(_port (_internal CDVSTestColMode1xSO ~extieee.std_logic_1164.STD_LOGIC 0 81 (_entity (_out ))))
		(_port (_internal CDVSTestBiasDiagSelxSO ~extieee.std_logic_1164.STD_LOGIC 0 83 (_entity (_out ))))
		(_port (_internal CDVSTestBiasBitOutxSI ~extieee.std_logic_1164.STD_LOGIC 0 84 (_entity (_in ))))
		(_port (_internal CDVSTestApsTxGatexSO ~extieee.std_logic_1164.STD_LOGIC 0 86 (_entity (_out ))))
		(_port (_internal LED1xSO ~extieee.std_logic_1164.STD_LOGIC 0 89 (_entity (_out ))))
		(_port (_internal LED2xSO ~extieee.std_logic_1164.STD_LOGIC 0 90 (_entity (_out ))))
		(_port (_internal LED3xSO ~extieee.std_logic_1164.STD_LOGIC 0 91 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 93 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal DebugxSIO ~STD_LOGIC_VECTOR{15~downto~0}~122 0 93 (_entity (_inout ))))
		(_port (_internal AERMonitorREQxABI ~extieee.std_logic_1164.STD_LOGIC 0 96 (_entity (_in ))))
		(_port (_internal AERMonitorACKxSBO ~extieee.std_logic_1164.STD_LOGIC 0 97 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~124 0 98 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_port (_internal AERMonitorAddressxDI ~STD_LOGIC_VECTOR{9~downto~0}~124 0 98 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 115 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~132 0 178 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~134 0 183 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~13 0 193 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~13 0 194 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 201 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~136 0 202 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~138 0 203 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 204 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1312 0 205 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~1318 0 254 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1320 0 267 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 274 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~1324 0 285 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_signal (_internal MonitorTimestampxD ~STD_LOGIC_VECTOR{13~downto~0}~1324 0 285 (_architecture (_uni ))))
		(_signal (_internal ActualTimestampxD ~STD_LOGIC_VECTOR{13~downto~0}~1324 0 286 (_architecture (_uni ))))
		(_signal (_internal TimestampRegWritexE ~extieee.std_logic_1164.STD_LOGIC 0 289 (_architecture (_uni ))))
		(_signal (_internal SyncInxAB ~extieee.std_logic_1164.STD_LOGIC 0 291 (_architecture (_uni ))))
		(_signal (_internal AERREQxSB ~extieee.std_logic_1164.STD_LOGIC 0 293 (_architecture (_uni ))))
		(_signal (_internal AERReqSyncxSBN ~extieee.std_logic_1164.STD_LOGIC 0 293 (_architecture (_uni ))))
		(_signal (_internal AERMonitorACKxSB ~extieee.std_logic_1164.STD_LOGIC 0 295 (_architecture (_uni ))))
		(_signal (_internal UseLongAckxS ~extieee.std_logic_1164.STD_LOGIC 0 296 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1326 0 299 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal AddressTimestampSelectxS ~STD_LOGIC_VECTOR{1~downto~0}~1326 0 299 (_architecture (_uni ))))
		(_signal (_internal IncEventCounterxS ~extieee.std_logic_1164.STD_LOGIC 0 305 (_architecture (_uni ))))
		(_signal (_internal ResetEventCounterxS ~extieee.std_logic_1164.STD_LOGIC 0 306 (_architecture (_uni ))))
		(_signal (_internal ResetEarlyPaketTimerxS ~extieee.std_logic_1164.STD_LOGIC 0 307 (_architecture (_uni ))))
		(_signal (_internal EarlyPaketTimerOverflowxS ~extieee.std_logic_1164.STD_LOGIC 0 308 (_architecture (_uni ))))
		(_signal (_internal SMResetEarlyPaketTimerxS ~extieee.std_logic_1164.STD_LOGIC 0 309 (_architecture (_uni ))))
		(_signal (_internal ECResetEarlyPaketTimerxS ~extieee.std_logic_1164.STD_LOGIC 0 310 (_architecture (_uni ))))
		(_signal (_internal ClockxC ~extieee.std_logic_1164.STD_LOGIC 0 313 (_architecture (_uni )(_event))))
		(_signal (_internal IfClockxC ~extieee.std_logic_1164.STD_LOGIC 0 313 (_architecture (_uni ))))
		(_signal (_internal ResetxRB ~extieee.std_logic_1164.STD_LOGIC 0 314 (_architecture (_uni ))))
		(_signal (_internal ResetxR ~extieee.std_logic_1164.STD_LOGIC 0 314 (_architecture (_uni ))))
		(_signal (_internal RunxS ~extieee.std_logic_1164.STD_LOGIC 0 315 (_architecture (_uni ))))
		(_signal (_internal CounterResetxRB ~extieee.std_logic_1164.STD_LOGIC 0 316 (_architecture (_uni ))))
		(_signal (_internal SynchronizerResetTimestampxSB ~extieee.std_logic_1164.STD_LOGIC 0 317 (_architecture (_uni ))))
		(_signal (_internal CDVSTestChipResetxRB ~extieee.std_logic_1164.STD_LOGIC 0 318 (_internal (_uni ))))
		(_signal (_internal CDVSTestPeriodicChipResetxRB ~extieee.std_logic_1164.STD_LOGIC 0 319 (_architecture (_uni ))))
		(_signal (_internal RxcolGxS ~extieee.std_logic_1164.STD_LOGIC 0 320 (_architecture (_uni ))))
		(_signal (_internal TimestampOverflowxS ~extieee.std_logic_1164.STD_LOGIC 0 323 (_architecture (_uni ))))
		(_signal (_internal AddressMSBxD ~STD_LOGIC_VECTOR{1~downto~0}~1326 0 324 (_architecture (_uni ))))
		(_signal (_internal TimestampMasterxS ~extieee.std_logic_1164.STD_LOGIC 0 325 (_architecture (_uni ))))
		(_signal (_internal FifoTransactionxS ~extieee.std_logic_1164.STD_LOGIC 0 328 (_architecture (_uni ))))
		(_signal (_internal FX2FifoWritexEB ~extieee.std_logic_1164.STD_LOGIC 0 329 (_architecture (_uni ))))
		(_signal (_internal FX2FifoPktEndxSB ~extieee.std_logic_1164.STD_LOGIC 0 330 (_architecture (_uni ))))
		(_signal (_internal SyncOutxSB ~extieee.std_logic_1164.STD_LOGIC 0 331 (_architecture (_uni ))))
		(_signal (_internal HostResetTimestampxS ~extieee.std_logic_1164.STD_LOGIC 0 332 (_architecture (_uni ))))
		(_signal (_internal TriggerxS ~extieee.std_logic_1164.STD_LOGIC 0 334 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~1328 0 336 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_signal (_internal AddressRegOutxD ~STD_LOGIC_VECTOR{9~downto~0}~1328 0 336 (_architecture (_uni ))))
		(_signal (_internal AddressRegWritexE ~extieee.std_logic_1164.STD_LOGIC 0 337 (_architecture (_uni ))))
		(_signal (_internal AddressRegOut8xD ~extieee.std_logic_1164.STD_LOGIC 0 338 (_architecture (_uni ))))
		(_signal (_internal IncxS ~extieee.std_logic_1164.STD_LOGIC 0 341 (_architecture (_uni ))))
		(_signal (_internal ReadADCvaluexE ~extieee.std_logic_1164.STD_LOGIC 0 344 (_architecture (_uni ))))
		(_signal (_internal ADCvalueReadyxS ~extieee.std_logic_1164.STD_LOGIC 0 344 (_architecture (_uni ))))
		(_signal (_internal ADCregInxD ~STD_LOGIC_VECTOR{13~downto~0}~1324 0 345 (_architecture (_uni ))))
		(_signal (_internal ADCregOutxD ~STD_LOGIC_VECTOR{13~downto~0}~1324 0 346 (_architecture (_uni ))))
		(_signal (_internal ADCregWritexE ~extieee.std_logic_1164.STD_LOGIC 0 347 (_architecture (_uni ))))
		(_signal (_internal ADCdataxD ~STD_LOGIC_VECTOR{13~downto~0}~1324 0 348 (_architecture (_uni ))))
		(_signal (_internal SBRet10xE ~extieee.std_logic_1164.STD_LOGIC 0 349 (_architecture (_uni ))))
		(_signal (_internal ADCsmRstxE ~extieee.std_logic_1164.STD_LOGIC 0 351 (_architecture (_uni ))))
		(_signal (_internal ADCclockxC ~extieee.std_logic_1164.STD_LOGIC 0 352 (_architecture (_uni ))))
		(_signal (_internal ADCoexEB ~extieee.std_logic_1164.STD_LOGIC 0 353 (_architecture (_uni ))))
		(_signal (_internal ADCstbyxE ~extieee.std_logic_1164.STD_LOGIC 0 354 (_architecture (_uni ))))
		(_signal (_internal ADCovrxS ~extieee.std_logic_1164.STD_LOGIC 0 355 (_architecture (_uni ))))
		(_signal (_internal CDVSTestSRRowClockxS ~extieee.std_logic_1164.STD_LOGIC 0 356 (_architecture (_uni ))))
		(_signal (_internal CDVSTestSRRowInxS ~extieee.std_logic_1164.STD_LOGIC 0 356 (_architecture (_uni ))))
		(_signal (_internal CDVSTestSRColClockxS ~extieee.std_logic_1164.STD_LOGIC 0 357 (_architecture (_uni ))))
		(_signal (_internal CDVSTestSRColInxS ~extieee.std_logic_1164.STD_LOGIC 0 357 (_architecture (_uni ))))
		(_signal (_internal CDVSTestColMode0xS ~extieee.std_logic_1164.STD_LOGIC 0 358 (_architecture (_uni ))))
		(_signal (_internal CDVSTestColMode1xS ~extieee.std_logic_1164.STD_LOGIC 0 358 (_architecture (_uni ))))
		(_signal (_internal CDVSTestApsTxGatexS ~extieee.std_logic_1164.STD_LOGIC 0 359 (_architecture (_uni ))))
		(_signal (_internal CDVSTestBiasBitOutxS ~extieee.std_logic_1164.STD_LOGIC 0 360 (_internal (_uni ))))
		(_signal (_internal ExtTriggerxE ~extieee.std_logic_1164.STD_LOGIC 0 361 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{95~downto~0}~13 0 363 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 95)(i 0))))))
		(_signal (_internal SRDataOutxD ~STD_LOGIC_VECTOR{95~downto~0}~13 0 363 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1330 0 365 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal ExposurexD ~STD_LOGIC_VECTOR{15~downto~0}~1330 0 365 (_architecture (_uni ))))
		(_signal (_internal ColSettlexD ~STD_LOGIC_VECTOR{15~downto~0}~1330 0 365 (_architecture (_uni ))))
		(_signal (_internal RowSettlexD ~STD_LOGIC_VECTOR{15~downto~0}~1330 0 365 (_architecture (_uni ))))
		(_signal (_internal ResSettlexD ~STD_LOGIC_VECTOR{15~downto~0}~1330 0 365 (_architecture (_uni ))))
		(_signal (_internal FramePeriodxD ~STD_LOGIC_VECTOR{15~downto~0}~1330 0 366 (_architecture (_uni ))))
		(_signal (_internal TestPixelxE ~extieee.std_logic_1164.STD_LOGIC 0 367 (_architecture (_uni ))))
		(_signal (_internal SRoutxD ~extieee.std_logic_1164.STD_LOGIC 0 369 (_architecture (_uni ))))
		(_signal (_internal SRinxD ~extieee.std_logic_1164.STD_LOGIC 0 369 (_architecture (_uni ))))
		(_signal (_internal SRLatchxE ~extieee.std_logic_1164.STD_LOGIC 0 369 (_architecture (_uni ))))
		(_signal (_internal SRClockxC ~extieee.std_logic_1164.STD_LOGIC 0 369 (_architecture (_uni ))))
		(_signal (_internal RunADCxS ~extieee.std_logic_1164.STD_LOGIC 0 370 (_architecture (_uni ))))
		(_signal (_internal ADCStateOutputLEDxS ~extieee.std_logic_1164.STD_LOGIC 0 372 (_architecture (_uni ))))
		(_signal (_internal LockxS ~extieee.std_logic_1164.STD_LOGIC 0 375 (_architecture (_uni ))))
		(_signal (_internal FifoDataInxD ~STD_LOGIC_VECTOR{15~downto~0}~1330 0 378 (_architecture (_uni ))))
		(_signal (_internal FifoDataOutxD ~STD_LOGIC_VECTOR{15~downto~0}~1330 0 378 (_architecture (_uni ))))
		(_signal (_internal FifoWritexE ~extieee.std_logic_1164.STD_LOGIC 0 379 (_architecture (_uni ))))
		(_signal (_internal FifoReadxE ~extieee.std_logic_1164.STD_LOGIC 0 379 (_architecture (_uni ))))
		(_signal (_internal FifoEmptyxS ~extieee.std_logic_1164.STD_LOGIC 0 380 (_architecture (_uni ))))
		(_signal (_internal FifoAlmostEmptyxS ~extieee.std_logic_1164.STD_LOGIC 0 380 (_architecture (_uni ))))
		(_signal (_internal FifoFullxS ~extieee.std_logic_1164.STD_LOGIC 0 380 (_architecture (_uni ))))
		(_signal (_internal FifoAlmostFullxS ~extieee.std_logic_1164.STD_LOGIC 0 380 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1332 0 383 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal selectADC ~STD_LOGIC_VECTOR{1~downto~0}~1332 0 383 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1334 0 384 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal selectaddress ~STD_LOGIC_VECTOR{1~downto~0}~1334 0 384 (_architecture (_string \"01"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1336 0 385 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal selecttimestamp ~STD_LOGIC_VECTOR{1~downto~0}~1336 0 385 (_architecture (_string \"00"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1338 0 386 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal selecttrigger ~STD_LOGIC_VECTOR{1~downto~0}~1338 0 386 (_architecture (_string \"10"\))))
		(_process
			(line__389(_architecture 0 0 389 (_assignment (_simple)(_alias((IfClockxC)(IfClockxCI)))(_target(60))(_sensitivity(6)))))
			(line__390(_architecture 1 0 390 (_assignment (_simple)(_alias((ADCclockxCO)(ADCclockxC)))(_target(21))(_sensitivity(90)))))
			(line__403(_architecture 2 0 403 (_assignment (_simple)(_alias((CDVSTestBiasDiagSelxSO)(PA0xSIO)))(_target(34))(_sensitivity(14)))))
			(line__406(_architecture 3 0 406 (_assignment (_simple)(_alias((ResetxRB)(ResetxRBI)))(_target(61))(_sensitivity(7)))))
			(line__407(_architecture 4 0 407 (_assignment (_simple)(_target(62))(_sensitivity(7)))))
			(line__408(_architecture 5 0 408 (_assignment (_simple)(_alias((CounterResetxRB)(SynchronizerResetTimestampxSB)))(_target(64))(_sensitivity(65)))))
			(line__410(_architecture 6 0 410 (_assignment (_simple)(_alias((FX2FifoReadxEBO)(_string \"1"\)))(_target(3)))))
			(line__412(_architecture 7 0 412 (_assignment (_simple)(_alias((SyncInxAB)(Sync1xABI)))(_target(47))(_sensitivity(8)))))
			(line__425(_architecture 8 0 425 (_assignment (_simple)(_alias((ExposurexD)(SRDataOutxD(d_15_0))))(_target(104))(_sensitivity(103(d_15_0))))))
			(line__426(_architecture 9 0 426 (_assignment (_simple)(_alias((ColSettlexD)(SRDataOutxD(d_31_16))))(_target(105))(_sensitivity(103(d_31_16))))))
			(line__427(_architecture 10 0 427 (_assignment (_simple)(_alias((RowSettlexD)(SRDataOutxD(d_47_32))))(_target(106))(_sensitivity(103(d_47_32))))))
			(line__428(_architecture 11 0 428 (_assignment (_simple)(_alias((ResSettlexD)(SRDataOutxD(d_63_48))))(_target(107))(_sensitivity(103(d_63_48))))))
			(line__429(_architecture 12 0 429 (_assignment (_simple)(_alias((FramePeriodxD)(SRDataOutxD(d_79_64))))(_target(108))(_sensitivity(103(d_79_64))))))
			(line__430(_architecture 13 0 430 (_assignment (_simple)(_alias((TestPixelxE)(SRDataOutxD(94))))(_target(109))(_sensitivity(103(94))))))
			(line__431(_architecture 14 0 431 (_assignment (_simple)(_alias((SBRet10xE)(SRDataOutxD(95))))(_target(88))(_sensitivity(103(95))))))
			(line__448(_architecture 15 0 448 (_assignment (_simple)(_alias((FX2FifoDataxDIO)(FifoDataOutxD)))(_target(0))(_sensitivity(118)))))
			(line__480(_architecture 16 0 480 (_assignment (_simple)(_alias((ADCregInxD)(ADCdataxD)))(_target(84))(_sensitivity(87)))))
			(line__518(_architecture 17 0 518 (_assignment (_simple)(_alias((TimestampMasterxS)(_string \"1"\)))(_target(71)))))
			(line__588(_architecture 18 0 588 (_assignment (_simple)(_alias((ADCovrxS)(ADCovrxSI)))(_target(93))(_sensitivity(25)))))
			(line__589(_architecture 19 0 589 (_assignment (_simple)(_target(89))(_sensitivity(61)(63)))))
			(line__608(_architecture 20 0 608 (_assignment (_simple)(_alias((SynchOutxSBO)(SyncOutxSB)))(_target(9))(_sensitivity(75)))))
			(line__609(_architecture 21 0 609 (_assignment (_simple)(_alias((FX2FifoPktEndxSBO)(FX2FifoPktEndxSB)))(_target(4))(_sensitivity(74)))))
			(line__610(_architecture 22 0 610 (_assignment (_simple)(_alias((FX2FifoWritexEBO)(FX2FifoWritexEB)))(_target(2))(_sensitivity(73)))))
			(line__611(_architecture 23 0 611 (_assignment (_simple)(_alias((AERMonitorACKxSBO)(AERMonitorACKxSB)))(_target(42))(_sensitivity(50)))))
			(line__614(_architecture 24 0 614 (_assignment (_simple)(_target(55))(_sensitivity(57)(58)))))
			(line__618(_architecture 25 0 618 (_assignment (_simple)(_target(80))(_sensitivity(78(9))(78(8))))))
			(line__625(_architecture 26 0 625 (_assignment (_simple)(_target(117))(_sensitivity(44)(52)(70)(78(d_7_0))(78(9))(80)(85)))))
			(line__632(_architecture 27 0 632 (_assignment (_simple)(_alias((LED1xSO)(CDVSTestChipResetxRB)))(_target(37))(_sensitivity(19)))))
			(line__633(_architecture 28 0 633 (_assignment (_simple)(_alias((LED2xSO)(RunxS)))(_target(38))(_sensitivity(63)))))
			(line__634(_architecture 29 0 634 (_assignment (_simple)(_alias((LED3xSO)(ADCStateOutputLEDxS)))(_target(39))(_sensitivity(115)))))
			(line__637(_architecture 30 0 637 (_assignment (_simple)(_alias((CDVSTestChipResetxRBO)(CDVSTestChipResetxRB)))(_target(31))(_sensitivity(19)))))
			(line__643(_architecture 31 0 643 (_assignment (_simple)(_target(30))(_sensitivity(18)))))
			(line__645(_architecture 32 0 645 (_assignment (_simple)(_alias((HostResetTimestampxS)(PA7xSIO)))(_target(76))(_sensitivity(17)))))
			(line__646(_architecture 33 0 646 (_assignment (_simple)(_alias((RunxS)(PA3xSIO)))(_target(63))(_sensitivity(16)))))
			(line__647(_architecture 34 0 647 (_assignment (_simple)(_alias((ExtTriggerxE)(PA1xSIO)))(_target(102))(_sensitivity(15)))))
			(line__649(_architecture 35 0 649 (_assignment (_simple)(_alias((RunADCxS)(PC0xSIO)))(_target(114))(_sensitivity(10)))))
			(line__650(_architecture 36 0 650 (_assignment (_simple)(_alias((SRClockxC)(PC1xSIO)))(_target(113))(_sensitivity(11)))))
			(line__651(_architecture 37 0 651 (_assignment (_simple)(_alias((SRLatchxE)(PC2xSIO)))(_target(112))(_sensitivity(12)))))
			(line__652(_architecture 38 0 652 (_assignment (_simple)(_alias((SRinxD)(PC3xSIO)))(_target(111))(_sensitivity(13)))))
			(line__654(_architecture 39 0 654 (_assignment (_simple)(_alias((CDVSTestSRColClockxSO)(CDVSTestSRColClockxS)))(_target(27))(_sensitivity(96)))))
			(line__655(_architecture 40 0 655 (_assignment (_simple)(_alias((CDVSTestSRRowClockxSO)(CDVSTestSRRowClockxS)))(_target(26))(_sensitivity(94)))))
			(line__656(_architecture 41 0 656 (_assignment (_simple)(_alias((CDVSTestSRColInxSO)(CDVSTestSRColInxS)))(_target(29))(_sensitivity(97)))))
			(line__657(_architecture 42 0 657 (_assignment (_simple)(_alias((CDVSTestSRRowInxSO)(CDVSTestSRRowInxS)))(_target(28))(_sensitivity(95)))))
			(line__659(_architecture 43 0 659 (_assignment (_simple)(_alias((CDVSTestColMode0xSO)(CDVSTestColMode0xS)))(_target(32))(_sensitivity(98)))))
			(line__660(_architecture 44 0 660 (_assignment (_simple)(_alias((CDVSTestColMode1xSO)(CDVSTestColMode1xS)))(_target(33))(_sensitivity(99)))))
			(line__662(_architecture 45 0 662 (_assignment (_simple)(_alias((CDVSTestApsTxGatexSO)(CDVSTestApsTxGatexS)))(_target(36))(_sensitivity(100)))))
			(line__666(_architecture 46 0 666 (_assignment (_simple)(_alias((ADCstbyxEO)(ADCstbyxE)))(_target(24))(_sensitivity(92)))))
			(line__667(_architecture 47 0 667 (_assignment (_simple)(_alias((ADCoexEBO)(ADCoexEB)))(_target(23))(_sensitivity(91)))))
			(line__670(_architecture 48 0 670 (_assignment (_simple)(_alias((RxcolGxS)(_string \"0"\)))(_target(68)))))
			(line__671(_architecture 49 0 671 (_assignment (_simple)(_alias((UseLongAckxS)(_string \"0"\)))(_target(51)))))
			(line__677(_architecture 50 0 677 (_assignment (_simple)(_alias((DebugxSIO(0))(CDVSTestBiasBitOutxS)))(_target(40(0)))(_sensitivity(35)))))
			(synchronizer(_architecture 51 0 683 (_process (_target(48)(49))(_sensitivity(59)(49)(41))(_dssslsensitivity 1))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
	)
	(_static
		(514 )
		(33686274 33686018 33686018 514 )
	)
	(_model . Structural 55 -1
	)
)
I 000051 55 1674          1374161891378 Behavioral
(_unit VHDL (adcvalueready 0 25 (behavioral 0 36 ))
	(_version v63)
	(_time 1374161891379 2013.07.18 17:38:11)
	(_source (\./../../sourcecode/ADCvalueReady.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 0404070204535313060a155e06)
	(_entity
		(_time 1372368070373)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in )(_event))))
		(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in ))))
		(_port (_internal RegisterWritexEI ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal ReadValuexEI ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal ValueReadyxSO ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
		(_type (_internal state 0 37 (_enum1 stidle stadcvalueready stread stadcvalueready2 (_to (i 0)(i 3)))))
		(_signal (_internal StatexDP state 0 40 (_architecture (_uni ))))
		(_signal (_internal StatexDN state 0 40 (_architecture (_uni ))))
		(_process
			(p_memless(_architecture 0 0 44 (_process (_simple)(_target(4)(6))(_sensitivity(2)(3)(5)))))
			(p_memoryzing(_architecture 1 0 78 (_process (_target(5))(_sensitivity(0)(1)(6))(_dssslsensitivity 2))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Behavioral 2 -1
	)
)
I 000051 55 2661          1374161891434 Behavioral
(_unit VHDL (cdvsresetstatemachine 0 25 (behavioral 0 37 ))
	(_version v63)
	(_time 1374161891435 2013.07.18 17:38:11)
	(_source (\./../../sourcecode/cDVSResetStateMachine.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 42424340441410554743501816)
	(_entity
		(_time 1372368070692)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in )(_event))))
		(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in ))))
		(_port (_internal AERackxSBI ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal RxcolGxSI ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal cDVSresetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal CDVSresetxRBO ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ))))
		(_type (_internal state 0 38 (_enum1 stidle stevent stresetcdvs (_to (i 0)(i 2)))))
		(_signal (_internal StatexDP state 0 42 (_architecture (_uni ))))
		(_signal (_internal StatexDN state 0 42 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{18~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 18)(i 0))))))
		(_signal (_internal CountxDP ~STD_LOGIC_VECTOR{18~downto~0}~13 0 45 (_architecture (_uni ))))
		(_signal (_internal CountxDN ~STD_LOGIC_VECTOR{18~downto~0}~13 0 45 (_architecture (_uni ))))
		(_constant (_internal waitTime ~extSTD.STANDARD.INTEGER 0 47 (_architecture ((i 30)))))
		(_constant (_internal idleTime ~extSTD.STANDARD.INTEGER 0 48 (_architecture ((i 200000)))))
		(_process
			(p_memless(_architecture 0 0 53 (_process (_simple)(_target(5)(7)(9))(_sensitivity(2)(4)(6)(8)))))
			(p_memoryzing(_architecture 1 0 105 (_process (_target(6)(8))(_sensitivity(0)(1)(7)(9))(_dssslsensitivity 2))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_static
		(33686018 33686018 33686018 33686018 131586 )
		(33686018 33686018 33686018 33686018 131586 )
		(33686018 33686018 33686018 33686018 131586 )
		(33686018 33686018 33686018 33686018 131586 )
	)
	(_model . Behavioral 2 -1
	)
)
I 000051 55 2362          1374161891492 Behavioral
(_unit VHDL (shiftregister 0 30 (behavioral 0 42 ))
	(_version v63)
	(_time 1374161891493 2013.07.18 17:38:11)
	(_source (\./../../sourcecode/shiftRegister.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 8180808f88d6dc97848395dad2)
	(_entity
		(_time 1372368071005)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_generic (_internal width ~extSTD.STANDARD.NATURAL 0 32 \32\ (_entity ((i 32)))))
		(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in )(_event))))
		(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal LatchxEI ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in )(_event))))
		(_port (_internal DxDI ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ))))
		(_port (_internal QxDO ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{width-1~downto~0}~12 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal DataOutxDO ~STD_LOGIC_VECTOR{width-1~downto~0}~12 0 39 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{width-1~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_signal (_internal StatexD ~STD_LOGIC_VECTOR{width-1~downto~0}~13 0 45 (_architecture (_uni ))))
		(_process
			(p_latch(_architecture 0 0 50 (_process (_target(5))(_sensitivity(1)(2)(6))(_dssslsensitivity 2))))
			(line__60(_architecture 1 0 60 (_assignment (_simple)(_target(4))(_sensitivity(6(_index 5)))(_read(6(_index 6))))))
			(p_memorizing(_architecture 2 0 63 (_process (_simple)(_target(6(0))(6(_range 7))(6))(_sensitivity(0)(1))(_read(3)(6(_range 8))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . Behavioral 9 -1
	)
)
I 000052 55 11668         1374161891550 Behavioural
(_unit VHDL (adcstatemachine_tb 0 20 (behavioural 0 23 ))
	(_version v63)
	(_time 1374161891551 2013.07.18 17:38:11)
	(_source (\./../../ADCStateMachine_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code bfbfbcebede8e8a8b4b0abe5ef)
	(_entity
		(_time 1372368071331)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(ADCStateMachine
			(_object
				(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
				(_port (_internal ADCclockxCO ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_out ))))
				(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
				(_port (_internal ADCwordxDI ~STD_LOGIC_VECTOR{9~downto~0}~13 0 30 (_entity (_in ))))
				(_port (_internal ADCoutxDO ~STD_LOGIC_VECTOR{13~downto~0}~13 0 31 (_entity (_out ))))
				(_port (_internal ADCstbyxEO ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
				(_port (_internal ADCoexEBO ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ))))
				(_port (_internal ADCovrxSI ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
				(_port (_internal RegisterWritexEO ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
				(_port (_internal SRLatchxEI ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
				(_port (_internal RunADCxSI ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ))))
				(_port (_internal ExposurexDI ~STD_LOGIC_VECTOR{15~downto~0}~13 0 38 (_entity (_in ))))
				(_port (_internal ColSettlexDI ~STD_LOGIC_VECTOR{15~downto~0}~132 0 39 (_entity (_in ))))
				(_port (_internal RowSettlexDI ~STD_LOGIC_VECTOR{15~downto~0}~134 0 40 (_entity (_in ))))
				(_port (_internal ResSettlexDI ~STD_LOGIC_VECTOR{15~downto~0}~136 0 41 (_entity (_in ))))
				(_port (_internal FramePeriodxDI ~STD_LOGIC_VECTOR{15~downto~0}~138 0 42 (_entity (_in ))))
				(_port (_internal SBRet10xEI ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ))))
				(_port (_internal TestPixelxEI ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_in ))))
				(_port (_internal ExtTriggerxEI ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_in ))))
				(_port (_internal CDVSTestSRRowInxSO ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_out ))))
				(_port (_internal CDVSTestSRRowClockxSO ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_out ))))
				(_port (_internal CDVSTestSRColInxSO ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_out ))))
				(_port (_internal CDVSTestSRColClockxSO ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_out ))))
				(_port (_internal CDVSTestColMode0xSO ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_out ))))
				(_port (_internal CDVSTestColMode1xSO ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_out ))))
				(_port (_internal CDVSTestApsTxGatexSO ~extieee.std_logic_1164.STD_LOGIC 0 52 (_entity (_out ))))
				(_port (_internal ADCStateOutputLEDxSO ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_out ))))
			)
		)
	)
	(_instantiation ADCStateMachine_1 0 120 (_component ADCStateMachine )
		(_port
			((ClockxCI)(IfClockxC))
			((ADCclockxCO)(ADCclockxC))
			((ResetxRBI)(ResetxRB))
			((ADCwordxDI)(ADCwordxD))
			((ADCoutxDO)(ADCdataxD))
			((ADCstbyxEO)(ADCstbyxE))
			((ADCoexEBO)(ADCoexEB))
			((ADCovrxSI)(ADCovrxS))
			((RegisterWritexEO)(RegisterWritexE))
			((SRLatchxEI)(SRLatchxE))
			((RunADCxSI)(RunADCxS))
			((ExposurexDI)(ExposurexD))
			((ColSettlexDI)(ColSettlexD))
			((RowSettlexDI)(RowSettlexD))
			((ResSettlexDI)(ResSettlexD))
			((FramePeriodxDI)(FramePeriodxD))
			((SBRet10xEI)(SBRet10xE))
			((TestPixelxEI)(TestpixelxE))
			((ExtTriggerxEI)(ExtTriggerxE))
			((CDVSTestSRRowInxSO)(CDVSTestSRRowInxS))
			((CDVSTestSRRowClockxSO)(CDVSTestSRRowClockxS))
			((CDVSTestSRColInxSO)(CDVSTestSRColInxS))
			((CDVSTestSRColClockxSO)(CDVSTestSRColClockxS))
			((CDVSTestColMode0xSO)(CDVSTestColMode0xS))
			((CDVSTestColMode1xSO)(CDVSTestColMode1xS))
			((CDVSTestApsTxGatexSO)(CDVSTestApsTxGatexS))
			((ADCStateOutputLEDxSO)(ADCStateOutputLEDxS))
		)
		(_use (_entity . ADCStateMachine)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~13 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~13 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~132 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~134 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~136 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~138 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal IfClockxC ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ))))
		(_signal (_internal ADCclockxC ~extieee.std_logic_1164.STD_LOGIC 0 57 (_architecture (_uni ))))
		(_signal (_internal ResetxRB ~extieee.std_logic_1164.STD_LOGIC 0 58 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_signal (_internal ADCwordxD ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 59 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~1312 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_signal (_internal ADCdataxD ~STD_LOGIC_VECTOR{13~downto~0}~1312 0 60 (_architecture (_uni ))))
		(_signal (_internal ADCoexEB ~extieee.std_logic_1164.STD_LOGIC 0 61 (_architecture (_uni ))))
		(_signal (_internal ADCstbyxE ~extieee.std_logic_1164.STD_LOGIC 0 62 (_architecture (_uni ))))
		(_signal (_internal ADCovrxS ~extieee.std_logic_1164.STD_LOGIC 0 63 (_architecture (_uni ))))
		(_signal (_internal RegisterWritexE ~extieee.std_logic_1164.STD_LOGIC 0 64 (_architecture (_uni ))))
		(_signal (_internal SRLatchxE ~extieee.std_logic_1164.STD_LOGIC 0 65 (_architecture (_uni ))))
		(_signal (_internal RunADCxS ~extieee.std_logic_1164.STD_LOGIC 0 66 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 67 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal ExposurexD ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 67 (_architecture (_uni ))))
		(_signal (_internal ColSettlexD ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 68 (_architecture (_uni ))))
		(_signal (_internal RowSettlexD ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 69 (_architecture (_uni ))))
		(_signal (_internal ResSettlexD ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 70 (_architecture (_uni ))))
		(_signal (_internal FramePeriodxD ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 71 (_architecture (_uni ))))
		(_signal (_internal TestPixelxE ~extieee.std_logic_1164.STD_LOGIC 0 72 (_architecture (_uni ))))
		(_signal (_internal SBRet10xE ~extieee.std_logic_1164.STD_LOGIC 0 73 (_architecture (_uni ))))
		(_signal (_internal ExtTriggerxE ~extieee.std_logic_1164.STD_LOGIC 0 74 (_architecture (_uni ))))
		(_signal (_internal CDVSTestSRRowInxS ~extieee.std_logic_1164.STD_LOGIC 0 75 (_architecture (_uni ))))
		(_signal (_internal CDVSTestSRRowClockxS ~extieee.std_logic_1164.STD_LOGIC 0 76 (_architecture (_uni ))))
		(_signal (_internal CDVSTestSRColInxS ~extieee.std_logic_1164.STD_LOGIC 0 77 (_architecture (_uni ))))
		(_signal (_internal CDVSTestSRColClockxS ~extieee.std_logic_1164.STD_LOGIC 0 78 (_architecture (_uni ))))
		(_signal (_internal CDVSTestColMode0xS ~extieee.std_logic_1164.STD_LOGIC 0 79 (_architecture (_uni ))))
		(_signal (_internal CDVSTestColMode1xS ~extieee.std_logic_1164.STD_LOGIC 0 80 (_architecture (_uni ))))
		(_signal (_internal CDVSTestApsTxGatexS ~extieee.std_logic_1164.STD_LOGIC 0 81 (_architecture (_uni ))))
		(_signal (_internal ADCStateOutputLEDxS ~extieee.std_logic_1164.STD_LOGIC 0 82 (_architecture (_uni ))))
		(_constant (_internal Tpw_clk ~extSTD.STANDARD.TIME 0 84 (_architecture ((ns 4634391661857464543)))))
		(_process
			(clock_gen(_architecture 0 0 88 (_process (_wait_for)(_target(0)))))
			(line__94(_architecture 1 0 94 (_assignment (_simple)(_alias((ADCclockxC)(_string \"0"\)))(_target(1)))))
			(line__95(_architecture 2 0 95 (_assignment (_simple)(_target(2)))))
			(line__96(_architecture 3 0 96 (_assignment (_simple)(_target(3)))))
			(line__97(_architecture 4 0 97 (_assignment (_simple)(_target(4)))))
			(line__98(_architecture 5 0 98 (_assignment (_simple)(_alias((ADCoexEB)(_string \"0"\)))(_target(5)))))
			(line__99(_architecture 6 0 99 (_assignment (_simple)(_alias((ADCstbyxE)(_string \"0"\)))(_target(6)))))
			(line__100(_architecture 7 0 100 (_assignment (_simple)(_alias((RegisterWritexE)(_string \"0"\)))(_target(8)))))
			(line__101(_architecture 8 0 101 (_assignment (_simple)(_target(9)))))
			(line__102(_architecture 9 0 102 (_assignment (_simple)(_target(10)))))
			(line__103(_architecture 10 0 103 (_assignment (_simple)(_target(11)))))
			(line__104(_architecture 11 0 104 (_assignment (_simple)(_target(12)))))
			(line__105(_architecture 12 0 105 (_assignment (_simple)(_target(13)))))
			(line__106(_architecture 13 0 106 (_assignment (_simple)(_target(14)))))
			(line__107(_architecture 14 0 107 (_assignment (_simple)(_target(15)))))
			(line__108(_architecture 15 0 108 (_assignment (_simple)(_alias((TestPixelxE)(_string \"0"\)))(_target(16)))))
			(line__109(_architecture 16 0 109 (_assignment (_simple)(_alias((SBRet10xE)(_string \"0"\)))(_target(17)))))
			(line__110(_architecture 17 0 110 (_assignment (_simple)(_alias((ExtTriggerxE)(_string \"0"\)))(_target(18)))))
			(line__111(_architecture 18 0 111 (_assignment (_simple)(_alias((CDVSTestSRRowInxS)(_string \"0"\)))(_target(19)))))
			(line__112(_architecture 19 0 112 (_assignment (_simple)(_alias((CDVSTestSRRowClockxS)(_string \"0"\)))(_target(20)))))
			(line__113(_architecture 20 0 113 (_assignment (_simple)(_alias((CDVSTestSRColInxS)(_string \"0"\)))(_target(21)))))
			(line__114(_architecture 21 0 114 (_assignment (_simple)(_alias((CDVSTestSRColClockxS)(_string \"0"\)))(_target(22)))))
			(line__115(_architecture 22 0 115 (_assignment (_simple)(_alias((CDVSTestColMode0xS)(_string \"0"\)))(_target(23)))))
			(line__116(_architecture 23 0 116 (_assignment (_simple)(_alias((CDVSTestColMode1xS)(_string \"0"\)))(_target(24)))))
			(line__117(_architecture 24 0 117 (_assignment (_simple)(_alias((CDVSTestApsTxGatexS)(_string \"0"\)))(_target(25)))))
			(line__118(_architecture 25 0 118 (_assignment (_simple)(_alias((ADCStateOutputLEDxS)(_string \"0"\)))(_target(26)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
	(_static
		(33686274 50463491 771 )
		(67372036 67372036 67372036 1028 )
		(33686018 33686018 33686018 33686274 )
		(33686018 33686018 33686018 33751554 )
		(33686018 33686018 33686018 33686019 )
	)
	(_model . Behavioural 26 -1
	)
)
I 000051 55 13447         1374161891755 Behavioral
(_unit VHDL (adcstatemachine 0 25 (behavioral 0 57 ))
	(_version v63)
	(_time 1374161891756 2013.07.18 17:38:11)
	(_source (\./../../sourcecode/ADCStateMachine.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 8a8a8884dfdddd9d898cdcdd9bd1df)
	(_entity
		(_time 1372368071665)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in ))))
		(_port (_internal ADCclockxCO ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_out ))))
		(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_port (_internal ADCwordxDI ~STD_LOGIC_VECTOR{9~downto~0}~12 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_port (_internal ADCoutxDO ~STD_LOGIC_VECTOR{13~downto~0}~12 0 32 (_entity (_out ))))
		(_port (_internal ADCstbyxEO ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ))))
		(_port (_internal ADCoexEBO ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ))))
		(_port (_internal ADCovrxSI ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal RegisterWritexEO ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
		(_port (_internal SRLatchxEI ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ))))
		(_port (_internal RunADCxSI ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal ExposurexDI ~STD_LOGIC_VECTOR{15~downto~0}~12 0 39 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal ColSettlexDI ~STD_LOGIC_VECTOR{15~downto~0}~122 0 40 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~124 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal RowSettlexDI ~STD_LOGIC_VECTOR{15~downto~0}~124 0 41 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~126 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal ResSettlexDI ~STD_LOGIC_VECTOR{15~downto~0}~126 0 42 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~128 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal FramePeriodxDI ~STD_LOGIC_VECTOR{15~downto~0}~128 0 43 (_entity (_in ))))
		(_port (_internal SBRet10xEI ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_in ))))
		(_port (_internal TestPixelxEI ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_in ))))
		(_port (_internal ExtTriggerxEI ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_in ))))
		(_port (_internal CDVSTestSRRowInxSO ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_out ))))
		(_port (_internal CDVSTestSRRowClockxSO ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_out ))))
		(_port (_internal CDVSTestSRColInxSO ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_out ))))
		(_port (_internal CDVSTestSRColClockxSO ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_out ))))
		(_port (_internal CDVSTestColMode0xSO ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_out ))))
		(_port (_internal CDVSTestColMode1xSO ~extieee.std_logic_1164.STD_LOGIC 0 52 (_entity (_out ))))
		(_port (_internal CDVSTestApsTxGatexSO ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_out ))))
		(_port (_internal ADCStateOutputLEDxSO ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_out ))))
		(_type (_internal ColState 0 58 (_enum1 stidle streset streleasereset ststartread streadreset stcountreset stnextreset stintegrate ststopintegrate streadsignal stcountsignal stnextsignal stwaitframe stresett stinitat streadresett stinitbt streadsignalt stwaitt (_to (i 0)(i 18)))))
		(_type (_internal RowState 0 59 (_enum1 stidle stfeedrow stinit stread stwrite strowdone stcolumndone stcolsettle (_to (i 0)(i 7)))))
		(_signal (_internal ResetxRB ~extieee.std_logic_1164.STD_LOGIC 0 61 (_architecture (_uni ))))
		(_signal (_internal StateColxDP ColState 0 64 (_architecture (_uni ))))
		(_signal (_internal StateColxDN ColState 0 64 (_architecture (_uni ))))
		(_signal (_internal StateRowxDP RowState 0 65 (_architecture (_uni ))))
		(_signal (_internal StateRowxDN RowState 0 65 (_architecture (_uni ))))
		(_signal (_internal ADCwordWritexE ~extieee.std_logic_1164.STD_LOGIC 0 66 (_architecture (_uni ))))
		(_signal (_internal ClockxC ~extieee.std_logic_1164.STD_LOGIC 0 67 (_architecture (_uni )(_event))))
		(_signal (_internal StateClockxC ~extieee.std_logic_1164.STD_LOGIC 0 68 (_architecture (_uni )(_event))))
		(_signal (_internal CDVSTestSRRowInxS ~extieee.std_logic_1164.STD_LOGIC 0 71 (_architecture (_uni ))))
		(_signal (_internal CDVSTestSRRowClockxS ~extieee.std_logic_1164.STD_LOGIC 0 71 (_architecture (_uni ))))
		(_signal (_internal CDVSTestSRColInxS ~extieee.std_logic_1164.STD_LOGIC 0 71 (_architecture (_uni ))))
		(_signal (_internal CDVSTestSRColClockxS ~extieee.std_logic_1164.STD_LOGIC 0 71 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 76 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal ADCoutMSBxS ~STD_LOGIC_VECTOR{3~downto~0}~13 0 76 (_architecture (_uni ))))
		(_signal (_internal StartPixelxS ~extieee.std_logic_1164.STD_LOGIC 0 77 (_internal (_uni ))))
		(_signal (_internal StartColxSN ~extieee.std_logic_1164.STD_LOGIC 0 78 (_architecture (_uni ))))
		(_signal (_internal StartColxSP ~extieee.std_logic_1164.STD_LOGIC 0 78 (_architecture (_uni ))))
		(_signal (_internal StartRowxSN ~extieee.std_logic_1164.STD_LOGIC 0 79 (_architecture (_uni ))))
		(_signal (_internal StartRowxSP ~extieee.std_logic_1164.STD_LOGIC 0 79 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{32~downto~0}~13 0 82 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 32)(i 0))))))
		(_signal (_internal DividerColxDP ~STD_LOGIC_VECTOR{32~downto~0}~13 0 82 (_architecture (_uni ))))
		(_signal (_internal DividerColxDN ~STD_LOGIC_VECTOR{32~downto~0}~13 0 82 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{16~downto~0}~13 0 83 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 16)(i 0))))))
		(_signal (_internal DividerRowxDP ~STD_LOGIC_VECTOR{16~downto~0}~13 0 83 (_architecture (_uni ))))
		(_signal (_internal DividerRowxDN ~STD_LOGIC_VECTOR{16~downto~0}~13 0 83 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{25~downto~0}~13 0 84 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 25)(i 0))))))
		(_signal (_internal ExposureTxD ~STD_LOGIC_VECTOR{25~downto~0}~13 0 84 (_architecture (_uni ))))
		(_signal (_internal FramePeriodxD ~STD_LOGIC_VECTOR{25~downto~0}~13 0 85 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 87 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal CountRowxDN ~STD_LOGIC_VECTOR{7~downto~0}~13 0 87 (_architecture (_uni ))))
		(_signal (_internal CountRowxDP ~STD_LOGIC_VECTOR{7~downto~0}~13 0 87 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~13 0 88 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_signal (_internal CountColxDN ~STD_LOGIC_VECTOR{17~downto~0}~13 0 88 (_architecture (_uni ))))
		(_signal (_internal CountColxDP ~STD_LOGIC_VECTOR{17~downto~0}~13 0 88 (_architecture (_uni ))))
		(_signal (_internal DoReadxS ~extieee.std_logic_1164.STD_LOGIC 0 89 (_architecture (_uni ))))
		(_signal (_internal ReadDonexS ~extieee.std_logic_1164.STD_LOGIC 0 89 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 90 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal ReadCyclexS ~STD_LOGIC_VECTOR{1~downto~0}~13 0 90 (_architecture (_uni ))))
		(_signal (_internal ColModexD ~STD_LOGIC_VECTOR{1~downto~0}~13 0 91 (_architecture (_uni ))))
		(_signal (_internal TxGatexE ~extieee.std_logic_1164.STD_LOGIC 0 92 (_architecture (_uni ))))
		(_constant (_internal SizeX ~extSTD.STANDARD.INTEGER 0 96 (_architecture ((i 240)))))
		(_constant (_internal SizeY ~extSTD.STANDARD.INTEGER 0 97 (_architecture ((i 180)))))
		(_process
			(line__101(_architecture 0 0 101 (_assignment (_simple)(_target(27))(_sensitivity(2)(18)))))
			(line__103(_architecture 1 0 103 (_assignment (_simple)(_alias((ClockxC)(ClockxCI)))(_target(33))(_sensitivity(0)))))
			(line__104(_architecture 2 0 104 (_assignment (_simple)(_alias((StateClockxC)(ClockxC)))(_target(34))(_sensitivity(33)))))
			(line__105(_architecture 3 0 105 (_assignment (_simple)(_target(1))(_sensitivity(33)))))
			(line__107(_architecture 4 0 107 (_assignment (_simple)(_alias((CDVSTestSRRowInxSO)(CDVSTestSRRowInxS)))(_target(19))(_sensitivity(35)))))
			(line__108(_architecture 5 0 108 (_assignment (_simple)(_alias((CDVSTestSRColInxSO)(CDVSTestSRColInxS)))(_target(21))(_sensitivity(37)))))
			(line__111(_architecture 6 0 111 (_assignment (_simple)(_alias((ADCoutxDO)(ADCoutMSBxS(d_3_0))(ADCwordxDI(d_9_0))))(_target(4))(_sensitivity(3(d_9_0))(39(d_3_0))))))
			(line__112(_architecture 7 0 112 (_assignment (_simple)(_target(39))(_sensitivity(42)(44)(57)))))
			(line__113(_architecture 8 0 113 (_assignment (_simple)(_alias((ADCstbyxEO)(_string \"0"\)))(_target(5)))))
			(line__114(_architecture 9 0 114 (_assignment (_simple)(_alias((ADCoexEBO)(_string \"0"\)))(_target(6)))))
			(line__116(_architecture 10 0 116 (_assignment (_simple)(_alias((CDVSTestColMode0xSO)(ColModexD(0))))(_target(23))(_sensitivity(58(0))))))
			(line__117(_architecture 11 0 117 (_assignment (_simple)(_target(24))(_sensitivity(17)(18)(58(1))))))
			(line__121(_architecture 12 0 121 (_assignment (_simple)(_alias((ADCStateOutputLEDxSO)(TestPixelxEI)))(_target(26))(_sensitivity(17)))))
			(line__123(_architecture 13 0 123 (_assignment (_simple)(_target(50))(_sensitivity(15)))))
			(line__124(_architecture 14 0 124 (_assignment (_simple)(_target(49))(_sensitivity(11)))))
			(line__126(_architecture 15 0 126 (_assignment (_simple)(_target(25))(_sensitivity(59)))))
			(p_col(_architecture 16 0 129 (_process (_simple)(_target(29)(37)(38)(41)(46)(53)(55)(57)(58)(59))(_sensitivity(10)(11)(12)(13)(14)(17)(28)(42)(45)(49)(50)(54)(56)))))
			(p_row(_architecture 17 0 328 (_process (_simple)(_target(8)(31)(32)(35)(36)(43)(48)(51)(56))(_sensitivity(12)(13)(28)(30)(47)(52)(55)(57))(_read(44)))))
			(p_memoryzing(_architecture 18 0 409 (_process (_target(28)(30)(42)(44)(45)(47)(52)(54))(_sensitivity(27)(34)(29)(31)(41)(43)(46)(48)(51)(53))(_dssslsensitivity 2))))
			(p_clock_chip(_architecture 19 0 446 (_process (_target(20)(22))(_sensitivity(27)(33)(36)(38))(_dssslsensitivity 2))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_static
		(33686018 33686018 770 )
		(514 )
		(771 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 514 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 2 )
		(515 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 514 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 2 )
		(770 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 )
		(33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 514 )
		(33686018 33686018 )
	)
	(_model . Behavioral 20 -1
	)
)
I 000051 55 2368          1374162331307 Behavioral
(_unit VHDL (wordregister 0 30 (behavioral 0 41 ))
	(_version v63)
	(_time 1374162331308 2013.07.18 17:45:31)
	(_source (\./../../sourcecode/wordRegister.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 86808988d6d0d090818394dcd2)
	(_entity
		(_time 1372368066647)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_generic (_internal width ~extSTD.STANDARD.NATURAL 0 32 \14\ (_entity ((i 14)))))
		(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in )(_event))))
		(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal WriteEnablexEI ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{width-1~downto~0}~12 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
		(_port (_internal DataInxDI ~STD_LOGIC_VECTOR{width-1~downto~0}~12 0 37 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{width-1~downto~0}~122 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal DataOutxDO ~STD_LOGIC_VECTOR{width-1~downto~0}~122 0 38 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{width-1~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_signal (_internal StatexDP ~STD_LOGIC_VECTOR{width-1~downto~0}~13 0 44 (_architecture (_uni ))))
		(_signal (_internal StatexDN ~STD_LOGIC_VECTOR{width-1~downto~0}~13 0 44 (_architecture (_uni ))))
		(_process
			(p_memless(_architecture 0 0 49 (_process (_simple)(_target(6)(4))(_sensitivity(5)(2)(3)))))
			(p_memorizing(_architecture 1 0 61 (_process (_target(5))(_sensitivity(0)(1)(6))(_dssslsensitivity 2))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . Behavioral 5 -1
	)
)
I 000050 55 19399         1374162331436 Structure
(_unit VHDL (aerfifo 0 14 (structure 0 30 ))
	(_version v63)
	(_time 1374162331437 2013.07.18 17:45:31)
	(_source (\./../../sourcecode/AERfifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(machxo(components)))
	(_code 03040b050555551556501a5954)
	(_entity
		(_time 1372368066962)
		(_use (std(standard))(ieee(std_logic_1164))(machxo(components)))
	)
	(_component
		(fifo8ka
			(_object
				(_generic (_internal FULLPOINTER1 ~STD_LOGIC_VECTOR{13~downto~0}~13 0 47 (_entity -1 )))
				(_generic (_internal FULLPOINTER ~STD_LOGIC_VECTOR{13~downto~0}~132 0 48 (_entity -1 )))
				(_generic (_internal AFPOINTER1 ~STD_LOGIC_VECTOR{13~downto~0}~134 0 49 (_entity -1 )))
				(_generic (_internal AEPOINTER1 ~STD_LOGIC_VECTOR{13~downto~0}~136 0 50 (_entity -1 )))
				(_generic (_internal AFPOINTER ~STD_LOGIC_VECTOR{13~downto~0}~138 0 51 (_entity -1 )))
				(_generic (_internal AEPOINTER ~STD_LOGIC_VECTOR{13~downto~0}~1310 0 52 (_entity -1 )))
				(_generic (_internal CSDECODE_R ~STD_LOGIC_VECTOR{1~downto~0}~13 0 53 (_entity -1 )))
				(_generic (_internal CSDECODE_W ~STD_LOGIC_VECTOR{1~downto~0}~1312 0 54 (_entity -1 )))
				(_generic (_internal RESETMODE ~STRING~13 0 55 (_entity -1 )))
				(_generic (_internal REGMODE ~STRING~1313 0 55 (_entity -1 )))
				(_generic (_internal DATA_WIDTH_R ~extSTD.STANDARD.INTEGER 0 56 (_entity -1 )))
				(_generic (_internal DATA_WIDTH_W ~extSTD.STANDARD.INTEGER 0 56 (_entity -1 )))
				(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 58 (_entity (_in ))))
				(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 58 (_entity (_in ))))
				(_port (_internal DI2 ~extieee.std_logic_1164.STD_LOGIC 0 58 (_entity (_in ))))
				(_port (_internal DI3 ~extieee.std_logic_1164.STD_LOGIC 0 59 (_entity (_in ))))
				(_port (_internal DI4 ~extieee.std_logic_1164.STD_LOGIC 0 59 (_entity (_in ))))
				(_port (_internal DI5 ~extieee.std_logic_1164.STD_LOGIC 0 59 (_entity (_in ))))
				(_port (_internal DI6 ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_in ))))
				(_port (_internal DI7 ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_in ))))
				(_port (_internal DI8 ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_in ))))
				(_port (_internal DI9 ~extieee.std_logic_1164.STD_LOGIC 0 61 (_entity (_in ))))
				(_port (_internal DI10 ~extieee.std_logic_1164.STD_LOGIC 0 61 (_entity (_in ))))
				(_port (_internal DI11 ~extieee.std_logic_1164.STD_LOGIC 0 61 (_entity (_in ))))
				(_port (_internal DI12 ~extieee.std_logic_1164.STD_LOGIC 0 62 (_entity (_in ))))
				(_port (_internal DI13 ~extieee.std_logic_1164.STD_LOGIC 0 62 (_entity (_in ))))
				(_port (_internal DI14 ~extieee.std_logic_1164.STD_LOGIC 0 63 (_entity (_in ))))
				(_port (_internal DI15 ~extieee.std_logic_1164.STD_LOGIC 0 63 (_entity (_in ))))
				(_port (_internal DI16 ~extieee.std_logic_1164.STD_LOGIC 0 64 (_entity (_in ))))
				(_port (_internal DI17 ~extieee.std_logic_1164.STD_LOGIC 0 64 (_entity (_in ))))
				(_port (_internal DI18 ~extieee.std_logic_1164.STD_LOGIC 0 65 (_entity (_in ))))
				(_port (_internal DI19 ~extieee.std_logic_1164.STD_LOGIC 0 65 (_entity (_in ))))
				(_port (_internal DI20 ~extieee.std_logic_1164.STD_LOGIC 0 66 (_entity (_in ))))
				(_port (_internal DI21 ~extieee.std_logic_1164.STD_LOGIC 0 66 (_entity (_in ))))
				(_port (_internal DI22 ~extieee.std_logic_1164.STD_LOGIC 0 67 (_entity (_in ))))
				(_port (_internal DI23 ~extieee.std_logic_1164.STD_LOGIC 0 67 (_entity (_in ))))
				(_port (_internal DI24 ~extieee.std_logic_1164.STD_LOGIC 0 68 (_entity (_in ))))
				(_port (_internal DI25 ~extieee.std_logic_1164.STD_LOGIC 0 68 (_entity (_in ))))
				(_port (_internal DI26 ~extieee.std_logic_1164.STD_LOGIC 0 69 (_entity (_in ))))
				(_port (_internal DI27 ~extieee.std_logic_1164.STD_LOGIC 0 69 (_entity (_in ))))
				(_port (_internal DI28 ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_in ))))
				(_port (_internal DI29 ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_in ))))
				(_port (_internal DI30 ~extieee.std_logic_1164.STD_LOGIC 0 71 (_entity (_in ))))
				(_port (_internal DI31 ~extieee.std_logic_1164.STD_LOGIC 0 71 (_entity (_in ))))
				(_port (_internal DI32 ~extieee.std_logic_1164.STD_LOGIC 0 72 (_entity (_in ))))
				(_port (_internal DI33 ~extieee.std_logic_1164.STD_LOGIC 0 72 (_entity (_in ))))
				(_port (_internal DI34 ~extieee.std_logic_1164.STD_LOGIC 0 73 (_entity (_in ))))
				(_port (_internal DI35 ~extieee.std_logic_1164.STD_LOGIC 0 73 (_entity (_in ))))
				(_port (_internal FULLI ~extieee.std_logic_1164.STD_LOGIC 0 74 (_entity (_in ))))
				(_port (_internal CSW0 ~extieee.std_logic_1164.STD_LOGIC 0 74 (_entity (_in ))))
				(_port (_internal CSW1 ~extieee.std_logic_1164.STD_LOGIC 0 75 (_entity (_in ))))
				(_port (_internal EMPTYI ~extieee.std_logic_1164.STD_LOGIC 0 75 (_entity (_in ))))
				(_port (_internal CSR0 ~extieee.std_logic_1164.STD_LOGIC 0 76 (_entity (_in ))))
				(_port (_internal CSR1 ~extieee.std_logic_1164.STD_LOGIC 0 76 (_entity (_in ))))
				(_port (_internal WE ~extieee.std_logic_1164.STD_LOGIC 0 76 (_entity (_in ))))
				(_port (_internal RE ~extieee.std_logic_1164.STD_LOGIC 0 77 (_entity (_in ))))
				(_port (_internal CLKW ~extieee.std_logic_1164.STD_LOGIC 0 77 (_entity (_in ))))
				(_port (_internal CLKR ~extieee.std_logic_1164.STD_LOGIC 0 77 (_entity (_in ))))
				(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 78 (_entity (_in ))))
				(_port (_internal RPRST ~extieee.std_logic_1164.STD_LOGIC 0 78 (_entity (_in ))))
				(_port (_internal DO0 ~extieee.std_logic_1164.STD_LOGIC 0 79 (_entity (_out ))))
				(_port (_internal DO1 ~extieee.std_logic_1164.STD_LOGIC 0 79 (_entity (_out ))))
				(_port (_internal DO2 ~extieee.std_logic_1164.STD_LOGIC 0 80 (_entity (_out ))))
				(_port (_internal DO3 ~extieee.std_logic_1164.STD_LOGIC 0 80 (_entity (_out ))))
				(_port (_internal DO4 ~extieee.std_logic_1164.STD_LOGIC 0 81 (_entity (_out ))))
				(_port (_internal DO5 ~extieee.std_logic_1164.STD_LOGIC 0 81 (_entity (_out ))))
				(_port (_internal DO6 ~extieee.std_logic_1164.STD_LOGIC 0 82 (_entity (_out ))))
				(_port (_internal DO7 ~extieee.std_logic_1164.STD_LOGIC 0 82 (_entity (_out ))))
				(_port (_internal DO8 ~extieee.std_logic_1164.STD_LOGIC 0 83 (_entity (_out ))))
				(_port (_internal DO9 ~extieee.std_logic_1164.STD_LOGIC 0 83 (_entity (_out ))))
				(_port (_internal DO10 ~extieee.std_logic_1164.STD_LOGIC 0 84 (_entity (_out ))))
				(_port (_internal DO11 ~extieee.std_logic_1164.STD_LOGIC 0 84 (_entity (_out ))))
				(_port (_internal DO12 ~extieee.std_logic_1164.STD_LOGIC 0 85 (_entity (_out ))))
				(_port (_internal DO13 ~extieee.std_logic_1164.STD_LOGIC 0 85 (_entity (_out ))))
				(_port (_internal DO14 ~extieee.std_logic_1164.STD_LOGIC 0 86 (_entity (_out ))))
				(_port (_internal DO15 ~extieee.std_logic_1164.STD_LOGIC 0 86 (_entity (_out ))))
				(_port (_internal DO16 ~extieee.std_logic_1164.STD_LOGIC 0 87 (_entity (_out ))))
				(_port (_internal DO17 ~extieee.std_logic_1164.STD_LOGIC 0 87 (_entity (_out ))))
				(_port (_internal DO18 ~extieee.std_logic_1164.STD_LOGIC 0 88 (_entity (_out ))))
				(_port (_internal DO19 ~extieee.std_logic_1164.STD_LOGIC 0 88 (_entity (_out ))))
				(_port (_internal DO20 ~extieee.std_logic_1164.STD_LOGIC 0 89 (_entity (_out ))))
				(_port (_internal DO21 ~extieee.std_logic_1164.STD_LOGIC 0 89 (_entity (_out ))))
				(_port (_internal DO22 ~extieee.std_logic_1164.STD_LOGIC 0 90 (_entity (_out ))))
				(_port (_internal DO23 ~extieee.std_logic_1164.STD_LOGIC 0 90 (_entity (_out ))))
				(_port (_internal DO24 ~extieee.std_logic_1164.STD_LOGIC 0 91 (_entity (_out ))))
				(_port (_internal DO25 ~extieee.std_logic_1164.STD_LOGIC 0 91 (_entity (_out ))))
				(_port (_internal DO26 ~extieee.std_logic_1164.STD_LOGIC 0 92 (_entity (_out ))))
				(_port (_internal DO27 ~extieee.std_logic_1164.STD_LOGIC 0 92 (_entity (_out ))))
				(_port (_internal DO28 ~extieee.std_logic_1164.STD_LOGIC 0 93 (_entity (_out ))))
				(_port (_internal DO29 ~extieee.std_logic_1164.STD_LOGIC 0 93 (_entity (_out ))))
				(_port (_internal DO30 ~extieee.std_logic_1164.STD_LOGIC 0 94 (_entity (_out ))))
				(_port (_internal DO31 ~extieee.std_logic_1164.STD_LOGIC 0 94 (_entity (_out ))))
				(_port (_internal DO32 ~extieee.std_logic_1164.STD_LOGIC 0 95 (_entity (_out ))))
				(_port (_internal DO33 ~extieee.std_logic_1164.STD_LOGIC 0 95 (_entity (_out ))))
				(_port (_internal DO34 ~extieee.std_logic_1164.STD_LOGIC 0 96 (_entity (_out ))))
				(_port (_internal DO35 ~extieee.std_logic_1164.STD_LOGIC 0 96 (_entity (_out ))))
				(_port (_internal EF ~extieee.std_logic_1164.STD_LOGIC 0 97 (_entity (_out ))))
				(_port (_internal AEF ~extieee.std_logic_1164.STD_LOGIC 0 97 (_entity (_out ))))
				(_port (_internal AFF ~extieee.std_logic_1164.STD_LOGIC 0 97 (_entity (_out ))))
				(_port (_internal FF ~extieee.std_logic_1164.STD_LOGIC 0 98 (_entity (_out ))))
			)
		)
		(vhi
			(_object
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_out ))))
			)
		)
		(vlo
			(_object
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_out ))))
			)
		)
	)
	(_instantiation AERfifo_0_1 0 140 (_component fifo8ka )
		(_generic
			((FULLPOINTER1)(_string \"01111111110001"\))
			((FULLPOINTER)(_string \"01111111111001"\))
			((AFPOINTER1)(_string \"00011111010001"\))
			((AEPOINTER1)(_string \"00000001011111"\))
			((AFPOINTER)(_string \"00011111011001"\))
			((AEPOINTER)(_string \"00000001010111"\))
			((CSDECODE_R)(_string \"11"\))
			((CSDECODE_W)(_string \"11"\))
			((RESETMODE)(_string \"ASYNC"\))
			((REGMODE)(_string \"NOREG"\))
			((DATA_WIDTH_R)((i 9)))
			((DATA_WIDTH_W)((i 9)))
		)
		(_port
			((DI0)(Data(0)))
			((DI1)(Data(1)))
			((DI2)(Data(2)))
			((DI3)(Data(3)))
			((DI4)(Data(4)))
			((DI5)(Data(5)))
			((DI6)(Data(6)))
			((DI7)(Data(7)))
			((DI8)(Data(8)))
			((DI9)(scuba_vlo))
			((DI10)(scuba_vlo))
			((DI11)(scuba_vlo))
			((DI12)(scuba_vlo))
			((DI13)(scuba_vlo))
			((DI14)(scuba_vlo))
			((DI15)(scuba_vlo))
			((DI16)(scuba_vlo))
			((DI17)(scuba_vlo))
			((DI18)(scuba_vlo))
			((DI19)(scuba_vlo))
			((DI20)(scuba_vlo))
			((DI21)(scuba_vlo))
			((DI22)(scuba_vlo))
			((DI23)(scuba_vlo))
			((DI24)(scuba_vlo))
			((DI25)(scuba_vlo))
			((DI26)(scuba_vlo))
			((DI27)(scuba_vlo))
			((DI28)(scuba_vlo))
			((DI29)(scuba_vlo))
			((DI30)(scuba_vlo))
			((DI31)(scuba_vlo))
			((DI32)(scuba_vlo))
			((DI33)(scuba_vlo))
			((DI34)(scuba_vlo))
			((DI35)(scuba_vlo))
			((FULLI)(Full_int))
			((CSW0)(scuba_vhi))
			((CSW1)(scuba_vhi))
			((EMPTYI)(Empty_int))
			((CSR0)(scuba_vhi))
			((CSR1)(scuba_vhi))
			((WE)(WrEn))
			((RE)(RdEn))
			((CLKW)(WrClock))
			((CLKR)(RdClock))
			((RST)(Reset))
			((RPRST)(RPReset))
			((DO0)(Q(0)))
			((DO1)(Q(1)))
			((DO2)(Q(2)))
			((DO3)(Q(3)))
			((DO4)(Q(4)))
			((DO5)(Q(5)))
			((DO6)(Q(6)))
			((DO7)(Q(7)))
			((DO8)(Q(8)))
			((DO9)(_open))
			((DO10)(_open))
			((DO11)(_open))
			((DO12)(_open))
			((DO13)(_open))
			((DO14)(_open))
			((DO15)(_open))
			((DO16)(_open))
			((DO17)(_open))
			((DO18)(_open))
			((DO19)(_open))
			((DO20)(_open))
			((DO21)(_open))
			((DO22)(_open))
			((DO23)(_open))
			((DO24)(_open))
			((DO25)(_open))
			((DO26)(_open))
			((DO27)(_open))
			((DO28)(_open))
			((DO29)(_open))
			((DO30)(_open))
			((DO31)(_open))
			((DO32)(_open))
			((DO33)(_open))
			((DO34)(_open))
			((DO35)(_open))
			((EF)(Empty_int))
			((AEF)(AlmostEmpty))
			((AFF)(AlmostFull))
			((FF)(Full_int))
		)
		(_use (_entity machxo fifo8ka)
			(_generic
				((DATA_WIDTH_W)((i 9)))
				((DATA_WIDTH_R)((i 9)))
				((REGMODE)(_string \"NOREG"\))
				((RESETMODE)(_string \"ASYNC"\))
				((CSDECODE_W)(_string \"11"\))
				((CSDECODE_R)(_string \"11"\))
				((AEPOINTER)(_string \"00000001010111"\))
				((AEPOINTER1)(_string \"00000001011111"\))
				((AFPOINTER)(_string \"00011111011001"\))
				((AFPOINTER1)(_string \"00011111010001"\))
				((FULLPOINTER)(_string \"01111111111001"\))
				((FULLPOINTER1)(_string \"01111111110001"\))
			)
		)
	)
	(_instantiation scuba_vhi_inst 0 173 (_component vhi )
		(_port
			((Z)(scuba_vhi))
		)
		(_use (_entity machxo vhi)
		)
	)
	(_instantiation scuba_vlo_inst 0 176 (_component vlo )
		(_port
			((Z)(scuba_vlo))
		)
		(_use (_entity machxo vlo)
		)
	)
	(_instantiation AERfifo_1_0 0 179 (_component fifo8ka )
		(_generic
			((FULLPOINTER1)(_string \"00000000000000"\))
			((FULLPOINTER)(_string \"11111111111111"\))
			((AFPOINTER1)(_string \"00000000000000"\))
			((AEPOINTER1)(_string \"00000000000000"\))
			((AFPOINTER)(_string \"11111111111111"\))
			((AEPOINTER)(_string \"11111111111111"\))
			((CSDECODE_R)(_string \"11"\))
			((CSDECODE_W)(_string \"11"\))
			((RESETMODE)(_string \"ASYNC"\))
			((REGMODE)(_string \"NOREG"\))
			((DATA_WIDTH_R)((i 9)))
			((DATA_WIDTH_W)((i 9)))
		)
		(_port
			((DI0)(Data(9)))
			((DI1)(Data(10)))
			((DI2)(Data(11)))
			((DI3)(Data(12)))
			((DI4)(Data(13)))
			((DI5)(Data(14)))
			((DI6)(Data(15)))
			((DI7)(scuba_vlo))
			((DI8)(scuba_vlo))
			((DI9)(scuba_vlo))
			((DI10)(scuba_vlo))
			((DI11)(scuba_vlo))
			((DI12)(scuba_vlo))
			((DI13)(scuba_vlo))
			((DI14)(scuba_vlo))
			((DI15)(scuba_vlo))
			((DI16)(scuba_vlo))
			((DI17)(scuba_vlo))
			((DI18)(scuba_vlo))
			((DI19)(scuba_vlo))
			((DI20)(scuba_vlo))
			((DI21)(scuba_vlo))
			((DI22)(scuba_vlo))
			((DI23)(scuba_vlo))
			((DI24)(scuba_vlo))
			((DI25)(scuba_vlo))
			((DI26)(scuba_vlo))
			((DI27)(scuba_vlo))
			((DI28)(scuba_vlo))
			((DI29)(scuba_vlo))
			((DI30)(scuba_vlo))
			((DI31)(scuba_vlo))
			((DI32)(scuba_vlo))
			((DI33)(scuba_vlo))
			((DI34)(scuba_vlo))
			((DI35)(scuba_vlo))
			((FULLI)(Full_int))
			((CSW0)(scuba_vhi))
			((CSW1)(scuba_vhi))
			((EMPTYI)(Empty_int))
			((CSR0)(scuba_vhi))
			((CSR1)(scuba_vhi))
			((WE)(WrEn))
			((RE)(RdEn))
			((CLKW)(WrClock))
			((CLKR)(RdClock))
			((RST)(Reset))
			((RPRST)(RPReset))
			((DO0)(Q(9)))
			((DO1)(Q(10)))
			((DO2)(Q(11)))
			((DO3)(Q(12)))
			((DO4)(Q(13)))
			((DO5)(Q(14)))
			((DO6)(Q(15)))
			((DO7)(_open))
			((DO8)(_open))
			((DO9)(_open))
			((DO10)(_open))
			((DO11)(_open))
			((DO12)(_open))
			((DO13)(_open))
			((DO14)(_open))
			((DO15)(_open))
			((DO16)(_open))
			((DO17)(_open))
			((DO18)(_open))
			((DO19)(_open))
			((DO20)(_open))
			((DO21)(_open))
			((DO22)(_open))
			((DO23)(_open))
			((DO24)(_open))
			((DO25)(_open))
			((DO26)(_open))
			((DO27)(_open))
			((DO28)(_open))
			((DO29)(_open))
			((DO30)(_open))
			((DO31)(_open))
			((DO32)(_open))
			((DO33)(_open))
			((DO34)(_open))
			((DO35)(_open))
			((EF)(_open))
			((AEF)(_open))
			((AFF)(_open))
			((FF)(_open))
		)
		(_use (_entity machxo fifo8ka)
			(_generic
				((DATA_WIDTH_W)((i 9)))
				((DATA_WIDTH_R)((i 9)))
				((REGMODE)(_string \"NOREG"\))
				((RESETMODE)(_string \"ASYNC"\))
				((CSDECODE_W)(_string \"11"\))
				((CSDECODE_R)(_string \"11"\))
				((AEPOINTER)(_string \"11111111111111"\))
				((AEPOINTER1)(_string \"00000000000000"\))
				((AFPOINTER)(_string \"11111111111111"\))
				((AFPOINTER1)(_string \"00000000000000"\))
				((FULLPOINTER)(_string \"11111111111111"\))
				((FULLPOINTER1)(_string \"00000000000000"\))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal Data ~STD_LOGIC_VECTOR{15~downto~0}~12 0 16 (_entity (_in ))))
		(_port (_internal WrClock ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
		(_port (_internal RdClock ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
		(_port (_internal WrEn ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_in ))))
		(_port (_internal RdEn ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_in ))))
		(_port (_internal Reset ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_in ))))
		(_port (_internal RPReset ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal Q ~STD_LOGIC_VECTOR{15~downto~0}~122 0 23 (_entity (_out ))))
		(_port (_internal Empty ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_out ))))
		(_port (_internal Full ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_out ))))
		(_port (_internal AlmostEmpty ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_out ))))
		(_port (_internal AlmostFull ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_out ))))
		(_signal (_internal scuba_vhi ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_signal (_internal Empty_int ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal Full_int ~extieee.std_logic_1164.STD_LOGIC 0 35 (_architecture (_uni ))))
		(_signal (_internal scuba_vlo ~extieee.std_logic_1164.STD_LOGIC 0 36 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~13 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~132 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~134 0 49 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~136 0 50 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~138 0 51 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~1310 0 52 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 53 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1312 0 54 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_type (_internal ~STRING~13 0 55 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_type (_internal ~STRING~1313 0 55 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_process
			(line__211(_architecture 0 0 211 (_assignment (_simple)(_alias((Empty)(Empty_int)))(_target(8))(_sensitivity(13)))))
			(line__212(_architecture 1 0 212 (_assignment (_simple)(_alias((Full)(Full_int)))(_target(9))(_sensitivity(14)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_model . Structure 2 -1
	)
)
I 000033 55 1433 0 structure_con
(_configuration VHDL (structure_con 0 217 (AERfifo))
	(_version v63)
	(_time 1374162331448 2013.07.18 17:45:31)
	(_source (\./../../sourcecode/AERfifo.vhd\))
	(_use (std(standard))(machxo(components))(ieee(std_logic_1164)))
	(_code 1315191514454504161d004846)
	(_architecture Structure
		(_instantiation AERfifo_0_1
			(_entity machxo fifo8ka V
				(_generic
					((DATA_WIDTH_W)(_code 0))
					((DATA_WIDTH_R)(_code 1))
					((REGMODE)(_code 2))
					((RESETMODE)(_code 3))
					((CSDECODE_W)(_code 4))
					((CSDECODE_R)(_code 5))
					((AEPOINTER)(_code 6))
					((AEPOINTER1)(_code 7))
					((AFPOINTER)(_code 8))
					((AFPOINTER1)(_code 9))
					((FULLPOINTER)(_code 10))
					((FULLPOINTER1)(_code 11))
				)
			)
		)
		(_instantiation scuba_vhi_inst
			(_entity machxo vhi V
			)
		)
		(_instantiation scuba_vlo_inst
			(_entity machxo vlo V
			)
		)
		(_instantiation AERfifo_1_0
			(_entity machxo fifo8ka V
				(_generic
					((DATA_WIDTH_W)(_code 12))
					((DATA_WIDTH_R)(_code 13))
					((REGMODE)(_code 14))
					((RESETMODE)(_code 15))
					((CSDECODE_W)(_code 16))
					((CSDECODE_R)(_code 17))
					((AEPOINTER)(_code 18))
					((AEPOINTER1)(_code 19))
					((AFPOINTER)(_code 20))
					((AFPOINTER1)(_code 21))
					((FULLPOINTER)(_code 22))
					((FULLPOINTER1)(_code 23))
				)
			)
		)
		(_model . Structure_CON__AERfifo__Structure__code__0 24 -1
		)
	)
)
I 000050 55 5069          1374162331525 Structure
(_unit VHDL (clockgen 0 14 (structure 0 24 ))
	(_version v63)
	(_time 1374162331526 2013.07.18 17:45:31)
	(_source (\./../../sourcecode/clockgen.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(machxo(components)))
	(_code 61666b6133366377676f233b37)
	(_entity
		(_time 1372368067259)
		(_use (std(standard))(ieee(std_logic_1164))(machxo(components)))
	)
	(_component
		(vlo
			(_object
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
			)
		)
		(ehxpllc
			(_object
				(_generic (_internal DUTY ~extSTD.STANDARD.INTEGER 0 36 (_entity -1 )))
				(_generic (_internal PHASEADJ ~extSTD.STANDARD.INTEGER 0 36 (_entity -1 )))
				(_generic (_internal DELAY_CNTL ~STRING~13 0 37 (_entity -1 )))
				(_generic (_internal CLKOK_DIV ~extSTD.STANDARD.INTEGER 0 37 (_entity -1 )))
				(_generic (_internal FDEL ~extSTD.STANDARD.INTEGER 0 38 (_entity -1 )))
				(_generic (_internal CLKFB_DIV ~extSTD.STANDARD.INTEGER 0 38 (_entity -1 )))
				(_generic (_internal CLKOP_DIV ~extSTD.STANDARD.INTEGER 0 39 (_entity -1 )))
				(_generic (_internal CLKI_DIV ~extSTD.STANDARD.INTEGER 0 39 (_entity -1 )))
				(_port (_internal CLKI ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ))))
				(_port (_internal CLKFB ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ))))
				(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ))))
				(_port (_internal DDAMODE ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_in ))))
				(_port (_internal DDAIZR ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_in ))))
				(_port (_internal DDAILAG ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_in ))))
				(_port (_internal DDAIDEL0 ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ))))
				(_port (_internal DDAIDEL1 ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ))))
				(_port (_internal DDAIDEL2 ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ))))
				(_port (_internal CLKOP ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_out ))))
				(_port (_internal CLKOS ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_out ))))
				(_port (_internal CLKOK ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_out ))))
				(_port (_internal CLKINTFB ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_out ))))
				(_port (_internal LOCK ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_out ))))
			)
		)
	)
	(_instantiation scuba_vlo_inst 0 79 (_component vlo )
		(_port
			((Z)(scuba_vlo))
		)
		(_use (_entity machxo vlo)
		)
	)
	(_instantiation PLLCInst_0 0 82 (_component ehxpllc )
		(_generic
			((DUTY)((i 4)))
			((PHASEADJ)((i 0)))
			((DELAY_CNTL)(_string \"STATIC"\))
			((CLKOK_DIV)((i 2)))
			((FDEL)((i 0)))
			((CLKFB_DIV)((i 3)))
			((CLKOP_DIV)((i 8)))
			((CLKI_DIV)((i 1)))
		)
		(_port
			((CLKI)(CLK))
			((CLKFB)(CLKOP_t))
			((RST)(RESET))
			((DDAMODE)(scuba_vlo))
			((DDAIZR)(scuba_vlo))
			((DDAILAG)(scuba_vlo))
			((DDAIDEL0)(scuba_vlo))
			((DDAIDEL1)(scuba_vlo))
			((DDAIDEL2)(scuba_vlo))
			((CLKOP)(CLKOP_t))
			((CLKOS)(_open))
			((CLKOK)(_open))
			((CLKINTFB)(_open))
			((LOCK)(LOCK))
		)
		(_use (_entity machxo ehxpllc)
			(_generic
				((CLKI_DIV)((i 1)))
				((CLKFB_DIV)((i 3)))
				((CLKOP_DIV)((i 8)))
				((CLKOK_DIV)((i 2)))
				((PHASEADJ)((i 0)))
				((FDEL)((i 0)))
				((DUTY)((i 4)))
				((DELAY_CNTL)(_string \"STATIC"\))
			)
			(_port
				((clki)(CLKI))
				((clkfb)(CLKFB))
				((rst)(RST))
				((ddamode)(DDAMODE))
				((ddaizr)(DDAIZR))
				((ddailag)(DDAILAG))
				((ddaidel0)(DDAIDEL0))
				((ddaidel1)(DDAIDEL1))
				((ddaidel2)(DDAIDEL2))
				((clkos)(CLKOS))
				((clkop)(CLKOP))
				((clkok)(CLKOK))
				((lock)(LOCK))
				((clkintfb)(CLKINTFB))
			)
		)
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
		(_port (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
		(_port (_internal CLKOP ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_out ))))
		(_port (_internal LOCK ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_out ))))
		(_signal (_internal scuba_vlo ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ))))
		(_signal (_internal CLKOP_t ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_type (_internal ~STRING~13 0 37 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_process
			(line__94(_architecture 0 0 94 (_assignment (_simple)(_alias((CLKOP)(CLKOP_t)))(_target(2))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
	)
	(_model . Structure 1 -1
	)
)
I 000033 55 1120 0 structure_con
(_configuration VHDL (structure_con 0 99 (clockgen))
	(_version v63)
	(_time 1374162331533 2013.07.18 17:45:31)
	(_source (\./../../sourcecode/clockgen.vhd\))
	(_use (std(standard))(machxo(components))(ieee(std_logic_1164)))
	(_code 61676b60643737766460723a34)
	(_architecture Structure
		(_instantiation scuba_vlo_inst
			(_entity machxo vlo V
			)
		)
		(_instantiation PLLCInst_0
			(_entity machxo ehxpllc V
				(_generic
					((CLKI_DIV)(_code 0))
					((CLKFB_DIV)(_code 1))
					((CLKOP_DIV)(_code 2))
					((CLKOK_DIV)(_code 3))
					((PHASEADJ)(_code 4))
					((FDEL)(_code 5))
					((DUTY)(_code 6))
					((DELAY_CNTL)(_code 7))
				)
				(_port
					((clki)(CLKI))
					((clkfb)(CLKFB))
					((rst)(RST))
					((ddamode)(DDAMODE))
					((ddaizr)(DDAIZR))
					((ddailag)(DDAILAG))
					((ddaidel0)(DDAIDEL0))
					((ddaidel1)(DDAIDEL1))
					((ddaidel2)(DDAIDEL2))
					((clkos)(CLKOS))
					((clkop)(CLKOP))
					((clkok)(CLKOK))
					((lock)(LOCK))
					((clkintfb)(CLKINTFB))
				)
			)
		)
		(_model . Structure_CON__clockgen__Structure__code__0 8 -1
		)
	)
)
I 000051 55 1879          1374162331592 Behavioral
(_unit VHDL (earlypakettimer 0 25 (behavioral 0 33 ))
	(_version v63)
	(_time 1374162331593 2013.07.18 17:45:31)
	(_source (\./../../sourcecode/earlyPaketTimer.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 9f989390c8c9c989cf9886c4ce)
	(_entity
		(_time 1372368067550)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in )(_event))))
		(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in ))))
		(_port (_internal ClearxSI ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal TimerExpiredxSO ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{20~downto~0}~13 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 20)(i 0))))))
		(_signal (_internal CountxDN ~STD_LOGIC_VECTOR{20~downto~0}~13 0 36 (_architecture (_uni ))))
		(_signal (_internal CountxDP ~STD_LOGIC_VECTOR{20~downto~0}~13 0 36 (_architecture (_uni ))))
		(_process
			(p_memless(_architecture 0 0 41 (_process (_simple)(_target(3)(4))(_sensitivity(2)(5)))))
			(p_memoryzing(_architecture 1 0 55 (_process (_target(5))(_sensitivity(0)(1)(4))(_dssslsensitivity 2))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 33686018 2 )
	)
	(_model . Behavioral 2 -1
	)
)
I 000051 55 1665          1374162331647 Behavioral
(_unit VHDL (eventbeforeoverflow 0 30 (behavioral 0 39 ))
	(_version v63)
	(_time 1374162331648 2013.07.18 17:45:31)
	(_source (\./../../sourcecode/EventBeforeOverflow.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code dddad18e8f8a8ccb8b8cc9878e)
	(_entity
		(_time 1372368067881)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in )(_event))))
		(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal OverflowxDI ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal EventxDI ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal EventBeforeOverflowxDO ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
		(_type (_internal state 0 40 (_enum1 stidle stevent stoverflow (_to (i 0)(i 2)))))
		(_signal (_internal StatexDP state 0 42 (_architecture (_uni ))))
		(_signal (_internal StatexDN state 0 42 (_architecture (_uni ))))
		(_process
			(p_memless(_architecture 0 0 47 (_process (_simple)(_target(6)(4))(_sensitivity(5)(2)(3)))))
			(p_memorizing(_architecture 1 0 74 (_process (_target(5))(_sensitivity(0)(1)(6))(_dssslsensitivity 2))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Behavioral 2 -1
	)
)
I 000051 55 1935          1374162331702 Behavioral
(_unit VHDL (eventcounter 0 26 (behavioral 0 35 ))
	(_version v63)
	(_time 1374162331703 2013.07.18 17:45:31)
	(_source (\./../../sourcecode/eventCounter.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 0c0b580b595b5d1a5a0e18565e)
	(_entity
		(_time 1372368068203)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal ClearxSI ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal IncrementxSI ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal OverflowxSO ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{8~downto~0}~13 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_signal (_internal CountxDP ~STD_LOGIC_VECTOR{8~downto~0}~13 0 37 (_architecture (_uni ))))
		(_signal (_internal CountxDN ~STD_LOGIC_VECTOR{8~downto~0}~13 0 37 (_architecture (_uni ))))
		(_process
			(p_memoryless(_architecture 0 0 41 (_process (_simple)(_target(6)(4))(_sensitivity(5)(2)(3)))))
			(p_memoryzing(_architecture 1 0 61 (_process (_target(5))(_sensitivity(0)(1)(6))(_dssslsensitivity 2))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33686018 2 )
		(33686018 33686018 2 )
		(33686018 33686018 2 )
	)
	(_model . Behavioral 2 -1
	)
)
I 000051 55 3232          1374162331761 Behavioral
(_unit VHDL (fifostatemachine 0 25 (behavioral 0 53 ))
	(_version v63)
	(_time 1374162331762 2013.07.18 17:45:31)
	(_source (\./../../sourcecode/fifoStatemachine.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 4b4c1c49101c195d1a4558101e)
	(_entity
		(_time 1372368068503)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in )(_event))))
		(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in ))))
		(_port (_internal RunxSI ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal FifoTransactionxSO ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
		(_port (_internal FX2FifoInFullxSBI ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal FifoEmptyxSI ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
		(_port (_internal FifoReadxEO ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_out ))))
		(_port (_internal FX2FifoWritexEBO ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_out ))))
		(_port (_internal FX2FifoPktEndxSBO ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal FX2FifoAddressxDO ~STD_LOGIC_VECTOR{1~downto~0}~12 0 42 (_entity (_out ))))
		(_port (_internal IncEventCounterxSO ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_out ))))
		(_port (_internal ResetEventCounterxSO ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_out ))))
		(_port (_internal ResetEarlyPaketTimerxSO ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_out ))))
		(_port (_internal EarlyPaketTimerOverflowxSI ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_in ))))
		(_type (_internal state 0 54 (_enum1 stidle stearlypaket1 stsetupwrite1 stwrite (_to (i 0)(i 3)))))
		(_signal (_internal StatexDP state 0 57 (_architecture (_uni ))))
		(_signal (_internal StatexDN state 0 57 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR~13 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 1))))))
		(_constant (_internal EP2 ~STD_LOGIC_VECTOR~13 0 61 (_architecture (_string \"00"\))))
		(_type (_internal ~STD_LOGIC_VECTOR~131 0 62 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 1))))))
		(_constant (_internal EP6 ~STD_LOGIC_VECTOR~131 0 62 (_architecture (_string \"10"\))))
		(_process
			(p_memless(_architecture 0 0 68 (_process (_simple)(_target(15)(3)(6)(7)(8)(9)(10)(11)(12))(_sensitivity(14)(2)(4)(5)(13)))))
			(p_memoryzing(_architecture 1 0 127 (_process (_target(14))(_sensitivity(0)(1)(15))(_dssslsensitivity 2))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . Behavioral 2 -1
	)
)
I 000051 55 6993          1374162331818 Behavioral
(_unit VHDL (monitorstatemachine 0 25 (behavioral 0 68 ))
	(_version v63)
	(_time 1374162331819 2013.07.18 17:45:31)
	(_source (\./../../sourcecode/monitorStateMachine.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 898e8c87d6de889f808f8c8ccfd2da)
	(_entity
		(_time 1372368068804)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in )(_event))))
		(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in ))))
		(_port (_internal AERREQxSBI ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal AERACKxSBO ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
		(_port (_internal XxDI ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal UseLongAckxSI ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal FifoFullxSI ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in ))))
		(_port (_internal FifoWritexEO ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_out ))))
		(_port (_internal TimestampRegWritexEO ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_out ))))
		(_port (_internal AddressRegWritexEO ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal AddressTimestampSelectxSO ~STD_LOGIC_VECTOR{1~downto~0}~12 0 48 (_entity (_out ))))
		(_port (_internal ADCvalueReadyxSI ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_in ))))
		(_port (_internal ReadADCvaluexEO ~extieee.std_logic_1164.STD_LOGIC 0 52 (_entity (_out ))))
		(_port (_internal TimestampOverflowxSI ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_in ))))
		(_port (_internal TriggerxSI ~extieee.std_logic_1164.STD_LOGIC 0 58 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~122 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal AddressMSBxDO ~STD_LOGIC_VECTOR{1~downto~0}~122 0 61 (_entity (_out ))))
		(_port (_internal ResetTimestampxSBI ~extieee.std_logic_1164.STD_LOGIC 0 64 (_entity (_in ))))
		(_type (_internal state 0 69 (_enum1 stidle stwraddress stwrtime stwait stoverflow stresettimestamp stfifofull streqrelease stadc stadctime stwrtriggertime stwrtrigger (_to (i 0)(i 11)))))
		(_signal (_internal AERREQxSB ~extieee.std_logic_1164.STD_LOGIC 0 72 (_architecture (_uni ))))
		(_signal (_internal StatexDP state 0 75 (_architecture (_uni ))))
		(_signal (_internal StatexDN state 0 75 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 76 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal CountxDP ~STD_LOGIC_VECTOR{7~downto~0}~13 0 76 (_architecture (_uni ))))
		(_signal (_internal CountxDN ~STD_LOGIC_VECTOR{7~downto~0}~13 0 76 (_architecture (_uni ))))
		(_signal (_internal TriggerxDP ~extieee.std_logic_1164.STD_LOGIC 0 77 (_architecture (_uni ))))
		(_signal (_internal TriggerxDN ~extieee.std_logic_1164.STD_LOGIC 0 77 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 80 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal TimestampOverflowxDN ~STD_LOGIC_VECTOR{15~downto~0}~13 0 80 (_architecture (_uni ))))
		(_signal (_internal TimestampOverflowxDP ~STD_LOGIC_VECTOR{15~downto~0}~13 0 80 (_architecture (_uni ))))
		(_signal (_internal TimestampResetxDP ~extieee.std_logic_1164.STD_LOGIC 0 83 (_architecture (_uni ))))
		(_signal (_internal TimestampResetxDN ~extieee.std_logic_1164.STD_LOGIC 0 83 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 86 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal selectADC ~STD_LOGIC_VECTOR{1~downto~0}~13 0 86 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~132 0 87 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal selectaddress ~STD_LOGIC_VECTOR{1~downto~0}~132 0 87 (_architecture (_string \"01"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~134 0 88 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal selecttimestamp ~STD_LOGIC_VECTOR{1~downto~0}~134 0 88 (_architecture (_string \"00"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~136 0 89 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal selecttrigger ~STD_LOGIC_VECTOR{1~downto~0}~136 0 89 (_architecture (_string \"10"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~138 0 91 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal address ~STD_LOGIC_VECTOR{1~downto~0}~138 0 91 (_architecture (_string \"00"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1310 0 92 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal wrap ~STD_LOGIC_VECTOR{1~downto~0}~1310 0 92 (_architecture (_string \"10"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1312 0 93 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal timereset ~STD_LOGIC_VECTOR{1~downto~0}~1312 0 93 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 94 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal timestamp ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 94 (_architecture (_string \"01"\))))
		(_constant (_internal ackExtension ~extSTD.STANDARD.INTEGER 0 96 (_architecture ((i 5)))))
		(_process
			(line__99(_architecture 0 0 99 (_assignment (_simple)(_alias((AERREQxSB)(AERREQxSBI)))(_target(17))(_sensitivity(2)))))
			(p_memless(_architecture 1 0 102 (_process (_simple)(_target(19)(21)(23)(24)(27)(3)(7)(8)(9)(10)(12)(15))(_sensitivity(17)(18)(20)(22)(25)(26)(4)(5)(6)(11)(13)(14)(16)))))
			(p_memoryzing(_architecture 2 0 273 (_process (_target(18)(20)(22)(25)(26))(_sensitivity(0)(1)(19)(21)(23)(24)(27))(_dssslsensitivity 2))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_static
		(33686018 33686018 )
		(33686018 33686018 33686018 33686018 )
		(33686018 33686018 33686018 33686018 )
		(33686018 33686018 )
		(33686018 33686018 )
		(33686018 33686018 )
		(33686018 33686018 33686018 33686018 )
	)
	(_model . Behavioral 3 -1
	)
)
I 000051 55 4397          1374162331880 Behavioral
(_unit VHDL (synchronizerstatemachine 0 19 (behavioral 0 45 ))
	(_version v63)
	(_time 1374162331881 2013.07.18 17:45:31)
	(_source (\./../../sourcecode/synchronizerStateMachine.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code c7c19593c990c6d19190df9c94)
	(_entity
		(_time 1372368069110)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_in )(_event))))
		(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_in ))))
		(_port (_internal RunxSI ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_in ))))
		(_port (_internal ConfigxSI ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
		(_port (_internal SyncInxABI ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal SyncOutxSBO ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_port (_internal TriggerxSO ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
		(_port (_internal HostResetTimestampxSI ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal ResetTimestampxSBO ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_out ))))
		(_port (_internal IncrementCounterxSO ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_out ))))
		(_type (_internal state 0 46 (_enum1 stidle sttriggerinhigh sttriggerinlow stresetslaves strunslave stslavewaitedge (_to (i 0)(i 5)))))
		(_signal (_internal StatexDP state 0 49 (_architecture (_uni ))))
		(_signal (_internal StatexDN state 0 49 (_architecture (_uni ))))
		(_signal (_internal SyncInxSB ~extieee.std_logic_1164.STD_LOGIC 0 52 (_architecture (_uni ))))
		(_signal (_internal SyncInxSBN ~extieee.std_logic_1164.STD_LOGIC 0 52 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~13 0 56 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_signal (_internal DividerxDN ~STD_LOGIC_VECTOR{6~downto~0}~13 0 56 (_architecture (_uni ))))
		(_signal (_internal DividerxDP ~STD_LOGIC_VECTOR{6~downto~0}~13 0 56 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~13 0 57 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_signal (_internal CounterxDN ~STD_LOGIC_VECTOR{13~downto~0}~13 0 57 (_architecture (_uni ))))
		(_signal (_internal CounterxDP ~STD_LOGIC_VECTOR{13~downto~0}~13 0 57 (_architecture (_uni ))))
		(_constant (_internal counterInc ~extSTD.STANDARD.INTEGER 0 63 (_process 0 ((i 89)))))
		(_constant (_internal squareWaveHighTime ~extSTD.STANDARD.INTEGER 0 64 (_process 0 ((i 50)))))
		(_constant (_internal squareWavePeriod ~extSTD.STANDARD.INTEGER 0 65 (_process 0 ((i 100)))))
		(_constant (_internal timeout ~extSTD.STANDARD.INTEGER 0 66 (_process 0 ((i 1000)))))
		(_constant (_internal resetSlavesTime ~extSTD.STANDARD.INTEGER 0 67 (_process 0 ((i 6000)))))
		(_process
			(p_memless(_architecture 0 0 62 (_process (_simple)(_target(11)(14)(16)(5)(6)(8)(9))(_sensitivity(10)(12)(15)(17)(2)(3)(4)(7)))))
			(p_mem(_architecture 1 0 223 (_process (_target(10)(15)(17))(_sensitivity(0)(1)(11)(14)(16))(_dssslsensitivity 2))))
			(synchronizer(_architecture 2 0 240 (_process (_target(12)(13))(_sensitivity(0)(13)(4))(_dssslsensitivity 1))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_static
		(33686018 131586 )
		(33686018 33686018 33686018 514 )
		(33686018 131586 )
		(33686018 33686018 33686018 514 )
		(33686018 131586 )
		(33686018 33686018 33686018 514 )
		(33686018 131586 )
		(33686018 33686018 33686018 514 )
		(33686018 131586 )
		(33686018 33686018 33686018 514 )
		(33686018 131586 )
		(33686018 33686018 33686018 514 )
		(33686018 131586 )
		(33686018 33686018 33686018 514 )
		(33686018 131586 )
		(33686018 33686018 33686018 514 )
		(33686018 131586 )
		(33686018 33686018 33686018 514 )
	)
	(_model . Behavioral 3 -1
	)
)
I 000051 55 2474          1374162331940 Behavioral
(_unit VHDL (timestampcounter 0 25 (behavioral 0 36 ))
	(_version v63)
	(_time 1374162331941 2013.07.18 17:45:31)
	(_source (\./../../sourcecode/timestampCounter.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code f6f0a3a6f9a1f6e0f0a2e5ada3)
	(_entity
		(_time 1372368069416)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal IncrementxSI ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal OverflowxSO ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_port (_internal DataxDO ~STD_LOGIC_VECTOR{13~downto~0}~12 0 33 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{14~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 14)(i 0))))))
		(_signal (_internal CountxDP ~STD_LOGIC_VECTOR{14~downto~0}~13 0 38 (_architecture (_uni ))))
		(_signal (_internal CountxDN ~STD_LOGIC_VECTOR{14~downto~0}~13 0 38 (_architecture (_uni ))))
		(_signal (_internal MSbDelayedxDN ~extieee.std_logic_1164.STD_LOGIC 0 40 (_architecture (_uni ))))
		(_signal (_internal MSbDelayedxDP ~extieee.std_logic_1164.STD_LOGIC 0 40 (_architecture (_uni ))))
		(_process
			(line__44(_architecture 0 0 44 (_assignment (_simple)(_alias((DataxDO)(CountxDP(d_13_0))))(_target(4))(_sensitivity(5(d_13_0))))))
			(line__49(_architecture 1 0 49 (_assignment (_simple)(_target(3))(_sensitivity(5(14))(8)))))
			(p_memless(_architecture 2 0 52 (_process (_simple)(_target(6)(7))(_sensitivity(5)(2)))))
			(p_memoryzing(_architecture 3 0 65 (_process (_target(5)(8))(_sensitivity(0)(1)(6)(7))(_dssslsensitivity 2))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33686018 33686018 131586 )
	)
	(_model . Behavioral 4 -1
	)
)
I 000051 55 45678         1374162332246 Structural
(_unit VHDL (usbaer_top_level 0 26 (structural 0 102 ))
	(_version v63)
	(_time 1374162332247 2013.07.18 17:45:32)
	(_source (\./../../sourcecode/USBAER_top_level.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 2e28782b787978382f2a7a2a3c7729)
	(_entity
		(_time 1372368069749)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(clockgen
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 136 (_entity (_in ))))
				(_port (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 137 (_entity (_in ))))
				(_port (_internal CLKOP ~extieee.std_logic_1164.STD_LOGIC 0 138 (_entity (_out ))))
				(_port (_internal LOCK ~extieee.std_logic_1164.STD_LOGIC 0 139 (_entity (_out ))))
			)
		)
		(shiftRegister
			(_object
				(_generic (_internal width ~extSTD.STANDARD.NATURAL 0 124 (_entity -1 )))
				(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 126 (_entity (_in ))))
				(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 127 (_entity (_in ))))
				(_port (_internal LatchxEI ~extieee.std_logic_1164.STD_LOGIC 0 128 (_entity (_in ))))
				(_port (_internal DxDI ~extieee.std_logic_1164.STD_LOGIC 0 129 (_entity (_in ))))
				(_port (_internal QxDO ~extieee.std_logic_1164.STD_LOGIC 0 130 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{width-1~downto~0}~13 0 131 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 52 )(i 0))))))
				(_port (_internal DataOutxDO ~STD_LOGIC_VECTOR{width-1~downto~0}~13 0 131 (_entity (_out ))))
			)
		)
		(AERfifo
			(_object
				(_port (_internal Data ~STD_LOGIC_VECTOR{15~downto~0}~1320 0 267 (_entity (_in ))))
				(_port (_internal WrClock ~extieee.std_logic_1164.STD_LOGIC 0 268 (_entity (_in ))))
				(_port (_internal RdClock ~extieee.std_logic_1164.STD_LOGIC 0 269 (_entity (_in ))))
				(_port (_internal WrEn ~extieee.std_logic_1164.STD_LOGIC 0 270 (_entity (_in ))))
				(_port (_internal RdEn ~extieee.std_logic_1164.STD_LOGIC 0 271 (_entity (_in ))))
				(_port (_internal Reset ~extieee.std_logic_1164.STD_LOGIC 0 272 (_entity (_in ))))
				(_port (_internal RPReset ~extieee.std_logic_1164.STD_LOGIC 0 273 (_entity (_in ))))
				(_port (_internal Q ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 274 (_entity (_out ))))
				(_port (_internal Empty ~extieee.std_logic_1164.STD_LOGIC 0 275 (_entity (_out ))))
				(_port (_internal Full ~extieee.std_logic_1164.STD_LOGIC 0 276 (_entity (_out ))))
				(_port (_internal AlmostEmpty ~extieee.std_logic_1164.STD_LOGIC 0 277 (_entity (_out ))))
				(_port (_internal AlmostFull ~extieee.std_logic_1164.STD_LOGIC 0 278 (_entity (_out ))))
			)
		)
		(wordRegister
			(_object
				(_generic (_internal width ~extSTD.STANDARD.NATURAL 0 230 (_entity -1 ((i 14)))))
				(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 232 (_entity (_in ))))
				(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 233 (_entity (_in ))))
				(_port (_internal WriteEnablexEI ~extieee.std_logic_1164.STD_LOGIC 0 234 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{width-1~downto~0}~1314 0 235 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 53 )(i 0))))))
				(_port (_internal DataInxDI ~STD_LOGIC_VECTOR{width-1~downto~0}~1314 0 235 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{width-1~downto~0}~1316 0 236 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 54 )(i 0))))))
				(_port (_internal DataOutxDO ~STD_LOGIC_VECTOR{width-1~downto~0}~1316 0 236 (_entity (_out ))))
			)
		)
		(earlyPaketTimer
			(_object
				(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 259 (_entity (_in ))))
				(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 260 (_entity (_in ))))
				(_port (_internal ClearxSI ~extieee.std_logic_1164.STD_LOGIC 0 261 (_entity (_in ))))
				(_port (_internal TimerExpiredxSO ~extieee.std_logic_1164.STD_LOGIC 0 262 (_entity (_out ))))
			)
		)
		(eventCounter
			(_object
				(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 241 (_entity (_in ))))
				(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 242 (_entity (_in ))))
				(_port (_internal ClearxSI ~extieee.std_logic_1164.STD_LOGIC 0 243 (_entity (_in ))))
				(_port (_internal IncrementxSI ~extieee.std_logic_1164.STD_LOGIC 0 244 (_entity (_in ))))
				(_port (_internal OverflowxSO ~extieee.std_logic_1164.STD_LOGIC 0 245 (_entity (_out ))))
			)
		)
		(timestampCounter
			(_object
				(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 250 (_entity (_in ))))
				(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 251 (_entity (_in ))))
				(_port (_internal IncrementxSI ~extieee.std_logic_1164.STD_LOGIC 0 252 (_entity (_in ))))
				(_port (_internal OverflowxSO ~extieee.std_logic_1164.STD_LOGIC 0 253 (_entity (_out ))))
				(_port (_internal DataxDO ~STD_LOGIC_VECTOR{13~downto~0}~1318 0 254 (_entity (_out ))))
			)
		)
		(synchronizerStateMachine
			(_object
				(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 154 (_entity (_in ))))
				(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 155 (_entity (_in ))))
				(_port (_internal RunxSI ~extieee.std_logic_1164.STD_LOGIC 0 156 (_entity (_in ))))
				(_port (_internal ConfigxSI ~extieee.std_logic_1164.STD_LOGIC 0 157 (_entity (_in ))))
				(_port (_internal SyncInxABI ~extieee.std_logic_1164.STD_LOGIC 0 158 (_entity (_in ))))
				(_port (_internal SyncOutxSBO ~extieee.std_logic_1164.STD_LOGIC 0 159 (_entity (_out ))))
				(_port (_internal TriggerxSO ~extieee.std_logic_1164.STD_LOGIC 0 160 (_entity (_out ))))
				(_port (_internal HostResetTimestampxSI ~extieee.std_logic_1164.STD_LOGIC 0 161 (_entity (_in ))))
				(_port (_internal ResetTimestampxSBO ~extieee.std_logic_1164.STD_LOGIC 0 162 (_entity (_out ))))
				(_port (_internal IncrementCounterxSO ~extieee.std_logic_1164.STD_LOGIC 0 163 (_entity (_out ))))
			)
		)
		(fifoStatemachine
			(_object
				(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 106 (_entity (_in ))))
				(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 107 (_entity (_in ))))
				(_port (_internal RunxSI ~extieee.std_logic_1164.STD_LOGIC 0 108 (_entity (_in ))))
				(_port (_internal FifoTransactionxSO ~extieee.std_logic_1164.STD_LOGIC 0 109 (_entity (_out ))))
				(_port (_internal FX2FifoInFullxSBI ~extieee.std_logic_1164.STD_LOGIC 0 110 (_entity (_in ))))
				(_port (_internal FifoEmptyxSI ~extieee.std_logic_1164.STD_LOGIC 0 111 (_entity (_in ))))
				(_port (_internal FifoReadxEO ~extieee.std_logic_1164.STD_LOGIC 0 112 (_entity (_out ))))
				(_port (_internal FX2FifoWritexEBO ~extieee.std_logic_1164.STD_LOGIC 0 113 (_entity (_out ))))
				(_port (_internal FX2FifoPktEndxSBO ~extieee.std_logic_1164.STD_LOGIC 0 114 (_entity (_out ))))
				(_port (_internal FX2FifoAddressxDO ~STD_LOGIC_VECTOR{1~downto~0}~13 0 115 (_entity (_out ))))
				(_port (_internal IncEventCounterxSO ~extieee.std_logic_1164.STD_LOGIC 0 116 (_entity (_out ))))
				(_port (_internal ResetEventCounterxSO ~extieee.std_logic_1164.STD_LOGIC 0 117 (_entity (_out ))))
				(_port (_internal ResetEarlyPaketTimerxSO ~extieee.std_logic_1164.STD_LOGIC 0 118 (_entity (_out ))))
				(_port (_internal EarlyPaketTimerOverflowxSI ~extieee.std_logic_1164.STD_LOGIC 0 119 (_entity (_in ))))
			)
		)
		(monitorStateMachine
			(_object
				(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 168 (_entity (_in ))))
				(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 169 (_entity (_in ))))
				(_port (_internal AERREQxSBI ~extieee.std_logic_1164.STD_LOGIC 0 170 (_entity (_in ))))
				(_port (_internal AERACKxSBO ~extieee.std_logic_1164.STD_LOGIC 0 171 (_entity (_out ))))
				(_port (_internal XxDI ~extieee.std_logic_1164.STD_LOGIC 0 172 (_entity (_in ))))
				(_port (_internal UseLongAckxSI ~extieee.std_logic_1164.STD_LOGIC 0 173 (_entity (_in ))))
				(_port (_internal FifoFullxSI ~extieee.std_logic_1164.STD_LOGIC 0 174 (_entity (_in ))))
				(_port (_internal FifoWritexEO ~extieee.std_logic_1164.STD_LOGIC 0 175 (_entity (_out ))))
				(_port (_internal TimestampRegWritexEO ~extieee.std_logic_1164.STD_LOGIC 0 176 (_entity (_out ))))
				(_port (_internal AddressRegWritexEO ~extieee.std_logic_1164.STD_LOGIC 0 177 (_entity (_out ))))
				(_port (_internal AddressTimestampSelectxSO ~STD_LOGIC_VECTOR{1~downto~0}~132 0 178 (_entity (_out ))))
				(_port (_internal ADCvalueReadyxSI ~extieee.std_logic_1164.STD_LOGIC 0 179 (_entity (_in ))))
				(_port (_internal ReadADCvaluexEO ~extieee.std_logic_1164.STD_LOGIC 0 180 (_entity (_out ))))
				(_port (_internal TimestampOverflowxSI ~extieee.std_logic_1164.STD_LOGIC 0 181 (_entity (_in ))))
				(_port (_internal TriggerxSI ~extieee.std_logic_1164.STD_LOGIC 0 182 (_entity (_in ))))
				(_port (_internal AddressMSBxDO ~STD_LOGIC_VECTOR{1~downto~0}~134 0 183 (_entity (_out ))))
				(_port (_internal ResetTimestampxSBI ~extieee.std_logic_1164.STD_LOGIC 0 184 (_entity (_in ))))
			)
		)
		(ADCStateMachine
			(_object
				(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 190 (_entity (_in ))))
				(_port (_internal ADCclockxCO ~extieee.std_logic_1164.STD_LOGIC 0 191 (_entity (_out ))))
				(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 192 (_entity (_in ))))
				(_port (_internal ADCwordxDI ~STD_LOGIC_VECTOR{9~downto~0}~13 0 193 (_entity (_in ))))
				(_port (_internal ADCoutxDO ~STD_LOGIC_VECTOR{13~downto~0}~13 0 194 (_entity (_out ))))
				(_port (_internal ADCoexEBO ~extieee.std_logic_1164.STD_LOGIC 0 195 (_entity (_out ))))
				(_port (_internal ADCstbyxEO ~extieee.std_logic_1164.STD_LOGIC 0 196 (_entity (_out ))))
				(_port (_internal ADCovrxSI ~extieee.std_logic_1164.STD_LOGIC 0 197 (_entity (_in ))))
				(_port (_internal RegisterWritexEO ~extieee.std_logic_1164.STD_LOGIC 0 198 (_entity (_out ))))
				(_port (_internal SRLatchxEI ~extieee.std_logic_1164.STD_LOGIC 0 199 (_entity (_in ))))
				(_port (_internal RunADCxSI ~extieee.std_logic_1164.STD_LOGIC 0 200 (_entity (_in ))))
				(_port (_internal ExposurexDI ~STD_LOGIC_VECTOR{15~downto~0}~13 0 201 (_entity (_in ))))
				(_port (_internal ColSettlexDI ~STD_LOGIC_VECTOR{15~downto~0}~136 0 202 (_entity (_in ))))
				(_port (_internal RowSettlexDI ~STD_LOGIC_VECTOR{15~downto~0}~138 0 203 (_entity (_in ))))
				(_port (_internal ResSettlexDI ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 204 (_entity (_in ))))
				(_port (_internal FramePeriodxDI ~STD_LOGIC_VECTOR{15~downto~0}~1312 0 205 (_entity (_in ))))
				(_port (_internal SBRet10xEI ~extieee.std_logic_1164.STD_LOGIC 0 206 (_entity (_in ))))
				(_port (_internal TestPixelxEI ~extieee.std_logic_1164.STD_LOGIC 0 207 (_entity (_in ))))
				(_port (_internal ExtTriggerxEI ~extieee.std_logic_1164.STD_LOGIC 0 208 (_entity (_in ))))
				(_port (_internal CDVSTestSRRowInxSO ~extieee.std_logic_1164.STD_LOGIC 0 209 (_entity (_out ))))
				(_port (_internal CDVSTestSRRowClockxSO ~extieee.std_logic_1164.STD_LOGIC 0 210 (_entity (_out ))))
				(_port (_internal CDVSTestSRColInxSO ~extieee.std_logic_1164.STD_LOGIC 0 211 (_entity (_out ))))
				(_port (_internal CDVSTestSRColClockxSO ~extieee.std_logic_1164.STD_LOGIC 0 212 (_entity (_out ))))
				(_port (_internal CDVSTestColMode0xSO ~extieee.std_logic_1164.STD_LOGIC 0 213 (_entity (_out ))))
				(_port (_internal CDVSTestColMode1xSO ~extieee.std_logic_1164.STD_LOGIC 0 214 (_entity (_out ))))
				(_port (_internal CDVSTestApsTxGatexSO ~extieee.std_logic_1164.STD_LOGIC 0 215 (_entity (_out ))))
				(_port (_internal ADCStateOutputLEDxSO ~extieee.std_logic_1164.STD_LOGIC 0 216 (_entity (_out ))))
			)
		)
		(ADCvalueReady
			(_object
				(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 221 (_entity (_in ))))
				(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 222 (_entity (_in ))))
				(_port (_internal RegisterWritexEI ~extieee.std_logic_1164.STD_LOGIC 0 223 (_entity (_in ))))
				(_port (_internal ReadValuexEI ~extieee.std_logic_1164.STD_LOGIC 0 224 (_entity (_in ))))
				(_port (_internal ValueReadyxSO ~extieee.std_logic_1164.STD_LOGIC 0 225 (_entity (_out ))))
			)
		)
		(cDVSResetStateMachine
			(_object
				(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 144 (_entity (_in ))))
				(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 145 (_entity (_in ))))
				(_port (_internal AERackxSBI ~extieee.std_logic_1164.STD_LOGIC 0 146 (_entity (_in ))))
				(_port (_internal RxcolGxSI ~extieee.std_logic_1164.STD_LOGIC 0 147 (_entity (_in ))))
				(_port (_internal cDVSresetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 148 (_entity (_in ))))
				(_port (_internal CDVSresetxRBO ~extieee.std_logic_1164.STD_LOGIC 0 149 (_entity (_out ))))
			)
		)
	)
	(_instantiation uClockGen 0 392 (_component clockgen )
		(_port
			((CLK)(IFClockxCI))
			((RESET)(ResetxR))
			((CLKOP)(ClockxC))
			((LOCK)(LockxS))
		)
		(_use (_entity . clockgen)
		)
	)
	(_instantiation shiftRegister_1 0 414 (_component shiftRegister )
		(_generic
			((width)((i 96)))
		)
		(_port
			((ClockxCI)(SRClockxC))
			((ResetxRBI)(ResetxRB))
			((LatchxEI)(SRLatchxE))
			((DxDI)(SRinxD))
			((QxDO)(SRoutxD))
			((DataOutxDO)(SRDataOutxD))
		)
		(_use (_entity . shiftRegister)
			(_generic
				((width)((i 96)))
			)
			(_port
				((ClockxCI)(ClockxCI))
				((ResetxRBI)(ResetxRBI))
				((LatchxEI)(LatchxEI))
				((DxDI)(DxDI))
				((QxDO)(QxDO))
				((DataOutxDO)(DataOutxDO))
			)
		)
	)
	(_instantiation uFifo 0 433 (_component AERfifo )
		(_port
			((Data)(FifoDataInxD))
			((WrClock)(ClockxC))
			((RdClock)(IfClockxC))
			((WrEn)(FifoWritexE))
			((RdEn)(FifoReadxE))
			((Reset)(ResetxR))
			((RPReset)(ResetxR))
			((Q)(FifoDataOutxD))
			((Empty)(FifoEmptyxS))
			((Full)(FifoFullxS))
			((AlmostEmpty)(FifoAlmostEmptyxS))
			((AlmostFull)(FifoAlmostFullxS))
		)
		(_use (_entity . AERfifo)
		)
	)
	(_instantiation uMonitorAddressRegister 0 450 (_component wordRegister )
		(_generic
			((width)((i 10)))
		)
		(_port
			((ClockxCI)(ClockxC))
			((ResetxRBI)(ResetxRB))
			((WriteEnablexEI)(AddressRegWritexE))
			((DataInxDI)(AERMonitorAddressxDI))
			((DataOutxDO)(AddressRegOutxD))
		)
		(_use (_entity . wordRegister)
			(_generic
				((width)((i 10)))
			)
			(_port
				((ClockxCI)(ClockxCI))
				((ResetxRBI)(ResetxRBI))
				((WriteEnablexEI)(WriteEnablexEI))
				((DataInxDI)(DataInxDI))
				((DataOutxDO)(DataOutxDO))
			)
		)
	)
	(_instantiation uMonitorTimestampRegister 0 460 (_component wordRegister )
		(_generic
			((width)((i 14)))
		)
		(_port
			((ClockxCI)(ClockxC))
			((ResetxRBI)(ResetxRB))
			((WriteEnablexEI)(TimestampRegWritexE))
			((DataInxDI)(ActualTimestampxD))
			((DataOutxDO)(MonitorTimestampxD))
		)
		(_use (_entity . wordRegister)
			(_generic
				((width)((i 14)))
			)
			(_port
				((ClockxCI)(ClockxCI))
				((ResetxRBI)(ResetxRBI))
				((WriteEnablexEI)(WriteEnablexEI))
				((DataInxDI)(DataInxDI))
				((DataOutxDO)(DataOutxDO))
			)
		)
	)
	(_instantiation uADCRegister 0 470 (_component wordRegister )
		(_generic
			((width)((i 14)))
		)
		(_port
			((ClockxCI)(IfClockxC))
			((ResetxRBI)(ResetxRB))
			((WriteEnablexEI)(ADCregWritexE))
			((DataInxDI)(ADCregInxD))
			((DataOutxDO)(ADCregOutxD))
		)
		(_use (_entity . wordRegister)
			(_generic
				((width)((i 14)))
			)
			(_port
				((ClockxCI)(ClockxCI))
				((ResetxRBI)(ResetxRBI))
				((WriteEnablexEI)(WriteEnablexEI))
				((DataInxDI)(DataInxDI))
				((DataOutxDO)(DataOutxDO))
			)
		)
	)
	(_instantiation uEarlyPaketTimer 0 482 (_component earlyPaketTimer )
		(_port
			((ClockxCI)(ClockxC))
			((ResetxRBI)(ResetxRB))
			((ClearxSI)(ResetEarlyPaketTimerxS))
			((TimerExpiredxSO)(EarlyPaketTimerOverflowxS))
		)
		(_use (_entity . earlyPaketTimer)
		)
	)
	(_instantiation uEventCounter 0 489 (_component eventCounter )
		(_port
			((ClockxCI)(ClockxC))
			((ResetxRBI)(ResetxRB))
			((ClearxSI)(ResetEventCounterxS))
			((IncrementxSI)(IncEventCounterxS))
			((OverflowxSO)(ECResetEarlyPaketTimerxS))
		)
		(_use (_entity . eventCounter)
		)
	)
	(_instantiation uTimestampCounter 0 497 (_component timestampCounter )
		(_port
			((ClockxCI)(ClockxC))
			((ResetxRBI)(CounterResetxRB))
			((IncrementxSI)(IncxS))
			((OverflowxSO)(TimestampOverflowxS))
			((DataxDO)(ActualTimestampxD))
		)
		(_use (_entity . timestampCounter)
		)
	)
	(_instantiation uSynchronizerStateMachine_1 0 505 (_component synchronizerStateMachine )
		(_port
			((ClockxCI)(ClockxC))
			((ResetxRBI)(ResetxRB))
			((RunxSI)(RunxS))
			((ConfigxSI)(TimestampMasterxS))
			((SyncInxABI)(SyncInxAB))
			((SyncOutxSBO)(SyncOutxSB))
			((TriggerxSO)(TriggerxS))
			((HostResetTimestampxSI)(HostResetTimestampxS))
			((ResetTimestampxSBO)(SynchronizerResetTimestampxSB))
			((IncrementCounterxSO)(IncxS))
		)
		(_use (_entity . synchronizerStateMachine)
		)
	)
	(_instantiation fifoStatemachine_1 0 520 (_component fifoStatemachine )
		(_port
			((ClockxCI)(IfClockxC))
			((ResetxRBI)(ResetxRB))
			((RunxSI)(RunxS))
			((FifoTransactionxSO)(FifoTransactionxS))
			((FX2FifoInFullxSBI)(FX2FifoInFullxSBI))
			((FifoEmptyxSI)(FifoEmptyxS))
			((FifoReadxEO)(FifoReadxE))
			((FX2FifoWritexEBO)(FX2FifoWritexEB))
			((FX2FifoPktEndxSBO)(FX2FifoPktEndxSB))
			((FX2FifoAddressxDO)(FX2FifoAddressxDO))
			((IncEventCounterxSO)(IncEventCounterxS))
			((ResetEventCounterxSO)(ResetEventCounterxS))
			((ResetEarlyPaketTimerxSO)(SMResetEarlyPaketTimerxS))
			((EarlyPaketTimerOverflowxSI)(EarlyPaketTimerOverflowxS))
		)
		(_use (_entity . fifoStatemachine)
		)
	)
	(_instantiation monitorStateMachine_1 0 537 (_component monitorStateMachine )
		(_port
			((ClockxCI)(ClockxC))
			((ResetxRBI)(ResetxRB))
			((AERREQxSBI)(AERREQxSB))
			((AERACKxSBO)(AERMonitorACKxSB))
			((XxDI)(AERMonitorAddressxDI(9)))
			((UseLongAckxSI)(UseLongAckxS))
			((FifoFullxSI)(FifoFullxS))
			((FifoWritexEO)(FifoWritexE))
			((TimestampRegWritexEO)(TimestampRegWritexE))
			((AddressRegWritexEO)(AddressRegWritexE))
			((AddressTimestampSelectxSO)(AddressTimestampSelectxS))
			((ADCvalueReadyxSI)(ADCvalueReadyxS))
			((ReadADCvaluexEO)(ReadADCvaluexE))
			((TimestampOverflowxSI)(TimestampOverflowxS))
			((TriggerxSI)(TriggerxS))
			((AddressMSBxDO)(AddressMSBxD))
			((ResetTimestampxSBI)(SynchronizerResetTimestampxSB))
		)
		(_use (_entity . monitorStateMachine)
		)
	)
	(_instantiation ADCStateMachine_1 0 557 (_component ADCStateMachine )
		(_port
			((ClockxCI)(IfClockxC))
			((ADCclockxCO)(ADCclockxC))
			((ResetxRBI)(ADCsmRstxE))
			((ADCwordxDI)(ADCwordxDI))
			((ADCoutxDO)(ADCdataxD))
			((ADCoexEBO)(ADCoexEB))
			((ADCstbyxEO)(ADCstbyxE))
			((ADCovrxSI)(ADCovrxS))
			((RegisterWritexEO)(ADCregWritexE))
			((SRLatchxEI)(SRLatchxE))
			((RunADCxSI)(RunADCxS))
			((ExposurexDI)(ExposurexD))
			((ColSettlexDI)(ColSettlexD))
			((RowSettlexDI)(RowSettlexD))
			((ResSettlexDI)(ResSettlexD))
			((FramePeriodxDI)(FramePeriodxD))
			((SBRet10xEI)(SBRet10xE))
			((TestPixelxEI)(TestPixelxE))
			((ExtTriggerxEI)(ExtTriggerxE))
			((CDVSTestSRRowInxSO)(CDVSTestSRRowInxS))
			((CDVSTestSRRowClockxSO)(CDVSTestSRRowClockxS))
			((CDVSTestSRColInxSO)(CDVSTestSRColInxS))
			((CDVSTestSRColClockxSO)(CDVSTestSRColClockxS))
			((CDVSTestColMode0xSO)(CDVSTestColMode0xS))
			((CDVSTestColMode1xSO)(CDVSTestColMode1xS))
			((CDVSTestApsTxGatexSO)(CDVSTestApsTxGatexS))
			((ADCStateOutputLEDxSO)(ADCStateOutputLEDxS))
		)
		(_use (_entity . ADCStateMachine)
			(_port
				((ClockxCI)(ClockxCI))
				((ADCclockxCO)(ADCclockxCO))
				((ResetxRBI)(ResetxRBI))
				((ADCwordxDI)(ADCwordxDI))
				((ADCoutxDO)(ADCoutxDO))
				((ADCstbyxEO)(ADCstbyxEO))
				((ADCoexEBO)(ADCoexEBO))
				((ADCovrxSI)(ADCovrxSI))
				((RegisterWritexEO)(RegisterWritexEO))
				((SRLatchxEI)(SRLatchxEI))
				((RunADCxSI)(RunADCxSI))
				((ExposurexDI)(ExposurexDI))
				((ColSettlexDI)(ColSettlexDI))
				((RowSettlexDI)(RowSettlexDI))
				((ResSettlexDI)(ResSettlexDI))
				((FramePeriodxDI)(FramePeriodxDI))
				((SBRet10xEI)(SBRet10xEI))
				((TestPixelxEI)(TestPixelxEI))
				((ExtTriggerxEI)(ExtTriggerxEI))
				((CDVSTestSRRowInxSO)(CDVSTestSRRowInxSO))
				((CDVSTestSRRowClockxSO)(CDVSTestSRRowClockxSO))
				((CDVSTestSRColInxSO)(CDVSTestSRColInxSO))
				((CDVSTestSRColClockxSO)(CDVSTestSRColClockxSO))
				((CDVSTestColMode0xSO)(CDVSTestColMode0xSO))
				((CDVSTestColMode1xSO)(CDVSTestColMode1xSO))
				((CDVSTestApsTxGatexSO)(CDVSTestApsTxGatexSO))
				((ADCStateOutputLEDxSO)(ADCStateOutputLEDxSO))
			)
		)
	)
	(_instantiation ADCvalueReady_1 0 591 (_component ADCvalueReady )
		(_port
			((ClockxCI)(ClockxC))
			((ResetxRBI)(ResetxRB))
			((RegisterWritexEI)(ADCregWritexE))
			((ReadValuexEI)(ReadADCvaluexE))
			((ValueReadyxSO)(ADCvalueReadyxS))
		)
		(_use (_entity . ADCvalueReady)
		)
	)
	(_instantiation cDVSResetStateMachine_1 0 599 (_component cDVSResetStateMachine )
		(_port
			((ClockxCI)(ClockxC))
			((ResetxRBI)(ResetxRB))
			((AERackxSBI)(AERREQxSB))
			((RxcolGxSI)(RxcolGxS))
			((cDVSresetxRBI)(PE3xSI))
			((CDVSresetxRBO)(CDVSTestPeriodicChipResetxRB))
		)
		(_use (_entity . cDVSResetStateMachine)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal FX2FifoDataxDIO ~STD_LOGIC_VECTOR{15~downto~0}~12 0 29 (_entity (_out ))))
		(_port (_internal FX2FifoInFullxSBI ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal FX2FifoWritexEBO ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_port (_internal FX2FifoReadxEBO ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
		(_port (_internal FX2FifoPktEndxSBO ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal FX2FifoAddressxDO ~STD_LOGIC_VECTOR{1~downto~0}~12 0 35 (_entity (_out ))))
		(_port (_internal IfClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_in ))))
		(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ))))
		(_port (_internal Sync1xABI ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_in ))))
		(_port (_internal SynchOutxSBO ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_out ))))
		(_port (_internal PC0xSIO ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_inout ))))
		(_port (_internal PC1xSIO ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_inout ))))
		(_port (_internal PC2xSIO ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_inout ))))
		(_port (_internal PC3xSIO ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_inout ))))
		(_port (_internal PA0xSIO ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_inout ))))
		(_port (_internal PA1xSIO ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_inout ))))
		(_port (_internal PA3xSIO ~extieee.std_logic_1164.STD_LOGIC 0 56 (_entity (_inout ))))
		(_port (_internal PA7xSIO ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_inout ))))
		(_port (_internal PE2xSI ~extieee.std_logic_1164.STD_LOGIC 0 59 (_entity (_in ))))
		(_port (_internal PE3xSI ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_in ))))
		(_port (_internal FXLEDxSI ~extieee.std_logic_1164.STD_LOGIC 0 62 (_entity (_in ))))
		(_port (_internal ADCclockxCO ~extieee.std_logic_1164.STD_LOGIC 0 65 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~12 0 66 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_port (_internal ADCwordxDI ~STD_LOGIC_VECTOR{9~downto~0}~12 0 66 (_entity (_in ))))
		(_port (_internal ADCoexEBO ~extieee.std_logic_1164.STD_LOGIC 0 68 (_entity (_out ))))
		(_port (_internal ADCstbyxEO ~extieee.std_logic_1164.STD_LOGIC 0 69 (_entity (_out ))))
		(_port (_internal ADCovrxSI ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_in ))))
		(_port (_internal CDVSTestSRRowClockxSO ~extieee.std_logic_1164.STD_LOGIC 0 72 (_entity (_out ))))
		(_port (_internal CDVSTestSRColClockxSO ~extieee.std_logic_1164.STD_LOGIC 0 73 (_entity (_out ))))
		(_port (_internal CDVSTestSRRowInxSO ~extieee.std_logic_1164.STD_LOGIC 0 74 (_entity (_out ))))
		(_port (_internal CDVSTestSRColInxSO ~extieee.std_logic_1164.STD_LOGIC 0 75 (_entity (_out ))))
		(_port (_internal CDVSTestBiasEnablexEO ~extieee.std_logic_1164.STD_LOGIC 0 77 (_entity (_out ))))
		(_port (_internal CDVSTestChipResetxRBO ~extieee.std_logic_1164.STD_LOGIC 0 78 (_entity (_out ))))
		(_port (_internal CDVSTestColMode0xSO ~extieee.std_logic_1164.STD_LOGIC 0 80 (_entity (_out ))))
		(_port (_internal CDVSTestColMode1xSO ~extieee.std_logic_1164.STD_LOGIC 0 81 (_entity (_out ))))
		(_port (_internal CDVSTestBiasDiagSelxSO ~extieee.std_logic_1164.STD_LOGIC 0 83 (_entity (_out ))))
		(_port (_internal CDVSTestBiasBitOutxSI ~extieee.std_logic_1164.STD_LOGIC 0 84 (_entity (_in ))))
		(_port (_internal CDVSTestApsTxGatexSO ~extieee.std_logic_1164.STD_LOGIC 0 86 (_entity (_out ))))
		(_port (_internal LED1xSO ~extieee.std_logic_1164.STD_LOGIC 0 89 (_entity (_out ))))
		(_port (_internal LED2xSO ~extieee.std_logic_1164.STD_LOGIC 0 90 (_entity (_out ))))
		(_port (_internal LED3xSO ~extieee.std_logic_1164.STD_LOGIC 0 91 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 93 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal DebugxSIO ~STD_LOGIC_VECTOR{15~downto~0}~122 0 93 (_entity (_inout ))))
		(_port (_internal AERMonitorREQxABI ~extieee.std_logic_1164.STD_LOGIC 0 96 (_entity (_in ))))
		(_port (_internal AERMonitorACKxSBO ~extieee.std_logic_1164.STD_LOGIC 0 97 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~124 0 98 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_port (_internal AERMonitorAddressxDI ~STD_LOGIC_VECTOR{9~downto~0}~124 0 98 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 115 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~132 0 178 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~134 0 183 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~13 0 193 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~13 0 194 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 201 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~136 0 202 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~138 0 203 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 204 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1312 0 205 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~1318 0 254 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1320 0 267 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 274 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~1324 0 285 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_signal (_internal MonitorTimestampxD ~STD_LOGIC_VECTOR{13~downto~0}~1324 0 285 (_architecture (_uni ))))
		(_signal (_internal ActualTimestampxD ~STD_LOGIC_VECTOR{13~downto~0}~1324 0 286 (_architecture (_uni ))))
		(_signal (_internal TimestampRegWritexE ~extieee.std_logic_1164.STD_LOGIC 0 289 (_architecture (_uni ))))
		(_signal (_internal SyncInxAB ~extieee.std_logic_1164.STD_LOGIC 0 291 (_architecture (_uni ))))
		(_signal (_internal AERREQxSB ~extieee.std_logic_1164.STD_LOGIC 0 293 (_architecture (_uni ))))
		(_signal (_internal AERReqSyncxSBN ~extieee.std_logic_1164.STD_LOGIC 0 293 (_architecture (_uni ))))
		(_signal (_internal AERMonitorACKxSB ~extieee.std_logic_1164.STD_LOGIC 0 295 (_architecture (_uni ))))
		(_signal (_internal UseLongAckxS ~extieee.std_logic_1164.STD_LOGIC 0 296 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1326 0 299 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal AddressTimestampSelectxS ~STD_LOGIC_VECTOR{1~downto~0}~1326 0 299 (_architecture (_uni ))))
		(_signal (_internal IncEventCounterxS ~extieee.std_logic_1164.STD_LOGIC 0 305 (_architecture (_uni ))))
		(_signal (_internal ResetEventCounterxS ~extieee.std_logic_1164.STD_LOGIC 0 306 (_architecture (_uni ))))
		(_signal (_internal ResetEarlyPaketTimerxS ~extieee.std_logic_1164.STD_LOGIC 0 307 (_architecture (_uni ))))
		(_signal (_internal EarlyPaketTimerOverflowxS ~extieee.std_logic_1164.STD_LOGIC 0 308 (_architecture (_uni ))))
		(_signal (_internal SMResetEarlyPaketTimerxS ~extieee.std_logic_1164.STD_LOGIC 0 309 (_architecture (_uni ))))
		(_signal (_internal ECResetEarlyPaketTimerxS ~extieee.std_logic_1164.STD_LOGIC 0 310 (_architecture (_uni ))))
		(_signal (_internal ClockxC ~extieee.std_logic_1164.STD_LOGIC 0 313 (_architecture (_uni )(_event))))
		(_signal (_internal IfClockxC ~extieee.std_logic_1164.STD_LOGIC 0 313 (_architecture (_uni ))))
		(_signal (_internal ResetxRB ~extieee.std_logic_1164.STD_LOGIC 0 314 (_architecture (_uni ))))
		(_signal (_internal ResetxR ~extieee.std_logic_1164.STD_LOGIC 0 314 (_architecture (_uni ))))
		(_signal (_internal RunxS ~extieee.std_logic_1164.STD_LOGIC 0 315 (_architecture (_uni ))))
		(_signal (_internal CounterResetxRB ~extieee.std_logic_1164.STD_LOGIC 0 316 (_architecture (_uni ))))
		(_signal (_internal SynchronizerResetTimestampxSB ~extieee.std_logic_1164.STD_LOGIC 0 317 (_architecture (_uni ))))
		(_signal (_internal CDVSTestChipResetxRB ~extieee.std_logic_1164.STD_LOGIC 0 318 (_internal (_uni ))))
		(_signal (_internal CDVSTestPeriodicChipResetxRB ~extieee.std_logic_1164.STD_LOGIC 0 319 (_architecture (_uni ))))
		(_signal (_internal RxcolGxS ~extieee.std_logic_1164.STD_LOGIC 0 320 (_architecture (_uni ))))
		(_signal (_internal TimestampOverflowxS ~extieee.std_logic_1164.STD_LOGIC 0 323 (_architecture (_uni ))))
		(_signal (_internal AddressMSBxD ~STD_LOGIC_VECTOR{1~downto~0}~1326 0 324 (_architecture (_uni ))))
		(_signal (_internal TimestampMasterxS ~extieee.std_logic_1164.STD_LOGIC 0 325 (_architecture (_uni ))))
		(_signal (_internal FifoTransactionxS ~extieee.std_logic_1164.STD_LOGIC 0 328 (_architecture (_uni ))))
		(_signal (_internal FX2FifoWritexEB ~extieee.std_logic_1164.STD_LOGIC 0 329 (_architecture (_uni ))))
		(_signal (_internal FX2FifoPktEndxSB ~extieee.std_logic_1164.STD_LOGIC 0 330 (_architecture (_uni ))))
		(_signal (_internal SyncOutxSB ~extieee.std_logic_1164.STD_LOGIC 0 331 (_architecture (_uni ))))
		(_signal (_internal HostResetTimestampxS ~extieee.std_logic_1164.STD_LOGIC 0 332 (_architecture (_uni ))))
		(_signal (_internal TriggerxS ~extieee.std_logic_1164.STD_LOGIC 0 334 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~1328 0 336 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_signal (_internal AddressRegOutxD ~STD_LOGIC_VECTOR{9~downto~0}~1328 0 336 (_architecture (_uni ))))
		(_signal (_internal AddressRegWritexE ~extieee.std_logic_1164.STD_LOGIC 0 337 (_architecture (_uni ))))
		(_signal (_internal AddressRegOut8xD ~extieee.std_logic_1164.STD_LOGIC 0 338 (_architecture (_uni ))))
		(_signal (_internal IncxS ~extieee.std_logic_1164.STD_LOGIC 0 341 (_architecture (_uni ))))
		(_signal (_internal ReadADCvaluexE ~extieee.std_logic_1164.STD_LOGIC 0 344 (_architecture (_uni ))))
		(_signal (_internal ADCvalueReadyxS ~extieee.std_logic_1164.STD_LOGIC 0 344 (_architecture (_uni ))))
		(_signal (_internal ADCregInxD ~STD_LOGIC_VECTOR{13~downto~0}~1324 0 345 (_architecture (_uni ))))
		(_signal (_internal ADCregOutxD ~STD_LOGIC_VECTOR{13~downto~0}~1324 0 346 (_architecture (_uni ))))
		(_signal (_internal ADCregWritexE ~extieee.std_logic_1164.STD_LOGIC 0 347 (_architecture (_uni ))))
		(_signal (_internal ADCdataxD ~STD_LOGIC_VECTOR{13~downto~0}~1324 0 348 (_architecture (_uni ))))
		(_signal (_internal SBRet10xE ~extieee.std_logic_1164.STD_LOGIC 0 349 (_architecture (_uni ))))
		(_signal (_internal ADCsmRstxE ~extieee.std_logic_1164.STD_LOGIC 0 351 (_architecture (_uni ))))
		(_signal (_internal ADCclockxC ~extieee.std_logic_1164.STD_LOGIC 0 352 (_architecture (_uni ))))
		(_signal (_internal ADCoexEB ~extieee.std_logic_1164.STD_LOGIC 0 353 (_architecture (_uni ))))
		(_signal (_internal ADCstbyxE ~extieee.std_logic_1164.STD_LOGIC 0 354 (_architecture (_uni ))))
		(_signal (_internal ADCovrxS ~extieee.std_logic_1164.STD_LOGIC 0 355 (_architecture (_uni ))))
		(_signal (_internal CDVSTestSRRowClockxS ~extieee.std_logic_1164.STD_LOGIC 0 356 (_architecture (_uni ))))
		(_signal (_internal CDVSTestSRRowInxS ~extieee.std_logic_1164.STD_LOGIC 0 356 (_architecture (_uni ))))
		(_signal (_internal CDVSTestSRColClockxS ~extieee.std_logic_1164.STD_LOGIC 0 357 (_architecture (_uni ))))
		(_signal (_internal CDVSTestSRColInxS ~extieee.std_logic_1164.STD_LOGIC 0 357 (_architecture (_uni ))))
		(_signal (_internal CDVSTestColMode0xS ~extieee.std_logic_1164.STD_LOGIC 0 358 (_architecture (_uni ))))
		(_signal (_internal CDVSTestColMode1xS ~extieee.std_logic_1164.STD_LOGIC 0 358 (_architecture (_uni ))))
		(_signal (_internal CDVSTestApsTxGatexS ~extieee.std_logic_1164.STD_LOGIC 0 359 (_architecture (_uni ))))
		(_signal (_internal CDVSTestBiasBitOutxS ~extieee.std_logic_1164.STD_LOGIC 0 360 (_internal (_uni ))))
		(_signal (_internal ExtTriggerxE ~extieee.std_logic_1164.STD_LOGIC 0 361 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{95~downto~0}~13 0 363 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 95)(i 0))))))
		(_signal (_internal SRDataOutxD ~STD_LOGIC_VECTOR{95~downto~0}~13 0 363 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1330 0 365 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal ExposurexD ~STD_LOGIC_VECTOR{15~downto~0}~1330 0 365 (_architecture (_uni ))))
		(_signal (_internal ColSettlexD ~STD_LOGIC_VECTOR{15~downto~0}~1330 0 365 (_architecture (_uni ))))
		(_signal (_internal RowSettlexD ~STD_LOGIC_VECTOR{15~downto~0}~1330 0 365 (_architecture (_uni ))))
		(_signal (_internal ResSettlexD ~STD_LOGIC_VECTOR{15~downto~0}~1330 0 365 (_architecture (_uni ))))
		(_signal (_internal FramePeriodxD ~STD_LOGIC_VECTOR{15~downto~0}~1330 0 366 (_architecture (_uni ))))
		(_signal (_internal TestPixelxE ~extieee.std_logic_1164.STD_LOGIC 0 367 (_architecture (_uni ))))
		(_signal (_internal SRoutxD ~extieee.std_logic_1164.STD_LOGIC 0 369 (_architecture (_uni ))))
		(_signal (_internal SRinxD ~extieee.std_logic_1164.STD_LOGIC 0 369 (_architecture (_uni ))))
		(_signal (_internal SRLatchxE ~extieee.std_logic_1164.STD_LOGIC 0 369 (_architecture (_uni ))))
		(_signal (_internal SRClockxC ~extieee.std_logic_1164.STD_LOGIC 0 369 (_architecture (_uni ))))
		(_signal (_internal RunADCxS ~extieee.std_logic_1164.STD_LOGIC 0 370 (_architecture (_uni ))))
		(_signal (_internal ADCStateOutputLEDxS ~extieee.std_logic_1164.STD_LOGIC 0 372 (_architecture (_uni ))))
		(_signal (_internal LockxS ~extieee.std_logic_1164.STD_LOGIC 0 375 (_architecture (_uni ))))
		(_signal (_internal FifoDataInxD ~STD_LOGIC_VECTOR{15~downto~0}~1330 0 378 (_architecture (_uni ))))
		(_signal (_internal FifoDataOutxD ~STD_LOGIC_VECTOR{15~downto~0}~1330 0 378 (_architecture (_uni ))))
		(_signal (_internal FifoWritexE ~extieee.std_logic_1164.STD_LOGIC 0 379 (_architecture (_uni ))))
		(_signal (_internal FifoReadxE ~extieee.std_logic_1164.STD_LOGIC 0 379 (_architecture (_uni ))))
		(_signal (_internal FifoEmptyxS ~extieee.std_logic_1164.STD_LOGIC 0 380 (_architecture (_uni ))))
		(_signal (_internal FifoAlmostEmptyxS ~extieee.std_logic_1164.STD_LOGIC 0 380 (_architecture (_uni ))))
		(_signal (_internal FifoFullxS ~extieee.std_logic_1164.STD_LOGIC 0 380 (_architecture (_uni ))))
		(_signal (_internal FifoAlmostFullxS ~extieee.std_logic_1164.STD_LOGIC 0 380 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1332 0 383 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal selectADC ~STD_LOGIC_VECTOR{1~downto~0}~1332 0 383 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1334 0 384 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal selectaddress ~STD_LOGIC_VECTOR{1~downto~0}~1334 0 384 (_architecture (_string \"01"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1336 0 385 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal selecttimestamp ~STD_LOGIC_VECTOR{1~downto~0}~1336 0 385 (_architecture (_string \"00"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1338 0 386 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal selecttrigger ~STD_LOGIC_VECTOR{1~downto~0}~1338 0 386 (_architecture (_string \"10"\))))
		(_process
			(line__389(_architecture 0 0 389 (_assignment (_simple)(_alias((IfClockxC)(IfClockxCI)))(_target(60))(_sensitivity(6)))))
			(line__390(_architecture 1 0 390 (_assignment (_simple)(_alias((ADCclockxCO)(ADCclockxC)))(_target(21))(_sensitivity(90)))))
			(line__403(_architecture 2 0 403 (_assignment (_simple)(_alias((CDVSTestBiasDiagSelxSO)(PA0xSIO)))(_target(34))(_sensitivity(14)))))
			(line__406(_architecture 3 0 406 (_assignment (_simple)(_alias((ResetxRB)(ResetxRBI)))(_target(61))(_sensitivity(7)))))
			(line__407(_architecture 4 0 407 (_assignment (_simple)(_target(62))(_sensitivity(7)))))
			(line__408(_architecture 5 0 408 (_assignment (_simple)(_alias((CounterResetxRB)(SynchronizerResetTimestampxSB)))(_target(64))(_sensitivity(65)))))
			(line__410(_architecture 6 0 410 (_assignment (_simple)(_alias((FX2FifoReadxEBO)(_string \"1"\)))(_target(3)))))
			(line__412(_architecture 7 0 412 (_assignment (_simple)(_alias((SyncInxAB)(Sync1xABI)))(_target(47))(_sensitivity(8)))))
			(line__425(_architecture 8 0 425 (_assignment (_simple)(_alias((ExposurexD)(SRDataOutxD(d_15_0))))(_target(104))(_sensitivity(103(d_15_0))))))
			(line__426(_architecture 9 0 426 (_assignment (_simple)(_alias((ColSettlexD)(SRDataOutxD(d_31_16))))(_target(105))(_sensitivity(103(d_31_16))))))
			(line__427(_architecture 10 0 427 (_assignment (_simple)(_alias((RowSettlexD)(SRDataOutxD(d_47_32))))(_target(106))(_sensitivity(103(d_47_32))))))
			(line__428(_architecture 11 0 428 (_assignment (_simple)(_alias((ResSettlexD)(SRDataOutxD(d_63_48))))(_target(107))(_sensitivity(103(d_63_48))))))
			(line__429(_architecture 12 0 429 (_assignment (_simple)(_alias((FramePeriodxD)(SRDataOutxD(d_79_64))))(_target(108))(_sensitivity(103(d_79_64))))))
			(line__430(_architecture 13 0 430 (_assignment (_simple)(_alias((TestPixelxE)(SRDataOutxD(94))))(_target(109))(_sensitivity(103(94))))))
			(line__431(_architecture 14 0 431 (_assignment (_simple)(_alias((SBRet10xE)(SRDataOutxD(95))))(_target(88))(_sensitivity(103(95))))))
			(line__448(_architecture 15 0 448 (_assignment (_simple)(_alias((FX2FifoDataxDIO)(FifoDataOutxD)))(_target(0))(_sensitivity(118)))))
			(line__480(_architecture 16 0 480 (_assignment (_simple)(_alias((ADCregInxD)(ADCdataxD)))(_target(84))(_sensitivity(87)))))
			(line__518(_architecture 17 0 518 (_assignment (_simple)(_alias((TimestampMasterxS)(_string \"1"\)))(_target(71)))))
			(line__588(_architecture 18 0 588 (_assignment (_simple)(_alias((ADCovrxS)(ADCovrxSI)))(_target(93))(_sensitivity(25)))))
			(line__589(_architecture 19 0 589 (_assignment (_simple)(_target(89))(_sensitivity(61)(63)))))
			(line__608(_architecture 20 0 608 (_assignment (_simple)(_alias((SynchOutxSBO)(SyncOutxSB)))(_target(9))(_sensitivity(75)))))
			(line__609(_architecture 21 0 609 (_assignment (_simple)(_alias((FX2FifoPktEndxSBO)(FX2FifoPktEndxSB)))(_target(4))(_sensitivity(74)))))
			(line__610(_architecture 22 0 610 (_assignment (_simple)(_alias((FX2FifoWritexEBO)(FX2FifoWritexEB)))(_target(2))(_sensitivity(73)))))
			(line__611(_architecture 23 0 611 (_assignment (_simple)(_alias((AERMonitorACKxSBO)(AERMonitorACKxSB)))(_target(42))(_sensitivity(50)))))
			(line__614(_architecture 24 0 614 (_assignment (_simple)(_target(55))(_sensitivity(57)(58)))))
			(line__618(_architecture 25 0 618 (_assignment (_simple)(_target(80))(_sensitivity(78(9))(78(8))))))
			(line__625(_architecture 26 0 625 (_assignment (_simple)(_target(117))(_sensitivity(44)(52)(70)(78(d_7_0))(78(9))(80)(85)))))
			(line__632(_architecture 27 0 632 (_assignment (_simple)(_alias((LED1xSO)(CDVSTestChipResetxRB)))(_target(37))(_sensitivity(19)))))
			(line__633(_architecture 28 0 633 (_assignment (_simple)(_alias((LED2xSO)(RunxS)))(_target(38))(_sensitivity(63)))))
			(line__634(_architecture 29 0 634 (_assignment (_simple)(_alias((LED3xSO)(ADCStateOutputLEDxS)))(_target(39))(_sensitivity(115)))))
			(line__637(_architecture 30 0 637 (_assignment (_simple)(_alias((CDVSTestChipResetxRBO)(CDVSTestChipResetxRB)))(_target(31))(_sensitivity(19)))))
			(line__643(_architecture 31 0 643 (_assignment (_simple)(_target(30))(_sensitivity(18)))))
			(line__645(_architecture 32 0 645 (_assignment (_simple)(_alias((HostResetTimestampxS)(PA7xSIO)))(_target(76))(_sensitivity(17)))))
			(line__646(_architecture 33 0 646 (_assignment (_simple)(_alias((RunxS)(PA3xSIO)))(_target(63))(_sensitivity(16)))))
			(line__647(_architecture 34 0 647 (_assignment (_simple)(_alias((ExtTriggerxE)(PA1xSIO)))(_target(102))(_sensitivity(15)))))
			(line__649(_architecture 35 0 649 (_assignment (_simple)(_alias((RunADCxS)(PC0xSIO)))(_target(114))(_sensitivity(10)))))
			(line__650(_architecture 36 0 650 (_assignment (_simple)(_alias((SRClockxC)(PC1xSIO)))(_target(113))(_sensitivity(11)))))
			(line__651(_architecture 37 0 651 (_assignment (_simple)(_alias((SRLatchxE)(PC2xSIO)))(_target(112))(_sensitivity(12)))))
			(line__652(_architecture 38 0 652 (_assignment (_simple)(_alias((SRinxD)(PC3xSIO)))(_target(111))(_sensitivity(13)))))
			(line__654(_architecture 39 0 654 (_assignment (_simple)(_alias((CDVSTestSRColClockxSO)(CDVSTestSRColClockxS)))(_target(27))(_sensitivity(96)))))
			(line__655(_architecture 40 0 655 (_assignment (_simple)(_alias((CDVSTestSRRowClockxSO)(CDVSTestSRRowClockxS)))(_target(26))(_sensitivity(94)))))
			(line__656(_architecture 41 0 656 (_assignment (_simple)(_alias((CDVSTestSRColInxSO)(CDVSTestSRColInxS)))(_target(29))(_sensitivity(97)))))
			(line__657(_architecture 42 0 657 (_assignment (_simple)(_alias((CDVSTestSRRowInxSO)(CDVSTestSRRowInxS)))(_target(28))(_sensitivity(95)))))
			(line__659(_architecture 43 0 659 (_assignment (_simple)(_alias((CDVSTestColMode0xSO)(CDVSTestColMode0xS)))(_target(32))(_sensitivity(98)))))
			(line__660(_architecture 44 0 660 (_assignment (_simple)(_alias((CDVSTestColMode1xSO)(CDVSTestColMode1xS)))(_target(33))(_sensitivity(99)))))
			(line__662(_architecture 45 0 662 (_assignment (_simple)(_alias((CDVSTestApsTxGatexSO)(CDVSTestApsTxGatexS)))(_target(36))(_sensitivity(100)))))
			(line__666(_architecture 46 0 666 (_assignment (_simple)(_alias((ADCstbyxEO)(ADCstbyxE)))(_target(24))(_sensitivity(92)))))
			(line__667(_architecture 47 0 667 (_assignment (_simple)(_alias((ADCoexEBO)(ADCoexEB)))(_target(23))(_sensitivity(91)))))
			(line__670(_architecture 48 0 670 (_assignment (_simple)(_alias((RxcolGxS)(_string \"0"\)))(_target(68)))))
			(line__671(_architecture 49 0 671 (_assignment (_simple)(_alias((UseLongAckxS)(_string \"0"\)))(_target(51)))))
			(line__677(_architecture 50 0 677 (_assignment (_simple)(_alias((DebugxSIO(0))(CDVSTestBiasBitOutxS)))(_target(40(0)))(_sensitivity(35)))))
			(synchronizer(_architecture 51 0 683 (_process (_target(48)(49))(_sensitivity(59)(49)(41))(_dssslsensitivity 1))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
	)
	(_static
		(514 )
		(33686274 33686018 33686018 514 )
	)
	(_model . Structural 55 -1
	)
)
I 000051 55 1674          1374162332317 Behavioral
(_unit VHDL (adcvalueready 0 25 (behavioral 0 36 ))
	(_version v63)
	(_time 1374162332318 2013.07.18 17:45:32)
	(_source (\./../../sourcecode/ADCvalueReady.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 7c7b2e7d2b2b2b6b7e726d267e)
	(_entity
		(_time 1372368070373)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in )(_event))))
		(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in ))))
		(_port (_internal RegisterWritexEI ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal ReadValuexEI ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal ValueReadyxSO ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
		(_type (_internal state 0 37 (_enum1 stidle stadcvalueready stread stadcvalueready2 (_to (i 0)(i 3)))))
		(_signal (_internal StatexDP state 0 40 (_architecture (_uni ))))
		(_signal (_internal StatexDN state 0 40 (_architecture (_uni ))))
		(_process
			(p_memless(_architecture 0 0 44 (_process (_simple)(_target(4)(6))(_sensitivity(2)(3)(5)))))
			(p_memoryzing(_architecture 1 0 78 (_process (_target(5))(_sensitivity(0)(1)(6))(_dssslsensitivity 2))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Behavioral 2 -1
	)
)
I 000051 55 2661          1374162332379 Behavioral
(_unit VHDL (cdvsresetstatemachine 0 25 (behavioral 0 37 ))
	(_version v63)
	(_time 1374162332380 2013.07.18 17:45:32)
	(_source (\./../../sourcecode/cDVSResetStateMachine.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code bbbcebefedede9acbebaa9e1ef)
	(_entity
		(_time 1372368070692)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in )(_event))))
		(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in ))))
		(_port (_internal AERackxSBI ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal RxcolGxSI ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal cDVSresetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal CDVSresetxRBO ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ))))
		(_type (_internal state 0 38 (_enum1 stidle stevent stresetcdvs (_to (i 0)(i 2)))))
		(_signal (_internal StatexDP state 0 42 (_architecture (_uni ))))
		(_signal (_internal StatexDN state 0 42 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{18~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 18)(i 0))))))
		(_signal (_internal CountxDP ~STD_LOGIC_VECTOR{18~downto~0}~13 0 45 (_architecture (_uni ))))
		(_signal (_internal CountxDN ~STD_LOGIC_VECTOR{18~downto~0}~13 0 45 (_architecture (_uni ))))
		(_constant (_internal waitTime ~extSTD.STANDARD.INTEGER 0 47 (_architecture ((i 30)))))
		(_constant (_internal idleTime ~extSTD.STANDARD.INTEGER 0 48 (_architecture ((i 200000)))))
		(_process
			(p_memless(_architecture 0 0 53 (_process (_simple)(_target(5)(7)(9))(_sensitivity(2)(4)(6)(8)))))
			(p_memoryzing(_architecture 1 0 105 (_process (_target(6)(8))(_sensitivity(0)(1)(7)(9))(_dssslsensitivity 2))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_static
		(33686018 33686018 33686018 33686018 131586 )
		(33686018 33686018 33686018 33686018 131586 )
		(33686018 33686018 33686018 33686018 131586 )
		(33686018 33686018 33686018 33686018 131586 )
	)
	(_model . Behavioral 2 -1
	)
)
I 000051 55 2362          1374162332441 Behavioral
(_unit VHDL (shiftregister 0 30 (behavioral 0 42 ))
	(_version v63)
	(_time 1374162332442 2013.07.18 17:45:32)
	(_source (\./../../sourcecode/shiftRegister.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code f9ffa9a9f8aea4effcfbeda2aa)
	(_entity
		(_time 1372368071005)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_generic (_internal width ~extSTD.STANDARD.NATURAL 0 32 \32\ (_entity ((i 32)))))
		(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in )(_event))))
		(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal LatchxEI ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in )(_event))))
		(_port (_internal DxDI ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ))))
		(_port (_internal QxDO ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{width-1~downto~0}~12 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal DataOutxDO ~STD_LOGIC_VECTOR{width-1~downto~0}~12 0 39 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{width-1~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_signal (_internal StatexD ~STD_LOGIC_VECTOR{width-1~downto~0}~13 0 45 (_architecture (_uni ))))
		(_process
			(p_latch(_architecture 0 0 50 (_process (_target(5))(_sensitivity(1)(2)(6))(_dssslsensitivity 2))))
			(line__60(_architecture 1 0 60 (_assignment (_simple)(_target(4))(_sensitivity(6(_index 5)))(_read(6(_index 6))))))
			(p_memorizing(_architecture 2 0 63 (_process (_simple)(_target(6(0))(6(_range 7))(6))(_sensitivity(0)(1))(_read(3)(6(_range 8))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . Behavioral 9 -1
	)
)
I 000052 55 11668         1374162332500 Behavioural
(_unit VHDL (adcstatemachine_tb 0 20 (behavioural 0 23 ))
	(_version v63)
	(_time 1374162332501 2013.07.18 17:45:32)
	(_source (\./../../ADCStateMachine_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 282f7d2c247f7f3f23273c7278)
	(_entity
		(_time 1372368071331)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(ADCStateMachine
			(_object
				(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
				(_port (_internal ADCclockxCO ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_out ))))
				(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
				(_port (_internal ADCwordxDI ~STD_LOGIC_VECTOR{9~downto~0}~13 0 30 (_entity (_in ))))
				(_port (_internal ADCoutxDO ~STD_LOGIC_VECTOR{13~downto~0}~13 0 31 (_entity (_out ))))
				(_port (_internal ADCstbyxEO ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
				(_port (_internal ADCoexEBO ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ))))
				(_port (_internal ADCovrxSI ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
				(_port (_internal RegisterWritexEO ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
				(_port (_internal SRLatchxEI ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
				(_port (_internal RunADCxSI ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ))))
				(_port (_internal ExposurexDI ~STD_LOGIC_VECTOR{15~downto~0}~13 0 38 (_entity (_in ))))
				(_port (_internal ColSettlexDI ~STD_LOGIC_VECTOR{15~downto~0}~132 0 39 (_entity (_in ))))
				(_port (_internal RowSettlexDI ~STD_LOGIC_VECTOR{15~downto~0}~134 0 40 (_entity (_in ))))
				(_port (_internal ResSettlexDI ~STD_LOGIC_VECTOR{15~downto~0}~136 0 41 (_entity (_in ))))
				(_port (_internal FramePeriodxDI ~STD_LOGIC_VECTOR{15~downto~0}~138 0 42 (_entity (_in ))))
				(_port (_internal SBRet10xEI ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ))))
				(_port (_internal TestPixelxEI ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_in ))))
				(_port (_internal ExtTriggerxEI ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_in ))))
				(_port (_internal CDVSTestSRRowInxSO ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_out ))))
				(_port (_internal CDVSTestSRRowClockxSO ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_out ))))
				(_port (_internal CDVSTestSRColInxSO ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_out ))))
				(_port (_internal CDVSTestSRColClockxSO ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_out ))))
				(_port (_internal CDVSTestColMode0xSO ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_out ))))
				(_port (_internal CDVSTestColMode1xSO ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_out ))))
				(_port (_internal CDVSTestApsTxGatexSO ~extieee.std_logic_1164.STD_LOGIC 0 52 (_entity (_out ))))
				(_port (_internal ADCStateOutputLEDxSO ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_out ))))
			)
		)
	)
	(_instantiation ADCStateMachine_1 0 120 (_component ADCStateMachine )
		(_port
			((ClockxCI)(IfClockxC))
			((ADCclockxCO)(ADCclockxC))
			((ResetxRBI)(ResetxRB))
			((ADCwordxDI)(ADCwordxD))
			((ADCoutxDO)(ADCdataxD))
			((ADCstbyxEO)(ADCstbyxE))
			((ADCoexEBO)(ADCoexEB))
			((ADCovrxSI)(ADCovrxS))
			((RegisterWritexEO)(RegisterWritexE))
			((SRLatchxEI)(SRLatchxE))
			((RunADCxSI)(RunADCxS))
			((ExposurexDI)(ExposurexD))
			((ColSettlexDI)(ColSettlexD))
			((RowSettlexDI)(RowSettlexD))
			((ResSettlexDI)(ResSettlexD))
			((FramePeriodxDI)(FramePeriodxD))
			((SBRet10xEI)(SBRet10xE))
			((TestPixelxEI)(TestpixelxE))
			((ExtTriggerxEI)(ExtTriggerxE))
			((CDVSTestSRRowInxSO)(CDVSTestSRRowInxS))
			((CDVSTestSRRowClockxSO)(CDVSTestSRRowClockxS))
			((CDVSTestSRColInxSO)(CDVSTestSRColInxS))
			((CDVSTestSRColClockxSO)(CDVSTestSRColClockxS))
			((CDVSTestColMode0xSO)(CDVSTestColMode0xS))
			((CDVSTestColMode1xSO)(CDVSTestColMode1xS))
			((CDVSTestApsTxGatexSO)(CDVSTestApsTxGatexS))
			((ADCStateOutputLEDxSO)(ADCStateOutputLEDxS))
		)
		(_use (_entity . ADCStateMachine)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~13 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~13 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~132 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~134 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~136 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~138 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal IfClockxC ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ))))
		(_signal (_internal ADCclockxC ~extieee.std_logic_1164.STD_LOGIC 0 57 (_architecture (_uni ))))
		(_signal (_internal ResetxRB ~extieee.std_logic_1164.STD_LOGIC 0 58 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_signal (_internal ADCwordxD ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 59 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~1312 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_signal (_internal ADCdataxD ~STD_LOGIC_VECTOR{13~downto~0}~1312 0 60 (_architecture (_uni ))))
		(_signal (_internal ADCoexEB ~extieee.std_logic_1164.STD_LOGIC 0 61 (_architecture (_uni ))))
		(_signal (_internal ADCstbyxE ~extieee.std_logic_1164.STD_LOGIC 0 62 (_architecture (_uni ))))
		(_signal (_internal ADCovrxS ~extieee.std_logic_1164.STD_LOGIC 0 63 (_architecture (_uni ))))
		(_signal (_internal RegisterWritexE ~extieee.std_logic_1164.STD_LOGIC 0 64 (_architecture (_uni ))))
		(_signal (_internal SRLatchxE ~extieee.std_logic_1164.STD_LOGIC 0 65 (_architecture (_uni ))))
		(_signal (_internal RunADCxS ~extieee.std_logic_1164.STD_LOGIC 0 66 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 67 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal ExposurexD ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 67 (_architecture (_uni ))))
		(_signal (_internal ColSettlexD ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 68 (_architecture (_uni ))))
		(_signal (_internal RowSettlexD ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 69 (_architecture (_uni ))))
		(_signal (_internal ResSettlexD ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 70 (_architecture (_uni ))))
		(_signal (_internal FramePeriodxD ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 71 (_architecture (_uni ))))
		(_signal (_internal TestPixelxE ~extieee.std_logic_1164.STD_LOGIC 0 72 (_architecture (_uni ))))
		(_signal (_internal SBRet10xE ~extieee.std_logic_1164.STD_LOGIC 0 73 (_architecture (_uni ))))
		(_signal (_internal ExtTriggerxE ~extieee.std_logic_1164.STD_LOGIC 0 74 (_architecture (_uni ))))
		(_signal (_internal CDVSTestSRRowInxS ~extieee.std_logic_1164.STD_LOGIC 0 75 (_architecture (_uni ))))
		(_signal (_internal CDVSTestSRRowClockxS ~extieee.std_logic_1164.STD_LOGIC 0 76 (_architecture (_uni ))))
		(_signal (_internal CDVSTestSRColInxS ~extieee.std_logic_1164.STD_LOGIC 0 77 (_architecture (_uni ))))
		(_signal (_internal CDVSTestSRColClockxS ~extieee.std_logic_1164.STD_LOGIC 0 78 (_architecture (_uni ))))
		(_signal (_internal CDVSTestColMode0xS ~extieee.std_logic_1164.STD_LOGIC 0 79 (_architecture (_uni ))))
		(_signal (_internal CDVSTestColMode1xS ~extieee.std_logic_1164.STD_LOGIC 0 80 (_architecture (_uni ))))
		(_signal (_internal CDVSTestApsTxGatexS ~extieee.std_logic_1164.STD_LOGIC 0 81 (_architecture (_uni ))))
		(_signal (_internal ADCStateOutputLEDxS ~extieee.std_logic_1164.STD_LOGIC 0 82 (_architecture (_uni ))))
		(_constant (_internal Tpw_clk ~extSTD.STANDARD.TIME 0 84 (_architecture ((ns 4634391661857464543)))))
		(_process
			(clock_gen(_architecture 0 0 88 (_process (_wait_for)(_target(0)))))
			(line__94(_architecture 1 0 94 (_assignment (_simple)(_alias((ADCclockxC)(_string \"0"\)))(_target(1)))))
			(line__95(_architecture 2 0 95 (_assignment (_simple)(_target(2)))))
			(line__96(_architecture 3 0 96 (_assignment (_simple)(_target(3)))))
			(line__97(_architecture 4 0 97 (_assignment (_simple)(_target(4)))))
			(line__98(_architecture 5 0 98 (_assignment (_simple)(_alias((ADCoexEB)(_string \"0"\)))(_target(5)))))
			(line__99(_architecture 6 0 99 (_assignment (_simple)(_alias((ADCstbyxE)(_string \"0"\)))(_target(6)))))
			(line__100(_architecture 7 0 100 (_assignment (_simple)(_alias((RegisterWritexE)(_string \"0"\)))(_target(8)))))
			(line__101(_architecture 8 0 101 (_assignment (_simple)(_target(9)))))
			(line__102(_architecture 9 0 102 (_assignment (_simple)(_target(10)))))
			(line__103(_architecture 10 0 103 (_assignment (_simple)(_target(11)))))
			(line__104(_architecture 11 0 104 (_assignment (_simple)(_target(12)))))
			(line__105(_architecture 12 0 105 (_assignment (_simple)(_target(13)))))
			(line__106(_architecture 13 0 106 (_assignment (_simple)(_target(14)))))
			(line__107(_architecture 14 0 107 (_assignment (_simple)(_target(15)))))
			(line__108(_architecture 15 0 108 (_assignment (_simple)(_alias((TestPixelxE)(_string \"0"\)))(_target(16)))))
			(line__109(_architecture 16 0 109 (_assignment (_simple)(_alias((SBRet10xE)(_string \"0"\)))(_target(17)))))
			(line__110(_architecture 17 0 110 (_assignment (_simple)(_alias((ExtTriggerxE)(_string \"0"\)))(_target(18)))))
			(line__111(_architecture 18 0 111 (_assignment (_simple)(_alias((CDVSTestSRRowInxS)(_string \"0"\)))(_target(19)))))
			(line__112(_architecture 19 0 112 (_assignment (_simple)(_alias((CDVSTestSRRowClockxS)(_string \"0"\)))(_target(20)))))
			(line__113(_architecture 20 0 113 (_assignment (_simple)(_alias((CDVSTestSRColInxS)(_string \"0"\)))(_target(21)))))
			(line__114(_architecture 21 0 114 (_assignment (_simple)(_alias((CDVSTestSRColClockxS)(_string \"0"\)))(_target(22)))))
			(line__115(_architecture 22 0 115 (_assignment (_simple)(_alias((CDVSTestColMode0xS)(_string \"0"\)))(_target(23)))))
			(line__116(_architecture 23 0 116 (_assignment (_simple)(_alias((CDVSTestColMode1xS)(_string \"0"\)))(_target(24)))))
			(line__117(_architecture 24 0 117 (_assignment (_simple)(_alias((CDVSTestApsTxGatexS)(_string \"0"\)))(_target(25)))))
			(line__118(_architecture 25 0 118 (_assignment (_simple)(_alias((ADCStateOutputLEDxS)(_string \"0"\)))(_target(26)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
	(_static
		(33686274 50463491 771 )
		(67372036 67372036 67372036 1028 )
		(33686018 33686018 33686018 33686274 )
		(33686018 33686018 33686018 33751554 )
		(33686018 33686018 33686018 33686019 )
	)
	(_model . Behavioural 26 -1
	)
)
I 000051 55 13447         1374162332707 Behavioral
(_unit VHDL (adcstatemachine 0 25 (behavioral 0 57 ))
	(_version v63)
	(_time 1374162332708 2013.07.18 17:45:32)
	(_source (\./../../sourcecode/ADCStateMachine.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 020556040455551501045455135957)
	(_entity
		(_time 1372368071665)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in ))))
		(_port (_internal ADCclockxCO ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_out ))))
		(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_port (_internal ADCwordxDI ~STD_LOGIC_VECTOR{9~downto~0}~12 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_port (_internal ADCoutxDO ~STD_LOGIC_VECTOR{13~downto~0}~12 0 32 (_entity (_out ))))
		(_port (_internal ADCstbyxEO ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ))))
		(_port (_internal ADCoexEBO ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ))))
		(_port (_internal ADCovrxSI ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal RegisterWritexEO ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
		(_port (_internal SRLatchxEI ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ))))
		(_port (_internal RunADCxSI ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal ExposurexDI ~STD_LOGIC_VECTOR{15~downto~0}~12 0 39 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal ColSettlexDI ~STD_LOGIC_VECTOR{15~downto~0}~122 0 40 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~124 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal RowSettlexDI ~STD_LOGIC_VECTOR{15~downto~0}~124 0 41 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~126 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal ResSettlexDI ~STD_LOGIC_VECTOR{15~downto~0}~126 0 42 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~128 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal FramePeriodxDI ~STD_LOGIC_VECTOR{15~downto~0}~128 0 43 (_entity (_in ))))
		(_port (_internal SBRet10xEI ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_in ))))
		(_port (_internal TestPixelxEI ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_in ))))
		(_port (_internal ExtTriggerxEI ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_in ))))
		(_port (_internal CDVSTestSRRowInxSO ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_out ))))
		(_port (_internal CDVSTestSRRowClockxSO ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_out ))))
		(_port (_internal CDVSTestSRColInxSO ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_out ))))
		(_port (_internal CDVSTestSRColClockxSO ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_out ))))
		(_port (_internal CDVSTestColMode0xSO ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_out ))))
		(_port (_internal CDVSTestColMode1xSO ~extieee.std_logic_1164.STD_LOGIC 0 52 (_entity (_out ))))
		(_port (_internal CDVSTestApsTxGatexSO ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_out ))))
		(_port (_internal ADCStateOutputLEDxSO ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_out ))))
		(_type (_internal ColState 0 58 (_enum1 stidle streset streleasereset ststartread streadreset stcountreset stnextreset stintegrate ststopintegrate streadsignal stcountsignal stnextsignal stwaitframe stresett stinitat streadresett stinitbt streadsignalt stwaitt (_to (i 0)(i 18)))))
		(_type (_internal RowState 0 59 (_enum1 stidle stfeedrow stinit stread stwrite strowdone stcolumndone stcolsettle (_to (i 0)(i 7)))))
		(_signal (_internal ResetxRB ~extieee.std_logic_1164.STD_LOGIC 0 61 (_architecture (_uni ))))
		(_signal (_internal StateColxDP ColState 0 64 (_architecture (_uni ))))
		(_signal (_internal StateColxDN ColState 0 64 (_architecture (_uni ))))
		(_signal (_internal StateRowxDP RowState 0 65 (_architecture (_uni ))))
		(_signal (_internal StateRowxDN RowState 0 65 (_architecture (_uni ))))
		(_signal (_internal ADCwordWritexE ~extieee.std_logic_1164.STD_LOGIC 0 66 (_architecture (_uni ))))
		(_signal (_internal ClockxC ~extieee.std_logic_1164.STD_LOGIC 0 67 (_architecture (_uni )(_event))))
		(_signal (_internal StateClockxC ~extieee.std_logic_1164.STD_LOGIC 0 68 (_architecture (_uni )(_event))))
		(_signal (_internal CDVSTestSRRowInxS ~extieee.std_logic_1164.STD_LOGIC 0 71 (_architecture (_uni ))))
		(_signal (_internal CDVSTestSRRowClockxS ~extieee.std_logic_1164.STD_LOGIC 0 71 (_architecture (_uni ))))
		(_signal (_internal CDVSTestSRColInxS ~extieee.std_logic_1164.STD_LOGIC 0 71 (_architecture (_uni ))))
		(_signal (_internal CDVSTestSRColClockxS ~extieee.std_logic_1164.STD_LOGIC 0 71 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 76 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal ADCoutMSBxS ~STD_LOGIC_VECTOR{3~downto~0}~13 0 76 (_architecture (_uni ))))
		(_signal (_internal StartPixelxS ~extieee.std_logic_1164.STD_LOGIC 0 77 (_internal (_uni ))))
		(_signal (_internal StartColxSN ~extieee.std_logic_1164.STD_LOGIC 0 78 (_architecture (_uni ))))
		(_signal (_internal StartColxSP ~extieee.std_logic_1164.STD_LOGIC 0 78 (_architecture (_uni ))))
		(_signal (_internal StartRowxSN ~extieee.std_logic_1164.STD_LOGIC 0 79 (_architecture (_uni ))))
		(_signal (_internal StartRowxSP ~extieee.std_logic_1164.STD_LOGIC 0 79 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{32~downto~0}~13 0 82 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 32)(i 0))))))
		(_signal (_internal DividerColxDP ~STD_LOGIC_VECTOR{32~downto~0}~13 0 82 (_architecture (_uni ))))
		(_signal (_internal DividerColxDN ~STD_LOGIC_VECTOR{32~downto~0}~13 0 82 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{16~downto~0}~13 0 83 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 16)(i 0))))))
		(_signal (_internal DividerRowxDP ~STD_LOGIC_VECTOR{16~downto~0}~13 0 83 (_architecture (_uni ))))
		(_signal (_internal DividerRowxDN ~STD_LOGIC_VECTOR{16~downto~0}~13 0 83 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{25~downto~0}~13 0 84 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 25)(i 0))))))
		(_signal (_internal ExposureTxD ~STD_LOGIC_VECTOR{25~downto~0}~13 0 84 (_architecture (_uni ))))
		(_signal (_internal FramePeriodxD ~STD_LOGIC_VECTOR{25~downto~0}~13 0 85 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 87 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal CountRowxDN ~STD_LOGIC_VECTOR{7~downto~0}~13 0 87 (_architecture (_uni ))))
		(_signal (_internal CountRowxDP ~STD_LOGIC_VECTOR{7~downto~0}~13 0 87 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~13 0 88 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_signal (_internal CountColxDN ~STD_LOGIC_VECTOR{17~downto~0}~13 0 88 (_architecture (_uni ))))
		(_signal (_internal CountColxDP ~STD_LOGIC_VECTOR{17~downto~0}~13 0 88 (_architecture (_uni ))))
		(_signal (_internal DoReadxS ~extieee.std_logic_1164.STD_LOGIC 0 89 (_architecture (_uni ))))
		(_signal (_internal ReadDonexS ~extieee.std_logic_1164.STD_LOGIC 0 89 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 90 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal ReadCyclexS ~STD_LOGIC_VECTOR{1~downto~0}~13 0 90 (_architecture (_uni ))))
		(_signal (_internal ColModexD ~STD_LOGIC_VECTOR{1~downto~0}~13 0 91 (_architecture (_uni ))))
		(_signal (_internal TxGatexE ~extieee.std_logic_1164.STD_LOGIC 0 92 (_architecture (_uni ))))
		(_constant (_internal SizeX ~extSTD.STANDARD.INTEGER 0 96 (_architecture ((i 240)))))
		(_constant (_internal SizeY ~extSTD.STANDARD.INTEGER 0 97 (_architecture ((i 180)))))
		(_process
			(line__101(_architecture 0 0 101 (_assignment (_simple)(_target(27))(_sensitivity(2)(18)))))
			(line__103(_architecture 1 0 103 (_assignment (_simple)(_alias((ClockxC)(ClockxCI)))(_target(33))(_sensitivity(0)))))
			(line__104(_architecture 2 0 104 (_assignment (_simple)(_alias((StateClockxC)(ClockxC)))(_target(34))(_sensitivity(33)))))
			(line__105(_architecture 3 0 105 (_assignment (_simple)(_target(1))(_sensitivity(33)))))
			(line__107(_architecture 4 0 107 (_assignment (_simple)(_alias((CDVSTestSRRowInxSO)(CDVSTestSRRowInxS)))(_target(19))(_sensitivity(35)))))
			(line__108(_architecture 5 0 108 (_assignment (_simple)(_alias((CDVSTestSRColInxSO)(CDVSTestSRColInxS)))(_target(21))(_sensitivity(37)))))
			(line__111(_architecture 6 0 111 (_assignment (_simple)(_alias((ADCoutxDO)(ADCoutMSBxS(d_3_0))(ADCwordxDI(d_9_0))))(_target(4))(_sensitivity(3(d_9_0))(39(d_3_0))))))
			(line__112(_architecture 7 0 112 (_assignment (_simple)(_target(39))(_sensitivity(42)(44)(57)))))
			(line__113(_architecture 8 0 113 (_assignment (_simple)(_alias((ADCstbyxEO)(_string \"0"\)))(_target(5)))))
			(line__114(_architecture 9 0 114 (_assignment (_simple)(_alias((ADCoexEBO)(_string \"0"\)))(_target(6)))))
			(line__116(_architecture 10 0 116 (_assignment (_simple)(_alias((CDVSTestColMode0xSO)(ColModexD(0))))(_target(23))(_sensitivity(58(0))))))
			(line__117(_architecture 11 0 117 (_assignment (_simple)(_target(24))(_sensitivity(17)(18)(58(1))))))
			(line__121(_architecture 12 0 121 (_assignment (_simple)(_alias((ADCStateOutputLEDxSO)(TestPixelxEI)))(_target(26))(_sensitivity(17)))))
			(line__123(_architecture 13 0 123 (_assignment (_simple)(_target(50))(_sensitivity(15)))))
			(line__124(_architecture 14 0 124 (_assignment (_simple)(_target(49))(_sensitivity(11)))))
			(line__126(_architecture 15 0 126 (_assignment (_simple)(_target(25))(_sensitivity(59)))))
			(p_col(_architecture 16 0 129 (_process (_simple)(_target(29)(37)(38)(41)(46)(53)(55)(57)(58)(59))(_sensitivity(10)(11)(12)(13)(14)(17)(28)(42)(45)(49)(50)(54)(56)))))
			(p_row(_architecture 17 0 328 (_process (_simple)(_target(8)(31)(32)(35)(36)(43)(48)(51)(56))(_sensitivity(12)(13)(28)(30)(47)(52)(55)(57))(_read(44)))))
			(p_memoryzing(_architecture 18 0 409 (_process (_target(28)(30)(42)(44)(45)(47)(52)(54))(_sensitivity(27)(34)(29)(31)(41)(43)(46)(48)(51)(53))(_dssslsensitivity 2))))
			(p_clock_chip(_architecture 19 0 446 (_process (_target(20)(22))(_sensitivity(27)(33)(36)(38))(_dssslsensitivity 2))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_static
		(33686018 33686018 770 )
		(514 )
		(771 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 514 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 2 )
		(515 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 514 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 2 )
		(770 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 )
		(33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 514 )
		(33686018 33686018 )
	)
	(_model . Behavioral 20 -1
	)
)
I 000051 55 2368          1374162681352 Behavioral
(_unit VHDL (wordregister 0 30 (behavioral 0 41 ))
	(_version v63)
	(_time 1374162681353 2013.07.18 17:51:21)
	(_source (\./../../sourcecode/wordRegister.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code d9d8888b868f8fcfdedccb838d)
	(_entity
		(_time 1372368066647)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_generic (_internal width ~extSTD.STANDARD.NATURAL 0 32 \14\ (_entity ((i 14)))))
		(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in )(_event))))
		(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal WriteEnablexEI ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{width-1~downto~0}~12 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
		(_port (_internal DataInxDI ~STD_LOGIC_VECTOR{width-1~downto~0}~12 0 37 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{width-1~downto~0}~122 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal DataOutxDO ~STD_LOGIC_VECTOR{width-1~downto~0}~122 0 38 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{width-1~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_signal (_internal StatexDP ~STD_LOGIC_VECTOR{width-1~downto~0}~13 0 44 (_architecture (_uni ))))
		(_signal (_internal StatexDN ~STD_LOGIC_VECTOR{width-1~downto~0}~13 0 44 (_architecture (_uni ))))
		(_process
			(p_memless(_architecture 0 0 49 (_process (_simple)(_target(6)(4))(_sensitivity(5)(2)(3)))))
			(p_memorizing(_architecture 1 0 61 (_process (_target(5))(_sensitivity(0)(1)(6))(_dssslsensitivity 2))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . Behavioral 5 -1
	)
)
I 000050 55 19399         1374162681433 Structure
(_unit VHDL (aerfifo 0 14 (structure 0 30 ))
	(_version v63)
	(_time 1374162681434 2013.07.18 17:51:21)
	(_source (\./../../sourcecode/AERfifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(machxo(components)))
	(_code 373636323561612162642e6d60)
	(_entity
		(_time 1372368066962)
		(_use (std(standard))(ieee(std_logic_1164))(machxo(components)))
	)
	(_component
		(fifo8ka
			(_object
				(_generic (_internal FULLPOINTER1 ~STD_LOGIC_VECTOR{13~downto~0}~13 0 47 (_entity -1 )))
				(_generic (_internal FULLPOINTER ~STD_LOGIC_VECTOR{13~downto~0}~132 0 48 (_entity -1 )))
				(_generic (_internal AFPOINTER1 ~STD_LOGIC_VECTOR{13~downto~0}~134 0 49 (_entity -1 )))
				(_generic (_internal AEPOINTER1 ~STD_LOGIC_VECTOR{13~downto~0}~136 0 50 (_entity -1 )))
				(_generic (_internal AFPOINTER ~STD_LOGIC_VECTOR{13~downto~0}~138 0 51 (_entity -1 )))
				(_generic (_internal AEPOINTER ~STD_LOGIC_VECTOR{13~downto~0}~1310 0 52 (_entity -1 )))
				(_generic (_internal CSDECODE_R ~STD_LOGIC_VECTOR{1~downto~0}~13 0 53 (_entity -1 )))
				(_generic (_internal CSDECODE_W ~STD_LOGIC_VECTOR{1~downto~0}~1312 0 54 (_entity -1 )))
				(_generic (_internal RESETMODE ~STRING~13 0 55 (_entity -1 )))
				(_generic (_internal REGMODE ~STRING~1313 0 55 (_entity -1 )))
				(_generic (_internal DATA_WIDTH_R ~extSTD.STANDARD.INTEGER 0 56 (_entity -1 )))
				(_generic (_internal DATA_WIDTH_W ~extSTD.STANDARD.INTEGER 0 56 (_entity -1 )))
				(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 58 (_entity (_in ))))
				(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 58 (_entity (_in ))))
				(_port (_internal DI2 ~extieee.std_logic_1164.STD_LOGIC 0 58 (_entity (_in ))))
				(_port (_internal DI3 ~extieee.std_logic_1164.STD_LOGIC 0 59 (_entity (_in ))))
				(_port (_internal DI4 ~extieee.std_logic_1164.STD_LOGIC 0 59 (_entity (_in ))))
				(_port (_internal DI5 ~extieee.std_logic_1164.STD_LOGIC 0 59 (_entity (_in ))))
				(_port (_internal DI6 ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_in ))))
				(_port (_internal DI7 ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_in ))))
				(_port (_internal DI8 ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_in ))))
				(_port (_internal DI9 ~extieee.std_logic_1164.STD_LOGIC 0 61 (_entity (_in ))))
				(_port (_internal DI10 ~extieee.std_logic_1164.STD_LOGIC 0 61 (_entity (_in ))))
				(_port (_internal DI11 ~extieee.std_logic_1164.STD_LOGIC 0 61 (_entity (_in ))))
				(_port (_internal DI12 ~extieee.std_logic_1164.STD_LOGIC 0 62 (_entity (_in ))))
				(_port (_internal DI13 ~extieee.std_logic_1164.STD_LOGIC 0 62 (_entity (_in ))))
				(_port (_internal DI14 ~extieee.std_logic_1164.STD_LOGIC 0 63 (_entity (_in ))))
				(_port (_internal DI15 ~extieee.std_logic_1164.STD_LOGIC 0 63 (_entity (_in ))))
				(_port (_internal DI16 ~extieee.std_logic_1164.STD_LOGIC 0 64 (_entity (_in ))))
				(_port (_internal DI17 ~extieee.std_logic_1164.STD_LOGIC 0 64 (_entity (_in ))))
				(_port (_internal DI18 ~extieee.std_logic_1164.STD_LOGIC 0 65 (_entity (_in ))))
				(_port (_internal DI19 ~extieee.std_logic_1164.STD_LOGIC 0 65 (_entity (_in ))))
				(_port (_internal DI20 ~extieee.std_logic_1164.STD_LOGIC 0 66 (_entity (_in ))))
				(_port (_internal DI21 ~extieee.std_logic_1164.STD_LOGIC 0 66 (_entity (_in ))))
				(_port (_internal DI22 ~extieee.std_logic_1164.STD_LOGIC 0 67 (_entity (_in ))))
				(_port (_internal DI23 ~extieee.std_logic_1164.STD_LOGIC 0 67 (_entity (_in ))))
				(_port (_internal DI24 ~extieee.std_logic_1164.STD_LOGIC 0 68 (_entity (_in ))))
				(_port (_internal DI25 ~extieee.std_logic_1164.STD_LOGIC 0 68 (_entity (_in ))))
				(_port (_internal DI26 ~extieee.std_logic_1164.STD_LOGIC 0 69 (_entity (_in ))))
				(_port (_internal DI27 ~extieee.std_logic_1164.STD_LOGIC 0 69 (_entity (_in ))))
				(_port (_internal DI28 ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_in ))))
				(_port (_internal DI29 ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_in ))))
				(_port (_internal DI30 ~extieee.std_logic_1164.STD_LOGIC 0 71 (_entity (_in ))))
				(_port (_internal DI31 ~extieee.std_logic_1164.STD_LOGIC 0 71 (_entity (_in ))))
				(_port (_internal DI32 ~extieee.std_logic_1164.STD_LOGIC 0 72 (_entity (_in ))))
				(_port (_internal DI33 ~extieee.std_logic_1164.STD_LOGIC 0 72 (_entity (_in ))))
				(_port (_internal DI34 ~extieee.std_logic_1164.STD_LOGIC 0 73 (_entity (_in ))))
				(_port (_internal DI35 ~extieee.std_logic_1164.STD_LOGIC 0 73 (_entity (_in ))))
				(_port (_internal FULLI ~extieee.std_logic_1164.STD_LOGIC 0 74 (_entity (_in ))))
				(_port (_internal CSW0 ~extieee.std_logic_1164.STD_LOGIC 0 74 (_entity (_in ))))
				(_port (_internal CSW1 ~extieee.std_logic_1164.STD_LOGIC 0 75 (_entity (_in ))))
				(_port (_internal EMPTYI ~extieee.std_logic_1164.STD_LOGIC 0 75 (_entity (_in ))))
				(_port (_internal CSR0 ~extieee.std_logic_1164.STD_LOGIC 0 76 (_entity (_in ))))
				(_port (_internal CSR1 ~extieee.std_logic_1164.STD_LOGIC 0 76 (_entity (_in ))))
				(_port (_internal WE ~extieee.std_logic_1164.STD_LOGIC 0 76 (_entity (_in ))))
				(_port (_internal RE ~extieee.std_logic_1164.STD_LOGIC 0 77 (_entity (_in ))))
				(_port (_internal CLKW ~extieee.std_logic_1164.STD_LOGIC 0 77 (_entity (_in ))))
				(_port (_internal CLKR ~extieee.std_logic_1164.STD_LOGIC 0 77 (_entity (_in ))))
				(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 78 (_entity (_in ))))
				(_port (_internal RPRST ~extieee.std_logic_1164.STD_LOGIC 0 78 (_entity (_in ))))
				(_port (_internal DO0 ~extieee.std_logic_1164.STD_LOGIC 0 79 (_entity (_out ))))
				(_port (_internal DO1 ~extieee.std_logic_1164.STD_LOGIC 0 79 (_entity (_out ))))
				(_port (_internal DO2 ~extieee.std_logic_1164.STD_LOGIC 0 80 (_entity (_out ))))
				(_port (_internal DO3 ~extieee.std_logic_1164.STD_LOGIC 0 80 (_entity (_out ))))
				(_port (_internal DO4 ~extieee.std_logic_1164.STD_LOGIC 0 81 (_entity (_out ))))
				(_port (_internal DO5 ~extieee.std_logic_1164.STD_LOGIC 0 81 (_entity (_out ))))
				(_port (_internal DO6 ~extieee.std_logic_1164.STD_LOGIC 0 82 (_entity (_out ))))
				(_port (_internal DO7 ~extieee.std_logic_1164.STD_LOGIC 0 82 (_entity (_out ))))
				(_port (_internal DO8 ~extieee.std_logic_1164.STD_LOGIC 0 83 (_entity (_out ))))
				(_port (_internal DO9 ~extieee.std_logic_1164.STD_LOGIC 0 83 (_entity (_out ))))
				(_port (_internal DO10 ~extieee.std_logic_1164.STD_LOGIC 0 84 (_entity (_out ))))
				(_port (_internal DO11 ~extieee.std_logic_1164.STD_LOGIC 0 84 (_entity (_out ))))
				(_port (_internal DO12 ~extieee.std_logic_1164.STD_LOGIC 0 85 (_entity (_out ))))
				(_port (_internal DO13 ~extieee.std_logic_1164.STD_LOGIC 0 85 (_entity (_out ))))
				(_port (_internal DO14 ~extieee.std_logic_1164.STD_LOGIC 0 86 (_entity (_out ))))
				(_port (_internal DO15 ~extieee.std_logic_1164.STD_LOGIC 0 86 (_entity (_out ))))
				(_port (_internal DO16 ~extieee.std_logic_1164.STD_LOGIC 0 87 (_entity (_out ))))
				(_port (_internal DO17 ~extieee.std_logic_1164.STD_LOGIC 0 87 (_entity (_out ))))
				(_port (_internal DO18 ~extieee.std_logic_1164.STD_LOGIC 0 88 (_entity (_out ))))
				(_port (_internal DO19 ~extieee.std_logic_1164.STD_LOGIC 0 88 (_entity (_out ))))
				(_port (_internal DO20 ~extieee.std_logic_1164.STD_LOGIC 0 89 (_entity (_out ))))
				(_port (_internal DO21 ~extieee.std_logic_1164.STD_LOGIC 0 89 (_entity (_out ))))
				(_port (_internal DO22 ~extieee.std_logic_1164.STD_LOGIC 0 90 (_entity (_out ))))
				(_port (_internal DO23 ~extieee.std_logic_1164.STD_LOGIC 0 90 (_entity (_out ))))
				(_port (_internal DO24 ~extieee.std_logic_1164.STD_LOGIC 0 91 (_entity (_out ))))
				(_port (_internal DO25 ~extieee.std_logic_1164.STD_LOGIC 0 91 (_entity (_out ))))
				(_port (_internal DO26 ~extieee.std_logic_1164.STD_LOGIC 0 92 (_entity (_out ))))
				(_port (_internal DO27 ~extieee.std_logic_1164.STD_LOGIC 0 92 (_entity (_out ))))
				(_port (_internal DO28 ~extieee.std_logic_1164.STD_LOGIC 0 93 (_entity (_out ))))
				(_port (_internal DO29 ~extieee.std_logic_1164.STD_LOGIC 0 93 (_entity (_out ))))
				(_port (_internal DO30 ~extieee.std_logic_1164.STD_LOGIC 0 94 (_entity (_out ))))
				(_port (_internal DO31 ~extieee.std_logic_1164.STD_LOGIC 0 94 (_entity (_out ))))
				(_port (_internal DO32 ~extieee.std_logic_1164.STD_LOGIC 0 95 (_entity (_out ))))
				(_port (_internal DO33 ~extieee.std_logic_1164.STD_LOGIC 0 95 (_entity (_out ))))
				(_port (_internal DO34 ~extieee.std_logic_1164.STD_LOGIC 0 96 (_entity (_out ))))
				(_port (_internal DO35 ~extieee.std_logic_1164.STD_LOGIC 0 96 (_entity (_out ))))
				(_port (_internal EF ~extieee.std_logic_1164.STD_LOGIC 0 97 (_entity (_out ))))
				(_port (_internal AEF ~extieee.std_logic_1164.STD_LOGIC 0 97 (_entity (_out ))))
				(_port (_internal AFF ~extieee.std_logic_1164.STD_LOGIC 0 97 (_entity (_out ))))
				(_port (_internal FF ~extieee.std_logic_1164.STD_LOGIC 0 98 (_entity (_out ))))
			)
		)
		(vhi
			(_object
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_out ))))
			)
		)
		(vlo
			(_object
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_out ))))
			)
		)
	)
	(_instantiation AERfifo_0_1 0 140 (_component fifo8ka )
		(_generic
			((FULLPOINTER1)(_string \"01111111110001"\))
			((FULLPOINTER)(_string \"01111111111001"\))
			((AFPOINTER1)(_string \"00011111010001"\))
			((AEPOINTER1)(_string \"00000001011111"\))
			((AFPOINTER)(_string \"00011111011001"\))
			((AEPOINTER)(_string \"00000001010111"\))
			((CSDECODE_R)(_string \"11"\))
			((CSDECODE_W)(_string \"11"\))
			((RESETMODE)(_string \"ASYNC"\))
			((REGMODE)(_string \"NOREG"\))
			((DATA_WIDTH_R)((i 9)))
			((DATA_WIDTH_W)((i 9)))
		)
		(_port
			((DI0)(Data(0)))
			((DI1)(Data(1)))
			((DI2)(Data(2)))
			((DI3)(Data(3)))
			((DI4)(Data(4)))
			((DI5)(Data(5)))
			((DI6)(Data(6)))
			((DI7)(Data(7)))
			((DI8)(Data(8)))
			((DI9)(scuba_vlo))
			((DI10)(scuba_vlo))
			((DI11)(scuba_vlo))
			((DI12)(scuba_vlo))
			((DI13)(scuba_vlo))
			((DI14)(scuba_vlo))
			((DI15)(scuba_vlo))
			((DI16)(scuba_vlo))
			((DI17)(scuba_vlo))
			((DI18)(scuba_vlo))
			((DI19)(scuba_vlo))
			((DI20)(scuba_vlo))
			((DI21)(scuba_vlo))
			((DI22)(scuba_vlo))
			((DI23)(scuba_vlo))
			((DI24)(scuba_vlo))
			((DI25)(scuba_vlo))
			((DI26)(scuba_vlo))
			((DI27)(scuba_vlo))
			((DI28)(scuba_vlo))
			((DI29)(scuba_vlo))
			((DI30)(scuba_vlo))
			((DI31)(scuba_vlo))
			((DI32)(scuba_vlo))
			((DI33)(scuba_vlo))
			((DI34)(scuba_vlo))
			((DI35)(scuba_vlo))
			((FULLI)(Full_int))
			((CSW0)(scuba_vhi))
			((CSW1)(scuba_vhi))
			((EMPTYI)(Empty_int))
			((CSR0)(scuba_vhi))
			((CSR1)(scuba_vhi))
			((WE)(WrEn))
			((RE)(RdEn))
			((CLKW)(WrClock))
			((CLKR)(RdClock))
			((RST)(Reset))
			((RPRST)(RPReset))
			((DO0)(Q(0)))
			((DO1)(Q(1)))
			((DO2)(Q(2)))
			((DO3)(Q(3)))
			((DO4)(Q(4)))
			((DO5)(Q(5)))
			((DO6)(Q(6)))
			((DO7)(Q(7)))
			((DO8)(Q(8)))
			((DO9)(_open))
			((DO10)(_open))
			((DO11)(_open))
			((DO12)(_open))
			((DO13)(_open))
			((DO14)(_open))
			((DO15)(_open))
			((DO16)(_open))
			((DO17)(_open))
			((DO18)(_open))
			((DO19)(_open))
			((DO20)(_open))
			((DO21)(_open))
			((DO22)(_open))
			((DO23)(_open))
			((DO24)(_open))
			((DO25)(_open))
			((DO26)(_open))
			((DO27)(_open))
			((DO28)(_open))
			((DO29)(_open))
			((DO30)(_open))
			((DO31)(_open))
			((DO32)(_open))
			((DO33)(_open))
			((DO34)(_open))
			((DO35)(_open))
			((EF)(Empty_int))
			((AEF)(AlmostEmpty))
			((AFF)(AlmostFull))
			((FF)(Full_int))
		)
		(_use (_entity machxo fifo8ka)
			(_generic
				((DATA_WIDTH_W)((i 9)))
				((DATA_WIDTH_R)((i 9)))
				((REGMODE)(_string \"NOREG"\))
				((RESETMODE)(_string \"ASYNC"\))
				((CSDECODE_W)(_string \"11"\))
				((CSDECODE_R)(_string \"11"\))
				((AEPOINTER)(_string \"00000001010111"\))
				((AEPOINTER1)(_string \"00000001011111"\))
				((AFPOINTER)(_string \"00011111011001"\))
				((AFPOINTER1)(_string \"00011111010001"\))
				((FULLPOINTER)(_string \"01111111111001"\))
				((FULLPOINTER1)(_string \"01111111110001"\))
			)
		)
	)
	(_instantiation scuba_vhi_inst 0 173 (_component vhi )
		(_port
			((Z)(scuba_vhi))
		)
		(_use (_entity machxo vhi)
		)
	)
	(_instantiation scuba_vlo_inst 0 176 (_component vlo )
		(_port
			((Z)(scuba_vlo))
		)
		(_use (_entity machxo vlo)
		)
	)
	(_instantiation AERfifo_1_0 0 179 (_component fifo8ka )
		(_generic
			((FULLPOINTER1)(_string \"00000000000000"\))
			((FULLPOINTER)(_string \"11111111111111"\))
			((AFPOINTER1)(_string \"00000000000000"\))
			((AEPOINTER1)(_string \"00000000000000"\))
			((AFPOINTER)(_string \"11111111111111"\))
			((AEPOINTER)(_string \"11111111111111"\))
			((CSDECODE_R)(_string \"11"\))
			((CSDECODE_W)(_string \"11"\))
			((RESETMODE)(_string \"ASYNC"\))
			((REGMODE)(_string \"NOREG"\))
			((DATA_WIDTH_R)((i 9)))
			((DATA_WIDTH_W)((i 9)))
		)
		(_port
			((DI0)(Data(9)))
			((DI1)(Data(10)))
			((DI2)(Data(11)))
			((DI3)(Data(12)))
			((DI4)(Data(13)))
			((DI5)(Data(14)))
			((DI6)(Data(15)))
			((DI7)(scuba_vlo))
			((DI8)(scuba_vlo))
			((DI9)(scuba_vlo))
			((DI10)(scuba_vlo))
			((DI11)(scuba_vlo))
			((DI12)(scuba_vlo))
			((DI13)(scuba_vlo))
			((DI14)(scuba_vlo))
			((DI15)(scuba_vlo))
			((DI16)(scuba_vlo))
			((DI17)(scuba_vlo))
			((DI18)(scuba_vlo))
			((DI19)(scuba_vlo))
			((DI20)(scuba_vlo))
			((DI21)(scuba_vlo))
			((DI22)(scuba_vlo))
			((DI23)(scuba_vlo))
			((DI24)(scuba_vlo))
			((DI25)(scuba_vlo))
			((DI26)(scuba_vlo))
			((DI27)(scuba_vlo))
			((DI28)(scuba_vlo))
			((DI29)(scuba_vlo))
			((DI30)(scuba_vlo))
			((DI31)(scuba_vlo))
			((DI32)(scuba_vlo))
			((DI33)(scuba_vlo))
			((DI34)(scuba_vlo))
			((DI35)(scuba_vlo))
			((FULLI)(Full_int))
			((CSW0)(scuba_vhi))
			((CSW1)(scuba_vhi))
			((EMPTYI)(Empty_int))
			((CSR0)(scuba_vhi))
			((CSR1)(scuba_vhi))
			((WE)(WrEn))
			((RE)(RdEn))
			((CLKW)(WrClock))
			((CLKR)(RdClock))
			((RST)(Reset))
			((RPRST)(RPReset))
			((DO0)(Q(9)))
			((DO1)(Q(10)))
			((DO2)(Q(11)))
			((DO3)(Q(12)))
			((DO4)(Q(13)))
			((DO5)(Q(14)))
			((DO6)(Q(15)))
			((DO7)(_open))
			((DO8)(_open))
			((DO9)(_open))
			((DO10)(_open))
			((DO11)(_open))
			((DO12)(_open))
			((DO13)(_open))
			((DO14)(_open))
			((DO15)(_open))
			((DO16)(_open))
			((DO17)(_open))
			((DO18)(_open))
			((DO19)(_open))
			((DO20)(_open))
			((DO21)(_open))
			((DO22)(_open))
			((DO23)(_open))
			((DO24)(_open))
			((DO25)(_open))
			((DO26)(_open))
			((DO27)(_open))
			((DO28)(_open))
			((DO29)(_open))
			((DO30)(_open))
			((DO31)(_open))
			((DO32)(_open))
			((DO33)(_open))
			((DO34)(_open))
			((DO35)(_open))
			((EF)(_open))
			((AEF)(_open))
			((AFF)(_open))
			((FF)(_open))
		)
		(_use (_entity machxo fifo8ka)
			(_generic
				((DATA_WIDTH_W)((i 9)))
				((DATA_WIDTH_R)((i 9)))
				((REGMODE)(_string \"NOREG"\))
				((RESETMODE)(_string \"ASYNC"\))
				((CSDECODE_W)(_string \"11"\))
				((CSDECODE_R)(_string \"11"\))
				((AEPOINTER)(_string \"11111111111111"\))
				((AEPOINTER1)(_string \"00000000000000"\))
				((AFPOINTER)(_string \"11111111111111"\))
				((AFPOINTER1)(_string \"00000000000000"\))
				((FULLPOINTER)(_string \"11111111111111"\))
				((FULLPOINTER1)(_string \"00000000000000"\))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal Data ~STD_LOGIC_VECTOR{15~downto~0}~12 0 16 (_entity (_in ))))
		(_port (_internal WrClock ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
		(_port (_internal RdClock ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
		(_port (_internal WrEn ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_in ))))
		(_port (_internal RdEn ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_in ))))
		(_port (_internal Reset ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_in ))))
		(_port (_internal RPReset ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal Q ~STD_LOGIC_VECTOR{15~downto~0}~122 0 23 (_entity (_out ))))
		(_port (_internal Empty ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_out ))))
		(_port (_internal Full ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_out ))))
		(_port (_internal AlmostEmpty ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_out ))))
		(_port (_internal AlmostFull ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_out ))))
		(_signal (_internal scuba_vhi ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_signal (_internal Empty_int ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal Full_int ~extieee.std_logic_1164.STD_LOGIC 0 35 (_architecture (_uni ))))
		(_signal (_internal scuba_vlo ~extieee.std_logic_1164.STD_LOGIC 0 36 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~13 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~132 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~134 0 49 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~136 0 50 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~138 0 51 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~1310 0 52 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 53 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1312 0 54 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_type (_internal ~STRING~13 0 55 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_type (_internal ~STRING~1313 0 55 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_process
			(line__211(_architecture 0 0 211 (_assignment (_simple)(_alias((Empty)(Empty_int)))(_target(8))(_sensitivity(13)))))
			(line__212(_architecture 1 0 212 (_assignment (_simple)(_alias((Full)(Full_int)))(_target(9))(_sensitivity(14)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_model . Structure 2 -1
	)
)
I 000033 55 1433 0 structure_con
(_configuration VHDL (structure_con 0 217 (AERfifo))
	(_version v63)
	(_time 1374162681443 2013.07.18 17:51:21)
	(_source (\./../../sourcecode/AERfifo.vhd\))
	(_use (std(standard))(machxo(components))(ieee(std_logic_1164)))
	(_code 37373433346161203239246c62)
	(_architecture Structure
		(_instantiation AERfifo_0_1
			(_entity machxo fifo8ka V
				(_generic
					((DATA_WIDTH_W)(_code 0))
					((DATA_WIDTH_R)(_code 1))
					((REGMODE)(_code 2))
					((RESETMODE)(_code 3))
					((CSDECODE_W)(_code 4))
					((CSDECODE_R)(_code 5))
					((AEPOINTER)(_code 6))
					((AEPOINTER1)(_code 7))
					((AFPOINTER)(_code 8))
					((AFPOINTER1)(_code 9))
					((FULLPOINTER)(_code 10))
					((FULLPOINTER1)(_code 11))
				)
			)
		)
		(_instantiation scuba_vhi_inst
			(_entity machxo vhi V
			)
		)
		(_instantiation scuba_vlo_inst
			(_entity machxo vlo V
			)
		)
		(_instantiation AERfifo_1_0
			(_entity machxo fifo8ka V
				(_generic
					((DATA_WIDTH_W)(_code 12))
					((DATA_WIDTH_R)(_code 13))
					((REGMODE)(_code 14))
					((RESETMODE)(_code 15))
					((CSDECODE_W)(_code 16))
					((CSDECODE_R)(_code 17))
					((AEPOINTER)(_code 18))
					((AEPOINTER1)(_code 19))
					((AFPOINTER)(_code 20))
					((AFPOINTER1)(_code 21))
					((FULLPOINTER)(_code 22))
					((FULLPOINTER1)(_code 23))
				)
			)
		)
		(_model . Structure_CON__AERfifo__Structure__code__0 24 -1
		)
	)
)
I 000050 55 5069          1374162681519 Structure
(_unit VHDL (clockgen 0 14 (structure 0 24 ))
	(_version v63)
	(_time 1374162681520 2013.07.18 17:51:21)
	(_source (\./../../sourcecode/clockgen.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(machxo(components)))
	(_code 8584868bd3d28793838bc7dfd3)
	(_entity
		(_time 1372368067259)
		(_use (std(standard))(ieee(std_logic_1164))(machxo(components)))
	)
	(_component
		(vlo
			(_object
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
			)
		)
		(ehxpllc
			(_object
				(_generic (_internal DUTY ~extSTD.STANDARD.INTEGER 0 36 (_entity -1 )))
				(_generic (_internal PHASEADJ ~extSTD.STANDARD.INTEGER 0 36 (_entity -1 )))
				(_generic (_internal DELAY_CNTL ~STRING~13 0 37 (_entity -1 )))
				(_generic (_internal CLKOK_DIV ~extSTD.STANDARD.INTEGER 0 37 (_entity -1 )))
				(_generic (_internal FDEL ~extSTD.STANDARD.INTEGER 0 38 (_entity -1 )))
				(_generic (_internal CLKFB_DIV ~extSTD.STANDARD.INTEGER 0 38 (_entity -1 )))
				(_generic (_internal CLKOP_DIV ~extSTD.STANDARD.INTEGER 0 39 (_entity -1 )))
				(_generic (_internal CLKI_DIV ~extSTD.STANDARD.INTEGER 0 39 (_entity -1 )))
				(_port (_internal CLKI ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ))))
				(_port (_internal CLKFB ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ))))
				(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ))))
				(_port (_internal DDAMODE ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_in ))))
				(_port (_internal DDAIZR ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_in ))))
				(_port (_internal DDAILAG ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_in ))))
				(_port (_internal DDAIDEL0 ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ))))
				(_port (_internal DDAIDEL1 ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ))))
				(_port (_internal DDAIDEL2 ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ))))
				(_port (_internal CLKOP ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_out ))))
				(_port (_internal CLKOS ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_out ))))
				(_port (_internal CLKOK ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_out ))))
				(_port (_internal CLKINTFB ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_out ))))
				(_port (_internal LOCK ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_out ))))
			)
		)
	)
	(_instantiation scuba_vlo_inst 0 79 (_component vlo )
		(_port
			((Z)(scuba_vlo))
		)
		(_use (_entity machxo vlo)
		)
	)
	(_instantiation PLLCInst_0 0 82 (_component ehxpllc )
		(_generic
			((DUTY)((i 4)))
			((PHASEADJ)((i 0)))
			((DELAY_CNTL)(_string \"STATIC"\))
			((CLKOK_DIV)((i 2)))
			((FDEL)((i 0)))
			((CLKFB_DIV)((i 3)))
			((CLKOP_DIV)((i 8)))
			((CLKI_DIV)((i 1)))
		)
		(_port
			((CLKI)(CLK))
			((CLKFB)(CLKOP_t))
			((RST)(RESET))
			((DDAMODE)(scuba_vlo))
			((DDAIZR)(scuba_vlo))
			((DDAILAG)(scuba_vlo))
			((DDAIDEL0)(scuba_vlo))
			((DDAIDEL1)(scuba_vlo))
			((DDAIDEL2)(scuba_vlo))
			((CLKOP)(CLKOP_t))
			((CLKOS)(_open))
			((CLKOK)(_open))
			((CLKINTFB)(_open))
			((LOCK)(LOCK))
		)
		(_use (_entity machxo ehxpllc)
			(_generic
				((CLKI_DIV)((i 1)))
				((CLKFB_DIV)((i 3)))
				((CLKOP_DIV)((i 8)))
				((CLKOK_DIV)((i 2)))
				((PHASEADJ)((i 0)))
				((FDEL)((i 0)))
				((DUTY)((i 4)))
				((DELAY_CNTL)(_string \"STATIC"\))
			)
			(_port
				((clki)(CLKI))
				((clkfb)(CLKFB))
				((rst)(RST))
				((ddamode)(DDAMODE))
				((ddaizr)(DDAIZR))
				((ddailag)(DDAILAG))
				((ddaidel0)(DDAIDEL0))
				((ddaidel1)(DDAIDEL1))
				((ddaidel2)(DDAIDEL2))
				((clkos)(CLKOS))
				((clkop)(CLKOP))
				((clkok)(CLKOK))
				((lock)(LOCK))
				((clkintfb)(CLKINTFB))
			)
		)
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
		(_port (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
		(_port (_internal CLKOP ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_out ))))
		(_port (_internal LOCK ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_out ))))
		(_signal (_internal scuba_vlo ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ))))
		(_signal (_internal CLKOP_t ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_type (_internal ~STRING~13 0 37 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_process
			(line__94(_architecture 0 0 94 (_assignment (_simple)(_alias((CLKOP)(CLKOP_t)))(_target(2))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
	)
	(_model . Structure 1 -1
	)
)
I 000033 55 1120 0 structure_con
(_configuration VHDL (structure_con 0 99 (clockgen))
	(_version v63)
	(_time 1374162681527 2013.07.18 17:51:21)
	(_source (\./../../sourcecode/clockgen.vhd\))
	(_use (std(standard))(machxo(components))(ieee(std_logic_1164)))
	(_code 9494979a94c2c283919587cfc1)
	(_architecture Structure
		(_instantiation scuba_vlo_inst
			(_entity machxo vlo V
			)
		)
		(_instantiation PLLCInst_0
			(_entity machxo ehxpllc V
				(_generic
					((CLKI_DIV)(_code 0))
					((CLKFB_DIV)(_code 1))
					((CLKOP_DIV)(_code 2))
					((CLKOK_DIV)(_code 3))
					((PHASEADJ)(_code 4))
					((FDEL)(_code 5))
					((DUTY)(_code 6))
					((DELAY_CNTL)(_code 7))
				)
				(_port
					((clki)(CLKI))
					((clkfb)(CLKFB))
					((rst)(RST))
					((ddamode)(DDAMODE))
					((ddaizr)(DDAIZR))
					((ddailag)(DDAILAG))
					((ddaidel0)(DDAIDEL0))
					((ddaidel1)(DDAIDEL1))
					((ddaidel2)(DDAIDEL2))
					((clkos)(CLKOS))
					((clkop)(CLKOP))
					((clkok)(CLKOK))
					((lock)(LOCK))
					((clkintfb)(CLKINTFB))
				)
			)
		)
		(_model . Structure_CON__clockgen__Structure__code__0 8 -1
		)
	)
)
I 000051 55 1879          1374162681586 Behavioral
(_unit VHDL (earlypakettimer 0 25 (behavioral 0 33 ))
	(_version v63)
	(_time 1374162681587 2013.07.18 17:51:21)
	(_source (\./../../sourcecode/earlyPaketTimer.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code c3c2c696c19595d593c4da9892)
	(_entity
		(_time 1372368067550)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in )(_event))))
		(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in ))))
		(_port (_internal ClearxSI ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal TimerExpiredxSO ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{20~downto~0}~13 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 20)(i 0))))))
		(_signal (_internal CountxDN ~STD_LOGIC_VECTOR{20~downto~0}~13 0 36 (_architecture (_uni ))))
		(_signal (_internal CountxDP ~STD_LOGIC_VECTOR{20~downto~0}~13 0 36 (_architecture (_uni ))))
		(_process
			(p_memless(_architecture 0 0 41 (_process (_simple)(_target(3)(4))(_sensitivity(2)(5)))))
			(p_memoryzing(_architecture 1 0 55 (_process (_target(5))(_sensitivity(0)(1)(4))(_dssslsensitivity 2))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 33686018 2 )
	)
	(_model . Behavioral 2 -1
	)
)
I 000051 55 1665          1374162681641 Behavioral
(_unit VHDL (eventbeforeoverflow 0 30 (behavioral 0 39 ))
	(_version v63)
	(_time 1374162681642 2013.07.18 17:51:21)
	(_source (\./../../sourcecode/EventBeforeOverflow.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 02030605065553145453165851)
	(_entity
		(_time 1372368067881)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in )(_event))))
		(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal OverflowxDI ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal EventxDI ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal EventBeforeOverflowxDO ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
		(_type (_internal state 0 40 (_enum1 stidle stevent stoverflow (_to (i 0)(i 2)))))
		(_signal (_internal StatexDP state 0 42 (_architecture (_uni ))))
		(_signal (_internal StatexDN state 0 42 (_architecture (_uni ))))
		(_process
			(p_memless(_architecture 0 0 47 (_process (_simple)(_target(6)(4))(_sensitivity(5)(2)(3)))))
			(p_memorizing(_architecture 1 0 74 (_process (_target(5))(_sensitivity(0)(1)(6))(_dssslsensitivity 2))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Behavioral 2 -1
	)
)
I 000051 55 1935          1374162681696 Behavioral
(_unit VHDL (eventcounter 0 26 (behavioral 0 35 ))
	(_version v63)
	(_time 1374162681697 2013.07.18 17:51:21)
	(_source (\./../../sourcecode/eventCounter.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 40414443461711561642541a12)
	(_entity
		(_time 1372368068203)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal ClearxSI ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal IncrementxSI ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal OverflowxSO ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{8~downto~0}~13 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_signal (_internal CountxDP ~STD_LOGIC_VECTOR{8~downto~0}~13 0 37 (_architecture (_uni ))))
		(_signal (_internal CountxDN ~STD_LOGIC_VECTOR{8~downto~0}~13 0 37 (_architecture (_uni ))))
		(_process
			(p_memoryless(_architecture 0 0 41 (_process (_simple)(_target(6)(4))(_sensitivity(5)(2)(3)))))
			(p_memoryzing(_architecture 1 0 61 (_process (_target(5))(_sensitivity(0)(1)(6))(_dssslsensitivity 2))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33686018 2 )
		(33686018 33686018 2 )
		(33686018 33686018 2 )
	)
	(_model . Behavioral 2 -1
	)
)
I 000051 55 3232          1374162681751 Behavioral
(_unit VHDL (fifostatemachine 0 25 (behavioral 0 53 ))
	(_version v63)
	(_time 1374162681752 2013.07.18 17:51:21)
	(_source (\./../../sourcecode/fifoStatemachine.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 6f6e686f30383d793e617c343a)
	(_entity
		(_time 1372368068503)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in )(_event))))
		(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in ))))
		(_port (_internal RunxSI ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal FifoTransactionxSO ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
		(_port (_internal FX2FifoInFullxSBI ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal FifoEmptyxSI ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
		(_port (_internal FifoReadxEO ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_out ))))
		(_port (_internal FX2FifoWritexEBO ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_out ))))
		(_port (_internal FX2FifoPktEndxSBO ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal FX2FifoAddressxDO ~STD_LOGIC_VECTOR{1~downto~0}~12 0 42 (_entity (_out ))))
		(_port (_internal IncEventCounterxSO ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_out ))))
		(_port (_internal ResetEventCounterxSO ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_out ))))
		(_port (_internal ResetEarlyPaketTimerxSO ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_out ))))
		(_port (_internal EarlyPaketTimerOverflowxSI ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_in ))))
		(_type (_internal state 0 54 (_enum1 stidle stearlypaket1 stsetupwrite1 stwrite (_to (i 0)(i 3)))))
		(_signal (_internal StatexDP state 0 57 (_architecture (_uni ))))
		(_signal (_internal StatexDN state 0 57 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR~13 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 1))))))
		(_constant (_internal EP2 ~STD_LOGIC_VECTOR~13 0 61 (_architecture (_string \"00"\))))
		(_type (_internal ~STD_LOGIC_VECTOR~131 0 62 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 1))))))
		(_constant (_internal EP6 ~STD_LOGIC_VECTOR~131 0 62 (_architecture (_string \"10"\))))
		(_process
			(p_memless(_architecture 0 0 68 (_process (_simple)(_target(15)(3)(6)(7)(8)(9)(10)(11)(12))(_sensitivity(14)(2)(4)(5)(13)))))
			(p_memoryzing(_architecture 1 0 127 (_process (_target(14))(_sensitivity(0)(1)(15))(_dssslsensitivity 2))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . Behavioral 2 -1
	)
)
I 000051 55 6993          1374162681813 Behavioral
(_unit VHDL (monitorstatemachine 0 25 (behavioral 0 68 ))
	(_version v63)
	(_time 1374162681814 2013.07.18 17:51:21)
	(_source (\./../../sourcecode/monitorStateMachine.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code adacf8faaffaacbba4aba8a8ebf6fe)
	(_entity
		(_time 1372368068804)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in )(_event))))
		(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in ))))
		(_port (_internal AERREQxSBI ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal AERACKxSBO ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
		(_port (_internal XxDI ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal UseLongAckxSI ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal FifoFullxSI ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in ))))
		(_port (_internal FifoWritexEO ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_out ))))
		(_port (_internal TimestampRegWritexEO ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_out ))))
		(_port (_internal AddressRegWritexEO ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal AddressTimestampSelectxSO ~STD_LOGIC_VECTOR{1~downto~0}~12 0 48 (_entity (_out ))))
		(_port (_internal ADCvalueReadyxSI ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_in ))))
		(_port (_internal ReadADCvaluexEO ~extieee.std_logic_1164.STD_LOGIC 0 52 (_entity (_out ))))
		(_port (_internal TimestampOverflowxSI ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_in ))))
		(_port (_internal TriggerxSI ~extieee.std_logic_1164.STD_LOGIC 0 58 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~122 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal AddressMSBxDO ~STD_LOGIC_VECTOR{1~downto~0}~122 0 61 (_entity (_out ))))
		(_port (_internal ResetTimestampxSBI ~extieee.std_logic_1164.STD_LOGIC 0 64 (_entity (_in ))))
		(_type (_internal state 0 69 (_enum1 stidle stwraddress stwrtime stwait stoverflow stresettimestamp stfifofull streqrelease stadc stadctime stwrtriggertime stwrtrigger (_to (i 0)(i 11)))))
		(_signal (_internal AERREQxSB ~extieee.std_logic_1164.STD_LOGIC 0 72 (_architecture (_uni ))))
		(_signal (_internal StatexDP state 0 75 (_architecture (_uni ))))
		(_signal (_internal StatexDN state 0 75 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 76 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal CountxDP ~STD_LOGIC_VECTOR{7~downto~0}~13 0 76 (_architecture (_uni ))))
		(_signal (_internal CountxDN ~STD_LOGIC_VECTOR{7~downto~0}~13 0 76 (_architecture (_uni ))))
		(_signal (_internal TriggerxDP ~extieee.std_logic_1164.STD_LOGIC 0 77 (_architecture (_uni ))))
		(_signal (_internal TriggerxDN ~extieee.std_logic_1164.STD_LOGIC 0 77 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 80 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal TimestampOverflowxDN ~STD_LOGIC_VECTOR{15~downto~0}~13 0 80 (_architecture (_uni ))))
		(_signal (_internal TimestampOverflowxDP ~STD_LOGIC_VECTOR{15~downto~0}~13 0 80 (_architecture (_uni ))))
		(_signal (_internal TimestampResetxDP ~extieee.std_logic_1164.STD_LOGIC 0 83 (_architecture (_uni ))))
		(_signal (_internal TimestampResetxDN ~extieee.std_logic_1164.STD_LOGIC 0 83 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 86 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal selectADC ~STD_LOGIC_VECTOR{1~downto~0}~13 0 86 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~132 0 87 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal selectaddress ~STD_LOGIC_VECTOR{1~downto~0}~132 0 87 (_architecture (_string \"01"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~134 0 88 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal selecttimestamp ~STD_LOGIC_VECTOR{1~downto~0}~134 0 88 (_architecture (_string \"00"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~136 0 89 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal selecttrigger ~STD_LOGIC_VECTOR{1~downto~0}~136 0 89 (_architecture (_string \"10"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~138 0 91 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal address ~STD_LOGIC_VECTOR{1~downto~0}~138 0 91 (_architecture (_string \"00"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1310 0 92 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal wrap ~STD_LOGIC_VECTOR{1~downto~0}~1310 0 92 (_architecture (_string \"10"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1312 0 93 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal timereset ~STD_LOGIC_VECTOR{1~downto~0}~1312 0 93 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 94 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal timestamp ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 94 (_architecture (_string \"01"\))))
		(_constant (_internal ackExtension ~extSTD.STANDARD.INTEGER 0 96 (_architecture ((i 5)))))
		(_process
			(line__99(_architecture 0 0 99 (_assignment (_simple)(_alias((AERREQxSB)(AERREQxSBI)))(_target(17))(_sensitivity(2)))))
			(p_memless(_architecture 1 0 102 (_process (_simple)(_target(19)(21)(23)(24)(27)(3)(7)(8)(9)(10)(12)(15))(_sensitivity(17)(18)(20)(22)(25)(26)(4)(5)(6)(11)(13)(14)(16)))))
			(p_memoryzing(_architecture 2 0 273 (_process (_target(18)(20)(22)(25)(26))(_sensitivity(0)(1)(19)(21)(23)(24)(27))(_dssslsensitivity 2))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_static
		(33686018 33686018 )
		(33686018 33686018 33686018 33686018 )
		(33686018 33686018 33686018 33686018 )
		(33686018 33686018 )
		(33686018 33686018 )
		(33686018 33686018 )
		(33686018 33686018 33686018 33686018 )
	)
	(_model . Behavioral 3 -1
	)
)
I 000051 55 4397          1374162681877 Behavioral
(_unit VHDL (synchronizerstatemachine 0 19 (behavioral 0 45 ))
	(_version v63)
	(_time 1374162681878 2013.07.18 17:51:21)
	(_source (\./../../sourcecode/synchronizerStateMachine.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code ececeebeb6bbedfababbf4b7bf)
	(_entity
		(_time 1372368069110)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_in )(_event))))
		(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_in ))))
		(_port (_internal RunxSI ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_in ))))
		(_port (_internal ConfigxSI ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
		(_port (_internal SyncInxABI ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal SyncOutxSBO ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_port (_internal TriggerxSO ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
		(_port (_internal HostResetTimestampxSI ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal ResetTimestampxSBO ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_out ))))
		(_port (_internal IncrementCounterxSO ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_out ))))
		(_type (_internal state 0 46 (_enum1 stidle sttriggerinhigh sttriggerinlow stresetslaves strunslave stslavewaitedge (_to (i 0)(i 5)))))
		(_signal (_internal StatexDP state 0 49 (_architecture (_uni ))))
		(_signal (_internal StatexDN state 0 49 (_architecture (_uni ))))
		(_signal (_internal SyncInxSB ~extieee.std_logic_1164.STD_LOGIC 0 52 (_architecture (_uni ))))
		(_signal (_internal SyncInxSBN ~extieee.std_logic_1164.STD_LOGIC 0 52 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~13 0 56 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_signal (_internal DividerxDN ~STD_LOGIC_VECTOR{6~downto~0}~13 0 56 (_architecture (_uni ))))
		(_signal (_internal DividerxDP ~STD_LOGIC_VECTOR{6~downto~0}~13 0 56 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~13 0 57 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_signal (_internal CounterxDN ~STD_LOGIC_VECTOR{13~downto~0}~13 0 57 (_architecture (_uni ))))
		(_signal (_internal CounterxDP ~STD_LOGIC_VECTOR{13~downto~0}~13 0 57 (_architecture (_uni ))))
		(_constant (_internal counterInc ~extSTD.STANDARD.INTEGER 0 63 (_process 0 ((i 89)))))
		(_constant (_internal squareWaveHighTime ~extSTD.STANDARD.INTEGER 0 64 (_process 0 ((i 50)))))
		(_constant (_internal squareWavePeriod ~extSTD.STANDARD.INTEGER 0 65 (_process 0 ((i 100)))))
		(_constant (_internal timeout ~extSTD.STANDARD.INTEGER 0 66 (_process 0 ((i 1000)))))
		(_constant (_internal resetSlavesTime ~extSTD.STANDARD.INTEGER 0 67 (_process 0 ((i 6000)))))
		(_process
			(p_memless(_architecture 0 0 62 (_process (_simple)(_target(11)(14)(16)(5)(6)(8)(9))(_sensitivity(10)(12)(15)(17)(2)(3)(4)(7)))))
			(p_mem(_architecture 1 0 223 (_process (_target(10)(15)(17))(_sensitivity(0)(1)(11)(14)(16))(_dssslsensitivity 2))))
			(synchronizer(_architecture 2 0 240 (_process (_target(12)(13))(_sensitivity(0)(13)(4))(_dssslsensitivity 1))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_static
		(33686018 131586 )
		(33686018 33686018 33686018 514 )
		(33686018 131586 )
		(33686018 33686018 33686018 514 )
		(33686018 131586 )
		(33686018 33686018 33686018 514 )
		(33686018 131586 )
		(33686018 33686018 33686018 514 )
		(33686018 131586 )
		(33686018 33686018 33686018 514 )
		(33686018 131586 )
		(33686018 33686018 33686018 514 )
		(33686018 131586 )
		(33686018 33686018 33686018 514 )
		(33686018 131586 )
		(33686018 33686018 33686018 514 )
		(33686018 131586 )
		(33686018 33686018 33686018 514 )
	)
	(_model . Behavioral 3 -1
	)
)
I 000051 55 2474          1374162681939 Behavioral
(_unit VHDL (timestampcounter 0 25 (behavioral 0 36 ))
	(_version v63)
	(_time 1374162681940 2013.07.18 17:51:21)
	(_source (\./../../sourcecode/timestampCounter.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 2a2a2c2e727d2a3c2c7e39717f)
	(_entity
		(_time 1372368069416)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal IncrementxSI ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal OverflowxSO ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_port (_internal DataxDO ~STD_LOGIC_VECTOR{13~downto~0}~12 0 33 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{14~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 14)(i 0))))))
		(_signal (_internal CountxDP ~STD_LOGIC_VECTOR{14~downto~0}~13 0 38 (_architecture (_uni ))))
		(_signal (_internal CountxDN ~STD_LOGIC_VECTOR{14~downto~0}~13 0 38 (_architecture (_uni ))))
		(_signal (_internal MSbDelayedxDN ~extieee.std_logic_1164.STD_LOGIC 0 40 (_architecture (_uni ))))
		(_signal (_internal MSbDelayedxDP ~extieee.std_logic_1164.STD_LOGIC 0 40 (_architecture (_uni ))))
		(_process
			(line__44(_architecture 0 0 44 (_assignment (_simple)(_alias((DataxDO)(CountxDP(d_13_0))))(_target(4))(_sensitivity(5(d_13_0))))))
			(line__49(_architecture 1 0 49 (_assignment (_simple)(_target(3))(_sensitivity(5(14))(8)))))
			(p_memless(_architecture 2 0 52 (_process (_simple)(_target(6)(7))(_sensitivity(5)(2)))))
			(p_memoryzing(_architecture 3 0 65 (_process (_target(5)(8))(_sensitivity(0)(1)(6)(7))(_dssslsensitivity 2))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33686018 33686018 131586 )
	)
	(_model . Behavioral 4 -1
	)
)
I 000051 55 45678         1374162682243 Structural
(_unit VHDL (usbaer_top_level 0 26 (structural 0 102 ))
	(_version v63)
	(_time 1374162682244 2013.07.18 17:51:22)
	(_source (\./../../sourcecode/USBAER_top_level.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 626264636335347463663666703b65)
	(_entity
		(_time 1372368069749)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(clockgen
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 136 (_entity (_in ))))
				(_port (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 137 (_entity (_in ))))
				(_port (_internal CLKOP ~extieee.std_logic_1164.STD_LOGIC 0 138 (_entity (_out ))))
				(_port (_internal LOCK ~extieee.std_logic_1164.STD_LOGIC 0 139 (_entity (_out ))))
			)
		)
		(shiftRegister
			(_object
				(_generic (_internal width ~extSTD.STANDARD.NATURAL 0 124 (_entity -1 )))
				(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 126 (_entity (_in ))))
				(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 127 (_entity (_in ))))
				(_port (_internal LatchxEI ~extieee.std_logic_1164.STD_LOGIC 0 128 (_entity (_in ))))
				(_port (_internal DxDI ~extieee.std_logic_1164.STD_LOGIC 0 129 (_entity (_in ))))
				(_port (_internal QxDO ~extieee.std_logic_1164.STD_LOGIC 0 130 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{width-1~downto~0}~13 0 131 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 52 )(i 0))))))
				(_port (_internal DataOutxDO ~STD_LOGIC_VECTOR{width-1~downto~0}~13 0 131 (_entity (_out ))))
			)
		)
		(AERfifo
			(_object
				(_port (_internal Data ~STD_LOGIC_VECTOR{15~downto~0}~1320 0 267 (_entity (_in ))))
				(_port (_internal WrClock ~extieee.std_logic_1164.STD_LOGIC 0 268 (_entity (_in ))))
				(_port (_internal RdClock ~extieee.std_logic_1164.STD_LOGIC 0 269 (_entity (_in ))))
				(_port (_internal WrEn ~extieee.std_logic_1164.STD_LOGIC 0 270 (_entity (_in ))))
				(_port (_internal RdEn ~extieee.std_logic_1164.STD_LOGIC 0 271 (_entity (_in ))))
				(_port (_internal Reset ~extieee.std_logic_1164.STD_LOGIC 0 272 (_entity (_in ))))
				(_port (_internal RPReset ~extieee.std_logic_1164.STD_LOGIC 0 273 (_entity (_in ))))
				(_port (_internal Q ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 274 (_entity (_out ))))
				(_port (_internal Empty ~extieee.std_logic_1164.STD_LOGIC 0 275 (_entity (_out ))))
				(_port (_internal Full ~extieee.std_logic_1164.STD_LOGIC 0 276 (_entity (_out ))))
				(_port (_internal AlmostEmpty ~extieee.std_logic_1164.STD_LOGIC 0 277 (_entity (_out ))))
				(_port (_internal AlmostFull ~extieee.std_logic_1164.STD_LOGIC 0 278 (_entity (_out ))))
			)
		)
		(wordRegister
			(_object
				(_generic (_internal width ~extSTD.STANDARD.NATURAL 0 230 (_entity -1 ((i 14)))))
				(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 232 (_entity (_in ))))
				(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 233 (_entity (_in ))))
				(_port (_internal WriteEnablexEI ~extieee.std_logic_1164.STD_LOGIC 0 234 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{width-1~downto~0}~1314 0 235 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 53 )(i 0))))))
				(_port (_internal DataInxDI ~STD_LOGIC_VECTOR{width-1~downto~0}~1314 0 235 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{width-1~downto~0}~1316 0 236 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 54 )(i 0))))))
				(_port (_internal DataOutxDO ~STD_LOGIC_VECTOR{width-1~downto~0}~1316 0 236 (_entity (_out ))))
			)
		)
		(earlyPaketTimer
			(_object
				(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 259 (_entity (_in ))))
				(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 260 (_entity (_in ))))
				(_port (_internal ClearxSI ~extieee.std_logic_1164.STD_LOGIC 0 261 (_entity (_in ))))
				(_port (_internal TimerExpiredxSO ~extieee.std_logic_1164.STD_LOGIC 0 262 (_entity (_out ))))
			)
		)
		(eventCounter
			(_object
				(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 241 (_entity (_in ))))
				(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 242 (_entity (_in ))))
				(_port (_internal ClearxSI ~extieee.std_logic_1164.STD_LOGIC 0 243 (_entity (_in ))))
				(_port (_internal IncrementxSI ~extieee.std_logic_1164.STD_LOGIC 0 244 (_entity (_in ))))
				(_port (_internal OverflowxSO ~extieee.std_logic_1164.STD_LOGIC 0 245 (_entity (_out ))))
			)
		)
		(timestampCounter
			(_object
				(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 250 (_entity (_in ))))
				(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 251 (_entity (_in ))))
				(_port (_internal IncrementxSI ~extieee.std_logic_1164.STD_LOGIC 0 252 (_entity (_in ))))
				(_port (_internal OverflowxSO ~extieee.std_logic_1164.STD_LOGIC 0 253 (_entity (_out ))))
				(_port (_internal DataxDO ~STD_LOGIC_VECTOR{13~downto~0}~1318 0 254 (_entity (_out ))))
			)
		)
		(synchronizerStateMachine
			(_object
				(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 154 (_entity (_in ))))
				(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 155 (_entity (_in ))))
				(_port (_internal RunxSI ~extieee.std_logic_1164.STD_LOGIC 0 156 (_entity (_in ))))
				(_port (_internal ConfigxSI ~extieee.std_logic_1164.STD_LOGIC 0 157 (_entity (_in ))))
				(_port (_internal SyncInxABI ~extieee.std_logic_1164.STD_LOGIC 0 158 (_entity (_in ))))
				(_port (_internal SyncOutxSBO ~extieee.std_logic_1164.STD_LOGIC 0 159 (_entity (_out ))))
				(_port (_internal TriggerxSO ~extieee.std_logic_1164.STD_LOGIC 0 160 (_entity (_out ))))
				(_port (_internal HostResetTimestampxSI ~extieee.std_logic_1164.STD_LOGIC 0 161 (_entity (_in ))))
				(_port (_internal ResetTimestampxSBO ~extieee.std_logic_1164.STD_LOGIC 0 162 (_entity (_out ))))
				(_port (_internal IncrementCounterxSO ~extieee.std_logic_1164.STD_LOGIC 0 163 (_entity (_out ))))
			)
		)
		(fifoStatemachine
			(_object
				(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 106 (_entity (_in ))))
				(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 107 (_entity (_in ))))
				(_port (_internal RunxSI ~extieee.std_logic_1164.STD_LOGIC 0 108 (_entity (_in ))))
				(_port (_internal FifoTransactionxSO ~extieee.std_logic_1164.STD_LOGIC 0 109 (_entity (_out ))))
				(_port (_internal FX2FifoInFullxSBI ~extieee.std_logic_1164.STD_LOGIC 0 110 (_entity (_in ))))
				(_port (_internal FifoEmptyxSI ~extieee.std_logic_1164.STD_LOGIC 0 111 (_entity (_in ))))
				(_port (_internal FifoReadxEO ~extieee.std_logic_1164.STD_LOGIC 0 112 (_entity (_out ))))
				(_port (_internal FX2FifoWritexEBO ~extieee.std_logic_1164.STD_LOGIC 0 113 (_entity (_out ))))
				(_port (_internal FX2FifoPktEndxSBO ~extieee.std_logic_1164.STD_LOGIC 0 114 (_entity (_out ))))
				(_port (_internal FX2FifoAddressxDO ~STD_LOGIC_VECTOR{1~downto~0}~13 0 115 (_entity (_out ))))
				(_port (_internal IncEventCounterxSO ~extieee.std_logic_1164.STD_LOGIC 0 116 (_entity (_out ))))
				(_port (_internal ResetEventCounterxSO ~extieee.std_logic_1164.STD_LOGIC 0 117 (_entity (_out ))))
				(_port (_internal ResetEarlyPaketTimerxSO ~extieee.std_logic_1164.STD_LOGIC 0 118 (_entity (_out ))))
				(_port (_internal EarlyPaketTimerOverflowxSI ~extieee.std_logic_1164.STD_LOGIC 0 119 (_entity (_in ))))
			)
		)
		(monitorStateMachine
			(_object
				(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 168 (_entity (_in ))))
				(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 169 (_entity (_in ))))
				(_port (_internal AERREQxSBI ~extieee.std_logic_1164.STD_LOGIC 0 170 (_entity (_in ))))
				(_port (_internal AERACKxSBO ~extieee.std_logic_1164.STD_LOGIC 0 171 (_entity (_out ))))
				(_port (_internal XxDI ~extieee.std_logic_1164.STD_LOGIC 0 172 (_entity (_in ))))
				(_port (_internal UseLongAckxSI ~extieee.std_logic_1164.STD_LOGIC 0 173 (_entity (_in ))))
				(_port (_internal FifoFullxSI ~extieee.std_logic_1164.STD_LOGIC 0 174 (_entity (_in ))))
				(_port (_internal FifoWritexEO ~extieee.std_logic_1164.STD_LOGIC 0 175 (_entity (_out ))))
				(_port (_internal TimestampRegWritexEO ~extieee.std_logic_1164.STD_LOGIC 0 176 (_entity (_out ))))
				(_port (_internal AddressRegWritexEO ~extieee.std_logic_1164.STD_LOGIC 0 177 (_entity (_out ))))
				(_port (_internal AddressTimestampSelectxSO ~STD_LOGIC_VECTOR{1~downto~0}~132 0 178 (_entity (_out ))))
				(_port (_internal ADCvalueReadyxSI ~extieee.std_logic_1164.STD_LOGIC 0 179 (_entity (_in ))))
				(_port (_internal ReadADCvaluexEO ~extieee.std_logic_1164.STD_LOGIC 0 180 (_entity (_out ))))
				(_port (_internal TimestampOverflowxSI ~extieee.std_logic_1164.STD_LOGIC 0 181 (_entity (_in ))))
				(_port (_internal TriggerxSI ~extieee.std_logic_1164.STD_LOGIC 0 182 (_entity (_in ))))
				(_port (_internal AddressMSBxDO ~STD_LOGIC_VECTOR{1~downto~0}~134 0 183 (_entity (_out ))))
				(_port (_internal ResetTimestampxSBI ~extieee.std_logic_1164.STD_LOGIC 0 184 (_entity (_in ))))
			)
		)
		(ADCStateMachine
			(_object
				(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 190 (_entity (_in ))))
				(_port (_internal ADCclockxCO ~extieee.std_logic_1164.STD_LOGIC 0 191 (_entity (_out ))))
				(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 192 (_entity (_in ))))
				(_port (_internal ADCwordxDI ~STD_LOGIC_VECTOR{9~downto~0}~13 0 193 (_entity (_in ))))
				(_port (_internal ADCoutxDO ~STD_LOGIC_VECTOR{13~downto~0}~13 0 194 (_entity (_out ))))
				(_port (_internal ADCoexEBO ~extieee.std_logic_1164.STD_LOGIC 0 195 (_entity (_out ))))
				(_port (_internal ADCstbyxEO ~extieee.std_logic_1164.STD_LOGIC 0 196 (_entity (_out ))))
				(_port (_internal ADCovrxSI ~extieee.std_logic_1164.STD_LOGIC 0 197 (_entity (_in ))))
				(_port (_internal RegisterWritexEO ~extieee.std_logic_1164.STD_LOGIC 0 198 (_entity (_out ))))
				(_port (_internal SRLatchxEI ~extieee.std_logic_1164.STD_LOGIC 0 199 (_entity (_in ))))
				(_port (_internal RunADCxSI ~extieee.std_logic_1164.STD_LOGIC 0 200 (_entity (_in ))))
				(_port (_internal ExposurexDI ~STD_LOGIC_VECTOR{15~downto~0}~13 0 201 (_entity (_in ))))
				(_port (_internal ColSettlexDI ~STD_LOGIC_VECTOR{15~downto~0}~136 0 202 (_entity (_in ))))
				(_port (_internal RowSettlexDI ~STD_LOGIC_VECTOR{15~downto~0}~138 0 203 (_entity (_in ))))
				(_port (_internal ResSettlexDI ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 204 (_entity (_in ))))
				(_port (_internal FramePeriodxDI ~STD_LOGIC_VECTOR{15~downto~0}~1312 0 205 (_entity (_in ))))
				(_port (_internal SBRet10xEI ~extieee.std_logic_1164.STD_LOGIC 0 206 (_entity (_in ))))
				(_port (_internal TestPixelxEI ~extieee.std_logic_1164.STD_LOGIC 0 207 (_entity (_in ))))
				(_port (_internal ExtTriggerxEI ~extieee.std_logic_1164.STD_LOGIC 0 208 (_entity (_in ))))
				(_port (_internal CDVSTestSRRowInxSO ~extieee.std_logic_1164.STD_LOGIC 0 209 (_entity (_out ))))
				(_port (_internal CDVSTestSRRowClockxSO ~extieee.std_logic_1164.STD_LOGIC 0 210 (_entity (_out ))))
				(_port (_internal CDVSTestSRColInxSO ~extieee.std_logic_1164.STD_LOGIC 0 211 (_entity (_out ))))
				(_port (_internal CDVSTestSRColClockxSO ~extieee.std_logic_1164.STD_LOGIC 0 212 (_entity (_out ))))
				(_port (_internal CDVSTestColMode0xSO ~extieee.std_logic_1164.STD_LOGIC 0 213 (_entity (_out ))))
				(_port (_internal CDVSTestColMode1xSO ~extieee.std_logic_1164.STD_LOGIC 0 214 (_entity (_out ))))
				(_port (_internal CDVSTestApsTxGatexSO ~extieee.std_logic_1164.STD_LOGIC 0 215 (_entity (_out ))))
				(_port (_internal ADCStateOutputLEDxSO ~extieee.std_logic_1164.STD_LOGIC 0 216 (_entity (_out ))))
			)
		)
		(ADCvalueReady
			(_object
				(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 221 (_entity (_in ))))
				(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 222 (_entity (_in ))))
				(_port (_internal RegisterWritexEI ~extieee.std_logic_1164.STD_LOGIC 0 223 (_entity (_in ))))
				(_port (_internal ReadValuexEI ~extieee.std_logic_1164.STD_LOGIC 0 224 (_entity (_in ))))
				(_port (_internal ValueReadyxSO ~extieee.std_logic_1164.STD_LOGIC 0 225 (_entity (_out ))))
			)
		)
		(cDVSResetStateMachine
			(_object
				(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 144 (_entity (_in ))))
				(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 145 (_entity (_in ))))
				(_port (_internal AERackxSBI ~extieee.std_logic_1164.STD_LOGIC 0 146 (_entity (_in ))))
				(_port (_internal RxcolGxSI ~extieee.std_logic_1164.STD_LOGIC 0 147 (_entity (_in ))))
				(_port (_internal cDVSresetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 148 (_entity (_in ))))
				(_port (_internal CDVSresetxRBO ~extieee.std_logic_1164.STD_LOGIC 0 149 (_entity (_out ))))
			)
		)
	)
	(_instantiation uClockGen 0 392 (_component clockgen )
		(_port
			((CLK)(IFClockxCI))
			((RESET)(ResetxR))
			((CLKOP)(ClockxC))
			((LOCK)(LockxS))
		)
		(_use (_entity . clockgen)
		)
	)
	(_instantiation shiftRegister_1 0 414 (_component shiftRegister )
		(_generic
			((width)((i 96)))
		)
		(_port
			((ClockxCI)(SRClockxC))
			((ResetxRBI)(ResetxRB))
			((LatchxEI)(SRLatchxE))
			((DxDI)(SRinxD))
			((QxDO)(SRoutxD))
			((DataOutxDO)(SRDataOutxD))
		)
		(_use (_entity . shiftRegister)
			(_generic
				((width)((i 96)))
			)
			(_port
				((ClockxCI)(ClockxCI))
				((ResetxRBI)(ResetxRBI))
				((LatchxEI)(LatchxEI))
				((DxDI)(DxDI))
				((QxDO)(QxDO))
				((DataOutxDO)(DataOutxDO))
			)
		)
	)
	(_instantiation uFifo 0 433 (_component AERfifo )
		(_port
			((Data)(FifoDataInxD))
			((WrClock)(ClockxC))
			((RdClock)(IfClockxC))
			((WrEn)(FifoWritexE))
			((RdEn)(FifoReadxE))
			((Reset)(ResetxR))
			((RPReset)(ResetxR))
			((Q)(FifoDataOutxD))
			((Empty)(FifoEmptyxS))
			((Full)(FifoFullxS))
			((AlmostEmpty)(FifoAlmostEmptyxS))
			((AlmostFull)(FifoAlmostFullxS))
		)
		(_use (_entity . AERfifo)
		)
	)
	(_instantiation uMonitorAddressRegister 0 450 (_component wordRegister )
		(_generic
			((width)((i 10)))
		)
		(_port
			((ClockxCI)(ClockxC))
			((ResetxRBI)(ResetxRB))
			((WriteEnablexEI)(AddressRegWritexE))
			((DataInxDI)(AERMonitorAddressxDI))
			((DataOutxDO)(AddressRegOutxD))
		)
		(_use (_entity . wordRegister)
			(_generic
				((width)((i 10)))
			)
			(_port
				((ClockxCI)(ClockxCI))
				((ResetxRBI)(ResetxRBI))
				((WriteEnablexEI)(WriteEnablexEI))
				((DataInxDI)(DataInxDI))
				((DataOutxDO)(DataOutxDO))
			)
		)
	)
	(_instantiation uMonitorTimestampRegister 0 460 (_component wordRegister )
		(_generic
			((width)((i 14)))
		)
		(_port
			((ClockxCI)(ClockxC))
			((ResetxRBI)(ResetxRB))
			((WriteEnablexEI)(TimestampRegWritexE))
			((DataInxDI)(ActualTimestampxD))
			((DataOutxDO)(MonitorTimestampxD))
		)
		(_use (_entity . wordRegister)
			(_generic
				((width)((i 14)))
			)
			(_port
				((ClockxCI)(ClockxCI))
				((ResetxRBI)(ResetxRBI))
				((WriteEnablexEI)(WriteEnablexEI))
				((DataInxDI)(DataInxDI))
				((DataOutxDO)(DataOutxDO))
			)
		)
	)
	(_instantiation uADCRegister 0 470 (_component wordRegister )
		(_generic
			((width)((i 14)))
		)
		(_port
			((ClockxCI)(IfClockxC))
			((ResetxRBI)(ResetxRB))
			((WriteEnablexEI)(ADCregWritexE))
			((DataInxDI)(ADCregInxD))
			((DataOutxDO)(ADCregOutxD))
		)
		(_use (_entity . wordRegister)
			(_generic
				((width)((i 14)))
			)
			(_port
				((ClockxCI)(ClockxCI))
				((ResetxRBI)(ResetxRBI))
				((WriteEnablexEI)(WriteEnablexEI))
				((DataInxDI)(DataInxDI))
				((DataOutxDO)(DataOutxDO))
			)
		)
	)
	(_instantiation uEarlyPaketTimer 0 482 (_component earlyPaketTimer )
		(_port
			((ClockxCI)(ClockxC))
			((ResetxRBI)(ResetxRB))
			((ClearxSI)(ResetEarlyPaketTimerxS))
			((TimerExpiredxSO)(EarlyPaketTimerOverflowxS))
		)
		(_use (_entity . earlyPaketTimer)
		)
	)
	(_instantiation uEventCounter 0 489 (_component eventCounter )
		(_port
			((ClockxCI)(ClockxC))
			((ResetxRBI)(ResetxRB))
			((ClearxSI)(ResetEventCounterxS))
			((IncrementxSI)(IncEventCounterxS))
			((OverflowxSO)(ECResetEarlyPaketTimerxS))
		)
		(_use (_entity . eventCounter)
		)
	)
	(_instantiation uTimestampCounter 0 497 (_component timestampCounter )
		(_port
			((ClockxCI)(ClockxC))
			((ResetxRBI)(CounterResetxRB))
			((IncrementxSI)(IncxS))
			((OverflowxSO)(TimestampOverflowxS))
			((DataxDO)(ActualTimestampxD))
		)
		(_use (_entity . timestampCounter)
		)
	)
	(_instantiation uSynchronizerStateMachine_1 0 505 (_component synchronizerStateMachine )
		(_port
			((ClockxCI)(ClockxC))
			((ResetxRBI)(ResetxRB))
			((RunxSI)(RunxS))
			((ConfigxSI)(TimestampMasterxS))
			((SyncInxABI)(SyncInxAB))
			((SyncOutxSBO)(SyncOutxSB))
			((TriggerxSO)(TriggerxS))
			((HostResetTimestampxSI)(HostResetTimestampxS))
			((ResetTimestampxSBO)(SynchronizerResetTimestampxSB))
			((IncrementCounterxSO)(IncxS))
		)
		(_use (_entity . synchronizerStateMachine)
		)
	)
	(_instantiation fifoStatemachine_1 0 520 (_component fifoStatemachine )
		(_port
			((ClockxCI)(IfClockxC))
			((ResetxRBI)(ResetxRB))
			((RunxSI)(RunxS))
			((FifoTransactionxSO)(FifoTransactionxS))
			((FX2FifoInFullxSBI)(FX2FifoInFullxSBI))
			((FifoEmptyxSI)(FifoEmptyxS))
			((FifoReadxEO)(FifoReadxE))
			((FX2FifoWritexEBO)(FX2FifoWritexEB))
			((FX2FifoPktEndxSBO)(FX2FifoPktEndxSB))
			((FX2FifoAddressxDO)(FX2FifoAddressxDO))
			((IncEventCounterxSO)(IncEventCounterxS))
			((ResetEventCounterxSO)(ResetEventCounterxS))
			((ResetEarlyPaketTimerxSO)(SMResetEarlyPaketTimerxS))
			((EarlyPaketTimerOverflowxSI)(EarlyPaketTimerOverflowxS))
		)
		(_use (_entity . fifoStatemachine)
		)
	)
	(_instantiation monitorStateMachine_1 0 537 (_component monitorStateMachine )
		(_port
			((ClockxCI)(ClockxC))
			((ResetxRBI)(ResetxRB))
			((AERREQxSBI)(AERREQxSB))
			((AERACKxSBO)(AERMonitorACKxSB))
			((XxDI)(AERMonitorAddressxDI(9)))
			((UseLongAckxSI)(UseLongAckxS))
			((FifoFullxSI)(FifoFullxS))
			((FifoWritexEO)(FifoWritexE))
			((TimestampRegWritexEO)(TimestampRegWritexE))
			((AddressRegWritexEO)(AddressRegWritexE))
			((AddressTimestampSelectxSO)(AddressTimestampSelectxS))
			((ADCvalueReadyxSI)(ADCvalueReadyxS))
			((ReadADCvaluexEO)(ReadADCvaluexE))
			((TimestampOverflowxSI)(TimestampOverflowxS))
			((TriggerxSI)(TriggerxS))
			((AddressMSBxDO)(AddressMSBxD))
			((ResetTimestampxSBI)(SynchronizerResetTimestampxSB))
		)
		(_use (_entity . monitorStateMachine)
		)
	)
	(_instantiation ADCStateMachine_1 0 557 (_component ADCStateMachine )
		(_port
			((ClockxCI)(IfClockxC))
			((ADCclockxCO)(ADCclockxC))
			((ResetxRBI)(ADCsmRstxE))
			((ADCwordxDI)(ADCwordxDI))
			((ADCoutxDO)(ADCdataxD))
			((ADCoexEBO)(ADCoexEB))
			((ADCstbyxEO)(ADCstbyxE))
			((ADCovrxSI)(ADCovrxS))
			((RegisterWritexEO)(ADCregWritexE))
			((SRLatchxEI)(SRLatchxE))
			((RunADCxSI)(RunADCxS))
			((ExposurexDI)(ExposurexD))
			((ColSettlexDI)(ColSettlexD))
			((RowSettlexDI)(RowSettlexD))
			((ResSettlexDI)(ResSettlexD))
			((FramePeriodxDI)(FramePeriodxD))
			((SBRet10xEI)(SBRet10xE))
			((TestPixelxEI)(TestPixelxE))
			((ExtTriggerxEI)(ExtTriggerxE))
			((CDVSTestSRRowInxSO)(CDVSTestSRRowInxS))
			((CDVSTestSRRowClockxSO)(CDVSTestSRRowClockxS))
			((CDVSTestSRColInxSO)(CDVSTestSRColInxS))
			((CDVSTestSRColClockxSO)(CDVSTestSRColClockxS))
			((CDVSTestColMode0xSO)(CDVSTestColMode0xS))
			((CDVSTestColMode1xSO)(CDVSTestColMode1xS))
			((CDVSTestApsTxGatexSO)(CDVSTestApsTxGatexS))
			((ADCStateOutputLEDxSO)(ADCStateOutputLEDxS))
		)
		(_use (_entity . ADCStateMachine)
			(_port
				((ClockxCI)(ClockxCI))
				((ADCclockxCO)(ADCclockxCO))
				((ResetxRBI)(ResetxRBI))
				((ADCwordxDI)(ADCwordxDI))
				((ADCoutxDO)(ADCoutxDO))
				((ADCstbyxEO)(ADCstbyxEO))
				((ADCoexEBO)(ADCoexEBO))
				((ADCovrxSI)(ADCovrxSI))
				((RegisterWritexEO)(RegisterWritexEO))
				((SRLatchxEI)(SRLatchxEI))
				((RunADCxSI)(RunADCxSI))
				((ExposurexDI)(ExposurexDI))
				((ColSettlexDI)(ColSettlexDI))
				((RowSettlexDI)(RowSettlexDI))
				((ResSettlexDI)(ResSettlexDI))
				((FramePeriodxDI)(FramePeriodxDI))
				((SBRet10xEI)(SBRet10xEI))
				((TestPixelxEI)(TestPixelxEI))
				((ExtTriggerxEI)(ExtTriggerxEI))
				((CDVSTestSRRowInxSO)(CDVSTestSRRowInxSO))
				((CDVSTestSRRowClockxSO)(CDVSTestSRRowClockxSO))
				((CDVSTestSRColInxSO)(CDVSTestSRColInxSO))
				((CDVSTestSRColClockxSO)(CDVSTestSRColClockxSO))
				((CDVSTestColMode0xSO)(CDVSTestColMode0xSO))
				((CDVSTestColMode1xSO)(CDVSTestColMode1xSO))
				((CDVSTestApsTxGatexSO)(CDVSTestApsTxGatexSO))
				((ADCStateOutputLEDxSO)(ADCStateOutputLEDxSO))
			)
		)
	)
	(_instantiation ADCvalueReady_1 0 591 (_component ADCvalueReady )
		(_port
			((ClockxCI)(ClockxC))
			((ResetxRBI)(ResetxRB))
			((RegisterWritexEI)(ADCregWritexE))
			((ReadValuexEI)(ReadADCvaluexE))
			((ValueReadyxSO)(ADCvalueReadyxS))
		)
		(_use (_entity . ADCvalueReady)
		)
	)
	(_instantiation cDVSResetStateMachine_1 0 599 (_component cDVSResetStateMachine )
		(_port
			((ClockxCI)(ClockxC))
			((ResetxRBI)(ResetxRB))
			((AERackxSBI)(AERREQxSB))
			((RxcolGxSI)(RxcolGxS))
			((cDVSresetxRBI)(PE3xSI))
			((CDVSresetxRBO)(CDVSTestPeriodicChipResetxRB))
		)
		(_use (_entity . cDVSResetStateMachine)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal FX2FifoDataxDIO ~STD_LOGIC_VECTOR{15~downto~0}~12 0 29 (_entity (_out ))))
		(_port (_internal FX2FifoInFullxSBI ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal FX2FifoWritexEBO ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_port (_internal FX2FifoReadxEBO ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
		(_port (_internal FX2FifoPktEndxSBO ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal FX2FifoAddressxDO ~STD_LOGIC_VECTOR{1~downto~0}~12 0 35 (_entity (_out ))))
		(_port (_internal IfClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_in ))))
		(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ))))
		(_port (_internal Sync1xABI ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_in ))))
		(_port (_internal SynchOutxSBO ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_out ))))
		(_port (_internal PC0xSIO ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_inout ))))
		(_port (_internal PC1xSIO ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_inout ))))
		(_port (_internal PC2xSIO ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_inout ))))
		(_port (_internal PC3xSIO ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_inout ))))
		(_port (_internal PA0xSIO ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_inout ))))
		(_port (_internal PA1xSIO ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_inout ))))
		(_port (_internal PA3xSIO ~extieee.std_logic_1164.STD_LOGIC 0 56 (_entity (_inout ))))
		(_port (_internal PA7xSIO ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_inout ))))
		(_port (_internal PE2xSI ~extieee.std_logic_1164.STD_LOGIC 0 59 (_entity (_in ))))
		(_port (_internal PE3xSI ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_in ))))
		(_port (_internal FXLEDxSI ~extieee.std_logic_1164.STD_LOGIC 0 62 (_entity (_in ))))
		(_port (_internal ADCclockxCO ~extieee.std_logic_1164.STD_LOGIC 0 65 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~12 0 66 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_port (_internal ADCwordxDI ~STD_LOGIC_VECTOR{9~downto~0}~12 0 66 (_entity (_in ))))
		(_port (_internal ADCoexEBO ~extieee.std_logic_1164.STD_LOGIC 0 68 (_entity (_out ))))
		(_port (_internal ADCstbyxEO ~extieee.std_logic_1164.STD_LOGIC 0 69 (_entity (_out ))))
		(_port (_internal ADCovrxSI ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_in ))))
		(_port (_internal CDVSTestSRRowClockxSO ~extieee.std_logic_1164.STD_LOGIC 0 72 (_entity (_out ))))
		(_port (_internal CDVSTestSRColClockxSO ~extieee.std_logic_1164.STD_LOGIC 0 73 (_entity (_out ))))
		(_port (_internal CDVSTestSRRowInxSO ~extieee.std_logic_1164.STD_LOGIC 0 74 (_entity (_out ))))
		(_port (_internal CDVSTestSRColInxSO ~extieee.std_logic_1164.STD_LOGIC 0 75 (_entity (_out ))))
		(_port (_internal CDVSTestBiasEnablexEO ~extieee.std_logic_1164.STD_LOGIC 0 77 (_entity (_out ))))
		(_port (_internal CDVSTestChipResetxRBO ~extieee.std_logic_1164.STD_LOGIC 0 78 (_entity (_out ))))
		(_port (_internal CDVSTestColMode0xSO ~extieee.std_logic_1164.STD_LOGIC 0 80 (_entity (_out ))))
		(_port (_internal CDVSTestColMode1xSO ~extieee.std_logic_1164.STD_LOGIC 0 81 (_entity (_out ))))
		(_port (_internal CDVSTestBiasDiagSelxSO ~extieee.std_logic_1164.STD_LOGIC 0 83 (_entity (_out ))))
		(_port (_internal CDVSTestBiasBitOutxSI ~extieee.std_logic_1164.STD_LOGIC 0 84 (_entity (_in ))))
		(_port (_internal CDVSTestApsTxGatexSO ~extieee.std_logic_1164.STD_LOGIC 0 86 (_entity (_out ))))
		(_port (_internal LED1xSO ~extieee.std_logic_1164.STD_LOGIC 0 89 (_entity (_out ))))
		(_port (_internal LED2xSO ~extieee.std_logic_1164.STD_LOGIC 0 90 (_entity (_out ))))
		(_port (_internal LED3xSO ~extieee.std_logic_1164.STD_LOGIC 0 91 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 93 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal DebugxSIO ~STD_LOGIC_VECTOR{15~downto~0}~122 0 93 (_entity (_inout ))))
		(_port (_internal AERMonitorREQxABI ~extieee.std_logic_1164.STD_LOGIC 0 96 (_entity (_in ))))
		(_port (_internal AERMonitorACKxSBO ~extieee.std_logic_1164.STD_LOGIC 0 97 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~124 0 98 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_port (_internal AERMonitorAddressxDI ~STD_LOGIC_VECTOR{9~downto~0}~124 0 98 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 115 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~132 0 178 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~134 0 183 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~13 0 193 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~13 0 194 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 201 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~136 0 202 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~138 0 203 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 204 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1312 0 205 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~1318 0 254 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1320 0 267 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 274 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~1324 0 285 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_signal (_internal MonitorTimestampxD ~STD_LOGIC_VECTOR{13~downto~0}~1324 0 285 (_architecture (_uni ))))
		(_signal (_internal ActualTimestampxD ~STD_LOGIC_VECTOR{13~downto~0}~1324 0 286 (_architecture (_uni ))))
		(_signal (_internal TimestampRegWritexE ~extieee.std_logic_1164.STD_LOGIC 0 289 (_architecture (_uni ))))
		(_signal (_internal SyncInxAB ~extieee.std_logic_1164.STD_LOGIC 0 291 (_architecture (_uni ))))
		(_signal (_internal AERREQxSB ~extieee.std_logic_1164.STD_LOGIC 0 293 (_architecture (_uni ))))
		(_signal (_internal AERReqSyncxSBN ~extieee.std_logic_1164.STD_LOGIC 0 293 (_architecture (_uni ))))
		(_signal (_internal AERMonitorACKxSB ~extieee.std_logic_1164.STD_LOGIC 0 295 (_architecture (_uni ))))
		(_signal (_internal UseLongAckxS ~extieee.std_logic_1164.STD_LOGIC 0 296 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1326 0 299 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal AddressTimestampSelectxS ~STD_LOGIC_VECTOR{1~downto~0}~1326 0 299 (_architecture (_uni ))))
		(_signal (_internal IncEventCounterxS ~extieee.std_logic_1164.STD_LOGIC 0 305 (_architecture (_uni ))))
		(_signal (_internal ResetEventCounterxS ~extieee.std_logic_1164.STD_LOGIC 0 306 (_architecture (_uni ))))
		(_signal (_internal ResetEarlyPaketTimerxS ~extieee.std_logic_1164.STD_LOGIC 0 307 (_architecture (_uni ))))
		(_signal (_internal EarlyPaketTimerOverflowxS ~extieee.std_logic_1164.STD_LOGIC 0 308 (_architecture (_uni ))))
		(_signal (_internal SMResetEarlyPaketTimerxS ~extieee.std_logic_1164.STD_LOGIC 0 309 (_architecture (_uni ))))
		(_signal (_internal ECResetEarlyPaketTimerxS ~extieee.std_logic_1164.STD_LOGIC 0 310 (_architecture (_uni ))))
		(_signal (_internal ClockxC ~extieee.std_logic_1164.STD_LOGIC 0 313 (_architecture (_uni )(_event))))
		(_signal (_internal IfClockxC ~extieee.std_logic_1164.STD_LOGIC 0 313 (_architecture (_uni ))))
		(_signal (_internal ResetxRB ~extieee.std_logic_1164.STD_LOGIC 0 314 (_architecture (_uni ))))
		(_signal (_internal ResetxR ~extieee.std_logic_1164.STD_LOGIC 0 314 (_architecture (_uni ))))
		(_signal (_internal RunxS ~extieee.std_logic_1164.STD_LOGIC 0 315 (_architecture (_uni ))))
		(_signal (_internal CounterResetxRB ~extieee.std_logic_1164.STD_LOGIC 0 316 (_architecture (_uni ))))
		(_signal (_internal SynchronizerResetTimestampxSB ~extieee.std_logic_1164.STD_LOGIC 0 317 (_architecture (_uni ))))
		(_signal (_internal CDVSTestChipResetxRB ~extieee.std_logic_1164.STD_LOGIC 0 318 (_internal (_uni ))))
		(_signal (_internal CDVSTestPeriodicChipResetxRB ~extieee.std_logic_1164.STD_LOGIC 0 319 (_architecture (_uni ))))
		(_signal (_internal RxcolGxS ~extieee.std_logic_1164.STD_LOGIC 0 320 (_architecture (_uni ))))
		(_signal (_internal TimestampOverflowxS ~extieee.std_logic_1164.STD_LOGIC 0 323 (_architecture (_uni ))))
		(_signal (_internal AddressMSBxD ~STD_LOGIC_VECTOR{1~downto~0}~1326 0 324 (_architecture (_uni ))))
		(_signal (_internal TimestampMasterxS ~extieee.std_logic_1164.STD_LOGIC 0 325 (_architecture (_uni ))))
		(_signal (_internal FifoTransactionxS ~extieee.std_logic_1164.STD_LOGIC 0 328 (_architecture (_uni ))))
		(_signal (_internal FX2FifoWritexEB ~extieee.std_logic_1164.STD_LOGIC 0 329 (_architecture (_uni ))))
		(_signal (_internal FX2FifoPktEndxSB ~extieee.std_logic_1164.STD_LOGIC 0 330 (_architecture (_uni ))))
		(_signal (_internal SyncOutxSB ~extieee.std_logic_1164.STD_LOGIC 0 331 (_architecture (_uni ))))
		(_signal (_internal HostResetTimestampxS ~extieee.std_logic_1164.STD_LOGIC 0 332 (_architecture (_uni ))))
		(_signal (_internal TriggerxS ~extieee.std_logic_1164.STD_LOGIC 0 334 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~1328 0 336 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_signal (_internal AddressRegOutxD ~STD_LOGIC_VECTOR{9~downto~0}~1328 0 336 (_architecture (_uni ))))
		(_signal (_internal AddressRegWritexE ~extieee.std_logic_1164.STD_LOGIC 0 337 (_architecture (_uni ))))
		(_signal (_internal AddressRegOut8xD ~extieee.std_logic_1164.STD_LOGIC 0 338 (_architecture (_uni ))))
		(_signal (_internal IncxS ~extieee.std_logic_1164.STD_LOGIC 0 341 (_architecture (_uni ))))
		(_signal (_internal ReadADCvaluexE ~extieee.std_logic_1164.STD_LOGIC 0 344 (_architecture (_uni ))))
		(_signal (_internal ADCvalueReadyxS ~extieee.std_logic_1164.STD_LOGIC 0 344 (_architecture (_uni ))))
		(_signal (_internal ADCregInxD ~STD_LOGIC_VECTOR{13~downto~0}~1324 0 345 (_architecture (_uni ))))
		(_signal (_internal ADCregOutxD ~STD_LOGIC_VECTOR{13~downto~0}~1324 0 346 (_architecture (_uni ))))
		(_signal (_internal ADCregWritexE ~extieee.std_logic_1164.STD_LOGIC 0 347 (_architecture (_uni ))))
		(_signal (_internal ADCdataxD ~STD_LOGIC_VECTOR{13~downto~0}~1324 0 348 (_architecture (_uni ))))
		(_signal (_internal SBRet10xE ~extieee.std_logic_1164.STD_LOGIC 0 349 (_architecture (_uni ))))
		(_signal (_internal ADCsmRstxE ~extieee.std_logic_1164.STD_LOGIC 0 351 (_architecture (_uni ))))
		(_signal (_internal ADCclockxC ~extieee.std_logic_1164.STD_LOGIC 0 352 (_architecture (_uni ))))
		(_signal (_internal ADCoexEB ~extieee.std_logic_1164.STD_LOGIC 0 353 (_architecture (_uni ))))
		(_signal (_internal ADCstbyxE ~extieee.std_logic_1164.STD_LOGIC 0 354 (_architecture (_uni ))))
		(_signal (_internal ADCovrxS ~extieee.std_logic_1164.STD_LOGIC 0 355 (_architecture (_uni ))))
		(_signal (_internal CDVSTestSRRowClockxS ~extieee.std_logic_1164.STD_LOGIC 0 356 (_architecture (_uni ))))
		(_signal (_internal CDVSTestSRRowInxS ~extieee.std_logic_1164.STD_LOGIC 0 356 (_architecture (_uni ))))
		(_signal (_internal CDVSTestSRColClockxS ~extieee.std_logic_1164.STD_LOGIC 0 357 (_architecture (_uni ))))
		(_signal (_internal CDVSTestSRColInxS ~extieee.std_logic_1164.STD_LOGIC 0 357 (_architecture (_uni ))))
		(_signal (_internal CDVSTestColMode0xS ~extieee.std_logic_1164.STD_LOGIC 0 358 (_architecture (_uni ))))
		(_signal (_internal CDVSTestColMode1xS ~extieee.std_logic_1164.STD_LOGIC 0 358 (_architecture (_uni ))))
		(_signal (_internal CDVSTestApsTxGatexS ~extieee.std_logic_1164.STD_LOGIC 0 359 (_architecture (_uni ))))
		(_signal (_internal CDVSTestBiasBitOutxS ~extieee.std_logic_1164.STD_LOGIC 0 360 (_internal (_uni ))))
		(_signal (_internal ExtTriggerxE ~extieee.std_logic_1164.STD_LOGIC 0 361 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{95~downto~0}~13 0 363 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 95)(i 0))))))
		(_signal (_internal SRDataOutxD ~STD_LOGIC_VECTOR{95~downto~0}~13 0 363 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1330 0 365 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal ExposurexD ~STD_LOGIC_VECTOR{15~downto~0}~1330 0 365 (_architecture (_uni ))))
		(_signal (_internal ColSettlexD ~STD_LOGIC_VECTOR{15~downto~0}~1330 0 365 (_architecture (_uni ))))
		(_signal (_internal RowSettlexD ~STD_LOGIC_VECTOR{15~downto~0}~1330 0 365 (_architecture (_uni ))))
		(_signal (_internal ResSettlexD ~STD_LOGIC_VECTOR{15~downto~0}~1330 0 365 (_architecture (_uni ))))
		(_signal (_internal FramePeriodxD ~STD_LOGIC_VECTOR{15~downto~0}~1330 0 366 (_architecture (_uni ))))
		(_signal (_internal TestPixelxE ~extieee.std_logic_1164.STD_LOGIC 0 367 (_architecture (_uni ))))
		(_signal (_internal SRoutxD ~extieee.std_logic_1164.STD_LOGIC 0 369 (_architecture (_uni ))))
		(_signal (_internal SRinxD ~extieee.std_logic_1164.STD_LOGIC 0 369 (_architecture (_uni ))))
		(_signal (_internal SRLatchxE ~extieee.std_logic_1164.STD_LOGIC 0 369 (_architecture (_uni ))))
		(_signal (_internal SRClockxC ~extieee.std_logic_1164.STD_LOGIC 0 369 (_architecture (_uni ))))
		(_signal (_internal RunADCxS ~extieee.std_logic_1164.STD_LOGIC 0 370 (_architecture (_uni ))))
		(_signal (_internal ADCStateOutputLEDxS ~extieee.std_logic_1164.STD_LOGIC 0 372 (_architecture (_uni ))))
		(_signal (_internal LockxS ~extieee.std_logic_1164.STD_LOGIC 0 375 (_architecture (_uni ))))
		(_signal (_internal FifoDataInxD ~STD_LOGIC_VECTOR{15~downto~0}~1330 0 378 (_architecture (_uni ))))
		(_signal (_internal FifoDataOutxD ~STD_LOGIC_VECTOR{15~downto~0}~1330 0 378 (_architecture (_uni ))))
		(_signal (_internal FifoWritexE ~extieee.std_logic_1164.STD_LOGIC 0 379 (_architecture (_uni ))))
		(_signal (_internal FifoReadxE ~extieee.std_logic_1164.STD_LOGIC 0 379 (_architecture (_uni ))))
		(_signal (_internal FifoEmptyxS ~extieee.std_logic_1164.STD_LOGIC 0 380 (_architecture (_uni ))))
		(_signal (_internal FifoAlmostEmptyxS ~extieee.std_logic_1164.STD_LOGIC 0 380 (_architecture (_uni ))))
		(_signal (_internal FifoFullxS ~extieee.std_logic_1164.STD_LOGIC 0 380 (_architecture (_uni ))))
		(_signal (_internal FifoAlmostFullxS ~extieee.std_logic_1164.STD_LOGIC 0 380 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1332 0 383 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal selectADC ~STD_LOGIC_VECTOR{1~downto~0}~1332 0 383 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1334 0 384 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal selectaddress ~STD_LOGIC_VECTOR{1~downto~0}~1334 0 384 (_architecture (_string \"01"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1336 0 385 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal selecttimestamp ~STD_LOGIC_VECTOR{1~downto~0}~1336 0 385 (_architecture (_string \"00"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1338 0 386 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal selecttrigger ~STD_LOGIC_VECTOR{1~downto~0}~1338 0 386 (_architecture (_string \"10"\))))
		(_process
			(line__389(_architecture 0 0 389 (_assignment (_simple)(_alias((IfClockxC)(IfClockxCI)))(_target(60))(_sensitivity(6)))))
			(line__390(_architecture 1 0 390 (_assignment (_simple)(_alias((ADCclockxCO)(ADCclockxC)))(_target(21))(_sensitivity(90)))))
			(line__403(_architecture 2 0 403 (_assignment (_simple)(_alias((CDVSTestBiasDiagSelxSO)(PA0xSIO)))(_target(34))(_sensitivity(14)))))
			(line__406(_architecture 3 0 406 (_assignment (_simple)(_alias((ResetxRB)(ResetxRBI)))(_target(61))(_sensitivity(7)))))
			(line__407(_architecture 4 0 407 (_assignment (_simple)(_target(62))(_sensitivity(7)))))
			(line__408(_architecture 5 0 408 (_assignment (_simple)(_alias((CounterResetxRB)(SynchronizerResetTimestampxSB)))(_target(64))(_sensitivity(65)))))
			(line__410(_architecture 6 0 410 (_assignment (_simple)(_alias((FX2FifoReadxEBO)(_string \"1"\)))(_target(3)))))
			(line__412(_architecture 7 0 412 (_assignment (_simple)(_alias((SyncInxAB)(Sync1xABI)))(_target(47))(_sensitivity(8)))))
			(line__425(_architecture 8 0 425 (_assignment (_simple)(_alias((ExposurexD)(SRDataOutxD(d_15_0))))(_target(104))(_sensitivity(103(d_15_0))))))
			(line__426(_architecture 9 0 426 (_assignment (_simple)(_alias((ColSettlexD)(SRDataOutxD(d_31_16))))(_target(105))(_sensitivity(103(d_31_16))))))
			(line__427(_architecture 10 0 427 (_assignment (_simple)(_alias((RowSettlexD)(SRDataOutxD(d_47_32))))(_target(106))(_sensitivity(103(d_47_32))))))
			(line__428(_architecture 11 0 428 (_assignment (_simple)(_alias((ResSettlexD)(SRDataOutxD(d_63_48))))(_target(107))(_sensitivity(103(d_63_48))))))
			(line__429(_architecture 12 0 429 (_assignment (_simple)(_alias((FramePeriodxD)(SRDataOutxD(d_79_64))))(_target(108))(_sensitivity(103(d_79_64))))))
			(line__430(_architecture 13 0 430 (_assignment (_simple)(_alias((TestPixelxE)(SRDataOutxD(94))))(_target(109))(_sensitivity(103(94))))))
			(line__431(_architecture 14 0 431 (_assignment (_simple)(_alias((SBRet10xE)(SRDataOutxD(95))))(_target(88))(_sensitivity(103(95))))))
			(line__448(_architecture 15 0 448 (_assignment (_simple)(_alias((FX2FifoDataxDIO)(FifoDataOutxD)))(_target(0))(_sensitivity(118)))))
			(line__480(_architecture 16 0 480 (_assignment (_simple)(_alias((ADCregInxD)(ADCdataxD)))(_target(84))(_sensitivity(87)))))
			(line__518(_architecture 17 0 518 (_assignment (_simple)(_alias((TimestampMasterxS)(_string \"1"\)))(_target(71)))))
			(line__588(_architecture 18 0 588 (_assignment (_simple)(_alias((ADCovrxS)(ADCovrxSI)))(_target(93))(_sensitivity(25)))))
			(line__589(_architecture 19 0 589 (_assignment (_simple)(_target(89))(_sensitivity(61)(63)))))
			(line__608(_architecture 20 0 608 (_assignment (_simple)(_alias((SynchOutxSBO)(SyncOutxSB)))(_target(9))(_sensitivity(75)))))
			(line__609(_architecture 21 0 609 (_assignment (_simple)(_alias((FX2FifoPktEndxSBO)(FX2FifoPktEndxSB)))(_target(4))(_sensitivity(74)))))
			(line__610(_architecture 22 0 610 (_assignment (_simple)(_alias((FX2FifoWritexEBO)(FX2FifoWritexEB)))(_target(2))(_sensitivity(73)))))
			(line__611(_architecture 23 0 611 (_assignment (_simple)(_alias((AERMonitorACKxSBO)(AERMonitorACKxSB)))(_target(42))(_sensitivity(50)))))
			(line__614(_architecture 24 0 614 (_assignment (_simple)(_target(55))(_sensitivity(57)(58)))))
			(line__618(_architecture 25 0 618 (_assignment (_simple)(_target(80))(_sensitivity(78(9))(78(8))))))
			(line__625(_architecture 26 0 625 (_assignment (_simple)(_target(117))(_sensitivity(44)(52)(70)(78(d_7_0))(78(9))(80)(85)))))
			(line__632(_architecture 27 0 632 (_assignment (_simple)(_alias((LED1xSO)(CDVSTestChipResetxRB)))(_target(37))(_sensitivity(19)))))
			(line__633(_architecture 28 0 633 (_assignment (_simple)(_alias((LED2xSO)(RunxS)))(_target(38))(_sensitivity(63)))))
			(line__634(_architecture 29 0 634 (_assignment (_simple)(_alias((LED3xSO)(ADCStateOutputLEDxS)))(_target(39))(_sensitivity(115)))))
			(line__637(_architecture 30 0 637 (_assignment (_simple)(_alias((CDVSTestChipResetxRBO)(CDVSTestChipResetxRB)))(_target(31))(_sensitivity(19)))))
			(line__643(_architecture 31 0 643 (_assignment (_simple)(_target(30))(_sensitivity(18)))))
			(line__645(_architecture 32 0 645 (_assignment (_simple)(_alias((HostResetTimestampxS)(PA7xSIO)))(_target(76))(_sensitivity(17)))))
			(line__646(_architecture 33 0 646 (_assignment (_simple)(_alias((RunxS)(PA3xSIO)))(_target(63))(_sensitivity(16)))))
			(line__647(_architecture 34 0 647 (_assignment (_simple)(_alias((ExtTriggerxE)(PA1xSIO)))(_target(102))(_sensitivity(15)))))
			(line__649(_architecture 35 0 649 (_assignment (_simple)(_alias((RunADCxS)(PC0xSIO)))(_target(114))(_sensitivity(10)))))
			(line__650(_architecture 36 0 650 (_assignment (_simple)(_alias((SRClockxC)(PC1xSIO)))(_target(113))(_sensitivity(11)))))
			(line__651(_architecture 37 0 651 (_assignment (_simple)(_alias((SRLatchxE)(PC2xSIO)))(_target(112))(_sensitivity(12)))))
			(line__652(_architecture 38 0 652 (_assignment (_simple)(_alias((SRinxD)(PC3xSIO)))(_target(111))(_sensitivity(13)))))
			(line__654(_architecture 39 0 654 (_assignment (_simple)(_alias((CDVSTestSRColClockxSO)(CDVSTestSRColClockxS)))(_target(27))(_sensitivity(96)))))
			(line__655(_architecture 40 0 655 (_assignment (_simple)(_alias((CDVSTestSRRowClockxSO)(CDVSTestSRRowClockxS)))(_target(26))(_sensitivity(94)))))
			(line__656(_architecture 41 0 656 (_assignment (_simple)(_alias((CDVSTestSRColInxSO)(CDVSTestSRColInxS)))(_target(29))(_sensitivity(97)))))
			(line__657(_architecture 42 0 657 (_assignment (_simple)(_alias((CDVSTestSRRowInxSO)(CDVSTestSRRowInxS)))(_target(28))(_sensitivity(95)))))
			(line__659(_architecture 43 0 659 (_assignment (_simple)(_alias((CDVSTestColMode0xSO)(CDVSTestColMode0xS)))(_target(32))(_sensitivity(98)))))
			(line__660(_architecture 44 0 660 (_assignment (_simple)(_alias((CDVSTestColMode1xSO)(CDVSTestColMode1xS)))(_target(33))(_sensitivity(99)))))
			(line__662(_architecture 45 0 662 (_assignment (_simple)(_alias((CDVSTestApsTxGatexSO)(CDVSTestApsTxGatexS)))(_target(36))(_sensitivity(100)))))
			(line__666(_architecture 46 0 666 (_assignment (_simple)(_alias((ADCstbyxEO)(ADCstbyxE)))(_target(24))(_sensitivity(92)))))
			(line__667(_architecture 47 0 667 (_assignment (_simple)(_alias((ADCoexEBO)(ADCoexEB)))(_target(23))(_sensitivity(91)))))
			(line__670(_architecture 48 0 670 (_assignment (_simple)(_alias((RxcolGxS)(_string \"0"\)))(_target(68)))))
			(line__671(_architecture 49 0 671 (_assignment (_simple)(_alias((UseLongAckxS)(_string \"0"\)))(_target(51)))))
			(line__677(_architecture 50 0 677 (_assignment (_simple)(_alias((DebugxSIO(0))(CDVSTestBiasBitOutxS)))(_target(40(0)))(_sensitivity(35)))))
			(synchronizer(_architecture 51 0 683 (_process (_target(48)(49))(_sensitivity(59)(49)(41))(_dssslsensitivity 1))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
	)
	(_static
		(514 )
		(33686274 33686018 33686018 514 )
	)
	(_model . Structural 55 -1
	)
)
I 000051 55 1674          1374162682315 Behavioral
(_unit VHDL (adcvalueready 0 25 (behavioral 0 36 ))
	(_version v63)
	(_time 1374162682316 2013.07.18 17:51:22)
	(_source (\./../../sourcecode/ADCvalueReady.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code a0a1a2f7a4f7f7b7a2aeb1faa2)
	(_entity
		(_time 1372368070373)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in )(_event))))
		(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in ))))
		(_port (_internal RegisterWritexEI ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal ReadValuexEI ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal ValueReadyxSO ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
		(_type (_internal state 0 37 (_enum1 stidle stadcvalueready stread stadcvalueready2 (_to (i 0)(i 3)))))
		(_signal (_internal StatexDP state 0 40 (_architecture (_uni ))))
		(_signal (_internal StatexDN state 0 40 (_architecture (_uni ))))
		(_process
			(p_memless(_architecture 0 0 44 (_process (_simple)(_target(4)(6))(_sensitivity(2)(3)(5)))))
			(p_memoryzing(_architecture 1 0 78 (_process (_target(5))(_sensitivity(0)(1)(6))(_dssslsensitivity 2))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Behavioral 2 -1
	)
)
I 000051 55 2661          1374162682372 Behavioral
(_unit VHDL (cdvsresetstatemachine 0 25 (behavioral 0 37 ))
	(_version v63)
	(_time 1374162682373 2013.07.18 17:51:22)
	(_source (\./../../sourcecode/cDVSResetStateMachine.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code dfdedf8d8d898dc8dadecd858b)
	(_entity
		(_time 1372368070692)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in )(_event))))
		(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in ))))
		(_port (_internal AERackxSBI ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal RxcolGxSI ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal cDVSresetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal CDVSresetxRBO ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ))))
		(_type (_internal state 0 38 (_enum1 stidle stevent stresetcdvs (_to (i 0)(i 2)))))
		(_signal (_internal StatexDP state 0 42 (_architecture (_uni ))))
		(_signal (_internal StatexDN state 0 42 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{18~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 18)(i 0))))))
		(_signal (_internal CountxDP ~STD_LOGIC_VECTOR{18~downto~0}~13 0 45 (_architecture (_uni ))))
		(_signal (_internal CountxDN ~STD_LOGIC_VECTOR{18~downto~0}~13 0 45 (_architecture (_uni ))))
		(_constant (_internal waitTime ~extSTD.STANDARD.INTEGER 0 47 (_architecture ((i 30)))))
		(_constant (_internal idleTime ~extSTD.STANDARD.INTEGER 0 48 (_architecture ((i 200000)))))
		(_process
			(p_memless(_architecture 0 0 53 (_process (_simple)(_target(5)(7)(9))(_sensitivity(2)(4)(6)(8)))))
			(p_memoryzing(_architecture 1 0 105 (_process (_target(6)(8))(_sensitivity(0)(1)(7)(9))(_dssslsensitivity 2))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_static
		(33686018 33686018 33686018 33686018 131586 )
		(33686018 33686018 33686018 33686018 131586 )
		(33686018 33686018 33686018 33686018 131586 )
		(33686018 33686018 33686018 33686018 131586 )
	)
	(_model . Behavioral 2 -1
	)
)
I 000051 55 2362          1374162682430 Behavioral
(_unit VHDL (shiftregister 0 30 (behavioral 0 42 ))
	(_version v63)
	(_time 1374162682431 2013.07.18 17:51:22)
	(_source (\./../../sourcecode/shiftRegister.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 1d1d1a1a414a400b181f09464e)
	(_entity
		(_time 1372368071005)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_generic (_internal width ~extSTD.STANDARD.NATURAL 0 32 \32\ (_entity ((i 32)))))
		(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in )(_event))))
		(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal LatchxEI ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in )(_event))))
		(_port (_internal DxDI ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ))))
		(_port (_internal QxDO ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{width-1~downto~0}~12 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal DataOutxDO ~STD_LOGIC_VECTOR{width-1~downto~0}~12 0 39 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{width-1~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_signal (_internal StatexD ~STD_LOGIC_VECTOR{width-1~downto~0}~13 0 45 (_architecture (_uni ))))
		(_process
			(p_latch(_architecture 0 0 50 (_process (_target(5))(_sensitivity(1)(2)(6))(_dssslsensitivity 2))))
			(line__60(_architecture 1 0 60 (_assignment (_simple)(_target(4))(_sensitivity(6(_index 5)))(_read(6(_index 6))))))
			(p_memorizing(_architecture 2 0 63 (_process (_simple)(_target(6(0))(6(_range 7))(6))(_sensitivity(0)(1))(_read(3)(6(_range 8))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . Behavioral 9 -1
	)
)
I 000052 55 11668         1374162682492 Behavioural
(_unit VHDL (adcstatemachine_tb 0 20 (behavioural 0 23 ))
	(_version v63)
	(_time 1374162682493 2013.07.18 17:51:22)
	(_source (\./../../ADCStateMachine_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 5c5d595f0b0b0b4b575348060c)
	(_entity
		(_time 1372368071331)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(ADCStateMachine
			(_object
				(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
				(_port (_internal ADCclockxCO ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_out ))))
				(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
				(_port (_internal ADCwordxDI ~STD_LOGIC_VECTOR{9~downto~0}~13 0 30 (_entity (_in ))))
				(_port (_internal ADCoutxDO ~STD_LOGIC_VECTOR{13~downto~0}~13 0 31 (_entity (_out ))))
				(_port (_internal ADCstbyxEO ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
				(_port (_internal ADCoexEBO ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ))))
				(_port (_internal ADCovrxSI ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
				(_port (_internal RegisterWritexEO ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
				(_port (_internal SRLatchxEI ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
				(_port (_internal RunADCxSI ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ))))
				(_port (_internal ExposurexDI ~STD_LOGIC_VECTOR{15~downto~0}~13 0 38 (_entity (_in ))))
				(_port (_internal ColSettlexDI ~STD_LOGIC_VECTOR{15~downto~0}~132 0 39 (_entity (_in ))))
				(_port (_internal RowSettlexDI ~STD_LOGIC_VECTOR{15~downto~0}~134 0 40 (_entity (_in ))))
				(_port (_internal ResSettlexDI ~STD_LOGIC_VECTOR{15~downto~0}~136 0 41 (_entity (_in ))))
				(_port (_internal FramePeriodxDI ~STD_LOGIC_VECTOR{15~downto~0}~138 0 42 (_entity (_in ))))
				(_port (_internal SBRet10xEI ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ))))
				(_port (_internal TestPixelxEI ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_in ))))
				(_port (_internal ExtTriggerxEI ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_in ))))
				(_port (_internal CDVSTestSRRowInxSO ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_out ))))
				(_port (_internal CDVSTestSRRowClockxSO ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_out ))))
				(_port (_internal CDVSTestSRColInxSO ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_out ))))
				(_port (_internal CDVSTestSRColClockxSO ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_out ))))
				(_port (_internal CDVSTestColMode0xSO ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_out ))))
				(_port (_internal CDVSTestColMode1xSO ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_out ))))
				(_port (_internal CDVSTestApsTxGatexSO ~extieee.std_logic_1164.STD_LOGIC 0 52 (_entity (_out ))))
				(_port (_internal ADCStateOutputLEDxSO ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_out ))))
			)
		)
	)
	(_instantiation ADCStateMachine_1 0 120 (_component ADCStateMachine )
		(_port
			((ClockxCI)(IfClockxC))
			((ADCclockxCO)(ADCclockxC))
			((ResetxRBI)(ResetxRB))
			((ADCwordxDI)(ADCwordxD))
			((ADCoutxDO)(ADCdataxD))
			((ADCstbyxEO)(ADCstbyxE))
			((ADCoexEBO)(ADCoexEB))
			((ADCovrxSI)(ADCovrxS))
			((RegisterWritexEO)(RegisterWritexE))
			((SRLatchxEI)(SRLatchxE))
			((RunADCxSI)(RunADCxS))
			((ExposurexDI)(ExposurexD))
			((ColSettlexDI)(ColSettlexD))
			((RowSettlexDI)(RowSettlexD))
			((ResSettlexDI)(ResSettlexD))
			((FramePeriodxDI)(FramePeriodxD))
			((SBRet10xEI)(SBRet10xE))
			((TestPixelxEI)(TestpixelxE))
			((ExtTriggerxEI)(ExtTriggerxE))
			((CDVSTestSRRowInxSO)(CDVSTestSRRowInxS))
			((CDVSTestSRRowClockxSO)(CDVSTestSRRowClockxS))
			((CDVSTestSRColInxSO)(CDVSTestSRColInxS))
			((CDVSTestSRColClockxSO)(CDVSTestSRColClockxS))
			((CDVSTestColMode0xSO)(CDVSTestColMode0xS))
			((CDVSTestColMode1xSO)(CDVSTestColMode1xS))
			((CDVSTestApsTxGatexSO)(CDVSTestApsTxGatexS))
			((ADCStateOutputLEDxSO)(ADCStateOutputLEDxS))
		)
		(_use (_entity . ADCStateMachine)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~13 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~13 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~132 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~134 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~136 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~138 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal IfClockxC ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ))))
		(_signal (_internal ADCclockxC ~extieee.std_logic_1164.STD_LOGIC 0 57 (_architecture (_uni ))))
		(_signal (_internal ResetxRB ~extieee.std_logic_1164.STD_LOGIC 0 58 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_signal (_internal ADCwordxD ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 59 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~1312 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_signal (_internal ADCdataxD ~STD_LOGIC_VECTOR{13~downto~0}~1312 0 60 (_architecture (_uni ))))
		(_signal (_internal ADCoexEB ~extieee.std_logic_1164.STD_LOGIC 0 61 (_architecture (_uni ))))
		(_signal (_internal ADCstbyxE ~extieee.std_logic_1164.STD_LOGIC 0 62 (_architecture (_uni ))))
		(_signal (_internal ADCovrxS ~extieee.std_logic_1164.STD_LOGIC 0 63 (_architecture (_uni ))))
		(_signal (_internal RegisterWritexE ~extieee.std_logic_1164.STD_LOGIC 0 64 (_architecture (_uni ))))
		(_signal (_internal SRLatchxE ~extieee.std_logic_1164.STD_LOGIC 0 65 (_architecture (_uni ))))
		(_signal (_internal RunADCxS ~extieee.std_logic_1164.STD_LOGIC 0 66 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 67 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal ExposurexD ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 67 (_architecture (_uni ))))
		(_signal (_internal ColSettlexD ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 68 (_architecture (_uni ))))
		(_signal (_internal RowSettlexD ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 69 (_architecture (_uni ))))
		(_signal (_internal ResSettlexD ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 70 (_architecture (_uni ))))
		(_signal (_internal FramePeriodxD ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 71 (_architecture (_uni ))))
		(_signal (_internal TestPixelxE ~extieee.std_logic_1164.STD_LOGIC 0 72 (_architecture (_uni ))))
		(_signal (_internal SBRet10xE ~extieee.std_logic_1164.STD_LOGIC 0 73 (_architecture (_uni ))))
		(_signal (_internal ExtTriggerxE ~extieee.std_logic_1164.STD_LOGIC 0 74 (_architecture (_uni ))))
		(_signal (_internal CDVSTestSRRowInxS ~extieee.std_logic_1164.STD_LOGIC 0 75 (_architecture (_uni ))))
		(_signal (_internal CDVSTestSRRowClockxS ~extieee.std_logic_1164.STD_LOGIC 0 76 (_architecture (_uni ))))
		(_signal (_internal CDVSTestSRColInxS ~extieee.std_logic_1164.STD_LOGIC 0 77 (_architecture (_uni ))))
		(_signal (_internal CDVSTestSRColClockxS ~extieee.std_logic_1164.STD_LOGIC 0 78 (_architecture (_uni ))))
		(_signal (_internal CDVSTestColMode0xS ~extieee.std_logic_1164.STD_LOGIC 0 79 (_architecture (_uni ))))
		(_signal (_internal CDVSTestColMode1xS ~extieee.std_logic_1164.STD_LOGIC 0 80 (_architecture (_uni ))))
		(_signal (_internal CDVSTestApsTxGatexS ~extieee.std_logic_1164.STD_LOGIC 0 81 (_architecture (_uni ))))
		(_signal (_internal ADCStateOutputLEDxS ~extieee.std_logic_1164.STD_LOGIC 0 82 (_architecture (_uni ))))
		(_constant (_internal Tpw_clk ~extSTD.STANDARD.TIME 0 84 (_architecture ((ns 4634391661857464543)))))
		(_process
			(clock_gen(_architecture 0 0 88 (_process (_wait_for)(_target(0)))))
			(line__94(_architecture 1 0 94 (_assignment (_simple)(_alias((ADCclockxC)(_string \"0"\)))(_target(1)))))
			(line__95(_architecture 2 0 95 (_assignment (_simple)(_target(2)))))
			(line__96(_architecture 3 0 96 (_assignment (_simple)(_target(3)))))
			(line__97(_architecture 4 0 97 (_assignment (_simple)(_target(4)))))
			(line__98(_architecture 5 0 98 (_assignment (_simple)(_alias((ADCoexEB)(_string \"0"\)))(_target(5)))))
			(line__99(_architecture 6 0 99 (_assignment (_simple)(_alias((ADCstbyxE)(_string \"0"\)))(_target(6)))))
			(line__100(_architecture 7 0 100 (_assignment (_simple)(_alias((RegisterWritexE)(_string \"0"\)))(_target(8)))))
			(line__101(_architecture 8 0 101 (_assignment (_simple)(_target(9)))))
			(line__102(_architecture 9 0 102 (_assignment (_simple)(_target(10)))))
			(line__103(_architecture 10 0 103 (_assignment (_simple)(_target(11)))))
			(line__104(_architecture 11 0 104 (_assignment (_simple)(_target(12)))))
			(line__105(_architecture 12 0 105 (_assignment (_simple)(_target(13)))))
			(line__106(_architecture 13 0 106 (_assignment (_simple)(_target(14)))))
			(line__107(_architecture 14 0 107 (_assignment (_simple)(_target(15)))))
			(line__108(_architecture 15 0 108 (_assignment (_simple)(_alias((TestPixelxE)(_string \"0"\)))(_target(16)))))
			(line__109(_architecture 16 0 109 (_assignment (_simple)(_alias((SBRet10xE)(_string \"0"\)))(_target(17)))))
			(line__110(_architecture 17 0 110 (_assignment (_simple)(_alias((ExtTriggerxE)(_string \"0"\)))(_target(18)))))
			(line__111(_architecture 18 0 111 (_assignment (_simple)(_alias((CDVSTestSRRowInxS)(_string \"0"\)))(_target(19)))))
			(line__112(_architecture 19 0 112 (_assignment (_simple)(_alias((CDVSTestSRRowClockxS)(_string \"0"\)))(_target(20)))))
			(line__113(_architecture 20 0 113 (_assignment (_simple)(_alias((CDVSTestSRColInxS)(_string \"0"\)))(_target(21)))))
			(line__114(_architecture 21 0 114 (_assignment (_simple)(_alias((CDVSTestSRColClockxS)(_string \"0"\)))(_target(22)))))
			(line__115(_architecture 22 0 115 (_assignment (_simple)(_alias((CDVSTestColMode0xS)(_string \"0"\)))(_target(23)))))
			(line__116(_architecture 23 0 116 (_assignment (_simple)(_alias((CDVSTestColMode1xS)(_string \"0"\)))(_target(24)))))
			(line__117(_architecture 24 0 117 (_assignment (_simple)(_alias((CDVSTestApsTxGatexS)(_string \"0"\)))(_target(25)))))
			(line__118(_architecture 25 0 118 (_assignment (_simple)(_alias((ADCStateOutputLEDxS)(_string \"0"\)))(_target(26)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
	(_static
		(33686274 50463491 771 )
		(67372036 67372036 67372036 1028 )
		(33686018 33686018 33686018 33686274 )
		(33686018 33686018 33686018 33751554 )
		(33686018 33686018 33686018 33686019 )
	)
	(_model . Behavioural 26 -1
	)
)
I 000051 55 13458         1374162682699 Behavioral
(_unit VHDL (adcstatemachine 0 25 (behavioral 0 57 ))
	(_version v63)
	(_time 1374162682700 2013.07.18 17:51:22)
	(_source (\./../../sourcecode/ADCStateMachine.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 262722222471713125207076377d73)
	(_entity
		(_time 1372368071665)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in ))))
		(_port (_internal ADCclockxCO ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_out ))))
		(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_port (_internal ADCwordxDI ~STD_LOGIC_VECTOR{9~downto~0}~12 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_port (_internal ADCoutxDO ~STD_LOGIC_VECTOR{13~downto~0}~12 0 32 (_entity (_out ))))
		(_port (_internal ADCstbyxEO ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ))))
		(_port (_internal ADCoexEBO ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ))))
		(_port (_internal ADCovrxSI ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal RegisterWritexEO ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
		(_port (_internal SRLatchxEI ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ))))
		(_port (_internal RunADCxSI ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal ExposurexDI ~STD_LOGIC_VECTOR{15~downto~0}~12 0 39 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal ColSettlexDI ~STD_LOGIC_VECTOR{15~downto~0}~122 0 40 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~124 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal RowSettlexDI ~STD_LOGIC_VECTOR{15~downto~0}~124 0 41 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~126 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal ResSettlexDI ~STD_LOGIC_VECTOR{15~downto~0}~126 0 42 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~128 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal FramePeriodxDI ~STD_LOGIC_VECTOR{15~downto~0}~128 0 43 (_entity (_in ))))
		(_port (_internal SBRet10xEI ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_in ))))
		(_port (_internal TestPixelxEI ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_in ))))
		(_port (_internal ExtTriggerxEI ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_in ))))
		(_port (_internal CDVSTestSRRowInxSO ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_out ))))
		(_port (_internal CDVSTestSRRowClockxSO ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_out ))))
		(_port (_internal CDVSTestSRColInxSO ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_out ))))
		(_port (_internal CDVSTestSRColClockxSO ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_out ))))
		(_port (_internal CDVSTestColMode0xSO ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_out ))))
		(_port (_internal CDVSTestColMode1xSO ~extieee.std_logic_1164.STD_LOGIC 0 52 (_entity (_out ))))
		(_port (_internal CDVSTestApsTxGatexSO ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_out ))))
		(_port (_internal ADCStateOutputLEDxSO ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_out ))))
		(_type (_internal ColState 0 58 (_enum1 stidle streset streleasereset ststartread streadreset stcountreset stnextreset stintegrate ststopintegrate streadsignal stcountsignal stnextsignal stwaitframe stresett stinitat streadresett stinitbt streadsignalt stwaitt (_to (i 0)(i 18)))))
		(_type (_internal RowState 0 59 (_enum1 stidle stfeedrow stinit stread stwrite strowdone stcolumndone stcolsettle (_to (i 0)(i 7)))))
		(_signal (_internal ResetxRB ~extieee.std_logic_1164.STD_LOGIC 0 61 (_architecture (_uni ))))
		(_signal (_internal StateColxDP ColState 0 64 (_architecture (_uni ))))
		(_signal (_internal StateColxDN ColState 0 64 (_architecture (_uni ))))
		(_signal (_internal StateRowxDP RowState 0 65 (_architecture (_uni ))))
		(_signal (_internal StateRowxDN RowState 0 65 (_architecture (_uni ))))
		(_signal (_internal ADCwordWritexE ~extieee.std_logic_1164.STD_LOGIC 0 66 (_architecture (_uni ))))
		(_signal (_internal ClockxC ~extieee.std_logic_1164.STD_LOGIC 0 67 (_architecture (_uni )(_event))))
		(_signal (_internal StateClockxC ~extieee.std_logic_1164.STD_LOGIC 0 68 (_architecture (_uni )(_event))))
		(_signal (_internal CDVSTestSRRowInxS ~extieee.std_logic_1164.STD_LOGIC 0 71 (_architecture (_uni ))))
		(_signal (_internal CDVSTestSRRowClockxS ~extieee.std_logic_1164.STD_LOGIC 0 71 (_architecture (_uni ))))
		(_signal (_internal CDVSTestSRColInxS ~extieee.std_logic_1164.STD_LOGIC 0 71 (_architecture (_uni ))))
		(_signal (_internal CDVSTestSRColClockxS ~extieee.std_logic_1164.STD_LOGIC 0 71 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 76 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal ADCoutMSBxS ~STD_LOGIC_VECTOR{3~downto~0}~13 0 76 (_architecture (_uni ))))
		(_signal (_internal StartPixelxS ~extieee.std_logic_1164.STD_LOGIC 0 77 (_internal (_uni ))))
		(_signal (_internal StartColxSN ~extieee.std_logic_1164.STD_LOGIC 0 78 (_architecture (_uni ))))
		(_signal (_internal StartColxSP ~extieee.std_logic_1164.STD_LOGIC 0 78 (_architecture (_uni ))))
		(_signal (_internal StartRowxSN ~extieee.std_logic_1164.STD_LOGIC 0 79 (_architecture (_uni ))))
		(_signal (_internal StartRowxSP ~extieee.std_logic_1164.STD_LOGIC 0 79 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{32~downto~0}~13 0 82 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 32)(i 0))))))
		(_signal (_internal DividerColxDP ~STD_LOGIC_VECTOR{32~downto~0}~13 0 82 (_architecture (_uni ))))
		(_signal (_internal DividerColxDN ~STD_LOGIC_VECTOR{32~downto~0}~13 0 82 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{16~downto~0}~13 0 83 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 16)(i 0))))))
		(_signal (_internal DividerRowxDP ~STD_LOGIC_VECTOR{16~downto~0}~13 0 83 (_architecture (_uni ))))
		(_signal (_internal DividerRowxDN ~STD_LOGIC_VECTOR{16~downto~0}~13 0 83 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{25~downto~0}~13 0 84 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 25)(i 0))))))
		(_signal (_internal ExposureTxD ~STD_LOGIC_VECTOR{25~downto~0}~13 0 84 (_architecture (_uni ))))
		(_signal (_internal FramePeriodxD ~STD_LOGIC_VECTOR{25~downto~0}~13 0 85 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 87 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal CountRowxDN ~STD_LOGIC_VECTOR{7~downto~0}~13 0 87 (_architecture (_uni ))))
		(_signal (_internal CountRowxDP ~STD_LOGIC_VECTOR{7~downto~0}~13 0 87 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~13 0 88 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_signal (_internal CountColxDN ~STD_LOGIC_VECTOR{17~downto~0}~13 0 88 (_architecture (_uni ))))
		(_signal (_internal CountColxDP ~STD_LOGIC_VECTOR{17~downto~0}~13 0 88 (_architecture (_uni ))))
		(_signal (_internal DoReadxS ~extieee.std_logic_1164.STD_LOGIC 0 89 (_architecture (_uni ))))
		(_signal (_internal ReadDonexS ~extieee.std_logic_1164.STD_LOGIC 0 89 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 90 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal ReadCyclexS ~STD_LOGIC_VECTOR{1~downto~0}~13 0 90 (_architecture (_uni ))))
		(_signal (_internal ColModexD ~STD_LOGIC_VECTOR{1~downto~0}~13 0 91 (_architecture (_uni ))))
		(_signal (_internal TxGatexE ~extieee.std_logic_1164.STD_LOGIC 0 92 (_architecture (_uni ))))
		(_constant (_internal SizeX ~extSTD.STANDARD.INTEGER 0 96 (_architecture ((i 240)))))
		(_constant (_internal SizeY ~extSTD.STANDARD.INTEGER 0 97 (_architecture ((i 180)))))
		(_process
			(line__101(_architecture 0 0 101 (_assignment (_simple)(_target(27))(_sensitivity(2)(18)))))
			(line__103(_architecture 1 0 103 (_assignment (_simple)(_alias((ClockxC)(ClockxCI)))(_target(33))(_sensitivity(0)))))
			(line__104(_architecture 2 0 104 (_assignment (_simple)(_alias((StateClockxC)(ClockxC)))(_target(34))(_sensitivity(33)))))
			(line__105(_architecture 3 0 105 (_assignment (_simple)(_target(1))(_sensitivity(33)))))
			(line__107(_architecture 4 0 107 (_assignment (_simple)(_alias((CDVSTestSRRowInxSO)(CDVSTestSRRowInxS)))(_target(19))(_sensitivity(35)))))
			(line__108(_architecture 5 0 108 (_assignment (_simple)(_alias((CDVSTestSRColInxSO)(CDVSTestSRColInxS)))(_target(21))(_sensitivity(37)))))
			(line__111(_architecture 6 0 111 (_assignment (_simple)(_alias((ADCoutxDO)(ADCoutMSBxS(d_3_0))(ADCwordxDI(d_9_0))))(_target(4))(_sensitivity(3(d_9_0))(39(d_3_0))))))
			(line__112(_architecture 7 0 112 (_assignment (_simple)(_target(39))(_sensitivity(42)(44)(57)))))
			(line__113(_architecture 8 0 113 (_assignment (_simple)(_alias((ADCstbyxEO)(_string \"0"\)))(_target(5)))))
			(line__114(_architecture 9 0 114 (_assignment (_simple)(_alias((ADCoexEBO)(_string \"0"\)))(_target(6)))))
			(line__116(_architecture 10 0 116 (_assignment (_simple)(_alias((CDVSTestColMode0xSO)(ColModexD(0))))(_target(23))(_sensitivity(58(0))))))
			(line__117(_architecture 11 0 117 (_assignment (_simple)(_target(24))(_sensitivity(17)(18)(58(1))))))
			(line__121(_architecture 12 0 121 (_assignment (_simple)(_alias((ADCStateOutputLEDxSO)(TestPixelxEI)))(_target(26))(_sensitivity(17)))))
			(line__123(_architecture 13 0 123 (_assignment (_simple)(_target(50))(_sensitivity(15)))))
			(line__124(_architecture 14 0 124 (_assignment (_simple)(_target(49))(_sensitivity(11)))))
			(line__126(_architecture 15 0 126 (_assignment (_simple)(_target(25))(_sensitivity(59)))))
			(p_col(_architecture 16 0 129 (_process (_simple)(_target(29)(37)(38)(41)(46)(53)(55)(57)(58)(59))(_sensitivity(10)(11)(12)(13)(14)(17)(28)(42)(45)(49)(50)(54)(56))(_read(38)))))
			(p_row(_architecture 17 0 333 (_process (_simple)(_target(8)(31)(32)(35)(36)(43)(48)(51)(56))(_sensitivity(12)(13)(28)(30)(47)(52)(55)(57))(_read(44)))))
			(p_memoryzing(_architecture 18 0 414 (_process (_target(28)(30)(42)(44)(45)(47)(52)(54))(_sensitivity(27)(34)(29)(31)(41)(43)(46)(48)(51)(53))(_dssslsensitivity 2))))
			(p_clock_chip(_architecture 19 0 451 (_process (_target(20)(22))(_sensitivity(27)(33)(36)(38))(_dssslsensitivity 2))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_static
		(33686018 33686018 770 )
		(514 )
		(771 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 514 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 2 )
		(515 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 514 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 2 )
		(770 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 )
		(33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 514 )
		(33686018 33686018 )
	)
	(_model . Behavioral 20 -1
	)
)
I 000051 55 2368          1374163216610 Behavioral
(_unit VHDL (wordregister 0 30 (behavioral 0 41 ))
	(_version v63)
	(_time 1374163216611 2013.07.18 18:00:16)
	(_source (\./../../sourcecode/wordRegister.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code c0ce9695969696d6c7c5d29a94)
	(_entity
		(_time 1372368066647)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_generic (_internal width ~extSTD.STANDARD.NATURAL 0 32 \14\ (_entity ((i 14)))))
		(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in )(_event))))
		(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal WriteEnablexEI ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{width-1~downto~0}~12 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
		(_port (_internal DataInxDI ~STD_LOGIC_VECTOR{width-1~downto~0}~12 0 37 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{width-1~downto~0}~122 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal DataOutxDO ~STD_LOGIC_VECTOR{width-1~downto~0}~122 0 38 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{width-1~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_signal (_internal StatexDP ~STD_LOGIC_VECTOR{width-1~downto~0}~13 0 44 (_architecture (_uni ))))
		(_signal (_internal StatexDN ~STD_LOGIC_VECTOR{width-1~downto~0}~13 0 44 (_architecture (_uni ))))
		(_process
			(p_memless(_architecture 0 0 49 (_process (_simple)(_target(6)(4))(_sensitivity(5)(2)(3)))))
			(p_memorizing(_architecture 1 0 61 (_process (_target(5))(_sensitivity(0)(1)(6))(_dssslsensitivity 2))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . Behavioral 5 -1
	)
)
I 000050 55 19399         1374163216712 Structure
(_unit VHDL (aerfifo 0 14 (structure 0 30 ))
	(_version v63)
	(_time 1374163216713 2013.07.18 18:00:16)
	(_source (\./../../sourcecode/AERfifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(machxo(components)))
	(_code 1d124e1a4c4b4b0b484e04474a)
	(_entity
		(_time 1372368066962)
		(_use (std(standard))(ieee(std_logic_1164))(machxo(components)))
	)
	(_component
		(fifo8ka
			(_object
				(_generic (_internal FULLPOINTER1 ~STD_LOGIC_VECTOR{13~downto~0}~13 0 47 (_entity -1 )))
				(_generic (_internal FULLPOINTER ~STD_LOGIC_VECTOR{13~downto~0}~132 0 48 (_entity -1 )))
				(_generic (_internal AFPOINTER1 ~STD_LOGIC_VECTOR{13~downto~0}~134 0 49 (_entity -1 )))
				(_generic (_internal AEPOINTER1 ~STD_LOGIC_VECTOR{13~downto~0}~136 0 50 (_entity -1 )))
				(_generic (_internal AFPOINTER ~STD_LOGIC_VECTOR{13~downto~0}~138 0 51 (_entity -1 )))
				(_generic (_internal AEPOINTER ~STD_LOGIC_VECTOR{13~downto~0}~1310 0 52 (_entity -1 )))
				(_generic (_internal CSDECODE_R ~STD_LOGIC_VECTOR{1~downto~0}~13 0 53 (_entity -1 )))
				(_generic (_internal CSDECODE_W ~STD_LOGIC_VECTOR{1~downto~0}~1312 0 54 (_entity -1 )))
				(_generic (_internal RESETMODE ~STRING~13 0 55 (_entity -1 )))
				(_generic (_internal REGMODE ~STRING~1313 0 55 (_entity -1 )))
				(_generic (_internal DATA_WIDTH_R ~extSTD.STANDARD.INTEGER 0 56 (_entity -1 )))
				(_generic (_internal DATA_WIDTH_W ~extSTD.STANDARD.INTEGER 0 56 (_entity -1 )))
				(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 58 (_entity (_in ))))
				(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 58 (_entity (_in ))))
				(_port (_internal DI2 ~extieee.std_logic_1164.STD_LOGIC 0 58 (_entity (_in ))))
				(_port (_internal DI3 ~extieee.std_logic_1164.STD_LOGIC 0 59 (_entity (_in ))))
				(_port (_internal DI4 ~extieee.std_logic_1164.STD_LOGIC 0 59 (_entity (_in ))))
				(_port (_internal DI5 ~extieee.std_logic_1164.STD_LOGIC 0 59 (_entity (_in ))))
				(_port (_internal DI6 ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_in ))))
				(_port (_internal DI7 ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_in ))))
				(_port (_internal DI8 ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_in ))))
				(_port (_internal DI9 ~extieee.std_logic_1164.STD_LOGIC 0 61 (_entity (_in ))))
				(_port (_internal DI10 ~extieee.std_logic_1164.STD_LOGIC 0 61 (_entity (_in ))))
				(_port (_internal DI11 ~extieee.std_logic_1164.STD_LOGIC 0 61 (_entity (_in ))))
				(_port (_internal DI12 ~extieee.std_logic_1164.STD_LOGIC 0 62 (_entity (_in ))))
				(_port (_internal DI13 ~extieee.std_logic_1164.STD_LOGIC 0 62 (_entity (_in ))))
				(_port (_internal DI14 ~extieee.std_logic_1164.STD_LOGIC 0 63 (_entity (_in ))))
				(_port (_internal DI15 ~extieee.std_logic_1164.STD_LOGIC 0 63 (_entity (_in ))))
				(_port (_internal DI16 ~extieee.std_logic_1164.STD_LOGIC 0 64 (_entity (_in ))))
				(_port (_internal DI17 ~extieee.std_logic_1164.STD_LOGIC 0 64 (_entity (_in ))))
				(_port (_internal DI18 ~extieee.std_logic_1164.STD_LOGIC 0 65 (_entity (_in ))))
				(_port (_internal DI19 ~extieee.std_logic_1164.STD_LOGIC 0 65 (_entity (_in ))))
				(_port (_internal DI20 ~extieee.std_logic_1164.STD_LOGIC 0 66 (_entity (_in ))))
				(_port (_internal DI21 ~extieee.std_logic_1164.STD_LOGIC 0 66 (_entity (_in ))))
				(_port (_internal DI22 ~extieee.std_logic_1164.STD_LOGIC 0 67 (_entity (_in ))))
				(_port (_internal DI23 ~extieee.std_logic_1164.STD_LOGIC 0 67 (_entity (_in ))))
				(_port (_internal DI24 ~extieee.std_logic_1164.STD_LOGIC 0 68 (_entity (_in ))))
				(_port (_internal DI25 ~extieee.std_logic_1164.STD_LOGIC 0 68 (_entity (_in ))))
				(_port (_internal DI26 ~extieee.std_logic_1164.STD_LOGIC 0 69 (_entity (_in ))))
				(_port (_internal DI27 ~extieee.std_logic_1164.STD_LOGIC 0 69 (_entity (_in ))))
				(_port (_internal DI28 ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_in ))))
				(_port (_internal DI29 ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_in ))))
				(_port (_internal DI30 ~extieee.std_logic_1164.STD_LOGIC 0 71 (_entity (_in ))))
				(_port (_internal DI31 ~extieee.std_logic_1164.STD_LOGIC 0 71 (_entity (_in ))))
				(_port (_internal DI32 ~extieee.std_logic_1164.STD_LOGIC 0 72 (_entity (_in ))))
				(_port (_internal DI33 ~extieee.std_logic_1164.STD_LOGIC 0 72 (_entity (_in ))))
				(_port (_internal DI34 ~extieee.std_logic_1164.STD_LOGIC 0 73 (_entity (_in ))))
				(_port (_internal DI35 ~extieee.std_logic_1164.STD_LOGIC 0 73 (_entity (_in ))))
				(_port (_internal FULLI ~extieee.std_logic_1164.STD_LOGIC 0 74 (_entity (_in ))))
				(_port (_internal CSW0 ~extieee.std_logic_1164.STD_LOGIC 0 74 (_entity (_in ))))
				(_port (_internal CSW1 ~extieee.std_logic_1164.STD_LOGIC 0 75 (_entity (_in ))))
				(_port (_internal EMPTYI ~extieee.std_logic_1164.STD_LOGIC 0 75 (_entity (_in ))))
				(_port (_internal CSR0 ~extieee.std_logic_1164.STD_LOGIC 0 76 (_entity (_in ))))
				(_port (_internal CSR1 ~extieee.std_logic_1164.STD_LOGIC 0 76 (_entity (_in ))))
				(_port (_internal WE ~extieee.std_logic_1164.STD_LOGIC 0 76 (_entity (_in ))))
				(_port (_internal RE ~extieee.std_logic_1164.STD_LOGIC 0 77 (_entity (_in ))))
				(_port (_internal CLKW ~extieee.std_logic_1164.STD_LOGIC 0 77 (_entity (_in ))))
				(_port (_internal CLKR ~extieee.std_logic_1164.STD_LOGIC 0 77 (_entity (_in ))))
				(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 78 (_entity (_in ))))
				(_port (_internal RPRST ~extieee.std_logic_1164.STD_LOGIC 0 78 (_entity (_in ))))
				(_port (_internal DO0 ~extieee.std_logic_1164.STD_LOGIC 0 79 (_entity (_out ))))
				(_port (_internal DO1 ~extieee.std_logic_1164.STD_LOGIC 0 79 (_entity (_out ))))
				(_port (_internal DO2 ~extieee.std_logic_1164.STD_LOGIC 0 80 (_entity (_out ))))
				(_port (_internal DO3 ~extieee.std_logic_1164.STD_LOGIC 0 80 (_entity (_out ))))
				(_port (_internal DO4 ~extieee.std_logic_1164.STD_LOGIC 0 81 (_entity (_out ))))
				(_port (_internal DO5 ~extieee.std_logic_1164.STD_LOGIC 0 81 (_entity (_out ))))
				(_port (_internal DO6 ~extieee.std_logic_1164.STD_LOGIC 0 82 (_entity (_out ))))
				(_port (_internal DO7 ~extieee.std_logic_1164.STD_LOGIC 0 82 (_entity (_out ))))
				(_port (_internal DO8 ~extieee.std_logic_1164.STD_LOGIC 0 83 (_entity (_out ))))
				(_port (_internal DO9 ~extieee.std_logic_1164.STD_LOGIC 0 83 (_entity (_out ))))
				(_port (_internal DO10 ~extieee.std_logic_1164.STD_LOGIC 0 84 (_entity (_out ))))
				(_port (_internal DO11 ~extieee.std_logic_1164.STD_LOGIC 0 84 (_entity (_out ))))
				(_port (_internal DO12 ~extieee.std_logic_1164.STD_LOGIC 0 85 (_entity (_out ))))
				(_port (_internal DO13 ~extieee.std_logic_1164.STD_LOGIC 0 85 (_entity (_out ))))
				(_port (_internal DO14 ~extieee.std_logic_1164.STD_LOGIC 0 86 (_entity (_out ))))
				(_port (_internal DO15 ~extieee.std_logic_1164.STD_LOGIC 0 86 (_entity (_out ))))
				(_port (_internal DO16 ~extieee.std_logic_1164.STD_LOGIC 0 87 (_entity (_out ))))
				(_port (_internal DO17 ~extieee.std_logic_1164.STD_LOGIC 0 87 (_entity (_out ))))
				(_port (_internal DO18 ~extieee.std_logic_1164.STD_LOGIC 0 88 (_entity (_out ))))
				(_port (_internal DO19 ~extieee.std_logic_1164.STD_LOGIC 0 88 (_entity (_out ))))
				(_port (_internal DO20 ~extieee.std_logic_1164.STD_LOGIC 0 89 (_entity (_out ))))
				(_port (_internal DO21 ~extieee.std_logic_1164.STD_LOGIC 0 89 (_entity (_out ))))
				(_port (_internal DO22 ~extieee.std_logic_1164.STD_LOGIC 0 90 (_entity (_out ))))
				(_port (_internal DO23 ~extieee.std_logic_1164.STD_LOGIC 0 90 (_entity (_out ))))
				(_port (_internal DO24 ~extieee.std_logic_1164.STD_LOGIC 0 91 (_entity (_out ))))
				(_port (_internal DO25 ~extieee.std_logic_1164.STD_LOGIC 0 91 (_entity (_out ))))
				(_port (_internal DO26 ~extieee.std_logic_1164.STD_LOGIC 0 92 (_entity (_out ))))
				(_port (_internal DO27 ~extieee.std_logic_1164.STD_LOGIC 0 92 (_entity (_out ))))
				(_port (_internal DO28 ~extieee.std_logic_1164.STD_LOGIC 0 93 (_entity (_out ))))
				(_port (_internal DO29 ~extieee.std_logic_1164.STD_LOGIC 0 93 (_entity (_out ))))
				(_port (_internal DO30 ~extieee.std_logic_1164.STD_LOGIC 0 94 (_entity (_out ))))
				(_port (_internal DO31 ~extieee.std_logic_1164.STD_LOGIC 0 94 (_entity (_out ))))
				(_port (_internal DO32 ~extieee.std_logic_1164.STD_LOGIC 0 95 (_entity (_out ))))
				(_port (_internal DO33 ~extieee.std_logic_1164.STD_LOGIC 0 95 (_entity (_out ))))
				(_port (_internal DO34 ~extieee.std_logic_1164.STD_LOGIC 0 96 (_entity (_out ))))
				(_port (_internal DO35 ~extieee.std_logic_1164.STD_LOGIC 0 96 (_entity (_out ))))
				(_port (_internal EF ~extieee.std_logic_1164.STD_LOGIC 0 97 (_entity (_out ))))
				(_port (_internal AEF ~extieee.std_logic_1164.STD_LOGIC 0 97 (_entity (_out ))))
				(_port (_internal AFF ~extieee.std_logic_1164.STD_LOGIC 0 97 (_entity (_out ))))
				(_port (_internal FF ~extieee.std_logic_1164.STD_LOGIC 0 98 (_entity (_out ))))
			)
		)
		(vhi
			(_object
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_out ))))
			)
		)
		(vlo
			(_object
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_out ))))
			)
		)
	)
	(_instantiation AERfifo_0_1 0 140 (_component fifo8ka )
		(_generic
			((FULLPOINTER1)(_string \"01111111110001"\))
			((FULLPOINTER)(_string \"01111111111001"\))
			((AFPOINTER1)(_string \"00011111010001"\))
			((AEPOINTER1)(_string \"00000001011111"\))
			((AFPOINTER)(_string \"00011111011001"\))
			((AEPOINTER)(_string \"00000001010111"\))
			((CSDECODE_R)(_string \"11"\))
			((CSDECODE_W)(_string \"11"\))
			((RESETMODE)(_string \"ASYNC"\))
			((REGMODE)(_string \"NOREG"\))
			((DATA_WIDTH_R)((i 9)))
			((DATA_WIDTH_W)((i 9)))
		)
		(_port
			((DI0)(Data(0)))
			((DI1)(Data(1)))
			((DI2)(Data(2)))
			((DI3)(Data(3)))
			((DI4)(Data(4)))
			((DI5)(Data(5)))
			((DI6)(Data(6)))
			((DI7)(Data(7)))
			((DI8)(Data(8)))
			((DI9)(scuba_vlo))
			((DI10)(scuba_vlo))
			((DI11)(scuba_vlo))
			((DI12)(scuba_vlo))
			((DI13)(scuba_vlo))
			((DI14)(scuba_vlo))
			((DI15)(scuba_vlo))
			((DI16)(scuba_vlo))
			((DI17)(scuba_vlo))
			((DI18)(scuba_vlo))
			((DI19)(scuba_vlo))
			((DI20)(scuba_vlo))
			((DI21)(scuba_vlo))
			((DI22)(scuba_vlo))
			((DI23)(scuba_vlo))
			((DI24)(scuba_vlo))
			((DI25)(scuba_vlo))
			((DI26)(scuba_vlo))
			((DI27)(scuba_vlo))
			((DI28)(scuba_vlo))
			((DI29)(scuba_vlo))
			((DI30)(scuba_vlo))
			((DI31)(scuba_vlo))
			((DI32)(scuba_vlo))
			((DI33)(scuba_vlo))
			((DI34)(scuba_vlo))
			((DI35)(scuba_vlo))
			((FULLI)(Full_int))
			((CSW0)(scuba_vhi))
			((CSW1)(scuba_vhi))
			((EMPTYI)(Empty_int))
			((CSR0)(scuba_vhi))
			((CSR1)(scuba_vhi))
			((WE)(WrEn))
			((RE)(RdEn))
			((CLKW)(WrClock))
			((CLKR)(RdClock))
			((RST)(Reset))
			((RPRST)(RPReset))
			((DO0)(Q(0)))
			((DO1)(Q(1)))
			((DO2)(Q(2)))
			((DO3)(Q(3)))
			((DO4)(Q(4)))
			((DO5)(Q(5)))
			((DO6)(Q(6)))
			((DO7)(Q(7)))
			((DO8)(Q(8)))
			((DO9)(_open))
			((DO10)(_open))
			((DO11)(_open))
			((DO12)(_open))
			((DO13)(_open))
			((DO14)(_open))
			((DO15)(_open))
			((DO16)(_open))
			((DO17)(_open))
			((DO18)(_open))
			((DO19)(_open))
			((DO20)(_open))
			((DO21)(_open))
			((DO22)(_open))
			((DO23)(_open))
			((DO24)(_open))
			((DO25)(_open))
			((DO26)(_open))
			((DO27)(_open))
			((DO28)(_open))
			((DO29)(_open))
			((DO30)(_open))
			((DO31)(_open))
			((DO32)(_open))
			((DO33)(_open))
			((DO34)(_open))
			((DO35)(_open))
			((EF)(Empty_int))
			((AEF)(AlmostEmpty))
			((AFF)(AlmostFull))
			((FF)(Full_int))
		)
		(_use (_entity machxo fifo8ka)
			(_generic
				((DATA_WIDTH_W)((i 9)))
				((DATA_WIDTH_R)((i 9)))
				((REGMODE)(_string \"NOREG"\))
				((RESETMODE)(_string \"ASYNC"\))
				((CSDECODE_W)(_string \"11"\))
				((CSDECODE_R)(_string \"11"\))
				((AEPOINTER)(_string \"00000001010111"\))
				((AEPOINTER1)(_string \"00000001011111"\))
				((AFPOINTER)(_string \"00011111011001"\))
				((AFPOINTER1)(_string \"00011111010001"\))
				((FULLPOINTER)(_string \"01111111111001"\))
				((FULLPOINTER1)(_string \"01111111110001"\))
			)
		)
	)
	(_instantiation scuba_vhi_inst 0 173 (_component vhi )
		(_port
			((Z)(scuba_vhi))
		)
		(_use (_entity machxo vhi)
		)
	)
	(_instantiation scuba_vlo_inst 0 176 (_component vlo )
		(_port
			((Z)(scuba_vlo))
		)
		(_use (_entity machxo vlo)
		)
	)
	(_instantiation AERfifo_1_0 0 179 (_component fifo8ka )
		(_generic
			((FULLPOINTER1)(_string \"00000000000000"\))
			((FULLPOINTER)(_string \"11111111111111"\))
			((AFPOINTER1)(_string \"00000000000000"\))
			((AEPOINTER1)(_string \"00000000000000"\))
			((AFPOINTER)(_string \"11111111111111"\))
			((AEPOINTER)(_string \"11111111111111"\))
			((CSDECODE_R)(_string \"11"\))
			((CSDECODE_W)(_string \"11"\))
			((RESETMODE)(_string \"ASYNC"\))
			((REGMODE)(_string \"NOREG"\))
			((DATA_WIDTH_R)((i 9)))
			((DATA_WIDTH_W)((i 9)))
		)
		(_port
			((DI0)(Data(9)))
			((DI1)(Data(10)))
			((DI2)(Data(11)))
			((DI3)(Data(12)))
			((DI4)(Data(13)))
			((DI5)(Data(14)))
			((DI6)(Data(15)))
			((DI7)(scuba_vlo))
			((DI8)(scuba_vlo))
			((DI9)(scuba_vlo))
			((DI10)(scuba_vlo))
			((DI11)(scuba_vlo))
			((DI12)(scuba_vlo))
			((DI13)(scuba_vlo))
			((DI14)(scuba_vlo))
			((DI15)(scuba_vlo))
			((DI16)(scuba_vlo))
			((DI17)(scuba_vlo))
			((DI18)(scuba_vlo))
			((DI19)(scuba_vlo))
			((DI20)(scuba_vlo))
			((DI21)(scuba_vlo))
			((DI22)(scuba_vlo))
			((DI23)(scuba_vlo))
			((DI24)(scuba_vlo))
			((DI25)(scuba_vlo))
			((DI26)(scuba_vlo))
			((DI27)(scuba_vlo))
			((DI28)(scuba_vlo))
			((DI29)(scuba_vlo))
			((DI30)(scuba_vlo))
			((DI31)(scuba_vlo))
			((DI32)(scuba_vlo))
			((DI33)(scuba_vlo))
			((DI34)(scuba_vlo))
			((DI35)(scuba_vlo))
			((FULLI)(Full_int))
			((CSW0)(scuba_vhi))
			((CSW1)(scuba_vhi))
			((EMPTYI)(Empty_int))
			((CSR0)(scuba_vhi))
			((CSR1)(scuba_vhi))
			((WE)(WrEn))
			((RE)(RdEn))
			((CLKW)(WrClock))
			((CLKR)(RdClock))
			((RST)(Reset))
			((RPRST)(RPReset))
			((DO0)(Q(9)))
			((DO1)(Q(10)))
			((DO2)(Q(11)))
			((DO3)(Q(12)))
			((DO4)(Q(13)))
			((DO5)(Q(14)))
			((DO6)(Q(15)))
			((DO7)(_open))
			((DO8)(_open))
			((DO9)(_open))
			((DO10)(_open))
			((DO11)(_open))
			((DO12)(_open))
			((DO13)(_open))
			((DO14)(_open))
			((DO15)(_open))
			((DO16)(_open))
			((DO17)(_open))
			((DO18)(_open))
			((DO19)(_open))
			((DO20)(_open))
			((DO21)(_open))
			((DO22)(_open))
			((DO23)(_open))
			((DO24)(_open))
			((DO25)(_open))
			((DO26)(_open))
			((DO27)(_open))
			((DO28)(_open))
			((DO29)(_open))
			((DO30)(_open))
			((DO31)(_open))
			((DO32)(_open))
			((DO33)(_open))
			((DO34)(_open))
			((DO35)(_open))
			((EF)(_open))
			((AEF)(_open))
			((AFF)(_open))
			((FF)(_open))
		)
		(_use (_entity machxo fifo8ka)
			(_generic
				((DATA_WIDTH_W)((i 9)))
				((DATA_WIDTH_R)((i 9)))
				((REGMODE)(_string \"NOREG"\))
				((RESETMODE)(_string \"ASYNC"\))
				((CSDECODE_W)(_string \"11"\))
				((CSDECODE_R)(_string \"11"\))
				((AEPOINTER)(_string \"11111111111111"\))
				((AEPOINTER1)(_string \"00000000000000"\))
				((AFPOINTER)(_string \"11111111111111"\))
				((AFPOINTER1)(_string \"00000000000000"\))
				((FULLPOINTER)(_string \"11111111111111"\))
				((FULLPOINTER1)(_string \"00000000000000"\))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal Data ~STD_LOGIC_VECTOR{15~downto~0}~12 0 16 (_entity (_in ))))
		(_port (_internal WrClock ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
		(_port (_internal RdClock ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
		(_port (_internal WrEn ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_in ))))
		(_port (_internal RdEn ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_in ))))
		(_port (_internal Reset ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_in ))))
		(_port (_internal RPReset ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal Q ~STD_LOGIC_VECTOR{15~downto~0}~122 0 23 (_entity (_out ))))
		(_port (_internal Empty ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_out ))))
		(_port (_internal Full ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_out ))))
		(_port (_internal AlmostEmpty ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_out ))))
		(_port (_internal AlmostFull ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_out ))))
		(_signal (_internal scuba_vhi ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_signal (_internal Empty_int ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal Full_int ~extieee.std_logic_1164.STD_LOGIC 0 35 (_architecture (_uni ))))
		(_signal (_internal scuba_vlo ~extieee.std_logic_1164.STD_LOGIC 0 36 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~13 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~132 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~134 0 49 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~136 0 50 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~138 0 51 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~1310 0 52 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 53 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1312 0 54 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_type (_internal ~STRING~13 0 55 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_type (_internal ~STRING~1313 0 55 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_process
			(line__211(_architecture 0 0 211 (_assignment (_simple)(_alias((Empty)(Empty_int)))(_target(8))(_sensitivity(13)))))
			(line__212(_architecture 1 0 212 (_assignment (_simple)(_alias((Full)(Full_int)))(_target(9))(_sensitivity(14)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_model . Structure 2 -1
	)
)
I 000033 55 1433 0 structure_con
(_configuration VHDL (structure_con 0 217 (AERfifo))
	(_version v63)
	(_time 1374163216723 2013.07.18 18:00:16)
	(_source (\./../../sourcecode/AERfifo.vhd\))
	(_use (std(standard))(machxo(components))(ieee(std_logic_1164)))
	(_code 2d237c287d7b7b3a28233e7678)
	(_architecture Structure
		(_instantiation AERfifo_0_1
			(_entity machxo fifo8ka V
				(_generic
					((DATA_WIDTH_W)(_code 0))
					((DATA_WIDTH_R)(_code 1))
					((REGMODE)(_code 2))
					((RESETMODE)(_code 3))
					((CSDECODE_W)(_code 4))
					((CSDECODE_R)(_code 5))
					((AEPOINTER)(_code 6))
					((AEPOINTER1)(_code 7))
					((AFPOINTER)(_code 8))
					((AFPOINTER1)(_code 9))
					((FULLPOINTER)(_code 10))
					((FULLPOINTER1)(_code 11))
				)
			)
		)
		(_instantiation scuba_vhi_inst
			(_entity machxo vhi V
			)
		)
		(_instantiation scuba_vlo_inst
			(_entity machxo vlo V
			)
		)
		(_instantiation AERfifo_1_0
			(_entity machxo fifo8ka V
				(_generic
					((DATA_WIDTH_W)(_code 12))
					((DATA_WIDTH_R)(_code 13))
					((REGMODE)(_code 14))
					((RESETMODE)(_code 15))
					((CSDECODE_W)(_code 16))
					((CSDECODE_R)(_code 17))
					((AEPOINTER)(_code 18))
					((AEPOINTER1)(_code 19))
					((AFPOINTER)(_code 20))
					((AFPOINTER1)(_code 21))
					((FULLPOINTER)(_code 22))
					((FULLPOINTER1)(_code 23))
				)
			)
		)
		(_model . Structure_CON__AERfifo__Structure__code__0 24 -1
		)
	)
)
I 000050 55 5069          1374163216801 Structure
(_unit VHDL (clockgen 0 14 (structure 0 24 ))
	(_version v63)
	(_time 1374163216802 2013.07.18 18:00:16)
	(_source (\./../../sourcecode/clockgen.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(machxo(components)))
	(_code 7b742a7a7a2c796d7d7539212d)
	(_entity
		(_time 1372368067259)
		(_use (std(standard))(ieee(std_logic_1164))(machxo(components)))
	)
	(_component
		(vlo
			(_object
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
			)
		)
		(ehxpllc
			(_object
				(_generic (_internal DUTY ~extSTD.STANDARD.INTEGER 0 36 (_entity -1 )))
				(_generic (_internal PHASEADJ ~extSTD.STANDARD.INTEGER 0 36 (_entity -1 )))
				(_generic (_internal DELAY_CNTL ~STRING~13 0 37 (_entity -1 )))
				(_generic (_internal CLKOK_DIV ~extSTD.STANDARD.INTEGER 0 37 (_entity -1 )))
				(_generic (_internal FDEL ~extSTD.STANDARD.INTEGER 0 38 (_entity -1 )))
				(_generic (_internal CLKFB_DIV ~extSTD.STANDARD.INTEGER 0 38 (_entity -1 )))
				(_generic (_internal CLKOP_DIV ~extSTD.STANDARD.INTEGER 0 39 (_entity -1 )))
				(_generic (_internal CLKI_DIV ~extSTD.STANDARD.INTEGER 0 39 (_entity -1 )))
				(_port (_internal CLKI ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ))))
				(_port (_internal CLKFB ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ))))
				(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ))))
				(_port (_internal DDAMODE ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_in ))))
				(_port (_internal DDAIZR ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_in ))))
				(_port (_internal DDAILAG ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_in ))))
				(_port (_internal DDAIDEL0 ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ))))
				(_port (_internal DDAIDEL1 ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ))))
				(_port (_internal DDAIDEL2 ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ))))
				(_port (_internal CLKOP ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_out ))))
				(_port (_internal CLKOS ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_out ))))
				(_port (_internal CLKOK ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_out ))))
				(_port (_internal CLKINTFB ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_out ))))
				(_port (_internal LOCK ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_out ))))
			)
		)
	)
	(_instantiation scuba_vlo_inst 0 79 (_component vlo )
		(_port
			((Z)(scuba_vlo))
		)
		(_use (_entity machxo vlo)
		)
	)
	(_instantiation PLLCInst_0 0 82 (_component ehxpllc )
		(_generic
			((DUTY)((i 4)))
			((PHASEADJ)((i 0)))
			((DELAY_CNTL)(_string \"STATIC"\))
			((CLKOK_DIV)((i 2)))
			((FDEL)((i 0)))
			((CLKFB_DIV)((i 3)))
			((CLKOP_DIV)((i 8)))
			((CLKI_DIV)((i 1)))
		)
		(_port
			((CLKI)(CLK))
			((CLKFB)(CLKOP_t))
			((RST)(RESET))
			((DDAMODE)(scuba_vlo))
			((DDAIZR)(scuba_vlo))
			((DDAILAG)(scuba_vlo))
			((DDAIDEL0)(scuba_vlo))
			((DDAIDEL1)(scuba_vlo))
			((DDAIDEL2)(scuba_vlo))
			((CLKOP)(CLKOP_t))
			((CLKOS)(_open))
			((CLKOK)(_open))
			((CLKINTFB)(_open))
			((LOCK)(LOCK))
		)
		(_use (_entity machxo ehxpllc)
			(_generic
				((CLKI_DIV)((i 1)))
				((CLKFB_DIV)((i 3)))
				((CLKOP_DIV)((i 8)))
				((CLKOK_DIV)((i 2)))
				((PHASEADJ)((i 0)))
				((FDEL)((i 0)))
				((DUTY)((i 4)))
				((DELAY_CNTL)(_string \"STATIC"\))
			)
			(_port
				((clki)(CLKI))
				((clkfb)(CLKFB))
				((rst)(RST))
				((ddamode)(DDAMODE))
				((ddaizr)(DDAIZR))
				((ddailag)(DDAILAG))
				((ddaidel0)(DDAIDEL0))
				((ddaidel1)(DDAIDEL1))
				((ddaidel2)(DDAIDEL2))
				((clkos)(CLKOS))
				((clkop)(CLKOP))
				((clkok)(CLKOK))
				((lock)(LOCK))
				((clkintfb)(CLKINTFB))
			)
		)
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
		(_port (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
		(_port (_internal CLKOP ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_out ))))
		(_port (_internal LOCK ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_out ))))
		(_signal (_internal scuba_vlo ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ))))
		(_signal (_internal CLKOP_t ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_type (_internal ~STRING~13 0 37 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_process
			(line__94(_architecture 0 0 94 (_assignment (_simple)(_alias((CLKOP)(CLKOP_t)))(_target(2))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
	)
	(_model . Structure 1 -1
	)
)
I 000033 55 1120 0 structure_con
(_configuration VHDL (structure_con 0 99 (clockgen))
	(_version v63)
	(_time 1374163216809 2013.07.18 18:00:16)
	(_source (\./../../sourcecode/clockgen.vhd\))
	(_use (std(standard))(machxo(components))(ieee(std_logic_1164)))
	(_code 7b752a7b2d2d2d6c7e7a68202e)
	(_architecture Structure
		(_instantiation scuba_vlo_inst
			(_entity machxo vlo V
			)
		)
		(_instantiation PLLCInst_0
			(_entity machxo ehxpllc V
				(_generic
					((CLKI_DIV)(_code 0))
					((CLKFB_DIV)(_code 1))
					((CLKOP_DIV)(_code 2))
					((CLKOK_DIV)(_code 3))
					((PHASEADJ)(_code 4))
					((FDEL)(_code 5))
					((DUTY)(_code 6))
					((DELAY_CNTL)(_code 7))
				)
				(_port
					((clki)(CLKI))
					((clkfb)(CLKFB))
					((rst)(RST))
					((ddamode)(DDAMODE))
					((ddaizr)(DDAIZR))
					((ddailag)(DDAILAG))
					((ddaidel0)(DDAIDEL0))
					((ddaidel1)(DDAIDEL1))
					((ddaidel2)(DDAIDEL2))
					((clkos)(CLKOS))
					((clkop)(CLKOP))
					((clkok)(CLKOK))
					((lock)(LOCK))
					((clkintfb)(CLKINTFB))
				)
			)
		)
		(_model . Structure_CON__clockgen__Structure__code__0 8 -1
		)
	)
)
I 000051 55 1879          1374163216868 Behavioral
(_unit VHDL (earlypakettimer 0 25 (behavioral 0 33 ))
	(_version v63)
	(_time 1374163216869 2013.07.18 18:00:16)
	(_source (\./../../sourcecode/earlyPaketTimer.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code b9b6eeedb1efefafe9bea0e2e8)
	(_entity
		(_time 1372368067550)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in )(_event))))
		(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in ))))
		(_port (_internal ClearxSI ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal TimerExpiredxSO ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{20~downto~0}~13 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 20)(i 0))))))
		(_signal (_internal CountxDN ~STD_LOGIC_VECTOR{20~downto~0}~13 0 36 (_architecture (_uni ))))
		(_signal (_internal CountxDP ~STD_LOGIC_VECTOR{20~downto~0}~13 0 36 (_architecture (_uni ))))
		(_process
			(p_memless(_architecture 0 0 41 (_process (_simple)(_target(4)(3))(_sensitivity(5)(2)))))
			(p_memoryzing(_architecture 1 0 55 (_process (_target(5))(_sensitivity(0)(1)(4))(_dssslsensitivity 2))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 33686018 2 )
	)
	(_model . Behavioral 2 -1
	)
)
I 000051 55 1665          1374163216924 Behavioral
(_unit VHDL (eventbeforeoverflow 0 30 (behavioral 0 39 ))
	(_version v63)
	(_time 1374163216925 2013.07.18 18:00:16)
	(_source (\./../../sourcecode/EventBeforeOverflow.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code f8f7afa9f6afa9eeaea9eca2ab)
	(_entity
		(_time 1372368067881)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in )(_event))))
		(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal OverflowxDI ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal EventxDI ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal EventBeforeOverflowxDO ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
		(_type (_internal state 0 40 (_enum1 stidle stevent stoverflow (_to (i 0)(i 2)))))
		(_signal (_internal StatexDP state 0 42 (_architecture (_uni ))))
		(_signal (_internal StatexDN state 0 42 (_architecture (_uni ))))
		(_process
			(p_memless(_architecture 0 0 47 (_process (_simple)(_target(6)(4))(_sensitivity(5)(2)(3)))))
			(p_memorizing(_architecture 1 0 74 (_process (_target(5))(_sensitivity(0)(1)(6))(_dssslsensitivity 2))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Behavioral 2 -1
	)
)
I 000051 55 1935          1374163216978 Behavioral
(_unit VHDL (eventcounter 0 26 (behavioral 0 35 ))
	(_version v63)
	(_time 1374163216979 2013.07.18 18:00:16)
	(_source (\./../../sourcecode/eventCounter.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 27287122267076317125337d75)
	(_entity
		(_time 1372368068203)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal ClearxSI ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal IncrementxSI ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal OverflowxSO ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{8~downto~0}~13 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_signal (_internal CountxDP ~STD_LOGIC_VECTOR{8~downto~0}~13 0 37 (_architecture (_uni ))))
		(_signal (_internal CountxDN ~STD_LOGIC_VECTOR{8~downto~0}~13 0 37 (_architecture (_uni ))))
		(_process
			(p_memoryless(_architecture 0 0 41 (_process (_simple)(_target(6)(4))(_sensitivity(5)(2)(3)))))
			(p_memoryzing(_architecture 1 0 61 (_process (_target(5))(_sensitivity(0)(1)(6))(_dssslsensitivity 2))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33686018 2 )
		(33686018 33686018 2 )
		(33686018 33686018 2 )
	)
	(_model . Behavioral 2 -1
	)
)
I 000051 55 3232          1374163217034 Behavioral
(_unit VHDL (fifostatemachine 0 25 (behavioral 0 53 ))
	(_version v63)
	(_time 1374163217035 2013.07.18 18:00:17)
	(_source (\./../../sourcecode/fifoStatemachine.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 656a306569323773346b763e30)
	(_entity
		(_time 1372368068503)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in )(_event))))
		(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in ))))
		(_port (_internal RunxSI ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal FifoTransactionxSO ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
		(_port (_internal FX2FifoInFullxSBI ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal FifoEmptyxSI ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
		(_port (_internal FifoReadxEO ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_out ))))
		(_port (_internal FX2FifoWritexEBO ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_out ))))
		(_port (_internal FX2FifoPktEndxSBO ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal FX2FifoAddressxDO ~STD_LOGIC_VECTOR{1~downto~0}~12 0 42 (_entity (_out ))))
		(_port (_internal IncEventCounterxSO ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_out ))))
		(_port (_internal ResetEventCounterxSO ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_out ))))
		(_port (_internal ResetEarlyPaketTimerxSO ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_out ))))
		(_port (_internal EarlyPaketTimerOverflowxSI ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_in ))))
		(_type (_internal state 0 54 (_enum1 stidle stearlypaket1 stsetupwrite1 stwrite (_to (i 0)(i 3)))))
		(_signal (_internal StatexDP state 0 57 (_architecture (_uni ))))
		(_signal (_internal StatexDN state 0 57 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR~13 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 1))))))
		(_constant (_internal EP2 ~STD_LOGIC_VECTOR~13 0 61 (_architecture (_string \"00"\))))
		(_type (_internal ~STD_LOGIC_VECTOR~131 0 62 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 1))))))
		(_constant (_internal EP6 ~STD_LOGIC_VECTOR~131 0 62 (_architecture (_string \"10"\))))
		(_process
			(p_memless(_architecture 0 0 68 (_process (_simple)(_target(3)(6)(7)(8)(9)(10)(11)(12)(15))(_sensitivity(2)(4)(5)(13)(14)))))
			(p_memoryzing(_architecture 1 0 127 (_process (_target(14))(_sensitivity(0)(1)(15))(_dssslsensitivity 2))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . Behavioral 2 -1
	)
)
I 000051 55 6993          1374163217091 Behavioral
(_unit VHDL (monitorstatemachine 0 25 (behavioral 0 68 ))
	(_version v63)
	(_time 1374163217092 2013.07.18 18:00:17)
	(_source (\./../../sourcecode/monitorStateMachine.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code a3aca4f4f6f4a2b5aaa5a6a6e5f8f0)
	(_entity
		(_time 1372368068804)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in )(_event))))
		(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in ))))
		(_port (_internal AERREQxSBI ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal AERACKxSBO ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
		(_port (_internal XxDI ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal UseLongAckxSI ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal FifoFullxSI ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in ))))
		(_port (_internal FifoWritexEO ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_out ))))
		(_port (_internal TimestampRegWritexEO ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_out ))))
		(_port (_internal AddressRegWritexEO ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal AddressTimestampSelectxSO ~STD_LOGIC_VECTOR{1~downto~0}~12 0 48 (_entity (_out ))))
		(_port (_internal ADCvalueReadyxSI ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_in ))))
		(_port (_internal ReadADCvaluexEO ~extieee.std_logic_1164.STD_LOGIC 0 52 (_entity (_out ))))
		(_port (_internal TimestampOverflowxSI ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_in ))))
		(_port (_internal TriggerxSI ~extieee.std_logic_1164.STD_LOGIC 0 58 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~122 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal AddressMSBxDO ~STD_LOGIC_VECTOR{1~downto~0}~122 0 61 (_entity (_out ))))
		(_port (_internal ResetTimestampxSBI ~extieee.std_logic_1164.STD_LOGIC 0 64 (_entity (_in ))))
		(_type (_internal state 0 69 (_enum1 stidle stwraddress stwrtime stwait stoverflow stresettimestamp stfifofull streqrelease stadc stadctime stwrtriggertime stwrtrigger (_to (i 0)(i 11)))))
		(_signal (_internal AERREQxSB ~extieee.std_logic_1164.STD_LOGIC 0 72 (_architecture (_uni ))))
		(_signal (_internal StatexDP state 0 75 (_architecture (_uni ))))
		(_signal (_internal StatexDN state 0 75 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 76 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal CountxDP ~STD_LOGIC_VECTOR{7~downto~0}~13 0 76 (_architecture (_uni ))))
		(_signal (_internal CountxDN ~STD_LOGIC_VECTOR{7~downto~0}~13 0 76 (_architecture (_uni ))))
		(_signal (_internal TriggerxDP ~extieee.std_logic_1164.STD_LOGIC 0 77 (_architecture (_uni ))))
		(_signal (_internal TriggerxDN ~extieee.std_logic_1164.STD_LOGIC 0 77 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 80 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal TimestampOverflowxDN ~STD_LOGIC_VECTOR{15~downto~0}~13 0 80 (_architecture (_uni ))))
		(_signal (_internal TimestampOverflowxDP ~STD_LOGIC_VECTOR{15~downto~0}~13 0 80 (_architecture (_uni ))))
		(_signal (_internal TimestampResetxDP ~extieee.std_logic_1164.STD_LOGIC 0 83 (_architecture (_uni ))))
		(_signal (_internal TimestampResetxDN ~extieee.std_logic_1164.STD_LOGIC 0 83 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 86 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal selectADC ~STD_LOGIC_VECTOR{1~downto~0}~13 0 86 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~132 0 87 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal selectaddress ~STD_LOGIC_VECTOR{1~downto~0}~132 0 87 (_architecture (_string \"01"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~134 0 88 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal selecttimestamp ~STD_LOGIC_VECTOR{1~downto~0}~134 0 88 (_architecture (_string \"00"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~136 0 89 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal selecttrigger ~STD_LOGIC_VECTOR{1~downto~0}~136 0 89 (_architecture (_string \"10"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~138 0 91 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal address ~STD_LOGIC_VECTOR{1~downto~0}~138 0 91 (_architecture (_string \"00"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1310 0 92 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal wrap ~STD_LOGIC_VECTOR{1~downto~0}~1310 0 92 (_architecture (_string \"10"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1312 0 93 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal timereset ~STD_LOGIC_VECTOR{1~downto~0}~1312 0 93 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 94 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal timestamp ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 94 (_architecture (_string \"01"\))))
		(_constant (_internal ackExtension ~extSTD.STANDARD.INTEGER 0 96 (_architecture ((i 5)))))
		(_process
			(line__99(_architecture 0 0 99 (_assignment (_simple)(_alias((AERREQxSB)(AERREQxSBI)))(_target(17))(_sensitivity(2)))))
			(p_memless(_architecture 1 0 102 (_process (_simple)(_target(3)(7)(8)(9)(10)(12)(15)(19)(21)(23)(24)(27))(_sensitivity(4)(5)(6)(11)(13)(14)(16)(17)(18)(20)(22)(25)(26)))))
			(p_memoryzing(_architecture 2 0 273 (_process (_target(18)(20)(22)(25)(26))(_sensitivity(0)(1)(19)(21)(23)(24)(27))(_dssslsensitivity 2))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_static
		(33686018 33686018 )
		(33686018 33686018 33686018 33686018 )
		(33686018 33686018 33686018 33686018 )
		(33686018 33686018 )
		(33686018 33686018 )
		(33686018 33686018 )
		(33686018 33686018 33686018 33686018 )
	)
	(_model . Behavioral 3 -1
	)
)
I 000051 55 4397          1374163217153 Behavioral
(_unit VHDL (synchronizerstatemachine 0 19 (behavioral 0 45 ))
	(_version v63)
	(_time 1374163217154 2013.07.18 18:00:17)
	(_source (\./../../sourcecode/synchronizerStateMachine.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code e2ecb2b0e9b5e3f4b4b5fab9b1)
	(_entity
		(_time 1372368069110)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_in )(_event))))
		(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_in ))))
		(_port (_internal RunxSI ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_in ))))
		(_port (_internal ConfigxSI ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
		(_port (_internal SyncInxABI ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal SyncOutxSBO ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_port (_internal TriggerxSO ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
		(_port (_internal HostResetTimestampxSI ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal ResetTimestampxSBO ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_out ))))
		(_port (_internal IncrementCounterxSO ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_out ))))
		(_type (_internal state 0 46 (_enum1 stidle sttriggerinhigh sttriggerinlow stresetslaves strunslave stslavewaitedge (_to (i 0)(i 5)))))
		(_signal (_internal StatexDP state 0 49 (_architecture (_uni ))))
		(_signal (_internal StatexDN state 0 49 (_architecture (_uni ))))
		(_signal (_internal SyncInxSB ~extieee.std_logic_1164.STD_LOGIC 0 52 (_architecture (_uni ))))
		(_signal (_internal SyncInxSBN ~extieee.std_logic_1164.STD_LOGIC 0 52 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~13 0 56 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_signal (_internal DividerxDN ~STD_LOGIC_VECTOR{6~downto~0}~13 0 56 (_architecture (_uni ))))
		(_signal (_internal DividerxDP ~STD_LOGIC_VECTOR{6~downto~0}~13 0 56 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~13 0 57 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_signal (_internal CounterxDN ~STD_LOGIC_VECTOR{13~downto~0}~13 0 57 (_architecture (_uni ))))
		(_signal (_internal CounterxDP ~STD_LOGIC_VECTOR{13~downto~0}~13 0 57 (_architecture (_uni ))))
		(_constant (_internal counterInc ~extSTD.STANDARD.INTEGER 0 63 (_process 0 ((i 89)))))
		(_constant (_internal squareWaveHighTime ~extSTD.STANDARD.INTEGER 0 64 (_process 0 ((i 50)))))
		(_constant (_internal squareWavePeriod ~extSTD.STANDARD.INTEGER 0 65 (_process 0 ((i 100)))))
		(_constant (_internal timeout ~extSTD.STANDARD.INTEGER 0 66 (_process 0 ((i 1000)))))
		(_constant (_internal resetSlavesTime ~extSTD.STANDARD.INTEGER 0 67 (_process 0 ((i 6000)))))
		(_process
			(p_memless(_architecture 0 0 62 (_process (_simple)(_target(5)(6)(8)(9)(11)(14)(16))(_sensitivity(2)(3)(4)(7)(10)(12)(15)(17)))))
			(p_mem(_architecture 1 0 223 (_process (_target(10)(15)(17))(_sensitivity(0)(1)(11)(14)(16))(_dssslsensitivity 2))))
			(synchronizer(_architecture 2 0 240 (_process (_target(12)(13))(_sensitivity(0)(4)(13))(_dssslsensitivity 1))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_static
		(33686018 131586 )
		(33686018 33686018 33686018 514 )
		(33686018 131586 )
		(33686018 33686018 33686018 514 )
		(33686018 131586 )
		(33686018 33686018 33686018 514 )
		(33686018 131586 )
		(33686018 33686018 33686018 514 )
		(33686018 131586 )
		(33686018 33686018 33686018 514 )
		(33686018 131586 )
		(33686018 33686018 33686018 514 )
		(33686018 131586 )
		(33686018 33686018 33686018 514 )
		(33686018 131586 )
		(33686018 33686018 33686018 514 )
		(33686018 131586 )
		(33686018 33686018 33686018 514 )
	)
	(_model . Behavioral 3 -1
	)
)
I 000051 55 2474          1374163217214 Behavioral
(_unit VHDL (timestampcounter 0 25 (behavioral 0 36 ))
	(_version v63)
	(_time 1374163217215 2013.07.18 18:00:17)
	(_source (\./../../sourcecode/timestampCounter.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 111f4116194611071745024a44)
	(_entity
		(_time 1372368069416)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal IncrementxSI ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal OverflowxSO ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_port (_internal DataxDO ~STD_LOGIC_VECTOR{13~downto~0}~12 0 33 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{14~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 14)(i 0))))))
		(_signal (_internal CountxDP ~STD_LOGIC_VECTOR{14~downto~0}~13 0 38 (_architecture (_uni ))))
		(_signal (_internal CountxDN ~STD_LOGIC_VECTOR{14~downto~0}~13 0 38 (_architecture (_uni ))))
		(_signal (_internal MSbDelayedxDN ~extieee.std_logic_1164.STD_LOGIC 0 40 (_architecture (_uni ))))
		(_signal (_internal MSbDelayedxDP ~extieee.std_logic_1164.STD_LOGIC 0 40 (_architecture (_uni ))))
		(_process
			(line__44(_architecture 0 0 44 (_assignment (_simple)(_alias((DataxDO)(CountxDP(d_13_0))))(_target(4))(_sensitivity(5(d_13_0))))))
			(line__49(_architecture 1 0 49 (_assignment (_simple)(_target(3))(_sensitivity(5(14))(8)))))
			(p_memless(_architecture 2 0 52 (_process (_simple)(_target(6)(7))(_sensitivity(2)(5)))))
			(p_memoryzing(_architecture 3 0 65 (_process (_target(5)(8))(_sensitivity(0)(1)(6)(7))(_dssslsensitivity 2))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33686018 33686018 131586 )
	)
	(_model . Behavioral 4 -1
	)
)
I 000051 55 45678         1374163217518 Structural
(_unit VHDL (usbaer_top_level 0 26 (structural 0 102 ))
	(_version v63)
	(_time 1374163217519 2013.07.18 18:00:17)
	(_source (\./../../sourcecode/USBAER_top_level.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 4947194a431e1f5f484d1d4d5b104e)
	(_entity
		(_time 1372368069749)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(clockgen
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 136 (_entity (_in ))))
				(_port (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 137 (_entity (_in ))))
				(_port (_internal CLKOP ~extieee.std_logic_1164.STD_LOGIC 0 138 (_entity (_out ))))
				(_port (_internal LOCK ~extieee.std_logic_1164.STD_LOGIC 0 139 (_entity (_out ))))
			)
		)
		(shiftRegister
			(_object
				(_generic (_internal width ~extSTD.STANDARD.NATURAL 0 124 (_entity -1 )))
				(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 126 (_entity (_in ))))
				(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 127 (_entity (_in ))))
				(_port (_internal LatchxEI ~extieee.std_logic_1164.STD_LOGIC 0 128 (_entity (_in ))))
				(_port (_internal DxDI ~extieee.std_logic_1164.STD_LOGIC 0 129 (_entity (_in ))))
				(_port (_internal QxDO ~extieee.std_logic_1164.STD_LOGIC 0 130 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{width-1~downto~0}~13 0 131 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 52 )(i 0))))))
				(_port (_internal DataOutxDO ~STD_LOGIC_VECTOR{width-1~downto~0}~13 0 131 (_entity (_out ))))
			)
		)
		(AERfifo
			(_object
				(_port (_internal Data ~STD_LOGIC_VECTOR{15~downto~0}~1320 0 267 (_entity (_in ))))
				(_port (_internal WrClock ~extieee.std_logic_1164.STD_LOGIC 0 268 (_entity (_in ))))
				(_port (_internal RdClock ~extieee.std_logic_1164.STD_LOGIC 0 269 (_entity (_in ))))
				(_port (_internal WrEn ~extieee.std_logic_1164.STD_LOGIC 0 270 (_entity (_in ))))
				(_port (_internal RdEn ~extieee.std_logic_1164.STD_LOGIC 0 271 (_entity (_in ))))
				(_port (_internal Reset ~extieee.std_logic_1164.STD_LOGIC 0 272 (_entity (_in ))))
				(_port (_internal RPReset ~extieee.std_logic_1164.STD_LOGIC 0 273 (_entity (_in ))))
				(_port (_internal Q ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 274 (_entity (_out ))))
				(_port (_internal Empty ~extieee.std_logic_1164.STD_LOGIC 0 275 (_entity (_out ))))
				(_port (_internal Full ~extieee.std_logic_1164.STD_LOGIC 0 276 (_entity (_out ))))
				(_port (_internal AlmostEmpty ~extieee.std_logic_1164.STD_LOGIC 0 277 (_entity (_out ))))
				(_port (_internal AlmostFull ~extieee.std_logic_1164.STD_LOGIC 0 278 (_entity (_out ))))
			)
		)
		(wordRegister
			(_object
				(_generic (_internal width ~extSTD.STANDARD.NATURAL 0 230 (_entity -1 ((i 14)))))
				(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 232 (_entity (_in ))))
				(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 233 (_entity (_in ))))
				(_port (_internal WriteEnablexEI ~extieee.std_logic_1164.STD_LOGIC 0 234 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{width-1~downto~0}~1314 0 235 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 53 )(i 0))))))
				(_port (_internal DataInxDI ~STD_LOGIC_VECTOR{width-1~downto~0}~1314 0 235 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{width-1~downto~0}~1316 0 236 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 54 )(i 0))))))
				(_port (_internal DataOutxDO ~STD_LOGIC_VECTOR{width-1~downto~0}~1316 0 236 (_entity (_out ))))
			)
		)
		(earlyPaketTimer
			(_object
				(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 259 (_entity (_in ))))
				(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 260 (_entity (_in ))))
				(_port (_internal ClearxSI ~extieee.std_logic_1164.STD_LOGIC 0 261 (_entity (_in ))))
				(_port (_internal TimerExpiredxSO ~extieee.std_logic_1164.STD_LOGIC 0 262 (_entity (_out ))))
			)
		)
		(eventCounter
			(_object
				(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 241 (_entity (_in ))))
				(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 242 (_entity (_in ))))
				(_port (_internal ClearxSI ~extieee.std_logic_1164.STD_LOGIC 0 243 (_entity (_in ))))
				(_port (_internal IncrementxSI ~extieee.std_logic_1164.STD_LOGIC 0 244 (_entity (_in ))))
				(_port (_internal OverflowxSO ~extieee.std_logic_1164.STD_LOGIC 0 245 (_entity (_out ))))
			)
		)
		(timestampCounter
			(_object
				(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 250 (_entity (_in ))))
				(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 251 (_entity (_in ))))
				(_port (_internal IncrementxSI ~extieee.std_logic_1164.STD_LOGIC 0 252 (_entity (_in ))))
				(_port (_internal OverflowxSO ~extieee.std_logic_1164.STD_LOGIC 0 253 (_entity (_out ))))
				(_port (_internal DataxDO ~STD_LOGIC_VECTOR{13~downto~0}~1318 0 254 (_entity (_out ))))
			)
		)
		(synchronizerStateMachine
			(_object
				(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 154 (_entity (_in ))))
				(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 155 (_entity (_in ))))
				(_port (_internal RunxSI ~extieee.std_logic_1164.STD_LOGIC 0 156 (_entity (_in ))))
				(_port (_internal ConfigxSI ~extieee.std_logic_1164.STD_LOGIC 0 157 (_entity (_in ))))
				(_port (_internal SyncInxABI ~extieee.std_logic_1164.STD_LOGIC 0 158 (_entity (_in ))))
				(_port (_internal SyncOutxSBO ~extieee.std_logic_1164.STD_LOGIC 0 159 (_entity (_out ))))
				(_port (_internal TriggerxSO ~extieee.std_logic_1164.STD_LOGIC 0 160 (_entity (_out ))))
				(_port (_internal HostResetTimestampxSI ~extieee.std_logic_1164.STD_LOGIC 0 161 (_entity (_in ))))
				(_port (_internal ResetTimestampxSBO ~extieee.std_logic_1164.STD_LOGIC 0 162 (_entity (_out ))))
				(_port (_internal IncrementCounterxSO ~extieee.std_logic_1164.STD_LOGIC 0 163 (_entity (_out ))))
			)
		)
		(fifoStatemachine
			(_object
				(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 106 (_entity (_in ))))
				(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 107 (_entity (_in ))))
				(_port (_internal RunxSI ~extieee.std_logic_1164.STD_LOGIC 0 108 (_entity (_in ))))
				(_port (_internal FifoTransactionxSO ~extieee.std_logic_1164.STD_LOGIC 0 109 (_entity (_out ))))
				(_port (_internal FX2FifoInFullxSBI ~extieee.std_logic_1164.STD_LOGIC 0 110 (_entity (_in ))))
				(_port (_internal FifoEmptyxSI ~extieee.std_logic_1164.STD_LOGIC 0 111 (_entity (_in ))))
				(_port (_internal FifoReadxEO ~extieee.std_logic_1164.STD_LOGIC 0 112 (_entity (_out ))))
				(_port (_internal FX2FifoWritexEBO ~extieee.std_logic_1164.STD_LOGIC 0 113 (_entity (_out ))))
				(_port (_internal FX2FifoPktEndxSBO ~extieee.std_logic_1164.STD_LOGIC 0 114 (_entity (_out ))))
				(_port (_internal FX2FifoAddressxDO ~STD_LOGIC_VECTOR{1~downto~0}~13 0 115 (_entity (_out ))))
				(_port (_internal IncEventCounterxSO ~extieee.std_logic_1164.STD_LOGIC 0 116 (_entity (_out ))))
				(_port (_internal ResetEventCounterxSO ~extieee.std_logic_1164.STD_LOGIC 0 117 (_entity (_out ))))
				(_port (_internal ResetEarlyPaketTimerxSO ~extieee.std_logic_1164.STD_LOGIC 0 118 (_entity (_out ))))
				(_port (_internal EarlyPaketTimerOverflowxSI ~extieee.std_logic_1164.STD_LOGIC 0 119 (_entity (_in ))))
			)
		)
		(monitorStateMachine
			(_object
				(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 168 (_entity (_in ))))
				(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 169 (_entity (_in ))))
				(_port (_internal AERREQxSBI ~extieee.std_logic_1164.STD_LOGIC 0 170 (_entity (_in ))))
				(_port (_internal AERACKxSBO ~extieee.std_logic_1164.STD_LOGIC 0 171 (_entity (_out ))))
				(_port (_internal XxDI ~extieee.std_logic_1164.STD_LOGIC 0 172 (_entity (_in ))))
				(_port (_internal UseLongAckxSI ~extieee.std_logic_1164.STD_LOGIC 0 173 (_entity (_in ))))
				(_port (_internal FifoFullxSI ~extieee.std_logic_1164.STD_LOGIC 0 174 (_entity (_in ))))
				(_port (_internal FifoWritexEO ~extieee.std_logic_1164.STD_LOGIC 0 175 (_entity (_out ))))
				(_port (_internal TimestampRegWritexEO ~extieee.std_logic_1164.STD_LOGIC 0 176 (_entity (_out ))))
				(_port (_internal AddressRegWritexEO ~extieee.std_logic_1164.STD_LOGIC 0 177 (_entity (_out ))))
				(_port (_internal AddressTimestampSelectxSO ~STD_LOGIC_VECTOR{1~downto~0}~132 0 178 (_entity (_out ))))
				(_port (_internal ADCvalueReadyxSI ~extieee.std_logic_1164.STD_LOGIC 0 179 (_entity (_in ))))
				(_port (_internal ReadADCvaluexEO ~extieee.std_logic_1164.STD_LOGIC 0 180 (_entity (_out ))))
				(_port (_internal TimestampOverflowxSI ~extieee.std_logic_1164.STD_LOGIC 0 181 (_entity (_in ))))
				(_port (_internal TriggerxSI ~extieee.std_logic_1164.STD_LOGIC 0 182 (_entity (_in ))))
				(_port (_internal AddressMSBxDO ~STD_LOGIC_VECTOR{1~downto~0}~134 0 183 (_entity (_out ))))
				(_port (_internal ResetTimestampxSBI ~extieee.std_logic_1164.STD_LOGIC 0 184 (_entity (_in ))))
			)
		)
		(ADCStateMachine
			(_object
				(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 190 (_entity (_in ))))
				(_port (_internal ADCclockxCO ~extieee.std_logic_1164.STD_LOGIC 0 191 (_entity (_out ))))
				(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 192 (_entity (_in ))))
				(_port (_internal ADCwordxDI ~STD_LOGIC_VECTOR{9~downto~0}~13 0 193 (_entity (_in ))))
				(_port (_internal ADCoutxDO ~STD_LOGIC_VECTOR{13~downto~0}~13 0 194 (_entity (_out ))))
				(_port (_internal ADCoexEBO ~extieee.std_logic_1164.STD_LOGIC 0 195 (_entity (_out ))))
				(_port (_internal ADCstbyxEO ~extieee.std_logic_1164.STD_LOGIC 0 196 (_entity (_out ))))
				(_port (_internal ADCovrxSI ~extieee.std_logic_1164.STD_LOGIC 0 197 (_entity (_in ))))
				(_port (_internal RegisterWritexEO ~extieee.std_logic_1164.STD_LOGIC 0 198 (_entity (_out ))))
				(_port (_internal SRLatchxEI ~extieee.std_logic_1164.STD_LOGIC 0 199 (_entity (_in ))))
				(_port (_internal RunADCxSI ~extieee.std_logic_1164.STD_LOGIC 0 200 (_entity (_in ))))
				(_port (_internal ExposurexDI ~STD_LOGIC_VECTOR{15~downto~0}~13 0 201 (_entity (_in ))))
				(_port (_internal ColSettlexDI ~STD_LOGIC_VECTOR{15~downto~0}~136 0 202 (_entity (_in ))))
				(_port (_internal RowSettlexDI ~STD_LOGIC_VECTOR{15~downto~0}~138 0 203 (_entity (_in ))))
				(_port (_internal ResSettlexDI ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 204 (_entity (_in ))))
				(_port (_internal FramePeriodxDI ~STD_LOGIC_VECTOR{15~downto~0}~1312 0 205 (_entity (_in ))))
				(_port (_internal SBRet10xEI ~extieee.std_logic_1164.STD_LOGIC 0 206 (_entity (_in ))))
				(_port (_internal TestPixelxEI ~extieee.std_logic_1164.STD_LOGIC 0 207 (_entity (_in ))))
				(_port (_internal ExtTriggerxEI ~extieee.std_logic_1164.STD_LOGIC 0 208 (_entity (_in ))))
				(_port (_internal CDVSTestSRRowInxSO ~extieee.std_logic_1164.STD_LOGIC 0 209 (_entity (_out ))))
				(_port (_internal CDVSTestSRRowClockxSO ~extieee.std_logic_1164.STD_LOGIC 0 210 (_entity (_out ))))
				(_port (_internal CDVSTestSRColInxSO ~extieee.std_logic_1164.STD_LOGIC 0 211 (_entity (_out ))))
				(_port (_internal CDVSTestSRColClockxSO ~extieee.std_logic_1164.STD_LOGIC 0 212 (_entity (_out ))))
				(_port (_internal CDVSTestColMode0xSO ~extieee.std_logic_1164.STD_LOGIC 0 213 (_entity (_out ))))
				(_port (_internal CDVSTestColMode1xSO ~extieee.std_logic_1164.STD_LOGIC 0 214 (_entity (_out ))))
				(_port (_internal CDVSTestApsTxGatexSO ~extieee.std_logic_1164.STD_LOGIC 0 215 (_entity (_out ))))
				(_port (_internal ADCStateOutputLEDxSO ~extieee.std_logic_1164.STD_LOGIC 0 216 (_entity (_out ))))
			)
		)
		(ADCvalueReady
			(_object
				(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 221 (_entity (_in ))))
				(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 222 (_entity (_in ))))
				(_port (_internal RegisterWritexEI ~extieee.std_logic_1164.STD_LOGIC 0 223 (_entity (_in ))))
				(_port (_internal ReadValuexEI ~extieee.std_logic_1164.STD_LOGIC 0 224 (_entity (_in ))))
				(_port (_internal ValueReadyxSO ~extieee.std_logic_1164.STD_LOGIC 0 225 (_entity (_out ))))
			)
		)
		(cDVSResetStateMachine
			(_object
				(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 144 (_entity (_in ))))
				(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 145 (_entity (_in ))))
				(_port (_internal AERackxSBI ~extieee.std_logic_1164.STD_LOGIC 0 146 (_entity (_in ))))
				(_port (_internal RxcolGxSI ~extieee.std_logic_1164.STD_LOGIC 0 147 (_entity (_in ))))
				(_port (_internal cDVSresetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 148 (_entity (_in ))))
				(_port (_internal CDVSresetxRBO ~extieee.std_logic_1164.STD_LOGIC 0 149 (_entity (_out ))))
			)
		)
	)
	(_instantiation uClockGen 0 392 (_component clockgen )
		(_port
			((CLK)(IFClockxCI))
			((RESET)(ResetxR))
			((CLKOP)(ClockxC))
			((LOCK)(LockxS))
		)
		(_use (_entity . clockgen)
		)
	)
	(_instantiation shiftRegister_1 0 414 (_component shiftRegister )
		(_generic
			((width)((i 96)))
		)
		(_port
			((ClockxCI)(SRClockxC))
			((ResetxRBI)(ResetxRB))
			((LatchxEI)(SRLatchxE))
			((DxDI)(SRinxD))
			((QxDO)(SRoutxD))
			((DataOutxDO)(SRDataOutxD))
		)
		(_use (_entity . shiftRegister)
			(_generic
				((width)((i 96)))
			)
			(_port
				((ClockxCI)(ClockxCI))
				((ResetxRBI)(ResetxRBI))
				((LatchxEI)(LatchxEI))
				((DxDI)(DxDI))
				((QxDO)(QxDO))
				((DataOutxDO)(DataOutxDO))
			)
		)
	)
	(_instantiation uFifo 0 433 (_component AERfifo )
		(_port
			((Data)(FifoDataInxD))
			((WrClock)(ClockxC))
			((RdClock)(IfClockxC))
			((WrEn)(FifoWritexE))
			((RdEn)(FifoReadxE))
			((Reset)(ResetxR))
			((RPReset)(ResetxR))
			((Q)(FifoDataOutxD))
			((Empty)(FifoEmptyxS))
			((Full)(FifoFullxS))
			((AlmostEmpty)(FifoAlmostEmptyxS))
			((AlmostFull)(FifoAlmostFullxS))
		)
		(_use (_entity . AERfifo)
		)
	)
	(_instantiation uMonitorAddressRegister 0 450 (_component wordRegister )
		(_generic
			((width)((i 10)))
		)
		(_port
			((ClockxCI)(ClockxC))
			((ResetxRBI)(ResetxRB))
			((WriteEnablexEI)(AddressRegWritexE))
			((DataInxDI)(AERMonitorAddressxDI))
			((DataOutxDO)(AddressRegOutxD))
		)
		(_use (_entity . wordRegister)
			(_generic
				((width)((i 10)))
			)
			(_port
				((ClockxCI)(ClockxCI))
				((ResetxRBI)(ResetxRBI))
				((WriteEnablexEI)(WriteEnablexEI))
				((DataInxDI)(DataInxDI))
				((DataOutxDO)(DataOutxDO))
			)
		)
	)
	(_instantiation uMonitorTimestampRegister 0 460 (_component wordRegister )
		(_generic
			((width)((i 14)))
		)
		(_port
			((ClockxCI)(ClockxC))
			((ResetxRBI)(ResetxRB))
			((WriteEnablexEI)(TimestampRegWritexE))
			((DataInxDI)(ActualTimestampxD))
			((DataOutxDO)(MonitorTimestampxD))
		)
		(_use (_entity . wordRegister)
			(_generic
				((width)((i 14)))
			)
			(_port
				((ClockxCI)(ClockxCI))
				((ResetxRBI)(ResetxRBI))
				((WriteEnablexEI)(WriteEnablexEI))
				((DataInxDI)(DataInxDI))
				((DataOutxDO)(DataOutxDO))
			)
		)
	)
	(_instantiation uADCRegister 0 470 (_component wordRegister )
		(_generic
			((width)((i 14)))
		)
		(_port
			((ClockxCI)(IfClockxC))
			((ResetxRBI)(ResetxRB))
			((WriteEnablexEI)(ADCregWritexE))
			((DataInxDI)(ADCregInxD))
			((DataOutxDO)(ADCregOutxD))
		)
		(_use (_entity . wordRegister)
			(_generic
				((width)((i 14)))
			)
			(_port
				((ClockxCI)(ClockxCI))
				((ResetxRBI)(ResetxRBI))
				((WriteEnablexEI)(WriteEnablexEI))
				((DataInxDI)(DataInxDI))
				((DataOutxDO)(DataOutxDO))
			)
		)
	)
	(_instantiation uEarlyPaketTimer 0 482 (_component earlyPaketTimer )
		(_port
			((ClockxCI)(ClockxC))
			((ResetxRBI)(ResetxRB))
			((ClearxSI)(ResetEarlyPaketTimerxS))
			((TimerExpiredxSO)(EarlyPaketTimerOverflowxS))
		)
		(_use (_entity . earlyPaketTimer)
		)
	)
	(_instantiation uEventCounter 0 489 (_component eventCounter )
		(_port
			((ClockxCI)(ClockxC))
			((ResetxRBI)(ResetxRB))
			((ClearxSI)(ResetEventCounterxS))
			((IncrementxSI)(IncEventCounterxS))
			((OverflowxSO)(ECResetEarlyPaketTimerxS))
		)
		(_use (_entity . eventCounter)
		)
	)
	(_instantiation uTimestampCounter 0 497 (_component timestampCounter )
		(_port
			((ClockxCI)(ClockxC))
			((ResetxRBI)(CounterResetxRB))
			((IncrementxSI)(IncxS))
			((OverflowxSO)(TimestampOverflowxS))
			((DataxDO)(ActualTimestampxD))
		)
		(_use (_entity . timestampCounter)
		)
	)
	(_instantiation uSynchronizerStateMachine_1 0 505 (_component synchronizerStateMachine )
		(_port
			((ClockxCI)(ClockxC))
			((ResetxRBI)(ResetxRB))
			((RunxSI)(RunxS))
			((ConfigxSI)(TimestampMasterxS))
			((SyncInxABI)(SyncInxAB))
			((SyncOutxSBO)(SyncOutxSB))
			((TriggerxSO)(TriggerxS))
			((HostResetTimestampxSI)(HostResetTimestampxS))
			((ResetTimestampxSBO)(SynchronizerResetTimestampxSB))
			((IncrementCounterxSO)(IncxS))
		)
		(_use (_entity . synchronizerStateMachine)
		)
	)
	(_instantiation fifoStatemachine_1 0 520 (_component fifoStatemachine )
		(_port
			((ClockxCI)(IfClockxC))
			((ResetxRBI)(ResetxRB))
			((RunxSI)(RunxS))
			((FifoTransactionxSO)(FifoTransactionxS))
			((FX2FifoInFullxSBI)(FX2FifoInFullxSBI))
			((FifoEmptyxSI)(FifoEmptyxS))
			((FifoReadxEO)(FifoReadxE))
			((FX2FifoWritexEBO)(FX2FifoWritexEB))
			((FX2FifoPktEndxSBO)(FX2FifoPktEndxSB))
			((FX2FifoAddressxDO)(FX2FifoAddressxDO))
			((IncEventCounterxSO)(IncEventCounterxS))
			((ResetEventCounterxSO)(ResetEventCounterxS))
			((ResetEarlyPaketTimerxSO)(SMResetEarlyPaketTimerxS))
			((EarlyPaketTimerOverflowxSI)(EarlyPaketTimerOverflowxS))
		)
		(_use (_entity . fifoStatemachine)
		)
	)
	(_instantiation monitorStateMachine_1 0 537 (_component monitorStateMachine )
		(_port
			((ClockxCI)(ClockxC))
			((ResetxRBI)(ResetxRB))
			((AERREQxSBI)(AERREQxSB))
			((AERACKxSBO)(AERMonitorACKxSB))
			((XxDI)(AERMonitorAddressxDI(9)))
			((UseLongAckxSI)(UseLongAckxS))
			((FifoFullxSI)(FifoFullxS))
			((FifoWritexEO)(FifoWritexE))
			((TimestampRegWritexEO)(TimestampRegWritexE))
			((AddressRegWritexEO)(AddressRegWritexE))
			((AddressTimestampSelectxSO)(AddressTimestampSelectxS))
			((ADCvalueReadyxSI)(ADCvalueReadyxS))
			((ReadADCvaluexEO)(ReadADCvaluexE))
			((TimestampOverflowxSI)(TimestampOverflowxS))
			((TriggerxSI)(TriggerxS))
			((AddressMSBxDO)(AddressMSBxD))
			((ResetTimestampxSBI)(SynchronizerResetTimestampxSB))
		)
		(_use (_entity . monitorStateMachine)
		)
	)
	(_instantiation ADCStateMachine_1 0 557 (_component ADCStateMachine )
		(_port
			((ClockxCI)(IfClockxC))
			((ADCclockxCO)(ADCclockxC))
			((ResetxRBI)(ADCsmRstxE))
			((ADCwordxDI)(ADCwordxDI))
			((ADCoutxDO)(ADCdataxD))
			((ADCoexEBO)(ADCoexEB))
			((ADCstbyxEO)(ADCstbyxE))
			((ADCovrxSI)(ADCovrxS))
			((RegisterWritexEO)(ADCregWritexE))
			((SRLatchxEI)(SRLatchxE))
			((RunADCxSI)(RunADCxS))
			((ExposurexDI)(ExposurexD))
			((ColSettlexDI)(ColSettlexD))
			((RowSettlexDI)(RowSettlexD))
			((ResSettlexDI)(ResSettlexD))
			((FramePeriodxDI)(FramePeriodxD))
			((SBRet10xEI)(SBRet10xE))
			((TestPixelxEI)(TestPixelxE))
			((ExtTriggerxEI)(ExtTriggerxE))
			((CDVSTestSRRowInxSO)(CDVSTestSRRowInxS))
			((CDVSTestSRRowClockxSO)(CDVSTestSRRowClockxS))
			((CDVSTestSRColInxSO)(CDVSTestSRColInxS))
			((CDVSTestSRColClockxSO)(CDVSTestSRColClockxS))
			((CDVSTestColMode0xSO)(CDVSTestColMode0xS))
			((CDVSTestColMode1xSO)(CDVSTestColMode1xS))
			((CDVSTestApsTxGatexSO)(CDVSTestApsTxGatexS))
			((ADCStateOutputLEDxSO)(ADCStateOutputLEDxS))
		)
		(_use (_entity . ADCStateMachine)
			(_port
				((ClockxCI)(ClockxCI))
				((ADCclockxCO)(ADCclockxCO))
				((ResetxRBI)(ResetxRBI))
				((ADCwordxDI)(ADCwordxDI))
				((ADCoutxDO)(ADCoutxDO))
				((ADCstbyxEO)(ADCstbyxEO))
				((ADCoexEBO)(ADCoexEBO))
				((ADCovrxSI)(ADCovrxSI))
				((RegisterWritexEO)(RegisterWritexEO))
				((SRLatchxEI)(SRLatchxEI))
				((RunADCxSI)(RunADCxSI))
				((ExposurexDI)(ExposurexDI))
				((ColSettlexDI)(ColSettlexDI))
				((RowSettlexDI)(RowSettlexDI))
				((ResSettlexDI)(ResSettlexDI))
				((FramePeriodxDI)(FramePeriodxDI))
				((SBRet10xEI)(SBRet10xEI))
				((TestPixelxEI)(TestPixelxEI))
				((ExtTriggerxEI)(ExtTriggerxEI))
				((CDVSTestSRRowInxSO)(CDVSTestSRRowInxSO))
				((CDVSTestSRRowClockxSO)(CDVSTestSRRowClockxSO))
				((CDVSTestSRColInxSO)(CDVSTestSRColInxSO))
				((CDVSTestSRColClockxSO)(CDVSTestSRColClockxSO))
				((CDVSTestColMode0xSO)(CDVSTestColMode0xSO))
				((CDVSTestColMode1xSO)(CDVSTestColMode1xSO))
				((CDVSTestApsTxGatexSO)(CDVSTestApsTxGatexSO))
				((ADCStateOutputLEDxSO)(ADCStateOutputLEDxSO))
			)
		)
	)
	(_instantiation ADCvalueReady_1 0 591 (_component ADCvalueReady )
		(_port
			((ClockxCI)(ClockxC))
			((ResetxRBI)(ResetxRB))
			((RegisterWritexEI)(ADCregWritexE))
			((ReadValuexEI)(ReadADCvaluexE))
			((ValueReadyxSO)(ADCvalueReadyxS))
		)
		(_use (_entity . ADCvalueReady)
		)
	)
	(_instantiation cDVSResetStateMachine_1 0 599 (_component cDVSResetStateMachine )
		(_port
			((ClockxCI)(ClockxC))
			((ResetxRBI)(ResetxRB))
			((AERackxSBI)(AERREQxSB))
			((RxcolGxSI)(RxcolGxS))
			((cDVSresetxRBI)(PE3xSI))
			((CDVSresetxRBO)(CDVSTestPeriodicChipResetxRB))
		)
		(_use (_entity . cDVSResetStateMachine)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal FX2FifoDataxDIO ~STD_LOGIC_VECTOR{15~downto~0}~12 0 29 (_entity (_out ))))
		(_port (_internal FX2FifoInFullxSBI ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal FX2FifoWritexEBO ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_port (_internal FX2FifoReadxEBO ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
		(_port (_internal FX2FifoPktEndxSBO ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal FX2FifoAddressxDO ~STD_LOGIC_VECTOR{1~downto~0}~12 0 35 (_entity (_out ))))
		(_port (_internal IfClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_in ))))
		(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ))))
		(_port (_internal Sync1xABI ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_in ))))
		(_port (_internal SynchOutxSBO ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_out ))))
		(_port (_internal PC0xSIO ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_inout ))))
		(_port (_internal PC1xSIO ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_inout ))))
		(_port (_internal PC2xSIO ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_inout ))))
		(_port (_internal PC3xSIO ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_inout ))))
		(_port (_internal PA0xSIO ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_inout ))))
		(_port (_internal PA1xSIO ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_inout ))))
		(_port (_internal PA3xSIO ~extieee.std_logic_1164.STD_LOGIC 0 56 (_entity (_inout ))))
		(_port (_internal PA7xSIO ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_inout ))))
		(_port (_internal PE2xSI ~extieee.std_logic_1164.STD_LOGIC 0 59 (_entity (_in ))))
		(_port (_internal PE3xSI ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_in ))))
		(_port (_internal FXLEDxSI ~extieee.std_logic_1164.STD_LOGIC 0 62 (_entity (_in ))))
		(_port (_internal ADCclockxCO ~extieee.std_logic_1164.STD_LOGIC 0 65 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~12 0 66 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_port (_internal ADCwordxDI ~STD_LOGIC_VECTOR{9~downto~0}~12 0 66 (_entity (_in ))))
		(_port (_internal ADCoexEBO ~extieee.std_logic_1164.STD_LOGIC 0 68 (_entity (_out ))))
		(_port (_internal ADCstbyxEO ~extieee.std_logic_1164.STD_LOGIC 0 69 (_entity (_out ))))
		(_port (_internal ADCovrxSI ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_in ))))
		(_port (_internal CDVSTestSRRowClockxSO ~extieee.std_logic_1164.STD_LOGIC 0 72 (_entity (_out ))))
		(_port (_internal CDVSTestSRColClockxSO ~extieee.std_logic_1164.STD_LOGIC 0 73 (_entity (_out ))))
		(_port (_internal CDVSTestSRRowInxSO ~extieee.std_logic_1164.STD_LOGIC 0 74 (_entity (_out ))))
		(_port (_internal CDVSTestSRColInxSO ~extieee.std_logic_1164.STD_LOGIC 0 75 (_entity (_out ))))
		(_port (_internal CDVSTestBiasEnablexEO ~extieee.std_logic_1164.STD_LOGIC 0 77 (_entity (_out ))))
		(_port (_internal CDVSTestChipResetxRBO ~extieee.std_logic_1164.STD_LOGIC 0 78 (_entity (_out ))))
		(_port (_internal CDVSTestColMode0xSO ~extieee.std_logic_1164.STD_LOGIC 0 80 (_entity (_out ))))
		(_port (_internal CDVSTestColMode1xSO ~extieee.std_logic_1164.STD_LOGIC 0 81 (_entity (_out ))))
		(_port (_internal CDVSTestBiasDiagSelxSO ~extieee.std_logic_1164.STD_LOGIC 0 83 (_entity (_out ))))
		(_port (_internal CDVSTestBiasBitOutxSI ~extieee.std_logic_1164.STD_LOGIC 0 84 (_entity (_in ))))
		(_port (_internal CDVSTestApsTxGatexSO ~extieee.std_logic_1164.STD_LOGIC 0 86 (_entity (_out ))))
		(_port (_internal LED1xSO ~extieee.std_logic_1164.STD_LOGIC 0 89 (_entity (_out ))))
		(_port (_internal LED2xSO ~extieee.std_logic_1164.STD_LOGIC 0 90 (_entity (_out ))))
		(_port (_internal LED3xSO ~extieee.std_logic_1164.STD_LOGIC 0 91 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 93 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal DebugxSIO ~STD_LOGIC_VECTOR{15~downto~0}~122 0 93 (_entity (_inout ))))
		(_port (_internal AERMonitorREQxABI ~extieee.std_logic_1164.STD_LOGIC 0 96 (_entity (_in ))))
		(_port (_internal AERMonitorACKxSBO ~extieee.std_logic_1164.STD_LOGIC 0 97 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~124 0 98 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_port (_internal AERMonitorAddressxDI ~STD_LOGIC_VECTOR{9~downto~0}~124 0 98 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 115 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~132 0 178 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~134 0 183 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~13 0 193 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~13 0 194 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 201 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~136 0 202 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~138 0 203 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 204 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1312 0 205 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~1318 0 254 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1320 0 267 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 274 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~1324 0 285 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_signal (_internal MonitorTimestampxD ~STD_LOGIC_VECTOR{13~downto~0}~1324 0 285 (_architecture (_uni ))))
		(_signal (_internal ActualTimestampxD ~STD_LOGIC_VECTOR{13~downto~0}~1324 0 286 (_architecture (_uni ))))
		(_signal (_internal TimestampRegWritexE ~extieee.std_logic_1164.STD_LOGIC 0 289 (_architecture (_uni ))))
		(_signal (_internal SyncInxAB ~extieee.std_logic_1164.STD_LOGIC 0 291 (_architecture (_uni ))))
		(_signal (_internal AERREQxSB ~extieee.std_logic_1164.STD_LOGIC 0 293 (_architecture (_uni ))))
		(_signal (_internal AERReqSyncxSBN ~extieee.std_logic_1164.STD_LOGIC 0 293 (_architecture (_uni ))))
		(_signal (_internal AERMonitorACKxSB ~extieee.std_logic_1164.STD_LOGIC 0 295 (_architecture (_uni ))))
		(_signal (_internal UseLongAckxS ~extieee.std_logic_1164.STD_LOGIC 0 296 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1326 0 299 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal AddressTimestampSelectxS ~STD_LOGIC_VECTOR{1~downto~0}~1326 0 299 (_architecture (_uni ))))
		(_signal (_internal IncEventCounterxS ~extieee.std_logic_1164.STD_LOGIC 0 305 (_architecture (_uni ))))
		(_signal (_internal ResetEventCounterxS ~extieee.std_logic_1164.STD_LOGIC 0 306 (_architecture (_uni ))))
		(_signal (_internal ResetEarlyPaketTimerxS ~extieee.std_logic_1164.STD_LOGIC 0 307 (_architecture (_uni ))))
		(_signal (_internal EarlyPaketTimerOverflowxS ~extieee.std_logic_1164.STD_LOGIC 0 308 (_architecture (_uni ))))
		(_signal (_internal SMResetEarlyPaketTimerxS ~extieee.std_logic_1164.STD_LOGIC 0 309 (_architecture (_uni ))))
		(_signal (_internal ECResetEarlyPaketTimerxS ~extieee.std_logic_1164.STD_LOGIC 0 310 (_architecture (_uni ))))
		(_signal (_internal ClockxC ~extieee.std_logic_1164.STD_LOGIC 0 313 (_architecture (_uni )(_event))))
		(_signal (_internal IfClockxC ~extieee.std_logic_1164.STD_LOGIC 0 313 (_architecture (_uni ))))
		(_signal (_internal ResetxRB ~extieee.std_logic_1164.STD_LOGIC 0 314 (_architecture (_uni ))))
		(_signal (_internal ResetxR ~extieee.std_logic_1164.STD_LOGIC 0 314 (_architecture (_uni ))))
		(_signal (_internal RunxS ~extieee.std_logic_1164.STD_LOGIC 0 315 (_architecture (_uni ))))
		(_signal (_internal CounterResetxRB ~extieee.std_logic_1164.STD_LOGIC 0 316 (_architecture (_uni ))))
		(_signal (_internal SynchronizerResetTimestampxSB ~extieee.std_logic_1164.STD_LOGIC 0 317 (_architecture (_uni ))))
		(_signal (_internal CDVSTestChipResetxRB ~extieee.std_logic_1164.STD_LOGIC 0 318 (_internal (_uni ))))
		(_signal (_internal CDVSTestPeriodicChipResetxRB ~extieee.std_logic_1164.STD_LOGIC 0 319 (_architecture (_uni ))))
		(_signal (_internal RxcolGxS ~extieee.std_logic_1164.STD_LOGIC 0 320 (_architecture (_uni ))))
		(_signal (_internal TimestampOverflowxS ~extieee.std_logic_1164.STD_LOGIC 0 323 (_architecture (_uni ))))
		(_signal (_internal AddressMSBxD ~STD_LOGIC_VECTOR{1~downto~0}~1326 0 324 (_architecture (_uni ))))
		(_signal (_internal TimestampMasterxS ~extieee.std_logic_1164.STD_LOGIC 0 325 (_architecture (_uni ))))
		(_signal (_internal FifoTransactionxS ~extieee.std_logic_1164.STD_LOGIC 0 328 (_architecture (_uni ))))
		(_signal (_internal FX2FifoWritexEB ~extieee.std_logic_1164.STD_LOGIC 0 329 (_architecture (_uni ))))
		(_signal (_internal FX2FifoPktEndxSB ~extieee.std_logic_1164.STD_LOGIC 0 330 (_architecture (_uni ))))
		(_signal (_internal SyncOutxSB ~extieee.std_logic_1164.STD_LOGIC 0 331 (_architecture (_uni ))))
		(_signal (_internal HostResetTimestampxS ~extieee.std_logic_1164.STD_LOGIC 0 332 (_architecture (_uni ))))
		(_signal (_internal TriggerxS ~extieee.std_logic_1164.STD_LOGIC 0 334 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~1328 0 336 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_signal (_internal AddressRegOutxD ~STD_LOGIC_VECTOR{9~downto~0}~1328 0 336 (_architecture (_uni ))))
		(_signal (_internal AddressRegWritexE ~extieee.std_logic_1164.STD_LOGIC 0 337 (_architecture (_uni ))))
		(_signal (_internal AddressRegOut8xD ~extieee.std_logic_1164.STD_LOGIC 0 338 (_architecture (_uni ))))
		(_signal (_internal IncxS ~extieee.std_logic_1164.STD_LOGIC 0 341 (_architecture (_uni ))))
		(_signal (_internal ReadADCvaluexE ~extieee.std_logic_1164.STD_LOGIC 0 344 (_architecture (_uni ))))
		(_signal (_internal ADCvalueReadyxS ~extieee.std_logic_1164.STD_LOGIC 0 344 (_architecture (_uni ))))
		(_signal (_internal ADCregInxD ~STD_LOGIC_VECTOR{13~downto~0}~1324 0 345 (_architecture (_uni ))))
		(_signal (_internal ADCregOutxD ~STD_LOGIC_VECTOR{13~downto~0}~1324 0 346 (_architecture (_uni ))))
		(_signal (_internal ADCregWritexE ~extieee.std_logic_1164.STD_LOGIC 0 347 (_architecture (_uni ))))
		(_signal (_internal ADCdataxD ~STD_LOGIC_VECTOR{13~downto~0}~1324 0 348 (_architecture (_uni ))))
		(_signal (_internal SBRet10xE ~extieee.std_logic_1164.STD_LOGIC 0 349 (_architecture (_uni ))))
		(_signal (_internal ADCsmRstxE ~extieee.std_logic_1164.STD_LOGIC 0 351 (_architecture (_uni ))))
		(_signal (_internal ADCclockxC ~extieee.std_logic_1164.STD_LOGIC 0 352 (_architecture (_uni ))))
		(_signal (_internal ADCoexEB ~extieee.std_logic_1164.STD_LOGIC 0 353 (_architecture (_uni ))))
		(_signal (_internal ADCstbyxE ~extieee.std_logic_1164.STD_LOGIC 0 354 (_architecture (_uni ))))
		(_signal (_internal ADCovrxS ~extieee.std_logic_1164.STD_LOGIC 0 355 (_architecture (_uni ))))
		(_signal (_internal CDVSTestSRRowClockxS ~extieee.std_logic_1164.STD_LOGIC 0 356 (_architecture (_uni ))))
		(_signal (_internal CDVSTestSRRowInxS ~extieee.std_logic_1164.STD_LOGIC 0 356 (_architecture (_uni ))))
		(_signal (_internal CDVSTestSRColClockxS ~extieee.std_logic_1164.STD_LOGIC 0 357 (_architecture (_uni ))))
		(_signal (_internal CDVSTestSRColInxS ~extieee.std_logic_1164.STD_LOGIC 0 357 (_architecture (_uni ))))
		(_signal (_internal CDVSTestColMode0xS ~extieee.std_logic_1164.STD_LOGIC 0 358 (_architecture (_uni ))))
		(_signal (_internal CDVSTestColMode1xS ~extieee.std_logic_1164.STD_LOGIC 0 358 (_architecture (_uni ))))
		(_signal (_internal CDVSTestApsTxGatexS ~extieee.std_logic_1164.STD_LOGIC 0 359 (_architecture (_uni ))))
		(_signal (_internal CDVSTestBiasBitOutxS ~extieee.std_logic_1164.STD_LOGIC 0 360 (_internal (_uni ))))
		(_signal (_internal ExtTriggerxE ~extieee.std_logic_1164.STD_LOGIC 0 361 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{95~downto~0}~13 0 363 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 95)(i 0))))))
		(_signal (_internal SRDataOutxD ~STD_LOGIC_VECTOR{95~downto~0}~13 0 363 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1330 0 365 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal ExposurexD ~STD_LOGIC_VECTOR{15~downto~0}~1330 0 365 (_architecture (_uni ))))
		(_signal (_internal ColSettlexD ~STD_LOGIC_VECTOR{15~downto~0}~1330 0 365 (_architecture (_uni ))))
		(_signal (_internal RowSettlexD ~STD_LOGIC_VECTOR{15~downto~0}~1330 0 365 (_architecture (_uni ))))
		(_signal (_internal ResSettlexD ~STD_LOGIC_VECTOR{15~downto~0}~1330 0 365 (_architecture (_uni ))))
		(_signal (_internal FramePeriodxD ~STD_LOGIC_VECTOR{15~downto~0}~1330 0 366 (_architecture (_uni ))))
		(_signal (_internal TestPixelxE ~extieee.std_logic_1164.STD_LOGIC 0 367 (_architecture (_uni ))))
		(_signal (_internal SRoutxD ~extieee.std_logic_1164.STD_LOGIC 0 369 (_architecture (_uni ))))
		(_signal (_internal SRinxD ~extieee.std_logic_1164.STD_LOGIC 0 369 (_architecture (_uni ))))
		(_signal (_internal SRLatchxE ~extieee.std_logic_1164.STD_LOGIC 0 369 (_architecture (_uni ))))
		(_signal (_internal SRClockxC ~extieee.std_logic_1164.STD_LOGIC 0 369 (_architecture (_uni ))))
		(_signal (_internal RunADCxS ~extieee.std_logic_1164.STD_LOGIC 0 370 (_architecture (_uni ))))
		(_signal (_internal ADCStateOutputLEDxS ~extieee.std_logic_1164.STD_LOGIC 0 372 (_architecture (_uni ))))
		(_signal (_internal LockxS ~extieee.std_logic_1164.STD_LOGIC 0 375 (_architecture (_uni ))))
		(_signal (_internal FifoDataInxD ~STD_LOGIC_VECTOR{15~downto~0}~1330 0 378 (_architecture (_uni ))))
		(_signal (_internal FifoDataOutxD ~STD_LOGIC_VECTOR{15~downto~0}~1330 0 378 (_architecture (_uni ))))
		(_signal (_internal FifoWritexE ~extieee.std_logic_1164.STD_LOGIC 0 379 (_architecture (_uni ))))
		(_signal (_internal FifoReadxE ~extieee.std_logic_1164.STD_LOGIC 0 379 (_architecture (_uni ))))
		(_signal (_internal FifoEmptyxS ~extieee.std_logic_1164.STD_LOGIC 0 380 (_architecture (_uni ))))
		(_signal (_internal FifoAlmostEmptyxS ~extieee.std_logic_1164.STD_LOGIC 0 380 (_architecture (_uni ))))
		(_signal (_internal FifoFullxS ~extieee.std_logic_1164.STD_LOGIC 0 380 (_architecture (_uni ))))
		(_signal (_internal FifoAlmostFullxS ~extieee.std_logic_1164.STD_LOGIC 0 380 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1332 0 383 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal selectADC ~STD_LOGIC_VECTOR{1~downto~0}~1332 0 383 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1334 0 384 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal selectaddress ~STD_LOGIC_VECTOR{1~downto~0}~1334 0 384 (_architecture (_string \"01"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1336 0 385 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal selecttimestamp ~STD_LOGIC_VECTOR{1~downto~0}~1336 0 385 (_architecture (_string \"00"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1338 0 386 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal selecttrigger ~STD_LOGIC_VECTOR{1~downto~0}~1338 0 386 (_architecture (_string \"10"\))))
		(_process
			(line__389(_architecture 0 0 389 (_assignment (_simple)(_alias((IfClockxC)(IfClockxCI)))(_target(60))(_sensitivity(6)))))
			(line__390(_architecture 1 0 390 (_assignment (_simple)(_alias((ADCclockxCO)(ADCclockxC)))(_target(21))(_sensitivity(90)))))
			(line__403(_architecture 2 0 403 (_assignment (_simple)(_alias((CDVSTestBiasDiagSelxSO)(PA0xSIO)))(_target(34))(_sensitivity(14)))))
			(line__406(_architecture 3 0 406 (_assignment (_simple)(_alias((ResetxRB)(ResetxRBI)))(_target(61))(_sensitivity(7)))))
			(line__407(_architecture 4 0 407 (_assignment (_simple)(_target(62))(_sensitivity(7)))))
			(line__408(_architecture 5 0 408 (_assignment (_simple)(_alias((CounterResetxRB)(SynchronizerResetTimestampxSB)))(_target(64))(_sensitivity(65)))))
			(line__410(_architecture 6 0 410 (_assignment (_simple)(_alias((FX2FifoReadxEBO)(_string \"1"\)))(_target(3)))))
			(line__412(_architecture 7 0 412 (_assignment (_simple)(_alias((SyncInxAB)(Sync1xABI)))(_target(47))(_sensitivity(8)))))
			(line__425(_architecture 8 0 425 (_assignment (_simple)(_alias((ExposurexD)(SRDataOutxD(d_15_0))))(_target(104))(_sensitivity(103(d_15_0))))))
			(line__426(_architecture 9 0 426 (_assignment (_simple)(_alias((ColSettlexD)(SRDataOutxD(d_31_16))))(_target(105))(_sensitivity(103(d_31_16))))))
			(line__427(_architecture 10 0 427 (_assignment (_simple)(_alias((RowSettlexD)(SRDataOutxD(d_47_32))))(_target(106))(_sensitivity(103(d_47_32))))))
			(line__428(_architecture 11 0 428 (_assignment (_simple)(_alias((ResSettlexD)(SRDataOutxD(d_63_48))))(_target(107))(_sensitivity(103(d_63_48))))))
			(line__429(_architecture 12 0 429 (_assignment (_simple)(_alias((FramePeriodxD)(SRDataOutxD(d_79_64))))(_target(108))(_sensitivity(103(d_79_64))))))
			(line__430(_architecture 13 0 430 (_assignment (_simple)(_alias((TestPixelxE)(SRDataOutxD(94))))(_target(109))(_sensitivity(103(94))))))
			(line__431(_architecture 14 0 431 (_assignment (_simple)(_alias((SBRet10xE)(SRDataOutxD(95))))(_target(88))(_sensitivity(103(95))))))
			(line__448(_architecture 15 0 448 (_assignment (_simple)(_alias((FX2FifoDataxDIO)(FifoDataOutxD)))(_target(0))(_sensitivity(118)))))
			(line__480(_architecture 16 0 480 (_assignment (_simple)(_alias((ADCregInxD)(ADCdataxD)))(_target(84))(_sensitivity(87)))))
			(line__518(_architecture 17 0 518 (_assignment (_simple)(_alias((TimestampMasterxS)(_string \"1"\)))(_target(71)))))
			(line__588(_architecture 18 0 588 (_assignment (_simple)(_alias((ADCovrxS)(ADCovrxSI)))(_target(93))(_sensitivity(25)))))
			(line__589(_architecture 19 0 589 (_assignment (_simple)(_target(89))(_sensitivity(61)(63)))))
			(line__608(_architecture 20 0 608 (_assignment (_simple)(_alias((SynchOutxSBO)(SyncOutxSB)))(_target(9))(_sensitivity(75)))))
			(line__609(_architecture 21 0 609 (_assignment (_simple)(_alias((FX2FifoPktEndxSBO)(FX2FifoPktEndxSB)))(_target(4))(_sensitivity(74)))))
			(line__610(_architecture 22 0 610 (_assignment (_simple)(_alias((FX2FifoWritexEBO)(FX2FifoWritexEB)))(_target(2))(_sensitivity(73)))))
			(line__611(_architecture 23 0 611 (_assignment (_simple)(_alias((AERMonitorACKxSBO)(AERMonitorACKxSB)))(_target(42))(_sensitivity(50)))))
			(line__614(_architecture 24 0 614 (_assignment (_simple)(_target(55))(_sensitivity(57)(58)))))
			(line__618(_architecture 25 0 618 (_assignment (_simple)(_target(80))(_sensitivity(78(9))(78(8))))))
			(line__625(_architecture 26 0 625 (_assignment (_simple)(_target(117))(_sensitivity(44)(52)(70)(78(d_7_0))(78(9))(80)(85)))))
			(line__632(_architecture 27 0 632 (_assignment (_simple)(_alias((LED1xSO)(CDVSTestChipResetxRB)))(_target(37))(_sensitivity(19)))))
			(line__633(_architecture 28 0 633 (_assignment (_simple)(_alias((LED2xSO)(RunxS)))(_target(38))(_sensitivity(63)))))
			(line__634(_architecture 29 0 634 (_assignment (_simple)(_alias((LED3xSO)(ADCStateOutputLEDxS)))(_target(39))(_sensitivity(115)))))
			(line__637(_architecture 30 0 637 (_assignment (_simple)(_alias((CDVSTestChipResetxRBO)(CDVSTestChipResetxRB)))(_target(31))(_sensitivity(19)))))
			(line__643(_architecture 31 0 643 (_assignment (_simple)(_target(30))(_sensitivity(18)))))
			(line__645(_architecture 32 0 645 (_assignment (_simple)(_alias((HostResetTimestampxS)(PA7xSIO)))(_target(76))(_sensitivity(17)))))
			(line__646(_architecture 33 0 646 (_assignment (_simple)(_alias((RunxS)(PA3xSIO)))(_target(63))(_sensitivity(16)))))
			(line__647(_architecture 34 0 647 (_assignment (_simple)(_alias((ExtTriggerxE)(PA1xSIO)))(_target(102))(_sensitivity(15)))))
			(line__649(_architecture 35 0 649 (_assignment (_simple)(_alias((RunADCxS)(PC0xSIO)))(_target(114))(_sensitivity(10)))))
			(line__650(_architecture 36 0 650 (_assignment (_simple)(_alias((SRClockxC)(PC1xSIO)))(_target(113))(_sensitivity(11)))))
			(line__651(_architecture 37 0 651 (_assignment (_simple)(_alias((SRLatchxE)(PC2xSIO)))(_target(112))(_sensitivity(12)))))
			(line__652(_architecture 38 0 652 (_assignment (_simple)(_alias((SRinxD)(PC3xSIO)))(_target(111))(_sensitivity(13)))))
			(line__654(_architecture 39 0 654 (_assignment (_simple)(_alias((CDVSTestSRColClockxSO)(CDVSTestSRColClockxS)))(_target(27))(_sensitivity(96)))))
			(line__655(_architecture 40 0 655 (_assignment (_simple)(_alias((CDVSTestSRRowClockxSO)(CDVSTestSRRowClockxS)))(_target(26))(_sensitivity(94)))))
			(line__656(_architecture 41 0 656 (_assignment (_simple)(_alias((CDVSTestSRColInxSO)(CDVSTestSRColInxS)))(_target(29))(_sensitivity(97)))))
			(line__657(_architecture 42 0 657 (_assignment (_simple)(_alias((CDVSTestSRRowInxSO)(CDVSTestSRRowInxS)))(_target(28))(_sensitivity(95)))))
			(line__659(_architecture 43 0 659 (_assignment (_simple)(_alias((CDVSTestColMode0xSO)(CDVSTestColMode0xS)))(_target(32))(_sensitivity(98)))))
			(line__660(_architecture 44 0 660 (_assignment (_simple)(_alias((CDVSTestColMode1xSO)(CDVSTestColMode1xS)))(_target(33))(_sensitivity(99)))))
			(line__662(_architecture 45 0 662 (_assignment (_simple)(_alias((CDVSTestApsTxGatexSO)(CDVSTestApsTxGatexS)))(_target(36))(_sensitivity(100)))))
			(line__666(_architecture 46 0 666 (_assignment (_simple)(_alias((ADCstbyxEO)(ADCstbyxE)))(_target(24))(_sensitivity(92)))))
			(line__667(_architecture 47 0 667 (_assignment (_simple)(_alias((ADCoexEBO)(ADCoexEB)))(_target(23))(_sensitivity(91)))))
			(line__670(_architecture 48 0 670 (_assignment (_simple)(_alias((RxcolGxS)(_string \"0"\)))(_target(68)))))
			(line__671(_architecture 49 0 671 (_assignment (_simple)(_alias((UseLongAckxS)(_string \"0"\)))(_target(51)))))
			(line__677(_architecture 50 0 677 (_assignment (_simple)(_alias((DebugxSIO(0))(CDVSTestBiasBitOutxS)))(_target(40(0)))(_sensitivity(35)))))
			(synchronizer(_architecture 51 0 683 (_process (_target(48)(49))(_sensitivity(59)(41)(49))(_dssslsensitivity 1))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
	)
	(_static
		(514 )
		(33686274 33686018 33686018 514 )
	)
	(_model . Structural 55 -1
	)
)
I 000051 55 1674          1374163217593 Behavioral
(_unit VHDL (adcvalueready 0 25 (behavioral 0 36 ))
	(_version v63)
	(_time 1374163217594 2013.07.18 18:00:17)
	(_source (\./../../sourcecode/ADCvalueReady.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 9798c39894c0c080959986cd95)
	(_entity
		(_time 1372368070373)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in )(_event))))
		(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in ))))
		(_port (_internal RegisterWritexEI ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal ReadValuexEI ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal ValueReadyxSO ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
		(_type (_internal state 0 37 (_enum1 stidle stadcvalueready stread stadcvalueready2 (_to (i 0)(i 3)))))
		(_signal (_internal StatexDP state 0 40 (_architecture (_uni ))))
		(_signal (_internal StatexDN state 0 40 (_architecture (_uni ))))
		(_process
			(p_memless(_architecture 0 0 44 (_process (_simple)(_target(4)(6))(_sensitivity(2)(3)(5)))))
			(p_memoryzing(_architecture 1 0 78 (_process (_target(5))(_sensitivity(0)(1)(6))(_dssslsensitivity 2))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Behavioral 2 -1
	)
)
I 000051 55 2661          1374163217650 Behavioral
(_unit VHDL (cdvsresetstatemachine 0 25 (behavioral 0 37 ))
	(_version v63)
	(_time 1374163217651 2013.07.18 18:00:17)
	(_source (\./../../sourcecode/cDVSResetStateMachine.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code c5ca9390c49397d2c0c4d79f91)
	(_entity
		(_time 1372368070692)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in )(_event))))
		(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in ))))
		(_port (_internal AERackxSBI ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal RxcolGxSI ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal cDVSresetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal CDVSresetxRBO ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ))))
		(_type (_internal state 0 38 (_enum1 stidle stevent stresetcdvs (_to (i 0)(i 2)))))
		(_signal (_internal StatexDP state 0 42 (_architecture (_uni ))))
		(_signal (_internal StatexDN state 0 42 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{18~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 18)(i 0))))))
		(_signal (_internal CountxDP ~STD_LOGIC_VECTOR{18~downto~0}~13 0 45 (_architecture (_uni ))))
		(_signal (_internal CountxDN ~STD_LOGIC_VECTOR{18~downto~0}~13 0 45 (_architecture (_uni ))))
		(_constant (_internal waitTime ~extSTD.STANDARD.INTEGER 0 47 (_architecture ((i 30)))))
		(_constant (_internal idleTime ~extSTD.STANDARD.INTEGER 0 48 (_architecture ((i 200000)))))
		(_process
			(p_memless(_architecture 0 0 53 (_process (_simple)(_target(5)(7)(9))(_sensitivity(2)(4)(6)(8)))))
			(p_memoryzing(_architecture 1 0 105 (_process (_target(6)(8))(_sensitivity(0)(1)(7)(9))(_dssslsensitivity 2))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_static
		(33686018 33686018 33686018 33686018 131586 )
		(33686018 33686018 33686018 33686018 131586 )
		(33686018 33686018 33686018 33686018 131586 )
		(33686018 33686018 33686018 33686018 131586 )
	)
	(_model . Behavioral 2 -1
	)
)
I 000051 55 2362          1374163217709 Behavioral
(_unit VHDL (shiftregister 0 30 (behavioral 0 42 ))
	(_version v63)
	(_time 1374163217710 2013.07.18 18:00:17)
	(_source (\./../../sourcecode/shiftRegister.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 040a5102085359120106105f57)
	(_entity
		(_time 1372368071005)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_generic (_internal width ~extSTD.STANDARD.NATURAL 0 32 \32\ (_entity ((i 32)))))
		(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in )(_event))))
		(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal LatchxEI ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in )(_event))))
		(_port (_internal DxDI ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ))))
		(_port (_internal QxDO ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{width-1~downto~0}~12 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal DataOutxDO ~STD_LOGIC_VECTOR{width-1~downto~0}~12 0 39 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{width-1~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_signal (_internal StatexD ~STD_LOGIC_VECTOR{width-1~downto~0}~13 0 45 (_architecture (_uni ))))
		(_process
			(p_latch(_architecture 0 0 50 (_process (_target(5))(_sensitivity(1)(2)(6))(_dssslsensitivity 2))))
			(line__60(_architecture 1 0 60 (_assignment (_simple)(_target(4))(_sensitivity(6(_index 5)))(_read(6(_index 6))))))
			(p_memorizing(_architecture 2 0 63 (_process (_simple)(_target(6(0))(6(_range 7))(6))(_sensitivity(0)(1))(_read(3)(6(_range 8))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . Behavioral 9 -1
	)
)
I 000052 55 11668         1374163217772 Behavioural
(_unit VHDL (adcstatemachine_tb 0 20 (behavioural 0 23 ))
	(_version v63)
	(_time 1374163217773 2013.07.18 18:00:17)
	(_source (\./../../ADCStateMachine_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 424d154044151555494d561812)
	(_entity
		(_time 1372368071331)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(ADCStateMachine
			(_object
				(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
				(_port (_internal ADCclockxCO ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_out ))))
				(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
				(_port (_internal ADCwordxDI ~STD_LOGIC_VECTOR{9~downto~0}~13 0 30 (_entity (_in ))))
				(_port (_internal ADCoutxDO ~STD_LOGIC_VECTOR{13~downto~0}~13 0 31 (_entity (_out ))))
				(_port (_internal ADCstbyxEO ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
				(_port (_internal ADCoexEBO ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ))))
				(_port (_internal ADCovrxSI ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
				(_port (_internal RegisterWritexEO ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
				(_port (_internal SRLatchxEI ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
				(_port (_internal RunADCxSI ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ))))
				(_port (_internal ExposurexDI ~STD_LOGIC_VECTOR{15~downto~0}~13 0 38 (_entity (_in ))))
				(_port (_internal ColSettlexDI ~STD_LOGIC_VECTOR{15~downto~0}~132 0 39 (_entity (_in ))))
				(_port (_internal RowSettlexDI ~STD_LOGIC_VECTOR{15~downto~0}~134 0 40 (_entity (_in ))))
				(_port (_internal ResSettlexDI ~STD_LOGIC_VECTOR{15~downto~0}~136 0 41 (_entity (_in ))))
				(_port (_internal FramePeriodxDI ~STD_LOGIC_VECTOR{15~downto~0}~138 0 42 (_entity (_in ))))
				(_port (_internal SBRet10xEI ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ))))
				(_port (_internal TestPixelxEI ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_in ))))
				(_port (_internal ExtTriggerxEI ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_in ))))
				(_port (_internal CDVSTestSRRowInxSO ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_out ))))
				(_port (_internal CDVSTestSRRowClockxSO ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_out ))))
				(_port (_internal CDVSTestSRColInxSO ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_out ))))
				(_port (_internal CDVSTestSRColClockxSO ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_out ))))
				(_port (_internal CDVSTestColMode0xSO ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_out ))))
				(_port (_internal CDVSTestColMode1xSO ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_out ))))
				(_port (_internal CDVSTestApsTxGatexSO ~extieee.std_logic_1164.STD_LOGIC 0 52 (_entity (_out ))))
				(_port (_internal ADCStateOutputLEDxSO ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_out ))))
			)
		)
	)
	(_instantiation ADCStateMachine_1 0 120 (_component ADCStateMachine )
		(_port
			((ClockxCI)(IfClockxC))
			((ADCclockxCO)(ADCclockxC))
			((ResetxRBI)(ResetxRB))
			((ADCwordxDI)(ADCwordxD))
			((ADCoutxDO)(ADCdataxD))
			((ADCstbyxEO)(ADCstbyxE))
			((ADCoexEBO)(ADCoexEB))
			((ADCovrxSI)(ADCovrxS))
			((RegisterWritexEO)(RegisterWritexE))
			((SRLatchxEI)(SRLatchxE))
			((RunADCxSI)(RunADCxS))
			((ExposurexDI)(ExposurexD))
			((ColSettlexDI)(ColSettlexD))
			((RowSettlexDI)(RowSettlexD))
			((ResSettlexDI)(ResSettlexD))
			((FramePeriodxDI)(FramePeriodxD))
			((SBRet10xEI)(SBRet10xE))
			((TestPixelxEI)(TestpixelxE))
			((ExtTriggerxEI)(ExtTriggerxE))
			((CDVSTestSRRowInxSO)(CDVSTestSRRowInxS))
			((CDVSTestSRRowClockxSO)(CDVSTestSRRowClockxS))
			((CDVSTestSRColInxSO)(CDVSTestSRColInxS))
			((CDVSTestSRColClockxSO)(CDVSTestSRColClockxS))
			((CDVSTestColMode0xSO)(CDVSTestColMode0xS))
			((CDVSTestColMode1xSO)(CDVSTestColMode1xS))
			((CDVSTestApsTxGatexSO)(CDVSTestApsTxGatexS))
			((ADCStateOutputLEDxSO)(ADCStateOutputLEDxS))
		)
		(_use (_entity . ADCStateMachine)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~13 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~13 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~132 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~134 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~136 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~138 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal IfClockxC ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ))))
		(_signal (_internal ADCclockxC ~extieee.std_logic_1164.STD_LOGIC 0 57 (_architecture (_uni ))))
		(_signal (_internal ResetxRB ~extieee.std_logic_1164.STD_LOGIC 0 58 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_signal (_internal ADCwordxD ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 59 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~1312 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_signal (_internal ADCdataxD ~STD_LOGIC_VECTOR{13~downto~0}~1312 0 60 (_architecture (_uni ))))
		(_signal (_internal ADCoexEB ~extieee.std_logic_1164.STD_LOGIC 0 61 (_architecture (_uni ))))
		(_signal (_internal ADCstbyxE ~extieee.std_logic_1164.STD_LOGIC 0 62 (_architecture (_uni ))))
		(_signal (_internal ADCovrxS ~extieee.std_logic_1164.STD_LOGIC 0 63 (_architecture (_uni ))))
		(_signal (_internal RegisterWritexE ~extieee.std_logic_1164.STD_LOGIC 0 64 (_architecture (_uni ))))
		(_signal (_internal SRLatchxE ~extieee.std_logic_1164.STD_LOGIC 0 65 (_architecture (_uni ))))
		(_signal (_internal RunADCxS ~extieee.std_logic_1164.STD_LOGIC 0 66 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 67 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal ExposurexD ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 67 (_architecture (_uni ))))
		(_signal (_internal ColSettlexD ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 68 (_architecture (_uni ))))
		(_signal (_internal RowSettlexD ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 69 (_architecture (_uni ))))
		(_signal (_internal ResSettlexD ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 70 (_architecture (_uni ))))
		(_signal (_internal FramePeriodxD ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 71 (_architecture (_uni ))))
		(_signal (_internal TestPixelxE ~extieee.std_logic_1164.STD_LOGIC 0 72 (_architecture (_uni ))))
		(_signal (_internal SBRet10xE ~extieee.std_logic_1164.STD_LOGIC 0 73 (_architecture (_uni ))))
		(_signal (_internal ExtTriggerxE ~extieee.std_logic_1164.STD_LOGIC 0 74 (_architecture (_uni ))))
		(_signal (_internal CDVSTestSRRowInxS ~extieee.std_logic_1164.STD_LOGIC 0 75 (_architecture (_uni ))))
		(_signal (_internal CDVSTestSRRowClockxS ~extieee.std_logic_1164.STD_LOGIC 0 76 (_architecture (_uni ))))
		(_signal (_internal CDVSTestSRColInxS ~extieee.std_logic_1164.STD_LOGIC 0 77 (_architecture (_uni ))))
		(_signal (_internal CDVSTestSRColClockxS ~extieee.std_logic_1164.STD_LOGIC 0 78 (_architecture (_uni ))))
		(_signal (_internal CDVSTestColMode0xS ~extieee.std_logic_1164.STD_LOGIC 0 79 (_architecture (_uni ))))
		(_signal (_internal CDVSTestColMode1xS ~extieee.std_logic_1164.STD_LOGIC 0 80 (_architecture (_uni ))))
		(_signal (_internal CDVSTestApsTxGatexS ~extieee.std_logic_1164.STD_LOGIC 0 81 (_architecture (_uni ))))
		(_signal (_internal ADCStateOutputLEDxS ~extieee.std_logic_1164.STD_LOGIC 0 82 (_architecture (_uni ))))
		(_constant (_internal Tpw_clk ~extSTD.STANDARD.TIME 0 84 (_architecture ((ns 4634391661857464543)))))
		(_process
			(clock_gen(_architecture 0 0 88 (_process (_wait_for)(_target(0)))))
			(line__94(_architecture 1 0 94 (_assignment (_simple)(_alias((ADCclockxC)(_string \"0"\)))(_target(1)))))
			(line__95(_architecture 2 0 95 (_assignment (_simple)(_target(2)))))
			(line__96(_architecture 3 0 96 (_assignment (_simple)(_target(3)))))
			(line__97(_architecture 4 0 97 (_assignment (_simple)(_target(4)))))
			(line__98(_architecture 5 0 98 (_assignment (_simple)(_alias((ADCoexEB)(_string \"0"\)))(_target(5)))))
			(line__99(_architecture 6 0 99 (_assignment (_simple)(_alias((ADCstbyxE)(_string \"0"\)))(_target(6)))))
			(line__100(_architecture 7 0 100 (_assignment (_simple)(_alias((RegisterWritexE)(_string \"0"\)))(_target(8)))))
			(line__101(_architecture 8 0 101 (_assignment (_simple)(_target(9)))))
			(line__102(_architecture 9 0 102 (_assignment (_simple)(_target(10)))))
			(line__103(_architecture 10 0 103 (_assignment (_simple)(_target(11)))))
			(line__104(_architecture 11 0 104 (_assignment (_simple)(_target(12)))))
			(line__105(_architecture 12 0 105 (_assignment (_simple)(_target(13)))))
			(line__106(_architecture 13 0 106 (_assignment (_simple)(_target(14)))))
			(line__107(_architecture 14 0 107 (_assignment (_simple)(_target(15)))))
			(line__108(_architecture 15 0 108 (_assignment (_simple)(_alias((TestPixelxE)(_string \"0"\)))(_target(16)))))
			(line__109(_architecture 16 0 109 (_assignment (_simple)(_alias((SBRet10xE)(_string \"0"\)))(_target(17)))))
			(line__110(_architecture 17 0 110 (_assignment (_simple)(_alias((ExtTriggerxE)(_string \"0"\)))(_target(18)))))
			(line__111(_architecture 18 0 111 (_assignment (_simple)(_alias((CDVSTestSRRowInxS)(_string \"0"\)))(_target(19)))))
			(line__112(_architecture 19 0 112 (_assignment (_simple)(_alias((CDVSTestSRRowClockxS)(_string \"0"\)))(_target(20)))))
			(line__113(_architecture 20 0 113 (_assignment (_simple)(_alias((CDVSTestSRColInxS)(_string \"0"\)))(_target(21)))))
			(line__114(_architecture 21 0 114 (_assignment (_simple)(_alias((CDVSTestSRColClockxS)(_string \"0"\)))(_target(22)))))
			(line__115(_architecture 22 0 115 (_assignment (_simple)(_alias((CDVSTestColMode0xS)(_string \"0"\)))(_target(23)))))
			(line__116(_architecture 23 0 116 (_assignment (_simple)(_alias((CDVSTestColMode1xS)(_string \"0"\)))(_target(24)))))
			(line__117(_architecture 24 0 117 (_assignment (_simple)(_alias((CDVSTestApsTxGatexS)(_string \"0"\)))(_target(25)))))
			(line__118(_architecture 25 0 118 (_assignment (_simple)(_alias((ADCStateOutputLEDxS)(_string \"0"\)))(_target(26)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
	(_static
		(33686274 50463491 771 )
		(67372036 67372036 67372036 1028 )
		(33686018 33686018 33686018 33686274 )
		(33686018 33686018 33686018 33751554 )
		(33686018 33686018 33686018 33686019 )
	)
	(_model . Behavioural 26 -1
	)
)
I 000051 55 13435         1374163217978 Behavioral
(_unit VHDL (adcstatemachine 0 25 (behavioral 0 57 ))
	(_version v63)
	(_time 1374163217979 2013.07.18 18:00:17)
	(_source (\./../../sourcecode/ADCStateMachine.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 0d5a0c0b5d5a5a1a0e0b5b031c5658)
	(_entity
		(_time 1372368071665)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in ))))
		(_port (_internal ADCclockxCO ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_out ))))
		(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_port (_internal ADCwordxDI ~STD_LOGIC_VECTOR{9~downto~0}~12 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_port (_internal ADCoutxDO ~STD_LOGIC_VECTOR{13~downto~0}~12 0 32 (_entity (_out ))))
		(_port (_internal ADCstbyxEO ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ))))
		(_port (_internal ADCoexEBO ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ))))
		(_port (_internal ADCovrxSI ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal RegisterWritexEO ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
		(_port (_internal SRLatchxEI ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ))))
		(_port (_internal RunADCxSI ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal ExposurexDI ~STD_LOGIC_VECTOR{15~downto~0}~12 0 39 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal ColSettlexDI ~STD_LOGIC_VECTOR{15~downto~0}~122 0 40 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~124 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal RowSettlexDI ~STD_LOGIC_VECTOR{15~downto~0}~124 0 41 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~126 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal ResSettlexDI ~STD_LOGIC_VECTOR{15~downto~0}~126 0 42 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~128 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal FramePeriodxDI ~STD_LOGIC_VECTOR{15~downto~0}~128 0 43 (_entity (_in ))))
		(_port (_internal SBRet10xEI ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_in ))))
		(_port (_internal TestPixelxEI ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_in ))))
		(_port (_internal ExtTriggerxEI ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_in ))))
		(_port (_internal CDVSTestSRRowInxSO ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_out ))))
		(_port (_internal CDVSTestSRRowClockxSO ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_out ))))
		(_port (_internal CDVSTestSRColInxSO ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_out ))))
		(_port (_internal CDVSTestSRColClockxSO ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_out ))))
		(_port (_internal CDVSTestColMode0xSO ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_out ))))
		(_port (_internal CDVSTestColMode1xSO ~extieee.std_logic_1164.STD_LOGIC 0 52 (_entity (_out ))))
		(_port (_internal CDVSTestApsTxGatexSO ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_out ))))
		(_port (_internal ADCStateOutputLEDxSO ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_out ))))
		(_type (_internal ColState 0 58 (_enum1 stidle streset streleasereset streadreset stcountreset stnextreset stintegrate ststopintegrate streadsignal stcountsignal stnextsignal stwaitframe stresett stinitat streadresett stinitbt streadsignalt stwaitt (_to (i 0)(i 17)))))
		(_type (_internal RowState 0 59 (_enum1 stidle stfeedrow stinit stread stwrite strowdone stcolumndone stcolsettle (_to (i 0)(i 7)))))
		(_signal (_internal ResetxRB ~extieee.std_logic_1164.STD_LOGIC 0 61 (_architecture (_uni ))))
		(_signal (_internal StateColxDP ColState 0 64 (_architecture (_uni ))))
		(_signal (_internal StateColxDN ColState 0 64 (_architecture (_uni ))))
		(_signal (_internal StateRowxDP RowState 0 65 (_architecture (_uni ))))
		(_signal (_internal StateRowxDN RowState 0 65 (_architecture (_uni ))))
		(_signal (_internal ADCwordWritexE ~extieee.std_logic_1164.STD_LOGIC 0 66 (_architecture (_uni ))))
		(_signal (_internal ClockxC ~extieee.std_logic_1164.STD_LOGIC 0 67 (_architecture (_uni )(_event))))
		(_signal (_internal StateClockxC ~extieee.std_logic_1164.STD_LOGIC 0 68 (_architecture (_uni )(_event))))
		(_signal (_internal CDVSTestSRRowInxS ~extieee.std_logic_1164.STD_LOGIC 0 71 (_architecture (_uni ))))
		(_signal (_internal CDVSTestSRRowClockxS ~extieee.std_logic_1164.STD_LOGIC 0 71 (_architecture (_uni ))))
		(_signal (_internal CDVSTestSRColInxS ~extieee.std_logic_1164.STD_LOGIC 0 71 (_architecture (_uni ))))
		(_signal (_internal CDVSTestSRColClockxS ~extieee.std_logic_1164.STD_LOGIC 0 71 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 76 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal ADCoutMSBxS ~STD_LOGIC_VECTOR{3~downto~0}~13 0 76 (_architecture (_uni ))))
		(_signal (_internal StartPixelxS ~extieee.std_logic_1164.STD_LOGIC 0 77 (_internal (_uni ))))
		(_signal (_internal StartColxSN ~extieee.std_logic_1164.STD_LOGIC 0 78 (_architecture (_uni ))))
		(_signal (_internal StartColxSP ~extieee.std_logic_1164.STD_LOGIC 0 78 (_architecture (_uni ))))
		(_signal (_internal StartRowxSN ~extieee.std_logic_1164.STD_LOGIC 0 79 (_architecture (_uni ))))
		(_signal (_internal StartRowxSP ~extieee.std_logic_1164.STD_LOGIC 0 79 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{32~downto~0}~13 0 82 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 32)(i 0))))))
		(_signal (_internal DividerColxDP ~STD_LOGIC_VECTOR{32~downto~0}~13 0 82 (_architecture (_uni ))))
		(_signal (_internal DividerColxDN ~STD_LOGIC_VECTOR{32~downto~0}~13 0 82 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{16~downto~0}~13 0 83 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 16)(i 0))))))
		(_signal (_internal DividerRowxDP ~STD_LOGIC_VECTOR{16~downto~0}~13 0 83 (_architecture (_uni ))))
		(_signal (_internal DividerRowxDN ~STD_LOGIC_VECTOR{16~downto~0}~13 0 83 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{25~downto~0}~13 0 84 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 25)(i 0))))))
		(_signal (_internal ExposureTxD ~STD_LOGIC_VECTOR{25~downto~0}~13 0 84 (_architecture (_uni ))))
		(_signal (_internal FramePeriodxD ~STD_LOGIC_VECTOR{25~downto~0}~13 0 85 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 87 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal CountRowxDN ~STD_LOGIC_VECTOR{7~downto~0}~13 0 87 (_architecture (_uni ))))
		(_signal (_internal CountRowxDP ~STD_LOGIC_VECTOR{7~downto~0}~13 0 87 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~13 0 88 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_signal (_internal CountColxDN ~STD_LOGIC_VECTOR{17~downto~0}~13 0 88 (_architecture (_uni ))))
		(_signal (_internal CountColxDP ~STD_LOGIC_VECTOR{17~downto~0}~13 0 88 (_architecture (_uni ))))
		(_signal (_internal DoReadxS ~extieee.std_logic_1164.STD_LOGIC 0 89 (_architecture (_uni ))))
		(_signal (_internal ReadDonexS ~extieee.std_logic_1164.STD_LOGIC 0 89 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 90 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal ReadCyclexS ~STD_LOGIC_VECTOR{1~downto~0}~13 0 90 (_architecture (_uni ))))
		(_signal (_internal ColModexD ~STD_LOGIC_VECTOR{1~downto~0}~13 0 91 (_architecture (_uni ))))
		(_signal (_internal TxGatexE ~extieee.std_logic_1164.STD_LOGIC 0 92 (_architecture (_uni ))))
		(_constant (_internal SizeX ~extSTD.STANDARD.INTEGER 0 96 (_architecture ((i 240)))))
		(_constant (_internal SizeY ~extSTD.STANDARD.INTEGER 0 97 (_architecture ((i 180)))))
		(_process
			(line__101(_architecture 0 0 101 (_assignment (_simple)(_target(27))(_sensitivity(2)(18)))))
			(line__103(_architecture 1 0 103 (_assignment (_simple)(_alias((ClockxC)(ClockxCI)))(_target(33))(_sensitivity(0)))))
			(line__104(_architecture 2 0 104 (_assignment (_simple)(_alias((StateClockxC)(ClockxC)))(_target(34))(_sensitivity(33)))))
			(line__105(_architecture 3 0 105 (_assignment (_simple)(_target(1))(_sensitivity(33)))))
			(line__107(_architecture 4 0 107 (_assignment (_simple)(_alias((CDVSTestSRRowInxSO)(CDVSTestSRRowInxS)))(_target(19))(_sensitivity(35)))))
			(line__108(_architecture 5 0 108 (_assignment (_simple)(_alias((CDVSTestSRColInxSO)(CDVSTestSRColInxS)))(_target(21))(_sensitivity(37)))))
			(line__111(_architecture 6 0 111 (_assignment (_simple)(_alias((ADCoutxDO)(ADCoutMSBxS(d_3_0))(ADCwordxDI(d_9_0))))(_target(4))(_sensitivity(39(d_3_0))(3(d_9_0))))))
			(line__112(_architecture 7 0 112 (_assignment (_simple)(_target(39))(_sensitivity(42)(44)(57)))))
			(line__113(_architecture 8 0 113 (_assignment (_simple)(_alias((ADCstbyxEO)(_string \"0"\)))(_target(5)))))
			(line__114(_architecture 9 0 114 (_assignment (_simple)(_alias((ADCoexEBO)(_string \"0"\)))(_target(6)))))
			(line__116(_architecture 10 0 116 (_assignment (_simple)(_alias((CDVSTestColMode0xSO)(ColModexD(0))))(_target(23))(_sensitivity(58(0))))))
			(line__117(_architecture 11 0 117 (_assignment (_simple)(_target(24))(_sensitivity(58(1))(17)(18)))))
			(line__121(_architecture 12 0 121 (_assignment (_simple)(_alias((ADCStateOutputLEDxSO)(TestPixelxEI)))(_target(26))(_sensitivity(17)))))
			(line__123(_architecture 13 0 123 (_assignment (_simple)(_target(50))(_sensitivity(15)))))
			(line__124(_architecture 14 0 124 (_assignment (_simple)(_target(49))(_sensitivity(11)))))
			(line__126(_architecture 15 0 126 (_assignment (_simple)(_target(25))(_sensitivity(59)))))
			(p_col(_architecture 16 0 129 (_process (_simple)(_target(29)(37)(38)(41)(46)(53)(55)(57)(58)(59))(_sensitivity(28)(42)(45)(49)(50)(54)(56)(10)(11)(12)(13)(14)(17)))))
			(p_row(_architecture 17 0 326 (_process (_simple)(_target(31)(32)(35)(36)(43)(48)(51)(56)(8))(_sensitivity(28)(30)(47)(52)(55)(57)(12)(13))(_read(44)))))
			(p_memoryzing(_architecture 18 0 407 (_process (_target(28)(30)(42)(44)(45)(47)(52)(54))(_sensitivity(27)(34)(29)(31)(41)(43)(46)(48)(51)(53))(_dssslsensitivity 2))))
			(p_clock_chip(_architecture 19 0 444 (_process (_target(20)(22))(_sensitivity(27)(33)(36)(38))(_dssslsensitivity 2))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_static
		(33686018 33686018 770 )
		(514 )
		(771 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 514 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 2 )
		(515 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 514 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 2 )
		(770 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 )
		(33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 514 )
		(33686018 33686018 )
	)
	(_model . Behavioral 20 -1
	)
)
I 000051 55 45678         1374163218644 Structural
(_unit VHDL (usbaer_top_level 0 26 (structural 0 102 ))
	(_version v63)
	(_time 1374163218645 2013.07.18 18:00:18)
	(_source (\./../../sourcecode/USBAER_top_level.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_code acfaabfafcfbfabaada8f8a8bef5ab)
	(_entity
		(_time 1372368069749)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(clockgen
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 136 (_entity (_in ))))
				(_port (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 137 (_entity (_in ))))
				(_port (_internal CLKOP ~extieee.std_logic_1164.STD_LOGIC 0 138 (_entity (_out ))))
				(_port (_internal LOCK ~extieee.std_logic_1164.STD_LOGIC 0 139 (_entity (_out ))))
			)
		)
		(shiftRegister
			(_object
				(_generic (_internal width ~extSTD.STANDARD.NATURAL 0 124 (_entity -1 )))
				(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 126 (_entity (_in ))))
				(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 127 (_entity (_in ))))
				(_port (_internal LatchxEI ~extieee.std_logic_1164.STD_LOGIC 0 128 (_entity (_in ))))
				(_port (_internal DxDI ~extieee.std_logic_1164.STD_LOGIC 0 129 (_entity (_in ))))
				(_port (_internal QxDO ~extieee.std_logic_1164.STD_LOGIC 0 130 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{width-1~downto~0}~13 0 131 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 52 )(i 0))))))
				(_port (_internal DataOutxDO ~STD_LOGIC_VECTOR{width-1~downto~0}~13 0 131 (_entity (_out ))))
			)
		)
		(AERfifo
			(_object
				(_port (_internal Data ~STD_LOGIC_VECTOR{15~downto~0}~1320 0 267 (_entity (_in ))))
				(_port (_internal WrClock ~extieee.std_logic_1164.STD_LOGIC 0 268 (_entity (_in ))))
				(_port (_internal RdClock ~extieee.std_logic_1164.STD_LOGIC 0 269 (_entity (_in ))))
				(_port (_internal WrEn ~extieee.std_logic_1164.STD_LOGIC 0 270 (_entity (_in ))))
				(_port (_internal RdEn ~extieee.std_logic_1164.STD_LOGIC 0 271 (_entity (_in ))))
				(_port (_internal Reset ~extieee.std_logic_1164.STD_LOGIC 0 272 (_entity (_in ))))
				(_port (_internal RPReset ~extieee.std_logic_1164.STD_LOGIC 0 273 (_entity (_in ))))
				(_port (_internal Q ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 274 (_entity (_out ))))
				(_port (_internal Empty ~extieee.std_logic_1164.STD_LOGIC 0 275 (_entity (_out ))))
				(_port (_internal Full ~extieee.std_logic_1164.STD_LOGIC 0 276 (_entity (_out ))))
				(_port (_internal AlmostEmpty ~extieee.std_logic_1164.STD_LOGIC 0 277 (_entity (_out ))))
				(_port (_internal AlmostFull ~extieee.std_logic_1164.STD_LOGIC 0 278 (_entity (_out ))))
			)
		)
		(wordRegister
			(_object
				(_generic (_internal width ~extSTD.STANDARD.NATURAL 0 230 (_entity -1 ((i 14)))))
				(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 232 (_entity (_in ))))
				(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 233 (_entity (_in ))))
				(_port (_internal WriteEnablexEI ~extieee.std_logic_1164.STD_LOGIC 0 234 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{width-1~downto~0}~1314 0 235 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 53 )(i 0))))))
				(_port (_internal DataInxDI ~STD_LOGIC_VECTOR{width-1~downto~0}~1314 0 235 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{width-1~downto~0}~1316 0 236 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 54 )(i 0))))))
				(_port (_internal DataOutxDO ~STD_LOGIC_VECTOR{width-1~downto~0}~1316 0 236 (_entity (_out ))))
			)
		)
		(earlyPaketTimer
			(_object
				(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 259 (_entity (_in ))))
				(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 260 (_entity (_in ))))
				(_port (_internal ClearxSI ~extieee.std_logic_1164.STD_LOGIC 0 261 (_entity (_in ))))
				(_port (_internal TimerExpiredxSO ~extieee.std_logic_1164.STD_LOGIC 0 262 (_entity (_out ))))
			)
		)
		(eventCounter
			(_object
				(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 241 (_entity (_in ))))
				(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 242 (_entity (_in ))))
				(_port (_internal ClearxSI ~extieee.std_logic_1164.STD_LOGIC 0 243 (_entity (_in ))))
				(_port (_internal IncrementxSI ~extieee.std_logic_1164.STD_LOGIC 0 244 (_entity (_in ))))
				(_port (_internal OverflowxSO ~extieee.std_logic_1164.STD_LOGIC 0 245 (_entity (_out ))))
			)
		)
		(timestampCounter
			(_object
				(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 250 (_entity (_in ))))
				(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 251 (_entity (_in ))))
				(_port (_internal IncrementxSI ~extieee.std_logic_1164.STD_LOGIC 0 252 (_entity (_in ))))
				(_port (_internal OverflowxSO ~extieee.std_logic_1164.STD_LOGIC 0 253 (_entity (_out ))))
				(_port (_internal DataxDO ~STD_LOGIC_VECTOR{13~downto~0}~1318 0 254 (_entity (_out ))))
			)
		)
		(synchronizerStateMachine
			(_object
				(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 154 (_entity (_in ))))
				(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 155 (_entity (_in ))))
				(_port (_internal RunxSI ~extieee.std_logic_1164.STD_LOGIC 0 156 (_entity (_in ))))
				(_port (_internal ConfigxSI ~extieee.std_logic_1164.STD_LOGIC 0 157 (_entity (_in ))))
				(_port (_internal SyncInxABI ~extieee.std_logic_1164.STD_LOGIC 0 158 (_entity (_in ))))
				(_port (_internal SyncOutxSBO ~extieee.std_logic_1164.STD_LOGIC 0 159 (_entity (_out ))))
				(_port (_internal TriggerxSO ~extieee.std_logic_1164.STD_LOGIC 0 160 (_entity (_out ))))
				(_port (_internal HostResetTimestampxSI ~extieee.std_logic_1164.STD_LOGIC 0 161 (_entity (_in ))))
				(_port (_internal ResetTimestampxSBO ~extieee.std_logic_1164.STD_LOGIC 0 162 (_entity (_out ))))
				(_port (_internal IncrementCounterxSO ~extieee.std_logic_1164.STD_LOGIC 0 163 (_entity (_out ))))
			)
		)
		(fifoStatemachine
			(_object
				(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 106 (_entity (_in ))))
				(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 107 (_entity (_in ))))
				(_port (_internal RunxSI ~extieee.std_logic_1164.STD_LOGIC 0 108 (_entity (_in ))))
				(_port (_internal FifoTransactionxSO ~extieee.std_logic_1164.STD_LOGIC 0 109 (_entity (_out ))))
				(_port (_internal FX2FifoInFullxSBI ~extieee.std_logic_1164.STD_LOGIC 0 110 (_entity (_in ))))
				(_port (_internal FifoEmptyxSI ~extieee.std_logic_1164.STD_LOGIC 0 111 (_entity (_in ))))
				(_port (_internal FifoReadxEO ~extieee.std_logic_1164.STD_LOGIC 0 112 (_entity (_out ))))
				(_port (_internal FX2FifoWritexEBO ~extieee.std_logic_1164.STD_LOGIC 0 113 (_entity (_out ))))
				(_port (_internal FX2FifoPktEndxSBO ~extieee.std_logic_1164.STD_LOGIC 0 114 (_entity (_out ))))
				(_port (_internal FX2FifoAddressxDO ~STD_LOGIC_VECTOR{1~downto~0}~13 0 115 (_entity (_out ))))
				(_port (_internal IncEventCounterxSO ~extieee.std_logic_1164.STD_LOGIC 0 116 (_entity (_out ))))
				(_port (_internal ResetEventCounterxSO ~extieee.std_logic_1164.STD_LOGIC 0 117 (_entity (_out ))))
				(_port (_internal ResetEarlyPaketTimerxSO ~extieee.std_logic_1164.STD_LOGIC 0 118 (_entity (_out ))))
				(_port (_internal EarlyPaketTimerOverflowxSI ~extieee.std_logic_1164.STD_LOGIC 0 119 (_entity (_in ))))
			)
		)
		(monitorStateMachine
			(_object
				(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 168 (_entity (_in ))))
				(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 169 (_entity (_in ))))
				(_port (_internal AERREQxSBI ~extieee.std_logic_1164.STD_LOGIC 0 170 (_entity (_in ))))
				(_port (_internal AERACKxSBO ~extieee.std_logic_1164.STD_LOGIC 0 171 (_entity (_out ))))
				(_port (_internal XxDI ~extieee.std_logic_1164.STD_LOGIC 0 172 (_entity (_in ))))
				(_port (_internal UseLongAckxSI ~extieee.std_logic_1164.STD_LOGIC 0 173 (_entity (_in ))))
				(_port (_internal FifoFullxSI ~extieee.std_logic_1164.STD_LOGIC 0 174 (_entity (_in ))))
				(_port (_internal FifoWritexEO ~extieee.std_logic_1164.STD_LOGIC 0 175 (_entity (_out ))))
				(_port (_internal TimestampRegWritexEO ~extieee.std_logic_1164.STD_LOGIC 0 176 (_entity (_out ))))
				(_port (_internal AddressRegWritexEO ~extieee.std_logic_1164.STD_LOGIC 0 177 (_entity (_out ))))
				(_port (_internal AddressTimestampSelectxSO ~STD_LOGIC_VECTOR{1~downto~0}~132 0 178 (_entity (_out ))))
				(_port (_internal ADCvalueReadyxSI ~extieee.std_logic_1164.STD_LOGIC 0 179 (_entity (_in ))))
				(_port (_internal ReadADCvaluexEO ~extieee.std_logic_1164.STD_LOGIC 0 180 (_entity (_out ))))
				(_port (_internal TimestampOverflowxSI ~extieee.std_logic_1164.STD_LOGIC 0 181 (_entity (_in ))))
				(_port (_internal TriggerxSI ~extieee.std_logic_1164.STD_LOGIC 0 182 (_entity (_in ))))
				(_port (_internal AddressMSBxDO ~STD_LOGIC_VECTOR{1~downto~0}~134 0 183 (_entity (_out ))))
				(_port (_internal ResetTimestampxSBI ~extieee.std_logic_1164.STD_LOGIC 0 184 (_entity (_in ))))
			)
		)
		(ADCStateMachine
			(_object
				(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 190 (_entity (_in ))))
				(_port (_internal ADCclockxCO ~extieee.std_logic_1164.STD_LOGIC 0 191 (_entity (_out ))))
				(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 192 (_entity (_in ))))
				(_port (_internal ADCwordxDI ~STD_LOGIC_VECTOR{9~downto~0}~13 0 193 (_entity (_in ))))
				(_port (_internal ADCoutxDO ~STD_LOGIC_VECTOR{13~downto~0}~13 0 194 (_entity (_out ))))
				(_port (_internal ADCoexEBO ~extieee.std_logic_1164.STD_LOGIC 0 195 (_entity (_out ))))
				(_port (_internal ADCstbyxEO ~extieee.std_logic_1164.STD_LOGIC 0 196 (_entity (_out ))))
				(_port (_internal ADCovrxSI ~extieee.std_logic_1164.STD_LOGIC 0 197 (_entity (_in ))))
				(_port (_internal RegisterWritexEO ~extieee.std_logic_1164.STD_LOGIC 0 198 (_entity (_out ))))
				(_port (_internal SRLatchxEI ~extieee.std_logic_1164.STD_LOGIC 0 199 (_entity (_in ))))
				(_port (_internal RunADCxSI ~extieee.std_logic_1164.STD_LOGIC 0 200 (_entity (_in ))))
				(_port (_internal ExposurexDI ~STD_LOGIC_VECTOR{15~downto~0}~13 0 201 (_entity (_in ))))
				(_port (_internal ColSettlexDI ~STD_LOGIC_VECTOR{15~downto~0}~136 0 202 (_entity (_in ))))
				(_port (_internal RowSettlexDI ~STD_LOGIC_VECTOR{15~downto~0}~138 0 203 (_entity (_in ))))
				(_port (_internal ResSettlexDI ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 204 (_entity (_in ))))
				(_port (_internal FramePeriodxDI ~STD_LOGIC_VECTOR{15~downto~0}~1312 0 205 (_entity (_in ))))
				(_port (_internal SBRet10xEI ~extieee.std_logic_1164.STD_LOGIC 0 206 (_entity (_in ))))
				(_port (_internal TestPixelxEI ~extieee.std_logic_1164.STD_LOGIC 0 207 (_entity (_in ))))
				(_port (_internal ExtTriggerxEI ~extieee.std_logic_1164.STD_LOGIC 0 208 (_entity (_in ))))
				(_port (_internal CDVSTestSRRowInxSO ~extieee.std_logic_1164.STD_LOGIC 0 209 (_entity (_out ))))
				(_port (_internal CDVSTestSRRowClockxSO ~extieee.std_logic_1164.STD_LOGIC 0 210 (_entity (_out ))))
				(_port (_internal CDVSTestSRColInxSO ~extieee.std_logic_1164.STD_LOGIC 0 211 (_entity (_out ))))
				(_port (_internal CDVSTestSRColClockxSO ~extieee.std_logic_1164.STD_LOGIC 0 212 (_entity (_out ))))
				(_port (_internal CDVSTestColMode0xSO ~extieee.std_logic_1164.STD_LOGIC 0 213 (_entity (_out ))))
				(_port (_internal CDVSTestColMode1xSO ~extieee.std_logic_1164.STD_LOGIC 0 214 (_entity (_out ))))
				(_port (_internal CDVSTestApsTxGatexSO ~extieee.std_logic_1164.STD_LOGIC 0 215 (_entity (_out ))))
				(_port (_internal ADCStateOutputLEDxSO ~extieee.std_logic_1164.STD_LOGIC 0 216 (_entity (_out ))))
			)
		)
		(ADCvalueReady
			(_object
				(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 221 (_entity (_in ))))
				(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 222 (_entity (_in ))))
				(_port (_internal RegisterWritexEI ~extieee.std_logic_1164.STD_LOGIC 0 223 (_entity (_in ))))
				(_port (_internal ReadValuexEI ~extieee.std_logic_1164.STD_LOGIC 0 224 (_entity (_in ))))
				(_port (_internal ValueReadyxSO ~extieee.std_logic_1164.STD_LOGIC 0 225 (_entity (_out ))))
			)
		)
		(cDVSResetStateMachine
			(_object
				(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 144 (_entity (_in ))))
				(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 145 (_entity (_in ))))
				(_port (_internal AERackxSBI ~extieee.std_logic_1164.STD_LOGIC 0 146 (_entity (_in ))))
				(_port (_internal RxcolGxSI ~extieee.std_logic_1164.STD_LOGIC 0 147 (_entity (_in ))))
				(_port (_internal cDVSresetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 148 (_entity (_in ))))
				(_port (_internal CDVSresetxRBO ~extieee.std_logic_1164.STD_LOGIC 0 149 (_entity (_out ))))
			)
		)
	)
	(_instantiation uClockGen 0 392 (_component clockgen )
		(_port
			((CLK)(IFClockxCI))
			((RESET)(ResetxR))
			((CLKOP)(ClockxC))
			((LOCK)(LockxS))
		)
		(_use (_entity . clockgen)
		)
	)
	(_instantiation shiftRegister_1 0 414 (_component shiftRegister )
		(_generic
			((width)((i 96)))
		)
		(_port
			((ClockxCI)(SRClockxC))
			((ResetxRBI)(ResetxRB))
			((LatchxEI)(SRLatchxE))
			((DxDI)(SRinxD))
			((QxDO)(SRoutxD))
			((DataOutxDO)(SRDataOutxD))
		)
		(_use (_entity . shiftRegister)
			(_generic
				((width)((i 96)))
			)
			(_port
				((ClockxCI)(ClockxCI))
				((ResetxRBI)(ResetxRBI))
				((LatchxEI)(LatchxEI))
				((DxDI)(DxDI))
				((QxDO)(QxDO))
				((DataOutxDO)(DataOutxDO))
			)
		)
	)
	(_instantiation uFifo 0 433 (_component AERfifo )
		(_port
			((Data)(FifoDataInxD))
			((WrClock)(ClockxC))
			((RdClock)(IfClockxC))
			((WrEn)(FifoWritexE))
			((RdEn)(FifoReadxE))
			((Reset)(ResetxR))
			((RPReset)(ResetxR))
			((Q)(FifoDataOutxD))
			((Empty)(FifoEmptyxS))
			((Full)(FifoFullxS))
			((AlmostEmpty)(FifoAlmostEmptyxS))
			((AlmostFull)(FifoAlmostFullxS))
		)
		(_use (_entity . AERfifo)
		)
	)
	(_instantiation uMonitorAddressRegister 0 450 (_component wordRegister )
		(_generic
			((width)((i 10)))
		)
		(_port
			((ClockxCI)(ClockxC))
			((ResetxRBI)(ResetxRB))
			((WriteEnablexEI)(AddressRegWritexE))
			((DataInxDI)(AERMonitorAddressxDI))
			((DataOutxDO)(AddressRegOutxD))
		)
		(_use (_entity . wordRegister)
			(_generic
				((width)((i 10)))
			)
			(_port
				((ClockxCI)(ClockxCI))
				((ResetxRBI)(ResetxRBI))
				((WriteEnablexEI)(WriteEnablexEI))
				((DataInxDI)(DataInxDI))
				((DataOutxDO)(DataOutxDO))
			)
		)
	)
	(_instantiation uMonitorTimestampRegister 0 460 (_component wordRegister )
		(_generic
			((width)((i 14)))
		)
		(_port
			((ClockxCI)(ClockxC))
			((ResetxRBI)(ResetxRB))
			((WriteEnablexEI)(TimestampRegWritexE))
			((DataInxDI)(ActualTimestampxD))
			((DataOutxDO)(MonitorTimestampxD))
		)
		(_use (_entity . wordRegister)
			(_generic
				((width)((i 14)))
			)
			(_port
				((ClockxCI)(ClockxCI))
				((ResetxRBI)(ResetxRBI))
				((WriteEnablexEI)(WriteEnablexEI))
				((DataInxDI)(DataInxDI))
				((DataOutxDO)(DataOutxDO))
			)
		)
	)
	(_instantiation uADCRegister 0 470 (_component wordRegister )
		(_generic
			((width)((i 14)))
		)
		(_port
			((ClockxCI)(IfClockxC))
			((ResetxRBI)(ResetxRB))
			((WriteEnablexEI)(ADCregWritexE))
			((DataInxDI)(ADCregInxD))
			((DataOutxDO)(ADCregOutxD))
		)
		(_use (_entity . wordRegister)
			(_generic
				((width)((i 14)))
			)
			(_port
				((ClockxCI)(ClockxCI))
				((ResetxRBI)(ResetxRBI))
				((WriteEnablexEI)(WriteEnablexEI))
				((DataInxDI)(DataInxDI))
				((DataOutxDO)(DataOutxDO))
			)
		)
	)
	(_instantiation uEarlyPaketTimer 0 482 (_component earlyPaketTimer )
		(_port
			((ClockxCI)(ClockxC))
			((ResetxRBI)(ResetxRB))
			((ClearxSI)(ResetEarlyPaketTimerxS))
			((TimerExpiredxSO)(EarlyPaketTimerOverflowxS))
		)
		(_use (_entity . earlyPaketTimer)
		)
	)
	(_instantiation uEventCounter 0 489 (_component eventCounter )
		(_port
			((ClockxCI)(ClockxC))
			((ResetxRBI)(ResetxRB))
			((ClearxSI)(ResetEventCounterxS))
			((IncrementxSI)(IncEventCounterxS))
			((OverflowxSO)(ECResetEarlyPaketTimerxS))
		)
		(_use (_entity . eventCounter)
		)
	)
	(_instantiation uTimestampCounter 0 497 (_component timestampCounter )
		(_port
			((ClockxCI)(ClockxC))
			((ResetxRBI)(CounterResetxRB))
			((IncrementxSI)(IncxS))
			((OverflowxSO)(TimestampOverflowxS))
			((DataxDO)(ActualTimestampxD))
		)
		(_use (_entity . timestampCounter)
		)
	)
	(_instantiation uSynchronizerStateMachine_1 0 505 (_component synchronizerStateMachine )
		(_port
			((ClockxCI)(ClockxC))
			((ResetxRBI)(ResetxRB))
			((RunxSI)(RunxS))
			((ConfigxSI)(TimestampMasterxS))
			((SyncInxABI)(SyncInxAB))
			((SyncOutxSBO)(SyncOutxSB))
			((TriggerxSO)(TriggerxS))
			((HostResetTimestampxSI)(HostResetTimestampxS))
			((ResetTimestampxSBO)(SynchronizerResetTimestampxSB))
			((IncrementCounterxSO)(IncxS))
		)
		(_use (_entity . synchronizerStateMachine)
		)
	)
	(_instantiation fifoStatemachine_1 0 520 (_component fifoStatemachine )
		(_port
			((ClockxCI)(IfClockxC))
			((ResetxRBI)(ResetxRB))
			((RunxSI)(RunxS))
			((FifoTransactionxSO)(FifoTransactionxS))
			((FX2FifoInFullxSBI)(FX2FifoInFullxSBI))
			((FifoEmptyxSI)(FifoEmptyxS))
			((FifoReadxEO)(FifoReadxE))
			((FX2FifoWritexEBO)(FX2FifoWritexEB))
			((FX2FifoPktEndxSBO)(FX2FifoPktEndxSB))
			((FX2FifoAddressxDO)(FX2FifoAddressxDO))
			((IncEventCounterxSO)(IncEventCounterxS))
			((ResetEventCounterxSO)(ResetEventCounterxS))
			((ResetEarlyPaketTimerxSO)(SMResetEarlyPaketTimerxS))
			((EarlyPaketTimerOverflowxSI)(EarlyPaketTimerOverflowxS))
		)
		(_use (_entity . fifoStatemachine)
		)
	)
	(_instantiation monitorStateMachine_1 0 537 (_component monitorStateMachine )
		(_port
			((ClockxCI)(ClockxC))
			((ResetxRBI)(ResetxRB))
			((AERREQxSBI)(AERREQxSB))
			((AERACKxSBO)(AERMonitorACKxSB))
			((XxDI)(AERMonitorAddressxDI(9)))
			((UseLongAckxSI)(UseLongAckxS))
			((FifoFullxSI)(FifoFullxS))
			((FifoWritexEO)(FifoWritexE))
			((TimestampRegWritexEO)(TimestampRegWritexE))
			((AddressRegWritexEO)(AddressRegWritexE))
			((AddressTimestampSelectxSO)(AddressTimestampSelectxS))
			((ADCvalueReadyxSI)(ADCvalueReadyxS))
			((ReadADCvaluexEO)(ReadADCvaluexE))
			((TimestampOverflowxSI)(TimestampOverflowxS))
			((TriggerxSI)(TriggerxS))
			((AddressMSBxDO)(AddressMSBxD))
			((ResetTimestampxSBI)(SynchronizerResetTimestampxSB))
		)
		(_use (_entity . monitorStateMachine)
		)
	)
	(_instantiation ADCStateMachine_1 0 557 (_component ADCStateMachine )
		(_port
			((ClockxCI)(IfClockxC))
			((ADCclockxCO)(ADCclockxC))
			((ResetxRBI)(ADCsmRstxE))
			((ADCwordxDI)(ADCwordxDI))
			((ADCoutxDO)(ADCdataxD))
			((ADCoexEBO)(ADCoexEB))
			((ADCstbyxEO)(ADCstbyxE))
			((ADCovrxSI)(ADCovrxS))
			((RegisterWritexEO)(ADCregWritexE))
			((SRLatchxEI)(SRLatchxE))
			((RunADCxSI)(RunADCxS))
			((ExposurexDI)(ExposurexD))
			((ColSettlexDI)(ColSettlexD))
			((RowSettlexDI)(RowSettlexD))
			((ResSettlexDI)(ResSettlexD))
			((FramePeriodxDI)(FramePeriodxD))
			((SBRet10xEI)(SBRet10xE))
			((TestPixelxEI)(TestPixelxE))
			((ExtTriggerxEI)(ExtTriggerxE))
			((CDVSTestSRRowInxSO)(CDVSTestSRRowInxS))
			((CDVSTestSRRowClockxSO)(CDVSTestSRRowClockxS))
			((CDVSTestSRColInxSO)(CDVSTestSRColInxS))
			((CDVSTestSRColClockxSO)(CDVSTestSRColClockxS))
			((CDVSTestColMode0xSO)(CDVSTestColMode0xS))
			((CDVSTestColMode1xSO)(CDVSTestColMode1xS))
			((CDVSTestApsTxGatexSO)(CDVSTestApsTxGatexS))
			((ADCStateOutputLEDxSO)(ADCStateOutputLEDxS))
		)
		(_use (_entity . ADCStateMachine)
			(_port
				((ClockxCI)(ClockxCI))
				((ADCclockxCO)(ADCclockxCO))
				((ResetxRBI)(ResetxRBI))
				((ADCwordxDI)(ADCwordxDI))
				((ADCoutxDO)(ADCoutxDO))
				((ADCstbyxEO)(ADCstbyxEO))
				((ADCoexEBO)(ADCoexEBO))
				((ADCovrxSI)(ADCovrxSI))
				((RegisterWritexEO)(RegisterWritexEO))
				((SRLatchxEI)(SRLatchxEI))
				((RunADCxSI)(RunADCxSI))
				((ExposurexDI)(ExposurexDI))
				((ColSettlexDI)(ColSettlexDI))
				((RowSettlexDI)(RowSettlexDI))
				((ResSettlexDI)(ResSettlexDI))
				((FramePeriodxDI)(FramePeriodxDI))
				((SBRet10xEI)(SBRet10xEI))
				((TestPixelxEI)(TestPixelxEI))
				((ExtTriggerxEI)(ExtTriggerxEI))
				((CDVSTestSRRowInxSO)(CDVSTestSRRowInxSO))
				((CDVSTestSRRowClockxSO)(CDVSTestSRRowClockxSO))
				((CDVSTestSRColInxSO)(CDVSTestSRColInxSO))
				((CDVSTestSRColClockxSO)(CDVSTestSRColClockxSO))
				((CDVSTestColMode0xSO)(CDVSTestColMode0xSO))
				((CDVSTestColMode1xSO)(CDVSTestColMode1xSO))
				((CDVSTestApsTxGatexSO)(CDVSTestApsTxGatexSO))
				((ADCStateOutputLEDxSO)(ADCStateOutputLEDxSO))
			)
		)
	)
	(_instantiation ADCvalueReady_1 0 591 (_component ADCvalueReady )
		(_port
			((ClockxCI)(ClockxC))
			((ResetxRBI)(ResetxRB))
			((RegisterWritexEI)(ADCregWritexE))
			((ReadValuexEI)(ReadADCvaluexE))
			((ValueReadyxSO)(ADCvalueReadyxS))
		)
		(_use (_entity . ADCvalueReady)
		)
	)
	(_instantiation cDVSResetStateMachine_1 0 599 (_component cDVSResetStateMachine )
		(_port
			((ClockxCI)(ClockxC))
			((ResetxRBI)(ResetxRB))
			((AERackxSBI)(AERREQxSB))
			((RxcolGxSI)(RxcolGxS))
			((cDVSresetxRBI)(PE3xSI))
			((CDVSresetxRBO)(CDVSTestPeriodicChipResetxRB))
		)
		(_use (_entity . cDVSResetStateMachine)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal FX2FifoDataxDIO ~STD_LOGIC_VECTOR{15~downto~0}~12 0 29 (_entity (_out ))))
		(_port (_internal FX2FifoInFullxSBI ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal FX2FifoWritexEBO ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_port (_internal FX2FifoReadxEBO ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
		(_port (_internal FX2FifoPktEndxSBO ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal FX2FifoAddressxDO ~STD_LOGIC_VECTOR{1~downto~0}~12 0 35 (_entity (_out ))))
		(_port (_internal IfClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_in ))))
		(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ))))
		(_port (_internal Sync1xABI ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_in ))))
		(_port (_internal SynchOutxSBO ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_out ))))
		(_port (_internal PC0xSIO ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_inout ))))
		(_port (_internal PC1xSIO ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_inout ))))
		(_port (_internal PC2xSIO ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_inout ))))
		(_port (_internal PC3xSIO ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_inout ))))
		(_port (_internal PA0xSIO ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_inout ))))
		(_port (_internal PA1xSIO ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_inout ))))
		(_port (_internal PA3xSIO ~extieee.std_logic_1164.STD_LOGIC 0 56 (_entity (_inout ))))
		(_port (_internal PA7xSIO ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_inout ))))
		(_port (_internal PE2xSI ~extieee.std_logic_1164.STD_LOGIC 0 59 (_entity (_in ))))
		(_port (_internal PE3xSI ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_in ))))
		(_port (_internal FXLEDxSI ~extieee.std_logic_1164.STD_LOGIC 0 62 (_entity (_in ))))
		(_port (_internal ADCclockxCO ~extieee.std_logic_1164.STD_LOGIC 0 65 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~12 0 66 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_port (_internal ADCwordxDI ~STD_LOGIC_VECTOR{9~downto~0}~12 0 66 (_entity (_in ))))
		(_port (_internal ADCoexEBO ~extieee.std_logic_1164.STD_LOGIC 0 68 (_entity (_out ))))
		(_port (_internal ADCstbyxEO ~extieee.std_logic_1164.STD_LOGIC 0 69 (_entity (_out ))))
		(_port (_internal ADCovrxSI ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_in ))))
		(_port (_internal CDVSTestSRRowClockxSO ~extieee.std_logic_1164.STD_LOGIC 0 72 (_entity (_out ))))
		(_port (_internal CDVSTestSRColClockxSO ~extieee.std_logic_1164.STD_LOGIC 0 73 (_entity (_out ))))
		(_port (_internal CDVSTestSRRowInxSO ~extieee.std_logic_1164.STD_LOGIC 0 74 (_entity (_out ))))
		(_port (_internal CDVSTestSRColInxSO ~extieee.std_logic_1164.STD_LOGIC 0 75 (_entity (_out ))))
		(_port (_internal CDVSTestBiasEnablexEO ~extieee.std_logic_1164.STD_LOGIC 0 77 (_entity (_out ))))
		(_port (_internal CDVSTestChipResetxRBO ~extieee.std_logic_1164.STD_LOGIC 0 78 (_entity (_out ))))
		(_port (_internal CDVSTestColMode0xSO ~extieee.std_logic_1164.STD_LOGIC 0 80 (_entity (_out ))))
		(_port (_internal CDVSTestColMode1xSO ~extieee.std_logic_1164.STD_LOGIC 0 81 (_entity (_out ))))
		(_port (_internal CDVSTestBiasDiagSelxSO ~extieee.std_logic_1164.STD_LOGIC 0 83 (_entity (_out ))))
		(_port (_internal CDVSTestBiasBitOutxSI ~extieee.std_logic_1164.STD_LOGIC 0 84 (_entity (_in ))))
		(_port (_internal CDVSTestApsTxGatexSO ~extieee.std_logic_1164.STD_LOGIC 0 86 (_entity (_out ))))
		(_port (_internal LED1xSO ~extieee.std_logic_1164.STD_LOGIC 0 89 (_entity (_out ))))
		(_port (_internal LED2xSO ~extieee.std_logic_1164.STD_LOGIC 0 90 (_entity (_out ))))
		(_port (_internal LED3xSO ~extieee.std_logic_1164.STD_LOGIC 0 91 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 93 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal DebugxSIO ~STD_LOGIC_VECTOR{15~downto~0}~122 0 93 (_entity (_inout ))))
		(_port (_internal AERMonitorREQxABI ~extieee.std_logic_1164.STD_LOGIC 0 96 (_entity (_in ))))
		(_port (_internal AERMonitorACKxSBO ~extieee.std_logic_1164.STD_LOGIC 0 97 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~124 0 98 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_port (_internal AERMonitorAddressxDI ~STD_LOGIC_VECTOR{9~downto~0}~124 0 98 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 115 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~132 0 178 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~134 0 183 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~13 0 193 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~13 0 194 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 201 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~136 0 202 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~138 0 203 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 204 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1312 0 205 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~1318 0 254 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1320 0 267 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 274 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~1324 0 285 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_signal (_internal MonitorTimestampxD ~STD_LOGIC_VECTOR{13~downto~0}~1324 0 285 (_architecture (_uni ))))
		(_signal (_internal ActualTimestampxD ~STD_LOGIC_VECTOR{13~downto~0}~1324 0 286 (_architecture (_uni ))))
		(_signal (_internal TimestampRegWritexE ~extieee.std_logic_1164.STD_LOGIC 0 289 (_architecture (_uni ))))
		(_signal (_internal SyncInxAB ~extieee.std_logic_1164.STD_LOGIC 0 291 (_architecture (_uni ))))
		(_signal (_internal AERREQxSB ~extieee.std_logic_1164.STD_LOGIC 0 293 (_architecture (_uni ))))
		(_signal (_internal AERReqSyncxSBN ~extieee.std_logic_1164.STD_LOGIC 0 293 (_architecture (_uni ))))
		(_signal (_internal AERMonitorACKxSB ~extieee.std_logic_1164.STD_LOGIC 0 295 (_architecture (_uni ))))
		(_signal (_internal UseLongAckxS ~extieee.std_logic_1164.STD_LOGIC 0 296 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1326 0 299 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal AddressTimestampSelectxS ~STD_LOGIC_VECTOR{1~downto~0}~1326 0 299 (_architecture (_uni ))))
		(_signal (_internal IncEventCounterxS ~extieee.std_logic_1164.STD_LOGIC 0 305 (_architecture (_uni ))))
		(_signal (_internal ResetEventCounterxS ~extieee.std_logic_1164.STD_LOGIC 0 306 (_architecture (_uni ))))
		(_signal (_internal ResetEarlyPaketTimerxS ~extieee.std_logic_1164.STD_LOGIC 0 307 (_architecture (_uni ))))
		(_signal (_internal EarlyPaketTimerOverflowxS ~extieee.std_logic_1164.STD_LOGIC 0 308 (_architecture (_uni ))))
		(_signal (_internal SMResetEarlyPaketTimerxS ~extieee.std_logic_1164.STD_LOGIC 0 309 (_architecture (_uni ))))
		(_signal (_internal ECResetEarlyPaketTimerxS ~extieee.std_logic_1164.STD_LOGIC 0 310 (_architecture (_uni ))))
		(_signal (_internal ClockxC ~extieee.std_logic_1164.STD_LOGIC 0 313 (_architecture (_uni )(_event))))
		(_signal (_internal IfClockxC ~extieee.std_logic_1164.STD_LOGIC 0 313 (_architecture (_uni ))))
		(_signal (_internal ResetxRB ~extieee.std_logic_1164.STD_LOGIC 0 314 (_architecture (_uni ))))
		(_signal (_internal ResetxR ~extieee.std_logic_1164.STD_LOGIC 0 314 (_architecture (_uni ))))
		(_signal (_internal RunxS ~extieee.std_logic_1164.STD_LOGIC 0 315 (_architecture (_uni ))))
		(_signal (_internal CounterResetxRB ~extieee.std_logic_1164.STD_LOGIC 0 316 (_architecture (_uni ))))
		(_signal (_internal SynchronizerResetTimestampxSB ~extieee.std_logic_1164.STD_LOGIC 0 317 (_architecture (_uni ))))
		(_signal (_internal CDVSTestChipResetxRB ~extieee.std_logic_1164.STD_LOGIC 0 318 (_internal (_uni ))))
		(_signal (_internal CDVSTestPeriodicChipResetxRB ~extieee.std_logic_1164.STD_LOGIC 0 319 (_architecture (_uni ))))
		(_signal (_internal RxcolGxS ~extieee.std_logic_1164.STD_LOGIC 0 320 (_architecture (_uni ))))
		(_signal (_internal TimestampOverflowxS ~extieee.std_logic_1164.STD_LOGIC 0 323 (_architecture (_uni ))))
		(_signal (_internal AddressMSBxD ~STD_LOGIC_VECTOR{1~downto~0}~1326 0 324 (_architecture (_uni ))))
		(_signal (_internal TimestampMasterxS ~extieee.std_logic_1164.STD_LOGIC 0 325 (_architecture (_uni ))))
		(_signal (_internal FifoTransactionxS ~extieee.std_logic_1164.STD_LOGIC 0 328 (_architecture (_uni ))))
		(_signal (_internal FX2FifoWritexEB ~extieee.std_logic_1164.STD_LOGIC 0 329 (_architecture (_uni ))))
		(_signal (_internal FX2FifoPktEndxSB ~extieee.std_logic_1164.STD_LOGIC 0 330 (_architecture (_uni ))))
		(_signal (_internal SyncOutxSB ~extieee.std_logic_1164.STD_LOGIC 0 331 (_architecture (_uni ))))
		(_signal (_internal HostResetTimestampxS ~extieee.std_logic_1164.STD_LOGIC 0 332 (_architecture (_uni ))))
		(_signal (_internal TriggerxS ~extieee.std_logic_1164.STD_LOGIC 0 334 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~1328 0 336 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_signal (_internal AddressRegOutxD ~STD_LOGIC_VECTOR{9~downto~0}~1328 0 336 (_architecture (_uni ))))
		(_signal (_internal AddressRegWritexE ~extieee.std_logic_1164.STD_LOGIC 0 337 (_architecture (_uni ))))
		(_signal (_internal AddressRegOut8xD ~extieee.std_logic_1164.STD_LOGIC 0 338 (_architecture (_uni ))))
		(_signal (_internal IncxS ~extieee.std_logic_1164.STD_LOGIC 0 341 (_architecture (_uni ))))
		(_signal (_internal ReadADCvaluexE ~extieee.std_logic_1164.STD_LOGIC 0 344 (_architecture (_uni ))))
		(_signal (_internal ADCvalueReadyxS ~extieee.std_logic_1164.STD_LOGIC 0 344 (_architecture (_uni ))))
		(_signal (_internal ADCregInxD ~STD_LOGIC_VECTOR{13~downto~0}~1324 0 345 (_architecture (_uni ))))
		(_signal (_internal ADCregOutxD ~STD_LOGIC_VECTOR{13~downto~0}~1324 0 346 (_architecture (_uni ))))
		(_signal (_internal ADCregWritexE ~extieee.std_logic_1164.STD_LOGIC 0 347 (_architecture (_uni ))))
		(_signal (_internal ADCdataxD ~STD_LOGIC_VECTOR{13~downto~0}~1324 0 348 (_architecture (_uni ))))
		(_signal (_internal SBRet10xE ~extieee.std_logic_1164.STD_LOGIC 0 349 (_architecture (_uni ))))
		(_signal (_internal ADCsmRstxE ~extieee.std_logic_1164.STD_LOGIC 0 351 (_architecture (_uni ))))
		(_signal (_internal ADCclockxC ~extieee.std_logic_1164.STD_LOGIC 0 352 (_architecture (_uni ))))
		(_signal (_internal ADCoexEB ~extieee.std_logic_1164.STD_LOGIC 0 353 (_architecture (_uni ))))
		(_signal (_internal ADCstbyxE ~extieee.std_logic_1164.STD_LOGIC 0 354 (_architecture (_uni ))))
		(_signal (_internal ADCovrxS ~extieee.std_logic_1164.STD_LOGIC 0 355 (_architecture (_uni ))))
		(_signal (_internal CDVSTestSRRowClockxS ~extieee.std_logic_1164.STD_LOGIC 0 356 (_architecture (_uni ))))
		(_signal (_internal CDVSTestSRRowInxS ~extieee.std_logic_1164.STD_LOGIC 0 356 (_architecture (_uni ))))
		(_signal (_internal CDVSTestSRColClockxS ~extieee.std_logic_1164.STD_LOGIC 0 357 (_architecture (_uni ))))
		(_signal (_internal CDVSTestSRColInxS ~extieee.std_logic_1164.STD_LOGIC 0 357 (_architecture (_uni ))))
		(_signal (_internal CDVSTestColMode0xS ~extieee.std_logic_1164.STD_LOGIC 0 358 (_architecture (_uni ))))
		(_signal (_internal CDVSTestColMode1xS ~extieee.std_logic_1164.STD_LOGIC 0 358 (_architecture (_uni ))))
		(_signal (_internal CDVSTestApsTxGatexS ~extieee.std_logic_1164.STD_LOGIC 0 359 (_architecture (_uni ))))
		(_signal (_internal CDVSTestBiasBitOutxS ~extieee.std_logic_1164.STD_LOGIC 0 360 (_internal (_uni ))))
		(_signal (_internal ExtTriggerxE ~extieee.std_logic_1164.STD_LOGIC 0 361 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{95~downto~0}~13 0 363 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 95)(i 0))))))
		(_signal (_internal SRDataOutxD ~STD_LOGIC_VECTOR{95~downto~0}~13 0 363 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1330 0 365 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal ExposurexD ~STD_LOGIC_VECTOR{15~downto~0}~1330 0 365 (_architecture (_uni ))))
		(_signal (_internal ColSettlexD ~STD_LOGIC_VECTOR{15~downto~0}~1330 0 365 (_architecture (_uni ))))
		(_signal (_internal RowSettlexD ~STD_LOGIC_VECTOR{15~downto~0}~1330 0 365 (_architecture (_uni ))))
		(_signal (_internal ResSettlexD ~STD_LOGIC_VECTOR{15~downto~0}~1330 0 365 (_architecture (_uni ))))
		(_signal (_internal FramePeriodxD ~STD_LOGIC_VECTOR{15~downto~0}~1330 0 366 (_architecture (_uni ))))
		(_signal (_internal TestPixelxE ~extieee.std_logic_1164.STD_LOGIC 0 367 (_architecture (_uni ))))
		(_signal (_internal SRoutxD ~extieee.std_logic_1164.STD_LOGIC 0 369 (_architecture (_uni ))))
		(_signal (_internal SRinxD ~extieee.std_logic_1164.STD_LOGIC 0 369 (_architecture (_uni ))))
		(_signal (_internal SRLatchxE ~extieee.std_logic_1164.STD_LOGIC 0 369 (_architecture (_uni ))))
		(_signal (_internal SRClockxC ~extieee.std_logic_1164.STD_LOGIC 0 369 (_architecture (_uni ))))
		(_signal (_internal RunADCxS ~extieee.std_logic_1164.STD_LOGIC 0 370 (_architecture (_uni ))))
		(_signal (_internal ADCStateOutputLEDxS ~extieee.std_logic_1164.STD_LOGIC 0 372 (_architecture (_uni ))))
		(_signal (_internal LockxS ~extieee.std_logic_1164.STD_LOGIC 0 375 (_architecture (_uni ))))
		(_signal (_internal FifoDataInxD ~STD_LOGIC_VECTOR{15~downto~0}~1330 0 378 (_architecture (_uni ))))
		(_signal (_internal FifoDataOutxD ~STD_LOGIC_VECTOR{15~downto~0}~1330 0 378 (_architecture (_uni ))))
		(_signal (_internal FifoWritexE ~extieee.std_logic_1164.STD_LOGIC 0 379 (_architecture (_uni ))))
		(_signal (_internal FifoReadxE ~extieee.std_logic_1164.STD_LOGIC 0 379 (_architecture (_uni ))))
		(_signal (_internal FifoEmptyxS ~extieee.std_logic_1164.STD_LOGIC 0 380 (_architecture (_uni ))))
		(_signal (_internal FifoAlmostEmptyxS ~extieee.std_logic_1164.STD_LOGIC 0 380 (_architecture (_uni ))))
		(_signal (_internal FifoFullxS ~extieee.std_logic_1164.STD_LOGIC 0 380 (_architecture (_uni ))))
		(_signal (_internal FifoAlmostFullxS ~extieee.std_logic_1164.STD_LOGIC 0 380 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1332 0 383 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal selectADC ~STD_LOGIC_VECTOR{1~downto~0}~1332 0 383 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1334 0 384 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal selectaddress ~STD_LOGIC_VECTOR{1~downto~0}~1334 0 384 (_architecture (_string \"01"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1336 0 385 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal selecttimestamp ~STD_LOGIC_VECTOR{1~downto~0}~1336 0 385 (_architecture (_string \"00"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1338 0 386 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal selecttrigger ~STD_LOGIC_VECTOR{1~downto~0}~1338 0 386 (_architecture (_string \"10"\))))
		(_process
			(line__389(_architecture 0 0 389 (_assignment (_simple)(_alias((IfClockxC)(IfClockxCI)))(_target(60))(_sensitivity(6)))))
			(line__390(_architecture 1 0 390 (_assignment (_simple)(_alias((ADCclockxCO)(ADCclockxC)))(_target(21))(_sensitivity(90)))))
			(line__403(_architecture 2 0 403 (_assignment (_simple)(_alias((CDVSTestBiasDiagSelxSO)(PA0xSIO)))(_target(34))(_sensitivity(14)))))
			(line__406(_architecture 3 0 406 (_assignment (_simple)(_alias((ResetxRB)(ResetxRBI)))(_target(61))(_sensitivity(7)))))
			(line__407(_architecture 4 0 407 (_assignment (_simple)(_target(62))(_sensitivity(7)))))
			(line__408(_architecture 5 0 408 (_assignment (_simple)(_alias((CounterResetxRB)(SynchronizerResetTimestampxSB)))(_target(64))(_sensitivity(65)))))
			(line__410(_architecture 6 0 410 (_assignment (_simple)(_alias((FX2FifoReadxEBO)(_string \"1"\)))(_target(3)))))
			(line__412(_architecture 7 0 412 (_assignment (_simple)(_alias((SyncInxAB)(Sync1xABI)))(_target(47))(_sensitivity(8)))))
			(line__425(_architecture 8 0 425 (_assignment (_simple)(_alias((ExposurexD)(SRDataOutxD(d_15_0))))(_target(104))(_sensitivity(103(d_15_0))))))
			(line__426(_architecture 9 0 426 (_assignment (_simple)(_alias((ColSettlexD)(SRDataOutxD(d_31_16))))(_target(105))(_sensitivity(103(d_31_16))))))
			(line__427(_architecture 10 0 427 (_assignment (_simple)(_alias((RowSettlexD)(SRDataOutxD(d_47_32))))(_target(106))(_sensitivity(103(d_47_32))))))
			(line__428(_architecture 11 0 428 (_assignment (_simple)(_alias((ResSettlexD)(SRDataOutxD(d_63_48))))(_target(107))(_sensitivity(103(d_63_48))))))
			(line__429(_architecture 12 0 429 (_assignment (_simple)(_alias((FramePeriodxD)(SRDataOutxD(d_79_64))))(_target(108))(_sensitivity(103(d_79_64))))))
			(line__430(_architecture 13 0 430 (_assignment (_simple)(_alias((TestPixelxE)(SRDataOutxD(94))))(_target(109))(_sensitivity(103(94))))))
			(line__431(_architecture 14 0 431 (_assignment (_simple)(_alias((SBRet10xE)(SRDataOutxD(95))))(_target(88))(_sensitivity(103(95))))))
			(line__448(_architecture 15 0 448 (_assignment (_simple)(_alias((FX2FifoDataxDIO)(FifoDataOutxD)))(_target(0))(_sensitivity(118)))))
			(line__480(_architecture 16 0 480 (_assignment (_simple)(_alias((ADCregInxD)(ADCdataxD)))(_target(84))(_sensitivity(87)))))
			(line__518(_architecture 17 0 518 (_assignment (_simple)(_alias((TimestampMasterxS)(_string \"1"\)))(_target(71)))))
			(line__588(_architecture 18 0 588 (_assignment (_simple)(_alias((ADCovrxS)(ADCovrxSI)))(_target(93))(_sensitivity(25)))))
			(line__589(_architecture 19 0 589 (_assignment (_simple)(_target(89))(_sensitivity(61)(63)))))
			(line__608(_architecture 20 0 608 (_assignment (_simple)(_alias((SynchOutxSBO)(SyncOutxSB)))(_target(9))(_sensitivity(75)))))
			(line__609(_architecture 21 0 609 (_assignment (_simple)(_alias((FX2FifoPktEndxSBO)(FX2FifoPktEndxSB)))(_target(4))(_sensitivity(74)))))
			(line__610(_architecture 22 0 610 (_assignment (_simple)(_alias((FX2FifoWritexEBO)(FX2FifoWritexEB)))(_target(2))(_sensitivity(73)))))
			(line__611(_architecture 23 0 611 (_assignment (_simple)(_alias((AERMonitorACKxSBO)(AERMonitorACKxSB)))(_target(42))(_sensitivity(50)))))
			(line__614(_architecture 24 0 614 (_assignment (_simple)(_target(55))(_sensitivity(57)(58)))))
			(line__618(_architecture 25 0 618 (_assignment (_simple)(_target(80))(_sensitivity(78(9))(78(8))))))
			(line__625(_architecture 26 0 625 (_assignment (_simple)(_target(117))(_sensitivity(44)(52)(70)(78(d_7_0))(78(9))(80)(85)))))
			(line__632(_architecture 27 0 632 (_assignment (_simple)(_alias((LED1xSO)(CDVSTestChipResetxRB)))(_target(37))(_sensitivity(19)))))
			(line__633(_architecture 28 0 633 (_assignment (_simple)(_alias((LED2xSO)(RunxS)))(_target(38))(_sensitivity(63)))))
			(line__634(_architecture 29 0 634 (_assignment (_simple)(_alias((LED3xSO)(ADCStateOutputLEDxS)))(_target(39))(_sensitivity(115)))))
			(line__637(_architecture 30 0 637 (_assignment (_simple)(_alias((CDVSTestChipResetxRBO)(CDVSTestChipResetxRB)))(_target(31))(_sensitivity(19)))))
			(line__643(_architecture 31 0 643 (_assignment (_simple)(_target(30))(_sensitivity(18)))))
			(line__645(_architecture 32 0 645 (_assignment (_simple)(_alias((HostResetTimestampxS)(PA7xSIO)))(_target(76))(_sensitivity(17)))))
			(line__646(_architecture 33 0 646 (_assignment (_simple)(_alias((RunxS)(PA3xSIO)))(_target(63))(_sensitivity(16)))))
			(line__647(_architecture 34 0 647 (_assignment (_simple)(_alias((ExtTriggerxE)(PA1xSIO)))(_target(102))(_sensitivity(15)))))
			(line__649(_architecture 35 0 649 (_assignment (_simple)(_alias((RunADCxS)(PC0xSIO)))(_target(114))(_sensitivity(10)))))
			(line__650(_architecture 36 0 650 (_assignment (_simple)(_alias((SRClockxC)(PC1xSIO)))(_target(113))(_sensitivity(11)))))
			(line__651(_architecture 37 0 651 (_assignment (_simple)(_alias((SRLatchxE)(PC2xSIO)))(_target(112))(_sensitivity(12)))))
			(line__652(_architecture 38 0 652 (_assignment (_simple)(_alias((SRinxD)(PC3xSIO)))(_target(111))(_sensitivity(13)))))
			(line__654(_architecture 39 0 654 (_assignment (_simple)(_alias((CDVSTestSRColClockxSO)(CDVSTestSRColClockxS)))(_target(27))(_sensitivity(96)))))
			(line__655(_architecture 40 0 655 (_assignment (_simple)(_alias((CDVSTestSRRowClockxSO)(CDVSTestSRRowClockxS)))(_target(26))(_sensitivity(94)))))
			(line__656(_architecture 41 0 656 (_assignment (_simple)(_alias((CDVSTestSRColInxSO)(CDVSTestSRColInxS)))(_target(29))(_sensitivity(97)))))
			(line__657(_architecture 42 0 657 (_assignment (_simple)(_alias((CDVSTestSRRowInxSO)(CDVSTestSRRowInxS)))(_target(28))(_sensitivity(95)))))
			(line__659(_architecture 43 0 659 (_assignment (_simple)(_alias((CDVSTestColMode0xSO)(CDVSTestColMode0xS)))(_target(32))(_sensitivity(98)))))
			(line__660(_architecture 44 0 660 (_assignment (_simple)(_alias((CDVSTestColMode1xSO)(CDVSTestColMode1xS)))(_target(33))(_sensitivity(99)))))
			(line__662(_architecture 45 0 662 (_assignment (_simple)(_alias((CDVSTestApsTxGatexSO)(CDVSTestApsTxGatexS)))(_target(36))(_sensitivity(100)))))
			(line__666(_architecture 46 0 666 (_assignment (_simple)(_alias((ADCstbyxEO)(ADCstbyxE)))(_target(24))(_sensitivity(92)))))
			(line__667(_architecture 47 0 667 (_assignment (_simple)(_alias((ADCoexEBO)(ADCoexEB)))(_target(23))(_sensitivity(91)))))
			(line__670(_architecture 48 0 670 (_assignment (_simple)(_alias((RxcolGxS)(_string \"0"\)))(_target(68)))))
			(line__671(_architecture 49 0 671 (_assignment (_simple)(_alias((UseLongAckxS)(_string \"0"\)))(_target(51)))))
			(line__677(_architecture 50 0 677 (_assignment (_simple)(_alias((DebugxSIO(0))(CDVSTestBiasBitOutxS)))(_target(40(0)))(_sensitivity(35)))))
			(synchronizer(_architecture 51 0 683 (_process (_target(48)(49))(_sensitivity(59)(41)(49))(_dssslsensitivity 1))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
	)
	(_static
		(514 )
		(33686274 33686018 33686018 514 )
	)
	(_model . Structural 55 -1
	)
)
I 000052 55 11668         1374163218722 Behavioural
(_unit VHDL (adcstatemachine_tb 0 20 (behavioural 0 23 ))
	(_version v63)
	(_time 1374163218723 2013.07.18 18:00:18)
	(_source (\./../../ADCStateMachine_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code faadf9aaafadadedf1f5eea0aa)
	(_entity
		(_time 1372368071331)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(ADCStateMachine
			(_object
				(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
				(_port (_internal ADCclockxCO ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_out ))))
				(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
				(_port (_internal ADCwordxDI ~STD_LOGIC_VECTOR{9~downto~0}~13 0 30 (_entity (_in ))))
				(_port (_internal ADCoutxDO ~STD_LOGIC_VECTOR{13~downto~0}~13 0 31 (_entity (_out ))))
				(_port (_internal ADCstbyxEO ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
				(_port (_internal ADCoexEBO ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ))))
				(_port (_internal ADCovrxSI ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
				(_port (_internal RegisterWritexEO ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
				(_port (_internal SRLatchxEI ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
				(_port (_internal RunADCxSI ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ))))
				(_port (_internal ExposurexDI ~STD_LOGIC_VECTOR{15~downto~0}~13 0 38 (_entity (_in ))))
				(_port (_internal ColSettlexDI ~STD_LOGIC_VECTOR{15~downto~0}~132 0 39 (_entity (_in ))))
				(_port (_internal RowSettlexDI ~STD_LOGIC_VECTOR{15~downto~0}~134 0 40 (_entity (_in ))))
				(_port (_internal ResSettlexDI ~STD_LOGIC_VECTOR{15~downto~0}~136 0 41 (_entity (_in ))))
				(_port (_internal FramePeriodxDI ~STD_LOGIC_VECTOR{15~downto~0}~138 0 42 (_entity (_in ))))
				(_port (_internal SBRet10xEI ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ))))
				(_port (_internal TestPixelxEI ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_in ))))
				(_port (_internal ExtTriggerxEI ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_in ))))
				(_port (_internal CDVSTestSRRowInxSO ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_out ))))
				(_port (_internal CDVSTestSRRowClockxSO ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_out ))))
				(_port (_internal CDVSTestSRColInxSO ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_out ))))
				(_port (_internal CDVSTestSRColClockxSO ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_out ))))
				(_port (_internal CDVSTestColMode0xSO ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_out ))))
				(_port (_internal CDVSTestColMode1xSO ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_out ))))
				(_port (_internal CDVSTestApsTxGatexSO ~extieee.std_logic_1164.STD_LOGIC 0 52 (_entity (_out ))))
				(_port (_internal ADCStateOutputLEDxSO ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_out ))))
			)
		)
	)
	(_instantiation ADCStateMachine_1 0 120 (_component ADCStateMachine )
		(_port
			((ClockxCI)(IfClockxC))
			((ADCclockxCO)(ADCclockxC))
			((ResetxRBI)(ResetxRB))
			((ADCwordxDI)(ADCwordxD))
			((ADCoutxDO)(ADCdataxD))
			((ADCstbyxEO)(ADCstbyxE))
			((ADCoexEBO)(ADCoexEB))
			((ADCovrxSI)(ADCovrxS))
			((RegisterWritexEO)(RegisterWritexE))
			((SRLatchxEI)(SRLatchxE))
			((RunADCxSI)(RunADCxS))
			((ExposurexDI)(ExposurexD))
			((ColSettlexDI)(ColSettlexD))
			((RowSettlexDI)(RowSettlexD))
			((ResSettlexDI)(ResSettlexD))
			((FramePeriodxDI)(FramePeriodxD))
			((SBRet10xEI)(SBRet10xE))
			((TestPixelxEI)(TestpixelxE))
			((ExtTriggerxEI)(ExtTriggerxE))
			((CDVSTestSRRowInxSO)(CDVSTestSRRowInxS))
			((CDVSTestSRRowClockxSO)(CDVSTestSRRowClockxS))
			((CDVSTestSRColInxSO)(CDVSTestSRColInxS))
			((CDVSTestSRColClockxSO)(CDVSTestSRColClockxS))
			((CDVSTestColMode0xSO)(CDVSTestColMode0xS))
			((CDVSTestColMode1xSO)(CDVSTestColMode1xS))
			((CDVSTestApsTxGatexSO)(CDVSTestApsTxGatexS))
			((ADCStateOutputLEDxSO)(ADCStateOutputLEDxS))
		)
		(_use (_entity . ADCStateMachine)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~13 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~13 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~132 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~134 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~136 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~138 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal IfClockxC ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ))))
		(_signal (_internal ADCclockxC ~extieee.std_logic_1164.STD_LOGIC 0 57 (_architecture (_uni ))))
		(_signal (_internal ResetxRB ~extieee.std_logic_1164.STD_LOGIC 0 58 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_signal (_internal ADCwordxD ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 59 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~1312 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_signal (_internal ADCdataxD ~STD_LOGIC_VECTOR{13~downto~0}~1312 0 60 (_architecture (_uni ))))
		(_signal (_internal ADCoexEB ~extieee.std_logic_1164.STD_LOGIC 0 61 (_architecture (_uni ))))
		(_signal (_internal ADCstbyxE ~extieee.std_logic_1164.STD_LOGIC 0 62 (_architecture (_uni ))))
		(_signal (_internal ADCovrxS ~extieee.std_logic_1164.STD_LOGIC 0 63 (_architecture (_uni ))))
		(_signal (_internal RegisterWritexE ~extieee.std_logic_1164.STD_LOGIC 0 64 (_architecture (_uni ))))
		(_signal (_internal SRLatchxE ~extieee.std_logic_1164.STD_LOGIC 0 65 (_architecture (_uni ))))
		(_signal (_internal RunADCxS ~extieee.std_logic_1164.STD_LOGIC 0 66 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 67 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal ExposurexD ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 67 (_architecture (_uni ))))
		(_signal (_internal ColSettlexD ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 68 (_architecture (_uni ))))
		(_signal (_internal RowSettlexD ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 69 (_architecture (_uni ))))
		(_signal (_internal ResSettlexD ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 70 (_architecture (_uni ))))
		(_signal (_internal FramePeriodxD ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 71 (_architecture (_uni ))))
		(_signal (_internal TestPixelxE ~extieee.std_logic_1164.STD_LOGIC 0 72 (_architecture (_uni ))))
		(_signal (_internal SBRet10xE ~extieee.std_logic_1164.STD_LOGIC 0 73 (_architecture (_uni ))))
		(_signal (_internal ExtTriggerxE ~extieee.std_logic_1164.STD_LOGIC 0 74 (_architecture (_uni ))))
		(_signal (_internal CDVSTestSRRowInxS ~extieee.std_logic_1164.STD_LOGIC 0 75 (_architecture (_uni ))))
		(_signal (_internal CDVSTestSRRowClockxS ~extieee.std_logic_1164.STD_LOGIC 0 76 (_architecture (_uni ))))
		(_signal (_internal CDVSTestSRColInxS ~extieee.std_logic_1164.STD_LOGIC 0 77 (_architecture (_uni ))))
		(_signal (_internal CDVSTestSRColClockxS ~extieee.std_logic_1164.STD_LOGIC 0 78 (_architecture (_uni ))))
		(_signal (_internal CDVSTestColMode0xS ~extieee.std_logic_1164.STD_LOGIC 0 79 (_architecture (_uni ))))
		(_signal (_internal CDVSTestColMode1xS ~extieee.std_logic_1164.STD_LOGIC 0 80 (_architecture (_uni ))))
		(_signal (_internal CDVSTestApsTxGatexS ~extieee.std_logic_1164.STD_LOGIC 0 81 (_architecture (_uni ))))
		(_signal (_internal ADCStateOutputLEDxS ~extieee.std_logic_1164.STD_LOGIC 0 82 (_architecture (_uni ))))
		(_constant (_internal Tpw_clk ~extSTD.STANDARD.TIME 0 84 (_architecture ((ns 4634391661857464543)))))
		(_process
			(clock_gen(_architecture 0 0 88 (_process (_wait_for)(_target(0)))))
			(line__94(_architecture 1 0 94 (_assignment (_simple)(_alias((ADCclockxC)(_string \"0"\)))(_target(1)))))
			(line__95(_architecture 2 0 95 (_assignment (_simple)(_target(2)))))
			(line__96(_architecture 3 0 96 (_assignment (_simple)(_target(3)))))
			(line__97(_architecture 4 0 97 (_assignment (_simple)(_target(4)))))
			(line__98(_architecture 5 0 98 (_assignment (_simple)(_alias((ADCoexEB)(_string \"0"\)))(_target(5)))))
			(line__99(_architecture 6 0 99 (_assignment (_simple)(_alias((ADCstbyxE)(_string \"0"\)))(_target(6)))))
			(line__100(_architecture 7 0 100 (_assignment (_simple)(_alias((RegisterWritexE)(_string \"0"\)))(_target(8)))))
			(line__101(_architecture 8 0 101 (_assignment (_simple)(_target(9)))))
			(line__102(_architecture 9 0 102 (_assignment (_simple)(_target(10)))))
			(line__103(_architecture 10 0 103 (_assignment (_simple)(_target(11)))))
			(line__104(_architecture 11 0 104 (_assignment (_simple)(_target(12)))))
			(line__105(_architecture 12 0 105 (_assignment (_simple)(_target(13)))))
			(line__106(_architecture 13 0 106 (_assignment (_simple)(_target(14)))))
			(line__107(_architecture 14 0 107 (_assignment (_simple)(_target(15)))))
			(line__108(_architecture 15 0 108 (_assignment (_simple)(_alias((TestPixelxE)(_string \"0"\)))(_target(16)))))
			(line__109(_architecture 16 0 109 (_assignment (_simple)(_alias((SBRet10xE)(_string \"0"\)))(_target(17)))))
			(line__110(_architecture 17 0 110 (_assignment (_simple)(_alias((ExtTriggerxE)(_string \"0"\)))(_target(18)))))
			(line__111(_architecture 18 0 111 (_assignment (_simple)(_alias((CDVSTestSRRowInxS)(_string \"0"\)))(_target(19)))))
			(line__112(_architecture 19 0 112 (_assignment (_simple)(_alias((CDVSTestSRRowClockxS)(_string \"0"\)))(_target(20)))))
			(line__113(_architecture 20 0 113 (_assignment (_simple)(_alias((CDVSTestSRColInxS)(_string \"0"\)))(_target(21)))))
			(line__114(_architecture 21 0 114 (_assignment (_simple)(_alias((CDVSTestSRColClockxS)(_string \"0"\)))(_target(22)))))
			(line__115(_architecture 22 0 115 (_assignment (_simple)(_alias((CDVSTestColMode0xS)(_string \"0"\)))(_target(23)))))
			(line__116(_architecture 23 0 116 (_assignment (_simple)(_alias((CDVSTestColMode1xS)(_string \"0"\)))(_target(24)))))
			(line__117(_architecture 24 0 117 (_assignment (_simple)(_alias((CDVSTestApsTxGatexS)(_string \"0"\)))(_target(25)))))
			(line__118(_architecture 25 0 118 (_assignment (_simple)(_alias((ADCStateOutputLEDxS)(_string \"0"\)))(_target(26)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
	(_static
		(33686274 50463491 771 )
		(67372036 67372036 67372036 1028 )
		(33686018 33686018 33686018 33686274 )
		(33686018 33686018 33686018 33751554 )
		(33686018 33686018 33686018 33686019 )
	)
	(_model . Behavioural 26 -1
	)
)
I 000051 55 1665          1374163232343 Behavioral
(_unit VHDL (eventbeforeoverflow 0 30 (behavioral 0 39 ))
	(_version v63)
	(_time 1374163232344 2013.07.18 18:00:32)
	(_source (\./../../sourcecode/EventBeforeOverflow.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 2d7f20287f7a7c3b7b7c39777e)
	(_entity
		(_time 1372368067881)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in )(_event))))
		(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal OverflowxDI ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal EventxDI ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal EventBeforeOverflowxDO ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
		(_type (_internal state 0 40 (_enum1 stidle stevent stoverflow (_to (i 0)(i 2)))))
		(_signal (_internal StatexDP state 0 42 (_architecture (_uni ))))
		(_signal (_internal StatexDN state 0 42 (_architecture (_uni ))))
		(_process
			(p_memless(_architecture 0 0 47 (_process (_simple)(_target(6)(4))(_sensitivity(5)(2)(3)))))
			(p_memorizing(_architecture 1 0 74 (_process (_target(5))(_sensitivity(0)(1)(6))(_dssslsensitivity 2))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Behavioral 2 -1
	)
)
I 000051 55 4397          1374163232405 Behavioral
(_unit VHDL (synchronizerstatemachine 0 19 (behavioral 0 45 ))
	(_version v63)
	(_time 1374163232406 2013.07.18 18:00:32)
	(_source (\./../../sourcecode/synchronizerStateMachine.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 6b38606a303c6a7d3d3c733038)
	(_entity
		(_time 1372368069110)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_in )(_event))))
		(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_in ))))
		(_port (_internal RunxSI ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_in ))))
		(_port (_internal ConfigxSI ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
		(_port (_internal SyncInxABI ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal SyncOutxSBO ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_port (_internal TriggerxSO ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
		(_port (_internal HostResetTimestampxSI ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal ResetTimestampxSBO ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_out ))))
		(_port (_internal IncrementCounterxSO ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_out ))))
		(_type (_internal state 0 46 (_enum1 stidle sttriggerinhigh sttriggerinlow stresetslaves strunslave stslavewaitedge (_to (i 0)(i 5)))))
		(_signal (_internal StatexDP state 0 49 (_architecture (_uni ))))
		(_signal (_internal StatexDN state 0 49 (_architecture (_uni ))))
		(_signal (_internal SyncInxSB ~extieee.std_logic_1164.STD_LOGIC 0 52 (_architecture (_uni ))))
		(_signal (_internal SyncInxSBN ~extieee.std_logic_1164.STD_LOGIC 0 52 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~13 0 56 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_signal (_internal DividerxDN ~STD_LOGIC_VECTOR{6~downto~0}~13 0 56 (_architecture (_uni ))))
		(_signal (_internal DividerxDP ~STD_LOGIC_VECTOR{6~downto~0}~13 0 56 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~13 0 57 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_signal (_internal CounterxDN ~STD_LOGIC_VECTOR{13~downto~0}~13 0 57 (_architecture (_uni ))))
		(_signal (_internal CounterxDP ~STD_LOGIC_VECTOR{13~downto~0}~13 0 57 (_architecture (_uni ))))
		(_constant (_internal counterInc ~extSTD.STANDARD.INTEGER 0 63 (_process 0 ((i 89)))))
		(_constant (_internal squareWaveHighTime ~extSTD.STANDARD.INTEGER 0 64 (_process 0 ((i 50)))))
		(_constant (_internal squareWavePeriod ~extSTD.STANDARD.INTEGER 0 65 (_process 0 ((i 100)))))
		(_constant (_internal timeout ~extSTD.STANDARD.INTEGER 0 66 (_process 0 ((i 1000)))))
		(_constant (_internal resetSlavesTime ~extSTD.STANDARD.INTEGER 0 67 (_process 0 ((i 6000)))))
		(_process
			(p_memless(_architecture 0 0 62 (_process (_simple)(_target(5)(6)(8)(9)(11)(14)(16))(_sensitivity(2)(3)(4)(7)(10)(12)(15)(17)))))
			(p_mem(_architecture 1 0 223 (_process (_target(10)(15)(17))(_sensitivity(0)(1)(11)(14)(16))(_dssslsensitivity 2))))
			(synchronizer(_architecture 2 0 240 (_process (_target(12)(13))(_sensitivity(0)(4)(13))(_dssslsensitivity 1))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_static
		(33686018 131586 )
		(33686018 33686018 33686018 514 )
		(33686018 131586 )
		(33686018 33686018 33686018 514 )
		(33686018 131586 )
		(33686018 33686018 33686018 514 )
		(33686018 131586 )
		(33686018 33686018 33686018 514 )
		(33686018 131586 )
		(33686018 33686018 33686018 514 )
		(33686018 131586 )
		(33686018 33686018 33686018 514 )
		(33686018 131586 )
		(33686018 33686018 33686018 514 )
		(33686018 131586 )
		(33686018 33686018 33686018 514 )
		(33686018 131586 )
		(33686018 33686018 33686018 514 )
	)
	(_model . Behavioral 3 -1
	)
)
I 000051 55 2368          1374163232465 Behavioral
(_unit VHDL (wordregister 0 30 (behavioral 0 41 ))
	(_version v63)
	(_time 1374163232466 2013.07.18 18:00:32)
	(_source (\./../../sourcecode/wordRegister.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code aaf9a5fdadfcfcbcadafb8f0fe)
	(_entity
		(_time 1372368066647)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_generic (_internal width ~extSTD.STANDARD.NATURAL 0 32 \14\ (_entity ((i 14)))))
		(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in )(_event))))
		(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal WriteEnablexEI ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{width-1~downto~0}~12 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
		(_port (_internal DataInxDI ~STD_LOGIC_VECTOR{width-1~downto~0}~12 0 37 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{width-1~downto~0}~122 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal DataOutxDO ~STD_LOGIC_VECTOR{width-1~downto~0}~122 0 38 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{width-1~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_signal (_internal StatexDP ~STD_LOGIC_VECTOR{width-1~downto~0}~13 0 44 (_architecture (_uni ))))
		(_signal (_internal StatexDN ~STD_LOGIC_VECTOR{width-1~downto~0}~13 0 44 (_architecture (_uni ))))
		(_process
			(p_memless(_architecture 0 0 49 (_process (_simple)(_target(4)(6))(_sensitivity(2)(3)(5)))))
			(p_memorizing(_architecture 1 0 61 (_process (_target(5))(_sensitivity(0)(1)(6))(_dssslsensitivity 2))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . Behavioral 5 -1
	)
)
I 000051 55 2474          1374163232519 Behavioral
(_unit VHDL (timestampcounter 0 25 (behavioral 0 36 ))
	(_version v63)
	(_time 1374163232520 2013.07.18 18:00:32)
	(_source (\./../../sourcecode/timestampCounter.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code d88bd48ad98fd8cede8ccb838d)
	(_entity
		(_time 1372368069416)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal IncrementxSI ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal OverflowxSO ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_port (_internal DataxDO ~STD_LOGIC_VECTOR{13~downto~0}~12 0 33 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{14~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 14)(i 0))))))
		(_signal (_internal CountxDP ~STD_LOGIC_VECTOR{14~downto~0}~13 0 38 (_architecture (_uni ))))
		(_signal (_internal CountxDN ~STD_LOGIC_VECTOR{14~downto~0}~13 0 38 (_architecture (_uni ))))
		(_signal (_internal MSbDelayedxDN ~extieee.std_logic_1164.STD_LOGIC 0 40 (_architecture (_uni ))))
		(_signal (_internal MSbDelayedxDP ~extieee.std_logic_1164.STD_LOGIC 0 40 (_architecture (_uni ))))
		(_process
			(line__44(_architecture 0 0 44 (_assignment (_simple)(_alias((DataxDO)(CountxDP(d_13_0))))(_target(4))(_sensitivity(5(d_13_0))))))
			(line__49(_architecture 1 0 49 (_assignment (_simple)(_target(3))(_sensitivity(5(14))(8)))))
			(p_memless(_architecture 2 0 52 (_process (_simple)(_target(6)(7))(_sensitivity(2)(5)))))
			(p_memoryzing(_architecture 3 0 65 (_process (_target(5)(8))(_sensitivity(0)(1)(6)(7))(_dssslsensitivity 2))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33686018 33686018 131586 )
	)
	(_model . Behavioral 4 -1
	)
)
I 000051 55 3232          1374163232574 Behavioral
(_unit VHDL (fifostatemachine 0 25 (behavioral 0 53 ))
	(_version v63)
	(_time 1374163232575 2013.07.18 18:00:32)
	(_source (\./../../sourcecode/fifoStatemachine.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 17451810194045014619044c42)
	(_entity
		(_time 1372368068503)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in )(_event))))
		(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in ))))
		(_port (_internal RunxSI ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal FifoTransactionxSO ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
		(_port (_internal FX2FifoInFullxSBI ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal FifoEmptyxSI ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
		(_port (_internal FifoReadxEO ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_out ))))
		(_port (_internal FX2FifoWritexEBO ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_out ))))
		(_port (_internal FX2FifoPktEndxSBO ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal FX2FifoAddressxDO ~STD_LOGIC_VECTOR{1~downto~0}~12 0 42 (_entity (_out ))))
		(_port (_internal IncEventCounterxSO ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_out ))))
		(_port (_internal ResetEventCounterxSO ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_out ))))
		(_port (_internal ResetEarlyPaketTimerxSO ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_out ))))
		(_port (_internal EarlyPaketTimerOverflowxSI ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_in ))))
		(_type (_internal state 0 54 (_enum1 stidle stearlypaket1 stsetupwrite1 stwrite (_to (i 0)(i 3)))))
		(_signal (_internal StatexDP state 0 57 (_architecture (_uni ))))
		(_signal (_internal StatexDN state 0 57 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR~13 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 1))))))
		(_constant (_internal EP2 ~STD_LOGIC_VECTOR~13 0 61 (_architecture (_string \"00"\))))
		(_type (_internal ~STD_LOGIC_VECTOR~131 0 62 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 1))))))
		(_constant (_internal EP6 ~STD_LOGIC_VECTOR~131 0 62 (_architecture (_string \"10"\))))
		(_process
			(p_memless(_architecture 0 0 68 (_process (_simple)(_target(3)(6)(7)(8)(9)(10)(11)(12)(15))(_sensitivity(2)(4)(5)(13)(14)))))
			(p_memoryzing(_architecture 1 0 127 (_process (_target(14))(_sensitivity(0)(1)(15))(_dssslsensitivity 2))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . Behavioral 2 -1
	)
)
I 000051 55 6993          1374163232635 Behavioral
(_unit VHDL (monitorstatemachine 0 25 (behavioral 0 68 ))
	(_version v63)
	(_time 1374163232636 2013.07.18 18:00:32)
	(_source (\./../../sourcecode/monitorStateMachine.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 55070856060254435c535050130e06)
	(_entity
		(_time 1372368068804)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in )(_event))))
		(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in ))))
		(_port (_internal AERREQxSBI ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal AERACKxSBO ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
		(_port (_internal XxDI ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal UseLongAckxSI ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal FifoFullxSI ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in ))))
		(_port (_internal FifoWritexEO ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_out ))))
		(_port (_internal TimestampRegWritexEO ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_out ))))
		(_port (_internal AddressRegWritexEO ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal AddressTimestampSelectxSO ~STD_LOGIC_VECTOR{1~downto~0}~12 0 48 (_entity (_out ))))
		(_port (_internal ADCvalueReadyxSI ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_in ))))
		(_port (_internal ReadADCvaluexEO ~extieee.std_logic_1164.STD_LOGIC 0 52 (_entity (_out ))))
		(_port (_internal TimestampOverflowxSI ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_in ))))
		(_port (_internal TriggerxSI ~extieee.std_logic_1164.STD_LOGIC 0 58 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~122 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal AddressMSBxDO ~STD_LOGIC_VECTOR{1~downto~0}~122 0 61 (_entity (_out ))))
		(_port (_internal ResetTimestampxSBI ~extieee.std_logic_1164.STD_LOGIC 0 64 (_entity (_in ))))
		(_type (_internal state 0 69 (_enum1 stidle stwraddress stwrtime stwait stoverflow stresettimestamp stfifofull streqrelease stadc stadctime stwrtriggertime stwrtrigger (_to (i 0)(i 11)))))
		(_signal (_internal AERREQxSB ~extieee.std_logic_1164.STD_LOGIC 0 72 (_architecture (_uni ))))
		(_signal (_internal StatexDP state 0 75 (_architecture (_uni ))))
		(_signal (_internal StatexDN state 0 75 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 76 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal CountxDP ~STD_LOGIC_VECTOR{7~downto~0}~13 0 76 (_architecture (_uni ))))
		(_signal (_internal CountxDN ~STD_LOGIC_VECTOR{7~downto~0}~13 0 76 (_architecture (_uni ))))
		(_signal (_internal TriggerxDP ~extieee.std_logic_1164.STD_LOGIC 0 77 (_architecture (_uni ))))
		(_signal (_internal TriggerxDN ~extieee.std_logic_1164.STD_LOGIC 0 77 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 80 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal TimestampOverflowxDN ~STD_LOGIC_VECTOR{15~downto~0}~13 0 80 (_architecture (_uni ))))
		(_signal (_internal TimestampOverflowxDP ~STD_LOGIC_VECTOR{15~downto~0}~13 0 80 (_architecture (_uni ))))
		(_signal (_internal TimestampResetxDP ~extieee.std_logic_1164.STD_LOGIC 0 83 (_architecture (_uni ))))
		(_signal (_internal TimestampResetxDN ~extieee.std_logic_1164.STD_LOGIC 0 83 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 86 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal selectADC ~STD_LOGIC_VECTOR{1~downto~0}~13 0 86 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~132 0 87 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal selectaddress ~STD_LOGIC_VECTOR{1~downto~0}~132 0 87 (_architecture (_string \"01"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~134 0 88 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal selecttimestamp ~STD_LOGIC_VECTOR{1~downto~0}~134 0 88 (_architecture (_string \"00"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~136 0 89 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal selecttrigger ~STD_LOGIC_VECTOR{1~downto~0}~136 0 89 (_architecture (_string \"10"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~138 0 91 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal address ~STD_LOGIC_VECTOR{1~downto~0}~138 0 91 (_architecture (_string \"00"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1310 0 92 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal wrap ~STD_LOGIC_VECTOR{1~downto~0}~1310 0 92 (_architecture (_string \"10"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1312 0 93 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal timereset ~STD_LOGIC_VECTOR{1~downto~0}~1312 0 93 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 94 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal timestamp ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 94 (_architecture (_string \"01"\))))
		(_constant (_internal ackExtension ~extSTD.STANDARD.INTEGER 0 96 (_architecture ((i 5)))))
		(_process
			(line__99(_architecture 0 0 99 (_assignment (_simple)(_alias((AERREQxSB)(AERREQxSBI)))(_target(17))(_sensitivity(2)))))
			(p_memless(_architecture 1 0 102 (_process (_simple)(_target(19)(21)(23)(24)(27)(3)(7)(8)(9)(10)(12)(15))(_sensitivity(17)(18)(20)(22)(25)(26)(4)(5)(6)(11)(13)(14)(16)))))
			(p_memoryzing(_architecture 2 0 273 (_process (_target(18)(20)(22)(25)(26))(_sensitivity(0)(1)(19)(21)(23)(24)(27))(_dssslsensitivity 2))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_static
		(33686018 33686018 )
		(33686018 33686018 33686018 33686018 )
		(33686018 33686018 33686018 33686018 )
		(33686018 33686018 )
		(33686018 33686018 )
		(33686018 33686018 )
		(33686018 33686018 33686018 33686018 )
	)
	(_model . Behavioral 3 -1
	)
)
I 000051 55 2362          1374163232695 Behavioral
(_unit VHDL (shiftregister 0 30 (behavioral 0 42 ))
	(_version v63)
	(_time 1374163232696 2013.07.18 18:00:32)
	(_source (\./../../sourcecode/shiftRegister.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 94c79e9b98c3c982919680cfc7)
	(_entity
		(_time 1372368071005)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_generic (_internal width ~extSTD.STANDARD.NATURAL 0 32 \32\ (_entity ((i 32)))))
		(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in )(_event))))
		(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal LatchxEI ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in )(_event))))
		(_port (_internal DxDI ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ))))
		(_port (_internal QxDO ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{width-1~downto~0}~12 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal DataOutxDO ~STD_LOGIC_VECTOR{width-1~downto~0}~12 0 39 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{width-1~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_signal (_internal StatexD ~STD_LOGIC_VECTOR{width-1~downto~0}~13 0 45 (_architecture (_uni ))))
		(_process
			(p_latch(_architecture 0 0 50 (_process (_target(5))(_sensitivity(1)(2)(6))(_dssslsensitivity 2))))
			(line__60(_architecture 1 0 60 (_assignment (_simple)(_target(4))(_sensitivity(6(_index 5)))(_read(6(_index 6))))))
			(p_memorizing(_architecture 2 0 63 (_process (_simple)(_target(6(0))(6(_range 7))(6))(_sensitivity(0)(1))(_read(3)(6(_range 8))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . Behavioral 9 -1
	)
)
I 000051 55 1935          1374163232752 Behavioral
(_unit VHDL (eventcounter 0 26 (behavioral 0 35 ))
	(_version v63)
	(_time 1374163232753 2013.07.18 18:00:32)
	(_source (\./../../sourcecode/eventCounter.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code c290ce96c69593d494c0d69890)
	(_entity
		(_time 1372368068203)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal ClearxSI ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal IncrementxSI ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal OverflowxSO ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{8~downto~0}~13 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_signal (_internal CountxDP ~STD_LOGIC_VECTOR{8~downto~0}~13 0 37 (_architecture (_uni ))))
		(_signal (_internal CountxDN ~STD_LOGIC_VECTOR{8~downto~0}~13 0 37 (_architecture (_uni ))))
		(_process
			(p_memoryless(_architecture 0 0 41 (_process (_simple)(_target(6)(4))(_sensitivity(5)(2)(3)))))
			(p_memoryzing(_architecture 1 0 61 (_process (_target(5))(_sensitivity(0)(1)(6))(_dssslsensitivity 2))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33686018 2 )
		(33686018 33686018 2 )
		(33686018 33686018 2 )
	)
	(_model . Behavioral 2 -1
	)
)
I 000050 55 19399         1374163232828 Structure
(_unit VHDL (aerfifo 0 14 (structure 0 30 ))
	(_version v63)
	(_time 1374163232829 2013.07.18 18:00:32)
	(_source (\./../../sourcecode/AERfifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(machxo(components)))
	(_code 10424017154646064543094a47)
	(_entity
		(_time 1372368066962)
		(_use (std(standard))(ieee(std_logic_1164))(machxo(components)))
	)
	(_component
		(fifo8ka
			(_object
				(_generic (_internal FULLPOINTER1 ~STD_LOGIC_VECTOR{13~downto~0}~13 0 47 (_entity -1 )))
				(_generic (_internal FULLPOINTER ~STD_LOGIC_VECTOR{13~downto~0}~132 0 48 (_entity -1 )))
				(_generic (_internal AFPOINTER1 ~STD_LOGIC_VECTOR{13~downto~0}~134 0 49 (_entity -1 )))
				(_generic (_internal AEPOINTER1 ~STD_LOGIC_VECTOR{13~downto~0}~136 0 50 (_entity -1 )))
				(_generic (_internal AFPOINTER ~STD_LOGIC_VECTOR{13~downto~0}~138 0 51 (_entity -1 )))
				(_generic (_internal AEPOINTER ~STD_LOGIC_VECTOR{13~downto~0}~1310 0 52 (_entity -1 )))
				(_generic (_internal CSDECODE_R ~STD_LOGIC_VECTOR{1~downto~0}~13 0 53 (_entity -1 )))
				(_generic (_internal CSDECODE_W ~STD_LOGIC_VECTOR{1~downto~0}~1312 0 54 (_entity -1 )))
				(_generic (_internal RESETMODE ~STRING~13 0 55 (_entity -1 )))
				(_generic (_internal REGMODE ~STRING~1313 0 55 (_entity -1 )))
				(_generic (_internal DATA_WIDTH_R ~extSTD.STANDARD.INTEGER 0 56 (_entity -1 )))
				(_generic (_internal DATA_WIDTH_W ~extSTD.STANDARD.INTEGER 0 56 (_entity -1 )))
				(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 58 (_entity (_in ))))
				(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 58 (_entity (_in ))))
				(_port (_internal DI2 ~extieee.std_logic_1164.STD_LOGIC 0 58 (_entity (_in ))))
				(_port (_internal DI3 ~extieee.std_logic_1164.STD_LOGIC 0 59 (_entity (_in ))))
				(_port (_internal DI4 ~extieee.std_logic_1164.STD_LOGIC 0 59 (_entity (_in ))))
				(_port (_internal DI5 ~extieee.std_logic_1164.STD_LOGIC 0 59 (_entity (_in ))))
				(_port (_internal DI6 ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_in ))))
				(_port (_internal DI7 ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_in ))))
				(_port (_internal DI8 ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_in ))))
				(_port (_internal DI9 ~extieee.std_logic_1164.STD_LOGIC 0 61 (_entity (_in ))))
				(_port (_internal DI10 ~extieee.std_logic_1164.STD_LOGIC 0 61 (_entity (_in ))))
				(_port (_internal DI11 ~extieee.std_logic_1164.STD_LOGIC 0 61 (_entity (_in ))))
				(_port (_internal DI12 ~extieee.std_logic_1164.STD_LOGIC 0 62 (_entity (_in ))))
				(_port (_internal DI13 ~extieee.std_logic_1164.STD_LOGIC 0 62 (_entity (_in ))))
				(_port (_internal DI14 ~extieee.std_logic_1164.STD_LOGIC 0 63 (_entity (_in ))))
				(_port (_internal DI15 ~extieee.std_logic_1164.STD_LOGIC 0 63 (_entity (_in ))))
				(_port (_internal DI16 ~extieee.std_logic_1164.STD_LOGIC 0 64 (_entity (_in ))))
				(_port (_internal DI17 ~extieee.std_logic_1164.STD_LOGIC 0 64 (_entity (_in ))))
				(_port (_internal DI18 ~extieee.std_logic_1164.STD_LOGIC 0 65 (_entity (_in ))))
				(_port (_internal DI19 ~extieee.std_logic_1164.STD_LOGIC 0 65 (_entity (_in ))))
				(_port (_internal DI20 ~extieee.std_logic_1164.STD_LOGIC 0 66 (_entity (_in ))))
				(_port (_internal DI21 ~extieee.std_logic_1164.STD_LOGIC 0 66 (_entity (_in ))))
				(_port (_internal DI22 ~extieee.std_logic_1164.STD_LOGIC 0 67 (_entity (_in ))))
				(_port (_internal DI23 ~extieee.std_logic_1164.STD_LOGIC 0 67 (_entity (_in ))))
				(_port (_internal DI24 ~extieee.std_logic_1164.STD_LOGIC 0 68 (_entity (_in ))))
				(_port (_internal DI25 ~extieee.std_logic_1164.STD_LOGIC 0 68 (_entity (_in ))))
				(_port (_internal DI26 ~extieee.std_logic_1164.STD_LOGIC 0 69 (_entity (_in ))))
				(_port (_internal DI27 ~extieee.std_logic_1164.STD_LOGIC 0 69 (_entity (_in ))))
				(_port (_internal DI28 ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_in ))))
				(_port (_internal DI29 ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_in ))))
				(_port (_internal DI30 ~extieee.std_logic_1164.STD_LOGIC 0 71 (_entity (_in ))))
				(_port (_internal DI31 ~extieee.std_logic_1164.STD_LOGIC 0 71 (_entity (_in ))))
				(_port (_internal DI32 ~extieee.std_logic_1164.STD_LOGIC 0 72 (_entity (_in ))))
				(_port (_internal DI33 ~extieee.std_logic_1164.STD_LOGIC 0 72 (_entity (_in ))))
				(_port (_internal DI34 ~extieee.std_logic_1164.STD_LOGIC 0 73 (_entity (_in ))))
				(_port (_internal DI35 ~extieee.std_logic_1164.STD_LOGIC 0 73 (_entity (_in ))))
				(_port (_internal FULLI ~extieee.std_logic_1164.STD_LOGIC 0 74 (_entity (_in ))))
				(_port (_internal CSW0 ~extieee.std_logic_1164.STD_LOGIC 0 74 (_entity (_in ))))
				(_port (_internal CSW1 ~extieee.std_logic_1164.STD_LOGIC 0 75 (_entity (_in ))))
				(_port (_internal EMPTYI ~extieee.std_logic_1164.STD_LOGIC 0 75 (_entity (_in ))))
				(_port (_internal CSR0 ~extieee.std_logic_1164.STD_LOGIC 0 76 (_entity (_in ))))
				(_port (_internal CSR1 ~extieee.std_logic_1164.STD_LOGIC 0 76 (_entity (_in ))))
				(_port (_internal WE ~extieee.std_logic_1164.STD_LOGIC 0 76 (_entity (_in ))))
				(_port (_internal RE ~extieee.std_logic_1164.STD_LOGIC 0 77 (_entity (_in ))))
				(_port (_internal CLKW ~extieee.std_logic_1164.STD_LOGIC 0 77 (_entity (_in ))))
				(_port (_internal CLKR ~extieee.std_logic_1164.STD_LOGIC 0 77 (_entity (_in ))))
				(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 78 (_entity (_in ))))
				(_port (_internal RPRST ~extieee.std_logic_1164.STD_LOGIC 0 78 (_entity (_in ))))
				(_port (_internal DO0 ~extieee.std_logic_1164.STD_LOGIC 0 79 (_entity (_out ))))
				(_port (_internal DO1 ~extieee.std_logic_1164.STD_LOGIC 0 79 (_entity (_out ))))
				(_port (_internal DO2 ~extieee.std_logic_1164.STD_LOGIC 0 80 (_entity (_out ))))
				(_port (_internal DO3 ~extieee.std_logic_1164.STD_LOGIC 0 80 (_entity (_out ))))
				(_port (_internal DO4 ~extieee.std_logic_1164.STD_LOGIC 0 81 (_entity (_out ))))
				(_port (_internal DO5 ~extieee.std_logic_1164.STD_LOGIC 0 81 (_entity (_out ))))
				(_port (_internal DO6 ~extieee.std_logic_1164.STD_LOGIC 0 82 (_entity (_out ))))
				(_port (_internal DO7 ~extieee.std_logic_1164.STD_LOGIC 0 82 (_entity (_out ))))
				(_port (_internal DO8 ~extieee.std_logic_1164.STD_LOGIC 0 83 (_entity (_out ))))
				(_port (_internal DO9 ~extieee.std_logic_1164.STD_LOGIC 0 83 (_entity (_out ))))
				(_port (_internal DO10 ~extieee.std_logic_1164.STD_LOGIC 0 84 (_entity (_out ))))
				(_port (_internal DO11 ~extieee.std_logic_1164.STD_LOGIC 0 84 (_entity (_out ))))
				(_port (_internal DO12 ~extieee.std_logic_1164.STD_LOGIC 0 85 (_entity (_out ))))
				(_port (_internal DO13 ~extieee.std_logic_1164.STD_LOGIC 0 85 (_entity (_out ))))
				(_port (_internal DO14 ~extieee.std_logic_1164.STD_LOGIC 0 86 (_entity (_out ))))
				(_port (_internal DO15 ~extieee.std_logic_1164.STD_LOGIC 0 86 (_entity (_out ))))
				(_port (_internal DO16 ~extieee.std_logic_1164.STD_LOGIC 0 87 (_entity (_out ))))
				(_port (_internal DO17 ~extieee.std_logic_1164.STD_LOGIC 0 87 (_entity (_out ))))
				(_port (_internal DO18 ~extieee.std_logic_1164.STD_LOGIC 0 88 (_entity (_out ))))
				(_port (_internal DO19 ~extieee.std_logic_1164.STD_LOGIC 0 88 (_entity (_out ))))
				(_port (_internal DO20 ~extieee.std_logic_1164.STD_LOGIC 0 89 (_entity (_out ))))
				(_port (_internal DO21 ~extieee.std_logic_1164.STD_LOGIC 0 89 (_entity (_out ))))
				(_port (_internal DO22 ~extieee.std_logic_1164.STD_LOGIC 0 90 (_entity (_out ))))
				(_port (_internal DO23 ~extieee.std_logic_1164.STD_LOGIC 0 90 (_entity (_out ))))
				(_port (_internal DO24 ~extieee.std_logic_1164.STD_LOGIC 0 91 (_entity (_out ))))
				(_port (_internal DO25 ~extieee.std_logic_1164.STD_LOGIC 0 91 (_entity (_out ))))
				(_port (_internal DO26 ~extieee.std_logic_1164.STD_LOGIC 0 92 (_entity (_out ))))
				(_port (_internal DO27 ~extieee.std_logic_1164.STD_LOGIC 0 92 (_entity (_out ))))
				(_port (_internal DO28 ~extieee.std_logic_1164.STD_LOGIC 0 93 (_entity (_out ))))
				(_port (_internal DO29 ~extieee.std_logic_1164.STD_LOGIC 0 93 (_entity (_out ))))
				(_port (_internal DO30 ~extieee.std_logic_1164.STD_LOGIC 0 94 (_entity (_out ))))
				(_port (_internal DO31 ~extieee.std_logic_1164.STD_LOGIC 0 94 (_entity (_out ))))
				(_port (_internal DO32 ~extieee.std_logic_1164.STD_LOGIC 0 95 (_entity (_out ))))
				(_port (_internal DO33 ~extieee.std_logic_1164.STD_LOGIC 0 95 (_entity (_out ))))
				(_port (_internal DO34 ~extieee.std_logic_1164.STD_LOGIC 0 96 (_entity (_out ))))
				(_port (_internal DO35 ~extieee.std_logic_1164.STD_LOGIC 0 96 (_entity (_out ))))
				(_port (_internal EF ~extieee.std_logic_1164.STD_LOGIC 0 97 (_entity (_out ))))
				(_port (_internal AEF ~extieee.std_logic_1164.STD_LOGIC 0 97 (_entity (_out ))))
				(_port (_internal AFF ~extieee.std_logic_1164.STD_LOGIC 0 97 (_entity (_out ))))
				(_port (_internal FF ~extieee.std_logic_1164.STD_LOGIC 0 98 (_entity (_out ))))
			)
		)
		(vhi
			(_object
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_out ))))
			)
		)
		(vlo
			(_object
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_out ))))
			)
		)
	)
	(_instantiation AERfifo_0_1 0 140 (_component fifo8ka )
		(_generic
			((FULLPOINTER1)(_string \"01111111110001"\))
			((FULLPOINTER)(_string \"01111111111001"\))
			((AFPOINTER1)(_string \"00011111010001"\))
			((AEPOINTER1)(_string \"00000001011111"\))
			((AFPOINTER)(_string \"00011111011001"\))
			((AEPOINTER)(_string \"00000001010111"\))
			((CSDECODE_R)(_string \"11"\))
			((CSDECODE_W)(_string \"11"\))
			((RESETMODE)(_string \"ASYNC"\))
			((REGMODE)(_string \"NOREG"\))
			((DATA_WIDTH_R)((i 9)))
			((DATA_WIDTH_W)((i 9)))
		)
		(_port
			((DI0)(Data(0)))
			((DI1)(Data(1)))
			((DI2)(Data(2)))
			((DI3)(Data(3)))
			((DI4)(Data(4)))
			((DI5)(Data(5)))
			((DI6)(Data(6)))
			((DI7)(Data(7)))
			((DI8)(Data(8)))
			((DI9)(scuba_vlo))
			((DI10)(scuba_vlo))
			((DI11)(scuba_vlo))
			((DI12)(scuba_vlo))
			((DI13)(scuba_vlo))
			((DI14)(scuba_vlo))
			((DI15)(scuba_vlo))
			((DI16)(scuba_vlo))
			((DI17)(scuba_vlo))
			((DI18)(scuba_vlo))
			((DI19)(scuba_vlo))
			((DI20)(scuba_vlo))
			((DI21)(scuba_vlo))
			((DI22)(scuba_vlo))
			((DI23)(scuba_vlo))
			((DI24)(scuba_vlo))
			((DI25)(scuba_vlo))
			((DI26)(scuba_vlo))
			((DI27)(scuba_vlo))
			((DI28)(scuba_vlo))
			((DI29)(scuba_vlo))
			((DI30)(scuba_vlo))
			((DI31)(scuba_vlo))
			((DI32)(scuba_vlo))
			((DI33)(scuba_vlo))
			((DI34)(scuba_vlo))
			((DI35)(scuba_vlo))
			((FULLI)(Full_int))
			((CSW0)(scuba_vhi))
			((CSW1)(scuba_vhi))
			((EMPTYI)(Empty_int))
			((CSR0)(scuba_vhi))
			((CSR1)(scuba_vhi))
			((WE)(WrEn))
			((RE)(RdEn))
			((CLKW)(WrClock))
			((CLKR)(RdClock))
			((RST)(Reset))
			((RPRST)(RPReset))
			((DO0)(Q(0)))
			((DO1)(Q(1)))
			((DO2)(Q(2)))
			((DO3)(Q(3)))
			((DO4)(Q(4)))
			((DO5)(Q(5)))
			((DO6)(Q(6)))
			((DO7)(Q(7)))
			((DO8)(Q(8)))
			((DO9)(_open))
			((DO10)(_open))
			((DO11)(_open))
			((DO12)(_open))
			((DO13)(_open))
			((DO14)(_open))
			((DO15)(_open))
			((DO16)(_open))
			((DO17)(_open))
			((DO18)(_open))
			((DO19)(_open))
			((DO20)(_open))
			((DO21)(_open))
			((DO22)(_open))
			((DO23)(_open))
			((DO24)(_open))
			((DO25)(_open))
			((DO26)(_open))
			((DO27)(_open))
			((DO28)(_open))
			((DO29)(_open))
			((DO30)(_open))
			((DO31)(_open))
			((DO32)(_open))
			((DO33)(_open))
			((DO34)(_open))
			((DO35)(_open))
			((EF)(Empty_int))
			((AEF)(AlmostEmpty))
			((AFF)(AlmostFull))
			((FF)(Full_int))
		)
		(_use (_entity machxo fifo8ka)
			(_generic
				((DATA_WIDTH_W)((i 9)))
				((DATA_WIDTH_R)((i 9)))
				((REGMODE)(_string \"NOREG"\))
				((RESETMODE)(_string \"ASYNC"\))
				((CSDECODE_W)(_string \"11"\))
				((CSDECODE_R)(_string \"11"\))
				((AEPOINTER)(_string \"00000001010111"\))
				((AEPOINTER1)(_string \"00000001011111"\))
				((AFPOINTER)(_string \"00011111011001"\))
				((AFPOINTER1)(_string \"00011111010001"\))
				((FULLPOINTER)(_string \"01111111111001"\))
				((FULLPOINTER1)(_string \"01111111110001"\))
			)
		)
	)
	(_instantiation scuba_vhi_inst 0 173 (_component vhi )
		(_port
			((Z)(scuba_vhi))
		)
		(_use (_entity machxo vhi)
		)
	)
	(_instantiation scuba_vlo_inst 0 176 (_component vlo )
		(_port
			((Z)(scuba_vlo))
		)
		(_use (_entity machxo vlo)
		)
	)
	(_instantiation AERfifo_1_0 0 179 (_component fifo8ka )
		(_generic
			((FULLPOINTER1)(_string \"00000000000000"\))
			((FULLPOINTER)(_string \"11111111111111"\))
			((AFPOINTER1)(_string \"00000000000000"\))
			((AEPOINTER1)(_string \"00000000000000"\))
			((AFPOINTER)(_string \"11111111111111"\))
			((AEPOINTER)(_string \"11111111111111"\))
			((CSDECODE_R)(_string \"11"\))
			((CSDECODE_W)(_string \"11"\))
			((RESETMODE)(_string \"ASYNC"\))
			((REGMODE)(_string \"NOREG"\))
			((DATA_WIDTH_R)((i 9)))
			((DATA_WIDTH_W)((i 9)))
		)
		(_port
			((DI0)(Data(9)))
			((DI1)(Data(10)))
			((DI2)(Data(11)))
			((DI3)(Data(12)))
			((DI4)(Data(13)))
			((DI5)(Data(14)))
			((DI6)(Data(15)))
			((DI7)(scuba_vlo))
			((DI8)(scuba_vlo))
			((DI9)(scuba_vlo))
			((DI10)(scuba_vlo))
			((DI11)(scuba_vlo))
			((DI12)(scuba_vlo))
			((DI13)(scuba_vlo))
			((DI14)(scuba_vlo))
			((DI15)(scuba_vlo))
			((DI16)(scuba_vlo))
			((DI17)(scuba_vlo))
			((DI18)(scuba_vlo))
			((DI19)(scuba_vlo))
			((DI20)(scuba_vlo))
			((DI21)(scuba_vlo))
			((DI22)(scuba_vlo))
			((DI23)(scuba_vlo))
			((DI24)(scuba_vlo))
			((DI25)(scuba_vlo))
			((DI26)(scuba_vlo))
			((DI27)(scuba_vlo))
			((DI28)(scuba_vlo))
			((DI29)(scuba_vlo))
			((DI30)(scuba_vlo))
			((DI31)(scuba_vlo))
			((DI32)(scuba_vlo))
			((DI33)(scuba_vlo))
			((DI34)(scuba_vlo))
			((DI35)(scuba_vlo))
			((FULLI)(Full_int))
			((CSW0)(scuba_vhi))
			((CSW1)(scuba_vhi))
			((EMPTYI)(Empty_int))
			((CSR0)(scuba_vhi))
			((CSR1)(scuba_vhi))
			((WE)(WrEn))
			((RE)(RdEn))
			((CLKW)(WrClock))
			((CLKR)(RdClock))
			((RST)(Reset))
			((RPRST)(RPReset))
			((DO0)(Q(9)))
			((DO1)(Q(10)))
			((DO2)(Q(11)))
			((DO3)(Q(12)))
			((DO4)(Q(13)))
			((DO5)(Q(14)))
			((DO6)(Q(15)))
			((DO7)(_open))
			((DO8)(_open))
			((DO9)(_open))
			((DO10)(_open))
			((DO11)(_open))
			((DO12)(_open))
			((DO13)(_open))
			((DO14)(_open))
			((DO15)(_open))
			((DO16)(_open))
			((DO17)(_open))
			((DO18)(_open))
			((DO19)(_open))
			((DO20)(_open))
			((DO21)(_open))
			((DO22)(_open))
			((DO23)(_open))
			((DO24)(_open))
			((DO25)(_open))
			((DO26)(_open))
			((DO27)(_open))
			((DO28)(_open))
			((DO29)(_open))
			((DO30)(_open))
			((DO31)(_open))
			((DO32)(_open))
			((DO33)(_open))
			((DO34)(_open))
			((DO35)(_open))
			((EF)(_open))
			((AEF)(_open))
			((AFF)(_open))
			((FF)(_open))
		)
		(_use (_entity machxo fifo8ka)
			(_generic
				((DATA_WIDTH_W)((i 9)))
				((DATA_WIDTH_R)((i 9)))
				((REGMODE)(_string \"NOREG"\))
				((RESETMODE)(_string \"ASYNC"\))
				((CSDECODE_W)(_string \"11"\))
				((CSDECODE_R)(_string \"11"\))
				((AEPOINTER)(_string \"11111111111111"\))
				((AEPOINTER1)(_string \"00000000000000"\))
				((AFPOINTER)(_string \"11111111111111"\))
				((AFPOINTER1)(_string \"00000000000000"\))
				((FULLPOINTER)(_string \"11111111111111"\))
				((FULLPOINTER1)(_string \"00000000000000"\))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal Data ~STD_LOGIC_VECTOR{15~downto~0}~12 0 16 (_entity (_in ))))
		(_port (_internal WrClock ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
		(_port (_internal RdClock ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
		(_port (_internal WrEn ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_in ))))
		(_port (_internal RdEn ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_in ))))
		(_port (_internal Reset ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_in ))))
		(_port (_internal RPReset ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal Q ~STD_LOGIC_VECTOR{15~downto~0}~122 0 23 (_entity (_out ))))
		(_port (_internal Empty ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_out ))))
		(_port (_internal Full ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_out ))))
		(_port (_internal AlmostEmpty ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_out ))))
		(_port (_internal AlmostFull ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_out ))))
		(_signal (_internal scuba_vhi ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_signal (_internal Empty_int ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal Full_int ~extieee.std_logic_1164.STD_LOGIC 0 35 (_architecture (_uni ))))
		(_signal (_internal scuba_vlo ~extieee.std_logic_1164.STD_LOGIC 0 36 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~13 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~132 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~134 0 49 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~136 0 50 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~138 0 51 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~1310 0 52 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 53 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1312 0 54 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_type (_internal ~STRING~13 0 55 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_type (_internal ~STRING~1313 0 55 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_process
			(line__211(_architecture 0 0 211 (_assignment (_simple)(_alias((Empty)(Empty_int)))(_target(8))(_sensitivity(13)))))
			(line__212(_architecture 1 0 212 (_assignment (_simple)(_alias((Full)(Full_int)))(_target(9))(_sensitivity(14)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_model . Structure 2 -1
	)
)
I 000033 55 1433 0 structure_con
(_configuration VHDL (structure_con 0 217 (AERfifo))
	(_version v63)
	(_time 1374163232839 2013.07.18 18:00:32)
	(_source (\./../../sourcecode/AERfifo.vhd\))
	(_use (std(standard))(machxo(components))(ieee(std_logic_1164)))
	(_code 2073722524767637252e337b75)
	(_architecture Structure
		(_instantiation AERfifo_0_1
			(_entity machxo fifo8ka V
				(_generic
					((DATA_WIDTH_W)(_code 0))
					((DATA_WIDTH_R)(_code 1))
					((REGMODE)(_code 2))
					((RESETMODE)(_code 3))
					((CSDECODE_W)(_code 4))
					((CSDECODE_R)(_code 5))
					((AEPOINTER)(_code 6))
					((AEPOINTER1)(_code 7))
					((AFPOINTER)(_code 8))
					((AFPOINTER1)(_code 9))
					((FULLPOINTER)(_code 10))
					((FULLPOINTER1)(_code 11))
				)
			)
		)
		(_instantiation scuba_vhi_inst
			(_entity machxo vhi V
			)
		)
		(_instantiation scuba_vlo_inst
			(_entity machxo vlo V
			)
		)
		(_instantiation AERfifo_1_0
			(_entity machxo fifo8ka V
				(_generic
					((DATA_WIDTH_W)(_code 12))
					((DATA_WIDTH_R)(_code 13))
					((REGMODE)(_code 14))
					((RESETMODE)(_code 15))
					((CSDECODE_W)(_code 16))
					((CSDECODE_R)(_code 17))
					((AEPOINTER)(_code 18))
					((AEPOINTER1)(_code 19))
					((AFPOINTER)(_code 20))
					((AFPOINTER1)(_code 21))
					((FULLPOINTER)(_code 22))
					((FULLPOINTER1)(_code 23))
				)
			)
		)
		(_model . Structure_CON__AERfifo__Structure__code__0 24 -1
		)
	)
)
I 000050 55 5069          1374163232913 Structure
(_unit VHDL (clockgen 0 14 (structure 0 24 ))
	(_version v63)
	(_time 1374163232914 2013.07.18 18:00:32)
	(_source (\./../../sourcecode/clockgen.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(machxo(components)))
	(_code 6e3c3c6e68396c7868602c3438)
	(_entity
		(_time 1372368067259)
		(_use (std(standard))(ieee(std_logic_1164))(machxo(components)))
	)
	(_component
		(vlo
			(_object
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
			)
		)
		(ehxpllc
			(_object
				(_generic (_internal DUTY ~extSTD.STANDARD.INTEGER 0 36 (_entity -1 )))
				(_generic (_internal PHASEADJ ~extSTD.STANDARD.INTEGER 0 36 (_entity -1 )))
				(_generic (_internal DELAY_CNTL ~STRING~13 0 37 (_entity -1 )))
				(_generic (_internal CLKOK_DIV ~extSTD.STANDARD.INTEGER 0 37 (_entity -1 )))
				(_generic (_internal FDEL ~extSTD.STANDARD.INTEGER 0 38 (_entity -1 )))
				(_generic (_internal CLKFB_DIV ~extSTD.STANDARD.INTEGER 0 38 (_entity -1 )))
				(_generic (_internal CLKOP_DIV ~extSTD.STANDARD.INTEGER 0 39 (_entity -1 )))
				(_generic (_internal CLKI_DIV ~extSTD.STANDARD.INTEGER 0 39 (_entity -1 )))
				(_port (_internal CLKI ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ))))
				(_port (_internal CLKFB ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ))))
				(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ))))
				(_port (_internal DDAMODE ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_in ))))
				(_port (_internal DDAIZR ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_in ))))
				(_port (_internal DDAILAG ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_in ))))
				(_port (_internal DDAIDEL0 ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ))))
				(_port (_internal DDAIDEL1 ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ))))
				(_port (_internal DDAIDEL2 ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ))))
				(_port (_internal CLKOP ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_out ))))
				(_port (_internal CLKOS ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_out ))))
				(_port (_internal CLKOK ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_out ))))
				(_port (_internal CLKINTFB ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_out ))))
				(_port (_internal LOCK ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_out ))))
			)
		)
	)
	(_instantiation scuba_vlo_inst 0 79 (_component vlo )
		(_port
			((Z)(scuba_vlo))
		)
		(_use (_entity machxo vlo)
		)
	)
	(_instantiation PLLCInst_0 0 82 (_component ehxpllc )
		(_generic
			((DUTY)((i 4)))
			((PHASEADJ)((i 0)))
			((DELAY_CNTL)(_string \"STATIC"\))
			((CLKOK_DIV)((i 2)))
			((FDEL)((i 0)))
			((CLKFB_DIV)((i 3)))
			((CLKOP_DIV)((i 8)))
			((CLKI_DIV)((i 1)))
		)
		(_port
			((CLKI)(CLK))
			((CLKFB)(CLKOP_t))
			((RST)(RESET))
			((DDAMODE)(scuba_vlo))
			((DDAIZR)(scuba_vlo))
			((DDAILAG)(scuba_vlo))
			((DDAIDEL0)(scuba_vlo))
			((DDAIDEL1)(scuba_vlo))
			((DDAIDEL2)(scuba_vlo))
			((CLKOP)(CLKOP_t))
			((CLKOS)(_open))
			((CLKOK)(_open))
			((CLKINTFB)(_open))
			((LOCK)(LOCK))
		)
		(_use (_entity machxo ehxpllc)
			(_generic
				((CLKI_DIV)((i 1)))
				((CLKFB_DIV)((i 3)))
				((CLKOP_DIV)((i 8)))
				((CLKOK_DIV)((i 2)))
				((PHASEADJ)((i 0)))
				((FDEL)((i 0)))
				((DUTY)((i 4)))
				((DELAY_CNTL)(_string \"STATIC"\))
			)
			(_port
				((clki)(CLKI))
				((clkfb)(CLKFB))
				((rst)(RST))
				((ddamode)(DDAMODE))
				((ddaizr)(DDAIZR))
				((ddailag)(DDAILAG))
				((ddaidel0)(DDAIDEL0))
				((ddaidel1)(DDAIDEL1))
				((ddaidel2)(DDAIDEL2))
				((clkos)(CLKOS))
				((clkop)(CLKOP))
				((clkok)(CLKOK))
				((lock)(LOCK))
				((clkintfb)(CLKINTFB))
			)
		)
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
		(_port (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
		(_port (_internal CLKOP ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_out ))))
		(_port (_internal LOCK ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_out ))))
		(_signal (_internal scuba_vlo ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ))))
		(_signal (_internal CLKOP_t ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_type (_internal ~STRING~13 0 37 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_process
			(line__94(_architecture 0 0 94 (_assignment (_simple)(_alias((CLKOP)(CLKOP_t)))(_target(2))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
	)
	(_model . Structure 1 -1
	)
)
I 000033 55 1120 0 structure_con
(_configuration VHDL (structure_con 0 99 (clockgen))
	(_version v63)
	(_time 1374163232921 2013.07.18 18:00:32)
	(_source (\./../../sourcecode/clockgen.vhd\))
	(_use (std(standard))(machxo(components))(ieee(std_logic_1164)))
	(_code 6e3d3c6f3f3838796b6f7d353b)
	(_architecture Structure
		(_instantiation scuba_vlo_inst
			(_entity machxo vlo V
			)
		)
		(_instantiation PLLCInst_0
			(_entity machxo ehxpllc V
				(_generic
					((CLKI_DIV)(_code 0))
					((CLKFB_DIV)(_code 1))
					((CLKOP_DIV)(_code 2))
					((CLKOK_DIV)(_code 3))
					((PHASEADJ)(_code 4))
					((FDEL)(_code 5))
					((DUTY)(_code 6))
					((DELAY_CNTL)(_code 7))
				)
				(_port
					((clki)(CLKI))
					((clkfb)(CLKFB))
					((rst)(RST))
					((ddamode)(DDAMODE))
					((ddaizr)(DDAIZR))
					((ddailag)(DDAILAG))
					((ddaidel0)(DDAIDEL0))
					((ddaidel1)(DDAIDEL1))
					((ddaidel2)(DDAIDEL2))
					((clkos)(CLKOS))
					((clkop)(CLKOP))
					((clkok)(CLKOK))
					((lock)(LOCK))
					((clkintfb)(CLKINTFB))
				)
			)
		)
		(_model . Structure_CON__clockgen__Structure__code__0 8 -1
		)
	)
)
I 000051 55 1879          1374163232980 Behavioral
(_unit VHDL (earlypakettimer 0 25 (behavioral 0 33 ))
	(_version v63)
	(_time 1374163232981 2013.07.18 18:00:32)
	(_source (\./../../sourcecode/earlyPaketTimer.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code acfef8fbfefafabafcabb5f7fd)
	(_entity
		(_time 1372368067550)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in )(_event))))
		(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in ))))
		(_port (_internal ClearxSI ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal TimerExpiredxSO ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{20~downto~0}~13 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 20)(i 0))))))
		(_signal (_internal CountxDN ~STD_LOGIC_VECTOR{20~downto~0}~13 0 36 (_architecture (_uni ))))
		(_signal (_internal CountxDP ~STD_LOGIC_VECTOR{20~downto~0}~13 0 36 (_architecture (_uni ))))
		(_process
			(p_memless(_architecture 0 0 41 (_process (_simple)(_target(4)(3))(_sensitivity(5)(2)))))
			(p_memoryzing(_architecture 1 0 55 (_process (_target(5))(_sensitivity(0)(1)(4))(_dssslsensitivity 2))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 33686018 2 )
	)
	(_model . Behavioral 2 -1
	)
)
I 000051 55 2661          1374163233036 Behavioral
(_unit VHDL (cdvsresetstatemachine 0 25 (behavioral 0 37 ))
	(_version v63)
	(_time 1374163233037 2013.07.18 18:00:33)
	(_source (\./../../sourcecode/cDVSResetStateMachine.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code ebb9b9b8bdbdb9fceeeaf9b1bf)
	(_entity
		(_time 1372368070692)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in )(_event))))
		(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in ))))
		(_port (_internal AERackxSBI ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal RxcolGxSI ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal cDVSresetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal CDVSresetxRBO ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ))))
		(_type (_internal state 0 38 (_enum1 stidle stevent stresetcdvs (_to (i 0)(i 2)))))
		(_signal (_internal StatexDP state 0 42 (_architecture (_uni ))))
		(_signal (_internal StatexDN state 0 42 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{18~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 18)(i 0))))))
		(_signal (_internal CountxDP ~STD_LOGIC_VECTOR{18~downto~0}~13 0 45 (_architecture (_uni ))))
		(_signal (_internal CountxDN ~STD_LOGIC_VECTOR{18~downto~0}~13 0 45 (_architecture (_uni ))))
		(_constant (_internal waitTime ~extSTD.STANDARD.INTEGER 0 47 (_architecture ((i 30)))))
		(_constant (_internal idleTime ~extSTD.STANDARD.INTEGER 0 48 (_architecture ((i 200000)))))
		(_process
			(p_memless(_architecture 0 0 53 (_process (_simple)(_target(7)(9)(5))(_sensitivity(6)(8)(2)(4)))))
			(p_memoryzing(_architecture 1 0 105 (_process (_target(6)(8))(_sensitivity(0)(1)(7)(9))(_dssslsensitivity 2))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_static
		(33686018 33686018 33686018 33686018 131586 )
		(33686018 33686018 33686018 33686018 131586 )
		(33686018 33686018 33686018 33686018 131586 )
		(33686018 33686018 33686018 33686018 131586 )
	)
	(_model . Behavioral 2 -1
	)
)
I 000051 55 13435         1374163233219 Behavioral
(_unit VHDL (adcstatemachine 0 25 (behavioral 0 57 ))
	(_version v63)
	(_time 1374163233220 2013.07.18 18:00:33)
	(_source (\./../../sourcecode/ADCStateMachine.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 96c4c59994c1c1819590c09887cdc3)
	(_entity
		(_time 1372368071665)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in ))))
		(_port (_internal ADCclockxCO ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_out ))))
		(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_port (_internal ADCwordxDI ~STD_LOGIC_VECTOR{9~downto~0}~12 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_port (_internal ADCoutxDO ~STD_LOGIC_VECTOR{13~downto~0}~12 0 32 (_entity (_out ))))
		(_port (_internal ADCstbyxEO ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ))))
		(_port (_internal ADCoexEBO ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ))))
		(_port (_internal ADCovrxSI ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal RegisterWritexEO ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
		(_port (_internal SRLatchxEI ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ))))
		(_port (_internal RunADCxSI ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal ExposurexDI ~STD_LOGIC_VECTOR{15~downto~0}~12 0 39 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal ColSettlexDI ~STD_LOGIC_VECTOR{15~downto~0}~122 0 40 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~124 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal RowSettlexDI ~STD_LOGIC_VECTOR{15~downto~0}~124 0 41 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~126 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal ResSettlexDI ~STD_LOGIC_VECTOR{15~downto~0}~126 0 42 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~128 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal FramePeriodxDI ~STD_LOGIC_VECTOR{15~downto~0}~128 0 43 (_entity (_in ))))
		(_port (_internal SBRet10xEI ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_in ))))
		(_port (_internal TestPixelxEI ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_in ))))
		(_port (_internal ExtTriggerxEI ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_in ))))
		(_port (_internal CDVSTestSRRowInxSO ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_out ))))
		(_port (_internal CDVSTestSRRowClockxSO ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_out ))))
		(_port (_internal CDVSTestSRColInxSO ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_out ))))
		(_port (_internal CDVSTestSRColClockxSO ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_out ))))
		(_port (_internal CDVSTestColMode0xSO ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_out ))))
		(_port (_internal CDVSTestColMode1xSO ~extieee.std_logic_1164.STD_LOGIC 0 52 (_entity (_out ))))
		(_port (_internal CDVSTestApsTxGatexSO ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_out ))))
		(_port (_internal ADCStateOutputLEDxSO ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_out ))))
		(_type (_internal ColState 0 58 (_enum1 stidle streset streleasereset streadreset stcountreset stnextreset stintegrate ststopintegrate streadsignal stcountsignal stnextsignal stwaitframe stresett stinitat streadresett stinitbt streadsignalt stwaitt (_to (i 0)(i 17)))))
		(_type (_internal RowState 0 59 (_enum1 stidle stfeedrow stinit stread stwrite strowdone stcolumndone stcolsettle (_to (i 0)(i 7)))))
		(_signal (_internal ResetxRB ~extieee.std_logic_1164.STD_LOGIC 0 61 (_architecture (_uni ))))
		(_signal (_internal StateColxDP ColState 0 64 (_architecture (_uni ))))
		(_signal (_internal StateColxDN ColState 0 64 (_architecture (_uni ))))
		(_signal (_internal StateRowxDP RowState 0 65 (_architecture (_uni ))))
		(_signal (_internal StateRowxDN RowState 0 65 (_architecture (_uni ))))
		(_signal (_internal ADCwordWritexE ~extieee.std_logic_1164.STD_LOGIC 0 66 (_architecture (_uni ))))
		(_signal (_internal ClockxC ~extieee.std_logic_1164.STD_LOGIC 0 67 (_architecture (_uni )(_event))))
		(_signal (_internal StateClockxC ~extieee.std_logic_1164.STD_LOGIC 0 68 (_architecture (_uni )(_event))))
		(_signal (_internal CDVSTestSRRowInxS ~extieee.std_logic_1164.STD_LOGIC 0 71 (_architecture (_uni ))))
		(_signal (_internal CDVSTestSRRowClockxS ~extieee.std_logic_1164.STD_LOGIC 0 71 (_architecture (_uni ))))
		(_signal (_internal CDVSTestSRColInxS ~extieee.std_logic_1164.STD_LOGIC 0 71 (_architecture (_uni ))))
		(_signal (_internal CDVSTestSRColClockxS ~extieee.std_logic_1164.STD_LOGIC 0 71 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 76 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal ADCoutMSBxS ~STD_LOGIC_VECTOR{3~downto~0}~13 0 76 (_architecture (_uni ))))
		(_signal (_internal StartPixelxS ~extieee.std_logic_1164.STD_LOGIC 0 77 (_internal (_uni ))))
		(_signal (_internal StartColxSN ~extieee.std_logic_1164.STD_LOGIC 0 78 (_architecture (_uni ))))
		(_signal (_internal StartColxSP ~extieee.std_logic_1164.STD_LOGIC 0 78 (_architecture (_uni ))))
		(_signal (_internal StartRowxSN ~extieee.std_logic_1164.STD_LOGIC 0 79 (_architecture (_uni ))))
		(_signal (_internal StartRowxSP ~extieee.std_logic_1164.STD_LOGIC 0 79 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{32~downto~0}~13 0 82 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 32)(i 0))))))
		(_signal (_internal DividerColxDP ~STD_LOGIC_VECTOR{32~downto~0}~13 0 82 (_architecture (_uni ))))
		(_signal (_internal DividerColxDN ~STD_LOGIC_VECTOR{32~downto~0}~13 0 82 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{16~downto~0}~13 0 83 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 16)(i 0))))))
		(_signal (_internal DividerRowxDP ~STD_LOGIC_VECTOR{16~downto~0}~13 0 83 (_architecture (_uni ))))
		(_signal (_internal DividerRowxDN ~STD_LOGIC_VECTOR{16~downto~0}~13 0 83 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{25~downto~0}~13 0 84 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 25)(i 0))))))
		(_signal (_internal ExposureTxD ~STD_LOGIC_VECTOR{25~downto~0}~13 0 84 (_architecture (_uni ))))
		(_signal (_internal FramePeriodxD ~STD_LOGIC_VECTOR{25~downto~0}~13 0 85 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 87 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal CountRowxDN ~STD_LOGIC_VECTOR{7~downto~0}~13 0 87 (_architecture (_uni ))))
		(_signal (_internal CountRowxDP ~STD_LOGIC_VECTOR{7~downto~0}~13 0 87 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~13 0 88 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_signal (_internal CountColxDN ~STD_LOGIC_VECTOR{17~downto~0}~13 0 88 (_architecture (_uni ))))
		(_signal (_internal CountColxDP ~STD_LOGIC_VECTOR{17~downto~0}~13 0 88 (_architecture (_uni ))))
		(_signal (_internal DoReadxS ~extieee.std_logic_1164.STD_LOGIC 0 89 (_architecture (_uni ))))
		(_signal (_internal ReadDonexS ~extieee.std_logic_1164.STD_LOGIC 0 89 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 90 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal ReadCyclexS ~STD_LOGIC_VECTOR{1~downto~0}~13 0 90 (_architecture (_uni ))))
		(_signal (_internal ColModexD ~STD_LOGIC_VECTOR{1~downto~0}~13 0 91 (_architecture (_uni ))))
		(_signal (_internal TxGatexE ~extieee.std_logic_1164.STD_LOGIC 0 92 (_architecture (_uni ))))
		(_constant (_internal SizeX ~extSTD.STANDARD.INTEGER 0 96 (_architecture ((i 240)))))
		(_constant (_internal SizeY ~extSTD.STANDARD.INTEGER 0 97 (_architecture ((i 180)))))
		(_process
			(line__101(_architecture 0 0 101 (_assignment (_simple)(_target(27))(_sensitivity(2)(18)))))
			(line__103(_architecture 1 0 103 (_assignment (_simple)(_alias((ClockxC)(ClockxCI)))(_target(33))(_sensitivity(0)))))
			(line__104(_architecture 2 0 104 (_assignment (_simple)(_alias((StateClockxC)(ClockxC)))(_target(34))(_sensitivity(33)))))
			(line__105(_architecture 3 0 105 (_assignment (_simple)(_target(1))(_sensitivity(33)))))
			(line__107(_architecture 4 0 107 (_assignment (_simple)(_alias((CDVSTestSRRowInxSO)(CDVSTestSRRowInxS)))(_target(19))(_sensitivity(35)))))
			(line__108(_architecture 5 0 108 (_assignment (_simple)(_alias((CDVSTestSRColInxSO)(CDVSTestSRColInxS)))(_target(21))(_sensitivity(37)))))
			(line__111(_architecture 6 0 111 (_assignment (_simple)(_alias((ADCoutxDO)(ADCoutMSBxS(d_3_0))(ADCwordxDI(d_9_0))))(_target(4))(_sensitivity(39(d_3_0))(3(d_9_0))))))
			(line__112(_architecture 7 0 112 (_assignment (_simple)(_target(39))(_sensitivity(42)(44)(57)))))
			(line__113(_architecture 8 0 113 (_assignment (_simple)(_alias((ADCstbyxEO)(_string \"0"\)))(_target(5)))))
			(line__114(_architecture 9 0 114 (_assignment (_simple)(_alias((ADCoexEBO)(_string \"0"\)))(_target(6)))))
			(line__116(_architecture 10 0 116 (_assignment (_simple)(_alias((CDVSTestColMode0xSO)(ColModexD(0))))(_target(23))(_sensitivity(58(0))))))
			(line__117(_architecture 11 0 117 (_assignment (_simple)(_target(24))(_sensitivity(58(1))(17)(18)))))
			(line__121(_architecture 12 0 121 (_assignment (_simple)(_alias((ADCStateOutputLEDxSO)(TestPixelxEI)))(_target(26))(_sensitivity(17)))))
			(line__123(_architecture 13 0 123 (_assignment (_simple)(_target(50))(_sensitivity(15)))))
			(line__124(_architecture 14 0 124 (_assignment (_simple)(_target(49))(_sensitivity(11)))))
			(line__126(_architecture 15 0 126 (_assignment (_simple)(_target(25))(_sensitivity(59)))))
			(p_col(_architecture 16 0 129 (_process (_simple)(_target(29)(37)(38)(41)(46)(53)(55)(57)(58)(59))(_sensitivity(28)(42)(45)(49)(50)(54)(56)(10)(11)(12)(13)(14)(17)))))
			(p_row(_architecture 17 0 326 (_process (_simple)(_target(31)(32)(35)(36)(43)(48)(51)(56)(8))(_sensitivity(28)(30)(47)(52)(55)(57)(12)(13))(_read(44)))))
			(p_memoryzing(_architecture 18 0 407 (_process (_target(28)(30)(42)(44)(45)(47)(52)(54))(_sensitivity(27)(34)(29)(31)(41)(43)(46)(48)(51)(53))(_dssslsensitivity 2))))
			(p_clock_chip(_architecture 19 0 444 (_process (_target(20)(22))(_sensitivity(27)(33)(36)(38))(_dssslsensitivity 2))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_static
		(33686018 33686018 770 )
		(514 )
		(771 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 514 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 2 )
		(515 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 514 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 2 )
		(770 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 )
		(33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 514 )
		(33686018 33686018 )
	)
	(_model . Behavioral 20 -1
	)
)
I 000051 55 1674          1374163233293 Behavioral
(_unit VHDL (adcvalueready 0 25 (behavioral 0 36 ))
	(_version v63)
	(_time 1374163233294 2013.07.18 18:00:33)
	(_source (\./../../sourcecode/ADCvalueReady.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code e4b6b7b7e4b3b3f3e6eaf5bee6)
	(_entity
		(_time 1372368070373)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in )(_event))))
		(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in ))))
		(_port (_internal RegisterWritexEI ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal ReadValuexEI ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal ValueReadyxSO ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
		(_type (_internal state 0 37 (_enum1 stidle stadcvalueready stread stadcvalueready2 (_to (i 0)(i 3)))))
		(_signal (_internal StatexDP state 0 40 (_architecture (_uni ))))
		(_signal (_internal StatexDN state 0 40 (_architecture (_uni ))))
		(_process
			(p_memless(_architecture 0 0 44 (_process (_simple)(_target(6)(4))(_sensitivity(5)(2)(3)))))
			(p_memoryzing(_architecture 1 0 78 (_process (_target(5))(_sensitivity(0)(1)(6))(_dssslsensitivity 2))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Behavioral 2 -1
	)
)
I 000051 55 45678         1374163233626 Structural
(_unit VHDL (usbaer_top_level 0 26 (structural 0 102 ))
	(_version v63)
	(_time 1374163233627 2013.07.18 18:00:33)
	(_source (\./../../sourcecode/USBAER_top_level.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 2c7f7d297c7b7a3a2d2878283e752b)
	(_entity
		(_time 1372368069749)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(clockgen
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 136 (_entity (_in ))))
				(_port (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 137 (_entity (_in ))))
				(_port (_internal CLKOP ~extieee.std_logic_1164.STD_LOGIC 0 138 (_entity (_out ))))
				(_port (_internal LOCK ~extieee.std_logic_1164.STD_LOGIC 0 139 (_entity (_out ))))
			)
		)
		(shiftRegister
			(_object
				(_generic (_internal width ~extSTD.STANDARD.NATURAL 0 124 (_entity -1 )))
				(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 126 (_entity (_in ))))
				(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 127 (_entity (_in ))))
				(_port (_internal LatchxEI ~extieee.std_logic_1164.STD_LOGIC 0 128 (_entity (_in ))))
				(_port (_internal DxDI ~extieee.std_logic_1164.STD_LOGIC 0 129 (_entity (_in ))))
				(_port (_internal QxDO ~extieee.std_logic_1164.STD_LOGIC 0 130 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{width-1~downto~0}~13 0 131 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 52 )(i 0))))))
				(_port (_internal DataOutxDO ~STD_LOGIC_VECTOR{width-1~downto~0}~13 0 131 (_entity (_out ))))
			)
		)
		(AERfifo
			(_object
				(_port (_internal Data ~STD_LOGIC_VECTOR{15~downto~0}~1320 0 267 (_entity (_in ))))
				(_port (_internal WrClock ~extieee.std_logic_1164.STD_LOGIC 0 268 (_entity (_in ))))
				(_port (_internal RdClock ~extieee.std_logic_1164.STD_LOGIC 0 269 (_entity (_in ))))
				(_port (_internal WrEn ~extieee.std_logic_1164.STD_LOGIC 0 270 (_entity (_in ))))
				(_port (_internal RdEn ~extieee.std_logic_1164.STD_LOGIC 0 271 (_entity (_in ))))
				(_port (_internal Reset ~extieee.std_logic_1164.STD_LOGIC 0 272 (_entity (_in ))))
				(_port (_internal RPReset ~extieee.std_logic_1164.STD_LOGIC 0 273 (_entity (_in ))))
				(_port (_internal Q ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 274 (_entity (_out ))))
				(_port (_internal Empty ~extieee.std_logic_1164.STD_LOGIC 0 275 (_entity (_out ))))
				(_port (_internal Full ~extieee.std_logic_1164.STD_LOGIC 0 276 (_entity (_out ))))
				(_port (_internal AlmostEmpty ~extieee.std_logic_1164.STD_LOGIC 0 277 (_entity (_out ))))
				(_port (_internal AlmostFull ~extieee.std_logic_1164.STD_LOGIC 0 278 (_entity (_out ))))
			)
		)
		(wordRegister
			(_object
				(_generic (_internal width ~extSTD.STANDARD.NATURAL 0 230 (_entity -1 ((i 14)))))
				(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 232 (_entity (_in ))))
				(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 233 (_entity (_in ))))
				(_port (_internal WriteEnablexEI ~extieee.std_logic_1164.STD_LOGIC 0 234 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{width-1~downto~0}~1314 0 235 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 53 )(i 0))))))
				(_port (_internal DataInxDI ~STD_LOGIC_VECTOR{width-1~downto~0}~1314 0 235 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{width-1~downto~0}~1316 0 236 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 54 )(i 0))))))
				(_port (_internal DataOutxDO ~STD_LOGIC_VECTOR{width-1~downto~0}~1316 0 236 (_entity (_out ))))
			)
		)
		(earlyPaketTimer
			(_object
				(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 259 (_entity (_in ))))
				(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 260 (_entity (_in ))))
				(_port (_internal ClearxSI ~extieee.std_logic_1164.STD_LOGIC 0 261 (_entity (_in ))))
				(_port (_internal TimerExpiredxSO ~extieee.std_logic_1164.STD_LOGIC 0 262 (_entity (_out ))))
			)
		)
		(eventCounter
			(_object
				(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 241 (_entity (_in ))))
				(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 242 (_entity (_in ))))
				(_port (_internal ClearxSI ~extieee.std_logic_1164.STD_LOGIC 0 243 (_entity (_in ))))
				(_port (_internal IncrementxSI ~extieee.std_logic_1164.STD_LOGIC 0 244 (_entity (_in ))))
				(_port (_internal OverflowxSO ~extieee.std_logic_1164.STD_LOGIC 0 245 (_entity (_out ))))
			)
		)
		(timestampCounter
			(_object
				(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 250 (_entity (_in ))))
				(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 251 (_entity (_in ))))
				(_port (_internal IncrementxSI ~extieee.std_logic_1164.STD_LOGIC 0 252 (_entity (_in ))))
				(_port (_internal OverflowxSO ~extieee.std_logic_1164.STD_LOGIC 0 253 (_entity (_out ))))
				(_port (_internal DataxDO ~STD_LOGIC_VECTOR{13~downto~0}~1318 0 254 (_entity (_out ))))
			)
		)
		(synchronizerStateMachine
			(_object
				(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 154 (_entity (_in ))))
				(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 155 (_entity (_in ))))
				(_port (_internal RunxSI ~extieee.std_logic_1164.STD_LOGIC 0 156 (_entity (_in ))))
				(_port (_internal ConfigxSI ~extieee.std_logic_1164.STD_LOGIC 0 157 (_entity (_in ))))
				(_port (_internal SyncInxABI ~extieee.std_logic_1164.STD_LOGIC 0 158 (_entity (_in ))))
				(_port (_internal SyncOutxSBO ~extieee.std_logic_1164.STD_LOGIC 0 159 (_entity (_out ))))
				(_port (_internal TriggerxSO ~extieee.std_logic_1164.STD_LOGIC 0 160 (_entity (_out ))))
				(_port (_internal HostResetTimestampxSI ~extieee.std_logic_1164.STD_LOGIC 0 161 (_entity (_in ))))
				(_port (_internal ResetTimestampxSBO ~extieee.std_logic_1164.STD_LOGIC 0 162 (_entity (_out ))))
				(_port (_internal IncrementCounterxSO ~extieee.std_logic_1164.STD_LOGIC 0 163 (_entity (_out ))))
			)
		)
		(fifoStatemachine
			(_object
				(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 106 (_entity (_in ))))
				(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 107 (_entity (_in ))))
				(_port (_internal RunxSI ~extieee.std_logic_1164.STD_LOGIC 0 108 (_entity (_in ))))
				(_port (_internal FifoTransactionxSO ~extieee.std_logic_1164.STD_LOGIC 0 109 (_entity (_out ))))
				(_port (_internal FX2FifoInFullxSBI ~extieee.std_logic_1164.STD_LOGIC 0 110 (_entity (_in ))))
				(_port (_internal FifoEmptyxSI ~extieee.std_logic_1164.STD_LOGIC 0 111 (_entity (_in ))))
				(_port (_internal FifoReadxEO ~extieee.std_logic_1164.STD_LOGIC 0 112 (_entity (_out ))))
				(_port (_internal FX2FifoWritexEBO ~extieee.std_logic_1164.STD_LOGIC 0 113 (_entity (_out ))))
				(_port (_internal FX2FifoPktEndxSBO ~extieee.std_logic_1164.STD_LOGIC 0 114 (_entity (_out ))))
				(_port (_internal FX2FifoAddressxDO ~STD_LOGIC_VECTOR{1~downto~0}~13 0 115 (_entity (_out ))))
				(_port (_internal IncEventCounterxSO ~extieee.std_logic_1164.STD_LOGIC 0 116 (_entity (_out ))))
				(_port (_internal ResetEventCounterxSO ~extieee.std_logic_1164.STD_LOGIC 0 117 (_entity (_out ))))
				(_port (_internal ResetEarlyPaketTimerxSO ~extieee.std_logic_1164.STD_LOGIC 0 118 (_entity (_out ))))
				(_port (_internal EarlyPaketTimerOverflowxSI ~extieee.std_logic_1164.STD_LOGIC 0 119 (_entity (_in ))))
			)
		)
		(monitorStateMachine
			(_object
				(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 168 (_entity (_in ))))
				(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 169 (_entity (_in ))))
				(_port (_internal AERREQxSBI ~extieee.std_logic_1164.STD_LOGIC 0 170 (_entity (_in ))))
				(_port (_internal AERACKxSBO ~extieee.std_logic_1164.STD_LOGIC 0 171 (_entity (_out ))))
				(_port (_internal XxDI ~extieee.std_logic_1164.STD_LOGIC 0 172 (_entity (_in ))))
				(_port (_internal UseLongAckxSI ~extieee.std_logic_1164.STD_LOGIC 0 173 (_entity (_in ))))
				(_port (_internal FifoFullxSI ~extieee.std_logic_1164.STD_LOGIC 0 174 (_entity (_in ))))
				(_port (_internal FifoWritexEO ~extieee.std_logic_1164.STD_LOGIC 0 175 (_entity (_out ))))
				(_port (_internal TimestampRegWritexEO ~extieee.std_logic_1164.STD_LOGIC 0 176 (_entity (_out ))))
				(_port (_internal AddressRegWritexEO ~extieee.std_logic_1164.STD_LOGIC 0 177 (_entity (_out ))))
				(_port (_internal AddressTimestampSelectxSO ~STD_LOGIC_VECTOR{1~downto~0}~132 0 178 (_entity (_out ))))
				(_port (_internal ADCvalueReadyxSI ~extieee.std_logic_1164.STD_LOGIC 0 179 (_entity (_in ))))
				(_port (_internal ReadADCvaluexEO ~extieee.std_logic_1164.STD_LOGIC 0 180 (_entity (_out ))))
				(_port (_internal TimestampOverflowxSI ~extieee.std_logic_1164.STD_LOGIC 0 181 (_entity (_in ))))
				(_port (_internal TriggerxSI ~extieee.std_logic_1164.STD_LOGIC 0 182 (_entity (_in ))))
				(_port (_internal AddressMSBxDO ~STD_LOGIC_VECTOR{1~downto~0}~134 0 183 (_entity (_out ))))
				(_port (_internal ResetTimestampxSBI ~extieee.std_logic_1164.STD_LOGIC 0 184 (_entity (_in ))))
			)
		)
		(ADCStateMachine
			(_object
				(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 190 (_entity (_in ))))
				(_port (_internal ADCclockxCO ~extieee.std_logic_1164.STD_LOGIC 0 191 (_entity (_out ))))
				(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 192 (_entity (_in ))))
				(_port (_internal ADCwordxDI ~STD_LOGIC_VECTOR{9~downto~0}~13 0 193 (_entity (_in ))))
				(_port (_internal ADCoutxDO ~STD_LOGIC_VECTOR{13~downto~0}~13 0 194 (_entity (_out ))))
				(_port (_internal ADCoexEBO ~extieee.std_logic_1164.STD_LOGIC 0 195 (_entity (_out ))))
				(_port (_internal ADCstbyxEO ~extieee.std_logic_1164.STD_LOGIC 0 196 (_entity (_out ))))
				(_port (_internal ADCovrxSI ~extieee.std_logic_1164.STD_LOGIC 0 197 (_entity (_in ))))
				(_port (_internal RegisterWritexEO ~extieee.std_logic_1164.STD_LOGIC 0 198 (_entity (_out ))))
				(_port (_internal SRLatchxEI ~extieee.std_logic_1164.STD_LOGIC 0 199 (_entity (_in ))))
				(_port (_internal RunADCxSI ~extieee.std_logic_1164.STD_LOGIC 0 200 (_entity (_in ))))
				(_port (_internal ExposurexDI ~STD_LOGIC_VECTOR{15~downto~0}~13 0 201 (_entity (_in ))))
				(_port (_internal ColSettlexDI ~STD_LOGIC_VECTOR{15~downto~0}~136 0 202 (_entity (_in ))))
				(_port (_internal RowSettlexDI ~STD_LOGIC_VECTOR{15~downto~0}~138 0 203 (_entity (_in ))))
				(_port (_internal ResSettlexDI ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 204 (_entity (_in ))))
				(_port (_internal FramePeriodxDI ~STD_LOGIC_VECTOR{15~downto~0}~1312 0 205 (_entity (_in ))))
				(_port (_internal SBRet10xEI ~extieee.std_logic_1164.STD_LOGIC 0 206 (_entity (_in ))))
				(_port (_internal TestPixelxEI ~extieee.std_logic_1164.STD_LOGIC 0 207 (_entity (_in ))))
				(_port (_internal ExtTriggerxEI ~extieee.std_logic_1164.STD_LOGIC 0 208 (_entity (_in ))))
				(_port (_internal CDVSTestSRRowInxSO ~extieee.std_logic_1164.STD_LOGIC 0 209 (_entity (_out ))))
				(_port (_internal CDVSTestSRRowClockxSO ~extieee.std_logic_1164.STD_LOGIC 0 210 (_entity (_out ))))
				(_port (_internal CDVSTestSRColInxSO ~extieee.std_logic_1164.STD_LOGIC 0 211 (_entity (_out ))))
				(_port (_internal CDVSTestSRColClockxSO ~extieee.std_logic_1164.STD_LOGIC 0 212 (_entity (_out ))))
				(_port (_internal CDVSTestColMode0xSO ~extieee.std_logic_1164.STD_LOGIC 0 213 (_entity (_out ))))
				(_port (_internal CDVSTestColMode1xSO ~extieee.std_logic_1164.STD_LOGIC 0 214 (_entity (_out ))))
				(_port (_internal CDVSTestApsTxGatexSO ~extieee.std_logic_1164.STD_LOGIC 0 215 (_entity (_out ))))
				(_port (_internal ADCStateOutputLEDxSO ~extieee.std_logic_1164.STD_LOGIC 0 216 (_entity (_out ))))
			)
		)
		(ADCvalueReady
			(_object
				(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 221 (_entity (_in ))))
				(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 222 (_entity (_in ))))
				(_port (_internal RegisterWritexEI ~extieee.std_logic_1164.STD_LOGIC 0 223 (_entity (_in ))))
				(_port (_internal ReadValuexEI ~extieee.std_logic_1164.STD_LOGIC 0 224 (_entity (_in ))))
				(_port (_internal ValueReadyxSO ~extieee.std_logic_1164.STD_LOGIC 0 225 (_entity (_out ))))
			)
		)
		(cDVSResetStateMachine
			(_object
				(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 144 (_entity (_in ))))
				(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 145 (_entity (_in ))))
				(_port (_internal AERackxSBI ~extieee.std_logic_1164.STD_LOGIC 0 146 (_entity (_in ))))
				(_port (_internal RxcolGxSI ~extieee.std_logic_1164.STD_LOGIC 0 147 (_entity (_in ))))
				(_port (_internal cDVSresetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 148 (_entity (_in ))))
				(_port (_internal CDVSresetxRBO ~extieee.std_logic_1164.STD_LOGIC 0 149 (_entity (_out ))))
			)
		)
	)
	(_instantiation uClockGen 0 392 (_component clockgen )
		(_port
			((CLK)(IFClockxCI))
			((RESET)(ResetxR))
			((CLKOP)(ClockxC))
			((LOCK)(LockxS))
		)
		(_use (_entity . clockgen)
		)
	)
	(_instantiation shiftRegister_1 0 414 (_component shiftRegister )
		(_generic
			((width)((i 96)))
		)
		(_port
			((ClockxCI)(SRClockxC))
			((ResetxRBI)(ResetxRB))
			((LatchxEI)(SRLatchxE))
			((DxDI)(SRinxD))
			((QxDO)(SRoutxD))
			((DataOutxDO)(SRDataOutxD))
		)
		(_use (_entity . shiftRegister)
			(_generic
				((width)((i 96)))
			)
			(_port
				((ClockxCI)(ClockxCI))
				((ResetxRBI)(ResetxRBI))
				((LatchxEI)(LatchxEI))
				((DxDI)(DxDI))
				((QxDO)(QxDO))
				((DataOutxDO)(DataOutxDO))
			)
		)
	)
	(_instantiation uFifo 0 433 (_component AERfifo )
		(_port
			((Data)(FifoDataInxD))
			((WrClock)(ClockxC))
			((RdClock)(IfClockxC))
			((WrEn)(FifoWritexE))
			((RdEn)(FifoReadxE))
			((Reset)(ResetxR))
			((RPReset)(ResetxR))
			((Q)(FifoDataOutxD))
			((Empty)(FifoEmptyxS))
			((Full)(FifoFullxS))
			((AlmostEmpty)(FifoAlmostEmptyxS))
			((AlmostFull)(FifoAlmostFullxS))
		)
		(_use (_entity . AERfifo)
		)
	)
	(_instantiation uMonitorAddressRegister 0 450 (_component wordRegister )
		(_generic
			((width)((i 10)))
		)
		(_port
			((ClockxCI)(ClockxC))
			((ResetxRBI)(ResetxRB))
			((WriteEnablexEI)(AddressRegWritexE))
			((DataInxDI)(AERMonitorAddressxDI))
			((DataOutxDO)(AddressRegOutxD))
		)
		(_use (_entity . wordRegister)
			(_generic
				((width)((i 10)))
			)
			(_port
				((ClockxCI)(ClockxCI))
				((ResetxRBI)(ResetxRBI))
				((WriteEnablexEI)(WriteEnablexEI))
				((DataInxDI)(DataInxDI))
				((DataOutxDO)(DataOutxDO))
			)
		)
	)
	(_instantiation uMonitorTimestampRegister 0 460 (_component wordRegister )
		(_generic
			((width)((i 14)))
		)
		(_port
			((ClockxCI)(ClockxC))
			((ResetxRBI)(ResetxRB))
			((WriteEnablexEI)(TimestampRegWritexE))
			((DataInxDI)(ActualTimestampxD))
			((DataOutxDO)(MonitorTimestampxD))
		)
		(_use (_entity . wordRegister)
			(_generic
				((width)((i 14)))
			)
			(_port
				((ClockxCI)(ClockxCI))
				((ResetxRBI)(ResetxRBI))
				((WriteEnablexEI)(WriteEnablexEI))
				((DataInxDI)(DataInxDI))
				((DataOutxDO)(DataOutxDO))
			)
		)
	)
	(_instantiation uADCRegister 0 470 (_component wordRegister )
		(_generic
			((width)((i 14)))
		)
		(_port
			((ClockxCI)(IfClockxC))
			((ResetxRBI)(ResetxRB))
			((WriteEnablexEI)(ADCregWritexE))
			((DataInxDI)(ADCregInxD))
			((DataOutxDO)(ADCregOutxD))
		)
		(_use (_entity . wordRegister)
			(_generic
				((width)((i 14)))
			)
			(_port
				((ClockxCI)(ClockxCI))
				((ResetxRBI)(ResetxRBI))
				((WriteEnablexEI)(WriteEnablexEI))
				((DataInxDI)(DataInxDI))
				((DataOutxDO)(DataOutxDO))
			)
		)
	)
	(_instantiation uEarlyPaketTimer 0 482 (_component earlyPaketTimer )
		(_port
			((ClockxCI)(ClockxC))
			((ResetxRBI)(ResetxRB))
			((ClearxSI)(ResetEarlyPaketTimerxS))
			((TimerExpiredxSO)(EarlyPaketTimerOverflowxS))
		)
		(_use (_entity . earlyPaketTimer)
		)
	)
	(_instantiation uEventCounter 0 489 (_component eventCounter )
		(_port
			((ClockxCI)(ClockxC))
			((ResetxRBI)(ResetxRB))
			((ClearxSI)(ResetEventCounterxS))
			((IncrementxSI)(IncEventCounterxS))
			((OverflowxSO)(ECResetEarlyPaketTimerxS))
		)
		(_use (_entity . eventCounter)
		)
	)
	(_instantiation uTimestampCounter 0 497 (_component timestampCounter )
		(_port
			((ClockxCI)(ClockxC))
			((ResetxRBI)(CounterResetxRB))
			((IncrementxSI)(IncxS))
			((OverflowxSO)(TimestampOverflowxS))
			((DataxDO)(ActualTimestampxD))
		)
		(_use (_entity . timestampCounter)
		)
	)
	(_instantiation uSynchronizerStateMachine_1 0 505 (_component synchronizerStateMachine )
		(_port
			((ClockxCI)(ClockxC))
			((ResetxRBI)(ResetxRB))
			((RunxSI)(RunxS))
			((ConfigxSI)(TimestampMasterxS))
			((SyncInxABI)(SyncInxAB))
			((SyncOutxSBO)(SyncOutxSB))
			((TriggerxSO)(TriggerxS))
			((HostResetTimestampxSI)(HostResetTimestampxS))
			((ResetTimestampxSBO)(SynchronizerResetTimestampxSB))
			((IncrementCounterxSO)(IncxS))
		)
		(_use (_entity . synchronizerStateMachine)
		)
	)
	(_instantiation fifoStatemachine_1 0 520 (_component fifoStatemachine )
		(_port
			((ClockxCI)(IfClockxC))
			((ResetxRBI)(ResetxRB))
			((RunxSI)(RunxS))
			((FifoTransactionxSO)(FifoTransactionxS))
			((FX2FifoInFullxSBI)(FX2FifoInFullxSBI))
			((FifoEmptyxSI)(FifoEmptyxS))
			((FifoReadxEO)(FifoReadxE))
			((FX2FifoWritexEBO)(FX2FifoWritexEB))
			((FX2FifoPktEndxSBO)(FX2FifoPktEndxSB))
			((FX2FifoAddressxDO)(FX2FifoAddressxDO))
			((IncEventCounterxSO)(IncEventCounterxS))
			((ResetEventCounterxSO)(ResetEventCounterxS))
			((ResetEarlyPaketTimerxSO)(SMResetEarlyPaketTimerxS))
			((EarlyPaketTimerOverflowxSI)(EarlyPaketTimerOverflowxS))
		)
		(_use (_entity . fifoStatemachine)
		)
	)
	(_instantiation monitorStateMachine_1 0 537 (_component monitorStateMachine )
		(_port
			((ClockxCI)(ClockxC))
			((ResetxRBI)(ResetxRB))
			((AERREQxSBI)(AERREQxSB))
			((AERACKxSBO)(AERMonitorACKxSB))
			((XxDI)(AERMonitorAddressxDI(9)))
			((UseLongAckxSI)(UseLongAckxS))
			((FifoFullxSI)(FifoFullxS))
			((FifoWritexEO)(FifoWritexE))
			((TimestampRegWritexEO)(TimestampRegWritexE))
			((AddressRegWritexEO)(AddressRegWritexE))
			((AddressTimestampSelectxSO)(AddressTimestampSelectxS))
			((ADCvalueReadyxSI)(ADCvalueReadyxS))
			((ReadADCvaluexEO)(ReadADCvaluexE))
			((TimestampOverflowxSI)(TimestampOverflowxS))
			((TriggerxSI)(TriggerxS))
			((AddressMSBxDO)(AddressMSBxD))
			((ResetTimestampxSBI)(SynchronizerResetTimestampxSB))
		)
		(_use (_entity . monitorStateMachine)
		)
	)
	(_instantiation ADCStateMachine_1 0 557 (_component ADCStateMachine )
		(_port
			((ClockxCI)(IfClockxC))
			((ADCclockxCO)(ADCclockxC))
			((ResetxRBI)(ADCsmRstxE))
			((ADCwordxDI)(ADCwordxDI))
			((ADCoutxDO)(ADCdataxD))
			((ADCoexEBO)(ADCoexEB))
			((ADCstbyxEO)(ADCstbyxE))
			((ADCovrxSI)(ADCovrxS))
			((RegisterWritexEO)(ADCregWritexE))
			((SRLatchxEI)(SRLatchxE))
			((RunADCxSI)(RunADCxS))
			((ExposurexDI)(ExposurexD))
			((ColSettlexDI)(ColSettlexD))
			((RowSettlexDI)(RowSettlexD))
			((ResSettlexDI)(ResSettlexD))
			((FramePeriodxDI)(FramePeriodxD))
			((SBRet10xEI)(SBRet10xE))
			((TestPixelxEI)(TestPixelxE))
			((ExtTriggerxEI)(ExtTriggerxE))
			((CDVSTestSRRowInxSO)(CDVSTestSRRowInxS))
			((CDVSTestSRRowClockxSO)(CDVSTestSRRowClockxS))
			((CDVSTestSRColInxSO)(CDVSTestSRColInxS))
			((CDVSTestSRColClockxSO)(CDVSTestSRColClockxS))
			((CDVSTestColMode0xSO)(CDVSTestColMode0xS))
			((CDVSTestColMode1xSO)(CDVSTestColMode1xS))
			((CDVSTestApsTxGatexSO)(CDVSTestApsTxGatexS))
			((ADCStateOutputLEDxSO)(ADCStateOutputLEDxS))
		)
		(_use (_entity . ADCStateMachine)
			(_port
				((ClockxCI)(ClockxCI))
				((ADCclockxCO)(ADCclockxCO))
				((ResetxRBI)(ResetxRBI))
				((ADCwordxDI)(ADCwordxDI))
				((ADCoutxDO)(ADCoutxDO))
				((ADCstbyxEO)(ADCstbyxEO))
				((ADCoexEBO)(ADCoexEBO))
				((ADCovrxSI)(ADCovrxSI))
				((RegisterWritexEO)(RegisterWritexEO))
				((SRLatchxEI)(SRLatchxEI))
				((RunADCxSI)(RunADCxSI))
				((ExposurexDI)(ExposurexDI))
				((ColSettlexDI)(ColSettlexDI))
				((RowSettlexDI)(RowSettlexDI))
				((ResSettlexDI)(ResSettlexDI))
				((FramePeriodxDI)(FramePeriodxDI))
				((SBRet10xEI)(SBRet10xEI))
				((TestPixelxEI)(TestPixelxEI))
				((ExtTriggerxEI)(ExtTriggerxEI))
				((CDVSTestSRRowInxSO)(CDVSTestSRRowInxSO))
				((CDVSTestSRRowClockxSO)(CDVSTestSRRowClockxSO))
				((CDVSTestSRColInxSO)(CDVSTestSRColInxSO))
				((CDVSTestSRColClockxSO)(CDVSTestSRColClockxSO))
				((CDVSTestColMode0xSO)(CDVSTestColMode0xSO))
				((CDVSTestColMode1xSO)(CDVSTestColMode1xSO))
				((CDVSTestApsTxGatexSO)(CDVSTestApsTxGatexSO))
				((ADCStateOutputLEDxSO)(ADCStateOutputLEDxSO))
			)
		)
	)
	(_instantiation ADCvalueReady_1 0 591 (_component ADCvalueReady )
		(_port
			((ClockxCI)(ClockxC))
			((ResetxRBI)(ResetxRB))
			((RegisterWritexEI)(ADCregWritexE))
			((ReadValuexEI)(ReadADCvaluexE))
			((ValueReadyxSO)(ADCvalueReadyxS))
		)
		(_use (_entity . ADCvalueReady)
		)
	)
	(_instantiation cDVSResetStateMachine_1 0 599 (_component cDVSResetStateMachine )
		(_port
			((ClockxCI)(ClockxC))
			((ResetxRBI)(ResetxRB))
			((AERackxSBI)(AERREQxSB))
			((RxcolGxSI)(RxcolGxS))
			((cDVSresetxRBI)(PE3xSI))
			((CDVSresetxRBO)(CDVSTestPeriodicChipResetxRB))
		)
		(_use (_entity . cDVSResetStateMachine)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal FX2FifoDataxDIO ~STD_LOGIC_VECTOR{15~downto~0}~12 0 29 (_entity (_out ))))
		(_port (_internal FX2FifoInFullxSBI ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal FX2FifoWritexEBO ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_port (_internal FX2FifoReadxEBO ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
		(_port (_internal FX2FifoPktEndxSBO ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal FX2FifoAddressxDO ~STD_LOGIC_VECTOR{1~downto~0}~12 0 35 (_entity (_out ))))
		(_port (_internal IfClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_in ))))
		(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ))))
		(_port (_internal Sync1xABI ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_in ))))
		(_port (_internal SynchOutxSBO ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_out ))))
		(_port (_internal PC0xSIO ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_inout ))))
		(_port (_internal PC1xSIO ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_inout ))))
		(_port (_internal PC2xSIO ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_inout ))))
		(_port (_internal PC3xSIO ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_inout ))))
		(_port (_internal PA0xSIO ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_inout ))))
		(_port (_internal PA1xSIO ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_inout ))))
		(_port (_internal PA3xSIO ~extieee.std_logic_1164.STD_LOGIC 0 56 (_entity (_inout ))))
		(_port (_internal PA7xSIO ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_inout ))))
		(_port (_internal PE2xSI ~extieee.std_logic_1164.STD_LOGIC 0 59 (_entity (_in ))))
		(_port (_internal PE3xSI ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_in ))))
		(_port (_internal FXLEDxSI ~extieee.std_logic_1164.STD_LOGIC 0 62 (_entity (_in ))))
		(_port (_internal ADCclockxCO ~extieee.std_logic_1164.STD_LOGIC 0 65 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~12 0 66 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_port (_internal ADCwordxDI ~STD_LOGIC_VECTOR{9~downto~0}~12 0 66 (_entity (_in ))))
		(_port (_internal ADCoexEBO ~extieee.std_logic_1164.STD_LOGIC 0 68 (_entity (_out ))))
		(_port (_internal ADCstbyxEO ~extieee.std_logic_1164.STD_LOGIC 0 69 (_entity (_out ))))
		(_port (_internal ADCovrxSI ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_in ))))
		(_port (_internal CDVSTestSRRowClockxSO ~extieee.std_logic_1164.STD_LOGIC 0 72 (_entity (_out ))))
		(_port (_internal CDVSTestSRColClockxSO ~extieee.std_logic_1164.STD_LOGIC 0 73 (_entity (_out ))))
		(_port (_internal CDVSTestSRRowInxSO ~extieee.std_logic_1164.STD_LOGIC 0 74 (_entity (_out ))))
		(_port (_internal CDVSTestSRColInxSO ~extieee.std_logic_1164.STD_LOGIC 0 75 (_entity (_out ))))
		(_port (_internal CDVSTestBiasEnablexEO ~extieee.std_logic_1164.STD_LOGIC 0 77 (_entity (_out ))))
		(_port (_internal CDVSTestChipResetxRBO ~extieee.std_logic_1164.STD_LOGIC 0 78 (_entity (_out ))))
		(_port (_internal CDVSTestColMode0xSO ~extieee.std_logic_1164.STD_LOGIC 0 80 (_entity (_out ))))
		(_port (_internal CDVSTestColMode1xSO ~extieee.std_logic_1164.STD_LOGIC 0 81 (_entity (_out ))))
		(_port (_internal CDVSTestBiasDiagSelxSO ~extieee.std_logic_1164.STD_LOGIC 0 83 (_entity (_out ))))
		(_port (_internal CDVSTestBiasBitOutxSI ~extieee.std_logic_1164.STD_LOGIC 0 84 (_entity (_in ))))
		(_port (_internal CDVSTestApsTxGatexSO ~extieee.std_logic_1164.STD_LOGIC 0 86 (_entity (_out ))))
		(_port (_internal LED1xSO ~extieee.std_logic_1164.STD_LOGIC 0 89 (_entity (_out ))))
		(_port (_internal LED2xSO ~extieee.std_logic_1164.STD_LOGIC 0 90 (_entity (_out ))))
		(_port (_internal LED3xSO ~extieee.std_logic_1164.STD_LOGIC 0 91 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 93 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal DebugxSIO ~STD_LOGIC_VECTOR{15~downto~0}~122 0 93 (_entity (_inout ))))
		(_port (_internal AERMonitorREQxABI ~extieee.std_logic_1164.STD_LOGIC 0 96 (_entity (_in ))))
		(_port (_internal AERMonitorACKxSBO ~extieee.std_logic_1164.STD_LOGIC 0 97 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~124 0 98 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_port (_internal AERMonitorAddressxDI ~STD_LOGIC_VECTOR{9~downto~0}~124 0 98 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 115 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~132 0 178 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~134 0 183 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~13 0 193 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~13 0 194 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 201 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~136 0 202 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~138 0 203 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 204 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1312 0 205 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~1318 0 254 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1320 0 267 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 274 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~1324 0 285 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_signal (_internal MonitorTimestampxD ~STD_LOGIC_VECTOR{13~downto~0}~1324 0 285 (_architecture (_uni ))))
		(_signal (_internal ActualTimestampxD ~STD_LOGIC_VECTOR{13~downto~0}~1324 0 286 (_architecture (_uni ))))
		(_signal (_internal TimestampRegWritexE ~extieee.std_logic_1164.STD_LOGIC 0 289 (_architecture (_uni ))))
		(_signal (_internal SyncInxAB ~extieee.std_logic_1164.STD_LOGIC 0 291 (_architecture (_uni ))))
		(_signal (_internal AERREQxSB ~extieee.std_logic_1164.STD_LOGIC 0 293 (_architecture (_uni ))))
		(_signal (_internal AERReqSyncxSBN ~extieee.std_logic_1164.STD_LOGIC 0 293 (_architecture (_uni ))))
		(_signal (_internal AERMonitorACKxSB ~extieee.std_logic_1164.STD_LOGIC 0 295 (_architecture (_uni ))))
		(_signal (_internal UseLongAckxS ~extieee.std_logic_1164.STD_LOGIC 0 296 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1326 0 299 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal AddressTimestampSelectxS ~STD_LOGIC_VECTOR{1~downto~0}~1326 0 299 (_architecture (_uni ))))
		(_signal (_internal IncEventCounterxS ~extieee.std_logic_1164.STD_LOGIC 0 305 (_architecture (_uni ))))
		(_signal (_internal ResetEventCounterxS ~extieee.std_logic_1164.STD_LOGIC 0 306 (_architecture (_uni ))))
		(_signal (_internal ResetEarlyPaketTimerxS ~extieee.std_logic_1164.STD_LOGIC 0 307 (_architecture (_uni ))))
		(_signal (_internal EarlyPaketTimerOverflowxS ~extieee.std_logic_1164.STD_LOGIC 0 308 (_architecture (_uni ))))
		(_signal (_internal SMResetEarlyPaketTimerxS ~extieee.std_logic_1164.STD_LOGIC 0 309 (_architecture (_uni ))))
		(_signal (_internal ECResetEarlyPaketTimerxS ~extieee.std_logic_1164.STD_LOGIC 0 310 (_architecture (_uni ))))
		(_signal (_internal ClockxC ~extieee.std_logic_1164.STD_LOGIC 0 313 (_architecture (_uni )(_event))))
		(_signal (_internal IfClockxC ~extieee.std_logic_1164.STD_LOGIC 0 313 (_architecture (_uni ))))
		(_signal (_internal ResetxRB ~extieee.std_logic_1164.STD_LOGIC 0 314 (_architecture (_uni ))))
		(_signal (_internal ResetxR ~extieee.std_logic_1164.STD_LOGIC 0 314 (_architecture (_uni ))))
		(_signal (_internal RunxS ~extieee.std_logic_1164.STD_LOGIC 0 315 (_architecture (_uni ))))
		(_signal (_internal CounterResetxRB ~extieee.std_logic_1164.STD_LOGIC 0 316 (_architecture (_uni ))))
		(_signal (_internal SynchronizerResetTimestampxSB ~extieee.std_logic_1164.STD_LOGIC 0 317 (_architecture (_uni ))))
		(_signal (_internal CDVSTestChipResetxRB ~extieee.std_logic_1164.STD_LOGIC 0 318 (_internal (_uni ))))
		(_signal (_internal CDVSTestPeriodicChipResetxRB ~extieee.std_logic_1164.STD_LOGIC 0 319 (_architecture (_uni ))))
		(_signal (_internal RxcolGxS ~extieee.std_logic_1164.STD_LOGIC 0 320 (_architecture (_uni ))))
		(_signal (_internal TimestampOverflowxS ~extieee.std_logic_1164.STD_LOGIC 0 323 (_architecture (_uni ))))
		(_signal (_internal AddressMSBxD ~STD_LOGIC_VECTOR{1~downto~0}~1326 0 324 (_architecture (_uni ))))
		(_signal (_internal TimestampMasterxS ~extieee.std_logic_1164.STD_LOGIC 0 325 (_architecture (_uni ))))
		(_signal (_internal FifoTransactionxS ~extieee.std_logic_1164.STD_LOGIC 0 328 (_architecture (_uni ))))
		(_signal (_internal FX2FifoWritexEB ~extieee.std_logic_1164.STD_LOGIC 0 329 (_architecture (_uni ))))
		(_signal (_internal FX2FifoPktEndxSB ~extieee.std_logic_1164.STD_LOGIC 0 330 (_architecture (_uni ))))
		(_signal (_internal SyncOutxSB ~extieee.std_logic_1164.STD_LOGIC 0 331 (_architecture (_uni ))))
		(_signal (_internal HostResetTimestampxS ~extieee.std_logic_1164.STD_LOGIC 0 332 (_architecture (_uni ))))
		(_signal (_internal TriggerxS ~extieee.std_logic_1164.STD_LOGIC 0 334 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~1328 0 336 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_signal (_internal AddressRegOutxD ~STD_LOGIC_VECTOR{9~downto~0}~1328 0 336 (_architecture (_uni ))))
		(_signal (_internal AddressRegWritexE ~extieee.std_logic_1164.STD_LOGIC 0 337 (_architecture (_uni ))))
		(_signal (_internal AddressRegOut8xD ~extieee.std_logic_1164.STD_LOGIC 0 338 (_architecture (_uni ))))
		(_signal (_internal IncxS ~extieee.std_logic_1164.STD_LOGIC 0 341 (_architecture (_uni ))))
		(_signal (_internal ReadADCvaluexE ~extieee.std_logic_1164.STD_LOGIC 0 344 (_architecture (_uni ))))
		(_signal (_internal ADCvalueReadyxS ~extieee.std_logic_1164.STD_LOGIC 0 344 (_architecture (_uni ))))
		(_signal (_internal ADCregInxD ~STD_LOGIC_VECTOR{13~downto~0}~1324 0 345 (_architecture (_uni ))))
		(_signal (_internal ADCregOutxD ~STD_LOGIC_VECTOR{13~downto~0}~1324 0 346 (_architecture (_uni ))))
		(_signal (_internal ADCregWritexE ~extieee.std_logic_1164.STD_LOGIC 0 347 (_architecture (_uni ))))
		(_signal (_internal ADCdataxD ~STD_LOGIC_VECTOR{13~downto~0}~1324 0 348 (_architecture (_uni ))))
		(_signal (_internal SBRet10xE ~extieee.std_logic_1164.STD_LOGIC 0 349 (_architecture (_uni ))))
		(_signal (_internal ADCsmRstxE ~extieee.std_logic_1164.STD_LOGIC 0 351 (_architecture (_uni ))))
		(_signal (_internal ADCclockxC ~extieee.std_logic_1164.STD_LOGIC 0 352 (_architecture (_uni ))))
		(_signal (_internal ADCoexEB ~extieee.std_logic_1164.STD_LOGIC 0 353 (_architecture (_uni ))))
		(_signal (_internal ADCstbyxE ~extieee.std_logic_1164.STD_LOGIC 0 354 (_architecture (_uni ))))
		(_signal (_internal ADCovrxS ~extieee.std_logic_1164.STD_LOGIC 0 355 (_architecture (_uni ))))
		(_signal (_internal CDVSTestSRRowClockxS ~extieee.std_logic_1164.STD_LOGIC 0 356 (_architecture (_uni ))))
		(_signal (_internal CDVSTestSRRowInxS ~extieee.std_logic_1164.STD_LOGIC 0 356 (_architecture (_uni ))))
		(_signal (_internal CDVSTestSRColClockxS ~extieee.std_logic_1164.STD_LOGIC 0 357 (_architecture (_uni ))))
		(_signal (_internal CDVSTestSRColInxS ~extieee.std_logic_1164.STD_LOGIC 0 357 (_architecture (_uni ))))
		(_signal (_internal CDVSTestColMode0xS ~extieee.std_logic_1164.STD_LOGIC 0 358 (_architecture (_uni ))))
		(_signal (_internal CDVSTestColMode1xS ~extieee.std_logic_1164.STD_LOGIC 0 358 (_architecture (_uni ))))
		(_signal (_internal CDVSTestApsTxGatexS ~extieee.std_logic_1164.STD_LOGIC 0 359 (_architecture (_uni ))))
		(_signal (_internal CDVSTestBiasBitOutxS ~extieee.std_logic_1164.STD_LOGIC 0 360 (_internal (_uni ))))
		(_signal (_internal ExtTriggerxE ~extieee.std_logic_1164.STD_LOGIC 0 361 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{95~downto~0}~13 0 363 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 95)(i 0))))))
		(_signal (_internal SRDataOutxD ~STD_LOGIC_VECTOR{95~downto~0}~13 0 363 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1330 0 365 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal ExposurexD ~STD_LOGIC_VECTOR{15~downto~0}~1330 0 365 (_architecture (_uni ))))
		(_signal (_internal ColSettlexD ~STD_LOGIC_VECTOR{15~downto~0}~1330 0 365 (_architecture (_uni ))))
		(_signal (_internal RowSettlexD ~STD_LOGIC_VECTOR{15~downto~0}~1330 0 365 (_architecture (_uni ))))
		(_signal (_internal ResSettlexD ~STD_LOGIC_VECTOR{15~downto~0}~1330 0 365 (_architecture (_uni ))))
		(_signal (_internal FramePeriodxD ~STD_LOGIC_VECTOR{15~downto~0}~1330 0 366 (_architecture (_uni ))))
		(_signal (_internal TestPixelxE ~extieee.std_logic_1164.STD_LOGIC 0 367 (_architecture (_uni ))))
		(_signal (_internal SRoutxD ~extieee.std_logic_1164.STD_LOGIC 0 369 (_architecture (_uni ))))
		(_signal (_internal SRinxD ~extieee.std_logic_1164.STD_LOGIC 0 369 (_architecture (_uni ))))
		(_signal (_internal SRLatchxE ~extieee.std_logic_1164.STD_LOGIC 0 369 (_architecture (_uni ))))
		(_signal (_internal SRClockxC ~extieee.std_logic_1164.STD_LOGIC 0 369 (_architecture (_uni ))))
		(_signal (_internal RunADCxS ~extieee.std_logic_1164.STD_LOGIC 0 370 (_architecture (_uni ))))
		(_signal (_internal ADCStateOutputLEDxS ~extieee.std_logic_1164.STD_LOGIC 0 372 (_architecture (_uni ))))
		(_signal (_internal LockxS ~extieee.std_logic_1164.STD_LOGIC 0 375 (_architecture (_uni ))))
		(_signal (_internal FifoDataInxD ~STD_LOGIC_VECTOR{15~downto~0}~1330 0 378 (_architecture (_uni ))))
		(_signal (_internal FifoDataOutxD ~STD_LOGIC_VECTOR{15~downto~0}~1330 0 378 (_architecture (_uni ))))
		(_signal (_internal FifoWritexE ~extieee.std_logic_1164.STD_LOGIC 0 379 (_architecture (_uni ))))
		(_signal (_internal FifoReadxE ~extieee.std_logic_1164.STD_LOGIC 0 379 (_architecture (_uni ))))
		(_signal (_internal FifoEmptyxS ~extieee.std_logic_1164.STD_LOGIC 0 380 (_architecture (_uni ))))
		(_signal (_internal FifoAlmostEmptyxS ~extieee.std_logic_1164.STD_LOGIC 0 380 (_architecture (_uni ))))
		(_signal (_internal FifoFullxS ~extieee.std_logic_1164.STD_LOGIC 0 380 (_architecture (_uni ))))
		(_signal (_internal FifoAlmostFullxS ~extieee.std_logic_1164.STD_LOGIC 0 380 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1332 0 383 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal selectADC ~STD_LOGIC_VECTOR{1~downto~0}~1332 0 383 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1334 0 384 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal selectaddress ~STD_LOGIC_VECTOR{1~downto~0}~1334 0 384 (_architecture (_string \"01"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1336 0 385 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal selecttimestamp ~STD_LOGIC_VECTOR{1~downto~0}~1336 0 385 (_architecture (_string \"00"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1338 0 386 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal selecttrigger ~STD_LOGIC_VECTOR{1~downto~0}~1338 0 386 (_architecture (_string \"10"\))))
		(_process
			(line__389(_architecture 0 0 389 (_assignment (_simple)(_alias((IfClockxC)(IfClockxCI)))(_target(60))(_sensitivity(6)))))
			(line__390(_architecture 1 0 390 (_assignment (_simple)(_alias((ADCclockxCO)(ADCclockxC)))(_target(21))(_sensitivity(90)))))
			(line__403(_architecture 2 0 403 (_assignment (_simple)(_alias((CDVSTestBiasDiagSelxSO)(PA0xSIO)))(_target(34))(_sensitivity(14)))))
			(line__406(_architecture 3 0 406 (_assignment (_simple)(_alias((ResetxRB)(ResetxRBI)))(_target(61))(_sensitivity(7)))))
			(line__407(_architecture 4 0 407 (_assignment (_simple)(_target(62))(_sensitivity(7)))))
			(line__408(_architecture 5 0 408 (_assignment (_simple)(_alias((CounterResetxRB)(SynchronizerResetTimestampxSB)))(_target(64))(_sensitivity(65)))))
			(line__410(_architecture 6 0 410 (_assignment (_simple)(_alias((FX2FifoReadxEBO)(_string \"1"\)))(_target(3)))))
			(line__412(_architecture 7 0 412 (_assignment (_simple)(_alias((SyncInxAB)(Sync1xABI)))(_target(47))(_sensitivity(8)))))
			(line__425(_architecture 8 0 425 (_assignment (_simple)(_alias((ExposurexD)(SRDataOutxD(d_15_0))))(_target(104))(_sensitivity(103(d_15_0))))))
			(line__426(_architecture 9 0 426 (_assignment (_simple)(_alias((ColSettlexD)(SRDataOutxD(d_31_16))))(_target(105))(_sensitivity(103(d_31_16))))))
			(line__427(_architecture 10 0 427 (_assignment (_simple)(_alias((RowSettlexD)(SRDataOutxD(d_47_32))))(_target(106))(_sensitivity(103(d_47_32))))))
			(line__428(_architecture 11 0 428 (_assignment (_simple)(_alias((ResSettlexD)(SRDataOutxD(d_63_48))))(_target(107))(_sensitivity(103(d_63_48))))))
			(line__429(_architecture 12 0 429 (_assignment (_simple)(_alias((FramePeriodxD)(SRDataOutxD(d_79_64))))(_target(108))(_sensitivity(103(d_79_64))))))
			(line__430(_architecture 13 0 430 (_assignment (_simple)(_alias((TestPixelxE)(SRDataOutxD(94))))(_target(109))(_sensitivity(103(94))))))
			(line__431(_architecture 14 0 431 (_assignment (_simple)(_alias((SBRet10xE)(SRDataOutxD(95))))(_target(88))(_sensitivity(103(95))))))
			(line__448(_architecture 15 0 448 (_assignment (_simple)(_alias((FX2FifoDataxDIO)(FifoDataOutxD)))(_target(0))(_sensitivity(118)))))
			(line__480(_architecture 16 0 480 (_assignment (_simple)(_alias((ADCregInxD)(ADCdataxD)))(_target(84))(_sensitivity(87)))))
			(line__518(_architecture 17 0 518 (_assignment (_simple)(_alias((TimestampMasterxS)(_string \"1"\)))(_target(71)))))
			(line__588(_architecture 18 0 588 (_assignment (_simple)(_alias((ADCovrxS)(ADCovrxSI)))(_target(93))(_sensitivity(25)))))
			(line__589(_architecture 19 0 589 (_assignment (_simple)(_target(89))(_sensitivity(61)(63)))))
			(line__608(_architecture 20 0 608 (_assignment (_simple)(_alias((SynchOutxSBO)(SyncOutxSB)))(_target(9))(_sensitivity(75)))))
			(line__609(_architecture 21 0 609 (_assignment (_simple)(_alias((FX2FifoPktEndxSBO)(FX2FifoPktEndxSB)))(_target(4))(_sensitivity(74)))))
			(line__610(_architecture 22 0 610 (_assignment (_simple)(_alias((FX2FifoWritexEBO)(FX2FifoWritexEB)))(_target(2))(_sensitivity(73)))))
			(line__611(_architecture 23 0 611 (_assignment (_simple)(_alias((AERMonitorACKxSBO)(AERMonitorACKxSB)))(_target(42))(_sensitivity(50)))))
			(line__614(_architecture 24 0 614 (_assignment (_simple)(_target(55))(_sensitivity(57)(58)))))
			(line__618(_architecture 25 0 618 (_assignment (_simple)(_target(80))(_sensitivity(78(9))(78(8))))))
			(line__625(_architecture 26 0 625 (_assignment (_simple)(_target(117))(_sensitivity(44)(52)(70)(78(d_7_0))(78(9))(80)(85)))))
			(line__632(_architecture 27 0 632 (_assignment (_simple)(_alias((LED1xSO)(CDVSTestChipResetxRB)))(_target(37))(_sensitivity(19)))))
			(line__633(_architecture 28 0 633 (_assignment (_simple)(_alias((LED2xSO)(RunxS)))(_target(38))(_sensitivity(63)))))
			(line__634(_architecture 29 0 634 (_assignment (_simple)(_alias((LED3xSO)(ADCStateOutputLEDxS)))(_target(39))(_sensitivity(115)))))
			(line__637(_architecture 30 0 637 (_assignment (_simple)(_alias((CDVSTestChipResetxRBO)(CDVSTestChipResetxRB)))(_target(31))(_sensitivity(19)))))
			(line__643(_architecture 31 0 643 (_assignment (_simple)(_target(30))(_sensitivity(18)))))
			(line__645(_architecture 32 0 645 (_assignment (_simple)(_alias((HostResetTimestampxS)(PA7xSIO)))(_target(76))(_sensitivity(17)))))
			(line__646(_architecture 33 0 646 (_assignment (_simple)(_alias((RunxS)(PA3xSIO)))(_target(63))(_sensitivity(16)))))
			(line__647(_architecture 34 0 647 (_assignment (_simple)(_alias((ExtTriggerxE)(PA1xSIO)))(_target(102))(_sensitivity(15)))))
			(line__649(_architecture 35 0 649 (_assignment (_simple)(_alias((RunADCxS)(PC0xSIO)))(_target(114))(_sensitivity(10)))))
			(line__650(_architecture 36 0 650 (_assignment (_simple)(_alias((SRClockxC)(PC1xSIO)))(_target(113))(_sensitivity(11)))))
			(line__651(_architecture 37 0 651 (_assignment (_simple)(_alias((SRLatchxE)(PC2xSIO)))(_target(112))(_sensitivity(12)))))
			(line__652(_architecture 38 0 652 (_assignment (_simple)(_alias((SRinxD)(PC3xSIO)))(_target(111))(_sensitivity(13)))))
			(line__654(_architecture 39 0 654 (_assignment (_simple)(_alias((CDVSTestSRColClockxSO)(CDVSTestSRColClockxS)))(_target(27))(_sensitivity(96)))))
			(line__655(_architecture 40 0 655 (_assignment (_simple)(_alias((CDVSTestSRRowClockxSO)(CDVSTestSRRowClockxS)))(_target(26))(_sensitivity(94)))))
			(line__656(_architecture 41 0 656 (_assignment (_simple)(_alias((CDVSTestSRColInxSO)(CDVSTestSRColInxS)))(_target(29))(_sensitivity(97)))))
			(line__657(_architecture 42 0 657 (_assignment (_simple)(_alias((CDVSTestSRRowInxSO)(CDVSTestSRRowInxS)))(_target(28))(_sensitivity(95)))))
			(line__659(_architecture 43 0 659 (_assignment (_simple)(_alias((CDVSTestColMode0xSO)(CDVSTestColMode0xS)))(_target(32))(_sensitivity(98)))))
			(line__660(_architecture 44 0 660 (_assignment (_simple)(_alias((CDVSTestColMode1xSO)(CDVSTestColMode1xS)))(_target(33))(_sensitivity(99)))))
			(line__662(_architecture 45 0 662 (_assignment (_simple)(_alias((CDVSTestApsTxGatexSO)(CDVSTestApsTxGatexS)))(_target(36))(_sensitivity(100)))))
			(line__666(_architecture 46 0 666 (_assignment (_simple)(_alias((ADCstbyxEO)(ADCstbyxE)))(_target(24))(_sensitivity(92)))))
			(line__667(_architecture 47 0 667 (_assignment (_simple)(_alias((ADCoexEBO)(ADCoexEB)))(_target(23))(_sensitivity(91)))))
			(line__670(_architecture 48 0 670 (_assignment (_simple)(_alias((RxcolGxS)(_string \"0"\)))(_target(68)))))
			(line__671(_architecture 49 0 671 (_assignment (_simple)(_alias((UseLongAckxS)(_string \"0"\)))(_target(51)))))
			(line__677(_architecture 50 0 677 (_assignment (_simple)(_alias((DebugxSIO(0))(CDVSTestBiasBitOutxS)))(_target(40(0)))(_sensitivity(35)))))
			(synchronizer(_architecture 51 0 683 (_process (_target(48)(49))(_sensitivity(59)(49)(41))(_dssslsensitivity 1))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
	)
	(_static
		(514 )
		(33686274 33686018 33686018 514 )
	)
	(_model . Structural 55 -1
	)
)
I 000052 55 11668         1374163233702 Behavioural
(_unit VHDL (adcstatemachine_tb 0 20 (behavioural 0 23 ))
	(_version v63)
	(_time 1374163233703 2013.07.18 18:00:33)
	(_source (\./../../ADCStateMachine_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 7a282f7b2f2d2d6d71756e202a)
	(_entity
		(_time 1372368071331)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(ADCStateMachine
			(_object
				(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
				(_port (_internal ADCclockxCO ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_out ))))
				(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
				(_port (_internal ADCwordxDI ~STD_LOGIC_VECTOR{9~downto~0}~13 0 30 (_entity (_in ))))
				(_port (_internal ADCoutxDO ~STD_LOGIC_VECTOR{13~downto~0}~13 0 31 (_entity (_out ))))
				(_port (_internal ADCstbyxEO ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
				(_port (_internal ADCoexEBO ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ))))
				(_port (_internal ADCovrxSI ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
				(_port (_internal RegisterWritexEO ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
				(_port (_internal SRLatchxEI ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
				(_port (_internal RunADCxSI ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ))))
				(_port (_internal ExposurexDI ~STD_LOGIC_VECTOR{15~downto~0}~13 0 38 (_entity (_in ))))
				(_port (_internal ColSettlexDI ~STD_LOGIC_VECTOR{15~downto~0}~132 0 39 (_entity (_in ))))
				(_port (_internal RowSettlexDI ~STD_LOGIC_VECTOR{15~downto~0}~134 0 40 (_entity (_in ))))
				(_port (_internal ResSettlexDI ~STD_LOGIC_VECTOR{15~downto~0}~136 0 41 (_entity (_in ))))
				(_port (_internal FramePeriodxDI ~STD_LOGIC_VECTOR{15~downto~0}~138 0 42 (_entity (_in ))))
				(_port (_internal SBRet10xEI ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ))))
				(_port (_internal TestPixelxEI ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_in ))))
				(_port (_internal ExtTriggerxEI ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_in ))))
				(_port (_internal CDVSTestSRRowInxSO ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_out ))))
				(_port (_internal CDVSTestSRRowClockxSO ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_out ))))
				(_port (_internal CDVSTestSRColInxSO ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_out ))))
				(_port (_internal CDVSTestSRColClockxSO ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_out ))))
				(_port (_internal CDVSTestColMode0xSO ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_out ))))
				(_port (_internal CDVSTestColMode1xSO ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_out ))))
				(_port (_internal CDVSTestApsTxGatexSO ~extieee.std_logic_1164.STD_LOGIC 0 52 (_entity (_out ))))
				(_port (_internal ADCStateOutputLEDxSO ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_out ))))
			)
		)
	)
	(_instantiation ADCStateMachine_1 0 120 (_component ADCStateMachine )
		(_port
			((ClockxCI)(IfClockxC))
			((ADCclockxCO)(ADCclockxC))
			((ResetxRBI)(ResetxRB))
			((ADCwordxDI)(ADCwordxD))
			((ADCoutxDO)(ADCdataxD))
			((ADCstbyxEO)(ADCstbyxE))
			((ADCoexEBO)(ADCoexEB))
			((ADCovrxSI)(ADCovrxS))
			((RegisterWritexEO)(RegisterWritexE))
			((SRLatchxEI)(SRLatchxE))
			((RunADCxSI)(RunADCxS))
			((ExposurexDI)(ExposurexD))
			((ColSettlexDI)(ColSettlexD))
			((RowSettlexDI)(RowSettlexD))
			((ResSettlexDI)(ResSettlexD))
			((FramePeriodxDI)(FramePeriodxD))
			((SBRet10xEI)(SBRet10xE))
			((TestPixelxEI)(TestpixelxE))
			((ExtTriggerxEI)(ExtTriggerxE))
			((CDVSTestSRRowInxSO)(CDVSTestSRRowInxS))
			((CDVSTestSRRowClockxSO)(CDVSTestSRRowClockxS))
			((CDVSTestSRColInxSO)(CDVSTestSRColInxS))
			((CDVSTestSRColClockxSO)(CDVSTestSRColClockxS))
			((CDVSTestColMode0xSO)(CDVSTestColMode0xS))
			((CDVSTestColMode1xSO)(CDVSTestColMode1xS))
			((CDVSTestApsTxGatexSO)(CDVSTestApsTxGatexS))
			((ADCStateOutputLEDxSO)(ADCStateOutputLEDxS))
		)
		(_use (_entity . ADCStateMachine)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~13 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~13 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~132 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~134 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~136 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~138 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal IfClockxC ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ))))
		(_signal (_internal ADCclockxC ~extieee.std_logic_1164.STD_LOGIC 0 57 (_architecture (_uni ))))
		(_signal (_internal ResetxRB ~extieee.std_logic_1164.STD_LOGIC 0 58 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_signal (_internal ADCwordxD ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 59 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~1312 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_signal (_internal ADCdataxD ~STD_LOGIC_VECTOR{13~downto~0}~1312 0 60 (_architecture (_uni ))))
		(_signal (_internal ADCoexEB ~extieee.std_logic_1164.STD_LOGIC 0 61 (_architecture (_uni ))))
		(_signal (_internal ADCstbyxE ~extieee.std_logic_1164.STD_LOGIC 0 62 (_architecture (_uni ))))
		(_signal (_internal ADCovrxS ~extieee.std_logic_1164.STD_LOGIC 0 63 (_architecture (_uni ))))
		(_signal (_internal RegisterWritexE ~extieee.std_logic_1164.STD_LOGIC 0 64 (_architecture (_uni ))))
		(_signal (_internal SRLatchxE ~extieee.std_logic_1164.STD_LOGIC 0 65 (_architecture (_uni ))))
		(_signal (_internal RunADCxS ~extieee.std_logic_1164.STD_LOGIC 0 66 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 67 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal ExposurexD ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 67 (_architecture (_uni ))))
		(_signal (_internal ColSettlexD ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 68 (_architecture (_uni ))))
		(_signal (_internal RowSettlexD ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 69 (_architecture (_uni ))))
		(_signal (_internal ResSettlexD ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 70 (_architecture (_uni ))))
		(_signal (_internal FramePeriodxD ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 71 (_architecture (_uni ))))
		(_signal (_internal TestPixelxE ~extieee.std_logic_1164.STD_LOGIC 0 72 (_architecture (_uni ))))
		(_signal (_internal SBRet10xE ~extieee.std_logic_1164.STD_LOGIC 0 73 (_architecture (_uni ))))
		(_signal (_internal ExtTriggerxE ~extieee.std_logic_1164.STD_LOGIC 0 74 (_architecture (_uni ))))
		(_signal (_internal CDVSTestSRRowInxS ~extieee.std_logic_1164.STD_LOGIC 0 75 (_architecture (_uni ))))
		(_signal (_internal CDVSTestSRRowClockxS ~extieee.std_logic_1164.STD_LOGIC 0 76 (_architecture (_uni ))))
		(_signal (_internal CDVSTestSRColInxS ~extieee.std_logic_1164.STD_LOGIC 0 77 (_architecture (_uni ))))
		(_signal (_internal CDVSTestSRColClockxS ~extieee.std_logic_1164.STD_LOGIC 0 78 (_architecture (_uni ))))
		(_signal (_internal CDVSTestColMode0xS ~extieee.std_logic_1164.STD_LOGIC 0 79 (_architecture (_uni ))))
		(_signal (_internal CDVSTestColMode1xS ~extieee.std_logic_1164.STD_LOGIC 0 80 (_architecture (_uni ))))
		(_signal (_internal CDVSTestApsTxGatexS ~extieee.std_logic_1164.STD_LOGIC 0 81 (_architecture (_uni ))))
		(_signal (_internal ADCStateOutputLEDxS ~extieee.std_logic_1164.STD_LOGIC 0 82 (_architecture (_uni ))))
		(_constant (_internal Tpw_clk ~extSTD.STANDARD.TIME 0 84 (_architecture ((ns 4634391661857464543)))))
		(_process
			(clock_gen(_architecture 0 0 88 (_process (_wait_for)(_target(0)))))
			(line__94(_architecture 1 0 94 (_assignment (_simple)(_alias((ADCclockxC)(_string \"0"\)))(_target(1)))))
			(line__95(_architecture 2 0 95 (_assignment (_simple)(_target(2)))))
			(line__96(_architecture 3 0 96 (_assignment (_simple)(_target(3)))))
			(line__97(_architecture 4 0 97 (_assignment (_simple)(_target(4)))))
			(line__98(_architecture 5 0 98 (_assignment (_simple)(_alias((ADCoexEB)(_string \"0"\)))(_target(5)))))
			(line__99(_architecture 6 0 99 (_assignment (_simple)(_alias((ADCstbyxE)(_string \"0"\)))(_target(6)))))
			(line__100(_architecture 7 0 100 (_assignment (_simple)(_alias((RegisterWritexE)(_string \"0"\)))(_target(8)))))
			(line__101(_architecture 8 0 101 (_assignment (_simple)(_target(9)))))
			(line__102(_architecture 9 0 102 (_assignment (_simple)(_target(10)))))
			(line__103(_architecture 10 0 103 (_assignment (_simple)(_target(11)))))
			(line__104(_architecture 11 0 104 (_assignment (_simple)(_target(12)))))
			(line__105(_architecture 12 0 105 (_assignment (_simple)(_target(13)))))
			(line__106(_architecture 13 0 106 (_assignment (_simple)(_target(14)))))
			(line__107(_architecture 14 0 107 (_assignment (_simple)(_target(15)))))
			(line__108(_architecture 15 0 108 (_assignment (_simple)(_alias((TestPixelxE)(_string \"0"\)))(_target(16)))))
			(line__109(_architecture 16 0 109 (_assignment (_simple)(_alias((SBRet10xE)(_string \"0"\)))(_target(17)))))
			(line__110(_architecture 17 0 110 (_assignment (_simple)(_alias((ExtTriggerxE)(_string \"0"\)))(_target(18)))))
			(line__111(_architecture 18 0 111 (_assignment (_simple)(_alias((CDVSTestSRRowInxS)(_string \"0"\)))(_target(19)))))
			(line__112(_architecture 19 0 112 (_assignment (_simple)(_alias((CDVSTestSRRowClockxS)(_string \"0"\)))(_target(20)))))
			(line__113(_architecture 20 0 113 (_assignment (_simple)(_alias((CDVSTestSRColInxS)(_string \"0"\)))(_target(21)))))
			(line__114(_architecture 21 0 114 (_assignment (_simple)(_alias((CDVSTestSRColClockxS)(_string \"0"\)))(_target(22)))))
			(line__115(_architecture 22 0 115 (_assignment (_simple)(_alias((CDVSTestColMode0xS)(_string \"0"\)))(_target(23)))))
			(line__116(_architecture 23 0 116 (_assignment (_simple)(_alias((CDVSTestColMode1xS)(_string \"0"\)))(_target(24)))))
			(line__117(_architecture 24 0 117 (_assignment (_simple)(_alias((CDVSTestApsTxGatexS)(_string \"0"\)))(_target(25)))))
			(line__118(_architecture 25 0 118 (_assignment (_simple)(_alias((ADCStateOutputLEDxS)(_string \"0"\)))(_target(26)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
	(_static
		(33686274 50463491 771 )
		(67372036 67372036 67372036 1028 )
		(33686018 33686018 33686018 33686274 )
		(33686018 33686018 33686018 33751554 )
		(33686018 33686018 33686018 33686019 )
	)
	(_model . Behavioural 26 -1
	)
)
I 000051 55 1665          1374163558937 Behavioral
(_unit VHDL (eventbeforeoverflow 0 30 (behavioral 0 39 ))
	(_version v63)
	(_time 1374163558938 2013.07.18 18:05:58)
	(_source (\./../../sourcecode/EventBeforeOverflow.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code f8aafea9f6afa9eeaea9eca2ab)
	(_entity
		(_time 1372368067881)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in )(_event))))
		(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal OverflowxDI ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal EventxDI ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal EventBeforeOverflowxDO ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
		(_type (_internal state 0 40 (_enum1 stidle stevent stoverflow (_to (i 0)(i 2)))))
		(_signal (_internal StatexDP state 0 42 (_architecture (_uni ))))
		(_signal (_internal StatexDN state 0 42 (_architecture (_uni ))))
		(_process
			(p_memless(_architecture 0 0 47 (_process (_simple)(_target(6)(4))(_sensitivity(5)(2)(3)))))
			(p_memorizing(_architecture 1 0 74 (_process (_target(5))(_sensitivity(0)(1)(6))(_dssslsensitivity 2))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Behavioral 2 -1
	)
)
I 000051 55 4397          1374163559014 Behavioral
(_unit VHDL (synchronizerstatemachine 0 19 (behavioral 0 45 ))
	(_version v63)
	(_time 1374163559015 2013.07.18 18:05:59)
	(_source (\./../../sourcecode/synchronizerStateMachine.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 461541454911475010115e1d15)
	(_entity
		(_time 1372368069110)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_in )(_event))))
		(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_in ))))
		(_port (_internal RunxSI ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_in ))))
		(_port (_internal ConfigxSI ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
		(_port (_internal SyncInxABI ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal SyncOutxSBO ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_port (_internal TriggerxSO ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
		(_port (_internal HostResetTimestampxSI ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal ResetTimestampxSBO ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_out ))))
		(_port (_internal IncrementCounterxSO ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_out ))))
		(_type (_internal state 0 46 (_enum1 stidle sttriggerinhigh sttriggerinlow stresetslaves strunslave stslavewaitedge (_to (i 0)(i 5)))))
		(_signal (_internal StatexDP state 0 49 (_architecture (_uni ))))
		(_signal (_internal StatexDN state 0 49 (_architecture (_uni ))))
		(_signal (_internal SyncInxSB ~extieee.std_logic_1164.STD_LOGIC 0 52 (_architecture (_uni ))))
		(_signal (_internal SyncInxSBN ~extieee.std_logic_1164.STD_LOGIC 0 52 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~13 0 56 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_signal (_internal DividerxDN ~STD_LOGIC_VECTOR{6~downto~0}~13 0 56 (_architecture (_uni ))))
		(_signal (_internal DividerxDP ~STD_LOGIC_VECTOR{6~downto~0}~13 0 56 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~13 0 57 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_signal (_internal CounterxDN ~STD_LOGIC_VECTOR{13~downto~0}~13 0 57 (_architecture (_uni ))))
		(_signal (_internal CounterxDP ~STD_LOGIC_VECTOR{13~downto~0}~13 0 57 (_architecture (_uni ))))
		(_constant (_internal counterInc ~extSTD.STANDARD.INTEGER 0 63 (_process 0 ((i 89)))))
		(_constant (_internal squareWaveHighTime ~extSTD.STANDARD.INTEGER 0 64 (_process 0 ((i 50)))))
		(_constant (_internal squareWavePeriod ~extSTD.STANDARD.INTEGER 0 65 (_process 0 ((i 100)))))
		(_constant (_internal timeout ~extSTD.STANDARD.INTEGER 0 66 (_process 0 ((i 1000)))))
		(_constant (_internal resetSlavesTime ~extSTD.STANDARD.INTEGER 0 67 (_process 0 ((i 6000)))))
		(_process
			(p_memless(_architecture 0 0 62 (_process (_simple)(_target(5)(6)(8)(9)(11)(14)(16))(_sensitivity(2)(3)(4)(7)(10)(12)(15)(17)))))
			(p_mem(_architecture 1 0 223 (_process (_target(10)(15)(17))(_sensitivity(0)(1)(11)(14)(16))(_dssslsensitivity 2))))
			(synchronizer(_architecture 2 0 240 (_process (_target(12)(13))(_sensitivity(0)(4)(13))(_dssslsensitivity 1))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_static
		(33686018 131586 )
		(33686018 33686018 33686018 514 )
		(33686018 131586 )
		(33686018 33686018 33686018 514 )
		(33686018 131586 )
		(33686018 33686018 33686018 514 )
		(33686018 131586 )
		(33686018 33686018 33686018 514 )
		(33686018 131586 )
		(33686018 33686018 33686018 514 )
		(33686018 131586 )
		(33686018 33686018 33686018 514 )
		(33686018 131586 )
		(33686018 33686018 33686018 514 )
		(33686018 131586 )
		(33686018 33686018 33686018 514 )
		(33686018 131586 )
		(33686018 33686018 33686018 514 )
	)
	(_model . Behavioral 3 -1
	)
)
I 000051 55 2368          1374163559074 Behavioral
(_unit VHDL (wordregister 0 30 (behavioral 0 41 ))
	(_version v63)
	(_time 1374163559075 2013.07.18 18:05:59)
	(_source (\./../../sourcecode/wordRegister.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 75267674262323637270672f21)
	(_entity
		(_time 1372368066647)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_generic (_internal width ~extSTD.STANDARD.NATURAL 0 32 \14\ (_entity ((i 14)))))
		(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in )(_event))))
		(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal WriteEnablexEI ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{width-1~downto~0}~12 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
		(_port (_internal DataInxDI ~STD_LOGIC_VECTOR{width-1~downto~0}~12 0 37 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{width-1~downto~0}~122 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal DataOutxDO ~STD_LOGIC_VECTOR{width-1~downto~0}~122 0 38 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{width-1~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_signal (_internal StatexDP ~STD_LOGIC_VECTOR{width-1~downto~0}~13 0 44 (_architecture (_uni ))))
		(_signal (_internal StatexDN ~STD_LOGIC_VECTOR{width-1~downto~0}~13 0 44 (_architecture (_uni ))))
		(_process
			(p_memless(_architecture 0 0 49 (_process (_simple)(_target(4)(6))(_sensitivity(2)(3)(5)))))
			(p_memorizing(_architecture 1 0 61 (_process (_target(5))(_sensitivity(0)(1)(6))(_dssslsensitivity 2))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . Behavioral 5 -1
	)
)
I 000051 55 2474          1374163559132 Behavioral
(_unit VHDL (timestampcounter 0 25 (behavioral 0 36 ))
	(_version v63)
	(_time 1374163559133 2013.07.18 18:05:59)
	(_source (\./../../sourcecode/timestampCounter.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code b4e7b4e0b9e3b4a2b2e0a7efe1)
	(_entity
		(_time 1372368069416)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal IncrementxSI ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal OverflowxSO ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_port (_internal DataxDO ~STD_LOGIC_VECTOR{13~downto~0}~12 0 33 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{14~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 14)(i 0))))))
		(_signal (_internal CountxDP ~STD_LOGIC_VECTOR{14~downto~0}~13 0 38 (_architecture (_uni ))))
		(_signal (_internal CountxDN ~STD_LOGIC_VECTOR{14~downto~0}~13 0 38 (_architecture (_uni ))))
		(_signal (_internal MSbDelayedxDN ~extieee.std_logic_1164.STD_LOGIC 0 40 (_architecture (_uni ))))
		(_signal (_internal MSbDelayedxDP ~extieee.std_logic_1164.STD_LOGIC 0 40 (_architecture (_uni ))))
		(_process
			(line__44(_architecture 0 0 44 (_assignment (_simple)(_alias((DataxDO)(CountxDP(d_13_0))))(_target(4))(_sensitivity(5(d_13_0))))))
			(line__49(_architecture 1 0 49 (_assignment (_simple)(_target(3))(_sensitivity(5(14))(8)))))
			(p_memless(_architecture 2 0 52 (_process (_simple)(_target(6)(7))(_sensitivity(5)(2)))))
			(p_memoryzing(_architecture 3 0 65 (_process (_target(5)(8))(_sensitivity(0)(1)(6)(7))(_dssslsensitivity 2))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33686018 33686018 131586 )
	)
	(_model . Behavioral 4 -1
	)
)
I 000051 55 3232          1374163559187 Behavioral
(_unit VHDL (fifostatemachine 0 25 (behavioral 0 53 ))
	(_version v63)
	(_time 1374163559188 2013.07.18 18:05:59)
	(_source (\./../../sourcecode/fifoStatemachine.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code f2a0f0a2f9a5a0e4a3fce1a9a7)
	(_entity
		(_time 1372368068503)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in )(_event))))
		(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in ))))
		(_port (_internal RunxSI ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal FifoTransactionxSO ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
		(_port (_internal FX2FifoInFullxSBI ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal FifoEmptyxSI ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
		(_port (_internal FifoReadxEO ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_out ))))
		(_port (_internal FX2FifoWritexEBO ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_out ))))
		(_port (_internal FX2FifoPktEndxSBO ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal FX2FifoAddressxDO ~STD_LOGIC_VECTOR{1~downto~0}~12 0 42 (_entity (_out ))))
		(_port (_internal IncEventCounterxSO ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_out ))))
		(_port (_internal ResetEventCounterxSO ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_out ))))
		(_port (_internal ResetEarlyPaketTimerxSO ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_out ))))
		(_port (_internal EarlyPaketTimerOverflowxSI ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_in ))))
		(_type (_internal state 0 54 (_enum1 stidle stearlypaket1 stsetupwrite1 stwrite (_to (i 0)(i 3)))))
		(_signal (_internal StatexDP state 0 57 (_architecture (_uni ))))
		(_signal (_internal StatexDN state 0 57 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR~13 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 1))))))
		(_constant (_internal EP2 ~STD_LOGIC_VECTOR~13 0 61 (_architecture (_string \"00"\))))
		(_type (_internal ~STD_LOGIC_VECTOR~131 0 62 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 1))))))
		(_constant (_internal EP6 ~STD_LOGIC_VECTOR~131 0 62 (_architecture (_string \"10"\))))
		(_process
			(p_memless(_architecture 0 0 68 (_process (_simple)(_target(3)(6)(7)(8)(9)(10)(11)(12)(15))(_sensitivity(2)(4)(5)(13)(14)))))
			(p_memoryzing(_architecture 1 0 127 (_process (_target(14))(_sensitivity(0)(1)(15))(_dssslsensitivity 2))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . Behavioral 2 -1
	)
)
I 000051 55 6993          1374163559245 Behavioral
(_unit VHDL (monitorstatemachine 0 25 (behavioral 0 68 ))
	(_version v63)
	(_time 1374163559246 2013.07.18 18:05:59)
	(_source (\./../../sourcecode/monitorStateMachine.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 217370257676203728272424677a72)
	(_entity
		(_time 1372368068804)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in )(_event))))
		(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in ))))
		(_port (_internal AERREQxSBI ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal AERACKxSBO ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
		(_port (_internal XxDI ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal UseLongAckxSI ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal FifoFullxSI ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in ))))
		(_port (_internal FifoWritexEO ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_out ))))
		(_port (_internal TimestampRegWritexEO ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_out ))))
		(_port (_internal AddressRegWritexEO ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal AddressTimestampSelectxSO ~STD_LOGIC_VECTOR{1~downto~0}~12 0 48 (_entity (_out ))))
		(_port (_internal ADCvalueReadyxSI ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_in ))))
		(_port (_internal ReadADCvaluexEO ~extieee.std_logic_1164.STD_LOGIC 0 52 (_entity (_out ))))
		(_port (_internal TimestampOverflowxSI ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_in ))))
		(_port (_internal TriggerxSI ~extieee.std_logic_1164.STD_LOGIC 0 58 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~122 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal AddressMSBxDO ~STD_LOGIC_VECTOR{1~downto~0}~122 0 61 (_entity (_out ))))
		(_port (_internal ResetTimestampxSBI ~extieee.std_logic_1164.STD_LOGIC 0 64 (_entity (_in ))))
		(_type (_internal state 0 69 (_enum1 stidle stwraddress stwrtime stwait stoverflow stresettimestamp stfifofull streqrelease stadc stadctime stwrtriggertime stwrtrigger (_to (i 0)(i 11)))))
		(_signal (_internal AERREQxSB ~extieee.std_logic_1164.STD_LOGIC 0 72 (_architecture (_uni ))))
		(_signal (_internal StatexDP state 0 75 (_architecture (_uni ))))
		(_signal (_internal StatexDN state 0 75 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 76 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal CountxDP ~STD_LOGIC_VECTOR{7~downto~0}~13 0 76 (_architecture (_uni ))))
		(_signal (_internal CountxDN ~STD_LOGIC_VECTOR{7~downto~0}~13 0 76 (_architecture (_uni ))))
		(_signal (_internal TriggerxDP ~extieee.std_logic_1164.STD_LOGIC 0 77 (_architecture (_uni ))))
		(_signal (_internal TriggerxDN ~extieee.std_logic_1164.STD_LOGIC 0 77 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 80 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal TimestampOverflowxDN ~STD_LOGIC_VECTOR{15~downto~0}~13 0 80 (_architecture (_uni ))))
		(_signal (_internal TimestampOverflowxDP ~STD_LOGIC_VECTOR{15~downto~0}~13 0 80 (_architecture (_uni ))))
		(_signal (_internal TimestampResetxDP ~extieee.std_logic_1164.STD_LOGIC 0 83 (_architecture (_uni ))))
		(_signal (_internal TimestampResetxDN ~extieee.std_logic_1164.STD_LOGIC 0 83 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 86 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal selectADC ~STD_LOGIC_VECTOR{1~downto~0}~13 0 86 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~132 0 87 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal selectaddress ~STD_LOGIC_VECTOR{1~downto~0}~132 0 87 (_architecture (_string \"01"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~134 0 88 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal selecttimestamp ~STD_LOGIC_VECTOR{1~downto~0}~134 0 88 (_architecture (_string \"00"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~136 0 89 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal selecttrigger ~STD_LOGIC_VECTOR{1~downto~0}~136 0 89 (_architecture (_string \"10"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~138 0 91 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal address ~STD_LOGIC_VECTOR{1~downto~0}~138 0 91 (_architecture (_string \"00"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1310 0 92 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal wrap ~STD_LOGIC_VECTOR{1~downto~0}~1310 0 92 (_architecture (_string \"10"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1312 0 93 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal timereset ~STD_LOGIC_VECTOR{1~downto~0}~1312 0 93 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 94 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal timestamp ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 94 (_architecture (_string \"01"\))))
		(_constant (_internal ackExtension ~extSTD.STANDARD.INTEGER 0 96 (_architecture ((i 5)))))
		(_process
			(line__99(_architecture 0 0 99 (_assignment (_simple)(_alias((AERREQxSB)(AERREQxSBI)))(_target(17))(_sensitivity(2)))))
			(p_memless(_architecture 1 0 102 (_process (_simple)(_target(3)(7)(8)(9)(10)(12)(15)(19)(21)(23)(24)(27))(_sensitivity(4)(5)(6)(11)(13)(14)(16)(17)(18)(20)(22)(25)(26)))))
			(p_memoryzing(_architecture 2 0 273 (_process (_target(18)(20)(22)(25)(26))(_sensitivity(0)(1)(19)(21)(23)(24)(27))(_dssslsensitivity 2))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_static
		(33686018 33686018 )
		(33686018 33686018 33686018 33686018 )
		(33686018 33686018 33686018 33686018 )
		(33686018 33686018 )
		(33686018 33686018 )
		(33686018 33686018 )
		(33686018 33686018 33686018 33686018 )
	)
	(_model . Behavioral 3 -1
	)
)
I 000051 55 2362          1374163559305 Behavioral
(_unit VHDL (shiftregister 0 30 (behavioral 0 42 ))
	(_version v63)
	(_time 1374163559306 2013.07.18 18:05:59)
	(_source (\./../../sourcecode/shiftRegister.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 5f0c595c010802495a5d4b040c)
	(_entity
		(_time 1372368071005)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_generic (_internal width ~extSTD.STANDARD.NATURAL 0 32 \32\ (_entity ((i 32)))))
		(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in )(_event))))
		(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal LatchxEI ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in )(_event))))
		(_port (_internal DxDI ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ))))
		(_port (_internal QxDO ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{width-1~downto~0}~12 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal DataOutxDO ~STD_LOGIC_VECTOR{width-1~downto~0}~12 0 39 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{width-1~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_signal (_internal StatexD ~STD_LOGIC_VECTOR{width-1~downto~0}~13 0 45 (_architecture (_uni ))))
		(_process
			(p_latch(_architecture 0 0 50 (_process (_target(5))(_sensitivity(1)(2)(6))(_dssslsensitivity 2))))
			(line__60(_architecture 1 0 60 (_assignment (_simple)(_target(4))(_sensitivity(6(_index 5)))(_read(6(_index 6))))))
			(p_memorizing(_architecture 2 0 63 (_process (_simple)(_target(6(0))(6(_range 7))(6))(_sensitivity(0)(1))(_read(6(_range 8))(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . Behavioral 9 -1
	)
)
I 000051 55 1935          1374163559361 Behavioral
(_unit VHDL (eventcounter 0 26 (behavioral 0 35 ))
	(_version v63)
	(_time 1374163559362 2013.07.18 18:05:59)
	(_source (\./../../sourcecode/eventCounter.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 9ecc9e90cdc9cf88c89c8ac4cc)
	(_entity
		(_time 1372368068203)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal ClearxSI ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal IncrementxSI ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal OverflowxSO ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{8~downto~0}~13 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_signal (_internal CountxDP ~STD_LOGIC_VECTOR{8~downto~0}~13 0 37 (_architecture (_uni ))))
		(_signal (_internal CountxDN ~STD_LOGIC_VECTOR{8~downto~0}~13 0 37 (_architecture (_uni ))))
		(_process
			(p_memoryless(_architecture 0 0 41 (_process (_simple)(_target(4)(6))(_sensitivity(2)(3)(5)))))
			(p_memoryzing(_architecture 1 0 61 (_process (_target(5))(_sensitivity(0)(1)(6))(_dssslsensitivity 2))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33686018 2 )
		(33686018 33686018 2 )
		(33686018 33686018 2 )
	)
	(_model . Behavioral 2 -1
	)
)
I 000050 55 19399         1374163559433 Structure
(_unit VHDL (aerfifo 0 14 (structure 0 30 ))
	(_version v63)
	(_time 1374163559434 2013.07.18 18:05:59)
	(_source (\./../../sourcecode/AERfifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(machxo(components)))
	(_code dc8ed88e8a8a8aca898fc5868b)
	(_entity
		(_time 1372368066962)
		(_use (std(standard))(ieee(std_logic_1164))(machxo(components)))
	)
	(_component
		(fifo8ka
			(_object
				(_generic (_internal FULLPOINTER1 ~STD_LOGIC_VECTOR{13~downto~0}~13 0 47 (_entity -1 )))
				(_generic (_internal FULLPOINTER ~STD_LOGIC_VECTOR{13~downto~0}~132 0 48 (_entity -1 )))
				(_generic (_internal AFPOINTER1 ~STD_LOGIC_VECTOR{13~downto~0}~134 0 49 (_entity -1 )))
				(_generic (_internal AEPOINTER1 ~STD_LOGIC_VECTOR{13~downto~0}~136 0 50 (_entity -1 )))
				(_generic (_internal AFPOINTER ~STD_LOGIC_VECTOR{13~downto~0}~138 0 51 (_entity -1 )))
				(_generic (_internal AEPOINTER ~STD_LOGIC_VECTOR{13~downto~0}~1310 0 52 (_entity -1 )))
				(_generic (_internal CSDECODE_R ~STD_LOGIC_VECTOR{1~downto~0}~13 0 53 (_entity -1 )))
				(_generic (_internal CSDECODE_W ~STD_LOGIC_VECTOR{1~downto~0}~1312 0 54 (_entity -1 )))
				(_generic (_internal RESETMODE ~STRING~13 0 55 (_entity -1 )))
				(_generic (_internal REGMODE ~STRING~1313 0 55 (_entity -1 )))
				(_generic (_internal DATA_WIDTH_R ~extSTD.STANDARD.INTEGER 0 56 (_entity -1 )))
				(_generic (_internal DATA_WIDTH_W ~extSTD.STANDARD.INTEGER 0 56 (_entity -1 )))
				(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 58 (_entity (_in ))))
				(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 58 (_entity (_in ))))
				(_port (_internal DI2 ~extieee.std_logic_1164.STD_LOGIC 0 58 (_entity (_in ))))
				(_port (_internal DI3 ~extieee.std_logic_1164.STD_LOGIC 0 59 (_entity (_in ))))
				(_port (_internal DI4 ~extieee.std_logic_1164.STD_LOGIC 0 59 (_entity (_in ))))
				(_port (_internal DI5 ~extieee.std_logic_1164.STD_LOGIC 0 59 (_entity (_in ))))
				(_port (_internal DI6 ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_in ))))
				(_port (_internal DI7 ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_in ))))
				(_port (_internal DI8 ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_in ))))
				(_port (_internal DI9 ~extieee.std_logic_1164.STD_LOGIC 0 61 (_entity (_in ))))
				(_port (_internal DI10 ~extieee.std_logic_1164.STD_LOGIC 0 61 (_entity (_in ))))
				(_port (_internal DI11 ~extieee.std_logic_1164.STD_LOGIC 0 61 (_entity (_in ))))
				(_port (_internal DI12 ~extieee.std_logic_1164.STD_LOGIC 0 62 (_entity (_in ))))
				(_port (_internal DI13 ~extieee.std_logic_1164.STD_LOGIC 0 62 (_entity (_in ))))
				(_port (_internal DI14 ~extieee.std_logic_1164.STD_LOGIC 0 63 (_entity (_in ))))
				(_port (_internal DI15 ~extieee.std_logic_1164.STD_LOGIC 0 63 (_entity (_in ))))
				(_port (_internal DI16 ~extieee.std_logic_1164.STD_LOGIC 0 64 (_entity (_in ))))
				(_port (_internal DI17 ~extieee.std_logic_1164.STD_LOGIC 0 64 (_entity (_in ))))
				(_port (_internal DI18 ~extieee.std_logic_1164.STD_LOGIC 0 65 (_entity (_in ))))
				(_port (_internal DI19 ~extieee.std_logic_1164.STD_LOGIC 0 65 (_entity (_in ))))
				(_port (_internal DI20 ~extieee.std_logic_1164.STD_LOGIC 0 66 (_entity (_in ))))
				(_port (_internal DI21 ~extieee.std_logic_1164.STD_LOGIC 0 66 (_entity (_in ))))
				(_port (_internal DI22 ~extieee.std_logic_1164.STD_LOGIC 0 67 (_entity (_in ))))
				(_port (_internal DI23 ~extieee.std_logic_1164.STD_LOGIC 0 67 (_entity (_in ))))
				(_port (_internal DI24 ~extieee.std_logic_1164.STD_LOGIC 0 68 (_entity (_in ))))
				(_port (_internal DI25 ~extieee.std_logic_1164.STD_LOGIC 0 68 (_entity (_in ))))
				(_port (_internal DI26 ~extieee.std_logic_1164.STD_LOGIC 0 69 (_entity (_in ))))
				(_port (_internal DI27 ~extieee.std_logic_1164.STD_LOGIC 0 69 (_entity (_in ))))
				(_port (_internal DI28 ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_in ))))
				(_port (_internal DI29 ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_in ))))
				(_port (_internal DI30 ~extieee.std_logic_1164.STD_LOGIC 0 71 (_entity (_in ))))
				(_port (_internal DI31 ~extieee.std_logic_1164.STD_LOGIC 0 71 (_entity (_in ))))
				(_port (_internal DI32 ~extieee.std_logic_1164.STD_LOGIC 0 72 (_entity (_in ))))
				(_port (_internal DI33 ~extieee.std_logic_1164.STD_LOGIC 0 72 (_entity (_in ))))
				(_port (_internal DI34 ~extieee.std_logic_1164.STD_LOGIC 0 73 (_entity (_in ))))
				(_port (_internal DI35 ~extieee.std_logic_1164.STD_LOGIC 0 73 (_entity (_in ))))
				(_port (_internal FULLI ~extieee.std_logic_1164.STD_LOGIC 0 74 (_entity (_in ))))
				(_port (_internal CSW0 ~extieee.std_logic_1164.STD_LOGIC 0 74 (_entity (_in ))))
				(_port (_internal CSW1 ~extieee.std_logic_1164.STD_LOGIC 0 75 (_entity (_in ))))
				(_port (_internal EMPTYI ~extieee.std_logic_1164.STD_LOGIC 0 75 (_entity (_in ))))
				(_port (_internal CSR0 ~extieee.std_logic_1164.STD_LOGIC 0 76 (_entity (_in ))))
				(_port (_internal CSR1 ~extieee.std_logic_1164.STD_LOGIC 0 76 (_entity (_in ))))
				(_port (_internal WE ~extieee.std_logic_1164.STD_LOGIC 0 76 (_entity (_in ))))
				(_port (_internal RE ~extieee.std_logic_1164.STD_LOGIC 0 77 (_entity (_in ))))
				(_port (_internal CLKW ~extieee.std_logic_1164.STD_LOGIC 0 77 (_entity (_in ))))
				(_port (_internal CLKR ~extieee.std_logic_1164.STD_LOGIC 0 77 (_entity (_in ))))
				(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 78 (_entity (_in ))))
				(_port (_internal RPRST ~extieee.std_logic_1164.STD_LOGIC 0 78 (_entity (_in ))))
				(_port (_internal DO0 ~extieee.std_logic_1164.STD_LOGIC 0 79 (_entity (_out ))))
				(_port (_internal DO1 ~extieee.std_logic_1164.STD_LOGIC 0 79 (_entity (_out ))))
				(_port (_internal DO2 ~extieee.std_logic_1164.STD_LOGIC 0 80 (_entity (_out ))))
				(_port (_internal DO3 ~extieee.std_logic_1164.STD_LOGIC 0 80 (_entity (_out ))))
				(_port (_internal DO4 ~extieee.std_logic_1164.STD_LOGIC 0 81 (_entity (_out ))))
				(_port (_internal DO5 ~extieee.std_logic_1164.STD_LOGIC 0 81 (_entity (_out ))))
				(_port (_internal DO6 ~extieee.std_logic_1164.STD_LOGIC 0 82 (_entity (_out ))))
				(_port (_internal DO7 ~extieee.std_logic_1164.STD_LOGIC 0 82 (_entity (_out ))))
				(_port (_internal DO8 ~extieee.std_logic_1164.STD_LOGIC 0 83 (_entity (_out ))))
				(_port (_internal DO9 ~extieee.std_logic_1164.STD_LOGIC 0 83 (_entity (_out ))))
				(_port (_internal DO10 ~extieee.std_logic_1164.STD_LOGIC 0 84 (_entity (_out ))))
				(_port (_internal DO11 ~extieee.std_logic_1164.STD_LOGIC 0 84 (_entity (_out ))))
				(_port (_internal DO12 ~extieee.std_logic_1164.STD_LOGIC 0 85 (_entity (_out ))))
				(_port (_internal DO13 ~extieee.std_logic_1164.STD_LOGIC 0 85 (_entity (_out ))))
				(_port (_internal DO14 ~extieee.std_logic_1164.STD_LOGIC 0 86 (_entity (_out ))))
				(_port (_internal DO15 ~extieee.std_logic_1164.STD_LOGIC 0 86 (_entity (_out ))))
				(_port (_internal DO16 ~extieee.std_logic_1164.STD_LOGIC 0 87 (_entity (_out ))))
				(_port (_internal DO17 ~extieee.std_logic_1164.STD_LOGIC 0 87 (_entity (_out ))))
				(_port (_internal DO18 ~extieee.std_logic_1164.STD_LOGIC 0 88 (_entity (_out ))))
				(_port (_internal DO19 ~extieee.std_logic_1164.STD_LOGIC 0 88 (_entity (_out ))))
				(_port (_internal DO20 ~extieee.std_logic_1164.STD_LOGIC 0 89 (_entity (_out ))))
				(_port (_internal DO21 ~extieee.std_logic_1164.STD_LOGIC 0 89 (_entity (_out ))))
				(_port (_internal DO22 ~extieee.std_logic_1164.STD_LOGIC 0 90 (_entity (_out ))))
				(_port (_internal DO23 ~extieee.std_logic_1164.STD_LOGIC 0 90 (_entity (_out ))))
				(_port (_internal DO24 ~extieee.std_logic_1164.STD_LOGIC 0 91 (_entity (_out ))))
				(_port (_internal DO25 ~extieee.std_logic_1164.STD_LOGIC 0 91 (_entity (_out ))))
				(_port (_internal DO26 ~extieee.std_logic_1164.STD_LOGIC 0 92 (_entity (_out ))))
				(_port (_internal DO27 ~extieee.std_logic_1164.STD_LOGIC 0 92 (_entity (_out ))))
				(_port (_internal DO28 ~extieee.std_logic_1164.STD_LOGIC 0 93 (_entity (_out ))))
				(_port (_internal DO29 ~extieee.std_logic_1164.STD_LOGIC 0 93 (_entity (_out ))))
				(_port (_internal DO30 ~extieee.std_logic_1164.STD_LOGIC 0 94 (_entity (_out ))))
				(_port (_internal DO31 ~extieee.std_logic_1164.STD_LOGIC 0 94 (_entity (_out ))))
				(_port (_internal DO32 ~extieee.std_logic_1164.STD_LOGIC 0 95 (_entity (_out ))))
				(_port (_internal DO33 ~extieee.std_logic_1164.STD_LOGIC 0 95 (_entity (_out ))))
				(_port (_internal DO34 ~extieee.std_logic_1164.STD_LOGIC 0 96 (_entity (_out ))))
				(_port (_internal DO35 ~extieee.std_logic_1164.STD_LOGIC 0 96 (_entity (_out ))))
				(_port (_internal EF ~extieee.std_logic_1164.STD_LOGIC 0 97 (_entity (_out ))))
				(_port (_internal AEF ~extieee.std_logic_1164.STD_LOGIC 0 97 (_entity (_out ))))
				(_port (_internal AFF ~extieee.std_logic_1164.STD_LOGIC 0 97 (_entity (_out ))))
				(_port (_internal FF ~extieee.std_logic_1164.STD_LOGIC 0 98 (_entity (_out ))))
			)
		)
		(vhi
			(_object
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_out ))))
			)
		)
		(vlo
			(_object
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_out ))))
			)
		)
	)
	(_instantiation AERfifo_0_1 0 140 (_component fifo8ka )
		(_generic
			((FULLPOINTER1)(_string \"01111111110001"\))
			((FULLPOINTER)(_string \"01111111111001"\))
			((AFPOINTER1)(_string \"00011111010001"\))
			((AEPOINTER1)(_string \"00000001011111"\))
			((AFPOINTER)(_string \"00011111011001"\))
			((AEPOINTER)(_string \"00000001010111"\))
			((CSDECODE_R)(_string \"11"\))
			((CSDECODE_W)(_string \"11"\))
			((RESETMODE)(_string \"ASYNC"\))
			((REGMODE)(_string \"NOREG"\))
			((DATA_WIDTH_R)((i 9)))
			((DATA_WIDTH_W)((i 9)))
		)
		(_port
			((DI0)(Data(0)))
			((DI1)(Data(1)))
			((DI2)(Data(2)))
			((DI3)(Data(3)))
			((DI4)(Data(4)))
			((DI5)(Data(5)))
			((DI6)(Data(6)))
			((DI7)(Data(7)))
			((DI8)(Data(8)))
			((DI9)(scuba_vlo))
			((DI10)(scuba_vlo))
			((DI11)(scuba_vlo))
			((DI12)(scuba_vlo))
			((DI13)(scuba_vlo))
			((DI14)(scuba_vlo))
			((DI15)(scuba_vlo))
			((DI16)(scuba_vlo))
			((DI17)(scuba_vlo))
			((DI18)(scuba_vlo))
			((DI19)(scuba_vlo))
			((DI20)(scuba_vlo))
			((DI21)(scuba_vlo))
			((DI22)(scuba_vlo))
			((DI23)(scuba_vlo))
			((DI24)(scuba_vlo))
			((DI25)(scuba_vlo))
			((DI26)(scuba_vlo))
			((DI27)(scuba_vlo))
			((DI28)(scuba_vlo))
			((DI29)(scuba_vlo))
			((DI30)(scuba_vlo))
			((DI31)(scuba_vlo))
			((DI32)(scuba_vlo))
			((DI33)(scuba_vlo))
			((DI34)(scuba_vlo))
			((DI35)(scuba_vlo))
			((FULLI)(Full_int))
			((CSW0)(scuba_vhi))
			((CSW1)(scuba_vhi))
			((EMPTYI)(Empty_int))
			((CSR0)(scuba_vhi))
			((CSR1)(scuba_vhi))
			((WE)(WrEn))
			((RE)(RdEn))
			((CLKW)(WrClock))
			((CLKR)(RdClock))
			((RST)(Reset))
			((RPRST)(RPReset))
			((DO0)(Q(0)))
			((DO1)(Q(1)))
			((DO2)(Q(2)))
			((DO3)(Q(3)))
			((DO4)(Q(4)))
			((DO5)(Q(5)))
			((DO6)(Q(6)))
			((DO7)(Q(7)))
			((DO8)(Q(8)))
			((DO9)(_open))
			((DO10)(_open))
			((DO11)(_open))
			((DO12)(_open))
			((DO13)(_open))
			((DO14)(_open))
			((DO15)(_open))
			((DO16)(_open))
			((DO17)(_open))
			((DO18)(_open))
			((DO19)(_open))
			((DO20)(_open))
			((DO21)(_open))
			((DO22)(_open))
			((DO23)(_open))
			((DO24)(_open))
			((DO25)(_open))
			((DO26)(_open))
			((DO27)(_open))
			((DO28)(_open))
			((DO29)(_open))
			((DO30)(_open))
			((DO31)(_open))
			((DO32)(_open))
			((DO33)(_open))
			((DO34)(_open))
			((DO35)(_open))
			((EF)(Empty_int))
			((AEF)(AlmostEmpty))
			((AFF)(AlmostFull))
			((FF)(Full_int))
		)
		(_use (_entity machxo fifo8ka)
			(_generic
				((DATA_WIDTH_W)((i 9)))
				((DATA_WIDTH_R)((i 9)))
				((REGMODE)(_string \"NOREG"\))
				((RESETMODE)(_string \"ASYNC"\))
				((CSDECODE_W)(_string \"11"\))
				((CSDECODE_R)(_string \"11"\))
				((AEPOINTER)(_string \"00000001010111"\))
				((AEPOINTER1)(_string \"00000001011111"\))
				((AFPOINTER)(_string \"00011111011001"\))
				((AFPOINTER1)(_string \"00011111010001"\))
				((FULLPOINTER)(_string \"01111111111001"\))
				((FULLPOINTER1)(_string \"01111111110001"\))
			)
		)
	)
	(_instantiation scuba_vhi_inst 0 173 (_component vhi )
		(_port
			((Z)(scuba_vhi))
		)
		(_use (_entity machxo vhi)
		)
	)
	(_instantiation scuba_vlo_inst 0 176 (_component vlo )
		(_port
			((Z)(scuba_vlo))
		)
		(_use (_entity machxo vlo)
		)
	)
	(_instantiation AERfifo_1_0 0 179 (_component fifo8ka )
		(_generic
			((FULLPOINTER1)(_string \"00000000000000"\))
			((FULLPOINTER)(_string \"11111111111111"\))
			((AFPOINTER1)(_string \"00000000000000"\))
			((AEPOINTER1)(_string \"00000000000000"\))
			((AFPOINTER)(_string \"11111111111111"\))
			((AEPOINTER)(_string \"11111111111111"\))
			((CSDECODE_R)(_string \"11"\))
			((CSDECODE_W)(_string \"11"\))
			((RESETMODE)(_string \"ASYNC"\))
			((REGMODE)(_string \"NOREG"\))
			((DATA_WIDTH_R)((i 9)))
			((DATA_WIDTH_W)((i 9)))
		)
		(_port
			((DI0)(Data(9)))
			((DI1)(Data(10)))
			((DI2)(Data(11)))
			((DI3)(Data(12)))
			((DI4)(Data(13)))
			((DI5)(Data(14)))
			((DI6)(Data(15)))
			((DI7)(scuba_vlo))
			((DI8)(scuba_vlo))
			((DI9)(scuba_vlo))
			((DI10)(scuba_vlo))
			((DI11)(scuba_vlo))
			((DI12)(scuba_vlo))
			((DI13)(scuba_vlo))
			((DI14)(scuba_vlo))
			((DI15)(scuba_vlo))
			((DI16)(scuba_vlo))
			((DI17)(scuba_vlo))
			((DI18)(scuba_vlo))
			((DI19)(scuba_vlo))
			((DI20)(scuba_vlo))
			((DI21)(scuba_vlo))
			((DI22)(scuba_vlo))
			((DI23)(scuba_vlo))
			((DI24)(scuba_vlo))
			((DI25)(scuba_vlo))
			((DI26)(scuba_vlo))
			((DI27)(scuba_vlo))
			((DI28)(scuba_vlo))
			((DI29)(scuba_vlo))
			((DI30)(scuba_vlo))
			((DI31)(scuba_vlo))
			((DI32)(scuba_vlo))
			((DI33)(scuba_vlo))
			((DI34)(scuba_vlo))
			((DI35)(scuba_vlo))
			((FULLI)(Full_int))
			((CSW0)(scuba_vhi))
			((CSW1)(scuba_vhi))
			((EMPTYI)(Empty_int))
			((CSR0)(scuba_vhi))
			((CSR1)(scuba_vhi))
			((WE)(WrEn))
			((RE)(RdEn))
			((CLKW)(WrClock))
			((CLKR)(RdClock))
			((RST)(Reset))
			((RPRST)(RPReset))
			((DO0)(Q(9)))
			((DO1)(Q(10)))
			((DO2)(Q(11)))
			((DO3)(Q(12)))
			((DO4)(Q(13)))
			((DO5)(Q(14)))
			((DO6)(Q(15)))
			((DO7)(_open))
			((DO8)(_open))
			((DO9)(_open))
			((DO10)(_open))
			((DO11)(_open))
			((DO12)(_open))
			((DO13)(_open))
			((DO14)(_open))
			((DO15)(_open))
			((DO16)(_open))
			((DO17)(_open))
			((DO18)(_open))
			((DO19)(_open))
			((DO20)(_open))
			((DO21)(_open))
			((DO22)(_open))
			((DO23)(_open))
			((DO24)(_open))
			((DO25)(_open))
			((DO26)(_open))
			((DO27)(_open))
			((DO28)(_open))
			((DO29)(_open))
			((DO30)(_open))
			((DO31)(_open))
			((DO32)(_open))
			((DO33)(_open))
			((DO34)(_open))
			((DO35)(_open))
			((EF)(_open))
			((AEF)(_open))
			((AFF)(_open))
			((FF)(_open))
		)
		(_use (_entity machxo fifo8ka)
			(_generic
				((DATA_WIDTH_W)((i 9)))
				((DATA_WIDTH_R)((i 9)))
				((REGMODE)(_string \"NOREG"\))
				((RESETMODE)(_string \"ASYNC"\))
				((CSDECODE_W)(_string \"11"\))
				((CSDECODE_R)(_string \"11"\))
				((AEPOINTER)(_string \"11111111111111"\))
				((AEPOINTER1)(_string \"00000000000000"\))
				((AFPOINTER)(_string \"11111111111111"\))
				((AFPOINTER1)(_string \"00000000000000"\))
				((FULLPOINTER)(_string \"11111111111111"\))
				((FULLPOINTER1)(_string \"00000000000000"\))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal Data ~STD_LOGIC_VECTOR{15~downto~0}~12 0 16 (_entity (_in ))))
		(_port (_internal WrClock ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
		(_port (_internal RdClock ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
		(_port (_internal WrEn ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_in ))))
		(_port (_internal RdEn ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_in ))))
		(_port (_internal Reset ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_in ))))
		(_port (_internal RPReset ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal Q ~STD_LOGIC_VECTOR{15~downto~0}~122 0 23 (_entity (_out ))))
		(_port (_internal Empty ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_out ))))
		(_port (_internal Full ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_out ))))
		(_port (_internal AlmostEmpty ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_out ))))
		(_port (_internal AlmostFull ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_out ))))
		(_signal (_internal scuba_vhi ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_signal (_internal Empty_int ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal Full_int ~extieee.std_logic_1164.STD_LOGIC 0 35 (_architecture (_uni ))))
		(_signal (_internal scuba_vlo ~extieee.std_logic_1164.STD_LOGIC 0 36 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~13 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~132 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~134 0 49 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~136 0 50 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~138 0 51 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~1310 0 52 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 53 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1312 0 54 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_type (_internal ~STRING~13 0 55 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_type (_internal ~STRING~1313 0 55 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_process
			(line__211(_architecture 0 0 211 (_assignment (_simple)(_alias((Empty)(Empty_int)))(_target(8))(_sensitivity(13)))))
			(line__212(_architecture 1 0 212 (_assignment (_simple)(_alias((Full)(Full_int)))(_target(9))(_sensitivity(14)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_model . Structure 2 -1
	)
)
I 000033 55 1433 0 structure_con
(_configuration VHDL (structure_con 0 217 (AERfifo))
	(_version v63)
	(_time 1374163559444 2013.07.18 18:05:59)
	(_source (\./../../sourcecode/AERfifo.vhd\))
	(_use (std(standard))(machxo(components))(ieee(std_logic_1164)))
	(_code ecbfeabebbbabafbe9e2ffb7b9)
	(_architecture Structure
		(_instantiation AERfifo_0_1
			(_entity machxo fifo8ka V
				(_generic
					((DATA_WIDTH_W)(_code 0))
					((DATA_WIDTH_R)(_code 1))
					((REGMODE)(_code 2))
					((RESETMODE)(_code 3))
					((CSDECODE_W)(_code 4))
					((CSDECODE_R)(_code 5))
					((AEPOINTER)(_code 6))
					((AEPOINTER1)(_code 7))
					((AFPOINTER)(_code 8))
					((AFPOINTER1)(_code 9))
					((FULLPOINTER)(_code 10))
					((FULLPOINTER1)(_code 11))
				)
			)
		)
		(_instantiation scuba_vhi_inst
			(_entity machxo vhi V
			)
		)
		(_instantiation scuba_vlo_inst
			(_entity machxo vlo V
			)
		)
		(_instantiation AERfifo_1_0
			(_entity machxo fifo8ka V
				(_generic
					((DATA_WIDTH_W)(_code 12))
					((DATA_WIDTH_R)(_code 13))
					((REGMODE)(_code 14))
					((RESETMODE)(_code 15))
					((CSDECODE_W)(_code 16))
					((CSDECODE_R)(_code 17))
					((AEPOINTER)(_code 18))
					((AEPOINTER1)(_code 19))
					((AFPOINTER)(_code 20))
					((AFPOINTER1)(_code 21))
					((FULLPOINTER)(_code 22))
					((FULLPOINTER1)(_code 23))
				)
			)
		)
		(_model . Structure_CON__AERfifo__Structure__code__0 24 -1
		)
	)
)
I 000050 55 5069          1374163559521 Structure
(_unit VHDL (clockgen 0 14 (structure 0 24 ))
	(_version v63)
	(_time 1374163559522 2013.07.18 18:05:59)
	(_source (\./../../sourcecode/clockgen.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(machxo(components)))
	(_code 3a683f3f386d382c3c3478606c)
	(_entity
		(_time 1372368067259)
		(_use (std(standard))(ieee(std_logic_1164))(machxo(components)))
	)
	(_component
		(vlo
			(_object
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
			)
		)
		(ehxpllc
			(_object
				(_generic (_internal DUTY ~extSTD.STANDARD.INTEGER 0 36 (_entity -1 )))
				(_generic (_internal PHASEADJ ~extSTD.STANDARD.INTEGER 0 36 (_entity -1 )))
				(_generic (_internal DELAY_CNTL ~STRING~13 0 37 (_entity -1 )))
				(_generic (_internal CLKOK_DIV ~extSTD.STANDARD.INTEGER 0 37 (_entity -1 )))
				(_generic (_internal FDEL ~extSTD.STANDARD.INTEGER 0 38 (_entity -1 )))
				(_generic (_internal CLKFB_DIV ~extSTD.STANDARD.INTEGER 0 38 (_entity -1 )))
				(_generic (_internal CLKOP_DIV ~extSTD.STANDARD.INTEGER 0 39 (_entity -1 )))
				(_generic (_internal CLKI_DIV ~extSTD.STANDARD.INTEGER 0 39 (_entity -1 )))
				(_port (_internal CLKI ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ))))
				(_port (_internal CLKFB ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ))))
				(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ))))
				(_port (_internal DDAMODE ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_in ))))
				(_port (_internal DDAIZR ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_in ))))
				(_port (_internal DDAILAG ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_in ))))
				(_port (_internal DDAIDEL0 ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ))))
				(_port (_internal DDAIDEL1 ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ))))
				(_port (_internal DDAIDEL2 ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ))))
				(_port (_internal CLKOP ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_out ))))
				(_port (_internal CLKOS ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_out ))))
				(_port (_internal CLKOK ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_out ))))
				(_port (_internal CLKINTFB ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_out ))))
				(_port (_internal LOCK ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_out ))))
			)
		)
	)
	(_instantiation scuba_vlo_inst 0 79 (_component vlo )
		(_port
			((Z)(scuba_vlo))
		)
		(_use (_entity machxo vlo)
		)
	)
	(_instantiation PLLCInst_0 0 82 (_component ehxpllc )
		(_generic
			((DUTY)((i 4)))
			((PHASEADJ)((i 0)))
			((DELAY_CNTL)(_string \"STATIC"\))
			((CLKOK_DIV)((i 2)))
			((FDEL)((i 0)))
			((CLKFB_DIV)((i 3)))
			((CLKOP_DIV)((i 8)))
			((CLKI_DIV)((i 1)))
		)
		(_port
			((CLKI)(CLK))
			((CLKFB)(CLKOP_t))
			((RST)(RESET))
			((DDAMODE)(scuba_vlo))
			((DDAIZR)(scuba_vlo))
			((DDAILAG)(scuba_vlo))
			((DDAIDEL0)(scuba_vlo))
			((DDAIDEL1)(scuba_vlo))
			((DDAIDEL2)(scuba_vlo))
			((CLKOP)(CLKOP_t))
			((CLKOS)(_open))
			((CLKOK)(_open))
			((CLKINTFB)(_open))
			((LOCK)(LOCK))
		)
		(_use (_entity machxo ehxpllc)
			(_generic
				((CLKI_DIV)((i 1)))
				((CLKFB_DIV)((i 3)))
				((CLKOP_DIV)((i 8)))
				((CLKOK_DIV)((i 2)))
				((PHASEADJ)((i 0)))
				((FDEL)((i 0)))
				((DUTY)((i 4)))
				((DELAY_CNTL)(_string \"STATIC"\))
			)
			(_port
				((clki)(CLKI))
				((clkfb)(CLKFB))
				((rst)(RST))
				((ddamode)(DDAMODE))
				((ddaizr)(DDAIZR))
				((ddailag)(DDAILAG))
				((ddaidel0)(DDAIDEL0))
				((ddaidel1)(DDAIDEL1))
				((ddaidel2)(DDAIDEL2))
				((clkos)(CLKOS))
				((clkop)(CLKOP))
				((clkok)(CLKOK))
				((lock)(LOCK))
				((clkintfb)(CLKINTFB))
			)
		)
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
		(_port (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
		(_port (_internal CLKOP ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_out ))))
		(_port (_internal LOCK ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_out ))))
		(_signal (_internal scuba_vlo ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ))))
		(_signal (_internal CLKOP_t ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_type (_internal ~STRING~13 0 37 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_process
			(line__94(_architecture 0 0 94 (_assignment (_simple)(_alias((CLKOP)(CLKOP_t)))(_target(2))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
	)
	(_model . Structure 1 -1
	)
)
I 000033 55 1120 0 structure_con
(_configuration VHDL (structure_con 0 99 (clockgen))
	(_version v63)
	(_time 1374163559529 2013.07.18 18:05:59)
	(_source (\./../../sourcecode/clockgen.vhd\))
	(_use (std(standard))(machxo(components))(ieee(std_logic_1164)))
	(_code 491a4c4a441f1f5e4c485a121c)
	(_architecture Structure
		(_instantiation scuba_vlo_inst
			(_entity machxo vlo V
			)
		)
		(_instantiation PLLCInst_0
			(_entity machxo ehxpllc V
				(_generic
					((CLKI_DIV)(_code 0))
					((CLKFB_DIV)(_code 1))
					((CLKOP_DIV)(_code 2))
					((CLKOK_DIV)(_code 3))
					((PHASEADJ)(_code 4))
					((FDEL)(_code 5))
					((DUTY)(_code 6))
					((DELAY_CNTL)(_code 7))
				)
				(_port
					((clki)(CLKI))
					((clkfb)(CLKFB))
					((rst)(RST))
					((ddamode)(DDAMODE))
					((ddaizr)(DDAIZR))
					((ddailag)(DDAILAG))
					((ddaidel0)(DDAIDEL0))
					((ddaidel1)(DDAIDEL1))
					((ddaidel2)(DDAIDEL2))
					((clkos)(CLKOS))
					((clkop)(CLKOP))
					((clkok)(CLKOK))
					((lock)(LOCK))
					((clkintfb)(CLKINTFB))
				)
			)
		)
		(_model . Structure_CON__clockgen__Structure__code__0 8 -1
		)
	)
)
I 000051 55 1879          1374163559588 Behavioral
(_unit VHDL (earlypakettimer 0 25 (behavioral 0 33 ))
	(_version v63)
	(_time 1374163559589 2013.07.18 18:05:59)
	(_source (\./../../sourcecode/earlyPaketTimer.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 782a7b79712e2e6e287f612329)
	(_entity
		(_time 1372368067550)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in )(_event))))
		(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in ))))
		(_port (_internal ClearxSI ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal TimerExpiredxSO ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{20~downto~0}~13 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 20)(i 0))))))
		(_signal (_internal CountxDN ~STD_LOGIC_VECTOR{20~downto~0}~13 0 36 (_architecture (_uni ))))
		(_signal (_internal CountxDP ~STD_LOGIC_VECTOR{20~downto~0}~13 0 36 (_architecture (_uni ))))
		(_process
			(p_memless(_architecture 0 0 41 (_process (_simple)(_target(3)(4))(_sensitivity(2)(5)))))
			(p_memoryzing(_architecture 1 0 55 (_process (_target(5))(_sensitivity(0)(1)(4))(_dssslsensitivity 2))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 33686018 2 )
	)
	(_model . Behavioral 2 -1
	)
)
I 000051 55 2661          1374163559645 Behavioral
(_unit VHDL (cdvsresetstatemachine 0 25 (behavioral 0 37 ))
	(_version v63)
	(_time 1374163559646 2013.07.18 18:05:59)
	(_source (\./../../sourcecode/cDVSResetStateMachine.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code b6e4b3e2b4e0e4a1b3b7a4ece2)
	(_entity
		(_time 1372368070692)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in )(_event))))
		(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in ))))
		(_port (_internal AERackxSBI ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal RxcolGxSI ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal cDVSresetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal CDVSresetxRBO ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ))))
		(_type (_internal state 0 38 (_enum1 stidle stevent stresetcdvs (_to (i 0)(i 2)))))
		(_signal (_internal StatexDP state 0 42 (_architecture (_uni ))))
		(_signal (_internal StatexDN state 0 42 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{18~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 18)(i 0))))))
		(_signal (_internal CountxDP ~STD_LOGIC_VECTOR{18~downto~0}~13 0 45 (_architecture (_uni ))))
		(_signal (_internal CountxDN ~STD_LOGIC_VECTOR{18~downto~0}~13 0 45 (_architecture (_uni ))))
		(_constant (_internal waitTime ~extSTD.STANDARD.INTEGER 0 47 (_architecture ((i 30)))))
		(_constant (_internal idleTime ~extSTD.STANDARD.INTEGER 0 48 (_architecture ((i 200000)))))
		(_process
			(p_memless(_architecture 0 0 53 (_process (_simple)(_target(5)(7)(9))(_sensitivity(2)(4)(6)(8)))))
			(p_memoryzing(_architecture 1 0 105 (_process (_target(6)(8))(_sensitivity(0)(1)(7)(9))(_dssslsensitivity 2))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_static
		(33686018 33686018 33686018 33686018 131586 )
		(33686018 33686018 33686018 33686018 131586 )
		(33686018 33686018 33686018 33686018 131586 )
		(33686018 33686018 33686018 33686018 131586 )
	)
	(_model . Behavioral 2 -1
	)
)
I 000051 55 1674          1374163559861 Behavioral
(_unit VHDL (adcvalueready 0 25 (behavioral 0 36 ))
	(_version v63)
	(_time 1374163559862 2013.07.18 18:05:59)
	(_source (\./../../sourcecode/ADCvalueReady.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 91c3979e94c6c686939f80cb93)
	(_entity
		(_time 1372368070373)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in )(_event))))
		(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in ))))
		(_port (_internal RegisterWritexEI ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal ReadValuexEI ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal ValueReadyxSO ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
		(_type (_internal state 0 37 (_enum1 stidle stadcvalueready stread stadcvalueready2 (_to (i 0)(i 3)))))
		(_signal (_internal StatexDP state 0 40 (_architecture (_uni ))))
		(_signal (_internal StatexDN state 0 40 (_architecture (_uni ))))
		(_process
			(p_memless(_architecture 0 0 44 (_process (_simple)(_target(4)(6))(_sensitivity(2)(3)(5)))))
			(p_memoryzing(_architecture 1 0 78 (_process (_target(5))(_sensitivity(0)(1)(6))(_dssslsensitivity 2))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Behavioral 2 -1
	)
)
I 000051 55 45678         1374163560198 Structural
(_unit VHDL (usbaer_top_level 0 26 (structural 0 102 ))
	(_version v63)
	(_time 1374163560199 2013.07.18 18:06:00)
	(_source (\./../../sourcecode/USBAER_top_level.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_code d88bd58bd38f8eced9dc8cdcca81df)
	(_entity
		(_time 1372368069749)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(clockgen
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 136 (_entity (_in ))))
				(_port (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 137 (_entity (_in ))))
				(_port (_internal CLKOP ~extieee.std_logic_1164.STD_LOGIC 0 138 (_entity (_out ))))
				(_port (_internal LOCK ~extieee.std_logic_1164.STD_LOGIC 0 139 (_entity (_out ))))
			)
		)
		(shiftRegister
			(_object
				(_generic (_internal width ~extSTD.STANDARD.NATURAL 0 124 (_entity -1 )))
				(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 126 (_entity (_in ))))
				(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 127 (_entity (_in ))))
				(_port (_internal LatchxEI ~extieee.std_logic_1164.STD_LOGIC 0 128 (_entity (_in ))))
				(_port (_internal DxDI ~extieee.std_logic_1164.STD_LOGIC 0 129 (_entity (_in ))))
				(_port (_internal QxDO ~extieee.std_logic_1164.STD_LOGIC 0 130 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{width-1~downto~0}~13 0 131 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 52 )(i 0))))))
				(_port (_internal DataOutxDO ~STD_LOGIC_VECTOR{width-1~downto~0}~13 0 131 (_entity (_out ))))
			)
		)
		(AERfifo
			(_object
				(_port (_internal Data ~STD_LOGIC_VECTOR{15~downto~0}~1320 0 267 (_entity (_in ))))
				(_port (_internal WrClock ~extieee.std_logic_1164.STD_LOGIC 0 268 (_entity (_in ))))
				(_port (_internal RdClock ~extieee.std_logic_1164.STD_LOGIC 0 269 (_entity (_in ))))
				(_port (_internal WrEn ~extieee.std_logic_1164.STD_LOGIC 0 270 (_entity (_in ))))
				(_port (_internal RdEn ~extieee.std_logic_1164.STD_LOGIC 0 271 (_entity (_in ))))
				(_port (_internal Reset ~extieee.std_logic_1164.STD_LOGIC 0 272 (_entity (_in ))))
				(_port (_internal RPReset ~extieee.std_logic_1164.STD_LOGIC 0 273 (_entity (_in ))))
				(_port (_internal Q ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 274 (_entity (_out ))))
				(_port (_internal Empty ~extieee.std_logic_1164.STD_LOGIC 0 275 (_entity (_out ))))
				(_port (_internal Full ~extieee.std_logic_1164.STD_LOGIC 0 276 (_entity (_out ))))
				(_port (_internal AlmostEmpty ~extieee.std_logic_1164.STD_LOGIC 0 277 (_entity (_out ))))
				(_port (_internal AlmostFull ~extieee.std_logic_1164.STD_LOGIC 0 278 (_entity (_out ))))
			)
		)
		(wordRegister
			(_object
				(_generic (_internal width ~extSTD.STANDARD.NATURAL 0 230 (_entity -1 ((i 14)))))
				(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 232 (_entity (_in ))))
				(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 233 (_entity (_in ))))
				(_port (_internal WriteEnablexEI ~extieee.std_logic_1164.STD_LOGIC 0 234 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{width-1~downto~0}~1314 0 235 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 53 )(i 0))))))
				(_port (_internal DataInxDI ~STD_LOGIC_VECTOR{width-1~downto~0}~1314 0 235 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{width-1~downto~0}~1316 0 236 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 54 )(i 0))))))
				(_port (_internal DataOutxDO ~STD_LOGIC_VECTOR{width-1~downto~0}~1316 0 236 (_entity (_out ))))
			)
		)
		(earlyPaketTimer
			(_object
				(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 259 (_entity (_in ))))
				(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 260 (_entity (_in ))))
				(_port (_internal ClearxSI ~extieee.std_logic_1164.STD_LOGIC 0 261 (_entity (_in ))))
				(_port (_internal TimerExpiredxSO ~extieee.std_logic_1164.STD_LOGIC 0 262 (_entity (_out ))))
			)
		)
		(eventCounter
			(_object
				(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 241 (_entity (_in ))))
				(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 242 (_entity (_in ))))
				(_port (_internal ClearxSI ~extieee.std_logic_1164.STD_LOGIC 0 243 (_entity (_in ))))
				(_port (_internal IncrementxSI ~extieee.std_logic_1164.STD_LOGIC 0 244 (_entity (_in ))))
				(_port (_internal OverflowxSO ~extieee.std_logic_1164.STD_LOGIC 0 245 (_entity (_out ))))
			)
		)
		(timestampCounter
			(_object
				(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 250 (_entity (_in ))))
				(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 251 (_entity (_in ))))
				(_port (_internal IncrementxSI ~extieee.std_logic_1164.STD_LOGIC 0 252 (_entity (_in ))))
				(_port (_internal OverflowxSO ~extieee.std_logic_1164.STD_LOGIC 0 253 (_entity (_out ))))
				(_port (_internal DataxDO ~STD_LOGIC_VECTOR{13~downto~0}~1318 0 254 (_entity (_out ))))
			)
		)
		(synchronizerStateMachine
			(_object
				(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 154 (_entity (_in ))))
				(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 155 (_entity (_in ))))
				(_port (_internal RunxSI ~extieee.std_logic_1164.STD_LOGIC 0 156 (_entity (_in ))))
				(_port (_internal ConfigxSI ~extieee.std_logic_1164.STD_LOGIC 0 157 (_entity (_in ))))
				(_port (_internal SyncInxABI ~extieee.std_logic_1164.STD_LOGIC 0 158 (_entity (_in ))))
				(_port (_internal SyncOutxSBO ~extieee.std_logic_1164.STD_LOGIC 0 159 (_entity (_out ))))
				(_port (_internal TriggerxSO ~extieee.std_logic_1164.STD_LOGIC 0 160 (_entity (_out ))))
				(_port (_internal HostResetTimestampxSI ~extieee.std_logic_1164.STD_LOGIC 0 161 (_entity (_in ))))
				(_port (_internal ResetTimestampxSBO ~extieee.std_logic_1164.STD_LOGIC 0 162 (_entity (_out ))))
				(_port (_internal IncrementCounterxSO ~extieee.std_logic_1164.STD_LOGIC 0 163 (_entity (_out ))))
			)
		)
		(fifoStatemachine
			(_object
				(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 106 (_entity (_in ))))
				(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 107 (_entity (_in ))))
				(_port (_internal RunxSI ~extieee.std_logic_1164.STD_LOGIC 0 108 (_entity (_in ))))
				(_port (_internal FifoTransactionxSO ~extieee.std_logic_1164.STD_LOGIC 0 109 (_entity (_out ))))
				(_port (_internal FX2FifoInFullxSBI ~extieee.std_logic_1164.STD_LOGIC 0 110 (_entity (_in ))))
				(_port (_internal FifoEmptyxSI ~extieee.std_logic_1164.STD_LOGIC 0 111 (_entity (_in ))))
				(_port (_internal FifoReadxEO ~extieee.std_logic_1164.STD_LOGIC 0 112 (_entity (_out ))))
				(_port (_internal FX2FifoWritexEBO ~extieee.std_logic_1164.STD_LOGIC 0 113 (_entity (_out ))))
				(_port (_internal FX2FifoPktEndxSBO ~extieee.std_logic_1164.STD_LOGIC 0 114 (_entity (_out ))))
				(_port (_internal FX2FifoAddressxDO ~STD_LOGIC_VECTOR{1~downto~0}~13 0 115 (_entity (_out ))))
				(_port (_internal IncEventCounterxSO ~extieee.std_logic_1164.STD_LOGIC 0 116 (_entity (_out ))))
				(_port (_internal ResetEventCounterxSO ~extieee.std_logic_1164.STD_LOGIC 0 117 (_entity (_out ))))
				(_port (_internal ResetEarlyPaketTimerxSO ~extieee.std_logic_1164.STD_LOGIC 0 118 (_entity (_out ))))
				(_port (_internal EarlyPaketTimerOverflowxSI ~extieee.std_logic_1164.STD_LOGIC 0 119 (_entity (_in ))))
			)
		)
		(monitorStateMachine
			(_object
				(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 168 (_entity (_in ))))
				(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 169 (_entity (_in ))))
				(_port (_internal AERREQxSBI ~extieee.std_logic_1164.STD_LOGIC 0 170 (_entity (_in ))))
				(_port (_internal AERACKxSBO ~extieee.std_logic_1164.STD_LOGIC 0 171 (_entity (_out ))))
				(_port (_internal XxDI ~extieee.std_logic_1164.STD_LOGIC 0 172 (_entity (_in ))))
				(_port (_internal UseLongAckxSI ~extieee.std_logic_1164.STD_LOGIC 0 173 (_entity (_in ))))
				(_port (_internal FifoFullxSI ~extieee.std_logic_1164.STD_LOGIC 0 174 (_entity (_in ))))
				(_port (_internal FifoWritexEO ~extieee.std_logic_1164.STD_LOGIC 0 175 (_entity (_out ))))
				(_port (_internal TimestampRegWritexEO ~extieee.std_logic_1164.STD_LOGIC 0 176 (_entity (_out ))))
				(_port (_internal AddressRegWritexEO ~extieee.std_logic_1164.STD_LOGIC 0 177 (_entity (_out ))))
				(_port (_internal AddressTimestampSelectxSO ~STD_LOGIC_VECTOR{1~downto~0}~132 0 178 (_entity (_out ))))
				(_port (_internal ADCvalueReadyxSI ~extieee.std_logic_1164.STD_LOGIC 0 179 (_entity (_in ))))
				(_port (_internal ReadADCvaluexEO ~extieee.std_logic_1164.STD_LOGIC 0 180 (_entity (_out ))))
				(_port (_internal TimestampOverflowxSI ~extieee.std_logic_1164.STD_LOGIC 0 181 (_entity (_in ))))
				(_port (_internal TriggerxSI ~extieee.std_logic_1164.STD_LOGIC 0 182 (_entity (_in ))))
				(_port (_internal AddressMSBxDO ~STD_LOGIC_VECTOR{1~downto~0}~134 0 183 (_entity (_out ))))
				(_port (_internal ResetTimestampxSBI ~extieee.std_logic_1164.STD_LOGIC 0 184 (_entity (_in ))))
			)
		)
		(ADCStateMachine
			(_object
				(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 190 (_entity (_in ))))
				(_port (_internal ADCclockxCO ~extieee.std_logic_1164.STD_LOGIC 0 191 (_entity (_out ))))
				(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 192 (_entity (_in ))))
				(_port (_internal ADCwordxDI ~STD_LOGIC_VECTOR{9~downto~0}~13 0 193 (_entity (_in ))))
				(_port (_internal ADCoutxDO ~STD_LOGIC_VECTOR{13~downto~0}~13 0 194 (_entity (_out ))))
				(_port (_internal ADCoexEBO ~extieee.std_logic_1164.STD_LOGIC 0 195 (_entity (_out ))))
				(_port (_internal ADCstbyxEO ~extieee.std_logic_1164.STD_LOGIC 0 196 (_entity (_out ))))
				(_port (_internal ADCovrxSI ~extieee.std_logic_1164.STD_LOGIC 0 197 (_entity (_in ))))
				(_port (_internal RegisterWritexEO ~extieee.std_logic_1164.STD_LOGIC 0 198 (_entity (_out ))))
				(_port (_internal SRLatchxEI ~extieee.std_logic_1164.STD_LOGIC 0 199 (_entity (_in ))))
				(_port (_internal RunADCxSI ~extieee.std_logic_1164.STD_LOGIC 0 200 (_entity (_in ))))
				(_port (_internal ExposurexDI ~STD_LOGIC_VECTOR{15~downto~0}~13 0 201 (_entity (_in ))))
				(_port (_internal ColSettlexDI ~STD_LOGIC_VECTOR{15~downto~0}~136 0 202 (_entity (_in ))))
				(_port (_internal RowSettlexDI ~STD_LOGIC_VECTOR{15~downto~0}~138 0 203 (_entity (_in ))))
				(_port (_internal ResSettlexDI ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 204 (_entity (_in ))))
				(_port (_internal FramePeriodxDI ~STD_LOGIC_VECTOR{15~downto~0}~1312 0 205 (_entity (_in ))))
				(_port (_internal SBRet10xEI ~extieee.std_logic_1164.STD_LOGIC 0 206 (_entity (_in ))))
				(_port (_internal TestPixelxEI ~extieee.std_logic_1164.STD_LOGIC 0 207 (_entity (_in ))))
				(_port (_internal ExtTriggerxEI ~extieee.std_logic_1164.STD_LOGIC 0 208 (_entity (_in ))))
				(_port (_internal CDVSTestSRRowInxSO ~extieee.std_logic_1164.STD_LOGIC 0 209 (_entity (_out ))))
				(_port (_internal CDVSTestSRRowClockxSO ~extieee.std_logic_1164.STD_LOGIC 0 210 (_entity (_out ))))
				(_port (_internal CDVSTestSRColInxSO ~extieee.std_logic_1164.STD_LOGIC 0 211 (_entity (_out ))))
				(_port (_internal CDVSTestSRColClockxSO ~extieee.std_logic_1164.STD_LOGIC 0 212 (_entity (_out ))))
				(_port (_internal CDVSTestColMode0xSO ~extieee.std_logic_1164.STD_LOGIC 0 213 (_entity (_out ))))
				(_port (_internal CDVSTestColMode1xSO ~extieee.std_logic_1164.STD_LOGIC 0 214 (_entity (_out ))))
				(_port (_internal CDVSTestApsTxGatexSO ~extieee.std_logic_1164.STD_LOGIC 0 215 (_entity (_out ))))
				(_port (_internal ADCStateOutputLEDxSO ~extieee.std_logic_1164.STD_LOGIC 0 216 (_entity (_out ))))
			)
		)
		(ADCvalueReady
			(_object
				(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 221 (_entity (_in ))))
				(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 222 (_entity (_in ))))
				(_port (_internal RegisterWritexEI ~extieee.std_logic_1164.STD_LOGIC 0 223 (_entity (_in ))))
				(_port (_internal ReadValuexEI ~extieee.std_logic_1164.STD_LOGIC 0 224 (_entity (_in ))))
				(_port (_internal ValueReadyxSO ~extieee.std_logic_1164.STD_LOGIC 0 225 (_entity (_out ))))
			)
		)
		(cDVSResetStateMachine
			(_object
				(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 144 (_entity (_in ))))
				(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 145 (_entity (_in ))))
				(_port (_internal AERackxSBI ~extieee.std_logic_1164.STD_LOGIC 0 146 (_entity (_in ))))
				(_port (_internal RxcolGxSI ~extieee.std_logic_1164.STD_LOGIC 0 147 (_entity (_in ))))
				(_port (_internal cDVSresetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 148 (_entity (_in ))))
				(_port (_internal CDVSresetxRBO ~extieee.std_logic_1164.STD_LOGIC 0 149 (_entity (_out ))))
			)
		)
	)
	(_instantiation uClockGen 0 392 (_component clockgen )
		(_port
			((CLK)(IFClockxCI))
			((RESET)(ResetxR))
			((CLKOP)(ClockxC))
			((LOCK)(LockxS))
		)
		(_use (_entity . clockgen)
		)
	)
	(_instantiation shiftRegister_1 0 414 (_component shiftRegister )
		(_generic
			((width)((i 96)))
		)
		(_port
			((ClockxCI)(SRClockxC))
			((ResetxRBI)(ResetxRB))
			((LatchxEI)(SRLatchxE))
			((DxDI)(SRinxD))
			((QxDO)(SRoutxD))
			((DataOutxDO)(SRDataOutxD))
		)
		(_use (_entity . shiftRegister)
			(_generic
				((width)((i 96)))
			)
			(_port
				((ClockxCI)(ClockxCI))
				((ResetxRBI)(ResetxRBI))
				((LatchxEI)(LatchxEI))
				((DxDI)(DxDI))
				((QxDO)(QxDO))
				((DataOutxDO)(DataOutxDO))
			)
		)
	)
	(_instantiation uFifo 0 433 (_component AERfifo )
		(_port
			((Data)(FifoDataInxD))
			((WrClock)(ClockxC))
			((RdClock)(IfClockxC))
			((WrEn)(FifoWritexE))
			((RdEn)(FifoReadxE))
			((Reset)(ResetxR))
			((RPReset)(ResetxR))
			((Q)(FifoDataOutxD))
			((Empty)(FifoEmptyxS))
			((Full)(FifoFullxS))
			((AlmostEmpty)(FifoAlmostEmptyxS))
			((AlmostFull)(FifoAlmostFullxS))
		)
		(_use (_entity . AERfifo)
		)
	)
	(_instantiation uMonitorAddressRegister 0 450 (_component wordRegister )
		(_generic
			((width)((i 10)))
		)
		(_port
			((ClockxCI)(ClockxC))
			((ResetxRBI)(ResetxRB))
			((WriteEnablexEI)(AddressRegWritexE))
			((DataInxDI)(AERMonitorAddressxDI))
			((DataOutxDO)(AddressRegOutxD))
		)
		(_use (_entity . wordRegister)
			(_generic
				((width)((i 10)))
			)
			(_port
				((ClockxCI)(ClockxCI))
				((ResetxRBI)(ResetxRBI))
				((WriteEnablexEI)(WriteEnablexEI))
				((DataInxDI)(DataInxDI))
				((DataOutxDO)(DataOutxDO))
			)
		)
	)
	(_instantiation uMonitorTimestampRegister 0 460 (_component wordRegister )
		(_generic
			((width)((i 14)))
		)
		(_port
			((ClockxCI)(ClockxC))
			((ResetxRBI)(ResetxRB))
			((WriteEnablexEI)(TimestampRegWritexE))
			((DataInxDI)(ActualTimestampxD))
			((DataOutxDO)(MonitorTimestampxD))
		)
		(_use (_entity . wordRegister)
			(_generic
				((width)((i 14)))
			)
			(_port
				((ClockxCI)(ClockxCI))
				((ResetxRBI)(ResetxRBI))
				((WriteEnablexEI)(WriteEnablexEI))
				((DataInxDI)(DataInxDI))
				((DataOutxDO)(DataOutxDO))
			)
		)
	)
	(_instantiation uADCRegister 0 470 (_component wordRegister )
		(_generic
			((width)((i 14)))
		)
		(_port
			((ClockxCI)(IfClockxC))
			((ResetxRBI)(ResetxRB))
			((WriteEnablexEI)(ADCregWritexE))
			((DataInxDI)(ADCregInxD))
			((DataOutxDO)(ADCregOutxD))
		)
		(_use (_entity . wordRegister)
			(_generic
				((width)((i 14)))
			)
			(_port
				((ClockxCI)(ClockxCI))
				((ResetxRBI)(ResetxRBI))
				((WriteEnablexEI)(WriteEnablexEI))
				((DataInxDI)(DataInxDI))
				((DataOutxDO)(DataOutxDO))
			)
		)
	)
	(_instantiation uEarlyPaketTimer 0 482 (_component earlyPaketTimer )
		(_port
			((ClockxCI)(ClockxC))
			((ResetxRBI)(ResetxRB))
			((ClearxSI)(ResetEarlyPaketTimerxS))
			((TimerExpiredxSO)(EarlyPaketTimerOverflowxS))
		)
		(_use (_entity . earlyPaketTimer)
		)
	)
	(_instantiation uEventCounter 0 489 (_component eventCounter )
		(_port
			((ClockxCI)(ClockxC))
			((ResetxRBI)(ResetxRB))
			((ClearxSI)(ResetEventCounterxS))
			((IncrementxSI)(IncEventCounterxS))
			((OverflowxSO)(ECResetEarlyPaketTimerxS))
		)
		(_use (_entity . eventCounter)
		)
	)
	(_instantiation uTimestampCounter 0 497 (_component timestampCounter )
		(_port
			((ClockxCI)(ClockxC))
			((ResetxRBI)(CounterResetxRB))
			((IncrementxSI)(IncxS))
			((OverflowxSO)(TimestampOverflowxS))
			((DataxDO)(ActualTimestampxD))
		)
		(_use (_entity . timestampCounter)
		)
	)
	(_instantiation uSynchronizerStateMachine_1 0 505 (_component synchronizerStateMachine )
		(_port
			((ClockxCI)(ClockxC))
			((ResetxRBI)(ResetxRB))
			((RunxSI)(RunxS))
			((ConfigxSI)(TimestampMasterxS))
			((SyncInxABI)(SyncInxAB))
			((SyncOutxSBO)(SyncOutxSB))
			((TriggerxSO)(TriggerxS))
			((HostResetTimestampxSI)(HostResetTimestampxS))
			((ResetTimestampxSBO)(SynchronizerResetTimestampxSB))
			((IncrementCounterxSO)(IncxS))
		)
		(_use (_entity . synchronizerStateMachine)
		)
	)
	(_instantiation fifoStatemachine_1 0 520 (_component fifoStatemachine )
		(_port
			((ClockxCI)(IfClockxC))
			((ResetxRBI)(ResetxRB))
			((RunxSI)(RunxS))
			((FifoTransactionxSO)(FifoTransactionxS))
			((FX2FifoInFullxSBI)(FX2FifoInFullxSBI))
			((FifoEmptyxSI)(FifoEmptyxS))
			((FifoReadxEO)(FifoReadxE))
			((FX2FifoWritexEBO)(FX2FifoWritexEB))
			((FX2FifoPktEndxSBO)(FX2FifoPktEndxSB))
			((FX2FifoAddressxDO)(FX2FifoAddressxDO))
			((IncEventCounterxSO)(IncEventCounterxS))
			((ResetEventCounterxSO)(ResetEventCounterxS))
			((ResetEarlyPaketTimerxSO)(SMResetEarlyPaketTimerxS))
			((EarlyPaketTimerOverflowxSI)(EarlyPaketTimerOverflowxS))
		)
		(_use (_entity . fifoStatemachine)
		)
	)
	(_instantiation monitorStateMachine_1 0 537 (_component monitorStateMachine )
		(_port
			((ClockxCI)(ClockxC))
			((ResetxRBI)(ResetxRB))
			((AERREQxSBI)(AERREQxSB))
			((AERACKxSBO)(AERMonitorACKxSB))
			((XxDI)(AERMonitorAddressxDI(9)))
			((UseLongAckxSI)(UseLongAckxS))
			((FifoFullxSI)(FifoFullxS))
			((FifoWritexEO)(FifoWritexE))
			((TimestampRegWritexEO)(TimestampRegWritexE))
			((AddressRegWritexEO)(AddressRegWritexE))
			((AddressTimestampSelectxSO)(AddressTimestampSelectxS))
			((ADCvalueReadyxSI)(ADCvalueReadyxS))
			((ReadADCvaluexEO)(ReadADCvaluexE))
			((TimestampOverflowxSI)(TimestampOverflowxS))
			((TriggerxSI)(TriggerxS))
			((AddressMSBxDO)(AddressMSBxD))
			((ResetTimestampxSBI)(SynchronizerResetTimestampxSB))
		)
		(_use (_entity . monitorStateMachine)
		)
	)
	(_instantiation ADCStateMachine_1 0 557 (_component ADCStateMachine )
		(_port
			((ClockxCI)(IfClockxC))
			((ADCclockxCO)(ADCclockxC))
			((ResetxRBI)(ADCsmRstxE))
			((ADCwordxDI)(ADCwordxDI))
			((ADCoutxDO)(ADCdataxD))
			((ADCoexEBO)(ADCoexEB))
			((ADCstbyxEO)(ADCstbyxE))
			((ADCovrxSI)(ADCovrxS))
			((RegisterWritexEO)(ADCregWritexE))
			((SRLatchxEI)(SRLatchxE))
			((RunADCxSI)(RunADCxS))
			((ExposurexDI)(ExposurexD))
			((ColSettlexDI)(ColSettlexD))
			((RowSettlexDI)(RowSettlexD))
			((ResSettlexDI)(ResSettlexD))
			((FramePeriodxDI)(FramePeriodxD))
			((SBRet10xEI)(SBRet10xE))
			((TestPixelxEI)(TestPixelxE))
			((ExtTriggerxEI)(ExtTriggerxE))
			((CDVSTestSRRowInxSO)(CDVSTestSRRowInxS))
			((CDVSTestSRRowClockxSO)(CDVSTestSRRowClockxS))
			((CDVSTestSRColInxSO)(CDVSTestSRColInxS))
			((CDVSTestSRColClockxSO)(CDVSTestSRColClockxS))
			((CDVSTestColMode0xSO)(CDVSTestColMode0xS))
			((CDVSTestColMode1xSO)(CDVSTestColMode1xS))
			((CDVSTestApsTxGatexSO)(CDVSTestApsTxGatexS))
			((ADCStateOutputLEDxSO)(ADCStateOutputLEDxS))
		)
		(_use (_entity . ADCStateMachine)
			(_port
				((ClockxCI)(ClockxCI))
				((ADCclockxCO)(ADCclockxCO))
				((ResetxRBI)(ResetxRBI))
				((ADCwordxDI)(ADCwordxDI))
				((ADCoutxDO)(ADCoutxDO))
				((ADCstbyxEO)(ADCstbyxEO))
				((ADCoexEBO)(ADCoexEBO))
				((ADCovrxSI)(ADCovrxSI))
				((RegisterWritexEO)(RegisterWritexEO))
				((SRLatchxEI)(SRLatchxEI))
				((RunADCxSI)(RunADCxSI))
				((ExposurexDI)(ExposurexDI))
				((ColSettlexDI)(ColSettlexDI))
				((RowSettlexDI)(RowSettlexDI))
				((ResSettlexDI)(ResSettlexDI))
				((FramePeriodxDI)(FramePeriodxDI))
				((SBRet10xEI)(SBRet10xEI))
				((TestPixelxEI)(TestPixelxEI))
				((ExtTriggerxEI)(ExtTriggerxEI))
				((CDVSTestSRRowInxSO)(CDVSTestSRRowInxSO))
				((CDVSTestSRRowClockxSO)(CDVSTestSRRowClockxSO))
				((CDVSTestSRColInxSO)(CDVSTestSRColInxSO))
				((CDVSTestSRColClockxSO)(CDVSTestSRColClockxSO))
				((CDVSTestColMode0xSO)(CDVSTestColMode0xSO))
				((CDVSTestColMode1xSO)(CDVSTestColMode1xSO))
				((CDVSTestApsTxGatexSO)(CDVSTestApsTxGatexSO))
				((ADCStateOutputLEDxSO)(ADCStateOutputLEDxSO))
			)
		)
	)
	(_instantiation ADCvalueReady_1 0 591 (_component ADCvalueReady )
		(_port
			((ClockxCI)(ClockxC))
			((ResetxRBI)(ResetxRB))
			((RegisterWritexEI)(ADCregWritexE))
			((ReadValuexEI)(ReadADCvaluexE))
			((ValueReadyxSO)(ADCvalueReadyxS))
		)
		(_use (_entity . ADCvalueReady)
		)
	)
	(_instantiation cDVSResetStateMachine_1 0 599 (_component cDVSResetStateMachine )
		(_port
			((ClockxCI)(ClockxC))
			((ResetxRBI)(ResetxRB))
			((AERackxSBI)(AERREQxSB))
			((RxcolGxSI)(RxcolGxS))
			((cDVSresetxRBI)(PE3xSI))
			((CDVSresetxRBO)(CDVSTestPeriodicChipResetxRB))
		)
		(_use (_entity . cDVSResetStateMachine)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal FX2FifoDataxDIO ~STD_LOGIC_VECTOR{15~downto~0}~12 0 29 (_entity (_out ))))
		(_port (_internal FX2FifoInFullxSBI ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal FX2FifoWritexEBO ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_port (_internal FX2FifoReadxEBO ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
		(_port (_internal FX2FifoPktEndxSBO ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal FX2FifoAddressxDO ~STD_LOGIC_VECTOR{1~downto~0}~12 0 35 (_entity (_out ))))
		(_port (_internal IfClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_in ))))
		(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ))))
		(_port (_internal Sync1xABI ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_in ))))
		(_port (_internal SynchOutxSBO ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_out ))))
		(_port (_internal PC0xSIO ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_inout ))))
		(_port (_internal PC1xSIO ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_inout ))))
		(_port (_internal PC2xSIO ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_inout ))))
		(_port (_internal PC3xSIO ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_inout ))))
		(_port (_internal PA0xSIO ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_inout ))))
		(_port (_internal PA1xSIO ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_inout ))))
		(_port (_internal PA3xSIO ~extieee.std_logic_1164.STD_LOGIC 0 56 (_entity (_inout ))))
		(_port (_internal PA7xSIO ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_inout ))))
		(_port (_internal PE2xSI ~extieee.std_logic_1164.STD_LOGIC 0 59 (_entity (_in ))))
		(_port (_internal PE3xSI ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_in ))))
		(_port (_internal FXLEDxSI ~extieee.std_logic_1164.STD_LOGIC 0 62 (_entity (_in ))))
		(_port (_internal ADCclockxCO ~extieee.std_logic_1164.STD_LOGIC 0 65 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~12 0 66 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_port (_internal ADCwordxDI ~STD_LOGIC_VECTOR{9~downto~0}~12 0 66 (_entity (_in ))))
		(_port (_internal ADCoexEBO ~extieee.std_logic_1164.STD_LOGIC 0 68 (_entity (_out ))))
		(_port (_internal ADCstbyxEO ~extieee.std_logic_1164.STD_LOGIC 0 69 (_entity (_out ))))
		(_port (_internal ADCovrxSI ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_in ))))
		(_port (_internal CDVSTestSRRowClockxSO ~extieee.std_logic_1164.STD_LOGIC 0 72 (_entity (_out ))))
		(_port (_internal CDVSTestSRColClockxSO ~extieee.std_logic_1164.STD_LOGIC 0 73 (_entity (_out ))))
		(_port (_internal CDVSTestSRRowInxSO ~extieee.std_logic_1164.STD_LOGIC 0 74 (_entity (_out ))))
		(_port (_internal CDVSTestSRColInxSO ~extieee.std_logic_1164.STD_LOGIC 0 75 (_entity (_out ))))
		(_port (_internal CDVSTestBiasEnablexEO ~extieee.std_logic_1164.STD_LOGIC 0 77 (_entity (_out ))))
		(_port (_internal CDVSTestChipResetxRBO ~extieee.std_logic_1164.STD_LOGIC 0 78 (_entity (_out ))))
		(_port (_internal CDVSTestColMode0xSO ~extieee.std_logic_1164.STD_LOGIC 0 80 (_entity (_out ))))
		(_port (_internal CDVSTestColMode1xSO ~extieee.std_logic_1164.STD_LOGIC 0 81 (_entity (_out ))))
		(_port (_internal CDVSTestBiasDiagSelxSO ~extieee.std_logic_1164.STD_LOGIC 0 83 (_entity (_out ))))
		(_port (_internal CDVSTestBiasBitOutxSI ~extieee.std_logic_1164.STD_LOGIC 0 84 (_entity (_in ))))
		(_port (_internal CDVSTestApsTxGatexSO ~extieee.std_logic_1164.STD_LOGIC 0 86 (_entity (_out ))))
		(_port (_internal LED1xSO ~extieee.std_logic_1164.STD_LOGIC 0 89 (_entity (_out ))))
		(_port (_internal LED2xSO ~extieee.std_logic_1164.STD_LOGIC 0 90 (_entity (_out ))))
		(_port (_internal LED3xSO ~extieee.std_logic_1164.STD_LOGIC 0 91 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 93 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal DebugxSIO ~STD_LOGIC_VECTOR{15~downto~0}~122 0 93 (_entity (_inout ))))
		(_port (_internal AERMonitorREQxABI ~extieee.std_logic_1164.STD_LOGIC 0 96 (_entity (_in ))))
		(_port (_internal AERMonitorACKxSBO ~extieee.std_logic_1164.STD_LOGIC 0 97 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~124 0 98 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_port (_internal AERMonitorAddressxDI ~STD_LOGIC_VECTOR{9~downto~0}~124 0 98 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 115 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~132 0 178 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~134 0 183 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~13 0 193 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~13 0 194 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 201 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~136 0 202 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~138 0 203 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 204 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1312 0 205 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~1318 0 254 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1320 0 267 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 274 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~1324 0 285 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_signal (_internal MonitorTimestampxD ~STD_LOGIC_VECTOR{13~downto~0}~1324 0 285 (_architecture (_uni ))))
		(_signal (_internal ActualTimestampxD ~STD_LOGIC_VECTOR{13~downto~0}~1324 0 286 (_architecture (_uni ))))
		(_signal (_internal TimestampRegWritexE ~extieee.std_logic_1164.STD_LOGIC 0 289 (_architecture (_uni ))))
		(_signal (_internal SyncInxAB ~extieee.std_logic_1164.STD_LOGIC 0 291 (_architecture (_uni ))))
		(_signal (_internal AERREQxSB ~extieee.std_logic_1164.STD_LOGIC 0 293 (_architecture (_uni ))))
		(_signal (_internal AERReqSyncxSBN ~extieee.std_logic_1164.STD_LOGIC 0 293 (_architecture (_uni ))))
		(_signal (_internal AERMonitorACKxSB ~extieee.std_logic_1164.STD_LOGIC 0 295 (_architecture (_uni ))))
		(_signal (_internal UseLongAckxS ~extieee.std_logic_1164.STD_LOGIC 0 296 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1326 0 299 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal AddressTimestampSelectxS ~STD_LOGIC_VECTOR{1~downto~0}~1326 0 299 (_architecture (_uni ))))
		(_signal (_internal IncEventCounterxS ~extieee.std_logic_1164.STD_LOGIC 0 305 (_architecture (_uni ))))
		(_signal (_internal ResetEventCounterxS ~extieee.std_logic_1164.STD_LOGIC 0 306 (_architecture (_uni ))))
		(_signal (_internal ResetEarlyPaketTimerxS ~extieee.std_logic_1164.STD_LOGIC 0 307 (_architecture (_uni ))))
		(_signal (_internal EarlyPaketTimerOverflowxS ~extieee.std_logic_1164.STD_LOGIC 0 308 (_architecture (_uni ))))
		(_signal (_internal SMResetEarlyPaketTimerxS ~extieee.std_logic_1164.STD_LOGIC 0 309 (_architecture (_uni ))))
		(_signal (_internal ECResetEarlyPaketTimerxS ~extieee.std_logic_1164.STD_LOGIC 0 310 (_architecture (_uni ))))
		(_signal (_internal ClockxC ~extieee.std_logic_1164.STD_LOGIC 0 313 (_architecture (_uni )(_event))))
		(_signal (_internal IfClockxC ~extieee.std_logic_1164.STD_LOGIC 0 313 (_architecture (_uni ))))
		(_signal (_internal ResetxRB ~extieee.std_logic_1164.STD_LOGIC 0 314 (_architecture (_uni ))))
		(_signal (_internal ResetxR ~extieee.std_logic_1164.STD_LOGIC 0 314 (_architecture (_uni ))))
		(_signal (_internal RunxS ~extieee.std_logic_1164.STD_LOGIC 0 315 (_architecture (_uni ))))
		(_signal (_internal CounterResetxRB ~extieee.std_logic_1164.STD_LOGIC 0 316 (_architecture (_uni ))))
		(_signal (_internal SynchronizerResetTimestampxSB ~extieee.std_logic_1164.STD_LOGIC 0 317 (_architecture (_uni ))))
		(_signal (_internal CDVSTestChipResetxRB ~extieee.std_logic_1164.STD_LOGIC 0 318 (_internal (_uni ))))
		(_signal (_internal CDVSTestPeriodicChipResetxRB ~extieee.std_logic_1164.STD_LOGIC 0 319 (_architecture (_uni ))))
		(_signal (_internal RxcolGxS ~extieee.std_logic_1164.STD_LOGIC 0 320 (_architecture (_uni ))))
		(_signal (_internal TimestampOverflowxS ~extieee.std_logic_1164.STD_LOGIC 0 323 (_architecture (_uni ))))
		(_signal (_internal AddressMSBxD ~STD_LOGIC_VECTOR{1~downto~0}~1326 0 324 (_architecture (_uni ))))
		(_signal (_internal TimestampMasterxS ~extieee.std_logic_1164.STD_LOGIC 0 325 (_architecture (_uni ))))
		(_signal (_internal FifoTransactionxS ~extieee.std_logic_1164.STD_LOGIC 0 328 (_architecture (_uni ))))
		(_signal (_internal FX2FifoWritexEB ~extieee.std_logic_1164.STD_LOGIC 0 329 (_architecture (_uni ))))
		(_signal (_internal FX2FifoPktEndxSB ~extieee.std_logic_1164.STD_LOGIC 0 330 (_architecture (_uni ))))
		(_signal (_internal SyncOutxSB ~extieee.std_logic_1164.STD_LOGIC 0 331 (_architecture (_uni ))))
		(_signal (_internal HostResetTimestampxS ~extieee.std_logic_1164.STD_LOGIC 0 332 (_architecture (_uni ))))
		(_signal (_internal TriggerxS ~extieee.std_logic_1164.STD_LOGIC 0 334 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~1328 0 336 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_signal (_internal AddressRegOutxD ~STD_LOGIC_VECTOR{9~downto~0}~1328 0 336 (_architecture (_uni ))))
		(_signal (_internal AddressRegWritexE ~extieee.std_logic_1164.STD_LOGIC 0 337 (_architecture (_uni ))))
		(_signal (_internal AddressRegOut8xD ~extieee.std_logic_1164.STD_LOGIC 0 338 (_architecture (_uni ))))
		(_signal (_internal IncxS ~extieee.std_logic_1164.STD_LOGIC 0 341 (_architecture (_uni ))))
		(_signal (_internal ReadADCvaluexE ~extieee.std_logic_1164.STD_LOGIC 0 344 (_architecture (_uni ))))
		(_signal (_internal ADCvalueReadyxS ~extieee.std_logic_1164.STD_LOGIC 0 344 (_architecture (_uni ))))
		(_signal (_internal ADCregInxD ~STD_LOGIC_VECTOR{13~downto~0}~1324 0 345 (_architecture (_uni ))))
		(_signal (_internal ADCregOutxD ~STD_LOGIC_VECTOR{13~downto~0}~1324 0 346 (_architecture (_uni ))))
		(_signal (_internal ADCregWritexE ~extieee.std_logic_1164.STD_LOGIC 0 347 (_architecture (_uni ))))
		(_signal (_internal ADCdataxD ~STD_LOGIC_VECTOR{13~downto~0}~1324 0 348 (_architecture (_uni ))))
		(_signal (_internal SBRet10xE ~extieee.std_logic_1164.STD_LOGIC 0 349 (_architecture (_uni ))))
		(_signal (_internal ADCsmRstxE ~extieee.std_logic_1164.STD_LOGIC 0 351 (_architecture (_uni ))))
		(_signal (_internal ADCclockxC ~extieee.std_logic_1164.STD_LOGIC 0 352 (_architecture (_uni ))))
		(_signal (_internal ADCoexEB ~extieee.std_logic_1164.STD_LOGIC 0 353 (_architecture (_uni ))))
		(_signal (_internal ADCstbyxE ~extieee.std_logic_1164.STD_LOGIC 0 354 (_architecture (_uni ))))
		(_signal (_internal ADCovrxS ~extieee.std_logic_1164.STD_LOGIC 0 355 (_architecture (_uni ))))
		(_signal (_internal CDVSTestSRRowClockxS ~extieee.std_logic_1164.STD_LOGIC 0 356 (_architecture (_uni ))))
		(_signal (_internal CDVSTestSRRowInxS ~extieee.std_logic_1164.STD_LOGIC 0 356 (_architecture (_uni ))))
		(_signal (_internal CDVSTestSRColClockxS ~extieee.std_logic_1164.STD_LOGIC 0 357 (_architecture (_uni ))))
		(_signal (_internal CDVSTestSRColInxS ~extieee.std_logic_1164.STD_LOGIC 0 357 (_architecture (_uni ))))
		(_signal (_internal CDVSTestColMode0xS ~extieee.std_logic_1164.STD_LOGIC 0 358 (_architecture (_uni ))))
		(_signal (_internal CDVSTestColMode1xS ~extieee.std_logic_1164.STD_LOGIC 0 358 (_architecture (_uni ))))
		(_signal (_internal CDVSTestApsTxGatexS ~extieee.std_logic_1164.STD_LOGIC 0 359 (_architecture (_uni ))))
		(_signal (_internal CDVSTestBiasBitOutxS ~extieee.std_logic_1164.STD_LOGIC 0 360 (_internal (_uni ))))
		(_signal (_internal ExtTriggerxE ~extieee.std_logic_1164.STD_LOGIC 0 361 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{95~downto~0}~13 0 363 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 95)(i 0))))))
		(_signal (_internal SRDataOutxD ~STD_LOGIC_VECTOR{95~downto~0}~13 0 363 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1330 0 365 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal ExposurexD ~STD_LOGIC_VECTOR{15~downto~0}~1330 0 365 (_architecture (_uni ))))
		(_signal (_internal ColSettlexD ~STD_LOGIC_VECTOR{15~downto~0}~1330 0 365 (_architecture (_uni ))))
		(_signal (_internal RowSettlexD ~STD_LOGIC_VECTOR{15~downto~0}~1330 0 365 (_architecture (_uni ))))
		(_signal (_internal ResSettlexD ~STD_LOGIC_VECTOR{15~downto~0}~1330 0 365 (_architecture (_uni ))))
		(_signal (_internal FramePeriodxD ~STD_LOGIC_VECTOR{15~downto~0}~1330 0 366 (_architecture (_uni ))))
		(_signal (_internal TestPixelxE ~extieee.std_logic_1164.STD_LOGIC 0 367 (_architecture (_uni ))))
		(_signal (_internal SRoutxD ~extieee.std_logic_1164.STD_LOGIC 0 369 (_architecture (_uni ))))
		(_signal (_internal SRinxD ~extieee.std_logic_1164.STD_LOGIC 0 369 (_architecture (_uni ))))
		(_signal (_internal SRLatchxE ~extieee.std_logic_1164.STD_LOGIC 0 369 (_architecture (_uni ))))
		(_signal (_internal SRClockxC ~extieee.std_logic_1164.STD_LOGIC 0 369 (_architecture (_uni ))))
		(_signal (_internal RunADCxS ~extieee.std_logic_1164.STD_LOGIC 0 370 (_architecture (_uni ))))
		(_signal (_internal ADCStateOutputLEDxS ~extieee.std_logic_1164.STD_LOGIC 0 372 (_architecture (_uni ))))
		(_signal (_internal LockxS ~extieee.std_logic_1164.STD_LOGIC 0 375 (_architecture (_uni ))))
		(_signal (_internal FifoDataInxD ~STD_LOGIC_VECTOR{15~downto~0}~1330 0 378 (_architecture (_uni ))))
		(_signal (_internal FifoDataOutxD ~STD_LOGIC_VECTOR{15~downto~0}~1330 0 378 (_architecture (_uni ))))
		(_signal (_internal FifoWritexE ~extieee.std_logic_1164.STD_LOGIC 0 379 (_architecture (_uni ))))
		(_signal (_internal FifoReadxE ~extieee.std_logic_1164.STD_LOGIC 0 379 (_architecture (_uni ))))
		(_signal (_internal FifoEmptyxS ~extieee.std_logic_1164.STD_LOGIC 0 380 (_architecture (_uni ))))
		(_signal (_internal FifoAlmostEmptyxS ~extieee.std_logic_1164.STD_LOGIC 0 380 (_architecture (_uni ))))
		(_signal (_internal FifoFullxS ~extieee.std_logic_1164.STD_LOGIC 0 380 (_architecture (_uni ))))
		(_signal (_internal FifoAlmostFullxS ~extieee.std_logic_1164.STD_LOGIC 0 380 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1332 0 383 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal selectADC ~STD_LOGIC_VECTOR{1~downto~0}~1332 0 383 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1334 0 384 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal selectaddress ~STD_LOGIC_VECTOR{1~downto~0}~1334 0 384 (_architecture (_string \"01"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1336 0 385 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal selecttimestamp ~STD_LOGIC_VECTOR{1~downto~0}~1336 0 385 (_architecture (_string \"00"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1338 0 386 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal selecttrigger ~STD_LOGIC_VECTOR{1~downto~0}~1338 0 386 (_architecture (_string \"10"\))))
		(_process
			(line__389(_architecture 0 0 389 (_assignment (_simple)(_alias((IfClockxC)(IfClockxCI)))(_target(60))(_sensitivity(6)))))
			(line__390(_architecture 1 0 390 (_assignment (_simple)(_alias((ADCclockxCO)(ADCclockxC)))(_target(21))(_sensitivity(90)))))
			(line__403(_architecture 2 0 403 (_assignment (_simple)(_alias((CDVSTestBiasDiagSelxSO)(PA0xSIO)))(_target(34))(_sensitivity(14)))))
			(line__406(_architecture 3 0 406 (_assignment (_simple)(_alias((ResetxRB)(ResetxRBI)))(_target(61))(_sensitivity(7)))))
			(line__407(_architecture 4 0 407 (_assignment (_simple)(_target(62))(_sensitivity(7)))))
			(line__408(_architecture 5 0 408 (_assignment (_simple)(_alias((CounterResetxRB)(SynchronizerResetTimestampxSB)))(_target(64))(_sensitivity(65)))))
			(line__410(_architecture 6 0 410 (_assignment (_simple)(_alias((FX2FifoReadxEBO)(_string \"1"\)))(_target(3)))))
			(line__412(_architecture 7 0 412 (_assignment (_simple)(_alias((SyncInxAB)(Sync1xABI)))(_target(47))(_sensitivity(8)))))
			(line__425(_architecture 8 0 425 (_assignment (_simple)(_alias((ExposurexD)(SRDataOutxD(d_15_0))))(_target(104))(_sensitivity(103(d_15_0))))))
			(line__426(_architecture 9 0 426 (_assignment (_simple)(_alias((ColSettlexD)(SRDataOutxD(d_31_16))))(_target(105))(_sensitivity(103(d_31_16))))))
			(line__427(_architecture 10 0 427 (_assignment (_simple)(_alias((RowSettlexD)(SRDataOutxD(d_47_32))))(_target(106))(_sensitivity(103(d_47_32))))))
			(line__428(_architecture 11 0 428 (_assignment (_simple)(_alias((ResSettlexD)(SRDataOutxD(d_63_48))))(_target(107))(_sensitivity(103(d_63_48))))))
			(line__429(_architecture 12 0 429 (_assignment (_simple)(_alias((FramePeriodxD)(SRDataOutxD(d_79_64))))(_target(108))(_sensitivity(103(d_79_64))))))
			(line__430(_architecture 13 0 430 (_assignment (_simple)(_alias((TestPixelxE)(SRDataOutxD(94))))(_target(109))(_sensitivity(103(94))))))
			(line__431(_architecture 14 0 431 (_assignment (_simple)(_alias((SBRet10xE)(SRDataOutxD(95))))(_target(88))(_sensitivity(103(95))))))
			(line__448(_architecture 15 0 448 (_assignment (_simple)(_alias((FX2FifoDataxDIO)(FifoDataOutxD)))(_target(0))(_sensitivity(118)))))
			(line__480(_architecture 16 0 480 (_assignment (_simple)(_alias((ADCregInxD)(ADCdataxD)))(_target(84))(_sensitivity(87)))))
			(line__518(_architecture 17 0 518 (_assignment (_simple)(_alias((TimestampMasterxS)(_string \"1"\)))(_target(71)))))
			(line__588(_architecture 18 0 588 (_assignment (_simple)(_alias((ADCovrxS)(ADCovrxSI)))(_target(93))(_sensitivity(25)))))
			(line__589(_architecture 19 0 589 (_assignment (_simple)(_target(89))(_sensitivity(61)(63)))))
			(line__608(_architecture 20 0 608 (_assignment (_simple)(_alias((SynchOutxSBO)(SyncOutxSB)))(_target(9))(_sensitivity(75)))))
			(line__609(_architecture 21 0 609 (_assignment (_simple)(_alias((FX2FifoPktEndxSBO)(FX2FifoPktEndxSB)))(_target(4))(_sensitivity(74)))))
			(line__610(_architecture 22 0 610 (_assignment (_simple)(_alias((FX2FifoWritexEBO)(FX2FifoWritexEB)))(_target(2))(_sensitivity(73)))))
			(line__611(_architecture 23 0 611 (_assignment (_simple)(_alias((AERMonitorACKxSBO)(AERMonitorACKxSB)))(_target(42))(_sensitivity(50)))))
			(line__614(_architecture 24 0 614 (_assignment (_simple)(_target(55))(_sensitivity(57)(58)))))
			(line__618(_architecture 25 0 618 (_assignment (_simple)(_target(80))(_sensitivity(78(9))(78(8))))))
			(line__625(_architecture 26 0 625 (_assignment (_simple)(_target(117))(_sensitivity(44)(52)(70)(78(d_7_0))(78(9))(80)(85)))))
			(line__632(_architecture 27 0 632 (_assignment (_simple)(_alias((LED1xSO)(CDVSTestChipResetxRB)))(_target(37))(_sensitivity(19)))))
			(line__633(_architecture 28 0 633 (_assignment (_simple)(_alias((LED2xSO)(RunxS)))(_target(38))(_sensitivity(63)))))
			(line__634(_architecture 29 0 634 (_assignment (_simple)(_alias((LED3xSO)(ADCStateOutputLEDxS)))(_target(39))(_sensitivity(115)))))
			(line__637(_architecture 30 0 637 (_assignment (_simple)(_alias((CDVSTestChipResetxRBO)(CDVSTestChipResetxRB)))(_target(31))(_sensitivity(19)))))
			(line__643(_architecture 31 0 643 (_assignment (_simple)(_target(30))(_sensitivity(18)))))
			(line__645(_architecture 32 0 645 (_assignment (_simple)(_alias((HostResetTimestampxS)(PA7xSIO)))(_target(76))(_sensitivity(17)))))
			(line__646(_architecture 33 0 646 (_assignment (_simple)(_alias((RunxS)(PA3xSIO)))(_target(63))(_sensitivity(16)))))
			(line__647(_architecture 34 0 647 (_assignment (_simple)(_alias((ExtTriggerxE)(PA1xSIO)))(_target(102))(_sensitivity(15)))))
			(line__649(_architecture 35 0 649 (_assignment (_simple)(_alias((RunADCxS)(PC0xSIO)))(_target(114))(_sensitivity(10)))))
			(line__650(_architecture 36 0 650 (_assignment (_simple)(_alias((SRClockxC)(PC1xSIO)))(_target(113))(_sensitivity(11)))))
			(line__651(_architecture 37 0 651 (_assignment (_simple)(_alias((SRLatchxE)(PC2xSIO)))(_target(112))(_sensitivity(12)))))
			(line__652(_architecture 38 0 652 (_assignment (_simple)(_alias((SRinxD)(PC3xSIO)))(_target(111))(_sensitivity(13)))))
			(line__654(_architecture 39 0 654 (_assignment (_simple)(_alias((CDVSTestSRColClockxSO)(CDVSTestSRColClockxS)))(_target(27))(_sensitivity(96)))))
			(line__655(_architecture 40 0 655 (_assignment (_simple)(_alias((CDVSTestSRRowClockxSO)(CDVSTestSRRowClockxS)))(_target(26))(_sensitivity(94)))))
			(line__656(_architecture 41 0 656 (_assignment (_simple)(_alias((CDVSTestSRColInxSO)(CDVSTestSRColInxS)))(_target(29))(_sensitivity(97)))))
			(line__657(_architecture 42 0 657 (_assignment (_simple)(_alias((CDVSTestSRRowInxSO)(CDVSTestSRRowInxS)))(_target(28))(_sensitivity(95)))))
			(line__659(_architecture 43 0 659 (_assignment (_simple)(_alias((CDVSTestColMode0xSO)(CDVSTestColMode0xS)))(_target(32))(_sensitivity(98)))))
			(line__660(_architecture 44 0 660 (_assignment (_simple)(_alias((CDVSTestColMode1xSO)(CDVSTestColMode1xS)))(_target(33))(_sensitivity(99)))))
			(line__662(_architecture 45 0 662 (_assignment (_simple)(_alias((CDVSTestApsTxGatexSO)(CDVSTestApsTxGatexS)))(_target(36))(_sensitivity(100)))))
			(line__666(_architecture 46 0 666 (_assignment (_simple)(_alias((ADCstbyxEO)(ADCstbyxE)))(_target(24))(_sensitivity(92)))))
			(line__667(_architecture 47 0 667 (_assignment (_simple)(_alias((ADCoexEBO)(ADCoexEB)))(_target(23))(_sensitivity(91)))))
			(line__670(_architecture 48 0 670 (_assignment (_simple)(_alias((RxcolGxS)(_string \"0"\)))(_target(68)))))
			(line__671(_architecture 49 0 671 (_assignment (_simple)(_alias((UseLongAckxS)(_string \"0"\)))(_target(51)))))
			(line__677(_architecture 50 0 677 (_assignment (_simple)(_alias((DebugxSIO(0))(CDVSTestBiasBitOutxS)))(_target(40(0)))(_sensitivity(35)))))
			(synchronizer(_architecture 51 0 683 (_process (_target(48)(49))(_sensitivity(59)(41)(49))(_dssslsensitivity 1))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
	)
	(_static
		(514 )
		(33686274 33686018 33686018 514 )
	)
	(_model . Structural 55 -1
	)
)
I 000052 55 11668         1374163560275 Behavioural
(_unit VHDL (adcstatemachine_tb 0 20 (behavioural 0 23 ))
	(_version v63)
	(_time 1374163560276 2013.07.18 18:06:00)
	(_source (\./../../ADCStateMachine_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 26742e22247171312d29327c76)
	(_entity
		(_time 1372368071331)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(ADCStateMachine
			(_object
				(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
				(_port (_internal ADCclockxCO ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_out ))))
				(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
				(_port (_internal ADCwordxDI ~STD_LOGIC_VECTOR{9~downto~0}~13 0 30 (_entity (_in ))))
				(_port (_internal ADCoutxDO ~STD_LOGIC_VECTOR{13~downto~0}~13 0 31 (_entity (_out ))))
				(_port (_internal ADCstbyxEO ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
				(_port (_internal ADCoexEBO ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ))))
				(_port (_internal ADCovrxSI ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
				(_port (_internal RegisterWritexEO ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
				(_port (_internal SRLatchxEI ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
				(_port (_internal RunADCxSI ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ))))
				(_port (_internal ExposurexDI ~STD_LOGIC_VECTOR{15~downto~0}~13 0 38 (_entity (_in ))))
				(_port (_internal ColSettlexDI ~STD_LOGIC_VECTOR{15~downto~0}~132 0 39 (_entity (_in ))))
				(_port (_internal RowSettlexDI ~STD_LOGIC_VECTOR{15~downto~0}~134 0 40 (_entity (_in ))))
				(_port (_internal ResSettlexDI ~STD_LOGIC_VECTOR{15~downto~0}~136 0 41 (_entity (_in ))))
				(_port (_internal FramePeriodxDI ~STD_LOGIC_VECTOR{15~downto~0}~138 0 42 (_entity (_in ))))
				(_port (_internal SBRet10xEI ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ))))
				(_port (_internal TestPixelxEI ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_in ))))
				(_port (_internal ExtTriggerxEI ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_in ))))
				(_port (_internal CDVSTestSRRowInxSO ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_out ))))
				(_port (_internal CDVSTestSRRowClockxSO ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_out ))))
				(_port (_internal CDVSTestSRColInxSO ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_out ))))
				(_port (_internal CDVSTestSRColClockxSO ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_out ))))
				(_port (_internal CDVSTestColMode0xSO ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_out ))))
				(_port (_internal CDVSTestColMode1xSO ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_out ))))
				(_port (_internal CDVSTestApsTxGatexSO ~extieee.std_logic_1164.STD_LOGIC 0 52 (_entity (_out ))))
				(_port (_internal ADCStateOutputLEDxSO ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_out ))))
			)
		)
	)
	(_instantiation ADCStateMachine_1 0 120 (_component ADCStateMachine )
		(_port
			((ClockxCI)(IfClockxC))
			((ADCclockxCO)(ADCclockxC))
			((ResetxRBI)(ResetxRB))
			((ADCwordxDI)(ADCwordxD))
			((ADCoutxDO)(ADCdataxD))
			((ADCstbyxEO)(ADCstbyxE))
			((ADCoexEBO)(ADCoexEB))
			((ADCovrxSI)(ADCovrxS))
			((RegisterWritexEO)(RegisterWritexE))
			((SRLatchxEI)(SRLatchxE))
			((RunADCxSI)(RunADCxS))
			((ExposurexDI)(ExposurexD))
			((ColSettlexDI)(ColSettlexD))
			((RowSettlexDI)(RowSettlexD))
			((ResSettlexDI)(ResSettlexD))
			((FramePeriodxDI)(FramePeriodxD))
			((SBRet10xEI)(SBRet10xE))
			((TestPixelxEI)(TestpixelxE))
			((ExtTriggerxEI)(ExtTriggerxE))
			((CDVSTestSRRowInxSO)(CDVSTestSRRowInxS))
			((CDVSTestSRRowClockxSO)(CDVSTestSRRowClockxS))
			((CDVSTestSRColInxSO)(CDVSTestSRColInxS))
			((CDVSTestSRColClockxSO)(CDVSTestSRColClockxS))
			((CDVSTestColMode0xSO)(CDVSTestColMode0xS))
			((CDVSTestColMode1xSO)(CDVSTestColMode1xS))
			((CDVSTestApsTxGatexSO)(CDVSTestApsTxGatexS))
			((ADCStateOutputLEDxSO)(ADCStateOutputLEDxS))
		)
		(_use (_entity . ADCStateMachine)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~13 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~13 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~132 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~134 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~136 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~138 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal IfClockxC ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ))))
		(_signal (_internal ADCclockxC ~extieee.std_logic_1164.STD_LOGIC 0 57 (_architecture (_uni ))))
		(_signal (_internal ResetxRB ~extieee.std_logic_1164.STD_LOGIC 0 58 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_signal (_internal ADCwordxD ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 59 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~1312 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_signal (_internal ADCdataxD ~STD_LOGIC_VECTOR{13~downto~0}~1312 0 60 (_architecture (_uni ))))
		(_signal (_internal ADCoexEB ~extieee.std_logic_1164.STD_LOGIC 0 61 (_architecture (_uni ))))
		(_signal (_internal ADCstbyxE ~extieee.std_logic_1164.STD_LOGIC 0 62 (_architecture (_uni ))))
		(_signal (_internal ADCovrxS ~extieee.std_logic_1164.STD_LOGIC 0 63 (_architecture (_uni ))))
		(_signal (_internal RegisterWritexE ~extieee.std_logic_1164.STD_LOGIC 0 64 (_architecture (_uni ))))
		(_signal (_internal SRLatchxE ~extieee.std_logic_1164.STD_LOGIC 0 65 (_architecture (_uni ))))
		(_signal (_internal RunADCxS ~extieee.std_logic_1164.STD_LOGIC 0 66 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 67 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal ExposurexD ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 67 (_architecture (_uni ))))
		(_signal (_internal ColSettlexD ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 68 (_architecture (_uni ))))
		(_signal (_internal RowSettlexD ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 69 (_architecture (_uni ))))
		(_signal (_internal ResSettlexD ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 70 (_architecture (_uni ))))
		(_signal (_internal FramePeriodxD ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 71 (_architecture (_uni ))))
		(_signal (_internal TestPixelxE ~extieee.std_logic_1164.STD_LOGIC 0 72 (_architecture (_uni ))))
		(_signal (_internal SBRet10xE ~extieee.std_logic_1164.STD_LOGIC 0 73 (_architecture (_uni ))))
		(_signal (_internal ExtTriggerxE ~extieee.std_logic_1164.STD_LOGIC 0 74 (_architecture (_uni ))))
		(_signal (_internal CDVSTestSRRowInxS ~extieee.std_logic_1164.STD_LOGIC 0 75 (_architecture (_uni ))))
		(_signal (_internal CDVSTestSRRowClockxS ~extieee.std_logic_1164.STD_LOGIC 0 76 (_architecture (_uni ))))
		(_signal (_internal CDVSTestSRColInxS ~extieee.std_logic_1164.STD_LOGIC 0 77 (_architecture (_uni ))))
		(_signal (_internal CDVSTestSRColClockxS ~extieee.std_logic_1164.STD_LOGIC 0 78 (_architecture (_uni ))))
		(_signal (_internal CDVSTestColMode0xS ~extieee.std_logic_1164.STD_LOGIC 0 79 (_architecture (_uni ))))
		(_signal (_internal CDVSTestColMode1xS ~extieee.std_logic_1164.STD_LOGIC 0 80 (_architecture (_uni ))))
		(_signal (_internal CDVSTestApsTxGatexS ~extieee.std_logic_1164.STD_LOGIC 0 81 (_architecture (_uni ))))
		(_signal (_internal ADCStateOutputLEDxS ~extieee.std_logic_1164.STD_LOGIC 0 82 (_architecture (_uni ))))
		(_constant (_internal Tpw_clk ~extSTD.STANDARD.TIME 0 84 (_architecture ((ns 4634391661857464543)))))
		(_process
			(clock_gen(_architecture 0 0 88 (_process (_wait_for)(_target(0)))))
			(line__94(_architecture 1 0 94 (_assignment (_simple)(_alias((ADCclockxC)(_string \"0"\)))(_target(1)))))
			(line__95(_architecture 2 0 95 (_assignment (_simple)(_target(2)))))
			(line__96(_architecture 3 0 96 (_assignment (_simple)(_target(3)))))
			(line__97(_architecture 4 0 97 (_assignment (_simple)(_target(4)))))
			(line__98(_architecture 5 0 98 (_assignment (_simple)(_alias((ADCoexEB)(_string \"0"\)))(_target(5)))))
			(line__99(_architecture 6 0 99 (_assignment (_simple)(_alias((ADCstbyxE)(_string \"0"\)))(_target(6)))))
			(line__100(_architecture 7 0 100 (_assignment (_simple)(_alias((RegisterWritexE)(_string \"0"\)))(_target(8)))))
			(line__101(_architecture 8 0 101 (_assignment (_simple)(_target(9)))))
			(line__102(_architecture 9 0 102 (_assignment (_simple)(_target(10)))))
			(line__103(_architecture 10 0 103 (_assignment (_simple)(_target(11)))))
			(line__104(_architecture 11 0 104 (_assignment (_simple)(_target(12)))))
			(line__105(_architecture 12 0 105 (_assignment (_simple)(_target(13)))))
			(line__106(_architecture 13 0 106 (_assignment (_simple)(_target(14)))))
			(line__107(_architecture 14 0 107 (_assignment (_simple)(_target(15)))))
			(line__108(_architecture 15 0 108 (_assignment (_simple)(_alias((TestPixelxE)(_string \"0"\)))(_target(16)))))
			(line__109(_architecture 16 0 109 (_assignment (_simple)(_alias((SBRet10xE)(_string \"0"\)))(_target(17)))))
			(line__110(_architecture 17 0 110 (_assignment (_simple)(_alias((ExtTriggerxE)(_string \"0"\)))(_target(18)))))
			(line__111(_architecture 18 0 111 (_assignment (_simple)(_alias((CDVSTestSRRowInxS)(_string \"0"\)))(_target(19)))))
			(line__112(_architecture 19 0 112 (_assignment (_simple)(_alias((CDVSTestSRRowClockxS)(_string \"0"\)))(_target(20)))))
			(line__113(_architecture 20 0 113 (_assignment (_simple)(_alias((CDVSTestSRColInxS)(_string \"0"\)))(_target(21)))))
			(line__114(_architecture 21 0 114 (_assignment (_simple)(_alias((CDVSTestSRColClockxS)(_string \"0"\)))(_target(22)))))
			(line__115(_architecture 22 0 115 (_assignment (_simple)(_alias((CDVSTestColMode0xS)(_string \"0"\)))(_target(23)))))
			(line__116(_architecture 23 0 116 (_assignment (_simple)(_alias((CDVSTestColMode1xS)(_string \"0"\)))(_target(24)))))
			(line__117(_architecture 24 0 117 (_assignment (_simple)(_alias((CDVSTestApsTxGatexS)(_string \"0"\)))(_target(25)))))
			(line__118(_architecture 25 0 118 (_assignment (_simple)(_alias((ADCStateOutputLEDxS)(_string \"0"\)))(_target(26)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
	(_static
		(33686274 50463491 771 )
		(67372036 67372036 67372036 1028 )
		(33686018 33686018 33686018 33686274 )
		(33686018 33686018 33686018 33751554 )
		(33686018 33686018 33686018 33686019 )
	)
	(_model . Behavioural 26 -1
	)
)
I 000051 55 1665          1374163586098 Behavioral
(_unit VHDL (eventbeforeoverflow 0 30 (behavioral 0 39 ))
	(_version v63)
	(_time 1374163586099 2013.07.18 18:06:26)
	(_source (\./../../sourcecode/EventBeforeOverflow.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 10154016164741064641044a43)
	(_entity
		(_time 1372368067881)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in )(_event))))
		(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal OverflowxDI ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal EventxDI ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal EventBeforeOverflowxDO ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
		(_type (_internal state 0 40 (_enum1 stidle stevent stoverflow (_to (i 0)(i 2)))))
		(_signal (_internal StatexDP state 0 42 (_architecture (_uni ))))
		(_signal (_internal StatexDN state 0 42 (_architecture (_uni ))))
		(_process
			(p_memless(_architecture 0 0 47 (_process (_simple)(_target(6)(4))(_sensitivity(5)(2)(3)))))
			(p_memorizing(_architecture 1 0 74 (_process (_target(5))(_sensitivity(0)(1)(6))(_dssslsensitivity 2))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Behavioral 2 -1
	)
)
I 000051 55 4397          1374163586154 Behavioral
(_unit VHDL (synchronizerstatemachine 0 19 (behavioral 0 45 ))
	(_version v63)
	(_time 1374163586155 2013.07.18 18:06:26)
	(_source (\./../../sourcecode/synchronizerStateMachine.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 3f3b693b60683e29696827646c)
	(_entity
		(_time 1372368069110)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_in )(_event))))
		(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_in ))))
		(_port (_internal RunxSI ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_in ))))
		(_port (_internal ConfigxSI ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
		(_port (_internal SyncInxABI ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal SyncOutxSBO ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_port (_internal TriggerxSO ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
		(_port (_internal HostResetTimestampxSI ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal ResetTimestampxSBO ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_out ))))
		(_port (_internal IncrementCounterxSO ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_out ))))
		(_type (_internal state 0 46 (_enum1 stidle sttriggerinhigh sttriggerinlow stresetslaves strunslave stslavewaitedge (_to (i 0)(i 5)))))
		(_signal (_internal StatexDP state 0 49 (_architecture (_uni ))))
		(_signal (_internal StatexDN state 0 49 (_architecture (_uni ))))
		(_signal (_internal SyncInxSB ~extieee.std_logic_1164.STD_LOGIC 0 52 (_architecture (_uni ))))
		(_signal (_internal SyncInxSBN ~extieee.std_logic_1164.STD_LOGIC 0 52 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~13 0 56 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_signal (_internal DividerxDN ~STD_LOGIC_VECTOR{6~downto~0}~13 0 56 (_architecture (_uni ))))
		(_signal (_internal DividerxDP ~STD_LOGIC_VECTOR{6~downto~0}~13 0 56 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~13 0 57 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_signal (_internal CounterxDN ~STD_LOGIC_VECTOR{13~downto~0}~13 0 57 (_architecture (_uni ))))
		(_signal (_internal CounterxDP ~STD_LOGIC_VECTOR{13~downto~0}~13 0 57 (_architecture (_uni ))))
		(_constant (_internal counterInc ~extSTD.STANDARD.INTEGER 0 63 (_process 0 ((i 89)))))
		(_constant (_internal squareWaveHighTime ~extSTD.STANDARD.INTEGER 0 64 (_process 0 ((i 50)))))
		(_constant (_internal squareWavePeriod ~extSTD.STANDARD.INTEGER 0 65 (_process 0 ((i 100)))))
		(_constant (_internal timeout ~extSTD.STANDARD.INTEGER 0 66 (_process 0 ((i 1000)))))
		(_constant (_internal resetSlavesTime ~extSTD.STANDARD.INTEGER 0 67 (_process 0 ((i 6000)))))
		(_process
			(p_memless(_architecture 0 0 62 (_process (_simple)(_target(5)(6)(8)(9)(11)(14)(16))(_sensitivity(2)(3)(4)(7)(10)(12)(15)(17)))))
			(p_mem(_architecture 1 0 223 (_process (_target(10)(15)(17))(_sensitivity(0)(1)(11)(14)(16))(_dssslsensitivity 2))))
			(synchronizer(_architecture 2 0 240 (_process (_target(12)(13))(_sensitivity(0)(4)(13))(_dssslsensitivity 1))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_static
		(33686018 131586 )
		(33686018 33686018 33686018 514 )
		(33686018 131586 )
		(33686018 33686018 33686018 514 )
		(33686018 131586 )
		(33686018 33686018 33686018 514 )
		(33686018 131586 )
		(33686018 33686018 33686018 514 )
		(33686018 131586 )
		(33686018 33686018 33686018 514 )
		(33686018 131586 )
		(33686018 33686018 33686018 514 )
		(33686018 131586 )
		(33686018 33686018 33686018 514 )
		(33686018 131586 )
		(33686018 33686018 33686018 514 )
		(33686018 131586 )
		(33686018 33686018 33686018 514 )
	)
	(_model . Behavioral 3 -1
	)
)
I 000051 55 2368          1374163586219 Behavioral
(_unit VHDL (wordregister 0 30 (behavioral 0 41 ))
	(_version v63)
	(_time 1374163586220 2013.07.18 18:06:26)
	(_source (\./../../sourcecode/wordRegister.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 7d792f7c7f2b2b6b7a786f2729)
	(_entity
		(_time 1372368066647)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_generic (_internal width ~extSTD.STANDARD.NATURAL 0 32 \14\ (_entity ((i 14)))))
		(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in )(_event))))
		(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal WriteEnablexEI ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{width-1~downto~0}~12 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
		(_port (_internal DataInxDI ~STD_LOGIC_VECTOR{width-1~downto~0}~12 0 37 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{width-1~downto~0}~122 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal DataOutxDO ~STD_LOGIC_VECTOR{width-1~downto~0}~122 0 38 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{width-1~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_signal (_internal StatexDP ~STD_LOGIC_VECTOR{width-1~downto~0}~13 0 44 (_architecture (_uni ))))
		(_signal (_internal StatexDN ~STD_LOGIC_VECTOR{width-1~downto~0}~13 0 44 (_architecture (_uni ))))
		(_process
			(p_memless(_architecture 0 0 49 (_process (_simple)(_target(4)(6))(_sensitivity(2)(3)(5)))))
			(p_memorizing(_architecture 1 0 61 (_process (_target(5))(_sensitivity(0)(1)(6))(_dssslsensitivity 2))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . Behavioral 5 -1
	)
)
I 000051 55 2474          1374163586273 Behavioral
(_unit VHDL (timestampcounter 0 25 (behavioral 0 36 ))
	(_version v63)
	(_time 1374163586274 2013.07.18 18:06:26)
	(_source (\./../../sourcecode/timestampCounter.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code bcb8ede8e6ebbcaabae8afe7e9)
	(_entity
		(_time 1372368069416)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal IncrementxSI ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal OverflowxSO ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_port (_internal DataxDO ~STD_LOGIC_VECTOR{13~downto~0}~12 0 33 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{14~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 14)(i 0))))))
		(_signal (_internal CountxDP ~STD_LOGIC_VECTOR{14~downto~0}~13 0 38 (_architecture (_uni ))))
		(_signal (_internal CountxDN ~STD_LOGIC_VECTOR{14~downto~0}~13 0 38 (_architecture (_uni ))))
		(_signal (_internal MSbDelayedxDN ~extieee.std_logic_1164.STD_LOGIC 0 40 (_architecture (_uni ))))
		(_signal (_internal MSbDelayedxDP ~extieee.std_logic_1164.STD_LOGIC 0 40 (_architecture (_uni ))))
		(_process
			(line__44(_architecture 0 0 44 (_assignment (_simple)(_alias((DataxDO)(CountxDP(d_13_0))))(_target(4))(_sensitivity(5(d_13_0))))))
			(line__49(_architecture 1 0 49 (_assignment (_simple)(_target(3))(_sensitivity(5(14))(8)))))
			(p_memless(_architecture 2 0 52 (_process (_simple)(_target(6)(7))(_sensitivity(2)(5)))))
			(p_memoryzing(_architecture 3 0 65 (_process (_target(5)(8))(_sensitivity(0)(1)(6)(7))(_dssslsensitivity 2))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33686018 33686018 131586 )
	)
	(_model . Behavioral 4 -1
	)
)
I 000051 55 3232          1374163586327 Behavioral
(_unit VHDL (fifostatemachine 0 25 (behavioral 0 53 ))
	(_version v63)
	(_time 1374163586328 2013.07.18 18:06:26)
	(_source (\./../../sourcecode/fifoStatemachine.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code ebeeb8b8b0bcb9fdbae5f8b0be)
	(_entity
		(_time 1372368068503)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in )(_event))))
		(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in ))))
		(_port (_internal RunxSI ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal FifoTransactionxSO ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
		(_port (_internal FX2FifoInFullxSBI ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal FifoEmptyxSI ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
		(_port (_internal FifoReadxEO ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_out ))))
		(_port (_internal FX2FifoWritexEBO ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_out ))))
		(_port (_internal FX2FifoPktEndxSBO ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal FX2FifoAddressxDO ~STD_LOGIC_VECTOR{1~downto~0}~12 0 42 (_entity (_out ))))
		(_port (_internal IncEventCounterxSO ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_out ))))
		(_port (_internal ResetEventCounterxSO ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_out ))))
		(_port (_internal ResetEarlyPaketTimerxSO ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_out ))))
		(_port (_internal EarlyPaketTimerOverflowxSI ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_in ))))
		(_type (_internal state 0 54 (_enum1 stidle stearlypaket1 stsetupwrite1 stwrite (_to (i 0)(i 3)))))
		(_signal (_internal StatexDP state 0 57 (_architecture (_uni ))))
		(_signal (_internal StatexDN state 0 57 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR~13 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 1))))))
		(_constant (_internal EP2 ~STD_LOGIC_VECTOR~13 0 61 (_architecture (_string \"00"\))))
		(_type (_internal ~STD_LOGIC_VECTOR~131 0 62 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 1))))))
		(_constant (_internal EP6 ~STD_LOGIC_VECTOR~131 0 62 (_architecture (_string \"10"\))))
		(_process
			(p_memless(_architecture 0 0 68 (_process (_simple)(_target(3)(6)(7)(8)(9)(10)(11)(12)(15))(_sensitivity(2)(4)(5)(13)(14)))))
			(p_memoryzing(_architecture 1 0 127 (_process (_target(14))(_sensitivity(0)(1)(15))(_dssslsensitivity 2))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . Behavioral 2 -1
	)
)
I 000051 55 6993          1374163586385 Behavioral
(_unit VHDL (monitorstatemachine 0 25 (behavioral 0 68 ))
	(_version v63)
	(_time 1374163586386 2013.07.18 18:06:26)
	(_source (\./../../sourcecode/monitorStateMachine.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 292c2b2d767e283f202f2c2c6f727a)
	(_entity
		(_time 1372368068804)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in )(_event))))
		(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in ))))
		(_port (_internal AERREQxSBI ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal AERACKxSBO ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
		(_port (_internal XxDI ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal UseLongAckxSI ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal FifoFullxSI ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in ))))
		(_port (_internal FifoWritexEO ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_out ))))
		(_port (_internal TimestampRegWritexEO ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_out ))))
		(_port (_internal AddressRegWritexEO ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal AddressTimestampSelectxSO ~STD_LOGIC_VECTOR{1~downto~0}~12 0 48 (_entity (_out ))))
		(_port (_internal ADCvalueReadyxSI ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_in ))))
		(_port (_internal ReadADCvaluexEO ~extieee.std_logic_1164.STD_LOGIC 0 52 (_entity (_out ))))
		(_port (_internal TimestampOverflowxSI ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_in ))))
		(_port (_internal TriggerxSI ~extieee.std_logic_1164.STD_LOGIC 0 58 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~122 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal AddressMSBxDO ~STD_LOGIC_VECTOR{1~downto~0}~122 0 61 (_entity (_out ))))
		(_port (_internal ResetTimestampxSBI ~extieee.std_logic_1164.STD_LOGIC 0 64 (_entity (_in ))))
		(_type (_internal state 0 69 (_enum1 stidle stwraddress stwrtime stwait stoverflow stresettimestamp stfifofull streqrelease stadc stadctime stwrtriggertime stwrtrigger (_to (i 0)(i 11)))))
		(_signal (_internal AERREQxSB ~extieee.std_logic_1164.STD_LOGIC 0 72 (_architecture (_uni ))))
		(_signal (_internal StatexDP state 0 75 (_architecture (_uni ))))
		(_signal (_internal StatexDN state 0 75 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 76 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal CountxDP ~STD_LOGIC_VECTOR{7~downto~0}~13 0 76 (_architecture (_uni ))))
		(_signal (_internal CountxDN ~STD_LOGIC_VECTOR{7~downto~0}~13 0 76 (_architecture (_uni ))))
		(_signal (_internal TriggerxDP ~extieee.std_logic_1164.STD_LOGIC 0 77 (_architecture (_uni ))))
		(_signal (_internal TriggerxDN ~extieee.std_logic_1164.STD_LOGIC 0 77 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 80 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal TimestampOverflowxDN ~STD_LOGIC_VECTOR{15~downto~0}~13 0 80 (_architecture (_uni ))))
		(_signal (_internal TimestampOverflowxDP ~STD_LOGIC_VECTOR{15~downto~0}~13 0 80 (_architecture (_uni ))))
		(_signal (_internal TimestampResetxDP ~extieee.std_logic_1164.STD_LOGIC 0 83 (_architecture (_uni ))))
		(_signal (_internal TimestampResetxDN ~extieee.std_logic_1164.STD_LOGIC 0 83 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 86 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal selectADC ~STD_LOGIC_VECTOR{1~downto~0}~13 0 86 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~132 0 87 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal selectaddress ~STD_LOGIC_VECTOR{1~downto~0}~132 0 87 (_architecture (_string \"01"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~134 0 88 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal selecttimestamp ~STD_LOGIC_VECTOR{1~downto~0}~134 0 88 (_architecture (_string \"00"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~136 0 89 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal selecttrigger ~STD_LOGIC_VECTOR{1~downto~0}~136 0 89 (_architecture (_string \"10"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~138 0 91 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal address ~STD_LOGIC_VECTOR{1~downto~0}~138 0 91 (_architecture (_string \"00"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1310 0 92 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal wrap ~STD_LOGIC_VECTOR{1~downto~0}~1310 0 92 (_architecture (_string \"10"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1312 0 93 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal timereset ~STD_LOGIC_VECTOR{1~downto~0}~1312 0 93 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 94 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal timestamp ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 94 (_architecture (_string \"01"\))))
		(_constant (_internal ackExtension ~extSTD.STANDARD.INTEGER 0 96 (_architecture ((i 5)))))
		(_process
			(line__99(_architecture 0 0 99 (_assignment (_simple)(_alias((AERREQxSB)(AERREQxSBI)))(_target(17))(_sensitivity(2)))))
			(p_memless(_architecture 1 0 102 (_process (_simple)(_target(19)(21)(23)(24)(27)(3)(7)(8)(9)(10)(12)(15))(_sensitivity(17)(18)(20)(22)(25)(26)(4)(5)(6)(11)(13)(14)(16)))))
			(p_memoryzing(_architecture 2 0 273 (_process (_target(18)(20)(22)(25)(26))(_sensitivity(0)(1)(19)(21)(23)(24)(27))(_dssslsensitivity 2))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_static
		(33686018 33686018 )
		(33686018 33686018 33686018 33686018 )
		(33686018 33686018 33686018 33686018 )
		(33686018 33686018 )
		(33686018 33686018 )
		(33686018 33686018 )
		(33686018 33686018 33686018 33686018 )
	)
	(_model . Behavioral 3 -1
	)
)
I 000051 55 2362          1374163586446 Behavioral
(_unit VHDL (shiftregister 0 30 (behavioral 0 42 ))
	(_version v63)
	(_time 1374163586447 2013.07.18 18:06:26)
	(_source (\./../../sourcecode/shiftRegister.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 6763326768303a716265733c34)
	(_entity
		(_time 1372368071005)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_generic (_internal width ~extSTD.STANDARD.NATURAL 0 32 \32\ (_entity ((i 32)))))
		(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in )(_event))))
		(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal LatchxEI ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in )(_event))))
		(_port (_internal DxDI ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ))))
		(_port (_internal QxDO ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{width-1~downto~0}~12 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal DataOutxDO ~STD_LOGIC_VECTOR{width-1~downto~0}~12 0 39 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{width-1~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_signal (_internal StatexD ~STD_LOGIC_VECTOR{width-1~downto~0}~13 0 45 (_architecture (_uni ))))
		(_process
			(p_latch(_architecture 0 0 50 (_process (_target(5))(_sensitivity(1)(2)(6))(_dssslsensitivity 2))))
			(line__60(_architecture 1 0 60 (_assignment (_simple)(_target(4))(_sensitivity(6(_index 5)))(_read(6(_index 6))))))
			(p_memorizing(_architecture 2 0 63 (_process (_simple)(_target(6(0))(6(_range 7))(6))(_sensitivity(0)(1))(_read(3)(6(_range 8))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . Behavioral 9 -1
	)
)
I 000051 55 1935          1374163586504 Behavioral
(_unit VHDL (eventcounter 0 26 (behavioral 0 35 ))
	(_version v63)
	(_time 1374163586505 2013.07.18 18:06:26)
	(_source (\./../../sourcecode/eventCounter.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code a6a3f5f0a6f1f7b0f0a4b2fcf4)
	(_entity
		(_time 1372368068203)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal ClearxSI ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal IncrementxSI ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal OverflowxSO ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{8~downto~0}~13 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_signal (_internal CountxDP ~STD_LOGIC_VECTOR{8~downto~0}~13 0 37 (_architecture (_uni ))))
		(_signal (_internal CountxDN ~STD_LOGIC_VECTOR{8~downto~0}~13 0 37 (_architecture (_uni ))))
		(_process
			(p_memoryless(_architecture 0 0 41 (_process (_simple)(_target(6)(4))(_sensitivity(5)(2)(3)))))
			(p_memoryzing(_architecture 1 0 61 (_process (_target(5))(_sensitivity(0)(1)(6))(_dssslsensitivity 2))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33686018 2 )
		(33686018 33686018 2 )
		(33686018 33686018 2 )
	)
	(_model . Behavioral 2 -1
	)
)
I 000050 55 19399         1374163586575 Structure
(_unit VHDL (aerfifo 0 14 (structure 0 30 ))
	(_version v63)
	(_time 1374163586576 2013.07.18 18:06:26)
	(_source (\./../../sourcecode/AERfifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(machxo(components)))
	(_code e4e1b3b7e5b2b2f2b1b7fdbeb3)
	(_entity
		(_time 1372368066962)
		(_use (std(standard))(ieee(std_logic_1164))(machxo(components)))
	)
	(_component
		(fifo8ka
			(_object
				(_generic (_internal FULLPOINTER1 ~STD_LOGIC_VECTOR{13~downto~0}~13 0 47 (_entity -1 )))
				(_generic (_internal FULLPOINTER ~STD_LOGIC_VECTOR{13~downto~0}~132 0 48 (_entity -1 )))
				(_generic (_internal AFPOINTER1 ~STD_LOGIC_VECTOR{13~downto~0}~134 0 49 (_entity -1 )))
				(_generic (_internal AEPOINTER1 ~STD_LOGIC_VECTOR{13~downto~0}~136 0 50 (_entity -1 )))
				(_generic (_internal AFPOINTER ~STD_LOGIC_VECTOR{13~downto~0}~138 0 51 (_entity -1 )))
				(_generic (_internal AEPOINTER ~STD_LOGIC_VECTOR{13~downto~0}~1310 0 52 (_entity -1 )))
				(_generic (_internal CSDECODE_R ~STD_LOGIC_VECTOR{1~downto~0}~13 0 53 (_entity -1 )))
				(_generic (_internal CSDECODE_W ~STD_LOGIC_VECTOR{1~downto~0}~1312 0 54 (_entity -1 )))
				(_generic (_internal RESETMODE ~STRING~13 0 55 (_entity -1 )))
				(_generic (_internal REGMODE ~STRING~1313 0 55 (_entity -1 )))
				(_generic (_internal DATA_WIDTH_R ~extSTD.STANDARD.INTEGER 0 56 (_entity -1 )))
				(_generic (_internal DATA_WIDTH_W ~extSTD.STANDARD.INTEGER 0 56 (_entity -1 )))
				(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 58 (_entity (_in ))))
				(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 58 (_entity (_in ))))
				(_port (_internal DI2 ~extieee.std_logic_1164.STD_LOGIC 0 58 (_entity (_in ))))
				(_port (_internal DI3 ~extieee.std_logic_1164.STD_LOGIC 0 59 (_entity (_in ))))
				(_port (_internal DI4 ~extieee.std_logic_1164.STD_LOGIC 0 59 (_entity (_in ))))
				(_port (_internal DI5 ~extieee.std_logic_1164.STD_LOGIC 0 59 (_entity (_in ))))
				(_port (_internal DI6 ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_in ))))
				(_port (_internal DI7 ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_in ))))
				(_port (_internal DI8 ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_in ))))
				(_port (_internal DI9 ~extieee.std_logic_1164.STD_LOGIC 0 61 (_entity (_in ))))
				(_port (_internal DI10 ~extieee.std_logic_1164.STD_LOGIC 0 61 (_entity (_in ))))
				(_port (_internal DI11 ~extieee.std_logic_1164.STD_LOGIC 0 61 (_entity (_in ))))
				(_port (_internal DI12 ~extieee.std_logic_1164.STD_LOGIC 0 62 (_entity (_in ))))
				(_port (_internal DI13 ~extieee.std_logic_1164.STD_LOGIC 0 62 (_entity (_in ))))
				(_port (_internal DI14 ~extieee.std_logic_1164.STD_LOGIC 0 63 (_entity (_in ))))
				(_port (_internal DI15 ~extieee.std_logic_1164.STD_LOGIC 0 63 (_entity (_in ))))
				(_port (_internal DI16 ~extieee.std_logic_1164.STD_LOGIC 0 64 (_entity (_in ))))
				(_port (_internal DI17 ~extieee.std_logic_1164.STD_LOGIC 0 64 (_entity (_in ))))
				(_port (_internal DI18 ~extieee.std_logic_1164.STD_LOGIC 0 65 (_entity (_in ))))
				(_port (_internal DI19 ~extieee.std_logic_1164.STD_LOGIC 0 65 (_entity (_in ))))
				(_port (_internal DI20 ~extieee.std_logic_1164.STD_LOGIC 0 66 (_entity (_in ))))
				(_port (_internal DI21 ~extieee.std_logic_1164.STD_LOGIC 0 66 (_entity (_in ))))
				(_port (_internal DI22 ~extieee.std_logic_1164.STD_LOGIC 0 67 (_entity (_in ))))
				(_port (_internal DI23 ~extieee.std_logic_1164.STD_LOGIC 0 67 (_entity (_in ))))
				(_port (_internal DI24 ~extieee.std_logic_1164.STD_LOGIC 0 68 (_entity (_in ))))
				(_port (_internal DI25 ~extieee.std_logic_1164.STD_LOGIC 0 68 (_entity (_in ))))
				(_port (_internal DI26 ~extieee.std_logic_1164.STD_LOGIC 0 69 (_entity (_in ))))
				(_port (_internal DI27 ~extieee.std_logic_1164.STD_LOGIC 0 69 (_entity (_in ))))
				(_port (_internal DI28 ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_in ))))
				(_port (_internal DI29 ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_in ))))
				(_port (_internal DI30 ~extieee.std_logic_1164.STD_LOGIC 0 71 (_entity (_in ))))
				(_port (_internal DI31 ~extieee.std_logic_1164.STD_LOGIC 0 71 (_entity (_in ))))
				(_port (_internal DI32 ~extieee.std_logic_1164.STD_LOGIC 0 72 (_entity (_in ))))
				(_port (_internal DI33 ~extieee.std_logic_1164.STD_LOGIC 0 72 (_entity (_in ))))
				(_port (_internal DI34 ~extieee.std_logic_1164.STD_LOGIC 0 73 (_entity (_in ))))
				(_port (_internal DI35 ~extieee.std_logic_1164.STD_LOGIC 0 73 (_entity (_in ))))
				(_port (_internal FULLI ~extieee.std_logic_1164.STD_LOGIC 0 74 (_entity (_in ))))
				(_port (_internal CSW0 ~extieee.std_logic_1164.STD_LOGIC 0 74 (_entity (_in ))))
				(_port (_internal CSW1 ~extieee.std_logic_1164.STD_LOGIC 0 75 (_entity (_in ))))
				(_port (_internal EMPTYI ~extieee.std_logic_1164.STD_LOGIC 0 75 (_entity (_in ))))
				(_port (_internal CSR0 ~extieee.std_logic_1164.STD_LOGIC 0 76 (_entity (_in ))))
				(_port (_internal CSR1 ~extieee.std_logic_1164.STD_LOGIC 0 76 (_entity (_in ))))
				(_port (_internal WE ~extieee.std_logic_1164.STD_LOGIC 0 76 (_entity (_in ))))
				(_port (_internal RE ~extieee.std_logic_1164.STD_LOGIC 0 77 (_entity (_in ))))
				(_port (_internal CLKW ~extieee.std_logic_1164.STD_LOGIC 0 77 (_entity (_in ))))
				(_port (_internal CLKR ~extieee.std_logic_1164.STD_LOGIC 0 77 (_entity (_in ))))
				(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 78 (_entity (_in ))))
				(_port (_internal RPRST ~extieee.std_logic_1164.STD_LOGIC 0 78 (_entity (_in ))))
				(_port (_internal DO0 ~extieee.std_logic_1164.STD_LOGIC 0 79 (_entity (_out ))))
				(_port (_internal DO1 ~extieee.std_logic_1164.STD_LOGIC 0 79 (_entity (_out ))))
				(_port (_internal DO2 ~extieee.std_logic_1164.STD_LOGIC 0 80 (_entity (_out ))))
				(_port (_internal DO3 ~extieee.std_logic_1164.STD_LOGIC 0 80 (_entity (_out ))))
				(_port (_internal DO4 ~extieee.std_logic_1164.STD_LOGIC 0 81 (_entity (_out ))))
				(_port (_internal DO5 ~extieee.std_logic_1164.STD_LOGIC 0 81 (_entity (_out ))))
				(_port (_internal DO6 ~extieee.std_logic_1164.STD_LOGIC 0 82 (_entity (_out ))))
				(_port (_internal DO7 ~extieee.std_logic_1164.STD_LOGIC 0 82 (_entity (_out ))))
				(_port (_internal DO8 ~extieee.std_logic_1164.STD_LOGIC 0 83 (_entity (_out ))))
				(_port (_internal DO9 ~extieee.std_logic_1164.STD_LOGIC 0 83 (_entity (_out ))))
				(_port (_internal DO10 ~extieee.std_logic_1164.STD_LOGIC 0 84 (_entity (_out ))))
				(_port (_internal DO11 ~extieee.std_logic_1164.STD_LOGIC 0 84 (_entity (_out ))))
				(_port (_internal DO12 ~extieee.std_logic_1164.STD_LOGIC 0 85 (_entity (_out ))))
				(_port (_internal DO13 ~extieee.std_logic_1164.STD_LOGIC 0 85 (_entity (_out ))))
				(_port (_internal DO14 ~extieee.std_logic_1164.STD_LOGIC 0 86 (_entity (_out ))))
				(_port (_internal DO15 ~extieee.std_logic_1164.STD_LOGIC 0 86 (_entity (_out ))))
				(_port (_internal DO16 ~extieee.std_logic_1164.STD_LOGIC 0 87 (_entity (_out ))))
				(_port (_internal DO17 ~extieee.std_logic_1164.STD_LOGIC 0 87 (_entity (_out ))))
				(_port (_internal DO18 ~extieee.std_logic_1164.STD_LOGIC 0 88 (_entity (_out ))))
				(_port (_internal DO19 ~extieee.std_logic_1164.STD_LOGIC 0 88 (_entity (_out ))))
				(_port (_internal DO20 ~extieee.std_logic_1164.STD_LOGIC 0 89 (_entity (_out ))))
				(_port (_internal DO21 ~extieee.std_logic_1164.STD_LOGIC 0 89 (_entity (_out ))))
				(_port (_internal DO22 ~extieee.std_logic_1164.STD_LOGIC 0 90 (_entity (_out ))))
				(_port (_internal DO23 ~extieee.std_logic_1164.STD_LOGIC 0 90 (_entity (_out ))))
				(_port (_internal DO24 ~extieee.std_logic_1164.STD_LOGIC 0 91 (_entity (_out ))))
				(_port (_internal DO25 ~extieee.std_logic_1164.STD_LOGIC 0 91 (_entity (_out ))))
				(_port (_internal DO26 ~extieee.std_logic_1164.STD_LOGIC 0 92 (_entity (_out ))))
				(_port (_internal DO27 ~extieee.std_logic_1164.STD_LOGIC 0 92 (_entity (_out ))))
				(_port (_internal DO28 ~extieee.std_logic_1164.STD_LOGIC 0 93 (_entity (_out ))))
				(_port (_internal DO29 ~extieee.std_logic_1164.STD_LOGIC 0 93 (_entity (_out ))))
				(_port (_internal DO30 ~extieee.std_logic_1164.STD_LOGIC 0 94 (_entity (_out ))))
				(_port (_internal DO31 ~extieee.std_logic_1164.STD_LOGIC 0 94 (_entity (_out ))))
				(_port (_internal DO32 ~extieee.std_logic_1164.STD_LOGIC 0 95 (_entity (_out ))))
				(_port (_internal DO33 ~extieee.std_logic_1164.STD_LOGIC 0 95 (_entity (_out ))))
				(_port (_internal DO34 ~extieee.std_logic_1164.STD_LOGIC 0 96 (_entity (_out ))))
				(_port (_internal DO35 ~extieee.std_logic_1164.STD_LOGIC 0 96 (_entity (_out ))))
				(_port (_internal EF ~extieee.std_logic_1164.STD_LOGIC 0 97 (_entity (_out ))))
				(_port (_internal AEF ~extieee.std_logic_1164.STD_LOGIC 0 97 (_entity (_out ))))
				(_port (_internal AFF ~extieee.std_logic_1164.STD_LOGIC 0 97 (_entity (_out ))))
				(_port (_internal FF ~extieee.std_logic_1164.STD_LOGIC 0 98 (_entity (_out ))))
			)
		)
		(vhi
			(_object
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_out ))))
			)
		)
		(vlo
			(_object
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_out ))))
			)
		)
	)
	(_instantiation AERfifo_0_1 0 140 (_component fifo8ka )
		(_generic
			((FULLPOINTER1)(_string \"01111111110001"\))
			((FULLPOINTER)(_string \"01111111111001"\))
			((AFPOINTER1)(_string \"00011111010001"\))
			((AEPOINTER1)(_string \"00000001011111"\))
			((AFPOINTER)(_string \"00011111011001"\))
			((AEPOINTER)(_string \"00000001010111"\))
			((CSDECODE_R)(_string \"11"\))
			((CSDECODE_W)(_string \"11"\))
			((RESETMODE)(_string \"ASYNC"\))
			((REGMODE)(_string \"NOREG"\))
			((DATA_WIDTH_R)((i 9)))
			((DATA_WIDTH_W)((i 9)))
		)
		(_port
			((DI0)(Data(0)))
			((DI1)(Data(1)))
			((DI2)(Data(2)))
			((DI3)(Data(3)))
			((DI4)(Data(4)))
			((DI5)(Data(5)))
			((DI6)(Data(6)))
			((DI7)(Data(7)))
			((DI8)(Data(8)))
			((DI9)(scuba_vlo))
			((DI10)(scuba_vlo))
			((DI11)(scuba_vlo))
			((DI12)(scuba_vlo))
			((DI13)(scuba_vlo))
			((DI14)(scuba_vlo))
			((DI15)(scuba_vlo))
			((DI16)(scuba_vlo))
			((DI17)(scuba_vlo))
			((DI18)(scuba_vlo))
			((DI19)(scuba_vlo))
			((DI20)(scuba_vlo))
			((DI21)(scuba_vlo))
			((DI22)(scuba_vlo))
			((DI23)(scuba_vlo))
			((DI24)(scuba_vlo))
			((DI25)(scuba_vlo))
			((DI26)(scuba_vlo))
			((DI27)(scuba_vlo))
			((DI28)(scuba_vlo))
			((DI29)(scuba_vlo))
			((DI30)(scuba_vlo))
			((DI31)(scuba_vlo))
			((DI32)(scuba_vlo))
			((DI33)(scuba_vlo))
			((DI34)(scuba_vlo))
			((DI35)(scuba_vlo))
			((FULLI)(Full_int))
			((CSW0)(scuba_vhi))
			((CSW1)(scuba_vhi))
			((EMPTYI)(Empty_int))
			((CSR0)(scuba_vhi))
			((CSR1)(scuba_vhi))
			((WE)(WrEn))
			((RE)(RdEn))
			((CLKW)(WrClock))
			((CLKR)(RdClock))
			((RST)(Reset))
			((RPRST)(RPReset))
			((DO0)(Q(0)))
			((DO1)(Q(1)))
			((DO2)(Q(2)))
			((DO3)(Q(3)))
			((DO4)(Q(4)))
			((DO5)(Q(5)))
			((DO6)(Q(6)))
			((DO7)(Q(7)))
			((DO8)(Q(8)))
			((DO9)(_open))
			((DO10)(_open))
			((DO11)(_open))
			((DO12)(_open))
			((DO13)(_open))
			((DO14)(_open))
			((DO15)(_open))
			((DO16)(_open))
			((DO17)(_open))
			((DO18)(_open))
			((DO19)(_open))
			((DO20)(_open))
			((DO21)(_open))
			((DO22)(_open))
			((DO23)(_open))
			((DO24)(_open))
			((DO25)(_open))
			((DO26)(_open))
			((DO27)(_open))
			((DO28)(_open))
			((DO29)(_open))
			((DO30)(_open))
			((DO31)(_open))
			((DO32)(_open))
			((DO33)(_open))
			((DO34)(_open))
			((DO35)(_open))
			((EF)(Empty_int))
			((AEF)(AlmostEmpty))
			((AFF)(AlmostFull))
			((FF)(Full_int))
		)
		(_use (_entity machxo fifo8ka)
			(_generic
				((DATA_WIDTH_W)((i 9)))
				((DATA_WIDTH_R)((i 9)))
				((REGMODE)(_string \"NOREG"\))
				((RESETMODE)(_string \"ASYNC"\))
				((CSDECODE_W)(_string \"11"\))
				((CSDECODE_R)(_string \"11"\))
				((AEPOINTER)(_string \"00000001010111"\))
				((AEPOINTER1)(_string \"00000001011111"\))
				((AFPOINTER)(_string \"00011111011001"\))
				((AFPOINTER1)(_string \"00011111010001"\))
				((FULLPOINTER)(_string \"01111111111001"\))
				((FULLPOINTER1)(_string \"01111111110001"\))
			)
		)
	)
	(_instantiation scuba_vhi_inst 0 173 (_component vhi )
		(_port
			((Z)(scuba_vhi))
		)
		(_use (_entity machxo vhi)
		)
	)
	(_instantiation scuba_vlo_inst 0 176 (_component vlo )
		(_port
			((Z)(scuba_vlo))
		)
		(_use (_entity machxo vlo)
		)
	)
	(_instantiation AERfifo_1_0 0 179 (_component fifo8ka )
		(_generic
			((FULLPOINTER1)(_string \"00000000000000"\))
			((FULLPOINTER)(_string \"11111111111111"\))
			((AFPOINTER1)(_string \"00000000000000"\))
			((AEPOINTER1)(_string \"00000000000000"\))
			((AFPOINTER)(_string \"11111111111111"\))
			((AEPOINTER)(_string \"11111111111111"\))
			((CSDECODE_R)(_string \"11"\))
			((CSDECODE_W)(_string \"11"\))
			((RESETMODE)(_string \"ASYNC"\))
			((REGMODE)(_string \"NOREG"\))
			((DATA_WIDTH_R)((i 9)))
			((DATA_WIDTH_W)((i 9)))
		)
		(_port
			((DI0)(Data(9)))
			((DI1)(Data(10)))
			((DI2)(Data(11)))
			((DI3)(Data(12)))
			((DI4)(Data(13)))
			((DI5)(Data(14)))
			((DI6)(Data(15)))
			((DI7)(scuba_vlo))
			((DI8)(scuba_vlo))
			((DI9)(scuba_vlo))
			((DI10)(scuba_vlo))
			((DI11)(scuba_vlo))
			((DI12)(scuba_vlo))
			((DI13)(scuba_vlo))
			((DI14)(scuba_vlo))
			((DI15)(scuba_vlo))
			((DI16)(scuba_vlo))
			((DI17)(scuba_vlo))
			((DI18)(scuba_vlo))
			((DI19)(scuba_vlo))
			((DI20)(scuba_vlo))
			((DI21)(scuba_vlo))
			((DI22)(scuba_vlo))
			((DI23)(scuba_vlo))
			((DI24)(scuba_vlo))
			((DI25)(scuba_vlo))
			((DI26)(scuba_vlo))
			((DI27)(scuba_vlo))
			((DI28)(scuba_vlo))
			((DI29)(scuba_vlo))
			((DI30)(scuba_vlo))
			((DI31)(scuba_vlo))
			((DI32)(scuba_vlo))
			((DI33)(scuba_vlo))
			((DI34)(scuba_vlo))
			((DI35)(scuba_vlo))
			((FULLI)(Full_int))
			((CSW0)(scuba_vhi))
			((CSW1)(scuba_vhi))
			((EMPTYI)(Empty_int))
			((CSR0)(scuba_vhi))
			((CSR1)(scuba_vhi))
			((WE)(WrEn))
			((RE)(RdEn))
			((CLKW)(WrClock))
			((CLKR)(RdClock))
			((RST)(Reset))
			((RPRST)(RPReset))
			((DO0)(Q(9)))
			((DO1)(Q(10)))
			((DO2)(Q(11)))
			((DO3)(Q(12)))
			((DO4)(Q(13)))
			((DO5)(Q(14)))
			((DO6)(Q(15)))
			((DO7)(_open))
			((DO8)(_open))
			((DO9)(_open))
			((DO10)(_open))
			((DO11)(_open))
			((DO12)(_open))
			((DO13)(_open))
			((DO14)(_open))
			((DO15)(_open))
			((DO16)(_open))
			((DO17)(_open))
			((DO18)(_open))
			((DO19)(_open))
			((DO20)(_open))
			((DO21)(_open))
			((DO22)(_open))
			((DO23)(_open))
			((DO24)(_open))
			((DO25)(_open))
			((DO26)(_open))
			((DO27)(_open))
			((DO28)(_open))
			((DO29)(_open))
			((DO30)(_open))
			((DO31)(_open))
			((DO32)(_open))
			((DO33)(_open))
			((DO34)(_open))
			((DO35)(_open))
			((EF)(_open))
			((AEF)(_open))
			((AFF)(_open))
			((FF)(_open))
		)
		(_use (_entity machxo fifo8ka)
			(_generic
				((DATA_WIDTH_W)((i 9)))
				((DATA_WIDTH_R)((i 9)))
				((REGMODE)(_string \"NOREG"\))
				((RESETMODE)(_string \"ASYNC"\))
				((CSDECODE_W)(_string \"11"\))
				((CSDECODE_R)(_string \"11"\))
				((AEPOINTER)(_string \"11111111111111"\))
				((AEPOINTER1)(_string \"00000000000000"\))
				((AFPOINTER)(_string \"11111111111111"\))
				((AFPOINTER1)(_string \"00000000000000"\))
				((FULLPOINTER)(_string \"11111111111111"\))
				((FULLPOINTER1)(_string \"00000000000000"\))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal Data ~STD_LOGIC_VECTOR{15~downto~0}~12 0 16 (_entity (_in ))))
		(_port (_internal WrClock ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
		(_port (_internal RdClock ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
		(_port (_internal WrEn ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_in ))))
		(_port (_internal RdEn ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_in ))))
		(_port (_internal Reset ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_in ))))
		(_port (_internal RPReset ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal Q ~STD_LOGIC_VECTOR{15~downto~0}~122 0 23 (_entity (_out ))))
		(_port (_internal Empty ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_out ))))
		(_port (_internal Full ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_out ))))
		(_port (_internal AlmostEmpty ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_out ))))
		(_port (_internal AlmostFull ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_out ))))
		(_signal (_internal scuba_vhi ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_signal (_internal Empty_int ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal Full_int ~extieee.std_logic_1164.STD_LOGIC 0 35 (_architecture (_uni ))))
		(_signal (_internal scuba_vlo ~extieee.std_logic_1164.STD_LOGIC 0 36 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~13 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~132 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~134 0 49 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~136 0 50 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~138 0 51 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~1310 0 52 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 53 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1312 0 54 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_type (_internal ~STRING~13 0 55 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_type (_internal ~STRING~1313 0 55 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_process
			(line__211(_architecture 0 0 211 (_assignment (_simple)(_alias((Empty)(Empty_int)))(_target(8))(_sensitivity(13)))))
			(line__212(_architecture 1 0 212 (_assignment (_simple)(_alias((Full)(Full_int)))(_target(9))(_sensitivity(14)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_model . Structure 2 -1
	)
)
I 000033 55 1433 0 structure_con
(_configuration VHDL (structure_con 0 217 (AERfifo))
	(_version v63)
	(_time 1374163586586 2013.07.18 18:06:26)
	(_source (\./../../sourcecode/AERfifo.vhd\))
	(_use (std(standard))(machxo(components))(ieee(std_logic_1164)))
	(_code f4f0a1a5f4a2a2e3f1fae7afa1)
	(_architecture Structure
		(_instantiation AERfifo_0_1
			(_entity machxo fifo8ka V
				(_generic
					((DATA_WIDTH_W)(_code 0))
					((DATA_WIDTH_R)(_code 1))
					((REGMODE)(_code 2))
					((RESETMODE)(_code 3))
					((CSDECODE_W)(_code 4))
					((CSDECODE_R)(_code 5))
					((AEPOINTER)(_code 6))
					((AEPOINTER1)(_code 7))
					((AFPOINTER)(_code 8))
					((AFPOINTER1)(_code 9))
					((FULLPOINTER)(_code 10))
					((FULLPOINTER1)(_code 11))
				)
			)
		)
		(_instantiation scuba_vhi_inst
			(_entity machxo vhi V
			)
		)
		(_instantiation scuba_vlo_inst
			(_entity machxo vlo V
			)
		)
		(_instantiation AERfifo_1_0
			(_entity machxo fifo8ka V
				(_generic
					((DATA_WIDTH_W)(_code 12))
					((DATA_WIDTH_R)(_code 13))
					((REGMODE)(_code 14))
					((RESETMODE)(_code 15))
					((CSDECODE_W)(_code 16))
					((CSDECODE_R)(_code 17))
					((AEPOINTER)(_code 18))
					((AEPOINTER1)(_code 19))
					((AFPOINTER)(_code 20))
					((AFPOINTER1)(_code 21))
					((FULLPOINTER)(_code 22))
					((FULLPOINTER1)(_code 23))
				)
			)
		)
		(_model . Structure_CON__AERfifo__Structure__code__0 24 -1
		)
	)
)
I 000050 55 5069          1374163586663 Structure
(_unit VHDL (clockgen 0 14 (structure 0 24 ))
	(_version v63)
	(_time 1374163586664 2013.07.18 18:06:26)
	(_source (\./../../sourcecode/clockgen.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(machxo(components)))
	(_code 4240414013154054444c001814)
	(_entity
		(_time 1372368067259)
		(_use (std(standard))(ieee(std_logic_1164))(machxo(components)))
	)
	(_component
		(vlo
			(_object
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
			)
		)
		(ehxpllc
			(_object
				(_generic (_internal DUTY ~extSTD.STANDARD.INTEGER 0 36 (_entity -1 )))
				(_generic (_internal PHASEADJ ~extSTD.STANDARD.INTEGER 0 36 (_entity -1 )))
				(_generic (_internal DELAY_CNTL ~STRING~13 0 37 (_entity -1 )))
				(_generic (_internal CLKOK_DIV ~extSTD.STANDARD.INTEGER 0 37 (_entity -1 )))
				(_generic (_internal FDEL ~extSTD.STANDARD.INTEGER 0 38 (_entity -1 )))
				(_generic (_internal CLKFB_DIV ~extSTD.STANDARD.INTEGER 0 38 (_entity -1 )))
				(_generic (_internal CLKOP_DIV ~extSTD.STANDARD.INTEGER 0 39 (_entity -1 )))
				(_generic (_internal CLKI_DIV ~extSTD.STANDARD.INTEGER 0 39 (_entity -1 )))
				(_port (_internal CLKI ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ))))
				(_port (_internal CLKFB ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ))))
				(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ))))
				(_port (_internal DDAMODE ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_in ))))
				(_port (_internal DDAIZR ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_in ))))
				(_port (_internal DDAILAG ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_in ))))
				(_port (_internal DDAIDEL0 ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ))))
				(_port (_internal DDAIDEL1 ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ))))
				(_port (_internal DDAIDEL2 ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ))))
				(_port (_internal CLKOP ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_out ))))
				(_port (_internal CLKOS ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_out ))))
				(_port (_internal CLKOK ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_out ))))
				(_port (_internal CLKINTFB ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_out ))))
				(_port (_internal LOCK ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_out ))))
			)
		)
	)
	(_instantiation scuba_vlo_inst 0 79 (_component vlo )
		(_port
			((Z)(scuba_vlo))
		)
		(_use (_entity machxo vlo)
		)
	)
	(_instantiation PLLCInst_0 0 82 (_component ehxpllc )
		(_generic
			((DUTY)((i 4)))
			((PHASEADJ)((i 0)))
			((DELAY_CNTL)(_string \"STATIC"\))
			((CLKOK_DIV)((i 2)))
			((FDEL)((i 0)))
			((CLKFB_DIV)((i 3)))
			((CLKOP_DIV)((i 8)))
			((CLKI_DIV)((i 1)))
		)
		(_port
			((CLKI)(CLK))
			((CLKFB)(CLKOP_t))
			((RST)(RESET))
			((DDAMODE)(scuba_vlo))
			((DDAIZR)(scuba_vlo))
			((DDAILAG)(scuba_vlo))
			((DDAIDEL0)(scuba_vlo))
			((DDAIDEL1)(scuba_vlo))
			((DDAIDEL2)(scuba_vlo))
			((CLKOP)(CLKOP_t))
			((CLKOS)(_open))
			((CLKOK)(_open))
			((CLKINTFB)(_open))
			((LOCK)(LOCK))
		)
		(_use (_entity machxo ehxpllc)
			(_generic
				((CLKI_DIV)((i 1)))
				((CLKFB_DIV)((i 3)))
				((CLKOP_DIV)((i 8)))
				((CLKOK_DIV)((i 2)))
				((PHASEADJ)((i 0)))
				((FDEL)((i 0)))
				((DUTY)((i 4)))
				((DELAY_CNTL)(_string \"STATIC"\))
			)
			(_port
				((clki)(CLKI))
				((clkfb)(CLKFB))
				((rst)(RST))
				((ddamode)(DDAMODE))
				((ddaizr)(DDAIZR))
				((ddailag)(DDAILAG))
				((ddaidel0)(DDAIDEL0))
				((ddaidel1)(DDAIDEL1))
				((ddaidel2)(DDAIDEL2))
				((clkos)(CLKOS))
				((clkop)(CLKOP))
				((clkok)(CLKOK))
				((lock)(LOCK))
				((clkintfb)(CLKINTFB))
			)
		)
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
		(_port (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
		(_port (_internal CLKOP ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_out ))))
		(_port (_internal LOCK ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_out ))))
		(_signal (_internal scuba_vlo ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ))))
		(_signal (_internal CLKOP_t ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_type (_internal ~STRING~13 0 37 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_process
			(line__94(_architecture 0 0 94 (_assignment (_simple)(_alias((CLKOP)(CLKOP_t)))(_target(2))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
	)
	(_model . Structure 1 -1
	)
)
I 000033 55 1120 0 structure_con
(_configuration VHDL (structure_con 0 99 (clockgen))
	(_version v63)
	(_time 1374163586671 2013.07.18 18:06:26)
	(_source (\./../../sourcecode/clockgen.vhd\))
	(_use (std(standard))(machxo(components))(ieee(std_logic_1164)))
	(_code 42414141441414554743511917)
	(_architecture Structure
		(_instantiation scuba_vlo_inst
			(_entity machxo vlo V
			)
		)
		(_instantiation PLLCInst_0
			(_entity machxo ehxpllc V
				(_generic
					((CLKI_DIV)(_code 0))
					((CLKFB_DIV)(_code 1))
					((CLKOP_DIV)(_code 2))
					((CLKOK_DIV)(_code 3))
					((PHASEADJ)(_code 4))
					((FDEL)(_code 5))
					((DUTY)(_code 6))
					((DELAY_CNTL)(_code 7))
				)
				(_port
					((clki)(CLKI))
					((clkfb)(CLKFB))
					((rst)(RST))
					((ddamode)(DDAMODE))
					((ddaizr)(DDAIZR))
					((ddailag)(DDAILAG))
					((ddaidel0)(DDAIDEL0))
					((ddaidel1)(DDAIDEL1))
					((ddaidel2)(DDAIDEL2))
					((clkos)(CLKOS))
					((clkop)(CLKOP))
					((clkok)(CLKOK))
					((lock)(LOCK))
					((clkintfb)(CLKINTFB))
				)
			)
		)
		(_model . Structure_CON__clockgen__Structure__code__0 8 -1
		)
	)
)
I 000051 55 1879          1374163586734 Behavioral
(_unit VHDL (earlypakettimer 0 25 (behavioral 0 33 ))
	(_version v63)
	(_time 1374163586735 2013.07.18 18:06:26)
	(_source (\./../../sourcecode/earlyPaketTimer.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 8082858e81d6d696d08799dbd1)
	(_entity
		(_time 1372368067550)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in )(_event))))
		(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in ))))
		(_port (_internal ClearxSI ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal TimerExpiredxSO ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{20~downto~0}~13 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 20)(i 0))))))
		(_signal (_internal CountxDN ~STD_LOGIC_VECTOR{20~downto~0}~13 0 36 (_architecture (_uni ))))
		(_signal (_internal CountxDP ~STD_LOGIC_VECTOR{20~downto~0}~13 0 36 (_architecture (_uni ))))
		(_process
			(p_memless(_architecture 0 0 41 (_process (_simple)(_target(4)(3))(_sensitivity(5)(2)))))
			(p_memoryzing(_architecture 1 0 55 (_process (_target(5))(_sensitivity(0)(1)(4))(_dssslsensitivity 2))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 33686018 2 )
	)
	(_model . Behavioral 2 -1
	)
)
I 000051 55 2661          1374163586791 Behavioral
(_unit VHDL (cdvsresetstatemachine 0 25 (behavioral 0 37 ))
	(_version v63)
	(_time 1374163586792 2013.07.18 18:06:26)
	(_source (\./../../sourcecode/cDVSResetStateMachine.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code bfbdbcebede9eda8babeade5eb)
	(_entity
		(_time 1372368070692)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in )(_event))))
		(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in ))))
		(_port (_internal AERackxSBI ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal RxcolGxSI ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal cDVSresetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal CDVSresetxRBO ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ))))
		(_type (_internal state 0 38 (_enum1 stidle stevent stresetcdvs (_to (i 0)(i 2)))))
		(_signal (_internal StatexDP state 0 42 (_architecture (_uni ))))
		(_signal (_internal StatexDN state 0 42 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{18~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 18)(i 0))))))
		(_signal (_internal CountxDP ~STD_LOGIC_VECTOR{18~downto~0}~13 0 45 (_architecture (_uni ))))
		(_signal (_internal CountxDN ~STD_LOGIC_VECTOR{18~downto~0}~13 0 45 (_architecture (_uni ))))
		(_constant (_internal waitTime ~extSTD.STANDARD.INTEGER 0 47 (_architecture ((i 30)))))
		(_constant (_internal idleTime ~extSTD.STANDARD.INTEGER 0 48 (_architecture ((i 200000)))))
		(_process
			(p_memless(_architecture 0 0 53 (_process (_simple)(_target(7)(9)(5))(_sensitivity(6)(8)(2)(4)))))
			(p_memoryzing(_architecture 1 0 105 (_process (_target(6)(8))(_sensitivity(0)(1)(7)(9))(_dssslsensitivity 2))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_static
		(33686018 33686018 33686018 33686018 131586 )
		(33686018 33686018 33686018 33686018 131586 )
		(33686018 33686018 33686018 33686018 131586 )
		(33686018 33686018 33686018 33686018 131586 )
	)
	(_model . Behavioral 2 -1
	)
)
I 000051 55 1674          1374163587003 Behavioral
(_unit VHDL (adcvalueready 0 25 (behavioral 0 36 ))
	(_version v63)
	(_time 1374163587004 2013.07.18 18:06:27)
	(_source (\./../../sourcecode/ADCvalueReady.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 999b999694cece8e9b9788c39b)
	(_entity
		(_time 1372368070373)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in )(_event))))
		(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in ))))
		(_port (_internal RegisterWritexEI ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal ReadValuexEI ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal ValueReadyxSO ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
		(_type (_internal state 0 37 (_enum1 stidle stadcvalueready stread stadcvalueready2 (_to (i 0)(i 3)))))
		(_signal (_internal StatexDP state 0 40 (_architecture (_uni ))))
		(_signal (_internal StatexDN state 0 40 (_architecture (_uni ))))
		(_process
			(p_memless(_architecture 0 0 44 (_process (_simple)(_target(6)(4))(_sensitivity(5)(2)(3)))))
			(p_memoryzing(_architecture 1 0 78 (_process (_target(5))(_sensitivity(0)(1)(6))(_dssslsensitivity 2))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Behavioral 2 -1
	)
)
I 000051 55 45678         1374163587335 Structural
(_unit VHDL (usbaer_top_level 0 26 (structural 0 102 ))
	(_version v63)
	(_time 1374163587336 2013.07.18 18:06:27)
	(_source (\./../../sourcecode/USBAER_top_level.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_code e1e2e6b3e3b6b7f7e0e5b5e5f3b8e6)
	(_entity
		(_time 1372368069749)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(clockgen
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 136 (_entity (_in ))))
				(_port (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 137 (_entity (_in ))))
				(_port (_internal CLKOP ~extieee.std_logic_1164.STD_LOGIC 0 138 (_entity (_out ))))
				(_port (_internal LOCK ~extieee.std_logic_1164.STD_LOGIC 0 139 (_entity (_out ))))
			)
		)
		(shiftRegister
			(_object
				(_generic (_internal width ~extSTD.STANDARD.NATURAL 0 124 (_entity -1 )))
				(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 126 (_entity (_in ))))
				(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 127 (_entity (_in ))))
				(_port (_internal LatchxEI ~extieee.std_logic_1164.STD_LOGIC 0 128 (_entity (_in ))))
				(_port (_internal DxDI ~extieee.std_logic_1164.STD_LOGIC 0 129 (_entity (_in ))))
				(_port (_internal QxDO ~extieee.std_logic_1164.STD_LOGIC 0 130 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{width-1~downto~0}~13 0 131 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 52 )(i 0))))))
				(_port (_internal DataOutxDO ~STD_LOGIC_VECTOR{width-1~downto~0}~13 0 131 (_entity (_out ))))
			)
		)
		(AERfifo
			(_object
				(_port (_internal Data ~STD_LOGIC_VECTOR{15~downto~0}~1320 0 267 (_entity (_in ))))
				(_port (_internal WrClock ~extieee.std_logic_1164.STD_LOGIC 0 268 (_entity (_in ))))
				(_port (_internal RdClock ~extieee.std_logic_1164.STD_LOGIC 0 269 (_entity (_in ))))
				(_port (_internal WrEn ~extieee.std_logic_1164.STD_LOGIC 0 270 (_entity (_in ))))
				(_port (_internal RdEn ~extieee.std_logic_1164.STD_LOGIC 0 271 (_entity (_in ))))
				(_port (_internal Reset ~extieee.std_logic_1164.STD_LOGIC 0 272 (_entity (_in ))))
				(_port (_internal RPReset ~extieee.std_logic_1164.STD_LOGIC 0 273 (_entity (_in ))))
				(_port (_internal Q ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 274 (_entity (_out ))))
				(_port (_internal Empty ~extieee.std_logic_1164.STD_LOGIC 0 275 (_entity (_out ))))
				(_port (_internal Full ~extieee.std_logic_1164.STD_LOGIC 0 276 (_entity (_out ))))
				(_port (_internal AlmostEmpty ~extieee.std_logic_1164.STD_LOGIC 0 277 (_entity (_out ))))
				(_port (_internal AlmostFull ~extieee.std_logic_1164.STD_LOGIC 0 278 (_entity (_out ))))
			)
		)
		(wordRegister
			(_object
				(_generic (_internal width ~extSTD.STANDARD.NATURAL 0 230 (_entity -1 ((i 14)))))
				(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 232 (_entity (_in ))))
				(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 233 (_entity (_in ))))
				(_port (_internal WriteEnablexEI ~extieee.std_logic_1164.STD_LOGIC 0 234 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{width-1~downto~0}~1314 0 235 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 53 )(i 0))))))
				(_port (_internal DataInxDI ~STD_LOGIC_VECTOR{width-1~downto~0}~1314 0 235 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{width-1~downto~0}~1316 0 236 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 54 )(i 0))))))
				(_port (_internal DataOutxDO ~STD_LOGIC_VECTOR{width-1~downto~0}~1316 0 236 (_entity (_out ))))
			)
		)
		(earlyPaketTimer
			(_object
				(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 259 (_entity (_in ))))
				(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 260 (_entity (_in ))))
				(_port (_internal ClearxSI ~extieee.std_logic_1164.STD_LOGIC 0 261 (_entity (_in ))))
				(_port (_internal TimerExpiredxSO ~extieee.std_logic_1164.STD_LOGIC 0 262 (_entity (_out ))))
			)
		)
		(eventCounter
			(_object
				(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 241 (_entity (_in ))))
				(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 242 (_entity (_in ))))
				(_port (_internal ClearxSI ~extieee.std_logic_1164.STD_LOGIC 0 243 (_entity (_in ))))
				(_port (_internal IncrementxSI ~extieee.std_logic_1164.STD_LOGIC 0 244 (_entity (_in ))))
				(_port (_internal OverflowxSO ~extieee.std_logic_1164.STD_LOGIC 0 245 (_entity (_out ))))
			)
		)
		(timestampCounter
			(_object
				(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 250 (_entity (_in ))))
				(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 251 (_entity (_in ))))
				(_port (_internal IncrementxSI ~extieee.std_logic_1164.STD_LOGIC 0 252 (_entity (_in ))))
				(_port (_internal OverflowxSO ~extieee.std_logic_1164.STD_LOGIC 0 253 (_entity (_out ))))
				(_port (_internal DataxDO ~STD_LOGIC_VECTOR{13~downto~0}~1318 0 254 (_entity (_out ))))
			)
		)
		(synchronizerStateMachine
			(_object
				(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 154 (_entity (_in ))))
				(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 155 (_entity (_in ))))
				(_port (_internal RunxSI ~extieee.std_logic_1164.STD_LOGIC 0 156 (_entity (_in ))))
				(_port (_internal ConfigxSI ~extieee.std_logic_1164.STD_LOGIC 0 157 (_entity (_in ))))
				(_port (_internal SyncInxABI ~extieee.std_logic_1164.STD_LOGIC 0 158 (_entity (_in ))))
				(_port (_internal SyncOutxSBO ~extieee.std_logic_1164.STD_LOGIC 0 159 (_entity (_out ))))
				(_port (_internal TriggerxSO ~extieee.std_logic_1164.STD_LOGIC 0 160 (_entity (_out ))))
				(_port (_internal HostResetTimestampxSI ~extieee.std_logic_1164.STD_LOGIC 0 161 (_entity (_in ))))
				(_port (_internal ResetTimestampxSBO ~extieee.std_logic_1164.STD_LOGIC 0 162 (_entity (_out ))))
				(_port (_internal IncrementCounterxSO ~extieee.std_logic_1164.STD_LOGIC 0 163 (_entity (_out ))))
			)
		)
		(fifoStatemachine
			(_object
				(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 106 (_entity (_in ))))
				(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 107 (_entity (_in ))))
				(_port (_internal RunxSI ~extieee.std_logic_1164.STD_LOGIC 0 108 (_entity (_in ))))
				(_port (_internal FifoTransactionxSO ~extieee.std_logic_1164.STD_LOGIC 0 109 (_entity (_out ))))
				(_port (_internal FX2FifoInFullxSBI ~extieee.std_logic_1164.STD_LOGIC 0 110 (_entity (_in ))))
				(_port (_internal FifoEmptyxSI ~extieee.std_logic_1164.STD_LOGIC 0 111 (_entity (_in ))))
				(_port (_internal FifoReadxEO ~extieee.std_logic_1164.STD_LOGIC 0 112 (_entity (_out ))))
				(_port (_internal FX2FifoWritexEBO ~extieee.std_logic_1164.STD_LOGIC 0 113 (_entity (_out ))))
				(_port (_internal FX2FifoPktEndxSBO ~extieee.std_logic_1164.STD_LOGIC 0 114 (_entity (_out ))))
				(_port (_internal FX2FifoAddressxDO ~STD_LOGIC_VECTOR{1~downto~0}~13 0 115 (_entity (_out ))))
				(_port (_internal IncEventCounterxSO ~extieee.std_logic_1164.STD_LOGIC 0 116 (_entity (_out ))))
				(_port (_internal ResetEventCounterxSO ~extieee.std_logic_1164.STD_LOGIC 0 117 (_entity (_out ))))
				(_port (_internal ResetEarlyPaketTimerxSO ~extieee.std_logic_1164.STD_LOGIC 0 118 (_entity (_out ))))
				(_port (_internal EarlyPaketTimerOverflowxSI ~extieee.std_logic_1164.STD_LOGIC 0 119 (_entity (_in ))))
			)
		)
		(monitorStateMachine
			(_object
				(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 168 (_entity (_in ))))
				(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 169 (_entity (_in ))))
				(_port (_internal AERREQxSBI ~extieee.std_logic_1164.STD_LOGIC 0 170 (_entity (_in ))))
				(_port (_internal AERACKxSBO ~extieee.std_logic_1164.STD_LOGIC 0 171 (_entity (_out ))))
				(_port (_internal XxDI ~extieee.std_logic_1164.STD_LOGIC 0 172 (_entity (_in ))))
				(_port (_internal UseLongAckxSI ~extieee.std_logic_1164.STD_LOGIC 0 173 (_entity (_in ))))
				(_port (_internal FifoFullxSI ~extieee.std_logic_1164.STD_LOGIC 0 174 (_entity (_in ))))
				(_port (_internal FifoWritexEO ~extieee.std_logic_1164.STD_LOGIC 0 175 (_entity (_out ))))
				(_port (_internal TimestampRegWritexEO ~extieee.std_logic_1164.STD_LOGIC 0 176 (_entity (_out ))))
				(_port (_internal AddressRegWritexEO ~extieee.std_logic_1164.STD_LOGIC 0 177 (_entity (_out ))))
				(_port (_internal AddressTimestampSelectxSO ~STD_LOGIC_VECTOR{1~downto~0}~132 0 178 (_entity (_out ))))
				(_port (_internal ADCvalueReadyxSI ~extieee.std_logic_1164.STD_LOGIC 0 179 (_entity (_in ))))
				(_port (_internal ReadADCvaluexEO ~extieee.std_logic_1164.STD_LOGIC 0 180 (_entity (_out ))))
				(_port (_internal TimestampOverflowxSI ~extieee.std_logic_1164.STD_LOGIC 0 181 (_entity (_in ))))
				(_port (_internal TriggerxSI ~extieee.std_logic_1164.STD_LOGIC 0 182 (_entity (_in ))))
				(_port (_internal AddressMSBxDO ~STD_LOGIC_VECTOR{1~downto~0}~134 0 183 (_entity (_out ))))
				(_port (_internal ResetTimestampxSBI ~extieee.std_logic_1164.STD_LOGIC 0 184 (_entity (_in ))))
			)
		)
		(ADCStateMachine
			(_object
				(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 190 (_entity (_in ))))
				(_port (_internal ADCclockxCO ~extieee.std_logic_1164.STD_LOGIC 0 191 (_entity (_out ))))
				(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 192 (_entity (_in ))))
				(_port (_internal ADCwordxDI ~STD_LOGIC_VECTOR{9~downto~0}~13 0 193 (_entity (_in ))))
				(_port (_internal ADCoutxDO ~STD_LOGIC_VECTOR{13~downto~0}~13 0 194 (_entity (_out ))))
				(_port (_internal ADCoexEBO ~extieee.std_logic_1164.STD_LOGIC 0 195 (_entity (_out ))))
				(_port (_internal ADCstbyxEO ~extieee.std_logic_1164.STD_LOGIC 0 196 (_entity (_out ))))
				(_port (_internal ADCovrxSI ~extieee.std_logic_1164.STD_LOGIC 0 197 (_entity (_in ))))
				(_port (_internal RegisterWritexEO ~extieee.std_logic_1164.STD_LOGIC 0 198 (_entity (_out ))))
				(_port (_internal SRLatchxEI ~extieee.std_logic_1164.STD_LOGIC 0 199 (_entity (_in ))))
				(_port (_internal RunADCxSI ~extieee.std_logic_1164.STD_LOGIC 0 200 (_entity (_in ))))
				(_port (_internal ExposurexDI ~STD_LOGIC_VECTOR{15~downto~0}~13 0 201 (_entity (_in ))))
				(_port (_internal ColSettlexDI ~STD_LOGIC_VECTOR{15~downto~0}~136 0 202 (_entity (_in ))))
				(_port (_internal RowSettlexDI ~STD_LOGIC_VECTOR{15~downto~0}~138 0 203 (_entity (_in ))))
				(_port (_internal ResSettlexDI ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 204 (_entity (_in ))))
				(_port (_internal FramePeriodxDI ~STD_LOGIC_VECTOR{15~downto~0}~1312 0 205 (_entity (_in ))))
				(_port (_internal SBRet10xEI ~extieee.std_logic_1164.STD_LOGIC 0 206 (_entity (_in ))))
				(_port (_internal TestPixelxEI ~extieee.std_logic_1164.STD_LOGIC 0 207 (_entity (_in ))))
				(_port (_internal ExtTriggerxEI ~extieee.std_logic_1164.STD_LOGIC 0 208 (_entity (_in ))))
				(_port (_internal CDVSTestSRRowInxSO ~extieee.std_logic_1164.STD_LOGIC 0 209 (_entity (_out ))))
				(_port (_internal CDVSTestSRRowClockxSO ~extieee.std_logic_1164.STD_LOGIC 0 210 (_entity (_out ))))
				(_port (_internal CDVSTestSRColInxSO ~extieee.std_logic_1164.STD_LOGIC 0 211 (_entity (_out ))))
				(_port (_internal CDVSTestSRColClockxSO ~extieee.std_logic_1164.STD_LOGIC 0 212 (_entity (_out ))))
				(_port (_internal CDVSTestColMode0xSO ~extieee.std_logic_1164.STD_LOGIC 0 213 (_entity (_out ))))
				(_port (_internal CDVSTestColMode1xSO ~extieee.std_logic_1164.STD_LOGIC 0 214 (_entity (_out ))))
				(_port (_internal CDVSTestApsTxGatexSO ~extieee.std_logic_1164.STD_LOGIC 0 215 (_entity (_out ))))
				(_port (_internal ADCStateOutputLEDxSO ~extieee.std_logic_1164.STD_LOGIC 0 216 (_entity (_out ))))
			)
		)
		(ADCvalueReady
			(_object
				(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 221 (_entity (_in ))))
				(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 222 (_entity (_in ))))
				(_port (_internal RegisterWritexEI ~extieee.std_logic_1164.STD_LOGIC 0 223 (_entity (_in ))))
				(_port (_internal ReadValuexEI ~extieee.std_logic_1164.STD_LOGIC 0 224 (_entity (_in ))))
				(_port (_internal ValueReadyxSO ~extieee.std_logic_1164.STD_LOGIC 0 225 (_entity (_out ))))
			)
		)
		(cDVSResetStateMachine
			(_object
				(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 144 (_entity (_in ))))
				(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 145 (_entity (_in ))))
				(_port (_internal AERackxSBI ~extieee.std_logic_1164.STD_LOGIC 0 146 (_entity (_in ))))
				(_port (_internal RxcolGxSI ~extieee.std_logic_1164.STD_LOGIC 0 147 (_entity (_in ))))
				(_port (_internal cDVSresetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 148 (_entity (_in ))))
				(_port (_internal CDVSresetxRBO ~extieee.std_logic_1164.STD_LOGIC 0 149 (_entity (_out ))))
			)
		)
	)
	(_instantiation uClockGen 0 392 (_component clockgen )
		(_port
			((CLK)(IFClockxCI))
			((RESET)(ResetxR))
			((CLKOP)(ClockxC))
			((LOCK)(LockxS))
		)
		(_use (_entity . clockgen)
		)
	)
	(_instantiation shiftRegister_1 0 414 (_component shiftRegister )
		(_generic
			((width)((i 96)))
		)
		(_port
			((ClockxCI)(SRClockxC))
			((ResetxRBI)(ResetxRB))
			((LatchxEI)(SRLatchxE))
			((DxDI)(SRinxD))
			((QxDO)(SRoutxD))
			((DataOutxDO)(SRDataOutxD))
		)
		(_use (_entity . shiftRegister)
			(_generic
				((width)((i 96)))
			)
			(_port
				((ClockxCI)(ClockxCI))
				((ResetxRBI)(ResetxRBI))
				((LatchxEI)(LatchxEI))
				((DxDI)(DxDI))
				((QxDO)(QxDO))
				((DataOutxDO)(DataOutxDO))
			)
		)
	)
	(_instantiation uFifo 0 433 (_component AERfifo )
		(_port
			((Data)(FifoDataInxD))
			((WrClock)(ClockxC))
			((RdClock)(IfClockxC))
			((WrEn)(FifoWritexE))
			((RdEn)(FifoReadxE))
			((Reset)(ResetxR))
			((RPReset)(ResetxR))
			((Q)(FifoDataOutxD))
			((Empty)(FifoEmptyxS))
			((Full)(FifoFullxS))
			((AlmostEmpty)(FifoAlmostEmptyxS))
			((AlmostFull)(FifoAlmostFullxS))
		)
		(_use (_entity . AERfifo)
		)
	)
	(_instantiation uMonitorAddressRegister 0 450 (_component wordRegister )
		(_generic
			((width)((i 10)))
		)
		(_port
			((ClockxCI)(ClockxC))
			((ResetxRBI)(ResetxRB))
			((WriteEnablexEI)(AddressRegWritexE))
			((DataInxDI)(AERMonitorAddressxDI))
			((DataOutxDO)(AddressRegOutxD))
		)
		(_use (_entity . wordRegister)
			(_generic
				((width)((i 10)))
			)
			(_port
				((ClockxCI)(ClockxCI))
				((ResetxRBI)(ResetxRBI))
				((WriteEnablexEI)(WriteEnablexEI))
				((DataInxDI)(DataInxDI))
				((DataOutxDO)(DataOutxDO))
			)
		)
	)
	(_instantiation uMonitorTimestampRegister 0 460 (_component wordRegister )
		(_generic
			((width)((i 14)))
		)
		(_port
			((ClockxCI)(ClockxC))
			((ResetxRBI)(ResetxRB))
			((WriteEnablexEI)(TimestampRegWritexE))
			((DataInxDI)(ActualTimestampxD))
			((DataOutxDO)(MonitorTimestampxD))
		)
		(_use (_entity . wordRegister)
			(_generic
				((width)((i 14)))
			)
			(_port
				((ClockxCI)(ClockxCI))
				((ResetxRBI)(ResetxRBI))
				((WriteEnablexEI)(WriteEnablexEI))
				((DataInxDI)(DataInxDI))
				((DataOutxDO)(DataOutxDO))
			)
		)
	)
	(_instantiation uADCRegister 0 470 (_component wordRegister )
		(_generic
			((width)((i 14)))
		)
		(_port
			((ClockxCI)(IfClockxC))
			((ResetxRBI)(ResetxRB))
			((WriteEnablexEI)(ADCregWritexE))
			((DataInxDI)(ADCregInxD))
			((DataOutxDO)(ADCregOutxD))
		)
		(_use (_entity . wordRegister)
			(_generic
				((width)((i 14)))
			)
			(_port
				((ClockxCI)(ClockxCI))
				((ResetxRBI)(ResetxRBI))
				((WriteEnablexEI)(WriteEnablexEI))
				((DataInxDI)(DataInxDI))
				((DataOutxDO)(DataOutxDO))
			)
		)
	)
	(_instantiation uEarlyPaketTimer 0 482 (_component earlyPaketTimer )
		(_port
			((ClockxCI)(ClockxC))
			((ResetxRBI)(ResetxRB))
			((ClearxSI)(ResetEarlyPaketTimerxS))
			((TimerExpiredxSO)(EarlyPaketTimerOverflowxS))
		)
		(_use (_entity . earlyPaketTimer)
		)
	)
	(_instantiation uEventCounter 0 489 (_component eventCounter )
		(_port
			((ClockxCI)(ClockxC))
			((ResetxRBI)(ResetxRB))
			((ClearxSI)(ResetEventCounterxS))
			((IncrementxSI)(IncEventCounterxS))
			((OverflowxSO)(ECResetEarlyPaketTimerxS))
		)
		(_use (_entity . eventCounter)
		)
	)
	(_instantiation uTimestampCounter 0 497 (_component timestampCounter )
		(_port
			((ClockxCI)(ClockxC))
			((ResetxRBI)(CounterResetxRB))
			((IncrementxSI)(IncxS))
			((OverflowxSO)(TimestampOverflowxS))
			((DataxDO)(ActualTimestampxD))
		)
		(_use (_entity . timestampCounter)
		)
	)
	(_instantiation uSynchronizerStateMachine_1 0 505 (_component synchronizerStateMachine )
		(_port
			((ClockxCI)(ClockxC))
			((ResetxRBI)(ResetxRB))
			((RunxSI)(RunxS))
			((ConfigxSI)(TimestampMasterxS))
			((SyncInxABI)(SyncInxAB))
			((SyncOutxSBO)(SyncOutxSB))
			((TriggerxSO)(TriggerxS))
			((HostResetTimestampxSI)(HostResetTimestampxS))
			((ResetTimestampxSBO)(SynchronizerResetTimestampxSB))
			((IncrementCounterxSO)(IncxS))
		)
		(_use (_entity . synchronizerStateMachine)
		)
	)
	(_instantiation fifoStatemachine_1 0 520 (_component fifoStatemachine )
		(_port
			((ClockxCI)(IfClockxC))
			((ResetxRBI)(ResetxRB))
			((RunxSI)(RunxS))
			((FifoTransactionxSO)(FifoTransactionxS))
			((FX2FifoInFullxSBI)(FX2FifoInFullxSBI))
			((FifoEmptyxSI)(FifoEmptyxS))
			((FifoReadxEO)(FifoReadxE))
			((FX2FifoWritexEBO)(FX2FifoWritexEB))
			((FX2FifoPktEndxSBO)(FX2FifoPktEndxSB))
			((FX2FifoAddressxDO)(FX2FifoAddressxDO))
			((IncEventCounterxSO)(IncEventCounterxS))
			((ResetEventCounterxSO)(ResetEventCounterxS))
			((ResetEarlyPaketTimerxSO)(SMResetEarlyPaketTimerxS))
			((EarlyPaketTimerOverflowxSI)(EarlyPaketTimerOverflowxS))
		)
		(_use (_entity . fifoStatemachine)
		)
	)
	(_instantiation monitorStateMachine_1 0 537 (_component monitorStateMachine )
		(_port
			((ClockxCI)(ClockxC))
			((ResetxRBI)(ResetxRB))
			((AERREQxSBI)(AERREQxSB))
			((AERACKxSBO)(AERMonitorACKxSB))
			((XxDI)(AERMonitorAddressxDI(9)))
			((UseLongAckxSI)(UseLongAckxS))
			((FifoFullxSI)(FifoFullxS))
			((FifoWritexEO)(FifoWritexE))
			((TimestampRegWritexEO)(TimestampRegWritexE))
			((AddressRegWritexEO)(AddressRegWritexE))
			((AddressTimestampSelectxSO)(AddressTimestampSelectxS))
			((ADCvalueReadyxSI)(ADCvalueReadyxS))
			((ReadADCvaluexEO)(ReadADCvaluexE))
			((TimestampOverflowxSI)(TimestampOverflowxS))
			((TriggerxSI)(TriggerxS))
			((AddressMSBxDO)(AddressMSBxD))
			((ResetTimestampxSBI)(SynchronizerResetTimestampxSB))
		)
		(_use (_entity . monitorStateMachine)
		)
	)
	(_instantiation ADCStateMachine_1 0 557 (_component ADCStateMachine )
		(_port
			((ClockxCI)(IfClockxC))
			((ADCclockxCO)(ADCclockxC))
			((ResetxRBI)(ADCsmRstxE))
			((ADCwordxDI)(ADCwordxDI))
			((ADCoutxDO)(ADCdataxD))
			((ADCoexEBO)(ADCoexEB))
			((ADCstbyxEO)(ADCstbyxE))
			((ADCovrxSI)(ADCovrxS))
			((RegisterWritexEO)(ADCregWritexE))
			((SRLatchxEI)(SRLatchxE))
			((RunADCxSI)(RunADCxS))
			((ExposurexDI)(ExposurexD))
			((ColSettlexDI)(ColSettlexD))
			((RowSettlexDI)(RowSettlexD))
			((ResSettlexDI)(ResSettlexD))
			((FramePeriodxDI)(FramePeriodxD))
			((SBRet10xEI)(SBRet10xE))
			((TestPixelxEI)(TestPixelxE))
			((ExtTriggerxEI)(ExtTriggerxE))
			((CDVSTestSRRowInxSO)(CDVSTestSRRowInxS))
			((CDVSTestSRRowClockxSO)(CDVSTestSRRowClockxS))
			((CDVSTestSRColInxSO)(CDVSTestSRColInxS))
			((CDVSTestSRColClockxSO)(CDVSTestSRColClockxS))
			((CDVSTestColMode0xSO)(CDVSTestColMode0xS))
			((CDVSTestColMode1xSO)(CDVSTestColMode1xS))
			((CDVSTestApsTxGatexSO)(CDVSTestApsTxGatexS))
			((ADCStateOutputLEDxSO)(ADCStateOutputLEDxS))
		)
		(_use (_entity . ADCStateMachine)
			(_port
				((ClockxCI)(ClockxCI))
				((ADCclockxCO)(ADCclockxCO))
				((ResetxRBI)(ResetxRBI))
				((ADCwordxDI)(ADCwordxDI))
				((ADCoutxDO)(ADCoutxDO))
				((ADCstbyxEO)(ADCstbyxEO))
				((ADCoexEBO)(ADCoexEBO))
				((ADCovrxSI)(ADCovrxSI))
				((RegisterWritexEO)(RegisterWritexEO))
				((SRLatchxEI)(SRLatchxEI))
				((RunADCxSI)(RunADCxSI))
				((ExposurexDI)(ExposurexDI))
				((ColSettlexDI)(ColSettlexDI))
				((RowSettlexDI)(RowSettlexDI))
				((ResSettlexDI)(ResSettlexDI))
				((FramePeriodxDI)(FramePeriodxDI))
				((SBRet10xEI)(SBRet10xEI))
				((TestPixelxEI)(TestPixelxEI))
				((ExtTriggerxEI)(ExtTriggerxEI))
				((CDVSTestSRRowInxSO)(CDVSTestSRRowInxSO))
				((CDVSTestSRRowClockxSO)(CDVSTestSRRowClockxSO))
				((CDVSTestSRColInxSO)(CDVSTestSRColInxSO))
				((CDVSTestSRColClockxSO)(CDVSTestSRColClockxSO))
				((CDVSTestColMode0xSO)(CDVSTestColMode0xSO))
				((CDVSTestColMode1xSO)(CDVSTestColMode1xSO))
				((CDVSTestApsTxGatexSO)(CDVSTestApsTxGatexSO))
				((ADCStateOutputLEDxSO)(ADCStateOutputLEDxSO))
			)
		)
	)
	(_instantiation ADCvalueReady_1 0 591 (_component ADCvalueReady )
		(_port
			((ClockxCI)(ClockxC))
			((ResetxRBI)(ResetxRB))
			((RegisterWritexEI)(ADCregWritexE))
			((ReadValuexEI)(ReadADCvaluexE))
			((ValueReadyxSO)(ADCvalueReadyxS))
		)
		(_use (_entity . ADCvalueReady)
		)
	)
	(_instantiation cDVSResetStateMachine_1 0 599 (_component cDVSResetStateMachine )
		(_port
			((ClockxCI)(ClockxC))
			((ResetxRBI)(ResetxRB))
			((AERackxSBI)(AERREQxSB))
			((RxcolGxSI)(RxcolGxS))
			((cDVSresetxRBI)(PE3xSI))
			((CDVSresetxRBO)(CDVSTestPeriodicChipResetxRB))
		)
		(_use (_entity . cDVSResetStateMachine)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal FX2FifoDataxDIO ~STD_LOGIC_VECTOR{15~downto~0}~12 0 29 (_entity (_out ))))
		(_port (_internal FX2FifoInFullxSBI ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal FX2FifoWritexEBO ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_port (_internal FX2FifoReadxEBO ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
		(_port (_internal FX2FifoPktEndxSBO ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal FX2FifoAddressxDO ~STD_LOGIC_VECTOR{1~downto~0}~12 0 35 (_entity (_out ))))
		(_port (_internal IfClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_in ))))
		(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ))))
		(_port (_internal Sync1xABI ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_in ))))
		(_port (_internal SynchOutxSBO ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_out ))))
		(_port (_internal PC0xSIO ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_inout ))))
		(_port (_internal PC1xSIO ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_inout ))))
		(_port (_internal PC2xSIO ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_inout ))))
		(_port (_internal PC3xSIO ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_inout ))))
		(_port (_internal PA0xSIO ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_inout ))))
		(_port (_internal PA1xSIO ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_inout ))))
		(_port (_internal PA3xSIO ~extieee.std_logic_1164.STD_LOGIC 0 56 (_entity (_inout ))))
		(_port (_internal PA7xSIO ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_inout ))))
		(_port (_internal PE2xSI ~extieee.std_logic_1164.STD_LOGIC 0 59 (_entity (_in ))))
		(_port (_internal PE3xSI ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_in ))))
		(_port (_internal FXLEDxSI ~extieee.std_logic_1164.STD_LOGIC 0 62 (_entity (_in ))))
		(_port (_internal ADCclockxCO ~extieee.std_logic_1164.STD_LOGIC 0 65 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~12 0 66 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_port (_internal ADCwordxDI ~STD_LOGIC_VECTOR{9~downto~0}~12 0 66 (_entity (_in ))))
		(_port (_internal ADCoexEBO ~extieee.std_logic_1164.STD_LOGIC 0 68 (_entity (_out ))))
		(_port (_internal ADCstbyxEO ~extieee.std_logic_1164.STD_LOGIC 0 69 (_entity (_out ))))
		(_port (_internal ADCovrxSI ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_in ))))
		(_port (_internal CDVSTestSRRowClockxSO ~extieee.std_logic_1164.STD_LOGIC 0 72 (_entity (_out ))))
		(_port (_internal CDVSTestSRColClockxSO ~extieee.std_logic_1164.STD_LOGIC 0 73 (_entity (_out ))))
		(_port (_internal CDVSTestSRRowInxSO ~extieee.std_logic_1164.STD_LOGIC 0 74 (_entity (_out ))))
		(_port (_internal CDVSTestSRColInxSO ~extieee.std_logic_1164.STD_LOGIC 0 75 (_entity (_out ))))
		(_port (_internal CDVSTestBiasEnablexEO ~extieee.std_logic_1164.STD_LOGIC 0 77 (_entity (_out ))))
		(_port (_internal CDVSTestChipResetxRBO ~extieee.std_logic_1164.STD_LOGIC 0 78 (_entity (_out ))))
		(_port (_internal CDVSTestColMode0xSO ~extieee.std_logic_1164.STD_LOGIC 0 80 (_entity (_out ))))
		(_port (_internal CDVSTestColMode1xSO ~extieee.std_logic_1164.STD_LOGIC 0 81 (_entity (_out ))))
		(_port (_internal CDVSTestBiasDiagSelxSO ~extieee.std_logic_1164.STD_LOGIC 0 83 (_entity (_out ))))
		(_port (_internal CDVSTestBiasBitOutxSI ~extieee.std_logic_1164.STD_LOGIC 0 84 (_entity (_in ))))
		(_port (_internal CDVSTestApsTxGatexSO ~extieee.std_logic_1164.STD_LOGIC 0 86 (_entity (_out ))))
		(_port (_internal LED1xSO ~extieee.std_logic_1164.STD_LOGIC 0 89 (_entity (_out ))))
		(_port (_internal LED2xSO ~extieee.std_logic_1164.STD_LOGIC 0 90 (_entity (_out ))))
		(_port (_internal LED3xSO ~extieee.std_logic_1164.STD_LOGIC 0 91 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 93 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal DebugxSIO ~STD_LOGIC_VECTOR{15~downto~0}~122 0 93 (_entity (_inout ))))
		(_port (_internal AERMonitorREQxABI ~extieee.std_logic_1164.STD_LOGIC 0 96 (_entity (_in ))))
		(_port (_internal AERMonitorACKxSBO ~extieee.std_logic_1164.STD_LOGIC 0 97 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~124 0 98 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_port (_internal AERMonitorAddressxDI ~STD_LOGIC_VECTOR{9~downto~0}~124 0 98 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 115 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~132 0 178 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~134 0 183 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~13 0 193 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~13 0 194 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 201 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~136 0 202 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~138 0 203 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 204 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1312 0 205 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~1318 0 254 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1320 0 267 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 274 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~1324 0 285 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_signal (_internal MonitorTimestampxD ~STD_LOGIC_VECTOR{13~downto~0}~1324 0 285 (_architecture (_uni ))))
		(_signal (_internal ActualTimestampxD ~STD_LOGIC_VECTOR{13~downto~0}~1324 0 286 (_architecture (_uni ))))
		(_signal (_internal TimestampRegWritexE ~extieee.std_logic_1164.STD_LOGIC 0 289 (_architecture (_uni ))))
		(_signal (_internal SyncInxAB ~extieee.std_logic_1164.STD_LOGIC 0 291 (_architecture (_uni ))))
		(_signal (_internal AERREQxSB ~extieee.std_logic_1164.STD_LOGIC 0 293 (_architecture (_uni ))))
		(_signal (_internal AERReqSyncxSBN ~extieee.std_logic_1164.STD_LOGIC 0 293 (_architecture (_uni ))))
		(_signal (_internal AERMonitorACKxSB ~extieee.std_logic_1164.STD_LOGIC 0 295 (_architecture (_uni ))))
		(_signal (_internal UseLongAckxS ~extieee.std_logic_1164.STD_LOGIC 0 296 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1326 0 299 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal AddressTimestampSelectxS ~STD_LOGIC_VECTOR{1~downto~0}~1326 0 299 (_architecture (_uni ))))
		(_signal (_internal IncEventCounterxS ~extieee.std_logic_1164.STD_LOGIC 0 305 (_architecture (_uni ))))
		(_signal (_internal ResetEventCounterxS ~extieee.std_logic_1164.STD_LOGIC 0 306 (_architecture (_uni ))))
		(_signal (_internal ResetEarlyPaketTimerxS ~extieee.std_logic_1164.STD_LOGIC 0 307 (_architecture (_uni ))))
		(_signal (_internal EarlyPaketTimerOverflowxS ~extieee.std_logic_1164.STD_LOGIC 0 308 (_architecture (_uni ))))
		(_signal (_internal SMResetEarlyPaketTimerxS ~extieee.std_logic_1164.STD_LOGIC 0 309 (_architecture (_uni ))))
		(_signal (_internal ECResetEarlyPaketTimerxS ~extieee.std_logic_1164.STD_LOGIC 0 310 (_architecture (_uni ))))
		(_signal (_internal ClockxC ~extieee.std_logic_1164.STD_LOGIC 0 313 (_architecture (_uni )(_event))))
		(_signal (_internal IfClockxC ~extieee.std_logic_1164.STD_LOGIC 0 313 (_architecture (_uni ))))
		(_signal (_internal ResetxRB ~extieee.std_logic_1164.STD_LOGIC 0 314 (_architecture (_uni ))))
		(_signal (_internal ResetxR ~extieee.std_logic_1164.STD_LOGIC 0 314 (_architecture (_uni ))))
		(_signal (_internal RunxS ~extieee.std_logic_1164.STD_LOGIC 0 315 (_architecture (_uni ))))
		(_signal (_internal CounterResetxRB ~extieee.std_logic_1164.STD_LOGIC 0 316 (_architecture (_uni ))))
		(_signal (_internal SynchronizerResetTimestampxSB ~extieee.std_logic_1164.STD_LOGIC 0 317 (_architecture (_uni ))))
		(_signal (_internal CDVSTestChipResetxRB ~extieee.std_logic_1164.STD_LOGIC 0 318 (_internal (_uni ))))
		(_signal (_internal CDVSTestPeriodicChipResetxRB ~extieee.std_logic_1164.STD_LOGIC 0 319 (_architecture (_uni ))))
		(_signal (_internal RxcolGxS ~extieee.std_logic_1164.STD_LOGIC 0 320 (_architecture (_uni ))))
		(_signal (_internal TimestampOverflowxS ~extieee.std_logic_1164.STD_LOGIC 0 323 (_architecture (_uni ))))
		(_signal (_internal AddressMSBxD ~STD_LOGIC_VECTOR{1~downto~0}~1326 0 324 (_architecture (_uni ))))
		(_signal (_internal TimestampMasterxS ~extieee.std_logic_1164.STD_LOGIC 0 325 (_architecture (_uni ))))
		(_signal (_internal FifoTransactionxS ~extieee.std_logic_1164.STD_LOGIC 0 328 (_architecture (_uni ))))
		(_signal (_internal FX2FifoWritexEB ~extieee.std_logic_1164.STD_LOGIC 0 329 (_architecture (_uni ))))
		(_signal (_internal FX2FifoPktEndxSB ~extieee.std_logic_1164.STD_LOGIC 0 330 (_architecture (_uni ))))
		(_signal (_internal SyncOutxSB ~extieee.std_logic_1164.STD_LOGIC 0 331 (_architecture (_uni ))))
		(_signal (_internal HostResetTimestampxS ~extieee.std_logic_1164.STD_LOGIC 0 332 (_architecture (_uni ))))
		(_signal (_internal TriggerxS ~extieee.std_logic_1164.STD_LOGIC 0 334 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~1328 0 336 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_signal (_internal AddressRegOutxD ~STD_LOGIC_VECTOR{9~downto~0}~1328 0 336 (_architecture (_uni ))))
		(_signal (_internal AddressRegWritexE ~extieee.std_logic_1164.STD_LOGIC 0 337 (_architecture (_uni ))))
		(_signal (_internal AddressRegOut8xD ~extieee.std_logic_1164.STD_LOGIC 0 338 (_architecture (_uni ))))
		(_signal (_internal IncxS ~extieee.std_logic_1164.STD_LOGIC 0 341 (_architecture (_uni ))))
		(_signal (_internal ReadADCvaluexE ~extieee.std_logic_1164.STD_LOGIC 0 344 (_architecture (_uni ))))
		(_signal (_internal ADCvalueReadyxS ~extieee.std_logic_1164.STD_LOGIC 0 344 (_architecture (_uni ))))
		(_signal (_internal ADCregInxD ~STD_LOGIC_VECTOR{13~downto~0}~1324 0 345 (_architecture (_uni ))))
		(_signal (_internal ADCregOutxD ~STD_LOGIC_VECTOR{13~downto~0}~1324 0 346 (_architecture (_uni ))))
		(_signal (_internal ADCregWritexE ~extieee.std_logic_1164.STD_LOGIC 0 347 (_architecture (_uni ))))
		(_signal (_internal ADCdataxD ~STD_LOGIC_VECTOR{13~downto~0}~1324 0 348 (_architecture (_uni ))))
		(_signal (_internal SBRet10xE ~extieee.std_logic_1164.STD_LOGIC 0 349 (_architecture (_uni ))))
		(_signal (_internal ADCsmRstxE ~extieee.std_logic_1164.STD_LOGIC 0 351 (_architecture (_uni ))))
		(_signal (_internal ADCclockxC ~extieee.std_logic_1164.STD_LOGIC 0 352 (_architecture (_uni ))))
		(_signal (_internal ADCoexEB ~extieee.std_logic_1164.STD_LOGIC 0 353 (_architecture (_uni ))))
		(_signal (_internal ADCstbyxE ~extieee.std_logic_1164.STD_LOGIC 0 354 (_architecture (_uni ))))
		(_signal (_internal ADCovrxS ~extieee.std_logic_1164.STD_LOGIC 0 355 (_architecture (_uni ))))
		(_signal (_internal CDVSTestSRRowClockxS ~extieee.std_logic_1164.STD_LOGIC 0 356 (_architecture (_uni ))))
		(_signal (_internal CDVSTestSRRowInxS ~extieee.std_logic_1164.STD_LOGIC 0 356 (_architecture (_uni ))))
		(_signal (_internal CDVSTestSRColClockxS ~extieee.std_logic_1164.STD_LOGIC 0 357 (_architecture (_uni ))))
		(_signal (_internal CDVSTestSRColInxS ~extieee.std_logic_1164.STD_LOGIC 0 357 (_architecture (_uni ))))
		(_signal (_internal CDVSTestColMode0xS ~extieee.std_logic_1164.STD_LOGIC 0 358 (_architecture (_uni ))))
		(_signal (_internal CDVSTestColMode1xS ~extieee.std_logic_1164.STD_LOGIC 0 358 (_architecture (_uni ))))
		(_signal (_internal CDVSTestApsTxGatexS ~extieee.std_logic_1164.STD_LOGIC 0 359 (_architecture (_uni ))))
		(_signal (_internal CDVSTestBiasBitOutxS ~extieee.std_logic_1164.STD_LOGIC 0 360 (_internal (_uni ))))
		(_signal (_internal ExtTriggerxE ~extieee.std_logic_1164.STD_LOGIC 0 361 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{95~downto~0}~13 0 363 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 95)(i 0))))))
		(_signal (_internal SRDataOutxD ~STD_LOGIC_VECTOR{95~downto~0}~13 0 363 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1330 0 365 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal ExposurexD ~STD_LOGIC_VECTOR{15~downto~0}~1330 0 365 (_architecture (_uni ))))
		(_signal (_internal ColSettlexD ~STD_LOGIC_VECTOR{15~downto~0}~1330 0 365 (_architecture (_uni ))))
		(_signal (_internal RowSettlexD ~STD_LOGIC_VECTOR{15~downto~0}~1330 0 365 (_architecture (_uni ))))
		(_signal (_internal ResSettlexD ~STD_LOGIC_VECTOR{15~downto~0}~1330 0 365 (_architecture (_uni ))))
		(_signal (_internal FramePeriodxD ~STD_LOGIC_VECTOR{15~downto~0}~1330 0 366 (_architecture (_uni ))))
		(_signal (_internal TestPixelxE ~extieee.std_logic_1164.STD_LOGIC 0 367 (_architecture (_uni ))))
		(_signal (_internal SRoutxD ~extieee.std_logic_1164.STD_LOGIC 0 369 (_architecture (_uni ))))
		(_signal (_internal SRinxD ~extieee.std_logic_1164.STD_LOGIC 0 369 (_architecture (_uni ))))
		(_signal (_internal SRLatchxE ~extieee.std_logic_1164.STD_LOGIC 0 369 (_architecture (_uni ))))
		(_signal (_internal SRClockxC ~extieee.std_logic_1164.STD_LOGIC 0 369 (_architecture (_uni ))))
		(_signal (_internal RunADCxS ~extieee.std_logic_1164.STD_LOGIC 0 370 (_architecture (_uni ))))
		(_signal (_internal ADCStateOutputLEDxS ~extieee.std_logic_1164.STD_LOGIC 0 372 (_architecture (_uni ))))
		(_signal (_internal LockxS ~extieee.std_logic_1164.STD_LOGIC 0 375 (_architecture (_uni ))))
		(_signal (_internal FifoDataInxD ~STD_LOGIC_VECTOR{15~downto~0}~1330 0 378 (_architecture (_uni ))))
		(_signal (_internal FifoDataOutxD ~STD_LOGIC_VECTOR{15~downto~0}~1330 0 378 (_architecture (_uni ))))
		(_signal (_internal FifoWritexE ~extieee.std_logic_1164.STD_LOGIC 0 379 (_architecture (_uni ))))
		(_signal (_internal FifoReadxE ~extieee.std_logic_1164.STD_LOGIC 0 379 (_architecture (_uni ))))
		(_signal (_internal FifoEmptyxS ~extieee.std_logic_1164.STD_LOGIC 0 380 (_architecture (_uni ))))
		(_signal (_internal FifoAlmostEmptyxS ~extieee.std_logic_1164.STD_LOGIC 0 380 (_architecture (_uni ))))
		(_signal (_internal FifoFullxS ~extieee.std_logic_1164.STD_LOGIC 0 380 (_architecture (_uni ))))
		(_signal (_internal FifoAlmostFullxS ~extieee.std_logic_1164.STD_LOGIC 0 380 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1332 0 383 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal selectADC ~STD_LOGIC_VECTOR{1~downto~0}~1332 0 383 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1334 0 384 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal selectaddress ~STD_LOGIC_VECTOR{1~downto~0}~1334 0 384 (_architecture (_string \"01"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1336 0 385 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal selecttimestamp ~STD_LOGIC_VECTOR{1~downto~0}~1336 0 385 (_architecture (_string \"00"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1338 0 386 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal selecttrigger ~STD_LOGIC_VECTOR{1~downto~0}~1338 0 386 (_architecture (_string \"10"\))))
		(_process
			(line__389(_architecture 0 0 389 (_assignment (_simple)(_alias((IfClockxC)(IfClockxCI)))(_target(60))(_sensitivity(6)))))
			(line__390(_architecture 1 0 390 (_assignment (_simple)(_alias((ADCclockxCO)(ADCclockxC)))(_target(21))(_sensitivity(90)))))
			(line__403(_architecture 2 0 403 (_assignment (_simple)(_alias((CDVSTestBiasDiagSelxSO)(PA0xSIO)))(_target(34))(_sensitivity(14)))))
			(line__406(_architecture 3 0 406 (_assignment (_simple)(_alias((ResetxRB)(ResetxRBI)))(_target(61))(_sensitivity(7)))))
			(line__407(_architecture 4 0 407 (_assignment (_simple)(_target(62))(_sensitivity(7)))))
			(line__408(_architecture 5 0 408 (_assignment (_simple)(_alias((CounterResetxRB)(SynchronizerResetTimestampxSB)))(_target(64))(_sensitivity(65)))))
			(line__410(_architecture 6 0 410 (_assignment (_simple)(_alias((FX2FifoReadxEBO)(_string \"1"\)))(_target(3)))))
			(line__412(_architecture 7 0 412 (_assignment (_simple)(_alias((SyncInxAB)(Sync1xABI)))(_target(47))(_sensitivity(8)))))
			(line__425(_architecture 8 0 425 (_assignment (_simple)(_alias((ExposurexD)(SRDataOutxD(d_15_0))))(_target(104))(_sensitivity(103(d_15_0))))))
			(line__426(_architecture 9 0 426 (_assignment (_simple)(_alias((ColSettlexD)(SRDataOutxD(d_31_16))))(_target(105))(_sensitivity(103(d_31_16))))))
			(line__427(_architecture 10 0 427 (_assignment (_simple)(_alias((RowSettlexD)(SRDataOutxD(d_47_32))))(_target(106))(_sensitivity(103(d_47_32))))))
			(line__428(_architecture 11 0 428 (_assignment (_simple)(_alias((ResSettlexD)(SRDataOutxD(d_63_48))))(_target(107))(_sensitivity(103(d_63_48))))))
			(line__429(_architecture 12 0 429 (_assignment (_simple)(_alias((FramePeriodxD)(SRDataOutxD(d_79_64))))(_target(108))(_sensitivity(103(d_79_64))))))
			(line__430(_architecture 13 0 430 (_assignment (_simple)(_alias((TestPixelxE)(SRDataOutxD(94))))(_target(109))(_sensitivity(103(94))))))
			(line__431(_architecture 14 0 431 (_assignment (_simple)(_alias((SBRet10xE)(SRDataOutxD(95))))(_target(88))(_sensitivity(103(95))))))
			(line__448(_architecture 15 0 448 (_assignment (_simple)(_alias((FX2FifoDataxDIO)(FifoDataOutxD)))(_target(0))(_sensitivity(118)))))
			(line__480(_architecture 16 0 480 (_assignment (_simple)(_alias((ADCregInxD)(ADCdataxD)))(_target(84))(_sensitivity(87)))))
			(line__518(_architecture 17 0 518 (_assignment (_simple)(_alias((TimestampMasterxS)(_string \"1"\)))(_target(71)))))
			(line__588(_architecture 18 0 588 (_assignment (_simple)(_alias((ADCovrxS)(ADCovrxSI)))(_target(93))(_sensitivity(25)))))
			(line__589(_architecture 19 0 589 (_assignment (_simple)(_target(89))(_sensitivity(61)(63)))))
			(line__608(_architecture 20 0 608 (_assignment (_simple)(_alias((SynchOutxSBO)(SyncOutxSB)))(_target(9))(_sensitivity(75)))))
			(line__609(_architecture 21 0 609 (_assignment (_simple)(_alias((FX2FifoPktEndxSBO)(FX2FifoPktEndxSB)))(_target(4))(_sensitivity(74)))))
			(line__610(_architecture 22 0 610 (_assignment (_simple)(_alias((FX2FifoWritexEBO)(FX2FifoWritexEB)))(_target(2))(_sensitivity(73)))))
			(line__611(_architecture 23 0 611 (_assignment (_simple)(_alias((AERMonitorACKxSBO)(AERMonitorACKxSB)))(_target(42))(_sensitivity(50)))))
			(line__614(_architecture 24 0 614 (_assignment (_simple)(_target(55))(_sensitivity(57)(58)))))
			(line__618(_architecture 25 0 618 (_assignment (_simple)(_target(80))(_sensitivity(78(9))(78(8))))))
			(line__625(_architecture 26 0 625 (_assignment (_simple)(_target(117))(_sensitivity(44)(52)(70)(78(d_7_0))(78(9))(80)(85)))))
			(line__632(_architecture 27 0 632 (_assignment (_simple)(_alias((LED1xSO)(CDVSTestChipResetxRB)))(_target(37))(_sensitivity(19)))))
			(line__633(_architecture 28 0 633 (_assignment (_simple)(_alias((LED2xSO)(RunxS)))(_target(38))(_sensitivity(63)))))
			(line__634(_architecture 29 0 634 (_assignment (_simple)(_alias((LED3xSO)(ADCStateOutputLEDxS)))(_target(39))(_sensitivity(115)))))
			(line__637(_architecture 30 0 637 (_assignment (_simple)(_alias((CDVSTestChipResetxRBO)(CDVSTestChipResetxRB)))(_target(31))(_sensitivity(19)))))
			(line__643(_architecture 31 0 643 (_assignment (_simple)(_target(30))(_sensitivity(18)))))
			(line__645(_architecture 32 0 645 (_assignment (_simple)(_alias((HostResetTimestampxS)(PA7xSIO)))(_target(76))(_sensitivity(17)))))
			(line__646(_architecture 33 0 646 (_assignment (_simple)(_alias((RunxS)(PA3xSIO)))(_target(63))(_sensitivity(16)))))
			(line__647(_architecture 34 0 647 (_assignment (_simple)(_alias((ExtTriggerxE)(PA1xSIO)))(_target(102))(_sensitivity(15)))))
			(line__649(_architecture 35 0 649 (_assignment (_simple)(_alias((RunADCxS)(PC0xSIO)))(_target(114))(_sensitivity(10)))))
			(line__650(_architecture 36 0 650 (_assignment (_simple)(_alias((SRClockxC)(PC1xSIO)))(_target(113))(_sensitivity(11)))))
			(line__651(_architecture 37 0 651 (_assignment (_simple)(_alias((SRLatchxE)(PC2xSIO)))(_target(112))(_sensitivity(12)))))
			(line__652(_architecture 38 0 652 (_assignment (_simple)(_alias((SRinxD)(PC3xSIO)))(_target(111))(_sensitivity(13)))))
			(line__654(_architecture 39 0 654 (_assignment (_simple)(_alias((CDVSTestSRColClockxSO)(CDVSTestSRColClockxS)))(_target(27))(_sensitivity(96)))))
			(line__655(_architecture 40 0 655 (_assignment (_simple)(_alias((CDVSTestSRRowClockxSO)(CDVSTestSRRowClockxS)))(_target(26))(_sensitivity(94)))))
			(line__656(_architecture 41 0 656 (_assignment (_simple)(_alias((CDVSTestSRColInxSO)(CDVSTestSRColInxS)))(_target(29))(_sensitivity(97)))))
			(line__657(_architecture 42 0 657 (_assignment (_simple)(_alias((CDVSTestSRRowInxSO)(CDVSTestSRRowInxS)))(_target(28))(_sensitivity(95)))))
			(line__659(_architecture 43 0 659 (_assignment (_simple)(_alias((CDVSTestColMode0xSO)(CDVSTestColMode0xS)))(_target(32))(_sensitivity(98)))))
			(line__660(_architecture 44 0 660 (_assignment (_simple)(_alias((CDVSTestColMode1xSO)(CDVSTestColMode1xS)))(_target(33))(_sensitivity(99)))))
			(line__662(_architecture 45 0 662 (_assignment (_simple)(_alias((CDVSTestApsTxGatexSO)(CDVSTestApsTxGatexS)))(_target(36))(_sensitivity(100)))))
			(line__666(_architecture 46 0 666 (_assignment (_simple)(_alias((ADCstbyxEO)(ADCstbyxE)))(_target(24))(_sensitivity(92)))))
			(line__667(_architecture 47 0 667 (_assignment (_simple)(_alias((ADCoexEBO)(ADCoexEB)))(_target(23))(_sensitivity(91)))))
			(line__670(_architecture 48 0 670 (_assignment (_simple)(_alias((RxcolGxS)(_string \"0"\)))(_target(68)))))
			(line__671(_architecture 49 0 671 (_assignment (_simple)(_alias((UseLongAckxS)(_string \"0"\)))(_target(51)))))
			(line__677(_architecture 50 0 677 (_assignment (_simple)(_alias((DebugxSIO(0))(CDVSTestBiasBitOutxS)))(_target(40(0)))(_sensitivity(35)))))
			(synchronizer(_architecture 51 0 683 (_process (_target(48)(49))(_sensitivity(59)(49)(41))(_dssslsensitivity 1))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
	)
	(_static
		(514 )
		(33686274 33686018 33686018 514 )
	)
	(_model . Structural 55 -1
	)
)
I 000052 55 11668         1374163587410 Behavioural
(_unit VHDL (adcstatemachine_tb 0 20 (behavioural 0 23 ))
	(_version v63)
	(_time 1374163587411 2013.07.18 18:06:27)
	(_source (\./../../ADCStateMachine_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 2f2d2d2b7d78783824203b757f)
	(_entity
		(_time 1372368071331)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(ADCStateMachine
			(_object
				(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
				(_port (_internal ADCclockxCO ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_out ))))
				(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
				(_port (_internal ADCwordxDI ~STD_LOGIC_VECTOR{9~downto~0}~13 0 30 (_entity (_in ))))
				(_port (_internal ADCoutxDO ~STD_LOGIC_VECTOR{13~downto~0}~13 0 31 (_entity (_out ))))
				(_port (_internal ADCstbyxEO ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
				(_port (_internal ADCoexEBO ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ))))
				(_port (_internal ADCovrxSI ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
				(_port (_internal RegisterWritexEO ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
				(_port (_internal SRLatchxEI ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
				(_port (_internal RunADCxSI ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ))))
				(_port (_internal ExposurexDI ~STD_LOGIC_VECTOR{15~downto~0}~13 0 38 (_entity (_in ))))
				(_port (_internal ColSettlexDI ~STD_LOGIC_VECTOR{15~downto~0}~132 0 39 (_entity (_in ))))
				(_port (_internal RowSettlexDI ~STD_LOGIC_VECTOR{15~downto~0}~134 0 40 (_entity (_in ))))
				(_port (_internal ResSettlexDI ~STD_LOGIC_VECTOR{15~downto~0}~136 0 41 (_entity (_in ))))
				(_port (_internal FramePeriodxDI ~STD_LOGIC_VECTOR{15~downto~0}~138 0 42 (_entity (_in ))))
				(_port (_internal SBRet10xEI ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ))))
				(_port (_internal TestPixelxEI ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_in ))))
				(_port (_internal ExtTriggerxEI ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_in ))))
				(_port (_internal CDVSTestSRRowInxSO ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_out ))))
				(_port (_internal CDVSTestSRRowClockxSO ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_out ))))
				(_port (_internal CDVSTestSRColInxSO ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_out ))))
				(_port (_internal CDVSTestSRColClockxSO ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_out ))))
				(_port (_internal CDVSTestColMode0xSO ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_out ))))
				(_port (_internal CDVSTestColMode1xSO ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_out ))))
				(_port (_internal CDVSTestApsTxGatexSO ~extieee.std_logic_1164.STD_LOGIC 0 52 (_entity (_out ))))
				(_port (_internal ADCStateOutputLEDxSO ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_out ))))
			)
		)
	)
	(_instantiation ADCStateMachine_1 0 120 (_component ADCStateMachine )
		(_port
			((ClockxCI)(IfClockxC))
			((ADCclockxCO)(ADCclockxC))
			((ResetxRBI)(ResetxRB))
			((ADCwordxDI)(ADCwordxD))
			((ADCoutxDO)(ADCdataxD))
			((ADCstbyxEO)(ADCstbyxE))
			((ADCoexEBO)(ADCoexEB))
			((ADCovrxSI)(ADCovrxS))
			((RegisterWritexEO)(RegisterWritexE))
			((SRLatchxEI)(SRLatchxE))
			((RunADCxSI)(RunADCxS))
			((ExposurexDI)(ExposurexD))
			((ColSettlexDI)(ColSettlexD))
			((RowSettlexDI)(RowSettlexD))
			((ResSettlexDI)(ResSettlexD))
			((FramePeriodxDI)(FramePeriodxD))
			((SBRet10xEI)(SBRet10xE))
			((TestPixelxEI)(TestpixelxE))
			((ExtTriggerxEI)(ExtTriggerxE))
			((CDVSTestSRRowInxSO)(CDVSTestSRRowInxS))
			((CDVSTestSRRowClockxSO)(CDVSTestSRRowClockxS))
			((CDVSTestSRColInxSO)(CDVSTestSRColInxS))
			((CDVSTestSRColClockxSO)(CDVSTestSRColClockxS))
			((CDVSTestColMode0xSO)(CDVSTestColMode0xS))
			((CDVSTestColMode1xSO)(CDVSTestColMode1xS))
			((CDVSTestApsTxGatexSO)(CDVSTestApsTxGatexS))
			((ADCStateOutputLEDxSO)(ADCStateOutputLEDxS))
		)
		(_use (_entity . ADCStateMachine)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~13 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~13 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~132 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~134 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~136 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~138 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal IfClockxC ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ))))
		(_signal (_internal ADCclockxC ~extieee.std_logic_1164.STD_LOGIC 0 57 (_architecture (_uni ))))
		(_signal (_internal ResetxRB ~extieee.std_logic_1164.STD_LOGIC 0 58 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_signal (_internal ADCwordxD ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 59 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~1312 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_signal (_internal ADCdataxD ~STD_LOGIC_VECTOR{13~downto~0}~1312 0 60 (_architecture (_uni ))))
		(_signal (_internal ADCoexEB ~extieee.std_logic_1164.STD_LOGIC 0 61 (_architecture (_uni ))))
		(_signal (_internal ADCstbyxE ~extieee.std_logic_1164.STD_LOGIC 0 62 (_architecture (_uni ))))
		(_signal (_internal ADCovrxS ~extieee.std_logic_1164.STD_LOGIC 0 63 (_architecture (_uni ))))
		(_signal (_internal RegisterWritexE ~extieee.std_logic_1164.STD_LOGIC 0 64 (_architecture (_uni ))))
		(_signal (_internal SRLatchxE ~extieee.std_logic_1164.STD_LOGIC 0 65 (_architecture (_uni ))))
		(_signal (_internal RunADCxS ~extieee.std_logic_1164.STD_LOGIC 0 66 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 67 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal ExposurexD ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 67 (_architecture (_uni ))))
		(_signal (_internal ColSettlexD ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 68 (_architecture (_uni ))))
		(_signal (_internal RowSettlexD ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 69 (_architecture (_uni ))))
		(_signal (_internal ResSettlexD ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 70 (_architecture (_uni ))))
		(_signal (_internal FramePeriodxD ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 71 (_architecture (_uni ))))
		(_signal (_internal TestPixelxE ~extieee.std_logic_1164.STD_LOGIC 0 72 (_architecture (_uni ))))
		(_signal (_internal SBRet10xE ~extieee.std_logic_1164.STD_LOGIC 0 73 (_architecture (_uni ))))
		(_signal (_internal ExtTriggerxE ~extieee.std_logic_1164.STD_LOGIC 0 74 (_architecture (_uni ))))
		(_signal (_internal CDVSTestSRRowInxS ~extieee.std_logic_1164.STD_LOGIC 0 75 (_architecture (_uni ))))
		(_signal (_internal CDVSTestSRRowClockxS ~extieee.std_logic_1164.STD_LOGIC 0 76 (_architecture (_uni ))))
		(_signal (_internal CDVSTestSRColInxS ~extieee.std_logic_1164.STD_LOGIC 0 77 (_architecture (_uni ))))
		(_signal (_internal CDVSTestSRColClockxS ~extieee.std_logic_1164.STD_LOGIC 0 78 (_architecture (_uni ))))
		(_signal (_internal CDVSTestColMode0xS ~extieee.std_logic_1164.STD_LOGIC 0 79 (_architecture (_uni ))))
		(_signal (_internal CDVSTestColMode1xS ~extieee.std_logic_1164.STD_LOGIC 0 80 (_architecture (_uni ))))
		(_signal (_internal CDVSTestApsTxGatexS ~extieee.std_logic_1164.STD_LOGIC 0 81 (_architecture (_uni ))))
		(_signal (_internal ADCStateOutputLEDxS ~extieee.std_logic_1164.STD_LOGIC 0 82 (_architecture (_uni ))))
		(_constant (_internal Tpw_clk ~extSTD.STANDARD.TIME 0 84 (_architecture ((ns 4634391661857464543)))))
		(_process
			(clock_gen(_architecture 0 0 88 (_process (_wait_for)(_target(0)))))
			(line__94(_architecture 1 0 94 (_assignment (_simple)(_alias((ADCclockxC)(_string \"0"\)))(_target(1)))))
			(line__95(_architecture 2 0 95 (_assignment (_simple)(_target(2)))))
			(line__96(_architecture 3 0 96 (_assignment (_simple)(_target(3)))))
			(line__97(_architecture 4 0 97 (_assignment (_simple)(_target(4)))))
			(line__98(_architecture 5 0 98 (_assignment (_simple)(_alias((ADCoexEB)(_string \"0"\)))(_target(5)))))
			(line__99(_architecture 6 0 99 (_assignment (_simple)(_alias((ADCstbyxE)(_string \"0"\)))(_target(6)))))
			(line__100(_architecture 7 0 100 (_assignment (_simple)(_alias((RegisterWritexE)(_string \"0"\)))(_target(8)))))
			(line__101(_architecture 8 0 101 (_assignment (_simple)(_target(9)))))
			(line__102(_architecture 9 0 102 (_assignment (_simple)(_target(10)))))
			(line__103(_architecture 10 0 103 (_assignment (_simple)(_target(11)))))
			(line__104(_architecture 11 0 104 (_assignment (_simple)(_target(12)))))
			(line__105(_architecture 12 0 105 (_assignment (_simple)(_target(13)))))
			(line__106(_architecture 13 0 106 (_assignment (_simple)(_target(14)))))
			(line__107(_architecture 14 0 107 (_assignment (_simple)(_target(15)))))
			(line__108(_architecture 15 0 108 (_assignment (_simple)(_alias((TestPixelxE)(_string \"0"\)))(_target(16)))))
			(line__109(_architecture 16 0 109 (_assignment (_simple)(_alias((SBRet10xE)(_string \"0"\)))(_target(17)))))
			(line__110(_architecture 17 0 110 (_assignment (_simple)(_alias((ExtTriggerxE)(_string \"0"\)))(_target(18)))))
			(line__111(_architecture 18 0 111 (_assignment (_simple)(_alias((CDVSTestSRRowInxS)(_string \"0"\)))(_target(19)))))
			(line__112(_architecture 19 0 112 (_assignment (_simple)(_alias((CDVSTestSRRowClockxS)(_string \"0"\)))(_target(20)))))
			(line__113(_architecture 20 0 113 (_assignment (_simple)(_alias((CDVSTestSRColInxS)(_string \"0"\)))(_target(21)))))
			(line__114(_architecture 21 0 114 (_assignment (_simple)(_alias((CDVSTestSRColClockxS)(_string \"0"\)))(_target(22)))))
			(line__115(_architecture 22 0 115 (_assignment (_simple)(_alias((CDVSTestColMode0xS)(_string \"0"\)))(_target(23)))))
			(line__116(_architecture 23 0 116 (_assignment (_simple)(_alias((CDVSTestColMode1xS)(_string \"0"\)))(_target(24)))))
			(line__117(_architecture 24 0 117 (_assignment (_simple)(_alias((CDVSTestApsTxGatexS)(_string \"0"\)))(_target(25)))))
			(line__118(_architecture 25 0 118 (_assignment (_simple)(_alias((ADCStateOutputLEDxS)(_string \"0"\)))(_target(26)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
	(_static
		(33686274 50463491 771 )
		(67372036 67372036 67372036 1028 )
		(33686018 33686018 33686018 33686274 )
		(33686018 33686018 33686018 33751554 )
		(33686018 33686018 33686018 33686019 )
	)
	(_model . Behavioural 26 -1
	)
)
I 000051 55 1665          1374163665599 Behavioral
(_unit VHDL (eventbeforeoverflow 0 30 (behavioral 0 39 ))
	(_version v63)
	(_time 1374163665600 2013.07.18 18:07:45)
	(_source (\./../../sourcecode/EventBeforeOverflow.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 9a9b9b94cdcdcb8ccccb8ec0c9)
	(_entity
		(_time 1372368067881)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in )(_event))))
		(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal OverflowxDI ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal EventxDI ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal EventBeforeOverflowxDO ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
		(_type (_internal state 0 40 (_enum1 stidle stevent stoverflow (_to (i 0)(i 2)))))
		(_signal (_internal StatexDP state 0 42 (_architecture (_uni ))))
		(_signal (_internal StatexDN state 0 42 (_architecture (_uni ))))
		(_process
			(p_memless(_architecture 0 0 47 (_process (_simple)(_target(6)(4))(_sensitivity(5)(2)(3)))))
			(p_memorizing(_architecture 1 0 74 (_process (_target(5))(_sensitivity(0)(1)(6))(_dssslsensitivity 2))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Behavioral 2 -1
	)
)
I 000051 55 4397          1374163665657 Behavioral
(_unit VHDL (synchronizerstatemachine 0 19 (behavioral 0 45 ))
	(_version v63)
	(_time 1374163665658 2013.07.18 18:07:45)
	(_source (\./../../sourcecode/synchronizerStateMachine.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code d9d9de8ad98ed8cf8f8ec1828a)
	(_entity
		(_time 1372368069110)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_in )(_event))))
		(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_in ))))
		(_port (_internal RunxSI ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_in ))))
		(_port (_internal ConfigxSI ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
		(_port (_internal SyncInxABI ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal SyncOutxSBO ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_port (_internal TriggerxSO ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
		(_port (_internal HostResetTimestampxSI ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal ResetTimestampxSBO ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_out ))))
		(_port (_internal IncrementCounterxSO ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_out ))))
		(_type (_internal state 0 46 (_enum1 stidle sttriggerinhigh sttriggerinlow stresetslaves strunslave stslavewaitedge (_to (i 0)(i 5)))))
		(_signal (_internal StatexDP state 0 49 (_architecture (_uni ))))
		(_signal (_internal StatexDN state 0 49 (_architecture (_uni ))))
		(_signal (_internal SyncInxSB ~extieee.std_logic_1164.STD_LOGIC 0 52 (_architecture (_uni ))))
		(_signal (_internal SyncInxSBN ~extieee.std_logic_1164.STD_LOGIC 0 52 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~13 0 56 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_signal (_internal DividerxDN ~STD_LOGIC_VECTOR{6~downto~0}~13 0 56 (_architecture (_uni ))))
		(_signal (_internal DividerxDP ~STD_LOGIC_VECTOR{6~downto~0}~13 0 56 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~13 0 57 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_signal (_internal CounterxDN ~STD_LOGIC_VECTOR{13~downto~0}~13 0 57 (_architecture (_uni ))))
		(_signal (_internal CounterxDP ~STD_LOGIC_VECTOR{13~downto~0}~13 0 57 (_architecture (_uni ))))
		(_constant (_internal counterInc ~extSTD.STANDARD.INTEGER 0 63 (_process 0 ((i 89)))))
		(_constant (_internal squareWaveHighTime ~extSTD.STANDARD.INTEGER 0 64 (_process 0 ((i 50)))))
		(_constant (_internal squareWavePeriod ~extSTD.STANDARD.INTEGER 0 65 (_process 0 ((i 100)))))
		(_constant (_internal timeout ~extSTD.STANDARD.INTEGER 0 66 (_process 0 ((i 1000)))))
		(_constant (_internal resetSlavesTime ~extSTD.STANDARD.INTEGER 0 67 (_process 0 ((i 6000)))))
		(_process
			(p_memless(_architecture 0 0 62 (_process (_simple)(_target(5)(6)(8)(9)(11)(14)(16))(_sensitivity(2)(3)(4)(7)(10)(12)(15)(17)))))
			(p_mem(_architecture 1 0 223 (_process (_target(10)(15)(17))(_sensitivity(0)(1)(11)(14)(16))(_dssslsensitivity 2))))
			(synchronizer(_architecture 2 0 240 (_process (_target(12)(13))(_sensitivity(0)(4)(13))(_dssslsensitivity 1))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_static
		(33686018 131586 )
		(33686018 33686018 33686018 514 )
		(33686018 131586 )
		(33686018 33686018 33686018 514 )
		(33686018 131586 )
		(33686018 33686018 33686018 514 )
		(33686018 131586 )
		(33686018 33686018 33686018 514 )
		(33686018 131586 )
		(33686018 33686018 33686018 514 )
		(33686018 131586 )
		(33686018 33686018 33686018 514 )
		(33686018 131586 )
		(33686018 33686018 33686018 514 )
		(33686018 131586 )
		(33686018 33686018 33686018 514 )
		(33686018 131586 )
		(33686018 33686018 33686018 514 )
	)
	(_model . Behavioral 3 -1
	)
)
I 000051 55 2368          1374163665716 Behavioral
(_unit VHDL (wordregister 0 30 (behavioral 0 41 ))
	(_version v63)
	(_time 1374163665717 2013.07.18 18:07:45)
	(_source (\./../../sourcecode/wordRegister.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 08080a0e565e5e1e0f0d1a525c)
	(_entity
		(_time 1372368066647)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_generic (_internal width ~extSTD.STANDARD.NATURAL 0 32 \14\ (_entity ((i 14)))))
		(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in )(_event))))
		(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal WriteEnablexEI ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{width-1~downto~0}~12 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
		(_port (_internal DataInxDI ~STD_LOGIC_VECTOR{width-1~downto~0}~12 0 37 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{width-1~downto~0}~122 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal DataOutxDO ~STD_LOGIC_VECTOR{width-1~downto~0}~122 0 38 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{width-1~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_signal (_internal StatexDP ~STD_LOGIC_VECTOR{width-1~downto~0}~13 0 44 (_architecture (_uni ))))
		(_signal (_internal StatexDN ~STD_LOGIC_VECTOR{width-1~downto~0}~13 0 44 (_architecture (_uni ))))
		(_process
			(p_memless(_architecture 0 0 49 (_process (_simple)(_target(4)(6))(_sensitivity(2)(3)(5)))))
			(p_memorizing(_architecture 1 0 61 (_process (_target(5))(_sensitivity(0)(1)(6))(_dssslsensitivity 2))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . Behavioral 5 -1
	)
)
I 000051 55 2474          1374163665772 Behavioral
(_unit VHDL (timestampcounter 0 25 (behavioral 0 36 ))
	(_version v63)
	(_time 1374163665773 2013.07.18 18:07:45)
	(_source (\./../../sourcecode/timestampCounter.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 46464744491146504012551d13)
	(_entity
		(_time 1372368069416)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal IncrementxSI ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal OverflowxSO ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_port (_internal DataxDO ~STD_LOGIC_VECTOR{13~downto~0}~12 0 33 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{14~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 14)(i 0))))))
		(_signal (_internal CountxDP ~STD_LOGIC_VECTOR{14~downto~0}~13 0 38 (_architecture (_uni ))))
		(_signal (_internal CountxDN ~STD_LOGIC_VECTOR{14~downto~0}~13 0 38 (_architecture (_uni ))))
		(_signal (_internal MSbDelayedxDN ~extieee.std_logic_1164.STD_LOGIC 0 40 (_architecture (_uni ))))
		(_signal (_internal MSbDelayedxDP ~extieee.std_logic_1164.STD_LOGIC 0 40 (_architecture (_uni ))))
		(_process
			(line__44(_architecture 0 0 44 (_assignment (_simple)(_alias((DataxDO)(CountxDP(d_13_0))))(_target(4))(_sensitivity(5(d_13_0))))))
			(line__49(_architecture 1 0 49 (_assignment (_simple)(_target(3))(_sensitivity(5(14))(8)))))
			(p_memless(_architecture 2 0 52 (_process (_simple)(_target(6)(7))(_sensitivity(2)(5)))))
			(p_memoryzing(_architecture 3 0 65 (_process (_target(5)(8))(_sensitivity(0)(1)(6)(7))(_dssslsensitivity 2))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33686018 33686018 131586 )
	)
	(_model . Behavioral 4 -1
	)
)
I 000051 55 3232          1374163665833 Behavioral
(_unit VHDL (fifostatemachine 0 25 (behavioral 0 53 ))
	(_version v63)
	(_time 1374163665834 2013.07.18 18:07:45)
	(_source (\./../../sourcecode/fifoStatemachine.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 8485878a89d3d692d58a97dfd1)
	(_entity
		(_time 1372368068503)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in )(_event))))
		(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in ))))
		(_port (_internal RunxSI ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal FifoTransactionxSO ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
		(_port (_internal FX2FifoInFullxSBI ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal FifoEmptyxSI ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
		(_port (_internal FifoReadxEO ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_out ))))
		(_port (_internal FX2FifoWritexEBO ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_out ))))
		(_port (_internal FX2FifoPktEndxSBO ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal FX2FifoAddressxDO ~STD_LOGIC_VECTOR{1~downto~0}~12 0 42 (_entity (_out ))))
		(_port (_internal IncEventCounterxSO ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_out ))))
		(_port (_internal ResetEventCounterxSO ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_out ))))
		(_port (_internal ResetEarlyPaketTimerxSO ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_out ))))
		(_port (_internal EarlyPaketTimerOverflowxSI ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_in ))))
		(_type (_internal state 0 54 (_enum1 stidle stearlypaket1 stsetupwrite1 stwrite (_to (i 0)(i 3)))))
		(_signal (_internal StatexDP state 0 57 (_architecture (_uni ))))
		(_signal (_internal StatexDN state 0 57 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR~13 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 1))))))
		(_constant (_internal EP2 ~STD_LOGIC_VECTOR~13 0 61 (_architecture (_string \"00"\))))
		(_type (_internal ~STD_LOGIC_VECTOR~131 0 62 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 1))))))
		(_constant (_internal EP6 ~STD_LOGIC_VECTOR~131 0 62 (_architecture (_string \"10"\))))
		(_process
			(p_memless(_architecture 0 0 68 (_process (_simple)(_target(3)(6)(7)(8)(9)(10)(11)(12)(15))(_sensitivity(2)(4)(5)(13)(14)))))
			(p_memoryzing(_architecture 1 0 127 (_process (_target(14))(_sensitivity(0)(1)(15))(_dssslsensitivity 2))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . Behavioral 2 -1
	)
)
I 000051 55 6993          1374163665894 Behavioral
(_unit VHDL (monitorstatemachine 0 25 (behavioral 0 68 ))
	(_version v63)
	(_time 1374163665895 2013.07.18 18:07:45)
	(_source (\./../../sourcecode/monitorStateMachine.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code c3c292969694c2d5cac5c6c6859890)
	(_entity
		(_time 1372368068804)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in )(_event))))
		(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in ))))
		(_port (_internal AERREQxSBI ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal AERACKxSBO ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
		(_port (_internal XxDI ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal UseLongAckxSI ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal FifoFullxSI ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in ))))
		(_port (_internal FifoWritexEO ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_out ))))
		(_port (_internal TimestampRegWritexEO ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_out ))))
		(_port (_internal AddressRegWritexEO ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal AddressTimestampSelectxSO ~STD_LOGIC_VECTOR{1~downto~0}~12 0 48 (_entity (_out ))))
		(_port (_internal ADCvalueReadyxSI ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_in ))))
		(_port (_internal ReadADCvaluexEO ~extieee.std_logic_1164.STD_LOGIC 0 52 (_entity (_out ))))
		(_port (_internal TimestampOverflowxSI ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_in ))))
		(_port (_internal TriggerxSI ~extieee.std_logic_1164.STD_LOGIC 0 58 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~122 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal AddressMSBxDO ~STD_LOGIC_VECTOR{1~downto~0}~122 0 61 (_entity (_out ))))
		(_port (_internal ResetTimestampxSBI ~extieee.std_logic_1164.STD_LOGIC 0 64 (_entity (_in ))))
		(_type (_internal state 0 69 (_enum1 stidle stwraddress stwrtime stwait stoverflow stresettimestamp stfifofull streqrelease stadc stadctime stwrtriggertime stwrtrigger (_to (i 0)(i 11)))))
		(_signal (_internal AERREQxSB ~extieee.std_logic_1164.STD_LOGIC 0 72 (_architecture (_uni ))))
		(_signal (_internal StatexDP state 0 75 (_architecture (_uni ))))
		(_signal (_internal StatexDN state 0 75 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 76 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal CountxDP ~STD_LOGIC_VECTOR{7~downto~0}~13 0 76 (_architecture (_uni ))))
		(_signal (_internal CountxDN ~STD_LOGIC_VECTOR{7~downto~0}~13 0 76 (_architecture (_uni ))))
		(_signal (_internal TriggerxDP ~extieee.std_logic_1164.STD_LOGIC 0 77 (_architecture (_uni ))))
		(_signal (_internal TriggerxDN ~extieee.std_logic_1164.STD_LOGIC 0 77 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 80 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal TimestampOverflowxDN ~STD_LOGIC_VECTOR{15~downto~0}~13 0 80 (_architecture (_uni ))))
		(_signal (_internal TimestampOverflowxDP ~STD_LOGIC_VECTOR{15~downto~0}~13 0 80 (_architecture (_uni ))))
		(_signal (_internal TimestampResetxDP ~extieee.std_logic_1164.STD_LOGIC 0 83 (_architecture (_uni ))))
		(_signal (_internal TimestampResetxDN ~extieee.std_logic_1164.STD_LOGIC 0 83 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 86 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal selectADC ~STD_LOGIC_VECTOR{1~downto~0}~13 0 86 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~132 0 87 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal selectaddress ~STD_LOGIC_VECTOR{1~downto~0}~132 0 87 (_architecture (_string \"01"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~134 0 88 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal selecttimestamp ~STD_LOGIC_VECTOR{1~downto~0}~134 0 88 (_architecture (_string \"00"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~136 0 89 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal selecttrigger ~STD_LOGIC_VECTOR{1~downto~0}~136 0 89 (_architecture (_string \"10"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~138 0 91 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal address ~STD_LOGIC_VECTOR{1~downto~0}~138 0 91 (_architecture (_string \"00"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1310 0 92 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal wrap ~STD_LOGIC_VECTOR{1~downto~0}~1310 0 92 (_architecture (_string \"10"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1312 0 93 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal timereset ~STD_LOGIC_VECTOR{1~downto~0}~1312 0 93 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 94 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal timestamp ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 94 (_architecture (_string \"01"\))))
		(_constant (_internal ackExtension ~extSTD.STANDARD.INTEGER 0 96 (_architecture ((i 5)))))
		(_process
			(line__99(_architecture 0 0 99 (_assignment (_simple)(_alias((AERREQxSB)(AERREQxSBI)))(_target(17))(_sensitivity(2)))))
			(p_memless(_architecture 1 0 102 (_process (_simple)(_target(19)(21)(23)(24)(27)(3)(7)(8)(9)(10)(12)(15))(_sensitivity(17)(18)(20)(22)(25)(26)(4)(5)(6)(11)(13)(14)(16)))))
			(p_memoryzing(_architecture 2 0 273 (_process (_target(18)(20)(22)(25)(26))(_sensitivity(0)(1)(19)(21)(23)(24)(27))(_dssslsensitivity 2))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_static
		(33686018 33686018 )
		(33686018 33686018 33686018 33686018 )
		(33686018 33686018 33686018 33686018 )
		(33686018 33686018 )
		(33686018 33686018 )
		(33686018 33686018 )
		(33686018 33686018 33686018 33686018 )
	)
	(_model . Behavioral 3 -1
	)
)
I 000051 55 2362          1374163665956 Behavioral
(_unit VHDL (shiftregister 0 30 (behavioral 0 42 ))
	(_version v63)
	(_time 1374163665957 2013.07.18 18:07:45)
	(_source (\./../../sourcecode/shiftRegister.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 0101040708565c170403155a52)
	(_entity
		(_time 1372368071005)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_generic (_internal width ~extSTD.STANDARD.NATURAL 0 32 \32\ (_entity ((i 32)))))
		(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in )(_event))))
		(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal LatchxEI ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in )(_event))))
		(_port (_internal DxDI ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ))))
		(_port (_internal QxDO ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{width-1~downto~0}~12 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal DataOutxDO ~STD_LOGIC_VECTOR{width-1~downto~0}~12 0 39 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{width-1~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_signal (_internal StatexD ~STD_LOGIC_VECTOR{width-1~downto~0}~13 0 45 (_architecture (_uni ))))
		(_process
			(p_latch(_architecture 0 0 50 (_process (_target(5))(_sensitivity(1)(2)(6))(_dssslsensitivity 2))))
			(line__60(_architecture 1 0 60 (_assignment (_simple)(_target(4))(_sensitivity(6(_index 5)))(_read(6(_index 6))))))
			(p_memorizing(_architecture 2 0 63 (_process (_simple)(_target(6(0))(6(_range 7))(6))(_sensitivity(0)(1))(_read(3)(6(_range 8))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . Behavioral 9 -1
	)
)
I 000051 55 1935          1374163666012 Behavioral
(_unit VHDL (eventcounter 0 26 (behavioral 0 35 ))
	(_version v63)
	(_time 1374163666013 2013.07.18 18:07:46)
	(_source (\./../../sourcecode/eventCounter.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 30313334366761266632246a62)
	(_entity
		(_time 1372368068203)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal ClearxSI ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal IncrementxSI ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal OverflowxSO ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{8~downto~0}~13 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_signal (_internal CountxDP ~STD_LOGIC_VECTOR{8~downto~0}~13 0 37 (_architecture (_uni ))))
		(_signal (_internal CountxDN ~STD_LOGIC_VECTOR{8~downto~0}~13 0 37 (_architecture (_uni ))))
		(_process
			(p_memoryless(_architecture 0 0 41 (_process (_simple)(_target(4)(6))(_sensitivity(2)(3)(5)))))
			(p_memoryzing(_architecture 1 0 61 (_process (_target(5))(_sensitivity(0)(1)(6))(_dssslsensitivity 2))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33686018 2 )
		(33686018 33686018 2 )
		(33686018 33686018 2 )
	)
	(_model . Behavioral 2 -1
	)
)
I 000050 55 19399         1374163666085 Structure
(_unit VHDL (aerfifo 0 14 (structure 0 30 ))
	(_version v63)
	(_time 1374163666086 2013.07.18 18:07:46)
	(_source (\./../../sourcecode/AERfifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(machxo(components)))
	(_code 7e7f797f2e2828682b2d672429)
	(_entity
		(_time 1372368066962)
		(_use (std(standard))(ieee(std_logic_1164))(machxo(components)))
	)
	(_component
		(fifo8ka
			(_object
				(_generic (_internal FULLPOINTER1 ~STD_LOGIC_VECTOR{13~downto~0}~13 0 47 (_entity -1 )))
				(_generic (_internal FULLPOINTER ~STD_LOGIC_VECTOR{13~downto~0}~132 0 48 (_entity -1 )))
				(_generic (_internal AFPOINTER1 ~STD_LOGIC_VECTOR{13~downto~0}~134 0 49 (_entity -1 )))
				(_generic (_internal AEPOINTER1 ~STD_LOGIC_VECTOR{13~downto~0}~136 0 50 (_entity -1 )))
				(_generic (_internal AFPOINTER ~STD_LOGIC_VECTOR{13~downto~0}~138 0 51 (_entity -1 )))
				(_generic (_internal AEPOINTER ~STD_LOGIC_VECTOR{13~downto~0}~1310 0 52 (_entity -1 )))
				(_generic (_internal CSDECODE_R ~STD_LOGIC_VECTOR{1~downto~0}~13 0 53 (_entity -1 )))
				(_generic (_internal CSDECODE_W ~STD_LOGIC_VECTOR{1~downto~0}~1312 0 54 (_entity -1 )))
				(_generic (_internal RESETMODE ~STRING~13 0 55 (_entity -1 )))
				(_generic (_internal REGMODE ~STRING~1313 0 55 (_entity -1 )))
				(_generic (_internal DATA_WIDTH_R ~extSTD.STANDARD.INTEGER 0 56 (_entity -1 )))
				(_generic (_internal DATA_WIDTH_W ~extSTD.STANDARD.INTEGER 0 56 (_entity -1 )))
				(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 58 (_entity (_in ))))
				(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 58 (_entity (_in ))))
				(_port (_internal DI2 ~extieee.std_logic_1164.STD_LOGIC 0 58 (_entity (_in ))))
				(_port (_internal DI3 ~extieee.std_logic_1164.STD_LOGIC 0 59 (_entity (_in ))))
				(_port (_internal DI4 ~extieee.std_logic_1164.STD_LOGIC 0 59 (_entity (_in ))))
				(_port (_internal DI5 ~extieee.std_logic_1164.STD_LOGIC 0 59 (_entity (_in ))))
				(_port (_internal DI6 ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_in ))))
				(_port (_internal DI7 ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_in ))))
				(_port (_internal DI8 ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_in ))))
				(_port (_internal DI9 ~extieee.std_logic_1164.STD_LOGIC 0 61 (_entity (_in ))))
				(_port (_internal DI10 ~extieee.std_logic_1164.STD_LOGIC 0 61 (_entity (_in ))))
				(_port (_internal DI11 ~extieee.std_logic_1164.STD_LOGIC 0 61 (_entity (_in ))))
				(_port (_internal DI12 ~extieee.std_logic_1164.STD_LOGIC 0 62 (_entity (_in ))))
				(_port (_internal DI13 ~extieee.std_logic_1164.STD_LOGIC 0 62 (_entity (_in ))))
				(_port (_internal DI14 ~extieee.std_logic_1164.STD_LOGIC 0 63 (_entity (_in ))))
				(_port (_internal DI15 ~extieee.std_logic_1164.STD_LOGIC 0 63 (_entity (_in ))))
				(_port (_internal DI16 ~extieee.std_logic_1164.STD_LOGIC 0 64 (_entity (_in ))))
				(_port (_internal DI17 ~extieee.std_logic_1164.STD_LOGIC 0 64 (_entity (_in ))))
				(_port (_internal DI18 ~extieee.std_logic_1164.STD_LOGIC 0 65 (_entity (_in ))))
				(_port (_internal DI19 ~extieee.std_logic_1164.STD_LOGIC 0 65 (_entity (_in ))))
				(_port (_internal DI20 ~extieee.std_logic_1164.STD_LOGIC 0 66 (_entity (_in ))))
				(_port (_internal DI21 ~extieee.std_logic_1164.STD_LOGIC 0 66 (_entity (_in ))))
				(_port (_internal DI22 ~extieee.std_logic_1164.STD_LOGIC 0 67 (_entity (_in ))))
				(_port (_internal DI23 ~extieee.std_logic_1164.STD_LOGIC 0 67 (_entity (_in ))))
				(_port (_internal DI24 ~extieee.std_logic_1164.STD_LOGIC 0 68 (_entity (_in ))))
				(_port (_internal DI25 ~extieee.std_logic_1164.STD_LOGIC 0 68 (_entity (_in ))))
				(_port (_internal DI26 ~extieee.std_logic_1164.STD_LOGIC 0 69 (_entity (_in ))))
				(_port (_internal DI27 ~extieee.std_logic_1164.STD_LOGIC 0 69 (_entity (_in ))))
				(_port (_internal DI28 ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_in ))))
				(_port (_internal DI29 ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_in ))))
				(_port (_internal DI30 ~extieee.std_logic_1164.STD_LOGIC 0 71 (_entity (_in ))))
				(_port (_internal DI31 ~extieee.std_logic_1164.STD_LOGIC 0 71 (_entity (_in ))))
				(_port (_internal DI32 ~extieee.std_logic_1164.STD_LOGIC 0 72 (_entity (_in ))))
				(_port (_internal DI33 ~extieee.std_logic_1164.STD_LOGIC 0 72 (_entity (_in ))))
				(_port (_internal DI34 ~extieee.std_logic_1164.STD_LOGIC 0 73 (_entity (_in ))))
				(_port (_internal DI35 ~extieee.std_logic_1164.STD_LOGIC 0 73 (_entity (_in ))))
				(_port (_internal FULLI ~extieee.std_logic_1164.STD_LOGIC 0 74 (_entity (_in ))))
				(_port (_internal CSW0 ~extieee.std_logic_1164.STD_LOGIC 0 74 (_entity (_in ))))
				(_port (_internal CSW1 ~extieee.std_logic_1164.STD_LOGIC 0 75 (_entity (_in ))))
				(_port (_internal EMPTYI ~extieee.std_logic_1164.STD_LOGIC 0 75 (_entity (_in ))))
				(_port (_internal CSR0 ~extieee.std_logic_1164.STD_LOGIC 0 76 (_entity (_in ))))
				(_port (_internal CSR1 ~extieee.std_logic_1164.STD_LOGIC 0 76 (_entity (_in ))))
				(_port (_internal WE ~extieee.std_logic_1164.STD_LOGIC 0 76 (_entity (_in ))))
				(_port (_internal RE ~extieee.std_logic_1164.STD_LOGIC 0 77 (_entity (_in ))))
				(_port (_internal CLKW ~extieee.std_logic_1164.STD_LOGIC 0 77 (_entity (_in ))))
				(_port (_internal CLKR ~extieee.std_logic_1164.STD_LOGIC 0 77 (_entity (_in ))))
				(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 78 (_entity (_in ))))
				(_port (_internal RPRST ~extieee.std_logic_1164.STD_LOGIC 0 78 (_entity (_in ))))
				(_port (_internal DO0 ~extieee.std_logic_1164.STD_LOGIC 0 79 (_entity (_out ))))
				(_port (_internal DO1 ~extieee.std_logic_1164.STD_LOGIC 0 79 (_entity (_out ))))
				(_port (_internal DO2 ~extieee.std_logic_1164.STD_LOGIC 0 80 (_entity (_out ))))
				(_port (_internal DO3 ~extieee.std_logic_1164.STD_LOGIC 0 80 (_entity (_out ))))
				(_port (_internal DO4 ~extieee.std_logic_1164.STD_LOGIC 0 81 (_entity (_out ))))
				(_port (_internal DO5 ~extieee.std_logic_1164.STD_LOGIC 0 81 (_entity (_out ))))
				(_port (_internal DO6 ~extieee.std_logic_1164.STD_LOGIC 0 82 (_entity (_out ))))
				(_port (_internal DO7 ~extieee.std_logic_1164.STD_LOGIC 0 82 (_entity (_out ))))
				(_port (_internal DO8 ~extieee.std_logic_1164.STD_LOGIC 0 83 (_entity (_out ))))
				(_port (_internal DO9 ~extieee.std_logic_1164.STD_LOGIC 0 83 (_entity (_out ))))
				(_port (_internal DO10 ~extieee.std_logic_1164.STD_LOGIC 0 84 (_entity (_out ))))
				(_port (_internal DO11 ~extieee.std_logic_1164.STD_LOGIC 0 84 (_entity (_out ))))
				(_port (_internal DO12 ~extieee.std_logic_1164.STD_LOGIC 0 85 (_entity (_out ))))
				(_port (_internal DO13 ~extieee.std_logic_1164.STD_LOGIC 0 85 (_entity (_out ))))
				(_port (_internal DO14 ~extieee.std_logic_1164.STD_LOGIC 0 86 (_entity (_out ))))
				(_port (_internal DO15 ~extieee.std_logic_1164.STD_LOGIC 0 86 (_entity (_out ))))
				(_port (_internal DO16 ~extieee.std_logic_1164.STD_LOGIC 0 87 (_entity (_out ))))
				(_port (_internal DO17 ~extieee.std_logic_1164.STD_LOGIC 0 87 (_entity (_out ))))
				(_port (_internal DO18 ~extieee.std_logic_1164.STD_LOGIC 0 88 (_entity (_out ))))
				(_port (_internal DO19 ~extieee.std_logic_1164.STD_LOGIC 0 88 (_entity (_out ))))
				(_port (_internal DO20 ~extieee.std_logic_1164.STD_LOGIC 0 89 (_entity (_out ))))
				(_port (_internal DO21 ~extieee.std_logic_1164.STD_LOGIC 0 89 (_entity (_out ))))
				(_port (_internal DO22 ~extieee.std_logic_1164.STD_LOGIC 0 90 (_entity (_out ))))
				(_port (_internal DO23 ~extieee.std_logic_1164.STD_LOGIC 0 90 (_entity (_out ))))
				(_port (_internal DO24 ~extieee.std_logic_1164.STD_LOGIC 0 91 (_entity (_out ))))
				(_port (_internal DO25 ~extieee.std_logic_1164.STD_LOGIC 0 91 (_entity (_out ))))
				(_port (_internal DO26 ~extieee.std_logic_1164.STD_LOGIC 0 92 (_entity (_out ))))
				(_port (_internal DO27 ~extieee.std_logic_1164.STD_LOGIC 0 92 (_entity (_out ))))
				(_port (_internal DO28 ~extieee.std_logic_1164.STD_LOGIC 0 93 (_entity (_out ))))
				(_port (_internal DO29 ~extieee.std_logic_1164.STD_LOGIC 0 93 (_entity (_out ))))
				(_port (_internal DO30 ~extieee.std_logic_1164.STD_LOGIC 0 94 (_entity (_out ))))
				(_port (_internal DO31 ~extieee.std_logic_1164.STD_LOGIC 0 94 (_entity (_out ))))
				(_port (_internal DO32 ~extieee.std_logic_1164.STD_LOGIC 0 95 (_entity (_out ))))
				(_port (_internal DO33 ~extieee.std_logic_1164.STD_LOGIC 0 95 (_entity (_out ))))
				(_port (_internal DO34 ~extieee.std_logic_1164.STD_LOGIC 0 96 (_entity (_out ))))
				(_port (_internal DO35 ~extieee.std_logic_1164.STD_LOGIC 0 96 (_entity (_out ))))
				(_port (_internal EF ~extieee.std_logic_1164.STD_LOGIC 0 97 (_entity (_out ))))
				(_port (_internal AEF ~extieee.std_logic_1164.STD_LOGIC 0 97 (_entity (_out ))))
				(_port (_internal AFF ~extieee.std_logic_1164.STD_LOGIC 0 97 (_entity (_out ))))
				(_port (_internal FF ~extieee.std_logic_1164.STD_LOGIC 0 98 (_entity (_out ))))
			)
		)
		(vhi
			(_object
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_out ))))
			)
		)
		(vlo
			(_object
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_out ))))
			)
		)
	)
	(_instantiation AERfifo_0_1 0 140 (_component fifo8ka )
		(_generic
			((FULLPOINTER1)(_string \"01111111110001"\))
			((FULLPOINTER)(_string \"01111111111001"\))
			((AFPOINTER1)(_string \"00011111010001"\))
			((AEPOINTER1)(_string \"00000001011111"\))
			((AFPOINTER)(_string \"00011111011001"\))
			((AEPOINTER)(_string \"00000001010111"\))
			((CSDECODE_R)(_string \"11"\))
			((CSDECODE_W)(_string \"11"\))
			((RESETMODE)(_string \"ASYNC"\))
			((REGMODE)(_string \"NOREG"\))
			((DATA_WIDTH_R)((i 9)))
			((DATA_WIDTH_W)((i 9)))
		)
		(_port
			((DI0)(Data(0)))
			((DI1)(Data(1)))
			((DI2)(Data(2)))
			((DI3)(Data(3)))
			((DI4)(Data(4)))
			((DI5)(Data(5)))
			((DI6)(Data(6)))
			((DI7)(Data(7)))
			((DI8)(Data(8)))
			((DI9)(scuba_vlo))
			((DI10)(scuba_vlo))
			((DI11)(scuba_vlo))
			((DI12)(scuba_vlo))
			((DI13)(scuba_vlo))
			((DI14)(scuba_vlo))
			((DI15)(scuba_vlo))
			((DI16)(scuba_vlo))
			((DI17)(scuba_vlo))
			((DI18)(scuba_vlo))
			((DI19)(scuba_vlo))
			((DI20)(scuba_vlo))
			((DI21)(scuba_vlo))
			((DI22)(scuba_vlo))
			((DI23)(scuba_vlo))
			((DI24)(scuba_vlo))
			((DI25)(scuba_vlo))
			((DI26)(scuba_vlo))
			((DI27)(scuba_vlo))
			((DI28)(scuba_vlo))
			((DI29)(scuba_vlo))
			((DI30)(scuba_vlo))
			((DI31)(scuba_vlo))
			((DI32)(scuba_vlo))
			((DI33)(scuba_vlo))
			((DI34)(scuba_vlo))
			((DI35)(scuba_vlo))
			((FULLI)(Full_int))
			((CSW0)(scuba_vhi))
			((CSW1)(scuba_vhi))
			((EMPTYI)(Empty_int))
			((CSR0)(scuba_vhi))
			((CSR1)(scuba_vhi))
			((WE)(WrEn))
			((RE)(RdEn))
			((CLKW)(WrClock))
			((CLKR)(RdClock))
			((RST)(Reset))
			((RPRST)(RPReset))
			((DO0)(Q(0)))
			((DO1)(Q(1)))
			((DO2)(Q(2)))
			((DO3)(Q(3)))
			((DO4)(Q(4)))
			((DO5)(Q(5)))
			((DO6)(Q(6)))
			((DO7)(Q(7)))
			((DO8)(Q(8)))
			((DO9)(_open))
			((DO10)(_open))
			((DO11)(_open))
			((DO12)(_open))
			((DO13)(_open))
			((DO14)(_open))
			((DO15)(_open))
			((DO16)(_open))
			((DO17)(_open))
			((DO18)(_open))
			((DO19)(_open))
			((DO20)(_open))
			((DO21)(_open))
			((DO22)(_open))
			((DO23)(_open))
			((DO24)(_open))
			((DO25)(_open))
			((DO26)(_open))
			((DO27)(_open))
			((DO28)(_open))
			((DO29)(_open))
			((DO30)(_open))
			((DO31)(_open))
			((DO32)(_open))
			((DO33)(_open))
			((DO34)(_open))
			((DO35)(_open))
			((EF)(Empty_int))
			((AEF)(AlmostEmpty))
			((AFF)(AlmostFull))
			((FF)(Full_int))
		)
		(_use (_entity machxo fifo8ka)
			(_generic
				((DATA_WIDTH_W)((i 9)))
				((DATA_WIDTH_R)((i 9)))
				((REGMODE)(_string \"NOREG"\))
				((RESETMODE)(_string \"ASYNC"\))
				((CSDECODE_W)(_string \"11"\))
				((CSDECODE_R)(_string \"11"\))
				((AEPOINTER)(_string \"00000001010111"\))
				((AEPOINTER1)(_string \"00000001011111"\))
				((AFPOINTER)(_string \"00011111011001"\))
				((AFPOINTER1)(_string \"00011111010001"\))
				((FULLPOINTER)(_string \"01111111111001"\))
				((FULLPOINTER1)(_string \"01111111110001"\))
			)
		)
	)
	(_instantiation scuba_vhi_inst 0 173 (_component vhi )
		(_port
			((Z)(scuba_vhi))
		)
		(_use (_entity machxo vhi)
		)
	)
	(_instantiation scuba_vlo_inst 0 176 (_component vlo )
		(_port
			((Z)(scuba_vlo))
		)
		(_use (_entity machxo vlo)
		)
	)
	(_instantiation AERfifo_1_0 0 179 (_component fifo8ka )
		(_generic
			((FULLPOINTER1)(_string \"00000000000000"\))
			((FULLPOINTER)(_string \"11111111111111"\))
			((AFPOINTER1)(_string \"00000000000000"\))
			((AEPOINTER1)(_string \"00000000000000"\))
			((AFPOINTER)(_string \"11111111111111"\))
			((AEPOINTER)(_string \"11111111111111"\))
			((CSDECODE_R)(_string \"11"\))
			((CSDECODE_W)(_string \"11"\))
			((RESETMODE)(_string \"ASYNC"\))
			((REGMODE)(_string \"NOREG"\))
			((DATA_WIDTH_R)((i 9)))
			((DATA_WIDTH_W)((i 9)))
		)
		(_port
			((DI0)(Data(9)))
			((DI1)(Data(10)))
			((DI2)(Data(11)))
			((DI3)(Data(12)))
			((DI4)(Data(13)))
			((DI5)(Data(14)))
			((DI6)(Data(15)))
			((DI7)(scuba_vlo))
			((DI8)(scuba_vlo))
			((DI9)(scuba_vlo))
			((DI10)(scuba_vlo))
			((DI11)(scuba_vlo))
			((DI12)(scuba_vlo))
			((DI13)(scuba_vlo))
			((DI14)(scuba_vlo))
			((DI15)(scuba_vlo))
			((DI16)(scuba_vlo))
			((DI17)(scuba_vlo))
			((DI18)(scuba_vlo))
			((DI19)(scuba_vlo))
			((DI20)(scuba_vlo))
			((DI21)(scuba_vlo))
			((DI22)(scuba_vlo))
			((DI23)(scuba_vlo))
			((DI24)(scuba_vlo))
			((DI25)(scuba_vlo))
			((DI26)(scuba_vlo))
			((DI27)(scuba_vlo))
			((DI28)(scuba_vlo))
			((DI29)(scuba_vlo))
			((DI30)(scuba_vlo))
			((DI31)(scuba_vlo))
			((DI32)(scuba_vlo))
			((DI33)(scuba_vlo))
			((DI34)(scuba_vlo))
			((DI35)(scuba_vlo))
			((FULLI)(Full_int))
			((CSW0)(scuba_vhi))
			((CSW1)(scuba_vhi))
			((EMPTYI)(Empty_int))
			((CSR0)(scuba_vhi))
			((CSR1)(scuba_vhi))
			((WE)(WrEn))
			((RE)(RdEn))
			((CLKW)(WrClock))
			((CLKR)(RdClock))
			((RST)(Reset))
			((RPRST)(RPReset))
			((DO0)(Q(9)))
			((DO1)(Q(10)))
			((DO2)(Q(11)))
			((DO3)(Q(12)))
			((DO4)(Q(13)))
			((DO5)(Q(14)))
			((DO6)(Q(15)))
			((DO7)(_open))
			((DO8)(_open))
			((DO9)(_open))
			((DO10)(_open))
			((DO11)(_open))
			((DO12)(_open))
			((DO13)(_open))
			((DO14)(_open))
			((DO15)(_open))
			((DO16)(_open))
			((DO17)(_open))
			((DO18)(_open))
			((DO19)(_open))
			((DO20)(_open))
			((DO21)(_open))
			((DO22)(_open))
			((DO23)(_open))
			((DO24)(_open))
			((DO25)(_open))
			((DO26)(_open))
			((DO27)(_open))
			((DO28)(_open))
			((DO29)(_open))
			((DO30)(_open))
			((DO31)(_open))
			((DO32)(_open))
			((DO33)(_open))
			((DO34)(_open))
			((DO35)(_open))
			((EF)(_open))
			((AEF)(_open))
			((AFF)(_open))
			((FF)(_open))
		)
		(_use (_entity machxo fifo8ka)
			(_generic
				((DATA_WIDTH_W)((i 9)))
				((DATA_WIDTH_R)((i 9)))
				((REGMODE)(_string \"NOREG"\))
				((RESETMODE)(_string \"ASYNC"\))
				((CSDECODE_W)(_string \"11"\))
				((CSDECODE_R)(_string \"11"\))
				((AEPOINTER)(_string \"11111111111111"\))
				((AEPOINTER1)(_string \"00000000000000"\))
				((AFPOINTER)(_string \"11111111111111"\))
				((AFPOINTER1)(_string \"00000000000000"\))
				((FULLPOINTER)(_string \"11111111111111"\))
				((FULLPOINTER1)(_string \"00000000000000"\))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal Data ~STD_LOGIC_VECTOR{15~downto~0}~12 0 16 (_entity (_in ))))
		(_port (_internal WrClock ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
		(_port (_internal RdClock ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
		(_port (_internal WrEn ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_in ))))
		(_port (_internal RdEn ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_in ))))
		(_port (_internal Reset ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_in ))))
		(_port (_internal RPReset ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal Q ~STD_LOGIC_VECTOR{15~downto~0}~122 0 23 (_entity (_out ))))
		(_port (_internal Empty ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_out ))))
		(_port (_internal Full ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_out ))))
		(_port (_internal AlmostEmpty ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_out ))))
		(_port (_internal AlmostFull ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_out ))))
		(_signal (_internal scuba_vhi ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_signal (_internal Empty_int ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal Full_int ~extieee.std_logic_1164.STD_LOGIC 0 35 (_architecture (_uni ))))
		(_signal (_internal scuba_vlo ~extieee.std_logic_1164.STD_LOGIC 0 36 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~13 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~132 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~134 0 49 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~136 0 50 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~138 0 51 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~1310 0 52 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 53 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1312 0 54 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_type (_internal ~STRING~13 0 55 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_type (_internal ~STRING~1313 0 55 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_process
			(line__211(_architecture 0 0 211 (_assignment (_simple)(_alias((Empty)(Empty_int)))(_target(8))(_sensitivity(13)))))
			(line__212(_architecture 1 0 212 (_assignment (_simple)(_alias((Full)(Full_int)))(_target(9))(_sensitivity(14)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_model . Structure 2 -1
	)
)
I 000033 55 1433 0 structure_con
(_configuration VHDL (structure_con 0 217 (AERfifo))
	(_version v63)
	(_time 1374163666096 2013.07.18 18:07:46)
	(_source (\./../../sourcecode/AERfifo.vhd\))
	(_use (std(standard))(machxo(components))(ieee(std_logic_1164)))
	(_code 8e8e8b81dfd8d8998b809dd5db)
	(_architecture Structure
		(_instantiation AERfifo_0_1
			(_entity machxo fifo8ka V
				(_generic
					((DATA_WIDTH_W)(_code 0))
					((DATA_WIDTH_R)(_code 1))
					((REGMODE)(_code 2))
					((RESETMODE)(_code 3))
					((CSDECODE_W)(_code 4))
					((CSDECODE_R)(_code 5))
					((AEPOINTER)(_code 6))
					((AEPOINTER1)(_code 7))
					((AFPOINTER)(_code 8))
					((AFPOINTER1)(_code 9))
					((FULLPOINTER)(_code 10))
					((FULLPOINTER1)(_code 11))
				)
			)
		)
		(_instantiation scuba_vhi_inst
			(_entity machxo vhi V
			)
		)
		(_instantiation scuba_vlo_inst
			(_entity machxo vlo V
			)
		)
		(_instantiation AERfifo_1_0
			(_entity machxo fifo8ka V
				(_generic
					((DATA_WIDTH_W)(_code 12))
					((DATA_WIDTH_R)(_code 13))
					((REGMODE)(_code 14))
					((RESETMODE)(_code 15))
					((CSDECODE_W)(_code 16))
					((CSDECODE_R)(_code 17))
					((AEPOINTER)(_code 18))
					((AEPOINTER1)(_code 19))
					((AFPOINTER)(_code 20))
					((AFPOINTER1)(_code 21))
					((FULLPOINTER)(_code 22))
					((FULLPOINTER1)(_code 23))
				)
			)
		)
		(_model . Structure_CON__AERfifo__Structure__code__0 24 -1
		)
	)
)
I 000050 55 5069          1374163666173 Structure
(_unit VHDL (clockgen 0 14 (structure 0 24 ))
	(_version v63)
	(_time 1374163666174 2013.07.18 18:07:46)
	(_source (\./../../sourcecode/clockgen.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(machxo(components)))
	(_code dcddd98edc8bdecadad29e868a)
	(_entity
		(_time 1372368067259)
		(_use (std(standard))(ieee(std_logic_1164))(machxo(components)))
	)
	(_component
		(vlo
			(_object
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
			)
		)
		(ehxpllc
			(_object
				(_generic (_internal DUTY ~extSTD.STANDARD.INTEGER 0 36 (_entity -1 )))
				(_generic (_internal PHASEADJ ~extSTD.STANDARD.INTEGER 0 36 (_entity -1 )))
				(_generic (_internal DELAY_CNTL ~STRING~13 0 37 (_entity -1 )))
				(_generic (_internal CLKOK_DIV ~extSTD.STANDARD.INTEGER 0 37 (_entity -1 )))
				(_generic (_internal FDEL ~extSTD.STANDARD.INTEGER 0 38 (_entity -1 )))
				(_generic (_internal CLKFB_DIV ~extSTD.STANDARD.INTEGER 0 38 (_entity -1 )))
				(_generic (_internal CLKOP_DIV ~extSTD.STANDARD.INTEGER 0 39 (_entity -1 )))
				(_generic (_internal CLKI_DIV ~extSTD.STANDARD.INTEGER 0 39 (_entity -1 )))
				(_port (_internal CLKI ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ))))
				(_port (_internal CLKFB ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ))))
				(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ))))
				(_port (_internal DDAMODE ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_in ))))
				(_port (_internal DDAIZR ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_in ))))
				(_port (_internal DDAILAG ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_in ))))
				(_port (_internal DDAIDEL0 ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ))))
				(_port (_internal DDAIDEL1 ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ))))
				(_port (_internal DDAIDEL2 ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ))))
				(_port (_internal CLKOP ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_out ))))
				(_port (_internal CLKOS ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_out ))))
				(_port (_internal CLKOK ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_out ))))
				(_port (_internal CLKINTFB ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_out ))))
				(_port (_internal LOCK ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_out ))))
			)
		)
	)
	(_instantiation scuba_vlo_inst 0 79 (_component vlo )
		(_port
			((Z)(scuba_vlo))
		)
		(_use (_entity machxo vlo)
		)
	)
	(_instantiation PLLCInst_0 0 82 (_component ehxpllc )
		(_generic
			((DUTY)((i 4)))
			((PHASEADJ)((i 0)))
			((DELAY_CNTL)(_string \"STATIC"\))
			((CLKOK_DIV)((i 2)))
			((FDEL)((i 0)))
			((CLKFB_DIV)((i 3)))
			((CLKOP_DIV)((i 8)))
			((CLKI_DIV)((i 1)))
		)
		(_port
			((CLKI)(CLK))
			((CLKFB)(CLKOP_t))
			((RST)(RESET))
			((DDAMODE)(scuba_vlo))
			((DDAIZR)(scuba_vlo))
			((DDAILAG)(scuba_vlo))
			((DDAIDEL0)(scuba_vlo))
			((DDAIDEL1)(scuba_vlo))
			((DDAIDEL2)(scuba_vlo))
			((CLKOP)(CLKOP_t))
			((CLKOS)(_open))
			((CLKOK)(_open))
			((CLKINTFB)(_open))
			((LOCK)(LOCK))
		)
		(_use (_entity machxo ehxpllc)
			(_generic
				((CLKI_DIV)((i 1)))
				((CLKFB_DIV)((i 3)))
				((CLKOP_DIV)((i 8)))
				((CLKOK_DIV)((i 2)))
				((PHASEADJ)((i 0)))
				((FDEL)((i 0)))
				((DUTY)((i 4)))
				((DELAY_CNTL)(_string \"STATIC"\))
			)
			(_port
				((clki)(CLKI))
				((clkfb)(CLKFB))
				((rst)(RST))
				((ddamode)(DDAMODE))
				((ddaizr)(DDAIZR))
				((ddailag)(DDAILAG))
				((ddaidel0)(DDAIDEL0))
				((ddaidel1)(DDAIDEL1))
				((ddaidel2)(DDAIDEL2))
				((clkos)(CLKOS))
				((clkop)(CLKOP))
				((clkok)(CLKOK))
				((lock)(LOCK))
				((clkintfb)(CLKINTFB))
			)
		)
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
		(_port (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
		(_port (_internal CLKOP ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_out ))))
		(_port (_internal LOCK ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_out ))))
		(_signal (_internal scuba_vlo ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ))))
		(_signal (_internal CLKOP_t ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_type (_internal ~STRING~13 0 37 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_process
			(line__94(_architecture 0 0 94 (_assignment (_simple)(_alias((CLKOP)(CLKOP_t)))(_target(2))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
	)
	(_model . Structure 1 -1
	)
)
I 000033 55 1120 0 structure_con
(_configuration VHDL (structure_con 0 99 (clockgen))
	(_version v63)
	(_time 1374163666181 2013.07.18 18:07:46)
	(_source (\./../../sourcecode/clockgen.vhd\))
	(_use (std(standard))(machxo(components))(ieee(std_logic_1164)))
	(_code dcdcd98f8b8a8acbd9ddcf8789)
	(_architecture Structure
		(_instantiation scuba_vlo_inst
			(_entity machxo vlo V
			)
		)
		(_instantiation PLLCInst_0
			(_entity machxo ehxpllc V
				(_generic
					((CLKI_DIV)(_code 0))
					((CLKFB_DIV)(_code 1))
					((CLKOP_DIV)(_code 2))
					((CLKOK_DIV)(_code 3))
					((PHASEADJ)(_code 4))
					((FDEL)(_code 5))
					((DUTY)(_code 6))
					((DELAY_CNTL)(_code 7))
				)
				(_port
					((clki)(CLKI))
					((clkfb)(CLKFB))
					((rst)(RST))
					((ddamode)(DDAMODE))
					((ddaizr)(DDAIZR))
					((ddailag)(DDAILAG))
					((ddaidel0)(DDAIDEL0))
					((ddaidel1)(DDAIDEL1))
					((ddaidel2)(DDAIDEL2))
					((clkos)(CLKOS))
					((clkop)(CLKOP))
					((clkok)(CLKOK))
					((lock)(LOCK))
					((clkintfb)(CLKINTFB))
				)
			)
		)
		(_model . Structure_CON__clockgen__Structure__code__0 8 -1
		)
	)
)
I 000051 55 1879          1374163666242 Behavioral
(_unit VHDL (earlypakettimer 0 25 (behavioral 0 33 ))
	(_version v63)
	(_time 1374163666243 2013.07.18 18:07:46)
	(_source (\./../../sourcecode/earlyPaketTimer.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 1a1b181d4a4c4c0c4a1d03414b)
	(_entity
		(_time 1372368067550)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in )(_event))))
		(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in ))))
		(_port (_internal ClearxSI ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal TimerExpiredxSO ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{20~downto~0}~13 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 20)(i 0))))))
		(_signal (_internal CountxDN ~STD_LOGIC_VECTOR{20~downto~0}~13 0 36 (_architecture (_uni ))))
		(_signal (_internal CountxDP ~STD_LOGIC_VECTOR{20~downto~0}~13 0 36 (_architecture (_uni ))))
		(_process
			(p_memless(_architecture 0 0 41 (_process (_simple)(_target(3)(4))(_sensitivity(2)(5)))))
			(p_memoryzing(_architecture 1 0 55 (_process (_target(5))(_sensitivity(0)(1)(4))(_dssslsensitivity 2))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 33686018 2 )
	)
	(_model . Behavioral 2 -1
	)
)
I 000051 55 2661          1374163666298 Behavioral
(_unit VHDL (cdvsresetstatemachine 0 25 (behavioral 0 37 ))
	(_version v63)
	(_time 1374163666299 2013.07.18 18:07:46)
	(_source (\./../../sourcecode/cDVSResetStateMachine.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 58595c5b540e0a4f5d594a020c)
	(_entity
		(_time 1372368070692)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in )(_event))))
		(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in ))))
		(_port (_internal AERackxSBI ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal RxcolGxSI ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal cDVSresetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal CDVSresetxRBO ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ))))
		(_type (_internal state 0 38 (_enum1 stidle stevent stresetcdvs (_to (i 0)(i 2)))))
		(_signal (_internal StatexDP state 0 42 (_architecture (_uni ))))
		(_signal (_internal StatexDN state 0 42 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{18~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 18)(i 0))))))
		(_signal (_internal CountxDP ~STD_LOGIC_VECTOR{18~downto~0}~13 0 45 (_architecture (_uni ))))
		(_signal (_internal CountxDN ~STD_LOGIC_VECTOR{18~downto~0}~13 0 45 (_architecture (_uni ))))
		(_constant (_internal waitTime ~extSTD.STANDARD.INTEGER 0 47 (_architecture ((i 30)))))
		(_constant (_internal idleTime ~extSTD.STANDARD.INTEGER 0 48 (_architecture ((i 200000)))))
		(_process
			(p_memless(_architecture 0 0 53 (_process (_simple)(_target(7)(9)(5))(_sensitivity(6)(8)(2)(4)))))
			(p_memoryzing(_architecture 1 0 105 (_process (_target(6)(8))(_sensitivity(0)(1)(7)(9))(_dssslsensitivity 2))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_static
		(33686018 33686018 33686018 33686018 131586 )
		(33686018 33686018 33686018 33686018 131586 )
		(33686018 33686018 33686018 33686018 131586 )
		(33686018 33686018 33686018 33686018 131586 )
	)
	(_model . Behavioral 2 -1
	)
)
I 000051 55 1674          1374163666509 Behavioral
(_unit VHDL (adcvalueready 0 25 (behavioral 0 36 ))
	(_version v63)
	(_time 1374163666510 2013.07.18 18:07:46)
	(_source (\./../../sourcecode/ADCvalueReady.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 23222a2724747434212d327921)
	(_entity
		(_time 1372368070373)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in )(_event))))
		(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in ))))
		(_port (_internal RegisterWritexEI ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal ReadValuexEI ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal ValueReadyxSO ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
		(_type (_internal state 0 37 (_enum1 stidle stadcvalueready stread stadcvalueready2 (_to (i 0)(i 3)))))
		(_signal (_internal StatexDP state 0 40 (_architecture (_uni ))))
		(_signal (_internal StatexDN state 0 40 (_architecture (_uni ))))
		(_process
			(p_memless(_architecture 0 0 44 (_process (_simple)(_target(6)(4))(_sensitivity(5)(2)(3)))))
			(p_memoryzing(_architecture 1 0 78 (_process (_target(5))(_sensitivity(0)(1)(6))(_dssslsensitivity 2))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Behavioral 2 -1
	)
)
I 000051 55 45678         1374163666843 Structural
(_unit VHDL (usbaer_top_level 0 26 (structural 0 102 ))
	(_version v63)
	(_time 1374163666844 2013.07.18 18:07:46)
	(_source (\./../../sourcecode/USBAER_top_level.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 7a7a767a282d2c6c7b7e2e7e68237d)
	(_entity
		(_time 1372368069749)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(clockgen
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 136 (_entity (_in ))))
				(_port (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 137 (_entity (_in ))))
				(_port (_internal CLKOP ~extieee.std_logic_1164.STD_LOGIC 0 138 (_entity (_out ))))
				(_port (_internal LOCK ~extieee.std_logic_1164.STD_LOGIC 0 139 (_entity (_out ))))
			)
		)
		(shiftRegister
			(_object
				(_generic (_internal width ~extSTD.STANDARD.NATURAL 0 124 (_entity -1 )))
				(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 126 (_entity (_in ))))
				(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 127 (_entity (_in ))))
				(_port (_internal LatchxEI ~extieee.std_logic_1164.STD_LOGIC 0 128 (_entity (_in ))))
				(_port (_internal DxDI ~extieee.std_logic_1164.STD_LOGIC 0 129 (_entity (_in ))))
				(_port (_internal QxDO ~extieee.std_logic_1164.STD_LOGIC 0 130 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{width-1~downto~0}~13 0 131 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 52 )(i 0))))))
				(_port (_internal DataOutxDO ~STD_LOGIC_VECTOR{width-1~downto~0}~13 0 131 (_entity (_out ))))
			)
		)
		(AERfifo
			(_object
				(_port (_internal Data ~STD_LOGIC_VECTOR{15~downto~0}~1320 0 267 (_entity (_in ))))
				(_port (_internal WrClock ~extieee.std_logic_1164.STD_LOGIC 0 268 (_entity (_in ))))
				(_port (_internal RdClock ~extieee.std_logic_1164.STD_LOGIC 0 269 (_entity (_in ))))
				(_port (_internal WrEn ~extieee.std_logic_1164.STD_LOGIC 0 270 (_entity (_in ))))
				(_port (_internal RdEn ~extieee.std_logic_1164.STD_LOGIC 0 271 (_entity (_in ))))
				(_port (_internal Reset ~extieee.std_logic_1164.STD_LOGIC 0 272 (_entity (_in ))))
				(_port (_internal RPReset ~extieee.std_logic_1164.STD_LOGIC 0 273 (_entity (_in ))))
				(_port (_internal Q ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 274 (_entity (_out ))))
				(_port (_internal Empty ~extieee.std_logic_1164.STD_LOGIC 0 275 (_entity (_out ))))
				(_port (_internal Full ~extieee.std_logic_1164.STD_LOGIC 0 276 (_entity (_out ))))
				(_port (_internal AlmostEmpty ~extieee.std_logic_1164.STD_LOGIC 0 277 (_entity (_out ))))
				(_port (_internal AlmostFull ~extieee.std_logic_1164.STD_LOGIC 0 278 (_entity (_out ))))
			)
		)
		(wordRegister
			(_object
				(_generic (_internal width ~extSTD.STANDARD.NATURAL 0 230 (_entity -1 ((i 14)))))
				(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 232 (_entity (_in ))))
				(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 233 (_entity (_in ))))
				(_port (_internal WriteEnablexEI ~extieee.std_logic_1164.STD_LOGIC 0 234 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{width-1~downto~0}~1314 0 235 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 53 )(i 0))))))
				(_port (_internal DataInxDI ~STD_LOGIC_VECTOR{width-1~downto~0}~1314 0 235 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{width-1~downto~0}~1316 0 236 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 54 )(i 0))))))
				(_port (_internal DataOutxDO ~STD_LOGIC_VECTOR{width-1~downto~0}~1316 0 236 (_entity (_out ))))
			)
		)
		(earlyPaketTimer
			(_object
				(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 259 (_entity (_in ))))
				(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 260 (_entity (_in ))))
				(_port (_internal ClearxSI ~extieee.std_logic_1164.STD_LOGIC 0 261 (_entity (_in ))))
				(_port (_internal TimerExpiredxSO ~extieee.std_logic_1164.STD_LOGIC 0 262 (_entity (_out ))))
			)
		)
		(eventCounter
			(_object
				(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 241 (_entity (_in ))))
				(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 242 (_entity (_in ))))
				(_port (_internal ClearxSI ~extieee.std_logic_1164.STD_LOGIC 0 243 (_entity (_in ))))
				(_port (_internal IncrementxSI ~extieee.std_logic_1164.STD_LOGIC 0 244 (_entity (_in ))))
				(_port (_internal OverflowxSO ~extieee.std_logic_1164.STD_LOGIC 0 245 (_entity (_out ))))
			)
		)
		(timestampCounter
			(_object
				(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 250 (_entity (_in ))))
				(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 251 (_entity (_in ))))
				(_port (_internal IncrementxSI ~extieee.std_logic_1164.STD_LOGIC 0 252 (_entity (_in ))))
				(_port (_internal OverflowxSO ~extieee.std_logic_1164.STD_LOGIC 0 253 (_entity (_out ))))
				(_port (_internal DataxDO ~STD_LOGIC_VECTOR{13~downto~0}~1318 0 254 (_entity (_out ))))
			)
		)
		(synchronizerStateMachine
			(_object
				(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 154 (_entity (_in ))))
				(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 155 (_entity (_in ))))
				(_port (_internal RunxSI ~extieee.std_logic_1164.STD_LOGIC 0 156 (_entity (_in ))))
				(_port (_internal ConfigxSI ~extieee.std_logic_1164.STD_LOGIC 0 157 (_entity (_in ))))
				(_port (_internal SyncInxABI ~extieee.std_logic_1164.STD_LOGIC 0 158 (_entity (_in ))))
				(_port (_internal SyncOutxSBO ~extieee.std_logic_1164.STD_LOGIC 0 159 (_entity (_out ))))
				(_port (_internal TriggerxSO ~extieee.std_logic_1164.STD_LOGIC 0 160 (_entity (_out ))))
				(_port (_internal HostResetTimestampxSI ~extieee.std_logic_1164.STD_LOGIC 0 161 (_entity (_in ))))
				(_port (_internal ResetTimestampxSBO ~extieee.std_logic_1164.STD_LOGIC 0 162 (_entity (_out ))))
				(_port (_internal IncrementCounterxSO ~extieee.std_logic_1164.STD_LOGIC 0 163 (_entity (_out ))))
			)
		)
		(fifoStatemachine
			(_object
				(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 106 (_entity (_in ))))
				(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 107 (_entity (_in ))))
				(_port (_internal RunxSI ~extieee.std_logic_1164.STD_LOGIC 0 108 (_entity (_in ))))
				(_port (_internal FifoTransactionxSO ~extieee.std_logic_1164.STD_LOGIC 0 109 (_entity (_out ))))
				(_port (_internal FX2FifoInFullxSBI ~extieee.std_logic_1164.STD_LOGIC 0 110 (_entity (_in ))))
				(_port (_internal FifoEmptyxSI ~extieee.std_logic_1164.STD_LOGIC 0 111 (_entity (_in ))))
				(_port (_internal FifoReadxEO ~extieee.std_logic_1164.STD_LOGIC 0 112 (_entity (_out ))))
				(_port (_internal FX2FifoWritexEBO ~extieee.std_logic_1164.STD_LOGIC 0 113 (_entity (_out ))))
				(_port (_internal FX2FifoPktEndxSBO ~extieee.std_logic_1164.STD_LOGIC 0 114 (_entity (_out ))))
				(_port (_internal FX2FifoAddressxDO ~STD_LOGIC_VECTOR{1~downto~0}~13 0 115 (_entity (_out ))))
				(_port (_internal IncEventCounterxSO ~extieee.std_logic_1164.STD_LOGIC 0 116 (_entity (_out ))))
				(_port (_internal ResetEventCounterxSO ~extieee.std_logic_1164.STD_LOGIC 0 117 (_entity (_out ))))
				(_port (_internal ResetEarlyPaketTimerxSO ~extieee.std_logic_1164.STD_LOGIC 0 118 (_entity (_out ))))
				(_port (_internal EarlyPaketTimerOverflowxSI ~extieee.std_logic_1164.STD_LOGIC 0 119 (_entity (_in ))))
			)
		)
		(monitorStateMachine
			(_object
				(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 168 (_entity (_in ))))
				(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 169 (_entity (_in ))))
				(_port (_internal AERREQxSBI ~extieee.std_logic_1164.STD_LOGIC 0 170 (_entity (_in ))))
				(_port (_internal AERACKxSBO ~extieee.std_logic_1164.STD_LOGIC 0 171 (_entity (_out ))))
				(_port (_internal XxDI ~extieee.std_logic_1164.STD_LOGIC 0 172 (_entity (_in ))))
				(_port (_internal UseLongAckxSI ~extieee.std_logic_1164.STD_LOGIC 0 173 (_entity (_in ))))
				(_port (_internal FifoFullxSI ~extieee.std_logic_1164.STD_LOGIC 0 174 (_entity (_in ))))
				(_port (_internal FifoWritexEO ~extieee.std_logic_1164.STD_LOGIC 0 175 (_entity (_out ))))
				(_port (_internal TimestampRegWritexEO ~extieee.std_logic_1164.STD_LOGIC 0 176 (_entity (_out ))))
				(_port (_internal AddressRegWritexEO ~extieee.std_logic_1164.STD_LOGIC 0 177 (_entity (_out ))))
				(_port (_internal AddressTimestampSelectxSO ~STD_LOGIC_VECTOR{1~downto~0}~132 0 178 (_entity (_out ))))
				(_port (_internal ADCvalueReadyxSI ~extieee.std_logic_1164.STD_LOGIC 0 179 (_entity (_in ))))
				(_port (_internal ReadADCvaluexEO ~extieee.std_logic_1164.STD_LOGIC 0 180 (_entity (_out ))))
				(_port (_internal TimestampOverflowxSI ~extieee.std_logic_1164.STD_LOGIC 0 181 (_entity (_in ))))
				(_port (_internal TriggerxSI ~extieee.std_logic_1164.STD_LOGIC 0 182 (_entity (_in ))))
				(_port (_internal AddressMSBxDO ~STD_LOGIC_VECTOR{1~downto~0}~134 0 183 (_entity (_out ))))
				(_port (_internal ResetTimestampxSBI ~extieee.std_logic_1164.STD_LOGIC 0 184 (_entity (_in ))))
			)
		)
		(ADCStateMachine
			(_object
				(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 190 (_entity (_in ))))
				(_port (_internal ADCclockxCO ~extieee.std_logic_1164.STD_LOGIC 0 191 (_entity (_out ))))
				(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 192 (_entity (_in ))))
				(_port (_internal ADCwordxDI ~STD_LOGIC_VECTOR{9~downto~0}~13 0 193 (_entity (_in ))))
				(_port (_internal ADCoutxDO ~STD_LOGIC_VECTOR{13~downto~0}~13 0 194 (_entity (_out ))))
				(_port (_internal ADCoexEBO ~extieee.std_logic_1164.STD_LOGIC 0 195 (_entity (_out ))))
				(_port (_internal ADCstbyxEO ~extieee.std_logic_1164.STD_LOGIC 0 196 (_entity (_out ))))
				(_port (_internal ADCovrxSI ~extieee.std_logic_1164.STD_LOGIC 0 197 (_entity (_in ))))
				(_port (_internal RegisterWritexEO ~extieee.std_logic_1164.STD_LOGIC 0 198 (_entity (_out ))))
				(_port (_internal SRLatchxEI ~extieee.std_logic_1164.STD_LOGIC 0 199 (_entity (_in ))))
				(_port (_internal RunADCxSI ~extieee.std_logic_1164.STD_LOGIC 0 200 (_entity (_in ))))
				(_port (_internal ExposurexDI ~STD_LOGIC_VECTOR{15~downto~0}~13 0 201 (_entity (_in ))))
				(_port (_internal ColSettlexDI ~STD_LOGIC_VECTOR{15~downto~0}~136 0 202 (_entity (_in ))))
				(_port (_internal RowSettlexDI ~STD_LOGIC_VECTOR{15~downto~0}~138 0 203 (_entity (_in ))))
				(_port (_internal ResSettlexDI ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 204 (_entity (_in ))))
				(_port (_internal FramePeriodxDI ~STD_LOGIC_VECTOR{15~downto~0}~1312 0 205 (_entity (_in ))))
				(_port (_internal SBRet10xEI ~extieee.std_logic_1164.STD_LOGIC 0 206 (_entity (_in ))))
				(_port (_internal TestPixelxEI ~extieee.std_logic_1164.STD_LOGIC 0 207 (_entity (_in ))))
				(_port (_internal ExtTriggerxEI ~extieee.std_logic_1164.STD_LOGIC 0 208 (_entity (_in ))))
				(_port (_internal CDVSTestSRRowInxSO ~extieee.std_logic_1164.STD_LOGIC 0 209 (_entity (_out ))))
				(_port (_internal CDVSTestSRRowClockxSO ~extieee.std_logic_1164.STD_LOGIC 0 210 (_entity (_out ))))
				(_port (_internal CDVSTestSRColInxSO ~extieee.std_logic_1164.STD_LOGIC 0 211 (_entity (_out ))))
				(_port (_internal CDVSTestSRColClockxSO ~extieee.std_logic_1164.STD_LOGIC 0 212 (_entity (_out ))))
				(_port (_internal CDVSTestColMode0xSO ~extieee.std_logic_1164.STD_LOGIC 0 213 (_entity (_out ))))
				(_port (_internal CDVSTestColMode1xSO ~extieee.std_logic_1164.STD_LOGIC 0 214 (_entity (_out ))))
				(_port (_internal CDVSTestApsTxGatexSO ~extieee.std_logic_1164.STD_LOGIC 0 215 (_entity (_out ))))
				(_port (_internal ADCStateOutputLEDxSO ~extieee.std_logic_1164.STD_LOGIC 0 216 (_entity (_out ))))
			)
		)
		(ADCvalueReady
			(_object
				(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 221 (_entity (_in ))))
				(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 222 (_entity (_in ))))
				(_port (_internal RegisterWritexEI ~extieee.std_logic_1164.STD_LOGIC 0 223 (_entity (_in ))))
				(_port (_internal ReadValuexEI ~extieee.std_logic_1164.STD_LOGIC 0 224 (_entity (_in ))))
				(_port (_internal ValueReadyxSO ~extieee.std_logic_1164.STD_LOGIC 0 225 (_entity (_out ))))
			)
		)
		(cDVSResetStateMachine
			(_object
				(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 144 (_entity (_in ))))
				(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 145 (_entity (_in ))))
				(_port (_internal AERackxSBI ~extieee.std_logic_1164.STD_LOGIC 0 146 (_entity (_in ))))
				(_port (_internal RxcolGxSI ~extieee.std_logic_1164.STD_LOGIC 0 147 (_entity (_in ))))
				(_port (_internal cDVSresetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 148 (_entity (_in ))))
				(_port (_internal CDVSresetxRBO ~extieee.std_logic_1164.STD_LOGIC 0 149 (_entity (_out ))))
			)
		)
	)
	(_instantiation uClockGen 0 392 (_component clockgen )
		(_port
			((CLK)(IFClockxCI))
			((RESET)(ResetxR))
			((CLKOP)(ClockxC))
			((LOCK)(LockxS))
		)
		(_use (_entity . clockgen)
		)
	)
	(_instantiation shiftRegister_1 0 414 (_component shiftRegister )
		(_generic
			((width)((i 96)))
		)
		(_port
			((ClockxCI)(SRClockxC))
			((ResetxRBI)(ResetxRB))
			((LatchxEI)(SRLatchxE))
			((DxDI)(SRinxD))
			((QxDO)(SRoutxD))
			((DataOutxDO)(SRDataOutxD))
		)
		(_use (_entity . shiftRegister)
			(_generic
				((width)((i 96)))
			)
			(_port
				((ClockxCI)(ClockxCI))
				((ResetxRBI)(ResetxRBI))
				((LatchxEI)(LatchxEI))
				((DxDI)(DxDI))
				((QxDO)(QxDO))
				((DataOutxDO)(DataOutxDO))
			)
		)
	)
	(_instantiation uFifo 0 433 (_component AERfifo )
		(_port
			((Data)(FifoDataInxD))
			((WrClock)(ClockxC))
			((RdClock)(IfClockxC))
			((WrEn)(FifoWritexE))
			((RdEn)(FifoReadxE))
			((Reset)(ResetxR))
			((RPReset)(ResetxR))
			((Q)(FifoDataOutxD))
			((Empty)(FifoEmptyxS))
			((Full)(FifoFullxS))
			((AlmostEmpty)(FifoAlmostEmptyxS))
			((AlmostFull)(FifoAlmostFullxS))
		)
		(_use (_entity . AERfifo)
		)
	)
	(_instantiation uMonitorAddressRegister 0 450 (_component wordRegister )
		(_generic
			((width)((i 10)))
		)
		(_port
			((ClockxCI)(ClockxC))
			((ResetxRBI)(ResetxRB))
			((WriteEnablexEI)(AddressRegWritexE))
			((DataInxDI)(AERMonitorAddressxDI))
			((DataOutxDO)(AddressRegOutxD))
		)
		(_use (_entity . wordRegister)
			(_generic
				((width)((i 10)))
			)
			(_port
				((ClockxCI)(ClockxCI))
				((ResetxRBI)(ResetxRBI))
				((WriteEnablexEI)(WriteEnablexEI))
				((DataInxDI)(DataInxDI))
				((DataOutxDO)(DataOutxDO))
			)
		)
	)
	(_instantiation uMonitorTimestampRegister 0 460 (_component wordRegister )
		(_generic
			((width)((i 14)))
		)
		(_port
			((ClockxCI)(ClockxC))
			((ResetxRBI)(ResetxRB))
			((WriteEnablexEI)(TimestampRegWritexE))
			((DataInxDI)(ActualTimestampxD))
			((DataOutxDO)(MonitorTimestampxD))
		)
		(_use (_entity . wordRegister)
			(_generic
				((width)((i 14)))
			)
			(_port
				((ClockxCI)(ClockxCI))
				((ResetxRBI)(ResetxRBI))
				((WriteEnablexEI)(WriteEnablexEI))
				((DataInxDI)(DataInxDI))
				((DataOutxDO)(DataOutxDO))
			)
		)
	)
	(_instantiation uADCRegister 0 470 (_component wordRegister )
		(_generic
			((width)((i 14)))
		)
		(_port
			((ClockxCI)(IfClockxC))
			((ResetxRBI)(ResetxRB))
			((WriteEnablexEI)(ADCregWritexE))
			((DataInxDI)(ADCregInxD))
			((DataOutxDO)(ADCregOutxD))
		)
		(_use (_entity . wordRegister)
			(_generic
				((width)((i 14)))
			)
			(_port
				((ClockxCI)(ClockxCI))
				((ResetxRBI)(ResetxRBI))
				((WriteEnablexEI)(WriteEnablexEI))
				((DataInxDI)(DataInxDI))
				((DataOutxDO)(DataOutxDO))
			)
		)
	)
	(_instantiation uEarlyPaketTimer 0 482 (_component earlyPaketTimer )
		(_port
			((ClockxCI)(ClockxC))
			((ResetxRBI)(ResetxRB))
			((ClearxSI)(ResetEarlyPaketTimerxS))
			((TimerExpiredxSO)(EarlyPaketTimerOverflowxS))
		)
		(_use (_entity . earlyPaketTimer)
		)
	)
	(_instantiation uEventCounter 0 489 (_component eventCounter )
		(_port
			((ClockxCI)(ClockxC))
			((ResetxRBI)(ResetxRB))
			((ClearxSI)(ResetEventCounterxS))
			((IncrementxSI)(IncEventCounterxS))
			((OverflowxSO)(ECResetEarlyPaketTimerxS))
		)
		(_use (_entity . eventCounter)
		)
	)
	(_instantiation uTimestampCounter 0 497 (_component timestampCounter )
		(_port
			((ClockxCI)(ClockxC))
			((ResetxRBI)(CounterResetxRB))
			((IncrementxSI)(IncxS))
			((OverflowxSO)(TimestampOverflowxS))
			((DataxDO)(ActualTimestampxD))
		)
		(_use (_entity . timestampCounter)
		)
	)
	(_instantiation uSynchronizerStateMachine_1 0 505 (_component synchronizerStateMachine )
		(_port
			((ClockxCI)(ClockxC))
			((ResetxRBI)(ResetxRB))
			((RunxSI)(RunxS))
			((ConfigxSI)(TimestampMasterxS))
			((SyncInxABI)(SyncInxAB))
			((SyncOutxSBO)(SyncOutxSB))
			((TriggerxSO)(TriggerxS))
			((HostResetTimestampxSI)(HostResetTimestampxS))
			((ResetTimestampxSBO)(SynchronizerResetTimestampxSB))
			((IncrementCounterxSO)(IncxS))
		)
		(_use (_entity . synchronizerStateMachine)
		)
	)
	(_instantiation fifoStatemachine_1 0 520 (_component fifoStatemachine )
		(_port
			((ClockxCI)(IfClockxC))
			((ResetxRBI)(ResetxRB))
			((RunxSI)(RunxS))
			((FifoTransactionxSO)(FifoTransactionxS))
			((FX2FifoInFullxSBI)(FX2FifoInFullxSBI))
			((FifoEmptyxSI)(FifoEmptyxS))
			((FifoReadxEO)(FifoReadxE))
			((FX2FifoWritexEBO)(FX2FifoWritexEB))
			((FX2FifoPktEndxSBO)(FX2FifoPktEndxSB))
			((FX2FifoAddressxDO)(FX2FifoAddressxDO))
			((IncEventCounterxSO)(IncEventCounterxS))
			((ResetEventCounterxSO)(ResetEventCounterxS))
			((ResetEarlyPaketTimerxSO)(SMResetEarlyPaketTimerxS))
			((EarlyPaketTimerOverflowxSI)(EarlyPaketTimerOverflowxS))
		)
		(_use (_entity . fifoStatemachine)
		)
	)
	(_instantiation monitorStateMachine_1 0 537 (_component monitorStateMachine )
		(_port
			((ClockxCI)(ClockxC))
			((ResetxRBI)(ResetxRB))
			((AERREQxSBI)(AERREQxSB))
			((AERACKxSBO)(AERMonitorACKxSB))
			((XxDI)(AERMonitorAddressxDI(9)))
			((UseLongAckxSI)(UseLongAckxS))
			((FifoFullxSI)(FifoFullxS))
			((FifoWritexEO)(FifoWritexE))
			((TimestampRegWritexEO)(TimestampRegWritexE))
			((AddressRegWritexEO)(AddressRegWritexE))
			((AddressTimestampSelectxSO)(AddressTimestampSelectxS))
			((ADCvalueReadyxSI)(ADCvalueReadyxS))
			((ReadADCvaluexEO)(ReadADCvaluexE))
			((TimestampOverflowxSI)(TimestampOverflowxS))
			((TriggerxSI)(TriggerxS))
			((AddressMSBxDO)(AddressMSBxD))
			((ResetTimestampxSBI)(SynchronizerResetTimestampxSB))
		)
		(_use (_entity . monitorStateMachine)
		)
	)
	(_instantiation ADCStateMachine_1 0 557 (_component ADCStateMachine )
		(_port
			((ClockxCI)(IfClockxC))
			((ADCclockxCO)(ADCclockxC))
			((ResetxRBI)(ADCsmRstxE))
			((ADCwordxDI)(ADCwordxDI))
			((ADCoutxDO)(ADCdataxD))
			((ADCoexEBO)(ADCoexEB))
			((ADCstbyxEO)(ADCstbyxE))
			((ADCovrxSI)(ADCovrxS))
			((RegisterWritexEO)(ADCregWritexE))
			((SRLatchxEI)(SRLatchxE))
			((RunADCxSI)(RunADCxS))
			((ExposurexDI)(ExposurexD))
			((ColSettlexDI)(ColSettlexD))
			((RowSettlexDI)(RowSettlexD))
			((ResSettlexDI)(ResSettlexD))
			((FramePeriodxDI)(FramePeriodxD))
			((SBRet10xEI)(SBRet10xE))
			((TestPixelxEI)(TestPixelxE))
			((ExtTriggerxEI)(ExtTriggerxE))
			((CDVSTestSRRowInxSO)(CDVSTestSRRowInxS))
			((CDVSTestSRRowClockxSO)(CDVSTestSRRowClockxS))
			((CDVSTestSRColInxSO)(CDVSTestSRColInxS))
			((CDVSTestSRColClockxSO)(CDVSTestSRColClockxS))
			((CDVSTestColMode0xSO)(CDVSTestColMode0xS))
			((CDVSTestColMode1xSO)(CDVSTestColMode1xS))
			((CDVSTestApsTxGatexSO)(CDVSTestApsTxGatexS))
			((ADCStateOutputLEDxSO)(ADCStateOutputLEDxS))
		)
		(_use (_entity . ADCStateMachine)
			(_port
				((ClockxCI)(ClockxCI))
				((ADCclockxCO)(ADCclockxCO))
				((ResetxRBI)(ResetxRBI))
				((ADCwordxDI)(ADCwordxDI))
				((ADCoutxDO)(ADCoutxDO))
				((ADCstbyxEO)(ADCstbyxEO))
				((ADCoexEBO)(ADCoexEBO))
				((ADCovrxSI)(ADCovrxSI))
				((RegisterWritexEO)(RegisterWritexEO))
				((SRLatchxEI)(SRLatchxEI))
				((RunADCxSI)(RunADCxSI))
				((ExposurexDI)(ExposurexDI))
				((ColSettlexDI)(ColSettlexDI))
				((RowSettlexDI)(RowSettlexDI))
				((ResSettlexDI)(ResSettlexDI))
				((FramePeriodxDI)(FramePeriodxDI))
				((SBRet10xEI)(SBRet10xEI))
				((TestPixelxEI)(TestPixelxEI))
				((ExtTriggerxEI)(ExtTriggerxEI))
				((CDVSTestSRRowInxSO)(CDVSTestSRRowInxSO))
				((CDVSTestSRRowClockxSO)(CDVSTestSRRowClockxSO))
				((CDVSTestSRColInxSO)(CDVSTestSRColInxSO))
				((CDVSTestSRColClockxSO)(CDVSTestSRColClockxSO))
				((CDVSTestColMode0xSO)(CDVSTestColMode0xSO))
				((CDVSTestColMode1xSO)(CDVSTestColMode1xSO))
				((CDVSTestApsTxGatexSO)(CDVSTestApsTxGatexSO))
				((ADCStateOutputLEDxSO)(ADCStateOutputLEDxSO))
			)
		)
	)
	(_instantiation ADCvalueReady_1 0 591 (_component ADCvalueReady )
		(_port
			((ClockxCI)(ClockxC))
			((ResetxRBI)(ResetxRB))
			((RegisterWritexEI)(ADCregWritexE))
			((ReadValuexEI)(ReadADCvaluexE))
			((ValueReadyxSO)(ADCvalueReadyxS))
		)
		(_use (_entity . ADCvalueReady)
		)
	)
	(_instantiation cDVSResetStateMachine_1 0 599 (_component cDVSResetStateMachine )
		(_port
			((ClockxCI)(ClockxC))
			((ResetxRBI)(ResetxRB))
			((AERackxSBI)(AERREQxSB))
			((RxcolGxSI)(RxcolGxS))
			((cDVSresetxRBI)(PE3xSI))
			((CDVSresetxRBO)(CDVSTestPeriodicChipResetxRB))
		)
		(_use (_entity . cDVSResetStateMachine)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal FX2FifoDataxDIO ~STD_LOGIC_VECTOR{15~downto~0}~12 0 29 (_entity (_out ))))
		(_port (_internal FX2FifoInFullxSBI ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal FX2FifoWritexEBO ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_port (_internal FX2FifoReadxEBO ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
		(_port (_internal FX2FifoPktEndxSBO ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal FX2FifoAddressxDO ~STD_LOGIC_VECTOR{1~downto~0}~12 0 35 (_entity (_out ))))
		(_port (_internal IfClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_in ))))
		(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ))))
		(_port (_internal Sync1xABI ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_in ))))
		(_port (_internal SynchOutxSBO ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_out ))))
		(_port (_internal PC0xSIO ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_inout ))))
		(_port (_internal PC1xSIO ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_inout ))))
		(_port (_internal PC2xSIO ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_inout ))))
		(_port (_internal PC3xSIO ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_inout ))))
		(_port (_internal PA0xSIO ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_inout ))))
		(_port (_internal PA1xSIO ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_inout ))))
		(_port (_internal PA3xSIO ~extieee.std_logic_1164.STD_LOGIC 0 56 (_entity (_inout ))))
		(_port (_internal PA7xSIO ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_inout ))))
		(_port (_internal PE2xSI ~extieee.std_logic_1164.STD_LOGIC 0 59 (_entity (_in ))))
		(_port (_internal PE3xSI ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_in ))))
		(_port (_internal FXLEDxSI ~extieee.std_logic_1164.STD_LOGIC 0 62 (_entity (_in ))))
		(_port (_internal ADCclockxCO ~extieee.std_logic_1164.STD_LOGIC 0 65 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~12 0 66 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_port (_internal ADCwordxDI ~STD_LOGIC_VECTOR{9~downto~0}~12 0 66 (_entity (_in ))))
		(_port (_internal ADCoexEBO ~extieee.std_logic_1164.STD_LOGIC 0 68 (_entity (_out ))))
		(_port (_internal ADCstbyxEO ~extieee.std_logic_1164.STD_LOGIC 0 69 (_entity (_out ))))
		(_port (_internal ADCovrxSI ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_in ))))
		(_port (_internal CDVSTestSRRowClockxSO ~extieee.std_logic_1164.STD_LOGIC 0 72 (_entity (_out ))))
		(_port (_internal CDVSTestSRColClockxSO ~extieee.std_logic_1164.STD_LOGIC 0 73 (_entity (_out ))))
		(_port (_internal CDVSTestSRRowInxSO ~extieee.std_logic_1164.STD_LOGIC 0 74 (_entity (_out ))))
		(_port (_internal CDVSTestSRColInxSO ~extieee.std_logic_1164.STD_LOGIC 0 75 (_entity (_out ))))
		(_port (_internal CDVSTestBiasEnablexEO ~extieee.std_logic_1164.STD_LOGIC 0 77 (_entity (_out ))))
		(_port (_internal CDVSTestChipResetxRBO ~extieee.std_logic_1164.STD_LOGIC 0 78 (_entity (_out ))))
		(_port (_internal CDVSTestColMode0xSO ~extieee.std_logic_1164.STD_LOGIC 0 80 (_entity (_out ))))
		(_port (_internal CDVSTestColMode1xSO ~extieee.std_logic_1164.STD_LOGIC 0 81 (_entity (_out ))))
		(_port (_internal CDVSTestBiasDiagSelxSO ~extieee.std_logic_1164.STD_LOGIC 0 83 (_entity (_out ))))
		(_port (_internal CDVSTestBiasBitOutxSI ~extieee.std_logic_1164.STD_LOGIC 0 84 (_entity (_in ))))
		(_port (_internal CDVSTestApsTxGatexSO ~extieee.std_logic_1164.STD_LOGIC 0 86 (_entity (_out ))))
		(_port (_internal LED1xSO ~extieee.std_logic_1164.STD_LOGIC 0 89 (_entity (_out ))))
		(_port (_internal LED2xSO ~extieee.std_logic_1164.STD_LOGIC 0 90 (_entity (_out ))))
		(_port (_internal LED3xSO ~extieee.std_logic_1164.STD_LOGIC 0 91 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 93 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal DebugxSIO ~STD_LOGIC_VECTOR{15~downto~0}~122 0 93 (_entity (_inout ))))
		(_port (_internal AERMonitorREQxABI ~extieee.std_logic_1164.STD_LOGIC 0 96 (_entity (_in ))))
		(_port (_internal AERMonitorACKxSBO ~extieee.std_logic_1164.STD_LOGIC 0 97 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~124 0 98 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_port (_internal AERMonitorAddressxDI ~STD_LOGIC_VECTOR{9~downto~0}~124 0 98 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 115 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~132 0 178 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~134 0 183 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~13 0 193 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~13 0 194 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 201 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~136 0 202 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~138 0 203 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 204 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1312 0 205 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~1318 0 254 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1320 0 267 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 274 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~1324 0 285 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_signal (_internal MonitorTimestampxD ~STD_LOGIC_VECTOR{13~downto~0}~1324 0 285 (_architecture (_uni ))))
		(_signal (_internal ActualTimestampxD ~STD_LOGIC_VECTOR{13~downto~0}~1324 0 286 (_architecture (_uni ))))
		(_signal (_internal TimestampRegWritexE ~extieee.std_logic_1164.STD_LOGIC 0 289 (_architecture (_uni ))))
		(_signal (_internal SyncInxAB ~extieee.std_logic_1164.STD_LOGIC 0 291 (_architecture (_uni ))))
		(_signal (_internal AERREQxSB ~extieee.std_logic_1164.STD_LOGIC 0 293 (_architecture (_uni ))))
		(_signal (_internal AERReqSyncxSBN ~extieee.std_logic_1164.STD_LOGIC 0 293 (_architecture (_uni ))))
		(_signal (_internal AERMonitorACKxSB ~extieee.std_logic_1164.STD_LOGIC 0 295 (_architecture (_uni ))))
		(_signal (_internal UseLongAckxS ~extieee.std_logic_1164.STD_LOGIC 0 296 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1326 0 299 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal AddressTimestampSelectxS ~STD_LOGIC_VECTOR{1~downto~0}~1326 0 299 (_architecture (_uni ))))
		(_signal (_internal IncEventCounterxS ~extieee.std_logic_1164.STD_LOGIC 0 305 (_architecture (_uni ))))
		(_signal (_internal ResetEventCounterxS ~extieee.std_logic_1164.STD_LOGIC 0 306 (_architecture (_uni ))))
		(_signal (_internal ResetEarlyPaketTimerxS ~extieee.std_logic_1164.STD_LOGIC 0 307 (_architecture (_uni ))))
		(_signal (_internal EarlyPaketTimerOverflowxS ~extieee.std_logic_1164.STD_LOGIC 0 308 (_architecture (_uni ))))
		(_signal (_internal SMResetEarlyPaketTimerxS ~extieee.std_logic_1164.STD_LOGIC 0 309 (_architecture (_uni ))))
		(_signal (_internal ECResetEarlyPaketTimerxS ~extieee.std_logic_1164.STD_LOGIC 0 310 (_architecture (_uni ))))
		(_signal (_internal ClockxC ~extieee.std_logic_1164.STD_LOGIC 0 313 (_architecture (_uni )(_event))))
		(_signal (_internal IfClockxC ~extieee.std_logic_1164.STD_LOGIC 0 313 (_architecture (_uni ))))
		(_signal (_internal ResetxRB ~extieee.std_logic_1164.STD_LOGIC 0 314 (_architecture (_uni ))))
		(_signal (_internal ResetxR ~extieee.std_logic_1164.STD_LOGIC 0 314 (_architecture (_uni ))))
		(_signal (_internal RunxS ~extieee.std_logic_1164.STD_LOGIC 0 315 (_architecture (_uni ))))
		(_signal (_internal CounterResetxRB ~extieee.std_logic_1164.STD_LOGIC 0 316 (_architecture (_uni ))))
		(_signal (_internal SynchronizerResetTimestampxSB ~extieee.std_logic_1164.STD_LOGIC 0 317 (_architecture (_uni ))))
		(_signal (_internal CDVSTestChipResetxRB ~extieee.std_logic_1164.STD_LOGIC 0 318 (_internal (_uni ))))
		(_signal (_internal CDVSTestPeriodicChipResetxRB ~extieee.std_logic_1164.STD_LOGIC 0 319 (_architecture (_uni ))))
		(_signal (_internal RxcolGxS ~extieee.std_logic_1164.STD_LOGIC 0 320 (_architecture (_uni ))))
		(_signal (_internal TimestampOverflowxS ~extieee.std_logic_1164.STD_LOGIC 0 323 (_architecture (_uni ))))
		(_signal (_internal AddressMSBxD ~STD_LOGIC_VECTOR{1~downto~0}~1326 0 324 (_architecture (_uni ))))
		(_signal (_internal TimestampMasterxS ~extieee.std_logic_1164.STD_LOGIC 0 325 (_architecture (_uni ))))
		(_signal (_internal FifoTransactionxS ~extieee.std_logic_1164.STD_LOGIC 0 328 (_architecture (_uni ))))
		(_signal (_internal FX2FifoWritexEB ~extieee.std_logic_1164.STD_LOGIC 0 329 (_architecture (_uni ))))
		(_signal (_internal FX2FifoPktEndxSB ~extieee.std_logic_1164.STD_LOGIC 0 330 (_architecture (_uni ))))
		(_signal (_internal SyncOutxSB ~extieee.std_logic_1164.STD_LOGIC 0 331 (_architecture (_uni ))))
		(_signal (_internal HostResetTimestampxS ~extieee.std_logic_1164.STD_LOGIC 0 332 (_architecture (_uni ))))
		(_signal (_internal TriggerxS ~extieee.std_logic_1164.STD_LOGIC 0 334 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~1328 0 336 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_signal (_internal AddressRegOutxD ~STD_LOGIC_VECTOR{9~downto~0}~1328 0 336 (_architecture (_uni ))))
		(_signal (_internal AddressRegWritexE ~extieee.std_logic_1164.STD_LOGIC 0 337 (_architecture (_uni ))))
		(_signal (_internal AddressRegOut8xD ~extieee.std_logic_1164.STD_LOGIC 0 338 (_architecture (_uni ))))
		(_signal (_internal IncxS ~extieee.std_logic_1164.STD_LOGIC 0 341 (_architecture (_uni ))))
		(_signal (_internal ReadADCvaluexE ~extieee.std_logic_1164.STD_LOGIC 0 344 (_architecture (_uni ))))
		(_signal (_internal ADCvalueReadyxS ~extieee.std_logic_1164.STD_LOGIC 0 344 (_architecture (_uni ))))
		(_signal (_internal ADCregInxD ~STD_LOGIC_VECTOR{13~downto~0}~1324 0 345 (_architecture (_uni ))))
		(_signal (_internal ADCregOutxD ~STD_LOGIC_VECTOR{13~downto~0}~1324 0 346 (_architecture (_uni ))))
		(_signal (_internal ADCregWritexE ~extieee.std_logic_1164.STD_LOGIC 0 347 (_architecture (_uni ))))
		(_signal (_internal ADCdataxD ~STD_LOGIC_VECTOR{13~downto~0}~1324 0 348 (_architecture (_uni ))))
		(_signal (_internal SBRet10xE ~extieee.std_logic_1164.STD_LOGIC 0 349 (_architecture (_uni ))))
		(_signal (_internal ADCsmRstxE ~extieee.std_logic_1164.STD_LOGIC 0 351 (_architecture (_uni ))))
		(_signal (_internal ADCclockxC ~extieee.std_logic_1164.STD_LOGIC 0 352 (_architecture (_uni ))))
		(_signal (_internal ADCoexEB ~extieee.std_logic_1164.STD_LOGIC 0 353 (_architecture (_uni ))))
		(_signal (_internal ADCstbyxE ~extieee.std_logic_1164.STD_LOGIC 0 354 (_architecture (_uni ))))
		(_signal (_internal ADCovrxS ~extieee.std_logic_1164.STD_LOGIC 0 355 (_architecture (_uni ))))
		(_signal (_internal CDVSTestSRRowClockxS ~extieee.std_logic_1164.STD_LOGIC 0 356 (_architecture (_uni ))))
		(_signal (_internal CDVSTestSRRowInxS ~extieee.std_logic_1164.STD_LOGIC 0 356 (_architecture (_uni ))))
		(_signal (_internal CDVSTestSRColClockxS ~extieee.std_logic_1164.STD_LOGIC 0 357 (_architecture (_uni ))))
		(_signal (_internal CDVSTestSRColInxS ~extieee.std_logic_1164.STD_LOGIC 0 357 (_architecture (_uni ))))
		(_signal (_internal CDVSTestColMode0xS ~extieee.std_logic_1164.STD_LOGIC 0 358 (_architecture (_uni ))))
		(_signal (_internal CDVSTestColMode1xS ~extieee.std_logic_1164.STD_LOGIC 0 358 (_architecture (_uni ))))
		(_signal (_internal CDVSTestApsTxGatexS ~extieee.std_logic_1164.STD_LOGIC 0 359 (_architecture (_uni ))))
		(_signal (_internal CDVSTestBiasBitOutxS ~extieee.std_logic_1164.STD_LOGIC 0 360 (_internal (_uni ))))
		(_signal (_internal ExtTriggerxE ~extieee.std_logic_1164.STD_LOGIC 0 361 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{95~downto~0}~13 0 363 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 95)(i 0))))))
		(_signal (_internal SRDataOutxD ~STD_LOGIC_VECTOR{95~downto~0}~13 0 363 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1330 0 365 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal ExposurexD ~STD_LOGIC_VECTOR{15~downto~0}~1330 0 365 (_architecture (_uni ))))
		(_signal (_internal ColSettlexD ~STD_LOGIC_VECTOR{15~downto~0}~1330 0 365 (_architecture (_uni ))))
		(_signal (_internal RowSettlexD ~STD_LOGIC_VECTOR{15~downto~0}~1330 0 365 (_architecture (_uni ))))
		(_signal (_internal ResSettlexD ~STD_LOGIC_VECTOR{15~downto~0}~1330 0 365 (_architecture (_uni ))))
		(_signal (_internal FramePeriodxD ~STD_LOGIC_VECTOR{15~downto~0}~1330 0 366 (_architecture (_uni ))))
		(_signal (_internal TestPixelxE ~extieee.std_logic_1164.STD_LOGIC 0 367 (_architecture (_uni ))))
		(_signal (_internal SRoutxD ~extieee.std_logic_1164.STD_LOGIC 0 369 (_architecture (_uni ))))
		(_signal (_internal SRinxD ~extieee.std_logic_1164.STD_LOGIC 0 369 (_architecture (_uni ))))
		(_signal (_internal SRLatchxE ~extieee.std_logic_1164.STD_LOGIC 0 369 (_architecture (_uni ))))
		(_signal (_internal SRClockxC ~extieee.std_logic_1164.STD_LOGIC 0 369 (_architecture (_uni ))))
		(_signal (_internal RunADCxS ~extieee.std_logic_1164.STD_LOGIC 0 370 (_architecture (_uni ))))
		(_signal (_internal ADCStateOutputLEDxS ~extieee.std_logic_1164.STD_LOGIC 0 372 (_architecture (_uni ))))
		(_signal (_internal LockxS ~extieee.std_logic_1164.STD_LOGIC 0 375 (_architecture (_uni ))))
		(_signal (_internal FifoDataInxD ~STD_LOGIC_VECTOR{15~downto~0}~1330 0 378 (_architecture (_uni ))))
		(_signal (_internal FifoDataOutxD ~STD_LOGIC_VECTOR{15~downto~0}~1330 0 378 (_architecture (_uni ))))
		(_signal (_internal FifoWritexE ~extieee.std_logic_1164.STD_LOGIC 0 379 (_architecture (_uni ))))
		(_signal (_internal FifoReadxE ~extieee.std_logic_1164.STD_LOGIC 0 379 (_architecture (_uni ))))
		(_signal (_internal FifoEmptyxS ~extieee.std_logic_1164.STD_LOGIC 0 380 (_architecture (_uni ))))
		(_signal (_internal FifoAlmostEmptyxS ~extieee.std_logic_1164.STD_LOGIC 0 380 (_architecture (_uni ))))
		(_signal (_internal FifoFullxS ~extieee.std_logic_1164.STD_LOGIC 0 380 (_architecture (_uni ))))
		(_signal (_internal FifoAlmostFullxS ~extieee.std_logic_1164.STD_LOGIC 0 380 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1332 0 383 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal selectADC ~STD_LOGIC_VECTOR{1~downto~0}~1332 0 383 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1334 0 384 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal selectaddress ~STD_LOGIC_VECTOR{1~downto~0}~1334 0 384 (_architecture (_string \"01"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1336 0 385 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal selecttimestamp ~STD_LOGIC_VECTOR{1~downto~0}~1336 0 385 (_architecture (_string \"00"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1338 0 386 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal selecttrigger ~STD_LOGIC_VECTOR{1~downto~0}~1338 0 386 (_architecture (_string \"10"\))))
		(_process
			(line__389(_architecture 0 0 389 (_assignment (_simple)(_alias((IfClockxC)(IfClockxCI)))(_target(60))(_sensitivity(6)))))
			(line__390(_architecture 1 0 390 (_assignment (_simple)(_alias((ADCclockxCO)(ADCclockxC)))(_target(21))(_sensitivity(90)))))
			(line__403(_architecture 2 0 403 (_assignment (_simple)(_alias((CDVSTestBiasDiagSelxSO)(PA0xSIO)))(_target(34))(_sensitivity(14)))))
			(line__406(_architecture 3 0 406 (_assignment (_simple)(_alias((ResetxRB)(ResetxRBI)))(_target(61))(_sensitivity(7)))))
			(line__407(_architecture 4 0 407 (_assignment (_simple)(_target(62))(_sensitivity(7)))))
			(line__408(_architecture 5 0 408 (_assignment (_simple)(_alias((CounterResetxRB)(SynchronizerResetTimestampxSB)))(_target(64))(_sensitivity(65)))))
			(line__410(_architecture 6 0 410 (_assignment (_simple)(_alias((FX2FifoReadxEBO)(_string \"1"\)))(_target(3)))))
			(line__412(_architecture 7 0 412 (_assignment (_simple)(_alias((SyncInxAB)(Sync1xABI)))(_target(47))(_sensitivity(8)))))
			(line__425(_architecture 8 0 425 (_assignment (_simple)(_alias((ExposurexD)(SRDataOutxD(d_15_0))))(_target(104))(_sensitivity(103(d_15_0))))))
			(line__426(_architecture 9 0 426 (_assignment (_simple)(_alias((ColSettlexD)(SRDataOutxD(d_31_16))))(_target(105))(_sensitivity(103(d_31_16))))))
			(line__427(_architecture 10 0 427 (_assignment (_simple)(_alias((RowSettlexD)(SRDataOutxD(d_47_32))))(_target(106))(_sensitivity(103(d_47_32))))))
			(line__428(_architecture 11 0 428 (_assignment (_simple)(_alias((ResSettlexD)(SRDataOutxD(d_63_48))))(_target(107))(_sensitivity(103(d_63_48))))))
			(line__429(_architecture 12 0 429 (_assignment (_simple)(_alias((FramePeriodxD)(SRDataOutxD(d_79_64))))(_target(108))(_sensitivity(103(d_79_64))))))
			(line__430(_architecture 13 0 430 (_assignment (_simple)(_alias((TestPixelxE)(SRDataOutxD(94))))(_target(109))(_sensitivity(103(94))))))
			(line__431(_architecture 14 0 431 (_assignment (_simple)(_alias((SBRet10xE)(SRDataOutxD(95))))(_target(88))(_sensitivity(103(95))))))
			(line__448(_architecture 15 0 448 (_assignment (_simple)(_alias((FX2FifoDataxDIO)(FifoDataOutxD)))(_target(0))(_sensitivity(118)))))
			(line__480(_architecture 16 0 480 (_assignment (_simple)(_alias((ADCregInxD)(ADCdataxD)))(_target(84))(_sensitivity(87)))))
			(line__518(_architecture 17 0 518 (_assignment (_simple)(_alias((TimestampMasterxS)(_string \"1"\)))(_target(71)))))
			(line__588(_architecture 18 0 588 (_assignment (_simple)(_alias((ADCovrxS)(ADCovrxSI)))(_target(93))(_sensitivity(25)))))
			(line__589(_architecture 19 0 589 (_assignment (_simple)(_target(89))(_sensitivity(61)(63)))))
			(line__608(_architecture 20 0 608 (_assignment (_simple)(_alias((SynchOutxSBO)(SyncOutxSB)))(_target(9))(_sensitivity(75)))))
			(line__609(_architecture 21 0 609 (_assignment (_simple)(_alias((FX2FifoPktEndxSBO)(FX2FifoPktEndxSB)))(_target(4))(_sensitivity(74)))))
			(line__610(_architecture 22 0 610 (_assignment (_simple)(_alias((FX2FifoWritexEBO)(FX2FifoWritexEB)))(_target(2))(_sensitivity(73)))))
			(line__611(_architecture 23 0 611 (_assignment (_simple)(_alias((AERMonitorACKxSBO)(AERMonitorACKxSB)))(_target(42))(_sensitivity(50)))))
			(line__614(_architecture 24 0 614 (_assignment (_simple)(_target(55))(_sensitivity(57)(58)))))
			(line__618(_architecture 25 0 618 (_assignment (_simple)(_target(80))(_sensitivity(78(9))(78(8))))))
			(line__625(_architecture 26 0 625 (_assignment (_simple)(_target(117))(_sensitivity(44)(52)(70)(78(d_7_0))(78(9))(80)(85)))))
			(line__632(_architecture 27 0 632 (_assignment (_simple)(_alias((LED1xSO)(CDVSTestChipResetxRB)))(_target(37))(_sensitivity(19)))))
			(line__633(_architecture 28 0 633 (_assignment (_simple)(_alias((LED2xSO)(RunxS)))(_target(38))(_sensitivity(63)))))
			(line__634(_architecture 29 0 634 (_assignment (_simple)(_alias((LED3xSO)(ADCStateOutputLEDxS)))(_target(39))(_sensitivity(115)))))
			(line__637(_architecture 30 0 637 (_assignment (_simple)(_alias((CDVSTestChipResetxRBO)(CDVSTestChipResetxRB)))(_target(31))(_sensitivity(19)))))
			(line__643(_architecture 31 0 643 (_assignment (_simple)(_target(30))(_sensitivity(18)))))
			(line__645(_architecture 32 0 645 (_assignment (_simple)(_alias((HostResetTimestampxS)(PA7xSIO)))(_target(76))(_sensitivity(17)))))
			(line__646(_architecture 33 0 646 (_assignment (_simple)(_alias((RunxS)(PA3xSIO)))(_target(63))(_sensitivity(16)))))
			(line__647(_architecture 34 0 647 (_assignment (_simple)(_alias((ExtTriggerxE)(PA1xSIO)))(_target(102))(_sensitivity(15)))))
			(line__649(_architecture 35 0 649 (_assignment (_simple)(_alias((RunADCxS)(PC0xSIO)))(_target(114))(_sensitivity(10)))))
			(line__650(_architecture 36 0 650 (_assignment (_simple)(_alias((SRClockxC)(PC1xSIO)))(_target(113))(_sensitivity(11)))))
			(line__651(_architecture 37 0 651 (_assignment (_simple)(_alias((SRLatchxE)(PC2xSIO)))(_target(112))(_sensitivity(12)))))
			(line__652(_architecture 38 0 652 (_assignment (_simple)(_alias((SRinxD)(PC3xSIO)))(_target(111))(_sensitivity(13)))))
			(line__654(_architecture 39 0 654 (_assignment (_simple)(_alias((CDVSTestSRColClockxSO)(CDVSTestSRColClockxS)))(_target(27))(_sensitivity(96)))))
			(line__655(_architecture 40 0 655 (_assignment (_simple)(_alias((CDVSTestSRRowClockxSO)(CDVSTestSRRowClockxS)))(_target(26))(_sensitivity(94)))))
			(line__656(_architecture 41 0 656 (_assignment (_simple)(_alias((CDVSTestSRColInxSO)(CDVSTestSRColInxS)))(_target(29))(_sensitivity(97)))))
			(line__657(_architecture 42 0 657 (_assignment (_simple)(_alias((CDVSTestSRRowInxSO)(CDVSTestSRRowInxS)))(_target(28))(_sensitivity(95)))))
			(line__659(_architecture 43 0 659 (_assignment (_simple)(_alias((CDVSTestColMode0xSO)(CDVSTestColMode0xS)))(_target(32))(_sensitivity(98)))))
			(line__660(_architecture 44 0 660 (_assignment (_simple)(_alias((CDVSTestColMode1xSO)(CDVSTestColMode1xS)))(_target(33))(_sensitivity(99)))))
			(line__662(_architecture 45 0 662 (_assignment (_simple)(_alias((CDVSTestApsTxGatexSO)(CDVSTestApsTxGatexS)))(_target(36))(_sensitivity(100)))))
			(line__666(_architecture 46 0 666 (_assignment (_simple)(_alias((ADCstbyxEO)(ADCstbyxE)))(_target(24))(_sensitivity(92)))))
			(line__667(_architecture 47 0 667 (_assignment (_simple)(_alias((ADCoexEBO)(ADCoexEB)))(_target(23))(_sensitivity(91)))))
			(line__670(_architecture 48 0 670 (_assignment (_simple)(_alias((RxcolGxS)(_string \"0"\)))(_target(68)))))
			(line__671(_architecture 49 0 671 (_assignment (_simple)(_alias((UseLongAckxS)(_string \"0"\)))(_target(51)))))
			(line__677(_architecture 50 0 677 (_assignment (_simple)(_alias((DebugxSIO(0))(CDVSTestBiasBitOutxS)))(_target(40(0)))(_sensitivity(35)))))
			(synchronizer(_architecture 51 0 683 (_process (_target(48)(49))(_sensitivity(59)(41)(49))(_dssslsensitivity 1))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
	)
	(_static
		(514 )
		(33686274 33686018 33686018 514 )
	)
	(_model . Structural 55 -1
	)
)
I 000052 55 11668         1374163666918 Behavioural
(_unit VHDL (adcstatemachine_tb 0 20 (behavioural 0 23 ))
	(_version v63)
	(_time 1374163666919 2013.07.18 18:07:46)
	(_source (\./../../ADCStateMachine_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code b9b8b1edb4eeeeaeb2b6ade3e9)
	(_entity
		(_time 1372368071331)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(ADCStateMachine
			(_object
				(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
				(_port (_internal ADCclockxCO ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_out ))))
				(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
				(_port (_internal ADCwordxDI ~STD_LOGIC_VECTOR{9~downto~0}~13 0 30 (_entity (_in ))))
				(_port (_internal ADCoutxDO ~STD_LOGIC_VECTOR{13~downto~0}~13 0 31 (_entity (_out ))))
				(_port (_internal ADCstbyxEO ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
				(_port (_internal ADCoexEBO ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ))))
				(_port (_internal ADCovrxSI ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
				(_port (_internal RegisterWritexEO ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
				(_port (_internal SRLatchxEI ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
				(_port (_internal RunADCxSI ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ))))
				(_port (_internal ExposurexDI ~STD_LOGIC_VECTOR{15~downto~0}~13 0 38 (_entity (_in ))))
				(_port (_internal ColSettlexDI ~STD_LOGIC_VECTOR{15~downto~0}~132 0 39 (_entity (_in ))))
				(_port (_internal RowSettlexDI ~STD_LOGIC_VECTOR{15~downto~0}~134 0 40 (_entity (_in ))))
				(_port (_internal ResSettlexDI ~STD_LOGIC_VECTOR{15~downto~0}~136 0 41 (_entity (_in ))))
				(_port (_internal FramePeriodxDI ~STD_LOGIC_VECTOR{15~downto~0}~138 0 42 (_entity (_in ))))
				(_port (_internal SBRet10xEI ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ))))
				(_port (_internal TestPixelxEI ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_in ))))
				(_port (_internal ExtTriggerxEI ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_in ))))
				(_port (_internal CDVSTestSRRowInxSO ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_out ))))
				(_port (_internal CDVSTestSRRowClockxSO ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_out ))))
				(_port (_internal CDVSTestSRColInxSO ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_out ))))
				(_port (_internal CDVSTestSRColClockxSO ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_out ))))
				(_port (_internal CDVSTestColMode0xSO ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_out ))))
				(_port (_internal CDVSTestColMode1xSO ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_out ))))
				(_port (_internal CDVSTestApsTxGatexSO ~extieee.std_logic_1164.STD_LOGIC 0 52 (_entity (_out ))))
				(_port (_internal ADCStateOutputLEDxSO ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_out ))))
			)
		)
	)
	(_instantiation ADCStateMachine_1 0 120 (_component ADCStateMachine )
		(_port
			((ClockxCI)(IfClockxC))
			((ADCclockxCO)(ADCclockxC))
			((ResetxRBI)(ResetxRB))
			((ADCwordxDI)(ADCwordxD))
			((ADCoutxDO)(ADCdataxD))
			((ADCstbyxEO)(ADCstbyxE))
			((ADCoexEBO)(ADCoexEB))
			((ADCovrxSI)(ADCovrxS))
			((RegisterWritexEO)(RegisterWritexE))
			((SRLatchxEI)(SRLatchxE))
			((RunADCxSI)(RunADCxS))
			((ExposurexDI)(ExposurexD))
			((ColSettlexDI)(ColSettlexD))
			((RowSettlexDI)(RowSettlexD))
			((ResSettlexDI)(ResSettlexD))
			((FramePeriodxDI)(FramePeriodxD))
			((SBRet10xEI)(SBRet10xE))
			((TestPixelxEI)(TestpixelxE))
			((ExtTriggerxEI)(ExtTriggerxE))
			((CDVSTestSRRowInxSO)(CDVSTestSRRowInxS))
			((CDVSTestSRRowClockxSO)(CDVSTestSRRowClockxS))
			((CDVSTestSRColInxSO)(CDVSTestSRColInxS))
			((CDVSTestSRColClockxSO)(CDVSTestSRColClockxS))
			((CDVSTestColMode0xSO)(CDVSTestColMode0xS))
			((CDVSTestColMode1xSO)(CDVSTestColMode1xS))
			((CDVSTestApsTxGatexSO)(CDVSTestApsTxGatexS))
			((ADCStateOutputLEDxSO)(ADCStateOutputLEDxS))
		)
		(_use (_entity . ADCStateMachine)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~13 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~13 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~132 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~134 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~136 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~138 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal IfClockxC ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ))))
		(_signal (_internal ADCclockxC ~extieee.std_logic_1164.STD_LOGIC 0 57 (_architecture (_uni ))))
		(_signal (_internal ResetxRB ~extieee.std_logic_1164.STD_LOGIC 0 58 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_signal (_internal ADCwordxD ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 59 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~1312 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_signal (_internal ADCdataxD ~STD_LOGIC_VECTOR{13~downto~0}~1312 0 60 (_architecture (_uni ))))
		(_signal (_internal ADCoexEB ~extieee.std_logic_1164.STD_LOGIC 0 61 (_architecture (_uni ))))
		(_signal (_internal ADCstbyxE ~extieee.std_logic_1164.STD_LOGIC 0 62 (_architecture (_uni ))))
		(_signal (_internal ADCovrxS ~extieee.std_logic_1164.STD_LOGIC 0 63 (_architecture (_uni ))))
		(_signal (_internal RegisterWritexE ~extieee.std_logic_1164.STD_LOGIC 0 64 (_architecture (_uni ))))
		(_signal (_internal SRLatchxE ~extieee.std_logic_1164.STD_LOGIC 0 65 (_architecture (_uni ))))
		(_signal (_internal RunADCxS ~extieee.std_logic_1164.STD_LOGIC 0 66 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 67 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal ExposurexD ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 67 (_architecture (_uni ))))
		(_signal (_internal ColSettlexD ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 68 (_architecture (_uni ))))
		(_signal (_internal RowSettlexD ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 69 (_architecture (_uni ))))
		(_signal (_internal ResSettlexD ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 70 (_architecture (_uni ))))
		(_signal (_internal FramePeriodxD ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 71 (_architecture (_uni ))))
		(_signal (_internal TestPixelxE ~extieee.std_logic_1164.STD_LOGIC 0 72 (_architecture (_uni ))))
		(_signal (_internal SBRet10xE ~extieee.std_logic_1164.STD_LOGIC 0 73 (_architecture (_uni ))))
		(_signal (_internal ExtTriggerxE ~extieee.std_logic_1164.STD_LOGIC 0 74 (_architecture (_uni ))))
		(_signal (_internal CDVSTestSRRowInxS ~extieee.std_logic_1164.STD_LOGIC 0 75 (_architecture (_uni ))))
		(_signal (_internal CDVSTestSRRowClockxS ~extieee.std_logic_1164.STD_LOGIC 0 76 (_architecture (_uni ))))
		(_signal (_internal CDVSTestSRColInxS ~extieee.std_logic_1164.STD_LOGIC 0 77 (_architecture (_uni ))))
		(_signal (_internal CDVSTestSRColClockxS ~extieee.std_logic_1164.STD_LOGIC 0 78 (_architecture (_uni ))))
		(_signal (_internal CDVSTestColMode0xS ~extieee.std_logic_1164.STD_LOGIC 0 79 (_architecture (_uni ))))
		(_signal (_internal CDVSTestColMode1xS ~extieee.std_logic_1164.STD_LOGIC 0 80 (_architecture (_uni ))))
		(_signal (_internal CDVSTestApsTxGatexS ~extieee.std_logic_1164.STD_LOGIC 0 81 (_architecture (_uni ))))
		(_signal (_internal ADCStateOutputLEDxS ~extieee.std_logic_1164.STD_LOGIC 0 82 (_architecture (_uni ))))
		(_constant (_internal Tpw_clk ~extSTD.STANDARD.TIME 0 84 (_architecture ((ns 4634391661857464543)))))
		(_process
			(clock_gen(_architecture 0 0 88 (_process (_wait_for)(_target(0)))))
			(line__94(_architecture 1 0 94 (_assignment (_simple)(_alias((ADCclockxC)(_string \"0"\)))(_target(1)))))
			(line__95(_architecture 2 0 95 (_assignment (_simple)(_target(2)))))
			(line__96(_architecture 3 0 96 (_assignment (_simple)(_target(3)))))
			(line__97(_architecture 4 0 97 (_assignment (_simple)(_target(4)))))
			(line__98(_architecture 5 0 98 (_assignment (_simple)(_alias((ADCoexEB)(_string \"0"\)))(_target(5)))))
			(line__99(_architecture 6 0 99 (_assignment (_simple)(_alias((ADCstbyxE)(_string \"0"\)))(_target(6)))))
			(line__100(_architecture 7 0 100 (_assignment (_simple)(_alias((RegisterWritexE)(_string \"0"\)))(_target(8)))))
			(line__101(_architecture 8 0 101 (_assignment (_simple)(_target(9)))))
			(line__102(_architecture 9 0 102 (_assignment (_simple)(_target(10)))))
			(line__103(_architecture 10 0 103 (_assignment (_simple)(_target(11)))))
			(line__104(_architecture 11 0 104 (_assignment (_simple)(_target(12)))))
			(line__105(_architecture 12 0 105 (_assignment (_simple)(_target(13)))))
			(line__106(_architecture 13 0 106 (_assignment (_simple)(_target(14)))))
			(line__107(_architecture 14 0 107 (_assignment (_simple)(_target(15)))))
			(line__108(_architecture 15 0 108 (_assignment (_simple)(_alias((TestPixelxE)(_string \"0"\)))(_target(16)))))
			(line__109(_architecture 16 0 109 (_assignment (_simple)(_alias((SBRet10xE)(_string \"0"\)))(_target(17)))))
			(line__110(_architecture 17 0 110 (_assignment (_simple)(_alias((ExtTriggerxE)(_string \"0"\)))(_target(18)))))
			(line__111(_architecture 18 0 111 (_assignment (_simple)(_alias((CDVSTestSRRowInxS)(_string \"0"\)))(_target(19)))))
			(line__112(_architecture 19 0 112 (_assignment (_simple)(_alias((CDVSTestSRRowClockxS)(_string \"0"\)))(_target(20)))))
			(line__113(_architecture 20 0 113 (_assignment (_simple)(_alias((CDVSTestSRColInxS)(_string \"0"\)))(_target(21)))))
			(line__114(_architecture 21 0 114 (_assignment (_simple)(_alias((CDVSTestSRColClockxS)(_string \"0"\)))(_target(22)))))
			(line__115(_architecture 22 0 115 (_assignment (_simple)(_alias((CDVSTestColMode0xS)(_string \"0"\)))(_target(23)))))
			(line__116(_architecture 23 0 116 (_assignment (_simple)(_alias((CDVSTestColMode1xS)(_string \"0"\)))(_target(24)))))
			(line__117(_architecture 24 0 117 (_assignment (_simple)(_alias((CDVSTestApsTxGatexS)(_string \"0"\)))(_target(25)))))
			(line__118(_architecture 25 0 118 (_assignment (_simple)(_alias((ADCStateOutputLEDxS)(_string \"0"\)))(_target(26)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
	(_static
		(33686274 50463491 771 )
		(67372036 67372036 67372036 1028 )
		(33686018 33686018 33686018 33686274 )
		(33686018 33686018 33686018 33751554 )
		(33686018 33686018 33686018 33686019 )
	)
	(_model . Behavioural 26 -1
	)
)
I 000051 55 1665          1374164195856 Behavioral
(_unit VHDL (eventbeforeoverflow 0 30 (behavioral 0 39 ))
	(_version v63)
	(_time 1374164195857 2013.07.18 18:16:35)
	(_source (\./../../sourcecode/EventBeforeOverflow.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code e2ecb5b0e6b5b3f4b4b3f6b8b1)
	(_entity
		(_time 1372368067881)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in )(_event))))
		(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal OverflowxDI ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal EventxDI ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal EventBeforeOverflowxDO ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
		(_type (_internal state 0 40 (_enum1 stidle stevent stoverflow (_to (i 0)(i 2)))))
		(_signal (_internal StatexDP state 0 42 (_architecture (_uni ))))
		(_signal (_internal StatexDN state 0 42 (_architecture (_uni ))))
		(_process
			(p_memless(_architecture 0 0 47 (_process (_simple)(_target(6)(4))(_sensitivity(5)(2)(3)))))
			(p_memorizing(_architecture 1 0 74 (_process (_target(5))(_sensitivity(0)(1)(6))(_dssslsensitivity 2))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Behavioral 2 -1
	)
)
I 000051 55 4397          1374164195921 Behavioral
(_unit VHDL (synchronizerstatemachine 0 19 (behavioral 0 45 ))
	(_version v63)
	(_time 1374164195922 2013.07.18 18:16:35)
	(_source (\./../../sourcecode/synchronizerStateMachine.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 303f6034396731266667286b63)
	(_entity
		(_time 1372368069110)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_in )(_event))))
		(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_in ))))
		(_port (_internal RunxSI ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_in ))))
		(_port (_internal ConfigxSI ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
		(_port (_internal SyncInxABI ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal SyncOutxSBO ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_port (_internal TriggerxSO ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
		(_port (_internal HostResetTimestampxSI ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal ResetTimestampxSBO ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_out ))))
		(_port (_internal IncrementCounterxSO ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_out ))))
		(_type (_internal state 0 46 (_enum1 stidle sttriggerinhigh sttriggerinlow stresetslaves strunslave stslavewaitedge (_to (i 0)(i 5)))))
		(_signal (_internal StatexDP state 0 49 (_architecture (_uni ))))
		(_signal (_internal StatexDN state 0 49 (_architecture (_uni ))))
		(_signal (_internal SyncInxSB ~extieee.std_logic_1164.STD_LOGIC 0 52 (_architecture (_uni ))))
		(_signal (_internal SyncInxSBN ~extieee.std_logic_1164.STD_LOGIC 0 52 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~13 0 56 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_signal (_internal DividerxDN ~STD_LOGIC_VECTOR{6~downto~0}~13 0 56 (_architecture (_uni ))))
		(_signal (_internal DividerxDP ~STD_LOGIC_VECTOR{6~downto~0}~13 0 56 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~13 0 57 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_signal (_internal CounterxDN ~STD_LOGIC_VECTOR{13~downto~0}~13 0 57 (_architecture (_uni ))))
		(_signal (_internal CounterxDP ~STD_LOGIC_VECTOR{13~downto~0}~13 0 57 (_architecture (_uni ))))
		(_constant (_internal counterInc ~extSTD.STANDARD.INTEGER 0 63 (_process 0 ((i 89)))))
		(_constant (_internal squareWaveHighTime ~extSTD.STANDARD.INTEGER 0 64 (_process 0 ((i 50)))))
		(_constant (_internal squareWavePeriod ~extSTD.STANDARD.INTEGER 0 65 (_process 0 ((i 100)))))
		(_constant (_internal timeout ~extSTD.STANDARD.INTEGER 0 66 (_process 0 ((i 1000)))))
		(_constant (_internal resetSlavesTime ~extSTD.STANDARD.INTEGER 0 67 (_process 0 ((i 6000)))))
		(_process
			(p_memless(_architecture 0 0 62 (_process (_simple)(_target(5)(6)(8)(9)(11)(14)(16))(_sensitivity(2)(3)(4)(7)(10)(12)(15)(17)))))
			(p_mem(_architecture 1 0 223 (_process (_target(10)(15)(17))(_sensitivity(0)(1)(11)(14)(16))(_dssslsensitivity 2))))
			(synchronizer(_architecture 2 0 240 (_process (_target(12)(13))(_sensitivity(0)(4)(13))(_dssslsensitivity 1))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_static
		(33686018 131586 )
		(33686018 33686018 33686018 514 )
		(33686018 131586 )
		(33686018 33686018 33686018 514 )
		(33686018 131586 )
		(33686018 33686018 33686018 514 )
		(33686018 131586 )
		(33686018 33686018 33686018 514 )
		(33686018 131586 )
		(33686018 33686018 33686018 514 )
		(33686018 131586 )
		(33686018 33686018 33686018 514 )
		(33686018 131586 )
		(33686018 33686018 33686018 514 )
		(33686018 131586 )
		(33686018 33686018 33686018 514 )
		(33686018 131586 )
		(33686018 33686018 33686018 514 )
	)
	(_model . Behavioral 3 -1
	)
)
I 000051 55 2368          1374164195980 Behavioral
(_unit VHDL (wordregister 0 30 (behavioral 0 41 ))
	(_version v63)
	(_time 1374164195981 2013.07.18 18:16:35)
	(_source (\./../../sourcecode/wordRegister.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 5f500b5c5f090949585a4d050b)
	(_entity
		(_time 1372368066647)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_generic (_internal width ~extSTD.STANDARD.NATURAL 0 32 \14\ (_entity ((i 14)))))
		(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in )(_event))))
		(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal WriteEnablexEI ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{width-1~downto~0}~12 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
		(_port (_internal DataInxDI ~STD_LOGIC_VECTOR{width-1~downto~0}~12 0 37 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{width-1~downto~0}~122 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal DataOutxDO ~STD_LOGIC_VECTOR{width-1~downto~0}~122 0 38 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{width-1~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_signal (_internal StatexDP ~STD_LOGIC_VECTOR{width-1~downto~0}~13 0 44 (_architecture (_uni ))))
		(_signal (_internal StatexDN ~STD_LOGIC_VECTOR{width-1~downto~0}~13 0 44 (_architecture (_uni ))))
		(_process
			(p_memless(_architecture 0 0 49 (_process (_simple)(_target(4)(6))(_sensitivity(2)(3)(5)))))
			(p_memorizing(_architecture 1 0 61 (_process (_target(5))(_sensitivity(0)(1)(6))(_dssslsensitivity 2))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . Behavioral 5 -1
	)
)
I 000051 55 2474          1374164196035 Behavioral
(_unit VHDL (timestampcounter 0 25 (behavioral 0 36 ))
	(_version v63)
	(_time 1374164196036 2013.07.18 18:16:36)
	(_source (\./../../sourcecode/timestampCounter.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 9d92ca92c0ca9d8b9bc98ec6c8)
	(_entity
		(_time 1372368069416)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal IncrementxSI ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal OverflowxSO ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_port (_internal DataxDO ~STD_LOGIC_VECTOR{13~downto~0}~12 0 33 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{14~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 14)(i 0))))))
		(_signal (_internal CountxDP ~STD_LOGIC_VECTOR{14~downto~0}~13 0 38 (_architecture (_uni ))))
		(_signal (_internal CountxDN ~STD_LOGIC_VECTOR{14~downto~0}~13 0 38 (_architecture (_uni ))))
		(_signal (_internal MSbDelayedxDN ~extieee.std_logic_1164.STD_LOGIC 0 40 (_architecture (_uni ))))
		(_signal (_internal MSbDelayedxDP ~extieee.std_logic_1164.STD_LOGIC 0 40 (_architecture (_uni ))))
		(_process
			(line__44(_architecture 0 0 44 (_assignment (_simple)(_alias((DataxDO)(CountxDP(d_13_0))))(_target(4))(_sensitivity(5(d_13_0))))))
			(line__49(_architecture 1 0 49 (_assignment (_simple)(_target(3))(_sensitivity(5(14))(8)))))
			(p_memless(_architecture 2 0 52 (_process (_simple)(_target(6)(7))(_sensitivity(2)(5)))))
			(p_memoryzing(_architecture 3 0 65 (_process (_target(5)(8))(_sensitivity(0)(1)(6)(7))(_dssslsensitivity 2))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33686018 33686018 131586 )
	)
	(_model . Behavioral 4 -1
	)
)
I 000051 55 3232          1374164196090 Behavioral
(_unit VHDL (fifostatemachine 0 25 (behavioral 0 53 ))
	(_version v63)
	(_time 1374164196091 2013.07.18 18:16:36)
	(_source (\./../../sourcecode/fifoStatemachine.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code ccc29999969b9eda9dc2df9799)
	(_entity
		(_time 1372368068503)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in )(_event))))
		(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in ))))
		(_port (_internal RunxSI ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal FifoTransactionxSO ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
		(_port (_internal FX2FifoInFullxSBI ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal FifoEmptyxSI ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
		(_port (_internal FifoReadxEO ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_out ))))
		(_port (_internal FX2FifoWritexEBO ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_out ))))
		(_port (_internal FX2FifoPktEndxSBO ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal FX2FifoAddressxDO ~STD_LOGIC_VECTOR{1~downto~0}~12 0 42 (_entity (_out ))))
		(_port (_internal IncEventCounterxSO ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_out ))))
		(_port (_internal ResetEventCounterxSO ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_out ))))
		(_port (_internal ResetEarlyPaketTimerxSO ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_out ))))
		(_port (_internal EarlyPaketTimerOverflowxSI ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_in ))))
		(_type (_internal state 0 54 (_enum1 stidle stearlypaket1 stsetupwrite1 stwrite (_to (i 0)(i 3)))))
		(_signal (_internal StatexDP state 0 57 (_architecture (_uni ))))
		(_signal (_internal StatexDN state 0 57 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR~13 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 1))))))
		(_constant (_internal EP2 ~STD_LOGIC_VECTOR~13 0 61 (_architecture (_string \"00"\))))
		(_type (_internal ~STD_LOGIC_VECTOR~131 0 62 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 1))))))
		(_constant (_internal EP6 ~STD_LOGIC_VECTOR~131 0 62 (_architecture (_string \"10"\))))
		(_process
			(p_memless(_architecture 0 0 68 (_process (_simple)(_target(3)(6)(7)(8)(9)(10)(11)(12)(15))(_sensitivity(2)(4)(5)(13)(14)))))
			(p_memoryzing(_architecture 1 0 127 (_process (_target(14))(_sensitivity(0)(1)(15))(_dssslsensitivity 2))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . Behavioral 2 -1
	)
)
I 000051 55 6993          1374164196154 Behavioral
(_unit VHDL (monitorstatemachine 0 25 (behavioral 0 68 ))
	(_version v63)
	(_time 1374164196155 2013.07.18 18:16:36)
	(_source (\./../../sourcecode/monitorStateMachine.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 1a141a1d1d4d1b0c131c1f1f5c4149)
	(_entity
		(_time 1372368068804)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in )(_event))))
		(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in ))))
		(_port (_internal AERREQxSBI ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal AERACKxSBO ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
		(_port (_internal XxDI ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal UseLongAckxSI ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal FifoFullxSI ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in ))))
		(_port (_internal FifoWritexEO ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_out ))))
		(_port (_internal TimestampRegWritexEO ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_out ))))
		(_port (_internal AddressRegWritexEO ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal AddressTimestampSelectxSO ~STD_LOGIC_VECTOR{1~downto~0}~12 0 48 (_entity (_out ))))
		(_port (_internal ADCvalueReadyxSI ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_in ))))
		(_port (_internal ReadADCvaluexEO ~extieee.std_logic_1164.STD_LOGIC 0 52 (_entity (_out ))))
		(_port (_internal TimestampOverflowxSI ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_in ))))
		(_port (_internal TriggerxSI ~extieee.std_logic_1164.STD_LOGIC 0 58 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~122 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal AddressMSBxDO ~STD_LOGIC_VECTOR{1~downto~0}~122 0 61 (_entity (_out ))))
		(_port (_internal ResetTimestampxSBI ~extieee.std_logic_1164.STD_LOGIC 0 64 (_entity (_in ))))
		(_type (_internal state 0 69 (_enum1 stidle stwraddress stwrtime stwait stoverflow stresettimestamp stfifofull streqrelease stadc stadctime stwrtriggertime stwrtrigger (_to (i 0)(i 11)))))
		(_signal (_internal AERREQxSB ~extieee.std_logic_1164.STD_LOGIC 0 72 (_architecture (_uni ))))
		(_signal (_internal StatexDP state 0 75 (_architecture (_uni ))))
		(_signal (_internal StatexDN state 0 75 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 76 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal CountxDP ~STD_LOGIC_VECTOR{7~downto~0}~13 0 76 (_architecture (_uni ))))
		(_signal (_internal CountxDN ~STD_LOGIC_VECTOR{7~downto~0}~13 0 76 (_architecture (_uni ))))
		(_signal (_internal TriggerxDP ~extieee.std_logic_1164.STD_LOGIC 0 77 (_architecture (_uni ))))
		(_signal (_internal TriggerxDN ~extieee.std_logic_1164.STD_LOGIC 0 77 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 80 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal TimestampOverflowxDN ~STD_LOGIC_VECTOR{15~downto~0}~13 0 80 (_architecture (_uni ))))
		(_signal (_internal TimestampOverflowxDP ~STD_LOGIC_VECTOR{15~downto~0}~13 0 80 (_architecture (_uni ))))
		(_signal (_internal TimestampResetxDP ~extieee.std_logic_1164.STD_LOGIC 0 83 (_architecture (_uni ))))
		(_signal (_internal TimestampResetxDN ~extieee.std_logic_1164.STD_LOGIC 0 83 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 86 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal selectADC ~STD_LOGIC_VECTOR{1~downto~0}~13 0 86 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~132 0 87 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal selectaddress ~STD_LOGIC_VECTOR{1~downto~0}~132 0 87 (_architecture (_string \"01"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~134 0 88 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal selecttimestamp ~STD_LOGIC_VECTOR{1~downto~0}~134 0 88 (_architecture (_string \"00"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~136 0 89 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal selecttrigger ~STD_LOGIC_VECTOR{1~downto~0}~136 0 89 (_architecture (_string \"10"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~138 0 91 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal address ~STD_LOGIC_VECTOR{1~downto~0}~138 0 91 (_architecture (_string \"00"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1310 0 92 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal wrap ~STD_LOGIC_VECTOR{1~downto~0}~1310 0 92 (_architecture (_string \"10"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1312 0 93 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal timereset ~STD_LOGIC_VECTOR{1~downto~0}~1312 0 93 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 94 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal timestamp ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 94 (_architecture (_string \"01"\))))
		(_constant (_internal ackExtension ~extSTD.STANDARD.INTEGER 0 96 (_architecture ((i 5)))))
		(_process
			(line__99(_architecture 0 0 99 (_assignment (_simple)(_alias((AERREQxSB)(AERREQxSBI)))(_target(17))(_sensitivity(2)))))
			(p_memless(_architecture 1 0 102 (_process (_simple)(_target(19)(21)(23)(24)(27)(3)(7)(8)(9)(10)(12)(15))(_sensitivity(17)(18)(20)(22)(25)(26)(4)(5)(6)(11)(13)(14)(16)))))
			(p_memoryzing(_architecture 2 0 273 (_process (_target(18)(20)(22)(25)(26))(_sensitivity(0)(1)(19)(21)(23)(24)(27))(_dssslsensitivity 2))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_static
		(33686018 33686018 )
		(33686018 33686018 33686018 33686018 )
		(33686018 33686018 33686018 33686018 )
		(33686018 33686018 )
		(33686018 33686018 )
		(33686018 33686018 )
		(33686018 33686018 33686018 33686018 )
	)
	(_model . Behavioral 3 -1
	)
)
I 000051 55 2362          1374164196215 Behavioral
(_unit VHDL (shiftregister 0 30 (behavioral 0 42 ))
	(_version v63)
	(_time 1374164196216 2013.07.18 18:16:36)
	(_source (\./../../sourcecode/shiftRegister.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 58570f5b580f054e5d5a4c030b)
	(_entity
		(_time 1372368071005)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_generic (_internal width ~extSTD.STANDARD.NATURAL 0 32 \32\ (_entity ((i 32)))))
		(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in )(_event))))
		(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal LatchxEI ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in )(_event))))
		(_port (_internal DxDI ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ))))
		(_port (_internal QxDO ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{width-1~downto~0}~12 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal DataOutxDO ~STD_LOGIC_VECTOR{width-1~downto~0}~12 0 39 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{width-1~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_signal (_internal StatexD ~STD_LOGIC_VECTOR{width-1~downto~0}~13 0 45 (_architecture (_uni ))))
		(_process
			(p_latch(_architecture 0 0 50 (_process (_target(5))(_sensitivity(1)(2)(6))(_dssslsensitivity 2))))
			(line__60(_architecture 1 0 60 (_assignment (_simple)(_target(4))(_sensitivity(6(_index 5)))(_read(6(_index 6))))))
			(p_memorizing(_architecture 2 0 63 (_process (_simple)(_target(6(0))(6(_range 7))(6))(_sensitivity(0)(1))(_read(3)(6(_range 8))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . Behavioral 9 -1
	)
)
I 000051 55 1935          1374164196271 Behavioral
(_unit VHDL (eventcounter 0 26 (behavioral 0 35 ))
	(_version v63)
	(_time 1374164196272 2013.07.18 18:16:36)
	(_source (\./../../sourcecode/eventCounter.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 8789d68886d0d691d18593ddd5)
	(_entity
		(_time 1372368068203)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal ClearxSI ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal IncrementxSI ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal OverflowxSO ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{8~downto~0}~13 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_signal (_internal CountxDP ~STD_LOGIC_VECTOR{8~downto~0}~13 0 37 (_architecture (_uni ))))
		(_signal (_internal CountxDN ~STD_LOGIC_VECTOR{8~downto~0}~13 0 37 (_architecture (_uni ))))
		(_process
			(p_memoryless(_architecture 0 0 41 (_process (_simple)(_target(4)(6))(_sensitivity(2)(3)(5)))))
			(p_memoryzing(_architecture 1 0 61 (_process (_target(5))(_sensitivity(0)(1)(6))(_dssslsensitivity 2))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33686018 2 )
		(33686018 33686018 2 )
		(33686018 33686018 2 )
	)
	(_model . Behavioral 2 -1
	)
)
I 000050 55 19399         1374164196346 Structure
(_unit VHDL (aerfifo 0 14 (structure 0 30 ))
	(_version v63)
	(_time 1374164196347 2013.07.18 18:16:36)
	(_source (\./../../sourcecode/AERfifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(machxo(components)))
	(_code d5db8087d58383c38086cc8f82)
	(_entity
		(_time 1372368066962)
		(_use (std(standard))(ieee(std_logic_1164))(machxo(components)))
	)
	(_component
		(fifo8ka
			(_object
				(_generic (_internal FULLPOINTER1 ~STD_LOGIC_VECTOR{13~downto~0}~13 0 47 (_entity -1 )))
				(_generic (_internal FULLPOINTER ~STD_LOGIC_VECTOR{13~downto~0}~132 0 48 (_entity -1 )))
				(_generic (_internal AFPOINTER1 ~STD_LOGIC_VECTOR{13~downto~0}~134 0 49 (_entity -1 )))
				(_generic (_internal AEPOINTER1 ~STD_LOGIC_VECTOR{13~downto~0}~136 0 50 (_entity -1 )))
				(_generic (_internal AFPOINTER ~STD_LOGIC_VECTOR{13~downto~0}~138 0 51 (_entity -1 )))
				(_generic (_internal AEPOINTER ~STD_LOGIC_VECTOR{13~downto~0}~1310 0 52 (_entity -1 )))
				(_generic (_internal CSDECODE_R ~STD_LOGIC_VECTOR{1~downto~0}~13 0 53 (_entity -1 )))
				(_generic (_internal CSDECODE_W ~STD_LOGIC_VECTOR{1~downto~0}~1312 0 54 (_entity -1 )))
				(_generic (_internal RESETMODE ~STRING~13 0 55 (_entity -1 )))
				(_generic (_internal REGMODE ~STRING~1313 0 55 (_entity -1 )))
				(_generic (_internal DATA_WIDTH_R ~extSTD.STANDARD.INTEGER 0 56 (_entity -1 )))
				(_generic (_internal DATA_WIDTH_W ~extSTD.STANDARD.INTEGER 0 56 (_entity -1 )))
				(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 58 (_entity (_in ))))
				(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 58 (_entity (_in ))))
				(_port (_internal DI2 ~extieee.std_logic_1164.STD_LOGIC 0 58 (_entity (_in ))))
				(_port (_internal DI3 ~extieee.std_logic_1164.STD_LOGIC 0 59 (_entity (_in ))))
				(_port (_internal DI4 ~extieee.std_logic_1164.STD_LOGIC 0 59 (_entity (_in ))))
				(_port (_internal DI5 ~extieee.std_logic_1164.STD_LOGIC 0 59 (_entity (_in ))))
				(_port (_internal DI6 ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_in ))))
				(_port (_internal DI7 ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_in ))))
				(_port (_internal DI8 ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_in ))))
				(_port (_internal DI9 ~extieee.std_logic_1164.STD_LOGIC 0 61 (_entity (_in ))))
				(_port (_internal DI10 ~extieee.std_logic_1164.STD_LOGIC 0 61 (_entity (_in ))))
				(_port (_internal DI11 ~extieee.std_logic_1164.STD_LOGIC 0 61 (_entity (_in ))))
				(_port (_internal DI12 ~extieee.std_logic_1164.STD_LOGIC 0 62 (_entity (_in ))))
				(_port (_internal DI13 ~extieee.std_logic_1164.STD_LOGIC 0 62 (_entity (_in ))))
				(_port (_internal DI14 ~extieee.std_logic_1164.STD_LOGIC 0 63 (_entity (_in ))))
				(_port (_internal DI15 ~extieee.std_logic_1164.STD_LOGIC 0 63 (_entity (_in ))))
				(_port (_internal DI16 ~extieee.std_logic_1164.STD_LOGIC 0 64 (_entity (_in ))))
				(_port (_internal DI17 ~extieee.std_logic_1164.STD_LOGIC 0 64 (_entity (_in ))))
				(_port (_internal DI18 ~extieee.std_logic_1164.STD_LOGIC 0 65 (_entity (_in ))))
				(_port (_internal DI19 ~extieee.std_logic_1164.STD_LOGIC 0 65 (_entity (_in ))))
				(_port (_internal DI20 ~extieee.std_logic_1164.STD_LOGIC 0 66 (_entity (_in ))))
				(_port (_internal DI21 ~extieee.std_logic_1164.STD_LOGIC 0 66 (_entity (_in ))))
				(_port (_internal DI22 ~extieee.std_logic_1164.STD_LOGIC 0 67 (_entity (_in ))))
				(_port (_internal DI23 ~extieee.std_logic_1164.STD_LOGIC 0 67 (_entity (_in ))))
				(_port (_internal DI24 ~extieee.std_logic_1164.STD_LOGIC 0 68 (_entity (_in ))))
				(_port (_internal DI25 ~extieee.std_logic_1164.STD_LOGIC 0 68 (_entity (_in ))))
				(_port (_internal DI26 ~extieee.std_logic_1164.STD_LOGIC 0 69 (_entity (_in ))))
				(_port (_internal DI27 ~extieee.std_logic_1164.STD_LOGIC 0 69 (_entity (_in ))))
				(_port (_internal DI28 ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_in ))))
				(_port (_internal DI29 ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_in ))))
				(_port (_internal DI30 ~extieee.std_logic_1164.STD_LOGIC 0 71 (_entity (_in ))))
				(_port (_internal DI31 ~extieee.std_logic_1164.STD_LOGIC 0 71 (_entity (_in ))))
				(_port (_internal DI32 ~extieee.std_logic_1164.STD_LOGIC 0 72 (_entity (_in ))))
				(_port (_internal DI33 ~extieee.std_logic_1164.STD_LOGIC 0 72 (_entity (_in ))))
				(_port (_internal DI34 ~extieee.std_logic_1164.STD_LOGIC 0 73 (_entity (_in ))))
				(_port (_internal DI35 ~extieee.std_logic_1164.STD_LOGIC 0 73 (_entity (_in ))))
				(_port (_internal FULLI ~extieee.std_logic_1164.STD_LOGIC 0 74 (_entity (_in ))))
				(_port (_internal CSW0 ~extieee.std_logic_1164.STD_LOGIC 0 74 (_entity (_in ))))
				(_port (_internal CSW1 ~extieee.std_logic_1164.STD_LOGIC 0 75 (_entity (_in ))))
				(_port (_internal EMPTYI ~extieee.std_logic_1164.STD_LOGIC 0 75 (_entity (_in ))))
				(_port (_internal CSR0 ~extieee.std_logic_1164.STD_LOGIC 0 76 (_entity (_in ))))
				(_port (_internal CSR1 ~extieee.std_logic_1164.STD_LOGIC 0 76 (_entity (_in ))))
				(_port (_internal WE ~extieee.std_logic_1164.STD_LOGIC 0 76 (_entity (_in ))))
				(_port (_internal RE ~extieee.std_logic_1164.STD_LOGIC 0 77 (_entity (_in ))))
				(_port (_internal CLKW ~extieee.std_logic_1164.STD_LOGIC 0 77 (_entity (_in ))))
				(_port (_internal CLKR ~extieee.std_logic_1164.STD_LOGIC 0 77 (_entity (_in ))))
				(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 78 (_entity (_in ))))
				(_port (_internal RPRST ~extieee.std_logic_1164.STD_LOGIC 0 78 (_entity (_in ))))
				(_port (_internal DO0 ~extieee.std_logic_1164.STD_LOGIC 0 79 (_entity (_out ))))
				(_port (_internal DO1 ~extieee.std_logic_1164.STD_LOGIC 0 79 (_entity (_out ))))
				(_port (_internal DO2 ~extieee.std_logic_1164.STD_LOGIC 0 80 (_entity (_out ))))
				(_port (_internal DO3 ~extieee.std_logic_1164.STD_LOGIC 0 80 (_entity (_out ))))
				(_port (_internal DO4 ~extieee.std_logic_1164.STD_LOGIC 0 81 (_entity (_out ))))
				(_port (_internal DO5 ~extieee.std_logic_1164.STD_LOGIC 0 81 (_entity (_out ))))
				(_port (_internal DO6 ~extieee.std_logic_1164.STD_LOGIC 0 82 (_entity (_out ))))
				(_port (_internal DO7 ~extieee.std_logic_1164.STD_LOGIC 0 82 (_entity (_out ))))
				(_port (_internal DO8 ~extieee.std_logic_1164.STD_LOGIC 0 83 (_entity (_out ))))
				(_port (_internal DO9 ~extieee.std_logic_1164.STD_LOGIC 0 83 (_entity (_out ))))
				(_port (_internal DO10 ~extieee.std_logic_1164.STD_LOGIC 0 84 (_entity (_out ))))
				(_port (_internal DO11 ~extieee.std_logic_1164.STD_LOGIC 0 84 (_entity (_out ))))
				(_port (_internal DO12 ~extieee.std_logic_1164.STD_LOGIC 0 85 (_entity (_out ))))
				(_port (_internal DO13 ~extieee.std_logic_1164.STD_LOGIC 0 85 (_entity (_out ))))
				(_port (_internal DO14 ~extieee.std_logic_1164.STD_LOGIC 0 86 (_entity (_out ))))
				(_port (_internal DO15 ~extieee.std_logic_1164.STD_LOGIC 0 86 (_entity (_out ))))
				(_port (_internal DO16 ~extieee.std_logic_1164.STD_LOGIC 0 87 (_entity (_out ))))
				(_port (_internal DO17 ~extieee.std_logic_1164.STD_LOGIC 0 87 (_entity (_out ))))
				(_port (_internal DO18 ~extieee.std_logic_1164.STD_LOGIC 0 88 (_entity (_out ))))
				(_port (_internal DO19 ~extieee.std_logic_1164.STD_LOGIC 0 88 (_entity (_out ))))
				(_port (_internal DO20 ~extieee.std_logic_1164.STD_LOGIC 0 89 (_entity (_out ))))
				(_port (_internal DO21 ~extieee.std_logic_1164.STD_LOGIC 0 89 (_entity (_out ))))
				(_port (_internal DO22 ~extieee.std_logic_1164.STD_LOGIC 0 90 (_entity (_out ))))
				(_port (_internal DO23 ~extieee.std_logic_1164.STD_LOGIC 0 90 (_entity (_out ))))
				(_port (_internal DO24 ~extieee.std_logic_1164.STD_LOGIC 0 91 (_entity (_out ))))
				(_port (_internal DO25 ~extieee.std_logic_1164.STD_LOGIC 0 91 (_entity (_out ))))
				(_port (_internal DO26 ~extieee.std_logic_1164.STD_LOGIC 0 92 (_entity (_out ))))
				(_port (_internal DO27 ~extieee.std_logic_1164.STD_LOGIC 0 92 (_entity (_out ))))
				(_port (_internal DO28 ~extieee.std_logic_1164.STD_LOGIC 0 93 (_entity (_out ))))
				(_port (_internal DO29 ~extieee.std_logic_1164.STD_LOGIC 0 93 (_entity (_out ))))
				(_port (_internal DO30 ~extieee.std_logic_1164.STD_LOGIC 0 94 (_entity (_out ))))
				(_port (_internal DO31 ~extieee.std_logic_1164.STD_LOGIC 0 94 (_entity (_out ))))
				(_port (_internal DO32 ~extieee.std_logic_1164.STD_LOGIC 0 95 (_entity (_out ))))
				(_port (_internal DO33 ~extieee.std_logic_1164.STD_LOGIC 0 95 (_entity (_out ))))
				(_port (_internal DO34 ~extieee.std_logic_1164.STD_LOGIC 0 96 (_entity (_out ))))
				(_port (_internal DO35 ~extieee.std_logic_1164.STD_LOGIC 0 96 (_entity (_out ))))
				(_port (_internal EF ~extieee.std_logic_1164.STD_LOGIC 0 97 (_entity (_out ))))
				(_port (_internal AEF ~extieee.std_logic_1164.STD_LOGIC 0 97 (_entity (_out ))))
				(_port (_internal AFF ~extieee.std_logic_1164.STD_LOGIC 0 97 (_entity (_out ))))
				(_port (_internal FF ~extieee.std_logic_1164.STD_LOGIC 0 98 (_entity (_out ))))
			)
		)
		(vhi
			(_object
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_out ))))
			)
		)
		(vlo
			(_object
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_out ))))
			)
		)
	)
	(_instantiation AERfifo_0_1 0 140 (_component fifo8ka )
		(_generic
			((FULLPOINTER1)(_string \"01111111110001"\))
			((FULLPOINTER)(_string \"01111111111001"\))
			((AFPOINTER1)(_string \"00011111010001"\))
			((AEPOINTER1)(_string \"00000001011111"\))
			((AFPOINTER)(_string \"00011111011001"\))
			((AEPOINTER)(_string \"00000001010111"\))
			((CSDECODE_R)(_string \"11"\))
			((CSDECODE_W)(_string \"11"\))
			((RESETMODE)(_string \"ASYNC"\))
			((REGMODE)(_string \"NOREG"\))
			((DATA_WIDTH_R)((i 9)))
			((DATA_WIDTH_W)((i 9)))
		)
		(_port
			((DI0)(Data(0)))
			((DI1)(Data(1)))
			((DI2)(Data(2)))
			((DI3)(Data(3)))
			((DI4)(Data(4)))
			((DI5)(Data(5)))
			((DI6)(Data(6)))
			((DI7)(Data(7)))
			((DI8)(Data(8)))
			((DI9)(scuba_vlo))
			((DI10)(scuba_vlo))
			((DI11)(scuba_vlo))
			((DI12)(scuba_vlo))
			((DI13)(scuba_vlo))
			((DI14)(scuba_vlo))
			((DI15)(scuba_vlo))
			((DI16)(scuba_vlo))
			((DI17)(scuba_vlo))
			((DI18)(scuba_vlo))
			((DI19)(scuba_vlo))
			((DI20)(scuba_vlo))
			((DI21)(scuba_vlo))
			((DI22)(scuba_vlo))
			((DI23)(scuba_vlo))
			((DI24)(scuba_vlo))
			((DI25)(scuba_vlo))
			((DI26)(scuba_vlo))
			((DI27)(scuba_vlo))
			((DI28)(scuba_vlo))
			((DI29)(scuba_vlo))
			((DI30)(scuba_vlo))
			((DI31)(scuba_vlo))
			((DI32)(scuba_vlo))
			((DI33)(scuba_vlo))
			((DI34)(scuba_vlo))
			((DI35)(scuba_vlo))
			((FULLI)(Full_int))
			((CSW0)(scuba_vhi))
			((CSW1)(scuba_vhi))
			((EMPTYI)(Empty_int))
			((CSR0)(scuba_vhi))
			((CSR1)(scuba_vhi))
			((WE)(WrEn))
			((RE)(RdEn))
			((CLKW)(WrClock))
			((CLKR)(RdClock))
			((RST)(Reset))
			((RPRST)(RPReset))
			((DO0)(Q(0)))
			((DO1)(Q(1)))
			((DO2)(Q(2)))
			((DO3)(Q(3)))
			((DO4)(Q(4)))
			((DO5)(Q(5)))
			((DO6)(Q(6)))
			((DO7)(Q(7)))
			((DO8)(Q(8)))
			((DO9)(_open))
			((DO10)(_open))
			((DO11)(_open))
			((DO12)(_open))
			((DO13)(_open))
			((DO14)(_open))
			((DO15)(_open))
			((DO16)(_open))
			((DO17)(_open))
			((DO18)(_open))
			((DO19)(_open))
			((DO20)(_open))
			((DO21)(_open))
			((DO22)(_open))
			((DO23)(_open))
			((DO24)(_open))
			((DO25)(_open))
			((DO26)(_open))
			((DO27)(_open))
			((DO28)(_open))
			((DO29)(_open))
			((DO30)(_open))
			((DO31)(_open))
			((DO32)(_open))
			((DO33)(_open))
			((DO34)(_open))
			((DO35)(_open))
			((EF)(Empty_int))
			((AEF)(AlmostEmpty))
			((AFF)(AlmostFull))
			((FF)(Full_int))
		)
		(_use (_entity machxo fifo8ka)
			(_generic
				((DATA_WIDTH_W)((i 9)))
				((DATA_WIDTH_R)((i 9)))
				((REGMODE)(_string \"NOREG"\))
				((RESETMODE)(_string \"ASYNC"\))
				((CSDECODE_W)(_string \"11"\))
				((CSDECODE_R)(_string \"11"\))
				((AEPOINTER)(_string \"00000001010111"\))
				((AEPOINTER1)(_string \"00000001011111"\))
				((AFPOINTER)(_string \"00011111011001"\))
				((AFPOINTER1)(_string \"00011111010001"\))
				((FULLPOINTER)(_string \"01111111111001"\))
				((FULLPOINTER1)(_string \"01111111110001"\))
			)
		)
	)
	(_instantiation scuba_vhi_inst 0 173 (_component vhi )
		(_port
			((Z)(scuba_vhi))
		)
		(_use (_entity machxo vhi)
		)
	)
	(_instantiation scuba_vlo_inst 0 176 (_component vlo )
		(_port
			((Z)(scuba_vlo))
		)
		(_use (_entity machxo vlo)
		)
	)
	(_instantiation AERfifo_1_0 0 179 (_component fifo8ka )
		(_generic
			((FULLPOINTER1)(_string \"00000000000000"\))
			((FULLPOINTER)(_string \"11111111111111"\))
			((AFPOINTER1)(_string \"00000000000000"\))
			((AEPOINTER1)(_string \"00000000000000"\))
			((AFPOINTER)(_string \"11111111111111"\))
			((AEPOINTER)(_string \"11111111111111"\))
			((CSDECODE_R)(_string \"11"\))
			((CSDECODE_W)(_string \"11"\))
			((RESETMODE)(_string \"ASYNC"\))
			((REGMODE)(_string \"NOREG"\))
			((DATA_WIDTH_R)((i 9)))
			((DATA_WIDTH_W)((i 9)))
		)
		(_port
			((DI0)(Data(9)))
			((DI1)(Data(10)))
			((DI2)(Data(11)))
			((DI3)(Data(12)))
			((DI4)(Data(13)))
			((DI5)(Data(14)))
			((DI6)(Data(15)))
			((DI7)(scuba_vlo))
			((DI8)(scuba_vlo))
			((DI9)(scuba_vlo))
			((DI10)(scuba_vlo))
			((DI11)(scuba_vlo))
			((DI12)(scuba_vlo))
			((DI13)(scuba_vlo))
			((DI14)(scuba_vlo))
			((DI15)(scuba_vlo))
			((DI16)(scuba_vlo))
			((DI17)(scuba_vlo))
			((DI18)(scuba_vlo))
			((DI19)(scuba_vlo))
			((DI20)(scuba_vlo))
			((DI21)(scuba_vlo))
			((DI22)(scuba_vlo))
			((DI23)(scuba_vlo))
			((DI24)(scuba_vlo))
			((DI25)(scuba_vlo))
			((DI26)(scuba_vlo))
			((DI27)(scuba_vlo))
			((DI28)(scuba_vlo))
			((DI29)(scuba_vlo))
			((DI30)(scuba_vlo))
			((DI31)(scuba_vlo))
			((DI32)(scuba_vlo))
			((DI33)(scuba_vlo))
			((DI34)(scuba_vlo))
			((DI35)(scuba_vlo))
			((FULLI)(Full_int))
			((CSW0)(scuba_vhi))
			((CSW1)(scuba_vhi))
			((EMPTYI)(Empty_int))
			((CSR0)(scuba_vhi))
			((CSR1)(scuba_vhi))
			((WE)(WrEn))
			((RE)(RdEn))
			((CLKW)(WrClock))
			((CLKR)(RdClock))
			((RST)(Reset))
			((RPRST)(RPReset))
			((DO0)(Q(9)))
			((DO1)(Q(10)))
			((DO2)(Q(11)))
			((DO3)(Q(12)))
			((DO4)(Q(13)))
			((DO5)(Q(14)))
			((DO6)(Q(15)))
			((DO7)(_open))
			((DO8)(_open))
			((DO9)(_open))
			((DO10)(_open))
			((DO11)(_open))
			((DO12)(_open))
			((DO13)(_open))
			((DO14)(_open))
			((DO15)(_open))
			((DO16)(_open))
			((DO17)(_open))
			((DO18)(_open))
			((DO19)(_open))
			((DO20)(_open))
			((DO21)(_open))
			((DO22)(_open))
			((DO23)(_open))
			((DO24)(_open))
			((DO25)(_open))
			((DO26)(_open))
			((DO27)(_open))
			((DO28)(_open))
			((DO29)(_open))
			((DO30)(_open))
			((DO31)(_open))
			((DO32)(_open))
			((DO33)(_open))
			((DO34)(_open))
			((DO35)(_open))
			((EF)(_open))
			((AEF)(_open))
			((AFF)(_open))
			((FF)(_open))
		)
		(_use (_entity machxo fifo8ka)
			(_generic
				((DATA_WIDTH_W)((i 9)))
				((DATA_WIDTH_R)((i 9)))
				((REGMODE)(_string \"NOREG"\))
				((RESETMODE)(_string \"ASYNC"\))
				((CSDECODE_W)(_string \"11"\))
				((CSDECODE_R)(_string \"11"\))
				((AEPOINTER)(_string \"11111111111111"\))
				((AEPOINTER1)(_string \"00000000000000"\))
				((AFPOINTER)(_string \"11111111111111"\))
				((AFPOINTER1)(_string \"00000000000000"\))
				((FULLPOINTER)(_string \"11111111111111"\))
				((FULLPOINTER1)(_string \"00000000000000"\))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal Data ~STD_LOGIC_VECTOR{15~downto~0}~12 0 16 (_entity (_in ))))
		(_port (_internal WrClock ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
		(_port (_internal RdClock ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
		(_port (_internal WrEn ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_in ))))
		(_port (_internal RdEn ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_in ))))
		(_port (_internal Reset ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_in ))))
		(_port (_internal RPReset ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal Q ~STD_LOGIC_VECTOR{15~downto~0}~122 0 23 (_entity (_out ))))
		(_port (_internal Empty ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_out ))))
		(_port (_internal Full ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_out ))))
		(_port (_internal AlmostEmpty ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_out ))))
		(_port (_internal AlmostFull ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_out ))))
		(_signal (_internal scuba_vhi ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_signal (_internal Empty_int ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal Full_int ~extieee.std_logic_1164.STD_LOGIC 0 35 (_architecture (_uni ))))
		(_signal (_internal scuba_vlo ~extieee.std_logic_1164.STD_LOGIC 0 36 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~13 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~132 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~134 0 49 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~136 0 50 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~138 0 51 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~1310 0 52 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 53 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1312 0 54 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_type (_internal ~STRING~13 0 55 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_type (_internal ~STRING~1313 0 55 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_process
			(line__211(_architecture 0 0 211 (_assignment (_simple)(_alias((Empty)(Empty_int)))(_target(8))(_sensitivity(13)))))
			(line__212(_architecture 1 0 212 (_assignment (_simple)(_alias((Full)(Full_int)))(_target(9))(_sensitivity(14)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_model . Structure 2 -1
	)
)
I 000033 55 1433 0 structure_con
(_configuration VHDL (structure_con 0 217 (AERfifo))
	(_version v63)
	(_time 1374164196357 2013.07.18 18:16:36)
	(_source (\./../../sourcecode/AERfifo.vhd\))
	(_use (std(standard))(machxo(components))(ieee(std_logic_1164)))
	(_code e5eab2b7e4b3b3f2e0ebf6beb0)
	(_architecture Structure
		(_instantiation AERfifo_0_1
			(_entity machxo fifo8ka V
				(_generic
					((DATA_WIDTH_W)(_code 0))
					((DATA_WIDTH_R)(_code 1))
					((REGMODE)(_code 2))
					((RESETMODE)(_code 3))
					((CSDECODE_W)(_code 4))
					((CSDECODE_R)(_code 5))
					((AEPOINTER)(_code 6))
					((AEPOINTER1)(_code 7))
					((AFPOINTER)(_code 8))
					((AFPOINTER1)(_code 9))
					((FULLPOINTER)(_code 10))
					((FULLPOINTER1)(_code 11))
				)
			)
		)
		(_instantiation scuba_vhi_inst
			(_entity machxo vhi V
			)
		)
		(_instantiation scuba_vlo_inst
			(_entity machxo vlo V
			)
		)
		(_instantiation AERfifo_1_0
			(_entity machxo fifo8ka V
				(_generic
					((DATA_WIDTH_W)(_code 12))
					((DATA_WIDTH_R)(_code 13))
					((REGMODE)(_code 14))
					((RESETMODE)(_code 15))
					((CSDECODE_W)(_code 16))
					((CSDECODE_R)(_code 17))
					((AEPOINTER)(_code 18))
					((AEPOINTER1)(_code 19))
					((AFPOINTER)(_code 20))
					((AFPOINTER1)(_code 21))
					((FULLPOINTER)(_code 22))
					((FULLPOINTER1)(_code 23))
				)
			)
		)
		(_model . Structure_CON__AERfifo__Structure__code__0 24 -1
		)
	)
)
I 000050 55 5069          1374164196429 Structure
(_unit VHDL (clockgen 0 14 (structure 0 24 ))
	(_version v63)
	(_time 1374164196430 2013.07.18 18:16:36)
	(_source (\./../../sourcecode/clockgen.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(machxo(components)))
	(_code 232d752773742135252d617975)
	(_entity
		(_time 1372368067259)
		(_use (std(standard))(ieee(std_logic_1164))(machxo(components)))
	)
	(_component
		(vlo
			(_object
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
			)
		)
		(ehxpllc
			(_object
				(_generic (_internal DUTY ~extSTD.STANDARD.INTEGER 0 36 (_entity -1 )))
				(_generic (_internal PHASEADJ ~extSTD.STANDARD.INTEGER 0 36 (_entity -1 )))
				(_generic (_internal DELAY_CNTL ~STRING~13 0 37 (_entity -1 )))
				(_generic (_internal CLKOK_DIV ~extSTD.STANDARD.INTEGER 0 37 (_entity -1 )))
				(_generic (_internal FDEL ~extSTD.STANDARD.INTEGER 0 38 (_entity -1 )))
				(_generic (_internal CLKFB_DIV ~extSTD.STANDARD.INTEGER 0 38 (_entity -1 )))
				(_generic (_internal CLKOP_DIV ~extSTD.STANDARD.INTEGER 0 39 (_entity -1 )))
				(_generic (_internal CLKI_DIV ~extSTD.STANDARD.INTEGER 0 39 (_entity -1 )))
				(_port (_internal CLKI ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ))))
				(_port (_internal CLKFB ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ))))
				(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ))))
				(_port (_internal DDAMODE ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_in ))))
				(_port (_internal DDAIZR ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_in ))))
				(_port (_internal DDAILAG ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_in ))))
				(_port (_internal DDAIDEL0 ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ))))
				(_port (_internal DDAIDEL1 ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ))))
				(_port (_internal DDAIDEL2 ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ))))
				(_port (_internal CLKOP ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_out ))))
				(_port (_internal CLKOS ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_out ))))
				(_port (_internal CLKOK ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_out ))))
				(_port (_internal CLKINTFB ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_out ))))
				(_port (_internal LOCK ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_out ))))
			)
		)
	)
	(_instantiation scuba_vlo_inst 0 79 (_component vlo )
		(_port
			((Z)(scuba_vlo))
		)
		(_use (_entity machxo vlo)
		)
	)
	(_instantiation PLLCInst_0 0 82 (_component ehxpllc )
		(_generic
			((DUTY)((i 4)))
			((PHASEADJ)((i 0)))
			((DELAY_CNTL)(_string \"STATIC"\))
			((CLKOK_DIV)((i 2)))
			((FDEL)((i 0)))
			((CLKFB_DIV)((i 3)))
			((CLKOP_DIV)((i 8)))
			((CLKI_DIV)((i 1)))
		)
		(_port
			((CLKI)(CLK))
			((CLKFB)(CLKOP_t))
			((RST)(RESET))
			((DDAMODE)(scuba_vlo))
			((DDAIZR)(scuba_vlo))
			((DDAILAG)(scuba_vlo))
			((DDAIDEL0)(scuba_vlo))
			((DDAIDEL1)(scuba_vlo))
			((DDAIDEL2)(scuba_vlo))
			((CLKOP)(CLKOP_t))
			((CLKOS)(_open))
			((CLKOK)(_open))
			((CLKINTFB)(_open))
			((LOCK)(LOCK))
		)
		(_use (_entity machxo ehxpllc)
			(_generic
				((CLKI_DIV)((i 1)))
				((CLKFB_DIV)((i 3)))
				((CLKOP_DIV)((i 8)))
				((CLKOK_DIV)((i 2)))
				((PHASEADJ)((i 0)))
				((FDEL)((i 0)))
				((DUTY)((i 4)))
				((DELAY_CNTL)(_string \"STATIC"\))
			)
			(_port
				((clki)(CLKI))
				((clkfb)(CLKFB))
				((rst)(RST))
				((ddamode)(DDAMODE))
				((ddaizr)(DDAIZR))
				((ddailag)(DDAILAG))
				((ddaidel0)(DDAIDEL0))
				((ddaidel1)(DDAIDEL1))
				((ddaidel2)(DDAIDEL2))
				((clkos)(CLKOS))
				((clkop)(CLKOP))
				((clkok)(CLKOK))
				((lock)(LOCK))
				((clkintfb)(CLKINTFB))
			)
		)
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
		(_port (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
		(_port (_internal CLKOP ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_out ))))
		(_port (_internal LOCK ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_out ))))
		(_signal (_internal scuba_vlo ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ))))
		(_signal (_internal CLKOP_t ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_type (_internal ~STRING~13 0 37 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_process
			(line__94(_architecture 0 0 94 (_assignment (_simple)(_alias((CLKOP)(CLKOP_t)))(_target(2))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
	)
	(_model . Structure 1 -1
	)
)
I 000033 55 1120 0 structure_con
(_configuration VHDL (structure_con 0 99 (clockgen))
	(_version v63)
	(_time 1374164196438 2013.07.18 18:16:36)
	(_source (\./../../sourcecode/clockgen.vhd\))
	(_use (std(standard))(machxo(components))(ieee(std_logic_1164)))
	(_code 333c6537346565243632206866)
	(_architecture Structure
		(_instantiation scuba_vlo_inst
			(_entity machxo vlo V
			)
		)
		(_instantiation PLLCInst_0
			(_entity machxo ehxpllc V
				(_generic
					((CLKI_DIV)(_code 0))
					((CLKFB_DIV)(_code 1))
					((CLKOP_DIV)(_code 2))
					((CLKOK_DIV)(_code 3))
					((PHASEADJ)(_code 4))
					((FDEL)(_code 5))
					((DUTY)(_code 6))
					((DELAY_CNTL)(_code 7))
				)
				(_port
					((clki)(CLKI))
					((clkfb)(CLKFB))
					((rst)(RST))
					((ddamode)(DDAMODE))
					((ddaizr)(DDAIZR))
					((ddailag)(DDAILAG))
					((ddaidel0)(DDAIDEL0))
					((ddaidel1)(DDAIDEL1))
					((ddaidel2)(DDAIDEL2))
					((clkos)(CLKOS))
					((clkop)(CLKOP))
					((clkok)(CLKOK))
					((lock)(LOCK))
					((clkintfb)(CLKINTFB))
				)
			)
		)
		(_model . Structure_CON__clockgen__Structure__code__0 8 -1
		)
	)
)
I 000051 55 1879          1374164196496 Behavioral
(_unit VHDL (earlypakettimer 0 25 (behavioral 0 33 ))
	(_version v63)
	(_time 1374164196497 2013.07.18 18:16:36)
	(_source (\./../../sourcecode/earlyPaketTimer.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 717f2170712727672176682a20)
	(_entity
		(_time 1372368067550)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in )(_event))))
		(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in ))))
		(_port (_internal ClearxSI ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal TimerExpiredxSO ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{20~downto~0}~13 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 20)(i 0))))))
		(_signal (_internal CountxDN ~STD_LOGIC_VECTOR{20~downto~0}~13 0 36 (_architecture (_uni ))))
		(_signal (_internal CountxDP ~STD_LOGIC_VECTOR{20~downto~0}~13 0 36 (_architecture (_uni ))))
		(_process
			(p_memless(_architecture 0 0 41 (_process (_simple)(_target(3)(4))(_sensitivity(2)(5)))))
			(p_memoryzing(_architecture 1 0 55 (_process (_target(5))(_sensitivity(0)(1)(4))(_dssslsensitivity 2))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 33686018 2 )
	)
	(_model . Behavioral 2 -1
	)
)
I 000051 55 2661          1374164196553 Behavioral
(_unit VHDL (cdvsresetstatemachine 0 25 (behavioral 0 37 ))
	(_version v63)
	(_time 1374164196554 2013.07.18 18:16:36)
	(_source (\./../../sourcecode/cDVSResetStateMachine.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code a0aef6f7a4f6f2b7a5a1b2faf4)
	(_entity
		(_time 1372368070692)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in )(_event))))
		(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in ))))
		(_port (_internal AERackxSBI ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal RxcolGxSI ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal cDVSresetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal CDVSresetxRBO ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ))))
		(_type (_internal state 0 38 (_enum1 stidle stevent stresetcdvs (_to (i 0)(i 2)))))
		(_signal (_internal StatexDP state 0 42 (_architecture (_uni ))))
		(_signal (_internal StatexDN state 0 42 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{18~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 18)(i 0))))))
		(_signal (_internal CountxDP ~STD_LOGIC_VECTOR{18~downto~0}~13 0 45 (_architecture (_uni ))))
		(_signal (_internal CountxDN ~STD_LOGIC_VECTOR{18~downto~0}~13 0 45 (_architecture (_uni ))))
		(_constant (_internal waitTime ~extSTD.STANDARD.INTEGER 0 47 (_architecture ((i 30)))))
		(_constant (_internal idleTime ~extSTD.STANDARD.INTEGER 0 48 (_architecture ((i 200000)))))
		(_process
			(p_memless(_architecture 0 0 53 (_process (_simple)(_target(7)(9)(5))(_sensitivity(6)(8)(2)(4)))))
			(p_memoryzing(_architecture 1 0 105 (_process (_target(6)(8))(_sensitivity(0)(1)(7)(9))(_dssslsensitivity 2))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_static
		(33686018 33686018 33686018 33686018 131586 )
		(33686018 33686018 33686018 33686018 131586 )
		(33686018 33686018 33686018 33686018 131586 )
		(33686018 33686018 33686018 33686018 131586 )
	)
	(_model . Behavioral 2 -1
	)
)
I 000051 55 1674          1374164196773 Behavioral
(_unit VHDL (adcvalueready 0 25 (behavioral 0 36 ))
	(_version v63)
	(_time 1374164196774 2013.07.18 18:16:36)
	(_source (\./../../sourcecode/ADCvalueReady.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 7a742d7b2f2d2d6d78746b2078)
	(_entity
		(_time 1372368070373)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in )(_event))))
		(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in ))))
		(_port (_internal RegisterWritexEI ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal ReadValuexEI ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal ValueReadyxSO ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
		(_type (_internal state 0 37 (_enum1 stidle stadcvalueready stread stadcvalueready2 (_to (i 0)(i 3)))))
		(_signal (_internal StatexDP state 0 40 (_architecture (_uni ))))
		(_signal (_internal StatexDN state 0 40 (_architecture (_uni ))))
		(_process
			(p_memless(_architecture 0 0 44 (_process (_simple)(_target(6)(4))(_sensitivity(5)(2)(3)))))
			(p_memoryzing(_architecture 1 0 78 (_process (_target(5))(_sensitivity(0)(1)(6))(_dssslsensitivity 2))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Behavioral 2 -1
	)
)
I 000051 55 45678         1374164197107 Structural
(_unit VHDL (usbaer_top_level 0 26 (structural 0 102 ))
	(_version v63)
	(_time 1374164197108 2013.07.18 18:16:37)
	(_source (\./../../sourcecode/USBAER_top_level.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_code d1dfd482d38687c7d0d585d5c388d6)
	(_entity
		(_time 1372368069749)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(clockgen
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 136 (_entity (_in ))))
				(_port (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 137 (_entity (_in ))))
				(_port (_internal CLKOP ~extieee.std_logic_1164.STD_LOGIC 0 138 (_entity (_out ))))
				(_port (_internal LOCK ~extieee.std_logic_1164.STD_LOGIC 0 139 (_entity (_out ))))
			)
		)
		(shiftRegister
			(_object
				(_generic (_internal width ~extSTD.STANDARD.NATURAL 0 124 (_entity -1 )))
				(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 126 (_entity (_in ))))
				(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 127 (_entity (_in ))))
				(_port (_internal LatchxEI ~extieee.std_logic_1164.STD_LOGIC 0 128 (_entity (_in ))))
				(_port (_internal DxDI ~extieee.std_logic_1164.STD_LOGIC 0 129 (_entity (_in ))))
				(_port (_internal QxDO ~extieee.std_logic_1164.STD_LOGIC 0 130 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{width-1~downto~0}~13 0 131 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 52 )(i 0))))))
				(_port (_internal DataOutxDO ~STD_LOGIC_VECTOR{width-1~downto~0}~13 0 131 (_entity (_out ))))
			)
		)
		(AERfifo
			(_object
				(_port (_internal Data ~STD_LOGIC_VECTOR{15~downto~0}~1320 0 267 (_entity (_in ))))
				(_port (_internal WrClock ~extieee.std_logic_1164.STD_LOGIC 0 268 (_entity (_in ))))
				(_port (_internal RdClock ~extieee.std_logic_1164.STD_LOGIC 0 269 (_entity (_in ))))
				(_port (_internal WrEn ~extieee.std_logic_1164.STD_LOGIC 0 270 (_entity (_in ))))
				(_port (_internal RdEn ~extieee.std_logic_1164.STD_LOGIC 0 271 (_entity (_in ))))
				(_port (_internal Reset ~extieee.std_logic_1164.STD_LOGIC 0 272 (_entity (_in ))))
				(_port (_internal RPReset ~extieee.std_logic_1164.STD_LOGIC 0 273 (_entity (_in ))))
				(_port (_internal Q ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 274 (_entity (_out ))))
				(_port (_internal Empty ~extieee.std_logic_1164.STD_LOGIC 0 275 (_entity (_out ))))
				(_port (_internal Full ~extieee.std_logic_1164.STD_LOGIC 0 276 (_entity (_out ))))
				(_port (_internal AlmostEmpty ~extieee.std_logic_1164.STD_LOGIC 0 277 (_entity (_out ))))
				(_port (_internal AlmostFull ~extieee.std_logic_1164.STD_LOGIC 0 278 (_entity (_out ))))
			)
		)
		(wordRegister
			(_object
				(_generic (_internal width ~extSTD.STANDARD.NATURAL 0 230 (_entity -1 ((i 14)))))
				(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 232 (_entity (_in ))))
				(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 233 (_entity (_in ))))
				(_port (_internal WriteEnablexEI ~extieee.std_logic_1164.STD_LOGIC 0 234 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{width-1~downto~0}~1314 0 235 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 53 )(i 0))))))
				(_port (_internal DataInxDI ~STD_LOGIC_VECTOR{width-1~downto~0}~1314 0 235 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{width-1~downto~0}~1316 0 236 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 54 )(i 0))))))
				(_port (_internal DataOutxDO ~STD_LOGIC_VECTOR{width-1~downto~0}~1316 0 236 (_entity (_out ))))
			)
		)
		(earlyPaketTimer
			(_object
				(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 259 (_entity (_in ))))
				(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 260 (_entity (_in ))))
				(_port (_internal ClearxSI ~extieee.std_logic_1164.STD_LOGIC 0 261 (_entity (_in ))))
				(_port (_internal TimerExpiredxSO ~extieee.std_logic_1164.STD_LOGIC 0 262 (_entity (_out ))))
			)
		)
		(eventCounter
			(_object
				(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 241 (_entity (_in ))))
				(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 242 (_entity (_in ))))
				(_port (_internal ClearxSI ~extieee.std_logic_1164.STD_LOGIC 0 243 (_entity (_in ))))
				(_port (_internal IncrementxSI ~extieee.std_logic_1164.STD_LOGIC 0 244 (_entity (_in ))))
				(_port (_internal OverflowxSO ~extieee.std_logic_1164.STD_LOGIC 0 245 (_entity (_out ))))
			)
		)
		(timestampCounter
			(_object
				(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 250 (_entity (_in ))))
				(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 251 (_entity (_in ))))
				(_port (_internal IncrementxSI ~extieee.std_logic_1164.STD_LOGIC 0 252 (_entity (_in ))))
				(_port (_internal OverflowxSO ~extieee.std_logic_1164.STD_LOGIC 0 253 (_entity (_out ))))
				(_port (_internal DataxDO ~STD_LOGIC_VECTOR{13~downto~0}~1318 0 254 (_entity (_out ))))
			)
		)
		(synchronizerStateMachine
			(_object
				(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 154 (_entity (_in ))))
				(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 155 (_entity (_in ))))
				(_port (_internal RunxSI ~extieee.std_logic_1164.STD_LOGIC 0 156 (_entity (_in ))))
				(_port (_internal ConfigxSI ~extieee.std_logic_1164.STD_LOGIC 0 157 (_entity (_in ))))
				(_port (_internal SyncInxABI ~extieee.std_logic_1164.STD_LOGIC 0 158 (_entity (_in ))))
				(_port (_internal SyncOutxSBO ~extieee.std_logic_1164.STD_LOGIC 0 159 (_entity (_out ))))
				(_port (_internal TriggerxSO ~extieee.std_logic_1164.STD_LOGIC 0 160 (_entity (_out ))))
				(_port (_internal HostResetTimestampxSI ~extieee.std_logic_1164.STD_LOGIC 0 161 (_entity (_in ))))
				(_port (_internal ResetTimestampxSBO ~extieee.std_logic_1164.STD_LOGIC 0 162 (_entity (_out ))))
				(_port (_internal IncrementCounterxSO ~extieee.std_logic_1164.STD_LOGIC 0 163 (_entity (_out ))))
			)
		)
		(fifoStatemachine
			(_object
				(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 106 (_entity (_in ))))
				(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 107 (_entity (_in ))))
				(_port (_internal RunxSI ~extieee.std_logic_1164.STD_LOGIC 0 108 (_entity (_in ))))
				(_port (_internal FifoTransactionxSO ~extieee.std_logic_1164.STD_LOGIC 0 109 (_entity (_out ))))
				(_port (_internal FX2FifoInFullxSBI ~extieee.std_logic_1164.STD_LOGIC 0 110 (_entity (_in ))))
				(_port (_internal FifoEmptyxSI ~extieee.std_logic_1164.STD_LOGIC 0 111 (_entity (_in ))))
				(_port (_internal FifoReadxEO ~extieee.std_logic_1164.STD_LOGIC 0 112 (_entity (_out ))))
				(_port (_internal FX2FifoWritexEBO ~extieee.std_logic_1164.STD_LOGIC 0 113 (_entity (_out ))))
				(_port (_internal FX2FifoPktEndxSBO ~extieee.std_logic_1164.STD_LOGIC 0 114 (_entity (_out ))))
				(_port (_internal FX2FifoAddressxDO ~STD_LOGIC_VECTOR{1~downto~0}~13 0 115 (_entity (_out ))))
				(_port (_internal IncEventCounterxSO ~extieee.std_logic_1164.STD_LOGIC 0 116 (_entity (_out ))))
				(_port (_internal ResetEventCounterxSO ~extieee.std_logic_1164.STD_LOGIC 0 117 (_entity (_out ))))
				(_port (_internal ResetEarlyPaketTimerxSO ~extieee.std_logic_1164.STD_LOGIC 0 118 (_entity (_out ))))
				(_port (_internal EarlyPaketTimerOverflowxSI ~extieee.std_logic_1164.STD_LOGIC 0 119 (_entity (_in ))))
			)
		)
		(monitorStateMachine
			(_object
				(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 168 (_entity (_in ))))
				(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 169 (_entity (_in ))))
				(_port (_internal AERREQxSBI ~extieee.std_logic_1164.STD_LOGIC 0 170 (_entity (_in ))))
				(_port (_internal AERACKxSBO ~extieee.std_logic_1164.STD_LOGIC 0 171 (_entity (_out ))))
				(_port (_internal XxDI ~extieee.std_logic_1164.STD_LOGIC 0 172 (_entity (_in ))))
				(_port (_internal UseLongAckxSI ~extieee.std_logic_1164.STD_LOGIC 0 173 (_entity (_in ))))
				(_port (_internal FifoFullxSI ~extieee.std_logic_1164.STD_LOGIC 0 174 (_entity (_in ))))
				(_port (_internal FifoWritexEO ~extieee.std_logic_1164.STD_LOGIC 0 175 (_entity (_out ))))
				(_port (_internal TimestampRegWritexEO ~extieee.std_logic_1164.STD_LOGIC 0 176 (_entity (_out ))))
				(_port (_internal AddressRegWritexEO ~extieee.std_logic_1164.STD_LOGIC 0 177 (_entity (_out ))))
				(_port (_internal AddressTimestampSelectxSO ~STD_LOGIC_VECTOR{1~downto~0}~132 0 178 (_entity (_out ))))
				(_port (_internal ADCvalueReadyxSI ~extieee.std_logic_1164.STD_LOGIC 0 179 (_entity (_in ))))
				(_port (_internal ReadADCvaluexEO ~extieee.std_logic_1164.STD_LOGIC 0 180 (_entity (_out ))))
				(_port (_internal TimestampOverflowxSI ~extieee.std_logic_1164.STD_LOGIC 0 181 (_entity (_in ))))
				(_port (_internal TriggerxSI ~extieee.std_logic_1164.STD_LOGIC 0 182 (_entity (_in ))))
				(_port (_internal AddressMSBxDO ~STD_LOGIC_VECTOR{1~downto~0}~134 0 183 (_entity (_out ))))
				(_port (_internal ResetTimestampxSBI ~extieee.std_logic_1164.STD_LOGIC 0 184 (_entity (_in ))))
			)
		)
		(ADCStateMachine
			(_object
				(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 190 (_entity (_in ))))
				(_port (_internal ADCclockxCO ~extieee.std_logic_1164.STD_LOGIC 0 191 (_entity (_out ))))
				(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 192 (_entity (_in ))))
				(_port (_internal ADCwordxDI ~STD_LOGIC_VECTOR{9~downto~0}~13 0 193 (_entity (_in ))))
				(_port (_internal ADCoutxDO ~STD_LOGIC_VECTOR{13~downto~0}~13 0 194 (_entity (_out ))))
				(_port (_internal ADCoexEBO ~extieee.std_logic_1164.STD_LOGIC 0 195 (_entity (_out ))))
				(_port (_internal ADCstbyxEO ~extieee.std_logic_1164.STD_LOGIC 0 196 (_entity (_out ))))
				(_port (_internal ADCovrxSI ~extieee.std_logic_1164.STD_LOGIC 0 197 (_entity (_in ))))
				(_port (_internal RegisterWritexEO ~extieee.std_logic_1164.STD_LOGIC 0 198 (_entity (_out ))))
				(_port (_internal SRLatchxEI ~extieee.std_logic_1164.STD_LOGIC 0 199 (_entity (_in ))))
				(_port (_internal RunADCxSI ~extieee.std_logic_1164.STD_LOGIC 0 200 (_entity (_in ))))
				(_port (_internal ExposurexDI ~STD_LOGIC_VECTOR{15~downto~0}~13 0 201 (_entity (_in ))))
				(_port (_internal ColSettlexDI ~STD_LOGIC_VECTOR{15~downto~0}~136 0 202 (_entity (_in ))))
				(_port (_internal RowSettlexDI ~STD_LOGIC_VECTOR{15~downto~0}~138 0 203 (_entity (_in ))))
				(_port (_internal ResSettlexDI ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 204 (_entity (_in ))))
				(_port (_internal FramePeriodxDI ~STD_LOGIC_VECTOR{15~downto~0}~1312 0 205 (_entity (_in ))))
				(_port (_internal SBRet10xEI ~extieee.std_logic_1164.STD_LOGIC 0 206 (_entity (_in ))))
				(_port (_internal TestPixelxEI ~extieee.std_logic_1164.STD_LOGIC 0 207 (_entity (_in ))))
				(_port (_internal ExtTriggerxEI ~extieee.std_logic_1164.STD_LOGIC 0 208 (_entity (_in ))))
				(_port (_internal CDVSTestSRRowInxSO ~extieee.std_logic_1164.STD_LOGIC 0 209 (_entity (_out ))))
				(_port (_internal CDVSTestSRRowClockxSO ~extieee.std_logic_1164.STD_LOGIC 0 210 (_entity (_out ))))
				(_port (_internal CDVSTestSRColInxSO ~extieee.std_logic_1164.STD_LOGIC 0 211 (_entity (_out ))))
				(_port (_internal CDVSTestSRColClockxSO ~extieee.std_logic_1164.STD_LOGIC 0 212 (_entity (_out ))))
				(_port (_internal CDVSTestColMode0xSO ~extieee.std_logic_1164.STD_LOGIC 0 213 (_entity (_out ))))
				(_port (_internal CDVSTestColMode1xSO ~extieee.std_logic_1164.STD_LOGIC 0 214 (_entity (_out ))))
				(_port (_internal CDVSTestApsTxGatexSO ~extieee.std_logic_1164.STD_LOGIC 0 215 (_entity (_out ))))
				(_port (_internal ADCStateOutputLEDxSO ~extieee.std_logic_1164.STD_LOGIC 0 216 (_entity (_out ))))
			)
		)
		(ADCvalueReady
			(_object
				(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 221 (_entity (_in ))))
				(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 222 (_entity (_in ))))
				(_port (_internal RegisterWritexEI ~extieee.std_logic_1164.STD_LOGIC 0 223 (_entity (_in ))))
				(_port (_internal ReadValuexEI ~extieee.std_logic_1164.STD_LOGIC 0 224 (_entity (_in ))))
				(_port (_internal ValueReadyxSO ~extieee.std_logic_1164.STD_LOGIC 0 225 (_entity (_out ))))
			)
		)
		(cDVSResetStateMachine
			(_object
				(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 144 (_entity (_in ))))
				(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 145 (_entity (_in ))))
				(_port (_internal AERackxSBI ~extieee.std_logic_1164.STD_LOGIC 0 146 (_entity (_in ))))
				(_port (_internal RxcolGxSI ~extieee.std_logic_1164.STD_LOGIC 0 147 (_entity (_in ))))
				(_port (_internal cDVSresetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 148 (_entity (_in ))))
				(_port (_internal CDVSresetxRBO ~extieee.std_logic_1164.STD_LOGIC 0 149 (_entity (_out ))))
			)
		)
	)
	(_instantiation uClockGen 0 392 (_component clockgen )
		(_port
			((CLK)(IFClockxCI))
			((RESET)(ResetxR))
			((CLKOP)(ClockxC))
			((LOCK)(LockxS))
		)
		(_use (_entity . clockgen)
		)
	)
	(_instantiation shiftRegister_1 0 414 (_component shiftRegister )
		(_generic
			((width)((i 96)))
		)
		(_port
			((ClockxCI)(SRClockxC))
			((ResetxRBI)(ResetxRB))
			((LatchxEI)(SRLatchxE))
			((DxDI)(SRinxD))
			((QxDO)(SRoutxD))
			((DataOutxDO)(SRDataOutxD))
		)
		(_use (_entity . shiftRegister)
			(_generic
				((width)((i 96)))
			)
			(_port
				((ClockxCI)(ClockxCI))
				((ResetxRBI)(ResetxRBI))
				((LatchxEI)(LatchxEI))
				((DxDI)(DxDI))
				((QxDO)(QxDO))
				((DataOutxDO)(DataOutxDO))
			)
		)
	)
	(_instantiation uFifo 0 433 (_component AERfifo )
		(_port
			((Data)(FifoDataInxD))
			((WrClock)(ClockxC))
			((RdClock)(IfClockxC))
			((WrEn)(FifoWritexE))
			((RdEn)(FifoReadxE))
			((Reset)(ResetxR))
			((RPReset)(ResetxR))
			((Q)(FifoDataOutxD))
			((Empty)(FifoEmptyxS))
			((Full)(FifoFullxS))
			((AlmostEmpty)(FifoAlmostEmptyxS))
			((AlmostFull)(FifoAlmostFullxS))
		)
		(_use (_entity . AERfifo)
		)
	)
	(_instantiation uMonitorAddressRegister 0 450 (_component wordRegister )
		(_generic
			((width)((i 10)))
		)
		(_port
			((ClockxCI)(ClockxC))
			((ResetxRBI)(ResetxRB))
			((WriteEnablexEI)(AddressRegWritexE))
			((DataInxDI)(AERMonitorAddressxDI))
			((DataOutxDO)(AddressRegOutxD))
		)
		(_use (_entity . wordRegister)
			(_generic
				((width)((i 10)))
			)
			(_port
				((ClockxCI)(ClockxCI))
				((ResetxRBI)(ResetxRBI))
				((WriteEnablexEI)(WriteEnablexEI))
				((DataInxDI)(DataInxDI))
				((DataOutxDO)(DataOutxDO))
			)
		)
	)
	(_instantiation uMonitorTimestampRegister 0 460 (_component wordRegister )
		(_generic
			((width)((i 14)))
		)
		(_port
			((ClockxCI)(ClockxC))
			((ResetxRBI)(ResetxRB))
			((WriteEnablexEI)(TimestampRegWritexE))
			((DataInxDI)(ActualTimestampxD))
			((DataOutxDO)(MonitorTimestampxD))
		)
		(_use (_entity . wordRegister)
			(_generic
				((width)((i 14)))
			)
			(_port
				((ClockxCI)(ClockxCI))
				((ResetxRBI)(ResetxRBI))
				((WriteEnablexEI)(WriteEnablexEI))
				((DataInxDI)(DataInxDI))
				((DataOutxDO)(DataOutxDO))
			)
		)
	)
	(_instantiation uADCRegister 0 470 (_component wordRegister )
		(_generic
			((width)((i 14)))
		)
		(_port
			((ClockxCI)(IfClockxC))
			((ResetxRBI)(ResetxRB))
			((WriteEnablexEI)(ADCregWritexE))
			((DataInxDI)(ADCregInxD))
			((DataOutxDO)(ADCregOutxD))
		)
		(_use (_entity . wordRegister)
			(_generic
				((width)((i 14)))
			)
			(_port
				((ClockxCI)(ClockxCI))
				((ResetxRBI)(ResetxRBI))
				((WriteEnablexEI)(WriteEnablexEI))
				((DataInxDI)(DataInxDI))
				((DataOutxDO)(DataOutxDO))
			)
		)
	)
	(_instantiation uEarlyPaketTimer 0 482 (_component earlyPaketTimer )
		(_port
			((ClockxCI)(ClockxC))
			((ResetxRBI)(ResetxRB))
			((ClearxSI)(ResetEarlyPaketTimerxS))
			((TimerExpiredxSO)(EarlyPaketTimerOverflowxS))
		)
		(_use (_entity . earlyPaketTimer)
		)
	)
	(_instantiation uEventCounter 0 489 (_component eventCounter )
		(_port
			((ClockxCI)(ClockxC))
			((ResetxRBI)(ResetxRB))
			((ClearxSI)(ResetEventCounterxS))
			((IncrementxSI)(IncEventCounterxS))
			((OverflowxSO)(ECResetEarlyPaketTimerxS))
		)
		(_use (_entity . eventCounter)
		)
	)
	(_instantiation uTimestampCounter 0 497 (_component timestampCounter )
		(_port
			((ClockxCI)(ClockxC))
			((ResetxRBI)(CounterResetxRB))
			((IncrementxSI)(IncxS))
			((OverflowxSO)(TimestampOverflowxS))
			((DataxDO)(ActualTimestampxD))
		)
		(_use (_entity . timestampCounter)
		)
	)
	(_instantiation uSynchronizerStateMachine_1 0 505 (_component synchronizerStateMachine )
		(_port
			((ClockxCI)(ClockxC))
			((ResetxRBI)(ResetxRB))
			((RunxSI)(RunxS))
			((ConfigxSI)(TimestampMasterxS))
			((SyncInxABI)(SyncInxAB))
			((SyncOutxSBO)(SyncOutxSB))
			((TriggerxSO)(TriggerxS))
			((HostResetTimestampxSI)(HostResetTimestampxS))
			((ResetTimestampxSBO)(SynchronizerResetTimestampxSB))
			((IncrementCounterxSO)(IncxS))
		)
		(_use (_entity . synchronizerStateMachine)
		)
	)
	(_instantiation fifoStatemachine_1 0 520 (_component fifoStatemachine )
		(_port
			((ClockxCI)(IfClockxC))
			((ResetxRBI)(ResetxRB))
			((RunxSI)(RunxS))
			((FifoTransactionxSO)(FifoTransactionxS))
			((FX2FifoInFullxSBI)(FX2FifoInFullxSBI))
			((FifoEmptyxSI)(FifoEmptyxS))
			((FifoReadxEO)(FifoReadxE))
			((FX2FifoWritexEBO)(FX2FifoWritexEB))
			((FX2FifoPktEndxSBO)(FX2FifoPktEndxSB))
			((FX2FifoAddressxDO)(FX2FifoAddressxDO))
			((IncEventCounterxSO)(IncEventCounterxS))
			((ResetEventCounterxSO)(ResetEventCounterxS))
			((ResetEarlyPaketTimerxSO)(SMResetEarlyPaketTimerxS))
			((EarlyPaketTimerOverflowxSI)(EarlyPaketTimerOverflowxS))
		)
		(_use (_entity . fifoStatemachine)
		)
	)
	(_instantiation monitorStateMachine_1 0 537 (_component monitorStateMachine )
		(_port
			((ClockxCI)(ClockxC))
			((ResetxRBI)(ResetxRB))
			((AERREQxSBI)(AERREQxSB))
			((AERACKxSBO)(AERMonitorACKxSB))
			((XxDI)(AERMonitorAddressxDI(9)))
			((UseLongAckxSI)(UseLongAckxS))
			((FifoFullxSI)(FifoFullxS))
			((FifoWritexEO)(FifoWritexE))
			((TimestampRegWritexEO)(TimestampRegWritexE))
			((AddressRegWritexEO)(AddressRegWritexE))
			((AddressTimestampSelectxSO)(AddressTimestampSelectxS))
			((ADCvalueReadyxSI)(ADCvalueReadyxS))
			((ReadADCvaluexEO)(ReadADCvaluexE))
			((TimestampOverflowxSI)(TimestampOverflowxS))
			((TriggerxSI)(TriggerxS))
			((AddressMSBxDO)(AddressMSBxD))
			((ResetTimestampxSBI)(SynchronizerResetTimestampxSB))
		)
		(_use (_entity . monitorStateMachine)
		)
	)
	(_instantiation ADCStateMachine_1 0 557 (_component ADCStateMachine )
		(_port
			((ClockxCI)(IfClockxC))
			((ADCclockxCO)(ADCclockxC))
			((ResetxRBI)(ADCsmRstxE))
			((ADCwordxDI)(ADCwordxDI))
			((ADCoutxDO)(ADCdataxD))
			((ADCoexEBO)(ADCoexEB))
			((ADCstbyxEO)(ADCstbyxE))
			((ADCovrxSI)(ADCovrxS))
			((RegisterWritexEO)(ADCregWritexE))
			((SRLatchxEI)(SRLatchxE))
			((RunADCxSI)(RunADCxS))
			((ExposurexDI)(ExposurexD))
			((ColSettlexDI)(ColSettlexD))
			((RowSettlexDI)(RowSettlexD))
			((ResSettlexDI)(ResSettlexD))
			((FramePeriodxDI)(FramePeriodxD))
			((SBRet10xEI)(SBRet10xE))
			((TestPixelxEI)(TestPixelxE))
			((ExtTriggerxEI)(ExtTriggerxE))
			((CDVSTestSRRowInxSO)(CDVSTestSRRowInxS))
			((CDVSTestSRRowClockxSO)(CDVSTestSRRowClockxS))
			((CDVSTestSRColInxSO)(CDVSTestSRColInxS))
			((CDVSTestSRColClockxSO)(CDVSTestSRColClockxS))
			((CDVSTestColMode0xSO)(CDVSTestColMode0xS))
			((CDVSTestColMode1xSO)(CDVSTestColMode1xS))
			((CDVSTestApsTxGatexSO)(CDVSTestApsTxGatexS))
			((ADCStateOutputLEDxSO)(ADCStateOutputLEDxS))
		)
		(_use (_entity . ADCStateMachine)
			(_port
				((ClockxCI)(ClockxCI))
				((ADCclockxCO)(ADCclockxCO))
				((ResetxRBI)(ResetxRBI))
				((ADCwordxDI)(ADCwordxDI))
				((ADCoutxDO)(ADCoutxDO))
				((ADCstbyxEO)(ADCstbyxEO))
				((ADCoexEBO)(ADCoexEBO))
				((ADCovrxSI)(ADCovrxSI))
				((RegisterWritexEO)(RegisterWritexEO))
				((SRLatchxEI)(SRLatchxEI))
				((RunADCxSI)(RunADCxSI))
				((ExposurexDI)(ExposurexDI))
				((ColSettlexDI)(ColSettlexDI))
				((RowSettlexDI)(RowSettlexDI))
				((ResSettlexDI)(ResSettlexDI))
				((FramePeriodxDI)(FramePeriodxDI))
				((SBRet10xEI)(SBRet10xEI))
				((TestPixelxEI)(TestPixelxEI))
				((ExtTriggerxEI)(ExtTriggerxEI))
				((CDVSTestSRRowInxSO)(CDVSTestSRRowInxSO))
				((CDVSTestSRRowClockxSO)(CDVSTestSRRowClockxSO))
				((CDVSTestSRColInxSO)(CDVSTestSRColInxSO))
				((CDVSTestSRColClockxSO)(CDVSTestSRColClockxSO))
				((CDVSTestColMode0xSO)(CDVSTestColMode0xSO))
				((CDVSTestColMode1xSO)(CDVSTestColMode1xSO))
				((CDVSTestApsTxGatexSO)(CDVSTestApsTxGatexSO))
				((ADCStateOutputLEDxSO)(ADCStateOutputLEDxSO))
			)
		)
	)
	(_instantiation ADCvalueReady_1 0 591 (_component ADCvalueReady )
		(_port
			((ClockxCI)(ClockxC))
			((ResetxRBI)(ResetxRB))
			((RegisterWritexEI)(ADCregWritexE))
			((ReadValuexEI)(ReadADCvaluexE))
			((ValueReadyxSO)(ADCvalueReadyxS))
		)
		(_use (_entity . ADCvalueReady)
		)
	)
	(_instantiation cDVSResetStateMachine_1 0 599 (_component cDVSResetStateMachine )
		(_port
			((ClockxCI)(ClockxC))
			((ResetxRBI)(ResetxRB))
			((AERackxSBI)(AERREQxSB))
			((RxcolGxSI)(RxcolGxS))
			((cDVSresetxRBI)(PE3xSI))
			((CDVSresetxRBO)(CDVSTestPeriodicChipResetxRB))
		)
		(_use (_entity . cDVSResetStateMachine)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal FX2FifoDataxDIO ~STD_LOGIC_VECTOR{15~downto~0}~12 0 29 (_entity (_out ))))
		(_port (_internal FX2FifoInFullxSBI ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal FX2FifoWritexEBO ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_port (_internal FX2FifoReadxEBO ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
		(_port (_internal FX2FifoPktEndxSBO ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal FX2FifoAddressxDO ~STD_LOGIC_VECTOR{1~downto~0}~12 0 35 (_entity (_out ))))
		(_port (_internal IfClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_in ))))
		(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ))))
		(_port (_internal Sync1xABI ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_in ))))
		(_port (_internal SynchOutxSBO ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_out ))))
		(_port (_internal PC0xSIO ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_inout ))))
		(_port (_internal PC1xSIO ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_inout ))))
		(_port (_internal PC2xSIO ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_inout ))))
		(_port (_internal PC3xSIO ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_inout ))))
		(_port (_internal PA0xSIO ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_inout ))))
		(_port (_internal PA1xSIO ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_inout ))))
		(_port (_internal PA3xSIO ~extieee.std_logic_1164.STD_LOGIC 0 56 (_entity (_inout ))))
		(_port (_internal PA7xSIO ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_inout ))))
		(_port (_internal PE2xSI ~extieee.std_logic_1164.STD_LOGIC 0 59 (_entity (_in ))))
		(_port (_internal PE3xSI ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_in ))))
		(_port (_internal FXLEDxSI ~extieee.std_logic_1164.STD_LOGIC 0 62 (_entity (_in ))))
		(_port (_internal ADCclockxCO ~extieee.std_logic_1164.STD_LOGIC 0 65 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~12 0 66 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_port (_internal ADCwordxDI ~STD_LOGIC_VECTOR{9~downto~0}~12 0 66 (_entity (_in ))))
		(_port (_internal ADCoexEBO ~extieee.std_logic_1164.STD_LOGIC 0 68 (_entity (_out ))))
		(_port (_internal ADCstbyxEO ~extieee.std_logic_1164.STD_LOGIC 0 69 (_entity (_out ))))
		(_port (_internal ADCovrxSI ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_in ))))
		(_port (_internal CDVSTestSRRowClockxSO ~extieee.std_logic_1164.STD_LOGIC 0 72 (_entity (_out ))))
		(_port (_internal CDVSTestSRColClockxSO ~extieee.std_logic_1164.STD_LOGIC 0 73 (_entity (_out ))))
		(_port (_internal CDVSTestSRRowInxSO ~extieee.std_logic_1164.STD_LOGIC 0 74 (_entity (_out ))))
		(_port (_internal CDVSTestSRColInxSO ~extieee.std_logic_1164.STD_LOGIC 0 75 (_entity (_out ))))
		(_port (_internal CDVSTestBiasEnablexEO ~extieee.std_logic_1164.STD_LOGIC 0 77 (_entity (_out ))))
		(_port (_internal CDVSTestChipResetxRBO ~extieee.std_logic_1164.STD_LOGIC 0 78 (_entity (_out ))))
		(_port (_internal CDVSTestColMode0xSO ~extieee.std_logic_1164.STD_LOGIC 0 80 (_entity (_out ))))
		(_port (_internal CDVSTestColMode1xSO ~extieee.std_logic_1164.STD_LOGIC 0 81 (_entity (_out ))))
		(_port (_internal CDVSTestBiasDiagSelxSO ~extieee.std_logic_1164.STD_LOGIC 0 83 (_entity (_out ))))
		(_port (_internal CDVSTestBiasBitOutxSI ~extieee.std_logic_1164.STD_LOGIC 0 84 (_entity (_in ))))
		(_port (_internal CDVSTestApsTxGatexSO ~extieee.std_logic_1164.STD_LOGIC 0 86 (_entity (_out ))))
		(_port (_internal LED1xSO ~extieee.std_logic_1164.STD_LOGIC 0 89 (_entity (_out ))))
		(_port (_internal LED2xSO ~extieee.std_logic_1164.STD_LOGIC 0 90 (_entity (_out ))))
		(_port (_internal LED3xSO ~extieee.std_logic_1164.STD_LOGIC 0 91 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 93 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal DebugxSIO ~STD_LOGIC_VECTOR{15~downto~0}~122 0 93 (_entity (_inout ))))
		(_port (_internal AERMonitorREQxABI ~extieee.std_logic_1164.STD_LOGIC 0 96 (_entity (_in ))))
		(_port (_internal AERMonitorACKxSBO ~extieee.std_logic_1164.STD_LOGIC 0 97 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~124 0 98 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_port (_internal AERMonitorAddressxDI ~STD_LOGIC_VECTOR{9~downto~0}~124 0 98 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 115 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~132 0 178 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~134 0 183 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~13 0 193 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~13 0 194 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 201 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~136 0 202 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~138 0 203 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 204 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1312 0 205 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~1318 0 254 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1320 0 267 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 274 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~1324 0 285 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_signal (_internal MonitorTimestampxD ~STD_LOGIC_VECTOR{13~downto~0}~1324 0 285 (_architecture (_uni ))))
		(_signal (_internal ActualTimestampxD ~STD_LOGIC_VECTOR{13~downto~0}~1324 0 286 (_architecture (_uni ))))
		(_signal (_internal TimestampRegWritexE ~extieee.std_logic_1164.STD_LOGIC 0 289 (_architecture (_uni ))))
		(_signal (_internal SyncInxAB ~extieee.std_logic_1164.STD_LOGIC 0 291 (_architecture (_uni ))))
		(_signal (_internal AERREQxSB ~extieee.std_logic_1164.STD_LOGIC 0 293 (_architecture (_uni ))))
		(_signal (_internal AERReqSyncxSBN ~extieee.std_logic_1164.STD_LOGIC 0 293 (_architecture (_uni ))))
		(_signal (_internal AERMonitorACKxSB ~extieee.std_logic_1164.STD_LOGIC 0 295 (_architecture (_uni ))))
		(_signal (_internal UseLongAckxS ~extieee.std_logic_1164.STD_LOGIC 0 296 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1326 0 299 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal AddressTimestampSelectxS ~STD_LOGIC_VECTOR{1~downto~0}~1326 0 299 (_architecture (_uni ))))
		(_signal (_internal IncEventCounterxS ~extieee.std_logic_1164.STD_LOGIC 0 305 (_architecture (_uni ))))
		(_signal (_internal ResetEventCounterxS ~extieee.std_logic_1164.STD_LOGIC 0 306 (_architecture (_uni ))))
		(_signal (_internal ResetEarlyPaketTimerxS ~extieee.std_logic_1164.STD_LOGIC 0 307 (_architecture (_uni ))))
		(_signal (_internal EarlyPaketTimerOverflowxS ~extieee.std_logic_1164.STD_LOGIC 0 308 (_architecture (_uni ))))
		(_signal (_internal SMResetEarlyPaketTimerxS ~extieee.std_logic_1164.STD_LOGIC 0 309 (_architecture (_uni ))))
		(_signal (_internal ECResetEarlyPaketTimerxS ~extieee.std_logic_1164.STD_LOGIC 0 310 (_architecture (_uni ))))
		(_signal (_internal ClockxC ~extieee.std_logic_1164.STD_LOGIC 0 313 (_architecture (_uni )(_event))))
		(_signal (_internal IfClockxC ~extieee.std_logic_1164.STD_LOGIC 0 313 (_architecture (_uni ))))
		(_signal (_internal ResetxRB ~extieee.std_logic_1164.STD_LOGIC 0 314 (_architecture (_uni ))))
		(_signal (_internal ResetxR ~extieee.std_logic_1164.STD_LOGIC 0 314 (_architecture (_uni ))))
		(_signal (_internal RunxS ~extieee.std_logic_1164.STD_LOGIC 0 315 (_architecture (_uni ))))
		(_signal (_internal CounterResetxRB ~extieee.std_logic_1164.STD_LOGIC 0 316 (_architecture (_uni ))))
		(_signal (_internal SynchronizerResetTimestampxSB ~extieee.std_logic_1164.STD_LOGIC 0 317 (_architecture (_uni ))))
		(_signal (_internal CDVSTestChipResetxRB ~extieee.std_logic_1164.STD_LOGIC 0 318 (_internal (_uni ))))
		(_signal (_internal CDVSTestPeriodicChipResetxRB ~extieee.std_logic_1164.STD_LOGIC 0 319 (_architecture (_uni ))))
		(_signal (_internal RxcolGxS ~extieee.std_logic_1164.STD_LOGIC 0 320 (_architecture (_uni ))))
		(_signal (_internal TimestampOverflowxS ~extieee.std_logic_1164.STD_LOGIC 0 323 (_architecture (_uni ))))
		(_signal (_internal AddressMSBxD ~STD_LOGIC_VECTOR{1~downto~0}~1326 0 324 (_architecture (_uni ))))
		(_signal (_internal TimestampMasterxS ~extieee.std_logic_1164.STD_LOGIC 0 325 (_architecture (_uni ))))
		(_signal (_internal FifoTransactionxS ~extieee.std_logic_1164.STD_LOGIC 0 328 (_architecture (_uni ))))
		(_signal (_internal FX2FifoWritexEB ~extieee.std_logic_1164.STD_LOGIC 0 329 (_architecture (_uni ))))
		(_signal (_internal FX2FifoPktEndxSB ~extieee.std_logic_1164.STD_LOGIC 0 330 (_architecture (_uni ))))
		(_signal (_internal SyncOutxSB ~extieee.std_logic_1164.STD_LOGIC 0 331 (_architecture (_uni ))))
		(_signal (_internal HostResetTimestampxS ~extieee.std_logic_1164.STD_LOGIC 0 332 (_architecture (_uni ))))
		(_signal (_internal TriggerxS ~extieee.std_logic_1164.STD_LOGIC 0 334 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~1328 0 336 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_signal (_internal AddressRegOutxD ~STD_LOGIC_VECTOR{9~downto~0}~1328 0 336 (_architecture (_uni ))))
		(_signal (_internal AddressRegWritexE ~extieee.std_logic_1164.STD_LOGIC 0 337 (_architecture (_uni ))))
		(_signal (_internal AddressRegOut8xD ~extieee.std_logic_1164.STD_LOGIC 0 338 (_architecture (_uni ))))
		(_signal (_internal IncxS ~extieee.std_logic_1164.STD_LOGIC 0 341 (_architecture (_uni ))))
		(_signal (_internal ReadADCvaluexE ~extieee.std_logic_1164.STD_LOGIC 0 344 (_architecture (_uni ))))
		(_signal (_internal ADCvalueReadyxS ~extieee.std_logic_1164.STD_LOGIC 0 344 (_architecture (_uni ))))
		(_signal (_internal ADCregInxD ~STD_LOGIC_VECTOR{13~downto~0}~1324 0 345 (_architecture (_uni ))))
		(_signal (_internal ADCregOutxD ~STD_LOGIC_VECTOR{13~downto~0}~1324 0 346 (_architecture (_uni ))))
		(_signal (_internal ADCregWritexE ~extieee.std_logic_1164.STD_LOGIC 0 347 (_architecture (_uni ))))
		(_signal (_internal ADCdataxD ~STD_LOGIC_VECTOR{13~downto~0}~1324 0 348 (_architecture (_uni ))))
		(_signal (_internal SBRet10xE ~extieee.std_logic_1164.STD_LOGIC 0 349 (_architecture (_uni ))))
		(_signal (_internal ADCsmRstxE ~extieee.std_logic_1164.STD_LOGIC 0 351 (_architecture (_uni ))))
		(_signal (_internal ADCclockxC ~extieee.std_logic_1164.STD_LOGIC 0 352 (_architecture (_uni ))))
		(_signal (_internal ADCoexEB ~extieee.std_logic_1164.STD_LOGIC 0 353 (_architecture (_uni ))))
		(_signal (_internal ADCstbyxE ~extieee.std_logic_1164.STD_LOGIC 0 354 (_architecture (_uni ))))
		(_signal (_internal ADCovrxS ~extieee.std_logic_1164.STD_LOGIC 0 355 (_architecture (_uni ))))
		(_signal (_internal CDVSTestSRRowClockxS ~extieee.std_logic_1164.STD_LOGIC 0 356 (_architecture (_uni ))))
		(_signal (_internal CDVSTestSRRowInxS ~extieee.std_logic_1164.STD_LOGIC 0 356 (_architecture (_uni ))))
		(_signal (_internal CDVSTestSRColClockxS ~extieee.std_logic_1164.STD_LOGIC 0 357 (_architecture (_uni ))))
		(_signal (_internal CDVSTestSRColInxS ~extieee.std_logic_1164.STD_LOGIC 0 357 (_architecture (_uni ))))
		(_signal (_internal CDVSTestColMode0xS ~extieee.std_logic_1164.STD_LOGIC 0 358 (_architecture (_uni ))))
		(_signal (_internal CDVSTestColMode1xS ~extieee.std_logic_1164.STD_LOGIC 0 358 (_architecture (_uni ))))
		(_signal (_internal CDVSTestApsTxGatexS ~extieee.std_logic_1164.STD_LOGIC 0 359 (_architecture (_uni ))))
		(_signal (_internal CDVSTestBiasBitOutxS ~extieee.std_logic_1164.STD_LOGIC 0 360 (_internal (_uni ))))
		(_signal (_internal ExtTriggerxE ~extieee.std_logic_1164.STD_LOGIC 0 361 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{95~downto~0}~13 0 363 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 95)(i 0))))))
		(_signal (_internal SRDataOutxD ~STD_LOGIC_VECTOR{95~downto~0}~13 0 363 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1330 0 365 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal ExposurexD ~STD_LOGIC_VECTOR{15~downto~0}~1330 0 365 (_architecture (_uni ))))
		(_signal (_internal ColSettlexD ~STD_LOGIC_VECTOR{15~downto~0}~1330 0 365 (_architecture (_uni ))))
		(_signal (_internal RowSettlexD ~STD_LOGIC_VECTOR{15~downto~0}~1330 0 365 (_architecture (_uni ))))
		(_signal (_internal ResSettlexD ~STD_LOGIC_VECTOR{15~downto~0}~1330 0 365 (_architecture (_uni ))))
		(_signal (_internal FramePeriodxD ~STD_LOGIC_VECTOR{15~downto~0}~1330 0 366 (_architecture (_uni ))))
		(_signal (_internal TestPixelxE ~extieee.std_logic_1164.STD_LOGIC 0 367 (_architecture (_uni ))))
		(_signal (_internal SRoutxD ~extieee.std_logic_1164.STD_LOGIC 0 369 (_architecture (_uni ))))
		(_signal (_internal SRinxD ~extieee.std_logic_1164.STD_LOGIC 0 369 (_architecture (_uni ))))
		(_signal (_internal SRLatchxE ~extieee.std_logic_1164.STD_LOGIC 0 369 (_architecture (_uni ))))
		(_signal (_internal SRClockxC ~extieee.std_logic_1164.STD_LOGIC 0 369 (_architecture (_uni ))))
		(_signal (_internal RunADCxS ~extieee.std_logic_1164.STD_LOGIC 0 370 (_architecture (_uni ))))
		(_signal (_internal ADCStateOutputLEDxS ~extieee.std_logic_1164.STD_LOGIC 0 372 (_architecture (_uni ))))
		(_signal (_internal LockxS ~extieee.std_logic_1164.STD_LOGIC 0 375 (_architecture (_uni ))))
		(_signal (_internal FifoDataInxD ~STD_LOGIC_VECTOR{15~downto~0}~1330 0 378 (_architecture (_uni ))))
		(_signal (_internal FifoDataOutxD ~STD_LOGIC_VECTOR{15~downto~0}~1330 0 378 (_architecture (_uni ))))
		(_signal (_internal FifoWritexE ~extieee.std_logic_1164.STD_LOGIC 0 379 (_architecture (_uni ))))
		(_signal (_internal FifoReadxE ~extieee.std_logic_1164.STD_LOGIC 0 379 (_architecture (_uni ))))
		(_signal (_internal FifoEmptyxS ~extieee.std_logic_1164.STD_LOGIC 0 380 (_architecture (_uni ))))
		(_signal (_internal FifoAlmostEmptyxS ~extieee.std_logic_1164.STD_LOGIC 0 380 (_architecture (_uni ))))
		(_signal (_internal FifoFullxS ~extieee.std_logic_1164.STD_LOGIC 0 380 (_architecture (_uni ))))
		(_signal (_internal FifoAlmostFullxS ~extieee.std_logic_1164.STD_LOGIC 0 380 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1332 0 383 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal selectADC ~STD_LOGIC_VECTOR{1~downto~0}~1332 0 383 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1334 0 384 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal selectaddress ~STD_LOGIC_VECTOR{1~downto~0}~1334 0 384 (_architecture (_string \"01"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1336 0 385 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal selecttimestamp ~STD_LOGIC_VECTOR{1~downto~0}~1336 0 385 (_architecture (_string \"00"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1338 0 386 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal selecttrigger ~STD_LOGIC_VECTOR{1~downto~0}~1338 0 386 (_architecture (_string \"10"\))))
		(_process
			(line__389(_architecture 0 0 389 (_assignment (_simple)(_alias((IfClockxC)(IfClockxCI)))(_target(60))(_sensitivity(6)))))
			(line__390(_architecture 1 0 390 (_assignment (_simple)(_alias((ADCclockxCO)(ADCclockxC)))(_target(21))(_sensitivity(90)))))
			(line__403(_architecture 2 0 403 (_assignment (_simple)(_alias((CDVSTestBiasDiagSelxSO)(PA0xSIO)))(_target(34))(_sensitivity(14)))))
			(line__406(_architecture 3 0 406 (_assignment (_simple)(_alias((ResetxRB)(ResetxRBI)))(_target(61))(_sensitivity(7)))))
			(line__407(_architecture 4 0 407 (_assignment (_simple)(_target(62))(_sensitivity(7)))))
			(line__408(_architecture 5 0 408 (_assignment (_simple)(_alias((CounterResetxRB)(SynchronizerResetTimestampxSB)))(_target(64))(_sensitivity(65)))))
			(line__410(_architecture 6 0 410 (_assignment (_simple)(_alias((FX2FifoReadxEBO)(_string \"1"\)))(_target(3)))))
			(line__412(_architecture 7 0 412 (_assignment (_simple)(_alias((SyncInxAB)(Sync1xABI)))(_target(47))(_sensitivity(8)))))
			(line__425(_architecture 8 0 425 (_assignment (_simple)(_alias((ExposurexD)(SRDataOutxD(d_15_0))))(_target(104))(_sensitivity(103(d_15_0))))))
			(line__426(_architecture 9 0 426 (_assignment (_simple)(_alias((ColSettlexD)(SRDataOutxD(d_31_16))))(_target(105))(_sensitivity(103(d_31_16))))))
			(line__427(_architecture 10 0 427 (_assignment (_simple)(_alias((RowSettlexD)(SRDataOutxD(d_47_32))))(_target(106))(_sensitivity(103(d_47_32))))))
			(line__428(_architecture 11 0 428 (_assignment (_simple)(_alias((ResSettlexD)(SRDataOutxD(d_63_48))))(_target(107))(_sensitivity(103(d_63_48))))))
			(line__429(_architecture 12 0 429 (_assignment (_simple)(_alias((FramePeriodxD)(SRDataOutxD(d_79_64))))(_target(108))(_sensitivity(103(d_79_64))))))
			(line__430(_architecture 13 0 430 (_assignment (_simple)(_alias((TestPixelxE)(SRDataOutxD(94))))(_target(109))(_sensitivity(103(94))))))
			(line__431(_architecture 14 0 431 (_assignment (_simple)(_alias((SBRet10xE)(SRDataOutxD(95))))(_target(88))(_sensitivity(103(95))))))
			(line__448(_architecture 15 0 448 (_assignment (_simple)(_alias((FX2FifoDataxDIO)(FifoDataOutxD)))(_target(0))(_sensitivity(118)))))
			(line__480(_architecture 16 0 480 (_assignment (_simple)(_alias((ADCregInxD)(ADCdataxD)))(_target(84))(_sensitivity(87)))))
			(line__518(_architecture 17 0 518 (_assignment (_simple)(_alias((TimestampMasterxS)(_string \"1"\)))(_target(71)))))
			(line__588(_architecture 18 0 588 (_assignment (_simple)(_alias((ADCovrxS)(ADCovrxSI)))(_target(93))(_sensitivity(25)))))
			(line__589(_architecture 19 0 589 (_assignment (_simple)(_target(89))(_sensitivity(61)(63)))))
			(line__608(_architecture 20 0 608 (_assignment (_simple)(_alias((SynchOutxSBO)(SyncOutxSB)))(_target(9))(_sensitivity(75)))))
			(line__609(_architecture 21 0 609 (_assignment (_simple)(_alias((FX2FifoPktEndxSBO)(FX2FifoPktEndxSB)))(_target(4))(_sensitivity(74)))))
			(line__610(_architecture 22 0 610 (_assignment (_simple)(_alias((FX2FifoWritexEBO)(FX2FifoWritexEB)))(_target(2))(_sensitivity(73)))))
			(line__611(_architecture 23 0 611 (_assignment (_simple)(_alias((AERMonitorACKxSBO)(AERMonitorACKxSB)))(_target(42))(_sensitivity(50)))))
			(line__614(_architecture 24 0 614 (_assignment (_simple)(_target(55))(_sensitivity(57)(58)))))
			(line__618(_architecture 25 0 618 (_assignment (_simple)(_target(80))(_sensitivity(78(9))(78(8))))))
			(line__625(_architecture 26 0 625 (_assignment (_simple)(_target(117))(_sensitivity(44)(52)(70)(78(d_7_0))(78(9))(80)(85)))))
			(line__632(_architecture 27 0 632 (_assignment (_simple)(_alias((LED1xSO)(CDVSTestChipResetxRB)))(_target(37))(_sensitivity(19)))))
			(line__633(_architecture 28 0 633 (_assignment (_simple)(_alias((LED2xSO)(RunxS)))(_target(38))(_sensitivity(63)))))
			(line__634(_architecture 29 0 634 (_assignment (_simple)(_alias((LED3xSO)(ADCStateOutputLEDxS)))(_target(39))(_sensitivity(115)))))
			(line__637(_architecture 30 0 637 (_assignment (_simple)(_alias((CDVSTestChipResetxRBO)(CDVSTestChipResetxRB)))(_target(31))(_sensitivity(19)))))
			(line__643(_architecture 31 0 643 (_assignment (_simple)(_target(30))(_sensitivity(18)))))
			(line__645(_architecture 32 0 645 (_assignment (_simple)(_alias((HostResetTimestampxS)(PA7xSIO)))(_target(76))(_sensitivity(17)))))
			(line__646(_architecture 33 0 646 (_assignment (_simple)(_alias((RunxS)(PA3xSIO)))(_target(63))(_sensitivity(16)))))
			(line__647(_architecture 34 0 647 (_assignment (_simple)(_alias((ExtTriggerxE)(PA1xSIO)))(_target(102))(_sensitivity(15)))))
			(line__649(_architecture 35 0 649 (_assignment (_simple)(_alias((RunADCxS)(PC0xSIO)))(_target(114))(_sensitivity(10)))))
			(line__650(_architecture 36 0 650 (_assignment (_simple)(_alias((SRClockxC)(PC1xSIO)))(_target(113))(_sensitivity(11)))))
			(line__651(_architecture 37 0 651 (_assignment (_simple)(_alias((SRLatchxE)(PC2xSIO)))(_target(112))(_sensitivity(12)))))
			(line__652(_architecture 38 0 652 (_assignment (_simple)(_alias((SRinxD)(PC3xSIO)))(_target(111))(_sensitivity(13)))))
			(line__654(_architecture 39 0 654 (_assignment (_simple)(_alias((CDVSTestSRColClockxSO)(CDVSTestSRColClockxS)))(_target(27))(_sensitivity(96)))))
			(line__655(_architecture 40 0 655 (_assignment (_simple)(_alias((CDVSTestSRRowClockxSO)(CDVSTestSRRowClockxS)))(_target(26))(_sensitivity(94)))))
			(line__656(_architecture 41 0 656 (_assignment (_simple)(_alias((CDVSTestSRColInxSO)(CDVSTestSRColInxS)))(_target(29))(_sensitivity(97)))))
			(line__657(_architecture 42 0 657 (_assignment (_simple)(_alias((CDVSTestSRRowInxSO)(CDVSTestSRRowInxS)))(_target(28))(_sensitivity(95)))))
			(line__659(_architecture 43 0 659 (_assignment (_simple)(_alias((CDVSTestColMode0xSO)(CDVSTestColMode0xS)))(_target(32))(_sensitivity(98)))))
			(line__660(_architecture 44 0 660 (_assignment (_simple)(_alias((CDVSTestColMode1xSO)(CDVSTestColMode1xS)))(_target(33))(_sensitivity(99)))))
			(line__662(_architecture 45 0 662 (_assignment (_simple)(_alias((CDVSTestApsTxGatexSO)(CDVSTestApsTxGatexS)))(_target(36))(_sensitivity(100)))))
			(line__666(_architecture 46 0 666 (_assignment (_simple)(_alias((ADCstbyxEO)(ADCstbyxE)))(_target(24))(_sensitivity(92)))))
			(line__667(_architecture 47 0 667 (_assignment (_simple)(_alias((ADCoexEBO)(ADCoexEB)))(_target(23))(_sensitivity(91)))))
			(line__670(_architecture 48 0 670 (_assignment (_simple)(_alias((RxcolGxS)(_string \"0"\)))(_target(68)))))
			(line__671(_architecture 49 0 671 (_assignment (_simple)(_alias((UseLongAckxS)(_string \"0"\)))(_target(51)))))
			(line__677(_architecture 50 0 677 (_assignment (_simple)(_alias((DebugxSIO(0))(CDVSTestBiasBitOutxS)))(_target(40(0)))(_sensitivity(35)))))
			(synchronizer(_architecture 51 0 683 (_process (_target(48)(49))(_sensitivity(59)(41)(49))(_dssslsensitivity 1))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
	)
	(_static
		(514 )
		(33686274 33686018 33686018 514 )
	)
	(_model . Structural 55 -1
	)
)
I 000052 55 11668         1374164197193 Behavioural
(_unit VHDL (adcstatemachine_tb 0 20 (behavioural 0 23 ))
	(_version v63)
	(_time 1374164197194 2013.07.18 18:16:37)
	(_source (\./../../ADCStateMachine_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 1f101f184d48480814100b454f)
	(_entity
		(_time 1372368071331)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(ADCStateMachine
			(_object
				(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
				(_port (_internal ADCclockxCO ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_out ))))
				(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
				(_port (_internal ADCwordxDI ~STD_LOGIC_VECTOR{9~downto~0}~13 0 30 (_entity (_in ))))
				(_port (_internal ADCoutxDO ~STD_LOGIC_VECTOR{13~downto~0}~13 0 31 (_entity (_out ))))
				(_port (_internal ADCstbyxEO ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
				(_port (_internal ADCoexEBO ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ))))
				(_port (_internal ADCovrxSI ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
				(_port (_internal RegisterWritexEO ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
				(_port (_internal SRLatchxEI ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
				(_port (_internal RunADCxSI ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ))))
				(_port (_internal ExposurexDI ~STD_LOGIC_VECTOR{15~downto~0}~13 0 38 (_entity (_in ))))
				(_port (_internal ColSettlexDI ~STD_LOGIC_VECTOR{15~downto~0}~132 0 39 (_entity (_in ))))
				(_port (_internal RowSettlexDI ~STD_LOGIC_VECTOR{15~downto~0}~134 0 40 (_entity (_in ))))
				(_port (_internal ResSettlexDI ~STD_LOGIC_VECTOR{15~downto~0}~136 0 41 (_entity (_in ))))
				(_port (_internal FramePeriodxDI ~STD_LOGIC_VECTOR{15~downto~0}~138 0 42 (_entity (_in ))))
				(_port (_internal SBRet10xEI ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ))))
				(_port (_internal TestPixelxEI ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_in ))))
				(_port (_internal ExtTriggerxEI ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_in ))))
				(_port (_internal CDVSTestSRRowInxSO ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_out ))))
				(_port (_internal CDVSTestSRRowClockxSO ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_out ))))
				(_port (_internal CDVSTestSRColInxSO ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_out ))))
				(_port (_internal CDVSTestSRColClockxSO ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_out ))))
				(_port (_internal CDVSTestColMode0xSO ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_out ))))
				(_port (_internal CDVSTestColMode1xSO ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_out ))))
				(_port (_internal CDVSTestApsTxGatexSO ~extieee.std_logic_1164.STD_LOGIC 0 52 (_entity (_out ))))
				(_port (_internal ADCStateOutputLEDxSO ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_out ))))
			)
		)
	)
	(_instantiation ADCStateMachine_1 0 120 (_component ADCStateMachine )
		(_port
			((ClockxCI)(IfClockxC))
			((ADCclockxCO)(ADCclockxC))
			((ResetxRBI)(ResetxRB))
			((ADCwordxDI)(ADCwordxD))
			((ADCoutxDO)(ADCdataxD))
			((ADCstbyxEO)(ADCstbyxE))
			((ADCoexEBO)(ADCoexEB))
			((ADCovrxSI)(ADCovrxS))
			((RegisterWritexEO)(RegisterWritexE))
			((SRLatchxEI)(SRLatchxE))
			((RunADCxSI)(RunADCxS))
			((ExposurexDI)(ExposurexD))
			((ColSettlexDI)(ColSettlexD))
			((RowSettlexDI)(RowSettlexD))
			((ResSettlexDI)(ResSettlexD))
			((FramePeriodxDI)(FramePeriodxD))
			((SBRet10xEI)(SBRet10xE))
			((TestPixelxEI)(TestpixelxE))
			((ExtTriggerxEI)(ExtTriggerxE))
			((CDVSTestSRRowInxSO)(CDVSTestSRRowInxS))
			((CDVSTestSRRowClockxSO)(CDVSTestSRRowClockxS))
			((CDVSTestSRColInxSO)(CDVSTestSRColInxS))
			((CDVSTestSRColClockxSO)(CDVSTestSRColClockxS))
			((CDVSTestColMode0xSO)(CDVSTestColMode0xS))
			((CDVSTestColMode1xSO)(CDVSTestColMode1xS))
			((CDVSTestApsTxGatexSO)(CDVSTestApsTxGatexS))
			((ADCStateOutputLEDxSO)(ADCStateOutputLEDxS))
		)
		(_use (_entity . ADCStateMachine)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~13 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~13 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~132 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~134 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~136 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~138 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal IfClockxC ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ))))
		(_signal (_internal ADCclockxC ~extieee.std_logic_1164.STD_LOGIC 0 57 (_architecture (_uni ))))
		(_signal (_internal ResetxRB ~extieee.std_logic_1164.STD_LOGIC 0 58 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_signal (_internal ADCwordxD ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 59 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~1312 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_signal (_internal ADCdataxD ~STD_LOGIC_VECTOR{13~downto~0}~1312 0 60 (_architecture (_uni ))))
		(_signal (_internal ADCoexEB ~extieee.std_logic_1164.STD_LOGIC 0 61 (_architecture (_uni ))))
		(_signal (_internal ADCstbyxE ~extieee.std_logic_1164.STD_LOGIC 0 62 (_architecture (_uni ))))
		(_signal (_internal ADCovrxS ~extieee.std_logic_1164.STD_LOGIC 0 63 (_architecture (_uni ))))
		(_signal (_internal RegisterWritexE ~extieee.std_logic_1164.STD_LOGIC 0 64 (_architecture (_uni ))))
		(_signal (_internal SRLatchxE ~extieee.std_logic_1164.STD_LOGIC 0 65 (_architecture (_uni ))))
		(_signal (_internal RunADCxS ~extieee.std_logic_1164.STD_LOGIC 0 66 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 67 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal ExposurexD ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 67 (_architecture (_uni ))))
		(_signal (_internal ColSettlexD ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 68 (_architecture (_uni ))))
		(_signal (_internal RowSettlexD ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 69 (_architecture (_uni ))))
		(_signal (_internal ResSettlexD ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 70 (_architecture (_uni ))))
		(_signal (_internal FramePeriodxD ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 71 (_architecture (_uni ))))
		(_signal (_internal TestPixelxE ~extieee.std_logic_1164.STD_LOGIC 0 72 (_architecture (_uni ))))
		(_signal (_internal SBRet10xE ~extieee.std_logic_1164.STD_LOGIC 0 73 (_architecture (_uni ))))
		(_signal (_internal ExtTriggerxE ~extieee.std_logic_1164.STD_LOGIC 0 74 (_architecture (_uni ))))
		(_signal (_internal CDVSTestSRRowInxS ~extieee.std_logic_1164.STD_LOGIC 0 75 (_architecture (_uni ))))
		(_signal (_internal CDVSTestSRRowClockxS ~extieee.std_logic_1164.STD_LOGIC 0 76 (_architecture (_uni ))))
		(_signal (_internal CDVSTestSRColInxS ~extieee.std_logic_1164.STD_LOGIC 0 77 (_architecture (_uni ))))
		(_signal (_internal CDVSTestSRColClockxS ~extieee.std_logic_1164.STD_LOGIC 0 78 (_architecture (_uni ))))
		(_signal (_internal CDVSTestColMode0xS ~extieee.std_logic_1164.STD_LOGIC 0 79 (_architecture (_uni ))))
		(_signal (_internal CDVSTestColMode1xS ~extieee.std_logic_1164.STD_LOGIC 0 80 (_architecture (_uni ))))
		(_signal (_internal CDVSTestApsTxGatexS ~extieee.std_logic_1164.STD_LOGIC 0 81 (_architecture (_uni ))))
		(_signal (_internal ADCStateOutputLEDxS ~extieee.std_logic_1164.STD_LOGIC 0 82 (_architecture (_uni ))))
		(_constant (_internal Tpw_clk ~extSTD.STANDARD.TIME 0 84 (_architecture ((ns 4634391661857464543)))))
		(_process
			(clock_gen(_architecture 0 0 88 (_process (_wait_for)(_target(0)))))
			(line__94(_architecture 1 0 94 (_assignment (_simple)(_alias((ADCclockxC)(_string \"0"\)))(_target(1)))))
			(line__95(_architecture 2 0 95 (_assignment (_simple)(_target(2)))))
			(line__96(_architecture 3 0 96 (_assignment (_simple)(_target(3)))))
			(line__97(_architecture 4 0 97 (_assignment (_simple)(_target(4)))))
			(line__98(_architecture 5 0 98 (_assignment (_simple)(_alias((ADCoexEB)(_string \"0"\)))(_target(5)))))
			(line__99(_architecture 6 0 99 (_assignment (_simple)(_alias((ADCstbyxE)(_string \"0"\)))(_target(6)))))
			(line__100(_architecture 7 0 100 (_assignment (_simple)(_alias((RegisterWritexE)(_string \"0"\)))(_target(8)))))
			(line__101(_architecture 8 0 101 (_assignment (_simple)(_target(9)))))
			(line__102(_architecture 9 0 102 (_assignment (_simple)(_target(10)))))
			(line__103(_architecture 10 0 103 (_assignment (_simple)(_target(11)))))
			(line__104(_architecture 11 0 104 (_assignment (_simple)(_target(12)))))
			(line__105(_architecture 12 0 105 (_assignment (_simple)(_target(13)))))
			(line__106(_architecture 13 0 106 (_assignment (_simple)(_target(14)))))
			(line__107(_architecture 14 0 107 (_assignment (_simple)(_target(15)))))
			(line__108(_architecture 15 0 108 (_assignment (_simple)(_alias((TestPixelxE)(_string \"0"\)))(_target(16)))))
			(line__109(_architecture 16 0 109 (_assignment (_simple)(_alias((SBRet10xE)(_string \"0"\)))(_target(17)))))
			(line__110(_architecture 17 0 110 (_assignment (_simple)(_alias((ExtTriggerxE)(_string \"0"\)))(_target(18)))))
			(line__111(_architecture 18 0 111 (_assignment (_simple)(_alias((CDVSTestSRRowInxS)(_string \"0"\)))(_target(19)))))
			(line__112(_architecture 19 0 112 (_assignment (_simple)(_alias((CDVSTestSRRowClockxS)(_string \"0"\)))(_target(20)))))
			(line__113(_architecture 20 0 113 (_assignment (_simple)(_alias((CDVSTestSRColInxS)(_string \"0"\)))(_target(21)))))
			(line__114(_architecture 21 0 114 (_assignment (_simple)(_alias((CDVSTestSRColClockxS)(_string \"0"\)))(_target(22)))))
			(line__115(_architecture 22 0 115 (_assignment (_simple)(_alias((CDVSTestColMode0xS)(_string \"0"\)))(_target(23)))))
			(line__116(_architecture 23 0 116 (_assignment (_simple)(_alias((CDVSTestColMode1xS)(_string \"0"\)))(_target(24)))))
			(line__117(_architecture 24 0 117 (_assignment (_simple)(_alias((CDVSTestApsTxGatexS)(_string \"0"\)))(_target(25)))))
			(line__118(_architecture 25 0 118 (_assignment (_simple)(_alias((ADCStateOutputLEDxS)(_string \"0"\)))(_target(26)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
	(_static
		(33686274 50463491 771 )
		(67372036 67372036 67372036 1028 )
		(33686018 33686018 33686018 33686274 )
		(33686018 33686018 33686018 33751554 )
		(33686018 33686018 33686018 33686019 )
	)
	(_model . Behavioural 26 -1
	)
)
I 000051 55 1665          1374164216930 Behavioral
(_unit VHDL (eventbeforeoverflow 0 30 (behavioral 0 39 ))
	(_version v63)
	(_time 1374164216931 2013.07.18 18:16:56)
	(_source (\./../../sourcecode/EventBeforeOverflow.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 35676531366264236364216f66)
	(_entity
		(_time 1372368067881)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in )(_event))))
		(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal OverflowxDI ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal EventxDI ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal EventBeforeOverflowxDO ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
		(_type (_internal state 0 40 (_enum1 stidle stevent stoverflow (_to (i 0)(i 2)))))
		(_signal (_internal StatexDP state 0 42 (_architecture (_uni ))))
		(_signal (_internal StatexDN state 0 42 (_architecture (_uni ))))
		(_process
			(p_memless(_architecture 0 0 47 (_process (_simple)(_target(6)(4))(_sensitivity(5)(2)(3)))))
			(p_memorizing(_architecture 1 0 74 (_process (_target(5))(_sensitivity(0)(1)(6))(_dssslsensitivity 2))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Behavioral 2 -1
	)
)
I 000051 55 4397          1374164216991 Behavioral
(_unit VHDL (synchronizerstatemachine 0 19 (behavioral 0 45 ))
	(_version v63)
	(_time 1374164216992 2013.07.18 18:16:56)
	(_source (\./../../sourcecode/synchronizerStateMachine.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 742722747923756222236c2f27)
	(_entity
		(_time 1372368069110)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_in )(_event))))
		(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_in ))))
		(_port (_internal RunxSI ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_in ))))
		(_port (_internal ConfigxSI ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
		(_port (_internal SyncInxABI ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal SyncOutxSBO ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_port (_internal TriggerxSO ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
		(_port (_internal HostResetTimestampxSI ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal ResetTimestampxSBO ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_out ))))
		(_port (_internal IncrementCounterxSO ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_out ))))
		(_type (_internal state 0 46 (_enum1 stidle sttriggerinhigh sttriggerinlow stresetslaves strunslave stslavewaitedge (_to (i 0)(i 5)))))
		(_signal (_internal StatexDP state 0 49 (_architecture (_uni ))))
		(_signal (_internal StatexDN state 0 49 (_architecture (_uni ))))
		(_signal (_internal SyncInxSB ~extieee.std_logic_1164.STD_LOGIC 0 52 (_architecture (_uni ))))
		(_signal (_internal SyncInxSBN ~extieee.std_logic_1164.STD_LOGIC 0 52 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~13 0 56 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_signal (_internal DividerxDN ~STD_LOGIC_VECTOR{6~downto~0}~13 0 56 (_architecture (_uni ))))
		(_signal (_internal DividerxDP ~STD_LOGIC_VECTOR{6~downto~0}~13 0 56 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~13 0 57 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_signal (_internal CounterxDN ~STD_LOGIC_VECTOR{13~downto~0}~13 0 57 (_architecture (_uni ))))
		(_signal (_internal CounterxDP ~STD_LOGIC_VECTOR{13~downto~0}~13 0 57 (_architecture (_uni ))))
		(_constant (_internal counterInc ~extSTD.STANDARD.INTEGER 0 63 (_process 0 ((i 89)))))
		(_constant (_internal squareWaveHighTime ~extSTD.STANDARD.INTEGER 0 64 (_process 0 ((i 50)))))
		(_constant (_internal squareWavePeriod ~extSTD.STANDARD.INTEGER 0 65 (_process 0 ((i 100)))))
		(_constant (_internal timeout ~extSTD.STANDARD.INTEGER 0 66 (_process 0 ((i 1000)))))
		(_constant (_internal resetSlavesTime ~extSTD.STANDARD.INTEGER 0 67 (_process 0 ((i 6000)))))
		(_process
			(p_memless(_architecture 0 0 62 (_process (_simple)(_target(5)(6)(8)(9)(11)(14)(16))(_sensitivity(2)(3)(4)(7)(10)(12)(15)(17)))))
			(p_mem(_architecture 1 0 223 (_process (_target(10)(15)(17))(_sensitivity(0)(1)(11)(14)(16))(_dssslsensitivity 2))))
			(synchronizer(_architecture 2 0 240 (_process (_target(12)(13))(_sensitivity(0)(4)(13))(_dssslsensitivity 1))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_static
		(33686018 131586 )
		(33686018 33686018 33686018 514 )
		(33686018 131586 )
		(33686018 33686018 33686018 514 )
		(33686018 131586 )
		(33686018 33686018 33686018 514 )
		(33686018 131586 )
		(33686018 33686018 33686018 514 )
		(33686018 131586 )
		(33686018 33686018 33686018 514 )
		(33686018 131586 )
		(33686018 33686018 33686018 514 )
		(33686018 131586 )
		(33686018 33686018 33686018 514 )
		(33686018 131586 )
		(33686018 33686018 33686018 514 )
		(33686018 131586 )
		(33686018 33686018 33686018 514 )
	)
	(_model . Behavioral 3 -1
	)
)
I 000051 55 2368          1374164217051 Behavioral
(_unit VHDL (wordregister 0 30 (behavioral 0 41 ))
	(_version v63)
	(_time 1374164217052 2013.07.18 18:16:57)
	(_source (\./../../sourcecode/wordRegister.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code b2e1e0e6e6e4e4a4b5b7a0e8e6)
	(_entity
		(_time 1372368066647)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_generic (_internal width ~extSTD.STANDARD.NATURAL 0 32 \14\ (_entity ((i 14)))))
		(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in )(_event))))
		(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal WriteEnablexEI ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{width-1~downto~0}~12 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
		(_port (_internal DataInxDI ~STD_LOGIC_VECTOR{width-1~downto~0}~12 0 37 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{width-1~downto~0}~122 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal DataOutxDO ~STD_LOGIC_VECTOR{width-1~downto~0}~122 0 38 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{width-1~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_signal (_internal StatexDP ~STD_LOGIC_VECTOR{width-1~downto~0}~13 0 44 (_architecture (_uni ))))
		(_signal (_internal StatexDN ~STD_LOGIC_VECTOR{width-1~downto~0}~13 0 44 (_architecture (_uni ))))
		(_process
			(p_memless(_architecture 0 0 49 (_process (_simple)(_target(4)(6))(_sensitivity(2)(3)(5)))))
			(p_memorizing(_architecture 1 0 61 (_process (_target(5))(_sensitivity(0)(1)(6))(_dssslsensitivity 2))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . Behavioral 5 -1
	)
)
I 000051 55 2474          1374164217110 Behavioral
(_unit VHDL (timestampcounter 0 25 (behavioral 0 36 ))
	(_version v63)
	(_time 1374164217111 2013.07.18 18:16:57)
	(_source (\./../../sourcecode/timestampCounter.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code f1a2a0a1f9a6f1e7f7a5e2aaa4)
	(_entity
		(_time 1372368069416)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal IncrementxSI ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal OverflowxSO ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_port (_internal DataxDO ~STD_LOGIC_VECTOR{13~downto~0}~12 0 33 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{14~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 14)(i 0))))))
		(_signal (_internal CountxDP ~STD_LOGIC_VECTOR{14~downto~0}~13 0 38 (_architecture (_uni ))))
		(_signal (_internal CountxDN ~STD_LOGIC_VECTOR{14~downto~0}~13 0 38 (_architecture (_uni ))))
		(_signal (_internal MSbDelayedxDN ~extieee.std_logic_1164.STD_LOGIC 0 40 (_architecture (_uni ))))
		(_signal (_internal MSbDelayedxDP ~extieee.std_logic_1164.STD_LOGIC 0 40 (_architecture (_uni ))))
		(_process
			(line__44(_architecture 0 0 44 (_assignment (_simple)(_alias((DataxDO)(CountxDP(d_13_0))))(_target(4))(_sensitivity(5(d_13_0))))))
			(line__49(_architecture 1 0 49 (_assignment (_simple)(_target(3))(_sensitivity(5(14))(8)))))
			(p_memless(_architecture 2 0 52 (_process (_simple)(_target(6)(7))(_sensitivity(2)(5)))))
			(p_memoryzing(_architecture 3 0 65 (_process (_target(5)(8))(_sensitivity(0)(1)(6)(7))(_dssslsensitivity 2))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33686018 33686018 131586 )
	)
	(_model . Behavioral 4 -1
	)
)
I 000051 55 3232          1374164217165 Behavioral
(_unit VHDL (fifostatemachine 0 25 (behavioral 0 53 ))
	(_version v63)
	(_time 1374164217166 2013.07.18 18:16:57)
	(_source (\./../../sourcecode/fifoStatemachine.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 1f4d4f1840484d094e110c444a)
	(_entity
		(_time 1372368068503)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in )(_event))))
		(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in ))))
		(_port (_internal RunxSI ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal FifoTransactionxSO ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
		(_port (_internal FX2FifoInFullxSBI ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal FifoEmptyxSI ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
		(_port (_internal FifoReadxEO ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_out ))))
		(_port (_internal FX2FifoWritexEBO ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_out ))))
		(_port (_internal FX2FifoPktEndxSBO ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal FX2FifoAddressxDO ~STD_LOGIC_VECTOR{1~downto~0}~12 0 42 (_entity (_out ))))
		(_port (_internal IncEventCounterxSO ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_out ))))
		(_port (_internal ResetEventCounterxSO ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_out ))))
		(_port (_internal ResetEarlyPaketTimerxSO ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_out ))))
		(_port (_internal EarlyPaketTimerOverflowxSI ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_in ))))
		(_type (_internal state 0 54 (_enum1 stidle stearlypaket1 stsetupwrite1 stwrite (_to (i 0)(i 3)))))
		(_signal (_internal StatexDP state 0 57 (_architecture (_uni ))))
		(_signal (_internal StatexDN state 0 57 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR~13 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 1))))))
		(_constant (_internal EP2 ~STD_LOGIC_VECTOR~13 0 61 (_architecture (_string \"00"\))))
		(_type (_internal ~STD_LOGIC_VECTOR~131 0 62 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 1))))))
		(_constant (_internal EP6 ~STD_LOGIC_VECTOR~131 0 62 (_architecture (_string \"10"\))))
		(_process
			(p_memless(_architecture 0 0 68 (_process (_simple)(_target(3)(6)(7)(8)(9)(10)(11)(12)(15))(_sensitivity(2)(4)(5)(13)(14)))))
			(p_memoryzing(_architecture 1 0 127 (_process (_target(14))(_sensitivity(0)(1)(15))(_dssslsensitivity 2))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . Behavioral 2 -1
	)
)
I 000051 55 6993          1374164217223 Behavioral
(_unit VHDL (monitorstatemachine 0 25 (behavioral 0 68 ))
	(_version v63)
	(_time 1374164217224 2013.07.18 18:16:57)
	(_source (\./../../sourcecode/monitorStateMachine.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 5e0c5c5d5d095f4857585b5b18050d)
	(_entity
		(_time 1372368068804)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in )(_event))))
		(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in ))))
		(_port (_internal AERREQxSBI ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal AERACKxSBO ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
		(_port (_internal XxDI ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal UseLongAckxSI ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal FifoFullxSI ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in ))))
		(_port (_internal FifoWritexEO ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_out ))))
		(_port (_internal TimestampRegWritexEO ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_out ))))
		(_port (_internal AddressRegWritexEO ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal AddressTimestampSelectxSO ~STD_LOGIC_VECTOR{1~downto~0}~12 0 48 (_entity (_out ))))
		(_port (_internal ADCvalueReadyxSI ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_in ))))
		(_port (_internal ReadADCvaluexEO ~extieee.std_logic_1164.STD_LOGIC 0 52 (_entity (_out ))))
		(_port (_internal TimestampOverflowxSI ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_in ))))
		(_port (_internal TriggerxSI ~extieee.std_logic_1164.STD_LOGIC 0 58 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~122 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal AddressMSBxDO ~STD_LOGIC_VECTOR{1~downto~0}~122 0 61 (_entity (_out ))))
		(_port (_internal ResetTimestampxSBI ~extieee.std_logic_1164.STD_LOGIC 0 64 (_entity (_in ))))
		(_type (_internal state 0 69 (_enum1 stidle stwraddress stwrtime stwait stoverflow stresettimestamp stfifofull streqrelease stadc stadctime stwrtriggertime stwrtrigger (_to (i 0)(i 11)))))
		(_signal (_internal AERREQxSB ~extieee.std_logic_1164.STD_LOGIC 0 72 (_architecture (_uni ))))
		(_signal (_internal StatexDP state 0 75 (_architecture (_uni ))))
		(_signal (_internal StatexDN state 0 75 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 76 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal CountxDP ~STD_LOGIC_VECTOR{7~downto~0}~13 0 76 (_architecture (_uni ))))
		(_signal (_internal CountxDN ~STD_LOGIC_VECTOR{7~downto~0}~13 0 76 (_architecture (_uni ))))
		(_signal (_internal TriggerxDP ~extieee.std_logic_1164.STD_LOGIC 0 77 (_architecture (_uni ))))
		(_signal (_internal TriggerxDN ~extieee.std_logic_1164.STD_LOGIC 0 77 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 80 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal TimestampOverflowxDN ~STD_LOGIC_VECTOR{15~downto~0}~13 0 80 (_architecture (_uni ))))
		(_signal (_internal TimestampOverflowxDP ~STD_LOGIC_VECTOR{15~downto~0}~13 0 80 (_architecture (_uni ))))
		(_signal (_internal TimestampResetxDP ~extieee.std_logic_1164.STD_LOGIC 0 83 (_architecture (_uni ))))
		(_signal (_internal TimestampResetxDN ~extieee.std_logic_1164.STD_LOGIC 0 83 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 86 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal selectADC ~STD_LOGIC_VECTOR{1~downto~0}~13 0 86 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~132 0 87 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal selectaddress ~STD_LOGIC_VECTOR{1~downto~0}~132 0 87 (_architecture (_string \"01"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~134 0 88 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal selecttimestamp ~STD_LOGIC_VECTOR{1~downto~0}~134 0 88 (_architecture (_string \"00"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~136 0 89 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal selecttrigger ~STD_LOGIC_VECTOR{1~downto~0}~136 0 89 (_architecture (_string \"10"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~138 0 91 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal address ~STD_LOGIC_VECTOR{1~downto~0}~138 0 91 (_architecture (_string \"00"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1310 0 92 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal wrap ~STD_LOGIC_VECTOR{1~downto~0}~1310 0 92 (_architecture (_string \"10"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1312 0 93 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal timereset ~STD_LOGIC_VECTOR{1~downto~0}~1312 0 93 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 94 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal timestamp ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 94 (_architecture (_string \"01"\))))
		(_constant (_internal ackExtension ~extSTD.STANDARD.INTEGER 0 96 (_architecture ((i 5)))))
		(_process
			(line__99(_architecture 0 0 99 (_assignment (_simple)(_alias((AERREQxSB)(AERREQxSBI)))(_target(17))(_sensitivity(2)))))
			(p_memless(_architecture 1 0 102 (_process (_simple)(_target(19)(21)(23)(24)(27)(3)(7)(8)(9)(10)(12)(15))(_sensitivity(17)(18)(20)(22)(25)(26)(4)(5)(6)(11)(13)(14)(16)))))
			(p_memoryzing(_architecture 2 0 273 (_process (_target(18)(20)(22)(25)(26))(_sensitivity(0)(1)(19)(21)(23)(24)(27))(_dssslsensitivity 2))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_static
		(33686018 33686018 )
		(33686018 33686018 33686018 33686018 )
		(33686018 33686018 33686018 33686018 )
		(33686018 33686018 )
		(33686018 33686018 )
		(33686018 33686018 )
		(33686018 33686018 33686018 33686018 )
	)
	(_model . Behavioral 3 -1
	)
)
I 000051 55 2362          1374164217282 Behavioral
(_unit VHDL (shiftregister 0 30 (behavioral 0 42 ))
	(_version v63)
	(_time 1374164217283 2013.07.18 18:16:57)
	(_source (\./../../sourcecode/shiftRegister.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 9ccfc993c7cbc18a999e88c7cf)
	(_entity
		(_time 1372368071005)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_generic (_internal width ~extSTD.STANDARD.NATURAL 0 32 \32\ (_entity ((i 32)))))
		(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in )(_event))))
		(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal LatchxEI ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in )(_event))))
		(_port (_internal DxDI ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ))))
		(_port (_internal QxDO ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{width-1~downto~0}~12 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal DataOutxDO ~STD_LOGIC_VECTOR{width-1~downto~0}~12 0 39 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{width-1~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_signal (_internal StatexD ~STD_LOGIC_VECTOR{width-1~downto~0}~13 0 45 (_architecture (_uni ))))
		(_process
			(p_latch(_architecture 0 0 50 (_process (_target(5))(_sensitivity(1)(2)(6))(_dssslsensitivity 2))))
			(line__60(_architecture 1 0 60 (_assignment (_simple)(_target(4))(_sensitivity(6(_index 5)))(_read(6(_index 6))))))
			(p_memorizing(_architecture 2 0 63 (_process (_simple)(_target(6(0))(6(_range 7))(6))(_sensitivity(0)(1))(_read(3)(6(_range 8))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . Behavioral 9 -1
	)
)
I 000051 55 1935          1374164217337 Behavioral
(_unit VHDL (eventcounter 0 26 (behavioral 0 35 ))
	(_version v63)
	(_time 1374164217338 2013.07.18 18:16:57)
	(_source (\./../../sourcecode/eventCounter.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code cb99989f9f9c9add9dc9df9199)
	(_entity
		(_time 1372368068203)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal ClearxSI ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal IncrementxSI ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal OverflowxSO ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{8~downto~0}~13 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_signal (_internal CountxDP ~STD_LOGIC_VECTOR{8~downto~0}~13 0 37 (_architecture (_uni ))))
		(_signal (_internal CountxDN ~STD_LOGIC_VECTOR{8~downto~0}~13 0 37 (_architecture (_uni ))))
		(_process
			(p_memoryless(_architecture 0 0 41 (_process (_simple)(_target(6)(4))(_sensitivity(5)(2)(3)))))
			(p_memoryzing(_architecture 1 0 61 (_process (_target(5))(_sensitivity(0)(1)(6))(_dssslsensitivity 2))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33686018 2 )
		(33686018 33686018 2 )
		(33686018 33686018 2 )
	)
	(_model . Behavioral 2 -1
	)
)
I 000050 55 19399         1374164217416 Structure
(_unit VHDL (aerfifo 0 14 (structure 0 30 ))
	(_version v63)
	(_time 1374164217417 2013.07.18 18:16:57)
	(_source (\./../../sourcecode/AERfifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(machxo(components)))
	(_code 194a181e154f4f0f4c4a00434e)
	(_entity
		(_time 1372368066962)
		(_use (std(standard))(ieee(std_logic_1164))(machxo(components)))
	)
	(_component
		(fifo8ka
			(_object
				(_generic (_internal FULLPOINTER1 ~STD_LOGIC_VECTOR{13~downto~0}~13 0 47 (_entity -1 )))
				(_generic (_internal FULLPOINTER ~STD_LOGIC_VECTOR{13~downto~0}~132 0 48 (_entity -1 )))
				(_generic (_internal AFPOINTER1 ~STD_LOGIC_VECTOR{13~downto~0}~134 0 49 (_entity -1 )))
				(_generic (_internal AEPOINTER1 ~STD_LOGIC_VECTOR{13~downto~0}~136 0 50 (_entity -1 )))
				(_generic (_internal AFPOINTER ~STD_LOGIC_VECTOR{13~downto~0}~138 0 51 (_entity -1 )))
				(_generic (_internal AEPOINTER ~STD_LOGIC_VECTOR{13~downto~0}~1310 0 52 (_entity -1 )))
				(_generic (_internal CSDECODE_R ~STD_LOGIC_VECTOR{1~downto~0}~13 0 53 (_entity -1 )))
				(_generic (_internal CSDECODE_W ~STD_LOGIC_VECTOR{1~downto~0}~1312 0 54 (_entity -1 )))
				(_generic (_internal RESETMODE ~STRING~13 0 55 (_entity -1 )))
				(_generic (_internal REGMODE ~STRING~1313 0 55 (_entity -1 )))
				(_generic (_internal DATA_WIDTH_R ~extSTD.STANDARD.INTEGER 0 56 (_entity -1 )))
				(_generic (_internal DATA_WIDTH_W ~extSTD.STANDARD.INTEGER 0 56 (_entity -1 )))
				(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 58 (_entity (_in ))))
				(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 58 (_entity (_in ))))
				(_port (_internal DI2 ~extieee.std_logic_1164.STD_LOGIC 0 58 (_entity (_in ))))
				(_port (_internal DI3 ~extieee.std_logic_1164.STD_LOGIC 0 59 (_entity (_in ))))
				(_port (_internal DI4 ~extieee.std_logic_1164.STD_LOGIC 0 59 (_entity (_in ))))
				(_port (_internal DI5 ~extieee.std_logic_1164.STD_LOGIC 0 59 (_entity (_in ))))
				(_port (_internal DI6 ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_in ))))
				(_port (_internal DI7 ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_in ))))
				(_port (_internal DI8 ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_in ))))
				(_port (_internal DI9 ~extieee.std_logic_1164.STD_LOGIC 0 61 (_entity (_in ))))
				(_port (_internal DI10 ~extieee.std_logic_1164.STD_LOGIC 0 61 (_entity (_in ))))
				(_port (_internal DI11 ~extieee.std_logic_1164.STD_LOGIC 0 61 (_entity (_in ))))
				(_port (_internal DI12 ~extieee.std_logic_1164.STD_LOGIC 0 62 (_entity (_in ))))
				(_port (_internal DI13 ~extieee.std_logic_1164.STD_LOGIC 0 62 (_entity (_in ))))
				(_port (_internal DI14 ~extieee.std_logic_1164.STD_LOGIC 0 63 (_entity (_in ))))
				(_port (_internal DI15 ~extieee.std_logic_1164.STD_LOGIC 0 63 (_entity (_in ))))
				(_port (_internal DI16 ~extieee.std_logic_1164.STD_LOGIC 0 64 (_entity (_in ))))
				(_port (_internal DI17 ~extieee.std_logic_1164.STD_LOGIC 0 64 (_entity (_in ))))
				(_port (_internal DI18 ~extieee.std_logic_1164.STD_LOGIC 0 65 (_entity (_in ))))
				(_port (_internal DI19 ~extieee.std_logic_1164.STD_LOGIC 0 65 (_entity (_in ))))
				(_port (_internal DI20 ~extieee.std_logic_1164.STD_LOGIC 0 66 (_entity (_in ))))
				(_port (_internal DI21 ~extieee.std_logic_1164.STD_LOGIC 0 66 (_entity (_in ))))
				(_port (_internal DI22 ~extieee.std_logic_1164.STD_LOGIC 0 67 (_entity (_in ))))
				(_port (_internal DI23 ~extieee.std_logic_1164.STD_LOGIC 0 67 (_entity (_in ))))
				(_port (_internal DI24 ~extieee.std_logic_1164.STD_LOGIC 0 68 (_entity (_in ))))
				(_port (_internal DI25 ~extieee.std_logic_1164.STD_LOGIC 0 68 (_entity (_in ))))
				(_port (_internal DI26 ~extieee.std_logic_1164.STD_LOGIC 0 69 (_entity (_in ))))
				(_port (_internal DI27 ~extieee.std_logic_1164.STD_LOGIC 0 69 (_entity (_in ))))
				(_port (_internal DI28 ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_in ))))
				(_port (_internal DI29 ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_in ))))
				(_port (_internal DI30 ~extieee.std_logic_1164.STD_LOGIC 0 71 (_entity (_in ))))
				(_port (_internal DI31 ~extieee.std_logic_1164.STD_LOGIC 0 71 (_entity (_in ))))
				(_port (_internal DI32 ~extieee.std_logic_1164.STD_LOGIC 0 72 (_entity (_in ))))
				(_port (_internal DI33 ~extieee.std_logic_1164.STD_LOGIC 0 72 (_entity (_in ))))
				(_port (_internal DI34 ~extieee.std_logic_1164.STD_LOGIC 0 73 (_entity (_in ))))
				(_port (_internal DI35 ~extieee.std_logic_1164.STD_LOGIC 0 73 (_entity (_in ))))
				(_port (_internal FULLI ~extieee.std_logic_1164.STD_LOGIC 0 74 (_entity (_in ))))
				(_port (_internal CSW0 ~extieee.std_logic_1164.STD_LOGIC 0 74 (_entity (_in ))))
				(_port (_internal CSW1 ~extieee.std_logic_1164.STD_LOGIC 0 75 (_entity (_in ))))
				(_port (_internal EMPTYI ~extieee.std_logic_1164.STD_LOGIC 0 75 (_entity (_in ))))
				(_port (_internal CSR0 ~extieee.std_logic_1164.STD_LOGIC 0 76 (_entity (_in ))))
				(_port (_internal CSR1 ~extieee.std_logic_1164.STD_LOGIC 0 76 (_entity (_in ))))
				(_port (_internal WE ~extieee.std_logic_1164.STD_LOGIC 0 76 (_entity (_in ))))
				(_port (_internal RE ~extieee.std_logic_1164.STD_LOGIC 0 77 (_entity (_in ))))
				(_port (_internal CLKW ~extieee.std_logic_1164.STD_LOGIC 0 77 (_entity (_in ))))
				(_port (_internal CLKR ~extieee.std_logic_1164.STD_LOGIC 0 77 (_entity (_in ))))
				(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 78 (_entity (_in ))))
				(_port (_internal RPRST ~extieee.std_logic_1164.STD_LOGIC 0 78 (_entity (_in ))))
				(_port (_internal DO0 ~extieee.std_logic_1164.STD_LOGIC 0 79 (_entity (_out ))))
				(_port (_internal DO1 ~extieee.std_logic_1164.STD_LOGIC 0 79 (_entity (_out ))))
				(_port (_internal DO2 ~extieee.std_logic_1164.STD_LOGIC 0 80 (_entity (_out ))))
				(_port (_internal DO3 ~extieee.std_logic_1164.STD_LOGIC 0 80 (_entity (_out ))))
				(_port (_internal DO4 ~extieee.std_logic_1164.STD_LOGIC 0 81 (_entity (_out ))))
				(_port (_internal DO5 ~extieee.std_logic_1164.STD_LOGIC 0 81 (_entity (_out ))))
				(_port (_internal DO6 ~extieee.std_logic_1164.STD_LOGIC 0 82 (_entity (_out ))))
				(_port (_internal DO7 ~extieee.std_logic_1164.STD_LOGIC 0 82 (_entity (_out ))))
				(_port (_internal DO8 ~extieee.std_logic_1164.STD_LOGIC 0 83 (_entity (_out ))))
				(_port (_internal DO9 ~extieee.std_logic_1164.STD_LOGIC 0 83 (_entity (_out ))))
				(_port (_internal DO10 ~extieee.std_logic_1164.STD_LOGIC 0 84 (_entity (_out ))))
				(_port (_internal DO11 ~extieee.std_logic_1164.STD_LOGIC 0 84 (_entity (_out ))))
				(_port (_internal DO12 ~extieee.std_logic_1164.STD_LOGIC 0 85 (_entity (_out ))))
				(_port (_internal DO13 ~extieee.std_logic_1164.STD_LOGIC 0 85 (_entity (_out ))))
				(_port (_internal DO14 ~extieee.std_logic_1164.STD_LOGIC 0 86 (_entity (_out ))))
				(_port (_internal DO15 ~extieee.std_logic_1164.STD_LOGIC 0 86 (_entity (_out ))))
				(_port (_internal DO16 ~extieee.std_logic_1164.STD_LOGIC 0 87 (_entity (_out ))))
				(_port (_internal DO17 ~extieee.std_logic_1164.STD_LOGIC 0 87 (_entity (_out ))))
				(_port (_internal DO18 ~extieee.std_logic_1164.STD_LOGIC 0 88 (_entity (_out ))))
				(_port (_internal DO19 ~extieee.std_logic_1164.STD_LOGIC 0 88 (_entity (_out ))))
				(_port (_internal DO20 ~extieee.std_logic_1164.STD_LOGIC 0 89 (_entity (_out ))))
				(_port (_internal DO21 ~extieee.std_logic_1164.STD_LOGIC 0 89 (_entity (_out ))))
				(_port (_internal DO22 ~extieee.std_logic_1164.STD_LOGIC 0 90 (_entity (_out ))))
				(_port (_internal DO23 ~extieee.std_logic_1164.STD_LOGIC 0 90 (_entity (_out ))))
				(_port (_internal DO24 ~extieee.std_logic_1164.STD_LOGIC 0 91 (_entity (_out ))))
				(_port (_internal DO25 ~extieee.std_logic_1164.STD_LOGIC 0 91 (_entity (_out ))))
				(_port (_internal DO26 ~extieee.std_logic_1164.STD_LOGIC 0 92 (_entity (_out ))))
				(_port (_internal DO27 ~extieee.std_logic_1164.STD_LOGIC 0 92 (_entity (_out ))))
				(_port (_internal DO28 ~extieee.std_logic_1164.STD_LOGIC 0 93 (_entity (_out ))))
				(_port (_internal DO29 ~extieee.std_logic_1164.STD_LOGIC 0 93 (_entity (_out ))))
				(_port (_internal DO30 ~extieee.std_logic_1164.STD_LOGIC 0 94 (_entity (_out ))))
				(_port (_internal DO31 ~extieee.std_logic_1164.STD_LOGIC 0 94 (_entity (_out ))))
				(_port (_internal DO32 ~extieee.std_logic_1164.STD_LOGIC 0 95 (_entity (_out ))))
				(_port (_internal DO33 ~extieee.std_logic_1164.STD_LOGIC 0 95 (_entity (_out ))))
				(_port (_internal DO34 ~extieee.std_logic_1164.STD_LOGIC 0 96 (_entity (_out ))))
				(_port (_internal DO35 ~extieee.std_logic_1164.STD_LOGIC 0 96 (_entity (_out ))))
				(_port (_internal EF ~extieee.std_logic_1164.STD_LOGIC 0 97 (_entity (_out ))))
				(_port (_internal AEF ~extieee.std_logic_1164.STD_LOGIC 0 97 (_entity (_out ))))
				(_port (_internal AFF ~extieee.std_logic_1164.STD_LOGIC 0 97 (_entity (_out ))))
				(_port (_internal FF ~extieee.std_logic_1164.STD_LOGIC 0 98 (_entity (_out ))))
			)
		)
		(vhi
			(_object
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_out ))))
			)
		)
		(vlo
			(_object
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_out ))))
			)
		)
	)
	(_instantiation AERfifo_0_1 0 140 (_component fifo8ka )
		(_generic
			((FULLPOINTER1)(_string \"01111111110001"\))
			((FULLPOINTER)(_string \"01111111111001"\))
			((AFPOINTER1)(_string \"00011111010001"\))
			((AEPOINTER1)(_string \"00000001011111"\))
			((AFPOINTER)(_string \"00011111011001"\))
			((AEPOINTER)(_string \"00000001010111"\))
			((CSDECODE_R)(_string \"11"\))
			((CSDECODE_W)(_string \"11"\))
			((RESETMODE)(_string \"ASYNC"\))
			((REGMODE)(_string \"NOREG"\))
			((DATA_WIDTH_R)((i 9)))
			((DATA_WIDTH_W)((i 9)))
		)
		(_port
			((DI0)(Data(0)))
			((DI1)(Data(1)))
			((DI2)(Data(2)))
			((DI3)(Data(3)))
			((DI4)(Data(4)))
			((DI5)(Data(5)))
			((DI6)(Data(6)))
			((DI7)(Data(7)))
			((DI8)(Data(8)))
			((DI9)(scuba_vlo))
			((DI10)(scuba_vlo))
			((DI11)(scuba_vlo))
			((DI12)(scuba_vlo))
			((DI13)(scuba_vlo))
			((DI14)(scuba_vlo))
			((DI15)(scuba_vlo))
			((DI16)(scuba_vlo))
			((DI17)(scuba_vlo))
			((DI18)(scuba_vlo))
			((DI19)(scuba_vlo))
			((DI20)(scuba_vlo))
			((DI21)(scuba_vlo))
			((DI22)(scuba_vlo))
			((DI23)(scuba_vlo))
			((DI24)(scuba_vlo))
			((DI25)(scuba_vlo))
			((DI26)(scuba_vlo))
			((DI27)(scuba_vlo))
			((DI28)(scuba_vlo))
			((DI29)(scuba_vlo))
			((DI30)(scuba_vlo))
			((DI31)(scuba_vlo))
			((DI32)(scuba_vlo))
			((DI33)(scuba_vlo))
			((DI34)(scuba_vlo))
			((DI35)(scuba_vlo))
			((FULLI)(Full_int))
			((CSW0)(scuba_vhi))
			((CSW1)(scuba_vhi))
			((EMPTYI)(Empty_int))
			((CSR0)(scuba_vhi))
			((CSR1)(scuba_vhi))
			((WE)(WrEn))
			((RE)(RdEn))
			((CLKW)(WrClock))
			((CLKR)(RdClock))
			((RST)(Reset))
			((RPRST)(RPReset))
			((DO0)(Q(0)))
			((DO1)(Q(1)))
			((DO2)(Q(2)))
			((DO3)(Q(3)))
			((DO4)(Q(4)))
			((DO5)(Q(5)))
			((DO6)(Q(6)))
			((DO7)(Q(7)))
			((DO8)(Q(8)))
			((DO9)(_open))
			((DO10)(_open))
			((DO11)(_open))
			((DO12)(_open))
			((DO13)(_open))
			((DO14)(_open))
			((DO15)(_open))
			((DO16)(_open))
			((DO17)(_open))
			((DO18)(_open))
			((DO19)(_open))
			((DO20)(_open))
			((DO21)(_open))
			((DO22)(_open))
			((DO23)(_open))
			((DO24)(_open))
			((DO25)(_open))
			((DO26)(_open))
			((DO27)(_open))
			((DO28)(_open))
			((DO29)(_open))
			((DO30)(_open))
			((DO31)(_open))
			((DO32)(_open))
			((DO33)(_open))
			((DO34)(_open))
			((DO35)(_open))
			((EF)(Empty_int))
			((AEF)(AlmostEmpty))
			((AFF)(AlmostFull))
			((FF)(Full_int))
		)
		(_use (_entity machxo fifo8ka)
			(_generic
				((DATA_WIDTH_W)((i 9)))
				((DATA_WIDTH_R)((i 9)))
				((REGMODE)(_string \"NOREG"\))
				((RESETMODE)(_string \"ASYNC"\))
				((CSDECODE_W)(_string \"11"\))
				((CSDECODE_R)(_string \"11"\))
				((AEPOINTER)(_string \"00000001010111"\))
				((AEPOINTER1)(_string \"00000001011111"\))
				((AFPOINTER)(_string \"00011111011001"\))
				((AFPOINTER1)(_string \"00011111010001"\))
				((FULLPOINTER)(_string \"01111111111001"\))
				((FULLPOINTER1)(_string \"01111111110001"\))
			)
		)
	)
	(_instantiation scuba_vhi_inst 0 173 (_component vhi )
		(_port
			((Z)(scuba_vhi))
		)
		(_use (_entity machxo vhi)
		)
	)
	(_instantiation scuba_vlo_inst 0 176 (_component vlo )
		(_port
			((Z)(scuba_vlo))
		)
		(_use (_entity machxo vlo)
		)
	)
	(_instantiation AERfifo_1_0 0 179 (_component fifo8ka )
		(_generic
			((FULLPOINTER1)(_string \"00000000000000"\))
			((FULLPOINTER)(_string \"11111111111111"\))
			((AFPOINTER1)(_string \"00000000000000"\))
			((AEPOINTER1)(_string \"00000000000000"\))
			((AFPOINTER)(_string \"11111111111111"\))
			((AEPOINTER)(_string \"11111111111111"\))
			((CSDECODE_R)(_string \"11"\))
			((CSDECODE_W)(_string \"11"\))
			((RESETMODE)(_string \"ASYNC"\))
			((REGMODE)(_string \"NOREG"\))
			((DATA_WIDTH_R)((i 9)))
			((DATA_WIDTH_W)((i 9)))
		)
		(_port
			((DI0)(Data(9)))
			((DI1)(Data(10)))
			((DI2)(Data(11)))
			((DI3)(Data(12)))
			((DI4)(Data(13)))
			((DI5)(Data(14)))
			((DI6)(Data(15)))
			((DI7)(scuba_vlo))
			((DI8)(scuba_vlo))
			((DI9)(scuba_vlo))
			((DI10)(scuba_vlo))
			((DI11)(scuba_vlo))
			((DI12)(scuba_vlo))
			((DI13)(scuba_vlo))
			((DI14)(scuba_vlo))
			((DI15)(scuba_vlo))
			((DI16)(scuba_vlo))
			((DI17)(scuba_vlo))
			((DI18)(scuba_vlo))
			((DI19)(scuba_vlo))
			((DI20)(scuba_vlo))
			((DI21)(scuba_vlo))
			((DI22)(scuba_vlo))
			((DI23)(scuba_vlo))
			((DI24)(scuba_vlo))
			((DI25)(scuba_vlo))
			((DI26)(scuba_vlo))
			((DI27)(scuba_vlo))
			((DI28)(scuba_vlo))
			((DI29)(scuba_vlo))
			((DI30)(scuba_vlo))
			((DI31)(scuba_vlo))
			((DI32)(scuba_vlo))
			((DI33)(scuba_vlo))
			((DI34)(scuba_vlo))
			((DI35)(scuba_vlo))
			((FULLI)(Full_int))
			((CSW0)(scuba_vhi))
			((CSW1)(scuba_vhi))
			((EMPTYI)(Empty_int))
			((CSR0)(scuba_vhi))
			((CSR1)(scuba_vhi))
			((WE)(WrEn))
			((RE)(RdEn))
			((CLKW)(WrClock))
			((CLKR)(RdClock))
			((RST)(Reset))
			((RPRST)(RPReset))
			((DO0)(Q(9)))
			((DO1)(Q(10)))
			((DO2)(Q(11)))
			((DO3)(Q(12)))
			((DO4)(Q(13)))
			((DO5)(Q(14)))
			((DO6)(Q(15)))
			((DO7)(_open))
			((DO8)(_open))
			((DO9)(_open))
			((DO10)(_open))
			((DO11)(_open))
			((DO12)(_open))
			((DO13)(_open))
			((DO14)(_open))
			((DO15)(_open))
			((DO16)(_open))
			((DO17)(_open))
			((DO18)(_open))
			((DO19)(_open))
			((DO20)(_open))
			((DO21)(_open))
			((DO22)(_open))
			((DO23)(_open))
			((DO24)(_open))
			((DO25)(_open))
			((DO26)(_open))
			((DO27)(_open))
			((DO28)(_open))
			((DO29)(_open))
			((DO30)(_open))
			((DO31)(_open))
			((DO32)(_open))
			((DO33)(_open))
			((DO34)(_open))
			((DO35)(_open))
			((EF)(_open))
			((AEF)(_open))
			((AFF)(_open))
			((FF)(_open))
		)
		(_use (_entity machxo fifo8ka)
			(_generic
				((DATA_WIDTH_W)((i 9)))
				((DATA_WIDTH_R)((i 9)))
				((REGMODE)(_string \"NOREG"\))
				((RESETMODE)(_string \"ASYNC"\))
				((CSDECODE_W)(_string \"11"\))
				((CSDECODE_R)(_string \"11"\))
				((AEPOINTER)(_string \"11111111111111"\))
				((AEPOINTER1)(_string \"00000000000000"\))
				((AFPOINTER)(_string \"11111111111111"\))
				((AFPOINTER1)(_string \"00000000000000"\))
				((FULLPOINTER)(_string \"11111111111111"\))
				((FULLPOINTER1)(_string \"00000000000000"\))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal Data ~STD_LOGIC_VECTOR{15~downto~0}~12 0 16 (_entity (_in ))))
		(_port (_internal WrClock ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
		(_port (_internal RdClock ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
		(_port (_internal WrEn ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_in ))))
		(_port (_internal RdEn ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_in ))))
		(_port (_internal Reset ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_in ))))
		(_port (_internal RPReset ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal Q ~STD_LOGIC_VECTOR{15~downto~0}~122 0 23 (_entity (_out ))))
		(_port (_internal Empty ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_out ))))
		(_port (_internal Full ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_out ))))
		(_port (_internal AlmostEmpty ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_out ))))
		(_port (_internal AlmostFull ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_out ))))
		(_signal (_internal scuba_vhi ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_signal (_internal Empty_int ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal Full_int ~extieee.std_logic_1164.STD_LOGIC 0 35 (_architecture (_uni ))))
		(_signal (_internal scuba_vlo ~extieee.std_logic_1164.STD_LOGIC 0 36 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~13 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~132 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~134 0 49 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~136 0 50 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~138 0 51 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~1310 0 52 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 53 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1312 0 54 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_type (_internal ~STRING~13 0 55 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_type (_internal ~STRING~1313 0 55 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_process
			(line__211(_architecture 0 0 211 (_assignment (_simple)(_alias((Empty)(Empty_int)))(_target(8))(_sensitivity(13)))))
			(line__212(_architecture 1 0 212 (_assignment (_simple)(_alias((Full)(Full_int)))(_target(9))(_sensitivity(14)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_model . Structure 2 -1
	)
)
I 000033 55 1433 0 structure_con
(_configuration VHDL (structure_con 0 217 (AERfifo))
	(_version v63)
	(_time 1374164217427 2013.07.18 18:16:57)
	(_source (\./../../sourcecode/AERfifo.vhd\))
	(_use (std(standard))(machxo(components))(ieee(std_logic_1164)))
	(_code 297b2a2c247f7f3e2c273a727c)
	(_architecture Structure
		(_instantiation AERfifo_0_1
			(_entity machxo fifo8ka V
				(_generic
					((DATA_WIDTH_W)(_code 0))
					((DATA_WIDTH_R)(_code 1))
					((REGMODE)(_code 2))
					((RESETMODE)(_code 3))
					((CSDECODE_W)(_code 4))
					((CSDECODE_R)(_code 5))
					((AEPOINTER)(_code 6))
					((AEPOINTER1)(_code 7))
					((AFPOINTER)(_code 8))
					((AFPOINTER1)(_code 9))
					((FULLPOINTER)(_code 10))
					((FULLPOINTER1)(_code 11))
				)
			)
		)
		(_instantiation scuba_vhi_inst
			(_entity machxo vhi V
			)
		)
		(_instantiation scuba_vlo_inst
			(_entity machxo vlo V
			)
		)
		(_instantiation AERfifo_1_0
			(_entity machxo fifo8ka V
				(_generic
					((DATA_WIDTH_W)(_code 12))
					((DATA_WIDTH_R)(_code 13))
					((REGMODE)(_code 14))
					((RESETMODE)(_code 15))
					((CSDECODE_W)(_code 16))
					((CSDECODE_R)(_code 17))
					((AEPOINTER)(_code 18))
					((AEPOINTER1)(_code 19))
					((AFPOINTER)(_code 20))
					((AFPOINTER1)(_code 21))
					((FULLPOINTER)(_code 22))
					((FULLPOINTER1)(_code 23))
				)
			)
		)
		(_model . Structure_CON__AERfifo__Structure__code__0 24 -1
		)
	)
)
I 000050 55 5069          1374164217504 Structure
(_unit VHDL (clockgen 0 14 (structure 0 24 ))
	(_version v63)
	(_time 1374164217505 2013.07.18 18:16:57)
	(_source (\./../../sourcecode/clockgen.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(machxo(components)))
	(_code 77247476232075617179352d21)
	(_entity
		(_time 1372368067259)
		(_use (std(standard))(ieee(std_logic_1164))(machxo(components)))
	)
	(_component
		(vlo
			(_object
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
			)
		)
		(ehxpllc
			(_object
				(_generic (_internal DUTY ~extSTD.STANDARD.INTEGER 0 36 (_entity -1 )))
				(_generic (_internal PHASEADJ ~extSTD.STANDARD.INTEGER 0 36 (_entity -1 )))
				(_generic (_internal DELAY_CNTL ~STRING~13 0 37 (_entity -1 )))
				(_generic (_internal CLKOK_DIV ~extSTD.STANDARD.INTEGER 0 37 (_entity -1 )))
				(_generic (_internal FDEL ~extSTD.STANDARD.INTEGER 0 38 (_entity -1 )))
				(_generic (_internal CLKFB_DIV ~extSTD.STANDARD.INTEGER 0 38 (_entity -1 )))
				(_generic (_internal CLKOP_DIV ~extSTD.STANDARD.INTEGER 0 39 (_entity -1 )))
				(_generic (_internal CLKI_DIV ~extSTD.STANDARD.INTEGER 0 39 (_entity -1 )))
				(_port (_internal CLKI ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ))))
				(_port (_internal CLKFB ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ))))
				(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ))))
				(_port (_internal DDAMODE ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_in ))))
				(_port (_internal DDAIZR ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_in ))))
				(_port (_internal DDAILAG ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_in ))))
				(_port (_internal DDAIDEL0 ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ))))
				(_port (_internal DDAIDEL1 ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ))))
				(_port (_internal DDAIDEL2 ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ))))
				(_port (_internal CLKOP ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_out ))))
				(_port (_internal CLKOS ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_out ))))
				(_port (_internal CLKOK ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_out ))))
				(_port (_internal CLKINTFB ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_out ))))
				(_port (_internal LOCK ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_out ))))
			)
		)
	)
	(_instantiation scuba_vlo_inst 0 79 (_component vlo )
		(_port
			((Z)(scuba_vlo))
		)
		(_use (_entity machxo vlo)
		)
	)
	(_instantiation PLLCInst_0 0 82 (_component ehxpllc )
		(_generic
			((DUTY)((i 4)))
			((PHASEADJ)((i 0)))
			((DELAY_CNTL)(_string \"STATIC"\))
			((CLKOK_DIV)((i 2)))
			((FDEL)((i 0)))
			((CLKFB_DIV)((i 3)))
			((CLKOP_DIV)((i 8)))
			((CLKI_DIV)((i 1)))
		)
		(_port
			((CLKI)(CLK))
			((CLKFB)(CLKOP_t))
			((RST)(RESET))
			((DDAMODE)(scuba_vlo))
			((DDAIZR)(scuba_vlo))
			((DDAILAG)(scuba_vlo))
			((DDAIDEL0)(scuba_vlo))
			((DDAIDEL1)(scuba_vlo))
			((DDAIDEL2)(scuba_vlo))
			((CLKOP)(CLKOP_t))
			((CLKOS)(_open))
			((CLKOK)(_open))
			((CLKINTFB)(_open))
			((LOCK)(LOCK))
		)
		(_use (_entity machxo ehxpllc)
			(_generic
				((CLKI_DIV)((i 1)))
				((CLKFB_DIV)((i 3)))
				((CLKOP_DIV)((i 8)))
				((CLKOK_DIV)((i 2)))
				((PHASEADJ)((i 0)))
				((FDEL)((i 0)))
				((DUTY)((i 4)))
				((DELAY_CNTL)(_string \"STATIC"\))
			)
			(_port
				((clki)(CLKI))
				((clkfb)(CLKFB))
				((rst)(RST))
				((ddamode)(DDAMODE))
				((ddaizr)(DDAIZR))
				((ddailag)(DDAILAG))
				((ddaidel0)(DDAIDEL0))
				((ddaidel1)(DDAIDEL1))
				((ddaidel2)(DDAIDEL2))
				((clkos)(CLKOS))
				((clkop)(CLKOP))
				((clkok)(CLKOK))
				((lock)(LOCK))
				((clkintfb)(CLKINTFB))
			)
		)
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
		(_port (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
		(_port (_internal CLKOP ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_out ))))
		(_port (_internal LOCK ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_out ))))
		(_signal (_internal scuba_vlo ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ))))
		(_signal (_internal CLKOP_t ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_type (_internal ~STRING~13 0 37 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_process
			(line__94(_architecture 0 0 94 (_assignment (_simple)(_alias((CLKOP)(CLKOP_t)))(_target(2))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
	)
	(_model . Structure 1 -1
	)
)
I 000033 55 1120 0 structure_con
(_configuration VHDL (structure_con 0 99 (clockgen))
	(_version v63)
	(_time 1374164217513 2013.07.18 18:16:57)
	(_source (\./../../sourcecode/clockgen.vhd\))
	(_use (std(standard))(machxo(components))(ieee(std_logic_1164)))
	(_code 86d4858984d0d091838795ddd3)
	(_architecture Structure
		(_instantiation scuba_vlo_inst
			(_entity machxo vlo V
			)
		)
		(_instantiation PLLCInst_0
			(_entity machxo ehxpllc V
				(_generic
					((CLKI_DIV)(_code 0))
					((CLKFB_DIV)(_code 1))
					((CLKOP_DIV)(_code 2))
					((CLKOK_DIV)(_code 3))
					((PHASEADJ)(_code 4))
					((FDEL)(_code 5))
					((DUTY)(_code 6))
					((DELAY_CNTL)(_code 7))
				)
				(_port
					((clki)(CLKI))
					((clkfb)(CLKFB))
					((rst)(RST))
					((ddamode)(DDAMODE))
					((ddaizr)(DDAIZR))
					((ddailag)(DDAILAG))
					((ddaidel0)(DDAIDEL0))
					((ddaidel1)(DDAIDEL1))
					((ddaidel2)(DDAIDEL2))
					((clkos)(CLKOS))
					((clkop)(CLKOP))
					((clkok)(CLKOK))
					((lock)(LOCK))
					((clkintfb)(CLKINTFB))
				)
			)
		)
		(_model . Structure_CON__clockgen__Structure__code__0 8 -1
		)
	)
)
I 000051 55 1879          1374164217573 Behavioral
(_unit VHDL (earlypakettimer 0 25 (behavioral 0 33 ))
	(_version v63)
	(_time 1374164217574 2013.07.18 18:16:57)
	(_source (\./../../sourcecode/earlyPaketTimer.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code c596c090c19393d395c2dc9e94)
	(_entity
		(_time 1372368067550)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in )(_event))))
		(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in ))))
		(_port (_internal ClearxSI ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal TimerExpiredxSO ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{20~downto~0}~13 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 20)(i 0))))))
		(_signal (_internal CountxDN ~STD_LOGIC_VECTOR{20~downto~0}~13 0 36 (_architecture (_uni ))))
		(_signal (_internal CountxDP ~STD_LOGIC_VECTOR{20~downto~0}~13 0 36 (_architecture (_uni ))))
		(_process
			(p_memless(_architecture 0 0 41 (_process (_simple)(_target(4)(3))(_sensitivity(5)(2)))))
			(p_memoryzing(_architecture 1 0 55 (_process (_target(5))(_sensitivity(0)(1)(4))(_dssslsensitivity 2))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 33686018 2 )
	)
	(_model . Behavioral 2 -1
	)
)
I 000051 55 2661          1374164217629 Behavioral
(_unit VHDL (cdvsresetstatemachine 0 25 (behavioral 0 37 ))
	(_version v63)
	(_time 1374164217630 2013.07.18 18:16:57)
	(_source (\./../../sourcecode/cDVSResetStateMachine.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code f3a0f0a3f4a5a1e4f6f2e1a9a7)
	(_entity
		(_time 1372368070692)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in )(_event))))
		(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in ))))
		(_port (_internal AERackxSBI ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal RxcolGxSI ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal cDVSresetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal CDVSresetxRBO ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ))))
		(_type (_internal state 0 38 (_enum1 stidle stevent stresetcdvs (_to (i 0)(i 2)))))
		(_signal (_internal StatexDP state 0 42 (_architecture (_uni ))))
		(_signal (_internal StatexDN state 0 42 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{18~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 18)(i 0))))))
		(_signal (_internal CountxDP ~STD_LOGIC_VECTOR{18~downto~0}~13 0 45 (_architecture (_uni ))))
		(_signal (_internal CountxDN ~STD_LOGIC_VECTOR{18~downto~0}~13 0 45 (_architecture (_uni ))))
		(_constant (_internal waitTime ~extSTD.STANDARD.INTEGER 0 47 (_architecture ((i 30)))))
		(_constant (_internal idleTime ~extSTD.STANDARD.INTEGER 0 48 (_architecture ((i 200000)))))
		(_process
			(p_memless(_architecture 0 0 53 (_process (_simple)(_target(7)(9)(5))(_sensitivity(6)(8)(2)(4)))))
			(p_memoryzing(_architecture 1 0 105 (_process (_target(6)(8))(_sensitivity(0)(1)(7)(9))(_dssslsensitivity 2))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_static
		(33686018 33686018 33686018 33686018 131586 )
		(33686018 33686018 33686018 33686018 131586 )
		(33686018 33686018 33686018 33686018 131586 )
		(33686018 33686018 33686018 33686018 131586 )
	)
	(_model . Behavioral 2 -1
	)
)
I 000051 55 13512         1374164217824 Behavioral
(_unit VHDL (adcstatemachine 0 25 (behavioral 0 57 ))
	(_version v63)
	(_time 1374164217825 2013.07.18 18:16:57)
	(_source (\./../../sourcecode/ADCStateMachine.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code beedbeeaefe9e9a9bdb8e8bbafe5eb)
	(_entity
		(_time 1372368071665)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in ))))
		(_port (_internal ADCclockxCO ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_out ))))
		(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_port (_internal ADCwordxDI ~STD_LOGIC_VECTOR{9~downto~0}~12 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_port (_internal ADCoutxDO ~STD_LOGIC_VECTOR{13~downto~0}~12 0 32 (_entity (_out ))))
		(_port (_internal ADCstbyxEO ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ))))
		(_port (_internal ADCoexEBO ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ))))
		(_port (_internal ADCovrxSI ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal RegisterWritexEO ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
		(_port (_internal SRLatchxEI ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ))))
		(_port (_internal RunADCxSI ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal ExposurexDI ~STD_LOGIC_VECTOR{15~downto~0}~12 0 39 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal ColSettlexDI ~STD_LOGIC_VECTOR{15~downto~0}~122 0 40 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~124 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal RowSettlexDI ~STD_LOGIC_VECTOR{15~downto~0}~124 0 41 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~126 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal ResSettlexDI ~STD_LOGIC_VECTOR{15~downto~0}~126 0 42 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~128 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal FramePeriodxDI ~STD_LOGIC_VECTOR{15~downto~0}~128 0 43 (_entity (_in ))))
		(_port (_internal SBRet10xEI ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_in ))))
		(_port (_internal TestPixelxEI ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_in ))))
		(_port (_internal ExtTriggerxEI ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_in ))))
		(_port (_internal CDVSTestSRRowInxSO ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_out ))))
		(_port (_internal CDVSTestSRRowClockxSO ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_out ))))
		(_port (_internal CDVSTestSRColInxSO ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_out ))))
		(_port (_internal CDVSTestSRColClockxSO ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_out ))))
		(_port (_internal CDVSTestColMode0xSO ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_out ))))
		(_port (_internal CDVSTestColMode1xSO ~extieee.std_logic_1164.STD_LOGIC 0 52 (_entity (_out ))))
		(_port (_internal CDVSTestApsTxGatexSO ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_out ))))
		(_port (_internal ADCStateOutputLEDxSO ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_out ))))
		(_type (_internal ColState 0 58 (_enum1 stidle streset streleasereset streadreset stcountreset stnextreset stintegrate ststopintegrate streadsignal stcountsignal stnextsignal stwaitframe stresett stinitat streadresett stinitbt streadsignalt stwaitt (_to (i 0)(i 17)))))
		(_type (_internal RowState 0 59 (_enum1 stidle stfeedrow stinit stread stwrite strowdone stcolumndone stcolsettle (_to (i 0)(i 7)))))
		(_signal (_internal ResetxRB ~extieee.std_logic_1164.STD_LOGIC 0 61 (_architecture (_uni ))))
		(_signal (_internal StateColxDP ColState 0 64 (_architecture (_uni ))))
		(_signal (_internal StateColxDN ColState 0 64 (_architecture (_uni ))))
		(_signal (_internal StateRowxDP RowState 0 65 (_architecture (_uni ))))
		(_signal (_internal StateRowxDN RowState 0 65 (_architecture (_uni ))))
		(_signal (_internal ADCwordWritexE ~extieee.std_logic_1164.STD_LOGIC 0 66 (_architecture (_uni ))))
		(_signal (_internal ClockxC ~extieee.std_logic_1164.STD_LOGIC 0 67 (_architecture (_uni )(_event))))
		(_signal (_internal StateClockxC ~extieee.std_logic_1164.STD_LOGIC 0 68 (_architecture (_uni )(_event))))
		(_signal (_internal CDVSTestSRRowInxS ~extieee.std_logic_1164.STD_LOGIC 0 71 (_architecture (_uni ))))
		(_signal (_internal CDVSTestSRRowClockxS ~extieee.std_logic_1164.STD_LOGIC 0 71 (_architecture (_uni ))))
		(_signal (_internal CDVSTestSRColInxS ~extieee.std_logic_1164.STD_LOGIC 0 71 (_architecture (_uni ))))
		(_signal (_internal CDVSTestSRColClockxS ~extieee.std_logic_1164.STD_LOGIC 0 71 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 76 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal ADCoutMSBxS ~STD_LOGIC_VECTOR{3~downto~0}~13 0 76 (_architecture (_uni ))))
		(_signal (_internal StartPixelxS ~extieee.std_logic_1164.STD_LOGIC 0 77 (_architecture (_uni ))))
		(_signal (_internal StartColxS ~extieee.std_logic_1164.STD_LOGIC 0 78 (_architecture (_uni ))))
		(_signal (_internal StartRowxSN ~extieee.std_logic_1164.STD_LOGIC 0 79 (_architecture (_uni ))))
		(_signal (_internal StartRowxSP ~extieee.std_logic_1164.STD_LOGIC 0 79 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{32~downto~0}~13 0 82 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 32)(i 0))))))
		(_signal (_internal DividerColxDP ~STD_LOGIC_VECTOR{32~downto~0}~13 0 82 (_architecture (_uni ))))
		(_signal (_internal DividerColxDN ~STD_LOGIC_VECTOR{32~downto~0}~13 0 82 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{16~downto~0}~13 0 83 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 16)(i 0))))))
		(_signal (_internal DividerRowxDP ~STD_LOGIC_VECTOR{16~downto~0}~13 0 83 (_architecture (_uni ))))
		(_signal (_internal DividerRowxDN ~STD_LOGIC_VECTOR{16~downto~0}~13 0 83 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{25~downto~0}~13 0 84 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 25)(i 0))))))
		(_signal (_internal ExposureTxD ~STD_LOGIC_VECTOR{25~downto~0}~13 0 84 (_architecture (_uni ))))
		(_signal (_internal FramePeriodxD ~STD_LOGIC_VECTOR{25~downto~0}~13 0 85 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 87 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal CountRowxDN ~STD_LOGIC_VECTOR{7~downto~0}~13 0 87 (_architecture (_uni ))))
		(_signal (_internal CountRowxDP ~STD_LOGIC_VECTOR{7~downto~0}~13 0 87 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~13 0 88 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_signal (_internal CountColxDN ~STD_LOGIC_VECTOR{17~downto~0}~13 0 88 (_architecture (_uni ))))
		(_signal (_internal CountColxDP ~STD_LOGIC_VECTOR{17~downto~0}~13 0 88 (_architecture (_uni ))))
		(_signal (_internal DoReadxS ~extieee.std_logic_1164.STD_LOGIC 0 89 (_architecture (_uni ))))
		(_signal (_internal ReadDonexS ~extieee.std_logic_1164.STD_LOGIC 0 89 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 90 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal ReadCyclexS ~STD_LOGIC_VECTOR{1~downto~0}~13 0 90 (_architecture (_uni ))))
		(_signal (_internal ColModexD ~STD_LOGIC_VECTOR{1~downto~0}~13 0 91 (_architecture (_uni ))))
		(_signal (_internal TxGatexE ~extieee.std_logic_1164.STD_LOGIC 0 92 (_architecture (_uni ))))
		(_constant (_internal SizeX ~extSTD.STANDARD.INTEGER 0 96 (_architecture ((i 240)))))
		(_constant (_internal SizeY ~extSTD.STANDARD.INTEGER 0 97 (_architecture ((i 180)))))
		(_process
			(line__101(_architecture 0 0 101 (_assignment (_simple)(_target(27))(_sensitivity(2)(18)))))
			(line__103(_architecture 1 0 103 (_assignment (_simple)(_alias((ClockxC)(ClockxCI)))(_target(33))(_sensitivity(0)))))
			(line__104(_architecture 2 0 104 (_assignment (_simple)(_alias((StateClockxC)(ClockxC)))(_target(34))(_sensitivity(33)))))
			(line__105(_architecture 3 0 105 (_assignment (_simple)(_target(1))(_sensitivity(33)))))
			(line__107(_architecture 4 0 107 (_assignment (_simple)(_alias((CDVSTestSRRowInxSO)(CDVSTestSRRowInxS)))(_target(19))(_sensitivity(35)))))
			(line__108(_architecture 5 0 108 (_assignment (_simple)(_alias((CDVSTestSRColInxSO)(CDVSTestSRColInxS)))(_target(21))(_sensitivity(37)))))
			(line__110(_architecture 6 0 110 (_assignment (_simple)(_target(41))(_sensitivity(53)))))
			(line__111(_architecture 7 0 111 (_assignment (_simple)(_target(40))(_sensitivity(41)(43)))))
			(line__112(_architecture 8 0 112 (_assignment (_simple)(_alias((ADCoutxDO)(ADCoutMSBxS(d_3_0))(ADCwordxDI(d_9_0))))(_target(4))(_sensitivity(39(d_3_0))(3(d_9_0))))))
			(line__113(_architecture 9 0 113 (_assignment (_simple)(_target(39))(_sensitivity(40)(56)))))
			(line__114(_architecture 10 0 114 (_assignment (_simple)(_alias((ADCstbyxEO)(_string \"0"\)))(_target(5)))))
			(line__115(_architecture 11 0 115 (_assignment (_simple)(_alias((ADCoexEBO)(_string \"0"\)))(_target(6)))))
			(line__117(_architecture 12 0 117 (_assignment (_simple)(_alias((CDVSTestColMode0xSO)(ColModexD(0))))(_target(23))(_sensitivity(57(0))))))
			(line__118(_architecture 13 0 118 (_assignment (_simple)(_target(24))(_sensitivity(57(1))(17)(18)))))
			(line__122(_architecture 14 0 122 (_assignment (_simple)(_alias((ADCStateOutputLEDxSO)(TestPixelxEI)))(_target(26))(_sensitivity(17)))))
			(line__124(_architecture 15 0 124 (_assignment (_simple)(_target(49))(_sensitivity(15)))))
			(line__125(_architecture 16 0 125 (_assignment (_simple)(_target(48))(_sensitivity(11)))))
			(line__127(_architecture 17 0 127 (_assignment (_simple)(_target(25))(_sensitivity(58)))))
			(p_col(_architecture 18 0 130 (_process (_simple)(_target(29)(37)(38)(45)(52)(54)(56)(57)(58))(_sensitivity(28)(44)(48)(49)(53)(55)(10)(11)(12)(13)(14)(17)))))
			(p_row(_architecture 19 0 323 (_process (_simple)(_target(31)(32)(35)(36)(42)(47)(50)(55)(8))(_sensitivity(28)(30)(46)(51)(54)(56)(12)(13))(_read(43)))))
			(p_memoryzing(_architecture 20 0 404 (_process (_target(28)(30)(43)(44)(46)(51)(53))(_sensitivity(27)(34)(29)(31)(42)(45)(47)(50)(52))(_dssslsensitivity 2))))
			(p_clock_chip(_architecture 21 0 439 (_process (_target(20)(22))(_sensitivity(27)(33)(36)(38))(_dssslsensitivity 2))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_static
		(33686018 33686018 770 )
		(514 )
		(771 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 514 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 2 )
		(515 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 514 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 2 )
		(770 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 )
		(33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 514 )
		(33686018 33686018 )
	)
	(_model . Behavioral 22 -1
	)
)
I 000051 55 1674          1374164217901 Behavioral
(_unit VHDL (adcvalueready 0 25 (behavioral 0 36 ))
	(_version v63)
	(_time 1374164217902 2013.07.18 18:16:57)
	(_source (\./../../sourcecode/ADCvalueReady.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 0c5f0f0a5b5b5b1b0e021d560e)
	(_entity
		(_time 1372368070373)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in )(_event))))
		(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in ))))
		(_port (_internal RegisterWritexEI ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal ReadValuexEI ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal ValueReadyxSO ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
		(_type (_internal state 0 37 (_enum1 stidle stadcvalueready stread stadcvalueready2 (_to (i 0)(i 3)))))
		(_signal (_internal StatexDP state 0 40 (_architecture (_uni ))))
		(_signal (_internal StatexDN state 0 40 (_architecture (_uni ))))
		(_process
			(p_memless(_architecture 0 0 44 (_process (_simple)(_target(6)(4))(_sensitivity(5)(2)(3)))))
			(p_memoryzing(_architecture 1 0 78 (_process (_target(5))(_sensitivity(0)(1)(6))(_dssslsensitivity 2))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Behavioral 2 -1
	)
)
I 000051 55 45678         1374164218236 Structural
(_unit VHDL (usbaer_top_level 0 26 (structural 0 102 ))
	(_version v63)
	(_time 1374164218237 2013.07.18 18:16:58)
	(_source (\./../../sourcecode/USBAER_top_level.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 540652565303024255500050460d53)
	(_entity
		(_time 1372368069749)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(clockgen
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 136 (_entity (_in ))))
				(_port (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 137 (_entity (_in ))))
				(_port (_internal CLKOP ~extieee.std_logic_1164.STD_LOGIC 0 138 (_entity (_out ))))
				(_port (_internal LOCK ~extieee.std_logic_1164.STD_LOGIC 0 139 (_entity (_out ))))
			)
		)
		(shiftRegister
			(_object
				(_generic (_internal width ~extSTD.STANDARD.NATURAL 0 124 (_entity -1 )))
				(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 126 (_entity (_in ))))
				(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 127 (_entity (_in ))))
				(_port (_internal LatchxEI ~extieee.std_logic_1164.STD_LOGIC 0 128 (_entity (_in ))))
				(_port (_internal DxDI ~extieee.std_logic_1164.STD_LOGIC 0 129 (_entity (_in ))))
				(_port (_internal QxDO ~extieee.std_logic_1164.STD_LOGIC 0 130 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{width-1~downto~0}~13 0 131 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 52 )(i 0))))))
				(_port (_internal DataOutxDO ~STD_LOGIC_VECTOR{width-1~downto~0}~13 0 131 (_entity (_out ))))
			)
		)
		(AERfifo
			(_object
				(_port (_internal Data ~STD_LOGIC_VECTOR{15~downto~0}~1320 0 267 (_entity (_in ))))
				(_port (_internal WrClock ~extieee.std_logic_1164.STD_LOGIC 0 268 (_entity (_in ))))
				(_port (_internal RdClock ~extieee.std_logic_1164.STD_LOGIC 0 269 (_entity (_in ))))
				(_port (_internal WrEn ~extieee.std_logic_1164.STD_LOGIC 0 270 (_entity (_in ))))
				(_port (_internal RdEn ~extieee.std_logic_1164.STD_LOGIC 0 271 (_entity (_in ))))
				(_port (_internal Reset ~extieee.std_logic_1164.STD_LOGIC 0 272 (_entity (_in ))))
				(_port (_internal RPReset ~extieee.std_logic_1164.STD_LOGIC 0 273 (_entity (_in ))))
				(_port (_internal Q ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 274 (_entity (_out ))))
				(_port (_internal Empty ~extieee.std_logic_1164.STD_LOGIC 0 275 (_entity (_out ))))
				(_port (_internal Full ~extieee.std_logic_1164.STD_LOGIC 0 276 (_entity (_out ))))
				(_port (_internal AlmostEmpty ~extieee.std_logic_1164.STD_LOGIC 0 277 (_entity (_out ))))
				(_port (_internal AlmostFull ~extieee.std_logic_1164.STD_LOGIC 0 278 (_entity (_out ))))
			)
		)
		(wordRegister
			(_object
				(_generic (_internal width ~extSTD.STANDARD.NATURAL 0 230 (_entity -1 ((i 14)))))
				(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 232 (_entity (_in ))))
				(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 233 (_entity (_in ))))
				(_port (_internal WriteEnablexEI ~extieee.std_logic_1164.STD_LOGIC 0 234 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{width-1~downto~0}~1314 0 235 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 53 )(i 0))))))
				(_port (_internal DataInxDI ~STD_LOGIC_VECTOR{width-1~downto~0}~1314 0 235 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{width-1~downto~0}~1316 0 236 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 54 )(i 0))))))
				(_port (_internal DataOutxDO ~STD_LOGIC_VECTOR{width-1~downto~0}~1316 0 236 (_entity (_out ))))
			)
		)
		(earlyPaketTimer
			(_object
				(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 259 (_entity (_in ))))
				(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 260 (_entity (_in ))))
				(_port (_internal ClearxSI ~extieee.std_logic_1164.STD_LOGIC 0 261 (_entity (_in ))))
				(_port (_internal TimerExpiredxSO ~extieee.std_logic_1164.STD_LOGIC 0 262 (_entity (_out ))))
			)
		)
		(eventCounter
			(_object
				(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 241 (_entity (_in ))))
				(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 242 (_entity (_in ))))
				(_port (_internal ClearxSI ~extieee.std_logic_1164.STD_LOGIC 0 243 (_entity (_in ))))
				(_port (_internal IncrementxSI ~extieee.std_logic_1164.STD_LOGIC 0 244 (_entity (_in ))))
				(_port (_internal OverflowxSO ~extieee.std_logic_1164.STD_LOGIC 0 245 (_entity (_out ))))
			)
		)
		(timestampCounter
			(_object
				(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 250 (_entity (_in ))))
				(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 251 (_entity (_in ))))
				(_port (_internal IncrementxSI ~extieee.std_logic_1164.STD_LOGIC 0 252 (_entity (_in ))))
				(_port (_internal OverflowxSO ~extieee.std_logic_1164.STD_LOGIC 0 253 (_entity (_out ))))
				(_port (_internal DataxDO ~STD_LOGIC_VECTOR{13~downto~0}~1318 0 254 (_entity (_out ))))
			)
		)
		(synchronizerStateMachine
			(_object
				(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 154 (_entity (_in ))))
				(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 155 (_entity (_in ))))
				(_port (_internal RunxSI ~extieee.std_logic_1164.STD_LOGIC 0 156 (_entity (_in ))))
				(_port (_internal ConfigxSI ~extieee.std_logic_1164.STD_LOGIC 0 157 (_entity (_in ))))
				(_port (_internal SyncInxABI ~extieee.std_logic_1164.STD_LOGIC 0 158 (_entity (_in ))))
				(_port (_internal SyncOutxSBO ~extieee.std_logic_1164.STD_LOGIC 0 159 (_entity (_out ))))
				(_port (_internal TriggerxSO ~extieee.std_logic_1164.STD_LOGIC 0 160 (_entity (_out ))))
				(_port (_internal HostResetTimestampxSI ~extieee.std_logic_1164.STD_LOGIC 0 161 (_entity (_in ))))
				(_port (_internal ResetTimestampxSBO ~extieee.std_logic_1164.STD_LOGIC 0 162 (_entity (_out ))))
				(_port (_internal IncrementCounterxSO ~extieee.std_logic_1164.STD_LOGIC 0 163 (_entity (_out ))))
			)
		)
		(fifoStatemachine
			(_object
				(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 106 (_entity (_in ))))
				(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 107 (_entity (_in ))))
				(_port (_internal RunxSI ~extieee.std_logic_1164.STD_LOGIC 0 108 (_entity (_in ))))
				(_port (_internal FifoTransactionxSO ~extieee.std_logic_1164.STD_LOGIC 0 109 (_entity (_out ))))
				(_port (_internal FX2FifoInFullxSBI ~extieee.std_logic_1164.STD_LOGIC 0 110 (_entity (_in ))))
				(_port (_internal FifoEmptyxSI ~extieee.std_logic_1164.STD_LOGIC 0 111 (_entity (_in ))))
				(_port (_internal FifoReadxEO ~extieee.std_logic_1164.STD_LOGIC 0 112 (_entity (_out ))))
				(_port (_internal FX2FifoWritexEBO ~extieee.std_logic_1164.STD_LOGIC 0 113 (_entity (_out ))))
				(_port (_internal FX2FifoPktEndxSBO ~extieee.std_logic_1164.STD_LOGIC 0 114 (_entity (_out ))))
				(_port (_internal FX2FifoAddressxDO ~STD_LOGIC_VECTOR{1~downto~0}~13 0 115 (_entity (_out ))))
				(_port (_internal IncEventCounterxSO ~extieee.std_logic_1164.STD_LOGIC 0 116 (_entity (_out ))))
				(_port (_internal ResetEventCounterxSO ~extieee.std_logic_1164.STD_LOGIC 0 117 (_entity (_out ))))
				(_port (_internal ResetEarlyPaketTimerxSO ~extieee.std_logic_1164.STD_LOGIC 0 118 (_entity (_out ))))
				(_port (_internal EarlyPaketTimerOverflowxSI ~extieee.std_logic_1164.STD_LOGIC 0 119 (_entity (_in ))))
			)
		)
		(monitorStateMachine
			(_object
				(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 168 (_entity (_in ))))
				(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 169 (_entity (_in ))))
				(_port (_internal AERREQxSBI ~extieee.std_logic_1164.STD_LOGIC 0 170 (_entity (_in ))))
				(_port (_internal AERACKxSBO ~extieee.std_logic_1164.STD_LOGIC 0 171 (_entity (_out ))))
				(_port (_internal XxDI ~extieee.std_logic_1164.STD_LOGIC 0 172 (_entity (_in ))))
				(_port (_internal UseLongAckxSI ~extieee.std_logic_1164.STD_LOGIC 0 173 (_entity (_in ))))
				(_port (_internal FifoFullxSI ~extieee.std_logic_1164.STD_LOGIC 0 174 (_entity (_in ))))
				(_port (_internal FifoWritexEO ~extieee.std_logic_1164.STD_LOGIC 0 175 (_entity (_out ))))
				(_port (_internal TimestampRegWritexEO ~extieee.std_logic_1164.STD_LOGIC 0 176 (_entity (_out ))))
				(_port (_internal AddressRegWritexEO ~extieee.std_logic_1164.STD_LOGIC 0 177 (_entity (_out ))))
				(_port (_internal AddressTimestampSelectxSO ~STD_LOGIC_VECTOR{1~downto~0}~132 0 178 (_entity (_out ))))
				(_port (_internal ADCvalueReadyxSI ~extieee.std_logic_1164.STD_LOGIC 0 179 (_entity (_in ))))
				(_port (_internal ReadADCvaluexEO ~extieee.std_logic_1164.STD_LOGIC 0 180 (_entity (_out ))))
				(_port (_internal TimestampOverflowxSI ~extieee.std_logic_1164.STD_LOGIC 0 181 (_entity (_in ))))
				(_port (_internal TriggerxSI ~extieee.std_logic_1164.STD_LOGIC 0 182 (_entity (_in ))))
				(_port (_internal AddressMSBxDO ~STD_LOGIC_VECTOR{1~downto~0}~134 0 183 (_entity (_out ))))
				(_port (_internal ResetTimestampxSBI ~extieee.std_logic_1164.STD_LOGIC 0 184 (_entity (_in ))))
			)
		)
		(ADCStateMachine
			(_object
				(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 190 (_entity (_in ))))
				(_port (_internal ADCclockxCO ~extieee.std_logic_1164.STD_LOGIC 0 191 (_entity (_out ))))
				(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 192 (_entity (_in ))))
				(_port (_internal ADCwordxDI ~STD_LOGIC_VECTOR{9~downto~0}~13 0 193 (_entity (_in ))))
				(_port (_internal ADCoutxDO ~STD_LOGIC_VECTOR{13~downto~0}~13 0 194 (_entity (_out ))))
				(_port (_internal ADCoexEBO ~extieee.std_logic_1164.STD_LOGIC 0 195 (_entity (_out ))))
				(_port (_internal ADCstbyxEO ~extieee.std_logic_1164.STD_LOGIC 0 196 (_entity (_out ))))
				(_port (_internal ADCovrxSI ~extieee.std_logic_1164.STD_LOGIC 0 197 (_entity (_in ))))
				(_port (_internal RegisterWritexEO ~extieee.std_logic_1164.STD_LOGIC 0 198 (_entity (_out ))))
				(_port (_internal SRLatchxEI ~extieee.std_logic_1164.STD_LOGIC 0 199 (_entity (_in ))))
				(_port (_internal RunADCxSI ~extieee.std_logic_1164.STD_LOGIC 0 200 (_entity (_in ))))
				(_port (_internal ExposurexDI ~STD_LOGIC_VECTOR{15~downto~0}~13 0 201 (_entity (_in ))))
				(_port (_internal ColSettlexDI ~STD_LOGIC_VECTOR{15~downto~0}~136 0 202 (_entity (_in ))))
				(_port (_internal RowSettlexDI ~STD_LOGIC_VECTOR{15~downto~0}~138 0 203 (_entity (_in ))))
				(_port (_internal ResSettlexDI ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 204 (_entity (_in ))))
				(_port (_internal FramePeriodxDI ~STD_LOGIC_VECTOR{15~downto~0}~1312 0 205 (_entity (_in ))))
				(_port (_internal SBRet10xEI ~extieee.std_logic_1164.STD_LOGIC 0 206 (_entity (_in ))))
				(_port (_internal TestPixelxEI ~extieee.std_logic_1164.STD_LOGIC 0 207 (_entity (_in ))))
				(_port (_internal ExtTriggerxEI ~extieee.std_logic_1164.STD_LOGIC 0 208 (_entity (_in ))))
				(_port (_internal CDVSTestSRRowInxSO ~extieee.std_logic_1164.STD_LOGIC 0 209 (_entity (_out ))))
				(_port (_internal CDVSTestSRRowClockxSO ~extieee.std_logic_1164.STD_LOGIC 0 210 (_entity (_out ))))
				(_port (_internal CDVSTestSRColInxSO ~extieee.std_logic_1164.STD_LOGIC 0 211 (_entity (_out ))))
				(_port (_internal CDVSTestSRColClockxSO ~extieee.std_logic_1164.STD_LOGIC 0 212 (_entity (_out ))))
				(_port (_internal CDVSTestColMode0xSO ~extieee.std_logic_1164.STD_LOGIC 0 213 (_entity (_out ))))
				(_port (_internal CDVSTestColMode1xSO ~extieee.std_logic_1164.STD_LOGIC 0 214 (_entity (_out ))))
				(_port (_internal CDVSTestApsTxGatexSO ~extieee.std_logic_1164.STD_LOGIC 0 215 (_entity (_out ))))
				(_port (_internal ADCStateOutputLEDxSO ~extieee.std_logic_1164.STD_LOGIC 0 216 (_entity (_out ))))
			)
		)
		(ADCvalueReady
			(_object
				(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 221 (_entity (_in ))))
				(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 222 (_entity (_in ))))
				(_port (_internal RegisterWritexEI ~extieee.std_logic_1164.STD_LOGIC 0 223 (_entity (_in ))))
				(_port (_internal ReadValuexEI ~extieee.std_logic_1164.STD_LOGIC 0 224 (_entity (_in ))))
				(_port (_internal ValueReadyxSO ~extieee.std_logic_1164.STD_LOGIC 0 225 (_entity (_out ))))
			)
		)
		(cDVSResetStateMachine
			(_object
				(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 144 (_entity (_in ))))
				(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 145 (_entity (_in ))))
				(_port (_internal AERackxSBI ~extieee.std_logic_1164.STD_LOGIC 0 146 (_entity (_in ))))
				(_port (_internal RxcolGxSI ~extieee.std_logic_1164.STD_LOGIC 0 147 (_entity (_in ))))
				(_port (_internal cDVSresetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 148 (_entity (_in ))))
				(_port (_internal CDVSresetxRBO ~extieee.std_logic_1164.STD_LOGIC 0 149 (_entity (_out ))))
			)
		)
	)
	(_instantiation uClockGen 0 392 (_component clockgen )
		(_port
			((CLK)(IFClockxCI))
			((RESET)(ResetxR))
			((CLKOP)(ClockxC))
			((LOCK)(LockxS))
		)
		(_use (_entity . clockgen)
		)
	)
	(_instantiation shiftRegister_1 0 414 (_component shiftRegister )
		(_generic
			((width)((i 96)))
		)
		(_port
			((ClockxCI)(SRClockxC))
			((ResetxRBI)(ResetxRB))
			((LatchxEI)(SRLatchxE))
			((DxDI)(SRinxD))
			((QxDO)(SRoutxD))
			((DataOutxDO)(SRDataOutxD))
		)
		(_use (_entity . shiftRegister)
			(_generic
				((width)((i 96)))
			)
			(_port
				((ClockxCI)(ClockxCI))
				((ResetxRBI)(ResetxRBI))
				((LatchxEI)(LatchxEI))
				((DxDI)(DxDI))
				((QxDO)(QxDO))
				((DataOutxDO)(DataOutxDO))
			)
		)
	)
	(_instantiation uFifo 0 433 (_component AERfifo )
		(_port
			((Data)(FifoDataInxD))
			((WrClock)(ClockxC))
			((RdClock)(IfClockxC))
			((WrEn)(FifoWritexE))
			((RdEn)(FifoReadxE))
			((Reset)(ResetxR))
			((RPReset)(ResetxR))
			((Q)(FifoDataOutxD))
			((Empty)(FifoEmptyxS))
			((Full)(FifoFullxS))
			((AlmostEmpty)(FifoAlmostEmptyxS))
			((AlmostFull)(FifoAlmostFullxS))
		)
		(_use (_entity . AERfifo)
		)
	)
	(_instantiation uMonitorAddressRegister 0 450 (_component wordRegister )
		(_generic
			((width)((i 10)))
		)
		(_port
			((ClockxCI)(ClockxC))
			((ResetxRBI)(ResetxRB))
			((WriteEnablexEI)(AddressRegWritexE))
			((DataInxDI)(AERMonitorAddressxDI))
			((DataOutxDO)(AddressRegOutxD))
		)
		(_use (_entity . wordRegister)
			(_generic
				((width)((i 10)))
			)
			(_port
				((ClockxCI)(ClockxCI))
				((ResetxRBI)(ResetxRBI))
				((WriteEnablexEI)(WriteEnablexEI))
				((DataInxDI)(DataInxDI))
				((DataOutxDO)(DataOutxDO))
			)
		)
	)
	(_instantiation uMonitorTimestampRegister 0 460 (_component wordRegister )
		(_generic
			((width)((i 14)))
		)
		(_port
			((ClockxCI)(ClockxC))
			((ResetxRBI)(ResetxRB))
			((WriteEnablexEI)(TimestampRegWritexE))
			((DataInxDI)(ActualTimestampxD))
			((DataOutxDO)(MonitorTimestampxD))
		)
		(_use (_entity . wordRegister)
			(_generic
				((width)((i 14)))
			)
			(_port
				((ClockxCI)(ClockxCI))
				((ResetxRBI)(ResetxRBI))
				((WriteEnablexEI)(WriteEnablexEI))
				((DataInxDI)(DataInxDI))
				((DataOutxDO)(DataOutxDO))
			)
		)
	)
	(_instantiation uADCRegister 0 470 (_component wordRegister )
		(_generic
			((width)((i 14)))
		)
		(_port
			((ClockxCI)(IfClockxC))
			((ResetxRBI)(ResetxRB))
			((WriteEnablexEI)(ADCregWritexE))
			((DataInxDI)(ADCregInxD))
			((DataOutxDO)(ADCregOutxD))
		)
		(_use (_entity . wordRegister)
			(_generic
				((width)((i 14)))
			)
			(_port
				((ClockxCI)(ClockxCI))
				((ResetxRBI)(ResetxRBI))
				((WriteEnablexEI)(WriteEnablexEI))
				((DataInxDI)(DataInxDI))
				((DataOutxDO)(DataOutxDO))
			)
		)
	)
	(_instantiation uEarlyPaketTimer 0 482 (_component earlyPaketTimer )
		(_port
			((ClockxCI)(ClockxC))
			((ResetxRBI)(ResetxRB))
			((ClearxSI)(ResetEarlyPaketTimerxS))
			((TimerExpiredxSO)(EarlyPaketTimerOverflowxS))
		)
		(_use (_entity . earlyPaketTimer)
		)
	)
	(_instantiation uEventCounter 0 489 (_component eventCounter )
		(_port
			((ClockxCI)(ClockxC))
			((ResetxRBI)(ResetxRB))
			((ClearxSI)(ResetEventCounterxS))
			((IncrementxSI)(IncEventCounterxS))
			((OverflowxSO)(ECResetEarlyPaketTimerxS))
		)
		(_use (_entity . eventCounter)
		)
	)
	(_instantiation uTimestampCounter 0 497 (_component timestampCounter )
		(_port
			((ClockxCI)(ClockxC))
			((ResetxRBI)(CounterResetxRB))
			((IncrementxSI)(IncxS))
			((OverflowxSO)(TimestampOverflowxS))
			((DataxDO)(ActualTimestampxD))
		)
		(_use (_entity . timestampCounter)
		)
	)
	(_instantiation uSynchronizerStateMachine_1 0 505 (_component synchronizerStateMachine )
		(_port
			((ClockxCI)(ClockxC))
			((ResetxRBI)(ResetxRB))
			((RunxSI)(RunxS))
			((ConfigxSI)(TimestampMasterxS))
			((SyncInxABI)(SyncInxAB))
			((SyncOutxSBO)(SyncOutxSB))
			((TriggerxSO)(TriggerxS))
			((HostResetTimestampxSI)(HostResetTimestampxS))
			((ResetTimestampxSBO)(SynchronizerResetTimestampxSB))
			((IncrementCounterxSO)(IncxS))
		)
		(_use (_entity . synchronizerStateMachine)
		)
	)
	(_instantiation fifoStatemachine_1 0 520 (_component fifoStatemachine )
		(_port
			((ClockxCI)(IfClockxC))
			((ResetxRBI)(ResetxRB))
			((RunxSI)(RunxS))
			((FifoTransactionxSO)(FifoTransactionxS))
			((FX2FifoInFullxSBI)(FX2FifoInFullxSBI))
			((FifoEmptyxSI)(FifoEmptyxS))
			((FifoReadxEO)(FifoReadxE))
			((FX2FifoWritexEBO)(FX2FifoWritexEB))
			((FX2FifoPktEndxSBO)(FX2FifoPktEndxSB))
			((FX2FifoAddressxDO)(FX2FifoAddressxDO))
			((IncEventCounterxSO)(IncEventCounterxS))
			((ResetEventCounterxSO)(ResetEventCounterxS))
			((ResetEarlyPaketTimerxSO)(SMResetEarlyPaketTimerxS))
			((EarlyPaketTimerOverflowxSI)(EarlyPaketTimerOverflowxS))
		)
		(_use (_entity . fifoStatemachine)
		)
	)
	(_instantiation monitorStateMachine_1 0 537 (_component monitorStateMachine )
		(_port
			((ClockxCI)(ClockxC))
			((ResetxRBI)(ResetxRB))
			((AERREQxSBI)(AERREQxSB))
			((AERACKxSBO)(AERMonitorACKxSB))
			((XxDI)(AERMonitorAddressxDI(9)))
			((UseLongAckxSI)(UseLongAckxS))
			((FifoFullxSI)(FifoFullxS))
			((FifoWritexEO)(FifoWritexE))
			((TimestampRegWritexEO)(TimestampRegWritexE))
			((AddressRegWritexEO)(AddressRegWritexE))
			((AddressTimestampSelectxSO)(AddressTimestampSelectxS))
			((ADCvalueReadyxSI)(ADCvalueReadyxS))
			((ReadADCvaluexEO)(ReadADCvaluexE))
			((TimestampOverflowxSI)(TimestampOverflowxS))
			((TriggerxSI)(TriggerxS))
			((AddressMSBxDO)(AddressMSBxD))
			((ResetTimestampxSBI)(SynchronizerResetTimestampxSB))
		)
		(_use (_entity . monitorStateMachine)
		)
	)
	(_instantiation ADCStateMachine_1 0 557 (_component ADCStateMachine )
		(_port
			((ClockxCI)(IfClockxC))
			((ADCclockxCO)(ADCclockxC))
			((ResetxRBI)(ADCsmRstxE))
			((ADCwordxDI)(ADCwordxDI))
			((ADCoutxDO)(ADCdataxD))
			((ADCoexEBO)(ADCoexEB))
			((ADCstbyxEO)(ADCstbyxE))
			((ADCovrxSI)(ADCovrxS))
			((RegisterWritexEO)(ADCregWritexE))
			((SRLatchxEI)(SRLatchxE))
			((RunADCxSI)(RunADCxS))
			((ExposurexDI)(ExposurexD))
			((ColSettlexDI)(ColSettlexD))
			((RowSettlexDI)(RowSettlexD))
			((ResSettlexDI)(ResSettlexD))
			((FramePeriodxDI)(FramePeriodxD))
			((SBRet10xEI)(SBRet10xE))
			((TestPixelxEI)(TestPixelxE))
			((ExtTriggerxEI)(ExtTriggerxE))
			((CDVSTestSRRowInxSO)(CDVSTestSRRowInxS))
			((CDVSTestSRRowClockxSO)(CDVSTestSRRowClockxS))
			((CDVSTestSRColInxSO)(CDVSTestSRColInxS))
			((CDVSTestSRColClockxSO)(CDVSTestSRColClockxS))
			((CDVSTestColMode0xSO)(CDVSTestColMode0xS))
			((CDVSTestColMode1xSO)(CDVSTestColMode1xS))
			((CDVSTestApsTxGatexSO)(CDVSTestApsTxGatexS))
			((ADCStateOutputLEDxSO)(ADCStateOutputLEDxS))
		)
		(_use (_entity . ADCStateMachine)
			(_port
				((ClockxCI)(ClockxCI))
				((ADCclockxCO)(ADCclockxCO))
				((ResetxRBI)(ResetxRBI))
				((ADCwordxDI)(ADCwordxDI))
				((ADCoutxDO)(ADCoutxDO))
				((ADCstbyxEO)(ADCstbyxEO))
				((ADCoexEBO)(ADCoexEBO))
				((ADCovrxSI)(ADCovrxSI))
				((RegisterWritexEO)(RegisterWritexEO))
				((SRLatchxEI)(SRLatchxEI))
				((RunADCxSI)(RunADCxSI))
				((ExposurexDI)(ExposurexDI))
				((ColSettlexDI)(ColSettlexDI))
				((RowSettlexDI)(RowSettlexDI))
				((ResSettlexDI)(ResSettlexDI))
				((FramePeriodxDI)(FramePeriodxDI))
				((SBRet10xEI)(SBRet10xEI))
				((TestPixelxEI)(TestPixelxEI))
				((ExtTriggerxEI)(ExtTriggerxEI))
				((CDVSTestSRRowInxSO)(CDVSTestSRRowInxSO))
				((CDVSTestSRRowClockxSO)(CDVSTestSRRowClockxSO))
				((CDVSTestSRColInxSO)(CDVSTestSRColInxSO))
				((CDVSTestSRColClockxSO)(CDVSTestSRColClockxSO))
				((CDVSTestColMode0xSO)(CDVSTestColMode0xSO))
				((CDVSTestColMode1xSO)(CDVSTestColMode1xSO))
				((CDVSTestApsTxGatexSO)(CDVSTestApsTxGatexSO))
				((ADCStateOutputLEDxSO)(ADCStateOutputLEDxSO))
			)
		)
	)
	(_instantiation ADCvalueReady_1 0 591 (_component ADCvalueReady )
		(_port
			((ClockxCI)(ClockxC))
			((ResetxRBI)(ResetxRB))
			((RegisterWritexEI)(ADCregWritexE))
			((ReadValuexEI)(ReadADCvaluexE))
			((ValueReadyxSO)(ADCvalueReadyxS))
		)
		(_use (_entity . ADCvalueReady)
		)
	)
	(_instantiation cDVSResetStateMachine_1 0 599 (_component cDVSResetStateMachine )
		(_port
			((ClockxCI)(ClockxC))
			((ResetxRBI)(ResetxRB))
			((AERackxSBI)(AERREQxSB))
			((RxcolGxSI)(RxcolGxS))
			((cDVSresetxRBI)(PE3xSI))
			((CDVSresetxRBO)(CDVSTestPeriodicChipResetxRB))
		)
		(_use (_entity . cDVSResetStateMachine)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal FX2FifoDataxDIO ~STD_LOGIC_VECTOR{15~downto~0}~12 0 29 (_entity (_out ))))
		(_port (_internal FX2FifoInFullxSBI ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal FX2FifoWritexEBO ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_port (_internal FX2FifoReadxEBO ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
		(_port (_internal FX2FifoPktEndxSBO ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal FX2FifoAddressxDO ~STD_LOGIC_VECTOR{1~downto~0}~12 0 35 (_entity (_out ))))
		(_port (_internal IfClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_in ))))
		(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ))))
		(_port (_internal Sync1xABI ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_in ))))
		(_port (_internal SynchOutxSBO ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_out ))))
		(_port (_internal PC0xSIO ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_inout ))))
		(_port (_internal PC1xSIO ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_inout ))))
		(_port (_internal PC2xSIO ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_inout ))))
		(_port (_internal PC3xSIO ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_inout ))))
		(_port (_internal PA0xSIO ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_inout ))))
		(_port (_internal PA1xSIO ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_inout ))))
		(_port (_internal PA3xSIO ~extieee.std_logic_1164.STD_LOGIC 0 56 (_entity (_inout ))))
		(_port (_internal PA7xSIO ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_inout ))))
		(_port (_internal PE2xSI ~extieee.std_logic_1164.STD_LOGIC 0 59 (_entity (_in ))))
		(_port (_internal PE3xSI ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_in ))))
		(_port (_internal FXLEDxSI ~extieee.std_logic_1164.STD_LOGIC 0 62 (_entity (_in ))))
		(_port (_internal ADCclockxCO ~extieee.std_logic_1164.STD_LOGIC 0 65 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~12 0 66 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_port (_internal ADCwordxDI ~STD_LOGIC_VECTOR{9~downto~0}~12 0 66 (_entity (_in ))))
		(_port (_internal ADCoexEBO ~extieee.std_logic_1164.STD_LOGIC 0 68 (_entity (_out ))))
		(_port (_internal ADCstbyxEO ~extieee.std_logic_1164.STD_LOGIC 0 69 (_entity (_out ))))
		(_port (_internal ADCovrxSI ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_in ))))
		(_port (_internal CDVSTestSRRowClockxSO ~extieee.std_logic_1164.STD_LOGIC 0 72 (_entity (_out ))))
		(_port (_internal CDVSTestSRColClockxSO ~extieee.std_logic_1164.STD_LOGIC 0 73 (_entity (_out ))))
		(_port (_internal CDVSTestSRRowInxSO ~extieee.std_logic_1164.STD_LOGIC 0 74 (_entity (_out ))))
		(_port (_internal CDVSTestSRColInxSO ~extieee.std_logic_1164.STD_LOGIC 0 75 (_entity (_out ))))
		(_port (_internal CDVSTestBiasEnablexEO ~extieee.std_logic_1164.STD_LOGIC 0 77 (_entity (_out ))))
		(_port (_internal CDVSTestChipResetxRBO ~extieee.std_logic_1164.STD_LOGIC 0 78 (_entity (_out ))))
		(_port (_internal CDVSTestColMode0xSO ~extieee.std_logic_1164.STD_LOGIC 0 80 (_entity (_out ))))
		(_port (_internal CDVSTestColMode1xSO ~extieee.std_logic_1164.STD_LOGIC 0 81 (_entity (_out ))))
		(_port (_internal CDVSTestBiasDiagSelxSO ~extieee.std_logic_1164.STD_LOGIC 0 83 (_entity (_out ))))
		(_port (_internal CDVSTestBiasBitOutxSI ~extieee.std_logic_1164.STD_LOGIC 0 84 (_entity (_in ))))
		(_port (_internal CDVSTestApsTxGatexSO ~extieee.std_logic_1164.STD_LOGIC 0 86 (_entity (_out ))))
		(_port (_internal LED1xSO ~extieee.std_logic_1164.STD_LOGIC 0 89 (_entity (_out ))))
		(_port (_internal LED2xSO ~extieee.std_logic_1164.STD_LOGIC 0 90 (_entity (_out ))))
		(_port (_internal LED3xSO ~extieee.std_logic_1164.STD_LOGIC 0 91 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 93 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal DebugxSIO ~STD_LOGIC_VECTOR{15~downto~0}~122 0 93 (_entity (_inout ))))
		(_port (_internal AERMonitorREQxABI ~extieee.std_logic_1164.STD_LOGIC 0 96 (_entity (_in ))))
		(_port (_internal AERMonitorACKxSBO ~extieee.std_logic_1164.STD_LOGIC 0 97 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~124 0 98 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_port (_internal AERMonitorAddressxDI ~STD_LOGIC_VECTOR{9~downto~0}~124 0 98 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 115 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~132 0 178 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~134 0 183 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~13 0 193 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~13 0 194 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 201 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~136 0 202 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~138 0 203 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 204 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1312 0 205 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~1318 0 254 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1320 0 267 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 274 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~1324 0 285 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_signal (_internal MonitorTimestampxD ~STD_LOGIC_VECTOR{13~downto~0}~1324 0 285 (_architecture (_uni ))))
		(_signal (_internal ActualTimestampxD ~STD_LOGIC_VECTOR{13~downto~0}~1324 0 286 (_architecture (_uni ))))
		(_signal (_internal TimestampRegWritexE ~extieee.std_logic_1164.STD_LOGIC 0 289 (_architecture (_uni ))))
		(_signal (_internal SyncInxAB ~extieee.std_logic_1164.STD_LOGIC 0 291 (_architecture (_uni ))))
		(_signal (_internal AERREQxSB ~extieee.std_logic_1164.STD_LOGIC 0 293 (_architecture (_uni ))))
		(_signal (_internal AERReqSyncxSBN ~extieee.std_logic_1164.STD_LOGIC 0 293 (_architecture (_uni ))))
		(_signal (_internal AERMonitorACKxSB ~extieee.std_logic_1164.STD_LOGIC 0 295 (_architecture (_uni ))))
		(_signal (_internal UseLongAckxS ~extieee.std_logic_1164.STD_LOGIC 0 296 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1326 0 299 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal AddressTimestampSelectxS ~STD_LOGIC_VECTOR{1~downto~0}~1326 0 299 (_architecture (_uni ))))
		(_signal (_internal IncEventCounterxS ~extieee.std_logic_1164.STD_LOGIC 0 305 (_architecture (_uni ))))
		(_signal (_internal ResetEventCounterxS ~extieee.std_logic_1164.STD_LOGIC 0 306 (_architecture (_uni ))))
		(_signal (_internal ResetEarlyPaketTimerxS ~extieee.std_logic_1164.STD_LOGIC 0 307 (_architecture (_uni ))))
		(_signal (_internal EarlyPaketTimerOverflowxS ~extieee.std_logic_1164.STD_LOGIC 0 308 (_architecture (_uni ))))
		(_signal (_internal SMResetEarlyPaketTimerxS ~extieee.std_logic_1164.STD_LOGIC 0 309 (_architecture (_uni ))))
		(_signal (_internal ECResetEarlyPaketTimerxS ~extieee.std_logic_1164.STD_LOGIC 0 310 (_architecture (_uni ))))
		(_signal (_internal ClockxC ~extieee.std_logic_1164.STD_LOGIC 0 313 (_architecture (_uni )(_event))))
		(_signal (_internal IfClockxC ~extieee.std_logic_1164.STD_LOGIC 0 313 (_architecture (_uni ))))
		(_signal (_internal ResetxRB ~extieee.std_logic_1164.STD_LOGIC 0 314 (_architecture (_uni ))))
		(_signal (_internal ResetxR ~extieee.std_logic_1164.STD_LOGIC 0 314 (_architecture (_uni ))))
		(_signal (_internal RunxS ~extieee.std_logic_1164.STD_LOGIC 0 315 (_architecture (_uni ))))
		(_signal (_internal CounterResetxRB ~extieee.std_logic_1164.STD_LOGIC 0 316 (_architecture (_uni ))))
		(_signal (_internal SynchronizerResetTimestampxSB ~extieee.std_logic_1164.STD_LOGIC 0 317 (_architecture (_uni ))))
		(_signal (_internal CDVSTestChipResetxRB ~extieee.std_logic_1164.STD_LOGIC 0 318 (_internal (_uni ))))
		(_signal (_internal CDVSTestPeriodicChipResetxRB ~extieee.std_logic_1164.STD_LOGIC 0 319 (_architecture (_uni ))))
		(_signal (_internal RxcolGxS ~extieee.std_logic_1164.STD_LOGIC 0 320 (_architecture (_uni ))))
		(_signal (_internal TimestampOverflowxS ~extieee.std_logic_1164.STD_LOGIC 0 323 (_architecture (_uni ))))
		(_signal (_internal AddressMSBxD ~STD_LOGIC_VECTOR{1~downto~0}~1326 0 324 (_architecture (_uni ))))
		(_signal (_internal TimestampMasterxS ~extieee.std_logic_1164.STD_LOGIC 0 325 (_architecture (_uni ))))
		(_signal (_internal FifoTransactionxS ~extieee.std_logic_1164.STD_LOGIC 0 328 (_architecture (_uni ))))
		(_signal (_internal FX2FifoWritexEB ~extieee.std_logic_1164.STD_LOGIC 0 329 (_architecture (_uni ))))
		(_signal (_internal FX2FifoPktEndxSB ~extieee.std_logic_1164.STD_LOGIC 0 330 (_architecture (_uni ))))
		(_signal (_internal SyncOutxSB ~extieee.std_logic_1164.STD_LOGIC 0 331 (_architecture (_uni ))))
		(_signal (_internal HostResetTimestampxS ~extieee.std_logic_1164.STD_LOGIC 0 332 (_architecture (_uni ))))
		(_signal (_internal TriggerxS ~extieee.std_logic_1164.STD_LOGIC 0 334 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~1328 0 336 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_signal (_internal AddressRegOutxD ~STD_LOGIC_VECTOR{9~downto~0}~1328 0 336 (_architecture (_uni ))))
		(_signal (_internal AddressRegWritexE ~extieee.std_logic_1164.STD_LOGIC 0 337 (_architecture (_uni ))))
		(_signal (_internal AddressRegOut8xD ~extieee.std_logic_1164.STD_LOGIC 0 338 (_architecture (_uni ))))
		(_signal (_internal IncxS ~extieee.std_logic_1164.STD_LOGIC 0 341 (_architecture (_uni ))))
		(_signal (_internal ReadADCvaluexE ~extieee.std_logic_1164.STD_LOGIC 0 344 (_architecture (_uni ))))
		(_signal (_internal ADCvalueReadyxS ~extieee.std_logic_1164.STD_LOGIC 0 344 (_architecture (_uni ))))
		(_signal (_internal ADCregInxD ~STD_LOGIC_VECTOR{13~downto~0}~1324 0 345 (_architecture (_uni ))))
		(_signal (_internal ADCregOutxD ~STD_LOGIC_VECTOR{13~downto~0}~1324 0 346 (_architecture (_uni ))))
		(_signal (_internal ADCregWritexE ~extieee.std_logic_1164.STD_LOGIC 0 347 (_architecture (_uni ))))
		(_signal (_internal ADCdataxD ~STD_LOGIC_VECTOR{13~downto~0}~1324 0 348 (_architecture (_uni ))))
		(_signal (_internal SBRet10xE ~extieee.std_logic_1164.STD_LOGIC 0 349 (_architecture (_uni ))))
		(_signal (_internal ADCsmRstxE ~extieee.std_logic_1164.STD_LOGIC 0 351 (_architecture (_uni ))))
		(_signal (_internal ADCclockxC ~extieee.std_logic_1164.STD_LOGIC 0 352 (_architecture (_uni ))))
		(_signal (_internal ADCoexEB ~extieee.std_logic_1164.STD_LOGIC 0 353 (_architecture (_uni ))))
		(_signal (_internal ADCstbyxE ~extieee.std_logic_1164.STD_LOGIC 0 354 (_architecture (_uni ))))
		(_signal (_internal ADCovrxS ~extieee.std_logic_1164.STD_LOGIC 0 355 (_architecture (_uni ))))
		(_signal (_internal CDVSTestSRRowClockxS ~extieee.std_logic_1164.STD_LOGIC 0 356 (_architecture (_uni ))))
		(_signal (_internal CDVSTestSRRowInxS ~extieee.std_logic_1164.STD_LOGIC 0 356 (_architecture (_uni ))))
		(_signal (_internal CDVSTestSRColClockxS ~extieee.std_logic_1164.STD_LOGIC 0 357 (_architecture (_uni ))))
		(_signal (_internal CDVSTestSRColInxS ~extieee.std_logic_1164.STD_LOGIC 0 357 (_architecture (_uni ))))
		(_signal (_internal CDVSTestColMode0xS ~extieee.std_logic_1164.STD_LOGIC 0 358 (_architecture (_uni ))))
		(_signal (_internal CDVSTestColMode1xS ~extieee.std_logic_1164.STD_LOGIC 0 358 (_architecture (_uni ))))
		(_signal (_internal CDVSTestApsTxGatexS ~extieee.std_logic_1164.STD_LOGIC 0 359 (_architecture (_uni ))))
		(_signal (_internal CDVSTestBiasBitOutxS ~extieee.std_logic_1164.STD_LOGIC 0 360 (_internal (_uni ))))
		(_signal (_internal ExtTriggerxE ~extieee.std_logic_1164.STD_LOGIC 0 361 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{95~downto~0}~13 0 363 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 95)(i 0))))))
		(_signal (_internal SRDataOutxD ~STD_LOGIC_VECTOR{95~downto~0}~13 0 363 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1330 0 365 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal ExposurexD ~STD_LOGIC_VECTOR{15~downto~0}~1330 0 365 (_architecture (_uni ))))
		(_signal (_internal ColSettlexD ~STD_LOGIC_VECTOR{15~downto~0}~1330 0 365 (_architecture (_uni ))))
		(_signal (_internal RowSettlexD ~STD_LOGIC_VECTOR{15~downto~0}~1330 0 365 (_architecture (_uni ))))
		(_signal (_internal ResSettlexD ~STD_LOGIC_VECTOR{15~downto~0}~1330 0 365 (_architecture (_uni ))))
		(_signal (_internal FramePeriodxD ~STD_LOGIC_VECTOR{15~downto~0}~1330 0 366 (_architecture (_uni ))))
		(_signal (_internal TestPixelxE ~extieee.std_logic_1164.STD_LOGIC 0 367 (_architecture (_uni ))))
		(_signal (_internal SRoutxD ~extieee.std_logic_1164.STD_LOGIC 0 369 (_architecture (_uni ))))
		(_signal (_internal SRinxD ~extieee.std_logic_1164.STD_LOGIC 0 369 (_architecture (_uni ))))
		(_signal (_internal SRLatchxE ~extieee.std_logic_1164.STD_LOGIC 0 369 (_architecture (_uni ))))
		(_signal (_internal SRClockxC ~extieee.std_logic_1164.STD_LOGIC 0 369 (_architecture (_uni ))))
		(_signal (_internal RunADCxS ~extieee.std_logic_1164.STD_LOGIC 0 370 (_architecture (_uni ))))
		(_signal (_internal ADCStateOutputLEDxS ~extieee.std_logic_1164.STD_LOGIC 0 372 (_architecture (_uni ))))
		(_signal (_internal LockxS ~extieee.std_logic_1164.STD_LOGIC 0 375 (_architecture (_uni ))))
		(_signal (_internal FifoDataInxD ~STD_LOGIC_VECTOR{15~downto~0}~1330 0 378 (_architecture (_uni ))))
		(_signal (_internal FifoDataOutxD ~STD_LOGIC_VECTOR{15~downto~0}~1330 0 378 (_architecture (_uni ))))
		(_signal (_internal FifoWritexE ~extieee.std_logic_1164.STD_LOGIC 0 379 (_architecture (_uni ))))
		(_signal (_internal FifoReadxE ~extieee.std_logic_1164.STD_LOGIC 0 379 (_architecture (_uni ))))
		(_signal (_internal FifoEmptyxS ~extieee.std_logic_1164.STD_LOGIC 0 380 (_architecture (_uni ))))
		(_signal (_internal FifoAlmostEmptyxS ~extieee.std_logic_1164.STD_LOGIC 0 380 (_architecture (_uni ))))
		(_signal (_internal FifoFullxS ~extieee.std_logic_1164.STD_LOGIC 0 380 (_architecture (_uni ))))
		(_signal (_internal FifoAlmostFullxS ~extieee.std_logic_1164.STD_LOGIC 0 380 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1332 0 383 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal selectADC ~STD_LOGIC_VECTOR{1~downto~0}~1332 0 383 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1334 0 384 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal selectaddress ~STD_LOGIC_VECTOR{1~downto~0}~1334 0 384 (_architecture (_string \"01"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1336 0 385 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal selecttimestamp ~STD_LOGIC_VECTOR{1~downto~0}~1336 0 385 (_architecture (_string \"00"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1338 0 386 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal selecttrigger ~STD_LOGIC_VECTOR{1~downto~0}~1338 0 386 (_architecture (_string \"10"\))))
		(_process
			(line__389(_architecture 0 0 389 (_assignment (_simple)(_alias((IfClockxC)(IfClockxCI)))(_target(60))(_sensitivity(6)))))
			(line__390(_architecture 1 0 390 (_assignment (_simple)(_alias((ADCclockxCO)(ADCclockxC)))(_target(21))(_sensitivity(90)))))
			(line__403(_architecture 2 0 403 (_assignment (_simple)(_alias((CDVSTestBiasDiagSelxSO)(PA0xSIO)))(_target(34))(_sensitivity(14)))))
			(line__406(_architecture 3 0 406 (_assignment (_simple)(_alias((ResetxRB)(ResetxRBI)))(_target(61))(_sensitivity(7)))))
			(line__407(_architecture 4 0 407 (_assignment (_simple)(_target(62))(_sensitivity(7)))))
			(line__408(_architecture 5 0 408 (_assignment (_simple)(_alias((CounterResetxRB)(SynchronizerResetTimestampxSB)))(_target(64))(_sensitivity(65)))))
			(line__410(_architecture 6 0 410 (_assignment (_simple)(_alias((FX2FifoReadxEBO)(_string \"1"\)))(_target(3)))))
			(line__412(_architecture 7 0 412 (_assignment (_simple)(_alias((SyncInxAB)(Sync1xABI)))(_target(47))(_sensitivity(8)))))
			(line__425(_architecture 8 0 425 (_assignment (_simple)(_alias((ExposurexD)(SRDataOutxD(d_15_0))))(_target(104))(_sensitivity(103(d_15_0))))))
			(line__426(_architecture 9 0 426 (_assignment (_simple)(_alias((ColSettlexD)(SRDataOutxD(d_31_16))))(_target(105))(_sensitivity(103(d_31_16))))))
			(line__427(_architecture 10 0 427 (_assignment (_simple)(_alias((RowSettlexD)(SRDataOutxD(d_47_32))))(_target(106))(_sensitivity(103(d_47_32))))))
			(line__428(_architecture 11 0 428 (_assignment (_simple)(_alias((ResSettlexD)(SRDataOutxD(d_63_48))))(_target(107))(_sensitivity(103(d_63_48))))))
			(line__429(_architecture 12 0 429 (_assignment (_simple)(_alias((FramePeriodxD)(SRDataOutxD(d_79_64))))(_target(108))(_sensitivity(103(d_79_64))))))
			(line__430(_architecture 13 0 430 (_assignment (_simple)(_alias((TestPixelxE)(SRDataOutxD(94))))(_target(109))(_sensitivity(103(94))))))
			(line__431(_architecture 14 0 431 (_assignment (_simple)(_alias((SBRet10xE)(SRDataOutxD(95))))(_target(88))(_sensitivity(103(95))))))
			(line__448(_architecture 15 0 448 (_assignment (_simple)(_alias((FX2FifoDataxDIO)(FifoDataOutxD)))(_target(0))(_sensitivity(118)))))
			(line__480(_architecture 16 0 480 (_assignment (_simple)(_alias((ADCregInxD)(ADCdataxD)))(_target(84))(_sensitivity(87)))))
			(line__518(_architecture 17 0 518 (_assignment (_simple)(_alias((TimestampMasterxS)(_string \"1"\)))(_target(71)))))
			(line__588(_architecture 18 0 588 (_assignment (_simple)(_alias((ADCovrxS)(ADCovrxSI)))(_target(93))(_sensitivity(25)))))
			(line__589(_architecture 19 0 589 (_assignment (_simple)(_target(89))(_sensitivity(61)(63)))))
			(line__608(_architecture 20 0 608 (_assignment (_simple)(_alias((SynchOutxSBO)(SyncOutxSB)))(_target(9))(_sensitivity(75)))))
			(line__609(_architecture 21 0 609 (_assignment (_simple)(_alias((FX2FifoPktEndxSBO)(FX2FifoPktEndxSB)))(_target(4))(_sensitivity(74)))))
			(line__610(_architecture 22 0 610 (_assignment (_simple)(_alias((FX2FifoWritexEBO)(FX2FifoWritexEB)))(_target(2))(_sensitivity(73)))))
			(line__611(_architecture 23 0 611 (_assignment (_simple)(_alias((AERMonitorACKxSBO)(AERMonitorACKxSB)))(_target(42))(_sensitivity(50)))))
			(line__614(_architecture 24 0 614 (_assignment (_simple)(_target(55))(_sensitivity(57)(58)))))
			(line__618(_architecture 25 0 618 (_assignment (_simple)(_target(80))(_sensitivity(78(9))(78(8))))))
			(line__625(_architecture 26 0 625 (_assignment (_simple)(_target(117))(_sensitivity(44)(52)(70)(78(d_7_0))(78(9))(80)(85)))))
			(line__632(_architecture 27 0 632 (_assignment (_simple)(_alias((LED1xSO)(CDVSTestChipResetxRB)))(_target(37))(_sensitivity(19)))))
			(line__633(_architecture 28 0 633 (_assignment (_simple)(_alias((LED2xSO)(RunxS)))(_target(38))(_sensitivity(63)))))
			(line__634(_architecture 29 0 634 (_assignment (_simple)(_alias((LED3xSO)(ADCStateOutputLEDxS)))(_target(39))(_sensitivity(115)))))
			(line__637(_architecture 30 0 637 (_assignment (_simple)(_alias((CDVSTestChipResetxRBO)(CDVSTestChipResetxRB)))(_target(31))(_sensitivity(19)))))
			(line__643(_architecture 31 0 643 (_assignment (_simple)(_target(30))(_sensitivity(18)))))
			(line__645(_architecture 32 0 645 (_assignment (_simple)(_alias((HostResetTimestampxS)(PA7xSIO)))(_target(76))(_sensitivity(17)))))
			(line__646(_architecture 33 0 646 (_assignment (_simple)(_alias((RunxS)(PA3xSIO)))(_target(63))(_sensitivity(16)))))
			(line__647(_architecture 34 0 647 (_assignment (_simple)(_alias((ExtTriggerxE)(PA1xSIO)))(_target(102))(_sensitivity(15)))))
			(line__649(_architecture 35 0 649 (_assignment (_simple)(_alias((RunADCxS)(PC0xSIO)))(_target(114))(_sensitivity(10)))))
			(line__650(_architecture 36 0 650 (_assignment (_simple)(_alias((SRClockxC)(PC1xSIO)))(_target(113))(_sensitivity(11)))))
			(line__651(_architecture 37 0 651 (_assignment (_simple)(_alias((SRLatchxE)(PC2xSIO)))(_target(112))(_sensitivity(12)))))
			(line__652(_architecture 38 0 652 (_assignment (_simple)(_alias((SRinxD)(PC3xSIO)))(_target(111))(_sensitivity(13)))))
			(line__654(_architecture 39 0 654 (_assignment (_simple)(_alias((CDVSTestSRColClockxSO)(CDVSTestSRColClockxS)))(_target(27))(_sensitivity(96)))))
			(line__655(_architecture 40 0 655 (_assignment (_simple)(_alias((CDVSTestSRRowClockxSO)(CDVSTestSRRowClockxS)))(_target(26))(_sensitivity(94)))))
			(line__656(_architecture 41 0 656 (_assignment (_simple)(_alias((CDVSTestSRColInxSO)(CDVSTestSRColInxS)))(_target(29))(_sensitivity(97)))))
			(line__657(_architecture 42 0 657 (_assignment (_simple)(_alias((CDVSTestSRRowInxSO)(CDVSTestSRRowInxS)))(_target(28))(_sensitivity(95)))))
			(line__659(_architecture 43 0 659 (_assignment (_simple)(_alias((CDVSTestColMode0xSO)(CDVSTestColMode0xS)))(_target(32))(_sensitivity(98)))))
			(line__660(_architecture 44 0 660 (_assignment (_simple)(_alias((CDVSTestColMode1xSO)(CDVSTestColMode1xS)))(_target(33))(_sensitivity(99)))))
			(line__662(_architecture 45 0 662 (_assignment (_simple)(_alias((CDVSTestApsTxGatexSO)(CDVSTestApsTxGatexS)))(_target(36))(_sensitivity(100)))))
			(line__666(_architecture 46 0 666 (_assignment (_simple)(_alias((ADCstbyxEO)(ADCstbyxE)))(_target(24))(_sensitivity(92)))))
			(line__667(_architecture 47 0 667 (_assignment (_simple)(_alias((ADCoexEBO)(ADCoexEB)))(_target(23))(_sensitivity(91)))))
			(line__670(_architecture 48 0 670 (_assignment (_simple)(_alias((RxcolGxS)(_string \"0"\)))(_target(68)))))
			(line__671(_architecture 49 0 671 (_assignment (_simple)(_alias((UseLongAckxS)(_string \"0"\)))(_target(51)))))
			(line__677(_architecture 50 0 677 (_assignment (_simple)(_alias((DebugxSIO(0))(CDVSTestBiasBitOutxS)))(_target(40(0)))(_sensitivity(35)))))
			(synchronizer(_architecture 51 0 683 (_process (_target(48)(49))(_sensitivity(59)(49)(41))(_dssslsensitivity 1))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
	)
	(_static
		(514 )
		(33686274 33686018 33686018 514 )
	)
	(_model . Structural 55 -1
	)
)
I 000052 55 11668         1374164218309 Behavioural
(_unit VHDL (adcstatemachine_tb 0 20 (behavioural 0 23 ))
	(_version v63)
	(_time 1374164218310 2013.07.18 18:16:58)
	(_source (\./../../ADCStateMachine_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code a2f1a0f5a4f5f5b5a9adb6f8f2)
	(_entity
		(_time 1372368071331)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(ADCStateMachine
			(_object
				(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
				(_port (_internal ADCclockxCO ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_out ))))
				(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
				(_port (_internal ADCwordxDI ~STD_LOGIC_VECTOR{9~downto~0}~13 0 30 (_entity (_in ))))
				(_port (_internal ADCoutxDO ~STD_LOGIC_VECTOR{13~downto~0}~13 0 31 (_entity (_out ))))
				(_port (_internal ADCstbyxEO ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
				(_port (_internal ADCoexEBO ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ))))
				(_port (_internal ADCovrxSI ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
				(_port (_internal RegisterWritexEO ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
				(_port (_internal SRLatchxEI ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
				(_port (_internal RunADCxSI ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ))))
				(_port (_internal ExposurexDI ~STD_LOGIC_VECTOR{15~downto~0}~13 0 38 (_entity (_in ))))
				(_port (_internal ColSettlexDI ~STD_LOGIC_VECTOR{15~downto~0}~132 0 39 (_entity (_in ))))
				(_port (_internal RowSettlexDI ~STD_LOGIC_VECTOR{15~downto~0}~134 0 40 (_entity (_in ))))
				(_port (_internal ResSettlexDI ~STD_LOGIC_VECTOR{15~downto~0}~136 0 41 (_entity (_in ))))
				(_port (_internal FramePeriodxDI ~STD_LOGIC_VECTOR{15~downto~0}~138 0 42 (_entity (_in ))))
				(_port (_internal SBRet10xEI ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ))))
				(_port (_internal TestPixelxEI ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_in ))))
				(_port (_internal ExtTriggerxEI ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_in ))))
				(_port (_internal CDVSTestSRRowInxSO ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_out ))))
				(_port (_internal CDVSTestSRRowClockxSO ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_out ))))
				(_port (_internal CDVSTestSRColInxSO ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_out ))))
				(_port (_internal CDVSTestSRColClockxSO ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_out ))))
				(_port (_internal CDVSTestColMode0xSO ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_out ))))
				(_port (_internal CDVSTestColMode1xSO ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_out ))))
				(_port (_internal CDVSTestApsTxGatexSO ~extieee.std_logic_1164.STD_LOGIC 0 52 (_entity (_out ))))
				(_port (_internal ADCStateOutputLEDxSO ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_out ))))
			)
		)
	)
	(_instantiation ADCStateMachine_1 0 120 (_component ADCStateMachine )
		(_port
			((ClockxCI)(IfClockxC))
			((ADCclockxCO)(ADCclockxC))
			((ResetxRBI)(ResetxRB))
			((ADCwordxDI)(ADCwordxD))
			((ADCoutxDO)(ADCdataxD))
			((ADCstbyxEO)(ADCstbyxE))
			((ADCoexEBO)(ADCoexEB))
			((ADCovrxSI)(ADCovrxS))
			((RegisterWritexEO)(RegisterWritexE))
			((SRLatchxEI)(SRLatchxE))
			((RunADCxSI)(RunADCxS))
			((ExposurexDI)(ExposurexD))
			((ColSettlexDI)(ColSettlexD))
			((RowSettlexDI)(RowSettlexD))
			((ResSettlexDI)(ResSettlexD))
			((FramePeriodxDI)(FramePeriodxD))
			((SBRet10xEI)(SBRet10xE))
			((TestPixelxEI)(TestpixelxE))
			((ExtTriggerxEI)(ExtTriggerxE))
			((CDVSTestSRRowInxSO)(CDVSTestSRRowInxS))
			((CDVSTestSRRowClockxSO)(CDVSTestSRRowClockxS))
			((CDVSTestSRColInxSO)(CDVSTestSRColInxS))
			((CDVSTestSRColClockxSO)(CDVSTestSRColClockxS))
			((CDVSTestColMode0xSO)(CDVSTestColMode0xS))
			((CDVSTestColMode1xSO)(CDVSTestColMode1xS))
			((CDVSTestApsTxGatexSO)(CDVSTestApsTxGatexS))
			((ADCStateOutputLEDxSO)(ADCStateOutputLEDxS))
		)
		(_use (_entity . ADCStateMachine)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~13 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~13 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~132 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~134 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~136 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~138 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal IfClockxC ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ))))
		(_signal (_internal ADCclockxC ~extieee.std_logic_1164.STD_LOGIC 0 57 (_architecture (_uni ))))
		(_signal (_internal ResetxRB ~extieee.std_logic_1164.STD_LOGIC 0 58 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_signal (_internal ADCwordxD ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 59 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~1312 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_signal (_internal ADCdataxD ~STD_LOGIC_VECTOR{13~downto~0}~1312 0 60 (_architecture (_uni ))))
		(_signal (_internal ADCoexEB ~extieee.std_logic_1164.STD_LOGIC 0 61 (_architecture (_uni ))))
		(_signal (_internal ADCstbyxE ~extieee.std_logic_1164.STD_LOGIC 0 62 (_architecture (_uni ))))
		(_signal (_internal ADCovrxS ~extieee.std_logic_1164.STD_LOGIC 0 63 (_architecture (_uni ))))
		(_signal (_internal RegisterWritexE ~extieee.std_logic_1164.STD_LOGIC 0 64 (_architecture (_uni ))))
		(_signal (_internal SRLatchxE ~extieee.std_logic_1164.STD_LOGIC 0 65 (_architecture (_uni ))))
		(_signal (_internal RunADCxS ~extieee.std_logic_1164.STD_LOGIC 0 66 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 67 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal ExposurexD ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 67 (_architecture (_uni ))))
		(_signal (_internal ColSettlexD ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 68 (_architecture (_uni ))))
		(_signal (_internal RowSettlexD ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 69 (_architecture (_uni ))))
		(_signal (_internal ResSettlexD ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 70 (_architecture (_uni ))))
		(_signal (_internal FramePeriodxD ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 71 (_architecture (_uni ))))
		(_signal (_internal TestPixelxE ~extieee.std_logic_1164.STD_LOGIC 0 72 (_architecture (_uni ))))
		(_signal (_internal SBRet10xE ~extieee.std_logic_1164.STD_LOGIC 0 73 (_architecture (_uni ))))
		(_signal (_internal ExtTriggerxE ~extieee.std_logic_1164.STD_LOGIC 0 74 (_architecture (_uni ))))
		(_signal (_internal CDVSTestSRRowInxS ~extieee.std_logic_1164.STD_LOGIC 0 75 (_architecture (_uni ))))
		(_signal (_internal CDVSTestSRRowClockxS ~extieee.std_logic_1164.STD_LOGIC 0 76 (_architecture (_uni ))))
		(_signal (_internal CDVSTestSRColInxS ~extieee.std_logic_1164.STD_LOGIC 0 77 (_architecture (_uni ))))
		(_signal (_internal CDVSTestSRColClockxS ~extieee.std_logic_1164.STD_LOGIC 0 78 (_architecture (_uni ))))
		(_signal (_internal CDVSTestColMode0xS ~extieee.std_logic_1164.STD_LOGIC 0 79 (_architecture (_uni ))))
		(_signal (_internal CDVSTestColMode1xS ~extieee.std_logic_1164.STD_LOGIC 0 80 (_architecture (_uni ))))
		(_signal (_internal CDVSTestApsTxGatexS ~extieee.std_logic_1164.STD_LOGIC 0 81 (_architecture (_uni ))))
		(_signal (_internal ADCStateOutputLEDxS ~extieee.std_logic_1164.STD_LOGIC 0 82 (_architecture (_uni ))))
		(_constant (_internal Tpw_clk ~extSTD.STANDARD.TIME 0 84 (_architecture ((ns 4634391661857464543)))))
		(_process
			(clock_gen(_architecture 0 0 88 (_process (_wait_for)(_target(0)))))
			(line__94(_architecture 1 0 94 (_assignment (_simple)(_alias((ADCclockxC)(_string \"0"\)))(_target(1)))))
			(line__95(_architecture 2 0 95 (_assignment (_simple)(_target(2)))))
			(line__96(_architecture 3 0 96 (_assignment (_simple)(_target(3)))))
			(line__97(_architecture 4 0 97 (_assignment (_simple)(_target(4)))))
			(line__98(_architecture 5 0 98 (_assignment (_simple)(_alias((ADCoexEB)(_string \"0"\)))(_target(5)))))
			(line__99(_architecture 6 0 99 (_assignment (_simple)(_alias((ADCstbyxE)(_string \"0"\)))(_target(6)))))
			(line__100(_architecture 7 0 100 (_assignment (_simple)(_alias((RegisterWritexE)(_string \"0"\)))(_target(8)))))
			(line__101(_architecture 8 0 101 (_assignment (_simple)(_target(9)))))
			(line__102(_architecture 9 0 102 (_assignment (_simple)(_target(10)))))
			(line__103(_architecture 10 0 103 (_assignment (_simple)(_target(11)))))
			(line__104(_architecture 11 0 104 (_assignment (_simple)(_target(12)))))
			(line__105(_architecture 12 0 105 (_assignment (_simple)(_target(13)))))
			(line__106(_architecture 13 0 106 (_assignment (_simple)(_target(14)))))
			(line__107(_architecture 14 0 107 (_assignment (_simple)(_target(15)))))
			(line__108(_architecture 15 0 108 (_assignment (_simple)(_alias((TestPixelxE)(_string \"0"\)))(_target(16)))))
			(line__109(_architecture 16 0 109 (_assignment (_simple)(_alias((SBRet10xE)(_string \"0"\)))(_target(17)))))
			(line__110(_architecture 17 0 110 (_assignment (_simple)(_alias((ExtTriggerxE)(_string \"0"\)))(_target(18)))))
			(line__111(_architecture 18 0 111 (_assignment (_simple)(_alias((CDVSTestSRRowInxS)(_string \"0"\)))(_target(19)))))
			(line__112(_architecture 19 0 112 (_assignment (_simple)(_alias((CDVSTestSRRowClockxS)(_string \"0"\)))(_target(20)))))
			(line__113(_architecture 20 0 113 (_assignment (_simple)(_alias((CDVSTestSRColInxS)(_string \"0"\)))(_target(21)))))
			(line__114(_architecture 21 0 114 (_assignment (_simple)(_alias((CDVSTestSRColClockxS)(_string \"0"\)))(_target(22)))))
			(line__115(_architecture 22 0 115 (_assignment (_simple)(_alias((CDVSTestColMode0xS)(_string \"0"\)))(_target(23)))))
			(line__116(_architecture 23 0 116 (_assignment (_simple)(_alias((CDVSTestColMode1xS)(_string \"0"\)))(_target(24)))))
			(line__117(_architecture 24 0 117 (_assignment (_simple)(_alias((CDVSTestApsTxGatexS)(_string \"0"\)))(_target(25)))))
			(line__118(_architecture 25 0 118 (_assignment (_simple)(_alias((ADCStateOutputLEDxS)(_string \"0"\)))(_target(26)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
	(_static
		(33686274 50463491 771 )
		(67372036 67372036 67372036 1028 )
		(33686018 33686018 33686018 33686274 )
		(33686018 33686018 33686018 33751554 )
		(33686018 33686018 33686018 33686019 )
	)
	(_model . Behavioural 26 -1
	)
)
I 000051 55 1665          1374164510595 Behavioral
(_unit VHDL (eventbeforeoverflow 0 30 (behavioral 0 39 ))
	(_version v63)
	(_time 1374164510596 2013.07.18 18:21:50)
	(_source (\./../../sourcecode/EventBeforeOverflow.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 5d5e515f0f0a0c4b0b0c49070e)
	(_entity
		(_time 1372368067881)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in )(_event))))
		(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal OverflowxDI ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal EventxDI ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal EventBeforeOverflowxDO ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
		(_type (_internal state 0 40 (_enum1 stidle stevent stoverflow (_to (i 0)(i 2)))))
		(_signal (_internal StatexDP state 0 42 (_architecture (_uni ))))
		(_signal (_internal StatexDN state 0 42 (_architecture (_uni ))))
		(_process
			(p_memless(_architecture 0 0 47 (_process (_simple)(_target(6)(4))(_sensitivity(5)(2)(3)))))
			(p_memorizing(_architecture 1 0 74 (_process (_target(5))(_sensitivity(0)(1)(6))(_dssslsensitivity 2))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Behavioral 2 -1
	)
)
I 000051 55 4397          1374164510660 Behavioral
(_unit VHDL (synchronizerstatemachine 0 19 (behavioral 0 45 ))
	(_version v63)
	(_time 1374164510661 2013.07.18 18:21:50)
	(_source (\./../../sourcecode/synchronizerStateMachine.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 9c9e9692c6cb9d8acacb84c7cf)
	(_entity
		(_time 1372368069110)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_in )(_event))))
		(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_in ))))
		(_port (_internal RunxSI ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_in ))))
		(_port (_internal ConfigxSI ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
		(_port (_internal SyncInxABI ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal SyncOutxSBO ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_port (_internal TriggerxSO ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
		(_port (_internal HostResetTimestampxSI ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal ResetTimestampxSBO ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_out ))))
		(_port (_internal IncrementCounterxSO ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_out ))))
		(_type (_internal state 0 46 (_enum1 stidle sttriggerinhigh sttriggerinlow stresetslaves strunslave stslavewaitedge (_to (i 0)(i 5)))))
		(_signal (_internal StatexDP state 0 49 (_architecture (_uni ))))
		(_signal (_internal StatexDN state 0 49 (_architecture (_uni ))))
		(_signal (_internal SyncInxSB ~extieee.std_logic_1164.STD_LOGIC 0 52 (_architecture (_uni ))))
		(_signal (_internal SyncInxSBN ~extieee.std_logic_1164.STD_LOGIC 0 52 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~13 0 56 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_signal (_internal DividerxDN ~STD_LOGIC_VECTOR{6~downto~0}~13 0 56 (_architecture (_uni ))))
		(_signal (_internal DividerxDP ~STD_LOGIC_VECTOR{6~downto~0}~13 0 56 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~13 0 57 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_signal (_internal CounterxDN ~STD_LOGIC_VECTOR{13~downto~0}~13 0 57 (_architecture (_uni ))))
		(_signal (_internal CounterxDP ~STD_LOGIC_VECTOR{13~downto~0}~13 0 57 (_architecture (_uni ))))
		(_constant (_internal counterInc ~extSTD.STANDARD.INTEGER 0 63 (_process 0 ((i 89)))))
		(_constant (_internal squareWaveHighTime ~extSTD.STANDARD.INTEGER 0 64 (_process 0 ((i 50)))))
		(_constant (_internal squareWavePeriod ~extSTD.STANDARD.INTEGER 0 65 (_process 0 ((i 100)))))
		(_constant (_internal timeout ~extSTD.STANDARD.INTEGER 0 66 (_process 0 ((i 1000)))))
		(_constant (_internal resetSlavesTime ~extSTD.STANDARD.INTEGER 0 67 (_process 0 ((i 6000)))))
		(_process
			(p_memless(_architecture 0 0 62 (_process (_simple)(_target(5)(6)(8)(9)(11)(14)(16))(_sensitivity(2)(3)(4)(7)(10)(12)(15)(17)))))
			(p_mem(_architecture 1 0 223 (_process (_target(10)(15)(17))(_sensitivity(0)(1)(11)(14)(16))(_dssslsensitivity 2))))
			(synchronizer(_architecture 2 0 240 (_process (_target(12)(13))(_sensitivity(0)(4)(13))(_dssslsensitivity 1))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_static
		(33686018 131586 )
		(33686018 33686018 33686018 514 )
		(33686018 131586 )
		(33686018 33686018 33686018 514 )
		(33686018 131586 )
		(33686018 33686018 33686018 514 )
		(33686018 131586 )
		(33686018 33686018 33686018 514 )
		(33686018 131586 )
		(33686018 33686018 33686018 514 )
		(33686018 131586 )
		(33686018 33686018 33686018 514 )
		(33686018 131586 )
		(33686018 33686018 33686018 514 )
		(33686018 131586 )
		(33686018 33686018 33686018 514 )
		(33686018 131586 )
		(33686018 33686018 33686018 514 )
	)
	(_model . Behavioral 3 -1
	)
)
I 000051 55 2368          1374164510721 Behavioral
(_unit VHDL (wordregister 0 30 (behavioral 0 41 ))
	(_version v63)
	(_time 1374164510722 2013.07.18 18:21:50)
	(_source (\./../../sourcecode/wordRegister.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code dad8d488dd8c8cccdddfc8808e)
	(_entity
		(_time 1372368066647)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_generic (_internal width ~extSTD.STANDARD.NATURAL 0 32 \14\ (_entity ((i 14)))))
		(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in )(_event))))
		(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal WriteEnablexEI ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{width-1~downto~0}~12 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
		(_port (_internal DataInxDI ~STD_LOGIC_VECTOR{width-1~downto~0}~12 0 37 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{width-1~downto~0}~122 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal DataOutxDO ~STD_LOGIC_VECTOR{width-1~downto~0}~122 0 38 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{width-1~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_signal (_internal StatexDP ~STD_LOGIC_VECTOR{width-1~downto~0}~13 0 44 (_architecture (_uni ))))
		(_signal (_internal StatexDN ~STD_LOGIC_VECTOR{width-1~downto~0}~13 0 44 (_architecture (_uni ))))
		(_process
			(p_memless(_architecture 0 0 49 (_process (_simple)(_target(4)(6))(_sensitivity(2)(3)(5)))))
			(p_memorizing(_architecture 1 0 61 (_process (_target(5))(_sensitivity(0)(1)(6))(_dssslsensitivity 2))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . Behavioral 5 -1
	)
)
I 000051 55 2474          1374164510776 Behavioral
(_unit VHDL (timestampcounter 0 25 (behavioral 0 36 ))
	(_version v63)
	(_time 1374164510777 2013.07.18 18:21:50)
	(_source (\./../../sourcecode/timestampCounter.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 191b4c1e194e190f1f4d0a424c)
	(_entity
		(_time 1372368069416)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal IncrementxSI ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal OverflowxSO ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_port (_internal DataxDO ~STD_LOGIC_VECTOR{13~downto~0}~12 0 33 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{14~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 14)(i 0))))))
		(_signal (_internal CountxDP ~STD_LOGIC_VECTOR{14~downto~0}~13 0 38 (_architecture (_uni ))))
		(_signal (_internal CountxDN ~STD_LOGIC_VECTOR{14~downto~0}~13 0 38 (_architecture (_uni ))))
		(_signal (_internal MSbDelayedxDN ~extieee.std_logic_1164.STD_LOGIC 0 40 (_architecture (_uni ))))
		(_signal (_internal MSbDelayedxDP ~extieee.std_logic_1164.STD_LOGIC 0 40 (_architecture (_uni ))))
		(_process
			(line__44(_architecture 0 0 44 (_assignment (_simple)(_alias((DataxDO)(CountxDP(d_13_0))))(_target(4))(_sensitivity(5(d_13_0))))))
			(line__49(_architecture 1 0 49 (_assignment (_simple)(_target(3))(_sensitivity(5(14))(8)))))
			(p_memless(_architecture 2 0 52 (_process (_simple)(_target(6)(7))(_sensitivity(2)(5)))))
			(p_memoryzing(_architecture 3 0 65 (_process (_target(5)(8))(_sensitivity(0)(1)(6)(7))(_dssslsensitivity 2))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33686018 33686018 131586 )
	)
	(_model . Behavioral 4 -1
	)
)
I 000051 55 3232          1374164510835 Behavioral
(_unit VHDL (fifostatemachine 0 25 (behavioral 0 53 ))
	(_version v63)
	(_time 1374164510836 2013.07.18 18:21:50)
	(_source (\./../../sourcecode/fifoStatemachine.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 47441045491015511649541c12)
	(_entity
		(_time 1372368068503)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in )(_event))))
		(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in ))))
		(_port (_internal RunxSI ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal FifoTransactionxSO ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
		(_port (_internal FX2FifoInFullxSBI ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal FifoEmptyxSI ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
		(_port (_internal FifoReadxEO ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_out ))))
		(_port (_internal FX2FifoWritexEBO ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_out ))))
		(_port (_internal FX2FifoPktEndxSBO ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal FX2FifoAddressxDO ~STD_LOGIC_VECTOR{1~downto~0}~12 0 42 (_entity (_out ))))
		(_port (_internal IncEventCounterxSO ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_out ))))
		(_port (_internal ResetEventCounterxSO ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_out ))))
		(_port (_internal ResetEarlyPaketTimerxSO ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_out ))))
		(_port (_internal EarlyPaketTimerOverflowxSI ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_in ))))
		(_type (_internal state 0 54 (_enum1 stidle stearlypaket1 stsetupwrite1 stwrite (_to (i 0)(i 3)))))
		(_signal (_internal StatexDP state 0 57 (_architecture (_uni ))))
		(_signal (_internal StatexDN state 0 57 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR~13 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 1))))))
		(_constant (_internal EP2 ~STD_LOGIC_VECTOR~13 0 61 (_architecture (_string \"00"\))))
		(_type (_internal ~STD_LOGIC_VECTOR~131 0 62 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 1))))))
		(_constant (_internal EP6 ~STD_LOGIC_VECTOR~131 0 62 (_architecture (_string \"10"\))))
		(_process
			(p_memless(_architecture 0 0 68 (_process (_simple)(_target(3)(6)(7)(8)(9)(10)(11)(12)(15))(_sensitivity(2)(4)(5)(13)(14)))))
			(p_memoryzing(_architecture 1 0 127 (_process (_target(14))(_sensitivity(0)(1)(15))(_dssslsensitivity 2))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . Behavioral 2 -1
	)
)
I 000051 55 6993          1374164510898 Behavioral
(_unit VHDL (monitorstatemachine 0 25 (behavioral 0 68 ))
	(_version v63)
	(_time 1374164510899 2013.07.18 18:21:50)
	(_source (\./../../sourcecode/monitorStateMachine.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 86858388d6d187908f808383c0ddd5)
	(_entity
		(_time 1372368068804)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in )(_event))))
		(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in ))))
		(_port (_internal AERREQxSBI ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal AERACKxSBO ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
		(_port (_internal XxDI ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal UseLongAckxSI ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal FifoFullxSI ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in ))))
		(_port (_internal FifoWritexEO ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_out ))))
		(_port (_internal TimestampRegWritexEO ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_out ))))
		(_port (_internal AddressRegWritexEO ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal AddressTimestampSelectxSO ~STD_LOGIC_VECTOR{1~downto~0}~12 0 48 (_entity (_out ))))
		(_port (_internal ADCvalueReadyxSI ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_in ))))
		(_port (_internal ReadADCvaluexEO ~extieee.std_logic_1164.STD_LOGIC 0 52 (_entity (_out ))))
		(_port (_internal TimestampOverflowxSI ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_in ))))
		(_port (_internal TriggerxSI ~extieee.std_logic_1164.STD_LOGIC 0 58 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~122 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal AddressMSBxDO ~STD_LOGIC_VECTOR{1~downto~0}~122 0 61 (_entity (_out ))))
		(_port (_internal ResetTimestampxSBI ~extieee.std_logic_1164.STD_LOGIC 0 64 (_entity (_in ))))
		(_type (_internal state 0 69 (_enum1 stidle stwraddress stwrtime stwait stoverflow stresettimestamp stfifofull streqrelease stadc stadctime stwrtriggertime stwrtrigger (_to (i 0)(i 11)))))
		(_signal (_internal AERREQxSB ~extieee.std_logic_1164.STD_LOGIC 0 72 (_architecture (_uni ))))
		(_signal (_internal StatexDP state 0 75 (_architecture (_uni ))))
		(_signal (_internal StatexDN state 0 75 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 76 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal CountxDP ~STD_LOGIC_VECTOR{7~downto~0}~13 0 76 (_architecture (_uni ))))
		(_signal (_internal CountxDN ~STD_LOGIC_VECTOR{7~downto~0}~13 0 76 (_architecture (_uni ))))
		(_signal (_internal TriggerxDP ~extieee.std_logic_1164.STD_LOGIC 0 77 (_architecture (_uni ))))
		(_signal (_internal TriggerxDN ~extieee.std_logic_1164.STD_LOGIC 0 77 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 80 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal TimestampOverflowxDN ~STD_LOGIC_VECTOR{15~downto~0}~13 0 80 (_architecture (_uni ))))
		(_signal (_internal TimestampOverflowxDP ~STD_LOGIC_VECTOR{15~downto~0}~13 0 80 (_architecture (_uni ))))
		(_signal (_internal TimestampResetxDP ~extieee.std_logic_1164.STD_LOGIC 0 83 (_architecture (_uni ))))
		(_signal (_internal TimestampResetxDN ~extieee.std_logic_1164.STD_LOGIC 0 83 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 86 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal selectADC ~STD_LOGIC_VECTOR{1~downto~0}~13 0 86 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~132 0 87 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal selectaddress ~STD_LOGIC_VECTOR{1~downto~0}~132 0 87 (_architecture (_string \"01"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~134 0 88 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal selecttimestamp ~STD_LOGIC_VECTOR{1~downto~0}~134 0 88 (_architecture (_string \"00"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~136 0 89 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal selecttrigger ~STD_LOGIC_VECTOR{1~downto~0}~136 0 89 (_architecture (_string \"10"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~138 0 91 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal address ~STD_LOGIC_VECTOR{1~downto~0}~138 0 91 (_architecture (_string \"00"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1310 0 92 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal wrap ~STD_LOGIC_VECTOR{1~downto~0}~1310 0 92 (_architecture (_string \"10"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1312 0 93 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal timereset ~STD_LOGIC_VECTOR{1~downto~0}~1312 0 93 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 94 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal timestamp ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 94 (_architecture (_string \"01"\))))
		(_constant (_internal ackExtension ~extSTD.STANDARD.INTEGER 0 96 (_architecture ((i 5)))))
		(_process
			(line__99(_architecture 0 0 99 (_assignment (_simple)(_alias((AERREQxSB)(AERREQxSBI)))(_target(17))(_sensitivity(2)))))
			(p_memless(_architecture 1 0 102 (_process (_simple)(_target(19)(21)(23)(24)(27)(3)(7)(8)(9)(10)(12)(15))(_sensitivity(17)(18)(20)(22)(25)(26)(4)(5)(6)(11)(13)(14)(16)))))
			(p_memoryzing(_architecture 2 0 273 (_process (_target(18)(20)(22)(25)(26))(_sensitivity(0)(1)(19)(21)(23)(24)(27))(_dssslsensitivity 2))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_static
		(33686018 33686018 )
		(33686018 33686018 33686018 33686018 )
		(33686018 33686018 33686018 33686018 )
		(33686018 33686018 )
		(33686018 33686018 )
		(33686018 33686018 )
		(33686018 33686018 33686018 33686018 )
	)
	(_model . Behavioral 3 -1
	)
)
I 000051 55 2362          1374164510957 Behavioral
(_unit VHDL (shiftregister 0 30 (behavioral 0 42 ))
	(_version v63)
	(_time 1374164510958 2013.07.18 18:21:50)
	(_source (\./../../sourcecode/shiftRegister.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code c4c69691c89399d2c1c6d09f97)
	(_entity
		(_time 1372368071005)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_generic (_internal width ~extSTD.STANDARD.NATURAL 0 32 \32\ (_entity ((i 32)))))
		(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in )(_event))))
		(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal LatchxEI ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in )(_event))))
		(_port (_internal DxDI ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ))))
		(_port (_internal QxDO ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{width-1~downto~0}~12 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal DataOutxDO ~STD_LOGIC_VECTOR{width-1~downto~0}~12 0 39 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{width-1~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_signal (_internal StatexD ~STD_LOGIC_VECTOR{width-1~downto~0}~13 0 45 (_architecture (_uni ))))
		(_process
			(p_latch(_architecture 0 0 50 (_process (_target(5))(_sensitivity(1)(2)(6))(_dssslsensitivity 2))))
			(line__60(_architecture 1 0 60 (_assignment (_simple)(_target(4))(_sensitivity(6(_index 5)))(_read(6(_index 6))))))
			(p_memorizing(_architecture 2 0 63 (_process (_simple)(_target(6(0))(6(_range 7))(6))(_sensitivity(0)(1))(_read(3)(6(_range 8))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . Behavioral 9 -1
	)
)
I 000051 55 1935          1374164511016 Behavioral
(_unit VHDL (eventcounter 0 26 (behavioral 0 35 ))
	(_version v63)
	(_time 1374164511017 2013.07.18 18:21:51)
	(_source (\./../../sourcecode/eventCounter.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 03005404065452155501175951)
	(_entity
		(_time 1372368068203)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal ClearxSI ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal IncrementxSI ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal OverflowxSO ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{8~downto~0}~13 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_signal (_internal CountxDP ~STD_LOGIC_VECTOR{8~downto~0}~13 0 37 (_architecture (_uni ))))
		(_signal (_internal CountxDN ~STD_LOGIC_VECTOR{8~downto~0}~13 0 37 (_architecture (_uni ))))
		(_process
			(p_memoryless(_architecture 0 0 41 (_process (_simple)(_target(6)(4))(_sensitivity(5)(2)(3)))))
			(p_memoryzing(_architecture 1 0 61 (_process (_target(5))(_sensitivity(0)(1)(6))(_dssslsensitivity 2))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33686018 2 )
		(33686018 33686018 2 )
		(33686018 33686018 2 )
	)
	(_model . Behavioral 2 -1
	)
)
I 000050 55 19399         1374164511088 Structure
(_unit VHDL (aerfifo 0 14 (structure 0 30 ))
	(_version v63)
	(_time 1374164511089 2013.07.18 18:21:51)
	(_source (\./../../sourcecode/AERfifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(machxo(components)))
	(_code 51520252550707470402480b06)
	(_entity
		(_time 1372368066962)
		(_use (std(standard))(ieee(std_logic_1164))(machxo(components)))
	)
	(_component
		(fifo8ka
			(_object
				(_generic (_internal FULLPOINTER1 ~STD_LOGIC_VECTOR{13~downto~0}~13 0 47 (_entity -1 )))
				(_generic (_internal FULLPOINTER ~STD_LOGIC_VECTOR{13~downto~0}~132 0 48 (_entity -1 )))
				(_generic (_internal AFPOINTER1 ~STD_LOGIC_VECTOR{13~downto~0}~134 0 49 (_entity -1 )))
				(_generic (_internal AEPOINTER1 ~STD_LOGIC_VECTOR{13~downto~0}~136 0 50 (_entity -1 )))
				(_generic (_internal AFPOINTER ~STD_LOGIC_VECTOR{13~downto~0}~138 0 51 (_entity -1 )))
				(_generic (_internal AEPOINTER ~STD_LOGIC_VECTOR{13~downto~0}~1310 0 52 (_entity -1 )))
				(_generic (_internal CSDECODE_R ~STD_LOGIC_VECTOR{1~downto~0}~13 0 53 (_entity -1 )))
				(_generic (_internal CSDECODE_W ~STD_LOGIC_VECTOR{1~downto~0}~1312 0 54 (_entity -1 )))
				(_generic (_internal RESETMODE ~STRING~13 0 55 (_entity -1 )))
				(_generic (_internal REGMODE ~STRING~1313 0 55 (_entity -1 )))
				(_generic (_internal DATA_WIDTH_R ~extSTD.STANDARD.INTEGER 0 56 (_entity -1 )))
				(_generic (_internal DATA_WIDTH_W ~extSTD.STANDARD.INTEGER 0 56 (_entity -1 )))
				(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 58 (_entity (_in ))))
				(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 58 (_entity (_in ))))
				(_port (_internal DI2 ~extieee.std_logic_1164.STD_LOGIC 0 58 (_entity (_in ))))
				(_port (_internal DI3 ~extieee.std_logic_1164.STD_LOGIC 0 59 (_entity (_in ))))
				(_port (_internal DI4 ~extieee.std_logic_1164.STD_LOGIC 0 59 (_entity (_in ))))
				(_port (_internal DI5 ~extieee.std_logic_1164.STD_LOGIC 0 59 (_entity (_in ))))
				(_port (_internal DI6 ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_in ))))
				(_port (_internal DI7 ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_in ))))
				(_port (_internal DI8 ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_in ))))
				(_port (_internal DI9 ~extieee.std_logic_1164.STD_LOGIC 0 61 (_entity (_in ))))
				(_port (_internal DI10 ~extieee.std_logic_1164.STD_LOGIC 0 61 (_entity (_in ))))
				(_port (_internal DI11 ~extieee.std_logic_1164.STD_LOGIC 0 61 (_entity (_in ))))
				(_port (_internal DI12 ~extieee.std_logic_1164.STD_LOGIC 0 62 (_entity (_in ))))
				(_port (_internal DI13 ~extieee.std_logic_1164.STD_LOGIC 0 62 (_entity (_in ))))
				(_port (_internal DI14 ~extieee.std_logic_1164.STD_LOGIC 0 63 (_entity (_in ))))
				(_port (_internal DI15 ~extieee.std_logic_1164.STD_LOGIC 0 63 (_entity (_in ))))
				(_port (_internal DI16 ~extieee.std_logic_1164.STD_LOGIC 0 64 (_entity (_in ))))
				(_port (_internal DI17 ~extieee.std_logic_1164.STD_LOGIC 0 64 (_entity (_in ))))
				(_port (_internal DI18 ~extieee.std_logic_1164.STD_LOGIC 0 65 (_entity (_in ))))
				(_port (_internal DI19 ~extieee.std_logic_1164.STD_LOGIC 0 65 (_entity (_in ))))
				(_port (_internal DI20 ~extieee.std_logic_1164.STD_LOGIC 0 66 (_entity (_in ))))
				(_port (_internal DI21 ~extieee.std_logic_1164.STD_LOGIC 0 66 (_entity (_in ))))
				(_port (_internal DI22 ~extieee.std_logic_1164.STD_LOGIC 0 67 (_entity (_in ))))
				(_port (_internal DI23 ~extieee.std_logic_1164.STD_LOGIC 0 67 (_entity (_in ))))
				(_port (_internal DI24 ~extieee.std_logic_1164.STD_LOGIC 0 68 (_entity (_in ))))
				(_port (_internal DI25 ~extieee.std_logic_1164.STD_LOGIC 0 68 (_entity (_in ))))
				(_port (_internal DI26 ~extieee.std_logic_1164.STD_LOGIC 0 69 (_entity (_in ))))
				(_port (_internal DI27 ~extieee.std_logic_1164.STD_LOGIC 0 69 (_entity (_in ))))
				(_port (_internal DI28 ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_in ))))
				(_port (_internal DI29 ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_in ))))
				(_port (_internal DI30 ~extieee.std_logic_1164.STD_LOGIC 0 71 (_entity (_in ))))
				(_port (_internal DI31 ~extieee.std_logic_1164.STD_LOGIC 0 71 (_entity (_in ))))
				(_port (_internal DI32 ~extieee.std_logic_1164.STD_LOGIC 0 72 (_entity (_in ))))
				(_port (_internal DI33 ~extieee.std_logic_1164.STD_LOGIC 0 72 (_entity (_in ))))
				(_port (_internal DI34 ~extieee.std_logic_1164.STD_LOGIC 0 73 (_entity (_in ))))
				(_port (_internal DI35 ~extieee.std_logic_1164.STD_LOGIC 0 73 (_entity (_in ))))
				(_port (_internal FULLI ~extieee.std_logic_1164.STD_LOGIC 0 74 (_entity (_in ))))
				(_port (_internal CSW0 ~extieee.std_logic_1164.STD_LOGIC 0 74 (_entity (_in ))))
				(_port (_internal CSW1 ~extieee.std_logic_1164.STD_LOGIC 0 75 (_entity (_in ))))
				(_port (_internal EMPTYI ~extieee.std_logic_1164.STD_LOGIC 0 75 (_entity (_in ))))
				(_port (_internal CSR0 ~extieee.std_logic_1164.STD_LOGIC 0 76 (_entity (_in ))))
				(_port (_internal CSR1 ~extieee.std_logic_1164.STD_LOGIC 0 76 (_entity (_in ))))
				(_port (_internal WE ~extieee.std_logic_1164.STD_LOGIC 0 76 (_entity (_in ))))
				(_port (_internal RE ~extieee.std_logic_1164.STD_LOGIC 0 77 (_entity (_in ))))
				(_port (_internal CLKW ~extieee.std_logic_1164.STD_LOGIC 0 77 (_entity (_in ))))
				(_port (_internal CLKR ~extieee.std_logic_1164.STD_LOGIC 0 77 (_entity (_in ))))
				(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 78 (_entity (_in ))))
				(_port (_internal RPRST ~extieee.std_logic_1164.STD_LOGIC 0 78 (_entity (_in ))))
				(_port (_internal DO0 ~extieee.std_logic_1164.STD_LOGIC 0 79 (_entity (_out ))))
				(_port (_internal DO1 ~extieee.std_logic_1164.STD_LOGIC 0 79 (_entity (_out ))))
				(_port (_internal DO2 ~extieee.std_logic_1164.STD_LOGIC 0 80 (_entity (_out ))))
				(_port (_internal DO3 ~extieee.std_logic_1164.STD_LOGIC 0 80 (_entity (_out ))))
				(_port (_internal DO4 ~extieee.std_logic_1164.STD_LOGIC 0 81 (_entity (_out ))))
				(_port (_internal DO5 ~extieee.std_logic_1164.STD_LOGIC 0 81 (_entity (_out ))))
				(_port (_internal DO6 ~extieee.std_logic_1164.STD_LOGIC 0 82 (_entity (_out ))))
				(_port (_internal DO7 ~extieee.std_logic_1164.STD_LOGIC 0 82 (_entity (_out ))))
				(_port (_internal DO8 ~extieee.std_logic_1164.STD_LOGIC 0 83 (_entity (_out ))))
				(_port (_internal DO9 ~extieee.std_logic_1164.STD_LOGIC 0 83 (_entity (_out ))))
				(_port (_internal DO10 ~extieee.std_logic_1164.STD_LOGIC 0 84 (_entity (_out ))))
				(_port (_internal DO11 ~extieee.std_logic_1164.STD_LOGIC 0 84 (_entity (_out ))))
				(_port (_internal DO12 ~extieee.std_logic_1164.STD_LOGIC 0 85 (_entity (_out ))))
				(_port (_internal DO13 ~extieee.std_logic_1164.STD_LOGIC 0 85 (_entity (_out ))))
				(_port (_internal DO14 ~extieee.std_logic_1164.STD_LOGIC 0 86 (_entity (_out ))))
				(_port (_internal DO15 ~extieee.std_logic_1164.STD_LOGIC 0 86 (_entity (_out ))))
				(_port (_internal DO16 ~extieee.std_logic_1164.STD_LOGIC 0 87 (_entity (_out ))))
				(_port (_internal DO17 ~extieee.std_logic_1164.STD_LOGIC 0 87 (_entity (_out ))))
				(_port (_internal DO18 ~extieee.std_logic_1164.STD_LOGIC 0 88 (_entity (_out ))))
				(_port (_internal DO19 ~extieee.std_logic_1164.STD_LOGIC 0 88 (_entity (_out ))))
				(_port (_internal DO20 ~extieee.std_logic_1164.STD_LOGIC 0 89 (_entity (_out ))))
				(_port (_internal DO21 ~extieee.std_logic_1164.STD_LOGIC 0 89 (_entity (_out ))))
				(_port (_internal DO22 ~extieee.std_logic_1164.STD_LOGIC 0 90 (_entity (_out ))))
				(_port (_internal DO23 ~extieee.std_logic_1164.STD_LOGIC 0 90 (_entity (_out ))))
				(_port (_internal DO24 ~extieee.std_logic_1164.STD_LOGIC 0 91 (_entity (_out ))))
				(_port (_internal DO25 ~extieee.std_logic_1164.STD_LOGIC 0 91 (_entity (_out ))))
				(_port (_internal DO26 ~extieee.std_logic_1164.STD_LOGIC 0 92 (_entity (_out ))))
				(_port (_internal DO27 ~extieee.std_logic_1164.STD_LOGIC 0 92 (_entity (_out ))))
				(_port (_internal DO28 ~extieee.std_logic_1164.STD_LOGIC 0 93 (_entity (_out ))))
				(_port (_internal DO29 ~extieee.std_logic_1164.STD_LOGIC 0 93 (_entity (_out ))))
				(_port (_internal DO30 ~extieee.std_logic_1164.STD_LOGIC 0 94 (_entity (_out ))))
				(_port (_internal DO31 ~extieee.std_logic_1164.STD_LOGIC 0 94 (_entity (_out ))))
				(_port (_internal DO32 ~extieee.std_logic_1164.STD_LOGIC 0 95 (_entity (_out ))))
				(_port (_internal DO33 ~extieee.std_logic_1164.STD_LOGIC 0 95 (_entity (_out ))))
				(_port (_internal DO34 ~extieee.std_logic_1164.STD_LOGIC 0 96 (_entity (_out ))))
				(_port (_internal DO35 ~extieee.std_logic_1164.STD_LOGIC 0 96 (_entity (_out ))))
				(_port (_internal EF ~extieee.std_logic_1164.STD_LOGIC 0 97 (_entity (_out ))))
				(_port (_internal AEF ~extieee.std_logic_1164.STD_LOGIC 0 97 (_entity (_out ))))
				(_port (_internal AFF ~extieee.std_logic_1164.STD_LOGIC 0 97 (_entity (_out ))))
				(_port (_internal FF ~extieee.std_logic_1164.STD_LOGIC 0 98 (_entity (_out ))))
			)
		)
		(vhi
			(_object
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_out ))))
			)
		)
		(vlo
			(_object
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_out ))))
			)
		)
	)
	(_instantiation AERfifo_0_1 0 140 (_component fifo8ka )
		(_generic
			((FULLPOINTER1)(_string \"01111111110001"\))
			((FULLPOINTER)(_string \"01111111111001"\))
			((AFPOINTER1)(_string \"00011111010001"\))
			((AEPOINTER1)(_string \"00000001011111"\))
			((AFPOINTER)(_string \"00011111011001"\))
			((AEPOINTER)(_string \"00000001010111"\))
			((CSDECODE_R)(_string \"11"\))
			((CSDECODE_W)(_string \"11"\))
			((RESETMODE)(_string \"ASYNC"\))
			((REGMODE)(_string \"NOREG"\))
			((DATA_WIDTH_R)((i 9)))
			((DATA_WIDTH_W)((i 9)))
		)
		(_port
			((DI0)(Data(0)))
			((DI1)(Data(1)))
			((DI2)(Data(2)))
			((DI3)(Data(3)))
			((DI4)(Data(4)))
			((DI5)(Data(5)))
			((DI6)(Data(6)))
			((DI7)(Data(7)))
			((DI8)(Data(8)))
			((DI9)(scuba_vlo))
			((DI10)(scuba_vlo))
			((DI11)(scuba_vlo))
			((DI12)(scuba_vlo))
			((DI13)(scuba_vlo))
			((DI14)(scuba_vlo))
			((DI15)(scuba_vlo))
			((DI16)(scuba_vlo))
			((DI17)(scuba_vlo))
			((DI18)(scuba_vlo))
			((DI19)(scuba_vlo))
			((DI20)(scuba_vlo))
			((DI21)(scuba_vlo))
			((DI22)(scuba_vlo))
			((DI23)(scuba_vlo))
			((DI24)(scuba_vlo))
			((DI25)(scuba_vlo))
			((DI26)(scuba_vlo))
			((DI27)(scuba_vlo))
			((DI28)(scuba_vlo))
			((DI29)(scuba_vlo))
			((DI30)(scuba_vlo))
			((DI31)(scuba_vlo))
			((DI32)(scuba_vlo))
			((DI33)(scuba_vlo))
			((DI34)(scuba_vlo))
			((DI35)(scuba_vlo))
			((FULLI)(Full_int))
			((CSW0)(scuba_vhi))
			((CSW1)(scuba_vhi))
			((EMPTYI)(Empty_int))
			((CSR0)(scuba_vhi))
			((CSR1)(scuba_vhi))
			((WE)(WrEn))
			((RE)(RdEn))
			((CLKW)(WrClock))
			((CLKR)(RdClock))
			((RST)(Reset))
			((RPRST)(RPReset))
			((DO0)(Q(0)))
			((DO1)(Q(1)))
			((DO2)(Q(2)))
			((DO3)(Q(3)))
			((DO4)(Q(4)))
			((DO5)(Q(5)))
			((DO6)(Q(6)))
			((DO7)(Q(7)))
			((DO8)(Q(8)))
			((DO9)(_open))
			((DO10)(_open))
			((DO11)(_open))
			((DO12)(_open))
			((DO13)(_open))
			((DO14)(_open))
			((DO15)(_open))
			((DO16)(_open))
			((DO17)(_open))
			((DO18)(_open))
			((DO19)(_open))
			((DO20)(_open))
			((DO21)(_open))
			((DO22)(_open))
			((DO23)(_open))
			((DO24)(_open))
			((DO25)(_open))
			((DO26)(_open))
			((DO27)(_open))
			((DO28)(_open))
			((DO29)(_open))
			((DO30)(_open))
			((DO31)(_open))
			((DO32)(_open))
			((DO33)(_open))
			((DO34)(_open))
			((DO35)(_open))
			((EF)(Empty_int))
			((AEF)(AlmostEmpty))
			((AFF)(AlmostFull))
			((FF)(Full_int))
		)
		(_use (_entity machxo fifo8ka)
			(_generic
				((DATA_WIDTH_W)((i 9)))
				((DATA_WIDTH_R)((i 9)))
				((REGMODE)(_string \"NOREG"\))
				((RESETMODE)(_string \"ASYNC"\))
				((CSDECODE_W)(_string \"11"\))
				((CSDECODE_R)(_string \"11"\))
				((AEPOINTER)(_string \"00000001010111"\))
				((AEPOINTER1)(_string \"00000001011111"\))
				((AFPOINTER)(_string \"00011111011001"\))
				((AFPOINTER1)(_string \"00011111010001"\))
				((FULLPOINTER)(_string \"01111111111001"\))
				((FULLPOINTER1)(_string \"01111111110001"\))
			)
		)
	)
	(_instantiation scuba_vhi_inst 0 173 (_component vhi )
		(_port
			((Z)(scuba_vhi))
		)
		(_use (_entity machxo vhi)
		)
	)
	(_instantiation scuba_vlo_inst 0 176 (_component vlo )
		(_port
			((Z)(scuba_vlo))
		)
		(_use (_entity machxo vlo)
		)
	)
	(_instantiation AERfifo_1_0 0 179 (_component fifo8ka )
		(_generic
			((FULLPOINTER1)(_string \"00000000000000"\))
			((FULLPOINTER)(_string \"11111111111111"\))
			((AFPOINTER1)(_string \"00000000000000"\))
			((AEPOINTER1)(_string \"00000000000000"\))
			((AFPOINTER)(_string \"11111111111111"\))
			((AEPOINTER)(_string \"11111111111111"\))
			((CSDECODE_R)(_string \"11"\))
			((CSDECODE_W)(_string \"11"\))
			((RESETMODE)(_string \"ASYNC"\))
			((REGMODE)(_string \"NOREG"\))
			((DATA_WIDTH_R)((i 9)))
			((DATA_WIDTH_W)((i 9)))
		)
		(_port
			((DI0)(Data(9)))
			((DI1)(Data(10)))
			((DI2)(Data(11)))
			((DI3)(Data(12)))
			((DI4)(Data(13)))
			((DI5)(Data(14)))
			((DI6)(Data(15)))
			((DI7)(scuba_vlo))
			((DI8)(scuba_vlo))
			((DI9)(scuba_vlo))
			((DI10)(scuba_vlo))
			((DI11)(scuba_vlo))
			((DI12)(scuba_vlo))
			((DI13)(scuba_vlo))
			((DI14)(scuba_vlo))
			((DI15)(scuba_vlo))
			((DI16)(scuba_vlo))
			((DI17)(scuba_vlo))
			((DI18)(scuba_vlo))
			((DI19)(scuba_vlo))
			((DI20)(scuba_vlo))
			((DI21)(scuba_vlo))
			((DI22)(scuba_vlo))
			((DI23)(scuba_vlo))
			((DI24)(scuba_vlo))
			((DI25)(scuba_vlo))
			((DI26)(scuba_vlo))
			((DI27)(scuba_vlo))
			((DI28)(scuba_vlo))
			((DI29)(scuba_vlo))
			((DI30)(scuba_vlo))
			((DI31)(scuba_vlo))
			((DI32)(scuba_vlo))
			((DI33)(scuba_vlo))
			((DI34)(scuba_vlo))
			((DI35)(scuba_vlo))
			((FULLI)(Full_int))
			((CSW0)(scuba_vhi))
			((CSW1)(scuba_vhi))
			((EMPTYI)(Empty_int))
			((CSR0)(scuba_vhi))
			((CSR1)(scuba_vhi))
			((WE)(WrEn))
			((RE)(RdEn))
			((CLKW)(WrClock))
			((CLKR)(RdClock))
			((RST)(Reset))
			((RPRST)(RPReset))
			((DO0)(Q(9)))
			((DO1)(Q(10)))
			((DO2)(Q(11)))
			((DO3)(Q(12)))
			((DO4)(Q(13)))
			((DO5)(Q(14)))
			((DO6)(Q(15)))
			((DO7)(_open))
			((DO8)(_open))
			((DO9)(_open))
			((DO10)(_open))
			((DO11)(_open))
			((DO12)(_open))
			((DO13)(_open))
			((DO14)(_open))
			((DO15)(_open))
			((DO16)(_open))
			((DO17)(_open))
			((DO18)(_open))
			((DO19)(_open))
			((DO20)(_open))
			((DO21)(_open))
			((DO22)(_open))
			((DO23)(_open))
			((DO24)(_open))
			((DO25)(_open))
			((DO26)(_open))
			((DO27)(_open))
			((DO28)(_open))
			((DO29)(_open))
			((DO30)(_open))
			((DO31)(_open))
			((DO32)(_open))
			((DO33)(_open))
			((DO34)(_open))
			((DO35)(_open))
			((EF)(_open))
			((AEF)(_open))
			((AFF)(_open))
			((FF)(_open))
		)
		(_use (_entity machxo fifo8ka)
			(_generic
				((DATA_WIDTH_W)((i 9)))
				((DATA_WIDTH_R)((i 9)))
				((REGMODE)(_string \"NOREG"\))
				((RESETMODE)(_string \"ASYNC"\))
				((CSDECODE_W)(_string \"11"\))
				((CSDECODE_R)(_string \"11"\))
				((AEPOINTER)(_string \"11111111111111"\))
				((AEPOINTER1)(_string \"00000000000000"\))
				((AFPOINTER)(_string \"11111111111111"\))
				((AFPOINTER1)(_string \"00000000000000"\))
				((FULLPOINTER)(_string \"11111111111111"\))
				((FULLPOINTER1)(_string \"00000000000000"\))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal Data ~STD_LOGIC_VECTOR{15~downto~0}~12 0 16 (_entity (_in ))))
		(_port (_internal WrClock ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
		(_port (_internal RdClock ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
		(_port (_internal WrEn ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_in ))))
		(_port (_internal RdEn ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_in ))))
		(_port (_internal Reset ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_in ))))
		(_port (_internal RPReset ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal Q ~STD_LOGIC_VECTOR{15~downto~0}~122 0 23 (_entity (_out ))))
		(_port (_internal Empty ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_out ))))
		(_port (_internal Full ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_out ))))
		(_port (_internal AlmostEmpty ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_out ))))
		(_port (_internal AlmostFull ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_out ))))
		(_signal (_internal scuba_vhi ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_signal (_internal Empty_int ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal Full_int ~extieee.std_logic_1164.STD_LOGIC 0 35 (_architecture (_uni ))))
		(_signal (_internal scuba_vlo ~extieee.std_logic_1164.STD_LOGIC 0 36 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~13 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~132 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~134 0 49 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~136 0 50 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~138 0 51 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~1310 0 52 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 53 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1312 0 54 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_type (_internal ~STRING~13 0 55 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_type (_internal ~STRING~1313 0 55 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_process
			(line__211(_architecture 0 0 211 (_assignment (_simple)(_alias((Empty)(Empty_int)))(_target(8))(_sensitivity(13)))))
			(line__212(_architecture 1 0 212 (_assignment (_simple)(_alias((Full)(Full_int)))(_target(9))(_sensitivity(14)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_model . Structure 2 -1
	)
)
I 000033 55 1433 0 structure_con
(_configuration VHDL (structure_con 0 217 (AERfifo))
	(_version v63)
	(_time 1374164511099 2013.07.18 18:21:51)
	(_source (\./../../sourcecode/AERfifo.vhd\))
	(_use (std(standard))(machxo(components))(ieee(std_logic_1164)))
	(_code 5153005354070746545f420a04)
	(_architecture Structure
		(_instantiation AERfifo_0_1
			(_entity machxo fifo8ka V
				(_generic
					((DATA_WIDTH_W)(_code 0))
					((DATA_WIDTH_R)(_code 1))
					((REGMODE)(_code 2))
					((RESETMODE)(_code 3))
					((CSDECODE_W)(_code 4))
					((CSDECODE_R)(_code 5))
					((AEPOINTER)(_code 6))
					((AEPOINTER1)(_code 7))
					((AFPOINTER)(_code 8))
					((AFPOINTER1)(_code 9))
					((FULLPOINTER)(_code 10))
					((FULLPOINTER1)(_code 11))
				)
			)
		)
		(_instantiation scuba_vhi_inst
			(_entity machxo vhi V
			)
		)
		(_instantiation scuba_vlo_inst
			(_entity machxo vlo V
			)
		)
		(_instantiation AERfifo_1_0
			(_entity machxo fifo8ka V
				(_generic
					((DATA_WIDTH_W)(_code 12))
					((DATA_WIDTH_R)(_code 13))
					((REGMODE)(_code 14))
					((RESETMODE)(_code 15))
					((CSDECODE_W)(_code 16))
					((CSDECODE_R)(_code 17))
					((AEPOINTER)(_code 18))
					((AEPOINTER1)(_code 19))
					((AFPOINTER)(_code 20))
					((AFPOINTER1)(_code 21))
					((FULLPOINTER)(_code 22))
					((FULLPOINTER1)(_code 23))
				)
			)
		)
		(_model . Structure_CON__AERfifo__Structure__code__0 24 -1
		)
	)
)
I 000050 55 5069          1374164511176 Structure
(_unit VHDL (clockgen 0 14 (structure 0 24 ))
	(_version v63)
	(_time 1374164511177 2013.07.18 18:21:51)
	(_source (\./../../sourcecode/clockgen.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(machxo(components)))
	(_code 9f9cce909ac89d899991ddc5c9)
	(_entity
		(_time 1372368067259)
		(_use (std(standard))(ieee(std_logic_1164))(machxo(components)))
	)
	(_component
		(vlo
			(_object
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
			)
		)
		(ehxpllc
			(_object
				(_generic (_internal DUTY ~extSTD.STANDARD.INTEGER 0 36 (_entity -1 )))
				(_generic (_internal PHASEADJ ~extSTD.STANDARD.INTEGER 0 36 (_entity -1 )))
				(_generic (_internal DELAY_CNTL ~STRING~13 0 37 (_entity -1 )))
				(_generic (_internal CLKOK_DIV ~extSTD.STANDARD.INTEGER 0 37 (_entity -1 )))
				(_generic (_internal FDEL ~extSTD.STANDARD.INTEGER 0 38 (_entity -1 )))
				(_generic (_internal CLKFB_DIV ~extSTD.STANDARD.INTEGER 0 38 (_entity -1 )))
				(_generic (_internal CLKOP_DIV ~extSTD.STANDARD.INTEGER 0 39 (_entity -1 )))
				(_generic (_internal CLKI_DIV ~extSTD.STANDARD.INTEGER 0 39 (_entity -1 )))
				(_port (_internal CLKI ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ))))
				(_port (_internal CLKFB ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ))))
				(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ))))
				(_port (_internal DDAMODE ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_in ))))
				(_port (_internal DDAIZR ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_in ))))
				(_port (_internal DDAILAG ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_in ))))
				(_port (_internal DDAIDEL0 ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ))))
				(_port (_internal DDAIDEL1 ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ))))
				(_port (_internal DDAIDEL2 ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ))))
				(_port (_internal CLKOP ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_out ))))
				(_port (_internal CLKOS ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_out ))))
				(_port (_internal CLKOK ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_out ))))
				(_port (_internal CLKINTFB ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_out ))))
				(_port (_internal LOCK ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_out ))))
			)
		)
	)
	(_instantiation scuba_vlo_inst 0 79 (_component vlo )
		(_port
			((Z)(scuba_vlo))
		)
		(_use (_entity machxo vlo)
		)
	)
	(_instantiation PLLCInst_0 0 82 (_component ehxpllc )
		(_generic
			((DUTY)((i 4)))
			((PHASEADJ)((i 0)))
			((DELAY_CNTL)(_string \"STATIC"\))
			((CLKOK_DIV)((i 2)))
			((FDEL)((i 0)))
			((CLKFB_DIV)((i 3)))
			((CLKOP_DIV)((i 8)))
			((CLKI_DIV)((i 1)))
		)
		(_port
			((CLKI)(CLK))
			((CLKFB)(CLKOP_t))
			((RST)(RESET))
			((DDAMODE)(scuba_vlo))
			((DDAIZR)(scuba_vlo))
			((DDAILAG)(scuba_vlo))
			((DDAIDEL0)(scuba_vlo))
			((DDAIDEL1)(scuba_vlo))
			((DDAIDEL2)(scuba_vlo))
			((CLKOP)(CLKOP_t))
			((CLKOS)(_open))
			((CLKOK)(_open))
			((CLKINTFB)(_open))
			((LOCK)(LOCK))
		)
		(_use (_entity machxo ehxpllc)
			(_generic
				((CLKI_DIV)((i 1)))
				((CLKFB_DIV)((i 3)))
				((CLKOP_DIV)((i 8)))
				((CLKOK_DIV)((i 2)))
				((PHASEADJ)((i 0)))
				((FDEL)((i 0)))
				((DUTY)((i 4)))
				((DELAY_CNTL)(_string \"STATIC"\))
			)
			(_port
				((clki)(CLKI))
				((clkfb)(CLKFB))
				((rst)(RST))
				((ddamode)(DDAMODE))
				((ddaizr)(DDAIZR))
				((ddailag)(DDAILAG))
				((ddaidel0)(DDAIDEL0))
				((ddaidel1)(DDAIDEL1))
				((ddaidel2)(DDAIDEL2))
				((clkos)(CLKOS))
				((clkop)(CLKOP))
				((clkok)(CLKOK))
				((lock)(LOCK))
				((clkintfb)(CLKINTFB))
			)
		)
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
		(_port (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
		(_port (_internal CLKOP ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_out ))))
		(_port (_internal LOCK ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_out ))))
		(_signal (_internal scuba_vlo ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ))))
		(_signal (_internal CLKOP_t ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_type (_internal ~STRING~13 0 37 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_process
			(line__94(_architecture 0 0 94 (_assignment (_simple)(_alias((CLKOP)(CLKOP_t)))(_target(2))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
	)
	(_model . Structure 1 -1
	)
)
I 000033 55 1120 0 structure_con
(_configuration VHDL (structure_con 0 99 (clockgen))
	(_version v63)
	(_time 1374164511185 2013.07.18 18:21:51)
	(_source (\./../../sourcecode/clockgen.vhd\))
	(_use (std(standard))(machxo(components))(ieee(std_logic_1164)))
	(_code aeacfff8fff8f8b9abafbdf5fb)
	(_architecture Structure
		(_instantiation scuba_vlo_inst
			(_entity machxo vlo V
			)
		)
		(_instantiation PLLCInst_0
			(_entity machxo ehxpllc V
				(_generic
					((CLKI_DIV)(_code 0))
					((CLKFB_DIV)(_code 1))
					((CLKOP_DIV)(_code 2))
					((CLKOK_DIV)(_code 3))
					((PHASEADJ)(_code 4))
					((FDEL)(_code 5))
					((DUTY)(_code 6))
					((DELAY_CNTL)(_code 7))
				)
				(_port
					((clki)(CLKI))
					((clkfb)(CLKFB))
					((rst)(RST))
					((ddamode)(DDAMODE))
					((ddaizr)(DDAIZR))
					((ddailag)(DDAILAG))
					((ddaidel0)(DDAIDEL0))
					((ddaidel1)(DDAIDEL1))
					((ddaidel2)(DDAIDEL2))
					((clkos)(CLKOS))
					((clkop)(CLKOP))
					((clkok)(CLKOK))
					((lock)(LOCK))
					((clkintfb)(CLKINTFB))
				)
			)
		)
		(_model . Structure_CON__clockgen__Structure__code__0 8 -1
		)
	)
)
I 000051 55 1879          1374164511247 Behavioral
(_unit VHDL (earlypakettimer 0 25 (behavioral 0 33 ))
	(_version v63)
	(_time 1374164511248 2013.07.18 18:21:51)
	(_source (\./../../sourcecode/earlyPaketTimer.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code edeebabeb8bbbbfbbdeaf4b6bc)
	(_entity
		(_time 1372368067550)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in )(_event))))
		(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in ))))
		(_port (_internal ClearxSI ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal TimerExpiredxSO ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{20~downto~0}~13 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 20)(i 0))))))
		(_signal (_internal CountxDN ~STD_LOGIC_VECTOR{20~downto~0}~13 0 36 (_architecture (_uni ))))
		(_signal (_internal CountxDP ~STD_LOGIC_VECTOR{20~downto~0}~13 0 36 (_architecture (_uni ))))
		(_process
			(p_memless(_architecture 0 0 41 (_process (_simple)(_target(4)(3))(_sensitivity(5)(2)))))
			(p_memoryzing(_architecture 1 0 55 (_process (_target(5))(_sensitivity(0)(1)(4))(_dssslsensitivity 2))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 33686018 2 )
	)
	(_model . Behavioral 2 -1
	)
)
I 000051 55 2661          1374164511302 Behavioral
(_unit VHDL (cdvsresetstatemachine 0 25 (behavioral 0 37 ))
	(_version v63)
	(_time 1374164511303 2013.07.18 18:21:51)
	(_source (\./../../sourcecode/cDVSResetStateMachine.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 1b184b1c4d4d490c1e1a09414f)
	(_entity
		(_time 1372368070692)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in )(_event))))
		(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in ))))
		(_port (_internal AERackxSBI ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal RxcolGxSI ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal cDVSresetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal CDVSresetxRBO ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ))))
		(_type (_internal state 0 38 (_enum1 stidle stevent stresetcdvs (_to (i 0)(i 2)))))
		(_signal (_internal StatexDP state 0 42 (_architecture (_uni ))))
		(_signal (_internal StatexDN state 0 42 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{18~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 18)(i 0))))))
		(_signal (_internal CountxDP ~STD_LOGIC_VECTOR{18~downto~0}~13 0 45 (_architecture (_uni ))))
		(_signal (_internal CountxDN ~STD_LOGIC_VECTOR{18~downto~0}~13 0 45 (_architecture (_uni ))))
		(_constant (_internal waitTime ~extSTD.STANDARD.INTEGER 0 47 (_architecture ((i 30)))))
		(_constant (_internal idleTime ~extSTD.STANDARD.INTEGER 0 48 (_architecture ((i 200000)))))
		(_process
			(p_memless(_architecture 0 0 53 (_process (_simple)(_target(7)(9)(5))(_sensitivity(6)(8)(2)(4)))))
			(p_memoryzing(_architecture 1 0 105 (_process (_target(6)(8))(_sensitivity(0)(1)(7)(9))(_dssslsensitivity 2))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_static
		(33686018 33686018 33686018 33686018 131586 )
		(33686018 33686018 33686018 33686018 131586 )
		(33686018 33686018 33686018 33686018 131586 )
		(33686018 33686018 33686018 33686018 131586 )
	)
	(_model . Behavioral 2 -1
	)
)
I 000051 55 13512         1374164511497 Behavioral
(_unit VHDL (adcstatemachine 0 25 (behavioral 0 57 ))
	(_version v63)
	(_time 1374164511498 2013.07.18 18:21:51)
	(_source (\./../../sourcecode/ADCStateMachine.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code e6e5b4b5e4b1b1f1e5e0b0e3f7bdb3)
	(_entity
		(_time 1372368071665)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in ))))
		(_port (_internal ADCclockxCO ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_out ))))
		(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_port (_internal ADCwordxDI ~STD_LOGIC_VECTOR{9~downto~0}~12 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_port (_internal ADCoutxDO ~STD_LOGIC_VECTOR{13~downto~0}~12 0 32 (_entity (_out ))))
		(_port (_internal ADCstbyxEO ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ))))
		(_port (_internal ADCoexEBO ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ))))
		(_port (_internal ADCovrxSI ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal RegisterWritexEO ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
		(_port (_internal SRLatchxEI ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ))))
		(_port (_internal RunADCxSI ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal ExposurexDI ~STD_LOGIC_VECTOR{15~downto~0}~12 0 39 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal ColSettlexDI ~STD_LOGIC_VECTOR{15~downto~0}~122 0 40 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~124 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal RowSettlexDI ~STD_LOGIC_VECTOR{15~downto~0}~124 0 41 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~126 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal ResSettlexDI ~STD_LOGIC_VECTOR{15~downto~0}~126 0 42 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~128 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal FramePeriodxDI ~STD_LOGIC_VECTOR{15~downto~0}~128 0 43 (_entity (_in ))))
		(_port (_internal SBRet10xEI ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_in ))))
		(_port (_internal TestPixelxEI ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_in ))))
		(_port (_internal ExtTriggerxEI ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_in ))))
		(_port (_internal CDVSTestSRRowInxSO ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_out ))))
		(_port (_internal CDVSTestSRRowClockxSO ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_out ))))
		(_port (_internal CDVSTestSRColInxSO ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_out ))))
		(_port (_internal CDVSTestSRColClockxSO ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_out ))))
		(_port (_internal CDVSTestColMode0xSO ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_out ))))
		(_port (_internal CDVSTestColMode1xSO ~extieee.std_logic_1164.STD_LOGIC 0 52 (_entity (_out ))))
		(_port (_internal CDVSTestApsTxGatexSO ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_out ))))
		(_port (_internal ADCStateOutputLEDxSO ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_out ))))
		(_type (_internal ColState 0 58 (_enum1 stidle streset streleasereset streadreset stcountreset stnextreset stintegrate ststopintegrate streadsignal stcountsignal stnextsignal stwaitframe stresett stinitat streadresett stinitbt streadsignalt stwaitt (_to (i 0)(i 17)))))
		(_type (_internal RowState 0 59 (_enum1 stidle stfeedrow stinit stread stwrite strowdone stcolumndone stcolsettle (_to (i 0)(i 7)))))
		(_signal (_internal ResetxRB ~extieee.std_logic_1164.STD_LOGIC 0 61 (_architecture (_uni ))))
		(_signal (_internal StateColxDP ColState 0 64 (_architecture (_uni ))))
		(_signal (_internal StateColxDN ColState 0 64 (_architecture (_uni ))))
		(_signal (_internal StateRowxDP RowState 0 65 (_architecture (_uni ))))
		(_signal (_internal StateRowxDN RowState 0 65 (_architecture (_uni ))))
		(_signal (_internal ADCwordWritexE ~extieee.std_logic_1164.STD_LOGIC 0 66 (_architecture (_uni ))))
		(_signal (_internal ClockxC ~extieee.std_logic_1164.STD_LOGIC 0 67 (_architecture (_uni )(_event))))
		(_signal (_internal StateClockxC ~extieee.std_logic_1164.STD_LOGIC 0 68 (_architecture (_uni )(_event))))
		(_signal (_internal CDVSTestSRRowInxS ~extieee.std_logic_1164.STD_LOGIC 0 71 (_architecture (_uni ))))
		(_signal (_internal CDVSTestSRRowClockxS ~extieee.std_logic_1164.STD_LOGIC 0 71 (_architecture (_uni ))))
		(_signal (_internal CDVSTestSRColInxS ~extieee.std_logic_1164.STD_LOGIC 0 71 (_architecture (_uni ))))
		(_signal (_internal CDVSTestSRColClockxS ~extieee.std_logic_1164.STD_LOGIC 0 71 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 76 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal ADCoutMSBxS ~STD_LOGIC_VECTOR{3~downto~0}~13 0 76 (_architecture (_uni ))))
		(_signal (_internal StartPixelxS ~extieee.std_logic_1164.STD_LOGIC 0 77 (_architecture (_uni ))))
		(_signal (_internal StartColxS ~extieee.std_logic_1164.STD_LOGIC 0 78 (_architecture (_uni ))))
		(_signal (_internal StartRowxSN ~extieee.std_logic_1164.STD_LOGIC 0 79 (_architecture (_uni ))))
		(_signal (_internal StartRowxSP ~extieee.std_logic_1164.STD_LOGIC 0 79 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{32~downto~0}~13 0 82 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 32)(i 0))))))
		(_signal (_internal DividerColxDP ~STD_LOGIC_VECTOR{32~downto~0}~13 0 82 (_architecture (_uni ))))
		(_signal (_internal DividerColxDN ~STD_LOGIC_VECTOR{32~downto~0}~13 0 82 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{16~downto~0}~13 0 83 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 16)(i 0))))))
		(_signal (_internal DividerRowxDP ~STD_LOGIC_VECTOR{16~downto~0}~13 0 83 (_architecture (_uni ))))
		(_signal (_internal DividerRowxDN ~STD_LOGIC_VECTOR{16~downto~0}~13 0 83 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{25~downto~0}~13 0 84 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 25)(i 0))))))
		(_signal (_internal ExposureTxD ~STD_LOGIC_VECTOR{25~downto~0}~13 0 84 (_architecture (_uni ))))
		(_signal (_internal FramePeriodxD ~STD_LOGIC_VECTOR{25~downto~0}~13 0 85 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 87 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal CountRowxDN ~STD_LOGIC_VECTOR{7~downto~0}~13 0 87 (_architecture (_uni ))))
		(_signal (_internal CountRowxDP ~STD_LOGIC_VECTOR{7~downto~0}~13 0 87 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~13 0 88 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_signal (_internal CountColxDN ~STD_LOGIC_VECTOR{17~downto~0}~13 0 88 (_architecture (_uni ))))
		(_signal (_internal CountColxDP ~STD_LOGIC_VECTOR{17~downto~0}~13 0 88 (_architecture (_uni ))))
		(_signal (_internal DoReadxS ~extieee.std_logic_1164.STD_LOGIC 0 89 (_architecture (_uni ))))
		(_signal (_internal ReadDonexS ~extieee.std_logic_1164.STD_LOGIC 0 89 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 90 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal ReadCyclexS ~STD_LOGIC_VECTOR{1~downto~0}~13 0 90 (_architecture (_uni ))))
		(_signal (_internal ColModexD ~STD_LOGIC_VECTOR{1~downto~0}~13 0 91 (_architecture (_uni ))))
		(_signal (_internal TxGatexE ~extieee.std_logic_1164.STD_LOGIC 0 92 (_architecture (_uni ))))
		(_constant (_internal SizeX ~extSTD.STANDARD.INTEGER 0 96 (_architecture ((i 240)))))
		(_constant (_internal SizeY ~extSTD.STANDARD.INTEGER 0 97 (_architecture ((i 180)))))
		(_process
			(line__101(_architecture 0 0 101 (_assignment (_simple)(_target(27))(_sensitivity(2)(18)))))
			(line__103(_architecture 1 0 103 (_assignment (_simple)(_alias((ClockxC)(ClockxCI)))(_target(33))(_sensitivity(0)))))
			(line__104(_architecture 2 0 104 (_assignment (_simple)(_alias((StateClockxC)(ClockxC)))(_target(34))(_sensitivity(33)))))
			(line__105(_architecture 3 0 105 (_assignment (_simple)(_target(1))(_sensitivity(33)))))
			(line__107(_architecture 4 0 107 (_assignment (_simple)(_alias((CDVSTestSRRowInxSO)(CDVSTestSRRowInxS)))(_target(19))(_sensitivity(35)))))
			(line__108(_architecture 5 0 108 (_assignment (_simple)(_alias((CDVSTestSRColInxSO)(CDVSTestSRColInxS)))(_target(21))(_sensitivity(37)))))
			(line__110(_architecture 6 0 110 (_assignment (_simple)(_target(41))(_sensitivity(53)))))
			(line__111(_architecture 7 0 111 (_assignment (_simple)(_target(40))(_sensitivity(41)(43)))))
			(line__112(_architecture 8 0 112 (_assignment (_simple)(_alias((ADCoutxDO)(ADCoutMSBxS(d_3_0))(ADCwordxDI(d_9_0))))(_target(4))(_sensitivity(39(d_3_0))(3(d_9_0))))))
			(line__113(_architecture 9 0 113 (_assignment (_simple)(_target(39))(_sensitivity(40)(56)))))
			(line__114(_architecture 10 0 114 (_assignment (_simple)(_alias((ADCstbyxEO)(_string \"0"\)))(_target(5)))))
			(line__115(_architecture 11 0 115 (_assignment (_simple)(_alias((ADCoexEBO)(_string \"0"\)))(_target(6)))))
			(line__117(_architecture 12 0 117 (_assignment (_simple)(_alias((CDVSTestColMode0xSO)(ColModexD(0))))(_target(23))(_sensitivity(57(0))))))
			(line__118(_architecture 13 0 118 (_assignment (_simple)(_target(24))(_sensitivity(57(1))(17)(18)))))
			(line__122(_architecture 14 0 122 (_assignment (_simple)(_alias((ADCStateOutputLEDxSO)(TestPixelxEI)))(_target(26))(_sensitivity(17)))))
			(line__124(_architecture 15 0 124 (_assignment (_simple)(_target(49))(_sensitivity(15)))))
			(line__125(_architecture 16 0 125 (_assignment (_simple)(_target(48))(_sensitivity(11)))))
			(line__127(_architecture 17 0 127 (_assignment (_simple)(_target(25))(_sensitivity(58)))))
			(p_col(_architecture 18 0 130 (_process (_simple)(_target(29)(37)(38)(45)(52)(54)(56)(57)(58))(_sensitivity(28)(44)(48)(49)(53)(55)(10)(11)(12)(13)(14)(17)))))
			(p_row(_architecture 19 0 323 (_process (_simple)(_target(31)(32)(35)(36)(42)(47)(50)(55)(8))(_sensitivity(28)(30)(46)(51)(54)(56)(12)(13))(_read(43)))))
			(p_memoryzing(_architecture 20 0 404 (_process (_target(28)(30)(43)(44)(46)(51)(53))(_sensitivity(27)(34)(29)(31)(42)(45)(47)(50)(52))(_dssslsensitivity 2))))
			(p_clock_chip(_architecture 21 0 439 (_process (_target(20)(22))(_sensitivity(27)(33)(36)(38))(_dssslsensitivity 2))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_static
		(33686018 33686018 770 )
		(514 )
		(771 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 514 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 2 )
		(515 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 514 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 2 )
		(770 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 )
		(33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 514 )
		(33686018 33686018 )
	)
	(_model . Behavioral 22 -1
	)
)
I 000051 55 1674          1374164511572 Behavioral
(_unit VHDL (adcvalueready 0 25 (behavioral 0 36 ))
	(_version v63)
	(_time 1374164511573 2013.07.18 18:21:51)
	(_source (\./../../sourcecode/ADCvalueReady.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 3437613134636323363a256e36)
	(_entity
		(_time 1372368070373)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in )(_event))))
		(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in ))))
		(_port (_internal RegisterWritexEI ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal ReadValuexEI ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal ValueReadyxSO ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
		(_type (_internal state 0 37 (_enum1 stidle stadcvalueready stread stadcvalueready2 (_to (i 0)(i 3)))))
		(_signal (_internal StatexDP state 0 40 (_architecture (_uni ))))
		(_signal (_internal StatexDN state 0 40 (_architecture (_uni ))))
		(_process
			(p_memless(_architecture 0 0 44 (_process (_simple)(_target(6)(4))(_sensitivity(5)(2)(3)))))
			(p_memoryzing(_architecture 1 0 78 (_process (_target(5))(_sensitivity(0)(1)(6))(_dssslsensitivity 2))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Behavioral 2 -1
	)
)
I 000051 55 45678         1374164511905 Structural
(_unit VHDL (usbaer_top_level 0 26 (structural 0 102 ))
	(_version v63)
	(_time 1374164511906 2013.07.18 18:21:51)
	(_source (\./../../sourcecode/USBAER_top_level.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 7c7e2c7c2c2b2a6a7d7828786e257b)
	(_entity
		(_time 1372368069749)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(clockgen
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 136 (_entity (_in ))))
				(_port (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 137 (_entity (_in ))))
				(_port (_internal CLKOP ~extieee.std_logic_1164.STD_LOGIC 0 138 (_entity (_out ))))
				(_port (_internal LOCK ~extieee.std_logic_1164.STD_LOGIC 0 139 (_entity (_out ))))
			)
		)
		(shiftRegister
			(_object
				(_generic (_internal width ~extSTD.STANDARD.NATURAL 0 124 (_entity -1 )))
				(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 126 (_entity (_in ))))
				(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 127 (_entity (_in ))))
				(_port (_internal LatchxEI ~extieee.std_logic_1164.STD_LOGIC 0 128 (_entity (_in ))))
				(_port (_internal DxDI ~extieee.std_logic_1164.STD_LOGIC 0 129 (_entity (_in ))))
				(_port (_internal QxDO ~extieee.std_logic_1164.STD_LOGIC 0 130 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{width-1~downto~0}~13 0 131 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 52 )(i 0))))))
				(_port (_internal DataOutxDO ~STD_LOGIC_VECTOR{width-1~downto~0}~13 0 131 (_entity (_out ))))
			)
		)
		(AERfifo
			(_object
				(_port (_internal Data ~STD_LOGIC_VECTOR{15~downto~0}~1320 0 267 (_entity (_in ))))
				(_port (_internal WrClock ~extieee.std_logic_1164.STD_LOGIC 0 268 (_entity (_in ))))
				(_port (_internal RdClock ~extieee.std_logic_1164.STD_LOGIC 0 269 (_entity (_in ))))
				(_port (_internal WrEn ~extieee.std_logic_1164.STD_LOGIC 0 270 (_entity (_in ))))
				(_port (_internal RdEn ~extieee.std_logic_1164.STD_LOGIC 0 271 (_entity (_in ))))
				(_port (_internal Reset ~extieee.std_logic_1164.STD_LOGIC 0 272 (_entity (_in ))))
				(_port (_internal RPReset ~extieee.std_logic_1164.STD_LOGIC 0 273 (_entity (_in ))))
				(_port (_internal Q ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 274 (_entity (_out ))))
				(_port (_internal Empty ~extieee.std_logic_1164.STD_LOGIC 0 275 (_entity (_out ))))
				(_port (_internal Full ~extieee.std_logic_1164.STD_LOGIC 0 276 (_entity (_out ))))
				(_port (_internal AlmostEmpty ~extieee.std_logic_1164.STD_LOGIC 0 277 (_entity (_out ))))
				(_port (_internal AlmostFull ~extieee.std_logic_1164.STD_LOGIC 0 278 (_entity (_out ))))
			)
		)
		(wordRegister
			(_object
				(_generic (_internal width ~extSTD.STANDARD.NATURAL 0 230 (_entity -1 ((i 14)))))
				(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 232 (_entity (_in ))))
				(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 233 (_entity (_in ))))
				(_port (_internal WriteEnablexEI ~extieee.std_logic_1164.STD_LOGIC 0 234 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{width-1~downto~0}~1314 0 235 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 53 )(i 0))))))
				(_port (_internal DataInxDI ~STD_LOGIC_VECTOR{width-1~downto~0}~1314 0 235 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{width-1~downto~0}~1316 0 236 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 54 )(i 0))))))
				(_port (_internal DataOutxDO ~STD_LOGIC_VECTOR{width-1~downto~0}~1316 0 236 (_entity (_out ))))
			)
		)
		(earlyPaketTimer
			(_object
				(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 259 (_entity (_in ))))
				(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 260 (_entity (_in ))))
				(_port (_internal ClearxSI ~extieee.std_logic_1164.STD_LOGIC 0 261 (_entity (_in ))))
				(_port (_internal TimerExpiredxSO ~extieee.std_logic_1164.STD_LOGIC 0 262 (_entity (_out ))))
			)
		)
		(eventCounter
			(_object
				(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 241 (_entity (_in ))))
				(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 242 (_entity (_in ))))
				(_port (_internal ClearxSI ~extieee.std_logic_1164.STD_LOGIC 0 243 (_entity (_in ))))
				(_port (_internal IncrementxSI ~extieee.std_logic_1164.STD_LOGIC 0 244 (_entity (_in ))))
				(_port (_internal OverflowxSO ~extieee.std_logic_1164.STD_LOGIC 0 245 (_entity (_out ))))
			)
		)
		(timestampCounter
			(_object
				(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 250 (_entity (_in ))))
				(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 251 (_entity (_in ))))
				(_port (_internal IncrementxSI ~extieee.std_logic_1164.STD_LOGIC 0 252 (_entity (_in ))))
				(_port (_internal OverflowxSO ~extieee.std_logic_1164.STD_LOGIC 0 253 (_entity (_out ))))
				(_port (_internal DataxDO ~STD_LOGIC_VECTOR{13~downto~0}~1318 0 254 (_entity (_out ))))
			)
		)
		(synchronizerStateMachine
			(_object
				(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 154 (_entity (_in ))))
				(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 155 (_entity (_in ))))
				(_port (_internal RunxSI ~extieee.std_logic_1164.STD_LOGIC 0 156 (_entity (_in ))))
				(_port (_internal ConfigxSI ~extieee.std_logic_1164.STD_LOGIC 0 157 (_entity (_in ))))
				(_port (_internal SyncInxABI ~extieee.std_logic_1164.STD_LOGIC 0 158 (_entity (_in ))))
				(_port (_internal SyncOutxSBO ~extieee.std_logic_1164.STD_LOGIC 0 159 (_entity (_out ))))
				(_port (_internal TriggerxSO ~extieee.std_logic_1164.STD_LOGIC 0 160 (_entity (_out ))))
				(_port (_internal HostResetTimestampxSI ~extieee.std_logic_1164.STD_LOGIC 0 161 (_entity (_in ))))
				(_port (_internal ResetTimestampxSBO ~extieee.std_logic_1164.STD_LOGIC 0 162 (_entity (_out ))))
				(_port (_internal IncrementCounterxSO ~extieee.std_logic_1164.STD_LOGIC 0 163 (_entity (_out ))))
			)
		)
		(fifoStatemachine
			(_object
				(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 106 (_entity (_in ))))
				(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 107 (_entity (_in ))))
				(_port (_internal RunxSI ~extieee.std_logic_1164.STD_LOGIC 0 108 (_entity (_in ))))
				(_port (_internal FifoTransactionxSO ~extieee.std_logic_1164.STD_LOGIC 0 109 (_entity (_out ))))
				(_port (_internal FX2FifoInFullxSBI ~extieee.std_logic_1164.STD_LOGIC 0 110 (_entity (_in ))))
				(_port (_internal FifoEmptyxSI ~extieee.std_logic_1164.STD_LOGIC 0 111 (_entity (_in ))))
				(_port (_internal FifoReadxEO ~extieee.std_logic_1164.STD_LOGIC 0 112 (_entity (_out ))))
				(_port (_internal FX2FifoWritexEBO ~extieee.std_logic_1164.STD_LOGIC 0 113 (_entity (_out ))))
				(_port (_internal FX2FifoPktEndxSBO ~extieee.std_logic_1164.STD_LOGIC 0 114 (_entity (_out ))))
				(_port (_internal FX2FifoAddressxDO ~STD_LOGIC_VECTOR{1~downto~0}~13 0 115 (_entity (_out ))))
				(_port (_internal IncEventCounterxSO ~extieee.std_logic_1164.STD_LOGIC 0 116 (_entity (_out ))))
				(_port (_internal ResetEventCounterxSO ~extieee.std_logic_1164.STD_LOGIC 0 117 (_entity (_out ))))
				(_port (_internal ResetEarlyPaketTimerxSO ~extieee.std_logic_1164.STD_LOGIC 0 118 (_entity (_out ))))
				(_port (_internal EarlyPaketTimerOverflowxSI ~extieee.std_logic_1164.STD_LOGIC 0 119 (_entity (_in ))))
			)
		)
		(monitorStateMachine
			(_object
				(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 168 (_entity (_in ))))
				(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 169 (_entity (_in ))))
				(_port (_internal AERREQxSBI ~extieee.std_logic_1164.STD_LOGIC 0 170 (_entity (_in ))))
				(_port (_internal AERACKxSBO ~extieee.std_logic_1164.STD_LOGIC 0 171 (_entity (_out ))))
				(_port (_internal XxDI ~extieee.std_logic_1164.STD_LOGIC 0 172 (_entity (_in ))))
				(_port (_internal UseLongAckxSI ~extieee.std_logic_1164.STD_LOGIC 0 173 (_entity (_in ))))
				(_port (_internal FifoFullxSI ~extieee.std_logic_1164.STD_LOGIC 0 174 (_entity (_in ))))
				(_port (_internal FifoWritexEO ~extieee.std_logic_1164.STD_LOGIC 0 175 (_entity (_out ))))
				(_port (_internal TimestampRegWritexEO ~extieee.std_logic_1164.STD_LOGIC 0 176 (_entity (_out ))))
				(_port (_internal AddressRegWritexEO ~extieee.std_logic_1164.STD_LOGIC 0 177 (_entity (_out ))))
				(_port (_internal AddressTimestampSelectxSO ~STD_LOGIC_VECTOR{1~downto~0}~132 0 178 (_entity (_out ))))
				(_port (_internal ADCvalueReadyxSI ~extieee.std_logic_1164.STD_LOGIC 0 179 (_entity (_in ))))
				(_port (_internal ReadADCvaluexEO ~extieee.std_logic_1164.STD_LOGIC 0 180 (_entity (_out ))))
				(_port (_internal TimestampOverflowxSI ~extieee.std_logic_1164.STD_LOGIC 0 181 (_entity (_in ))))
				(_port (_internal TriggerxSI ~extieee.std_logic_1164.STD_LOGIC 0 182 (_entity (_in ))))
				(_port (_internal AddressMSBxDO ~STD_LOGIC_VECTOR{1~downto~0}~134 0 183 (_entity (_out ))))
				(_port (_internal ResetTimestampxSBI ~extieee.std_logic_1164.STD_LOGIC 0 184 (_entity (_in ))))
			)
		)
		(ADCStateMachine
			(_object
				(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 190 (_entity (_in ))))
				(_port (_internal ADCclockxCO ~extieee.std_logic_1164.STD_LOGIC 0 191 (_entity (_out ))))
				(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 192 (_entity (_in ))))
				(_port (_internal ADCwordxDI ~STD_LOGIC_VECTOR{9~downto~0}~13 0 193 (_entity (_in ))))
				(_port (_internal ADCoutxDO ~STD_LOGIC_VECTOR{13~downto~0}~13 0 194 (_entity (_out ))))
				(_port (_internal ADCoexEBO ~extieee.std_logic_1164.STD_LOGIC 0 195 (_entity (_out ))))
				(_port (_internal ADCstbyxEO ~extieee.std_logic_1164.STD_LOGIC 0 196 (_entity (_out ))))
				(_port (_internal ADCovrxSI ~extieee.std_logic_1164.STD_LOGIC 0 197 (_entity (_in ))))
				(_port (_internal RegisterWritexEO ~extieee.std_logic_1164.STD_LOGIC 0 198 (_entity (_out ))))
				(_port (_internal SRLatchxEI ~extieee.std_logic_1164.STD_LOGIC 0 199 (_entity (_in ))))
				(_port (_internal RunADCxSI ~extieee.std_logic_1164.STD_LOGIC 0 200 (_entity (_in ))))
				(_port (_internal ExposurexDI ~STD_LOGIC_VECTOR{15~downto~0}~13 0 201 (_entity (_in ))))
				(_port (_internal ColSettlexDI ~STD_LOGIC_VECTOR{15~downto~0}~136 0 202 (_entity (_in ))))
				(_port (_internal RowSettlexDI ~STD_LOGIC_VECTOR{15~downto~0}~138 0 203 (_entity (_in ))))
				(_port (_internal ResSettlexDI ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 204 (_entity (_in ))))
				(_port (_internal FramePeriodxDI ~STD_LOGIC_VECTOR{15~downto~0}~1312 0 205 (_entity (_in ))))
				(_port (_internal SBRet10xEI ~extieee.std_logic_1164.STD_LOGIC 0 206 (_entity (_in ))))
				(_port (_internal TestPixelxEI ~extieee.std_logic_1164.STD_LOGIC 0 207 (_entity (_in ))))
				(_port (_internal ExtTriggerxEI ~extieee.std_logic_1164.STD_LOGIC 0 208 (_entity (_in ))))
				(_port (_internal CDVSTestSRRowInxSO ~extieee.std_logic_1164.STD_LOGIC 0 209 (_entity (_out ))))
				(_port (_internal CDVSTestSRRowClockxSO ~extieee.std_logic_1164.STD_LOGIC 0 210 (_entity (_out ))))
				(_port (_internal CDVSTestSRColInxSO ~extieee.std_logic_1164.STD_LOGIC 0 211 (_entity (_out ))))
				(_port (_internal CDVSTestSRColClockxSO ~extieee.std_logic_1164.STD_LOGIC 0 212 (_entity (_out ))))
				(_port (_internal CDVSTestColMode0xSO ~extieee.std_logic_1164.STD_LOGIC 0 213 (_entity (_out ))))
				(_port (_internal CDVSTestColMode1xSO ~extieee.std_logic_1164.STD_LOGIC 0 214 (_entity (_out ))))
				(_port (_internal CDVSTestApsTxGatexSO ~extieee.std_logic_1164.STD_LOGIC 0 215 (_entity (_out ))))
				(_port (_internal ADCStateOutputLEDxSO ~extieee.std_logic_1164.STD_LOGIC 0 216 (_entity (_out ))))
			)
		)
		(ADCvalueReady
			(_object
				(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 221 (_entity (_in ))))
				(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 222 (_entity (_in ))))
				(_port (_internal RegisterWritexEI ~extieee.std_logic_1164.STD_LOGIC 0 223 (_entity (_in ))))
				(_port (_internal ReadValuexEI ~extieee.std_logic_1164.STD_LOGIC 0 224 (_entity (_in ))))
				(_port (_internal ValueReadyxSO ~extieee.std_logic_1164.STD_LOGIC 0 225 (_entity (_out ))))
			)
		)
		(cDVSResetStateMachine
			(_object
				(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 144 (_entity (_in ))))
				(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 145 (_entity (_in ))))
				(_port (_internal AERackxSBI ~extieee.std_logic_1164.STD_LOGIC 0 146 (_entity (_in ))))
				(_port (_internal RxcolGxSI ~extieee.std_logic_1164.STD_LOGIC 0 147 (_entity (_in ))))
				(_port (_internal cDVSresetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 148 (_entity (_in ))))
				(_port (_internal CDVSresetxRBO ~extieee.std_logic_1164.STD_LOGIC 0 149 (_entity (_out ))))
			)
		)
	)
	(_instantiation uClockGen 0 392 (_component clockgen )
		(_port
			((CLK)(IFClockxCI))
			((RESET)(ResetxR))
			((CLKOP)(ClockxC))
			((LOCK)(LockxS))
		)
		(_use (_entity . clockgen)
		)
	)
	(_instantiation shiftRegister_1 0 414 (_component shiftRegister )
		(_generic
			((width)((i 96)))
		)
		(_port
			((ClockxCI)(SRClockxC))
			((ResetxRBI)(ResetxRB))
			((LatchxEI)(SRLatchxE))
			((DxDI)(SRinxD))
			((QxDO)(SRoutxD))
			((DataOutxDO)(SRDataOutxD))
		)
		(_use (_entity . shiftRegister)
			(_generic
				((width)((i 96)))
			)
			(_port
				((ClockxCI)(ClockxCI))
				((ResetxRBI)(ResetxRBI))
				((LatchxEI)(LatchxEI))
				((DxDI)(DxDI))
				((QxDO)(QxDO))
				((DataOutxDO)(DataOutxDO))
			)
		)
	)
	(_instantiation uFifo 0 433 (_component AERfifo )
		(_port
			((Data)(FifoDataInxD))
			((WrClock)(ClockxC))
			((RdClock)(IfClockxC))
			((WrEn)(FifoWritexE))
			((RdEn)(FifoReadxE))
			((Reset)(ResetxR))
			((RPReset)(ResetxR))
			((Q)(FifoDataOutxD))
			((Empty)(FifoEmptyxS))
			((Full)(FifoFullxS))
			((AlmostEmpty)(FifoAlmostEmptyxS))
			((AlmostFull)(FifoAlmostFullxS))
		)
		(_use (_entity . AERfifo)
		)
	)
	(_instantiation uMonitorAddressRegister 0 450 (_component wordRegister )
		(_generic
			((width)((i 10)))
		)
		(_port
			((ClockxCI)(ClockxC))
			((ResetxRBI)(ResetxRB))
			((WriteEnablexEI)(AddressRegWritexE))
			((DataInxDI)(AERMonitorAddressxDI))
			((DataOutxDO)(AddressRegOutxD))
		)
		(_use (_entity . wordRegister)
			(_generic
				((width)((i 10)))
			)
			(_port
				((ClockxCI)(ClockxCI))
				((ResetxRBI)(ResetxRBI))
				((WriteEnablexEI)(WriteEnablexEI))
				((DataInxDI)(DataInxDI))
				((DataOutxDO)(DataOutxDO))
			)
		)
	)
	(_instantiation uMonitorTimestampRegister 0 460 (_component wordRegister )
		(_generic
			((width)((i 14)))
		)
		(_port
			((ClockxCI)(ClockxC))
			((ResetxRBI)(ResetxRB))
			((WriteEnablexEI)(TimestampRegWritexE))
			((DataInxDI)(ActualTimestampxD))
			((DataOutxDO)(MonitorTimestampxD))
		)
		(_use (_entity . wordRegister)
			(_generic
				((width)((i 14)))
			)
			(_port
				((ClockxCI)(ClockxCI))
				((ResetxRBI)(ResetxRBI))
				((WriteEnablexEI)(WriteEnablexEI))
				((DataInxDI)(DataInxDI))
				((DataOutxDO)(DataOutxDO))
			)
		)
	)
	(_instantiation uADCRegister 0 470 (_component wordRegister )
		(_generic
			((width)((i 14)))
		)
		(_port
			((ClockxCI)(IfClockxC))
			((ResetxRBI)(ResetxRB))
			((WriteEnablexEI)(ADCregWritexE))
			((DataInxDI)(ADCregInxD))
			((DataOutxDO)(ADCregOutxD))
		)
		(_use (_entity . wordRegister)
			(_generic
				((width)((i 14)))
			)
			(_port
				((ClockxCI)(ClockxCI))
				((ResetxRBI)(ResetxRBI))
				((WriteEnablexEI)(WriteEnablexEI))
				((DataInxDI)(DataInxDI))
				((DataOutxDO)(DataOutxDO))
			)
		)
	)
	(_instantiation uEarlyPaketTimer 0 482 (_component earlyPaketTimer )
		(_port
			((ClockxCI)(ClockxC))
			((ResetxRBI)(ResetxRB))
			((ClearxSI)(ResetEarlyPaketTimerxS))
			((TimerExpiredxSO)(EarlyPaketTimerOverflowxS))
		)
		(_use (_entity . earlyPaketTimer)
		)
	)
	(_instantiation uEventCounter 0 489 (_component eventCounter )
		(_port
			((ClockxCI)(ClockxC))
			((ResetxRBI)(ResetxRB))
			((ClearxSI)(ResetEventCounterxS))
			((IncrementxSI)(IncEventCounterxS))
			((OverflowxSO)(ECResetEarlyPaketTimerxS))
		)
		(_use (_entity . eventCounter)
		)
	)
	(_instantiation uTimestampCounter 0 497 (_component timestampCounter )
		(_port
			((ClockxCI)(ClockxC))
			((ResetxRBI)(CounterResetxRB))
			((IncrementxSI)(IncxS))
			((OverflowxSO)(TimestampOverflowxS))
			((DataxDO)(ActualTimestampxD))
		)
		(_use (_entity . timestampCounter)
		)
	)
	(_instantiation uSynchronizerStateMachine_1 0 505 (_component synchronizerStateMachine )
		(_port
			((ClockxCI)(ClockxC))
			((ResetxRBI)(ResetxRB))
			((RunxSI)(RunxS))
			((ConfigxSI)(TimestampMasterxS))
			((SyncInxABI)(SyncInxAB))
			((SyncOutxSBO)(SyncOutxSB))
			((TriggerxSO)(TriggerxS))
			((HostResetTimestampxSI)(HostResetTimestampxS))
			((ResetTimestampxSBO)(SynchronizerResetTimestampxSB))
			((IncrementCounterxSO)(IncxS))
		)
		(_use (_entity . synchronizerStateMachine)
		)
	)
	(_instantiation fifoStatemachine_1 0 520 (_component fifoStatemachine )
		(_port
			((ClockxCI)(IfClockxC))
			((ResetxRBI)(ResetxRB))
			((RunxSI)(RunxS))
			((FifoTransactionxSO)(FifoTransactionxS))
			((FX2FifoInFullxSBI)(FX2FifoInFullxSBI))
			((FifoEmptyxSI)(FifoEmptyxS))
			((FifoReadxEO)(FifoReadxE))
			((FX2FifoWritexEBO)(FX2FifoWritexEB))
			((FX2FifoPktEndxSBO)(FX2FifoPktEndxSB))
			((FX2FifoAddressxDO)(FX2FifoAddressxDO))
			((IncEventCounterxSO)(IncEventCounterxS))
			((ResetEventCounterxSO)(ResetEventCounterxS))
			((ResetEarlyPaketTimerxSO)(SMResetEarlyPaketTimerxS))
			((EarlyPaketTimerOverflowxSI)(EarlyPaketTimerOverflowxS))
		)
		(_use (_entity . fifoStatemachine)
		)
	)
	(_instantiation monitorStateMachine_1 0 537 (_component monitorStateMachine )
		(_port
			((ClockxCI)(ClockxC))
			((ResetxRBI)(ResetxRB))
			((AERREQxSBI)(AERREQxSB))
			((AERACKxSBO)(AERMonitorACKxSB))
			((XxDI)(AERMonitorAddressxDI(9)))
			((UseLongAckxSI)(UseLongAckxS))
			((FifoFullxSI)(FifoFullxS))
			((FifoWritexEO)(FifoWritexE))
			((TimestampRegWritexEO)(TimestampRegWritexE))
			((AddressRegWritexEO)(AddressRegWritexE))
			((AddressTimestampSelectxSO)(AddressTimestampSelectxS))
			((ADCvalueReadyxSI)(ADCvalueReadyxS))
			((ReadADCvaluexEO)(ReadADCvaluexE))
			((TimestampOverflowxSI)(TimestampOverflowxS))
			((TriggerxSI)(TriggerxS))
			((AddressMSBxDO)(AddressMSBxD))
			((ResetTimestampxSBI)(SynchronizerResetTimestampxSB))
		)
		(_use (_entity . monitorStateMachine)
		)
	)
	(_instantiation ADCStateMachine_1 0 557 (_component ADCStateMachine )
		(_port
			((ClockxCI)(IfClockxC))
			((ADCclockxCO)(ADCclockxC))
			((ResetxRBI)(ADCsmRstxE))
			((ADCwordxDI)(ADCwordxDI))
			((ADCoutxDO)(ADCdataxD))
			((ADCoexEBO)(ADCoexEB))
			((ADCstbyxEO)(ADCstbyxE))
			((ADCovrxSI)(ADCovrxS))
			((RegisterWritexEO)(ADCregWritexE))
			((SRLatchxEI)(SRLatchxE))
			((RunADCxSI)(RunADCxS))
			((ExposurexDI)(ExposurexD))
			((ColSettlexDI)(ColSettlexD))
			((RowSettlexDI)(RowSettlexD))
			((ResSettlexDI)(ResSettlexD))
			((FramePeriodxDI)(FramePeriodxD))
			((SBRet10xEI)(SBRet10xE))
			((TestPixelxEI)(TestPixelxE))
			((ExtTriggerxEI)(ExtTriggerxE))
			((CDVSTestSRRowInxSO)(CDVSTestSRRowInxS))
			((CDVSTestSRRowClockxSO)(CDVSTestSRRowClockxS))
			((CDVSTestSRColInxSO)(CDVSTestSRColInxS))
			((CDVSTestSRColClockxSO)(CDVSTestSRColClockxS))
			((CDVSTestColMode0xSO)(CDVSTestColMode0xS))
			((CDVSTestColMode1xSO)(CDVSTestColMode1xS))
			((CDVSTestApsTxGatexSO)(CDVSTestApsTxGatexS))
			((ADCStateOutputLEDxSO)(ADCStateOutputLEDxS))
		)
		(_use (_entity . ADCStateMachine)
			(_port
				((ClockxCI)(ClockxCI))
				((ADCclockxCO)(ADCclockxCO))
				((ResetxRBI)(ResetxRBI))
				((ADCwordxDI)(ADCwordxDI))
				((ADCoutxDO)(ADCoutxDO))
				((ADCstbyxEO)(ADCstbyxEO))
				((ADCoexEBO)(ADCoexEBO))
				((ADCovrxSI)(ADCovrxSI))
				((RegisterWritexEO)(RegisterWritexEO))
				((SRLatchxEI)(SRLatchxEI))
				((RunADCxSI)(RunADCxSI))
				((ExposurexDI)(ExposurexDI))
				((ColSettlexDI)(ColSettlexDI))
				((RowSettlexDI)(RowSettlexDI))
				((ResSettlexDI)(ResSettlexDI))
				((FramePeriodxDI)(FramePeriodxDI))
				((SBRet10xEI)(SBRet10xEI))
				((TestPixelxEI)(TestPixelxEI))
				((ExtTriggerxEI)(ExtTriggerxEI))
				((CDVSTestSRRowInxSO)(CDVSTestSRRowInxSO))
				((CDVSTestSRRowClockxSO)(CDVSTestSRRowClockxSO))
				((CDVSTestSRColInxSO)(CDVSTestSRColInxSO))
				((CDVSTestSRColClockxSO)(CDVSTestSRColClockxSO))
				((CDVSTestColMode0xSO)(CDVSTestColMode0xSO))
				((CDVSTestColMode1xSO)(CDVSTestColMode1xSO))
				((CDVSTestApsTxGatexSO)(CDVSTestApsTxGatexSO))
				((ADCStateOutputLEDxSO)(ADCStateOutputLEDxSO))
			)
		)
	)
	(_instantiation ADCvalueReady_1 0 591 (_component ADCvalueReady )
		(_port
			((ClockxCI)(ClockxC))
			((ResetxRBI)(ResetxRB))
			((RegisterWritexEI)(ADCregWritexE))
			((ReadValuexEI)(ReadADCvaluexE))
			((ValueReadyxSO)(ADCvalueReadyxS))
		)
		(_use (_entity . ADCvalueReady)
		)
	)
	(_instantiation cDVSResetStateMachine_1 0 599 (_component cDVSResetStateMachine )
		(_port
			((ClockxCI)(ClockxC))
			((ResetxRBI)(ResetxRB))
			((AERackxSBI)(AERREQxSB))
			((RxcolGxSI)(RxcolGxS))
			((cDVSresetxRBI)(PE3xSI))
			((CDVSresetxRBO)(CDVSTestPeriodicChipResetxRB))
		)
		(_use (_entity . cDVSResetStateMachine)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal FX2FifoDataxDIO ~STD_LOGIC_VECTOR{15~downto~0}~12 0 29 (_entity (_out ))))
		(_port (_internal FX2FifoInFullxSBI ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal FX2FifoWritexEBO ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_port (_internal FX2FifoReadxEBO ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
		(_port (_internal FX2FifoPktEndxSBO ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal FX2FifoAddressxDO ~STD_LOGIC_VECTOR{1~downto~0}~12 0 35 (_entity (_out ))))
		(_port (_internal IfClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_in ))))
		(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ))))
		(_port (_internal Sync1xABI ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_in ))))
		(_port (_internal SynchOutxSBO ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_out ))))
		(_port (_internal PC0xSIO ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_inout ))))
		(_port (_internal PC1xSIO ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_inout ))))
		(_port (_internal PC2xSIO ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_inout ))))
		(_port (_internal PC3xSIO ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_inout ))))
		(_port (_internal PA0xSIO ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_inout ))))
		(_port (_internal PA1xSIO ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_inout ))))
		(_port (_internal PA3xSIO ~extieee.std_logic_1164.STD_LOGIC 0 56 (_entity (_inout ))))
		(_port (_internal PA7xSIO ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_inout ))))
		(_port (_internal PE2xSI ~extieee.std_logic_1164.STD_LOGIC 0 59 (_entity (_in ))))
		(_port (_internal PE3xSI ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_in ))))
		(_port (_internal FXLEDxSI ~extieee.std_logic_1164.STD_LOGIC 0 62 (_entity (_in ))))
		(_port (_internal ADCclockxCO ~extieee.std_logic_1164.STD_LOGIC 0 65 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~12 0 66 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_port (_internal ADCwordxDI ~STD_LOGIC_VECTOR{9~downto~0}~12 0 66 (_entity (_in ))))
		(_port (_internal ADCoexEBO ~extieee.std_logic_1164.STD_LOGIC 0 68 (_entity (_out ))))
		(_port (_internal ADCstbyxEO ~extieee.std_logic_1164.STD_LOGIC 0 69 (_entity (_out ))))
		(_port (_internal ADCovrxSI ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_in ))))
		(_port (_internal CDVSTestSRRowClockxSO ~extieee.std_logic_1164.STD_LOGIC 0 72 (_entity (_out ))))
		(_port (_internal CDVSTestSRColClockxSO ~extieee.std_logic_1164.STD_LOGIC 0 73 (_entity (_out ))))
		(_port (_internal CDVSTestSRRowInxSO ~extieee.std_logic_1164.STD_LOGIC 0 74 (_entity (_out ))))
		(_port (_internal CDVSTestSRColInxSO ~extieee.std_logic_1164.STD_LOGIC 0 75 (_entity (_out ))))
		(_port (_internal CDVSTestBiasEnablexEO ~extieee.std_logic_1164.STD_LOGIC 0 77 (_entity (_out ))))
		(_port (_internal CDVSTestChipResetxRBO ~extieee.std_logic_1164.STD_LOGIC 0 78 (_entity (_out ))))
		(_port (_internal CDVSTestColMode0xSO ~extieee.std_logic_1164.STD_LOGIC 0 80 (_entity (_out ))))
		(_port (_internal CDVSTestColMode1xSO ~extieee.std_logic_1164.STD_LOGIC 0 81 (_entity (_out ))))
		(_port (_internal CDVSTestBiasDiagSelxSO ~extieee.std_logic_1164.STD_LOGIC 0 83 (_entity (_out ))))
		(_port (_internal CDVSTestBiasBitOutxSI ~extieee.std_logic_1164.STD_LOGIC 0 84 (_entity (_in ))))
		(_port (_internal CDVSTestApsTxGatexSO ~extieee.std_logic_1164.STD_LOGIC 0 86 (_entity (_out ))))
		(_port (_internal LED1xSO ~extieee.std_logic_1164.STD_LOGIC 0 89 (_entity (_out ))))
		(_port (_internal LED2xSO ~extieee.std_logic_1164.STD_LOGIC 0 90 (_entity (_out ))))
		(_port (_internal LED3xSO ~extieee.std_logic_1164.STD_LOGIC 0 91 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 93 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal DebugxSIO ~STD_LOGIC_VECTOR{15~downto~0}~122 0 93 (_entity (_inout ))))
		(_port (_internal AERMonitorREQxABI ~extieee.std_logic_1164.STD_LOGIC 0 96 (_entity (_in ))))
		(_port (_internal AERMonitorACKxSBO ~extieee.std_logic_1164.STD_LOGIC 0 97 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~124 0 98 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_port (_internal AERMonitorAddressxDI ~STD_LOGIC_VECTOR{9~downto~0}~124 0 98 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 115 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~132 0 178 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~134 0 183 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~13 0 193 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~13 0 194 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 201 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~136 0 202 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~138 0 203 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 204 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1312 0 205 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~1318 0 254 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1320 0 267 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 274 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~1324 0 285 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_signal (_internal MonitorTimestampxD ~STD_LOGIC_VECTOR{13~downto~0}~1324 0 285 (_architecture (_uni ))))
		(_signal (_internal ActualTimestampxD ~STD_LOGIC_VECTOR{13~downto~0}~1324 0 286 (_architecture (_uni ))))
		(_signal (_internal TimestampRegWritexE ~extieee.std_logic_1164.STD_LOGIC 0 289 (_architecture (_uni ))))
		(_signal (_internal SyncInxAB ~extieee.std_logic_1164.STD_LOGIC 0 291 (_architecture (_uni ))))
		(_signal (_internal AERREQxSB ~extieee.std_logic_1164.STD_LOGIC 0 293 (_architecture (_uni ))))
		(_signal (_internal AERReqSyncxSBN ~extieee.std_logic_1164.STD_LOGIC 0 293 (_architecture (_uni ))))
		(_signal (_internal AERMonitorACKxSB ~extieee.std_logic_1164.STD_LOGIC 0 295 (_architecture (_uni ))))
		(_signal (_internal UseLongAckxS ~extieee.std_logic_1164.STD_LOGIC 0 296 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1326 0 299 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal AddressTimestampSelectxS ~STD_LOGIC_VECTOR{1~downto~0}~1326 0 299 (_architecture (_uni ))))
		(_signal (_internal IncEventCounterxS ~extieee.std_logic_1164.STD_LOGIC 0 305 (_architecture (_uni ))))
		(_signal (_internal ResetEventCounterxS ~extieee.std_logic_1164.STD_LOGIC 0 306 (_architecture (_uni ))))
		(_signal (_internal ResetEarlyPaketTimerxS ~extieee.std_logic_1164.STD_LOGIC 0 307 (_architecture (_uni ))))
		(_signal (_internal EarlyPaketTimerOverflowxS ~extieee.std_logic_1164.STD_LOGIC 0 308 (_architecture (_uni ))))
		(_signal (_internal SMResetEarlyPaketTimerxS ~extieee.std_logic_1164.STD_LOGIC 0 309 (_architecture (_uni ))))
		(_signal (_internal ECResetEarlyPaketTimerxS ~extieee.std_logic_1164.STD_LOGIC 0 310 (_architecture (_uni ))))
		(_signal (_internal ClockxC ~extieee.std_logic_1164.STD_LOGIC 0 313 (_architecture (_uni )(_event))))
		(_signal (_internal IfClockxC ~extieee.std_logic_1164.STD_LOGIC 0 313 (_architecture (_uni ))))
		(_signal (_internal ResetxRB ~extieee.std_logic_1164.STD_LOGIC 0 314 (_architecture (_uni ))))
		(_signal (_internal ResetxR ~extieee.std_logic_1164.STD_LOGIC 0 314 (_architecture (_uni ))))
		(_signal (_internal RunxS ~extieee.std_logic_1164.STD_LOGIC 0 315 (_architecture (_uni ))))
		(_signal (_internal CounterResetxRB ~extieee.std_logic_1164.STD_LOGIC 0 316 (_architecture (_uni ))))
		(_signal (_internal SynchronizerResetTimestampxSB ~extieee.std_logic_1164.STD_LOGIC 0 317 (_architecture (_uni ))))
		(_signal (_internal CDVSTestChipResetxRB ~extieee.std_logic_1164.STD_LOGIC 0 318 (_internal (_uni ))))
		(_signal (_internal CDVSTestPeriodicChipResetxRB ~extieee.std_logic_1164.STD_LOGIC 0 319 (_architecture (_uni ))))
		(_signal (_internal RxcolGxS ~extieee.std_logic_1164.STD_LOGIC 0 320 (_architecture (_uni ))))
		(_signal (_internal TimestampOverflowxS ~extieee.std_logic_1164.STD_LOGIC 0 323 (_architecture (_uni ))))
		(_signal (_internal AddressMSBxD ~STD_LOGIC_VECTOR{1~downto~0}~1326 0 324 (_architecture (_uni ))))
		(_signal (_internal TimestampMasterxS ~extieee.std_logic_1164.STD_LOGIC 0 325 (_architecture (_uni ))))
		(_signal (_internal FifoTransactionxS ~extieee.std_logic_1164.STD_LOGIC 0 328 (_architecture (_uni ))))
		(_signal (_internal FX2FifoWritexEB ~extieee.std_logic_1164.STD_LOGIC 0 329 (_architecture (_uni ))))
		(_signal (_internal FX2FifoPktEndxSB ~extieee.std_logic_1164.STD_LOGIC 0 330 (_architecture (_uni ))))
		(_signal (_internal SyncOutxSB ~extieee.std_logic_1164.STD_LOGIC 0 331 (_architecture (_uni ))))
		(_signal (_internal HostResetTimestampxS ~extieee.std_logic_1164.STD_LOGIC 0 332 (_architecture (_uni ))))
		(_signal (_internal TriggerxS ~extieee.std_logic_1164.STD_LOGIC 0 334 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~1328 0 336 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_signal (_internal AddressRegOutxD ~STD_LOGIC_VECTOR{9~downto~0}~1328 0 336 (_architecture (_uni ))))
		(_signal (_internal AddressRegWritexE ~extieee.std_logic_1164.STD_LOGIC 0 337 (_architecture (_uni ))))
		(_signal (_internal AddressRegOut8xD ~extieee.std_logic_1164.STD_LOGIC 0 338 (_architecture (_uni ))))
		(_signal (_internal IncxS ~extieee.std_logic_1164.STD_LOGIC 0 341 (_architecture (_uni ))))
		(_signal (_internal ReadADCvaluexE ~extieee.std_logic_1164.STD_LOGIC 0 344 (_architecture (_uni ))))
		(_signal (_internal ADCvalueReadyxS ~extieee.std_logic_1164.STD_LOGIC 0 344 (_architecture (_uni ))))
		(_signal (_internal ADCregInxD ~STD_LOGIC_VECTOR{13~downto~0}~1324 0 345 (_architecture (_uni ))))
		(_signal (_internal ADCregOutxD ~STD_LOGIC_VECTOR{13~downto~0}~1324 0 346 (_architecture (_uni ))))
		(_signal (_internal ADCregWritexE ~extieee.std_logic_1164.STD_LOGIC 0 347 (_architecture (_uni ))))
		(_signal (_internal ADCdataxD ~STD_LOGIC_VECTOR{13~downto~0}~1324 0 348 (_architecture (_uni ))))
		(_signal (_internal SBRet10xE ~extieee.std_logic_1164.STD_LOGIC 0 349 (_architecture (_uni ))))
		(_signal (_internal ADCsmRstxE ~extieee.std_logic_1164.STD_LOGIC 0 351 (_architecture (_uni ))))
		(_signal (_internal ADCclockxC ~extieee.std_logic_1164.STD_LOGIC 0 352 (_architecture (_uni ))))
		(_signal (_internal ADCoexEB ~extieee.std_logic_1164.STD_LOGIC 0 353 (_architecture (_uni ))))
		(_signal (_internal ADCstbyxE ~extieee.std_logic_1164.STD_LOGIC 0 354 (_architecture (_uni ))))
		(_signal (_internal ADCovrxS ~extieee.std_logic_1164.STD_LOGIC 0 355 (_architecture (_uni ))))
		(_signal (_internal CDVSTestSRRowClockxS ~extieee.std_logic_1164.STD_LOGIC 0 356 (_architecture (_uni ))))
		(_signal (_internal CDVSTestSRRowInxS ~extieee.std_logic_1164.STD_LOGIC 0 356 (_architecture (_uni ))))
		(_signal (_internal CDVSTestSRColClockxS ~extieee.std_logic_1164.STD_LOGIC 0 357 (_architecture (_uni ))))
		(_signal (_internal CDVSTestSRColInxS ~extieee.std_logic_1164.STD_LOGIC 0 357 (_architecture (_uni ))))
		(_signal (_internal CDVSTestColMode0xS ~extieee.std_logic_1164.STD_LOGIC 0 358 (_architecture (_uni ))))
		(_signal (_internal CDVSTestColMode1xS ~extieee.std_logic_1164.STD_LOGIC 0 358 (_architecture (_uni ))))
		(_signal (_internal CDVSTestApsTxGatexS ~extieee.std_logic_1164.STD_LOGIC 0 359 (_architecture (_uni ))))
		(_signal (_internal CDVSTestBiasBitOutxS ~extieee.std_logic_1164.STD_LOGIC 0 360 (_internal (_uni ))))
		(_signal (_internal ExtTriggerxE ~extieee.std_logic_1164.STD_LOGIC 0 361 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{95~downto~0}~13 0 363 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 95)(i 0))))))
		(_signal (_internal SRDataOutxD ~STD_LOGIC_VECTOR{95~downto~0}~13 0 363 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1330 0 365 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal ExposurexD ~STD_LOGIC_VECTOR{15~downto~0}~1330 0 365 (_architecture (_uni ))))
		(_signal (_internal ColSettlexD ~STD_LOGIC_VECTOR{15~downto~0}~1330 0 365 (_architecture (_uni ))))
		(_signal (_internal RowSettlexD ~STD_LOGIC_VECTOR{15~downto~0}~1330 0 365 (_architecture (_uni ))))
		(_signal (_internal ResSettlexD ~STD_LOGIC_VECTOR{15~downto~0}~1330 0 365 (_architecture (_uni ))))
		(_signal (_internal FramePeriodxD ~STD_LOGIC_VECTOR{15~downto~0}~1330 0 366 (_architecture (_uni ))))
		(_signal (_internal TestPixelxE ~extieee.std_logic_1164.STD_LOGIC 0 367 (_architecture (_uni ))))
		(_signal (_internal SRoutxD ~extieee.std_logic_1164.STD_LOGIC 0 369 (_architecture (_uni ))))
		(_signal (_internal SRinxD ~extieee.std_logic_1164.STD_LOGIC 0 369 (_architecture (_uni ))))
		(_signal (_internal SRLatchxE ~extieee.std_logic_1164.STD_LOGIC 0 369 (_architecture (_uni ))))
		(_signal (_internal SRClockxC ~extieee.std_logic_1164.STD_LOGIC 0 369 (_architecture (_uni ))))
		(_signal (_internal RunADCxS ~extieee.std_logic_1164.STD_LOGIC 0 370 (_architecture (_uni ))))
		(_signal (_internal ADCStateOutputLEDxS ~extieee.std_logic_1164.STD_LOGIC 0 372 (_architecture (_uni ))))
		(_signal (_internal LockxS ~extieee.std_logic_1164.STD_LOGIC 0 375 (_architecture (_uni ))))
		(_signal (_internal FifoDataInxD ~STD_LOGIC_VECTOR{15~downto~0}~1330 0 378 (_architecture (_uni ))))
		(_signal (_internal FifoDataOutxD ~STD_LOGIC_VECTOR{15~downto~0}~1330 0 378 (_architecture (_uni ))))
		(_signal (_internal FifoWritexE ~extieee.std_logic_1164.STD_LOGIC 0 379 (_architecture (_uni ))))
		(_signal (_internal FifoReadxE ~extieee.std_logic_1164.STD_LOGIC 0 379 (_architecture (_uni ))))
		(_signal (_internal FifoEmptyxS ~extieee.std_logic_1164.STD_LOGIC 0 380 (_architecture (_uni ))))
		(_signal (_internal FifoAlmostEmptyxS ~extieee.std_logic_1164.STD_LOGIC 0 380 (_architecture (_uni ))))
		(_signal (_internal FifoFullxS ~extieee.std_logic_1164.STD_LOGIC 0 380 (_architecture (_uni ))))
		(_signal (_internal FifoAlmostFullxS ~extieee.std_logic_1164.STD_LOGIC 0 380 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1332 0 383 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal selectADC ~STD_LOGIC_VECTOR{1~downto~0}~1332 0 383 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1334 0 384 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal selectaddress ~STD_LOGIC_VECTOR{1~downto~0}~1334 0 384 (_architecture (_string \"01"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1336 0 385 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal selecttimestamp ~STD_LOGIC_VECTOR{1~downto~0}~1336 0 385 (_architecture (_string \"00"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1338 0 386 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal selecttrigger ~STD_LOGIC_VECTOR{1~downto~0}~1338 0 386 (_architecture (_string \"10"\))))
		(_process
			(line__389(_architecture 0 0 389 (_assignment (_simple)(_alias((IfClockxC)(IfClockxCI)))(_target(60))(_sensitivity(6)))))
			(line__390(_architecture 1 0 390 (_assignment (_simple)(_alias((ADCclockxCO)(ADCclockxC)))(_target(21))(_sensitivity(90)))))
			(line__403(_architecture 2 0 403 (_assignment (_simple)(_alias((CDVSTestBiasDiagSelxSO)(PA0xSIO)))(_target(34))(_sensitivity(14)))))
			(line__406(_architecture 3 0 406 (_assignment (_simple)(_alias((ResetxRB)(ResetxRBI)))(_target(61))(_sensitivity(7)))))
			(line__407(_architecture 4 0 407 (_assignment (_simple)(_target(62))(_sensitivity(7)))))
			(line__408(_architecture 5 0 408 (_assignment (_simple)(_alias((CounterResetxRB)(SynchronizerResetTimestampxSB)))(_target(64))(_sensitivity(65)))))
			(line__410(_architecture 6 0 410 (_assignment (_simple)(_alias((FX2FifoReadxEBO)(_string \"1"\)))(_target(3)))))
			(line__412(_architecture 7 0 412 (_assignment (_simple)(_alias((SyncInxAB)(Sync1xABI)))(_target(47))(_sensitivity(8)))))
			(line__425(_architecture 8 0 425 (_assignment (_simple)(_alias((ExposurexD)(SRDataOutxD(d_15_0))))(_target(104))(_sensitivity(103(d_15_0))))))
			(line__426(_architecture 9 0 426 (_assignment (_simple)(_alias((ColSettlexD)(SRDataOutxD(d_31_16))))(_target(105))(_sensitivity(103(d_31_16))))))
			(line__427(_architecture 10 0 427 (_assignment (_simple)(_alias((RowSettlexD)(SRDataOutxD(d_47_32))))(_target(106))(_sensitivity(103(d_47_32))))))
			(line__428(_architecture 11 0 428 (_assignment (_simple)(_alias((ResSettlexD)(SRDataOutxD(d_63_48))))(_target(107))(_sensitivity(103(d_63_48))))))
			(line__429(_architecture 12 0 429 (_assignment (_simple)(_alias((FramePeriodxD)(SRDataOutxD(d_79_64))))(_target(108))(_sensitivity(103(d_79_64))))))
			(line__430(_architecture 13 0 430 (_assignment (_simple)(_alias((TestPixelxE)(SRDataOutxD(94))))(_target(109))(_sensitivity(103(94))))))
			(line__431(_architecture 14 0 431 (_assignment (_simple)(_alias((SBRet10xE)(SRDataOutxD(95))))(_target(88))(_sensitivity(103(95))))))
			(line__448(_architecture 15 0 448 (_assignment (_simple)(_alias((FX2FifoDataxDIO)(FifoDataOutxD)))(_target(0))(_sensitivity(118)))))
			(line__480(_architecture 16 0 480 (_assignment (_simple)(_alias((ADCregInxD)(ADCdataxD)))(_target(84))(_sensitivity(87)))))
			(line__518(_architecture 17 0 518 (_assignment (_simple)(_alias((TimestampMasterxS)(_string \"1"\)))(_target(71)))))
			(line__588(_architecture 18 0 588 (_assignment (_simple)(_alias((ADCovrxS)(ADCovrxSI)))(_target(93))(_sensitivity(25)))))
			(line__589(_architecture 19 0 589 (_assignment (_simple)(_target(89))(_sensitivity(61)(63)))))
			(line__608(_architecture 20 0 608 (_assignment (_simple)(_alias((SynchOutxSBO)(SyncOutxSB)))(_target(9))(_sensitivity(75)))))
			(line__609(_architecture 21 0 609 (_assignment (_simple)(_alias((FX2FifoPktEndxSBO)(FX2FifoPktEndxSB)))(_target(4))(_sensitivity(74)))))
			(line__610(_architecture 22 0 610 (_assignment (_simple)(_alias((FX2FifoWritexEBO)(FX2FifoWritexEB)))(_target(2))(_sensitivity(73)))))
			(line__611(_architecture 23 0 611 (_assignment (_simple)(_alias((AERMonitorACKxSBO)(AERMonitorACKxSB)))(_target(42))(_sensitivity(50)))))
			(line__614(_architecture 24 0 614 (_assignment (_simple)(_target(55))(_sensitivity(57)(58)))))
			(line__618(_architecture 25 0 618 (_assignment (_simple)(_target(80))(_sensitivity(78(9))(78(8))))))
			(line__625(_architecture 26 0 625 (_assignment (_simple)(_target(117))(_sensitivity(44)(52)(70)(78(d_7_0))(78(9))(80)(85)))))
			(line__632(_architecture 27 0 632 (_assignment (_simple)(_alias((LED1xSO)(CDVSTestChipResetxRB)))(_target(37))(_sensitivity(19)))))
			(line__633(_architecture 28 0 633 (_assignment (_simple)(_alias((LED2xSO)(RunxS)))(_target(38))(_sensitivity(63)))))
			(line__634(_architecture 29 0 634 (_assignment (_simple)(_alias((LED3xSO)(ADCStateOutputLEDxS)))(_target(39))(_sensitivity(115)))))
			(line__637(_architecture 30 0 637 (_assignment (_simple)(_alias((CDVSTestChipResetxRBO)(CDVSTestChipResetxRB)))(_target(31))(_sensitivity(19)))))
			(line__643(_architecture 31 0 643 (_assignment (_simple)(_target(30))(_sensitivity(18)))))
			(line__645(_architecture 32 0 645 (_assignment (_simple)(_alias((HostResetTimestampxS)(PA7xSIO)))(_target(76))(_sensitivity(17)))))
			(line__646(_architecture 33 0 646 (_assignment (_simple)(_alias((RunxS)(PA3xSIO)))(_target(63))(_sensitivity(16)))))
			(line__647(_architecture 34 0 647 (_assignment (_simple)(_alias((ExtTriggerxE)(PA1xSIO)))(_target(102))(_sensitivity(15)))))
			(line__649(_architecture 35 0 649 (_assignment (_simple)(_alias((RunADCxS)(PC0xSIO)))(_target(114))(_sensitivity(10)))))
			(line__650(_architecture 36 0 650 (_assignment (_simple)(_alias((SRClockxC)(PC1xSIO)))(_target(113))(_sensitivity(11)))))
			(line__651(_architecture 37 0 651 (_assignment (_simple)(_alias((SRLatchxE)(PC2xSIO)))(_target(112))(_sensitivity(12)))))
			(line__652(_architecture 38 0 652 (_assignment (_simple)(_alias((SRinxD)(PC3xSIO)))(_target(111))(_sensitivity(13)))))
			(line__654(_architecture 39 0 654 (_assignment (_simple)(_alias((CDVSTestSRColClockxSO)(CDVSTestSRColClockxS)))(_target(27))(_sensitivity(96)))))
			(line__655(_architecture 40 0 655 (_assignment (_simple)(_alias((CDVSTestSRRowClockxSO)(CDVSTestSRRowClockxS)))(_target(26))(_sensitivity(94)))))
			(line__656(_architecture 41 0 656 (_assignment (_simple)(_alias((CDVSTestSRColInxSO)(CDVSTestSRColInxS)))(_target(29))(_sensitivity(97)))))
			(line__657(_architecture 42 0 657 (_assignment (_simple)(_alias((CDVSTestSRRowInxSO)(CDVSTestSRRowInxS)))(_target(28))(_sensitivity(95)))))
			(line__659(_architecture 43 0 659 (_assignment (_simple)(_alias((CDVSTestColMode0xSO)(CDVSTestColMode0xS)))(_target(32))(_sensitivity(98)))))
			(line__660(_architecture 44 0 660 (_assignment (_simple)(_alias((CDVSTestColMode1xSO)(CDVSTestColMode1xS)))(_target(33))(_sensitivity(99)))))
			(line__662(_architecture 45 0 662 (_assignment (_simple)(_alias((CDVSTestApsTxGatexSO)(CDVSTestApsTxGatexS)))(_target(36))(_sensitivity(100)))))
			(line__666(_architecture 46 0 666 (_assignment (_simple)(_alias((ADCstbyxEO)(ADCstbyxE)))(_target(24))(_sensitivity(92)))))
			(line__667(_architecture 47 0 667 (_assignment (_simple)(_alias((ADCoexEBO)(ADCoexEB)))(_target(23))(_sensitivity(91)))))
			(line__670(_architecture 48 0 670 (_assignment (_simple)(_alias((RxcolGxS)(_string \"0"\)))(_target(68)))))
			(line__671(_architecture 49 0 671 (_assignment (_simple)(_alias((UseLongAckxS)(_string \"0"\)))(_target(51)))))
			(line__677(_architecture 50 0 677 (_assignment (_simple)(_alias((DebugxSIO(0))(CDVSTestBiasBitOutxS)))(_target(40(0)))(_sensitivity(35)))))
			(synchronizer(_architecture 51 0 683 (_process (_target(48)(49))(_sensitivity(59)(41)(49))(_dssslsensitivity 1))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
	)
	(_static
		(514 )
		(33686274 33686018 33686018 514 )
	)
	(_model . Structural 55 -1
	)
)
I 000052 55 11668         1374164511982 Behavioural
(_unit VHDL (adcstatemachine_tb 0 20 (behavioural 0 23 ))
	(_version v63)
	(_time 1374164511983 2013.07.18 18:21:51)
	(_source (\./../../ADCStateMachine_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code cac99e9f9f9d9dddc1c5de909a)
	(_entity
		(_time 1372368071331)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(ADCStateMachine
			(_object
				(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
				(_port (_internal ADCclockxCO ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_out ))))
				(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
				(_port (_internal ADCwordxDI ~STD_LOGIC_VECTOR{9~downto~0}~13 0 30 (_entity (_in ))))
				(_port (_internal ADCoutxDO ~STD_LOGIC_VECTOR{13~downto~0}~13 0 31 (_entity (_out ))))
				(_port (_internal ADCstbyxEO ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
				(_port (_internal ADCoexEBO ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ))))
				(_port (_internal ADCovrxSI ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
				(_port (_internal RegisterWritexEO ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
				(_port (_internal SRLatchxEI ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
				(_port (_internal RunADCxSI ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ))))
				(_port (_internal ExposurexDI ~STD_LOGIC_VECTOR{15~downto~0}~13 0 38 (_entity (_in ))))
				(_port (_internal ColSettlexDI ~STD_LOGIC_VECTOR{15~downto~0}~132 0 39 (_entity (_in ))))
				(_port (_internal RowSettlexDI ~STD_LOGIC_VECTOR{15~downto~0}~134 0 40 (_entity (_in ))))
				(_port (_internal ResSettlexDI ~STD_LOGIC_VECTOR{15~downto~0}~136 0 41 (_entity (_in ))))
				(_port (_internal FramePeriodxDI ~STD_LOGIC_VECTOR{15~downto~0}~138 0 42 (_entity (_in ))))
				(_port (_internal SBRet10xEI ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ))))
				(_port (_internal TestPixelxEI ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_in ))))
				(_port (_internal ExtTriggerxEI ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_in ))))
				(_port (_internal CDVSTestSRRowInxSO ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_out ))))
				(_port (_internal CDVSTestSRRowClockxSO ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_out ))))
				(_port (_internal CDVSTestSRColInxSO ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_out ))))
				(_port (_internal CDVSTestSRColClockxSO ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_out ))))
				(_port (_internal CDVSTestColMode0xSO ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_out ))))
				(_port (_internal CDVSTestColMode1xSO ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_out ))))
				(_port (_internal CDVSTestApsTxGatexSO ~extieee.std_logic_1164.STD_LOGIC 0 52 (_entity (_out ))))
				(_port (_internal ADCStateOutputLEDxSO ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_out ))))
			)
		)
	)
	(_instantiation ADCStateMachine_1 0 120 (_component ADCStateMachine )
		(_port
			((ClockxCI)(IfClockxC))
			((ADCclockxCO)(ADCclockxC))
			((ResetxRBI)(ResetxRB))
			((ADCwordxDI)(ADCwordxD))
			((ADCoutxDO)(ADCdataxD))
			((ADCstbyxEO)(ADCstbyxE))
			((ADCoexEBO)(ADCoexEB))
			((ADCovrxSI)(ADCovrxS))
			((RegisterWritexEO)(RegisterWritexE))
			((SRLatchxEI)(SRLatchxE))
			((RunADCxSI)(RunADCxS))
			((ExposurexDI)(ExposurexD))
			((ColSettlexDI)(ColSettlexD))
			((RowSettlexDI)(RowSettlexD))
			((ResSettlexDI)(ResSettlexD))
			((FramePeriodxDI)(FramePeriodxD))
			((SBRet10xEI)(SBRet10xE))
			((TestPixelxEI)(TestpixelxE))
			((ExtTriggerxEI)(ExtTriggerxE))
			((CDVSTestSRRowInxSO)(CDVSTestSRRowInxS))
			((CDVSTestSRRowClockxSO)(CDVSTestSRRowClockxS))
			((CDVSTestSRColInxSO)(CDVSTestSRColInxS))
			((CDVSTestSRColClockxSO)(CDVSTestSRColClockxS))
			((CDVSTestColMode0xSO)(CDVSTestColMode0xS))
			((CDVSTestColMode1xSO)(CDVSTestColMode1xS))
			((CDVSTestApsTxGatexSO)(CDVSTestApsTxGatexS))
			((ADCStateOutputLEDxSO)(ADCStateOutputLEDxS))
		)
		(_use (_entity . ADCStateMachine)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~13 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~13 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~132 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~134 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~136 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~138 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal IfClockxC ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ))))
		(_signal (_internal ADCclockxC ~extieee.std_logic_1164.STD_LOGIC 0 57 (_architecture (_uni ))))
		(_signal (_internal ResetxRB ~extieee.std_logic_1164.STD_LOGIC 0 58 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_signal (_internal ADCwordxD ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 59 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~1312 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_signal (_internal ADCdataxD ~STD_LOGIC_VECTOR{13~downto~0}~1312 0 60 (_architecture (_uni ))))
		(_signal (_internal ADCoexEB ~extieee.std_logic_1164.STD_LOGIC 0 61 (_architecture (_uni ))))
		(_signal (_internal ADCstbyxE ~extieee.std_logic_1164.STD_LOGIC 0 62 (_architecture (_uni ))))
		(_signal (_internal ADCovrxS ~extieee.std_logic_1164.STD_LOGIC 0 63 (_architecture (_uni ))))
		(_signal (_internal RegisterWritexE ~extieee.std_logic_1164.STD_LOGIC 0 64 (_architecture (_uni ))))
		(_signal (_internal SRLatchxE ~extieee.std_logic_1164.STD_LOGIC 0 65 (_architecture (_uni ))))
		(_signal (_internal RunADCxS ~extieee.std_logic_1164.STD_LOGIC 0 66 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 67 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal ExposurexD ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 67 (_architecture (_uni ))))
		(_signal (_internal ColSettlexD ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 68 (_architecture (_uni ))))
		(_signal (_internal RowSettlexD ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 69 (_architecture (_uni ))))
		(_signal (_internal ResSettlexD ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 70 (_architecture (_uni ))))
		(_signal (_internal FramePeriodxD ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 71 (_architecture (_uni ))))
		(_signal (_internal TestPixelxE ~extieee.std_logic_1164.STD_LOGIC 0 72 (_architecture (_uni ))))
		(_signal (_internal SBRet10xE ~extieee.std_logic_1164.STD_LOGIC 0 73 (_architecture (_uni ))))
		(_signal (_internal ExtTriggerxE ~extieee.std_logic_1164.STD_LOGIC 0 74 (_architecture (_uni ))))
		(_signal (_internal CDVSTestSRRowInxS ~extieee.std_logic_1164.STD_LOGIC 0 75 (_architecture (_uni ))))
		(_signal (_internal CDVSTestSRRowClockxS ~extieee.std_logic_1164.STD_LOGIC 0 76 (_architecture (_uni ))))
		(_signal (_internal CDVSTestSRColInxS ~extieee.std_logic_1164.STD_LOGIC 0 77 (_architecture (_uni ))))
		(_signal (_internal CDVSTestSRColClockxS ~extieee.std_logic_1164.STD_LOGIC 0 78 (_architecture (_uni ))))
		(_signal (_internal CDVSTestColMode0xS ~extieee.std_logic_1164.STD_LOGIC 0 79 (_architecture (_uni ))))
		(_signal (_internal CDVSTestColMode1xS ~extieee.std_logic_1164.STD_LOGIC 0 80 (_architecture (_uni ))))
		(_signal (_internal CDVSTestApsTxGatexS ~extieee.std_logic_1164.STD_LOGIC 0 81 (_architecture (_uni ))))
		(_signal (_internal ADCStateOutputLEDxS ~extieee.std_logic_1164.STD_LOGIC 0 82 (_architecture (_uni ))))
		(_constant (_internal Tpw_clk ~extSTD.STANDARD.TIME 0 84 (_architecture ((ns 4634391661857464543)))))
		(_process
			(clock_gen(_architecture 0 0 88 (_process (_wait_for)(_target(0)))))
			(line__94(_architecture 1 0 94 (_assignment (_simple)(_alias((ADCclockxC)(_string \"0"\)))(_target(1)))))
			(line__95(_architecture 2 0 95 (_assignment (_simple)(_target(2)))))
			(line__96(_architecture 3 0 96 (_assignment (_simple)(_target(3)))))
			(line__97(_architecture 4 0 97 (_assignment (_simple)(_target(4)))))
			(line__98(_architecture 5 0 98 (_assignment (_simple)(_alias((ADCoexEB)(_string \"0"\)))(_target(5)))))
			(line__99(_architecture 6 0 99 (_assignment (_simple)(_alias((ADCstbyxE)(_string \"0"\)))(_target(6)))))
			(line__100(_architecture 7 0 100 (_assignment (_simple)(_alias((RegisterWritexE)(_string \"0"\)))(_target(8)))))
			(line__101(_architecture 8 0 101 (_assignment (_simple)(_target(9)))))
			(line__102(_architecture 9 0 102 (_assignment (_simple)(_target(10)))))
			(line__103(_architecture 10 0 103 (_assignment (_simple)(_target(11)))))
			(line__104(_architecture 11 0 104 (_assignment (_simple)(_target(12)))))
			(line__105(_architecture 12 0 105 (_assignment (_simple)(_target(13)))))
			(line__106(_architecture 13 0 106 (_assignment (_simple)(_target(14)))))
			(line__107(_architecture 14 0 107 (_assignment (_simple)(_target(15)))))
			(line__108(_architecture 15 0 108 (_assignment (_simple)(_alias((TestPixelxE)(_string \"0"\)))(_target(16)))))
			(line__109(_architecture 16 0 109 (_assignment (_simple)(_alias((SBRet10xE)(_string \"0"\)))(_target(17)))))
			(line__110(_architecture 17 0 110 (_assignment (_simple)(_alias((ExtTriggerxE)(_string \"0"\)))(_target(18)))))
			(line__111(_architecture 18 0 111 (_assignment (_simple)(_alias((CDVSTestSRRowInxS)(_string \"0"\)))(_target(19)))))
			(line__112(_architecture 19 0 112 (_assignment (_simple)(_alias((CDVSTestSRRowClockxS)(_string \"0"\)))(_target(20)))))
			(line__113(_architecture 20 0 113 (_assignment (_simple)(_alias((CDVSTestSRColInxS)(_string \"0"\)))(_target(21)))))
			(line__114(_architecture 21 0 114 (_assignment (_simple)(_alias((CDVSTestSRColClockxS)(_string \"0"\)))(_target(22)))))
			(line__115(_architecture 22 0 115 (_assignment (_simple)(_alias((CDVSTestColMode0xS)(_string \"0"\)))(_target(23)))))
			(line__116(_architecture 23 0 116 (_assignment (_simple)(_alias((CDVSTestColMode1xS)(_string \"0"\)))(_target(24)))))
			(line__117(_architecture 24 0 117 (_assignment (_simple)(_alias((CDVSTestApsTxGatexS)(_string \"0"\)))(_target(25)))))
			(line__118(_architecture 25 0 118 (_assignment (_simple)(_alias((ADCStateOutputLEDxS)(_string \"0"\)))(_target(26)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
	(_static
		(33686274 50463491 771 )
		(67372036 67372036 67372036 1028 )
		(33686018 33686018 33686018 33686274 )
		(33686018 33686018 33686018 33751554 )
		(33686018 33686018 33686018 33686019 )
	)
	(_model . Behavioural 26 -1
	)
)
I 000051 55 1665          1374165035489 Behavioral
(_unit VHDL (eventbeforeoverflow 0 30 (behavioral 0 39 ))
	(_version v63)
	(_time 1374165035490 2013.07.18 18:30:35)
	(_source (\./../../sourcecode/EventBeforeOverflow.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code bebde9ebede9efa8e8efaae4ed)
	(_entity
		(_time 1372368067881)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in )(_event))))
		(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal OverflowxDI ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal EventxDI ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal EventBeforeOverflowxDO ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
		(_type (_internal state 0 40 (_enum1 stidle stevent stoverflow (_to (i 0)(i 2)))))
		(_signal (_internal StatexDP state 0 42 (_architecture (_uni ))))
		(_signal (_internal StatexDN state 0 42 (_architecture (_uni ))))
		(_process
			(p_memless(_architecture 0 0 47 (_process (_simple)(_target(6)(4))(_sensitivity(5)(2)(3)))))
			(p_memorizing(_architecture 1 0 74 (_process (_target(5))(_sensitivity(0)(1)(6))(_dssslsensitivity 2))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Behavioral 2 -1
	)
)
I 000051 55 4397          1374165035554 Behavioral
(_unit VHDL (synchronizerstatemachine 0 19 (behavioral 0 45 ))
	(_version v63)
	(_time 1374165035555 2013.07.18 18:30:35)
	(_source (\./../../sourcecode/synchronizerStateMachine.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code fcfeadada6abfdeaaaabe4a7af)
	(_entity
		(_time 1372368069110)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_in )(_event))))
		(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_in ))))
		(_port (_internal RunxSI ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_in ))))
		(_port (_internal ConfigxSI ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
		(_port (_internal SyncInxABI ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal SyncOutxSBO ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_port (_internal TriggerxSO ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
		(_port (_internal HostResetTimestampxSI ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal ResetTimestampxSBO ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_out ))))
		(_port (_internal IncrementCounterxSO ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_out ))))
		(_type (_internal state 0 46 (_enum1 stidle sttriggerinhigh sttriggerinlow stresetslaves strunslave stslavewaitedge (_to (i 0)(i 5)))))
		(_signal (_internal StatexDP state 0 49 (_architecture (_uni ))))
		(_signal (_internal StatexDN state 0 49 (_architecture (_uni ))))
		(_signal (_internal SyncInxSB ~extieee.std_logic_1164.STD_LOGIC 0 52 (_architecture (_uni ))))
		(_signal (_internal SyncInxSBN ~extieee.std_logic_1164.STD_LOGIC 0 52 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~13 0 56 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_signal (_internal DividerxDN ~STD_LOGIC_VECTOR{6~downto~0}~13 0 56 (_architecture (_uni ))))
		(_signal (_internal DividerxDP ~STD_LOGIC_VECTOR{6~downto~0}~13 0 56 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~13 0 57 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_signal (_internal CounterxDN ~STD_LOGIC_VECTOR{13~downto~0}~13 0 57 (_architecture (_uni ))))
		(_signal (_internal CounterxDP ~STD_LOGIC_VECTOR{13~downto~0}~13 0 57 (_architecture (_uni ))))
		(_constant (_internal counterInc ~extSTD.STANDARD.INTEGER 0 63 (_process 0 ((i 89)))))
		(_constant (_internal squareWaveHighTime ~extSTD.STANDARD.INTEGER 0 64 (_process 0 ((i 50)))))
		(_constant (_internal squareWavePeriod ~extSTD.STANDARD.INTEGER 0 65 (_process 0 ((i 100)))))
		(_constant (_internal timeout ~extSTD.STANDARD.INTEGER 0 66 (_process 0 ((i 1000)))))
		(_constant (_internal resetSlavesTime ~extSTD.STANDARD.INTEGER 0 67 (_process 0 ((i 6000)))))
		(_process
			(p_memless(_architecture 0 0 62 (_process (_simple)(_target(5)(6)(8)(9)(11)(14)(16))(_sensitivity(2)(3)(4)(7)(10)(12)(15)(17)))))
			(p_mem(_architecture 1 0 223 (_process (_target(10)(15)(17))(_sensitivity(0)(1)(11)(14)(16))(_dssslsensitivity 2))))
			(synchronizer(_architecture 2 0 240 (_process (_target(12)(13))(_sensitivity(0)(4)(13))(_dssslsensitivity 1))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_static
		(33686018 131586 )
		(33686018 33686018 33686018 514 )
		(33686018 131586 )
		(33686018 33686018 33686018 514 )
		(33686018 131586 )
		(33686018 33686018 33686018 514 )
		(33686018 131586 )
		(33686018 33686018 33686018 514 )
		(33686018 131586 )
		(33686018 33686018 33686018 514 )
		(33686018 131586 )
		(33686018 33686018 33686018 514 )
		(33686018 131586 )
		(33686018 33686018 33686018 514 )
		(33686018 131586 )
		(33686018 33686018 33686018 514 )
		(33686018 131586 )
		(33686018 33686018 33686018 514 )
	)
	(_model . Behavioral 3 -1
	)
)
I 000051 55 2368          1374165035613 Behavioral
(_unit VHDL (wordregister 0 30 (behavioral 0 41 ))
	(_version v63)
	(_time 1374165035614 2013.07.18 18:30:35)
	(_source (\./../../sourcecode/wordRegister.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 3b396f3e3f6d6d2d3c3e29616f)
	(_entity
		(_time 1372368066647)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_generic (_internal width ~extSTD.STANDARD.NATURAL 0 32 \14\ (_entity ((i 14)))))
		(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in )(_event))))
		(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal WriteEnablexEI ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{width-1~downto~0}~12 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
		(_port (_internal DataInxDI ~STD_LOGIC_VECTOR{width-1~downto~0}~12 0 37 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{width-1~downto~0}~122 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal DataOutxDO ~STD_LOGIC_VECTOR{width-1~downto~0}~122 0 38 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{width-1~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_signal (_internal StatexDP ~STD_LOGIC_VECTOR{width-1~downto~0}~13 0 44 (_architecture (_uni ))))
		(_signal (_internal StatexDN ~STD_LOGIC_VECTOR{width-1~downto~0}~13 0 44 (_architecture (_uni ))))
		(_process
			(p_memless(_architecture 0 0 49 (_process (_simple)(_target(4)(6))(_sensitivity(2)(3)(5)))))
			(p_memorizing(_architecture 1 0 61 (_process (_target(5))(_sensitivity(0)(1)(6))(_dssslsensitivity 2))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . Behavioral 5 -1
	)
)
I 000051 55 2474          1374165035671 Behavioral
(_unit VHDL (timestampcounter 0 25 (behavioral 0 36 ))
	(_version v63)
	(_time 1374165035672 2013.07.18 18:30:35)
	(_source (\./../../sourcecode/timestampCounter.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 6a683d6a323d6a7c6c3e79313f)
	(_entity
		(_time 1372368069416)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal IncrementxSI ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal OverflowxSO ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_port (_internal DataxDO ~STD_LOGIC_VECTOR{13~downto~0}~12 0 33 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{14~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 14)(i 0))))))
		(_signal (_internal CountxDP ~STD_LOGIC_VECTOR{14~downto~0}~13 0 38 (_architecture (_uni ))))
		(_signal (_internal CountxDN ~STD_LOGIC_VECTOR{14~downto~0}~13 0 38 (_architecture (_uni ))))
		(_signal (_internal MSbDelayedxDN ~extieee.std_logic_1164.STD_LOGIC 0 40 (_architecture (_uni ))))
		(_signal (_internal MSbDelayedxDP ~extieee.std_logic_1164.STD_LOGIC 0 40 (_architecture (_uni ))))
		(_process
			(line__44(_architecture 0 0 44 (_assignment (_simple)(_alias((DataxDO)(CountxDP(d_13_0))))(_target(4))(_sensitivity(5(d_13_0))))))
			(line__49(_architecture 1 0 49 (_assignment (_simple)(_target(3))(_sensitivity(5(14))(8)))))
			(p_memless(_architecture 2 0 52 (_process (_simple)(_target(6)(7))(_sensitivity(5)(2)))))
			(p_memoryzing(_architecture 3 0 65 (_process (_target(5)(8))(_sensitivity(0)(1)(6)(7))(_dssslsensitivity 2))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33686018 33686018 131586 )
	)
	(_model . Behavioral 4 -1
	)
)
I 000051 55 3232          1374165035726 Behavioral
(_unit VHDL (fifostatemachine 0 25 (behavioral 0 53 ))
	(_version v63)
	(_time 1374165035727 2013.07.18 18:30:35)
	(_source (\./../../sourcecode/fifoStatemachine.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code a8abfdffa9fffabef9a6bbf3fd)
	(_entity
		(_time 1372368068503)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in )(_event))))
		(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in ))))
		(_port (_internal RunxSI ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal FifoTransactionxSO ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
		(_port (_internal FX2FifoInFullxSBI ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal FifoEmptyxSI ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
		(_port (_internal FifoReadxEO ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_out ))))
		(_port (_internal FX2FifoWritexEBO ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_out ))))
		(_port (_internal FX2FifoPktEndxSBO ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal FX2FifoAddressxDO ~STD_LOGIC_VECTOR{1~downto~0}~12 0 42 (_entity (_out ))))
		(_port (_internal IncEventCounterxSO ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_out ))))
		(_port (_internal ResetEventCounterxSO ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_out ))))
		(_port (_internal ResetEarlyPaketTimerxSO ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_out ))))
		(_port (_internal EarlyPaketTimerOverflowxSI ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_in ))))
		(_type (_internal state 0 54 (_enum1 stidle stearlypaket1 stsetupwrite1 stwrite (_to (i 0)(i 3)))))
		(_signal (_internal StatexDP state 0 57 (_architecture (_uni ))))
		(_signal (_internal StatexDN state 0 57 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR~13 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 1))))))
		(_constant (_internal EP2 ~STD_LOGIC_VECTOR~13 0 61 (_architecture (_string \"00"\))))
		(_type (_internal ~STD_LOGIC_VECTOR~131 0 62 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 1))))))
		(_constant (_internal EP6 ~STD_LOGIC_VECTOR~131 0 62 (_architecture (_string \"10"\))))
		(_process
			(p_memless(_architecture 0 0 68 (_process (_simple)(_target(3)(6)(7)(8)(9)(10)(11)(12)(15))(_sensitivity(2)(4)(5)(13)(14)))))
			(p_memoryzing(_architecture 1 0 127 (_process (_target(14))(_sensitivity(0)(1)(15))(_dssslsensitivity 2))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . Behavioral 2 -1
	)
)
I 000051 55 6993          1374165035792 Behavioral
(_unit VHDL (monitorstatemachine 0 25 (behavioral 0 68 ))
	(_version v63)
	(_time 1374165035793 2013.07.18 18:30:35)
	(_source (\./../../sourcecode/monitorStateMachine.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code e6e5e1b5b6b1e7f0efe0e3e3a0bdb5)
	(_entity
		(_time 1372368068804)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in )(_event))))
		(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in ))))
		(_port (_internal AERREQxSBI ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal AERACKxSBO ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
		(_port (_internal XxDI ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal UseLongAckxSI ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal FifoFullxSI ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in ))))
		(_port (_internal FifoWritexEO ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_out ))))
		(_port (_internal TimestampRegWritexEO ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_out ))))
		(_port (_internal AddressRegWritexEO ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal AddressTimestampSelectxSO ~STD_LOGIC_VECTOR{1~downto~0}~12 0 48 (_entity (_out ))))
		(_port (_internal ADCvalueReadyxSI ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_in ))))
		(_port (_internal ReadADCvaluexEO ~extieee.std_logic_1164.STD_LOGIC 0 52 (_entity (_out ))))
		(_port (_internal TimestampOverflowxSI ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_in ))))
		(_port (_internal TriggerxSI ~extieee.std_logic_1164.STD_LOGIC 0 58 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~122 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal AddressMSBxDO ~STD_LOGIC_VECTOR{1~downto~0}~122 0 61 (_entity (_out ))))
		(_port (_internal ResetTimestampxSBI ~extieee.std_logic_1164.STD_LOGIC 0 64 (_entity (_in ))))
		(_type (_internal state 0 69 (_enum1 stidle stwraddress stwrtime stwait stoverflow stresettimestamp stfifofull streqrelease stadc stadctime stwrtriggertime stwrtrigger (_to (i 0)(i 11)))))
		(_signal (_internal AERREQxSB ~extieee.std_logic_1164.STD_LOGIC 0 72 (_architecture (_uni ))))
		(_signal (_internal StatexDP state 0 75 (_architecture (_uni ))))
		(_signal (_internal StatexDN state 0 75 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 76 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal CountxDP ~STD_LOGIC_VECTOR{7~downto~0}~13 0 76 (_architecture (_uni ))))
		(_signal (_internal CountxDN ~STD_LOGIC_VECTOR{7~downto~0}~13 0 76 (_architecture (_uni ))))
		(_signal (_internal TriggerxDP ~extieee.std_logic_1164.STD_LOGIC 0 77 (_architecture (_uni ))))
		(_signal (_internal TriggerxDN ~extieee.std_logic_1164.STD_LOGIC 0 77 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 80 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal TimestampOverflowxDN ~STD_LOGIC_VECTOR{15~downto~0}~13 0 80 (_architecture (_uni ))))
		(_signal (_internal TimestampOverflowxDP ~STD_LOGIC_VECTOR{15~downto~0}~13 0 80 (_architecture (_uni ))))
		(_signal (_internal TimestampResetxDP ~extieee.std_logic_1164.STD_LOGIC 0 83 (_architecture (_uni ))))
		(_signal (_internal TimestampResetxDN ~extieee.std_logic_1164.STD_LOGIC 0 83 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 86 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal selectADC ~STD_LOGIC_VECTOR{1~downto~0}~13 0 86 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~132 0 87 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal selectaddress ~STD_LOGIC_VECTOR{1~downto~0}~132 0 87 (_architecture (_string \"01"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~134 0 88 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal selecttimestamp ~STD_LOGIC_VECTOR{1~downto~0}~134 0 88 (_architecture (_string \"00"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~136 0 89 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal selecttrigger ~STD_LOGIC_VECTOR{1~downto~0}~136 0 89 (_architecture (_string \"10"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~138 0 91 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal address ~STD_LOGIC_VECTOR{1~downto~0}~138 0 91 (_architecture (_string \"00"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1310 0 92 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal wrap ~STD_LOGIC_VECTOR{1~downto~0}~1310 0 92 (_architecture (_string \"10"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1312 0 93 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal timereset ~STD_LOGIC_VECTOR{1~downto~0}~1312 0 93 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 94 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal timestamp ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 94 (_architecture (_string \"01"\))))
		(_constant (_internal ackExtension ~extSTD.STANDARD.INTEGER 0 96 (_architecture ((i 5)))))
		(_process
			(line__99(_architecture 0 0 99 (_assignment (_simple)(_alias((AERREQxSB)(AERREQxSBI)))(_target(17))(_sensitivity(2)))))
			(p_memless(_architecture 1 0 102 (_process (_simple)(_target(19)(21)(23)(24)(27)(3)(7)(8)(9)(10)(12)(15))(_sensitivity(17)(18)(20)(22)(25)(26)(4)(5)(6)(11)(13)(14)(16)))))
			(p_memoryzing(_architecture 2 0 273 (_process (_target(18)(20)(22)(25)(26))(_sensitivity(0)(1)(19)(21)(23)(24)(27))(_dssslsensitivity 2))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_static
		(33686018 33686018 )
		(33686018 33686018 33686018 33686018 )
		(33686018 33686018 33686018 33686018 )
		(33686018 33686018 )
		(33686018 33686018 )
		(33686018 33686018 )
		(33686018 33686018 33686018 33686018 )
	)
	(_model . Behavioral 3 -1
	)
)
I 000051 55 2362          1374165035853 Behavioral
(_unit VHDL (shiftregister 0 30 (behavioral 0 42 ))
	(_version v63)
	(_time 1374165035854 2013.07.18 18:30:35)
	(_source (\./../../sourcecode/shiftRegister.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 25277221287278332027317e76)
	(_entity
		(_time 1372368071005)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_generic (_internal width ~extSTD.STANDARD.NATURAL 0 32 \32\ (_entity ((i 32)))))
		(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in )(_event))))
		(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal LatchxEI ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in )(_event))))
		(_port (_internal DxDI ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ))))
		(_port (_internal QxDO ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{width-1~downto~0}~12 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal DataOutxDO ~STD_LOGIC_VECTOR{width-1~downto~0}~12 0 39 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{width-1~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_signal (_internal StatexD ~STD_LOGIC_VECTOR{width-1~downto~0}~13 0 45 (_architecture (_uni ))))
		(_process
			(p_latch(_architecture 0 0 50 (_process (_target(5))(_sensitivity(1)(2)(6))(_dssslsensitivity 2))))
			(line__60(_architecture 1 0 60 (_assignment (_simple)(_target(4))(_sensitivity(6(_index 5)))(_read(6(_index 6))))))
			(p_memorizing(_architecture 2 0 63 (_process (_simple)(_target(6(0))(6(_range 7))(6))(_sensitivity(0)(1))(_read(3)(6(_range 8))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . Behavioral 9 -1
	)
)
I 000051 55 1935          1374165035913 Behavioral
(_unit VHDL (eventcounter 0 26 (behavioral 0 35 ))
	(_version v63)
	(_time 1374165035914 2013.07.18 18:30:35)
	(_source (\./../../sourcecode/eventCounter.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 63603262663432753561773931)
	(_entity
		(_time 1372368068203)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal ClearxSI ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal IncrementxSI ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal OverflowxSO ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{8~downto~0}~13 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_signal (_internal CountxDP ~STD_LOGIC_VECTOR{8~downto~0}~13 0 37 (_architecture (_uni ))))
		(_signal (_internal CountxDN ~STD_LOGIC_VECTOR{8~downto~0}~13 0 37 (_architecture (_uni ))))
		(_process
			(p_memoryless(_architecture 0 0 41 (_process (_simple)(_target(4)(6))(_sensitivity(2)(3)(5)))))
			(p_memoryzing(_architecture 1 0 61 (_process (_target(5))(_sensitivity(0)(1)(6))(_dssslsensitivity 2))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33686018 2 )
		(33686018 33686018 2 )
		(33686018 33686018 2 )
	)
	(_model . Behavioral 2 -1
	)
)
I 000050 55 19399         1374165035987 Structure
(_unit VHDL (aerfifo 0 14 (structure 0 30 ))
	(_version v63)
	(_time 1374165035988 2013.07.18 18:30:35)
	(_source (\./../../sourcecode/AERfifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(machxo(components)))
	(_code b1b2e4e5b5e7e7a7e4e2a8ebe6)
	(_entity
		(_time 1372368066962)
		(_use (std(standard))(ieee(std_logic_1164))(machxo(components)))
	)
	(_component
		(fifo8ka
			(_object
				(_generic (_internal FULLPOINTER1 ~STD_LOGIC_VECTOR{13~downto~0}~13 0 47 (_entity -1 )))
				(_generic (_internal FULLPOINTER ~STD_LOGIC_VECTOR{13~downto~0}~132 0 48 (_entity -1 )))
				(_generic (_internal AFPOINTER1 ~STD_LOGIC_VECTOR{13~downto~0}~134 0 49 (_entity -1 )))
				(_generic (_internal AEPOINTER1 ~STD_LOGIC_VECTOR{13~downto~0}~136 0 50 (_entity -1 )))
				(_generic (_internal AFPOINTER ~STD_LOGIC_VECTOR{13~downto~0}~138 0 51 (_entity -1 )))
				(_generic (_internal AEPOINTER ~STD_LOGIC_VECTOR{13~downto~0}~1310 0 52 (_entity -1 )))
				(_generic (_internal CSDECODE_R ~STD_LOGIC_VECTOR{1~downto~0}~13 0 53 (_entity -1 )))
				(_generic (_internal CSDECODE_W ~STD_LOGIC_VECTOR{1~downto~0}~1312 0 54 (_entity -1 )))
				(_generic (_internal RESETMODE ~STRING~13 0 55 (_entity -1 )))
				(_generic (_internal REGMODE ~STRING~1313 0 55 (_entity -1 )))
				(_generic (_internal DATA_WIDTH_R ~extSTD.STANDARD.INTEGER 0 56 (_entity -1 )))
				(_generic (_internal DATA_WIDTH_W ~extSTD.STANDARD.INTEGER 0 56 (_entity -1 )))
				(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 58 (_entity (_in ))))
				(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 58 (_entity (_in ))))
				(_port (_internal DI2 ~extieee.std_logic_1164.STD_LOGIC 0 58 (_entity (_in ))))
				(_port (_internal DI3 ~extieee.std_logic_1164.STD_LOGIC 0 59 (_entity (_in ))))
				(_port (_internal DI4 ~extieee.std_logic_1164.STD_LOGIC 0 59 (_entity (_in ))))
				(_port (_internal DI5 ~extieee.std_logic_1164.STD_LOGIC 0 59 (_entity (_in ))))
				(_port (_internal DI6 ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_in ))))
				(_port (_internal DI7 ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_in ))))
				(_port (_internal DI8 ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_in ))))
				(_port (_internal DI9 ~extieee.std_logic_1164.STD_LOGIC 0 61 (_entity (_in ))))
				(_port (_internal DI10 ~extieee.std_logic_1164.STD_LOGIC 0 61 (_entity (_in ))))
				(_port (_internal DI11 ~extieee.std_logic_1164.STD_LOGIC 0 61 (_entity (_in ))))
				(_port (_internal DI12 ~extieee.std_logic_1164.STD_LOGIC 0 62 (_entity (_in ))))
				(_port (_internal DI13 ~extieee.std_logic_1164.STD_LOGIC 0 62 (_entity (_in ))))
				(_port (_internal DI14 ~extieee.std_logic_1164.STD_LOGIC 0 63 (_entity (_in ))))
				(_port (_internal DI15 ~extieee.std_logic_1164.STD_LOGIC 0 63 (_entity (_in ))))
				(_port (_internal DI16 ~extieee.std_logic_1164.STD_LOGIC 0 64 (_entity (_in ))))
				(_port (_internal DI17 ~extieee.std_logic_1164.STD_LOGIC 0 64 (_entity (_in ))))
				(_port (_internal DI18 ~extieee.std_logic_1164.STD_LOGIC 0 65 (_entity (_in ))))
				(_port (_internal DI19 ~extieee.std_logic_1164.STD_LOGIC 0 65 (_entity (_in ))))
				(_port (_internal DI20 ~extieee.std_logic_1164.STD_LOGIC 0 66 (_entity (_in ))))
				(_port (_internal DI21 ~extieee.std_logic_1164.STD_LOGIC 0 66 (_entity (_in ))))
				(_port (_internal DI22 ~extieee.std_logic_1164.STD_LOGIC 0 67 (_entity (_in ))))
				(_port (_internal DI23 ~extieee.std_logic_1164.STD_LOGIC 0 67 (_entity (_in ))))
				(_port (_internal DI24 ~extieee.std_logic_1164.STD_LOGIC 0 68 (_entity (_in ))))
				(_port (_internal DI25 ~extieee.std_logic_1164.STD_LOGIC 0 68 (_entity (_in ))))
				(_port (_internal DI26 ~extieee.std_logic_1164.STD_LOGIC 0 69 (_entity (_in ))))
				(_port (_internal DI27 ~extieee.std_logic_1164.STD_LOGIC 0 69 (_entity (_in ))))
				(_port (_internal DI28 ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_in ))))
				(_port (_internal DI29 ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_in ))))
				(_port (_internal DI30 ~extieee.std_logic_1164.STD_LOGIC 0 71 (_entity (_in ))))
				(_port (_internal DI31 ~extieee.std_logic_1164.STD_LOGIC 0 71 (_entity (_in ))))
				(_port (_internal DI32 ~extieee.std_logic_1164.STD_LOGIC 0 72 (_entity (_in ))))
				(_port (_internal DI33 ~extieee.std_logic_1164.STD_LOGIC 0 72 (_entity (_in ))))
				(_port (_internal DI34 ~extieee.std_logic_1164.STD_LOGIC 0 73 (_entity (_in ))))
				(_port (_internal DI35 ~extieee.std_logic_1164.STD_LOGIC 0 73 (_entity (_in ))))
				(_port (_internal FULLI ~extieee.std_logic_1164.STD_LOGIC 0 74 (_entity (_in ))))
				(_port (_internal CSW0 ~extieee.std_logic_1164.STD_LOGIC 0 74 (_entity (_in ))))
				(_port (_internal CSW1 ~extieee.std_logic_1164.STD_LOGIC 0 75 (_entity (_in ))))
				(_port (_internal EMPTYI ~extieee.std_logic_1164.STD_LOGIC 0 75 (_entity (_in ))))
				(_port (_internal CSR0 ~extieee.std_logic_1164.STD_LOGIC 0 76 (_entity (_in ))))
				(_port (_internal CSR1 ~extieee.std_logic_1164.STD_LOGIC 0 76 (_entity (_in ))))
				(_port (_internal WE ~extieee.std_logic_1164.STD_LOGIC 0 76 (_entity (_in ))))
				(_port (_internal RE ~extieee.std_logic_1164.STD_LOGIC 0 77 (_entity (_in ))))
				(_port (_internal CLKW ~extieee.std_logic_1164.STD_LOGIC 0 77 (_entity (_in ))))
				(_port (_internal CLKR ~extieee.std_logic_1164.STD_LOGIC 0 77 (_entity (_in ))))
				(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 78 (_entity (_in ))))
				(_port (_internal RPRST ~extieee.std_logic_1164.STD_LOGIC 0 78 (_entity (_in ))))
				(_port (_internal DO0 ~extieee.std_logic_1164.STD_LOGIC 0 79 (_entity (_out ))))
				(_port (_internal DO1 ~extieee.std_logic_1164.STD_LOGIC 0 79 (_entity (_out ))))
				(_port (_internal DO2 ~extieee.std_logic_1164.STD_LOGIC 0 80 (_entity (_out ))))
				(_port (_internal DO3 ~extieee.std_logic_1164.STD_LOGIC 0 80 (_entity (_out ))))
				(_port (_internal DO4 ~extieee.std_logic_1164.STD_LOGIC 0 81 (_entity (_out ))))
				(_port (_internal DO5 ~extieee.std_logic_1164.STD_LOGIC 0 81 (_entity (_out ))))
				(_port (_internal DO6 ~extieee.std_logic_1164.STD_LOGIC 0 82 (_entity (_out ))))
				(_port (_internal DO7 ~extieee.std_logic_1164.STD_LOGIC 0 82 (_entity (_out ))))
				(_port (_internal DO8 ~extieee.std_logic_1164.STD_LOGIC 0 83 (_entity (_out ))))
				(_port (_internal DO9 ~extieee.std_logic_1164.STD_LOGIC 0 83 (_entity (_out ))))
				(_port (_internal DO10 ~extieee.std_logic_1164.STD_LOGIC 0 84 (_entity (_out ))))
				(_port (_internal DO11 ~extieee.std_logic_1164.STD_LOGIC 0 84 (_entity (_out ))))
				(_port (_internal DO12 ~extieee.std_logic_1164.STD_LOGIC 0 85 (_entity (_out ))))
				(_port (_internal DO13 ~extieee.std_logic_1164.STD_LOGIC 0 85 (_entity (_out ))))
				(_port (_internal DO14 ~extieee.std_logic_1164.STD_LOGIC 0 86 (_entity (_out ))))
				(_port (_internal DO15 ~extieee.std_logic_1164.STD_LOGIC 0 86 (_entity (_out ))))
				(_port (_internal DO16 ~extieee.std_logic_1164.STD_LOGIC 0 87 (_entity (_out ))))
				(_port (_internal DO17 ~extieee.std_logic_1164.STD_LOGIC 0 87 (_entity (_out ))))
				(_port (_internal DO18 ~extieee.std_logic_1164.STD_LOGIC 0 88 (_entity (_out ))))
				(_port (_internal DO19 ~extieee.std_logic_1164.STD_LOGIC 0 88 (_entity (_out ))))
				(_port (_internal DO20 ~extieee.std_logic_1164.STD_LOGIC 0 89 (_entity (_out ))))
				(_port (_internal DO21 ~extieee.std_logic_1164.STD_LOGIC 0 89 (_entity (_out ))))
				(_port (_internal DO22 ~extieee.std_logic_1164.STD_LOGIC 0 90 (_entity (_out ))))
				(_port (_internal DO23 ~extieee.std_logic_1164.STD_LOGIC 0 90 (_entity (_out ))))
				(_port (_internal DO24 ~extieee.std_logic_1164.STD_LOGIC 0 91 (_entity (_out ))))
				(_port (_internal DO25 ~extieee.std_logic_1164.STD_LOGIC 0 91 (_entity (_out ))))
				(_port (_internal DO26 ~extieee.std_logic_1164.STD_LOGIC 0 92 (_entity (_out ))))
				(_port (_internal DO27 ~extieee.std_logic_1164.STD_LOGIC 0 92 (_entity (_out ))))
				(_port (_internal DO28 ~extieee.std_logic_1164.STD_LOGIC 0 93 (_entity (_out ))))
				(_port (_internal DO29 ~extieee.std_logic_1164.STD_LOGIC 0 93 (_entity (_out ))))
				(_port (_internal DO30 ~extieee.std_logic_1164.STD_LOGIC 0 94 (_entity (_out ))))
				(_port (_internal DO31 ~extieee.std_logic_1164.STD_LOGIC 0 94 (_entity (_out ))))
				(_port (_internal DO32 ~extieee.std_logic_1164.STD_LOGIC 0 95 (_entity (_out ))))
				(_port (_internal DO33 ~extieee.std_logic_1164.STD_LOGIC 0 95 (_entity (_out ))))
				(_port (_internal DO34 ~extieee.std_logic_1164.STD_LOGIC 0 96 (_entity (_out ))))
				(_port (_internal DO35 ~extieee.std_logic_1164.STD_LOGIC 0 96 (_entity (_out ))))
				(_port (_internal EF ~extieee.std_logic_1164.STD_LOGIC 0 97 (_entity (_out ))))
				(_port (_internal AEF ~extieee.std_logic_1164.STD_LOGIC 0 97 (_entity (_out ))))
				(_port (_internal AFF ~extieee.std_logic_1164.STD_LOGIC 0 97 (_entity (_out ))))
				(_port (_internal FF ~extieee.std_logic_1164.STD_LOGIC 0 98 (_entity (_out ))))
			)
		)
		(vhi
			(_object
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_out ))))
			)
		)
		(vlo
			(_object
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_out ))))
			)
		)
	)
	(_instantiation AERfifo_0_1 0 140 (_component fifo8ka )
		(_generic
			((FULLPOINTER1)(_string \"01111111110001"\))
			((FULLPOINTER)(_string \"01111111111001"\))
			((AFPOINTER1)(_string \"00011111010001"\))
			((AEPOINTER1)(_string \"00000001011111"\))
			((AFPOINTER)(_string \"00011111011001"\))
			((AEPOINTER)(_string \"00000001010111"\))
			((CSDECODE_R)(_string \"11"\))
			((CSDECODE_W)(_string \"11"\))
			((RESETMODE)(_string \"ASYNC"\))
			((REGMODE)(_string \"NOREG"\))
			((DATA_WIDTH_R)((i 9)))
			((DATA_WIDTH_W)((i 9)))
		)
		(_port
			((DI0)(Data(0)))
			((DI1)(Data(1)))
			((DI2)(Data(2)))
			((DI3)(Data(3)))
			((DI4)(Data(4)))
			((DI5)(Data(5)))
			((DI6)(Data(6)))
			((DI7)(Data(7)))
			((DI8)(Data(8)))
			((DI9)(scuba_vlo))
			((DI10)(scuba_vlo))
			((DI11)(scuba_vlo))
			((DI12)(scuba_vlo))
			((DI13)(scuba_vlo))
			((DI14)(scuba_vlo))
			((DI15)(scuba_vlo))
			((DI16)(scuba_vlo))
			((DI17)(scuba_vlo))
			((DI18)(scuba_vlo))
			((DI19)(scuba_vlo))
			((DI20)(scuba_vlo))
			((DI21)(scuba_vlo))
			((DI22)(scuba_vlo))
			((DI23)(scuba_vlo))
			((DI24)(scuba_vlo))
			((DI25)(scuba_vlo))
			((DI26)(scuba_vlo))
			((DI27)(scuba_vlo))
			((DI28)(scuba_vlo))
			((DI29)(scuba_vlo))
			((DI30)(scuba_vlo))
			((DI31)(scuba_vlo))
			((DI32)(scuba_vlo))
			((DI33)(scuba_vlo))
			((DI34)(scuba_vlo))
			((DI35)(scuba_vlo))
			((FULLI)(Full_int))
			((CSW0)(scuba_vhi))
			((CSW1)(scuba_vhi))
			((EMPTYI)(Empty_int))
			((CSR0)(scuba_vhi))
			((CSR1)(scuba_vhi))
			((WE)(WrEn))
			((RE)(RdEn))
			((CLKW)(WrClock))
			((CLKR)(RdClock))
			((RST)(Reset))
			((RPRST)(RPReset))
			((DO0)(Q(0)))
			((DO1)(Q(1)))
			((DO2)(Q(2)))
			((DO3)(Q(3)))
			((DO4)(Q(4)))
			((DO5)(Q(5)))
			((DO6)(Q(6)))
			((DO7)(Q(7)))
			((DO8)(Q(8)))
			((DO9)(_open))
			((DO10)(_open))
			((DO11)(_open))
			((DO12)(_open))
			((DO13)(_open))
			((DO14)(_open))
			((DO15)(_open))
			((DO16)(_open))
			((DO17)(_open))
			((DO18)(_open))
			((DO19)(_open))
			((DO20)(_open))
			((DO21)(_open))
			((DO22)(_open))
			((DO23)(_open))
			((DO24)(_open))
			((DO25)(_open))
			((DO26)(_open))
			((DO27)(_open))
			((DO28)(_open))
			((DO29)(_open))
			((DO30)(_open))
			((DO31)(_open))
			((DO32)(_open))
			((DO33)(_open))
			((DO34)(_open))
			((DO35)(_open))
			((EF)(Empty_int))
			((AEF)(AlmostEmpty))
			((AFF)(AlmostFull))
			((FF)(Full_int))
		)
		(_use (_entity machxo fifo8ka)
			(_generic
				((DATA_WIDTH_W)((i 9)))
				((DATA_WIDTH_R)((i 9)))
				((REGMODE)(_string \"NOREG"\))
				((RESETMODE)(_string \"ASYNC"\))
				((CSDECODE_W)(_string \"11"\))
				((CSDECODE_R)(_string \"11"\))
				((AEPOINTER)(_string \"00000001010111"\))
				((AEPOINTER1)(_string \"00000001011111"\))
				((AFPOINTER)(_string \"00011111011001"\))
				((AFPOINTER1)(_string \"00011111010001"\))
				((FULLPOINTER)(_string \"01111111111001"\))
				((FULLPOINTER1)(_string \"01111111110001"\))
			)
		)
	)
	(_instantiation scuba_vhi_inst 0 173 (_component vhi )
		(_port
			((Z)(scuba_vhi))
		)
		(_use (_entity machxo vhi)
		)
	)
	(_instantiation scuba_vlo_inst 0 176 (_component vlo )
		(_port
			((Z)(scuba_vlo))
		)
		(_use (_entity machxo vlo)
		)
	)
	(_instantiation AERfifo_1_0 0 179 (_component fifo8ka )
		(_generic
			((FULLPOINTER1)(_string \"00000000000000"\))
			((FULLPOINTER)(_string \"11111111111111"\))
			((AFPOINTER1)(_string \"00000000000000"\))
			((AEPOINTER1)(_string \"00000000000000"\))
			((AFPOINTER)(_string \"11111111111111"\))
			((AEPOINTER)(_string \"11111111111111"\))
			((CSDECODE_R)(_string \"11"\))
			((CSDECODE_W)(_string \"11"\))
			((RESETMODE)(_string \"ASYNC"\))
			((REGMODE)(_string \"NOREG"\))
			((DATA_WIDTH_R)((i 9)))
			((DATA_WIDTH_W)((i 9)))
		)
		(_port
			((DI0)(Data(9)))
			((DI1)(Data(10)))
			((DI2)(Data(11)))
			((DI3)(Data(12)))
			((DI4)(Data(13)))
			((DI5)(Data(14)))
			((DI6)(Data(15)))
			((DI7)(scuba_vlo))
			((DI8)(scuba_vlo))
			((DI9)(scuba_vlo))
			((DI10)(scuba_vlo))
			((DI11)(scuba_vlo))
			((DI12)(scuba_vlo))
			((DI13)(scuba_vlo))
			((DI14)(scuba_vlo))
			((DI15)(scuba_vlo))
			((DI16)(scuba_vlo))
			((DI17)(scuba_vlo))
			((DI18)(scuba_vlo))
			((DI19)(scuba_vlo))
			((DI20)(scuba_vlo))
			((DI21)(scuba_vlo))
			((DI22)(scuba_vlo))
			((DI23)(scuba_vlo))
			((DI24)(scuba_vlo))
			((DI25)(scuba_vlo))
			((DI26)(scuba_vlo))
			((DI27)(scuba_vlo))
			((DI28)(scuba_vlo))
			((DI29)(scuba_vlo))
			((DI30)(scuba_vlo))
			((DI31)(scuba_vlo))
			((DI32)(scuba_vlo))
			((DI33)(scuba_vlo))
			((DI34)(scuba_vlo))
			((DI35)(scuba_vlo))
			((FULLI)(Full_int))
			((CSW0)(scuba_vhi))
			((CSW1)(scuba_vhi))
			((EMPTYI)(Empty_int))
			((CSR0)(scuba_vhi))
			((CSR1)(scuba_vhi))
			((WE)(WrEn))
			((RE)(RdEn))
			((CLKW)(WrClock))
			((CLKR)(RdClock))
			((RST)(Reset))
			((RPRST)(RPReset))
			((DO0)(Q(9)))
			((DO1)(Q(10)))
			((DO2)(Q(11)))
			((DO3)(Q(12)))
			((DO4)(Q(13)))
			((DO5)(Q(14)))
			((DO6)(Q(15)))
			((DO7)(_open))
			((DO8)(_open))
			((DO9)(_open))
			((DO10)(_open))
			((DO11)(_open))
			((DO12)(_open))
			((DO13)(_open))
			((DO14)(_open))
			((DO15)(_open))
			((DO16)(_open))
			((DO17)(_open))
			((DO18)(_open))
			((DO19)(_open))
			((DO20)(_open))
			((DO21)(_open))
			((DO22)(_open))
			((DO23)(_open))
			((DO24)(_open))
			((DO25)(_open))
			((DO26)(_open))
			((DO27)(_open))
			((DO28)(_open))
			((DO29)(_open))
			((DO30)(_open))
			((DO31)(_open))
			((DO32)(_open))
			((DO33)(_open))
			((DO34)(_open))
			((DO35)(_open))
			((EF)(_open))
			((AEF)(_open))
			((AFF)(_open))
			((FF)(_open))
		)
		(_use (_entity machxo fifo8ka)
			(_generic
				((DATA_WIDTH_W)((i 9)))
				((DATA_WIDTH_R)((i 9)))
				((REGMODE)(_string \"NOREG"\))
				((RESETMODE)(_string \"ASYNC"\))
				((CSDECODE_W)(_string \"11"\))
				((CSDECODE_R)(_string \"11"\))
				((AEPOINTER)(_string \"11111111111111"\))
				((AEPOINTER1)(_string \"00000000000000"\))
				((AFPOINTER)(_string \"11111111111111"\))
				((AFPOINTER1)(_string \"00000000000000"\))
				((FULLPOINTER)(_string \"11111111111111"\))
				((FULLPOINTER1)(_string \"00000000000000"\))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal Data ~STD_LOGIC_VECTOR{15~downto~0}~12 0 16 (_entity (_in ))))
		(_port (_internal WrClock ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
		(_port (_internal RdClock ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
		(_port (_internal WrEn ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_in ))))
		(_port (_internal RdEn ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_in ))))
		(_port (_internal Reset ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_in ))))
		(_port (_internal RPReset ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal Q ~STD_LOGIC_VECTOR{15~downto~0}~122 0 23 (_entity (_out ))))
		(_port (_internal Empty ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_out ))))
		(_port (_internal Full ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_out ))))
		(_port (_internal AlmostEmpty ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_out ))))
		(_port (_internal AlmostFull ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_out ))))
		(_signal (_internal scuba_vhi ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_signal (_internal Empty_int ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal Full_int ~extieee.std_logic_1164.STD_LOGIC 0 35 (_architecture (_uni ))))
		(_signal (_internal scuba_vlo ~extieee.std_logic_1164.STD_LOGIC 0 36 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~13 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~132 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~134 0 49 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~136 0 50 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~138 0 51 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~1310 0 52 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 53 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1312 0 54 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_type (_internal ~STRING~13 0 55 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_type (_internal ~STRING~1313 0 55 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_process
			(line__211(_architecture 0 0 211 (_assignment (_simple)(_alias((Empty)(Empty_int)))(_target(8))(_sensitivity(13)))))
			(line__212(_architecture 1 0 212 (_assignment (_simple)(_alias((Full)(Full_int)))(_target(9))(_sensitivity(14)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_model . Structure 2 -1
	)
)
I 000033 55 1433 0 structure_con
(_configuration VHDL (structure_con 0 217 (AERfifo))
	(_version v63)
	(_time 1374165035998 2013.07.18 18:30:35)
	(_source (\./../../sourcecode/AERfifo.vhd\))
	(_use (std(standard))(machxo(components))(ieee(std_logic_1164)))
	(_code b1b3e6e4b4e7e7a6b4bfa2eae4)
	(_architecture Structure
		(_instantiation AERfifo_0_1
			(_entity machxo fifo8ka V
				(_generic
					((DATA_WIDTH_W)(_code 0))
					((DATA_WIDTH_R)(_code 1))
					((REGMODE)(_code 2))
					((RESETMODE)(_code 3))
					((CSDECODE_W)(_code 4))
					((CSDECODE_R)(_code 5))
					((AEPOINTER)(_code 6))
					((AEPOINTER1)(_code 7))
					((AFPOINTER)(_code 8))
					((AFPOINTER1)(_code 9))
					((FULLPOINTER)(_code 10))
					((FULLPOINTER1)(_code 11))
				)
			)
		)
		(_instantiation scuba_vhi_inst
			(_entity machxo vhi V
			)
		)
		(_instantiation scuba_vlo_inst
			(_entity machxo vlo V
			)
		)
		(_instantiation AERfifo_1_0
			(_entity machxo fifo8ka V
				(_generic
					((DATA_WIDTH_W)(_code 12))
					((DATA_WIDTH_R)(_code 13))
					((REGMODE)(_code 14))
					((RESETMODE)(_code 15))
					((CSDECODE_W)(_code 16))
					((CSDECODE_R)(_code 17))
					((AEPOINTER)(_code 18))
					((AEPOINTER1)(_code 19))
					((AFPOINTER)(_code 20))
					((AFPOINTER1)(_code 21))
					((FULLPOINTER)(_code 22))
					((FULLPOINTER1)(_code 23))
				)
			)
		)
		(_model . Structure_CON__AERfifo__Structure__code__0 24 -1
		)
	)
)
I 000050 55 5069          1374165036079 Structure
(_unit VHDL (clockgen 0 14 (structure 0 24 ))
	(_version v63)
	(_time 1374165036080 2013.07.18 18:30:36)
	(_source (\./../../sourcecode/clockgen.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(machxo(components)))
	(_code 0f0c59090a580d1909014d5559)
	(_entity
		(_time 1372368067259)
		(_use (std(standard))(ieee(std_logic_1164))(machxo(components)))
	)
	(_component
		(vlo
			(_object
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
			)
		)
		(ehxpllc
			(_object
				(_generic (_internal DUTY ~extSTD.STANDARD.INTEGER 0 36 (_entity -1 )))
				(_generic (_internal PHASEADJ ~extSTD.STANDARD.INTEGER 0 36 (_entity -1 )))
				(_generic (_internal DELAY_CNTL ~STRING~13 0 37 (_entity -1 )))
				(_generic (_internal CLKOK_DIV ~extSTD.STANDARD.INTEGER 0 37 (_entity -1 )))
				(_generic (_internal FDEL ~extSTD.STANDARD.INTEGER 0 38 (_entity -1 )))
				(_generic (_internal CLKFB_DIV ~extSTD.STANDARD.INTEGER 0 38 (_entity -1 )))
				(_generic (_internal CLKOP_DIV ~extSTD.STANDARD.INTEGER 0 39 (_entity -1 )))
				(_generic (_internal CLKI_DIV ~extSTD.STANDARD.INTEGER 0 39 (_entity -1 )))
				(_port (_internal CLKI ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ))))
				(_port (_internal CLKFB ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ))))
				(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ))))
				(_port (_internal DDAMODE ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_in ))))
				(_port (_internal DDAIZR ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_in ))))
				(_port (_internal DDAILAG ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_in ))))
				(_port (_internal DDAIDEL0 ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ))))
				(_port (_internal DDAIDEL1 ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ))))
				(_port (_internal DDAIDEL2 ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ))))
				(_port (_internal CLKOP ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_out ))))
				(_port (_internal CLKOS ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_out ))))
				(_port (_internal CLKOK ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_out ))))
				(_port (_internal CLKINTFB ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_out ))))
				(_port (_internal LOCK ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_out ))))
			)
		)
	)
	(_instantiation scuba_vlo_inst 0 79 (_component vlo )
		(_port
			((Z)(scuba_vlo))
		)
		(_use (_entity machxo vlo)
		)
	)
	(_instantiation PLLCInst_0 0 82 (_component ehxpllc )
		(_generic
			((DUTY)((i 4)))
			((PHASEADJ)((i 0)))
			((DELAY_CNTL)(_string \"STATIC"\))
			((CLKOK_DIV)((i 2)))
			((FDEL)((i 0)))
			((CLKFB_DIV)((i 3)))
			((CLKOP_DIV)((i 8)))
			((CLKI_DIV)((i 1)))
		)
		(_port
			((CLKI)(CLK))
			((CLKFB)(CLKOP_t))
			((RST)(RESET))
			((DDAMODE)(scuba_vlo))
			((DDAIZR)(scuba_vlo))
			((DDAILAG)(scuba_vlo))
			((DDAIDEL0)(scuba_vlo))
			((DDAIDEL1)(scuba_vlo))
			((DDAIDEL2)(scuba_vlo))
			((CLKOP)(CLKOP_t))
			((CLKOS)(_open))
			((CLKOK)(_open))
			((CLKINTFB)(_open))
			((LOCK)(LOCK))
		)
		(_use (_entity machxo ehxpllc)
			(_generic
				((CLKI_DIV)((i 1)))
				((CLKFB_DIV)((i 3)))
				((CLKOP_DIV)((i 8)))
				((CLKOK_DIV)((i 2)))
				((PHASEADJ)((i 0)))
				((FDEL)((i 0)))
				((DUTY)((i 4)))
				((DELAY_CNTL)(_string \"STATIC"\))
			)
			(_port
				((clki)(CLKI))
				((clkfb)(CLKFB))
				((rst)(RST))
				((ddamode)(DDAMODE))
				((ddaizr)(DDAIZR))
				((ddailag)(DDAILAG))
				((ddaidel0)(DDAIDEL0))
				((ddaidel1)(DDAIDEL1))
				((ddaidel2)(DDAIDEL2))
				((clkos)(CLKOS))
				((clkop)(CLKOP))
				((clkok)(CLKOK))
				((lock)(LOCK))
				((clkintfb)(CLKINTFB))
			)
		)
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
		(_port (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
		(_port (_internal CLKOP ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_out ))))
		(_port (_internal LOCK ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_out ))))
		(_signal (_internal scuba_vlo ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ))))
		(_signal (_internal CLKOP_t ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_type (_internal ~STRING~13 0 37 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_process
			(line__94(_architecture 0 0 94 (_assignment (_simple)(_alias((CLKOP)(CLKOP_t)))(_target(2))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
	)
	(_model . Structure 1 -1
	)
)
I 000033 55 1120 0 structure_con
(_configuration VHDL (structure_con 0 99 (clockgen))
	(_version v63)
	(_time 1374165036087 2013.07.18 18:30:36)
	(_source (\./../../sourcecode/clockgen.vhd\))
	(_use (std(standard))(machxo(components))(ieee(std_logic_1164)))
	(_code 0f0d59085d5959180a0e1c545a)
	(_architecture Structure
		(_instantiation scuba_vlo_inst
			(_entity machxo vlo V
			)
		)
		(_instantiation PLLCInst_0
			(_entity machxo ehxpllc V
				(_generic
					((CLKI_DIV)(_code 0))
					((CLKFB_DIV)(_code 1))
					((CLKOP_DIV)(_code 2))
					((CLKOK_DIV)(_code 3))
					((PHASEADJ)(_code 4))
					((FDEL)(_code 5))
					((DUTY)(_code 6))
					((DELAY_CNTL)(_code 7))
				)
				(_port
					((clki)(CLKI))
					((clkfb)(CLKFB))
					((rst)(RST))
					((ddamode)(DDAMODE))
					((ddaizr)(DDAIZR))
					((ddailag)(DDAILAG))
					((ddaidel0)(DDAIDEL0))
					((ddaidel1)(DDAIDEL1))
					((ddaidel2)(DDAIDEL2))
					((clkos)(CLKOS))
					((clkop)(CLKOP))
					((clkok)(CLKOK))
					((lock)(LOCK))
					((clkintfb)(CLKINTFB))
				)
			)
		)
		(_model . Structure_CON__clockgen__Structure__code__0 8 -1
		)
	)
)
I 000051 55 1879          1374165036148 Behavioral
(_unit VHDL (earlypakettimer 0 25 (behavioral 0 33 ))
	(_version v63)
	(_time 1374165036149 2013.07.18 18:30:36)
	(_source (\./../../sourcecode/earlyPaketTimer.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 4d4e1d4f181b1b5b1d4a54161c)
	(_entity
		(_time 1372368067550)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in )(_event))))
		(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in ))))
		(_port (_internal ClearxSI ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal TimerExpiredxSO ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{20~downto~0}~13 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 20)(i 0))))))
		(_signal (_internal CountxDN ~STD_LOGIC_VECTOR{20~downto~0}~13 0 36 (_architecture (_uni ))))
		(_signal (_internal CountxDP ~STD_LOGIC_VECTOR{20~downto~0}~13 0 36 (_architecture (_uni ))))
		(_process
			(p_memless(_architecture 0 0 41 (_process (_simple)(_target(3)(4))(_sensitivity(2)(5)))))
			(p_memoryzing(_architecture 1 0 55 (_process (_target(5))(_sensitivity(0)(1)(4))(_dssslsensitivity 2))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 33686018 2 )
	)
	(_model . Behavioral 2 -1
	)
)
I 000051 55 2661          1374165036204 Behavioral
(_unit VHDL (cdvsresetstatemachine 0 25 (behavioral 0 37 ))
	(_version v63)
	(_time 1374165036205 2013.07.18 18:30:36)
	(_source (\./../../sourcecode/cDVSResetStateMachine.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 8c8fda82dbdade9b898d9ed6d8)
	(_entity
		(_time 1372368070692)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in )(_event))))
		(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in ))))
		(_port (_internal AERackxSBI ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal RxcolGxSI ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal cDVSresetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal CDVSresetxRBO ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ))))
		(_type (_internal state 0 38 (_enum1 stidle stevent stresetcdvs (_to (i 0)(i 2)))))
		(_signal (_internal StatexDP state 0 42 (_architecture (_uni ))))
		(_signal (_internal StatexDN state 0 42 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{18~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 18)(i 0))))))
		(_signal (_internal CountxDP ~STD_LOGIC_VECTOR{18~downto~0}~13 0 45 (_architecture (_uni ))))
		(_signal (_internal CountxDN ~STD_LOGIC_VECTOR{18~downto~0}~13 0 45 (_architecture (_uni ))))
		(_constant (_internal waitTime ~extSTD.STANDARD.INTEGER 0 47 (_architecture ((i 30)))))
		(_constant (_internal idleTime ~extSTD.STANDARD.INTEGER 0 48 (_architecture ((i 200000)))))
		(_process
			(p_memless(_architecture 0 0 53 (_process (_simple)(_target(5)(7)(9))(_sensitivity(2)(4)(6)(8)))))
			(p_memoryzing(_architecture 1 0 105 (_process (_target(6)(8))(_sensitivity(0)(1)(7)(9))(_dssslsensitivity 2))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_static
		(33686018 33686018 33686018 33686018 131586 )
		(33686018 33686018 33686018 33686018 131586 )
		(33686018 33686018 33686018 33686018 131586 )
		(33686018 33686018 33686018 33686018 131586 )
	)
	(_model . Behavioral 2 -1
	)
)
I 000051 55 13512         1374165036401 Behavioral
(_unit VHDL (adcstatemachine 0 25 (behavioral 0 57 ))
	(_version v63)
	(_time 1374165036402 2013.07.18 18:30:36)
	(_source (\./../../sourcecode/ADCStateMachine.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 474410454410105044411142561c12)
	(_entity
		(_time 1372368071665)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in ))))
		(_port (_internal ADCclockxCO ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_out ))))
		(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_port (_internal ADCwordxDI ~STD_LOGIC_VECTOR{9~downto~0}~12 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_port (_internal ADCoutxDO ~STD_LOGIC_VECTOR{13~downto~0}~12 0 32 (_entity (_out ))))
		(_port (_internal ADCstbyxEO ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ))))
		(_port (_internal ADCoexEBO ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ))))
		(_port (_internal ADCovrxSI ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal RegisterWritexEO ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
		(_port (_internal SRLatchxEI ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ))))
		(_port (_internal RunADCxSI ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal ExposurexDI ~STD_LOGIC_VECTOR{15~downto~0}~12 0 39 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal ColSettlexDI ~STD_LOGIC_VECTOR{15~downto~0}~122 0 40 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~124 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal RowSettlexDI ~STD_LOGIC_VECTOR{15~downto~0}~124 0 41 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~126 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal ResSettlexDI ~STD_LOGIC_VECTOR{15~downto~0}~126 0 42 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~128 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal FramePeriodxDI ~STD_LOGIC_VECTOR{15~downto~0}~128 0 43 (_entity (_in ))))
		(_port (_internal SBRet10xEI ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_in ))))
		(_port (_internal TestPixelxEI ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_in ))))
		(_port (_internal ExtTriggerxEI ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_in ))))
		(_port (_internal CDVSTestSRRowInxSO ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_out ))))
		(_port (_internal CDVSTestSRRowClockxSO ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_out ))))
		(_port (_internal CDVSTestSRColInxSO ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_out ))))
		(_port (_internal CDVSTestSRColClockxSO ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_out ))))
		(_port (_internal CDVSTestColMode0xSO ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_out ))))
		(_port (_internal CDVSTestColMode1xSO ~extieee.std_logic_1164.STD_LOGIC 0 52 (_entity (_out ))))
		(_port (_internal CDVSTestApsTxGatexSO ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_out ))))
		(_port (_internal ADCStateOutputLEDxSO ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_out ))))
		(_type (_internal ColState 0 58 (_enum1 stidle streset streleasereset streadreset stcountreset stnextreset stintegrate ststopintegrate streadsignal stcountsignal stnextsignal stwaitframe stresett stinitat streadresett stinitbt streadsignalt stwaitt (_to (i 0)(i 17)))))
		(_type (_internal RowState 0 59 (_enum1 stidle stfeedrow stinit stread stwrite strowdone stcolumndone stcolsettle (_to (i 0)(i 7)))))
		(_signal (_internal ResetxRB ~extieee.std_logic_1164.STD_LOGIC 0 61 (_architecture (_uni ))))
		(_signal (_internal StateColxDP ColState 0 64 (_architecture (_uni ))))
		(_signal (_internal StateColxDN ColState 0 64 (_architecture (_uni ))))
		(_signal (_internal StateRowxDP RowState 0 65 (_architecture (_uni ))))
		(_signal (_internal StateRowxDN RowState 0 65 (_architecture (_uni ))))
		(_signal (_internal ADCwordWritexE ~extieee.std_logic_1164.STD_LOGIC 0 66 (_architecture (_uni ))))
		(_signal (_internal ClockxC ~extieee.std_logic_1164.STD_LOGIC 0 67 (_architecture (_uni )(_event))))
		(_signal (_internal StateClockxC ~extieee.std_logic_1164.STD_LOGIC 0 68 (_architecture (_uni )(_event))))
		(_signal (_internal CDVSTestSRRowInxS ~extieee.std_logic_1164.STD_LOGIC 0 71 (_architecture (_uni ))))
		(_signal (_internal CDVSTestSRRowClockxS ~extieee.std_logic_1164.STD_LOGIC 0 71 (_architecture (_uni ))))
		(_signal (_internal CDVSTestSRColInxS ~extieee.std_logic_1164.STD_LOGIC 0 71 (_architecture (_uni ))))
		(_signal (_internal CDVSTestSRColClockxS ~extieee.std_logic_1164.STD_LOGIC 0 71 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 76 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal ADCoutMSBxS ~STD_LOGIC_VECTOR{3~downto~0}~13 0 76 (_architecture (_uni ))))
		(_signal (_internal StartPixelxS ~extieee.std_logic_1164.STD_LOGIC 0 77 (_architecture (_uni ))))
		(_signal (_internal StartColxS ~extieee.std_logic_1164.STD_LOGIC 0 78 (_architecture (_uni ))))
		(_signal (_internal StartRowxSN ~extieee.std_logic_1164.STD_LOGIC 0 79 (_architecture (_uni ))))
		(_signal (_internal StartRowxSP ~extieee.std_logic_1164.STD_LOGIC 0 79 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{32~downto~0}~13 0 82 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 32)(i 0))))))
		(_signal (_internal DividerColxDP ~STD_LOGIC_VECTOR{32~downto~0}~13 0 82 (_architecture (_uni ))))
		(_signal (_internal DividerColxDN ~STD_LOGIC_VECTOR{32~downto~0}~13 0 82 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{16~downto~0}~13 0 83 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 16)(i 0))))))
		(_signal (_internal DividerRowxDP ~STD_LOGIC_VECTOR{16~downto~0}~13 0 83 (_architecture (_uni ))))
		(_signal (_internal DividerRowxDN ~STD_LOGIC_VECTOR{16~downto~0}~13 0 83 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{25~downto~0}~13 0 84 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 25)(i 0))))))
		(_signal (_internal ExposureTxD ~STD_LOGIC_VECTOR{25~downto~0}~13 0 84 (_architecture (_uni ))))
		(_signal (_internal FramePeriodxD ~STD_LOGIC_VECTOR{25~downto~0}~13 0 85 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 87 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal CountRowxDN ~STD_LOGIC_VECTOR{7~downto~0}~13 0 87 (_architecture (_uni ))))
		(_signal (_internal CountRowxDP ~STD_LOGIC_VECTOR{7~downto~0}~13 0 87 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~13 0 88 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_signal (_internal CountColxDN ~STD_LOGIC_VECTOR{17~downto~0}~13 0 88 (_architecture (_uni ))))
		(_signal (_internal CountColxDP ~STD_LOGIC_VECTOR{17~downto~0}~13 0 88 (_architecture (_uni ))))
		(_signal (_internal DoReadxS ~extieee.std_logic_1164.STD_LOGIC 0 89 (_architecture (_uni ))))
		(_signal (_internal ReadDonexS ~extieee.std_logic_1164.STD_LOGIC 0 89 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 90 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal ReadCyclexS ~STD_LOGIC_VECTOR{1~downto~0}~13 0 90 (_architecture (_uni ))))
		(_signal (_internal ColModexD ~STD_LOGIC_VECTOR{1~downto~0}~13 0 91 (_architecture (_uni ))))
		(_signal (_internal TxGatexE ~extieee.std_logic_1164.STD_LOGIC 0 92 (_architecture (_uni ))))
		(_constant (_internal SizeX ~extSTD.STANDARD.INTEGER 0 96 (_architecture ((i 240)))))
		(_constant (_internal SizeY ~extSTD.STANDARD.INTEGER 0 97 (_architecture ((i 180)))))
		(_process
			(line__101(_architecture 0 0 101 (_assignment (_simple)(_target(27))(_sensitivity(2)(18)))))
			(line__103(_architecture 1 0 103 (_assignment (_simple)(_alias((ClockxC)(ClockxCI)))(_target(33))(_sensitivity(0)))))
			(line__104(_architecture 2 0 104 (_assignment (_simple)(_alias((StateClockxC)(ClockxC)))(_target(34))(_sensitivity(33)))))
			(line__105(_architecture 3 0 105 (_assignment (_simple)(_target(1))(_sensitivity(33)))))
			(line__107(_architecture 4 0 107 (_assignment (_simple)(_alias((CDVSTestSRRowInxSO)(CDVSTestSRRowInxS)))(_target(19))(_sensitivity(35)))))
			(line__108(_architecture 5 0 108 (_assignment (_simple)(_alias((CDVSTestSRColInxSO)(CDVSTestSRColInxS)))(_target(21))(_sensitivity(37)))))
			(line__110(_architecture 6 0 110 (_assignment (_simple)(_target(41))(_sensitivity(53)))))
			(line__111(_architecture 7 0 111 (_assignment (_simple)(_target(40))(_sensitivity(41)(43)))))
			(line__112(_architecture 8 0 112 (_assignment (_simple)(_alias((ADCoutxDO)(ADCoutMSBxS(d_3_0))(ADCwordxDI(d_9_0))))(_target(4))(_sensitivity(3(d_9_0))(39(d_3_0))))))
			(line__113(_architecture 9 0 113 (_assignment (_simple)(_target(39))(_sensitivity(40)(56)))))
			(line__114(_architecture 10 0 114 (_assignment (_simple)(_alias((ADCstbyxEO)(_string \"0"\)))(_target(5)))))
			(line__115(_architecture 11 0 115 (_assignment (_simple)(_alias((ADCoexEBO)(_string \"0"\)))(_target(6)))))
			(line__117(_architecture 12 0 117 (_assignment (_simple)(_alias((CDVSTestColMode0xSO)(ColModexD(0))))(_target(23))(_sensitivity(57(0))))))
			(line__118(_architecture 13 0 118 (_assignment (_simple)(_target(24))(_sensitivity(17)(18)(57(1))))))
			(line__122(_architecture 14 0 122 (_assignment (_simple)(_alias((ADCStateOutputLEDxSO)(TestPixelxEI)))(_target(26))(_sensitivity(17)))))
			(line__124(_architecture 15 0 124 (_assignment (_simple)(_target(49))(_sensitivity(15)))))
			(line__125(_architecture 16 0 125 (_assignment (_simple)(_target(48))(_sensitivity(11)))))
			(line__127(_architecture 17 0 127 (_assignment (_simple)(_target(25))(_sensitivity(58)))))
			(p_col(_architecture 18 0 130 (_process (_simple)(_target(29)(37)(38)(45)(52)(54)(56)(57)(58))(_sensitivity(10)(11)(12)(13)(14)(17)(28)(44)(48)(49)(53)(55)))))
			(p_row(_architecture 19 0 323 (_process (_simple)(_target(8)(31)(32)(35)(36)(42)(47)(50)(55))(_sensitivity(12)(13)(28)(30)(46)(51)(54)(56))(_read(43)))))
			(p_memoryzing(_architecture 20 0 404 (_process (_target(28)(30)(43)(44)(46)(51)(53))(_sensitivity(27)(34)(29)(31)(42)(45)(47)(50)(52))(_dssslsensitivity 2))))
			(p_clock_chip(_architecture 21 0 439 (_process (_target(20)(22))(_sensitivity(27)(33)(36)(38))(_dssslsensitivity 2))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_static
		(33686018 33686018 770 )
		(514 )
		(771 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 514 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 2 )
		(515 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 514 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 2 )
		(770 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 )
		(33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 514 )
		(33686018 33686018 )
	)
	(_model . Behavioral 22 -1
	)
)
I 000051 55 1674          1374165036475 Behavioral
(_unit VHDL (adcvalueready 0 25 (behavioral 0 36 ))
	(_version v63)
	(_time 1374165036476 2013.07.18 18:30:36)
	(_source (\./../../sourcecode/ADCvalueReady.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 9596c29a94c2c282979b84cf97)
	(_entity
		(_time 1372368070373)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in )(_event))))
		(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in ))))
		(_port (_internal RegisterWritexEI ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal ReadValuexEI ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal ValueReadyxSO ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
		(_type (_internal state 0 37 (_enum1 stidle stadcvalueready stread stadcvalueready2 (_to (i 0)(i 3)))))
		(_signal (_internal StatexDP state 0 40 (_architecture (_uni ))))
		(_signal (_internal StatexDN state 0 40 (_architecture (_uni ))))
		(_process
			(p_memless(_architecture 0 0 44 (_process (_simple)(_target(4)(6))(_sensitivity(2)(3)(5)))))
			(p_memoryzing(_architecture 1 0 78 (_process (_target(5))(_sensitivity(0)(1)(6))(_dssslsensitivity 2))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Behavioral 2 -1
	)
)
I 000051 55 45678         1374165036812 Structural
(_unit VHDL (usbaer_top_level 0 26 (structural 0 102 ))
	(_version v63)
	(_time 1374165036813 2013.07.18 18:30:36)
	(_source (\./../../sourcecode/USBAER_top_level.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_code ecede9bebcbbbafaede8b8e8feb5eb)
	(_entity
		(_time 1372368069749)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(clockgen
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 136 (_entity (_in ))))
				(_port (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 137 (_entity (_in ))))
				(_port (_internal CLKOP ~extieee.std_logic_1164.STD_LOGIC 0 138 (_entity (_out ))))
				(_port (_internal LOCK ~extieee.std_logic_1164.STD_LOGIC 0 139 (_entity (_out ))))
			)
		)
		(shiftRegister
			(_object
				(_generic (_internal width ~extSTD.STANDARD.NATURAL 0 124 (_entity -1 )))
				(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 126 (_entity (_in ))))
				(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 127 (_entity (_in ))))
				(_port (_internal LatchxEI ~extieee.std_logic_1164.STD_LOGIC 0 128 (_entity (_in ))))
				(_port (_internal DxDI ~extieee.std_logic_1164.STD_LOGIC 0 129 (_entity (_in ))))
				(_port (_internal QxDO ~extieee.std_logic_1164.STD_LOGIC 0 130 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{width-1~downto~0}~13 0 131 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 52 )(i 0))))))
				(_port (_internal DataOutxDO ~STD_LOGIC_VECTOR{width-1~downto~0}~13 0 131 (_entity (_out ))))
			)
		)
		(AERfifo
			(_object
				(_port (_internal Data ~STD_LOGIC_VECTOR{15~downto~0}~1320 0 267 (_entity (_in ))))
				(_port (_internal WrClock ~extieee.std_logic_1164.STD_LOGIC 0 268 (_entity (_in ))))
				(_port (_internal RdClock ~extieee.std_logic_1164.STD_LOGIC 0 269 (_entity (_in ))))
				(_port (_internal WrEn ~extieee.std_logic_1164.STD_LOGIC 0 270 (_entity (_in ))))
				(_port (_internal RdEn ~extieee.std_logic_1164.STD_LOGIC 0 271 (_entity (_in ))))
				(_port (_internal Reset ~extieee.std_logic_1164.STD_LOGIC 0 272 (_entity (_in ))))
				(_port (_internal RPReset ~extieee.std_logic_1164.STD_LOGIC 0 273 (_entity (_in ))))
				(_port (_internal Q ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 274 (_entity (_out ))))
				(_port (_internal Empty ~extieee.std_logic_1164.STD_LOGIC 0 275 (_entity (_out ))))
				(_port (_internal Full ~extieee.std_logic_1164.STD_LOGIC 0 276 (_entity (_out ))))
				(_port (_internal AlmostEmpty ~extieee.std_logic_1164.STD_LOGIC 0 277 (_entity (_out ))))
				(_port (_internal AlmostFull ~extieee.std_logic_1164.STD_LOGIC 0 278 (_entity (_out ))))
			)
		)
		(wordRegister
			(_object
				(_generic (_internal width ~extSTD.STANDARD.NATURAL 0 230 (_entity -1 ((i 14)))))
				(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 232 (_entity (_in ))))
				(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 233 (_entity (_in ))))
				(_port (_internal WriteEnablexEI ~extieee.std_logic_1164.STD_LOGIC 0 234 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{width-1~downto~0}~1314 0 235 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 53 )(i 0))))))
				(_port (_internal DataInxDI ~STD_LOGIC_VECTOR{width-1~downto~0}~1314 0 235 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{width-1~downto~0}~1316 0 236 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 54 )(i 0))))))
				(_port (_internal DataOutxDO ~STD_LOGIC_VECTOR{width-1~downto~0}~1316 0 236 (_entity (_out ))))
			)
		)
		(earlyPaketTimer
			(_object
				(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 259 (_entity (_in ))))
				(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 260 (_entity (_in ))))
				(_port (_internal ClearxSI ~extieee.std_logic_1164.STD_LOGIC 0 261 (_entity (_in ))))
				(_port (_internal TimerExpiredxSO ~extieee.std_logic_1164.STD_LOGIC 0 262 (_entity (_out ))))
			)
		)
		(eventCounter
			(_object
				(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 241 (_entity (_in ))))
				(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 242 (_entity (_in ))))
				(_port (_internal ClearxSI ~extieee.std_logic_1164.STD_LOGIC 0 243 (_entity (_in ))))
				(_port (_internal IncrementxSI ~extieee.std_logic_1164.STD_LOGIC 0 244 (_entity (_in ))))
				(_port (_internal OverflowxSO ~extieee.std_logic_1164.STD_LOGIC 0 245 (_entity (_out ))))
			)
		)
		(timestampCounter
			(_object
				(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 250 (_entity (_in ))))
				(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 251 (_entity (_in ))))
				(_port (_internal IncrementxSI ~extieee.std_logic_1164.STD_LOGIC 0 252 (_entity (_in ))))
				(_port (_internal OverflowxSO ~extieee.std_logic_1164.STD_LOGIC 0 253 (_entity (_out ))))
				(_port (_internal DataxDO ~STD_LOGIC_VECTOR{13~downto~0}~1318 0 254 (_entity (_out ))))
			)
		)
		(synchronizerStateMachine
			(_object
				(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 154 (_entity (_in ))))
				(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 155 (_entity (_in ))))
				(_port (_internal RunxSI ~extieee.std_logic_1164.STD_LOGIC 0 156 (_entity (_in ))))
				(_port (_internal ConfigxSI ~extieee.std_logic_1164.STD_LOGIC 0 157 (_entity (_in ))))
				(_port (_internal SyncInxABI ~extieee.std_logic_1164.STD_LOGIC 0 158 (_entity (_in ))))
				(_port (_internal SyncOutxSBO ~extieee.std_logic_1164.STD_LOGIC 0 159 (_entity (_out ))))
				(_port (_internal TriggerxSO ~extieee.std_logic_1164.STD_LOGIC 0 160 (_entity (_out ))))
				(_port (_internal HostResetTimestampxSI ~extieee.std_logic_1164.STD_LOGIC 0 161 (_entity (_in ))))
				(_port (_internal ResetTimestampxSBO ~extieee.std_logic_1164.STD_LOGIC 0 162 (_entity (_out ))))
				(_port (_internal IncrementCounterxSO ~extieee.std_logic_1164.STD_LOGIC 0 163 (_entity (_out ))))
			)
		)
		(fifoStatemachine
			(_object
				(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 106 (_entity (_in ))))
				(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 107 (_entity (_in ))))
				(_port (_internal RunxSI ~extieee.std_logic_1164.STD_LOGIC 0 108 (_entity (_in ))))
				(_port (_internal FifoTransactionxSO ~extieee.std_logic_1164.STD_LOGIC 0 109 (_entity (_out ))))
				(_port (_internal FX2FifoInFullxSBI ~extieee.std_logic_1164.STD_LOGIC 0 110 (_entity (_in ))))
				(_port (_internal FifoEmptyxSI ~extieee.std_logic_1164.STD_LOGIC 0 111 (_entity (_in ))))
				(_port (_internal FifoReadxEO ~extieee.std_logic_1164.STD_LOGIC 0 112 (_entity (_out ))))
				(_port (_internal FX2FifoWritexEBO ~extieee.std_logic_1164.STD_LOGIC 0 113 (_entity (_out ))))
				(_port (_internal FX2FifoPktEndxSBO ~extieee.std_logic_1164.STD_LOGIC 0 114 (_entity (_out ))))
				(_port (_internal FX2FifoAddressxDO ~STD_LOGIC_VECTOR{1~downto~0}~13 0 115 (_entity (_out ))))
				(_port (_internal IncEventCounterxSO ~extieee.std_logic_1164.STD_LOGIC 0 116 (_entity (_out ))))
				(_port (_internal ResetEventCounterxSO ~extieee.std_logic_1164.STD_LOGIC 0 117 (_entity (_out ))))
				(_port (_internal ResetEarlyPaketTimerxSO ~extieee.std_logic_1164.STD_LOGIC 0 118 (_entity (_out ))))
				(_port (_internal EarlyPaketTimerOverflowxSI ~extieee.std_logic_1164.STD_LOGIC 0 119 (_entity (_in ))))
			)
		)
		(monitorStateMachine
			(_object
				(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 168 (_entity (_in ))))
				(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 169 (_entity (_in ))))
				(_port (_internal AERREQxSBI ~extieee.std_logic_1164.STD_LOGIC 0 170 (_entity (_in ))))
				(_port (_internal AERACKxSBO ~extieee.std_logic_1164.STD_LOGIC 0 171 (_entity (_out ))))
				(_port (_internal XxDI ~extieee.std_logic_1164.STD_LOGIC 0 172 (_entity (_in ))))
				(_port (_internal UseLongAckxSI ~extieee.std_logic_1164.STD_LOGIC 0 173 (_entity (_in ))))
				(_port (_internal FifoFullxSI ~extieee.std_logic_1164.STD_LOGIC 0 174 (_entity (_in ))))
				(_port (_internal FifoWritexEO ~extieee.std_logic_1164.STD_LOGIC 0 175 (_entity (_out ))))
				(_port (_internal TimestampRegWritexEO ~extieee.std_logic_1164.STD_LOGIC 0 176 (_entity (_out ))))
				(_port (_internal AddressRegWritexEO ~extieee.std_logic_1164.STD_LOGIC 0 177 (_entity (_out ))))
				(_port (_internal AddressTimestampSelectxSO ~STD_LOGIC_VECTOR{1~downto~0}~132 0 178 (_entity (_out ))))
				(_port (_internal ADCvalueReadyxSI ~extieee.std_logic_1164.STD_LOGIC 0 179 (_entity (_in ))))
				(_port (_internal ReadADCvaluexEO ~extieee.std_logic_1164.STD_LOGIC 0 180 (_entity (_out ))))
				(_port (_internal TimestampOverflowxSI ~extieee.std_logic_1164.STD_LOGIC 0 181 (_entity (_in ))))
				(_port (_internal TriggerxSI ~extieee.std_logic_1164.STD_LOGIC 0 182 (_entity (_in ))))
				(_port (_internal AddressMSBxDO ~STD_LOGIC_VECTOR{1~downto~0}~134 0 183 (_entity (_out ))))
				(_port (_internal ResetTimestampxSBI ~extieee.std_logic_1164.STD_LOGIC 0 184 (_entity (_in ))))
			)
		)
		(ADCStateMachine
			(_object
				(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 190 (_entity (_in ))))
				(_port (_internal ADCclockxCO ~extieee.std_logic_1164.STD_LOGIC 0 191 (_entity (_out ))))
				(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 192 (_entity (_in ))))
				(_port (_internal ADCwordxDI ~STD_LOGIC_VECTOR{9~downto~0}~13 0 193 (_entity (_in ))))
				(_port (_internal ADCoutxDO ~STD_LOGIC_VECTOR{13~downto~0}~13 0 194 (_entity (_out ))))
				(_port (_internal ADCoexEBO ~extieee.std_logic_1164.STD_LOGIC 0 195 (_entity (_out ))))
				(_port (_internal ADCstbyxEO ~extieee.std_logic_1164.STD_LOGIC 0 196 (_entity (_out ))))
				(_port (_internal ADCovrxSI ~extieee.std_logic_1164.STD_LOGIC 0 197 (_entity (_in ))))
				(_port (_internal RegisterWritexEO ~extieee.std_logic_1164.STD_LOGIC 0 198 (_entity (_out ))))
				(_port (_internal SRLatchxEI ~extieee.std_logic_1164.STD_LOGIC 0 199 (_entity (_in ))))
				(_port (_internal RunADCxSI ~extieee.std_logic_1164.STD_LOGIC 0 200 (_entity (_in ))))
				(_port (_internal ExposurexDI ~STD_LOGIC_VECTOR{15~downto~0}~13 0 201 (_entity (_in ))))
				(_port (_internal ColSettlexDI ~STD_LOGIC_VECTOR{15~downto~0}~136 0 202 (_entity (_in ))))
				(_port (_internal RowSettlexDI ~STD_LOGIC_VECTOR{15~downto~0}~138 0 203 (_entity (_in ))))
				(_port (_internal ResSettlexDI ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 204 (_entity (_in ))))
				(_port (_internal FramePeriodxDI ~STD_LOGIC_VECTOR{15~downto~0}~1312 0 205 (_entity (_in ))))
				(_port (_internal SBRet10xEI ~extieee.std_logic_1164.STD_LOGIC 0 206 (_entity (_in ))))
				(_port (_internal TestPixelxEI ~extieee.std_logic_1164.STD_LOGIC 0 207 (_entity (_in ))))
				(_port (_internal ExtTriggerxEI ~extieee.std_logic_1164.STD_LOGIC 0 208 (_entity (_in ))))
				(_port (_internal CDVSTestSRRowInxSO ~extieee.std_logic_1164.STD_LOGIC 0 209 (_entity (_out ))))
				(_port (_internal CDVSTestSRRowClockxSO ~extieee.std_logic_1164.STD_LOGIC 0 210 (_entity (_out ))))
				(_port (_internal CDVSTestSRColInxSO ~extieee.std_logic_1164.STD_LOGIC 0 211 (_entity (_out ))))
				(_port (_internal CDVSTestSRColClockxSO ~extieee.std_logic_1164.STD_LOGIC 0 212 (_entity (_out ))))
				(_port (_internal CDVSTestColMode0xSO ~extieee.std_logic_1164.STD_LOGIC 0 213 (_entity (_out ))))
				(_port (_internal CDVSTestColMode1xSO ~extieee.std_logic_1164.STD_LOGIC 0 214 (_entity (_out ))))
				(_port (_internal CDVSTestApsTxGatexSO ~extieee.std_logic_1164.STD_LOGIC 0 215 (_entity (_out ))))
				(_port (_internal ADCStateOutputLEDxSO ~extieee.std_logic_1164.STD_LOGIC 0 216 (_entity (_out ))))
			)
		)
		(ADCvalueReady
			(_object
				(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 221 (_entity (_in ))))
				(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 222 (_entity (_in ))))
				(_port (_internal RegisterWritexEI ~extieee.std_logic_1164.STD_LOGIC 0 223 (_entity (_in ))))
				(_port (_internal ReadValuexEI ~extieee.std_logic_1164.STD_LOGIC 0 224 (_entity (_in ))))
				(_port (_internal ValueReadyxSO ~extieee.std_logic_1164.STD_LOGIC 0 225 (_entity (_out ))))
			)
		)
		(cDVSResetStateMachine
			(_object
				(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 144 (_entity (_in ))))
				(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 145 (_entity (_in ))))
				(_port (_internal AERackxSBI ~extieee.std_logic_1164.STD_LOGIC 0 146 (_entity (_in ))))
				(_port (_internal RxcolGxSI ~extieee.std_logic_1164.STD_LOGIC 0 147 (_entity (_in ))))
				(_port (_internal cDVSresetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 148 (_entity (_in ))))
				(_port (_internal CDVSresetxRBO ~extieee.std_logic_1164.STD_LOGIC 0 149 (_entity (_out ))))
			)
		)
	)
	(_instantiation uClockGen 0 392 (_component clockgen )
		(_port
			((CLK)(IFClockxCI))
			((RESET)(ResetxR))
			((CLKOP)(ClockxC))
			((LOCK)(LockxS))
		)
		(_use (_entity . clockgen)
		)
	)
	(_instantiation shiftRegister_1 0 414 (_component shiftRegister )
		(_generic
			((width)((i 96)))
		)
		(_port
			((ClockxCI)(SRClockxC))
			((ResetxRBI)(ResetxRB))
			((LatchxEI)(SRLatchxE))
			((DxDI)(SRinxD))
			((QxDO)(SRoutxD))
			((DataOutxDO)(SRDataOutxD))
		)
		(_use (_entity . shiftRegister)
			(_generic
				((width)((i 96)))
			)
			(_port
				((ClockxCI)(ClockxCI))
				((ResetxRBI)(ResetxRBI))
				((LatchxEI)(LatchxEI))
				((DxDI)(DxDI))
				((QxDO)(QxDO))
				((DataOutxDO)(DataOutxDO))
			)
		)
	)
	(_instantiation uFifo 0 433 (_component AERfifo )
		(_port
			((Data)(FifoDataInxD))
			((WrClock)(ClockxC))
			((RdClock)(IfClockxC))
			((WrEn)(FifoWritexE))
			((RdEn)(FifoReadxE))
			((Reset)(ResetxR))
			((RPReset)(ResetxR))
			((Q)(FifoDataOutxD))
			((Empty)(FifoEmptyxS))
			((Full)(FifoFullxS))
			((AlmostEmpty)(FifoAlmostEmptyxS))
			((AlmostFull)(FifoAlmostFullxS))
		)
		(_use (_entity . AERfifo)
		)
	)
	(_instantiation uMonitorAddressRegister 0 450 (_component wordRegister )
		(_generic
			((width)((i 10)))
		)
		(_port
			((ClockxCI)(ClockxC))
			((ResetxRBI)(ResetxRB))
			((WriteEnablexEI)(AddressRegWritexE))
			((DataInxDI)(AERMonitorAddressxDI))
			((DataOutxDO)(AddressRegOutxD))
		)
		(_use (_entity . wordRegister)
			(_generic
				((width)((i 10)))
			)
			(_port
				((ClockxCI)(ClockxCI))
				((ResetxRBI)(ResetxRBI))
				((WriteEnablexEI)(WriteEnablexEI))
				((DataInxDI)(DataInxDI))
				((DataOutxDO)(DataOutxDO))
			)
		)
	)
	(_instantiation uMonitorTimestampRegister 0 460 (_component wordRegister )
		(_generic
			((width)((i 14)))
		)
		(_port
			((ClockxCI)(ClockxC))
			((ResetxRBI)(ResetxRB))
			((WriteEnablexEI)(TimestampRegWritexE))
			((DataInxDI)(ActualTimestampxD))
			((DataOutxDO)(MonitorTimestampxD))
		)
		(_use (_entity . wordRegister)
			(_generic
				((width)((i 14)))
			)
			(_port
				((ClockxCI)(ClockxCI))
				((ResetxRBI)(ResetxRBI))
				((WriteEnablexEI)(WriteEnablexEI))
				((DataInxDI)(DataInxDI))
				((DataOutxDO)(DataOutxDO))
			)
		)
	)
	(_instantiation uADCRegister 0 470 (_component wordRegister )
		(_generic
			((width)((i 14)))
		)
		(_port
			((ClockxCI)(IfClockxC))
			((ResetxRBI)(ResetxRB))
			((WriteEnablexEI)(ADCregWritexE))
			((DataInxDI)(ADCregInxD))
			((DataOutxDO)(ADCregOutxD))
		)
		(_use (_entity . wordRegister)
			(_generic
				((width)((i 14)))
			)
			(_port
				((ClockxCI)(ClockxCI))
				((ResetxRBI)(ResetxRBI))
				((WriteEnablexEI)(WriteEnablexEI))
				((DataInxDI)(DataInxDI))
				((DataOutxDO)(DataOutxDO))
			)
		)
	)
	(_instantiation uEarlyPaketTimer 0 482 (_component earlyPaketTimer )
		(_port
			((ClockxCI)(ClockxC))
			((ResetxRBI)(ResetxRB))
			((ClearxSI)(ResetEarlyPaketTimerxS))
			((TimerExpiredxSO)(EarlyPaketTimerOverflowxS))
		)
		(_use (_entity . earlyPaketTimer)
		)
	)
	(_instantiation uEventCounter 0 489 (_component eventCounter )
		(_port
			((ClockxCI)(ClockxC))
			((ResetxRBI)(ResetxRB))
			((ClearxSI)(ResetEventCounterxS))
			((IncrementxSI)(IncEventCounterxS))
			((OverflowxSO)(ECResetEarlyPaketTimerxS))
		)
		(_use (_entity . eventCounter)
		)
	)
	(_instantiation uTimestampCounter 0 497 (_component timestampCounter )
		(_port
			((ClockxCI)(ClockxC))
			((ResetxRBI)(CounterResetxRB))
			((IncrementxSI)(IncxS))
			((OverflowxSO)(TimestampOverflowxS))
			((DataxDO)(ActualTimestampxD))
		)
		(_use (_entity . timestampCounter)
		)
	)
	(_instantiation uSynchronizerStateMachine_1 0 505 (_component synchronizerStateMachine )
		(_port
			((ClockxCI)(ClockxC))
			((ResetxRBI)(ResetxRB))
			((RunxSI)(RunxS))
			((ConfigxSI)(TimestampMasterxS))
			((SyncInxABI)(SyncInxAB))
			((SyncOutxSBO)(SyncOutxSB))
			((TriggerxSO)(TriggerxS))
			((HostResetTimestampxSI)(HostResetTimestampxS))
			((ResetTimestampxSBO)(SynchronizerResetTimestampxSB))
			((IncrementCounterxSO)(IncxS))
		)
		(_use (_entity . synchronizerStateMachine)
		)
	)
	(_instantiation fifoStatemachine_1 0 520 (_component fifoStatemachine )
		(_port
			((ClockxCI)(IfClockxC))
			((ResetxRBI)(ResetxRB))
			((RunxSI)(RunxS))
			((FifoTransactionxSO)(FifoTransactionxS))
			((FX2FifoInFullxSBI)(FX2FifoInFullxSBI))
			((FifoEmptyxSI)(FifoEmptyxS))
			((FifoReadxEO)(FifoReadxE))
			((FX2FifoWritexEBO)(FX2FifoWritexEB))
			((FX2FifoPktEndxSBO)(FX2FifoPktEndxSB))
			((FX2FifoAddressxDO)(FX2FifoAddressxDO))
			((IncEventCounterxSO)(IncEventCounterxS))
			((ResetEventCounterxSO)(ResetEventCounterxS))
			((ResetEarlyPaketTimerxSO)(SMResetEarlyPaketTimerxS))
			((EarlyPaketTimerOverflowxSI)(EarlyPaketTimerOverflowxS))
		)
		(_use (_entity . fifoStatemachine)
		)
	)
	(_instantiation monitorStateMachine_1 0 537 (_component monitorStateMachine )
		(_port
			((ClockxCI)(ClockxC))
			((ResetxRBI)(ResetxRB))
			((AERREQxSBI)(AERREQxSB))
			((AERACKxSBO)(AERMonitorACKxSB))
			((XxDI)(AERMonitorAddressxDI(9)))
			((UseLongAckxSI)(UseLongAckxS))
			((FifoFullxSI)(FifoFullxS))
			((FifoWritexEO)(FifoWritexE))
			((TimestampRegWritexEO)(TimestampRegWritexE))
			((AddressRegWritexEO)(AddressRegWritexE))
			((AddressTimestampSelectxSO)(AddressTimestampSelectxS))
			((ADCvalueReadyxSI)(ADCvalueReadyxS))
			((ReadADCvaluexEO)(ReadADCvaluexE))
			((TimestampOverflowxSI)(TimestampOverflowxS))
			((TriggerxSI)(TriggerxS))
			((AddressMSBxDO)(AddressMSBxD))
			((ResetTimestampxSBI)(SynchronizerResetTimestampxSB))
		)
		(_use (_entity . monitorStateMachine)
		)
	)
	(_instantiation ADCStateMachine_1 0 557 (_component ADCStateMachine )
		(_port
			((ClockxCI)(IfClockxC))
			((ADCclockxCO)(ADCclockxC))
			((ResetxRBI)(ADCsmRstxE))
			((ADCwordxDI)(ADCwordxDI))
			((ADCoutxDO)(ADCdataxD))
			((ADCoexEBO)(ADCoexEB))
			((ADCstbyxEO)(ADCstbyxE))
			((ADCovrxSI)(ADCovrxS))
			((RegisterWritexEO)(ADCregWritexE))
			((SRLatchxEI)(SRLatchxE))
			((RunADCxSI)(RunADCxS))
			((ExposurexDI)(ExposurexD))
			((ColSettlexDI)(ColSettlexD))
			((RowSettlexDI)(RowSettlexD))
			((ResSettlexDI)(ResSettlexD))
			((FramePeriodxDI)(FramePeriodxD))
			((SBRet10xEI)(SBRet10xE))
			((TestPixelxEI)(TestPixelxE))
			((ExtTriggerxEI)(ExtTriggerxE))
			((CDVSTestSRRowInxSO)(CDVSTestSRRowInxS))
			((CDVSTestSRRowClockxSO)(CDVSTestSRRowClockxS))
			((CDVSTestSRColInxSO)(CDVSTestSRColInxS))
			((CDVSTestSRColClockxSO)(CDVSTestSRColClockxS))
			((CDVSTestColMode0xSO)(CDVSTestColMode0xS))
			((CDVSTestColMode1xSO)(CDVSTestColMode1xS))
			((CDVSTestApsTxGatexSO)(CDVSTestApsTxGatexS))
			((ADCStateOutputLEDxSO)(ADCStateOutputLEDxS))
		)
		(_use (_entity . ADCStateMachine)
			(_port
				((ClockxCI)(ClockxCI))
				((ADCclockxCO)(ADCclockxCO))
				((ResetxRBI)(ResetxRBI))
				((ADCwordxDI)(ADCwordxDI))
				((ADCoutxDO)(ADCoutxDO))
				((ADCstbyxEO)(ADCstbyxEO))
				((ADCoexEBO)(ADCoexEBO))
				((ADCovrxSI)(ADCovrxSI))
				((RegisterWritexEO)(RegisterWritexEO))
				((SRLatchxEI)(SRLatchxEI))
				((RunADCxSI)(RunADCxSI))
				((ExposurexDI)(ExposurexDI))
				((ColSettlexDI)(ColSettlexDI))
				((RowSettlexDI)(RowSettlexDI))
				((ResSettlexDI)(ResSettlexDI))
				((FramePeriodxDI)(FramePeriodxDI))
				((SBRet10xEI)(SBRet10xEI))
				((TestPixelxEI)(TestPixelxEI))
				((ExtTriggerxEI)(ExtTriggerxEI))
				((CDVSTestSRRowInxSO)(CDVSTestSRRowInxSO))
				((CDVSTestSRRowClockxSO)(CDVSTestSRRowClockxSO))
				((CDVSTestSRColInxSO)(CDVSTestSRColInxSO))
				((CDVSTestSRColClockxSO)(CDVSTestSRColClockxSO))
				((CDVSTestColMode0xSO)(CDVSTestColMode0xSO))
				((CDVSTestColMode1xSO)(CDVSTestColMode1xSO))
				((CDVSTestApsTxGatexSO)(CDVSTestApsTxGatexSO))
				((ADCStateOutputLEDxSO)(ADCStateOutputLEDxSO))
			)
		)
	)
	(_instantiation ADCvalueReady_1 0 591 (_component ADCvalueReady )
		(_port
			((ClockxCI)(ClockxC))
			((ResetxRBI)(ResetxRB))
			((RegisterWritexEI)(ADCregWritexE))
			((ReadValuexEI)(ReadADCvaluexE))
			((ValueReadyxSO)(ADCvalueReadyxS))
		)
		(_use (_entity . ADCvalueReady)
		)
	)
	(_instantiation cDVSResetStateMachine_1 0 599 (_component cDVSResetStateMachine )
		(_port
			((ClockxCI)(ClockxC))
			((ResetxRBI)(ResetxRB))
			((AERackxSBI)(AERREQxSB))
			((RxcolGxSI)(RxcolGxS))
			((cDVSresetxRBI)(PE3xSI))
			((CDVSresetxRBO)(CDVSTestPeriodicChipResetxRB))
		)
		(_use (_entity . cDVSResetStateMachine)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal FX2FifoDataxDIO ~STD_LOGIC_VECTOR{15~downto~0}~12 0 29 (_entity (_out ))))
		(_port (_internal FX2FifoInFullxSBI ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal FX2FifoWritexEBO ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_port (_internal FX2FifoReadxEBO ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
		(_port (_internal FX2FifoPktEndxSBO ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal FX2FifoAddressxDO ~STD_LOGIC_VECTOR{1~downto~0}~12 0 35 (_entity (_out ))))
		(_port (_internal IfClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_in ))))
		(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ))))
		(_port (_internal Sync1xABI ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_in ))))
		(_port (_internal SynchOutxSBO ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_out ))))
		(_port (_internal PC0xSIO ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_inout ))))
		(_port (_internal PC1xSIO ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_inout ))))
		(_port (_internal PC2xSIO ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_inout ))))
		(_port (_internal PC3xSIO ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_inout ))))
		(_port (_internal PA0xSIO ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_inout ))))
		(_port (_internal PA1xSIO ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_inout ))))
		(_port (_internal PA3xSIO ~extieee.std_logic_1164.STD_LOGIC 0 56 (_entity (_inout ))))
		(_port (_internal PA7xSIO ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_inout ))))
		(_port (_internal PE2xSI ~extieee.std_logic_1164.STD_LOGIC 0 59 (_entity (_in ))))
		(_port (_internal PE3xSI ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_in ))))
		(_port (_internal FXLEDxSI ~extieee.std_logic_1164.STD_LOGIC 0 62 (_entity (_in ))))
		(_port (_internal ADCclockxCO ~extieee.std_logic_1164.STD_LOGIC 0 65 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~12 0 66 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_port (_internal ADCwordxDI ~STD_LOGIC_VECTOR{9~downto~0}~12 0 66 (_entity (_in ))))
		(_port (_internal ADCoexEBO ~extieee.std_logic_1164.STD_LOGIC 0 68 (_entity (_out ))))
		(_port (_internal ADCstbyxEO ~extieee.std_logic_1164.STD_LOGIC 0 69 (_entity (_out ))))
		(_port (_internal ADCovrxSI ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_in ))))
		(_port (_internal CDVSTestSRRowClockxSO ~extieee.std_logic_1164.STD_LOGIC 0 72 (_entity (_out ))))
		(_port (_internal CDVSTestSRColClockxSO ~extieee.std_logic_1164.STD_LOGIC 0 73 (_entity (_out ))))
		(_port (_internal CDVSTestSRRowInxSO ~extieee.std_logic_1164.STD_LOGIC 0 74 (_entity (_out ))))
		(_port (_internal CDVSTestSRColInxSO ~extieee.std_logic_1164.STD_LOGIC 0 75 (_entity (_out ))))
		(_port (_internal CDVSTestBiasEnablexEO ~extieee.std_logic_1164.STD_LOGIC 0 77 (_entity (_out ))))
		(_port (_internal CDVSTestChipResetxRBO ~extieee.std_logic_1164.STD_LOGIC 0 78 (_entity (_out ))))
		(_port (_internal CDVSTestColMode0xSO ~extieee.std_logic_1164.STD_LOGIC 0 80 (_entity (_out ))))
		(_port (_internal CDVSTestColMode1xSO ~extieee.std_logic_1164.STD_LOGIC 0 81 (_entity (_out ))))
		(_port (_internal CDVSTestBiasDiagSelxSO ~extieee.std_logic_1164.STD_LOGIC 0 83 (_entity (_out ))))
		(_port (_internal CDVSTestBiasBitOutxSI ~extieee.std_logic_1164.STD_LOGIC 0 84 (_entity (_in ))))
		(_port (_internal CDVSTestApsTxGatexSO ~extieee.std_logic_1164.STD_LOGIC 0 86 (_entity (_out ))))
		(_port (_internal LED1xSO ~extieee.std_logic_1164.STD_LOGIC 0 89 (_entity (_out ))))
		(_port (_internal LED2xSO ~extieee.std_logic_1164.STD_LOGIC 0 90 (_entity (_out ))))
		(_port (_internal LED3xSO ~extieee.std_logic_1164.STD_LOGIC 0 91 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 93 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal DebugxSIO ~STD_LOGIC_VECTOR{15~downto~0}~122 0 93 (_entity (_inout ))))
		(_port (_internal AERMonitorREQxABI ~extieee.std_logic_1164.STD_LOGIC 0 96 (_entity (_in ))))
		(_port (_internal AERMonitorACKxSBO ~extieee.std_logic_1164.STD_LOGIC 0 97 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~124 0 98 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_port (_internal AERMonitorAddressxDI ~STD_LOGIC_VECTOR{9~downto~0}~124 0 98 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 115 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~132 0 178 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~134 0 183 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~13 0 193 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~13 0 194 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 201 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~136 0 202 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~138 0 203 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 204 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1312 0 205 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~1318 0 254 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1320 0 267 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 274 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~1324 0 285 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_signal (_internal MonitorTimestampxD ~STD_LOGIC_VECTOR{13~downto~0}~1324 0 285 (_architecture (_uni ))))
		(_signal (_internal ActualTimestampxD ~STD_LOGIC_VECTOR{13~downto~0}~1324 0 286 (_architecture (_uni ))))
		(_signal (_internal TimestampRegWritexE ~extieee.std_logic_1164.STD_LOGIC 0 289 (_architecture (_uni ))))
		(_signal (_internal SyncInxAB ~extieee.std_logic_1164.STD_LOGIC 0 291 (_architecture (_uni ))))
		(_signal (_internal AERREQxSB ~extieee.std_logic_1164.STD_LOGIC 0 293 (_architecture (_uni ))))
		(_signal (_internal AERReqSyncxSBN ~extieee.std_logic_1164.STD_LOGIC 0 293 (_architecture (_uni ))))
		(_signal (_internal AERMonitorACKxSB ~extieee.std_logic_1164.STD_LOGIC 0 295 (_architecture (_uni ))))
		(_signal (_internal UseLongAckxS ~extieee.std_logic_1164.STD_LOGIC 0 296 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1326 0 299 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal AddressTimestampSelectxS ~STD_LOGIC_VECTOR{1~downto~0}~1326 0 299 (_architecture (_uni ))))
		(_signal (_internal IncEventCounterxS ~extieee.std_logic_1164.STD_LOGIC 0 305 (_architecture (_uni ))))
		(_signal (_internal ResetEventCounterxS ~extieee.std_logic_1164.STD_LOGIC 0 306 (_architecture (_uni ))))
		(_signal (_internal ResetEarlyPaketTimerxS ~extieee.std_logic_1164.STD_LOGIC 0 307 (_architecture (_uni ))))
		(_signal (_internal EarlyPaketTimerOverflowxS ~extieee.std_logic_1164.STD_LOGIC 0 308 (_architecture (_uni ))))
		(_signal (_internal SMResetEarlyPaketTimerxS ~extieee.std_logic_1164.STD_LOGIC 0 309 (_architecture (_uni ))))
		(_signal (_internal ECResetEarlyPaketTimerxS ~extieee.std_logic_1164.STD_LOGIC 0 310 (_architecture (_uni ))))
		(_signal (_internal ClockxC ~extieee.std_logic_1164.STD_LOGIC 0 313 (_architecture (_uni )(_event))))
		(_signal (_internal IfClockxC ~extieee.std_logic_1164.STD_LOGIC 0 313 (_architecture (_uni ))))
		(_signal (_internal ResetxRB ~extieee.std_logic_1164.STD_LOGIC 0 314 (_architecture (_uni ))))
		(_signal (_internal ResetxR ~extieee.std_logic_1164.STD_LOGIC 0 314 (_architecture (_uni ))))
		(_signal (_internal RunxS ~extieee.std_logic_1164.STD_LOGIC 0 315 (_architecture (_uni ))))
		(_signal (_internal CounterResetxRB ~extieee.std_logic_1164.STD_LOGIC 0 316 (_architecture (_uni ))))
		(_signal (_internal SynchronizerResetTimestampxSB ~extieee.std_logic_1164.STD_LOGIC 0 317 (_architecture (_uni ))))
		(_signal (_internal CDVSTestChipResetxRB ~extieee.std_logic_1164.STD_LOGIC 0 318 (_internal (_uni ))))
		(_signal (_internal CDVSTestPeriodicChipResetxRB ~extieee.std_logic_1164.STD_LOGIC 0 319 (_architecture (_uni ))))
		(_signal (_internal RxcolGxS ~extieee.std_logic_1164.STD_LOGIC 0 320 (_architecture (_uni ))))
		(_signal (_internal TimestampOverflowxS ~extieee.std_logic_1164.STD_LOGIC 0 323 (_architecture (_uni ))))
		(_signal (_internal AddressMSBxD ~STD_LOGIC_VECTOR{1~downto~0}~1326 0 324 (_architecture (_uni ))))
		(_signal (_internal TimestampMasterxS ~extieee.std_logic_1164.STD_LOGIC 0 325 (_architecture (_uni ))))
		(_signal (_internal FifoTransactionxS ~extieee.std_logic_1164.STD_LOGIC 0 328 (_architecture (_uni ))))
		(_signal (_internal FX2FifoWritexEB ~extieee.std_logic_1164.STD_LOGIC 0 329 (_architecture (_uni ))))
		(_signal (_internal FX2FifoPktEndxSB ~extieee.std_logic_1164.STD_LOGIC 0 330 (_architecture (_uni ))))
		(_signal (_internal SyncOutxSB ~extieee.std_logic_1164.STD_LOGIC 0 331 (_architecture (_uni ))))
		(_signal (_internal HostResetTimestampxS ~extieee.std_logic_1164.STD_LOGIC 0 332 (_architecture (_uni ))))
		(_signal (_internal TriggerxS ~extieee.std_logic_1164.STD_LOGIC 0 334 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~1328 0 336 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_signal (_internal AddressRegOutxD ~STD_LOGIC_VECTOR{9~downto~0}~1328 0 336 (_architecture (_uni ))))
		(_signal (_internal AddressRegWritexE ~extieee.std_logic_1164.STD_LOGIC 0 337 (_architecture (_uni ))))
		(_signal (_internal AddressRegOut8xD ~extieee.std_logic_1164.STD_LOGIC 0 338 (_architecture (_uni ))))
		(_signal (_internal IncxS ~extieee.std_logic_1164.STD_LOGIC 0 341 (_architecture (_uni ))))
		(_signal (_internal ReadADCvaluexE ~extieee.std_logic_1164.STD_LOGIC 0 344 (_architecture (_uni ))))
		(_signal (_internal ADCvalueReadyxS ~extieee.std_logic_1164.STD_LOGIC 0 344 (_architecture (_uni ))))
		(_signal (_internal ADCregInxD ~STD_LOGIC_VECTOR{13~downto~0}~1324 0 345 (_architecture (_uni ))))
		(_signal (_internal ADCregOutxD ~STD_LOGIC_VECTOR{13~downto~0}~1324 0 346 (_architecture (_uni ))))
		(_signal (_internal ADCregWritexE ~extieee.std_logic_1164.STD_LOGIC 0 347 (_architecture (_uni ))))
		(_signal (_internal ADCdataxD ~STD_LOGIC_VECTOR{13~downto~0}~1324 0 348 (_architecture (_uni ))))
		(_signal (_internal SBRet10xE ~extieee.std_logic_1164.STD_LOGIC 0 349 (_architecture (_uni ))))
		(_signal (_internal ADCsmRstxE ~extieee.std_logic_1164.STD_LOGIC 0 351 (_architecture (_uni ))))
		(_signal (_internal ADCclockxC ~extieee.std_logic_1164.STD_LOGIC 0 352 (_architecture (_uni ))))
		(_signal (_internal ADCoexEB ~extieee.std_logic_1164.STD_LOGIC 0 353 (_architecture (_uni ))))
		(_signal (_internal ADCstbyxE ~extieee.std_logic_1164.STD_LOGIC 0 354 (_architecture (_uni ))))
		(_signal (_internal ADCovrxS ~extieee.std_logic_1164.STD_LOGIC 0 355 (_architecture (_uni ))))
		(_signal (_internal CDVSTestSRRowClockxS ~extieee.std_logic_1164.STD_LOGIC 0 356 (_architecture (_uni ))))
		(_signal (_internal CDVSTestSRRowInxS ~extieee.std_logic_1164.STD_LOGIC 0 356 (_architecture (_uni ))))
		(_signal (_internal CDVSTestSRColClockxS ~extieee.std_logic_1164.STD_LOGIC 0 357 (_architecture (_uni ))))
		(_signal (_internal CDVSTestSRColInxS ~extieee.std_logic_1164.STD_LOGIC 0 357 (_architecture (_uni ))))
		(_signal (_internal CDVSTestColMode0xS ~extieee.std_logic_1164.STD_LOGIC 0 358 (_architecture (_uni ))))
		(_signal (_internal CDVSTestColMode1xS ~extieee.std_logic_1164.STD_LOGIC 0 358 (_architecture (_uni ))))
		(_signal (_internal CDVSTestApsTxGatexS ~extieee.std_logic_1164.STD_LOGIC 0 359 (_architecture (_uni ))))
		(_signal (_internal CDVSTestBiasBitOutxS ~extieee.std_logic_1164.STD_LOGIC 0 360 (_internal (_uni ))))
		(_signal (_internal ExtTriggerxE ~extieee.std_logic_1164.STD_LOGIC 0 361 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{95~downto~0}~13 0 363 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 95)(i 0))))))
		(_signal (_internal SRDataOutxD ~STD_LOGIC_VECTOR{95~downto~0}~13 0 363 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1330 0 365 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal ExposurexD ~STD_LOGIC_VECTOR{15~downto~0}~1330 0 365 (_architecture (_uni ))))
		(_signal (_internal ColSettlexD ~STD_LOGIC_VECTOR{15~downto~0}~1330 0 365 (_architecture (_uni ))))
		(_signal (_internal RowSettlexD ~STD_LOGIC_VECTOR{15~downto~0}~1330 0 365 (_architecture (_uni ))))
		(_signal (_internal ResSettlexD ~STD_LOGIC_VECTOR{15~downto~0}~1330 0 365 (_architecture (_uni ))))
		(_signal (_internal FramePeriodxD ~STD_LOGIC_VECTOR{15~downto~0}~1330 0 366 (_architecture (_uni ))))
		(_signal (_internal TestPixelxE ~extieee.std_logic_1164.STD_LOGIC 0 367 (_architecture (_uni ))))
		(_signal (_internal SRoutxD ~extieee.std_logic_1164.STD_LOGIC 0 369 (_architecture (_uni ))))
		(_signal (_internal SRinxD ~extieee.std_logic_1164.STD_LOGIC 0 369 (_architecture (_uni ))))
		(_signal (_internal SRLatchxE ~extieee.std_logic_1164.STD_LOGIC 0 369 (_architecture (_uni ))))
		(_signal (_internal SRClockxC ~extieee.std_logic_1164.STD_LOGIC 0 369 (_architecture (_uni ))))
		(_signal (_internal RunADCxS ~extieee.std_logic_1164.STD_LOGIC 0 370 (_architecture (_uni ))))
		(_signal (_internal ADCStateOutputLEDxS ~extieee.std_logic_1164.STD_LOGIC 0 372 (_architecture (_uni ))))
		(_signal (_internal LockxS ~extieee.std_logic_1164.STD_LOGIC 0 375 (_architecture (_uni ))))
		(_signal (_internal FifoDataInxD ~STD_LOGIC_VECTOR{15~downto~0}~1330 0 378 (_architecture (_uni ))))
		(_signal (_internal FifoDataOutxD ~STD_LOGIC_VECTOR{15~downto~0}~1330 0 378 (_architecture (_uni ))))
		(_signal (_internal FifoWritexE ~extieee.std_logic_1164.STD_LOGIC 0 379 (_architecture (_uni ))))
		(_signal (_internal FifoReadxE ~extieee.std_logic_1164.STD_LOGIC 0 379 (_architecture (_uni ))))
		(_signal (_internal FifoEmptyxS ~extieee.std_logic_1164.STD_LOGIC 0 380 (_architecture (_uni ))))
		(_signal (_internal FifoAlmostEmptyxS ~extieee.std_logic_1164.STD_LOGIC 0 380 (_architecture (_uni ))))
		(_signal (_internal FifoFullxS ~extieee.std_logic_1164.STD_LOGIC 0 380 (_architecture (_uni ))))
		(_signal (_internal FifoAlmostFullxS ~extieee.std_logic_1164.STD_LOGIC 0 380 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1332 0 383 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal selectADC ~STD_LOGIC_VECTOR{1~downto~0}~1332 0 383 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1334 0 384 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal selectaddress ~STD_LOGIC_VECTOR{1~downto~0}~1334 0 384 (_architecture (_string \"01"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1336 0 385 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal selecttimestamp ~STD_LOGIC_VECTOR{1~downto~0}~1336 0 385 (_architecture (_string \"00"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1338 0 386 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal selecttrigger ~STD_LOGIC_VECTOR{1~downto~0}~1338 0 386 (_architecture (_string \"10"\))))
		(_process
			(line__389(_architecture 0 0 389 (_assignment (_simple)(_alias((IfClockxC)(IfClockxCI)))(_target(60))(_sensitivity(6)))))
			(line__390(_architecture 1 0 390 (_assignment (_simple)(_alias((ADCclockxCO)(ADCclockxC)))(_target(21))(_sensitivity(90)))))
			(line__403(_architecture 2 0 403 (_assignment (_simple)(_alias((CDVSTestBiasDiagSelxSO)(PA0xSIO)))(_target(34))(_sensitivity(14)))))
			(line__406(_architecture 3 0 406 (_assignment (_simple)(_alias((ResetxRB)(ResetxRBI)))(_target(61))(_sensitivity(7)))))
			(line__407(_architecture 4 0 407 (_assignment (_simple)(_target(62))(_sensitivity(7)))))
			(line__408(_architecture 5 0 408 (_assignment (_simple)(_alias((CounterResetxRB)(SynchronizerResetTimestampxSB)))(_target(64))(_sensitivity(65)))))
			(line__410(_architecture 6 0 410 (_assignment (_simple)(_alias((FX2FifoReadxEBO)(_string \"1"\)))(_target(3)))))
			(line__412(_architecture 7 0 412 (_assignment (_simple)(_alias((SyncInxAB)(Sync1xABI)))(_target(47))(_sensitivity(8)))))
			(line__425(_architecture 8 0 425 (_assignment (_simple)(_alias((ExposurexD)(SRDataOutxD(d_15_0))))(_target(104))(_sensitivity(103(d_15_0))))))
			(line__426(_architecture 9 0 426 (_assignment (_simple)(_alias((ColSettlexD)(SRDataOutxD(d_31_16))))(_target(105))(_sensitivity(103(d_31_16))))))
			(line__427(_architecture 10 0 427 (_assignment (_simple)(_alias((RowSettlexD)(SRDataOutxD(d_47_32))))(_target(106))(_sensitivity(103(d_47_32))))))
			(line__428(_architecture 11 0 428 (_assignment (_simple)(_alias((ResSettlexD)(SRDataOutxD(d_63_48))))(_target(107))(_sensitivity(103(d_63_48))))))
			(line__429(_architecture 12 0 429 (_assignment (_simple)(_alias((FramePeriodxD)(SRDataOutxD(d_79_64))))(_target(108))(_sensitivity(103(d_79_64))))))
			(line__430(_architecture 13 0 430 (_assignment (_simple)(_alias((TestPixelxE)(SRDataOutxD(94))))(_target(109))(_sensitivity(103(94))))))
			(line__431(_architecture 14 0 431 (_assignment (_simple)(_alias((SBRet10xE)(SRDataOutxD(95))))(_target(88))(_sensitivity(103(95))))))
			(line__448(_architecture 15 0 448 (_assignment (_simple)(_alias((FX2FifoDataxDIO)(FifoDataOutxD)))(_target(0))(_sensitivity(118)))))
			(line__480(_architecture 16 0 480 (_assignment (_simple)(_alias((ADCregInxD)(ADCdataxD)))(_target(84))(_sensitivity(87)))))
			(line__518(_architecture 17 0 518 (_assignment (_simple)(_alias((TimestampMasterxS)(_string \"1"\)))(_target(71)))))
			(line__588(_architecture 18 0 588 (_assignment (_simple)(_alias((ADCovrxS)(ADCovrxSI)))(_target(93))(_sensitivity(25)))))
			(line__589(_architecture 19 0 589 (_assignment (_simple)(_target(89))(_sensitivity(61)(63)))))
			(line__608(_architecture 20 0 608 (_assignment (_simple)(_alias((SynchOutxSBO)(SyncOutxSB)))(_target(9))(_sensitivity(75)))))
			(line__609(_architecture 21 0 609 (_assignment (_simple)(_alias((FX2FifoPktEndxSBO)(FX2FifoPktEndxSB)))(_target(4))(_sensitivity(74)))))
			(line__610(_architecture 22 0 610 (_assignment (_simple)(_alias((FX2FifoWritexEBO)(FX2FifoWritexEB)))(_target(2))(_sensitivity(73)))))
			(line__611(_architecture 23 0 611 (_assignment (_simple)(_alias((AERMonitorACKxSBO)(AERMonitorACKxSB)))(_target(42))(_sensitivity(50)))))
			(line__614(_architecture 24 0 614 (_assignment (_simple)(_target(55))(_sensitivity(57)(58)))))
			(line__618(_architecture 25 0 618 (_assignment (_simple)(_target(80))(_sensitivity(78(9))(78(8))))))
			(line__625(_architecture 26 0 625 (_assignment (_simple)(_target(117))(_sensitivity(44)(52)(70)(78(d_7_0))(78(9))(80)(85)))))
			(line__632(_architecture 27 0 632 (_assignment (_simple)(_alias((LED1xSO)(CDVSTestChipResetxRB)))(_target(37))(_sensitivity(19)))))
			(line__633(_architecture 28 0 633 (_assignment (_simple)(_alias((LED2xSO)(RunxS)))(_target(38))(_sensitivity(63)))))
			(line__634(_architecture 29 0 634 (_assignment (_simple)(_alias((LED3xSO)(ADCStateOutputLEDxS)))(_target(39))(_sensitivity(115)))))
			(line__637(_architecture 30 0 637 (_assignment (_simple)(_alias((CDVSTestChipResetxRBO)(CDVSTestChipResetxRB)))(_target(31))(_sensitivity(19)))))
			(line__643(_architecture 31 0 643 (_assignment (_simple)(_target(30))(_sensitivity(18)))))
			(line__645(_architecture 32 0 645 (_assignment (_simple)(_alias((HostResetTimestampxS)(PA7xSIO)))(_target(76))(_sensitivity(17)))))
			(line__646(_architecture 33 0 646 (_assignment (_simple)(_alias((RunxS)(PA3xSIO)))(_target(63))(_sensitivity(16)))))
			(line__647(_architecture 34 0 647 (_assignment (_simple)(_alias((ExtTriggerxE)(PA1xSIO)))(_target(102))(_sensitivity(15)))))
			(line__649(_architecture 35 0 649 (_assignment (_simple)(_alias((RunADCxS)(PC0xSIO)))(_target(114))(_sensitivity(10)))))
			(line__650(_architecture 36 0 650 (_assignment (_simple)(_alias((SRClockxC)(PC1xSIO)))(_target(113))(_sensitivity(11)))))
			(line__651(_architecture 37 0 651 (_assignment (_simple)(_alias((SRLatchxE)(PC2xSIO)))(_target(112))(_sensitivity(12)))))
			(line__652(_architecture 38 0 652 (_assignment (_simple)(_alias((SRinxD)(PC3xSIO)))(_target(111))(_sensitivity(13)))))
			(line__654(_architecture 39 0 654 (_assignment (_simple)(_alias((CDVSTestSRColClockxSO)(CDVSTestSRColClockxS)))(_target(27))(_sensitivity(96)))))
			(line__655(_architecture 40 0 655 (_assignment (_simple)(_alias((CDVSTestSRRowClockxSO)(CDVSTestSRRowClockxS)))(_target(26))(_sensitivity(94)))))
			(line__656(_architecture 41 0 656 (_assignment (_simple)(_alias((CDVSTestSRColInxSO)(CDVSTestSRColInxS)))(_target(29))(_sensitivity(97)))))
			(line__657(_architecture 42 0 657 (_assignment (_simple)(_alias((CDVSTestSRRowInxSO)(CDVSTestSRRowInxS)))(_target(28))(_sensitivity(95)))))
			(line__659(_architecture 43 0 659 (_assignment (_simple)(_alias((CDVSTestColMode0xSO)(CDVSTestColMode0xS)))(_target(32))(_sensitivity(98)))))
			(line__660(_architecture 44 0 660 (_assignment (_simple)(_alias((CDVSTestColMode1xSO)(CDVSTestColMode1xS)))(_target(33))(_sensitivity(99)))))
			(line__662(_architecture 45 0 662 (_assignment (_simple)(_alias((CDVSTestApsTxGatexSO)(CDVSTestApsTxGatexS)))(_target(36))(_sensitivity(100)))))
			(line__666(_architecture 46 0 666 (_assignment (_simple)(_alias((ADCstbyxEO)(ADCstbyxE)))(_target(24))(_sensitivity(92)))))
			(line__667(_architecture 47 0 667 (_assignment (_simple)(_alias((ADCoexEBO)(ADCoexEB)))(_target(23))(_sensitivity(91)))))
			(line__670(_architecture 48 0 670 (_assignment (_simple)(_alias((RxcolGxS)(_string \"0"\)))(_target(68)))))
			(line__671(_architecture 49 0 671 (_assignment (_simple)(_alias((UseLongAckxS)(_string \"0"\)))(_target(51)))))
			(line__677(_architecture 50 0 677 (_assignment (_simple)(_alias((DebugxSIO(0))(CDVSTestBiasBitOutxS)))(_target(40(0)))(_sensitivity(35)))))
			(synchronizer(_architecture 51 0 683 (_process (_target(48)(49))(_sensitivity(59)(41)(49))(_dssslsensitivity 1))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
	)
	(_static
		(514 )
		(33686274 33686018 33686018 514 )
	)
	(_model . Structural 55 -1
	)
)
I 000052 55 11668         1374165036888 Behavioural
(_unit VHDL (adcstatemachine_tb 0 20 (behavioural 0 23 ))
	(_version v63)
	(_time 1374165036889 2013.07.18 18:30:36)
	(_source (\./../../ADCStateMachine_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 2a2a2a2e7f7d7d3d21253e707a)
	(_entity
		(_time 1372368071331)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(ADCStateMachine
			(_object
				(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
				(_port (_internal ADCclockxCO ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_out ))))
				(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
				(_port (_internal ADCwordxDI ~STD_LOGIC_VECTOR{9~downto~0}~13 0 30 (_entity (_in ))))
				(_port (_internal ADCoutxDO ~STD_LOGIC_VECTOR{13~downto~0}~13 0 31 (_entity (_out ))))
				(_port (_internal ADCstbyxEO ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
				(_port (_internal ADCoexEBO ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ))))
				(_port (_internal ADCovrxSI ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
				(_port (_internal RegisterWritexEO ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
				(_port (_internal SRLatchxEI ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
				(_port (_internal RunADCxSI ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ))))
				(_port (_internal ExposurexDI ~STD_LOGIC_VECTOR{15~downto~0}~13 0 38 (_entity (_in ))))
				(_port (_internal ColSettlexDI ~STD_LOGIC_VECTOR{15~downto~0}~132 0 39 (_entity (_in ))))
				(_port (_internal RowSettlexDI ~STD_LOGIC_VECTOR{15~downto~0}~134 0 40 (_entity (_in ))))
				(_port (_internal ResSettlexDI ~STD_LOGIC_VECTOR{15~downto~0}~136 0 41 (_entity (_in ))))
				(_port (_internal FramePeriodxDI ~STD_LOGIC_VECTOR{15~downto~0}~138 0 42 (_entity (_in ))))
				(_port (_internal SBRet10xEI ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ))))
				(_port (_internal TestPixelxEI ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_in ))))
				(_port (_internal ExtTriggerxEI ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_in ))))
				(_port (_internal CDVSTestSRRowInxSO ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_out ))))
				(_port (_internal CDVSTestSRRowClockxSO ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_out ))))
				(_port (_internal CDVSTestSRColInxSO ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_out ))))
				(_port (_internal CDVSTestSRColClockxSO ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_out ))))
				(_port (_internal CDVSTestColMode0xSO ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_out ))))
				(_port (_internal CDVSTestColMode1xSO ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_out ))))
				(_port (_internal CDVSTestApsTxGatexSO ~extieee.std_logic_1164.STD_LOGIC 0 52 (_entity (_out ))))
				(_port (_internal ADCStateOutputLEDxSO ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_out ))))
			)
		)
	)
	(_instantiation ADCStateMachine_1 0 120 (_component ADCStateMachine )
		(_port
			((ClockxCI)(IfClockxC))
			((ADCclockxCO)(ADCclockxC))
			((ResetxRBI)(ResetxRB))
			((ADCwordxDI)(ADCwordxD))
			((ADCoutxDO)(ADCdataxD))
			((ADCstbyxEO)(ADCstbyxE))
			((ADCoexEBO)(ADCoexEB))
			((ADCovrxSI)(ADCovrxS))
			((RegisterWritexEO)(RegisterWritexE))
			((SRLatchxEI)(SRLatchxE))
			((RunADCxSI)(RunADCxS))
			((ExposurexDI)(ExposurexD))
			((ColSettlexDI)(ColSettlexD))
			((RowSettlexDI)(RowSettlexD))
			((ResSettlexDI)(ResSettlexD))
			((FramePeriodxDI)(FramePeriodxD))
			((SBRet10xEI)(SBRet10xE))
			((TestPixelxEI)(TestpixelxE))
			((ExtTriggerxEI)(ExtTriggerxE))
			((CDVSTestSRRowInxSO)(CDVSTestSRRowInxS))
			((CDVSTestSRRowClockxSO)(CDVSTestSRRowClockxS))
			((CDVSTestSRColInxSO)(CDVSTestSRColInxS))
			((CDVSTestSRColClockxSO)(CDVSTestSRColClockxS))
			((CDVSTestColMode0xSO)(CDVSTestColMode0xS))
			((CDVSTestColMode1xSO)(CDVSTestColMode1xS))
			((CDVSTestApsTxGatexSO)(CDVSTestApsTxGatexS))
			((ADCStateOutputLEDxSO)(ADCStateOutputLEDxS))
		)
		(_use (_entity . ADCStateMachine)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~13 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~13 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~132 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~134 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~136 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~138 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal IfClockxC ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ))))
		(_signal (_internal ADCclockxC ~extieee.std_logic_1164.STD_LOGIC 0 57 (_architecture (_uni ))))
		(_signal (_internal ResetxRB ~extieee.std_logic_1164.STD_LOGIC 0 58 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_signal (_internal ADCwordxD ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 59 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~1312 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_signal (_internal ADCdataxD ~STD_LOGIC_VECTOR{13~downto~0}~1312 0 60 (_architecture (_uni ))))
		(_signal (_internal ADCoexEB ~extieee.std_logic_1164.STD_LOGIC 0 61 (_architecture (_uni ))))
		(_signal (_internal ADCstbyxE ~extieee.std_logic_1164.STD_LOGIC 0 62 (_architecture (_uni ))))
		(_signal (_internal ADCovrxS ~extieee.std_logic_1164.STD_LOGIC 0 63 (_architecture (_uni ))))
		(_signal (_internal RegisterWritexE ~extieee.std_logic_1164.STD_LOGIC 0 64 (_architecture (_uni ))))
		(_signal (_internal SRLatchxE ~extieee.std_logic_1164.STD_LOGIC 0 65 (_architecture (_uni ))))
		(_signal (_internal RunADCxS ~extieee.std_logic_1164.STD_LOGIC 0 66 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 67 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal ExposurexD ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 67 (_architecture (_uni ))))
		(_signal (_internal ColSettlexD ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 68 (_architecture (_uni ))))
		(_signal (_internal RowSettlexD ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 69 (_architecture (_uni ))))
		(_signal (_internal ResSettlexD ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 70 (_architecture (_uni ))))
		(_signal (_internal FramePeriodxD ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 71 (_architecture (_uni ))))
		(_signal (_internal TestPixelxE ~extieee.std_logic_1164.STD_LOGIC 0 72 (_architecture (_uni ))))
		(_signal (_internal SBRet10xE ~extieee.std_logic_1164.STD_LOGIC 0 73 (_architecture (_uni ))))
		(_signal (_internal ExtTriggerxE ~extieee.std_logic_1164.STD_LOGIC 0 74 (_architecture (_uni ))))
		(_signal (_internal CDVSTestSRRowInxS ~extieee.std_logic_1164.STD_LOGIC 0 75 (_architecture (_uni ))))
		(_signal (_internal CDVSTestSRRowClockxS ~extieee.std_logic_1164.STD_LOGIC 0 76 (_architecture (_uni ))))
		(_signal (_internal CDVSTestSRColInxS ~extieee.std_logic_1164.STD_LOGIC 0 77 (_architecture (_uni ))))
		(_signal (_internal CDVSTestSRColClockxS ~extieee.std_logic_1164.STD_LOGIC 0 78 (_architecture (_uni ))))
		(_signal (_internal CDVSTestColMode0xS ~extieee.std_logic_1164.STD_LOGIC 0 79 (_architecture (_uni ))))
		(_signal (_internal CDVSTestColMode1xS ~extieee.std_logic_1164.STD_LOGIC 0 80 (_architecture (_uni ))))
		(_signal (_internal CDVSTestApsTxGatexS ~extieee.std_logic_1164.STD_LOGIC 0 81 (_architecture (_uni ))))
		(_signal (_internal ADCStateOutputLEDxS ~extieee.std_logic_1164.STD_LOGIC 0 82 (_architecture (_uni ))))
		(_constant (_internal Tpw_clk ~extSTD.STANDARD.TIME 0 84 (_architecture ((ns 4634391661857464543)))))
		(_process
			(clock_gen(_architecture 0 0 88 (_process (_wait_for)(_target(0)))))
			(line__94(_architecture 1 0 94 (_assignment (_simple)(_alias((ADCclockxC)(_string \"0"\)))(_target(1)))))
			(line__95(_architecture 2 0 95 (_assignment (_simple)(_target(2)))))
			(line__96(_architecture 3 0 96 (_assignment (_simple)(_target(3)))))
			(line__97(_architecture 4 0 97 (_assignment (_simple)(_target(4)))))
			(line__98(_architecture 5 0 98 (_assignment (_simple)(_alias((ADCoexEB)(_string \"0"\)))(_target(5)))))
			(line__99(_architecture 6 0 99 (_assignment (_simple)(_alias((ADCstbyxE)(_string \"0"\)))(_target(6)))))
			(line__100(_architecture 7 0 100 (_assignment (_simple)(_alias((RegisterWritexE)(_string \"0"\)))(_target(8)))))
			(line__101(_architecture 8 0 101 (_assignment (_simple)(_target(9)))))
			(line__102(_architecture 9 0 102 (_assignment (_simple)(_target(10)))))
			(line__103(_architecture 10 0 103 (_assignment (_simple)(_target(11)))))
			(line__104(_architecture 11 0 104 (_assignment (_simple)(_target(12)))))
			(line__105(_architecture 12 0 105 (_assignment (_simple)(_target(13)))))
			(line__106(_architecture 13 0 106 (_assignment (_simple)(_target(14)))))
			(line__107(_architecture 14 0 107 (_assignment (_simple)(_target(15)))))
			(line__108(_architecture 15 0 108 (_assignment (_simple)(_alias((TestPixelxE)(_string \"0"\)))(_target(16)))))
			(line__109(_architecture 16 0 109 (_assignment (_simple)(_alias((SBRet10xE)(_string \"0"\)))(_target(17)))))
			(line__110(_architecture 17 0 110 (_assignment (_simple)(_alias((ExtTriggerxE)(_string \"0"\)))(_target(18)))))
			(line__111(_architecture 18 0 111 (_assignment (_simple)(_alias((CDVSTestSRRowInxS)(_string \"0"\)))(_target(19)))))
			(line__112(_architecture 19 0 112 (_assignment (_simple)(_alias((CDVSTestSRRowClockxS)(_string \"0"\)))(_target(20)))))
			(line__113(_architecture 20 0 113 (_assignment (_simple)(_alias((CDVSTestSRColInxS)(_string \"0"\)))(_target(21)))))
			(line__114(_architecture 21 0 114 (_assignment (_simple)(_alias((CDVSTestSRColClockxS)(_string \"0"\)))(_target(22)))))
			(line__115(_architecture 22 0 115 (_assignment (_simple)(_alias((CDVSTestColMode0xS)(_string \"0"\)))(_target(23)))))
			(line__116(_architecture 23 0 116 (_assignment (_simple)(_alias((CDVSTestColMode1xS)(_string \"0"\)))(_target(24)))))
			(line__117(_architecture 24 0 117 (_assignment (_simple)(_alias((CDVSTestApsTxGatexS)(_string \"0"\)))(_target(25)))))
			(line__118(_architecture 25 0 118 (_assignment (_simple)(_alias((ADCStateOutputLEDxS)(_string \"0"\)))(_target(26)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
	(_static
		(33686274 50463491 771 )
		(67372036 67372036 67372036 1028 )
		(33686018 33686018 33686018 33686274 )
		(33686018 33686018 33686018 33751554 )
		(33686018 33686018 33686018 33686019 )
	)
	(_model . Behavioural 26 -1
	)
)
I 000051 55 1665          1374165515894 Behavioral
(_unit VHDL (eventbeforeoverflow 0 30 (behavioral 0 39 ))
	(_version v63)
	(_time 1374165515895 2013.07.18 18:38:35)
	(_source (\./../../sourcecode/EventBeforeOverflow.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 53075651560402450502470900)
	(_entity
		(_time 1372368067881)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in )(_event))))
		(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal OverflowxDI ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal EventxDI ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal EventBeforeOverflowxDO ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
		(_type (_internal state 0 40 (_enum1 stidle stevent stoverflow (_to (i 0)(i 2)))))
		(_signal (_internal StatexDP state 0 42 (_architecture (_uni ))))
		(_signal (_internal StatexDN state 0 42 (_architecture (_uni ))))
		(_process
			(p_memless(_architecture 0 0 47 (_process (_simple)(_target(6)(4))(_sensitivity(5)(2)(3)))))
			(p_memorizing(_architecture 1 0 74 (_process (_target(5))(_sensitivity(0)(1)(6))(_dssslsensitivity 2))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Behavioral 2 -1
	)
)
I 000051 55 4397          1374165515966 Behavioral
(_unit VHDL (synchronizerstatemachine 0 19 (behavioral 0 45 ))
	(_version v63)
	(_time 1374165515967 2013.07.18 18:38:35)
	(_source (\./../../sourcecode/synchronizerStateMachine.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 91c4929f99c69087c7c689cac2)
	(_entity
		(_time 1372368069110)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_in )(_event))))
		(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_in ))))
		(_port (_internal RunxSI ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_in ))))
		(_port (_internal ConfigxSI ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
		(_port (_internal SyncInxABI ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal SyncOutxSBO ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_port (_internal TriggerxSO ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
		(_port (_internal HostResetTimestampxSI ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal ResetTimestampxSBO ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_out ))))
		(_port (_internal IncrementCounterxSO ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_out ))))
		(_type (_internal state 0 46 (_enum1 stidle sttriggerinhigh sttriggerinlow stresetslaves strunslave stslavewaitedge (_to (i 0)(i 5)))))
		(_signal (_internal StatexDP state 0 49 (_architecture (_uni ))))
		(_signal (_internal StatexDN state 0 49 (_architecture (_uni ))))
		(_signal (_internal SyncInxSB ~extieee.std_logic_1164.STD_LOGIC 0 52 (_architecture (_uni ))))
		(_signal (_internal SyncInxSBN ~extieee.std_logic_1164.STD_LOGIC 0 52 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~13 0 56 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_signal (_internal DividerxDN ~STD_LOGIC_VECTOR{6~downto~0}~13 0 56 (_architecture (_uni ))))
		(_signal (_internal DividerxDP ~STD_LOGIC_VECTOR{6~downto~0}~13 0 56 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~13 0 57 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_signal (_internal CounterxDN ~STD_LOGIC_VECTOR{13~downto~0}~13 0 57 (_architecture (_uni ))))
		(_signal (_internal CounterxDP ~STD_LOGIC_VECTOR{13~downto~0}~13 0 57 (_architecture (_uni ))))
		(_constant (_internal counterInc ~extSTD.STANDARD.INTEGER 0 63 (_process 0 ((i 89)))))
		(_constant (_internal squareWaveHighTime ~extSTD.STANDARD.INTEGER 0 64 (_process 0 ((i 50)))))
		(_constant (_internal squareWavePeriod ~extSTD.STANDARD.INTEGER 0 65 (_process 0 ((i 100)))))
		(_constant (_internal timeout ~extSTD.STANDARD.INTEGER 0 66 (_process 0 ((i 1000)))))
		(_constant (_internal resetSlavesTime ~extSTD.STANDARD.INTEGER 0 67 (_process 0 ((i 6000)))))
		(_process
			(p_memless(_architecture 0 0 62 (_process (_simple)(_target(5)(6)(8)(9)(11)(14)(16))(_sensitivity(2)(3)(4)(7)(10)(12)(15)(17)))))
			(p_mem(_architecture 1 0 223 (_process (_target(10)(15)(17))(_sensitivity(0)(1)(11)(14)(16))(_dssslsensitivity 2))))
			(synchronizer(_architecture 2 0 240 (_process (_target(12)(13))(_sensitivity(0)(4)(13))(_dssslsensitivity 1))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_static
		(33686018 131586 )
		(33686018 33686018 33686018 514 )
		(33686018 131586 )
		(33686018 33686018 33686018 514 )
		(33686018 131586 )
		(33686018 33686018 33686018 514 )
		(33686018 131586 )
		(33686018 33686018 33686018 514 )
		(33686018 131586 )
		(33686018 33686018 33686018 514 )
		(33686018 131586 )
		(33686018 33686018 33686018 514 )
		(33686018 131586 )
		(33686018 33686018 33686018 514 )
		(33686018 131586 )
		(33686018 33686018 33686018 514 )
		(33686018 131586 )
		(33686018 33686018 33686018 514 )
	)
	(_model . Behavioral 3 -1
	)
)
I 000051 55 2368          1374165516026 Behavioral
(_unit VHDL (wordregister 0 30 (behavioral 0 41 ))
	(_version v63)
	(_time 1374165516027 2013.07.18 18:38:36)
	(_source (\./../../sourcecode/wordRegister.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code d085d782868686c6d7d5c28a84)
	(_entity
		(_time 1372368066647)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_generic (_internal width ~extSTD.STANDARD.NATURAL 0 32 \14\ (_entity ((i 14)))))
		(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in )(_event))))
		(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal WriteEnablexEI ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{width-1~downto~0}~12 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
		(_port (_internal DataInxDI ~STD_LOGIC_VECTOR{width-1~downto~0}~12 0 37 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{width-1~downto~0}~122 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal DataOutxDO ~STD_LOGIC_VECTOR{width-1~downto~0}~122 0 38 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{width-1~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_signal (_internal StatexDP ~STD_LOGIC_VECTOR{width-1~downto~0}~13 0 44 (_architecture (_uni ))))
		(_signal (_internal StatexDN ~STD_LOGIC_VECTOR{width-1~downto~0}~13 0 44 (_architecture (_uni ))))
		(_process
			(p_memless(_architecture 0 0 49 (_process (_simple)(_target(4)(6))(_sensitivity(2)(3)(5)))))
			(p_memorizing(_architecture 1 0 61 (_process (_target(5))(_sensitivity(0)(1)(6))(_dssslsensitivity 2))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . Behavioral 5 -1
	)
)
I 000051 55 2474          1374165516081 Behavioral
(_unit VHDL (timestampcounter 0 25 (behavioral 0 36 ))
	(_version v63)
	(_time 1374165516082 2013.07.18 18:38:36)
	(_source (\./../../sourcecode/timestampCounter.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 0e5b0b0852590e18085a1d555b)
	(_entity
		(_time 1372368069416)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal IncrementxSI ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal OverflowxSO ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_port (_internal DataxDO ~STD_LOGIC_VECTOR{13~downto~0}~12 0 33 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{14~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 14)(i 0))))))
		(_signal (_internal CountxDP ~STD_LOGIC_VECTOR{14~downto~0}~13 0 38 (_architecture (_uni ))))
		(_signal (_internal CountxDN ~STD_LOGIC_VECTOR{14~downto~0}~13 0 38 (_architecture (_uni ))))
		(_signal (_internal MSbDelayedxDN ~extieee.std_logic_1164.STD_LOGIC 0 40 (_architecture (_uni ))))
		(_signal (_internal MSbDelayedxDP ~extieee.std_logic_1164.STD_LOGIC 0 40 (_architecture (_uni ))))
		(_process
			(line__44(_architecture 0 0 44 (_assignment (_simple)(_alias((DataxDO)(CountxDP(d_13_0))))(_target(4))(_sensitivity(5(d_13_0))))))
			(line__49(_architecture 1 0 49 (_assignment (_simple)(_target(3))(_sensitivity(5(14))(8)))))
			(p_memless(_architecture 2 0 52 (_process (_simple)(_target(6)(7))(_sensitivity(2)(5)))))
			(p_memoryzing(_architecture 3 0 65 (_process (_target(5)(8))(_sensitivity(0)(1)(6)(7))(_dssslsensitivity 2))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33686018 33686018 131586 )
	)
	(_model . Behavioral 4 -1
	)
)
I 000051 55 3232          1374165516136 Behavioral
(_unit VHDL (fifostatemachine 0 25 (behavioral 0 53 ))
	(_version v63)
	(_time 1374165516137 2013.07.18 18:38:36)
	(_source (\./../../sourcecode/fifoStatemachine.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 3d693a38606a6f2b6c332e6668)
	(_entity
		(_time 1372368068503)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in )(_event))))
		(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in ))))
		(_port (_internal RunxSI ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal FifoTransactionxSO ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
		(_port (_internal FX2FifoInFullxSBI ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal FifoEmptyxSI ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
		(_port (_internal FifoReadxEO ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_out ))))
		(_port (_internal FX2FifoWritexEBO ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_out ))))
		(_port (_internal FX2FifoPktEndxSBO ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal FX2FifoAddressxDO ~STD_LOGIC_VECTOR{1~downto~0}~12 0 42 (_entity (_out ))))
		(_port (_internal IncEventCounterxSO ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_out ))))
		(_port (_internal ResetEventCounterxSO ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_out ))))
		(_port (_internal ResetEarlyPaketTimerxSO ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_out ))))
		(_port (_internal EarlyPaketTimerOverflowxSI ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_in ))))
		(_type (_internal state 0 54 (_enum1 stidle stearlypaket1 stsetupwrite1 stwrite (_to (i 0)(i 3)))))
		(_signal (_internal StatexDP state 0 57 (_architecture (_uni ))))
		(_signal (_internal StatexDN state 0 57 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR~13 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 1))))))
		(_constant (_internal EP2 ~STD_LOGIC_VECTOR~13 0 61 (_architecture (_string \"00"\))))
		(_type (_internal ~STD_LOGIC_VECTOR~131 0 62 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 1))))))
		(_constant (_internal EP6 ~STD_LOGIC_VECTOR~131 0 62 (_architecture (_string \"10"\))))
		(_process
			(p_memless(_architecture 0 0 68 (_process (_simple)(_target(3)(6)(7)(8)(9)(10)(11)(12)(15))(_sensitivity(2)(4)(5)(13)(14)))))
			(p_memoryzing(_architecture 1 0 127 (_process (_target(14))(_sensitivity(0)(1)(15))(_dssslsensitivity 2))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . Behavioral 2 -1
	)
)
I 000051 55 6993          1374165516193 Behavioral
(_unit VHDL (monitorstatemachine 0 25 (behavioral 0 68 ))
	(_version v63)
	(_time 1374165516194 2013.07.18 18:38:36)
	(_source (\./../../sourcecode/monitorStateMachine.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 7b2f2e7a7f2c7a6d727d7e7e3d2028)
	(_entity
		(_time 1372368068804)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in )(_event))))
		(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in ))))
		(_port (_internal AERREQxSBI ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal AERACKxSBO ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
		(_port (_internal XxDI ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal UseLongAckxSI ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal FifoFullxSI ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in ))))
		(_port (_internal FifoWritexEO ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_out ))))
		(_port (_internal TimestampRegWritexEO ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_out ))))
		(_port (_internal AddressRegWritexEO ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal AddressTimestampSelectxSO ~STD_LOGIC_VECTOR{1~downto~0}~12 0 48 (_entity (_out ))))
		(_port (_internal ADCvalueReadyxSI ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_in ))))
		(_port (_internal ReadADCvaluexEO ~extieee.std_logic_1164.STD_LOGIC 0 52 (_entity (_out ))))
		(_port (_internal TimestampOverflowxSI ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_in ))))
		(_port (_internal TriggerxSI ~extieee.std_logic_1164.STD_LOGIC 0 58 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~122 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal AddressMSBxDO ~STD_LOGIC_VECTOR{1~downto~0}~122 0 61 (_entity (_out ))))
		(_port (_internal ResetTimestampxSBI ~extieee.std_logic_1164.STD_LOGIC 0 64 (_entity (_in ))))
		(_type (_internal state 0 69 (_enum1 stidle stwraddress stwrtime stwait stoverflow stresettimestamp stfifofull streqrelease stadc stadctime stwrtriggertime stwrtrigger (_to (i 0)(i 11)))))
		(_signal (_internal AERREQxSB ~extieee.std_logic_1164.STD_LOGIC 0 72 (_architecture (_uni ))))
		(_signal (_internal StatexDP state 0 75 (_architecture (_uni ))))
		(_signal (_internal StatexDN state 0 75 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 76 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal CountxDP ~STD_LOGIC_VECTOR{7~downto~0}~13 0 76 (_architecture (_uni ))))
		(_signal (_internal CountxDN ~STD_LOGIC_VECTOR{7~downto~0}~13 0 76 (_architecture (_uni ))))
		(_signal (_internal TriggerxDP ~extieee.std_logic_1164.STD_LOGIC 0 77 (_architecture (_uni ))))
		(_signal (_internal TriggerxDN ~extieee.std_logic_1164.STD_LOGIC 0 77 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 80 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal TimestampOverflowxDN ~STD_LOGIC_VECTOR{15~downto~0}~13 0 80 (_architecture (_uni ))))
		(_signal (_internal TimestampOverflowxDP ~STD_LOGIC_VECTOR{15~downto~0}~13 0 80 (_architecture (_uni ))))
		(_signal (_internal TimestampResetxDP ~extieee.std_logic_1164.STD_LOGIC 0 83 (_architecture (_uni ))))
		(_signal (_internal TimestampResetxDN ~extieee.std_logic_1164.STD_LOGIC 0 83 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 86 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal selectADC ~STD_LOGIC_VECTOR{1~downto~0}~13 0 86 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~132 0 87 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal selectaddress ~STD_LOGIC_VECTOR{1~downto~0}~132 0 87 (_architecture (_string \"01"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~134 0 88 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal selecttimestamp ~STD_LOGIC_VECTOR{1~downto~0}~134 0 88 (_architecture (_string \"00"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~136 0 89 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal selecttrigger ~STD_LOGIC_VECTOR{1~downto~0}~136 0 89 (_architecture (_string \"10"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~138 0 91 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal address ~STD_LOGIC_VECTOR{1~downto~0}~138 0 91 (_architecture (_string \"00"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1310 0 92 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal wrap ~STD_LOGIC_VECTOR{1~downto~0}~1310 0 92 (_architecture (_string \"10"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1312 0 93 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal timereset ~STD_LOGIC_VECTOR{1~downto~0}~1312 0 93 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 94 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal timestamp ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 94 (_architecture (_string \"01"\))))
		(_constant (_internal ackExtension ~extSTD.STANDARD.INTEGER 0 96 (_architecture ((i 5)))))
		(_process
			(line__99(_architecture 0 0 99 (_assignment (_simple)(_alias((AERREQxSB)(AERREQxSBI)))(_target(17))(_sensitivity(2)))))
			(p_memless(_architecture 1 0 102 (_process (_simple)(_target(19)(21)(23)(24)(27)(3)(7)(8)(9)(10)(12)(15))(_sensitivity(17)(18)(20)(22)(25)(26)(4)(5)(6)(11)(13)(14)(16)))))
			(p_memoryzing(_architecture 2 0 273 (_process (_target(18)(20)(22)(25)(26))(_sensitivity(0)(1)(19)(21)(23)(24)(27))(_dssslsensitivity 2))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_static
		(33686018 33686018 )
		(33686018 33686018 33686018 33686018 )
		(33686018 33686018 33686018 33686018 )
		(33686018 33686018 )
		(33686018 33686018 )
		(33686018 33686018 )
		(33686018 33686018 33686018 33686018 )
	)
	(_model . Behavioral 3 -1
	)
)
I 000051 55 2362          1374165516250 Behavioral
(_unit VHDL (shiftregister 0 30 (behavioral 0 42 ))
	(_version v63)
	(_time 1374165516251 2013.07.18 18:38:36)
	(_source (\./../../sourcecode/shiftRegister.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code baefb8eee3ede7acbfb8aee1e9)
	(_entity
		(_time 1372368071005)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_generic (_internal width ~extSTD.STANDARD.NATURAL 0 32 \32\ (_entity ((i 32)))))
		(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in )(_event))))
		(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal LatchxEI ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in )(_event))))
		(_port (_internal DxDI ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ))))
		(_port (_internal QxDO ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{width-1~downto~0}~12 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal DataOutxDO ~STD_LOGIC_VECTOR{width-1~downto~0}~12 0 39 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{width-1~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_signal (_internal StatexD ~STD_LOGIC_VECTOR{width-1~downto~0}~13 0 45 (_architecture (_uni ))))
		(_process
			(p_latch(_architecture 0 0 50 (_process (_target(5))(_sensitivity(1)(2)(6))(_dssslsensitivity 2))))
			(line__60(_architecture 1 0 60 (_assignment (_simple)(_target(4))(_sensitivity(6(_index 5)))(_read(6(_index 6))))))
			(p_memorizing(_architecture 2 0 63 (_process (_simple)(_target(6(0))(6(_range 7))(6))(_sensitivity(0)(1))(_read(3)(6(_range 8))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . Behavioral 9 -1
	)
)
I 000051 55 1935          1374165516310 Behavioral
(_unit VHDL (eventcounter 0 26 (behavioral 0 35 ))
	(_version v63)
	(_time 1374165516311 2013.07.18 18:38:36)
	(_source (\./../../sourcecode/eventCounter.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code e9bdedbbe6beb8ffbfebfdb3bb)
	(_entity
		(_time 1372368068203)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal ClearxSI ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal IncrementxSI ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal OverflowxSO ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{8~downto~0}~13 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_signal (_internal CountxDP ~STD_LOGIC_VECTOR{8~downto~0}~13 0 37 (_architecture (_uni ))))
		(_signal (_internal CountxDN ~STD_LOGIC_VECTOR{8~downto~0}~13 0 37 (_architecture (_uni ))))
		(_process
			(p_memoryless(_architecture 0 0 41 (_process (_simple)(_target(4)(6))(_sensitivity(2)(3)(5)))))
			(p_memoryzing(_architecture 1 0 61 (_process (_target(5))(_sensitivity(0)(1)(6))(_dssslsensitivity 2))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33686018 2 )
		(33686018 33686018 2 )
		(33686018 33686018 2 )
	)
	(_model . Behavioral 2 -1
	)
)
I 000050 55 19399         1374165516384 Structure
(_unit VHDL (aerfifo 0 14 (structure 0 30 ))
	(_version v63)
	(_time 1374165516385 2013.07.18 18:38:36)
	(_source (\./../../sourcecode/AERfifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(machxo(components)))
	(_code 376334323561612162642e6d60)
	(_entity
		(_time 1372368066962)
		(_use (std(standard))(ieee(std_logic_1164))(machxo(components)))
	)
	(_component
		(fifo8ka
			(_object
				(_generic (_internal FULLPOINTER1 ~STD_LOGIC_VECTOR{13~downto~0}~13 0 47 (_entity -1 )))
				(_generic (_internal FULLPOINTER ~STD_LOGIC_VECTOR{13~downto~0}~132 0 48 (_entity -1 )))
				(_generic (_internal AFPOINTER1 ~STD_LOGIC_VECTOR{13~downto~0}~134 0 49 (_entity -1 )))
				(_generic (_internal AEPOINTER1 ~STD_LOGIC_VECTOR{13~downto~0}~136 0 50 (_entity -1 )))
				(_generic (_internal AFPOINTER ~STD_LOGIC_VECTOR{13~downto~0}~138 0 51 (_entity -1 )))
				(_generic (_internal AEPOINTER ~STD_LOGIC_VECTOR{13~downto~0}~1310 0 52 (_entity -1 )))
				(_generic (_internal CSDECODE_R ~STD_LOGIC_VECTOR{1~downto~0}~13 0 53 (_entity -1 )))
				(_generic (_internal CSDECODE_W ~STD_LOGIC_VECTOR{1~downto~0}~1312 0 54 (_entity -1 )))
				(_generic (_internal RESETMODE ~STRING~13 0 55 (_entity -1 )))
				(_generic (_internal REGMODE ~STRING~1313 0 55 (_entity -1 )))
				(_generic (_internal DATA_WIDTH_R ~extSTD.STANDARD.INTEGER 0 56 (_entity -1 )))
				(_generic (_internal DATA_WIDTH_W ~extSTD.STANDARD.INTEGER 0 56 (_entity -1 )))
				(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 58 (_entity (_in ))))
				(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 58 (_entity (_in ))))
				(_port (_internal DI2 ~extieee.std_logic_1164.STD_LOGIC 0 58 (_entity (_in ))))
				(_port (_internal DI3 ~extieee.std_logic_1164.STD_LOGIC 0 59 (_entity (_in ))))
				(_port (_internal DI4 ~extieee.std_logic_1164.STD_LOGIC 0 59 (_entity (_in ))))
				(_port (_internal DI5 ~extieee.std_logic_1164.STD_LOGIC 0 59 (_entity (_in ))))
				(_port (_internal DI6 ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_in ))))
				(_port (_internal DI7 ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_in ))))
				(_port (_internal DI8 ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_in ))))
				(_port (_internal DI9 ~extieee.std_logic_1164.STD_LOGIC 0 61 (_entity (_in ))))
				(_port (_internal DI10 ~extieee.std_logic_1164.STD_LOGIC 0 61 (_entity (_in ))))
				(_port (_internal DI11 ~extieee.std_logic_1164.STD_LOGIC 0 61 (_entity (_in ))))
				(_port (_internal DI12 ~extieee.std_logic_1164.STD_LOGIC 0 62 (_entity (_in ))))
				(_port (_internal DI13 ~extieee.std_logic_1164.STD_LOGIC 0 62 (_entity (_in ))))
				(_port (_internal DI14 ~extieee.std_logic_1164.STD_LOGIC 0 63 (_entity (_in ))))
				(_port (_internal DI15 ~extieee.std_logic_1164.STD_LOGIC 0 63 (_entity (_in ))))
				(_port (_internal DI16 ~extieee.std_logic_1164.STD_LOGIC 0 64 (_entity (_in ))))
				(_port (_internal DI17 ~extieee.std_logic_1164.STD_LOGIC 0 64 (_entity (_in ))))
				(_port (_internal DI18 ~extieee.std_logic_1164.STD_LOGIC 0 65 (_entity (_in ))))
				(_port (_internal DI19 ~extieee.std_logic_1164.STD_LOGIC 0 65 (_entity (_in ))))
				(_port (_internal DI20 ~extieee.std_logic_1164.STD_LOGIC 0 66 (_entity (_in ))))
				(_port (_internal DI21 ~extieee.std_logic_1164.STD_LOGIC 0 66 (_entity (_in ))))
				(_port (_internal DI22 ~extieee.std_logic_1164.STD_LOGIC 0 67 (_entity (_in ))))
				(_port (_internal DI23 ~extieee.std_logic_1164.STD_LOGIC 0 67 (_entity (_in ))))
				(_port (_internal DI24 ~extieee.std_logic_1164.STD_LOGIC 0 68 (_entity (_in ))))
				(_port (_internal DI25 ~extieee.std_logic_1164.STD_LOGIC 0 68 (_entity (_in ))))
				(_port (_internal DI26 ~extieee.std_logic_1164.STD_LOGIC 0 69 (_entity (_in ))))
				(_port (_internal DI27 ~extieee.std_logic_1164.STD_LOGIC 0 69 (_entity (_in ))))
				(_port (_internal DI28 ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_in ))))
				(_port (_internal DI29 ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_in ))))
				(_port (_internal DI30 ~extieee.std_logic_1164.STD_LOGIC 0 71 (_entity (_in ))))
				(_port (_internal DI31 ~extieee.std_logic_1164.STD_LOGIC 0 71 (_entity (_in ))))
				(_port (_internal DI32 ~extieee.std_logic_1164.STD_LOGIC 0 72 (_entity (_in ))))
				(_port (_internal DI33 ~extieee.std_logic_1164.STD_LOGIC 0 72 (_entity (_in ))))
				(_port (_internal DI34 ~extieee.std_logic_1164.STD_LOGIC 0 73 (_entity (_in ))))
				(_port (_internal DI35 ~extieee.std_logic_1164.STD_LOGIC 0 73 (_entity (_in ))))
				(_port (_internal FULLI ~extieee.std_logic_1164.STD_LOGIC 0 74 (_entity (_in ))))
				(_port (_internal CSW0 ~extieee.std_logic_1164.STD_LOGIC 0 74 (_entity (_in ))))
				(_port (_internal CSW1 ~extieee.std_logic_1164.STD_LOGIC 0 75 (_entity (_in ))))
				(_port (_internal EMPTYI ~extieee.std_logic_1164.STD_LOGIC 0 75 (_entity (_in ))))
				(_port (_internal CSR0 ~extieee.std_logic_1164.STD_LOGIC 0 76 (_entity (_in ))))
				(_port (_internal CSR1 ~extieee.std_logic_1164.STD_LOGIC 0 76 (_entity (_in ))))
				(_port (_internal WE ~extieee.std_logic_1164.STD_LOGIC 0 76 (_entity (_in ))))
				(_port (_internal RE ~extieee.std_logic_1164.STD_LOGIC 0 77 (_entity (_in ))))
				(_port (_internal CLKW ~extieee.std_logic_1164.STD_LOGIC 0 77 (_entity (_in ))))
				(_port (_internal CLKR ~extieee.std_logic_1164.STD_LOGIC 0 77 (_entity (_in ))))
				(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 78 (_entity (_in ))))
				(_port (_internal RPRST ~extieee.std_logic_1164.STD_LOGIC 0 78 (_entity (_in ))))
				(_port (_internal DO0 ~extieee.std_logic_1164.STD_LOGIC 0 79 (_entity (_out ))))
				(_port (_internal DO1 ~extieee.std_logic_1164.STD_LOGIC 0 79 (_entity (_out ))))
				(_port (_internal DO2 ~extieee.std_logic_1164.STD_LOGIC 0 80 (_entity (_out ))))
				(_port (_internal DO3 ~extieee.std_logic_1164.STD_LOGIC 0 80 (_entity (_out ))))
				(_port (_internal DO4 ~extieee.std_logic_1164.STD_LOGIC 0 81 (_entity (_out ))))
				(_port (_internal DO5 ~extieee.std_logic_1164.STD_LOGIC 0 81 (_entity (_out ))))
				(_port (_internal DO6 ~extieee.std_logic_1164.STD_LOGIC 0 82 (_entity (_out ))))
				(_port (_internal DO7 ~extieee.std_logic_1164.STD_LOGIC 0 82 (_entity (_out ))))
				(_port (_internal DO8 ~extieee.std_logic_1164.STD_LOGIC 0 83 (_entity (_out ))))
				(_port (_internal DO9 ~extieee.std_logic_1164.STD_LOGIC 0 83 (_entity (_out ))))
				(_port (_internal DO10 ~extieee.std_logic_1164.STD_LOGIC 0 84 (_entity (_out ))))
				(_port (_internal DO11 ~extieee.std_logic_1164.STD_LOGIC 0 84 (_entity (_out ))))
				(_port (_internal DO12 ~extieee.std_logic_1164.STD_LOGIC 0 85 (_entity (_out ))))
				(_port (_internal DO13 ~extieee.std_logic_1164.STD_LOGIC 0 85 (_entity (_out ))))
				(_port (_internal DO14 ~extieee.std_logic_1164.STD_LOGIC 0 86 (_entity (_out ))))
				(_port (_internal DO15 ~extieee.std_logic_1164.STD_LOGIC 0 86 (_entity (_out ))))
				(_port (_internal DO16 ~extieee.std_logic_1164.STD_LOGIC 0 87 (_entity (_out ))))
				(_port (_internal DO17 ~extieee.std_logic_1164.STD_LOGIC 0 87 (_entity (_out ))))
				(_port (_internal DO18 ~extieee.std_logic_1164.STD_LOGIC 0 88 (_entity (_out ))))
				(_port (_internal DO19 ~extieee.std_logic_1164.STD_LOGIC 0 88 (_entity (_out ))))
				(_port (_internal DO20 ~extieee.std_logic_1164.STD_LOGIC 0 89 (_entity (_out ))))
				(_port (_internal DO21 ~extieee.std_logic_1164.STD_LOGIC 0 89 (_entity (_out ))))
				(_port (_internal DO22 ~extieee.std_logic_1164.STD_LOGIC 0 90 (_entity (_out ))))
				(_port (_internal DO23 ~extieee.std_logic_1164.STD_LOGIC 0 90 (_entity (_out ))))
				(_port (_internal DO24 ~extieee.std_logic_1164.STD_LOGIC 0 91 (_entity (_out ))))
				(_port (_internal DO25 ~extieee.std_logic_1164.STD_LOGIC 0 91 (_entity (_out ))))
				(_port (_internal DO26 ~extieee.std_logic_1164.STD_LOGIC 0 92 (_entity (_out ))))
				(_port (_internal DO27 ~extieee.std_logic_1164.STD_LOGIC 0 92 (_entity (_out ))))
				(_port (_internal DO28 ~extieee.std_logic_1164.STD_LOGIC 0 93 (_entity (_out ))))
				(_port (_internal DO29 ~extieee.std_logic_1164.STD_LOGIC 0 93 (_entity (_out ))))
				(_port (_internal DO30 ~extieee.std_logic_1164.STD_LOGIC 0 94 (_entity (_out ))))
				(_port (_internal DO31 ~extieee.std_logic_1164.STD_LOGIC 0 94 (_entity (_out ))))
				(_port (_internal DO32 ~extieee.std_logic_1164.STD_LOGIC 0 95 (_entity (_out ))))
				(_port (_internal DO33 ~extieee.std_logic_1164.STD_LOGIC 0 95 (_entity (_out ))))
				(_port (_internal DO34 ~extieee.std_logic_1164.STD_LOGIC 0 96 (_entity (_out ))))
				(_port (_internal DO35 ~extieee.std_logic_1164.STD_LOGIC 0 96 (_entity (_out ))))
				(_port (_internal EF ~extieee.std_logic_1164.STD_LOGIC 0 97 (_entity (_out ))))
				(_port (_internal AEF ~extieee.std_logic_1164.STD_LOGIC 0 97 (_entity (_out ))))
				(_port (_internal AFF ~extieee.std_logic_1164.STD_LOGIC 0 97 (_entity (_out ))))
				(_port (_internal FF ~extieee.std_logic_1164.STD_LOGIC 0 98 (_entity (_out ))))
			)
		)
		(vhi
			(_object
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_out ))))
			)
		)
		(vlo
			(_object
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_out ))))
			)
		)
	)
	(_instantiation AERfifo_0_1 0 140 (_component fifo8ka )
		(_generic
			((FULLPOINTER1)(_string \"01111111110001"\))
			((FULLPOINTER)(_string \"01111111111001"\))
			((AFPOINTER1)(_string \"00011111010001"\))
			((AEPOINTER1)(_string \"00000001011111"\))
			((AFPOINTER)(_string \"00011111011001"\))
			((AEPOINTER)(_string \"00000001010111"\))
			((CSDECODE_R)(_string \"11"\))
			((CSDECODE_W)(_string \"11"\))
			((RESETMODE)(_string \"ASYNC"\))
			((REGMODE)(_string \"NOREG"\))
			((DATA_WIDTH_R)((i 9)))
			((DATA_WIDTH_W)((i 9)))
		)
		(_port
			((DI0)(Data(0)))
			((DI1)(Data(1)))
			((DI2)(Data(2)))
			((DI3)(Data(3)))
			((DI4)(Data(4)))
			((DI5)(Data(5)))
			((DI6)(Data(6)))
			((DI7)(Data(7)))
			((DI8)(Data(8)))
			((DI9)(scuba_vlo))
			((DI10)(scuba_vlo))
			((DI11)(scuba_vlo))
			((DI12)(scuba_vlo))
			((DI13)(scuba_vlo))
			((DI14)(scuba_vlo))
			((DI15)(scuba_vlo))
			((DI16)(scuba_vlo))
			((DI17)(scuba_vlo))
			((DI18)(scuba_vlo))
			((DI19)(scuba_vlo))
			((DI20)(scuba_vlo))
			((DI21)(scuba_vlo))
			((DI22)(scuba_vlo))
			((DI23)(scuba_vlo))
			((DI24)(scuba_vlo))
			((DI25)(scuba_vlo))
			((DI26)(scuba_vlo))
			((DI27)(scuba_vlo))
			((DI28)(scuba_vlo))
			((DI29)(scuba_vlo))
			((DI30)(scuba_vlo))
			((DI31)(scuba_vlo))
			((DI32)(scuba_vlo))
			((DI33)(scuba_vlo))
			((DI34)(scuba_vlo))
			((DI35)(scuba_vlo))
			((FULLI)(Full_int))
			((CSW0)(scuba_vhi))
			((CSW1)(scuba_vhi))
			((EMPTYI)(Empty_int))
			((CSR0)(scuba_vhi))
			((CSR1)(scuba_vhi))
			((WE)(WrEn))
			((RE)(RdEn))
			((CLKW)(WrClock))
			((CLKR)(RdClock))
			((RST)(Reset))
			((RPRST)(RPReset))
			((DO0)(Q(0)))
			((DO1)(Q(1)))
			((DO2)(Q(2)))
			((DO3)(Q(3)))
			((DO4)(Q(4)))
			((DO5)(Q(5)))
			((DO6)(Q(6)))
			((DO7)(Q(7)))
			((DO8)(Q(8)))
			((DO9)(_open))
			((DO10)(_open))
			((DO11)(_open))
			((DO12)(_open))
			((DO13)(_open))
			((DO14)(_open))
			((DO15)(_open))
			((DO16)(_open))
			((DO17)(_open))
			((DO18)(_open))
			((DO19)(_open))
			((DO20)(_open))
			((DO21)(_open))
			((DO22)(_open))
			((DO23)(_open))
			((DO24)(_open))
			((DO25)(_open))
			((DO26)(_open))
			((DO27)(_open))
			((DO28)(_open))
			((DO29)(_open))
			((DO30)(_open))
			((DO31)(_open))
			((DO32)(_open))
			((DO33)(_open))
			((DO34)(_open))
			((DO35)(_open))
			((EF)(Empty_int))
			((AEF)(AlmostEmpty))
			((AFF)(AlmostFull))
			((FF)(Full_int))
		)
		(_use (_entity machxo fifo8ka)
			(_generic
				((DATA_WIDTH_W)((i 9)))
				((DATA_WIDTH_R)((i 9)))
				((REGMODE)(_string \"NOREG"\))
				((RESETMODE)(_string \"ASYNC"\))
				((CSDECODE_W)(_string \"11"\))
				((CSDECODE_R)(_string \"11"\))
				((AEPOINTER)(_string \"00000001010111"\))
				((AEPOINTER1)(_string \"00000001011111"\))
				((AFPOINTER)(_string \"00011111011001"\))
				((AFPOINTER1)(_string \"00011111010001"\))
				((FULLPOINTER)(_string \"01111111111001"\))
				((FULLPOINTER1)(_string \"01111111110001"\))
			)
		)
	)
	(_instantiation scuba_vhi_inst 0 173 (_component vhi )
		(_port
			((Z)(scuba_vhi))
		)
		(_use (_entity machxo vhi)
		)
	)
	(_instantiation scuba_vlo_inst 0 176 (_component vlo )
		(_port
			((Z)(scuba_vlo))
		)
		(_use (_entity machxo vlo)
		)
	)
	(_instantiation AERfifo_1_0 0 179 (_component fifo8ka )
		(_generic
			((FULLPOINTER1)(_string \"00000000000000"\))
			((FULLPOINTER)(_string \"11111111111111"\))
			((AFPOINTER1)(_string \"00000000000000"\))
			((AEPOINTER1)(_string \"00000000000000"\))
			((AFPOINTER)(_string \"11111111111111"\))
			((AEPOINTER)(_string \"11111111111111"\))
			((CSDECODE_R)(_string \"11"\))
			((CSDECODE_W)(_string \"11"\))
			((RESETMODE)(_string \"ASYNC"\))
			((REGMODE)(_string \"NOREG"\))
			((DATA_WIDTH_R)((i 9)))
			((DATA_WIDTH_W)((i 9)))
		)
		(_port
			((DI0)(Data(9)))
			((DI1)(Data(10)))
			((DI2)(Data(11)))
			((DI3)(Data(12)))
			((DI4)(Data(13)))
			((DI5)(Data(14)))
			((DI6)(Data(15)))
			((DI7)(scuba_vlo))
			((DI8)(scuba_vlo))
			((DI9)(scuba_vlo))
			((DI10)(scuba_vlo))
			((DI11)(scuba_vlo))
			((DI12)(scuba_vlo))
			((DI13)(scuba_vlo))
			((DI14)(scuba_vlo))
			((DI15)(scuba_vlo))
			((DI16)(scuba_vlo))
			((DI17)(scuba_vlo))
			((DI18)(scuba_vlo))
			((DI19)(scuba_vlo))
			((DI20)(scuba_vlo))
			((DI21)(scuba_vlo))
			((DI22)(scuba_vlo))
			((DI23)(scuba_vlo))
			((DI24)(scuba_vlo))
			((DI25)(scuba_vlo))
			((DI26)(scuba_vlo))
			((DI27)(scuba_vlo))
			((DI28)(scuba_vlo))
			((DI29)(scuba_vlo))
			((DI30)(scuba_vlo))
			((DI31)(scuba_vlo))
			((DI32)(scuba_vlo))
			((DI33)(scuba_vlo))
			((DI34)(scuba_vlo))
			((DI35)(scuba_vlo))
			((FULLI)(Full_int))
			((CSW0)(scuba_vhi))
			((CSW1)(scuba_vhi))
			((EMPTYI)(Empty_int))
			((CSR0)(scuba_vhi))
			((CSR1)(scuba_vhi))
			((WE)(WrEn))
			((RE)(RdEn))
			((CLKW)(WrClock))
			((CLKR)(RdClock))
			((RST)(Reset))
			((RPRST)(RPReset))
			((DO0)(Q(9)))
			((DO1)(Q(10)))
			((DO2)(Q(11)))
			((DO3)(Q(12)))
			((DO4)(Q(13)))
			((DO5)(Q(14)))
			((DO6)(Q(15)))
			((DO7)(_open))
			((DO8)(_open))
			((DO9)(_open))
			((DO10)(_open))
			((DO11)(_open))
			((DO12)(_open))
			((DO13)(_open))
			((DO14)(_open))
			((DO15)(_open))
			((DO16)(_open))
			((DO17)(_open))
			((DO18)(_open))
			((DO19)(_open))
			((DO20)(_open))
			((DO21)(_open))
			((DO22)(_open))
			((DO23)(_open))
			((DO24)(_open))
			((DO25)(_open))
			((DO26)(_open))
			((DO27)(_open))
			((DO28)(_open))
			((DO29)(_open))
			((DO30)(_open))
			((DO31)(_open))
			((DO32)(_open))
			((DO33)(_open))
			((DO34)(_open))
			((DO35)(_open))
			((EF)(_open))
			((AEF)(_open))
			((AFF)(_open))
			((FF)(_open))
		)
		(_use (_entity machxo fifo8ka)
			(_generic
				((DATA_WIDTH_W)((i 9)))
				((DATA_WIDTH_R)((i 9)))
				((REGMODE)(_string \"NOREG"\))
				((RESETMODE)(_string \"ASYNC"\))
				((CSDECODE_W)(_string \"11"\))
				((CSDECODE_R)(_string \"11"\))
				((AEPOINTER)(_string \"11111111111111"\))
				((AEPOINTER1)(_string \"00000000000000"\))
				((AFPOINTER)(_string \"11111111111111"\))
				((AFPOINTER1)(_string \"00000000000000"\))
				((FULLPOINTER)(_string \"11111111111111"\))
				((FULLPOINTER1)(_string \"00000000000000"\))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal Data ~STD_LOGIC_VECTOR{15~downto~0}~12 0 16 (_entity (_in ))))
		(_port (_internal WrClock ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
		(_port (_internal RdClock ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
		(_port (_internal WrEn ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_in ))))
		(_port (_internal RdEn ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_in ))))
		(_port (_internal Reset ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_in ))))
		(_port (_internal RPReset ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal Q ~STD_LOGIC_VECTOR{15~downto~0}~122 0 23 (_entity (_out ))))
		(_port (_internal Empty ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_out ))))
		(_port (_internal Full ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_out ))))
		(_port (_internal AlmostEmpty ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_out ))))
		(_port (_internal AlmostFull ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_out ))))
		(_signal (_internal scuba_vhi ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_signal (_internal Empty_int ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal Full_int ~extieee.std_logic_1164.STD_LOGIC 0 35 (_architecture (_uni ))))
		(_signal (_internal scuba_vlo ~extieee.std_logic_1164.STD_LOGIC 0 36 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~13 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~132 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~134 0 49 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~136 0 50 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~138 0 51 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~1310 0 52 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 53 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1312 0 54 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_type (_internal ~STRING~13 0 55 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_type (_internal ~STRING~1313 0 55 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_process
			(line__211(_architecture 0 0 211 (_assignment (_simple)(_alias((Empty)(Empty_int)))(_target(8))(_sensitivity(13)))))
			(line__212(_architecture 1 0 212 (_assignment (_simple)(_alias((Full)(Full_int)))(_target(9))(_sensitivity(14)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_model . Structure 2 -1
	)
)
I 000033 55 1433 0 structure_con
(_configuration VHDL (structure_con 0 217 (AERfifo))
	(_version v63)
	(_time 1374165516398 2013.07.18 18:38:36)
	(_source (\./../../sourcecode/AERfifo.vhd\))
	(_use (std(standard))(machxo(components))(ieee(std_logic_1164)))
	(_code 46134745441010514348551d13)
	(_architecture Structure
		(_instantiation AERfifo_0_1
			(_entity machxo fifo8ka V
				(_generic
					((DATA_WIDTH_W)(_code 0))
					((DATA_WIDTH_R)(_code 1))
					((REGMODE)(_code 2))
					((RESETMODE)(_code 3))
					((CSDECODE_W)(_code 4))
					((CSDECODE_R)(_code 5))
					((AEPOINTER)(_code 6))
					((AEPOINTER1)(_code 7))
					((AFPOINTER)(_code 8))
					((AFPOINTER1)(_code 9))
					((FULLPOINTER)(_code 10))
					((FULLPOINTER1)(_code 11))
				)
			)
		)
		(_instantiation scuba_vhi_inst
			(_entity machxo vhi V
			)
		)
		(_instantiation scuba_vlo_inst
			(_entity machxo vlo V
			)
		)
		(_instantiation AERfifo_1_0
			(_entity machxo fifo8ka V
				(_generic
					((DATA_WIDTH_W)(_code 12))
					((DATA_WIDTH_R)(_code 13))
					((REGMODE)(_code 14))
					((RESETMODE)(_code 15))
					((CSDECODE_W)(_code 16))
					((CSDECODE_R)(_code 17))
					((AEPOINTER)(_code 18))
					((AEPOINTER1)(_code 19))
					((AFPOINTER)(_code 20))
					((AFPOINTER1)(_code 21))
					((FULLPOINTER)(_code 22))
					((FULLPOINTER1)(_code 23))
				)
			)
		)
		(_model . Structure_CON__AERfifo__Structure__code__0 24 -1
		)
	)
)
I 000050 55 5069          1374165516475 Structure
(_unit VHDL (clockgen 0 14 (structure 0 24 ))
	(_version v63)
	(_time 1374165516476 2013.07.18 18:38:36)
	(_source (\./../../sourcecode/clockgen.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(machxo(components)))
	(_code 94c0959bc3c39682929ad6cec2)
	(_entity
		(_time 1372368067259)
		(_use (std(standard))(ieee(std_logic_1164))(machxo(components)))
	)
	(_component
		(vlo
			(_object
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
			)
		)
		(ehxpllc
			(_object
				(_generic (_internal DUTY ~extSTD.STANDARD.INTEGER 0 36 (_entity -1 )))
				(_generic (_internal PHASEADJ ~extSTD.STANDARD.INTEGER 0 36 (_entity -1 )))
				(_generic (_internal DELAY_CNTL ~STRING~13 0 37 (_entity -1 )))
				(_generic (_internal CLKOK_DIV ~extSTD.STANDARD.INTEGER 0 37 (_entity -1 )))
				(_generic (_internal FDEL ~extSTD.STANDARD.INTEGER 0 38 (_entity -1 )))
				(_generic (_internal CLKFB_DIV ~extSTD.STANDARD.INTEGER 0 38 (_entity -1 )))
				(_generic (_internal CLKOP_DIV ~extSTD.STANDARD.INTEGER 0 39 (_entity -1 )))
				(_generic (_internal CLKI_DIV ~extSTD.STANDARD.INTEGER 0 39 (_entity -1 )))
				(_port (_internal CLKI ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ))))
				(_port (_internal CLKFB ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ))))
				(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ))))
				(_port (_internal DDAMODE ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_in ))))
				(_port (_internal DDAIZR ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_in ))))
				(_port (_internal DDAILAG ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_in ))))
				(_port (_internal DDAIDEL0 ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ))))
				(_port (_internal DDAIDEL1 ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ))))
				(_port (_internal DDAIDEL2 ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ))))
				(_port (_internal CLKOP ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_out ))))
				(_port (_internal CLKOS ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_out ))))
				(_port (_internal CLKOK ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_out ))))
				(_port (_internal CLKINTFB ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_out ))))
				(_port (_internal LOCK ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_out ))))
			)
		)
	)
	(_instantiation scuba_vlo_inst 0 79 (_component vlo )
		(_port
			((Z)(scuba_vlo))
		)
		(_use (_entity machxo vlo)
		)
	)
	(_instantiation PLLCInst_0 0 82 (_component ehxpllc )
		(_generic
			((DUTY)((i 4)))
			((PHASEADJ)((i 0)))
			((DELAY_CNTL)(_string \"STATIC"\))
			((CLKOK_DIV)((i 2)))
			((FDEL)((i 0)))
			((CLKFB_DIV)((i 3)))
			((CLKOP_DIV)((i 8)))
			((CLKI_DIV)((i 1)))
		)
		(_port
			((CLKI)(CLK))
			((CLKFB)(CLKOP_t))
			((RST)(RESET))
			((DDAMODE)(scuba_vlo))
			((DDAIZR)(scuba_vlo))
			((DDAILAG)(scuba_vlo))
			((DDAIDEL0)(scuba_vlo))
			((DDAIDEL1)(scuba_vlo))
			((DDAIDEL2)(scuba_vlo))
			((CLKOP)(CLKOP_t))
			((CLKOS)(_open))
			((CLKOK)(_open))
			((CLKINTFB)(_open))
			((LOCK)(LOCK))
		)
		(_use (_entity machxo ehxpllc)
			(_generic
				((CLKI_DIV)((i 1)))
				((CLKFB_DIV)((i 3)))
				((CLKOP_DIV)((i 8)))
				((CLKOK_DIV)((i 2)))
				((PHASEADJ)((i 0)))
				((FDEL)((i 0)))
				((DUTY)((i 4)))
				((DELAY_CNTL)(_string \"STATIC"\))
			)
			(_port
				((clki)(CLKI))
				((clkfb)(CLKFB))
				((rst)(RST))
				((ddamode)(DDAMODE))
				((ddaizr)(DDAIZR))
				((ddailag)(DDAILAG))
				((ddaidel0)(DDAIDEL0))
				((ddaidel1)(DDAIDEL1))
				((ddaidel2)(DDAIDEL2))
				((clkos)(CLKOS))
				((clkop)(CLKOP))
				((clkok)(CLKOK))
				((lock)(LOCK))
				((clkintfb)(CLKINTFB))
			)
		)
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
		(_port (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
		(_port (_internal CLKOP ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_out ))))
		(_port (_internal LOCK ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_out ))))
		(_signal (_internal scuba_vlo ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ))))
		(_signal (_internal CLKOP_t ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_type (_internal ~STRING~13 0 37 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_process
			(line__94(_architecture 0 0 94 (_assignment (_simple)(_alias((CLKOP)(CLKOP_t)))(_target(2))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
	)
	(_model . Structure 1 -1
	)
)
I 000033 55 1120 0 structure_con
(_configuration VHDL (structure_con 0 99 (clockgen))
	(_version v63)
	(_time 1374165516484 2013.07.18 18:38:36)
	(_source (\./../../sourcecode/clockgen.vhd\))
	(_use (std(standard))(machxo(components))(ieee(std_logic_1164)))
	(_code a4f1a5f2a4f2f2b3a1a5b7fff1)
	(_architecture Structure
		(_instantiation scuba_vlo_inst
			(_entity machxo vlo V
			)
		)
		(_instantiation PLLCInst_0
			(_entity machxo ehxpllc V
				(_generic
					((CLKI_DIV)(_code 0))
					((CLKFB_DIV)(_code 1))
					((CLKOP_DIV)(_code 2))
					((CLKOK_DIV)(_code 3))
					((PHASEADJ)(_code 4))
					((FDEL)(_code 5))
					((DUTY)(_code 6))
					((DELAY_CNTL)(_code 7))
				)
				(_port
					((clki)(CLKI))
					((clkfb)(CLKFB))
					((rst)(RST))
					((ddamode)(DDAMODE))
					((ddaizr)(DDAIZR))
					((ddailag)(DDAILAG))
					((ddaidel0)(DDAIDEL0))
					((ddaidel1)(DDAIDEL1))
					((ddaidel2)(DDAIDEL2))
					((clkos)(CLKOS))
					((clkop)(CLKOP))
					((clkok)(CLKOK))
					((lock)(LOCK))
					((clkintfb)(CLKINTFB))
				)
			)
		)
		(_model . Structure_CON__clockgen__Structure__code__0 8 -1
		)
	)
)
I 000051 55 1879          1374165516544 Behavioral
(_unit VHDL (earlypakettimer 0 25 (behavioral 0 33 ))
	(_version v63)
	(_time 1374165516545 2013.07.18 18:38:36)
	(_source (\./../../sourcecode/earlyPaketTimer.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code d387d481d18585c583d4ca8882)
	(_entity
		(_time 1372368067550)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in )(_event))))
		(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in ))))
		(_port (_internal ClearxSI ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal TimerExpiredxSO ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{20~downto~0}~13 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 20)(i 0))))))
		(_signal (_internal CountxDN ~STD_LOGIC_VECTOR{20~downto~0}~13 0 36 (_architecture (_uni ))))
		(_signal (_internal CountxDP ~STD_LOGIC_VECTOR{20~downto~0}~13 0 36 (_architecture (_uni ))))
		(_process
			(p_memless(_architecture 0 0 41 (_process (_simple)(_target(3)(4))(_sensitivity(2)(5)))))
			(p_memoryzing(_architecture 1 0 55 (_process (_target(5))(_sensitivity(0)(1)(4))(_dssslsensitivity 2))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 33686018 2 )
	)
	(_model . Behavioral 2 -1
	)
)
I 000051 55 2661          1374165516601 Behavioral
(_unit VHDL (cdvsresetstatemachine 0 25 (behavioral 0 37 ))
	(_version v63)
	(_time 1374165516602 2013.07.18 18:38:36)
	(_source (\./../../sourcecode/cDVSResetStateMachine.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 11451116144743061410034b45)
	(_entity
		(_time 1372368070692)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in )(_event))))
		(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in ))))
		(_port (_internal AERackxSBI ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal RxcolGxSI ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal cDVSresetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal CDVSresetxRBO ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ))))
		(_type (_internal state 0 38 (_enum1 stidle stevent stresetcdvs (_to (i 0)(i 2)))))
		(_signal (_internal StatexDP state 0 42 (_architecture (_uni ))))
		(_signal (_internal StatexDN state 0 42 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{18~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 18)(i 0))))))
		(_signal (_internal CountxDP ~STD_LOGIC_VECTOR{18~downto~0}~13 0 45 (_architecture (_uni ))))
		(_signal (_internal CountxDN ~STD_LOGIC_VECTOR{18~downto~0}~13 0 45 (_architecture (_uni ))))
		(_constant (_internal waitTime ~extSTD.STANDARD.INTEGER 0 47 (_architecture ((i 30)))))
		(_constant (_internal idleTime ~extSTD.STANDARD.INTEGER 0 48 (_architecture ((i 200000)))))
		(_process
			(p_memless(_architecture 0 0 53 (_process (_simple)(_target(7)(9)(5))(_sensitivity(6)(8)(2)(4)))))
			(p_memoryzing(_architecture 1 0 105 (_process (_target(6)(8))(_sensitivity(0)(1)(7)(9))(_dssslsensitivity 2))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_static
		(33686018 33686018 33686018 33686018 131586 )
		(33686018 33686018 33686018 33686018 131586 )
		(33686018 33686018 33686018 33686018 131586 )
		(33686018 33686018 33686018 33686018 131586 )
	)
	(_model . Behavioral 2 -1
	)
)
I 000051 55 13512         1374165516791 Behavioral
(_unit VHDL (adcstatemachine 0 25 (behavioral 0 57 ))
	(_version v63)
	(_time 1374165516792 2013.07.18 18:38:36)
	(_source (\./../../sourcecode/ADCStateMachine.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code cc98ce999b9b9bdbcfca9accdd9799)
	(_entity
		(_time 1372368071665)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in ))))
		(_port (_internal ADCclockxCO ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_out ))))
		(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_port (_internal ADCwordxDI ~STD_LOGIC_VECTOR{9~downto~0}~12 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_port (_internal ADCoutxDO ~STD_LOGIC_VECTOR{13~downto~0}~12 0 32 (_entity (_out ))))
		(_port (_internal ADCstbyxEO ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ))))
		(_port (_internal ADCoexEBO ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ))))
		(_port (_internal ADCovrxSI ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal RegisterWritexEO ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
		(_port (_internal SRLatchxEI ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ))))
		(_port (_internal RunADCxSI ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal ExposurexDI ~STD_LOGIC_VECTOR{15~downto~0}~12 0 39 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal ColSettlexDI ~STD_LOGIC_VECTOR{15~downto~0}~122 0 40 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~124 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal RowSettlexDI ~STD_LOGIC_VECTOR{15~downto~0}~124 0 41 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~126 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal ResSettlexDI ~STD_LOGIC_VECTOR{15~downto~0}~126 0 42 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~128 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal FramePeriodxDI ~STD_LOGIC_VECTOR{15~downto~0}~128 0 43 (_entity (_in ))))
		(_port (_internal SBRet10xEI ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_in ))))
		(_port (_internal TestPixelxEI ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_in ))))
		(_port (_internal ExtTriggerxEI ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_in ))))
		(_port (_internal CDVSTestSRRowInxSO ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_out ))))
		(_port (_internal CDVSTestSRRowClockxSO ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_out ))))
		(_port (_internal CDVSTestSRColInxSO ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_out ))))
		(_port (_internal CDVSTestSRColClockxSO ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_out ))))
		(_port (_internal CDVSTestColMode0xSO ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_out ))))
		(_port (_internal CDVSTestColMode1xSO ~extieee.std_logic_1164.STD_LOGIC 0 52 (_entity (_out ))))
		(_port (_internal CDVSTestApsTxGatexSO ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_out ))))
		(_port (_internal ADCStateOutputLEDxSO ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_out ))))
		(_type (_internal ColState 0 58 (_enum1 stidle streset streleasereset streadreset stcountreset stnextreset stintegrate ststopintegrate streadsignal stcountsignal stnextsignal stwaitframe stresett stinitat streadresett stinitbt streadsignalt stwaitt (_to (i 0)(i 17)))))
		(_type (_internal RowState 0 59 (_enum1 stidle stfeedrow stinit stread stwrite strowdone stcolumndone stcolsettle (_to (i 0)(i 7)))))
		(_signal (_internal ResetxRB ~extieee.std_logic_1164.STD_LOGIC 0 61 (_architecture (_uni ))))
		(_signal (_internal StateColxDP ColState 0 64 (_architecture (_uni ))))
		(_signal (_internal StateColxDN ColState 0 64 (_architecture (_uni ))))
		(_signal (_internal StateRowxDP RowState 0 65 (_architecture (_uni ))))
		(_signal (_internal StateRowxDN RowState 0 65 (_architecture (_uni ))))
		(_signal (_internal ADCwordWritexE ~extieee.std_logic_1164.STD_LOGIC 0 66 (_architecture (_uni ))))
		(_signal (_internal ClockxC ~extieee.std_logic_1164.STD_LOGIC 0 67 (_architecture (_uni )(_event))))
		(_signal (_internal StateClockxC ~extieee.std_logic_1164.STD_LOGIC 0 68 (_architecture (_uni )(_event))))
		(_signal (_internal CDVSTestSRRowInxS ~extieee.std_logic_1164.STD_LOGIC 0 71 (_architecture (_uni ))))
		(_signal (_internal CDVSTestSRRowClockxS ~extieee.std_logic_1164.STD_LOGIC 0 71 (_architecture (_uni ))))
		(_signal (_internal CDVSTestSRColInxS ~extieee.std_logic_1164.STD_LOGIC 0 71 (_architecture (_uni ))))
		(_signal (_internal CDVSTestSRColClockxS ~extieee.std_logic_1164.STD_LOGIC 0 71 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 76 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal ADCoutMSBxS ~STD_LOGIC_VECTOR{3~downto~0}~13 0 76 (_architecture (_uni ))))
		(_signal (_internal StartPixelxS ~extieee.std_logic_1164.STD_LOGIC 0 77 (_architecture (_uni ))))
		(_signal (_internal StartColxS ~extieee.std_logic_1164.STD_LOGIC 0 78 (_architecture (_uni ))))
		(_signal (_internal StartRowxSN ~extieee.std_logic_1164.STD_LOGIC 0 79 (_architecture (_uni ))))
		(_signal (_internal StartRowxSP ~extieee.std_logic_1164.STD_LOGIC 0 79 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{32~downto~0}~13 0 82 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 32)(i 0))))))
		(_signal (_internal DividerColxDP ~STD_LOGIC_VECTOR{32~downto~0}~13 0 82 (_architecture (_uni ))))
		(_signal (_internal DividerColxDN ~STD_LOGIC_VECTOR{32~downto~0}~13 0 82 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{16~downto~0}~13 0 83 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 16)(i 0))))))
		(_signal (_internal DividerRowxDP ~STD_LOGIC_VECTOR{16~downto~0}~13 0 83 (_architecture (_uni ))))
		(_signal (_internal DividerRowxDN ~STD_LOGIC_VECTOR{16~downto~0}~13 0 83 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{25~downto~0}~13 0 84 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 25)(i 0))))))
		(_signal (_internal ExposureTxD ~STD_LOGIC_VECTOR{25~downto~0}~13 0 84 (_architecture (_uni ))))
		(_signal (_internal FramePeriodxD ~STD_LOGIC_VECTOR{25~downto~0}~13 0 85 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 87 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal CountRowxDN ~STD_LOGIC_VECTOR{7~downto~0}~13 0 87 (_architecture (_uni ))))
		(_signal (_internal CountRowxDP ~STD_LOGIC_VECTOR{7~downto~0}~13 0 87 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~13 0 88 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_signal (_internal CountColxDN ~STD_LOGIC_VECTOR{17~downto~0}~13 0 88 (_architecture (_uni ))))
		(_signal (_internal CountColxDP ~STD_LOGIC_VECTOR{17~downto~0}~13 0 88 (_architecture (_uni ))))
		(_signal (_internal DoReadxS ~extieee.std_logic_1164.STD_LOGIC 0 89 (_architecture (_uni ))))
		(_signal (_internal ReadDonexS ~extieee.std_logic_1164.STD_LOGIC 0 89 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 90 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal ReadCyclexS ~STD_LOGIC_VECTOR{1~downto~0}~13 0 90 (_architecture (_uni ))))
		(_signal (_internal ColModexD ~STD_LOGIC_VECTOR{1~downto~0}~13 0 91 (_architecture (_uni ))))
		(_signal (_internal TxGatexE ~extieee.std_logic_1164.STD_LOGIC 0 92 (_architecture (_uni ))))
		(_constant (_internal SizeX ~extSTD.STANDARD.INTEGER 0 96 (_architecture ((i 240)))))
		(_constant (_internal SizeY ~extSTD.STANDARD.INTEGER 0 97 (_architecture ((i 180)))))
		(_process
			(line__101(_architecture 0 0 101 (_assignment (_simple)(_target(27))(_sensitivity(2)(18)))))
			(line__103(_architecture 1 0 103 (_assignment (_simple)(_alias((ClockxC)(ClockxCI)))(_target(33))(_sensitivity(0)))))
			(line__104(_architecture 2 0 104 (_assignment (_simple)(_alias((StateClockxC)(ClockxC)))(_target(34))(_sensitivity(33)))))
			(line__105(_architecture 3 0 105 (_assignment (_simple)(_target(1))(_sensitivity(33)))))
			(line__107(_architecture 4 0 107 (_assignment (_simple)(_alias((CDVSTestSRRowInxSO)(CDVSTestSRRowInxS)))(_target(19))(_sensitivity(35)))))
			(line__108(_architecture 5 0 108 (_assignment (_simple)(_alias((CDVSTestSRColInxSO)(CDVSTestSRColInxS)))(_target(21))(_sensitivity(37)))))
			(line__110(_architecture 6 0 110 (_assignment (_simple)(_target(41))(_sensitivity(53)))))
			(line__111(_architecture 7 0 111 (_assignment (_simple)(_target(40))(_sensitivity(41)(43)))))
			(line__112(_architecture 8 0 112 (_assignment (_simple)(_alias((ADCoutxDO)(ADCoutMSBxS(d_3_0))(ADCwordxDI(d_9_0))))(_target(4))(_sensitivity(39(d_3_0))(3(d_9_0))))))
			(line__113(_architecture 9 0 113 (_assignment (_simple)(_target(39))(_sensitivity(40)(56)))))
			(line__114(_architecture 10 0 114 (_assignment (_simple)(_alias((ADCstbyxEO)(_string \"0"\)))(_target(5)))))
			(line__115(_architecture 11 0 115 (_assignment (_simple)(_alias((ADCoexEBO)(_string \"0"\)))(_target(6)))))
			(line__117(_architecture 12 0 117 (_assignment (_simple)(_alias((CDVSTestColMode0xSO)(ColModexD(0))))(_target(23))(_sensitivity(57(0))))))
			(line__118(_architecture 13 0 118 (_assignment (_simple)(_target(24))(_sensitivity(57(1))(17)(18)))))
			(line__122(_architecture 14 0 122 (_assignment (_simple)(_alias((ADCStateOutputLEDxSO)(TestPixelxEI)))(_target(26))(_sensitivity(17)))))
			(line__124(_architecture 15 0 124 (_assignment (_simple)(_target(49))(_sensitivity(15)))))
			(line__125(_architecture 16 0 125 (_assignment (_simple)(_target(48))(_sensitivity(11)))))
			(line__127(_architecture 17 0 127 (_assignment (_simple)(_target(25))(_sensitivity(58)))))
			(p_col(_architecture 18 0 130 (_process (_simple)(_target(29)(37)(38)(45)(52)(54)(56)(57)(58))(_sensitivity(28)(44)(48)(49)(53)(55)(10)(11)(12)(13)(14)(17)))))
			(p_row(_architecture 19 0 326 (_process (_simple)(_target(31)(32)(35)(36)(42)(47)(50)(55)(8))(_sensitivity(28)(30)(46)(51)(54)(56)(12)(13))(_read(43)))))
			(p_memoryzing(_architecture 20 0 407 (_process (_target(28)(30)(43)(44)(46)(51)(53))(_sensitivity(27)(34)(29)(31)(42)(45)(47)(50)(52))(_dssslsensitivity 2))))
			(p_clock_chip(_architecture 21 0 442 (_process (_target(20)(22))(_sensitivity(27)(33)(36)(38))(_dssslsensitivity 2))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_static
		(33686018 33686018 770 )
		(514 )
		(771 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 514 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 2 )
		(515 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 514 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 2 )
		(770 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 )
		(33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 514 )
		(33686018 33686018 )
	)
	(_model . Behavioral 22 -1
	)
)
I 000051 55 1674          1374165516866 Behavioral
(_unit VHDL (adcvalueready 0 25 (behavioral 0 36 ))
	(_version v63)
	(_time 1374165516867 2013.07.18 18:38:36)
	(_source (\./../../sourcecode/ADCvalueReady.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 1a4e1f1d4f4d4d0d18140b4018)
	(_entity
		(_time 1372368070373)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in )(_event))))
		(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in ))))
		(_port (_internal RegisterWritexEI ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal ReadValuexEI ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal ValueReadyxSO ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
		(_type (_internal state 0 37 (_enum1 stidle stadcvalueready stread stadcvalueready2 (_to (i 0)(i 3)))))
		(_signal (_internal StatexDP state 0 40 (_architecture (_uni ))))
		(_signal (_internal StatexDN state 0 40 (_architecture (_uni ))))
		(_process
			(p_memless(_architecture 0 0 44 (_process (_simple)(_target(6)(4))(_sensitivity(5)(2)(3)))))
			(p_memoryzing(_architecture 1 0 78 (_process (_target(5))(_sensitivity(0)(1)(6))(_dssslsensitivity 2))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Behavioral 2 -1
	)
)
I 000051 55 45678         1374165517199 Structural
(_unit VHDL (usbaer_top_level 0 26 (structural 0 102 ))
	(_version v63)
	(_time 1374165517200 2013.07.18 18:38:37)
	(_source (\./../../sourcecode/USBAER_top_level.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 623762636335347463663666703b65)
	(_entity
		(_time 1372368069749)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(clockgen
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 136 (_entity (_in ))))
				(_port (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 137 (_entity (_in ))))
				(_port (_internal CLKOP ~extieee.std_logic_1164.STD_LOGIC 0 138 (_entity (_out ))))
				(_port (_internal LOCK ~extieee.std_logic_1164.STD_LOGIC 0 139 (_entity (_out ))))
			)
		)
		(shiftRegister
			(_object
				(_generic (_internal width ~extSTD.STANDARD.NATURAL 0 124 (_entity -1 )))
				(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 126 (_entity (_in ))))
				(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 127 (_entity (_in ))))
				(_port (_internal LatchxEI ~extieee.std_logic_1164.STD_LOGIC 0 128 (_entity (_in ))))
				(_port (_internal DxDI ~extieee.std_logic_1164.STD_LOGIC 0 129 (_entity (_in ))))
				(_port (_internal QxDO ~extieee.std_logic_1164.STD_LOGIC 0 130 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{width-1~downto~0}~13 0 131 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 52 )(i 0))))))
				(_port (_internal DataOutxDO ~STD_LOGIC_VECTOR{width-1~downto~0}~13 0 131 (_entity (_out ))))
			)
		)
		(AERfifo
			(_object
				(_port (_internal Data ~STD_LOGIC_VECTOR{15~downto~0}~1320 0 267 (_entity (_in ))))
				(_port (_internal WrClock ~extieee.std_logic_1164.STD_LOGIC 0 268 (_entity (_in ))))
				(_port (_internal RdClock ~extieee.std_logic_1164.STD_LOGIC 0 269 (_entity (_in ))))
				(_port (_internal WrEn ~extieee.std_logic_1164.STD_LOGIC 0 270 (_entity (_in ))))
				(_port (_internal RdEn ~extieee.std_logic_1164.STD_LOGIC 0 271 (_entity (_in ))))
				(_port (_internal Reset ~extieee.std_logic_1164.STD_LOGIC 0 272 (_entity (_in ))))
				(_port (_internal RPReset ~extieee.std_logic_1164.STD_LOGIC 0 273 (_entity (_in ))))
				(_port (_internal Q ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 274 (_entity (_out ))))
				(_port (_internal Empty ~extieee.std_logic_1164.STD_LOGIC 0 275 (_entity (_out ))))
				(_port (_internal Full ~extieee.std_logic_1164.STD_LOGIC 0 276 (_entity (_out ))))
				(_port (_internal AlmostEmpty ~extieee.std_logic_1164.STD_LOGIC 0 277 (_entity (_out ))))
				(_port (_internal AlmostFull ~extieee.std_logic_1164.STD_LOGIC 0 278 (_entity (_out ))))
			)
		)
		(wordRegister
			(_object
				(_generic (_internal width ~extSTD.STANDARD.NATURAL 0 230 (_entity -1 ((i 14)))))
				(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 232 (_entity (_in ))))
				(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 233 (_entity (_in ))))
				(_port (_internal WriteEnablexEI ~extieee.std_logic_1164.STD_LOGIC 0 234 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{width-1~downto~0}~1314 0 235 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 53 )(i 0))))))
				(_port (_internal DataInxDI ~STD_LOGIC_VECTOR{width-1~downto~0}~1314 0 235 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{width-1~downto~0}~1316 0 236 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 54 )(i 0))))))
				(_port (_internal DataOutxDO ~STD_LOGIC_VECTOR{width-1~downto~0}~1316 0 236 (_entity (_out ))))
			)
		)
		(earlyPaketTimer
			(_object
				(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 259 (_entity (_in ))))
				(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 260 (_entity (_in ))))
				(_port (_internal ClearxSI ~extieee.std_logic_1164.STD_LOGIC 0 261 (_entity (_in ))))
				(_port (_internal TimerExpiredxSO ~extieee.std_logic_1164.STD_LOGIC 0 262 (_entity (_out ))))
			)
		)
		(eventCounter
			(_object
				(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 241 (_entity (_in ))))
				(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 242 (_entity (_in ))))
				(_port (_internal ClearxSI ~extieee.std_logic_1164.STD_LOGIC 0 243 (_entity (_in ))))
				(_port (_internal IncrementxSI ~extieee.std_logic_1164.STD_LOGIC 0 244 (_entity (_in ))))
				(_port (_internal OverflowxSO ~extieee.std_logic_1164.STD_LOGIC 0 245 (_entity (_out ))))
			)
		)
		(timestampCounter
			(_object
				(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 250 (_entity (_in ))))
				(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 251 (_entity (_in ))))
				(_port (_internal IncrementxSI ~extieee.std_logic_1164.STD_LOGIC 0 252 (_entity (_in ))))
				(_port (_internal OverflowxSO ~extieee.std_logic_1164.STD_LOGIC 0 253 (_entity (_out ))))
				(_port (_internal DataxDO ~STD_LOGIC_VECTOR{13~downto~0}~1318 0 254 (_entity (_out ))))
			)
		)
		(synchronizerStateMachine
			(_object
				(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 154 (_entity (_in ))))
				(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 155 (_entity (_in ))))
				(_port (_internal RunxSI ~extieee.std_logic_1164.STD_LOGIC 0 156 (_entity (_in ))))
				(_port (_internal ConfigxSI ~extieee.std_logic_1164.STD_LOGIC 0 157 (_entity (_in ))))
				(_port (_internal SyncInxABI ~extieee.std_logic_1164.STD_LOGIC 0 158 (_entity (_in ))))
				(_port (_internal SyncOutxSBO ~extieee.std_logic_1164.STD_LOGIC 0 159 (_entity (_out ))))
				(_port (_internal TriggerxSO ~extieee.std_logic_1164.STD_LOGIC 0 160 (_entity (_out ))))
				(_port (_internal HostResetTimestampxSI ~extieee.std_logic_1164.STD_LOGIC 0 161 (_entity (_in ))))
				(_port (_internal ResetTimestampxSBO ~extieee.std_logic_1164.STD_LOGIC 0 162 (_entity (_out ))))
				(_port (_internal IncrementCounterxSO ~extieee.std_logic_1164.STD_LOGIC 0 163 (_entity (_out ))))
			)
		)
		(fifoStatemachine
			(_object
				(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 106 (_entity (_in ))))
				(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 107 (_entity (_in ))))
				(_port (_internal RunxSI ~extieee.std_logic_1164.STD_LOGIC 0 108 (_entity (_in ))))
				(_port (_internal FifoTransactionxSO ~extieee.std_logic_1164.STD_LOGIC 0 109 (_entity (_out ))))
				(_port (_internal FX2FifoInFullxSBI ~extieee.std_logic_1164.STD_LOGIC 0 110 (_entity (_in ))))
				(_port (_internal FifoEmptyxSI ~extieee.std_logic_1164.STD_LOGIC 0 111 (_entity (_in ))))
				(_port (_internal FifoReadxEO ~extieee.std_logic_1164.STD_LOGIC 0 112 (_entity (_out ))))
				(_port (_internal FX2FifoWritexEBO ~extieee.std_logic_1164.STD_LOGIC 0 113 (_entity (_out ))))
				(_port (_internal FX2FifoPktEndxSBO ~extieee.std_logic_1164.STD_LOGIC 0 114 (_entity (_out ))))
				(_port (_internal FX2FifoAddressxDO ~STD_LOGIC_VECTOR{1~downto~0}~13 0 115 (_entity (_out ))))
				(_port (_internal IncEventCounterxSO ~extieee.std_logic_1164.STD_LOGIC 0 116 (_entity (_out ))))
				(_port (_internal ResetEventCounterxSO ~extieee.std_logic_1164.STD_LOGIC 0 117 (_entity (_out ))))
				(_port (_internal ResetEarlyPaketTimerxSO ~extieee.std_logic_1164.STD_LOGIC 0 118 (_entity (_out ))))
				(_port (_internal EarlyPaketTimerOverflowxSI ~extieee.std_logic_1164.STD_LOGIC 0 119 (_entity (_in ))))
			)
		)
		(monitorStateMachine
			(_object
				(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 168 (_entity (_in ))))
				(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 169 (_entity (_in ))))
				(_port (_internal AERREQxSBI ~extieee.std_logic_1164.STD_LOGIC 0 170 (_entity (_in ))))
				(_port (_internal AERACKxSBO ~extieee.std_logic_1164.STD_LOGIC 0 171 (_entity (_out ))))
				(_port (_internal XxDI ~extieee.std_logic_1164.STD_LOGIC 0 172 (_entity (_in ))))
				(_port (_internal UseLongAckxSI ~extieee.std_logic_1164.STD_LOGIC 0 173 (_entity (_in ))))
				(_port (_internal FifoFullxSI ~extieee.std_logic_1164.STD_LOGIC 0 174 (_entity (_in ))))
				(_port (_internal FifoWritexEO ~extieee.std_logic_1164.STD_LOGIC 0 175 (_entity (_out ))))
				(_port (_internal TimestampRegWritexEO ~extieee.std_logic_1164.STD_LOGIC 0 176 (_entity (_out ))))
				(_port (_internal AddressRegWritexEO ~extieee.std_logic_1164.STD_LOGIC 0 177 (_entity (_out ))))
				(_port (_internal AddressTimestampSelectxSO ~STD_LOGIC_VECTOR{1~downto~0}~132 0 178 (_entity (_out ))))
				(_port (_internal ADCvalueReadyxSI ~extieee.std_logic_1164.STD_LOGIC 0 179 (_entity (_in ))))
				(_port (_internal ReadADCvaluexEO ~extieee.std_logic_1164.STD_LOGIC 0 180 (_entity (_out ))))
				(_port (_internal TimestampOverflowxSI ~extieee.std_logic_1164.STD_LOGIC 0 181 (_entity (_in ))))
				(_port (_internal TriggerxSI ~extieee.std_logic_1164.STD_LOGIC 0 182 (_entity (_in ))))
				(_port (_internal AddressMSBxDO ~STD_LOGIC_VECTOR{1~downto~0}~134 0 183 (_entity (_out ))))
				(_port (_internal ResetTimestampxSBI ~extieee.std_logic_1164.STD_LOGIC 0 184 (_entity (_in ))))
			)
		)
		(ADCStateMachine
			(_object
				(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 190 (_entity (_in ))))
				(_port (_internal ADCclockxCO ~extieee.std_logic_1164.STD_LOGIC 0 191 (_entity (_out ))))
				(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 192 (_entity (_in ))))
				(_port (_internal ADCwordxDI ~STD_LOGIC_VECTOR{9~downto~0}~13 0 193 (_entity (_in ))))
				(_port (_internal ADCoutxDO ~STD_LOGIC_VECTOR{13~downto~0}~13 0 194 (_entity (_out ))))
				(_port (_internal ADCoexEBO ~extieee.std_logic_1164.STD_LOGIC 0 195 (_entity (_out ))))
				(_port (_internal ADCstbyxEO ~extieee.std_logic_1164.STD_LOGIC 0 196 (_entity (_out ))))
				(_port (_internal ADCovrxSI ~extieee.std_logic_1164.STD_LOGIC 0 197 (_entity (_in ))))
				(_port (_internal RegisterWritexEO ~extieee.std_logic_1164.STD_LOGIC 0 198 (_entity (_out ))))
				(_port (_internal SRLatchxEI ~extieee.std_logic_1164.STD_LOGIC 0 199 (_entity (_in ))))
				(_port (_internal RunADCxSI ~extieee.std_logic_1164.STD_LOGIC 0 200 (_entity (_in ))))
				(_port (_internal ExposurexDI ~STD_LOGIC_VECTOR{15~downto~0}~13 0 201 (_entity (_in ))))
				(_port (_internal ColSettlexDI ~STD_LOGIC_VECTOR{15~downto~0}~136 0 202 (_entity (_in ))))
				(_port (_internal RowSettlexDI ~STD_LOGIC_VECTOR{15~downto~0}~138 0 203 (_entity (_in ))))
				(_port (_internal ResSettlexDI ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 204 (_entity (_in ))))
				(_port (_internal FramePeriodxDI ~STD_LOGIC_VECTOR{15~downto~0}~1312 0 205 (_entity (_in ))))
				(_port (_internal SBRet10xEI ~extieee.std_logic_1164.STD_LOGIC 0 206 (_entity (_in ))))
				(_port (_internal TestPixelxEI ~extieee.std_logic_1164.STD_LOGIC 0 207 (_entity (_in ))))
				(_port (_internal ExtTriggerxEI ~extieee.std_logic_1164.STD_LOGIC 0 208 (_entity (_in ))))
				(_port (_internal CDVSTestSRRowInxSO ~extieee.std_logic_1164.STD_LOGIC 0 209 (_entity (_out ))))
				(_port (_internal CDVSTestSRRowClockxSO ~extieee.std_logic_1164.STD_LOGIC 0 210 (_entity (_out ))))
				(_port (_internal CDVSTestSRColInxSO ~extieee.std_logic_1164.STD_LOGIC 0 211 (_entity (_out ))))
				(_port (_internal CDVSTestSRColClockxSO ~extieee.std_logic_1164.STD_LOGIC 0 212 (_entity (_out ))))
				(_port (_internal CDVSTestColMode0xSO ~extieee.std_logic_1164.STD_LOGIC 0 213 (_entity (_out ))))
				(_port (_internal CDVSTestColMode1xSO ~extieee.std_logic_1164.STD_LOGIC 0 214 (_entity (_out ))))
				(_port (_internal CDVSTestApsTxGatexSO ~extieee.std_logic_1164.STD_LOGIC 0 215 (_entity (_out ))))
				(_port (_internal ADCStateOutputLEDxSO ~extieee.std_logic_1164.STD_LOGIC 0 216 (_entity (_out ))))
			)
		)
		(ADCvalueReady
			(_object
				(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 221 (_entity (_in ))))
				(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 222 (_entity (_in ))))
				(_port (_internal RegisterWritexEI ~extieee.std_logic_1164.STD_LOGIC 0 223 (_entity (_in ))))
				(_port (_internal ReadValuexEI ~extieee.std_logic_1164.STD_LOGIC 0 224 (_entity (_in ))))
				(_port (_internal ValueReadyxSO ~extieee.std_logic_1164.STD_LOGIC 0 225 (_entity (_out ))))
			)
		)
		(cDVSResetStateMachine
			(_object
				(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 144 (_entity (_in ))))
				(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 145 (_entity (_in ))))
				(_port (_internal AERackxSBI ~extieee.std_logic_1164.STD_LOGIC 0 146 (_entity (_in ))))
				(_port (_internal RxcolGxSI ~extieee.std_logic_1164.STD_LOGIC 0 147 (_entity (_in ))))
				(_port (_internal cDVSresetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 148 (_entity (_in ))))
				(_port (_internal CDVSresetxRBO ~extieee.std_logic_1164.STD_LOGIC 0 149 (_entity (_out ))))
			)
		)
	)
	(_instantiation uClockGen 0 392 (_component clockgen )
		(_port
			((CLK)(IFClockxCI))
			((RESET)(ResetxR))
			((CLKOP)(ClockxC))
			((LOCK)(LockxS))
		)
		(_use (_entity . clockgen)
		)
	)
	(_instantiation shiftRegister_1 0 414 (_component shiftRegister )
		(_generic
			((width)((i 96)))
		)
		(_port
			((ClockxCI)(SRClockxC))
			((ResetxRBI)(ResetxRB))
			((LatchxEI)(SRLatchxE))
			((DxDI)(SRinxD))
			((QxDO)(SRoutxD))
			((DataOutxDO)(SRDataOutxD))
		)
		(_use (_entity . shiftRegister)
			(_generic
				((width)((i 96)))
			)
			(_port
				((ClockxCI)(ClockxCI))
				((ResetxRBI)(ResetxRBI))
				((LatchxEI)(LatchxEI))
				((DxDI)(DxDI))
				((QxDO)(QxDO))
				((DataOutxDO)(DataOutxDO))
			)
		)
	)
	(_instantiation uFifo 0 433 (_component AERfifo )
		(_port
			((Data)(FifoDataInxD))
			((WrClock)(ClockxC))
			((RdClock)(IfClockxC))
			((WrEn)(FifoWritexE))
			((RdEn)(FifoReadxE))
			((Reset)(ResetxR))
			((RPReset)(ResetxR))
			((Q)(FifoDataOutxD))
			((Empty)(FifoEmptyxS))
			((Full)(FifoFullxS))
			((AlmostEmpty)(FifoAlmostEmptyxS))
			((AlmostFull)(FifoAlmostFullxS))
		)
		(_use (_entity . AERfifo)
		)
	)
	(_instantiation uMonitorAddressRegister 0 450 (_component wordRegister )
		(_generic
			((width)((i 10)))
		)
		(_port
			((ClockxCI)(ClockxC))
			((ResetxRBI)(ResetxRB))
			((WriteEnablexEI)(AddressRegWritexE))
			((DataInxDI)(AERMonitorAddressxDI))
			((DataOutxDO)(AddressRegOutxD))
		)
		(_use (_entity . wordRegister)
			(_generic
				((width)((i 10)))
			)
			(_port
				((ClockxCI)(ClockxCI))
				((ResetxRBI)(ResetxRBI))
				((WriteEnablexEI)(WriteEnablexEI))
				((DataInxDI)(DataInxDI))
				((DataOutxDO)(DataOutxDO))
			)
		)
	)
	(_instantiation uMonitorTimestampRegister 0 460 (_component wordRegister )
		(_generic
			((width)((i 14)))
		)
		(_port
			((ClockxCI)(ClockxC))
			((ResetxRBI)(ResetxRB))
			((WriteEnablexEI)(TimestampRegWritexE))
			((DataInxDI)(ActualTimestampxD))
			((DataOutxDO)(MonitorTimestampxD))
		)
		(_use (_entity . wordRegister)
			(_generic
				((width)((i 14)))
			)
			(_port
				((ClockxCI)(ClockxCI))
				((ResetxRBI)(ResetxRBI))
				((WriteEnablexEI)(WriteEnablexEI))
				((DataInxDI)(DataInxDI))
				((DataOutxDO)(DataOutxDO))
			)
		)
	)
	(_instantiation uADCRegister 0 470 (_component wordRegister )
		(_generic
			((width)((i 14)))
		)
		(_port
			((ClockxCI)(IfClockxC))
			((ResetxRBI)(ResetxRB))
			((WriteEnablexEI)(ADCregWritexE))
			((DataInxDI)(ADCregInxD))
			((DataOutxDO)(ADCregOutxD))
		)
		(_use (_entity . wordRegister)
			(_generic
				((width)((i 14)))
			)
			(_port
				((ClockxCI)(ClockxCI))
				((ResetxRBI)(ResetxRBI))
				((WriteEnablexEI)(WriteEnablexEI))
				((DataInxDI)(DataInxDI))
				((DataOutxDO)(DataOutxDO))
			)
		)
	)
	(_instantiation uEarlyPaketTimer 0 482 (_component earlyPaketTimer )
		(_port
			((ClockxCI)(ClockxC))
			((ResetxRBI)(ResetxRB))
			((ClearxSI)(ResetEarlyPaketTimerxS))
			((TimerExpiredxSO)(EarlyPaketTimerOverflowxS))
		)
		(_use (_entity . earlyPaketTimer)
		)
	)
	(_instantiation uEventCounter 0 489 (_component eventCounter )
		(_port
			((ClockxCI)(ClockxC))
			((ResetxRBI)(ResetxRB))
			((ClearxSI)(ResetEventCounterxS))
			((IncrementxSI)(IncEventCounterxS))
			((OverflowxSO)(ECResetEarlyPaketTimerxS))
		)
		(_use (_entity . eventCounter)
		)
	)
	(_instantiation uTimestampCounter 0 497 (_component timestampCounter )
		(_port
			((ClockxCI)(ClockxC))
			((ResetxRBI)(CounterResetxRB))
			((IncrementxSI)(IncxS))
			((OverflowxSO)(TimestampOverflowxS))
			((DataxDO)(ActualTimestampxD))
		)
		(_use (_entity . timestampCounter)
		)
	)
	(_instantiation uSynchronizerStateMachine_1 0 505 (_component synchronizerStateMachine )
		(_port
			((ClockxCI)(ClockxC))
			((ResetxRBI)(ResetxRB))
			((RunxSI)(RunxS))
			((ConfigxSI)(TimestampMasterxS))
			((SyncInxABI)(SyncInxAB))
			((SyncOutxSBO)(SyncOutxSB))
			((TriggerxSO)(TriggerxS))
			((HostResetTimestampxSI)(HostResetTimestampxS))
			((ResetTimestampxSBO)(SynchronizerResetTimestampxSB))
			((IncrementCounterxSO)(IncxS))
		)
		(_use (_entity . synchronizerStateMachine)
		)
	)
	(_instantiation fifoStatemachine_1 0 520 (_component fifoStatemachine )
		(_port
			((ClockxCI)(IfClockxC))
			((ResetxRBI)(ResetxRB))
			((RunxSI)(RunxS))
			((FifoTransactionxSO)(FifoTransactionxS))
			((FX2FifoInFullxSBI)(FX2FifoInFullxSBI))
			((FifoEmptyxSI)(FifoEmptyxS))
			((FifoReadxEO)(FifoReadxE))
			((FX2FifoWritexEBO)(FX2FifoWritexEB))
			((FX2FifoPktEndxSBO)(FX2FifoPktEndxSB))
			((FX2FifoAddressxDO)(FX2FifoAddressxDO))
			((IncEventCounterxSO)(IncEventCounterxS))
			((ResetEventCounterxSO)(ResetEventCounterxS))
			((ResetEarlyPaketTimerxSO)(SMResetEarlyPaketTimerxS))
			((EarlyPaketTimerOverflowxSI)(EarlyPaketTimerOverflowxS))
		)
		(_use (_entity . fifoStatemachine)
		)
	)
	(_instantiation monitorStateMachine_1 0 537 (_component monitorStateMachine )
		(_port
			((ClockxCI)(ClockxC))
			((ResetxRBI)(ResetxRB))
			((AERREQxSBI)(AERREQxSB))
			((AERACKxSBO)(AERMonitorACKxSB))
			((XxDI)(AERMonitorAddressxDI(9)))
			((UseLongAckxSI)(UseLongAckxS))
			((FifoFullxSI)(FifoFullxS))
			((FifoWritexEO)(FifoWritexE))
			((TimestampRegWritexEO)(TimestampRegWritexE))
			((AddressRegWritexEO)(AddressRegWritexE))
			((AddressTimestampSelectxSO)(AddressTimestampSelectxS))
			((ADCvalueReadyxSI)(ADCvalueReadyxS))
			((ReadADCvaluexEO)(ReadADCvaluexE))
			((TimestampOverflowxSI)(TimestampOverflowxS))
			((TriggerxSI)(TriggerxS))
			((AddressMSBxDO)(AddressMSBxD))
			((ResetTimestampxSBI)(SynchronizerResetTimestampxSB))
		)
		(_use (_entity . monitorStateMachine)
		)
	)
	(_instantiation ADCStateMachine_1 0 557 (_component ADCStateMachine )
		(_port
			((ClockxCI)(IfClockxC))
			((ADCclockxCO)(ADCclockxC))
			((ResetxRBI)(ADCsmRstxE))
			((ADCwordxDI)(ADCwordxDI))
			((ADCoutxDO)(ADCdataxD))
			((ADCoexEBO)(ADCoexEB))
			((ADCstbyxEO)(ADCstbyxE))
			((ADCovrxSI)(ADCovrxS))
			((RegisterWritexEO)(ADCregWritexE))
			((SRLatchxEI)(SRLatchxE))
			((RunADCxSI)(RunADCxS))
			((ExposurexDI)(ExposurexD))
			((ColSettlexDI)(ColSettlexD))
			((RowSettlexDI)(RowSettlexD))
			((ResSettlexDI)(ResSettlexD))
			((FramePeriodxDI)(FramePeriodxD))
			((SBRet10xEI)(SBRet10xE))
			((TestPixelxEI)(TestPixelxE))
			((ExtTriggerxEI)(ExtTriggerxE))
			((CDVSTestSRRowInxSO)(CDVSTestSRRowInxS))
			((CDVSTestSRRowClockxSO)(CDVSTestSRRowClockxS))
			((CDVSTestSRColInxSO)(CDVSTestSRColInxS))
			((CDVSTestSRColClockxSO)(CDVSTestSRColClockxS))
			((CDVSTestColMode0xSO)(CDVSTestColMode0xS))
			((CDVSTestColMode1xSO)(CDVSTestColMode1xS))
			((CDVSTestApsTxGatexSO)(CDVSTestApsTxGatexS))
			((ADCStateOutputLEDxSO)(ADCStateOutputLEDxS))
		)
		(_use (_entity . ADCStateMachine)
			(_port
				((ClockxCI)(ClockxCI))
				((ADCclockxCO)(ADCclockxCO))
				((ResetxRBI)(ResetxRBI))
				((ADCwordxDI)(ADCwordxDI))
				((ADCoutxDO)(ADCoutxDO))
				((ADCstbyxEO)(ADCstbyxEO))
				((ADCoexEBO)(ADCoexEBO))
				((ADCovrxSI)(ADCovrxSI))
				((RegisterWritexEO)(RegisterWritexEO))
				((SRLatchxEI)(SRLatchxEI))
				((RunADCxSI)(RunADCxSI))
				((ExposurexDI)(ExposurexDI))
				((ColSettlexDI)(ColSettlexDI))
				((RowSettlexDI)(RowSettlexDI))
				((ResSettlexDI)(ResSettlexDI))
				((FramePeriodxDI)(FramePeriodxDI))
				((SBRet10xEI)(SBRet10xEI))
				((TestPixelxEI)(TestPixelxEI))
				((ExtTriggerxEI)(ExtTriggerxEI))
				((CDVSTestSRRowInxSO)(CDVSTestSRRowInxSO))
				((CDVSTestSRRowClockxSO)(CDVSTestSRRowClockxSO))
				((CDVSTestSRColInxSO)(CDVSTestSRColInxSO))
				((CDVSTestSRColClockxSO)(CDVSTestSRColClockxSO))
				((CDVSTestColMode0xSO)(CDVSTestColMode0xSO))
				((CDVSTestColMode1xSO)(CDVSTestColMode1xSO))
				((CDVSTestApsTxGatexSO)(CDVSTestApsTxGatexSO))
				((ADCStateOutputLEDxSO)(ADCStateOutputLEDxSO))
			)
		)
	)
	(_instantiation ADCvalueReady_1 0 591 (_component ADCvalueReady )
		(_port
			((ClockxCI)(ClockxC))
			((ResetxRBI)(ResetxRB))
			((RegisterWritexEI)(ADCregWritexE))
			((ReadValuexEI)(ReadADCvaluexE))
			((ValueReadyxSO)(ADCvalueReadyxS))
		)
		(_use (_entity . ADCvalueReady)
		)
	)
	(_instantiation cDVSResetStateMachine_1 0 599 (_component cDVSResetStateMachine )
		(_port
			((ClockxCI)(ClockxC))
			((ResetxRBI)(ResetxRB))
			((AERackxSBI)(AERREQxSB))
			((RxcolGxSI)(RxcolGxS))
			((cDVSresetxRBI)(PE3xSI))
			((CDVSresetxRBO)(CDVSTestPeriodicChipResetxRB))
		)
		(_use (_entity . cDVSResetStateMachine)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal FX2FifoDataxDIO ~STD_LOGIC_VECTOR{15~downto~0}~12 0 29 (_entity (_out ))))
		(_port (_internal FX2FifoInFullxSBI ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal FX2FifoWritexEBO ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_port (_internal FX2FifoReadxEBO ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
		(_port (_internal FX2FifoPktEndxSBO ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal FX2FifoAddressxDO ~STD_LOGIC_VECTOR{1~downto~0}~12 0 35 (_entity (_out ))))
		(_port (_internal IfClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_in ))))
		(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ))))
		(_port (_internal Sync1xABI ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_in ))))
		(_port (_internal SynchOutxSBO ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_out ))))
		(_port (_internal PC0xSIO ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_inout ))))
		(_port (_internal PC1xSIO ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_inout ))))
		(_port (_internal PC2xSIO ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_inout ))))
		(_port (_internal PC3xSIO ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_inout ))))
		(_port (_internal PA0xSIO ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_inout ))))
		(_port (_internal PA1xSIO ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_inout ))))
		(_port (_internal PA3xSIO ~extieee.std_logic_1164.STD_LOGIC 0 56 (_entity (_inout ))))
		(_port (_internal PA7xSIO ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_inout ))))
		(_port (_internal PE2xSI ~extieee.std_logic_1164.STD_LOGIC 0 59 (_entity (_in ))))
		(_port (_internal PE3xSI ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_in ))))
		(_port (_internal FXLEDxSI ~extieee.std_logic_1164.STD_LOGIC 0 62 (_entity (_in ))))
		(_port (_internal ADCclockxCO ~extieee.std_logic_1164.STD_LOGIC 0 65 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~12 0 66 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_port (_internal ADCwordxDI ~STD_LOGIC_VECTOR{9~downto~0}~12 0 66 (_entity (_in ))))
		(_port (_internal ADCoexEBO ~extieee.std_logic_1164.STD_LOGIC 0 68 (_entity (_out ))))
		(_port (_internal ADCstbyxEO ~extieee.std_logic_1164.STD_LOGIC 0 69 (_entity (_out ))))
		(_port (_internal ADCovrxSI ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_in ))))
		(_port (_internal CDVSTestSRRowClockxSO ~extieee.std_logic_1164.STD_LOGIC 0 72 (_entity (_out ))))
		(_port (_internal CDVSTestSRColClockxSO ~extieee.std_logic_1164.STD_LOGIC 0 73 (_entity (_out ))))
		(_port (_internal CDVSTestSRRowInxSO ~extieee.std_logic_1164.STD_LOGIC 0 74 (_entity (_out ))))
		(_port (_internal CDVSTestSRColInxSO ~extieee.std_logic_1164.STD_LOGIC 0 75 (_entity (_out ))))
		(_port (_internal CDVSTestBiasEnablexEO ~extieee.std_logic_1164.STD_LOGIC 0 77 (_entity (_out ))))
		(_port (_internal CDVSTestChipResetxRBO ~extieee.std_logic_1164.STD_LOGIC 0 78 (_entity (_out ))))
		(_port (_internal CDVSTestColMode0xSO ~extieee.std_logic_1164.STD_LOGIC 0 80 (_entity (_out ))))
		(_port (_internal CDVSTestColMode1xSO ~extieee.std_logic_1164.STD_LOGIC 0 81 (_entity (_out ))))
		(_port (_internal CDVSTestBiasDiagSelxSO ~extieee.std_logic_1164.STD_LOGIC 0 83 (_entity (_out ))))
		(_port (_internal CDVSTestBiasBitOutxSI ~extieee.std_logic_1164.STD_LOGIC 0 84 (_entity (_in ))))
		(_port (_internal CDVSTestApsTxGatexSO ~extieee.std_logic_1164.STD_LOGIC 0 86 (_entity (_out ))))
		(_port (_internal LED1xSO ~extieee.std_logic_1164.STD_LOGIC 0 89 (_entity (_out ))))
		(_port (_internal LED2xSO ~extieee.std_logic_1164.STD_LOGIC 0 90 (_entity (_out ))))
		(_port (_internal LED3xSO ~extieee.std_logic_1164.STD_LOGIC 0 91 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 93 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal DebugxSIO ~STD_LOGIC_VECTOR{15~downto~0}~122 0 93 (_entity (_inout ))))
		(_port (_internal AERMonitorREQxABI ~extieee.std_logic_1164.STD_LOGIC 0 96 (_entity (_in ))))
		(_port (_internal AERMonitorACKxSBO ~extieee.std_logic_1164.STD_LOGIC 0 97 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~124 0 98 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_port (_internal AERMonitorAddressxDI ~STD_LOGIC_VECTOR{9~downto~0}~124 0 98 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 115 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~132 0 178 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~134 0 183 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~13 0 193 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~13 0 194 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 201 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~136 0 202 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~138 0 203 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 204 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1312 0 205 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~1318 0 254 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1320 0 267 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 274 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~1324 0 285 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_signal (_internal MonitorTimestampxD ~STD_LOGIC_VECTOR{13~downto~0}~1324 0 285 (_architecture (_uni ))))
		(_signal (_internal ActualTimestampxD ~STD_LOGIC_VECTOR{13~downto~0}~1324 0 286 (_architecture (_uni ))))
		(_signal (_internal TimestampRegWritexE ~extieee.std_logic_1164.STD_LOGIC 0 289 (_architecture (_uni ))))
		(_signal (_internal SyncInxAB ~extieee.std_logic_1164.STD_LOGIC 0 291 (_architecture (_uni ))))
		(_signal (_internal AERREQxSB ~extieee.std_logic_1164.STD_LOGIC 0 293 (_architecture (_uni ))))
		(_signal (_internal AERReqSyncxSBN ~extieee.std_logic_1164.STD_LOGIC 0 293 (_architecture (_uni ))))
		(_signal (_internal AERMonitorACKxSB ~extieee.std_logic_1164.STD_LOGIC 0 295 (_architecture (_uni ))))
		(_signal (_internal UseLongAckxS ~extieee.std_logic_1164.STD_LOGIC 0 296 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1326 0 299 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal AddressTimestampSelectxS ~STD_LOGIC_VECTOR{1~downto~0}~1326 0 299 (_architecture (_uni ))))
		(_signal (_internal IncEventCounterxS ~extieee.std_logic_1164.STD_LOGIC 0 305 (_architecture (_uni ))))
		(_signal (_internal ResetEventCounterxS ~extieee.std_logic_1164.STD_LOGIC 0 306 (_architecture (_uni ))))
		(_signal (_internal ResetEarlyPaketTimerxS ~extieee.std_logic_1164.STD_LOGIC 0 307 (_architecture (_uni ))))
		(_signal (_internal EarlyPaketTimerOverflowxS ~extieee.std_logic_1164.STD_LOGIC 0 308 (_architecture (_uni ))))
		(_signal (_internal SMResetEarlyPaketTimerxS ~extieee.std_logic_1164.STD_LOGIC 0 309 (_architecture (_uni ))))
		(_signal (_internal ECResetEarlyPaketTimerxS ~extieee.std_logic_1164.STD_LOGIC 0 310 (_architecture (_uni ))))
		(_signal (_internal ClockxC ~extieee.std_logic_1164.STD_LOGIC 0 313 (_architecture (_uni )(_event))))
		(_signal (_internal IfClockxC ~extieee.std_logic_1164.STD_LOGIC 0 313 (_architecture (_uni ))))
		(_signal (_internal ResetxRB ~extieee.std_logic_1164.STD_LOGIC 0 314 (_architecture (_uni ))))
		(_signal (_internal ResetxR ~extieee.std_logic_1164.STD_LOGIC 0 314 (_architecture (_uni ))))
		(_signal (_internal RunxS ~extieee.std_logic_1164.STD_LOGIC 0 315 (_architecture (_uni ))))
		(_signal (_internal CounterResetxRB ~extieee.std_logic_1164.STD_LOGIC 0 316 (_architecture (_uni ))))
		(_signal (_internal SynchronizerResetTimestampxSB ~extieee.std_logic_1164.STD_LOGIC 0 317 (_architecture (_uni ))))
		(_signal (_internal CDVSTestChipResetxRB ~extieee.std_logic_1164.STD_LOGIC 0 318 (_internal (_uni ))))
		(_signal (_internal CDVSTestPeriodicChipResetxRB ~extieee.std_logic_1164.STD_LOGIC 0 319 (_architecture (_uni ))))
		(_signal (_internal RxcolGxS ~extieee.std_logic_1164.STD_LOGIC 0 320 (_architecture (_uni ))))
		(_signal (_internal TimestampOverflowxS ~extieee.std_logic_1164.STD_LOGIC 0 323 (_architecture (_uni ))))
		(_signal (_internal AddressMSBxD ~STD_LOGIC_VECTOR{1~downto~0}~1326 0 324 (_architecture (_uni ))))
		(_signal (_internal TimestampMasterxS ~extieee.std_logic_1164.STD_LOGIC 0 325 (_architecture (_uni ))))
		(_signal (_internal FifoTransactionxS ~extieee.std_logic_1164.STD_LOGIC 0 328 (_architecture (_uni ))))
		(_signal (_internal FX2FifoWritexEB ~extieee.std_logic_1164.STD_LOGIC 0 329 (_architecture (_uni ))))
		(_signal (_internal FX2FifoPktEndxSB ~extieee.std_logic_1164.STD_LOGIC 0 330 (_architecture (_uni ))))
		(_signal (_internal SyncOutxSB ~extieee.std_logic_1164.STD_LOGIC 0 331 (_architecture (_uni ))))
		(_signal (_internal HostResetTimestampxS ~extieee.std_logic_1164.STD_LOGIC 0 332 (_architecture (_uni ))))
		(_signal (_internal TriggerxS ~extieee.std_logic_1164.STD_LOGIC 0 334 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~1328 0 336 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_signal (_internal AddressRegOutxD ~STD_LOGIC_VECTOR{9~downto~0}~1328 0 336 (_architecture (_uni ))))
		(_signal (_internal AddressRegWritexE ~extieee.std_logic_1164.STD_LOGIC 0 337 (_architecture (_uni ))))
		(_signal (_internal AddressRegOut8xD ~extieee.std_logic_1164.STD_LOGIC 0 338 (_architecture (_uni ))))
		(_signal (_internal IncxS ~extieee.std_logic_1164.STD_LOGIC 0 341 (_architecture (_uni ))))
		(_signal (_internal ReadADCvaluexE ~extieee.std_logic_1164.STD_LOGIC 0 344 (_architecture (_uni ))))
		(_signal (_internal ADCvalueReadyxS ~extieee.std_logic_1164.STD_LOGIC 0 344 (_architecture (_uni ))))
		(_signal (_internal ADCregInxD ~STD_LOGIC_VECTOR{13~downto~0}~1324 0 345 (_architecture (_uni ))))
		(_signal (_internal ADCregOutxD ~STD_LOGIC_VECTOR{13~downto~0}~1324 0 346 (_architecture (_uni ))))
		(_signal (_internal ADCregWritexE ~extieee.std_logic_1164.STD_LOGIC 0 347 (_architecture (_uni ))))
		(_signal (_internal ADCdataxD ~STD_LOGIC_VECTOR{13~downto~0}~1324 0 348 (_architecture (_uni ))))
		(_signal (_internal SBRet10xE ~extieee.std_logic_1164.STD_LOGIC 0 349 (_architecture (_uni ))))
		(_signal (_internal ADCsmRstxE ~extieee.std_logic_1164.STD_LOGIC 0 351 (_architecture (_uni ))))
		(_signal (_internal ADCclockxC ~extieee.std_logic_1164.STD_LOGIC 0 352 (_architecture (_uni ))))
		(_signal (_internal ADCoexEB ~extieee.std_logic_1164.STD_LOGIC 0 353 (_architecture (_uni ))))
		(_signal (_internal ADCstbyxE ~extieee.std_logic_1164.STD_LOGIC 0 354 (_architecture (_uni ))))
		(_signal (_internal ADCovrxS ~extieee.std_logic_1164.STD_LOGIC 0 355 (_architecture (_uni ))))
		(_signal (_internal CDVSTestSRRowClockxS ~extieee.std_logic_1164.STD_LOGIC 0 356 (_architecture (_uni ))))
		(_signal (_internal CDVSTestSRRowInxS ~extieee.std_logic_1164.STD_LOGIC 0 356 (_architecture (_uni ))))
		(_signal (_internal CDVSTestSRColClockxS ~extieee.std_logic_1164.STD_LOGIC 0 357 (_architecture (_uni ))))
		(_signal (_internal CDVSTestSRColInxS ~extieee.std_logic_1164.STD_LOGIC 0 357 (_architecture (_uni ))))
		(_signal (_internal CDVSTestColMode0xS ~extieee.std_logic_1164.STD_LOGIC 0 358 (_architecture (_uni ))))
		(_signal (_internal CDVSTestColMode1xS ~extieee.std_logic_1164.STD_LOGIC 0 358 (_architecture (_uni ))))
		(_signal (_internal CDVSTestApsTxGatexS ~extieee.std_logic_1164.STD_LOGIC 0 359 (_architecture (_uni ))))
		(_signal (_internal CDVSTestBiasBitOutxS ~extieee.std_logic_1164.STD_LOGIC 0 360 (_internal (_uni ))))
		(_signal (_internal ExtTriggerxE ~extieee.std_logic_1164.STD_LOGIC 0 361 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{95~downto~0}~13 0 363 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 95)(i 0))))))
		(_signal (_internal SRDataOutxD ~STD_LOGIC_VECTOR{95~downto~0}~13 0 363 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1330 0 365 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal ExposurexD ~STD_LOGIC_VECTOR{15~downto~0}~1330 0 365 (_architecture (_uni ))))
		(_signal (_internal ColSettlexD ~STD_LOGIC_VECTOR{15~downto~0}~1330 0 365 (_architecture (_uni ))))
		(_signal (_internal RowSettlexD ~STD_LOGIC_VECTOR{15~downto~0}~1330 0 365 (_architecture (_uni ))))
		(_signal (_internal ResSettlexD ~STD_LOGIC_VECTOR{15~downto~0}~1330 0 365 (_architecture (_uni ))))
		(_signal (_internal FramePeriodxD ~STD_LOGIC_VECTOR{15~downto~0}~1330 0 366 (_architecture (_uni ))))
		(_signal (_internal TestPixelxE ~extieee.std_logic_1164.STD_LOGIC 0 367 (_architecture (_uni ))))
		(_signal (_internal SRoutxD ~extieee.std_logic_1164.STD_LOGIC 0 369 (_architecture (_uni ))))
		(_signal (_internal SRinxD ~extieee.std_logic_1164.STD_LOGIC 0 369 (_architecture (_uni ))))
		(_signal (_internal SRLatchxE ~extieee.std_logic_1164.STD_LOGIC 0 369 (_architecture (_uni ))))
		(_signal (_internal SRClockxC ~extieee.std_logic_1164.STD_LOGIC 0 369 (_architecture (_uni ))))
		(_signal (_internal RunADCxS ~extieee.std_logic_1164.STD_LOGIC 0 370 (_architecture (_uni ))))
		(_signal (_internal ADCStateOutputLEDxS ~extieee.std_logic_1164.STD_LOGIC 0 372 (_architecture (_uni ))))
		(_signal (_internal LockxS ~extieee.std_logic_1164.STD_LOGIC 0 375 (_architecture (_uni ))))
		(_signal (_internal FifoDataInxD ~STD_LOGIC_VECTOR{15~downto~0}~1330 0 378 (_architecture (_uni ))))
		(_signal (_internal FifoDataOutxD ~STD_LOGIC_VECTOR{15~downto~0}~1330 0 378 (_architecture (_uni ))))
		(_signal (_internal FifoWritexE ~extieee.std_logic_1164.STD_LOGIC 0 379 (_architecture (_uni ))))
		(_signal (_internal FifoReadxE ~extieee.std_logic_1164.STD_LOGIC 0 379 (_architecture (_uni ))))
		(_signal (_internal FifoEmptyxS ~extieee.std_logic_1164.STD_LOGIC 0 380 (_architecture (_uni ))))
		(_signal (_internal FifoAlmostEmptyxS ~extieee.std_logic_1164.STD_LOGIC 0 380 (_architecture (_uni ))))
		(_signal (_internal FifoFullxS ~extieee.std_logic_1164.STD_LOGIC 0 380 (_architecture (_uni ))))
		(_signal (_internal FifoAlmostFullxS ~extieee.std_logic_1164.STD_LOGIC 0 380 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1332 0 383 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal selectADC ~STD_LOGIC_VECTOR{1~downto~0}~1332 0 383 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1334 0 384 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal selectaddress ~STD_LOGIC_VECTOR{1~downto~0}~1334 0 384 (_architecture (_string \"01"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1336 0 385 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal selecttimestamp ~STD_LOGIC_VECTOR{1~downto~0}~1336 0 385 (_architecture (_string \"00"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1338 0 386 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal selecttrigger ~STD_LOGIC_VECTOR{1~downto~0}~1338 0 386 (_architecture (_string \"10"\))))
		(_process
			(line__389(_architecture 0 0 389 (_assignment (_simple)(_alias((IfClockxC)(IfClockxCI)))(_target(60))(_sensitivity(6)))))
			(line__390(_architecture 1 0 390 (_assignment (_simple)(_alias((ADCclockxCO)(ADCclockxC)))(_target(21))(_sensitivity(90)))))
			(line__403(_architecture 2 0 403 (_assignment (_simple)(_alias((CDVSTestBiasDiagSelxSO)(PA0xSIO)))(_target(34))(_sensitivity(14)))))
			(line__406(_architecture 3 0 406 (_assignment (_simple)(_alias((ResetxRB)(ResetxRBI)))(_target(61))(_sensitivity(7)))))
			(line__407(_architecture 4 0 407 (_assignment (_simple)(_target(62))(_sensitivity(7)))))
			(line__408(_architecture 5 0 408 (_assignment (_simple)(_alias((CounterResetxRB)(SynchronizerResetTimestampxSB)))(_target(64))(_sensitivity(65)))))
			(line__410(_architecture 6 0 410 (_assignment (_simple)(_alias((FX2FifoReadxEBO)(_string \"1"\)))(_target(3)))))
			(line__412(_architecture 7 0 412 (_assignment (_simple)(_alias((SyncInxAB)(Sync1xABI)))(_target(47))(_sensitivity(8)))))
			(line__425(_architecture 8 0 425 (_assignment (_simple)(_alias((ExposurexD)(SRDataOutxD(d_15_0))))(_target(104))(_sensitivity(103(d_15_0))))))
			(line__426(_architecture 9 0 426 (_assignment (_simple)(_alias((ColSettlexD)(SRDataOutxD(d_31_16))))(_target(105))(_sensitivity(103(d_31_16))))))
			(line__427(_architecture 10 0 427 (_assignment (_simple)(_alias((RowSettlexD)(SRDataOutxD(d_47_32))))(_target(106))(_sensitivity(103(d_47_32))))))
			(line__428(_architecture 11 0 428 (_assignment (_simple)(_alias((ResSettlexD)(SRDataOutxD(d_63_48))))(_target(107))(_sensitivity(103(d_63_48))))))
			(line__429(_architecture 12 0 429 (_assignment (_simple)(_alias((FramePeriodxD)(SRDataOutxD(d_79_64))))(_target(108))(_sensitivity(103(d_79_64))))))
			(line__430(_architecture 13 0 430 (_assignment (_simple)(_alias((TestPixelxE)(SRDataOutxD(94))))(_target(109))(_sensitivity(103(94))))))
			(line__431(_architecture 14 0 431 (_assignment (_simple)(_alias((SBRet10xE)(SRDataOutxD(95))))(_target(88))(_sensitivity(103(95))))))
			(line__448(_architecture 15 0 448 (_assignment (_simple)(_alias((FX2FifoDataxDIO)(FifoDataOutxD)))(_target(0))(_sensitivity(118)))))
			(line__480(_architecture 16 0 480 (_assignment (_simple)(_alias((ADCregInxD)(ADCdataxD)))(_target(84))(_sensitivity(87)))))
			(line__518(_architecture 17 0 518 (_assignment (_simple)(_alias((TimestampMasterxS)(_string \"1"\)))(_target(71)))))
			(line__588(_architecture 18 0 588 (_assignment (_simple)(_alias((ADCovrxS)(ADCovrxSI)))(_target(93))(_sensitivity(25)))))
			(line__589(_architecture 19 0 589 (_assignment (_simple)(_target(89))(_sensitivity(61)(63)))))
			(line__608(_architecture 20 0 608 (_assignment (_simple)(_alias((SynchOutxSBO)(SyncOutxSB)))(_target(9))(_sensitivity(75)))))
			(line__609(_architecture 21 0 609 (_assignment (_simple)(_alias((FX2FifoPktEndxSBO)(FX2FifoPktEndxSB)))(_target(4))(_sensitivity(74)))))
			(line__610(_architecture 22 0 610 (_assignment (_simple)(_alias((FX2FifoWritexEBO)(FX2FifoWritexEB)))(_target(2))(_sensitivity(73)))))
			(line__611(_architecture 23 0 611 (_assignment (_simple)(_alias((AERMonitorACKxSBO)(AERMonitorACKxSB)))(_target(42))(_sensitivity(50)))))
			(line__614(_architecture 24 0 614 (_assignment (_simple)(_target(55))(_sensitivity(57)(58)))))
			(line__618(_architecture 25 0 618 (_assignment (_simple)(_target(80))(_sensitivity(78(9))(78(8))))))
			(line__625(_architecture 26 0 625 (_assignment (_simple)(_target(117))(_sensitivity(44)(52)(70)(78(d_7_0))(78(9))(80)(85)))))
			(line__632(_architecture 27 0 632 (_assignment (_simple)(_alias((LED1xSO)(CDVSTestChipResetxRB)))(_target(37))(_sensitivity(19)))))
			(line__633(_architecture 28 0 633 (_assignment (_simple)(_alias((LED2xSO)(RunxS)))(_target(38))(_sensitivity(63)))))
			(line__634(_architecture 29 0 634 (_assignment (_simple)(_alias((LED3xSO)(ADCStateOutputLEDxS)))(_target(39))(_sensitivity(115)))))
			(line__637(_architecture 30 0 637 (_assignment (_simple)(_alias((CDVSTestChipResetxRBO)(CDVSTestChipResetxRB)))(_target(31))(_sensitivity(19)))))
			(line__643(_architecture 31 0 643 (_assignment (_simple)(_target(30))(_sensitivity(18)))))
			(line__645(_architecture 32 0 645 (_assignment (_simple)(_alias((HostResetTimestampxS)(PA7xSIO)))(_target(76))(_sensitivity(17)))))
			(line__646(_architecture 33 0 646 (_assignment (_simple)(_alias((RunxS)(PA3xSIO)))(_target(63))(_sensitivity(16)))))
			(line__647(_architecture 34 0 647 (_assignment (_simple)(_alias((ExtTriggerxE)(PA1xSIO)))(_target(102))(_sensitivity(15)))))
			(line__649(_architecture 35 0 649 (_assignment (_simple)(_alias((RunADCxS)(PC0xSIO)))(_target(114))(_sensitivity(10)))))
			(line__650(_architecture 36 0 650 (_assignment (_simple)(_alias((SRClockxC)(PC1xSIO)))(_target(113))(_sensitivity(11)))))
			(line__651(_architecture 37 0 651 (_assignment (_simple)(_alias((SRLatchxE)(PC2xSIO)))(_target(112))(_sensitivity(12)))))
			(line__652(_architecture 38 0 652 (_assignment (_simple)(_alias((SRinxD)(PC3xSIO)))(_target(111))(_sensitivity(13)))))
			(line__654(_architecture 39 0 654 (_assignment (_simple)(_alias((CDVSTestSRColClockxSO)(CDVSTestSRColClockxS)))(_target(27))(_sensitivity(96)))))
			(line__655(_architecture 40 0 655 (_assignment (_simple)(_alias((CDVSTestSRRowClockxSO)(CDVSTestSRRowClockxS)))(_target(26))(_sensitivity(94)))))
			(line__656(_architecture 41 0 656 (_assignment (_simple)(_alias((CDVSTestSRColInxSO)(CDVSTestSRColInxS)))(_target(29))(_sensitivity(97)))))
			(line__657(_architecture 42 0 657 (_assignment (_simple)(_alias((CDVSTestSRRowInxSO)(CDVSTestSRRowInxS)))(_target(28))(_sensitivity(95)))))
			(line__659(_architecture 43 0 659 (_assignment (_simple)(_alias((CDVSTestColMode0xSO)(CDVSTestColMode0xS)))(_target(32))(_sensitivity(98)))))
			(line__660(_architecture 44 0 660 (_assignment (_simple)(_alias((CDVSTestColMode1xSO)(CDVSTestColMode1xS)))(_target(33))(_sensitivity(99)))))
			(line__662(_architecture 45 0 662 (_assignment (_simple)(_alias((CDVSTestApsTxGatexSO)(CDVSTestApsTxGatexS)))(_target(36))(_sensitivity(100)))))
			(line__666(_architecture 46 0 666 (_assignment (_simple)(_alias((ADCstbyxEO)(ADCstbyxE)))(_target(24))(_sensitivity(92)))))
			(line__667(_architecture 47 0 667 (_assignment (_simple)(_alias((ADCoexEBO)(ADCoexEB)))(_target(23))(_sensitivity(91)))))
			(line__670(_architecture 48 0 670 (_assignment (_simple)(_alias((RxcolGxS)(_string \"0"\)))(_target(68)))))
			(line__671(_architecture 49 0 671 (_assignment (_simple)(_alias((UseLongAckxS)(_string \"0"\)))(_target(51)))))
			(line__677(_architecture 50 0 677 (_assignment (_simple)(_alias((DebugxSIO(0))(CDVSTestBiasBitOutxS)))(_target(40(0)))(_sensitivity(35)))))
			(synchronizer(_architecture 51 0 683 (_process (_target(48)(49))(_sensitivity(59)(41)(49))(_dssslsensitivity 1))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
	)
	(_static
		(514 )
		(33686274 33686018 33686018 514 )
	)
	(_model . Structural 55 -1
	)
)
I 000052 55 11668         1374165517276 Behavioural
(_unit VHDL (adcstatemachine_tb 0 20 (behavioural 0 23 ))
	(_version v63)
	(_time 1374165517277 2013.07.18 18:38:37)
	(_source (\./../../ADCStateMachine_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code b0e4b4e4b4e7e7a7bbbfa4eae0)
	(_entity
		(_time 1372368071331)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(ADCStateMachine
			(_object
				(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
				(_port (_internal ADCclockxCO ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_out ))))
				(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
				(_port (_internal ADCwordxDI ~STD_LOGIC_VECTOR{9~downto~0}~13 0 30 (_entity (_in ))))
				(_port (_internal ADCoutxDO ~STD_LOGIC_VECTOR{13~downto~0}~13 0 31 (_entity (_out ))))
				(_port (_internal ADCstbyxEO ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
				(_port (_internal ADCoexEBO ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ))))
				(_port (_internal ADCovrxSI ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
				(_port (_internal RegisterWritexEO ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
				(_port (_internal SRLatchxEI ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
				(_port (_internal RunADCxSI ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ))))
				(_port (_internal ExposurexDI ~STD_LOGIC_VECTOR{15~downto~0}~13 0 38 (_entity (_in ))))
				(_port (_internal ColSettlexDI ~STD_LOGIC_VECTOR{15~downto~0}~132 0 39 (_entity (_in ))))
				(_port (_internal RowSettlexDI ~STD_LOGIC_VECTOR{15~downto~0}~134 0 40 (_entity (_in ))))
				(_port (_internal ResSettlexDI ~STD_LOGIC_VECTOR{15~downto~0}~136 0 41 (_entity (_in ))))
				(_port (_internal FramePeriodxDI ~STD_LOGIC_VECTOR{15~downto~0}~138 0 42 (_entity (_in ))))
				(_port (_internal SBRet10xEI ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ))))
				(_port (_internal TestPixelxEI ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_in ))))
				(_port (_internal ExtTriggerxEI ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_in ))))
				(_port (_internal CDVSTestSRRowInxSO ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_out ))))
				(_port (_internal CDVSTestSRRowClockxSO ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_out ))))
				(_port (_internal CDVSTestSRColInxSO ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_out ))))
				(_port (_internal CDVSTestSRColClockxSO ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_out ))))
				(_port (_internal CDVSTestColMode0xSO ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_out ))))
				(_port (_internal CDVSTestColMode1xSO ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_out ))))
				(_port (_internal CDVSTestApsTxGatexSO ~extieee.std_logic_1164.STD_LOGIC 0 52 (_entity (_out ))))
				(_port (_internal ADCStateOutputLEDxSO ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_out ))))
			)
		)
	)
	(_instantiation ADCStateMachine_1 0 120 (_component ADCStateMachine )
		(_port
			((ClockxCI)(IfClockxC))
			((ADCclockxCO)(ADCclockxC))
			((ResetxRBI)(ResetxRB))
			((ADCwordxDI)(ADCwordxD))
			((ADCoutxDO)(ADCdataxD))
			((ADCstbyxEO)(ADCstbyxE))
			((ADCoexEBO)(ADCoexEB))
			((ADCovrxSI)(ADCovrxS))
			((RegisterWritexEO)(RegisterWritexE))
			((SRLatchxEI)(SRLatchxE))
			((RunADCxSI)(RunADCxS))
			((ExposurexDI)(ExposurexD))
			((ColSettlexDI)(ColSettlexD))
			((RowSettlexDI)(RowSettlexD))
			((ResSettlexDI)(ResSettlexD))
			((FramePeriodxDI)(FramePeriodxD))
			((SBRet10xEI)(SBRet10xE))
			((TestPixelxEI)(TestpixelxE))
			((ExtTriggerxEI)(ExtTriggerxE))
			((CDVSTestSRRowInxSO)(CDVSTestSRRowInxS))
			((CDVSTestSRRowClockxSO)(CDVSTestSRRowClockxS))
			((CDVSTestSRColInxSO)(CDVSTestSRColInxS))
			((CDVSTestSRColClockxSO)(CDVSTestSRColClockxS))
			((CDVSTestColMode0xSO)(CDVSTestColMode0xS))
			((CDVSTestColMode1xSO)(CDVSTestColMode1xS))
			((CDVSTestApsTxGatexSO)(CDVSTestApsTxGatexS))
			((ADCStateOutputLEDxSO)(ADCStateOutputLEDxS))
		)
		(_use (_entity . ADCStateMachine)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~13 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~13 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~132 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~134 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~136 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~138 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal IfClockxC ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ))))
		(_signal (_internal ADCclockxC ~extieee.std_logic_1164.STD_LOGIC 0 57 (_architecture (_uni ))))
		(_signal (_internal ResetxRB ~extieee.std_logic_1164.STD_LOGIC 0 58 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_signal (_internal ADCwordxD ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 59 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~1312 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_signal (_internal ADCdataxD ~STD_LOGIC_VECTOR{13~downto~0}~1312 0 60 (_architecture (_uni ))))
		(_signal (_internal ADCoexEB ~extieee.std_logic_1164.STD_LOGIC 0 61 (_architecture (_uni ))))
		(_signal (_internal ADCstbyxE ~extieee.std_logic_1164.STD_LOGIC 0 62 (_architecture (_uni ))))
		(_signal (_internal ADCovrxS ~extieee.std_logic_1164.STD_LOGIC 0 63 (_architecture (_uni ))))
		(_signal (_internal RegisterWritexE ~extieee.std_logic_1164.STD_LOGIC 0 64 (_architecture (_uni ))))
		(_signal (_internal SRLatchxE ~extieee.std_logic_1164.STD_LOGIC 0 65 (_architecture (_uni ))))
		(_signal (_internal RunADCxS ~extieee.std_logic_1164.STD_LOGIC 0 66 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 67 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal ExposurexD ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 67 (_architecture (_uni ))))
		(_signal (_internal ColSettlexD ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 68 (_architecture (_uni ))))
		(_signal (_internal RowSettlexD ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 69 (_architecture (_uni ))))
		(_signal (_internal ResSettlexD ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 70 (_architecture (_uni ))))
		(_signal (_internal FramePeriodxD ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 71 (_architecture (_uni ))))
		(_signal (_internal TestPixelxE ~extieee.std_logic_1164.STD_LOGIC 0 72 (_architecture (_uni ))))
		(_signal (_internal SBRet10xE ~extieee.std_logic_1164.STD_LOGIC 0 73 (_architecture (_uni ))))
		(_signal (_internal ExtTriggerxE ~extieee.std_logic_1164.STD_LOGIC 0 74 (_architecture (_uni ))))
		(_signal (_internal CDVSTestSRRowInxS ~extieee.std_logic_1164.STD_LOGIC 0 75 (_architecture (_uni ))))
		(_signal (_internal CDVSTestSRRowClockxS ~extieee.std_logic_1164.STD_LOGIC 0 76 (_architecture (_uni ))))
		(_signal (_internal CDVSTestSRColInxS ~extieee.std_logic_1164.STD_LOGIC 0 77 (_architecture (_uni ))))
		(_signal (_internal CDVSTestSRColClockxS ~extieee.std_logic_1164.STD_LOGIC 0 78 (_architecture (_uni ))))
		(_signal (_internal CDVSTestColMode0xS ~extieee.std_logic_1164.STD_LOGIC 0 79 (_architecture (_uni ))))
		(_signal (_internal CDVSTestColMode1xS ~extieee.std_logic_1164.STD_LOGIC 0 80 (_architecture (_uni ))))
		(_signal (_internal CDVSTestApsTxGatexS ~extieee.std_logic_1164.STD_LOGIC 0 81 (_architecture (_uni ))))
		(_signal (_internal ADCStateOutputLEDxS ~extieee.std_logic_1164.STD_LOGIC 0 82 (_architecture (_uni ))))
		(_constant (_internal Tpw_clk ~extSTD.STANDARD.TIME 0 84 (_architecture ((ns 4634391661857464543)))))
		(_process
			(clock_gen(_architecture 0 0 88 (_process (_wait_for)(_target(0)))))
			(line__94(_architecture 1 0 94 (_assignment (_simple)(_alias((ADCclockxC)(_string \"0"\)))(_target(1)))))
			(line__95(_architecture 2 0 95 (_assignment (_simple)(_target(2)))))
			(line__96(_architecture 3 0 96 (_assignment (_simple)(_target(3)))))
			(line__97(_architecture 4 0 97 (_assignment (_simple)(_target(4)))))
			(line__98(_architecture 5 0 98 (_assignment (_simple)(_alias((ADCoexEB)(_string \"0"\)))(_target(5)))))
			(line__99(_architecture 6 0 99 (_assignment (_simple)(_alias((ADCstbyxE)(_string \"0"\)))(_target(6)))))
			(line__100(_architecture 7 0 100 (_assignment (_simple)(_alias((RegisterWritexE)(_string \"0"\)))(_target(8)))))
			(line__101(_architecture 8 0 101 (_assignment (_simple)(_target(9)))))
			(line__102(_architecture 9 0 102 (_assignment (_simple)(_target(10)))))
			(line__103(_architecture 10 0 103 (_assignment (_simple)(_target(11)))))
			(line__104(_architecture 11 0 104 (_assignment (_simple)(_target(12)))))
			(line__105(_architecture 12 0 105 (_assignment (_simple)(_target(13)))))
			(line__106(_architecture 13 0 106 (_assignment (_simple)(_target(14)))))
			(line__107(_architecture 14 0 107 (_assignment (_simple)(_target(15)))))
			(line__108(_architecture 15 0 108 (_assignment (_simple)(_alias((TestPixelxE)(_string \"0"\)))(_target(16)))))
			(line__109(_architecture 16 0 109 (_assignment (_simple)(_alias((SBRet10xE)(_string \"0"\)))(_target(17)))))
			(line__110(_architecture 17 0 110 (_assignment (_simple)(_alias((ExtTriggerxE)(_string \"0"\)))(_target(18)))))
			(line__111(_architecture 18 0 111 (_assignment (_simple)(_alias((CDVSTestSRRowInxS)(_string \"0"\)))(_target(19)))))
			(line__112(_architecture 19 0 112 (_assignment (_simple)(_alias((CDVSTestSRRowClockxS)(_string \"0"\)))(_target(20)))))
			(line__113(_architecture 20 0 113 (_assignment (_simple)(_alias((CDVSTestSRColInxS)(_string \"0"\)))(_target(21)))))
			(line__114(_architecture 21 0 114 (_assignment (_simple)(_alias((CDVSTestSRColClockxS)(_string \"0"\)))(_target(22)))))
			(line__115(_architecture 22 0 115 (_assignment (_simple)(_alias((CDVSTestColMode0xS)(_string \"0"\)))(_target(23)))))
			(line__116(_architecture 23 0 116 (_assignment (_simple)(_alias((CDVSTestColMode1xS)(_string \"0"\)))(_target(24)))))
			(line__117(_architecture 24 0 117 (_assignment (_simple)(_alias((CDVSTestApsTxGatexS)(_string \"0"\)))(_target(25)))))
			(line__118(_architecture 25 0 118 (_assignment (_simple)(_alias((ADCStateOutputLEDxS)(_string \"0"\)))(_target(26)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
	(_static
		(33686274 50463491 771 )
		(67372036 67372036 67372036 1028 )
		(33686018 33686018 33686018 33686274 )
		(33686018 33686018 33686018 33751554 )
		(33686018 33686018 33686018 33686019 )
	)
	(_model . Behavioural 26 -1
	)
)
I 000051 55 1665          1374167906349 Behavioral
(_unit VHDL (eventbeforeoverflow 0 30 (behavioral 0 39 ))
	(_version v63)
	(_time 1374167906350 2013.07.18 19:18:26)
	(_source (\./../../sourcecode/EventBeforeOverflow.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 05015102065254135354115f56)
	(_entity
		(_time 1372368067881)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in )(_event))))
		(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal OverflowxDI ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal EventxDI ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal EventBeforeOverflowxDO ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
		(_type (_internal state 0 40 (_enum1 stidle stevent stoverflow (_to (i 0)(i 2)))))
		(_signal (_internal StatexDP state 0 42 (_architecture (_uni ))))
		(_signal (_internal StatexDN state 0 42 (_architecture (_uni ))))
		(_process
			(p_memless(_architecture 0 0 47 (_process (_simple)(_target(6)(4))(_sensitivity(5)(2)(3)))))
			(p_memorizing(_architecture 1 0 74 (_process (_target(5))(_sensitivity(0)(1)(6))(_dssslsensitivity 2))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Behavioral 2 -1
	)
)
I 000051 55 4397          1374167906525 Behavioral
(_unit VHDL (synchronizerstatemachine 0 19 (behavioral 0 45 ))
	(_version v63)
	(_time 1374167906526 2013.07.18 19:18:26)
	(_source (\./../../sourcecode/synchronizerStateMachine.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code b1b4e3e4b9e6b0a7e7e6a9eae2)
	(_entity
		(_time 1372368069110)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_in )(_event))))
		(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_in ))))
		(_port (_internal RunxSI ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_in ))))
		(_port (_internal ConfigxSI ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
		(_port (_internal SyncInxABI ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal SyncOutxSBO ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_port (_internal TriggerxSO ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
		(_port (_internal HostResetTimestampxSI ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal ResetTimestampxSBO ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_out ))))
		(_port (_internal IncrementCounterxSO ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_out ))))
		(_type (_internal state 0 46 (_enum1 stidle sttriggerinhigh sttriggerinlow stresetslaves strunslave stslavewaitedge (_to (i 0)(i 5)))))
		(_signal (_internal StatexDP state 0 49 (_architecture (_uni ))))
		(_signal (_internal StatexDN state 0 49 (_architecture (_uni ))))
		(_signal (_internal SyncInxSB ~extieee.std_logic_1164.STD_LOGIC 0 52 (_architecture (_uni ))))
		(_signal (_internal SyncInxSBN ~extieee.std_logic_1164.STD_LOGIC 0 52 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~13 0 56 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_signal (_internal DividerxDN ~STD_LOGIC_VECTOR{6~downto~0}~13 0 56 (_architecture (_uni ))))
		(_signal (_internal DividerxDP ~STD_LOGIC_VECTOR{6~downto~0}~13 0 56 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~13 0 57 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_signal (_internal CounterxDN ~STD_LOGIC_VECTOR{13~downto~0}~13 0 57 (_architecture (_uni ))))
		(_signal (_internal CounterxDP ~STD_LOGIC_VECTOR{13~downto~0}~13 0 57 (_architecture (_uni ))))
		(_constant (_internal counterInc ~extSTD.STANDARD.INTEGER 0 63 (_process 0 ((i 89)))))
		(_constant (_internal squareWaveHighTime ~extSTD.STANDARD.INTEGER 0 64 (_process 0 ((i 50)))))
		(_constant (_internal squareWavePeriod ~extSTD.STANDARD.INTEGER 0 65 (_process 0 ((i 100)))))
		(_constant (_internal timeout ~extSTD.STANDARD.INTEGER 0 66 (_process 0 ((i 1000)))))
		(_constant (_internal resetSlavesTime ~extSTD.STANDARD.INTEGER 0 67 (_process 0 ((i 6000)))))
		(_process
			(p_memless(_architecture 0 0 62 (_process (_simple)(_target(5)(6)(8)(9)(11)(14)(16))(_sensitivity(2)(3)(4)(7)(10)(12)(15)(17)))))
			(p_mem(_architecture 1 0 223 (_process (_target(10)(15)(17))(_sensitivity(0)(1)(11)(14)(16))(_dssslsensitivity 2))))
			(synchronizer(_architecture 2 0 240 (_process (_target(12)(13))(_sensitivity(0)(4)(13))(_dssslsensitivity 1))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_static
		(33686018 131586 )
		(33686018 33686018 33686018 514 )
		(33686018 131586 )
		(33686018 33686018 33686018 514 )
		(33686018 131586 )
		(33686018 33686018 33686018 514 )
		(33686018 131586 )
		(33686018 33686018 33686018 514 )
		(33686018 131586 )
		(33686018 33686018 33686018 514 )
		(33686018 131586 )
		(33686018 33686018 33686018 514 )
		(33686018 131586 )
		(33686018 33686018 33686018 514 )
		(33686018 131586 )
		(33686018 33686018 33686018 514 )
		(33686018 131586 )
		(33686018 33686018 33686018 514 )
	)
	(_model . Behavioral 3 -1
	)
)
I 000051 55 2368          1374167906584 Behavioral
(_unit VHDL (wordregister 0 30 (behavioral 0 41 ))
	(_version v63)
	(_time 1374167906585 2013.07.18 19:18:26)
	(_source (\./../../sourcecode/wordRegister.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code efeab9bcefb9b9f9e8eafdb5bb)
	(_entity
		(_time 1372368066647)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_generic (_internal width ~extSTD.STANDARD.NATURAL 0 32 \14\ (_entity ((i 14)))))
		(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in )(_event))))
		(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal WriteEnablexEI ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{width-1~downto~0}~12 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
		(_port (_internal DataInxDI ~STD_LOGIC_VECTOR{width-1~downto~0}~12 0 37 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{width-1~downto~0}~122 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal DataOutxDO ~STD_LOGIC_VECTOR{width-1~downto~0}~122 0 38 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{width-1~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_signal (_internal StatexDP ~STD_LOGIC_VECTOR{width-1~downto~0}~13 0 44 (_architecture (_uni ))))
		(_signal (_internal StatexDN ~STD_LOGIC_VECTOR{width-1~downto~0}~13 0 44 (_architecture (_uni ))))
		(_process
			(p_memless(_architecture 0 0 49 (_process (_simple)(_target(4)(6))(_sensitivity(2)(3)(5)))))
			(p_memorizing(_architecture 1 0 61 (_process (_target(5))(_sensitivity(0)(1)(6))(_dssslsensitivity 2))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . Behavioral 5 -1
	)
)
I 000051 55 2474          1374167906638 Behavioral
(_unit VHDL (timestampcounter 0 25 (behavioral 0 36 ))
	(_version v63)
	(_time 1374167906639 2013.07.18 19:18:26)
	(_source (\./../../sourcecode/timestampCounter.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 2e2b782a72792e38287a3d757b)
	(_entity
		(_time 1372368069416)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal IncrementxSI ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal OverflowxSO ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_port (_internal DataxDO ~STD_LOGIC_VECTOR{13~downto~0}~12 0 33 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{14~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 14)(i 0))))))
		(_signal (_internal CountxDP ~STD_LOGIC_VECTOR{14~downto~0}~13 0 38 (_architecture (_uni ))))
		(_signal (_internal CountxDN ~STD_LOGIC_VECTOR{14~downto~0}~13 0 38 (_architecture (_uni ))))
		(_signal (_internal MSbDelayedxDN ~extieee.std_logic_1164.STD_LOGIC 0 40 (_architecture (_uni ))))
		(_signal (_internal MSbDelayedxDP ~extieee.std_logic_1164.STD_LOGIC 0 40 (_architecture (_uni ))))
		(_process
			(line__44(_architecture 0 0 44 (_assignment (_simple)(_alias((DataxDO)(CountxDP(d_13_0))))(_target(4))(_sensitivity(5(d_13_0))))))
			(line__49(_architecture 1 0 49 (_assignment (_simple)(_target(3))(_sensitivity(5(14))(8)))))
			(p_memless(_architecture 2 0 52 (_process (_simple)(_target(6)(7))(_sensitivity(2)(5)))))
			(p_memoryzing(_architecture 3 0 65 (_process (_target(5)(8))(_sensitivity(0)(1)(6)(7))(_dssslsensitivity 2))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33686018 33686018 131586 )
	)
	(_model . Behavioral 4 -1
	)
)
I 000051 55 3232          1374167906693 Behavioral
(_unit VHDL (fifostatemachine 0 25 (behavioral 0 53 ))
	(_version v63)
	(_time 1374167906694 2013.07.18 19:18:26)
	(_source (\./../../sourcecode/fifoStatemachine.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 5c58085f060b0e4a0d524f0709)
	(_entity
		(_time 1372368068503)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in )(_event))))
		(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in ))))
		(_port (_internal RunxSI ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal FifoTransactionxSO ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
		(_port (_internal FX2FifoInFullxSBI ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal FifoEmptyxSI ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
		(_port (_internal FifoReadxEO ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_out ))))
		(_port (_internal FX2FifoWritexEBO ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_out ))))
		(_port (_internal FX2FifoPktEndxSBO ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal FX2FifoAddressxDO ~STD_LOGIC_VECTOR{1~downto~0}~12 0 42 (_entity (_out ))))
		(_port (_internal IncEventCounterxSO ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_out ))))
		(_port (_internal ResetEventCounterxSO ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_out ))))
		(_port (_internal ResetEarlyPaketTimerxSO ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_out ))))
		(_port (_internal EarlyPaketTimerOverflowxSI ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_in ))))
		(_type (_internal state 0 54 (_enum1 stidle stearlypaket1 stsetupwrite1 stwrite (_to (i 0)(i 3)))))
		(_signal (_internal StatexDP state 0 57 (_architecture (_uni ))))
		(_signal (_internal StatexDN state 0 57 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR~13 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 1))))))
		(_constant (_internal EP2 ~STD_LOGIC_VECTOR~13 0 61 (_architecture (_string \"00"\))))
		(_type (_internal ~STD_LOGIC_VECTOR~131 0 62 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 1))))))
		(_constant (_internal EP6 ~STD_LOGIC_VECTOR~131 0 62 (_architecture (_string \"10"\))))
		(_process
			(p_memless(_architecture 0 0 68 (_process (_simple)(_target(3)(6)(7)(8)(9)(10)(11)(12)(15))(_sensitivity(2)(4)(5)(13)(14)))))
			(p_memoryzing(_architecture 1 0 127 (_process (_target(14))(_sensitivity(0)(1)(15))(_dssslsensitivity 2))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . Behavioral 2 -1
	)
)
I 000051 55 6993          1374167906751 Behavioral
(_unit VHDL (monitorstatemachine 0 25 (behavioral 0 68 ))
	(_version v63)
	(_time 1374167906752 2013.07.18 19:18:26)
	(_source (\./../../sourcecode/monitorStateMachine.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 9b9f9d949fcc9a8d929d9e9eddc0c8)
	(_entity
		(_time 1372368068804)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in )(_event))))
		(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in ))))
		(_port (_internal AERREQxSBI ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal AERACKxSBO ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
		(_port (_internal XxDI ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal UseLongAckxSI ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal FifoFullxSI ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in ))))
		(_port (_internal FifoWritexEO ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_out ))))
		(_port (_internal TimestampRegWritexEO ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_out ))))
		(_port (_internal AddressRegWritexEO ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal AddressTimestampSelectxSO ~STD_LOGIC_VECTOR{1~downto~0}~12 0 48 (_entity (_out ))))
		(_port (_internal ADCvalueReadyxSI ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_in ))))
		(_port (_internal ReadADCvaluexEO ~extieee.std_logic_1164.STD_LOGIC 0 52 (_entity (_out ))))
		(_port (_internal TimestampOverflowxSI ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_in ))))
		(_port (_internal TriggerxSI ~extieee.std_logic_1164.STD_LOGIC 0 58 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~122 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal AddressMSBxDO ~STD_LOGIC_VECTOR{1~downto~0}~122 0 61 (_entity (_out ))))
		(_port (_internal ResetTimestampxSBI ~extieee.std_logic_1164.STD_LOGIC 0 64 (_entity (_in ))))
		(_type (_internal state 0 69 (_enum1 stidle stwraddress stwrtime stwait stoverflow stresettimestamp stfifofull streqrelease stadc stadctime stwrtriggertime stwrtrigger (_to (i 0)(i 11)))))
		(_signal (_internal AERREQxSB ~extieee.std_logic_1164.STD_LOGIC 0 72 (_architecture (_uni ))))
		(_signal (_internal StatexDP state 0 75 (_architecture (_uni ))))
		(_signal (_internal StatexDN state 0 75 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 76 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal CountxDP ~STD_LOGIC_VECTOR{7~downto~0}~13 0 76 (_architecture (_uni ))))
		(_signal (_internal CountxDN ~STD_LOGIC_VECTOR{7~downto~0}~13 0 76 (_architecture (_uni ))))
		(_signal (_internal TriggerxDP ~extieee.std_logic_1164.STD_LOGIC 0 77 (_architecture (_uni ))))
		(_signal (_internal TriggerxDN ~extieee.std_logic_1164.STD_LOGIC 0 77 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 80 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal TimestampOverflowxDN ~STD_LOGIC_VECTOR{15~downto~0}~13 0 80 (_architecture (_uni ))))
		(_signal (_internal TimestampOverflowxDP ~STD_LOGIC_VECTOR{15~downto~0}~13 0 80 (_architecture (_uni ))))
		(_signal (_internal TimestampResetxDP ~extieee.std_logic_1164.STD_LOGIC 0 83 (_architecture (_uni ))))
		(_signal (_internal TimestampResetxDN ~extieee.std_logic_1164.STD_LOGIC 0 83 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 86 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal selectADC ~STD_LOGIC_VECTOR{1~downto~0}~13 0 86 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~132 0 87 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal selectaddress ~STD_LOGIC_VECTOR{1~downto~0}~132 0 87 (_architecture (_string \"01"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~134 0 88 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal selecttimestamp ~STD_LOGIC_VECTOR{1~downto~0}~134 0 88 (_architecture (_string \"00"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~136 0 89 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal selecttrigger ~STD_LOGIC_VECTOR{1~downto~0}~136 0 89 (_architecture (_string \"10"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~138 0 91 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal address ~STD_LOGIC_VECTOR{1~downto~0}~138 0 91 (_architecture (_string \"00"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1310 0 92 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal wrap ~STD_LOGIC_VECTOR{1~downto~0}~1310 0 92 (_architecture (_string \"10"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1312 0 93 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal timereset ~STD_LOGIC_VECTOR{1~downto~0}~1312 0 93 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 94 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal timestamp ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 94 (_architecture (_string \"01"\))))
		(_constant (_internal ackExtension ~extSTD.STANDARD.INTEGER 0 96 (_architecture ((i 5)))))
		(_process
			(line__99(_architecture 0 0 99 (_assignment (_simple)(_alias((AERREQxSB)(AERREQxSBI)))(_target(17))(_sensitivity(2)))))
			(p_memless(_architecture 1 0 102 (_process (_simple)(_target(19)(21)(23)(24)(27)(3)(7)(8)(9)(10)(12)(15))(_sensitivity(17)(18)(20)(22)(25)(26)(4)(5)(6)(11)(13)(14)(16)))))
			(p_memoryzing(_architecture 2 0 273 (_process (_target(18)(20)(22)(25)(26))(_sensitivity(0)(1)(19)(21)(23)(24)(27))(_dssslsensitivity 2))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_static
		(33686018 33686018 )
		(33686018 33686018 33686018 33686018 )
		(33686018 33686018 33686018 33686018 )
		(33686018 33686018 )
		(33686018 33686018 )
		(33686018 33686018 )
		(33686018 33686018 33686018 33686018 )
	)
	(_model . Behavioral 3 -1
	)
)
I 000051 55 2362          1374167906812 Behavioral
(_unit VHDL (shiftregister 0 30 (behavioral 0 42 ))
	(_version v63)
	(_time 1374167906813 2013.07.18 19:18:26)
	(_source (\./../../sourcecode/shiftRegister.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code d9dc888bd88e84cfdcdbcd828a)
	(_entity
		(_time 1372368071005)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_generic (_internal width ~extSTD.STANDARD.NATURAL 0 32 \32\ (_entity ((i 32)))))
		(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in )(_event))))
		(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal LatchxEI ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in )(_event))))
		(_port (_internal DxDI ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ))))
		(_port (_internal QxDO ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{width-1~downto~0}~12 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal DataOutxDO ~STD_LOGIC_VECTOR{width-1~downto~0}~12 0 39 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{width-1~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_signal (_internal StatexD ~STD_LOGIC_VECTOR{width-1~downto~0}~13 0 45 (_architecture (_uni ))))
		(_process
			(p_latch(_architecture 0 0 50 (_process (_target(5))(_sensitivity(1)(2)(6))(_dssslsensitivity 2))))
			(line__60(_architecture 1 0 60 (_assignment (_simple)(_target(4))(_sensitivity(6(_index 5)))(_read(6(_index 6))))))
			(p_memorizing(_architecture 2 0 63 (_process (_simple)(_target(6(0))(6(_range 7))(6))(_sensitivity(0)(1))(_read(3)(6(_range 8))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . Behavioral 9 -1
	)
)
I 000051 55 1935          1374167906871 Behavioral
(_unit VHDL (eventcounter 0 26 (behavioral 0 35 ))
	(_version v63)
	(_time 1374167906872 2013.07.18 19:18:26)
	(_source (\./../../sourcecode/eventCounter.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 181c4e1e164f490e4e1a0c424a)
	(_entity
		(_time 1372368068203)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal ClearxSI ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal IncrementxSI ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal OverflowxSO ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{8~downto~0}~13 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_signal (_internal CountxDP ~STD_LOGIC_VECTOR{8~downto~0}~13 0 37 (_architecture (_uni ))))
		(_signal (_internal CountxDN ~STD_LOGIC_VECTOR{8~downto~0}~13 0 37 (_architecture (_uni ))))
		(_process
			(p_memoryless(_architecture 0 0 41 (_process (_simple)(_target(4)(6))(_sensitivity(2)(3)(5)))))
			(p_memoryzing(_architecture 1 0 61 (_process (_target(5))(_sensitivity(0)(1)(6))(_dssslsensitivity 2))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33686018 2 )
		(33686018 33686018 2 )
		(33686018 33686018 2 )
	)
	(_model . Behavioral 2 -1
	)
)
I 000050 55 19399         1374167906946 Structure
(_unit VHDL (aerfifo 0 14 (structure 0 30 ))
	(_version v63)
	(_time 1374167906947 2013.07.18 19:18:26)
	(_source (\./../../sourcecode/AERfifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(machxo(components)))
	(_code 565204555500004003054f0c01)
	(_entity
		(_time 1372368066962)
		(_use (std(standard))(ieee(std_logic_1164))(machxo(components)))
	)
	(_component
		(fifo8ka
			(_object
				(_generic (_internal FULLPOINTER1 ~STD_LOGIC_VECTOR{13~downto~0}~13 0 47 (_entity -1 )))
				(_generic (_internal FULLPOINTER ~STD_LOGIC_VECTOR{13~downto~0}~132 0 48 (_entity -1 )))
				(_generic (_internal AFPOINTER1 ~STD_LOGIC_VECTOR{13~downto~0}~134 0 49 (_entity -1 )))
				(_generic (_internal AEPOINTER1 ~STD_LOGIC_VECTOR{13~downto~0}~136 0 50 (_entity -1 )))
				(_generic (_internal AFPOINTER ~STD_LOGIC_VECTOR{13~downto~0}~138 0 51 (_entity -1 )))
				(_generic (_internal AEPOINTER ~STD_LOGIC_VECTOR{13~downto~0}~1310 0 52 (_entity -1 )))
				(_generic (_internal CSDECODE_R ~STD_LOGIC_VECTOR{1~downto~0}~13 0 53 (_entity -1 )))
				(_generic (_internal CSDECODE_W ~STD_LOGIC_VECTOR{1~downto~0}~1312 0 54 (_entity -1 )))
				(_generic (_internal RESETMODE ~STRING~13 0 55 (_entity -1 )))
				(_generic (_internal REGMODE ~STRING~1313 0 55 (_entity -1 )))
				(_generic (_internal DATA_WIDTH_R ~extSTD.STANDARD.INTEGER 0 56 (_entity -1 )))
				(_generic (_internal DATA_WIDTH_W ~extSTD.STANDARD.INTEGER 0 56 (_entity -1 )))
				(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 58 (_entity (_in ))))
				(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 58 (_entity (_in ))))
				(_port (_internal DI2 ~extieee.std_logic_1164.STD_LOGIC 0 58 (_entity (_in ))))
				(_port (_internal DI3 ~extieee.std_logic_1164.STD_LOGIC 0 59 (_entity (_in ))))
				(_port (_internal DI4 ~extieee.std_logic_1164.STD_LOGIC 0 59 (_entity (_in ))))
				(_port (_internal DI5 ~extieee.std_logic_1164.STD_LOGIC 0 59 (_entity (_in ))))
				(_port (_internal DI6 ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_in ))))
				(_port (_internal DI7 ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_in ))))
				(_port (_internal DI8 ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_in ))))
				(_port (_internal DI9 ~extieee.std_logic_1164.STD_LOGIC 0 61 (_entity (_in ))))
				(_port (_internal DI10 ~extieee.std_logic_1164.STD_LOGIC 0 61 (_entity (_in ))))
				(_port (_internal DI11 ~extieee.std_logic_1164.STD_LOGIC 0 61 (_entity (_in ))))
				(_port (_internal DI12 ~extieee.std_logic_1164.STD_LOGIC 0 62 (_entity (_in ))))
				(_port (_internal DI13 ~extieee.std_logic_1164.STD_LOGIC 0 62 (_entity (_in ))))
				(_port (_internal DI14 ~extieee.std_logic_1164.STD_LOGIC 0 63 (_entity (_in ))))
				(_port (_internal DI15 ~extieee.std_logic_1164.STD_LOGIC 0 63 (_entity (_in ))))
				(_port (_internal DI16 ~extieee.std_logic_1164.STD_LOGIC 0 64 (_entity (_in ))))
				(_port (_internal DI17 ~extieee.std_logic_1164.STD_LOGIC 0 64 (_entity (_in ))))
				(_port (_internal DI18 ~extieee.std_logic_1164.STD_LOGIC 0 65 (_entity (_in ))))
				(_port (_internal DI19 ~extieee.std_logic_1164.STD_LOGIC 0 65 (_entity (_in ))))
				(_port (_internal DI20 ~extieee.std_logic_1164.STD_LOGIC 0 66 (_entity (_in ))))
				(_port (_internal DI21 ~extieee.std_logic_1164.STD_LOGIC 0 66 (_entity (_in ))))
				(_port (_internal DI22 ~extieee.std_logic_1164.STD_LOGIC 0 67 (_entity (_in ))))
				(_port (_internal DI23 ~extieee.std_logic_1164.STD_LOGIC 0 67 (_entity (_in ))))
				(_port (_internal DI24 ~extieee.std_logic_1164.STD_LOGIC 0 68 (_entity (_in ))))
				(_port (_internal DI25 ~extieee.std_logic_1164.STD_LOGIC 0 68 (_entity (_in ))))
				(_port (_internal DI26 ~extieee.std_logic_1164.STD_LOGIC 0 69 (_entity (_in ))))
				(_port (_internal DI27 ~extieee.std_logic_1164.STD_LOGIC 0 69 (_entity (_in ))))
				(_port (_internal DI28 ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_in ))))
				(_port (_internal DI29 ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_in ))))
				(_port (_internal DI30 ~extieee.std_logic_1164.STD_LOGIC 0 71 (_entity (_in ))))
				(_port (_internal DI31 ~extieee.std_logic_1164.STD_LOGIC 0 71 (_entity (_in ))))
				(_port (_internal DI32 ~extieee.std_logic_1164.STD_LOGIC 0 72 (_entity (_in ))))
				(_port (_internal DI33 ~extieee.std_logic_1164.STD_LOGIC 0 72 (_entity (_in ))))
				(_port (_internal DI34 ~extieee.std_logic_1164.STD_LOGIC 0 73 (_entity (_in ))))
				(_port (_internal DI35 ~extieee.std_logic_1164.STD_LOGIC 0 73 (_entity (_in ))))
				(_port (_internal FULLI ~extieee.std_logic_1164.STD_LOGIC 0 74 (_entity (_in ))))
				(_port (_internal CSW0 ~extieee.std_logic_1164.STD_LOGIC 0 74 (_entity (_in ))))
				(_port (_internal CSW1 ~extieee.std_logic_1164.STD_LOGIC 0 75 (_entity (_in ))))
				(_port (_internal EMPTYI ~extieee.std_logic_1164.STD_LOGIC 0 75 (_entity (_in ))))
				(_port (_internal CSR0 ~extieee.std_logic_1164.STD_LOGIC 0 76 (_entity (_in ))))
				(_port (_internal CSR1 ~extieee.std_logic_1164.STD_LOGIC 0 76 (_entity (_in ))))
				(_port (_internal WE ~extieee.std_logic_1164.STD_LOGIC 0 76 (_entity (_in ))))
				(_port (_internal RE ~extieee.std_logic_1164.STD_LOGIC 0 77 (_entity (_in ))))
				(_port (_internal CLKW ~extieee.std_logic_1164.STD_LOGIC 0 77 (_entity (_in ))))
				(_port (_internal CLKR ~extieee.std_logic_1164.STD_LOGIC 0 77 (_entity (_in ))))
				(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 78 (_entity (_in ))))
				(_port (_internal RPRST ~extieee.std_logic_1164.STD_LOGIC 0 78 (_entity (_in ))))
				(_port (_internal DO0 ~extieee.std_logic_1164.STD_LOGIC 0 79 (_entity (_out ))))
				(_port (_internal DO1 ~extieee.std_logic_1164.STD_LOGIC 0 79 (_entity (_out ))))
				(_port (_internal DO2 ~extieee.std_logic_1164.STD_LOGIC 0 80 (_entity (_out ))))
				(_port (_internal DO3 ~extieee.std_logic_1164.STD_LOGIC 0 80 (_entity (_out ))))
				(_port (_internal DO4 ~extieee.std_logic_1164.STD_LOGIC 0 81 (_entity (_out ))))
				(_port (_internal DO5 ~extieee.std_logic_1164.STD_LOGIC 0 81 (_entity (_out ))))
				(_port (_internal DO6 ~extieee.std_logic_1164.STD_LOGIC 0 82 (_entity (_out ))))
				(_port (_internal DO7 ~extieee.std_logic_1164.STD_LOGIC 0 82 (_entity (_out ))))
				(_port (_internal DO8 ~extieee.std_logic_1164.STD_LOGIC 0 83 (_entity (_out ))))
				(_port (_internal DO9 ~extieee.std_logic_1164.STD_LOGIC 0 83 (_entity (_out ))))
				(_port (_internal DO10 ~extieee.std_logic_1164.STD_LOGIC 0 84 (_entity (_out ))))
				(_port (_internal DO11 ~extieee.std_logic_1164.STD_LOGIC 0 84 (_entity (_out ))))
				(_port (_internal DO12 ~extieee.std_logic_1164.STD_LOGIC 0 85 (_entity (_out ))))
				(_port (_internal DO13 ~extieee.std_logic_1164.STD_LOGIC 0 85 (_entity (_out ))))
				(_port (_internal DO14 ~extieee.std_logic_1164.STD_LOGIC 0 86 (_entity (_out ))))
				(_port (_internal DO15 ~extieee.std_logic_1164.STD_LOGIC 0 86 (_entity (_out ))))
				(_port (_internal DO16 ~extieee.std_logic_1164.STD_LOGIC 0 87 (_entity (_out ))))
				(_port (_internal DO17 ~extieee.std_logic_1164.STD_LOGIC 0 87 (_entity (_out ))))
				(_port (_internal DO18 ~extieee.std_logic_1164.STD_LOGIC 0 88 (_entity (_out ))))
				(_port (_internal DO19 ~extieee.std_logic_1164.STD_LOGIC 0 88 (_entity (_out ))))
				(_port (_internal DO20 ~extieee.std_logic_1164.STD_LOGIC 0 89 (_entity (_out ))))
				(_port (_internal DO21 ~extieee.std_logic_1164.STD_LOGIC 0 89 (_entity (_out ))))
				(_port (_internal DO22 ~extieee.std_logic_1164.STD_LOGIC 0 90 (_entity (_out ))))
				(_port (_internal DO23 ~extieee.std_logic_1164.STD_LOGIC 0 90 (_entity (_out ))))
				(_port (_internal DO24 ~extieee.std_logic_1164.STD_LOGIC 0 91 (_entity (_out ))))
				(_port (_internal DO25 ~extieee.std_logic_1164.STD_LOGIC 0 91 (_entity (_out ))))
				(_port (_internal DO26 ~extieee.std_logic_1164.STD_LOGIC 0 92 (_entity (_out ))))
				(_port (_internal DO27 ~extieee.std_logic_1164.STD_LOGIC 0 92 (_entity (_out ))))
				(_port (_internal DO28 ~extieee.std_logic_1164.STD_LOGIC 0 93 (_entity (_out ))))
				(_port (_internal DO29 ~extieee.std_logic_1164.STD_LOGIC 0 93 (_entity (_out ))))
				(_port (_internal DO30 ~extieee.std_logic_1164.STD_LOGIC 0 94 (_entity (_out ))))
				(_port (_internal DO31 ~extieee.std_logic_1164.STD_LOGIC 0 94 (_entity (_out ))))
				(_port (_internal DO32 ~extieee.std_logic_1164.STD_LOGIC 0 95 (_entity (_out ))))
				(_port (_internal DO33 ~extieee.std_logic_1164.STD_LOGIC 0 95 (_entity (_out ))))
				(_port (_internal DO34 ~extieee.std_logic_1164.STD_LOGIC 0 96 (_entity (_out ))))
				(_port (_internal DO35 ~extieee.std_logic_1164.STD_LOGIC 0 96 (_entity (_out ))))
				(_port (_internal EF ~extieee.std_logic_1164.STD_LOGIC 0 97 (_entity (_out ))))
				(_port (_internal AEF ~extieee.std_logic_1164.STD_LOGIC 0 97 (_entity (_out ))))
				(_port (_internal AFF ~extieee.std_logic_1164.STD_LOGIC 0 97 (_entity (_out ))))
				(_port (_internal FF ~extieee.std_logic_1164.STD_LOGIC 0 98 (_entity (_out ))))
			)
		)
		(vhi
			(_object
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_out ))))
			)
		)
		(vlo
			(_object
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_out ))))
			)
		)
	)
	(_instantiation AERfifo_0_1 0 140 (_component fifo8ka )
		(_generic
			((FULLPOINTER1)(_string \"01111111110001"\))
			((FULLPOINTER)(_string \"01111111111001"\))
			((AFPOINTER1)(_string \"00011111010001"\))
			((AEPOINTER1)(_string \"00000001011111"\))
			((AFPOINTER)(_string \"00011111011001"\))
			((AEPOINTER)(_string \"00000001010111"\))
			((CSDECODE_R)(_string \"11"\))
			((CSDECODE_W)(_string \"11"\))
			((RESETMODE)(_string \"ASYNC"\))
			((REGMODE)(_string \"NOREG"\))
			((DATA_WIDTH_R)((i 9)))
			((DATA_WIDTH_W)((i 9)))
		)
		(_port
			((DI0)(Data(0)))
			((DI1)(Data(1)))
			((DI2)(Data(2)))
			((DI3)(Data(3)))
			((DI4)(Data(4)))
			((DI5)(Data(5)))
			((DI6)(Data(6)))
			((DI7)(Data(7)))
			((DI8)(Data(8)))
			((DI9)(scuba_vlo))
			((DI10)(scuba_vlo))
			((DI11)(scuba_vlo))
			((DI12)(scuba_vlo))
			((DI13)(scuba_vlo))
			((DI14)(scuba_vlo))
			((DI15)(scuba_vlo))
			((DI16)(scuba_vlo))
			((DI17)(scuba_vlo))
			((DI18)(scuba_vlo))
			((DI19)(scuba_vlo))
			((DI20)(scuba_vlo))
			((DI21)(scuba_vlo))
			((DI22)(scuba_vlo))
			((DI23)(scuba_vlo))
			((DI24)(scuba_vlo))
			((DI25)(scuba_vlo))
			((DI26)(scuba_vlo))
			((DI27)(scuba_vlo))
			((DI28)(scuba_vlo))
			((DI29)(scuba_vlo))
			((DI30)(scuba_vlo))
			((DI31)(scuba_vlo))
			((DI32)(scuba_vlo))
			((DI33)(scuba_vlo))
			((DI34)(scuba_vlo))
			((DI35)(scuba_vlo))
			((FULLI)(Full_int))
			((CSW0)(scuba_vhi))
			((CSW1)(scuba_vhi))
			((EMPTYI)(Empty_int))
			((CSR0)(scuba_vhi))
			((CSR1)(scuba_vhi))
			((WE)(WrEn))
			((RE)(RdEn))
			((CLKW)(WrClock))
			((CLKR)(RdClock))
			((RST)(Reset))
			((RPRST)(RPReset))
			((DO0)(Q(0)))
			((DO1)(Q(1)))
			((DO2)(Q(2)))
			((DO3)(Q(3)))
			((DO4)(Q(4)))
			((DO5)(Q(5)))
			((DO6)(Q(6)))
			((DO7)(Q(7)))
			((DO8)(Q(8)))
			((DO9)(_open))
			((DO10)(_open))
			((DO11)(_open))
			((DO12)(_open))
			((DO13)(_open))
			((DO14)(_open))
			((DO15)(_open))
			((DO16)(_open))
			((DO17)(_open))
			((DO18)(_open))
			((DO19)(_open))
			((DO20)(_open))
			((DO21)(_open))
			((DO22)(_open))
			((DO23)(_open))
			((DO24)(_open))
			((DO25)(_open))
			((DO26)(_open))
			((DO27)(_open))
			((DO28)(_open))
			((DO29)(_open))
			((DO30)(_open))
			((DO31)(_open))
			((DO32)(_open))
			((DO33)(_open))
			((DO34)(_open))
			((DO35)(_open))
			((EF)(Empty_int))
			((AEF)(AlmostEmpty))
			((AFF)(AlmostFull))
			((FF)(Full_int))
		)
		(_use (_entity machxo fifo8ka)
			(_generic
				((DATA_WIDTH_W)((i 9)))
				((DATA_WIDTH_R)((i 9)))
				((REGMODE)(_string \"NOREG"\))
				((RESETMODE)(_string \"ASYNC"\))
				((CSDECODE_W)(_string \"11"\))
				((CSDECODE_R)(_string \"11"\))
				((AEPOINTER)(_string \"00000001010111"\))
				((AEPOINTER1)(_string \"00000001011111"\))
				((AFPOINTER)(_string \"00011111011001"\))
				((AFPOINTER1)(_string \"00011111010001"\))
				((FULLPOINTER)(_string \"01111111111001"\))
				((FULLPOINTER1)(_string \"01111111110001"\))
			)
		)
	)
	(_instantiation scuba_vhi_inst 0 173 (_component vhi )
		(_port
			((Z)(scuba_vhi))
		)
		(_use (_entity machxo vhi)
		)
	)
	(_instantiation scuba_vlo_inst 0 176 (_component vlo )
		(_port
			((Z)(scuba_vlo))
		)
		(_use (_entity machxo vlo)
		)
	)
	(_instantiation AERfifo_1_0 0 179 (_component fifo8ka )
		(_generic
			((FULLPOINTER1)(_string \"00000000000000"\))
			((FULLPOINTER)(_string \"11111111111111"\))
			((AFPOINTER1)(_string \"00000000000000"\))
			((AEPOINTER1)(_string \"00000000000000"\))
			((AFPOINTER)(_string \"11111111111111"\))
			((AEPOINTER)(_string \"11111111111111"\))
			((CSDECODE_R)(_string \"11"\))
			((CSDECODE_W)(_string \"11"\))
			((RESETMODE)(_string \"ASYNC"\))
			((REGMODE)(_string \"NOREG"\))
			((DATA_WIDTH_R)((i 9)))
			((DATA_WIDTH_W)((i 9)))
		)
		(_port
			((DI0)(Data(9)))
			((DI1)(Data(10)))
			((DI2)(Data(11)))
			((DI3)(Data(12)))
			((DI4)(Data(13)))
			((DI5)(Data(14)))
			((DI6)(Data(15)))
			((DI7)(scuba_vlo))
			((DI8)(scuba_vlo))
			((DI9)(scuba_vlo))
			((DI10)(scuba_vlo))
			((DI11)(scuba_vlo))
			((DI12)(scuba_vlo))
			((DI13)(scuba_vlo))
			((DI14)(scuba_vlo))
			((DI15)(scuba_vlo))
			((DI16)(scuba_vlo))
			((DI17)(scuba_vlo))
			((DI18)(scuba_vlo))
			((DI19)(scuba_vlo))
			((DI20)(scuba_vlo))
			((DI21)(scuba_vlo))
			((DI22)(scuba_vlo))
			((DI23)(scuba_vlo))
			((DI24)(scuba_vlo))
			((DI25)(scuba_vlo))
			((DI26)(scuba_vlo))
			((DI27)(scuba_vlo))
			((DI28)(scuba_vlo))
			((DI29)(scuba_vlo))
			((DI30)(scuba_vlo))
			((DI31)(scuba_vlo))
			((DI32)(scuba_vlo))
			((DI33)(scuba_vlo))
			((DI34)(scuba_vlo))
			((DI35)(scuba_vlo))
			((FULLI)(Full_int))
			((CSW0)(scuba_vhi))
			((CSW1)(scuba_vhi))
			((EMPTYI)(Empty_int))
			((CSR0)(scuba_vhi))
			((CSR1)(scuba_vhi))
			((WE)(WrEn))
			((RE)(RdEn))
			((CLKW)(WrClock))
			((CLKR)(RdClock))
			((RST)(Reset))
			((RPRST)(RPReset))
			((DO0)(Q(9)))
			((DO1)(Q(10)))
			((DO2)(Q(11)))
			((DO3)(Q(12)))
			((DO4)(Q(13)))
			((DO5)(Q(14)))
			((DO6)(Q(15)))
			((DO7)(_open))
			((DO8)(_open))
			((DO9)(_open))
			((DO10)(_open))
			((DO11)(_open))
			((DO12)(_open))
			((DO13)(_open))
			((DO14)(_open))
			((DO15)(_open))
			((DO16)(_open))
			((DO17)(_open))
			((DO18)(_open))
			((DO19)(_open))
			((DO20)(_open))
			((DO21)(_open))
			((DO22)(_open))
			((DO23)(_open))
			((DO24)(_open))
			((DO25)(_open))
			((DO26)(_open))
			((DO27)(_open))
			((DO28)(_open))
			((DO29)(_open))
			((DO30)(_open))
			((DO31)(_open))
			((DO32)(_open))
			((DO33)(_open))
			((DO34)(_open))
			((DO35)(_open))
			((EF)(_open))
			((AEF)(_open))
			((AFF)(_open))
			((FF)(_open))
		)
		(_use (_entity machxo fifo8ka)
			(_generic
				((DATA_WIDTH_W)((i 9)))
				((DATA_WIDTH_R)((i 9)))
				((REGMODE)(_string \"NOREG"\))
				((RESETMODE)(_string \"ASYNC"\))
				((CSDECODE_W)(_string \"11"\))
				((CSDECODE_R)(_string \"11"\))
				((AEPOINTER)(_string \"11111111111111"\))
				((AEPOINTER1)(_string \"00000000000000"\))
				((AFPOINTER)(_string \"11111111111111"\))
				((AFPOINTER1)(_string \"00000000000000"\))
				((FULLPOINTER)(_string \"11111111111111"\))
				((FULLPOINTER1)(_string \"00000000000000"\))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal Data ~STD_LOGIC_VECTOR{15~downto~0}~12 0 16 (_entity (_in ))))
		(_port (_internal WrClock ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
		(_port (_internal RdClock ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
		(_port (_internal WrEn ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_in ))))
		(_port (_internal RdEn ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_in ))))
		(_port (_internal Reset ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_in ))))
		(_port (_internal RPReset ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal Q ~STD_LOGIC_VECTOR{15~downto~0}~122 0 23 (_entity (_out ))))
		(_port (_internal Empty ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_out ))))
		(_port (_internal Full ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_out ))))
		(_port (_internal AlmostEmpty ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_out ))))
		(_port (_internal AlmostFull ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_out ))))
		(_signal (_internal scuba_vhi ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_signal (_internal Empty_int ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal Full_int ~extieee.std_logic_1164.STD_LOGIC 0 35 (_architecture (_uni ))))
		(_signal (_internal scuba_vlo ~extieee.std_logic_1164.STD_LOGIC 0 36 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~13 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~132 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~134 0 49 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~136 0 50 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~138 0 51 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~1310 0 52 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 53 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1312 0 54 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_type (_internal ~STRING~13 0 55 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_type (_internal ~STRING~1313 0 55 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_process
			(line__211(_architecture 0 0 211 (_assignment (_simple)(_alias((Empty)(Empty_int)))(_target(8))(_sensitivity(13)))))
			(line__212(_architecture 1 0 212 (_assignment (_simple)(_alias((Full)(Full_int)))(_target(9))(_sensitivity(14)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_model . Structure 2 -1
	)
)
I 000033 55 1433 0 structure_con
(_configuration VHDL (structure_con 0 217 (AERfifo))
	(_version v63)
	(_time 1374167906957 2013.07.18 19:18:26)
	(_source (\./../../sourcecode/AERfifo.vhd\))
	(_use (std(standard))(machxo(components))(ieee(std_logic_1164)))
	(_code 66633667643030716368753d33)
	(_architecture Structure
		(_instantiation AERfifo_0_1
			(_entity machxo fifo8ka V
				(_generic
					((DATA_WIDTH_W)(_code 0))
					((DATA_WIDTH_R)(_code 1))
					((REGMODE)(_code 2))
					((RESETMODE)(_code 3))
					((CSDECODE_W)(_code 4))
					((CSDECODE_R)(_code 5))
					((AEPOINTER)(_code 6))
					((AEPOINTER1)(_code 7))
					((AFPOINTER)(_code 8))
					((AFPOINTER1)(_code 9))
					((FULLPOINTER)(_code 10))
					((FULLPOINTER1)(_code 11))
				)
			)
		)
		(_instantiation scuba_vhi_inst
			(_entity machxo vhi V
			)
		)
		(_instantiation scuba_vlo_inst
			(_entity machxo vlo V
			)
		)
		(_instantiation AERfifo_1_0
			(_entity machxo fifo8ka V
				(_generic
					((DATA_WIDTH_W)(_code 12))
					((DATA_WIDTH_R)(_code 13))
					((REGMODE)(_code 14))
					((RESETMODE)(_code 15))
					((CSDECODE_W)(_code 16))
					((CSDECODE_R)(_code 17))
					((AEPOINTER)(_code 18))
					((AEPOINTER1)(_code 19))
					((AFPOINTER)(_code 20))
					((AFPOINTER1)(_code 21))
					((FULLPOINTER)(_code 22))
					((FULLPOINTER1)(_code 23))
				)
			)
		)
		(_model . Structure_CON__AERfifo__Structure__code__0 24 -1
		)
	)
)
I 000050 55 5069          1374167907031 Structure
(_unit VHDL (clockgen 0 14 (structure 0 24 ))
	(_version v63)
	(_time 1374167907032 2013.07.18 19:18:27)
	(_source (\./../../sourcecode/clockgen.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(machxo(components)))
	(_code b4b0e4e0e3e3b6a2b2baf6eee2)
	(_entity
		(_time 1372368067259)
		(_use (std(standard))(ieee(std_logic_1164))(machxo(components)))
	)
	(_component
		(vlo
			(_object
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
			)
		)
		(ehxpllc
			(_object
				(_generic (_internal DUTY ~extSTD.STANDARD.INTEGER 0 36 (_entity -1 )))
				(_generic (_internal PHASEADJ ~extSTD.STANDARD.INTEGER 0 36 (_entity -1 )))
				(_generic (_internal DELAY_CNTL ~STRING~13 0 37 (_entity -1 )))
				(_generic (_internal CLKOK_DIV ~extSTD.STANDARD.INTEGER 0 37 (_entity -1 )))
				(_generic (_internal FDEL ~extSTD.STANDARD.INTEGER 0 38 (_entity -1 )))
				(_generic (_internal CLKFB_DIV ~extSTD.STANDARD.INTEGER 0 38 (_entity -1 )))
				(_generic (_internal CLKOP_DIV ~extSTD.STANDARD.INTEGER 0 39 (_entity -1 )))
				(_generic (_internal CLKI_DIV ~extSTD.STANDARD.INTEGER 0 39 (_entity -1 )))
				(_port (_internal CLKI ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ))))
				(_port (_internal CLKFB ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ))))
				(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ))))
				(_port (_internal DDAMODE ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_in ))))
				(_port (_internal DDAIZR ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_in ))))
				(_port (_internal DDAILAG ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_in ))))
				(_port (_internal DDAIDEL0 ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ))))
				(_port (_internal DDAIDEL1 ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ))))
				(_port (_internal DDAIDEL2 ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ))))
				(_port (_internal CLKOP ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_out ))))
				(_port (_internal CLKOS ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_out ))))
				(_port (_internal CLKOK ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_out ))))
				(_port (_internal CLKINTFB ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_out ))))
				(_port (_internal LOCK ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_out ))))
			)
		)
	)
	(_instantiation scuba_vlo_inst 0 79 (_component vlo )
		(_port
			((Z)(scuba_vlo))
		)
		(_use (_entity machxo vlo)
		)
	)
	(_instantiation PLLCInst_0 0 82 (_component ehxpllc )
		(_generic
			((DUTY)((i 4)))
			((PHASEADJ)((i 0)))
			((DELAY_CNTL)(_string \"STATIC"\))
			((CLKOK_DIV)((i 2)))
			((FDEL)((i 0)))
			((CLKFB_DIV)((i 3)))
			((CLKOP_DIV)((i 8)))
			((CLKI_DIV)((i 1)))
		)
		(_port
			((CLKI)(CLK))
			((CLKFB)(CLKOP_t))
			((RST)(RESET))
			((DDAMODE)(scuba_vlo))
			((DDAIZR)(scuba_vlo))
			((DDAILAG)(scuba_vlo))
			((DDAIDEL0)(scuba_vlo))
			((DDAIDEL1)(scuba_vlo))
			((DDAIDEL2)(scuba_vlo))
			((CLKOP)(CLKOP_t))
			((CLKOS)(_open))
			((CLKOK)(_open))
			((CLKINTFB)(_open))
			((LOCK)(LOCK))
		)
		(_use (_entity machxo ehxpllc)
			(_generic
				((CLKI_DIV)((i 1)))
				((CLKFB_DIV)((i 3)))
				((CLKOP_DIV)((i 8)))
				((CLKOK_DIV)((i 2)))
				((PHASEADJ)((i 0)))
				((FDEL)((i 0)))
				((DUTY)((i 4)))
				((DELAY_CNTL)(_string \"STATIC"\))
			)
			(_port
				((clki)(CLKI))
				((clkfb)(CLKFB))
				((rst)(RST))
				((ddamode)(DDAMODE))
				((ddaizr)(DDAIZR))
				((ddailag)(DDAILAG))
				((ddaidel0)(DDAIDEL0))
				((ddaidel1)(DDAIDEL1))
				((ddaidel2)(DDAIDEL2))
				((clkos)(CLKOS))
				((clkop)(CLKOP))
				((clkok)(CLKOK))
				((lock)(LOCK))
				((clkintfb)(CLKINTFB))
			)
		)
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
		(_port (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
		(_port (_internal CLKOP ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_out ))))
		(_port (_internal LOCK ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_out ))))
		(_signal (_internal scuba_vlo ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ))))
		(_signal (_internal CLKOP_t ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_type (_internal ~STRING~13 0 37 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_process
			(line__94(_architecture 0 0 94 (_assignment (_simple)(_alias((CLKOP)(CLKOP_t)))(_target(2))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
	)
	(_model . Structure 1 -1
	)
)
I 000033 55 1120 0 structure_con
(_configuration VHDL (structure_con 0 99 (clockgen))
	(_version v63)
	(_time 1374167907040 2013.07.18 19:18:27)
	(_source (\./../../sourcecode/clockgen.vhd\))
	(_use (std(standard))(machxo(components))(ieee(std_logic_1164)))
	(_code b4b1e4e1b4e2e2a3b1b5a7efe1)
	(_architecture Structure
		(_instantiation scuba_vlo_inst
			(_entity machxo vlo V
			)
		)
		(_instantiation PLLCInst_0
			(_entity machxo ehxpllc V
				(_generic
					((CLKI_DIV)(_code 0))
					((CLKFB_DIV)(_code 1))
					((CLKOP_DIV)(_code 2))
					((CLKOK_DIV)(_code 3))
					((PHASEADJ)(_code 4))
					((FDEL)(_code 5))
					((DUTY)(_code 6))
					((DELAY_CNTL)(_code 7))
				)
				(_port
					((clki)(CLKI))
					((clkfb)(CLKFB))
					((rst)(RST))
					((ddamode)(DDAMODE))
					((ddaizr)(DDAIZR))
					((ddailag)(DDAILAG))
					((ddaidel0)(DDAIDEL0))
					((ddaidel1)(DDAIDEL1))
					((ddaidel2)(DDAIDEL2))
					((clkos)(CLKOS))
					((clkop)(CLKOP))
					((clkok)(CLKOK))
					((lock)(LOCK))
					((clkintfb)(CLKINTFB))
				)
			)
		)
		(_model . Structure_CON__clockgen__Structure__code__0 8 -1
		)
	)
)
I 000051 55 1879          1374167907101 Behavioral
(_unit VHDL (earlypakettimer 0 25 (behavioral 0 33 ))
	(_version v63)
	(_time 1374167907102 2013.07.18 19:18:27)
	(_source (\./../../sourcecode/earlyPaketTimer.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code f2f6a4a2f1a4a4e4a2f5eba9a3)
	(_entity
		(_time 1372368067550)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in )(_event))))
		(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in ))))
		(_port (_internal ClearxSI ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal TimerExpiredxSO ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{20~downto~0}~13 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 20)(i 0))))))
		(_signal (_internal CountxDN ~STD_LOGIC_VECTOR{20~downto~0}~13 0 36 (_architecture (_uni ))))
		(_signal (_internal CountxDP ~STD_LOGIC_VECTOR{20~downto~0}~13 0 36 (_architecture (_uni ))))
		(_process
			(p_memless(_architecture 0 0 41 (_process (_simple)(_target(3)(4))(_sensitivity(2)(5)))))
			(p_memoryzing(_architecture 1 0 55 (_process (_target(5))(_sensitivity(0)(1)(4))(_dssslsensitivity 2))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 33686018 2 )
	)
	(_model . Behavioral 2 -1
	)
)
I 000051 55 2661          1374167907161 Behavioral
(_unit VHDL (cdvsresetstatemachine 0 25 (behavioral 0 37 ))
	(_version v63)
	(_time 1374167907162 2013.07.18 19:18:27)
	(_source (\./../../sourcecode/cDVSResetStateMachine.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 30346735346662273531226a64)
	(_entity
		(_time 1372368070692)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in )(_event))))
		(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in ))))
		(_port (_internal AERackxSBI ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal RxcolGxSI ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal cDVSresetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal CDVSresetxRBO ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ))))
		(_type (_internal state 0 38 (_enum1 stidle stevent stresetcdvs (_to (i 0)(i 2)))))
		(_signal (_internal StatexDP state 0 42 (_architecture (_uni ))))
		(_signal (_internal StatexDN state 0 42 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{18~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 18)(i 0))))))
		(_signal (_internal CountxDP ~STD_LOGIC_VECTOR{18~downto~0}~13 0 45 (_architecture (_uni ))))
		(_signal (_internal CountxDN ~STD_LOGIC_VECTOR{18~downto~0}~13 0 45 (_architecture (_uni ))))
		(_constant (_internal waitTime ~extSTD.STANDARD.INTEGER 0 47 (_architecture ((i 30)))))
		(_constant (_internal idleTime ~extSTD.STANDARD.INTEGER 0 48 (_architecture ((i 200000)))))
		(_process
			(p_memless(_architecture 0 0 53 (_process (_simple)(_target(7)(9)(5))(_sensitivity(6)(8)(2)(4)))))
			(p_memoryzing(_architecture 1 0 105 (_process (_target(6)(8))(_sensitivity(0)(1)(7)(9))(_dssslsensitivity 2))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_static
		(33686018 33686018 33686018 33686018 131586 )
		(33686018 33686018 33686018 33686018 131586 )
		(33686018 33686018 33686018 33686018 131586 )
		(33686018 33686018 33686018 33686018 131586 )
	)
	(_model . Behavioral 2 -1
	)
)
I 000051 55 13512         1374167907356 Behavioral
(_unit VHDL (adcstatemachine 0 25 (behavioral 0 57 ))
	(_version v63)
	(_time 1374167907357 2013.07.18 19:18:27)
	(_source (\./../../sourcecode/ADCStateMachine.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code fbffaeabadacacecf8fdadfbeaa0ae)
	(_entity
		(_time 1372368071665)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in ))))
		(_port (_internal ADCclockxCO ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_out ))))
		(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_port (_internal ADCwordxDI ~STD_LOGIC_VECTOR{9~downto~0}~12 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_port (_internal ADCoutxDO ~STD_LOGIC_VECTOR{13~downto~0}~12 0 32 (_entity (_out ))))
		(_port (_internal ADCstbyxEO ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ))))
		(_port (_internal ADCoexEBO ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ))))
		(_port (_internal ADCovrxSI ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal RegisterWritexEO ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
		(_port (_internal SRLatchxEI ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ))))
		(_port (_internal RunADCxSI ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal ExposurexDI ~STD_LOGIC_VECTOR{15~downto~0}~12 0 39 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal ColSettlexDI ~STD_LOGIC_VECTOR{15~downto~0}~122 0 40 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~124 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal RowSettlexDI ~STD_LOGIC_VECTOR{15~downto~0}~124 0 41 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~126 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal ResSettlexDI ~STD_LOGIC_VECTOR{15~downto~0}~126 0 42 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~128 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal FramePeriodxDI ~STD_LOGIC_VECTOR{15~downto~0}~128 0 43 (_entity (_in ))))
		(_port (_internal SBRet10xEI ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_in ))))
		(_port (_internal TestPixelxEI ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_in ))))
		(_port (_internal ExtTriggerxEI ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_in ))))
		(_port (_internal CDVSTestSRRowInxSO ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_out ))))
		(_port (_internal CDVSTestSRRowClockxSO ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_out ))))
		(_port (_internal CDVSTestSRColInxSO ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_out ))))
		(_port (_internal CDVSTestSRColClockxSO ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_out ))))
		(_port (_internal CDVSTestColMode0xSO ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_out ))))
		(_port (_internal CDVSTestColMode1xSO ~extieee.std_logic_1164.STD_LOGIC 0 52 (_entity (_out ))))
		(_port (_internal CDVSTestApsTxGatexSO ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_out ))))
		(_port (_internal ADCStateOutputLEDxSO ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_out ))))
		(_type (_internal ColState 0 58 (_enum1 stidle streset streleasereset streadreset stcountreset stnextreset stintegrate ststopintegrate streadsignal stcountsignal stnextsignal stwaitframe stresett stinitat streadresett stinitbt streadsignalt stwaitt (_to (i 0)(i 17)))))
		(_type (_internal RowState 0 59 (_enum1 stidle stfeedrow stinit stread stwrite strowdone stcolumndone stcolsettle (_to (i 0)(i 7)))))
		(_signal (_internal ResetxRB ~extieee.std_logic_1164.STD_LOGIC 0 61 (_architecture (_uni ))))
		(_signal (_internal StateColxDP ColState 0 64 (_architecture (_uni ))))
		(_signal (_internal StateColxDN ColState 0 64 (_architecture (_uni ))))
		(_signal (_internal StateRowxDP RowState 0 65 (_architecture (_uni ))))
		(_signal (_internal StateRowxDN RowState 0 65 (_architecture (_uni ))))
		(_signal (_internal ADCwordWritexE ~extieee.std_logic_1164.STD_LOGIC 0 66 (_architecture (_uni ))))
		(_signal (_internal ClockxC ~extieee.std_logic_1164.STD_LOGIC 0 67 (_architecture (_uni )(_event))))
		(_signal (_internal StateClockxC ~extieee.std_logic_1164.STD_LOGIC 0 68 (_architecture (_uni )(_event))))
		(_signal (_internal CDVSTestSRRowInxS ~extieee.std_logic_1164.STD_LOGIC 0 71 (_architecture (_uni ))))
		(_signal (_internal CDVSTestSRRowClockxS ~extieee.std_logic_1164.STD_LOGIC 0 71 (_architecture (_uni ))))
		(_signal (_internal CDVSTestSRColInxS ~extieee.std_logic_1164.STD_LOGIC 0 71 (_architecture (_uni ))))
		(_signal (_internal CDVSTestSRColClockxS ~extieee.std_logic_1164.STD_LOGIC 0 71 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 76 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal ADCoutMSBxS ~STD_LOGIC_VECTOR{3~downto~0}~13 0 76 (_architecture (_uni ))))
		(_signal (_internal StartPixelxS ~extieee.std_logic_1164.STD_LOGIC 0 77 (_architecture (_uni ))))
		(_signal (_internal StartColxS ~extieee.std_logic_1164.STD_LOGIC 0 78 (_architecture (_uni ))))
		(_signal (_internal StartRowxSN ~extieee.std_logic_1164.STD_LOGIC 0 79 (_architecture (_uni ))))
		(_signal (_internal StartRowxSP ~extieee.std_logic_1164.STD_LOGIC 0 79 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{32~downto~0}~13 0 82 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 32)(i 0))))))
		(_signal (_internal DividerColxDP ~STD_LOGIC_VECTOR{32~downto~0}~13 0 82 (_architecture (_uni ))))
		(_signal (_internal DividerColxDN ~STD_LOGIC_VECTOR{32~downto~0}~13 0 82 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{16~downto~0}~13 0 83 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 16)(i 0))))))
		(_signal (_internal DividerRowxDP ~STD_LOGIC_VECTOR{16~downto~0}~13 0 83 (_architecture (_uni ))))
		(_signal (_internal DividerRowxDN ~STD_LOGIC_VECTOR{16~downto~0}~13 0 83 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{25~downto~0}~13 0 84 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 25)(i 0))))))
		(_signal (_internal ExposureTxD ~STD_LOGIC_VECTOR{25~downto~0}~13 0 84 (_architecture (_uni ))))
		(_signal (_internal FramePeriodxD ~STD_LOGIC_VECTOR{25~downto~0}~13 0 85 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 87 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal CountRowxDN ~STD_LOGIC_VECTOR{7~downto~0}~13 0 87 (_architecture (_uni ))))
		(_signal (_internal CountRowxDP ~STD_LOGIC_VECTOR{7~downto~0}~13 0 87 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~13 0 88 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_signal (_internal CountColxDN ~STD_LOGIC_VECTOR{17~downto~0}~13 0 88 (_architecture (_uni ))))
		(_signal (_internal CountColxDP ~STD_LOGIC_VECTOR{17~downto~0}~13 0 88 (_architecture (_uni ))))
		(_signal (_internal DoReadxS ~extieee.std_logic_1164.STD_LOGIC 0 89 (_architecture (_uni ))))
		(_signal (_internal ReadDonexS ~extieee.std_logic_1164.STD_LOGIC 0 89 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 90 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal ReadCyclexS ~STD_LOGIC_VECTOR{1~downto~0}~13 0 90 (_architecture (_uni ))))
		(_signal (_internal ColModexD ~STD_LOGIC_VECTOR{1~downto~0}~13 0 91 (_architecture (_uni ))))
		(_signal (_internal TxGatexE ~extieee.std_logic_1164.STD_LOGIC 0 92 (_architecture (_uni ))))
		(_constant (_internal SizeX ~extSTD.STANDARD.INTEGER 0 96 (_architecture ((i 240)))))
		(_constant (_internal SizeY ~extSTD.STANDARD.INTEGER 0 97 (_architecture ((i 180)))))
		(_process
			(line__101(_architecture 0 0 101 (_assignment (_simple)(_target(27))(_sensitivity(2)(18)))))
			(line__103(_architecture 1 0 103 (_assignment (_simple)(_alias((ClockxC)(ClockxCI)))(_target(33))(_sensitivity(0)))))
			(line__104(_architecture 2 0 104 (_assignment (_simple)(_alias((StateClockxC)(ClockxC)))(_target(34))(_sensitivity(33)))))
			(line__105(_architecture 3 0 105 (_assignment (_simple)(_target(1))(_sensitivity(33)))))
			(line__107(_architecture 4 0 107 (_assignment (_simple)(_alias((CDVSTestSRRowInxSO)(CDVSTestSRRowInxS)))(_target(19))(_sensitivity(35)))))
			(line__108(_architecture 5 0 108 (_assignment (_simple)(_alias((CDVSTestSRColInxSO)(CDVSTestSRColInxS)))(_target(21))(_sensitivity(37)))))
			(line__110(_architecture 6 0 110 (_assignment (_simple)(_target(41))(_sensitivity(53)))))
			(line__111(_architecture 7 0 111 (_assignment (_simple)(_target(40))(_sensitivity(41)(43)))))
			(line__112(_architecture 8 0 112 (_assignment (_simple)(_alias((ADCoutxDO)(ADCoutMSBxS(d_3_0))(ADCwordxDI(d_9_0))))(_target(4))(_sensitivity(39(d_3_0))(3(d_9_0))))))
			(line__113(_architecture 9 0 113 (_assignment (_simple)(_target(39))(_sensitivity(40)(56)))))
			(line__114(_architecture 10 0 114 (_assignment (_simple)(_alias((ADCstbyxEO)(_string \"0"\)))(_target(5)))))
			(line__115(_architecture 11 0 115 (_assignment (_simple)(_alias((ADCoexEBO)(_string \"0"\)))(_target(6)))))
			(line__117(_architecture 12 0 117 (_assignment (_simple)(_alias((CDVSTestColMode0xSO)(ColModexD(0))))(_target(23))(_sensitivity(57(0))))))
			(line__118(_architecture 13 0 118 (_assignment (_simple)(_target(24))(_sensitivity(57(1))(17)(18)))))
			(line__122(_architecture 14 0 122 (_assignment (_simple)(_alias((ADCStateOutputLEDxSO)(TestPixelxEI)))(_target(26))(_sensitivity(17)))))
			(line__124(_architecture 15 0 124 (_assignment (_simple)(_target(49))(_sensitivity(15)))))
			(line__125(_architecture 16 0 125 (_assignment (_simple)(_target(48))(_sensitivity(11)))))
			(line__127(_architecture 17 0 127 (_assignment (_simple)(_target(25))(_sensitivity(58)))))
			(p_col(_architecture 18 0 130 (_process (_simple)(_target(29)(37)(38)(45)(52)(54)(56)(57)(58))(_sensitivity(28)(44)(48)(49)(53)(55)(10)(11)(12)(13)(14)(17)))))
			(p_row(_architecture 19 0 326 (_process (_simple)(_target(31)(32)(35)(36)(42)(47)(50)(55)(8))(_sensitivity(28)(30)(46)(51)(54)(56)(12)(13))(_read(43)))))
			(p_memoryzing(_architecture 20 0 407 (_process (_target(28)(30)(43)(44)(46)(51)(53))(_sensitivity(27)(34)(29)(31)(42)(45)(47)(50)(52))(_dssslsensitivity 2))))
			(p_clock_chip(_architecture 21 0 442 (_process (_target(20)(22))(_sensitivity(27)(33)(36)(38))(_dssslsensitivity 2))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_static
		(33686018 33686018 770 )
		(514 )
		(771 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 514 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 2 )
		(515 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 514 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 2 )
		(770 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 )
		(33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 514 )
		(33686018 33686018 )
	)
	(_model . Behavioral 22 -1
	)
)
I 000051 55 1674          1374167907433 Behavioral
(_unit VHDL (adcvalueready 0 25 (behavioral 0 36 ))
	(_version v63)
	(_time 1374167907434 2013.07.18 19:18:27)
	(_source (\./../../sourcecode/ADCvalueReady.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 3a3e6e3f6f6d6d2d38342b6038)
	(_entity
		(_time 1372368070373)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in )(_event))))
		(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in ))))
		(_port (_internal RegisterWritexEI ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal ReadValuexEI ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal ValueReadyxSO ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
		(_type (_internal state 0 37 (_enum1 stidle stadcvalueready stread stadcvalueready2 (_to (i 0)(i 3)))))
		(_signal (_internal StatexDP state 0 40 (_architecture (_uni ))))
		(_signal (_internal StatexDN state 0 40 (_architecture (_uni ))))
		(_process
			(p_memless(_architecture 0 0 44 (_process (_simple)(_target(6)(4))(_sensitivity(5)(2)(3)))))
			(p_memoryzing(_architecture 1 0 78 (_process (_target(5))(_sensitivity(0)(1)(6))(_dssslsensitivity 2))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Behavioral 2 -1
	)
)
I 000051 55 45678         1374167907764 Structural
(_unit VHDL (usbaer_top_level 0 26 (structural 0 102 ))
	(_version v63)
	(_time 1374167907765 2013.07.18 19:18:27)
	(_source (\./../../sourcecode/USBAER_top_level.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 9194c29f93c6c7879095c59583c896)
	(_entity
		(_time 1372368069749)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(clockgen
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 136 (_entity (_in ))))
				(_port (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 137 (_entity (_in ))))
				(_port (_internal CLKOP ~extieee.std_logic_1164.STD_LOGIC 0 138 (_entity (_out ))))
				(_port (_internal LOCK ~extieee.std_logic_1164.STD_LOGIC 0 139 (_entity (_out ))))
			)
		)
		(shiftRegister
			(_object
				(_generic (_internal width ~extSTD.STANDARD.NATURAL 0 124 (_entity -1 )))
				(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 126 (_entity (_in ))))
				(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 127 (_entity (_in ))))
				(_port (_internal LatchxEI ~extieee.std_logic_1164.STD_LOGIC 0 128 (_entity (_in ))))
				(_port (_internal DxDI ~extieee.std_logic_1164.STD_LOGIC 0 129 (_entity (_in ))))
				(_port (_internal QxDO ~extieee.std_logic_1164.STD_LOGIC 0 130 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{width-1~downto~0}~13 0 131 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 52 )(i 0))))))
				(_port (_internal DataOutxDO ~STD_LOGIC_VECTOR{width-1~downto~0}~13 0 131 (_entity (_out ))))
			)
		)
		(AERfifo
			(_object
				(_port (_internal Data ~STD_LOGIC_VECTOR{15~downto~0}~1320 0 267 (_entity (_in ))))
				(_port (_internal WrClock ~extieee.std_logic_1164.STD_LOGIC 0 268 (_entity (_in ))))
				(_port (_internal RdClock ~extieee.std_logic_1164.STD_LOGIC 0 269 (_entity (_in ))))
				(_port (_internal WrEn ~extieee.std_logic_1164.STD_LOGIC 0 270 (_entity (_in ))))
				(_port (_internal RdEn ~extieee.std_logic_1164.STD_LOGIC 0 271 (_entity (_in ))))
				(_port (_internal Reset ~extieee.std_logic_1164.STD_LOGIC 0 272 (_entity (_in ))))
				(_port (_internal RPReset ~extieee.std_logic_1164.STD_LOGIC 0 273 (_entity (_in ))))
				(_port (_internal Q ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 274 (_entity (_out ))))
				(_port (_internal Empty ~extieee.std_logic_1164.STD_LOGIC 0 275 (_entity (_out ))))
				(_port (_internal Full ~extieee.std_logic_1164.STD_LOGIC 0 276 (_entity (_out ))))
				(_port (_internal AlmostEmpty ~extieee.std_logic_1164.STD_LOGIC 0 277 (_entity (_out ))))
				(_port (_internal AlmostFull ~extieee.std_logic_1164.STD_LOGIC 0 278 (_entity (_out ))))
			)
		)
		(wordRegister
			(_object
				(_generic (_internal width ~extSTD.STANDARD.NATURAL 0 230 (_entity -1 ((i 14)))))
				(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 232 (_entity (_in ))))
				(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 233 (_entity (_in ))))
				(_port (_internal WriteEnablexEI ~extieee.std_logic_1164.STD_LOGIC 0 234 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{width-1~downto~0}~1314 0 235 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 53 )(i 0))))))
				(_port (_internal DataInxDI ~STD_LOGIC_VECTOR{width-1~downto~0}~1314 0 235 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{width-1~downto~0}~1316 0 236 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 54 )(i 0))))))
				(_port (_internal DataOutxDO ~STD_LOGIC_VECTOR{width-1~downto~0}~1316 0 236 (_entity (_out ))))
			)
		)
		(earlyPaketTimer
			(_object
				(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 259 (_entity (_in ))))
				(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 260 (_entity (_in ))))
				(_port (_internal ClearxSI ~extieee.std_logic_1164.STD_LOGIC 0 261 (_entity (_in ))))
				(_port (_internal TimerExpiredxSO ~extieee.std_logic_1164.STD_LOGIC 0 262 (_entity (_out ))))
			)
		)
		(eventCounter
			(_object
				(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 241 (_entity (_in ))))
				(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 242 (_entity (_in ))))
				(_port (_internal ClearxSI ~extieee.std_logic_1164.STD_LOGIC 0 243 (_entity (_in ))))
				(_port (_internal IncrementxSI ~extieee.std_logic_1164.STD_LOGIC 0 244 (_entity (_in ))))
				(_port (_internal OverflowxSO ~extieee.std_logic_1164.STD_LOGIC 0 245 (_entity (_out ))))
			)
		)
		(timestampCounter
			(_object
				(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 250 (_entity (_in ))))
				(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 251 (_entity (_in ))))
				(_port (_internal IncrementxSI ~extieee.std_logic_1164.STD_LOGIC 0 252 (_entity (_in ))))
				(_port (_internal OverflowxSO ~extieee.std_logic_1164.STD_LOGIC 0 253 (_entity (_out ))))
				(_port (_internal DataxDO ~STD_LOGIC_VECTOR{13~downto~0}~1318 0 254 (_entity (_out ))))
			)
		)
		(synchronizerStateMachine
			(_object
				(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 154 (_entity (_in ))))
				(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 155 (_entity (_in ))))
				(_port (_internal RunxSI ~extieee.std_logic_1164.STD_LOGIC 0 156 (_entity (_in ))))
				(_port (_internal ConfigxSI ~extieee.std_logic_1164.STD_LOGIC 0 157 (_entity (_in ))))
				(_port (_internal SyncInxABI ~extieee.std_logic_1164.STD_LOGIC 0 158 (_entity (_in ))))
				(_port (_internal SyncOutxSBO ~extieee.std_logic_1164.STD_LOGIC 0 159 (_entity (_out ))))
				(_port (_internal TriggerxSO ~extieee.std_logic_1164.STD_LOGIC 0 160 (_entity (_out ))))
				(_port (_internal HostResetTimestampxSI ~extieee.std_logic_1164.STD_LOGIC 0 161 (_entity (_in ))))
				(_port (_internal ResetTimestampxSBO ~extieee.std_logic_1164.STD_LOGIC 0 162 (_entity (_out ))))
				(_port (_internal IncrementCounterxSO ~extieee.std_logic_1164.STD_LOGIC 0 163 (_entity (_out ))))
			)
		)
		(fifoStatemachine
			(_object
				(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 106 (_entity (_in ))))
				(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 107 (_entity (_in ))))
				(_port (_internal RunxSI ~extieee.std_logic_1164.STD_LOGIC 0 108 (_entity (_in ))))
				(_port (_internal FifoTransactionxSO ~extieee.std_logic_1164.STD_LOGIC 0 109 (_entity (_out ))))
				(_port (_internal FX2FifoInFullxSBI ~extieee.std_logic_1164.STD_LOGIC 0 110 (_entity (_in ))))
				(_port (_internal FifoEmptyxSI ~extieee.std_logic_1164.STD_LOGIC 0 111 (_entity (_in ))))
				(_port (_internal FifoReadxEO ~extieee.std_logic_1164.STD_LOGIC 0 112 (_entity (_out ))))
				(_port (_internal FX2FifoWritexEBO ~extieee.std_logic_1164.STD_LOGIC 0 113 (_entity (_out ))))
				(_port (_internal FX2FifoPktEndxSBO ~extieee.std_logic_1164.STD_LOGIC 0 114 (_entity (_out ))))
				(_port (_internal FX2FifoAddressxDO ~STD_LOGIC_VECTOR{1~downto~0}~13 0 115 (_entity (_out ))))
				(_port (_internal IncEventCounterxSO ~extieee.std_logic_1164.STD_LOGIC 0 116 (_entity (_out ))))
				(_port (_internal ResetEventCounterxSO ~extieee.std_logic_1164.STD_LOGIC 0 117 (_entity (_out ))))
				(_port (_internal ResetEarlyPaketTimerxSO ~extieee.std_logic_1164.STD_LOGIC 0 118 (_entity (_out ))))
				(_port (_internal EarlyPaketTimerOverflowxSI ~extieee.std_logic_1164.STD_LOGIC 0 119 (_entity (_in ))))
			)
		)
		(monitorStateMachine
			(_object
				(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 168 (_entity (_in ))))
				(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 169 (_entity (_in ))))
				(_port (_internal AERREQxSBI ~extieee.std_logic_1164.STD_LOGIC 0 170 (_entity (_in ))))
				(_port (_internal AERACKxSBO ~extieee.std_logic_1164.STD_LOGIC 0 171 (_entity (_out ))))
				(_port (_internal XxDI ~extieee.std_logic_1164.STD_LOGIC 0 172 (_entity (_in ))))
				(_port (_internal UseLongAckxSI ~extieee.std_logic_1164.STD_LOGIC 0 173 (_entity (_in ))))
				(_port (_internal FifoFullxSI ~extieee.std_logic_1164.STD_LOGIC 0 174 (_entity (_in ))))
				(_port (_internal FifoWritexEO ~extieee.std_logic_1164.STD_LOGIC 0 175 (_entity (_out ))))
				(_port (_internal TimestampRegWritexEO ~extieee.std_logic_1164.STD_LOGIC 0 176 (_entity (_out ))))
				(_port (_internal AddressRegWritexEO ~extieee.std_logic_1164.STD_LOGIC 0 177 (_entity (_out ))))
				(_port (_internal AddressTimestampSelectxSO ~STD_LOGIC_VECTOR{1~downto~0}~132 0 178 (_entity (_out ))))
				(_port (_internal ADCvalueReadyxSI ~extieee.std_logic_1164.STD_LOGIC 0 179 (_entity (_in ))))
				(_port (_internal ReadADCvaluexEO ~extieee.std_logic_1164.STD_LOGIC 0 180 (_entity (_out ))))
				(_port (_internal TimestampOverflowxSI ~extieee.std_logic_1164.STD_LOGIC 0 181 (_entity (_in ))))
				(_port (_internal TriggerxSI ~extieee.std_logic_1164.STD_LOGIC 0 182 (_entity (_in ))))
				(_port (_internal AddressMSBxDO ~STD_LOGIC_VECTOR{1~downto~0}~134 0 183 (_entity (_out ))))
				(_port (_internal ResetTimestampxSBI ~extieee.std_logic_1164.STD_LOGIC 0 184 (_entity (_in ))))
			)
		)
		(ADCStateMachine
			(_object
				(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 190 (_entity (_in ))))
				(_port (_internal ADCclockxCO ~extieee.std_logic_1164.STD_LOGIC 0 191 (_entity (_out ))))
				(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 192 (_entity (_in ))))
				(_port (_internal ADCwordxDI ~STD_LOGIC_VECTOR{9~downto~0}~13 0 193 (_entity (_in ))))
				(_port (_internal ADCoutxDO ~STD_LOGIC_VECTOR{13~downto~0}~13 0 194 (_entity (_out ))))
				(_port (_internal ADCoexEBO ~extieee.std_logic_1164.STD_LOGIC 0 195 (_entity (_out ))))
				(_port (_internal ADCstbyxEO ~extieee.std_logic_1164.STD_LOGIC 0 196 (_entity (_out ))))
				(_port (_internal ADCovrxSI ~extieee.std_logic_1164.STD_LOGIC 0 197 (_entity (_in ))))
				(_port (_internal RegisterWritexEO ~extieee.std_logic_1164.STD_LOGIC 0 198 (_entity (_out ))))
				(_port (_internal SRLatchxEI ~extieee.std_logic_1164.STD_LOGIC 0 199 (_entity (_in ))))
				(_port (_internal RunADCxSI ~extieee.std_logic_1164.STD_LOGIC 0 200 (_entity (_in ))))
				(_port (_internal ExposurexDI ~STD_LOGIC_VECTOR{15~downto~0}~13 0 201 (_entity (_in ))))
				(_port (_internal ColSettlexDI ~STD_LOGIC_VECTOR{15~downto~0}~136 0 202 (_entity (_in ))))
				(_port (_internal RowSettlexDI ~STD_LOGIC_VECTOR{15~downto~0}~138 0 203 (_entity (_in ))))
				(_port (_internal ResSettlexDI ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 204 (_entity (_in ))))
				(_port (_internal FramePeriodxDI ~STD_LOGIC_VECTOR{15~downto~0}~1312 0 205 (_entity (_in ))))
				(_port (_internal SBRet10xEI ~extieee.std_logic_1164.STD_LOGIC 0 206 (_entity (_in ))))
				(_port (_internal TestPixelxEI ~extieee.std_logic_1164.STD_LOGIC 0 207 (_entity (_in ))))
				(_port (_internal ExtTriggerxEI ~extieee.std_logic_1164.STD_LOGIC 0 208 (_entity (_in ))))
				(_port (_internal CDVSTestSRRowInxSO ~extieee.std_logic_1164.STD_LOGIC 0 209 (_entity (_out ))))
				(_port (_internal CDVSTestSRRowClockxSO ~extieee.std_logic_1164.STD_LOGIC 0 210 (_entity (_out ))))
				(_port (_internal CDVSTestSRColInxSO ~extieee.std_logic_1164.STD_LOGIC 0 211 (_entity (_out ))))
				(_port (_internal CDVSTestSRColClockxSO ~extieee.std_logic_1164.STD_LOGIC 0 212 (_entity (_out ))))
				(_port (_internal CDVSTestColMode0xSO ~extieee.std_logic_1164.STD_LOGIC 0 213 (_entity (_out ))))
				(_port (_internal CDVSTestColMode1xSO ~extieee.std_logic_1164.STD_LOGIC 0 214 (_entity (_out ))))
				(_port (_internal CDVSTestApsTxGatexSO ~extieee.std_logic_1164.STD_LOGIC 0 215 (_entity (_out ))))
				(_port (_internal ADCStateOutputLEDxSO ~extieee.std_logic_1164.STD_LOGIC 0 216 (_entity (_out ))))
			)
		)
		(ADCvalueReady
			(_object
				(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 221 (_entity (_in ))))
				(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 222 (_entity (_in ))))
				(_port (_internal RegisterWritexEI ~extieee.std_logic_1164.STD_LOGIC 0 223 (_entity (_in ))))
				(_port (_internal ReadValuexEI ~extieee.std_logic_1164.STD_LOGIC 0 224 (_entity (_in ))))
				(_port (_internal ValueReadyxSO ~extieee.std_logic_1164.STD_LOGIC 0 225 (_entity (_out ))))
			)
		)
		(cDVSResetStateMachine
			(_object
				(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 144 (_entity (_in ))))
				(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 145 (_entity (_in ))))
				(_port (_internal AERackxSBI ~extieee.std_logic_1164.STD_LOGIC 0 146 (_entity (_in ))))
				(_port (_internal RxcolGxSI ~extieee.std_logic_1164.STD_LOGIC 0 147 (_entity (_in ))))
				(_port (_internal cDVSresetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 148 (_entity (_in ))))
				(_port (_internal CDVSresetxRBO ~extieee.std_logic_1164.STD_LOGIC 0 149 (_entity (_out ))))
			)
		)
	)
	(_instantiation uClockGen 0 392 (_component clockgen )
		(_port
			((CLK)(IFClockxCI))
			((RESET)(ResetxR))
			((CLKOP)(ClockxC))
			((LOCK)(LockxS))
		)
		(_use (_entity . clockgen)
		)
	)
	(_instantiation shiftRegister_1 0 414 (_component shiftRegister )
		(_generic
			((width)((i 96)))
		)
		(_port
			((ClockxCI)(SRClockxC))
			((ResetxRBI)(ResetxRB))
			((LatchxEI)(SRLatchxE))
			((DxDI)(SRinxD))
			((QxDO)(SRoutxD))
			((DataOutxDO)(SRDataOutxD))
		)
		(_use (_entity . shiftRegister)
			(_generic
				((width)((i 96)))
			)
			(_port
				((ClockxCI)(ClockxCI))
				((ResetxRBI)(ResetxRBI))
				((LatchxEI)(LatchxEI))
				((DxDI)(DxDI))
				((QxDO)(QxDO))
				((DataOutxDO)(DataOutxDO))
			)
		)
	)
	(_instantiation uFifo 0 433 (_component AERfifo )
		(_port
			((Data)(FifoDataInxD))
			((WrClock)(ClockxC))
			((RdClock)(IfClockxC))
			((WrEn)(FifoWritexE))
			((RdEn)(FifoReadxE))
			((Reset)(ResetxR))
			((RPReset)(ResetxR))
			((Q)(FifoDataOutxD))
			((Empty)(FifoEmptyxS))
			((Full)(FifoFullxS))
			((AlmostEmpty)(FifoAlmostEmptyxS))
			((AlmostFull)(FifoAlmostFullxS))
		)
		(_use (_entity . AERfifo)
		)
	)
	(_instantiation uMonitorAddressRegister 0 450 (_component wordRegister )
		(_generic
			((width)((i 10)))
		)
		(_port
			((ClockxCI)(ClockxC))
			((ResetxRBI)(ResetxRB))
			((WriteEnablexEI)(AddressRegWritexE))
			((DataInxDI)(AERMonitorAddressxDI))
			((DataOutxDO)(AddressRegOutxD))
		)
		(_use (_entity . wordRegister)
			(_generic
				((width)((i 10)))
			)
			(_port
				((ClockxCI)(ClockxCI))
				((ResetxRBI)(ResetxRBI))
				((WriteEnablexEI)(WriteEnablexEI))
				((DataInxDI)(DataInxDI))
				((DataOutxDO)(DataOutxDO))
			)
		)
	)
	(_instantiation uMonitorTimestampRegister 0 460 (_component wordRegister )
		(_generic
			((width)((i 14)))
		)
		(_port
			((ClockxCI)(ClockxC))
			((ResetxRBI)(ResetxRB))
			((WriteEnablexEI)(TimestampRegWritexE))
			((DataInxDI)(ActualTimestampxD))
			((DataOutxDO)(MonitorTimestampxD))
		)
		(_use (_entity . wordRegister)
			(_generic
				((width)((i 14)))
			)
			(_port
				((ClockxCI)(ClockxCI))
				((ResetxRBI)(ResetxRBI))
				((WriteEnablexEI)(WriteEnablexEI))
				((DataInxDI)(DataInxDI))
				((DataOutxDO)(DataOutxDO))
			)
		)
	)
	(_instantiation uADCRegister 0 470 (_component wordRegister )
		(_generic
			((width)((i 14)))
		)
		(_port
			((ClockxCI)(IfClockxC))
			((ResetxRBI)(ResetxRB))
			((WriteEnablexEI)(ADCregWritexE))
			((DataInxDI)(ADCregInxD))
			((DataOutxDO)(ADCregOutxD))
		)
		(_use (_entity . wordRegister)
			(_generic
				((width)((i 14)))
			)
			(_port
				((ClockxCI)(ClockxCI))
				((ResetxRBI)(ResetxRBI))
				((WriteEnablexEI)(WriteEnablexEI))
				((DataInxDI)(DataInxDI))
				((DataOutxDO)(DataOutxDO))
			)
		)
	)
	(_instantiation uEarlyPaketTimer 0 482 (_component earlyPaketTimer )
		(_port
			((ClockxCI)(ClockxC))
			((ResetxRBI)(ResetxRB))
			((ClearxSI)(ResetEarlyPaketTimerxS))
			((TimerExpiredxSO)(EarlyPaketTimerOverflowxS))
		)
		(_use (_entity . earlyPaketTimer)
		)
	)
	(_instantiation uEventCounter 0 489 (_component eventCounter )
		(_port
			((ClockxCI)(ClockxC))
			((ResetxRBI)(ResetxRB))
			((ClearxSI)(ResetEventCounterxS))
			((IncrementxSI)(IncEventCounterxS))
			((OverflowxSO)(ECResetEarlyPaketTimerxS))
		)
		(_use (_entity . eventCounter)
		)
	)
	(_instantiation uTimestampCounter 0 497 (_component timestampCounter )
		(_port
			((ClockxCI)(ClockxC))
			((ResetxRBI)(CounterResetxRB))
			((IncrementxSI)(IncxS))
			((OverflowxSO)(TimestampOverflowxS))
			((DataxDO)(ActualTimestampxD))
		)
		(_use (_entity . timestampCounter)
		)
	)
	(_instantiation uSynchronizerStateMachine_1 0 505 (_component synchronizerStateMachine )
		(_port
			((ClockxCI)(ClockxC))
			((ResetxRBI)(ResetxRB))
			((RunxSI)(RunxS))
			((ConfigxSI)(TimestampMasterxS))
			((SyncInxABI)(SyncInxAB))
			((SyncOutxSBO)(SyncOutxSB))
			((TriggerxSO)(TriggerxS))
			((HostResetTimestampxSI)(HostResetTimestampxS))
			((ResetTimestampxSBO)(SynchronizerResetTimestampxSB))
			((IncrementCounterxSO)(IncxS))
		)
		(_use (_entity . synchronizerStateMachine)
		)
	)
	(_instantiation fifoStatemachine_1 0 520 (_component fifoStatemachine )
		(_port
			((ClockxCI)(IfClockxC))
			((ResetxRBI)(ResetxRB))
			((RunxSI)(RunxS))
			((FifoTransactionxSO)(FifoTransactionxS))
			((FX2FifoInFullxSBI)(FX2FifoInFullxSBI))
			((FifoEmptyxSI)(FifoEmptyxS))
			((FifoReadxEO)(FifoReadxE))
			((FX2FifoWritexEBO)(FX2FifoWritexEB))
			((FX2FifoPktEndxSBO)(FX2FifoPktEndxSB))
			((FX2FifoAddressxDO)(FX2FifoAddressxDO))
			((IncEventCounterxSO)(IncEventCounterxS))
			((ResetEventCounterxSO)(ResetEventCounterxS))
			((ResetEarlyPaketTimerxSO)(SMResetEarlyPaketTimerxS))
			((EarlyPaketTimerOverflowxSI)(EarlyPaketTimerOverflowxS))
		)
		(_use (_entity . fifoStatemachine)
		)
	)
	(_instantiation monitorStateMachine_1 0 537 (_component monitorStateMachine )
		(_port
			((ClockxCI)(ClockxC))
			((ResetxRBI)(ResetxRB))
			((AERREQxSBI)(AERREQxSB))
			((AERACKxSBO)(AERMonitorACKxSB))
			((XxDI)(AERMonitorAddressxDI(9)))
			((UseLongAckxSI)(UseLongAckxS))
			((FifoFullxSI)(FifoFullxS))
			((FifoWritexEO)(FifoWritexE))
			((TimestampRegWritexEO)(TimestampRegWritexE))
			((AddressRegWritexEO)(AddressRegWritexE))
			((AddressTimestampSelectxSO)(AddressTimestampSelectxS))
			((ADCvalueReadyxSI)(ADCvalueReadyxS))
			((ReadADCvaluexEO)(ReadADCvaluexE))
			((TimestampOverflowxSI)(TimestampOverflowxS))
			((TriggerxSI)(TriggerxS))
			((AddressMSBxDO)(AddressMSBxD))
			((ResetTimestampxSBI)(SynchronizerResetTimestampxSB))
		)
		(_use (_entity . monitorStateMachine)
		)
	)
	(_instantiation ADCStateMachine_1 0 557 (_component ADCStateMachine )
		(_port
			((ClockxCI)(IfClockxC))
			((ADCclockxCO)(ADCclockxC))
			((ResetxRBI)(ADCsmRstxE))
			((ADCwordxDI)(ADCwordxDI))
			((ADCoutxDO)(ADCdataxD))
			((ADCoexEBO)(ADCoexEB))
			((ADCstbyxEO)(ADCstbyxE))
			((ADCovrxSI)(ADCovrxS))
			((RegisterWritexEO)(ADCregWritexE))
			((SRLatchxEI)(SRLatchxE))
			((RunADCxSI)(RunADCxS))
			((ExposurexDI)(ExposurexD))
			((ColSettlexDI)(ColSettlexD))
			((RowSettlexDI)(RowSettlexD))
			((ResSettlexDI)(ResSettlexD))
			((FramePeriodxDI)(FramePeriodxD))
			((SBRet10xEI)(SBRet10xE))
			((TestPixelxEI)(TestPixelxE))
			((ExtTriggerxEI)(ExtTriggerxE))
			((CDVSTestSRRowInxSO)(CDVSTestSRRowInxS))
			((CDVSTestSRRowClockxSO)(CDVSTestSRRowClockxS))
			((CDVSTestSRColInxSO)(CDVSTestSRColInxS))
			((CDVSTestSRColClockxSO)(CDVSTestSRColClockxS))
			((CDVSTestColMode0xSO)(CDVSTestColMode0xS))
			((CDVSTestColMode1xSO)(CDVSTestColMode1xS))
			((CDVSTestApsTxGatexSO)(CDVSTestApsTxGatexS))
			((ADCStateOutputLEDxSO)(ADCStateOutputLEDxS))
		)
		(_use (_entity . ADCStateMachine)
			(_port
				((ClockxCI)(ClockxCI))
				((ADCclockxCO)(ADCclockxCO))
				((ResetxRBI)(ResetxRBI))
				((ADCwordxDI)(ADCwordxDI))
				((ADCoutxDO)(ADCoutxDO))
				((ADCstbyxEO)(ADCstbyxEO))
				((ADCoexEBO)(ADCoexEBO))
				((ADCovrxSI)(ADCovrxSI))
				((RegisterWritexEO)(RegisterWritexEO))
				((SRLatchxEI)(SRLatchxEI))
				((RunADCxSI)(RunADCxSI))
				((ExposurexDI)(ExposurexDI))
				((ColSettlexDI)(ColSettlexDI))
				((RowSettlexDI)(RowSettlexDI))
				((ResSettlexDI)(ResSettlexDI))
				((FramePeriodxDI)(FramePeriodxDI))
				((SBRet10xEI)(SBRet10xEI))
				((TestPixelxEI)(TestPixelxEI))
				((ExtTriggerxEI)(ExtTriggerxEI))
				((CDVSTestSRRowInxSO)(CDVSTestSRRowInxSO))
				((CDVSTestSRRowClockxSO)(CDVSTestSRRowClockxSO))
				((CDVSTestSRColInxSO)(CDVSTestSRColInxSO))
				((CDVSTestSRColClockxSO)(CDVSTestSRColClockxSO))
				((CDVSTestColMode0xSO)(CDVSTestColMode0xSO))
				((CDVSTestColMode1xSO)(CDVSTestColMode1xSO))
				((CDVSTestApsTxGatexSO)(CDVSTestApsTxGatexSO))
				((ADCStateOutputLEDxSO)(ADCStateOutputLEDxSO))
			)
		)
	)
	(_instantiation ADCvalueReady_1 0 591 (_component ADCvalueReady )
		(_port
			((ClockxCI)(ClockxC))
			((ResetxRBI)(ResetxRB))
			((RegisterWritexEI)(ADCregWritexE))
			((ReadValuexEI)(ReadADCvaluexE))
			((ValueReadyxSO)(ADCvalueReadyxS))
		)
		(_use (_entity . ADCvalueReady)
		)
	)
	(_instantiation cDVSResetStateMachine_1 0 599 (_component cDVSResetStateMachine )
		(_port
			((ClockxCI)(ClockxC))
			((ResetxRBI)(ResetxRB))
			((AERackxSBI)(AERREQxSB))
			((RxcolGxSI)(RxcolGxS))
			((cDVSresetxRBI)(PE3xSI))
			((CDVSresetxRBO)(CDVSTestPeriodicChipResetxRB))
		)
		(_use (_entity . cDVSResetStateMachine)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal FX2FifoDataxDIO ~STD_LOGIC_VECTOR{15~downto~0}~12 0 29 (_entity (_out ))))
		(_port (_internal FX2FifoInFullxSBI ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal FX2FifoWritexEBO ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_port (_internal FX2FifoReadxEBO ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
		(_port (_internal FX2FifoPktEndxSBO ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal FX2FifoAddressxDO ~STD_LOGIC_VECTOR{1~downto~0}~12 0 35 (_entity (_out ))))
		(_port (_internal IfClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_in ))))
		(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ))))
		(_port (_internal Sync1xABI ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_in ))))
		(_port (_internal SynchOutxSBO ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_out ))))
		(_port (_internal PC0xSIO ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_inout ))))
		(_port (_internal PC1xSIO ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_inout ))))
		(_port (_internal PC2xSIO ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_inout ))))
		(_port (_internal PC3xSIO ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_inout ))))
		(_port (_internal PA0xSIO ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_inout ))))
		(_port (_internal PA1xSIO ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_inout ))))
		(_port (_internal PA3xSIO ~extieee.std_logic_1164.STD_LOGIC 0 56 (_entity (_inout ))))
		(_port (_internal PA7xSIO ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_inout ))))
		(_port (_internal PE2xSI ~extieee.std_logic_1164.STD_LOGIC 0 59 (_entity (_in ))))
		(_port (_internal PE3xSI ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_in ))))
		(_port (_internal FXLEDxSI ~extieee.std_logic_1164.STD_LOGIC 0 62 (_entity (_in ))))
		(_port (_internal ADCclockxCO ~extieee.std_logic_1164.STD_LOGIC 0 65 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~12 0 66 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_port (_internal ADCwordxDI ~STD_LOGIC_VECTOR{9~downto~0}~12 0 66 (_entity (_in ))))
		(_port (_internal ADCoexEBO ~extieee.std_logic_1164.STD_LOGIC 0 68 (_entity (_out ))))
		(_port (_internal ADCstbyxEO ~extieee.std_logic_1164.STD_LOGIC 0 69 (_entity (_out ))))
		(_port (_internal ADCovrxSI ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_in ))))
		(_port (_internal CDVSTestSRRowClockxSO ~extieee.std_logic_1164.STD_LOGIC 0 72 (_entity (_out ))))
		(_port (_internal CDVSTestSRColClockxSO ~extieee.std_logic_1164.STD_LOGIC 0 73 (_entity (_out ))))
		(_port (_internal CDVSTestSRRowInxSO ~extieee.std_logic_1164.STD_LOGIC 0 74 (_entity (_out ))))
		(_port (_internal CDVSTestSRColInxSO ~extieee.std_logic_1164.STD_LOGIC 0 75 (_entity (_out ))))
		(_port (_internal CDVSTestBiasEnablexEO ~extieee.std_logic_1164.STD_LOGIC 0 77 (_entity (_out ))))
		(_port (_internal CDVSTestChipResetxRBO ~extieee.std_logic_1164.STD_LOGIC 0 78 (_entity (_out ))))
		(_port (_internal CDVSTestColMode0xSO ~extieee.std_logic_1164.STD_LOGIC 0 80 (_entity (_out ))))
		(_port (_internal CDVSTestColMode1xSO ~extieee.std_logic_1164.STD_LOGIC 0 81 (_entity (_out ))))
		(_port (_internal CDVSTestBiasDiagSelxSO ~extieee.std_logic_1164.STD_LOGIC 0 83 (_entity (_out ))))
		(_port (_internal CDVSTestBiasBitOutxSI ~extieee.std_logic_1164.STD_LOGIC 0 84 (_entity (_in ))))
		(_port (_internal CDVSTestApsTxGatexSO ~extieee.std_logic_1164.STD_LOGIC 0 86 (_entity (_out ))))
		(_port (_internal LED1xSO ~extieee.std_logic_1164.STD_LOGIC 0 89 (_entity (_out ))))
		(_port (_internal LED2xSO ~extieee.std_logic_1164.STD_LOGIC 0 90 (_entity (_out ))))
		(_port (_internal LED3xSO ~extieee.std_logic_1164.STD_LOGIC 0 91 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 93 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal DebugxSIO ~STD_LOGIC_VECTOR{15~downto~0}~122 0 93 (_entity (_inout ))))
		(_port (_internal AERMonitorREQxABI ~extieee.std_logic_1164.STD_LOGIC 0 96 (_entity (_in ))))
		(_port (_internal AERMonitorACKxSBO ~extieee.std_logic_1164.STD_LOGIC 0 97 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~124 0 98 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_port (_internal AERMonitorAddressxDI ~STD_LOGIC_VECTOR{9~downto~0}~124 0 98 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 115 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~132 0 178 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~134 0 183 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~13 0 193 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~13 0 194 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 201 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~136 0 202 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~138 0 203 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 204 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1312 0 205 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~1318 0 254 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1320 0 267 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 274 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~1324 0 285 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_signal (_internal MonitorTimestampxD ~STD_LOGIC_VECTOR{13~downto~0}~1324 0 285 (_architecture (_uni ))))
		(_signal (_internal ActualTimestampxD ~STD_LOGIC_VECTOR{13~downto~0}~1324 0 286 (_architecture (_uni ))))
		(_signal (_internal TimestampRegWritexE ~extieee.std_logic_1164.STD_LOGIC 0 289 (_architecture (_uni ))))
		(_signal (_internal SyncInxAB ~extieee.std_logic_1164.STD_LOGIC 0 291 (_architecture (_uni ))))
		(_signal (_internal AERREQxSB ~extieee.std_logic_1164.STD_LOGIC 0 293 (_architecture (_uni ))))
		(_signal (_internal AERReqSyncxSBN ~extieee.std_logic_1164.STD_LOGIC 0 293 (_architecture (_uni ))))
		(_signal (_internal AERMonitorACKxSB ~extieee.std_logic_1164.STD_LOGIC 0 295 (_architecture (_uni ))))
		(_signal (_internal UseLongAckxS ~extieee.std_logic_1164.STD_LOGIC 0 296 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1326 0 299 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal AddressTimestampSelectxS ~STD_LOGIC_VECTOR{1~downto~0}~1326 0 299 (_architecture (_uni ))))
		(_signal (_internal IncEventCounterxS ~extieee.std_logic_1164.STD_LOGIC 0 305 (_architecture (_uni ))))
		(_signal (_internal ResetEventCounterxS ~extieee.std_logic_1164.STD_LOGIC 0 306 (_architecture (_uni ))))
		(_signal (_internal ResetEarlyPaketTimerxS ~extieee.std_logic_1164.STD_LOGIC 0 307 (_architecture (_uni ))))
		(_signal (_internal EarlyPaketTimerOverflowxS ~extieee.std_logic_1164.STD_LOGIC 0 308 (_architecture (_uni ))))
		(_signal (_internal SMResetEarlyPaketTimerxS ~extieee.std_logic_1164.STD_LOGIC 0 309 (_architecture (_uni ))))
		(_signal (_internal ECResetEarlyPaketTimerxS ~extieee.std_logic_1164.STD_LOGIC 0 310 (_architecture (_uni ))))
		(_signal (_internal ClockxC ~extieee.std_logic_1164.STD_LOGIC 0 313 (_architecture (_uni )(_event))))
		(_signal (_internal IfClockxC ~extieee.std_logic_1164.STD_LOGIC 0 313 (_architecture (_uni ))))
		(_signal (_internal ResetxRB ~extieee.std_logic_1164.STD_LOGIC 0 314 (_architecture (_uni ))))
		(_signal (_internal ResetxR ~extieee.std_logic_1164.STD_LOGIC 0 314 (_architecture (_uni ))))
		(_signal (_internal RunxS ~extieee.std_logic_1164.STD_LOGIC 0 315 (_architecture (_uni ))))
		(_signal (_internal CounterResetxRB ~extieee.std_logic_1164.STD_LOGIC 0 316 (_architecture (_uni ))))
		(_signal (_internal SynchronizerResetTimestampxSB ~extieee.std_logic_1164.STD_LOGIC 0 317 (_architecture (_uni ))))
		(_signal (_internal CDVSTestChipResetxRB ~extieee.std_logic_1164.STD_LOGIC 0 318 (_internal (_uni ))))
		(_signal (_internal CDVSTestPeriodicChipResetxRB ~extieee.std_logic_1164.STD_LOGIC 0 319 (_architecture (_uni ))))
		(_signal (_internal RxcolGxS ~extieee.std_logic_1164.STD_LOGIC 0 320 (_architecture (_uni ))))
		(_signal (_internal TimestampOverflowxS ~extieee.std_logic_1164.STD_LOGIC 0 323 (_architecture (_uni ))))
		(_signal (_internal AddressMSBxD ~STD_LOGIC_VECTOR{1~downto~0}~1326 0 324 (_architecture (_uni ))))
		(_signal (_internal TimestampMasterxS ~extieee.std_logic_1164.STD_LOGIC 0 325 (_architecture (_uni ))))
		(_signal (_internal FifoTransactionxS ~extieee.std_logic_1164.STD_LOGIC 0 328 (_architecture (_uni ))))
		(_signal (_internal FX2FifoWritexEB ~extieee.std_logic_1164.STD_LOGIC 0 329 (_architecture (_uni ))))
		(_signal (_internal FX2FifoPktEndxSB ~extieee.std_logic_1164.STD_LOGIC 0 330 (_architecture (_uni ))))
		(_signal (_internal SyncOutxSB ~extieee.std_logic_1164.STD_LOGIC 0 331 (_architecture (_uni ))))
		(_signal (_internal HostResetTimestampxS ~extieee.std_logic_1164.STD_LOGIC 0 332 (_architecture (_uni ))))
		(_signal (_internal TriggerxS ~extieee.std_logic_1164.STD_LOGIC 0 334 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~1328 0 336 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_signal (_internal AddressRegOutxD ~STD_LOGIC_VECTOR{9~downto~0}~1328 0 336 (_architecture (_uni ))))
		(_signal (_internal AddressRegWritexE ~extieee.std_logic_1164.STD_LOGIC 0 337 (_architecture (_uni ))))
		(_signal (_internal AddressRegOut8xD ~extieee.std_logic_1164.STD_LOGIC 0 338 (_architecture (_uni ))))
		(_signal (_internal IncxS ~extieee.std_logic_1164.STD_LOGIC 0 341 (_architecture (_uni ))))
		(_signal (_internal ReadADCvaluexE ~extieee.std_logic_1164.STD_LOGIC 0 344 (_architecture (_uni ))))
		(_signal (_internal ADCvalueReadyxS ~extieee.std_logic_1164.STD_LOGIC 0 344 (_architecture (_uni ))))
		(_signal (_internal ADCregInxD ~STD_LOGIC_VECTOR{13~downto~0}~1324 0 345 (_architecture (_uni ))))
		(_signal (_internal ADCregOutxD ~STD_LOGIC_VECTOR{13~downto~0}~1324 0 346 (_architecture (_uni ))))
		(_signal (_internal ADCregWritexE ~extieee.std_logic_1164.STD_LOGIC 0 347 (_architecture (_uni ))))
		(_signal (_internal ADCdataxD ~STD_LOGIC_VECTOR{13~downto~0}~1324 0 348 (_architecture (_uni ))))
		(_signal (_internal SBRet10xE ~extieee.std_logic_1164.STD_LOGIC 0 349 (_architecture (_uni ))))
		(_signal (_internal ADCsmRstxE ~extieee.std_logic_1164.STD_LOGIC 0 351 (_architecture (_uni ))))
		(_signal (_internal ADCclockxC ~extieee.std_logic_1164.STD_LOGIC 0 352 (_architecture (_uni ))))
		(_signal (_internal ADCoexEB ~extieee.std_logic_1164.STD_LOGIC 0 353 (_architecture (_uni ))))
		(_signal (_internal ADCstbyxE ~extieee.std_logic_1164.STD_LOGIC 0 354 (_architecture (_uni ))))
		(_signal (_internal ADCovrxS ~extieee.std_logic_1164.STD_LOGIC 0 355 (_architecture (_uni ))))
		(_signal (_internal CDVSTestSRRowClockxS ~extieee.std_logic_1164.STD_LOGIC 0 356 (_architecture (_uni ))))
		(_signal (_internal CDVSTestSRRowInxS ~extieee.std_logic_1164.STD_LOGIC 0 356 (_architecture (_uni ))))
		(_signal (_internal CDVSTestSRColClockxS ~extieee.std_logic_1164.STD_LOGIC 0 357 (_architecture (_uni ))))
		(_signal (_internal CDVSTestSRColInxS ~extieee.std_logic_1164.STD_LOGIC 0 357 (_architecture (_uni ))))
		(_signal (_internal CDVSTestColMode0xS ~extieee.std_logic_1164.STD_LOGIC 0 358 (_architecture (_uni ))))
		(_signal (_internal CDVSTestColMode1xS ~extieee.std_logic_1164.STD_LOGIC 0 358 (_architecture (_uni ))))
		(_signal (_internal CDVSTestApsTxGatexS ~extieee.std_logic_1164.STD_LOGIC 0 359 (_architecture (_uni ))))
		(_signal (_internal CDVSTestBiasBitOutxS ~extieee.std_logic_1164.STD_LOGIC 0 360 (_internal (_uni ))))
		(_signal (_internal ExtTriggerxE ~extieee.std_logic_1164.STD_LOGIC 0 361 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{95~downto~0}~13 0 363 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 95)(i 0))))))
		(_signal (_internal SRDataOutxD ~STD_LOGIC_VECTOR{95~downto~0}~13 0 363 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1330 0 365 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal ExposurexD ~STD_LOGIC_VECTOR{15~downto~0}~1330 0 365 (_architecture (_uni ))))
		(_signal (_internal ColSettlexD ~STD_LOGIC_VECTOR{15~downto~0}~1330 0 365 (_architecture (_uni ))))
		(_signal (_internal RowSettlexD ~STD_LOGIC_VECTOR{15~downto~0}~1330 0 365 (_architecture (_uni ))))
		(_signal (_internal ResSettlexD ~STD_LOGIC_VECTOR{15~downto~0}~1330 0 365 (_architecture (_uni ))))
		(_signal (_internal FramePeriodxD ~STD_LOGIC_VECTOR{15~downto~0}~1330 0 366 (_architecture (_uni ))))
		(_signal (_internal TestPixelxE ~extieee.std_logic_1164.STD_LOGIC 0 367 (_architecture (_uni ))))
		(_signal (_internal SRoutxD ~extieee.std_logic_1164.STD_LOGIC 0 369 (_architecture (_uni ))))
		(_signal (_internal SRinxD ~extieee.std_logic_1164.STD_LOGIC 0 369 (_architecture (_uni ))))
		(_signal (_internal SRLatchxE ~extieee.std_logic_1164.STD_LOGIC 0 369 (_architecture (_uni ))))
		(_signal (_internal SRClockxC ~extieee.std_logic_1164.STD_LOGIC 0 369 (_architecture (_uni ))))
		(_signal (_internal RunADCxS ~extieee.std_logic_1164.STD_LOGIC 0 370 (_architecture (_uni ))))
		(_signal (_internal ADCStateOutputLEDxS ~extieee.std_logic_1164.STD_LOGIC 0 372 (_architecture (_uni ))))
		(_signal (_internal LockxS ~extieee.std_logic_1164.STD_LOGIC 0 375 (_architecture (_uni ))))
		(_signal (_internal FifoDataInxD ~STD_LOGIC_VECTOR{15~downto~0}~1330 0 378 (_architecture (_uni ))))
		(_signal (_internal FifoDataOutxD ~STD_LOGIC_VECTOR{15~downto~0}~1330 0 378 (_architecture (_uni ))))
		(_signal (_internal FifoWritexE ~extieee.std_logic_1164.STD_LOGIC 0 379 (_architecture (_uni ))))
		(_signal (_internal FifoReadxE ~extieee.std_logic_1164.STD_LOGIC 0 379 (_architecture (_uni ))))
		(_signal (_internal FifoEmptyxS ~extieee.std_logic_1164.STD_LOGIC 0 380 (_architecture (_uni ))))
		(_signal (_internal FifoAlmostEmptyxS ~extieee.std_logic_1164.STD_LOGIC 0 380 (_architecture (_uni ))))
		(_signal (_internal FifoFullxS ~extieee.std_logic_1164.STD_LOGIC 0 380 (_architecture (_uni ))))
		(_signal (_internal FifoAlmostFullxS ~extieee.std_logic_1164.STD_LOGIC 0 380 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1332 0 383 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal selectADC ~STD_LOGIC_VECTOR{1~downto~0}~1332 0 383 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1334 0 384 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal selectaddress ~STD_LOGIC_VECTOR{1~downto~0}~1334 0 384 (_architecture (_string \"01"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1336 0 385 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal selecttimestamp ~STD_LOGIC_VECTOR{1~downto~0}~1336 0 385 (_architecture (_string \"00"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1338 0 386 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal selecttrigger ~STD_LOGIC_VECTOR{1~downto~0}~1338 0 386 (_architecture (_string \"10"\))))
		(_process
			(line__389(_architecture 0 0 389 (_assignment (_simple)(_alias((IfClockxC)(IfClockxCI)))(_target(60))(_sensitivity(6)))))
			(line__390(_architecture 1 0 390 (_assignment (_simple)(_alias((ADCclockxCO)(ADCclockxC)))(_target(21))(_sensitivity(90)))))
			(line__403(_architecture 2 0 403 (_assignment (_simple)(_alias((CDVSTestBiasDiagSelxSO)(PA0xSIO)))(_target(34))(_sensitivity(14)))))
			(line__406(_architecture 3 0 406 (_assignment (_simple)(_alias((ResetxRB)(ResetxRBI)))(_target(61))(_sensitivity(7)))))
			(line__407(_architecture 4 0 407 (_assignment (_simple)(_target(62))(_sensitivity(7)))))
			(line__408(_architecture 5 0 408 (_assignment (_simple)(_alias((CounterResetxRB)(SynchronizerResetTimestampxSB)))(_target(64))(_sensitivity(65)))))
			(line__410(_architecture 6 0 410 (_assignment (_simple)(_alias((FX2FifoReadxEBO)(_string \"1"\)))(_target(3)))))
			(line__412(_architecture 7 0 412 (_assignment (_simple)(_alias((SyncInxAB)(Sync1xABI)))(_target(47))(_sensitivity(8)))))
			(line__425(_architecture 8 0 425 (_assignment (_simple)(_alias((ExposurexD)(SRDataOutxD(d_15_0))))(_target(104))(_sensitivity(103(d_15_0))))))
			(line__426(_architecture 9 0 426 (_assignment (_simple)(_alias((ColSettlexD)(SRDataOutxD(d_31_16))))(_target(105))(_sensitivity(103(d_31_16))))))
			(line__427(_architecture 10 0 427 (_assignment (_simple)(_alias((RowSettlexD)(SRDataOutxD(d_47_32))))(_target(106))(_sensitivity(103(d_47_32))))))
			(line__428(_architecture 11 0 428 (_assignment (_simple)(_alias((ResSettlexD)(SRDataOutxD(d_63_48))))(_target(107))(_sensitivity(103(d_63_48))))))
			(line__429(_architecture 12 0 429 (_assignment (_simple)(_alias((FramePeriodxD)(SRDataOutxD(d_79_64))))(_target(108))(_sensitivity(103(d_79_64))))))
			(line__430(_architecture 13 0 430 (_assignment (_simple)(_alias((TestPixelxE)(SRDataOutxD(94))))(_target(109))(_sensitivity(103(94))))))
			(line__431(_architecture 14 0 431 (_assignment (_simple)(_alias((SBRet10xE)(SRDataOutxD(95))))(_target(88))(_sensitivity(103(95))))))
			(line__448(_architecture 15 0 448 (_assignment (_simple)(_alias((FX2FifoDataxDIO)(FifoDataOutxD)))(_target(0))(_sensitivity(118)))))
			(line__480(_architecture 16 0 480 (_assignment (_simple)(_alias((ADCregInxD)(ADCdataxD)))(_target(84))(_sensitivity(87)))))
			(line__518(_architecture 17 0 518 (_assignment (_simple)(_alias((TimestampMasterxS)(_string \"1"\)))(_target(71)))))
			(line__588(_architecture 18 0 588 (_assignment (_simple)(_alias((ADCovrxS)(ADCovrxSI)))(_target(93))(_sensitivity(25)))))
			(line__589(_architecture 19 0 589 (_assignment (_simple)(_target(89))(_sensitivity(61)(63)))))
			(line__608(_architecture 20 0 608 (_assignment (_simple)(_alias((SynchOutxSBO)(SyncOutxSB)))(_target(9))(_sensitivity(75)))))
			(line__609(_architecture 21 0 609 (_assignment (_simple)(_alias((FX2FifoPktEndxSBO)(FX2FifoPktEndxSB)))(_target(4))(_sensitivity(74)))))
			(line__610(_architecture 22 0 610 (_assignment (_simple)(_alias((FX2FifoWritexEBO)(FX2FifoWritexEB)))(_target(2))(_sensitivity(73)))))
			(line__611(_architecture 23 0 611 (_assignment (_simple)(_alias((AERMonitorACKxSBO)(AERMonitorACKxSB)))(_target(42))(_sensitivity(50)))))
			(line__614(_architecture 24 0 614 (_assignment (_simple)(_target(55))(_sensitivity(57)(58)))))
			(line__618(_architecture 25 0 618 (_assignment (_simple)(_target(80))(_sensitivity(78(9))(78(8))))))
			(line__625(_architecture 26 0 625 (_assignment (_simple)(_target(117))(_sensitivity(44)(52)(70)(78(d_7_0))(78(9))(80)(85)))))
			(line__632(_architecture 27 0 632 (_assignment (_simple)(_alias((LED1xSO)(CDVSTestChipResetxRB)))(_target(37))(_sensitivity(19)))))
			(line__633(_architecture 28 0 633 (_assignment (_simple)(_alias((LED2xSO)(RunxS)))(_target(38))(_sensitivity(63)))))
			(line__634(_architecture 29 0 634 (_assignment (_simple)(_alias((LED3xSO)(ADCStateOutputLEDxS)))(_target(39))(_sensitivity(115)))))
			(line__637(_architecture 30 0 637 (_assignment (_simple)(_alias((CDVSTestChipResetxRBO)(CDVSTestChipResetxRB)))(_target(31))(_sensitivity(19)))))
			(line__643(_architecture 31 0 643 (_assignment (_simple)(_target(30))(_sensitivity(18)))))
			(line__645(_architecture 32 0 645 (_assignment (_simple)(_alias((HostResetTimestampxS)(PA7xSIO)))(_target(76))(_sensitivity(17)))))
			(line__646(_architecture 33 0 646 (_assignment (_simple)(_alias((RunxS)(PA3xSIO)))(_target(63))(_sensitivity(16)))))
			(line__647(_architecture 34 0 647 (_assignment (_simple)(_alias((ExtTriggerxE)(PA1xSIO)))(_target(102))(_sensitivity(15)))))
			(line__649(_architecture 35 0 649 (_assignment (_simple)(_alias((RunADCxS)(PC0xSIO)))(_target(114))(_sensitivity(10)))))
			(line__650(_architecture 36 0 650 (_assignment (_simple)(_alias((SRClockxC)(PC1xSIO)))(_target(113))(_sensitivity(11)))))
			(line__651(_architecture 37 0 651 (_assignment (_simple)(_alias((SRLatchxE)(PC2xSIO)))(_target(112))(_sensitivity(12)))))
			(line__652(_architecture 38 0 652 (_assignment (_simple)(_alias((SRinxD)(PC3xSIO)))(_target(111))(_sensitivity(13)))))
			(line__654(_architecture 39 0 654 (_assignment (_simple)(_alias((CDVSTestSRColClockxSO)(CDVSTestSRColClockxS)))(_target(27))(_sensitivity(96)))))
			(line__655(_architecture 40 0 655 (_assignment (_simple)(_alias((CDVSTestSRRowClockxSO)(CDVSTestSRRowClockxS)))(_target(26))(_sensitivity(94)))))
			(line__656(_architecture 41 0 656 (_assignment (_simple)(_alias((CDVSTestSRColInxSO)(CDVSTestSRColInxS)))(_target(29))(_sensitivity(97)))))
			(line__657(_architecture 42 0 657 (_assignment (_simple)(_alias((CDVSTestSRRowInxSO)(CDVSTestSRRowInxS)))(_target(28))(_sensitivity(95)))))
			(line__659(_architecture 43 0 659 (_assignment (_simple)(_alias((CDVSTestColMode0xSO)(CDVSTestColMode0xS)))(_target(32))(_sensitivity(98)))))
			(line__660(_architecture 44 0 660 (_assignment (_simple)(_alias((CDVSTestColMode1xSO)(CDVSTestColMode1xS)))(_target(33))(_sensitivity(99)))))
			(line__662(_architecture 45 0 662 (_assignment (_simple)(_alias((CDVSTestApsTxGatexSO)(CDVSTestApsTxGatexS)))(_target(36))(_sensitivity(100)))))
			(line__666(_architecture 46 0 666 (_assignment (_simple)(_alias((ADCstbyxEO)(ADCstbyxE)))(_target(24))(_sensitivity(92)))))
			(line__667(_architecture 47 0 667 (_assignment (_simple)(_alias((ADCoexEBO)(ADCoexEB)))(_target(23))(_sensitivity(91)))))
			(line__670(_architecture 48 0 670 (_assignment (_simple)(_alias((RxcolGxS)(_string \"0"\)))(_target(68)))))
			(line__671(_architecture 49 0 671 (_assignment (_simple)(_alias((UseLongAckxS)(_string \"0"\)))(_target(51)))))
			(line__677(_architecture 50 0 677 (_assignment (_simple)(_alias((DebugxSIO(0))(CDVSTestBiasBitOutxS)))(_target(40(0)))(_sensitivity(35)))))
			(synchronizer(_architecture 51 0 683 (_process (_target(48)(49))(_sensitivity(59)(41)(49))(_dssslsensitivity 1))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
	)
	(_static
		(514 )
		(33686274 33686018 33686018 514 )
	)
	(_model . Structural 55 -1
	)
)
I 000052 55 11668         1374167907841 Behavioural
(_unit VHDL (adcstatemachine_tb 0 20 (behavioural 0 23 ))
	(_version v63)
	(_time 1374167907842 2013.07.18 19:18:27)
	(_source (\./../../ADCStateMachine_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code dfdb888d8d8888c8d4d0cb858f)
	(_entity
		(_time 1372368071331)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(ADCStateMachine
			(_object
				(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
				(_port (_internal ADCclockxCO ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_out ))))
				(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
				(_port (_internal ADCwordxDI ~STD_LOGIC_VECTOR{9~downto~0}~13 0 30 (_entity (_in ))))
				(_port (_internal ADCoutxDO ~STD_LOGIC_VECTOR{13~downto~0}~13 0 31 (_entity (_out ))))
				(_port (_internal ADCstbyxEO ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
				(_port (_internal ADCoexEBO ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ))))
				(_port (_internal ADCovrxSI ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
				(_port (_internal RegisterWritexEO ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
				(_port (_internal SRLatchxEI ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
				(_port (_internal RunADCxSI ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ))))
				(_port (_internal ExposurexDI ~STD_LOGIC_VECTOR{15~downto~0}~13 0 38 (_entity (_in ))))
				(_port (_internal ColSettlexDI ~STD_LOGIC_VECTOR{15~downto~0}~132 0 39 (_entity (_in ))))
				(_port (_internal RowSettlexDI ~STD_LOGIC_VECTOR{15~downto~0}~134 0 40 (_entity (_in ))))
				(_port (_internal ResSettlexDI ~STD_LOGIC_VECTOR{15~downto~0}~136 0 41 (_entity (_in ))))
				(_port (_internal FramePeriodxDI ~STD_LOGIC_VECTOR{15~downto~0}~138 0 42 (_entity (_in ))))
				(_port (_internal SBRet10xEI ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ))))
				(_port (_internal TestPixelxEI ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_in ))))
				(_port (_internal ExtTriggerxEI ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_in ))))
				(_port (_internal CDVSTestSRRowInxSO ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_out ))))
				(_port (_internal CDVSTestSRRowClockxSO ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_out ))))
				(_port (_internal CDVSTestSRColInxSO ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_out ))))
				(_port (_internal CDVSTestSRColClockxSO ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_out ))))
				(_port (_internal CDVSTestColMode0xSO ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_out ))))
				(_port (_internal CDVSTestColMode1xSO ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_out ))))
				(_port (_internal CDVSTestApsTxGatexSO ~extieee.std_logic_1164.STD_LOGIC 0 52 (_entity (_out ))))
				(_port (_internal ADCStateOutputLEDxSO ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_out ))))
			)
		)
	)
	(_instantiation ADCStateMachine_1 0 120 (_component ADCStateMachine )
		(_port
			((ClockxCI)(IfClockxC))
			((ADCclockxCO)(ADCclockxC))
			((ResetxRBI)(ResetxRB))
			((ADCwordxDI)(ADCwordxD))
			((ADCoutxDO)(ADCdataxD))
			((ADCstbyxEO)(ADCstbyxE))
			((ADCoexEBO)(ADCoexEB))
			((ADCovrxSI)(ADCovrxS))
			((RegisterWritexEO)(RegisterWritexE))
			((SRLatchxEI)(SRLatchxE))
			((RunADCxSI)(RunADCxS))
			((ExposurexDI)(ExposurexD))
			((ColSettlexDI)(ColSettlexD))
			((RowSettlexDI)(RowSettlexD))
			((ResSettlexDI)(ResSettlexD))
			((FramePeriodxDI)(FramePeriodxD))
			((SBRet10xEI)(SBRet10xE))
			((TestPixelxEI)(TestpixelxE))
			((ExtTriggerxEI)(ExtTriggerxE))
			((CDVSTestSRRowInxSO)(CDVSTestSRRowInxS))
			((CDVSTestSRRowClockxSO)(CDVSTestSRRowClockxS))
			((CDVSTestSRColInxSO)(CDVSTestSRColInxS))
			((CDVSTestSRColClockxSO)(CDVSTestSRColClockxS))
			((CDVSTestColMode0xSO)(CDVSTestColMode0xS))
			((CDVSTestColMode1xSO)(CDVSTestColMode1xS))
			((CDVSTestApsTxGatexSO)(CDVSTestApsTxGatexS))
			((ADCStateOutputLEDxSO)(ADCStateOutputLEDxS))
		)
		(_use (_entity . ADCStateMachine)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~13 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~13 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~132 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~134 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~136 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~138 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal IfClockxC ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ))))
		(_signal (_internal ADCclockxC ~extieee.std_logic_1164.STD_LOGIC 0 57 (_architecture (_uni ))))
		(_signal (_internal ResetxRB ~extieee.std_logic_1164.STD_LOGIC 0 58 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_signal (_internal ADCwordxD ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 59 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~1312 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_signal (_internal ADCdataxD ~STD_LOGIC_VECTOR{13~downto~0}~1312 0 60 (_architecture (_uni ))))
		(_signal (_internal ADCoexEB ~extieee.std_logic_1164.STD_LOGIC 0 61 (_architecture (_uni ))))
		(_signal (_internal ADCstbyxE ~extieee.std_logic_1164.STD_LOGIC 0 62 (_architecture (_uni ))))
		(_signal (_internal ADCovrxS ~extieee.std_logic_1164.STD_LOGIC 0 63 (_architecture (_uni ))))
		(_signal (_internal RegisterWritexE ~extieee.std_logic_1164.STD_LOGIC 0 64 (_architecture (_uni ))))
		(_signal (_internal SRLatchxE ~extieee.std_logic_1164.STD_LOGIC 0 65 (_architecture (_uni ))))
		(_signal (_internal RunADCxS ~extieee.std_logic_1164.STD_LOGIC 0 66 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 67 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal ExposurexD ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 67 (_architecture (_uni ))))
		(_signal (_internal ColSettlexD ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 68 (_architecture (_uni ))))
		(_signal (_internal RowSettlexD ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 69 (_architecture (_uni ))))
		(_signal (_internal ResSettlexD ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 70 (_architecture (_uni ))))
		(_signal (_internal FramePeriodxD ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 71 (_architecture (_uni ))))
		(_signal (_internal TestPixelxE ~extieee.std_logic_1164.STD_LOGIC 0 72 (_architecture (_uni ))))
		(_signal (_internal SBRet10xE ~extieee.std_logic_1164.STD_LOGIC 0 73 (_architecture (_uni ))))
		(_signal (_internal ExtTriggerxE ~extieee.std_logic_1164.STD_LOGIC 0 74 (_architecture (_uni ))))
		(_signal (_internal CDVSTestSRRowInxS ~extieee.std_logic_1164.STD_LOGIC 0 75 (_architecture (_uni ))))
		(_signal (_internal CDVSTestSRRowClockxS ~extieee.std_logic_1164.STD_LOGIC 0 76 (_architecture (_uni ))))
		(_signal (_internal CDVSTestSRColInxS ~extieee.std_logic_1164.STD_LOGIC 0 77 (_architecture (_uni ))))
		(_signal (_internal CDVSTestSRColClockxS ~extieee.std_logic_1164.STD_LOGIC 0 78 (_architecture (_uni ))))
		(_signal (_internal CDVSTestColMode0xS ~extieee.std_logic_1164.STD_LOGIC 0 79 (_architecture (_uni ))))
		(_signal (_internal CDVSTestColMode1xS ~extieee.std_logic_1164.STD_LOGIC 0 80 (_architecture (_uni ))))
		(_signal (_internal CDVSTestApsTxGatexS ~extieee.std_logic_1164.STD_LOGIC 0 81 (_architecture (_uni ))))
		(_signal (_internal ADCStateOutputLEDxS ~extieee.std_logic_1164.STD_LOGIC 0 82 (_architecture (_uni ))))
		(_constant (_internal Tpw_clk ~extSTD.STANDARD.TIME 0 84 (_architecture ((ns 4634391661857464543)))))
		(_process
			(clock_gen(_architecture 0 0 88 (_process (_wait_for)(_target(0)))))
			(line__94(_architecture 1 0 94 (_assignment (_simple)(_alias((ADCclockxC)(_string \"0"\)))(_target(1)))))
			(line__95(_architecture 2 0 95 (_assignment (_simple)(_target(2)))))
			(line__96(_architecture 3 0 96 (_assignment (_simple)(_target(3)))))
			(line__97(_architecture 4 0 97 (_assignment (_simple)(_target(4)))))
			(line__98(_architecture 5 0 98 (_assignment (_simple)(_alias((ADCoexEB)(_string \"0"\)))(_target(5)))))
			(line__99(_architecture 6 0 99 (_assignment (_simple)(_alias((ADCstbyxE)(_string \"0"\)))(_target(6)))))
			(line__100(_architecture 7 0 100 (_assignment (_simple)(_alias((RegisterWritexE)(_string \"0"\)))(_target(8)))))
			(line__101(_architecture 8 0 101 (_assignment (_simple)(_target(9)))))
			(line__102(_architecture 9 0 102 (_assignment (_simple)(_target(10)))))
			(line__103(_architecture 10 0 103 (_assignment (_simple)(_target(11)))))
			(line__104(_architecture 11 0 104 (_assignment (_simple)(_target(12)))))
			(line__105(_architecture 12 0 105 (_assignment (_simple)(_target(13)))))
			(line__106(_architecture 13 0 106 (_assignment (_simple)(_target(14)))))
			(line__107(_architecture 14 0 107 (_assignment (_simple)(_target(15)))))
			(line__108(_architecture 15 0 108 (_assignment (_simple)(_alias((TestPixelxE)(_string \"0"\)))(_target(16)))))
			(line__109(_architecture 16 0 109 (_assignment (_simple)(_alias((SBRet10xE)(_string \"0"\)))(_target(17)))))
			(line__110(_architecture 17 0 110 (_assignment (_simple)(_alias((ExtTriggerxE)(_string \"0"\)))(_target(18)))))
			(line__111(_architecture 18 0 111 (_assignment (_simple)(_alias((CDVSTestSRRowInxS)(_string \"0"\)))(_target(19)))))
			(line__112(_architecture 19 0 112 (_assignment (_simple)(_alias((CDVSTestSRRowClockxS)(_string \"0"\)))(_target(20)))))
			(line__113(_architecture 20 0 113 (_assignment (_simple)(_alias((CDVSTestSRColInxS)(_string \"0"\)))(_target(21)))))
			(line__114(_architecture 21 0 114 (_assignment (_simple)(_alias((CDVSTestSRColClockxS)(_string \"0"\)))(_target(22)))))
			(line__115(_architecture 22 0 115 (_assignment (_simple)(_alias((CDVSTestColMode0xS)(_string \"0"\)))(_target(23)))))
			(line__116(_architecture 23 0 116 (_assignment (_simple)(_alias((CDVSTestColMode1xS)(_string \"0"\)))(_target(24)))))
			(line__117(_architecture 24 0 117 (_assignment (_simple)(_alias((CDVSTestApsTxGatexS)(_string \"0"\)))(_target(25)))))
			(line__118(_architecture 25 0 118 (_assignment (_simple)(_alias((ADCStateOutputLEDxS)(_string \"0"\)))(_target(26)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
	(_static
		(33686274 50463491 771 )
		(67372036 67372036 67372036 1028 )
		(33686018 33686018 33686018 33686274 )
		(33686018 33686018 33686018 33751554 )
		(33686018 33686018 33686018 33686019 )
	)
	(_model . Behavioural 26 -1
	)
)
I 000051 55 1665          1374169258175 Behavioral
(_unit VHDL (eventbeforeoverflow 0 30 (behavioral 0 39 ))
	(_version v63)
	(_time 1374169258176 2013.07.18 19:40:58)
	(_source (\./../../sourcecode/EventBeforeOverflow.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 98cdcc9696cfc98ecec98cc2cb)
	(_entity
		(_time 1372368067881)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in )(_event))))
		(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal OverflowxDI ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal EventxDI ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal EventBeforeOverflowxDO ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
		(_type (_internal state 0 40 (_enum1 stidle stevent stoverflow (_to (i 0)(i 2)))))
		(_signal (_internal StatexDP state 0 42 (_architecture (_uni ))))
		(_signal (_internal StatexDN state 0 42 (_architecture (_uni ))))
		(_process
			(p_memless(_architecture 0 0 47 (_process (_simple)(_target(6)(4))(_sensitivity(5)(2)(3)))))
			(p_memorizing(_architecture 1 0 74 (_process (_target(5))(_sensitivity(0)(1)(6))(_dssslsensitivity 2))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Behavioral 2 -1
	)
)
I 000051 55 4397          1374169258237 Behavioral
(_unit VHDL (synchronizerstatemachine 0 19 (behavioral 0 45 ))
	(_version v63)
	(_time 1374169258238 2013.07.18 19:40:58)
	(_source (\./../../sourcecode/synchronizerStateMachine.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code d6828485d981d7c08081ce8d85)
	(_entity
		(_time 1372368069110)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_in )(_event))))
		(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_in ))))
		(_port (_internal RunxSI ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_in ))))
		(_port (_internal ConfigxSI ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
		(_port (_internal SyncInxABI ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal SyncOutxSBO ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_port (_internal TriggerxSO ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
		(_port (_internal HostResetTimestampxSI ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal ResetTimestampxSBO ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_out ))))
		(_port (_internal IncrementCounterxSO ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_out ))))
		(_type (_internal state 0 46 (_enum1 stidle sttriggerinhigh sttriggerinlow stresetslaves strunslave stslavewaitedge (_to (i 0)(i 5)))))
		(_signal (_internal StatexDP state 0 49 (_architecture (_uni ))))
		(_signal (_internal StatexDN state 0 49 (_architecture (_uni ))))
		(_signal (_internal SyncInxSB ~extieee.std_logic_1164.STD_LOGIC 0 52 (_architecture (_uni ))))
		(_signal (_internal SyncInxSBN ~extieee.std_logic_1164.STD_LOGIC 0 52 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~13 0 56 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_signal (_internal DividerxDN ~STD_LOGIC_VECTOR{6~downto~0}~13 0 56 (_architecture (_uni ))))
		(_signal (_internal DividerxDP ~STD_LOGIC_VECTOR{6~downto~0}~13 0 56 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~13 0 57 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_signal (_internal CounterxDN ~STD_LOGIC_VECTOR{13~downto~0}~13 0 57 (_architecture (_uni ))))
		(_signal (_internal CounterxDP ~STD_LOGIC_VECTOR{13~downto~0}~13 0 57 (_architecture (_uni ))))
		(_constant (_internal counterInc ~extSTD.STANDARD.INTEGER 0 63 (_process 0 ((i 89)))))
		(_constant (_internal squareWaveHighTime ~extSTD.STANDARD.INTEGER 0 64 (_process 0 ((i 50)))))
		(_constant (_internal squareWavePeriod ~extSTD.STANDARD.INTEGER 0 65 (_process 0 ((i 100)))))
		(_constant (_internal timeout ~extSTD.STANDARD.INTEGER 0 66 (_process 0 ((i 1000)))))
		(_constant (_internal resetSlavesTime ~extSTD.STANDARD.INTEGER 0 67 (_process 0 ((i 6000)))))
		(_process
			(p_memless(_architecture 0 0 62 (_process (_simple)(_target(5)(6)(8)(9)(11)(14)(16))(_sensitivity(2)(3)(4)(7)(10)(12)(15)(17)))))
			(p_mem(_architecture 1 0 223 (_process (_target(10)(15)(17))(_sensitivity(0)(1)(11)(14)(16))(_dssslsensitivity 2))))
			(synchronizer(_architecture 2 0 240 (_process (_target(12)(13))(_sensitivity(0)(4)(13))(_dssslsensitivity 1))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_static
		(33686018 131586 )
		(33686018 33686018 33686018 514 )
		(33686018 131586 )
		(33686018 33686018 33686018 514 )
		(33686018 131586 )
		(33686018 33686018 33686018 514 )
		(33686018 131586 )
		(33686018 33686018 33686018 514 )
		(33686018 131586 )
		(33686018 33686018 33686018 514 )
		(33686018 131586 )
		(33686018 33686018 33686018 514 )
		(33686018 131586 )
		(33686018 33686018 33686018 514 )
		(33686018 131586 )
		(33686018 33686018 33686018 514 )
		(33686018 131586 )
		(33686018 33686018 33686018 514 )
	)
	(_model . Behavioral 3 -1
	)
)
I 000051 55 2368          1374169258299 Behavioral
(_unit VHDL (wordregister 0 30 (behavioral 0 41 ))
	(_version v63)
	(_time 1374169258300 2013.07.18 19:40:58)
	(_source (\./../../sourcecode/wordRegister.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 15414012464343031210074f41)
	(_entity
		(_time 1372368066647)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_generic (_internal width ~extSTD.STANDARD.NATURAL 0 32 \14\ (_entity ((i 14)))))
		(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in )(_event))))
		(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal WriteEnablexEI ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{width-1~downto~0}~12 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
		(_port (_internal DataInxDI ~STD_LOGIC_VECTOR{width-1~downto~0}~12 0 37 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{width-1~downto~0}~122 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal DataOutxDO ~STD_LOGIC_VECTOR{width-1~downto~0}~122 0 38 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{width-1~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_signal (_internal StatexDP ~STD_LOGIC_VECTOR{width-1~downto~0}~13 0 44 (_architecture (_uni ))))
		(_signal (_internal StatexDN ~STD_LOGIC_VECTOR{width-1~downto~0}~13 0 44 (_architecture (_uni ))))
		(_process
			(p_memless(_architecture 0 0 49 (_process (_simple)(_target(4)(6))(_sensitivity(2)(3)(5)))))
			(p_memorizing(_architecture 1 0 61 (_process (_target(5))(_sensitivity(0)(1)(6))(_dssslsensitivity 2))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . Behavioral 5 -1
	)
)
I 000051 55 2474          1374169258354 Behavioral
(_unit VHDL (timestampcounter 0 25 (behavioral 0 36 ))
	(_version v63)
	(_time 1374169258355 2013.07.18 19:40:58)
	(_source (\./../../sourcecode/timestampCounter.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 43171541491443554517501816)
	(_entity
		(_time 1372368069416)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal IncrementxSI ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal OverflowxSO ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_port (_internal DataxDO ~STD_LOGIC_VECTOR{13~downto~0}~12 0 33 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{14~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 14)(i 0))))))
		(_signal (_internal CountxDP ~STD_LOGIC_VECTOR{14~downto~0}~13 0 38 (_architecture (_uni ))))
		(_signal (_internal CountxDN ~STD_LOGIC_VECTOR{14~downto~0}~13 0 38 (_architecture (_uni ))))
		(_signal (_internal MSbDelayedxDN ~extieee.std_logic_1164.STD_LOGIC 0 40 (_architecture (_uni ))))
		(_signal (_internal MSbDelayedxDP ~extieee.std_logic_1164.STD_LOGIC 0 40 (_architecture (_uni ))))
		(_process
			(line__44(_architecture 0 0 44 (_assignment (_simple)(_alias((DataxDO)(CountxDP(d_13_0))))(_target(4))(_sensitivity(5(d_13_0))))))
			(line__49(_architecture 1 0 49 (_assignment (_simple)(_target(3))(_sensitivity(5(14))(8)))))
			(p_memless(_architecture 2 0 52 (_process (_simple)(_target(6)(7))(_sensitivity(2)(5)))))
			(p_memoryzing(_architecture 3 0 65 (_process (_target(5)(8))(_sensitivity(0)(1)(6)(7))(_dssslsensitivity 2))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33686018 33686018 131586 )
	)
	(_model . Behavioral 4 -1
	)
)
I 000051 55 3232          1374169258409 Behavioral
(_unit VHDL (fifostatemachine 0 25 (behavioral 0 53 ))
	(_version v63)
	(_time 1374169258410 2013.07.18 19:40:58)
	(_source (\./../../sourcecode/fifoStatemachine.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 82d7d68c89d5d094d38c91d9d7)
	(_entity
		(_time 1372368068503)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in )(_event))))
		(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in ))))
		(_port (_internal RunxSI ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal FifoTransactionxSO ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
		(_port (_internal FX2FifoInFullxSBI ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal FifoEmptyxSI ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
		(_port (_internal FifoReadxEO ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_out ))))
		(_port (_internal FX2FifoWritexEBO ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_out ))))
		(_port (_internal FX2FifoPktEndxSBO ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal FX2FifoAddressxDO ~STD_LOGIC_VECTOR{1~downto~0}~12 0 42 (_entity (_out ))))
		(_port (_internal IncEventCounterxSO ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_out ))))
		(_port (_internal ResetEventCounterxSO ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_out ))))
		(_port (_internal ResetEarlyPaketTimerxSO ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_out ))))
		(_port (_internal EarlyPaketTimerOverflowxSI ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_in ))))
		(_type (_internal state 0 54 (_enum1 stidle stearlypaket1 stsetupwrite1 stwrite (_to (i 0)(i 3)))))
		(_signal (_internal StatexDP state 0 57 (_architecture (_uni ))))
		(_signal (_internal StatexDN state 0 57 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR~13 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 1))))))
		(_constant (_internal EP2 ~STD_LOGIC_VECTOR~13 0 61 (_architecture (_string \"00"\))))
		(_type (_internal ~STD_LOGIC_VECTOR~131 0 62 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 1))))))
		(_constant (_internal EP6 ~STD_LOGIC_VECTOR~131 0 62 (_architecture (_string \"10"\))))
		(_process
			(p_memless(_architecture 0 0 68 (_process (_simple)(_target(3)(6)(7)(8)(9)(10)(11)(12)(15))(_sensitivity(2)(4)(5)(13)(14)))))
			(p_memoryzing(_architecture 1 0 127 (_process (_target(14))(_sensitivity(0)(1)(15))(_dssslsensitivity 2))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . Behavioral 2 -1
	)
)
I 000051 55 6993          1374169258468 Behavioral
(_unit VHDL (monitorstatemachine 0 25 (behavioral 0 68 ))
	(_version v63)
	(_time 1374169258469 2013.07.18 19:40:58)
	(_source (\./../../sourcecode/monitorStateMachine.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code c095c6959697c1d6c9c6c5c5869b93)
	(_entity
		(_time 1372368068804)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in )(_event))))
		(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in ))))
		(_port (_internal AERREQxSBI ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal AERACKxSBO ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
		(_port (_internal XxDI ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal UseLongAckxSI ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal FifoFullxSI ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in ))))
		(_port (_internal FifoWritexEO ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_out ))))
		(_port (_internal TimestampRegWritexEO ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_out ))))
		(_port (_internal AddressRegWritexEO ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal AddressTimestampSelectxSO ~STD_LOGIC_VECTOR{1~downto~0}~12 0 48 (_entity (_out ))))
		(_port (_internal ADCvalueReadyxSI ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_in ))))
		(_port (_internal ReadADCvaluexEO ~extieee.std_logic_1164.STD_LOGIC 0 52 (_entity (_out ))))
		(_port (_internal TimestampOverflowxSI ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_in ))))
		(_port (_internal TriggerxSI ~extieee.std_logic_1164.STD_LOGIC 0 58 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~122 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal AddressMSBxDO ~STD_LOGIC_VECTOR{1~downto~0}~122 0 61 (_entity (_out ))))
		(_port (_internal ResetTimestampxSBI ~extieee.std_logic_1164.STD_LOGIC 0 64 (_entity (_in ))))
		(_type (_internal state 0 69 (_enum1 stidle stwraddress stwrtime stwait stoverflow stresettimestamp stfifofull streqrelease stadc stadctime stwrtriggertime stwrtrigger (_to (i 0)(i 11)))))
		(_signal (_internal AERREQxSB ~extieee.std_logic_1164.STD_LOGIC 0 72 (_architecture (_uni ))))
		(_signal (_internal StatexDP state 0 75 (_architecture (_uni ))))
		(_signal (_internal StatexDN state 0 75 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 76 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal CountxDP ~STD_LOGIC_VECTOR{7~downto~0}~13 0 76 (_architecture (_uni ))))
		(_signal (_internal CountxDN ~STD_LOGIC_VECTOR{7~downto~0}~13 0 76 (_architecture (_uni ))))
		(_signal (_internal TriggerxDP ~extieee.std_logic_1164.STD_LOGIC 0 77 (_architecture (_uni ))))
		(_signal (_internal TriggerxDN ~extieee.std_logic_1164.STD_LOGIC 0 77 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 80 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal TimestampOverflowxDN ~STD_LOGIC_VECTOR{15~downto~0}~13 0 80 (_architecture (_uni ))))
		(_signal (_internal TimestampOverflowxDP ~STD_LOGIC_VECTOR{15~downto~0}~13 0 80 (_architecture (_uni ))))
		(_signal (_internal TimestampResetxDP ~extieee.std_logic_1164.STD_LOGIC 0 83 (_architecture (_uni ))))
		(_signal (_internal TimestampResetxDN ~extieee.std_logic_1164.STD_LOGIC 0 83 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 86 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal selectADC ~STD_LOGIC_VECTOR{1~downto~0}~13 0 86 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~132 0 87 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal selectaddress ~STD_LOGIC_VECTOR{1~downto~0}~132 0 87 (_architecture (_string \"01"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~134 0 88 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal selecttimestamp ~STD_LOGIC_VECTOR{1~downto~0}~134 0 88 (_architecture (_string \"00"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~136 0 89 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal selecttrigger ~STD_LOGIC_VECTOR{1~downto~0}~136 0 89 (_architecture (_string \"10"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~138 0 91 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal address ~STD_LOGIC_VECTOR{1~downto~0}~138 0 91 (_architecture (_string \"00"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1310 0 92 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal wrap ~STD_LOGIC_VECTOR{1~downto~0}~1310 0 92 (_architecture (_string \"10"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1312 0 93 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal timereset ~STD_LOGIC_VECTOR{1~downto~0}~1312 0 93 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 94 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal timestamp ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 94 (_architecture (_string \"01"\))))
		(_constant (_internal ackExtension ~extSTD.STANDARD.INTEGER 0 96 (_architecture ((i 5)))))
		(_process
			(line__99(_architecture 0 0 99 (_assignment (_simple)(_alias((AERREQxSB)(AERREQxSBI)))(_target(17))(_sensitivity(2)))))
			(p_memless(_architecture 1 0 102 (_process (_simple)(_target(19)(21)(23)(24)(27)(3)(7)(8)(9)(10)(12)(15))(_sensitivity(17)(18)(20)(22)(25)(26)(4)(5)(6)(11)(13)(14)(16)))))
			(p_memoryzing(_architecture 2 0 273 (_process (_target(18)(20)(22)(25)(26))(_sensitivity(0)(1)(19)(21)(23)(24)(27))(_dssslsensitivity 2))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_static
		(33686018 33686018 )
		(33686018 33686018 33686018 33686018 )
		(33686018 33686018 33686018 33686018 )
		(33686018 33686018 )
		(33686018 33686018 )
		(33686018 33686018 )
		(33686018 33686018 33686018 33686018 )
	)
	(_model . Behavioral 3 -1
	)
)
I 000051 55 2362          1374169258528 Behavioral
(_unit VHDL (shiftregister 0 30 (behavioral 0 42 ))
	(_version v63)
	(_time 1374169258529 2013.07.18 19:40:58)
	(_source (\./../../sourcecode/shiftRegister.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code ffabaeafa1a8a2e9fafdeba4ac)
	(_entity
		(_time 1372368071005)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_generic (_internal width ~extSTD.STANDARD.NATURAL 0 32 \32\ (_entity ((i 32)))))
		(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in )(_event))))
		(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal LatchxEI ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in )(_event))))
		(_port (_internal DxDI ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ))))
		(_port (_internal QxDO ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{width-1~downto~0}~12 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal DataOutxDO ~STD_LOGIC_VECTOR{width-1~downto~0}~12 0 39 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{width-1~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_signal (_internal StatexD ~STD_LOGIC_VECTOR{width-1~downto~0}~13 0 45 (_architecture (_uni ))))
		(_process
			(p_latch(_architecture 0 0 50 (_process (_target(5))(_sensitivity(1)(2)(6))(_dssslsensitivity 2))))
			(line__60(_architecture 1 0 60 (_assignment (_simple)(_target(4))(_sensitivity(6(_index 5)))(_read(6(_index 6))))))
			(p_memorizing(_architecture 2 0 63 (_process (_simple)(_target(6(0))(6(_range 7))(6))(_sensitivity(0)(1))(_read(3)(6(_range 8))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . Behavioral 9 -1
	)
)
I 000051 55 1935          1374169258586 Behavioral
(_unit VHDL (eventcounter 0 26 (behavioral 0 35 ))
	(_version v63)
	(_time 1374169258587 2013.07.18 19:40:58)
	(_source (\./../../sourcecode/eventCounter.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 2d787b287f7a7c3b7b2f39777f)
	(_entity
		(_time 1372368068203)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal ClearxSI ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal IncrementxSI ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal OverflowxSO ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{8~downto~0}~13 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_signal (_internal CountxDP ~STD_LOGIC_VECTOR{8~downto~0}~13 0 37 (_architecture (_uni ))))
		(_signal (_internal CountxDN ~STD_LOGIC_VECTOR{8~downto~0}~13 0 37 (_architecture (_uni ))))
		(_process
			(p_memoryless(_architecture 0 0 41 (_process (_simple)(_target(4)(6))(_sensitivity(2)(3)(5)))))
			(p_memoryzing(_architecture 1 0 61 (_process (_target(5))(_sensitivity(0)(1)(6))(_dssslsensitivity 2))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33686018 2 )
		(33686018 33686018 2 )
		(33686018 33686018 2 )
	)
	(_model . Behavioral 2 -1
	)
)
I 000050 55 19399         1374169258663 Structure
(_unit VHDL (aerfifo 0 14 (structure 0 30 ))
	(_version v63)
	(_time 1374169258664 2013.07.18 19:40:58)
	(_source (\./../../sourcecode/AERfifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(machxo(components)))
	(_code 7b2e297a2c2d2d6d2e2862212c)
	(_entity
		(_time 1372368066962)
		(_use (std(standard))(ieee(std_logic_1164))(machxo(components)))
	)
	(_component
		(fifo8ka
			(_object
				(_generic (_internal FULLPOINTER1 ~STD_LOGIC_VECTOR{13~downto~0}~13 0 47 (_entity -1 )))
				(_generic (_internal FULLPOINTER ~STD_LOGIC_VECTOR{13~downto~0}~132 0 48 (_entity -1 )))
				(_generic (_internal AFPOINTER1 ~STD_LOGIC_VECTOR{13~downto~0}~134 0 49 (_entity -1 )))
				(_generic (_internal AEPOINTER1 ~STD_LOGIC_VECTOR{13~downto~0}~136 0 50 (_entity -1 )))
				(_generic (_internal AFPOINTER ~STD_LOGIC_VECTOR{13~downto~0}~138 0 51 (_entity -1 )))
				(_generic (_internal AEPOINTER ~STD_LOGIC_VECTOR{13~downto~0}~1310 0 52 (_entity -1 )))
				(_generic (_internal CSDECODE_R ~STD_LOGIC_VECTOR{1~downto~0}~13 0 53 (_entity -1 )))
				(_generic (_internal CSDECODE_W ~STD_LOGIC_VECTOR{1~downto~0}~1312 0 54 (_entity -1 )))
				(_generic (_internal RESETMODE ~STRING~13 0 55 (_entity -1 )))
				(_generic (_internal REGMODE ~STRING~1313 0 55 (_entity -1 )))
				(_generic (_internal DATA_WIDTH_R ~extSTD.STANDARD.INTEGER 0 56 (_entity -1 )))
				(_generic (_internal DATA_WIDTH_W ~extSTD.STANDARD.INTEGER 0 56 (_entity -1 )))
				(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 58 (_entity (_in ))))
				(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 58 (_entity (_in ))))
				(_port (_internal DI2 ~extieee.std_logic_1164.STD_LOGIC 0 58 (_entity (_in ))))
				(_port (_internal DI3 ~extieee.std_logic_1164.STD_LOGIC 0 59 (_entity (_in ))))
				(_port (_internal DI4 ~extieee.std_logic_1164.STD_LOGIC 0 59 (_entity (_in ))))
				(_port (_internal DI5 ~extieee.std_logic_1164.STD_LOGIC 0 59 (_entity (_in ))))
				(_port (_internal DI6 ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_in ))))
				(_port (_internal DI7 ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_in ))))
				(_port (_internal DI8 ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_in ))))
				(_port (_internal DI9 ~extieee.std_logic_1164.STD_LOGIC 0 61 (_entity (_in ))))
				(_port (_internal DI10 ~extieee.std_logic_1164.STD_LOGIC 0 61 (_entity (_in ))))
				(_port (_internal DI11 ~extieee.std_logic_1164.STD_LOGIC 0 61 (_entity (_in ))))
				(_port (_internal DI12 ~extieee.std_logic_1164.STD_LOGIC 0 62 (_entity (_in ))))
				(_port (_internal DI13 ~extieee.std_logic_1164.STD_LOGIC 0 62 (_entity (_in ))))
				(_port (_internal DI14 ~extieee.std_logic_1164.STD_LOGIC 0 63 (_entity (_in ))))
				(_port (_internal DI15 ~extieee.std_logic_1164.STD_LOGIC 0 63 (_entity (_in ))))
				(_port (_internal DI16 ~extieee.std_logic_1164.STD_LOGIC 0 64 (_entity (_in ))))
				(_port (_internal DI17 ~extieee.std_logic_1164.STD_LOGIC 0 64 (_entity (_in ))))
				(_port (_internal DI18 ~extieee.std_logic_1164.STD_LOGIC 0 65 (_entity (_in ))))
				(_port (_internal DI19 ~extieee.std_logic_1164.STD_LOGIC 0 65 (_entity (_in ))))
				(_port (_internal DI20 ~extieee.std_logic_1164.STD_LOGIC 0 66 (_entity (_in ))))
				(_port (_internal DI21 ~extieee.std_logic_1164.STD_LOGIC 0 66 (_entity (_in ))))
				(_port (_internal DI22 ~extieee.std_logic_1164.STD_LOGIC 0 67 (_entity (_in ))))
				(_port (_internal DI23 ~extieee.std_logic_1164.STD_LOGIC 0 67 (_entity (_in ))))
				(_port (_internal DI24 ~extieee.std_logic_1164.STD_LOGIC 0 68 (_entity (_in ))))
				(_port (_internal DI25 ~extieee.std_logic_1164.STD_LOGIC 0 68 (_entity (_in ))))
				(_port (_internal DI26 ~extieee.std_logic_1164.STD_LOGIC 0 69 (_entity (_in ))))
				(_port (_internal DI27 ~extieee.std_logic_1164.STD_LOGIC 0 69 (_entity (_in ))))
				(_port (_internal DI28 ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_in ))))
				(_port (_internal DI29 ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_in ))))
				(_port (_internal DI30 ~extieee.std_logic_1164.STD_LOGIC 0 71 (_entity (_in ))))
				(_port (_internal DI31 ~extieee.std_logic_1164.STD_LOGIC 0 71 (_entity (_in ))))
				(_port (_internal DI32 ~extieee.std_logic_1164.STD_LOGIC 0 72 (_entity (_in ))))
				(_port (_internal DI33 ~extieee.std_logic_1164.STD_LOGIC 0 72 (_entity (_in ))))
				(_port (_internal DI34 ~extieee.std_logic_1164.STD_LOGIC 0 73 (_entity (_in ))))
				(_port (_internal DI35 ~extieee.std_logic_1164.STD_LOGIC 0 73 (_entity (_in ))))
				(_port (_internal FULLI ~extieee.std_logic_1164.STD_LOGIC 0 74 (_entity (_in ))))
				(_port (_internal CSW0 ~extieee.std_logic_1164.STD_LOGIC 0 74 (_entity (_in ))))
				(_port (_internal CSW1 ~extieee.std_logic_1164.STD_LOGIC 0 75 (_entity (_in ))))
				(_port (_internal EMPTYI ~extieee.std_logic_1164.STD_LOGIC 0 75 (_entity (_in ))))
				(_port (_internal CSR0 ~extieee.std_logic_1164.STD_LOGIC 0 76 (_entity (_in ))))
				(_port (_internal CSR1 ~extieee.std_logic_1164.STD_LOGIC 0 76 (_entity (_in ))))
				(_port (_internal WE ~extieee.std_logic_1164.STD_LOGIC 0 76 (_entity (_in ))))
				(_port (_internal RE ~extieee.std_logic_1164.STD_LOGIC 0 77 (_entity (_in ))))
				(_port (_internal CLKW ~extieee.std_logic_1164.STD_LOGIC 0 77 (_entity (_in ))))
				(_port (_internal CLKR ~extieee.std_logic_1164.STD_LOGIC 0 77 (_entity (_in ))))
				(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 78 (_entity (_in ))))
				(_port (_internal RPRST ~extieee.std_logic_1164.STD_LOGIC 0 78 (_entity (_in ))))
				(_port (_internal DO0 ~extieee.std_logic_1164.STD_LOGIC 0 79 (_entity (_out ))))
				(_port (_internal DO1 ~extieee.std_logic_1164.STD_LOGIC 0 79 (_entity (_out ))))
				(_port (_internal DO2 ~extieee.std_logic_1164.STD_LOGIC 0 80 (_entity (_out ))))
				(_port (_internal DO3 ~extieee.std_logic_1164.STD_LOGIC 0 80 (_entity (_out ))))
				(_port (_internal DO4 ~extieee.std_logic_1164.STD_LOGIC 0 81 (_entity (_out ))))
				(_port (_internal DO5 ~extieee.std_logic_1164.STD_LOGIC 0 81 (_entity (_out ))))
				(_port (_internal DO6 ~extieee.std_logic_1164.STD_LOGIC 0 82 (_entity (_out ))))
				(_port (_internal DO7 ~extieee.std_logic_1164.STD_LOGIC 0 82 (_entity (_out ))))
				(_port (_internal DO8 ~extieee.std_logic_1164.STD_LOGIC 0 83 (_entity (_out ))))
				(_port (_internal DO9 ~extieee.std_logic_1164.STD_LOGIC 0 83 (_entity (_out ))))
				(_port (_internal DO10 ~extieee.std_logic_1164.STD_LOGIC 0 84 (_entity (_out ))))
				(_port (_internal DO11 ~extieee.std_logic_1164.STD_LOGIC 0 84 (_entity (_out ))))
				(_port (_internal DO12 ~extieee.std_logic_1164.STD_LOGIC 0 85 (_entity (_out ))))
				(_port (_internal DO13 ~extieee.std_logic_1164.STD_LOGIC 0 85 (_entity (_out ))))
				(_port (_internal DO14 ~extieee.std_logic_1164.STD_LOGIC 0 86 (_entity (_out ))))
				(_port (_internal DO15 ~extieee.std_logic_1164.STD_LOGIC 0 86 (_entity (_out ))))
				(_port (_internal DO16 ~extieee.std_logic_1164.STD_LOGIC 0 87 (_entity (_out ))))
				(_port (_internal DO17 ~extieee.std_logic_1164.STD_LOGIC 0 87 (_entity (_out ))))
				(_port (_internal DO18 ~extieee.std_logic_1164.STD_LOGIC 0 88 (_entity (_out ))))
				(_port (_internal DO19 ~extieee.std_logic_1164.STD_LOGIC 0 88 (_entity (_out ))))
				(_port (_internal DO20 ~extieee.std_logic_1164.STD_LOGIC 0 89 (_entity (_out ))))
				(_port (_internal DO21 ~extieee.std_logic_1164.STD_LOGIC 0 89 (_entity (_out ))))
				(_port (_internal DO22 ~extieee.std_logic_1164.STD_LOGIC 0 90 (_entity (_out ))))
				(_port (_internal DO23 ~extieee.std_logic_1164.STD_LOGIC 0 90 (_entity (_out ))))
				(_port (_internal DO24 ~extieee.std_logic_1164.STD_LOGIC 0 91 (_entity (_out ))))
				(_port (_internal DO25 ~extieee.std_logic_1164.STD_LOGIC 0 91 (_entity (_out ))))
				(_port (_internal DO26 ~extieee.std_logic_1164.STD_LOGIC 0 92 (_entity (_out ))))
				(_port (_internal DO27 ~extieee.std_logic_1164.STD_LOGIC 0 92 (_entity (_out ))))
				(_port (_internal DO28 ~extieee.std_logic_1164.STD_LOGIC 0 93 (_entity (_out ))))
				(_port (_internal DO29 ~extieee.std_logic_1164.STD_LOGIC 0 93 (_entity (_out ))))
				(_port (_internal DO30 ~extieee.std_logic_1164.STD_LOGIC 0 94 (_entity (_out ))))
				(_port (_internal DO31 ~extieee.std_logic_1164.STD_LOGIC 0 94 (_entity (_out ))))
				(_port (_internal DO32 ~extieee.std_logic_1164.STD_LOGIC 0 95 (_entity (_out ))))
				(_port (_internal DO33 ~extieee.std_logic_1164.STD_LOGIC 0 95 (_entity (_out ))))
				(_port (_internal DO34 ~extieee.std_logic_1164.STD_LOGIC 0 96 (_entity (_out ))))
				(_port (_internal DO35 ~extieee.std_logic_1164.STD_LOGIC 0 96 (_entity (_out ))))
				(_port (_internal EF ~extieee.std_logic_1164.STD_LOGIC 0 97 (_entity (_out ))))
				(_port (_internal AEF ~extieee.std_logic_1164.STD_LOGIC 0 97 (_entity (_out ))))
				(_port (_internal AFF ~extieee.std_logic_1164.STD_LOGIC 0 97 (_entity (_out ))))
				(_port (_internal FF ~extieee.std_logic_1164.STD_LOGIC 0 98 (_entity (_out ))))
			)
		)
		(vhi
			(_object
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_out ))))
			)
		)
		(vlo
			(_object
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_out ))))
			)
		)
	)
	(_instantiation AERfifo_0_1 0 140 (_component fifo8ka )
		(_generic
			((FULLPOINTER1)(_string \"01111111110001"\))
			((FULLPOINTER)(_string \"01111111111001"\))
			((AFPOINTER1)(_string \"00011111010001"\))
			((AEPOINTER1)(_string \"00000001011111"\))
			((AFPOINTER)(_string \"00011111011001"\))
			((AEPOINTER)(_string \"00000001010111"\))
			((CSDECODE_R)(_string \"11"\))
			((CSDECODE_W)(_string \"11"\))
			((RESETMODE)(_string \"ASYNC"\))
			((REGMODE)(_string \"NOREG"\))
			((DATA_WIDTH_R)((i 9)))
			((DATA_WIDTH_W)((i 9)))
		)
		(_port
			((DI0)(Data(0)))
			((DI1)(Data(1)))
			((DI2)(Data(2)))
			((DI3)(Data(3)))
			((DI4)(Data(4)))
			((DI5)(Data(5)))
			((DI6)(Data(6)))
			((DI7)(Data(7)))
			((DI8)(Data(8)))
			((DI9)(scuba_vlo))
			((DI10)(scuba_vlo))
			((DI11)(scuba_vlo))
			((DI12)(scuba_vlo))
			((DI13)(scuba_vlo))
			((DI14)(scuba_vlo))
			((DI15)(scuba_vlo))
			((DI16)(scuba_vlo))
			((DI17)(scuba_vlo))
			((DI18)(scuba_vlo))
			((DI19)(scuba_vlo))
			((DI20)(scuba_vlo))
			((DI21)(scuba_vlo))
			((DI22)(scuba_vlo))
			((DI23)(scuba_vlo))
			((DI24)(scuba_vlo))
			((DI25)(scuba_vlo))
			((DI26)(scuba_vlo))
			((DI27)(scuba_vlo))
			((DI28)(scuba_vlo))
			((DI29)(scuba_vlo))
			((DI30)(scuba_vlo))
			((DI31)(scuba_vlo))
			((DI32)(scuba_vlo))
			((DI33)(scuba_vlo))
			((DI34)(scuba_vlo))
			((DI35)(scuba_vlo))
			((FULLI)(Full_int))
			((CSW0)(scuba_vhi))
			((CSW1)(scuba_vhi))
			((EMPTYI)(Empty_int))
			((CSR0)(scuba_vhi))
			((CSR1)(scuba_vhi))
			((WE)(WrEn))
			((RE)(RdEn))
			((CLKW)(WrClock))
			((CLKR)(RdClock))
			((RST)(Reset))
			((RPRST)(RPReset))
			((DO0)(Q(0)))
			((DO1)(Q(1)))
			((DO2)(Q(2)))
			((DO3)(Q(3)))
			((DO4)(Q(4)))
			((DO5)(Q(5)))
			((DO6)(Q(6)))
			((DO7)(Q(7)))
			((DO8)(Q(8)))
			((DO9)(_open))
			((DO10)(_open))
			((DO11)(_open))
			((DO12)(_open))
			((DO13)(_open))
			((DO14)(_open))
			((DO15)(_open))
			((DO16)(_open))
			((DO17)(_open))
			((DO18)(_open))
			((DO19)(_open))
			((DO20)(_open))
			((DO21)(_open))
			((DO22)(_open))
			((DO23)(_open))
			((DO24)(_open))
			((DO25)(_open))
			((DO26)(_open))
			((DO27)(_open))
			((DO28)(_open))
			((DO29)(_open))
			((DO30)(_open))
			((DO31)(_open))
			((DO32)(_open))
			((DO33)(_open))
			((DO34)(_open))
			((DO35)(_open))
			((EF)(Empty_int))
			((AEF)(AlmostEmpty))
			((AFF)(AlmostFull))
			((FF)(Full_int))
		)
		(_use (_entity machxo fifo8ka)
			(_generic
				((DATA_WIDTH_W)((i 9)))
				((DATA_WIDTH_R)((i 9)))
				((REGMODE)(_string \"NOREG"\))
				((RESETMODE)(_string \"ASYNC"\))
				((CSDECODE_W)(_string \"11"\))
				((CSDECODE_R)(_string \"11"\))
				((AEPOINTER)(_string \"00000001010111"\))
				((AEPOINTER1)(_string \"00000001011111"\))
				((AFPOINTER)(_string \"00011111011001"\))
				((AFPOINTER1)(_string \"00011111010001"\))
				((FULLPOINTER)(_string \"01111111111001"\))
				((FULLPOINTER1)(_string \"01111111110001"\))
			)
		)
	)
	(_instantiation scuba_vhi_inst 0 173 (_component vhi )
		(_port
			((Z)(scuba_vhi))
		)
		(_use (_entity machxo vhi)
		)
	)
	(_instantiation scuba_vlo_inst 0 176 (_component vlo )
		(_port
			((Z)(scuba_vlo))
		)
		(_use (_entity machxo vlo)
		)
	)
	(_instantiation AERfifo_1_0 0 179 (_component fifo8ka )
		(_generic
			((FULLPOINTER1)(_string \"00000000000000"\))
			((FULLPOINTER)(_string \"11111111111111"\))
			((AFPOINTER1)(_string \"00000000000000"\))
			((AEPOINTER1)(_string \"00000000000000"\))
			((AFPOINTER)(_string \"11111111111111"\))
			((AEPOINTER)(_string \"11111111111111"\))
			((CSDECODE_R)(_string \"11"\))
			((CSDECODE_W)(_string \"11"\))
			((RESETMODE)(_string \"ASYNC"\))
			((REGMODE)(_string \"NOREG"\))
			((DATA_WIDTH_R)((i 9)))
			((DATA_WIDTH_W)((i 9)))
		)
		(_port
			((DI0)(Data(9)))
			((DI1)(Data(10)))
			((DI2)(Data(11)))
			((DI3)(Data(12)))
			((DI4)(Data(13)))
			((DI5)(Data(14)))
			((DI6)(Data(15)))
			((DI7)(scuba_vlo))
			((DI8)(scuba_vlo))
			((DI9)(scuba_vlo))
			((DI10)(scuba_vlo))
			((DI11)(scuba_vlo))
			((DI12)(scuba_vlo))
			((DI13)(scuba_vlo))
			((DI14)(scuba_vlo))
			((DI15)(scuba_vlo))
			((DI16)(scuba_vlo))
			((DI17)(scuba_vlo))
			((DI18)(scuba_vlo))
			((DI19)(scuba_vlo))
			((DI20)(scuba_vlo))
			((DI21)(scuba_vlo))
			((DI22)(scuba_vlo))
			((DI23)(scuba_vlo))
			((DI24)(scuba_vlo))
			((DI25)(scuba_vlo))
			((DI26)(scuba_vlo))
			((DI27)(scuba_vlo))
			((DI28)(scuba_vlo))
			((DI29)(scuba_vlo))
			((DI30)(scuba_vlo))
			((DI31)(scuba_vlo))
			((DI32)(scuba_vlo))
			((DI33)(scuba_vlo))
			((DI34)(scuba_vlo))
			((DI35)(scuba_vlo))
			((FULLI)(Full_int))
			((CSW0)(scuba_vhi))
			((CSW1)(scuba_vhi))
			((EMPTYI)(Empty_int))
			((CSR0)(scuba_vhi))
			((CSR1)(scuba_vhi))
			((WE)(WrEn))
			((RE)(RdEn))
			((CLKW)(WrClock))
			((CLKR)(RdClock))
			((RST)(Reset))
			((RPRST)(RPReset))
			((DO0)(Q(9)))
			((DO1)(Q(10)))
			((DO2)(Q(11)))
			((DO3)(Q(12)))
			((DO4)(Q(13)))
			((DO5)(Q(14)))
			((DO6)(Q(15)))
			((DO7)(_open))
			((DO8)(_open))
			((DO9)(_open))
			((DO10)(_open))
			((DO11)(_open))
			((DO12)(_open))
			((DO13)(_open))
			((DO14)(_open))
			((DO15)(_open))
			((DO16)(_open))
			((DO17)(_open))
			((DO18)(_open))
			((DO19)(_open))
			((DO20)(_open))
			((DO21)(_open))
			((DO22)(_open))
			((DO23)(_open))
			((DO24)(_open))
			((DO25)(_open))
			((DO26)(_open))
			((DO27)(_open))
			((DO28)(_open))
			((DO29)(_open))
			((DO30)(_open))
			((DO31)(_open))
			((DO32)(_open))
			((DO33)(_open))
			((DO34)(_open))
			((DO35)(_open))
			((EF)(_open))
			((AEF)(_open))
			((AFF)(_open))
			((FF)(_open))
		)
		(_use (_entity machxo fifo8ka)
			(_generic
				((DATA_WIDTH_W)((i 9)))
				((DATA_WIDTH_R)((i 9)))
				((REGMODE)(_string \"NOREG"\))
				((RESETMODE)(_string \"ASYNC"\))
				((CSDECODE_W)(_string \"11"\))
				((CSDECODE_R)(_string \"11"\))
				((AEPOINTER)(_string \"11111111111111"\))
				((AEPOINTER1)(_string \"00000000000000"\))
				((AFPOINTER)(_string \"11111111111111"\))
				((AFPOINTER1)(_string \"00000000000000"\))
				((FULLPOINTER)(_string \"11111111111111"\))
				((FULLPOINTER1)(_string \"00000000000000"\))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal Data ~STD_LOGIC_VECTOR{15~downto~0}~12 0 16 (_entity (_in ))))
		(_port (_internal WrClock ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
		(_port (_internal RdClock ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
		(_port (_internal WrEn ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_in ))))
		(_port (_internal RdEn ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_in ))))
		(_port (_internal Reset ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_in ))))
		(_port (_internal RPReset ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal Q ~STD_LOGIC_VECTOR{15~downto~0}~122 0 23 (_entity (_out ))))
		(_port (_internal Empty ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_out ))))
		(_port (_internal Full ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_out ))))
		(_port (_internal AlmostEmpty ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_out ))))
		(_port (_internal AlmostFull ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_out ))))
		(_signal (_internal scuba_vhi ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_signal (_internal Empty_int ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal Full_int ~extieee.std_logic_1164.STD_LOGIC 0 35 (_architecture (_uni ))))
		(_signal (_internal scuba_vlo ~extieee.std_logic_1164.STD_LOGIC 0 36 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~13 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~132 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~134 0 49 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~136 0 50 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~138 0 51 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~1310 0 52 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 53 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1312 0 54 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_type (_internal ~STRING~13 0 55 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_type (_internal ~STRING~1313 0 55 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_process
			(line__211(_architecture 0 0 211 (_assignment (_simple)(_alias((Empty)(Empty_int)))(_target(8))(_sensitivity(13)))))
			(line__212(_architecture 1 0 212 (_assignment (_simple)(_alias((Full)(Full_int)))(_target(9))(_sensitivity(14)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_model . Structure 2 -1
	)
)
I 000033 55 1433 0 structure_con
(_configuration VHDL (structure_con 0 217 (AERfifo))
	(_version v63)
	(_time 1374169258674 2013.07.18 19:40:58)
	(_source (\./../../sourcecode/AERfifo.vhd\))
	(_use (std(standard))(machxo(components))(ieee(std_logic_1164)))
	(_code 8bdfdb84dddddd9c8e8598d0de)
	(_architecture Structure
		(_instantiation AERfifo_0_1
			(_entity machxo fifo8ka V
				(_generic
					((DATA_WIDTH_W)(_code 0))
					((DATA_WIDTH_R)(_code 1))
					((REGMODE)(_code 2))
					((RESETMODE)(_code 3))
					((CSDECODE_W)(_code 4))
					((CSDECODE_R)(_code 5))
					((AEPOINTER)(_code 6))
					((AEPOINTER1)(_code 7))
					((AFPOINTER)(_code 8))
					((AFPOINTER1)(_code 9))
					((FULLPOINTER)(_code 10))
					((FULLPOINTER1)(_code 11))
				)
			)
		)
		(_instantiation scuba_vhi_inst
			(_entity machxo vhi V
			)
		)
		(_instantiation scuba_vlo_inst
			(_entity machxo vlo V
			)
		)
		(_instantiation AERfifo_1_0
			(_entity machxo fifo8ka V
				(_generic
					((DATA_WIDTH_W)(_code 12))
					((DATA_WIDTH_R)(_code 13))
					((REGMODE)(_code 14))
					((RESETMODE)(_code 15))
					((CSDECODE_W)(_code 16))
					((CSDECODE_R)(_code 17))
					((AEPOINTER)(_code 18))
					((AEPOINTER1)(_code 19))
					((AFPOINTER)(_code 20))
					((AFPOINTER1)(_code 21))
					((FULLPOINTER)(_code 22))
					((FULLPOINTER1)(_code 23))
				)
			)
		)
		(_model . Structure_CON__AERfifo__Structure__code__0 24 -1
		)
	)
)
I 000050 55 5069          1374169258751 Structure
(_unit VHDL (clockgen 0 14 (structure 0 24 ))
	(_version v63)
	(_time 1374169258752 2013.07.18 19:40:58)
	(_source (\./../../sourcecode/clockgen.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(machxo(components)))
	(_code d98c898b838edbcfdfd79b838f)
	(_entity
		(_time 1372368067259)
		(_use (std(standard))(ieee(std_logic_1164))(machxo(components)))
	)
	(_component
		(vlo
			(_object
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
			)
		)
		(ehxpllc
			(_object
				(_generic (_internal DUTY ~extSTD.STANDARD.INTEGER 0 36 (_entity -1 )))
				(_generic (_internal PHASEADJ ~extSTD.STANDARD.INTEGER 0 36 (_entity -1 )))
				(_generic (_internal DELAY_CNTL ~STRING~13 0 37 (_entity -1 )))
				(_generic (_internal CLKOK_DIV ~extSTD.STANDARD.INTEGER 0 37 (_entity -1 )))
				(_generic (_internal FDEL ~extSTD.STANDARD.INTEGER 0 38 (_entity -1 )))
				(_generic (_internal CLKFB_DIV ~extSTD.STANDARD.INTEGER 0 38 (_entity -1 )))
				(_generic (_internal CLKOP_DIV ~extSTD.STANDARD.INTEGER 0 39 (_entity -1 )))
				(_generic (_internal CLKI_DIV ~extSTD.STANDARD.INTEGER 0 39 (_entity -1 )))
				(_port (_internal CLKI ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ))))
				(_port (_internal CLKFB ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ))))
				(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ))))
				(_port (_internal DDAMODE ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_in ))))
				(_port (_internal DDAIZR ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_in ))))
				(_port (_internal DDAILAG ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_in ))))
				(_port (_internal DDAIDEL0 ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ))))
				(_port (_internal DDAIDEL1 ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ))))
				(_port (_internal DDAIDEL2 ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ))))
				(_port (_internal CLKOP ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_out ))))
				(_port (_internal CLKOS ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_out ))))
				(_port (_internal CLKOK ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_out ))))
				(_port (_internal CLKINTFB ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_out ))))
				(_port (_internal LOCK ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_out ))))
			)
		)
	)
	(_instantiation scuba_vlo_inst 0 79 (_component vlo )
		(_port
			((Z)(scuba_vlo))
		)
		(_use (_entity machxo vlo)
		)
	)
	(_instantiation PLLCInst_0 0 82 (_component ehxpllc )
		(_generic
			((DUTY)((i 4)))
			((PHASEADJ)((i 0)))
			((DELAY_CNTL)(_string \"STATIC"\))
			((CLKOK_DIV)((i 2)))
			((FDEL)((i 0)))
			((CLKFB_DIV)((i 3)))
			((CLKOP_DIV)((i 8)))
			((CLKI_DIV)((i 1)))
		)
		(_port
			((CLKI)(CLK))
			((CLKFB)(CLKOP_t))
			((RST)(RESET))
			((DDAMODE)(scuba_vlo))
			((DDAIZR)(scuba_vlo))
			((DDAILAG)(scuba_vlo))
			((DDAIDEL0)(scuba_vlo))
			((DDAIDEL1)(scuba_vlo))
			((DDAIDEL2)(scuba_vlo))
			((CLKOP)(CLKOP_t))
			((CLKOS)(_open))
			((CLKOK)(_open))
			((CLKINTFB)(_open))
			((LOCK)(LOCK))
		)
		(_use (_entity machxo ehxpllc)
			(_generic
				((CLKI_DIV)((i 1)))
				((CLKFB_DIV)((i 3)))
				((CLKOP_DIV)((i 8)))
				((CLKOK_DIV)((i 2)))
				((PHASEADJ)((i 0)))
				((FDEL)((i 0)))
				((DUTY)((i 4)))
				((DELAY_CNTL)(_string \"STATIC"\))
			)
			(_port
				((clki)(CLKI))
				((clkfb)(CLKFB))
				((rst)(RST))
				((ddamode)(DDAMODE))
				((ddaizr)(DDAIZR))
				((ddailag)(DDAILAG))
				((ddaidel0)(DDAIDEL0))
				((ddaidel1)(DDAIDEL1))
				((ddaidel2)(DDAIDEL2))
				((clkos)(CLKOS))
				((clkop)(CLKOP))
				((clkok)(CLKOK))
				((lock)(LOCK))
				((clkintfb)(CLKINTFB))
			)
		)
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
		(_port (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
		(_port (_internal CLKOP ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_out ))))
		(_port (_internal LOCK ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_out ))))
		(_signal (_internal scuba_vlo ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ))))
		(_signal (_internal CLKOP_t ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_type (_internal ~STRING~13 0 37 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_process
			(line__94(_architecture 0 0 94 (_assignment (_simple)(_alias((CLKOP)(CLKOP_t)))(_target(2))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
	)
	(_model . Structure 1 -1
	)
)
I 000033 55 1120 0 structure_con
(_configuration VHDL (structure_con 0 99 (clockgen))
	(_version v63)
	(_time 1374169258760 2013.07.18 19:40:58)
	(_source (\./../../sourcecode/clockgen.vhd\))
	(_use (std(standard))(machxo(components))(ieee(std_logic_1164)))
	(_code d98d898ad48f8fcedcd8ca828c)
	(_architecture Structure
		(_instantiation scuba_vlo_inst
			(_entity machxo vlo V
			)
		)
		(_instantiation PLLCInst_0
			(_entity machxo ehxpllc V
				(_generic
					((CLKI_DIV)(_code 0))
					((CLKFB_DIV)(_code 1))
					((CLKOP_DIV)(_code 2))
					((CLKOK_DIV)(_code 3))
					((PHASEADJ)(_code 4))
					((FDEL)(_code 5))
					((DUTY)(_code 6))
					((DELAY_CNTL)(_code 7))
				)
				(_port
					((clki)(CLKI))
					((clkfb)(CLKFB))
					((rst)(RST))
					((ddamode)(DDAMODE))
					((ddaizr)(DDAIZR))
					((ddailag)(DDAILAG))
					((ddaidel0)(DDAIDEL0))
					((ddaidel1)(DDAIDEL1))
					((ddaidel2)(DDAIDEL2))
					((clkos)(CLKOS))
					((clkop)(CLKOP))
					((clkok)(CLKOK))
					((lock)(LOCK))
					((clkintfb)(CLKINTFB))
				)
			)
		)
		(_model . Structure_CON__clockgen__Structure__code__0 8 -1
		)
	)
)
I 000051 55 1879          1374169258820 Behavioral
(_unit VHDL (earlypakettimer 0 25 (behavioral 0 33 ))
	(_version v63)
	(_time 1374169258821 2013.07.18 19:40:58)
	(_source (\./../../sourcecode/earlyPaketTimer.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 174246101141410147100e4c46)
	(_entity
		(_time 1372368067550)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in )(_event))))
		(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in ))))
		(_port (_internal ClearxSI ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal TimerExpiredxSO ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{20~downto~0}~13 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 20)(i 0))))))
		(_signal (_internal CountxDN ~STD_LOGIC_VECTOR{20~downto~0}~13 0 36 (_architecture (_uni ))))
		(_signal (_internal CountxDP ~STD_LOGIC_VECTOR{20~downto~0}~13 0 36 (_architecture (_uni ))))
		(_process
			(p_memless(_architecture 0 0 41 (_process (_simple)(_target(3)(4))(_sensitivity(2)(5)))))
			(p_memoryzing(_architecture 1 0 55 (_process (_target(5))(_sensitivity(0)(1)(4))(_dssslsensitivity 2))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 33686018 2 )
	)
	(_model . Behavioral 2 -1
	)
)
I 000051 55 2661          1374169258881 Behavioral
(_unit VHDL (cdvsresetstatemachine 0 25 (behavioral 0 37 ))
	(_version v63)
	(_time 1374169258882 2013.07.18 19:40:58)
	(_source (\./../../sourcecode/cDVSResetStateMachine.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 56030155540004415357440c02)
	(_entity
		(_time 1372368070692)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in )(_event))))
		(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in ))))
		(_port (_internal AERackxSBI ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal RxcolGxSI ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal cDVSresetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal CDVSresetxRBO ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ))))
		(_type (_internal state 0 38 (_enum1 stidle stevent stresetcdvs (_to (i 0)(i 2)))))
		(_signal (_internal StatexDP state 0 42 (_architecture (_uni ))))
		(_signal (_internal StatexDN state 0 42 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{18~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 18)(i 0))))))
		(_signal (_internal CountxDP ~STD_LOGIC_VECTOR{18~downto~0}~13 0 45 (_architecture (_uni ))))
		(_signal (_internal CountxDN ~STD_LOGIC_VECTOR{18~downto~0}~13 0 45 (_architecture (_uni ))))
		(_constant (_internal waitTime ~extSTD.STANDARD.INTEGER 0 47 (_architecture ((i 30)))))
		(_constant (_internal idleTime ~extSTD.STANDARD.INTEGER 0 48 (_architecture ((i 200000)))))
		(_process
			(p_memless(_architecture 0 0 53 (_process (_simple)(_target(7)(9)(5))(_sensitivity(6)(8)(2)(4)))))
			(p_memoryzing(_architecture 1 0 105 (_process (_target(6)(8))(_sensitivity(0)(1)(7)(9))(_dssslsensitivity 2))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_static
		(33686018 33686018 33686018 33686018 131586 )
		(33686018 33686018 33686018 33686018 131586 )
		(33686018 33686018 33686018 33686018 131586 )
		(33686018 33686018 33686018 33686018 131586 )
	)
	(_model . Behavioral 2 -1
	)
)
I 000051 55 13516         1374169259074 Behavioral
(_unit VHDL (adcstatemachine 0 25 (behavioral 0 57 ))
	(_version v63)
	(_time 1374169259075 2013.07.18 19:40:59)
	(_source (\./../../sourcecode/ADCStateMachine.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 217475252476763622277721307a74)
	(_entity
		(_time 1372368071665)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in ))))
		(_port (_internal ADCclockxCO ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_out ))))
		(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_port (_internal ADCwordxDI ~STD_LOGIC_VECTOR{9~downto~0}~12 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_port (_internal ADCoutxDO ~STD_LOGIC_VECTOR{13~downto~0}~12 0 32 (_entity (_out ))))
		(_port (_internal ADCstbyxEO ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ))))
		(_port (_internal ADCoexEBO ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ))))
		(_port (_internal ADCovrxSI ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal RegisterWritexEO ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
		(_port (_internal SRLatchxEI ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ))))
		(_port (_internal RunADCxSI ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal ExposurexDI ~STD_LOGIC_VECTOR{15~downto~0}~12 0 39 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal ColSettlexDI ~STD_LOGIC_VECTOR{15~downto~0}~122 0 40 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~124 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal RowSettlexDI ~STD_LOGIC_VECTOR{15~downto~0}~124 0 41 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~126 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal ResSettlexDI ~STD_LOGIC_VECTOR{15~downto~0}~126 0 42 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~128 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal FramePeriodxDI ~STD_LOGIC_VECTOR{15~downto~0}~128 0 43 (_entity (_in ))))
		(_port (_internal SBRet10xEI ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_in ))))
		(_port (_internal TestPixelxEI ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_in ))))
		(_port (_internal ExtTriggerxEI ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_in ))))
		(_port (_internal CDVSTestSRRowInxSO ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_out ))))
		(_port (_internal CDVSTestSRRowClockxSO ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_out ))))
		(_port (_internal CDVSTestSRColInxSO ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_out ))))
		(_port (_internal CDVSTestSRColClockxSO ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_out ))))
		(_port (_internal CDVSTestColMode0xSO ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_out ))))
		(_port (_internal CDVSTestColMode1xSO ~extieee.std_logic_1164.STD_LOGIC 0 52 (_entity (_out ))))
		(_port (_internal CDVSTestApsTxGatexSO ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_out ))))
		(_port (_internal ADCStateOutputLEDxSO ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_out ))))
		(_type (_internal ColState 0 58 (_enum1 stidle streset streleasereset streadreset stcountreset stnextreset stintegrate ststopintegrate streadsignal stcountsignal stnextsignal stwaitframe stresett stinitat streadresett stinitbt streadsignalt stwaitt (_to (i 0)(i 17)))))
		(_type (_internal RowState 0 59 (_enum1 stidle stfeedrow stinit stread stwrite strowdone stcolumndone stcolsettle (_to (i 0)(i 7)))))
		(_signal (_internal ResetxRB ~extieee.std_logic_1164.STD_LOGIC 0 61 (_architecture (_uni ))))
		(_signal (_internal StateColxDP ColState 0 64 (_architecture (_uni ))))
		(_signal (_internal StateColxDN ColState 0 64 (_architecture (_uni ))))
		(_signal (_internal StateRowxDP RowState 0 65 (_architecture (_uni ))))
		(_signal (_internal StateRowxDN RowState 0 65 (_architecture (_uni ))))
		(_signal (_internal ADCwordWritexE ~extieee.std_logic_1164.STD_LOGIC 0 66 (_architecture (_uni ))))
		(_signal (_internal ClockxC ~extieee.std_logic_1164.STD_LOGIC 0 67 (_architecture (_uni )(_event))))
		(_signal (_internal StateClockxC ~extieee.std_logic_1164.STD_LOGIC 0 68 (_architecture (_uni )(_event))))
		(_signal (_internal CDVSTestSRRowInxS ~extieee.std_logic_1164.STD_LOGIC 0 71 (_architecture (_uni ))))
		(_signal (_internal CDVSTestSRRowClockxS ~extieee.std_logic_1164.STD_LOGIC 0 71 (_architecture (_uni ))))
		(_signal (_internal CDVSTestSRColInxS ~extieee.std_logic_1164.STD_LOGIC 0 71 (_architecture (_uni ))))
		(_signal (_internal CDVSTestSRColClockxS ~extieee.std_logic_1164.STD_LOGIC 0 71 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 76 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal ADCoutMSBxS ~STD_LOGIC_VECTOR{3~downto~0}~13 0 76 (_architecture (_uni ))))
		(_signal (_internal StartPixelxS ~extieee.std_logic_1164.STD_LOGIC 0 77 (_architecture (_uni ))))
		(_signal (_internal StartColxS ~extieee.std_logic_1164.STD_LOGIC 0 78 (_architecture (_uni ))))
		(_signal (_internal StartRowxSN ~extieee.std_logic_1164.STD_LOGIC 0 79 (_architecture (_uni ))))
		(_signal (_internal StartRowxSP ~extieee.std_logic_1164.STD_LOGIC 0 79 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{32~downto~0}~13 0 82 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 32)(i 0))))))
		(_signal (_internal DividerColxDP ~STD_LOGIC_VECTOR{32~downto~0}~13 0 82 (_architecture (_uni ))))
		(_signal (_internal DividerColxDN ~STD_LOGIC_VECTOR{32~downto~0}~13 0 82 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{16~downto~0}~13 0 83 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 16)(i 0))))))
		(_signal (_internal DividerRowxDP ~STD_LOGIC_VECTOR{16~downto~0}~13 0 83 (_architecture (_uni ))))
		(_signal (_internal DividerRowxDN ~STD_LOGIC_VECTOR{16~downto~0}~13 0 83 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{25~downto~0}~13 0 84 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 25)(i 0))))))
		(_signal (_internal ExposureTxD ~STD_LOGIC_VECTOR{25~downto~0}~13 0 84 (_architecture (_uni ))))
		(_signal (_internal FramePeriodxD ~STD_LOGIC_VECTOR{25~downto~0}~13 0 85 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 87 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal CountRowxDN ~STD_LOGIC_VECTOR{7~downto~0}~13 0 87 (_architecture (_uni ))))
		(_signal (_internal CountRowxDP ~STD_LOGIC_VECTOR{7~downto~0}~13 0 87 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~13 0 88 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_signal (_internal CountColxDN ~STD_LOGIC_VECTOR{17~downto~0}~13 0 88 (_architecture (_uni ))))
		(_signal (_internal CountColxDP ~STD_LOGIC_VECTOR{17~downto~0}~13 0 88 (_architecture (_uni ))))
		(_signal (_internal DoReadxS ~extieee.std_logic_1164.STD_LOGIC 0 89 (_architecture (_uni ))))
		(_signal (_internal ReadDonexS ~extieee.std_logic_1164.STD_LOGIC 0 89 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 90 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal ReadCyclexS ~STD_LOGIC_VECTOR{1~downto~0}~13 0 90 (_architecture (_uni ))))
		(_signal (_internal ColModexD ~STD_LOGIC_VECTOR{1~downto~0}~13 0 91 (_architecture (_uni ))))
		(_signal (_internal TxGatexE ~extieee.std_logic_1164.STD_LOGIC 0 92 (_architecture (_uni ))))
		(_constant (_internal SizeX ~extSTD.STANDARD.INTEGER 0 96 (_architecture ((i 240)))))
		(_constant (_internal SizeY ~extSTD.STANDARD.INTEGER 0 97 (_architecture ((i 180)))))
		(_process
			(line__101(_architecture 0 0 101 (_assignment (_simple)(_target(27))(_sensitivity(2)(18)))))
			(line__103(_architecture 1 0 103 (_assignment (_simple)(_alias((ClockxC)(ClockxCI)))(_target(33))(_sensitivity(0)))))
			(line__104(_architecture 2 0 104 (_assignment (_simple)(_alias((StateClockxC)(ClockxC)))(_target(34))(_sensitivity(33)))))
			(line__105(_architecture 3 0 105 (_assignment (_simple)(_target(1))(_sensitivity(33)))))
			(line__107(_architecture 4 0 107 (_assignment (_simple)(_alias((CDVSTestSRRowInxSO)(CDVSTestSRRowInxS)))(_target(19))(_sensitivity(35)))))
			(line__108(_architecture 5 0 108 (_assignment (_simple)(_alias((CDVSTestSRColInxSO)(CDVSTestSRColInxS)))(_target(21))(_sensitivity(37)))))
			(line__110(_architecture 6 0 110 (_assignment (_simple)(_target(41))(_sensitivity(53)))))
			(line__111(_architecture 7 0 111 (_assignment (_simple)(_target(40))(_sensitivity(41)(43)))))
			(line__112(_architecture 8 0 112 (_assignment (_simple)(_alias((ADCoutxDO)(ADCoutMSBxS(d_3_0))(ADCwordxDI(d_9_0))))(_target(4))(_sensitivity(39(d_3_0))(3(d_9_0))))))
			(line__113(_architecture 9 0 113 (_assignment (_simple)(_target(39))(_sensitivity(40)(56)))))
			(line__114(_architecture 10 0 114 (_assignment (_simple)(_alias((ADCstbyxEO)(_string \"0"\)))(_target(5)))))
			(line__115(_architecture 11 0 115 (_assignment (_simple)(_alias((ADCoexEBO)(_string \"0"\)))(_target(6)))))
			(line__117(_architecture 12 0 117 (_assignment (_simple)(_alias((CDVSTestColMode0xSO)(ColModexD(0))))(_target(23))(_sensitivity(57(0))))))
			(line__118(_architecture 13 0 118 (_assignment (_simple)(_target(24))(_sensitivity(57(1))(17)(18)))))
			(line__122(_architecture 14 0 122 (_assignment (_simple)(_alias((ADCStateOutputLEDxSO)(TestPixelxEI)))(_target(26))(_sensitivity(17)))))
			(line__124(_architecture 15 0 124 (_assignment (_simple)(_target(49))(_sensitivity(15)))))
			(line__125(_architecture 16 0 125 (_assignment (_simple)(_target(48))(_sensitivity(11)))))
			(line__127(_architecture 17 0 127 (_assignment (_simple)(_target(25))(_sensitivity(58)))))
			(p_col(_architecture 18 0 130 (_process (_simple)(_target(29)(37)(38)(45)(52)(54)(56)(57)(58))(_sensitivity(28)(44)(48)(49)(53)(55)(10)(11)(12)(13)(14)(17)))))
			(p_row(_architecture 19 0 326 (_process (_simple)(_target(31)(32)(35)(36)(42)(47)(50)(55)(8))(_sensitivity(28)(30)(46)(51)(54)(56)(12)(13))(_read(43)(53)))))
			(p_memoryzing(_architecture 20 0 407 (_process (_target(28)(30)(43)(44)(46)(51)(53))(_sensitivity(27)(34)(29)(31)(42)(45)(47)(50)(52))(_dssslsensitivity 2))))
			(p_clock_chip(_architecture 21 0 442 (_process (_target(20)(22))(_sensitivity(27)(33)(36)(38))(_dssslsensitivity 2))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_static
		(33686018 33686018 770 )
		(514 )
		(771 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 514 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 2 )
		(515 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 514 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 2 )
		(770 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 )
		(33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 514 )
		(33686018 33686018 )
	)
	(_model . Behavioral 22 -1
	)
)
I 000051 55 1674          1374169259153 Behavioral
(_unit VHDL (adcvalueready 0 25 (behavioral 0 36 ))
	(_version v63)
	(_time 1374169259154 2013.07.18 19:40:59)
	(_source (\./../../sourcecode/ADCvalueReady.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 6f3a3b6f3d3838786d617e356d)
	(_entity
		(_time 1372368070373)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in )(_event))))
		(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in ))))
		(_port (_internal RegisterWritexEI ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal ReadValuexEI ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal ValueReadyxSO ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
		(_type (_internal state 0 37 (_enum1 stidle stadcvalueready stread stadcvalueready2 (_to (i 0)(i 3)))))
		(_signal (_internal StatexDP state 0 40 (_architecture (_uni ))))
		(_signal (_internal StatexDN state 0 40 (_architecture (_uni ))))
		(_process
			(p_memless(_architecture 0 0 44 (_process (_simple)(_target(6)(4))(_sensitivity(5)(2)(3)))))
			(p_memoryzing(_architecture 1 0 78 (_process (_target(5))(_sensitivity(0)(1)(6))(_dssslsensitivity 2))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Behavioral 2 -1
	)
)
I 000051 55 45678         1374169259486 Structural
(_unit VHDL (usbaer_top_level 0 26 (structural 0 102 ))
	(_version v63)
	(_time 1374169259487 2013.07.18 19:40:59)
	(_source (\./../../sourcecode/USBAER_top_level.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_code b6e2e5e3b3e1e0a0b7b2e2b2a4efb1)
	(_entity
		(_time 1372368069749)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(clockgen
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 136 (_entity (_in ))))
				(_port (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 137 (_entity (_in ))))
				(_port (_internal CLKOP ~extieee.std_logic_1164.STD_LOGIC 0 138 (_entity (_out ))))
				(_port (_internal LOCK ~extieee.std_logic_1164.STD_LOGIC 0 139 (_entity (_out ))))
			)
		)
		(shiftRegister
			(_object
				(_generic (_internal width ~extSTD.STANDARD.NATURAL 0 124 (_entity -1 )))
				(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 126 (_entity (_in ))))
				(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 127 (_entity (_in ))))
				(_port (_internal LatchxEI ~extieee.std_logic_1164.STD_LOGIC 0 128 (_entity (_in ))))
				(_port (_internal DxDI ~extieee.std_logic_1164.STD_LOGIC 0 129 (_entity (_in ))))
				(_port (_internal QxDO ~extieee.std_logic_1164.STD_LOGIC 0 130 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{width-1~downto~0}~13 0 131 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 52 )(i 0))))))
				(_port (_internal DataOutxDO ~STD_LOGIC_VECTOR{width-1~downto~0}~13 0 131 (_entity (_out ))))
			)
		)
		(AERfifo
			(_object
				(_port (_internal Data ~STD_LOGIC_VECTOR{15~downto~0}~1320 0 267 (_entity (_in ))))
				(_port (_internal WrClock ~extieee.std_logic_1164.STD_LOGIC 0 268 (_entity (_in ))))
				(_port (_internal RdClock ~extieee.std_logic_1164.STD_LOGIC 0 269 (_entity (_in ))))
				(_port (_internal WrEn ~extieee.std_logic_1164.STD_LOGIC 0 270 (_entity (_in ))))
				(_port (_internal RdEn ~extieee.std_logic_1164.STD_LOGIC 0 271 (_entity (_in ))))
				(_port (_internal Reset ~extieee.std_logic_1164.STD_LOGIC 0 272 (_entity (_in ))))
				(_port (_internal RPReset ~extieee.std_logic_1164.STD_LOGIC 0 273 (_entity (_in ))))
				(_port (_internal Q ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 274 (_entity (_out ))))
				(_port (_internal Empty ~extieee.std_logic_1164.STD_LOGIC 0 275 (_entity (_out ))))
				(_port (_internal Full ~extieee.std_logic_1164.STD_LOGIC 0 276 (_entity (_out ))))
				(_port (_internal AlmostEmpty ~extieee.std_logic_1164.STD_LOGIC 0 277 (_entity (_out ))))
				(_port (_internal AlmostFull ~extieee.std_logic_1164.STD_LOGIC 0 278 (_entity (_out ))))
			)
		)
		(wordRegister
			(_object
				(_generic (_internal width ~extSTD.STANDARD.NATURAL 0 230 (_entity -1 ((i 14)))))
				(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 232 (_entity (_in ))))
				(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 233 (_entity (_in ))))
				(_port (_internal WriteEnablexEI ~extieee.std_logic_1164.STD_LOGIC 0 234 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{width-1~downto~0}~1314 0 235 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 53 )(i 0))))))
				(_port (_internal DataInxDI ~STD_LOGIC_VECTOR{width-1~downto~0}~1314 0 235 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{width-1~downto~0}~1316 0 236 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 54 )(i 0))))))
				(_port (_internal DataOutxDO ~STD_LOGIC_VECTOR{width-1~downto~0}~1316 0 236 (_entity (_out ))))
			)
		)
		(earlyPaketTimer
			(_object
				(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 259 (_entity (_in ))))
				(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 260 (_entity (_in ))))
				(_port (_internal ClearxSI ~extieee.std_logic_1164.STD_LOGIC 0 261 (_entity (_in ))))
				(_port (_internal TimerExpiredxSO ~extieee.std_logic_1164.STD_LOGIC 0 262 (_entity (_out ))))
			)
		)
		(eventCounter
			(_object
				(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 241 (_entity (_in ))))
				(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 242 (_entity (_in ))))
				(_port (_internal ClearxSI ~extieee.std_logic_1164.STD_LOGIC 0 243 (_entity (_in ))))
				(_port (_internal IncrementxSI ~extieee.std_logic_1164.STD_LOGIC 0 244 (_entity (_in ))))
				(_port (_internal OverflowxSO ~extieee.std_logic_1164.STD_LOGIC 0 245 (_entity (_out ))))
			)
		)
		(timestampCounter
			(_object
				(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 250 (_entity (_in ))))
				(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 251 (_entity (_in ))))
				(_port (_internal IncrementxSI ~extieee.std_logic_1164.STD_LOGIC 0 252 (_entity (_in ))))
				(_port (_internal OverflowxSO ~extieee.std_logic_1164.STD_LOGIC 0 253 (_entity (_out ))))
				(_port (_internal DataxDO ~STD_LOGIC_VECTOR{13~downto~0}~1318 0 254 (_entity (_out ))))
			)
		)
		(synchronizerStateMachine
			(_object
				(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 154 (_entity (_in ))))
				(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 155 (_entity (_in ))))
				(_port (_internal RunxSI ~extieee.std_logic_1164.STD_LOGIC 0 156 (_entity (_in ))))
				(_port (_internal ConfigxSI ~extieee.std_logic_1164.STD_LOGIC 0 157 (_entity (_in ))))
				(_port (_internal SyncInxABI ~extieee.std_logic_1164.STD_LOGIC 0 158 (_entity (_in ))))
				(_port (_internal SyncOutxSBO ~extieee.std_logic_1164.STD_LOGIC 0 159 (_entity (_out ))))
				(_port (_internal TriggerxSO ~extieee.std_logic_1164.STD_LOGIC 0 160 (_entity (_out ))))
				(_port (_internal HostResetTimestampxSI ~extieee.std_logic_1164.STD_LOGIC 0 161 (_entity (_in ))))
				(_port (_internal ResetTimestampxSBO ~extieee.std_logic_1164.STD_LOGIC 0 162 (_entity (_out ))))
				(_port (_internal IncrementCounterxSO ~extieee.std_logic_1164.STD_LOGIC 0 163 (_entity (_out ))))
			)
		)
		(fifoStatemachine
			(_object
				(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 106 (_entity (_in ))))
				(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 107 (_entity (_in ))))
				(_port (_internal RunxSI ~extieee.std_logic_1164.STD_LOGIC 0 108 (_entity (_in ))))
				(_port (_internal FifoTransactionxSO ~extieee.std_logic_1164.STD_LOGIC 0 109 (_entity (_out ))))
				(_port (_internal FX2FifoInFullxSBI ~extieee.std_logic_1164.STD_LOGIC 0 110 (_entity (_in ))))
				(_port (_internal FifoEmptyxSI ~extieee.std_logic_1164.STD_LOGIC 0 111 (_entity (_in ))))
				(_port (_internal FifoReadxEO ~extieee.std_logic_1164.STD_LOGIC 0 112 (_entity (_out ))))
				(_port (_internal FX2FifoWritexEBO ~extieee.std_logic_1164.STD_LOGIC 0 113 (_entity (_out ))))
				(_port (_internal FX2FifoPktEndxSBO ~extieee.std_logic_1164.STD_LOGIC 0 114 (_entity (_out ))))
				(_port (_internal FX2FifoAddressxDO ~STD_LOGIC_VECTOR{1~downto~0}~13 0 115 (_entity (_out ))))
				(_port (_internal IncEventCounterxSO ~extieee.std_logic_1164.STD_LOGIC 0 116 (_entity (_out ))))
				(_port (_internal ResetEventCounterxSO ~extieee.std_logic_1164.STD_LOGIC 0 117 (_entity (_out ))))
				(_port (_internal ResetEarlyPaketTimerxSO ~extieee.std_logic_1164.STD_LOGIC 0 118 (_entity (_out ))))
				(_port (_internal EarlyPaketTimerOverflowxSI ~extieee.std_logic_1164.STD_LOGIC 0 119 (_entity (_in ))))
			)
		)
		(monitorStateMachine
			(_object
				(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 168 (_entity (_in ))))
				(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 169 (_entity (_in ))))
				(_port (_internal AERREQxSBI ~extieee.std_logic_1164.STD_LOGIC 0 170 (_entity (_in ))))
				(_port (_internal AERACKxSBO ~extieee.std_logic_1164.STD_LOGIC 0 171 (_entity (_out ))))
				(_port (_internal XxDI ~extieee.std_logic_1164.STD_LOGIC 0 172 (_entity (_in ))))
				(_port (_internal UseLongAckxSI ~extieee.std_logic_1164.STD_LOGIC 0 173 (_entity (_in ))))
				(_port (_internal FifoFullxSI ~extieee.std_logic_1164.STD_LOGIC 0 174 (_entity (_in ))))
				(_port (_internal FifoWritexEO ~extieee.std_logic_1164.STD_LOGIC 0 175 (_entity (_out ))))
				(_port (_internal TimestampRegWritexEO ~extieee.std_logic_1164.STD_LOGIC 0 176 (_entity (_out ))))
				(_port (_internal AddressRegWritexEO ~extieee.std_logic_1164.STD_LOGIC 0 177 (_entity (_out ))))
				(_port (_internal AddressTimestampSelectxSO ~STD_LOGIC_VECTOR{1~downto~0}~132 0 178 (_entity (_out ))))
				(_port (_internal ADCvalueReadyxSI ~extieee.std_logic_1164.STD_LOGIC 0 179 (_entity (_in ))))
				(_port (_internal ReadADCvaluexEO ~extieee.std_logic_1164.STD_LOGIC 0 180 (_entity (_out ))))
				(_port (_internal TimestampOverflowxSI ~extieee.std_logic_1164.STD_LOGIC 0 181 (_entity (_in ))))
				(_port (_internal TriggerxSI ~extieee.std_logic_1164.STD_LOGIC 0 182 (_entity (_in ))))
				(_port (_internal AddressMSBxDO ~STD_LOGIC_VECTOR{1~downto~0}~134 0 183 (_entity (_out ))))
				(_port (_internal ResetTimestampxSBI ~extieee.std_logic_1164.STD_LOGIC 0 184 (_entity (_in ))))
			)
		)
		(ADCStateMachine
			(_object
				(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 190 (_entity (_in ))))
				(_port (_internal ADCclockxCO ~extieee.std_logic_1164.STD_LOGIC 0 191 (_entity (_out ))))
				(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 192 (_entity (_in ))))
				(_port (_internal ADCwordxDI ~STD_LOGIC_VECTOR{9~downto~0}~13 0 193 (_entity (_in ))))
				(_port (_internal ADCoutxDO ~STD_LOGIC_VECTOR{13~downto~0}~13 0 194 (_entity (_out ))))
				(_port (_internal ADCoexEBO ~extieee.std_logic_1164.STD_LOGIC 0 195 (_entity (_out ))))
				(_port (_internal ADCstbyxEO ~extieee.std_logic_1164.STD_LOGIC 0 196 (_entity (_out ))))
				(_port (_internal ADCovrxSI ~extieee.std_logic_1164.STD_LOGIC 0 197 (_entity (_in ))))
				(_port (_internal RegisterWritexEO ~extieee.std_logic_1164.STD_LOGIC 0 198 (_entity (_out ))))
				(_port (_internal SRLatchxEI ~extieee.std_logic_1164.STD_LOGIC 0 199 (_entity (_in ))))
				(_port (_internal RunADCxSI ~extieee.std_logic_1164.STD_LOGIC 0 200 (_entity (_in ))))
				(_port (_internal ExposurexDI ~STD_LOGIC_VECTOR{15~downto~0}~13 0 201 (_entity (_in ))))
				(_port (_internal ColSettlexDI ~STD_LOGIC_VECTOR{15~downto~0}~136 0 202 (_entity (_in ))))
				(_port (_internal RowSettlexDI ~STD_LOGIC_VECTOR{15~downto~0}~138 0 203 (_entity (_in ))))
				(_port (_internal ResSettlexDI ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 204 (_entity (_in ))))
				(_port (_internal FramePeriodxDI ~STD_LOGIC_VECTOR{15~downto~0}~1312 0 205 (_entity (_in ))))
				(_port (_internal SBRet10xEI ~extieee.std_logic_1164.STD_LOGIC 0 206 (_entity (_in ))))
				(_port (_internal TestPixelxEI ~extieee.std_logic_1164.STD_LOGIC 0 207 (_entity (_in ))))
				(_port (_internal ExtTriggerxEI ~extieee.std_logic_1164.STD_LOGIC 0 208 (_entity (_in ))))
				(_port (_internal CDVSTestSRRowInxSO ~extieee.std_logic_1164.STD_LOGIC 0 209 (_entity (_out ))))
				(_port (_internal CDVSTestSRRowClockxSO ~extieee.std_logic_1164.STD_LOGIC 0 210 (_entity (_out ))))
				(_port (_internal CDVSTestSRColInxSO ~extieee.std_logic_1164.STD_LOGIC 0 211 (_entity (_out ))))
				(_port (_internal CDVSTestSRColClockxSO ~extieee.std_logic_1164.STD_LOGIC 0 212 (_entity (_out ))))
				(_port (_internal CDVSTestColMode0xSO ~extieee.std_logic_1164.STD_LOGIC 0 213 (_entity (_out ))))
				(_port (_internal CDVSTestColMode1xSO ~extieee.std_logic_1164.STD_LOGIC 0 214 (_entity (_out ))))
				(_port (_internal CDVSTestApsTxGatexSO ~extieee.std_logic_1164.STD_LOGIC 0 215 (_entity (_out ))))
				(_port (_internal ADCStateOutputLEDxSO ~extieee.std_logic_1164.STD_LOGIC 0 216 (_entity (_out ))))
			)
		)
		(ADCvalueReady
			(_object
				(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 221 (_entity (_in ))))
				(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 222 (_entity (_in ))))
				(_port (_internal RegisterWritexEI ~extieee.std_logic_1164.STD_LOGIC 0 223 (_entity (_in ))))
				(_port (_internal ReadValuexEI ~extieee.std_logic_1164.STD_LOGIC 0 224 (_entity (_in ))))
				(_port (_internal ValueReadyxSO ~extieee.std_logic_1164.STD_LOGIC 0 225 (_entity (_out ))))
			)
		)
		(cDVSResetStateMachine
			(_object
				(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 144 (_entity (_in ))))
				(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 145 (_entity (_in ))))
				(_port (_internal AERackxSBI ~extieee.std_logic_1164.STD_LOGIC 0 146 (_entity (_in ))))
				(_port (_internal RxcolGxSI ~extieee.std_logic_1164.STD_LOGIC 0 147 (_entity (_in ))))
				(_port (_internal cDVSresetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 148 (_entity (_in ))))
				(_port (_internal CDVSresetxRBO ~extieee.std_logic_1164.STD_LOGIC 0 149 (_entity (_out ))))
			)
		)
	)
	(_instantiation uClockGen 0 392 (_component clockgen )
		(_port
			((CLK)(IFClockxCI))
			((RESET)(ResetxR))
			((CLKOP)(ClockxC))
			((LOCK)(LockxS))
		)
		(_use (_entity . clockgen)
		)
	)
	(_instantiation shiftRegister_1 0 414 (_component shiftRegister )
		(_generic
			((width)((i 96)))
		)
		(_port
			((ClockxCI)(SRClockxC))
			((ResetxRBI)(ResetxRB))
			((LatchxEI)(SRLatchxE))
			((DxDI)(SRinxD))
			((QxDO)(SRoutxD))
			((DataOutxDO)(SRDataOutxD))
		)
		(_use (_entity . shiftRegister)
			(_generic
				((width)((i 96)))
			)
			(_port
				((ClockxCI)(ClockxCI))
				((ResetxRBI)(ResetxRBI))
				((LatchxEI)(LatchxEI))
				((DxDI)(DxDI))
				((QxDO)(QxDO))
				((DataOutxDO)(DataOutxDO))
			)
		)
	)
	(_instantiation uFifo 0 433 (_component AERfifo )
		(_port
			((Data)(FifoDataInxD))
			((WrClock)(ClockxC))
			((RdClock)(IfClockxC))
			((WrEn)(FifoWritexE))
			((RdEn)(FifoReadxE))
			((Reset)(ResetxR))
			((RPReset)(ResetxR))
			((Q)(FifoDataOutxD))
			((Empty)(FifoEmptyxS))
			((Full)(FifoFullxS))
			((AlmostEmpty)(FifoAlmostEmptyxS))
			((AlmostFull)(FifoAlmostFullxS))
		)
		(_use (_entity . AERfifo)
		)
	)
	(_instantiation uMonitorAddressRegister 0 450 (_component wordRegister )
		(_generic
			((width)((i 10)))
		)
		(_port
			((ClockxCI)(ClockxC))
			((ResetxRBI)(ResetxRB))
			((WriteEnablexEI)(AddressRegWritexE))
			((DataInxDI)(AERMonitorAddressxDI))
			((DataOutxDO)(AddressRegOutxD))
		)
		(_use (_entity . wordRegister)
			(_generic
				((width)((i 10)))
			)
			(_port
				((ClockxCI)(ClockxCI))
				((ResetxRBI)(ResetxRBI))
				((WriteEnablexEI)(WriteEnablexEI))
				((DataInxDI)(DataInxDI))
				((DataOutxDO)(DataOutxDO))
			)
		)
	)
	(_instantiation uMonitorTimestampRegister 0 460 (_component wordRegister )
		(_generic
			((width)((i 14)))
		)
		(_port
			((ClockxCI)(ClockxC))
			((ResetxRBI)(ResetxRB))
			((WriteEnablexEI)(TimestampRegWritexE))
			((DataInxDI)(ActualTimestampxD))
			((DataOutxDO)(MonitorTimestampxD))
		)
		(_use (_entity . wordRegister)
			(_generic
				((width)((i 14)))
			)
			(_port
				((ClockxCI)(ClockxCI))
				((ResetxRBI)(ResetxRBI))
				((WriteEnablexEI)(WriteEnablexEI))
				((DataInxDI)(DataInxDI))
				((DataOutxDO)(DataOutxDO))
			)
		)
	)
	(_instantiation uADCRegister 0 470 (_component wordRegister )
		(_generic
			((width)((i 14)))
		)
		(_port
			((ClockxCI)(IfClockxC))
			((ResetxRBI)(ResetxRB))
			((WriteEnablexEI)(ADCregWritexE))
			((DataInxDI)(ADCregInxD))
			((DataOutxDO)(ADCregOutxD))
		)
		(_use (_entity . wordRegister)
			(_generic
				((width)((i 14)))
			)
			(_port
				((ClockxCI)(ClockxCI))
				((ResetxRBI)(ResetxRBI))
				((WriteEnablexEI)(WriteEnablexEI))
				((DataInxDI)(DataInxDI))
				((DataOutxDO)(DataOutxDO))
			)
		)
	)
	(_instantiation uEarlyPaketTimer 0 482 (_component earlyPaketTimer )
		(_port
			((ClockxCI)(ClockxC))
			((ResetxRBI)(ResetxRB))
			((ClearxSI)(ResetEarlyPaketTimerxS))
			((TimerExpiredxSO)(EarlyPaketTimerOverflowxS))
		)
		(_use (_entity . earlyPaketTimer)
		)
	)
	(_instantiation uEventCounter 0 489 (_component eventCounter )
		(_port
			((ClockxCI)(ClockxC))
			((ResetxRBI)(ResetxRB))
			((ClearxSI)(ResetEventCounterxS))
			((IncrementxSI)(IncEventCounterxS))
			((OverflowxSO)(ECResetEarlyPaketTimerxS))
		)
		(_use (_entity . eventCounter)
		)
	)
	(_instantiation uTimestampCounter 0 497 (_component timestampCounter )
		(_port
			((ClockxCI)(ClockxC))
			((ResetxRBI)(CounterResetxRB))
			((IncrementxSI)(IncxS))
			((OverflowxSO)(TimestampOverflowxS))
			((DataxDO)(ActualTimestampxD))
		)
		(_use (_entity . timestampCounter)
		)
	)
	(_instantiation uSynchronizerStateMachine_1 0 505 (_component synchronizerStateMachine )
		(_port
			((ClockxCI)(ClockxC))
			((ResetxRBI)(ResetxRB))
			((RunxSI)(RunxS))
			((ConfigxSI)(TimestampMasterxS))
			((SyncInxABI)(SyncInxAB))
			((SyncOutxSBO)(SyncOutxSB))
			((TriggerxSO)(TriggerxS))
			((HostResetTimestampxSI)(HostResetTimestampxS))
			((ResetTimestampxSBO)(SynchronizerResetTimestampxSB))
			((IncrementCounterxSO)(IncxS))
		)
		(_use (_entity . synchronizerStateMachine)
		)
	)
	(_instantiation fifoStatemachine_1 0 520 (_component fifoStatemachine )
		(_port
			((ClockxCI)(IfClockxC))
			((ResetxRBI)(ResetxRB))
			((RunxSI)(RunxS))
			((FifoTransactionxSO)(FifoTransactionxS))
			((FX2FifoInFullxSBI)(FX2FifoInFullxSBI))
			((FifoEmptyxSI)(FifoEmptyxS))
			((FifoReadxEO)(FifoReadxE))
			((FX2FifoWritexEBO)(FX2FifoWritexEB))
			((FX2FifoPktEndxSBO)(FX2FifoPktEndxSB))
			((FX2FifoAddressxDO)(FX2FifoAddressxDO))
			((IncEventCounterxSO)(IncEventCounterxS))
			((ResetEventCounterxSO)(ResetEventCounterxS))
			((ResetEarlyPaketTimerxSO)(SMResetEarlyPaketTimerxS))
			((EarlyPaketTimerOverflowxSI)(EarlyPaketTimerOverflowxS))
		)
		(_use (_entity . fifoStatemachine)
		)
	)
	(_instantiation monitorStateMachine_1 0 537 (_component monitorStateMachine )
		(_port
			((ClockxCI)(ClockxC))
			((ResetxRBI)(ResetxRB))
			((AERREQxSBI)(AERREQxSB))
			((AERACKxSBO)(AERMonitorACKxSB))
			((XxDI)(AERMonitorAddressxDI(9)))
			((UseLongAckxSI)(UseLongAckxS))
			((FifoFullxSI)(FifoFullxS))
			((FifoWritexEO)(FifoWritexE))
			((TimestampRegWritexEO)(TimestampRegWritexE))
			((AddressRegWritexEO)(AddressRegWritexE))
			((AddressTimestampSelectxSO)(AddressTimestampSelectxS))
			((ADCvalueReadyxSI)(ADCvalueReadyxS))
			((ReadADCvaluexEO)(ReadADCvaluexE))
			((TimestampOverflowxSI)(TimestampOverflowxS))
			((TriggerxSI)(TriggerxS))
			((AddressMSBxDO)(AddressMSBxD))
			((ResetTimestampxSBI)(SynchronizerResetTimestampxSB))
		)
		(_use (_entity . monitorStateMachine)
		)
	)
	(_instantiation ADCStateMachine_1 0 557 (_component ADCStateMachine )
		(_port
			((ClockxCI)(IfClockxC))
			((ADCclockxCO)(ADCclockxC))
			((ResetxRBI)(ADCsmRstxE))
			((ADCwordxDI)(ADCwordxDI))
			((ADCoutxDO)(ADCdataxD))
			((ADCoexEBO)(ADCoexEB))
			((ADCstbyxEO)(ADCstbyxE))
			((ADCovrxSI)(ADCovrxS))
			((RegisterWritexEO)(ADCregWritexE))
			((SRLatchxEI)(SRLatchxE))
			((RunADCxSI)(RunADCxS))
			((ExposurexDI)(ExposurexD))
			((ColSettlexDI)(ColSettlexD))
			((RowSettlexDI)(RowSettlexD))
			((ResSettlexDI)(ResSettlexD))
			((FramePeriodxDI)(FramePeriodxD))
			((SBRet10xEI)(SBRet10xE))
			((TestPixelxEI)(TestPixelxE))
			((ExtTriggerxEI)(ExtTriggerxE))
			((CDVSTestSRRowInxSO)(CDVSTestSRRowInxS))
			((CDVSTestSRRowClockxSO)(CDVSTestSRRowClockxS))
			((CDVSTestSRColInxSO)(CDVSTestSRColInxS))
			((CDVSTestSRColClockxSO)(CDVSTestSRColClockxS))
			((CDVSTestColMode0xSO)(CDVSTestColMode0xS))
			((CDVSTestColMode1xSO)(CDVSTestColMode1xS))
			((CDVSTestApsTxGatexSO)(CDVSTestApsTxGatexS))
			((ADCStateOutputLEDxSO)(ADCStateOutputLEDxS))
		)
		(_use (_entity . ADCStateMachine)
			(_port
				((ClockxCI)(ClockxCI))
				((ADCclockxCO)(ADCclockxCO))
				((ResetxRBI)(ResetxRBI))
				((ADCwordxDI)(ADCwordxDI))
				((ADCoutxDO)(ADCoutxDO))
				((ADCstbyxEO)(ADCstbyxEO))
				((ADCoexEBO)(ADCoexEBO))
				((ADCovrxSI)(ADCovrxSI))
				((RegisterWritexEO)(RegisterWritexEO))
				((SRLatchxEI)(SRLatchxEI))
				((RunADCxSI)(RunADCxSI))
				((ExposurexDI)(ExposurexDI))
				((ColSettlexDI)(ColSettlexDI))
				((RowSettlexDI)(RowSettlexDI))
				((ResSettlexDI)(ResSettlexDI))
				((FramePeriodxDI)(FramePeriodxDI))
				((SBRet10xEI)(SBRet10xEI))
				((TestPixelxEI)(TestPixelxEI))
				((ExtTriggerxEI)(ExtTriggerxEI))
				((CDVSTestSRRowInxSO)(CDVSTestSRRowInxSO))
				((CDVSTestSRRowClockxSO)(CDVSTestSRRowClockxSO))
				((CDVSTestSRColInxSO)(CDVSTestSRColInxSO))
				((CDVSTestSRColClockxSO)(CDVSTestSRColClockxSO))
				((CDVSTestColMode0xSO)(CDVSTestColMode0xSO))
				((CDVSTestColMode1xSO)(CDVSTestColMode1xSO))
				((CDVSTestApsTxGatexSO)(CDVSTestApsTxGatexSO))
				((ADCStateOutputLEDxSO)(ADCStateOutputLEDxSO))
			)
		)
	)
	(_instantiation ADCvalueReady_1 0 591 (_component ADCvalueReady )
		(_port
			((ClockxCI)(ClockxC))
			((ResetxRBI)(ResetxRB))
			((RegisterWritexEI)(ADCregWritexE))
			((ReadValuexEI)(ReadADCvaluexE))
			((ValueReadyxSO)(ADCvalueReadyxS))
		)
		(_use (_entity . ADCvalueReady)
		)
	)
	(_instantiation cDVSResetStateMachine_1 0 599 (_component cDVSResetStateMachine )
		(_port
			((ClockxCI)(ClockxC))
			((ResetxRBI)(ResetxRB))
			((AERackxSBI)(AERREQxSB))
			((RxcolGxSI)(RxcolGxS))
			((cDVSresetxRBI)(PE3xSI))
			((CDVSresetxRBO)(CDVSTestPeriodicChipResetxRB))
		)
		(_use (_entity . cDVSResetStateMachine)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal FX2FifoDataxDIO ~STD_LOGIC_VECTOR{15~downto~0}~12 0 29 (_entity (_out ))))
		(_port (_internal FX2FifoInFullxSBI ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal FX2FifoWritexEBO ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_port (_internal FX2FifoReadxEBO ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
		(_port (_internal FX2FifoPktEndxSBO ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal FX2FifoAddressxDO ~STD_LOGIC_VECTOR{1~downto~0}~12 0 35 (_entity (_out ))))
		(_port (_internal IfClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_in ))))
		(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ))))
		(_port (_internal Sync1xABI ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_in ))))
		(_port (_internal SynchOutxSBO ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_out ))))
		(_port (_internal PC0xSIO ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_inout ))))
		(_port (_internal PC1xSIO ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_inout ))))
		(_port (_internal PC2xSIO ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_inout ))))
		(_port (_internal PC3xSIO ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_inout ))))
		(_port (_internal PA0xSIO ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_inout ))))
		(_port (_internal PA1xSIO ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_inout ))))
		(_port (_internal PA3xSIO ~extieee.std_logic_1164.STD_LOGIC 0 56 (_entity (_inout ))))
		(_port (_internal PA7xSIO ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_inout ))))
		(_port (_internal PE2xSI ~extieee.std_logic_1164.STD_LOGIC 0 59 (_entity (_in ))))
		(_port (_internal PE3xSI ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_in ))))
		(_port (_internal FXLEDxSI ~extieee.std_logic_1164.STD_LOGIC 0 62 (_entity (_in ))))
		(_port (_internal ADCclockxCO ~extieee.std_logic_1164.STD_LOGIC 0 65 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~12 0 66 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_port (_internal ADCwordxDI ~STD_LOGIC_VECTOR{9~downto~0}~12 0 66 (_entity (_in ))))
		(_port (_internal ADCoexEBO ~extieee.std_logic_1164.STD_LOGIC 0 68 (_entity (_out ))))
		(_port (_internal ADCstbyxEO ~extieee.std_logic_1164.STD_LOGIC 0 69 (_entity (_out ))))
		(_port (_internal ADCovrxSI ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_in ))))
		(_port (_internal CDVSTestSRRowClockxSO ~extieee.std_logic_1164.STD_LOGIC 0 72 (_entity (_out ))))
		(_port (_internal CDVSTestSRColClockxSO ~extieee.std_logic_1164.STD_LOGIC 0 73 (_entity (_out ))))
		(_port (_internal CDVSTestSRRowInxSO ~extieee.std_logic_1164.STD_LOGIC 0 74 (_entity (_out ))))
		(_port (_internal CDVSTestSRColInxSO ~extieee.std_logic_1164.STD_LOGIC 0 75 (_entity (_out ))))
		(_port (_internal CDVSTestBiasEnablexEO ~extieee.std_logic_1164.STD_LOGIC 0 77 (_entity (_out ))))
		(_port (_internal CDVSTestChipResetxRBO ~extieee.std_logic_1164.STD_LOGIC 0 78 (_entity (_out ))))
		(_port (_internal CDVSTestColMode0xSO ~extieee.std_logic_1164.STD_LOGIC 0 80 (_entity (_out ))))
		(_port (_internal CDVSTestColMode1xSO ~extieee.std_logic_1164.STD_LOGIC 0 81 (_entity (_out ))))
		(_port (_internal CDVSTestBiasDiagSelxSO ~extieee.std_logic_1164.STD_LOGIC 0 83 (_entity (_out ))))
		(_port (_internal CDVSTestBiasBitOutxSI ~extieee.std_logic_1164.STD_LOGIC 0 84 (_entity (_in ))))
		(_port (_internal CDVSTestApsTxGatexSO ~extieee.std_logic_1164.STD_LOGIC 0 86 (_entity (_out ))))
		(_port (_internal LED1xSO ~extieee.std_logic_1164.STD_LOGIC 0 89 (_entity (_out ))))
		(_port (_internal LED2xSO ~extieee.std_logic_1164.STD_LOGIC 0 90 (_entity (_out ))))
		(_port (_internal LED3xSO ~extieee.std_logic_1164.STD_LOGIC 0 91 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 93 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal DebugxSIO ~STD_LOGIC_VECTOR{15~downto~0}~122 0 93 (_entity (_inout ))))
		(_port (_internal AERMonitorREQxABI ~extieee.std_logic_1164.STD_LOGIC 0 96 (_entity (_in ))))
		(_port (_internal AERMonitorACKxSBO ~extieee.std_logic_1164.STD_LOGIC 0 97 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~124 0 98 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_port (_internal AERMonitorAddressxDI ~STD_LOGIC_VECTOR{9~downto~0}~124 0 98 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 115 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~132 0 178 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~134 0 183 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~13 0 193 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~13 0 194 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 201 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~136 0 202 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~138 0 203 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 204 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1312 0 205 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~1318 0 254 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1320 0 267 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 274 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~1324 0 285 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_signal (_internal MonitorTimestampxD ~STD_LOGIC_VECTOR{13~downto~0}~1324 0 285 (_architecture (_uni ))))
		(_signal (_internal ActualTimestampxD ~STD_LOGIC_VECTOR{13~downto~0}~1324 0 286 (_architecture (_uni ))))
		(_signal (_internal TimestampRegWritexE ~extieee.std_logic_1164.STD_LOGIC 0 289 (_architecture (_uni ))))
		(_signal (_internal SyncInxAB ~extieee.std_logic_1164.STD_LOGIC 0 291 (_architecture (_uni ))))
		(_signal (_internal AERREQxSB ~extieee.std_logic_1164.STD_LOGIC 0 293 (_architecture (_uni ))))
		(_signal (_internal AERReqSyncxSBN ~extieee.std_logic_1164.STD_LOGIC 0 293 (_architecture (_uni ))))
		(_signal (_internal AERMonitorACKxSB ~extieee.std_logic_1164.STD_LOGIC 0 295 (_architecture (_uni ))))
		(_signal (_internal UseLongAckxS ~extieee.std_logic_1164.STD_LOGIC 0 296 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1326 0 299 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal AddressTimestampSelectxS ~STD_LOGIC_VECTOR{1~downto~0}~1326 0 299 (_architecture (_uni ))))
		(_signal (_internal IncEventCounterxS ~extieee.std_logic_1164.STD_LOGIC 0 305 (_architecture (_uni ))))
		(_signal (_internal ResetEventCounterxS ~extieee.std_logic_1164.STD_LOGIC 0 306 (_architecture (_uni ))))
		(_signal (_internal ResetEarlyPaketTimerxS ~extieee.std_logic_1164.STD_LOGIC 0 307 (_architecture (_uni ))))
		(_signal (_internal EarlyPaketTimerOverflowxS ~extieee.std_logic_1164.STD_LOGIC 0 308 (_architecture (_uni ))))
		(_signal (_internal SMResetEarlyPaketTimerxS ~extieee.std_logic_1164.STD_LOGIC 0 309 (_architecture (_uni ))))
		(_signal (_internal ECResetEarlyPaketTimerxS ~extieee.std_logic_1164.STD_LOGIC 0 310 (_architecture (_uni ))))
		(_signal (_internal ClockxC ~extieee.std_logic_1164.STD_LOGIC 0 313 (_architecture (_uni )(_event))))
		(_signal (_internal IfClockxC ~extieee.std_logic_1164.STD_LOGIC 0 313 (_architecture (_uni ))))
		(_signal (_internal ResetxRB ~extieee.std_logic_1164.STD_LOGIC 0 314 (_architecture (_uni ))))
		(_signal (_internal ResetxR ~extieee.std_logic_1164.STD_LOGIC 0 314 (_architecture (_uni ))))
		(_signal (_internal RunxS ~extieee.std_logic_1164.STD_LOGIC 0 315 (_architecture (_uni ))))
		(_signal (_internal CounterResetxRB ~extieee.std_logic_1164.STD_LOGIC 0 316 (_architecture (_uni ))))
		(_signal (_internal SynchronizerResetTimestampxSB ~extieee.std_logic_1164.STD_LOGIC 0 317 (_architecture (_uni ))))
		(_signal (_internal CDVSTestChipResetxRB ~extieee.std_logic_1164.STD_LOGIC 0 318 (_internal (_uni ))))
		(_signal (_internal CDVSTestPeriodicChipResetxRB ~extieee.std_logic_1164.STD_LOGIC 0 319 (_architecture (_uni ))))
		(_signal (_internal RxcolGxS ~extieee.std_logic_1164.STD_LOGIC 0 320 (_architecture (_uni ))))
		(_signal (_internal TimestampOverflowxS ~extieee.std_logic_1164.STD_LOGIC 0 323 (_architecture (_uni ))))
		(_signal (_internal AddressMSBxD ~STD_LOGIC_VECTOR{1~downto~0}~1326 0 324 (_architecture (_uni ))))
		(_signal (_internal TimestampMasterxS ~extieee.std_logic_1164.STD_LOGIC 0 325 (_architecture (_uni ))))
		(_signal (_internal FifoTransactionxS ~extieee.std_logic_1164.STD_LOGIC 0 328 (_architecture (_uni ))))
		(_signal (_internal FX2FifoWritexEB ~extieee.std_logic_1164.STD_LOGIC 0 329 (_architecture (_uni ))))
		(_signal (_internal FX2FifoPktEndxSB ~extieee.std_logic_1164.STD_LOGIC 0 330 (_architecture (_uni ))))
		(_signal (_internal SyncOutxSB ~extieee.std_logic_1164.STD_LOGIC 0 331 (_architecture (_uni ))))
		(_signal (_internal HostResetTimestampxS ~extieee.std_logic_1164.STD_LOGIC 0 332 (_architecture (_uni ))))
		(_signal (_internal TriggerxS ~extieee.std_logic_1164.STD_LOGIC 0 334 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~1328 0 336 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_signal (_internal AddressRegOutxD ~STD_LOGIC_VECTOR{9~downto~0}~1328 0 336 (_architecture (_uni ))))
		(_signal (_internal AddressRegWritexE ~extieee.std_logic_1164.STD_LOGIC 0 337 (_architecture (_uni ))))
		(_signal (_internal AddressRegOut8xD ~extieee.std_logic_1164.STD_LOGIC 0 338 (_architecture (_uni ))))
		(_signal (_internal IncxS ~extieee.std_logic_1164.STD_LOGIC 0 341 (_architecture (_uni ))))
		(_signal (_internal ReadADCvaluexE ~extieee.std_logic_1164.STD_LOGIC 0 344 (_architecture (_uni ))))
		(_signal (_internal ADCvalueReadyxS ~extieee.std_logic_1164.STD_LOGIC 0 344 (_architecture (_uni ))))
		(_signal (_internal ADCregInxD ~STD_LOGIC_VECTOR{13~downto~0}~1324 0 345 (_architecture (_uni ))))
		(_signal (_internal ADCregOutxD ~STD_LOGIC_VECTOR{13~downto~0}~1324 0 346 (_architecture (_uni ))))
		(_signal (_internal ADCregWritexE ~extieee.std_logic_1164.STD_LOGIC 0 347 (_architecture (_uni ))))
		(_signal (_internal ADCdataxD ~STD_LOGIC_VECTOR{13~downto~0}~1324 0 348 (_architecture (_uni ))))
		(_signal (_internal SBRet10xE ~extieee.std_logic_1164.STD_LOGIC 0 349 (_architecture (_uni ))))
		(_signal (_internal ADCsmRstxE ~extieee.std_logic_1164.STD_LOGIC 0 351 (_architecture (_uni ))))
		(_signal (_internal ADCclockxC ~extieee.std_logic_1164.STD_LOGIC 0 352 (_architecture (_uni ))))
		(_signal (_internal ADCoexEB ~extieee.std_logic_1164.STD_LOGIC 0 353 (_architecture (_uni ))))
		(_signal (_internal ADCstbyxE ~extieee.std_logic_1164.STD_LOGIC 0 354 (_architecture (_uni ))))
		(_signal (_internal ADCovrxS ~extieee.std_logic_1164.STD_LOGIC 0 355 (_architecture (_uni ))))
		(_signal (_internal CDVSTestSRRowClockxS ~extieee.std_logic_1164.STD_LOGIC 0 356 (_architecture (_uni ))))
		(_signal (_internal CDVSTestSRRowInxS ~extieee.std_logic_1164.STD_LOGIC 0 356 (_architecture (_uni ))))
		(_signal (_internal CDVSTestSRColClockxS ~extieee.std_logic_1164.STD_LOGIC 0 357 (_architecture (_uni ))))
		(_signal (_internal CDVSTestSRColInxS ~extieee.std_logic_1164.STD_LOGIC 0 357 (_architecture (_uni ))))
		(_signal (_internal CDVSTestColMode0xS ~extieee.std_logic_1164.STD_LOGIC 0 358 (_architecture (_uni ))))
		(_signal (_internal CDVSTestColMode1xS ~extieee.std_logic_1164.STD_LOGIC 0 358 (_architecture (_uni ))))
		(_signal (_internal CDVSTestApsTxGatexS ~extieee.std_logic_1164.STD_LOGIC 0 359 (_architecture (_uni ))))
		(_signal (_internal CDVSTestBiasBitOutxS ~extieee.std_logic_1164.STD_LOGIC 0 360 (_internal (_uni ))))
		(_signal (_internal ExtTriggerxE ~extieee.std_logic_1164.STD_LOGIC 0 361 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{95~downto~0}~13 0 363 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 95)(i 0))))))
		(_signal (_internal SRDataOutxD ~STD_LOGIC_VECTOR{95~downto~0}~13 0 363 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1330 0 365 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal ExposurexD ~STD_LOGIC_VECTOR{15~downto~0}~1330 0 365 (_architecture (_uni ))))
		(_signal (_internal ColSettlexD ~STD_LOGIC_VECTOR{15~downto~0}~1330 0 365 (_architecture (_uni ))))
		(_signal (_internal RowSettlexD ~STD_LOGIC_VECTOR{15~downto~0}~1330 0 365 (_architecture (_uni ))))
		(_signal (_internal ResSettlexD ~STD_LOGIC_VECTOR{15~downto~0}~1330 0 365 (_architecture (_uni ))))
		(_signal (_internal FramePeriodxD ~STD_LOGIC_VECTOR{15~downto~0}~1330 0 366 (_architecture (_uni ))))
		(_signal (_internal TestPixelxE ~extieee.std_logic_1164.STD_LOGIC 0 367 (_architecture (_uni ))))
		(_signal (_internal SRoutxD ~extieee.std_logic_1164.STD_LOGIC 0 369 (_architecture (_uni ))))
		(_signal (_internal SRinxD ~extieee.std_logic_1164.STD_LOGIC 0 369 (_architecture (_uni ))))
		(_signal (_internal SRLatchxE ~extieee.std_logic_1164.STD_LOGIC 0 369 (_architecture (_uni ))))
		(_signal (_internal SRClockxC ~extieee.std_logic_1164.STD_LOGIC 0 369 (_architecture (_uni ))))
		(_signal (_internal RunADCxS ~extieee.std_logic_1164.STD_LOGIC 0 370 (_architecture (_uni ))))
		(_signal (_internal ADCStateOutputLEDxS ~extieee.std_logic_1164.STD_LOGIC 0 372 (_architecture (_uni ))))
		(_signal (_internal LockxS ~extieee.std_logic_1164.STD_LOGIC 0 375 (_architecture (_uni ))))
		(_signal (_internal FifoDataInxD ~STD_LOGIC_VECTOR{15~downto~0}~1330 0 378 (_architecture (_uni ))))
		(_signal (_internal FifoDataOutxD ~STD_LOGIC_VECTOR{15~downto~0}~1330 0 378 (_architecture (_uni ))))
		(_signal (_internal FifoWritexE ~extieee.std_logic_1164.STD_LOGIC 0 379 (_architecture (_uni ))))
		(_signal (_internal FifoReadxE ~extieee.std_logic_1164.STD_LOGIC 0 379 (_architecture (_uni ))))
		(_signal (_internal FifoEmptyxS ~extieee.std_logic_1164.STD_LOGIC 0 380 (_architecture (_uni ))))
		(_signal (_internal FifoAlmostEmptyxS ~extieee.std_logic_1164.STD_LOGIC 0 380 (_architecture (_uni ))))
		(_signal (_internal FifoFullxS ~extieee.std_logic_1164.STD_LOGIC 0 380 (_architecture (_uni ))))
		(_signal (_internal FifoAlmostFullxS ~extieee.std_logic_1164.STD_LOGIC 0 380 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1332 0 383 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal selectADC ~STD_LOGIC_VECTOR{1~downto~0}~1332 0 383 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1334 0 384 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal selectaddress ~STD_LOGIC_VECTOR{1~downto~0}~1334 0 384 (_architecture (_string \"01"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1336 0 385 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal selecttimestamp ~STD_LOGIC_VECTOR{1~downto~0}~1336 0 385 (_architecture (_string \"00"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1338 0 386 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal selecttrigger ~STD_LOGIC_VECTOR{1~downto~0}~1338 0 386 (_architecture (_string \"10"\))))
		(_process
			(line__389(_architecture 0 0 389 (_assignment (_simple)(_alias((IfClockxC)(IfClockxCI)))(_target(60))(_sensitivity(6)))))
			(line__390(_architecture 1 0 390 (_assignment (_simple)(_alias((ADCclockxCO)(ADCclockxC)))(_target(21))(_sensitivity(90)))))
			(line__403(_architecture 2 0 403 (_assignment (_simple)(_alias((CDVSTestBiasDiagSelxSO)(PA0xSIO)))(_target(34))(_sensitivity(14)))))
			(line__406(_architecture 3 0 406 (_assignment (_simple)(_alias((ResetxRB)(ResetxRBI)))(_target(61))(_sensitivity(7)))))
			(line__407(_architecture 4 0 407 (_assignment (_simple)(_target(62))(_sensitivity(7)))))
			(line__408(_architecture 5 0 408 (_assignment (_simple)(_alias((CounterResetxRB)(SynchronizerResetTimestampxSB)))(_target(64))(_sensitivity(65)))))
			(line__410(_architecture 6 0 410 (_assignment (_simple)(_alias((FX2FifoReadxEBO)(_string \"1"\)))(_target(3)))))
			(line__412(_architecture 7 0 412 (_assignment (_simple)(_alias((SyncInxAB)(Sync1xABI)))(_target(47))(_sensitivity(8)))))
			(line__425(_architecture 8 0 425 (_assignment (_simple)(_alias((ExposurexD)(SRDataOutxD(d_15_0))))(_target(104))(_sensitivity(103(d_15_0))))))
			(line__426(_architecture 9 0 426 (_assignment (_simple)(_alias((ColSettlexD)(SRDataOutxD(d_31_16))))(_target(105))(_sensitivity(103(d_31_16))))))
			(line__427(_architecture 10 0 427 (_assignment (_simple)(_alias((RowSettlexD)(SRDataOutxD(d_47_32))))(_target(106))(_sensitivity(103(d_47_32))))))
			(line__428(_architecture 11 0 428 (_assignment (_simple)(_alias((ResSettlexD)(SRDataOutxD(d_63_48))))(_target(107))(_sensitivity(103(d_63_48))))))
			(line__429(_architecture 12 0 429 (_assignment (_simple)(_alias((FramePeriodxD)(SRDataOutxD(d_79_64))))(_target(108))(_sensitivity(103(d_79_64))))))
			(line__430(_architecture 13 0 430 (_assignment (_simple)(_alias((TestPixelxE)(SRDataOutxD(94))))(_target(109))(_sensitivity(103(94))))))
			(line__431(_architecture 14 0 431 (_assignment (_simple)(_alias((SBRet10xE)(SRDataOutxD(95))))(_target(88))(_sensitivity(103(95))))))
			(line__448(_architecture 15 0 448 (_assignment (_simple)(_alias((FX2FifoDataxDIO)(FifoDataOutxD)))(_target(0))(_sensitivity(118)))))
			(line__480(_architecture 16 0 480 (_assignment (_simple)(_alias((ADCregInxD)(ADCdataxD)))(_target(84))(_sensitivity(87)))))
			(line__518(_architecture 17 0 518 (_assignment (_simple)(_alias((TimestampMasterxS)(_string \"1"\)))(_target(71)))))
			(line__588(_architecture 18 0 588 (_assignment (_simple)(_alias((ADCovrxS)(ADCovrxSI)))(_target(93))(_sensitivity(25)))))
			(line__589(_architecture 19 0 589 (_assignment (_simple)(_target(89))(_sensitivity(61)(63)))))
			(line__608(_architecture 20 0 608 (_assignment (_simple)(_alias((SynchOutxSBO)(SyncOutxSB)))(_target(9))(_sensitivity(75)))))
			(line__609(_architecture 21 0 609 (_assignment (_simple)(_alias((FX2FifoPktEndxSBO)(FX2FifoPktEndxSB)))(_target(4))(_sensitivity(74)))))
			(line__610(_architecture 22 0 610 (_assignment (_simple)(_alias((FX2FifoWritexEBO)(FX2FifoWritexEB)))(_target(2))(_sensitivity(73)))))
			(line__611(_architecture 23 0 611 (_assignment (_simple)(_alias((AERMonitorACKxSBO)(AERMonitorACKxSB)))(_target(42))(_sensitivity(50)))))
			(line__614(_architecture 24 0 614 (_assignment (_simple)(_target(55))(_sensitivity(57)(58)))))
			(line__618(_architecture 25 0 618 (_assignment (_simple)(_target(80))(_sensitivity(78(9))(78(8))))))
			(line__625(_architecture 26 0 625 (_assignment (_simple)(_target(117))(_sensitivity(44)(52)(70)(78(d_7_0))(78(9))(80)(85)))))
			(line__632(_architecture 27 0 632 (_assignment (_simple)(_alias((LED1xSO)(CDVSTestChipResetxRB)))(_target(37))(_sensitivity(19)))))
			(line__633(_architecture 28 0 633 (_assignment (_simple)(_alias((LED2xSO)(RunxS)))(_target(38))(_sensitivity(63)))))
			(line__634(_architecture 29 0 634 (_assignment (_simple)(_alias((LED3xSO)(ADCStateOutputLEDxS)))(_target(39))(_sensitivity(115)))))
			(line__637(_architecture 30 0 637 (_assignment (_simple)(_alias((CDVSTestChipResetxRBO)(CDVSTestChipResetxRB)))(_target(31))(_sensitivity(19)))))
			(line__643(_architecture 31 0 643 (_assignment (_simple)(_target(30))(_sensitivity(18)))))
			(line__645(_architecture 32 0 645 (_assignment (_simple)(_alias((HostResetTimestampxS)(PA7xSIO)))(_target(76))(_sensitivity(17)))))
			(line__646(_architecture 33 0 646 (_assignment (_simple)(_alias((RunxS)(PA3xSIO)))(_target(63))(_sensitivity(16)))))
			(line__647(_architecture 34 0 647 (_assignment (_simple)(_alias((ExtTriggerxE)(PA1xSIO)))(_target(102))(_sensitivity(15)))))
			(line__649(_architecture 35 0 649 (_assignment (_simple)(_alias((RunADCxS)(PC0xSIO)))(_target(114))(_sensitivity(10)))))
			(line__650(_architecture 36 0 650 (_assignment (_simple)(_alias((SRClockxC)(PC1xSIO)))(_target(113))(_sensitivity(11)))))
			(line__651(_architecture 37 0 651 (_assignment (_simple)(_alias((SRLatchxE)(PC2xSIO)))(_target(112))(_sensitivity(12)))))
			(line__652(_architecture 38 0 652 (_assignment (_simple)(_alias((SRinxD)(PC3xSIO)))(_target(111))(_sensitivity(13)))))
			(line__654(_architecture 39 0 654 (_assignment (_simple)(_alias((CDVSTestSRColClockxSO)(CDVSTestSRColClockxS)))(_target(27))(_sensitivity(96)))))
			(line__655(_architecture 40 0 655 (_assignment (_simple)(_alias((CDVSTestSRRowClockxSO)(CDVSTestSRRowClockxS)))(_target(26))(_sensitivity(94)))))
			(line__656(_architecture 41 0 656 (_assignment (_simple)(_alias((CDVSTestSRColInxSO)(CDVSTestSRColInxS)))(_target(29))(_sensitivity(97)))))
			(line__657(_architecture 42 0 657 (_assignment (_simple)(_alias((CDVSTestSRRowInxSO)(CDVSTestSRRowInxS)))(_target(28))(_sensitivity(95)))))
			(line__659(_architecture 43 0 659 (_assignment (_simple)(_alias((CDVSTestColMode0xSO)(CDVSTestColMode0xS)))(_target(32))(_sensitivity(98)))))
			(line__660(_architecture 44 0 660 (_assignment (_simple)(_alias((CDVSTestColMode1xSO)(CDVSTestColMode1xS)))(_target(33))(_sensitivity(99)))))
			(line__662(_architecture 45 0 662 (_assignment (_simple)(_alias((CDVSTestApsTxGatexSO)(CDVSTestApsTxGatexS)))(_target(36))(_sensitivity(100)))))
			(line__666(_architecture 46 0 666 (_assignment (_simple)(_alias((ADCstbyxEO)(ADCstbyxE)))(_target(24))(_sensitivity(92)))))
			(line__667(_architecture 47 0 667 (_assignment (_simple)(_alias((ADCoexEBO)(ADCoexEB)))(_target(23))(_sensitivity(91)))))
			(line__670(_architecture 48 0 670 (_assignment (_simple)(_alias((RxcolGxS)(_string \"0"\)))(_target(68)))))
			(line__671(_architecture 49 0 671 (_assignment (_simple)(_alias((UseLongAckxS)(_string \"0"\)))(_target(51)))))
			(line__677(_architecture 50 0 677 (_assignment (_simple)(_alias((DebugxSIO(0))(CDVSTestBiasBitOutxS)))(_target(40(0)))(_sensitivity(35)))))
			(synchronizer(_architecture 51 0 683 (_process (_target(48)(49))(_sensitivity(59)(41)(49))(_dssslsensitivity 1))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
	)
	(_static
		(514 )
		(33686274 33686018 33686018 514 )
	)
	(_model . Structural 55 -1
	)
)
I 000052 55 11668         1374169259564 Behavioural
(_unit VHDL (adcstatemachine_tb 0 20 (behavioural 0 23 ))
	(_version v63)
	(_time 1374169259565 2013.07.18 19:40:59)
	(_source (\./../../ADCStateMachine_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 04560502045353130f0b105e54)
	(_entity
		(_time 1372368071331)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(ADCStateMachine
			(_object
				(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
				(_port (_internal ADCclockxCO ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_out ))))
				(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
				(_port (_internal ADCwordxDI ~STD_LOGIC_VECTOR{9~downto~0}~13 0 30 (_entity (_in ))))
				(_port (_internal ADCoutxDO ~STD_LOGIC_VECTOR{13~downto~0}~13 0 31 (_entity (_out ))))
				(_port (_internal ADCstbyxEO ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
				(_port (_internal ADCoexEBO ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ))))
				(_port (_internal ADCovrxSI ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
				(_port (_internal RegisterWritexEO ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
				(_port (_internal SRLatchxEI ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
				(_port (_internal RunADCxSI ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ))))
				(_port (_internal ExposurexDI ~STD_LOGIC_VECTOR{15~downto~0}~13 0 38 (_entity (_in ))))
				(_port (_internal ColSettlexDI ~STD_LOGIC_VECTOR{15~downto~0}~132 0 39 (_entity (_in ))))
				(_port (_internal RowSettlexDI ~STD_LOGIC_VECTOR{15~downto~0}~134 0 40 (_entity (_in ))))
				(_port (_internal ResSettlexDI ~STD_LOGIC_VECTOR{15~downto~0}~136 0 41 (_entity (_in ))))
				(_port (_internal FramePeriodxDI ~STD_LOGIC_VECTOR{15~downto~0}~138 0 42 (_entity (_in ))))
				(_port (_internal SBRet10xEI ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ))))
				(_port (_internal TestPixelxEI ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_in ))))
				(_port (_internal ExtTriggerxEI ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_in ))))
				(_port (_internal CDVSTestSRRowInxSO ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_out ))))
				(_port (_internal CDVSTestSRRowClockxSO ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_out ))))
				(_port (_internal CDVSTestSRColInxSO ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_out ))))
				(_port (_internal CDVSTestSRColClockxSO ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_out ))))
				(_port (_internal CDVSTestColMode0xSO ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_out ))))
				(_port (_internal CDVSTestColMode1xSO ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_out ))))
				(_port (_internal CDVSTestApsTxGatexSO ~extieee.std_logic_1164.STD_LOGIC 0 52 (_entity (_out ))))
				(_port (_internal ADCStateOutputLEDxSO ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_out ))))
			)
		)
	)
	(_instantiation ADCStateMachine_1 0 120 (_component ADCStateMachine )
		(_port
			((ClockxCI)(IfClockxC))
			((ADCclockxCO)(ADCclockxC))
			((ResetxRBI)(ResetxRB))
			((ADCwordxDI)(ADCwordxD))
			((ADCoutxDO)(ADCdataxD))
			((ADCstbyxEO)(ADCstbyxE))
			((ADCoexEBO)(ADCoexEB))
			((ADCovrxSI)(ADCovrxS))
			((RegisterWritexEO)(RegisterWritexE))
			((SRLatchxEI)(SRLatchxE))
			((RunADCxSI)(RunADCxS))
			((ExposurexDI)(ExposurexD))
			((ColSettlexDI)(ColSettlexD))
			((RowSettlexDI)(RowSettlexD))
			((ResSettlexDI)(ResSettlexD))
			((FramePeriodxDI)(FramePeriodxD))
			((SBRet10xEI)(SBRet10xE))
			((TestPixelxEI)(TestpixelxE))
			((ExtTriggerxEI)(ExtTriggerxE))
			((CDVSTestSRRowInxSO)(CDVSTestSRRowInxS))
			((CDVSTestSRRowClockxSO)(CDVSTestSRRowClockxS))
			((CDVSTestSRColInxSO)(CDVSTestSRColInxS))
			((CDVSTestSRColClockxSO)(CDVSTestSRColClockxS))
			((CDVSTestColMode0xSO)(CDVSTestColMode0xS))
			((CDVSTestColMode1xSO)(CDVSTestColMode1xS))
			((CDVSTestApsTxGatexSO)(CDVSTestApsTxGatexS))
			((ADCStateOutputLEDxSO)(ADCStateOutputLEDxS))
		)
		(_use (_entity . ADCStateMachine)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~13 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~13 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~132 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~134 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~136 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~138 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal IfClockxC ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ))))
		(_signal (_internal ADCclockxC ~extieee.std_logic_1164.STD_LOGIC 0 57 (_architecture (_uni ))))
		(_signal (_internal ResetxRB ~extieee.std_logic_1164.STD_LOGIC 0 58 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_signal (_internal ADCwordxD ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 59 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~1312 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_signal (_internal ADCdataxD ~STD_LOGIC_VECTOR{13~downto~0}~1312 0 60 (_architecture (_uni ))))
		(_signal (_internal ADCoexEB ~extieee.std_logic_1164.STD_LOGIC 0 61 (_architecture (_uni ))))
		(_signal (_internal ADCstbyxE ~extieee.std_logic_1164.STD_LOGIC 0 62 (_architecture (_uni ))))
		(_signal (_internal ADCovrxS ~extieee.std_logic_1164.STD_LOGIC 0 63 (_architecture (_uni ))))
		(_signal (_internal RegisterWritexE ~extieee.std_logic_1164.STD_LOGIC 0 64 (_architecture (_uni ))))
		(_signal (_internal SRLatchxE ~extieee.std_logic_1164.STD_LOGIC 0 65 (_architecture (_uni ))))
		(_signal (_internal RunADCxS ~extieee.std_logic_1164.STD_LOGIC 0 66 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 67 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal ExposurexD ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 67 (_architecture (_uni ))))
		(_signal (_internal ColSettlexD ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 68 (_architecture (_uni ))))
		(_signal (_internal RowSettlexD ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 69 (_architecture (_uni ))))
		(_signal (_internal ResSettlexD ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 70 (_architecture (_uni ))))
		(_signal (_internal FramePeriodxD ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 71 (_architecture (_uni ))))
		(_signal (_internal TestPixelxE ~extieee.std_logic_1164.STD_LOGIC 0 72 (_architecture (_uni ))))
		(_signal (_internal SBRet10xE ~extieee.std_logic_1164.STD_LOGIC 0 73 (_architecture (_uni ))))
		(_signal (_internal ExtTriggerxE ~extieee.std_logic_1164.STD_LOGIC 0 74 (_architecture (_uni ))))
		(_signal (_internal CDVSTestSRRowInxS ~extieee.std_logic_1164.STD_LOGIC 0 75 (_architecture (_uni ))))
		(_signal (_internal CDVSTestSRRowClockxS ~extieee.std_logic_1164.STD_LOGIC 0 76 (_architecture (_uni ))))
		(_signal (_internal CDVSTestSRColInxS ~extieee.std_logic_1164.STD_LOGIC 0 77 (_architecture (_uni ))))
		(_signal (_internal CDVSTestSRColClockxS ~extieee.std_logic_1164.STD_LOGIC 0 78 (_architecture (_uni ))))
		(_signal (_internal CDVSTestColMode0xS ~extieee.std_logic_1164.STD_LOGIC 0 79 (_architecture (_uni ))))
		(_signal (_internal CDVSTestColMode1xS ~extieee.std_logic_1164.STD_LOGIC 0 80 (_architecture (_uni ))))
		(_signal (_internal CDVSTestApsTxGatexS ~extieee.std_logic_1164.STD_LOGIC 0 81 (_architecture (_uni ))))
		(_signal (_internal ADCStateOutputLEDxS ~extieee.std_logic_1164.STD_LOGIC 0 82 (_architecture (_uni ))))
		(_constant (_internal Tpw_clk ~extSTD.STANDARD.TIME 0 84 (_architecture ((ns 4634391661857464543)))))
		(_process
			(clock_gen(_architecture 0 0 88 (_process (_wait_for)(_target(0)))))
			(line__94(_architecture 1 0 94 (_assignment (_simple)(_alias((ADCclockxC)(_string \"0"\)))(_target(1)))))
			(line__95(_architecture 2 0 95 (_assignment (_simple)(_target(2)))))
			(line__96(_architecture 3 0 96 (_assignment (_simple)(_target(3)))))
			(line__97(_architecture 4 0 97 (_assignment (_simple)(_target(4)))))
			(line__98(_architecture 5 0 98 (_assignment (_simple)(_alias((ADCoexEB)(_string \"0"\)))(_target(5)))))
			(line__99(_architecture 6 0 99 (_assignment (_simple)(_alias((ADCstbyxE)(_string \"0"\)))(_target(6)))))
			(line__100(_architecture 7 0 100 (_assignment (_simple)(_alias((RegisterWritexE)(_string \"0"\)))(_target(8)))))
			(line__101(_architecture 8 0 101 (_assignment (_simple)(_target(9)))))
			(line__102(_architecture 9 0 102 (_assignment (_simple)(_target(10)))))
			(line__103(_architecture 10 0 103 (_assignment (_simple)(_target(11)))))
			(line__104(_architecture 11 0 104 (_assignment (_simple)(_target(12)))))
			(line__105(_architecture 12 0 105 (_assignment (_simple)(_target(13)))))
			(line__106(_architecture 13 0 106 (_assignment (_simple)(_target(14)))))
			(line__107(_architecture 14 0 107 (_assignment (_simple)(_target(15)))))
			(line__108(_architecture 15 0 108 (_assignment (_simple)(_alias((TestPixelxE)(_string \"0"\)))(_target(16)))))
			(line__109(_architecture 16 0 109 (_assignment (_simple)(_alias((SBRet10xE)(_string \"0"\)))(_target(17)))))
			(line__110(_architecture 17 0 110 (_assignment (_simple)(_alias((ExtTriggerxE)(_string \"0"\)))(_target(18)))))
			(line__111(_architecture 18 0 111 (_assignment (_simple)(_alias((CDVSTestSRRowInxS)(_string \"0"\)))(_target(19)))))
			(line__112(_architecture 19 0 112 (_assignment (_simple)(_alias((CDVSTestSRRowClockxS)(_string \"0"\)))(_target(20)))))
			(line__113(_architecture 20 0 113 (_assignment (_simple)(_alias((CDVSTestSRColInxS)(_string \"0"\)))(_target(21)))))
			(line__114(_architecture 21 0 114 (_assignment (_simple)(_alias((CDVSTestSRColClockxS)(_string \"0"\)))(_target(22)))))
			(line__115(_architecture 22 0 115 (_assignment (_simple)(_alias((CDVSTestColMode0xS)(_string \"0"\)))(_target(23)))))
			(line__116(_architecture 23 0 116 (_assignment (_simple)(_alias((CDVSTestColMode1xS)(_string \"0"\)))(_target(24)))))
			(line__117(_architecture 24 0 117 (_assignment (_simple)(_alias((CDVSTestApsTxGatexS)(_string \"0"\)))(_target(25)))))
			(line__118(_architecture 25 0 118 (_assignment (_simple)(_alias((ADCStateOutputLEDxS)(_string \"0"\)))(_target(26)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
	(_static
		(33686274 50463491 771 )
		(67372036 67372036 67372036 1028 )
		(33686018 33686018 33686018 33686274 )
		(33686018 33686018 33686018 33751554 )
		(33686018 33686018 33686018 33686019 )
	)
	(_model . Behavioural 26 -1
	)
)
V 000051 55 1665          1374169443436 Behavioral
(_unit VHDL (eventbeforeoverflow 0 30 (behavioral 0 39 ))
	(_version v63)
	(_time 1374169443437 2013.07.18 19:44:03)
	(_source (\./../../sourcecode/EventBeforeOverflow.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 4b441b481f1c1a5d1d1a5f1118)
	(_entity
		(_time 1372368067881)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in )(_event))))
		(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal OverflowxDI ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal EventxDI ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal EventBeforeOverflowxDO ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
		(_type (_internal state 0 40 (_enum1 stidle stevent stoverflow (_to (i 0)(i 2)))))
		(_signal (_internal StatexDP state 0 42 (_architecture (_uni ))))
		(_signal (_internal StatexDN state 0 42 (_architecture (_uni ))))
		(_process
			(p_memless(_architecture 0 0 47 (_process (_simple)(_target(6)(4))(_sensitivity(5)(2)(3)))))
			(p_memorizing(_architecture 1 0 74 (_process (_target(5))(_sensitivity(0)(1)(6))(_dssslsensitivity 2))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Behavioral 2 -1
	)
)
V 000051 55 4397          1374169443510 Behavioral
(_unit VHDL (synchronizerstatemachine 0 19 (behavioral 0 45 ))
	(_version v63)
	(_time 1374169443511 2013.07.18 19:44:03)
	(_source (\./../../sourcecode/synchronizerStateMachine.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 8987df8689de889fdfde91d2da)
	(_entity
		(_time 1372368069110)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_in )(_event))))
		(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_in ))))
		(_port (_internal RunxSI ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_in ))))
		(_port (_internal ConfigxSI ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
		(_port (_internal SyncInxABI ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal SyncOutxSBO ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_port (_internal TriggerxSO ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
		(_port (_internal HostResetTimestampxSI ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal ResetTimestampxSBO ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_out ))))
		(_port (_internal IncrementCounterxSO ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_out ))))
		(_type (_internal state 0 46 (_enum1 stidle sttriggerinhigh sttriggerinlow stresetslaves strunslave stslavewaitedge (_to (i 0)(i 5)))))
		(_signal (_internal StatexDP state 0 49 (_architecture (_uni ))))
		(_signal (_internal StatexDN state 0 49 (_architecture (_uni ))))
		(_signal (_internal SyncInxSB ~extieee.std_logic_1164.STD_LOGIC 0 52 (_architecture (_uni ))))
		(_signal (_internal SyncInxSBN ~extieee.std_logic_1164.STD_LOGIC 0 52 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~13 0 56 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_signal (_internal DividerxDN ~STD_LOGIC_VECTOR{6~downto~0}~13 0 56 (_architecture (_uni ))))
		(_signal (_internal DividerxDP ~STD_LOGIC_VECTOR{6~downto~0}~13 0 56 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~13 0 57 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_signal (_internal CounterxDN ~STD_LOGIC_VECTOR{13~downto~0}~13 0 57 (_architecture (_uni ))))
		(_signal (_internal CounterxDP ~STD_LOGIC_VECTOR{13~downto~0}~13 0 57 (_architecture (_uni ))))
		(_constant (_internal counterInc ~extSTD.STANDARD.INTEGER 0 63 (_process 0 ((i 89)))))
		(_constant (_internal squareWaveHighTime ~extSTD.STANDARD.INTEGER 0 64 (_process 0 ((i 50)))))
		(_constant (_internal squareWavePeriod ~extSTD.STANDARD.INTEGER 0 65 (_process 0 ((i 100)))))
		(_constant (_internal timeout ~extSTD.STANDARD.INTEGER 0 66 (_process 0 ((i 1000)))))
		(_constant (_internal resetSlavesTime ~extSTD.STANDARD.INTEGER 0 67 (_process 0 ((i 6000)))))
		(_process
			(p_memless(_architecture 0 0 62 (_process (_simple)(_target(5)(6)(8)(9)(11)(14)(16))(_sensitivity(2)(3)(4)(7)(10)(12)(15)(17)))))
			(p_mem(_architecture 1 0 223 (_process (_target(10)(15)(17))(_sensitivity(0)(1)(11)(14)(16))(_dssslsensitivity 2))))
			(synchronizer(_architecture 2 0 240 (_process (_target(12)(13))(_sensitivity(0)(4)(13))(_dssslsensitivity 1))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_static
		(33686018 131586 )
		(33686018 33686018 33686018 514 )
		(33686018 131586 )
		(33686018 33686018 33686018 514 )
		(33686018 131586 )
		(33686018 33686018 33686018 514 )
		(33686018 131586 )
		(33686018 33686018 33686018 514 )
		(33686018 131586 )
		(33686018 33686018 33686018 514 )
		(33686018 131586 )
		(33686018 33686018 33686018 514 )
		(33686018 131586 )
		(33686018 33686018 33686018 514 )
		(33686018 131586 )
		(33686018 33686018 33686018 514 )
		(33686018 131586 )
		(33686018 33686018 33686018 514 )
	)
	(_model . Behavioral 3 -1
	)
)
V 000051 55 2368          1374169443575 Behavioral
(_unit VHDL (wordregister 0 30 (behavioral 0 41 ))
	(_version v63)
	(_time 1374169443576 2013.07.18 19:44:03)
	(_source (\./../../sourcecode/wordRegister.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code d7d98585868181c1d0d2c58d83)
	(_entity
		(_time 1372368066647)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_generic (_internal width ~extSTD.STANDARD.NATURAL 0 32 \14\ (_entity ((i 14)))))
		(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in )(_event))))
		(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal WriteEnablexEI ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{width-1~downto~0}~12 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
		(_port (_internal DataInxDI ~STD_LOGIC_VECTOR{width-1~downto~0}~12 0 37 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{width-1~downto~0}~122 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal DataOutxDO ~STD_LOGIC_VECTOR{width-1~downto~0}~122 0 38 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{width-1~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_signal (_internal StatexDP ~STD_LOGIC_VECTOR{width-1~downto~0}~13 0 44 (_architecture (_uni ))))
		(_signal (_internal StatexDN ~STD_LOGIC_VECTOR{width-1~downto~0}~13 0 44 (_architecture (_uni ))))
		(_process
			(p_memless(_architecture 0 0 49 (_process (_simple)(_target(4)(6))(_sensitivity(2)(3)(5)))))
			(p_memorizing(_architecture 1 0 61 (_process (_target(5))(_sensitivity(0)(1)(6))(_dssslsensitivity 2))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . Behavioral 5 -1
	)
)
V 000051 55 2474          1374169443651 Behavioral
(_unit VHDL (timestampcounter 0 25 (behavioral 0 36 ))
	(_version v63)
	(_time 1374169443652 2013.07.18 19:44:03)
	(_source (\./../../sourcecode/timestampCounter.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 151b4712194215031341064e40)
	(_entity
		(_time 1372368069416)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal IncrementxSI ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal OverflowxSO ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_port (_internal DataxDO ~STD_LOGIC_VECTOR{13~downto~0}~12 0 33 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{14~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 14)(i 0))))))
		(_signal (_internal CountxDP ~STD_LOGIC_VECTOR{14~downto~0}~13 0 38 (_architecture (_uni ))))
		(_signal (_internal CountxDN ~STD_LOGIC_VECTOR{14~downto~0}~13 0 38 (_architecture (_uni ))))
		(_signal (_internal MSbDelayedxDN ~extieee.std_logic_1164.STD_LOGIC 0 40 (_architecture (_uni ))))
		(_signal (_internal MSbDelayedxDP ~extieee.std_logic_1164.STD_LOGIC 0 40 (_architecture (_uni ))))
		(_process
			(line__44(_architecture 0 0 44 (_assignment (_simple)(_alias((DataxDO)(CountxDP(d_13_0))))(_target(4))(_sensitivity(5(d_13_0))))))
			(line__49(_architecture 1 0 49 (_assignment (_simple)(_target(3))(_sensitivity(5(14))(8)))))
			(p_memless(_architecture 2 0 52 (_process (_simple)(_target(6)(7))(_sensitivity(2)(5)))))
			(p_memoryzing(_architecture 3 0 65 (_process (_target(5)(8))(_sensitivity(0)(1)(6)(7))(_dssslsensitivity 2))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33686018 33686018 131586 )
	)
	(_model . Behavioral 4 -1
	)
)
V 000051 55 3232          1374169443711 Behavioral
(_unit VHDL (fifostatemachine 0 25 (behavioral 0 53 ))
	(_version v63)
	(_time 1374169443712 2013.07.18 19:44:03)
	(_source (\./../../sourcecode/fifoStatemachine.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 545b045759030642055a470f01)
	(_entity
		(_time 1372368068503)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in )(_event))))
		(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in ))))
		(_port (_internal RunxSI ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal FifoTransactionxSO ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
		(_port (_internal FX2FifoInFullxSBI ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal FifoEmptyxSI ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
		(_port (_internal FifoReadxEO ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_out ))))
		(_port (_internal FX2FifoWritexEBO ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_out ))))
		(_port (_internal FX2FifoPktEndxSBO ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal FX2FifoAddressxDO ~STD_LOGIC_VECTOR{1~downto~0}~12 0 42 (_entity (_out ))))
		(_port (_internal IncEventCounterxSO ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_out ))))
		(_port (_internal ResetEventCounterxSO ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_out ))))
		(_port (_internal ResetEarlyPaketTimerxSO ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_out ))))
		(_port (_internal EarlyPaketTimerOverflowxSI ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_in ))))
		(_type (_internal state 0 54 (_enum1 stidle stearlypaket1 stsetupwrite1 stwrite (_to (i 0)(i 3)))))
		(_signal (_internal StatexDP state 0 57 (_architecture (_uni ))))
		(_signal (_internal StatexDN state 0 57 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR~13 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 1))))))
		(_constant (_internal EP2 ~STD_LOGIC_VECTOR~13 0 61 (_architecture (_string \"00"\))))
		(_type (_internal ~STD_LOGIC_VECTOR~131 0 62 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 1))))))
		(_constant (_internal EP6 ~STD_LOGIC_VECTOR~131 0 62 (_architecture (_string \"10"\))))
		(_process
			(p_memless(_architecture 0 0 68 (_process (_simple)(_target(3)(6)(7)(8)(9)(10)(11)(12)(15))(_sensitivity(2)(4)(5)(13)(14)))))
			(p_memoryzing(_architecture 1 0 127 (_process (_target(14))(_sensitivity(0)(1)(15))(_dssslsensitivity 2))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . Behavioral 2 -1
	)
)
V 000051 55 6993          1374169443777 Behavioral
(_unit VHDL (monitorstatemachine 0 25 (behavioral 0 68 ))
	(_version v63)
	(_time 1374169443778 2013.07.18 19:44:03)
	(_source (\./../../sourcecode/monitorStateMachine.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code a2ada0f5f6f5a3b4aba4a7a7e4f9f1)
	(_entity
		(_time 1372368068804)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in )(_event))))
		(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in ))))
		(_port (_internal AERREQxSBI ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal AERACKxSBO ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
		(_port (_internal XxDI ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal UseLongAckxSI ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal FifoFullxSI ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in ))))
		(_port (_internal FifoWritexEO ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_out ))))
		(_port (_internal TimestampRegWritexEO ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_out ))))
		(_port (_internal AddressRegWritexEO ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal AddressTimestampSelectxSO ~STD_LOGIC_VECTOR{1~downto~0}~12 0 48 (_entity (_out ))))
		(_port (_internal ADCvalueReadyxSI ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_in ))))
		(_port (_internal ReadADCvaluexEO ~extieee.std_logic_1164.STD_LOGIC 0 52 (_entity (_out ))))
		(_port (_internal TimestampOverflowxSI ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_in ))))
		(_port (_internal TriggerxSI ~extieee.std_logic_1164.STD_LOGIC 0 58 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~122 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal AddressMSBxDO ~STD_LOGIC_VECTOR{1~downto~0}~122 0 61 (_entity (_out ))))
		(_port (_internal ResetTimestampxSBI ~extieee.std_logic_1164.STD_LOGIC 0 64 (_entity (_in ))))
		(_type (_internal state 0 69 (_enum1 stidle stwraddress stwrtime stwait stoverflow stresettimestamp stfifofull streqrelease stadc stadctime stwrtriggertime stwrtrigger (_to (i 0)(i 11)))))
		(_signal (_internal AERREQxSB ~extieee.std_logic_1164.STD_LOGIC 0 72 (_architecture (_uni ))))
		(_signal (_internal StatexDP state 0 75 (_architecture (_uni ))))
		(_signal (_internal StatexDN state 0 75 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 76 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal CountxDP ~STD_LOGIC_VECTOR{7~downto~0}~13 0 76 (_architecture (_uni ))))
		(_signal (_internal CountxDN ~STD_LOGIC_VECTOR{7~downto~0}~13 0 76 (_architecture (_uni ))))
		(_signal (_internal TriggerxDP ~extieee.std_logic_1164.STD_LOGIC 0 77 (_architecture (_uni ))))
		(_signal (_internal TriggerxDN ~extieee.std_logic_1164.STD_LOGIC 0 77 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 80 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal TimestampOverflowxDN ~STD_LOGIC_VECTOR{15~downto~0}~13 0 80 (_architecture (_uni ))))
		(_signal (_internal TimestampOverflowxDP ~STD_LOGIC_VECTOR{15~downto~0}~13 0 80 (_architecture (_uni ))))
		(_signal (_internal TimestampResetxDP ~extieee.std_logic_1164.STD_LOGIC 0 83 (_architecture (_uni ))))
		(_signal (_internal TimestampResetxDN ~extieee.std_logic_1164.STD_LOGIC 0 83 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 86 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal selectADC ~STD_LOGIC_VECTOR{1~downto~0}~13 0 86 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~132 0 87 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal selectaddress ~STD_LOGIC_VECTOR{1~downto~0}~132 0 87 (_architecture (_string \"01"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~134 0 88 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal selecttimestamp ~STD_LOGIC_VECTOR{1~downto~0}~134 0 88 (_architecture (_string \"00"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~136 0 89 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal selecttrigger ~STD_LOGIC_VECTOR{1~downto~0}~136 0 89 (_architecture (_string \"10"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~138 0 91 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal address ~STD_LOGIC_VECTOR{1~downto~0}~138 0 91 (_architecture (_string \"00"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1310 0 92 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal wrap ~STD_LOGIC_VECTOR{1~downto~0}~1310 0 92 (_architecture (_string \"10"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1312 0 93 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal timereset ~STD_LOGIC_VECTOR{1~downto~0}~1312 0 93 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 94 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal timestamp ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 94 (_architecture (_string \"01"\))))
		(_constant (_internal ackExtension ~extSTD.STANDARD.INTEGER 0 96 (_architecture ((i 5)))))
		(_process
			(line__99(_architecture 0 0 99 (_assignment (_simple)(_alias((AERREQxSB)(AERREQxSBI)))(_target(17))(_sensitivity(2)))))
			(p_memless(_architecture 1 0 102 (_process (_simple)(_target(19)(21)(23)(24)(27)(3)(7)(8)(9)(10)(12)(15))(_sensitivity(17)(18)(20)(22)(25)(26)(4)(5)(6)(11)(13)(14)(16)))))
			(p_memoryzing(_architecture 2 0 273 (_process (_target(18)(20)(22)(25)(26))(_sensitivity(0)(1)(19)(21)(23)(24)(27))(_dssslsensitivity 2))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_static
		(33686018 33686018 )
		(33686018 33686018 33686018 33686018 )
		(33686018 33686018 33686018 33686018 )
		(33686018 33686018 )
		(33686018 33686018 )
		(33686018 33686018 )
		(33686018 33686018 33686018 33686018 )
	)
	(_model . Behavioral 3 -1
	)
)
V 000051 55 2362          1374169443846 Behavioral
(_unit VHDL (shiftregister 0 30 (behavioral 0 42 ))
	(_version v63)
	(_time 1374169443847 2013.07.18 19:44:03)
	(_source (\./../../sourcecode/shiftRegister.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code e0eeb5b3e8b7bdf6e5e2f4bbb3)
	(_entity
		(_time 1372368071005)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_generic (_internal width ~extSTD.STANDARD.NATURAL 0 32 \32\ (_entity ((i 32)))))
		(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in )(_event))))
		(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal LatchxEI ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in )(_event))))
		(_port (_internal DxDI ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ))))
		(_port (_internal QxDO ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{width-1~downto~0}~12 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal DataOutxDO ~STD_LOGIC_VECTOR{width-1~downto~0}~12 0 39 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{width-1~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_signal (_internal StatexD ~STD_LOGIC_VECTOR{width-1~downto~0}~13 0 45 (_architecture (_uni ))))
		(_process
			(p_latch(_architecture 0 0 50 (_process (_target(5))(_sensitivity(1)(2)(6))(_dssslsensitivity 2))))
			(line__60(_architecture 1 0 60 (_assignment (_simple)(_target(4))(_sensitivity(6(_index 5)))(_read(6(_index 6))))))
			(p_memorizing(_architecture 2 0 63 (_process (_simple)(_target(6(0))(6(_range 7))(6))(_sensitivity(0)(1))(_read(3)(6(_range 8))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . Behavioral 9 -1
	)
)
V 000051 55 1935          1374169443912 Behavioral
(_unit VHDL (eventcounter 0 26 (behavioral 0 35 ))
	(_version v63)
	(_time 1374169443913 2013.07.18 19:44:03)
	(_source (\./../../sourcecode/eventCounter.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 1f481a194f484e09491d0b454d)
	(_entity
		(_time 1372368068203)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal ClearxSI ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal IncrementxSI ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal OverflowxSO ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{8~downto~0}~13 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_signal (_internal CountxDP ~STD_LOGIC_VECTOR{8~downto~0}~13 0 37 (_architecture (_uni ))))
		(_signal (_internal CountxDN ~STD_LOGIC_VECTOR{8~downto~0}~13 0 37 (_architecture (_uni ))))
		(_process
			(p_memoryless(_architecture 0 0 41 (_process (_simple)(_target(6)(4))(_sensitivity(5)(2)(3)))))
			(p_memoryzing(_architecture 1 0 61 (_process (_target(5))(_sensitivity(0)(1)(6))(_dssslsensitivity 2))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33686018 2 )
		(33686018 33686018 2 )
		(33686018 33686018 2 )
	)
	(_model . Behavioral 2 -1
	)
)
V 000050 55 19399         1374169443997 Structure
(_unit VHDL (aerfifo 0 14 (structure 0 30 ))
	(_version v63)
	(_time 1374169443998 2013.07.18 19:44:03)
	(_source (\./../../sourcecode/AERfifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(machxo(components)))
	(_code 7c2b7d7d2a2a2a6a292f65262b)
	(_entity
		(_time 1372368066962)
		(_use (std(standard))(ieee(std_logic_1164))(machxo(components)))
	)
	(_component
		(fifo8ka
			(_object
				(_generic (_internal FULLPOINTER1 ~STD_LOGIC_VECTOR{13~downto~0}~13 0 47 (_entity -1 )))
				(_generic (_internal FULLPOINTER ~STD_LOGIC_VECTOR{13~downto~0}~132 0 48 (_entity -1 )))
				(_generic (_internal AFPOINTER1 ~STD_LOGIC_VECTOR{13~downto~0}~134 0 49 (_entity -1 )))
				(_generic (_internal AEPOINTER1 ~STD_LOGIC_VECTOR{13~downto~0}~136 0 50 (_entity -1 )))
				(_generic (_internal AFPOINTER ~STD_LOGIC_VECTOR{13~downto~0}~138 0 51 (_entity -1 )))
				(_generic (_internal AEPOINTER ~STD_LOGIC_VECTOR{13~downto~0}~1310 0 52 (_entity -1 )))
				(_generic (_internal CSDECODE_R ~STD_LOGIC_VECTOR{1~downto~0}~13 0 53 (_entity -1 )))
				(_generic (_internal CSDECODE_W ~STD_LOGIC_VECTOR{1~downto~0}~1312 0 54 (_entity -1 )))
				(_generic (_internal RESETMODE ~STRING~13 0 55 (_entity -1 )))
				(_generic (_internal REGMODE ~STRING~1313 0 55 (_entity -1 )))
				(_generic (_internal DATA_WIDTH_R ~extSTD.STANDARD.INTEGER 0 56 (_entity -1 )))
				(_generic (_internal DATA_WIDTH_W ~extSTD.STANDARD.INTEGER 0 56 (_entity -1 )))
				(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 58 (_entity (_in ))))
				(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 58 (_entity (_in ))))
				(_port (_internal DI2 ~extieee.std_logic_1164.STD_LOGIC 0 58 (_entity (_in ))))
				(_port (_internal DI3 ~extieee.std_logic_1164.STD_LOGIC 0 59 (_entity (_in ))))
				(_port (_internal DI4 ~extieee.std_logic_1164.STD_LOGIC 0 59 (_entity (_in ))))
				(_port (_internal DI5 ~extieee.std_logic_1164.STD_LOGIC 0 59 (_entity (_in ))))
				(_port (_internal DI6 ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_in ))))
				(_port (_internal DI7 ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_in ))))
				(_port (_internal DI8 ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_in ))))
				(_port (_internal DI9 ~extieee.std_logic_1164.STD_LOGIC 0 61 (_entity (_in ))))
				(_port (_internal DI10 ~extieee.std_logic_1164.STD_LOGIC 0 61 (_entity (_in ))))
				(_port (_internal DI11 ~extieee.std_logic_1164.STD_LOGIC 0 61 (_entity (_in ))))
				(_port (_internal DI12 ~extieee.std_logic_1164.STD_LOGIC 0 62 (_entity (_in ))))
				(_port (_internal DI13 ~extieee.std_logic_1164.STD_LOGIC 0 62 (_entity (_in ))))
				(_port (_internal DI14 ~extieee.std_logic_1164.STD_LOGIC 0 63 (_entity (_in ))))
				(_port (_internal DI15 ~extieee.std_logic_1164.STD_LOGIC 0 63 (_entity (_in ))))
				(_port (_internal DI16 ~extieee.std_logic_1164.STD_LOGIC 0 64 (_entity (_in ))))
				(_port (_internal DI17 ~extieee.std_logic_1164.STD_LOGIC 0 64 (_entity (_in ))))
				(_port (_internal DI18 ~extieee.std_logic_1164.STD_LOGIC 0 65 (_entity (_in ))))
				(_port (_internal DI19 ~extieee.std_logic_1164.STD_LOGIC 0 65 (_entity (_in ))))
				(_port (_internal DI20 ~extieee.std_logic_1164.STD_LOGIC 0 66 (_entity (_in ))))
				(_port (_internal DI21 ~extieee.std_logic_1164.STD_LOGIC 0 66 (_entity (_in ))))
				(_port (_internal DI22 ~extieee.std_logic_1164.STD_LOGIC 0 67 (_entity (_in ))))
				(_port (_internal DI23 ~extieee.std_logic_1164.STD_LOGIC 0 67 (_entity (_in ))))
				(_port (_internal DI24 ~extieee.std_logic_1164.STD_LOGIC 0 68 (_entity (_in ))))
				(_port (_internal DI25 ~extieee.std_logic_1164.STD_LOGIC 0 68 (_entity (_in ))))
				(_port (_internal DI26 ~extieee.std_logic_1164.STD_LOGIC 0 69 (_entity (_in ))))
				(_port (_internal DI27 ~extieee.std_logic_1164.STD_LOGIC 0 69 (_entity (_in ))))
				(_port (_internal DI28 ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_in ))))
				(_port (_internal DI29 ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_in ))))
				(_port (_internal DI30 ~extieee.std_logic_1164.STD_LOGIC 0 71 (_entity (_in ))))
				(_port (_internal DI31 ~extieee.std_logic_1164.STD_LOGIC 0 71 (_entity (_in ))))
				(_port (_internal DI32 ~extieee.std_logic_1164.STD_LOGIC 0 72 (_entity (_in ))))
				(_port (_internal DI33 ~extieee.std_logic_1164.STD_LOGIC 0 72 (_entity (_in ))))
				(_port (_internal DI34 ~extieee.std_logic_1164.STD_LOGIC 0 73 (_entity (_in ))))
				(_port (_internal DI35 ~extieee.std_logic_1164.STD_LOGIC 0 73 (_entity (_in ))))
				(_port (_internal FULLI ~extieee.std_logic_1164.STD_LOGIC 0 74 (_entity (_in ))))
				(_port (_internal CSW0 ~extieee.std_logic_1164.STD_LOGIC 0 74 (_entity (_in ))))
				(_port (_internal CSW1 ~extieee.std_logic_1164.STD_LOGIC 0 75 (_entity (_in ))))
				(_port (_internal EMPTYI ~extieee.std_logic_1164.STD_LOGIC 0 75 (_entity (_in ))))
				(_port (_internal CSR0 ~extieee.std_logic_1164.STD_LOGIC 0 76 (_entity (_in ))))
				(_port (_internal CSR1 ~extieee.std_logic_1164.STD_LOGIC 0 76 (_entity (_in ))))
				(_port (_internal WE ~extieee.std_logic_1164.STD_LOGIC 0 76 (_entity (_in ))))
				(_port (_internal RE ~extieee.std_logic_1164.STD_LOGIC 0 77 (_entity (_in ))))
				(_port (_internal CLKW ~extieee.std_logic_1164.STD_LOGIC 0 77 (_entity (_in ))))
				(_port (_internal CLKR ~extieee.std_logic_1164.STD_LOGIC 0 77 (_entity (_in ))))
				(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 78 (_entity (_in ))))
				(_port (_internal RPRST ~extieee.std_logic_1164.STD_LOGIC 0 78 (_entity (_in ))))
				(_port (_internal DO0 ~extieee.std_logic_1164.STD_LOGIC 0 79 (_entity (_out ))))
				(_port (_internal DO1 ~extieee.std_logic_1164.STD_LOGIC 0 79 (_entity (_out ))))
				(_port (_internal DO2 ~extieee.std_logic_1164.STD_LOGIC 0 80 (_entity (_out ))))
				(_port (_internal DO3 ~extieee.std_logic_1164.STD_LOGIC 0 80 (_entity (_out ))))
				(_port (_internal DO4 ~extieee.std_logic_1164.STD_LOGIC 0 81 (_entity (_out ))))
				(_port (_internal DO5 ~extieee.std_logic_1164.STD_LOGIC 0 81 (_entity (_out ))))
				(_port (_internal DO6 ~extieee.std_logic_1164.STD_LOGIC 0 82 (_entity (_out ))))
				(_port (_internal DO7 ~extieee.std_logic_1164.STD_LOGIC 0 82 (_entity (_out ))))
				(_port (_internal DO8 ~extieee.std_logic_1164.STD_LOGIC 0 83 (_entity (_out ))))
				(_port (_internal DO9 ~extieee.std_logic_1164.STD_LOGIC 0 83 (_entity (_out ))))
				(_port (_internal DO10 ~extieee.std_logic_1164.STD_LOGIC 0 84 (_entity (_out ))))
				(_port (_internal DO11 ~extieee.std_logic_1164.STD_LOGIC 0 84 (_entity (_out ))))
				(_port (_internal DO12 ~extieee.std_logic_1164.STD_LOGIC 0 85 (_entity (_out ))))
				(_port (_internal DO13 ~extieee.std_logic_1164.STD_LOGIC 0 85 (_entity (_out ))))
				(_port (_internal DO14 ~extieee.std_logic_1164.STD_LOGIC 0 86 (_entity (_out ))))
				(_port (_internal DO15 ~extieee.std_logic_1164.STD_LOGIC 0 86 (_entity (_out ))))
				(_port (_internal DO16 ~extieee.std_logic_1164.STD_LOGIC 0 87 (_entity (_out ))))
				(_port (_internal DO17 ~extieee.std_logic_1164.STD_LOGIC 0 87 (_entity (_out ))))
				(_port (_internal DO18 ~extieee.std_logic_1164.STD_LOGIC 0 88 (_entity (_out ))))
				(_port (_internal DO19 ~extieee.std_logic_1164.STD_LOGIC 0 88 (_entity (_out ))))
				(_port (_internal DO20 ~extieee.std_logic_1164.STD_LOGIC 0 89 (_entity (_out ))))
				(_port (_internal DO21 ~extieee.std_logic_1164.STD_LOGIC 0 89 (_entity (_out ))))
				(_port (_internal DO22 ~extieee.std_logic_1164.STD_LOGIC 0 90 (_entity (_out ))))
				(_port (_internal DO23 ~extieee.std_logic_1164.STD_LOGIC 0 90 (_entity (_out ))))
				(_port (_internal DO24 ~extieee.std_logic_1164.STD_LOGIC 0 91 (_entity (_out ))))
				(_port (_internal DO25 ~extieee.std_logic_1164.STD_LOGIC 0 91 (_entity (_out ))))
				(_port (_internal DO26 ~extieee.std_logic_1164.STD_LOGIC 0 92 (_entity (_out ))))
				(_port (_internal DO27 ~extieee.std_logic_1164.STD_LOGIC 0 92 (_entity (_out ))))
				(_port (_internal DO28 ~extieee.std_logic_1164.STD_LOGIC 0 93 (_entity (_out ))))
				(_port (_internal DO29 ~extieee.std_logic_1164.STD_LOGIC 0 93 (_entity (_out ))))
				(_port (_internal DO30 ~extieee.std_logic_1164.STD_LOGIC 0 94 (_entity (_out ))))
				(_port (_internal DO31 ~extieee.std_logic_1164.STD_LOGIC 0 94 (_entity (_out ))))
				(_port (_internal DO32 ~extieee.std_logic_1164.STD_LOGIC 0 95 (_entity (_out ))))
				(_port (_internal DO33 ~extieee.std_logic_1164.STD_LOGIC 0 95 (_entity (_out ))))
				(_port (_internal DO34 ~extieee.std_logic_1164.STD_LOGIC 0 96 (_entity (_out ))))
				(_port (_internal DO35 ~extieee.std_logic_1164.STD_LOGIC 0 96 (_entity (_out ))))
				(_port (_internal EF ~extieee.std_logic_1164.STD_LOGIC 0 97 (_entity (_out ))))
				(_port (_internal AEF ~extieee.std_logic_1164.STD_LOGIC 0 97 (_entity (_out ))))
				(_port (_internal AFF ~extieee.std_logic_1164.STD_LOGIC 0 97 (_entity (_out ))))
				(_port (_internal FF ~extieee.std_logic_1164.STD_LOGIC 0 98 (_entity (_out ))))
			)
		)
		(vhi
			(_object
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_out ))))
			)
		)
		(vlo
			(_object
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_out ))))
			)
		)
	)
	(_instantiation AERfifo_0_1 0 140 (_component fifo8ka )
		(_generic
			((FULLPOINTER1)(_string \"01111111110001"\))
			((FULLPOINTER)(_string \"01111111111001"\))
			((AFPOINTER1)(_string \"00011111010001"\))
			((AEPOINTER1)(_string \"00000001011111"\))
			((AFPOINTER)(_string \"00011111011001"\))
			((AEPOINTER)(_string \"00000001010111"\))
			((CSDECODE_R)(_string \"11"\))
			((CSDECODE_W)(_string \"11"\))
			((RESETMODE)(_string \"ASYNC"\))
			((REGMODE)(_string \"NOREG"\))
			((DATA_WIDTH_R)((i 9)))
			((DATA_WIDTH_W)((i 9)))
		)
		(_port
			((DI0)(Data(0)))
			((DI1)(Data(1)))
			((DI2)(Data(2)))
			((DI3)(Data(3)))
			((DI4)(Data(4)))
			((DI5)(Data(5)))
			((DI6)(Data(6)))
			((DI7)(Data(7)))
			((DI8)(Data(8)))
			((DI9)(scuba_vlo))
			((DI10)(scuba_vlo))
			((DI11)(scuba_vlo))
			((DI12)(scuba_vlo))
			((DI13)(scuba_vlo))
			((DI14)(scuba_vlo))
			((DI15)(scuba_vlo))
			((DI16)(scuba_vlo))
			((DI17)(scuba_vlo))
			((DI18)(scuba_vlo))
			((DI19)(scuba_vlo))
			((DI20)(scuba_vlo))
			((DI21)(scuba_vlo))
			((DI22)(scuba_vlo))
			((DI23)(scuba_vlo))
			((DI24)(scuba_vlo))
			((DI25)(scuba_vlo))
			((DI26)(scuba_vlo))
			((DI27)(scuba_vlo))
			((DI28)(scuba_vlo))
			((DI29)(scuba_vlo))
			((DI30)(scuba_vlo))
			((DI31)(scuba_vlo))
			((DI32)(scuba_vlo))
			((DI33)(scuba_vlo))
			((DI34)(scuba_vlo))
			((DI35)(scuba_vlo))
			((FULLI)(Full_int))
			((CSW0)(scuba_vhi))
			((CSW1)(scuba_vhi))
			((EMPTYI)(Empty_int))
			((CSR0)(scuba_vhi))
			((CSR1)(scuba_vhi))
			((WE)(WrEn))
			((RE)(RdEn))
			((CLKW)(WrClock))
			((CLKR)(RdClock))
			((RST)(Reset))
			((RPRST)(RPReset))
			((DO0)(Q(0)))
			((DO1)(Q(1)))
			((DO2)(Q(2)))
			((DO3)(Q(3)))
			((DO4)(Q(4)))
			((DO5)(Q(5)))
			((DO6)(Q(6)))
			((DO7)(Q(7)))
			((DO8)(Q(8)))
			((DO9)(_open))
			((DO10)(_open))
			((DO11)(_open))
			((DO12)(_open))
			((DO13)(_open))
			((DO14)(_open))
			((DO15)(_open))
			((DO16)(_open))
			((DO17)(_open))
			((DO18)(_open))
			((DO19)(_open))
			((DO20)(_open))
			((DO21)(_open))
			((DO22)(_open))
			((DO23)(_open))
			((DO24)(_open))
			((DO25)(_open))
			((DO26)(_open))
			((DO27)(_open))
			((DO28)(_open))
			((DO29)(_open))
			((DO30)(_open))
			((DO31)(_open))
			((DO32)(_open))
			((DO33)(_open))
			((DO34)(_open))
			((DO35)(_open))
			((EF)(Empty_int))
			((AEF)(AlmostEmpty))
			((AFF)(AlmostFull))
			((FF)(Full_int))
		)
		(_use (_entity machxo fifo8ka)
			(_generic
				((DATA_WIDTH_W)((i 9)))
				((DATA_WIDTH_R)((i 9)))
				((REGMODE)(_string \"NOREG"\))
				((RESETMODE)(_string \"ASYNC"\))
				((CSDECODE_W)(_string \"11"\))
				((CSDECODE_R)(_string \"11"\))
				((AEPOINTER)(_string \"00000001010111"\))
				((AEPOINTER1)(_string \"00000001011111"\))
				((AFPOINTER)(_string \"00011111011001"\))
				((AFPOINTER1)(_string \"00011111010001"\))
				((FULLPOINTER)(_string \"01111111111001"\))
				((FULLPOINTER1)(_string \"01111111110001"\))
			)
		)
	)
	(_instantiation scuba_vhi_inst 0 173 (_component vhi )
		(_port
			((Z)(scuba_vhi))
		)
		(_use (_entity machxo vhi)
		)
	)
	(_instantiation scuba_vlo_inst 0 176 (_component vlo )
		(_port
			((Z)(scuba_vlo))
		)
		(_use (_entity machxo vlo)
		)
	)
	(_instantiation AERfifo_1_0 0 179 (_component fifo8ka )
		(_generic
			((FULLPOINTER1)(_string \"00000000000000"\))
			((FULLPOINTER)(_string \"11111111111111"\))
			((AFPOINTER1)(_string \"00000000000000"\))
			((AEPOINTER1)(_string \"00000000000000"\))
			((AFPOINTER)(_string \"11111111111111"\))
			((AEPOINTER)(_string \"11111111111111"\))
			((CSDECODE_R)(_string \"11"\))
			((CSDECODE_W)(_string \"11"\))
			((RESETMODE)(_string \"ASYNC"\))
			((REGMODE)(_string \"NOREG"\))
			((DATA_WIDTH_R)((i 9)))
			((DATA_WIDTH_W)((i 9)))
		)
		(_port
			((DI0)(Data(9)))
			((DI1)(Data(10)))
			((DI2)(Data(11)))
			((DI3)(Data(12)))
			((DI4)(Data(13)))
			((DI5)(Data(14)))
			((DI6)(Data(15)))
			((DI7)(scuba_vlo))
			((DI8)(scuba_vlo))
			((DI9)(scuba_vlo))
			((DI10)(scuba_vlo))
			((DI11)(scuba_vlo))
			((DI12)(scuba_vlo))
			((DI13)(scuba_vlo))
			((DI14)(scuba_vlo))
			((DI15)(scuba_vlo))
			((DI16)(scuba_vlo))
			((DI17)(scuba_vlo))
			((DI18)(scuba_vlo))
			((DI19)(scuba_vlo))
			((DI20)(scuba_vlo))
			((DI21)(scuba_vlo))
			((DI22)(scuba_vlo))
			((DI23)(scuba_vlo))
			((DI24)(scuba_vlo))
			((DI25)(scuba_vlo))
			((DI26)(scuba_vlo))
			((DI27)(scuba_vlo))
			((DI28)(scuba_vlo))
			((DI29)(scuba_vlo))
			((DI30)(scuba_vlo))
			((DI31)(scuba_vlo))
			((DI32)(scuba_vlo))
			((DI33)(scuba_vlo))
			((DI34)(scuba_vlo))
			((DI35)(scuba_vlo))
			((FULLI)(Full_int))
			((CSW0)(scuba_vhi))
			((CSW1)(scuba_vhi))
			((EMPTYI)(Empty_int))
			((CSR0)(scuba_vhi))
			((CSR1)(scuba_vhi))
			((WE)(WrEn))
			((RE)(RdEn))
			((CLKW)(WrClock))
			((CLKR)(RdClock))
			((RST)(Reset))
			((RPRST)(RPReset))
			((DO0)(Q(9)))
			((DO1)(Q(10)))
			((DO2)(Q(11)))
			((DO3)(Q(12)))
			((DO4)(Q(13)))
			((DO5)(Q(14)))
			((DO6)(Q(15)))
			((DO7)(_open))
			((DO8)(_open))
			((DO9)(_open))
			((DO10)(_open))
			((DO11)(_open))
			((DO12)(_open))
			((DO13)(_open))
			((DO14)(_open))
			((DO15)(_open))
			((DO16)(_open))
			((DO17)(_open))
			((DO18)(_open))
			((DO19)(_open))
			((DO20)(_open))
			((DO21)(_open))
			((DO22)(_open))
			((DO23)(_open))
			((DO24)(_open))
			((DO25)(_open))
			((DO26)(_open))
			((DO27)(_open))
			((DO28)(_open))
			((DO29)(_open))
			((DO30)(_open))
			((DO31)(_open))
			((DO32)(_open))
			((DO33)(_open))
			((DO34)(_open))
			((DO35)(_open))
			((EF)(_open))
			((AEF)(_open))
			((AFF)(_open))
			((FF)(_open))
		)
		(_use (_entity machxo fifo8ka)
			(_generic
				((DATA_WIDTH_W)((i 9)))
				((DATA_WIDTH_R)((i 9)))
				((REGMODE)(_string \"NOREG"\))
				((RESETMODE)(_string \"ASYNC"\))
				((CSDECODE_W)(_string \"11"\))
				((CSDECODE_R)(_string \"11"\))
				((AEPOINTER)(_string \"11111111111111"\))
				((AEPOINTER1)(_string \"00000000000000"\))
				((AFPOINTER)(_string \"11111111111111"\))
				((AFPOINTER1)(_string \"00000000000000"\))
				((FULLPOINTER)(_string \"11111111111111"\))
				((FULLPOINTER1)(_string \"00000000000000"\))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal Data ~STD_LOGIC_VECTOR{15~downto~0}~12 0 16 (_entity (_in ))))
		(_port (_internal WrClock ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
		(_port (_internal RdClock ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
		(_port (_internal WrEn ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_in ))))
		(_port (_internal RdEn ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_in ))))
		(_port (_internal Reset ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_in ))))
		(_port (_internal RPReset ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal Q ~STD_LOGIC_VECTOR{15~downto~0}~122 0 23 (_entity (_out ))))
		(_port (_internal Empty ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_out ))))
		(_port (_internal Full ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_out ))))
		(_port (_internal AlmostEmpty ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_out ))))
		(_port (_internal AlmostFull ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_out ))))
		(_signal (_internal scuba_vhi ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_signal (_internal Empty_int ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal Full_int ~extieee.std_logic_1164.STD_LOGIC 0 35 (_architecture (_uni ))))
		(_signal (_internal scuba_vlo ~extieee.std_logic_1164.STD_LOGIC 0 36 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~13 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~132 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~134 0 49 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~136 0 50 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~138 0 51 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~1310 0 52 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 53 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1312 0 54 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_type (_internal ~STRING~13 0 55 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_type (_internal ~STRING~1313 0 55 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_process
			(line__211(_architecture 0 0 211 (_assignment (_simple)(_alias((Empty)(Empty_int)))(_target(8))(_sensitivity(13)))))
			(line__212(_architecture 1 0 212 (_assignment (_simple)(_alias((Full)(Full_int)))(_target(9))(_sensitivity(14)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_model . Structure 2 -1
	)
)
I 000033 55 1433 0 structure_con
(_configuration VHDL (structure_con 0 217 (AERfifo))
	(_version v63)
	(_time 1374169444009 2013.07.18 19:44:04)
	(_source (\./../../sourcecode/AERfifo.vhd\))
	(_use (std(standard))(machxo(components))(ieee(std_logic_1164)))
	(_code 7c2a7f7c2b2a2a6b79726f2729)
	(_architecture Structure
		(_instantiation AERfifo_0_1
			(_entity machxo fifo8ka V
				(_generic
					((DATA_WIDTH_W)(_code 0))
					((DATA_WIDTH_R)(_code 1))
					((REGMODE)(_code 2))
					((RESETMODE)(_code 3))
					((CSDECODE_W)(_code 4))
					((CSDECODE_R)(_code 5))
					((AEPOINTER)(_code 6))
					((AEPOINTER1)(_code 7))
					((AFPOINTER)(_code 8))
					((AFPOINTER1)(_code 9))
					((FULLPOINTER)(_code 10))
					((FULLPOINTER1)(_code 11))
				)
			)
		)
		(_instantiation scuba_vhi_inst
			(_entity machxo vhi V
			)
		)
		(_instantiation scuba_vlo_inst
			(_entity machxo vlo V
			)
		)
		(_instantiation AERfifo_1_0
			(_entity machxo fifo8ka V
				(_generic
					((DATA_WIDTH_W)(_code 12))
					((DATA_WIDTH_R)(_code 13))
					((REGMODE)(_code 14))
					((RESETMODE)(_code 15))
					((CSDECODE_W)(_code 16))
					((CSDECODE_R)(_code 17))
					((AEPOINTER)(_code 18))
					((AEPOINTER1)(_code 19))
					((AFPOINTER)(_code 20))
					((AFPOINTER1)(_code 21))
					((FULLPOINTER)(_code 22))
					((FULLPOINTER1)(_code 23))
				)
			)
		)
		(_model . Structure_CON__AERfifo__Structure__code__0 24 -1
		)
	)
)
V 000050 55 5069          1374169444095 Structure
(_unit VHDL (clockgen 0 14 (structure 0 24 ))
	(_version v63)
	(_time 1374169444096 2013.07.18 19:44:04)
	(_source (\./../../sourcecode/clockgen.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(machxo(components)))
	(_code da8dd988d88dd8ccdcd498808c)
	(_entity
		(_time 1372368067259)
		(_use (std(standard))(ieee(std_logic_1164))(machxo(components)))
	)
	(_component
		(vlo
			(_object
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
			)
		)
		(ehxpllc
			(_object
				(_generic (_internal DUTY ~extSTD.STANDARD.INTEGER 0 36 (_entity -1 )))
				(_generic (_internal PHASEADJ ~extSTD.STANDARD.INTEGER 0 36 (_entity -1 )))
				(_generic (_internal DELAY_CNTL ~STRING~13 0 37 (_entity -1 )))
				(_generic (_internal CLKOK_DIV ~extSTD.STANDARD.INTEGER 0 37 (_entity -1 )))
				(_generic (_internal FDEL ~extSTD.STANDARD.INTEGER 0 38 (_entity -1 )))
				(_generic (_internal CLKFB_DIV ~extSTD.STANDARD.INTEGER 0 38 (_entity -1 )))
				(_generic (_internal CLKOP_DIV ~extSTD.STANDARD.INTEGER 0 39 (_entity -1 )))
				(_generic (_internal CLKI_DIV ~extSTD.STANDARD.INTEGER 0 39 (_entity -1 )))
				(_port (_internal CLKI ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ))))
				(_port (_internal CLKFB ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ))))
				(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ))))
				(_port (_internal DDAMODE ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_in ))))
				(_port (_internal DDAIZR ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_in ))))
				(_port (_internal DDAILAG ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_in ))))
				(_port (_internal DDAIDEL0 ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ))))
				(_port (_internal DDAIDEL1 ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ))))
				(_port (_internal DDAIDEL2 ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ))))
				(_port (_internal CLKOP ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_out ))))
				(_port (_internal CLKOS ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_out ))))
				(_port (_internal CLKOK ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_out ))))
				(_port (_internal CLKINTFB ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_out ))))
				(_port (_internal LOCK ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_out ))))
			)
		)
	)
	(_instantiation scuba_vlo_inst 0 79 (_component vlo )
		(_port
			((Z)(scuba_vlo))
		)
		(_use (_entity machxo vlo)
		)
	)
	(_instantiation PLLCInst_0 0 82 (_component ehxpllc )
		(_generic
			((DUTY)((i 4)))
			((PHASEADJ)((i 0)))
			((DELAY_CNTL)(_string \"STATIC"\))
			((CLKOK_DIV)((i 2)))
			((FDEL)((i 0)))
			((CLKFB_DIV)((i 3)))
			((CLKOP_DIV)((i 8)))
			((CLKI_DIV)((i 1)))
		)
		(_port
			((CLKI)(CLK))
			((CLKFB)(CLKOP_t))
			((RST)(RESET))
			((DDAMODE)(scuba_vlo))
			((DDAIZR)(scuba_vlo))
			((DDAILAG)(scuba_vlo))
			((DDAIDEL0)(scuba_vlo))
			((DDAIDEL1)(scuba_vlo))
			((DDAIDEL2)(scuba_vlo))
			((CLKOP)(CLKOP_t))
			((CLKOS)(_open))
			((CLKOK)(_open))
			((CLKINTFB)(_open))
			((LOCK)(LOCK))
		)
		(_use (_entity machxo ehxpllc)
			(_generic
				((CLKI_DIV)((i 1)))
				((CLKFB_DIV)((i 3)))
				((CLKOP_DIV)((i 8)))
				((CLKOK_DIV)((i 2)))
				((PHASEADJ)((i 0)))
				((FDEL)((i 0)))
				((DUTY)((i 4)))
				((DELAY_CNTL)(_string \"STATIC"\))
			)
			(_port
				((clki)(CLKI))
				((clkfb)(CLKFB))
				((rst)(RST))
				((ddamode)(DDAMODE))
				((ddaizr)(DDAIZR))
				((ddailag)(DDAILAG))
				((ddaidel0)(DDAIDEL0))
				((ddaidel1)(DDAIDEL1))
				((ddaidel2)(DDAIDEL2))
				((clkos)(CLKOS))
				((clkop)(CLKOP))
				((clkok)(CLKOK))
				((lock)(LOCK))
				((clkintfb)(CLKINTFB))
			)
		)
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
		(_port (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
		(_port (_internal CLKOP ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_out ))))
		(_port (_internal LOCK ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_out ))))
		(_signal (_internal scuba_vlo ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ))))
		(_signal (_internal CLKOP_t ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_type (_internal ~STRING~13 0 37 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_process
			(line__94(_architecture 0 0 94 (_assignment (_simple)(_alias((CLKOP)(CLKOP_t)))(_target(2))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
	)
	(_model . Structure 1 -1
	)
)
V 000033 55 1120 0 structure_con
(_configuration VHDL (structure_con 0 99 (clockgen))
	(_version v63)
	(_time 1374169444105 2013.07.18 19:44:04)
	(_source (\./../../sourcecode/clockgen.vhd\))
	(_use (std(standard))(machxo(components))(ieee(std_logic_1164)))
	(_code da8cd9898f8c8ccddfdbc9818f)
	(_architecture Structure
		(_instantiation scuba_vlo_inst
			(_entity machxo vlo V
			)
		)
		(_instantiation PLLCInst_0
			(_entity machxo ehxpllc V
				(_generic
					((CLKI_DIV)(_code 0))
					((CLKFB_DIV)(_code 1))
					((CLKOP_DIV)(_code 2))
					((CLKOK_DIV)(_code 3))
					((PHASEADJ)(_code 4))
					((FDEL)(_code 5))
					((DUTY)(_code 6))
					((DELAY_CNTL)(_code 7))
				)
				(_port
					((clki)(CLKI))
					((clkfb)(CLKFB))
					((rst)(RST))
					((ddamode)(DDAMODE))
					((ddaizr)(DDAIZR))
					((ddailag)(DDAILAG))
					((ddaidel0)(DDAIDEL0))
					((ddaidel1)(DDAIDEL1))
					((ddaidel2)(DDAIDEL2))
					((clkos)(CLKOS))
					((clkop)(CLKOP))
					((clkok)(CLKOK))
					((lock)(LOCK))
					((clkintfb)(CLKINTFB))
				)
			)
		)
		(_model . Structure_CON__clockgen__Structure__code__0 8 -1
		)
	)
)
V 000051 55 1879          1374169444175 Behavioral
(_unit VHDL (earlypakettimer 0 25 (behavioral 0 33 ))
	(_version v63)
	(_time 1374169444176 2013.07.18 19:44:04)
	(_source (\./../../sourcecode/earlyPaketTimer.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 287f2c2c217e7e3e782f317379)
	(_entity
		(_time 1372368067550)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in )(_event))))
		(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in ))))
		(_port (_internal ClearxSI ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal TimerExpiredxSO ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{20~downto~0}~13 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 20)(i 0))))))
		(_signal (_internal CountxDN ~STD_LOGIC_VECTOR{20~downto~0}~13 0 36 (_architecture (_uni ))))
		(_signal (_internal CountxDP ~STD_LOGIC_VECTOR{20~downto~0}~13 0 36 (_architecture (_uni ))))
		(_process
			(p_memless(_architecture 0 0 41 (_process (_simple)(_target(4)(3))(_sensitivity(5)(2)))))
			(p_memoryzing(_architecture 1 0 55 (_process (_target(5))(_sensitivity(0)(1)(4))(_dssslsensitivity 2))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 33686018 2 )
	)
	(_model . Behavioral 2 -1
	)
)
V 000051 55 2661          1374169444247 Behavioral
(_unit VHDL (cdvsresetstatemachine 0 25 (behavioral 0 37 ))
	(_version v63)
	(_time 1374169444248 2013.07.18 19:44:04)
	(_source (\./../../sourcecode/cDVSResetStateMachine.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 76217477742024617377642c22)
	(_entity
		(_time 1372368070692)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in )(_event))))
		(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in ))))
		(_port (_internal AERackxSBI ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal RxcolGxSI ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal cDVSresetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal CDVSresetxRBO ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ))))
		(_type (_internal state 0 38 (_enum1 stidle stevent stresetcdvs (_to (i 0)(i 2)))))
		(_signal (_internal StatexDP state 0 42 (_architecture (_uni ))))
		(_signal (_internal StatexDN state 0 42 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{18~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 18)(i 0))))))
		(_signal (_internal CountxDP ~STD_LOGIC_VECTOR{18~downto~0}~13 0 45 (_architecture (_uni ))))
		(_signal (_internal CountxDN ~STD_LOGIC_VECTOR{18~downto~0}~13 0 45 (_architecture (_uni ))))
		(_constant (_internal waitTime ~extSTD.STANDARD.INTEGER 0 47 (_architecture ((i 30)))))
		(_constant (_internal idleTime ~extSTD.STANDARD.INTEGER 0 48 (_architecture ((i 200000)))))
		(_process
			(p_memless(_architecture 0 0 53 (_process (_simple)(_target(7)(9)(5))(_sensitivity(6)(8)(2)(4)))))
			(p_memoryzing(_architecture 1 0 105 (_process (_target(6)(8))(_sensitivity(0)(1)(7)(9))(_dssslsensitivity 2))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_static
		(33686018 33686018 33686018 33686018 131586 )
		(33686018 33686018 33686018 33686018 131586 )
		(33686018 33686018 33686018 33686018 131586 )
		(33686018 33686018 33686018 33686018 131586 )
	)
	(_model . Behavioral 2 -1
	)
)
V 000051 55 13516         1374169444466 Behavioral
(_unit VHDL (adcstatemachine 0 25 (behavioral 0 57 ))
	(_version v63)
	(_time 1374169444467 2013.07.18 19:44:04)
	(_source (\./../../sourcecode/ADCStateMachine.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 500753535407074753560650410b05)
	(_entity
		(_time 1372368071665)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in ))))
		(_port (_internal ADCclockxCO ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_out ))))
		(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_port (_internal ADCwordxDI ~STD_LOGIC_VECTOR{9~downto~0}~12 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_port (_internal ADCoutxDO ~STD_LOGIC_VECTOR{13~downto~0}~12 0 32 (_entity (_out ))))
		(_port (_internal ADCstbyxEO ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ))))
		(_port (_internal ADCoexEBO ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ))))
		(_port (_internal ADCovrxSI ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal RegisterWritexEO ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
		(_port (_internal SRLatchxEI ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ))))
		(_port (_internal RunADCxSI ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal ExposurexDI ~STD_LOGIC_VECTOR{15~downto~0}~12 0 39 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal ColSettlexDI ~STD_LOGIC_VECTOR{15~downto~0}~122 0 40 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~124 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal RowSettlexDI ~STD_LOGIC_VECTOR{15~downto~0}~124 0 41 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~126 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal ResSettlexDI ~STD_LOGIC_VECTOR{15~downto~0}~126 0 42 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~128 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal FramePeriodxDI ~STD_LOGIC_VECTOR{15~downto~0}~128 0 43 (_entity (_in ))))
		(_port (_internal SBRet10xEI ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_in ))))
		(_port (_internal TestPixelxEI ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_in ))))
		(_port (_internal ExtTriggerxEI ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_in ))))
		(_port (_internal CDVSTestSRRowInxSO ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_out ))))
		(_port (_internal CDVSTestSRRowClockxSO ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_out ))))
		(_port (_internal CDVSTestSRColInxSO ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_out ))))
		(_port (_internal CDVSTestSRColClockxSO ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_out ))))
		(_port (_internal CDVSTestColMode0xSO ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_out ))))
		(_port (_internal CDVSTestColMode1xSO ~extieee.std_logic_1164.STD_LOGIC 0 52 (_entity (_out ))))
		(_port (_internal CDVSTestApsTxGatexSO ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_out ))))
		(_port (_internal ADCStateOutputLEDxSO ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_out ))))
		(_type (_internal ColState 0 58 (_enum1 stidle streset streleasereset streadreset stcountreset stnextreset stintegrate ststopintegrate streadsignal stcountsignal stnextsignal stwaitframe stresett stinitat streadresett stinitbt streadsignalt stwaitt (_to (i 0)(i 17)))))
		(_type (_internal RowState 0 59 (_enum1 stidle stfeedrow stinit stread stwrite strowdone stcolumndone stcolsettle (_to (i 0)(i 7)))))
		(_signal (_internal ResetxRB ~extieee.std_logic_1164.STD_LOGIC 0 61 (_architecture (_uni ))))
		(_signal (_internal StateColxDP ColState 0 64 (_architecture (_uni ))))
		(_signal (_internal StateColxDN ColState 0 64 (_architecture (_uni ))))
		(_signal (_internal StateRowxDP RowState 0 65 (_architecture (_uni ))))
		(_signal (_internal StateRowxDN RowState 0 65 (_architecture (_uni ))))
		(_signal (_internal ADCwordWritexE ~extieee.std_logic_1164.STD_LOGIC 0 66 (_architecture (_uni ))))
		(_signal (_internal ClockxC ~extieee.std_logic_1164.STD_LOGIC 0 67 (_architecture (_uni )(_event))))
		(_signal (_internal StateClockxC ~extieee.std_logic_1164.STD_LOGIC 0 68 (_architecture (_uni )(_event))))
		(_signal (_internal CDVSTestSRRowInxS ~extieee.std_logic_1164.STD_LOGIC 0 71 (_architecture (_uni ))))
		(_signal (_internal CDVSTestSRRowClockxS ~extieee.std_logic_1164.STD_LOGIC 0 71 (_architecture (_uni ))))
		(_signal (_internal CDVSTestSRColInxS ~extieee.std_logic_1164.STD_LOGIC 0 71 (_architecture (_uni ))))
		(_signal (_internal CDVSTestSRColClockxS ~extieee.std_logic_1164.STD_LOGIC 0 71 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 76 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal ADCoutMSBxS ~STD_LOGIC_VECTOR{3~downto~0}~13 0 76 (_architecture (_uni ))))
		(_signal (_internal StartPixelxS ~extieee.std_logic_1164.STD_LOGIC 0 77 (_architecture (_uni ))))
		(_signal (_internal StartColxS ~extieee.std_logic_1164.STD_LOGIC 0 78 (_architecture (_uni ))))
		(_signal (_internal StartRowxSN ~extieee.std_logic_1164.STD_LOGIC 0 79 (_architecture (_uni ))))
		(_signal (_internal StartRowxSP ~extieee.std_logic_1164.STD_LOGIC 0 79 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{32~downto~0}~13 0 82 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 32)(i 0))))))
		(_signal (_internal DividerColxDP ~STD_LOGIC_VECTOR{32~downto~0}~13 0 82 (_architecture (_uni ))))
		(_signal (_internal DividerColxDN ~STD_LOGIC_VECTOR{32~downto~0}~13 0 82 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{16~downto~0}~13 0 83 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 16)(i 0))))))
		(_signal (_internal DividerRowxDP ~STD_LOGIC_VECTOR{16~downto~0}~13 0 83 (_architecture (_uni ))))
		(_signal (_internal DividerRowxDN ~STD_LOGIC_VECTOR{16~downto~0}~13 0 83 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{25~downto~0}~13 0 84 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 25)(i 0))))))
		(_signal (_internal ExposureTxD ~STD_LOGIC_VECTOR{25~downto~0}~13 0 84 (_architecture (_uni ))))
		(_signal (_internal FramePeriodxD ~STD_LOGIC_VECTOR{25~downto~0}~13 0 85 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 87 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal CountRowxDN ~STD_LOGIC_VECTOR{7~downto~0}~13 0 87 (_architecture (_uni ))))
		(_signal (_internal CountRowxDP ~STD_LOGIC_VECTOR{7~downto~0}~13 0 87 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~13 0 88 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_signal (_internal CountColxDN ~STD_LOGIC_VECTOR{17~downto~0}~13 0 88 (_architecture (_uni ))))
		(_signal (_internal CountColxDP ~STD_LOGIC_VECTOR{17~downto~0}~13 0 88 (_architecture (_uni ))))
		(_signal (_internal DoReadxS ~extieee.std_logic_1164.STD_LOGIC 0 89 (_architecture (_uni ))))
		(_signal (_internal ReadDonexS ~extieee.std_logic_1164.STD_LOGIC 0 89 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 90 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal ReadCyclexS ~STD_LOGIC_VECTOR{1~downto~0}~13 0 90 (_architecture (_uni ))))
		(_signal (_internal ColModexD ~STD_LOGIC_VECTOR{1~downto~0}~13 0 91 (_architecture (_uni ))))
		(_signal (_internal TxGatexE ~extieee.std_logic_1164.STD_LOGIC 0 92 (_architecture (_uni ))))
		(_constant (_internal SizeX ~extSTD.STANDARD.INTEGER 0 96 (_architecture ((i 240)))))
		(_constant (_internal SizeY ~extSTD.STANDARD.INTEGER 0 97 (_architecture ((i 180)))))
		(_process
			(line__101(_architecture 0 0 101 (_assignment (_simple)(_target(27))(_sensitivity(2)(18)))))
			(line__103(_architecture 1 0 103 (_assignment (_simple)(_alias((ClockxC)(ClockxCI)))(_target(33))(_sensitivity(0)))))
			(line__104(_architecture 2 0 104 (_assignment (_simple)(_alias((StateClockxC)(ClockxC)))(_target(34))(_sensitivity(33)))))
			(line__105(_architecture 3 0 105 (_assignment (_simple)(_target(1))(_sensitivity(33)))))
			(line__107(_architecture 4 0 107 (_assignment (_simple)(_alias((CDVSTestSRRowInxSO)(CDVSTestSRRowInxS)))(_target(19))(_sensitivity(35)))))
			(line__108(_architecture 5 0 108 (_assignment (_simple)(_alias((CDVSTestSRColInxSO)(CDVSTestSRColInxS)))(_target(21))(_sensitivity(37)))))
			(line__110(_architecture 6 0 110 (_assignment (_simple)(_target(41))(_sensitivity(53)))))
			(line__111(_architecture 7 0 111 (_assignment (_simple)(_target(40))(_sensitivity(41)(43)))))
			(line__112(_architecture 8 0 112 (_assignment (_simple)(_alias((ADCoutxDO)(ADCoutMSBxS(d_3_0))(ADCwordxDI(d_9_0))))(_target(4))(_sensitivity(39(d_3_0))(3(d_9_0))))))
			(line__113(_architecture 9 0 113 (_assignment (_simple)(_target(39))(_sensitivity(40)(56)))))
			(line__114(_architecture 10 0 114 (_assignment (_simple)(_alias((ADCstbyxEO)(_string \"0"\)))(_target(5)))))
			(line__115(_architecture 11 0 115 (_assignment (_simple)(_alias((ADCoexEBO)(_string \"0"\)))(_target(6)))))
			(line__117(_architecture 12 0 117 (_assignment (_simple)(_alias((CDVSTestColMode0xSO)(ColModexD(0))))(_target(23))(_sensitivity(57(0))))))
			(line__118(_architecture 13 0 118 (_assignment (_simple)(_target(24))(_sensitivity(57(1))(17)(18)))))
			(line__122(_architecture 14 0 122 (_assignment (_simple)(_alias((ADCStateOutputLEDxSO)(TestPixelxEI)))(_target(26))(_sensitivity(17)))))
			(line__124(_architecture 15 0 124 (_assignment (_simple)(_target(49))(_sensitivity(15)))))
			(line__125(_architecture 16 0 125 (_assignment (_simple)(_target(48))(_sensitivity(11)))))
			(line__127(_architecture 17 0 127 (_assignment (_simple)(_target(25))(_sensitivity(58)))))
			(p_col(_architecture 18 0 130 (_process (_simple)(_target(29)(37)(38)(45)(52)(54)(56)(57)(58))(_sensitivity(28)(44)(48)(49)(53)(55)(10)(11)(12)(13)(14)(17)))))
			(p_row(_architecture 19 0 326 (_process (_simple)(_target(31)(32)(35)(36)(42)(47)(50)(55)(8))(_sensitivity(28)(30)(46)(51)(54)(56)(12)(13))(_read(43)(53)))))
			(p_memoryzing(_architecture 20 0 407 (_process (_target(28)(30)(43)(44)(46)(51)(53))(_sensitivity(27)(34)(29)(31)(42)(45)(47)(50)(52))(_dssslsensitivity 2))))
			(p_clock_chip(_architecture 21 0 442 (_process (_target(20)(22))(_sensitivity(27)(33)(36)(38))(_dssslsensitivity 2))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_static
		(33686018 33686018 770 )
		(514 )
		(771 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 514 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 2 )
		(515 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 514 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 2 )
		(770 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 )
		(33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 514 )
		(33686018 33686018 )
	)
	(_model . Behavioral 22 -1
	)
)
V 000051 55 1674          1374169444554 Behavioral
(_unit VHDL (adcvalueready 0 25 (behavioral 0 36 ))
	(_version v63)
	(_time 1374169444555 2013.07.18 19:44:04)
	(_source (\./../../sourcecode/ADCvalueReady.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 9ec99d91cfc9c9899c908fc49c)
	(_entity
		(_time 1372368070373)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in )(_event))))
		(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in ))))
		(_port (_internal RegisterWritexEI ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal ReadValuexEI ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal ValueReadyxSO ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
		(_type (_internal state 0 37 (_enum1 stidle stadcvalueready stread stadcvalueready2 (_to (i 0)(i 3)))))
		(_signal (_internal StatexDP state 0 40 (_architecture (_uni ))))
		(_signal (_internal StatexDN state 0 40 (_architecture (_uni ))))
		(_process
			(p_memless(_architecture 0 0 44 (_process (_simple)(_target(6)(4))(_sensitivity(5)(2)(3)))))
			(p_memoryzing(_architecture 1 0 78 (_process (_target(5))(_sensitivity(0)(1)(6))(_dssslsensitivity 2))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Behavioral 2 -1
	)
)
V 000051 55 45678         1374169444924 Structural
(_unit VHDL (usbaer_top_level 0 26 (structural 0 102 ))
	(_version v63)
	(_time 1374169444925 2013.07.18 19:44:04)
	(_source (\./../../sourcecode/USBAER_top_level.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 154314131342430314114111074c12)
	(_entity
		(_time 1372368069749)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(clockgen
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 136 (_entity (_in ))))
				(_port (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 137 (_entity (_in ))))
				(_port (_internal CLKOP ~extieee.std_logic_1164.STD_LOGIC 0 138 (_entity (_out ))))
				(_port (_internal LOCK ~extieee.std_logic_1164.STD_LOGIC 0 139 (_entity (_out ))))
			)
		)
		(shiftRegister
			(_object
				(_generic (_internal width ~extSTD.STANDARD.NATURAL 0 124 (_entity -1 )))
				(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 126 (_entity (_in ))))
				(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 127 (_entity (_in ))))
				(_port (_internal LatchxEI ~extieee.std_logic_1164.STD_LOGIC 0 128 (_entity (_in ))))
				(_port (_internal DxDI ~extieee.std_logic_1164.STD_LOGIC 0 129 (_entity (_in ))))
				(_port (_internal QxDO ~extieee.std_logic_1164.STD_LOGIC 0 130 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{width-1~downto~0}~13 0 131 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 52 )(i 0))))))
				(_port (_internal DataOutxDO ~STD_LOGIC_VECTOR{width-1~downto~0}~13 0 131 (_entity (_out ))))
			)
		)
		(AERfifo
			(_object
				(_port (_internal Data ~STD_LOGIC_VECTOR{15~downto~0}~1320 0 267 (_entity (_in ))))
				(_port (_internal WrClock ~extieee.std_logic_1164.STD_LOGIC 0 268 (_entity (_in ))))
				(_port (_internal RdClock ~extieee.std_logic_1164.STD_LOGIC 0 269 (_entity (_in ))))
				(_port (_internal WrEn ~extieee.std_logic_1164.STD_LOGIC 0 270 (_entity (_in ))))
				(_port (_internal RdEn ~extieee.std_logic_1164.STD_LOGIC 0 271 (_entity (_in ))))
				(_port (_internal Reset ~extieee.std_logic_1164.STD_LOGIC 0 272 (_entity (_in ))))
				(_port (_internal RPReset ~extieee.std_logic_1164.STD_LOGIC 0 273 (_entity (_in ))))
				(_port (_internal Q ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 274 (_entity (_out ))))
				(_port (_internal Empty ~extieee.std_logic_1164.STD_LOGIC 0 275 (_entity (_out ))))
				(_port (_internal Full ~extieee.std_logic_1164.STD_LOGIC 0 276 (_entity (_out ))))
				(_port (_internal AlmostEmpty ~extieee.std_logic_1164.STD_LOGIC 0 277 (_entity (_out ))))
				(_port (_internal AlmostFull ~extieee.std_logic_1164.STD_LOGIC 0 278 (_entity (_out ))))
			)
		)
		(wordRegister
			(_object
				(_generic (_internal width ~extSTD.STANDARD.NATURAL 0 230 (_entity -1 ((i 14)))))
				(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 232 (_entity (_in ))))
				(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 233 (_entity (_in ))))
				(_port (_internal WriteEnablexEI ~extieee.std_logic_1164.STD_LOGIC 0 234 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{width-1~downto~0}~1314 0 235 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 53 )(i 0))))))
				(_port (_internal DataInxDI ~STD_LOGIC_VECTOR{width-1~downto~0}~1314 0 235 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{width-1~downto~0}~1316 0 236 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 54 )(i 0))))))
				(_port (_internal DataOutxDO ~STD_LOGIC_VECTOR{width-1~downto~0}~1316 0 236 (_entity (_out ))))
			)
		)
		(earlyPaketTimer
			(_object
				(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 259 (_entity (_in ))))
				(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 260 (_entity (_in ))))
				(_port (_internal ClearxSI ~extieee.std_logic_1164.STD_LOGIC 0 261 (_entity (_in ))))
				(_port (_internal TimerExpiredxSO ~extieee.std_logic_1164.STD_LOGIC 0 262 (_entity (_out ))))
			)
		)
		(eventCounter
			(_object
				(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 241 (_entity (_in ))))
				(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 242 (_entity (_in ))))
				(_port (_internal ClearxSI ~extieee.std_logic_1164.STD_LOGIC 0 243 (_entity (_in ))))
				(_port (_internal IncrementxSI ~extieee.std_logic_1164.STD_LOGIC 0 244 (_entity (_in ))))
				(_port (_internal OverflowxSO ~extieee.std_logic_1164.STD_LOGIC 0 245 (_entity (_out ))))
			)
		)
		(timestampCounter
			(_object
				(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 250 (_entity (_in ))))
				(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 251 (_entity (_in ))))
				(_port (_internal IncrementxSI ~extieee.std_logic_1164.STD_LOGIC 0 252 (_entity (_in ))))
				(_port (_internal OverflowxSO ~extieee.std_logic_1164.STD_LOGIC 0 253 (_entity (_out ))))
				(_port (_internal DataxDO ~STD_LOGIC_VECTOR{13~downto~0}~1318 0 254 (_entity (_out ))))
			)
		)
		(synchronizerStateMachine
			(_object
				(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 154 (_entity (_in ))))
				(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 155 (_entity (_in ))))
				(_port (_internal RunxSI ~extieee.std_logic_1164.STD_LOGIC 0 156 (_entity (_in ))))
				(_port (_internal ConfigxSI ~extieee.std_logic_1164.STD_LOGIC 0 157 (_entity (_in ))))
				(_port (_internal SyncInxABI ~extieee.std_logic_1164.STD_LOGIC 0 158 (_entity (_in ))))
				(_port (_internal SyncOutxSBO ~extieee.std_logic_1164.STD_LOGIC 0 159 (_entity (_out ))))
				(_port (_internal TriggerxSO ~extieee.std_logic_1164.STD_LOGIC 0 160 (_entity (_out ))))
				(_port (_internal HostResetTimestampxSI ~extieee.std_logic_1164.STD_LOGIC 0 161 (_entity (_in ))))
				(_port (_internal ResetTimestampxSBO ~extieee.std_logic_1164.STD_LOGIC 0 162 (_entity (_out ))))
				(_port (_internal IncrementCounterxSO ~extieee.std_logic_1164.STD_LOGIC 0 163 (_entity (_out ))))
			)
		)
		(fifoStatemachine
			(_object
				(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 106 (_entity (_in ))))
				(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 107 (_entity (_in ))))
				(_port (_internal RunxSI ~extieee.std_logic_1164.STD_LOGIC 0 108 (_entity (_in ))))
				(_port (_internal FifoTransactionxSO ~extieee.std_logic_1164.STD_LOGIC 0 109 (_entity (_out ))))
				(_port (_internal FX2FifoInFullxSBI ~extieee.std_logic_1164.STD_LOGIC 0 110 (_entity (_in ))))
				(_port (_internal FifoEmptyxSI ~extieee.std_logic_1164.STD_LOGIC 0 111 (_entity (_in ))))
				(_port (_internal FifoReadxEO ~extieee.std_logic_1164.STD_LOGIC 0 112 (_entity (_out ))))
				(_port (_internal FX2FifoWritexEBO ~extieee.std_logic_1164.STD_LOGIC 0 113 (_entity (_out ))))
				(_port (_internal FX2FifoPktEndxSBO ~extieee.std_logic_1164.STD_LOGIC 0 114 (_entity (_out ))))
				(_port (_internal FX2FifoAddressxDO ~STD_LOGIC_VECTOR{1~downto~0}~13 0 115 (_entity (_out ))))
				(_port (_internal IncEventCounterxSO ~extieee.std_logic_1164.STD_LOGIC 0 116 (_entity (_out ))))
				(_port (_internal ResetEventCounterxSO ~extieee.std_logic_1164.STD_LOGIC 0 117 (_entity (_out ))))
				(_port (_internal ResetEarlyPaketTimerxSO ~extieee.std_logic_1164.STD_LOGIC 0 118 (_entity (_out ))))
				(_port (_internal EarlyPaketTimerOverflowxSI ~extieee.std_logic_1164.STD_LOGIC 0 119 (_entity (_in ))))
			)
		)
		(monitorStateMachine
			(_object
				(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 168 (_entity (_in ))))
				(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 169 (_entity (_in ))))
				(_port (_internal AERREQxSBI ~extieee.std_logic_1164.STD_LOGIC 0 170 (_entity (_in ))))
				(_port (_internal AERACKxSBO ~extieee.std_logic_1164.STD_LOGIC 0 171 (_entity (_out ))))
				(_port (_internal XxDI ~extieee.std_logic_1164.STD_LOGIC 0 172 (_entity (_in ))))
				(_port (_internal UseLongAckxSI ~extieee.std_logic_1164.STD_LOGIC 0 173 (_entity (_in ))))
				(_port (_internal FifoFullxSI ~extieee.std_logic_1164.STD_LOGIC 0 174 (_entity (_in ))))
				(_port (_internal FifoWritexEO ~extieee.std_logic_1164.STD_LOGIC 0 175 (_entity (_out ))))
				(_port (_internal TimestampRegWritexEO ~extieee.std_logic_1164.STD_LOGIC 0 176 (_entity (_out ))))
				(_port (_internal AddressRegWritexEO ~extieee.std_logic_1164.STD_LOGIC 0 177 (_entity (_out ))))
				(_port (_internal AddressTimestampSelectxSO ~STD_LOGIC_VECTOR{1~downto~0}~132 0 178 (_entity (_out ))))
				(_port (_internal ADCvalueReadyxSI ~extieee.std_logic_1164.STD_LOGIC 0 179 (_entity (_in ))))
				(_port (_internal ReadADCvaluexEO ~extieee.std_logic_1164.STD_LOGIC 0 180 (_entity (_out ))))
				(_port (_internal TimestampOverflowxSI ~extieee.std_logic_1164.STD_LOGIC 0 181 (_entity (_in ))))
				(_port (_internal TriggerxSI ~extieee.std_logic_1164.STD_LOGIC 0 182 (_entity (_in ))))
				(_port (_internal AddressMSBxDO ~STD_LOGIC_VECTOR{1~downto~0}~134 0 183 (_entity (_out ))))
				(_port (_internal ResetTimestampxSBI ~extieee.std_logic_1164.STD_LOGIC 0 184 (_entity (_in ))))
			)
		)
		(ADCStateMachine
			(_object
				(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 190 (_entity (_in ))))
				(_port (_internal ADCclockxCO ~extieee.std_logic_1164.STD_LOGIC 0 191 (_entity (_out ))))
				(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 192 (_entity (_in ))))
				(_port (_internal ADCwordxDI ~STD_LOGIC_VECTOR{9~downto~0}~13 0 193 (_entity (_in ))))
				(_port (_internal ADCoutxDO ~STD_LOGIC_VECTOR{13~downto~0}~13 0 194 (_entity (_out ))))
				(_port (_internal ADCoexEBO ~extieee.std_logic_1164.STD_LOGIC 0 195 (_entity (_out ))))
				(_port (_internal ADCstbyxEO ~extieee.std_logic_1164.STD_LOGIC 0 196 (_entity (_out ))))
				(_port (_internal ADCovrxSI ~extieee.std_logic_1164.STD_LOGIC 0 197 (_entity (_in ))))
				(_port (_internal RegisterWritexEO ~extieee.std_logic_1164.STD_LOGIC 0 198 (_entity (_out ))))
				(_port (_internal SRLatchxEI ~extieee.std_logic_1164.STD_LOGIC 0 199 (_entity (_in ))))
				(_port (_internal RunADCxSI ~extieee.std_logic_1164.STD_LOGIC 0 200 (_entity (_in ))))
				(_port (_internal ExposurexDI ~STD_LOGIC_VECTOR{15~downto~0}~13 0 201 (_entity (_in ))))
				(_port (_internal ColSettlexDI ~STD_LOGIC_VECTOR{15~downto~0}~136 0 202 (_entity (_in ))))
				(_port (_internal RowSettlexDI ~STD_LOGIC_VECTOR{15~downto~0}~138 0 203 (_entity (_in ))))
				(_port (_internal ResSettlexDI ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 204 (_entity (_in ))))
				(_port (_internal FramePeriodxDI ~STD_LOGIC_VECTOR{15~downto~0}~1312 0 205 (_entity (_in ))))
				(_port (_internal SBRet10xEI ~extieee.std_logic_1164.STD_LOGIC 0 206 (_entity (_in ))))
				(_port (_internal TestPixelxEI ~extieee.std_logic_1164.STD_LOGIC 0 207 (_entity (_in ))))
				(_port (_internal ExtTriggerxEI ~extieee.std_logic_1164.STD_LOGIC 0 208 (_entity (_in ))))
				(_port (_internal CDVSTestSRRowInxSO ~extieee.std_logic_1164.STD_LOGIC 0 209 (_entity (_out ))))
				(_port (_internal CDVSTestSRRowClockxSO ~extieee.std_logic_1164.STD_LOGIC 0 210 (_entity (_out ))))
				(_port (_internal CDVSTestSRColInxSO ~extieee.std_logic_1164.STD_LOGIC 0 211 (_entity (_out ))))
				(_port (_internal CDVSTestSRColClockxSO ~extieee.std_logic_1164.STD_LOGIC 0 212 (_entity (_out ))))
				(_port (_internal CDVSTestColMode0xSO ~extieee.std_logic_1164.STD_LOGIC 0 213 (_entity (_out ))))
				(_port (_internal CDVSTestColMode1xSO ~extieee.std_logic_1164.STD_LOGIC 0 214 (_entity (_out ))))
				(_port (_internal CDVSTestApsTxGatexSO ~extieee.std_logic_1164.STD_LOGIC 0 215 (_entity (_out ))))
				(_port (_internal ADCStateOutputLEDxSO ~extieee.std_logic_1164.STD_LOGIC 0 216 (_entity (_out ))))
			)
		)
		(ADCvalueReady
			(_object
				(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 221 (_entity (_in ))))
				(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 222 (_entity (_in ))))
				(_port (_internal RegisterWritexEI ~extieee.std_logic_1164.STD_LOGIC 0 223 (_entity (_in ))))
				(_port (_internal ReadValuexEI ~extieee.std_logic_1164.STD_LOGIC 0 224 (_entity (_in ))))
				(_port (_internal ValueReadyxSO ~extieee.std_logic_1164.STD_LOGIC 0 225 (_entity (_out ))))
			)
		)
		(cDVSResetStateMachine
			(_object
				(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 144 (_entity (_in ))))
				(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 145 (_entity (_in ))))
				(_port (_internal AERackxSBI ~extieee.std_logic_1164.STD_LOGIC 0 146 (_entity (_in ))))
				(_port (_internal RxcolGxSI ~extieee.std_logic_1164.STD_LOGIC 0 147 (_entity (_in ))))
				(_port (_internal cDVSresetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 148 (_entity (_in ))))
				(_port (_internal CDVSresetxRBO ~extieee.std_logic_1164.STD_LOGIC 0 149 (_entity (_out ))))
			)
		)
	)
	(_instantiation uClockGen 0 392 (_component clockgen )
		(_port
			((CLK)(IFClockxCI))
			((RESET)(ResetxR))
			((CLKOP)(ClockxC))
			((LOCK)(LockxS))
		)
		(_use (_entity . clockgen)
		)
	)
	(_instantiation shiftRegister_1 0 414 (_component shiftRegister )
		(_generic
			((width)((i 96)))
		)
		(_port
			((ClockxCI)(SRClockxC))
			((ResetxRBI)(ResetxRB))
			((LatchxEI)(SRLatchxE))
			((DxDI)(SRinxD))
			((QxDO)(SRoutxD))
			((DataOutxDO)(SRDataOutxD))
		)
		(_use (_entity . shiftRegister)
			(_generic
				((width)((i 96)))
			)
			(_port
				((ClockxCI)(ClockxCI))
				((ResetxRBI)(ResetxRBI))
				((LatchxEI)(LatchxEI))
				((DxDI)(DxDI))
				((QxDO)(QxDO))
				((DataOutxDO)(DataOutxDO))
			)
		)
	)
	(_instantiation uFifo 0 433 (_component AERfifo )
		(_port
			((Data)(FifoDataInxD))
			((WrClock)(ClockxC))
			((RdClock)(IfClockxC))
			((WrEn)(FifoWritexE))
			((RdEn)(FifoReadxE))
			((Reset)(ResetxR))
			((RPReset)(ResetxR))
			((Q)(FifoDataOutxD))
			((Empty)(FifoEmptyxS))
			((Full)(FifoFullxS))
			((AlmostEmpty)(FifoAlmostEmptyxS))
			((AlmostFull)(FifoAlmostFullxS))
		)
		(_use (_entity . AERfifo)
		)
	)
	(_instantiation uMonitorAddressRegister 0 450 (_component wordRegister )
		(_generic
			((width)((i 10)))
		)
		(_port
			((ClockxCI)(ClockxC))
			((ResetxRBI)(ResetxRB))
			((WriteEnablexEI)(AddressRegWritexE))
			((DataInxDI)(AERMonitorAddressxDI))
			((DataOutxDO)(AddressRegOutxD))
		)
		(_use (_entity . wordRegister)
			(_generic
				((width)((i 10)))
			)
			(_port
				((ClockxCI)(ClockxCI))
				((ResetxRBI)(ResetxRBI))
				((WriteEnablexEI)(WriteEnablexEI))
				((DataInxDI)(DataInxDI))
				((DataOutxDO)(DataOutxDO))
			)
		)
	)
	(_instantiation uMonitorTimestampRegister 0 460 (_component wordRegister )
		(_generic
			((width)((i 14)))
		)
		(_port
			((ClockxCI)(ClockxC))
			((ResetxRBI)(ResetxRB))
			((WriteEnablexEI)(TimestampRegWritexE))
			((DataInxDI)(ActualTimestampxD))
			((DataOutxDO)(MonitorTimestampxD))
		)
		(_use (_entity . wordRegister)
			(_generic
				((width)((i 14)))
			)
			(_port
				((ClockxCI)(ClockxCI))
				((ResetxRBI)(ResetxRBI))
				((WriteEnablexEI)(WriteEnablexEI))
				((DataInxDI)(DataInxDI))
				((DataOutxDO)(DataOutxDO))
			)
		)
	)
	(_instantiation uADCRegister 0 470 (_component wordRegister )
		(_generic
			((width)((i 14)))
		)
		(_port
			((ClockxCI)(IfClockxC))
			((ResetxRBI)(ResetxRB))
			((WriteEnablexEI)(ADCregWritexE))
			((DataInxDI)(ADCregInxD))
			((DataOutxDO)(ADCregOutxD))
		)
		(_use (_entity . wordRegister)
			(_generic
				((width)((i 14)))
			)
			(_port
				((ClockxCI)(ClockxCI))
				((ResetxRBI)(ResetxRBI))
				((WriteEnablexEI)(WriteEnablexEI))
				((DataInxDI)(DataInxDI))
				((DataOutxDO)(DataOutxDO))
			)
		)
	)
	(_instantiation uEarlyPaketTimer 0 482 (_component earlyPaketTimer )
		(_port
			((ClockxCI)(ClockxC))
			((ResetxRBI)(ResetxRB))
			((ClearxSI)(ResetEarlyPaketTimerxS))
			((TimerExpiredxSO)(EarlyPaketTimerOverflowxS))
		)
		(_use (_entity . earlyPaketTimer)
		)
	)
	(_instantiation uEventCounter 0 489 (_component eventCounter )
		(_port
			((ClockxCI)(ClockxC))
			((ResetxRBI)(ResetxRB))
			((ClearxSI)(ResetEventCounterxS))
			((IncrementxSI)(IncEventCounterxS))
			((OverflowxSO)(ECResetEarlyPaketTimerxS))
		)
		(_use (_entity . eventCounter)
		)
	)
	(_instantiation uTimestampCounter 0 497 (_component timestampCounter )
		(_port
			((ClockxCI)(ClockxC))
			((ResetxRBI)(CounterResetxRB))
			((IncrementxSI)(IncxS))
			((OverflowxSO)(TimestampOverflowxS))
			((DataxDO)(ActualTimestampxD))
		)
		(_use (_entity . timestampCounter)
		)
	)
	(_instantiation uSynchronizerStateMachine_1 0 505 (_component synchronizerStateMachine )
		(_port
			((ClockxCI)(ClockxC))
			((ResetxRBI)(ResetxRB))
			((RunxSI)(RunxS))
			((ConfigxSI)(TimestampMasterxS))
			((SyncInxABI)(SyncInxAB))
			((SyncOutxSBO)(SyncOutxSB))
			((TriggerxSO)(TriggerxS))
			((HostResetTimestampxSI)(HostResetTimestampxS))
			((ResetTimestampxSBO)(SynchronizerResetTimestampxSB))
			((IncrementCounterxSO)(IncxS))
		)
		(_use (_entity . synchronizerStateMachine)
		)
	)
	(_instantiation fifoStatemachine_1 0 520 (_component fifoStatemachine )
		(_port
			((ClockxCI)(IfClockxC))
			((ResetxRBI)(ResetxRB))
			((RunxSI)(RunxS))
			((FifoTransactionxSO)(FifoTransactionxS))
			((FX2FifoInFullxSBI)(FX2FifoInFullxSBI))
			((FifoEmptyxSI)(FifoEmptyxS))
			((FifoReadxEO)(FifoReadxE))
			((FX2FifoWritexEBO)(FX2FifoWritexEB))
			((FX2FifoPktEndxSBO)(FX2FifoPktEndxSB))
			((FX2FifoAddressxDO)(FX2FifoAddressxDO))
			((IncEventCounterxSO)(IncEventCounterxS))
			((ResetEventCounterxSO)(ResetEventCounterxS))
			((ResetEarlyPaketTimerxSO)(SMResetEarlyPaketTimerxS))
			((EarlyPaketTimerOverflowxSI)(EarlyPaketTimerOverflowxS))
		)
		(_use (_entity . fifoStatemachine)
		)
	)
	(_instantiation monitorStateMachine_1 0 537 (_component monitorStateMachine )
		(_port
			((ClockxCI)(ClockxC))
			((ResetxRBI)(ResetxRB))
			((AERREQxSBI)(AERREQxSB))
			((AERACKxSBO)(AERMonitorACKxSB))
			((XxDI)(AERMonitorAddressxDI(9)))
			((UseLongAckxSI)(UseLongAckxS))
			((FifoFullxSI)(FifoFullxS))
			((FifoWritexEO)(FifoWritexE))
			((TimestampRegWritexEO)(TimestampRegWritexE))
			((AddressRegWritexEO)(AddressRegWritexE))
			((AddressTimestampSelectxSO)(AddressTimestampSelectxS))
			((ADCvalueReadyxSI)(ADCvalueReadyxS))
			((ReadADCvaluexEO)(ReadADCvaluexE))
			((TimestampOverflowxSI)(TimestampOverflowxS))
			((TriggerxSI)(TriggerxS))
			((AddressMSBxDO)(AddressMSBxD))
			((ResetTimestampxSBI)(SynchronizerResetTimestampxSB))
		)
		(_use (_entity . monitorStateMachine)
		)
	)
	(_instantiation ADCStateMachine_1 0 557 (_component ADCStateMachine )
		(_port
			((ClockxCI)(IfClockxC))
			((ADCclockxCO)(ADCclockxC))
			((ResetxRBI)(ADCsmRstxE))
			((ADCwordxDI)(ADCwordxDI))
			((ADCoutxDO)(ADCdataxD))
			((ADCoexEBO)(ADCoexEB))
			((ADCstbyxEO)(ADCstbyxE))
			((ADCovrxSI)(ADCovrxS))
			((RegisterWritexEO)(ADCregWritexE))
			((SRLatchxEI)(SRLatchxE))
			((RunADCxSI)(RunADCxS))
			((ExposurexDI)(ExposurexD))
			((ColSettlexDI)(ColSettlexD))
			((RowSettlexDI)(RowSettlexD))
			((ResSettlexDI)(ResSettlexD))
			((FramePeriodxDI)(FramePeriodxD))
			((SBRet10xEI)(SBRet10xE))
			((TestPixelxEI)(TestPixelxE))
			((ExtTriggerxEI)(ExtTriggerxE))
			((CDVSTestSRRowInxSO)(CDVSTestSRRowInxS))
			((CDVSTestSRRowClockxSO)(CDVSTestSRRowClockxS))
			((CDVSTestSRColInxSO)(CDVSTestSRColInxS))
			((CDVSTestSRColClockxSO)(CDVSTestSRColClockxS))
			((CDVSTestColMode0xSO)(CDVSTestColMode0xS))
			((CDVSTestColMode1xSO)(CDVSTestColMode1xS))
			((CDVSTestApsTxGatexSO)(CDVSTestApsTxGatexS))
			((ADCStateOutputLEDxSO)(ADCStateOutputLEDxS))
		)
		(_use (_entity . ADCStateMachine)
			(_port
				((ClockxCI)(ClockxCI))
				((ADCclockxCO)(ADCclockxCO))
				((ResetxRBI)(ResetxRBI))
				((ADCwordxDI)(ADCwordxDI))
				((ADCoutxDO)(ADCoutxDO))
				((ADCstbyxEO)(ADCstbyxEO))
				((ADCoexEBO)(ADCoexEBO))
				((ADCovrxSI)(ADCovrxSI))
				((RegisterWritexEO)(RegisterWritexEO))
				((SRLatchxEI)(SRLatchxEI))
				((RunADCxSI)(RunADCxSI))
				((ExposurexDI)(ExposurexDI))
				((ColSettlexDI)(ColSettlexDI))
				((RowSettlexDI)(RowSettlexDI))
				((ResSettlexDI)(ResSettlexDI))
				((FramePeriodxDI)(FramePeriodxDI))
				((SBRet10xEI)(SBRet10xEI))
				((TestPixelxEI)(TestPixelxEI))
				((ExtTriggerxEI)(ExtTriggerxEI))
				((CDVSTestSRRowInxSO)(CDVSTestSRRowInxSO))
				((CDVSTestSRRowClockxSO)(CDVSTestSRRowClockxSO))
				((CDVSTestSRColInxSO)(CDVSTestSRColInxSO))
				((CDVSTestSRColClockxSO)(CDVSTestSRColClockxSO))
				((CDVSTestColMode0xSO)(CDVSTestColMode0xSO))
				((CDVSTestColMode1xSO)(CDVSTestColMode1xSO))
				((CDVSTestApsTxGatexSO)(CDVSTestApsTxGatexSO))
				((ADCStateOutputLEDxSO)(ADCStateOutputLEDxSO))
			)
		)
	)
	(_instantiation ADCvalueReady_1 0 591 (_component ADCvalueReady )
		(_port
			((ClockxCI)(ClockxC))
			((ResetxRBI)(ResetxRB))
			((RegisterWritexEI)(ADCregWritexE))
			((ReadValuexEI)(ReadADCvaluexE))
			((ValueReadyxSO)(ADCvalueReadyxS))
		)
		(_use (_entity . ADCvalueReady)
		)
	)
	(_instantiation cDVSResetStateMachine_1 0 599 (_component cDVSResetStateMachine )
		(_port
			((ClockxCI)(ClockxC))
			((ResetxRBI)(ResetxRB))
			((AERackxSBI)(AERREQxSB))
			((RxcolGxSI)(RxcolGxS))
			((cDVSresetxRBI)(PE3xSI))
			((CDVSresetxRBO)(CDVSTestPeriodicChipResetxRB))
		)
		(_use (_entity . cDVSResetStateMachine)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal FX2FifoDataxDIO ~STD_LOGIC_VECTOR{15~downto~0}~12 0 29 (_entity (_out ))))
		(_port (_internal FX2FifoInFullxSBI ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal FX2FifoWritexEBO ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_port (_internal FX2FifoReadxEBO ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
		(_port (_internal FX2FifoPktEndxSBO ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal FX2FifoAddressxDO ~STD_LOGIC_VECTOR{1~downto~0}~12 0 35 (_entity (_out ))))
		(_port (_internal IfClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_in ))))
		(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ))))
		(_port (_internal Sync1xABI ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_in ))))
		(_port (_internal SynchOutxSBO ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_out ))))
		(_port (_internal PC0xSIO ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_inout ))))
		(_port (_internal PC1xSIO ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_inout ))))
		(_port (_internal PC2xSIO ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_inout ))))
		(_port (_internal PC3xSIO ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_inout ))))
		(_port (_internal PA0xSIO ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_inout ))))
		(_port (_internal PA1xSIO ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_inout ))))
		(_port (_internal PA3xSIO ~extieee.std_logic_1164.STD_LOGIC 0 56 (_entity (_inout ))))
		(_port (_internal PA7xSIO ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_inout ))))
		(_port (_internal PE2xSI ~extieee.std_logic_1164.STD_LOGIC 0 59 (_entity (_in ))))
		(_port (_internal PE3xSI ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_in ))))
		(_port (_internal FXLEDxSI ~extieee.std_logic_1164.STD_LOGIC 0 62 (_entity (_in ))))
		(_port (_internal ADCclockxCO ~extieee.std_logic_1164.STD_LOGIC 0 65 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~12 0 66 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_port (_internal ADCwordxDI ~STD_LOGIC_VECTOR{9~downto~0}~12 0 66 (_entity (_in ))))
		(_port (_internal ADCoexEBO ~extieee.std_logic_1164.STD_LOGIC 0 68 (_entity (_out ))))
		(_port (_internal ADCstbyxEO ~extieee.std_logic_1164.STD_LOGIC 0 69 (_entity (_out ))))
		(_port (_internal ADCovrxSI ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_in ))))
		(_port (_internal CDVSTestSRRowClockxSO ~extieee.std_logic_1164.STD_LOGIC 0 72 (_entity (_out ))))
		(_port (_internal CDVSTestSRColClockxSO ~extieee.std_logic_1164.STD_LOGIC 0 73 (_entity (_out ))))
		(_port (_internal CDVSTestSRRowInxSO ~extieee.std_logic_1164.STD_LOGIC 0 74 (_entity (_out ))))
		(_port (_internal CDVSTestSRColInxSO ~extieee.std_logic_1164.STD_LOGIC 0 75 (_entity (_out ))))
		(_port (_internal CDVSTestBiasEnablexEO ~extieee.std_logic_1164.STD_LOGIC 0 77 (_entity (_out ))))
		(_port (_internal CDVSTestChipResetxRBO ~extieee.std_logic_1164.STD_LOGIC 0 78 (_entity (_out ))))
		(_port (_internal CDVSTestColMode0xSO ~extieee.std_logic_1164.STD_LOGIC 0 80 (_entity (_out ))))
		(_port (_internal CDVSTestColMode1xSO ~extieee.std_logic_1164.STD_LOGIC 0 81 (_entity (_out ))))
		(_port (_internal CDVSTestBiasDiagSelxSO ~extieee.std_logic_1164.STD_LOGIC 0 83 (_entity (_out ))))
		(_port (_internal CDVSTestBiasBitOutxSI ~extieee.std_logic_1164.STD_LOGIC 0 84 (_entity (_in ))))
		(_port (_internal CDVSTestApsTxGatexSO ~extieee.std_logic_1164.STD_LOGIC 0 86 (_entity (_out ))))
		(_port (_internal LED1xSO ~extieee.std_logic_1164.STD_LOGIC 0 89 (_entity (_out ))))
		(_port (_internal LED2xSO ~extieee.std_logic_1164.STD_LOGIC 0 90 (_entity (_out ))))
		(_port (_internal LED3xSO ~extieee.std_logic_1164.STD_LOGIC 0 91 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 93 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal DebugxSIO ~STD_LOGIC_VECTOR{15~downto~0}~122 0 93 (_entity (_inout ))))
		(_port (_internal AERMonitorREQxABI ~extieee.std_logic_1164.STD_LOGIC 0 96 (_entity (_in ))))
		(_port (_internal AERMonitorACKxSBO ~extieee.std_logic_1164.STD_LOGIC 0 97 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~124 0 98 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_port (_internal AERMonitorAddressxDI ~STD_LOGIC_VECTOR{9~downto~0}~124 0 98 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 115 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~132 0 178 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~134 0 183 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~13 0 193 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~13 0 194 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 201 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~136 0 202 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~138 0 203 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 204 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1312 0 205 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~1318 0 254 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1320 0 267 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 274 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~1324 0 285 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_signal (_internal MonitorTimestampxD ~STD_LOGIC_VECTOR{13~downto~0}~1324 0 285 (_architecture (_uni ))))
		(_signal (_internal ActualTimestampxD ~STD_LOGIC_VECTOR{13~downto~0}~1324 0 286 (_architecture (_uni ))))
		(_signal (_internal TimestampRegWritexE ~extieee.std_logic_1164.STD_LOGIC 0 289 (_architecture (_uni ))))
		(_signal (_internal SyncInxAB ~extieee.std_logic_1164.STD_LOGIC 0 291 (_architecture (_uni ))))
		(_signal (_internal AERREQxSB ~extieee.std_logic_1164.STD_LOGIC 0 293 (_architecture (_uni ))))
		(_signal (_internal AERReqSyncxSBN ~extieee.std_logic_1164.STD_LOGIC 0 293 (_architecture (_uni ))))
		(_signal (_internal AERMonitorACKxSB ~extieee.std_logic_1164.STD_LOGIC 0 295 (_architecture (_uni ))))
		(_signal (_internal UseLongAckxS ~extieee.std_logic_1164.STD_LOGIC 0 296 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1326 0 299 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal AddressTimestampSelectxS ~STD_LOGIC_VECTOR{1~downto~0}~1326 0 299 (_architecture (_uni ))))
		(_signal (_internal IncEventCounterxS ~extieee.std_logic_1164.STD_LOGIC 0 305 (_architecture (_uni ))))
		(_signal (_internal ResetEventCounterxS ~extieee.std_logic_1164.STD_LOGIC 0 306 (_architecture (_uni ))))
		(_signal (_internal ResetEarlyPaketTimerxS ~extieee.std_logic_1164.STD_LOGIC 0 307 (_architecture (_uni ))))
		(_signal (_internal EarlyPaketTimerOverflowxS ~extieee.std_logic_1164.STD_LOGIC 0 308 (_architecture (_uni ))))
		(_signal (_internal SMResetEarlyPaketTimerxS ~extieee.std_logic_1164.STD_LOGIC 0 309 (_architecture (_uni ))))
		(_signal (_internal ECResetEarlyPaketTimerxS ~extieee.std_logic_1164.STD_LOGIC 0 310 (_architecture (_uni ))))
		(_signal (_internal ClockxC ~extieee.std_logic_1164.STD_LOGIC 0 313 (_architecture (_uni )(_event))))
		(_signal (_internal IfClockxC ~extieee.std_logic_1164.STD_LOGIC 0 313 (_architecture (_uni ))))
		(_signal (_internal ResetxRB ~extieee.std_logic_1164.STD_LOGIC 0 314 (_architecture (_uni ))))
		(_signal (_internal ResetxR ~extieee.std_logic_1164.STD_LOGIC 0 314 (_architecture (_uni ))))
		(_signal (_internal RunxS ~extieee.std_logic_1164.STD_LOGIC 0 315 (_architecture (_uni ))))
		(_signal (_internal CounterResetxRB ~extieee.std_logic_1164.STD_LOGIC 0 316 (_architecture (_uni ))))
		(_signal (_internal SynchronizerResetTimestampxSB ~extieee.std_logic_1164.STD_LOGIC 0 317 (_architecture (_uni ))))
		(_signal (_internal CDVSTestChipResetxRB ~extieee.std_logic_1164.STD_LOGIC 0 318 (_internal (_uni ))))
		(_signal (_internal CDVSTestPeriodicChipResetxRB ~extieee.std_logic_1164.STD_LOGIC 0 319 (_architecture (_uni ))))
		(_signal (_internal RxcolGxS ~extieee.std_logic_1164.STD_LOGIC 0 320 (_architecture (_uni ))))
		(_signal (_internal TimestampOverflowxS ~extieee.std_logic_1164.STD_LOGIC 0 323 (_architecture (_uni ))))
		(_signal (_internal AddressMSBxD ~STD_LOGIC_VECTOR{1~downto~0}~1326 0 324 (_architecture (_uni ))))
		(_signal (_internal TimestampMasterxS ~extieee.std_logic_1164.STD_LOGIC 0 325 (_architecture (_uni ))))
		(_signal (_internal FifoTransactionxS ~extieee.std_logic_1164.STD_LOGIC 0 328 (_architecture (_uni ))))
		(_signal (_internal FX2FifoWritexEB ~extieee.std_logic_1164.STD_LOGIC 0 329 (_architecture (_uni ))))
		(_signal (_internal FX2FifoPktEndxSB ~extieee.std_logic_1164.STD_LOGIC 0 330 (_architecture (_uni ))))
		(_signal (_internal SyncOutxSB ~extieee.std_logic_1164.STD_LOGIC 0 331 (_architecture (_uni ))))
		(_signal (_internal HostResetTimestampxS ~extieee.std_logic_1164.STD_LOGIC 0 332 (_architecture (_uni ))))
		(_signal (_internal TriggerxS ~extieee.std_logic_1164.STD_LOGIC 0 334 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~1328 0 336 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_signal (_internal AddressRegOutxD ~STD_LOGIC_VECTOR{9~downto~0}~1328 0 336 (_architecture (_uni ))))
		(_signal (_internal AddressRegWritexE ~extieee.std_logic_1164.STD_LOGIC 0 337 (_architecture (_uni ))))
		(_signal (_internal AddressRegOut8xD ~extieee.std_logic_1164.STD_LOGIC 0 338 (_architecture (_uni ))))
		(_signal (_internal IncxS ~extieee.std_logic_1164.STD_LOGIC 0 341 (_architecture (_uni ))))
		(_signal (_internal ReadADCvaluexE ~extieee.std_logic_1164.STD_LOGIC 0 344 (_architecture (_uni ))))
		(_signal (_internal ADCvalueReadyxS ~extieee.std_logic_1164.STD_LOGIC 0 344 (_architecture (_uni ))))
		(_signal (_internal ADCregInxD ~STD_LOGIC_VECTOR{13~downto~0}~1324 0 345 (_architecture (_uni ))))
		(_signal (_internal ADCregOutxD ~STD_LOGIC_VECTOR{13~downto~0}~1324 0 346 (_architecture (_uni ))))
		(_signal (_internal ADCregWritexE ~extieee.std_logic_1164.STD_LOGIC 0 347 (_architecture (_uni ))))
		(_signal (_internal ADCdataxD ~STD_LOGIC_VECTOR{13~downto~0}~1324 0 348 (_architecture (_uni ))))
		(_signal (_internal SBRet10xE ~extieee.std_logic_1164.STD_LOGIC 0 349 (_architecture (_uni ))))
		(_signal (_internal ADCsmRstxE ~extieee.std_logic_1164.STD_LOGIC 0 351 (_architecture (_uni ))))
		(_signal (_internal ADCclockxC ~extieee.std_logic_1164.STD_LOGIC 0 352 (_architecture (_uni ))))
		(_signal (_internal ADCoexEB ~extieee.std_logic_1164.STD_LOGIC 0 353 (_architecture (_uni ))))
		(_signal (_internal ADCstbyxE ~extieee.std_logic_1164.STD_LOGIC 0 354 (_architecture (_uni ))))
		(_signal (_internal ADCovrxS ~extieee.std_logic_1164.STD_LOGIC 0 355 (_architecture (_uni ))))
		(_signal (_internal CDVSTestSRRowClockxS ~extieee.std_logic_1164.STD_LOGIC 0 356 (_architecture (_uni ))))
		(_signal (_internal CDVSTestSRRowInxS ~extieee.std_logic_1164.STD_LOGIC 0 356 (_architecture (_uni ))))
		(_signal (_internal CDVSTestSRColClockxS ~extieee.std_logic_1164.STD_LOGIC 0 357 (_architecture (_uni ))))
		(_signal (_internal CDVSTestSRColInxS ~extieee.std_logic_1164.STD_LOGIC 0 357 (_architecture (_uni ))))
		(_signal (_internal CDVSTestColMode0xS ~extieee.std_logic_1164.STD_LOGIC 0 358 (_architecture (_uni ))))
		(_signal (_internal CDVSTestColMode1xS ~extieee.std_logic_1164.STD_LOGIC 0 358 (_architecture (_uni ))))
		(_signal (_internal CDVSTestApsTxGatexS ~extieee.std_logic_1164.STD_LOGIC 0 359 (_architecture (_uni ))))
		(_signal (_internal CDVSTestBiasBitOutxS ~extieee.std_logic_1164.STD_LOGIC 0 360 (_internal (_uni ))))
		(_signal (_internal ExtTriggerxE ~extieee.std_logic_1164.STD_LOGIC 0 361 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{95~downto~0}~13 0 363 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 95)(i 0))))))
		(_signal (_internal SRDataOutxD ~STD_LOGIC_VECTOR{95~downto~0}~13 0 363 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1330 0 365 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal ExposurexD ~STD_LOGIC_VECTOR{15~downto~0}~1330 0 365 (_architecture (_uni ))))
		(_signal (_internal ColSettlexD ~STD_LOGIC_VECTOR{15~downto~0}~1330 0 365 (_architecture (_uni ))))
		(_signal (_internal RowSettlexD ~STD_LOGIC_VECTOR{15~downto~0}~1330 0 365 (_architecture (_uni ))))
		(_signal (_internal ResSettlexD ~STD_LOGIC_VECTOR{15~downto~0}~1330 0 365 (_architecture (_uni ))))
		(_signal (_internal FramePeriodxD ~STD_LOGIC_VECTOR{15~downto~0}~1330 0 366 (_architecture (_uni ))))
		(_signal (_internal TestPixelxE ~extieee.std_logic_1164.STD_LOGIC 0 367 (_architecture (_uni ))))
		(_signal (_internal SRoutxD ~extieee.std_logic_1164.STD_LOGIC 0 369 (_architecture (_uni ))))
		(_signal (_internal SRinxD ~extieee.std_logic_1164.STD_LOGIC 0 369 (_architecture (_uni ))))
		(_signal (_internal SRLatchxE ~extieee.std_logic_1164.STD_LOGIC 0 369 (_architecture (_uni ))))
		(_signal (_internal SRClockxC ~extieee.std_logic_1164.STD_LOGIC 0 369 (_architecture (_uni ))))
		(_signal (_internal RunADCxS ~extieee.std_logic_1164.STD_LOGIC 0 370 (_architecture (_uni ))))
		(_signal (_internal ADCStateOutputLEDxS ~extieee.std_logic_1164.STD_LOGIC 0 372 (_architecture (_uni ))))
		(_signal (_internal LockxS ~extieee.std_logic_1164.STD_LOGIC 0 375 (_architecture (_uni ))))
		(_signal (_internal FifoDataInxD ~STD_LOGIC_VECTOR{15~downto~0}~1330 0 378 (_architecture (_uni ))))
		(_signal (_internal FifoDataOutxD ~STD_LOGIC_VECTOR{15~downto~0}~1330 0 378 (_architecture (_uni ))))
		(_signal (_internal FifoWritexE ~extieee.std_logic_1164.STD_LOGIC 0 379 (_architecture (_uni ))))
		(_signal (_internal FifoReadxE ~extieee.std_logic_1164.STD_LOGIC 0 379 (_architecture (_uni ))))
		(_signal (_internal FifoEmptyxS ~extieee.std_logic_1164.STD_LOGIC 0 380 (_architecture (_uni ))))
		(_signal (_internal FifoAlmostEmptyxS ~extieee.std_logic_1164.STD_LOGIC 0 380 (_architecture (_uni ))))
		(_signal (_internal FifoFullxS ~extieee.std_logic_1164.STD_LOGIC 0 380 (_architecture (_uni ))))
		(_signal (_internal FifoAlmostFullxS ~extieee.std_logic_1164.STD_LOGIC 0 380 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1332 0 383 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal selectADC ~STD_LOGIC_VECTOR{1~downto~0}~1332 0 383 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1334 0 384 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal selectaddress ~STD_LOGIC_VECTOR{1~downto~0}~1334 0 384 (_architecture (_string \"01"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1336 0 385 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal selecttimestamp ~STD_LOGIC_VECTOR{1~downto~0}~1336 0 385 (_architecture (_string \"00"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1338 0 386 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal selecttrigger ~STD_LOGIC_VECTOR{1~downto~0}~1338 0 386 (_architecture (_string \"10"\))))
		(_process
			(line__389(_architecture 0 0 389 (_assignment (_simple)(_alias((IfClockxC)(IfClockxCI)))(_target(60))(_sensitivity(6)))))
			(line__390(_architecture 1 0 390 (_assignment (_simple)(_alias((ADCclockxCO)(ADCclockxC)))(_target(21))(_sensitivity(90)))))
			(line__403(_architecture 2 0 403 (_assignment (_simple)(_alias((CDVSTestBiasDiagSelxSO)(PA0xSIO)))(_target(34))(_sensitivity(14)))))
			(line__406(_architecture 3 0 406 (_assignment (_simple)(_alias((ResetxRB)(ResetxRBI)))(_target(61))(_sensitivity(7)))))
			(line__407(_architecture 4 0 407 (_assignment (_simple)(_target(62))(_sensitivity(7)))))
			(line__408(_architecture 5 0 408 (_assignment (_simple)(_alias((CounterResetxRB)(SynchronizerResetTimestampxSB)))(_target(64))(_sensitivity(65)))))
			(line__410(_architecture 6 0 410 (_assignment (_simple)(_alias((FX2FifoReadxEBO)(_string \"1"\)))(_target(3)))))
			(line__412(_architecture 7 0 412 (_assignment (_simple)(_alias((SyncInxAB)(Sync1xABI)))(_target(47))(_sensitivity(8)))))
			(line__425(_architecture 8 0 425 (_assignment (_simple)(_alias((ExposurexD)(SRDataOutxD(d_15_0))))(_target(104))(_sensitivity(103(d_15_0))))))
			(line__426(_architecture 9 0 426 (_assignment (_simple)(_alias((ColSettlexD)(SRDataOutxD(d_31_16))))(_target(105))(_sensitivity(103(d_31_16))))))
			(line__427(_architecture 10 0 427 (_assignment (_simple)(_alias((RowSettlexD)(SRDataOutxD(d_47_32))))(_target(106))(_sensitivity(103(d_47_32))))))
			(line__428(_architecture 11 0 428 (_assignment (_simple)(_alias((ResSettlexD)(SRDataOutxD(d_63_48))))(_target(107))(_sensitivity(103(d_63_48))))))
			(line__429(_architecture 12 0 429 (_assignment (_simple)(_alias((FramePeriodxD)(SRDataOutxD(d_79_64))))(_target(108))(_sensitivity(103(d_79_64))))))
			(line__430(_architecture 13 0 430 (_assignment (_simple)(_alias((TestPixelxE)(SRDataOutxD(94))))(_target(109))(_sensitivity(103(94))))))
			(line__431(_architecture 14 0 431 (_assignment (_simple)(_alias((SBRet10xE)(SRDataOutxD(95))))(_target(88))(_sensitivity(103(95))))))
			(line__448(_architecture 15 0 448 (_assignment (_simple)(_alias((FX2FifoDataxDIO)(FifoDataOutxD)))(_target(0))(_sensitivity(118)))))
			(line__480(_architecture 16 0 480 (_assignment (_simple)(_alias((ADCregInxD)(ADCdataxD)))(_target(84))(_sensitivity(87)))))
			(line__518(_architecture 17 0 518 (_assignment (_simple)(_alias((TimestampMasterxS)(_string \"1"\)))(_target(71)))))
			(line__588(_architecture 18 0 588 (_assignment (_simple)(_alias((ADCovrxS)(ADCovrxSI)))(_target(93))(_sensitivity(25)))))
			(line__589(_architecture 19 0 589 (_assignment (_simple)(_target(89))(_sensitivity(61)(63)))))
			(line__608(_architecture 20 0 608 (_assignment (_simple)(_alias((SynchOutxSBO)(SyncOutxSB)))(_target(9))(_sensitivity(75)))))
			(line__609(_architecture 21 0 609 (_assignment (_simple)(_alias((FX2FifoPktEndxSBO)(FX2FifoPktEndxSB)))(_target(4))(_sensitivity(74)))))
			(line__610(_architecture 22 0 610 (_assignment (_simple)(_alias((FX2FifoWritexEBO)(FX2FifoWritexEB)))(_target(2))(_sensitivity(73)))))
			(line__611(_architecture 23 0 611 (_assignment (_simple)(_alias((AERMonitorACKxSBO)(AERMonitorACKxSB)))(_target(42))(_sensitivity(50)))))
			(line__614(_architecture 24 0 614 (_assignment (_simple)(_target(55))(_sensitivity(57)(58)))))
			(line__618(_architecture 25 0 618 (_assignment (_simple)(_target(80))(_sensitivity(78(9))(78(8))))))
			(line__625(_architecture 26 0 625 (_assignment (_simple)(_target(117))(_sensitivity(44)(52)(70)(78(d_7_0))(78(9))(80)(85)))))
			(line__632(_architecture 27 0 632 (_assignment (_simple)(_alias((LED1xSO)(CDVSTestChipResetxRB)))(_target(37))(_sensitivity(19)))))
			(line__633(_architecture 28 0 633 (_assignment (_simple)(_alias((LED2xSO)(RunxS)))(_target(38))(_sensitivity(63)))))
			(line__634(_architecture 29 0 634 (_assignment (_simple)(_alias((LED3xSO)(ADCStateOutputLEDxS)))(_target(39))(_sensitivity(115)))))
			(line__637(_architecture 30 0 637 (_assignment (_simple)(_alias((CDVSTestChipResetxRBO)(CDVSTestChipResetxRB)))(_target(31))(_sensitivity(19)))))
			(line__643(_architecture 31 0 643 (_assignment (_simple)(_target(30))(_sensitivity(18)))))
			(line__645(_architecture 32 0 645 (_assignment (_simple)(_alias((HostResetTimestampxS)(PA7xSIO)))(_target(76))(_sensitivity(17)))))
			(line__646(_architecture 33 0 646 (_assignment (_simple)(_alias((RunxS)(PA3xSIO)))(_target(63))(_sensitivity(16)))))
			(line__647(_architecture 34 0 647 (_assignment (_simple)(_alias((ExtTriggerxE)(PA1xSIO)))(_target(102))(_sensitivity(15)))))
			(line__649(_architecture 35 0 649 (_assignment (_simple)(_alias((RunADCxS)(PC0xSIO)))(_target(114))(_sensitivity(10)))))
			(line__650(_architecture 36 0 650 (_assignment (_simple)(_alias((SRClockxC)(PC1xSIO)))(_target(113))(_sensitivity(11)))))
			(line__651(_architecture 37 0 651 (_assignment (_simple)(_alias((SRLatchxE)(PC2xSIO)))(_target(112))(_sensitivity(12)))))
			(line__652(_architecture 38 0 652 (_assignment (_simple)(_alias((SRinxD)(PC3xSIO)))(_target(111))(_sensitivity(13)))))
			(line__654(_architecture 39 0 654 (_assignment (_simple)(_alias((CDVSTestSRColClockxSO)(CDVSTestSRColClockxS)))(_target(27))(_sensitivity(96)))))
			(line__655(_architecture 40 0 655 (_assignment (_simple)(_alias((CDVSTestSRRowClockxSO)(CDVSTestSRRowClockxS)))(_target(26))(_sensitivity(94)))))
			(line__656(_architecture 41 0 656 (_assignment (_simple)(_alias((CDVSTestSRColInxSO)(CDVSTestSRColInxS)))(_target(29))(_sensitivity(97)))))
			(line__657(_architecture 42 0 657 (_assignment (_simple)(_alias((CDVSTestSRRowInxSO)(CDVSTestSRRowInxS)))(_target(28))(_sensitivity(95)))))
			(line__659(_architecture 43 0 659 (_assignment (_simple)(_alias((CDVSTestColMode0xSO)(CDVSTestColMode0xS)))(_target(32))(_sensitivity(98)))))
			(line__660(_architecture 44 0 660 (_assignment (_simple)(_alias((CDVSTestColMode1xSO)(CDVSTestColMode1xS)))(_target(33))(_sensitivity(99)))))
			(line__662(_architecture 45 0 662 (_assignment (_simple)(_alias((CDVSTestApsTxGatexSO)(CDVSTestApsTxGatexS)))(_target(36))(_sensitivity(100)))))
			(line__666(_architecture 46 0 666 (_assignment (_simple)(_alias((ADCstbyxEO)(ADCstbyxE)))(_target(24))(_sensitivity(92)))))
			(line__667(_architecture 47 0 667 (_assignment (_simple)(_alias((ADCoexEBO)(ADCoexEB)))(_target(23))(_sensitivity(91)))))
			(line__670(_architecture 48 0 670 (_assignment (_simple)(_alias((RxcolGxS)(_string \"0"\)))(_target(68)))))
			(line__671(_architecture 49 0 671 (_assignment (_simple)(_alias((UseLongAckxS)(_string \"0"\)))(_target(51)))))
			(line__677(_architecture 50 0 677 (_assignment (_simple)(_alias((DebugxSIO(0))(CDVSTestBiasBitOutxS)))(_target(40(0)))(_sensitivity(35)))))
			(synchronizer(_architecture 51 0 683 (_process (_target(48)(49))(_sensitivity(59)(49)(41))(_dssslsensitivity 1))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
	)
	(_static
		(514 )
		(33686274 33686018 33686018 514 )
	)
	(_model . Structural 55 -1
	)
)
V 000052 55 11668         1374169445006 Behavioural
(_unit VHDL (adcstatemachine_tb 0 20 (behavioural 0 23 ))
	(_version v63)
	(_time 1374169445007 2013.07.18 19:44:05)
	(_source (\./../../ADCStateMachine_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 6334666364343474686c773933)
	(_entity
		(_time 1372368071331)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(ADCStateMachine
			(_object
				(_port (_internal ClockxCI ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
				(_port (_internal ADCclockxCO ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_out ))))
				(_port (_internal ResetxRBI ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
				(_port (_internal ADCwordxDI ~STD_LOGIC_VECTOR{9~downto~0}~13 0 30 (_entity (_in ))))
				(_port (_internal ADCoutxDO ~STD_LOGIC_VECTOR{13~downto~0}~13 0 31 (_entity (_out ))))
				(_port (_internal ADCstbyxEO ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
				(_port (_internal ADCoexEBO ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ))))
				(_port (_internal ADCovrxSI ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
				(_port (_internal RegisterWritexEO ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
				(_port (_internal SRLatchxEI ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
				(_port (_internal RunADCxSI ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ))))
				(_port (_internal ExposurexDI ~STD_LOGIC_VECTOR{15~downto~0}~13 0 38 (_entity (_in ))))
				(_port (_internal ColSettlexDI ~STD_LOGIC_VECTOR{15~downto~0}~132 0 39 (_entity (_in ))))
				(_port (_internal RowSettlexDI ~STD_LOGIC_VECTOR{15~downto~0}~134 0 40 (_entity (_in ))))
				(_port (_internal ResSettlexDI ~STD_LOGIC_VECTOR{15~downto~0}~136 0 41 (_entity (_in ))))
				(_port (_internal FramePeriodxDI ~STD_LOGIC_VECTOR{15~downto~0}~138 0 42 (_entity (_in ))))
				(_port (_internal SBRet10xEI ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ))))
				(_port (_internal TestPixelxEI ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_in ))))
				(_port (_internal ExtTriggerxEI ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_in ))))
				(_port (_internal CDVSTestSRRowInxSO ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_out ))))
				(_port (_internal CDVSTestSRRowClockxSO ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_out ))))
				(_port (_internal CDVSTestSRColInxSO ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_out ))))
				(_port (_internal CDVSTestSRColClockxSO ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_out ))))
				(_port (_internal CDVSTestColMode0xSO ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_out ))))
				(_port (_internal CDVSTestColMode1xSO ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_out ))))
				(_port (_internal CDVSTestApsTxGatexSO ~extieee.std_logic_1164.STD_LOGIC 0 52 (_entity (_out ))))
				(_port (_internal ADCStateOutputLEDxSO ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_out ))))
			)
		)
	)
	(_instantiation ADCStateMachine_1 0 120 (_component ADCStateMachine )
		(_port
			((ClockxCI)(IfClockxC))
			((ADCclockxCO)(ADCclockxC))
			((ResetxRBI)(ResetxRB))
			((ADCwordxDI)(ADCwordxD))
			((ADCoutxDO)(ADCdataxD))
			((ADCstbyxEO)(ADCstbyxE))
			((ADCoexEBO)(ADCoexEB))
			((ADCovrxSI)(ADCovrxS))
			((RegisterWritexEO)(RegisterWritexE))
			((SRLatchxEI)(SRLatchxE))
			((RunADCxSI)(RunADCxS))
			((ExposurexDI)(ExposurexD))
			((ColSettlexDI)(ColSettlexD))
			((RowSettlexDI)(RowSettlexD))
			((ResSettlexDI)(ResSettlexD))
			((FramePeriodxDI)(FramePeriodxD))
			((SBRet10xEI)(SBRet10xE))
			((TestPixelxEI)(TestpixelxE))
			((ExtTriggerxEI)(ExtTriggerxE))
			((CDVSTestSRRowInxSO)(CDVSTestSRRowInxS))
			((CDVSTestSRRowClockxSO)(CDVSTestSRRowClockxS))
			((CDVSTestSRColInxSO)(CDVSTestSRColInxS))
			((CDVSTestSRColClockxSO)(CDVSTestSRColClockxS))
			((CDVSTestColMode0xSO)(CDVSTestColMode0xS))
			((CDVSTestColMode1xSO)(CDVSTestColMode1xS))
			((CDVSTestApsTxGatexSO)(CDVSTestApsTxGatexS))
			((ADCStateOutputLEDxSO)(ADCStateOutputLEDxS))
		)
		(_use (_entity . ADCStateMachine)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~13 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~13 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~132 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~134 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~136 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~138 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal IfClockxC ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ))))
		(_signal (_internal ADCclockxC ~extieee.std_logic_1164.STD_LOGIC 0 57 (_architecture (_uni ))))
		(_signal (_internal ResetxRB ~extieee.std_logic_1164.STD_LOGIC 0 58 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_signal (_internal ADCwordxD ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 59 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~1312 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_signal (_internal ADCdataxD ~STD_LOGIC_VECTOR{13~downto~0}~1312 0 60 (_architecture (_uni ))))
		(_signal (_internal ADCoexEB ~extieee.std_logic_1164.STD_LOGIC 0 61 (_architecture (_uni ))))
		(_signal (_internal ADCstbyxE ~extieee.std_logic_1164.STD_LOGIC 0 62 (_architecture (_uni ))))
		(_signal (_internal ADCovrxS ~extieee.std_logic_1164.STD_LOGIC 0 63 (_architecture (_uni ))))
		(_signal (_internal RegisterWritexE ~extieee.std_logic_1164.STD_LOGIC 0 64 (_architecture (_uni ))))
		(_signal (_internal SRLatchxE ~extieee.std_logic_1164.STD_LOGIC 0 65 (_architecture (_uni ))))
		(_signal (_internal RunADCxS ~extieee.std_logic_1164.STD_LOGIC 0 66 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 67 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal ExposurexD ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 67 (_architecture (_uni ))))
		(_signal (_internal ColSettlexD ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 68 (_architecture (_uni ))))
		(_signal (_internal RowSettlexD ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 69 (_architecture (_uni ))))
		(_signal (_internal ResSettlexD ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 70 (_architecture (_uni ))))
		(_signal (_internal FramePeriodxD ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 71 (_architecture (_uni ))))
		(_signal (_internal TestPixelxE ~extieee.std_logic_1164.STD_LOGIC 0 72 (_architecture (_uni ))))
		(_signal (_internal SBRet10xE ~extieee.std_logic_1164.STD_LOGIC 0 73 (_architecture (_uni ))))
		(_signal (_internal ExtTriggerxE ~extieee.std_logic_1164.STD_LOGIC 0 74 (_architecture (_uni ))))
		(_signal (_internal CDVSTestSRRowInxS ~extieee.std_logic_1164.STD_LOGIC 0 75 (_architecture (_uni ))))
		(_signal (_internal CDVSTestSRRowClockxS ~extieee.std_logic_1164.STD_LOGIC 0 76 (_architecture (_uni ))))
		(_signal (_internal CDVSTestSRColInxS ~extieee.std_logic_1164.STD_LOGIC 0 77 (_architecture (_uni ))))
		(_signal (_internal CDVSTestSRColClockxS ~extieee.std_logic_1164.STD_LOGIC 0 78 (_architecture (_uni ))))
		(_signal (_internal CDVSTestColMode0xS ~extieee.std_logic_1164.STD_LOGIC 0 79 (_architecture (_uni ))))
		(_signal (_internal CDVSTestColMode1xS ~extieee.std_logic_1164.STD_LOGIC 0 80 (_architecture (_uni ))))
		(_signal (_internal CDVSTestApsTxGatexS ~extieee.std_logic_1164.STD_LOGIC 0 81 (_architecture (_uni ))))
		(_signal (_internal ADCStateOutputLEDxS ~extieee.std_logic_1164.STD_LOGIC 0 82 (_architecture (_uni ))))
		(_constant (_internal Tpw_clk ~extSTD.STANDARD.TIME 0 84 (_architecture ((ns 4634391661857464543)))))
		(_process
			(clock_gen(_architecture 0 0 88 (_process (_wait_for)(_target(0)))))
			(line__94(_architecture 1 0 94 (_assignment (_simple)(_alias((ADCclockxC)(_string \"0"\)))(_target(1)))))
			(line__95(_architecture 2 0 95 (_assignment (_simple)(_target(2)))))
			(line__96(_architecture 3 0 96 (_assignment (_simple)(_target(3)))))
			(line__97(_architecture 4 0 97 (_assignment (_simple)(_target(4)))))
			(line__98(_architecture 5 0 98 (_assignment (_simple)(_alias((ADCoexEB)(_string \"0"\)))(_target(5)))))
			(line__99(_architecture 6 0 99 (_assignment (_simple)(_alias((ADCstbyxE)(_string \"0"\)))(_target(6)))))
			(line__100(_architecture 7 0 100 (_assignment (_simple)(_alias((RegisterWritexE)(_string \"0"\)))(_target(8)))))
			(line__101(_architecture 8 0 101 (_assignment (_simple)(_target(9)))))
			(line__102(_architecture 9 0 102 (_assignment (_simple)(_target(10)))))
			(line__103(_architecture 10 0 103 (_assignment (_simple)(_target(11)))))
			(line__104(_architecture 11 0 104 (_assignment (_simple)(_target(12)))))
			(line__105(_architecture 12 0 105 (_assignment (_simple)(_target(13)))))
			(line__106(_architecture 13 0 106 (_assignment (_simple)(_target(14)))))
			(line__107(_architecture 14 0 107 (_assignment (_simple)(_target(15)))))
			(line__108(_architecture 15 0 108 (_assignment (_simple)(_alias((TestPixelxE)(_string \"0"\)))(_target(16)))))
			(line__109(_architecture 16 0 109 (_assignment (_simple)(_alias((SBRet10xE)(_string \"0"\)))(_target(17)))))
			(line__110(_architecture 17 0 110 (_assignment (_simple)(_alias((ExtTriggerxE)(_string \"0"\)))(_target(18)))))
			(line__111(_architecture 18 0 111 (_assignment (_simple)(_alias((CDVSTestSRRowInxS)(_string \"0"\)))(_target(19)))))
			(line__112(_architecture 19 0 112 (_assignment (_simple)(_alias((CDVSTestSRRowClockxS)(_string \"0"\)))(_target(20)))))
			(line__113(_architecture 20 0 113 (_assignment (_simple)(_alias((CDVSTestSRColInxS)(_string \"0"\)))(_target(21)))))
			(line__114(_architecture 21 0 114 (_assignment (_simple)(_alias((CDVSTestSRColClockxS)(_string \"0"\)))(_target(22)))))
			(line__115(_architecture 22 0 115 (_assignment (_simple)(_alias((CDVSTestColMode0xS)(_string \"0"\)))(_target(23)))))
			(line__116(_architecture 23 0 116 (_assignment (_simple)(_alias((CDVSTestColMode1xS)(_string \"0"\)))(_target(24)))))
			(line__117(_architecture 24 0 117 (_assignment (_simple)(_alias((CDVSTestApsTxGatexS)(_string \"0"\)))(_target(25)))))
			(line__118(_architecture 25 0 118 (_assignment (_simple)(_alias((ADCStateOutputLEDxS)(_string \"0"\)))(_target(26)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
	(_static
		(33686274 50463491 771 )
		(67372036 67372036 67372036 1028 )
		(33686018 33686018 33686018 33686274 )
		(33686018 33686018 33686018 33751554 )
		(33686018 33686018 33686018 33686019 )
	)
	(_model . Behavioural 26 -1
	)
)
