{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1737491423155 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1737491423164 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jan 21 17:30:23 2025 " "Processing started: Tue Jan 21 17:30:23 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1737491423164 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737491423164 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FPGA_TP2 -c FPGA_TP2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off FPGA_TP2 -c FPGA_TP2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737491423164 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1737491423553 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1737491423553 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "maquina.v 1 1 " "Found 1 design units, including 1 entities, in source file maquina.v" { { "Info" "ISGN_ENTITY_NAME" "1 maquina " "Found entity 1: maquina" {  } { { "maquina.v" "" { Text "C:/projeto_quartus/maquina.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737491433545 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737491433545 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "maquina " "Elaborating entity \"maquina\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1737491433568 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "reset maquina.v(115) " "Verilog HDL Always Construct warning at maquina.v(115): variable \"reset\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "maquina.v" "" { Text "C:/projeto_quartus/maquina.v" 115 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1737491433569 "|maquina"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "estado maquina.v(125) " "Verilog HDL Always Construct warning at maquina.v(125): variable \"estado\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "maquina.v" "" { Text "C:/projeto_quartus/maquina.v" 125 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1737491433569 "|maquina"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "LED maquina.v(125) " "Verilog HDL Always Construct warning at maquina.v(125): variable \"LED\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "maquina.v" "" { Text "C:/projeto_quartus/maquina.v" 125 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1737491433569 "|maquina"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "estado maquina.v(135) " "Verilog HDL Always Construct warning at maquina.v(135): variable \"estado\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "maquina.v" "" { Text "C:/projeto_quartus/maquina.v" 135 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1737491433569 "|maquina"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "LED maquina.v(135) " "Verilog HDL Always Construct warning at maquina.v(135): variable \"LED\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "maquina.v" "" { Text "C:/projeto_quartus/maquina.v" 135 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1737491433569 "|maquina"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "estado maquina.v(144) " "Verilog HDL Always Construct warning at maquina.v(144): variable \"estado\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "maquina.v" "" { Text "C:/projeto_quartus/maquina.v" 144 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1737491433569 "|maquina"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "insere maquina.v(153) " "Verilog HDL Always Construct warning at maquina.v(153): variable \"insere\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "maquina.v" "" { Text "C:/projeto_quartus/maquina.v" 153 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1737491433569 "|maquina"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "numero maquina.v(154) " "Verilog HDL Always Construct warning at maquina.v(154): variable \"numero\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "maquina.v" "" { Text "C:/projeto_quartus/maquina.v" 154 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1737491433569 "|maquina"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "numero maquina.v(155) " "Verilog HDL Always Construct warning at maquina.v(155): variable \"numero\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "maquina.v" "" { Text "C:/projeto_quartus/maquina.v" 155 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1737491433569 "|maquina"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "numero maquina.v(156) " "Verilog HDL Always Construct warning at maquina.v(156): variable \"numero\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "maquina.v" "" { Text "C:/projeto_quartus/maquina.v" 156 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1737491433569 "|maquina"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "numero maquina.v(157) " "Verilog HDL Always Construct warning at maquina.v(157): variable \"numero\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "maquina.v" "" { Text "C:/projeto_quartus/maquina.v" 157 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1737491433569 "|maquina"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "numero maquina.v(158) " "Verilog HDL Always Construct warning at maquina.v(158): variable \"numero\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "maquina.v" "" { Text "C:/projeto_quartus/maquina.v" 158 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1737491433569 "|maquina"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "numero maquina.v(159) " "Verilog HDL Always Construct warning at maquina.v(159): variable \"numero\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "maquina.v" "" { Text "C:/projeto_quartus/maquina.v" 159 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1737491433569 "|maquina"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "numero maquina.v(160) " "Verilog HDL Always Construct warning at maquina.v(160): variable \"numero\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "maquina.v" "" { Text "C:/projeto_quartus/maquina.v" 160 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1737491433569 "|maquina"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "A maquina.v(114) " "Verilog HDL Always Construct warning at maquina.v(114): inferring latch(es) for variable \"A\", which holds its previous value in one or more paths through the always construct" {  } { { "maquina.v" "" { Text "C:/projeto_quartus/maquina.v" 114 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1737491433569 "|maquina"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "B maquina.v(114) " "Verilog HDL Always Construct warning at maquina.v(114): inferring latch(es) for variable \"B\", which holds its previous value in one or more paths through the always construct" {  } { { "maquina.v" "" { Text "C:/projeto_quartus/maquina.v" 114 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1737491433570 "|maquina"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "C maquina.v(114) " "Verilog HDL Always Construct warning at maquina.v(114): inferring latch(es) for variable \"C\", which holds its previous value in one or more paths through the always construct" {  } { { "maquina.v" "" { Text "C:/projeto_quartus/maquina.v" 114 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1737491433570 "|maquina"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "D maquina.v(114) " "Verilog HDL Always Construct warning at maquina.v(114): inferring latch(es) for variable \"D\", which holds its previous value in one or more paths through the always construct" {  } { { "maquina.v" "" { Text "C:/projeto_quartus/maquina.v" 114 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1737491433570 "|maquina"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "E maquina.v(114) " "Verilog HDL Always Construct warning at maquina.v(114): inferring latch(es) for variable \"E\", which holds its previous value in one or more paths through the always construct" {  } { { "maquina.v" "" { Text "C:/projeto_quartus/maquina.v" 114 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1737491433570 "|maquina"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "F maquina.v(114) " "Verilog HDL Always Construct warning at maquina.v(114): inferring latch(es) for variable \"F\", which holds its previous value in one or more paths through the always construct" {  } { { "maquina.v" "" { Text "C:/projeto_quartus/maquina.v" 114 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1737491433570 "|maquina"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "G maquina.v(114) " "Verilog HDL Always Construct warning at maquina.v(114): inferring latch(es) for variable \"G\", which holds its previous value in one or more paths through the always construct" {  } { { "maquina.v" "" { Text "C:/projeto_quartus/maquina.v" 114 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1737491433570 "|maquina"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "G maquina.v(114) " "Inferred latch for \"G\" at maquina.v(114)" {  } { { "maquina.v" "" { Text "C:/projeto_quartus/maquina.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737491433570 "|maquina"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "F maquina.v(114) " "Inferred latch for \"F\" at maquina.v(114)" {  } { { "maquina.v" "" { Text "C:/projeto_quartus/maquina.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737491433570 "|maquina"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "E maquina.v(114) " "Inferred latch for \"E\" at maquina.v(114)" {  } { { "maquina.v" "" { Text "C:/projeto_quartus/maquina.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737491433570 "|maquina"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D maquina.v(114) " "Inferred latch for \"D\" at maquina.v(114)" {  } { { "maquina.v" "" { Text "C:/projeto_quartus/maquina.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737491433570 "|maquina"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C maquina.v(114) " "Inferred latch for \"C\" at maquina.v(114)" {  } { { "maquina.v" "" { Text "C:/projeto_quartus/maquina.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737491433570 "|maquina"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B maquina.v(114) " "Inferred latch for \"B\" at maquina.v(114)" {  } { { "maquina.v" "" { Text "C:/projeto_quartus/maquina.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737491433570 "|maquina"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A maquina.v(114) " "Inferred latch for \"A\" at maquina.v(114)" {  } { { "maquina.v" "" { Text "C:/projeto_quartus/maquina.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737491433570 "|maquina"}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1737491433968 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "8 " "8 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1737491434255 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1737491434394 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737491434394 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "77 " "Implemented 77 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1737491434423 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1737491434423 ""} { "Info" "ICUT_CUT_TM_LCELLS" "62 " "Implemented 62 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1737491434423 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1737491434423 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 22 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 22 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4824 " "Peak virtual memory: 4824 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1737491434436 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jan 21 17:30:34 2025 " "Processing ended: Tue Jan 21 17:30:34 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1737491434436 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1737491434436 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1737491434436 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1737491434436 ""}
