-- This file has been generated by CocoSim compiler + verifier

type BusA = struct { a_1: real; a_2: real; a_3: real; a1_1: int; a1_2: int; a1_3: int; a1_4: int; a1_5: int; a1_6: int; a2_1: bool; a3_1: real; a3_2: real; a3_3: real};
type BusB = struct { b_1: real; b1_1: int; b2_1: bool; b3_1: real};
type BusDT = struct { a_1: int; a1_1: real};
type BusUnif = struct { f_1: real; f1_1: real; f1_2: real; f1_3: real};

-- System nodes
node busassignment_test (In6_1_1 : BusA; In7_1_1 : real; In7_1_2 : real; In7_1_3 : real; In7_1_4 : real; In1_1_1 : real; In2_1_1 : int; In2_1_2 : int; In2_1_3 : int; In2_1_4 : int; In2_1_5 : int; In2_1_6 : int; In3_1_1 : BusA; In4_1_1 : bool; In5_1_1 : real; In5_1_2 : real; In5_1_3 : real; In8_1_1 : real; In8_1_2 : real; In8_1_3 : real; In8_1_4 : real; In9_1_1 : real; In9_1_2 : real; In9_1_3 : real; )
returns (Out6_1_1 : real; Out6_1_2 : real; Out6_1_3 : real; Out6_1_4 : real;
	Out1_2_1 : BusA;
	Out2_3_1 : BusA;
	Out3_4_1 : real; Out3_4_2 : real; Out3_4_3 : real; Out3_4_4 : real) 
var
	BusAssignment_1_1 : real; BusAssignment_1_2 : real; BusAssignment_1_3 : real; BusAssignment_1_4 : real;
	BusAssignment1_1_1 : BusA;
	BusAssignment2_1_1 : BusA;
	BusAssignment3_1_1 : real; BusAssignment3_1_2 : real; BusAssignment3_1_3 : real; BusAssignment3_1_4 : real;
let 
	BusAssignment_1_1 = In1_1_1;
	BusAssignment_1_2 = In7_1_2;
	BusAssignment_1_3 = In7_1_3;
	BusAssignment_1_4 = In7_1_4;
	BusAssignment1_1_1.a_1 = In6_1_1.a_1;
	BusAssignment1_1_1.a_2 = In6_1_1.a_2;
	BusAssignment1_1_1.a_3 = In6_1_1.a_3;
	BusAssignment1_1_1.a1_1 = In2_1_1;
	BusAssignment1_1_1.a1_2 = In2_1_2;
	BusAssignment1_1_1.a1_3 = In2_1_3;
	BusAssignment1_1_1.a1_4 = In2_1_4;
	BusAssignment1_1_1.a1_5 = In2_1_5;
	BusAssignment1_1_1.a1_6 = In2_1_6;
	BusAssignment1_1_1.a2_1 = In6_1_1.a2_1;
	BusAssignment1_1_1.a3_1 = In6_1_1.a3_1;
	BusAssignment1_1_1.a3_2 = In6_1_1.a3_2;
	BusAssignment1_1_1.a3_3 = In6_1_1.a3_3;
	BusAssignment2_1_1.a_1 = In3_1_1.a_1;
	BusAssignment2_1_1.a_2 = In3_1_1.a_2;
	BusAssignment2_1_1.a_3 = In3_1_1.a_3;
	BusAssignment2_1_1.a1_1 = In3_1_1.a1_1;
	BusAssignment2_1_1.a1_2 = In3_1_1.a1_2;
	BusAssignment2_1_1.a1_3 = In3_1_1.a1_3;
	BusAssignment2_1_1.a1_4 = In3_1_1.a1_4;
	BusAssignment2_1_1.a1_5 = In3_1_1.a1_5;
	BusAssignment2_1_1.a1_6 = In3_1_1.a1_6;
	BusAssignment2_1_1.a2_1 = In4_1_1;
	BusAssignment2_1_1.a3_1 = In5_1_1;
	BusAssignment2_1_1.a3_2 = In5_1_2;
	BusAssignment2_1_1.a3_3 = In5_1_3;
	BusAssignment3_1_1 = In8_1_1;
	BusAssignment3_1_2 = In9_1_1;
	BusAssignment3_1_3 = In9_1_2;
	BusAssignment3_1_4 = In9_1_3;
	Out6_1_1 = BusAssignment_1_1;
	Out6_1_2 = BusAssignment_1_2;
	Out6_1_3 = BusAssignment_1_3;
	Out6_1_4 = BusAssignment_1_4;
	Out1_2_1 = BusAssignment1_1_1;
	Out2_3_1 = BusAssignment2_1_1;
	Out3_4_1 = BusAssignment3_1_1;
	Out3_4_2 = BusAssignment3_1_2;
	Out3_4_3 = BusAssignment3_1_3;
	Out3_4_4 = BusAssignment3_1_4;
	--!MAIN: true;
tel

