\hypertarget{snb_8hh_source}{}\doxysection{snb.\+hh}
\label{snb_8hh_source}\index{snb.hh@{snb.hh}}

\begin{DoxyCode}{0}
\DoxyCodeLine{00001 \textcolor{preprocessor}{\#pragma once}}
\DoxyCodeLine{00002 \textcolor{preprocessor}{\#include <cstdint>}}
\DoxyCodeLine{00003 \textcolor{preprocessor}{\#include <intel\_priv.hh>}}
\DoxyCodeLine{00004 \textcolor{keyword}{namespace }optkit::intel::snb\{}
\DoxyCodeLine{00005     \textcolor{keyword}{enum} snb : uint64\_t \{}
\DoxyCodeLine{00006         AGU\_BYPASS\_CANCEL = 0xb6, \textcolor{comment}{// Number of executed load operations with all the following traits: 1. addressing of the format [base + offset]}}
\DoxyCodeLine{00007         AGU\_BYPASS\_CANCEL\_\_MASK\_\_SNB\_AGU\_BYPASS\_CANCEL\_\_COUNT = 0x100, \textcolor{comment}{// This event counts executed load operations}}
\DoxyCodeLine{00008         ARITH = 0x14, \textcolor{comment}{// Counts arithmetic multiply operations}}
\DoxyCodeLine{00009         ARITH\_\_MASK\_\_SNB\_ARITH\_\_FPU\_DIV\_ACTIVE = 0x100, \textcolor{comment}{// Cycles that the divider is active}}
\DoxyCodeLine{00010         ARITH\_\_MASK\_\_SNB\_ARITH\_\_FPU\_DIV = 0x100 | INTEL\_X86\_MOD\_EDGE | (0x1 << INTEL\_X86\_CMASK\_BIT), \textcolor{comment}{// Number of cycles the divider is activated}}
\DoxyCodeLine{00011         BACLEARS = 0xe6, \textcolor{comment}{// Branch re-\/steered}}
\DoxyCodeLine{00012         BACLEARS\_\_MASK\_\_SNB\_BACLEARS\_\_ANY = 0x1f00, \textcolor{comment}{// Counts the number of times the front end is re-\/steered}}
\DoxyCodeLine{00013         BR\_INST\_EXEC = 0x88, \textcolor{comment}{// Branch instructions executed}}
\DoxyCodeLine{00014         BR\_INST\_EXEC\_\_MASK\_\_SNB\_BR\_INST\_EXEC\_\_NONTAKEN\_COND = 0x4100, \textcolor{comment}{// All macro conditional non-\/taken branch instructions}}
\DoxyCodeLine{00015         BR\_INST\_EXEC\_\_MASK\_\_SNB\_BR\_INST\_EXEC\_\_TAKEN\_COND = 0x8100, \textcolor{comment}{// All macro conditional taken branch instructions}}
\DoxyCodeLine{00016         BR\_INST\_EXEC\_\_MASK\_\_SNB\_BR\_INST\_EXEC\_\_TAKEN\_DIRECT\_JUMP = 0x8200, \textcolor{comment}{// All macro unconditional taken branch instructions}}
\DoxyCodeLine{00017         BR\_INST\_EXEC\_\_MASK\_\_SNB\_BR\_INST\_EXEC\_\_TAKEN\_INDIRECT\_JUMP\_NON\_CALL\_RET = 0x8400, \textcolor{comment}{// All taken indirect branches that are not calls nor returns}}
\DoxyCodeLine{00018         BR\_INST\_EXEC\_\_MASK\_\_SNB\_BR\_INST\_EXEC\_\_TAKEN\_RETURN\_NEAR = 0x8800, \textcolor{comment}{// All taken indirect branches that have a return mnemonic}}
\DoxyCodeLine{00019         BR\_INST\_EXEC\_\_MASK\_\_SNB\_BR\_INST\_EXEC\_\_TAKEN\_DIRECT\_NEAR\_CALL = 0x9000, \textcolor{comment}{// All taken non-\/indirect calls}}
\DoxyCodeLine{00020         BR\_INST\_EXEC\_\_MASK\_\_SNB\_BR\_INST\_EXEC\_\_TAKEN\_INDIRECT\_NEAR\_CALL = 0xa000, \textcolor{comment}{// All taken indirect calls}}
\DoxyCodeLine{00021         BR\_INST\_EXEC\_\_MASK\_\_SNB\_BR\_INST\_EXEC\_\_ALL\_BRANCHES = 0xff00, \textcolor{comment}{// All near executed branches instructions (not necessarily retired)}}
\DoxyCodeLine{00022         BR\_INST\_EXEC\_\_MASK\_\_SNB\_BR\_INST\_EXEC\_\_ALL\_CONDITIONAL = 0xc100, \textcolor{comment}{// All macro conditional branch instructions}}
\DoxyCodeLine{00023         BR\_INST\_EXEC\_\_MASK\_\_SNB\_BR\_INST\_EXEC\_\_ANY\_COND = 0xc100, \textcolor{comment}{// All macro conditional branch instructions}}
\DoxyCodeLine{00024         BR\_INST\_EXEC\_\_MASK\_\_SNB\_BR\_INST\_EXEC\_\_ANY\_INDIRECT\_JUMP\_NON\_CALL\_RET = 0xc400, \textcolor{comment}{// All indirect branches that are not calls nor returns}}
\DoxyCodeLine{00025         BR\_INST\_EXEC\_\_MASK\_\_SNB\_BR\_INST\_EXEC\_\_ANY\_DIRECT\_NEAR\_CALL = 0xd000, \textcolor{comment}{// All non-\/indirect calls}}
\DoxyCodeLine{00026         BR\_INST\_EXEC\_\_MASK\_\_SNB\_BR\_INST\_EXEC\_\_ALL\_DIRECT\_JMP = 0xc200, \textcolor{comment}{// Speculative and retired macro-\/unconditional branches excluding calls and indirects}}
\DoxyCodeLine{00027         BR\_INST\_EXEC\_\_MASK\_\_SNB\_BR\_INST\_EXEC\_\_ALL\_INDIRECT\_NEAR\_RETURN = 0xc800, \textcolor{comment}{// Speculative and retired indirect return branches}}
\DoxyCodeLine{00028         BR\_INST\_RETIRED = 0xc4, \textcolor{comment}{// Retired branch instructions}}
\DoxyCodeLine{00029         BR\_INST\_RETIRED\_\_MASK\_\_SNB\_BR\_INST\_RETIRED\_\_ALL\_BRANCHES = 0x400, \textcolor{comment}{// All taken and not taken macro branches including far branches (Precise Event)}}
\DoxyCodeLine{00030         BR\_INST\_RETIRED\_\_MASK\_\_SNB\_BR\_INST\_RETIRED\_\_CONDITIONAL = 0x100, \textcolor{comment}{// All taken and not taken macro conditional branch instructions (Precise Event)}}
\DoxyCodeLine{00031         BR\_INST\_RETIRED\_\_MASK\_\_SNB\_BR\_INST\_RETIRED\_\_FAR\_BRANCH = 0x4000, \textcolor{comment}{// Number of far branch instructions retired (Precise Event)}}
\DoxyCodeLine{00032         BR\_INST\_RETIRED\_\_MASK\_\_SNB\_BR\_INST\_RETIRED\_\_NEAR\_CALL = 0x200, \textcolor{comment}{// All macro direct and indirect near calls}}
\DoxyCodeLine{00033         BR\_INST\_RETIRED\_\_MASK\_\_SNB\_BR\_INST\_RETIRED\_\_NEAR\_RETURN = 0x800, \textcolor{comment}{// Number of near ret instructions retired (Precise Event)}}
\DoxyCodeLine{00034         BR\_INST\_RETIRED\_\_MASK\_\_SNB\_BR\_INST\_RETIRED\_\_NEAR\_TAKEN = 0x2000, \textcolor{comment}{// Number of near branch taken instructions retired (Precise Event)}}
\DoxyCodeLine{00035         BR\_INST\_RETIRED\_\_MASK\_\_SNB\_BR\_INST\_RETIRED\_\_NOT\_TAKEN = 0x1000, \textcolor{comment}{// All not taken macro branch instructions retired (Precise Event)}}
\DoxyCodeLine{00036         BR\_MISP\_EXEC = 0x89, \textcolor{comment}{// Mispredicted branches executed}}
\DoxyCodeLine{00037         BR\_MISP\_EXEC\_\_MASK\_\_SNB\_BR\_MISP\_EXEC\_\_NONTAKEN\_COND = 0x4100, \textcolor{comment}{// All non-\/taken mispredicted macro conditional branch instructions}}
\DoxyCodeLine{00038         BR\_MISP\_EXEC\_\_MASK\_\_SNB\_BR\_MISP\_EXEC\_\_TAKEN\_COND = 0x8100, \textcolor{comment}{// All taken mispredicted macro conditional branch instructions}}
\DoxyCodeLine{00039         BR\_MISP\_EXEC\_\_MASK\_\_SNB\_BR\_MISP\_EXEC\_\_TAKEN\_INDIRECT\_JUMP\_NON\_CALL\_RET = 0x8400, \textcolor{comment}{// All taken mispredicted indirect branches that are not calls nor returns}}
\DoxyCodeLine{00040         BR\_MISP\_EXEC\_\_MASK\_\_SNB\_BR\_MISP\_EXEC\_\_TAKEN\_RETURN\_NEAR = 0x8800, \textcolor{comment}{// All taken mispredicted indirect branches that have a return mnemonic}}
\DoxyCodeLine{00041         BR\_MISP\_EXEC\_\_MASK\_\_SNB\_BR\_MISP\_EXEC\_\_TAKEN\_DIRECT\_NEAR\_CALL = 0x9000, \textcolor{comment}{// All taken mispredicted non-\/indirect calls}}
\DoxyCodeLine{00042         BR\_MISP\_EXEC\_\_MASK\_\_SNB\_BR\_MISP\_EXEC\_\_TAKEN\_INDIRECT\_NEAR\_CALL = 0xa000, \textcolor{comment}{// All taken mispredicted indirect calls}}
\DoxyCodeLine{00043         BR\_MISP\_EXEC\_\_MASK\_\_SNB\_BR\_MISP\_EXEC\_\_ANY\_COND = 0xc100, \textcolor{comment}{// All mispredicted macro conditional branch instructions}}
\DoxyCodeLine{00044         BR\_MISP\_EXEC\_\_MASK\_\_SNB\_BR\_MISP\_EXEC\_\_ANY\_DIRECT\_NEAR\_CALL = 0xd000, \textcolor{comment}{// All mispredicted non-\/indirect calls}}
\DoxyCodeLine{00045         BR\_MISP\_EXEC\_\_MASK\_\_SNB\_BR\_MISP\_EXEC\_\_ANY\_INDIRECT\_JUMP\_NON\_CALL\_RET = 0xc400, \textcolor{comment}{// All mispredicted indirect branches that are not calls nor returns}}
\DoxyCodeLine{00046         BR\_MISP\_EXEC\_\_MASK\_\_SNB\_BR\_MISP\_EXEC\_\_ALL\_BRANCHES = 0xff00, \textcolor{comment}{// All mispredicted branch instructions}}
\DoxyCodeLine{00047         BR\_MISP\_RETIRED = 0xc5, \textcolor{comment}{// Mispredicted retired branches}}
\DoxyCodeLine{00048         BR\_MISP\_RETIRED\_\_MASK\_\_SNB\_BR\_MISP\_RETIRED\_\_ALL\_BRANCHES = 0x400, \textcolor{comment}{// All mispredicted macro branches (Precise Event)}}
\DoxyCodeLine{00049         BR\_MISP\_RETIRED\_\_MASK\_\_SNB\_BR\_MISP\_RETIRED\_\_CONDITIONAL = 0x100, \textcolor{comment}{// All mispredicted macro conditional branch instructions (Precise Event)}}
\DoxyCodeLine{00050         BR\_MISP\_RETIRED\_\_MASK\_\_SNB\_BR\_MISP\_RETIRED\_\_NEAR\_CALL = 0x200, \textcolor{comment}{// All macro direct and indirect near calls (Precise Event)}}
\DoxyCodeLine{00051         BR\_MISP\_RETIRED\_\_MASK\_\_SNB\_BR\_MISP\_RETIRED\_\_NOT\_TAKEN = 0x1000, \textcolor{comment}{// Number of branch instructions retired that were mispredicted and not-\/taken (Precise Event)}}
\DoxyCodeLine{00052         BR\_MISP\_RETIRED\_\_MASK\_\_SNB\_BR\_MISP\_RETIRED\_\_TAKEN = 0x2000, \textcolor{comment}{// Number of branch instructions retired that were mispredicted and taken (Precise Event)}}
\DoxyCodeLine{00053         BRANCH\_INSTRUCTIONS\_RETIRED = 0xc4, \textcolor{comment}{// Count branch instructions at retirement. Specifically}}
\DoxyCodeLine{00054         MISPREDICTED\_BRANCH\_RETIRED = 0xc5, \textcolor{comment}{// Count mispredicted branch instructions at retirement. Specifically}}
\DoxyCodeLine{00055         LOCK\_CYCLES = 0x63, \textcolor{comment}{// Locked cycles in L1D and L2}}
\DoxyCodeLine{00056         LOCK\_CYCLES\_\_MASK\_\_SNB\_LOCK\_CYCLES\_\_SPLIT\_LOCK\_UC\_LOCK\_DURATION = 0x100, \textcolor{comment}{// Cycles in which the L1D and L2 are locked}}
\DoxyCodeLine{00057         LOCK\_CYCLES\_\_MASK\_\_SNB\_LOCK\_CYCLES\_\_CACHE\_LOCK\_DURATION = 0x200, \textcolor{comment}{// Cycles in which the L1D is locked}}
\DoxyCodeLine{00058         CPL\_CYCLES = 0x5c, \textcolor{comment}{// Unhalted core cycles at a specific ring level}}
\DoxyCodeLine{00059         CPL\_CYCLES\_\_MASK\_\_SNB\_CPL\_CYCLES\_\_RING0 = 0x100, \textcolor{comment}{// Unhalted core cycles the thread was in ring 0}}
\DoxyCodeLine{00060         CPL\_CYCLES\_\_MASK\_\_SNB\_CPL\_CYCLES\_\_RING0\_TRANS = 0x100 | INTEL\_X86\_MOD\_EDGE | (0x1 << INTEL\_X86\_CMASK\_BIT), \textcolor{comment}{// Transitions from rings 1}}
\DoxyCodeLine{00061         CPL\_CYCLES\_\_MASK\_\_SNB\_CPL\_CYCLES\_\_RING123 = 0x200, \textcolor{comment}{// Unhalted core cycles the thread was in rings 1}}
\DoxyCodeLine{00062         CPU\_CLK\_UNHALTED = 0x3c, \textcolor{comment}{// Cycles when processor is not in halted state}}
\DoxyCodeLine{00063         CPU\_CLK\_UNHALTED\_\_MASK\_\_SNB\_CPU\_CLK\_UNHALTED\_\_REF\_P = 0x100, \textcolor{comment}{// Cycles when the core is unhalted (count at 100 Mhz)}}
\DoxyCodeLine{00064         CPU\_CLK\_UNHALTED\_\_MASK\_\_SNB\_CPU\_CLK\_UNHALTED\_\_REF\_XCLK = 0x100, \textcolor{comment}{// Count Xclk pulses (100Mhz) when the core is unhalted}}
\DoxyCodeLine{00065         CPU\_CLK\_UNHALTED\_\_MASK\_\_SNB\_CPU\_CLK\_UNHALTED\_\_REF\_XCLK\_ANY = 0x100 | INTEL\_X86\_MOD\_ANY, \textcolor{comment}{// Count Xclk pulses (100Mhz) when the at least one thread on the physical core is unhalted}}
\DoxyCodeLine{00066         CPU\_CLK\_UNHALTED\_\_MASK\_\_SNB\_CPU\_CLK\_UNHALTED\_\_THREAD\_P = 0x0, \textcolor{comment}{// Cycles when thread is not halted}}
\DoxyCodeLine{00067         CPU\_CLK\_UNHALTED\_\_MASK\_\_SNB\_CPU\_CLK\_UNHALTED\_\_ONE\_THREAD\_ACTIVE = 0x200, \textcolor{comment}{// Counts Xclk (100Mhz) pulses when this thread is unhalted and the other thread is halted}}
\DoxyCodeLine{00068         DSB2MITE\_SWITCHES = 0xab, \textcolor{comment}{// Number of DSB to MITE switches}}
\DoxyCodeLine{00069         DSB2MITE\_SWITCHES\_\_MASK\_\_SNB\_DSB2MITE\_SWITCHES\_\_COUNT = 0x100, \textcolor{comment}{// Number of DSB to MITE switches}}
\DoxyCodeLine{00070         DSB2MITE\_SWITCHES\_\_MASK\_\_SNB\_DSB2MITE\_SWITCHES\_\_PENALTY\_CYCLES = 0x200, \textcolor{comment}{// Cycles SB to MITE switches caused delay}}
\DoxyCodeLine{00071         DSB\_FILL = 0xac, \textcolor{comment}{// DSB fills}}
\DoxyCodeLine{00072         DSB\_FILL\_\_MASK\_\_SNB\_DSB\_FILL\_\_ALL\_CANCEL = 0xa00, \textcolor{comment}{// Number of times a valid DSB fill has been cancelled for any reason}}
\DoxyCodeLine{00073         DSB\_FILL\_\_MASK\_\_SNB\_DSB\_FILL\_\_EXCEED\_DSB\_LINES = 0x800, \textcolor{comment}{// DSB Fill encountered > 3 DSB lines}}
\DoxyCodeLine{00074         DSB\_FILL\_\_MASK\_\_SNB\_DSB\_FILL\_\_OTHER\_CANCEL = 0x200, \textcolor{comment}{// Number of times a valid DSB fill has been cancelled not because of exceeding way limit}}
\DoxyCodeLine{00075         DTLB\_LOAD\_MISSES = 0x8, \textcolor{comment}{// Data TLB load misses}}
\DoxyCodeLine{00076         DTLB\_LOAD\_MISSES\_\_MASK\_\_SNB\_DTLB\_LOAD\_MISSES\_\_MISS\_CAUSES\_A\_WALK = 0x100, \textcolor{comment}{// Demand load miss in all TLB levels which causes an page walk of any page size}}
\DoxyCodeLine{00077         DTLB\_LOAD\_MISSES\_\_MASK\_\_SNB\_DTLB\_LOAD\_MISSES\_\_CAUSES\_A\_WALK = 0x100, \textcolor{comment}{// Demand load miss in all TLB levels which causes an page walk of any page size}}
\DoxyCodeLine{00078         DTLB\_LOAD\_MISSES\_\_MASK\_\_SNB\_DTLB\_LOAD\_MISSES\_\_STLB\_HIT = 0x1000, \textcolor{comment}{// Number of DTLB lookups for loads which missed first level DTLB but hit second level DTLB (STLB); No page walk.}}
\DoxyCodeLine{00079         DTLB\_LOAD\_MISSES\_\_MASK\_\_SNB\_DTLB\_LOAD\_MISSES\_\_WALK\_COMPLETED = 0x200, \textcolor{comment}{// Demand load miss in all TLB levels which causes a page walk that completes for any page size}}
\DoxyCodeLine{00080         DTLB\_LOAD\_MISSES\_\_MASK\_\_SNB\_DTLB\_LOAD\_MISSES\_\_WALK\_DURATION = 0x400, \textcolor{comment}{// Cycles PMH is busy with a walk}}
\DoxyCodeLine{00081         DTLB\_STORE\_MISSES = 0x49, \textcolor{comment}{// Data TLB store misses}}
\DoxyCodeLine{00082         DTLB\_STORE\_MISSES\_\_MASK\_\_SNB\_DTLB\_STORE\_MISSES\_\_MISS\_CAUSES\_A\_WALK = 0x100, \textcolor{comment}{// Miss in all TLB levels that causes a page walk of any page size (4K/2M/4M/1G)}}
\DoxyCodeLine{00083         DTLB\_STORE\_MISSES\_\_MASK\_\_SNB\_DTLB\_STORE\_MISSES\_\_CAUSES\_A\_WALK = 0x100, \textcolor{comment}{// Miss in all TLB levels that causes a page walk of any page size (4K/2M/4M/1G)}}
\DoxyCodeLine{00084         DTLB\_STORE\_MISSES\_\_MASK\_\_SNB\_DTLB\_STORE\_MISSES\_\_STLB\_HIT = 0x1000, \textcolor{comment}{// First level miss but second level hit; no page walk. Only relevant if multiple levels}}
\DoxyCodeLine{00085         DTLB\_STORE\_MISSES\_\_MASK\_\_SNB\_DTLB\_STORE\_MISSES\_\_WALK\_COMPLETED = 0x200, \textcolor{comment}{// Miss in all TLB levels that causes a page walk that completes of any page size (4K/2M/4M/1G)}}
\DoxyCodeLine{00086         DTLB\_STORE\_MISSES\_\_MASK\_\_SNB\_DTLB\_STORE\_MISSES\_\_WALK\_DURATION = 0x400, \textcolor{comment}{// Cycles PMH is busy with this walk}}
\DoxyCodeLine{00087         FP\_ASSIST = 0xca, \textcolor{comment}{// X87 Floating point assists}}
\DoxyCodeLine{00088         FP\_ASSIST\_\_MASK\_\_SNB\_FP\_ASSIST\_\_ANY = 0x1e00 | (1 << INTEL\_X86\_CMASK\_BIT), \textcolor{comment}{// Cycles with any input/output SSE or FP assists}}
\DoxyCodeLine{00089         FP\_ASSIST\_\_MASK\_\_SNB\_FP\_ASSIST\_\_SIMD\_INPUT = 0x1000, \textcolor{comment}{// Number of SIMD FP assists due to input values}}
\DoxyCodeLine{00090         FP\_ASSIST\_\_MASK\_\_SNB\_FP\_ASSIST\_\_SIMD\_OUTPUT = 0x800, \textcolor{comment}{// Number of SIMD FP assists due to output values}}
\DoxyCodeLine{00091         FP\_ASSIST\_\_MASK\_\_SNB\_FP\_ASSIST\_\_X87\_INPUT = 0x400, \textcolor{comment}{// Number of X87 assists due to input value}}
\DoxyCodeLine{00092         FP\_ASSIST\_\_MASK\_\_SNB\_FP\_ASSIST\_\_X87\_OUTPUT = 0x200, \textcolor{comment}{// Number of X87 assists due to output value}}
\DoxyCodeLine{00093         FP\_ASSIST\_\_MASK\_\_SNB\_FP\_ASSIST\_\_ALL = 0x1e00 | (1 << INTEL\_X86\_CMASK\_BIT), \textcolor{comment}{// Cycles with any input and output SSE or FP assist}}
\DoxyCodeLine{00094         FP\_COMP\_OPS\_EXE = 0x10, \textcolor{comment}{// Counts number of floating point events}}
\DoxyCodeLine{00095         FP\_COMP\_OPS\_EXE\_\_MASK\_\_SNB\_FP\_COMP\_OPS\_EXE\_\_X87 = 0x100, \textcolor{comment}{// Number of X87 uops executed}}
\DoxyCodeLine{00096         FP\_COMP\_OPS\_EXE\_\_MASK\_\_SNB\_FP\_COMP\_OPS\_EXE\_\_SSE\_FP\_PACKED\_DOUBLE = 0x1000, \textcolor{comment}{// Number of SSE double precision FP packed uops executed}}
\DoxyCodeLine{00097         FP\_COMP\_OPS\_EXE\_\_MASK\_\_SNB\_FP\_COMP\_OPS\_EXE\_\_SSE\_FP\_SCALAR\_SINGLE = 0x2000, \textcolor{comment}{// Number of SSE single precision FP scalar uops executed}}
\DoxyCodeLine{00098         FP\_COMP\_OPS\_EXE\_\_MASK\_\_SNB\_FP\_COMP\_OPS\_EXE\_\_SSE\_PACKED\_SINGLE = 0x4000, \textcolor{comment}{// Number of SSE single precision FP packed uops executed}}
\DoxyCodeLine{00099         FP\_COMP\_OPS\_EXE\_\_MASK\_\_SNB\_FP\_COMP\_OPS\_EXE\_\_SSE\_SCALAR\_DOUBLE = 0x8000, \textcolor{comment}{// Number of SSE double precision FP scalar uops executed}}
\DoxyCodeLine{00100         HW\_PRE\_REQ = 0x4e, \textcolor{comment}{// Hardware prefetch requests}}
\DoxyCodeLine{00101         HW\_PRE\_REQ\_\_MASK\_\_SNB\_HW\_PRE\_REQ\_\_L1D\_MISS = 0x200, \textcolor{comment}{// Hardware prefetch requests that misses the L1D cache. A request is counted each time it accesses the cache and misses it}}
\DoxyCodeLine{00102         ICACHE = 0x80, \textcolor{comment}{// Instruction Cache accesses}}
\DoxyCodeLine{00103         ICACHE\_\_MASK\_\_SNB\_ICACHE\_\_MISSES = 0x200, \textcolor{comment}{// Number of Instruction Cache}}
\DoxyCodeLine{00104         ICACHE\_\_MASK\_\_SNB\_ICACHE\_\_HIT = 0x100, \textcolor{comment}{// Number of Instruction Cache}}
\DoxyCodeLine{00105         IDQ = 0x79, \textcolor{comment}{// IDQ operations}}
\DoxyCodeLine{00106         IDQ\_\_MASK\_\_SNB\_IDQ\_\_EMPTY = 0x200, \textcolor{comment}{// Cycles IDQ is empty}}
\DoxyCodeLine{00107         IDQ\_\_MASK\_\_SNB\_IDQ\_\_MITE\_UOPS = 0x400, \textcolor{comment}{// Number of uops delivered to IDQ from MITE path}}
\DoxyCodeLine{00108         IDQ\_\_MASK\_\_SNB\_IDQ\_\_DSB\_UOPS = 0x800, \textcolor{comment}{// Number of uops delivered to IDQ from DSB path}}
\DoxyCodeLine{00109         IDQ\_\_MASK\_\_SNB\_IDQ\_\_MS\_DSB\_UOPS = 0x1000, \textcolor{comment}{// Number of uops delivered to IDQ when MS busy by DSB}}
\DoxyCodeLine{00110         IDQ\_\_MASK\_\_SNB\_IDQ\_\_MS\_MITE\_UOPS = 0x2000, \textcolor{comment}{// Number of uops delivered to IDQ when MS busy by MITE}}
\DoxyCodeLine{00111         IDQ\_\_MASK\_\_SNB\_IDQ\_\_MS\_UOPS = 0x3000, \textcolor{comment}{// Number of uops were delivered to IDQ from MS by either DSB or MITE}}
\DoxyCodeLine{00112         IDQ\_\_MASK\_\_SNB\_IDQ\_\_MITE\_UOPS\_CYCLES = 0x400 | (0x1 << INTEL\_X86\_CMASK\_BIT), \textcolor{comment}{// Cycles where uops are delivered to IDQ from MITE (MITE active)}}
\DoxyCodeLine{00113         IDQ\_\_MASK\_\_SNB\_IDQ\_\_MS\_SWITCHES = 0x3000 | INTEL\_X86\_MOD\_EDGE | (1 << INTEL\_X86\_CMASK\_BIT), \textcolor{comment}{// Number of cycles that Uops were delivered into Instruction Decode Queue (IDQ) when MS\_Busy}}
\DoxyCodeLine{00114         IDQ\_\_MASK\_\_SNB\_IDQ\_\_DSB\_UOPS\_CYCLES = 0x800 | (0x1 << INTEL\_X86\_CMASK\_BIT), \textcolor{comment}{// Cycles where uops are delivered to IDQ from DSB (DSB active)}}
\DoxyCodeLine{00115         IDQ\_\_MASK\_\_SNB\_IDQ\_\_MS\_DSB\_UOPS\_CYCLES = 0x1000 | (0x1 << INTEL\_X86\_CMASK\_BIT), \textcolor{comment}{// Cycles where uops delivered to IDQ when MS busy by DSB}}
\DoxyCodeLine{00116         IDQ\_\_MASK\_\_SNB\_IDQ\_\_MS\_MITE\_UOPS\_CYCLES = 0x2000 | (0x1 << INTEL\_X86\_CMASK\_BIT), \textcolor{comment}{// Cycles where uops delivered to IDQ when MS busy by MITE}}
\DoxyCodeLine{00117         IDQ\_\_MASK\_\_SNB\_IDQ\_\_MS\_UOPS\_CYCLES = 0x3000 | (0x1 << INTEL\_X86\_CMASK\_BIT), \textcolor{comment}{// Cycles where uops delivered to IDQ from MS by either BSD or MITE}}
\DoxyCodeLine{00118         IDQ\_\_MASK\_\_SNB\_IDQ\_\_ALL\_DSB\_UOPS = 0x1800, \textcolor{comment}{// Number of uops deliver from either DSB paths}}
\DoxyCodeLine{00119         IDQ\_\_MASK\_\_SNB\_IDQ\_\_ALL\_DSB\_CYCLES = 0x1800 | (0x1 << INTEL\_X86\_CMASK\_BIT), \textcolor{comment}{// Cycles MITE/MS deliver anything}}
\DoxyCodeLine{00120         IDQ\_\_MASK\_\_SNB\_IDQ\_\_ALL\_DSB\_CYCLES\_4\_UOPS = 0x1800 | (4 << INTEL\_X86\_CMASK\_BIT), \textcolor{comment}{// Cycles Decode Stream Buffer (DSB) is delivering 4 Uops}}
\DoxyCodeLine{00121         IDQ\_\_MASK\_\_SNB\_IDQ\_\_ALL\_MITE\_UOPS = 0x2400, \textcolor{comment}{// Number of uops delivered from either MITE paths}}
\DoxyCodeLine{00122         IDQ\_\_MASK\_\_SNB\_IDQ\_\_ALL\_MITE\_CYCLES = 0x2400 | (0x1 << INTEL\_X86\_CMASK\_BIT), \textcolor{comment}{// Cycles DSB/MS deliver anything}}
\DoxyCodeLine{00123         IDQ\_\_MASK\_\_SNB\_IDQ\_\_ALL\_MITE\_CYCLES\_4\_UOPS = 0x2400 | (4 << INTEL\_X86\_CMASK\_BIT), \textcolor{comment}{// Cycles MITE is delivering 4 Uops}}
\DoxyCodeLine{00124         IDQ\_\_MASK\_\_SNB\_IDQ\_\_ANY\_UOPS = 0x3c00, \textcolor{comment}{// Number of uops delivered to IDQ from any path}}
\DoxyCodeLine{00125         IDQ\_\_MASK\_\_SNB\_IDQ\_\_MS\_DSB\_UOPS\_OCCUR = 0x1000 | INTEL\_X86\_MOD\_EDGE | (0x1 << INTEL\_X86\_CMASK\_BIT), \textcolor{comment}{// Occurrences of DSB MS going active}}
\DoxyCodeLine{00126         IDQ\_UOPS\_NOT\_DELIVERED = 0x9c, \textcolor{comment}{// Uops not delivered}}
\DoxyCodeLine{00127         IDQ\_UOPS\_NOT\_DELIVERED\_\_MASK\_\_SNB\_IDQ\_UOPS\_NOT\_DELIVERED\_\_CORE = 0x100, \textcolor{comment}{// Number of non-\/delivered uops to RAT (use cmask to qualify further)}}
\DoxyCodeLine{00128         IDQ\_UOPS\_NOT\_DELIVERED\_\_MASK\_\_SNB\_IDQ\_UOPS\_NOT\_DELIVERED\_\_CYCLES\_0\_UOPS\_DELIV\_CORE = 0x100 | (4 << INTEL\_X86\_CMASK\_BIT), \textcolor{comment}{// Cycles per thread when 4 or more uops are not delivered to the Resource Allocation Table (RAT) when backend is not stalled}}
\DoxyCodeLine{00129         IDQ\_UOPS\_NOT\_DELIVERED\_\_MASK\_\_SNB\_IDQ\_UOPS\_NOT\_DELIVERED\_\_CYCLES\_GE\_1\_UOP\_DELIV\_CORE = 0x100 | (4 << INTEL\_X86\_CMASK\_BIT) | INTEL\_X86\_MOD\_INV, \textcolor{comment}{// Cycles per thread when 1 or more uops are delivered to the Resource Allocation Table (RAT) by the front end}}
\DoxyCodeLine{00130         IDQ\_UOPS\_NOT\_DELIVERED\_\_MASK\_\_SNB\_IDQ\_UOPS\_NOT\_DELIVERED\_\_CYCLES\_LE\_1\_UOP\_DELIV\_CORE = 0x100 | (3 << INTEL\_X86\_CMASK\_BIT), \textcolor{comment}{// Cycles per thread when 3 or more uops are not delivered to the Resource Allocation Table (RAT) when backend is not stalled}}
\DoxyCodeLine{00131         IDQ\_UOPS\_NOT\_DELIVERED\_\_MASK\_\_SNB\_IDQ\_UOPS\_NOT\_DELIVERED\_\_CYCLES\_LE\_2\_UOP\_DELIV\_CORE = 0x100 | (2 << INTEL\_X86\_CMASK\_BIT), \textcolor{comment}{// Cycles with less than 2 uops delivered by the front end}}
\DoxyCodeLine{00132         IDQ\_UOPS\_NOT\_DELIVERED\_\_MASK\_\_SNB\_IDQ\_UOPS\_NOT\_DELIVERED\_\_CYCLES\_LE\_3\_UOP\_DELIV\_CORE = 0x100 | (1 << INTEL\_X86\_CMASK\_BIT), \textcolor{comment}{// Cycles with less than 3 uops delivered by the front end}}
\DoxyCodeLine{00133         IDQ\_UOPS\_NOT\_DELIVERED\_\_MASK\_\_SNB\_IDQ\_UOPS\_NOT\_DELIVERED\_\_CYCLES\_FE\_WAS\_OK = 0x100 | INTEL\_X86\_MOD\_INV | (1 << INTEL\_X86\_CMASK\_BIT), \textcolor{comment}{// Cycles Front-\/End (FE) delivered 4 uops or Resource Allocation Table (RAT) was stalling FE}}
\DoxyCodeLine{00134         ILD\_STALL = 0x87, \textcolor{comment}{// Instruction Length Decoder stalls}}
\DoxyCodeLine{00135         ILD\_STALL\_\_MASK\_\_SNB\_ILD\_STALL\_\_LCP = 0x100, \textcolor{comment}{// Stall caused by changing prefix length of the instruction}}
\DoxyCodeLine{00136         ILD\_STALL\_\_MASK\_\_SNB\_ILD\_STALL\_\_IQ\_FULL = 0x400, \textcolor{comment}{// Stall cycles due to IQ full}}
\DoxyCodeLine{00137         INSTS\_WRITTEN\_TO\_IQ = 0x17, \textcolor{comment}{// Instructions written to IQ}}
\DoxyCodeLine{00138         INSTS\_WRITTEN\_TO\_IQ\_\_MASK\_\_SNB\_INSTS\_WRITTEN\_TO\_IQ\_\_INSTS = 0x100, \textcolor{comment}{// Number of instructions written to IQ every cycle}}
\DoxyCodeLine{00139         INST\_RETIRED = 0xc0, \textcolor{comment}{// Instructions retired}}
\DoxyCodeLine{00140         INST\_RETIRED\_\_MASK\_\_SNB\_INST\_RETIRED\_\_ANY\_P = 0x0, \textcolor{comment}{// Number of instructions retired}}
\DoxyCodeLine{00141         INST\_RETIRED\_\_MASK\_\_SNB\_INST\_RETIRED\_\_PREC\_DIST = 0x100, \textcolor{comment}{// Precise instruction retired event to reduce effect of PEBS shadow IP distribution (Precise Event)}}
\DoxyCodeLine{00142         INSTRUCTION\_RETIRED = 0xc0, \textcolor{comment}{// Number of instructions at retirement}}
\DoxyCodeLine{00143         INSTRUCTIONS\_RETIRED = 0xc0, \textcolor{comment}{// This is an alias for INSTRUCTION\_RETIRED}}
\DoxyCodeLine{00144         INT\_MISC = 0xd, \textcolor{comment}{// Miscellaneous internals}}
\DoxyCodeLine{00145         INT\_MISC\_\_MASK\_\_SNB\_INT\_MISC\_\_RAT\_STALL\_CYCLES = 0x4000, \textcolor{comment}{// Cycles RAT external stall is sent to IDQ for this thread}}
\DoxyCodeLine{00146         INT\_MISC\_\_MASK\_\_SNB\_INT\_MISC\_\_RECOVERY\_CYCLES = 0x300 | (0x1 << INTEL\_X86\_CMASK\_BIT), \textcolor{comment}{// Cycles waiting to be recovered after Machine Clears due to all other cases except JEClear}}
\DoxyCodeLine{00147         INT\_MISC\_\_MASK\_\_SNB\_INT\_MISC\_\_RECOVERY\_STALLS\_COUNT = 0x300 | INTEL\_X86\_MOD\_EDGE | (0x1 << INTEL\_X86\_CMASK\_BIT), \textcolor{comment}{// Number of times need to wait after Machine Clears due to all other cases except JEClear}}
\DoxyCodeLine{00148         INT\_MISC\_\_MASK\_\_SNB\_INT\_MISC\_\_RECOVERY\_CYCLES\_ANY = 0x300 | (0x1 << INTEL\_X86\_CMASK\_BIT) | INTEL\_X86\_MOD\_ANY, \textcolor{comment}{// Cycles during which the allocator was stalled due to recovery from earlier clear event for any thread (e.g. misprediction or memory nuke)}}
\DoxyCodeLine{00149         ITLB = 0xae, \textcolor{comment}{// Instruction TLB}}
\DoxyCodeLine{00150         ITLB\_\_MASK\_\_SNB\_ITLB\_\_ITLB\_FLUSH = 0x100, \textcolor{comment}{// Number of ITLB flushes}}
\DoxyCodeLine{00151         ITLB\_\_MASK\_\_SNB\_ITLB\_\_FLUSH = 0x100, \textcolor{comment}{// Number of ITLB flushes}}
\DoxyCodeLine{00152         ITLB\_MISSES = 0x85, \textcolor{comment}{// Instruction TLB misses}}
\DoxyCodeLine{00153         ITLB\_MISSES\_\_MASK\_\_SNB\_DTLB\_STORE\_MISSES\_\_MISS\_CAUSES\_A\_WALK = 0x100, \textcolor{comment}{// Miss in all TLB levels that causes a page walk of any page size (4K/2M/4M/1G)}}
\DoxyCodeLine{00154         ITLB\_MISSES\_\_MASK\_\_SNB\_DTLB\_STORE\_MISSES\_\_CAUSES\_A\_WALK = 0x100, \textcolor{comment}{// Miss in all TLB levels that causes a page walk of any page size (4K/2M/4M/1G)}}
\DoxyCodeLine{00155         ITLB\_MISSES\_\_MASK\_\_SNB\_DTLB\_STORE\_MISSES\_\_STLB\_HIT = 0x1000, \textcolor{comment}{// First level miss but second level hit; no page walk. Only relevant if multiple levels}}
\DoxyCodeLine{00156         ITLB\_MISSES\_\_MASK\_\_SNB\_DTLB\_STORE\_MISSES\_\_WALK\_COMPLETED = 0x200, \textcolor{comment}{// Miss in all TLB levels that causes a page walk that completes of any page size (4K/2M/4M/1G)}}
\DoxyCodeLine{00157         ITLB\_MISSES\_\_MASK\_\_SNB\_DTLB\_STORE\_MISSES\_\_WALK\_DURATION = 0x400, \textcolor{comment}{// Cycles PMH is busy with this walk}}
\DoxyCodeLine{00158         L1D = 0x51, \textcolor{comment}{// L1D cache}}
\DoxyCodeLine{00159         L1D\_\_MASK\_\_SNB\_L1D\_\_ALLOCATED\_IN\_M = 0x200, \textcolor{comment}{// Number of allocations of L1D cache lines in modified (M) state}}
\DoxyCodeLine{00160         L1D\_\_MASK\_\_SNB\_L1D\_\_ALL\_M\_REPLACEMENT = 0x800, \textcolor{comment}{// Number of cache lines in M-\/state evicted of L1D due to snoop HITM or dirty line replacement}}
\DoxyCodeLine{00161         L1D\_\_MASK\_\_SNB\_L1D\_\_M\_EVICT = 0x400, \textcolor{comment}{// Number of modified lines evicted from L1D due to replacement}}
\DoxyCodeLine{00162         L1D\_\_MASK\_\_SNB\_L1D\_\_REPLACEMENT = 0x100, \textcolor{comment}{// Number of cache lines brought into the L1D cache}}
\DoxyCodeLine{00163         L1D\_BLOCKS = 0xbf, \textcolor{comment}{// L1D is blocking}}
\DoxyCodeLine{00164         L1D\_BLOCKS\_\_MASK\_\_SNB\_L1D\_BLOCKS\_\_BANK\_CONFLICT = 0x500, \textcolor{comment}{// Number of dispatched loads cancelled due to L1D bank conflicts with other load ports}}
\DoxyCodeLine{00165         L1D\_BLOCKS\_\_MASK\_\_SNB\_L1D\_BLOCKS\_\_BANK\_CONFLICT\_CYCLES = 0x500 | (0x1 << INTEL\_X86\_CMASK\_BIT), \textcolor{comment}{// Cycles when dispatched loads are cancelled due to L1D bank conflicts with other load ports}}
\DoxyCodeLine{00166         L1D\_PEND\_MISS = 0x48, \textcolor{comment}{// L1D pending misses}}
\DoxyCodeLine{00167         L1D\_PEND\_MISS\_\_MASK\_\_SNB\_L1D\_PEND\_MISS\_\_OCCURRENCES = 0x100 | INTEL\_X86\_MOD\_EDGE | (0x1 << INTEL\_X86\_CMASK\_BIT), \textcolor{comment}{// Occurrences of L1D\_PEND\_MISS going active}}
\DoxyCodeLine{00168         L1D\_PEND\_MISS\_\_MASK\_\_SNB\_L1D\_PEND\_MISS\_\_EDGE = 0x100 | INTEL\_X86\_MOD\_EDGE | (0x1 << INTEL\_X86\_CMASK\_BIT), \textcolor{comment}{// Occurrences of L1D\_PEND\_MISS going active}}
\DoxyCodeLine{00169         L1D\_PEND\_MISS\_\_MASK\_\_SNB\_L1D\_PEND\_MISS\_\_PENDING = 0x100, \textcolor{comment}{// Number of L1D load misses outstanding every cycle}}
\DoxyCodeLine{00170         L1D\_PEND\_MISS\_\_MASK\_\_SNB\_L1D\_PEND\_MISS\_\_PENDING\_CYCLES = 0x100 | (0x1 << INTEL\_X86\_CMASK\_BIT), \textcolor{comment}{// Cycles with L1D load misses outstanding}}
\DoxyCodeLine{00171         L1D\_PEND\_MISS\_\_MASK\_\_SNB\_L1D\_PEND\_MISS\_\_PENDING\_CYCLES\_ANY = 0x100 | (0x1 << INTEL\_X86\_CMASK\_BIT) | INTEL\_X86\_MOD\_ANY, \textcolor{comment}{// Cycles with L1D load misses outstanding from any thread}}
\DoxyCodeLine{00172         L1D\_PEND\_MISS\_\_MASK\_\_SNB\_L1D\_PEND\_MISS\_\_FB\_FULL = 0x200 | (1 << INTEL\_X86\_CMASK\_BIT), \textcolor{comment}{// Number of cycles a demand request was blocked due to Fill Buffer (FB) unavailability}}
\DoxyCodeLine{00173         L2\_L1D\_WB\_RQSTS = 0x28, \textcolor{comment}{// Writeback requests from L1D to L2}}
\DoxyCodeLine{00174         L2\_L1D\_WB\_RQSTS\_\_MASK\_\_SNB\_L2\_L1D\_WB\_RQSTS\_\_ALL = 0xf00, \textcolor{comment}{// Non rejected writebacks from L1D to L2 cache lines in E state}}
\DoxyCodeLine{00175         L2\_L1D\_WB\_RQSTS\_\_MASK\_\_SNB\_L2\_L1D\_WB\_RQSTS\_\_HIT\_E = 0x400, \textcolor{comment}{// Non rejected writebacks from L1D to L2 cache lines in E state}}
\DoxyCodeLine{00176         L2\_L1D\_WB\_RQSTS\_\_MASK\_\_SNB\_L2\_L1D\_WB\_RQSTS\_\_HIT\_M = 0x800, \textcolor{comment}{// Non rejected writebacks from L1D to L2 cache lines in M state}}
\DoxyCodeLine{00177         L2\_L1D\_WB\_RQSTS\_\_MASK\_\_SNB\_L2\_L1D\_WB\_RQSTS\_\_HIT\_S = 0x200, \textcolor{comment}{// Non rejected writebacks from L1D to L2 cache lines in S state}}
\DoxyCodeLine{00178         L2\_L1D\_WB\_RQSTS\_\_MASK\_\_SNB\_L2\_L1D\_WB\_RQSTS\_\_MISS = 0x100, \textcolor{comment}{// Number of modified lines evicted from L1 and missing L2 (non-\/rejected WB from DCU)}}
\DoxyCodeLine{00179         L2\_LINES\_IN = 0xf1, \textcolor{comment}{// L2 lines allocated}}
\DoxyCodeLine{00180         L2\_LINES\_IN\_\_MASK\_\_SNB\_L2\_LINES\_IN\_\_ANY = 0x700, \textcolor{comment}{// L2 cache lines filling (counting does not cover rejects)}}
\DoxyCodeLine{00181         L2\_LINES\_IN\_\_MASK\_\_SNB\_L2\_LINES\_IN\_\_E = 0x400, \textcolor{comment}{// L2 cache lines in E state (counting does not cover rejects)}}
\DoxyCodeLine{00182         L2\_LINES\_IN\_\_MASK\_\_SNB\_L2\_LINES\_IN\_\_I = 0x100, \textcolor{comment}{// L2 cache lines in I state (counting does not cover rejects)}}
\DoxyCodeLine{00183         L2\_LINES\_IN\_\_MASK\_\_SNB\_L2\_LINES\_IN\_\_S = 0x200, \textcolor{comment}{// L2 cache lines in S state (counting does not cover rejects)}}
\DoxyCodeLine{00184         L2\_LINES\_OUT = 0xf2, \textcolor{comment}{// L2 lines evicted}}
\DoxyCodeLine{00185         L2\_LINES\_OUT\_\_MASK\_\_SNB\_L2\_LINES\_OUT\_\_DEMAND\_CLEAN = 0x100, \textcolor{comment}{// L2 clean line evicted by a demand}}
\DoxyCodeLine{00186         L2\_LINES\_OUT\_\_MASK\_\_SNB\_L2\_LINES\_OUT\_\_DEMAND\_DIRTY = 0x200, \textcolor{comment}{// L2 dirty line evicted by a demand}}
\DoxyCodeLine{00187         L2\_LINES\_OUT\_\_MASK\_\_SNB\_L2\_LINES\_OUT\_\_PREFETCH\_CLEAN = 0x400, \textcolor{comment}{// L2 clean line evicted by a prefetch}}
\DoxyCodeLine{00188         L2\_LINES\_OUT\_\_MASK\_\_SNB\_L2\_LINES\_OUT\_\_PREFETCH\_DIRTY = 0x800, \textcolor{comment}{// L2 dirty line evicted by an MLC Prefetch}}
\DoxyCodeLine{00189         L2\_LINES\_OUT\_\_MASK\_\_SNB\_L2\_LINES\_OUT\_\_DIRTY\_ANY = 0xa00, \textcolor{comment}{// Any L2 dirty line evicted (does not cover rejects)}}
\DoxyCodeLine{00190         L2\_RQSTS = 0x24, \textcolor{comment}{// L2 requests}}
\DoxyCodeLine{00191         L2\_RQSTS\_\_MASK\_\_SNB\_L2\_RQSTS\_\_ALL\_CODE\_RD = 0x3000, \textcolor{comment}{// Any ifetch request to L2 cache}}
\DoxyCodeLine{00192         L2\_RQSTS\_\_MASK\_\_SNB\_L2\_RQSTS\_\_CODE\_RD\_HIT = 0x1000, \textcolor{comment}{// L2 cache hits when fetching instructions}}
\DoxyCodeLine{00193         L2\_RQSTS\_\_MASK\_\_SNB\_L2\_RQSTS\_\_CODE\_RD\_MISS = 0x2000, \textcolor{comment}{// L2 cache misses when fetching instructions}}
\DoxyCodeLine{00194         L2\_RQSTS\_\_MASK\_\_SNB\_L2\_RQSTS\_\_ALL\_DEMAND\_DATA\_RD = 0x300, \textcolor{comment}{// Demand  data read requests to L2 cache}}
\DoxyCodeLine{00195         L2\_RQSTS\_\_MASK\_\_SNB\_L2\_RQSTS\_\_ALL\_DEMAND\_RD\_HIT = 0x100, \textcolor{comment}{// Demand data read requests that hit L2}}
\DoxyCodeLine{00196         L2\_RQSTS\_\_MASK\_\_SNB\_L2\_RQSTS\_\_ALL\_PF = 0xc000, \textcolor{comment}{// Any L2 HW prefetch request to L2 cache}}
\DoxyCodeLine{00197         L2\_RQSTS\_\_MASK\_\_SNB\_L2\_RQSTS\_\_PF\_HIT = 0x4000, \textcolor{comment}{// Requests from the L2 hardware prefetchers that hit L2 cache}}
\DoxyCodeLine{00198         L2\_RQSTS\_\_MASK\_\_SNB\_L2\_RQSTS\_\_PF\_MISS = 0x8000, \textcolor{comment}{// Requests from the L2 hardware prefetchers that miss L2 cache}}
\DoxyCodeLine{00199         L2\_RQSTS\_\_MASK\_\_SNB\_L2\_RQSTS\_\_RFO\_ANY = 0xc00, \textcolor{comment}{// Any RFO requests to L2 cache}}
\DoxyCodeLine{00200         L2\_RQSTS\_\_MASK\_\_SNB\_L2\_RQSTS\_\_RFO\_HITS = 0x400, \textcolor{comment}{// RFO requests that hit L2 cache}}
\DoxyCodeLine{00201         L2\_RQSTS\_\_MASK\_\_SNB\_L2\_RQSTS\_\_RFO\_MISS = 0x800, \textcolor{comment}{// RFO requests that miss L2 cache}}
\DoxyCodeLine{00202         L2\_STORE\_LOCK\_RQSTS = 0x27, \textcolor{comment}{// L2 store lock requests}}
\DoxyCodeLine{00203         L2\_STORE\_LOCK\_RQSTS\_\_MASK\_\_SNB\_L2\_STORE\_LOCK\_RQSTS\_\_HIT\_E = 0x400, \textcolor{comment}{// RFOs that hit cache lines in E state}}
\DoxyCodeLine{00204         L2\_STORE\_LOCK\_RQSTS\_\_MASK\_\_SNB\_L2\_STORE\_LOCK\_RQSTS\_\_MISS = 0x100, \textcolor{comment}{// RFOs that miss cache (I state)}}
\DoxyCodeLine{00205         L2\_STORE\_LOCK\_RQSTS\_\_MASK\_\_SNB\_L2\_STORE\_LOCK\_RQSTS\_\_HIT\_M = 0x800, \textcolor{comment}{// RFOs that hit cache lines in M state}}
\DoxyCodeLine{00206         L2\_STORE\_LOCK\_RQSTS\_\_MASK\_\_SNB\_L2\_STORE\_LOCK\_RQSTS\_\_ALL = 0xf00, \textcolor{comment}{// RFOs that access cache lines in any state}}
\DoxyCodeLine{00207         L2\_TRANS = 0xf0, \textcolor{comment}{// L2 transactions}}
\DoxyCodeLine{00208         L2\_TRANS\_\_MASK\_\_SNB\_L2\_TRANS\_\_ALL = 0x8000, \textcolor{comment}{// Transactions accessing MLC pipe}}
\DoxyCodeLine{00209         L2\_TRANS\_\_MASK\_\_SNB\_L2\_TRANS\_\_CODE\_RD = 0x400, \textcolor{comment}{// L2 cache accesses when fetching instructions}}
\DoxyCodeLine{00210         L2\_TRANS\_\_MASK\_\_SNB\_L2\_TRANS\_\_L1D\_WB = 0x1000, \textcolor{comment}{// L1D writebacks that access L2 cache}}
\DoxyCodeLine{00211         L2\_TRANS\_\_MASK\_\_SNB\_L2\_TRANS\_\_LOAD = 0x100, \textcolor{comment}{// Demand Data Read* requests that access L2 cache}}
\DoxyCodeLine{00212         L2\_TRANS\_\_MASK\_\_SNB\_L2\_TRANS\_\_L2\_FILL = 0x2000, \textcolor{comment}{// L2 fill requests that access L2 cache}}
\DoxyCodeLine{00213         L2\_TRANS\_\_MASK\_\_SNB\_L2\_TRANS\_\_L2\_WB = 0x4000, \textcolor{comment}{// L2 writebacks that access L2 cache}}
\DoxyCodeLine{00214         L2\_TRANS\_\_MASK\_\_SNB\_L2\_TRANS\_\_ALL\_PREFETCH = 0x800, \textcolor{comment}{// L2 or L3 HW prefetches that access L2 cache (including rejects)}}
\DoxyCodeLine{00215         L2\_TRANS\_\_MASK\_\_SNB\_L2\_TRANS\_\_RFO = 0x200, \textcolor{comment}{// RFO requests that access L2 cache}}
\DoxyCodeLine{00216         LAST\_LEVEL\_CACHE\_MISSES = 0x412e, \textcolor{comment}{// This is an alias for L3\_LAT\_CACHE:MISS}}
\DoxyCodeLine{00217         LLC\_MISSES = 0x412e, \textcolor{comment}{// Alias for LAST\_LEVEL\_CACHE\_MISSES}}
\DoxyCodeLine{00218         LAST\_LEVEL\_CACHE\_REFERENCES = 0x4f2e, \textcolor{comment}{// This is an alias for L3\_LAT\_CACHE:REFERENCE}}
\DoxyCodeLine{00219         LLC\_REFERENCES = 0x4f2e, \textcolor{comment}{// Alias for LAST\_LEVEL\_CACHE\_REFERENCES}}
\DoxyCodeLine{00220         LD\_BLOCKS = 0x3, \textcolor{comment}{// Blocking loads}}
\DoxyCodeLine{00221         LD\_BLOCKS\_\_MASK\_\_SNB\_LD\_BLOCKS\_\_DATA\_UNKNOWN = 0x100, \textcolor{comment}{// Blocked loads due to store buffer blocks with unknown data}}
\DoxyCodeLine{00222         LD\_BLOCKS\_\_MASK\_\_SNB\_LD\_BLOCKS\_\_STORE\_FORWARD = 0x200, \textcolor{comment}{// Loads blocked by overlapping with store buffer that cannot be forwarded}}
\DoxyCodeLine{00223         LD\_BLOCKS\_\_MASK\_\_SNB\_LD\_BLOCKS\_\_NO\_SR = 0x800, \textcolor{comment}{// Number of split loads blocked due to resource not available}}
\DoxyCodeLine{00224         LD\_BLOCKS\_\_MASK\_\_SNB\_LD\_BLOCKS\_\_ALL\_BLOCK = 0x1000, \textcolor{comment}{// Number of cases where any load is blocked but has not DCU miss}}
\DoxyCodeLine{00225         LD\_BLOCKS\_PARTIAL = 0x7, \textcolor{comment}{// Partial load blocks}}
\DoxyCodeLine{00226         LD\_BLOCKS\_PARTIAL\_\_MASK\_\_SNB\_LD\_BLOCKS\_PARTIAL\_\_ADDRESS\_ALIAS = 0x100, \textcolor{comment}{// False dependencies in MOB due to partial compare on address}}
\DoxyCodeLine{00227         LD\_BLOCKS\_PARTIAL\_\_MASK\_\_SNB\_LD\_BLOCKS\_PARTIAL\_\_ALL\_STA\_BLOCK = 0x800, \textcolor{comment}{// Number of times that load operations are temporarily blocked because of older stores}}
\DoxyCodeLine{00228         LOAD\_HIT\_PRE = 0x4c, \textcolor{comment}{// Load dispatches that hit fill buffer}}
\DoxyCodeLine{00229         LOAD\_HIT\_PRE\_\_MASK\_\_SNB\_LOAD\_HIT\_PRE\_\_HW\_PF = 0x200, \textcolor{comment}{// Non sw-\/prefetch load dispatches that hit the fill buffer allocated for HW prefetch}}
\DoxyCodeLine{00230         LOAD\_HIT\_PRE\_\_MASK\_\_SNB\_LOAD\_HIT\_PRE\_\_SW\_PF = 0x100, \textcolor{comment}{// Non sw-\/prefetch load dispatches that hit the fill buffer allocated for SW prefetch}}
\DoxyCodeLine{00231         L3\_LAT\_CACHE = 0x2e, \textcolor{comment}{// Core-\/originated cacheable demand requests to L3}}
\DoxyCodeLine{00232         L3\_LAT\_CACHE\_\_MASK\_\_SNB\_L3\_LAT\_CACHE\_\_MISS = 0x100, \textcolor{comment}{// Core-\/originated cacheable demand requests missed L3}}
\DoxyCodeLine{00233         L3\_LAT\_CACHE\_\_MASK\_\_SNB\_L3\_LAT\_CACHE\_\_REFERENCE = 0x200, \textcolor{comment}{// Core-\/originated cacheable demand requests that refer to L3}}
\DoxyCodeLine{00234         MACHINE\_CLEARS = 0xc3, \textcolor{comment}{// Machine clear asserted}}
\DoxyCodeLine{00235         MACHINE\_CLEARS\_\_MASK\_\_SNB\_MACHINE\_CLEARS\_\_MASKMOV = 0x2000, \textcolor{comment}{// The number of executed Intel AVX masked load operations that refer to an illegal address range with the mask bits set to 0}}
\DoxyCodeLine{00236         MACHINE\_CLEARS\_\_MASK\_\_SNB\_MACHINE\_CLEARS\_\_MEMORY\_ORDERING = 0x200, \textcolor{comment}{// Number of Memory Ordering Machine Clears detected}}
\DoxyCodeLine{00237         MACHINE\_CLEARS\_\_MASK\_\_SNB\_MACHINE\_CLEARS\_\_SMC = 0x400, \textcolor{comment}{// Self-\/Modifying Code detected}}
\DoxyCodeLine{00238         MACHINE\_CLEARS\_\_MASK\_\_SNB\_MACHINE\_CLEARS\_\_COUNT = 0x100 | INTEL\_X86\_MOD\_EDGE | (1 << INTEL\_X86\_CMASK\_BIT), \textcolor{comment}{// Number of machine clears (nukes) of any type}}
\DoxyCodeLine{00239         MEM\_LOAD\_UOPS\_LLC\_HIT\_RETIRED = 0xd2, \textcolor{comment}{// L3 hit loads uops retired}}
\DoxyCodeLine{00240         MEM\_LOAD\_UOPS\_LLC\_HIT\_RETIRED\_\_MASK\_\_SNB\_MEM\_LOAD\_UOPS\_LLC\_HIT\_RETIRED\_\_XSNP\_HIT = 0x200, \textcolor{comment}{// Load LLC Hit and a cross-\/core Snoop hits in on-\/pkg core cache (Precise Event)}}
\DoxyCodeLine{00241         MEM\_LOAD\_UOPS\_LLC\_HIT\_RETIRED\_\_MASK\_\_SNB\_MEM\_LOAD\_UOPS\_LLC\_HIT\_RETIRED\_\_XSNP\_HITM = 0x400, \textcolor{comment}{// Load had HitM Response from a core on same socket (shared LLC) (Precise Event)}}
\DoxyCodeLine{00242         MEM\_LOAD\_UOPS\_LLC\_HIT\_RETIRED\_\_MASK\_\_SNB\_MEM\_LOAD\_UOPS\_LLC\_HIT\_RETIRED\_\_XSNP\_MISS = 0x100, \textcolor{comment}{// Load LLC Hit and a cross-\/core Snoop missed in on-\/pkg core cache (Precise Event)}}
\DoxyCodeLine{00243         MEM\_LOAD\_UOPS\_LLC\_HIT\_RETIRED\_\_MASK\_\_SNB\_MEM\_LOAD\_UOPS\_LLC\_HIT\_RETIRED\_\_XSNP\_NONE = 0x800, \textcolor{comment}{// Load hit in last-\/level (L3) cache with no snoop needed (Precise Event)}}
\DoxyCodeLine{00244         MEM\_LOAD\_LLC\_HIT\_RETIRED = 0xd2, \textcolor{comment}{// L3 hit loads uops retired (deprecated use MEM\_LOAD\_UOPS\_LLC\_HIT\_RETIRED)}}
\DoxyCodeLine{00245         MEM\_LOAD\_LLC\_HIT\_RETIRED\_\_MASK\_\_SNB\_MEM\_LOAD\_UOPS\_LLC\_HIT\_RETIRED\_\_XSNP\_HIT = 0x200, \textcolor{comment}{// Load LLC Hit and a cross-\/core Snoop hits in on-\/pkg core cache (Precise Event)}}
\DoxyCodeLine{00246         MEM\_LOAD\_LLC\_HIT\_RETIRED\_\_MASK\_\_SNB\_MEM\_LOAD\_UOPS\_LLC\_HIT\_RETIRED\_\_XSNP\_HITM = 0x400, \textcolor{comment}{// Load had HitM Response from a core on same socket (shared LLC) (Precise Event)}}
\DoxyCodeLine{00247         MEM\_LOAD\_LLC\_HIT\_RETIRED\_\_MASK\_\_SNB\_MEM\_LOAD\_UOPS\_LLC\_HIT\_RETIRED\_\_XSNP\_MISS = 0x100, \textcolor{comment}{// Load LLC Hit and a cross-\/core Snoop missed in on-\/pkg core cache (Precise Event)}}
\DoxyCodeLine{00248         MEM\_LOAD\_LLC\_HIT\_RETIRED\_\_MASK\_\_SNB\_MEM\_LOAD\_UOPS\_LLC\_HIT\_RETIRED\_\_XSNP\_NONE = 0x800, \textcolor{comment}{// Load hit in last-\/level (L3) cache with no snoop needed (Precise Event)}}
\DoxyCodeLine{00249         MEM\_LOAD\_UOPS\_MISC\_RETIRED = 0xd4, \textcolor{comment}{// Loads and some non simd split loads uops retired}}
\DoxyCodeLine{00250         MEM\_LOAD\_UOPS\_MISC\_RETIRED\_\_MASK\_\_SNB\_MEM\_LOAD\_UOPS\_MISC\_RETIRED\_\_LLC\_MISS = 0x200, \textcolor{comment}{// Counts load driven L3 misses and some non simd split loads (Precise Event)}}
\DoxyCodeLine{00251         MEM\_LOAD\_MISC\_RETIRED = 0xd4, \textcolor{comment}{// Loads and some non simd split loads uops retired (deprecated use MEM\_LOAD\_UOPS\_MISC\_RETIRED)}}
\DoxyCodeLine{00252         MEM\_LOAD\_MISC\_RETIRED\_\_MASK\_\_SNB\_MEM\_LOAD\_UOPS\_MISC\_RETIRED\_\_LLC\_MISS = 0x200, \textcolor{comment}{// Counts load driven L3 misses and some non simd split loads (Precise Event)}}
\DoxyCodeLine{00253         MEM\_LOAD\_UOPS\_RETIRED = 0xd1, \textcolor{comment}{// Memory loads uops retired}}
\DoxyCodeLine{00254         MEM\_LOAD\_UOPS\_RETIRED\_\_MASK\_\_SNB\_MEM\_LOAD\_UOPS\_RETIRED\_\_HIT\_LFB = 0x4000, \textcolor{comment}{// A load missed L1D but hit the Fill Buffer (Precise Event)}}
\DoxyCodeLine{00255         MEM\_LOAD\_UOPS\_RETIRED\_\_MASK\_\_SNB\_MEM\_LOAD\_UOPS\_RETIRED\_\_L1\_HIT = 0x100, \textcolor{comment}{// Load hit in nearest-\/level (L1D) cache (Precise Event)}}
\DoxyCodeLine{00256         MEM\_LOAD\_UOPS\_RETIRED\_\_MASK\_\_SNB\_MEM\_LOAD\_UOPS\_RETIRED\_\_L2\_HIT = 0x200, \textcolor{comment}{// Load hit in mid-\/level (L2) cache (Precise Event)}}
\DoxyCodeLine{00257         MEM\_LOAD\_UOPS\_RETIRED\_\_MASK\_\_SNB\_MEM\_LOAD\_UOPS\_RETIRED\_\_L3\_HIT = 0x400, \textcolor{comment}{// Load hit in last-\/level (L3) cache with no snoop needed (Precise Event)}}
\DoxyCodeLine{00258         MEM\_LOAD\_UOPS\_RETIRED\_\_MASK\_\_SNB\_MEM\_LOAD\_UOPS\_RETIRED\_\_L3\_MISS = 0x2000, \textcolor{comment}{// Retired load uops which data sources were data missed LLC (excluding unknown data source)}}
\DoxyCodeLine{00259         MEM\_LOAD\_RETIRED = 0xd1, \textcolor{comment}{// Memory loads uops retired (deprecated use MEM\_LOAD\_UOPS\_RETIRED)}}
\DoxyCodeLine{00260         MEM\_LOAD\_RETIRED\_\_MASK\_\_SNB\_MEM\_LOAD\_UOPS\_RETIRED\_\_HIT\_LFB = 0x4000, \textcolor{comment}{// A load missed L1D but hit the Fill Buffer (Precise Event)}}
\DoxyCodeLine{00261         MEM\_LOAD\_RETIRED\_\_MASK\_\_SNB\_MEM\_LOAD\_UOPS\_RETIRED\_\_L1\_HIT = 0x100, \textcolor{comment}{// Load hit in nearest-\/level (L1D) cache (Precise Event)}}
\DoxyCodeLine{00262         MEM\_LOAD\_RETIRED\_\_MASK\_\_SNB\_MEM\_LOAD\_UOPS\_RETIRED\_\_L2\_HIT = 0x200, \textcolor{comment}{// Load hit in mid-\/level (L2) cache (Precise Event)}}
\DoxyCodeLine{00263         MEM\_LOAD\_RETIRED\_\_MASK\_\_SNB\_MEM\_LOAD\_UOPS\_RETIRED\_\_L3\_HIT = 0x400, \textcolor{comment}{// Load hit in last-\/level (L3) cache with no snoop needed (Precise Event)}}
\DoxyCodeLine{00264         MEM\_LOAD\_RETIRED\_\_MASK\_\_SNB\_MEM\_LOAD\_UOPS\_RETIRED\_\_L3\_MISS = 0x2000, \textcolor{comment}{// Retired load uops which data sources were data missed LLC (excluding unknown data source)}}
\DoxyCodeLine{00265         MEM\_TRANS\_RETIRED = 0xcd, \textcolor{comment}{// Memory transactions retired}}
\DoxyCodeLine{00266         MEM\_TRANS\_RETIRED\_\_MASK\_\_SNB\_MEM\_TRANS\_RETIRED\_\_LATENCY\_ABOVE\_THRESHOLD = 0x100, \textcolor{comment}{// Memory load instructions retired above programmed clocks}}
\DoxyCodeLine{00267         MEM\_TRANS\_RETIRED\_\_MASK\_\_SNB\_MEM\_TRANS\_RETIRED\_\_PRECISE\_STORE = 0x200, \textcolor{comment}{// Capture where stores occur}}
\DoxyCodeLine{00268         MEM\_UOPS\_RETIRED = 0xd0, \textcolor{comment}{// Memory uops retired}}
\DoxyCodeLine{00269         MEM\_UOPS\_RETIRED\_\_MASK\_\_SNB\_MEM\_UOPS\_RETIRED\_\_ALL\_LOADS = 0x8100, \textcolor{comment}{// Any retired loads (Precise Event)}}
\DoxyCodeLine{00270         MEM\_UOPS\_RETIRED\_\_MASK\_\_SNB\_MEM\_UOPS\_RETIRED\_\_ANY\_LOADS = 0x8100, \textcolor{comment}{// Any retired loads (Precise Event)}}
\DoxyCodeLine{00271         MEM\_UOPS\_RETIRED\_\_MASK\_\_SNB\_MEM\_UOPS\_RETIRED\_\_ALL\_STORES = 0x8200, \textcolor{comment}{// Any retired stores (Precise Event)}}
\DoxyCodeLine{00272         MEM\_UOPS\_RETIRED\_\_MASK\_\_SNB\_MEM\_UOPS\_RETIRED\_\_ANY\_STORES = 0x8200, \textcolor{comment}{// Any retired stores (Precise Event)}}
\DoxyCodeLine{00273         MEM\_UOPS\_RETIRED\_\_MASK\_\_SNB\_MEM\_UOPS\_RETIRED\_\_LOCK\_LOADS = 0x2100, \textcolor{comment}{// Locked retired loads (Precise Event)}}
\DoxyCodeLine{00274         MEM\_UOPS\_RETIRED\_\_MASK\_\_SNB\_MEM\_UOPS\_RETIRED\_\_LOCK\_STORES = 0x2200, \textcolor{comment}{// Locked retired stores (Precise Event)}}
\DoxyCodeLine{00275         MEM\_UOPS\_RETIRED\_\_MASK\_\_SNB\_MEM\_UOPS\_RETIRED\_\_SPLIT\_LOADS = 0x4100, \textcolor{comment}{// Retired loads causing cacheline splits (Precise Event)}}
\DoxyCodeLine{00276         MEM\_UOPS\_RETIRED\_\_MASK\_\_SNB\_MEM\_UOPS\_RETIRED\_\_SPLIT\_STORES = 0x4200, \textcolor{comment}{// Retired stores causing cacheline splits (Precise Event)}}
\DoxyCodeLine{00277         MEM\_UOPS\_RETIRED\_\_MASK\_\_SNB\_MEM\_UOPS\_RETIRED\_\_STLB\_MISS\_LOADS = 0x1100, \textcolor{comment}{// STLB misses dues to retired loads (Precise Event)}}
\DoxyCodeLine{00278         MEM\_UOPS\_RETIRED\_\_MASK\_\_SNB\_MEM\_UOPS\_RETIRED\_\_STLB\_MISS\_STORES = 0x1200, \textcolor{comment}{// STLB misses dues to retired stores (Precise Event)}}
\DoxyCodeLine{00279         MEM\_UOP\_RETIRED = 0xd0, \textcolor{comment}{// Memory uops retired (deprecated use MEM\_UOPS\_RETIRED)}}
\DoxyCodeLine{00280         MEM\_UOP\_RETIRED\_\_MASK\_\_SNB\_MEM\_UOPS\_RETIRED\_\_ALL\_LOADS = 0x8100, \textcolor{comment}{// Any retired loads (Precise Event)}}
\DoxyCodeLine{00281         MEM\_UOP\_RETIRED\_\_MASK\_\_SNB\_MEM\_UOPS\_RETIRED\_\_ANY\_LOADS = 0x8100, \textcolor{comment}{// Any retired loads (Precise Event)}}
\DoxyCodeLine{00282         MEM\_UOP\_RETIRED\_\_MASK\_\_SNB\_MEM\_UOPS\_RETIRED\_\_ALL\_STORES = 0x8200, \textcolor{comment}{// Any retired stores (Precise Event)}}
\DoxyCodeLine{00283         MEM\_UOP\_RETIRED\_\_MASK\_\_SNB\_MEM\_UOPS\_RETIRED\_\_ANY\_STORES = 0x8200, \textcolor{comment}{// Any retired stores (Precise Event)}}
\DoxyCodeLine{00284         MEM\_UOP\_RETIRED\_\_MASK\_\_SNB\_MEM\_UOPS\_RETIRED\_\_LOCK\_LOADS = 0x2100, \textcolor{comment}{// Locked retired loads (Precise Event)}}
\DoxyCodeLine{00285         MEM\_UOP\_RETIRED\_\_MASK\_\_SNB\_MEM\_UOPS\_RETIRED\_\_LOCK\_STORES = 0x2200, \textcolor{comment}{// Locked retired stores (Precise Event)}}
\DoxyCodeLine{00286         MEM\_UOP\_RETIRED\_\_MASK\_\_SNB\_MEM\_UOPS\_RETIRED\_\_SPLIT\_LOADS = 0x4100, \textcolor{comment}{// Retired loads causing cacheline splits (Precise Event)}}
\DoxyCodeLine{00287         MEM\_UOP\_RETIRED\_\_MASK\_\_SNB\_MEM\_UOPS\_RETIRED\_\_SPLIT\_STORES = 0x4200, \textcolor{comment}{// Retired stores causing cacheline splits (Precise Event)}}
\DoxyCodeLine{00288         MEM\_UOP\_RETIRED\_\_MASK\_\_SNB\_MEM\_UOPS\_RETIRED\_\_STLB\_MISS\_LOADS = 0x1100, \textcolor{comment}{// STLB misses dues to retired loads (Precise Event)}}
\DoxyCodeLine{00289         MEM\_UOP\_RETIRED\_\_MASK\_\_SNB\_MEM\_UOPS\_RETIRED\_\_STLB\_MISS\_STORES = 0x1200, \textcolor{comment}{// STLB misses dues to retired stores (Precise Event)}}
\DoxyCodeLine{00290         MISALIGN\_MEM\_REF = 0x5, \textcolor{comment}{// Misaligned memory references}}
\DoxyCodeLine{00291         MISALIGN\_MEM\_REF\_\_MASK\_\_SNB\_MISALIGN\_MEM\_REF\_\_LOADS = 0x100, \textcolor{comment}{// Speculative cache-\/line split load uops dispatched to the L1D}}
\DoxyCodeLine{00292         MISALIGN\_MEM\_REF\_\_MASK\_\_SNB\_MISALIGN\_MEM\_REF\_\_STORES = 0x200, \textcolor{comment}{// Speculative cache-\/line split Store-\/address uops dispatched to L1D}}
\DoxyCodeLine{00293         OFFCORE\_REQUESTS = 0xb0, \textcolor{comment}{// Offcore requests}}
\DoxyCodeLine{00294         OFFCORE\_REQUESTS\_\_MASK\_\_SNB\_OFFCORE\_REQUESTS\_\_ALL\_DATA\_RD = 0x800, \textcolor{comment}{// Demand and prefetch read requests sent to uncore}}
\DoxyCodeLine{00295         OFFCORE\_REQUESTS\_\_MASK\_\_SNB\_OFFCORE\_REQUESTS\_\_ALL\_DATA\_READ = 0x800, \textcolor{comment}{// Demand and prefetch read requests sent to uncore}}
\DoxyCodeLine{00296         OFFCORE\_REQUESTS\_\_MASK\_\_SNB\_OFFCORE\_REQUESTS\_\_DEMAND\_CODE\_RD = 0x200, \textcolor{comment}{// Offcore code read requests}}
\DoxyCodeLine{00297         OFFCORE\_REQUESTS\_\_MASK\_\_SNB\_OFFCORE\_REQUESTS\_\_DEMAND\_DATA\_RD = 0x100, \textcolor{comment}{// Demand Data Read requests sent to uncore}}
\DoxyCodeLine{00298         OFFCORE\_REQUESTS\_\_MASK\_\_SNB\_OFFCORE\_REQUESTS\_\_DEMAND\_RFO = 0x400, \textcolor{comment}{// Offcore Demand RFOs}}
\DoxyCodeLine{00299         OFFCORE\_REQUESTS\_BUFFER = 0xb2, \textcolor{comment}{// Offcore requests buffer}}
\DoxyCodeLine{00300         OFFCORE\_REQUESTS\_BUFFER\_\_MASK\_\_SNB\_OFFCORE\_REQUESTS\_BUFFER\_\_SQ\_FULL = 0x100, \textcolor{comment}{// Offcore requests buffer cannot take more entries for this thread core}}
\DoxyCodeLine{00301         OFFCORE\_REQUESTS\_OUTSTANDING = 0x60, \textcolor{comment}{// Outstanding offcore requests}}
\DoxyCodeLine{00302         OFFCORE\_REQUESTS\_OUTSTANDING\_\_MASK\_\_SNB\_OFFCORE\_REQUESTS\_OUTSTANDING\_\_ALL\_DATA\_RD\_CYCLES = 0x800 | (0x1 << INTEL\_X86\_CMASK\_BIT), \textcolor{comment}{// Cycles with cacheable data read transactions in the superQ}}
\DoxyCodeLine{00303         OFFCORE\_REQUESTS\_OUTSTANDING\_\_MASK\_\_SNB\_OFFCORE\_REQUESTS\_OUTSTANDING\_\_DEMAND\_CODE\_RD\_CYCLES = 0x200 | (0x1 << INTEL\_X86\_CMASK\_BIT), \textcolor{comment}{// Cycles with demand code reads transactions in the superQ}}
\DoxyCodeLine{00304         OFFCORE\_REQUESTS\_OUTSTANDING\_\_MASK\_\_SNB\_OFFCORE\_REQUESTS\_OUTSTANDING\_\_DEMAND\_DATA\_RD\_CYCLES = 0x100 | (0x1 << INTEL\_X86\_CMASK\_BIT), \textcolor{comment}{// Cycles with demand data read transactions in the superQ}}
\DoxyCodeLine{00305         OFFCORE\_REQUESTS\_OUTSTANDING\_\_MASK\_\_SNB\_OFFCORE\_REQUESTS\_OUTSTANDING\_\_ALL\_DATA\_RD = 0x800, \textcolor{comment}{// Cacheable data read transactions in the superQ every cycle}}
\DoxyCodeLine{00306         OFFCORE\_REQUESTS\_OUTSTANDING\_\_MASK\_\_SNB\_OFFCORE\_REQUESTS\_OUTSTANDING\_\_DEMAND\_CODE\_RD = 0x200, \textcolor{comment}{// Code read transactions in the superQ every cycle}}
\DoxyCodeLine{00307         OFFCORE\_REQUESTS\_OUTSTANDING\_\_MASK\_\_SNB\_OFFCORE\_REQUESTS\_OUTSTANDING\_\_DEMAND\_DATA\_RD = 0x100, \textcolor{comment}{// Demand data read transactions in the superQ every cycle}}
\DoxyCodeLine{00308         OFFCORE\_REQUESTS\_OUTSTANDING\_\_MASK\_\_SNB\_OFFCORE\_REQUESTS\_OUTSTANDING\_\_DEMAND\_DATA\_RD\_GE\_6 = 0x100 | (6 << INTEL\_X86\_CMASK\_BIT), \textcolor{comment}{// Cycles with at lesat 6 offcore outstanding demand data read requests in the uncore queue}}
\DoxyCodeLine{00309         OFFCORE\_REQUESTS\_OUTSTANDING\_\_MASK\_\_SNB\_OFFCORE\_REQUESTS\_OUTSTANDING\_\_DEMAND\_RFO = 0x400, \textcolor{comment}{// Outstanding RFO (store) transactions in the superQ every cycle}}
\DoxyCodeLine{00310         OFFCORE\_REQUESTS\_OUTSTANDING\_\_MASK\_\_SNB\_OFFCORE\_REQUESTS\_OUTSTANDING\_\_DEMAND\_RFO\_CYCLES = 0x400 | (0x1 << INTEL\_X86\_CMASK\_BIT), \textcolor{comment}{// Cycles with outstanding RFO (store) transactions in the superQ}}
\DoxyCodeLine{00311         OTHER\_ASSISTS = 0xc1, \textcolor{comment}{// Count hardware assists}}
\DoxyCodeLine{00312         OTHER\_ASSISTS\_\_MASK\_\_SNB\_OTHER\_ASSISTS\_\_ITLB\_MISS\_RETIRED = 0x200, \textcolor{comment}{// Number of instructions that experienced an ITLB miss}}
\DoxyCodeLine{00313         OTHER\_ASSISTS\_\_MASK\_\_SNB\_OTHER\_ASSISTS\_\_AVX\_TO\_SSE = 0x1000, \textcolor{comment}{// Number of transitions from AVX-\/256 to legacy SSE when penalty applicable}}
\DoxyCodeLine{00314         OTHER\_ASSISTS\_\_MASK\_\_SNB\_OTHER\_ASSISTS\_\_SSE\_TO\_AVX = 0x2000, \textcolor{comment}{// Number of transitions from legacy SSE to AVX-\/256 when penalty applicable}}
\DoxyCodeLine{00315         OTHER\_ASSISTS\_\_MASK\_\_SNB\_OTHER\_ASSISTS\_\_AVX\_STORE = 0x800, \textcolor{comment}{// Number of GSSE memory assist for stores. GSSE microcode assist is being invoked whenever the hardware is unable to properly handle GSSE-\/256b operations}}
\DoxyCodeLine{00316         PARTIAL\_RAT\_STALLS = 0x59, \textcolor{comment}{// Partial Register Allocation Table stalls}}
\DoxyCodeLine{00317         PARTIAL\_RAT\_STALLS\_\_MASK\_\_SNB\_PARTIAL\_RAT\_STALLS\_\_FLAGS\_MERGE\_UOP = 0x2000, \textcolor{comment}{// Number of flags-\/merge uops in flight in each cycle}}
\DoxyCodeLine{00318         PARTIAL\_RAT\_STALLS\_\_MASK\_\_SNB\_PARTIAL\_RAT\_STALLS\_\_CYCLES\_FLAGS\_MERGE\_UOP = 0x2000 | (0x1 << INTEL\_X86\_CMASK\_BIT), \textcolor{comment}{// Cycles in which flags-\/merge uops in flight}}
\DoxyCodeLine{00319         PARTIAL\_RAT\_STALLS\_\_MASK\_\_SNB\_PARTIAL\_RAT\_STALLS\_\_MUL\_SINGLE\_UOP = 0x8000, \textcolor{comment}{// Number of Multiply packed/scalar single precision uops allocated}}
\DoxyCodeLine{00320         PARTIAL\_RAT\_STALLS\_\_MASK\_\_SNB\_PARTIAL\_RAT\_STALLS\_\_SLOW\_LEA\_WINDOW = 0x4000, \textcolor{comment}{// Number of cycles with at least one slow LEA uop allocated}}
\DoxyCodeLine{00321         RESOURCE\_STALLS = 0xa2, \textcolor{comment}{// Resource related stall cycles}}
\DoxyCodeLine{00322         RESOURCE\_STALLS\_\_MASK\_\_SNB\_RESOURCE\_STALLS\_\_ANY = 0x100, \textcolor{comment}{// Cycles stalled due to Resource Related reason}}
\DoxyCodeLine{00323         RESOURCE\_STALLS\_\_MASK\_\_SNB\_RESOURCE\_STALLS\_\_LB = 0x200, \textcolor{comment}{// Cycles stalled due to lack of load buffers}}
\DoxyCodeLine{00324         RESOURCE\_STALLS\_\_MASK\_\_SNB\_RESOURCE\_STALLS\_\_RS = 0x400, \textcolor{comment}{// Cycles stalled due to no eligible RS entry available}}
\DoxyCodeLine{00325         RESOURCE\_STALLS\_\_MASK\_\_SNB\_RESOURCE\_STALLS\_\_SB = 0x800, \textcolor{comment}{// Cycles stalled due to no store buffers available (not including draining from sync)}}
\DoxyCodeLine{00326         RESOURCE\_STALLS\_\_MASK\_\_SNB\_RESOURCE\_STALLS\_\_ROB = 0x1000, \textcolor{comment}{// Cycles stalled due to re-\/order buffer full}}
\DoxyCodeLine{00327         RESOURCE\_STALLS\_\_MASK\_\_SNB\_RESOURCE\_STALLS\_\_FCSW = 0x2000, \textcolor{comment}{// Cycles stalled due to writing the FPU control word}}
\DoxyCodeLine{00328         RESOURCE\_STALLS\_\_MASK\_\_SNB\_RESOURCE\_STALLS\_\_MXCSR = 0x4000, \textcolor{comment}{// Cycles stalled due to the MXCSR register ranme occurring too close to a previous MXCSR rename}}
\DoxyCodeLine{00329         RESOURCE\_STALLS\_\_MASK\_\_SNB\_RESOURCE\_STALLS\_\_MEM\_RS = 0xe00, \textcolor{comment}{// Cycles stalled due to LB}}
\DoxyCodeLine{00330         RESOURCE\_STALLS\_\_MASK\_\_SNB\_RESOURCE\_STALLS\_\_LD\_SB = 0xa00, \textcolor{comment}{// Resource stalls due to load or store buffers all being in use}}
\DoxyCodeLine{00331         RESOURCE\_STALLS\_\_MASK\_\_SNB\_RESOURCE\_STALLS\_\_OOO\_SRC = 0xf000, \textcolor{comment}{// Resource stalls due to Rob being full}}
\DoxyCodeLine{00332         RESOURCE\_STALLS2 = 0x5b, \textcolor{comment}{// Resource related stall cycles}}
\DoxyCodeLine{00333         RESOURCE\_STALLS2\_\_MASK\_\_SNB\_RESOURCE\_STALLS2\_\_ALL\_FL\_EMPTY = 0xc00, \textcolor{comment}{// Cycles stalled due to free list empty}}
\DoxyCodeLine{00334         RESOURCE\_STALLS2\_\_MASK\_\_SNB\_RESOURCE\_STALLS2\_\_ALL\_PRF\_CONTROL = 0xf00, \textcolor{comment}{// Cycles stalls due to control structures full for physical registers}}
\DoxyCodeLine{00335         RESOURCE\_STALLS2\_\_MASK\_\_SNB\_RESOURCE\_STALLS2\_\_ANY\_PRF\_CONTROL = 0xf00, \textcolor{comment}{// Cycles stalls due to control structures full for physical registers}}
\DoxyCodeLine{00336         RESOURCE\_STALLS2\_\_MASK\_\_SNB\_RESOURCE\_STALLS2\_\_BOB\_FULL = 0x4000, \textcolor{comment}{// Cycles Allocator is stalled due Branch Order Buffer}}
\DoxyCodeLine{00337         RESOURCE\_STALLS2\_\_MASK\_\_SNB\_RESOURCE\_STALLS2\_\_OOO\_RSRC = 0x4f00, \textcolor{comment}{// Cycles stalled due to out of order resources full}}
\DoxyCodeLine{00338         ROB\_MISC\_EVENTS = 0xcc, \textcolor{comment}{// Reorder buffer events}}
\DoxyCodeLine{00339         ROB\_MISC\_EVENTS\_\_MASK\_\_SNB\_ROB\_MISC\_EVENTS\_\_LBR\_INSERTS = 0x2000, \textcolor{comment}{// Count each time an new LBR record is saved by HW}}
\DoxyCodeLine{00340         RS\_EVENTS = 0x5e, \textcolor{comment}{// Reservation station events}}
\DoxyCodeLine{00341         RS\_EVENTS\_\_MASK\_\_SNB\_RS\_EVENTS\_\_EMPTY\_CYCLES = 0x100, \textcolor{comment}{// Cycles the RS is empty for this thread}}
\DoxyCodeLine{00342         RS\_EVENTS\_\_MASK\_\_SNB\_RS\_EVENTS\_\_EMPTY\_END = 0x100 | INTEL\_X86\_MOD\_INV | INTEL\_X86\_MOD\_EDGE | (1 << INTEL\_X86\_CMASK\_BIT), \textcolor{comment}{// Counts number of time the Reservation Station (RS) goes from empty to non-\/empty}}
\DoxyCodeLine{00343         SIMD\_FP\_256 = 0x11, \textcolor{comment}{// Counts 256-\/bit packed floating point instructions}}
\DoxyCodeLine{00344         SIMD\_FP\_256\_\_MASK\_\_SNB\_SIMD\_FP\_256\_\_PACKED\_SINGLE = 0x100, \textcolor{comment}{// Counts 256-\/bit packed single-\/precision}}
\DoxyCodeLine{00345         SIMD\_FP\_256\_\_MASK\_\_SNB\_SIMD\_FP\_256\_\_PACKED\_DOUBLE = 0x200, \textcolor{comment}{// Counts 256-\/bit packed double-\/precision}}
\DoxyCodeLine{00346         SQ\_MISC = 0xf4, \textcolor{comment}{// SuperQ events}}
\DoxyCodeLine{00347         SQ\_MISC\_\_MASK\_\_SNB\_SQ\_MISC\_\_SPLIT\_LOCK = 0x1000, \textcolor{comment}{// Split locks in SQ}}
\DoxyCodeLine{00348         TLB\_FLUSH = 0xbd, \textcolor{comment}{// TLB flushes}}
\DoxyCodeLine{00349         TLB\_FLUSH\_\_MASK\_\_SNB\_TLB\_FLUSH\_\_DTLB\_THREAD = 0x100, \textcolor{comment}{// Number of DTLB flushes of thread-\/specific entries}}
\DoxyCodeLine{00350         TLB\_FLUSH\_\_MASK\_\_SNB\_TLB\_FLUSH\_\_STLB\_ANY = 0x2000, \textcolor{comment}{// Number of STLB flushes}}
\DoxyCodeLine{00351         UNHALTED\_CORE\_CYCLES = 0x3c, \textcolor{comment}{// Count core clock cycles whenever the clock signal on the specific core is running (not halted)}}
\DoxyCodeLine{00352         UNHALTED\_REFERENCE\_CYCLES = 0x0300, \textcolor{comment}{// Unhalted reference cycles}}
\DoxyCodeLine{00353         UOPS\_EXECUTED = 0xb1, \textcolor{comment}{// Uops executed}}
\DoxyCodeLine{00354         UOPS\_EXECUTED\_\_MASK\_\_SNB\_UOPS\_EXECUTED\_\_CORE = 0x200, \textcolor{comment}{// Counts total number of uops executed from any thread per cycle}}
\DoxyCodeLine{00355         UOPS\_EXECUTED\_\_MASK\_\_SNB\_UOPS\_EXECUTED\_\_THREAD = 0x100, \textcolor{comment}{// Counts total number of uops executed per thread each cycle}}
\DoxyCodeLine{00356         UOPS\_EXECUTED\_\_MASK\_\_SNB\_UOPS\_EXECUTED\_\_STALL\_CYCLES = 0x100 | INTEL\_X86\_MOD\_INV | (1 << INTEL\_X86\_CMASK\_BIT), \textcolor{comment}{// Number of cycles with no uops executed}}
\DoxyCodeLine{00357         UOPS\_EXECUTED\_\_MASK\_\_SNB\_UOPS\_EXECUTED\_\_CYCLES\_GE\_1\_UOP\_EXEC = 0x100 | (1 << INTEL\_X86\_CMASK\_BIT), \textcolor{comment}{// Cycles where at least 1 uop was executed per thread}}
\DoxyCodeLine{00358         UOPS\_EXECUTED\_\_MASK\_\_SNB\_UOPS\_EXECUTED\_\_CYCLES\_GE\_2\_UOPS\_EXEC = 0x100 | (2 << INTEL\_X86\_CMASK\_BIT), \textcolor{comment}{// Cycles where at least 2 uops were executed per thread}}
\DoxyCodeLine{00359         UOPS\_EXECUTED\_\_MASK\_\_SNB\_UOPS\_EXECUTED\_\_CYCLES\_GE\_3\_UOPS\_EXEC = 0x100 | (3 << INTEL\_X86\_CMASK\_BIT), \textcolor{comment}{// Cycles where at least 3 uops were executed per thread}}
\DoxyCodeLine{00360         UOPS\_EXECUTED\_\_MASK\_\_SNB\_UOPS\_EXECUTED\_\_CYCLES\_GE\_4\_UOPS\_EXEC = 0x100 | (4 << INTEL\_X86\_CMASK\_BIT), \textcolor{comment}{// Cycles where at least 4 uops were executed per thread}}
\DoxyCodeLine{00361         UOPS\_EXECUTED\_\_MASK\_\_SNB\_UOPS\_EXECUTED\_\_CORE\_CYCLES\_GE\_1 = 0x200 | (1 << INTEL\_X86\_CMASK\_BIT), \textcolor{comment}{// Cycles where at least 1 uop was executed from any thread}}
\DoxyCodeLine{00362         UOPS\_EXECUTED\_\_MASK\_\_SNB\_UOPS\_EXECUTED\_\_CORE\_CYCLES\_GE\_2 = 0x200 | (2 << INTEL\_X86\_CMASK\_BIT), \textcolor{comment}{// Cycles where at least 2 uops were executed from any thread}}
\DoxyCodeLine{00363         UOPS\_EXECUTED\_\_MASK\_\_SNB\_UOPS\_EXECUTED\_\_CORE\_CYCLES\_GE\_3 = 0x200 | (3 << INTEL\_X86\_CMASK\_BIT), \textcolor{comment}{// Cycles where at least 3 uops were executed from any thread}}
\DoxyCodeLine{00364         UOPS\_EXECUTED\_\_MASK\_\_SNB\_UOPS\_EXECUTED\_\_CORE\_CYCLES\_GE\_4 = 0x200 | (4 << INTEL\_X86\_CMASK\_BIT), \textcolor{comment}{// Cycles where at least 4 uops were executed from any thread}}
\DoxyCodeLine{00365         UOPS\_EXECUTED\_\_MASK\_\_SNB\_UOPS\_EXECUTED\_\_CORE\_CYCLES\_NONE = 0x200 | INTEL\_X86\_MOD\_INV, \textcolor{comment}{// Cycles where no uop is executed on any thread}}
\DoxyCodeLine{00366         UOPS\_DISPATCHED\_PORT = 0xa1, \textcolor{comment}{// Uops dispatch to specific ports}}
\DoxyCodeLine{00367         UOPS\_DISPATCHED\_PORT\_\_MASK\_\_SNB\_UOPS\_DISPATCHED\_PORT\_\_PORT\_0 = 0x100, \textcolor{comment}{// Cycles which a Uop is dispatched on port 0}}
\DoxyCodeLine{00368         UOPS\_DISPATCHED\_PORT\_\_MASK\_\_SNB\_UOPS\_DISPATCHED\_PORT\_\_PORT\_1 = 0x200, \textcolor{comment}{// Cycles which a Uop is dispatched on port 1}}
\DoxyCodeLine{00369         UOPS\_DISPATCHED\_PORT\_\_MASK\_\_SNB\_UOPS\_DISPATCHED\_PORT\_\_PORT\_2\_LD = 0x400, \textcolor{comment}{// Cycles in which a load uop is dispatched on port 2}}
\DoxyCodeLine{00370         UOPS\_DISPATCHED\_PORT\_\_MASK\_\_SNB\_UOPS\_DISPATCHED\_PORT\_\_PORT\_2\_STA = 0x800, \textcolor{comment}{// Cycles in which a store uop is dispatched on port 2}}
\DoxyCodeLine{00371         UOPS\_DISPATCHED\_PORT\_\_MASK\_\_SNB\_UOPS\_DISPATCHED\_PORT\_\_PORT\_2 = 0xc00, \textcolor{comment}{// Cycles in which a uop is dispatched on port 2}}
\DoxyCodeLine{00372         UOPS\_DISPATCHED\_PORT\_\_MASK\_\_SNB\_UOPS\_DISPATCHED\_PORT\_\_PORT\_3 = 0x3000, \textcolor{comment}{// Cycles in which a uop is dispatched on port 3}}
\DoxyCodeLine{00373         UOPS\_DISPATCHED\_PORT\_\_MASK\_\_SNB\_UOPS\_DISPATCHED\_PORT\_\_PORT\_4 = 0x4000, \textcolor{comment}{// Cycles which a uop is dispatched on port 4}}
\DoxyCodeLine{00374         UOPS\_DISPATCHED\_PORT\_\_MASK\_\_SNB\_UOPS\_DISPATCHED\_PORT\_\_PORT\_5 = 0x8000, \textcolor{comment}{// Cycles which a Uop is dispatched on port 5}}
\DoxyCodeLine{00375         UOPS\_DISPATCHED\_PORT\_\_MASK\_\_SNB\_UOPS\_DISPATCHED\_PORT\_\_PORT\_0\_CORE = 0x100 | INTEL\_X86\_MOD\_ANY, \textcolor{comment}{// Cycles in which a uop is dispatched on port 0 for any thread}}
\DoxyCodeLine{00376         UOPS\_DISPATCHED\_PORT\_\_MASK\_\_SNB\_UOPS\_DISPATCHED\_PORT\_\_PORT\_1\_CORE = 0x200 | INTEL\_X86\_MOD\_ANY, \textcolor{comment}{// Cycles in which a uop is dispatched on port 1 for any thread}}
\DoxyCodeLine{00377         UOPS\_DISPATCHED\_PORT\_\_MASK\_\_SNB\_UOPS\_DISPATCHED\_PORT\_\_PORT\_2\_CORE = 0xc00 | INTEL\_X86\_MOD\_ANY, \textcolor{comment}{// Cycles in which a uop is dispatched on port 2 for any thread}}
\DoxyCodeLine{00378         UOPS\_DISPATCHED\_PORT\_\_MASK\_\_SNB\_UOPS\_DISPATCHED\_PORT\_\_PORT\_3\_CORE = 0x3000 | INTEL\_X86\_MOD\_ANY, \textcolor{comment}{// Cycles in which a uop is dispatched on port 3 for any thread}}
\DoxyCodeLine{00379         UOPS\_DISPATCHED\_PORT\_\_MASK\_\_SNB\_UOPS\_DISPATCHED\_PORT\_\_PORT\_4\_CORE = 0x4000 | INTEL\_X86\_MOD\_ANY, \textcolor{comment}{// Cycles in which a uop is dispatched on port 4 for any thread}}
\DoxyCodeLine{00380         UOPS\_DISPATCHED\_PORT\_\_MASK\_\_SNB\_UOPS\_DISPATCHED\_PORT\_\_PORT\_5\_CORE = 0x8000 | INTEL\_X86\_MOD\_ANY, \textcolor{comment}{// Cycles in which a uop is dispatched on port 5 for any thread}}
\DoxyCodeLine{00381         UOPS\_ISSUED = 0xe, \textcolor{comment}{// Uops issued}}
\DoxyCodeLine{00382         UOPS\_ISSUED\_\_MASK\_\_SNB\_UOPS\_ISSUED\_\_ANY = 0x100, \textcolor{comment}{// Number of uops issued by the RAT to the Reservation Station (RS)}}
\DoxyCodeLine{00383         UOPS\_ISSUED\_\_MASK\_\_SNB\_UOPS\_ISSUED\_\_CORE\_STALL\_CYCLES = 0x100 | INTEL\_X86\_MOD\_ANY | INTEL\_X86\_MOD\_INV | (0x1 << INTEL\_X86\_CMASK\_BIT), \textcolor{comment}{// Cycles no uops issued on this core (by any thread)}}
\DoxyCodeLine{00384         UOPS\_ISSUED\_\_MASK\_\_SNB\_UOPS\_ISSUED\_\_STALL\_CYCLES = 0x100 | INTEL\_X86\_MOD\_INV | (0x1 << INTEL\_X86\_CMASK\_BIT), \textcolor{comment}{// Cycles no uops issued by this thread}}
\DoxyCodeLine{00385         UOPS\_RETIRED = 0xc2, \textcolor{comment}{// Uops retired}}
\DoxyCodeLine{00386         UOPS\_RETIRED\_\_MASK\_\_SNB\_UOPS\_RETIRED\_\_ALL = 0x100, \textcolor{comment}{// All uops that actually retired (Precise Event)}}
\DoxyCodeLine{00387         UOPS\_RETIRED\_\_MASK\_\_SNB\_UOPS\_RETIRED\_\_ANY = 0x100, \textcolor{comment}{// All uops that actually retired (Precise Event)}}
\DoxyCodeLine{00388         UOPS\_RETIRED\_\_MASK\_\_SNB\_UOPS\_RETIRED\_\_RETIRE\_SLOTS = 0x200, \textcolor{comment}{// Number of retirement slots used (Precise Event)}}
\DoxyCodeLine{00389         UOPS\_RETIRED\_\_MASK\_\_SNB\_UOPS\_RETIRED\_\_STALL\_CYCLES = 0x100 | INTEL\_X86\_MOD\_INV | (0x1 << INTEL\_X86\_CMASK\_BIT), \textcolor{comment}{// Cycles no executable uop retired (Precise Event)}}
\DoxyCodeLine{00390         UOPS\_RETIRED\_\_MASK\_\_SNB\_UOPS\_RETIRED\_\_TOTAL\_CYCLES = 0x100 | INTEL\_X86\_MOD\_INV | (10 << INTEL\_X86\_CMASK\_BIT), \textcolor{comment}{// Total cycles using precise uop retired event (Precise Event)}}
\DoxyCodeLine{00391         CYCLE\_ACTIVITY = 0xa3, \textcolor{comment}{// Stalled cycles}}
\DoxyCodeLine{00392         CYCLE\_ACTIVITY\_\_MASK\_\_SNB\_CYCLE\_ACTIVITY\_\_CYCLES\_L2\_PENDING = 0x0100 | (0x1 << INTEL\_X86\_CMASK\_BIT), \textcolor{comment}{// Cycles with pending L2 miss loads}}
\DoxyCodeLine{00393         CYCLE\_ACTIVITY\_\_MASK\_\_SNB\_CYCLE\_ACTIVITY\_\_CYCLES\_L1D\_PENDING = 0x0200 | (0x2 << INTEL\_X86\_CMASK\_BIT), \textcolor{comment}{// Cycles with pending L1D load cache misses}}
\DoxyCodeLine{00394         CYCLE\_ACTIVITY\_\_MASK\_\_SNB\_CYCLE\_ACTIVITY\_\_CYCLES\_NO\_DISPATCH = 0x0400 | (0x4 << INTEL\_X86\_CMASK\_BIT), \textcolor{comment}{// Cycles of dispatch stalls}}
\DoxyCodeLine{00395         CYCLE\_ACTIVITY\_\_MASK\_\_SNB\_CYCLE\_ACTIVITY\_\_STALLS\_L2\_PENDING = 0x0500 | (0x5 << INTEL\_X86\_CMASK\_BIT), \textcolor{comment}{// Execution stalls due to L2 pending loads}}
\DoxyCodeLine{00396         CYCLE\_ACTIVITY\_\_MASK\_\_SNB\_CYCLE\_ACTIVITY\_\_STALLS\_L1D\_PENDING = 0x0600 | (0x6 << INTEL\_X86\_CMASK\_BIT), \textcolor{comment}{// Execution stalls due to L1D pending loads}}
\DoxyCodeLine{00397         EPT = 0x4f, \textcolor{comment}{// Extended page table}}
\DoxyCodeLine{00398         EPT\_\_MASK\_\_SNB\_EPT\_\_WALK\_CYCLES = 0x1000, \textcolor{comment}{// Cycles for an extended page table walk}}
\DoxyCodeLine{00399         LSD = 0xa8, \textcolor{comment}{// Loop stream detector}}
\DoxyCodeLine{00400         LSD\_\_MASK\_\_SNB\_LSD\_\_UOPS = 0x100, \textcolor{comment}{// Number of uops delivered by the Loop Stream Detector (LSD)}}
\DoxyCodeLine{00401         LSD\_\_MASK\_\_SNB\_LSD\_\_ACTIVE = 0x100 | (1 << INTEL\_X86\_CMASK\_BIT), \textcolor{comment}{// Cycles with uops delivered by the LSD but which did not come from decoder}}
\DoxyCodeLine{00402         LSD\_\_MASK\_\_SNB\_LSD\_\_CYCLES\_4\_UOPS = 0x100 | (4 << INTEL\_X86\_CMASK\_BIT), \textcolor{comment}{// Cycles with 4 uops delivered by the LSD but which did not come from decoder}}
\DoxyCodeLine{00403         PAGE\_WALKS = 0xbe, \textcolor{comment}{// page walker}}
\DoxyCodeLine{00404         PAGE\_WALKS\_\_MASK\_\_SNB\_PAGE\_WALKS\_\_LLC\_MISS = 0x100, \textcolor{comment}{// Number of page walks with a LLC miss}}
\DoxyCodeLine{00405         MEM\_LOAD\_UOPS\_LLC\_MISS\_RETIRED = 0xd3, \textcolor{comment}{// Load uops retired which miss the L3 cache}}
\DoxyCodeLine{00406         MEM\_LOAD\_UOPS\_LLC\_MISS\_RETIRED\_\_MASK\_\_SNB\_MEM\_LOAD\_UOPS\_LLC\_MISS\_RETIRED\_\_LOCAL\_DRAM = 0x100, \textcolor{comment}{// Load uops that miss in the L3 and hit local DRAM}}
\DoxyCodeLine{00407         MEM\_LOAD\_UOPS\_LLC\_MISS\_RETIRED\_\_MASK\_\_SNB\_MEM\_LOAD\_UOPS\_LLC\_MISS\_RETIRED\_\_REMOTE\_DRAM = 0x400, \textcolor{comment}{// Load uops that miss in the L3 and hit remote DRAM}}
\DoxyCodeLine{00408         OFFCORE\_RESPONSE\_0 = 0x1b7, \textcolor{comment}{// Offcore response event (must provide at least one request type and either any\_response or any combination of supplier + snoop)}}
\DoxyCodeLine{00409         OFFCORE\_RESPONSE\_0\_\_MASK\_\_SNB\_OFFCORE\_RESPONSE\_\_DMND\_DATA\_RD = 1ULL << (0 + 8), \textcolor{comment}{// Request: number of demand and DCU prefetch data reads of full and partial cachelines as well as demand data page table entry cacheline reads. Does not count L2 data read prefetches or instruction fetches}}
\DoxyCodeLine{00410         OFFCORE\_RESPONSE\_0\_\_MASK\_\_SNB\_OFFCORE\_RESPONSE\_\_DMND\_RFO = 1ULL << (1 + 8), \textcolor{comment}{// Request: number of demand and DCU prefetch reads for ownership (RFO) requests generated by a write to data cacheline. Does not count L2 RFO prefetches}}
\DoxyCodeLine{00411         OFFCORE\_RESPONSE\_0\_\_MASK\_\_SNB\_OFFCORE\_RESPONSE\_\_DMND\_IFETCH = 1ULL << (2 + 8), \textcolor{comment}{// Request: number of demand and DCU prefetch instruction cacheline reads. Does not count L2 code read prefetches}}
\DoxyCodeLine{00412         OFFCORE\_RESPONSE\_0\_\_MASK\_\_SNB\_OFFCORE\_RESPONSE\_\_WB = 1ULL << (3 + 8), \textcolor{comment}{// Request: number of writebacks (modified to exclusive) transactions}}
\DoxyCodeLine{00413         OFFCORE\_RESPONSE\_0\_\_MASK\_\_SNB\_OFFCORE\_RESPONSE\_\_PF\_DATA\_RD = 1ULL << (4 + 8), \textcolor{comment}{// Request: number of data cacheline reads generated by L2 prefetchers}}
\DoxyCodeLine{00414         OFFCORE\_RESPONSE\_0\_\_MASK\_\_SNB\_OFFCORE\_RESPONSE\_\_PF\_RFO = 1ULL << (5 + 8), \textcolor{comment}{// Request: number of RFO requests generated by L2 prefetchers}}
\DoxyCodeLine{00415         OFFCORE\_RESPONSE\_0\_\_MASK\_\_SNB\_OFFCORE\_RESPONSE\_\_PF\_IFETCH = 1ULL << (6 + 8), \textcolor{comment}{// Request: number of code reads generated by L2 prefetchers}}
\DoxyCodeLine{00416         OFFCORE\_RESPONSE\_0\_\_MASK\_\_SNB\_OFFCORE\_RESPONSE\_\_PF\_LLC\_DATA\_RD = 1ULL << (7 + 8), \textcolor{comment}{// Request: number of L3 prefetcher requests to L2 for loads}}
\DoxyCodeLine{00417         OFFCORE\_RESPONSE\_0\_\_MASK\_\_SNB\_OFFCORE\_RESPONSE\_\_PF\_LLC\_RFO = 1ULL << (8 + 8), \textcolor{comment}{// Request: number of RFO requests generated by L2 prefetcher}}
\DoxyCodeLine{00418         OFFCORE\_RESPONSE\_0\_\_MASK\_\_SNB\_OFFCORE\_RESPONSE\_\_PF\_LLC\_IFETCH = 1ULL << (9 + 8), \textcolor{comment}{// Request: number of L2 prefetcher requests to L3 for instruction fetches}}
\DoxyCodeLine{00419         OFFCORE\_RESPONSE\_0\_\_MASK\_\_SNB\_OFFCORE\_RESPONSE\_\_BUS\_LOCKS = 1ULL << (10 + 8), \textcolor{comment}{// Request: number bus lock and split lock requests}}
\DoxyCodeLine{00420         OFFCORE\_RESPONSE\_0\_\_MASK\_\_SNB\_OFFCORE\_RESPONSE\_\_STRM\_ST = 1ULL << (11 + 8), \textcolor{comment}{// Request: number of streaming store requests}}
\DoxyCodeLine{00421         OFFCORE\_RESPONSE\_0\_\_MASK\_\_SNB\_OFFCORE\_RESPONSE\_\_OTHER = 1ULL << (15+8), \textcolor{comment}{// Request: counts one of the following transaction types}}
\DoxyCodeLine{00422         OFFCORE\_RESPONSE\_0\_\_MASK\_\_SNB\_OFFCORE\_RESPONSE\_\_ANY\_IFETCH = 0x24400, \textcolor{comment}{// Request: combination of PF\_IFETCH | DMND\_IFETCH | PF\_LLC\_IFETCH}}
\DoxyCodeLine{00423         OFFCORE\_RESPONSE\_0\_\_MASK\_\_SNB\_OFFCORE\_RESPONSE\_\_ANY\_REQUEST = 0x8fff00, \textcolor{comment}{// Request: combination of all request umasks}}
\DoxyCodeLine{00424         OFFCORE\_RESPONSE\_0\_\_MASK\_\_SNB\_OFFCORE\_RESPONSE\_\_ANY\_DATA = 0x9100, \textcolor{comment}{// Request: combination of DMND\_DATA | PF\_DATA\_RD | PF\_LLC\_DATA\_RD}}
\DoxyCodeLine{00425         OFFCORE\_RESPONSE\_0\_\_MASK\_\_SNB\_OFFCORE\_RESPONSE\_\_ANY\_RFO = 0x12200, \textcolor{comment}{// Request: combination of DMND\_RFO | PF\_RFO | PF\_LLC\_RFO}}
\DoxyCodeLine{00426         OFFCORE\_RESPONSE\_0\_\_MASK\_\_SNB\_OFFCORE\_RESPONSE\_\_ANY\_RESPONSE = 1ULL << (16+8), \textcolor{comment}{// Response: count any response type}}
\DoxyCodeLine{00427         OFFCORE\_RESPONSE\_0\_\_MASK\_\_SNB\_OFFCORE\_RESPONSE\_\_NO\_SUPP = 1ULL << (17+8), \textcolor{comment}{// Supplier: counts number of times supplier information is not available}}
\DoxyCodeLine{00428         OFFCORE\_RESPONSE\_0\_\_MASK\_\_SNB\_OFFCORE\_RESPONSE\_\_LLC\_HITM = 1ULL << (18+8), \textcolor{comment}{// Supplier: counts L3 hits in M-\/state (initial lookup)}}
\DoxyCodeLine{00429         OFFCORE\_RESPONSE\_0\_\_MASK\_\_SNB\_OFFCORE\_RESPONSE\_\_LLC\_HITE = 1ULL << (19+8), \textcolor{comment}{// Supplier: counts L3 hits in E-\/state}}
\DoxyCodeLine{00430         OFFCORE\_RESPONSE\_0\_\_MASK\_\_SNB\_OFFCORE\_RESPONSE\_\_LLC\_HITS = 1ULL << (20+8), \textcolor{comment}{// Supplier: counts L3 hits in S-\/state}}
\DoxyCodeLine{00431         OFFCORE\_RESPONSE\_0\_\_MASK\_\_SNB\_OFFCORE\_RESPONSE\_\_LLC\_HITF = 1ULL << (21+8), \textcolor{comment}{// Supplier: counts L3 hits in F-\/state}}
\DoxyCodeLine{00432         OFFCORE\_RESPONSE\_0\_\_MASK\_\_SNB\_OFFCORE\_RESPONSE\_\_LLC\_MISS\_LOCAL\_DRAM = 1ULL << (22+8), \textcolor{comment}{// Supplier: counts L3 misses to local DRAM}}
\DoxyCodeLine{00433         OFFCORE\_RESPONSE\_0\_\_MASK\_\_SNB\_OFFCORE\_RESPONSE\_\_LLC\_MISS\_LOCAL = 1ULL << (22+8), \textcolor{comment}{// Supplier: counts L3 misses to local DRAM}}
\DoxyCodeLine{00434         OFFCORE\_RESPONSE\_0\_\_MASK\_\_SNB\_OFFCORE\_RESPONSE\_\_L3\_MISS = 0x1ULL << (22+8), \textcolor{comment}{// Supplier: counts L3 misses to local DRAM}}
\DoxyCodeLine{00435         OFFCORE\_RESPONSE\_0\_\_MASK\_\_SNB\_OFFCORE\_RESPONSE\_\_LLC\_MISS\_REMOTE = 0xffULL << (23+8), \textcolor{comment}{// Supplier: counts L3 misses to remote DRAM}}
\DoxyCodeLine{00436         OFFCORE\_RESPONSE\_0\_\_MASK\_\_SNB\_OFFCORE\_RESPONSE\_\_LLC\_MISS\_REMOTE\_DRAM = 0xffULL << (23+8), \textcolor{comment}{// Supplier: counts L3 misses to remote DRAM}}
\DoxyCodeLine{00437         OFFCORE\_RESPONSE\_0\_\_MASK\_\_SNB\_OFFCORE\_RESPONSE\_\_L3\_MISS = 0x3ULL << (22+8), \textcolor{comment}{// Supplier: counts L3 misses to local or remote DRAM}}
\DoxyCodeLine{00438         OFFCORE\_RESPONSE\_0\_\_MASK\_\_SNB\_OFFCORE\_RESPONSE\_\_LLC\_HITMESF = 0xfULL << (18+8), \textcolor{comment}{// Supplier: counts L3 hits in any state (M}}
\DoxyCodeLine{00439         OFFCORE\_RESPONSE\_0\_\_MASK\_\_SNB\_OFFCORE\_RESPONSE\_\_SNP\_NONE = 1ULL << (31+8), \textcolor{comment}{// Snoop: counts number of times no snoop-\/related information is available}}
\DoxyCodeLine{00440         OFFCORE\_RESPONSE\_0\_\_MASK\_\_SNB\_OFFCORE\_RESPONSE\_\_SNP\_NOT\_NEEDED = 1ULL << (32+8), \textcolor{comment}{// Snoop: counts the number of times no snoop was needed to satisfy the request}}
\DoxyCodeLine{00441         OFFCORE\_RESPONSE\_0\_\_MASK\_\_SNB\_OFFCORE\_RESPONSE\_\_NO\_SNP\_NEEDED = 1ULL << (32+8), \textcolor{comment}{// Snoop: counts the number of times no snoop was needed to satisfy the request}}
\DoxyCodeLine{00442         OFFCORE\_RESPONSE\_0\_\_MASK\_\_SNB\_OFFCORE\_RESPONSE\_\_SNP\_MISS = 1ULL << (33+8), \textcolor{comment}{// Snoop: counts number of times a snoop was needed and it missed all snooped caches}}
\DoxyCodeLine{00443         OFFCORE\_RESPONSE\_0\_\_MASK\_\_SNB\_OFFCORE\_RESPONSE\_\_SNP\_NO\_FWD = 1ULL << (34+8), \textcolor{comment}{// Snoop: counts number of times a snoop was needed and it hit in at leas one snooped cache}}
\DoxyCodeLine{00444         OFFCORE\_RESPONSE\_0\_\_MASK\_\_SNB\_OFFCORE\_RESPONSE\_\_SNP\_FWD = 1ULL << (35+8), \textcolor{comment}{// Snoop: counts number of times a snoop was needed and data was forwarded from a remote socket}}
\DoxyCodeLine{00445         OFFCORE\_RESPONSE\_0\_\_MASK\_\_SNB\_OFFCORE\_RESPONSE\_\_HITM = 1ULL << (36+8), \textcolor{comment}{// Snoop: counts number of times a snoop was needed and it hitM-\/ed in local or remote cache}}
\DoxyCodeLine{00446         OFFCORE\_RESPONSE\_0\_\_MASK\_\_SNB\_OFFCORE\_RESPONSE\_\_NON\_DRAM = 1ULL << (37+8), \textcolor{comment}{// Snoop:  counts number of times target was a non-\/DRAM system address. This includes MMIO transactions}}
\DoxyCodeLine{00447         OFFCORE\_RESPONSE\_0\_\_MASK\_\_SNB\_OFFCORE\_RESPONSE\_\_SNP\_ANY = 0x7fULL << (31+8), \textcolor{comment}{// Snoop: any snoop reason}}
\DoxyCodeLine{00448         OFFCORE\_RESPONSE\_1 = 0x1bb, \textcolor{comment}{// Offcore response event (must provide at least one request type and either any\_response or any combination of supplier + snoop)}}
\DoxyCodeLine{00449         OFFCORE\_RESPONSE\_1\_\_MASK\_\_SNB\_OFFCORE\_RESPONSE\_\_DMND\_DATA\_RD = 1ULL << (0 + 8), \textcolor{comment}{// Request: number of demand and DCU prefetch data reads of full and partial cachelines as well as demand data page table entry cacheline reads. Does not count L2 data read prefetches or instruction fetches}}
\DoxyCodeLine{00450         OFFCORE\_RESPONSE\_1\_\_MASK\_\_SNB\_OFFCORE\_RESPONSE\_\_DMND\_RFO = 1ULL << (1 + 8), \textcolor{comment}{// Request: number of demand and DCU prefetch reads for ownership (RFO) requests generated by a write to data cacheline. Does not count L2 RFO prefetches}}
\DoxyCodeLine{00451         OFFCORE\_RESPONSE\_1\_\_MASK\_\_SNB\_OFFCORE\_RESPONSE\_\_DMND\_IFETCH = 1ULL << (2 + 8), \textcolor{comment}{// Request: number of demand and DCU prefetch instruction cacheline reads. Does not count L2 code read prefetches}}
\DoxyCodeLine{00452         OFFCORE\_RESPONSE\_1\_\_MASK\_\_SNB\_OFFCORE\_RESPONSE\_\_WB = 1ULL << (3 + 8), \textcolor{comment}{// Request: number of writebacks (modified to exclusive) transactions}}
\DoxyCodeLine{00453         OFFCORE\_RESPONSE\_1\_\_MASK\_\_SNB\_OFFCORE\_RESPONSE\_\_PF\_DATA\_RD = 1ULL << (4 + 8), \textcolor{comment}{// Request: number of data cacheline reads generated by L2 prefetchers}}
\DoxyCodeLine{00454         OFFCORE\_RESPONSE\_1\_\_MASK\_\_SNB\_OFFCORE\_RESPONSE\_\_PF\_RFO = 1ULL << (5 + 8), \textcolor{comment}{// Request: number of RFO requests generated by L2 prefetchers}}
\DoxyCodeLine{00455         OFFCORE\_RESPONSE\_1\_\_MASK\_\_SNB\_OFFCORE\_RESPONSE\_\_PF\_IFETCH = 1ULL << (6 + 8), \textcolor{comment}{// Request: number of code reads generated by L2 prefetchers}}
\DoxyCodeLine{00456         OFFCORE\_RESPONSE\_1\_\_MASK\_\_SNB\_OFFCORE\_RESPONSE\_\_PF\_LLC\_DATA\_RD = 1ULL << (7 + 8), \textcolor{comment}{// Request: number of L3 prefetcher requests to L2 for loads}}
\DoxyCodeLine{00457         OFFCORE\_RESPONSE\_1\_\_MASK\_\_SNB\_OFFCORE\_RESPONSE\_\_PF\_LLC\_RFO = 1ULL << (8 + 8), \textcolor{comment}{// Request: number of RFO requests generated by L2 prefetcher}}
\DoxyCodeLine{00458         OFFCORE\_RESPONSE\_1\_\_MASK\_\_SNB\_OFFCORE\_RESPONSE\_\_PF\_LLC\_IFETCH = 1ULL << (9 + 8), \textcolor{comment}{// Request: number of L2 prefetcher requests to L3 for instruction fetches}}
\DoxyCodeLine{00459         OFFCORE\_RESPONSE\_1\_\_MASK\_\_SNB\_OFFCORE\_RESPONSE\_\_BUS\_LOCKS = 1ULL << (10 + 8), \textcolor{comment}{// Request: number bus lock and split lock requests}}
\DoxyCodeLine{00460         OFFCORE\_RESPONSE\_1\_\_MASK\_\_SNB\_OFFCORE\_RESPONSE\_\_STRM\_ST = 1ULL << (11 + 8), \textcolor{comment}{// Request: number of streaming store requests}}
\DoxyCodeLine{00461         OFFCORE\_RESPONSE\_1\_\_MASK\_\_SNB\_OFFCORE\_RESPONSE\_\_OTHER = 1ULL << (15+8), \textcolor{comment}{// Request: counts one of the following transaction types}}
\DoxyCodeLine{00462         OFFCORE\_RESPONSE\_1\_\_MASK\_\_SNB\_OFFCORE\_RESPONSE\_\_ANY\_IFETCH = 0x24400, \textcolor{comment}{// Request: combination of PF\_IFETCH | DMND\_IFETCH | PF\_LLC\_IFETCH}}
\DoxyCodeLine{00463         OFFCORE\_RESPONSE\_1\_\_MASK\_\_SNB\_OFFCORE\_RESPONSE\_\_ANY\_REQUEST = 0x8fff00, \textcolor{comment}{// Request: combination of all request umasks}}
\DoxyCodeLine{00464         OFFCORE\_RESPONSE\_1\_\_MASK\_\_SNB\_OFFCORE\_RESPONSE\_\_ANY\_DATA = 0x9100, \textcolor{comment}{// Request: combination of DMND\_DATA | PF\_DATA\_RD | PF\_LLC\_DATA\_RD}}
\DoxyCodeLine{00465         OFFCORE\_RESPONSE\_1\_\_MASK\_\_SNB\_OFFCORE\_RESPONSE\_\_ANY\_RFO = 0x12200, \textcolor{comment}{// Request: combination of DMND\_RFO | PF\_RFO | PF\_LLC\_RFO}}
\DoxyCodeLine{00466         OFFCORE\_RESPONSE\_1\_\_MASK\_\_SNB\_OFFCORE\_RESPONSE\_\_ANY\_RESPONSE = 1ULL << (16+8), \textcolor{comment}{// Response: count any response type}}
\DoxyCodeLine{00467         OFFCORE\_RESPONSE\_1\_\_MASK\_\_SNB\_OFFCORE\_RESPONSE\_\_NO\_SUPP = 1ULL << (17+8), \textcolor{comment}{// Supplier: counts number of times supplier information is not available}}
\DoxyCodeLine{00468         OFFCORE\_RESPONSE\_1\_\_MASK\_\_SNB\_OFFCORE\_RESPONSE\_\_LLC\_HITM = 1ULL << (18+8), \textcolor{comment}{// Supplier: counts L3 hits in M-\/state (initial lookup)}}
\DoxyCodeLine{00469         OFFCORE\_RESPONSE\_1\_\_MASK\_\_SNB\_OFFCORE\_RESPONSE\_\_LLC\_HITE = 1ULL << (19+8), \textcolor{comment}{// Supplier: counts L3 hits in E-\/state}}
\DoxyCodeLine{00470         OFFCORE\_RESPONSE\_1\_\_MASK\_\_SNB\_OFFCORE\_RESPONSE\_\_LLC\_HITS = 1ULL << (20+8), \textcolor{comment}{// Supplier: counts L3 hits in S-\/state}}
\DoxyCodeLine{00471         OFFCORE\_RESPONSE\_1\_\_MASK\_\_SNB\_OFFCORE\_RESPONSE\_\_LLC\_HITF = 1ULL << (21+8), \textcolor{comment}{// Supplier: counts L3 hits in F-\/state}}
\DoxyCodeLine{00472         OFFCORE\_RESPONSE\_1\_\_MASK\_\_SNB\_OFFCORE\_RESPONSE\_\_LLC\_MISS\_LOCAL\_DRAM = 1ULL << (22+8), \textcolor{comment}{// Supplier: counts L3 misses to local DRAM}}
\DoxyCodeLine{00473         OFFCORE\_RESPONSE\_1\_\_MASK\_\_SNB\_OFFCORE\_RESPONSE\_\_LLC\_MISS\_LOCAL = 1ULL << (22+8), \textcolor{comment}{// Supplier: counts L3 misses to local DRAM}}
\DoxyCodeLine{00474         OFFCORE\_RESPONSE\_1\_\_MASK\_\_SNB\_OFFCORE\_RESPONSE\_\_L3\_MISS = 0x1ULL << (22+8), \textcolor{comment}{// Supplier: counts L3 misses to local DRAM}}
\DoxyCodeLine{00475         OFFCORE\_RESPONSE\_1\_\_MASK\_\_SNB\_OFFCORE\_RESPONSE\_\_LLC\_MISS\_REMOTE = 0xffULL << (23+8), \textcolor{comment}{// Supplier: counts L3 misses to remote DRAM}}
\DoxyCodeLine{00476         OFFCORE\_RESPONSE\_1\_\_MASK\_\_SNB\_OFFCORE\_RESPONSE\_\_LLC\_MISS\_REMOTE\_DRAM = 0xffULL << (23+8), \textcolor{comment}{// Supplier: counts L3 misses to remote DRAM}}
\DoxyCodeLine{00477         OFFCORE\_RESPONSE\_1\_\_MASK\_\_SNB\_OFFCORE\_RESPONSE\_\_L3\_MISS = 0x3ULL << (22+8), \textcolor{comment}{// Supplier: counts L3 misses to local or remote DRAM}}
\DoxyCodeLine{00478         OFFCORE\_RESPONSE\_1\_\_MASK\_\_SNB\_OFFCORE\_RESPONSE\_\_LLC\_HITMESF = 0xfULL << (18+8), \textcolor{comment}{// Supplier: counts L3 hits in any state (M}}
\DoxyCodeLine{00479         OFFCORE\_RESPONSE\_1\_\_MASK\_\_SNB\_OFFCORE\_RESPONSE\_\_SNP\_NONE = 1ULL << (31+8), \textcolor{comment}{// Snoop: counts number of times no snoop-\/related information is available}}
\DoxyCodeLine{00480         OFFCORE\_RESPONSE\_1\_\_MASK\_\_SNB\_OFFCORE\_RESPONSE\_\_SNP\_NOT\_NEEDED = 1ULL << (32+8), \textcolor{comment}{// Snoop: counts the number of times no snoop was needed to satisfy the request}}
\DoxyCodeLine{00481         OFFCORE\_RESPONSE\_1\_\_MASK\_\_SNB\_OFFCORE\_RESPONSE\_\_NO\_SNP\_NEEDED = 1ULL << (32+8), \textcolor{comment}{// Snoop: counts the number of times no snoop was needed to satisfy the request}}
\DoxyCodeLine{00482         OFFCORE\_RESPONSE\_1\_\_MASK\_\_SNB\_OFFCORE\_RESPONSE\_\_SNP\_MISS = 1ULL << (33+8), \textcolor{comment}{// Snoop: counts number of times a snoop was needed and it missed all snooped caches}}
\DoxyCodeLine{00483         OFFCORE\_RESPONSE\_1\_\_MASK\_\_SNB\_OFFCORE\_RESPONSE\_\_SNP\_NO\_FWD = 1ULL << (34+8), \textcolor{comment}{// Snoop: counts number of times a snoop was needed and it hit in at leas one snooped cache}}
\DoxyCodeLine{00484         OFFCORE\_RESPONSE\_1\_\_MASK\_\_SNB\_OFFCORE\_RESPONSE\_\_SNP\_FWD = 1ULL << (35+8), \textcolor{comment}{// Snoop: counts number of times a snoop was needed and data was forwarded from a remote socket}}
\DoxyCodeLine{00485         OFFCORE\_RESPONSE\_1\_\_MASK\_\_SNB\_OFFCORE\_RESPONSE\_\_HITM = 1ULL << (36+8), \textcolor{comment}{// Snoop: counts number of times a snoop was needed and it hitM-\/ed in local or remote cache}}
\DoxyCodeLine{00486         OFFCORE\_RESPONSE\_1\_\_MASK\_\_SNB\_OFFCORE\_RESPONSE\_\_NON\_DRAM = 1ULL << (37+8), \textcolor{comment}{// Snoop:  counts number of times target was a non-\/DRAM system address. This includes MMIO transactions}}
\DoxyCodeLine{00487         OFFCORE\_RESPONSE\_1\_\_MASK\_\_SNB\_OFFCORE\_RESPONSE\_\_SNP\_ANY = 0x7fULL << (31+8), \textcolor{comment}{// Snoop: any snoop reason}}
\DoxyCodeLine{00488         }
\DoxyCodeLine{00489     \};}
\DoxyCodeLine{00490 \};}
\DoxyCodeLine{00491 }
\DoxyCodeLine{00492 \textcolor{keyword}{namespace }snb = optkit::intel::snb;}

\end{DoxyCode}
