
EmbeddedSystemsCourse.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000bc  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000061d0  080000bc  080000bc  000100bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000012c  0800628c  0800628c  0001628c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080063b8  080063b8  00020070  2**0
                  CONTENTS
  4 .ARM          00000000  080063b8  080063b8  00020070  2**0
                  CONTENTS
  5 .preinit_array 00000000  080063b8  080063b8  00020070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080063b8  080063b8  000163b8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080063bc  080063bc  000163bc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000070  20000000  080063c0  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000000fc  20000070  08006430  00020070  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000016c  08006430  0002016c  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000d4d2  00000000  00000000  00020098  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000201c  00000000  00000000  0002d56a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000e38  00000000  00000000  0002f588  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000d30  00000000  00000000  000303c0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001d83c  00000000  00000000  000310f0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000f882  00000000  00000000  0004e92c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000bf6dd  00000000  00000000  0005e1ae  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  0011d88b  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003970  00000000  00000000  0011d8dc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000bc <__do_global_dtors_aux>:
 80000bc:	b510      	push	{r4, lr}
 80000be:	4c06      	ldr	r4, [pc, #24]	; (80000d8 <__do_global_dtors_aux+0x1c>)
 80000c0:	7823      	ldrb	r3, [r4, #0]
 80000c2:	2b00      	cmp	r3, #0
 80000c4:	d107      	bne.n	80000d6 <__do_global_dtors_aux+0x1a>
 80000c6:	4b05      	ldr	r3, [pc, #20]	; (80000dc <__do_global_dtors_aux+0x20>)
 80000c8:	2b00      	cmp	r3, #0
 80000ca:	d002      	beq.n	80000d2 <__do_global_dtors_aux+0x16>
 80000cc:	4804      	ldr	r0, [pc, #16]	; (80000e0 <__do_global_dtors_aux+0x24>)
 80000ce:	e000      	b.n	80000d2 <__do_global_dtors_aux+0x16>
 80000d0:	bf00      	nop
 80000d2:	2301      	movs	r3, #1
 80000d4:	7023      	strb	r3, [r4, #0]
 80000d6:	bd10      	pop	{r4, pc}
 80000d8:	20000070 	.word	0x20000070
 80000dc:	00000000 	.word	0x00000000
 80000e0:	08006274 	.word	0x08006274

080000e4 <frame_dummy>:
 80000e4:	4b04      	ldr	r3, [pc, #16]	; (80000f8 <frame_dummy+0x14>)
 80000e6:	b510      	push	{r4, lr}
 80000e8:	2b00      	cmp	r3, #0
 80000ea:	d003      	beq.n	80000f4 <frame_dummy+0x10>
 80000ec:	4903      	ldr	r1, [pc, #12]	; (80000fc <frame_dummy+0x18>)
 80000ee:	4804      	ldr	r0, [pc, #16]	; (8000100 <frame_dummy+0x1c>)
 80000f0:	e000      	b.n	80000f4 <frame_dummy+0x10>
 80000f2:	bf00      	nop
 80000f4:	bd10      	pop	{r4, pc}
 80000f6:	46c0      	nop			; (mov r8, r8)
 80000f8:	00000000 	.word	0x00000000
 80000fc:	20000074 	.word	0x20000074
 8000100:	08006274 	.word	0x08006274

08000104 <__gnu_thumb1_case_shi>:
 8000104:	b403      	push	{r0, r1}
 8000106:	4671      	mov	r1, lr
 8000108:	0849      	lsrs	r1, r1, #1
 800010a:	0040      	lsls	r0, r0, #1
 800010c:	0049      	lsls	r1, r1, #1
 800010e:	5e09      	ldrsh	r1, [r1, r0]
 8000110:	0049      	lsls	r1, r1, #1
 8000112:	448e      	add	lr, r1
 8000114:	bc03      	pop	{r0, r1}
 8000116:	4770      	bx	lr

08000118 <__udivsi3>:
 8000118:	2200      	movs	r2, #0
 800011a:	0843      	lsrs	r3, r0, #1
 800011c:	428b      	cmp	r3, r1
 800011e:	d374      	bcc.n	800020a <__udivsi3+0xf2>
 8000120:	0903      	lsrs	r3, r0, #4
 8000122:	428b      	cmp	r3, r1
 8000124:	d35f      	bcc.n	80001e6 <__udivsi3+0xce>
 8000126:	0a03      	lsrs	r3, r0, #8
 8000128:	428b      	cmp	r3, r1
 800012a:	d344      	bcc.n	80001b6 <__udivsi3+0x9e>
 800012c:	0b03      	lsrs	r3, r0, #12
 800012e:	428b      	cmp	r3, r1
 8000130:	d328      	bcc.n	8000184 <__udivsi3+0x6c>
 8000132:	0c03      	lsrs	r3, r0, #16
 8000134:	428b      	cmp	r3, r1
 8000136:	d30d      	bcc.n	8000154 <__udivsi3+0x3c>
 8000138:	22ff      	movs	r2, #255	; 0xff
 800013a:	0209      	lsls	r1, r1, #8
 800013c:	ba12      	rev	r2, r2
 800013e:	0c03      	lsrs	r3, r0, #16
 8000140:	428b      	cmp	r3, r1
 8000142:	d302      	bcc.n	800014a <__udivsi3+0x32>
 8000144:	1212      	asrs	r2, r2, #8
 8000146:	0209      	lsls	r1, r1, #8
 8000148:	d065      	beq.n	8000216 <__udivsi3+0xfe>
 800014a:	0b03      	lsrs	r3, r0, #12
 800014c:	428b      	cmp	r3, r1
 800014e:	d319      	bcc.n	8000184 <__udivsi3+0x6c>
 8000150:	e000      	b.n	8000154 <__udivsi3+0x3c>
 8000152:	0a09      	lsrs	r1, r1, #8
 8000154:	0bc3      	lsrs	r3, r0, #15
 8000156:	428b      	cmp	r3, r1
 8000158:	d301      	bcc.n	800015e <__udivsi3+0x46>
 800015a:	03cb      	lsls	r3, r1, #15
 800015c:	1ac0      	subs	r0, r0, r3
 800015e:	4152      	adcs	r2, r2
 8000160:	0b83      	lsrs	r3, r0, #14
 8000162:	428b      	cmp	r3, r1
 8000164:	d301      	bcc.n	800016a <__udivsi3+0x52>
 8000166:	038b      	lsls	r3, r1, #14
 8000168:	1ac0      	subs	r0, r0, r3
 800016a:	4152      	adcs	r2, r2
 800016c:	0b43      	lsrs	r3, r0, #13
 800016e:	428b      	cmp	r3, r1
 8000170:	d301      	bcc.n	8000176 <__udivsi3+0x5e>
 8000172:	034b      	lsls	r3, r1, #13
 8000174:	1ac0      	subs	r0, r0, r3
 8000176:	4152      	adcs	r2, r2
 8000178:	0b03      	lsrs	r3, r0, #12
 800017a:	428b      	cmp	r3, r1
 800017c:	d301      	bcc.n	8000182 <__udivsi3+0x6a>
 800017e:	030b      	lsls	r3, r1, #12
 8000180:	1ac0      	subs	r0, r0, r3
 8000182:	4152      	adcs	r2, r2
 8000184:	0ac3      	lsrs	r3, r0, #11
 8000186:	428b      	cmp	r3, r1
 8000188:	d301      	bcc.n	800018e <__udivsi3+0x76>
 800018a:	02cb      	lsls	r3, r1, #11
 800018c:	1ac0      	subs	r0, r0, r3
 800018e:	4152      	adcs	r2, r2
 8000190:	0a83      	lsrs	r3, r0, #10
 8000192:	428b      	cmp	r3, r1
 8000194:	d301      	bcc.n	800019a <__udivsi3+0x82>
 8000196:	028b      	lsls	r3, r1, #10
 8000198:	1ac0      	subs	r0, r0, r3
 800019a:	4152      	adcs	r2, r2
 800019c:	0a43      	lsrs	r3, r0, #9
 800019e:	428b      	cmp	r3, r1
 80001a0:	d301      	bcc.n	80001a6 <__udivsi3+0x8e>
 80001a2:	024b      	lsls	r3, r1, #9
 80001a4:	1ac0      	subs	r0, r0, r3
 80001a6:	4152      	adcs	r2, r2
 80001a8:	0a03      	lsrs	r3, r0, #8
 80001aa:	428b      	cmp	r3, r1
 80001ac:	d301      	bcc.n	80001b2 <__udivsi3+0x9a>
 80001ae:	020b      	lsls	r3, r1, #8
 80001b0:	1ac0      	subs	r0, r0, r3
 80001b2:	4152      	adcs	r2, r2
 80001b4:	d2cd      	bcs.n	8000152 <__udivsi3+0x3a>
 80001b6:	09c3      	lsrs	r3, r0, #7
 80001b8:	428b      	cmp	r3, r1
 80001ba:	d301      	bcc.n	80001c0 <__udivsi3+0xa8>
 80001bc:	01cb      	lsls	r3, r1, #7
 80001be:	1ac0      	subs	r0, r0, r3
 80001c0:	4152      	adcs	r2, r2
 80001c2:	0983      	lsrs	r3, r0, #6
 80001c4:	428b      	cmp	r3, r1
 80001c6:	d301      	bcc.n	80001cc <__udivsi3+0xb4>
 80001c8:	018b      	lsls	r3, r1, #6
 80001ca:	1ac0      	subs	r0, r0, r3
 80001cc:	4152      	adcs	r2, r2
 80001ce:	0943      	lsrs	r3, r0, #5
 80001d0:	428b      	cmp	r3, r1
 80001d2:	d301      	bcc.n	80001d8 <__udivsi3+0xc0>
 80001d4:	014b      	lsls	r3, r1, #5
 80001d6:	1ac0      	subs	r0, r0, r3
 80001d8:	4152      	adcs	r2, r2
 80001da:	0903      	lsrs	r3, r0, #4
 80001dc:	428b      	cmp	r3, r1
 80001de:	d301      	bcc.n	80001e4 <__udivsi3+0xcc>
 80001e0:	010b      	lsls	r3, r1, #4
 80001e2:	1ac0      	subs	r0, r0, r3
 80001e4:	4152      	adcs	r2, r2
 80001e6:	08c3      	lsrs	r3, r0, #3
 80001e8:	428b      	cmp	r3, r1
 80001ea:	d301      	bcc.n	80001f0 <__udivsi3+0xd8>
 80001ec:	00cb      	lsls	r3, r1, #3
 80001ee:	1ac0      	subs	r0, r0, r3
 80001f0:	4152      	adcs	r2, r2
 80001f2:	0883      	lsrs	r3, r0, #2
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d301      	bcc.n	80001fc <__udivsi3+0xe4>
 80001f8:	008b      	lsls	r3, r1, #2
 80001fa:	1ac0      	subs	r0, r0, r3
 80001fc:	4152      	adcs	r2, r2
 80001fe:	0843      	lsrs	r3, r0, #1
 8000200:	428b      	cmp	r3, r1
 8000202:	d301      	bcc.n	8000208 <__udivsi3+0xf0>
 8000204:	004b      	lsls	r3, r1, #1
 8000206:	1ac0      	subs	r0, r0, r3
 8000208:	4152      	adcs	r2, r2
 800020a:	1a41      	subs	r1, r0, r1
 800020c:	d200      	bcs.n	8000210 <__udivsi3+0xf8>
 800020e:	4601      	mov	r1, r0
 8000210:	4152      	adcs	r2, r2
 8000212:	4610      	mov	r0, r2
 8000214:	4770      	bx	lr
 8000216:	e7ff      	b.n	8000218 <__udivsi3+0x100>
 8000218:	b501      	push	{r0, lr}
 800021a:	2000      	movs	r0, #0
 800021c:	f000 f806 	bl	800022c <__aeabi_idiv0>
 8000220:	bd02      	pop	{r1, pc}
 8000222:	46c0      	nop			; (mov r8, r8)

08000224 <__aeabi_uidivmod>:
 8000224:	2900      	cmp	r1, #0
 8000226:	d0f7      	beq.n	8000218 <__udivsi3+0x100>
 8000228:	e776      	b.n	8000118 <__udivsi3>
 800022a:	4770      	bx	lr

0800022c <__aeabi_idiv0>:
 800022c:	4770      	bx	lr
 800022e:	46c0      	nop			; (mov r8, r8)

08000230 <__aeabi_f2uiz>:
 8000230:	219e      	movs	r1, #158	; 0x9e
 8000232:	b510      	push	{r4, lr}
 8000234:	05c9      	lsls	r1, r1, #23
 8000236:	1c04      	adds	r4, r0, #0
 8000238:	f001 f912 	bl	8001460 <__aeabi_fcmpge>
 800023c:	2800      	cmp	r0, #0
 800023e:	d103      	bne.n	8000248 <__aeabi_f2uiz+0x18>
 8000240:	1c20      	adds	r0, r4, #0
 8000242:	f000 f9d9 	bl	80005f8 <__aeabi_f2iz>
 8000246:	bd10      	pop	{r4, pc}
 8000248:	219e      	movs	r1, #158	; 0x9e
 800024a:	1c20      	adds	r0, r4, #0
 800024c:	05c9      	lsls	r1, r1, #23
 800024e:	f000 f825 	bl	800029c <__aeabi_fsub>
 8000252:	f000 f9d1 	bl	80005f8 <__aeabi_f2iz>
 8000256:	2380      	movs	r3, #128	; 0x80
 8000258:	061b      	lsls	r3, r3, #24
 800025a:	469c      	mov	ip, r3
 800025c:	4460      	add	r0, ip
 800025e:	e7f2      	b.n	8000246 <__aeabi_f2uiz+0x16>

08000260 <__aeabi_d2uiz>:
 8000260:	b570      	push	{r4, r5, r6, lr}
 8000262:	2200      	movs	r2, #0
 8000264:	4b0c      	ldr	r3, [pc, #48]	; (8000298 <__aeabi_d2uiz+0x38>)
 8000266:	0004      	movs	r4, r0
 8000268:	000d      	movs	r5, r1
 800026a:	f001 f8bf 	bl	80013ec <__aeabi_dcmpge>
 800026e:	2800      	cmp	r0, #0
 8000270:	d104      	bne.n	800027c <__aeabi_d2uiz+0x1c>
 8000272:	0020      	movs	r0, r4
 8000274:	0029      	movs	r1, r5
 8000276:	f001 f81f 	bl	80012b8 <__aeabi_d2iz>
 800027a:	bd70      	pop	{r4, r5, r6, pc}
 800027c:	4b06      	ldr	r3, [pc, #24]	; (8000298 <__aeabi_d2uiz+0x38>)
 800027e:	2200      	movs	r2, #0
 8000280:	0020      	movs	r0, r4
 8000282:	0029      	movs	r1, r5
 8000284:	f000 fc86 	bl	8000b94 <__aeabi_dsub>
 8000288:	f001 f816 	bl	80012b8 <__aeabi_d2iz>
 800028c:	2380      	movs	r3, #128	; 0x80
 800028e:	061b      	lsls	r3, r3, #24
 8000290:	469c      	mov	ip, r3
 8000292:	4460      	add	r0, ip
 8000294:	e7f1      	b.n	800027a <__aeabi_d2uiz+0x1a>
 8000296:	46c0      	nop			; (mov r8, r8)
 8000298:	41e00000 	.word	0x41e00000

0800029c <__aeabi_fsub>:
 800029c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800029e:	46ce      	mov	lr, r9
 80002a0:	4647      	mov	r7, r8
 80002a2:	0243      	lsls	r3, r0, #9
 80002a4:	0a5b      	lsrs	r3, r3, #9
 80002a6:	024e      	lsls	r6, r1, #9
 80002a8:	00da      	lsls	r2, r3, #3
 80002aa:	4694      	mov	ip, r2
 80002ac:	0a72      	lsrs	r2, r6, #9
 80002ae:	4691      	mov	r9, r2
 80002b0:	0045      	lsls	r5, r0, #1
 80002b2:	004a      	lsls	r2, r1, #1
 80002b4:	b580      	push	{r7, lr}
 80002b6:	0e2d      	lsrs	r5, r5, #24
 80002b8:	001f      	movs	r7, r3
 80002ba:	0fc4      	lsrs	r4, r0, #31
 80002bc:	0e12      	lsrs	r2, r2, #24
 80002be:	0fc9      	lsrs	r1, r1, #31
 80002c0:	09b6      	lsrs	r6, r6, #6
 80002c2:	2aff      	cmp	r2, #255	; 0xff
 80002c4:	d05b      	beq.n	800037e <__aeabi_fsub+0xe2>
 80002c6:	2001      	movs	r0, #1
 80002c8:	4041      	eors	r1, r0
 80002ca:	428c      	cmp	r4, r1
 80002cc:	d039      	beq.n	8000342 <__aeabi_fsub+0xa6>
 80002ce:	1aa8      	subs	r0, r5, r2
 80002d0:	2800      	cmp	r0, #0
 80002d2:	dd5a      	ble.n	800038a <__aeabi_fsub+0xee>
 80002d4:	2a00      	cmp	r2, #0
 80002d6:	d06a      	beq.n	80003ae <__aeabi_fsub+0x112>
 80002d8:	2dff      	cmp	r5, #255	; 0xff
 80002da:	d100      	bne.n	80002de <__aeabi_fsub+0x42>
 80002dc:	e0d9      	b.n	8000492 <__aeabi_fsub+0x1f6>
 80002de:	2280      	movs	r2, #128	; 0x80
 80002e0:	04d2      	lsls	r2, r2, #19
 80002e2:	4316      	orrs	r6, r2
 80002e4:	281b      	cmp	r0, #27
 80002e6:	dc00      	bgt.n	80002ea <__aeabi_fsub+0x4e>
 80002e8:	e0e9      	b.n	80004be <__aeabi_fsub+0x222>
 80002ea:	2001      	movs	r0, #1
 80002ec:	4663      	mov	r3, ip
 80002ee:	1a18      	subs	r0, r3, r0
 80002f0:	0143      	lsls	r3, r0, #5
 80002f2:	d400      	bmi.n	80002f6 <__aeabi_fsub+0x5a>
 80002f4:	e0b4      	b.n	8000460 <__aeabi_fsub+0x1c4>
 80002f6:	0180      	lsls	r0, r0, #6
 80002f8:	0987      	lsrs	r7, r0, #6
 80002fa:	0038      	movs	r0, r7
 80002fc:	f001 f8ba 	bl	8001474 <__clzsi2>
 8000300:	3805      	subs	r0, #5
 8000302:	4087      	lsls	r7, r0
 8000304:	4285      	cmp	r5, r0
 8000306:	dc00      	bgt.n	800030a <__aeabi_fsub+0x6e>
 8000308:	e0cc      	b.n	80004a4 <__aeabi_fsub+0x208>
 800030a:	1a2d      	subs	r5, r5, r0
 800030c:	48b5      	ldr	r0, [pc, #724]	; (80005e4 <__aeabi_fsub+0x348>)
 800030e:	4038      	ands	r0, r7
 8000310:	0743      	lsls	r3, r0, #29
 8000312:	d004      	beq.n	800031e <__aeabi_fsub+0x82>
 8000314:	230f      	movs	r3, #15
 8000316:	4003      	ands	r3, r0
 8000318:	2b04      	cmp	r3, #4
 800031a:	d000      	beq.n	800031e <__aeabi_fsub+0x82>
 800031c:	3004      	adds	r0, #4
 800031e:	0143      	lsls	r3, r0, #5
 8000320:	d400      	bmi.n	8000324 <__aeabi_fsub+0x88>
 8000322:	e0a0      	b.n	8000466 <__aeabi_fsub+0x1ca>
 8000324:	1c6a      	adds	r2, r5, #1
 8000326:	2dfe      	cmp	r5, #254	; 0xfe
 8000328:	d100      	bne.n	800032c <__aeabi_fsub+0x90>
 800032a:	e08d      	b.n	8000448 <__aeabi_fsub+0x1ac>
 800032c:	0180      	lsls	r0, r0, #6
 800032e:	0a47      	lsrs	r7, r0, #9
 8000330:	b2d2      	uxtb	r2, r2
 8000332:	05d0      	lsls	r0, r2, #23
 8000334:	4338      	orrs	r0, r7
 8000336:	07e4      	lsls	r4, r4, #31
 8000338:	4320      	orrs	r0, r4
 800033a:	bcc0      	pop	{r6, r7}
 800033c:	46b9      	mov	r9, r7
 800033e:	46b0      	mov	r8, r6
 8000340:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8000342:	1aa8      	subs	r0, r5, r2
 8000344:	4680      	mov	r8, r0
 8000346:	2800      	cmp	r0, #0
 8000348:	dd45      	ble.n	80003d6 <__aeabi_fsub+0x13a>
 800034a:	2a00      	cmp	r2, #0
 800034c:	d070      	beq.n	8000430 <__aeabi_fsub+0x194>
 800034e:	2dff      	cmp	r5, #255	; 0xff
 8000350:	d100      	bne.n	8000354 <__aeabi_fsub+0xb8>
 8000352:	e09e      	b.n	8000492 <__aeabi_fsub+0x1f6>
 8000354:	2380      	movs	r3, #128	; 0x80
 8000356:	04db      	lsls	r3, r3, #19
 8000358:	431e      	orrs	r6, r3
 800035a:	4643      	mov	r3, r8
 800035c:	2b1b      	cmp	r3, #27
 800035e:	dc00      	bgt.n	8000362 <__aeabi_fsub+0xc6>
 8000360:	e0d2      	b.n	8000508 <__aeabi_fsub+0x26c>
 8000362:	2001      	movs	r0, #1
 8000364:	4460      	add	r0, ip
 8000366:	0143      	lsls	r3, r0, #5
 8000368:	d57a      	bpl.n	8000460 <__aeabi_fsub+0x1c4>
 800036a:	3501      	adds	r5, #1
 800036c:	2dff      	cmp	r5, #255	; 0xff
 800036e:	d06b      	beq.n	8000448 <__aeabi_fsub+0x1ac>
 8000370:	2301      	movs	r3, #1
 8000372:	4a9d      	ldr	r2, [pc, #628]	; (80005e8 <__aeabi_fsub+0x34c>)
 8000374:	4003      	ands	r3, r0
 8000376:	0840      	lsrs	r0, r0, #1
 8000378:	4010      	ands	r0, r2
 800037a:	4318      	orrs	r0, r3
 800037c:	e7c8      	b.n	8000310 <__aeabi_fsub+0x74>
 800037e:	2e00      	cmp	r6, #0
 8000380:	d020      	beq.n	80003c4 <__aeabi_fsub+0x128>
 8000382:	428c      	cmp	r4, r1
 8000384:	d023      	beq.n	80003ce <__aeabi_fsub+0x132>
 8000386:	0028      	movs	r0, r5
 8000388:	38ff      	subs	r0, #255	; 0xff
 800038a:	2800      	cmp	r0, #0
 800038c:	d039      	beq.n	8000402 <__aeabi_fsub+0x166>
 800038e:	1b57      	subs	r7, r2, r5
 8000390:	2d00      	cmp	r5, #0
 8000392:	d000      	beq.n	8000396 <__aeabi_fsub+0xfa>
 8000394:	e09d      	b.n	80004d2 <__aeabi_fsub+0x236>
 8000396:	4663      	mov	r3, ip
 8000398:	2b00      	cmp	r3, #0
 800039a:	d100      	bne.n	800039e <__aeabi_fsub+0x102>
 800039c:	e0db      	b.n	8000556 <__aeabi_fsub+0x2ba>
 800039e:	1e7b      	subs	r3, r7, #1
 80003a0:	2f01      	cmp	r7, #1
 80003a2:	d100      	bne.n	80003a6 <__aeabi_fsub+0x10a>
 80003a4:	e10d      	b.n	80005c2 <__aeabi_fsub+0x326>
 80003a6:	2fff      	cmp	r7, #255	; 0xff
 80003a8:	d071      	beq.n	800048e <__aeabi_fsub+0x1f2>
 80003aa:	001f      	movs	r7, r3
 80003ac:	e098      	b.n	80004e0 <__aeabi_fsub+0x244>
 80003ae:	2e00      	cmp	r6, #0
 80003b0:	d100      	bne.n	80003b4 <__aeabi_fsub+0x118>
 80003b2:	e0a7      	b.n	8000504 <__aeabi_fsub+0x268>
 80003b4:	1e42      	subs	r2, r0, #1
 80003b6:	2801      	cmp	r0, #1
 80003b8:	d100      	bne.n	80003bc <__aeabi_fsub+0x120>
 80003ba:	e0e6      	b.n	800058a <__aeabi_fsub+0x2ee>
 80003bc:	28ff      	cmp	r0, #255	; 0xff
 80003be:	d068      	beq.n	8000492 <__aeabi_fsub+0x1f6>
 80003c0:	0010      	movs	r0, r2
 80003c2:	e78f      	b.n	80002e4 <__aeabi_fsub+0x48>
 80003c4:	2001      	movs	r0, #1
 80003c6:	4041      	eors	r1, r0
 80003c8:	42a1      	cmp	r1, r4
 80003ca:	d000      	beq.n	80003ce <__aeabi_fsub+0x132>
 80003cc:	e77f      	b.n	80002ce <__aeabi_fsub+0x32>
 80003ce:	20ff      	movs	r0, #255	; 0xff
 80003d0:	4240      	negs	r0, r0
 80003d2:	4680      	mov	r8, r0
 80003d4:	44a8      	add	r8, r5
 80003d6:	4640      	mov	r0, r8
 80003d8:	2800      	cmp	r0, #0
 80003da:	d038      	beq.n	800044e <__aeabi_fsub+0x1b2>
 80003dc:	1b51      	subs	r1, r2, r5
 80003de:	2d00      	cmp	r5, #0
 80003e0:	d100      	bne.n	80003e4 <__aeabi_fsub+0x148>
 80003e2:	e0ae      	b.n	8000542 <__aeabi_fsub+0x2a6>
 80003e4:	2aff      	cmp	r2, #255	; 0xff
 80003e6:	d100      	bne.n	80003ea <__aeabi_fsub+0x14e>
 80003e8:	e0df      	b.n	80005aa <__aeabi_fsub+0x30e>
 80003ea:	2380      	movs	r3, #128	; 0x80
 80003ec:	4660      	mov	r0, ip
 80003ee:	04db      	lsls	r3, r3, #19
 80003f0:	4318      	orrs	r0, r3
 80003f2:	4684      	mov	ip, r0
 80003f4:	291b      	cmp	r1, #27
 80003f6:	dc00      	bgt.n	80003fa <__aeabi_fsub+0x15e>
 80003f8:	e0d9      	b.n	80005ae <__aeabi_fsub+0x312>
 80003fa:	2001      	movs	r0, #1
 80003fc:	0015      	movs	r5, r2
 80003fe:	1980      	adds	r0, r0, r6
 8000400:	e7b1      	b.n	8000366 <__aeabi_fsub+0xca>
 8000402:	20fe      	movs	r0, #254	; 0xfe
 8000404:	1c6a      	adds	r2, r5, #1
 8000406:	4210      	tst	r0, r2
 8000408:	d171      	bne.n	80004ee <__aeabi_fsub+0x252>
 800040a:	2d00      	cmp	r5, #0
 800040c:	d000      	beq.n	8000410 <__aeabi_fsub+0x174>
 800040e:	e0a6      	b.n	800055e <__aeabi_fsub+0x2c2>
 8000410:	4663      	mov	r3, ip
 8000412:	2b00      	cmp	r3, #0
 8000414:	d100      	bne.n	8000418 <__aeabi_fsub+0x17c>
 8000416:	e0d9      	b.n	80005cc <__aeabi_fsub+0x330>
 8000418:	2200      	movs	r2, #0
 800041a:	2e00      	cmp	r6, #0
 800041c:	d100      	bne.n	8000420 <__aeabi_fsub+0x184>
 800041e:	e788      	b.n	8000332 <__aeabi_fsub+0x96>
 8000420:	1b98      	subs	r0, r3, r6
 8000422:	0143      	lsls	r3, r0, #5
 8000424:	d400      	bmi.n	8000428 <__aeabi_fsub+0x18c>
 8000426:	e0e1      	b.n	80005ec <__aeabi_fsub+0x350>
 8000428:	4663      	mov	r3, ip
 800042a:	000c      	movs	r4, r1
 800042c:	1af0      	subs	r0, r6, r3
 800042e:	e76f      	b.n	8000310 <__aeabi_fsub+0x74>
 8000430:	2e00      	cmp	r6, #0
 8000432:	d100      	bne.n	8000436 <__aeabi_fsub+0x19a>
 8000434:	e0b7      	b.n	80005a6 <__aeabi_fsub+0x30a>
 8000436:	0002      	movs	r2, r0
 8000438:	3a01      	subs	r2, #1
 800043a:	2801      	cmp	r0, #1
 800043c:	d100      	bne.n	8000440 <__aeabi_fsub+0x1a4>
 800043e:	e09c      	b.n	800057a <__aeabi_fsub+0x2de>
 8000440:	28ff      	cmp	r0, #255	; 0xff
 8000442:	d026      	beq.n	8000492 <__aeabi_fsub+0x1f6>
 8000444:	4690      	mov	r8, r2
 8000446:	e788      	b.n	800035a <__aeabi_fsub+0xbe>
 8000448:	22ff      	movs	r2, #255	; 0xff
 800044a:	2700      	movs	r7, #0
 800044c:	e771      	b.n	8000332 <__aeabi_fsub+0x96>
 800044e:	20fe      	movs	r0, #254	; 0xfe
 8000450:	1c6a      	adds	r2, r5, #1
 8000452:	4210      	tst	r0, r2
 8000454:	d064      	beq.n	8000520 <__aeabi_fsub+0x284>
 8000456:	2aff      	cmp	r2, #255	; 0xff
 8000458:	d0f6      	beq.n	8000448 <__aeabi_fsub+0x1ac>
 800045a:	0015      	movs	r5, r2
 800045c:	4466      	add	r6, ip
 800045e:	0870      	lsrs	r0, r6, #1
 8000460:	0743      	lsls	r3, r0, #29
 8000462:	d000      	beq.n	8000466 <__aeabi_fsub+0x1ca>
 8000464:	e756      	b.n	8000314 <__aeabi_fsub+0x78>
 8000466:	08c3      	lsrs	r3, r0, #3
 8000468:	2dff      	cmp	r5, #255	; 0xff
 800046a:	d012      	beq.n	8000492 <__aeabi_fsub+0x1f6>
 800046c:	025b      	lsls	r3, r3, #9
 800046e:	0a5f      	lsrs	r7, r3, #9
 8000470:	b2ea      	uxtb	r2, r5
 8000472:	e75e      	b.n	8000332 <__aeabi_fsub+0x96>
 8000474:	4662      	mov	r2, ip
 8000476:	2a00      	cmp	r2, #0
 8000478:	d100      	bne.n	800047c <__aeabi_fsub+0x1e0>
 800047a:	e096      	b.n	80005aa <__aeabi_fsub+0x30e>
 800047c:	2e00      	cmp	r6, #0
 800047e:	d008      	beq.n	8000492 <__aeabi_fsub+0x1f6>
 8000480:	2280      	movs	r2, #128	; 0x80
 8000482:	03d2      	lsls	r2, r2, #15
 8000484:	4213      	tst	r3, r2
 8000486:	d004      	beq.n	8000492 <__aeabi_fsub+0x1f6>
 8000488:	4648      	mov	r0, r9
 800048a:	4210      	tst	r0, r2
 800048c:	d101      	bne.n	8000492 <__aeabi_fsub+0x1f6>
 800048e:	000c      	movs	r4, r1
 8000490:	464b      	mov	r3, r9
 8000492:	2b00      	cmp	r3, #0
 8000494:	d0d8      	beq.n	8000448 <__aeabi_fsub+0x1ac>
 8000496:	2780      	movs	r7, #128	; 0x80
 8000498:	03ff      	lsls	r7, r7, #15
 800049a:	431f      	orrs	r7, r3
 800049c:	027f      	lsls	r7, r7, #9
 800049e:	22ff      	movs	r2, #255	; 0xff
 80004a0:	0a7f      	lsrs	r7, r7, #9
 80004a2:	e746      	b.n	8000332 <__aeabi_fsub+0x96>
 80004a4:	2320      	movs	r3, #32
 80004a6:	003a      	movs	r2, r7
 80004a8:	1b45      	subs	r5, r0, r5
 80004aa:	0038      	movs	r0, r7
 80004ac:	3501      	adds	r5, #1
 80004ae:	40ea      	lsrs	r2, r5
 80004b0:	1b5d      	subs	r5, r3, r5
 80004b2:	40a8      	lsls	r0, r5
 80004b4:	1e43      	subs	r3, r0, #1
 80004b6:	4198      	sbcs	r0, r3
 80004b8:	2500      	movs	r5, #0
 80004ba:	4310      	orrs	r0, r2
 80004bc:	e728      	b.n	8000310 <__aeabi_fsub+0x74>
 80004be:	2320      	movs	r3, #32
 80004c0:	1a1b      	subs	r3, r3, r0
 80004c2:	0032      	movs	r2, r6
 80004c4:	409e      	lsls	r6, r3
 80004c6:	40c2      	lsrs	r2, r0
 80004c8:	0030      	movs	r0, r6
 80004ca:	1e43      	subs	r3, r0, #1
 80004cc:	4198      	sbcs	r0, r3
 80004ce:	4310      	orrs	r0, r2
 80004d0:	e70c      	b.n	80002ec <__aeabi_fsub+0x50>
 80004d2:	2aff      	cmp	r2, #255	; 0xff
 80004d4:	d0db      	beq.n	800048e <__aeabi_fsub+0x1f2>
 80004d6:	2380      	movs	r3, #128	; 0x80
 80004d8:	4660      	mov	r0, ip
 80004da:	04db      	lsls	r3, r3, #19
 80004dc:	4318      	orrs	r0, r3
 80004de:	4684      	mov	ip, r0
 80004e0:	2f1b      	cmp	r7, #27
 80004e2:	dd56      	ble.n	8000592 <__aeabi_fsub+0x2f6>
 80004e4:	2001      	movs	r0, #1
 80004e6:	000c      	movs	r4, r1
 80004e8:	0015      	movs	r5, r2
 80004ea:	1a30      	subs	r0, r6, r0
 80004ec:	e700      	b.n	80002f0 <__aeabi_fsub+0x54>
 80004ee:	4663      	mov	r3, ip
 80004f0:	1b9f      	subs	r7, r3, r6
 80004f2:	017b      	lsls	r3, r7, #5
 80004f4:	d43d      	bmi.n	8000572 <__aeabi_fsub+0x2d6>
 80004f6:	2f00      	cmp	r7, #0
 80004f8:	d000      	beq.n	80004fc <__aeabi_fsub+0x260>
 80004fa:	e6fe      	b.n	80002fa <__aeabi_fsub+0x5e>
 80004fc:	2400      	movs	r4, #0
 80004fe:	2200      	movs	r2, #0
 8000500:	2700      	movs	r7, #0
 8000502:	e716      	b.n	8000332 <__aeabi_fsub+0x96>
 8000504:	0005      	movs	r5, r0
 8000506:	e7af      	b.n	8000468 <__aeabi_fsub+0x1cc>
 8000508:	0032      	movs	r2, r6
 800050a:	4643      	mov	r3, r8
 800050c:	4641      	mov	r1, r8
 800050e:	40da      	lsrs	r2, r3
 8000510:	2320      	movs	r3, #32
 8000512:	1a5b      	subs	r3, r3, r1
 8000514:	409e      	lsls	r6, r3
 8000516:	0030      	movs	r0, r6
 8000518:	1e43      	subs	r3, r0, #1
 800051a:	4198      	sbcs	r0, r3
 800051c:	4310      	orrs	r0, r2
 800051e:	e721      	b.n	8000364 <__aeabi_fsub+0xc8>
 8000520:	2d00      	cmp	r5, #0
 8000522:	d1a7      	bne.n	8000474 <__aeabi_fsub+0x1d8>
 8000524:	4663      	mov	r3, ip
 8000526:	2b00      	cmp	r3, #0
 8000528:	d059      	beq.n	80005de <__aeabi_fsub+0x342>
 800052a:	2200      	movs	r2, #0
 800052c:	2e00      	cmp	r6, #0
 800052e:	d100      	bne.n	8000532 <__aeabi_fsub+0x296>
 8000530:	e6ff      	b.n	8000332 <__aeabi_fsub+0x96>
 8000532:	0030      	movs	r0, r6
 8000534:	4460      	add	r0, ip
 8000536:	0143      	lsls	r3, r0, #5
 8000538:	d592      	bpl.n	8000460 <__aeabi_fsub+0x1c4>
 800053a:	4b2a      	ldr	r3, [pc, #168]	; (80005e4 <__aeabi_fsub+0x348>)
 800053c:	3501      	adds	r5, #1
 800053e:	4018      	ands	r0, r3
 8000540:	e78e      	b.n	8000460 <__aeabi_fsub+0x1c4>
 8000542:	4663      	mov	r3, ip
 8000544:	2b00      	cmp	r3, #0
 8000546:	d047      	beq.n	80005d8 <__aeabi_fsub+0x33c>
 8000548:	1e4b      	subs	r3, r1, #1
 800054a:	2901      	cmp	r1, #1
 800054c:	d015      	beq.n	800057a <__aeabi_fsub+0x2de>
 800054e:	29ff      	cmp	r1, #255	; 0xff
 8000550:	d02b      	beq.n	80005aa <__aeabi_fsub+0x30e>
 8000552:	0019      	movs	r1, r3
 8000554:	e74e      	b.n	80003f4 <__aeabi_fsub+0x158>
 8000556:	000c      	movs	r4, r1
 8000558:	464b      	mov	r3, r9
 800055a:	003d      	movs	r5, r7
 800055c:	e784      	b.n	8000468 <__aeabi_fsub+0x1cc>
 800055e:	4662      	mov	r2, ip
 8000560:	2a00      	cmp	r2, #0
 8000562:	d18b      	bne.n	800047c <__aeabi_fsub+0x1e0>
 8000564:	2e00      	cmp	r6, #0
 8000566:	d192      	bne.n	800048e <__aeabi_fsub+0x1f2>
 8000568:	2780      	movs	r7, #128	; 0x80
 800056a:	2400      	movs	r4, #0
 800056c:	22ff      	movs	r2, #255	; 0xff
 800056e:	03ff      	lsls	r7, r7, #15
 8000570:	e6df      	b.n	8000332 <__aeabi_fsub+0x96>
 8000572:	4663      	mov	r3, ip
 8000574:	000c      	movs	r4, r1
 8000576:	1af7      	subs	r7, r6, r3
 8000578:	e6bf      	b.n	80002fa <__aeabi_fsub+0x5e>
 800057a:	0030      	movs	r0, r6
 800057c:	4460      	add	r0, ip
 800057e:	2501      	movs	r5, #1
 8000580:	0143      	lsls	r3, r0, #5
 8000582:	d400      	bmi.n	8000586 <__aeabi_fsub+0x2ea>
 8000584:	e76c      	b.n	8000460 <__aeabi_fsub+0x1c4>
 8000586:	2502      	movs	r5, #2
 8000588:	e6f2      	b.n	8000370 <__aeabi_fsub+0xd4>
 800058a:	4663      	mov	r3, ip
 800058c:	2501      	movs	r5, #1
 800058e:	1b98      	subs	r0, r3, r6
 8000590:	e6ae      	b.n	80002f0 <__aeabi_fsub+0x54>
 8000592:	2320      	movs	r3, #32
 8000594:	4664      	mov	r4, ip
 8000596:	4660      	mov	r0, ip
 8000598:	40fc      	lsrs	r4, r7
 800059a:	1bdf      	subs	r7, r3, r7
 800059c:	40b8      	lsls	r0, r7
 800059e:	1e43      	subs	r3, r0, #1
 80005a0:	4198      	sbcs	r0, r3
 80005a2:	4320      	orrs	r0, r4
 80005a4:	e79f      	b.n	80004e6 <__aeabi_fsub+0x24a>
 80005a6:	0005      	movs	r5, r0
 80005a8:	e75e      	b.n	8000468 <__aeabi_fsub+0x1cc>
 80005aa:	464b      	mov	r3, r9
 80005ac:	e771      	b.n	8000492 <__aeabi_fsub+0x1f6>
 80005ae:	2320      	movs	r3, #32
 80005b0:	4665      	mov	r5, ip
 80005b2:	4660      	mov	r0, ip
 80005b4:	40cd      	lsrs	r5, r1
 80005b6:	1a59      	subs	r1, r3, r1
 80005b8:	4088      	lsls	r0, r1
 80005ba:	1e43      	subs	r3, r0, #1
 80005bc:	4198      	sbcs	r0, r3
 80005be:	4328      	orrs	r0, r5
 80005c0:	e71c      	b.n	80003fc <__aeabi_fsub+0x160>
 80005c2:	4663      	mov	r3, ip
 80005c4:	000c      	movs	r4, r1
 80005c6:	2501      	movs	r5, #1
 80005c8:	1af0      	subs	r0, r6, r3
 80005ca:	e691      	b.n	80002f0 <__aeabi_fsub+0x54>
 80005cc:	2e00      	cmp	r6, #0
 80005ce:	d095      	beq.n	80004fc <__aeabi_fsub+0x260>
 80005d0:	000c      	movs	r4, r1
 80005d2:	464f      	mov	r7, r9
 80005d4:	2200      	movs	r2, #0
 80005d6:	e6ac      	b.n	8000332 <__aeabi_fsub+0x96>
 80005d8:	464b      	mov	r3, r9
 80005da:	000d      	movs	r5, r1
 80005dc:	e744      	b.n	8000468 <__aeabi_fsub+0x1cc>
 80005de:	464f      	mov	r7, r9
 80005e0:	2200      	movs	r2, #0
 80005e2:	e6a6      	b.n	8000332 <__aeabi_fsub+0x96>
 80005e4:	fbffffff 	.word	0xfbffffff
 80005e8:	7dffffff 	.word	0x7dffffff
 80005ec:	2800      	cmp	r0, #0
 80005ee:	d000      	beq.n	80005f2 <__aeabi_fsub+0x356>
 80005f0:	e736      	b.n	8000460 <__aeabi_fsub+0x1c4>
 80005f2:	2400      	movs	r4, #0
 80005f4:	2700      	movs	r7, #0
 80005f6:	e69c      	b.n	8000332 <__aeabi_fsub+0x96>

080005f8 <__aeabi_f2iz>:
 80005f8:	0241      	lsls	r1, r0, #9
 80005fa:	0042      	lsls	r2, r0, #1
 80005fc:	0fc3      	lsrs	r3, r0, #31
 80005fe:	0a49      	lsrs	r1, r1, #9
 8000600:	2000      	movs	r0, #0
 8000602:	0e12      	lsrs	r2, r2, #24
 8000604:	2a7e      	cmp	r2, #126	; 0x7e
 8000606:	dd03      	ble.n	8000610 <__aeabi_f2iz+0x18>
 8000608:	2a9d      	cmp	r2, #157	; 0x9d
 800060a:	dd02      	ble.n	8000612 <__aeabi_f2iz+0x1a>
 800060c:	4a09      	ldr	r2, [pc, #36]	; (8000634 <__aeabi_f2iz+0x3c>)
 800060e:	1898      	adds	r0, r3, r2
 8000610:	4770      	bx	lr
 8000612:	2080      	movs	r0, #128	; 0x80
 8000614:	0400      	lsls	r0, r0, #16
 8000616:	4301      	orrs	r1, r0
 8000618:	2a95      	cmp	r2, #149	; 0x95
 800061a:	dc07      	bgt.n	800062c <__aeabi_f2iz+0x34>
 800061c:	2096      	movs	r0, #150	; 0x96
 800061e:	1a82      	subs	r2, r0, r2
 8000620:	40d1      	lsrs	r1, r2
 8000622:	4248      	negs	r0, r1
 8000624:	2b00      	cmp	r3, #0
 8000626:	d1f3      	bne.n	8000610 <__aeabi_f2iz+0x18>
 8000628:	0008      	movs	r0, r1
 800062a:	e7f1      	b.n	8000610 <__aeabi_f2iz+0x18>
 800062c:	3a96      	subs	r2, #150	; 0x96
 800062e:	4091      	lsls	r1, r2
 8000630:	e7f7      	b.n	8000622 <__aeabi_f2iz+0x2a>
 8000632:	46c0      	nop			; (mov r8, r8)
 8000634:	7fffffff 	.word	0x7fffffff

08000638 <__aeabi_ui2f>:
 8000638:	b570      	push	{r4, r5, r6, lr}
 800063a:	1e05      	subs	r5, r0, #0
 800063c:	d00e      	beq.n	800065c <__aeabi_ui2f+0x24>
 800063e:	f000 ff19 	bl	8001474 <__clzsi2>
 8000642:	239e      	movs	r3, #158	; 0x9e
 8000644:	0004      	movs	r4, r0
 8000646:	1a1b      	subs	r3, r3, r0
 8000648:	2b96      	cmp	r3, #150	; 0x96
 800064a:	dc0c      	bgt.n	8000666 <__aeabi_ui2f+0x2e>
 800064c:	2808      	cmp	r0, #8
 800064e:	dd01      	ble.n	8000654 <__aeabi_ui2f+0x1c>
 8000650:	3c08      	subs	r4, #8
 8000652:	40a5      	lsls	r5, r4
 8000654:	026d      	lsls	r5, r5, #9
 8000656:	0a6d      	lsrs	r5, r5, #9
 8000658:	b2d8      	uxtb	r0, r3
 800065a:	e001      	b.n	8000660 <__aeabi_ui2f+0x28>
 800065c:	2000      	movs	r0, #0
 800065e:	2500      	movs	r5, #0
 8000660:	05c0      	lsls	r0, r0, #23
 8000662:	4328      	orrs	r0, r5
 8000664:	bd70      	pop	{r4, r5, r6, pc}
 8000666:	2b99      	cmp	r3, #153	; 0x99
 8000668:	dd09      	ble.n	800067e <__aeabi_ui2f+0x46>
 800066a:	0002      	movs	r2, r0
 800066c:	0029      	movs	r1, r5
 800066e:	321b      	adds	r2, #27
 8000670:	4091      	lsls	r1, r2
 8000672:	1e4a      	subs	r2, r1, #1
 8000674:	4191      	sbcs	r1, r2
 8000676:	2205      	movs	r2, #5
 8000678:	1a12      	subs	r2, r2, r0
 800067a:	40d5      	lsrs	r5, r2
 800067c:	430d      	orrs	r5, r1
 800067e:	2c05      	cmp	r4, #5
 8000680:	dc12      	bgt.n	80006a8 <__aeabi_ui2f+0x70>
 8000682:	0029      	movs	r1, r5
 8000684:	4e0c      	ldr	r6, [pc, #48]	; (80006b8 <__aeabi_ui2f+0x80>)
 8000686:	4031      	ands	r1, r6
 8000688:	076a      	lsls	r2, r5, #29
 800068a:	d009      	beq.n	80006a0 <__aeabi_ui2f+0x68>
 800068c:	200f      	movs	r0, #15
 800068e:	4028      	ands	r0, r5
 8000690:	2804      	cmp	r0, #4
 8000692:	d005      	beq.n	80006a0 <__aeabi_ui2f+0x68>
 8000694:	3104      	adds	r1, #4
 8000696:	014a      	lsls	r2, r1, #5
 8000698:	d502      	bpl.n	80006a0 <__aeabi_ui2f+0x68>
 800069a:	239f      	movs	r3, #159	; 0x9f
 800069c:	4031      	ands	r1, r6
 800069e:	1b1b      	subs	r3, r3, r4
 80006a0:	0189      	lsls	r1, r1, #6
 80006a2:	0a4d      	lsrs	r5, r1, #9
 80006a4:	b2d8      	uxtb	r0, r3
 80006a6:	e7db      	b.n	8000660 <__aeabi_ui2f+0x28>
 80006a8:	1f62      	subs	r2, r4, #5
 80006aa:	4095      	lsls	r5, r2
 80006ac:	0029      	movs	r1, r5
 80006ae:	4e02      	ldr	r6, [pc, #8]	; (80006b8 <__aeabi_ui2f+0x80>)
 80006b0:	4031      	ands	r1, r6
 80006b2:	076a      	lsls	r2, r5, #29
 80006b4:	d0f4      	beq.n	80006a0 <__aeabi_ui2f+0x68>
 80006b6:	e7e9      	b.n	800068c <__aeabi_ui2f+0x54>
 80006b8:	fbffffff 	.word	0xfbffffff

080006bc <__aeabi_dmul>:
 80006bc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80006be:	4657      	mov	r7, sl
 80006c0:	464e      	mov	r6, r9
 80006c2:	4645      	mov	r5, r8
 80006c4:	46de      	mov	lr, fp
 80006c6:	b5e0      	push	{r5, r6, r7, lr}
 80006c8:	4698      	mov	r8, r3
 80006ca:	030c      	lsls	r4, r1, #12
 80006cc:	004b      	lsls	r3, r1, #1
 80006ce:	0006      	movs	r6, r0
 80006d0:	4692      	mov	sl, r2
 80006d2:	b087      	sub	sp, #28
 80006d4:	0b24      	lsrs	r4, r4, #12
 80006d6:	0d5b      	lsrs	r3, r3, #21
 80006d8:	0fcf      	lsrs	r7, r1, #31
 80006da:	2b00      	cmp	r3, #0
 80006dc:	d100      	bne.n	80006e0 <__aeabi_dmul+0x24>
 80006de:	e15c      	b.n	800099a <__aeabi_dmul+0x2de>
 80006e0:	4ad9      	ldr	r2, [pc, #868]	; (8000a48 <__aeabi_dmul+0x38c>)
 80006e2:	4293      	cmp	r3, r2
 80006e4:	d100      	bne.n	80006e8 <__aeabi_dmul+0x2c>
 80006e6:	e175      	b.n	80009d4 <__aeabi_dmul+0x318>
 80006e8:	0f42      	lsrs	r2, r0, #29
 80006ea:	00e4      	lsls	r4, r4, #3
 80006ec:	4314      	orrs	r4, r2
 80006ee:	2280      	movs	r2, #128	; 0x80
 80006f0:	0412      	lsls	r2, r2, #16
 80006f2:	4314      	orrs	r4, r2
 80006f4:	4ad5      	ldr	r2, [pc, #852]	; (8000a4c <__aeabi_dmul+0x390>)
 80006f6:	00c5      	lsls	r5, r0, #3
 80006f8:	4694      	mov	ip, r2
 80006fa:	4463      	add	r3, ip
 80006fc:	9300      	str	r3, [sp, #0]
 80006fe:	2300      	movs	r3, #0
 8000700:	4699      	mov	r9, r3
 8000702:	469b      	mov	fp, r3
 8000704:	4643      	mov	r3, r8
 8000706:	4642      	mov	r2, r8
 8000708:	031e      	lsls	r6, r3, #12
 800070a:	0fd2      	lsrs	r2, r2, #31
 800070c:	005b      	lsls	r3, r3, #1
 800070e:	4650      	mov	r0, sl
 8000710:	4690      	mov	r8, r2
 8000712:	0b36      	lsrs	r6, r6, #12
 8000714:	0d5b      	lsrs	r3, r3, #21
 8000716:	d100      	bne.n	800071a <__aeabi_dmul+0x5e>
 8000718:	e120      	b.n	800095c <__aeabi_dmul+0x2a0>
 800071a:	4acb      	ldr	r2, [pc, #812]	; (8000a48 <__aeabi_dmul+0x38c>)
 800071c:	4293      	cmp	r3, r2
 800071e:	d100      	bne.n	8000722 <__aeabi_dmul+0x66>
 8000720:	e162      	b.n	80009e8 <__aeabi_dmul+0x32c>
 8000722:	49ca      	ldr	r1, [pc, #808]	; (8000a4c <__aeabi_dmul+0x390>)
 8000724:	0f42      	lsrs	r2, r0, #29
 8000726:	468c      	mov	ip, r1
 8000728:	9900      	ldr	r1, [sp, #0]
 800072a:	4463      	add	r3, ip
 800072c:	00f6      	lsls	r6, r6, #3
 800072e:	468c      	mov	ip, r1
 8000730:	4316      	orrs	r6, r2
 8000732:	2280      	movs	r2, #128	; 0x80
 8000734:	449c      	add	ip, r3
 8000736:	0412      	lsls	r2, r2, #16
 8000738:	4663      	mov	r3, ip
 800073a:	4316      	orrs	r6, r2
 800073c:	00c2      	lsls	r2, r0, #3
 800073e:	2000      	movs	r0, #0
 8000740:	9300      	str	r3, [sp, #0]
 8000742:	9900      	ldr	r1, [sp, #0]
 8000744:	4643      	mov	r3, r8
 8000746:	3101      	adds	r1, #1
 8000748:	468c      	mov	ip, r1
 800074a:	4649      	mov	r1, r9
 800074c:	407b      	eors	r3, r7
 800074e:	9301      	str	r3, [sp, #4]
 8000750:	290f      	cmp	r1, #15
 8000752:	d826      	bhi.n	80007a2 <__aeabi_dmul+0xe6>
 8000754:	4bbe      	ldr	r3, [pc, #760]	; (8000a50 <__aeabi_dmul+0x394>)
 8000756:	0089      	lsls	r1, r1, #2
 8000758:	5859      	ldr	r1, [r3, r1]
 800075a:	468f      	mov	pc, r1
 800075c:	4643      	mov	r3, r8
 800075e:	9301      	str	r3, [sp, #4]
 8000760:	0034      	movs	r4, r6
 8000762:	0015      	movs	r5, r2
 8000764:	4683      	mov	fp, r0
 8000766:	465b      	mov	r3, fp
 8000768:	2b02      	cmp	r3, #2
 800076a:	d016      	beq.n	800079a <__aeabi_dmul+0xde>
 800076c:	2b03      	cmp	r3, #3
 800076e:	d100      	bne.n	8000772 <__aeabi_dmul+0xb6>
 8000770:	e203      	b.n	8000b7a <__aeabi_dmul+0x4be>
 8000772:	2b01      	cmp	r3, #1
 8000774:	d000      	beq.n	8000778 <__aeabi_dmul+0xbc>
 8000776:	e0cd      	b.n	8000914 <__aeabi_dmul+0x258>
 8000778:	2200      	movs	r2, #0
 800077a:	2400      	movs	r4, #0
 800077c:	2500      	movs	r5, #0
 800077e:	9b01      	ldr	r3, [sp, #4]
 8000780:	0512      	lsls	r2, r2, #20
 8000782:	4322      	orrs	r2, r4
 8000784:	07db      	lsls	r3, r3, #31
 8000786:	431a      	orrs	r2, r3
 8000788:	0028      	movs	r0, r5
 800078a:	0011      	movs	r1, r2
 800078c:	b007      	add	sp, #28
 800078e:	bcf0      	pop	{r4, r5, r6, r7}
 8000790:	46bb      	mov	fp, r7
 8000792:	46b2      	mov	sl, r6
 8000794:	46a9      	mov	r9, r5
 8000796:	46a0      	mov	r8, r4
 8000798:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800079a:	2400      	movs	r4, #0
 800079c:	2500      	movs	r5, #0
 800079e:	4aaa      	ldr	r2, [pc, #680]	; (8000a48 <__aeabi_dmul+0x38c>)
 80007a0:	e7ed      	b.n	800077e <__aeabi_dmul+0xc2>
 80007a2:	0c28      	lsrs	r0, r5, #16
 80007a4:	042d      	lsls	r5, r5, #16
 80007a6:	0c2d      	lsrs	r5, r5, #16
 80007a8:	002b      	movs	r3, r5
 80007aa:	0c11      	lsrs	r1, r2, #16
 80007ac:	0412      	lsls	r2, r2, #16
 80007ae:	0c12      	lsrs	r2, r2, #16
 80007b0:	4353      	muls	r3, r2
 80007b2:	4698      	mov	r8, r3
 80007b4:	0013      	movs	r3, r2
 80007b6:	002f      	movs	r7, r5
 80007b8:	4343      	muls	r3, r0
 80007ba:	4699      	mov	r9, r3
 80007bc:	434f      	muls	r7, r1
 80007be:	444f      	add	r7, r9
 80007c0:	46bb      	mov	fp, r7
 80007c2:	4647      	mov	r7, r8
 80007c4:	000b      	movs	r3, r1
 80007c6:	0c3f      	lsrs	r7, r7, #16
 80007c8:	46ba      	mov	sl, r7
 80007ca:	4343      	muls	r3, r0
 80007cc:	44da      	add	sl, fp
 80007ce:	9302      	str	r3, [sp, #8]
 80007d0:	45d1      	cmp	r9, sl
 80007d2:	d904      	bls.n	80007de <__aeabi_dmul+0x122>
 80007d4:	2780      	movs	r7, #128	; 0x80
 80007d6:	027f      	lsls	r7, r7, #9
 80007d8:	46b9      	mov	r9, r7
 80007da:	444b      	add	r3, r9
 80007dc:	9302      	str	r3, [sp, #8]
 80007de:	4653      	mov	r3, sl
 80007e0:	0c1b      	lsrs	r3, r3, #16
 80007e2:	469b      	mov	fp, r3
 80007e4:	4653      	mov	r3, sl
 80007e6:	041f      	lsls	r7, r3, #16
 80007e8:	4643      	mov	r3, r8
 80007ea:	041b      	lsls	r3, r3, #16
 80007ec:	0c1b      	lsrs	r3, r3, #16
 80007ee:	4698      	mov	r8, r3
 80007f0:	003b      	movs	r3, r7
 80007f2:	4443      	add	r3, r8
 80007f4:	9304      	str	r3, [sp, #16]
 80007f6:	0c33      	lsrs	r3, r6, #16
 80007f8:	0436      	lsls	r6, r6, #16
 80007fa:	0c36      	lsrs	r6, r6, #16
 80007fc:	4698      	mov	r8, r3
 80007fe:	0033      	movs	r3, r6
 8000800:	4343      	muls	r3, r0
 8000802:	4699      	mov	r9, r3
 8000804:	4643      	mov	r3, r8
 8000806:	4343      	muls	r3, r0
 8000808:	002f      	movs	r7, r5
 800080a:	469a      	mov	sl, r3
 800080c:	4643      	mov	r3, r8
 800080e:	4377      	muls	r7, r6
 8000810:	435d      	muls	r5, r3
 8000812:	0c38      	lsrs	r0, r7, #16
 8000814:	444d      	add	r5, r9
 8000816:	1945      	adds	r5, r0, r5
 8000818:	45a9      	cmp	r9, r5
 800081a:	d903      	bls.n	8000824 <__aeabi_dmul+0x168>
 800081c:	2380      	movs	r3, #128	; 0x80
 800081e:	025b      	lsls	r3, r3, #9
 8000820:	4699      	mov	r9, r3
 8000822:	44ca      	add	sl, r9
 8000824:	043f      	lsls	r7, r7, #16
 8000826:	0c28      	lsrs	r0, r5, #16
 8000828:	0c3f      	lsrs	r7, r7, #16
 800082a:	042d      	lsls	r5, r5, #16
 800082c:	19ed      	adds	r5, r5, r7
 800082e:	0c27      	lsrs	r7, r4, #16
 8000830:	0424      	lsls	r4, r4, #16
 8000832:	0c24      	lsrs	r4, r4, #16
 8000834:	0003      	movs	r3, r0
 8000836:	0020      	movs	r0, r4
 8000838:	4350      	muls	r0, r2
 800083a:	437a      	muls	r2, r7
 800083c:	4691      	mov	r9, r2
 800083e:	003a      	movs	r2, r7
 8000840:	4453      	add	r3, sl
 8000842:	9305      	str	r3, [sp, #20]
 8000844:	0c03      	lsrs	r3, r0, #16
 8000846:	469a      	mov	sl, r3
 8000848:	434a      	muls	r2, r1
 800084a:	4361      	muls	r1, r4
 800084c:	4449      	add	r1, r9
 800084e:	4451      	add	r1, sl
 8000850:	44ab      	add	fp, r5
 8000852:	4589      	cmp	r9, r1
 8000854:	d903      	bls.n	800085e <__aeabi_dmul+0x1a2>
 8000856:	2380      	movs	r3, #128	; 0x80
 8000858:	025b      	lsls	r3, r3, #9
 800085a:	4699      	mov	r9, r3
 800085c:	444a      	add	r2, r9
 800085e:	0400      	lsls	r0, r0, #16
 8000860:	0c0b      	lsrs	r3, r1, #16
 8000862:	0c00      	lsrs	r0, r0, #16
 8000864:	0409      	lsls	r1, r1, #16
 8000866:	1809      	adds	r1, r1, r0
 8000868:	0020      	movs	r0, r4
 800086a:	4699      	mov	r9, r3
 800086c:	4643      	mov	r3, r8
 800086e:	4370      	muls	r0, r6
 8000870:	435c      	muls	r4, r3
 8000872:	437e      	muls	r6, r7
 8000874:	435f      	muls	r7, r3
 8000876:	0c03      	lsrs	r3, r0, #16
 8000878:	4698      	mov	r8, r3
 800087a:	19a4      	adds	r4, r4, r6
 800087c:	4444      	add	r4, r8
 800087e:	444a      	add	r2, r9
 8000880:	9703      	str	r7, [sp, #12]
 8000882:	42a6      	cmp	r6, r4
 8000884:	d904      	bls.n	8000890 <__aeabi_dmul+0x1d4>
 8000886:	2380      	movs	r3, #128	; 0x80
 8000888:	025b      	lsls	r3, r3, #9
 800088a:	4698      	mov	r8, r3
 800088c:	4447      	add	r7, r8
 800088e:	9703      	str	r7, [sp, #12]
 8000890:	0423      	lsls	r3, r4, #16
 8000892:	9e02      	ldr	r6, [sp, #8]
 8000894:	469a      	mov	sl, r3
 8000896:	9b05      	ldr	r3, [sp, #20]
 8000898:	445e      	add	r6, fp
 800089a:	4698      	mov	r8, r3
 800089c:	42ae      	cmp	r6, r5
 800089e:	41ad      	sbcs	r5, r5
 80008a0:	1876      	adds	r6, r6, r1
 80008a2:	428e      	cmp	r6, r1
 80008a4:	4189      	sbcs	r1, r1
 80008a6:	0400      	lsls	r0, r0, #16
 80008a8:	0c00      	lsrs	r0, r0, #16
 80008aa:	4450      	add	r0, sl
 80008ac:	4440      	add	r0, r8
 80008ae:	426d      	negs	r5, r5
 80008b0:	1947      	adds	r7, r0, r5
 80008b2:	46b8      	mov	r8, r7
 80008b4:	4693      	mov	fp, r2
 80008b6:	4249      	negs	r1, r1
 80008b8:	4689      	mov	r9, r1
 80008ba:	44c3      	add	fp, r8
 80008bc:	44d9      	add	r9, fp
 80008be:	4298      	cmp	r0, r3
 80008c0:	4180      	sbcs	r0, r0
 80008c2:	45a8      	cmp	r8, r5
 80008c4:	41ad      	sbcs	r5, r5
 80008c6:	4593      	cmp	fp, r2
 80008c8:	4192      	sbcs	r2, r2
 80008ca:	4589      	cmp	r9, r1
 80008cc:	4189      	sbcs	r1, r1
 80008ce:	426d      	negs	r5, r5
 80008d0:	4240      	negs	r0, r0
 80008d2:	4328      	orrs	r0, r5
 80008d4:	0c24      	lsrs	r4, r4, #16
 80008d6:	4252      	negs	r2, r2
 80008d8:	4249      	negs	r1, r1
 80008da:	430a      	orrs	r2, r1
 80008dc:	9b03      	ldr	r3, [sp, #12]
 80008de:	1900      	adds	r0, r0, r4
 80008e0:	1880      	adds	r0, r0, r2
 80008e2:	18c7      	adds	r7, r0, r3
 80008e4:	464b      	mov	r3, r9
 80008e6:	0ddc      	lsrs	r4, r3, #23
 80008e8:	9b04      	ldr	r3, [sp, #16]
 80008ea:	0275      	lsls	r5, r6, #9
 80008ec:	431d      	orrs	r5, r3
 80008ee:	1e6a      	subs	r2, r5, #1
 80008f0:	4195      	sbcs	r5, r2
 80008f2:	464b      	mov	r3, r9
 80008f4:	0df6      	lsrs	r6, r6, #23
 80008f6:	027f      	lsls	r7, r7, #9
 80008f8:	4335      	orrs	r5, r6
 80008fa:	025a      	lsls	r2, r3, #9
 80008fc:	433c      	orrs	r4, r7
 80008fe:	4315      	orrs	r5, r2
 8000900:	01fb      	lsls	r3, r7, #7
 8000902:	d400      	bmi.n	8000906 <__aeabi_dmul+0x24a>
 8000904:	e11c      	b.n	8000b40 <__aeabi_dmul+0x484>
 8000906:	2101      	movs	r1, #1
 8000908:	086a      	lsrs	r2, r5, #1
 800090a:	400d      	ands	r5, r1
 800090c:	4315      	orrs	r5, r2
 800090e:	07e2      	lsls	r2, r4, #31
 8000910:	4315      	orrs	r5, r2
 8000912:	0864      	lsrs	r4, r4, #1
 8000914:	494f      	ldr	r1, [pc, #316]	; (8000a54 <__aeabi_dmul+0x398>)
 8000916:	4461      	add	r1, ip
 8000918:	2900      	cmp	r1, #0
 800091a:	dc00      	bgt.n	800091e <__aeabi_dmul+0x262>
 800091c:	e0b0      	b.n	8000a80 <__aeabi_dmul+0x3c4>
 800091e:	076b      	lsls	r3, r5, #29
 8000920:	d009      	beq.n	8000936 <__aeabi_dmul+0x27a>
 8000922:	220f      	movs	r2, #15
 8000924:	402a      	ands	r2, r5
 8000926:	2a04      	cmp	r2, #4
 8000928:	d005      	beq.n	8000936 <__aeabi_dmul+0x27a>
 800092a:	1d2a      	adds	r2, r5, #4
 800092c:	42aa      	cmp	r2, r5
 800092e:	41ad      	sbcs	r5, r5
 8000930:	426d      	negs	r5, r5
 8000932:	1964      	adds	r4, r4, r5
 8000934:	0015      	movs	r5, r2
 8000936:	01e3      	lsls	r3, r4, #7
 8000938:	d504      	bpl.n	8000944 <__aeabi_dmul+0x288>
 800093a:	2180      	movs	r1, #128	; 0x80
 800093c:	4a46      	ldr	r2, [pc, #280]	; (8000a58 <__aeabi_dmul+0x39c>)
 800093e:	00c9      	lsls	r1, r1, #3
 8000940:	4014      	ands	r4, r2
 8000942:	4461      	add	r1, ip
 8000944:	4a45      	ldr	r2, [pc, #276]	; (8000a5c <__aeabi_dmul+0x3a0>)
 8000946:	4291      	cmp	r1, r2
 8000948:	dd00      	ble.n	800094c <__aeabi_dmul+0x290>
 800094a:	e726      	b.n	800079a <__aeabi_dmul+0xde>
 800094c:	0762      	lsls	r2, r4, #29
 800094e:	08ed      	lsrs	r5, r5, #3
 8000950:	0264      	lsls	r4, r4, #9
 8000952:	0549      	lsls	r1, r1, #21
 8000954:	4315      	orrs	r5, r2
 8000956:	0b24      	lsrs	r4, r4, #12
 8000958:	0d4a      	lsrs	r2, r1, #21
 800095a:	e710      	b.n	800077e <__aeabi_dmul+0xc2>
 800095c:	4652      	mov	r2, sl
 800095e:	4332      	orrs	r2, r6
 8000960:	d100      	bne.n	8000964 <__aeabi_dmul+0x2a8>
 8000962:	e07f      	b.n	8000a64 <__aeabi_dmul+0x3a8>
 8000964:	2e00      	cmp	r6, #0
 8000966:	d100      	bne.n	800096a <__aeabi_dmul+0x2ae>
 8000968:	e0dc      	b.n	8000b24 <__aeabi_dmul+0x468>
 800096a:	0030      	movs	r0, r6
 800096c:	f000 fd82 	bl	8001474 <__clzsi2>
 8000970:	0002      	movs	r2, r0
 8000972:	3a0b      	subs	r2, #11
 8000974:	231d      	movs	r3, #29
 8000976:	0001      	movs	r1, r0
 8000978:	1a9b      	subs	r3, r3, r2
 800097a:	4652      	mov	r2, sl
 800097c:	3908      	subs	r1, #8
 800097e:	40da      	lsrs	r2, r3
 8000980:	408e      	lsls	r6, r1
 8000982:	4316      	orrs	r6, r2
 8000984:	4652      	mov	r2, sl
 8000986:	408a      	lsls	r2, r1
 8000988:	9b00      	ldr	r3, [sp, #0]
 800098a:	4935      	ldr	r1, [pc, #212]	; (8000a60 <__aeabi_dmul+0x3a4>)
 800098c:	1a18      	subs	r0, r3, r0
 800098e:	0003      	movs	r3, r0
 8000990:	468c      	mov	ip, r1
 8000992:	4463      	add	r3, ip
 8000994:	2000      	movs	r0, #0
 8000996:	9300      	str	r3, [sp, #0]
 8000998:	e6d3      	b.n	8000742 <__aeabi_dmul+0x86>
 800099a:	0025      	movs	r5, r4
 800099c:	4305      	orrs	r5, r0
 800099e:	d04a      	beq.n	8000a36 <__aeabi_dmul+0x37a>
 80009a0:	2c00      	cmp	r4, #0
 80009a2:	d100      	bne.n	80009a6 <__aeabi_dmul+0x2ea>
 80009a4:	e0b0      	b.n	8000b08 <__aeabi_dmul+0x44c>
 80009a6:	0020      	movs	r0, r4
 80009a8:	f000 fd64 	bl	8001474 <__clzsi2>
 80009ac:	0001      	movs	r1, r0
 80009ae:	0002      	movs	r2, r0
 80009b0:	390b      	subs	r1, #11
 80009b2:	231d      	movs	r3, #29
 80009b4:	0010      	movs	r0, r2
 80009b6:	1a5b      	subs	r3, r3, r1
 80009b8:	0031      	movs	r1, r6
 80009ba:	0035      	movs	r5, r6
 80009bc:	3808      	subs	r0, #8
 80009be:	4084      	lsls	r4, r0
 80009c0:	40d9      	lsrs	r1, r3
 80009c2:	4085      	lsls	r5, r0
 80009c4:	430c      	orrs	r4, r1
 80009c6:	4826      	ldr	r0, [pc, #152]	; (8000a60 <__aeabi_dmul+0x3a4>)
 80009c8:	1a83      	subs	r3, r0, r2
 80009ca:	9300      	str	r3, [sp, #0]
 80009cc:	2300      	movs	r3, #0
 80009ce:	4699      	mov	r9, r3
 80009d0:	469b      	mov	fp, r3
 80009d2:	e697      	b.n	8000704 <__aeabi_dmul+0x48>
 80009d4:	0005      	movs	r5, r0
 80009d6:	4325      	orrs	r5, r4
 80009d8:	d126      	bne.n	8000a28 <__aeabi_dmul+0x36c>
 80009da:	2208      	movs	r2, #8
 80009dc:	9300      	str	r3, [sp, #0]
 80009de:	2302      	movs	r3, #2
 80009e0:	2400      	movs	r4, #0
 80009e2:	4691      	mov	r9, r2
 80009e4:	469b      	mov	fp, r3
 80009e6:	e68d      	b.n	8000704 <__aeabi_dmul+0x48>
 80009e8:	4652      	mov	r2, sl
 80009ea:	9b00      	ldr	r3, [sp, #0]
 80009ec:	4332      	orrs	r2, r6
 80009ee:	d110      	bne.n	8000a12 <__aeabi_dmul+0x356>
 80009f0:	4915      	ldr	r1, [pc, #84]	; (8000a48 <__aeabi_dmul+0x38c>)
 80009f2:	2600      	movs	r6, #0
 80009f4:	468c      	mov	ip, r1
 80009f6:	4463      	add	r3, ip
 80009f8:	4649      	mov	r1, r9
 80009fa:	9300      	str	r3, [sp, #0]
 80009fc:	2302      	movs	r3, #2
 80009fe:	4319      	orrs	r1, r3
 8000a00:	4689      	mov	r9, r1
 8000a02:	2002      	movs	r0, #2
 8000a04:	e69d      	b.n	8000742 <__aeabi_dmul+0x86>
 8000a06:	465b      	mov	r3, fp
 8000a08:	9701      	str	r7, [sp, #4]
 8000a0a:	2b02      	cmp	r3, #2
 8000a0c:	d000      	beq.n	8000a10 <__aeabi_dmul+0x354>
 8000a0e:	e6ad      	b.n	800076c <__aeabi_dmul+0xb0>
 8000a10:	e6c3      	b.n	800079a <__aeabi_dmul+0xde>
 8000a12:	4a0d      	ldr	r2, [pc, #52]	; (8000a48 <__aeabi_dmul+0x38c>)
 8000a14:	2003      	movs	r0, #3
 8000a16:	4694      	mov	ip, r2
 8000a18:	4463      	add	r3, ip
 8000a1a:	464a      	mov	r2, r9
 8000a1c:	9300      	str	r3, [sp, #0]
 8000a1e:	2303      	movs	r3, #3
 8000a20:	431a      	orrs	r2, r3
 8000a22:	4691      	mov	r9, r2
 8000a24:	4652      	mov	r2, sl
 8000a26:	e68c      	b.n	8000742 <__aeabi_dmul+0x86>
 8000a28:	220c      	movs	r2, #12
 8000a2a:	9300      	str	r3, [sp, #0]
 8000a2c:	2303      	movs	r3, #3
 8000a2e:	0005      	movs	r5, r0
 8000a30:	4691      	mov	r9, r2
 8000a32:	469b      	mov	fp, r3
 8000a34:	e666      	b.n	8000704 <__aeabi_dmul+0x48>
 8000a36:	2304      	movs	r3, #4
 8000a38:	4699      	mov	r9, r3
 8000a3a:	2300      	movs	r3, #0
 8000a3c:	9300      	str	r3, [sp, #0]
 8000a3e:	3301      	adds	r3, #1
 8000a40:	2400      	movs	r4, #0
 8000a42:	469b      	mov	fp, r3
 8000a44:	e65e      	b.n	8000704 <__aeabi_dmul+0x48>
 8000a46:	46c0      	nop			; (mov r8, r8)
 8000a48:	000007ff 	.word	0x000007ff
 8000a4c:	fffffc01 	.word	0xfffffc01
 8000a50:	080062b0 	.word	0x080062b0
 8000a54:	000003ff 	.word	0x000003ff
 8000a58:	feffffff 	.word	0xfeffffff
 8000a5c:	000007fe 	.word	0x000007fe
 8000a60:	fffffc0d 	.word	0xfffffc0d
 8000a64:	4649      	mov	r1, r9
 8000a66:	2301      	movs	r3, #1
 8000a68:	4319      	orrs	r1, r3
 8000a6a:	4689      	mov	r9, r1
 8000a6c:	2600      	movs	r6, #0
 8000a6e:	2001      	movs	r0, #1
 8000a70:	e667      	b.n	8000742 <__aeabi_dmul+0x86>
 8000a72:	2300      	movs	r3, #0
 8000a74:	2480      	movs	r4, #128	; 0x80
 8000a76:	2500      	movs	r5, #0
 8000a78:	4a43      	ldr	r2, [pc, #268]	; (8000b88 <__aeabi_dmul+0x4cc>)
 8000a7a:	9301      	str	r3, [sp, #4]
 8000a7c:	0324      	lsls	r4, r4, #12
 8000a7e:	e67e      	b.n	800077e <__aeabi_dmul+0xc2>
 8000a80:	2001      	movs	r0, #1
 8000a82:	1a40      	subs	r0, r0, r1
 8000a84:	2838      	cmp	r0, #56	; 0x38
 8000a86:	dd00      	ble.n	8000a8a <__aeabi_dmul+0x3ce>
 8000a88:	e676      	b.n	8000778 <__aeabi_dmul+0xbc>
 8000a8a:	281f      	cmp	r0, #31
 8000a8c:	dd5b      	ble.n	8000b46 <__aeabi_dmul+0x48a>
 8000a8e:	221f      	movs	r2, #31
 8000a90:	0023      	movs	r3, r4
 8000a92:	4252      	negs	r2, r2
 8000a94:	1a51      	subs	r1, r2, r1
 8000a96:	40cb      	lsrs	r3, r1
 8000a98:	0019      	movs	r1, r3
 8000a9a:	2820      	cmp	r0, #32
 8000a9c:	d003      	beq.n	8000aa6 <__aeabi_dmul+0x3ea>
 8000a9e:	4a3b      	ldr	r2, [pc, #236]	; (8000b8c <__aeabi_dmul+0x4d0>)
 8000aa0:	4462      	add	r2, ip
 8000aa2:	4094      	lsls	r4, r2
 8000aa4:	4325      	orrs	r5, r4
 8000aa6:	1e6a      	subs	r2, r5, #1
 8000aa8:	4195      	sbcs	r5, r2
 8000aaa:	002a      	movs	r2, r5
 8000aac:	430a      	orrs	r2, r1
 8000aae:	2107      	movs	r1, #7
 8000ab0:	000d      	movs	r5, r1
 8000ab2:	2400      	movs	r4, #0
 8000ab4:	4015      	ands	r5, r2
 8000ab6:	4211      	tst	r1, r2
 8000ab8:	d05b      	beq.n	8000b72 <__aeabi_dmul+0x4b6>
 8000aba:	210f      	movs	r1, #15
 8000abc:	2400      	movs	r4, #0
 8000abe:	4011      	ands	r1, r2
 8000ac0:	2904      	cmp	r1, #4
 8000ac2:	d053      	beq.n	8000b6c <__aeabi_dmul+0x4b0>
 8000ac4:	1d11      	adds	r1, r2, #4
 8000ac6:	4291      	cmp	r1, r2
 8000ac8:	4192      	sbcs	r2, r2
 8000aca:	4252      	negs	r2, r2
 8000acc:	18a4      	adds	r4, r4, r2
 8000ace:	000a      	movs	r2, r1
 8000ad0:	0223      	lsls	r3, r4, #8
 8000ad2:	d54b      	bpl.n	8000b6c <__aeabi_dmul+0x4b0>
 8000ad4:	2201      	movs	r2, #1
 8000ad6:	2400      	movs	r4, #0
 8000ad8:	2500      	movs	r5, #0
 8000ada:	e650      	b.n	800077e <__aeabi_dmul+0xc2>
 8000adc:	2380      	movs	r3, #128	; 0x80
 8000ade:	031b      	lsls	r3, r3, #12
 8000ae0:	421c      	tst	r4, r3
 8000ae2:	d009      	beq.n	8000af8 <__aeabi_dmul+0x43c>
 8000ae4:	421e      	tst	r6, r3
 8000ae6:	d107      	bne.n	8000af8 <__aeabi_dmul+0x43c>
 8000ae8:	4333      	orrs	r3, r6
 8000aea:	031c      	lsls	r4, r3, #12
 8000aec:	4643      	mov	r3, r8
 8000aee:	0015      	movs	r5, r2
 8000af0:	0b24      	lsrs	r4, r4, #12
 8000af2:	4a25      	ldr	r2, [pc, #148]	; (8000b88 <__aeabi_dmul+0x4cc>)
 8000af4:	9301      	str	r3, [sp, #4]
 8000af6:	e642      	b.n	800077e <__aeabi_dmul+0xc2>
 8000af8:	2280      	movs	r2, #128	; 0x80
 8000afa:	0312      	lsls	r2, r2, #12
 8000afc:	4314      	orrs	r4, r2
 8000afe:	0324      	lsls	r4, r4, #12
 8000b00:	4a21      	ldr	r2, [pc, #132]	; (8000b88 <__aeabi_dmul+0x4cc>)
 8000b02:	0b24      	lsrs	r4, r4, #12
 8000b04:	9701      	str	r7, [sp, #4]
 8000b06:	e63a      	b.n	800077e <__aeabi_dmul+0xc2>
 8000b08:	f000 fcb4 	bl	8001474 <__clzsi2>
 8000b0c:	0001      	movs	r1, r0
 8000b0e:	0002      	movs	r2, r0
 8000b10:	3115      	adds	r1, #21
 8000b12:	3220      	adds	r2, #32
 8000b14:	291c      	cmp	r1, #28
 8000b16:	dc00      	bgt.n	8000b1a <__aeabi_dmul+0x45e>
 8000b18:	e74b      	b.n	80009b2 <__aeabi_dmul+0x2f6>
 8000b1a:	0034      	movs	r4, r6
 8000b1c:	3808      	subs	r0, #8
 8000b1e:	2500      	movs	r5, #0
 8000b20:	4084      	lsls	r4, r0
 8000b22:	e750      	b.n	80009c6 <__aeabi_dmul+0x30a>
 8000b24:	f000 fca6 	bl	8001474 <__clzsi2>
 8000b28:	0003      	movs	r3, r0
 8000b2a:	001a      	movs	r2, r3
 8000b2c:	3215      	adds	r2, #21
 8000b2e:	3020      	adds	r0, #32
 8000b30:	2a1c      	cmp	r2, #28
 8000b32:	dc00      	bgt.n	8000b36 <__aeabi_dmul+0x47a>
 8000b34:	e71e      	b.n	8000974 <__aeabi_dmul+0x2b8>
 8000b36:	4656      	mov	r6, sl
 8000b38:	3b08      	subs	r3, #8
 8000b3a:	2200      	movs	r2, #0
 8000b3c:	409e      	lsls	r6, r3
 8000b3e:	e723      	b.n	8000988 <__aeabi_dmul+0x2cc>
 8000b40:	9b00      	ldr	r3, [sp, #0]
 8000b42:	469c      	mov	ip, r3
 8000b44:	e6e6      	b.n	8000914 <__aeabi_dmul+0x258>
 8000b46:	4912      	ldr	r1, [pc, #72]	; (8000b90 <__aeabi_dmul+0x4d4>)
 8000b48:	0022      	movs	r2, r4
 8000b4a:	4461      	add	r1, ip
 8000b4c:	002e      	movs	r6, r5
 8000b4e:	408d      	lsls	r5, r1
 8000b50:	408a      	lsls	r2, r1
 8000b52:	40c6      	lsrs	r6, r0
 8000b54:	1e69      	subs	r1, r5, #1
 8000b56:	418d      	sbcs	r5, r1
 8000b58:	4332      	orrs	r2, r6
 8000b5a:	432a      	orrs	r2, r5
 8000b5c:	40c4      	lsrs	r4, r0
 8000b5e:	0753      	lsls	r3, r2, #29
 8000b60:	d0b6      	beq.n	8000ad0 <__aeabi_dmul+0x414>
 8000b62:	210f      	movs	r1, #15
 8000b64:	4011      	ands	r1, r2
 8000b66:	2904      	cmp	r1, #4
 8000b68:	d1ac      	bne.n	8000ac4 <__aeabi_dmul+0x408>
 8000b6a:	e7b1      	b.n	8000ad0 <__aeabi_dmul+0x414>
 8000b6c:	0765      	lsls	r5, r4, #29
 8000b6e:	0264      	lsls	r4, r4, #9
 8000b70:	0b24      	lsrs	r4, r4, #12
 8000b72:	08d2      	lsrs	r2, r2, #3
 8000b74:	4315      	orrs	r5, r2
 8000b76:	2200      	movs	r2, #0
 8000b78:	e601      	b.n	800077e <__aeabi_dmul+0xc2>
 8000b7a:	2280      	movs	r2, #128	; 0x80
 8000b7c:	0312      	lsls	r2, r2, #12
 8000b7e:	4314      	orrs	r4, r2
 8000b80:	0324      	lsls	r4, r4, #12
 8000b82:	4a01      	ldr	r2, [pc, #4]	; (8000b88 <__aeabi_dmul+0x4cc>)
 8000b84:	0b24      	lsrs	r4, r4, #12
 8000b86:	e5fa      	b.n	800077e <__aeabi_dmul+0xc2>
 8000b88:	000007ff 	.word	0x000007ff
 8000b8c:	0000043e 	.word	0x0000043e
 8000b90:	0000041e 	.word	0x0000041e

08000b94 <__aeabi_dsub>:
 8000b94:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000b96:	4657      	mov	r7, sl
 8000b98:	464e      	mov	r6, r9
 8000b9a:	4645      	mov	r5, r8
 8000b9c:	46de      	mov	lr, fp
 8000b9e:	b5e0      	push	{r5, r6, r7, lr}
 8000ba0:	001e      	movs	r6, r3
 8000ba2:	0017      	movs	r7, r2
 8000ba4:	004a      	lsls	r2, r1, #1
 8000ba6:	030b      	lsls	r3, r1, #12
 8000ba8:	0d52      	lsrs	r2, r2, #21
 8000baa:	0a5b      	lsrs	r3, r3, #9
 8000bac:	4690      	mov	r8, r2
 8000bae:	0f42      	lsrs	r2, r0, #29
 8000bb0:	431a      	orrs	r2, r3
 8000bb2:	0fcd      	lsrs	r5, r1, #31
 8000bb4:	4ccd      	ldr	r4, [pc, #820]	; (8000eec <__aeabi_dsub+0x358>)
 8000bb6:	0331      	lsls	r1, r6, #12
 8000bb8:	00c3      	lsls	r3, r0, #3
 8000bba:	4694      	mov	ip, r2
 8000bbc:	0070      	lsls	r0, r6, #1
 8000bbe:	0f7a      	lsrs	r2, r7, #29
 8000bc0:	0a49      	lsrs	r1, r1, #9
 8000bc2:	00ff      	lsls	r7, r7, #3
 8000bc4:	469a      	mov	sl, r3
 8000bc6:	46b9      	mov	r9, r7
 8000bc8:	0d40      	lsrs	r0, r0, #21
 8000bca:	0ff6      	lsrs	r6, r6, #31
 8000bcc:	4311      	orrs	r1, r2
 8000bce:	42a0      	cmp	r0, r4
 8000bd0:	d100      	bne.n	8000bd4 <__aeabi_dsub+0x40>
 8000bd2:	e0b1      	b.n	8000d38 <__aeabi_dsub+0x1a4>
 8000bd4:	2201      	movs	r2, #1
 8000bd6:	4056      	eors	r6, r2
 8000bd8:	46b3      	mov	fp, r6
 8000bda:	42b5      	cmp	r5, r6
 8000bdc:	d100      	bne.n	8000be0 <__aeabi_dsub+0x4c>
 8000bde:	e088      	b.n	8000cf2 <__aeabi_dsub+0x15e>
 8000be0:	4642      	mov	r2, r8
 8000be2:	1a12      	subs	r2, r2, r0
 8000be4:	2a00      	cmp	r2, #0
 8000be6:	dc00      	bgt.n	8000bea <__aeabi_dsub+0x56>
 8000be8:	e0ae      	b.n	8000d48 <__aeabi_dsub+0x1b4>
 8000bea:	2800      	cmp	r0, #0
 8000bec:	d100      	bne.n	8000bf0 <__aeabi_dsub+0x5c>
 8000bee:	e0c1      	b.n	8000d74 <__aeabi_dsub+0x1e0>
 8000bf0:	48be      	ldr	r0, [pc, #760]	; (8000eec <__aeabi_dsub+0x358>)
 8000bf2:	4580      	cmp	r8, r0
 8000bf4:	d100      	bne.n	8000bf8 <__aeabi_dsub+0x64>
 8000bf6:	e151      	b.n	8000e9c <__aeabi_dsub+0x308>
 8000bf8:	2080      	movs	r0, #128	; 0x80
 8000bfa:	0400      	lsls	r0, r0, #16
 8000bfc:	4301      	orrs	r1, r0
 8000bfe:	2a38      	cmp	r2, #56	; 0x38
 8000c00:	dd00      	ble.n	8000c04 <__aeabi_dsub+0x70>
 8000c02:	e17b      	b.n	8000efc <__aeabi_dsub+0x368>
 8000c04:	2a1f      	cmp	r2, #31
 8000c06:	dd00      	ble.n	8000c0a <__aeabi_dsub+0x76>
 8000c08:	e1ee      	b.n	8000fe8 <__aeabi_dsub+0x454>
 8000c0a:	2020      	movs	r0, #32
 8000c0c:	003e      	movs	r6, r7
 8000c0e:	1a80      	subs	r0, r0, r2
 8000c10:	000c      	movs	r4, r1
 8000c12:	40d6      	lsrs	r6, r2
 8000c14:	40d1      	lsrs	r1, r2
 8000c16:	4087      	lsls	r7, r0
 8000c18:	4662      	mov	r2, ip
 8000c1a:	4084      	lsls	r4, r0
 8000c1c:	1a52      	subs	r2, r2, r1
 8000c1e:	1e78      	subs	r0, r7, #1
 8000c20:	4187      	sbcs	r7, r0
 8000c22:	4694      	mov	ip, r2
 8000c24:	4334      	orrs	r4, r6
 8000c26:	4327      	orrs	r7, r4
 8000c28:	1bdc      	subs	r4, r3, r7
 8000c2a:	42a3      	cmp	r3, r4
 8000c2c:	419b      	sbcs	r3, r3
 8000c2e:	4662      	mov	r2, ip
 8000c30:	425b      	negs	r3, r3
 8000c32:	1ad3      	subs	r3, r2, r3
 8000c34:	4699      	mov	r9, r3
 8000c36:	464b      	mov	r3, r9
 8000c38:	021b      	lsls	r3, r3, #8
 8000c3a:	d400      	bmi.n	8000c3e <__aeabi_dsub+0xaa>
 8000c3c:	e118      	b.n	8000e70 <__aeabi_dsub+0x2dc>
 8000c3e:	464b      	mov	r3, r9
 8000c40:	0258      	lsls	r0, r3, #9
 8000c42:	0a43      	lsrs	r3, r0, #9
 8000c44:	4699      	mov	r9, r3
 8000c46:	464b      	mov	r3, r9
 8000c48:	2b00      	cmp	r3, #0
 8000c4a:	d100      	bne.n	8000c4e <__aeabi_dsub+0xba>
 8000c4c:	e137      	b.n	8000ebe <__aeabi_dsub+0x32a>
 8000c4e:	4648      	mov	r0, r9
 8000c50:	f000 fc10 	bl	8001474 <__clzsi2>
 8000c54:	0001      	movs	r1, r0
 8000c56:	3908      	subs	r1, #8
 8000c58:	2320      	movs	r3, #32
 8000c5a:	0022      	movs	r2, r4
 8000c5c:	4648      	mov	r0, r9
 8000c5e:	1a5b      	subs	r3, r3, r1
 8000c60:	40da      	lsrs	r2, r3
 8000c62:	4088      	lsls	r0, r1
 8000c64:	408c      	lsls	r4, r1
 8000c66:	4643      	mov	r3, r8
 8000c68:	4310      	orrs	r0, r2
 8000c6a:	4588      	cmp	r8, r1
 8000c6c:	dd00      	ble.n	8000c70 <__aeabi_dsub+0xdc>
 8000c6e:	e136      	b.n	8000ede <__aeabi_dsub+0x34a>
 8000c70:	1ac9      	subs	r1, r1, r3
 8000c72:	1c4b      	adds	r3, r1, #1
 8000c74:	2b1f      	cmp	r3, #31
 8000c76:	dd00      	ble.n	8000c7a <__aeabi_dsub+0xe6>
 8000c78:	e0ea      	b.n	8000e50 <__aeabi_dsub+0x2bc>
 8000c7a:	2220      	movs	r2, #32
 8000c7c:	0026      	movs	r6, r4
 8000c7e:	1ad2      	subs	r2, r2, r3
 8000c80:	0001      	movs	r1, r0
 8000c82:	4094      	lsls	r4, r2
 8000c84:	40de      	lsrs	r6, r3
 8000c86:	40d8      	lsrs	r0, r3
 8000c88:	2300      	movs	r3, #0
 8000c8a:	4091      	lsls	r1, r2
 8000c8c:	1e62      	subs	r2, r4, #1
 8000c8e:	4194      	sbcs	r4, r2
 8000c90:	4681      	mov	r9, r0
 8000c92:	4698      	mov	r8, r3
 8000c94:	4331      	orrs	r1, r6
 8000c96:	430c      	orrs	r4, r1
 8000c98:	0763      	lsls	r3, r4, #29
 8000c9a:	d009      	beq.n	8000cb0 <__aeabi_dsub+0x11c>
 8000c9c:	230f      	movs	r3, #15
 8000c9e:	4023      	ands	r3, r4
 8000ca0:	2b04      	cmp	r3, #4
 8000ca2:	d005      	beq.n	8000cb0 <__aeabi_dsub+0x11c>
 8000ca4:	1d23      	adds	r3, r4, #4
 8000ca6:	42a3      	cmp	r3, r4
 8000ca8:	41a4      	sbcs	r4, r4
 8000caa:	4264      	negs	r4, r4
 8000cac:	44a1      	add	r9, r4
 8000cae:	001c      	movs	r4, r3
 8000cb0:	464b      	mov	r3, r9
 8000cb2:	021b      	lsls	r3, r3, #8
 8000cb4:	d400      	bmi.n	8000cb8 <__aeabi_dsub+0x124>
 8000cb6:	e0de      	b.n	8000e76 <__aeabi_dsub+0x2e2>
 8000cb8:	4641      	mov	r1, r8
 8000cba:	4b8c      	ldr	r3, [pc, #560]	; (8000eec <__aeabi_dsub+0x358>)
 8000cbc:	3101      	adds	r1, #1
 8000cbe:	4299      	cmp	r1, r3
 8000cc0:	d100      	bne.n	8000cc4 <__aeabi_dsub+0x130>
 8000cc2:	e0e7      	b.n	8000e94 <__aeabi_dsub+0x300>
 8000cc4:	464b      	mov	r3, r9
 8000cc6:	488a      	ldr	r0, [pc, #552]	; (8000ef0 <__aeabi_dsub+0x35c>)
 8000cc8:	08e4      	lsrs	r4, r4, #3
 8000cca:	4003      	ands	r3, r0
 8000ccc:	0018      	movs	r0, r3
 8000cce:	0549      	lsls	r1, r1, #21
 8000cd0:	075b      	lsls	r3, r3, #29
 8000cd2:	0240      	lsls	r0, r0, #9
 8000cd4:	4323      	orrs	r3, r4
 8000cd6:	0d4a      	lsrs	r2, r1, #21
 8000cd8:	0b04      	lsrs	r4, r0, #12
 8000cda:	0512      	lsls	r2, r2, #20
 8000cdc:	07ed      	lsls	r5, r5, #31
 8000cde:	4322      	orrs	r2, r4
 8000ce0:	432a      	orrs	r2, r5
 8000ce2:	0018      	movs	r0, r3
 8000ce4:	0011      	movs	r1, r2
 8000ce6:	bcf0      	pop	{r4, r5, r6, r7}
 8000ce8:	46bb      	mov	fp, r7
 8000cea:	46b2      	mov	sl, r6
 8000cec:	46a9      	mov	r9, r5
 8000cee:	46a0      	mov	r8, r4
 8000cf0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8000cf2:	4642      	mov	r2, r8
 8000cf4:	1a12      	subs	r2, r2, r0
 8000cf6:	2a00      	cmp	r2, #0
 8000cf8:	dd52      	ble.n	8000da0 <__aeabi_dsub+0x20c>
 8000cfa:	2800      	cmp	r0, #0
 8000cfc:	d100      	bne.n	8000d00 <__aeabi_dsub+0x16c>
 8000cfe:	e09c      	b.n	8000e3a <__aeabi_dsub+0x2a6>
 8000d00:	45a0      	cmp	r8, r4
 8000d02:	d100      	bne.n	8000d06 <__aeabi_dsub+0x172>
 8000d04:	e0ca      	b.n	8000e9c <__aeabi_dsub+0x308>
 8000d06:	2080      	movs	r0, #128	; 0x80
 8000d08:	0400      	lsls	r0, r0, #16
 8000d0a:	4301      	orrs	r1, r0
 8000d0c:	2a38      	cmp	r2, #56	; 0x38
 8000d0e:	dd00      	ble.n	8000d12 <__aeabi_dsub+0x17e>
 8000d10:	e149      	b.n	8000fa6 <__aeabi_dsub+0x412>
 8000d12:	2a1f      	cmp	r2, #31
 8000d14:	dc00      	bgt.n	8000d18 <__aeabi_dsub+0x184>
 8000d16:	e197      	b.n	8001048 <__aeabi_dsub+0x4b4>
 8000d18:	0010      	movs	r0, r2
 8000d1a:	000e      	movs	r6, r1
 8000d1c:	3820      	subs	r0, #32
 8000d1e:	40c6      	lsrs	r6, r0
 8000d20:	2a20      	cmp	r2, #32
 8000d22:	d004      	beq.n	8000d2e <__aeabi_dsub+0x19a>
 8000d24:	2040      	movs	r0, #64	; 0x40
 8000d26:	1a82      	subs	r2, r0, r2
 8000d28:	4091      	lsls	r1, r2
 8000d2a:	430f      	orrs	r7, r1
 8000d2c:	46b9      	mov	r9, r7
 8000d2e:	464c      	mov	r4, r9
 8000d30:	1e62      	subs	r2, r4, #1
 8000d32:	4194      	sbcs	r4, r2
 8000d34:	4334      	orrs	r4, r6
 8000d36:	e13a      	b.n	8000fae <__aeabi_dsub+0x41a>
 8000d38:	000a      	movs	r2, r1
 8000d3a:	433a      	orrs	r2, r7
 8000d3c:	d028      	beq.n	8000d90 <__aeabi_dsub+0x1fc>
 8000d3e:	46b3      	mov	fp, r6
 8000d40:	42b5      	cmp	r5, r6
 8000d42:	d02b      	beq.n	8000d9c <__aeabi_dsub+0x208>
 8000d44:	4a6b      	ldr	r2, [pc, #428]	; (8000ef4 <__aeabi_dsub+0x360>)
 8000d46:	4442      	add	r2, r8
 8000d48:	2a00      	cmp	r2, #0
 8000d4a:	d05d      	beq.n	8000e08 <__aeabi_dsub+0x274>
 8000d4c:	4642      	mov	r2, r8
 8000d4e:	4644      	mov	r4, r8
 8000d50:	1a82      	subs	r2, r0, r2
 8000d52:	2c00      	cmp	r4, #0
 8000d54:	d000      	beq.n	8000d58 <__aeabi_dsub+0x1c4>
 8000d56:	e0f5      	b.n	8000f44 <__aeabi_dsub+0x3b0>
 8000d58:	4665      	mov	r5, ip
 8000d5a:	431d      	orrs	r5, r3
 8000d5c:	d100      	bne.n	8000d60 <__aeabi_dsub+0x1cc>
 8000d5e:	e19c      	b.n	800109a <__aeabi_dsub+0x506>
 8000d60:	1e55      	subs	r5, r2, #1
 8000d62:	2a01      	cmp	r2, #1
 8000d64:	d100      	bne.n	8000d68 <__aeabi_dsub+0x1d4>
 8000d66:	e1fb      	b.n	8001160 <__aeabi_dsub+0x5cc>
 8000d68:	4c60      	ldr	r4, [pc, #384]	; (8000eec <__aeabi_dsub+0x358>)
 8000d6a:	42a2      	cmp	r2, r4
 8000d6c:	d100      	bne.n	8000d70 <__aeabi_dsub+0x1dc>
 8000d6e:	e1bd      	b.n	80010ec <__aeabi_dsub+0x558>
 8000d70:	002a      	movs	r2, r5
 8000d72:	e0f0      	b.n	8000f56 <__aeabi_dsub+0x3c2>
 8000d74:	0008      	movs	r0, r1
 8000d76:	4338      	orrs	r0, r7
 8000d78:	d100      	bne.n	8000d7c <__aeabi_dsub+0x1e8>
 8000d7a:	e0c3      	b.n	8000f04 <__aeabi_dsub+0x370>
 8000d7c:	1e50      	subs	r0, r2, #1
 8000d7e:	2a01      	cmp	r2, #1
 8000d80:	d100      	bne.n	8000d84 <__aeabi_dsub+0x1f0>
 8000d82:	e1a8      	b.n	80010d6 <__aeabi_dsub+0x542>
 8000d84:	4c59      	ldr	r4, [pc, #356]	; (8000eec <__aeabi_dsub+0x358>)
 8000d86:	42a2      	cmp	r2, r4
 8000d88:	d100      	bne.n	8000d8c <__aeabi_dsub+0x1f8>
 8000d8a:	e087      	b.n	8000e9c <__aeabi_dsub+0x308>
 8000d8c:	0002      	movs	r2, r0
 8000d8e:	e736      	b.n	8000bfe <__aeabi_dsub+0x6a>
 8000d90:	2201      	movs	r2, #1
 8000d92:	4056      	eors	r6, r2
 8000d94:	46b3      	mov	fp, r6
 8000d96:	42b5      	cmp	r5, r6
 8000d98:	d000      	beq.n	8000d9c <__aeabi_dsub+0x208>
 8000d9a:	e721      	b.n	8000be0 <__aeabi_dsub+0x4c>
 8000d9c:	4a55      	ldr	r2, [pc, #340]	; (8000ef4 <__aeabi_dsub+0x360>)
 8000d9e:	4442      	add	r2, r8
 8000da0:	2a00      	cmp	r2, #0
 8000da2:	d100      	bne.n	8000da6 <__aeabi_dsub+0x212>
 8000da4:	e0b5      	b.n	8000f12 <__aeabi_dsub+0x37e>
 8000da6:	4642      	mov	r2, r8
 8000da8:	4644      	mov	r4, r8
 8000daa:	1a82      	subs	r2, r0, r2
 8000dac:	2c00      	cmp	r4, #0
 8000dae:	d100      	bne.n	8000db2 <__aeabi_dsub+0x21e>
 8000db0:	e138      	b.n	8001024 <__aeabi_dsub+0x490>
 8000db2:	4e4e      	ldr	r6, [pc, #312]	; (8000eec <__aeabi_dsub+0x358>)
 8000db4:	42b0      	cmp	r0, r6
 8000db6:	d100      	bne.n	8000dba <__aeabi_dsub+0x226>
 8000db8:	e1de      	b.n	8001178 <__aeabi_dsub+0x5e4>
 8000dba:	2680      	movs	r6, #128	; 0x80
 8000dbc:	4664      	mov	r4, ip
 8000dbe:	0436      	lsls	r6, r6, #16
 8000dc0:	4334      	orrs	r4, r6
 8000dc2:	46a4      	mov	ip, r4
 8000dc4:	2a38      	cmp	r2, #56	; 0x38
 8000dc6:	dd00      	ble.n	8000dca <__aeabi_dsub+0x236>
 8000dc8:	e196      	b.n	80010f8 <__aeabi_dsub+0x564>
 8000dca:	2a1f      	cmp	r2, #31
 8000dcc:	dd00      	ble.n	8000dd0 <__aeabi_dsub+0x23c>
 8000dce:	e224      	b.n	800121a <__aeabi_dsub+0x686>
 8000dd0:	2620      	movs	r6, #32
 8000dd2:	1ab4      	subs	r4, r6, r2
 8000dd4:	46a2      	mov	sl, r4
 8000dd6:	4664      	mov	r4, ip
 8000dd8:	4656      	mov	r6, sl
 8000dda:	40b4      	lsls	r4, r6
 8000ddc:	46a1      	mov	r9, r4
 8000dde:	001c      	movs	r4, r3
 8000de0:	464e      	mov	r6, r9
 8000de2:	40d4      	lsrs	r4, r2
 8000de4:	4326      	orrs	r6, r4
 8000de6:	0034      	movs	r4, r6
 8000de8:	4656      	mov	r6, sl
 8000dea:	40b3      	lsls	r3, r6
 8000dec:	1e5e      	subs	r6, r3, #1
 8000dee:	41b3      	sbcs	r3, r6
 8000df0:	431c      	orrs	r4, r3
 8000df2:	4663      	mov	r3, ip
 8000df4:	40d3      	lsrs	r3, r2
 8000df6:	18c9      	adds	r1, r1, r3
 8000df8:	19e4      	adds	r4, r4, r7
 8000dfa:	42bc      	cmp	r4, r7
 8000dfc:	41bf      	sbcs	r7, r7
 8000dfe:	427f      	negs	r7, r7
 8000e00:	46b9      	mov	r9, r7
 8000e02:	4680      	mov	r8, r0
 8000e04:	4489      	add	r9, r1
 8000e06:	e0d8      	b.n	8000fba <__aeabi_dsub+0x426>
 8000e08:	4640      	mov	r0, r8
 8000e0a:	4c3b      	ldr	r4, [pc, #236]	; (8000ef8 <__aeabi_dsub+0x364>)
 8000e0c:	3001      	adds	r0, #1
 8000e0e:	4220      	tst	r0, r4
 8000e10:	d000      	beq.n	8000e14 <__aeabi_dsub+0x280>
 8000e12:	e0b4      	b.n	8000f7e <__aeabi_dsub+0x3ea>
 8000e14:	4640      	mov	r0, r8
 8000e16:	2800      	cmp	r0, #0
 8000e18:	d000      	beq.n	8000e1c <__aeabi_dsub+0x288>
 8000e1a:	e144      	b.n	80010a6 <__aeabi_dsub+0x512>
 8000e1c:	4660      	mov	r0, ip
 8000e1e:	4318      	orrs	r0, r3
 8000e20:	d100      	bne.n	8000e24 <__aeabi_dsub+0x290>
 8000e22:	e190      	b.n	8001146 <__aeabi_dsub+0x5b2>
 8000e24:	0008      	movs	r0, r1
 8000e26:	4338      	orrs	r0, r7
 8000e28:	d000      	beq.n	8000e2c <__aeabi_dsub+0x298>
 8000e2a:	e1aa      	b.n	8001182 <__aeabi_dsub+0x5ee>
 8000e2c:	4661      	mov	r1, ip
 8000e2e:	08db      	lsrs	r3, r3, #3
 8000e30:	0749      	lsls	r1, r1, #29
 8000e32:	430b      	orrs	r3, r1
 8000e34:	4661      	mov	r1, ip
 8000e36:	08cc      	lsrs	r4, r1, #3
 8000e38:	e027      	b.n	8000e8a <__aeabi_dsub+0x2f6>
 8000e3a:	0008      	movs	r0, r1
 8000e3c:	4338      	orrs	r0, r7
 8000e3e:	d061      	beq.n	8000f04 <__aeabi_dsub+0x370>
 8000e40:	1e50      	subs	r0, r2, #1
 8000e42:	2a01      	cmp	r2, #1
 8000e44:	d100      	bne.n	8000e48 <__aeabi_dsub+0x2b4>
 8000e46:	e139      	b.n	80010bc <__aeabi_dsub+0x528>
 8000e48:	42a2      	cmp	r2, r4
 8000e4a:	d027      	beq.n	8000e9c <__aeabi_dsub+0x308>
 8000e4c:	0002      	movs	r2, r0
 8000e4e:	e75d      	b.n	8000d0c <__aeabi_dsub+0x178>
 8000e50:	0002      	movs	r2, r0
 8000e52:	391f      	subs	r1, #31
 8000e54:	40ca      	lsrs	r2, r1
 8000e56:	0011      	movs	r1, r2
 8000e58:	2b20      	cmp	r3, #32
 8000e5a:	d003      	beq.n	8000e64 <__aeabi_dsub+0x2d0>
 8000e5c:	2240      	movs	r2, #64	; 0x40
 8000e5e:	1ad3      	subs	r3, r2, r3
 8000e60:	4098      	lsls	r0, r3
 8000e62:	4304      	orrs	r4, r0
 8000e64:	1e63      	subs	r3, r4, #1
 8000e66:	419c      	sbcs	r4, r3
 8000e68:	2300      	movs	r3, #0
 8000e6a:	4699      	mov	r9, r3
 8000e6c:	4698      	mov	r8, r3
 8000e6e:	430c      	orrs	r4, r1
 8000e70:	0763      	lsls	r3, r4, #29
 8000e72:	d000      	beq.n	8000e76 <__aeabi_dsub+0x2e2>
 8000e74:	e712      	b.n	8000c9c <__aeabi_dsub+0x108>
 8000e76:	464b      	mov	r3, r9
 8000e78:	464a      	mov	r2, r9
 8000e7a:	08e4      	lsrs	r4, r4, #3
 8000e7c:	075b      	lsls	r3, r3, #29
 8000e7e:	4323      	orrs	r3, r4
 8000e80:	08d4      	lsrs	r4, r2, #3
 8000e82:	4642      	mov	r2, r8
 8000e84:	4919      	ldr	r1, [pc, #100]	; (8000eec <__aeabi_dsub+0x358>)
 8000e86:	428a      	cmp	r2, r1
 8000e88:	d00e      	beq.n	8000ea8 <__aeabi_dsub+0x314>
 8000e8a:	0324      	lsls	r4, r4, #12
 8000e8c:	0552      	lsls	r2, r2, #21
 8000e8e:	0b24      	lsrs	r4, r4, #12
 8000e90:	0d52      	lsrs	r2, r2, #21
 8000e92:	e722      	b.n	8000cda <__aeabi_dsub+0x146>
 8000e94:	000a      	movs	r2, r1
 8000e96:	2400      	movs	r4, #0
 8000e98:	2300      	movs	r3, #0
 8000e9a:	e71e      	b.n	8000cda <__aeabi_dsub+0x146>
 8000e9c:	08db      	lsrs	r3, r3, #3
 8000e9e:	4662      	mov	r2, ip
 8000ea0:	0752      	lsls	r2, r2, #29
 8000ea2:	4313      	orrs	r3, r2
 8000ea4:	4662      	mov	r2, ip
 8000ea6:	08d4      	lsrs	r4, r2, #3
 8000ea8:	001a      	movs	r2, r3
 8000eaa:	4322      	orrs	r2, r4
 8000eac:	d100      	bne.n	8000eb0 <__aeabi_dsub+0x31c>
 8000eae:	e1fc      	b.n	80012aa <__aeabi_dsub+0x716>
 8000eb0:	2280      	movs	r2, #128	; 0x80
 8000eb2:	0312      	lsls	r2, r2, #12
 8000eb4:	4314      	orrs	r4, r2
 8000eb6:	0324      	lsls	r4, r4, #12
 8000eb8:	4a0c      	ldr	r2, [pc, #48]	; (8000eec <__aeabi_dsub+0x358>)
 8000eba:	0b24      	lsrs	r4, r4, #12
 8000ebc:	e70d      	b.n	8000cda <__aeabi_dsub+0x146>
 8000ebe:	0020      	movs	r0, r4
 8000ec0:	f000 fad8 	bl	8001474 <__clzsi2>
 8000ec4:	0001      	movs	r1, r0
 8000ec6:	3118      	adds	r1, #24
 8000ec8:	291f      	cmp	r1, #31
 8000eca:	dc00      	bgt.n	8000ece <__aeabi_dsub+0x33a>
 8000ecc:	e6c4      	b.n	8000c58 <__aeabi_dsub+0xc4>
 8000ece:	3808      	subs	r0, #8
 8000ed0:	4084      	lsls	r4, r0
 8000ed2:	4643      	mov	r3, r8
 8000ed4:	0020      	movs	r0, r4
 8000ed6:	2400      	movs	r4, #0
 8000ed8:	4588      	cmp	r8, r1
 8000eda:	dc00      	bgt.n	8000ede <__aeabi_dsub+0x34a>
 8000edc:	e6c8      	b.n	8000c70 <__aeabi_dsub+0xdc>
 8000ede:	4a04      	ldr	r2, [pc, #16]	; (8000ef0 <__aeabi_dsub+0x35c>)
 8000ee0:	1a5b      	subs	r3, r3, r1
 8000ee2:	4010      	ands	r0, r2
 8000ee4:	4698      	mov	r8, r3
 8000ee6:	4681      	mov	r9, r0
 8000ee8:	e6d6      	b.n	8000c98 <__aeabi_dsub+0x104>
 8000eea:	46c0      	nop			; (mov r8, r8)
 8000eec:	000007ff 	.word	0x000007ff
 8000ef0:	ff7fffff 	.word	0xff7fffff
 8000ef4:	fffff801 	.word	0xfffff801
 8000ef8:	000007fe 	.word	0x000007fe
 8000efc:	430f      	orrs	r7, r1
 8000efe:	1e7a      	subs	r2, r7, #1
 8000f00:	4197      	sbcs	r7, r2
 8000f02:	e691      	b.n	8000c28 <__aeabi_dsub+0x94>
 8000f04:	4661      	mov	r1, ip
 8000f06:	08db      	lsrs	r3, r3, #3
 8000f08:	0749      	lsls	r1, r1, #29
 8000f0a:	430b      	orrs	r3, r1
 8000f0c:	4661      	mov	r1, ip
 8000f0e:	08cc      	lsrs	r4, r1, #3
 8000f10:	e7b8      	b.n	8000e84 <__aeabi_dsub+0x2f0>
 8000f12:	4640      	mov	r0, r8
 8000f14:	4cd3      	ldr	r4, [pc, #844]	; (8001264 <__aeabi_dsub+0x6d0>)
 8000f16:	3001      	adds	r0, #1
 8000f18:	4220      	tst	r0, r4
 8000f1a:	d000      	beq.n	8000f1e <__aeabi_dsub+0x38a>
 8000f1c:	e0a2      	b.n	8001064 <__aeabi_dsub+0x4d0>
 8000f1e:	4640      	mov	r0, r8
 8000f20:	2800      	cmp	r0, #0
 8000f22:	d000      	beq.n	8000f26 <__aeabi_dsub+0x392>
 8000f24:	e101      	b.n	800112a <__aeabi_dsub+0x596>
 8000f26:	4660      	mov	r0, ip
 8000f28:	4318      	orrs	r0, r3
 8000f2a:	d100      	bne.n	8000f2e <__aeabi_dsub+0x39a>
 8000f2c:	e15e      	b.n	80011ec <__aeabi_dsub+0x658>
 8000f2e:	0008      	movs	r0, r1
 8000f30:	4338      	orrs	r0, r7
 8000f32:	d000      	beq.n	8000f36 <__aeabi_dsub+0x3a2>
 8000f34:	e15f      	b.n	80011f6 <__aeabi_dsub+0x662>
 8000f36:	4661      	mov	r1, ip
 8000f38:	08db      	lsrs	r3, r3, #3
 8000f3a:	0749      	lsls	r1, r1, #29
 8000f3c:	430b      	orrs	r3, r1
 8000f3e:	4661      	mov	r1, ip
 8000f40:	08cc      	lsrs	r4, r1, #3
 8000f42:	e7a2      	b.n	8000e8a <__aeabi_dsub+0x2f6>
 8000f44:	4dc8      	ldr	r5, [pc, #800]	; (8001268 <__aeabi_dsub+0x6d4>)
 8000f46:	42a8      	cmp	r0, r5
 8000f48:	d100      	bne.n	8000f4c <__aeabi_dsub+0x3b8>
 8000f4a:	e0cf      	b.n	80010ec <__aeabi_dsub+0x558>
 8000f4c:	2580      	movs	r5, #128	; 0x80
 8000f4e:	4664      	mov	r4, ip
 8000f50:	042d      	lsls	r5, r5, #16
 8000f52:	432c      	orrs	r4, r5
 8000f54:	46a4      	mov	ip, r4
 8000f56:	2a38      	cmp	r2, #56	; 0x38
 8000f58:	dc56      	bgt.n	8001008 <__aeabi_dsub+0x474>
 8000f5a:	2a1f      	cmp	r2, #31
 8000f5c:	dd00      	ble.n	8000f60 <__aeabi_dsub+0x3cc>
 8000f5e:	e0d1      	b.n	8001104 <__aeabi_dsub+0x570>
 8000f60:	2520      	movs	r5, #32
 8000f62:	001e      	movs	r6, r3
 8000f64:	1aad      	subs	r5, r5, r2
 8000f66:	4664      	mov	r4, ip
 8000f68:	40ab      	lsls	r3, r5
 8000f6a:	40ac      	lsls	r4, r5
 8000f6c:	40d6      	lsrs	r6, r2
 8000f6e:	1e5d      	subs	r5, r3, #1
 8000f70:	41ab      	sbcs	r3, r5
 8000f72:	4334      	orrs	r4, r6
 8000f74:	4323      	orrs	r3, r4
 8000f76:	4664      	mov	r4, ip
 8000f78:	40d4      	lsrs	r4, r2
 8000f7a:	1b09      	subs	r1, r1, r4
 8000f7c:	e049      	b.n	8001012 <__aeabi_dsub+0x47e>
 8000f7e:	4660      	mov	r0, ip
 8000f80:	1bdc      	subs	r4, r3, r7
 8000f82:	1a46      	subs	r6, r0, r1
 8000f84:	42a3      	cmp	r3, r4
 8000f86:	4180      	sbcs	r0, r0
 8000f88:	4240      	negs	r0, r0
 8000f8a:	4681      	mov	r9, r0
 8000f8c:	0030      	movs	r0, r6
 8000f8e:	464e      	mov	r6, r9
 8000f90:	1b80      	subs	r0, r0, r6
 8000f92:	4681      	mov	r9, r0
 8000f94:	0200      	lsls	r0, r0, #8
 8000f96:	d476      	bmi.n	8001086 <__aeabi_dsub+0x4f2>
 8000f98:	464b      	mov	r3, r9
 8000f9a:	4323      	orrs	r3, r4
 8000f9c:	d000      	beq.n	8000fa0 <__aeabi_dsub+0x40c>
 8000f9e:	e652      	b.n	8000c46 <__aeabi_dsub+0xb2>
 8000fa0:	2400      	movs	r4, #0
 8000fa2:	2500      	movs	r5, #0
 8000fa4:	e771      	b.n	8000e8a <__aeabi_dsub+0x2f6>
 8000fa6:	4339      	orrs	r1, r7
 8000fa8:	000c      	movs	r4, r1
 8000faa:	1e62      	subs	r2, r4, #1
 8000fac:	4194      	sbcs	r4, r2
 8000fae:	18e4      	adds	r4, r4, r3
 8000fb0:	429c      	cmp	r4, r3
 8000fb2:	419b      	sbcs	r3, r3
 8000fb4:	425b      	negs	r3, r3
 8000fb6:	4463      	add	r3, ip
 8000fb8:	4699      	mov	r9, r3
 8000fba:	464b      	mov	r3, r9
 8000fbc:	021b      	lsls	r3, r3, #8
 8000fbe:	d400      	bmi.n	8000fc2 <__aeabi_dsub+0x42e>
 8000fc0:	e756      	b.n	8000e70 <__aeabi_dsub+0x2dc>
 8000fc2:	2301      	movs	r3, #1
 8000fc4:	469c      	mov	ip, r3
 8000fc6:	4ba8      	ldr	r3, [pc, #672]	; (8001268 <__aeabi_dsub+0x6d4>)
 8000fc8:	44e0      	add	r8, ip
 8000fca:	4598      	cmp	r8, r3
 8000fcc:	d038      	beq.n	8001040 <__aeabi_dsub+0x4ac>
 8000fce:	464b      	mov	r3, r9
 8000fd0:	48a6      	ldr	r0, [pc, #664]	; (800126c <__aeabi_dsub+0x6d8>)
 8000fd2:	2201      	movs	r2, #1
 8000fd4:	4003      	ands	r3, r0
 8000fd6:	0018      	movs	r0, r3
 8000fd8:	0863      	lsrs	r3, r4, #1
 8000fda:	4014      	ands	r4, r2
 8000fdc:	431c      	orrs	r4, r3
 8000fde:	07c3      	lsls	r3, r0, #31
 8000fe0:	431c      	orrs	r4, r3
 8000fe2:	0843      	lsrs	r3, r0, #1
 8000fe4:	4699      	mov	r9, r3
 8000fe6:	e657      	b.n	8000c98 <__aeabi_dsub+0x104>
 8000fe8:	0010      	movs	r0, r2
 8000fea:	000e      	movs	r6, r1
 8000fec:	3820      	subs	r0, #32
 8000fee:	40c6      	lsrs	r6, r0
 8000ff0:	2a20      	cmp	r2, #32
 8000ff2:	d004      	beq.n	8000ffe <__aeabi_dsub+0x46a>
 8000ff4:	2040      	movs	r0, #64	; 0x40
 8000ff6:	1a82      	subs	r2, r0, r2
 8000ff8:	4091      	lsls	r1, r2
 8000ffa:	430f      	orrs	r7, r1
 8000ffc:	46b9      	mov	r9, r7
 8000ffe:	464f      	mov	r7, r9
 8001000:	1e7a      	subs	r2, r7, #1
 8001002:	4197      	sbcs	r7, r2
 8001004:	4337      	orrs	r7, r6
 8001006:	e60f      	b.n	8000c28 <__aeabi_dsub+0x94>
 8001008:	4662      	mov	r2, ip
 800100a:	431a      	orrs	r2, r3
 800100c:	0013      	movs	r3, r2
 800100e:	1e5a      	subs	r2, r3, #1
 8001010:	4193      	sbcs	r3, r2
 8001012:	1afc      	subs	r4, r7, r3
 8001014:	42a7      	cmp	r7, r4
 8001016:	41bf      	sbcs	r7, r7
 8001018:	427f      	negs	r7, r7
 800101a:	1bcb      	subs	r3, r1, r7
 800101c:	4699      	mov	r9, r3
 800101e:	465d      	mov	r5, fp
 8001020:	4680      	mov	r8, r0
 8001022:	e608      	b.n	8000c36 <__aeabi_dsub+0xa2>
 8001024:	4666      	mov	r6, ip
 8001026:	431e      	orrs	r6, r3
 8001028:	d100      	bne.n	800102c <__aeabi_dsub+0x498>
 800102a:	e0be      	b.n	80011aa <__aeabi_dsub+0x616>
 800102c:	1e56      	subs	r6, r2, #1
 800102e:	2a01      	cmp	r2, #1
 8001030:	d100      	bne.n	8001034 <__aeabi_dsub+0x4a0>
 8001032:	e109      	b.n	8001248 <__aeabi_dsub+0x6b4>
 8001034:	4c8c      	ldr	r4, [pc, #560]	; (8001268 <__aeabi_dsub+0x6d4>)
 8001036:	42a2      	cmp	r2, r4
 8001038:	d100      	bne.n	800103c <__aeabi_dsub+0x4a8>
 800103a:	e119      	b.n	8001270 <__aeabi_dsub+0x6dc>
 800103c:	0032      	movs	r2, r6
 800103e:	e6c1      	b.n	8000dc4 <__aeabi_dsub+0x230>
 8001040:	4642      	mov	r2, r8
 8001042:	2400      	movs	r4, #0
 8001044:	2300      	movs	r3, #0
 8001046:	e648      	b.n	8000cda <__aeabi_dsub+0x146>
 8001048:	2020      	movs	r0, #32
 800104a:	000c      	movs	r4, r1
 800104c:	1a80      	subs	r0, r0, r2
 800104e:	003e      	movs	r6, r7
 8001050:	4087      	lsls	r7, r0
 8001052:	4084      	lsls	r4, r0
 8001054:	40d6      	lsrs	r6, r2
 8001056:	1e78      	subs	r0, r7, #1
 8001058:	4187      	sbcs	r7, r0
 800105a:	40d1      	lsrs	r1, r2
 800105c:	4334      	orrs	r4, r6
 800105e:	433c      	orrs	r4, r7
 8001060:	448c      	add	ip, r1
 8001062:	e7a4      	b.n	8000fae <__aeabi_dsub+0x41a>
 8001064:	4a80      	ldr	r2, [pc, #512]	; (8001268 <__aeabi_dsub+0x6d4>)
 8001066:	4290      	cmp	r0, r2
 8001068:	d100      	bne.n	800106c <__aeabi_dsub+0x4d8>
 800106a:	e0e9      	b.n	8001240 <__aeabi_dsub+0x6ac>
 800106c:	19df      	adds	r7, r3, r7
 800106e:	429f      	cmp	r7, r3
 8001070:	419b      	sbcs	r3, r3
 8001072:	4461      	add	r1, ip
 8001074:	425b      	negs	r3, r3
 8001076:	18c9      	adds	r1, r1, r3
 8001078:	07cc      	lsls	r4, r1, #31
 800107a:	087f      	lsrs	r7, r7, #1
 800107c:	084b      	lsrs	r3, r1, #1
 800107e:	4699      	mov	r9, r3
 8001080:	4680      	mov	r8, r0
 8001082:	433c      	orrs	r4, r7
 8001084:	e6f4      	b.n	8000e70 <__aeabi_dsub+0x2dc>
 8001086:	1afc      	subs	r4, r7, r3
 8001088:	42a7      	cmp	r7, r4
 800108a:	41bf      	sbcs	r7, r7
 800108c:	4663      	mov	r3, ip
 800108e:	427f      	negs	r7, r7
 8001090:	1ac9      	subs	r1, r1, r3
 8001092:	1bcb      	subs	r3, r1, r7
 8001094:	4699      	mov	r9, r3
 8001096:	465d      	mov	r5, fp
 8001098:	e5d5      	b.n	8000c46 <__aeabi_dsub+0xb2>
 800109a:	08ff      	lsrs	r7, r7, #3
 800109c:	074b      	lsls	r3, r1, #29
 800109e:	465d      	mov	r5, fp
 80010a0:	433b      	orrs	r3, r7
 80010a2:	08cc      	lsrs	r4, r1, #3
 80010a4:	e6ee      	b.n	8000e84 <__aeabi_dsub+0x2f0>
 80010a6:	4662      	mov	r2, ip
 80010a8:	431a      	orrs	r2, r3
 80010aa:	d000      	beq.n	80010ae <__aeabi_dsub+0x51a>
 80010ac:	e082      	b.n	80011b4 <__aeabi_dsub+0x620>
 80010ae:	000b      	movs	r3, r1
 80010b0:	433b      	orrs	r3, r7
 80010b2:	d11b      	bne.n	80010ec <__aeabi_dsub+0x558>
 80010b4:	2480      	movs	r4, #128	; 0x80
 80010b6:	2500      	movs	r5, #0
 80010b8:	0324      	lsls	r4, r4, #12
 80010ba:	e6f9      	b.n	8000eb0 <__aeabi_dsub+0x31c>
 80010bc:	19dc      	adds	r4, r3, r7
 80010be:	429c      	cmp	r4, r3
 80010c0:	419b      	sbcs	r3, r3
 80010c2:	4461      	add	r1, ip
 80010c4:	4689      	mov	r9, r1
 80010c6:	425b      	negs	r3, r3
 80010c8:	4499      	add	r9, r3
 80010ca:	464b      	mov	r3, r9
 80010cc:	021b      	lsls	r3, r3, #8
 80010ce:	d444      	bmi.n	800115a <__aeabi_dsub+0x5c6>
 80010d0:	2301      	movs	r3, #1
 80010d2:	4698      	mov	r8, r3
 80010d4:	e6cc      	b.n	8000e70 <__aeabi_dsub+0x2dc>
 80010d6:	1bdc      	subs	r4, r3, r7
 80010d8:	4662      	mov	r2, ip
 80010da:	42a3      	cmp	r3, r4
 80010dc:	419b      	sbcs	r3, r3
 80010de:	1a51      	subs	r1, r2, r1
 80010e0:	425b      	negs	r3, r3
 80010e2:	1acb      	subs	r3, r1, r3
 80010e4:	4699      	mov	r9, r3
 80010e6:	2301      	movs	r3, #1
 80010e8:	4698      	mov	r8, r3
 80010ea:	e5a4      	b.n	8000c36 <__aeabi_dsub+0xa2>
 80010ec:	08ff      	lsrs	r7, r7, #3
 80010ee:	074b      	lsls	r3, r1, #29
 80010f0:	465d      	mov	r5, fp
 80010f2:	433b      	orrs	r3, r7
 80010f4:	08cc      	lsrs	r4, r1, #3
 80010f6:	e6d7      	b.n	8000ea8 <__aeabi_dsub+0x314>
 80010f8:	4662      	mov	r2, ip
 80010fa:	431a      	orrs	r2, r3
 80010fc:	0014      	movs	r4, r2
 80010fe:	1e63      	subs	r3, r4, #1
 8001100:	419c      	sbcs	r4, r3
 8001102:	e679      	b.n	8000df8 <__aeabi_dsub+0x264>
 8001104:	0015      	movs	r5, r2
 8001106:	4664      	mov	r4, ip
 8001108:	3d20      	subs	r5, #32
 800110a:	40ec      	lsrs	r4, r5
 800110c:	46a0      	mov	r8, r4
 800110e:	2a20      	cmp	r2, #32
 8001110:	d005      	beq.n	800111e <__aeabi_dsub+0x58a>
 8001112:	2540      	movs	r5, #64	; 0x40
 8001114:	4664      	mov	r4, ip
 8001116:	1aaa      	subs	r2, r5, r2
 8001118:	4094      	lsls	r4, r2
 800111a:	4323      	orrs	r3, r4
 800111c:	469a      	mov	sl, r3
 800111e:	4654      	mov	r4, sl
 8001120:	1e63      	subs	r3, r4, #1
 8001122:	419c      	sbcs	r4, r3
 8001124:	4643      	mov	r3, r8
 8001126:	4323      	orrs	r3, r4
 8001128:	e773      	b.n	8001012 <__aeabi_dsub+0x47e>
 800112a:	4662      	mov	r2, ip
 800112c:	431a      	orrs	r2, r3
 800112e:	d023      	beq.n	8001178 <__aeabi_dsub+0x5e4>
 8001130:	000a      	movs	r2, r1
 8001132:	433a      	orrs	r2, r7
 8001134:	d000      	beq.n	8001138 <__aeabi_dsub+0x5a4>
 8001136:	e0a0      	b.n	800127a <__aeabi_dsub+0x6e6>
 8001138:	4662      	mov	r2, ip
 800113a:	08db      	lsrs	r3, r3, #3
 800113c:	0752      	lsls	r2, r2, #29
 800113e:	4313      	orrs	r3, r2
 8001140:	4662      	mov	r2, ip
 8001142:	08d4      	lsrs	r4, r2, #3
 8001144:	e6b0      	b.n	8000ea8 <__aeabi_dsub+0x314>
 8001146:	000b      	movs	r3, r1
 8001148:	433b      	orrs	r3, r7
 800114a:	d100      	bne.n	800114e <__aeabi_dsub+0x5ba>
 800114c:	e728      	b.n	8000fa0 <__aeabi_dsub+0x40c>
 800114e:	08ff      	lsrs	r7, r7, #3
 8001150:	074b      	lsls	r3, r1, #29
 8001152:	465d      	mov	r5, fp
 8001154:	433b      	orrs	r3, r7
 8001156:	08cc      	lsrs	r4, r1, #3
 8001158:	e697      	b.n	8000e8a <__aeabi_dsub+0x2f6>
 800115a:	2302      	movs	r3, #2
 800115c:	4698      	mov	r8, r3
 800115e:	e736      	b.n	8000fce <__aeabi_dsub+0x43a>
 8001160:	1afc      	subs	r4, r7, r3
 8001162:	42a7      	cmp	r7, r4
 8001164:	41bf      	sbcs	r7, r7
 8001166:	4663      	mov	r3, ip
 8001168:	427f      	negs	r7, r7
 800116a:	1ac9      	subs	r1, r1, r3
 800116c:	1bcb      	subs	r3, r1, r7
 800116e:	4699      	mov	r9, r3
 8001170:	2301      	movs	r3, #1
 8001172:	465d      	mov	r5, fp
 8001174:	4698      	mov	r8, r3
 8001176:	e55e      	b.n	8000c36 <__aeabi_dsub+0xa2>
 8001178:	074b      	lsls	r3, r1, #29
 800117a:	08ff      	lsrs	r7, r7, #3
 800117c:	433b      	orrs	r3, r7
 800117e:	08cc      	lsrs	r4, r1, #3
 8001180:	e692      	b.n	8000ea8 <__aeabi_dsub+0x314>
 8001182:	1bdc      	subs	r4, r3, r7
 8001184:	4660      	mov	r0, ip
 8001186:	42a3      	cmp	r3, r4
 8001188:	41b6      	sbcs	r6, r6
 800118a:	1a40      	subs	r0, r0, r1
 800118c:	4276      	negs	r6, r6
 800118e:	1b80      	subs	r0, r0, r6
 8001190:	4681      	mov	r9, r0
 8001192:	0200      	lsls	r0, r0, #8
 8001194:	d560      	bpl.n	8001258 <__aeabi_dsub+0x6c4>
 8001196:	1afc      	subs	r4, r7, r3
 8001198:	42a7      	cmp	r7, r4
 800119a:	41bf      	sbcs	r7, r7
 800119c:	4663      	mov	r3, ip
 800119e:	427f      	negs	r7, r7
 80011a0:	1ac9      	subs	r1, r1, r3
 80011a2:	1bcb      	subs	r3, r1, r7
 80011a4:	4699      	mov	r9, r3
 80011a6:	465d      	mov	r5, fp
 80011a8:	e576      	b.n	8000c98 <__aeabi_dsub+0x104>
 80011aa:	08ff      	lsrs	r7, r7, #3
 80011ac:	074b      	lsls	r3, r1, #29
 80011ae:	433b      	orrs	r3, r7
 80011b0:	08cc      	lsrs	r4, r1, #3
 80011b2:	e667      	b.n	8000e84 <__aeabi_dsub+0x2f0>
 80011b4:	000a      	movs	r2, r1
 80011b6:	08db      	lsrs	r3, r3, #3
 80011b8:	433a      	orrs	r2, r7
 80011ba:	d100      	bne.n	80011be <__aeabi_dsub+0x62a>
 80011bc:	e66f      	b.n	8000e9e <__aeabi_dsub+0x30a>
 80011be:	4662      	mov	r2, ip
 80011c0:	0752      	lsls	r2, r2, #29
 80011c2:	4313      	orrs	r3, r2
 80011c4:	4662      	mov	r2, ip
 80011c6:	08d4      	lsrs	r4, r2, #3
 80011c8:	2280      	movs	r2, #128	; 0x80
 80011ca:	0312      	lsls	r2, r2, #12
 80011cc:	4214      	tst	r4, r2
 80011ce:	d007      	beq.n	80011e0 <__aeabi_dsub+0x64c>
 80011d0:	08c8      	lsrs	r0, r1, #3
 80011d2:	4210      	tst	r0, r2
 80011d4:	d104      	bne.n	80011e0 <__aeabi_dsub+0x64c>
 80011d6:	465d      	mov	r5, fp
 80011d8:	0004      	movs	r4, r0
 80011da:	08fb      	lsrs	r3, r7, #3
 80011dc:	0749      	lsls	r1, r1, #29
 80011de:	430b      	orrs	r3, r1
 80011e0:	0f5a      	lsrs	r2, r3, #29
 80011e2:	00db      	lsls	r3, r3, #3
 80011e4:	08db      	lsrs	r3, r3, #3
 80011e6:	0752      	lsls	r2, r2, #29
 80011e8:	4313      	orrs	r3, r2
 80011ea:	e65d      	b.n	8000ea8 <__aeabi_dsub+0x314>
 80011ec:	074b      	lsls	r3, r1, #29
 80011ee:	08ff      	lsrs	r7, r7, #3
 80011f0:	433b      	orrs	r3, r7
 80011f2:	08cc      	lsrs	r4, r1, #3
 80011f4:	e649      	b.n	8000e8a <__aeabi_dsub+0x2f6>
 80011f6:	19dc      	adds	r4, r3, r7
 80011f8:	429c      	cmp	r4, r3
 80011fa:	419b      	sbcs	r3, r3
 80011fc:	4461      	add	r1, ip
 80011fe:	4689      	mov	r9, r1
 8001200:	425b      	negs	r3, r3
 8001202:	4499      	add	r9, r3
 8001204:	464b      	mov	r3, r9
 8001206:	021b      	lsls	r3, r3, #8
 8001208:	d400      	bmi.n	800120c <__aeabi_dsub+0x678>
 800120a:	e631      	b.n	8000e70 <__aeabi_dsub+0x2dc>
 800120c:	464a      	mov	r2, r9
 800120e:	4b17      	ldr	r3, [pc, #92]	; (800126c <__aeabi_dsub+0x6d8>)
 8001210:	401a      	ands	r2, r3
 8001212:	2301      	movs	r3, #1
 8001214:	4691      	mov	r9, r2
 8001216:	4698      	mov	r8, r3
 8001218:	e62a      	b.n	8000e70 <__aeabi_dsub+0x2dc>
 800121a:	0016      	movs	r6, r2
 800121c:	4664      	mov	r4, ip
 800121e:	3e20      	subs	r6, #32
 8001220:	40f4      	lsrs	r4, r6
 8001222:	46a0      	mov	r8, r4
 8001224:	2a20      	cmp	r2, #32
 8001226:	d005      	beq.n	8001234 <__aeabi_dsub+0x6a0>
 8001228:	2640      	movs	r6, #64	; 0x40
 800122a:	4664      	mov	r4, ip
 800122c:	1ab2      	subs	r2, r6, r2
 800122e:	4094      	lsls	r4, r2
 8001230:	4323      	orrs	r3, r4
 8001232:	469a      	mov	sl, r3
 8001234:	4654      	mov	r4, sl
 8001236:	1e63      	subs	r3, r4, #1
 8001238:	419c      	sbcs	r4, r3
 800123a:	4643      	mov	r3, r8
 800123c:	431c      	orrs	r4, r3
 800123e:	e5db      	b.n	8000df8 <__aeabi_dsub+0x264>
 8001240:	0002      	movs	r2, r0
 8001242:	2400      	movs	r4, #0
 8001244:	2300      	movs	r3, #0
 8001246:	e548      	b.n	8000cda <__aeabi_dsub+0x146>
 8001248:	19dc      	adds	r4, r3, r7
 800124a:	42bc      	cmp	r4, r7
 800124c:	41bf      	sbcs	r7, r7
 800124e:	4461      	add	r1, ip
 8001250:	4689      	mov	r9, r1
 8001252:	427f      	negs	r7, r7
 8001254:	44b9      	add	r9, r7
 8001256:	e738      	b.n	80010ca <__aeabi_dsub+0x536>
 8001258:	464b      	mov	r3, r9
 800125a:	4323      	orrs	r3, r4
 800125c:	d100      	bne.n	8001260 <__aeabi_dsub+0x6cc>
 800125e:	e69f      	b.n	8000fa0 <__aeabi_dsub+0x40c>
 8001260:	e606      	b.n	8000e70 <__aeabi_dsub+0x2dc>
 8001262:	46c0      	nop			; (mov r8, r8)
 8001264:	000007fe 	.word	0x000007fe
 8001268:	000007ff 	.word	0x000007ff
 800126c:	ff7fffff 	.word	0xff7fffff
 8001270:	08ff      	lsrs	r7, r7, #3
 8001272:	074b      	lsls	r3, r1, #29
 8001274:	433b      	orrs	r3, r7
 8001276:	08cc      	lsrs	r4, r1, #3
 8001278:	e616      	b.n	8000ea8 <__aeabi_dsub+0x314>
 800127a:	4662      	mov	r2, ip
 800127c:	08db      	lsrs	r3, r3, #3
 800127e:	0752      	lsls	r2, r2, #29
 8001280:	4313      	orrs	r3, r2
 8001282:	4662      	mov	r2, ip
 8001284:	08d4      	lsrs	r4, r2, #3
 8001286:	2280      	movs	r2, #128	; 0x80
 8001288:	0312      	lsls	r2, r2, #12
 800128a:	4214      	tst	r4, r2
 800128c:	d007      	beq.n	800129e <__aeabi_dsub+0x70a>
 800128e:	08c8      	lsrs	r0, r1, #3
 8001290:	4210      	tst	r0, r2
 8001292:	d104      	bne.n	800129e <__aeabi_dsub+0x70a>
 8001294:	465d      	mov	r5, fp
 8001296:	0004      	movs	r4, r0
 8001298:	08fb      	lsrs	r3, r7, #3
 800129a:	0749      	lsls	r1, r1, #29
 800129c:	430b      	orrs	r3, r1
 800129e:	0f5a      	lsrs	r2, r3, #29
 80012a0:	00db      	lsls	r3, r3, #3
 80012a2:	0752      	lsls	r2, r2, #29
 80012a4:	08db      	lsrs	r3, r3, #3
 80012a6:	4313      	orrs	r3, r2
 80012a8:	e5fe      	b.n	8000ea8 <__aeabi_dsub+0x314>
 80012aa:	2300      	movs	r3, #0
 80012ac:	4a01      	ldr	r2, [pc, #4]	; (80012b4 <__aeabi_dsub+0x720>)
 80012ae:	001c      	movs	r4, r3
 80012b0:	e513      	b.n	8000cda <__aeabi_dsub+0x146>
 80012b2:	46c0      	nop			; (mov r8, r8)
 80012b4:	000007ff 	.word	0x000007ff

080012b8 <__aeabi_d2iz>:
 80012b8:	000a      	movs	r2, r1
 80012ba:	b530      	push	{r4, r5, lr}
 80012bc:	4c13      	ldr	r4, [pc, #76]	; (800130c <__aeabi_d2iz+0x54>)
 80012be:	0053      	lsls	r3, r2, #1
 80012c0:	0309      	lsls	r1, r1, #12
 80012c2:	0005      	movs	r5, r0
 80012c4:	0b09      	lsrs	r1, r1, #12
 80012c6:	2000      	movs	r0, #0
 80012c8:	0d5b      	lsrs	r3, r3, #21
 80012ca:	0fd2      	lsrs	r2, r2, #31
 80012cc:	42a3      	cmp	r3, r4
 80012ce:	dd04      	ble.n	80012da <__aeabi_d2iz+0x22>
 80012d0:	480f      	ldr	r0, [pc, #60]	; (8001310 <__aeabi_d2iz+0x58>)
 80012d2:	4283      	cmp	r3, r0
 80012d4:	dd02      	ble.n	80012dc <__aeabi_d2iz+0x24>
 80012d6:	4b0f      	ldr	r3, [pc, #60]	; (8001314 <__aeabi_d2iz+0x5c>)
 80012d8:	18d0      	adds	r0, r2, r3
 80012da:	bd30      	pop	{r4, r5, pc}
 80012dc:	2080      	movs	r0, #128	; 0x80
 80012de:	0340      	lsls	r0, r0, #13
 80012e0:	4301      	orrs	r1, r0
 80012e2:	480d      	ldr	r0, [pc, #52]	; (8001318 <__aeabi_d2iz+0x60>)
 80012e4:	1ac0      	subs	r0, r0, r3
 80012e6:	281f      	cmp	r0, #31
 80012e8:	dd08      	ble.n	80012fc <__aeabi_d2iz+0x44>
 80012ea:	480c      	ldr	r0, [pc, #48]	; (800131c <__aeabi_d2iz+0x64>)
 80012ec:	1ac3      	subs	r3, r0, r3
 80012ee:	40d9      	lsrs	r1, r3
 80012f0:	000b      	movs	r3, r1
 80012f2:	4258      	negs	r0, r3
 80012f4:	2a00      	cmp	r2, #0
 80012f6:	d1f0      	bne.n	80012da <__aeabi_d2iz+0x22>
 80012f8:	0018      	movs	r0, r3
 80012fa:	e7ee      	b.n	80012da <__aeabi_d2iz+0x22>
 80012fc:	4c08      	ldr	r4, [pc, #32]	; (8001320 <__aeabi_d2iz+0x68>)
 80012fe:	40c5      	lsrs	r5, r0
 8001300:	46a4      	mov	ip, r4
 8001302:	4463      	add	r3, ip
 8001304:	4099      	lsls	r1, r3
 8001306:	000b      	movs	r3, r1
 8001308:	432b      	orrs	r3, r5
 800130a:	e7f2      	b.n	80012f2 <__aeabi_d2iz+0x3a>
 800130c:	000003fe 	.word	0x000003fe
 8001310:	0000041d 	.word	0x0000041d
 8001314:	7fffffff 	.word	0x7fffffff
 8001318:	00000433 	.word	0x00000433
 800131c:	00000413 	.word	0x00000413
 8001320:	fffffbed 	.word	0xfffffbed

08001324 <__aeabi_i2d>:
 8001324:	b570      	push	{r4, r5, r6, lr}
 8001326:	2800      	cmp	r0, #0
 8001328:	d016      	beq.n	8001358 <__aeabi_i2d+0x34>
 800132a:	17c3      	asrs	r3, r0, #31
 800132c:	18c5      	adds	r5, r0, r3
 800132e:	405d      	eors	r5, r3
 8001330:	0fc4      	lsrs	r4, r0, #31
 8001332:	0028      	movs	r0, r5
 8001334:	f000 f89e 	bl	8001474 <__clzsi2>
 8001338:	4a11      	ldr	r2, [pc, #68]	; (8001380 <__aeabi_i2d+0x5c>)
 800133a:	1a12      	subs	r2, r2, r0
 800133c:	280a      	cmp	r0, #10
 800133e:	dc16      	bgt.n	800136e <__aeabi_i2d+0x4a>
 8001340:	0003      	movs	r3, r0
 8001342:	002e      	movs	r6, r5
 8001344:	3315      	adds	r3, #21
 8001346:	409e      	lsls	r6, r3
 8001348:	230b      	movs	r3, #11
 800134a:	1a18      	subs	r0, r3, r0
 800134c:	40c5      	lsrs	r5, r0
 800134e:	0552      	lsls	r2, r2, #21
 8001350:	032d      	lsls	r5, r5, #12
 8001352:	0b2d      	lsrs	r5, r5, #12
 8001354:	0d53      	lsrs	r3, r2, #21
 8001356:	e003      	b.n	8001360 <__aeabi_i2d+0x3c>
 8001358:	2400      	movs	r4, #0
 800135a:	2300      	movs	r3, #0
 800135c:	2500      	movs	r5, #0
 800135e:	2600      	movs	r6, #0
 8001360:	051b      	lsls	r3, r3, #20
 8001362:	432b      	orrs	r3, r5
 8001364:	07e4      	lsls	r4, r4, #31
 8001366:	4323      	orrs	r3, r4
 8001368:	0030      	movs	r0, r6
 800136a:	0019      	movs	r1, r3
 800136c:	bd70      	pop	{r4, r5, r6, pc}
 800136e:	380b      	subs	r0, #11
 8001370:	4085      	lsls	r5, r0
 8001372:	0552      	lsls	r2, r2, #21
 8001374:	032d      	lsls	r5, r5, #12
 8001376:	2600      	movs	r6, #0
 8001378:	0b2d      	lsrs	r5, r5, #12
 800137a:	0d53      	lsrs	r3, r2, #21
 800137c:	e7f0      	b.n	8001360 <__aeabi_i2d+0x3c>
 800137e:	46c0      	nop			; (mov r8, r8)
 8001380:	0000041e 	.word	0x0000041e

08001384 <__aeabi_cdrcmple>:
 8001384:	4684      	mov	ip, r0
 8001386:	0010      	movs	r0, r2
 8001388:	4662      	mov	r2, ip
 800138a:	468c      	mov	ip, r1
 800138c:	0019      	movs	r1, r3
 800138e:	4663      	mov	r3, ip
 8001390:	e000      	b.n	8001394 <__aeabi_cdcmpeq>
 8001392:	46c0      	nop			; (mov r8, r8)

08001394 <__aeabi_cdcmpeq>:
 8001394:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8001396:	f000 f9e3 	bl	8001760 <__ledf2>
 800139a:	2800      	cmp	r0, #0
 800139c:	d401      	bmi.n	80013a2 <__aeabi_cdcmpeq+0xe>
 800139e:	2100      	movs	r1, #0
 80013a0:	42c8      	cmn	r0, r1
 80013a2:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

080013a4 <__aeabi_dcmpeq>:
 80013a4:	b510      	push	{r4, lr}
 80013a6:	f000 f933 	bl	8001610 <__eqdf2>
 80013aa:	4240      	negs	r0, r0
 80013ac:	3001      	adds	r0, #1
 80013ae:	bd10      	pop	{r4, pc}

080013b0 <__aeabi_dcmplt>:
 80013b0:	b510      	push	{r4, lr}
 80013b2:	f000 f9d5 	bl	8001760 <__ledf2>
 80013b6:	2800      	cmp	r0, #0
 80013b8:	db01      	blt.n	80013be <__aeabi_dcmplt+0xe>
 80013ba:	2000      	movs	r0, #0
 80013bc:	bd10      	pop	{r4, pc}
 80013be:	2001      	movs	r0, #1
 80013c0:	bd10      	pop	{r4, pc}
 80013c2:	46c0      	nop			; (mov r8, r8)

080013c4 <__aeabi_dcmple>:
 80013c4:	b510      	push	{r4, lr}
 80013c6:	f000 f9cb 	bl	8001760 <__ledf2>
 80013ca:	2800      	cmp	r0, #0
 80013cc:	dd01      	ble.n	80013d2 <__aeabi_dcmple+0xe>
 80013ce:	2000      	movs	r0, #0
 80013d0:	bd10      	pop	{r4, pc}
 80013d2:	2001      	movs	r0, #1
 80013d4:	bd10      	pop	{r4, pc}
 80013d6:	46c0      	nop			; (mov r8, r8)

080013d8 <__aeabi_dcmpgt>:
 80013d8:	b510      	push	{r4, lr}
 80013da:	f000 f95b 	bl	8001694 <__gedf2>
 80013de:	2800      	cmp	r0, #0
 80013e0:	dc01      	bgt.n	80013e6 <__aeabi_dcmpgt+0xe>
 80013e2:	2000      	movs	r0, #0
 80013e4:	bd10      	pop	{r4, pc}
 80013e6:	2001      	movs	r0, #1
 80013e8:	bd10      	pop	{r4, pc}
 80013ea:	46c0      	nop			; (mov r8, r8)

080013ec <__aeabi_dcmpge>:
 80013ec:	b510      	push	{r4, lr}
 80013ee:	f000 f951 	bl	8001694 <__gedf2>
 80013f2:	2800      	cmp	r0, #0
 80013f4:	da01      	bge.n	80013fa <__aeabi_dcmpge+0xe>
 80013f6:	2000      	movs	r0, #0
 80013f8:	bd10      	pop	{r4, pc}
 80013fa:	2001      	movs	r0, #1
 80013fc:	bd10      	pop	{r4, pc}
 80013fe:	46c0      	nop			; (mov r8, r8)

08001400 <__aeabi_cfrcmple>:
 8001400:	4684      	mov	ip, r0
 8001402:	0008      	movs	r0, r1
 8001404:	4661      	mov	r1, ip
 8001406:	e7ff      	b.n	8001408 <__aeabi_cfcmpeq>

08001408 <__aeabi_cfcmpeq>:
 8001408:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800140a:	f000 f8bd 	bl	8001588 <__lesf2>
 800140e:	2800      	cmp	r0, #0
 8001410:	d401      	bmi.n	8001416 <__aeabi_cfcmpeq+0xe>
 8001412:	2100      	movs	r1, #0
 8001414:	42c8      	cmn	r0, r1
 8001416:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

08001418 <__aeabi_fcmpeq>:
 8001418:	b510      	push	{r4, lr}
 800141a:	f000 f849 	bl	80014b0 <__eqsf2>
 800141e:	4240      	negs	r0, r0
 8001420:	3001      	adds	r0, #1
 8001422:	bd10      	pop	{r4, pc}

08001424 <__aeabi_fcmplt>:
 8001424:	b510      	push	{r4, lr}
 8001426:	f000 f8af 	bl	8001588 <__lesf2>
 800142a:	2800      	cmp	r0, #0
 800142c:	db01      	blt.n	8001432 <__aeabi_fcmplt+0xe>
 800142e:	2000      	movs	r0, #0
 8001430:	bd10      	pop	{r4, pc}
 8001432:	2001      	movs	r0, #1
 8001434:	bd10      	pop	{r4, pc}
 8001436:	46c0      	nop			; (mov r8, r8)

08001438 <__aeabi_fcmple>:
 8001438:	b510      	push	{r4, lr}
 800143a:	f000 f8a5 	bl	8001588 <__lesf2>
 800143e:	2800      	cmp	r0, #0
 8001440:	dd01      	ble.n	8001446 <__aeabi_fcmple+0xe>
 8001442:	2000      	movs	r0, #0
 8001444:	bd10      	pop	{r4, pc}
 8001446:	2001      	movs	r0, #1
 8001448:	bd10      	pop	{r4, pc}
 800144a:	46c0      	nop			; (mov r8, r8)

0800144c <__aeabi_fcmpgt>:
 800144c:	b510      	push	{r4, lr}
 800144e:	f000 f855 	bl	80014fc <__gesf2>
 8001452:	2800      	cmp	r0, #0
 8001454:	dc01      	bgt.n	800145a <__aeabi_fcmpgt+0xe>
 8001456:	2000      	movs	r0, #0
 8001458:	bd10      	pop	{r4, pc}
 800145a:	2001      	movs	r0, #1
 800145c:	bd10      	pop	{r4, pc}
 800145e:	46c0      	nop			; (mov r8, r8)

08001460 <__aeabi_fcmpge>:
 8001460:	b510      	push	{r4, lr}
 8001462:	f000 f84b 	bl	80014fc <__gesf2>
 8001466:	2800      	cmp	r0, #0
 8001468:	da01      	bge.n	800146e <__aeabi_fcmpge+0xe>
 800146a:	2000      	movs	r0, #0
 800146c:	bd10      	pop	{r4, pc}
 800146e:	2001      	movs	r0, #1
 8001470:	bd10      	pop	{r4, pc}
 8001472:	46c0      	nop			; (mov r8, r8)

08001474 <__clzsi2>:
 8001474:	211c      	movs	r1, #28
 8001476:	2301      	movs	r3, #1
 8001478:	041b      	lsls	r3, r3, #16
 800147a:	4298      	cmp	r0, r3
 800147c:	d301      	bcc.n	8001482 <__clzsi2+0xe>
 800147e:	0c00      	lsrs	r0, r0, #16
 8001480:	3910      	subs	r1, #16
 8001482:	0a1b      	lsrs	r3, r3, #8
 8001484:	4298      	cmp	r0, r3
 8001486:	d301      	bcc.n	800148c <__clzsi2+0x18>
 8001488:	0a00      	lsrs	r0, r0, #8
 800148a:	3908      	subs	r1, #8
 800148c:	091b      	lsrs	r3, r3, #4
 800148e:	4298      	cmp	r0, r3
 8001490:	d301      	bcc.n	8001496 <__clzsi2+0x22>
 8001492:	0900      	lsrs	r0, r0, #4
 8001494:	3904      	subs	r1, #4
 8001496:	a202      	add	r2, pc, #8	; (adr r2, 80014a0 <__clzsi2+0x2c>)
 8001498:	5c10      	ldrb	r0, [r2, r0]
 800149a:	1840      	adds	r0, r0, r1
 800149c:	4770      	bx	lr
 800149e:	46c0      	nop			; (mov r8, r8)
 80014a0:	02020304 	.word	0x02020304
 80014a4:	01010101 	.word	0x01010101
	...

080014b0 <__eqsf2>:
 80014b0:	b570      	push	{r4, r5, r6, lr}
 80014b2:	0042      	lsls	r2, r0, #1
 80014b4:	0245      	lsls	r5, r0, #9
 80014b6:	024e      	lsls	r6, r1, #9
 80014b8:	004c      	lsls	r4, r1, #1
 80014ba:	0fc3      	lsrs	r3, r0, #31
 80014bc:	0a6d      	lsrs	r5, r5, #9
 80014be:	2001      	movs	r0, #1
 80014c0:	0e12      	lsrs	r2, r2, #24
 80014c2:	0a76      	lsrs	r6, r6, #9
 80014c4:	0e24      	lsrs	r4, r4, #24
 80014c6:	0fc9      	lsrs	r1, r1, #31
 80014c8:	2aff      	cmp	r2, #255	; 0xff
 80014ca:	d006      	beq.n	80014da <__eqsf2+0x2a>
 80014cc:	2cff      	cmp	r4, #255	; 0xff
 80014ce:	d003      	beq.n	80014d8 <__eqsf2+0x28>
 80014d0:	42a2      	cmp	r2, r4
 80014d2:	d101      	bne.n	80014d8 <__eqsf2+0x28>
 80014d4:	42b5      	cmp	r5, r6
 80014d6:	d006      	beq.n	80014e6 <__eqsf2+0x36>
 80014d8:	bd70      	pop	{r4, r5, r6, pc}
 80014da:	2d00      	cmp	r5, #0
 80014dc:	d1fc      	bne.n	80014d8 <__eqsf2+0x28>
 80014de:	2cff      	cmp	r4, #255	; 0xff
 80014e0:	d1fa      	bne.n	80014d8 <__eqsf2+0x28>
 80014e2:	2e00      	cmp	r6, #0
 80014e4:	d1f8      	bne.n	80014d8 <__eqsf2+0x28>
 80014e6:	428b      	cmp	r3, r1
 80014e8:	d006      	beq.n	80014f8 <__eqsf2+0x48>
 80014ea:	2001      	movs	r0, #1
 80014ec:	2a00      	cmp	r2, #0
 80014ee:	d1f3      	bne.n	80014d8 <__eqsf2+0x28>
 80014f0:	0028      	movs	r0, r5
 80014f2:	1e43      	subs	r3, r0, #1
 80014f4:	4198      	sbcs	r0, r3
 80014f6:	e7ef      	b.n	80014d8 <__eqsf2+0x28>
 80014f8:	2000      	movs	r0, #0
 80014fa:	e7ed      	b.n	80014d8 <__eqsf2+0x28>

080014fc <__gesf2>:
 80014fc:	b570      	push	{r4, r5, r6, lr}
 80014fe:	0042      	lsls	r2, r0, #1
 8001500:	0245      	lsls	r5, r0, #9
 8001502:	024e      	lsls	r6, r1, #9
 8001504:	004c      	lsls	r4, r1, #1
 8001506:	0fc3      	lsrs	r3, r0, #31
 8001508:	0a6d      	lsrs	r5, r5, #9
 800150a:	0e12      	lsrs	r2, r2, #24
 800150c:	0a76      	lsrs	r6, r6, #9
 800150e:	0e24      	lsrs	r4, r4, #24
 8001510:	0fc8      	lsrs	r0, r1, #31
 8001512:	2aff      	cmp	r2, #255	; 0xff
 8001514:	d01b      	beq.n	800154e <__gesf2+0x52>
 8001516:	2cff      	cmp	r4, #255	; 0xff
 8001518:	d00e      	beq.n	8001538 <__gesf2+0x3c>
 800151a:	2a00      	cmp	r2, #0
 800151c:	d11b      	bne.n	8001556 <__gesf2+0x5a>
 800151e:	2c00      	cmp	r4, #0
 8001520:	d101      	bne.n	8001526 <__gesf2+0x2a>
 8001522:	2e00      	cmp	r6, #0
 8001524:	d01c      	beq.n	8001560 <__gesf2+0x64>
 8001526:	2d00      	cmp	r5, #0
 8001528:	d00c      	beq.n	8001544 <__gesf2+0x48>
 800152a:	4283      	cmp	r3, r0
 800152c:	d01c      	beq.n	8001568 <__gesf2+0x6c>
 800152e:	2102      	movs	r1, #2
 8001530:	1e58      	subs	r0, r3, #1
 8001532:	4008      	ands	r0, r1
 8001534:	3801      	subs	r0, #1
 8001536:	bd70      	pop	{r4, r5, r6, pc}
 8001538:	2e00      	cmp	r6, #0
 800153a:	d122      	bne.n	8001582 <__gesf2+0x86>
 800153c:	2a00      	cmp	r2, #0
 800153e:	d1f4      	bne.n	800152a <__gesf2+0x2e>
 8001540:	2d00      	cmp	r5, #0
 8001542:	d1f2      	bne.n	800152a <__gesf2+0x2e>
 8001544:	2800      	cmp	r0, #0
 8001546:	d1f6      	bne.n	8001536 <__gesf2+0x3a>
 8001548:	2001      	movs	r0, #1
 800154a:	4240      	negs	r0, r0
 800154c:	e7f3      	b.n	8001536 <__gesf2+0x3a>
 800154e:	2d00      	cmp	r5, #0
 8001550:	d117      	bne.n	8001582 <__gesf2+0x86>
 8001552:	2cff      	cmp	r4, #255	; 0xff
 8001554:	d0f0      	beq.n	8001538 <__gesf2+0x3c>
 8001556:	2c00      	cmp	r4, #0
 8001558:	d1e7      	bne.n	800152a <__gesf2+0x2e>
 800155a:	2e00      	cmp	r6, #0
 800155c:	d1e5      	bne.n	800152a <__gesf2+0x2e>
 800155e:	e7e6      	b.n	800152e <__gesf2+0x32>
 8001560:	2000      	movs	r0, #0
 8001562:	2d00      	cmp	r5, #0
 8001564:	d0e7      	beq.n	8001536 <__gesf2+0x3a>
 8001566:	e7e2      	b.n	800152e <__gesf2+0x32>
 8001568:	42a2      	cmp	r2, r4
 800156a:	dc05      	bgt.n	8001578 <__gesf2+0x7c>
 800156c:	dbea      	blt.n	8001544 <__gesf2+0x48>
 800156e:	42b5      	cmp	r5, r6
 8001570:	d802      	bhi.n	8001578 <__gesf2+0x7c>
 8001572:	d3e7      	bcc.n	8001544 <__gesf2+0x48>
 8001574:	2000      	movs	r0, #0
 8001576:	e7de      	b.n	8001536 <__gesf2+0x3a>
 8001578:	4243      	negs	r3, r0
 800157a:	4158      	adcs	r0, r3
 800157c:	0040      	lsls	r0, r0, #1
 800157e:	3801      	subs	r0, #1
 8001580:	e7d9      	b.n	8001536 <__gesf2+0x3a>
 8001582:	2002      	movs	r0, #2
 8001584:	4240      	negs	r0, r0
 8001586:	e7d6      	b.n	8001536 <__gesf2+0x3a>

08001588 <__lesf2>:
 8001588:	b570      	push	{r4, r5, r6, lr}
 800158a:	0042      	lsls	r2, r0, #1
 800158c:	0245      	lsls	r5, r0, #9
 800158e:	024e      	lsls	r6, r1, #9
 8001590:	004c      	lsls	r4, r1, #1
 8001592:	0fc3      	lsrs	r3, r0, #31
 8001594:	0a6d      	lsrs	r5, r5, #9
 8001596:	0e12      	lsrs	r2, r2, #24
 8001598:	0a76      	lsrs	r6, r6, #9
 800159a:	0e24      	lsrs	r4, r4, #24
 800159c:	0fc8      	lsrs	r0, r1, #31
 800159e:	2aff      	cmp	r2, #255	; 0xff
 80015a0:	d00b      	beq.n	80015ba <__lesf2+0x32>
 80015a2:	2cff      	cmp	r4, #255	; 0xff
 80015a4:	d00d      	beq.n	80015c2 <__lesf2+0x3a>
 80015a6:	2a00      	cmp	r2, #0
 80015a8:	d11f      	bne.n	80015ea <__lesf2+0x62>
 80015aa:	2c00      	cmp	r4, #0
 80015ac:	d116      	bne.n	80015dc <__lesf2+0x54>
 80015ae:	2e00      	cmp	r6, #0
 80015b0:	d114      	bne.n	80015dc <__lesf2+0x54>
 80015b2:	2000      	movs	r0, #0
 80015b4:	2d00      	cmp	r5, #0
 80015b6:	d010      	beq.n	80015da <__lesf2+0x52>
 80015b8:	e009      	b.n	80015ce <__lesf2+0x46>
 80015ba:	2d00      	cmp	r5, #0
 80015bc:	d10c      	bne.n	80015d8 <__lesf2+0x50>
 80015be:	2cff      	cmp	r4, #255	; 0xff
 80015c0:	d113      	bne.n	80015ea <__lesf2+0x62>
 80015c2:	2e00      	cmp	r6, #0
 80015c4:	d108      	bne.n	80015d8 <__lesf2+0x50>
 80015c6:	2a00      	cmp	r2, #0
 80015c8:	d008      	beq.n	80015dc <__lesf2+0x54>
 80015ca:	4283      	cmp	r3, r0
 80015cc:	d012      	beq.n	80015f4 <__lesf2+0x6c>
 80015ce:	2102      	movs	r1, #2
 80015d0:	1e58      	subs	r0, r3, #1
 80015d2:	4008      	ands	r0, r1
 80015d4:	3801      	subs	r0, #1
 80015d6:	e000      	b.n	80015da <__lesf2+0x52>
 80015d8:	2002      	movs	r0, #2
 80015da:	bd70      	pop	{r4, r5, r6, pc}
 80015dc:	2d00      	cmp	r5, #0
 80015de:	d1f4      	bne.n	80015ca <__lesf2+0x42>
 80015e0:	2800      	cmp	r0, #0
 80015e2:	d1fa      	bne.n	80015da <__lesf2+0x52>
 80015e4:	2001      	movs	r0, #1
 80015e6:	4240      	negs	r0, r0
 80015e8:	e7f7      	b.n	80015da <__lesf2+0x52>
 80015ea:	2c00      	cmp	r4, #0
 80015ec:	d1ed      	bne.n	80015ca <__lesf2+0x42>
 80015ee:	2e00      	cmp	r6, #0
 80015f0:	d1eb      	bne.n	80015ca <__lesf2+0x42>
 80015f2:	e7ec      	b.n	80015ce <__lesf2+0x46>
 80015f4:	42a2      	cmp	r2, r4
 80015f6:	dc05      	bgt.n	8001604 <__lesf2+0x7c>
 80015f8:	dbf2      	blt.n	80015e0 <__lesf2+0x58>
 80015fa:	42b5      	cmp	r5, r6
 80015fc:	d802      	bhi.n	8001604 <__lesf2+0x7c>
 80015fe:	d3ef      	bcc.n	80015e0 <__lesf2+0x58>
 8001600:	2000      	movs	r0, #0
 8001602:	e7ea      	b.n	80015da <__lesf2+0x52>
 8001604:	4243      	negs	r3, r0
 8001606:	4158      	adcs	r0, r3
 8001608:	0040      	lsls	r0, r0, #1
 800160a:	3801      	subs	r0, #1
 800160c:	e7e5      	b.n	80015da <__lesf2+0x52>
 800160e:	46c0      	nop			; (mov r8, r8)

08001610 <__eqdf2>:
 8001610:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001612:	464e      	mov	r6, r9
 8001614:	4645      	mov	r5, r8
 8001616:	46de      	mov	lr, fp
 8001618:	4657      	mov	r7, sl
 800161a:	4690      	mov	r8, r2
 800161c:	b5e0      	push	{r5, r6, r7, lr}
 800161e:	0017      	movs	r7, r2
 8001620:	031a      	lsls	r2, r3, #12
 8001622:	0b12      	lsrs	r2, r2, #12
 8001624:	0005      	movs	r5, r0
 8001626:	4684      	mov	ip, r0
 8001628:	4819      	ldr	r0, [pc, #100]	; (8001690 <__eqdf2+0x80>)
 800162a:	030e      	lsls	r6, r1, #12
 800162c:	004c      	lsls	r4, r1, #1
 800162e:	4691      	mov	r9, r2
 8001630:	005a      	lsls	r2, r3, #1
 8001632:	0fdb      	lsrs	r3, r3, #31
 8001634:	469b      	mov	fp, r3
 8001636:	0b36      	lsrs	r6, r6, #12
 8001638:	0d64      	lsrs	r4, r4, #21
 800163a:	0fc9      	lsrs	r1, r1, #31
 800163c:	0d52      	lsrs	r2, r2, #21
 800163e:	4284      	cmp	r4, r0
 8001640:	d019      	beq.n	8001676 <__eqdf2+0x66>
 8001642:	4282      	cmp	r2, r0
 8001644:	d010      	beq.n	8001668 <__eqdf2+0x58>
 8001646:	2001      	movs	r0, #1
 8001648:	4294      	cmp	r4, r2
 800164a:	d10e      	bne.n	800166a <__eqdf2+0x5a>
 800164c:	454e      	cmp	r6, r9
 800164e:	d10c      	bne.n	800166a <__eqdf2+0x5a>
 8001650:	2001      	movs	r0, #1
 8001652:	45c4      	cmp	ip, r8
 8001654:	d109      	bne.n	800166a <__eqdf2+0x5a>
 8001656:	4559      	cmp	r1, fp
 8001658:	d017      	beq.n	800168a <__eqdf2+0x7a>
 800165a:	2c00      	cmp	r4, #0
 800165c:	d105      	bne.n	800166a <__eqdf2+0x5a>
 800165e:	0030      	movs	r0, r6
 8001660:	4328      	orrs	r0, r5
 8001662:	1e43      	subs	r3, r0, #1
 8001664:	4198      	sbcs	r0, r3
 8001666:	e000      	b.n	800166a <__eqdf2+0x5a>
 8001668:	2001      	movs	r0, #1
 800166a:	bcf0      	pop	{r4, r5, r6, r7}
 800166c:	46bb      	mov	fp, r7
 800166e:	46b2      	mov	sl, r6
 8001670:	46a9      	mov	r9, r5
 8001672:	46a0      	mov	r8, r4
 8001674:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001676:	0033      	movs	r3, r6
 8001678:	2001      	movs	r0, #1
 800167a:	432b      	orrs	r3, r5
 800167c:	d1f5      	bne.n	800166a <__eqdf2+0x5a>
 800167e:	42a2      	cmp	r2, r4
 8001680:	d1f3      	bne.n	800166a <__eqdf2+0x5a>
 8001682:	464b      	mov	r3, r9
 8001684:	433b      	orrs	r3, r7
 8001686:	d1f0      	bne.n	800166a <__eqdf2+0x5a>
 8001688:	e7e2      	b.n	8001650 <__eqdf2+0x40>
 800168a:	2000      	movs	r0, #0
 800168c:	e7ed      	b.n	800166a <__eqdf2+0x5a>
 800168e:	46c0      	nop			; (mov r8, r8)
 8001690:	000007ff 	.word	0x000007ff

08001694 <__gedf2>:
 8001694:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001696:	4647      	mov	r7, r8
 8001698:	46ce      	mov	lr, r9
 800169a:	0004      	movs	r4, r0
 800169c:	0018      	movs	r0, r3
 800169e:	0016      	movs	r6, r2
 80016a0:	031b      	lsls	r3, r3, #12
 80016a2:	0b1b      	lsrs	r3, r3, #12
 80016a4:	4d2d      	ldr	r5, [pc, #180]	; (800175c <__gedf2+0xc8>)
 80016a6:	004a      	lsls	r2, r1, #1
 80016a8:	4699      	mov	r9, r3
 80016aa:	b580      	push	{r7, lr}
 80016ac:	0043      	lsls	r3, r0, #1
 80016ae:	030f      	lsls	r7, r1, #12
 80016b0:	46a4      	mov	ip, r4
 80016b2:	46b0      	mov	r8, r6
 80016b4:	0b3f      	lsrs	r7, r7, #12
 80016b6:	0d52      	lsrs	r2, r2, #21
 80016b8:	0fc9      	lsrs	r1, r1, #31
 80016ba:	0d5b      	lsrs	r3, r3, #21
 80016bc:	0fc0      	lsrs	r0, r0, #31
 80016be:	42aa      	cmp	r2, r5
 80016c0:	d021      	beq.n	8001706 <__gedf2+0x72>
 80016c2:	42ab      	cmp	r3, r5
 80016c4:	d013      	beq.n	80016ee <__gedf2+0x5a>
 80016c6:	2a00      	cmp	r2, #0
 80016c8:	d122      	bne.n	8001710 <__gedf2+0x7c>
 80016ca:	433c      	orrs	r4, r7
 80016cc:	2b00      	cmp	r3, #0
 80016ce:	d102      	bne.n	80016d6 <__gedf2+0x42>
 80016d0:	464d      	mov	r5, r9
 80016d2:	432e      	orrs	r6, r5
 80016d4:	d022      	beq.n	800171c <__gedf2+0x88>
 80016d6:	2c00      	cmp	r4, #0
 80016d8:	d010      	beq.n	80016fc <__gedf2+0x68>
 80016da:	4281      	cmp	r1, r0
 80016dc:	d022      	beq.n	8001724 <__gedf2+0x90>
 80016de:	2002      	movs	r0, #2
 80016e0:	3901      	subs	r1, #1
 80016e2:	4008      	ands	r0, r1
 80016e4:	3801      	subs	r0, #1
 80016e6:	bcc0      	pop	{r6, r7}
 80016e8:	46b9      	mov	r9, r7
 80016ea:	46b0      	mov	r8, r6
 80016ec:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80016ee:	464d      	mov	r5, r9
 80016f0:	432e      	orrs	r6, r5
 80016f2:	d129      	bne.n	8001748 <__gedf2+0xb4>
 80016f4:	2a00      	cmp	r2, #0
 80016f6:	d1f0      	bne.n	80016da <__gedf2+0x46>
 80016f8:	433c      	orrs	r4, r7
 80016fa:	d1ee      	bne.n	80016da <__gedf2+0x46>
 80016fc:	2800      	cmp	r0, #0
 80016fe:	d1f2      	bne.n	80016e6 <__gedf2+0x52>
 8001700:	2001      	movs	r0, #1
 8001702:	4240      	negs	r0, r0
 8001704:	e7ef      	b.n	80016e6 <__gedf2+0x52>
 8001706:	003d      	movs	r5, r7
 8001708:	4325      	orrs	r5, r4
 800170a:	d11d      	bne.n	8001748 <__gedf2+0xb4>
 800170c:	4293      	cmp	r3, r2
 800170e:	d0ee      	beq.n	80016ee <__gedf2+0x5a>
 8001710:	2b00      	cmp	r3, #0
 8001712:	d1e2      	bne.n	80016da <__gedf2+0x46>
 8001714:	464c      	mov	r4, r9
 8001716:	4326      	orrs	r6, r4
 8001718:	d1df      	bne.n	80016da <__gedf2+0x46>
 800171a:	e7e0      	b.n	80016de <__gedf2+0x4a>
 800171c:	2000      	movs	r0, #0
 800171e:	2c00      	cmp	r4, #0
 8001720:	d0e1      	beq.n	80016e6 <__gedf2+0x52>
 8001722:	e7dc      	b.n	80016de <__gedf2+0x4a>
 8001724:	429a      	cmp	r2, r3
 8001726:	dc0a      	bgt.n	800173e <__gedf2+0xaa>
 8001728:	dbe8      	blt.n	80016fc <__gedf2+0x68>
 800172a:	454f      	cmp	r7, r9
 800172c:	d8d7      	bhi.n	80016de <__gedf2+0x4a>
 800172e:	d00e      	beq.n	800174e <__gedf2+0xba>
 8001730:	2000      	movs	r0, #0
 8001732:	454f      	cmp	r7, r9
 8001734:	d2d7      	bcs.n	80016e6 <__gedf2+0x52>
 8001736:	2900      	cmp	r1, #0
 8001738:	d0e2      	beq.n	8001700 <__gedf2+0x6c>
 800173a:	0008      	movs	r0, r1
 800173c:	e7d3      	b.n	80016e6 <__gedf2+0x52>
 800173e:	4243      	negs	r3, r0
 8001740:	4158      	adcs	r0, r3
 8001742:	0040      	lsls	r0, r0, #1
 8001744:	3801      	subs	r0, #1
 8001746:	e7ce      	b.n	80016e6 <__gedf2+0x52>
 8001748:	2002      	movs	r0, #2
 800174a:	4240      	negs	r0, r0
 800174c:	e7cb      	b.n	80016e6 <__gedf2+0x52>
 800174e:	45c4      	cmp	ip, r8
 8001750:	d8c5      	bhi.n	80016de <__gedf2+0x4a>
 8001752:	2000      	movs	r0, #0
 8001754:	45c4      	cmp	ip, r8
 8001756:	d2c6      	bcs.n	80016e6 <__gedf2+0x52>
 8001758:	e7ed      	b.n	8001736 <__gedf2+0xa2>
 800175a:	46c0      	nop			; (mov r8, r8)
 800175c:	000007ff 	.word	0x000007ff

08001760 <__ledf2>:
 8001760:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001762:	4647      	mov	r7, r8
 8001764:	46ce      	mov	lr, r9
 8001766:	0004      	movs	r4, r0
 8001768:	0018      	movs	r0, r3
 800176a:	0016      	movs	r6, r2
 800176c:	031b      	lsls	r3, r3, #12
 800176e:	0b1b      	lsrs	r3, r3, #12
 8001770:	4d2c      	ldr	r5, [pc, #176]	; (8001824 <__ledf2+0xc4>)
 8001772:	004a      	lsls	r2, r1, #1
 8001774:	4699      	mov	r9, r3
 8001776:	b580      	push	{r7, lr}
 8001778:	0043      	lsls	r3, r0, #1
 800177a:	030f      	lsls	r7, r1, #12
 800177c:	46a4      	mov	ip, r4
 800177e:	46b0      	mov	r8, r6
 8001780:	0b3f      	lsrs	r7, r7, #12
 8001782:	0d52      	lsrs	r2, r2, #21
 8001784:	0fc9      	lsrs	r1, r1, #31
 8001786:	0d5b      	lsrs	r3, r3, #21
 8001788:	0fc0      	lsrs	r0, r0, #31
 800178a:	42aa      	cmp	r2, r5
 800178c:	d00d      	beq.n	80017aa <__ledf2+0x4a>
 800178e:	42ab      	cmp	r3, r5
 8001790:	d010      	beq.n	80017b4 <__ledf2+0x54>
 8001792:	2a00      	cmp	r2, #0
 8001794:	d127      	bne.n	80017e6 <__ledf2+0x86>
 8001796:	433c      	orrs	r4, r7
 8001798:	2b00      	cmp	r3, #0
 800179a:	d111      	bne.n	80017c0 <__ledf2+0x60>
 800179c:	464d      	mov	r5, r9
 800179e:	432e      	orrs	r6, r5
 80017a0:	d10e      	bne.n	80017c0 <__ledf2+0x60>
 80017a2:	2000      	movs	r0, #0
 80017a4:	2c00      	cmp	r4, #0
 80017a6:	d015      	beq.n	80017d4 <__ledf2+0x74>
 80017a8:	e00e      	b.n	80017c8 <__ledf2+0x68>
 80017aa:	003d      	movs	r5, r7
 80017ac:	4325      	orrs	r5, r4
 80017ae:	d110      	bne.n	80017d2 <__ledf2+0x72>
 80017b0:	4293      	cmp	r3, r2
 80017b2:	d118      	bne.n	80017e6 <__ledf2+0x86>
 80017b4:	464d      	mov	r5, r9
 80017b6:	432e      	orrs	r6, r5
 80017b8:	d10b      	bne.n	80017d2 <__ledf2+0x72>
 80017ba:	2a00      	cmp	r2, #0
 80017bc:	d102      	bne.n	80017c4 <__ledf2+0x64>
 80017be:	433c      	orrs	r4, r7
 80017c0:	2c00      	cmp	r4, #0
 80017c2:	d00b      	beq.n	80017dc <__ledf2+0x7c>
 80017c4:	4281      	cmp	r1, r0
 80017c6:	d014      	beq.n	80017f2 <__ledf2+0x92>
 80017c8:	2002      	movs	r0, #2
 80017ca:	3901      	subs	r1, #1
 80017cc:	4008      	ands	r0, r1
 80017ce:	3801      	subs	r0, #1
 80017d0:	e000      	b.n	80017d4 <__ledf2+0x74>
 80017d2:	2002      	movs	r0, #2
 80017d4:	bcc0      	pop	{r6, r7}
 80017d6:	46b9      	mov	r9, r7
 80017d8:	46b0      	mov	r8, r6
 80017da:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80017dc:	2800      	cmp	r0, #0
 80017de:	d1f9      	bne.n	80017d4 <__ledf2+0x74>
 80017e0:	2001      	movs	r0, #1
 80017e2:	4240      	negs	r0, r0
 80017e4:	e7f6      	b.n	80017d4 <__ledf2+0x74>
 80017e6:	2b00      	cmp	r3, #0
 80017e8:	d1ec      	bne.n	80017c4 <__ledf2+0x64>
 80017ea:	464c      	mov	r4, r9
 80017ec:	4326      	orrs	r6, r4
 80017ee:	d1e9      	bne.n	80017c4 <__ledf2+0x64>
 80017f0:	e7ea      	b.n	80017c8 <__ledf2+0x68>
 80017f2:	429a      	cmp	r2, r3
 80017f4:	dd04      	ble.n	8001800 <__ledf2+0xa0>
 80017f6:	4243      	negs	r3, r0
 80017f8:	4158      	adcs	r0, r3
 80017fa:	0040      	lsls	r0, r0, #1
 80017fc:	3801      	subs	r0, #1
 80017fe:	e7e9      	b.n	80017d4 <__ledf2+0x74>
 8001800:	429a      	cmp	r2, r3
 8001802:	dbeb      	blt.n	80017dc <__ledf2+0x7c>
 8001804:	454f      	cmp	r7, r9
 8001806:	d8df      	bhi.n	80017c8 <__ledf2+0x68>
 8001808:	d006      	beq.n	8001818 <__ledf2+0xb8>
 800180a:	2000      	movs	r0, #0
 800180c:	454f      	cmp	r7, r9
 800180e:	d2e1      	bcs.n	80017d4 <__ledf2+0x74>
 8001810:	2900      	cmp	r1, #0
 8001812:	d0e5      	beq.n	80017e0 <__ledf2+0x80>
 8001814:	0008      	movs	r0, r1
 8001816:	e7dd      	b.n	80017d4 <__ledf2+0x74>
 8001818:	45c4      	cmp	ip, r8
 800181a:	d8d5      	bhi.n	80017c8 <__ledf2+0x68>
 800181c:	2000      	movs	r0, #0
 800181e:	45c4      	cmp	ip, r8
 8001820:	d2d8      	bcs.n	80017d4 <__ledf2+0x74>
 8001822:	e7f5      	b.n	8001810 <__ledf2+0xb0>
 8001824:	000007ff 	.word	0x000007ff

08001828 <main>:

/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void) {
 8001828:	b580      	push	{r7, lr}
 800182a:	af00      	add	r7, sp, #0
	/* USER CODE END 1 */

	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 800182c:	f000 fbd8 	bl	8001fe0 <HAL_Init>
	/* USER CODE BEGIN Init */

	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 8001830:	f000 f88c 	bl	800194c <SystemClock_Config>
	/* USER CODE BEGIN SysInit */

	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 8001834:	f000 fa1c 	bl	8001c70 <MX_GPIO_Init>
	MX_ADC1_Init();
 8001838:	f000 f8e6 	bl	8001a08 <MX_ADC1_Init>
	MX_TIM1_Init();
 800183c:	f000 f94c 	bl	8001ad8 <MX_TIM1_Init>
	/* USER CODE BEGIN 2 */
	/*Start PWM for CH1 Timer1*/
	HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 8001840:	4b37      	ldr	r3, [pc, #220]	; (8001920 <main+0xf8>)
 8001842:	2100      	movs	r1, #0
 8001844:	0018      	movs	r0, r3
 8001846:	f002 ff09 	bl	800465c <HAL_TIM_PWM_Start>
	/*Start calibration for ADC*/
	HAL_ADCEx_Calibration_Start(&hadc1);
 800184a:	4b36      	ldr	r3, [pc, #216]	; (8001924 <main+0xfc>)
 800184c:	0018      	movs	r0, r3
 800184e:	f001 fbd3 	bl	8002ff8 <HAL_ADCEx_Calibration_Start>
	/*Init LCD*/
	lcd_init();
 8001852:	f003 fef3 	bl	800563c <lcd_init>
	/*Welcome screen lcd */
	lcd_puts(0, 2, "ADC Polling");
 8001856:	4b34      	ldr	r3, [pc, #208]	; (8001928 <main+0x100>)
 8001858:	001a      	movs	r2, r3
 800185a:	2102      	movs	r1, #2
 800185c:	2000      	movs	r0, #0
 800185e:	f004 f815 	bl	800588c <lcd_puts>
	HAL_Delay(2000);
 8001862:	23fa      	movs	r3, #250	; 0xfa
 8001864:	00db      	lsls	r3, r3, #3
 8001866:	0018      	movs	r0, r3
 8001868:	f000 fc40 	bl	80020ec <HAL_Delay>
	while (1) {
		/* USER CODE END WHILE */

		/* USER CODE BEGIN 3 */
		/* Start ADC1 Conversion*/
		HAL_ADC_Start(&hadc1);
 800186c:	4b2d      	ldr	r3, [pc, #180]	; (8001924 <main+0xfc>)
 800186e:	0018      	movs	r0, r3
 8001870:	f000 ff98 	bl	80027a4 <HAL_ADC_Start>
		/* Poll ADC1 Peripheral with TimeOut in [mSec]*/
		HAL_ADC_PollForConversion(&hadc1, 1);
 8001874:	4b2b      	ldr	r3, [pc, #172]	; (8001924 <main+0xfc>)
 8001876:	2101      	movs	r1, #1
 8001878:	0018      	movs	r0, r3
 800187a:	f000 ffe1 	bl	8002840 <HAL_ADC_PollForConversion>
		/* Read The ADC Conversion Result & Map It To PWM DutyCycle*/
		ADC_RES = HAL_ADC_GetValue(&hadc1);
 800187e:	4b29      	ldr	r3, [pc, #164]	; (8001924 <main+0xfc>)
 8001880:	0018      	movs	r0, r3
 8001882:	f001 f871 	bl	8002968 <HAL_ADC_GetValue>
 8001886:	0003      	movs	r3, r0
 8001888:	b29a      	uxth	r2, r3
 800188a:	4b28      	ldr	r3, [pc, #160]	; (800192c <main+0x104>)
 800188c:	801a      	strh	r2, [r3, #0]
		/*Method1 mapping : using left shift operation */
		TIM1->CCR1 = (ADC_RES << 4);
 800188e:	4b27      	ldr	r3, [pc, #156]	; (800192c <main+0x104>)
 8001890:	881b      	ldrh	r3, [r3, #0]
 8001892:	011a      	lsls	r2, r3, #4
 8001894:	4b26      	ldr	r3, [pc, #152]	; (8001930 <main+0x108>)
 8001896:	635a      	str	r2, [r3, #52]	; 0x34
		/*Method2 mapping:
		 *TIMx-> CCRx = (Max CCR register[65535] / Max ADC_value[4096]) * ADC_Result */
//		          TIM1->CCR1 = (uint16_t)(15.999 * ADC_RES);
		/* Voltage[mVolt] = ADC_Resulte * (V_reference[3300]/ 2 ^ (ADC_resolution[12]) [4096])*/
		mVoltage = (uint16_t) (ADC_RES * (0.80566));
 8001898:	4b24      	ldr	r3, [pc, #144]	; (800192c <main+0x104>)
 800189a:	881b      	ldrh	r3, [r3, #0]
 800189c:	0018      	movs	r0, r3
 800189e:	f7ff fd41 	bl	8001324 <__aeabi_i2d>
 80018a2:	4a24      	ldr	r2, [pc, #144]	; (8001934 <main+0x10c>)
 80018a4:	4b24      	ldr	r3, [pc, #144]	; (8001938 <main+0x110>)
 80018a6:	f7fe ff09 	bl	80006bc <__aeabi_dmul>
 80018aa:	0002      	movs	r2, r0
 80018ac:	000b      	movs	r3, r1
 80018ae:	0010      	movs	r0, r2
 80018b0:	0019      	movs	r1, r3
 80018b2:	f7fe fcd5 	bl	8000260 <__aeabi_d2uiz>
 80018b6:	0003      	movs	r3, r0
 80018b8:	b29b      	uxth	r3, r3
 80018ba:	0018      	movs	r0, r3
 80018bc:	f7fe febc 	bl	8000638 <__aeabi_ui2f>
 80018c0:	1c02      	adds	r2, r0, #0
 80018c2:	4b1e      	ldr	r3, [pc, #120]	; (800193c <main+0x114>)
 80018c4:	601a      	str	r2, [r3, #0]
		/*Clear LCD to update the value*/
		lcd_clear();
 80018c6:	f004 f82f 	bl	8005928 <lcd_clear>
		sprintf(buff, "ADCRes=%04d", ADC_RES);
 80018ca:	4b18      	ldr	r3, [pc, #96]	; (800192c <main+0x104>)
 80018cc:	881b      	ldrh	r3, [r3, #0]
 80018ce:	001a      	movs	r2, r3
 80018d0:	491b      	ldr	r1, [pc, #108]	; (8001940 <main+0x118>)
 80018d2:	4b1c      	ldr	r3, [pc, #112]	; (8001944 <main+0x11c>)
 80018d4:	0018      	movs	r0, r3
 80018d6:	f004 f863 	bl	80059a0 <siprintf>
		lcd_puts(1, 1, buff);
 80018da:	4b1a      	ldr	r3, [pc, #104]	; (8001944 <main+0x11c>)
 80018dc:	001a      	movs	r2, r3
 80018de:	2101      	movs	r1, #1
 80018e0:	2001      	movs	r0, #1
 80018e2:	f003 ffd3 	bl	800588c <lcd_puts>
		HAL_Delay(10);
 80018e6:	200a      	movs	r0, #10
 80018e8:	f000 fc00 	bl	80020ec <HAL_Delay>
		sprintf(buff, "mVolt=%04d", (uint16_t) mVoltage);
 80018ec:	4b13      	ldr	r3, [pc, #76]	; (800193c <main+0x114>)
 80018ee:	681b      	ldr	r3, [r3, #0]
 80018f0:	1c18      	adds	r0, r3, #0
 80018f2:	f7fe fc9d 	bl	8000230 <__aeabi_f2uiz>
 80018f6:	0003      	movs	r3, r0
 80018f8:	b29b      	uxth	r3, r3
 80018fa:	001a      	movs	r2, r3
 80018fc:	4912      	ldr	r1, [pc, #72]	; (8001948 <main+0x120>)
 80018fe:	4b11      	ldr	r3, [pc, #68]	; (8001944 <main+0x11c>)
 8001900:	0018      	movs	r0, r3
 8001902:	f004 f84d 	bl	80059a0 <siprintf>
		lcd_puts(0, 1, buff);
 8001906:	4b0f      	ldr	r3, [pc, #60]	; (8001944 <main+0x11c>)
 8001908:	001a      	movs	r2, r3
 800190a:	2101      	movs	r1, #1
 800190c:	2000      	movs	r0, #0
 800190e:	f003 ffbd 	bl	800588c <lcd_puts>
		HAL_Delay(500);
 8001912:	23fa      	movs	r3, #250	; 0xfa
 8001914:	005b      	lsls	r3, r3, #1
 8001916:	0018      	movs	r0, r3
 8001918:	f000 fbe8 	bl	80020ec <HAL_Delay>
		HAL_ADC_Start(&hadc1);
 800191c:	e7a6      	b.n	800186c <main+0x44>
 800191e:	46c0      	nop			; (mov r8, r8)
 8001920:	200000f0 	.word	0x200000f0
 8001924:	2000008c 	.word	0x2000008c
 8001928:	0800628c 	.word	0x0800628c
 800192c:	2000013c 	.word	0x2000013c
 8001930:	40012c00 	.word	0x40012c00
 8001934:	7af64064 	.word	0x7af64064
 8001938:	3fe9c7f7 	.word	0x3fe9c7f7
 800193c:	20000140 	.word	0x20000140
 8001940:	08006298 	.word	0x08006298
 8001944:	20000144 	.word	0x20000144
 8001948:	080062a4 	.word	0x080062a4

0800194c <SystemClock_Config>:

/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void) {
 800194c:	b590      	push	{r4, r7, lr}
 800194e:	b095      	sub	sp, #84	; 0x54
 8001950:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct = { 0 };
 8001952:	2414      	movs	r4, #20
 8001954:	193b      	adds	r3, r7, r4
 8001956:	0018      	movs	r0, r3
 8001958:	233c      	movs	r3, #60	; 0x3c
 800195a:	001a      	movs	r2, r3
 800195c:	2100      	movs	r1, #0
 800195e:	f004 f817 	bl	8005990 <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = { 0 };
 8001962:	1d3b      	adds	r3, r7, #4
 8001964:	0018      	movs	r0, r3
 8001966:	2310      	movs	r3, #16
 8001968:	001a      	movs	r2, r3
 800196a:	2100      	movs	r1, #0
 800196c:	f004 f810 	bl	8005990 <memset>

	/** Configure the main internal regulator output voltage
	 */
	HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001970:	2380      	movs	r3, #128	; 0x80
 8001972:	009b      	lsls	r3, r3, #2
 8001974:	0018      	movs	r0, r3
 8001976:	f001 fe53 	bl	8003620 <HAL_PWREx_ControlVoltageScaling>

	/** Initializes the RCC Oscillators according to the specified parameters
	 * in the RCC_OscInitTypeDef structure.
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800197a:	193b      	adds	r3, r7, r4
 800197c:	2202      	movs	r2, #2
 800197e:	601a      	str	r2, [r3, #0]
	RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001980:	193b      	adds	r3, r7, r4
 8001982:	2280      	movs	r2, #128	; 0x80
 8001984:	0052      	lsls	r2, r2, #1
 8001986:	60da      	str	r2, [r3, #12]
	RCC_OscInitStruct.HSIDiv = RCC_HSI_DIV1;
 8001988:	0021      	movs	r1, r4
 800198a:	187b      	adds	r3, r7, r1
 800198c:	2200      	movs	r2, #0
 800198e:	611a      	str	r2, [r3, #16]
	RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001990:	187b      	adds	r3, r7, r1
 8001992:	2240      	movs	r2, #64	; 0x40
 8001994:	615a      	str	r2, [r3, #20]
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001996:	187b      	adds	r3, r7, r1
 8001998:	2202      	movs	r2, #2
 800199a:	621a      	str	r2, [r3, #32]
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800199c:	187b      	adds	r3, r7, r1
 800199e:	2202      	movs	r2, #2
 80019a0:	625a      	str	r2, [r3, #36]	; 0x24
	RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV1;
 80019a2:	187b      	adds	r3, r7, r1
 80019a4:	2200      	movs	r2, #0
 80019a6:	629a      	str	r2, [r3, #40]	; 0x28
	RCC_OscInitStruct.PLL.PLLN = 9;
 80019a8:	187b      	adds	r3, r7, r1
 80019aa:	2209      	movs	r2, #9
 80019ac:	62da      	str	r2, [r3, #44]	; 0x2c
	RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80019ae:	187b      	adds	r3, r7, r1
 80019b0:	2280      	movs	r2, #128	; 0x80
 80019b2:	0292      	lsls	r2, r2, #10
 80019b4:	631a      	str	r2, [r3, #48]	; 0x30
	RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 80019b6:	187b      	adds	r3, r7, r1
 80019b8:	2280      	movs	r2, #128	; 0x80
 80019ba:	0492      	lsls	r2, r2, #18
 80019bc:	635a      	str	r2, [r3, #52]	; 0x34
	RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV3;
 80019be:	187b      	adds	r3, r7, r1
 80019c0:	2280      	movs	r2, #128	; 0x80
 80019c2:	05d2      	lsls	r2, r2, #23
 80019c4:	639a      	str	r2, [r3, #56]	; 0x38
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
 80019c6:	187b      	adds	r3, r7, r1
 80019c8:	0018      	movs	r0, r3
 80019ca:	f001 fe69 	bl	80036a0 <HAL_RCC_OscConfig>
 80019ce:	1e03      	subs	r3, r0, #0
 80019d0:	d001      	beq.n	80019d6 <SystemClock_Config+0x8a>
		Error_Handler();
 80019d2:	f000 f983 	bl	8001cdc <Error_Handler>
	}

	/** Initializes the CPU, AHB and APB buses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK
 80019d6:	1d3b      	adds	r3, r7, #4
 80019d8:	2207      	movs	r2, #7
 80019da:	601a      	str	r2, [r3, #0]
			| RCC_CLOCKTYPE_PCLK1;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80019dc:	1d3b      	adds	r3, r7, #4
 80019de:	2202      	movs	r2, #2
 80019e0:	605a      	str	r2, [r3, #4]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80019e2:	1d3b      	adds	r3, r7, #4
 80019e4:	2200      	movs	r2, #0
 80019e6:	609a      	str	r2, [r3, #8]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80019e8:	1d3b      	adds	r3, r7, #4
 80019ea:	2200      	movs	r2, #0
 80019ec:	60da      	str	r2, [r3, #12]

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK) {
 80019ee:	1d3b      	adds	r3, r7, #4
 80019f0:	2101      	movs	r1, #1
 80019f2:	0018      	movs	r0, r3
 80019f4:	f002 f9b4 	bl	8003d60 <HAL_RCC_ClockConfig>
 80019f8:	1e03      	subs	r3, r0, #0
 80019fa:	d001      	beq.n	8001a00 <SystemClock_Config+0xb4>
		Error_Handler();
 80019fc:	f000 f96e 	bl	8001cdc <Error_Handler>
	}
}
 8001a00:	46c0      	nop			; (mov r8, r8)
 8001a02:	46bd      	mov	sp, r7
 8001a04:	b015      	add	sp, #84	; 0x54
 8001a06:	bd90      	pop	{r4, r7, pc}

08001a08 <MX_ADC1_Init>:
/**
 * @brief ADC1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_ADC1_Init(void) {
 8001a08:	b580      	push	{r7, lr}
 8001a0a:	b084      	sub	sp, #16
 8001a0c:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN ADC1_Init 0 */

	/* USER CODE END ADC1_Init 0 */

	ADC_ChannelConfTypeDef sConfig = { 0 };
 8001a0e:	1d3b      	adds	r3, r7, #4
 8001a10:	0018      	movs	r0, r3
 8001a12:	230c      	movs	r3, #12
 8001a14:	001a      	movs	r2, r3
 8001a16:	2100      	movs	r1, #0
 8001a18:	f003 ffba 	bl	8005990 <memset>

	/* USER CODE END ADC1_Init 1 */

	/** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
	 */
	hadc1.Instance = ADC1;
 8001a1c:	4b2b      	ldr	r3, [pc, #172]	; (8001acc <MX_ADC1_Init+0xc4>)
 8001a1e:	4a2c      	ldr	r2, [pc, #176]	; (8001ad0 <MX_ADC1_Init+0xc8>)
 8001a20:	601a      	str	r2, [r3, #0]
	hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 8001a22:	4b2a      	ldr	r3, [pc, #168]	; (8001acc <MX_ADC1_Init+0xc4>)
 8001a24:	2280      	movs	r2, #128	; 0x80
 8001a26:	05d2      	lsls	r2, r2, #23
 8001a28:	605a      	str	r2, [r3, #4]
	hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8001a2a:	4b28      	ldr	r3, [pc, #160]	; (8001acc <MX_ADC1_Init+0xc4>)
 8001a2c:	2200      	movs	r2, #0
 8001a2e:	609a      	str	r2, [r3, #8]
	hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001a30:	4b26      	ldr	r3, [pc, #152]	; (8001acc <MX_ADC1_Init+0xc4>)
 8001a32:	2200      	movs	r2, #0
 8001a34:	60da      	str	r2, [r3, #12]
	hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8001a36:	4b25      	ldr	r3, [pc, #148]	; (8001acc <MX_ADC1_Init+0xc4>)
 8001a38:	2200      	movs	r2, #0
 8001a3a:	611a      	str	r2, [r3, #16]
	hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001a3c:	4b23      	ldr	r3, [pc, #140]	; (8001acc <MX_ADC1_Init+0xc4>)
 8001a3e:	2204      	movs	r2, #4
 8001a40:	615a      	str	r2, [r3, #20]
	hadc1.Init.LowPowerAutoWait = DISABLE;
 8001a42:	4b22      	ldr	r3, [pc, #136]	; (8001acc <MX_ADC1_Init+0xc4>)
 8001a44:	2200      	movs	r2, #0
 8001a46:	761a      	strb	r2, [r3, #24]
	hadc1.Init.LowPowerAutoPowerOff = DISABLE;
 8001a48:	4b20      	ldr	r3, [pc, #128]	; (8001acc <MX_ADC1_Init+0xc4>)
 8001a4a:	2200      	movs	r2, #0
 8001a4c:	765a      	strb	r2, [r3, #25]
	hadc1.Init.ContinuousConvMode = DISABLE;
 8001a4e:	4b1f      	ldr	r3, [pc, #124]	; (8001acc <MX_ADC1_Init+0xc4>)
 8001a50:	2200      	movs	r2, #0
 8001a52:	769a      	strb	r2, [r3, #26]
	hadc1.Init.NbrOfConversion = 1;
 8001a54:	4b1d      	ldr	r3, [pc, #116]	; (8001acc <MX_ADC1_Init+0xc4>)
 8001a56:	2201      	movs	r2, #1
 8001a58:	61da      	str	r2, [r3, #28]
	hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001a5a:	4b1c      	ldr	r3, [pc, #112]	; (8001acc <MX_ADC1_Init+0xc4>)
 8001a5c:	2200      	movs	r2, #0
 8001a5e:	625a      	str	r2, [r3, #36]	; 0x24
	hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001a60:	4b1a      	ldr	r3, [pc, #104]	; (8001acc <MX_ADC1_Init+0xc4>)
 8001a62:	2200      	movs	r2, #0
 8001a64:	629a      	str	r2, [r3, #40]	; 0x28
	hadc1.Init.DMAContinuousRequests = DISABLE;
 8001a66:	4b19      	ldr	r3, [pc, #100]	; (8001acc <MX_ADC1_Init+0xc4>)
 8001a68:	222c      	movs	r2, #44	; 0x2c
 8001a6a:	2100      	movs	r1, #0
 8001a6c:	5499      	strb	r1, [r3, r2]
	hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8001a6e:	4b17      	ldr	r3, [pc, #92]	; (8001acc <MX_ADC1_Init+0xc4>)
 8001a70:	2200      	movs	r2, #0
 8001a72:	631a      	str	r2, [r3, #48]	; 0x30
	hadc1.Init.SamplingTimeCommon1 = ADC_SAMPLETIME_1CYCLE_5;
 8001a74:	4b15      	ldr	r3, [pc, #84]	; (8001acc <MX_ADC1_Init+0xc4>)
 8001a76:	2200      	movs	r2, #0
 8001a78:	635a      	str	r2, [r3, #52]	; 0x34
	hadc1.Init.SamplingTimeCommon2 = ADC_SAMPLETIME_1CYCLE_5;
 8001a7a:	4b14      	ldr	r3, [pc, #80]	; (8001acc <MX_ADC1_Init+0xc4>)
 8001a7c:	2200      	movs	r2, #0
 8001a7e:	639a      	str	r2, [r3, #56]	; 0x38
	hadc1.Init.OversamplingMode = DISABLE;
 8001a80:	4b12      	ldr	r3, [pc, #72]	; (8001acc <MX_ADC1_Init+0xc4>)
 8001a82:	223c      	movs	r2, #60	; 0x3c
 8001a84:	2100      	movs	r1, #0
 8001a86:	5499      	strb	r1, [r3, r2]
	hadc1.Init.TriggerFrequencyMode = ADC_TRIGGER_FREQ_HIGH;
 8001a88:	4b10      	ldr	r3, [pc, #64]	; (8001acc <MX_ADC1_Init+0xc4>)
 8001a8a:	2200      	movs	r2, #0
 8001a8c:	64da      	str	r2, [r3, #76]	; 0x4c
	if (HAL_ADC_Init(&hadc1) != HAL_OK) {
 8001a8e:	4b0f      	ldr	r3, [pc, #60]	; (8001acc <MX_ADC1_Init+0xc4>)
 8001a90:	0018      	movs	r0, r3
 8001a92:	f000 fcdf 	bl	8002454 <HAL_ADC_Init>
 8001a96:	1e03      	subs	r3, r0, #0
 8001a98:	d001      	beq.n	8001a9e <MX_ADC1_Init+0x96>
		Error_Handler();
 8001a9a:	f000 f91f 	bl	8001cdc <Error_Handler>
	}

	/** Configure Regular Channel
	 */
	sConfig.Channel = ADC_CHANNEL_6;
 8001a9e:	1d3b      	adds	r3, r7, #4
 8001aa0:	4a0c      	ldr	r2, [pc, #48]	; (8001ad4 <MX_ADC1_Init+0xcc>)
 8001aa2:	601a      	str	r2, [r3, #0]
	sConfig.Rank = ADC_REGULAR_RANK_1;
 8001aa4:	1d3b      	adds	r3, r7, #4
 8001aa6:	2200      	movs	r2, #0
 8001aa8:	605a      	str	r2, [r3, #4]
	sConfig.SamplingTime = ADC_SAMPLINGTIME_COMMON_1;
 8001aaa:	1d3b      	adds	r3, r7, #4
 8001aac:	2200      	movs	r2, #0
 8001aae:	609a      	str	r2, [r3, #8]
	if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK) {
 8001ab0:	1d3a      	adds	r2, r7, #4
 8001ab2:	4b06      	ldr	r3, [pc, #24]	; (8001acc <MX_ADC1_Init+0xc4>)
 8001ab4:	0011      	movs	r1, r2
 8001ab6:	0018      	movs	r0, r3
 8001ab8:	f000 ff62 	bl	8002980 <HAL_ADC_ConfigChannel>
 8001abc:	1e03      	subs	r3, r0, #0
 8001abe:	d001      	beq.n	8001ac4 <MX_ADC1_Init+0xbc>
		Error_Handler();
 8001ac0:	f000 f90c 	bl	8001cdc <Error_Handler>
	}
	/* USER CODE BEGIN ADC1_Init 2 */

	/* USER CODE END ADC1_Init 2 */

}
 8001ac4:	46c0      	nop			; (mov r8, r8)
 8001ac6:	46bd      	mov	sp, r7
 8001ac8:	b004      	add	sp, #16
 8001aca:	bd80      	pop	{r7, pc}
 8001acc:	2000008c 	.word	0x2000008c
 8001ad0:	40012400 	.word	0x40012400
 8001ad4:	18000040 	.word	0x18000040

08001ad8 <MX_TIM1_Init>:
/**
 * @brief TIM1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_TIM1_Init(void) {
 8001ad8:	b580      	push	{r7, lr}
 8001ada:	b09c      	sub	sp, #112	; 0x70
 8001adc:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN TIM1_Init 0 */

	/* USER CODE END TIM1_Init 0 */

	TIM_ClockConfigTypeDef sClockSourceConfig = { 0 };
 8001ade:	2360      	movs	r3, #96	; 0x60
 8001ae0:	18fb      	adds	r3, r7, r3
 8001ae2:	0018      	movs	r0, r3
 8001ae4:	2310      	movs	r3, #16
 8001ae6:	001a      	movs	r2, r3
 8001ae8:	2100      	movs	r1, #0
 8001aea:	f003 ff51 	bl	8005990 <memset>
	TIM_MasterConfigTypeDef sMasterConfig = { 0 };
 8001aee:	2354      	movs	r3, #84	; 0x54
 8001af0:	18fb      	adds	r3, r7, r3
 8001af2:	0018      	movs	r0, r3
 8001af4:	230c      	movs	r3, #12
 8001af6:	001a      	movs	r2, r3
 8001af8:	2100      	movs	r1, #0
 8001afa:	f003 ff49 	bl	8005990 <memset>
	TIM_OC_InitTypeDef sConfigOC = { 0 };
 8001afe:	2338      	movs	r3, #56	; 0x38
 8001b00:	18fb      	adds	r3, r7, r3
 8001b02:	0018      	movs	r0, r3
 8001b04:	231c      	movs	r3, #28
 8001b06:	001a      	movs	r2, r3
 8001b08:	2100      	movs	r1, #0
 8001b0a:	f003 ff41 	bl	8005990 <memset>
	TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = { 0 };
 8001b0e:	1d3b      	adds	r3, r7, #4
 8001b10:	0018      	movs	r0, r3
 8001b12:	2334      	movs	r3, #52	; 0x34
 8001b14:	001a      	movs	r2, r3
 8001b16:	2100      	movs	r1, #0
 8001b18:	f003 ff3a 	bl	8005990 <memset>

	/* USER CODE BEGIN TIM1_Init 1 */

	/* USER CODE END TIM1_Init 1 */
	htim1.Instance = TIM1;
 8001b1c:	4b51      	ldr	r3, [pc, #324]	; (8001c64 <MX_TIM1_Init+0x18c>)
 8001b1e:	4a52      	ldr	r2, [pc, #328]	; (8001c68 <MX_TIM1_Init+0x190>)
 8001b20:	601a      	str	r2, [r3, #0]
	htim1.Init.Prescaler = 100 - 1;
 8001b22:	4b50      	ldr	r3, [pc, #320]	; (8001c64 <MX_TIM1_Init+0x18c>)
 8001b24:	2263      	movs	r2, #99	; 0x63
 8001b26:	605a      	str	r2, [r3, #4]
	htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001b28:	4b4e      	ldr	r3, [pc, #312]	; (8001c64 <MX_TIM1_Init+0x18c>)
 8001b2a:	2200      	movs	r2, #0
 8001b2c:	609a      	str	r2, [r3, #8]
	htim1.Init.Period = 8000 - 1;
 8001b2e:	4b4d      	ldr	r3, [pc, #308]	; (8001c64 <MX_TIM1_Init+0x18c>)
 8001b30:	4a4e      	ldr	r2, [pc, #312]	; (8001c6c <MX_TIM1_Init+0x194>)
 8001b32:	60da      	str	r2, [r3, #12]
	htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001b34:	4b4b      	ldr	r3, [pc, #300]	; (8001c64 <MX_TIM1_Init+0x18c>)
 8001b36:	2200      	movs	r2, #0
 8001b38:	611a      	str	r2, [r3, #16]
	htim1.Init.RepetitionCounter = 0;
 8001b3a:	4b4a      	ldr	r3, [pc, #296]	; (8001c64 <MX_TIM1_Init+0x18c>)
 8001b3c:	2200      	movs	r2, #0
 8001b3e:	615a      	str	r2, [r3, #20]
	htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001b40:	4b48      	ldr	r3, [pc, #288]	; (8001c64 <MX_TIM1_Init+0x18c>)
 8001b42:	2200      	movs	r2, #0
 8001b44:	619a      	str	r2, [r3, #24]
	if (HAL_TIM_Base_Init(&htim1) != HAL_OK) {
 8001b46:	4b47      	ldr	r3, [pc, #284]	; (8001c64 <MX_TIM1_Init+0x18c>)
 8001b48:	0018      	movs	r0, r3
 8001b4a:	f002 fccf 	bl	80044ec <HAL_TIM_Base_Init>
 8001b4e:	1e03      	subs	r3, r0, #0
 8001b50:	d001      	beq.n	8001b56 <MX_TIM1_Init+0x7e>
		Error_Handler();
 8001b52:	f000 f8c3 	bl	8001cdc <Error_Handler>
	}
	sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001b56:	2160      	movs	r1, #96	; 0x60
 8001b58:	187b      	adds	r3, r7, r1
 8001b5a:	2280      	movs	r2, #128	; 0x80
 8001b5c:	0152      	lsls	r2, r2, #5
 8001b5e:	601a      	str	r2, [r3, #0]
	if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK) {
 8001b60:	187a      	adds	r2, r7, r1
 8001b62:	4b40      	ldr	r3, [pc, #256]	; (8001c64 <MX_TIM1_Init+0x18c>)
 8001b64:	0011      	movs	r1, r2
 8001b66:	0018      	movs	r0, r3
 8001b68:	f002 ff68 	bl	8004a3c <HAL_TIM_ConfigClockSource>
 8001b6c:	1e03      	subs	r3, r0, #0
 8001b6e:	d001      	beq.n	8001b74 <MX_TIM1_Init+0x9c>
		Error_Handler();
 8001b70:	f000 f8b4 	bl	8001cdc <Error_Handler>
	}
	if (HAL_TIM_PWM_Init(&htim1) != HAL_OK) {
 8001b74:	4b3b      	ldr	r3, [pc, #236]	; (8001c64 <MX_TIM1_Init+0x18c>)
 8001b76:	0018      	movs	r0, r3
 8001b78:	f002 fd10 	bl	800459c <HAL_TIM_PWM_Init>
 8001b7c:	1e03      	subs	r3, r0, #0
 8001b7e:	d001      	beq.n	8001b84 <MX_TIM1_Init+0xac>
		Error_Handler();
 8001b80:	f000 f8ac 	bl	8001cdc <Error_Handler>
	}
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001b84:	2154      	movs	r1, #84	; 0x54
 8001b86:	187b      	adds	r3, r7, r1
 8001b88:	2200      	movs	r2, #0
 8001b8a:	601a      	str	r2, [r3, #0]
	sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8001b8c:	187b      	adds	r3, r7, r1
 8001b8e:	2200      	movs	r2, #0
 8001b90:	605a      	str	r2, [r3, #4]
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001b92:	187b      	adds	r3, r7, r1
 8001b94:	2200      	movs	r2, #0
 8001b96:	609a      	str	r2, [r3, #8]
	if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig)
 8001b98:	187a      	adds	r2, r7, r1
 8001b9a:	4b32      	ldr	r3, [pc, #200]	; (8001c64 <MX_TIM1_Init+0x18c>)
 8001b9c:	0011      	movs	r1, r2
 8001b9e:	0018      	movs	r0, r3
 8001ba0:	f003 fc30 	bl	8005404 <HAL_TIMEx_MasterConfigSynchronization>
 8001ba4:	1e03      	subs	r3, r0, #0
 8001ba6:	d001      	beq.n	8001bac <MX_TIM1_Init+0xd4>
			!= HAL_OK) {
		Error_Handler();
 8001ba8:	f000 f898 	bl	8001cdc <Error_Handler>
	}
	sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001bac:	2138      	movs	r1, #56	; 0x38
 8001bae:	187b      	adds	r3, r7, r1
 8001bb0:	2260      	movs	r2, #96	; 0x60
 8001bb2:	601a      	str	r2, [r3, #0]
	sConfigOC.Pulse = 0;
 8001bb4:	187b      	adds	r3, r7, r1
 8001bb6:	2200      	movs	r2, #0
 8001bb8:	605a      	str	r2, [r3, #4]
	sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001bba:	187b      	adds	r3, r7, r1
 8001bbc:	2200      	movs	r2, #0
 8001bbe:	609a      	str	r2, [r3, #8]
	sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8001bc0:	187b      	adds	r3, r7, r1
 8001bc2:	2200      	movs	r2, #0
 8001bc4:	60da      	str	r2, [r3, #12]
	sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001bc6:	187b      	adds	r3, r7, r1
 8001bc8:	2200      	movs	r2, #0
 8001bca:	611a      	str	r2, [r3, #16]
	sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8001bcc:	187b      	adds	r3, r7, r1
 8001bce:	2200      	movs	r2, #0
 8001bd0:	615a      	str	r2, [r3, #20]
	sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8001bd2:	187b      	adds	r3, r7, r1
 8001bd4:	2200      	movs	r2, #0
 8001bd6:	619a      	str	r2, [r3, #24]
	if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1)
 8001bd8:	1879      	adds	r1, r7, r1
 8001bda:	4b22      	ldr	r3, [pc, #136]	; (8001c64 <MX_TIM1_Init+0x18c>)
 8001bdc:	2200      	movs	r2, #0
 8001bde:	0018      	movs	r0, r3
 8001be0:	f002 fe2c 	bl	800483c <HAL_TIM_PWM_ConfigChannel>
 8001be4:	1e03      	subs	r3, r0, #0
 8001be6:	d001      	beq.n	8001bec <MX_TIM1_Init+0x114>
			!= HAL_OK) {
		Error_Handler();
 8001be8:	f000 f878 	bl	8001cdc <Error_Handler>
	}
	sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8001bec:	1d3b      	adds	r3, r7, #4
 8001bee:	2200      	movs	r2, #0
 8001bf0:	601a      	str	r2, [r3, #0]
	sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8001bf2:	1d3b      	adds	r3, r7, #4
 8001bf4:	2200      	movs	r2, #0
 8001bf6:	605a      	str	r2, [r3, #4]
	sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8001bf8:	1d3b      	adds	r3, r7, #4
 8001bfa:	2200      	movs	r2, #0
 8001bfc:	609a      	str	r2, [r3, #8]
	sBreakDeadTimeConfig.DeadTime = 0;
 8001bfe:	1d3b      	adds	r3, r7, #4
 8001c00:	2200      	movs	r2, #0
 8001c02:	60da      	str	r2, [r3, #12]
	sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8001c04:	1d3b      	adds	r3, r7, #4
 8001c06:	2200      	movs	r2, #0
 8001c08:	611a      	str	r2, [r3, #16]
	sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8001c0a:	1d3b      	adds	r3, r7, #4
 8001c0c:	2280      	movs	r2, #128	; 0x80
 8001c0e:	0192      	lsls	r2, r2, #6
 8001c10:	615a      	str	r2, [r3, #20]
	sBreakDeadTimeConfig.BreakFilter = 0;
 8001c12:	1d3b      	adds	r3, r7, #4
 8001c14:	2200      	movs	r2, #0
 8001c16:	619a      	str	r2, [r3, #24]
	sBreakDeadTimeConfig.BreakAFMode = TIM_BREAK_AFMODE_INPUT;
 8001c18:	1d3b      	adds	r3, r7, #4
 8001c1a:	2200      	movs	r2, #0
 8001c1c:	61da      	str	r2, [r3, #28]
	sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 8001c1e:	1d3b      	adds	r3, r7, #4
 8001c20:	2200      	movs	r2, #0
 8001c22:	621a      	str	r2, [r3, #32]
	sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 8001c24:	1d3b      	adds	r3, r7, #4
 8001c26:	2280      	movs	r2, #128	; 0x80
 8001c28:	0492      	lsls	r2, r2, #18
 8001c2a:	625a      	str	r2, [r3, #36]	; 0x24
	sBreakDeadTimeConfig.Break2Filter = 0;
 8001c2c:	1d3b      	adds	r3, r7, #4
 8001c2e:	2200      	movs	r2, #0
 8001c30:	629a      	str	r2, [r3, #40]	; 0x28
	sBreakDeadTimeConfig.Break2AFMode = TIM_BREAK_AFMODE_INPUT;
 8001c32:	1d3b      	adds	r3, r7, #4
 8001c34:	2200      	movs	r2, #0
 8001c36:	62da      	str	r2, [r3, #44]	; 0x2c
	sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8001c38:	1d3b      	adds	r3, r7, #4
 8001c3a:	2200      	movs	r2, #0
 8001c3c:	631a      	str	r2, [r3, #48]	; 0x30
	if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig)
 8001c3e:	1d3a      	adds	r2, r7, #4
 8001c40:	4b08      	ldr	r3, [pc, #32]	; (8001c64 <MX_TIM1_Init+0x18c>)
 8001c42:	0011      	movs	r1, r2
 8001c44:	0018      	movs	r0, r3
 8001c46:	f003 fc53 	bl	80054f0 <HAL_TIMEx_ConfigBreakDeadTime>
 8001c4a:	1e03      	subs	r3, r0, #0
 8001c4c:	d001      	beq.n	8001c52 <MX_TIM1_Init+0x17a>
			!= HAL_OK) {
		Error_Handler();
 8001c4e:	f000 f845 	bl	8001cdc <Error_Handler>
	}
	/* USER CODE BEGIN TIM1_Init 2 */

	/* USER CODE END TIM1_Init 2 */
	HAL_TIM_MspPostInit(&htim1);
 8001c52:	4b04      	ldr	r3, [pc, #16]	; (8001c64 <MX_TIM1_Init+0x18c>)
 8001c54:	0018      	movs	r0, r3
 8001c56:	f000 f907 	bl	8001e68 <HAL_TIM_MspPostInit>

}
 8001c5a:	46c0      	nop			; (mov r8, r8)
 8001c5c:	46bd      	mov	sp, r7
 8001c5e:	b01c      	add	sp, #112	; 0x70
 8001c60:	bd80      	pop	{r7, pc}
 8001c62:	46c0      	nop			; (mov r8, r8)
 8001c64:	200000f0 	.word	0x200000f0
 8001c68:	40012c00 	.word	0x40012c00
 8001c6c:	00001f3f 	.word	0x00001f3f

08001c70 <MX_GPIO_Init>:
/**
 * @brief GPIO Initialization Function
 * @param None
 * @retval None
 */
static void MX_GPIO_Init(void) {
 8001c70:	b580      	push	{r7, lr}
 8001c72:	b086      	sub	sp, #24
 8001c74:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct = { 0 };
 8001c76:	1d3b      	adds	r3, r7, #4
 8001c78:	0018      	movs	r0, r3
 8001c7a:	2314      	movs	r3, #20
 8001c7c:	001a      	movs	r2, r3
 8001c7e:	2100      	movs	r1, #0
 8001c80:	f003 fe86 	bl	8005990 <memset>

	/* GPIO Ports Clock Enable */
	__HAL_RCC_GPIOA_CLK_ENABLE();
 8001c84:	4b14      	ldr	r3, [pc, #80]	; (8001cd8 <MX_GPIO_Init+0x68>)
 8001c86:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001c88:	4b13      	ldr	r3, [pc, #76]	; (8001cd8 <MX_GPIO_Init+0x68>)
 8001c8a:	2101      	movs	r1, #1
 8001c8c:	430a      	orrs	r2, r1
 8001c8e:	635a      	str	r2, [r3, #52]	; 0x34
 8001c90:	4b11      	ldr	r3, [pc, #68]	; (8001cd8 <MX_GPIO_Init+0x68>)
 8001c92:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001c94:	2201      	movs	r2, #1
 8001c96:	4013      	ands	r3, r2
 8001c98:	603b      	str	r3, [r7, #0]
 8001c9a:	683b      	ldr	r3, [r7, #0]

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOA,
 8001c9c:	23a0      	movs	r3, #160	; 0xa0
 8001c9e:	05db      	lsls	r3, r3, #23
 8001ca0:	2200      	movs	r2, #0
 8001ca2:	213f      	movs	r1, #63	; 0x3f
 8001ca4:	0018      	movs	r0, r3
 8001ca6:	f001 fc9d 	bl	80035e4 <HAL_GPIO_WritePin>
			GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_2 | GPIO_PIN_3 | GPIO_PIN_4
					| GPIO_PIN_5, GPIO_PIN_RESET);

	/*Configure GPIO pins : PA0 PA1 PA2 PA3
	 PA4 PA5 */
	GPIO_InitStruct.Pin = GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_2 | GPIO_PIN_3
 8001caa:	1d3b      	adds	r3, r7, #4
 8001cac:	223f      	movs	r2, #63	; 0x3f
 8001cae:	601a      	str	r2, [r3, #0]
			| GPIO_PIN_4 | GPIO_PIN_5;
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001cb0:	1d3b      	adds	r3, r7, #4
 8001cb2:	2201      	movs	r2, #1
 8001cb4:	605a      	str	r2, [r3, #4]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001cb6:	1d3b      	adds	r3, r7, #4
 8001cb8:	2200      	movs	r2, #0
 8001cba:	609a      	str	r2, [r3, #8]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001cbc:	1d3b      	adds	r3, r7, #4
 8001cbe:	2200      	movs	r2, #0
 8001cc0:	60da      	str	r2, [r3, #12]
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001cc2:	1d3a      	adds	r2, r7, #4
 8001cc4:	23a0      	movs	r3, #160	; 0xa0
 8001cc6:	05db      	lsls	r3, r3, #23
 8001cc8:	0011      	movs	r1, r2
 8001cca:	0018      	movs	r0, r3
 8001ccc:	f001 fb1e 	bl	800330c <HAL_GPIO_Init>

}
 8001cd0:	46c0      	nop			; (mov r8, r8)
 8001cd2:	46bd      	mov	sp, r7
 8001cd4:	b006      	add	sp, #24
 8001cd6:	bd80      	pop	{r7, pc}
 8001cd8:	40021000 	.word	0x40021000

08001cdc <Error_Handler>:

/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void) {
 8001cdc:	b580      	push	{r7, lr}
 8001cde:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001ce0:	b672      	cpsid	i
}
 8001ce2:	46c0      	nop			; (mov r8, r8)
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 8001ce4:	e7fe      	b.n	8001ce4 <Error_Handler+0x8>
	...

08001ce8 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001ce8:	b580      	push	{r7, lr}
 8001cea:	b082      	sub	sp, #8
 8001cec:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001cee:	4b14      	ldr	r3, [pc, #80]	; (8001d40 <HAL_MspInit+0x58>)
 8001cf0:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001cf2:	4b13      	ldr	r3, [pc, #76]	; (8001d40 <HAL_MspInit+0x58>)
 8001cf4:	2101      	movs	r1, #1
 8001cf6:	430a      	orrs	r2, r1
 8001cf8:	641a      	str	r2, [r3, #64]	; 0x40
 8001cfa:	4b11      	ldr	r3, [pc, #68]	; (8001d40 <HAL_MspInit+0x58>)
 8001cfc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001cfe:	2201      	movs	r2, #1
 8001d00:	4013      	ands	r3, r2
 8001d02:	607b      	str	r3, [r7, #4]
 8001d04:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001d06:	4b0e      	ldr	r3, [pc, #56]	; (8001d40 <HAL_MspInit+0x58>)
 8001d08:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8001d0a:	4b0d      	ldr	r3, [pc, #52]	; (8001d40 <HAL_MspInit+0x58>)
 8001d0c:	2180      	movs	r1, #128	; 0x80
 8001d0e:	0549      	lsls	r1, r1, #21
 8001d10:	430a      	orrs	r2, r1
 8001d12:	63da      	str	r2, [r3, #60]	; 0x3c
 8001d14:	4b0a      	ldr	r3, [pc, #40]	; (8001d40 <HAL_MspInit+0x58>)
 8001d16:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8001d18:	2380      	movs	r3, #128	; 0x80
 8001d1a:	055b      	lsls	r3, r3, #21
 8001d1c:	4013      	ands	r3, r2
 8001d1e:	603b      	str	r3, [r7, #0]
 8001d20:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the Internal Voltage Reference buffer
  */
  HAL_SYSCFG_DisableVREFBUF();
 8001d22:	f000 fa1b 	bl	800215c <HAL_SYSCFG_DisableVREFBUF>

  /** Configure the internal voltage reference buffer high impedance mode
  */
  HAL_SYSCFG_VREFBUF_HighImpedanceConfig(SYSCFG_VREFBUF_HIGH_IMPEDANCE_ENABLE);
 8001d26:	2002      	movs	r0, #2
 8001d28:	f000 fa04 	bl	8002134 <HAL_SYSCFG_VREFBUF_HighImpedanceConfig>

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_SYSCFG_StrobeDBattpinsConfig(SYSCFG_CFGR1_UCPD1_STROBE | SYSCFG_CFGR1_UCPD2_STROBE);
 8001d2c:	23c0      	movs	r3, #192	; 0xc0
 8001d2e:	00db      	lsls	r3, r3, #3
 8001d30:	0018      	movs	r0, r3
 8001d32:	f000 fa21 	bl	8002178 <HAL_SYSCFG_StrobeDBattpinsConfig>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001d36:	46c0      	nop			; (mov r8, r8)
 8001d38:	46bd      	mov	sp, r7
 8001d3a:	b002      	add	sp, #8
 8001d3c:	bd80      	pop	{r7, pc}
 8001d3e:	46c0      	nop			; (mov r8, r8)
 8001d40:	40021000 	.word	0x40021000

08001d44 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001d44:	b590      	push	{r4, r7, lr}
 8001d46:	b09d      	sub	sp, #116	; 0x74
 8001d48:	af00      	add	r7, sp, #0
 8001d4a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001d4c:	235c      	movs	r3, #92	; 0x5c
 8001d4e:	18fb      	adds	r3, r7, r3
 8001d50:	0018      	movs	r0, r3
 8001d52:	2314      	movs	r3, #20
 8001d54:	001a      	movs	r2, r3
 8001d56:	2100      	movs	r1, #0
 8001d58:	f003 fe1a 	bl	8005990 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001d5c:	2410      	movs	r4, #16
 8001d5e:	193b      	adds	r3, r7, r4
 8001d60:	0018      	movs	r0, r3
 8001d62:	234c      	movs	r3, #76	; 0x4c
 8001d64:	001a      	movs	r2, r3
 8001d66:	2100      	movs	r1, #0
 8001d68:	f003 fe12 	bl	8005990 <memset>
  if(hadc->Instance==ADC1)
 8001d6c:	687b      	ldr	r3, [r7, #4]
 8001d6e:	681b      	ldr	r3, [r3, #0]
 8001d70:	4a20      	ldr	r2, [pc, #128]	; (8001df4 <HAL_ADC_MspInit+0xb0>)
 8001d72:	4293      	cmp	r3, r2
 8001d74:	d139      	bne.n	8001dea <HAL_ADC_MspInit+0xa6>

  /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8001d76:	193b      	adds	r3, r7, r4
 8001d78:	2280      	movs	r2, #128	; 0x80
 8001d7a:	01d2      	lsls	r2, r2, #7
 8001d7c:	601a      	str	r2, [r3, #0]
    PeriphClkInit.AdcClockSelection = RCC_ADCCLKSOURCE_SYSCLK;
 8001d7e:	193b      	adds	r3, r7, r4
 8001d80:	2200      	movs	r2, #0
 8001d82:	631a      	str	r2, [r3, #48]	; 0x30
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001d84:	193b      	adds	r3, r7, r4
 8001d86:	0018      	movs	r0, r3
 8001d88:	f002 f974 	bl	8004074 <HAL_RCCEx_PeriphCLKConfig>
 8001d8c:	1e03      	subs	r3, r0, #0
 8001d8e:	d001      	beq.n	8001d94 <HAL_ADC_MspInit+0x50>
    {
      Error_Handler();
 8001d90:	f7ff ffa4 	bl	8001cdc <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_ADC_CLK_ENABLE();
 8001d94:	4b18      	ldr	r3, [pc, #96]	; (8001df8 <HAL_ADC_MspInit+0xb4>)
 8001d96:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001d98:	4b17      	ldr	r3, [pc, #92]	; (8001df8 <HAL_ADC_MspInit+0xb4>)
 8001d9a:	2180      	movs	r1, #128	; 0x80
 8001d9c:	0349      	lsls	r1, r1, #13
 8001d9e:	430a      	orrs	r2, r1
 8001da0:	641a      	str	r2, [r3, #64]	; 0x40
 8001da2:	4b15      	ldr	r3, [pc, #84]	; (8001df8 <HAL_ADC_MspInit+0xb4>)
 8001da4:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001da6:	2380      	movs	r3, #128	; 0x80
 8001da8:	035b      	lsls	r3, r3, #13
 8001daa:	4013      	ands	r3, r2
 8001dac:	60fb      	str	r3, [r7, #12]
 8001dae:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001db0:	4b11      	ldr	r3, [pc, #68]	; (8001df8 <HAL_ADC_MspInit+0xb4>)
 8001db2:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001db4:	4b10      	ldr	r3, [pc, #64]	; (8001df8 <HAL_ADC_MspInit+0xb4>)
 8001db6:	2101      	movs	r1, #1
 8001db8:	430a      	orrs	r2, r1
 8001dba:	635a      	str	r2, [r3, #52]	; 0x34
 8001dbc:	4b0e      	ldr	r3, [pc, #56]	; (8001df8 <HAL_ADC_MspInit+0xb4>)
 8001dbe:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001dc0:	2201      	movs	r2, #1
 8001dc2:	4013      	ands	r3, r2
 8001dc4:	60bb      	str	r3, [r7, #8]
 8001dc6:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PA6     ------> ADC1_IN6
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8001dc8:	215c      	movs	r1, #92	; 0x5c
 8001dca:	187b      	adds	r3, r7, r1
 8001dcc:	2240      	movs	r2, #64	; 0x40
 8001dce:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001dd0:	187b      	adds	r3, r7, r1
 8001dd2:	2203      	movs	r2, #3
 8001dd4:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001dd6:	187b      	adds	r3, r7, r1
 8001dd8:	2200      	movs	r2, #0
 8001dda:	609a      	str	r2, [r3, #8]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001ddc:	187a      	adds	r2, r7, r1
 8001dde:	23a0      	movs	r3, #160	; 0xa0
 8001de0:	05db      	lsls	r3, r3, #23
 8001de2:	0011      	movs	r1, r2
 8001de4:	0018      	movs	r0, r3
 8001de6:	f001 fa91 	bl	800330c <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8001dea:	46c0      	nop			; (mov r8, r8)
 8001dec:	46bd      	mov	sp, r7
 8001dee:	b01d      	add	sp, #116	; 0x74
 8001df0:	bd90      	pop	{r4, r7, pc}
 8001df2:	46c0      	nop			; (mov r8, r8)
 8001df4:	40012400 	.word	0x40012400
 8001df8:	40021000 	.word	0x40021000

08001dfc <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001dfc:	b590      	push	{r4, r7, lr}
 8001dfe:	b097      	sub	sp, #92	; 0x5c
 8001e00:	af00      	add	r7, sp, #0
 8001e02:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001e04:	240c      	movs	r4, #12
 8001e06:	193b      	adds	r3, r7, r4
 8001e08:	0018      	movs	r0, r3
 8001e0a:	234c      	movs	r3, #76	; 0x4c
 8001e0c:	001a      	movs	r2, r3
 8001e0e:	2100      	movs	r1, #0
 8001e10:	f003 fdbe 	bl	8005990 <memset>
  if(htim_base->Instance==TIM1)
 8001e14:	687b      	ldr	r3, [r7, #4]
 8001e16:	681b      	ldr	r3, [r3, #0]
 8001e18:	4a11      	ldr	r2, [pc, #68]	; (8001e60 <HAL_TIM_Base_MspInit+0x64>)
 8001e1a:	4293      	cmp	r3, r2
 8001e1c:	d11c      	bne.n	8001e58 <HAL_TIM_Base_MspInit+0x5c>

  /* USER CODE END TIM1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_TIM1;
 8001e1e:	193b      	adds	r3, r7, r4
 8001e20:	2280      	movs	r2, #128	; 0x80
 8001e22:	0392      	lsls	r2, r2, #14
 8001e24:	601a      	str	r2, [r3, #0]
    PeriphClkInit.Tim1ClockSelection = RCC_TIM1CLKSOURCE_PCLK1;
 8001e26:	193b      	adds	r3, r7, r4
 8001e28:	2200      	movs	r2, #0
 8001e2a:	639a      	str	r2, [r3, #56]	; 0x38
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001e2c:	193b      	adds	r3, r7, r4
 8001e2e:	0018      	movs	r0, r3
 8001e30:	f002 f920 	bl	8004074 <HAL_RCCEx_PeriphCLKConfig>
 8001e34:	1e03      	subs	r3, r0, #0
 8001e36:	d001      	beq.n	8001e3c <HAL_TIM_Base_MspInit+0x40>
    {
      Error_Handler();
 8001e38:	f7ff ff50 	bl	8001cdc <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8001e3c:	4b09      	ldr	r3, [pc, #36]	; (8001e64 <HAL_TIM_Base_MspInit+0x68>)
 8001e3e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001e40:	4b08      	ldr	r3, [pc, #32]	; (8001e64 <HAL_TIM_Base_MspInit+0x68>)
 8001e42:	2180      	movs	r1, #128	; 0x80
 8001e44:	0109      	lsls	r1, r1, #4
 8001e46:	430a      	orrs	r2, r1
 8001e48:	641a      	str	r2, [r3, #64]	; 0x40
 8001e4a:	4b06      	ldr	r3, [pc, #24]	; (8001e64 <HAL_TIM_Base_MspInit+0x68>)
 8001e4c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001e4e:	2380      	movs	r3, #128	; 0x80
 8001e50:	011b      	lsls	r3, r3, #4
 8001e52:	4013      	ands	r3, r2
 8001e54:	60bb      	str	r3, [r7, #8]
 8001e56:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }

}
 8001e58:	46c0      	nop			; (mov r8, r8)
 8001e5a:	46bd      	mov	sp, r7
 8001e5c:	b017      	add	sp, #92	; 0x5c
 8001e5e:	bd90      	pop	{r4, r7, pc}
 8001e60:	40012c00 	.word	0x40012c00
 8001e64:	40021000 	.word	0x40021000

08001e68 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8001e68:	b590      	push	{r4, r7, lr}
 8001e6a:	b089      	sub	sp, #36	; 0x24
 8001e6c:	af00      	add	r7, sp, #0
 8001e6e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001e70:	240c      	movs	r4, #12
 8001e72:	193b      	adds	r3, r7, r4
 8001e74:	0018      	movs	r0, r3
 8001e76:	2314      	movs	r3, #20
 8001e78:	001a      	movs	r2, r3
 8001e7a:	2100      	movs	r1, #0
 8001e7c:	f003 fd88 	bl	8005990 <memset>
  if(htim->Instance==TIM1)
 8001e80:	687b      	ldr	r3, [r7, #4]
 8001e82:	681b      	ldr	r3, [r3, #0]
 8001e84:	4a15      	ldr	r2, [pc, #84]	; (8001edc <HAL_TIM_MspPostInit+0x74>)
 8001e86:	4293      	cmp	r3, r2
 8001e88:	d123      	bne.n	8001ed2 <HAL_TIM_MspPostInit+0x6a>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001e8a:	4b15      	ldr	r3, [pc, #84]	; (8001ee0 <HAL_TIM_MspPostInit+0x78>)
 8001e8c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001e8e:	4b14      	ldr	r3, [pc, #80]	; (8001ee0 <HAL_TIM_MspPostInit+0x78>)
 8001e90:	2101      	movs	r1, #1
 8001e92:	430a      	orrs	r2, r1
 8001e94:	635a      	str	r2, [r3, #52]	; 0x34
 8001e96:	4b12      	ldr	r3, [pc, #72]	; (8001ee0 <HAL_TIM_MspPostInit+0x78>)
 8001e98:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001e9a:	2201      	movs	r2, #1
 8001e9c:	4013      	ands	r3, r2
 8001e9e:	60bb      	str	r3, [r7, #8]
 8001ea0:	68bb      	ldr	r3, [r7, #8]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 8001ea2:	193b      	adds	r3, r7, r4
 8001ea4:	2280      	movs	r2, #128	; 0x80
 8001ea6:	0052      	lsls	r2, r2, #1
 8001ea8:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001eaa:	0021      	movs	r1, r4
 8001eac:	187b      	adds	r3, r7, r1
 8001eae:	2202      	movs	r2, #2
 8001eb0:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001eb2:	187b      	adds	r3, r7, r1
 8001eb4:	2200      	movs	r2, #0
 8001eb6:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001eb8:	187b      	adds	r3, r7, r1
 8001eba:	2200      	movs	r2, #0
 8001ebc:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM1;
 8001ebe:	187b      	adds	r3, r7, r1
 8001ec0:	2202      	movs	r2, #2
 8001ec2:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001ec4:	187a      	adds	r2, r7, r1
 8001ec6:	23a0      	movs	r3, #160	; 0xa0
 8001ec8:	05db      	lsls	r3, r3, #23
 8001eca:	0011      	movs	r1, r2
 8001ecc:	0018      	movs	r0, r3
 8001ece:	f001 fa1d 	bl	800330c <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 8001ed2:	46c0      	nop			; (mov r8, r8)
 8001ed4:	46bd      	mov	sp, r7
 8001ed6:	b009      	add	sp, #36	; 0x24
 8001ed8:	bd90      	pop	{r4, r7, pc}
 8001eda:	46c0      	nop			; (mov r8, r8)
 8001edc:	40012c00 	.word	0x40012c00
 8001ee0:	40021000 	.word	0x40021000

08001ee4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001ee4:	b580      	push	{r7, lr}
 8001ee6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001ee8:	e7fe      	b.n	8001ee8 <NMI_Handler+0x4>

08001eea <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001eea:	b580      	push	{r7, lr}
 8001eec:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001eee:	e7fe      	b.n	8001eee <HardFault_Handler+0x4>

08001ef0 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001ef0:	b580      	push	{r7, lr}
 8001ef2:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8001ef4:	46c0      	nop			; (mov r8, r8)
 8001ef6:	46bd      	mov	sp, r7
 8001ef8:	bd80      	pop	{r7, pc}

08001efa <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001efa:	b580      	push	{r7, lr}
 8001efc:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001efe:	46c0      	nop			; (mov r8, r8)
 8001f00:	46bd      	mov	sp, r7
 8001f02:	bd80      	pop	{r7, pc}

08001f04 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001f04:	b580      	push	{r7, lr}
 8001f06:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001f08:	f000 f8d4 	bl	80020b4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001f0c:	46c0      	nop			; (mov r8, r8)
 8001f0e:	46bd      	mov	sp, r7
 8001f10:	bd80      	pop	{r7, pc}
	...

08001f14 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001f14:	b580      	push	{r7, lr}
 8001f16:	b086      	sub	sp, #24
 8001f18:	af00      	add	r7, sp, #0
 8001f1a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001f1c:	4a14      	ldr	r2, [pc, #80]	; (8001f70 <_sbrk+0x5c>)
 8001f1e:	4b15      	ldr	r3, [pc, #84]	; (8001f74 <_sbrk+0x60>)
 8001f20:	1ad3      	subs	r3, r2, r3
 8001f22:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001f24:	697b      	ldr	r3, [r7, #20]
 8001f26:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001f28:	4b13      	ldr	r3, [pc, #76]	; (8001f78 <_sbrk+0x64>)
 8001f2a:	681b      	ldr	r3, [r3, #0]
 8001f2c:	2b00      	cmp	r3, #0
 8001f2e:	d102      	bne.n	8001f36 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001f30:	4b11      	ldr	r3, [pc, #68]	; (8001f78 <_sbrk+0x64>)
 8001f32:	4a12      	ldr	r2, [pc, #72]	; (8001f7c <_sbrk+0x68>)
 8001f34:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001f36:	4b10      	ldr	r3, [pc, #64]	; (8001f78 <_sbrk+0x64>)
 8001f38:	681a      	ldr	r2, [r3, #0]
 8001f3a:	687b      	ldr	r3, [r7, #4]
 8001f3c:	18d3      	adds	r3, r2, r3
 8001f3e:	693a      	ldr	r2, [r7, #16]
 8001f40:	429a      	cmp	r2, r3
 8001f42:	d207      	bcs.n	8001f54 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001f44:	f003 fcfa 	bl	800593c <__errno>
 8001f48:	0003      	movs	r3, r0
 8001f4a:	220c      	movs	r2, #12
 8001f4c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001f4e:	2301      	movs	r3, #1
 8001f50:	425b      	negs	r3, r3
 8001f52:	e009      	b.n	8001f68 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001f54:	4b08      	ldr	r3, [pc, #32]	; (8001f78 <_sbrk+0x64>)
 8001f56:	681b      	ldr	r3, [r3, #0]
 8001f58:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001f5a:	4b07      	ldr	r3, [pc, #28]	; (8001f78 <_sbrk+0x64>)
 8001f5c:	681a      	ldr	r2, [r3, #0]
 8001f5e:	687b      	ldr	r3, [r7, #4]
 8001f60:	18d2      	adds	r2, r2, r3
 8001f62:	4b05      	ldr	r3, [pc, #20]	; (8001f78 <_sbrk+0x64>)
 8001f64:	601a      	str	r2, [r3, #0]

  return (void *)prev_heap_end;
 8001f66:	68fb      	ldr	r3, [r7, #12]
}
 8001f68:	0018      	movs	r0, r3
 8001f6a:	46bd      	mov	sp, r7
 8001f6c:	b006      	add	sp, #24
 8001f6e:	bd80      	pop	{r7, pc}
 8001f70:	20024000 	.word	0x20024000
 8001f74:	00000400 	.word	0x00000400
 8001f78:	20000154 	.word	0x20000154
 8001f7c:	20000170 	.word	0x20000170

08001f80 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001f80:	b580      	push	{r7, lr}
 8001f82:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001f84:	46c0      	nop			; (mov r8, r8)
 8001f86:	46bd      	mov	sp, r7
 8001f88:	bd80      	pop	{r7, pc}
	...

08001f8c <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8001f8c:	480d      	ldr	r0, [pc, #52]	; (8001fc4 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8001f8e:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
  bl  SystemInit
 8001f90:	f7ff fff6 	bl	8001f80 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001f94:	480c      	ldr	r0, [pc, #48]	; (8001fc8 <LoopForever+0x6>)
  ldr r1, =_edata
 8001f96:	490d      	ldr	r1, [pc, #52]	; (8001fcc <LoopForever+0xa>)
  ldr r2, =_sidata
 8001f98:	4a0d      	ldr	r2, [pc, #52]	; (8001fd0 <LoopForever+0xe>)
  movs r3, #0
 8001f9a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001f9c:	e002      	b.n	8001fa4 <LoopCopyDataInit>

08001f9e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001f9e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001fa0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001fa2:	3304      	adds	r3, #4

08001fa4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001fa4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001fa6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001fa8:	d3f9      	bcc.n	8001f9e <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001faa:	4a0a      	ldr	r2, [pc, #40]	; (8001fd4 <LoopForever+0x12>)
  ldr r4, =_ebss
 8001fac:	4c0a      	ldr	r4, [pc, #40]	; (8001fd8 <LoopForever+0x16>)
  movs r3, #0
 8001fae:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001fb0:	e001      	b.n	8001fb6 <LoopFillZerobss>

08001fb2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001fb2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001fb4:	3204      	adds	r2, #4

08001fb6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001fb6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001fb8:	d3fb      	bcc.n	8001fb2 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8001fba:	f003 fcc5 	bl	8005948 <__libc_init_array>
/* Call the application s entry point.*/
  bl main
 8001fbe:	f7ff fc33 	bl	8001828 <main>

08001fc2 <LoopForever>:

LoopForever:
  b LoopForever
 8001fc2:	e7fe      	b.n	8001fc2 <LoopForever>
  ldr   r0, =_estack
 8001fc4:	20024000 	.word	0x20024000
  ldr r0, =_sdata
 8001fc8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001fcc:	20000070 	.word	0x20000070
  ldr r2, =_sidata
 8001fd0:	080063c0 	.word	0x080063c0
  ldr r2, =_sbss
 8001fd4:	20000070 	.word	0x20000070
  ldr r4, =_ebss
 8001fd8:	2000016c 	.word	0x2000016c

08001fdc <ADC1_COMP_IRQHandler>:
 * @retval None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001fdc:	e7fe      	b.n	8001fdc <ADC1_COMP_IRQHandler>
	...

08001fe0 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001fe0:	b580      	push	{r7, lr}
 8001fe2:	b082      	sub	sp, #8
 8001fe4:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8001fe6:	1dfb      	adds	r3, r7, #7
 8001fe8:	2200      	movs	r2, #0
 8001fea:	701a      	strb	r2, [r3, #0]
#if (INSTRUCTION_CACHE_ENABLE == 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001fec:	4b0b      	ldr	r3, [pc, #44]	; (800201c <HAL_Init+0x3c>)
 8001fee:	681a      	ldr	r2, [r3, #0]
 8001ff0:	4b0a      	ldr	r3, [pc, #40]	; (800201c <HAL_Init+0x3c>)
 8001ff2:	2180      	movs	r1, #128	; 0x80
 8001ff4:	0049      	lsls	r1, r1, #1
 8001ff6:	430a      	orrs	r2, r1
 8001ff8:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001ffa:	2003      	movs	r0, #3
 8001ffc:	f000 f810 	bl	8002020 <HAL_InitTick>
 8002000:	1e03      	subs	r3, r0, #0
 8002002:	d003      	beq.n	800200c <HAL_Init+0x2c>
  {
    status = HAL_ERROR;
 8002004:	1dfb      	adds	r3, r7, #7
 8002006:	2201      	movs	r2, #1
 8002008:	701a      	strb	r2, [r3, #0]
 800200a:	e001      	b.n	8002010 <HAL_Init+0x30>
  }
  else
  {
  /* Init the low level hardware */
  HAL_MspInit();
 800200c:	f7ff fe6c 	bl	8001ce8 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8002010:	1dfb      	adds	r3, r7, #7
 8002012:	781b      	ldrb	r3, [r3, #0]
}
 8002014:	0018      	movs	r0, r3
 8002016:	46bd      	mov	sp, r7
 8002018:	b002      	add	sp, #8
 800201a:	bd80      	pop	{r7, pc}
 800201c:	40022000 	.word	0x40022000

08002020 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002020:	b590      	push	{r4, r7, lr}
 8002022:	b085      	sub	sp, #20
 8002024:	af00      	add	r7, sp, #0
 8002026:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8002028:	230f      	movs	r3, #15
 800202a:	18fb      	adds	r3, r7, r3
 800202c:	2200      	movs	r2, #0
 800202e:	701a      	strb	r2, [r3, #0]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/ 
  if ((uint32_t)uwTickFreq != 0U)
 8002030:	4b1d      	ldr	r3, [pc, #116]	; (80020a8 <HAL_InitTick+0x88>)
 8002032:	781b      	ldrb	r3, [r3, #0]
 8002034:	2b00      	cmp	r3, #0
 8002036:	d02b      	beq.n	8002090 <HAL_InitTick+0x70>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U /(uint32_t)uwTickFreq)) == 0U)
 8002038:	4b1c      	ldr	r3, [pc, #112]	; (80020ac <HAL_InitTick+0x8c>)
 800203a:	681c      	ldr	r4, [r3, #0]
 800203c:	4b1a      	ldr	r3, [pc, #104]	; (80020a8 <HAL_InitTick+0x88>)
 800203e:	781b      	ldrb	r3, [r3, #0]
 8002040:	0019      	movs	r1, r3
 8002042:	23fa      	movs	r3, #250	; 0xfa
 8002044:	0098      	lsls	r0, r3, #2
 8002046:	f7fe f867 	bl	8000118 <__udivsi3>
 800204a:	0003      	movs	r3, r0
 800204c:	0019      	movs	r1, r3
 800204e:	0020      	movs	r0, r4
 8002050:	f7fe f862 	bl	8000118 <__udivsi3>
 8002054:	0003      	movs	r3, r0
 8002056:	0018      	movs	r0, r3
 8002058:	f001 f94b 	bl	80032f2 <HAL_SYSTICK_Config>
 800205c:	1e03      	subs	r3, r0, #0
 800205e:	d112      	bne.n	8002086 <HAL_InitTick+0x66>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002060:	687b      	ldr	r3, [r7, #4]
 8002062:	2b03      	cmp	r3, #3
 8002064:	d80a      	bhi.n	800207c <HAL_InitTick+0x5c>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002066:	6879      	ldr	r1, [r7, #4]
 8002068:	2301      	movs	r3, #1
 800206a:	425b      	negs	r3, r3
 800206c:	2200      	movs	r2, #0
 800206e:	0018      	movs	r0, r3
 8002070:	f001 f92a 	bl	80032c8 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8002074:	4b0e      	ldr	r3, [pc, #56]	; (80020b0 <HAL_InitTick+0x90>)
 8002076:	687a      	ldr	r2, [r7, #4]
 8002078:	601a      	str	r2, [r3, #0]
 800207a:	e00d      	b.n	8002098 <HAL_InitTick+0x78>
      }
      else
      {
        status = HAL_ERROR;
 800207c:	230f      	movs	r3, #15
 800207e:	18fb      	adds	r3, r7, r3
 8002080:	2201      	movs	r2, #1
 8002082:	701a      	strb	r2, [r3, #0]
 8002084:	e008      	b.n	8002098 <HAL_InitTick+0x78>
      }
    }
    else
    {
      status = HAL_ERROR;
 8002086:	230f      	movs	r3, #15
 8002088:	18fb      	adds	r3, r7, r3
 800208a:	2201      	movs	r2, #1
 800208c:	701a      	strb	r2, [r3, #0]
 800208e:	e003      	b.n	8002098 <HAL_InitTick+0x78>
    }
  }
  else
  {
    status = HAL_ERROR;
 8002090:	230f      	movs	r3, #15
 8002092:	18fb      	adds	r3, r7, r3
 8002094:	2201      	movs	r2, #1
 8002096:	701a      	strb	r2, [r3, #0]
  }

  /* Return function status */
  return status;
 8002098:	230f      	movs	r3, #15
 800209a:	18fb      	adds	r3, r7, r3
 800209c:	781b      	ldrb	r3, [r3, #0]
}
 800209e:	0018      	movs	r0, r3
 80020a0:	46bd      	mov	sp, r7
 80020a2:	b005      	add	sp, #20
 80020a4:	bd90      	pop	{r4, r7, pc}
 80020a6:	46c0      	nop			; (mov r8, r8)
 80020a8:	20000008 	.word	0x20000008
 80020ac:	20000000 	.word	0x20000000
 80020b0:	20000004 	.word	0x20000004

080020b4 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80020b4:	b580      	push	{r7, lr}
 80020b6:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 80020b8:	4b05      	ldr	r3, [pc, #20]	; (80020d0 <HAL_IncTick+0x1c>)
 80020ba:	781b      	ldrb	r3, [r3, #0]
 80020bc:	001a      	movs	r2, r3
 80020be:	4b05      	ldr	r3, [pc, #20]	; (80020d4 <HAL_IncTick+0x20>)
 80020c0:	681b      	ldr	r3, [r3, #0]
 80020c2:	18d2      	adds	r2, r2, r3
 80020c4:	4b03      	ldr	r3, [pc, #12]	; (80020d4 <HAL_IncTick+0x20>)
 80020c6:	601a      	str	r2, [r3, #0]
}
 80020c8:	46c0      	nop			; (mov r8, r8)
 80020ca:	46bd      	mov	sp, r7
 80020cc:	bd80      	pop	{r7, pc}
 80020ce:	46c0      	nop			; (mov r8, r8)
 80020d0:	20000008 	.word	0x20000008
 80020d4:	20000158 	.word	0x20000158

080020d8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80020d8:	b580      	push	{r7, lr}
 80020da:	af00      	add	r7, sp, #0
  return uwTick;
 80020dc:	4b02      	ldr	r3, [pc, #8]	; (80020e8 <HAL_GetTick+0x10>)
 80020de:	681b      	ldr	r3, [r3, #0]
}
 80020e0:	0018      	movs	r0, r3
 80020e2:	46bd      	mov	sp, r7
 80020e4:	bd80      	pop	{r7, pc}
 80020e6:	46c0      	nop			; (mov r8, r8)
 80020e8:	20000158 	.word	0x20000158

080020ec <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80020ec:	b580      	push	{r7, lr}
 80020ee:	b084      	sub	sp, #16
 80020f0:	af00      	add	r7, sp, #0
 80020f2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80020f4:	f7ff fff0 	bl	80020d8 <HAL_GetTick>
 80020f8:	0003      	movs	r3, r0
 80020fa:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 80020fc:	687b      	ldr	r3, [r7, #4]
 80020fe:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002100:	68fb      	ldr	r3, [r7, #12]
 8002102:	3301      	adds	r3, #1
 8002104:	d005      	beq.n	8002112 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002106:	4b0a      	ldr	r3, [pc, #40]	; (8002130 <HAL_Delay+0x44>)
 8002108:	781b      	ldrb	r3, [r3, #0]
 800210a:	001a      	movs	r2, r3
 800210c:	68fb      	ldr	r3, [r7, #12]
 800210e:	189b      	adds	r3, r3, r2
 8002110:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8002112:	46c0      	nop			; (mov r8, r8)
 8002114:	f7ff ffe0 	bl	80020d8 <HAL_GetTick>
 8002118:	0002      	movs	r2, r0
 800211a:	68bb      	ldr	r3, [r7, #8]
 800211c:	1ad3      	subs	r3, r2, r3
 800211e:	68fa      	ldr	r2, [r7, #12]
 8002120:	429a      	cmp	r2, r3
 8002122:	d8f7      	bhi.n	8002114 <HAL_Delay+0x28>
  {
  }
}
 8002124:	46c0      	nop			; (mov r8, r8)
 8002126:	46c0      	nop			; (mov r8, r8)
 8002128:	46bd      	mov	sp, r7
 800212a:	b004      	add	sp, #16
 800212c:	bd80      	pop	{r7, pc}
 800212e:	46c0      	nop			; (mov r8, r8)
 8002130:	20000008 	.word	0x20000008

08002134 <HAL_SYSCFG_VREFBUF_HighImpedanceConfig>:
  *          This parameter can be one of the following values:
  *          @arg @ref SYSCFG_VREFBUF_HighImpedance
  * @retval None
  */
void HAL_SYSCFG_VREFBUF_HighImpedanceConfig(uint32_t Mode)
{
 8002134:	b580      	push	{r7, lr}
 8002136:	b082      	sub	sp, #8
 8002138:	af00      	add	r7, sp, #0
 800213a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_SYSCFG_VREFBUF_HIGH_IMPEDANCE(Mode));

  MODIFY_REG(VREFBUF->CSR, VREFBUF_CSR_HIZ, Mode);
 800213c:	4b06      	ldr	r3, [pc, #24]	; (8002158 <HAL_SYSCFG_VREFBUF_HighImpedanceConfig+0x24>)
 800213e:	681b      	ldr	r3, [r3, #0]
 8002140:	2202      	movs	r2, #2
 8002142:	4393      	bics	r3, r2
 8002144:	0019      	movs	r1, r3
 8002146:	4b04      	ldr	r3, [pc, #16]	; (8002158 <HAL_SYSCFG_VREFBUF_HighImpedanceConfig+0x24>)
 8002148:	687a      	ldr	r2, [r7, #4]
 800214a:	430a      	orrs	r2, r1
 800214c:	601a      	str	r2, [r3, #0]
}
 800214e:	46c0      	nop			; (mov r8, r8)
 8002150:	46bd      	mov	sp, r7
 8002152:	b002      	add	sp, #8
 8002154:	bd80      	pop	{r7, pc}
 8002156:	46c0      	nop			; (mov r8, r8)
 8002158:	40010030 	.word	0x40010030

0800215c <HAL_SYSCFG_DisableVREFBUF>:
  * @brief  Disable the Internal Voltage Reference buffer (VREFBUF).
  *
  * @retval None
  */
void HAL_SYSCFG_DisableVREFBUF(void)
{
 800215c:	b580      	push	{r7, lr}
 800215e:	af00      	add	r7, sp, #0
  CLEAR_BIT(VREFBUF->CSR, VREFBUF_CSR_ENVR);
 8002160:	4b04      	ldr	r3, [pc, #16]	; (8002174 <HAL_SYSCFG_DisableVREFBUF+0x18>)
 8002162:	681a      	ldr	r2, [r3, #0]
 8002164:	4b03      	ldr	r3, [pc, #12]	; (8002174 <HAL_SYSCFG_DisableVREFBUF+0x18>)
 8002166:	2101      	movs	r1, #1
 8002168:	438a      	bics	r2, r1
 800216a:	601a      	str	r2, [r3, #0]
}
 800216c:	46c0      	nop			; (mov r8, r8)
 800216e:	46bd      	mov	sp, r7
 8002170:	bd80      	pop	{r7, pc}
 8002172:	46c0      	nop			; (mov r8, r8)
 8002174:	40010030 	.word	0x40010030

08002178 <HAL_SYSCFG_StrobeDBattpinsConfig>:
  *         @arg @ref SYSCFG_UCPD1_STROBE
  *         @arg @ref SYSCFG_UCPD2_STROBE
  * @retval None
  */
void HAL_SYSCFG_StrobeDBattpinsConfig(uint32_t ConfigDeadBattery)
{
 8002178:	b580      	push	{r7, lr}
 800217a:	b082      	sub	sp, #8
 800217c:	af00      	add	r7, sp, #0
 800217e:	6078      	str	r0, [r7, #4]
  assert_param(IS_SYSCFG_DBATT_CONFIG(ConfigDeadBattery));

  /* Change strobe configuration of GPIO depending on UCPDx dead battery settings */
  MODIFY_REG(SYSCFG->CFGR1, (SYSCFG_CFGR1_UCPD1_STROBE | SYSCFG_CFGR1_UCPD2_STROBE), ConfigDeadBattery);
 8002180:	4b06      	ldr	r3, [pc, #24]	; (800219c <HAL_SYSCFG_StrobeDBattpinsConfig+0x24>)
 8002182:	681b      	ldr	r3, [r3, #0]
 8002184:	4a06      	ldr	r2, [pc, #24]	; (80021a0 <HAL_SYSCFG_StrobeDBattpinsConfig+0x28>)
 8002186:	4013      	ands	r3, r2
 8002188:	0019      	movs	r1, r3
 800218a:	4b04      	ldr	r3, [pc, #16]	; (800219c <HAL_SYSCFG_StrobeDBattpinsConfig+0x24>)
 800218c:	687a      	ldr	r2, [r7, #4]
 800218e:	430a      	orrs	r2, r1
 8002190:	601a      	str	r2, [r3, #0]
}
 8002192:	46c0      	nop			; (mov r8, r8)
 8002194:	46bd      	mov	sp, r7
 8002196:	b002      	add	sp, #8
 8002198:	bd80      	pop	{r7, pc}
 800219a:	46c0      	nop			; (mov r8, r8)
 800219c:	40010000 	.word	0x40010000
 80021a0:	fffff9ff 	.word	0xfffff9ff

080021a4 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 80021a4:	b580      	push	{r7, lr}
 80021a6:	b082      	sub	sp, #8
 80021a8:	af00      	add	r7, sp, #0
 80021aa:	6078      	str	r0, [r7, #4]
 80021ac:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 80021ae:	687b      	ldr	r3, [r7, #4]
 80021b0:	681b      	ldr	r3, [r3, #0]
 80021b2:	4a05      	ldr	r2, [pc, #20]	; (80021c8 <LL_ADC_SetCommonPathInternalCh+0x24>)
 80021b4:	401a      	ands	r2, r3
 80021b6:	683b      	ldr	r3, [r7, #0]
 80021b8:	431a      	orrs	r2, r3
 80021ba:	687b      	ldr	r3, [r7, #4]
 80021bc:	601a      	str	r2, [r3, #0]
}
 80021be:	46c0      	nop			; (mov r8, r8)
 80021c0:	46bd      	mov	sp, r7
 80021c2:	b002      	add	sp, #8
 80021c4:	bd80      	pop	{r7, pc}
 80021c6:	46c0      	nop			; (mov r8, r8)
 80021c8:	fe3fffff 	.word	0xfe3fffff

080021cc <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON)
{
 80021cc:	b580      	push	{r7, lr}
 80021ce:	b082      	sub	sp, #8
 80021d0:	af00      	add	r7, sp, #0
 80021d2:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 80021d4:	687b      	ldr	r3, [r7, #4]
 80021d6:	681a      	ldr	r2, [r3, #0]
 80021d8:	23e0      	movs	r3, #224	; 0xe0
 80021da:	045b      	lsls	r3, r3, #17
 80021dc:	4013      	ands	r3, r2
}
 80021de:	0018      	movs	r0, r3
 80021e0:	46bd      	mov	sp, r7
 80021e2:	b002      	add	sp, #8
 80021e4:	bd80      	pop	{r7, pc}

080021e6 <LL_ADC_SetSamplingTimeCommonChannels>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_160CYCLES_5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonChannels(ADC_TypeDef *ADCx, uint32_t SamplingTimeY,
                                                          uint32_t SamplingTime)
{
 80021e6:	b580      	push	{r7, lr}
 80021e8:	b084      	sub	sp, #16
 80021ea:	af00      	add	r7, sp, #0
 80021ec:	60f8      	str	r0, [r7, #12]
 80021ee:	60b9      	str	r1, [r7, #8]
 80021f0:	607a      	str	r2, [r7, #4]
  MODIFY_REG(ADCx->SMPR,
 80021f2:	68fb      	ldr	r3, [r7, #12]
 80021f4:	695b      	ldr	r3, [r3, #20]
 80021f6:	68ba      	ldr	r2, [r7, #8]
 80021f8:	2104      	movs	r1, #4
 80021fa:	400a      	ands	r2, r1
 80021fc:	2107      	movs	r1, #7
 80021fe:	4091      	lsls	r1, r2
 8002200:	000a      	movs	r2, r1
 8002202:	43d2      	mvns	r2, r2
 8002204:	401a      	ands	r2, r3
 8002206:	68bb      	ldr	r3, [r7, #8]
 8002208:	2104      	movs	r1, #4
 800220a:	400b      	ands	r3, r1
 800220c:	6879      	ldr	r1, [r7, #4]
 800220e:	4099      	lsls	r1, r3
 8002210:	000b      	movs	r3, r1
 8002212:	431a      	orrs	r2, r3
 8002214:	68fb      	ldr	r3, [r7, #12]
 8002216:	615a      	str	r2, [r3, #20]
             ADC_SMPR_SMP1 << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK),
             SamplingTime << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK));
}
 8002218:	46c0      	nop			; (mov r8, r8)
 800221a:	46bd      	mov	sp, r7
 800221c:	b004      	add	sp, #16
 800221e:	bd80      	pop	{r7, pc}

08002220 <LL_ADC_GetSamplingTimeCommonChannels>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_39CYCLES_5
  *         @arg @ref LL_ADC_SAMPLINGTIME_79CYCLES_5
  *         @arg @ref LL_ADC_SAMPLINGTIME_160CYCLES_5
  */
__STATIC_INLINE uint32_t LL_ADC_GetSamplingTimeCommonChannels(ADC_TypeDef *ADCx, uint32_t SamplingTimeY)
{
 8002220:	b580      	push	{r7, lr}
 8002222:	b082      	sub	sp, #8
 8002224:	af00      	add	r7, sp, #0
 8002226:	6078      	str	r0, [r7, #4]
 8002228:	6039      	str	r1, [r7, #0]
  return (uint32_t)((READ_BIT(ADCx->SMPR, ADC_SMPR_SMP1 << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK)))
 800222a:	687b      	ldr	r3, [r7, #4]
 800222c:	695b      	ldr	r3, [r3, #20]
 800222e:	683a      	ldr	r2, [r7, #0]
 8002230:	2104      	movs	r1, #4
 8002232:	400a      	ands	r2, r1
 8002234:	2107      	movs	r1, #7
 8002236:	4091      	lsls	r1, r2
 8002238:	000a      	movs	r2, r1
 800223a:	401a      	ands	r2, r3
                    >> (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK));
 800223c:	683b      	ldr	r3, [r7, #0]
 800223e:	2104      	movs	r1, #4
 8002240:	400b      	ands	r3, r1
  return (uint32_t)((READ_BIT(ADCx->SMPR, ADC_SMPR_SMP1 << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK)))
 8002242:	40da      	lsrs	r2, r3
 8002244:	0013      	movs	r3, r2
}
 8002246:	0018      	movs	r0, r3
 8002248:	46bd      	mov	sp, r7
 800224a:	b002      	add	sp, #8
 800224c:	bd80      	pop	{r7, pc}

0800224e <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(ADC_TypeDef *ADCx)
{
 800224e:	b580      	push	{r7, lr}
 8002250:	b082      	sub	sp, #8
 8002252:	af00      	add	r7, sp, #0
 8002254:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR1, ADC_CFGR1_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR1_EXTEN)) ? 1UL : 0UL);
 8002256:	687b      	ldr	r3, [r7, #4]
 8002258:	68da      	ldr	r2, [r3, #12]
 800225a:	23c0      	movs	r3, #192	; 0xc0
 800225c:	011b      	lsls	r3, r3, #4
 800225e:	4013      	ands	r3, r2
 8002260:	d101      	bne.n	8002266 <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 8002262:	2301      	movs	r3, #1
 8002264:	e000      	b.n	8002268 <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 8002266:	2300      	movs	r3, #0
}
 8002268:	0018      	movs	r0, r3
 800226a:	46bd      	mov	sp, r7
 800226c:	b002      	add	sp, #8
 800226e:	bd80      	pop	{r7, pc}

08002270 <LL_ADC_REG_SetSequencerRanks>:
  *             only if sequencer is set in mode "not fully configurable",
  *             refer to function @ref LL_ADC_REG_SetSequencerConfigurable().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8002270:	b580      	push	{r7, lr}
 8002272:	b084      	sub	sp, #16
 8002274:	af00      	add	r7, sp, #0
 8002276:	60f8      	str	r0, [r7, #12]
 8002278:	60b9      	str	r1, [r7, #8]
 800227a:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register depending on parameter "Rank".                               */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  MODIFY_REG(ADCx->CHSELR,
 800227c:	68fb      	ldr	r3, [r7, #12]
 800227e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002280:	68ba      	ldr	r2, [r7, #8]
 8002282:	211f      	movs	r1, #31
 8002284:	400a      	ands	r2, r1
 8002286:	210f      	movs	r1, #15
 8002288:	4091      	lsls	r1, r2
 800228a:	000a      	movs	r2, r1
 800228c:	43d2      	mvns	r2, r2
 800228e:	401a      	ands	r2, r3
 8002290:	687b      	ldr	r3, [r7, #4]
 8002292:	0e9b      	lsrs	r3, r3, #26
 8002294:	210f      	movs	r1, #15
 8002296:	4019      	ands	r1, r3
 8002298:	68bb      	ldr	r3, [r7, #8]
 800229a:	201f      	movs	r0, #31
 800229c:	4003      	ands	r3, r0
 800229e:	4099      	lsls	r1, r3
 80022a0:	000b      	movs	r3, r1
 80022a2:	431a      	orrs	r2, r3
 80022a4:	68fb      	ldr	r3, [r7, #12]
 80022a6:	629a      	str	r2, [r3, #40]	; 0x28
             ADC_CHSELR_SQ1 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK_SEQ) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 80022a8:	46c0      	nop			; (mov r8, r8)
 80022aa:	46bd      	mov	sp, r7
 80022ac:	b004      	add	sp, #16
 80022ae:	bd80      	pop	{r7, pc}

080022b0 <LL_ADC_REG_SetSequencerChAdd>:
  *             only if sequencer is set in mode "not fully configurable",
  *             refer to function @ref LL_ADC_REG_SetSequencerConfigurable().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerChAdd(ADC_TypeDef *ADCx, uint32_t Channel)
{
 80022b0:	b580      	push	{r7, lr}
 80022b2:	b082      	sub	sp, #8
 80022b4:	af00      	add	r7, sp, #0
 80022b6:	6078      	str	r0, [r7, #4]
 80022b8:	6039      	str	r1, [r7, #0]
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  SET_BIT(ADCx->CHSELR, (Channel & ADC_CHANNEL_ID_BITFIELD_MASK));
 80022ba:	687b      	ldr	r3, [r7, #4]
 80022bc:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80022be:	683b      	ldr	r3, [r7, #0]
 80022c0:	035b      	lsls	r3, r3, #13
 80022c2:	0b5b      	lsrs	r3, r3, #13
 80022c4:	431a      	orrs	r2, r3
 80022c6:	687b      	ldr	r3, [r7, #4]
 80022c8:	629a      	str	r2, [r3, #40]	; 0x28
}
 80022ca:	46c0      	nop			; (mov r8, r8)
 80022cc:	46bd      	mov	sp, r7
 80022ce:	b002      	add	sp, #8
 80022d0:	bd80      	pop	{r7, pc}

080022d2 <LL_ADC_REG_SetSequencerChRem>:
  *             only if sequencer is set in mode "not fully configurable",
  *             refer to function @ref LL_ADC_REG_SetSequencerConfigurable().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerChRem(ADC_TypeDef *ADCx, uint32_t Channel)
{
 80022d2:	b580      	push	{r7, lr}
 80022d4:	b082      	sub	sp, #8
 80022d6:	af00      	add	r7, sp, #0
 80022d8:	6078      	str	r0, [r7, #4]
 80022da:	6039      	str	r1, [r7, #0]
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  CLEAR_BIT(ADCx->CHSELR, (Channel & ADC_CHANNEL_ID_BITFIELD_MASK));
 80022dc:	687b      	ldr	r3, [r7, #4]
 80022de:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80022e0:	683a      	ldr	r2, [r7, #0]
 80022e2:	0352      	lsls	r2, r2, #13
 80022e4:	0b52      	lsrs	r2, r2, #13
 80022e6:	43d2      	mvns	r2, r2
 80022e8:	401a      	ands	r2, r3
 80022ea:	687b      	ldr	r3, [r7, #4]
 80022ec:	629a      	str	r2, [r3, #40]	; 0x28
}
 80022ee:	46c0      	nop			; (mov r8, r8)
 80022f0:	46bd      	mov	sp, r7
 80022f2:	b002      	add	sp, #8
 80022f4:	bd80      	pop	{r7, pc}
	...

080022f8 <LL_ADC_SetChannelSamplingTime>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_1
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_2
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTimeY)
{
 80022f8:	b580      	push	{r7, lr}
 80022fa:	b084      	sub	sp, #16
 80022fc:	af00      	add	r7, sp, #0
 80022fe:	60f8      	str	r0, [r7, #12]
 8002300:	60b9      	str	r1, [r7, #8]
 8002302:	607a      	str	r2, [r7, #4]
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  MODIFY_REG(ADCx->SMPR,
 8002304:	68fb      	ldr	r3, [r7, #12]
 8002306:	695b      	ldr	r3, [r3, #20]
 8002308:	68ba      	ldr	r2, [r7, #8]
 800230a:	0212      	lsls	r2, r2, #8
 800230c:	43d2      	mvns	r2, r2
 800230e:	401a      	ands	r2, r3
 8002310:	68bb      	ldr	r3, [r7, #8]
 8002312:	021b      	lsls	r3, r3, #8
 8002314:	6879      	ldr	r1, [r7, #4]
 8002316:	400b      	ands	r3, r1
 8002318:	4904      	ldr	r1, [pc, #16]	; (800232c <LL_ADC_SetChannelSamplingTime+0x34>)
 800231a:	400b      	ands	r3, r1
 800231c:	431a      	orrs	r2, r3
 800231e:	68fb      	ldr	r3, [r7, #12]
 8002320:	615a      	str	r2, [r3, #20]
             (Channel << ADC_SMPR_SMPSEL0_BITOFFSET_POS),
             (Channel << ADC_SMPR_SMPSEL0_BITOFFSET_POS) & (SamplingTimeY & ADC_SAMPLING_TIME_CH_MASK)
            );
}
 8002322:	46c0      	nop			; (mov r8, r8)
 8002324:	46bd      	mov	sp, r7
 8002326:	b004      	add	sp, #16
 8002328:	bd80      	pop	{r7, pc}
 800232a:	46c0      	nop			; (mov r8, r8)
 800232c:	07ffff00 	.word	0x07ffff00

08002330 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8002330:	b580      	push	{r7, lr}
 8002332:	b082      	sub	sp, #8
 8002334:	af00      	add	r7, sp, #0
 8002336:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002338:	687b      	ldr	r3, [r7, #4]
 800233a:	689b      	ldr	r3, [r3, #8]
 800233c:	4a05      	ldr	r2, [pc, #20]	; (8002354 <LL_ADC_EnableInternalRegulator+0x24>)
 800233e:	4013      	ands	r3, r2
 8002340:	2280      	movs	r2, #128	; 0x80
 8002342:	0552      	lsls	r2, r2, #21
 8002344:	431a      	orrs	r2, r3
 8002346:	687b      	ldr	r3, [r7, #4]
 8002348:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 800234a:	46c0      	nop			; (mov r8, r8)
 800234c:	46bd      	mov	sp, r7
 800234e:	b002      	add	sp, #8
 8002350:	bd80      	pop	{r7, pc}
 8002352:	46c0      	nop			; (mov r8, r8)
 8002354:	6fffffe8 	.word	0x6fffffe8

08002358 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(ADC_TypeDef *ADCx)
{
 8002358:	b580      	push	{r7, lr}
 800235a:	b082      	sub	sp, #8
 800235c:	af00      	add	r7, sp, #0
 800235e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8002360:	687b      	ldr	r3, [r7, #4]
 8002362:	689a      	ldr	r2, [r3, #8]
 8002364:	2380      	movs	r3, #128	; 0x80
 8002366:	055b      	lsls	r3, r3, #21
 8002368:	401a      	ands	r2, r3
 800236a:	2380      	movs	r3, #128	; 0x80
 800236c:	055b      	lsls	r3, r3, #21
 800236e:	429a      	cmp	r2, r3
 8002370:	d101      	bne.n	8002376 <LL_ADC_IsInternalRegulatorEnabled+0x1e>
 8002372:	2301      	movs	r3, #1
 8002374:	e000      	b.n	8002378 <LL_ADC_IsInternalRegulatorEnabled+0x20>
 8002376:	2300      	movs	r3, #0
}
 8002378:	0018      	movs	r0, r3
 800237a:	46bd      	mov	sp, r7
 800237c:	b002      	add	sp, #8
 800237e:	bd80      	pop	{r7, pc}

08002380 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 8002380:	b580      	push	{r7, lr}
 8002382:	b082      	sub	sp, #8
 8002384:	af00      	add	r7, sp, #0
 8002386:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002388:	687b      	ldr	r3, [r7, #4]
 800238a:	689b      	ldr	r3, [r3, #8]
 800238c:	4a04      	ldr	r2, [pc, #16]	; (80023a0 <LL_ADC_Enable+0x20>)
 800238e:	4013      	ands	r3, r2
 8002390:	2201      	movs	r2, #1
 8002392:	431a      	orrs	r2, r3
 8002394:	687b      	ldr	r3, [r7, #4]
 8002396:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 8002398:	46c0      	nop			; (mov r8, r8)
 800239a:	46bd      	mov	sp, r7
 800239c:	b002      	add	sp, #8
 800239e:	bd80      	pop	{r7, pc}
 80023a0:	7fffffe8 	.word	0x7fffffe8

080023a4 <LL_ADC_Disable>:
  * @rmtoll CR       ADDIS          LL_ADC_Disable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
{
 80023a4:	b580      	push	{r7, lr}
 80023a6:	b082      	sub	sp, #8
 80023a8:	af00      	add	r7, sp, #0
 80023aa:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80023ac:	687b      	ldr	r3, [r7, #4]
 80023ae:	689b      	ldr	r3, [r3, #8]
 80023b0:	4a04      	ldr	r2, [pc, #16]	; (80023c4 <LL_ADC_Disable+0x20>)
 80023b2:	4013      	ands	r3, r2
 80023b4:	2202      	movs	r2, #2
 80023b6:	431a      	orrs	r2, r3
 80023b8:	687b      	ldr	r3, [r7, #4]
 80023ba:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADDIS);
}
 80023bc:	46c0      	nop			; (mov r8, r8)
 80023be:	46bd      	mov	sp, r7
 80023c0:	b002      	add	sp, #8
 80023c2:	bd80      	pop	{r7, pc}
 80023c4:	7fffffe8 	.word	0x7fffffe8

080023c8 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(ADC_TypeDef *ADCx)
{
 80023c8:	b580      	push	{r7, lr}
 80023ca:	b082      	sub	sp, #8
 80023cc:	af00      	add	r7, sp, #0
 80023ce:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80023d0:	687b      	ldr	r3, [r7, #4]
 80023d2:	689b      	ldr	r3, [r3, #8]
 80023d4:	2201      	movs	r2, #1
 80023d6:	4013      	ands	r3, r2
 80023d8:	2b01      	cmp	r3, #1
 80023da:	d101      	bne.n	80023e0 <LL_ADC_IsEnabled+0x18>
 80023dc:	2301      	movs	r3, #1
 80023de:	e000      	b.n	80023e2 <LL_ADC_IsEnabled+0x1a>
 80023e0:	2300      	movs	r3, #0
}
 80023e2:	0018      	movs	r0, r3
 80023e4:	46bd      	mov	sp, r7
 80023e6:	b002      	add	sp, #8
 80023e8:	bd80      	pop	{r7, pc}

080023ea <LL_ADC_IsDisableOngoing>:
  * @rmtoll CR       ADDIS          LL_ADC_IsDisableOngoing
  * @param  ADCx ADC instance
  * @retval 0: no ADC disable command on going.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDisableOngoing(ADC_TypeDef *ADCx)
{
 80023ea:	b580      	push	{r7, lr}
 80023ec:	b082      	sub	sp, #8
 80023ee:	af00      	add	r7, sp, #0
 80023f0:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 80023f2:	687b      	ldr	r3, [r7, #4]
 80023f4:	689b      	ldr	r3, [r3, #8]
 80023f6:	2202      	movs	r2, #2
 80023f8:	4013      	ands	r3, r2
 80023fa:	2b02      	cmp	r3, #2
 80023fc:	d101      	bne.n	8002402 <LL_ADC_IsDisableOngoing+0x18>
 80023fe:	2301      	movs	r3, #1
 8002400:	e000      	b.n	8002404 <LL_ADC_IsDisableOngoing+0x1a>
 8002402:	2300      	movs	r3, #0
}
 8002404:	0018      	movs	r0, r3
 8002406:	46bd      	mov	sp, r7
 8002408:	b002      	add	sp, #8
 800240a:	bd80      	pop	{r7, pc}

0800240c <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 800240c:	b580      	push	{r7, lr}
 800240e:	b082      	sub	sp, #8
 8002410:	af00      	add	r7, sp, #0
 8002412:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002414:	687b      	ldr	r3, [r7, #4]
 8002416:	689b      	ldr	r3, [r3, #8]
 8002418:	4a04      	ldr	r2, [pc, #16]	; (800242c <LL_ADC_REG_StartConversion+0x20>)
 800241a:	4013      	ands	r3, r2
 800241c:	2204      	movs	r2, #4
 800241e:	431a      	orrs	r2, r3
 8002420:	687b      	ldr	r3, [r7, #4]
 8002422:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 8002424:	46c0      	nop			; (mov r8, r8)
 8002426:	46bd      	mov	sp, r7
 8002428:	b002      	add	sp, #8
 800242a:	bd80      	pop	{r7, pc}
 800242c:	7fffffe8 	.word	0x7fffffe8

08002430 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 8002430:	b580      	push	{r7, lr}
 8002432:	b082      	sub	sp, #8
 8002434:	af00      	add	r7, sp, #0
 8002436:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8002438:	687b      	ldr	r3, [r7, #4]
 800243a:	689b      	ldr	r3, [r3, #8]
 800243c:	2204      	movs	r2, #4
 800243e:	4013      	ands	r3, r2
 8002440:	2b04      	cmp	r3, #4
 8002442:	d101      	bne.n	8002448 <LL_ADC_REG_IsConversionOngoing+0x18>
 8002444:	2301      	movs	r3, #1
 8002446:	e000      	b.n	800244a <LL_ADC_REG_IsConversionOngoing+0x1a>
 8002448:	2300      	movs	r3, #0
}
 800244a:	0018      	movs	r0, r3
 800244c:	46bd      	mov	sp, r7
 800244e:	b002      	add	sp, #8
 8002450:	bd80      	pop	{r7, pc}
	...

08002454 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8002454:	b580      	push	{r7, lr}
 8002456:	b088      	sub	sp, #32
 8002458:	af00      	add	r7, sp, #0
 800245a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800245c:	231f      	movs	r3, #31
 800245e:	18fb      	adds	r3, r7, r3
 8002460:	2200      	movs	r2, #0
 8002462:	701a      	strb	r2, [r3, #0]
  uint32_t tmpCFGR1 = 0UL;
 8002464:	2300      	movs	r3, #0
 8002466:	61bb      	str	r3, [r7, #24]
  uint32_t tmpCFGR2 = 0UL;
 8002468:	2300      	movs	r3, #0
 800246a:	617b      	str	r3, [r7, #20]
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 800246c:	2300      	movs	r3, #0
 800246e:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 8002470:	687b      	ldr	r3, [r7, #4]
 8002472:	2b00      	cmp	r3, #0
 8002474:	d101      	bne.n	800247a <HAL_ADC_Init+0x26>
  {
    return HAL_ERROR;
 8002476:	2301      	movs	r3, #1
 8002478:	e17f      	b.n	800277a <HAL_ADC_Init+0x326>
  /* continuous mode is disabled.                                             */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 800247a:	687b      	ldr	r3, [r7, #4]
 800247c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800247e:	2b00      	cmp	r3, #0
 8002480:	d10a      	bne.n	8002498 <HAL_ADC_Init+0x44>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8002482:	687b      	ldr	r3, [r7, #4]
 8002484:	0018      	movs	r0, r3
 8002486:	f7ff fc5d 	bl	8001d44 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 800248a:	687b      	ldr	r3, [r7, #4]
 800248c:	2200      	movs	r2, #0
 800248e:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8002490:	687b      	ldr	r3, [r7, #4]
 8002492:	2254      	movs	r2, #84	; 0x54
 8002494:	2100      	movs	r1, #0
 8002496:	5499      	strb	r1, [r3, r2]
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8002498:	687b      	ldr	r3, [r7, #4]
 800249a:	681b      	ldr	r3, [r3, #0]
 800249c:	0018      	movs	r0, r3
 800249e:	f7ff ff5b 	bl	8002358 <LL_ADC_IsInternalRegulatorEnabled>
 80024a2:	1e03      	subs	r3, r0, #0
 80024a4:	d115      	bne.n	80024d2 <HAL_ADC_Init+0x7e>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 80024a6:	687b      	ldr	r3, [r7, #4]
 80024a8:	681b      	ldr	r3, [r3, #0]
 80024aa:	0018      	movs	r0, r3
 80024ac:	f7ff ff40 	bl	8002330 <LL_ADC_EnableInternalRegulator>
    /* Delay for ADC stabilization time */
    /* Wait loop initialization and execution */
    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80024b0:	4bb4      	ldr	r3, [pc, #720]	; (8002784 <HAL_ADC_Init+0x330>)
 80024b2:	681b      	ldr	r3, [r3, #0]
 80024b4:	49b4      	ldr	r1, [pc, #720]	; (8002788 <HAL_ADC_Init+0x334>)
 80024b6:	0018      	movs	r0, r3
 80024b8:	f7fd fe2e 	bl	8000118 <__udivsi3>
 80024bc:	0003      	movs	r3, r0
 80024be:	3301      	adds	r3, #1
 80024c0:	005b      	lsls	r3, r3, #1
 80024c2:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 80024c4:	e002      	b.n	80024cc <HAL_ADC_Init+0x78>
    {
      wait_loop_index--;
 80024c6:	68fb      	ldr	r3, [r7, #12]
 80024c8:	3b01      	subs	r3, #1
 80024ca:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 80024cc:	68fb      	ldr	r3, [r7, #12]
 80024ce:	2b00      	cmp	r3, #0
 80024d0:	d1f9      	bne.n	80024c6 <HAL_ADC_Init+0x72>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 80024d2:	687b      	ldr	r3, [r7, #4]
 80024d4:	681b      	ldr	r3, [r3, #0]
 80024d6:	0018      	movs	r0, r3
 80024d8:	f7ff ff3e 	bl	8002358 <LL_ADC_IsInternalRegulatorEnabled>
 80024dc:	1e03      	subs	r3, r0, #0
 80024de:	d10f      	bne.n	8002500 <HAL_ADC_Init+0xac>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80024e0:	687b      	ldr	r3, [r7, #4]
 80024e2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80024e4:	2210      	movs	r2, #16
 80024e6:	431a      	orrs	r2, r3
 80024e8:	687b      	ldr	r3, [r7, #4]
 80024ea:	659a      	str	r2, [r3, #88]	; 0x58

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80024ec:	687b      	ldr	r3, [r7, #4]
 80024ee:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80024f0:	2201      	movs	r2, #1
 80024f2:	431a      	orrs	r2, r3
 80024f4:	687b      	ldr	r3, [r7, #4]
 80024f6:	65da      	str	r2, [r3, #92]	; 0x5c

    tmp_hal_status = HAL_ERROR;
 80024f8:	231f      	movs	r3, #31
 80024fa:	18fb      	adds	r3, r7, r3
 80024fc:	2201      	movs	r2, #1
 80024fe:	701a      	strb	r2, [r3, #0]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8002500:	687b      	ldr	r3, [r7, #4]
 8002502:	681b      	ldr	r3, [r3, #0]
 8002504:	0018      	movs	r0, r3
 8002506:	f7ff ff93 	bl	8002430 <LL_ADC_REG_IsConversionOngoing>
 800250a:	0003      	movs	r3, r0
 800250c:	613b      	str	r3, [r7, #16]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 800250e:	687b      	ldr	r3, [r7, #4]
 8002510:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002512:	2210      	movs	r2, #16
 8002514:	4013      	ands	r3, r2
 8002516:	d000      	beq.n	800251a <HAL_ADC_Init+0xc6>
 8002518:	e122      	b.n	8002760 <HAL_ADC_Init+0x30c>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 800251a:	693b      	ldr	r3, [r7, #16]
 800251c:	2b00      	cmp	r3, #0
 800251e:	d000      	beq.n	8002522 <HAL_ADC_Init+0xce>
 8002520:	e11e      	b.n	8002760 <HAL_ADC_Init+0x30c>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002522:	687b      	ldr	r3, [r7, #4]
 8002524:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002526:	4a99      	ldr	r2, [pc, #612]	; (800278c <HAL_ADC_Init+0x338>)
 8002528:	4013      	ands	r3, r2
 800252a:	2202      	movs	r2, #2
 800252c:	431a      	orrs	r2, r3
 800252e:	687b      	ldr	r3, [r7, #4]
 8002530:	659a      	str	r2, [r3, #88]	; 0x58
    /*  - DMA continuous request                                              */
    /*  - Trigger frequency mode                                              */
    /* Note: If low power mode AutoPowerOff is enabled, ADC enable            */
    /*       and disable phases are performed automatically by hardware       */
    /*       (in this case, flag ADC_FLAG_RDY is not set).                    */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002532:	687b      	ldr	r3, [r7, #4]
 8002534:	681b      	ldr	r3, [r3, #0]
 8002536:	0018      	movs	r0, r3
 8002538:	f7ff ff46 	bl	80023c8 <LL_ADC_IsEnabled>
 800253c:	1e03      	subs	r3, r0, #0
 800253e:	d000      	beq.n	8002542 <HAL_ADC_Init+0xee>
 8002540:	e0ad      	b.n	800269e <HAL_ADC_Init+0x24a>
      /* without needing to reconfigure all other ADC groups/channels         */
      /* parameters):                                                         */
      /*   - internal measurement paths (VrefInt, ...)                        */
      /*     (set into HAL_ADC_ConfigChannel() )                              */

      tmpCFGR1 |= (hadc->Init.Resolution                                          |
 8002542:	687b      	ldr	r3, [r7, #4]
 8002544:	689a      	ldr	r2, [r3, #8]
                   ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)      |
 8002546:	687b      	ldr	r3, [r7, #4]
 8002548:	7e1b      	ldrb	r3, [r3, #24]
 800254a:	039b      	lsls	r3, r3, #14
      tmpCFGR1 |= (hadc->Init.Resolution                                          |
 800254c:	431a      	orrs	r2, r3
                   ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)   |
 800254e:	687b      	ldr	r3, [r7, #4]
 8002550:	7e5b      	ldrb	r3, [r3, #25]
 8002552:	03db      	lsls	r3, r3, #15
                   ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)      |
 8002554:	431a      	orrs	r2, r3
                   ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)  |
 8002556:	687b      	ldr	r3, [r7, #4]
 8002558:	7e9b      	ldrb	r3, [r3, #26]
 800255a:	035b      	lsls	r3, r3, #13
                   ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)   |
 800255c:	431a      	orrs	r2, r3
                   ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                          |
 800255e:	687b      	ldr	r3, [r7, #4]
 8002560:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002562:	2b00      	cmp	r3, #0
 8002564:	d002      	beq.n	800256c <HAL_ADC_Init+0x118>
 8002566:	2380      	movs	r3, #128	; 0x80
 8002568:	015b      	lsls	r3, r3, #5
 800256a:	e000      	b.n	800256e <HAL_ADC_Init+0x11a>
 800256c:	2300      	movs	r3, #0
                   ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)  |
 800256e:	431a      	orrs	r2, r3
                   hadc->Init.DataAlign                                           |
 8002570:	687b      	ldr	r3, [r7, #4]
 8002572:	68db      	ldr	r3, [r3, #12]
                   ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                          |
 8002574:	431a      	orrs	r2, r3
                   ADC_SCAN_SEQ_MODE(hadc->Init.ScanConvMode)                     |
 8002576:	687b      	ldr	r3, [r7, #4]
 8002578:	691b      	ldr	r3, [r3, #16]
 800257a:	2b00      	cmp	r3, #0
 800257c:	da04      	bge.n	8002588 <HAL_ADC_Init+0x134>
 800257e:	687b      	ldr	r3, [r7, #4]
 8002580:	691b      	ldr	r3, [r3, #16]
 8002582:	005b      	lsls	r3, r3, #1
 8002584:	085b      	lsrs	r3, r3, #1
 8002586:	e001      	b.n	800258c <HAL_ADC_Init+0x138>
 8002588:	2380      	movs	r3, #128	; 0x80
 800258a:	039b      	lsls	r3, r3, #14
                   hadc->Init.DataAlign                                           |
 800258c:	431a      	orrs	r2, r3
                   ADC_CFGR1_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 800258e:	687b      	ldr	r3, [r7, #4]
 8002590:	212c      	movs	r1, #44	; 0x2c
 8002592:	5c5b      	ldrb	r3, [r3, r1]
 8002594:	005b      	lsls	r3, r3, #1
                   ADC_SCAN_SEQ_MODE(hadc->Init.ScanConvMode)                     |
 8002596:	4313      	orrs	r3, r2
      tmpCFGR1 |= (hadc->Init.Resolution                                          |
 8002598:	69ba      	ldr	r2, [r7, #24]
 800259a:	4313      	orrs	r3, r2
 800259c:	61bb      	str	r3, [r7, #24]

      /* Update setting of discontinuous mode only if continuous mode is disabled */
      if (hadc->Init.DiscontinuousConvMode == ENABLE)
 800259e:	687b      	ldr	r3, [r7, #4]
 80025a0:	2220      	movs	r2, #32
 80025a2:	5c9b      	ldrb	r3, [r3, r2]
 80025a4:	2b01      	cmp	r3, #1
 80025a6:	d115      	bne.n	80025d4 <HAL_ADC_Init+0x180>
      {
        if (hadc->Init.ContinuousConvMode == DISABLE)
 80025a8:	687b      	ldr	r3, [r7, #4]
 80025aa:	7e9b      	ldrb	r3, [r3, #26]
 80025ac:	2b00      	cmp	r3, #0
 80025ae:	d105      	bne.n	80025bc <HAL_ADC_Init+0x168>
        {
          /* Enable the selected ADC group regular discontinuous mode */
          tmpCFGR1 |= ADC_CFGR1_DISCEN;
 80025b0:	69bb      	ldr	r3, [r7, #24]
 80025b2:	2280      	movs	r2, #128	; 0x80
 80025b4:	0252      	lsls	r2, r2, #9
 80025b6:	4313      	orrs	r3, r2
 80025b8:	61bb      	str	r3, [r7, #24]
 80025ba:	e00b      	b.n	80025d4 <HAL_ADC_Init+0x180>
          /* ADC regular group discontinuous was intended to be enabled,        */
          /* but ADC regular group modes continuous and sequencer discontinuous */
          /* cannot be enabled simultaneously.                                  */

          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80025bc:	687b      	ldr	r3, [r7, #4]
 80025be:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80025c0:	2220      	movs	r2, #32
 80025c2:	431a      	orrs	r2, r3
 80025c4:	687b      	ldr	r3, [r7, #4]
 80025c6:	659a      	str	r2, [r3, #88]	; 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80025c8:	687b      	ldr	r3, [r7, #4]
 80025ca:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80025cc:	2201      	movs	r2, #1
 80025ce:	431a      	orrs	r2, r3
 80025d0:	687b      	ldr	r3, [r7, #4]
 80025d2:	65da      	str	r2, [r3, #92]	; 0x5c
      /* Enable external trigger if trigger selection is different of software  */
      /* start.                                                                 */
      /* Note: This configuration keeps the hardware feature of parameter       */
      /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
      /*       software start.                                                  */
      if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80025d4:	687b      	ldr	r3, [r7, #4]
 80025d6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80025d8:	2b00      	cmp	r3, #0
 80025da:	d00a      	beq.n	80025f2 <HAL_ADC_Init+0x19e>
      {
        tmpCFGR1 |= ((hadc->Init.ExternalTrigConv & ADC_CFGR1_EXTSEL) |
 80025dc:	687b      	ldr	r3, [r7, #4]
 80025de:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80025e0:	23e0      	movs	r3, #224	; 0xe0
 80025e2:	005b      	lsls	r3, r3, #1
 80025e4:	401a      	ands	r2, r3
                     hadc->Init.ExternalTrigConvEdge);
 80025e6:	687b      	ldr	r3, [r7, #4]
 80025e8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
        tmpCFGR1 |= ((hadc->Init.ExternalTrigConv & ADC_CFGR1_EXTSEL) |
 80025ea:	4313      	orrs	r3, r2
 80025ec:	69ba      	ldr	r2, [r7, #24]
 80025ee:	4313      	orrs	r3, r2
 80025f0:	61bb      	str	r3, [r7, #24]
      }

      /* Update ADC configuration register with previous settings */
      MODIFY_REG(hadc->Instance->CFGR1,
 80025f2:	687b      	ldr	r3, [r7, #4]
 80025f4:	681b      	ldr	r3, [r3, #0]
 80025f6:	68db      	ldr	r3, [r3, #12]
 80025f8:	4a65      	ldr	r2, [pc, #404]	; (8002790 <HAL_ADC_Init+0x33c>)
 80025fa:	4013      	ands	r3, r2
 80025fc:	0019      	movs	r1, r3
 80025fe:	687b      	ldr	r3, [r7, #4]
 8002600:	681b      	ldr	r3, [r3, #0]
 8002602:	69ba      	ldr	r2, [r7, #24]
 8002604:	430a      	orrs	r2, r1
 8002606:	60da      	str	r2, [r3, #12]
                 ADC_CFGR1_ALIGN   |
                 ADC_CFGR1_SCANDIR |
                 ADC_CFGR1_DMACFG,
                 tmpCFGR1);

      tmpCFGR2 |= ((hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 8002608:	687b      	ldr	r3, [r7, #4]
 800260a:	685b      	ldr	r3, [r3, #4]
 800260c:	0f9b      	lsrs	r3, r3, #30
 800260e:	079a      	lsls	r2, r3, #30
                   hadc->Init.TriggerFrequencyMode
 8002610:	687b      	ldr	r3, [r7, #4]
 8002612:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
      tmpCFGR2 |= ((hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 8002614:	4313      	orrs	r3, r2
 8002616:	697a      	ldr	r2, [r7, #20]
 8002618:	4313      	orrs	r3, r2
 800261a:	617b      	str	r3, [r7, #20]
                  );

      if (hadc->Init.OversamplingMode == ENABLE)
 800261c:	687b      	ldr	r3, [r7, #4]
 800261e:	223c      	movs	r2, #60	; 0x3c
 8002620:	5c9b      	ldrb	r3, [r3, r2]
 8002622:	2b01      	cmp	r3, #1
 8002624:	d111      	bne.n	800264a <HAL_ADC_Init+0x1f6>
      {
        tmpCFGR2 |= (ADC_CFGR2_OVSE |
                     (hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 8002626:	687b      	ldr	r3, [r7, #4]
 8002628:	685b      	ldr	r3, [r3, #4]
 800262a:	0f9b      	lsrs	r3, r3, #30
 800262c:	079a      	lsls	r2, r3, #30
                     hadc->Init.Oversampling.Ratio         |
 800262e:	687b      	ldr	r3, [r7, #4]
 8002630:	6c1b      	ldr	r3, [r3, #64]	; 0x40
                     (hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 8002632:	431a      	orrs	r2, r3
                     hadc->Init.Oversampling.RightBitShift |
 8002634:	687b      	ldr	r3, [r7, #4]
 8002636:	6c5b      	ldr	r3, [r3, #68]	; 0x44
                     hadc->Init.Oversampling.Ratio         |
 8002638:	431a      	orrs	r2, r3
                     hadc->Init.Oversampling.TriggeredMode
 800263a:	687b      	ldr	r3, [r7, #4]
 800263c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
                     hadc->Init.Oversampling.RightBitShift |
 800263e:	431a      	orrs	r2, r3
        tmpCFGR2 |= (ADC_CFGR2_OVSE |
 8002640:	697b      	ldr	r3, [r7, #20]
 8002642:	4313      	orrs	r3, r2
 8002644:	2201      	movs	r2, #1
 8002646:	4313      	orrs	r3, r2
 8002648:	617b      	str	r3, [r7, #20]
                    );
      }

      MODIFY_REG(hadc->Instance->CFGR2,
 800264a:	687b      	ldr	r3, [r7, #4]
 800264c:	681b      	ldr	r3, [r3, #0]
 800264e:	691b      	ldr	r3, [r3, #16]
 8002650:	4a50      	ldr	r2, [pc, #320]	; (8002794 <HAL_ADC_Init+0x340>)
 8002652:	4013      	ands	r3, r2
 8002654:	0019      	movs	r1, r3
 8002656:	687b      	ldr	r3, [r7, #4]
 8002658:	681b      	ldr	r3, [r3, #0]
 800265a:	697a      	ldr	r2, [r7, #20]
 800265c:	430a      	orrs	r2, r1
 800265e:	611a      	str	r2, [r3, #16]
                 ADC_CFGR2_TOVS,
                 tmpCFGR2);

      /* Configuration of ADC clock mode: asynchronous clock source           */
      /* with selectable prescaler.                                           */
      if (((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV1) &&
 8002660:	687b      	ldr	r3, [r7, #4]
 8002662:	685a      	ldr	r2, [r3, #4]
 8002664:	23c0      	movs	r3, #192	; 0xc0
 8002666:	061b      	lsls	r3, r3, #24
 8002668:	429a      	cmp	r2, r3
 800266a:	d018      	beq.n	800269e <HAL_ADC_Init+0x24a>
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV2) &&
 800266c:	687b      	ldr	r3, [r7, #4]
 800266e:	685a      	ldr	r2, [r3, #4]
      if (((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV1) &&
 8002670:	2380      	movs	r3, #128	; 0x80
 8002672:	05db      	lsls	r3, r3, #23
 8002674:	429a      	cmp	r2, r3
 8002676:	d012      	beq.n	800269e <HAL_ADC_Init+0x24a>
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV4))
 8002678:	687b      	ldr	r3, [r7, #4]
 800267a:	685a      	ldr	r2, [r3, #4]
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV2) &&
 800267c:	2380      	movs	r3, #128	; 0x80
 800267e:	061b      	lsls	r3, r3, #24
 8002680:	429a      	cmp	r2, r3
 8002682:	d00c      	beq.n	800269e <HAL_ADC_Init+0x24a>
      {
        MODIFY_REG(ADC1_COMMON->CCR,
 8002684:	4b44      	ldr	r3, [pc, #272]	; (8002798 <HAL_ADC_Init+0x344>)
 8002686:	681b      	ldr	r3, [r3, #0]
 8002688:	4a44      	ldr	r2, [pc, #272]	; (800279c <HAL_ADC_Init+0x348>)
 800268a:	4013      	ands	r3, r2
 800268c:	0019      	movs	r1, r3
 800268e:	687b      	ldr	r3, [r7, #4]
 8002690:	685a      	ldr	r2, [r3, #4]
 8002692:	23f0      	movs	r3, #240	; 0xf0
 8002694:	039b      	lsls	r3, r3, #14
 8002696:	401a      	ands	r2, r3
 8002698:	4b3f      	ldr	r3, [pc, #252]	; (8002798 <HAL_ADC_Init+0x344>)
 800269a:	430a      	orrs	r2, r1
 800269c:	601a      	str	r2, [r3, #0]
                   hadc->Init.ClockPrescaler & ADC_CCR_PRESC);
      }
    }

    /* Channel sampling time configuration */
    LL_ADC_SetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1, hadc->Init.SamplingTimeCommon1);
 800269e:	687b      	ldr	r3, [r7, #4]
 80026a0:	6818      	ldr	r0, [r3, #0]
 80026a2:	687b      	ldr	r3, [r7, #4]
 80026a4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80026a6:	001a      	movs	r2, r3
 80026a8:	2100      	movs	r1, #0
 80026aa:	f7ff fd9c 	bl	80021e6 <LL_ADC_SetSamplingTimeCommonChannels>
    LL_ADC_SetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_2, hadc->Init.SamplingTimeCommon2);
 80026ae:	687b      	ldr	r3, [r7, #4]
 80026b0:	6818      	ldr	r0, [r3, #0]
 80026b2:	687b      	ldr	r3, [r7, #4]
 80026b4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80026b6:	493a      	ldr	r1, [pc, #232]	; (80027a0 <HAL_ADC_Init+0x34c>)
 80026b8:	001a      	movs	r2, r3
 80026ba:	f7ff fd94 	bl	80021e6 <LL_ADC_SetSamplingTimeCommonChannels>
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */
    /*   Channels must be configured into each rank using function            */
    /*   "HAL_ADC_ConfigChannel()".                                           */
    if (hadc->Init.ScanConvMode == ADC_SCAN_DISABLE)
 80026be:	687b      	ldr	r3, [r7, #4]
 80026c0:	691b      	ldr	r3, [r3, #16]
 80026c2:	2b00      	cmp	r3, #0
 80026c4:	d109      	bne.n	80026da <HAL_ADC_Init+0x286>
    {
      /* Set sequencer scan length by clearing ranks above rank 1             */
      /* and do not modify rank 1 value.                                      */
      SET_BIT(hadc->Instance->CHSELR,
 80026c6:	687b      	ldr	r3, [r7, #4]
 80026c8:	681b      	ldr	r3, [r3, #0]
 80026ca:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80026cc:	687b      	ldr	r3, [r7, #4]
 80026ce:	681b      	ldr	r3, [r3, #0]
 80026d0:	2110      	movs	r1, #16
 80026d2:	4249      	negs	r1, r1
 80026d4:	430a      	orrs	r2, r1
 80026d6:	629a      	str	r2, [r3, #40]	; 0x28
 80026d8:	e018      	b.n	800270c <HAL_ADC_Init+0x2b8>
              ADC_CHSELR_SQ2_TO_SQ8);
    }
    else if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 80026da:	687b      	ldr	r3, [r7, #4]
 80026dc:	691a      	ldr	r2, [r3, #16]
 80026de:	2380      	movs	r3, #128	; 0x80
 80026e0:	039b      	lsls	r3, r3, #14
 80026e2:	429a      	cmp	r2, r3
 80026e4:	d112      	bne.n	800270c <HAL_ADC_Init+0x2b8>
      /*          therefore after the first call of "HAL_ADC_Init()",       */
      /*          each rank corresponding to parameter "NbrOfConversion"    */
      /*          must be set using "HAL_ADC_ConfigChannel()".              */
      /*  - Set sequencer scan length by clearing ranks above maximum rank  */
      /*    and do not modify other ranks value.                            */
      MODIFY_REG(hadc->Instance->CHSELR,
 80026e6:	687b      	ldr	r3, [r7, #4]
 80026e8:	681b      	ldr	r3, [r3, #0]
 80026ea:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80026ec:	687b      	ldr	r3, [r7, #4]
 80026ee:	69db      	ldr	r3, [r3, #28]
 80026f0:	3b01      	subs	r3, #1
 80026f2:	009b      	lsls	r3, r3, #2
 80026f4:	221c      	movs	r2, #28
 80026f6:	4013      	ands	r3, r2
 80026f8:	2210      	movs	r2, #16
 80026fa:	4252      	negs	r2, r2
 80026fc:	409a      	lsls	r2, r3
 80026fe:	0011      	movs	r1, r2
 8002700:	687b      	ldr	r3, [r7, #4]
 8002702:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8002704:	687b      	ldr	r3, [r7, #4]
 8002706:	681b      	ldr	r3, [r3, #0]
 8002708:	430a      	orrs	r2, r1
 800270a:	629a      	str	r2, [r3, #40]	; 0x28
                );
    }

    /* Check back that ADC registers have effectively been configured to      */
    /* ensure of no potential problem of ADC core peripheral clocking.        */
    if(LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 800270c:	687b      	ldr	r3, [r7, #4]
 800270e:	681b      	ldr	r3, [r3, #0]
 8002710:	2100      	movs	r1, #0
 8002712:	0018      	movs	r0, r3
 8002714:	f7ff fd84 	bl	8002220 <LL_ADC_GetSamplingTimeCommonChannels>
 8002718:	0002      	movs	r2, r0
      == hadc->Init.SamplingTimeCommon1)
 800271a:	687b      	ldr	r3, [r7, #4]
 800271c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
    if(LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 800271e:	429a      	cmp	r2, r3
 8002720:	d10b      	bne.n	800273a <HAL_ADC_Init+0x2e6>
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8002722:	687b      	ldr	r3, [r7, #4]
 8002724:	2200      	movs	r2, #0
 8002726:	65da      	str	r2, [r3, #92]	; 0x5c

      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8002728:	687b      	ldr	r3, [r7, #4]
 800272a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800272c:	2203      	movs	r2, #3
 800272e:	4393      	bics	r3, r2
 8002730:	2201      	movs	r2, #1
 8002732:	431a      	orrs	r2, r3
 8002734:	687b      	ldr	r3, [r7, #4]
 8002736:	659a      	str	r2, [r3, #88]	; 0x58
    if(LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 8002738:	e01c      	b.n	8002774 <HAL_ADC_Init+0x320>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 800273a:	687b      	ldr	r3, [r7, #4]
 800273c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800273e:	2212      	movs	r2, #18
 8002740:	4393      	bics	r3, r2
 8002742:	2210      	movs	r2, #16
 8002744:	431a      	orrs	r2, r3
 8002746:	687b      	ldr	r3, [r7, #4]
 8002748:	659a      	str	r2, [r3, #88]	; 0x58
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800274a:	687b      	ldr	r3, [r7, #4]
 800274c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800274e:	2201      	movs	r2, #1
 8002750:	431a      	orrs	r2, r3
 8002752:	687b      	ldr	r3, [r7, #4]
 8002754:	65da      	str	r2, [r3, #92]	; 0x5c

      tmp_hal_status = HAL_ERROR;
 8002756:	231f      	movs	r3, #31
 8002758:	18fb      	adds	r3, r7, r3
 800275a:	2201      	movs	r2, #1
 800275c:	701a      	strb	r2, [r3, #0]
    if(LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 800275e:	e009      	b.n	8002774 <HAL_ADC_Init+0x320>

  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002760:	687b      	ldr	r3, [r7, #4]
 8002762:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002764:	2210      	movs	r2, #16
 8002766:	431a      	orrs	r2, r3
 8002768:	687b      	ldr	r3, [r7, #4]
 800276a:	659a      	str	r2, [r3, #88]	; 0x58

    tmp_hal_status = HAL_ERROR;
 800276c:	231f      	movs	r3, #31
 800276e:	18fb      	adds	r3, r7, r3
 8002770:	2201      	movs	r2, #1
 8002772:	701a      	strb	r2, [r3, #0]
  }

  return tmp_hal_status;
 8002774:	231f      	movs	r3, #31
 8002776:	18fb      	adds	r3, r7, r3
 8002778:	781b      	ldrb	r3, [r3, #0]
}
 800277a:	0018      	movs	r0, r3
 800277c:	46bd      	mov	sp, r7
 800277e:	b008      	add	sp, #32
 8002780:	bd80      	pop	{r7, pc}
 8002782:	46c0      	nop			; (mov r8, r8)
 8002784:	20000000 	.word	0x20000000
 8002788:	00030d40 	.word	0x00030d40
 800278c:	fffffefd 	.word	0xfffffefd
 8002790:	fffe0201 	.word	0xfffe0201
 8002794:	1ffffc02 	.word	0x1ffffc02
 8002798:	40012708 	.word	0x40012708
 800279c:	ffc3ffff 	.word	0xffc3ffff
 80027a0:	07ffff04 	.word	0x07ffff04

080027a4 <HAL_ADC_Start>:
  * @note   Interruptions enabled in this function: None.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 80027a4:	b5b0      	push	{r4, r5, r7, lr}
 80027a6:	b084      	sub	sp, #16
 80027a8:	af00      	add	r7, sp, #0
 80027aa:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80027ac:	687b      	ldr	r3, [r7, #4]
 80027ae:	681b      	ldr	r3, [r3, #0]
 80027b0:	0018      	movs	r0, r3
 80027b2:	f7ff fe3d 	bl	8002430 <LL_ADC_REG_IsConversionOngoing>
 80027b6:	1e03      	subs	r3, r0, #0
 80027b8:	d135      	bne.n	8002826 <HAL_ADC_Start+0x82>
  {
    __HAL_LOCK(hadc);
 80027ba:	687b      	ldr	r3, [r7, #4]
 80027bc:	2254      	movs	r2, #84	; 0x54
 80027be:	5c9b      	ldrb	r3, [r3, r2]
 80027c0:	2b01      	cmp	r3, #1
 80027c2:	d101      	bne.n	80027c8 <HAL_ADC_Start+0x24>
 80027c4:	2302      	movs	r3, #2
 80027c6:	e035      	b.n	8002834 <HAL_ADC_Start+0x90>
 80027c8:	687b      	ldr	r3, [r7, #4]
 80027ca:	2254      	movs	r2, #84	; 0x54
 80027cc:	2101      	movs	r1, #1
 80027ce:	5499      	strb	r1, [r3, r2]

    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 80027d0:	250f      	movs	r5, #15
 80027d2:	197c      	adds	r4, r7, r5
 80027d4:	687b      	ldr	r3, [r7, #4]
 80027d6:	0018      	movs	r0, r3
 80027d8:	f000 faaa 	bl	8002d30 <ADC_Enable>
 80027dc:	0003      	movs	r3, r0
 80027de:	7023      	strb	r3, [r4, #0]

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 80027e0:	197b      	adds	r3, r7, r5
 80027e2:	781b      	ldrb	r3, [r3, #0]
 80027e4:	2b00      	cmp	r3, #0
 80027e6:	d119      	bne.n	800281c <HAL_ADC_Start+0x78>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 80027e8:	687b      	ldr	r3, [r7, #4]
 80027ea:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80027ec:	4a13      	ldr	r2, [pc, #76]	; (800283c <HAL_ADC_Start+0x98>)
 80027ee:	4013      	ands	r3, r2
 80027f0:	2280      	movs	r2, #128	; 0x80
 80027f2:	0052      	lsls	r2, r2, #1
 80027f4:	431a      	orrs	r2, r3
 80027f6:	687b      	ldr	r3, [r7, #4]
 80027f8:	659a      	str	r2, [r3, #88]	; 0x58
                        HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR | HAL_ADC_STATE_REG_EOSMP,
                        HAL_ADC_STATE_REG_BUSY);

      /* Set ADC error code */
      /* Reset all ADC error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 80027fa:	687b      	ldr	r3, [r7, #4]
 80027fc:	2200      	movs	r2, #0
 80027fe:	65da      	str	r2, [r3, #92]	; 0x5c

      /* Clear ADC group regular conversion flag and overrun flag               */
      /* (To ensure of no unknown state from potential previous ADC operations) */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8002800:	687b      	ldr	r3, [r7, #4]
 8002802:	681b      	ldr	r3, [r3, #0]
 8002804:	221c      	movs	r2, #28
 8002806:	601a      	str	r2, [r3, #0]

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8002808:	687b      	ldr	r3, [r7, #4]
 800280a:	2254      	movs	r2, #84	; 0x54
 800280c:	2100      	movs	r1, #0
 800280e:	5499      	strb	r1, [r3, r2]
      /* Enable conversion of regular group.                                  */
      /* If software start has been selected, conversion starts immediately.  */
      /* If external trigger has been selected, conversion will start at next */
      /* trigger event.                                                       */
      /* Start ADC group regular conversion */
      LL_ADC_REG_StartConversion(hadc->Instance);
 8002810:	687b      	ldr	r3, [r7, #4]
 8002812:	681b      	ldr	r3, [r3, #0]
 8002814:	0018      	movs	r0, r3
 8002816:	f7ff fdf9 	bl	800240c <LL_ADC_REG_StartConversion>
 800281a:	e008      	b.n	800282e <HAL_ADC_Start+0x8a>
    }
    else
    {
      __HAL_UNLOCK(hadc);
 800281c:	687b      	ldr	r3, [r7, #4]
 800281e:	2254      	movs	r2, #84	; 0x54
 8002820:	2100      	movs	r1, #0
 8002822:	5499      	strb	r1, [r3, r2]
 8002824:	e003      	b.n	800282e <HAL_ADC_Start+0x8a>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8002826:	230f      	movs	r3, #15
 8002828:	18fb      	adds	r3, r7, r3
 800282a:	2202      	movs	r2, #2
 800282c:	701a      	strb	r2, [r3, #0]
  }

  return tmp_hal_status;
 800282e:	230f      	movs	r3, #15
 8002830:	18fb      	adds	r3, r7, r3
 8002832:	781b      	ldrb	r3, [r3, #0]
}
 8002834:	0018      	movs	r0, r3
 8002836:	46bd      	mov	sp, r7
 8002838:	b004      	add	sp, #16
 800283a:	bdb0      	pop	{r4, r5, r7, pc}
 800283c:	fffff0fe 	.word	0xfffff0fe

08002840 <HAL_ADC_PollForConversion>:
  * @param hadc ADC handle
  * @param Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 8002840:	b580      	push	{r7, lr}
 8002842:	b084      	sub	sp, #16
 8002844:	af00      	add	r7, sp, #0
 8002846:	6078      	str	r0, [r7, #4]
 8002848:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* If end of conversion selected to end of sequence conversions */
  if (hadc->Init.EOCSelection == ADC_EOC_SEQ_CONV)
 800284a:	687b      	ldr	r3, [r7, #4]
 800284c:	695b      	ldr	r3, [r3, #20]
 800284e:	2b08      	cmp	r3, #8
 8002850:	d102      	bne.n	8002858 <HAL_ADC_PollForConversion+0x18>
  {
    tmp_flag_end = ADC_FLAG_EOS;
 8002852:	2308      	movs	r3, #8
 8002854:	60fb      	str	r3, [r7, #12]
 8002856:	e00f      	b.n	8002878 <HAL_ADC_PollForConversion+0x38>
    /* each conversion:                                                       */
    /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
    /* several ranks and polling for end of each conversion.                  */
    /* For code simplicity sake, this particular case is generalized to       */
    /* ADC configured in DMA mode and and polling for end of each conversion. */
    if ((hadc->Instance->CFGR1 & ADC_CFGR1_DMAEN) != 0UL)
 8002858:	687b      	ldr	r3, [r7, #4]
 800285a:	681b      	ldr	r3, [r3, #0]
 800285c:	68db      	ldr	r3, [r3, #12]
 800285e:	2201      	movs	r2, #1
 8002860:	4013      	ands	r3, r2
 8002862:	d007      	beq.n	8002874 <HAL_ADC_PollForConversion+0x34>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002864:	687b      	ldr	r3, [r7, #4]
 8002866:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002868:	2220      	movs	r2, #32
 800286a:	431a      	orrs	r2, r3
 800286c:	687b      	ldr	r3, [r7, #4]
 800286e:	659a      	str	r2, [r3, #88]	; 0x58

      return HAL_ERROR;
 8002870:	2301      	movs	r3, #1
 8002872:	e072      	b.n	800295a <HAL_ADC_PollForConversion+0x11a>
    }
    else
    {
      tmp_flag_end = (ADC_FLAG_EOC);
 8002874:	2304      	movs	r3, #4
 8002876:	60fb      	str	r3, [r7, #12]
    }
  }

  /* Get tick count */
  tickstart = HAL_GetTick();
 8002878:	f7ff fc2e 	bl	80020d8 <HAL_GetTick>
 800287c:	0003      	movs	r3, r0
 800287e:	60bb      	str	r3, [r7, #8]

  /* Wait until End of unitary conversion or sequence conversions flag is raised */
  while ((hadc->Instance->ISR & tmp_flag_end) == 0UL)
 8002880:	e01f      	b.n	80028c2 <HAL_ADC_PollForConversion+0x82>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 8002882:	683b      	ldr	r3, [r7, #0]
 8002884:	3301      	adds	r3, #1
 8002886:	d01c      	beq.n	80028c2 <HAL_ADC_PollForConversion+0x82>
    {
      if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0UL))
 8002888:	f7ff fc26 	bl	80020d8 <HAL_GetTick>
 800288c:	0002      	movs	r2, r0
 800288e:	68bb      	ldr	r3, [r7, #8]
 8002890:	1ad3      	subs	r3, r2, r3
 8002892:	683a      	ldr	r2, [r7, #0]
 8002894:	429a      	cmp	r2, r3
 8002896:	d302      	bcc.n	800289e <HAL_ADC_PollForConversion+0x5e>
 8002898:	683b      	ldr	r3, [r7, #0]
 800289a:	2b00      	cmp	r3, #0
 800289c:	d111      	bne.n	80028c2 <HAL_ADC_PollForConversion+0x82>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->ISR & tmp_flag_end) == 0UL)
 800289e:	687b      	ldr	r3, [r7, #4]
 80028a0:	681b      	ldr	r3, [r3, #0]
 80028a2:	681b      	ldr	r3, [r3, #0]
 80028a4:	68fa      	ldr	r2, [r7, #12]
 80028a6:	4013      	ands	r3, r2
 80028a8:	d10b      	bne.n	80028c2 <HAL_ADC_PollForConversion+0x82>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 80028aa:	687b      	ldr	r3, [r7, #4]
 80028ac:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80028ae:	2204      	movs	r2, #4
 80028b0:	431a      	orrs	r2, r3
 80028b2:	687b      	ldr	r3, [r7, #4]
 80028b4:	659a      	str	r2, [r3, #88]	; 0x58

          __HAL_UNLOCK(hadc);
 80028b6:	687b      	ldr	r3, [r7, #4]
 80028b8:	2254      	movs	r2, #84	; 0x54
 80028ba:	2100      	movs	r1, #0
 80028bc:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 80028be:	2303      	movs	r3, #3
 80028c0:	e04b      	b.n	800295a <HAL_ADC_PollForConversion+0x11a>
  while ((hadc->Instance->ISR & tmp_flag_end) == 0UL)
 80028c2:	687b      	ldr	r3, [r7, #4]
 80028c4:	681b      	ldr	r3, [r3, #0]
 80028c6:	681b      	ldr	r3, [r3, #0]
 80028c8:	68fa      	ldr	r2, [r7, #12]
 80028ca:	4013      	ands	r3, r2
 80028cc:	d0d9      	beq.n	8002882 <HAL_ADC_PollForConversion+0x42>
      }
    }
  }

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80028ce:	687b      	ldr	r3, [r7, #4]
 80028d0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80028d2:	2280      	movs	r2, #128	; 0x80
 80028d4:	0092      	lsls	r2, r2, #2
 80028d6:	431a      	orrs	r2, r3
 80028d8:	687b      	ldr	r3, [r7, #4]
 80028da:	659a      	str	r2, [r3, #88]	; 0x58

  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  if ((LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 80028dc:	687b      	ldr	r3, [r7, #4]
 80028de:	681b      	ldr	r3, [r3, #0]
 80028e0:	0018      	movs	r0, r3
 80028e2:	f7ff fcb4 	bl	800224e <LL_ADC_REG_IsTriggerSourceSWStart>
 80028e6:	1e03      	subs	r3, r0, #0
 80028e8:	d02e      	beq.n	8002948 <HAL_ADC_PollForConversion+0x108>
      && (hadc->Init.ContinuousConvMode == DISABLE)
 80028ea:	687b      	ldr	r3, [r7, #4]
 80028ec:	7e9b      	ldrb	r3, [r3, #26]
 80028ee:	2b00      	cmp	r3, #0
 80028f0:	d12a      	bne.n	8002948 <HAL_ADC_PollForConversion+0x108>
     )
  {
    /* Check whether end of sequence is reached */
    if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 80028f2:	687b      	ldr	r3, [r7, #4]
 80028f4:	681b      	ldr	r3, [r3, #0]
 80028f6:	681b      	ldr	r3, [r3, #0]
 80028f8:	2208      	movs	r2, #8
 80028fa:	4013      	ands	r3, r2
 80028fc:	2b08      	cmp	r3, #8
 80028fe:	d123      	bne.n	8002948 <HAL_ADC_PollForConversion+0x108>
    {
      /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit             */
      /* ADSTART==0 (no conversion on going)                                  */
      if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8002900:	687b      	ldr	r3, [r7, #4]
 8002902:	681b      	ldr	r3, [r3, #0]
 8002904:	0018      	movs	r0, r3
 8002906:	f7ff fd93 	bl	8002430 <LL_ADC_REG_IsConversionOngoing>
 800290a:	1e03      	subs	r3, r0, #0
 800290c:	d110      	bne.n	8002930 <HAL_ADC_PollForConversion+0xf0>
      {
        /* Disable ADC end of single conversion interrupt on group regular */
        /* Note: Overrun interrupt was enabled with EOC interrupt in          */
        /* HAL_Start_IT(), but is not disabled here because can be used       */
        /* by overrun IRQ process below.                                      */
        __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 800290e:	687b      	ldr	r3, [r7, #4]
 8002910:	681b      	ldr	r3, [r3, #0]
 8002912:	685a      	ldr	r2, [r3, #4]
 8002914:	687b      	ldr	r3, [r7, #4]
 8002916:	681b      	ldr	r3, [r3, #0]
 8002918:	210c      	movs	r1, #12
 800291a:	438a      	bics	r2, r1
 800291c:	605a      	str	r2, [r3, #4]

        /* Set ADC state */
        ADC_STATE_CLR_SET(hadc->State,
 800291e:	687b      	ldr	r3, [r7, #4]
 8002920:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002922:	4a10      	ldr	r2, [pc, #64]	; (8002964 <HAL_ADC_PollForConversion+0x124>)
 8002924:	4013      	ands	r3, r2
 8002926:	2201      	movs	r2, #1
 8002928:	431a      	orrs	r2, r3
 800292a:	687b      	ldr	r3, [r7, #4]
 800292c:	659a      	str	r2, [r3, #88]	; 0x58
 800292e:	e00b      	b.n	8002948 <HAL_ADC_PollForConversion+0x108>
                          HAL_ADC_STATE_READY);
      }
      else
      {
        /* Change ADC state to error state */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002930:	687b      	ldr	r3, [r7, #4]
 8002932:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002934:	2220      	movs	r2, #32
 8002936:	431a      	orrs	r2, r3
 8002938:	687b      	ldr	r3, [r7, #4]
 800293a:	659a      	str	r2, [r3, #88]	; 0x58

        /* Set ADC error code to ADC peripheral internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800293c:	687b      	ldr	r3, [r7, #4]
 800293e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002940:	2201      	movs	r2, #1
 8002942:	431a      	orrs	r2, r3
 8002944:	687b      	ldr	r3, [r7, #4]
 8002946:	65da      	str	r2, [r3, #92]	; 0x5c
  }

  /* Clear end of conversion flag of regular group if low power feature       */
  /* "LowPowerAutoWait " is disabled, to not interfere with this feature      */
  /* until data register is read using function HAL_ADC_GetValue().           */
  if (hadc->Init.LowPowerAutoWait == DISABLE)
 8002948:	687b      	ldr	r3, [r7, #4]
 800294a:	7e1b      	ldrb	r3, [r3, #24]
 800294c:	2b00      	cmp	r3, #0
 800294e:	d103      	bne.n	8002958 <HAL_ADC_PollForConversion+0x118>
  {
    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 8002950:	687b      	ldr	r3, [r7, #4]
 8002952:	681b      	ldr	r3, [r3, #0]
 8002954:	220c      	movs	r2, #12
 8002956:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8002958:	2300      	movs	r3, #0
}
 800295a:	0018      	movs	r0, r3
 800295c:	46bd      	mov	sp, r7
 800295e:	b004      	add	sp, #16
 8002960:	bd80      	pop	{r7, pc}
 8002962:	46c0      	nop			; (mov r8, r8)
 8002964:	fffffefe 	.word	0xfffffefe

08002968 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef *hadc)
{
 8002968:	b580      	push	{r7, lr}
 800296a:	b082      	sub	sp, #8
 800296c:	af00      	add	r7, sp, #0
 800296e:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */

  /* Return ADC converted value */
  return hadc->Instance->DR;
 8002970:	687b      	ldr	r3, [r7, #4]
 8002972:	681b      	ldr	r3, [r3, #0]
 8002974:	6c1b      	ldr	r3, [r3, #64]	; 0x40
}
 8002976:	0018      	movs	r0, r3
 8002978:	46bd      	mov	sp, r7
 800297a:	b002      	add	sp, #8
 800297c:	bd80      	pop	{r7, pc}
	...

08002980 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *pConfig)
{
 8002980:	b580      	push	{r7, lr}
 8002982:	b086      	sub	sp, #24
 8002984:	af00      	add	r7, sp, #0
 8002986:	6078      	str	r0, [r7, #4]
 8002988:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800298a:	2317      	movs	r3, #23
 800298c:	18fb      	adds	r3, r7, r3
 800298e:	2200      	movs	r2, #0
 8002990:	701a      	strb	r2, [r3, #0]
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 8002992:	2300      	movs	r3, #0
 8002994:	60fb      	str	r3, [r7, #12]
    assert_param(IS_ADC_REGULAR_NB_CONV(hadc->Init.NbrOfConversion));

    assert_param(IS_ADC_REGULAR_RANK(pConfig->Rank));
  }

  __HAL_LOCK(hadc);
 8002996:	687b      	ldr	r3, [r7, #4]
 8002998:	2254      	movs	r2, #84	; 0x54
 800299a:	5c9b      	ldrb	r3, [r3, r2]
 800299c:	2b01      	cmp	r3, #1
 800299e:	d101      	bne.n	80029a4 <HAL_ADC_ConfigChannel+0x24>
 80029a0:	2302      	movs	r3, #2
 80029a2:	e1c0      	b.n	8002d26 <HAL_ADC_ConfigChannel+0x3a6>
 80029a4:	687b      	ldr	r3, [r7, #4]
 80029a6:	2254      	movs	r2, #84	; 0x54
 80029a8:	2101      	movs	r1, #1
 80029aa:	5499      	strb	r1, [r3, r2]
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel sampling time                                                 */
  /*  - Management of internal measurement channels: VrefInt/TempSensor/Vbat  */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80029ac:	687b      	ldr	r3, [r7, #4]
 80029ae:	681b      	ldr	r3, [r3, #0]
 80029b0:	0018      	movs	r0, r3
 80029b2:	f7ff fd3d 	bl	8002430 <LL_ADC_REG_IsConversionOngoing>
 80029b6:	1e03      	subs	r3, r0, #0
 80029b8:	d000      	beq.n	80029bc <HAL_ADC_ConfigChannel+0x3c>
 80029ba:	e1a3      	b.n	8002d04 <HAL_ADC_ConfigChannel+0x384>
    /* If sequencer set to not fully configurable with channel rank set to    */
    /* none, remove the channel from the sequencer.                           */
    /* Otherwise (sequencer set to fully configurable or to to not fully      */
    /* configurable with channel rank to be set), configure the selected      */
    /* channel.                                                               */
    if (pConfig->Rank != ADC_RANK_NONE)
 80029bc:	683b      	ldr	r3, [r7, #0]
 80029be:	685b      	ldr	r3, [r3, #4]
 80029c0:	2b02      	cmp	r3, #2
 80029c2:	d100      	bne.n	80029c6 <HAL_ADC_ConfigChannel+0x46>
 80029c4:	e143      	b.n	8002c4e <HAL_ADC_ConfigChannel+0x2ce>
      /* Note: ADC channel configuration requires few ADC clock cycles        */
      /*       to be ready. Processing of ADC settings in this function       */
      /*       induce that a specific wait time is not necessary.             */
      /*       For more details on ADC channel configuration ready,           */
      /*       refer to function "LL_ADC_IsActiveFlag_CCRDY()".               */
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 80029c6:	687b      	ldr	r3, [r7, #4]
 80029c8:	691a      	ldr	r2, [r3, #16]
 80029ca:	2380      	movs	r3, #128	; 0x80
 80029cc:	061b      	lsls	r3, r3, #24
 80029ce:	429a      	cmp	r2, r3
 80029d0:	d004      	beq.n	80029dc <HAL_ADC_ConfigChannel+0x5c>
          (hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED_BACKWARD))
 80029d2:	687b      	ldr	r3, [r7, #4]
 80029d4:	691b      	ldr	r3, [r3, #16]
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 80029d6:	4ac1      	ldr	r2, [pc, #772]	; (8002cdc <HAL_ADC_ConfigChannel+0x35c>)
 80029d8:	4293      	cmp	r3, r2
 80029da:	d108      	bne.n	80029ee <HAL_ADC_ConfigChannel+0x6e>
      {
        /* Sequencer set to not fully configurable:                           */
        /* Set the channel by enabling the corresponding bitfield.            */
        LL_ADC_REG_SetSequencerChAdd(hadc->Instance, pConfig->Channel);
 80029dc:	687b      	ldr	r3, [r7, #4]
 80029de:	681a      	ldr	r2, [r3, #0]
 80029e0:	683b      	ldr	r3, [r7, #0]
 80029e2:	681b      	ldr	r3, [r3, #0]
 80029e4:	0019      	movs	r1, r3
 80029e6:	0010      	movs	r0, r2
 80029e8:	f7ff fc62 	bl	80022b0 <LL_ADC_REG_SetSequencerChAdd>
 80029ec:	e0c9      	b.n	8002b82 <HAL_ADC_ConfigChannel+0x202>
      {
        /* Sequencer set to fully configurable:                               */
        /* Set the channel by entering it into the selected rank.             */

        /* Memorize the channel set into variable in HAL ADC handle */
        MODIFY_REG(hadc->ADCGroupRegularSequencerRanks,
 80029ee:	687b      	ldr	r3, [r7, #4]
 80029f0:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 80029f2:	683b      	ldr	r3, [r7, #0]
 80029f4:	685b      	ldr	r3, [r3, #4]
 80029f6:	211f      	movs	r1, #31
 80029f8:	400b      	ands	r3, r1
 80029fa:	210f      	movs	r1, #15
 80029fc:	4099      	lsls	r1, r3
 80029fe:	000b      	movs	r3, r1
 8002a00:	43db      	mvns	r3, r3
 8002a02:	4013      	ands	r3, r2
 8002a04:	0019      	movs	r1, r3
 8002a06:	683b      	ldr	r3, [r7, #0]
 8002a08:	681b      	ldr	r3, [r3, #0]
 8002a0a:	035b      	lsls	r3, r3, #13
 8002a0c:	0b5b      	lsrs	r3, r3, #13
 8002a0e:	d105      	bne.n	8002a1c <HAL_ADC_ConfigChannel+0x9c>
 8002a10:	683b      	ldr	r3, [r7, #0]
 8002a12:	681b      	ldr	r3, [r3, #0]
 8002a14:	0e9b      	lsrs	r3, r3, #26
 8002a16:	221f      	movs	r2, #31
 8002a18:	4013      	ands	r3, r2
 8002a1a:	e098      	b.n	8002b4e <HAL_ADC_ConfigChannel+0x1ce>
 8002a1c:	683b      	ldr	r3, [r7, #0]
 8002a1e:	681b      	ldr	r3, [r3, #0]
 8002a20:	2201      	movs	r2, #1
 8002a22:	4013      	ands	r3, r2
 8002a24:	d000      	beq.n	8002a28 <HAL_ADC_ConfigChannel+0xa8>
 8002a26:	e091      	b.n	8002b4c <HAL_ADC_ConfigChannel+0x1cc>
 8002a28:	683b      	ldr	r3, [r7, #0]
 8002a2a:	681b      	ldr	r3, [r3, #0]
 8002a2c:	2202      	movs	r2, #2
 8002a2e:	4013      	ands	r3, r2
 8002a30:	d000      	beq.n	8002a34 <HAL_ADC_ConfigChannel+0xb4>
 8002a32:	e089      	b.n	8002b48 <HAL_ADC_ConfigChannel+0x1c8>
 8002a34:	683b      	ldr	r3, [r7, #0]
 8002a36:	681b      	ldr	r3, [r3, #0]
 8002a38:	2204      	movs	r2, #4
 8002a3a:	4013      	ands	r3, r2
 8002a3c:	d000      	beq.n	8002a40 <HAL_ADC_ConfigChannel+0xc0>
 8002a3e:	e081      	b.n	8002b44 <HAL_ADC_ConfigChannel+0x1c4>
 8002a40:	683b      	ldr	r3, [r7, #0]
 8002a42:	681b      	ldr	r3, [r3, #0]
 8002a44:	2208      	movs	r2, #8
 8002a46:	4013      	ands	r3, r2
 8002a48:	d000      	beq.n	8002a4c <HAL_ADC_ConfigChannel+0xcc>
 8002a4a:	e079      	b.n	8002b40 <HAL_ADC_ConfigChannel+0x1c0>
 8002a4c:	683b      	ldr	r3, [r7, #0]
 8002a4e:	681b      	ldr	r3, [r3, #0]
 8002a50:	2210      	movs	r2, #16
 8002a52:	4013      	ands	r3, r2
 8002a54:	d000      	beq.n	8002a58 <HAL_ADC_ConfigChannel+0xd8>
 8002a56:	e071      	b.n	8002b3c <HAL_ADC_ConfigChannel+0x1bc>
 8002a58:	683b      	ldr	r3, [r7, #0]
 8002a5a:	681b      	ldr	r3, [r3, #0]
 8002a5c:	2220      	movs	r2, #32
 8002a5e:	4013      	ands	r3, r2
 8002a60:	d000      	beq.n	8002a64 <HAL_ADC_ConfigChannel+0xe4>
 8002a62:	e069      	b.n	8002b38 <HAL_ADC_ConfigChannel+0x1b8>
 8002a64:	683b      	ldr	r3, [r7, #0]
 8002a66:	681b      	ldr	r3, [r3, #0]
 8002a68:	2240      	movs	r2, #64	; 0x40
 8002a6a:	4013      	ands	r3, r2
 8002a6c:	d000      	beq.n	8002a70 <HAL_ADC_ConfigChannel+0xf0>
 8002a6e:	e061      	b.n	8002b34 <HAL_ADC_ConfigChannel+0x1b4>
 8002a70:	683b      	ldr	r3, [r7, #0]
 8002a72:	681b      	ldr	r3, [r3, #0]
 8002a74:	2280      	movs	r2, #128	; 0x80
 8002a76:	4013      	ands	r3, r2
 8002a78:	d000      	beq.n	8002a7c <HAL_ADC_ConfigChannel+0xfc>
 8002a7a:	e059      	b.n	8002b30 <HAL_ADC_ConfigChannel+0x1b0>
 8002a7c:	683b      	ldr	r3, [r7, #0]
 8002a7e:	681a      	ldr	r2, [r3, #0]
 8002a80:	2380      	movs	r3, #128	; 0x80
 8002a82:	005b      	lsls	r3, r3, #1
 8002a84:	4013      	ands	r3, r2
 8002a86:	d151      	bne.n	8002b2c <HAL_ADC_ConfigChannel+0x1ac>
 8002a88:	683b      	ldr	r3, [r7, #0]
 8002a8a:	681a      	ldr	r2, [r3, #0]
 8002a8c:	2380      	movs	r3, #128	; 0x80
 8002a8e:	009b      	lsls	r3, r3, #2
 8002a90:	4013      	ands	r3, r2
 8002a92:	d149      	bne.n	8002b28 <HAL_ADC_ConfigChannel+0x1a8>
 8002a94:	683b      	ldr	r3, [r7, #0]
 8002a96:	681a      	ldr	r2, [r3, #0]
 8002a98:	2380      	movs	r3, #128	; 0x80
 8002a9a:	00db      	lsls	r3, r3, #3
 8002a9c:	4013      	ands	r3, r2
 8002a9e:	d141      	bne.n	8002b24 <HAL_ADC_ConfigChannel+0x1a4>
 8002aa0:	683b      	ldr	r3, [r7, #0]
 8002aa2:	681a      	ldr	r2, [r3, #0]
 8002aa4:	2380      	movs	r3, #128	; 0x80
 8002aa6:	011b      	lsls	r3, r3, #4
 8002aa8:	4013      	ands	r3, r2
 8002aaa:	d139      	bne.n	8002b20 <HAL_ADC_ConfigChannel+0x1a0>
 8002aac:	683b      	ldr	r3, [r7, #0]
 8002aae:	681a      	ldr	r2, [r3, #0]
 8002ab0:	2380      	movs	r3, #128	; 0x80
 8002ab2:	015b      	lsls	r3, r3, #5
 8002ab4:	4013      	ands	r3, r2
 8002ab6:	d131      	bne.n	8002b1c <HAL_ADC_ConfigChannel+0x19c>
 8002ab8:	683b      	ldr	r3, [r7, #0]
 8002aba:	681a      	ldr	r2, [r3, #0]
 8002abc:	2380      	movs	r3, #128	; 0x80
 8002abe:	019b      	lsls	r3, r3, #6
 8002ac0:	4013      	ands	r3, r2
 8002ac2:	d129      	bne.n	8002b18 <HAL_ADC_ConfigChannel+0x198>
 8002ac4:	683b      	ldr	r3, [r7, #0]
 8002ac6:	681a      	ldr	r2, [r3, #0]
 8002ac8:	2380      	movs	r3, #128	; 0x80
 8002aca:	01db      	lsls	r3, r3, #7
 8002acc:	4013      	ands	r3, r2
 8002ace:	d121      	bne.n	8002b14 <HAL_ADC_ConfigChannel+0x194>
 8002ad0:	683b      	ldr	r3, [r7, #0]
 8002ad2:	681a      	ldr	r2, [r3, #0]
 8002ad4:	2380      	movs	r3, #128	; 0x80
 8002ad6:	021b      	lsls	r3, r3, #8
 8002ad8:	4013      	ands	r3, r2
 8002ada:	d119      	bne.n	8002b10 <HAL_ADC_ConfigChannel+0x190>
 8002adc:	683b      	ldr	r3, [r7, #0]
 8002ade:	681a      	ldr	r2, [r3, #0]
 8002ae0:	2380      	movs	r3, #128	; 0x80
 8002ae2:	025b      	lsls	r3, r3, #9
 8002ae4:	4013      	ands	r3, r2
 8002ae6:	d111      	bne.n	8002b0c <HAL_ADC_ConfigChannel+0x18c>
 8002ae8:	683b      	ldr	r3, [r7, #0]
 8002aea:	681a      	ldr	r2, [r3, #0]
 8002aec:	2380      	movs	r3, #128	; 0x80
 8002aee:	029b      	lsls	r3, r3, #10
 8002af0:	4013      	ands	r3, r2
 8002af2:	d109      	bne.n	8002b08 <HAL_ADC_ConfigChannel+0x188>
 8002af4:	683b      	ldr	r3, [r7, #0]
 8002af6:	681a      	ldr	r2, [r3, #0]
 8002af8:	2380      	movs	r3, #128	; 0x80
 8002afa:	02db      	lsls	r3, r3, #11
 8002afc:	4013      	ands	r3, r2
 8002afe:	d001      	beq.n	8002b04 <HAL_ADC_ConfigChannel+0x184>
 8002b00:	2312      	movs	r3, #18
 8002b02:	e024      	b.n	8002b4e <HAL_ADC_ConfigChannel+0x1ce>
 8002b04:	2300      	movs	r3, #0
 8002b06:	e022      	b.n	8002b4e <HAL_ADC_ConfigChannel+0x1ce>
 8002b08:	2311      	movs	r3, #17
 8002b0a:	e020      	b.n	8002b4e <HAL_ADC_ConfigChannel+0x1ce>
 8002b0c:	2310      	movs	r3, #16
 8002b0e:	e01e      	b.n	8002b4e <HAL_ADC_ConfigChannel+0x1ce>
 8002b10:	230f      	movs	r3, #15
 8002b12:	e01c      	b.n	8002b4e <HAL_ADC_ConfigChannel+0x1ce>
 8002b14:	230e      	movs	r3, #14
 8002b16:	e01a      	b.n	8002b4e <HAL_ADC_ConfigChannel+0x1ce>
 8002b18:	230d      	movs	r3, #13
 8002b1a:	e018      	b.n	8002b4e <HAL_ADC_ConfigChannel+0x1ce>
 8002b1c:	230c      	movs	r3, #12
 8002b1e:	e016      	b.n	8002b4e <HAL_ADC_ConfigChannel+0x1ce>
 8002b20:	230b      	movs	r3, #11
 8002b22:	e014      	b.n	8002b4e <HAL_ADC_ConfigChannel+0x1ce>
 8002b24:	230a      	movs	r3, #10
 8002b26:	e012      	b.n	8002b4e <HAL_ADC_ConfigChannel+0x1ce>
 8002b28:	2309      	movs	r3, #9
 8002b2a:	e010      	b.n	8002b4e <HAL_ADC_ConfigChannel+0x1ce>
 8002b2c:	2308      	movs	r3, #8
 8002b2e:	e00e      	b.n	8002b4e <HAL_ADC_ConfigChannel+0x1ce>
 8002b30:	2307      	movs	r3, #7
 8002b32:	e00c      	b.n	8002b4e <HAL_ADC_ConfigChannel+0x1ce>
 8002b34:	2306      	movs	r3, #6
 8002b36:	e00a      	b.n	8002b4e <HAL_ADC_ConfigChannel+0x1ce>
 8002b38:	2305      	movs	r3, #5
 8002b3a:	e008      	b.n	8002b4e <HAL_ADC_ConfigChannel+0x1ce>
 8002b3c:	2304      	movs	r3, #4
 8002b3e:	e006      	b.n	8002b4e <HAL_ADC_ConfigChannel+0x1ce>
 8002b40:	2303      	movs	r3, #3
 8002b42:	e004      	b.n	8002b4e <HAL_ADC_ConfigChannel+0x1ce>
 8002b44:	2302      	movs	r3, #2
 8002b46:	e002      	b.n	8002b4e <HAL_ADC_ConfigChannel+0x1ce>
 8002b48:	2301      	movs	r3, #1
 8002b4a:	e000      	b.n	8002b4e <HAL_ADC_ConfigChannel+0x1ce>
 8002b4c:	2300      	movs	r3, #0
 8002b4e:	683a      	ldr	r2, [r7, #0]
 8002b50:	6852      	ldr	r2, [r2, #4]
 8002b52:	201f      	movs	r0, #31
 8002b54:	4002      	ands	r2, r0
 8002b56:	4093      	lsls	r3, r2
 8002b58:	000a      	movs	r2, r1
 8002b5a:	431a      	orrs	r2, r3
 8002b5c:	687b      	ldr	r3, [r7, #4]
 8002b5e:	661a      	str	r2, [r3, #96]	; 0x60

        /* If the selected rank is below ADC group regular sequencer length,  */
        /* apply the configuration in ADC register.                           */
        /* Note: Otherwise, configuration is not applied.                     */
        /*       To apply it, parameter'NbrOfConversion' must be increased.   */
        if (((pConfig->Rank >> 2UL) + 1UL) <= hadc->Init.NbrOfConversion)
 8002b60:	683b      	ldr	r3, [r7, #0]
 8002b62:	685b      	ldr	r3, [r3, #4]
 8002b64:	089b      	lsrs	r3, r3, #2
 8002b66:	1c5a      	adds	r2, r3, #1
 8002b68:	687b      	ldr	r3, [r7, #4]
 8002b6a:	69db      	ldr	r3, [r3, #28]
 8002b6c:	429a      	cmp	r2, r3
 8002b6e:	d808      	bhi.n	8002b82 <HAL_ADC_ConfigChannel+0x202>
        {
          LL_ADC_REG_SetSequencerRanks(hadc->Instance, pConfig->Rank, pConfig->Channel);
 8002b70:	687b      	ldr	r3, [r7, #4]
 8002b72:	6818      	ldr	r0, [r3, #0]
 8002b74:	683b      	ldr	r3, [r7, #0]
 8002b76:	6859      	ldr	r1, [r3, #4]
 8002b78:	683b      	ldr	r3, [r7, #0]
 8002b7a:	681b      	ldr	r3, [r3, #0]
 8002b7c:	001a      	movs	r2, r3
 8002b7e:	f7ff fb77 	bl	8002270 <LL_ADC_REG_SetSequencerRanks>
        }
      }

      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 8002b82:	687b      	ldr	r3, [r7, #4]
 8002b84:	6818      	ldr	r0, [r3, #0]
 8002b86:	683b      	ldr	r3, [r7, #0]
 8002b88:	6819      	ldr	r1, [r3, #0]
 8002b8a:	683b      	ldr	r3, [r7, #0]
 8002b8c:	689b      	ldr	r3, [r3, #8]
 8002b8e:	001a      	movs	r2, r3
 8002b90:	f7ff fbb2 	bl	80022f8 <LL_ADC_SetChannelSamplingTime>
      /* internal measurement paths enable: If internal channel selected,     */
      /* enable dedicated internal buffers and path.                          */
      /* Note: these internal measurement paths can be disabled using         */
      /*       HAL_ADC_DeInit() or removing the channel from sequencer with   */
      /*       channel configuration parameter "Rank".                        */
      if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 8002b94:	683b      	ldr	r3, [r7, #0]
 8002b96:	681b      	ldr	r3, [r3, #0]
 8002b98:	2b00      	cmp	r3, #0
 8002b9a:	db00      	blt.n	8002b9e <HAL_ADC_ConfigChannel+0x21e>
 8002b9c:	e0bc      	b.n	8002d18 <HAL_ADC_ConfigChannel+0x398>
      {
        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8002b9e:	4b50      	ldr	r3, [pc, #320]	; (8002ce0 <HAL_ADC_ConfigChannel+0x360>)
 8002ba0:	0018      	movs	r0, r3
 8002ba2:	f7ff fb13 	bl	80021cc <LL_ADC_GetCommonPathInternalCh>
 8002ba6:	0003      	movs	r3, r0
 8002ba8:	613b      	str	r3, [r7, #16]

        /* If the requested internal measurement path has already been enabled,   */
        /* bypass the configuration processing.                                   */
        if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8002baa:	683b      	ldr	r3, [r7, #0]
 8002bac:	681b      	ldr	r3, [r3, #0]
 8002bae:	4a4d      	ldr	r2, [pc, #308]	; (8002ce4 <HAL_ADC_ConfigChannel+0x364>)
 8002bb0:	4293      	cmp	r3, r2
 8002bb2:	d122      	bne.n	8002bfa <HAL_ADC_ConfigChannel+0x27a>
            ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8002bb4:	693a      	ldr	r2, [r7, #16]
 8002bb6:	2380      	movs	r3, #128	; 0x80
 8002bb8:	041b      	lsls	r3, r3, #16
 8002bba:	4013      	ands	r3, r2
        if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8002bbc:	d11d      	bne.n	8002bfa <HAL_ADC_ConfigChannel+0x27a>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8002bbe:	693b      	ldr	r3, [r7, #16]
 8002bc0:	2280      	movs	r2, #128	; 0x80
 8002bc2:	0412      	lsls	r2, r2, #16
 8002bc4:	4313      	orrs	r3, r2
 8002bc6:	4a46      	ldr	r2, [pc, #280]	; (8002ce0 <HAL_ADC_ConfigChannel+0x360>)
 8002bc8:	0019      	movs	r1, r3
 8002bca:	0010      	movs	r0, r2
 8002bcc:	f7ff faea 	bl	80021a4 <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8002bd0:	4b45      	ldr	r3, [pc, #276]	; (8002ce8 <HAL_ADC_ConfigChannel+0x368>)
 8002bd2:	681b      	ldr	r3, [r3, #0]
 8002bd4:	4945      	ldr	r1, [pc, #276]	; (8002cec <HAL_ADC_ConfigChannel+0x36c>)
 8002bd6:	0018      	movs	r0, r3
 8002bd8:	f7fd fa9e 	bl	8000118 <__udivsi3>
 8002bdc:	0003      	movs	r3, r0
 8002bde:	1c5a      	adds	r2, r3, #1
 8002be0:	0013      	movs	r3, r2
 8002be2:	005b      	lsls	r3, r3, #1
 8002be4:	189b      	adds	r3, r3, r2
 8002be6:	009b      	lsls	r3, r3, #2
 8002be8:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8002bea:	e002      	b.n	8002bf2 <HAL_ADC_ConfigChannel+0x272>
          {
            wait_loop_index--;
 8002bec:	68fb      	ldr	r3, [r7, #12]
 8002bee:	3b01      	subs	r3, #1
 8002bf0:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8002bf2:	68fb      	ldr	r3, [r7, #12]
 8002bf4:	2b00      	cmp	r3, #0
 8002bf6:	d1f9      	bne.n	8002bec <HAL_ADC_ConfigChannel+0x26c>
        if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8002bf8:	e08e      	b.n	8002d18 <HAL_ADC_ConfigChannel+0x398>
          }
        }
        else if ((pConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8002bfa:	683b      	ldr	r3, [r7, #0]
 8002bfc:	681b      	ldr	r3, [r3, #0]
 8002bfe:	4a3c      	ldr	r2, [pc, #240]	; (8002cf0 <HAL_ADC_ConfigChannel+0x370>)
 8002c00:	4293      	cmp	r3, r2
 8002c02:	d10e      	bne.n	8002c22 <HAL_ADC_ConfigChannel+0x2a2>
 8002c04:	693a      	ldr	r2, [r7, #16]
 8002c06:	2380      	movs	r3, #128	; 0x80
 8002c08:	045b      	lsls	r3, r3, #17
 8002c0a:	4013      	ands	r3, r2
 8002c0c:	d109      	bne.n	8002c22 <HAL_ADC_ConfigChannel+0x2a2>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8002c0e:	693b      	ldr	r3, [r7, #16]
 8002c10:	2280      	movs	r2, #128	; 0x80
 8002c12:	0452      	lsls	r2, r2, #17
 8002c14:	4313      	orrs	r3, r2
 8002c16:	4a32      	ldr	r2, [pc, #200]	; (8002ce0 <HAL_ADC_ConfigChannel+0x360>)
 8002c18:	0019      	movs	r1, r3
 8002c1a:	0010      	movs	r0, r2
 8002c1c:	f7ff fac2 	bl	80021a4 <LL_ADC_SetCommonPathInternalCh>
 8002c20:	e07a      	b.n	8002d18 <HAL_ADC_ConfigChannel+0x398>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
        else if ((pConfig->Channel == ADC_CHANNEL_VREFINT) &&
 8002c22:	683b      	ldr	r3, [r7, #0]
 8002c24:	681b      	ldr	r3, [r3, #0]
 8002c26:	4a33      	ldr	r2, [pc, #204]	; (8002cf4 <HAL_ADC_ConfigChannel+0x374>)
 8002c28:	4293      	cmp	r3, r2
 8002c2a:	d000      	beq.n	8002c2e <HAL_ADC_ConfigChannel+0x2ae>
 8002c2c:	e074      	b.n	8002d18 <HAL_ADC_ConfigChannel+0x398>
                 ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8002c2e:	693a      	ldr	r2, [r7, #16]
 8002c30:	2380      	movs	r3, #128	; 0x80
 8002c32:	03db      	lsls	r3, r3, #15
 8002c34:	4013      	ands	r3, r2
        else if ((pConfig->Channel == ADC_CHANNEL_VREFINT) &&
 8002c36:	d000      	beq.n	8002c3a <HAL_ADC_ConfigChannel+0x2ba>
 8002c38:	e06e      	b.n	8002d18 <HAL_ADC_ConfigChannel+0x398>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8002c3a:	693b      	ldr	r3, [r7, #16]
 8002c3c:	2280      	movs	r2, #128	; 0x80
 8002c3e:	03d2      	lsls	r2, r2, #15
 8002c40:	4313      	orrs	r3, r2
 8002c42:	4a27      	ldr	r2, [pc, #156]	; (8002ce0 <HAL_ADC_ConfigChannel+0x360>)
 8002c44:	0019      	movs	r1, r3
 8002c46:	0010      	movs	r0, r2
 8002c48:	f7ff faac 	bl	80021a4 <LL_ADC_SetCommonPathInternalCh>
 8002c4c:	e064      	b.n	8002d18 <HAL_ADC_ConfigChannel+0x398>
      /* Regular sequencer configuration */
      /* Note: Case of sequencer set to fully configurable:                   */
      /*       Sequencer rank cannot be disabled, only affected to            */
      /*       another channel.                                               */
      /*       To remove a rank, use parameter 'NbrOfConversion".             */
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 8002c4e:	687b      	ldr	r3, [r7, #4]
 8002c50:	691a      	ldr	r2, [r3, #16]
 8002c52:	2380      	movs	r3, #128	; 0x80
 8002c54:	061b      	lsls	r3, r3, #24
 8002c56:	429a      	cmp	r2, r3
 8002c58:	d004      	beq.n	8002c64 <HAL_ADC_ConfigChannel+0x2e4>
          (hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED_BACKWARD))
 8002c5a:	687b      	ldr	r3, [r7, #4]
 8002c5c:	691b      	ldr	r3, [r3, #16]
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 8002c5e:	4a1f      	ldr	r2, [pc, #124]	; (8002cdc <HAL_ADC_ConfigChannel+0x35c>)
 8002c60:	4293      	cmp	r3, r2
 8002c62:	d107      	bne.n	8002c74 <HAL_ADC_ConfigChannel+0x2f4>
      {
        /* Sequencer set to not fully configurable:                           */
        /* Reset the channel by disabling the corresponding bitfield.         */
        LL_ADC_REG_SetSequencerChRem(hadc->Instance, pConfig->Channel);
 8002c64:	687b      	ldr	r3, [r7, #4]
 8002c66:	681a      	ldr	r2, [r3, #0]
 8002c68:	683b      	ldr	r3, [r7, #0]
 8002c6a:	681b      	ldr	r3, [r3, #0]
 8002c6c:	0019      	movs	r1, r3
 8002c6e:	0010      	movs	r0, r2
 8002c70:	f7ff fb2f 	bl	80022d2 <LL_ADC_REG_SetSequencerChRem>
      }

      /* Management of internal measurement channels: Vbat/VrefInt/TempSensor.  */
      /* If internal channel selected, enable dedicated internal buffers and    */
      /* paths.                                                                 */
      if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 8002c74:	683b      	ldr	r3, [r7, #0]
 8002c76:	681b      	ldr	r3, [r3, #0]
 8002c78:	2b00      	cmp	r3, #0
 8002c7a:	da4d      	bge.n	8002d18 <HAL_ADC_ConfigChannel+0x398>
      {
        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8002c7c:	4b18      	ldr	r3, [pc, #96]	; (8002ce0 <HAL_ADC_ConfigChannel+0x360>)
 8002c7e:	0018      	movs	r0, r3
 8002c80:	f7ff faa4 	bl	80021cc <LL_ADC_GetCommonPathInternalCh>
 8002c84:	0003      	movs	r3, r0
 8002c86:	613b      	str	r3, [r7, #16]

        if (pConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8002c88:	683b      	ldr	r3, [r7, #0]
 8002c8a:	681b      	ldr	r3, [r3, #0]
 8002c8c:	4a15      	ldr	r2, [pc, #84]	; (8002ce4 <HAL_ADC_ConfigChannel+0x364>)
 8002c8e:	4293      	cmp	r3, r2
 8002c90:	d108      	bne.n	8002ca4 <HAL_ADC_ConfigChannel+0x324>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8002c92:	693b      	ldr	r3, [r7, #16]
 8002c94:	4a18      	ldr	r2, [pc, #96]	; (8002cf8 <HAL_ADC_ConfigChannel+0x378>)
 8002c96:	4013      	ands	r3, r2
 8002c98:	4a11      	ldr	r2, [pc, #68]	; (8002ce0 <HAL_ADC_ConfigChannel+0x360>)
 8002c9a:	0019      	movs	r1, r3
 8002c9c:	0010      	movs	r0, r2
 8002c9e:	f7ff fa81 	bl	80021a4 <LL_ADC_SetCommonPathInternalCh>
 8002ca2:	e039      	b.n	8002d18 <HAL_ADC_ConfigChannel+0x398>
                                         ~LL_ADC_PATH_INTERNAL_TEMPSENSOR & tmp_config_internal_channel);
        }
        else if (pConfig->Channel == ADC_CHANNEL_VBAT)
 8002ca4:	683b      	ldr	r3, [r7, #0]
 8002ca6:	681b      	ldr	r3, [r3, #0]
 8002ca8:	4a11      	ldr	r2, [pc, #68]	; (8002cf0 <HAL_ADC_ConfigChannel+0x370>)
 8002caa:	4293      	cmp	r3, r2
 8002cac:	d108      	bne.n	8002cc0 <HAL_ADC_ConfigChannel+0x340>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8002cae:	693b      	ldr	r3, [r7, #16]
 8002cb0:	4a12      	ldr	r2, [pc, #72]	; (8002cfc <HAL_ADC_ConfigChannel+0x37c>)
 8002cb2:	4013      	ands	r3, r2
 8002cb4:	4a0a      	ldr	r2, [pc, #40]	; (8002ce0 <HAL_ADC_ConfigChannel+0x360>)
 8002cb6:	0019      	movs	r1, r3
 8002cb8:	0010      	movs	r0, r2
 8002cba:	f7ff fa73 	bl	80021a4 <LL_ADC_SetCommonPathInternalCh>
 8002cbe:	e02b      	b.n	8002d18 <HAL_ADC_ConfigChannel+0x398>
                                         ~LL_ADC_PATH_INTERNAL_VBAT & tmp_config_internal_channel);
        }
        else if (pConfig->Channel == ADC_CHANNEL_VREFINT)
 8002cc0:	683b      	ldr	r3, [r7, #0]
 8002cc2:	681b      	ldr	r3, [r3, #0]
 8002cc4:	4a0b      	ldr	r2, [pc, #44]	; (8002cf4 <HAL_ADC_ConfigChannel+0x374>)
 8002cc6:	4293      	cmp	r3, r2
 8002cc8:	d126      	bne.n	8002d18 <HAL_ADC_ConfigChannel+0x398>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8002cca:	693b      	ldr	r3, [r7, #16]
 8002ccc:	4a0c      	ldr	r2, [pc, #48]	; (8002d00 <HAL_ADC_ConfigChannel+0x380>)
 8002cce:	4013      	ands	r3, r2
 8002cd0:	4a03      	ldr	r2, [pc, #12]	; (8002ce0 <HAL_ADC_ConfigChannel+0x360>)
 8002cd2:	0019      	movs	r1, r3
 8002cd4:	0010      	movs	r0, r2
 8002cd6:	f7ff fa65 	bl	80021a4 <LL_ADC_SetCommonPathInternalCh>
 8002cda:	e01d      	b.n	8002d18 <HAL_ADC_ConfigChannel+0x398>
 8002cdc:	80000004 	.word	0x80000004
 8002ce0:	40012708 	.word	0x40012708
 8002ce4:	b0001000 	.word	0xb0001000
 8002ce8:	20000000 	.word	0x20000000
 8002cec:	00030d40 	.word	0x00030d40
 8002cf0:	b8004000 	.word	0xb8004000
 8002cf4:	b4002000 	.word	0xb4002000
 8002cf8:	ff7fffff 	.word	0xff7fffff
 8002cfc:	feffffff 	.word	0xfeffffff
 8002d00:	ffbfffff 	.word	0xffbfffff
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002d04:	687b      	ldr	r3, [r7, #4]
 8002d06:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002d08:	2220      	movs	r2, #32
 8002d0a:	431a      	orrs	r2, r3
 8002d0c:	687b      	ldr	r3, [r7, #4]
 8002d0e:	659a      	str	r2, [r3, #88]	; 0x58

    tmp_hal_status = HAL_ERROR;
 8002d10:	2317      	movs	r3, #23
 8002d12:	18fb      	adds	r3, r7, r3
 8002d14:	2201      	movs	r2, #1
 8002d16:	701a      	strb	r2, [r3, #0]
  }

  __HAL_UNLOCK(hadc);
 8002d18:	687b      	ldr	r3, [r7, #4]
 8002d1a:	2254      	movs	r2, #84	; 0x54
 8002d1c:	2100      	movs	r1, #0
 8002d1e:	5499      	strb	r1, [r3, r2]

  return tmp_hal_status;
 8002d20:	2317      	movs	r3, #23
 8002d22:	18fb      	adds	r3, r7, r3
 8002d24:	781b      	ldrb	r3, [r3, #0]
}
 8002d26:	0018      	movs	r0, r3
 8002d28:	46bd      	mov	sp, r7
 8002d2a:	b006      	add	sp, #24
 8002d2c:	bd80      	pop	{r7, pc}
 8002d2e:	46c0      	nop			; (mov r8, r8)

08002d30 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 8002d30:	b580      	push	{r7, lr}
 8002d32:	b084      	sub	sp, #16
 8002d34:	af00      	add	r7, sp, #0
 8002d36:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 8002d38:	2300      	movs	r3, #0
 8002d3a:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002d3c:	687b      	ldr	r3, [r7, #4]
 8002d3e:	681b      	ldr	r3, [r3, #0]
 8002d40:	0018      	movs	r0, r3
 8002d42:	f7ff fb41 	bl	80023c8 <LL_ADC_IsEnabled>
 8002d46:	1e03      	subs	r3, r0, #0
 8002d48:	d000      	beq.n	8002d4c <ADC_Enable+0x1c>
 8002d4a:	e069      	b.n	8002e20 <ADC_Enable+0xf0>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_ADSTP | ADC_CR_ADSTART | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
 8002d4c:	687b      	ldr	r3, [r7, #4]
 8002d4e:	681b      	ldr	r3, [r3, #0]
 8002d50:	689b      	ldr	r3, [r3, #8]
 8002d52:	4a36      	ldr	r2, [pc, #216]	; (8002e2c <ADC_Enable+0xfc>)
 8002d54:	4013      	ands	r3, r2
 8002d56:	d00d      	beq.n	8002d74 <ADC_Enable+0x44>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002d58:	687b      	ldr	r3, [r7, #4]
 8002d5a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002d5c:	2210      	movs	r2, #16
 8002d5e:	431a      	orrs	r2, r3
 8002d60:	687b      	ldr	r3, [r7, #4]
 8002d62:	659a      	str	r2, [r3, #88]	; 0x58

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002d64:	687b      	ldr	r3, [r7, #4]
 8002d66:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002d68:	2201      	movs	r2, #1
 8002d6a:	431a      	orrs	r2, r3
 8002d6c:	687b      	ldr	r3, [r7, #4]
 8002d6e:	65da      	str	r2, [r3, #92]	; 0x5c

      return HAL_ERROR;
 8002d70:	2301      	movs	r3, #1
 8002d72:	e056      	b.n	8002e22 <ADC_Enable+0xf2>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 8002d74:	687b      	ldr	r3, [r7, #4]
 8002d76:	681b      	ldr	r3, [r3, #0]
 8002d78:	0018      	movs	r0, r3
 8002d7a:	f7ff fb01 	bl	8002380 <LL_ADC_Enable>

    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) & LL_ADC_PATH_INTERNAL_TEMPSENSOR) != 0UL)
 8002d7e:	4b2c      	ldr	r3, [pc, #176]	; (8002e30 <ADC_Enable+0x100>)
 8002d80:	0018      	movs	r0, r3
 8002d82:	f7ff fa23 	bl	80021cc <LL_ADC_GetCommonPathInternalCh>
 8002d86:	0002      	movs	r2, r0
 8002d88:	2380      	movs	r3, #128	; 0x80
 8002d8a:	041b      	lsls	r3, r3, #16
 8002d8c:	4013      	ands	r3, r2
 8002d8e:	d00f      	beq.n	8002db0 <ADC_Enable+0x80>
      /* Delay for temperature sensor buffer stabilization time */
      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_BUFFER_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8002d90:	4b28      	ldr	r3, [pc, #160]	; (8002e34 <ADC_Enable+0x104>)
 8002d92:	681b      	ldr	r3, [r3, #0]
 8002d94:	4928      	ldr	r1, [pc, #160]	; (8002e38 <ADC_Enable+0x108>)
 8002d96:	0018      	movs	r0, r3
 8002d98:	f7fd f9be 	bl	8000118 <__udivsi3>
 8002d9c:	0003      	movs	r3, r0
 8002d9e:	3301      	adds	r3, #1
 8002da0:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8002da2:	e002      	b.n	8002daa <ADC_Enable+0x7a>
      {
        wait_loop_index--;
 8002da4:	68bb      	ldr	r3, [r7, #8]
 8002da6:	3b01      	subs	r3, #1
 8002da8:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8002daa:	68bb      	ldr	r3, [r7, #8]
 8002dac:	2b00      	cmp	r3, #0
 8002dae:	d1f9      	bne.n	8002da4 <ADC_Enable+0x74>
      }
    }

    /* If low power mode AutoPowerOff is enabled, power-on/off phases are     */
    /* performed automatically by hardware and flag ADC ready is not set.     */
    if (hadc->Init.LowPowerAutoPowerOff != ENABLE)
 8002db0:	687b      	ldr	r3, [r7, #4]
 8002db2:	7e5b      	ldrb	r3, [r3, #25]
 8002db4:	2b01      	cmp	r3, #1
 8002db6:	d033      	beq.n	8002e20 <ADC_Enable+0xf0>
    {
      /* Wait for ADC effectively enabled */
      tickstart = HAL_GetTick();
 8002db8:	f7ff f98e 	bl	80020d8 <HAL_GetTick>
 8002dbc:	0003      	movs	r3, r0
 8002dbe:	60fb      	str	r3, [r7, #12]

      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8002dc0:	e027      	b.n	8002e12 <ADC_Enable+0xe2>
            The workaround is to continue setting ADEN until ADRDY is becomes 1.
            Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
            4 ADC clock cycle duration */
        /* Note: Test of ADC enabled required due to hardware constraint to     */
        /*       not enable ADC if already enabled.                             */
        if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002dc2:	687b      	ldr	r3, [r7, #4]
 8002dc4:	681b      	ldr	r3, [r3, #0]
 8002dc6:	0018      	movs	r0, r3
 8002dc8:	f7ff fafe 	bl	80023c8 <LL_ADC_IsEnabled>
 8002dcc:	1e03      	subs	r3, r0, #0
 8002dce:	d104      	bne.n	8002dda <ADC_Enable+0xaa>
        {
          LL_ADC_Enable(hadc->Instance);
 8002dd0:	687b      	ldr	r3, [r7, #4]
 8002dd2:	681b      	ldr	r3, [r3, #0]
 8002dd4:	0018      	movs	r0, r3
 8002dd6:	f7ff fad3 	bl	8002380 <LL_ADC_Enable>
        }

        if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8002dda:	f7ff f97d 	bl	80020d8 <HAL_GetTick>
 8002dde:	0002      	movs	r2, r0
 8002de0:	68fb      	ldr	r3, [r7, #12]
 8002de2:	1ad3      	subs	r3, r2, r3
 8002de4:	2b02      	cmp	r3, #2
 8002de6:	d914      	bls.n	8002e12 <ADC_Enable+0xe2>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8002de8:	687b      	ldr	r3, [r7, #4]
 8002dea:	681b      	ldr	r3, [r3, #0]
 8002dec:	681b      	ldr	r3, [r3, #0]
 8002dee:	2201      	movs	r2, #1
 8002df0:	4013      	ands	r3, r2
 8002df2:	2b01      	cmp	r3, #1
 8002df4:	d00d      	beq.n	8002e12 <ADC_Enable+0xe2>
          {
            /* Update ADC state machine to error */
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002df6:	687b      	ldr	r3, [r7, #4]
 8002df8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002dfa:	2210      	movs	r2, #16
 8002dfc:	431a      	orrs	r2, r3
 8002dfe:	687b      	ldr	r3, [r7, #4]
 8002e00:	659a      	str	r2, [r3, #88]	; 0x58

            /* Set ADC error code to ADC peripheral internal error */
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002e02:	687b      	ldr	r3, [r7, #4]
 8002e04:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002e06:	2201      	movs	r2, #1
 8002e08:	431a      	orrs	r2, r3
 8002e0a:	687b      	ldr	r3, [r7, #4]
 8002e0c:	65da      	str	r2, [r3, #92]	; 0x5c

            return HAL_ERROR;
 8002e0e:	2301      	movs	r3, #1
 8002e10:	e007      	b.n	8002e22 <ADC_Enable+0xf2>
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8002e12:	687b      	ldr	r3, [r7, #4]
 8002e14:	681b      	ldr	r3, [r3, #0]
 8002e16:	681b      	ldr	r3, [r3, #0]
 8002e18:	2201      	movs	r2, #1
 8002e1a:	4013      	ands	r3, r2
 8002e1c:	2b01      	cmp	r3, #1
 8002e1e:	d1d0      	bne.n	8002dc2 <ADC_Enable+0x92>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8002e20:	2300      	movs	r3, #0
}
 8002e22:	0018      	movs	r0, r3
 8002e24:	46bd      	mov	sp, r7
 8002e26:	b004      	add	sp, #16
 8002e28:	bd80      	pop	{r7, pc}
 8002e2a:	46c0      	nop			; (mov r8, r8)
 8002e2c:	80000017 	.word	0x80000017
 8002e30:	40012708 	.word	0x40012708
 8002e34:	20000000 	.word	0x20000000
 8002e38:	00030d40 	.word	0x00030d40

08002e3c <ADC_Disable>:
  *         stopped.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 8002e3c:	b580      	push	{r7, lr}
 8002e3e:	b084      	sub	sp, #16
 8002e40:	af00      	add	r7, sp, #0
 8002e42:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 8002e44:	687b      	ldr	r3, [r7, #4]
 8002e46:	681b      	ldr	r3, [r3, #0]
 8002e48:	0018      	movs	r0, r3
 8002e4a:	f7ff face 	bl	80023ea <LL_ADC_IsDisableOngoing>
 8002e4e:	0003      	movs	r3, r0
 8002e50:	60fb      	str	r3, [r7, #12]

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 8002e52:	687b      	ldr	r3, [r7, #4]
 8002e54:	681b      	ldr	r3, [r3, #0]
 8002e56:	0018      	movs	r0, r3
 8002e58:	f7ff fab6 	bl	80023c8 <LL_ADC_IsEnabled>
 8002e5c:	1e03      	subs	r3, r0, #0
 8002e5e:	d046      	beq.n	8002eee <ADC_Disable+0xb2>
      && (tmp_adc_is_disable_on_going == 0UL)
 8002e60:	68fb      	ldr	r3, [r7, #12]
 8002e62:	2b00      	cmp	r3, #0
 8002e64:	d143      	bne.n	8002eee <ADC_Disable+0xb2>
     )
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 8002e66:	687b      	ldr	r3, [r7, #4]
 8002e68:	681b      	ldr	r3, [r3, #0]
 8002e6a:	689b      	ldr	r3, [r3, #8]
 8002e6c:	2205      	movs	r2, #5
 8002e6e:	4013      	ands	r3, r2
 8002e70:	2b01      	cmp	r3, #1
 8002e72:	d10d      	bne.n	8002e90 <ADC_Disable+0x54>
    {
      /* Disable the ADC peripheral */
      LL_ADC_Disable(hadc->Instance);
 8002e74:	687b      	ldr	r3, [r7, #4]
 8002e76:	681b      	ldr	r3, [r3, #0]
 8002e78:	0018      	movs	r0, r3
 8002e7a:	f7ff fa93 	bl	80023a4 <LL_ADC_Disable>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 8002e7e:	687b      	ldr	r3, [r7, #4]
 8002e80:	681b      	ldr	r3, [r3, #0]
 8002e82:	2203      	movs	r2, #3
 8002e84:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }

    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 8002e86:	f7ff f927 	bl	80020d8 <HAL_GetTick>
 8002e8a:	0003      	movs	r3, r0
 8002e8c:	60bb      	str	r3, [r7, #8]

    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8002e8e:	e028      	b.n	8002ee2 <ADC_Disable+0xa6>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002e90:	687b      	ldr	r3, [r7, #4]
 8002e92:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002e94:	2210      	movs	r2, #16
 8002e96:	431a      	orrs	r2, r3
 8002e98:	687b      	ldr	r3, [r7, #4]
 8002e9a:	659a      	str	r2, [r3, #88]	; 0x58
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002e9c:	687b      	ldr	r3, [r7, #4]
 8002e9e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002ea0:	2201      	movs	r2, #1
 8002ea2:	431a      	orrs	r2, r3
 8002ea4:	687b      	ldr	r3, [r7, #4]
 8002ea6:	65da      	str	r2, [r3, #92]	; 0x5c
      return HAL_ERROR;
 8002ea8:	2301      	movs	r3, #1
 8002eaa:	e021      	b.n	8002ef0 <ADC_Disable+0xb4>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8002eac:	f7ff f914 	bl	80020d8 <HAL_GetTick>
 8002eb0:	0002      	movs	r2, r0
 8002eb2:	68bb      	ldr	r3, [r7, #8]
 8002eb4:	1ad3      	subs	r3, r2, r3
 8002eb6:	2b02      	cmp	r3, #2
 8002eb8:	d913      	bls.n	8002ee2 <ADC_Disable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8002eba:	687b      	ldr	r3, [r7, #4]
 8002ebc:	681b      	ldr	r3, [r3, #0]
 8002ebe:	689b      	ldr	r3, [r3, #8]
 8002ec0:	2201      	movs	r2, #1
 8002ec2:	4013      	ands	r3, r2
 8002ec4:	d00d      	beq.n	8002ee2 <ADC_Disable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002ec6:	687b      	ldr	r3, [r7, #4]
 8002ec8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002eca:	2210      	movs	r2, #16
 8002ecc:	431a      	orrs	r2, r3
 8002ece:	687b      	ldr	r3, [r7, #4]
 8002ed0:	659a      	str	r2, [r3, #88]	; 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002ed2:	687b      	ldr	r3, [r7, #4]
 8002ed4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002ed6:	2201      	movs	r2, #1
 8002ed8:	431a      	orrs	r2, r3
 8002eda:	687b      	ldr	r3, [r7, #4]
 8002edc:	65da      	str	r2, [r3, #92]	; 0x5c

          return HAL_ERROR;
 8002ede:	2301      	movs	r3, #1
 8002ee0:	e006      	b.n	8002ef0 <ADC_Disable+0xb4>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8002ee2:	687b      	ldr	r3, [r7, #4]
 8002ee4:	681b      	ldr	r3, [r3, #0]
 8002ee6:	689b      	ldr	r3, [r3, #8]
 8002ee8:	2201      	movs	r2, #1
 8002eea:	4013      	ands	r3, r2
 8002eec:	d1de      	bne.n	8002eac <ADC_Disable+0x70>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8002eee:	2300      	movs	r3, #0
}
 8002ef0:	0018      	movs	r0, r3
 8002ef2:	46bd      	mov	sp, r7
 8002ef4:	b004      	add	sp, #16
 8002ef6:	bd80      	pop	{r7, pc}

08002ef8 <LL_ADC_SetCalibrationFactor>:
{
 8002ef8:	b580      	push	{r7, lr}
 8002efa:	b082      	sub	sp, #8
 8002efc:	af00      	add	r7, sp, #0
 8002efe:	6078      	str	r0, [r7, #4]
 8002f00:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->CALFACT,
 8002f02:	687b      	ldr	r3, [r7, #4]
 8002f04:	22b4      	movs	r2, #180	; 0xb4
 8002f06:	589b      	ldr	r3, [r3, r2]
 8002f08:	227f      	movs	r2, #127	; 0x7f
 8002f0a:	4393      	bics	r3, r2
 8002f0c:	001a      	movs	r2, r3
 8002f0e:	683b      	ldr	r3, [r7, #0]
 8002f10:	431a      	orrs	r2, r3
 8002f12:	687b      	ldr	r3, [r7, #4]
 8002f14:	21b4      	movs	r1, #180	; 0xb4
 8002f16:	505a      	str	r2, [r3, r1]
}
 8002f18:	46c0      	nop			; (mov r8, r8)
 8002f1a:	46bd      	mov	sp, r7
 8002f1c:	b002      	add	sp, #8
 8002f1e:	bd80      	pop	{r7, pc}

08002f20 <LL_ADC_GetCalibrationFactor>:
{
 8002f20:	b580      	push	{r7, lr}
 8002f22:	b082      	sub	sp, #8
 8002f24:	af00      	add	r7, sp, #0
 8002f26:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCx->CALFACT, ADC_CALFACT_CALFACT));
 8002f28:	687b      	ldr	r3, [r7, #4]
 8002f2a:	22b4      	movs	r2, #180	; 0xb4
 8002f2c:	589b      	ldr	r3, [r3, r2]
 8002f2e:	227f      	movs	r2, #127	; 0x7f
 8002f30:	4013      	ands	r3, r2
}
 8002f32:	0018      	movs	r0, r3
 8002f34:	46bd      	mov	sp, r7
 8002f36:	b002      	add	sp, #8
 8002f38:	bd80      	pop	{r7, pc}
	...

08002f3c <LL_ADC_Enable>:
{
 8002f3c:	b580      	push	{r7, lr}
 8002f3e:	b082      	sub	sp, #8
 8002f40:	af00      	add	r7, sp, #0
 8002f42:	6078      	str	r0, [r7, #4]
  MODIFY_REG(ADCx->CR,
 8002f44:	687b      	ldr	r3, [r7, #4]
 8002f46:	689b      	ldr	r3, [r3, #8]
 8002f48:	4a04      	ldr	r2, [pc, #16]	; (8002f5c <LL_ADC_Enable+0x20>)
 8002f4a:	4013      	ands	r3, r2
 8002f4c:	2201      	movs	r2, #1
 8002f4e:	431a      	orrs	r2, r3
 8002f50:	687b      	ldr	r3, [r7, #4]
 8002f52:	609a      	str	r2, [r3, #8]
}
 8002f54:	46c0      	nop			; (mov r8, r8)
 8002f56:	46bd      	mov	sp, r7
 8002f58:	b002      	add	sp, #8
 8002f5a:	bd80      	pop	{r7, pc}
 8002f5c:	7fffffe8 	.word	0x7fffffe8

08002f60 <LL_ADC_Disable>:
{
 8002f60:	b580      	push	{r7, lr}
 8002f62:	b082      	sub	sp, #8
 8002f64:	af00      	add	r7, sp, #0
 8002f66:	6078      	str	r0, [r7, #4]
  MODIFY_REG(ADCx->CR,
 8002f68:	687b      	ldr	r3, [r7, #4]
 8002f6a:	689b      	ldr	r3, [r3, #8]
 8002f6c:	4a04      	ldr	r2, [pc, #16]	; (8002f80 <LL_ADC_Disable+0x20>)
 8002f6e:	4013      	ands	r3, r2
 8002f70:	2202      	movs	r2, #2
 8002f72:	431a      	orrs	r2, r3
 8002f74:	687b      	ldr	r3, [r7, #4]
 8002f76:	609a      	str	r2, [r3, #8]
}
 8002f78:	46c0      	nop			; (mov r8, r8)
 8002f7a:	46bd      	mov	sp, r7
 8002f7c:	b002      	add	sp, #8
 8002f7e:	bd80      	pop	{r7, pc}
 8002f80:	7fffffe8 	.word	0x7fffffe8

08002f84 <LL_ADC_IsEnabled>:
{
 8002f84:	b580      	push	{r7, lr}
 8002f86:	b082      	sub	sp, #8
 8002f88:	af00      	add	r7, sp, #0
 8002f8a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8002f8c:	687b      	ldr	r3, [r7, #4]
 8002f8e:	689b      	ldr	r3, [r3, #8]
 8002f90:	2201      	movs	r2, #1
 8002f92:	4013      	ands	r3, r2
 8002f94:	2b01      	cmp	r3, #1
 8002f96:	d101      	bne.n	8002f9c <LL_ADC_IsEnabled+0x18>
 8002f98:	2301      	movs	r3, #1
 8002f9a:	e000      	b.n	8002f9e <LL_ADC_IsEnabled+0x1a>
 8002f9c:	2300      	movs	r3, #0
}
 8002f9e:	0018      	movs	r0, r3
 8002fa0:	46bd      	mov	sp, r7
 8002fa2:	b002      	add	sp, #8
 8002fa4:	bd80      	pop	{r7, pc}
	...

08002fa8 <LL_ADC_StartCalibration>:
{
 8002fa8:	b580      	push	{r7, lr}
 8002faa:	b082      	sub	sp, #8
 8002fac:	af00      	add	r7, sp, #0
 8002fae:	6078      	str	r0, [r7, #4]
  MODIFY_REG(ADCx->CR,
 8002fb0:	687b      	ldr	r3, [r7, #4]
 8002fb2:	689b      	ldr	r3, [r3, #8]
 8002fb4:	4a05      	ldr	r2, [pc, #20]	; (8002fcc <LL_ADC_StartCalibration+0x24>)
 8002fb6:	4013      	ands	r3, r2
 8002fb8:	2280      	movs	r2, #128	; 0x80
 8002fba:	0612      	lsls	r2, r2, #24
 8002fbc:	431a      	orrs	r2, r3
 8002fbe:	687b      	ldr	r3, [r7, #4]
 8002fc0:	609a      	str	r2, [r3, #8]
}
 8002fc2:	46c0      	nop			; (mov r8, r8)
 8002fc4:	46bd      	mov	sp, r7
 8002fc6:	b002      	add	sp, #8
 8002fc8:	bd80      	pop	{r7, pc}
 8002fca:	46c0      	nop			; (mov r8, r8)
 8002fcc:	7fffffe8 	.word	0x7fffffe8

08002fd0 <LL_ADC_IsCalibrationOnGoing>:
{
 8002fd0:	b580      	push	{r7, lr}
 8002fd2:	b082      	sub	sp, #8
 8002fd4:	af00      	add	r7, sp, #0
 8002fd6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADCAL) == (ADC_CR_ADCAL)) ? 1UL : 0UL);
 8002fd8:	687b      	ldr	r3, [r7, #4]
 8002fda:	689b      	ldr	r3, [r3, #8]
 8002fdc:	0fdb      	lsrs	r3, r3, #31
 8002fde:	07da      	lsls	r2, r3, #31
 8002fe0:	2380      	movs	r3, #128	; 0x80
 8002fe2:	061b      	lsls	r3, r3, #24
 8002fe4:	429a      	cmp	r2, r3
 8002fe6:	d101      	bne.n	8002fec <LL_ADC_IsCalibrationOnGoing+0x1c>
 8002fe8:	2301      	movs	r3, #1
 8002fea:	e000      	b.n	8002fee <LL_ADC_IsCalibrationOnGoing+0x1e>
 8002fec:	2300      	movs	r3, #0
}
 8002fee:	0018      	movs	r0, r3
 8002ff0:	46bd      	mov	sp, r7
 8002ff2:	b002      	add	sp, #8
 8002ff4:	bd80      	pop	{r7, pc}
	...

08002ff8 <HAL_ADCEx_Calibration_Start>:
  *         HAL_ADC_GetValue() (value on 7 bits: from DR[6;0]).
  * @param  hadc       ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef *hadc)
{
 8002ff8:	b590      	push	{r4, r7, lr}
 8002ffa:	b089      	sub	sp, #36	; 0x24
 8002ffc:	af00      	add	r7, sp, #0
 8002ffe:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
  __IO uint32_t wait_loop_index = 0UL;
 8003000:	2300      	movs	r3, #0
 8003002:	60bb      	str	r3, [r7, #8]
  uint32_t backup_setting_cfgr1;
  uint32_t calibration_index;
  uint32_t calibration_factor_accumulated = 0;
 8003004:	2300      	movs	r3, #0
 8003006:	61bb      	str	r3, [r7, #24]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  __HAL_LOCK(hadc);
 8003008:	687b      	ldr	r3, [r7, #4]
 800300a:	2254      	movs	r2, #84	; 0x54
 800300c:	5c9b      	ldrb	r3, [r3, r2]
 800300e:	2b01      	cmp	r3, #1
 8003010:	d101      	bne.n	8003016 <HAL_ADCEx_Calibration_Start+0x1e>
 8003012:	2302      	movs	r3, #2
 8003014:	e0ba      	b.n	800318c <HAL_ADCEx_Calibration_Start+0x194>
 8003016:	687b      	ldr	r3, [r7, #4]
 8003018:	2254      	movs	r2, #84	; 0x54
 800301a:	2101      	movs	r1, #1
 800301c:	5499      	strb	r1, [r3, r2]

  /* Calibration prerequisite: ADC must be disabled. */

  /* Disable the ADC (if not already disabled) */
  tmp_hal_status = ADC_Disable(hadc);
 800301e:	2317      	movs	r3, #23
 8003020:	18fc      	adds	r4, r7, r3
 8003022:	687b      	ldr	r3, [r7, #4]
 8003024:	0018      	movs	r0, r3
 8003026:	f7ff ff09 	bl	8002e3c <ADC_Disable>
 800302a:	0003      	movs	r3, r0
 800302c:	7023      	strb	r3, [r4, #0]

  /* Check if ADC is effectively disabled */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800302e:	687b      	ldr	r3, [r7, #4]
 8003030:	681b      	ldr	r3, [r3, #0]
 8003032:	0018      	movs	r0, r3
 8003034:	f7ff ffa6 	bl	8002f84 <LL_ADC_IsEnabled>
 8003038:	1e03      	subs	r3, r0, #0
 800303a:	d000      	beq.n	800303e <HAL_ADCEx_Calibration_Start+0x46>
 800303c:	e099      	b.n	8003172 <HAL_ADCEx_Calibration_Start+0x17a>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800303e:	687b      	ldr	r3, [r7, #4]
 8003040:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003042:	4a54      	ldr	r2, [pc, #336]	; (8003194 <HAL_ADCEx_Calibration_Start+0x19c>)
 8003044:	4013      	ands	r3, r2
 8003046:	2202      	movs	r2, #2
 8003048:	431a      	orrs	r2, r3
 800304a:	687b      	ldr	r3, [r7, #4]
 800304c:	659a      	str	r2, [r3, #88]	; 0x58
    /* Note: Specificity of this STM32 series: Calibration factor is          */
    /*       available in data register and also transferred by DMA.          */
    /*       To not insert ADC calibration factor among ADC conversion data   */
    /*       in array variable, DMA transfer must be disabled during          */
    /*       calibration.                                                     */
    backup_setting_cfgr1 = READ_BIT(hadc->Instance->CFGR1, ADC_CFGR1_DMAEN | ADC_CFGR1_DMACFG | ADC_CFGR1_AUTOFF);
 800304e:	687b      	ldr	r3, [r7, #4]
 8003050:	681b      	ldr	r3, [r3, #0]
 8003052:	68db      	ldr	r3, [r3, #12]
 8003054:	4a50      	ldr	r2, [pc, #320]	; (8003198 <HAL_ADCEx_Calibration_Start+0x1a0>)
 8003056:	4013      	ands	r3, r2
 8003058:	613b      	str	r3, [r7, #16]
    CLEAR_BIT(hadc->Instance->CFGR1, ADC_CFGR1_DMAEN | ADC_CFGR1_DMACFG | ADC_CFGR1_AUTOFF);
 800305a:	687b      	ldr	r3, [r7, #4]
 800305c:	681b      	ldr	r3, [r3, #0]
 800305e:	68da      	ldr	r2, [r3, #12]
 8003060:	687b      	ldr	r3, [r7, #4]
 8003062:	681b      	ldr	r3, [r3, #0]
 8003064:	494d      	ldr	r1, [pc, #308]	; (800319c <HAL_ADCEx_Calibration_Start+0x1a4>)
 8003066:	400a      	ands	r2, r1
 8003068:	60da      	str	r2, [r3, #12]

    /* ADC calibration procedure */
    /* Note: Perform an averaging of 8 calibrations for optimized accuracy */
    for (calibration_index = 0UL; calibration_index < 8UL; calibration_index++)
 800306a:	2300      	movs	r3, #0
 800306c:	61fb      	str	r3, [r7, #28]
 800306e:	e02d      	b.n	80030cc <HAL_ADCEx_Calibration_Start+0xd4>
    {
      /* Start ADC calibration */
      LL_ADC_StartCalibration(hadc->Instance);
 8003070:	687b      	ldr	r3, [r7, #4]
 8003072:	681b      	ldr	r3, [r3, #0]
 8003074:	0018      	movs	r0, r3
 8003076:	f7ff ff97 	bl	8002fa8 <LL_ADC_StartCalibration>

      /* Wait for calibration completion */
      while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 800307a:	e014      	b.n	80030a6 <HAL_ADCEx_Calibration_Start+0xae>
      {
        wait_loop_index++;
 800307c:	68bb      	ldr	r3, [r7, #8]
 800307e:	3301      	adds	r3, #1
 8003080:	60bb      	str	r3, [r7, #8]
        if (wait_loop_index >= ADC_CALIBRATION_TIMEOUT)
 8003082:	68bb      	ldr	r3, [r7, #8]
 8003084:	4a46      	ldr	r2, [pc, #280]	; (80031a0 <HAL_ADCEx_Calibration_Start+0x1a8>)
 8003086:	4293      	cmp	r3, r2
 8003088:	d90d      	bls.n	80030a6 <HAL_ADCEx_Calibration_Start+0xae>
        {
          /* Update ADC state machine to error */
          ADC_STATE_CLR_SET(hadc->State,
 800308a:	687b      	ldr	r3, [r7, #4]
 800308c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800308e:	2212      	movs	r2, #18
 8003090:	4393      	bics	r3, r2
 8003092:	2210      	movs	r2, #16
 8003094:	431a      	orrs	r2, r3
 8003096:	687b      	ldr	r3, [r7, #4]
 8003098:	659a      	str	r2, [r3, #88]	; 0x58
                            HAL_ADC_STATE_BUSY_INTERNAL,
                            HAL_ADC_STATE_ERROR_INTERNAL);

          __HAL_UNLOCK(hadc);
 800309a:	687b      	ldr	r3, [r7, #4]
 800309c:	2254      	movs	r2, #84	; 0x54
 800309e:	2100      	movs	r1, #0
 80030a0:	5499      	strb	r1, [r3, r2]

          return HAL_ERROR;
 80030a2:	2301      	movs	r3, #1
 80030a4:	e072      	b.n	800318c <HAL_ADCEx_Calibration_Start+0x194>
      while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 80030a6:	687b      	ldr	r3, [r7, #4]
 80030a8:	681b      	ldr	r3, [r3, #0]
 80030aa:	0018      	movs	r0, r3
 80030ac:	f7ff ff90 	bl	8002fd0 <LL_ADC_IsCalibrationOnGoing>
 80030b0:	1e03      	subs	r3, r0, #0
 80030b2:	d1e3      	bne.n	800307c <HAL_ADCEx_Calibration_Start+0x84>
        }
      }

      calibration_factor_accumulated += LL_ADC_GetCalibrationFactor(hadc->Instance);
 80030b4:	687b      	ldr	r3, [r7, #4]
 80030b6:	681b      	ldr	r3, [r3, #0]
 80030b8:	0018      	movs	r0, r3
 80030ba:	f7ff ff31 	bl	8002f20 <LL_ADC_GetCalibrationFactor>
 80030be:	0002      	movs	r2, r0
 80030c0:	69bb      	ldr	r3, [r7, #24]
 80030c2:	189b      	adds	r3, r3, r2
 80030c4:	61bb      	str	r3, [r7, #24]
    for (calibration_index = 0UL; calibration_index < 8UL; calibration_index++)
 80030c6:	69fb      	ldr	r3, [r7, #28]
 80030c8:	3301      	adds	r3, #1
 80030ca:	61fb      	str	r3, [r7, #28]
 80030cc:	69fb      	ldr	r3, [r7, #28]
 80030ce:	2b07      	cmp	r3, #7
 80030d0:	d9ce      	bls.n	8003070 <HAL_ADCEx_Calibration_Start+0x78>
    }
    /* Compute average */
    calibration_factor_accumulated /= calibration_index;
 80030d2:	69f9      	ldr	r1, [r7, #28]
 80030d4:	69b8      	ldr	r0, [r7, #24]
 80030d6:	f7fd f81f 	bl	8000118 <__udivsi3>
 80030da:	0003      	movs	r3, r0
 80030dc:	61bb      	str	r3, [r7, #24]
    /* Apply calibration factor */
    LL_ADC_Enable(hadc->Instance);
 80030de:	687b      	ldr	r3, [r7, #4]
 80030e0:	681b      	ldr	r3, [r3, #0]
 80030e2:	0018      	movs	r0, r3
 80030e4:	f7ff ff2a 	bl	8002f3c <LL_ADC_Enable>
    LL_ADC_SetCalibrationFactor(hadc->Instance, calibration_factor_accumulated);
 80030e8:	687b      	ldr	r3, [r7, #4]
 80030ea:	681b      	ldr	r3, [r3, #0]
 80030ec:	69ba      	ldr	r2, [r7, #24]
 80030ee:	0011      	movs	r1, r2
 80030f0:	0018      	movs	r0, r3
 80030f2:	f7ff ff01 	bl	8002ef8 <LL_ADC_SetCalibrationFactor>
    LL_ADC_Disable(hadc->Instance);
 80030f6:	687b      	ldr	r3, [r7, #4]
 80030f8:	681b      	ldr	r3, [r3, #0]
 80030fa:	0018      	movs	r0, r3
 80030fc:	f7ff ff30 	bl	8002f60 <LL_ADC_Disable>

    /* Wait for ADC effectively disabled before changing configuration */
    /* Get tick count */
    tickstart = HAL_GetTick();
 8003100:	f7fe ffea 	bl	80020d8 <HAL_GetTick>
 8003104:	0003      	movs	r3, r0
 8003106:	60fb      	str	r3, [r7, #12]

    while (LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 8003108:	e01b      	b.n	8003142 <HAL_ADCEx_Calibration_Start+0x14a>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 800310a:	f7fe ffe5 	bl	80020d8 <HAL_GetTick>
 800310e:	0002      	movs	r2, r0
 8003110:	68fb      	ldr	r3, [r7, #12]
 8003112:	1ad3      	subs	r3, r2, r3
 8003114:	2b02      	cmp	r3, #2
 8003116:	d914      	bls.n	8003142 <HAL_ADCEx_Calibration_Start+0x14a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 8003118:	687b      	ldr	r3, [r7, #4]
 800311a:	681b      	ldr	r3, [r3, #0]
 800311c:	0018      	movs	r0, r3
 800311e:	f7ff ff31 	bl	8002f84 <LL_ADC_IsEnabled>
 8003122:	1e03      	subs	r3, r0, #0
 8003124:	d00d      	beq.n	8003142 <HAL_ADCEx_Calibration_Start+0x14a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003126:	687b      	ldr	r3, [r7, #4]
 8003128:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800312a:	2210      	movs	r2, #16
 800312c:	431a      	orrs	r2, r3
 800312e:	687b      	ldr	r3, [r7, #4]
 8003130:	659a      	str	r2, [r3, #88]	; 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003132:	687b      	ldr	r3, [r7, #4]
 8003134:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003136:	2201      	movs	r2, #1
 8003138:	431a      	orrs	r2, r3
 800313a:	687b      	ldr	r3, [r7, #4]
 800313c:	65da      	str	r2, [r3, #92]	; 0x5c

          return HAL_ERROR;
 800313e:	2301      	movs	r3, #1
 8003140:	e024      	b.n	800318c <HAL_ADCEx_Calibration_Start+0x194>
    while (LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 8003142:	687b      	ldr	r3, [r7, #4]
 8003144:	681b      	ldr	r3, [r3, #0]
 8003146:	0018      	movs	r0, r3
 8003148:	f7ff ff1c 	bl	8002f84 <LL_ADC_IsEnabled>
 800314c:	1e03      	subs	r3, r0, #0
 800314e:	d1dc      	bne.n	800310a <HAL_ADCEx_Calibration_Start+0x112>
        }
      }
    }

    /* Restore configuration after calibration */
    SET_BIT(hadc->Instance->CFGR1, backup_setting_cfgr1);
 8003150:	687b      	ldr	r3, [r7, #4]
 8003152:	681b      	ldr	r3, [r3, #0]
 8003154:	68d9      	ldr	r1, [r3, #12]
 8003156:	687b      	ldr	r3, [r7, #4]
 8003158:	681b      	ldr	r3, [r3, #0]
 800315a:	693a      	ldr	r2, [r7, #16]
 800315c:	430a      	orrs	r2, r1
 800315e:	60da      	str	r2, [r3, #12]

    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003160:	687b      	ldr	r3, [r7, #4]
 8003162:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003164:	2203      	movs	r2, #3
 8003166:	4393      	bics	r3, r2
 8003168:	2201      	movs	r2, #1
 800316a:	431a      	orrs	r2, r3
 800316c:	687b      	ldr	r3, [r7, #4]
 800316e:	659a      	str	r2, [r3, #88]	; 0x58
 8003170:	e005      	b.n	800317e <HAL_ADCEx_Calibration_Start+0x186>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003172:	687b      	ldr	r3, [r7, #4]
 8003174:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003176:	2210      	movs	r2, #16
 8003178:	431a      	orrs	r2, r3
 800317a:	687b      	ldr	r3, [r7, #4]
 800317c:	659a      	str	r2, [r3, #88]	; 0x58

    /* Note: No need to update variable "tmp_hal_status" here: already set    */
    /*       to state "HAL_ERROR" by function disabling the ADC.              */
  }

  __HAL_UNLOCK(hadc);
 800317e:	687b      	ldr	r3, [r7, #4]
 8003180:	2254      	movs	r2, #84	; 0x54
 8003182:	2100      	movs	r1, #0
 8003184:	5499      	strb	r1, [r3, r2]

  return tmp_hal_status;
 8003186:	2317      	movs	r3, #23
 8003188:	18fb      	adds	r3, r7, r3
 800318a:	781b      	ldrb	r3, [r3, #0]
}
 800318c:	0018      	movs	r0, r3
 800318e:	46bd      	mov	sp, r7
 8003190:	b009      	add	sp, #36	; 0x24
 8003192:	bd90      	pop	{r4, r7, pc}
 8003194:	fffffefd 	.word	0xfffffefd
 8003198:	00008003 	.word	0x00008003
 800319c:	ffff7ffc 	.word	0xffff7ffc
 80031a0:	0002f1ff 	.word	0x0002f1ff

080031a4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80031a4:	b590      	push	{r4, r7, lr}
 80031a6:	b083      	sub	sp, #12
 80031a8:	af00      	add	r7, sp, #0
 80031aa:	0002      	movs	r2, r0
 80031ac:	6039      	str	r1, [r7, #0]
 80031ae:	1dfb      	adds	r3, r7, #7
 80031b0:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 80031b2:	1dfb      	adds	r3, r7, #7
 80031b4:	781b      	ldrb	r3, [r3, #0]
 80031b6:	2b7f      	cmp	r3, #127	; 0x7f
 80031b8:	d828      	bhi.n	800320c <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80031ba:	4a2f      	ldr	r2, [pc, #188]	; (8003278 <__NVIC_SetPriority+0xd4>)
 80031bc:	1dfb      	adds	r3, r7, #7
 80031be:	781b      	ldrb	r3, [r3, #0]
 80031c0:	b25b      	sxtb	r3, r3
 80031c2:	089b      	lsrs	r3, r3, #2
 80031c4:	33c0      	adds	r3, #192	; 0xc0
 80031c6:	009b      	lsls	r3, r3, #2
 80031c8:	589b      	ldr	r3, [r3, r2]
 80031ca:	1dfa      	adds	r2, r7, #7
 80031cc:	7812      	ldrb	r2, [r2, #0]
 80031ce:	0011      	movs	r1, r2
 80031d0:	2203      	movs	r2, #3
 80031d2:	400a      	ands	r2, r1
 80031d4:	00d2      	lsls	r2, r2, #3
 80031d6:	21ff      	movs	r1, #255	; 0xff
 80031d8:	4091      	lsls	r1, r2
 80031da:	000a      	movs	r2, r1
 80031dc:	43d2      	mvns	r2, r2
 80031de:	401a      	ands	r2, r3
 80031e0:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80031e2:	683b      	ldr	r3, [r7, #0]
 80031e4:	019b      	lsls	r3, r3, #6
 80031e6:	22ff      	movs	r2, #255	; 0xff
 80031e8:	401a      	ands	r2, r3
 80031ea:	1dfb      	adds	r3, r7, #7
 80031ec:	781b      	ldrb	r3, [r3, #0]
 80031ee:	0018      	movs	r0, r3
 80031f0:	2303      	movs	r3, #3
 80031f2:	4003      	ands	r3, r0
 80031f4:	00db      	lsls	r3, r3, #3
 80031f6:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80031f8:	481f      	ldr	r0, [pc, #124]	; (8003278 <__NVIC_SetPriority+0xd4>)
 80031fa:	1dfb      	adds	r3, r7, #7
 80031fc:	781b      	ldrb	r3, [r3, #0]
 80031fe:	b25b      	sxtb	r3, r3
 8003200:	089b      	lsrs	r3, r3, #2
 8003202:	430a      	orrs	r2, r1
 8003204:	33c0      	adds	r3, #192	; 0xc0
 8003206:	009b      	lsls	r3, r3, #2
 8003208:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 800320a:	e031      	b.n	8003270 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800320c:	4a1b      	ldr	r2, [pc, #108]	; (800327c <__NVIC_SetPriority+0xd8>)
 800320e:	1dfb      	adds	r3, r7, #7
 8003210:	781b      	ldrb	r3, [r3, #0]
 8003212:	0019      	movs	r1, r3
 8003214:	230f      	movs	r3, #15
 8003216:	400b      	ands	r3, r1
 8003218:	3b08      	subs	r3, #8
 800321a:	089b      	lsrs	r3, r3, #2
 800321c:	3306      	adds	r3, #6
 800321e:	009b      	lsls	r3, r3, #2
 8003220:	18d3      	adds	r3, r2, r3
 8003222:	3304      	adds	r3, #4
 8003224:	681b      	ldr	r3, [r3, #0]
 8003226:	1dfa      	adds	r2, r7, #7
 8003228:	7812      	ldrb	r2, [r2, #0]
 800322a:	0011      	movs	r1, r2
 800322c:	2203      	movs	r2, #3
 800322e:	400a      	ands	r2, r1
 8003230:	00d2      	lsls	r2, r2, #3
 8003232:	21ff      	movs	r1, #255	; 0xff
 8003234:	4091      	lsls	r1, r2
 8003236:	000a      	movs	r2, r1
 8003238:	43d2      	mvns	r2, r2
 800323a:	401a      	ands	r2, r3
 800323c:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 800323e:	683b      	ldr	r3, [r7, #0]
 8003240:	019b      	lsls	r3, r3, #6
 8003242:	22ff      	movs	r2, #255	; 0xff
 8003244:	401a      	ands	r2, r3
 8003246:	1dfb      	adds	r3, r7, #7
 8003248:	781b      	ldrb	r3, [r3, #0]
 800324a:	0018      	movs	r0, r3
 800324c:	2303      	movs	r3, #3
 800324e:	4003      	ands	r3, r0
 8003250:	00db      	lsls	r3, r3, #3
 8003252:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8003254:	4809      	ldr	r0, [pc, #36]	; (800327c <__NVIC_SetPriority+0xd8>)
 8003256:	1dfb      	adds	r3, r7, #7
 8003258:	781b      	ldrb	r3, [r3, #0]
 800325a:	001c      	movs	r4, r3
 800325c:	230f      	movs	r3, #15
 800325e:	4023      	ands	r3, r4
 8003260:	3b08      	subs	r3, #8
 8003262:	089b      	lsrs	r3, r3, #2
 8003264:	430a      	orrs	r2, r1
 8003266:	3306      	adds	r3, #6
 8003268:	009b      	lsls	r3, r3, #2
 800326a:	18c3      	adds	r3, r0, r3
 800326c:	3304      	adds	r3, #4
 800326e:	601a      	str	r2, [r3, #0]
}
 8003270:	46c0      	nop			; (mov r8, r8)
 8003272:	46bd      	mov	sp, r7
 8003274:	b003      	add	sp, #12
 8003276:	bd90      	pop	{r4, r7, pc}
 8003278:	e000e100 	.word	0xe000e100
 800327c:	e000ed00 	.word	0xe000ed00

08003280 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003280:	b580      	push	{r7, lr}
 8003282:	b082      	sub	sp, #8
 8003284:	af00      	add	r7, sp, #0
 8003286:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003288:	687b      	ldr	r3, [r7, #4]
 800328a:	1e5a      	subs	r2, r3, #1
 800328c:	2380      	movs	r3, #128	; 0x80
 800328e:	045b      	lsls	r3, r3, #17
 8003290:	429a      	cmp	r2, r3
 8003292:	d301      	bcc.n	8003298 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003294:	2301      	movs	r3, #1
 8003296:	e010      	b.n	80032ba <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003298:	4b0a      	ldr	r3, [pc, #40]	; (80032c4 <SysTick_Config+0x44>)
 800329a:	687a      	ldr	r2, [r7, #4]
 800329c:	3a01      	subs	r2, #1
 800329e:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80032a0:	2301      	movs	r3, #1
 80032a2:	425b      	negs	r3, r3
 80032a4:	2103      	movs	r1, #3
 80032a6:	0018      	movs	r0, r3
 80032a8:	f7ff ff7c 	bl	80031a4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80032ac:	4b05      	ldr	r3, [pc, #20]	; (80032c4 <SysTick_Config+0x44>)
 80032ae:	2200      	movs	r2, #0
 80032b0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80032b2:	4b04      	ldr	r3, [pc, #16]	; (80032c4 <SysTick_Config+0x44>)
 80032b4:	2207      	movs	r2, #7
 80032b6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80032b8:	2300      	movs	r3, #0
}
 80032ba:	0018      	movs	r0, r3
 80032bc:	46bd      	mov	sp, r7
 80032be:	b002      	add	sp, #8
 80032c0:	bd80      	pop	{r7, pc}
 80032c2:	46c0      	nop			; (mov r8, r8)
 80032c4:	e000e010 	.word	0xe000e010

080032c8 <HAL_NVIC_SetPriority>:
  *         with stm32g0xx devices, this parameter is a dummy value and it is ignored, because
  *         no subpriority supported in Cortex M0+ based products.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80032c8:	b580      	push	{r7, lr}
 80032ca:	b084      	sub	sp, #16
 80032cc:	af00      	add	r7, sp, #0
 80032ce:	60b9      	str	r1, [r7, #8]
 80032d0:	607a      	str	r2, [r7, #4]
 80032d2:	210f      	movs	r1, #15
 80032d4:	187b      	adds	r3, r7, r1
 80032d6:	1c02      	adds	r2, r0, #0
 80032d8:	701a      	strb	r2, [r3, #0]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);

  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn, PreemptPriority);
 80032da:	68ba      	ldr	r2, [r7, #8]
 80032dc:	187b      	adds	r3, r7, r1
 80032de:	781b      	ldrb	r3, [r3, #0]
 80032e0:	b25b      	sxtb	r3, r3
 80032e2:	0011      	movs	r1, r2
 80032e4:	0018      	movs	r0, r3
 80032e6:	f7ff ff5d 	bl	80031a4 <__NVIC_SetPriority>
}
 80032ea:	46c0      	nop			; (mov r8, r8)
 80032ec:	46bd      	mov	sp, r7
 80032ee:	b004      	add	sp, #16
 80032f0:	bd80      	pop	{r7, pc}

080032f2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80032f2:	b580      	push	{r7, lr}
 80032f4:	b082      	sub	sp, #8
 80032f6:	af00      	add	r7, sp, #0
 80032f8:	6078      	str	r0, [r7, #4]
  return SysTick_Config(TicksNumb);
 80032fa:	687b      	ldr	r3, [r7, #4]
 80032fc:	0018      	movs	r0, r3
 80032fe:	f7ff ffbf 	bl	8003280 <SysTick_Config>
 8003302:	0003      	movs	r3, r0
}
 8003304:	0018      	movs	r0, r3
 8003306:	46bd      	mov	sp, r7
 8003308:	b002      	add	sp, #8
 800330a:	bd80      	pop	{r7, pc}

0800330c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800330c:	b580      	push	{r7, lr}
 800330e:	b086      	sub	sp, #24
 8003310:	af00      	add	r7, sp, #0
 8003312:	6078      	str	r0, [r7, #4]
 8003314:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8003316:	2300      	movs	r3, #0
 8003318:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800331a:	e14d      	b.n	80035b8 <HAL_GPIO_Init+0x2ac>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 800331c:	683b      	ldr	r3, [r7, #0]
 800331e:	681b      	ldr	r3, [r3, #0]
 8003320:	2101      	movs	r1, #1
 8003322:	697a      	ldr	r2, [r7, #20]
 8003324:	4091      	lsls	r1, r2
 8003326:	000a      	movs	r2, r1
 8003328:	4013      	ands	r3, r2
 800332a:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 800332c:	68fb      	ldr	r3, [r7, #12]
 800332e:	2b00      	cmp	r3, #0
 8003330:	d100      	bne.n	8003334 <HAL_GPIO_Init+0x28>
 8003332:	e13e      	b.n	80035b2 <HAL_GPIO_Init+0x2a6>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8003334:	683b      	ldr	r3, [r7, #0]
 8003336:	685b      	ldr	r3, [r3, #4]
 8003338:	2203      	movs	r2, #3
 800333a:	4013      	ands	r3, r2
 800333c:	2b01      	cmp	r3, #1
 800333e:	d005      	beq.n	800334c <HAL_GPIO_Init+0x40>
 8003340:	683b      	ldr	r3, [r7, #0]
 8003342:	685b      	ldr	r3, [r3, #4]
 8003344:	2203      	movs	r2, #3
 8003346:	4013      	ands	r3, r2
 8003348:	2b02      	cmp	r3, #2
 800334a:	d130      	bne.n	80033ae <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 800334c:	687b      	ldr	r3, [r7, #4]
 800334e:	689b      	ldr	r3, [r3, #8]
 8003350:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8003352:	697b      	ldr	r3, [r7, #20]
 8003354:	005b      	lsls	r3, r3, #1
 8003356:	2203      	movs	r2, #3
 8003358:	409a      	lsls	r2, r3
 800335a:	0013      	movs	r3, r2
 800335c:	43da      	mvns	r2, r3
 800335e:	693b      	ldr	r3, [r7, #16]
 8003360:	4013      	ands	r3, r2
 8003362:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8003364:	683b      	ldr	r3, [r7, #0]
 8003366:	68da      	ldr	r2, [r3, #12]
 8003368:	697b      	ldr	r3, [r7, #20]
 800336a:	005b      	lsls	r3, r3, #1
 800336c:	409a      	lsls	r2, r3
 800336e:	0013      	movs	r3, r2
 8003370:	693a      	ldr	r2, [r7, #16]
 8003372:	4313      	orrs	r3, r2
 8003374:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8003376:	687b      	ldr	r3, [r7, #4]
 8003378:	693a      	ldr	r2, [r7, #16]
 800337a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800337c:	687b      	ldr	r3, [r7, #4]
 800337e:	685b      	ldr	r3, [r3, #4]
 8003380:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8003382:	2201      	movs	r2, #1
 8003384:	697b      	ldr	r3, [r7, #20]
 8003386:	409a      	lsls	r2, r3
 8003388:	0013      	movs	r3, r2
 800338a:	43da      	mvns	r2, r3
 800338c:	693b      	ldr	r3, [r7, #16]
 800338e:	4013      	ands	r3, r2
 8003390:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003392:	683b      	ldr	r3, [r7, #0]
 8003394:	685b      	ldr	r3, [r3, #4]
 8003396:	091b      	lsrs	r3, r3, #4
 8003398:	2201      	movs	r2, #1
 800339a:	401a      	ands	r2, r3
 800339c:	697b      	ldr	r3, [r7, #20]
 800339e:	409a      	lsls	r2, r3
 80033a0:	0013      	movs	r3, r2
 80033a2:	693a      	ldr	r2, [r7, #16]
 80033a4:	4313      	orrs	r3, r2
 80033a6:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80033a8:	687b      	ldr	r3, [r7, #4]
 80033aa:	693a      	ldr	r2, [r7, #16]
 80033ac:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80033ae:	683b      	ldr	r3, [r7, #0]
 80033b0:	685b      	ldr	r3, [r3, #4]
 80033b2:	2203      	movs	r2, #3
 80033b4:	4013      	ands	r3, r2
 80033b6:	2b03      	cmp	r3, #3
 80033b8:	d017      	beq.n	80033ea <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80033ba:	687b      	ldr	r3, [r7, #4]
 80033bc:	68db      	ldr	r3, [r3, #12]
 80033be:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 80033c0:	697b      	ldr	r3, [r7, #20]
 80033c2:	005b      	lsls	r3, r3, #1
 80033c4:	2203      	movs	r2, #3
 80033c6:	409a      	lsls	r2, r3
 80033c8:	0013      	movs	r3, r2
 80033ca:	43da      	mvns	r2, r3
 80033cc:	693b      	ldr	r3, [r7, #16]
 80033ce:	4013      	ands	r3, r2
 80033d0:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 80033d2:	683b      	ldr	r3, [r7, #0]
 80033d4:	689a      	ldr	r2, [r3, #8]
 80033d6:	697b      	ldr	r3, [r7, #20]
 80033d8:	005b      	lsls	r3, r3, #1
 80033da:	409a      	lsls	r2, r3
 80033dc:	0013      	movs	r3, r2
 80033de:	693a      	ldr	r2, [r7, #16]
 80033e0:	4313      	orrs	r3, r2
 80033e2:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80033e4:	687b      	ldr	r3, [r7, #4]
 80033e6:	693a      	ldr	r2, [r7, #16]
 80033e8:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80033ea:	683b      	ldr	r3, [r7, #0]
 80033ec:	685b      	ldr	r3, [r3, #4]
 80033ee:	2203      	movs	r2, #3
 80033f0:	4013      	ands	r3, r2
 80033f2:	2b02      	cmp	r3, #2
 80033f4:	d123      	bne.n	800343e <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 80033f6:	697b      	ldr	r3, [r7, #20]
 80033f8:	08da      	lsrs	r2, r3, #3
 80033fa:	687b      	ldr	r3, [r7, #4]
 80033fc:	3208      	adds	r2, #8
 80033fe:	0092      	lsls	r2, r2, #2
 8003400:	58d3      	ldr	r3, [r2, r3]
 8003402:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8003404:	697b      	ldr	r3, [r7, #20]
 8003406:	2207      	movs	r2, #7
 8003408:	4013      	ands	r3, r2
 800340a:	009b      	lsls	r3, r3, #2
 800340c:	220f      	movs	r2, #15
 800340e:	409a      	lsls	r2, r3
 8003410:	0013      	movs	r3, r2
 8003412:	43da      	mvns	r2, r3
 8003414:	693b      	ldr	r3, [r7, #16]
 8003416:	4013      	ands	r3, r2
 8003418:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 800341a:	683b      	ldr	r3, [r7, #0]
 800341c:	691a      	ldr	r2, [r3, #16]
 800341e:	697b      	ldr	r3, [r7, #20]
 8003420:	2107      	movs	r1, #7
 8003422:	400b      	ands	r3, r1
 8003424:	009b      	lsls	r3, r3, #2
 8003426:	409a      	lsls	r2, r3
 8003428:	0013      	movs	r3, r2
 800342a:	693a      	ldr	r2, [r7, #16]
 800342c:	4313      	orrs	r3, r2
 800342e:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8003430:	697b      	ldr	r3, [r7, #20]
 8003432:	08da      	lsrs	r2, r3, #3
 8003434:	687b      	ldr	r3, [r7, #4]
 8003436:	3208      	adds	r2, #8
 8003438:	0092      	lsls	r2, r2, #2
 800343a:	6939      	ldr	r1, [r7, #16]
 800343c:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800343e:	687b      	ldr	r3, [r7, #4]
 8003440:	681b      	ldr	r3, [r3, #0]
 8003442:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8003444:	697b      	ldr	r3, [r7, #20]
 8003446:	005b      	lsls	r3, r3, #1
 8003448:	2203      	movs	r2, #3
 800344a:	409a      	lsls	r2, r3
 800344c:	0013      	movs	r3, r2
 800344e:	43da      	mvns	r2, r3
 8003450:	693b      	ldr	r3, [r7, #16]
 8003452:	4013      	ands	r3, r2
 8003454:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8003456:	683b      	ldr	r3, [r7, #0]
 8003458:	685b      	ldr	r3, [r3, #4]
 800345a:	2203      	movs	r2, #3
 800345c:	401a      	ands	r2, r3
 800345e:	697b      	ldr	r3, [r7, #20]
 8003460:	005b      	lsls	r3, r3, #1
 8003462:	409a      	lsls	r2, r3
 8003464:	0013      	movs	r3, r2
 8003466:	693a      	ldr	r2, [r7, #16]
 8003468:	4313      	orrs	r3, r2
 800346a:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 800346c:	687b      	ldr	r3, [r7, #4]
 800346e:	693a      	ldr	r2, [r7, #16]
 8003470:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8003472:	683b      	ldr	r3, [r7, #0]
 8003474:	685a      	ldr	r2, [r3, #4]
 8003476:	23c0      	movs	r3, #192	; 0xc0
 8003478:	029b      	lsls	r3, r3, #10
 800347a:	4013      	ands	r3, r2
 800347c:	d100      	bne.n	8003480 <HAL_GPIO_Init+0x174>
 800347e:	e098      	b.n	80035b2 <HAL_GPIO_Init+0x2a6>
      {
        temp = EXTI->EXTICR[position >> 2u];
 8003480:	4a53      	ldr	r2, [pc, #332]	; (80035d0 <HAL_GPIO_Init+0x2c4>)
 8003482:	697b      	ldr	r3, [r7, #20]
 8003484:	089b      	lsrs	r3, r3, #2
 8003486:	3318      	adds	r3, #24
 8003488:	009b      	lsls	r3, r3, #2
 800348a:	589b      	ldr	r3, [r3, r2]
 800348c:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (8u * (position & 0x03u)));
 800348e:	697b      	ldr	r3, [r7, #20]
 8003490:	2203      	movs	r2, #3
 8003492:	4013      	ands	r3, r2
 8003494:	00db      	lsls	r3, r3, #3
 8003496:	220f      	movs	r2, #15
 8003498:	409a      	lsls	r2, r3
 800349a:	0013      	movs	r3, r2
 800349c:	43da      	mvns	r2, r3
 800349e:	693b      	ldr	r3, [r7, #16]
 80034a0:	4013      	ands	r3, r2
 80034a2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (8u * (position & 0x03u)));
 80034a4:	687a      	ldr	r2, [r7, #4]
 80034a6:	23a0      	movs	r3, #160	; 0xa0
 80034a8:	05db      	lsls	r3, r3, #23
 80034aa:	429a      	cmp	r2, r3
 80034ac:	d019      	beq.n	80034e2 <HAL_GPIO_Init+0x1d6>
 80034ae:	687b      	ldr	r3, [r7, #4]
 80034b0:	4a48      	ldr	r2, [pc, #288]	; (80035d4 <HAL_GPIO_Init+0x2c8>)
 80034b2:	4293      	cmp	r3, r2
 80034b4:	d013      	beq.n	80034de <HAL_GPIO_Init+0x1d2>
 80034b6:	687b      	ldr	r3, [r7, #4]
 80034b8:	4a47      	ldr	r2, [pc, #284]	; (80035d8 <HAL_GPIO_Init+0x2cc>)
 80034ba:	4293      	cmp	r3, r2
 80034bc:	d00d      	beq.n	80034da <HAL_GPIO_Init+0x1ce>
 80034be:	687b      	ldr	r3, [r7, #4]
 80034c0:	4a46      	ldr	r2, [pc, #280]	; (80035dc <HAL_GPIO_Init+0x2d0>)
 80034c2:	4293      	cmp	r3, r2
 80034c4:	d007      	beq.n	80034d6 <HAL_GPIO_Init+0x1ca>
 80034c6:	687b      	ldr	r3, [r7, #4]
 80034c8:	4a45      	ldr	r2, [pc, #276]	; (80035e0 <HAL_GPIO_Init+0x2d4>)
 80034ca:	4293      	cmp	r3, r2
 80034cc:	d101      	bne.n	80034d2 <HAL_GPIO_Init+0x1c6>
 80034ce:	2304      	movs	r3, #4
 80034d0:	e008      	b.n	80034e4 <HAL_GPIO_Init+0x1d8>
 80034d2:	2305      	movs	r3, #5
 80034d4:	e006      	b.n	80034e4 <HAL_GPIO_Init+0x1d8>
 80034d6:	2303      	movs	r3, #3
 80034d8:	e004      	b.n	80034e4 <HAL_GPIO_Init+0x1d8>
 80034da:	2302      	movs	r3, #2
 80034dc:	e002      	b.n	80034e4 <HAL_GPIO_Init+0x1d8>
 80034de:	2301      	movs	r3, #1
 80034e0:	e000      	b.n	80034e4 <HAL_GPIO_Init+0x1d8>
 80034e2:	2300      	movs	r3, #0
 80034e4:	697a      	ldr	r2, [r7, #20]
 80034e6:	2103      	movs	r1, #3
 80034e8:	400a      	ands	r2, r1
 80034ea:	00d2      	lsls	r2, r2, #3
 80034ec:	4093      	lsls	r3, r2
 80034ee:	693a      	ldr	r2, [r7, #16]
 80034f0:	4313      	orrs	r3, r2
 80034f2:	613b      	str	r3, [r7, #16]
        EXTI->EXTICR[position >> 2u] = temp;
 80034f4:	4936      	ldr	r1, [pc, #216]	; (80035d0 <HAL_GPIO_Init+0x2c4>)
 80034f6:	697b      	ldr	r3, [r7, #20]
 80034f8:	089b      	lsrs	r3, r3, #2
 80034fa:	3318      	adds	r3, #24
 80034fc:	009b      	lsls	r3, r3, #2
 80034fe:	693a      	ldr	r2, [r7, #16]
 8003500:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8003502:	4b33      	ldr	r3, [pc, #204]	; (80035d0 <HAL_GPIO_Init+0x2c4>)
 8003504:	681b      	ldr	r3, [r3, #0]
 8003506:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003508:	68fb      	ldr	r3, [r7, #12]
 800350a:	43da      	mvns	r2, r3
 800350c:	693b      	ldr	r3, [r7, #16]
 800350e:	4013      	ands	r3, r2
 8003510:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8003512:	683b      	ldr	r3, [r7, #0]
 8003514:	685a      	ldr	r2, [r3, #4]
 8003516:	2380      	movs	r3, #128	; 0x80
 8003518:	035b      	lsls	r3, r3, #13
 800351a:	4013      	ands	r3, r2
 800351c:	d003      	beq.n	8003526 <HAL_GPIO_Init+0x21a>
        {
          temp |= iocurrent;
 800351e:	693a      	ldr	r2, [r7, #16]
 8003520:	68fb      	ldr	r3, [r7, #12]
 8003522:	4313      	orrs	r3, r2
 8003524:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8003526:	4b2a      	ldr	r3, [pc, #168]	; (80035d0 <HAL_GPIO_Init+0x2c4>)
 8003528:	693a      	ldr	r2, [r7, #16]
 800352a:	601a      	str	r2, [r3, #0]

        temp = EXTI->FTSR1;
 800352c:	4b28      	ldr	r3, [pc, #160]	; (80035d0 <HAL_GPIO_Init+0x2c4>)
 800352e:	685b      	ldr	r3, [r3, #4]
 8003530:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003532:	68fb      	ldr	r3, [r7, #12]
 8003534:	43da      	mvns	r2, r3
 8003536:	693b      	ldr	r3, [r7, #16]
 8003538:	4013      	ands	r3, r2
 800353a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 800353c:	683b      	ldr	r3, [r7, #0]
 800353e:	685a      	ldr	r2, [r3, #4]
 8003540:	2380      	movs	r3, #128	; 0x80
 8003542:	039b      	lsls	r3, r3, #14
 8003544:	4013      	ands	r3, r2
 8003546:	d003      	beq.n	8003550 <HAL_GPIO_Init+0x244>
        {
          temp |= iocurrent;
 8003548:	693a      	ldr	r2, [r7, #16]
 800354a:	68fb      	ldr	r3, [r7, #12]
 800354c:	4313      	orrs	r3, r2
 800354e:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8003550:	4b1f      	ldr	r3, [pc, #124]	; (80035d0 <HAL_GPIO_Init+0x2c4>)
 8003552:	693a      	ldr	r2, [r7, #16]
 8003554:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8003556:	4a1e      	ldr	r2, [pc, #120]	; (80035d0 <HAL_GPIO_Init+0x2c4>)
 8003558:	2384      	movs	r3, #132	; 0x84
 800355a:	58d3      	ldr	r3, [r2, r3]
 800355c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800355e:	68fb      	ldr	r3, [r7, #12]
 8003560:	43da      	mvns	r2, r3
 8003562:	693b      	ldr	r3, [r7, #16]
 8003564:	4013      	ands	r3, r2
 8003566:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8003568:	683b      	ldr	r3, [r7, #0]
 800356a:	685a      	ldr	r2, [r3, #4]
 800356c:	2380      	movs	r3, #128	; 0x80
 800356e:	029b      	lsls	r3, r3, #10
 8003570:	4013      	ands	r3, r2
 8003572:	d003      	beq.n	800357c <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8003574:	693a      	ldr	r2, [r7, #16]
 8003576:	68fb      	ldr	r3, [r7, #12]
 8003578:	4313      	orrs	r3, r2
 800357a:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 800357c:	4914      	ldr	r1, [pc, #80]	; (80035d0 <HAL_GPIO_Init+0x2c4>)
 800357e:	2284      	movs	r2, #132	; 0x84
 8003580:	693b      	ldr	r3, [r7, #16]
 8003582:	508b      	str	r3, [r1, r2]

        temp = EXTI->IMR1;
 8003584:	4a12      	ldr	r2, [pc, #72]	; (80035d0 <HAL_GPIO_Init+0x2c4>)
 8003586:	2380      	movs	r3, #128	; 0x80
 8003588:	58d3      	ldr	r3, [r2, r3]
 800358a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800358c:	68fb      	ldr	r3, [r7, #12]
 800358e:	43da      	mvns	r2, r3
 8003590:	693b      	ldr	r3, [r7, #16]
 8003592:	4013      	ands	r3, r2
 8003594:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8003596:	683b      	ldr	r3, [r7, #0]
 8003598:	685a      	ldr	r2, [r3, #4]
 800359a:	2380      	movs	r3, #128	; 0x80
 800359c:	025b      	lsls	r3, r3, #9
 800359e:	4013      	ands	r3, r2
 80035a0:	d003      	beq.n	80035aa <HAL_GPIO_Init+0x29e>
        {
          temp |= iocurrent;
 80035a2:	693a      	ldr	r2, [r7, #16]
 80035a4:	68fb      	ldr	r3, [r7, #12]
 80035a6:	4313      	orrs	r3, r2
 80035a8:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 80035aa:	4909      	ldr	r1, [pc, #36]	; (80035d0 <HAL_GPIO_Init+0x2c4>)
 80035ac:	2280      	movs	r2, #128	; 0x80
 80035ae:	693b      	ldr	r3, [r7, #16]
 80035b0:	508b      	str	r3, [r1, r2]
      }
    }

    position++;
 80035b2:	697b      	ldr	r3, [r7, #20]
 80035b4:	3301      	adds	r3, #1
 80035b6:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80035b8:	683b      	ldr	r3, [r7, #0]
 80035ba:	681a      	ldr	r2, [r3, #0]
 80035bc:	697b      	ldr	r3, [r7, #20]
 80035be:	40da      	lsrs	r2, r3
 80035c0:	1e13      	subs	r3, r2, #0
 80035c2:	d000      	beq.n	80035c6 <HAL_GPIO_Init+0x2ba>
 80035c4:	e6aa      	b.n	800331c <HAL_GPIO_Init+0x10>
  }
}
 80035c6:	46c0      	nop			; (mov r8, r8)
 80035c8:	46c0      	nop			; (mov r8, r8)
 80035ca:	46bd      	mov	sp, r7
 80035cc:	b006      	add	sp, #24
 80035ce:	bd80      	pop	{r7, pc}
 80035d0:	40021800 	.word	0x40021800
 80035d4:	50000400 	.word	0x50000400
 80035d8:	50000800 	.word	0x50000800
 80035dc:	50000c00 	.word	0x50000c00
 80035e0:	50001000 	.word	0x50001000

080035e4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80035e4:	b580      	push	{r7, lr}
 80035e6:	b082      	sub	sp, #8
 80035e8:	af00      	add	r7, sp, #0
 80035ea:	6078      	str	r0, [r7, #4]
 80035ec:	0008      	movs	r0, r1
 80035ee:	0011      	movs	r1, r2
 80035f0:	1cbb      	adds	r3, r7, #2
 80035f2:	1c02      	adds	r2, r0, #0
 80035f4:	801a      	strh	r2, [r3, #0]
 80035f6:	1c7b      	adds	r3, r7, #1
 80035f8:	1c0a      	adds	r2, r1, #0
 80035fa:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80035fc:	1c7b      	adds	r3, r7, #1
 80035fe:	781b      	ldrb	r3, [r3, #0]
 8003600:	2b00      	cmp	r3, #0
 8003602:	d004      	beq.n	800360e <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8003604:	1cbb      	adds	r3, r7, #2
 8003606:	881a      	ldrh	r2, [r3, #0]
 8003608:	687b      	ldr	r3, [r7, #4]
 800360a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 800360c:	e003      	b.n	8003616 <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800360e:	1cbb      	adds	r3, r7, #2
 8003610:	881a      	ldrh	r2, [r3, #0]
 8003612:	687b      	ldr	r3, [r7, #4]
 8003614:	629a      	str	r2, [r3, #40]	; 0x28
}
 8003616:	46c0      	nop			; (mov r8, r8)
 8003618:	46bd      	mov	sp, r7
 800361a:	b002      	add	sp, #8
 800361c:	bd80      	pop	{r7, pc}
	...

08003620 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        6 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8003620:	b580      	push	{r7, lr}
 8003622:	b084      	sub	sp, #16
 8003624:	af00      	add	r7, sp, #0
 8003626:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  /* Modify voltage scaling range */
  MODIFY_REG(PWR->CR1, PWR_CR1_VOS, VoltageScaling);
 8003628:	4b19      	ldr	r3, [pc, #100]	; (8003690 <HAL_PWREx_ControlVoltageScaling+0x70>)
 800362a:	681b      	ldr	r3, [r3, #0]
 800362c:	4a19      	ldr	r2, [pc, #100]	; (8003694 <HAL_PWREx_ControlVoltageScaling+0x74>)
 800362e:	4013      	ands	r3, r2
 8003630:	0019      	movs	r1, r3
 8003632:	4b17      	ldr	r3, [pc, #92]	; (8003690 <HAL_PWREx_ControlVoltageScaling+0x70>)
 8003634:	687a      	ldr	r2, [r7, #4]
 8003636:	430a      	orrs	r2, r1
 8003638:	601a      	str	r2, [r3, #0]

  /* In case of Range 1 selected, we need to ensure that main regulator reaches new value */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 800363a:	687a      	ldr	r2, [r7, #4]
 800363c:	2380      	movs	r3, #128	; 0x80
 800363e:	009b      	lsls	r3, r3, #2
 8003640:	429a      	cmp	r2, r3
 8003642:	d11f      	bne.n	8003684 <HAL_PWREx_ControlVoltageScaling+0x64>
  {
    /* Set timeout value */
    wait_loop_index = ((PWR_VOSF_SETTING_DELAY_6_US * SystemCoreClock) / 1000000U) + 1U;
 8003644:	4b14      	ldr	r3, [pc, #80]	; (8003698 <HAL_PWREx_ControlVoltageScaling+0x78>)
 8003646:	681a      	ldr	r2, [r3, #0]
 8003648:	0013      	movs	r3, r2
 800364a:	005b      	lsls	r3, r3, #1
 800364c:	189b      	adds	r3, r3, r2
 800364e:	005b      	lsls	r3, r3, #1
 8003650:	4912      	ldr	r1, [pc, #72]	; (800369c <HAL_PWREx_ControlVoltageScaling+0x7c>)
 8003652:	0018      	movs	r0, r3
 8003654:	f7fc fd60 	bl	8000118 <__udivsi3>
 8003658:	0003      	movs	r3, r0
 800365a:	3301      	adds	r3, #1
 800365c:	60fb      	str	r3, [r7, #12]

    /* Wait until VOSF is reset */
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800365e:	e008      	b.n	8003672 <HAL_PWREx_ControlVoltageScaling+0x52>
    {
      if (wait_loop_index != 0U)
 8003660:	68fb      	ldr	r3, [r7, #12]
 8003662:	2b00      	cmp	r3, #0
 8003664:	d003      	beq.n	800366e <HAL_PWREx_ControlVoltageScaling+0x4e>
      {
        wait_loop_index--;
 8003666:	68fb      	ldr	r3, [r7, #12]
 8003668:	3b01      	subs	r3, #1
 800366a:	60fb      	str	r3, [r7, #12]
 800366c:	e001      	b.n	8003672 <HAL_PWREx_ControlVoltageScaling+0x52>
      }
      else
      {
        return HAL_TIMEOUT;
 800366e:	2303      	movs	r3, #3
 8003670:	e009      	b.n	8003686 <HAL_PWREx_ControlVoltageScaling+0x66>
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8003672:	4b07      	ldr	r3, [pc, #28]	; (8003690 <HAL_PWREx_ControlVoltageScaling+0x70>)
 8003674:	695a      	ldr	r2, [r3, #20]
 8003676:	2380      	movs	r3, #128	; 0x80
 8003678:	00db      	lsls	r3, r3, #3
 800367a:	401a      	ands	r2, r3
 800367c:	2380      	movs	r3, #128	; 0x80
 800367e:	00db      	lsls	r3, r3, #3
 8003680:	429a      	cmp	r2, r3
 8003682:	d0ed      	beq.n	8003660 <HAL_PWREx_ControlVoltageScaling+0x40>
      }
    }
  }

  return HAL_OK;
 8003684:	2300      	movs	r3, #0
}
 8003686:	0018      	movs	r0, r3
 8003688:	46bd      	mov	sp, r7
 800368a:	b004      	add	sp, #16
 800368c:	bd80      	pop	{r7, pc}
 800368e:	46c0      	nop			; (mov r8, r8)
 8003690:	40007000 	.word	0x40007000
 8003694:	fffff9ff 	.word	0xfffff9ff
 8003698:	20000000 	.word	0x20000000
 800369c:	000f4240 	.word	0x000f4240

080036a0 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to LSE Off
  *         first and then to LSE On or LSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80036a0:	b580      	push	{r7, lr}
 80036a2:	b088      	sub	sp, #32
 80036a4:	af00      	add	r7, sp, #0
 80036a6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80036a8:	687b      	ldr	r3, [r7, #4]
 80036aa:	2b00      	cmp	r3, #0
 80036ac:	d102      	bne.n	80036b4 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 80036ae:	2301      	movs	r3, #1
 80036b0:	f000 fb50 	bl	8003d54 <HAL_RCC_OscConfig+0x6b4>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80036b4:	687b      	ldr	r3, [r7, #4]
 80036b6:	681b      	ldr	r3, [r3, #0]
 80036b8:	2201      	movs	r2, #1
 80036ba:	4013      	ands	r3, r2
 80036bc:	d100      	bne.n	80036c0 <HAL_RCC_OscConfig+0x20>
 80036be:	e07c      	b.n	80037ba <HAL_RCC_OscConfig+0x11a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80036c0:	4bc3      	ldr	r3, [pc, #780]	; (80039d0 <HAL_RCC_OscConfig+0x330>)
 80036c2:	689b      	ldr	r3, [r3, #8]
 80036c4:	2238      	movs	r2, #56	; 0x38
 80036c6:	4013      	ands	r3, r2
 80036c8:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 80036ca:	4bc1      	ldr	r3, [pc, #772]	; (80039d0 <HAL_RCC_OscConfig+0x330>)
 80036cc:	68db      	ldr	r3, [r3, #12]
 80036ce:	2203      	movs	r2, #3
 80036d0:	4013      	ands	r3, r2
 80036d2:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSE))
 80036d4:	69bb      	ldr	r3, [r7, #24]
 80036d6:	2b10      	cmp	r3, #16
 80036d8:	d102      	bne.n	80036e0 <HAL_RCC_OscConfig+0x40>
 80036da:	697b      	ldr	r3, [r7, #20]
 80036dc:	2b03      	cmp	r3, #3
 80036de:	d002      	beq.n	80036e6 <HAL_RCC_OscConfig+0x46>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE))
 80036e0:	69bb      	ldr	r3, [r7, #24]
 80036e2:	2b08      	cmp	r3, #8
 80036e4:	d10b      	bne.n	80036fe <HAL_RCC_OscConfig+0x5e>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80036e6:	4bba      	ldr	r3, [pc, #744]	; (80039d0 <HAL_RCC_OscConfig+0x330>)
 80036e8:	681a      	ldr	r2, [r3, #0]
 80036ea:	2380      	movs	r3, #128	; 0x80
 80036ec:	029b      	lsls	r3, r3, #10
 80036ee:	4013      	ands	r3, r2
 80036f0:	d062      	beq.n	80037b8 <HAL_RCC_OscConfig+0x118>
 80036f2:	687b      	ldr	r3, [r7, #4]
 80036f4:	685b      	ldr	r3, [r3, #4]
 80036f6:	2b00      	cmp	r3, #0
 80036f8:	d15e      	bne.n	80037b8 <HAL_RCC_OscConfig+0x118>
      {
        return HAL_ERROR;
 80036fa:	2301      	movs	r3, #1
 80036fc:	e32a      	b.n	8003d54 <HAL_RCC_OscConfig+0x6b4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80036fe:	687b      	ldr	r3, [r7, #4]
 8003700:	685a      	ldr	r2, [r3, #4]
 8003702:	2380      	movs	r3, #128	; 0x80
 8003704:	025b      	lsls	r3, r3, #9
 8003706:	429a      	cmp	r2, r3
 8003708:	d107      	bne.n	800371a <HAL_RCC_OscConfig+0x7a>
 800370a:	4bb1      	ldr	r3, [pc, #708]	; (80039d0 <HAL_RCC_OscConfig+0x330>)
 800370c:	681a      	ldr	r2, [r3, #0]
 800370e:	4bb0      	ldr	r3, [pc, #704]	; (80039d0 <HAL_RCC_OscConfig+0x330>)
 8003710:	2180      	movs	r1, #128	; 0x80
 8003712:	0249      	lsls	r1, r1, #9
 8003714:	430a      	orrs	r2, r1
 8003716:	601a      	str	r2, [r3, #0]
 8003718:	e020      	b.n	800375c <HAL_RCC_OscConfig+0xbc>
 800371a:	687b      	ldr	r3, [r7, #4]
 800371c:	685a      	ldr	r2, [r3, #4]
 800371e:	23a0      	movs	r3, #160	; 0xa0
 8003720:	02db      	lsls	r3, r3, #11
 8003722:	429a      	cmp	r2, r3
 8003724:	d10e      	bne.n	8003744 <HAL_RCC_OscConfig+0xa4>
 8003726:	4baa      	ldr	r3, [pc, #680]	; (80039d0 <HAL_RCC_OscConfig+0x330>)
 8003728:	681a      	ldr	r2, [r3, #0]
 800372a:	4ba9      	ldr	r3, [pc, #676]	; (80039d0 <HAL_RCC_OscConfig+0x330>)
 800372c:	2180      	movs	r1, #128	; 0x80
 800372e:	02c9      	lsls	r1, r1, #11
 8003730:	430a      	orrs	r2, r1
 8003732:	601a      	str	r2, [r3, #0]
 8003734:	4ba6      	ldr	r3, [pc, #664]	; (80039d0 <HAL_RCC_OscConfig+0x330>)
 8003736:	681a      	ldr	r2, [r3, #0]
 8003738:	4ba5      	ldr	r3, [pc, #660]	; (80039d0 <HAL_RCC_OscConfig+0x330>)
 800373a:	2180      	movs	r1, #128	; 0x80
 800373c:	0249      	lsls	r1, r1, #9
 800373e:	430a      	orrs	r2, r1
 8003740:	601a      	str	r2, [r3, #0]
 8003742:	e00b      	b.n	800375c <HAL_RCC_OscConfig+0xbc>
 8003744:	4ba2      	ldr	r3, [pc, #648]	; (80039d0 <HAL_RCC_OscConfig+0x330>)
 8003746:	681a      	ldr	r2, [r3, #0]
 8003748:	4ba1      	ldr	r3, [pc, #644]	; (80039d0 <HAL_RCC_OscConfig+0x330>)
 800374a:	49a2      	ldr	r1, [pc, #648]	; (80039d4 <HAL_RCC_OscConfig+0x334>)
 800374c:	400a      	ands	r2, r1
 800374e:	601a      	str	r2, [r3, #0]
 8003750:	4b9f      	ldr	r3, [pc, #636]	; (80039d0 <HAL_RCC_OscConfig+0x330>)
 8003752:	681a      	ldr	r2, [r3, #0]
 8003754:	4b9e      	ldr	r3, [pc, #632]	; (80039d0 <HAL_RCC_OscConfig+0x330>)
 8003756:	49a0      	ldr	r1, [pc, #640]	; (80039d8 <HAL_RCC_OscConfig+0x338>)
 8003758:	400a      	ands	r2, r1
 800375a:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800375c:	687b      	ldr	r3, [r7, #4]
 800375e:	685b      	ldr	r3, [r3, #4]
 8003760:	2b00      	cmp	r3, #0
 8003762:	d014      	beq.n	800378e <HAL_RCC_OscConfig+0xee>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003764:	f7fe fcb8 	bl	80020d8 <HAL_GetTick>
 8003768:	0003      	movs	r3, r0
 800376a:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800376c:	e008      	b.n	8003780 <HAL_RCC_OscConfig+0xe0>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800376e:	f7fe fcb3 	bl	80020d8 <HAL_GetTick>
 8003772:	0002      	movs	r2, r0
 8003774:	693b      	ldr	r3, [r7, #16]
 8003776:	1ad3      	subs	r3, r2, r3
 8003778:	2b64      	cmp	r3, #100	; 0x64
 800377a:	d901      	bls.n	8003780 <HAL_RCC_OscConfig+0xe0>
          {
            return HAL_TIMEOUT;
 800377c:	2303      	movs	r3, #3
 800377e:	e2e9      	b.n	8003d54 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003780:	4b93      	ldr	r3, [pc, #588]	; (80039d0 <HAL_RCC_OscConfig+0x330>)
 8003782:	681a      	ldr	r2, [r3, #0]
 8003784:	2380      	movs	r3, #128	; 0x80
 8003786:	029b      	lsls	r3, r3, #10
 8003788:	4013      	ands	r3, r2
 800378a:	d0f0      	beq.n	800376e <HAL_RCC_OscConfig+0xce>
 800378c:	e015      	b.n	80037ba <HAL_RCC_OscConfig+0x11a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800378e:	f7fe fca3 	bl	80020d8 <HAL_GetTick>
 8003792:	0003      	movs	r3, r0
 8003794:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8003796:	e008      	b.n	80037aa <HAL_RCC_OscConfig+0x10a>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003798:	f7fe fc9e 	bl	80020d8 <HAL_GetTick>
 800379c:	0002      	movs	r2, r0
 800379e:	693b      	ldr	r3, [r7, #16]
 80037a0:	1ad3      	subs	r3, r2, r3
 80037a2:	2b64      	cmp	r3, #100	; 0x64
 80037a4:	d901      	bls.n	80037aa <HAL_RCC_OscConfig+0x10a>
          {
            return HAL_TIMEOUT;
 80037a6:	2303      	movs	r3, #3
 80037a8:	e2d4      	b.n	8003d54 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80037aa:	4b89      	ldr	r3, [pc, #548]	; (80039d0 <HAL_RCC_OscConfig+0x330>)
 80037ac:	681a      	ldr	r2, [r3, #0]
 80037ae:	2380      	movs	r3, #128	; 0x80
 80037b0:	029b      	lsls	r3, r3, #10
 80037b2:	4013      	ands	r3, r2
 80037b4:	d1f0      	bne.n	8003798 <HAL_RCC_OscConfig+0xf8>
 80037b6:	e000      	b.n	80037ba <HAL_RCC_OscConfig+0x11a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80037b8:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80037ba:	687b      	ldr	r3, [r7, #4]
 80037bc:	681b      	ldr	r3, [r3, #0]
 80037be:	2202      	movs	r2, #2
 80037c0:	4013      	ands	r3, r2
 80037c2:	d100      	bne.n	80037c6 <HAL_RCC_OscConfig+0x126>
 80037c4:	e099      	b.n	80038fa <HAL_RCC_OscConfig+0x25a>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    assert_param(IS_RCC_HSIDIV(RCC_OscInitStruct->HSIDiv));

    /* Check if HSI16 is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80037c6:	4b82      	ldr	r3, [pc, #520]	; (80039d0 <HAL_RCC_OscConfig+0x330>)
 80037c8:	689b      	ldr	r3, [r3, #8]
 80037ca:	2238      	movs	r2, #56	; 0x38
 80037cc:	4013      	ands	r3, r2
 80037ce:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 80037d0:	4b7f      	ldr	r3, [pc, #508]	; (80039d0 <HAL_RCC_OscConfig+0x330>)
 80037d2:	68db      	ldr	r3, [r3, #12]
 80037d4:	2203      	movs	r2, #3
 80037d6:	4013      	ands	r3, r2
 80037d8:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSI))
 80037da:	69bb      	ldr	r3, [r7, #24]
 80037dc:	2b10      	cmp	r3, #16
 80037de:	d102      	bne.n	80037e6 <HAL_RCC_OscConfig+0x146>
 80037e0:	697b      	ldr	r3, [r7, #20]
 80037e2:	2b02      	cmp	r3, #2
 80037e4:	d002      	beq.n	80037ec <HAL_RCC_OscConfig+0x14c>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI))
 80037e6:	69bb      	ldr	r3, [r7, #24]
 80037e8:	2b00      	cmp	r3, #0
 80037ea:	d135      	bne.n	8003858 <HAL_RCC_OscConfig+0x1b8>
    {
      /* When HSI is used as system clock or as PLL input clock it can not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80037ec:	4b78      	ldr	r3, [pc, #480]	; (80039d0 <HAL_RCC_OscConfig+0x330>)
 80037ee:	681a      	ldr	r2, [r3, #0]
 80037f0:	2380      	movs	r3, #128	; 0x80
 80037f2:	00db      	lsls	r3, r3, #3
 80037f4:	4013      	ands	r3, r2
 80037f6:	d005      	beq.n	8003804 <HAL_RCC_OscConfig+0x164>
 80037f8:	687b      	ldr	r3, [r7, #4]
 80037fa:	68db      	ldr	r3, [r3, #12]
 80037fc:	2b00      	cmp	r3, #0
 80037fe:	d101      	bne.n	8003804 <HAL_RCC_OscConfig+0x164>
      {
        return HAL_ERROR;
 8003800:	2301      	movs	r3, #1
 8003802:	e2a7      	b.n	8003d54 <HAL_RCC_OscConfig+0x6b4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003804:	4b72      	ldr	r3, [pc, #456]	; (80039d0 <HAL_RCC_OscConfig+0x330>)
 8003806:	685b      	ldr	r3, [r3, #4]
 8003808:	4a74      	ldr	r2, [pc, #464]	; (80039dc <HAL_RCC_OscConfig+0x33c>)
 800380a:	4013      	ands	r3, r2
 800380c:	0019      	movs	r1, r3
 800380e:	687b      	ldr	r3, [r7, #4]
 8003810:	695b      	ldr	r3, [r3, #20]
 8003812:	021a      	lsls	r2, r3, #8
 8003814:	4b6e      	ldr	r3, [pc, #440]	; (80039d0 <HAL_RCC_OscConfig+0x330>)
 8003816:	430a      	orrs	r2, r1
 8003818:	605a      	str	r2, [r3, #4]

        if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
 800381a:	69bb      	ldr	r3, [r7, #24]
 800381c:	2b00      	cmp	r3, #0
 800381e:	d112      	bne.n	8003846 <HAL_RCC_OscConfig+0x1a6>
        {
          /* Adjust the HSI16 division factor */
          __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 8003820:	4b6b      	ldr	r3, [pc, #428]	; (80039d0 <HAL_RCC_OscConfig+0x330>)
 8003822:	681b      	ldr	r3, [r3, #0]
 8003824:	4a6e      	ldr	r2, [pc, #440]	; (80039e0 <HAL_RCC_OscConfig+0x340>)
 8003826:	4013      	ands	r3, r2
 8003828:	0019      	movs	r1, r3
 800382a:	687b      	ldr	r3, [r7, #4]
 800382c:	691a      	ldr	r2, [r3, #16]
 800382e:	4b68      	ldr	r3, [pc, #416]	; (80039d0 <HAL_RCC_OscConfig+0x330>)
 8003830:	430a      	orrs	r2, r1
 8003832:	601a      	str	r2, [r3, #0]

          /* Update the SystemCoreClock global variable with HSISYS value  */
          SystemCoreClock = (HSI_VALUE / (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos)));
 8003834:	4b66      	ldr	r3, [pc, #408]	; (80039d0 <HAL_RCC_OscConfig+0x330>)
 8003836:	681b      	ldr	r3, [r3, #0]
 8003838:	0adb      	lsrs	r3, r3, #11
 800383a:	2207      	movs	r2, #7
 800383c:	4013      	ands	r3, r2
 800383e:	4a69      	ldr	r2, [pc, #420]	; (80039e4 <HAL_RCC_OscConfig+0x344>)
 8003840:	40da      	lsrs	r2, r3
 8003842:	4b69      	ldr	r3, [pc, #420]	; (80039e8 <HAL_RCC_OscConfig+0x348>)
 8003844:	601a      	str	r2, [r3, #0]
        }

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8003846:	4b69      	ldr	r3, [pc, #420]	; (80039ec <HAL_RCC_OscConfig+0x34c>)
 8003848:	681b      	ldr	r3, [r3, #0]
 800384a:	0018      	movs	r0, r3
 800384c:	f7fe fbe8 	bl	8002020 <HAL_InitTick>
 8003850:	1e03      	subs	r3, r0, #0
 8003852:	d051      	beq.n	80038f8 <HAL_RCC_OscConfig+0x258>
        {
          return HAL_ERROR;
 8003854:	2301      	movs	r3, #1
 8003856:	e27d      	b.n	8003d54 <HAL_RCC_OscConfig+0x6b4>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003858:	687b      	ldr	r3, [r7, #4]
 800385a:	68db      	ldr	r3, [r3, #12]
 800385c:	2b00      	cmp	r3, #0
 800385e:	d030      	beq.n	80038c2 <HAL_RCC_OscConfig+0x222>
      {
        /* Configure the HSI16 division factor */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 8003860:	4b5b      	ldr	r3, [pc, #364]	; (80039d0 <HAL_RCC_OscConfig+0x330>)
 8003862:	681b      	ldr	r3, [r3, #0]
 8003864:	4a5e      	ldr	r2, [pc, #376]	; (80039e0 <HAL_RCC_OscConfig+0x340>)
 8003866:	4013      	ands	r3, r2
 8003868:	0019      	movs	r1, r3
 800386a:	687b      	ldr	r3, [r7, #4]
 800386c:	691a      	ldr	r2, [r3, #16]
 800386e:	4b58      	ldr	r3, [pc, #352]	; (80039d0 <HAL_RCC_OscConfig+0x330>)
 8003870:	430a      	orrs	r2, r1
 8003872:	601a      	str	r2, [r3, #0]

        /* Enable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_ENABLE();
 8003874:	4b56      	ldr	r3, [pc, #344]	; (80039d0 <HAL_RCC_OscConfig+0x330>)
 8003876:	681a      	ldr	r2, [r3, #0]
 8003878:	4b55      	ldr	r3, [pc, #340]	; (80039d0 <HAL_RCC_OscConfig+0x330>)
 800387a:	2180      	movs	r1, #128	; 0x80
 800387c:	0049      	lsls	r1, r1, #1
 800387e:	430a      	orrs	r2, r1
 8003880:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003882:	f7fe fc29 	bl	80020d8 <HAL_GetTick>
 8003886:	0003      	movs	r3, r0
 8003888:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800388a:	e008      	b.n	800389e <HAL_RCC_OscConfig+0x1fe>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800388c:	f7fe fc24 	bl	80020d8 <HAL_GetTick>
 8003890:	0002      	movs	r2, r0
 8003892:	693b      	ldr	r3, [r7, #16]
 8003894:	1ad3      	subs	r3, r2, r3
 8003896:	2b02      	cmp	r3, #2
 8003898:	d901      	bls.n	800389e <HAL_RCC_OscConfig+0x1fe>
          {
            return HAL_TIMEOUT;
 800389a:	2303      	movs	r3, #3
 800389c:	e25a      	b.n	8003d54 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800389e:	4b4c      	ldr	r3, [pc, #304]	; (80039d0 <HAL_RCC_OscConfig+0x330>)
 80038a0:	681a      	ldr	r2, [r3, #0]
 80038a2:	2380      	movs	r3, #128	; 0x80
 80038a4:	00db      	lsls	r3, r3, #3
 80038a6:	4013      	ands	r3, r2
 80038a8:	d0f0      	beq.n	800388c <HAL_RCC_OscConfig+0x1ec>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80038aa:	4b49      	ldr	r3, [pc, #292]	; (80039d0 <HAL_RCC_OscConfig+0x330>)
 80038ac:	685b      	ldr	r3, [r3, #4]
 80038ae:	4a4b      	ldr	r2, [pc, #300]	; (80039dc <HAL_RCC_OscConfig+0x33c>)
 80038b0:	4013      	ands	r3, r2
 80038b2:	0019      	movs	r1, r3
 80038b4:	687b      	ldr	r3, [r7, #4]
 80038b6:	695b      	ldr	r3, [r3, #20]
 80038b8:	021a      	lsls	r2, r3, #8
 80038ba:	4b45      	ldr	r3, [pc, #276]	; (80039d0 <HAL_RCC_OscConfig+0x330>)
 80038bc:	430a      	orrs	r2, r1
 80038be:	605a      	str	r2, [r3, #4]
 80038c0:	e01b      	b.n	80038fa <HAL_RCC_OscConfig+0x25a>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_DISABLE();
 80038c2:	4b43      	ldr	r3, [pc, #268]	; (80039d0 <HAL_RCC_OscConfig+0x330>)
 80038c4:	681a      	ldr	r2, [r3, #0]
 80038c6:	4b42      	ldr	r3, [pc, #264]	; (80039d0 <HAL_RCC_OscConfig+0x330>)
 80038c8:	4949      	ldr	r1, [pc, #292]	; (80039f0 <HAL_RCC_OscConfig+0x350>)
 80038ca:	400a      	ands	r2, r1
 80038cc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80038ce:	f7fe fc03 	bl	80020d8 <HAL_GetTick>
 80038d2:	0003      	movs	r3, r0
 80038d4:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80038d6:	e008      	b.n	80038ea <HAL_RCC_OscConfig+0x24a>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80038d8:	f7fe fbfe 	bl	80020d8 <HAL_GetTick>
 80038dc:	0002      	movs	r2, r0
 80038de:	693b      	ldr	r3, [r7, #16]
 80038e0:	1ad3      	subs	r3, r2, r3
 80038e2:	2b02      	cmp	r3, #2
 80038e4:	d901      	bls.n	80038ea <HAL_RCC_OscConfig+0x24a>
          {
            return HAL_TIMEOUT;
 80038e6:	2303      	movs	r3, #3
 80038e8:	e234      	b.n	8003d54 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80038ea:	4b39      	ldr	r3, [pc, #228]	; (80039d0 <HAL_RCC_OscConfig+0x330>)
 80038ec:	681a      	ldr	r2, [r3, #0]
 80038ee:	2380      	movs	r3, #128	; 0x80
 80038f0:	00db      	lsls	r3, r3, #3
 80038f2:	4013      	ands	r3, r2
 80038f4:	d1f0      	bne.n	80038d8 <HAL_RCC_OscConfig+0x238>
 80038f6:	e000      	b.n	80038fa <HAL_RCC_OscConfig+0x25a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80038f8:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80038fa:	687b      	ldr	r3, [r7, #4]
 80038fc:	681b      	ldr	r3, [r3, #0]
 80038fe:	2208      	movs	r2, #8
 8003900:	4013      	ands	r3, r2
 8003902:	d047      	beq.n	8003994 <HAL_RCC_OscConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check if LSI is used as system clock */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 8003904:	4b32      	ldr	r3, [pc, #200]	; (80039d0 <HAL_RCC_OscConfig+0x330>)
 8003906:	689b      	ldr	r3, [r3, #8]
 8003908:	2238      	movs	r2, #56	; 0x38
 800390a:	4013      	ands	r3, r2
 800390c:	2b18      	cmp	r3, #24
 800390e:	d10a      	bne.n	8003926 <HAL_RCC_OscConfig+0x286>
    {
      /* When LSI is used as system clock it will not be disabled */
      if ((((RCC->CSR) & RCC_CSR_LSIRDY) != 0U) && (RCC_OscInitStruct->LSIState == RCC_LSI_OFF))
 8003910:	4b2f      	ldr	r3, [pc, #188]	; (80039d0 <HAL_RCC_OscConfig+0x330>)
 8003912:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003914:	2202      	movs	r2, #2
 8003916:	4013      	ands	r3, r2
 8003918:	d03c      	beq.n	8003994 <HAL_RCC_OscConfig+0x2f4>
 800391a:	687b      	ldr	r3, [r7, #4]
 800391c:	699b      	ldr	r3, [r3, #24]
 800391e:	2b00      	cmp	r3, #0
 8003920:	d138      	bne.n	8003994 <HAL_RCC_OscConfig+0x2f4>
      {
        return HAL_ERROR;
 8003922:	2301      	movs	r3, #1
 8003924:	e216      	b.n	8003d54 <HAL_RCC_OscConfig+0x6b4>
      }
    }
    else
    {
      /* Check the LSI State */
      if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003926:	687b      	ldr	r3, [r7, #4]
 8003928:	699b      	ldr	r3, [r3, #24]
 800392a:	2b00      	cmp	r3, #0
 800392c:	d019      	beq.n	8003962 <HAL_RCC_OscConfig+0x2c2>
      {
        /* Enable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_ENABLE();
 800392e:	4b28      	ldr	r3, [pc, #160]	; (80039d0 <HAL_RCC_OscConfig+0x330>)
 8003930:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8003932:	4b27      	ldr	r3, [pc, #156]	; (80039d0 <HAL_RCC_OscConfig+0x330>)
 8003934:	2101      	movs	r1, #1
 8003936:	430a      	orrs	r2, r1
 8003938:	661a      	str	r2, [r3, #96]	; 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800393a:	f7fe fbcd 	bl	80020d8 <HAL_GetTick>
 800393e:	0003      	movs	r3, r0
 8003940:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is ready */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8003942:	e008      	b.n	8003956 <HAL_RCC_OscConfig+0x2b6>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003944:	f7fe fbc8 	bl	80020d8 <HAL_GetTick>
 8003948:	0002      	movs	r2, r0
 800394a:	693b      	ldr	r3, [r7, #16]
 800394c:	1ad3      	subs	r3, r2, r3
 800394e:	2b02      	cmp	r3, #2
 8003950:	d901      	bls.n	8003956 <HAL_RCC_OscConfig+0x2b6>
          {
            return HAL_TIMEOUT;
 8003952:	2303      	movs	r3, #3
 8003954:	e1fe      	b.n	8003d54 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8003956:	4b1e      	ldr	r3, [pc, #120]	; (80039d0 <HAL_RCC_OscConfig+0x330>)
 8003958:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800395a:	2202      	movs	r2, #2
 800395c:	4013      	ands	r3, r2
 800395e:	d0f1      	beq.n	8003944 <HAL_RCC_OscConfig+0x2a4>
 8003960:	e018      	b.n	8003994 <HAL_RCC_OscConfig+0x2f4>
        }
      }
      else
      {
        /* Disable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_DISABLE();
 8003962:	4b1b      	ldr	r3, [pc, #108]	; (80039d0 <HAL_RCC_OscConfig+0x330>)
 8003964:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8003966:	4b1a      	ldr	r3, [pc, #104]	; (80039d0 <HAL_RCC_OscConfig+0x330>)
 8003968:	2101      	movs	r1, #1
 800396a:	438a      	bics	r2, r1
 800396c:	661a      	str	r2, [r3, #96]	; 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800396e:	f7fe fbb3 	bl	80020d8 <HAL_GetTick>
 8003972:	0003      	movs	r3, r0
 8003974:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is disabled */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003976:	e008      	b.n	800398a <HAL_RCC_OscConfig+0x2ea>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003978:	f7fe fbae 	bl	80020d8 <HAL_GetTick>
 800397c:	0002      	movs	r2, r0
 800397e:	693b      	ldr	r3, [r7, #16]
 8003980:	1ad3      	subs	r3, r2, r3
 8003982:	2b02      	cmp	r3, #2
 8003984:	d901      	bls.n	800398a <HAL_RCC_OscConfig+0x2ea>
          {
            return HAL_TIMEOUT;
 8003986:	2303      	movs	r3, #3
 8003988:	e1e4      	b.n	8003d54 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800398a:	4b11      	ldr	r3, [pc, #68]	; (80039d0 <HAL_RCC_OscConfig+0x330>)
 800398c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800398e:	2202      	movs	r2, #2
 8003990:	4013      	ands	r3, r2
 8003992:	d1f1      	bne.n	8003978 <HAL_RCC_OscConfig+0x2d8>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003994:	687b      	ldr	r3, [r7, #4]
 8003996:	681b      	ldr	r3, [r3, #0]
 8003998:	2204      	movs	r2, #4
 800399a:	4013      	ands	r3, r2
 800399c:	d100      	bne.n	80039a0 <HAL_RCC_OscConfig+0x300>
 800399e:	e0c7      	b.n	8003b30 <HAL_RCC_OscConfig+0x490>
  {
    FlagStatus       pwrclkchanged = RESET;
 80039a0:	231f      	movs	r3, #31
 80039a2:	18fb      	adds	r3, r7, r3
 80039a4:	2200      	movs	r2, #0
 80039a6:	701a      	strb	r2, [r3, #0]

    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* When the LSE is used as system clock, it is not allowed disable it */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 80039a8:	4b09      	ldr	r3, [pc, #36]	; (80039d0 <HAL_RCC_OscConfig+0x330>)
 80039aa:	689b      	ldr	r3, [r3, #8]
 80039ac:	2238      	movs	r2, #56	; 0x38
 80039ae:	4013      	ands	r3, r2
 80039b0:	2b20      	cmp	r3, #32
 80039b2:	d11f      	bne.n	80039f4 <HAL_RCC_OscConfig+0x354>
    {
      if ((((RCC->BDCR) & RCC_BDCR_LSERDY) != 0U) && (RCC_OscInitStruct->LSEState == RCC_LSE_OFF))
 80039b4:	4b06      	ldr	r3, [pc, #24]	; (80039d0 <HAL_RCC_OscConfig+0x330>)
 80039b6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80039b8:	2202      	movs	r2, #2
 80039ba:	4013      	ands	r3, r2
 80039bc:	d100      	bne.n	80039c0 <HAL_RCC_OscConfig+0x320>
 80039be:	e0b7      	b.n	8003b30 <HAL_RCC_OscConfig+0x490>
 80039c0:	687b      	ldr	r3, [r7, #4]
 80039c2:	689b      	ldr	r3, [r3, #8]
 80039c4:	2b00      	cmp	r3, #0
 80039c6:	d000      	beq.n	80039ca <HAL_RCC_OscConfig+0x32a>
 80039c8:	e0b2      	b.n	8003b30 <HAL_RCC_OscConfig+0x490>
      {
        return HAL_ERROR;
 80039ca:	2301      	movs	r3, #1
 80039cc:	e1c2      	b.n	8003d54 <HAL_RCC_OscConfig+0x6b4>
 80039ce:	46c0      	nop			; (mov r8, r8)
 80039d0:	40021000 	.word	0x40021000
 80039d4:	fffeffff 	.word	0xfffeffff
 80039d8:	fffbffff 	.word	0xfffbffff
 80039dc:	ffff80ff 	.word	0xffff80ff
 80039e0:	ffffc7ff 	.word	0xffffc7ff
 80039e4:	00f42400 	.word	0x00f42400
 80039e8:	20000000 	.word	0x20000000
 80039ec:	20000004 	.word	0x20000004
 80039f0:	fffffeff 	.word	0xfffffeff
    }
    else
    {
      /* Update LSE configuration in Backup Domain control register    */
      /* Requires to enable write access to Backup Domain of necessary */
      if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 80039f4:	4bb5      	ldr	r3, [pc, #724]	; (8003ccc <HAL_RCC_OscConfig+0x62c>)
 80039f6:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80039f8:	2380      	movs	r3, #128	; 0x80
 80039fa:	055b      	lsls	r3, r3, #21
 80039fc:	4013      	ands	r3, r2
 80039fe:	d101      	bne.n	8003a04 <HAL_RCC_OscConfig+0x364>
 8003a00:	2301      	movs	r3, #1
 8003a02:	e000      	b.n	8003a06 <HAL_RCC_OscConfig+0x366>
 8003a04:	2300      	movs	r3, #0
 8003a06:	2b00      	cmp	r3, #0
 8003a08:	d011      	beq.n	8003a2e <HAL_RCC_OscConfig+0x38e>
      {
        __HAL_RCC_PWR_CLK_ENABLE();
 8003a0a:	4bb0      	ldr	r3, [pc, #704]	; (8003ccc <HAL_RCC_OscConfig+0x62c>)
 8003a0c:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8003a0e:	4baf      	ldr	r3, [pc, #700]	; (8003ccc <HAL_RCC_OscConfig+0x62c>)
 8003a10:	2180      	movs	r1, #128	; 0x80
 8003a12:	0549      	lsls	r1, r1, #21
 8003a14:	430a      	orrs	r2, r1
 8003a16:	63da      	str	r2, [r3, #60]	; 0x3c
 8003a18:	4bac      	ldr	r3, [pc, #688]	; (8003ccc <HAL_RCC_OscConfig+0x62c>)
 8003a1a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8003a1c:	2380      	movs	r3, #128	; 0x80
 8003a1e:	055b      	lsls	r3, r3, #21
 8003a20:	4013      	ands	r3, r2
 8003a22:	60fb      	str	r3, [r7, #12]
 8003a24:	68fb      	ldr	r3, [r7, #12]
        pwrclkchanged = SET;
 8003a26:	231f      	movs	r3, #31
 8003a28:	18fb      	adds	r3, r7, r3
 8003a2a:	2201      	movs	r2, #1
 8003a2c:	701a      	strb	r2, [r3, #0]
      }

      if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003a2e:	4ba8      	ldr	r3, [pc, #672]	; (8003cd0 <HAL_RCC_OscConfig+0x630>)
 8003a30:	681a      	ldr	r2, [r3, #0]
 8003a32:	2380      	movs	r3, #128	; 0x80
 8003a34:	005b      	lsls	r3, r3, #1
 8003a36:	4013      	ands	r3, r2
 8003a38:	d11a      	bne.n	8003a70 <HAL_RCC_OscConfig+0x3d0>
      {
        /* Enable write access to Backup domain */
        SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003a3a:	4ba5      	ldr	r3, [pc, #660]	; (8003cd0 <HAL_RCC_OscConfig+0x630>)
 8003a3c:	681a      	ldr	r2, [r3, #0]
 8003a3e:	4ba4      	ldr	r3, [pc, #656]	; (8003cd0 <HAL_RCC_OscConfig+0x630>)
 8003a40:	2180      	movs	r1, #128	; 0x80
 8003a42:	0049      	lsls	r1, r1, #1
 8003a44:	430a      	orrs	r2, r1
 8003a46:	601a      	str	r2, [r3, #0]

        /* Wait for Backup domain Write protection disable */
        tickstart = HAL_GetTick();
 8003a48:	f7fe fb46 	bl	80020d8 <HAL_GetTick>
 8003a4c:	0003      	movs	r3, r0
 8003a4e:	613b      	str	r3, [r7, #16]

        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003a50:	e008      	b.n	8003a64 <HAL_RCC_OscConfig+0x3c4>
        {
          if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003a52:	f7fe fb41 	bl	80020d8 <HAL_GetTick>
 8003a56:	0002      	movs	r2, r0
 8003a58:	693b      	ldr	r3, [r7, #16]
 8003a5a:	1ad3      	subs	r3, r2, r3
 8003a5c:	2b02      	cmp	r3, #2
 8003a5e:	d901      	bls.n	8003a64 <HAL_RCC_OscConfig+0x3c4>
          {
            return HAL_TIMEOUT;
 8003a60:	2303      	movs	r3, #3
 8003a62:	e177      	b.n	8003d54 <HAL_RCC_OscConfig+0x6b4>
        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003a64:	4b9a      	ldr	r3, [pc, #616]	; (8003cd0 <HAL_RCC_OscConfig+0x630>)
 8003a66:	681a      	ldr	r2, [r3, #0]
 8003a68:	2380      	movs	r3, #128	; 0x80
 8003a6a:	005b      	lsls	r3, r3, #1
 8003a6c:	4013      	ands	r3, r2
 8003a6e:	d0f0      	beq.n	8003a52 <HAL_RCC_OscConfig+0x3b2>
          }
        }
      }

      /* Set the new LSE configuration -----------------------------------------*/
      __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003a70:	687b      	ldr	r3, [r7, #4]
 8003a72:	689b      	ldr	r3, [r3, #8]
 8003a74:	2b01      	cmp	r3, #1
 8003a76:	d106      	bne.n	8003a86 <HAL_RCC_OscConfig+0x3e6>
 8003a78:	4b94      	ldr	r3, [pc, #592]	; (8003ccc <HAL_RCC_OscConfig+0x62c>)
 8003a7a:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8003a7c:	4b93      	ldr	r3, [pc, #588]	; (8003ccc <HAL_RCC_OscConfig+0x62c>)
 8003a7e:	2101      	movs	r1, #1
 8003a80:	430a      	orrs	r2, r1
 8003a82:	65da      	str	r2, [r3, #92]	; 0x5c
 8003a84:	e01c      	b.n	8003ac0 <HAL_RCC_OscConfig+0x420>
 8003a86:	687b      	ldr	r3, [r7, #4]
 8003a88:	689b      	ldr	r3, [r3, #8]
 8003a8a:	2b05      	cmp	r3, #5
 8003a8c:	d10c      	bne.n	8003aa8 <HAL_RCC_OscConfig+0x408>
 8003a8e:	4b8f      	ldr	r3, [pc, #572]	; (8003ccc <HAL_RCC_OscConfig+0x62c>)
 8003a90:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8003a92:	4b8e      	ldr	r3, [pc, #568]	; (8003ccc <HAL_RCC_OscConfig+0x62c>)
 8003a94:	2104      	movs	r1, #4
 8003a96:	430a      	orrs	r2, r1
 8003a98:	65da      	str	r2, [r3, #92]	; 0x5c
 8003a9a:	4b8c      	ldr	r3, [pc, #560]	; (8003ccc <HAL_RCC_OscConfig+0x62c>)
 8003a9c:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8003a9e:	4b8b      	ldr	r3, [pc, #556]	; (8003ccc <HAL_RCC_OscConfig+0x62c>)
 8003aa0:	2101      	movs	r1, #1
 8003aa2:	430a      	orrs	r2, r1
 8003aa4:	65da      	str	r2, [r3, #92]	; 0x5c
 8003aa6:	e00b      	b.n	8003ac0 <HAL_RCC_OscConfig+0x420>
 8003aa8:	4b88      	ldr	r3, [pc, #544]	; (8003ccc <HAL_RCC_OscConfig+0x62c>)
 8003aaa:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8003aac:	4b87      	ldr	r3, [pc, #540]	; (8003ccc <HAL_RCC_OscConfig+0x62c>)
 8003aae:	2101      	movs	r1, #1
 8003ab0:	438a      	bics	r2, r1
 8003ab2:	65da      	str	r2, [r3, #92]	; 0x5c
 8003ab4:	4b85      	ldr	r3, [pc, #532]	; (8003ccc <HAL_RCC_OscConfig+0x62c>)
 8003ab6:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8003ab8:	4b84      	ldr	r3, [pc, #528]	; (8003ccc <HAL_RCC_OscConfig+0x62c>)
 8003aba:	2104      	movs	r1, #4
 8003abc:	438a      	bics	r2, r1
 8003abe:	65da      	str	r2, [r3, #92]	; 0x5c

      /* Check the LSE State */
      if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003ac0:	687b      	ldr	r3, [r7, #4]
 8003ac2:	689b      	ldr	r3, [r3, #8]
 8003ac4:	2b00      	cmp	r3, #0
 8003ac6:	d014      	beq.n	8003af2 <HAL_RCC_OscConfig+0x452>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003ac8:	f7fe fb06 	bl	80020d8 <HAL_GetTick>
 8003acc:	0003      	movs	r3, r0
 8003ace:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003ad0:	e009      	b.n	8003ae6 <HAL_RCC_OscConfig+0x446>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003ad2:	f7fe fb01 	bl	80020d8 <HAL_GetTick>
 8003ad6:	0002      	movs	r2, r0
 8003ad8:	693b      	ldr	r3, [r7, #16]
 8003ada:	1ad3      	subs	r3, r2, r3
 8003adc:	4a7d      	ldr	r2, [pc, #500]	; (8003cd4 <HAL_RCC_OscConfig+0x634>)
 8003ade:	4293      	cmp	r3, r2
 8003ae0:	d901      	bls.n	8003ae6 <HAL_RCC_OscConfig+0x446>
          {
            return HAL_TIMEOUT;
 8003ae2:	2303      	movs	r3, #3
 8003ae4:	e136      	b.n	8003d54 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003ae6:	4b79      	ldr	r3, [pc, #484]	; (8003ccc <HAL_RCC_OscConfig+0x62c>)
 8003ae8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003aea:	2202      	movs	r2, #2
 8003aec:	4013      	ands	r3, r2
 8003aee:	d0f0      	beq.n	8003ad2 <HAL_RCC_OscConfig+0x432>
 8003af0:	e013      	b.n	8003b1a <HAL_RCC_OscConfig+0x47a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003af2:	f7fe faf1 	bl	80020d8 <HAL_GetTick>
 8003af6:	0003      	movs	r3, r0
 8003af8:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is disabled */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003afa:	e009      	b.n	8003b10 <HAL_RCC_OscConfig+0x470>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003afc:	f7fe faec 	bl	80020d8 <HAL_GetTick>
 8003b00:	0002      	movs	r2, r0
 8003b02:	693b      	ldr	r3, [r7, #16]
 8003b04:	1ad3      	subs	r3, r2, r3
 8003b06:	4a73      	ldr	r2, [pc, #460]	; (8003cd4 <HAL_RCC_OscConfig+0x634>)
 8003b08:	4293      	cmp	r3, r2
 8003b0a:	d901      	bls.n	8003b10 <HAL_RCC_OscConfig+0x470>
          {
            return HAL_TIMEOUT;
 8003b0c:	2303      	movs	r3, #3
 8003b0e:	e121      	b.n	8003d54 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003b10:	4b6e      	ldr	r3, [pc, #440]	; (8003ccc <HAL_RCC_OscConfig+0x62c>)
 8003b12:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003b14:	2202      	movs	r2, #2
 8003b16:	4013      	ands	r3, r2
 8003b18:	d1f0      	bne.n	8003afc <HAL_RCC_OscConfig+0x45c>
          }
        }
      }

      /* Restore clock configuration if changed */
      if (pwrclkchanged == SET)
 8003b1a:	231f      	movs	r3, #31
 8003b1c:	18fb      	adds	r3, r7, r3
 8003b1e:	781b      	ldrb	r3, [r3, #0]
 8003b20:	2b01      	cmp	r3, #1
 8003b22:	d105      	bne.n	8003b30 <HAL_RCC_OscConfig+0x490>
      {
        __HAL_RCC_PWR_CLK_DISABLE();
 8003b24:	4b69      	ldr	r3, [pc, #420]	; (8003ccc <HAL_RCC_OscConfig+0x62c>)
 8003b26:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8003b28:	4b68      	ldr	r3, [pc, #416]	; (8003ccc <HAL_RCC_OscConfig+0x62c>)
 8003b2a:	496b      	ldr	r1, [pc, #428]	; (8003cd8 <HAL_RCC_OscConfig+0x638>)
 8003b2c:	400a      	ands	r2, r1
 8003b2e:	63da      	str	r2, [r3, #60]	; 0x3c
      }
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8003b30:	687b      	ldr	r3, [r7, #4]
 8003b32:	681b      	ldr	r3, [r3, #0]
 8003b34:	2220      	movs	r2, #32
 8003b36:	4013      	ands	r3, r2
 8003b38:	d039      	beq.n	8003bae <HAL_RCC_OscConfig+0x50e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if (RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8003b3a:	687b      	ldr	r3, [r7, #4]
 8003b3c:	69db      	ldr	r3, [r3, #28]
 8003b3e:	2b00      	cmp	r3, #0
 8003b40:	d01b      	beq.n	8003b7a <HAL_RCC_OscConfig+0x4da>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8003b42:	4b62      	ldr	r3, [pc, #392]	; (8003ccc <HAL_RCC_OscConfig+0x62c>)
 8003b44:	681a      	ldr	r2, [r3, #0]
 8003b46:	4b61      	ldr	r3, [pc, #388]	; (8003ccc <HAL_RCC_OscConfig+0x62c>)
 8003b48:	2180      	movs	r1, #128	; 0x80
 8003b4a:	03c9      	lsls	r1, r1, #15
 8003b4c:	430a      	orrs	r2, r1
 8003b4e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003b50:	f7fe fac2 	bl	80020d8 <HAL_GetTick>
 8003b54:	0003      	movs	r3, r0
 8003b56:	613b      	str	r3, [r7, #16]

      /* Wait till HSI48 is ready */
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) == 0U)
 8003b58:	e008      	b.n	8003b6c <HAL_RCC_OscConfig+0x4cc>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8003b5a:	f7fe fabd 	bl	80020d8 <HAL_GetTick>
 8003b5e:	0002      	movs	r2, r0
 8003b60:	693b      	ldr	r3, [r7, #16]
 8003b62:	1ad3      	subs	r3, r2, r3
 8003b64:	2b02      	cmp	r3, #2
 8003b66:	d901      	bls.n	8003b6c <HAL_RCC_OscConfig+0x4cc>
        {
          return HAL_TIMEOUT;
 8003b68:	2303      	movs	r3, #3
 8003b6a:	e0f3      	b.n	8003d54 <HAL_RCC_OscConfig+0x6b4>
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) == 0U)
 8003b6c:	4b57      	ldr	r3, [pc, #348]	; (8003ccc <HAL_RCC_OscConfig+0x62c>)
 8003b6e:	681a      	ldr	r2, [r3, #0]
 8003b70:	2380      	movs	r3, #128	; 0x80
 8003b72:	041b      	lsls	r3, r3, #16
 8003b74:	4013      	ands	r3, r2
 8003b76:	d0f0      	beq.n	8003b5a <HAL_RCC_OscConfig+0x4ba>
 8003b78:	e019      	b.n	8003bae <HAL_RCC_OscConfig+0x50e>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8003b7a:	4b54      	ldr	r3, [pc, #336]	; (8003ccc <HAL_RCC_OscConfig+0x62c>)
 8003b7c:	681a      	ldr	r2, [r3, #0]
 8003b7e:	4b53      	ldr	r3, [pc, #332]	; (8003ccc <HAL_RCC_OscConfig+0x62c>)
 8003b80:	4956      	ldr	r1, [pc, #344]	; (8003cdc <HAL_RCC_OscConfig+0x63c>)
 8003b82:	400a      	ands	r2, r1
 8003b84:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003b86:	f7fe faa7 	bl	80020d8 <HAL_GetTick>
 8003b8a:	0003      	movs	r3, r0
 8003b8c:	613b      	str	r3, [r7, #16]

      /* Wait till HSI48 is disabled */
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) != 0U)
 8003b8e:	e008      	b.n	8003ba2 <HAL_RCC_OscConfig+0x502>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8003b90:	f7fe faa2 	bl	80020d8 <HAL_GetTick>
 8003b94:	0002      	movs	r2, r0
 8003b96:	693b      	ldr	r3, [r7, #16]
 8003b98:	1ad3      	subs	r3, r2, r3
 8003b9a:	2b02      	cmp	r3, #2
 8003b9c:	d901      	bls.n	8003ba2 <HAL_RCC_OscConfig+0x502>
        {
          return HAL_TIMEOUT;
 8003b9e:	2303      	movs	r3, #3
 8003ba0:	e0d8      	b.n	8003d54 <HAL_RCC_OscConfig+0x6b4>
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) != 0U)
 8003ba2:	4b4a      	ldr	r3, [pc, #296]	; (8003ccc <HAL_RCC_OscConfig+0x62c>)
 8003ba4:	681a      	ldr	r2, [r3, #0]
 8003ba6:	2380      	movs	r3, #128	; 0x80
 8003ba8:	041b      	lsls	r3, r3, #16
 8003baa:	4013      	ands	r3, r2
 8003bac:	d1f0      	bne.n	8003b90 <HAL_RCC_OscConfig+0x4f0>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8003bae:	687b      	ldr	r3, [r7, #4]
 8003bb0:	6a1b      	ldr	r3, [r3, #32]
 8003bb2:	2b00      	cmp	r3, #0
 8003bb4:	d100      	bne.n	8003bb8 <HAL_RCC_OscConfig+0x518>
 8003bb6:	e0cc      	b.n	8003d52 <HAL_RCC_OscConfig+0x6b2>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003bb8:	4b44      	ldr	r3, [pc, #272]	; (8003ccc <HAL_RCC_OscConfig+0x62c>)
 8003bba:	689b      	ldr	r3, [r3, #8]
 8003bbc:	2238      	movs	r2, #56	; 0x38
 8003bbe:	4013      	ands	r3, r2
 8003bc0:	2b10      	cmp	r3, #16
 8003bc2:	d100      	bne.n	8003bc6 <HAL_RCC_OscConfig+0x526>
 8003bc4:	e07b      	b.n	8003cbe <HAL_RCC_OscConfig+0x61e>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8003bc6:	687b      	ldr	r3, [r7, #4]
 8003bc8:	6a1b      	ldr	r3, [r3, #32]
 8003bca:	2b02      	cmp	r3, #2
 8003bcc:	d156      	bne.n	8003c7c <HAL_RCC_OscConfig+0x5dc>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
#endif /* RCC_PLLQ_SUPPORT */
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003bce:	4b3f      	ldr	r3, [pc, #252]	; (8003ccc <HAL_RCC_OscConfig+0x62c>)
 8003bd0:	681a      	ldr	r2, [r3, #0]
 8003bd2:	4b3e      	ldr	r3, [pc, #248]	; (8003ccc <HAL_RCC_OscConfig+0x62c>)
 8003bd4:	4942      	ldr	r1, [pc, #264]	; (8003ce0 <HAL_RCC_OscConfig+0x640>)
 8003bd6:	400a      	ands	r2, r1
 8003bd8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003bda:	f7fe fa7d 	bl	80020d8 <HAL_GetTick>
 8003bde:	0003      	movs	r3, r0
 8003be0:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003be2:	e008      	b.n	8003bf6 <HAL_RCC_OscConfig+0x556>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003be4:	f7fe fa78 	bl	80020d8 <HAL_GetTick>
 8003be8:	0002      	movs	r2, r0
 8003bea:	693b      	ldr	r3, [r7, #16]
 8003bec:	1ad3      	subs	r3, r2, r3
 8003bee:	2b02      	cmp	r3, #2
 8003bf0:	d901      	bls.n	8003bf6 <HAL_RCC_OscConfig+0x556>
          {
            return HAL_TIMEOUT;
 8003bf2:	2303      	movs	r3, #3
 8003bf4:	e0ae      	b.n	8003d54 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003bf6:	4b35      	ldr	r3, [pc, #212]	; (8003ccc <HAL_RCC_OscConfig+0x62c>)
 8003bf8:	681a      	ldr	r2, [r3, #0]
 8003bfa:	2380      	movs	r3, #128	; 0x80
 8003bfc:	049b      	lsls	r3, r3, #18
 8003bfe:	4013      	ands	r3, r2
 8003c00:	d1f0      	bne.n	8003be4 <HAL_RCC_OscConfig+0x544>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003c02:	4b32      	ldr	r3, [pc, #200]	; (8003ccc <HAL_RCC_OscConfig+0x62c>)
 8003c04:	68db      	ldr	r3, [r3, #12]
 8003c06:	4a37      	ldr	r2, [pc, #220]	; (8003ce4 <HAL_RCC_OscConfig+0x644>)
 8003c08:	4013      	ands	r3, r2
 8003c0a:	0019      	movs	r1, r3
 8003c0c:	687b      	ldr	r3, [r7, #4]
 8003c0e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8003c10:	687b      	ldr	r3, [r7, #4]
 8003c12:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003c14:	431a      	orrs	r2, r3
 8003c16:	687b      	ldr	r3, [r7, #4]
 8003c18:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003c1a:	021b      	lsls	r3, r3, #8
 8003c1c:	431a      	orrs	r2, r3
 8003c1e:	687b      	ldr	r3, [r7, #4]
 8003c20:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003c22:	431a      	orrs	r2, r3
 8003c24:	687b      	ldr	r3, [r7, #4]
 8003c26:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003c28:	431a      	orrs	r2, r3
 8003c2a:	687b      	ldr	r3, [r7, #4]
 8003c2c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003c2e:	431a      	orrs	r2, r3
 8003c30:	4b26      	ldr	r3, [pc, #152]	; (8003ccc <HAL_RCC_OscConfig+0x62c>)
 8003c32:	430a      	orrs	r2, r1
 8003c34:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLQ,
#endif /* RCC_PLLQ_SUPPORT */
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003c36:	4b25      	ldr	r3, [pc, #148]	; (8003ccc <HAL_RCC_OscConfig+0x62c>)
 8003c38:	681a      	ldr	r2, [r3, #0]
 8003c3a:	4b24      	ldr	r3, [pc, #144]	; (8003ccc <HAL_RCC_OscConfig+0x62c>)
 8003c3c:	2180      	movs	r1, #128	; 0x80
 8003c3e:	0449      	lsls	r1, r1, #17
 8003c40:	430a      	orrs	r2, r1
 8003c42:	601a      	str	r2, [r3, #0]

        /* Enable PLLR Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLRCLK);
 8003c44:	4b21      	ldr	r3, [pc, #132]	; (8003ccc <HAL_RCC_OscConfig+0x62c>)
 8003c46:	68da      	ldr	r2, [r3, #12]
 8003c48:	4b20      	ldr	r3, [pc, #128]	; (8003ccc <HAL_RCC_OscConfig+0x62c>)
 8003c4a:	2180      	movs	r1, #128	; 0x80
 8003c4c:	0549      	lsls	r1, r1, #21
 8003c4e:	430a      	orrs	r2, r1
 8003c50:	60da      	str	r2, [r3, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003c52:	f7fe fa41 	bl	80020d8 <HAL_GetTick>
 8003c56:	0003      	movs	r3, r0
 8003c58:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003c5a:	e008      	b.n	8003c6e <HAL_RCC_OscConfig+0x5ce>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003c5c:	f7fe fa3c 	bl	80020d8 <HAL_GetTick>
 8003c60:	0002      	movs	r2, r0
 8003c62:	693b      	ldr	r3, [r7, #16]
 8003c64:	1ad3      	subs	r3, r2, r3
 8003c66:	2b02      	cmp	r3, #2
 8003c68:	d901      	bls.n	8003c6e <HAL_RCC_OscConfig+0x5ce>
          {
            return HAL_TIMEOUT;
 8003c6a:	2303      	movs	r3, #3
 8003c6c:	e072      	b.n	8003d54 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003c6e:	4b17      	ldr	r3, [pc, #92]	; (8003ccc <HAL_RCC_OscConfig+0x62c>)
 8003c70:	681a      	ldr	r2, [r3, #0]
 8003c72:	2380      	movs	r3, #128	; 0x80
 8003c74:	049b      	lsls	r3, r3, #18
 8003c76:	4013      	ands	r3, r2
 8003c78:	d0f0      	beq.n	8003c5c <HAL_RCC_OscConfig+0x5bc>
 8003c7a:	e06a      	b.n	8003d52 <HAL_RCC_OscConfig+0x6b2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003c7c:	4b13      	ldr	r3, [pc, #76]	; (8003ccc <HAL_RCC_OscConfig+0x62c>)
 8003c7e:	681a      	ldr	r2, [r3, #0]
 8003c80:	4b12      	ldr	r3, [pc, #72]	; (8003ccc <HAL_RCC_OscConfig+0x62c>)
 8003c82:	4917      	ldr	r1, [pc, #92]	; (8003ce0 <HAL_RCC_OscConfig+0x640>)
 8003c84:	400a      	ands	r2, r1
 8003c86:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003c88:	f7fe fa26 	bl	80020d8 <HAL_GetTick>
 8003c8c:	0003      	movs	r3, r0
 8003c8e:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003c90:	e008      	b.n	8003ca4 <HAL_RCC_OscConfig+0x604>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003c92:	f7fe fa21 	bl	80020d8 <HAL_GetTick>
 8003c96:	0002      	movs	r2, r0
 8003c98:	693b      	ldr	r3, [r7, #16]
 8003c9a:	1ad3      	subs	r3, r2, r3
 8003c9c:	2b02      	cmp	r3, #2
 8003c9e:	d901      	bls.n	8003ca4 <HAL_RCC_OscConfig+0x604>
          {
            return HAL_TIMEOUT;
 8003ca0:	2303      	movs	r3, #3
 8003ca2:	e057      	b.n	8003d54 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003ca4:	4b09      	ldr	r3, [pc, #36]	; (8003ccc <HAL_RCC_OscConfig+0x62c>)
 8003ca6:	681a      	ldr	r2, [r3, #0]
 8003ca8:	2380      	movs	r3, #128	; 0x80
 8003caa:	049b      	lsls	r3, r3, #18
 8003cac:	4013      	ands	r3, r2
 8003cae:	d1f0      	bne.n	8003c92 <HAL_RCC_OscConfig+0x5f2>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLQ_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLQEN | RCC_PLLCFGR_PLLREN);
 8003cb0:	4b06      	ldr	r3, [pc, #24]	; (8003ccc <HAL_RCC_OscConfig+0x62c>)
 8003cb2:	68da      	ldr	r2, [r3, #12]
 8003cb4:	4b05      	ldr	r3, [pc, #20]	; (8003ccc <HAL_RCC_OscConfig+0x62c>)
 8003cb6:	490c      	ldr	r1, [pc, #48]	; (8003ce8 <HAL_RCC_OscConfig+0x648>)
 8003cb8:	400a      	ands	r2, r1
 8003cba:	60da      	str	r2, [r3, #12]
 8003cbc:	e049      	b.n	8003d52 <HAL_RCC_OscConfig+0x6b2>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003cbe:	687b      	ldr	r3, [r7, #4]
 8003cc0:	6a1b      	ldr	r3, [r3, #32]
 8003cc2:	2b01      	cmp	r3, #1
 8003cc4:	d112      	bne.n	8003cec <HAL_RCC_OscConfig+0x64c>
      {
        return HAL_ERROR;
 8003cc6:	2301      	movs	r3, #1
 8003cc8:	e044      	b.n	8003d54 <HAL_RCC_OscConfig+0x6b4>
 8003cca:	46c0      	nop			; (mov r8, r8)
 8003ccc:	40021000 	.word	0x40021000
 8003cd0:	40007000 	.word	0x40007000
 8003cd4:	00001388 	.word	0x00001388
 8003cd8:	efffffff 	.word	0xefffffff
 8003cdc:	ffbfffff 	.word	0xffbfffff
 8003ce0:	feffffff 	.word	0xfeffffff
 8003ce4:	11c1808c 	.word	0x11c1808c
 8003ce8:	eefefffc 	.word	0xeefefffc
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        temp_pllckcfg = RCC->PLLCFGR;
 8003cec:	4b1b      	ldr	r3, [pc, #108]	; (8003d5c <HAL_RCC_OscConfig+0x6bc>)
 8003cee:	68db      	ldr	r3, [r3, #12]
 8003cf0:	617b      	str	r3, [r7, #20]
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003cf2:	697b      	ldr	r3, [r7, #20]
 8003cf4:	2203      	movs	r2, #3
 8003cf6:	401a      	ands	r2, r3
 8003cf8:	687b      	ldr	r3, [r7, #4]
 8003cfa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003cfc:	429a      	cmp	r2, r3
 8003cfe:	d126      	bne.n	8003d4e <HAL_RCC_OscConfig+0x6ae>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8003d00:	697b      	ldr	r3, [r7, #20]
 8003d02:	2270      	movs	r2, #112	; 0x70
 8003d04:	401a      	ands	r2, r3
 8003d06:	687b      	ldr	r3, [r7, #4]
 8003d08:	6a9b      	ldr	r3, [r3, #40]	; 0x28
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003d0a:	429a      	cmp	r2, r3
 8003d0c:	d11f      	bne.n	8003d4e <HAL_RCC_OscConfig+0x6ae>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8003d0e:	697a      	ldr	r2, [r7, #20]
 8003d10:	23fe      	movs	r3, #254	; 0xfe
 8003d12:	01db      	lsls	r3, r3, #7
 8003d14:	401a      	ands	r2, r3
 8003d16:	687b      	ldr	r3, [r7, #4]
 8003d18:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003d1a:	021b      	lsls	r3, r3, #8
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8003d1c:	429a      	cmp	r2, r3
 8003d1e:	d116      	bne.n	8003d4e <HAL_RCC_OscConfig+0x6ae>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8003d20:	697a      	ldr	r2, [r7, #20]
 8003d22:	23f8      	movs	r3, #248	; 0xf8
 8003d24:	039b      	lsls	r3, r3, #14
 8003d26:	401a      	ands	r2, r3
 8003d28:	687b      	ldr	r3, [r7, #4]
 8003d2a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8003d2c:	429a      	cmp	r2, r3
 8003d2e:	d10e      	bne.n	8003d4e <HAL_RCC_OscConfig+0x6ae>
#if defined (RCC_PLLQ_SUPPORT)
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 8003d30:	697a      	ldr	r2, [r7, #20]
 8003d32:	23e0      	movs	r3, #224	; 0xe0
 8003d34:	051b      	lsls	r3, r3, #20
 8003d36:	401a      	ands	r2, r3
 8003d38:	687b      	ldr	r3, [r7, #4]
 8003d3a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8003d3c:	429a      	cmp	r2, r3
 8003d3e:	d106      	bne.n	8003d4e <HAL_RCC_OscConfig+0x6ae>
#endif /* RCC_PLLQ_SUPPORT */
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != RCC_OscInitStruct->PLL.PLLR))
 8003d40:	697b      	ldr	r3, [r7, #20]
 8003d42:	0f5b      	lsrs	r3, r3, #29
 8003d44:	075a      	lsls	r2, r3, #29
 8003d46:	687b      	ldr	r3, [r7, #4]
 8003d48:	6b9b      	ldr	r3, [r3, #56]	; 0x38
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 8003d4a:	429a      	cmp	r2, r3
 8003d4c:	d001      	beq.n	8003d52 <HAL_RCC_OscConfig+0x6b2>
        {
          return HAL_ERROR;
 8003d4e:	2301      	movs	r3, #1
 8003d50:	e000      	b.n	8003d54 <HAL_RCC_OscConfig+0x6b4>
        }
      }
    }
  }
  return HAL_OK;
 8003d52:	2300      	movs	r3, #0
}
 8003d54:	0018      	movs	r0, r3
 8003d56:	46bd      	mov	sp, r7
 8003d58:	b008      	add	sp, #32
 8003d5a:	bd80      	pop	{r7, pc}
 8003d5c:	40021000 	.word	0x40021000

08003d60 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003d60:	b580      	push	{r7, lr}
 8003d62:	b084      	sub	sp, #16
 8003d64:	af00      	add	r7, sp, #0
 8003d66:	6078      	str	r0, [r7, #4]
 8003d68:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8003d6a:	687b      	ldr	r3, [r7, #4]
 8003d6c:	2b00      	cmp	r3, #0
 8003d6e:	d101      	bne.n	8003d74 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003d70:	2301      	movs	r3, #1
 8003d72:	e0e9      	b.n	8003f48 <HAL_RCC_ClockConfig+0x1e8>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the FLASH clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003d74:	4b76      	ldr	r3, [pc, #472]	; (8003f50 <HAL_RCC_ClockConfig+0x1f0>)
 8003d76:	681b      	ldr	r3, [r3, #0]
 8003d78:	2207      	movs	r2, #7
 8003d7a:	4013      	ands	r3, r2
 8003d7c:	683a      	ldr	r2, [r7, #0]
 8003d7e:	429a      	cmp	r2, r3
 8003d80:	d91e      	bls.n	8003dc0 <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003d82:	4b73      	ldr	r3, [pc, #460]	; (8003f50 <HAL_RCC_ClockConfig+0x1f0>)
 8003d84:	681b      	ldr	r3, [r3, #0]
 8003d86:	2207      	movs	r2, #7
 8003d88:	4393      	bics	r3, r2
 8003d8a:	0019      	movs	r1, r3
 8003d8c:	4b70      	ldr	r3, [pc, #448]	; (8003f50 <HAL_RCC_ClockConfig+0x1f0>)
 8003d8e:	683a      	ldr	r2, [r7, #0]
 8003d90:	430a      	orrs	r2, r1
 8003d92:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8003d94:	f7fe f9a0 	bl	80020d8 <HAL_GetTick>
 8003d98:	0003      	movs	r3, r0
 8003d9a:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8003d9c:	e009      	b.n	8003db2 <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003d9e:	f7fe f99b 	bl	80020d8 <HAL_GetTick>
 8003da2:	0002      	movs	r2, r0
 8003da4:	68fb      	ldr	r3, [r7, #12]
 8003da6:	1ad3      	subs	r3, r2, r3
 8003da8:	4a6a      	ldr	r2, [pc, #424]	; (8003f54 <HAL_RCC_ClockConfig+0x1f4>)
 8003daa:	4293      	cmp	r3, r2
 8003dac:	d901      	bls.n	8003db2 <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 8003dae:	2303      	movs	r3, #3
 8003db0:	e0ca      	b.n	8003f48 <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8003db2:	4b67      	ldr	r3, [pc, #412]	; (8003f50 <HAL_RCC_ClockConfig+0x1f0>)
 8003db4:	681b      	ldr	r3, [r3, #0]
 8003db6:	2207      	movs	r2, #7
 8003db8:	4013      	ands	r3, r2
 8003dba:	683a      	ldr	r2, [r7, #0]
 8003dbc:	429a      	cmp	r2, r3
 8003dbe:	d1ee      	bne.n	8003d9e <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003dc0:	687b      	ldr	r3, [r7, #4]
 8003dc2:	681b      	ldr	r3, [r3, #0]
 8003dc4:	2202      	movs	r2, #2
 8003dc6:	4013      	ands	r3, r2
 8003dc8:	d015      	beq.n	8003df6 <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003dca:	687b      	ldr	r3, [r7, #4]
 8003dcc:	681b      	ldr	r3, [r3, #0]
 8003dce:	2204      	movs	r2, #4
 8003dd0:	4013      	ands	r3, r2
 8003dd2:	d006      	beq.n	8003de2 <HAL_RCC_ClockConfig+0x82>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 8003dd4:	4b60      	ldr	r3, [pc, #384]	; (8003f58 <HAL_RCC_ClockConfig+0x1f8>)
 8003dd6:	689a      	ldr	r2, [r3, #8]
 8003dd8:	4b5f      	ldr	r3, [pc, #380]	; (8003f58 <HAL_RCC_ClockConfig+0x1f8>)
 8003dda:	21e0      	movs	r1, #224	; 0xe0
 8003ddc:	01c9      	lsls	r1, r1, #7
 8003dde:	430a      	orrs	r2, r1
 8003de0:	609a      	str	r2, [r3, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003de2:	4b5d      	ldr	r3, [pc, #372]	; (8003f58 <HAL_RCC_ClockConfig+0x1f8>)
 8003de4:	689b      	ldr	r3, [r3, #8]
 8003de6:	4a5d      	ldr	r2, [pc, #372]	; (8003f5c <HAL_RCC_ClockConfig+0x1fc>)
 8003de8:	4013      	ands	r3, r2
 8003dea:	0019      	movs	r1, r3
 8003dec:	687b      	ldr	r3, [r7, #4]
 8003dee:	689a      	ldr	r2, [r3, #8]
 8003df0:	4b59      	ldr	r3, [pc, #356]	; (8003f58 <HAL_RCC_ClockConfig+0x1f8>)
 8003df2:	430a      	orrs	r2, r1
 8003df4:	609a      	str	r2, [r3, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003df6:	687b      	ldr	r3, [r7, #4]
 8003df8:	681b      	ldr	r3, [r3, #0]
 8003dfa:	2201      	movs	r2, #1
 8003dfc:	4013      	ands	r3, r2
 8003dfe:	d057      	beq.n	8003eb0 <HAL_RCC_ClockConfig+0x150>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003e00:	687b      	ldr	r3, [r7, #4]
 8003e02:	685b      	ldr	r3, [r3, #4]
 8003e04:	2b01      	cmp	r3, #1
 8003e06:	d107      	bne.n	8003e18 <HAL_RCC_ClockConfig+0xb8>
    {
      /* Check the HSE ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003e08:	4b53      	ldr	r3, [pc, #332]	; (8003f58 <HAL_RCC_ClockConfig+0x1f8>)
 8003e0a:	681a      	ldr	r2, [r3, #0]
 8003e0c:	2380      	movs	r3, #128	; 0x80
 8003e0e:	029b      	lsls	r3, r3, #10
 8003e10:	4013      	ands	r3, r2
 8003e12:	d12b      	bne.n	8003e6c <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8003e14:	2301      	movs	r3, #1
 8003e16:	e097      	b.n	8003f48 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003e18:	687b      	ldr	r3, [r7, #4]
 8003e1a:	685b      	ldr	r3, [r3, #4]
 8003e1c:	2b02      	cmp	r3, #2
 8003e1e:	d107      	bne.n	8003e30 <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003e20:	4b4d      	ldr	r3, [pc, #308]	; (8003f58 <HAL_RCC_ClockConfig+0x1f8>)
 8003e22:	681a      	ldr	r2, [r3, #0]
 8003e24:	2380      	movs	r3, #128	; 0x80
 8003e26:	049b      	lsls	r3, r3, #18
 8003e28:	4013      	ands	r3, r2
 8003e2a:	d11f      	bne.n	8003e6c <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8003e2c:	2301      	movs	r3, #1
 8003e2e:	e08b      	b.n	8003f48 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* HSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8003e30:	687b      	ldr	r3, [r7, #4]
 8003e32:	685b      	ldr	r3, [r3, #4]
 8003e34:	2b00      	cmp	r3, #0
 8003e36:	d107      	bne.n	8003e48 <HAL_RCC_ClockConfig+0xe8>
    {
      /* Check the HSI ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003e38:	4b47      	ldr	r3, [pc, #284]	; (8003f58 <HAL_RCC_ClockConfig+0x1f8>)
 8003e3a:	681a      	ldr	r2, [r3, #0]
 8003e3c:	2380      	movs	r3, #128	; 0x80
 8003e3e:	00db      	lsls	r3, r3, #3
 8003e40:	4013      	ands	r3, r2
 8003e42:	d113      	bne.n	8003e6c <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8003e44:	2301      	movs	r3, #1
 8003e46:	e07f      	b.n	8003f48 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* LSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_LSI)
 8003e48:	687b      	ldr	r3, [r7, #4]
 8003e4a:	685b      	ldr	r3, [r3, #4]
 8003e4c:	2b03      	cmp	r3, #3
 8003e4e:	d106      	bne.n	8003e5e <HAL_RCC_ClockConfig+0xfe>
    {
      /* Check the LSI ready flag */
      if (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8003e50:	4b41      	ldr	r3, [pc, #260]	; (8003f58 <HAL_RCC_ClockConfig+0x1f8>)
 8003e52:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003e54:	2202      	movs	r2, #2
 8003e56:	4013      	ands	r3, r2
 8003e58:	d108      	bne.n	8003e6c <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8003e5a:	2301      	movs	r3, #1
 8003e5c:	e074      	b.n	8003f48 <HAL_RCC_ClockConfig+0x1e8>
    }
    /* LSE is selected as System Clock Source */
    else
    {
      /* Check the LSE ready flag */
      if (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003e5e:	4b3e      	ldr	r3, [pc, #248]	; (8003f58 <HAL_RCC_ClockConfig+0x1f8>)
 8003e60:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003e62:	2202      	movs	r2, #2
 8003e64:	4013      	ands	r3, r2
 8003e66:	d101      	bne.n	8003e6c <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8003e68:	2301      	movs	r3, #1
 8003e6a:	e06d      	b.n	8003f48 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8003e6c:	4b3a      	ldr	r3, [pc, #232]	; (8003f58 <HAL_RCC_ClockConfig+0x1f8>)
 8003e6e:	689b      	ldr	r3, [r3, #8]
 8003e70:	2207      	movs	r2, #7
 8003e72:	4393      	bics	r3, r2
 8003e74:	0019      	movs	r1, r3
 8003e76:	687b      	ldr	r3, [r7, #4]
 8003e78:	685a      	ldr	r2, [r3, #4]
 8003e7a:	4b37      	ldr	r3, [pc, #220]	; (8003f58 <HAL_RCC_ClockConfig+0x1f8>)
 8003e7c:	430a      	orrs	r2, r1
 8003e7e:	609a      	str	r2, [r3, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003e80:	f7fe f92a 	bl	80020d8 <HAL_GetTick>
 8003e84:	0003      	movs	r3, r0
 8003e86:	60fb      	str	r3, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003e88:	e009      	b.n	8003e9e <HAL_RCC_ClockConfig+0x13e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003e8a:	f7fe f925 	bl	80020d8 <HAL_GetTick>
 8003e8e:	0002      	movs	r2, r0
 8003e90:	68fb      	ldr	r3, [r7, #12]
 8003e92:	1ad3      	subs	r3, r2, r3
 8003e94:	4a2f      	ldr	r2, [pc, #188]	; (8003f54 <HAL_RCC_ClockConfig+0x1f4>)
 8003e96:	4293      	cmp	r3, r2
 8003e98:	d901      	bls.n	8003e9e <HAL_RCC_ClockConfig+0x13e>
      {
        return HAL_TIMEOUT;
 8003e9a:	2303      	movs	r3, #3
 8003e9c:	e054      	b.n	8003f48 <HAL_RCC_ClockConfig+0x1e8>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003e9e:	4b2e      	ldr	r3, [pc, #184]	; (8003f58 <HAL_RCC_ClockConfig+0x1f8>)
 8003ea0:	689b      	ldr	r3, [r3, #8]
 8003ea2:	2238      	movs	r2, #56	; 0x38
 8003ea4:	401a      	ands	r2, r3
 8003ea6:	687b      	ldr	r3, [r7, #4]
 8003ea8:	685b      	ldr	r3, [r3, #4]
 8003eaa:	00db      	lsls	r3, r3, #3
 8003eac:	429a      	cmp	r2, r3
 8003eae:	d1ec      	bne.n	8003e8a <HAL_RCC_ClockConfig+0x12a>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003eb0:	4b27      	ldr	r3, [pc, #156]	; (8003f50 <HAL_RCC_ClockConfig+0x1f0>)
 8003eb2:	681b      	ldr	r3, [r3, #0]
 8003eb4:	2207      	movs	r2, #7
 8003eb6:	4013      	ands	r3, r2
 8003eb8:	683a      	ldr	r2, [r7, #0]
 8003eba:	429a      	cmp	r2, r3
 8003ebc:	d21e      	bcs.n	8003efc <HAL_RCC_ClockConfig+0x19c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003ebe:	4b24      	ldr	r3, [pc, #144]	; (8003f50 <HAL_RCC_ClockConfig+0x1f0>)
 8003ec0:	681b      	ldr	r3, [r3, #0]
 8003ec2:	2207      	movs	r2, #7
 8003ec4:	4393      	bics	r3, r2
 8003ec6:	0019      	movs	r1, r3
 8003ec8:	4b21      	ldr	r3, [pc, #132]	; (8003f50 <HAL_RCC_ClockConfig+0x1f0>)
 8003eca:	683a      	ldr	r2, [r7, #0]
 8003ecc:	430a      	orrs	r2, r1
 8003ece:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8003ed0:	f7fe f902 	bl	80020d8 <HAL_GetTick>
 8003ed4:	0003      	movs	r3, r0
 8003ed6:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8003ed8:	e009      	b.n	8003eee <HAL_RCC_ClockConfig+0x18e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003eda:	f7fe f8fd 	bl	80020d8 <HAL_GetTick>
 8003ede:	0002      	movs	r2, r0
 8003ee0:	68fb      	ldr	r3, [r7, #12]
 8003ee2:	1ad3      	subs	r3, r2, r3
 8003ee4:	4a1b      	ldr	r2, [pc, #108]	; (8003f54 <HAL_RCC_ClockConfig+0x1f4>)
 8003ee6:	4293      	cmp	r3, r2
 8003ee8:	d901      	bls.n	8003eee <HAL_RCC_ClockConfig+0x18e>
      {
        return HAL_TIMEOUT;
 8003eea:	2303      	movs	r3, #3
 8003eec:	e02c      	b.n	8003f48 <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8003eee:	4b18      	ldr	r3, [pc, #96]	; (8003f50 <HAL_RCC_ClockConfig+0x1f0>)
 8003ef0:	681b      	ldr	r3, [r3, #0]
 8003ef2:	2207      	movs	r2, #7
 8003ef4:	4013      	ands	r3, r2
 8003ef6:	683a      	ldr	r2, [r7, #0]
 8003ef8:	429a      	cmp	r2, r3
 8003efa:	d1ee      	bne.n	8003eda <HAL_RCC_ClockConfig+0x17a>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003efc:	687b      	ldr	r3, [r7, #4]
 8003efe:	681b      	ldr	r3, [r3, #0]
 8003f00:	2204      	movs	r2, #4
 8003f02:	4013      	ands	r3, r2
 8003f04:	d009      	beq.n	8003f1a <HAL_RCC_ClockConfig+0x1ba>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 8003f06:	4b14      	ldr	r3, [pc, #80]	; (8003f58 <HAL_RCC_ClockConfig+0x1f8>)
 8003f08:	689b      	ldr	r3, [r3, #8]
 8003f0a:	4a15      	ldr	r2, [pc, #84]	; (8003f60 <HAL_RCC_ClockConfig+0x200>)
 8003f0c:	4013      	ands	r3, r2
 8003f0e:	0019      	movs	r1, r3
 8003f10:	687b      	ldr	r3, [r7, #4]
 8003f12:	68da      	ldr	r2, [r3, #12]
 8003f14:	4b10      	ldr	r3, [pc, #64]	; (8003f58 <HAL_RCC_ClockConfig+0x1f8>)
 8003f16:	430a      	orrs	r2, r1
 8003f18:	609a      	str	r2, [r3, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 8003f1a:	f000 f829 	bl	8003f70 <HAL_RCC_GetSysClockFreq>
 8003f1e:	0001      	movs	r1, r0
 8003f20:	4b0d      	ldr	r3, [pc, #52]	; (8003f58 <HAL_RCC_ClockConfig+0x1f8>)
 8003f22:	689b      	ldr	r3, [r3, #8]
 8003f24:	0a1b      	lsrs	r3, r3, #8
 8003f26:	220f      	movs	r2, #15
 8003f28:	401a      	ands	r2, r3
 8003f2a:	4b0e      	ldr	r3, [pc, #56]	; (8003f64 <HAL_RCC_ClockConfig+0x204>)
 8003f2c:	0092      	lsls	r2, r2, #2
 8003f2e:	58d3      	ldr	r3, [r2, r3]
 8003f30:	221f      	movs	r2, #31
 8003f32:	4013      	ands	r3, r2
 8003f34:	000a      	movs	r2, r1
 8003f36:	40da      	lsrs	r2, r3
 8003f38:	4b0b      	ldr	r3, [pc, #44]	; (8003f68 <HAL_RCC_ClockConfig+0x208>)
 8003f3a:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8003f3c:	4b0b      	ldr	r3, [pc, #44]	; (8003f6c <HAL_RCC_ClockConfig+0x20c>)
 8003f3e:	681b      	ldr	r3, [r3, #0]
 8003f40:	0018      	movs	r0, r3
 8003f42:	f7fe f86d 	bl	8002020 <HAL_InitTick>
 8003f46:	0003      	movs	r3, r0
}
 8003f48:	0018      	movs	r0, r3
 8003f4a:	46bd      	mov	sp, r7
 8003f4c:	b004      	add	sp, #16
 8003f4e:	bd80      	pop	{r7, pc}
 8003f50:	40022000 	.word	0x40022000
 8003f54:	00001388 	.word	0x00001388
 8003f58:	40021000 	.word	0x40021000
 8003f5c:	fffff0ff 	.word	0xfffff0ff
 8003f60:	ffff8fff 	.word	0xffff8fff
 8003f64:	080062f0 	.word	0x080062f0
 8003f68:	20000000 	.word	0x20000000
 8003f6c:	20000004 	.word	0x20000004

08003f70 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003f70:	b580      	push	{r7, lr}
 8003f72:	b086      	sub	sp, #24
 8003f74:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm, hsidiv;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8003f76:	4b3c      	ldr	r3, [pc, #240]	; (8004068 <HAL_RCC_GetSysClockFreq+0xf8>)
 8003f78:	689b      	ldr	r3, [r3, #8]
 8003f7a:	2238      	movs	r2, #56	; 0x38
 8003f7c:	4013      	ands	r3, r2
 8003f7e:	d10f      	bne.n	8003fa0 <HAL_RCC_GetSysClockFreq+0x30>
  {
    /* HSISYS can be derived for HSI16 */
    hsidiv = (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos));
 8003f80:	4b39      	ldr	r3, [pc, #228]	; (8004068 <HAL_RCC_GetSysClockFreq+0xf8>)
 8003f82:	681b      	ldr	r3, [r3, #0]
 8003f84:	0adb      	lsrs	r3, r3, #11
 8003f86:	2207      	movs	r2, #7
 8003f88:	4013      	ands	r3, r2
 8003f8a:	2201      	movs	r2, #1
 8003f8c:	409a      	lsls	r2, r3
 8003f8e:	0013      	movs	r3, r2
 8003f90:	603b      	str	r3, [r7, #0]

    /* HSI used as system clock source */
    sysclockfreq = (HSI_VALUE / hsidiv);
 8003f92:	6839      	ldr	r1, [r7, #0]
 8003f94:	4835      	ldr	r0, [pc, #212]	; (800406c <HAL_RCC_GetSysClockFreq+0xfc>)
 8003f96:	f7fc f8bf 	bl	8000118 <__udivsi3>
 8003f9a:	0003      	movs	r3, r0
 8003f9c:	613b      	str	r3, [r7, #16]
 8003f9e:	e05d      	b.n	800405c <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8003fa0:	4b31      	ldr	r3, [pc, #196]	; (8004068 <HAL_RCC_GetSysClockFreq+0xf8>)
 8003fa2:	689b      	ldr	r3, [r3, #8]
 8003fa4:	2238      	movs	r2, #56	; 0x38
 8003fa6:	4013      	ands	r3, r2
 8003fa8:	2b08      	cmp	r3, #8
 8003faa:	d102      	bne.n	8003fb2 <HAL_RCC_GetSysClockFreq+0x42>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8003fac:	4b30      	ldr	r3, [pc, #192]	; (8004070 <HAL_RCC_GetSysClockFreq+0x100>)
 8003fae:	613b      	str	r3, [r7, #16]
 8003fb0:	e054      	b.n	800405c <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003fb2:	4b2d      	ldr	r3, [pc, #180]	; (8004068 <HAL_RCC_GetSysClockFreq+0xf8>)
 8003fb4:	689b      	ldr	r3, [r3, #8]
 8003fb6:	2238      	movs	r2, #56	; 0x38
 8003fb8:	4013      	ands	r3, r2
 8003fba:	2b10      	cmp	r3, #16
 8003fbc:	d138      	bne.n	8004030 <HAL_RCC_GetSysClockFreq+0xc0>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
 8003fbe:	4b2a      	ldr	r3, [pc, #168]	; (8004068 <HAL_RCC_GetSysClockFreq+0xf8>)
 8003fc0:	68db      	ldr	r3, [r3, #12]
 8003fc2:	2203      	movs	r2, #3
 8003fc4:	4013      	ands	r3, r2
 8003fc6:	60fb      	str	r3, [r7, #12]
    pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8003fc8:	4b27      	ldr	r3, [pc, #156]	; (8004068 <HAL_RCC_GetSysClockFreq+0xf8>)
 8003fca:	68db      	ldr	r3, [r3, #12]
 8003fcc:	091b      	lsrs	r3, r3, #4
 8003fce:	2207      	movs	r2, #7
 8003fd0:	4013      	ands	r3, r2
 8003fd2:	3301      	adds	r3, #1
 8003fd4:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8003fd6:	68fb      	ldr	r3, [r7, #12]
 8003fd8:	2b03      	cmp	r3, #3
 8003fda:	d10d      	bne.n	8003ff8 <HAL_RCC_GetSysClockFreq+0x88>
    {
      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8003fdc:	68b9      	ldr	r1, [r7, #8]
 8003fde:	4824      	ldr	r0, [pc, #144]	; (8004070 <HAL_RCC_GetSysClockFreq+0x100>)
 8003fe0:	f7fc f89a 	bl	8000118 <__udivsi3>
 8003fe4:	0003      	movs	r3, r0
 8003fe6:	0019      	movs	r1, r3
 8003fe8:	4b1f      	ldr	r3, [pc, #124]	; (8004068 <HAL_RCC_GetSysClockFreq+0xf8>)
 8003fea:	68db      	ldr	r3, [r3, #12]
 8003fec:	0a1b      	lsrs	r3, r3, #8
 8003fee:	227f      	movs	r2, #127	; 0x7f
 8003ff0:	4013      	ands	r3, r2
 8003ff2:	434b      	muls	r3, r1
 8003ff4:	617b      	str	r3, [r7, #20]
        break;
 8003ff6:	e00d      	b.n	8004014 <HAL_RCC_GetSysClockFreq+0xa4>

      case RCC_PLLSOURCE_HSI:  /* HSI16 used as PLL clock source */
      default:                 /* HSI16 used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) ;
 8003ff8:	68b9      	ldr	r1, [r7, #8]
 8003ffa:	481c      	ldr	r0, [pc, #112]	; (800406c <HAL_RCC_GetSysClockFreq+0xfc>)
 8003ffc:	f7fc f88c 	bl	8000118 <__udivsi3>
 8004000:	0003      	movs	r3, r0
 8004002:	0019      	movs	r1, r3
 8004004:	4b18      	ldr	r3, [pc, #96]	; (8004068 <HAL_RCC_GetSysClockFreq+0xf8>)
 8004006:	68db      	ldr	r3, [r3, #12]
 8004008:	0a1b      	lsrs	r3, r3, #8
 800400a:	227f      	movs	r2, #127	; 0x7f
 800400c:	4013      	ands	r3, r2
 800400e:	434b      	muls	r3, r1
 8004010:	617b      	str	r3, [r7, #20]
        break;
 8004012:	46c0      	nop			; (mov r8, r8)
    }
    pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U);
 8004014:	4b14      	ldr	r3, [pc, #80]	; (8004068 <HAL_RCC_GetSysClockFreq+0xf8>)
 8004016:	68db      	ldr	r3, [r3, #12]
 8004018:	0f5b      	lsrs	r3, r3, #29
 800401a:	2207      	movs	r2, #7
 800401c:	4013      	ands	r3, r2
 800401e:	3301      	adds	r3, #1
 8004020:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco / pllr;
 8004022:	6879      	ldr	r1, [r7, #4]
 8004024:	6978      	ldr	r0, [r7, #20]
 8004026:	f7fc f877 	bl	8000118 <__udivsi3>
 800402a:	0003      	movs	r3, r0
 800402c:	613b      	str	r3, [r7, #16]
 800402e:	e015      	b.n	800405c <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 8004030:	4b0d      	ldr	r3, [pc, #52]	; (8004068 <HAL_RCC_GetSysClockFreq+0xf8>)
 8004032:	689b      	ldr	r3, [r3, #8]
 8004034:	2238      	movs	r2, #56	; 0x38
 8004036:	4013      	ands	r3, r2
 8004038:	2b20      	cmp	r3, #32
 800403a:	d103      	bne.n	8004044 <HAL_RCC_GetSysClockFreq+0xd4>
  {
    /* LSE used as system clock source */
    sysclockfreq = LSE_VALUE;
 800403c:	2380      	movs	r3, #128	; 0x80
 800403e:	021b      	lsls	r3, r3, #8
 8004040:	613b      	str	r3, [r7, #16]
 8004042:	e00b      	b.n	800405c <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 8004044:	4b08      	ldr	r3, [pc, #32]	; (8004068 <HAL_RCC_GetSysClockFreq+0xf8>)
 8004046:	689b      	ldr	r3, [r3, #8]
 8004048:	2238      	movs	r2, #56	; 0x38
 800404a:	4013      	ands	r3, r2
 800404c:	2b18      	cmp	r3, #24
 800404e:	d103      	bne.n	8004058 <HAL_RCC_GetSysClockFreq+0xe8>
  {
    /* LSI used as system clock source */
    sysclockfreq = LSI_VALUE;
 8004050:	23fa      	movs	r3, #250	; 0xfa
 8004052:	01db      	lsls	r3, r3, #7
 8004054:	613b      	str	r3, [r7, #16]
 8004056:	e001      	b.n	800405c <HAL_RCC_GetSysClockFreq+0xec>
  }
  else
  {
    sysclockfreq = 0U;
 8004058:	2300      	movs	r3, #0
 800405a:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 800405c:	693b      	ldr	r3, [r7, #16]
}
 800405e:	0018      	movs	r0, r3
 8004060:	46bd      	mov	sp, r7
 8004062:	b006      	add	sp, #24
 8004064:	bd80      	pop	{r7, pc}
 8004066:	46c0      	nop			; (mov r8, r8)
 8004068:	40021000 	.word	0x40021000
 800406c:	00f42400 	.word	0x00f42400
 8004070:	007a1200 	.word	0x007a1200

08004074 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004074:	b580      	push	{r7, lr}
 8004076:	b086      	sub	sp, #24
 8004078:	af00      	add	r7, sp, #0
 800407a:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret    = HAL_OK;   /* Intermediate status */
 800407c:	2313      	movs	r3, #19
 800407e:	18fb      	adds	r3, r7, r3
 8004080:	2200      	movs	r2, #0
 8004082:	701a      	strb	r2, [r3, #0]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8004084:	2312      	movs	r3, #18
 8004086:	18fb      	adds	r3, r7, r3
 8004088:	2200      	movs	r2, #0
 800408a:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800408c:	687b      	ldr	r3, [r7, #4]
 800408e:	681a      	ldr	r2, [r3, #0]
 8004090:	2380      	movs	r3, #128	; 0x80
 8004092:	029b      	lsls	r3, r3, #10
 8004094:	4013      	ands	r3, r2
 8004096:	d100      	bne.n	800409a <HAL_RCCEx_PeriphCLKConfig+0x26>
 8004098:	e0ad      	b.n	80041f6 <HAL_RCCEx_PeriphCLKConfig+0x182>
  {
    FlagStatus       pwrclkchanged = RESET;
 800409a:	2011      	movs	r0, #17
 800409c:	183b      	adds	r3, r7, r0
 800409e:	2200      	movs	r2, #0
 80040a0:	701a      	strb	r2, [r3, #0]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80040a2:	4b47      	ldr	r3, [pc, #284]	; (80041c0 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 80040a4:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80040a6:	2380      	movs	r3, #128	; 0x80
 80040a8:	055b      	lsls	r3, r3, #21
 80040aa:	4013      	ands	r3, r2
 80040ac:	d110      	bne.n	80040d0 <HAL_RCCEx_PeriphCLKConfig+0x5c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80040ae:	4b44      	ldr	r3, [pc, #272]	; (80041c0 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 80040b0:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80040b2:	4b43      	ldr	r3, [pc, #268]	; (80041c0 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 80040b4:	2180      	movs	r1, #128	; 0x80
 80040b6:	0549      	lsls	r1, r1, #21
 80040b8:	430a      	orrs	r2, r1
 80040ba:	63da      	str	r2, [r3, #60]	; 0x3c
 80040bc:	4b40      	ldr	r3, [pc, #256]	; (80041c0 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 80040be:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80040c0:	2380      	movs	r3, #128	; 0x80
 80040c2:	055b      	lsls	r3, r3, #21
 80040c4:	4013      	ands	r3, r2
 80040c6:	60bb      	str	r3, [r7, #8]
 80040c8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80040ca:	183b      	adds	r3, r7, r0
 80040cc:	2201      	movs	r2, #1
 80040ce:	701a      	strb	r2, [r3, #0]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80040d0:	4b3c      	ldr	r3, [pc, #240]	; (80041c4 <HAL_RCCEx_PeriphCLKConfig+0x150>)
 80040d2:	681a      	ldr	r2, [r3, #0]
 80040d4:	4b3b      	ldr	r3, [pc, #236]	; (80041c4 <HAL_RCCEx_PeriphCLKConfig+0x150>)
 80040d6:	2180      	movs	r1, #128	; 0x80
 80040d8:	0049      	lsls	r1, r1, #1
 80040da:	430a      	orrs	r2, r1
 80040dc:	601a      	str	r2, [r3, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80040de:	f7fd fffb 	bl	80020d8 <HAL_GetTick>
 80040e2:	0003      	movs	r3, r0
 80040e4:	60fb      	str	r3, [r7, #12]

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80040e6:	e00b      	b.n	8004100 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80040e8:	f7fd fff6 	bl	80020d8 <HAL_GetTick>
 80040ec:	0002      	movs	r2, r0
 80040ee:	68fb      	ldr	r3, [r7, #12]
 80040f0:	1ad3      	subs	r3, r2, r3
 80040f2:	2b02      	cmp	r3, #2
 80040f4:	d904      	bls.n	8004100 <HAL_RCCEx_PeriphCLKConfig+0x8c>
      {
        ret = HAL_TIMEOUT;
 80040f6:	2313      	movs	r3, #19
 80040f8:	18fb      	adds	r3, r7, r3
 80040fa:	2203      	movs	r2, #3
 80040fc:	701a      	strb	r2, [r3, #0]
        break;
 80040fe:	e005      	b.n	800410c <HAL_RCCEx_PeriphCLKConfig+0x98>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8004100:	4b30      	ldr	r3, [pc, #192]	; (80041c4 <HAL_RCCEx_PeriphCLKConfig+0x150>)
 8004102:	681a      	ldr	r2, [r3, #0]
 8004104:	2380      	movs	r3, #128	; 0x80
 8004106:	005b      	lsls	r3, r3, #1
 8004108:	4013      	ands	r3, r2
 800410a:	d0ed      	beq.n	80040e8 <HAL_RCCEx_PeriphCLKConfig+0x74>
      }
    }

    if (ret == HAL_OK)
 800410c:	2313      	movs	r3, #19
 800410e:	18fb      	adds	r3, r7, r3
 8004110:	781b      	ldrb	r3, [r3, #0]
 8004112:	2b00      	cmp	r3, #0
 8004114:	d15e      	bne.n	80041d4 <HAL_RCCEx_PeriphCLKConfig+0x160>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8004116:	4b2a      	ldr	r3, [pc, #168]	; (80041c0 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 8004118:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 800411a:	23c0      	movs	r3, #192	; 0xc0
 800411c:	009b      	lsls	r3, r3, #2
 800411e:	4013      	ands	r3, r2
 8004120:	617b      	str	r3, [r7, #20]

      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8004122:	697b      	ldr	r3, [r7, #20]
 8004124:	2b00      	cmp	r3, #0
 8004126:	d019      	beq.n	800415c <HAL_RCCEx_PeriphCLKConfig+0xe8>
 8004128:	687b      	ldr	r3, [r7, #4]
 800412a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800412c:	697a      	ldr	r2, [r7, #20]
 800412e:	429a      	cmp	r2, r3
 8004130:	d014      	beq.n	800415c <HAL_RCCEx_PeriphCLKConfig+0xe8>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8004132:	4b23      	ldr	r3, [pc, #140]	; (80041c0 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 8004134:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004136:	4a24      	ldr	r2, [pc, #144]	; (80041c8 <HAL_RCCEx_PeriphCLKConfig+0x154>)
 8004138:	4013      	ands	r3, r2
 800413a:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800413c:	4b20      	ldr	r3, [pc, #128]	; (80041c0 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 800413e:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8004140:	4b1f      	ldr	r3, [pc, #124]	; (80041c0 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 8004142:	2180      	movs	r1, #128	; 0x80
 8004144:	0249      	lsls	r1, r1, #9
 8004146:	430a      	orrs	r2, r1
 8004148:	65da      	str	r2, [r3, #92]	; 0x5c
        __HAL_RCC_BACKUPRESET_RELEASE();
 800414a:	4b1d      	ldr	r3, [pc, #116]	; (80041c0 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 800414c:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 800414e:	4b1c      	ldr	r3, [pc, #112]	; (80041c0 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 8004150:	491e      	ldr	r1, [pc, #120]	; (80041cc <HAL_RCCEx_PeriphCLKConfig+0x158>)
 8004152:	400a      	ands	r2, r1
 8004154:	65da      	str	r2, [r3, #92]	; 0x5c
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8004156:	4b1a      	ldr	r3, [pc, #104]	; (80041c0 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 8004158:	697a      	ldr	r2, [r7, #20]
 800415a:	65da      	str	r2, [r3, #92]	; 0x5c
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 800415c:	697b      	ldr	r3, [r7, #20]
 800415e:	2201      	movs	r2, #1
 8004160:	4013      	ands	r3, r2
 8004162:	d016      	beq.n	8004192 <HAL_RCCEx_PeriphCLKConfig+0x11e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004164:	f7fd ffb8 	bl	80020d8 <HAL_GetTick>
 8004168:	0003      	movs	r3, r0
 800416a:	60fb      	str	r3, [r7, #12]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800416c:	e00c      	b.n	8004188 <HAL_RCCEx_PeriphCLKConfig+0x114>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800416e:	f7fd ffb3 	bl	80020d8 <HAL_GetTick>
 8004172:	0002      	movs	r2, r0
 8004174:	68fb      	ldr	r3, [r7, #12]
 8004176:	1ad3      	subs	r3, r2, r3
 8004178:	4a15      	ldr	r2, [pc, #84]	; (80041d0 <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 800417a:	4293      	cmp	r3, r2
 800417c:	d904      	bls.n	8004188 <HAL_RCCEx_PeriphCLKConfig+0x114>
          {
            ret = HAL_TIMEOUT;
 800417e:	2313      	movs	r3, #19
 8004180:	18fb      	adds	r3, r7, r3
 8004182:	2203      	movs	r2, #3
 8004184:	701a      	strb	r2, [r3, #0]
            break;
 8004186:	e004      	b.n	8004192 <HAL_RCCEx_PeriphCLKConfig+0x11e>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004188:	4b0d      	ldr	r3, [pc, #52]	; (80041c0 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 800418a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800418c:	2202      	movs	r2, #2
 800418e:	4013      	ands	r3, r2
 8004190:	d0ed      	beq.n	800416e <HAL_RCCEx_PeriphCLKConfig+0xfa>
          }
        }
      }

      if (ret == HAL_OK)
 8004192:	2313      	movs	r3, #19
 8004194:	18fb      	adds	r3, r7, r3
 8004196:	781b      	ldrb	r3, [r3, #0]
 8004198:	2b00      	cmp	r3, #0
 800419a:	d10a      	bne.n	80041b2 <HAL_RCCEx_PeriphCLKConfig+0x13e>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800419c:	4b08      	ldr	r3, [pc, #32]	; (80041c0 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 800419e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80041a0:	4a09      	ldr	r2, [pc, #36]	; (80041c8 <HAL_RCCEx_PeriphCLKConfig+0x154>)
 80041a2:	4013      	ands	r3, r2
 80041a4:	0019      	movs	r1, r3
 80041a6:	687b      	ldr	r3, [r7, #4]
 80041a8:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80041aa:	4b05      	ldr	r3, [pc, #20]	; (80041c0 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 80041ac:	430a      	orrs	r2, r1
 80041ae:	65da      	str	r2, [r3, #92]	; 0x5c
 80041b0:	e016      	b.n	80041e0 <HAL_RCCEx_PeriphCLKConfig+0x16c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80041b2:	2312      	movs	r3, #18
 80041b4:	18fb      	adds	r3, r7, r3
 80041b6:	2213      	movs	r2, #19
 80041b8:	18ba      	adds	r2, r7, r2
 80041ba:	7812      	ldrb	r2, [r2, #0]
 80041bc:	701a      	strb	r2, [r3, #0]
 80041be:	e00f      	b.n	80041e0 <HAL_RCCEx_PeriphCLKConfig+0x16c>
 80041c0:	40021000 	.word	0x40021000
 80041c4:	40007000 	.word	0x40007000
 80041c8:	fffffcff 	.word	0xfffffcff
 80041cc:	fffeffff 	.word	0xfffeffff
 80041d0:	00001388 	.word	0x00001388
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80041d4:	2312      	movs	r3, #18
 80041d6:	18fb      	adds	r3, r7, r3
 80041d8:	2213      	movs	r2, #19
 80041da:	18ba      	adds	r2, r7, r2
 80041dc:	7812      	ldrb	r2, [r2, #0]
 80041de:	701a      	strb	r2, [r3, #0]
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80041e0:	2311      	movs	r3, #17
 80041e2:	18fb      	adds	r3, r7, r3
 80041e4:	781b      	ldrb	r3, [r3, #0]
 80041e6:	2b01      	cmp	r3, #1
 80041e8:	d105      	bne.n	80041f6 <HAL_RCCEx_PeriphCLKConfig+0x182>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80041ea:	4bb6      	ldr	r3, [pc, #728]	; (80044c4 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80041ec:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80041ee:	4bb5      	ldr	r3, [pc, #724]	; (80044c4 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80041f0:	49b5      	ldr	r1, [pc, #724]	; (80044c8 <HAL_RCCEx_PeriphCLKConfig+0x454>)
 80041f2:	400a      	ands	r2, r1
 80041f4:	63da      	str	r2, [r3, #60]	; 0x3c
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80041f6:	687b      	ldr	r3, [r7, #4]
 80041f8:	681b      	ldr	r3, [r3, #0]
 80041fa:	2201      	movs	r2, #1
 80041fc:	4013      	ands	r3, r2
 80041fe:	d009      	beq.n	8004214 <HAL_RCCEx_PeriphCLKConfig+0x1a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8004200:	4bb0      	ldr	r3, [pc, #704]	; (80044c4 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8004202:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004204:	2203      	movs	r2, #3
 8004206:	4393      	bics	r3, r2
 8004208:	0019      	movs	r1, r3
 800420a:	687b      	ldr	r3, [r7, #4]
 800420c:	685a      	ldr	r2, [r3, #4]
 800420e:	4bad      	ldr	r3, [pc, #692]	; (80044c4 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8004210:	430a      	orrs	r2, r1
 8004212:	655a      	str	r2, [r3, #84]	; 0x54
  }

#if defined(RCC_CCIPR_USART2SEL)
  /*-------------------------- USART2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8004214:	687b      	ldr	r3, [r7, #4]
 8004216:	681b      	ldr	r3, [r3, #0]
 8004218:	2202      	movs	r2, #2
 800421a:	4013      	ands	r3, r2
 800421c:	d009      	beq.n	8004232 <HAL_RCCEx_PeriphCLKConfig+0x1be>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800421e:	4ba9      	ldr	r3, [pc, #676]	; (80044c4 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8004220:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004222:	220c      	movs	r2, #12
 8004224:	4393      	bics	r3, r2
 8004226:	0019      	movs	r1, r3
 8004228:	687b      	ldr	r3, [r7, #4]
 800422a:	689a      	ldr	r2, [r3, #8]
 800422c:	4ba5      	ldr	r3, [pc, #660]	; (80044c4 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800422e:	430a      	orrs	r2, r1
 8004230:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* RCC_CCIPR_USART2SEL */

#if defined(RCC_CCIPR_USART3SEL)
  /*-------------------------- USART3 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8004232:	687b      	ldr	r3, [r7, #4]
 8004234:	681b      	ldr	r3, [r3, #0]
 8004236:	2204      	movs	r2, #4
 8004238:	4013      	ands	r3, r2
 800423a:	d009      	beq.n	8004250 <HAL_RCCEx_PeriphCLKConfig+0x1dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800423c:	4ba1      	ldr	r3, [pc, #644]	; (80044c4 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800423e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004240:	2230      	movs	r2, #48	; 0x30
 8004242:	4393      	bics	r3, r2
 8004244:	0019      	movs	r1, r3
 8004246:	687b      	ldr	r3, [r7, #4]
 8004248:	68da      	ldr	r2, [r3, #12]
 800424a:	4b9e      	ldr	r3, [pc, #632]	; (80044c4 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800424c:	430a      	orrs	r2, r1
 800424e:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* RCC_CCIPR_USART3SEL */

#if defined(LPUART1)
  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8004250:	687b      	ldr	r3, [r7, #4]
 8004252:	681b      	ldr	r3, [r3, #0]
 8004254:	2210      	movs	r2, #16
 8004256:	4013      	ands	r3, r2
 8004258:	d009      	beq.n	800426e <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800425a:	4b9a      	ldr	r3, [pc, #616]	; (80044c4 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800425c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800425e:	4a9b      	ldr	r2, [pc, #620]	; (80044cc <HAL_RCCEx_PeriphCLKConfig+0x458>)
 8004260:	4013      	ands	r3, r2
 8004262:	0019      	movs	r1, r3
 8004264:	687b      	ldr	r3, [r7, #4]
 8004266:	691a      	ldr	r2, [r3, #16]
 8004268:	4b96      	ldr	r3, [pc, #600]	; (80044c4 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800426a:	430a      	orrs	r2, r1
 800426c:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* LPUART1 */

#if defined(LPUART2)
  /*-------------------------- LPUART2 clock source configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART2) == RCC_PERIPHCLK_LPUART2)
 800426e:	687b      	ldr	r3, [r7, #4]
 8004270:	681a      	ldr	r2, [r3, #0]
 8004272:	2380      	movs	r3, #128	; 0x80
 8004274:	015b      	lsls	r3, r3, #5
 8004276:	4013      	ands	r3, r2
 8004278:	d009      	beq.n	800428e <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART2CLKSOURCE(PeriphClkInit->Lpuart2ClockSelection));

    /* Configure the LPUART clock source */
    __HAL_RCC_LPUART2_CONFIG(PeriphClkInit->Lpuart2ClockSelection);
 800427a:	4b92      	ldr	r3, [pc, #584]	; (80044c4 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800427c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800427e:	4a94      	ldr	r2, [pc, #592]	; (80044d0 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8004280:	4013      	ands	r3, r2
 8004282:	0019      	movs	r1, r3
 8004284:	687b      	ldr	r3, [r7, #4]
 8004286:	695a      	ldr	r2, [r3, #20]
 8004288:	4b8e      	ldr	r3, [pc, #568]	; (80044c4 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800428a:	430a      	orrs	r2, r1
 800428c:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* LPUART2 */

#if defined(RCC_CCIPR_LPTIM1SEL)
  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 800428e:	687b      	ldr	r3, [r7, #4]
 8004290:	681a      	ldr	r2, [r3, #0]
 8004292:	2380      	movs	r3, #128	; 0x80
 8004294:	009b      	lsls	r3, r3, #2
 8004296:	4013      	ands	r3, r2
 8004298:	d009      	beq.n	80042ae <HAL_RCCEx_PeriphCLKConfig+0x23a>
  {
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800429a:	4b8a      	ldr	r3, [pc, #552]	; (80044c4 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800429c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800429e:	4a8d      	ldr	r2, [pc, #564]	; (80044d4 <HAL_RCCEx_PeriphCLKConfig+0x460>)
 80042a0:	4013      	ands	r3, r2
 80042a2:	0019      	movs	r1, r3
 80042a4:	687b      	ldr	r3, [r7, #4]
 80042a6:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80042a8:	4b86      	ldr	r3, [pc, #536]	; (80044c4 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80042aa:	430a      	orrs	r2, r1
 80042ac:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* RCC_CCIPR_LPTIM1SEL */

#if defined(RCC_CCIPR_LPTIM2SEL)
  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 80042ae:	687b      	ldr	r3, [r7, #4]
 80042b0:	681a      	ldr	r2, [r3, #0]
 80042b2:	2380      	movs	r3, #128	; 0x80
 80042b4:	00db      	lsls	r3, r3, #3
 80042b6:	4013      	ands	r3, r2
 80042b8:	d009      	beq.n	80042ce <HAL_RCCEx_PeriphCLKConfig+0x25a>
  {
    assert_param(IS_RCC_LPTIM2CLKSOURCE(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 80042ba:	4b82      	ldr	r3, [pc, #520]	; (80044c4 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80042bc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80042be:	4a86      	ldr	r2, [pc, #536]	; (80044d8 <HAL_RCCEx_PeriphCLKConfig+0x464>)
 80042c0:	4013      	ands	r3, r2
 80042c2:	0019      	movs	r1, r3
 80042c4:	687b      	ldr	r3, [r7, #4]
 80042c6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80042c8:	4b7e      	ldr	r3, [pc, #504]	; (80044c4 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80042ca:	430a      	orrs	r2, r1
 80042cc:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* RCC_CCIPR_LPTIM2SEL */

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80042ce:	687b      	ldr	r3, [r7, #4]
 80042d0:	681b      	ldr	r3, [r3, #0]
 80042d2:	2220      	movs	r2, #32
 80042d4:	4013      	ands	r3, r2
 80042d6:	d009      	beq.n	80042ec <HAL_RCCEx_PeriphCLKConfig+0x278>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80042d8:	4b7a      	ldr	r3, [pc, #488]	; (80044c4 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80042da:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80042dc:	4a7f      	ldr	r2, [pc, #508]	; (80044dc <HAL_RCCEx_PeriphCLKConfig+0x468>)
 80042de:	4013      	ands	r3, r2
 80042e0:	0019      	movs	r1, r3
 80042e2:	687b      	ldr	r3, [r7, #4]
 80042e4:	699a      	ldr	r2, [r3, #24]
 80042e6:	4b77      	ldr	r3, [pc, #476]	; (80044c4 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80042e8:	430a      	orrs	r2, r1
 80042ea:	655a      	str	r2, [r3, #84]	; 0x54
  }

#if defined(RCC_CCIPR_I2C2SEL)
  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80042ec:	687b      	ldr	r3, [r7, #4]
 80042ee:	681b      	ldr	r3, [r3, #0]
 80042f0:	2240      	movs	r2, #64	; 0x40
 80042f2:	4013      	ands	r3, r2
 80042f4:	d009      	beq.n	800430a <HAL_RCCEx_PeriphCLKConfig+0x296>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80042f6:	4b73      	ldr	r3, [pc, #460]	; (80044c4 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80042f8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80042fa:	4a79      	ldr	r2, [pc, #484]	; (80044e0 <HAL_RCCEx_PeriphCLKConfig+0x46c>)
 80042fc:	4013      	ands	r3, r2
 80042fe:	0019      	movs	r1, r3
 8004300:	687b      	ldr	r3, [r7, #4]
 8004302:	69da      	ldr	r2, [r3, #28]
 8004304:	4b6f      	ldr	r3, [pc, #444]	; (80044c4 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8004306:	430a      	orrs	r2, r1
 8004308:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
    }
  }
#endif /* RNG */
  /*-------------------------- ADC clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800430a:	687b      	ldr	r3, [r7, #4]
 800430c:	681a      	ldr	r2, [r3, #0]
 800430e:	2380      	movs	r3, #128	; 0x80
 8004310:	01db      	lsls	r3, r3, #7
 8004312:	4013      	ands	r3, r2
 8004314:	d015      	beq.n	8004342 <HAL_RCCEx_PeriphCLKConfig+0x2ce>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8004316:	4b6b      	ldr	r3, [pc, #428]	; (80044c4 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8004318:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800431a:	009b      	lsls	r3, r3, #2
 800431c:	0899      	lsrs	r1, r3, #2
 800431e:	687b      	ldr	r3, [r7, #4]
 8004320:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004322:	4b68      	ldr	r3, [pc, #416]	; (80044c4 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8004324:	430a      	orrs	r2, r1
 8004326:	655a      	str	r2, [r3, #84]	; 0x54

    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLADC)
 8004328:	687b      	ldr	r3, [r7, #4]
 800432a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800432c:	2380      	movs	r3, #128	; 0x80
 800432e:	05db      	lsls	r3, r3, #23
 8004330:	429a      	cmp	r2, r3
 8004332:	d106      	bne.n	8004342 <HAL_RCCEx_PeriphCLKConfig+0x2ce>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 8004334:	4b63      	ldr	r3, [pc, #396]	; (80044c4 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8004336:	68da      	ldr	r2, [r3, #12]
 8004338:	4b62      	ldr	r3, [pc, #392]	; (80044c4 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800433a:	2180      	movs	r1, #128	; 0x80
 800433c:	0249      	lsls	r1, r1, #9
 800433e:	430a      	orrs	r2, r1
 8004340:	60da      	str	r2, [r3, #12]
    }
  }

#if defined(CEC)
  /*-------------------------- CEC clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8004342:	687b      	ldr	r3, [r7, #4]
 8004344:	681a      	ldr	r2, [r3, #0]
 8004346:	2380      	movs	r3, #128	; 0x80
 8004348:	031b      	lsls	r3, r3, #12
 800434a:	4013      	ands	r3, r2
 800434c:	d009      	beq.n	8004362 <HAL_RCCEx_PeriphCLKConfig+0x2ee>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 800434e:	4b5d      	ldr	r3, [pc, #372]	; (80044c4 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8004350:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004352:	2240      	movs	r2, #64	; 0x40
 8004354:	4393      	bics	r3, r2
 8004356:	0019      	movs	r1, r3
 8004358:	687b      	ldr	r3, [r7, #4]
 800435a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800435c:	4b59      	ldr	r3, [pc, #356]	; (80044c4 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800435e:	430a      	orrs	r2, r1
 8004360:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* CEC */

#if defined(RCC_CCIPR_TIM1SEL)
  /*-------------------------- TIM1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 8004362:	687b      	ldr	r3, [r7, #4]
 8004364:	681a      	ldr	r2, [r3, #0]
 8004366:	2380      	movs	r3, #128	; 0x80
 8004368:	039b      	lsls	r3, r3, #14
 800436a:	4013      	ands	r3, r2
 800436c:	d016      	beq.n	800439c <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));

    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 800436e:	4b55      	ldr	r3, [pc, #340]	; (80044c4 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8004370:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004372:	4a5c      	ldr	r2, [pc, #368]	; (80044e4 <HAL_RCCEx_PeriphCLKConfig+0x470>)
 8004374:	4013      	ands	r3, r2
 8004376:	0019      	movs	r1, r3
 8004378:	687b      	ldr	r3, [r7, #4]
 800437a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800437c:	4b51      	ldr	r3, [pc, #324]	; (80044c4 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800437e:	430a      	orrs	r2, r1
 8004380:	655a      	str	r2, [r3, #84]	; 0x54

    if (PeriphClkInit->Tim1ClockSelection == RCC_TIM1CLKSOURCE_PLL)
 8004382:	687b      	ldr	r3, [r7, #4]
 8004384:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004386:	2380      	movs	r3, #128	; 0x80
 8004388:	03db      	lsls	r3, r3, #15
 800438a:	429a      	cmp	r2, r3
 800438c:	d106      	bne.n	800439c <HAL_RCCEx_PeriphCLKConfig+0x328>
    {
      /* Enable PLLQCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
 800438e:	4b4d      	ldr	r3, [pc, #308]	; (80044c4 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8004390:	68da      	ldr	r2, [r3, #12]
 8004392:	4b4c      	ldr	r3, [pc, #304]	; (80044c4 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8004394:	2180      	movs	r1, #128	; 0x80
 8004396:	0449      	lsls	r1, r1, #17
 8004398:	430a      	orrs	r2, r1
 800439a:	60da      	str	r2, [r3, #12]
  }
#endif /* RCC_CCIPR_TIM1SEL */

#if defined(RCC_CCIPR_TIM15SEL)
  /*-------------------------- TIM15 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM15) == RCC_PERIPHCLK_TIM15)
 800439c:	687b      	ldr	r3, [r7, #4]
 800439e:	681a      	ldr	r2, [r3, #0]
 80043a0:	2380      	movs	r3, #128	; 0x80
 80043a2:	03db      	lsls	r3, r3, #15
 80043a4:	4013      	ands	r3, r2
 80043a6:	d016      	beq.n	80043d6 <HAL_RCCEx_PeriphCLKConfig+0x362>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM15CLKSOURCE(PeriphClkInit->Tim15ClockSelection));

    /* Configure the TIM15 clock source */
    __HAL_RCC_TIM15_CONFIG(PeriphClkInit->Tim15ClockSelection);
 80043a8:	4b46      	ldr	r3, [pc, #280]	; (80044c4 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80043aa:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80043ac:	4a4e      	ldr	r2, [pc, #312]	; (80044e8 <HAL_RCCEx_PeriphCLKConfig+0x474>)
 80043ae:	4013      	ands	r3, r2
 80043b0:	0019      	movs	r1, r3
 80043b2:	687b      	ldr	r3, [r7, #4]
 80043b4:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80043b6:	4b43      	ldr	r3, [pc, #268]	; (80044c4 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80043b8:	430a      	orrs	r2, r1
 80043ba:	655a      	str	r2, [r3, #84]	; 0x54

    if (PeriphClkInit->Tim15ClockSelection == RCC_TIM15CLKSOURCE_PLL)
 80043bc:	687b      	ldr	r3, [r7, #4]
 80043be:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80043c0:	2380      	movs	r3, #128	; 0x80
 80043c2:	045b      	lsls	r3, r3, #17
 80043c4:	429a      	cmp	r2, r3
 80043c6:	d106      	bne.n	80043d6 <HAL_RCCEx_PeriphCLKConfig+0x362>
    {
      /* Enable PLLQCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
 80043c8:	4b3e      	ldr	r3, [pc, #248]	; (80044c4 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80043ca:	68da      	ldr	r2, [r3, #12]
 80043cc:	4b3d      	ldr	r3, [pc, #244]	; (80044c4 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80043ce:	2180      	movs	r1, #128	; 0x80
 80043d0:	0449      	lsls	r1, r1, #17
 80043d2:	430a      	orrs	r2, r1
 80043d4:	60da      	str	r2, [r3, #12]
    }
  }
#endif /* RCC_CCIPR_TIM15SEL */

  /*-------------------------- I2S1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S1) == RCC_PERIPHCLK_I2S1)
 80043d6:	687b      	ldr	r3, [r7, #4]
 80043d8:	681a      	ldr	r2, [r3, #0]
 80043da:	2380      	movs	r3, #128	; 0x80
 80043dc:	011b      	lsls	r3, r3, #4
 80043de:	4013      	ands	r3, r2
 80043e0:	d014      	beq.n	800440c <HAL_RCCEx_PeriphCLKConfig+0x398>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2S1CLKSOURCE(PeriphClkInit->I2s1ClockSelection));

    /* Configure the I2S1 clock source */
    __HAL_RCC_I2S1_CONFIG(PeriphClkInit->I2s1ClockSelection);
 80043e2:	4b38      	ldr	r3, [pc, #224]	; (80044c4 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80043e4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80043e6:	2203      	movs	r2, #3
 80043e8:	4393      	bics	r3, r2
 80043ea:	0019      	movs	r1, r3
 80043ec:	687b      	ldr	r3, [r7, #4]
 80043ee:	6a1a      	ldr	r2, [r3, #32]
 80043f0:	4b34      	ldr	r3, [pc, #208]	; (80044c4 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80043f2:	430a      	orrs	r2, r1
 80043f4:	659a      	str	r2, [r3, #88]	; 0x58

    if (PeriphClkInit->I2s1ClockSelection == RCC_I2S1CLKSOURCE_PLL)
 80043f6:	687b      	ldr	r3, [r7, #4]
 80043f8:	6a1b      	ldr	r3, [r3, #32]
 80043fa:	2b01      	cmp	r3, #1
 80043fc:	d106      	bne.n	800440c <HAL_RCCEx_PeriphCLKConfig+0x398>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 80043fe:	4b31      	ldr	r3, [pc, #196]	; (80044c4 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8004400:	68da      	ldr	r2, [r3, #12]
 8004402:	4b30      	ldr	r3, [pc, #192]	; (80044c4 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8004404:	2180      	movs	r1, #128	; 0x80
 8004406:	0249      	lsls	r1, r1, #9
 8004408:	430a      	orrs	r2, r1
 800440a:	60da      	str	r2, [r3, #12]
    }
  }

#if defined(RCC_CCIPR2_I2S2SEL)
  /*-------------------------- I2S2 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S2) == RCC_PERIPHCLK_I2S2)
 800440c:	687b      	ldr	r3, [r7, #4]
 800440e:	681a      	ldr	r2, [r3, #0]
 8004410:	2380      	movs	r3, #128	; 0x80
 8004412:	019b      	lsls	r3, r3, #6
 8004414:	4013      	ands	r3, r2
 8004416:	d014      	beq.n	8004442 <HAL_RCCEx_PeriphCLKConfig+0x3ce>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2S2CLKSOURCE(PeriphClkInit->I2s2ClockSelection));

    /* Configure the I2S2 clock source */
    __HAL_RCC_I2S2_CONFIG(PeriphClkInit->I2s2ClockSelection);
 8004418:	4b2a      	ldr	r3, [pc, #168]	; (80044c4 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800441a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800441c:	220c      	movs	r2, #12
 800441e:	4393      	bics	r3, r2
 8004420:	0019      	movs	r1, r3
 8004422:	687b      	ldr	r3, [r7, #4]
 8004424:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8004426:	4b27      	ldr	r3, [pc, #156]	; (80044c4 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8004428:	430a      	orrs	r2, r1
 800442a:	659a      	str	r2, [r3, #88]	; 0x58

    if (PeriphClkInit->I2s2ClockSelection == RCC_I2S2CLKSOURCE_PLL)
 800442c:	687b      	ldr	r3, [r7, #4]
 800442e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004430:	2b04      	cmp	r3, #4
 8004432:	d106      	bne.n	8004442 <HAL_RCCEx_PeriphCLKConfig+0x3ce>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 8004434:	4b23      	ldr	r3, [pc, #140]	; (80044c4 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8004436:	68da      	ldr	r2, [r3, #12]
 8004438:	4b22      	ldr	r3, [pc, #136]	; (80044c4 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800443a:	2180      	movs	r1, #128	; 0x80
 800443c:	0249      	lsls	r1, r1, #9
 800443e:	430a      	orrs	r2, r1
 8004440:	60da      	str	r2, [r3, #12]
  }
#endif /* RCC_CCIPR2_I2S2SEL */

#if defined(STM32G0C1xx) || defined(STM32G0B1xx)  || defined(STM32G0B0xx)
  /*-------------------------- USB clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8004442:	687b      	ldr	r3, [r7, #4]
 8004444:	681a      	ldr	r2, [r3, #0]
 8004446:	2380      	movs	r3, #128	; 0x80
 8004448:	045b      	lsls	r3, r3, #17
 800444a:	4013      	ands	r3, r2
 800444c:	d016      	beq.n	800447c <HAL_RCCEx_PeriphCLKConfig+0x408>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800444e:	4b1d      	ldr	r3, [pc, #116]	; (80044c4 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8004450:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004452:	4a22      	ldr	r2, [pc, #136]	; (80044dc <HAL_RCCEx_PeriphCLKConfig+0x468>)
 8004454:	4013      	ands	r3, r2
 8004456:	0019      	movs	r1, r3
 8004458:	687b      	ldr	r3, [r7, #4]
 800445a:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800445c:	4b19      	ldr	r3, [pc, #100]	; (80044c4 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800445e:	430a      	orrs	r2, r1
 8004460:	659a      	str	r2, [r3, #88]	; 0x58

    if (PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8004462:	687b      	ldr	r3, [r7, #4]
 8004464:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004466:	2380      	movs	r3, #128	; 0x80
 8004468:	019b      	lsls	r3, r3, #6
 800446a:	429a      	cmp	r2, r3
 800446c:	d106      	bne.n	800447c <HAL_RCCEx_PeriphCLKConfig+0x408>
    {
      /* Enable PLLQCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
 800446e:	4b15      	ldr	r3, [pc, #84]	; (80044c4 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8004470:	68da      	ldr	r2, [r3, #12]
 8004472:	4b14      	ldr	r3, [pc, #80]	; (80044c4 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8004474:	2180      	movs	r1, #128	; 0x80
 8004476:	0449      	lsls	r1, r1, #17
 8004478:	430a      	orrs	r2, r1
 800447a:	60da      	str	r2, [r3, #12]
  }
#endif /* STM32G0C1xx || STM32G0B1xx || STM32G0B0xx */

#if defined(FDCAN1) || defined(FDCAN2)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 800447c:	687b      	ldr	r3, [r7, #4]
 800447e:	681a      	ldr	r2, [r3, #0]
 8004480:	2380      	movs	r3, #128	; 0x80
 8004482:	049b      	lsls	r3, r3, #18
 8004484:	4013      	ands	r3, r2
 8004486:	d016      	beq.n	80044b6 <HAL_RCCEx_PeriphCLKConfig+0x442>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8004488:	4b0e      	ldr	r3, [pc, #56]	; (80044c4 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800448a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800448c:	4a10      	ldr	r2, [pc, #64]	; (80044d0 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 800448e:	4013      	ands	r3, r2
 8004490:	0019      	movs	r1, r3
 8004492:	687b      	ldr	r3, [r7, #4]
 8004494:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8004496:	4b0b      	ldr	r3, [pc, #44]	; (80044c4 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8004498:	430a      	orrs	r2, r1
 800449a:	659a      	str	r2, [r3, #88]	; 0x58

    if (PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 800449c:	687b      	ldr	r3, [r7, #4]
 800449e:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80044a0:	2380      	movs	r3, #128	; 0x80
 80044a2:	005b      	lsls	r3, r3, #1
 80044a4:	429a      	cmp	r2, r3
 80044a6:	d106      	bne.n	80044b6 <HAL_RCCEx_PeriphCLKConfig+0x442>
    {
      /* Enable PLLQCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
 80044a8:	4b06      	ldr	r3, [pc, #24]	; (80044c4 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80044aa:	68da      	ldr	r2, [r3, #12]
 80044ac:	4b05      	ldr	r3, [pc, #20]	; (80044c4 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80044ae:	2180      	movs	r1, #128	; 0x80
 80044b0:	0449      	lsls	r1, r1, #17
 80044b2:	430a      	orrs	r2, r1
 80044b4:	60da      	str	r2, [r3, #12]
    }
  }
#endif /* FDCAN1 || FDCAN2 */

  return status;
 80044b6:	2312      	movs	r3, #18
 80044b8:	18fb      	adds	r3, r7, r3
 80044ba:	781b      	ldrb	r3, [r3, #0]
}
 80044bc:	0018      	movs	r0, r3
 80044be:	46bd      	mov	sp, r7
 80044c0:	b006      	add	sp, #24
 80044c2:	bd80      	pop	{r7, pc}
 80044c4:	40021000 	.word	0x40021000
 80044c8:	efffffff 	.word	0xefffffff
 80044cc:	fffff3ff 	.word	0xfffff3ff
 80044d0:	fffffcff 	.word	0xfffffcff
 80044d4:	fff3ffff 	.word	0xfff3ffff
 80044d8:	ffcfffff 	.word	0xffcfffff
 80044dc:	ffffcfff 	.word	0xffffcfff
 80044e0:	ffff3fff 	.word	0xffff3fff
 80044e4:	ffbfffff 	.word	0xffbfffff
 80044e8:	feffffff 	.word	0xfeffffff

080044ec <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80044ec:	b580      	push	{r7, lr}
 80044ee:	b082      	sub	sp, #8
 80044f0:	af00      	add	r7, sp, #0
 80044f2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80044f4:	687b      	ldr	r3, [r7, #4]
 80044f6:	2b00      	cmp	r3, #0
 80044f8:	d101      	bne.n	80044fe <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80044fa:	2301      	movs	r3, #1
 80044fc:	e04a      	b.n	8004594 <HAL_TIM_Base_Init+0xa8>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80044fe:	687b      	ldr	r3, [r7, #4]
 8004500:	223d      	movs	r2, #61	; 0x3d
 8004502:	5c9b      	ldrb	r3, [r3, r2]
 8004504:	b2db      	uxtb	r3, r3
 8004506:	2b00      	cmp	r3, #0
 8004508:	d107      	bne.n	800451a <HAL_TIM_Base_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800450a:	687b      	ldr	r3, [r7, #4]
 800450c:	223c      	movs	r2, #60	; 0x3c
 800450e:	2100      	movs	r1, #0
 8004510:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8004512:	687b      	ldr	r3, [r7, #4]
 8004514:	0018      	movs	r0, r3
 8004516:	f7fd fc71 	bl	8001dfc <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800451a:	687b      	ldr	r3, [r7, #4]
 800451c:	223d      	movs	r2, #61	; 0x3d
 800451e:	2102      	movs	r1, #2
 8004520:	5499      	strb	r1, [r3, r2]

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004522:	687b      	ldr	r3, [r7, #4]
 8004524:	681a      	ldr	r2, [r3, #0]
 8004526:	687b      	ldr	r3, [r7, #4]
 8004528:	3304      	adds	r3, #4
 800452a:	0019      	movs	r1, r3
 800452c:	0010      	movs	r0, r2
 800452e:	f000 fb5b 	bl	8004be8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004532:	687b      	ldr	r3, [r7, #4]
 8004534:	2248      	movs	r2, #72	; 0x48
 8004536:	2101      	movs	r1, #1
 8004538:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800453a:	687b      	ldr	r3, [r7, #4]
 800453c:	223e      	movs	r2, #62	; 0x3e
 800453e:	2101      	movs	r1, #1
 8004540:	5499      	strb	r1, [r3, r2]
 8004542:	687b      	ldr	r3, [r7, #4]
 8004544:	223f      	movs	r2, #63	; 0x3f
 8004546:	2101      	movs	r1, #1
 8004548:	5499      	strb	r1, [r3, r2]
 800454a:	687b      	ldr	r3, [r7, #4]
 800454c:	2240      	movs	r2, #64	; 0x40
 800454e:	2101      	movs	r1, #1
 8004550:	5499      	strb	r1, [r3, r2]
 8004552:	687b      	ldr	r3, [r7, #4]
 8004554:	2241      	movs	r2, #65	; 0x41
 8004556:	2101      	movs	r1, #1
 8004558:	5499      	strb	r1, [r3, r2]
 800455a:	687b      	ldr	r3, [r7, #4]
 800455c:	2242      	movs	r2, #66	; 0x42
 800455e:	2101      	movs	r1, #1
 8004560:	5499      	strb	r1, [r3, r2]
 8004562:	687b      	ldr	r3, [r7, #4]
 8004564:	2243      	movs	r2, #67	; 0x43
 8004566:	2101      	movs	r1, #1
 8004568:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800456a:	687b      	ldr	r3, [r7, #4]
 800456c:	2244      	movs	r2, #68	; 0x44
 800456e:	2101      	movs	r1, #1
 8004570:	5499      	strb	r1, [r3, r2]
 8004572:	687b      	ldr	r3, [r7, #4]
 8004574:	2245      	movs	r2, #69	; 0x45
 8004576:	2101      	movs	r1, #1
 8004578:	5499      	strb	r1, [r3, r2]
 800457a:	687b      	ldr	r3, [r7, #4]
 800457c:	2246      	movs	r2, #70	; 0x46
 800457e:	2101      	movs	r1, #1
 8004580:	5499      	strb	r1, [r3, r2]
 8004582:	687b      	ldr	r3, [r7, #4]
 8004584:	2247      	movs	r2, #71	; 0x47
 8004586:	2101      	movs	r1, #1
 8004588:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800458a:	687b      	ldr	r3, [r7, #4]
 800458c:	223d      	movs	r2, #61	; 0x3d
 800458e:	2101      	movs	r1, #1
 8004590:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8004592:	2300      	movs	r3, #0
}
 8004594:	0018      	movs	r0, r3
 8004596:	46bd      	mov	sp, r7
 8004598:	b002      	add	sp, #8
 800459a:	bd80      	pop	{r7, pc}

0800459c <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800459c:	b580      	push	{r7, lr}
 800459e:	b082      	sub	sp, #8
 80045a0:	af00      	add	r7, sp, #0
 80045a2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80045a4:	687b      	ldr	r3, [r7, #4]
 80045a6:	2b00      	cmp	r3, #0
 80045a8:	d101      	bne.n	80045ae <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80045aa:	2301      	movs	r3, #1
 80045ac:	e04a      	b.n	8004644 <HAL_TIM_PWM_Init+0xa8>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80045ae:	687b      	ldr	r3, [r7, #4]
 80045b0:	223d      	movs	r2, #61	; 0x3d
 80045b2:	5c9b      	ldrb	r3, [r3, r2]
 80045b4:	b2db      	uxtb	r3, r3
 80045b6:	2b00      	cmp	r3, #0
 80045b8:	d107      	bne.n	80045ca <HAL_TIM_PWM_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80045ba:	687b      	ldr	r3, [r7, #4]
 80045bc:	223c      	movs	r2, #60	; 0x3c
 80045be:	2100      	movs	r1, #0
 80045c0:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80045c2:	687b      	ldr	r3, [r7, #4]
 80045c4:	0018      	movs	r0, r3
 80045c6:	f000 f841 	bl	800464c <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80045ca:	687b      	ldr	r3, [r7, #4]
 80045cc:	223d      	movs	r2, #61	; 0x3d
 80045ce:	2102      	movs	r1, #2
 80045d0:	5499      	strb	r1, [r3, r2]

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80045d2:	687b      	ldr	r3, [r7, #4]
 80045d4:	681a      	ldr	r2, [r3, #0]
 80045d6:	687b      	ldr	r3, [r7, #4]
 80045d8:	3304      	adds	r3, #4
 80045da:	0019      	movs	r1, r3
 80045dc:	0010      	movs	r0, r2
 80045de:	f000 fb03 	bl	8004be8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80045e2:	687b      	ldr	r3, [r7, #4]
 80045e4:	2248      	movs	r2, #72	; 0x48
 80045e6:	2101      	movs	r1, #1
 80045e8:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80045ea:	687b      	ldr	r3, [r7, #4]
 80045ec:	223e      	movs	r2, #62	; 0x3e
 80045ee:	2101      	movs	r1, #1
 80045f0:	5499      	strb	r1, [r3, r2]
 80045f2:	687b      	ldr	r3, [r7, #4]
 80045f4:	223f      	movs	r2, #63	; 0x3f
 80045f6:	2101      	movs	r1, #1
 80045f8:	5499      	strb	r1, [r3, r2]
 80045fa:	687b      	ldr	r3, [r7, #4]
 80045fc:	2240      	movs	r2, #64	; 0x40
 80045fe:	2101      	movs	r1, #1
 8004600:	5499      	strb	r1, [r3, r2]
 8004602:	687b      	ldr	r3, [r7, #4]
 8004604:	2241      	movs	r2, #65	; 0x41
 8004606:	2101      	movs	r1, #1
 8004608:	5499      	strb	r1, [r3, r2]
 800460a:	687b      	ldr	r3, [r7, #4]
 800460c:	2242      	movs	r2, #66	; 0x42
 800460e:	2101      	movs	r1, #1
 8004610:	5499      	strb	r1, [r3, r2]
 8004612:	687b      	ldr	r3, [r7, #4]
 8004614:	2243      	movs	r2, #67	; 0x43
 8004616:	2101      	movs	r1, #1
 8004618:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800461a:	687b      	ldr	r3, [r7, #4]
 800461c:	2244      	movs	r2, #68	; 0x44
 800461e:	2101      	movs	r1, #1
 8004620:	5499      	strb	r1, [r3, r2]
 8004622:	687b      	ldr	r3, [r7, #4]
 8004624:	2245      	movs	r2, #69	; 0x45
 8004626:	2101      	movs	r1, #1
 8004628:	5499      	strb	r1, [r3, r2]
 800462a:	687b      	ldr	r3, [r7, #4]
 800462c:	2246      	movs	r2, #70	; 0x46
 800462e:	2101      	movs	r1, #1
 8004630:	5499      	strb	r1, [r3, r2]
 8004632:	687b      	ldr	r3, [r7, #4]
 8004634:	2247      	movs	r2, #71	; 0x47
 8004636:	2101      	movs	r1, #1
 8004638:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800463a:	687b      	ldr	r3, [r7, #4]
 800463c:	223d      	movs	r2, #61	; 0x3d
 800463e:	2101      	movs	r1, #1
 8004640:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8004642:	2300      	movs	r3, #0
}
 8004644:	0018      	movs	r0, r3
 8004646:	46bd      	mov	sp, r7
 8004648:	b002      	add	sp, #8
 800464a:	bd80      	pop	{r7, pc}

0800464c <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 800464c:	b580      	push	{r7, lr}
 800464e:	b082      	sub	sp, #8
 8004650:	af00      	add	r7, sp, #0
 8004652:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8004654:	46c0      	nop			; (mov r8, r8)
 8004656:	46bd      	mov	sp, r7
 8004658:	b002      	add	sp, #8
 800465a:	bd80      	pop	{r7, pc}

0800465c <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800465c:	b580      	push	{r7, lr}
 800465e:	b084      	sub	sp, #16
 8004660:	af00      	add	r7, sp, #0
 8004662:	6078      	str	r0, [r7, #4]
 8004664:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8004666:	683b      	ldr	r3, [r7, #0]
 8004668:	2b00      	cmp	r3, #0
 800466a:	d108      	bne.n	800467e <HAL_TIM_PWM_Start+0x22>
 800466c:	687b      	ldr	r3, [r7, #4]
 800466e:	223e      	movs	r2, #62	; 0x3e
 8004670:	5c9b      	ldrb	r3, [r3, r2]
 8004672:	b2db      	uxtb	r3, r3
 8004674:	3b01      	subs	r3, #1
 8004676:	1e5a      	subs	r2, r3, #1
 8004678:	4193      	sbcs	r3, r2
 800467a:	b2db      	uxtb	r3, r3
 800467c:	e037      	b.n	80046ee <HAL_TIM_PWM_Start+0x92>
 800467e:	683b      	ldr	r3, [r7, #0]
 8004680:	2b04      	cmp	r3, #4
 8004682:	d108      	bne.n	8004696 <HAL_TIM_PWM_Start+0x3a>
 8004684:	687b      	ldr	r3, [r7, #4]
 8004686:	223f      	movs	r2, #63	; 0x3f
 8004688:	5c9b      	ldrb	r3, [r3, r2]
 800468a:	b2db      	uxtb	r3, r3
 800468c:	3b01      	subs	r3, #1
 800468e:	1e5a      	subs	r2, r3, #1
 8004690:	4193      	sbcs	r3, r2
 8004692:	b2db      	uxtb	r3, r3
 8004694:	e02b      	b.n	80046ee <HAL_TIM_PWM_Start+0x92>
 8004696:	683b      	ldr	r3, [r7, #0]
 8004698:	2b08      	cmp	r3, #8
 800469a:	d108      	bne.n	80046ae <HAL_TIM_PWM_Start+0x52>
 800469c:	687b      	ldr	r3, [r7, #4]
 800469e:	2240      	movs	r2, #64	; 0x40
 80046a0:	5c9b      	ldrb	r3, [r3, r2]
 80046a2:	b2db      	uxtb	r3, r3
 80046a4:	3b01      	subs	r3, #1
 80046a6:	1e5a      	subs	r2, r3, #1
 80046a8:	4193      	sbcs	r3, r2
 80046aa:	b2db      	uxtb	r3, r3
 80046ac:	e01f      	b.n	80046ee <HAL_TIM_PWM_Start+0x92>
 80046ae:	683b      	ldr	r3, [r7, #0]
 80046b0:	2b0c      	cmp	r3, #12
 80046b2:	d108      	bne.n	80046c6 <HAL_TIM_PWM_Start+0x6a>
 80046b4:	687b      	ldr	r3, [r7, #4]
 80046b6:	2241      	movs	r2, #65	; 0x41
 80046b8:	5c9b      	ldrb	r3, [r3, r2]
 80046ba:	b2db      	uxtb	r3, r3
 80046bc:	3b01      	subs	r3, #1
 80046be:	1e5a      	subs	r2, r3, #1
 80046c0:	4193      	sbcs	r3, r2
 80046c2:	b2db      	uxtb	r3, r3
 80046c4:	e013      	b.n	80046ee <HAL_TIM_PWM_Start+0x92>
 80046c6:	683b      	ldr	r3, [r7, #0]
 80046c8:	2b10      	cmp	r3, #16
 80046ca:	d108      	bne.n	80046de <HAL_TIM_PWM_Start+0x82>
 80046cc:	687b      	ldr	r3, [r7, #4]
 80046ce:	2242      	movs	r2, #66	; 0x42
 80046d0:	5c9b      	ldrb	r3, [r3, r2]
 80046d2:	b2db      	uxtb	r3, r3
 80046d4:	3b01      	subs	r3, #1
 80046d6:	1e5a      	subs	r2, r3, #1
 80046d8:	4193      	sbcs	r3, r2
 80046da:	b2db      	uxtb	r3, r3
 80046dc:	e007      	b.n	80046ee <HAL_TIM_PWM_Start+0x92>
 80046de:	687b      	ldr	r3, [r7, #4]
 80046e0:	2243      	movs	r2, #67	; 0x43
 80046e2:	5c9b      	ldrb	r3, [r3, r2]
 80046e4:	b2db      	uxtb	r3, r3
 80046e6:	3b01      	subs	r3, #1
 80046e8:	1e5a      	subs	r2, r3, #1
 80046ea:	4193      	sbcs	r3, r2
 80046ec:	b2db      	uxtb	r3, r3
 80046ee:	2b00      	cmp	r3, #0
 80046f0:	d001      	beq.n	80046f6 <HAL_TIM_PWM_Start+0x9a>
  {
    return HAL_ERROR;
 80046f2:	2301      	movs	r3, #1
 80046f4:	e090      	b.n	8004818 <HAL_TIM_PWM_Start+0x1bc>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80046f6:	683b      	ldr	r3, [r7, #0]
 80046f8:	2b00      	cmp	r3, #0
 80046fa:	d104      	bne.n	8004706 <HAL_TIM_PWM_Start+0xaa>
 80046fc:	687b      	ldr	r3, [r7, #4]
 80046fe:	223e      	movs	r2, #62	; 0x3e
 8004700:	2102      	movs	r1, #2
 8004702:	5499      	strb	r1, [r3, r2]
 8004704:	e023      	b.n	800474e <HAL_TIM_PWM_Start+0xf2>
 8004706:	683b      	ldr	r3, [r7, #0]
 8004708:	2b04      	cmp	r3, #4
 800470a:	d104      	bne.n	8004716 <HAL_TIM_PWM_Start+0xba>
 800470c:	687b      	ldr	r3, [r7, #4]
 800470e:	223f      	movs	r2, #63	; 0x3f
 8004710:	2102      	movs	r1, #2
 8004712:	5499      	strb	r1, [r3, r2]
 8004714:	e01b      	b.n	800474e <HAL_TIM_PWM_Start+0xf2>
 8004716:	683b      	ldr	r3, [r7, #0]
 8004718:	2b08      	cmp	r3, #8
 800471a:	d104      	bne.n	8004726 <HAL_TIM_PWM_Start+0xca>
 800471c:	687b      	ldr	r3, [r7, #4]
 800471e:	2240      	movs	r2, #64	; 0x40
 8004720:	2102      	movs	r1, #2
 8004722:	5499      	strb	r1, [r3, r2]
 8004724:	e013      	b.n	800474e <HAL_TIM_PWM_Start+0xf2>
 8004726:	683b      	ldr	r3, [r7, #0]
 8004728:	2b0c      	cmp	r3, #12
 800472a:	d104      	bne.n	8004736 <HAL_TIM_PWM_Start+0xda>
 800472c:	687b      	ldr	r3, [r7, #4]
 800472e:	2241      	movs	r2, #65	; 0x41
 8004730:	2102      	movs	r1, #2
 8004732:	5499      	strb	r1, [r3, r2]
 8004734:	e00b      	b.n	800474e <HAL_TIM_PWM_Start+0xf2>
 8004736:	683b      	ldr	r3, [r7, #0]
 8004738:	2b10      	cmp	r3, #16
 800473a:	d104      	bne.n	8004746 <HAL_TIM_PWM_Start+0xea>
 800473c:	687b      	ldr	r3, [r7, #4]
 800473e:	2242      	movs	r2, #66	; 0x42
 8004740:	2102      	movs	r1, #2
 8004742:	5499      	strb	r1, [r3, r2]
 8004744:	e003      	b.n	800474e <HAL_TIM_PWM_Start+0xf2>
 8004746:	687b      	ldr	r3, [r7, #4]
 8004748:	2243      	movs	r2, #67	; 0x43
 800474a:	2102      	movs	r1, #2
 800474c:	5499      	strb	r1, [r3, r2]

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800474e:	687b      	ldr	r3, [r7, #4]
 8004750:	681b      	ldr	r3, [r3, #0]
 8004752:	6839      	ldr	r1, [r7, #0]
 8004754:	2201      	movs	r2, #1
 8004756:	0018      	movs	r0, r3
 8004758:	f000 fe30 	bl	80053bc <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800475c:	687b      	ldr	r3, [r7, #4]
 800475e:	681b      	ldr	r3, [r3, #0]
 8004760:	4a2f      	ldr	r2, [pc, #188]	; (8004820 <HAL_TIM_PWM_Start+0x1c4>)
 8004762:	4293      	cmp	r3, r2
 8004764:	d00e      	beq.n	8004784 <HAL_TIM_PWM_Start+0x128>
 8004766:	687b      	ldr	r3, [r7, #4]
 8004768:	681b      	ldr	r3, [r3, #0]
 800476a:	4a2e      	ldr	r2, [pc, #184]	; (8004824 <HAL_TIM_PWM_Start+0x1c8>)
 800476c:	4293      	cmp	r3, r2
 800476e:	d009      	beq.n	8004784 <HAL_TIM_PWM_Start+0x128>
 8004770:	687b      	ldr	r3, [r7, #4]
 8004772:	681b      	ldr	r3, [r3, #0]
 8004774:	4a2c      	ldr	r2, [pc, #176]	; (8004828 <HAL_TIM_PWM_Start+0x1cc>)
 8004776:	4293      	cmp	r3, r2
 8004778:	d004      	beq.n	8004784 <HAL_TIM_PWM_Start+0x128>
 800477a:	687b      	ldr	r3, [r7, #4]
 800477c:	681b      	ldr	r3, [r3, #0]
 800477e:	4a2b      	ldr	r2, [pc, #172]	; (800482c <HAL_TIM_PWM_Start+0x1d0>)
 8004780:	4293      	cmp	r3, r2
 8004782:	d101      	bne.n	8004788 <HAL_TIM_PWM_Start+0x12c>
 8004784:	2301      	movs	r3, #1
 8004786:	e000      	b.n	800478a <HAL_TIM_PWM_Start+0x12e>
 8004788:	2300      	movs	r3, #0
 800478a:	2b00      	cmp	r3, #0
 800478c:	d008      	beq.n	80047a0 <HAL_TIM_PWM_Start+0x144>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800478e:	687b      	ldr	r3, [r7, #4]
 8004790:	681b      	ldr	r3, [r3, #0]
 8004792:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004794:	687b      	ldr	r3, [r7, #4]
 8004796:	681b      	ldr	r3, [r3, #0]
 8004798:	2180      	movs	r1, #128	; 0x80
 800479a:	0209      	lsls	r1, r1, #8
 800479c:	430a      	orrs	r2, r1
 800479e:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80047a0:	687b      	ldr	r3, [r7, #4]
 80047a2:	681b      	ldr	r3, [r3, #0]
 80047a4:	4a1e      	ldr	r2, [pc, #120]	; (8004820 <HAL_TIM_PWM_Start+0x1c4>)
 80047a6:	4293      	cmp	r3, r2
 80047a8:	d014      	beq.n	80047d4 <HAL_TIM_PWM_Start+0x178>
 80047aa:	687b      	ldr	r3, [r7, #4]
 80047ac:	681a      	ldr	r2, [r3, #0]
 80047ae:	2380      	movs	r3, #128	; 0x80
 80047b0:	05db      	lsls	r3, r3, #23
 80047b2:	429a      	cmp	r2, r3
 80047b4:	d00e      	beq.n	80047d4 <HAL_TIM_PWM_Start+0x178>
 80047b6:	687b      	ldr	r3, [r7, #4]
 80047b8:	681b      	ldr	r3, [r3, #0]
 80047ba:	4a1d      	ldr	r2, [pc, #116]	; (8004830 <HAL_TIM_PWM_Start+0x1d4>)
 80047bc:	4293      	cmp	r3, r2
 80047be:	d009      	beq.n	80047d4 <HAL_TIM_PWM_Start+0x178>
 80047c0:	687b      	ldr	r3, [r7, #4]
 80047c2:	681b      	ldr	r3, [r3, #0]
 80047c4:	4a1b      	ldr	r2, [pc, #108]	; (8004834 <HAL_TIM_PWM_Start+0x1d8>)
 80047c6:	4293      	cmp	r3, r2
 80047c8:	d004      	beq.n	80047d4 <HAL_TIM_PWM_Start+0x178>
 80047ca:	687b      	ldr	r3, [r7, #4]
 80047cc:	681b      	ldr	r3, [r3, #0]
 80047ce:	4a15      	ldr	r2, [pc, #84]	; (8004824 <HAL_TIM_PWM_Start+0x1c8>)
 80047d0:	4293      	cmp	r3, r2
 80047d2:	d116      	bne.n	8004802 <HAL_TIM_PWM_Start+0x1a6>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80047d4:	687b      	ldr	r3, [r7, #4]
 80047d6:	681b      	ldr	r3, [r3, #0]
 80047d8:	689b      	ldr	r3, [r3, #8]
 80047da:	4a17      	ldr	r2, [pc, #92]	; (8004838 <HAL_TIM_PWM_Start+0x1dc>)
 80047dc:	4013      	ands	r3, r2
 80047de:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80047e0:	68fb      	ldr	r3, [r7, #12]
 80047e2:	2b06      	cmp	r3, #6
 80047e4:	d016      	beq.n	8004814 <HAL_TIM_PWM_Start+0x1b8>
 80047e6:	68fa      	ldr	r2, [r7, #12]
 80047e8:	2380      	movs	r3, #128	; 0x80
 80047ea:	025b      	lsls	r3, r3, #9
 80047ec:	429a      	cmp	r2, r3
 80047ee:	d011      	beq.n	8004814 <HAL_TIM_PWM_Start+0x1b8>
    {
      __HAL_TIM_ENABLE(htim);
 80047f0:	687b      	ldr	r3, [r7, #4]
 80047f2:	681b      	ldr	r3, [r3, #0]
 80047f4:	681a      	ldr	r2, [r3, #0]
 80047f6:	687b      	ldr	r3, [r7, #4]
 80047f8:	681b      	ldr	r3, [r3, #0]
 80047fa:	2101      	movs	r1, #1
 80047fc:	430a      	orrs	r2, r1
 80047fe:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004800:	e008      	b.n	8004814 <HAL_TIM_PWM_Start+0x1b8>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004802:	687b      	ldr	r3, [r7, #4]
 8004804:	681b      	ldr	r3, [r3, #0]
 8004806:	681a      	ldr	r2, [r3, #0]
 8004808:	687b      	ldr	r3, [r7, #4]
 800480a:	681b      	ldr	r3, [r3, #0]
 800480c:	2101      	movs	r1, #1
 800480e:	430a      	orrs	r2, r1
 8004810:	601a      	str	r2, [r3, #0]
 8004812:	e000      	b.n	8004816 <HAL_TIM_PWM_Start+0x1ba>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004814:	46c0      	nop			; (mov r8, r8)
  }

  /* Return function status */
  return HAL_OK;
 8004816:	2300      	movs	r3, #0
}
 8004818:	0018      	movs	r0, r3
 800481a:	46bd      	mov	sp, r7
 800481c:	b004      	add	sp, #16
 800481e:	bd80      	pop	{r7, pc}
 8004820:	40012c00 	.word	0x40012c00
 8004824:	40014000 	.word	0x40014000
 8004828:	40014400 	.word	0x40014400
 800482c:	40014800 	.word	0x40014800
 8004830:	40000400 	.word	0x40000400
 8004834:	40000800 	.word	0x40000800
 8004838:	00010007 	.word	0x00010007

0800483c <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800483c:	b580      	push	{r7, lr}
 800483e:	b086      	sub	sp, #24
 8004840:	af00      	add	r7, sp, #0
 8004842:	60f8      	str	r0, [r7, #12]
 8004844:	60b9      	str	r1, [r7, #8]
 8004846:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004848:	2317      	movs	r3, #23
 800484a:	18fb      	adds	r3, r7, r3
 800484c:	2200      	movs	r2, #0
 800484e:	701a      	strb	r2, [r3, #0]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8004850:	68fb      	ldr	r3, [r7, #12]
 8004852:	223c      	movs	r2, #60	; 0x3c
 8004854:	5c9b      	ldrb	r3, [r3, r2]
 8004856:	2b01      	cmp	r3, #1
 8004858:	d101      	bne.n	800485e <HAL_TIM_PWM_ConfigChannel+0x22>
 800485a:	2302      	movs	r3, #2
 800485c:	e0e5      	b.n	8004a2a <HAL_TIM_PWM_ConfigChannel+0x1ee>
 800485e:	68fb      	ldr	r3, [r7, #12]
 8004860:	223c      	movs	r2, #60	; 0x3c
 8004862:	2101      	movs	r1, #1
 8004864:	5499      	strb	r1, [r3, r2]

  switch (Channel)
 8004866:	687b      	ldr	r3, [r7, #4]
 8004868:	2b14      	cmp	r3, #20
 800486a:	d900      	bls.n	800486e <HAL_TIM_PWM_ConfigChannel+0x32>
 800486c:	e0d1      	b.n	8004a12 <HAL_TIM_PWM_ConfigChannel+0x1d6>
 800486e:	687b      	ldr	r3, [r7, #4]
 8004870:	009a      	lsls	r2, r3, #2
 8004872:	4b70      	ldr	r3, [pc, #448]	; (8004a34 <HAL_TIM_PWM_ConfigChannel+0x1f8>)
 8004874:	18d3      	adds	r3, r2, r3
 8004876:	681b      	ldr	r3, [r3, #0]
 8004878:	469f      	mov	pc, r3
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800487a:	68fb      	ldr	r3, [r7, #12]
 800487c:	681b      	ldr	r3, [r3, #0]
 800487e:	68ba      	ldr	r2, [r7, #8]
 8004880:	0011      	movs	r1, r2
 8004882:	0018      	movs	r0, r3
 8004884:	f000 fa3a 	bl	8004cfc <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8004888:	68fb      	ldr	r3, [r7, #12]
 800488a:	681b      	ldr	r3, [r3, #0]
 800488c:	699a      	ldr	r2, [r3, #24]
 800488e:	68fb      	ldr	r3, [r7, #12]
 8004890:	681b      	ldr	r3, [r3, #0]
 8004892:	2108      	movs	r1, #8
 8004894:	430a      	orrs	r2, r1
 8004896:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8004898:	68fb      	ldr	r3, [r7, #12]
 800489a:	681b      	ldr	r3, [r3, #0]
 800489c:	699a      	ldr	r2, [r3, #24]
 800489e:	68fb      	ldr	r3, [r7, #12]
 80048a0:	681b      	ldr	r3, [r3, #0]
 80048a2:	2104      	movs	r1, #4
 80048a4:	438a      	bics	r2, r1
 80048a6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80048a8:	68fb      	ldr	r3, [r7, #12]
 80048aa:	681b      	ldr	r3, [r3, #0]
 80048ac:	6999      	ldr	r1, [r3, #24]
 80048ae:	68bb      	ldr	r3, [r7, #8]
 80048b0:	691a      	ldr	r2, [r3, #16]
 80048b2:	68fb      	ldr	r3, [r7, #12]
 80048b4:	681b      	ldr	r3, [r3, #0]
 80048b6:	430a      	orrs	r2, r1
 80048b8:	619a      	str	r2, [r3, #24]
      break;
 80048ba:	e0af      	b.n	8004a1c <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80048bc:	68fb      	ldr	r3, [r7, #12]
 80048be:	681b      	ldr	r3, [r3, #0]
 80048c0:	68ba      	ldr	r2, [r7, #8]
 80048c2:	0011      	movs	r1, r2
 80048c4:	0018      	movs	r0, r3
 80048c6:	f000 faa3 	bl	8004e10 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80048ca:	68fb      	ldr	r3, [r7, #12]
 80048cc:	681b      	ldr	r3, [r3, #0]
 80048ce:	699a      	ldr	r2, [r3, #24]
 80048d0:	68fb      	ldr	r3, [r7, #12]
 80048d2:	681b      	ldr	r3, [r3, #0]
 80048d4:	2180      	movs	r1, #128	; 0x80
 80048d6:	0109      	lsls	r1, r1, #4
 80048d8:	430a      	orrs	r2, r1
 80048da:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80048dc:	68fb      	ldr	r3, [r7, #12]
 80048de:	681b      	ldr	r3, [r3, #0]
 80048e0:	699a      	ldr	r2, [r3, #24]
 80048e2:	68fb      	ldr	r3, [r7, #12]
 80048e4:	681b      	ldr	r3, [r3, #0]
 80048e6:	4954      	ldr	r1, [pc, #336]	; (8004a38 <HAL_TIM_PWM_ConfigChannel+0x1fc>)
 80048e8:	400a      	ands	r2, r1
 80048ea:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80048ec:	68fb      	ldr	r3, [r7, #12]
 80048ee:	681b      	ldr	r3, [r3, #0]
 80048f0:	6999      	ldr	r1, [r3, #24]
 80048f2:	68bb      	ldr	r3, [r7, #8]
 80048f4:	691b      	ldr	r3, [r3, #16]
 80048f6:	021a      	lsls	r2, r3, #8
 80048f8:	68fb      	ldr	r3, [r7, #12]
 80048fa:	681b      	ldr	r3, [r3, #0]
 80048fc:	430a      	orrs	r2, r1
 80048fe:	619a      	str	r2, [r3, #24]
      break;
 8004900:	e08c      	b.n	8004a1c <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8004902:	68fb      	ldr	r3, [r7, #12]
 8004904:	681b      	ldr	r3, [r3, #0]
 8004906:	68ba      	ldr	r2, [r7, #8]
 8004908:	0011      	movs	r1, r2
 800490a:	0018      	movs	r0, r3
 800490c:	f000 fb04 	bl	8004f18 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8004910:	68fb      	ldr	r3, [r7, #12]
 8004912:	681b      	ldr	r3, [r3, #0]
 8004914:	69da      	ldr	r2, [r3, #28]
 8004916:	68fb      	ldr	r3, [r7, #12]
 8004918:	681b      	ldr	r3, [r3, #0]
 800491a:	2108      	movs	r1, #8
 800491c:	430a      	orrs	r2, r1
 800491e:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8004920:	68fb      	ldr	r3, [r7, #12]
 8004922:	681b      	ldr	r3, [r3, #0]
 8004924:	69da      	ldr	r2, [r3, #28]
 8004926:	68fb      	ldr	r3, [r7, #12]
 8004928:	681b      	ldr	r3, [r3, #0]
 800492a:	2104      	movs	r1, #4
 800492c:	438a      	bics	r2, r1
 800492e:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8004930:	68fb      	ldr	r3, [r7, #12]
 8004932:	681b      	ldr	r3, [r3, #0]
 8004934:	69d9      	ldr	r1, [r3, #28]
 8004936:	68bb      	ldr	r3, [r7, #8]
 8004938:	691a      	ldr	r2, [r3, #16]
 800493a:	68fb      	ldr	r3, [r7, #12]
 800493c:	681b      	ldr	r3, [r3, #0]
 800493e:	430a      	orrs	r2, r1
 8004940:	61da      	str	r2, [r3, #28]
      break;
 8004942:	e06b      	b.n	8004a1c <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8004944:	68fb      	ldr	r3, [r7, #12]
 8004946:	681b      	ldr	r3, [r3, #0]
 8004948:	68ba      	ldr	r2, [r7, #8]
 800494a:	0011      	movs	r1, r2
 800494c:	0018      	movs	r0, r3
 800494e:	f000 fb6b 	bl	8005028 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8004952:	68fb      	ldr	r3, [r7, #12]
 8004954:	681b      	ldr	r3, [r3, #0]
 8004956:	69da      	ldr	r2, [r3, #28]
 8004958:	68fb      	ldr	r3, [r7, #12]
 800495a:	681b      	ldr	r3, [r3, #0]
 800495c:	2180      	movs	r1, #128	; 0x80
 800495e:	0109      	lsls	r1, r1, #4
 8004960:	430a      	orrs	r2, r1
 8004962:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8004964:	68fb      	ldr	r3, [r7, #12]
 8004966:	681b      	ldr	r3, [r3, #0]
 8004968:	69da      	ldr	r2, [r3, #28]
 800496a:	68fb      	ldr	r3, [r7, #12]
 800496c:	681b      	ldr	r3, [r3, #0]
 800496e:	4932      	ldr	r1, [pc, #200]	; (8004a38 <HAL_TIM_PWM_ConfigChannel+0x1fc>)
 8004970:	400a      	ands	r2, r1
 8004972:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8004974:	68fb      	ldr	r3, [r7, #12]
 8004976:	681b      	ldr	r3, [r3, #0]
 8004978:	69d9      	ldr	r1, [r3, #28]
 800497a:	68bb      	ldr	r3, [r7, #8]
 800497c:	691b      	ldr	r3, [r3, #16]
 800497e:	021a      	lsls	r2, r3, #8
 8004980:	68fb      	ldr	r3, [r7, #12]
 8004982:	681b      	ldr	r3, [r3, #0]
 8004984:	430a      	orrs	r2, r1
 8004986:	61da      	str	r2, [r3, #28]
      break;
 8004988:	e048      	b.n	8004a1c <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 800498a:	68fb      	ldr	r3, [r7, #12]
 800498c:	681b      	ldr	r3, [r3, #0]
 800498e:	68ba      	ldr	r2, [r7, #8]
 8004990:	0011      	movs	r1, r2
 8004992:	0018      	movs	r0, r3
 8004994:	f000 fbb2 	bl	80050fc <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8004998:	68fb      	ldr	r3, [r7, #12]
 800499a:	681b      	ldr	r3, [r3, #0]
 800499c:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800499e:	68fb      	ldr	r3, [r7, #12]
 80049a0:	681b      	ldr	r3, [r3, #0]
 80049a2:	2108      	movs	r1, #8
 80049a4:	430a      	orrs	r2, r1
 80049a6:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 80049a8:	68fb      	ldr	r3, [r7, #12]
 80049aa:	681b      	ldr	r3, [r3, #0]
 80049ac:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80049ae:	68fb      	ldr	r3, [r7, #12]
 80049b0:	681b      	ldr	r3, [r3, #0]
 80049b2:	2104      	movs	r1, #4
 80049b4:	438a      	bics	r2, r1
 80049b6:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 80049b8:	68fb      	ldr	r3, [r7, #12]
 80049ba:	681b      	ldr	r3, [r3, #0]
 80049bc:	6d59      	ldr	r1, [r3, #84]	; 0x54
 80049be:	68bb      	ldr	r3, [r7, #8]
 80049c0:	691a      	ldr	r2, [r3, #16]
 80049c2:	68fb      	ldr	r3, [r7, #12]
 80049c4:	681b      	ldr	r3, [r3, #0]
 80049c6:	430a      	orrs	r2, r1
 80049c8:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 80049ca:	e027      	b.n	8004a1c <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 80049cc:	68fb      	ldr	r3, [r7, #12]
 80049ce:	681b      	ldr	r3, [r3, #0]
 80049d0:	68ba      	ldr	r2, [r7, #8]
 80049d2:	0011      	movs	r1, r2
 80049d4:	0018      	movs	r0, r3
 80049d6:	f000 fbf1 	bl	80051bc <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 80049da:	68fb      	ldr	r3, [r7, #12]
 80049dc:	681b      	ldr	r3, [r3, #0]
 80049de:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80049e0:	68fb      	ldr	r3, [r7, #12]
 80049e2:	681b      	ldr	r3, [r3, #0]
 80049e4:	2180      	movs	r1, #128	; 0x80
 80049e6:	0109      	lsls	r1, r1, #4
 80049e8:	430a      	orrs	r2, r1
 80049ea:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 80049ec:	68fb      	ldr	r3, [r7, #12]
 80049ee:	681b      	ldr	r3, [r3, #0]
 80049f0:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80049f2:	68fb      	ldr	r3, [r7, #12]
 80049f4:	681b      	ldr	r3, [r3, #0]
 80049f6:	4910      	ldr	r1, [pc, #64]	; (8004a38 <HAL_TIM_PWM_ConfigChannel+0x1fc>)
 80049f8:	400a      	ands	r2, r1
 80049fa:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 80049fc:	68fb      	ldr	r3, [r7, #12]
 80049fe:	681b      	ldr	r3, [r3, #0]
 8004a00:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8004a02:	68bb      	ldr	r3, [r7, #8]
 8004a04:	691b      	ldr	r3, [r3, #16]
 8004a06:	021a      	lsls	r2, r3, #8
 8004a08:	68fb      	ldr	r3, [r7, #12]
 8004a0a:	681b      	ldr	r3, [r3, #0]
 8004a0c:	430a      	orrs	r2, r1
 8004a0e:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 8004a10:	e004      	b.n	8004a1c <HAL_TIM_PWM_ConfigChannel+0x1e0>
    }

    default:
      status = HAL_ERROR;
 8004a12:	2317      	movs	r3, #23
 8004a14:	18fb      	adds	r3, r7, r3
 8004a16:	2201      	movs	r2, #1
 8004a18:	701a      	strb	r2, [r3, #0]
      break;
 8004a1a:	46c0      	nop			; (mov r8, r8)
  }

  __HAL_UNLOCK(htim);
 8004a1c:	68fb      	ldr	r3, [r7, #12]
 8004a1e:	223c      	movs	r2, #60	; 0x3c
 8004a20:	2100      	movs	r1, #0
 8004a22:	5499      	strb	r1, [r3, r2]

  return status;
 8004a24:	2317      	movs	r3, #23
 8004a26:	18fb      	adds	r3, r7, r3
 8004a28:	781b      	ldrb	r3, [r3, #0]
}
 8004a2a:	0018      	movs	r0, r3
 8004a2c:	46bd      	mov	sp, r7
 8004a2e:	b006      	add	sp, #24
 8004a30:	bd80      	pop	{r7, pc}
 8004a32:	46c0      	nop			; (mov r8, r8)
 8004a34:	08006330 	.word	0x08006330
 8004a38:	fffffbff 	.word	0xfffffbff

08004a3c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8004a3c:	b580      	push	{r7, lr}
 8004a3e:	b084      	sub	sp, #16
 8004a40:	af00      	add	r7, sp, #0
 8004a42:	6078      	str	r0, [r7, #4]
 8004a44:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004a46:	230f      	movs	r3, #15
 8004a48:	18fb      	adds	r3, r7, r3
 8004a4a:	2200      	movs	r2, #0
 8004a4c:	701a      	strb	r2, [r3, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8004a4e:	687b      	ldr	r3, [r7, #4]
 8004a50:	223c      	movs	r2, #60	; 0x3c
 8004a52:	5c9b      	ldrb	r3, [r3, r2]
 8004a54:	2b01      	cmp	r3, #1
 8004a56:	d101      	bne.n	8004a5c <HAL_TIM_ConfigClockSource+0x20>
 8004a58:	2302      	movs	r3, #2
 8004a5a:	e0bc      	b.n	8004bd6 <HAL_TIM_ConfigClockSource+0x19a>
 8004a5c:	687b      	ldr	r3, [r7, #4]
 8004a5e:	223c      	movs	r2, #60	; 0x3c
 8004a60:	2101      	movs	r1, #1
 8004a62:	5499      	strb	r1, [r3, r2]

  htim->State = HAL_TIM_STATE_BUSY;
 8004a64:	687b      	ldr	r3, [r7, #4]
 8004a66:	223d      	movs	r2, #61	; 0x3d
 8004a68:	2102      	movs	r1, #2
 8004a6a:	5499      	strb	r1, [r3, r2]

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8004a6c:	687b      	ldr	r3, [r7, #4]
 8004a6e:	681b      	ldr	r3, [r3, #0]
 8004a70:	689b      	ldr	r3, [r3, #8]
 8004a72:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8004a74:	68bb      	ldr	r3, [r7, #8]
 8004a76:	4a5a      	ldr	r2, [pc, #360]	; (8004be0 <HAL_TIM_ConfigClockSource+0x1a4>)
 8004a78:	4013      	ands	r3, r2
 8004a7a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004a7c:	68bb      	ldr	r3, [r7, #8]
 8004a7e:	4a59      	ldr	r2, [pc, #356]	; (8004be4 <HAL_TIM_ConfigClockSource+0x1a8>)
 8004a80:	4013      	ands	r3, r2
 8004a82:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8004a84:	687b      	ldr	r3, [r7, #4]
 8004a86:	681b      	ldr	r3, [r3, #0]
 8004a88:	68ba      	ldr	r2, [r7, #8]
 8004a8a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8004a8c:	683b      	ldr	r3, [r7, #0]
 8004a8e:	681b      	ldr	r3, [r3, #0]
 8004a90:	2280      	movs	r2, #128	; 0x80
 8004a92:	0192      	lsls	r2, r2, #6
 8004a94:	4293      	cmp	r3, r2
 8004a96:	d040      	beq.n	8004b1a <HAL_TIM_ConfigClockSource+0xde>
 8004a98:	2280      	movs	r2, #128	; 0x80
 8004a9a:	0192      	lsls	r2, r2, #6
 8004a9c:	4293      	cmp	r3, r2
 8004a9e:	d900      	bls.n	8004aa2 <HAL_TIM_ConfigClockSource+0x66>
 8004aa0:	e088      	b.n	8004bb4 <HAL_TIM_ConfigClockSource+0x178>
 8004aa2:	2280      	movs	r2, #128	; 0x80
 8004aa4:	0152      	lsls	r2, r2, #5
 8004aa6:	4293      	cmp	r3, r2
 8004aa8:	d100      	bne.n	8004aac <HAL_TIM_ConfigClockSource+0x70>
 8004aaa:	e088      	b.n	8004bbe <HAL_TIM_ConfigClockSource+0x182>
 8004aac:	2280      	movs	r2, #128	; 0x80
 8004aae:	0152      	lsls	r2, r2, #5
 8004ab0:	4293      	cmp	r3, r2
 8004ab2:	d900      	bls.n	8004ab6 <HAL_TIM_ConfigClockSource+0x7a>
 8004ab4:	e07e      	b.n	8004bb4 <HAL_TIM_ConfigClockSource+0x178>
 8004ab6:	2b70      	cmp	r3, #112	; 0x70
 8004ab8:	d018      	beq.n	8004aec <HAL_TIM_ConfigClockSource+0xb0>
 8004aba:	d900      	bls.n	8004abe <HAL_TIM_ConfigClockSource+0x82>
 8004abc:	e07a      	b.n	8004bb4 <HAL_TIM_ConfigClockSource+0x178>
 8004abe:	2b60      	cmp	r3, #96	; 0x60
 8004ac0:	d04f      	beq.n	8004b62 <HAL_TIM_ConfigClockSource+0x126>
 8004ac2:	d900      	bls.n	8004ac6 <HAL_TIM_ConfigClockSource+0x8a>
 8004ac4:	e076      	b.n	8004bb4 <HAL_TIM_ConfigClockSource+0x178>
 8004ac6:	2b50      	cmp	r3, #80	; 0x50
 8004ac8:	d03b      	beq.n	8004b42 <HAL_TIM_ConfigClockSource+0x106>
 8004aca:	d900      	bls.n	8004ace <HAL_TIM_ConfigClockSource+0x92>
 8004acc:	e072      	b.n	8004bb4 <HAL_TIM_ConfigClockSource+0x178>
 8004ace:	2b40      	cmp	r3, #64	; 0x40
 8004ad0:	d057      	beq.n	8004b82 <HAL_TIM_ConfigClockSource+0x146>
 8004ad2:	d900      	bls.n	8004ad6 <HAL_TIM_ConfigClockSource+0x9a>
 8004ad4:	e06e      	b.n	8004bb4 <HAL_TIM_ConfigClockSource+0x178>
 8004ad6:	2b30      	cmp	r3, #48	; 0x30
 8004ad8:	d063      	beq.n	8004ba2 <HAL_TIM_ConfigClockSource+0x166>
 8004ada:	d86b      	bhi.n	8004bb4 <HAL_TIM_ConfigClockSource+0x178>
 8004adc:	2b20      	cmp	r3, #32
 8004ade:	d060      	beq.n	8004ba2 <HAL_TIM_ConfigClockSource+0x166>
 8004ae0:	d868      	bhi.n	8004bb4 <HAL_TIM_ConfigClockSource+0x178>
 8004ae2:	2b00      	cmp	r3, #0
 8004ae4:	d05d      	beq.n	8004ba2 <HAL_TIM_ConfigClockSource+0x166>
 8004ae6:	2b10      	cmp	r3, #16
 8004ae8:	d05b      	beq.n	8004ba2 <HAL_TIM_ConfigClockSource+0x166>
 8004aea:	e063      	b.n	8004bb4 <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004aec:	687b      	ldr	r3, [r7, #4]
 8004aee:	6818      	ldr	r0, [r3, #0]
 8004af0:	683b      	ldr	r3, [r7, #0]
 8004af2:	6899      	ldr	r1, [r3, #8]
 8004af4:	683b      	ldr	r3, [r7, #0]
 8004af6:	685a      	ldr	r2, [r3, #4]
 8004af8:	683b      	ldr	r3, [r7, #0]
 8004afa:	68db      	ldr	r3, [r3, #12]
 8004afc:	f000 fc3e 	bl	800537c <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8004b00:	687b      	ldr	r3, [r7, #4]
 8004b02:	681b      	ldr	r3, [r3, #0]
 8004b04:	689b      	ldr	r3, [r3, #8]
 8004b06:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8004b08:	68bb      	ldr	r3, [r7, #8]
 8004b0a:	2277      	movs	r2, #119	; 0x77
 8004b0c:	4313      	orrs	r3, r2
 8004b0e:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8004b10:	687b      	ldr	r3, [r7, #4]
 8004b12:	681b      	ldr	r3, [r3, #0]
 8004b14:	68ba      	ldr	r2, [r7, #8]
 8004b16:	609a      	str	r2, [r3, #8]
      break;
 8004b18:	e052      	b.n	8004bc0 <HAL_TIM_ConfigClockSource+0x184>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004b1a:	687b      	ldr	r3, [r7, #4]
 8004b1c:	6818      	ldr	r0, [r3, #0]
 8004b1e:	683b      	ldr	r3, [r7, #0]
 8004b20:	6899      	ldr	r1, [r3, #8]
 8004b22:	683b      	ldr	r3, [r7, #0]
 8004b24:	685a      	ldr	r2, [r3, #4]
 8004b26:	683b      	ldr	r3, [r7, #0]
 8004b28:	68db      	ldr	r3, [r3, #12]
 8004b2a:	f000 fc27 	bl	800537c <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8004b2e:	687b      	ldr	r3, [r7, #4]
 8004b30:	681b      	ldr	r3, [r3, #0]
 8004b32:	689a      	ldr	r2, [r3, #8]
 8004b34:	687b      	ldr	r3, [r7, #4]
 8004b36:	681b      	ldr	r3, [r3, #0]
 8004b38:	2180      	movs	r1, #128	; 0x80
 8004b3a:	01c9      	lsls	r1, r1, #7
 8004b3c:	430a      	orrs	r2, r1
 8004b3e:	609a      	str	r2, [r3, #8]
      break;
 8004b40:	e03e      	b.n	8004bc0 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004b42:	687b      	ldr	r3, [r7, #4]
 8004b44:	6818      	ldr	r0, [r3, #0]
 8004b46:	683b      	ldr	r3, [r7, #0]
 8004b48:	6859      	ldr	r1, [r3, #4]
 8004b4a:	683b      	ldr	r3, [r7, #0]
 8004b4c:	68db      	ldr	r3, [r3, #12]
 8004b4e:	001a      	movs	r2, r3
 8004b50:	f000 fb98 	bl	8005284 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8004b54:	687b      	ldr	r3, [r7, #4]
 8004b56:	681b      	ldr	r3, [r3, #0]
 8004b58:	2150      	movs	r1, #80	; 0x50
 8004b5a:	0018      	movs	r0, r3
 8004b5c:	f000 fbf2 	bl	8005344 <TIM_ITRx_SetConfig>
      break;
 8004b60:	e02e      	b.n	8004bc0 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8004b62:	687b      	ldr	r3, [r7, #4]
 8004b64:	6818      	ldr	r0, [r3, #0]
 8004b66:	683b      	ldr	r3, [r7, #0]
 8004b68:	6859      	ldr	r1, [r3, #4]
 8004b6a:	683b      	ldr	r3, [r7, #0]
 8004b6c:	68db      	ldr	r3, [r3, #12]
 8004b6e:	001a      	movs	r2, r3
 8004b70:	f000 fbb6 	bl	80052e0 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8004b74:	687b      	ldr	r3, [r7, #4]
 8004b76:	681b      	ldr	r3, [r3, #0]
 8004b78:	2160      	movs	r1, #96	; 0x60
 8004b7a:	0018      	movs	r0, r3
 8004b7c:	f000 fbe2 	bl	8005344 <TIM_ITRx_SetConfig>
      break;
 8004b80:	e01e      	b.n	8004bc0 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004b82:	687b      	ldr	r3, [r7, #4]
 8004b84:	6818      	ldr	r0, [r3, #0]
 8004b86:	683b      	ldr	r3, [r7, #0]
 8004b88:	6859      	ldr	r1, [r3, #4]
 8004b8a:	683b      	ldr	r3, [r7, #0]
 8004b8c:	68db      	ldr	r3, [r3, #12]
 8004b8e:	001a      	movs	r2, r3
 8004b90:	f000 fb78 	bl	8005284 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8004b94:	687b      	ldr	r3, [r7, #4]
 8004b96:	681b      	ldr	r3, [r3, #0]
 8004b98:	2140      	movs	r1, #64	; 0x40
 8004b9a:	0018      	movs	r0, r3
 8004b9c:	f000 fbd2 	bl	8005344 <TIM_ITRx_SetConfig>
      break;
 8004ba0:	e00e      	b.n	8004bc0 <HAL_TIM_ConfigClockSource+0x184>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8004ba2:	687b      	ldr	r3, [r7, #4]
 8004ba4:	681a      	ldr	r2, [r3, #0]
 8004ba6:	683b      	ldr	r3, [r7, #0]
 8004ba8:	681b      	ldr	r3, [r3, #0]
 8004baa:	0019      	movs	r1, r3
 8004bac:	0010      	movs	r0, r2
 8004bae:	f000 fbc9 	bl	8005344 <TIM_ITRx_SetConfig>
      break;
 8004bb2:	e005      	b.n	8004bc0 <HAL_TIM_ConfigClockSource+0x184>
    }

    default:
      status = HAL_ERROR;
 8004bb4:	230f      	movs	r3, #15
 8004bb6:	18fb      	adds	r3, r7, r3
 8004bb8:	2201      	movs	r2, #1
 8004bba:	701a      	strb	r2, [r3, #0]
      break;
 8004bbc:	e000      	b.n	8004bc0 <HAL_TIM_ConfigClockSource+0x184>
      break;
 8004bbe:	46c0      	nop			; (mov r8, r8)
  }
  htim->State = HAL_TIM_STATE_READY;
 8004bc0:	687b      	ldr	r3, [r7, #4]
 8004bc2:	223d      	movs	r2, #61	; 0x3d
 8004bc4:	2101      	movs	r1, #1
 8004bc6:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 8004bc8:	687b      	ldr	r3, [r7, #4]
 8004bca:	223c      	movs	r2, #60	; 0x3c
 8004bcc:	2100      	movs	r1, #0
 8004bce:	5499      	strb	r1, [r3, r2]

  return status;
 8004bd0:	230f      	movs	r3, #15
 8004bd2:	18fb      	adds	r3, r7, r3
 8004bd4:	781b      	ldrb	r3, [r3, #0]
}
 8004bd6:	0018      	movs	r0, r3
 8004bd8:	46bd      	mov	sp, r7
 8004bda:	b004      	add	sp, #16
 8004bdc:	bd80      	pop	{r7, pc}
 8004bde:	46c0      	nop			; (mov r8, r8)
 8004be0:	ffceff88 	.word	0xffceff88
 8004be4:	ffff00ff 	.word	0xffff00ff

08004be8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8004be8:	b580      	push	{r7, lr}
 8004bea:	b084      	sub	sp, #16
 8004bec:	af00      	add	r7, sp, #0
 8004bee:	6078      	str	r0, [r7, #4]
 8004bf0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004bf2:	687b      	ldr	r3, [r7, #4]
 8004bf4:	681b      	ldr	r3, [r3, #0]
 8004bf6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004bf8:	687b      	ldr	r3, [r7, #4]
 8004bfa:	4a38      	ldr	r2, [pc, #224]	; (8004cdc <TIM_Base_SetConfig+0xf4>)
 8004bfc:	4293      	cmp	r3, r2
 8004bfe:	d00c      	beq.n	8004c1a <TIM_Base_SetConfig+0x32>
 8004c00:	687a      	ldr	r2, [r7, #4]
 8004c02:	2380      	movs	r3, #128	; 0x80
 8004c04:	05db      	lsls	r3, r3, #23
 8004c06:	429a      	cmp	r2, r3
 8004c08:	d007      	beq.n	8004c1a <TIM_Base_SetConfig+0x32>
 8004c0a:	687b      	ldr	r3, [r7, #4]
 8004c0c:	4a34      	ldr	r2, [pc, #208]	; (8004ce0 <TIM_Base_SetConfig+0xf8>)
 8004c0e:	4293      	cmp	r3, r2
 8004c10:	d003      	beq.n	8004c1a <TIM_Base_SetConfig+0x32>
 8004c12:	687b      	ldr	r3, [r7, #4]
 8004c14:	4a33      	ldr	r2, [pc, #204]	; (8004ce4 <TIM_Base_SetConfig+0xfc>)
 8004c16:	4293      	cmp	r3, r2
 8004c18:	d108      	bne.n	8004c2c <TIM_Base_SetConfig+0x44>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004c1a:	68fb      	ldr	r3, [r7, #12]
 8004c1c:	2270      	movs	r2, #112	; 0x70
 8004c1e:	4393      	bics	r3, r2
 8004c20:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004c22:	683b      	ldr	r3, [r7, #0]
 8004c24:	685b      	ldr	r3, [r3, #4]
 8004c26:	68fa      	ldr	r2, [r7, #12]
 8004c28:	4313      	orrs	r3, r2
 8004c2a:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004c2c:	687b      	ldr	r3, [r7, #4]
 8004c2e:	4a2b      	ldr	r2, [pc, #172]	; (8004cdc <TIM_Base_SetConfig+0xf4>)
 8004c30:	4293      	cmp	r3, r2
 8004c32:	d01c      	beq.n	8004c6e <TIM_Base_SetConfig+0x86>
 8004c34:	687a      	ldr	r2, [r7, #4]
 8004c36:	2380      	movs	r3, #128	; 0x80
 8004c38:	05db      	lsls	r3, r3, #23
 8004c3a:	429a      	cmp	r2, r3
 8004c3c:	d017      	beq.n	8004c6e <TIM_Base_SetConfig+0x86>
 8004c3e:	687b      	ldr	r3, [r7, #4]
 8004c40:	4a27      	ldr	r2, [pc, #156]	; (8004ce0 <TIM_Base_SetConfig+0xf8>)
 8004c42:	4293      	cmp	r3, r2
 8004c44:	d013      	beq.n	8004c6e <TIM_Base_SetConfig+0x86>
 8004c46:	687b      	ldr	r3, [r7, #4]
 8004c48:	4a26      	ldr	r2, [pc, #152]	; (8004ce4 <TIM_Base_SetConfig+0xfc>)
 8004c4a:	4293      	cmp	r3, r2
 8004c4c:	d00f      	beq.n	8004c6e <TIM_Base_SetConfig+0x86>
 8004c4e:	687b      	ldr	r3, [r7, #4]
 8004c50:	4a25      	ldr	r2, [pc, #148]	; (8004ce8 <TIM_Base_SetConfig+0x100>)
 8004c52:	4293      	cmp	r3, r2
 8004c54:	d00b      	beq.n	8004c6e <TIM_Base_SetConfig+0x86>
 8004c56:	687b      	ldr	r3, [r7, #4]
 8004c58:	4a24      	ldr	r2, [pc, #144]	; (8004cec <TIM_Base_SetConfig+0x104>)
 8004c5a:	4293      	cmp	r3, r2
 8004c5c:	d007      	beq.n	8004c6e <TIM_Base_SetConfig+0x86>
 8004c5e:	687b      	ldr	r3, [r7, #4]
 8004c60:	4a23      	ldr	r2, [pc, #140]	; (8004cf0 <TIM_Base_SetConfig+0x108>)
 8004c62:	4293      	cmp	r3, r2
 8004c64:	d003      	beq.n	8004c6e <TIM_Base_SetConfig+0x86>
 8004c66:	687b      	ldr	r3, [r7, #4]
 8004c68:	4a22      	ldr	r2, [pc, #136]	; (8004cf4 <TIM_Base_SetConfig+0x10c>)
 8004c6a:	4293      	cmp	r3, r2
 8004c6c:	d108      	bne.n	8004c80 <TIM_Base_SetConfig+0x98>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004c6e:	68fb      	ldr	r3, [r7, #12]
 8004c70:	4a21      	ldr	r2, [pc, #132]	; (8004cf8 <TIM_Base_SetConfig+0x110>)
 8004c72:	4013      	ands	r3, r2
 8004c74:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004c76:	683b      	ldr	r3, [r7, #0]
 8004c78:	68db      	ldr	r3, [r3, #12]
 8004c7a:	68fa      	ldr	r2, [r7, #12]
 8004c7c:	4313      	orrs	r3, r2
 8004c7e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004c80:	68fb      	ldr	r3, [r7, #12]
 8004c82:	2280      	movs	r2, #128	; 0x80
 8004c84:	4393      	bics	r3, r2
 8004c86:	001a      	movs	r2, r3
 8004c88:	683b      	ldr	r3, [r7, #0]
 8004c8a:	695b      	ldr	r3, [r3, #20]
 8004c8c:	4313      	orrs	r3, r2
 8004c8e:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8004c90:	687b      	ldr	r3, [r7, #4]
 8004c92:	68fa      	ldr	r2, [r7, #12]
 8004c94:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004c96:	683b      	ldr	r3, [r7, #0]
 8004c98:	689a      	ldr	r2, [r3, #8]
 8004c9a:	687b      	ldr	r3, [r7, #4]
 8004c9c:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004c9e:	683b      	ldr	r3, [r7, #0]
 8004ca0:	681a      	ldr	r2, [r3, #0]
 8004ca2:	687b      	ldr	r3, [r7, #4]
 8004ca4:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004ca6:	687b      	ldr	r3, [r7, #4]
 8004ca8:	4a0c      	ldr	r2, [pc, #48]	; (8004cdc <TIM_Base_SetConfig+0xf4>)
 8004caa:	4293      	cmp	r3, r2
 8004cac:	d00b      	beq.n	8004cc6 <TIM_Base_SetConfig+0xde>
 8004cae:	687b      	ldr	r3, [r7, #4]
 8004cb0:	4a0e      	ldr	r2, [pc, #56]	; (8004cec <TIM_Base_SetConfig+0x104>)
 8004cb2:	4293      	cmp	r3, r2
 8004cb4:	d007      	beq.n	8004cc6 <TIM_Base_SetConfig+0xde>
 8004cb6:	687b      	ldr	r3, [r7, #4]
 8004cb8:	4a0d      	ldr	r2, [pc, #52]	; (8004cf0 <TIM_Base_SetConfig+0x108>)
 8004cba:	4293      	cmp	r3, r2
 8004cbc:	d003      	beq.n	8004cc6 <TIM_Base_SetConfig+0xde>
 8004cbe:	687b      	ldr	r3, [r7, #4]
 8004cc0:	4a0c      	ldr	r2, [pc, #48]	; (8004cf4 <TIM_Base_SetConfig+0x10c>)
 8004cc2:	4293      	cmp	r3, r2
 8004cc4:	d103      	bne.n	8004cce <TIM_Base_SetConfig+0xe6>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004cc6:	683b      	ldr	r3, [r7, #0]
 8004cc8:	691a      	ldr	r2, [r3, #16]
 8004cca:	687b      	ldr	r3, [r7, #4]
 8004ccc:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004cce:	687b      	ldr	r3, [r7, #4]
 8004cd0:	2201      	movs	r2, #1
 8004cd2:	615a      	str	r2, [r3, #20]
}
 8004cd4:	46c0      	nop			; (mov r8, r8)
 8004cd6:	46bd      	mov	sp, r7
 8004cd8:	b004      	add	sp, #16
 8004cda:	bd80      	pop	{r7, pc}
 8004cdc:	40012c00 	.word	0x40012c00
 8004ce0:	40000400 	.word	0x40000400
 8004ce4:	40000800 	.word	0x40000800
 8004ce8:	40002000 	.word	0x40002000
 8004cec:	40014000 	.word	0x40014000
 8004cf0:	40014400 	.word	0x40014400
 8004cf4:	40014800 	.word	0x40014800
 8004cf8:	fffffcff 	.word	0xfffffcff

08004cfc <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004cfc:	b580      	push	{r7, lr}
 8004cfe:	b086      	sub	sp, #24
 8004d00:	af00      	add	r7, sp, #0
 8004d02:	6078      	str	r0, [r7, #4]
 8004d04:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004d06:	687b      	ldr	r3, [r7, #4]
 8004d08:	6a1b      	ldr	r3, [r3, #32]
 8004d0a:	2201      	movs	r2, #1
 8004d0c:	4393      	bics	r3, r2
 8004d0e:	001a      	movs	r2, r3
 8004d10:	687b      	ldr	r3, [r7, #4]
 8004d12:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004d14:	687b      	ldr	r3, [r7, #4]
 8004d16:	6a1b      	ldr	r3, [r3, #32]
 8004d18:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004d1a:	687b      	ldr	r3, [r7, #4]
 8004d1c:	685b      	ldr	r3, [r3, #4]
 8004d1e:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004d20:	687b      	ldr	r3, [r7, #4]
 8004d22:	699b      	ldr	r3, [r3, #24]
 8004d24:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8004d26:	68fb      	ldr	r3, [r7, #12]
 8004d28:	4a32      	ldr	r2, [pc, #200]	; (8004df4 <TIM_OC1_SetConfig+0xf8>)
 8004d2a:	4013      	ands	r3, r2
 8004d2c:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8004d2e:	68fb      	ldr	r3, [r7, #12]
 8004d30:	2203      	movs	r2, #3
 8004d32:	4393      	bics	r3, r2
 8004d34:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004d36:	683b      	ldr	r3, [r7, #0]
 8004d38:	681b      	ldr	r3, [r3, #0]
 8004d3a:	68fa      	ldr	r2, [r7, #12]
 8004d3c:	4313      	orrs	r3, r2
 8004d3e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8004d40:	697b      	ldr	r3, [r7, #20]
 8004d42:	2202      	movs	r2, #2
 8004d44:	4393      	bics	r3, r2
 8004d46:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8004d48:	683b      	ldr	r3, [r7, #0]
 8004d4a:	689b      	ldr	r3, [r3, #8]
 8004d4c:	697a      	ldr	r2, [r7, #20]
 8004d4e:	4313      	orrs	r3, r2
 8004d50:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8004d52:	687b      	ldr	r3, [r7, #4]
 8004d54:	4a28      	ldr	r2, [pc, #160]	; (8004df8 <TIM_OC1_SetConfig+0xfc>)
 8004d56:	4293      	cmp	r3, r2
 8004d58:	d00b      	beq.n	8004d72 <TIM_OC1_SetConfig+0x76>
 8004d5a:	687b      	ldr	r3, [r7, #4]
 8004d5c:	4a27      	ldr	r2, [pc, #156]	; (8004dfc <TIM_OC1_SetConfig+0x100>)
 8004d5e:	4293      	cmp	r3, r2
 8004d60:	d007      	beq.n	8004d72 <TIM_OC1_SetConfig+0x76>
 8004d62:	687b      	ldr	r3, [r7, #4]
 8004d64:	4a26      	ldr	r2, [pc, #152]	; (8004e00 <TIM_OC1_SetConfig+0x104>)
 8004d66:	4293      	cmp	r3, r2
 8004d68:	d003      	beq.n	8004d72 <TIM_OC1_SetConfig+0x76>
 8004d6a:	687b      	ldr	r3, [r7, #4]
 8004d6c:	4a25      	ldr	r2, [pc, #148]	; (8004e04 <TIM_OC1_SetConfig+0x108>)
 8004d6e:	4293      	cmp	r3, r2
 8004d70:	d10c      	bne.n	8004d8c <TIM_OC1_SetConfig+0x90>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8004d72:	697b      	ldr	r3, [r7, #20]
 8004d74:	2208      	movs	r2, #8
 8004d76:	4393      	bics	r3, r2
 8004d78:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8004d7a:	683b      	ldr	r3, [r7, #0]
 8004d7c:	68db      	ldr	r3, [r3, #12]
 8004d7e:	697a      	ldr	r2, [r7, #20]
 8004d80:	4313      	orrs	r3, r2
 8004d82:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8004d84:	697b      	ldr	r3, [r7, #20]
 8004d86:	2204      	movs	r2, #4
 8004d88:	4393      	bics	r3, r2
 8004d8a:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004d8c:	687b      	ldr	r3, [r7, #4]
 8004d8e:	4a1a      	ldr	r2, [pc, #104]	; (8004df8 <TIM_OC1_SetConfig+0xfc>)
 8004d90:	4293      	cmp	r3, r2
 8004d92:	d00b      	beq.n	8004dac <TIM_OC1_SetConfig+0xb0>
 8004d94:	687b      	ldr	r3, [r7, #4]
 8004d96:	4a19      	ldr	r2, [pc, #100]	; (8004dfc <TIM_OC1_SetConfig+0x100>)
 8004d98:	4293      	cmp	r3, r2
 8004d9a:	d007      	beq.n	8004dac <TIM_OC1_SetConfig+0xb0>
 8004d9c:	687b      	ldr	r3, [r7, #4]
 8004d9e:	4a18      	ldr	r2, [pc, #96]	; (8004e00 <TIM_OC1_SetConfig+0x104>)
 8004da0:	4293      	cmp	r3, r2
 8004da2:	d003      	beq.n	8004dac <TIM_OC1_SetConfig+0xb0>
 8004da4:	687b      	ldr	r3, [r7, #4]
 8004da6:	4a17      	ldr	r2, [pc, #92]	; (8004e04 <TIM_OC1_SetConfig+0x108>)
 8004da8:	4293      	cmp	r3, r2
 8004daa:	d111      	bne.n	8004dd0 <TIM_OC1_SetConfig+0xd4>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8004dac:	693b      	ldr	r3, [r7, #16]
 8004dae:	4a16      	ldr	r2, [pc, #88]	; (8004e08 <TIM_OC1_SetConfig+0x10c>)
 8004db0:	4013      	ands	r3, r2
 8004db2:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8004db4:	693b      	ldr	r3, [r7, #16]
 8004db6:	4a15      	ldr	r2, [pc, #84]	; (8004e0c <TIM_OC1_SetConfig+0x110>)
 8004db8:	4013      	ands	r3, r2
 8004dba:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8004dbc:	683b      	ldr	r3, [r7, #0]
 8004dbe:	695b      	ldr	r3, [r3, #20]
 8004dc0:	693a      	ldr	r2, [r7, #16]
 8004dc2:	4313      	orrs	r3, r2
 8004dc4:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8004dc6:	683b      	ldr	r3, [r7, #0]
 8004dc8:	699b      	ldr	r3, [r3, #24]
 8004dca:	693a      	ldr	r2, [r7, #16]
 8004dcc:	4313      	orrs	r3, r2
 8004dce:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004dd0:	687b      	ldr	r3, [r7, #4]
 8004dd2:	693a      	ldr	r2, [r7, #16]
 8004dd4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004dd6:	687b      	ldr	r3, [r7, #4]
 8004dd8:	68fa      	ldr	r2, [r7, #12]
 8004dda:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8004ddc:	683b      	ldr	r3, [r7, #0]
 8004dde:	685a      	ldr	r2, [r3, #4]
 8004de0:	687b      	ldr	r3, [r7, #4]
 8004de2:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004de4:	687b      	ldr	r3, [r7, #4]
 8004de6:	697a      	ldr	r2, [r7, #20]
 8004de8:	621a      	str	r2, [r3, #32]
}
 8004dea:	46c0      	nop			; (mov r8, r8)
 8004dec:	46bd      	mov	sp, r7
 8004dee:	b006      	add	sp, #24
 8004df0:	bd80      	pop	{r7, pc}
 8004df2:	46c0      	nop			; (mov r8, r8)
 8004df4:	fffeff8f 	.word	0xfffeff8f
 8004df8:	40012c00 	.word	0x40012c00
 8004dfc:	40014000 	.word	0x40014000
 8004e00:	40014400 	.word	0x40014400
 8004e04:	40014800 	.word	0x40014800
 8004e08:	fffffeff 	.word	0xfffffeff
 8004e0c:	fffffdff 	.word	0xfffffdff

08004e10 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004e10:	b580      	push	{r7, lr}
 8004e12:	b086      	sub	sp, #24
 8004e14:	af00      	add	r7, sp, #0
 8004e16:	6078      	str	r0, [r7, #4]
 8004e18:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004e1a:	687b      	ldr	r3, [r7, #4]
 8004e1c:	6a1b      	ldr	r3, [r3, #32]
 8004e1e:	2210      	movs	r2, #16
 8004e20:	4393      	bics	r3, r2
 8004e22:	001a      	movs	r2, r3
 8004e24:	687b      	ldr	r3, [r7, #4]
 8004e26:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004e28:	687b      	ldr	r3, [r7, #4]
 8004e2a:	6a1b      	ldr	r3, [r3, #32]
 8004e2c:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004e2e:	687b      	ldr	r3, [r7, #4]
 8004e30:	685b      	ldr	r3, [r3, #4]
 8004e32:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004e34:	687b      	ldr	r3, [r7, #4]
 8004e36:	699b      	ldr	r3, [r3, #24]
 8004e38:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8004e3a:	68fb      	ldr	r3, [r7, #12]
 8004e3c:	4a2e      	ldr	r2, [pc, #184]	; (8004ef8 <TIM_OC2_SetConfig+0xe8>)
 8004e3e:	4013      	ands	r3, r2
 8004e40:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8004e42:	68fb      	ldr	r3, [r7, #12]
 8004e44:	4a2d      	ldr	r2, [pc, #180]	; (8004efc <TIM_OC2_SetConfig+0xec>)
 8004e46:	4013      	ands	r3, r2
 8004e48:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004e4a:	683b      	ldr	r3, [r7, #0]
 8004e4c:	681b      	ldr	r3, [r3, #0]
 8004e4e:	021b      	lsls	r3, r3, #8
 8004e50:	68fa      	ldr	r2, [r7, #12]
 8004e52:	4313      	orrs	r3, r2
 8004e54:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8004e56:	697b      	ldr	r3, [r7, #20]
 8004e58:	2220      	movs	r2, #32
 8004e5a:	4393      	bics	r3, r2
 8004e5c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8004e5e:	683b      	ldr	r3, [r7, #0]
 8004e60:	689b      	ldr	r3, [r3, #8]
 8004e62:	011b      	lsls	r3, r3, #4
 8004e64:	697a      	ldr	r2, [r7, #20]
 8004e66:	4313      	orrs	r3, r2
 8004e68:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8004e6a:	687b      	ldr	r3, [r7, #4]
 8004e6c:	4a24      	ldr	r2, [pc, #144]	; (8004f00 <TIM_OC2_SetConfig+0xf0>)
 8004e6e:	4293      	cmp	r3, r2
 8004e70:	d10d      	bne.n	8004e8e <TIM_OC2_SetConfig+0x7e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8004e72:	697b      	ldr	r3, [r7, #20]
 8004e74:	2280      	movs	r2, #128	; 0x80
 8004e76:	4393      	bics	r3, r2
 8004e78:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8004e7a:	683b      	ldr	r3, [r7, #0]
 8004e7c:	68db      	ldr	r3, [r3, #12]
 8004e7e:	011b      	lsls	r3, r3, #4
 8004e80:	697a      	ldr	r2, [r7, #20]
 8004e82:	4313      	orrs	r3, r2
 8004e84:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8004e86:	697b      	ldr	r3, [r7, #20]
 8004e88:	2240      	movs	r2, #64	; 0x40
 8004e8a:	4393      	bics	r3, r2
 8004e8c:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004e8e:	687b      	ldr	r3, [r7, #4]
 8004e90:	4a1b      	ldr	r2, [pc, #108]	; (8004f00 <TIM_OC2_SetConfig+0xf0>)
 8004e92:	4293      	cmp	r3, r2
 8004e94:	d00b      	beq.n	8004eae <TIM_OC2_SetConfig+0x9e>
 8004e96:	687b      	ldr	r3, [r7, #4]
 8004e98:	4a1a      	ldr	r2, [pc, #104]	; (8004f04 <TIM_OC2_SetConfig+0xf4>)
 8004e9a:	4293      	cmp	r3, r2
 8004e9c:	d007      	beq.n	8004eae <TIM_OC2_SetConfig+0x9e>
 8004e9e:	687b      	ldr	r3, [r7, #4]
 8004ea0:	4a19      	ldr	r2, [pc, #100]	; (8004f08 <TIM_OC2_SetConfig+0xf8>)
 8004ea2:	4293      	cmp	r3, r2
 8004ea4:	d003      	beq.n	8004eae <TIM_OC2_SetConfig+0x9e>
 8004ea6:	687b      	ldr	r3, [r7, #4]
 8004ea8:	4a18      	ldr	r2, [pc, #96]	; (8004f0c <TIM_OC2_SetConfig+0xfc>)
 8004eaa:	4293      	cmp	r3, r2
 8004eac:	d113      	bne.n	8004ed6 <TIM_OC2_SetConfig+0xc6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8004eae:	693b      	ldr	r3, [r7, #16]
 8004eb0:	4a17      	ldr	r2, [pc, #92]	; (8004f10 <TIM_OC2_SetConfig+0x100>)
 8004eb2:	4013      	ands	r3, r2
 8004eb4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8004eb6:	693b      	ldr	r3, [r7, #16]
 8004eb8:	4a16      	ldr	r2, [pc, #88]	; (8004f14 <TIM_OC2_SetConfig+0x104>)
 8004eba:	4013      	ands	r3, r2
 8004ebc:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8004ebe:	683b      	ldr	r3, [r7, #0]
 8004ec0:	695b      	ldr	r3, [r3, #20]
 8004ec2:	009b      	lsls	r3, r3, #2
 8004ec4:	693a      	ldr	r2, [r7, #16]
 8004ec6:	4313      	orrs	r3, r2
 8004ec8:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8004eca:	683b      	ldr	r3, [r7, #0]
 8004ecc:	699b      	ldr	r3, [r3, #24]
 8004ece:	009b      	lsls	r3, r3, #2
 8004ed0:	693a      	ldr	r2, [r7, #16]
 8004ed2:	4313      	orrs	r3, r2
 8004ed4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004ed6:	687b      	ldr	r3, [r7, #4]
 8004ed8:	693a      	ldr	r2, [r7, #16]
 8004eda:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004edc:	687b      	ldr	r3, [r7, #4]
 8004ede:	68fa      	ldr	r2, [r7, #12]
 8004ee0:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8004ee2:	683b      	ldr	r3, [r7, #0]
 8004ee4:	685a      	ldr	r2, [r3, #4]
 8004ee6:	687b      	ldr	r3, [r7, #4]
 8004ee8:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004eea:	687b      	ldr	r3, [r7, #4]
 8004eec:	697a      	ldr	r2, [r7, #20]
 8004eee:	621a      	str	r2, [r3, #32]
}
 8004ef0:	46c0      	nop			; (mov r8, r8)
 8004ef2:	46bd      	mov	sp, r7
 8004ef4:	b006      	add	sp, #24
 8004ef6:	bd80      	pop	{r7, pc}
 8004ef8:	feff8fff 	.word	0xfeff8fff
 8004efc:	fffffcff 	.word	0xfffffcff
 8004f00:	40012c00 	.word	0x40012c00
 8004f04:	40014000 	.word	0x40014000
 8004f08:	40014400 	.word	0x40014400
 8004f0c:	40014800 	.word	0x40014800
 8004f10:	fffffbff 	.word	0xfffffbff
 8004f14:	fffff7ff 	.word	0xfffff7ff

08004f18 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004f18:	b580      	push	{r7, lr}
 8004f1a:	b086      	sub	sp, #24
 8004f1c:	af00      	add	r7, sp, #0
 8004f1e:	6078      	str	r0, [r7, #4]
 8004f20:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8004f22:	687b      	ldr	r3, [r7, #4]
 8004f24:	6a1b      	ldr	r3, [r3, #32]
 8004f26:	4a35      	ldr	r2, [pc, #212]	; (8004ffc <TIM_OC3_SetConfig+0xe4>)
 8004f28:	401a      	ands	r2, r3
 8004f2a:	687b      	ldr	r3, [r7, #4]
 8004f2c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004f2e:	687b      	ldr	r3, [r7, #4]
 8004f30:	6a1b      	ldr	r3, [r3, #32]
 8004f32:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004f34:	687b      	ldr	r3, [r7, #4]
 8004f36:	685b      	ldr	r3, [r3, #4]
 8004f38:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004f3a:	687b      	ldr	r3, [r7, #4]
 8004f3c:	69db      	ldr	r3, [r3, #28]
 8004f3e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8004f40:	68fb      	ldr	r3, [r7, #12]
 8004f42:	4a2f      	ldr	r2, [pc, #188]	; (8005000 <TIM_OC3_SetConfig+0xe8>)
 8004f44:	4013      	ands	r3, r2
 8004f46:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8004f48:	68fb      	ldr	r3, [r7, #12]
 8004f4a:	2203      	movs	r2, #3
 8004f4c:	4393      	bics	r3, r2
 8004f4e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004f50:	683b      	ldr	r3, [r7, #0]
 8004f52:	681b      	ldr	r3, [r3, #0]
 8004f54:	68fa      	ldr	r2, [r7, #12]
 8004f56:	4313      	orrs	r3, r2
 8004f58:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8004f5a:	697b      	ldr	r3, [r7, #20]
 8004f5c:	4a29      	ldr	r2, [pc, #164]	; (8005004 <TIM_OC3_SetConfig+0xec>)
 8004f5e:	4013      	ands	r3, r2
 8004f60:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8004f62:	683b      	ldr	r3, [r7, #0]
 8004f64:	689b      	ldr	r3, [r3, #8]
 8004f66:	021b      	lsls	r3, r3, #8
 8004f68:	697a      	ldr	r2, [r7, #20]
 8004f6a:	4313      	orrs	r3, r2
 8004f6c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8004f6e:	687b      	ldr	r3, [r7, #4]
 8004f70:	4a25      	ldr	r2, [pc, #148]	; (8005008 <TIM_OC3_SetConfig+0xf0>)
 8004f72:	4293      	cmp	r3, r2
 8004f74:	d10d      	bne.n	8004f92 <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8004f76:	697b      	ldr	r3, [r7, #20]
 8004f78:	4a24      	ldr	r2, [pc, #144]	; (800500c <TIM_OC3_SetConfig+0xf4>)
 8004f7a:	4013      	ands	r3, r2
 8004f7c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8004f7e:	683b      	ldr	r3, [r7, #0]
 8004f80:	68db      	ldr	r3, [r3, #12]
 8004f82:	021b      	lsls	r3, r3, #8
 8004f84:	697a      	ldr	r2, [r7, #20]
 8004f86:	4313      	orrs	r3, r2
 8004f88:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8004f8a:	697b      	ldr	r3, [r7, #20]
 8004f8c:	4a20      	ldr	r2, [pc, #128]	; (8005010 <TIM_OC3_SetConfig+0xf8>)
 8004f8e:	4013      	ands	r3, r2
 8004f90:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004f92:	687b      	ldr	r3, [r7, #4]
 8004f94:	4a1c      	ldr	r2, [pc, #112]	; (8005008 <TIM_OC3_SetConfig+0xf0>)
 8004f96:	4293      	cmp	r3, r2
 8004f98:	d00b      	beq.n	8004fb2 <TIM_OC3_SetConfig+0x9a>
 8004f9a:	687b      	ldr	r3, [r7, #4]
 8004f9c:	4a1d      	ldr	r2, [pc, #116]	; (8005014 <TIM_OC3_SetConfig+0xfc>)
 8004f9e:	4293      	cmp	r3, r2
 8004fa0:	d007      	beq.n	8004fb2 <TIM_OC3_SetConfig+0x9a>
 8004fa2:	687b      	ldr	r3, [r7, #4]
 8004fa4:	4a1c      	ldr	r2, [pc, #112]	; (8005018 <TIM_OC3_SetConfig+0x100>)
 8004fa6:	4293      	cmp	r3, r2
 8004fa8:	d003      	beq.n	8004fb2 <TIM_OC3_SetConfig+0x9a>
 8004faa:	687b      	ldr	r3, [r7, #4]
 8004fac:	4a1b      	ldr	r2, [pc, #108]	; (800501c <TIM_OC3_SetConfig+0x104>)
 8004fae:	4293      	cmp	r3, r2
 8004fb0:	d113      	bne.n	8004fda <TIM_OC3_SetConfig+0xc2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8004fb2:	693b      	ldr	r3, [r7, #16]
 8004fb4:	4a1a      	ldr	r2, [pc, #104]	; (8005020 <TIM_OC3_SetConfig+0x108>)
 8004fb6:	4013      	ands	r3, r2
 8004fb8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8004fba:	693b      	ldr	r3, [r7, #16]
 8004fbc:	4a19      	ldr	r2, [pc, #100]	; (8005024 <TIM_OC3_SetConfig+0x10c>)
 8004fbe:	4013      	ands	r3, r2
 8004fc0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8004fc2:	683b      	ldr	r3, [r7, #0]
 8004fc4:	695b      	ldr	r3, [r3, #20]
 8004fc6:	011b      	lsls	r3, r3, #4
 8004fc8:	693a      	ldr	r2, [r7, #16]
 8004fca:	4313      	orrs	r3, r2
 8004fcc:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8004fce:	683b      	ldr	r3, [r7, #0]
 8004fd0:	699b      	ldr	r3, [r3, #24]
 8004fd2:	011b      	lsls	r3, r3, #4
 8004fd4:	693a      	ldr	r2, [r7, #16]
 8004fd6:	4313      	orrs	r3, r2
 8004fd8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004fda:	687b      	ldr	r3, [r7, #4]
 8004fdc:	693a      	ldr	r2, [r7, #16]
 8004fde:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004fe0:	687b      	ldr	r3, [r7, #4]
 8004fe2:	68fa      	ldr	r2, [r7, #12]
 8004fe4:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8004fe6:	683b      	ldr	r3, [r7, #0]
 8004fe8:	685a      	ldr	r2, [r3, #4]
 8004fea:	687b      	ldr	r3, [r7, #4]
 8004fec:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004fee:	687b      	ldr	r3, [r7, #4]
 8004ff0:	697a      	ldr	r2, [r7, #20]
 8004ff2:	621a      	str	r2, [r3, #32]
}
 8004ff4:	46c0      	nop			; (mov r8, r8)
 8004ff6:	46bd      	mov	sp, r7
 8004ff8:	b006      	add	sp, #24
 8004ffa:	bd80      	pop	{r7, pc}
 8004ffc:	fffffeff 	.word	0xfffffeff
 8005000:	fffeff8f 	.word	0xfffeff8f
 8005004:	fffffdff 	.word	0xfffffdff
 8005008:	40012c00 	.word	0x40012c00
 800500c:	fffff7ff 	.word	0xfffff7ff
 8005010:	fffffbff 	.word	0xfffffbff
 8005014:	40014000 	.word	0x40014000
 8005018:	40014400 	.word	0x40014400
 800501c:	40014800 	.word	0x40014800
 8005020:	ffffefff 	.word	0xffffefff
 8005024:	ffffdfff 	.word	0xffffdfff

08005028 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005028:	b580      	push	{r7, lr}
 800502a:	b086      	sub	sp, #24
 800502c:	af00      	add	r7, sp, #0
 800502e:	6078      	str	r0, [r7, #4]
 8005030:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8005032:	687b      	ldr	r3, [r7, #4]
 8005034:	6a1b      	ldr	r3, [r3, #32]
 8005036:	4a28      	ldr	r2, [pc, #160]	; (80050d8 <TIM_OC4_SetConfig+0xb0>)
 8005038:	401a      	ands	r2, r3
 800503a:	687b      	ldr	r3, [r7, #4]
 800503c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800503e:	687b      	ldr	r3, [r7, #4]
 8005040:	6a1b      	ldr	r3, [r3, #32]
 8005042:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005044:	687b      	ldr	r3, [r7, #4]
 8005046:	685b      	ldr	r3, [r3, #4]
 8005048:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800504a:	687b      	ldr	r3, [r7, #4]
 800504c:	69db      	ldr	r3, [r3, #28]
 800504e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8005050:	68fb      	ldr	r3, [r7, #12]
 8005052:	4a22      	ldr	r2, [pc, #136]	; (80050dc <TIM_OC4_SetConfig+0xb4>)
 8005054:	4013      	ands	r3, r2
 8005056:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8005058:	68fb      	ldr	r3, [r7, #12]
 800505a:	4a21      	ldr	r2, [pc, #132]	; (80050e0 <TIM_OC4_SetConfig+0xb8>)
 800505c:	4013      	ands	r3, r2
 800505e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005060:	683b      	ldr	r3, [r7, #0]
 8005062:	681b      	ldr	r3, [r3, #0]
 8005064:	021b      	lsls	r3, r3, #8
 8005066:	68fa      	ldr	r2, [r7, #12]
 8005068:	4313      	orrs	r3, r2
 800506a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800506c:	693b      	ldr	r3, [r7, #16]
 800506e:	4a1d      	ldr	r2, [pc, #116]	; (80050e4 <TIM_OC4_SetConfig+0xbc>)
 8005070:	4013      	ands	r3, r2
 8005072:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8005074:	683b      	ldr	r3, [r7, #0]
 8005076:	689b      	ldr	r3, [r3, #8]
 8005078:	031b      	lsls	r3, r3, #12
 800507a:	693a      	ldr	r2, [r7, #16]
 800507c:	4313      	orrs	r3, r2
 800507e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005080:	687b      	ldr	r3, [r7, #4]
 8005082:	4a19      	ldr	r2, [pc, #100]	; (80050e8 <TIM_OC4_SetConfig+0xc0>)
 8005084:	4293      	cmp	r3, r2
 8005086:	d00b      	beq.n	80050a0 <TIM_OC4_SetConfig+0x78>
 8005088:	687b      	ldr	r3, [r7, #4]
 800508a:	4a18      	ldr	r2, [pc, #96]	; (80050ec <TIM_OC4_SetConfig+0xc4>)
 800508c:	4293      	cmp	r3, r2
 800508e:	d007      	beq.n	80050a0 <TIM_OC4_SetConfig+0x78>
 8005090:	687b      	ldr	r3, [r7, #4]
 8005092:	4a17      	ldr	r2, [pc, #92]	; (80050f0 <TIM_OC4_SetConfig+0xc8>)
 8005094:	4293      	cmp	r3, r2
 8005096:	d003      	beq.n	80050a0 <TIM_OC4_SetConfig+0x78>
 8005098:	687b      	ldr	r3, [r7, #4]
 800509a:	4a16      	ldr	r2, [pc, #88]	; (80050f4 <TIM_OC4_SetConfig+0xcc>)
 800509c:	4293      	cmp	r3, r2
 800509e:	d109      	bne.n	80050b4 <TIM_OC4_SetConfig+0x8c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80050a0:	697b      	ldr	r3, [r7, #20]
 80050a2:	4a15      	ldr	r2, [pc, #84]	; (80050f8 <TIM_OC4_SetConfig+0xd0>)
 80050a4:	4013      	ands	r3, r2
 80050a6:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80050a8:	683b      	ldr	r3, [r7, #0]
 80050aa:	695b      	ldr	r3, [r3, #20]
 80050ac:	019b      	lsls	r3, r3, #6
 80050ae:	697a      	ldr	r2, [r7, #20]
 80050b0:	4313      	orrs	r3, r2
 80050b2:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80050b4:	687b      	ldr	r3, [r7, #4]
 80050b6:	697a      	ldr	r2, [r7, #20]
 80050b8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80050ba:	687b      	ldr	r3, [r7, #4]
 80050bc:	68fa      	ldr	r2, [r7, #12]
 80050be:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80050c0:	683b      	ldr	r3, [r7, #0]
 80050c2:	685a      	ldr	r2, [r3, #4]
 80050c4:	687b      	ldr	r3, [r7, #4]
 80050c6:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80050c8:	687b      	ldr	r3, [r7, #4]
 80050ca:	693a      	ldr	r2, [r7, #16]
 80050cc:	621a      	str	r2, [r3, #32]
}
 80050ce:	46c0      	nop			; (mov r8, r8)
 80050d0:	46bd      	mov	sp, r7
 80050d2:	b006      	add	sp, #24
 80050d4:	bd80      	pop	{r7, pc}
 80050d6:	46c0      	nop			; (mov r8, r8)
 80050d8:	ffffefff 	.word	0xffffefff
 80050dc:	feff8fff 	.word	0xfeff8fff
 80050e0:	fffffcff 	.word	0xfffffcff
 80050e4:	ffffdfff 	.word	0xffffdfff
 80050e8:	40012c00 	.word	0x40012c00
 80050ec:	40014000 	.word	0x40014000
 80050f0:	40014400 	.word	0x40014400
 80050f4:	40014800 	.word	0x40014800
 80050f8:	ffffbfff 	.word	0xffffbfff

080050fc <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 80050fc:	b580      	push	{r7, lr}
 80050fe:	b086      	sub	sp, #24
 8005100:	af00      	add	r7, sp, #0
 8005102:	6078      	str	r0, [r7, #4]
 8005104:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8005106:	687b      	ldr	r3, [r7, #4]
 8005108:	6a1b      	ldr	r3, [r3, #32]
 800510a:	4a25      	ldr	r2, [pc, #148]	; (80051a0 <TIM_OC5_SetConfig+0xa4>)
 800510c:	401a      	ands	r2, r3
 800510e:	687b      	ldr	r3, [r7, #4]
 8005110:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005112:	687b      	ldr	r3, [r7, #4]
 8005114:	6a1b      	ldr	r3, [r3, #32]
 8005116:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005118:	687b      	ldr	r3, [r7, #4]
 800511a:	685b      	ldr	r3, [r3, #4]
 800511c:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800511e:	687b      	ldr	r3, [r7, #4]
 8005120:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005122:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8005124:	68fb      	ldr	r3, [r7, #12]
 8005126:	4a1f      	ldr	r2, [pc, #124]	; (80051a4 <TIM_OC5_SetConfig+0xa8>)
 8005128:	4013      	ands	r3, r2
 800512a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800512c:	683b      	ldr	r3, [r7, #0]
 800512e:	681b      	ldr	r3, [r3, #0]
 8005130:	68fa      	ldr	r2, [r7, #12]
 8005132:	4313      	orrs	r3, r2
 8005134:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8005136:	693b      	ldr	r3, [r7, #16]
 8005138:	4a1b      	ldr	r2, [pc, #108]	; (80051a8 <TIM_OC5_SetConfig+0xac>)
 800513a:	4013      	ands	r3, r2
 800513c:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 800513e:	683b      	ldr	r3, [r7, #0]
 8005140:	689b      	ldr	r3, [r3, #8]
 8005142:	041b      	lsls	r3, r3, #16
 8005144:	693a      	ldr	r2, [r7, #16]
 8005146:	4313      	orrs	r3, r2
 8005148:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800514a:	687b      	ldr	r3, [r7, #4]
 800514c:	4a17      	ldr	r2, [pc, #92]	; (80051ac <TIM_OC5_SetConfig+0xb0>)
 800514e:	4293      	cmp	r3, r2
 8005150:	d00b      	beq.n	800516a <TIM_OC5_SetConfig+0x6e>
 8005152:	687b      	ldr	r3, [r7, #4]
 8005154:	4a16      	ldr	r2, [pc, #88]	; (80051b0 <TIM_OC5_SetConfig+0xb4>)
 8005156:	4293      	cmp	r3, r2
 8005158:	d007      	beq.n	800516a <TIM_OC5_SetConfig+0x6e>
 800515a:	687b      	ldr	r3, [r7, #4]
 800515c:	4a15      	ldr	r2, [pc, #84]	; (80051b4 <TIM_OC5_SetConfig+0xb8>)
 800515e:	4293      	cmp	r3, r2
 8005160:	d003      	beq.n	800516a <TIM_OC5_SetConfig+0x6e>
 8005162:	687b      	ldr	r3, [r7, #4]
 8005164:	4a14      	ldr	r2, [pc, #80]	; (80051b8 <TIM_OC5_SetConfig+0xbc>)
 8005166:	4293      	cmp	r3, r2
 8005168:	d109      	bne.n	800517e <TIM_OC5_SetConfig+0x82>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 800516a:	697b      	ldr	r3, [r7, #20]
 800516c:	4a0c      	ldr	r2, [pc, #48]	; (80051a0 <TIM_OC5_SetConfig+0xa4>)
 800516e:	4013      	ands	r3, r2
 8005170:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8005172:	683b      	ldr	r3, [r7, #0]
 8005174:	695b      	ldr	r3, [r3, #20]
 8005176:	021b      	lsls	r3, r3, #8
 8005178:	697a      	ldr	r2, [r7, #20]
 800517a:	4313      	orrs	r3, r2
 800517c:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800517e:	687b      	ldr	r3, [r7, #4]
 8005180:	697a      	ldr	r2, [r7, #20]
 8005182:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8005184:	687b      	ldr	r3, [r7, #4]
 8005186:	68fa      	ldr	r2, [r7, #12]
 8005188:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 800518a:	683b      	ldr	r3, [r7, #0]
 800518c:	685a      	ldr	r2, [r3, #4]
 800518e:	687b      	ldr	r3, [r7, #4]
 8005190:	659a      	str	r2, [r3, #88]	; 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005192:	687b      	ldr	r3, [r7, #4]
 8005194:	693a      	ldr	r2, [r7, #16]
 8005196:	621a      	str	r2, [r3, #32]
}
 8005198:	46c0      	nop			; (mov r8, r8)
 800519a:	46bd      	mov	sp, r7
 800519c:	b006      	add	sp, #24
 800519e:	bd80      	pop	{r7, pc}
 80051a0:	fffeffff 	.word	0xfffeffff
 80051a4:	fffeff8f 	.word	0xfffeff8f
 80051a8:	fffdffff 	.word	0xfffdffff
 80051ac:	40012c00 	.word	0x40012c00
 80051b0:	40014000 	.word	0x40014000
 80051b4:	40014400 	.word	0x40014400
 80051b8:	40014800 	.word	0x40014800

080051bc <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 80051bc:	b580      	push	{r7, lr}
 80051be:	b086      	sub	sp, #24
 80051c0:	af00      	add	r7, sp, #0
 80051c2:	6078      	str	r0, [r7, #4]
 80051c4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 80051c6:	687b      	ldr	r3, [r7, #4]
 80051c8:	6a1b      	ldr	r3, [r3, #32]
 80051ca:	4a26      	ldr	r2, [pc, #152]	; (8005264 <TIM_OC6_SetConfig+0xa8>)
 80051cc:	401a      	ands	r2, r3
 80051ce:	687b      	ldr	r3, [r7, #4]
 80051d0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80051d2:	687b      	ldr	r3, [r7, #4]
 80051d4:	6a1b      	ldr	r3, [r3, #32]
 80051d6:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80051d8:	687b      	ldr	r3, [r7, #4]
 80051da:	685b      	ldr	r3, [r3, #4]
 80051dc:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 80051de:	687b      	ldr	r3, [r7, #4]
 80051e0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80051e2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 80051e4:	68fb      	ldr	r3, [r7, #12]
 80051e6:	4a20      	ldr	r2, [pc, #128]	; (8005268 <TIM_OC6_SetConfig+0xac>)
 80051e8:	4013      	ands	r3, r2
 80051ea:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80051ec:	683b      	ldr	r3, [r7, #0]
 80051ee:	681b      	ldr	r3, [r3, #0]
 80051f0:	021b      	lsls	r3, r3, #8
 80051f2:	68fa      	ldr	r2, [r7, #12]
 80051f4:	4313      	orrs	r3, r2
 80051f6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 80051f8:	693b      	ldr	r3, [r7, #16]
 80051fa:	4a1c      	ldr	r2, [pc, #112]	; (800526c <TIM_OC6_SetConfig+0xb0>)
 80051fc:	4013      	ands	r3, r2
 80051fe:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8005200:	683b      	ldr	r3, [r7, #0]
 8005202:	689b      	ldr	r3, [r3, #8]
 8005204:	051b      	lsls	r3, r3, #20
 8005206:	693a      	ldr	r2, [r7, #16]
 8005208:	4313      	orrs	r3, r2
 800520a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800520c:	687b      	ldr	r3, [r7, #4]
 800520e:	4a18      	ldr	r2, [pc, #96]	; (8005270 <TIM_OC6_SetConfig+0xb4>)
 8005210:	4293      	cmp	r3, r2
 8005212:	d00b      	beq.n	800522c <TIM_OC6_SetConfig+0x70>
 8005214:	687b      	ldr	r3, [r7, #4]
 8005216:	4a17      	ldr	r2, [pc, #92]	; (8005274 <TIM_OC6_SetConfig+0xb8>)
 8005218:	4293      	cmp	r3, r2
 800521a:	d007      	beq.n	800522c <TIM_OC6_SetConfig+0x70>
 800521c:	687b      	ldr	r3, [r7, #4]
 800521e:	4a16      	ldr	r2, [pc, #88]	; (8005278 <TIM_OC6_SetConfig+0xbc>)
 8005220:	4293      	cmp	r3, r2
 8005222:	d003      	beq.n	800522c <TIM_OC6_SetConfig+0x70>
 8005224:	687b      	ldr	r3, [r7, #4]
 8005226:	4a15      	ldr	r2, [pc, #84]	; (800527c <TIM_OC6_SetConfig+0xc0>)
 8005228:	4293      	cmp	r3, r2
 800522a:	d109      	bne.n	8005240 <TIM_OC6_SetConfig+0x84>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 800522c:	697b      	ldr	r3, [r7, #20]
 800522e:	4a14      	ldr	r2, [pc, #80]	; (8005280 <TIM_OC6_SetConfig+0xc4>)
 8005230:	4013      	ands	r3, r2
 8005232:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8005234:	683b      	ldr	r3, [r7, #0]
 8005236:	695b      	ldr	r3, [r3, #20]
 8005238:	029b      	lsls	r3, r3, #10
 800523a:	697a      	ldr	r2, [r7, #20]
 800523c:	4313      	orrs	r3, r2
 800523e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005240:	687b      	ldr	r3, [r7, #4]
 8005242:	697a      	ldr	r2, [r7, #20]
 8005244:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8005246:	687b      	ldr	r3, [r7, #4]
 8005248:	68fa      	ldr	r2, [r7, #12]
 800524a:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 800524c:	683b      	ldr	r3, [r7, #0]
 800524e:	685a      	ldr	r2, [r3, #4]
 8005250:	687b      	ldr	r3, [r7, #4]
 8005252:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005254:	687b      	ldr	r3, [r7, #4]
 8005256:	693a      	ldr	r2, [r7, #16]
 8005258:	621a      	str	r2, [r3, #32]
}
 800525a:	46c0      	nop			; (mov r8, r8)
 800525c:	46bd      	mov	sp, r7
 800525e:	b006      	add	sp, #24
 8005260:	bd80      	pop	{r7, pc}
 8005262:	46c0      	nop			; (mov r8, r8)
 8005264:	ffefffff 	.word	0xffefffff
 8005268:	feff8fff 	.word	0xfeff8fff
 800526c:	ffdfffff 	.word	0xffdfffff
 8005270:	40012c00 	.word	0x40012c00
 8005274:	40014000 	.word	0x40014000
 8005278:	40014400 	.word	0x40014400
 800527c:	40014800 	.word	0x40014800
 8005280:	fffbffff 	.word	0xfffbffff

08005284 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005284:	b580      	push	{r7, lr}
 8005286:	b086      	sub	sp, #24
 8005288:	af00      	add	r7, sp, #0
 800528a:	60f8      	str	r0, [r7, #12]
 800528c:	60b9      	str	r1, [r7, #8]
 800528e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8005290:	68fb      	ldr	r3, [r7, #12]
 8005292:	6a1b      	ldr	r3, [r3, #32]
 8005294:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005296:	68fb      	ldr	r3, [r7, #12]
 8005298:	6a1b      	ldr	r3, [r3, #32]
 800529a:	2201      	movs	r2, #1
 800529c:	4393      	bics	r3, r2
 800529e:	001a      	movs	r2, r3
 80052a0:	68fb      	ldr	r3, [r7, #12]
 80052a2:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80052a4:	68fb      	ldr	r3, [r7, #12]
 80052a6:	699b      	ldr	r3, [r3, #24]
 80052a8:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80052aa:	693b      	ldr	r3, [r7, #16]
 80052ac:	22f0      	movs	r2, #240	; 0xf0
 80052ae:	4393      	bics	r3, r2
 80052b0:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80052b2:	687b      	ldr	r3, [r7, #4]
 80052b4:	011b      	lsls	r3, r3, #4
 80052b6:	693a      	ldr	r2, [r7, #16]
 80052b8:	4313      	orrs	r3, r2
 80052ba:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80052bc:	697b      	ldr	r3, [r7, #20]
 80052be:	220a      	movs	r2, #10
 80052c0:	4393      	bics	r3, r2
 80052c2:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80052c4:	697a      	ldr	r2, [r7, #20]
 80052c6:	68bb      	ldr	r3, [r7, #8]
 80052c8:	4313      	orrs	r3, r2
 80052ca:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80052cc:	68fb      	ldr	r3, [r7, #12]
 80052ce:	693a      	ldr	r2, [r7, #16]
 80052d0:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80052d2:	68fb      	ldr	r3, [r7, #12]
 80052d4:	697a      	ldr	r2, [r7, #20]
 80052d6:	621a      	str	r2, [r3, #32]
}
 80052d8:	46c0      	nop			; (mov r8, r8)
 80052da:	46bd      	mov	sp, r7
 80052dc:	b006      	add	sp, #24
 80052de:	bd80      	pop	{r7, pc}

080052e0 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80052e0:	b580      	push	{r7, lr}
 80052e2:	b086      	sub	sp, #24
 80052e4:	af00      	add	r7, sp, #0
 80052e6:	60f8      	str	r0, [r7, #12]
 80052e8:	60b9      	str	r1, [r7, #8]
 80052ea:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80052ec:	68fb      	ldr	r3, [r7, #12]
 80052ee:	6a1b      	ldr	r3, [r3, #32]
 80052f0:	2210      	movs	r2, #16
 80052f2:	4393      	bics	r3, r2
 80052f4:	001a      	movs	r2, r3
 80052f6:	68fb      	ldr	r3, [r7, #12]
 80052f8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80052fa:	68fb      	ldr	r3, [r7, #12]
 80052fc:	699b      	ldr	r3, [r3, #24]
 80052fe:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8005300:	68fb      	ldr	r3, [r7, #12]
 8005302:	6a1b      	ldr	r3, [r3, #32]
 8005304:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8005306:	697b      	ldr	r3, [r7, #20]
 8005308:	4a0d      	ldr	r2, [pc, #52]	; (8005340 <TIM_TI2_ConfigInputStage+0x60>)
 800530a:	4013      	ands	r3, r2
 800530c:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800530e:	687b      	ldr	r3, [r7, #4]
 8005310:	031b      	lsls	r3, r3, #12
 8005312:	697a      	ldr	r2, [r7, #20]
 8005314:	4313      	orrs	r3, r2
 8005316:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8005318:	693b      	ldr	r3, [r7, #16]
 800531a:	22a0      	movs	r2, #160	; 0xa0
 800531c:	4393      	bics	r3, r2
 800531e:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8005320:	68bb      	ldr	r3, [r7, #8]
 8005322:	011b      	lsls	r3, r3, #4
 8005324:	693a      	ldr	r2, [r7, #16]
 8005326:	4313      	orrs	r3, r2
 8005328:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800532a:	68fb      	ldr	r3, [r7, #12]
 800532c:	697a      	ldr	r2, [r7, #20]
 800532e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005330:	68fb      	ldr	r3, [r7, #12]
 8005332:	693a      	ldr	r2, [r7, #16]
 8005334:	621a      	str	r2, [r3, #32]
}
 8005336:	46c0      	nop			; (mov r8, r8)
 8005338:	46bd      	mov	sp, r7
 800533a:	b006      	add	sp, #24
 800533c:	bd80      	pop	{r7, pc}
 800533e:	46c0      	nop			; (mov r8, r8)
 8005340:	ffff0fff 	.word	0xffff0fff

08005344 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8005344:	b580      	push	{r7, lr}
 8005346:	b084      	sub	sp, #16
 8005348:	af00      	add	r7, sp, #0
 800534a:	6078      	str	r0, [r7, #4]
 800534c:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800534e:	687b      	ldr	r3, [r7, #4]
 8005350:	689b      	ldr	r3, [r3, #8]
 8005352:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8005354:	68fb      	ldr	r3, [r7, #12]
 8005356:	4a08      	ldr	r2, [pc, #32]	; (8005378 <TIM_ITRx_SetConfig+0x34>)
 8005358:	4013      	ands	r3, r2
 800535a:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800535c:	683a      	ldr	r2, [r7, #0]
 800535e:	68fb      	ldr	r3, [r7, #12]
 8005360:	4313      	orrs	r3, r2
 8005362:	2207      	movs	r2, #7
 8005364:	4313      	orrs	r3, r2
 8005366:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005368:	687b      	ldr	r3, [r7, #4]
 800536a:	68fa      	ldr	r2, [r7, #12]
 800536c:	609a      	str	r2, [r3, #8]
}
 800536e:	46c0      	nop			; (mov r8, r8)
 8005370:	46bd      	mov	sp, r7
 8005372:	b004      	add	sp, #16
 8005374:	bd80      	pop	{r7, pc}
 8005376:	46c0      	nop			; (mov r8, r8)
 8005378:	ffcfff8f 	.word	0xffcfff8f

0800537c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800537c:	b580      	push	{r7, lr}
 800537e:	b086      	sub	sp, #24
 8005380:	af00      	add	r7, sp, #0
 8005382:	60f8      	str	r0, [r7, #12]
 8005384:	60b9      	str	r1, [r7, #8]
 8005386:	607a      	str	r2, [r7, #4]
 8005388:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800538a:	68fb      	ldr	r3, [r7, #12]
 800538c:	689b      	ldr	r3, [r3, #8]
 800538e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005390:	697b      	ldr	r3, [r7, #20]
 8005392:	4a09      	ldr	r2, [pc, #36]	; (80053b8 <TIM_ETR_SetConfig+0x3c>)
 8005394:	4013      	ands	r3, r2
 8005396:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8005398:	683b      	ldr	r3, [r7, #0]
 800539a:	021a      	lsls	r2, r3, #8
 800539c:	687b      	ldr	r3, [r7, #4]
 800539e:	431a      	orrs	r2, r3
 80053a0:	68bb      	ldr	r3, [r7, #8]
 80053a2:	4313      	orrs	r3, r2
 80053a4:	697a      	ldr	r2, [r7, #20]
 80053a6:	4313      	orrs	r3, r2
 80053a8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80053aa:	68fb      	ldr	r3, [r7, #12]
 80053ac:	697a      	ldr	r2, [r7, #20]
 80053ae:	609a      	str	r2, [r3, #8]
}
 80053b0:	46c0      	nop			; (mov r8, r8)
 80053b2:	46bd      	mov	sp, r7
 80053b4:	b006      	add	sp, #24
 80053b6:	bd80      	pop	{r7, pc}
 80053b8:	ffff00ff 	.word	0xffff00ff

080053bc <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80053bc:	b580      	push	{r7, lr}
 80053be:	b086      	sub	sp, #24
 80053c0:	af00      	add	r7, sp, #0
 80053c2:	60f8      	str	r0, [r7, #12]
 80053c4:	60b9      	str	r1, [r7, #8]
 80053c6:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80053c8:	68bb      	ldr	r3, [r7, #8]
 80053ca:	221f      	movs	r2, #31
 80053cc:	4013      	ands	r3, r2
 80053ce:	2201      	movs	r2, #1
 80053d0:	409a      	lsls	r2, r3
 80053d2:	0013      	movs	r3, r2
 80053d4:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80053d6:	68fb      	ldr	r3, [r7, #12]
 80053d8:	6a1b      	ldr	r3, [r3, #32]
 80053da:	697a      	ldr	r2, [r7, #20]
 80053dc:	43d2      	mvns	r2, r2
 80053de:	401a      	ands	r2, r3
 80053e0:	68fb      	ldr	r3, [r7, #12]
 80053e2:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80053e4:	68fb      	ldr	r3, [r7, #12]
 80053e6:	6a1a      	ldr	r2, [r3, #32]
 80053e8:	68bb      	ldr	r3, [r7, #8]
 80053ea:	211f      	movs	r1, #31
 80053ec:	400b      	ands	r3, r1
 80053ee:	6879      	ldr	r1, [r7, #4]
 80053f0:	4099      	lsls	r1, r3
 80053f2:	000b      	movs	r3, r1
 80053f4:	431a      	orrs	r2, r3
 80053f6:	68fb      	ldr	r3, [r7, #12]
 80053f8:	621a      	str	r2, [r3, #32]
}
 80053fa:	46c0      	nop			; (mov r8, r8)
 80053fc:	46bd      	mov	sp, r7
 80053fe:	b006      	add	sp, #24
 8005400:	bd80      	pop	{r7, pc}
	...

08005404 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005404:	b580      	push	{r7, lr}
 8005406:	b084      	sub	sp, #16
 8005408:	af00      	add	r7, sp, #0
 800540a:	6078      	str	r0, [r7, #4]
 800540c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800540e:	687b      	ldr	r3, [r7, #4]
 8005410:	223c      	movs	r2, #60	; 0x3c
 8005412:	5c9b      	ldrb	r3, [r3, r2]
 8005414:	2b01      	cmp	r3, #1
 8005416:	d101      	bne.n	800541c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005418:	2302      	movs	r3, #2
 800541a:	e05a      	b.n	80054d2 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 800541c:	687b      	ldr	r3, [r7, #4]
 800541e:	223c      	movs	r2, #60	; 0x3c
 8005420:	2101      	movs	r1, #1
 8005422:	5499      	strb	r1, [r3, r2]

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005424:	687b      	ldr	r3, [r7, #4]
 8005426:	223d      	movs	r2, #61	; 0x3d
 8005428:	2102      	movs	r1, #2
 800542a:	5499      	strb	r1, [r3, r2]

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800542c:	687b      	ldr	r3, [r7, #4]
 800542e:	681b      	ldr	r3, [r3, #0]
 8005430:	685b      	ldr	r3, [r3, #4]
 8005432:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005434:	687b      	ldr	r3, [r7, #4]
 8005436:	681b      	ldr	r3, [r3, #0]
 8005438:	689b      	ldr	r3, [r3, #8]
 800543a:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800543c:	687b      	ldr	r3, [r7, #4]
 800543e:	681b      	ldr	r3, [r3, #0]
 8005440:	4a26      	ldr	r2, [pc, #152]	; (80054dc <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 8005442:	4293      	cmp	r3, r2
 8005444:	d108      	bne.n	8005458 <HAL_TIMEx_MasterConfigSynchronization+0x54>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8005446:	68fb      	ldr	r3, [r7, #12]
 8005448:	4a25      	ldr	r2, [pc, #148]	; (80054e0 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 800544a:	4013      	ands	r3, r2
 800544c:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800544e:	683b      	ldr	r3, [r7, #0]
 8005450:	685b      	ldr	r3, [r3, #4]
 8005452:	68fa      	ldr	r2, [r7, #12]
 8005454:	4313      	orrs	r3, r2
 8005456:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005458:	68fb      	ldr	r3, [r7, #12]
 800545a:	2270      	movs	r2, #112	; 0x70
 800545c:	4393      	bics	r3, r2
 800545e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005460:	683b      	ldr	r3, [r7, #0]
 8005462:	681b      	ldr	r3, [r3, #0]
 8005464:	68fa      	ldr	r2, [r7, #12]
 8005466:	4313      	orrs	r3, r2
 8005468:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800546a:	687b      	ldr	r3, [r7, #4]
 800546c:	681b      	ldr	r3, [r3, #0]
 800546e:	68fa      	ldr	r2, [r7, #12]
 8005470:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005472:	687b      	ldr	r3, [r7, #4]
 8005474:	681b      	ldr	r3, [r3, #0]
 8005476:	4a19      	ldr	r2, [pc, #100]	; (80054dc <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 8005478:	4293      	cmp	r3, r2
 800547a:	d014      	beq.n	80054a6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800547c:	687b      	ldr	r3, [r7, #4]
 800547e:	681a      	ldr	r2, [r3, #0]
 8005480:	2380      	movs	r3, #128	; 0x80
 8005482:	05db      	lsls	r3, r3, #23
 8005484:	429a      	cmp	r2, r3
 8005486:	d00e      	beq.n	80054a6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005488:	687b      	ldr	r3, [r7, #4]
 800548a:	681b      	ldr	r3, [r3, #0]
 800548c:	4a15      	ldr	r2, [pc, #84]	; (80054e4 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 800548e:	4293      	cmp	r3, r2
 8005490:	d009      	beq.n	80054a6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005492:	687b      	ldr	r3, [r7, #4]
 8005494:	681b      	ldr	r3, [r3, #0]
 8005496:	4a14      	ldr	r2, [pc, #80]	; (80054e8 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8005498:	4293      	cmp	r3, r2
 800549a:	d004      	beq.n	80054a6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800549c:	687b      	ldr	r3, [r7, #4]
 800549e:	681b      	ldr	r3, [r3, #0]
 80054a0:	4a12      	ldr	r2, [pc, #72]	; (80054ec <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 80054a2:	4293      	cmp	r3, r2
 80054a4:	d10c      	bne.n	80054c0 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80054a6:	68bb      	ldr	r3, [r7, #8]
 80054a8:	2280      	movs	r2, #128	; 0x80
 80054aa:	4393      	bics	r3, r2
 80054ac:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80054ae:	683b      	ldr	r3, [r7, #0]
 80054b0:	689b      	ldr	r3, [r3, #8]
 80054b2:	68ba      	ldr	r2, [r7, #8]
 80054b4:	4313      	orrs	r3, r2
 80054b6:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80054b8:	687b      	ldr	r3, [r7, #4]
 80054ba:	681b      	ldr	r3, [r3, #0]
 80054bc:	68ba      	ldr	r2, [r7, #8]
 80054be:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80054c0:	687b      	ldr	r3, [r7, #4]
 80054c2:	223d      	movs	r2, #61	; 0x3d
 80054c4:	2101      	movs	r1, #1
 80054c6:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 80054c8:	687b      	ldr	r3, [r7, #4]
 80054ca:	223c      	movs	r2, #60	; 0x3c
 80054cc:	2100      	movs	r1, #0
 80054ce:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80054d0:	2300      	movs	r3, #0
}
 80054d2:	0018      	movs	r0, r3
 80054d4:	46bd      	mov	sp, r7
 80054d6:	b004      	add	sp, #16
 80054d8:	bd80      	pop	{r7, pc}
 80054da:	46c0      	nop			; (mov r8, r8)
 80054dc:	40012c00 	.word	0x40012c00
 80054e0:	ff0fffff 	.word	0xff0fffff
 80054e4:	40000400 	.word	0x40000400
 80054e8:	40000800 	.word	0x40000800
 80054ec:	40014000 	.word	0x40014000

080054f0 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 80054f0:	b580      	push	{r7, lr}
 80054f2:	b084      	sub	sp, #16
 80054f4:	af00      	add	r7, sp, #0
 80054f6:	6078      	str	r0, [r7, #4]
 80054f8:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 80054fa:	2300      	movs	r3, #0
 80054fc:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 80054fe:	687b      	ldr	r3, [r7, #4]
 8005500:	223c      	movs	r2, #60	; 0x3c
 8005502:	5c9b      	ldrb	r3, [r3, r2]
 8005504:	2b01      	cmp	r3, #1
 8005506:	d101      	bne.n	800550c <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8005508:	2302      	movs	r3, #2
 800550a:	e079      	b.n	8005600 <HAL_TIMEx_ConfigBreakDeadTime+0x110>
 800550c:	687b      	ldr	r3, [r7, #4]
 800550e:	223c      	movs	r2, #60	; 0x3c
 8005510:	2101      	movs	r1, #1
 8005512:	5499      	strb	r1, [r3, r2]

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8005514:	68fb      	ldr	r3, [r7, #12]
 8005516:	22ff      	movs	r2, #255	; 0xff
 8005518:	4393      	bics	r3, r2
 800551a:	001a      	movs	r2, r3
 800551c:	683b      	ldr	r3, [r7, #0]
 800551e:	68db      	ldr	r3, [r3, #12]
 8005520:	4313      	orrs	r3, r2
 8005522:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8005524:	68fb      	ldr	r3, [r7, #12]
 8005526:	4a38      	ldr	r2, [pc, #224]	; (8005608 <HAL_TIMEx_ConfigBreakDeadTime+0x118>)
 8005528:	401a      	ands	r2, r3
 800552a:	683b      	ldr	r3, [r7, #0]
 800552c:	689b      	ldr	r3, [r3, #8]
 800552e:	4313      	orrs	r3, r2
 8005530:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8005532:	68fb      	ldr	r3, [r7, #12]
 8005534:	4a35      	ldr	r2, [pc, #212]	; (800560c <HAL_TIMEx_ConfigBreakDeadTime+0x11c>)
 8005536:	401a      	ands	r2, r3
 8005538:	683b      	ldr	r3, [r7, #0]
 800553a:	685b      	ldr	r3, [r3, #4]
 800553c:	4313      	orrs	r3, r2
 800553e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8005540:	68fb      	ldr	r3, [r7, #12]
 8005542:	4a33      	ldr	r2, [pc, #204]	; (8005610 <HAL_TIMEx_ConfigBreakDeadTime+0x120>)
 8005544:	401a      	ands	r2, r3
 8005546:	683b      	ldr	r3, [r7, #0]
 8005548:	681b      	ldr	r3, [r3, #0]
 800554a:	4313      	orrs	r3, r2
 800554c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 800554e:	68fb      	ldr	r3, [r7, #12]
 8005550:	4a30      	ldr	r2, [pc, #192]	; (8005614 <HAL_TIMEx_ConfigBreakDeadTime+0x124>)
 8005552:	401a      	ands	r2, r3
 8005554:	683b      	ldr	r3, [r7, #0]
 8005556:	691b      	ldr	r3, [r3, #16]
 8005558:	4313      	orrs	r3, r2
 800555a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800555c:	68fb      	ldr	r3, [r7, #12]
 800555e:	4a2e      	ldr	r2, [pc, #184]	; (8005618 <HAL_TIMEx_ConfigBreakDeadTime+0x128>)
 8005560:	401a      	ands	r2, r3
 8005562:	683b      	ldr	r3, [r7, #0]
 8005564:	695b      	ldr	r3, [r3, #20]
 8005566:	4313      	orrs	r3, r2
 8005568:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 800556a:	68fb      	ldr	r3, [r7, #12]
 800556c:	4a2b      	ldr	r2, [pc, #172]	; (800561c <HAL_TIMEx_ConfigBreakDeadTime+0x12c>)
 800556e:	401a      	ands	r2, r3
 8005570:	683b      	ldr	r3, [r7, #0]
 8005572:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005574:	4313      	orrs	r3, r2
 8005576:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 8005578:	68fb      	ldr	r3, [r7, #12]
 800557a:	4a29      	ldr	r2, [pc, #164]	; (8005620 <HAL_TIMEx_ConfigBreakDeadTime+0x130>)
 800557c:	401a      	ands	r2, r3
 800557e:	683b      	ldr	r3, [r7, #0]
 8005580:	699b      	ldr	r3, [r3, #24]
 8005582:	041b      	lsls	r3, r3, #16
 8005584:	4313      	orrs	r3, r2
 8005586:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_ADVANCED_INSTANCE(htim->Instance))
 8005588:	687b      	ldr	r3, [r7, #4]
 800558a:	681b      	ldr	r3, [r3, #0]
 800558c:	4a25      	ldr	r2, [pc, #148]	; (8005624 <HAL_TIMEx_ConfigBreakDeadTime+0x134>)
 800558e:	4293      	cmp	r3, r2
 8005590:	d106      	bne.n	80055a0 <HAL_TIMEx_ConfigBreakDeadTime+0xb0>
  {
    /* Check the parameters */
    assert_param(IS_TIM_BREAK_AFMODE(sBreakDeadTimeConfig->BreakAFMode));

    /* Set BREAK AF mode */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BKBID, sBreakDeadTimeConfig->BreakAFMode);
 8005592:	68fb      	ldr	r3, [r7, #12]
 8005594:	4a24      	ldr	r2, [pc, #144]	; (8005628 <HAL_TIMEx_ConfigBreakDeadTime+0x138>)
 8005596:	401a      	ands	r2, r3
 8005598:	683b      	ldr	r3, [r7, #0]
 800559a:	69db      	ldr	r3, [r3, #28]
 800559c:	4313      	orrs	r3, r2
 800559e:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 80055a0:	687b      	ldr	r3, [r7, #4]
 80055a2:	681b      	ldr	r3, [r3, #0]
 80055a4:	4a1f      	ldr	r2, [pc, #124]	; (8005624 <HAL_TIMEx_ConfigBreakDeadTime+0x134>)
 80055a6:	4293      	cmp	r3, r2
 80055a8:	d121      	bne.n	80055ee <HAL_TIMEx_ConfigBreakDeadTime+0xfe>
    assert_param(IS_TIM_BREAK2_STATE(sBreakDeadTimeConfig->Break2State));
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 80055aa:	68fb      	ldr	r3, [r7, #12]
 80055ac:	4a1f      	ldr	r2, [pc, #124]	; (800562c <HAL_TIMEx_ConfigBreakDeadTime+0x13c>)
 80055ae:	401a      	ands	r2, r3
 80055b0:	683b      	ldr	r3, [r7, #0]
 80055b2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80055b4:	051b      	lsls	r3, r3, #20
 80055b6:	4313      	orrs	r3, r2
 80055b8:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 80055ba:	68fb      	ldr	r3, [r7, #12]
 80055bc:	4a1c      	ldr	r2, [pc, #112]	; (8005630 <HAL_TIMEx_ConfigBreakDeadTime+0x140>)
 80055be:	401a      	ands	r2, r3
 80055c0:	683b      	ldr	r3, [r7, #0]
 80055c2:	6a1b      	ldr	r3, [r3, #32]
 80055c4:	4313      	orrs	r3, r2
 80055c6:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 80055c8:	68fb      	ldr	r3, [r7, #12]
 80055ca:	4a1a      	ldr	r2, [pc, #104]	; (8005634 <HAL_TIMEx_ConfigBreakDeadTime+0x144>)
 80055cc:	401a      	ands	r2, r3
 80055ce:	683b      	ldr	r3, [r7, #0]
 80055d0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80055d2:	4313      	orrs	r3, r2
 80055d4:	60fb      	str	r3, [r7, #12]

    if (IS_TIM_ADVANCED_INSTANCE(htim->Instance))
 80055d6:	687b      	ldr	r3, [r7, #4]
 80055d8:	681b      	ldr	r3, [r3, #0]
 80055da:	4a12      	ldr	r2, [pc, #72]	; (8005624 <HAL_TIMEx_ConfigBreakDeadTime+0x134>)
 80055dc:	4293      	cmp	r3, r2
 80055de:	d106      	bne.n	80055ee <HAL_TIMEx_ConfigBreakDeadTime+0xfe>
    {
      /* Check the parameters */
      assert_param(IS_TIM_BREAK2_AFMODE(sBreakDeadTimeConfig->Break2AFMode));

      /* Set BREAK2 AF mode */
      MODIFY_REG(tmpbdtr, TIM_BDTR_BK2BID, sBreakDeadTimeConfig->Break2AFMode);
 80055e0:	68fb      	ldr	r3, [r7, #12]
 80055e2:	4a15      	ldr	r2, [pc, #84]	; (8005638 <HAL_TIMEx_ConfigBreakDeadTime+0x148>)
 80055e4:	401a      	ands	r2, r3
 80055e6:	683b      	ldr	r3, [r7, #0]
 80055e8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80055ea:	4313      	orrs	r3, r2
 80055ec:	60fb      	str	r3, [r7, #12]
    }
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 80055ee:	687b      	ldr	r3, [r7, #4]
 80055f0:	681b      	ldr	r3, [r3, #0]
 80055f2:	68fa      	ldr	r2, [r7, #12]
 80055f4:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 80055f6:	687b      	ldr	r3, [r7, #4]
 80055f8:	223c      	movs	r2, #60	; 0x3c
 80055fa:	2100      	movs	r1, #0
 80055fc:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80055fe:	2300      	movs	r3, #0
}
 8005600:	0018      	movs	r0, r3
 8005602:	46bd      	mov	sp, r7
 8005604:	b004      	add	sp, #16
 8005606:	bd80      	pop	{r7, pc}
 8005608:	fffffcff 	.word	0xfffffcff
 800560c:	fffffbff 	.word	0xfffffbff
 8005610:	fffff7ff 	.word	0xfffff7ff
 8005614:	ffffefff 	.word	0xffffefff
 8005618:	ffffdfff 	.word	0xffffdfff
 800561c:	ffffbfff 	.word	0xffffbfff
 8005620:	fff0ffff 	.word	0xfff0ffff
 8005624:	40012c00 	.word	0x40012c00
 8005628:	efffffff 	.word	0xefffffff
 800562c:	ff0fffff 	.word	0xff0fffff
 8005630:	feffffff 	.word	0xfeffffff
 8005634:	fdffffff 	.word	0xfdffffff
 8005638:	dfffffff 	.word	0xdfffffff

0800563c <lcd_init>:



/*--------------- Initialize LCD ------------------*/
void lcd_init(void)
{
 800563c:	b580      	push	{r7, lr}
 800563e:	af00      	add	r7, sp, #0
	
	HAL_Delay(30);
 8005640:	201e      	movs	r0, #30
 8005642:	f7fc fd53 	bl	80020ec <HAL_Delay>
	
	PIN_LOW(D4_PORT,D4_PIN);
 8005646:	23a0      	movs	r3, #160	; 0xa0
 8005648:	05db      	lsls	r3, r3, #23
 800564a:	2200      	movs	r2, #0
 800564c:	2104      	movs	r1, #4
 800564e:	0018      	movs	r0, r3
 8005650:	f7fd ffc8 	bl	80035e4 <HAL_GPIO_WritePin>
	PIN_HIGH(D5_PORT,D5_PIN);
 8005654:	23a0      	movs	r3, #160	; 0xa0
 8005656:	05db      	lsls	r3, r3, #23
 8005658:	2201      	movs	r2, #1
 800565a:	2108      	movs	r1, #8
 800565c:	0018      	movs	r0, r3
 800565e:	f7fd ffc1 	bl	80035e4 <HAL_GPIO_WritePin>
	PIN_LOW(D6_PORT,D6_PIN);
 8005662:	23a0      	movs	r3, #160	; 0xa0
 8005664:	05db      	lsls	r3, r3, #23
 8005666:	2200      	movs	r2, #0
 8005668:	2110      	movs	r1, #16
 800566a:	0018      	movs	r0, r3
 800566c:	f7fd ffba 	bl	80035e4 <HAL_GPIO_WritePin>
	PIN_LOW(D7_PORT,D7_PIN);
 8005670:	23a0      	movs	r3, #160	; 0xa0
 8005672:	05db      	lsls	r3, r3, #23
 8005674:	2200      	movs	r2, #0
 8005676:	2120      	movs	r1, #32
 8005678:	0018      	movs	r0, r3
 800567a:	f7fd ffb3 	bl	80035e4 <HAL_GPIO_WritePin>
	PIN_LOW(RS_PORT,RS_PIN);
 800567e:	23a0      	movs	r3, #160	; 0xa0
 8005680:	05db      	lsls	r3, r3, #23
 8005682:	2200      	movs	r2, #0
 8005684:	2101      	movs	r1, #1
 8005686:	0018      	movs	r0, r3
 8005688:	f7fd ffac 	bl	80035e4 <HAL_GPIO_WritePin>
	
	PIN_HIGH(EN_PORT,EN_PIN);
 800568c:	23a0      	movs	r3, #160	; 0xa0
 800568e:	05db      	lsls	r3, r3, #23
 8005690:	2201      	movs	r2, #1
 8005692:	2102      	movs	r1, #2
 8005694:	0018      	movs	r0, r3
 8005696:	f7fd ffa5 	bl	80035e4 <HAL_GPIO_WritePin>
	PIN_LOW(EN_PORT,EN_PIN);
 800569a:	23a0      	movs	r3, #160	; 0xa0
 800569c:	05db      	lsls	r3, r3, #23
 800569e:	2200      	movs	r2, #0
 80056a0:	2102      	movs	r1, #2
 80056a2:	0018      	movs	r0, r3
 80056a4:	f7fd ff9e 	bl	80035e4 <HAL_GPIO_WritePin>
	
	lcd_write(0,0x28);
 80056a8:	2128      	movs	r1, #40	; 0x28
 80056aa:	2000      	movs	r0, #0
 80056ac:	f000 f80f 	bl	80056ce <lcd_write>
	lcd_write(0,0x0c);
 80056b0:	210c      	movs	r1, #12
 80056b2:	2000      	movs	r0, #0
 80056b4:	f000 f80b 	bl	80056ce <lcd_write>
	lcd_write(0,0x06);
 80056b8:	2106      	movs	r1, #6
 80056ba:	2000      	movs	r0, #0
 80056bc:	f000 f807 	bl	80056ce <lcd_write>
	lcd_write(0,0x01);
 80056c0:	2101      	movs	r1, #1
 80056c2:	2000      	movs	r0, #0
 80056c4:	f000 f803 	bl	80056ce <lcd_write>
}
 80056c8:	46c0      	nop			; (mov r8, r8)
 80056ca:	46bd      	mov	sp, r7
 80056cc:	bd80      	pop	{r7, pc}

080056ce <lcd_write>:

/*--------------- Write To LCD ---------------*/
void lcd_write(uint8_t type,uint8_t data)
{
 80056ce:	b580      	push	{r7, lr}
 80056d0:	b082      	sub	sp, #8
 80056d2:	af00      	add	r7, sp, #0
 80056d4:	0002      	movs	r2, r0
 80056d6:	1dfb      	adds	r3, r7, #7
 80056d8:	701a      	strb	r2, [r3, #0]
 80056da:	1dbb      	adds	r3, r7, #6
 80056dc:	1c0a      	adds	r2, r1, #0
 80056de:	701a      	strb	r2, [r3, #0]
	HAL_Delay(2);
 80056e0:	2002      	movs	r0, #2
 80056e2:	f7fc fd03 	bl	80020ec <HAL_Delay>
	if(type)
 80056e6:	1dfb      	adds	r3, r7, #7
 80056e8:	781b      	ldrb	r3, [r3, #0]
 80056ea:	2b00      	cmp	r3, #0
 80056ec:	d007      	beq.n	80056fe <lcd_write+0x30>
	{
		PIN_HIGH(RS_PORT,RS_PIN);
 80056ee:	23a0      	movs	r3, #160	; 0xa0
 80056f0:	05db      	lsls	r3, r3, #23
 80056f2:	2201      	movs	r2, #1
 80056f4:	2101      	movs	r1, #1
 80056f6:	0018      	movs	r0, r3
 80056f8:	f7fd ff74 	bl	80035e4 <HAL_GPIO_WritePin>
 80056fc:	e006      	b.n	800570c <lcd_write+0x3e>
	}else
	{
		PIN_LOW(RS_PORT,RS_PIN);
 80056fe:	23a0      	movs	r3, #160	; 0xa0
 8005700:	05db      	lsls	r3, r3, #23
 8005702:	2200      	movs	r2, #0
 8005704:	2101      	movs	r1, #1
 8005706:	0018      	movs	r0, r3
 8005708:	f7fd ff6c 	bl	80035e4 <HAL_GPIO_WritePin>
	}
	
	//Send High Nibble
	if(data&0x80)
 800570c:	1dbb      	adds	r3, r7, #6
 800570e:	781b      	ldrb	r3, [r3, #0]
 8005710:	b25b      	sxtb	r3, r3
 8005712:	2b00      	cmp	r3, #0
 8005714:	da07      	bge.n	8005726 <lcd_write+0x58>
	{
		PIN_HIGH(D7_PORT,D7_PIN);
 8005716:	23a0      	movs	r3, #160	; 0xa0
 8005718:	05db      	lsls	r3, r3, #23
 800571a:	2201      	movs	r2, #1
 800571c:	2120      	movs	r1, #32
 800571e:	0018      	movs	r0, r3
 8005720:	f7fd ff60 	bl	80035e4 <HAL_GPIO_WritePin>
 8005724:	e006      	b.n	8005734 <lcd_write+0x66>
	}else
	{
		PIN_LOW(D7_PORT,D7_PIN);
 8005726:	23a0      	movs	r3, #160	; 0xa0
 8005728:	05db      	lsls	r3, r3, #23
 800572a:	2200      	movs	r2, #0
 800572c:	2120      	movs	r1, #32
 800572e:	0018      	movs	r0, r3
 8005730:	f7fd ff58 	bl	80035e4 <HAL_GPIO_WritePin>
	}
	
	if(data&0x40)
 8005734:	1dbb      	adds	r3, r7, #6
 8005736:	781b      	ldrb	r3, [r3, #0]
 8005738:	2240      	movs	r2, #64	; 0x40
 800573a:	4013      	ands	r3, r2
 800573c:	d007      	beq.n	800574e <lcd_write+0x80>
	{
		PIN_HIGH(D6_PORT,D6_PIN);
 800573e:	23a0      	movs	r3, #160	; 0xa0
 8005740:	05db      	lsls	r3, r3, #23
 8005742:	2201      	movs	r2, #1
 8005744:	2110      	movs	r1, #16
 8005746:	0018      	movs	r0, r3
 8005748:	f7fd ff4c 	bl	80035e4 <HAL_GPIO_WritePin>
 800574c:	e006      	b.n	800575c <lcd_write+0x8e>
	}else
	{
		PIN_LOW(D6_PORT,D6_PIN);
 800574e:	23a0      	movs	r3, #160	; 0xa0
 8005750:	05db      	lsls	r3, r3, #23
 8005752:	2200      	movs	r2, #0
 8005754:	2110      	movs	r1, #16
 8005756:	0018      	movs	r0, r3
 8005758:	f7fd ff44 	bl	80035e4 <HAL_GPIO_WritePin>
	}
	
	if(data&0x20)
 800575c:	1dbb      	adds	r3, r7, #6
 800575e:	781b      	ldrb	r3, [r3, #0]
 8005760:	2220      	movs	r2, #32
 8005762:	4013      	ands	r3, r2
 8005764:	d007      	beq.n	8005776 <lcd_write+0xa8>
	{
		PIN_HIGH(D5_PORT,D5_PIN);
 8005766:	23a0      	movs	r3, #160	; 0xa0
 8005768:	05db      	lsls	r3, r3, #23
 800576a:	2201      	movs	r2, #1
 800576c:	2108      	movs	r1, #8
 800576e:	0018      	movs	r0, r3
 8005770:	f7fd ff38 	bl	80035e4 <HAL_GPIO_WritePin>
 8005774:	e006      	b.n	8005784 <lcd_write+0xb6>
	}else
	{
		PIN_LOW(D5_PORT,D5_PIN);
 8005776:	23a0      	movs	r3, #160	; 0xa0
 8005778:	05db      	lsls	r3, r3, #23
 800577a:	2200      	movs	r2, #0
 800577c:	2108      	movs	r1, #8
 800577e:	0018      	movs	r0, r3
 8005780:	f7fd ff30 	bl	80035e4 <HAL_GPIO_WritePin>
	}
	
	if(data&0x10)
 8005784:	1dbb      	adds	r3, r7, #6
 8005786:	781b      	ldrb	r3, [r3, #0]
 8005788:	2210      	movs	r2, #16
 800578a:	4013      	ands	r3, r2
 800578c:	d007      	beq.n	800579e <lcd_write+0xd0>
	{
		PIN_HIGH(D4_PORT,D4_PIN);
 800578e:	23a0      	movs	r3, #160	; 0xa0
 8005790:	05db      	lsls	r3, r3, #23
 8005792:	2201      	movs	r2, #1
 8005794:	2104      	movs	r1, #4
 8005796:	0018      	movs	r0, r3
 8005798:	f7fd ff24 	bl	80035e4 <HAL_GPIO_WritePin>
 800579c:	e006      	b.n	80057ac <lcd_write+0xde>
	}else
	{
		PIN_LOW(D4_PORT,D4_PIN);
 800579e:	23a0      	movs	r3, #160	; 0xa0
 80057a0:	05db      	lsls	r3, r3, #23
 80057a2:	2200      	movs	r2, #0
 80057a4:	2104      	movs	r1, #4
 80057a6:	0018      	movs	r0, r3
 80057a8:	f7fd ff1c 	bl	80035e4 <HAL_GPIO_WritePin>
	}
	PIN_HIGH(EN_PORT,EN_PIN);
 80057ac:	23a0      	movs	r3, #160	; 0xa0
 80057ae:	05db      	lsls	r3, r3, #23
 80057b0:	2201      	movs	r2, #1
 80057b2:	2102      	movs	r1, #2
 80057b4:	0018      	movs	r0, r3
 80057b6:	f7fd ff15 	bl	80035e4 <HAL_GPIO_WritePin>
	PIN_LOW(EN_PORT,EN_PIN);
 80057ba:	23a0      	movs	r3, #160	; 0xa0
 80057bc:	05db      	lsls	r3, r3, #23
 80057be:	2200      	movs	r2, #0
 80057c0:	2102      	movs	r1, #2
 80057c2:	0018      	movs	r0, r3
 80057c4:	f7fd ff0e 	bl	80035e4 <HAL_GPIO_WritePin>
	

	//Send Low Nibble
	if(data&0x08)
 80057c8:	1dbb      	adds	r3, r7, #6
 80057ca:	781b      	ldrb	r3, [r3, #0]
 80057cc:	2208      	movs	r2, #8
 80057ce:	4013      	ands	r3, r2
 80057d0:	d007      	beq.n	80057e2 <lcd_write+0x114>
	{
		PIN_HIGH(D7_PORT,D7_PIN);
 80057d2:	23a0      	movs	r3, #160	; 0xa0
 80057d4:	05db      	lsls	r3, r3, #23
 80057d6:	2201      	movs	r2, #1
 80057d8:	2120      	movs	r1, #32
 80057da:	0018      	movs	r0, r3
 80057dc:	f7fd ff02 	bl	80035e4 <HAL_GPIO_WritePin>
 80057e0:	e006      	b.n	80057f0 <lcd_write+0x122>
	}else
	{
		PIN_LOW(D7_PORT,D7_PIN);
 80057e2:	23a0      	movs	r3, #160	; 0xa0
 80057e4:	05db      	lsls	r3, r3, #23
 80057e6:	2200      	movs	r2, #0
 80057e8:	2120      	movs	r1, #32
 80057ea:	0018      	movs	r0, r3
 80057ec:	f7fd fefa 	bl	80035e4 <HAL_GPIO_WritePin>
	}
	
	if(data&0x04)
 80057f0:	1dbb      	adds	r3, r7, #6
 80057f2:	781b      	ldrb	r3, [r3, #0]
 80057f4:	2204      	movs	r2, #4
 80057f6:	4013      	ands	r3, r2
 80057f8:	d007      	beq.n	800580a <lcd_write+0x13c>
	{
		PIN_HIGH(D6_PORT,D6_PIN);
 80057fa:	23a0      	movs	r3, #160	; 0xa0
 80057fc:	05db      	lsls	r3, r3, #23
 80057fe:	2201      	movs	r2, #1
 8005800:	2110      	movs	r1, #16
 8005802:	0018      	movs	r0, r3
 8005804:	f7fd feee 	bl	80035e4 <HAL_GPIO_WritePin>
 8005808:	e006      	b.n	8005818 <lcd_write+0x14a>
	}else
	{
		PIN_LOW(D6_PORT,D6_PIN);
 800580a:	23a0      	movs	r3, #160	; 0xa0
 800580c:	05db      	lsls	r3, r3, #23
 800580e:	2200      	movs	r2, #0
 8005810:	2110      	movs	r1, #16
 8005812:	0018      	movs	r0, r3
 8005814:	f7fd fee6 	bl	80035e4 <HAL_GPIO_WritePin>
	}
	
	if(data&0x02)
 8005818:	1dbb      	adds	r3, r7, #6
 800581a:	781b      	ldrb	r3, [r3, #0]
 800581c:	2202      	movs	r2, #2
 800581e:	4013      	ands	r3, r2
 8005820:	d007      	beq.n	8005832 <lcd_write+0x164>
	{
		PIN_HIGH(D5_PORT,D5_PIN);
 8005822:	23a0      	movs	r3, #160	; 0xa0
 8005824:	05db      	lsls	r3, r3, #23
 8005826:	2201      	movs	r2, #1
 8005828:	2108      	movs	r1, #8
 800582a:	0018      	movs	r0, r3
 800582c:	f7fd feda 	bl	80035e4 <HAL_GPIO_WritePin>
 8005830:	e006      	b.n	8005840 <lcd_write+0x172>
	}else
	{
		PIN_LOW(D5_PORT,D5_PIN);
 8005832:	23a0      	movs	r3, #160	; 0xa0
 8005834:	05db      	lsls	r3, r3, #23
 8005836:	2200      	movs	r2, #0
 8005838:	2108      	movs	r1, #8
 800583a:	0018      	movs	r0, r3
 800583c:	f7fd fed2 	bl	80035e4 <HAL_GPIO_WritePin>
	}
	
	if(data&0x01)
 8005840:	1dbb      	adds	r3, r7, #6
 8005842:	781b      	ldrb	r3, [r3, #0]
 8005844:	2201      	movs	r2, #1
 8005846:	4013      	ands	r3, r2
 8005848:	d007      	beq.n	800585a <lcd_write+0x18c>
	{
		PIN_HIGH(D4_PORT,D4_PIN);
 800584a:	23a0      	movs	r3, #160	; 0xa0
 800584c:	05db      	lsls	r3, r3, #23
 800584e:	2201      	movs	r2, #1
 8005850:	2104      	movs	r1, #4
 8005852:	0018      	movs	r0, r3
 8005854:	f7fd fec6 	bl	80035e4 <HAL_GPIO_WritePin>
 8005858:	e006      	b.n	8005868 <lcd_write+0x19a>
	}else
	{
		PIN_LOW(D4_PORT,D4_PIN);
 800585a:	23a0      	movs	r3, #160	; 0xa0
 800585c:	05db      	lsls	r3, r3, #23
 800585e:	2200      	movs	r2, #0
 8005860:	2104      	movs	r1, #4
 8005862:	0018      	movs	r0, r3
 8005864:	f7fd febe 	bl	80035e4 <HAL_GPIO_WritePin>
	}
	PIN_HIGH(EN_PORT,EN_PIN);
 8005868:	23a0      	movs	r3, #160	; 0xa0
 800586a:	05db      	lsls	r3, r3, #23
 800586c:	2201      	movs	r2, #1
 800586e:	2102      	movs	r1, #2
 8005870:	0018      	movs	r0, r3
 8005872:	f7fd feb7 	bl	80035e4 <HAL_GPIO_WritePin>
	PIN_LOW(EN_PORT,EN_PIN);
 8005876:	23a0      	movs	r3, #160	; 0xa0
 8005878:	05db      	lsls	r3, r3, #23
 800587a:	2200      	movs	r2, #0
 800587c:	2102      	movs	r1, #2
 800587e:	0018      	movs	r0, r3
 8005880:	f7fd feb0 	bl	80035e4 <HAL_GPIO_WritePin>
}
 8005884:	46c0      	nop			; (mov r8, r8)
 8005886:	46bd      	mov	sp, r7
 8005888:	b002      	add	sp, #8
 800588a:	bd80      	pop	{r7, pc}

0800588c <lcd_puts>:

void lcd_puts(uint8_t x, uint8_t y, char *string)
{
 800588c:	b580      	push	{r7, lr}
 800588e:	b082      	sub	sp, #8
 8005890:	af00      	add	r7, sp, #0
 8005892:	603a      	str	r2, [r7, #0]
 8005894:	1dfb      	adds	r3, r7, #7
 8005896:	1c02      	adds	r2, r0, #0
 8005898:	701a      	strb	r2, [r3, #0]
 800589a:	1dbb      	adds	r3, r7, #6
 800589c:	1c0a      	adds	r2, r1, #0
 800589e:	701a      	strb	r2, [r3, #0]
	//Set Cursor Position
	#ifdef LCD16xN	//For LCD16x2 or LCD16x4
	switch(x)
 80058a0:	1dfb      	adds	r3, r7, #7
 80058a2:	781b      	ldrb	r3, [r3, #0]
 80058a4:	2b03      	cmp	r3, #3
 80058a6:	d023      	beq.n	80058f0 <lcd_puts+0x64>
 80058a8:	dc35      	bgt.n	8005916 <lcd_puts+0x8a>
 80058aa:	2b02      	cmp	r3, #2
 80058ac:	d017      	beq.n	80058de <lcd_puts+0x52>
 80058ae:	dc32      	bgt.n	8005916 <lcd_puts+0x8a>
 80058b0:	2b00      	cmp	r3, #0
 80058b2:	d002      	beq.n	80058ba <lcd_puts+0x2e>
 80058b4:	2b01      	cmp	r3, #1
 80058b6:	d009      	beq.n	80058cc <lcd_puts+0x40>
 80058b8:	e023      	b.n	8005902 <lcd_puts+0x76>
	{
		case 0: //Row 0
			lcd_write(0,0x80+0x00+y);
 80058ba:	1dbb      	adds	r3, r7, #6
 80058bc:	781b      	ldrb	r3, [r3, #0]
 80058be:	3b80      	subs	r3, #128	; 0x80
 80058c0:	b2db      	uxtb	r3, r3
 80058c2:	0019      	movs	r1, r3
 80058c4:	2000      	movs	r0, #0
 80058c6:	f7ff ff02 	bl	80056ce <lcd_write>
			break;
 80058ca:	e01a      	b.n	8005902 <lcd_puts+0x76>
		case 1: //Row 1
			lcd_write(0,0x80+0x40+y);
 80058cc:	1dbb      	adds	r3, r7, #6
 80058ce:	781b      	ldrb	r3, [r3, #0]
 80058d0:	3b40      	subs	r3, #64	; 0x40
 80058d2:	b2db      	uxtb	r3, r3
 80058d4:	0019      	movs	r1, r3
 80058d6:	2000      	movs	r0, #0
 80058d8:	f7ff fef9 	bl	80056ce <lcd_write>
			break;
 80058dc:	e011      	b.n	8005902 <lcd_puts+0x76>
		case 2: //Row 2
			lcd_write(0,0x80+0x10+y);
 80058de:	1dbb      	adds	r3, r7, #6
 80058e0:	781b      	ldrb	r3, [r3, #0]
 80058e2:	3b70      	subs	r3, #112	; 0x70
 80058e4:	b2db      	uxtb	r3, r3
 80058e6:	0019      	movs	r1, r3
 80058e8:	2000      	movs	r0, #0
 80058ea:	f7ff fef0 	bl	80056ce <lcd_write>
			break;
 80058ee:	e008      	b.n	8005902 <lcd_puts+0x76>
		case 3: //Row 3
			lcd_write(0,0x80+0x50+y);
 80058f0:	1dbb      	adds	r3, r7, #6
 80058f2:	781b      	ldrb	r3, [r3, #0]
 80058f4:	3b30      	subs	r3, #48	; 0x30
 80058f6:	b2db      	uxtb	r3, r3
 80058f8:	0019      	movs	r1, r3
 80058fa:	2000      	movs	r0, #0
 80058fc:	f7ff fee7 	bl	80056ce <lcd_write>
			break;
 8005900:	46c0      	nop			; (mov r8, r8)
			lcd_write(0,0x80+0x54+y);
			break;
	}
	#endif
	
	while(*string)
 8005902:	e008      	b.n	8005916 <lcd_puts+0x8a>
	{
		lcd_write(1,*string);
 8005904:	683b      	ldr	r3, [r7, #0]
 8005906:	781b      	ldrb	r3, [r3, #0]
 8005908:	0019      	movs	r1, r3
 800590a:	2001      	movs	r0, #1
 800590c:	f7ff fedf 	bl	80056ce <lcd_write>
		string++;
 8005910:	683b      	ldr	r3, [r7, #0]
 8005912:	3301      	adds	r3, #1
 8005914:	603b      	str	r3, [r7, #0]
	while(*string)
 8005916:	683b      	ldr	r3, [r7, #0]
 8005918:	781b      	ldrb	r3, [r3, #0]
 800591a:	2b00      	cmp	r3, #0
 800591c:	d1f2      	bne.n	8005904 <lcd_puts+0x78>
	}
}
 800591e:	46c0      	nop			; (mov r8, r8)
 8005920:	46c0      	nop			; (mov r8, r8)
 8005922:	46bd      	mov	sp, r7
 8005924:	b002      	add	sp, #8
 8005926:	bd80      	pop	{r7, pc}

08005928 <lcd_clear>:
void lcd_clear(void)
{
 8005928:	b580      	push	{r7, lr}
 800592a:	af00      	add	r7, sp, #0
	lcd_write(0,0x01);
 800592c:	2101      	movs	r1, #1
 800592e:	2000      	movs	r0, #0
 8005930:	f7ff fecd 	bl	80056ce <lcd_write>
}
 8005934:	46c0      	nop			; (mov r8, r8)
 8005936:	46bd      	mov	sp, r7
 8005938:	bd80      	pop	{r7, pc}
	...

0800593c <__errno>:
 800593c:	4b01      	ldr	r3, [pc, #4]	; (8005944 <__errno+0x8>)
 800593e:	6818      	ldr	r0, [r3, #0]
 8005940:	4770      	bx	lr
 8005942:	46c0      	nop			; (mov r8, r8)
 8005944:	2000000c 	.word	0x2000000c

08005948 <__libc_init_array>:
 8005948:	b570      	push	{r4, r5, r6, lr}
 800594a:	2600      	movs	r6, #0
 800594c:	4d0c      	ldr	r5, [pc, #48]	; (8005980 <__libc_init_array+0x38>)
 800594e:	4c0d      	ldr	r4, [pc, #52]	; (8005984 <__libc_init_array+0x3c>)
 8005950:	1b64      	subs	r4, r4, r5
 8005952:	10a4      	asrs	r4, r4, #2
 8005954:	42a6      	cmp	r6, r4
 8005956:	d109      	bne.n	800596c <__libc_init_array+0x24>
 8005958:	2600      	movs	r6, #0
 800595a:	f000 fc8b 	bl	8006274 <_init>
 800595e:	4d0a      	ldr	r5, [pc, #40]	; (8005988 <__libc_init_array+0x40>)
 8005960:	4c0a      	ldr	r4, [pc, #40]	; (800598c <__libc_init_array+0x44>)
 8005962:	1b64      	subs	r4, r4, r5
 8005964:	10a4      	asrs	r4, r4, #2
 8005966:	42a6      	cmp	r6, r4
 8005968:	d105      	bne.n	8005976 <__libc_init_array+0x2e>
 800596a:	bd70      	pop	{r4, r5, r6, pc}
 800596c:	00b3      	lsls	r3, r6, #2
 800596e:	58eb      	ldr	r3, [r5, r3]
 8005970:	4798      	blx	r3
 8005972:	3601      	adds	r6, #1
 8005974:	e7ee      	b.n	8005954 <__libc_init_array+0xc>
 8005976:	00b3      	lsls	r3, r6, #2
 8005978:	58eb      	ldr	r3, [r5, r3]
 800597a:	4798      	blx	r3
 800597c:	3601      	adds	r6, #1
 800597e:	e7f2      	b.n	8005966 <__libc_init_array+0x1e>
 8005980:	080063b8 	.word	0x080063b8
 8005984:	080063b8 	.word	0x080063b8
 8005988:	080063b8 	.word	0x080063b8
 800598c:	080063bc 	.word	0x080063bc

08005990 <memset>:
 8005990:	0003      	movs	r3, r0
 8005992:	1882      	adds	r2, r0, r2
 8005994:	4293      	cmp	r3, r2
 8005996:	d100      	bne.n	800599a <memset+0xa>
 8005998:	4770      	bx	lr
 800599a:	7019      	strb	r1, [r3, #0]
 800599c:	3301      	adds	r3, #1
 800599e:	e7f9      	b.n	8005994 <memset+0x4>

080059a0 <siprintf>:
 80059a0:	b40e      	push	{r1, r2, r3}
 80059a2:	b500      	push	{lr}
 80059a4:	490b      	ldr	r1, [pc, #44]	; (80059d4 <siprintf+0x34>)
 80059a6:	b09c      	sub	sp, #112	; 0x70
 80059a8:	ab1d      	add	r3, sp, #116	; 0x74
 80059aa:	9002      	str	r0, [sp, #8]
 80059ac:	9006      	str	r0, [sp, #24]
 80059ae:	9107      	str	r1, [sp, #28]
 80059b0:	9104      	str	r1, [sp, #16]
 80059b2:	4809      	ldr	r0, [pc, #36]	; (80059d8 <siprintf+0x38>)
 80059b4:	4909      	ldr	r1, [pc, #36]	; (80059dc <siprintf+0x3c>)
 80059b6:	cb04      	ldmia	r3!, {r2}
 80059b8:	9105      	str	r1, [sp, #20]
 80059ba:	6800      	ldr	r0, [r0, #0]
 80059bc:	a902      	add	r1, sp, #8
 80059be:	9301      	str	r3, [sp, #4]
 80059c0:	f000 f870 	bl	8005aa4 <_svfiprintf_r>
 80059c4:	2300      	movs	r3, #0
 80059c6:	9a02      	ldr	r2, [sp, #8]
 80059c8:	7013      	strb	r3, [r2, #0]
 80059ca:	b01c      	add	sp, #112	; 0x70
 80059cc:	bc08      	pop	{r3}
 80059ce:	b003      	add	sp, #12
 80059d0:	4718      	bx	r3
 80059d2:	46c0      	nop			; (mov r8, r8)
 80059d4:	7fffffff 	.word	0x7fffffff
 80059d8:	2000000c 	.word	0x2000000c
 80059dc:	ffff0208 	.word	0xffff0208

080059e0 <__ssputs_r>:
 80059e0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80059e2:	688e      	ldr	r6, [r1, #8]
 80059e4:	b085      	sub	sp, #20
 80059e6:	0007      	movs	r7, r0
 80059e8:	000c      	movs	r4, r1
 80059ea:	9203      	str	r2, [sp, #12]
 80059ec:	9301      	str	r3, [sp, #4]
 80059ee:	429e      	cmp	r6, r3
 80059f0:	d83c      	bhi.n	8005a6c <__ssputs_r+0x8c>
 80059f2:	2390      	movs	r3, #144	; 0x90
 80059f4:	898a      	ldrh	r2, [r1, #12]
 80059f6:	00db      	lsls	r3, r3, #3
 80059f8:	421a      	tst	r2, r3
 80059fa:	d034      	beq.n	8005a66 <__ssputs_r+0x86>
 80059fc:	6909      	ldr	r1, [r1, #16]
 80059fe:	6823      	ldr	r3, [r4, #0]
 8005a00:	6960      	ldr	r0, [r4, #20]
 8005a02:	1a5b      	subs	r3, r3, r1
 8005a04:	9302      	str	r3, [sp, #8]
 8005a06:	2303      	movs	r3, #3
 8005a08:	4343      	muls	r3, r0
 8005a0a:	0fdd      	lsrs	r5, r3, #31
 8005a0c:	18ed      	adds	r5, r5, r3
 8005a0e:	9b01      	ldr	r3, [sp, #4]
 8005a10:	9802      	ldr	r0, [sp, #8]
 8005a12:	3301      	adds	r3, #1
 8005a14:	181b      	adds	r3, r3, r0
 8005a16:	106d      	asrs	r5, r5, #1
 8005a18:	42ab      	cmp	r3, r5
 8005a1a:	d900      	bls.n	8005a1e <__ssputs_r+0x3e>
 8005a1c:	001d      	movs	r5, r3
 8005a1e:	0553      	lsls	r3, r2, #21
 8005a20:	d532      	bpl.n	8005a88 <__ssputs_r+0xa8>
 8005a22:	0029      	movs	r1, r5
 8005a24:	0038      	movs	r0, r7
 8005a26:	f000 fb53 	bl	80060d0 <_malloc_r>
 8005a2a:	1e06      	subs	r6, r0, #0
 8005a2c:	d109      	bne.n	8005a42 <__ssputs_r+0x62>
 8005a2e:	230c      	movs	r3, #12
 8005a30:	603b      	str	r3, [r7, #0]
 8005a32:	2340      	movs	r3, #64	; 0x40
 8005a34:	2001      	movs	r0, #1
 8005a36:	89a2      	ldrh	r2, [r4, #12]
 8005a38:	4240      	negs	r0, r0
 8005a3a:	4313      	orrs	r3, r2
 8005a3c:	81a3      	strh	r3, [r4, #12]
 8005a3e:	b005      	add	sp, #20
 8005a40:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005a42:	9a02      	ldr	r2, [sp, #8]
 8005a44:	6921      	ldr	r1, [r4, #16]
 8005a46:	f000 faba 	bl	8005fbe <memcpy>
 8005a4a:	89a3      	ldrh	r3, [r4, #12]
 8005a4c:	4a14      	ldr	r2, [pc, #80]	; (8005aa0 <__ssputs_r+0xc0>)
 8005a4e:	401a      	ands	r2, r3
 8005a50:	2380      	movs	r3, #128	; 0x80
 8005a52:	4313      	orrs	r3, r2
 8005a54:	81a3      	strh	r3, [r4, #12]
 8005a56:	9b02      	ldr	r3, [sp, #8]
 8005a58:	6126      	str	r6, [r4, #16]
 8005a5a:	18f6      	adds	r6, r6, r3
 8005a5c:	6026      	str	r6, [r4, #0]
 8005a5e:	6165      	str	r5, [r4, #20]
 8005a60:	9e01      	ldr	r6, [sp, #4]
 8005a62:	1aed      	subs	r5, r5, r3
 8005a64:	60a5      	str	r5, [r4, #8]
 8005a66:	9b01      	ldr	r3, [sp, #4]
 8005a68:	429e      	cmp	r6, r3
 8005a6a:	d900      	bls.n	8005a6e <__ssputs_r+0x8e>
 8005a6c:	9e01      	ldr	r6, [sp, #4]
 8005a6e:	0032      	movs	r2, r6
 8005a70:	9903      	ldr	r1, [sp, #12]
 8005a72:	6820      	ldr	r0, [r4, #0]
 8005a74:	f000 faac 	bl	8005fd0 <memmove>
 8005a78:	68a3      	ldr	r3, [r4, #8]
 8005a7a:	2000      	movs	r0, #0
 8005a7c:	1b9b      	subs	r3, r3, r6
 8005a7e:	60a3      	str	r3, [r4, #8]
 8005a80:	6823      	ldr	r3, [r4, #0]
 8005a82:	199e      	adds	r6, r3, r6
 8005a84:	6026      	str	r6, [r4, #0]
 8005a86:	e7da      	b.n	8005a3e <__ssputs_r+0x5e>
 8005a88:	002a      	movs	r2, r5
 8005a8a:	0038      	movs	r0, r7
 8005a8c:	f000 fb96 	bl	80061bc <_realloc_r>
 8005a90:	1e06      	subs	r6, r0, #0
 8005a92:	d1e0      	bne.n	8005a56 <__ssputs_r+0x76>
 8005a94:	0038      	movs	r0, r7
 8005a96:	6921      	ldr	r1, [r4, #16]
 8005a98:	f000 faae 	bl	8005ff8 <_free_r>
 8005a9c:	e7c7      	b.n	8005a2e <__ssputs_r+0x4e>
 8005a9e:	46c0      	nop			; (mov r8, r8)
 8005aa0:	fffffb7f 	.word	0xfffffb7f

08005aa4 <_svfiprintf_r>:
 8005aa4:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005aa6:	b0a1      	sub	sp, #132	; 0x84
 8005aa8:	9003      	str	r0, [sp, #12]
 8005aaa:	001d      	movs	r5, r3
 8005aac:	898b      	ldrh	r3, [r1, #12]
 8005aae:	000f      	movs	r7, r1
 8005ab0:	0016      	movs	r6, r2
 8005ab2:	061b      	lsls	r3, r3, #24
 8005ab4:	d511      	bpl.n	8005ada <_svfiprintf_r+0x36>
 8005ab6:	690b      	ldr	r3, [r1, #16]
 8005ab8:	2b00      	cmp	r3, #0
 8005aba:	d10e      	bne.n	8005ada <_svfiprintf_r+0x36>
 8005abc:	2140      	movs	r1, #64	; 0x40
 8005abe:	f000 fb07 	bl	80060d0 <_malloc_r>
 8005ac2:	6038      	str	r0, [r7, #0]
 8005ac4:	6138      	str	r0, [r7, #16]
 8005ac6:	2800      	cmp	r0, #0
 8005ac8:	d105      	bne.n	8005ad6 <_svfiprintf_r+0x32>
 8005aca:	230c      	movs	r3, #12
 8005acc:	9a03      	ldr	r2, [sp, #12]
 8005ace:	3801      	subs	r0, #1
 8005ad0:	6013      	str	r3, [r2, #0]
 8005ad2:	b021      	add	sp, #132	; 0x84
 8005ad4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005ad6:	2340      	movs	r3, #64	; 0x40
 8005ad8:	617b      	str	r3, [r7, #20]
 8005ada:	2300      	movs	r3, #0
 8005adc:	ac08      	add	r4, sp, #32
 8005ade:	6163      	str	r3, [r4, #20]
 8005ae0:	3320      	adds	r3, #32
 8005ae2:	7663      	strb	r3, [r4, #25]
 8005ae4:	3310      	adds	r3, #16
 8005ae6:	76a3      	strb	r3, [r4, #26]
 8005ae8:	9507      	str	r5, [sp, #28]
 8005aea:	0035      	movs	r5, r6
 8005aec:	782b      	ldrb	r3, [r5, #0]
 8005aee:	2b00      	cmp	r3, #0
 8005af0:	d001      	beq.n	8005af6 <_svfiprintf_r+0x52>
 8005af2:	2b25      	cmp	r3, #37	; 0x25
 8005af4:	d147      	bne.n	8005b86 <_svfiprintf_r+0xe2>
 8005af6:	1bab      	subs	r3, r5, r6
 8005af8:	9305      	str	r3, [sp, #20]
 8005afa:	42b5      	cmp	r5, r6
 8005afc:	d00c      	beq.n	8005b18 <_svfiprintf_r+0x74>
 8005afe:	0032      	movs	r2, r6
 8005b00:	0039      	movs	r1, r7
 8005b02:	9803      	ldr	r0, [sp, #12]
 8005b04:	f7ff ff6c 	bl	80059e0 <__ssputs_r>
 8005b08:	1c43      	adds	r3, r0, #1
 8005b0a:	d100      	bne.n	8005b0e <_svfiprintf_r+0x6a>
 8005b0c:	e0ae      	b.n	8005c6c <_svfiprintf_r+0x1c8>
 8005b0e:	6962      	ldr	r2, [r4, #20]
 8005b10:	9b05      	ldr	r3, [sp, #20]
 8005b12:	4694      	mov	ip, r2
 8005b14:	4463      	add	r3, ip
 8005b16:	6163      	str	r3, [r4, #20]
 8005b18:	782b      	ldrb	r3, [r5, #0]
 8005b1a:	2b00      	cmp	r3, #0
 8005b1c:	d100      	bne.n	8005b20 <_svfiprintf_r+0x7c>
 8005b1e:	e0a5      	b.n	8005c6c <_svfiprintf_r+0x1c8>
 8005b20:	2201      	movs	r2, #1
 8005b22:	2300      	movs	r3, #0
 8005b24:	4252      	negs	r2, r2
 8005b26:	6062      	str	r2, [r4, #4]
 8005b28:	a904      	add	r1, sp, #16
 8005b2a:	3254      	adds	r2, #84	; 0x54
 8005b2c:	1852      	adds	r2, r2, r1
 8005b2e:	1c6e      	adds	r6, r5, #1
 8005b30:	6023      	str	r3, [r4, #0]
 8005b32:	60e3      	str	r3, [r4, #12]
 8005b34:	60a3      	str	r3, [r4, #8]
 8005b36:	7013      	strb	r3, [r2, #0]
 8005b38:	65a3      	str	r3, [r4, #88]	; 0x58
 8005b3a:	2205      	movs	r2, #5
 8005b3c:	7831      	ldrb	r1, [r6, #0]
 8005b3e:	4854      	ldr	r0, [pc, #336]	; (8005c90 <_svfiprintf_r+0x1ec>)
 8005b40:	f000 fa32 	bl	8005fa8 <memchr>
 8005b44:	1c75      	adds	r5, r6, #1
 8005b46:	2800      	cmp	r0, #0
 8005b48:	d11f      	bne.n	8005b8a <_svfiprintf_r+0xe6>
 8005b4a:	6822      	ldr	r2, [r4, #0]
 8005b4c:	06d3      	lsls	r3, r2, #27
 8005b4e:	d504      	bpl.n	8005b5a <_svfiprintf_r+0xb6>
 8005b50:	2353      	movs	r3, #83	; 0x53
 8005b52:	a904      	add	r1, sp, #16
 8005b54:	185b      	adds	r3, r3, r1
 8005b56:	2120      	movs	r1, #32
 8005b58:	7019      	strb	r1, [r3, #0]
 8005b5a:	0713      	lsls	r3, r2, #28
 8005b5c:	d504      	bpl.n	8005b68 <_svfiprintf_r+0xc4>
 8005b5e:	2353      	movs	r3, #83	; 0x53
 8005b60:	a904      	add	r1, sp, #16
 8005b62:	185b      	adds	r3, r3, r1
 8005b64:	212b      	movs	r1, #43	; 0x2b
 8005b66:	7019      	strb	r1, [r3, #0]
 8005b68:	7833      	ldrb	r3, [r6, #0]
 8005b6a:	2b2a      	cmp	r3, #42	; 0x2a
 8005b6c:	d016      	beq.n	8005b9c <_svfiprintf_r+0xf8>
 8005b6e:	0035      	movs	r5, r6
 8005b70:	2100      	movs	r1, #0
 8005b72:	200a      	movs	r0, #10
 8005b74:	68e3      	ldr	r3, [r4, #12]
 8005b76:	782a      	ldrb	r2, [r5, #0]
 8005b78:	1c6e      	adds	r6, r5, #1
 8005b7a:	3a30      	subs	r2, #48	; 0x30
 8005b7c:	2a09      	cmp	r2, #9
 8005b7e:	d94e      	bls.n	8005c1e <_svfiprintf_r+0x17a>
 8005b80:	2900      	cmp	r1, #0
 8005b82:	d111      	bne.n	8005ba8 <_svfiprintf_r+0x104>
 8005b84:	e017      	b.n	8005bb6 <_svfiprintf_r+0x112>
 8005b86:	3501      	adds	r5, #1
 8005b88:	e7b0      	b.n	8005aec <_svfiprintf_r+0x48>
 8005b8a:	4b41      	ldr	r3, [pc, #260]	; (8005c90 <_svfiprintf_r+0x1ec>)
 8005b8c:	6822      	ldr	r2, [r4, #0]
 8005b8e:	1ac0      	subs	r0, r0, r3
 8005b90:	2301      	movs	r3, #1
 8005b92:	4083      	lsls	r3, r0
 8005b94:	4313      	orrs	r3, r2
 8005b96:	002e      	movs	r6, r5
 8005b98:	6023      	str	r3, [r4, #0]
 8005b9a:	e7ce      	b.n	8005b3a <_svfiprintf_r+0x96>
 8005b9c:	9b07      	ldr	r3, [sp, #28]
 8005b9e:	1d19      	adds	r1, r3, #4
 8005ba0:	681b      	ldr	r3, [r3, #0]
 8005ba2:	9107      	str	r1, [sp, #28]
 8005ba4:	2b00      	cmp	r3, #0
 8005ba6:	db01      	blt.n	8005bac <_svfiprintf_r+0x108>
 8005ba8:	930b      	str	r3, [sp, #44]	; 0x2c
 8005baa:	e004      	b.n	8005bb6 <_svfiprintf_r+0x112>
 8005bac:	425b      	negs	r3, r3
 8005bae:	60e3      	str	r3, [r4, #12]
 8005bb0:	2302      	movs	r3, #2
 8005bb2:	4313      	orrs	r3, r2
 8005bb4:	6023      	str	r3, [r4, #0]
 8005bb6:	782b      	ldrb	r3, [r5, #0]
 8005bb8:	2b2e      	cmp	r3, #46	; 0x2e
 8005bba:	d10a      	bne.n	8005bd2 <_svfiprintf_r+0x12e>
 8005bbc:	786b      	ldrb	r3, [r5, #1]
 8005bbe:	2b2a      	cmp	r3, #42	; 0x2a
 8005bc0:	d135      	bne.n	8005c2e <_svfiprintf_r+0x18a>
 8005bc2:	9b07      	ldr	r3, [sp, #28]
 8005bc4:	3502      	adds	r5, #2
 8005bc6:	1d1a      	adds	r2, r3, #4
 8005bc8:	681b      	ldr	r3, [r3, #0]
 8005bca:	9207      	str	r2, [sp, #28]
 8005bcc:	2b00      	cmp	r3, #0
 8005bce:	db2b      	blt.n	8005c28 <_svfiprintf_r+0x184>
 8005bd0:	9309      	str	r3, [sp, #36]	; 0x24
 8005bd2:	4e30      	ldr	r6, [pc, #192]	; (8005c94 <_svfiprintf_r+0x1f0>)
 8005bd4:	2203      	movs	r2, #3
 8005bd6:	0030      	movs	r0, r6
 8005bd8:	7829      	ldrb	r1, [r5, #0]
 8005bda:	f000 f9e5 	bl	8005fa8 <memchr>
 8005bde:	2800      	cmp	r0, #0
 8005be0:	d006      	beq.n	8005bf0 <_svfiprintf_r+0x14c>
 8005be2:	2340      	movs	r3, #64	; 0x40
 8005be4:	1b80      	subs	r0, r0, r6
 8005be6:	4083      	lsls	r3, r0
 8005be8:	6822      	ldr	r2, [r4, #0]
 8005bea:	3501      	adds	r5, #1
 8005bec:	4313      	orrs	r3, r2
 8005bee:	6023      	str	r3, [r4, #0]
 8005bf0:	7829      	ldrb	r1, [r5, #0]
 8005bf2:	2206      	movs	r2, #6
 8005bf4:	4828      	ldr	r0, [pc, #160]	; (8005c98 <_svfiprintf_r+0x1f4>)
 8005bf6:	1c6e      	adds	r6, r5, #1
 8005bf8:	7621      	strb	r1, [r4, #24]
 8005bfa:	f000 f9d5 	bl	8005fa8 <memchr>
 8005bfe:	2800      	cmp	r0, #0
 8005c00:	d03c      	beq.n	8005c7c <_svfiprintf_r+0x1d8>
 8005c02:	4b26      	ldr	r3, [pc, #152]	; (8005c9c <_svfiprintf_r+0x1f8>)
 8005c04:	2b00      	cmp	r3, #0
 8005c06:	d125      	bne.n	8005c54 <_svfiprintf_r+0x1b0>
 8005c08:	2207      	movs	r2, #7
 8005c0a:	9b07      	ldr	r3, [sp, #28]
 8005c0c:	3307      	adds	r3, #7
 8005c0e:	4393      	bics	r3, r2
 8005c10:	3308      	adds	r3, #8
 8005c12:	9307      	str	r3, [sp, #28]
 8005c14:	6963      	ldr	r3, [r4, #20]
 8005c16:	9a04      	ldr	r2, [sp, #16]
 8005c18:	189b      	adds	r3, r3, r2
 8005c1a:	6163      	str	r3, [r4, #20]
 8005c1c:	e765      	b.n	8005aea <_svfiprintf_r+0x46>
 8005c1e:	4343      	muls	r3, r0
 8005c20:	0035      	movs	r5, r6
 8005c22:	2101      	movs	r1, #1
 8005c24:	189b      	adds	r3, r3, r2
 8005c26:	e7a6      	b.n	8005b76 <_svfiprintf_r+0xd2>
 8005c28:	2301      	movs	r3, #1
 8005c2a:	425b      	negs	r3, r3
 8005c2c:	e7d0      	b.n	8005bd0 <_svfiprintf_r+0x12c>
 8005c2e:	2300      	movs	r3, #0
 8005c30:	200a      	movs	r0, #10
 8005c32:	001a      	movs	r2, r3
 8005c34:	3501      	adds	r5, #1
 8005c36:	6063      	str	r3, [r4, #4]
 8005c38:	7829      	ldrb	r1, [r5, #0]
 8005c3a:	1c6e      	adds	r6, r5, #1
 8005c3c:	3930      	subs	r1, #48	; 0x30
 8005c3e:	2909      	cmp	r1, #9
 8005c40:	d903      	bls.n	8005c4a <_svfiprintf_r+0x1a6>
 8005c42:	2b00      	cmp	r3, #0
 8005c44:	d0c5      	beq.n	8005bd2 <_svfiprintf_r+0x12e>
 8005c46:	9209      	str	r2, [sp, #36]	; 0x24
 8005c48:	e7c3      	b.n	8005bd2 <_svfiprintf_r+0x12e>
 8005c4a:	4342      	muls	r2, r0
 8005c4c:	0035      	movs	r5, r6
 8005c4e:	2301      	movs	r3, #1
 8005c50:	1852      	adds	r2, r2, r1
 8005c52:	e7f1      	b.n	8005c38 <_svfiprintf_r+0x194>
 8005c54:	ab07      	add	r3, sp, #28
 8005c56:	9300      	str	r3, [sp, #0]
 8005c58:	003a      	movs	r2, r7
 8005c5a:	0021      	movs	r1, r4
 8005c5c:	4b10      	ldr	r3, [pc, #64]	; (8005ca0 <_svfiprintf_r+0x1fc>)
 8005c5e:	9803      	ldr	r0, [sp, #12]
 8005c60:	e000      	b.n	8005c64 <_svfiprintf_r+0x1c0>
 8005c62:	bf00      	nop
 8005c64:	9004      	str	r0, [sp, #16]
 8005c66:	9b04      	ldr	r3, [sp, #16]
 8005c68:	3301      	adds	r3, #1
 8005c6a:	d1d3      	bne.n	8005c14 <_svfiprintf_r+0x170>
 8005c6c:	89bb      	ldrh	r3, [r7, #12]
 8005c6e:	980d      	ldr	r0, [sp, #52]	; 0x34
 8005c70:	065b      	lsls	r3, r3, #25
 8005c72:	d400      	bmi.n	8005c76 <_svfiprintf_r+0x1d2>
 8005c74:	e72d      	b.n	8005ad2 <_svfiprintf_r+0x2e>
 8005c76:	2001      	movs	r0, #1
 8005c78:	4240      	negs	r0, r0
 8005c7a:	e72a      	b.n	8005ad2 <_svfiprintf_r+0x2e>
 8005c7c:	ab07      	add	r3, sp, #28
 8005c7e:	9300      	str	r3, [sp, #0]
 8005c80:	003a      	movs	r2, r7
 8005c82:	0021      	movs	r1, r4
 8005c84:	4b06      	ldr	r3, [pc, #24]	; (8005ca0 <_svfiprintf_r+0x1fc>)
 8005c86:	9803      	ldr	r0, [sp, #12]
 8005c88:	f000 f87c 	bl	8005d84 <_printf_i>
 8005c8c:	e7ea      	b.n	8005c64 <_svfiprintf_r+0x1c0>
 8005c8e:	46c0      	nop			; (mov r8, r8)
 8005c90:	08006384 	.word	0x08006384
 8005c94:	0800638a 	.word	0x0800638a
 8005c98:	0800638e 	.word	0x0800638e
 8005c9c:	00000000 	.word	0x00000000
 8005ca0:	080059e1 	.word	0x080059e1

08005ca4 <_printf_common>:
 8005ca4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8005ca6:	0015      	movs	r5, r2
 8005ca8:	9301      	str	r3, [sp, #4]
 8005caa:	688a      	ldr	r2, [r1, #8]
 8005cac:	690b      	ldr	r3, [r1, #16]
 8005cae:	000c      	movs	r4, r1
 8005cb0:	9000      	str	r0, [sp, #0]
 8005cb2:	4293      	cmp	r3, r2
 8005cb4:	da00      	bge.n	8005cb8 <_printf_common+0x14>
 8005cb6:	0013      	movs	r3, r2
 8005cb8:	0022      	movs	r2, r4
 8005cba:	602b      	str	r3, [r5, #0]
 8005cbc:	3243      	adds	r2, #67	; 0x43
 8005cbe:	7812      	ldrb	r2, [r2, #0]
 8005cc0:	2a00      	cmp	r2, #0
 8005cc2:	d001      	beq.n	8005cc8 <_printf_common+0x24>
 8005cc4:	3301      	adds	r3, #1
 8005cc6:	602b      	str	r3, [r5, #0]
 8005cc8:	6823      	ldr	r3, [r4, #0]
 8005cca:	069b      	lsls	r3, r3, #26
 8005ccc:	d502      	bpl.n	8005cd4 <_printf_common+0x30>
 8005cce:	682b      	ldr	r3, [r5, #0]
 8005cd0:	3302      	adds	r3, #2
 8005cd2:	602b      	str	r3, [r5, #0]
 8005cd4:	6822      	ldr	r2, [r4, #0]
 8005cd6:	2306      	movs	r3, #6
 8005cd8:	0017      	movs	r7, r2
 8005cda:	401f      	ands	r7, r3
 8005cdc:	421a      	tst	r2, r3
 8005cde:	d027      	beq.n	8005d30 <_printf_common+0x8c>
 8005ce0:	0023      	movs	r3, r4
 8005ce2:	3343      	adds	r3, #67	; 0x43
 8005ce4:	781b      	ldrb	r3, [r3, #0]
 8005ce6:	1e5a      	subs	r2, r3, #1
 8005ce8:	4193      	sbcs	r3, r2
 8005cea:	6822      	ldr	r2, [r4, #0]
 8005cec:	0692      	lsls	r2, r2, #26
 8005cee:	d430      	bmi.n	8005d52 <_printf_common+0xae>
 8005cf0:	0022      	movs	r2, r4
 8005cf2:	9901      	ldr	r1, [sp, #4]
 8005cf4:	9800      	ldr	r0, [sp, #0]
 8005cf6:	9e08      	ldr	r6, [sp, #32]
 8005cf8:	3243      	adds	r2, #67	; 0x43
 8005cfa:	47b0      	blx	r6
 8005cfc:	1c43      	adds	r3, r0, #1
 8005cfe:	d025      	beq.n	8005d4c <_printf_common+0xa8>
 8005d00:	2306      	movs	r3, #6
 8005d02:	6820      	ldr	r0, [r4, #0]
 8005d04:	682a      	ldr	r2, [r5, #0]
 8005d06:	68e1      	ldr	r1, [r4, #12]
 8005d08:	2500      	movs	r5, #0
 8005d0a:	4003      	ands	r3, r0
 8005d0c:	2b04      	cmp	r3, #4
 8005d0e:	d103      	bne.n	8005d18 <_printf_common+0x74>
 8005d10:	1a8d      	subs	r5, r1, r2
 8005d12:	43eb      	mvns	r3, r5
 8005d14:	17db      	asrs	r3, r3, #31
 8005d16:	401d      	ands	r5, r3
 8005d18:	68a3      	ldr	r3, [r4, #8]
 8005d1a:	6922      	ldr	r2, [r4, #16]
 8005d1c:	4293      	cmp	r3, r2
 8005d1e:	dd01      	ble.n	8005d24 <_printf_common+0x80>
 8005d20:	1a9b      	subs	r3, r3, r2
 8005d22:	18ed      	adds	r5, r5, r3
 8005d24:	2700      	movs	r7, #0
 8005d26:	42bd      	cmp	r5, r7
 8005d28:	d120      	bne.n	8005d6c <_printf_common+0xc8>
 8005d2a:	2000      	movs	r0, #0
 8005d2c:	e010      	b.n	8005d50 <_printf_common+0xac>
 8005d2e:	3701      	adds	r7, #1
 8005d30:	68e3      	ldr	r3, [r4, #12]
 8005d32:	682a      	ldr	r2, [r5, #0]
 8005d34:	1a9b      	subs	r3, r3, r2
 8005d36:	42bb      	cmp	r3, r7
 8005d38:	ddd2      	ble.n	8005ce0 <_printf_common+0x3c>
 8005d3a:	0022      	movs	r2, r4
 8005d3c:	2301      	movs	r3, #1
 8005d3e:	9901      	ldr	r1, [sp, #4]
 8005d40:	9800      	ldr	r0, [sp, #0]
 8005d42:	9e08      	ldr	r6, [sp, #32]
 8005d44:	3219      	adds	r2, #25
 8005d46:	47b0      	blx	r6
 8005d48:	1c43      	adds	r3, r0, #1
 8005d4a:	d1f0      	bne.n	8005d2e <_printf_common+0x8a>
 8005d4c:	2001      	movs	r0, #1
 8005d4e:	4240      	negs	r0, r0
 8005d50:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8005d52:	2030      	movs	r0, #48	; 0x30
 8005d54:	18e1      	adds	r1, r4, r3
 8005d56:	3143      	adds	r1, #67	; 0x43
 8005d58:	7008      	strb	r0, [r1, #0]
 8005d5a:	0021      	movs	r1, r4
 8005d5c:	1c5a      	adds	r2, r3, #1
 8005d5e:	3145      	adds	r1, #69	; 0x45
 8005d60:	7809      	ldrb	r1, [r1, #0]
 8005d62:	18a2      	adds	r2, r4, r2
 8005d64:	3243      	adds	r2, #67	; 0x43
 8005d66:	3302      	adds	r3, #2
 8005d68:	7011      	strb	r1, [r2, #0]
 8005d6a:	e7c1      	b.n	8005cf0 <_printf_common+0x4c>
 8005d6c:	0022      	movs	r2, r4
 8005d6e:	2301      	movs	r3, #1
 8005d70:	9901      	ldr	r1, [sp, #4]
 8005d72:	9800      	ldr	r0, [sp, #0]
 8005d74:	9e08      	ldr	r6, [sp, #32]
 8005d76:	321a      	adds	r2, #26
 8005d78:	47b0      	blx	r6
 8005d7a:	1c43      	adds	r3, r0, #1
 8005d7c:	d0e6      	beq.n	8005d4c <_printf_common+0xa8>
 8005d7e:	3701      	adds	r7, #1
 8005d80:	e7d1      	b.n	8005d26 <_printf_common+0x82>
	...

08005d84 <_printf_i>:
 8005d84:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005d86:	b08b      	sub	sp, #44	; 0x2c
 8005d88:	9206      	str	r2, [sp, #24]
 8005d8a:	000a      	movs	r2, r1
 8005d8c:	3243      	adds	r2, #67	; 0x43
 8005d8e:	9307      	str	r3, [sp, #28]
 8005d90:	9005      	str	r0, [sp, #20]
 8005d92:	9204      	str	r2, [sp, #16]
 8005d94:	7e0a      	ldrb	r2, [r1, #24]
 8005d96:	000c      	movs	r4, r1
 8005d98:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8005d9a:	2a78      	cmp	r2, #120	; 0x78
 8005d9c:	d807      	bhi.n	8005dae <_printf_i+0x2a>
 8005d9e:	2a62      	cmp	r2, #98	; 0x62
 8005da0:	d809      	bhi.n	8005db6 <_printf_i+0x32>
 8005da2:	2a00      	cmp	r2, #0
 8005da4:	d100      	bne.n	8005da8 <_printf_i+0x24>
 8005da6:	e0c1      	b.n	8005f2c <_printf_i+0x1a8>
 8005da8:	2a58      	cmp	r2, #88	; 0x58
 8005daa:	d100      	bne.n	8005dae <_printf_i+0x2a>
 8005dac:	e08c      	b.n	8005ec8 <_printf_i+0x144>
 8005dae:	0026      	movs	r6, r4
 8005db0:	3642      	adds	r6, #66	; 0x42
 8005db2:	7032      	strb	r2, [r6, #0]
 8005db4:	e022      	b.n	8005dfc <_printf_i+0x78>
 8005db6:	0010      	movs	r0, r2
 8005db8:	3863      	subs	r0, #99	; 0x63
 8005dba:	2815      	cmp	r0, #21
 8005dbc:	d8f7      	bhi.n	8005dae <_printf_i+0x2a>
 8005dbe:	f7fa f9a1 	bl	8000104 <__gnu_thumb1_case_shi>
 8005dc2:	0016      	.short	0x0016
 8005dc4:	fff6001f 	.word	0xfff6001f
 8005dc8:	fff6fff6 	.word	0xfff6fff6
 8005dcc:	001ffff6 	.word	0x001ffff6
 8005dd0:	fff6fff6 	.word	0xfff6fff6
 8005dd4:	fff6fff6 	.word	0xfff6fff6
 8005dd8:	003600a8 	.word	0x003600a8
 8005ddc:	fff6009a 	.word	0xfff6009a
 8005de0:	00b9fff6 	.word	0x00b9fff6
 8005de4:	0036fff6 	.word	0x0036fff6
 8005de8:	fff6fff6 	.word	0xfff6fff6
 8005dec:	009e      	.short	0x009e
 8005dee:	0026      	movs	r6, r4
 8005df0:	681a      	ldr	r2, [r3, #0]
 8005df2:	3642      	adds	r6, #66	; 0x42
 8005df4:	1d11      	adds	r1, r2, #4
 8005df6:	6019      	str	r1, [r3, #0]
 8005df8:	6813      	ldr	r3, [r2, #0]
 8005dfa:	7033      	strb	r3, [r6, #0]
 8005dfc:	2301      	movs	r3, #1
 8005dfe:	e0a7      	b.n	8005f50 <_printf_i+0x1cc>
 8005e00:	6808      	ldr	r0, [r1, #0]
 8005e02:	6819      	ldr	r1, [r3, #0]
 8005e04:	1d0a      	adds	r2, r1, #4
 8005e06:	0605      	lsls	r5, r0, #24
 8005e08:	d50b      	bpl.n	8005e22 <_printf_i+0x9e>
 8005e0a:	680d      	ldr	r5, [r1, #0]
 8005e0c:	601a      	str	r2, [r3, #0]
 8005e0e:	2d00      	cmp	r5, #0
 8005e10:	da03      	bge.n	8005e1a <_printf_i+0x96>
 8005e12:	232d      	movs	r3, #45	; 0x2d
 8005e14:	9a04      	ldr	r2, [sp, #16]
 8005e16:	426d      	negs	r5, r5
 8005e18:	7013      	strb	r3, [r2, #0]
 8005e1a:	4b61      	ldr	r3, [pc, #388]	; (8005fa0 <_printf_i+0x21c>)
 8005e1c:	270a      	movs	r7, #10
 8005e1e:	9303      	str	r3, [sp, #12]
 8005e20:	e01b      	b.n	8005e5a <_printf_i+0xd6>
 8005e22:	680d      	ldr	r5, [r1, #0]
 8005e24:	601a      	str	r2, [r3, #0]
 8005e26:	0641      	lsls	r1, r0, #25
 8005e28:	d5f1      	bpl.n	8005e0e <_printf_i+0x8a>
 8005e2a:	b22d      	sxth	r5, r5
 8005e2c:	e7ef      	b.n	8005e0e <_printf_i+0x8a>
 8005e2e:	680d      	ldr	r5, [r1, #0]
 8005e30:	6819      	ldr	r1, [r3, #0]
 8005e32:	1d08      	adds	r0, r1, #4
 8005e34:	6018      	str	r0, [r3, #0]
 8005e36:	062e      	lsls	r6, r5, #24
 8005e38:	d501      	bpl.n	8005e3e <_printf_i+0xba>
 8005e3a:	680d      	ldr	r5, [r1, #0]
 8005e3c:	e003      	b.n	8005e46 <_printf_i+0xc2>
 8005e3e:	066d      	lsls	r5, r5, #25
 8005e40:	d5fb      	bpl.n	8005e3a <_printf_i+0xb6>
 8005e42:	680d      	ldr	r5, [r1, #0]
 8005e44:	b2ad      	uxth	r5, r5
 8005e46:	4b56      	ldr	r3, [pc, #344]	; (8005fa0 <_printf_i+0x21c>)
 8005e48:	2708      	movs	r7, #8
 8005e4a:	9303      	str	r3, [sp, #12]
 8005e4c:	2a6f      	cmp	r2, #111	; 0x6f
 8005e4e:	d000      	beq.n	8005e52 <_printf_i+0xce>
 8005e50:	3702      	adds	r7, #2
 8005e52:	0023      	movs	r3, r4
 8005e54:	2200      	movs	r2, #0
 8005e56:	3343      	adds	r3, #67	; 0x43
 8005e58:	701a      	strb	r2, [r3, #0]
 8005e5a:	6863      	ldr	r3, [r4, #4]
 8005e5c:	60a3      	str	r3, [r4, #8]
 8005e5e:	2b00      	cmp	r3, #0
 8005e60:	db03      	blt.n	8005e6a <_printf_i+0xe6>
 8005e62:	2204      	movs	r2, #4
 8005e64:	6821      	ldr	r1, [r4, #0]
 8005e66:	4391      	bics	r1, r2
 8005e68:	6021      	str	r1, [r4, #0]
 8005e6a:	2d00      	cmp	r5, #0
 8005e6c:	d102      	bne.n	8005e74 <_printf_i+0xf0>
 8005e6e:	9e04      	ldr	r6, [sp, #16]
 8005e70:	2b00      	cmp	r3, #0
 8005e72:	d00c      	beq.n	8005e8e <_printf_i+0x10a>
 8005e74:	9e04      	ldr	r6, [sp, #16]
 8005e76:	0028      	movs	r0, r5
 8005e78:	0039      	movs	r1, r7
 8005e7a:	f7fa f9d3 	bl	8000224 <__aeabi_uidivmod>
 8005e7e:	9b03      	ldr	r3, [sp, #12]
 8005e80:	3e01      	subs	r6, #1
 8005e82:	5c5b      	ldrb	r3, [r3, r1]
 8005e84:	7033      	strb	r3, [r6, #0]
 8005e86:	002b      	movs	r3, r5
 8005e88:	0005      	movs	r5, r0
 8005e8a:	429f      	cmp	r7, r3
 8005e8c:	d9f3      	bls.n	8005e76 <_printf_i+0xf2>
 8005e8e:	2f08      	cmp	r7, #8
 8005e90:	d109      	bne.n	8005ea6 <_printf_i+0x122>
 8005e92:	6823      	ldr	r3, [r4, #0]
 8005e94:	07db      	lsls	r3, r3, #31
 8005e96:	d506      	bpl.n	8005ea6 <_printf_i+0x122>
 8005e98:	6863      	ldr	r3, [r4, #4]
 8005e9a:	6922      	ldr	r2, [r4, #16]
 8005e9c:	4293      	cmp	r3, r2
 8005e9e:	dc02      	bgt.n	8005ea6 <_printf_i+0x122>
 8005ea0:	2330      	movs	r3, #48	; 0x30
 8005ea2:	3e01      	subs	r6, #1
 8005ea4:	7033      	strb	r3, [r6, #0]
 8005ea6:	9b04      	ldr	r3, [sp, #16]
 8005ea8:	1b9b      	subs	r3, r3, r6
 8005eaa:	6123      	str	r3, [r4, #16]
 8005eac:	9b07      	ldr	r3, [sp, #28]
 8005eae:	0021      	movs	r1, r4
 8005eb0:	9300      	str	r3, [sp, #0]
 8005eb2:	9805      	ldr	r0, [sp, #20]
 8005eb4:	9b06      	ldr	r3, [sp, #24]
 8005eb6:	aa09      	add	r2, sp, #36	; 0x24
 8005eb8:	f7ff fef4 	bl	8005ca4 <_printf_common>
 8005ebc:	1c43      	adds	r3, r0, #1
 8005ebe:	d14c      	bne.n	8005f5a <_printf_i+0x1d6>
 8005ec0:	2001      	movs	r0, #1
 8005ec2:	4240      	negs	r0, r0
 8005ec4:	b00b      	add	sp, #44	; 0x2c
 8005ec6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005ec8:	3145      	adds	r1, #69	; 0x45
 8005eca:	700a      	strb	r2, [r1, #0]
 8005ecc:	4a34      	ldr	r2, [pc, #208]	; (8005fa0 <_printf_i+0x21c>)
 8005ece:	9203      	str	r2, [sp, #12]
 8005ed0:	681a      	ldr	r2, [r3, #0]
 8005ed2:	6821      	ldr	r1, [r4, #0]
 8005ed4:	ca20      	ldmia	r2!, {r5}
 8005ed6:	601a      	str	r2, [r3, #0]
 8005ed8:	0608      	lsls	r0, r1, #24
 8005eda:	d516      	bpl.n	8005f0a <_printf_i+0x186>
 8005edc:	07cb      	lsls	r3, r1, #31
 8005ede:	d502      	bpl.n	8005ee6 <_printf_i+0x162>
 8005ee0:	2320      	movs	r3, #32
 8005ee2:	4319      	orrs	r1, r3
 8005ee4:	6021      	str	r1, [r4, #0]
 8005ee6:	2710      	movs	r7, #16
 8005ee8:	2d00      	cmp	r5, #0
 8005eea:	d1b2      	bne.n	8005e52 <_printf_i+0xce>
 8005eec:	2320      	movs	r3, #32
 8005eee:	6822      	ldr	r2, [r4, #0]
 8005ef0:	439a      	bics	r2, r3
 8005ef2:	6022      	str	r2, [r4, #0]
 8005ef4:	e7ad      	b.n	8005e52 <_printf_i+0xce>
 8005ef6:	2220      	movs	r2, #32
 8005ef8:	6809      	ldr	r1, [r1, #0]
 8005efa:	430a      	orrs	r2, r1
 8005efc:	6022      	str	r2, [r4, #0]
 8005efe:	0022      	movs	r2, r4
 8005f00:	2178      	movs	r1, #120	; 0x78
 8005f02:	3245      	adds	r2, #69	; 0x45
 8005f04:	7011      	strb	r1, [r2, #0]
 8005f06:	4a27      	ldr	r2, [pc, #156]	; (8005fa4 <_printf_i+0x220>)
 8005f08:	e7e1      	b.n	8005ece <_printf_i+0x14a>
 8005f0a:	0648      	lsls	r0, r1, #25
 8005f0c:	d5e6      	bpl.n	8005edc <_printf_i+0x158>
 8005f0e:	b2ad      	uxth	r5, r5
 8005f10:	e7e4      	b.n	8005edc <_printf_i+0x158>
 8005f12:	681a      	ldr	r2, [r3, #0]
 8005f14:	680d      	ldr	r5, [r1, #0]
 8005f16:	1d10      	adds	r0, r2, #4
 8005f18:	6949      	ldr	r1, [r1, #20]
 8005f1a:	6018      	str	r0, [r3, #0]
 8005f1c:	6813      	ldr	r3, [r2, #0]
 8005f1e:	062e      	lsls	r6, r5, #24
 8005f20:	d501      	bpl.n	8005f26 <_printf_i+0x1a2>
 8005f22:	6019      	str	r1, [r3, #0]
 8005f24:	e002      	b.n	8005f2c <_printf_i+0x1a8>
 8005f26:	066d      	lsls	r5, r5, #25
 8005f28:	d5fb      	bpl.n	8005f22 <_printf_i+0x19e>
 8005f2a:	8019      	strh	r1, [r3, #0]
 8005f2c:	2300      	movs	r3, #0
 8005f2e:	9e04      	ldr	r6, [sp, #16]
 8005f30:	6123      	str	r3, [r4, #16]
 8005f32:	e7bb      	b.n	8005eac <_printf_i+0x128>
 8005f34:	681a      	ldr	r2, [r3, #0]
 8005f36:	1d11      	adds	r1, r2, #4
 8005f38:	6019      	str	r1, [r3, #0]
 8005f3a:	6816      	ldr	r6, [r2, #0]
 8005f3c:	2100      	movs	r1, #0
 8005f3e:	0030      	movs	r0, r6
 8005f40:	6862      	ldr	r2, [r4, #4]
 8005f42:	f000 f831 	bl	8005fa8 <memchr>
 8005f46:	2800      	cmp	r0, #0
 8005f48:	d001      	beq.n	8005f4e <_printf_i+0x1ca>
 8005f4a:	1b80      	subs	r0, r0, r6
 8005f4c:	6060      	str	r0, [r4, #4]
 8005f4e:	6863      	ldr	r3, [r4, #4]
 8005f50:	6123      	str	r3, [r4, #16]
 8005f52:	2300      	movs	r3, #0
 8005f54:	9a04      	ldr	r2, [sp, #16]
 8005f56:	7013      	strb	r3, [r2, #0]
 8005f58:	e7a8      	b.n	8005eac <_printf_i+0x128>
 8005f5a:	6923      	ldr	r3, [r4, #16]
 8005f5c:	0032      	movs	r2, r6
 8005f5e:	9906      	ldr	r1, [sp, #24]
 8005f60:	9805      	ldr	r0, [sp, #20]
 8005f62:	9d07      	ldr	r5, [sp, #28]
 8005f64:	47a8      	blx	r5
 8005f66:	1c43      	adds	r3, r0, #1
 8005f68:	d0aa      	beq.n	8005ec0 <_printf_i+0x13c>
 8005f6a:	6823      	ldr	r3, [r4, #0]
 8005f6c:	079b      	lsls	r3, r3, #30
 8005f6e:	d415      	bmi.n	8005f9c <_printf_i+0x218>
 8005f70:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005f72:	68e0      	ldr	r0, [r4, #12]
 8005f74:	4298      	cmp	r0, r3
 8005f76:	daa5      	bge.n	8005ec4 <_printf_i+0x140>
 8005f78:	0018      	movs	r0, r3
 8005f7a:	e7a3      	b.n	8005ec4 <_printf_i+0x140>
 8005f7c:	0022      	movs	r2, r4
 8005f7e:	2301      	movs	r3, #1
 8005f80:	9906      	ldr	r1, [sp, #24]
 8005f82:	9805      	ldr	r0, [sp, #20]
 8005f84:	9e07      	ldr	r6, [sp, #28]
 8005f86:	3219      	adds	r2, #25
 8005f88:	47b0      	blx	r6
 8005f8a:	1c43      	adds	r3, r0, #1
 8005f8c:	d098      	beq.n	8005ec0 <_printf_i+0x13c>
 8005f8e:	3501      	adds	r5, #1
 8005f90:	68e3      	ldr	r3, [r4, #12]
 8005f92:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8005f94:	1a9b      	subs	r3, r3, r2
 8005f96:	42ab      	cmp	r3, r5
 8005f98:	dcf0      	bgt.n	8005f7c <_printf_i+0x1f8>
 8005f9a:	e7e9      	b.n	8005f70 <_printf_i+0x1ec>
 8005f9c:	2500      	movs	r5, #0
 8005f9e:	e7f7      	b.n	8005f90 <_printf_i+0x20c>
 8005fa0:	08006395 	.word	0x08006395
 8005fa4:	080063a6 	.word	0x080063a6

08005fa8 <memchr>:
 8005fa8:	b2c9      	uxtb	r1, r1
 8005faa:	1882      	adds	r2, r0, r2
 8005fac:	4290      	cmp	r0, r2
 8005fae:	d101      	bne.n	8005fb4 <memchr+0xc>
 8005fb0:	2000      	movs	r0, #0
 8005fb2:	4770      	bx	lr
 8005fb4:	7803      	ldrb	r3, [r0, #0]
 8005fb6:	428b      	cmp	r3, r1
 8005fb8:	d0fb      	beq.n	8005fb2 <memchr+0xa>
 8005fba:	3001      	adds	r0, #1
 8005fbc:	e7f6      	b.n	8005fac <memchr+0x4>

08005fbe <memcpy>:
 8005fbe:	2300      	movs	r3, #0
 8005fc0:	b510      	push	{r4, lr}
 8005fc2:	429a      	cmp	r2, r3
 8005fc4:	d100      	bne.n	8005fc8 <memcpy+0xa>
 8005fc6:	bd10      	pop	{r4, pc}
 8005fc8:	5ccc      	ldrb	r4, [r1, r3]
 8005fca:	54c4      	strb	r4, [r0, r3]
 8005fcc:	3301      	adds	r3, #1
 8005fce:	e7f8      	b.n	8005fc2 <memcpy+0x4>

08005fd0 <memmove>:
 8005fd0:	b510      	push	{r4, lr}
 8005fd2:	4288      	cmp	r0, r1
 8005fd4:	d902      	bls.n	8005fdc <memmove+0xc>
 8005fd6:	188b      	adds	r3, r1, r2
 8005fd8:	4298      	cmp	r0, r3
 8005fda:	d303      	bcc.n	8005fe4 <memmove+0x14>
 8005fdc:	2300      	movs	r3, #0
 8005fde:	e007      	b.n	8005ff0 <memmove+0x20>
 8005fe0:	5c8b      	ldrb	r3, [r1, r2]
 8005fe2:	5483      	strb	r3, [r0, r2]
 8005fe4:	3a01      	subs	r2, #1
 8005fe6:	d2fb      	bcs.n	8005fe0 <memmove+0x10>
 8005fe8:	bd10      	pop	{r4, pc}
 8005fea:	5ccc      	ldrb	r4, [r1, r3]
 8005fec:	54c4      	strb	r4, [r0, r3]
 8005fee:	3301      	adds	r3, #1
 8005ff0:	429a      	cmp	r2, r3
 8005ff2:	d1fa      	bne.n	8005fea <memmove+0x1a>
 8005ff4:	e7f8      	b.n	8005fe8 <memmove+0x18>
	...

08005ff8 <_free_r>:
 8005ff8:	b570      	push	{r4, r5, r6, lr}
 8005ffa:	0005      	movs	r5, r0
 8005ffc:	2900      	cmp	r1, #0
 8005ffe:	d010      	beq.n	8006022 <_free_r+0x2a>
 8006000:	1f0c      	subs	r4, r1, #4
 8006002:	6823      	ldr	r3, [r4, #0]
 8006004:	2b00      	cmp	r3, #0
 8006006:	da00      	bge.n	800600a <_free_r+0x12>
 8006008:	18e4      	adds	r4, r4, r3
 800600a:	0028      	movs	r0, r5
 800600c:	f000 f918 	bl	8006240 <__malloc_lock>
 8006010:	4a1d      	ldr	r2, [pc, #116]	; (8006088 <_free_r+0x90>)
 8006012:	6813      	ldr	r3, [r2, #0]
 8006014:	2b00      	cmp	r3, #0
 8006016:	d105      	bne.n	8006024 <_free_r+0x2c>
 8006018:	6063      	str	r3, [r4, #4]
 800601a:	6014      	str	r4, [r2, #0]
 800601c:	0028      	movs	r0, r5
 800601e:	f000 f917 	bl	8006250 <__malloc_unlock>
 8006022:	bd70      	pop	{r4, r5, r6, pc}
 8006024:	42a3      	cmp	r3, r4
 8006026:	d908      	bls.n	800603a <_free_r+0x42>
 8006028:	6821      	ldr	r1, [r4, #0]
 800602a:	1860      	adds	r0, r4, r1
 800602c:	4283      	cmp	r3, r0
 800602e:	d1f3      	bne.n	8006018 <_free_r+0x20>
 8006030:	6818      	ldr	r0, [r3, #0]
 8006032:	685b      	ldr	r3, [r3, #4]
 8006034:	1841      	adds	r1, r0, r1
 8006036:	6021      	str	r1, [r4, #0]
 8006038:	e7ee      	b.n	8006018 <_free_r+0x20>
 800603a:	001a      	movs	r2, r3
 800603c:	685b      	ldr	r3, [r3, #4]
 800603e:	2b00      	cmp	r3, #0
 8006040:	d001      	beq.n	8006046 <_free_r+0x4e>
 8006042:	42a3      	cmp	r3, r4
 8006044:	d9f9      	bls.n	800603a <_free_r+0x42>
 8006046:	6811      	ldr	r1, [r2, #0]
 8006048:	1850      	adds	r0, r2, r1
 800604a:	42a0      	cmp	r0, r4
 800604c:	d10b      	bne.n	8006066 <_free_r+0x6e>
 800604e:	6820      	ldr	r0, [r4, #0]
 8006050:	1809      	adds	r1, r1, r0
 8006052:	1850      	adds	r0, r2, r1
 8006054:	6011      	str	r1, [r2, #0]
 8006056:	4283      	cmp	r3, r0
 8006058:	d1e0      	bne.n	800601c <_free_r+0x24>
 800605a:	6818      	ldr	r0, [r3, #0]
 800605c:	685b      	ldr	r3, [r3, #4]
 800605e:	1841      	adds	r1, r0, r1
 8006060:	6011      	str	r1, [r2, #0]
 8006062:	6053      	str	r3, [r2, #4]
 8006064:	e7da      	b.n	800601c <_free_r+0x24>
 8006066:	42a0      	cmp	r0, r4
 8006068:	d902      	bls.n	8006070 <_free_r+0x78>
 800606a:	230c      	movs	r3, #12
 800606c:	602b      	str	r3, [r5, #0]
 800606e:	e7d5      	b.n	800601c <_free_r+0x24>
 8006070:	6821      	ldr	r1, [r4, #0]
 8006072:	1860      	adds	r0, r4, r1
 8006074:	4283      	cmp	r3, r0
 8006076:	d103      	bne.n	8006080 <_free_r+0x88>
 8006078:	6818      	ldr	r0, [r3, #0]
 800607a:	685b      	ldr	r3, [r3, #4]
 800607c:	1841      	adds	r1, r0, r1
 800607e:	6021      	str	r1, [r4, #0]
 8006080:	6063      	str	r3, [r4, #4]
 8006082:	6054      	str	r4, [r2, #4]
 8006084:	e7ca      	b.n	800601c <_free_r+0x24>
 8006086:	46c0      	nop			; (mov r8, r8)
 8006088:	2000015c 	.word	0x2000015c

0800608c <sbrk_aligned>:
 800608c:	b570      	push	{r4, r5, r6, lr}
 800608e:	4e0f      	ldr	r6, [pc, #60]	; (80060cc <sbrk_aligned+0x40>)
 8006090:	000d      	movs	r5, r1
 8006092:	6831      	ldr	r1, [r6, #0]
 8006094:	0004      	movs	r4, r0
 8006096:	2900      	cmp	r1, #0
 8006098:	d102      	bne.n	80060a0 <sbrk_aligned+0x14>
 800609a:	f000 f8bf 	bl	800621c <_sbrk_r>
 800609e:	6030      	str	r0, [r6, #0]
 80060a0:	0029      	movs	r1, r5
 80060a2:	0020      	movs	r0, r4
 80060a4:	f000 f8ba 	bl	800621c <_sbrk_r>
 80060a8:	1c43      	adds	r3, r0, #1
 80060aa:	d00a      	beq.n	80060c2 <sbrk_aligned+0x36>
 80060ac:	2303      	movs	r3, #3
 80060ae:	1cc5      	adds	r5, r0, #3
 80060b0:	439d      	bics	r5, r3
 80060b2:	42a8      	cmp	r0, r5
 80060b4:	d007      	beq.n	80060c6 <sbrk_aligned+0x3a>
 80060b6:	1a29      	subs	r1, r5, r0
 80060b8:	0020      	movs	r0, r4
 80060ba:	f000 f8af 	bl	800621c <_sbrk_r>
 80060be:	1c43      	adds	r3, r0, #1
 80060c0:	d101      	bne.n	80060c6 <sbrk_aligned+0x3a>
 80060c2:	2501      	movs	r5, #1
 80060c4:	426d      	negs	r5, r5
 80060c6:	0028      	movs	r0, r5
 80060c8:	bd70      	pop	{r4, r5, r6, pc}
 80060ca:	46c0      	nop			; (mov r8, r8)
 80060cc:	20000160 	.word	0x20000160

080060d0 <_malloc_r>:
 80060d0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80060d2:	2203      	movs	r2, #3
 80060d4:	1ccb      	adds	r3, r1, #3
 80060d6:	4393      	bics	r3, r2
 80060d8:	3308      	adds	r3, #8
 80060da:	0006      	movs	r6, r0
 80060dc:	001f      	movs	r7, r3
 80060de:	2b0c      	cmp	r3, #12
 80060e0:	d232      	bcs.n	8006148 <_malloc_r+0x78>
 80060e2:	270c      	movs	r7, #12
 80060e4:	42b9      	cmp	r1, r7
 80060e6:	d831      	bhi.n	800614c <_malloc_r+0x7c>
 80060e8:	0030      	movs	r0, r6
 80060ea:	f000 f8a9 	bl	8006240 <__malloc_lock>
 80060ee:	4d32      	ldr	r5, [pc, #200]	; (80061b8 <_malloc_r+0xe8>)
 80060f0:	682b      	ldr	r3, [r5, #0]
 80060f2:	001c      	movs	r4, r3
 80060f4:	2c00      	cmp	r4, #0
 80060f6:	d12e      	bne.n	8006156 <_malloc_r+0x86>
 80060f8:	0039      	movs	r1, r7
 80060fa:	0030      	movs	r0, r6
 80060fc:	f7ff ffc6 	bl	800608c <sbrk_aligned>
 8006100:	0004      	movs	r4, r0
 8006102:	1c43      	adds	r3, r0, #1
 8006104:	d11e      	bne.n	8006144 <_malloc_r+0x74>
 8006106:	682c      	ldr	r4, [r5, #0]
 8006108:	0025      	movs	r5, r4
 800610a:	2d00      	cmp	r5, #0
 800610c:	d14a      	bne.n	80061a4 <_malloc_r+0xd4>
 800610e:	6823      	ldr	r3, [r4, #0]
 8006110:	0029      	movs	r1, r5
 8006112:	18e3      	adds	r3, r4, r3
 8006114:	0030      	movs	r0, r6
 8006116:	9301      	str	r3, [sp, #4]
 8006118:	f000 f880 	bl	800621c <_sbrk_r>
 800611c:	9b01      	ldr	r3, [sp, #4]
 800611e:	4283      	cmp	r3, r0
 8006120:	d143      	bne.n	80061aa <_malloc_r+0xda>
 8006122:	6823      	ldr	r3, [r4, #0]
 8006124:	3703      	adds	r7, #3
 8006126:	1aff      	subs	r7, r7, r3
 8006128:	2303      	movs	r3, #3
 800612a:	439f      	bics	r7, r3
 800612c:	3708      	adds	r7, #8
 800612e:	2f0c      	cmp	r7, #12
 8006130:	d200      	bcs.n	8006134 <_malloc_r+0x64>
 8006132:	270c      	movs	r7, #12
 8006134:	0039      	movs	r1, r7
 8006136:	0030      	movs	r0, r6
 8006138:	f7ff ffa8 	bl	800608c <sbrk_aligned>
 800613c:	1c43      	adds	r3, r0, #1
 800613e:	d034      	beq.n	80061aa <_malloc_r+0xda>
 8006140:	6823      	ldr	r3, [r4, #0]
 8006142:	19df      	adds	r7, r3, r7
 8006144:	6027      	str	r7, [r4, #0]
 8006146:	e013      	b.n	8006170 <_malloc_r+0xa0>
 8006148:	2b00      	cmp	r3, #0
 800614a:	dacb      	bge.n	80060e4 <_malloc_r+0x14>
 800614c:	230c      	movs	r3, #12
 800614e:	2500      	movs	r5, #0
 8006150:	6033      	str	r3, [r6, #0]
 8006152:	0028      	movs	r0, r5
 8006154:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8006156:	6822      	ldr	r2, [r4, #0]
 8006158:	1bd1      	subs	r1, r2, r7
 800615a:	d420      	bmi.n	800619e <_malloc_r+0xce>
 800615c:	290b      	cmp	r1, #11
 800615e:	d917      	bls.n	8006190 <_malloc_r+0xc0>
 8006160:	19e2      	adds	r2, r4, r7
 8006162:	6027      	str	r7, [r4, #0]
 8006164:	42a3      	cmp	r3, r4
 8006166:	d111      	bne.n	800618c <_malloc_r+0xbc>
 8006168:	602a      	str	r2, [r5, #0]
 800616a:	6863      	ldr	r3, [r4, #4]
 800616c:	6011      	str	r1, [r2, #0]
 800616e:	6053      	str	r3, [r2, #4]
 8006170:	0030      	movs	r0, r6
 8006172:	0025      	movs	r5, r4
 8006174:	f000 f86c 	bl	8006250 <__malloc_unlock>
 8006178:	2207      	movs	r2, #7
 800617a:	350b      	adds	r5, #11
 800617c:	1d23      	adds	r3, r4, #4
 800617e:	4395      	bics	r5, r2
 8006180:	1aea      	subs	r2, r5, r3
 8006182:	429d      	cmp	r5, r3
 8006184:	d0e5      	beq.n	8006152 <_malloc_r+0x82>
 8006186:	1b5b      	subs	r3, r3, r5
 8006188:	50a3      	str	r3, [r4, r2]
 800618a:	e7e2      	b.n	8006152 <_malloc_r+0x82>
 800618c:	605a      	str	r2, [r3, #4]
 800618e:	e7ec      	b.n	800616a <_malloc_r+0x9a>
 8006190:	6862      	ldr	r2, [r4, #4]
 8006192:	42a3      	cmp	r3, r4
 8006194:	d101      	bne.n	800619a <_malloc_r+0xca>
 8006196:	602a      	str	r2, [r5, #0]
 8006198:	e7ea      	b.n	8006170 <_malloc_r+0xa0>
 800619a:	605a      	str	r2, [r3, #4]
 800619c:	e7e8      	b.n	8006170 <_malloc_r+0xa0>
 800619e:	0023      	movs	r3, r4
 80061a0:	6864      	ldr	r4, [r4, #4]
 80061a2:	e7a7      	b.n	80060f4 <_malloc_r+0x24>
 80061a4:	002c      	movs	r4, r5
 80061a6:	686d      	ldr	r5, [r5, #4]
 80061a8:	e7af      	b.n	800610a <_malloc_r+0x3a>
 80061aa:	230c      	movs	r3, #12
 80061ac:	0030      	movs	r0, r6
 80061ae:	6033      	str	r3, [r6, #0]
 80061b0:	f000 f84e 	bl	8006250 <__malloc_unlock>
 80061b4:	e7cd      	b.n	8006152 <_malloc_r+0x82>
 80061b6:	46c0      	nop			; (mov r8, r8)
 80061b8:	2000015c 	.word	0x2000015c

080061bc <_realloc_r>:
 80061bc:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80061be:	0007      	movs	r7, r0
 80061c0:	000e      	movs	r6, r1
 80061c2:	0014      	movs	r4, r2
 80061c4:	2900      	cmp	r1, #0
 80061c6:	d105      	bne.n	80061d4 <_realloc_r+0x18>
 80061c8:	0011      	movs	r1, r2
 80061ca:	f7ff ff81 	bl	80060d0 <_malloc_r>
 80061ce:	0005      	movs	r5, r0
 80061d0:	0028      	movs	r0, r5
 80061d2:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 80061d4:	2a00      	cmp	r2, #0
 80061d6:	d103      	bne.n	80061e0 <_realloc_r+0x24>
 80061d8:	f7ff ff0e 	bl	8005ff8 <_free_r>
 80061dc:	0025      	movs	r5, r4
 80061de:	e7f7      	b.n	80061d0 <_realloc_r+0x14>
 80061e0:	f000 f83e 	bl	8006260 <_malloc_usable_size_r>
 80061e4:	9001      	str	r0, [sp, #4]
 80061e6:	4284      	cmp	r4, r0
 80061e8:	d803      	bhi.n	80061f2 <_realloc_r+0x36>
 80061ea:	0035      	movs	r5, r6
 80061ec:	0843      	lsrs	r3, r0, #1
 80061ee:	42a3      	cmp	r3, r4
 80061f0:	d3ee      	bcc.n	80061d0 <_realloc_r+0x14>
 80061f2:	0021      	movs	r1, r4
 80061f4:	0038      	movs	r0, r7
 80061f6:	f7ff ff6b 	bl	80060d0 <_malloc_r>
 80061fa:	1e05      	subs	r5, r0, #0
 80061fc:	d0e8      	beq.n	80061d0 <_realloc_r+0x14>
 80061fe:	9b01      	ldr	r3, [sp, #4]
 8006200:	0022      	movs	r2, r4
 8006202:	429c      	cmp	r4, r3
 8006204:	d900      	bls.n	8006208 <_realloc_r+0x4c>
 8006206:	001a      	movs	r2, r3
 8006208:	0031      	movs	r1, r6
 800620a:	0028      	movs	r0, r5
 800620c:	f7ff fed7 	bl	8005fbe <memcpy>
 8006210:	0031      	movs	r1, r6
 8006212:	0038      	movs	r0, r7
 8006214:	f7ff fef0 	bl	8005ff8 <_free_r>
 8006218:	e7da      	b.n	80061d0 <_realloc_r+0x14>
	...

0800621c <_sbrk_r>:
 800621c:	2300      	movs	r3, #0
 800621e:	b570      	push	{r4, r5, r6, lr}
 8006220:	4d06      	ldr	r5, [pc, #24]	; (800623c <_sbrk_r+0x20>)
 8006222:	0004      	movs	r4, r0
 8006224:	0008      	movs	r0, r1
 8006226:	602b      	str	r3, [r5, #0]
 8006228:	f7fb fe74 	bl	8001f14 <_sbrk>
 800622c:	1c43      	adds	r3, r0, #1
 800622e:	d103      	bne.n	8006238 <_sbrk_r+0x1c>
 8006230:	682b      	ldr	r3, [r5, #0]
 8006232:	2b00      	cmp	r3, #0
 8006234:	d000      	beq.n	8006238 <_sbrk_r+0x1c>
 8006236:	6023      	str	r3, [r4, #0]
 8006238:	bd70      	pop	{r4, r5, r6, pc}
 800623a:	46c0      	nop			; (mov r8, r8)
 800623c:	20000164 	.word	0x20000164

08006240 <__malloc_lock>:
 8006240:	b510      	push	{r4, lr}
 8006242:	4802      	ldr	r0, [pc, #8]	; (800624c <__malloc_lock+0xc>)
 8006244:	f000 f814 	bl	8006270 <__retarget_lock_acquire_recursive>
 8006248:	bd10      	pop	{r4, pc}
 800624a:	46c0      	nop			; (mov r8, r8)
 800624c:	20000168 	.word	0x20000168

08006250 <__malloc_unlock>:
 8006250:	b510      	push	{r4, lr}
 8006252:	4802      	ldr	r0, [pc, #8]	; (800625c <__malloc_unlock+0xc>)
 8006254:	f000 f80d 	bl	8006272 <__retarget_lock_release_recursive>
 8006258:	bd10      	pop	{r4, pc}
 800625a:	46c0      	nop			; (mov r8, r8)
 800625c:	20000168 	.word	0x20000168

08006260 <_malloc_usable_size_r>:
 8006260:	1f0b      	subs	r3, r1, #4
 8006262:	681b      	ldr	r3, [r3, #0]
 8006264:	1f18      	subs	r0, r3, #4
 8006266:	2b00      	cmp	r3, #0
 8006268:	da01      	bge.n	800626e <_malloc_usable_size_r+0xe>
 800626a:	580b      	ldr	r3, [r1, r0]
 800626c:	18c0      	adds	r0, r0, r3
 800626e:	4770      	bx	lr

08006270 <__retarget_lock_acquire_recursive>:
 8006270:	4770      	bx	lr

08006272 <__retarget_lock_release_recursive>:
 8006272:	4770      	bx	lr

08006274 <_init>:
 8006274:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006276:	46c0      	nop			; (mov r8, r8)
 8006278:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800627a:	bc08      	pop	{r3}
 800627c:	469e      	mov	lr, r3
 800627e:	4770      	bx	lr

08006280 <_fini>:
 8006280:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006282:	46c0      	nop			; (mov r8, r8)
 8006284:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006286:	bc08      	pop	{r3}
 8006288:	469e      	mov	lr, r3
 800628a:	4770      	bx	lr
