Analysis & Synthesis report for End-Project
Mon Oct 09 18:54:50 2023
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. State Machine - |Main|UART:inst|reciever:inst1|present_state
  9. State Machine - |Main|UART:inst|transmitter:inst|state_machine:b2v_state_machine_main|present_state
 10. Registers Removed During Synthesis
 11. General Register Statistics
 12. Inverted Register Statistics
 13. Multiplexer Restructuring Statistics (Restructuring Performed)
 14. Source assignments for real_time_clock:inst4|Basic_clock:inst|count24H:inst1|lpm_counter:lpm_counter_component
 15. Source assignments for real_time_clock:inst4|Basic_clock:inst|counter60secs:inst4|lpm_counter:LPM_COUNTER_component
 16. Source assignments for real_time_clock:inst4|Basic_clock:inst|counter60secs:inst3|lpm_counter:LPM_COUNTER_component
 17. Source assignments for real_time_clock:inst4|Basic_clock:inst|OneSecondGenerator:inst|lpm_counter:LPM_COUNTER_component
 18. Parameter Settings for User Entity Instance: real_time_clock:inst4|DivideHexss:inst1|lpm_divide0:inst2|lpm_divide:lpm_divide_component
 19. Parameter Settings for User Entity Instance: real_time_clock:inst4|DivideHexss:inst1|LPM_CONSTANT:inst8
 20. Parameter Settings for User Entity Instance: real_time_clock:inst4|Basic_clock:inst|count24H:inst1|lpm_counter:lpm_counter_component
 21. Parameter Settings for User Entity Instance: real_time_clock:inst4|Basic_clock:inst|counter60secs:inst4|lpm_counter:LPM_COUNTER_component
 22. Parameter Settings for User Entity Instance: real_time_clock:inst4|Basic_clock:inst|counter60secs:inst3|lpm_counter:LPM_COUNTER_component
 23. Parameter Settings for User Entity Instance: real_time_clock:inst4|Basic_clock:inst|OneSecondGenerator:inst|lpm_counter:LPM_COUNTER_component
 24. Parameter Settings for User Entity Instance: real_time_clock:inst4|DivideHexss:inst7|lpm_divide0:inst2|lpm_divide:lpm_divide_component
 25. Parameter Settings for User Entity Instance: real_time_clock:inst4|DivideHexss:inst7|LPM_CONSTANT:inst8
 26. Parameter Settings for User Entity Instance: mux_leds:inst8|LPM_MUX:lpm_mux_component
 27. Analysis & Synthesis Messages
 28. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                      ;
+------------------------------------+----------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Mon Oct 09 18:54:50 2023        ;
; Quartus II Version                 ; 9.1 Build 350 03/24/2010 SP 2 SJ Web Edition ;
; Revision Name                      ; End-Project                                  ;
; Top-level Entity Name              ; Main                                         ;
; Family                             ; Cyclone III                                  ;
; Total logic elements               ; 474                                          ;
;     Total combinational functions  ; 418                                          ;
;     Dedicated logic registers      ; 243                                          ;
; Total registers                    ; 243                                          ;
; Total pins                         ; 52                                           ;
; Total virtual pins                 ; 0                                            ;
; Total memory bits                  ; 0                                            ;
; Embedded Multiplier 9-bit elements ; 0                                            ;
; Total PLLs                         ; 0                                            ;
+------------------------------------+----------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP3C16F484C6       ;                    ;
; Top-level entity name                                                      ; Main               ; End-Project        ;
; Family name                                                                ; Cyclone III        ; Stratix II         ;
; Verilog Version                                                            ; SystemVerilog_2005 ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_2008          ; VHDL_1993          ;
; Use Generated Physical Constraints File                                    ; Off                ;                    ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Show Parameter Settings Tables in Synthesis Report                         ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
+----------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                       ;
+----------------------------------+-----------------+------------------------------------+------------------------------------------------------------------------------------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                          ; File Name with Absolute Path                                                       ;
+----------------------------------+-----------------+------------------------------------+------------------------------------------------------------------------------------+
; Basic_clock.bdf                  ; yes             ; User Block Diagram/Schematic File  ; C:/Users/Matan/Desktop/VHDL/End-Project (3)/End-Project/Basic_clock.bdf            ;
; DivideHexss.bdf                  ; yes             ; User Block Diagram/Schematic File  ; C:/Users/Matan/Desktop/VHDL/End-Project (3)/End-Project/DivideHexss.bdf            ;
; gozer.vhd                        ; yes             ; User VHDL File                     ; C:/Users/Matan/Desktop/VHDL/End-Project (3)/End-Project/gozer.vhd                  ;
; UART_Complex.bdf                 ; yes             ; User Block Diagram/Schematic File  ; C:/Users/Matan/Desktop/VHDL/End-Project (3)/End-Project/UART_Complex.bdf           ;
; dcount.vhd                       ; yes             ; User VHDL File                     ; C:/Users/Matan/Desktop/VHDL/End-Project (3)/End-Project/dcount.vhd                 ;
; dint.vhd                         ; yes             ; User VHDL File                     ; C:/Users/Matan/Desktop/VHDL/End-Project (3)/End-Project/dint.vhd                   ;
; HEXSS.vhd                        ; yes             ; User VHDL File                     ; C:/Users/Matan/Desktop/VHDL/End-Project (3)/End-Project/HEXSS.vhd                  ;
; outputff.vhd                     ; yes             ; User VHDL File                     ; C:/Users/Matan/Desktop/VHDL/End-Project (3)/End-Project/outputff.vhd               ;
; reciever.vhd                     ; yes             ; User VHDL File                     ; C:/Users/Matan/Desktop/VHDL/End-Project (3)/End-Project/reciever.vhd               ;
; state_machine.vhd                ; yes             ; User VHDL File                     ; C:/Users/Matan/Desktop/VHDL/End-Project (3)/End-Project/state_machine.vhd          ;
; UART.bdf                         ; yes             ; User Block Diagram/Schematic File  ; C:/Users/Matan/Desktop/VHDL/End-Project (3)/End-Project/UART.bdf                   ;
; timer.vhd                        ; yes             ; User VHDL File                     ; C:/Users/Matan/Desktop/VHDL/End-Project (3)/End-Project/timer.vhd                  ;
; transmitter.vhd                  ; yes             ; User VHDL File                     ; C:/Users/Matan/Desktop/VHDL/End-Project (3)/End-Project/transmitter.vhd            ;
; test_MP3.bdf                     ; yes             ; User Block Diagram/Schematic File  ; C:/Users/Matan/Desktop/VHDL/End-Project (3)/End-Project/test_MP3.bdf               ;
; output_control.vhd               ; yes             ; User VHDL File                     ; C:/Users/Matan/Desktop/VHDL/End-Project (3)/End-Project/output_control.vhd         ;
; output_generator.vhd             ; yes             ; User VHDL File                     ; C:/Users/Matan/Desktop/VHDL/End-Project (3)/End-Project/output_generator.vhd       ;
; control_leds.bdf                 ; yes             ; User Block Diagram/Schematic File  ; C:/Users/Matan/Desktop/VHDL/End-Project (3)/End-Project/control_leds.bdf           ;
; mux_leds.vhd                     ; yes             ; User Wizard-Generated File         ; C:/Users/Matan/Desktop/VHDL/End-Project (3)/End-Project/mux_leds.vhd               ;
; Main.bdf                         ; yes             ; User Block Diagram/Schematic File  ; C:/Users/Matan/Desktop/VHDL/End-Project (3)/End-Project/Main.bdf                   ;
; UART_Output_Switch.vhd           ; yes             ; User VHDL File                     ; C:/Users/Matan/Desktop/VHDL/End-Project (3)/End-Project/UART_Output_Switch.vhd     ;
; real_time_clock.bdf              ; yes             ; User Block Diagram/Schematic File  ; C:/Users/Matan/Desktop/VHDL/End-Project (3)/End-Project/real_time_clock.bdf        ;
; lpm_divide0.vhd                  ; yes             ; User Wizard-Generated File         ; C:/Users/Matan/Desktop/VHDL/End-Project (3)/End-Project/lpm_divide0.vhd            ;
; lpm_divide.tdf                   ; yes             ; Megafunction                       ; c:/altera/91sp2/quartus/libraries/megafunctions/lpm_divide.tdf                     ;
; db/lpm_divide_pup.tdf            ; yes             ; Auto-Generated Megafunction        ; C:/Users/Matan/Desktop/VHDL/End-Project (3)/End-Project/db/lpm_divide_pup.tdf      ;
; db/sign_div_unsign_bkh.tdf       ; yes             ; Auto-Generated Megafunction        ; C:/Users/Matan/Desktop/VHDL/End-Project (3)/End-Project/db/sign_div_unsign_bkh.tdf ;
; db/alt_u_div_13f.tdf             ; yes             ; Auto-Generated Megafunction        ; C:/Users/Matan/Desktop/VHDL/End-Project (3)/End-Project/db/alt_u_div_13f.tdf       ;
; db/add_sub_unc.tdf               ; yes             ; Auto-Generated Megafunction        ; C:/Users/Matan/Desktop/VHDL/End-Project (3)/End-Project/db/add_sub_unc.tdf         ;
; db/add_sub_vnc.tdf               ; yes             ; Auto-Generated Megafunction        ; C:/Users/Matan/Desktop/VHDL/End-Project (3)/End-Project/db/add_sub_vnc.tdf         ;
; lpm_constant.tdf                 ; yes             ; Megafunction                       ; c:/altera/91sp2/quartus/libraries/megafunctions/lpm_constant.tdf                   ;
; count24h.tdf                     ; yes             ; Auto-Found Wizard-Generated File   ; C:/Users/Matan/Desktop/VHDL/End-Project (3)/End-Project/count24h.tdf               ;
; lpm_counter.inc                  ; yes             ; Megafunction                       ; c:/altera/91sp2/quartus/libraries/megafunctions/lpm_counter.inc                    ;
; lpm_counter.tdf                  ; yes             ; Megafunction                       ; c:/altera/91sp2/quartus/libraries/megafunctions/lpm_counter.tdf                    ;
; db/cntr_cll.tdf                  ; yes             ; Auto-Generated Megafunction        ; C:/Users/Matan/Desktop/VHDL/End-Project (3)/End-Project/db/cntr_cll.tdf            ;
; db/cmpr_lfc.tdf                  ; yes             ; Auto-Generated Megafunction        ; C:/Users/Matan/Desktop/VHDL/End-Project (3)/End-Project/db/cmpr_lfc.tdf            ;
; counter60secs.tdf                ; yes             ; Auto-Found Wizard-Generated File   ; C:/Users/Matan/Desktop/VHDL/End-Project (3)/End-Project/counter60secs.tdf          ;
; db/cntr_dll.tdf                  ; yes             ; Auto-Generated Megafunction        ; C:/Users/Matan/Desktop/VHDL/End-Project (3)/End-Project/db/cntr_dll.tdf            ;
; onesecondgenerator.v             ; yes             ; Auto-Found Wizard-Generated File   ; C:/Users/Matan/Desktop/VHDL/End-Project (3)/End-Project/onesecondgenerator.v       ;
; db/cntr_e0l.tdf                  ; yes             ; Auto-Generated Megafunction        ; C:/Users/Matan/Desktop/VHDL/End-Project (3)/End-Project/db/cntr_e0l.tdf            ;
; db/cmpr_5hc.tdf                  ; yes             ; Auto-Generated Megafunction        ; C:/Users/Matan/Desktop/VHDL/End-Project (3)/End-Project/db/cmpr_5hc.tdf            ;
; lpm_mux.tdf                      ; yes             ; Megafunction                       ; c:/altera/91sp2/quartus/libraries/megafunctions/lpm_mux.tdf                        ;
; db/mux_g6e.tdf                   ; yes             ; Auto-Generated Megafunction        ; C:/Users/Matan/Desktop/VHDL/End-Project (3)/End-Project/db/mux_g6e.tdf             ;
+----------------------------------+-----------------+------------------------------------+------------------------------------------------------------------------------------+


+---------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary             ;
+---------------------------------------------+-----------+
; Resource                                    ; Usage     ;
+---------------------------------------------+-----------+
; Estimated Total logic elements              ; 474       ;
;                                             ;           ;
; Total combinational functions               ; 418       ;
; Logic element usage by number of LUT inputs ;           ;
;     -- 4 input functions                    ; 177       ;
;     -- 3 input functions                    ; 103       ;
;     -- <=2 input functions                  ; 138       ;
;                                             ;           ;
; Logic elements by mode                      ;           ;
;     -- normal mode                          ; 290       ;
;     -- arithmetic mode                      ; 128       ;
;                                             ;           ;
; Total registers                             ; 243       ;
;     -- Dedicated logic registers            ; 243       ;
;     -- I/O registers                        ; 0         ;
;                                             ;           ;
; I/O pins                                    ; 52        ;
; Maximum fan-out node                        ; CLK~input ;
; Maximum fan-out                             ; 243       ;
; Total fan-out                               ; 2323      ;
; Average fan-out                             ; 3.04      ;
+---------------------------------------------+-----------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                          ;
+-------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                      ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                             ; Library Name ;
+-------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |Main                                           ; 418 (1)           ; 243 (0)      ; 0           ; 0            ; 0       ; 0         ; 52   ; 0            ; |Main                                                                                                                                                                           ; work         ;
;    |UART:inst|                                  ; 89 (0)            ; 73 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|UART:inst                                                                                                                                                                 ;              ;
;       |reciever:inst1|                          ; 35 (35)           ; 43 (43)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|UART:inst|reciever:inst1                                                                                                                                                  ;              ;
;       |transmitter:inst|                        ; 54 (0)            ; 30 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|UART:inst|transmitter:inst                                                                                                                                                ;              ;
;          |dcount:b2v_counter|                   ; 6 (6)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|UART:inst|transmitter:inst|dcount:b2v_counter                                                                                                                             ;              ;
;          |dint:b2v_shift_register|              ; 25 (25)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|UART:inst|transmitter:inst|dint:b2v_shift_register                                                                                                                        ;              ;
;          |outputff:b2v_output_flipflop|         ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|UART:inst|transmitter:inst|outputff:b2v_output_flipflop                                                                                                                   ;              ;
;          |state_machine:b2v_state_machine_main| ; 9 (9)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|UART:inst|transmitter:inst|state_machine:b2v_state_machine_main                                                                                                           ;              ;
;          |timer:b2v_timer_basic|                ; 13 (13)           ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|UART:inst|transmitter:inst|timer:b2v_timer_basic                                                                                                                          ;              ;
;    |control_leds:inst7|                         ; 143 (0)           ; 76 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|control_leds:inst7                                                                                                                                                        ;              ;
;       |output_control:inst|                     ; 3 (3)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|control_leds:inst7|output_control:inst                                                                                                                                    ; work         ;
;       |output_generator:inst6|                  ; 140 (140)         ; 74 (74)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|control_leds:inst7|output_generator:inst6                                                                                                                                 ; work         ;
;    |gozer:inst3|                                ; 1 (1)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|gozer:inst3                                                                                                                                                               ;              ;
;    |mux_leds:inst8|                             ; 8 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|mux_leds:inst8                                                                                                                                                            ;              ;
;       |lpm_mux:lpm_mux_component|               ; 8 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|mux_leds:inst8|lpm_mux:lpm_mux_component                                                                                                                                  ;              ;
;          |mux_g6e:auto_generated|               ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|mux_leds:inst8|lpm_mux:lpm_mux_component|mux_g6e:auto_generated                                                                                                           ;              ;
;    |real_time_clock:inst4|                      ; 176 (0)           ; 92 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|real_time_clock:inst4                                                                                                                                                     ;              ;
;       |Basic_clock:inst|                        ; 106 (0)           ; 54 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|real_time_clock:inst4|Basic_clock:inst                                                                                                                                    ;              ;
;          |OneSecondGenerator:inst|              ; 37 (0)            ; 26 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|real_time_clock:inst4|Basic_clock:inst|OneSecondGenerator:inst                                                                                                            ;              ;
;             |lpm_counter:LPM_COUNTER_component| ; 37 (0)            ; 26 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|real_time_clock:inst4|Basic_clock:inst|OneSecondGenerator:inst|lpm_counter:LPM_COUNTER_component                                                                          ;              ;
;                |cntr_e0l:auto_generated|        ; 37 (29)           ; 26 (26)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|real_time_clock:inst4|Basic_clock:inst|OneSecondGenerator:inst|lpm_counter:LPM_COUNTER_component|cntr_e0l:auto_generated                                                  ;              ;
;                   |cmpr_5hc:cmpr1|              ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|real_time_clock:inst4|Basic_clock:inst|OneSecondGenerator:inst|lpm_counter:LPM_COUNTER_component|cntr_e0l:auto_generated|cmpr_5hc:cmpr1                                   ;              ;
;          |count24H:inst1|                       ; 22 (0)            ; 8 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|real_time_clock:inst4|Basic_clock:inst|count24H:inst1                                                                                                                     ;              ;
;             |lpm_counter:lpm_counter_component| ; 22 (0)            ; 8 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|real_time_clock:inst4|Basic_clock:inst|count24H:inst1|lpm_counter:lpm_counter_component                                                                                   ;              ;
;                |cntr_cll:auto_generated|        ; 22 (22)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|real_time_clock:inst4|Basic_clock:inst|count24H:inst1|lpm_counter:lpm_counter_component|cntr_cll:auto_generated                                                           ;              ;
;          |counter60secs:inst3|                  ; 25 (0)            ; 8 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|real_time_clock:inst4|Basic_clock:inst|counter60secs:inst3                                                                                                                ;              ;
;             |lpm_counter:LPM_COUNTER_component| ; 25 (0)            ; 8 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|real_time_clock:inst4|Basic_clock:inst|counter60secs:inst3|lpm_counter:LPM_COUNTER_component                                                                              ;              ;
;                |cntr_dll:auto_generated|        ; 25 (23)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|real_time_clock:inst4|Basic_clock:inst|counter60secs:inst3|lpm_counter:LPM_COUNTER_component|cntr_dll:auto_generated                                                      ;              ;
;                   |cmpr_lfc:cmpr1|              ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|real_time_clock:inst4|Basic_clock:inst|counter60secs:inst3|lpm_counter:LPM_COUNTER_component|cntr_dll:auto_generated|cmpr_lfc:cmpr1                                       ;              ;
;          |counter60secs:inst4|                  ; 22 (0)            ; 8 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|real_time_clock:inst4|Basic_clock:inst|counter60secs:inst4                                                                                                                ;              ;
;             |lpm_counter:LPM_COUNTER_component| ; 22 (0)            ; 8 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|real_time_clock:inst4|Basic_clock:inst|counter60secs:inst4|lpm_counter:LPM_COUNTER_component                                                                              ;              ;
;                |cntr_dll:auto_generated|        ; 22 (20)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|real_time_clock:inst4|Basic_clock:inst|counter60secs:inst4|lpm_counter:LPM_COUNTER_component|cntr_dll:auto_generated                                                      ;              ;
;                   |cmpr_lfc:cmpr1|              ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|real_time_clock:inst4|Basic_clock:inst|counter60secs:inst4|lpm_counter:LPM_COUNTER_component|cntr_dll:auto_generated|cmpr_lfc:cmpr1                                       ;              ;
;          |gozer:inst5|                          ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|real_time_clock:inst4|Basic_clock:inst|gozer:inst5                                                                                                                        ;              ;
;          |gozer:inst6|                          ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|real_time_clock:inst4|Basic_clock:inst|gozer:inst6                                                                                                                        ;              ;
;       |DivideHexss:inst1|                       ; 31 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|real_time_clock:inst4|DivideHexss:inst1                                                                                                                                   ;              ;
;          |hexss:inst1|                          ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|real_time_clock:inst4|DivideHexss:inst1|hexss:inst1                                                                                                                       ;              ;
;          |hexss:inst|                           ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|real_time_clock:inst4|DivideHexss:inst1|hexss:inst                                                                                                                        ;              ;
;          |lpm_divide0:inst2|                    ; 17 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|real_time_clock:inst4|DivideHexss:inst1|lpm_divide0:inst2                                                                                                                 ;              ;
;             |lpm_divide:lpm_divide_component|   ; 17 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|real_time_clock:inst4|DivideHexss:inst1|lpm_divide0:inst2|lpm_divide:lpm_divide_component                                                                                 ;              ;
;                |lpm_divide_pup:auto_generated|  ; 17 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|real_time_clock:inst4|DivideHexss:inst1|lpm_divide0:inst2|lpm_divide:lpm_divide_component|lpm_divide_pup:auto_generated                                                   ;              ;
;                   |sign_div_unsign_bkh:divider| ; 17 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|real_time_clock:inst4|DivideHexss:inst1|lpm_divide0:inst2|lpm_divide:lpm_divide_component|lpm_divide_pup:auto_generated|sign_div_unsign_bkh:divider                       ;              ;
;                      |alt_u_div_13f:divider|    ; 17 (17)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|real_time_clock:inst4|DivideHexss:inst1|lpm_divide0:inst2|lpm_divide:lpm_divide_component|lpm_divide_pup:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_13f:divider ;              ;
;       |DivideHexss:inst7|                       ; 31 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|real_time_clock:inst4|DivideHexss:inst7                                                                                                                                   ;              ;
;          |hexss:inst1|                          ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|real_time_clock:inst4|DivideHexss:inst7|hexss:inst1                                                                                                                       ;              ;
;          |hexss:inst|                           ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|real_time_clock:inst4|DivideHexss:inst7|hexss:inst                                                                                                                        ;              ;
;          |lpm_divide0:inst2|                    ; 17 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|real_time_clock:inst4|DivideHexss:inst7|lpm_divide0:inst2                                                                                                                 ;              ;
;             |lpm_divide:lpm_divide_component|   ; 17 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|real_time_clock:inst4|DivideHexss:inst7|lpm_divide0:inst2|lpm_divide:lpm_divide_component                                                                                 ;              ;
;                |lpm_divide_pup:auto_generated|  ; 17 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|real_time_clock:inst4|DivideHexss:inst7|lpm_divide0:inst2|lpm_divide:lpm_divide_component|lpm_divide_pup:auto_generated                                                   ;              ;
;                   |sign_div_unsign_bkh:divider| ; 17 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|real_time_clock:inst4|DivideHexss:inst7|lpm_divide0:inst2|lpm_divide:lpm_divide_component|lpm_divide_pup:auto_generated|sign_div_unsign_bkh:divider                       ;              ;
;                      |alt_u_div_13f:divider|    ; 17 (17)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|real_time_clock:inst4|DivideHexss:inst7|lpm_divide0:inst2|lpm_divide:lpm_divide_component|lpm_divide_pup:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_13f:divider ;              ;
;       |UART_Complex:inst4|                      ; 8 (0)             ; 36 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|real_time_clock:inst4|UART_Complex:inst4                                                                                                                                  ;              ;
;          |UART_Output_Switch:inst|              ; 8 (8)             ; 36 (36)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|real_time_clock:inst4|UART_Complex:inst4|UART_Output_Switch:inst                                                                                                          ;              ;
;       |gozer:inst6|                             ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|real_time_clock:inst4|gozer:inst6                                                                                                                                         ;              ;
+-------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |Main|UART:inst|reciever:inst1|present_state                                                                                                                                                                                                                                                       ;
+--------------------------+------------------------+--------------------------+--------------------------+------------------------+-------------------------+--------------------------+------------------------+-------------------------+-------------------------+--------------------------+--------------------+
; Name                     ; present_state.tell_out ; present_state.update_out ; present_state.break_wait ; present_state.stop_chk ; present_state.stop_wait ; present_state.data_count ; present_state.data_chk ; present_state.data_wait ; present_state.start_chk ; present_state.start_wait ; present_state.idle ;
+--------------------------+------------------------+--------------------------+--------------------------+------------------------+-------------------------+--------------------------+------------------------+-------------------------+-------------------------+--------------------------+--------------------+
; present_state.idle       ; 0                      ; 0                        ; 0                        ; 0                      ; 0                       ; 0                        ; 0                      ; 0                       ; 0                       ; 0                        ; 0                  ;
; present_state.start_wait ; 0                      ; 0                        ; 0                        ; 0                      ; 0                       ; 0                        ; 0                      ; 0                       ; 0                       ; 1                        ; 1                  ;
; present_state.start_chk  ; 0                      ; 0                        ; 0                        ; 0                      ; 0                       ; 0                        ; 0                      ; 0                       ; 1                       ; 0                        ; 1                  ;
; present_state.data_wait  ; 0                      ; 0                        ; 0                        ; 0                      ; 0                       ; 0                        ; 0                      ; 1                       ; 0                       ; 0                        ; 1                  ;
; present_state.data_chk   ; 0                      ; 0                        ; 0                        ; 0                      ; 0                       ; 0                        ; 1                      ; 0                       ; 0                       ; 0                        ; 1                  ;
; present_state.data_count ; 0                      ; 0                        ; 0                        ; 0                      ; 0                       ; 1                        ; 0                      ; 0                       ; 0                       ; 0                        ; 1                  ;
; present_state.stop_wait  ; 0                      ; 0                        ; 0                        ; 0                      ; 1                       ; 0                        ; 0                      ; 0                       ; 0                       ; 0                        ; 1                  ;
; present_state.stop_chk   ; 0                      ; 0                        ; 0                        ; 1                      ; 0                       ; 0                        ; 0                      ; 0                       ; 0                       ; 0                        ; 1                  ;
; present_state.break_wait ; 0                      ; 0                        ; 1                        ; 0                      ; 0                       ; 0                        ; 0                      ; 0                       ; 0                       ; 0                        ; 1                  ;
; present_state.update_out ; 0                      ; 1                        ; 0                        ; 0                      ; 0                       ; 0                        ; 0                      ; 0                       ; 0                       ; 0                        ; 1                  ;
; present_state.tell_out   ; 1                      ; 0                        ; 0                        ; 0                      ; 0                       ; 0                        ; 0                      ; 0                       ; 0                       ; 0                        ; 1                  ;
+--------------------------+------------------------+--------------------------+--------------------------+------------------------+-------------------------+--------------------------+------------------------+-------------------------+-------------------------+--------------------------+--------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |Main|UART:inst|transmitter:inst|state_machine:b2v_state_machine_main|present_state                                                                                                            ;
+---------------------------+-------------------------+---------------------------+------------------------+-------------------------+---------------------------+--------------------------+--------------------+
; Name                      ; present_state.send_stop ; present_state.shift_count ; present_state.test_eoc ; present_state.send_data ; present_state.clear_timer ; present_state.send_start ; present_state.idle ;
+---------------------------+-------------------------+---------------------------+------------------------+-------------------------+---------------------------+--------------------------+--------------------+
; present_state.idle        ; 0                       ; 0                         ; 0                      ; 0                       ; 0                         ; 0                        ; 0                  ;
; present_state.send_start  ; 0                       ; 0                         ; 0                      ; 0                       ; 0                         ; 1                        ; 1                  ;
; present_state.clear_timer ; 0                       ; 0                         ; 0                      ; 0                       ; 1                         ; 0                        ; 1                  ;
; present_state.send_data   ; 0                       ; 0                         ; 0                      ; 1                       ; 0                         ; 0                        ; 1                  ;
; present_state.test_eoc    ; 0                       ; 0                         ; 1                      ; 0                       ; 0                         ; 0                        ; 1                  ;
; present_state.shift_count ; 0                       ; 1                         ; 0                      ; 0                       ; 0                         ; 0                        ; 1                  ;
; present_state.send_stop   ; 1                       ; 0                         ; 0                      ; 0                       ; 0                         ; 0                        ; 1                  ;
+---------------------------+-------------------------+---------------------------+------------------------+-------------------------+---------------------------+--------------------------+--------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                 ;
+---------------------------------------------------------------------------+----------------------------------------+
; Register name                                                             ; Reason for Removal                     ;
+---------------------------------------------------------------------------+----------------------------------------+
; real_time_clock:inst4|UART_Complex:inst4|UART_Output_Switch:inst|c[2..31] ; Stuck at GND due to stuck port data_in ;
; Total Number of Removed Registers = 30                                    ;                                        ;
+---------------------------------------------------------------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 243   ;
; Number of registers using Synchronous Clear  ; 18    ;
; Number of registers using Synchronous Load   ; 83    ;
; Number of registers using Asynchronous Clear ; 160   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 124   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------------------------+
; Inverted Register Statistics                                        ;
+-----------------------------------------------------------+---------+
; Inverted Register                                         ; Fan out ;
+-----------------------------------------------------------+---------+
; UART:inst|transmitter:inst|outputff:b2v_output_flipflop|q ; 1       ;
; Total number of inverted registers = 1                    ;         ;
+-----------------------------------------------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                               ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------+
; 3:1                ; 24 bits   ; 48 LEs        ; 24 LEs               ; 24 LEs                 ; Yes        ; |Main|control_leds:inst7|output_generator:inst6|count[1]       ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |Main|control_leds:inst7|output_generator:inst6|count[11]      ;
; 4:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |Main|UART:inst|reciever:inst1|tcount[0]                       ;
; 5:1                ; 7 bits    ; 21 LEs        ; 14 LEs               ; 7 LEs                  ; Yes        ; |Main|control_leds:inst7|output_generator:inst6|output_temp[6] ;
; 5:1                ; 32 bits   ; 96 LEs        ; 64 LEs               ; 32 LEs                 ; Yes        ; |Main|control_leds:inst7|output_generator:inst6|bigCounter[16] ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Source assignments for real_time_clock:inst4|Basic_clock:inst|count24H:inst1|lpm_counter:lpm_counter_component ;
+---------------------------+-------+------+---------------------------------------------------------------------+
; Assignment                ; Value ; From ; To                                                                  ;
+---------------------------+-------+------+---------------------------------------------------------------------+
; SUPPRESS_DA_RULE_INTERNAL ; a101  ; -    ; -                                                                   ;
; SUPPRESS_DA_RULE_INTERNAL ; s102  ; -    ; -                                                                   ;
; SUPPRESS_DA_RULE_INTERNAL ; s103  ; -    ; -                                                                   ;
+---------------------------+-------+------+---------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Source assignments for real_time_clock:inst4|Basic_clock:inst|counter60secs:inst4|lpm_counter:LPM_COUNTER_component ;
+---------------------------+-------+------+--------------------------------------------------------------------------+
; Assignment                ; Value ; From ; To                                                                       ;
+---------------------------+-------+------+--------------------------------------------------------------------------+
; SUPPRESS_DA_RULE_INTERNAL ; a101  ; -    ; -                                                                        ;
; SUPPRESS_DA_RULE_INTERNAL ; s102  ; -    ; -                                                                        ;
; SUPPRESS_DA_RULE_INTERNAL ; s103  ; -    ; -                                                                        ;
+---------------------------+-------+------+--------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Source assignments for real_time_clock:inst4|Basic_clock:inst|counter60secs:inst3|lpm_counter:LPM_COUNTER_component ;
+---------------------------+-------+------+--------------------------------------------------------------------------+
; Assignment                ; Value ; From ; To                                                                       ;
+---------------------------+-------+------+--------------------------------------------------------------------------+
; SUPPRESS_DA_RULE_INTERNAL ; a101  ; -    ; -                                                                        ;
; SUPPRESS_DA_RULE_INTERNAL ; s102  ; -    ; -                                                                        ;
; SUPPRESS_DA_RULE_INTERNAL ; s103  ; -    ; -                                                                        ;
+---------------------------+-------+------+--------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Source assignments for real_time_clock:inst4|Basic_clock:inst|OneSecondGenerator:inst|lpm_counter:LPM_COUNTER_component ;
+---------------------------+-------+------+------------------------------------------------------------------------------+
; Assignment                ; Value ; From ; To                                                                           ;
+---------------------------+-------+------+------------------------------------------------------------------------------+
; SUPPRESS_DA_RULE_INTERNAL ; a101  ; -    ; -                                                                            ;
; SUPPRESS_DA_RULE_INTERNAL ; s102  ; -    ; -                                                                            ;
; SUPPRESS_DA_RULE_INTERNAL ; s103  ; -    ; -                                                                            ;
+---------------------------+-------+------+------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: real_time_clock:inst4|DivideHexss:inst1|lpm_divide0:inst2|lpm_divide:lpm_divide_component ;
+------------------------+----------------+----------------------------------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                                                         ;
+------------------------+----------------+----------------------------------------------------------------------------------------------+
; LPM_WIDTHN             ; 8              ; Signed Integer                                                                               ;
; LPM_WIDTHD             ; 4              ; Signed Integer                                                                               ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                                                      ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                                                      ;
; LPM_PIPELINE           ; 0              ; Untyped                                                                                      ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                                                      ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                                                      ;
; CBXI_PARAMETER         ; lpm_divide_pup ; Untyped                                                                                      ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                                                      ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                                                      ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                                                   ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                                                 ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                                                 ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                                               ;
+------------------------+----------------+----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: real_time_clock:inst4|DivideHexss:inst1|LPM_CONSTANT:inst8 ;
+--------------------+------------------+-----------------------------------------------------------------+
; Parameter Name     ; Value            ; Type                                                            ;
+--------------------+------------------+-----------------------------------------------------------------+
; LPM_WIDTH          ; 4                ; Untyped                                                         ;
; LPM_CVALUE         ; 10               ; Untyped                                                         ;
; ENABLE_RUNTIME_MOD ; NO               ; Untyped                                                         ;
; CBXI_PARAMETER     ; lpm_constant_g84 ; Untyped                                                         ;
+--------------------+------------------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: real_time_clock:inst4|Basic_clock:inst|count24H:inst1|lpm_counter:lpm_counter_component ;
+------------------------+-------------+-----------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                          ;
+------------------------+-------------+-----------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                    ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                  ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                  ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                ;
; LPM_WIDTH              ; 8           ; Untyped                                                                                       ;
; LPM_DIRECTION          ; UP          ; Untyped                                                                                       ;
; LPM_MODULUS            ; 24          ; Untyped                                                                                       ;
; LPM_AVALUE             ; UNUSED      ; Untyped                                                                                       ;
; LPM_SVALUE             ; UNUSED      ; Untyped                                                                                       ;
; LPM_PORT_UPDOWN        ; PORT_UNUSED ; Untyped                                                                                       ;
; DEVICE_FAMILY          ; Cyclone III ; Untyped                                                                                       ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                                       ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                                            ;
; NOT_GATE_PUSH_BACK     ; ON          ; NOT_GATE_PUSH_BACK                                                                            ;
; CARRY_CNT_EN           ; SMART       ; Untyped                                                                                       ;
; LABWIDE_SCLR           ; ON          ; Untyped                                                                                       ;
; USE_NEW_VERSION        ; TRUE        ; Untyped                                                                                       ;
; CBXI_PARAMETER         ; cntr_cll    ; Untyped                                                                                       ;
+------------------------+-------------+-----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: real_time_clock:inst4|Basic_clock:inst|counter60secs:inst4|lpm_counter:LPM_COUNTER_component ;
+------------------------+-------------+----------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                               ;
+------------------------+-------------+----------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                         ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                       ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                       ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                     ;
; LPM_WIDTH              ; 8           ; Untyped                                                                                            ;
; LPM_DIRECTION          ; UP          ; Untyped                                                                                            ;
; LPM_MODULUS            ; 60          ; Untyped                                                                                            ;
; LPM_AVALUE             ; UNUSED      ; Untyped                                                                                            ;
; LPM_SVALUE             ; UNUSED      ; Untyped                                                                                            ;
; LPM_PORT_UPDOWN        ; PORT_UNUSED ; Untyped                                                                                            ;
; DEVICE_FAMILY          ; Cyclone III ; Untyped                                                                                            ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                                            ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                                                 ;
; NOT_GATE_PUSH_BACK     ; ON          ; NOT_GATE_PUSH_BACK                                                                                 ;
; CARRY_CNT_EN           ; SMART       ; Untyped                                                                                            ;
; LABWIDE_SCLR           ; ON          ; Untyped                                                                                            ;
; USE_NEW_VERSION        ; TRUE        ; Untyped                                                                                            ;
; CBXI_PARAMETER         ; cntr_dll    ; Untyped                                                                                            ;
+------------------------+-------------+----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: real_time_clock:inst4|Basic_clock:inst|counter60secs:inst3|lpm_counter:LPM_COUNTER_component ;
+------------------------+-------------+----------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                               ;
+------------------------+-------------+----------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                         ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                       ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                       ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                     ;
; LPM_WIDTH              ; 8           ; Untyped                                                                                            ;
; LPM_DIRECTION          ; UP          ; Untyped                                                                                            ;
; LPM_MODULUS            ; 60          ; Untyped                                                                                            ;
; LPM_AVALUE             ; UNUSED      ; Untyped                                                                                            ;
; LPM_SVALUE             ; UNUSED      ; Untyped                                                                                            ;
; LPM_PORT_UPDOWN        ; PORT_UNUSED ; Untyped                                                                                            ;
; DEVICE_FAMILY          ; Cyclone III ; Untyped                                                                                            ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                                            ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                                                 ;
; NOT_GATE_PUSH_BACK     ; ON          ; NOT_GATE_PUSH_BACK                                                                                 ;
; CARRY_CNT_EN           ; SMART       ; Untyped                                                                                            ;
; LABWIDE_SCLR           ; ON          ; Untyped                                                                                            ;
; USE_NEW_VERSION        ; TRUE        ; Untyped                                                                                            ;
; CBXI_PARAMETER         ; cntr_dll    ; Untyped                                                                                            ;
+------------------------+-------------+----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: real_time_clock:inst4|Basic_clock:inst|OneSecondGenerator:inst|lpm_counter:LPM_COUNTER_component ;
+------------------------+-------------+--------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                   ;
+------------------------+-------------+--------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                             ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                           ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                           ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                         ;
; LPM_WIDTH              ; 26          ; Signed Integer                                                                                         ;
; LPM_DIRECTION          ; UP          ; Untyped                                                                                                ;
; LPM_MODULUS            ; 50000000    ; Signed Integer                                                                                         ;
; LPM_AVALUE             ; UNUSED      ; Untyped                                                                                                ;
; LPM_SVALUE             ; UNUSED      ; Untyped                                                                                                ;
; LPM_PORT_UPDOWN        ; PORT_UNUSED ; Untyped                                                                                                ;
; DEVICE_FAMILY          ; Cyclone III ; Untyped                                                                                                ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                                                ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                                                     ;
; NOT_GATE_PUSH_BACK     ; ON          ; NOT_GATE_PUSH_BACK                                                                                     ;
; CARRY_CNT_EN           ; SMART       ; Untyped                                                                                                ;
; LABWIDE_SCLR           ; ON          ; Untyped                                                                                                ;
; USE_NEW_VERSION        ; TRUE        ; Untyped                                                                                                ;
; CBXI_PARAMETER         ; cntr_e0l    ; Untyped                                                                                                ;
+------------------------+-------------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: real_time_clock:inst4|DivideHexss:inst7|lpm_divide0:inst2|lpm_divide:lpm_divide_component ;
+------------------------+----------------+----------------------------------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                                                         ;
+------------------------+----------------+----------------------------------------------------------------------------------------------+
; LPM_WIDTHN             ; 8              ; Signed Integer                                                                               ;
; LPM_WIDTHD             ; 4              ; Signed Integer                                                                               ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                                                      ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                                                      ;
; LPM_PIPELINE           ; 0              ; Untyped                                                                                      ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                                                      ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                                                      ;
; CBXI_PARAMETER         ; lpm_divide_pup ; Untyped                                                                                      ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                                                      ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                                                      ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                                                   ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                                                 ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                                                 ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                                               ;
+------------------------+----------------+----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: real_time_clock:inst4|DivideHexss:inst7|LPM_CONSTANT:inst8 ;
+--------------------+------------------+-----------------------------------------------------------------+
; Parameter Name     ; Value            ; Type                                                            ;
+--------------------+------------------+-----------------------------------------------------------------+
; LPM_WIDTH          ; 4                ; Untyped                                                         ;
; LPM_CVALUE         ; 10               ; Untyped                                                         ;
; ENABLE_RUNTIME_MOD ; NO               ; Untyped                                                         ;
; CBXI_PARAMETER     ; lpm_constant_g84 ; Untyped                                                         ;
+--------------------+------------------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mux_leds:inst8|LPM_MUX:lpm_mux_component ;
+------------------------+-------------+------------------------------------------------+
; Parameter Name         ; Value       ; Type                                           ;
+------------------------+-------------+------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                     ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                   ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                   ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                 ;
; LPM_WIDTH              ; 8           ; Signed Integer                                 ;
; LPM_SIZE               ; 2           ; Signed Integer                                 ;
; LPM_WIDTHS             ; 1           ; Signed Integer                                 ;
; LPM_PIPELINE           ; 0           ; Signed Integer                                 ;
; CBXI_PARAMETER         ; mux_g6e     ; Untyped                                        ;
; DEVICE_FAMILY          ; Cyclone III ; Untyped                                        ;
+------------------------+-------------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II Analysis & Synthesis
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Mon Oct 09 18:54:31 2023
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off End-Project -c End-Project
Info: Found 1 design units, including 1 entities, in source file uart_output.v
    Info: Found entity 1: UART_Output
Info: Found 1 design units, including 1 entities, in source file basic_clock.bdf
    Info: Found entity 1: Basic_clock
Info: Found 1 design units, including 1 entities, in source file dividehexss.bdf
    Info: Found entity 1: DivideHexss
Info: Found 2 design units, including 1 entities, in source file gozer.vhd
    Info: Found design unit 1: gozer-arc_gozer
    Info: Found entity 1: gozer
Info: Found 1 design units, including 1 entities, in source file uart_complex.bdf
    Info: Found entity 1: UART_Complex
Info: Found 1 design units, including 1 entities, in source file peace.bdf
    Info: Found entity 1: peace
Info: Found 2 design units, including 1 entities, in source file dcount.vhd
    Info: Found design unit 1: dcount-arc_dcount
    Info: Found entity 1: dcount
Info: Found 2 design units, including 1 entities, in source file dint.vhd
    Info: Found design unit 1: dint-arc_dint
    Info: Found entity 1: dint
Info: Found 2 design units, including 1 entities, in source file hexss.vhd
    Info: Found design unit 1: hexss-arc_hexss
    Info: Found entity 1: hexss
Info: Found 2 design units, including 1 entities, in source file outputff.vhd
    Info: Found design unit 1: outputff-arc_outputff
    Info: Found entity 1: outputff
Info: Found 3 design units, including 1 entities, in source file reciever.vhd
    Info: Found design unit 1: uart_constants
    Info: Found design unit 2: reciever-arc_reciever
    Info: Found entity 1: reciever
Info: Found 2 design units, including 1 entities, in source file state_machine.vhd
    Info: Found design unit 1: state_machine-arc_state_machine
    Info: Found entity 1: state_machine
Info: Found 1 design units, including 1 entities, in source file uart.bdf
    Info: Found entity 1: UART
Info: Found 2 design units, including 1 entities, in source file timer.vhd
    Info: Found design unit 1: timer-arc_timer
    Info: Found entity 1: timer
Info: Found 2 design units, including 1 entities, in source file transmitter.vhd
    Info: Found design unit 1: transmitter-bdf_type
    Info: Found entity 1: transmitter
Info: Found 1 design units, including 1 entities, in source file test_mp3.bdf
    Info: Found entity 1: test_MP3
Info: Found 2 design units, including 1 entities, in source file output_control.vhd
    Info: Found design unit 1: output_control-arc_output_control
    Info: Found entity 1: output_control
Info: Found 2 design units, including 1 entities, in source file output_generator.vhd
    Info: Found design unit 1: output_generator-arc_output_generator
    Info: Found entity 1: output_generator
Info: Found 1 design units, including 1 entities, in source file control_leds.bdf
    Info: Found entity 1: control_leds
Info: Found 2 design units, including 1 entities, in source file mux_leds.vhd
    Info: Found design unit 1: mux_leds-SYN
    Info: Found entity 1: mux_leds
Info: Found 1 design units, including 1 entities, in source file main.bdf
    Info: Found entity 1: Main
Info: Found 2 design units, including 1 entities, in source file uart_output_switch.vhd
    Info: Found design unit 1: UART_Output_Switch-arc_UART_Output_Switch
    Info: Found entity 1: UART_Output_Switch
Info: Found 1 design units, including 1 entities, in source file real_time_clock.bdf
    Info: Found entity 1: real_time_clock
Info: Found 2 design units, including 1 entities, in source file lpm_divide0.vhd
    Info: Found design unit 1: lpm_divide0-SYN
    Info: Found entity 1: lpm_divide0
Info: Elaborating entity "Main" for the top level hierarchy
Info: Elaborating entity "test_MP3" for hierarchy "test_MP3:inst1"
Info: Elaborating entity "UART" for hierarchy "UART:inst"
Info: Elaborating entity "transmitter" for hierarchy "UART:inst|transmitter:inst"
Info: Elaborating entity "dcount" for hierarchy "UART:inst|transmitter:inst|dcount:b2v_counter"
Info: Elaborating entity "outputff" for hierarchy "UART:inst|transmitter:inst|outputff:b2v_output_flipflop"
Info: Elaborating entity "dint" for hierarchy "UART:inst|transmitter:inst|dint:b2v_shift_register"
Warning (10492): VHDL Process Statement warning at dint.vhd(15): signal "buff" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at dint.vhd(19): signal "din" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Info: Elaborating entity "state_machine" for hierarchy "UART:inst|transmitter:inst|state_machine:b2v_state_machine_main"
Info: Elaborating entity "timer" for hierarchy "UART:inst|transmitter:inst|timer:b2v_timer_basic"
Info: Elaborating entity "reciever" for hierarchy "UART:inst|reciever:inst1"
Info: Elaborating entity "gozer" for hierarchy "gozer:inst3"
Info: Elaborating entity "real_time_clock" for hierarchy "real_time_clock:inst4"
Info: Elaborating entity "UART_Complex" for hierarchy "real_time_clock:inst4|UART_Complex:inst4"
Info: Elaborating entity "UART_Output_Switch" for hierarchy "real_time_clock:inst4|UART_Complex:inst4|UART_Output_Switch:inst"
Info: Elaborating entity "DivideHexss" for hierarchy "real_time_clock:inst4|DivideHexss:inst1"
Info: Elaborating entity "hexss" for hierarchy "real_time_clock:inst4|DivideHexss:inst1|hexss:inst1"
Info: Elaborating entity "lpm_divide0" for hierarchy "real_time_clock:inst4|DivideHexss:inst1|lpm_divide0:inst2"
Info: Elaborating entity "lpm_divide" for hierarchy "real_time_clock:inst4|DivideHexss:inst1|lpm_divide0:inst2|lpm_divide:lpm_divide_component"
Info: Elaborated megafunction instantiation "real_time_clock:inst4|DivideHexss:inst1|lpm_divide0:inst2|lpm_divide:lpm_divide_component"
Info: Instantiated megafunction "real_time_clock:inst4|DivideHexss:inst1|lpm_divide0:inst2|lpm_divide:lpm_divide_component" with the following parameter:
    Info: Parameter "lpm_drepresentation" = "UNSIGNED"
    Info: Parameter "lpm_hint" = "LPM_REMAINDERPOSITIVE=TRUE"
    Info: Parameter "lpm_nrepresentation" = "UNSIGNED"
    Info: Parameter "lpm_type" = "LPM_DIVIDE"
    Info: Parameter "lpm_widthd" = "4"
    Info: Parameter "lpm_widthn" = "8"
Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_pup.tdf
    Info: Found entity 1: lpm_divide_pup
Info: Elaborating entity "lpm_divide_pup" for hierarchy "real_time_clock:inst4|DivideHexss:inst1|lpm_divide0:inst2|lpm_divide:lpm_divide_component|lpm_divide_pup:auto_generated"
Info: Found 1 design units, including 1 entities, in source file db/sign_div_unsign_bkh.tdf
    Info: Found entity 1: sign_div_unsign_bkh
Info: Elaborating entity "sign_div_unsign_bkh" for hierarchy "real_time_clock:inst4|DivideHexss:inst1|lpm_divide0:inst2|lpm_divide:lpm_divide_component|lpm_divide_pup:auto_generated|sign_div_unsign_bkh:divider"
Info: Found 1 design units, including 1 entities, in source file db/alt_u_div_13f.tdf
    Info: Found entity 1: alt_u_div_13f
Info: Elaborating entity "alt_u_div_13f" for hierarchy "real_time_clock:inst4|DivideHexss:inst1|lpm_divide0:inst2|lpm_divide:lpm_divide_component|lpm_divide_pup:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_13f:divider"
Info: Found 1 design units, including 1 entities, in source file db/add_sub_unc.tdf
    Info: Found entity 1: add_sub_unc
Info: Elaborating entity "add_sub_unc" for hierarchy "real_time_clock:inst4|DivideHexss:inst1|lpm_divide0:inst2|lpm_divide:lpm_divide_component|lpm_divide_pup:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_13f:divider|add_sub_unc:add_sub_0"
Info: Found 1 design units, including 1 entities, in source file db/add_sub_vnc.tdf
    Info: Found entity 1: add_sub_vnc
Info: Elaborating entity "add_sub_vnc" for hierarchy "real_time_clock:inst4|DivideHexss:inst1|lpm_divide0:inst2|lpm_divide:lpm_divide_component|lpm_divide_pup:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_13f:divider|add_sub_vnc:add_sub_1"
Info: Elaborating entity "LPM_CONSTANT" for hierarchy "real_time_clock:inst4|DivideHexss:inst1|LPM_CONSTANT:inst8"
Info: Elaborated megafunction instantiation "real_time_clock:inst4|DivideHexss:inst1|LPM_CONSTANT:inst8"
Info: Instantiated megafunction "real_time_clock:inst4|DivideHexss:inst1|LPM_CONSTANT:inst8" with the following parameter:
    Info: Parameter "LPM_CVALUE" = "10"
    Info: Parameter "LPM_WIDTH" = "4"
Info: Elaborating entity "Basic_clock" for hierarchy "real_time_clock:inst4|Basic_clock:inst"
Warning: Using design file count24h.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: count24H
Info: Elaborating entity "count24H" for hierarchy "real_time_clock:inst4|Basic_clock:inst|count24H:inst1"
Info: Elaborating entity "lpm_counter" for hierarchy "real_time_clock:inst4|Basic_clock:inst|count24H:inst1|lpm_counter:lpm_counter_component"
Info: Elaborated megafunction instantiation "real_time_clock:inst4|Basic_clock:inst|count24H:inst1|lpm_counter:lpm_counter_component"
Info: Instantiated megafunction "real_time_clock:inst4|Basic_clock:inst|count24H:inst1|lpm_counter:lpm_counter_component" with the following parameter:
    Info: Parameter "LPM_TYPE" = "LPM_COUNTER"
    Info: Parameter "LPM_WIDTH" = "8"
    Info: Parameter "LPM_DIRECTION" = "UP"
    Info: Parameter "LPM_MODULUS" = "24"
    Info: Parameter "LPM_PORT_UPDOWN" = "PORT_UNUSED"
Info: Found 1 design units, including 1 entities, in source file db/cntr_cll.tdf
    Info: Found entity 1: cntr_cll
Info: Elaborating entity "cntr_cll" for hierarchy "real_time_clock:inst4|Basic_clock:inst|count24H:inst1|lpm_counter:lpm_counter_component|cntr_cll:auto_generated"
Info: Found 1 design units, including 1 entities, in source file db/cmpr_lfc.tdf
    Info: Found entity 1: cmpr_lfc
Info: Elaborating entity "cmpr_lfc" for hierarchy "real_time_clock:inst4|Basic_clock:inst|count24H:inst1|lpm_counter:lpm_counter_component|cntr_cll:auto_generated|cmpr_lfc:cmpr1"
Warning: Using design file counter60secs.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: counter60secs
Info: Elaborating entity "counter60secs" for hierarchy "real_time_clock:inst4|Basic_clock:inst|counter60secs:inst4"
Info: Elaborating entity "lpm_counter" for hierarchy "real_time_clock:inst4|Basic_clock:inst|counter60secs:inst4|lpm_counter:LPM_COUNTER_component"
Info: Elaborated megafunction instantiation "real_time_clock:inst4|Basic_clock:inst|counter60secs:inst4|lpm_counter:LPM_COUNTER_component"
Info: Instantiated megafunction "real_time_clock:inst4|Basic_clock:inst|counter60secs:inst4|lpm_counter:LPM_COUNTER_component" with the following parameter:
    Info: Parameter "LPM_TYPE" = "LPM_COUNTER"
    Info: Parameter "LPM_WIDTH" = "8"
    Info: Parameter "LPM_DIRECTION" = "UP"
    Info: Parameter "LPM_MODULUS" = "60"
    Info: Parameter "LPM_PORT_UPDOWN" = "PORT_UNUSED"
Info: Found 1 design units, including 1 entities, in source file db/cntr_dll.tdf
    Info: Found entity 1: cntr_dll
Info: Elaborating entity "cntr_dll" for hierarchy "real_time_clock:inst4|Basic_clock:inst|counter60secs:inst4|lpm_counter:LPM_COUNTER_component|cntr_dll:auto_generated"
Warning: Using design file onesecondgenerator.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: OneSecondGenerator
Info: Elaborating entity "OneSecondGenerator" for hierarchy "real_time_clock:inst4|Basic_clock:inst|OneSecondGenerator:inst"
Info: Elaborating entity "lpm_counter" for hierarchy "real_time_clock:inst4|Basic_clock:inst|OneSecondGenerator:inst|lpm_counter:LPM_COUNTER_component"
Info: Elaborated megafunction instantiation "real_time_clock:inst4|Basic_clock:inst|OneSecondGenerator:inst|lpm_counter:LPM_COUNTER_component"
Info: Instantiated megafunction "real_time_clock:inst4|Basic_clock:inst|OneSecondGenerator:inst|lpm_counter:LPM_COUNTER_component" with the following parameter:
    Info: Parameter "lpm_direction" = "UP"
    Info: Parameter "lpm_modulus" = "50000000"
    Info: Parameter "lpm_port_updown" = "PORT_UNUSED"
    Info: Parameter "lpm_type" = "LPM_COUNTER"
    Info: Parameter "lpm_width" = "26"
Info: Found 1 design units, including 1 entities, in source file db/cntr_e0l.tdf
    Info: Found entity 1: cntr_e0l
Info: Elaborating entity "cntr_e0l" for hierarchy "real_time_clock:inst4|Basic_clock:inst|OneSecondGenerator:inst|lpm_counter:LPM_COUNTER_component|cntr_e0l:auto_generated"
Info: Found 1 design units, including 1 entities, in source file db/cmpr_5hc.tdf
    Info: Found entity 1: cmpr_5hc
Info: Elaborating entity "cmpr_5hc" for hierarchy "real_time_clock:inst4|Basic_clock:inst|OneSecondGenerator:inst|lpm_counter:LPM_COUNTER_component|cntr_e0l:auto_generated|cmpr_5hc:cmpr1"
Info: Elaborating entity "mux_leds" for hierarchy "mux_leds:inst8"
Info: Elaborating entity "LPM_MUX" for hierarchy "mux_leds:inst8|LPM_MUX:lpm_mux_component"
Info: Elaborated megafunction instantiation "mux_leds:inst8|LPM_MUX:lpm_mux_component"
Info: Instantiated megafunction "mux_leds:inst8|LPM_MUX:lpm_mux_component" with the following parameter:
    Info: Parameter "LPM_WIDTH" = "8"
    Info: Parameter "LPM_SIZE" = "2"
    Info: Parameter "LPM_WIDTHS" = "1"
    Info: Parameter "LPM_PIPELINE" = "0"
    Info: Parameter "LPM_TYPE" = "LPM_MUX"
    Info: Parameter "LPM_HINT" = "UNUSED"
Info: Found 1 design units, including 1 entities, in source file db/mux_g6e.tdf
    Info: Found entity 1: mux_g6e
Info: Elaborating entity "mux_g6e" for hierarchy "mux_leds:inst8|LPM_MUX:lpm_mux_component|mux_g6e:auto_generated"
Info: Elaborating entity "control_leds" for hierarchy "control_leds:inst7"
Info: Elaborating entity "output_generator" for hierarchy "control_leds:inst7|output_generator:inst6"
Warning (10540): VHDL Signal Declaration warning at output_generator.vhd(16): used explicit default value for signal "shift_data" because signal was never assigned a value
Info: Elaborating entity "output_control" for hierarchy "control_leds:inst7|output_control:inst"
Info: Registers with preset signals will power-up high
Info: DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning: Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state.
    Warning (13310): Register "UART:inst|transmitter:inst|dint:b2v_shift_register|buff[0]" is converted into an equivalent circuit using register "UART:inst|transmitter:inst|dint:b2v_shift_register|buff[0]~_emulated" and latch "UART:inst|transmitter:inst|dint:b2v_shift_register|buff[0]~latch"
    Warning (13310): Register "UART:inst|transmitter:inst|dint:b2v_shift_register|buff[1]" is converted into an equivalent circuit using register "UART:inst|transmitter:inst|dint:b2v_shift_register|buff[1]~_emulated" and latch "UART:inst|transmitter:inst|dint:b2v_shift_register|buff[1]~latch"
    Warning (13310): Register "UART:inst|transmitter:inst|dint:b2v_shift_register|buff[2]" is converted into an equivalent circuit using register "UART:inst|transmitter:inst|dint:b2v_shift_register|buff[2]~_emulated" and latch "UART:inst|transmitter:inst|dint:b2v_shift_register|buff[2]~latch"
    Warning (13310): Register "UART:inst|transmitter:inst|dint:b2v_shift_register|buff[3]" is converted into an equivalent circuit using register "UART:inst|transmitter:inst|dint:b2v_shift_register|buff[3]~_emulated" and latch "UART:inst|transmitter:inst|dint:b2v_shift_register|buff[3]~latch"
    Warning (13310): Register "UART:inst|transmitter:inst|dint:b2v_shift_register|buff[4]" is converted into an equivalent circuit using register "UART:inst|transmitter:inst|dint:b2v_shift_register|buff[4]~_emulated" and latch "UART:inst|transmitter:inst|dint:b2v_shift_register|buff[4]~latch"
    Warning (13310): Register "UART:inst|transmitter:inst|dint:b2v_shift_register|buff[5]" is converted into an equivalent circuit using register "UART:inst|transmitter:inst|dint:b2v_shift_register|buff[5]~_emulated" and latch "UART:inst|transmitter:inst|dint:b2v_shift_register|buff[5]~latch"
    Warning (13310): Register "UART:inst|transmitter:inst|dint:b2v_shift_register|buff[6]" is converted into an equivalent circuit using register "UART:inst|transmitter:inst|dint:b2v_shift_register|buff[6]~_emulated" and latch "UART:inst|transmitter:inst|dint:b2v_shift_register|buff[6]~latch"
    Warning (13310): Register "UART:inst|transmitter:inst|dint:b2v_shift_register|buff[7]" is converted into an equivalent circuit using register "UART:inst|transmitter:inst|dint:b2v_shift_register|buff[7]~_emulated" and latch "UART:inst|transmitter:inst|dint:b2v_shift_register|buff[7]~latch"
Info: Timing-Driven Synthesis is running
Info: Generated suppressed messages file C:/Users/Matan/Desktop/VHDL/End-Project (3)/End-Project/End-Project.map.smsg
Info: Implemented 527 device resources after synthesis - the final resource count might be different
    Info: Implemented 13 input pins
    Info: Implemented 39 output pins
    Info: Implemented 475 logic cells
Info: Quartus II Analysis & Synthesis was successful. 0 errors, 15 warnings
    Info: Peak virtual memory: 265 megabytes
    Info: Processing ended: Mon Oct 09 18:54:50 2023
    Info: Elapsed time: 00:00:19
    Info: Total CPU time (on all processors): 00:00:07


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/Matan/Desktop/VHDL/End-Project (3)/End-Project/End-Project.map.smsg.


