{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1479803668855 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1479803668861 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 22 03:34:28 2016 " "Processing started: Tue Nov 22 03:34:28 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1479803668861 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479803668861 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Xmit -c Xmit " "Command: quartus_map --read_settings_files=on --write_settings_files=off Xmit -c Xmit" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479803668861 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1479803669374 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1479803669375 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift_register_4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file shift_register_4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 shift_register_4-SYN " "Found design unit 1: shift_register_4-SYN" {  } { { "shift_register_4.vhd" "" { Text "C:/Users/User/OneDrive/Duke/7_Fall_2016/ECE_559/Ethernet_switch/xlit/Xmit/shift_register_4.vhd" 56 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479803689465 ""} { "Info" "ISGN_ENTITY_NAME" "1 shift_register_4 " "Found entity 1: shift_register_4" {  } { { "shift_register_4.vhd" "" { Text "C:/Users/User/OneDrive/Duke/7_Fall_2016/ECE_559/Ethernet_switch/xlit/Xmit/shift_register_4.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479803689465 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479803689465 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xmittop.vhd 2 1 " "Found 2 design units, including 1 entities, in source file xmittop.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 xmitTop-rtl " "Found design unit 1: xmitTop-rtl" {  } { { "xmitTop.vhd" "" { Text "C:/Users/User/OneDrive/Duke/7_Fall_2016/ECE_559/Ethernet_switch/xlit/Xmit/xmitTop.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479803689468 ""} { "Info" "ISGN_ENTITY_NAME" "1 xmitTop " "Found entity 1: xmitTop" {  } { { "xmitTop.vhd" "" { Text "C:/Users/User/OneDrive/Duke/7_Fall_2016/ECE_559/Ethernet_switch/xlit/Xmit/xmitTop.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479803689468 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479803689468 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "in_fsm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file in_fsm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 in_FSM-arch " "Found design unit 1: in_FSM-arch" {  } { { "in_FSM.vhd" "" { Text "C:/Users/User/OneDrive/Duke/7_Fall_2016/ECE_559/Ethernet_switch/xlit/Xmit/in_FSM.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479803689470 ""} { "Info" "ISGN_ENTITY_NAME" "1 in_FSM " "Found entity 1: in_FSM" {  } { { "in_FSM.vhd" "" { Text "C:/Users/User/OneDrive/Duke/7_Fall_2016/ECE_559/Ethernet_switch/xlit/Xmit/in_FSM.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479803689470 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479803689470 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "main_FSM.v " "Can't analyze file -- file main_FSM.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1479803689474 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo_8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fifo_8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fifo_8-SYN " "Found design unit 1: fifo_8-SYN" {  } { { "fifo_8.vhd" "" { Text "C:/Users/User/OneDrive/Duke/7_Fall_2016/ECE_559/Ethernet_switch/xlit/Xmit/fifo_8.vhd" 59 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479803689477 ""} { "Info" "ISGN_ENTITY_NAME" "1 fifo_8 " "Found entity 1: fifo_8" {  } { { "fifo_8.vhd" "" { Text "C:/Users/User/OneDrive/Duke/7_Fall_2016/ECE_559/Ethernet_switch/xlit/Xmit/fifo_8.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479803689477 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479803689477 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "input_fsm.vhd " "Can't analyze file -- file input_fsm.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1479803689480 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "out_fsm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file out_fsm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 out_FSM-rtl " "Found design unit 1: out_FSM-rtl" {  } { { "out_FSM.vhd" "" { Text "C:/Users/User/OneDrive/Duke/7_Fall_2016/ECE_559/Ethernet_switch/xlit/Xmit/out_FSM.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479803689483 ""} { "Info" "ISGN_ENTITY_NAME" "1 out_FSM " "Found entity 1: out_FSM" {  } { { "out_FSM.vhd" "" { Text "C:/Users/User/OneDrive/Duke/7_Fall_2016/ECE_559/Ethernet_switch/xlit/Xmit/out_FSM.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479803689483 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479803689483 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_buffer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file output_buffer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 output_buffer-SYN " "Found design unit 1: output_buffer-SYN" {  } { { "output_buffer.vhd" "" { Text "C:/Users/User/OneDrive/Duke/7_Fall_2016/ECE_559/Ethernet_switch/xlit/Xmit/output_buffer.vhd" 59 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479803689485 ""} { "Info" "ISGN_ENTITY_NAME" "1 output_buffer " "Found entity 1: output_buffer" {  } { { "output_buffer.vhd" "" { Text "C:/Users/User/OneDrive/Duke/7_Fall_2016/ECE_559/Ethernet_switch/xlit/Xmit/output_buffer.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479803689485 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479803689485 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "out_fsm_tester.v 1 1 " "Found 1 design units, including 1 entities, in source file out_fsm_tester.v" { { "Info" "ISGN_ENTITY_NAME" "1 out_FSM_tester " "Found entity 1: out_FSM_tester" {  } { { "out_FSM_tester.v" "" { Text "C:/Users/User/OneDrive/Duke/7_Fall_2016/ECE_559/Ethernet_switch/xlit/Xmit/out_FSM_tester.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479803689488 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479803689488 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "inbuff.vhd 2 1 " "Found 2 design units, including 1 entities, in source file inbuff.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 inbuff-SYN " "Found design unit 1: inbuff-SYN" {  } { { "inbuff.vhd" "" { Text "C:/Users/User/OneDrive/Duke/7_Fall_2016/ECE_559/Ethernet_switch/xlit/Xmit/inbuff.vhd" 59 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479803689490 ""} { "Info" "ISGN_ENTITY_NAME" "1 inbuff " "Found entity 1: inbuff" {  } { { "inbuff.vhd" "" { Text "C:/Users/User/OneDrive/Duke/7_Fall_2016/ECE_559/Ethernet_switch/xlit/Xmit/inbuff.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479803689490 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479803689490 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "inbuffer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file inbuffer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 inBuffer-arch " "Found design unit 1: inBuffer-arch" {  } { { "inBuffer.vhd" "" { Text "C:/Users/User/OneDrive/Duke/7_Fall_2016/ECE_559/Ethernet_switch/xlit/Xmit/inBuffer.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479803689493 ""} { "Info" "ISGN_ENTITY_NAME" "1 inBuffer " "Found entity 1: inBuffer" {  } { { "inBuffer.vhd" "" { Text "C:/Users/User/OneDrive/Duke/7_Fall_2016/ECE_559/Ethernet_switch/xlit/Xmit/inBuffer.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479803689493 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479803689493 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "inbuffcon.vhd 2 1 " "Found 2 design units, including 1 entities, in source file inbuffcon.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 inbuffcon-SYN " "Found design unit 1: inbuffcon-SYN" {  } { { "inbuffcon.vhd" "" { Text "C:/Users/User/OneDrive/Duke/7_Fall_2016/ECE_559/Ethernet_switch/xlit/Xmit/inbuffcon.vhd" 59 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479803689496 ""} { "Info" "ISGN_ENTITY_NAME" "1 inbuffcon " "Found entity 1: inbuffcon" {  } { { "inbuffcon.vhd" "" { Text "C:/Users/User/OneDrive/Duke/7_Fall_2016/ECE_559/Ethernet_switch/xlit/Xmit/inbuffcon.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479803689496 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479803689496 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fifo_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fifo_1-SYN " "Found design unit 1: fifo_1-SYN" {  } { { "FIFO_1.vhd" "" { Text "C:/Users/User/OneDrive/Duke/7_Fall_2016/ECE_559/Ethernet_switch/xlit/Xmit/FIFO_1.vhd" 59 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479803689499 ""} { "Info" "ISGN_ENTITY_NAME" "1 FIFO_1 " "Found entity 1: FIFO_1" {  } { { "FIFO_1.vhd" "" { Text "C:/Users/User/OneDrive/Duke/7_Fall_2016/ECE_559/Ethernet_switch/xlit/Xmit/FIFO_1.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479803689499 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479803689499 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clock out_FSM_tester.v(13) " "Verilog HDL Implicit Net warning at out_FSM_tester.v(13): created implicit net for \"clock\"" {  } { { "out_FSM_tester.v" "" { Text "C:/Users/User/OneDrive/Duke/7_Fall_2016/ECE_559/Ethernet_switch/xlit/Xmit/out_FSM_tester.v" 13 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479803689504 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "xmitTop " "Elaborating entity \"xmitTop\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1479803689625 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "hiho_stop xmitTop.vhd(176) " "Verilog HDL or VHDL warning at xmitTop.vhd(176): object \"hiho_stop\" assigned a value but never read" {  } { { "xmitTop.vhd" "" { Text "C:/Users/User/OneDrive/Duke/7_Fall_2016/ECE_559/Ethernet_switch/xlit/Xmit/xmitTop.vhd" 176 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1479803689628 "|xmitTop"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "lilo_stop xmitTop.vhd(179) " "Verilog HDL or VHDL warning at xmitTop.vhd(179): object \"lilo_stop\" assigned a value but never read" {  } { { "xmitTop.vhd" "" { Text "C:/Users/User/OneDrive/Duke/7_Fall_2016/ECE_559/Ethernet_switch/xlit/Xmit/xmitTop.vhd" 179 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1479803689628 "|xmitTop"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "input_hi_stop xmitTop.vhd(181) " "VHDL Signal Declaration warning at xmitTop.vhd(181): used implicit default value for signal \"input_hi_stop\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "xmitTop.vhd" "" { Text "C:/Users/User/OneDrive/Duke/7_Fall_2016/ECE_559/Ethernet_switch/xlit/Xmit/xmitTop.vhd" 181 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1479803689628 "|xmitTop"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "input_lo_stop xmitTop.vhd(182) " "VHDL Signal Declaration warning at xmitTop.vhd(182): used implicit default value for signal \"input_lo_stop\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "xmitTop.vhd" "" { Text "C:/Users/User/OneDrive/Duke/7_Fall_2016/ECE_559/Ethernet_switch/xlit/Xmit/xmitTop.vhd" 182 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1479803689628 "|xmitTop"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "in_FSM in_FSM:in_FSM_inst " "Elaborating entity \"in_FSM\" for hierarchy \"in_FSM:in_FSM_inst\"" {  } { { "xmitTop.vhd" "in_FSM_inst" { Text "C:/Users/User/OneDrive/Duke/7_Fall_2016/ECE_559/Ethernet_switch/xlit/Xmit/xmitTop.vhd" 202 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479803689630 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "hi in_FSM.vhd(38) " "VHDL Signal Declaration warning at in_FSM.vhd(38): used explicit default value for signal \"hi\" because signal was never assigned a value" {  } { { "in_FSM.vhd" "" { Text "C:/Users/User/OneDrive/Duke/7_Fall_2016/ECE_559/Ethernet_switch/xlit/Xmit/in_FSM.vhd" 38 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1479803689633 "|xmitTop|in_FSM:in_FSM_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "emptyc in_FSM.vhd(39) " "Verilog HDL or VHDL warning at in_FSM.vhd(39): object \"emptyc\" assigned a value but never read" {  } { { "in_FSM.vhd" "" { Text "C:/Users/User/OneDrive/Duke/7_Fall_2016/ECE_559/Ethernet_switch/xlit/Xmit/in_FSM.vhd" 39 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1479803689633 "|xmitTop|in_FSM:in_FSM_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "empty_priority in_FSM.vhd(39) " "Verilog HDL or VHDL warning at in_FSM.vhd(39): object \"empty_priority\" assigned a value but never read" {  } { { "in_FSM.vhd" "" { Text "C:/Users/User/OneDrive/Duke/7_Fall_2016/ECE_559/Ethernet_switch/xlit/Xmit/in_FSM.vhd" 39 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1479803689633 "|xmitTop|in_FSM:in_FSM_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "empty_stop in_FSM.vhd(39) " "Verilog HDL or VHDL warning at in_FSM.vhd(39): object \"empty_stop\" assigned a value but never read" {  } { { "in_FSM.vhd" "" { Text "C:/Users/User/OneDrive/Duke/7_Fall_2016/ECE_559/Ethernet_switch/xlit/Xmit/in_FSM.vhd" 39 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1479803689633 "|xmitTop|in_FSM:in_FSM_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "fulld in_FSM.vhd(40) " "Verilog HDL or VHDL warning at in_FSM.vhd(40): object \"fulld\" assigned a value but never read" {  } { { "in_FSM.vhd" "" { Text "C:/Users/User/OneDrive/Duke/7_Fall_2016/ECE_559/Ethernet_switch/xlit/Xmit/in_FSM.vhd" 40 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1479803689633 "|xmitTop|in_FSM:in_FSM_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "fullc in_FSM.vhd(40) " "Verilog HDL or VHDL warning at in_FSM.vhd(40): object \"fullc\" assigned a value but never read" {  } { { "in_FSM.vhd" "" { Text "C:/Users/User/OneDrive/Duke/7_Fall_2016/ECE_559/Ethernet_switch/xlit/Xmit/in_FSM.vhd" 40 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1479803689633 "|xmitTop|in_FSM:in_FSM_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "full_priority in_FSM.vhd(40) " "Verilog HDL or VHDL warning at in_FSM.vhd(40): object \"full_priority\" assigned a value but never read" {  } { { "in_FSM.vhd" "" { Text "C:/Users/User/OneDrive/Duke/7_Fall_2016/ECE_559/Ethernet_switch/xlit/Xmit/in_FSM.vhd" 40 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1479803689633 "|xmitTop|in_FSM:in_FSM_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "full_stop in_FSM.vhd(40) " "Verilog HDL or VHDL warning at in_FSM.vhd(40): object \"full_stop\" assigned a value but never read" {  } { { "in_FSM.vhd" "" { Text "C:/Users/User/OneDrive/Duke/7_Fall_2016/ECE_559/Ethernet_switch/xlit/Xmit/in_FSM.vhd" 40 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1479803689634 "|xmitTop|in_FSM:in_FSM_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "last in_FSM.vhd(50) " "Verilog HDL or VHDL warning at in_FSM.vhd(50): object \"last\" assigned a value but never read" {  } { { "in_FSM.vhd" "" { Text "C:/Users/User/OneDrive/Duke/7_Fall_2016/ECE_559/Ethernet_switch/xlit/Xmit/in_FSM.vhd" 50 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1479803689634 "|xmitTop|in_FSM:in_FSM_inst"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "lasto in_FSM.vhd(51) " "VHDL Signal Declaration warning at in_FSM.vhd(51): used implicit default value for signal \"lasto\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "in_FSM.vhd" "" { Text "C:/Users/User/OneDrive/Duke/7_Fall_2016/ECE_559/Ethernet_switch/xlit/Xmit/in_FSM.vhd" 51 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1479803689634 "|xmitTop|in_FSM:in_FSM_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ctrl_ctrl_prev in_FSM.vhd(104) " "VHDL Process Statement warning at in_FSM.vhd(104): signal \"ctrl_ctrl_prev\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "in_FSM.vhd" "" { Text "C:/Users/User/OneDrive/Duke/7_Fall_2016/ECE_559/Ethernet_switch/xlit/Xmit/in_FSM.vhd" 104 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1479803689634 "|xmitTop|in_FSM:in_FSM_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "emptyd in_FSM.vhd(159) " "VHDL Process Statement warning at in_FSM.vhd(159): signal \"emptyd\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "in_FSM.vhd" "" { Text "C:/Users/User/OneDrive/Duke/7_Fall_2016/ECE_559/Ethernet_switch/xlit/Xmit/in_FSM.vhd" 159 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1479803689634 "|xmitTop|in_FSM:in_FSM_inst"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "outstartas in_FSM.vhd(137) " "VHDL Process Statement warning at in_FSM.vhd(137): inferring latch(es) for signal or variable \"outstartas\", which holds its previous value in one or more paths through the process" {  } { { "in_FSM.vhd" "" { Text "C:/Users/User/OneDrive/Duke/7_Fall_2016/ECE_559/Ethernet_switch/xlit/Xmit/in_FSM.vhd" 137 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1479803689634 "|xmitTop|in_FSM:in_FSM_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "outtrans in_FSM.vhd(182) " "VHDL Process Statement warning at in_FSM.vhd(182): signal \"outtrans\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "in_FSM.vhd" "" { Text "C:/Users/User/OneDrive/Duke/7_Fall_2016/ECE_559/Ethernet_switch/xlit/Xmit/in_FSM.vhd" 182 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1479803689634 "|xmitTop|in_FSM:in_FSM_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outstartas in_FSM.vhd(137) " "Inferred latch for \"outstartas\" at in_FSM.vhd(137)" {  } { { "in_FSM.vhd" "" { Text "C:/Users/User/OneDrive/Duke/7_Fall_2016/ECE_559/Ethernet_switch/xlit/Xmit/in_FSM.vhd" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1479803689634 "|xmitTop|in_FSM:in_FSM_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "inbuff in_FSM:in_FSM_inst\|inbuff:inbuff_comp " "Elaborating entity \"inbuff\" for hierarchy \"in_FSM:in_FSM_inst\|inbuff:inbuff_comp\"" {  } { { "in_FSM.vhd" "inbuff_comp" { Text "C:/Users/User/OneDrive/Duke/7_Fall_2016/ECE_559/Ethernet_switch/xlit/Xmit/in_FSM.vhd" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479803689647 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo in_FSM:in_FSM_inst\|inbuff:inbuff_comp\|dcfifo:dcfifo_component " "Elaborating entity \"dcfifo\" for hierarchy \"in_FSM:in_FSM_inst\|inbuff:inbuff_comp\|dcfifo:dcfifo_component\"" {  } { { "inbuff.vhd" "dcfifo_component" { Text "C:/Users/User/OneDrive/Duke/7_Fall_2016/ECE_559/Ethernet_switch/xlit/Xmit/inbuff.vhd" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479803690450 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "in_FSM:in_FSM_inst\|inbuff:inbuff_comp\|dcfifo:dcfifo_component " "Elaborated megafunction instantiation \"in_FSM:in_FSM_inst\|inbuff:inbuff_comp\|dcfifo:dcfifo_component\"" {  } { { "inbuff.vhd" "" { Text "C:/Users/User/OneDrive/Duke/7_Fall_2016/ECE_559/Ethernet_switch/xlit/Xmit/inbuff.vhd" 101 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479803690453 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "in_FSM:in_FSM_inst\|inbuff:inbuff_comp\|dcfifo:dcfifo_component " "Instantiated megafunction \"in_FSM:in_FSM_inst\|inbuff:inbuff_comp\|dcfifo:dcfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479803690454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 512 " "Parameter \"lpm_numwords\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479803690454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479803690454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479803690454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479803690454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 9 " "Parameter \"lpm_widthu\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479803690454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479803690454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 4 " "Parameter \"rdsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479803690454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_aclr_synch OFF " "Parameter \"read_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479803690454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479803690454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479803690454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "write_aclr_synch OFF " "Parameter \"write_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479803690454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 4 " "Parameter \"wrsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479803690454 ""}  } { { "inbuff.vhd" "" { Text "C:/Users/User/OneDrive/Duke/7_Fall_2016/ECE_559/Ethernet_switch/xlit/Xmit/inbuff.vhd" 101 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1479803690454 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_s3q1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_s3q1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_s3q1 " "Found entity 1: dcfifo_s3q1" {  } { { "db/dcfifo_s3q1.tdf" "" { Text "C:/Users/User/OneDrive/Duke/7_Fall_2016/ECE_559/Ethernet_switch/xlit/Xmit/db/dcfifo_s3q1.tdf" 37 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479803690573 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479803690573 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_s3q1 in_FSM:in_FSM_inst\|inbuff:inbuff_comp\|dcfifo:dcfifo_component\|dcfifo_s3q1:auto_generated " "Elaborating entity \"dcfifo_s3q1\" for hierarchy \"in_FSM:in_FSM_inst\|inbuff:inbuff_comp\|dcfifo:dcfifo_component\|dcfifo_s3q1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479803690574 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_nv6.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_nv6.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_nv6 " "Found entity 1: a_graycounter_nv6" {  } { { "db/a_graycounter_nv6.tdf" "" { Text "C:/Users/User/OneDrive/Duke/7_Fall_2016/ECE_559/Ethernet_switch/xlit/Xmit/db/a_graycounter_nv6.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479803690689 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479803690689 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_nv6 in_FSM:in_FSM_inst\|inbuff:inbuff_comp\|dcfifo:dcfifo_component\|dcfifo_s3q1:auto_generated\|a_graycounter_nv6:rdptr_g1p " "Elaborating entity \"a_graycounter_nv6\" for hierarchy \"in_FSM:in_FSM_inst\|inbuff:inbuff_comp\|dcfifo:dcfifo_component\|dcfifo_s3q1:auto_generated\|a_graycounter_nv6:rdptr_g1p\"" {  } { { "db/dcfifo_s3q1.tdf" "rdptr_g1p" { Text "C:/Users/User/OneDrive/Duke/7_Fall_2016/ECE_559/Ethernet_switch/xlit/Xmit/db/dcfifo_s3q1.tdf" 50 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479803690690 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_jdc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_jdc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_jdc " "Found entity 1: a_graycounter_jdc" {  } { { "db/a_graycounter_jdc.tdf" "" { Text "C:/Users/User/OneDrive/Duke/7_Fall_2016/ECE_559/Ethernet_switch/xlit/Xmit/db/a_graycounter_jdc.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479803690810 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479803690810 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_jdc in_FSM:in_FSM_inst\|inbuff:inbuff_comp\|dcfifo:dcfifo_component\|dcfifo_s3q1:auto_generated\|a_graycounter_jdc:wrptr_g1p " "Elaborating entity \"a_graycounter_jdc\" for hierarchy \"in_FSM:in_FSM_inst\|inbuff:inbuff_comp\|dcfifo:dcfifo_component\|dcfifo_s3q1:auto_generated\|a_graycounter_jdc:wrptr_g1p\"" {  } { { "db/dcfifo_s3q1.tdf" "wrptr_g1p" { Text "C:/Users/User/OneDrive/Duke/7_Fall_2016/ECE_559/Ethernet_switch/xlit/Xmit/db/dcfifo_s3q1.tdf" 51 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479803690811 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_a3d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_a3d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_a3d1 " "Found entity 1: altsyncram_a3d1" {  } { { "db/altsyncram_a3d1.tdf" "" { Text "C:/Users/User/OneDrive/Duke/7_Fall_2016/ECE_559/Ethernet_switch/xlit/Xmit/db/altsyncram_a3d1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479803690932 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479803690932 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_a3d1 in_FSM:in_FSM_inst\|inbuff:inbuff_comp\|dcfifo:dcfifo_component\|dcfifo_s3q1:auto_generated\|altsyncram_a3d1:fifo_ram " "Elaborating entity \"altsyncram_a3d1\" for hierarchy \"in_FSM:in_FSM_inst\|inbuff:inbuff_comp\|dcfifo:dcfifo_component\|dcfifo_s3q1:auto_generated\|altsyncram_a3d1:fifo_ram\"" {  } { { "db/dcfifo_s3q1.tdf" "fifo_ram" { Text "C:/Users/User/OneDrive/Duke/7_Fall_2016/ECE_559/Ethernet_switch/xlit/Xmit/db/dcfifo_s3q1.tdf" 52 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479803690932 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_8pl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_8pl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_8pl " "Found entity 1: alt_synch_pipe_8pl" {  } { { "db/alt_synch_pipe_8pl.tdf" "" { Text "C:/Users/User/OneDrive/Duke/7_Fall_2016/ECE_559/Ethernet_switch/xlit/Xmit/db/alt_synch_pipe_8pl.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479803690951 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479803690951 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_8pl in_FSM:in_FSM_inst\|inbuff:inbuff_comp\|dcfifo:dcfifo_component\|dcfifo_s3q1:auto_generated\|alt_synch_pipe_8pl:rs_dgwp " "Elaborating entity \"alt_synch_pipe_8pl\" for hierarchy \"in_FSM:in_FSM_inst\|inbuff:inbuff_comp\|dcfifo:dcfifo_component\|dcfifo_s3q1:auto_generated\|alt_synch_pipe_8pl:rs_dgwp\"" {  } { { "db/dcfifo_s3q1.tdf" "rs_dgwp" { Text "C:/Users/User/OneDrive/Duke/7_Fall_2016/ECE_559/Ethernet_switch/xlit/Xmit/db/dcfifo_s3q1.tdf" 59 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479803690952 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_pe9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_pe9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_pe9 " "Found entity 1: dffpipe_pe9" {  } { { "db/dffpipe_pe9.tdf" "" { Text "C:/Users/User/OneDrive/Duke/7_Fall_2016/ECE_559/Ethernet_switch/xlit/Xmit/db/dffpipe_pe9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479803690970 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479803690970 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_pe9 in_FSM:in_FSM_inst\|inbuff:inbuff_comp\|dcfifo:dcfifo_component\|dcfifo_s3q1:auto_generated\|alt_synch_pipe_8pl:rs_dgwp\|dffpipe_pe9:dffpipe12 " "Elaborating entity \"dffpipe_pe9\" for hierarchy \"in_FSM:in_FSM_inst\|inbuff:inbuff_comp\|dcfifo:dcfifo_component\|dcfifo_s3q1:auto_generated\|alt_synch_pipe_8pl:rs_dgwp\|dffpipe_pe9:dffpipe12\"" {  } { { "db/alt_synch_pipe_8pl.tdf" "dffpipe12" { Text "C:/Users/User/OneDrive/Duke/7_Fall_2016/ECE_559/Ethernet_switch/xlit/Xmit/db/alt_synch_pipe_8pl.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479803690971 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_9pl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_9pl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_9pl " "Found entity 1: alt_synch_pipe_9pl" {  } { { "db/alt_synch_pipe_9pl.tdf" "" { Text "C:/Users/User/OneDrive/Duke/7_Fall_2016/ECE_559/Ethernet_switch/xlit/Xmit/db/alt_synch_pipe_9pl.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479803690994 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479803690994 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_9pl in_FSM:in_FSM_inst\|inbuff:inbuff_comp\|dcfifo:dcfifo_component\|dcfifo_s3q1:auto_generated\|alt_synch_pipe_9pl:ws_dgrp " "Elaborating entity \"alt_synch_pipe_9pl\" for hierarchy \"in_FSM:in_FSM_inst\|inbuff:inbuff_comp\|dcfifo:dcfifo_component\|dcfifo_s3q1:auto_generated\|alt_synch_pipe_9pl:ws_dgrp\"" {  } { { "db/dcfifo_s3q1.tdf" "ws_dgrp" { Text "C:/Users/User/OneDrive/Duke/7_Fall_2016/ECE_559/Ethernet_switch/xlit/Xmit/db/dcfifo_s3q1.tdf" 60 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479803690996 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_qe9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_qe9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_qe9 " "Found entity 1: dffpipe_qe9" {  } { { "db/dffpipe_qe9.tdf" "" { Text "C:/Users/User/OneDrive/Duke/7_Fall_2016/ECE_559/Ethernet_switch/xlit/Xmit/db/dffpipe_qe9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479803691016 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479803691016 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_qe9 in_FSM:in_FSM_inst\|inbuff:inbuff_comp\|dcfifo:dcfifo_component\|dcfifo_s3q1:auto_generated\|alt_synch_pipe_9pl:ws_dgrp\|dffpipe_qe9:dffpipe15 " "Elaborating entity \"dffpipe_qe9\" for hierarchy \"in_FSM:in_FSM_inst\|inbuff:inbuff_comp\|dcfifo:dcfifo_component\|dcfifo_s3q1:auto_generated\|alt_synch_pipe_9pl:ws_dgrp\|dffpipe_qe9:dffpipe15\"" {  } { { "db/alt_synch_pipe_9pl.tdf" "dffpipe15" { Text "C:/Users/User/OneDrive/Duke/7_Fall_2016/ECE_559/Ethernet_switch/xlit/Xmit/db/alt_synch_pipe_9pl.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479803691018 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_906.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_906.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_906 " "Found entity 1: cmpr_906" {  } { { "db/cmpr_906.tdf" "" { Text "C:/Users/User/OneDrive/Duke/7_Fall_2016/ECE_559/Ethernet_switch/xlit/Xmit/db/cmpr_906.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479803691156 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479803691156 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_906 in_FSM:in_FSM_inst\|inbuff:inbuff_comp\|dcfifo:dcfifo_component\|dcfifo_s3q1:auto_generated\|cmpr_906:rdempty_eq_comp " "Elaborating entity \"cmpr_906\" for hierarchy \"in_FSM:in_FSM_inst\|inbuff:inbuff_comp\|dcfifo:dcfifo_component\|dcfifo_s3q1:auto_generated\|cmpr_906:rdempty_eq_comp\"" {  } { { "db/dcfifo_s3q1.tdf" "rdempty_eq_comp" { Text "C:/Users/User/OneDrive/Duke/7_Fall_2016/ECE_559/Ethernet_switch/xlit/Xmit/db/dcfifo_s3q1.tdf" 61 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479803691158 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "inbuffcon in_FSM:in_FSM_inst\|inbuffcon:inbuffcon_comp " "Elaborating entity \"inbuffcon\" for hierarchy \"in_FSM:in_FSM_inst\|inbuffcon:inbuffcon_comp\"" {  } { { "in_FSM.vhd" "inbuffcon_comp" { Text "C:/Users/User/OneDrive/Duke/7_Fall_2016/ECE_559/Ethernet_switch/xlit/Xmit/in_FSM.vhd" 226 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479803691190 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo in_FSM:in_FSM_inst\|inbuffcon:inbuffcon_comp\|dcfifo:dcfifo_component " "Elaborating entity \"dcfifo\" for hierarchy \"in_FSM:in_FSM_inst\|inbuffcon:inbuffcon_comp\|dcfifo:dcfifo_component\"" {  } { { "inbuffcon.vhd" "dcfifo_component" { Text "C:/Users/User/OneDrive/Duke/7_Fall_2016/ECE_559/Ethernet_switch/xlit/Xmit/inbuffcon.vhd" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479803691796 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "in_FSM:in_FSM_inst\|inbuffcon:inbuffcon_comp\|dcfifo:dcfifo_component " "Elaborated megafunction instantiation \"in_FSM:in_FSM_inst\|inbuffcon:inbuffcon_comp\|dcfifo:dcfifo_component\"" {  } { { "inbuffcon.vhd" "" { Text "C:/Users/User/OneDrive/Duke/7_Fall_2016/ECE_559/Ethernet_switch/xlit/Xmit/inbuffcon.vhd" 101 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479803691797 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "in_FSM:in_FSM_inst\|inbuffcon:inbuffcon_comp\|dcfifo:dcfifo_component " "Instantiated megafunction \"in_FSM:in_FSM_inst\|inbuffcon:inbuffcon_comp\|dcfifo:dcfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479803691797 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 256 " "Parameter \"lpm_numwords\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479803691797 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479803691797 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479803691797 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 24 " "Parameter \"lpm_width\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479803691797 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 8 " "Parameter \"lpm_widthu\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479803691797 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479803691797 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 4 " "Parameter \"rdsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479803691797 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_aclr_synch OFF " "Parameter \"read_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479803691797 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479803691797 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479803691797 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "write_aclr_synch OFF " "Parameter \"write_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479803691797 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 4 " "Parameter \"wrsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479803691797 ""}  } { { "inbuffcon.vhd" "" { Text "C:/Users/User/OneDrive/Duke/7_Fall_2016/ECE_559/Ethernet_switch/xlit/Xmit/inbuffcon.vhd" 101 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1479803691797 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_r6q1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_r6q1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_r6q1 " "Found entity 1: dcfifo_r6q1" {  } { { "db/dcfifo_r6q1.tdf" "" { Text "C:/Users/User/OneDrive/Duke/7_Fall_2016/ECE_559/Ethernet_switch/xlit/Xmit/db/dcfifo_r6q1.tdf" 37 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479803691870 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479803691870 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_r6q1 in_FSM:in_FSM_inst\|inbuffcon:inbuffcon_comp\|dcfifo:dcfifo_component\|dcfifo_r6q1:auto_generated " "Elaborating entity \"dcfifo_r6q1\" for hierarchy \"in_FSM:in_FSM_inst\|inbuffcon:inbuffcon_comp\|dcfifo:dcfifo_component\|dcfifo_r6q1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479803691871 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_fu6.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_fu6.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_fu6 " "Found entity 1: a_graycounter_fu6" {  } { { "db/a_graycounter_fu6.tdf" "" { Text "C:/Users/User/OneDrive/Duke/7_Fall_2016/ECE_559/Ethernet_switch/xlit/Xmit/db/a_graycounter_fu6.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479803691944 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479803691944 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_fu6 in_FSM:in_FSM_inst\|inbuffcon:inbuffcon_comp\|dcfifo:dcfifo_component\|dcfifo_r6q1:auto_generated\|a_graycounter_fu6:rdptr_g1p " "Elaborating entity \"a_graycounter_fu6\" for hierarchy \"in_FSM:in_FSM_inst\|inbuffcon:inbuffcon_comp\|dcfifo:dcfifo_component\|dcfifo_r6q1:auto_generated\|a_graycounter_fu6:rdptr_g1p\"" {  } { { "db/dcfifo_r6q1.tdf" "rdptr_g1p" { Text "C:/Users/User/OneDrive/Duke/7_Fall_2016/ECE_559/Ethernet_switch/xlit/Xmit/db/dcfifo_r6q1.tdf" 50 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479803691945 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_bcc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_bcc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_bcc " "Found entity 1: a_graycounter_bcc" {  } { { "db/a_graycounter_bcc.tdf" "" { Text "C:/Users/User/OneDrive/Duke/7_Fall_2016/ECE_559/Ethernet_switch/xlit/Xmit/db/a_graycounter_bcc.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479803692021 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479803692021 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_bcc in_FSM:in_FSM_inst\|inbuffcon:inbuffcon_comp\|dcfifo:dcfifo_component\|dcfifo_r6q1:auto_generated\|a_graycounter_bcc:wrptr_g1p " "Elaborating entity \"a_graycounter_bcc\" for hierarchy \"in_FSM:in_FSM_inst\|inbuffcon:inbuffcon_comp\|dcfifo:dcfifo_component\|dcfifo_r6q1:auto_generated\|a_graycounter_bcc:wrptr_g1p\"" {  } { { "db/dcfifo_r6q1.tdf" "wrptr_g1p" { Text "C:/Users/User/OneDrive/Duke/7_Fall_2016/ECE_559/Ethernet_switch/xlit/Xmit/db/dcfifo_r6q1.tdf" 51 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479803692022 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_46d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_46d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_46d1 " "Found entity 1: altsyncram_46d1" {  } { { "db/altsyncram_46d1.tdf" "" { Text "C:/Users/User/OneDrive/Duke/7_Fall_2016/ECE_559/Ethernet_switch/xlit/Xmit/db/altsyncram_46d1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479803692112 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479803692112 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_46d1 in_FSM:in_FSM_inst\|inbuffcon:inbuffcon_comp\|dcfifo:dcfifo_component\|dcfifo_r6q1:auto_generated\|altsyncram_46d1:fifo_ram " "Elaborating entity \"altsyncram_46d1\" for hierarchy \"in_FSM:in_FSM_inst\|inbuffcon:inbuffcon_comp\|dcfifo:dcfifo_component\|dcfifo_r6q1:auto_generated\|altsyncram_46d1:fifo_ram\"" {  } { { "db/dcfifo_r6q1.tdf" "fifo_ram" { Text "C:/Users/User/OneDrive/Duke/7_Fall_2016/ECE_559/Ethernet_switch/xlit/Xmit/db/dcfifo_r6q1.tdf" 52 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479803692113 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_0ol.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_0ol.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_0ol " "Found entity 1: alt_synch_pipe_0ol" {  } { { "db/alt_synch_pipe_0ol.tdf" "" { Text "C:/Users/User/OneDrive/Duke/7_Fall_2016/ECE_559/Ethernet_switch/xlit/Xmit/db/alt_synch_pipe_0ol.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479803692128 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479803692128 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_0ol in_FSM:in_FSM_inst\|inbuffcon:inbuffcon_comp\|dcfifo:dcfifo_component\|dcfifo_r6q1:auto_generated\|alt_synch_pipe_0ol:rs_dgwp " "Elaborating entity \"alt_synch_pipe_0ol\" for hierarchy \"in_FSM:in_FSM_inst\|inbuffcon:inbuffcon_comp\|dcfifo:dcfifo_component\|dcfifo_r6q1:auto_generated\|alt_synch_pipe_0ol:rs_dgwp\"" {  } { { "db/dcfifo_r6q1.tdf" "rs_dgwp" { Text "C:/Users/User/OneDrive/Duke/7_Fall_2016/ECE_559/Ethernet_switch/xlit/Xmit/db/dcfifo_r6q1.tdf" 59 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479803692128 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_hd9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_hd9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_hd9 " "Found entity 1: dffpipe_hd9" {  } { { "db/dffpipe_hd9.tdf" "" { Text "C:/Users/User/OneDrive/Duke/7_Fall_2016/ECE_559/Ethernet_switch/xlit/Xmit/db/dffpipe_hd9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479803692140 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479803692140 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_hd9 in_FSM:in_FSM_inst\|inbuffcon:inbuffcon_comp\|dcfifo:dcfifo_component\|dcfifo_r6q1:auto_generated\|alt_synch_pipe_0ol:rs_dgwp\|dffpipe_hd9:dffpipe12 " "Elaborating entity \"dffpipe_hd9\" for hierarchy \"in_FSM:in_FSM_inst\|inbuffcon:inbuffcon_comp\|dcfifo:dcfifo_component\|dcfifo_r6q1:auto_generated\|alt_synch_pipe_0ol:rs_dgwp\|dffpipe_hd9:dffpipe12\"" {  } { { "db/alt_synch_pipe_0ol.tdf" "dffpipe12" { Text "C:/Users/User/OneDrive/Duke/7_Fall_2016/ECE_559/Ethernet_switch/xlit/Xmit/db/alt_synch_pipe_0ol.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479803692141 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_1ol.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_1ol.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_1ol " "Found entity 1: alt_synch_pipe_1ol" {  } { { "db/alt_synch_pipe_1ol.tdf" "" { Text "C:/Users/User/OneDrive/Duke/7_Fall_2016/ECE_559/Ethernet_switch/xlit/Xmit/db/alt_synch_pipe_1ol.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479803692154 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479803692154 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_1ol in_FSM:in_FSM_inst\|inbuffcon:inbuffcon_comp\|dcfifo:dcfifo_component\|dcfifo_r6q1:auto_generated\|alt_synch_pipe_1ol:ws_dgrp " "Elaborating entity \"alt_synch_pipe_1ol\" for hierarchy \"in_FSM:in_FSM_inst\|inbuffcon:inbuffcon_comp\|dcfifo:dcfifo_component\|dcfifo_r6q1:auto_generated\|alt_synch_pipe_1ol:ws_dgrp\"" {  } { { "db/dcfifo_r6q1.tdf" "ws_dgrp" { Text "C:/Users/User/OneDrive/Duke/7_Fall_2016/ECE_559/Ethernet_switch/xlit/Xmit/db/dcfifo_r6q1.tdf" 60 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479803692155 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_id9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_id9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_id9 " "Found entity 1: dffpipe_id9" {  } { { "db/dffpipe_id9.tdf" "" { Text "C:/Users/User/OneDrive/Duke/7_Fall_2016/ECE_559/Ethernet_switch/xlit/Xmit/db/dffpipe_id9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479803692166 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479803692166 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_id9 in_FSM:in_FSM_inst\|inbuffcon:inbuffcon_comp\|dcfifo:dcfifo_component\|dcfifo_r6q1:auto_generated\|alt_synch_pipe_1ol:ws_dgrp\|dffpipe_id9:dffpipe15 " "Elaborating entity \"dffpipe_id9\" for hierarchy \"in_FSM:in_FSM_inst\|inbuffcon:inbuffcon_comp\|dcfifo:dcfifo_component\|dcfifo_r6q1:auto_generated\|alt_synch_pipe_1ol:ws_dgrp\|dffpipe_id9:dffpipe15\"" {  } { { "db/alt_synch_pipe_1ol.tdf" "dffpipe15" { Text "C:/Users/User/OneDrive/Duke/7_Fall_2016/ECE_559/Ethernet_switch/xlit/Xmit/db/alt_synch_pipe_1ol.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479803692167 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_1v5.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_1v5.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_1v5 " "Found entity 1: cmpr_1v5" {  } { { "db/cmpr_1v5.tdf" "" { Text "C:/Users/User/OneDrive/Duke/7_Fall_2016/ECE_559/Ethernet_switch/xlit/Xmit/db/cmpr_1v5.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479803692250 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479803692250 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_1v5 in_FSM:in_FSM_inst\|inbuffcon:inbuffcon_comp\|dcfifo:dcfifo_component\|dcfifo_r6q1:auto_generated\|cmpr_1v5:rdempty_eq_comp " "Elaborating entity \"cmpr_1v5\" for hierarchy \"in_FSM:in_FSM_inst\|inbuffcon:inbuffcon_comp\|dcfifo:dcfifo_component\|dcfifo_r6q1:auto_generated\|cmpr_1v5:rdempty_eq_comp\"" {  } { { "db/dcfifo_r6q1.tdf" "rdempty_eq_comp" { Text "C:/Users/User/OneDrive/Duke/7_Fall_2016/ECE_559/Ethernet_switch/xlit/Xmit/db/dcfifo_r6q1.tdf" 61 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479803692250 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FIFO_1 in_FSM:in_FSM_inst\|FIFO_1:inbuff_priority " "Elaborating entity \"FIFO_1\" for hierarchy \"in_FSM:in_FSM_inst\|FIFO_1:inbuff_priority\"" {  } { { "in_FSM.vhd" "inbuff_priority" { Text "C:/Users/User/OneDrive/Duke/7_Fall_2016/ECE_559/Ethernet_switch/xlit/Xmit/in_FSM.vhd" 239 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479803692266 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo in_FSM:in_FSM_inst\|FIFO_1:inbuff_priority\|dcfifo:dcfifo_component " "Elaborating entity \"dcfifo\" for hierarchy \"in_FSM:in_FSM_inst\|FIFO_1:inbuff_priority\|dcfifo:dcfifo_component\"" {  } { { "FIFO_1.vhd" "dcfifo_component" { Text "C:/Users/User/OneDrive/Duke/7_Fall_2016/ECE_559/Ethernet_switch/xlit/Xmit/FIFO_1.vhd" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479803692779 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "in_FSM:in_FSM_inst\|FIFO_1:inbuff_priority\|dcfifo:dcfifo_component " "Elaborated megafunction instantiation \"in_FSM:in_FSM_inst\|FIFO_1:inbuff_priority\|dcfifo:dcfifo_component\"" {  } { { "FIFO_1.vhd" "" { Text "C:/Users/User/OneDrive/Duke/7_Fall_2016/ECE_559/Ethernet_switch/xlit/Xmit/FIFO_1.vhd" 101 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479803692780 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "in_FSM:in_FSM_inst\|FIFO_1:inbuff_priority\|dcfifo:dcfifo_component " "Instantiated megafunction \"in_FSM:in_FSM_inst\|FIFO_1:inbuff_priority\|dcfifo:dcfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479803692780 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 512 " "Parameter \"lpm_numwords\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479803692780 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479803692780 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479803692780 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 1 " "Parameter \"lpm_width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479803692780 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 9 " "Parameter \"lpm_widthu\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479803692780 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479803692780 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 4 " "Parameter \"rdsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479803692780 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_aclr_synch OFF " "Parameter \"read_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479803692780 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479803692780 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479803692780 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "write_aclr_synch OFF " "Parameter \"write_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479803692780 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 4 " "Parameter \"wrsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479803692780 ""}  } { { "FIFO_1.vhd" "" { Text "C:/Users/User/OneDrive/Duke/7_Fall_2016/ECE_559/Ethernet_switch/xlit/Xmit/FIFO_1.vhd" 101 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1479803692780 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_e3q1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_e3q1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_e3q1 " "Found entity 1: dcfifo_e3q1" {  } { { "db/dcfifo_e3q1.tdf" "" { Text "C:/Users/User/OneDrive/Duke/7_Fall_2016/ECE_559/Ethernet_switch/xlit/Xmit/db/dcfifo_e3q1.tdf" 37 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479803692854 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479803692854 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_e3q1 in_FSM:in_FSM_inst\|FIFO_1:inbuff_priority\|dcfifo:dcfifo_component\|dcfifo_e3q1:auto_generated " "Elaborating entity \"dcfifo_e3q1\" for hierarchy \"in_FSM:in_FSM_inst\|FIFO_1:inbuff_priority\|dcfifo:dcfifo_component\|dcfifo_e3q1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479803692854 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_s2d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_s2d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_s2d1 " "Found entity 1: altsyncram_s2d1" {  } { { "db/altsyncram_s2d1.tdf" "" { Text "C:/Users/User/OneDrive/Duke/7_Fall_2016/ECE_559/Ethernet_switch/xlit/Xmit/db/altsyncram_s2d1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479803692933 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479803692933 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_s2d1 in_FSM:in_FSM_inst\|FIFO_1:inbuff_priority\|dcfifo:dcfifo_component\|dcfifo_e3q1:auto_generated\|altsyncram_s2d1:fifo_ram " "Elaborating entity \"altsyncram_s2d1\" for hierarchy \"in_FSM:in_FSM_inst\|FIFO_1:inbuff_priority\|dcfifo:dcfifo_component\|dcfifo_e3q1:auto_generated\|altsyncram_s2d1:fifo_ram\"" {  } { { "db/dcfifo_e3q1.tdf" "fifo_ram" { Text "C:/Users/User/OneDrive/Duke/7_Fall_2016/ECE_559/Ethernet_switch/xlit/Xmit/db/dcfifo_e3q1.tdf" 52 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479803692933 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_apl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_apl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_apl " "Found entity 1: alt_synch_pipe_apl" {  } { { "db/alt_synch_pipe_apl.tdf" "" { Text "C:/Users/User/OneDrive/Duke/7_Fall_2016/ECE_559/Ethernet_switch/xlit/Xmit/db/alt_synch_pipe_apl.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479803692945 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479803692945 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_apl in_FSM:in_FSM_inst\|FIFO_1:inbuff_priority\|dcfifo:dcfifo_component\|dcfifo_e3q1:auto_generated\|alt_synch_pipe_apl:rs_dgwp " "Elaborating entity \"alt_synch_pipe_apl\" for hierarchy \"in_FSM:in_FSM_inst\|FIFO_1:inbuff_priority\|dcfifo:dcfifo_component\|dcfifo_e3q1:auto_generated\|alt_synch_pipe_apl:rs_dgwp\"" {  } { { "db/dcfifo_e3q1.tdf" "rs_dgwp" { Text "C:/Users/User/OneDrive/Duke/7_Fall_2016/ECE_559/Ethernet_switch/xlit/Xmit/db/dcfifo_e3q1.tdf" 59 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479803692946 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_re9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_re9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_re9 " "Found entity 1: dffpipe_re9" {  } { { "db/dffpipe_re9.tdf" "" { Text "C:/Users/User/OneDrive/Duke/7_Fall_2016/ECE_559/Ethernet_switch/xlit/Xmit/db/dffpipe_re9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479803692957 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479803692957 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_re9 in_FSM:in_FSM_inst\|FIFO_1:inbuff_priority\|dcfifo:dcfifo_component\|dcfifo_e3q1:auto_generated\|alt_synch_pipe_apl:rs_dgwp\|dffpipe_re9:dffpipe6 " "Elaborating entity \"dffpipe_re9\" for hierarchy \"in_FSM:in_FSM_inst\|FIFO_1:inbuff_priority\|dcfifo:dcfifo_component\|dcfifo_e3q1:auto_generated\|alt_synch_pipe_apl:rs_dgwp\|dffpipe_re9:dffpipe6\"" {  } { { "db/alt_synch_pipe_apl.tdf" "dffpipe6" { Text "C:/Users/User/OneDrive/Duke/7_Fall_2016/ECE_559/Ethernet_switch/xlit/Xmit/db/alt_synch_pipe_apl.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479803692958 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_bpl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_bpl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_bpl " "Found entity 1: alt_synch_pipe_bpl" {  } { { "db/alt_synch_pipe_bpl.tdf" "" { Text "C:/Users/User/OneDrive/Duke/7_Fall_2016/ECE_559/Ethernet_switch/xlit/Xmit/db/alt_synch_pipe_bpl.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479803692970 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479803692970 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_bpl in_FSM:in_FSM_inst\|FIFO_1:inbuff_priority\|dcfifo:dcfifo_component\|dcfifo_e3q1:auto_generated\|alt_synch_pipe_bpl:ws_dgrp " "Elaborating entity \"alt_synch_pipe_bpl\" for hierarchy \"in_FSM:in_FSM_inst\|FIFO_1:inbuff_priority\|dcfifo:dcfifo_component\|dcfifo_e3q1:auto_generated\|alt_synch_pipe_bpl:ws_dgrp\"" {  } { { "db/dcfifo_e3q1.tdf" "ws_dgrp" { Text "C:/Users/User/OneDrive/Duke/7_Fall_2016/ECE_559/Ethernet_switch/xlit/Xmit/db/dcfifo_e3q1.tdf" 60 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479803692970 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_se9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_se9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_se9 " "Found entity 1: dffpipe_se9" {  } { { "db/dffpipe_se9.tdf" "" { Text "C:/Users/User/OneDrive/Duke/7_Fall_2016/ECE_559/Ethernet_switch/xlit/Xmit/db/dffpipe_se9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479803692981 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479803692981 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_se9 in_FSM:in_FSM_inst\|FIFO_1:inbuff_priority\|dcfifo:dcfifo_component\|dcfifo_e3q1:auto_generated\|alt_synch_pipe_bpl:ws_dgrp\|dffpipe_se9:dffpipe9 " "Elaborating entity \"dffpipe_se9\" for hierarchy \"in_FSM:in_FSM_inst\|FIFO_1:inbuff_priority\|dcfifo:dcfifo_component\|dcfifo_e3q1:auto_generated\|alt_synch_pipe_bpl:ws_dgrp\|dffpipe_se9:dffpipe9\"" {  } { { "db/alt_synch_pipe_bpl.tdf" "dffpipe9" { Text "C:/Users/User/OneDrive/Duke/7_Fall_2016/ECE_559/Ethernet_switch/xlit/Xmit/db/alt_synch_pipe_bpl.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479803692982 ""}
{ "Warning" "WSGN_SEARCH_FILE" "monitoring_logic.vhd 2 1 " "Using design file monitoring_logic.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 monitoring_logic-buffered " "Found design unit 1: monitoring_logic-buffered" {  } { { "monitoring_logic.vhd" "" { Text "C:/Users/User/OneDrive/Duke/7_Fall_2016/ECE_559/Ethernet_switch/xlit/Xmit/monitoring_logic.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479803693544 ""} { "Info" "ISGN_ENTITY_NAME" "1 monitoring_logic " "Found entity 1: monitoring_logic" {  } { { "monitoring_logic.vhd" "" { Text "C:/Users/User/OneDrive/Duke/7_Fall_2016/ECE_559/Ethernet_switch/xlit/Xmit/monitoring_logic.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479803693544 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1479803693544 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "monitoring_logic monitoring_logic:monitoring_logic_inst " "Elaborating entity \"monitoring_logic\" for hierarchy \"monitoring_logic:monitoring_logic_inst\"" {  } { { "xmitTop.vhd" "monitoring_logic_inst" { Text "C:/Users/User/OneDrive/Duke/7_Fall_2016/ECE_559/Ethernet_switch/xlit/Xmit/xmitTop.vhd" 223 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479803693545 ""}
{ "Warning" "WSGN_SEARCH_FILE" "priority_fsm.vhd 2 1 " "Using design file priority_fsm.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 priority_FSM-rtl " "Found design unit 1: priority_FSM-rtl" {  } { { "priority_fsm.vhd" "" { Text "C:/Users/User/OneDrive/Duke/7_Fall_2016/ECE_559/Ethernet_switch/xlit/Xmit/priority_fsm.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479803693556 ""} { "Info" "ISGN_ENTITY_NAME" "1 priority_FSM " "Found entity 1: priority_FSM" {  } { { "priority_fsm.vhd" "" { Text "C:/Users/User/OneDrive/Duke/7_Fall_2016/ECE_559/Ethernet_switch/xlit/Xmit/priority_fsm.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479803693556 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1479803693556 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "priority_FSM priority_FSM:priority_FSM_inst " "Elaborating entity \"priority_FSM\" for hierarchy \"priority_FSM:priority_FSM_inst\"" {  } { { "xmitTop.vhd" "priority_FSM_inst" { Text "C:/Users/User/OneDrive/Duke/7_Fall_2016/ECE_559/Ethernet_switch/xlit/Xmit/xmitTop.vhd" 238 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479803693557 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data_lo_in priority_fsm.vhd(33) " "VHDL Process Statement warning at priority_fsm.vhd(33): signal \"data_lo_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "priority_fsm.vhd" "" { Text "C:/Users/User/OneDrive/Duke/7_Fall_2016/ECE_559/Ethernet_switch/xlit/Xmit/priority_fsm.vhd" 33 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1479803693558 "|xmitTop|priority_FSM:priority_FSM_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ctrl_block_lo_in priority_fsm.vhd(34) " "VHDL Process Statement warning at priority_fsm.vhd(34): signal \"ctrl_block_lo_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "priority_fsm.vhd" "" { Text "C:/Users/User/OneDrive/Duke/7_Fall_2016/ECE_559/Ethernet_switch/xlit/Xmit/priority_fsm.vhd" 34 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1479803693558 "|xmitTop|priority_FSM:priority_FSM_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data_hi_in priority_fsm.vhd(36) " "VHDL Process Statement warning at priority_fsm.vhd(36): signal \"data_hi_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "priority_fsm.vhd" "" { Text "C:/Users/User/OneDrive/Duke/7_Fall_2016/ECE_559/Ethernet_switch/xlit/Xmit/priority_fsm.vhd" 36 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1479803693558 "|xmitTop|priority_FSM:priority_FSM_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ctrl_block_hi_in priority_fsm.vhd(37) " "VHDL Process Statement warning at priority_fsm.vhd(37): signal \"ctrl_block_hi_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "priority_fsm.vhd" "" { Text "C:/Users/User/OneDrive/Duke/7_Fall_2016/ECE_559/Ethernet_switch/xlit/Xmit/priority_fsm.vhd" 37 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1479803693558 "|xmitTop|priority_FSM:priority_FSM_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data_sel priority_fsm.vhd(68) " "VHDL Process Statement warning at priority_fsm.vhd(68): signal \"data_sel\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "priority_fsm.vhd" "" { Text "C:/Users/User/OneDrive/Duke/7_Fall_2016/ECE_559/Ethernet_switch/xlit/Xmit/priority_fsm.vhd" 68 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1479803693558 "|xmitTop|priority_FSM:priority_FSM_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "out_FSM out_FSM:output_FSM_inst " "Elaborating entity \"out_FSM\" for hierarchy \"out_FSM:output_FSM_inst\"" {  } { { "xmitTop.vhd" "output_FSM_inst" { Text "C:/Users/User/OneDrive/Duke/7_Fall_2016/ECE_559/Ethernet_switch/xlit/Xmit/xmitTop.vhd" 256 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479803693559 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "wren out_FSM.vhd(28) " "VHDL Signal Declaration warning at out_FSM.vhd(28): used explicit default value for signal \"wren\" because signal was never assigned a value" {  } { { "out_FSM.vhd" "" { Text "C:/Users/User/OneDrive/Duke/7_Fall_2016/ECE_559/Ethernet_switch/xlit/Xmit/out_FSM.vhd" 28 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1479803693562 "|xmitTop|out_FSM:output_FSM_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "is_empty out_FSM.vhd(29) " "Verilog HDL or VHDL warning at out_FSM.vhd(29): object \"is_empty\" assigned a value but never read" {  } { { "out_FSM.vhd" "" { Text "C:/Users/User/OneDrive/Duke/7_Fall_2016/ECE_559/Ethernet_switch/xlit/Xmit/out_FSM.vhd" 29 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1479803693562 "|xmitTop|out_FSM:output_FSM_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "is_full out_FSM.vhd(30) " "Verilog HDL or VHDL warning at out_FSM.vhd(30): object \"is_full\" assigned a value but never read" {  } { { "out_FSM.vhd" "" { Text "C:/Users/User/OneDrive/Duke/7_Fall_2016/ECE_559/Ethernet_switch/xlit/Xmit/out_FSM.vhd" 30 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1479803693562 "|xmitTop|out_FSM:output_FSM_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "length_fifo out_FSM.vhd(32) " "Verilog HDL or VHDL warning at out_FSM.vhd(32): object \"length_fifo\" assigned a value but never read" {  } { { "out_FSM.vhd" "" { Text "C:/Users/User/OneDrive/Duke/7_Fall_2016/ECE_559/Ethernet_switch/xlit/Xmit/out_FSM.vhd" 32 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1479803693562 "|xmitTop|out_FSM:output_FSM_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "count_mod out_FSM.vhd(38) " "Verilog HDL or VHDL warning at out_FSM.vhd(38): object \"count_mod\" assigned a value but never read" {  } { { "out_FSM.vhd" "" { Text "C:/Users/User/OneDrive/Duke/7_Fall_2016/ECE_559/Ethernet_switch/xlit/Xmit/out_FSM.vhd" 38 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1479803693562 "|xmitTop|out_FSM:output_FSM_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data_out_fifo out_FSM.vhd(63) " "VHDL Process Statement warning at out_FSM.vhd(63): signal \"data_out_fifo\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "out_FSM.vhd" "" { Text "C:/Users/User/OneDrive/Duke/7_Fall_2016/ECE_559/Ethernet_switch/xlit/Xmit/out_FSM.vhd" 63 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1479803693562 "|xmitTop|out_FSM:output_FSM_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clk_phy_2 out_FSM.vhd(73) " "VHDL Process Statement warning at out_FSM.vhd(73): signal \"clk_phy_2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "out_FSM.vhd" "" { Text "C:/Users/User/OneDrive/Duke/7_Fall_2016/ECE_559/Ethernet_switch/xlit/Xmit/out_FSM.vhd" 73 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1479803693563 "|xmitTop|out_FSM:output_FSM_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "my_state out_FSM.vhd(158) " "VHDL Process Statement warning at out_FSM.vhd(158): signal \"my_state\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "out_FSM.vhd" "" { Text "C:/Users/User/OneDrive/Duke/7_Fall_2016/ECE_559/Ethernet_switch/xlit/Xmit/out_FSM.vhd" 158 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1479803693566 "|xmitTop|out_FSM:output_FSM_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "count out_FSM.vhd(159) " "VHDL Process Statement warning at out_FSM.vhd(159): signal \"count\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "out_FSM.vhd" "" { Text "C:/Users/User/OneDrive/Duke/7_Fall_2016/ECE_559/Ethernet_switch/xlit/Xmit/out_FSM.vhd" 159 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1479803693566 "|xmitTop|out_FSM:output_FSM_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rden out_FSM.vhd(170) " "VHDL Process Statement warning at out_FSM.vhd(170): signal \"rden\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "out_FSM.vhd" "" { Text "C:/Users/User/OneDrive/Duke/7_Fall_2016/ECE_559/Ethernet_switch/xlit/Xmit/out_FSM.vhd" 170 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1479803693567 "|xmitTop|out_FSM:output_FSM_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "count out_FSM.vhd(184) " "VHDL Process Statement warning at out_FSM.vhd(184): signal \"count\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "out_FSM.vhd" "" { Text "C:/Users/User/OneDrive/Duke/7_Fall_2016/ECE_559/Ethernet_switch/xlit/Xmit/out_FSM.vhd" 184 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1479803693567 "|xmitTop|out_FSM:output_FSM_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "count out_FSM.vhd(213) " "VHDL Process Statement warning at out_FSM.vhd(213): signal \"count\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "out_FSM.vhd" "" { Text "C:/Users/User/OneDrive/Duke/7_Fall_2016/ECE_559/Ethernet_switch/xlit/Xmit/out_FSM.vhd" 213 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1479803693567 "|xmitTop|out_FSM:output_FSM_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data_out_fifo out_FSM.vhd(214) " "VHDL Process Statement warning at out_FSM.vhd(214): signal \"data_out_fifo\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "out_FSM.vhd" "" { Text "C:/Users/User/OneDrive/Duke/7_Fall_2016/ECE_559/Ethernet_switch/xlit/Xmit/out_FSM.vhd" 214 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1479803693567 "|xmitTop|out_FSM:output_FSM_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "count out_FSM.vhd(215) " "VHDL Process Statement warning at out_FSM.vhd(215): signal \"count\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "out_FSM.vhd" "" { Text "C:/Users/User/OneDrive/Duke/7_Fall_2016/ECE_559/Ethernet_switch/xlit/Xmit/out_FSM.vhd" 215 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1479803693567 "|xmitTop|out_FSM:output_FSM_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data_out_fifo out_FSM.vhd(216) " "VHDL Process Statement warning at out_FSM.vhd(216): signal \"data_out_fifo\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "out_FSM.vhd" "" { Text "C:/Users/User/OneDrive/Duke/7_Fall_2016/ECE_559/Ethernet_switch/xlit/Xmit/out_FSM.vhd" 216 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1479803693567 "|xmitTop|out_FSM:output_FSM_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "count out_FSM.vhd(217) " "VHDL Process Statement warning at out_FSM.vhd(217): signal \"count\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "out_FSM.vhd" "" { Text "C:/Users/User/OneDrive/Duke/7_Fall_2016/ECE_559/Ethernet_switch/xlit/Xmit/out_FSM.vhd" 217 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1479803693567 "|xmitTop|out_FSM:output_FSM_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data_out_fifo out_FSM.vhd(218) " "VHDL Process Statement warning at out_FSM.vhd(218): signal \"data_out_fifo\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "out_FSM.vhd" "" { Text "C:/Users/User/OneDrive/Duke/7_Fall_2016/ECE_559/Ethernet_switch/xlit/Xmit/out_FSM.vhd" 218 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1479803693567 "|xmitTop|out_FSM:output_FSM_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "count out_FSM.vhd(224) " "VHDL Process Statement warning at out_FSM.vhd(224): signal \"count\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "out_FSM.vhd" "" { Text "C:/Users/User/OneDrive/Duke/7_Fall_2016/ECE_559/Ethernet_switch/xlit/Xmit/out_FSM.vhd" 224 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1479803693568 "|xmitTop|out_FSM:output_FSM_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data_out_fifo out_FSM.vhd(225) " "VHDL Process Statement warning at out_FSM.vhd(225): signal \"data_out_fifo\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "out_FSM.vhd" "" { Text "C:/Users/User/OneDrive/Duke/7_Fall_2016/ECE_559/Ethernet_switch/xlit/Xmit/out_FSM.vhd" 225 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1479803693568 "|xmitTop|out_FSM:output_FSM_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data_out_fifo out_FSM.vhd(227) " "VHDL Process Statement warning at out_FSM.vhd(227): signal \"data_out_fifo\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "out_FSM.vhd" "" { Text "C:/Users/User/OneDrive/Duke/7_Fall_2016/ECE_559/Ethernet_switch/xlit/Xmit/out_FSM.vhd" 227 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1479803693568 "|xmitTop|out_FSM:output_FSM_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "frame_count out_FSM.vhd(247) " "VHDL Process Statement warning at out_FSM.vhd(247): signal \"frame_count\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "out_FSM.vhd" "" { Text "C:/Users/User/OneDrive/Duke/7_Fall_2016/ECE_559/Ethernet_switch/xlit/Xmit/out_FSM.vhd" 247 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1479803693568 "|xmitTop|out_FSM:output_FSM_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "output_buffer out_FSM:output_FSM_inst\|output_buffer:output_buffer_inst " "Elaborating entity \"output_buffer\" for hierarchy \"out_FSM:output_FSM_inst\|output_buffer:output_buffer_inst\"" {  } { { "out_FSM.vhd" "output_buffer_inst" { Text "C:/Users/User/OneDrive/Duke/7_Fall_2016/ECE_559/Ethernet_switch/xlit/Xmit/out_FSM.vhd" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479803693608 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo out_FSM:output_FSM_inst\|output_buffer:output_buffer_inst\|scfifo:scfifo_component " "Elaborating entity \"scfifo\" for hierarchy \"out_FSM:output_FSM_inst\|output_buffer:output_buffer_inst\|scfifo:scfifo_component\"" {  } { { "output_buffer.vhd" "scfifo_component" { Text "C:/Users/User/OneDrive/Duke/7_Fall_2016/ECE_559/Ethernet_switch/xlit/Xmit/output_buffer.vhd" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479803693951 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "out_FSM:output_FSM_inst\|output_buffer:output_buffer_inst\|scfifo:scfifo_component " "Elaborated megafunction instantiation \"out_FSM:output_FSM_inst\|output_buffer:output_buffer_inst\|scfifo:scfifo_component\"" {  } { { "output_buffer.vhd" "" { Text "C:/Users/User/OneDrive/Duke/7_Fall_2016/ECE_559/Ethernet_switch/xlit/Xmit/output_buffer.vhd" 100 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479803693952 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "out_FSM:output_FSM_inst\|output_buffer:output_buffer_inst\|scfifo:scfifo_component " "Instantiated megafunction \"out_FSM:output_FSM_inst\|output_buffer:output_buffer_inst\|scfifo:scfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479803693952 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479803693952 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 1024 " "Parameter \"lpm_numwords\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479803693952 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479803693952 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479803693952 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 64 " "Parameter \"lpm_width\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479803693952 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 10 " "Parameter \"lpm_widthu\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479803693952 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479803693952 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479803693952 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479803693952 ""}  } { { "output_buffer.vhd" "" { Text "C:/Users/User/OneDrive/Duke/7_Fall_2016/ECE_559/Ethernet_switch/xlit/Xmit/output_buffer.vhd" 100 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1479803693952 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_4fa1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_4fa1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_4fa1 " "Found entity 1: scfifo_4fa1" {  } { { "db/scfifo_4fa1.tdf" "" { Text "C:/Users/User/OneDrive/Duke/7_Fall_2016/ECE_559/Ethernet_switch/xlit/Xmit/db/scfifo_4fa1.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479803694030 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479803694030 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_4fa1 out_FSM:output_FSM_inst\|output_buffer:output_buffer_inst\|scfifo:scfifo_component\|scfifo_4fa1:auto_generated " "Elaborating entity \"scfifo_4fa1\" for hierarchy \"out_FSM:output_FSM_inst\|output_buffer:output_buffer_inst\|scfifo:scfifo_component\|scfifo_4fa1:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479803694030 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_bla1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_bla1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_bla1 " "Found entity 1: a_dpfifo_bla1" {  } { { "db/a_dpfifo_bla1.tdf" "" { Text "C:/Users/User/OneDrive/Duke/7_Fall_2016/ECE_559/Ethernet_switch/xlit/Xmit/db/a_dpfifo_bla1.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479803694042 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479803694042 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_bla1 out_FSM:output_FSM_inst\|output_buffer:output_buffer_inst\|scfifo:scfifo_component\|scfifo_4fa1:auto_generated\|a_dpfifo_bla1:dpfifo " "Elaborating entity \"a_dpfifo_bla1\" for hierarchy \"out_FSM:output_FSM_inst\|output_buffer:output_buffer_inst\|scfifo:scfifo_component\|scfifo_4fa1:auto_generated\|a_dpfifo_bla1:dpfifo\"" {  } { { "db/scfifo_4fa1.tdf" "dpfifo" { Text "C:/Users/User/OneDrive/Duke/7_Fall_2016/ECE_559/Ethernet_switch/xlit/Xmit/db/scfifo_4fa1.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479803694043 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_jaf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_jaf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_jaf " "Found entity 1: a_fefifo_jaf" {  } { { "db/a_fefifo_jaf.tdf" "" { Text "C:/Users/User/OneDrive/Duke/7_Fall_2016/ECE_559/Ethernet_switch/xlit/Xmit/db/a_fefifo_jaf.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479803694056 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479803694056 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_jaf out_FSM:output_FSM_inst\|output_buffer:output_buffer_inst\|scfifo:scfifo_component\|scfifo_4fa1:auto_generated\|a_dpfifo_bla1:dpfifo\|a_fefifo_jaf:fifo_state " "Elaborating entity \"a_fefifo_jaf\" for hierarchy \"out_FSM:output_FSM_inst\|output_buffer:output_buffer_inst\|scfifo:scfifo_component\|scfifo_4fa1:auto_generated\|a_dpfifo_bla1:dpfifo\|a_fefifo_jaf:fifo_state\"" {  } { { "db/a_dpfifo_bla1.tdf" "fifo_state" { Text "C:/Users/User/OneDrive/Duke/7_Fall_2016/ECE_559/Ethernet_switch/xlit/Xmit/db/a_dpfifo_bla1.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479803694056 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_op7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_op7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_op7 " "Found entity 1: cntr_op7" {  } { { "db/cntr_op7.tdf" "" { Text "C:/Users/User/OneDrive/Duke/7_Fall_2016/ECE_559/Ethernet_switch/xlit/Xmit/db/cntr_op7.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479803694131 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479803694131 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_op7 out_FSM:output_FSM_inst\|output_buffer:output_buffer_inst\|scfifo:scfifo_component\|scfifo_4fa1:auto_generated\|a_dpfifo_bla1:dpfifo\|a_fefifo_jaf:fifo_state\|cntr_op7:count_usedw " "Elaborating entity \"cntr_op7\" for hierarchy \"out_FSM:output_FSM_inst\|output_buffer:output_buffer_inst\|scfifo:scfifo_component\|scfifo_4fa1:auto_generated\|a_dpfifo_bla1:dpfifo\|a_fefifo_jaf:fifo_state\|cntr_op7:count_usedw\"" {  } { { "db/a_fefifo_jaf.tdf" "count_usedw" { Text "C:/Users/User/OneDrive/Duke/7_Fall_2016/ECE_559/Ethernet_switch/xlit/Xmit/db/a_fefifo_jaf.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479803694132 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_m3t1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_m3t1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_m3t1 " "Found entity 1: altsyncram_m3t1" {  } { { "db/altsyncram_m3t1.tdf" "" { Text "C:/Users/User/OneDrive/Duke/7_Fall_2016/ECE_559/Ethernet_switch/xlit/Xmit/db/altsyncram_m3t1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479803694234 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479803694234 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_m3t1 out_FSM:output_FSM_inst\|output_buffer:output_buffer_inst\|scfifo:scfifo_component\|scfifo_4fa1:auto_generated\|a_dpfifo_bla1:dpfifo\|altsyncram_m3t1:FIFOram " "Elaborating entity \"altsyncram_m3t1\" for hierarchy \"out_FSM:output_FSM_inst\|output_buffer:output_buffer_inst\|scfifo:scfifo_component\|scfifo_4fa1:auto_generated\|a_dpfifo_bla1:dpfifo\|altsyncram_m3t1:FIFOram\"" {  } { { "db/a_dpfifo_bla1.tdf" "FIFOram" { Text "C:/Users/User/OneDrive/Duke/7_Fall_2016/ECE_559/Ethernet_switch/xlit/Xmit/db/a_dpfifo_bla1.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479803694235 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_uhb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_uhb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_uhb " "Found entity 1: cntr_uhb" {  } { { "db/cntr_uhb.tdf" "" { Text "C:/Users/User/OneDrive/Duke/7_Fall_2016/ECE_559/Ethernet_switch/xlit/Xmit/db/cntr_uhb.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479803694315 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479803694314 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_uhb out_FSM:output_FSM_inst\|output_buffer:output_buffer_inst\|scfifo:scfifo_component\|scfifo_4fa1:auto_generated\|a_dpfifo_bla1:dpfifo\|cntr_uhb:rd_ptr_count " "Elaborating entity \"cntr_uhb\" for hierarchy \"out_FSM:output_FSM_inst\|output_buffer:output_buffer_inst\|scfifo:scfifo_component\|scfifo_4fa1:auto_generated\|a_dpfifo_bla1:dpfifo\|cntr_uhb:rd_ptr_count\"" {  } { { "db/a_dpfifo_bla1.tdf" "rd_ptr_count" { Text "C:/Users/User/OneDrive/Duke/7_Fall_2016/ECE_559/Ethernet_switch/xlit/Xmit/db/a_dpfifo_bla1.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479803694315 ""}
{ "Warning" "WSGN_SEARCH_FILE" "datafifo.vhd 2 1 " "Using design file datafifo.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 datafifo-SYN " "Found design unit 1: datafifo-SYN" {  } { { "datafifo.vhd" "" { Text "C:/Users/User/OneDrive/Duke/7_Fall_2016/ECE_559/Ethernet_switch/xlit/Xmit/datafifo.vhd" 62 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479803694332 ""} { "Info" "ISGN_ENTITY_NAME" "1 dataFIFO " "Found entity 1: dataFIFO" {  } { { "datafifo.vhd" "" { Text "C:/Users/User/OneDrive/Duke/7_Fall_2016/ECE_559/Ethernet_switch/xlit/Xmit/datafifo.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479803694332 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1479803694332 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dataFIFO dataFIFO:data_hi_fifo " "Elaborating entity \"dataFIFO\" for hierarchy \"dataFIFO:data_hi_fifo\"" {  } { { "xmitTop.vhd" "data_hi_fifo" { Text "C:/Users/User/OneDrive/Duke/7_Fall_2016/ECE_559/Ethernet_switch/xlit/Xmit/xmitTop.vhd" 268 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479803694333 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo dataFIFO:data_hi_fifo\|dcfifo:dcfifo_component " "Elaborating entity \"dcfifo\" for hierarchy \"dataFIFO:data_hi_fifo\|dcfifo:dcfifo_component\"" {  } { { "datafifo.vhd" "dcfifo_component" { Text "C:/Users/User/OneDrive/Duke/7_Fall_2016/ECE_559/Ethernet_switch/xlit/Xmit/datafifo.vhd" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479803694853 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "dataFIFO:data_hi_fifo\|dcfifo:dcfifo_component " "Elaborated megafunction instantiation \"dataFIFO:data_hi_fifo\|dcfifo:dcfifo_component\"" {  } { { "datafifo.vhd" "" { Text "C:/Users/User/OneDrive/Duke/7_Fall_2016/ECE_559/Ethernet_switch/xlit/Xmit/datafifo.vhd" 113 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479803694854 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "dataFIFO:data_hi_fifo\|dcfifo:dcfifo_component " "Instantiated megafunction \"dataFIFO:data_hi_fifo\|dcfifo:dcfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479803694854 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 256 " "Parameter \"lpm_numwords\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479803694854 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479803694854 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479803694854 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479803694854 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 8 " "Parameter \"lpm_widthu\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479803694854 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479803694854 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 4 " "Parameter \"rdsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479803694854 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_aclr_synch OFF " "Parameter \"read_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479803694854 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479803694854 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479803694854 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "write_aclr_synch OFF " "Parameter \"write_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479803694854 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 4 " "Parameter \"wrsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479803694854 ""}  } { { "datafifo.vhd" "" { Text "C:/Users/User/OneDrive/Duke/7_Fall_2016/ECE_559/Ethernet_switch/xlit/Xmit/datafifo.vhd" 113 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1479803694854 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_vjs1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_vjs1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_vjs1 " "Found entity 1: dcfifo_vjs1" {  } { { "db/dcfifo_vjs1.tdf" "" { Text "C:/Users/User/OneDrive/Duke/7_Fall_2016/ECE_559/Ethernet_switch/xlit/Xmit/db/dcfifo_vjs1.tdf" 41 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479803694925 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479803694925 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_vjs1 dataFIFO:data_hi_fifo\|dcfifo:dcfifo_component\|dcfifo_vjs1:auto_generated " "Elaborating entity \"dcfifo_vjs1\" for hierarchy \"dataFIFO:data_hi_fifo\|dcfifo:dcfifo_component\|dcfifo_vjs1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479803694926 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_gray2bin_g9b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_gray2bin_g9b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_gray2bin_g9b " "Found entity 1: a_gray2bin_g9b" {  } { { "db/a_gray2bin_g9b.tdf" "" { Text "C:/Users/User/OneDrive/Duke/7_Fall_2016/ECE_559/Ethernet_switch/xlit/Xmit/db/a_gray2bin_g9b.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479803694937 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479803694937 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_gray2bin_g9b dataFIFO:data_hi_fifo\|dcfifo:dcfifo_component\|dcfifo_vjs1:auto_generated\|a_gray2bin_g9b:wrptr_g_gray2bin " "Elaborating entity \"a_gray2bin_g9b\" for hierarchy \"dataFIFO:data_hi_fifo\|dcfifo:dcfifo_component\|dcfifo_vjs1:auto_generated\|a_gray2bin_g9b:wrptr_g_gray2bin\"" {  } { { "db/dcfifo_vjs1.tdf" "wrptr_g_gray2bin" { Text "C:/Users/User/OneDrive/Duke/7_Fall_2016/ECE_559/Ethernet_switch/xlit/Xmit/db/dcfifo_vjs1.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479803694937 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_83d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_83d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_83d1 " "Found entity 1: altsyncram_83d1" {  } { { "db/altsyncram_83d1.tdf" "" { Text "C:/Users/User/OneDrive/Duke/7_Fall_2016/ECE_559/Ethernet_switch/xlit/Xmit/db/altsyncram_83d1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479803695021 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479803695021 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_83d1 dataFIFO:data_hi_fifo\|dcfifo:dcfifo_component\|dcfifo_vjs1:auto_generated\|altsyncram_83d1:fifo_ram " "Elaborating entity \"altsyncram_83d1\" for hierarchy \"dataFIFO:data_hi_fifo\|dcfifo:dcfifo_component\|dcfifo_vjs1:auto_generated\|altsyncram_83d1:fifo_ram\"" {  } { { "db/dcfifo_vjs1.tdf" "fifo_ram" { Text "C:/Users/User/OneDrive/Duke/7_Fall_2016/ECE_559/Ethernet_switch/xlit/Xmit/db/dcfifo_vjs1.tdf" 61 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479803695024 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_2ol.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_2ol.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_2ol " "Found entity 1: alt_synch_pipe_2ol" {  } { { "db/alt_synch_pipe_2ol.tdf" "" { Text "C:/Users/User/OneDrive/Duke/7_Fall_2016/ECE_559/Ethernet_switch/xlit/Xmit/db/alt_synch_pipe_2ol.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479803695038 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479803695038 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_2ol dataFIFO:data_hi_fifo\|dcfifo:dcfifo_component\|dcfifo_vjs1:auto_generated\|alt_synch_pipe_2ol:rs_dgwp " "Elaborating entity \"alt_synch_pipe_2ol\" for hierarchy \"dataFIFO:data_hi_fifo\|dcfifo:dcfifo_component\|dcfifo_vjs1:auto_generated\|alt_synch_pipe_2ol:rs_dgwp\"" {  } { { "db/dcfifo_vjs1.tdf" "rs_dgwp" { Text "C:/Users/User/OneDrive/Duke/7_Fall_2016/ECE_559/Ethernet_switch/xlit/Xmit/db/dcfifo_vjs1.tdf" 68 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479803695038 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_jd9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_jd9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_jd9 " "Found entity 1: dffpipe_jd9" {  } { { "db/dffpipe_jd9.tdf" "" { Text "C:/Users/User/OneDrive/Duke/7_Fall_2016/ECE_559/Ethernet_switch/xlit/Xmit/db/dffpipe_jd9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479803695051 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479803695051 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_jd9 dataFIFO:data_hi_fifo\|dcfifo:dcfifo_component\|dcfifo_vjs1:auto_generated\|alt_synch_pipe_2ol:rs_dgwp\|dffpipe_jd9:dffpipe6 " "Elaborating entity \"dffpipe_jd9\" for hierarchy \"dataFIFO:data_hi_fifo\|dcfifo:dcfifo_component\|dcfifo_vjs1:auto_generated\|alt_synch_pipe_2ol:rs_dgwp\|dffpipe_jd9:dffpipe6\"" {  } { { "db/alt_synch_pipe_2ol.tdf" "dffpipe6" { Text "C:/Users/User/OneDrive/Duke/7_Fall_2016/ECE_559/Ethernet_switch/xlit/Xmit/db/alt_synch_pipe_2ol.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479803695052 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_gd9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_gd9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_gd9 " "Found entity 1: dffpipe_gd9" {  } { { "db/dffpipe_gd9.tdf" "" { Text "C:/Users/User/OneDrive/Duke/7_Fall_2016/ECE_559/Ethernet_switch/xlit/Xmit/db/dffpipe_gd9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479803695073 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479803695073 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_gd9 dataFIFO:data_hi_fifo\|dcfifo:dcfifo_component\|dcfifo_vjs1:auto_generated\|dffpipe_gd9:ws_brp " "Elaborating entity \"dffpipe_gd9\" for hierarchy \"dataFIFO:data_hi_fifo\|dcfifo:dcfifo_component\|dcfifo_vjs1:auto_generated\|dffpipe_gd9:ws_brp\"" {  } { { "db/dcfifo_vjs1.tdf" "ws_brp" { Text "C:/Users/User/OneDrive/Duke/7_Fall_2016/ECE_559/Ethernet_switch/xlit/Xmit/db/dcfifo_vjs1.tdf" 69 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479803695074 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_3ol.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_3ol.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_3ol " "Found entity 1: alt_synch_pipe_3ol" {  } { { "db/alt_synch_pipe_3ol.tdf" "" { Text "C:/Users/User/OneDrive/Duke/7_Fall_2016/ECE_559/Ethernet_switch/xlit/Xmit/db/alt_synch_pipe_3ol.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479803695091 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479803695091 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_3ol dataFIFO:data_hi_fifo\|dcfifo:dcfifo_component\|dcfifo_vjs1:auto_generated\|alt_synch_pipe_3ol:ws_dgrp " "Elaborating entity \"alt_synch_pipe_3ol\" for hierarchy \"dataFIFO:data_hi_fifo\|dcfifo:dcfifo_component\|dcfifo_vjs1:auto_generated\|alt_synch_pipe_3ol:ws_dgrp\"" {  } { { "db/dcfifo_vjs1.tdf" "ws_dgrp" { Text "C:/Users/User/OneDrive/Duke/7_Fall_2016/ECE_559/Ethernet_switch/xlit/Xmit/db/dcfifo_vjs1.tdf" 71 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479803695092 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_kd9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_kd9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_kd9 " "Found entity 1: dffpipe_kd9" {  } { { "db/dffpipe_kd9.tdf" "" { Text "C:/Users/User/OneDrive/Duke/7_Fall_2016/ECE_559/Ethernet_switch/xlit/Xmit/db/dffpipe_kd9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479803695105 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479803695105 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_kd9 dataFIFO:data_hi_fifo\|dcfifo:dcfifo_component\|dcfifo_vjs1:auto_generated\|alt_synch_pipe_3ol:ws_dgrp\|dffpipe_kd9:dffpipe10 " "Elaborating entity \"dffpipe_kd9\" for hierarchy \"dataFIFO:data_hi_fifo\|dcfifo:dcfifo_component\|dcfifo_vjs1:auto_generated\|alt_synch_pipe_3ol:ws_dgrp\|dffpipe_kd9:dffpipe10\"" {  } { { "db/alt_synch_pipe_3ol.tdf" "dffpipe10" { Text "C:/Users/User/OneDrive/Duke/7_Fall_2016/ECE_559/Ethernet_switch/xlit/Xmit/db/alt_synch_pipe_3ol.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479803695106 ""}
{ "Warning" "WSGN_SEARCH_FILE" "ctrlfifo.vhd 2 1 " "Using design file ctrlfifo.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ctrlfifo-SYN " "Found design unit 1: ctrlfifo-SYN" {  } { { "ctrlfifo.vhd" "" { Text "C:/Users/User/OneDrive/Duke/7_Fall_2016/ECE_559/Ethernet_switch/xlit/Xmit/ctrlfifo.vhd" 62 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479803695124 ""} { "Info" "ISGN_ENTITY_NAME" "1 ctrlFIFO " "Found entity 1: ctrlFIFO" {  } { { "ctrlfifo.vhd" "" { Text "C:/Users/User/OneDrive/Duke/7_Fall_2016/ECE_559/Ethernet_switch/xlit/Xmit/ctrlfifo.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479803695124 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1479803695124 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ctrlFIFO ctrlFIFO:ctrl_hi_fifo " "Elaborating entity \"ctrlFIFO\" for hierarchy \"ctrlFIFO:ctrl_hi_fifo\"" {  } { { "xmitTop.vhd" "ctrl_hi_fifo" { Text "C:/Users/User/OneDrive/Duke/7_Fall_2016/ECE_559/Ethernet_switch/xlit/Xmit/xmitTop.vhd" 283 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479803695125 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo ctrlFIFO:ctrl_hi_fifo\|dcfifo:dcfifo_component " "Elaborating entity \"dcfifo\" for hierarchy \"ctrlFIFO:ctrl_hi_fifo\|dcfifo:dcfifo_component\"" {  } { { "ctrlfifo.vhd" "dcfifo_component" { Text "C:/Users/User/OneDrive/Duke/7_Fall_2016/ECE_559/Ethernet_switch/xlit/Xmit/ctrlfifo.vhd" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479803695646 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ctrlFIFO:ctrl_hi_fifo\|dcfifo:dcfifo_component " "Elaborated megafunction instantiation \"ctrlFIFO:ctrl_hi_fifo\|dcfifo:dcfifo_component\"" {  } { { "ctrlfifo.vhd" "" { Text "C:/Users/User/OneDrive/Duke/7_Fall_2016/ECE_559/Ethernet_switch/xlit/Xmit/ctrlfifo.vhd" 113 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479803695648 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ctrlFIFO:ctrl_hi_fifo\|dcfifo:dcfifo_component " "Instantiated megafunction \"ctrlFIFO:ctrl_hi_fifo\|dcfifo:dcfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479803695648 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 256 " "Parameter \"lpm_numwords\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479803695648 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479803695648 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479803695648 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 24 " "Parameter \"lpm_width\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479803695648 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 8 " "Parameter \"lpm_widthu\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479803695648 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479803695648 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 4 " "Parameter \"rdsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479803695648 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_aclr_synch OFF " "Parameter \"read_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479803695648 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479803695648 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479803695648 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "write_aclr_synch OFF " "Parameter \"write_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479803695648 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 4 " "Parameter \"wrsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479803695648 ""}  } { { "ctrlfifo.vhd" "" { Text "C:/Users/User/OneDrive/Duke/7_Fall_2016/ECE_559/Ethernet_switch/xlit/Xmit/ctrlfifo.vhd" 113 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1479803695648 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_rms1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_rms1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_rms1 " "Found entity 1: dcfifo_rms1" {  } { { "db/dcfifo_rms1.tdf" "" { Text "C:/Users/User/OneDrive/Duke/7_Fall_2016/ECE_559/Ethernet_switch/xlit/Xmit/db/dcfifo_rms1.tdf" 41 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479803695720 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479803695720 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_rms1 ctrlFIFO:ctrl_hi_fifo\|dcfifo:dcfifo_component\|dcfifo_rms1:auto_generated " "Elaborating entity \"dcfifo_rms1\" for hierarchy \"ctrlFIFO:ctrl_hi_fifo\|dcfifo:dcfifo_component\|dcfifo_rms1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479803695721 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_4ol.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_4ol.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_4ol " "Found entity 1: alt_synch_pipe_4ol" {  } { { "db/alt_synch_pipe_4ol.tdf" "" { Text "C:/Users/User/OneDrive/Duke/7_Fall_2016/ECE_559/Ethernet_switch/xlit/Xmit/db/alt_synch_pipe_4ol.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479803695739 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479803695739 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_4ol ctrlFIFO:ctrl_hi_fifo\|dcfifo:dcfifo_component\|dcfifo_rms1:auto_generated\|alt_synch_pipe_4ol:rs_dgwp " "Elaborating entity \"alt_synch_pipe_4ol\" for hierarchy \"ctrlFIFO:ctrl_hi_fifo\|dcfifo:dcfifo_component\|dcfifo_rms1:auto_generated\|alt_synch_pipe_4ol:rs_dgwp\"" {  } { { "db/dcfifo_rms1.tdf" "rs_dgwp" { Text "C:/Users/User/OneDrive/Duke/7_Fall_2016/ECE_559/Ethernet_switch/xlit/Xmit/db/dcfifo_rms1.tdf" 68 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479803695740 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_ld9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_ld9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_ld9 " "Found entity 1: dffpipe_ld9" {  } { { "db/dffpipe_ld9.tdf" "" { Text "C:/Users/User/OneDrive/Duke/7_Fall_2016/ECE_559/Ethernet_switch/xlit/Xmit/db/dffpipe_ld9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479803695752 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479803695752 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_ld9 ctrlFIFO:ctrl_hi_fifo\|dcfifo:dcfifo_component\|dcfifo_rms1:auto_generated\|alt_synch_pipe_4ol:rs_dgwp\|dffpipe_ld9:dffpipe5 " "Elaborating entity \"dffpipe_ld9\" for hierarchy \"ctrlFIFO:ctrl_hi_fifo\|dcfifo:dcfifo_component\|dcfifo_rms1:auto_generated\|alt_synch_pipe_4ol:rs_dgwp\|dffpipe_ld9:dffpipe5\"" {  } { { "db/alt_synch_pipe_4ol.tdf" "dffpipe5" { Text "C:/Users/User/OneDrive/Duke/7_Fall_2016/ECE_559/Ethernet_switch/xlit/Xmit/db/alt_synch_pipe_4ol.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479803695753 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_5ol.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_5ol.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_5ol " "Found entity 1: alt_synch_pipe_5ol" {  } { { "db/alt_synch_pipe_5ol.tdf" "" { Text "C:/Users/User/OneDrive/Duke/7_Fall_2016/ECE_559/Ethernet_switch/xlit/Xmit/db/alt_synch_pipe_5ol.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479803695770 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479803695770 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_5ol ctrlFIFO:ctrl_hi_fifo\|dcfifo:dcfifo_component\|dcfifo_rms1:auto_generated\|alt_synch_pipe_5ol:ws_dgrp " "Elaborating entity \"alt_synch_pipe_5ol\" for hierarchy \"ctrlFIFO:ctrl_hi_fifo\|dcfifo:dcfifo_component\|dcfifo_rms1:auto_generated\|alt_synch_pipe_5ol:ws_dgrp\"" {  } { { "db/dcfifo_rms1.tdf" "ws_dgrp" { Text "C:/Users/User/OneDrive/Duke/7_Fall_2016/ECE_559/Ethernet_switch/xlit/Xmit/db/dcfifo_rms1.tdf" 71 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479803695771 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_md9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_md9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_md9 " "Found entity 1: dffpipe_md9" {  } { { "db/dffpipe_md9.tdf" "" { Text "C:/Users/User/OneDrive/Duke/7_Fall_2016/ECE_559/Ethernet_switch/xlit/Xmit/db/dffpipe_md9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479803695784 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479803695784 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_md9 ctrlFIFO:ctrl_hi_fifo\|dcfifo:dcfifo_component\|dcfifo_rms1:auto_generated\|alt_synch_pipe_5ol:ws_dgrp\|dffpipe_md9:dffpipe8 " "Elaborating entity \"dffpipe_md9\" for hierarchy \"ctrlFIFO:ctrl_hi_fifo\|dcfifo:dcfifo_component\|dcfifo_rms1:auto_generated\|alt_synch_pipe_5ol:ws_dgrp\|dffpipe_md9:dffpipe8\"" {  } { { "db/alt_synch_pipe_5ol.tdf" "dffpipe8" { Text "C:/Users/User/OneDrive/Duke/7_Fall_2016/ECE_559/Ethernet_switch/xlit/Xmit/db/alt_synch_pipe_5ol.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479803695785 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FIFO_1:stop_lo_fifo\|dcfifo:dcfifo_component\|dcfifo_e3q1:auto_generated\|altsyncram_s2d1:fifo_ram\|q_b\[0\] " "Synthesized away node \"FIFO_1:stop_lo_fifo\|dcfifo:dcfifo_component\|dcfifo_e3q1:auto_generated\|altsyncram_s2d1:fifo_ram\|q_b\[0\]\"" {  } { { "db/altsyncram_s2d1.tdf" "" { Text "C:/Users/User/OneDrive/Duke/7_Fall_2016/ECE_559/Ethernet_switch/xlit/Xmit/db/altsyncram_s2d1.tdf" 42 2 0 } } { "db/dcfifo_e3q1.tdf" "" { Text "C:/Users/User/OneDrive/Duke/7_Fall_2016/ECE_559/Ethernet_switch/xlit/Xmit/db/dcfifo_e3q1.tdf" 52 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "FIFO_1.vhd" "" { Text "C:/Users/User/OneDrive/Duke/7_Fall_2016/ECE_559/Ethernet_switch/xlit/Xmit/FIFO_1.vhd" 101 0 0 } } { "xmitTop.vhd" "" { Text "C:/Users/User/OneDrive/Duke/7_Fall_2016/ECE_559/Ethernet_switch/xlit/Xmit/xmitTop.vhd" 343 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1479803699228 "|xmitTop|FIFO_1:stop_lo_fifo|dcfifo:dcfifo_component|dcfifo_e3q1:auto_generated|altsyncram_s2d1:fifo_ram|ram_block5a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FIFO_1:stop_hi_fifo\|dcfifo:dcfifo_component\|dcfifo_e3q1:auto_generated\|altsyncram_s2d1:fifo_ram\|q_b\[0\] " "Synthesized away node \"FIFO_1:stop_hi_fifo\|dcfifo:dcfifo_component\|dcfifo_e3q1:auto_generated\|altsyncram_s2d1:fifo_ram\|q_b\[0\]\"" {  } { { "db/altsyncram_s2d1.tdf" "" { Text "C:/Users/User/OneDrive/Duke/7_Fall_2016/ECE_559/Ethernet_switch/xlit/Xmit/db/altsyncram_s2d1.tdf" 42 2 0 } } { "db/dcfifo_e3q1.tdf" "" { Text "C:/Users/User/OneDrive/Duke/7_Fall_2016/ECE_559/Ethernet_switch/xlit/Xmit/db/dcfifo_e3q1.tdf" 52 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "FIFO_1.vhd" "" { Text "C:/Users/User/OneDrive/Duke/7_Fall_2016/ECE_559/Ethernet_switch/xlit/Xmit/FIFO_1.vhd" 101 0 0 } } { "xmitTop.vhd" "" { Text "C:/Users/User/OneDrive/Duke/7_Fall_2016/ECE_559/Ethernet_switch/xlit/Xmit/xmitTop.vhd" 298 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1479803699228 "|xmitTop|FIFO_1:stop_hi_fifo|dcfifo:dcfifo_component|dcfifo_e3q1:auto_generated|altsyncram_s2d1:fifo_ram|ram_block5a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "out_FSM:output_FSM_inst\|output_buffer:output_buffer_inst\|scfifo:scfifo_component\|scfifo_4fa1:auto_generated\|a_dpfifo_bla1:dpfifo\|altsyncram_m3t1:FIFOram\|q_b\[44\] " "Synthesized away node \"out_FSM:output_FSM_inst\|output_buffer:output_buffer_inst\|scfifo:scfifo_component\|scfifo_4fa1:auto_generated\|a_dpfifo_bla1:dpfifo\|altsyncram_m3t1:FIFOram\|q_b\[44\]\"" {  } { { "db/altsyncram_m3t1.tdf" "" { Text "C:/Users/User/OneDrive/Duke/7_Fall_2016/ECE_559/Ethernet_switch/xlit/Xmit/db/altsyncram_m3t1.tdf" 1360 2 0 } } { "db/a_dpfifo_bla1.tdf" "" { Text "C:/Users/User/OneDrive/Duke/7_Fall_2016/ECE_559/Ethernet_switch/xlit/Xmit/db/a_dpfifo_bla1.tdf" 44 2 0 } } { "db/scfifo_4fa1.tdf" "" { Text "C:/Users/User/OneDrive/Duke/7_Fall_2016/ECE_559/Ethernet_switch/xlit/Xmit/db/scfifo_4fa1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "output_buffer.vhd" "" { Text "C:/Users/User/OneDrive/Duke/7_Fall_2016/ECE_559/Ethernet_switch/xlit/Xmit/output_buffer.vhd" 100 0 0 } } { "out_FSM.vhd" "" { Text "C:/Users/User/OneDrive/Duke/7_Fall_2016/ECE_559/Ethernet_switch/xlit/Xmit/out_FSM.vhd" 78 0 0 } } { "xmitTop.vhd" "" { Text "C:/Users/User/OneDrive/Duke/7_Fall_2016/ECE_559/Ethernet_switch/xlit/Xmit/xmitTop.vhd" 256 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1479803699228 "|xmitTop|out_FSM:output_FSM_inst|output_buffer:output_buffer_inst|scfifo:scfifo_component|scfifo_4fa1:auto_generated|a_dpfifo_bla1:dpfifo|altsyncram_m3t1:FIFOram|ram_block1a44"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "out_FSM:output_FSM_inst\|output_buffer:output_buffer_inst\|scfifo:scfifo_component\|scfifo_4fa1:auto_generated\|a_dpfifo_bla1:dpfifo\|altsyncram_m3t1:FIFOram\|q_b\[45\] " "Synthesized away node \"out_FSM:output_FSM_inst\|output_buffer:output_buffer_inst\|scfifo:scfifo_component\|scfifo_4fa1:auto_generated\|a_dpfifo_bla1:dpfifo\|altsyncram_m3t1:FIFOram\|q_b\[45\]\"" {  } { { "db/altsyncram_m3t1.tdf" "" { Text "C:/Users/User/OneDrive/Duke/7_Fall_2016/ECE_559/Ethernet_switch/xlit/Xmit/db/altsyncram_m3t1.tdf" 1390 2 0 } } { "db/a_dpfifo_bla1.tdf" "" { Text "C:/Users/User/OneDrive/Duke/7_Fall_2016/ECE_559/Ethernet_switch/xlit/Xmit/db/a_dpfifo_bla1.tdf" 44 2 0 } } { "db/scfifo_4fa1.tdf" "" { Text "C:/Users/User/OneDrive/Duke/7_Fall_2016/ECE_559/Ethernet_switch/xlit/Xmit/db/scfifo_4fa1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "output_buffer.vhd" "" { Text "C:/Users/User/OneDrive/Duke/7_Fall_2016/ECE_559/Ethernet_switch/xlit/Xmit/output_buffer.vhd" 100 0 0 } } { "out_FSM.vhd" "" { Text "C:/Users/User/OneDrive/Duke/7_Fall_2016/ECE_559/Ethernet_switch/xlit/Xmit/out_FSM.vhd" 78 0 0 } } { "xmitTop.vhd" "" { Text "C:/Users/User/OneDrive/Duke/7_Fall_2016/ECE_559/Ethernet_switch/xlit/Xmit/xmitTop.vhd" 256 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1479803699228 "|xmitTop|out_FSM:output_FSM_inst|output_buffer:output_buffer_inst|scfifo:scfifo_component|scfifo_4fa1:auto_generated|a_dpfifo_bla1:dpfifo|altsyncram_m3t1:FIFOram|ram_block1a45"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "out_FSM:output_FSM_inst\|output_buffer:output_buffer_inst\|scfifo:scfifo_component\|scfifo_4fa1:auto_generated\|a_dpfifo_bla1:dpfifo\|altsyncram_m3t1:FIFOram\|q_b\[46\] " "Synthesized away node \"out_FSM:output_FSM_inst\|output_buffer:output_buffer_inst\|scfifo:scfifo_component\|scfifo_4fa1:auto_generated\|a_dpfifo_bla1:dpfifo\|altsyncram_m3t1:FIFOram\|q_b\[46\]\"" {  } { { "db/altsyncram_m3t1.tdf" "" { Text "C:/Users/User/OneDrive/Duke/7_Fall_2016/ECE_559/Ethernet_switch/xlit/Xmit/db/altsyncram_m3t1.tdf" 1420 2 0 } } { "db/a_dpfifo_bla1.tdf" "" { Text "C:/Users/User/OneDrive/Duke/7_Fall_2016/ECE_559/Ethernet_switch/xlit/Xmit/db/a_dpfifo_bla1.tdf" 44 2 0 } } { "db/scfifo_4fa1.tdf" "" { Text "C:/Users/User/OneDrive/Duke/7_Fall_2016/ECE_559/Ethernet_switch/xlit/Xmit/db/scfifo_4fa1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "output_buffer.vhd" "" { Text "C:/Users/User/OneDrive/Duke/7_Fall_2016/ECE_559/Ethernet_switch/xlit/Xmit/output_buffer.vhd" 100 0 0 } } { "out_FSM.vhd" "" { Text "C:/Users/User/OneDrive/Duke/7_Fall_2016/ECE_559/Ethernet_switch/xlit/Xmit/out_FSM.vhd" 78 0 0 } } { "xmitTop.vhd" "" { Text "C:/Users/User/OneDrive/Duke/7_Fall_2016/ECE_559/Ethernet_switch/xlit/Xmit/xmitTop.vhd" 256 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1479803699228 "|xmitTop|out_FSM:output_FSM_inst|output_buffer:output_buffer_inst|scfifo:scfifo_component|scfifo_4fa1:auto_generated|a_dpfifo_bla1:dpfifo|altsyncram_m3t1:FIFOram|ram_block1a46"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "out_FSM:output_FSM_inst\|output_buffer:output_buffer_inst\|scfifo:scfifo_component\|scfifo_4fa1:auto_generated\|a_dpfifo_bla1:dpfifo\|altsyncram_m3t1:FIFOram\|q_b\[47\] " "Synthesized away node \"out_FSM:output_FSM_inst\|output_buffer:output_buffer_inst\|scfifo:scfifo_component\|scfifo_4fa1:auto_generated\|a_dpfifo_bla1:dpfifo\|altsyncram_m3t1:FIFOram\|q_b\[47\]\"" {  } { { "db/altsyncram_m3t1.tdf" "" { Text "C:/Users/User/OneDrive/Duke/7_Fall_2016/ECE_559/Ethernet_switch/xlit/Xmit/db/altsyncram_m3t1.tdf" 1450 2 0 } } { "db/a_dpfifo_bla1.tdf" "" { Text "C:/Users/User/OneDrive/Duke/7_Fall_2016/ECE_559/Ethernet_switch/xlit/Xmit/db/a_dpfifo_bla1.tdf" 44 2 0 } } { "db/scfifo_4fa1.tdf" "" { Text "C:/Users/User/OneDrive/Duke/7_Fall_2016/ECE_559/Ethernet_switch/xlit/Xmit/db/scfifo_4fa1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "output_buffer.vhd" "" { Text "C:/Users/User/OneDrive/Duke/7_Fall_2016/ECE_559/Ethernet_switch/xlit/Xmit/output_buffer.vhd" 100 0 0 } } { "out_FSM.vhd" "" { Text "C:/Users/User/OneDrive/Duke/7_Fall_2016/ECE_559/Ethernet_switch/xlit/Xmit/out_FSM.vhd" 78 0 0 } } { "xmitTop.vhd" "" { Text "C:/Users/User/OneDrive/Duke/7_Fall_2016/ECE_559/Ethernet_switch/xlit/Xmit/xmitTop.vhd" 256 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1479803699228 "|xmitTop|out_FSM:output_FSM_inst|output_buffer:output_buffer_inst|scfifo:scfifo_component|scfifo_4fa1:auto_generated|a_dpfifo_bla1:dpfifo|altsyncram_m3t1:FIFOram|ram_block1a47"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "out_FSM:output_FSM_inst\|output_buffer:output_buffer_inst\|scfifo:scfifo_component\|scfifo_4fa1:auto_generated\|a_dpfifo_bla1:dpfifo\|altsyncram_m3t1:FIFOram\|q_b\[48\] " "Synthesized away node \"out_FSM:output_FSM_inst\|output_buffer:output_buffer_inst\|scfifo:scfifo_component\|scfifo_4fa1:auto_generated\|a_dpfifo_bla1:dpfifo\|altsyncram_m3t1:FIFOram\|q_b\[48\]\"" {  } { { "db/altsyncram_m3t1.tdf" "" { Text "C:/Users/User/OneDrive/Duke/7_Fall_2016/ECE_559/Ethernet_switch/xlit/Xmit/db/altsyncram_m3t1.tdf" 1480 2 0 } } { "db/a_dpfifo_bla1.tdf" "" { Text "C:/Users/User/OneDrive/Duke/7_Fall_2016/ECE_559/Ethernet_switch/xlit/Xmit/db/a_dpfifo_bla1.tdf" 44 2 0 } } { "db/scfifo_4fa1.tdf" "" { Text "C:/Users/User/OneDrive/Duke/7_Fall_2016/ECE_559/Ethernet_switch/xlit/Xmit/db/scfifo_4fa1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "output_buffer.vhd" "" { Text "C:/Users/User/OneDrive/Duke/7_Fall_2016/ECE_559/Ethernet_switch/xlit/Xmit/output_buffer.vhd" 100 0 0 } } { "out_FSM.vhd" "" { Text "C:/Users/User/OneDrive/Duke/7_Fall_2016/ECE_559/Ethernet_switch/xlit/Xmit/out_FSM.vhd" 78 0 0 } } { "xmitTop.vhd" "" { Text "C:/Users/User/OneDrive/Duke/7_Fall_2016/ECE_559/Ethernet_switch/xlit/Xmit/xmitTop.vhd" 256 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1479803699228 "|xmitTop|out_FSM:output_FSM_inst|output_buffer:output_buffer_inst|scfifo:scfifo_component|scfifo_4fa1:auto_generated|a_dpfifo_bla1:dpfifo|altsyncram_m3t1:FIFOram|ram_block1a48"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "out_FSM:output_FSM_inst\|output_buffer:output_buffer_inst\|scfifo:scfifo_component\|scfifo_4fa1:auto_generated\|a_dpfifo_bla1:dpfifo\|altsyncram_m3t1:FIFOram\|q_b\[49\] " "Synthesized away node \"out_FSM:output_FSM_inst\|output_buffer:output_buffer_inst\|scfifo:scfifo_component\|scfifo_4fa1:auto_generated\|a_dpfifo_bla1:dpfifo\|altsyncram_m3t1:FIFOram\|q_b\[49\]\"" {  } { { "db/altsyncram_m3t1.tdf" "" { Text "C:/Users/User/OneDrive/Duke/7_Fall_2016/ECE_559/Ethernet_switch/xlit/Xmit/db/altsyncram_m3t1.tdf" 1510 2 0 } } { "db/a_dpfifo_bla1.tdf" "" { Text "C:/Users/User/OneDrive/Duke/7_Fall_2016/ECE_559/Ethernet_switch/xlit/Xmit/db/a_dpfifo_bla1.tdf" 44 2 0 } } { "db/scfifo_4fa1.tdf" "" { Text "C:/Users/User/OneDrive/Duke/7_Fall_2016/ECE_559/Ethernet_switch/xlit/Xmit/db/scfifo_4fa1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "output_buffer.vhd" "" { Text "C:/Users/User/OneDrive/Duke/7_Fall_2016/ECE_559/Ethernet_switch/xlit/Xmit/output_buffer.vhd" 100 0 0 } } { "out_FSM.vhd" "" { Text "C:/Users/User/OneDrive/Duke/7_Fall_2016/ECE_559/Ethernet_switch/xlit/Xmit/out_FSM.vhd" 78 0 0 } } { "xmitTop.vhd" "" { Text "C:/Users/User/OneDrive/Duke/7_Fall_2016/ECE_559/Ethernet_switch/xlit/Xmit/xmitTop.vhd" 256 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1479803699228 "|xmitTop|out_FSM:output_FSM_inst|output_buffer:output_buffer_inst|scfifo:scfifo_component|scfifo_4fa1:auto_generated|a_dpfifo_bla1:dpfifo|altsyncram_m3t1:FIFOram|ram_block1a49"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "out_FSM:output_FSM_inst\|output_buffer:output_buffer_inst\|scfifo:scfifo_component\|scfifo_4fa1:auto_generated\|a_dpfifo_bla1:dpfifo\|altsyncram_m3t1:FIFOram\|q_b\[50\] " "Synthesized away node \"out_FSM:output_FSM_inst\|output_buffer:output_buffer_inst\|scfifo:scfifo_component\|scfifo_4fa1:auto_generated\|a_dpfifo_bla1:dpfifo\|altsyncram_m3t1:FIFOram\|q_b\[50\]\"" {  } { { "db/altsyncram_m3t1.tdf" "" { Text "C:/Users/User/OneDrive/Duke/7_Fall_2016/ECE_559/Ethernet_switch/xlit/Xmit/db/altsyncram_m3t1.tdf" 1540 2 0 } } { "db/a_dpfifo_bla1.tdf" "" { Text "C:/Users/User/OneDrive/Duke/7_Fall_2016/ECE_559/Ethernet_switch/xlit/Xmit/db/a_dpfifo_bla1.tdf" 44 2 0 } } { "db/scfifo_4fa1.tdf" "" { Text "C:/Users/User/OneDrive/Duke/7_Fall_2016/ECE_559/Ethernet_switch/xlit/Xmit/db/scfifo_4fa1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "output_buffer.vhd" "" { Text "C:/Users/User/OneDrive/Duke/7_Fall_2016/ECE_559/Ethernet_switch/xlit/Xmit/output_buffer.vhd" 100 0 0 } } { "out_FSM.vhd" "" { Text "C:/Users/User/OneDrive/Duke/7_Fall_2016/ECE_559/Ethernet_switch/xlit/Xmit/out_FSM.vhd" 78 0 0 } } { "xmitTop.vhd" "" { Text "C:/Users/User/OneDrive/Duke/7_Fall_2016/ECE_559/Ethernet_switch/xlit/Xmit/xmitTop.vhd" 256 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1479803699228 "|xmitTop|out_FSM:output_FSM_inst|output_buffer:output_buffer_inst|scfifo:scfifo_component|scfifo_4fa1:auto_generated|a_dpfifo_bla1:dpfifo|altsyncram_m3t1:FIFOram|ram_block1a50"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "out_FSM:output_FSM_inst\|output_buffer:output_buffer_inst\|scfifo:scfifo_component\|scfifo_4fa1:auto_generated\|a_dpfifo_bla1:dpfifo\|altsyncram_m3t1:FIFOram\|q_b\[51\] " "Synthesized away node \"out_FSM:output_FSM_inst\|output_buffer:output_buffer_inst\|scfifo:scfifo_component\|scfifo_4fa1:auto_generated\|a_dpfifo_bla1:dpfifo\|altsyncram_m3t1:FIFOram\|q_b\[51\]\"" {  } { { "db/altsyncram_m3t1.tdf" "" { Text "C:/Users/User/OneDrive/Duke/7_Fall_2016/ECE_559/Ethernet_switch/xlit/Xmit/db/altsyncram_m3t1.tdf" 1570 2 0 } } { "db/a_dpfifo_bla1.tdf" "" { Text "C:/Users/User/OneDrive/Duke/7_Fall_2016/ECE_559/Ethernet_switch/xlit/Xmit/db/a_dpfifo_bla1.tdf" 44 2 0 } } { "db/scfifo_4fa1.tdf" "" { Text "C:/Users/User/OneDrive/Duke/7_Fall_2016/ECE_559/Ethernet_switch/xlit/Xmit/db/scfifo_4fa1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "output_buffer.vhd" "" { Text "C:/Users/User/OneDrive/Duke/7_Fall_2016/ECE_559/Ethernet_switch/xlit/Xmit/output_buffer.vhd" 100 0 0 } } { "out_FSM.vhd" "" { Text "C:/Users/User/OneDrive/Duke/7_Fall_2016/ECE_559/Ethernet_switch/xlit/Xmit/out_FSM.vhd" 78 0 0 } } { "xmitTop.vhd" "" { Text "C:/Users/User/OneDrive/Duke/7_Fall_2016/ECE_559/Ethernet_switch/xlit/Xmit/xmitTop.vhd" 256 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1479803699228 "|xmitTop|out_FSM:output_FSM_inst|output_buffer:output_buffer_inst|scfifo:scfifo_component|scfifo_4fa1:auto_generated|a_dpfifo_bla1:dpfifo|altsyncram_m3t1:FIFOram|ram_block1a51"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "out_FSM:output_FSM_inst\|output_buffer:output_buffer_inst\|scfifo:scfifo_component\|scfifo_4fa1:auto_generated\|a_dpfifo_bla1:dpfifo\|altsyncram_m3t1:FIFOram\|q_b\[52\] " "Synthesized away node \"out_FSM:output_FSM_inst\|output_buffer:output_buffer_inst\|scfifo:scfifo_component\|scfifo_4fa1:auto_generated\|a_dpfifo_bla1:dpfifo\|altsyncram_m3t1:FIFOram\|q_b\[52\]\"" {  } { { "db/altsyncram_m3t1.tdf" "" { Text "C:/Users/User/OneDrive/Duke/7_Fall_2016/ECE_559/Ethernet_switch/xlit/Xmit/db/altsyncram_m3t1.tdf" 1600 2 0 } } { "db/a_dpfifo_bla1.tdf" "" { Text "C:/Users/User/OneDrive/Duke/7_Fall_2016/ECE_559/Ethernet_switch/xlit/Xmit/db/a_dpfifo_bla1.tdf" 44 2 0 } } { "db/scfifo_4fa1.tdf" "" { Text "C:/Users/User/OneDrive/Duke/7_Fall_2016/ECE_559/Ethernet_switch/xlit/Xmit/db/scfifo_4fa1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "output_buffer.vhd" "" { Text "C:/Users/User/OneDrive/Duke/7_Fall_2016/ECE_559/Ethernet_switch/xlit/Xmit/output_buffer.vhd" 100 0 0 } } { "out_FSM.vhd" "" { Text "C:/Users/User/OneDrive/Duke/7_Fall_2016/ECE_559/Ethernet_switch/xlit/Xmit/out_FSM.vhd" 78 0 0 } } { "xmitTop.vhd" "" { Text "C:/Users/User/OneDrive/Duke/7_Fall_2016/ECE_559/Ethernet_switch/xlit/Xmit/xmitTop.vhd" 256 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1479803699228 "|xmitTop|out_FSM:output_FSM_inst|output_buffer:output_buffer_inst|scfifo:scfifo_component|scfifo_4fa1:auto_generated|a_dpfifo_bla1:dpfifo|altsyncram_m3t1:FIFOram|ram_block1a52"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "out_FSM:output_FSM_inst\|output_buffer:output_buffer_inst\|scfifo:scfifo_component\|scfifo_4fa1:auto_generated\|a_dpfifo_bla1:dpfifo\|altsyncram_m3t1:FIFOram\|q_b\[53\] " "Synthesized away node \"out_FSM:output_FSM_inst\|output_buffer:output_buffer_inst\|scfifo:scfifo_component\|scfifo_4fa1:auto_generated\|a_dpfifo_bla1:dpfifo\|altsyncram_m3t1:FIFOram\|q_b\[53\]\"" {  } { { "db/altsyncram_m3t1.tdf" "" { Text "C:/Users/User/OneDrive/Duke/7_Fall_2016/ECE_559/Ethernet_switch/xlit/Xmit/db/altsyncram_m3t1.tdf" 1630 2 0 } } { "db/a_dpfifo_bla1.tdf" "" { Text "C:/Users/User/OneDrive/Duke/7_Fall_2016/ECE_559/Ethernet_switch/xlit/Xmit/db/a_dpfifo_bla1.tdf" 44 2 0 } } { "db/scfifo_4fa1.tdf" "" { Text "C:/Users/User/OneDrive/Duke/7_Fall_2016/ECE_559/Ethernet_switch/xlit/Xmit/db/scfifo_4fa1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "output_buffer.vhd" "" { Text "C:/Users/User/OneDrive/Duke/7_Fall_2016/ECE_559/Ethernet_switch/xlit/Xmit/output_buffer.vhd" 100 0 0 } } { "out_FSM.vhd" "" { Text "C:/Users/User/OneDrive/Duke/7_Fall_2016/ECE_559/Ethernet_switch/xlit/Xmit/out_FSM.vhd" 78 0 0 } } { "xmitTop.vhd" "" { Text "C:/Users/User/OneDrive/Duke/7_Fall_2016/ECE_559/Ethernet_switch/xlit/Xmit/xmitTop.vhd" 256 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1479803699228 "|xmitTop|out_FSM:output_FSM_inst|output_buffer:output_buffer_inst|scfifo:scfifo_component|scfifo_4fa1:auto_generated|a_dpfifo_bla1:dpfifo|altsyncram_m3t1:FIFOram|ram_block1a53"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "out_FSM:output_FSM_inst\|output_buffer:output_buffer_inst\|scfifo:scfifo_component\|scfifo_4fa1:auto_generated\|a_dpfifo_bla1:dpfifo\|altsyncram_m3t1:FIFOram\|q_b\[54\] " "Synthesized away node \"out_FSM:output_FSM_inst\|output_buffer:output_buffer_inst\|scfifo:scfifo_component\|scfifo_4fa1:auto_generated\|a_dpfifo_bla1:dpfifo\|altsyncram_m3t1:FIFOram\|q_b\[54\]\"" {  } { { "db/altsyncram_m3t1.tdf" "" { Text "C:/Users/User/OneDrive/Duke/7_Fall_2016/ECE_559/Ethernet_switch/xlit/Xmit/db/altsyncram_m3t1.tdf" 1660 2 0 } } { "db/a_dpfifo_bla1.tdf" "" { Text "C:/Users/User/OneDrive/Duke/7_Fall_2016/ECE_559/Ethernet_switch/xlit/Xmit/db/a_dpfifo_bla1.tdf" 44 2 0 } } { "db/scfifo_4fa1.tdf" "" { Text "C:/Users/User/OneDrive/Duke/7_Fall_2016/ECE_559/Ethernet_switch/xlit/Xmit/db/scfifo_4fa1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "output_buffer.vhd" "" { Text "C:/Users/User/OneDrive/Duke/7_Fall_2016/ECE_559/Ethernet_switch/xlit/Xmit/output_buffer.vhd" 100 0 0 } } { "out_FSM.vhd" "" { Text "C:/Users/User/OneDrive/Duke/7_Fall_2016/ECE_559/Ethernet_switch/xlit/Xmit/out_FSM.vhd" 78 0 0 } } { "xmitTop.vhd" "" { Text "C:/Users/User/OneDrive/Duke/7_Fall_2016/ECE_559/Ethernet_switch/xlit/Xmit/xmitTop.vhd" 256 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1479803699228 "|xmitTop|out_FSM:output_FSM_inst|output_buffer:output_buffer_inst|scfifo:scfifo_component|scfifo_4fa1:auto_generated|a_dpfifo_bla1:dpfifo|altsyncram_m3t1:FIFOram|ram_block1a54"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "out_FSM:output_FSM_inst\|output_buffer:output_buffer_inst\|scfifo:scfifo_component\|scfifo_4fa1:auto_generated\|a_dpfifo_bla1:dpfifo\|altsyncram_m3t1:FIFOram\|q_b\[55\] " "Synthesized away node \"out_FSM:output_FSM_inst\|output_buffer:output_buffer_inst\|scfifo:scfifo_component\|scfifo_4fa1:auto_generated\|a_dpfifo_bla1:dpfifo\|altsyncram_m3t1:FIFOram\|q_b\[55\]\"" {  } { { "db/altsyncram_m3t1.tdf" "" { Text "C:/Users/User/OneDrive/Duke/7_Fall_2016/ECE_559/Ethernet_switch/xlit/Xmit/db/altsyncram_m3t1.tdf" 1690 2 0 } } { "db/a_dpfifo_bla1.tdf" "" { Text "C:/Users/User/OneDrive/Duke/7_Fall_2016/ECE_559/Ethernet_switch/xlit/Xmit/db/a_dpfifo_bla1.tdf" 44 2 0 } } { "db/scfifo_4fa1.tdf" "" { Text "C:/Users/User/OneDrive/Duke/7_Fall_2016/ECE_559/Ethernet_switch/xlit/Xmit/db/scfifo_4fa1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "output_buffer.vhd" "" { Text "C:/Users/User/OneDrive/Duke/7_Fall_2016/ECE_559/Ethernet_switch/xlit/Xmit/output_buffer.vhd" 100 0 0 } } { "out_FSM.vhd" "" { Text "C:/Users/User/OneDrive/Duke/7_Fall_2016/ECE_559/Ethernet_switch/xlit/Xmit/out_FSM.vhd" 78 0 0 } } { "xmitTop.vhd" "" { Text "C:/Users/User/OneDrive/Duke/7_Fall_2016/ECE_559/Ethernet_switch/xlit/Xmit/xmitTop.vhd" 256 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1479803699228 "|xmitTop|out_FSM:output_FSM_inst|output_buffer:output_buffer_inst|scfifo:scfifo_component|scfifo_4fa1:auto_generated|a_dpfifo_bla1:dpfifo|altsyncram_m3t1:FIFOram|ram_block1a55"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "out_FSM:output_FSM_inst\|output_buffer:output_buffer_inst\|scfifo:scfifo_component\|scfifo_4fa1:auto_generated\|a_dpfifo_bla1:dpfifo\|altsyncram_m3t1:FIFOram\|q_b\[56\] " "Synthesized away node \"out_FSM:output_FSM_inst\|output_buffer:output_buffer_inst\|scfifo:scfifo_component\|scfifo_4fa1:auto_generated\|a_dpfifo_bla1:dpfifo\|altsyncram_m3t1:FIFOram\|q_b\[56\]\"" {  } { { "db/altsyncram_m3t1.tdf" "" { Text "C:/Users/User/OneDrive/Duke/7_Fall_2016/ECE_559/Ethernet_switch/xlit/Xmit/db/altsyncram_m3t1.tdf" 1720 2 0 } } { "db/a_dpfifo_bla1.tdf" "" { Text "C:/Users/User/OneDrive/Duke/7_Fall_2016/ECE_559/Ethernet_switch/xlit/Xmit/db/a_dpfifo_bla1.tdf" 44 2 0 } } { "db/scfifo_4fa1.tdf" "" { Text "C:/Users/User/OneDrive/Duke/7_Fall_2016/ECE_559/Ethernet_switch/xlit/Xmit/db/scfifo_4fa1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "output_buffer.vhd" "" { Text "C:/Users/User/OneDrive/Duke/7_Fall_2016/ECE_559/Ethernet_switch/xlit/Xmit/output_buffer.vhd" 100 0 0 } } { "out_FSM.vhd" "" { Text "C:/Users/User/OneDrive/Duke/7_Fall_2016/ECE_559/Ethernet_switch/xlit/Xmit/out_FSM.vhd" 78 0 0 } } { "xmitTop.vhd" "" { Text "C:/Users/User/OneDrive/Duke/7_Fall_2016/ECE_559/Ethernet_switch/xlit/Xmit/xmitTop.vhd" 256 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1479803699228 "|xmitTop|out_FSM:output_FSM_inst|output_buffer:output_buffer_inst|scfifo:scfifo_component|scfifo_4fa1:auto_generated|a_dpfifo_bla1:dpfifo|altsyncram_m3t1:FIFOram|ram_block1a56"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "out_FSM:output_FSM_inst\|output_buffer:output_buffer_inst\|scfifo:scfifo_component\|scfifo_4fa1:auto_generated\|a_dpfifo_bla1:dpfifo\|altsyncram_m3t1:FIFOram\|q_b\[57\] " "Synthesized away node \"out_FSM:output_FSM_inst\|output_buffer:output_buffer_inst\|scfifo:scfifo_component\|scfifo_4fa1:auto_generated\|a_dpfifo_bla1:dpfifo\|altsyncram_m3t1:FIFOram\|q_b\[57\]\"" {  } { { "db/altsyncram_m3t1.tdf" "" { Text "C:/Users/User/OneDrive/Duke/7_Fall_2016/ECE_559/Ethernet_switch/xlit/Xmit/db/altsyncram_m3t1.tdf" 1750 2 0 } } { "db/a_dpfifo_bla1.tdf" "" { Text "C:/Users/User/OneDrive/Duke/7_Fall_2016/ECE_559/Ethernet_switch/xlit/Xmit/db/a_dpfifo_bla1.tdf" 44 2 0 } } { "db/scfifo_4fa1.tdf" "" { Text "C:/Users/User/OneDrive/Duke/7_Fall_2016/ECE_559/Ethernet_switch/xlit/Xmit/db/scfifo_4fa1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "output_buffer.vhd" "" { Text "C:/Users/User/OneDrive/Duke/7_Fall_2016/ECE_559/Ethernet_switch/xlit/Xmit/output_buffer.vhd" 100 0 0 } } { "out_FSM.vhd" "" { Text "C:/Users/User/OneDrive/Duke/7_Fall_2016/ECE_559/Ethernet_switch/xlit/Xmit/out_FSM.vhd" 78 0 0 } } { "xmitTop.vhd" "" { Text "C:/Users/User/OneDrive/Duke/7_Fall_2016/ECE_559/Ethernet_switch/xlit/Xmit/xmitTop.vhd" 256 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1479803699228 "|xmitTop|out_FSM:output_FSM_inst|output_buffer:output_buffer_inst|scfifo:scfifo_component|scfifo_4fa1:auto_generated|a_dpfifo_bla1:dpfifo|altsyncram_m3t1:FIFOram|ram_block1a57"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "out_FSM:output_FSM_inst\|output_buffer:output_buffer_inst\|scfifo:scfifo_component\|scfifo_4fa1:auto_generated\|a_dpfifo_bla1:dpfifo\|altsyncram_m3t1:FIFOram\|q_b\[58\] " "Synthesized away node \"out_FSM:output_FSM_inst\|output_buffer:output_buffer_inst\|scfifo:scfifo_component\|scfifo_4fa1:auto_generated\|a_dpfifo_bla1:dpfifo\|altsyncram_m3t1:FIFOram\|q_b\[58\]\"" {  } { { "db/altsyncram_m3t1.tdf" "" { Text "C:/Users/User/OneDrive/Duke/7_Fall_2016/ECE_559/Ethernet_switch/xlit/Xmit/db/altsyncram_m3t1.tdf" 1780 2 0 } } { "db/a_dpfifo_bla1.tdf" "" { Text "C:/Users/User/OneDrive/Duke/7_Fall_2016/ECE_559/Ethernet_switch/xlit/Xmit/db/a_dpfifo_bla1.tdf" 44 2 0 } } { "db/scfifo_4fa1.tdf" "" { Text "C:/Users/User/OneDrive/Duke/7_Fall_2016/ECE_559/Ethernet_switch/xlit/Xmit/db/scfifo_4fa1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "output_buffer.vhd" "" { Text "C:/Users/User/OneDrive/Duke/7_Fall_2016/ECE_559/Ethernet_switch/xlit/Xmit/output_buffer.vhd" 100 0 0 } } { "out_FSM.vhd" "" { Text "C:/Users/User/OneDrive/Duke/7_Fall_2016/ECE_559/Ethernet_switch/xlit/Xmit/out_FSM.vhd" 78 0 0 } } { "xmitTop.vhd" "" { Text "C:/Users/User/OneDrive/Duke/7_Fall_2016/ECE_559/Ethernet_switch/xlit/Xmit/xmitTop.vhd" 256 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1479803699228 "|xmitTop|out_FSM:output_FSM_inst|output_buffer:output_buffer_inst|scfifo:scfifo_component|scfifo_4fa1:auto_generated|a_dpfifo_bla1:dpfifo|altsyncram_m3t1:FIFOram|ram_block1a58"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "out_FSM:output_FSM_inst\|output_buffer:output_buffer_inst\|scfifo:scfifo_component\|scfifo_4fa1:auto_generated\|a_dpfifo_bla1:dpfifo\|altsyncram_m3t1:FIFOram\|q_b\[59\] " "Synthesized away node \"out_FSM:output_FSM_inst\|output_buffer:output_buffer_inst\|scfifo:scfifo_component\|scfifo_4fa1:auto_generated\|a_dpfifo_bla1:dpfifo\|altsyncram_m3t1:FIFOram\|q_b\[59\]\"" {  } { { "db/altsyncram_m3t1.tdf" "" { Text "C:/Users/User/OneDrive/Duke/7_Fall_2016/ECE_559/Ethernet_switch/xlit/Xmit/db/altsyncram_m3t1.tdf" 1810 2 0 } } { "db/a_dpfifo_bla1.tdf" "" { Text "C:/Users/User/OneDrive/Duke/7_Fall_2016/ECE_559/Ethernet_switch/xlit/Xmit/db/a_dpfifo_bla1.tdf" 44 2 0 } } { "db/scfifo_4fa1.tdf" "" { Text "C:/Users/User/OneDrive/Duke/7_Fall_2016/ECE_559/Ethernet_switch/xlit/Xmit/db/scfifo_4fa1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "output_buffer.vhd" "" { Text "C:/Users/User/OneDrive/Duke/7_Fall_2016/ECE_559/Ethernet_switch/xlit/Xmit/output_buffer.vhd" 100 0 0 } } { "out_FSM.vhd" "" { Text "C:/Users/User/OneDrive/Duke/7_Fall_2016/ECE_559/Ethernet_switch/xlit/Xmit/out_FSM.vhd" 78 0 0 } } { "xmitTop.vhd" "" { Text "C:/Users/User/OneDrive/Duke/7_Fall_2016/ECE_559/Ethernet_switch/xlit/Xmit/xmitTop.vhd" 256 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1479803699228 "|xmitTop|out_FSM:output_FSM_inst|output_buffer:output_buffer_inst|scfifo:scfifo_component|scfifo_4fa1:auto_generated|a_dpfifo_bla1:dpfifo|altsyncram_m3t1:FIFOram|ram_block1a59"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "out_FSM:output_FSM_inst\|output_buffer:output_buffer_inst\|scfifo:scfifo_component\|scfifo_4fa1:auto_generated\|a_dpfifo_bla1:dpfifo\|altsyncram_m3t1:FIFOram\|q_b\[60\] " "Synthesized away node \"out_FSM:output_FSM_inst\|output_buffer:output_buffer_inst\|scfifo:scfifo_component\|scfifo_4fa1:auto_generated\|a_dpfifo_bla1:dpfifo\|altsyncram_m3t1:FIFOram\|q_b\[60\]\"" {  } { { "db/altsyncram_m3t1.tdf" "" { Text "C:/Users/User/OneDrive/Duke/7_Fall_2016/ECE_559/Ethernet_switch/xlit/Xmit/db/altsyncram_m3t1.tdf" 1840 2 0 } } { "db/a_dpfifo_bla1.tdf" "" { Text "C:/Users/User/OneDrive/Duke/7_Fall_2016/ECE_559/Ethernet_switch/xlit/Xmit/db/a_dpfifo_bla1.tdf" 44 2 0 } } { "db/scfifo_4fa1.tdf" "" { Text "C:/Users/User/OneDrive/Duke/7_Fall_2016/ECE_559/Ethernet_switch/xlit/Xmit/db/scfifo_4fa1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "output_buffer.vhd" "" { Text "C:/Users/User/OneDrive/Duke/7_Fall_2016/ECE_559/Ethernet_switch/xlit/Xmit/output_buffer.vhd" 100 0 0 } } { "out_FSM.vhd" "" { Text "C:/Users/User/OneDrive/Duke/7_Fall_2016/ECE_559/Ethernet_switch/xlit/Xmit/out_FSM.vhd" 78 0 0 } } { "xmitTop.vhd" "" { Text "C:/Users/User/OneDrive/Duke/7_Fall_2016/ECE_559/Ethernet_switch/xlit/Xmit/xmitTop.vhd" 256 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1479803699228 "|xmitTop|out_FSM:output_FSM_inst|output_buffer:output_buffer_inst|scfifo:scfifo_component|scfifo_4fa1:auto_generated|a_dpfifo_bla1:dpfifo|altsyncram_m3t1:FIFOram|ram_block1a60"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "out_FSM:output_FSM_inst\|output_buffer:output_buffer_inst\|scfifo:scfifo_component\|scfifo_4fa1:auto_generated\|a_dpfifo_bla1:dpfifo\|altsyncram_m3t1:FIFOram\|q_b\[61\] " "Synthesized away node \"out_FSM:output_FSM_inst\|output_buffer:output_buffer_inst\|scfifo:scfifo_component\|scfifo_4fa1:auto_generated\|a_dpfifo_bla1:dpfifo\|altsyncram_m3t1:FIFOram\|q_b\[61\]\"" {  } { { "db/altsyncram_m3t1.tdf" "" { Text "C:/Users/User/OneDrive/Duke/7_Fall_2016/ECE_559/Ethernet_switch/xlit/Xmit/db/altsyncram_m3t1.tdf" 1870 2 0 } } { "db/a_dpfifo_bla1.tdf" "" { Text "C:/Users/User/OneDrive/Duke/7_Fall_2016/ECE_559/Ethernet_switch/xlit/Xmit/db/a_dpfifo_bla1.tdf" 44 2 0 } } { "db/scfifo_4fa1.tdf" "" { Text "C:/Users/User/OneDrive/Duke/7_Fall_2016/ECE_559/Ethernet_switch/xlit/Xmit/db/scfifo_4fa1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "output_buffer.vhd" "" { Text "C:/Users/User/OneDrive/Duke/7_Fall_2016/ECE_559/Ethernet_switch/xlit/Xmit/output_buffer.vhd" 100 0 0 } } { "out_FSM.vhd" "" { Text "C:/Users/User/OneDrive/Duke/7_Fall_2016/ECE_559/Ethernet_switch/xlit/Xmit/out_FSM.vhd" 78 0 0 } } { "xmitTop.vhd" "" { Text "C:/Users/User/OneDrive/Duke/7_Fall_2016/ECE_559/Ethernet_switch/xlit/Xmit/xmitTop.vhd" 256 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1479803699228 "|xmitTop|out_FSM:output_FSM_inst|output_buffer:output_buffer_inst|scfifo:scfifo_component|scfifo_4fa1:auto_generated|a_dpfifo_bla1:dpfifo|altsyncram_m3t1:FIFOram|ram_block1a61"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "out_FSM:output_FSM_inst\|output_buffer:output_buffer_inst\|scfifo:scfifo_component\|scfifo_4fa1:auto_generated\|a_dpfifo_bla1:dpfifo\|altsyncram_m3t1:FIFOram\|q_b\[62\] " "Synthesized away node \"out_FSM:output_FSM_inst\|output_buffer:output_buffer_inst\|scfifo:scfifo_component\|scfifo_4fa1:auto_generated\|a_dpfifo_bla1:dpfifo\|altsyncram_m3t1:FIFOram\|q_b\[62\]\"" {  } { { "db/altsyncram_m3t1.tdf" "" { Text "C:/Users/User/OneDrive/Duke/7_Fall_2016/ECE_559/Ethernet_switch/xlit/Xmit/db/altsyncram_m3t1.tdf" 1900 2 0 } } { "db/a_dpfifo_bla1.tdf" "" { Text "C:/Users/User/OneDrive/Duke/7_Fall_2016/ECE_559/Ethernet_switch/xlit/Xmit/db/a_dpfifo_bla1.tdf" 44 2 0 } } { "db/scfifo_4fa1.tdf" "" { Text "C:/Users/User/OneDrive/Duke/7_Fall_2016/ECE_559/Ethernet_switch/xlit/Xmit/db/scfifo_4fa1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "output_buffer.vhd" "" { Text "C:/Users/User/OneDrive/Duke/7_Fall_2016/ECE_559/Ethernet_switch/xlit/Xmit/output_buffer.vhd" 100 0 0 } } { "out_FSM.vhd" "" { Text "C:/Users/User/OneDrive/Duke/7_Fall_2016/ECE_559/Ethernet_switch/xlit/Xmit/out_FSM.vhd" 78 0 0 } } { "xmitTop.vhd" "" { Text "C:/Users/User/OneDrive/Duke/7_Fall_2016/ECE_559/Ethernet_switch/xlit/Xmit/xmitTop.vhd" 256 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1479803699228 "|xmitTop|out_FSM:output_FSM_inst|output_buffer:output_buffer_inst|scfifo:scfifo_component|scfifo_4fa1:auto_generated|a_dpfifo_bla1:dpfifo|altsyncram_m3t1:FIFOram|ram_block1a62"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "out_FSM:output_FSM_inst\|output_buffer:output_buffer_inst\|scfifo:scfifo_component\|scfifo_4fa1:auto_generated\|a_dpfifo_bla1:dpfifo\|altsyncram_m3t1:FIFOram\|q_b\[63\] " "Synthesized away node \"out_FSM:output_FSM_inst\|output_buffer:output_buffer_inst\|scfifo:scfifo_component\|scfifo_4fa1:auto_generated\|a_dpfifo_bla1:dpfifo\|altsyncram_m3t1:FIFOram\|q_b\[63\]\"" {  } { { "db/altsyncram_m3t1.tdf" "" { Text "C:/Users/User/OneDrive/Duke/7_Fall_2016/ECE_559/Ethernet_switch/xlit/Xmit/db/altsyncram_m3t1.tdf" 1930 2 0 } } { "db/a_dpfifo_bla1.tdf" "" { Text "C:/Users/User/OneDrive/Duke/7_Fall_2016/ECE_559/Ethernet_switch/xlit/Xmit/db/a_dpfifo_bla1.tdf" 44 2 0 } } { "db/scfifo_4fa1.tdf" "" { Text "C:/Users/User/OneDrive/Duke/7_Fall_2016/ECE_559/Ethernet_switch/xlit/Xmit/db/scfifo_4fa1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "output_buffer.vhd" "" { Text "C:/Users/User/OneDrive/Duke/7_Fall_2016/ECE_559/Ethernet_switch/xlit/Xmit/output_buffer.vhd" 100 0 0 } } { "out_FSM.vhd" "" { Text "C:/Users/User/OneDrive/Duke/7_Fall_2016/ECE_559/Ethernet_switch/xlit/Xmit/out_FSM.vhd" 78 0 0 } } { "xmitTop.vhd" "" { Text "C:/Users/User/OneDrive/Duke/7_Fall_2016/ECE_559/Ethernet_switch/xlit/Xmit/xmitTop.vhd" 256 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1479803699228 "|xmitTop|out_FSM:output_FSM_inst|output_buffer:output_buffer_inst|scfifo:scfifo_component|scfifo_4fa1:auto_generated|a_dpfifo_bla1:dpfifo|altsyncram_m3t1:FIFOram|ram_block1a63"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "in_FSM:in_FSM_inst\|FIFO_1:inbuff_stop\|dcfifo:dcfifo_component\|dcfifo_e3q1:auto_generated\|altsyncram_s2d1:fifo_ram\|q_b\[0\] " "Synthesized away node \"in_FSM:in_FSM_inst\|FIFO_1:inbuff_stop\|dcfifo:dcfifo_component\|dcfifo_e3q1:auto_generated\|altsyncram_s2d1:fifo_ram\|q_b\[0\]\"" {  } { { "db/altsyncram_s2d1.tdf" "" { Text "C:/Users/User/OneDrive/Duke/7_Fall_2016/ECE_559/Ethernet_switch/xlit/Xmit/db/altsyncram_s2d1.tdf" 42 2 0 } } { "db/dcfifo_e3q1.tdf" "" { Text "C:/Users/User/OneDrive/Duke/7_Fall_2016/ECE_559/Ethernet_switch/xlit/Xmit/db/dcfifo_e3q1.tdf" 52 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "FIFO_1.vhd" "" { Text "C:/Users/User/OneDrive/Duke/7_Fall_2016/ECE_559/Ethernet_switch/xlit/Xmit/FIFO_1.vhd" 101 0 0 } } { "in_FSM.vhd" "" { Text "C:/Users/User/OneDrive/Duke/7_Fall_2016/ECE_559/Ethernet_switch/xlit/Xmit/in_FSM.vhd" 252 0 0 } } { "xmitTop.vhd" "" { Text "C:/Users/User/OneDrive/Duke/7_Fall_2016/ECE_559/Ethernet_switch/xlit/Xmit/xmitTop.vhd" 202 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1479803699228 "|xmitTop|in_FSM:in_FSM_inst|FIFO_1:inbuff_stop|dcfifo:dcfifo_component|dcfifo_e3q1:auto_generated|altsyncram_s2d1:fifo_ram|ram_block5a0"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1479803699228 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1479803699228 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1479803702259 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "288 " "288 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1479803703051 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1479803704118 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479803704118 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1289 " "Implemented 1289 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "38 " "Implemented 38 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1479803704607 ""} { "Info" "ICUT_CUT_TM_OPINS" "43 " "Implemented 43 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1479803704607 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1067 " "Implemented 1067 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1479803704607 ""} { "Info" "ICUT_CUT_TM_RAMS" "141 " "Implemented 141 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1479803704607 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1479803704607 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 77 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 77 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "964 " "Peak virtual memory: 964 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1479803704728 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 22 03:35:04 2016 " "Processing ended: Tue Nov 22 03:35:04 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1479803704728 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:36 " "Elapsed time: 00:00:36" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1479803704728 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:05 " "Total CPU time (on all processors): 00:01:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1479803704728 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1479803704728 ""}
