##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for Clock_1
		4.2::Critical Path Report for Clock_2
		4.3::Critical Path Report for CyBUS_CLK
		4.4::Critical Path Report for LIN_1_IntClk
		4.5::Critical Path Report for UART_1_IntClock
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (LIN_1_IntClk:R vs. LIN_1_IntClk:R)
		5.2::Critical Path Report for (UART_1_IntClock:R vs. UART_1_IntClock:R)
		5.3::Critical Path Report for (Clock_2:R vs. Clock_2:R)
		5.4::Critical Path Report for (Clock_1:R vs. Clock_1:R)
		5.5::Critical Path Report for (CyBUS_CLK:R vs. LIN_1_IntClk:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 16
Clock: ADC_DelSig_1_Ext_CP_Clk               | N/A                   | Target: 48.00 MHz   | 
Clock: ADC_DelSig_1_Ext_CP_Clk(routed)       | N/A                   | Target: 48.00 MHz   | 
Clock: ADC_DelSig_1_theACLK                  | N/A                   | Target: 1.50 MHz    | 
Clock: ADC_DelSig_1_theACLK(fixed-function)  | N/A                   | Target: 1.50 MHz    | 
Clock: Clock_1                               | Frequency: 52.64 MHz  | Target: 0.10 MHz    | 
Clock: Clock_2                               | Frequency: 53.09 MHz  | Target: 0.10 MHz    | 
Clock: Clock_4                               | N/A                   | Target: 0.00 MHz    | 
Clock: Clock_4(routed)                       | N/A                   | Target: 0.00 MHz    | 
Clock: CyBUS_CLK                             | Frequency: 86.00 MHz  | Target: 48.00 MHz   | 
Clock: CyILO                                 | N/A                   | Target: 0.00 MHz    | 
Clock: CyIMO                                 | N/A                   | Target: 3.00 MHz    | 
Clock: CyMASTER_CLK                          | N/A                   | Target: 48.00 MHz   | 
Clock: CyPLL_OUT                             | N/A                   | Target: 48.00 MHz   | 
Clock: LIN_1_IntClk                          | Frequency: 50.16 MHz  | Target: 0.31 MHz    | 
Clock: UART_1_IntClock                       | Frequency: 35.38 MHz  | Target: 0.31 MHz    | 
Clock: \ADC_DelSig_1:DSM\/dec_clock          | N/A                   | Target: 100.00 MHz  | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock     Capture Clock    Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
---------------  ---------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
Clock_1          Clock_1          1e+007           9981004     N/A              N/A         N/A              N/A         N/A              N/A         
Clock_2          Clock_2          1e+007           9981164     N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK        LIN_1_IntClk     20833.3          9206        N/A              N/A         N/A              N/A         N/A              N/A         
LIN_1_IntClk     LIN_1_IntClk     3.25e+006        3230066     N/A              N/A         N/A              N/A         N/A              N/A         
UART_1_IntClock  UART_1_IntClock  3.25e+006        3221737     N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name  Setup to Clk  Clock Name:Phase  
---------  ------------  ----------------  


-----------------------3.2::Clock to Out
----------------------------------------

Port Name         Clock to Out  Clock Name:Phase   
----------------  ------------  -----------------  
L_TXD_1(0)_PAD    22621         LIN_1_IntClk:R     
Motor_1_l(0)_PAD  23491         Clock_2:R          
Motor_1_r(0)_PAD  23879         Clock_2:R          
Motor_2_l(0)_PAD  24912         Clock_1:R          
Motor_2_r(0)_PAD  23084         Clock_1:R          
Tx_1(0)_PAD       31766         UART_1_IntClock:R  


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for Clock_1
*************************************
Clock: Clock_1
Frequency: 52.64 MHz | Target: 0.10 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_2:PWMUDB:runmode_enable\/q
Path End       : \PWM_2:PWMUDB:sP8:pwmdp:u0\/cs_addr_1
Capture Clock  : \PWM_2:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 9981004p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   10000000
- Setup time                                     -11520
--------------------------------------------   -------- 
End-of-path required time (ps)                  9988480

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7476
-------------------------------------   ---- 
End-of-path arrival time (ps)           7476
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_2:PWMUDB:runmode_enable\/clock_0                      macrocell57         0      0  RISE       1

Data path
pin name                               model name     delay     AT    slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -------  ----  ------
\PWM_2:PWMUDB:runmode_enable\/q        macrocell57     1250   1250  9981004  RISE       1
\PWM_2:PWMUDB:sP8:pwmdp:u0\/cs_addr_1  datapathcell6   6226   7476  9981004  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_2:PWMUDB:sP8:pwmdp:u0\/clock                          datapathcell6       0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for Clock_2
*************************************
Clock: Clock_2
Frequency: 53.09 MHz | Target: 0.10 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_1:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \PWM_1:PWMUDB:sP8:pwmdp:u0\/cs_addr_2
Capture Clock  : \PWM_1:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 9981164p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   10000000
- Setup time                                     -11520
--------------------------------------------   -------- 
End-of-path required time (ps)                  9988480

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7316
-------------------------------------   ---- 
End-of-path arrival time (ps)           7316
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:sP8:pwmdp:u0\/clock                          datapathcell5       0      0  RISE       1

Data path
pin name                               model name     delay     AT    slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -------  ----  ------
\PWM_1:PWMUDB:sP8:pwmdp:u0\/z0_comb    datapathcell5   3850   3850  9981164  RISE       1
\PWM_1:PWMUDB:sP8:pwmdp:u0\/cs_addr_2  datapathcell5   3466   7316  9981164  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:sP8:pwmdp:u0\/clock                          datapathcell5       0      0  RISE       1


===================================================================== 
4.3::Critical Path Report for CyBUS_CLK
***************************************
Clock: CyBUS_CLK
Frequency: 86.00 MHz | Target: 48.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : L_RXD_1(0)_SYNC/out
Path End       : \LIN_1:bLIN:StsReg\/status_1
Capture Clock  : \LIN_1:bLIN:StsReg\/clock
Path slack     : 9206p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#156 vs. LIN_1_IntClk:R#2)   20833
- Setup time                                            -1570
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          19263

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10057
-------------------------------------   ----- 
End-of-path arrival time (ps)           10057
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
L_RXD_1(0)_SYNC/clock                                       synccell            0      0  RISE       1

Data path
pin name                         model name    delay     AT  slack  edge  Fanout
-------------------------------  ------------  -----  -----  -----  ----  ------
L_RXD_1(0)_SYNC/out              synccell       1480   1480   9206  RISE       1
\LIN_1:bLIN:edge_detect\/main_1  macrocell35    2924   4404   9206  RISE       1
\LIN_1:bLIN:edge_detect\/q       macrocell35    3350   7754   9206  RISE       1
\LIN_1:bLIN:StsReg\/status_1     statusicell3   2303  10057   9206  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LIN_1:bLIN:StsReg\/clock                                  statusicell3        0      0  RISE       1


===================================================================== 
4.4::Critical Path Report for LIN_1_IntClk
******************************************
Clock: LIN_1_IntClk
Frequency: 50.16 MHz | Target: 0.31 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:UART:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb
Path End       : \LIN_1:UART:BUART:sRX:RxSts\/status_4
Capture Clock  : \LIN_1:UART:BUART:sRX:RxSts\/clock
Path slack     : 3230066p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -1570
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3248430

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18364
-------------------------------------   ----- 
End-of-path arrival time (ps)           18364
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:sRX:RxShifter:u0\/clock                  datapathcell1       0      0  RISE       1

Data path
pin name                                              model name     delay     AT    slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -------  ----  ------
\LIN_1:UART:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell1   5280   5280  3230066  RISE       1
\LIN_1:UART:BUART:rx_status_4\/main_1                 macrocell23     7414  12694  3230066  RISE       1
\LIN_1:UART:BUART:rx_status_4\/q                      macrocell23     3350  16044  3230066  RISE       1
\LIN_1:UART:BUART:sRX:RxSts\/status_4                 statusicell1    2320  18364  3230066  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:sRX:RxSts\/clock                         statusicell1        0      0  RISE       1


===================================================================== 
4.5::Critical Path Report for UART_1_IntClock
*********************************************
Clock: UART_1_IntClock
Frequency: 35.38 MHz | Target: 0.31 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_bitclk\/q
Path End       : \UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 3221737p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   3250000
- Setup time                                                    -11520
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 3238480

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16743
-------------------------------------   ----- 
End-of-path arrival time (ps)           16743
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_bitclk\/clock_0                           macrocell62         0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_bitclk\/q                       macrocell62     1250   1250  3221737  RISE       1
\UART_1:BUART:counter_load_not\/main_3           macrocell61     9821  11071  3221737  RISE       1
\UART_1:BUART:counter_load_not\/q                macrocell61     3350  14421  3221737  RISE       1
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell8   2322  16743  3221737  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell8       0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (LIN_1_IntClk:R vs. LIN_1_IntClk:R)
*****************************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:UART:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb
Path End       : \LIN_1:UART:BUART:sRX:RxSts\/status_4
Capture Clock  : \LIN_1:UART:BUART:sRX:RxSts\/clock
Path slack     : 3230066p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -1570
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3248430

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18364
-------------------------------------   ----- 
End-of-path arrival time (ps)           18364
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:sRX:RxShifter:u0\/clock                  datapathcell1       0      0  RISE       1

Data path
pin name                                              model name     delay     AT    slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -------  ----  ------
\LIN_1:UART:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell1   5280   5280  3230066  RISE       1
\LIN_1:UART:BUART:rx_status_4\/main_1                 macrocell23     7414  12694  3230066  RISE       1
\LIN_1:UART:BUART:rx_status_4\/q                      macrocell23     3350  16044  3230066  RISE       1
\LIN_1:UART:BUART:sRX:RxSts\/status_4                 statusicell1    2320  18364  3230066  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:sRX:RxSts\/clock                         statusicell1        0      0  RISE       1


5.2::Critical Path Report for (UART_1_IntClock:R vs. UART_1_IntClock:R)
***********************************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_bitclk\/q
Path End       : \UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 3221737p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   3250000
- Setup time                                                    -11520
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 3238480

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16743
-------------------------------------   ----- 
End-of-path arrival time (ps)           16743
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_bitclk\/clock_0                           macrocell62         0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_bitclk\/q                       macrocell62     1250   1250  3221737  RISE       1
\UART_1:BUART:counter_load_not\/main_3           macrocell61     9821  11071  3221737  RISE       1
\UART_1:BUART:counter_load_not\/q                macrocell61     3350  14421  3221737  RISE       1
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell8   2322  16743  3221737  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell8       0      0  RISE       1


5.3::Critical Path Report for (Clock_2:R vs. Clock_2:R)
*******************************************************

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_1:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \PWM_1:PWMUDB:sP8:pwmdp:u0\/cs_addr_2
Capture Clock  : \PWM_1:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 9981164p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   10000000
- Setup time                                     -11520
--------------------------------------------   -------- 
End-of-path required time (ps)                  9988480

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7316
-------------------------------------   ---- 
End-of-path arrival time (ps)           7316
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:sP8:pwmdp:u0\/clock                          datapathcell5       0      0  RISE       1

Data path
pin name                               model name     delay     AT    slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -------  ----  ------
\PWM_1:PWMUDB:sP8:pwmdp:u0\/z0_comb    datapathcell5   3850   3850  9981164  RISE       1
\PWM_1:PWMUDB:sP8:pwmdp:u0\/cs_addr_2  datapathcell5   3466   7316  9981164  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:sP8:pwmdp:u0\/clock                          datapathcell5       0      0  RISE       1


5.4::Critical Path Report for (Clock_1:R vs. Clock_1:R)
*******************************************************

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_2:PWMUDB:runmode_enable\/q
Path End       : \PWM_2:PWMUDB:sP8:pwmdp:u0\/cs_addr_1
Capture Clock  : \PWM_2:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 9981004p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   10000000
- Setup time                                     -11520
--------------------------------------------   -------- 
End-of-path required time (ps)                  9988480

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7476
-------------------------------------   ---- 
End-of-path arrival time (ps)           7476
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_2:PWMUDB:runmode_enable\/clock_0                      macrocell57         0      0  RISE       1

Data path
pin name                               model name     delay     AT    slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -------  ----  ------
\PWM_2:PWMUDB:runmode_enable\/q        macrocell57     1250   1250  9981004  RISE       1
\PWM_2:PWMUDB:sP8:pwmdp:u0\/cs_addr_1  datapathcell6   6226   7476  9981004  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_2:PWMUDB:sP8:pwmdp:u0\/clock                          datapathcell6       0      0  RISE       1


5.5::Critical Path Report for (CyBUS_CLK:R vs. LIN_1_IntClk:R)
**************************************************************

++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : L_RXD_1(0)_SYNC/out
Path End       : \LIN_1:bLIN:StsReg\/status_1
Capture Clock  : \LIN_1:bLIN:StsReg\/clock
Path slack     : 9206p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#156 vs. LIN_1_IntClk:R#2)   20833
- Setup time                                            -1570
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          19263

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10057
-------------------------------------   ----- 
End-of-path arrival time (ps)           10057
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
L_RXD_1(0)_SYNC/clock                                       synccell            0      0  RISE       1

Data path
pin name                         model name    delay     AT  slack  edge  Fanout
-------------------------------  ------------  -----  -----  -----  ----  ------
L_RXD_1(0)_SYNC/out              synccell       1480   1480   9206  RISE       1
\LIN_1:bLIN:edge_detect\/main_1  macrocell35    2924   4404   9206  RISE       1
\LIN_1:bLIN:edge_detect\/q       macrocell35    3350   7754   9206  RISE       1
\LIN_1:bLIN:StsReg\/status_1     statusicell3   2303  10057   9206  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LIN_1:bLIN:StsReg\/clock                                  statusicell3        0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : L_RXD_1(0)_SYNC/out
Path End       : \LIN_1:bLIN:StsReg\/status_1
Capture Clock  : \LIN_1:bLIN:StsReg\/clock
Path slack     : 9206p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#156 vs. LIN_1_IntClk:R#2)   20833
- Setup time                                            -1570
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          19263

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10057
-------------------------------------   ----- 
End-of-path arrival time (ps)           10057
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
L_RXD_1(0)_SYNC/clock                                       synccell            0      0  RISE       1

Data path
pin name                         model name    delay     AT  slack  edge  Fanout
-------------------------------  ------------  -----  -----  -----  ----  ------
L_RXD_1(0)_SYNC/out              synccell       1480   1480   9206  RISE       1
\LIN_1:bLIN:edge_detect\/main_1  macrocell35    2924   4404   9206  RISE       1
\LIN_1:bLIN:edge_detect\/q       macrocell35    3350   7754   9206  RISE       1
\LIN_1:bLIN:StsReg\/status_1     statusicell3   2303  10057   9206  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LIN_1:bLIN:StsReg\/clock                                  statusicell3        0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : L_RXD_1(0)_SYNC/out
Path End       : \LIN_1:bLIN:state_0\/main_6
Capture Clock  : \LIN_1:bLIN:state_0\/clock_0
Path slack     : 12266p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#156 vs. LIN_1_IntClk:R#2)   20833
- Setup time                                            -3510
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5057
-------------------------------------   ---- 
End-of-path arrival time (ps)           5057
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
L_RXD_1(0)_SYNC/clock                                       synccell            0      0  RISE       1

Data path
pin name                     model name   delay     AT  slack  edge  Fanout
---------------------------  -----------  -----  -----  -----  ----  ------
L_RXD_1(0)_SYNC/out          synccell      1480   1480   9206  RISE       1
\LIN_1:bLIN:state_0\/main_6  macrocell44   3577   5057  12266  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LIN_1:bLIN:state_0\/clock_0                               macrocell44         0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : L_RXD_1(0)_SYNC/out
Path End       : \LIN_1:Net_630\/main_1
Capture Clock  : \LIN_1:Net_630\/clock_0
Path slack     : 12313p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#156 vs. LIN_1_IntClk:R#2)   20833
- Setup time                                            -3510
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5011
-------------------------------------   ---- 
End-of-path arrival time (ps)           5011
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
L_RXD_1(0)_SYNC/clock                                       synccell            0      0  RISE       1

Data path
pin name                model name   delay     AT  slack  edge  Fanout
----------------------  -----------  -----  -----  -----  ----  ------
L_RXD_1(0)_SYNC/out     synccell      1480   1480   9206  RISE       1
\LIN_1:Net_630\/main_1  macrocell10   3531   5011  12313  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LIN_1:Net_630\/clock_0                                    macrocell10         0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : L_RXD_1(0)_SYNC/out
Path End       : \LIN_1:bLIN:state_2\/main_6
Capture Clock  : \LIN_1:bLIN:state_2\/clock_0
Path slack     : 12313p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#156 vs. LIN_1_IntClk:R#2)   20833
- Setup time                                            -3510
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5011
-------------------------------------   ---- 
End-of-path arrival time (ps)           5011
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
L_RXD_1(0)_SYNC/clock                                       synccell            0      0  RISE       1

Data path
pin name                     model name   delay     AT  slack  edge  Fanout
---------------------------  -----------  -----  -----  -----  ----  ------
L_RXD_1(0)_SYNC/out          synccell      1480   1480   9206  RISE       1
\LIN_1:bLIN:state_2\/main_6  macrocell46   3531   5011  12313  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LIN_1:bLIN:state_2\/clock_0                               macrocell46         0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : L_RXD_1(0)_SYNC/out
Path End       : \LIN_1:bLIN:inact_state_0\/main_5
Capture Clock  : \LIN_1:bLIN:inact_state_0\/clock_0
Path slack     : 12906p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#156 vs. LIN_1_IntClk:R#2)   20833
- Setup time                                            -3510
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4418
-------------------------------------   ---- 
End-of-path arrival time (ps)           4418
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
L_RXD_1(0)_SYNC/clock                                       synccell            0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
L_RXD_1(0)_SYNC/out                synccell      1480   1480   9206  RISE       1
\LIN_1:bLIN:inact_state_0\/main_5  macrocell39   2938   4418  12906  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LIN_1:bLIN:inact_state_0\/clock_0                         macrocell39         0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : L_RXD_1(0)_SYNC/out
Path End       : \LIN_1:bLIN:inact_state_1\/main_6
Capture Clock  : \LIN_1:bLIN:inact_state_1\/clock_0
Path slack     : 12906p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#156 vs. LIN_1_IntClk:R#2)   20833
- Setup time                                            -3510
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4418
-------------------------------------   ---- 
End-of-path arrival time (ps)           4418
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
L_RXD_1(0)_SYNC/clock                                       synccell            0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
L_RXD_1(0)_SYNC/out                synccell      1480   1480   9206  RISE       1
\LIN_1:bLIN:inact_state_1\/main_6  macrocell40   2938   4418  12906  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LIN_1:bLIN:inact_state_1\/clock_0                         macrocell40         0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : L_RXD_1(0)_SYNC/out
Path End       : \LIN_1:bLIN:inact_state_2\/main_5
Capture Clock  : \LIN_1:bLIN:inact_state_2\/clock_0
Path slack     : 12906p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#156 vs. LIN_1_IntClk:R#2)   20833
- Setup time                                            -3510
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4418
-------------------------------------   ---- 
End-of-path arrival time (ps)           4418
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
L_RXD_1(0)_SYNC/clock                                       synccell            0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
L_RXD_1(0)_SYNC/out                synccell      1480   1480   9206  RISE       1
\LIN_1:bLIN:inact_state_2\/main_5  macrocell41   2938   4418  12906  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LIN_1:bLIN:inact_state_2\/clock_0                         macrocell41         0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : L_RXD_1(0)_SYNC/out
Path End       : \LIN_1:bLIN:rxd_reg\/main_0
Capture Clock  : \LIN_1:bLIN:rxd_reg\/clock_0
Path slack     : 12920p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#156 vs. LIN_1_IntClk:R#2)   20833
- Setup time                                            -3510
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4404
-------------------------------------   ---- 
End-of-path arrival time (ps)           4404
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
L_RXD_1(0)_SYNC/clock                                       synccell            0      0  RISE       1

Data path
pin name                     model name   delay     AT  slack  edge  Fanout
---------------------------  -----------  -----  -----  -----  ----  ------
L_RXD_1(0)_SYNC/out          synccell      1480   1480   9206  RISE       1
\LIN_1:bLIN:rxd_reg\/main_0  macrocell43   2924   4404  12920  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LIN_1:bLIN:rxd_reg\/clock_0                               macrocell43         0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : L_RXD_1(0)_SYNC/out
Path End       : \LIN_1:bLIN:state_1\/main_6
Capture Clock  : \LIN_1:bLIN:state_1\/clock_0
Path slack     : 12920p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#156 vs. LIN_1_IntClk:R#2)   20833
- Setup time                                            -3510
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4404
-------------------------------------   ---- 
End-of-path arrival time (ps)           4404
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
L_RXD_1(0)_SYNC/clock                                       synccell            0      0  RISE       1

Data path
pin name                     model name   delay     AT  slack  edge  Fanout
---------------------------  -----------  -----  -----  -----  ----  ------
L_RXD_1(0)_SYNC/out          synccell      1480   1480   9206  RISE       1
\LIN_1:bLIN:state_1\/main_6  macrocell45   2924   4404  12920  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LIN_1:bLIN:state_1\/clock_0                               macrocell45         0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_bitclk\/q
Path End       : \UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 3221737p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   3250000
- Setup time                                                    -11520
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 3238480

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16743
-------------------------------------   ----- 
End-of-path arrival time (ps)           16743
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_bitclk\/clock_0                           macrocell62         0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_bitclk\/q                       macrocell62     1250   1250  3221737  RISE       1
\UART_1:BUART:counter_load_not\/main_3           macrocell61     9821  11071  3221737  RISE       1
\UART_1:BUART:counter_load_not\/q                macrocell61     3350  14421  3221737  RISE       1
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell8   2322  16743  3221737  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell8       0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/cl0_comb
Path End       : \UART_1:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \UART_1:BUART:sTX:TxShifter:u0\/clock
Path slack     : 3223489p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   3250000
- Setup time                                                     -6290
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 3243710

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20221
-------------------------------------   ----- 
End-of-path arrival time (ps)           20221
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell8       0      0  RISE       1

Data path
pin name                                        model name     delay     AT    slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/cl0_comb  datapathcell8   5680   5680  3223489  RISE       1
\UART_1:BUART:tx_bitclk_enable_pre\/main_0      macrocell63     8891  14571  3223489  RISE       1
\UART_1:BUART:tx_bitclk_enable_pre\/q           macrocell63     3350  17921  3223489  RISE       1
\UART_1:BUART:sTX:TxShifter:u0\/cs_addr_0       datapathcell7   2300  20221  3223489  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:TxShifter:u0\/clock                      datapathcell7       0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_1:BUART:tx_state_0\/main_2
Capture Clock  : \UART_1:BUART:tx_state_0\/clock_0
Path slack     : 3229630p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   3250000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 3246490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16860
-------------------------------------   ----- 
End-of-path arrival time (ps)           16860
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:TxShifter:u0\/clock                      datapathcell7       0      0  RISE       1

Data path
pin name                                          model name     delay     AT    slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_1:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell7   5280   5280  3229630  RISE       1
\UART_1:BUART:tx_state_0\/main_2                  macrocell64    11580  16860  3229630  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_0\/clock_0                          macrocell64         0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:UART:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb
Path End       : \LIN_1:UART:BUART:sRX:RxSts\/status_4
Capture Clock  : \LIN_1:UART:BUART:sRX:RxSts\/clock
Path slack     : 3230066p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -1570
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3248430

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18364
-------------------------------------   ----- 
End-of-path arrival time (ps)           18364
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:sRX:RxShifter:u0\/clock                  datapathcell1       0      0  RISE       1

Data path
pin name                                              model name     delay     AT    slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -------  ----  ------
\LIN_1:UART:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell1   5280   5280  3230066  RISE       1
\LIN_1:UART:BUART:rx_status_4\/main_1                 macrocell23     7414  12694  3230066  RISE       1
\LIN_1:UART:BUART:rx_status_4\/q                      macrocell23     3350  16044  3230066  RISE       1
\LIN_1:UART:BUART:sRX:RxSts\/status_4                 statusicell1    2320  18364  3230066  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:sRX:RxSts\/clock                         statusicell1        0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_1:BUART:sTX:TxSts\/status_0
Capture Clock  : \UART_1:BUART:sTX:TxSts\/clock
Path slack     : 3230595p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   3250000
- Setup time                                                     -1570
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 3248430

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17835
-------------------------------------   ----- 
End-of-path arrival time (ps)           17835
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:TxShifter:u0\/clock                      datapathcell7       0      0  RISE       1

Data path
pin name                                          model name     delay     AT    slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_1:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell7   5280   5280  3229630  RISE       1
\UART_1:BUART:tx_status_0\/main_2                 macrocell67     6880  12160  3230595  RISE       1
\UART_1:BUART:tx_status_0\/q                      macrocell67     3350  15510  3230595  RISE       1
\UART_1:BUART:sTX:TxSts\/status_0                 statusicell6    2326  17835  3230595  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:TxSts\/clock                             statusicell6        0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:UART:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \LIN_1:UART:BUART:sTX:TxSts\/status_0
Capture Clock  : \LIN_1:UART:BUART:sTX:TxSts\/clock
Path slack     : 3230722p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -1570
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3248430

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17708
-------------------------------------   ----- 
End-of-path arrival time (ps)           17708
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:sTX:TxShifter:u0\/clock                  datapathcell2       0      0  RISE       1

Data path
pin name                                              model name     delay     AT    slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -------  ----  ------
\LIN_1:UART:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell2   5280   5280  3230722  RISE       1
\LIN_1:UART:BUART:tx_status_0\/main_2                 macrocell30     6748  12028  3230722  RISE       1
\LIN_1:UART:BUART:tx_status_0\/q                      macrocell30     3350  15378  3230722  RISE       1
\LIN_1:UART:BUART:sTX:TxSts\/status_0                 statusicell2    2330  17708  3230722  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:sTX:TxSts\/clock                         statusicell2        0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_1\/q
Path End       : \UART_1:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \UART_1:BUART:sTX:TxShifter:u0\/clock
Path slack     : 3230984p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   3250000
- Setup time                                                     -6290
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 3243710

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12726
-------------------------------------   ----- 
End-of-path arrival time (ps)           12726
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_1\/clock_0                          macrocell65         0      0  RISE       1

Data path
pin name                                   model name     delay     AT    slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_1\/q                macrocell65     1250   1250  3227289  RISE       1
\UART_1:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell7  11476  12726  3230984  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:TxShifter:u0\/clock                      datapathcell7       0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_0\/q
Path End       : \UART_1:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \UART_1:BUART:sTX:TxShifter:u0\/clock
Path slack     : 3231174p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   3250000
- Setup time                                                     -6290
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 3243710

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12536
-------------------------------------   ----- 
End-of-path arrival time (ps)           12536
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_0\/clock_0                          macrocell64         0      0  RISE       1

Data path
pin name                                   model name     delay     AT    slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_0\/q                macrocell64     1250   1250  3227497  RISE       1
\UART_1:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell7  11286  12536  3231174  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:TxShifter:u0\/clock                      datapathcell7       0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/cl0_comb
Path End       : \UART_1:BUART:tx_bitclk\/main_0
Capture Clock  : \UART_1:BUART:tx_bitclk\/clock_0
Path slack     : 3231919p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   3250000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 3246490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14571
-------------------------------------   ----- 
End-of-path arrival time (ps)           14571
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell8       0      0  RISE       1

Data path
pin name                                        model name     delay     AT    slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/cl0_comb  datapathcell8   5680   5680  3223489  RISE       1
\UART_1:BUART:tx_bitclk\/main_0                 macrocell62     8891  14571  3231919  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_bitclk\/clock_0                           macrocell62         0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:bLIN:state_0\/q
Path End       : \LIN_1:bLIN:LINDp:u0\/cs_addr_0
Capture Clock  : \LIN_1:bLIN:LINDp:u0\/clock
Path slack     : 3232110p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                              -11530
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3238470

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6360
-------------------------------------   ---- 
End-of-path arrival time (ps)           6360
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LIN_1:bLIN:state_0\/clock_0                               macrocell44         0      0  RISE       1

Data path
pin name                         model name     delay     AT    slack  edge  Fanout
-------------------------------  -------------  -----  -----  -------  ----  ------
\LIN_1:bLIN:state_0\/q           macrocell44     1250   1250  3232110  RISE       1
\LIN_1:bLIN:LINDp:u0\/cs_addr_0  datapathcell4   5110   6360  3232110  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LIN_1:bLIN:LINDp:u0\/clock                                datapathcell4       0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:UART:BUART:sTX:sCLOCK:TxBitCounter\/count_2
Path End       : \LIN_1:UART:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \LIN_1:UART:BUART:sTX:TxShifter:u0\/clock
Path slack     : 3232282p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -6290
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3243710

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11428
-------------------------------------   ----- 
End-of-path arrival time (ps)           11428
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:sTX:sCLOCK:TxBitCounter\/clock           count7cell          0      0  RISE       1

Data path
pin name                                            model name     delay     AT    slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -------  ----  ------
\LIN_1:UART:BUART:sTX:sCLOCK:TxBitCounter\/count_2  count7cell      2110   2110  3232282  RISE       1
\LIN_1:UART:BUART:tx_bitclk_enable_pre\/main_0      macrocell26     2320   4430  3232282  RISE       1
\LIN_1:UART:BUART:tx_bitclk_enable_pre\/q           macrocell26     3350   7780  3232282  RISE       1
\LIN_1:UART:BUART:sTX:TxShifter:u0\/cs_addr_0       datapathcell2   3648  11428  3232282  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:sTX:TxShifter:u0\/clock                  datapathcell2       0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:UART:BUART:tx_state_0\/q
Path End       : \LIN_1:UART:BUART:sTX:sCLOCK:TxBitCounter\/load
Capture Clock  : \LIN_1:UART:BUART:sTX:sCLOCK:TxBitCounter\/clock
Path slack     : 3232455p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -4220
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3245780

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13325
-------------------------------------   ----- 
End-of-path arrival time (ps)           13325
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:tx_state_0\/clock_0                      macrocell27         0      0  RISE       1

Data path
pin name                                         model name   delay     AT    slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  -------  ----  ------
\LIN_1:UART:BUART:tx_state_0\/q                  macrocell27   1250   1250  3232455  RISE       1
\LIN_1:UART:BUART:counter_load\/main_1           macrocell11   5041   6291  3232455  RISE       1
\LIN_1:UART:BUART:counter_load\/q                macrocell11   3350   9641  3232455  RISE       1
\LIN_1:UART:BUART:sTX:sCLOCK:TxBitCounter\/load  count7cell    3684  13325  3232455  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:sTX:sCLOCK:TxBitCounter\/clock           count7cell          0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:bLIN:state_2\/q
Path End       : \LIN_1:bLIN:LINDp:u0\/cs_addr_2
Capture Clock  : \LIN_1:bLIN:LINDp:u0\/clock
Path slack     : 3232873p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                              -11530
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3238470

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5597
-------------------------------------   ---- 
End-of-path arrival time (ps)           5597
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LIN_1:bLIN:state_2\/clock_0                               macrocell46         0      0  RISE       1

Data path
pin name                         model name     delay     AT    slack  edge  Fanout
-------------------------------  -------------  -----  -----  -------  ----  ------
\LIN_1:bLIN:state_2\/q           macrocell46     1250   1250  3232873  RISE       1
\LIN_1:bLIN:LINDp:u0\/cs_addr_2  datapathcell4   4347   5597  3232873  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LIN_1:bLIN:LINDp:u0\/clock                                datapathcell4       0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:bLIN:state_1\/q
Path End       : \LIN_1:bLIN:LINDp:u0\/cs_addr_1
Capture Clock  : \LIN_1:bLIN:LINDp:u0\/clock
Path slack     : 3232920p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                              -11530
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3238470

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5550
-------------------------------------   ---- 
End-of-path arrival time (ps)           5550
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LIN_1:bLIN:state_1\/clock_0                               macrocell45         0      0  RISE       1

Data path
pin name                         model name     delay     AT    slack  edge  Fanout
-------------------------------  -------------  -----  -----  -------  ----  ------
\LIN_1:bLIN:state_1\/q           macrocell45     1250   1250  3232920  RISE       1
\LIN_1:bLIN:LINDp:u0\/cs_addr_1  datapathcell4   4300   5550  3232920  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LIN_1:bLIN:LINDp:u0\/clock                                datapathcell4       0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN3_1/q
Path End       : \LIN_1:UART:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \LIN_1:UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 3233195p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -5210
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3244790

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11595
-------------------------------------   ----- 
End-of-path arrival time (ps)           11595
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN3_1/clock_0                                           macrocell2          0      0  RISE       1

Data path
pin name                                      model name     delay     AT    slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -------  ----  ------
MODIN3_1/q                                    macrocell2      1250   1250  3233195  RISE       1
\LIN_1:UART:BUART:rx_postpoll\/main_1         macrocell17     4082   5332  3233195  RISE       1
\LIN_1:UART:BUART:rx_postpoll\/q              macrocell17     3350   8682  3233195  RISE       1
\LIN_1:UART:BUART:sRX:RxShifter:u0\/route_si  datapathcell1   2913  11595  3233195  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:sRX:RxShifter:u0\/clock                  datapathcell1       0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:bLIN:inact_state_0\/q
Path End       : \LIN_1:bLIN:InactFSM:BusInactDp:u0\/cs_addr_0
Capture Clock  : \LIN_1:bLIN:InactFSM:BusInactDp:u0\/clock
Path slack     : 3233584p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                              -11530
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3238470

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4886
-------------------------------------   ---- 
End-of-path arrival time (ps)           4886
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LIN_1:bLIN:inact_state_0\/clock_0                         macrocell39         0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\LIN_1:bLIN:inact_state_0\/q                   macrocell39     1250   1250  3233584  RISE       1
\LIN_1:bLIN:InactFSM:BusInactDp:u0\/cs_addr_0  datapathcell3   3636   4886  3233584  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LIN_1:bLIN:InactFSM:BusInactDp:u0\/clock                  datapathcell3       0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:bLIN:LINDp:u0\/f0_blk_stat_comb
Path End       : \LIN_1:bLIN:LINDp:u0\/f1_load
Capture Clock  : \LIN_1:bLIN:LINDp:u0\/clock
Path slack     : 3234108p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -1850
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3248150

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14042
-------------------------------------   ----- 
End-of-path arrival time (ps)           14042
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LIN_1:bLIN:LINDp:u0\/clock                                datapathcell4       0      0  RISE       1

Data path
pin name                                model name     delay     AT    slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -------  ----  ------
\LIN_1:bLIN:LINDp:u0\/f0_blk_stat_comb  datapathcell4   5280   5280  3234108  RISE       1
\LIN_1:bLIN:f1_load\/main_0             macrocell37     3103   8383  3234108  RISE       1
\LIN_1:bLIN:f1_load\/q                  macrocell37     3350  11733  3234108  RISE       1
\LIN_1:bLIN:LINDp:u0\/f1_load           datapathcell4   2309  14042  3234108  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LIN_1:bLIN:LINDp:u0\/clock                                datapathcell4       0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:bLIN:inact_state_2\/q
Path End       : \LIN_1:bLIN:InactFSM:BusInactDp:u0\/cs_addr_2
Capture Clock  : \LIN_1:bLIN:InactFSM:BusInactDp:u0\/clock
Path slack     : 3234121p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                              -11530
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3238470

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4349
-------------------------------------   ---- 
End-of-path arrival time (ps)           4349
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LIN_1:bLIN:inact_state_2\/clock_0                         macrocell41         0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\LIN_1:bLIN:inact_state_2\/q                   macrocell41     1250   1250  3234121  RISE       1
\LIN_1:bLIN:InactFSM:BusInactDp:u0\/cs_addr_2  datapathcell3   3099   4349  3234121  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LIN_1:bLIN:InactFSM:BusInactDp:u0\/clock                  datapathcell3       0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:UART:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \LIN_1:UART:BUART:tx_state_0\/main_2
Capture Clock  : \LIN_1:UART:BUART:tx_state_0\/clock_0
Path slack     : 3234462p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12028
-------------------------------------   ----- 
End-of-path arrival time (ps)           12028
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:sTX:TxShifter:u0\/clock                  datapathcell2       0      0  RISE       1

Data path
pin name                                              model name     delay     AT    slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -------  ----  ------
\LIN_1:UART:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell2   5280   5280  3230722  RISE       1
\LIN_1:UART:BUART:tx_state_0\/main_2                  macrocell27     6748  12028  3234462  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:tx_state_0\/clock_0                      macrocell27         0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:bLIN:inact_state_1\/q
Path End       : \LIN_1:bLIN:InactFSM:BusInactDp:u0\/cs_addr_1
Capture Clock  : \LIN_1:bLIN:InactFSM:BusInactDp:u0\/clock
Path slack     : 3234601p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                              -11530
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3238470

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3869
-------------------------------------   ---- 
End-of-path arrival time (ps)           3869
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LIN_1:bLIN:inact_state_1\/clock_0                         macrocell40         0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\LIN_1:bLIN:inact_state_1\/q                   macrocell40     1250   1250  3234601  RISE       1
\LIN_1:bLIN:InactFSM:BusInactDp:u0\/cs_addr_1  datapathcell3   2619   3869  3234601  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LIN_1:bLIN:InactFSM:BusInactDp:u0\/clock                  datapathcell3       0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:bLIN:state_0\/q
Path End       : \LIN_1:bLIN:LINDp:u0\/f0_load
Capture Clock  : \LIN_1:bLIN:LINDp:u0\/clock
Path slack     : 3234632p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -1930
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3248070

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13438
-------------------------------------   ----- 
End-of-path arrival time (ps)           13438
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LIN_1:bLIN:state_0\/clock_0                               macrocell44         0      0  RISE       1

Data path
pin name                       model name     delay     AT    slack  edge  Fanout
-----------------------------  -------------  -----  -----  -------  ----  ------
\LIN_1:bLIN:state_0\/q         macrocell44     1250   1250  3232110  RISE       1
\LIN_1:bLIN:f0_load\/main_2    macrocell36     6528   7778  3234632  RISE       1
\LIN_1:bLIN:f0_load\/q         macrocell36     3350  11128  3234632  RISE       1
\LIN_1:bLIN:LINDp:u0\/f0_load  datapathcell4   2310  13438  3234632  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LIN_1:bLIN:LINDp:u0\/clock                                datapathcell4       0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:bLIN:state_0\/q
Path End       : \LIN_1:bLIN:StsReg\/status_0
Capture Clock  : \LIN_1:bLIN:StsReg\/clock
Path slack     : 3234977p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -1570
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3248430

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13453
-------------------------------------   ----- 
End-of-path arrival time (ps)           13453
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LIN_1:bLIN:state_0\/clock_0                               macrocell44         0      0  RISE       1

Data path
pin name                         model name    delay     AT    slack  edge  Fanout
-------------------------------  ------------  -----  -----  -------  ----  ------
\LIN_1:bLIN:state_0\/q           macrocell44    1250   1250  3232110  RISE       1
\LIN_1:bLIN:break_pulse\/main_2  macrocell34    6528   7778  3234977  RISE       1
\LIN_1:bLIN:break_pulse\/q       macrocell34    3350  11128  3234977  RISE       1
\LIN_1:bLIN:StsReg\/status_0     statusicell3   2326  13453  3234977  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LIN_1:bLIN:StsReg\/clock                                  statusicell3        0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_bitclk\/q
Path End       : \UART_1:BUART:tx_state_0\/main_4
Capture Clock  : \UART_1:BUART:tx_state_0\/clock_0
Path slack     : 3235428p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   3250000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 3246490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11062
-------------------------------------   ----- 
End-of-path arrival time (ps)           11062
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_bitclk\/clock_0                           macrocell62         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_bitclk\/q        macrocell62   1250   1250  3221737  RISE       1
\UART_1:BUART:tx_state_0\/main_4  macrocell64   9812  11062  3235428  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_0\/clock_0                          macrocell64         0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_bitclk\/q
Path End       : \UART_1:BUART:tx_state_1\/main_3
Capture Clock  : \UART_1:BUART:tx_state_1\/clock_0
Path slack     : 3235428p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   3250000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 3246490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11062
-------------------------------------   ----- 
End-of-path arrival time (ps)           11062
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_bitclk\/clock_0                           macrocell62         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_bitclk\/q        macrocell62   1250   1250  3221737  RISE       1
\UART_1:BUART:tx_state_1\/main_3  macrocell65   9812  11062  3235428  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_1\/clock_0                          macrocell65         0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_bitclk\/q
Path End       : \UART_1:BUART:tx_state_2\/main_3
Capture Clock  : \UART_1:BUART:tx_state_2\/clock_0
Path slack     : 3235428p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   3250000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 3246490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11062
-------------------------------------   ----- 
End-of-path arrival time (ps)           11062
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_bitclk\/clock_0                           macrocell62         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_bitclk\/q        macrocell62   1250   1250  3221737  RISE       1
\UART_1:BUART:tx_state_2\/main_3  macrocell66   9812  11062  3235428  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_2\/clock_0                          macrocell66         0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sTX:TxShifter:u0\/so_comb
Path End       : \UART_1:BUART:txn\/main_3
Capture Clock  : \UART_1:BUART:txn\/clock_0
Path slack     : 3235526p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   3250000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 3246490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10964
-------------------------------------   ----- 
End-of-path arrival time (ps)           10964
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:TxShifter:u0\/clock                      datapathcell7       0      0  RISE       1

Data path
pin name                                 model name     delay     AT    slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_1:BUART:sTX:TxShifter:u0\/so_comb  datapathcell7   7280   7280  3235526  RISE       1
\UART_1:BUART:txn\/main_3                macrocell69     3684  10964  3235526  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:txn\/clock_0                                 macrocell69         0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:UART:BUART:rx_address_detected\/q
Path End       : \LIN_1:UART:BUART:sRX:RxBitCounter\/load
Capture Clock  : \LIN_1:UART:BUART:sRX:RxBitCounter\/clock
Path slack     : 3236077p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -4220
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3245780

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9703
-------------------------------------   ---- 
End-of-path arrival time (ps)           9703
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:rx_address_detected\/clock_0             macrocell12         0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\LIN_1:UART:BUART:rx_address_detected\/q   macrocell12   1250   1250  3236077  RISE       1
\LIN_1:UART:BUART:rx_counter_load\/main_0  macrocell14   2791   4041  3236077  RISE       1
\LIN_1:UART:BUART:rx_counter_load\/q       macrocell14   3350   7391  3236077  RISE       1
\LIN_1:UART:BUART:sRX:RxBitCounter\/load   count7cell    2313   9703  3236077  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:UART:BUART:tx_state_0\/q
Path End       : \LIN_1:UART:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \LIN_1:UART:BUART:sTX:TxShifter:u0\/clock
Path slack     : 3236854p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -6290
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3243710

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6856
-------------------------------------   ---- 
End-of-path arrival time (ps)           6856
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:tx_state_0\/clock_0                      macrocell27         0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\LIN_1:UART:BUART:tx_state_0\/q                macrocell27     1250   1250  3232455  RISE       1
\LIN_1:UART:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell2   5606   6856  3236854  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:sTX:TxShifter:u0\/clock                  datapathcell2       0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_1\/q
Path End       : \UART_1:BUART:txn\/main_1
Capture Clock  : \UART_1:BUART:txn\/clock_0
Path slack     : 3236888p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   3250000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9602
-------------------------------------   ---- 
End-of-path arrival time (ps)           9602
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_1\/clock_0                          macrocell65         0      0  RISE       1

Data path
pin name                     model name   delay     AT    slack  edge  Fanout
---------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_1\/q  macrocell65   1250   1250  3227289  RISE       1
\UART_1:BUART:txn\/main_1    macrocell69   8352   9602  3236888  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:txn\/clock_0                                 macrocell69         0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:UART:BUART:sTX:TxShifter:u0\/so_comb
Path End       : \LIN_1:UART:BUART:txn\/main_3
Capture Clock  : \LIN_1:UART:BUART:txn\/clock_0
Path slack     : 3236922p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9568
-------------------------------------   ---- 
End-of-path arrival time (ps)           9568
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:sTX:TxShifter:u0\/clock                  datapathcell2       0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\LIN_1:UART:BUART:sTX:TxShifter:u0\/so_comb  datapathcell2   7280   7280  3236922  RISE       1
\LIN_1:UART:BUART:txn\/main_3                macrocell32     2288   9568  3236922  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:txn\/clock_0                             macrocell32         0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_0\/q
Path End       : \UART_1:BUART:txn\/main_2
Capture Clock  : \UART_1:BUART:txn\/clock_0
Path slack     : 3237074p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   3250000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9416
-------------------------------------   ---- 
End-of-path arrival time (ps)           9416
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_0\/clock_0                          macrocell64         0      0  RISE       1

Data path
pin name                     model name   delay     AT    slack  edge  Fanout
---------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_0\/q  macrocell64   1250   1250  3227497  RISE       1
\UART_1:BUART:txn\/main_2    macrocell69   8166   9416  3237074  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:txn\/clock_0                                 macrocell69         0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_2\/q
Path End       : \UART_1:BUART:txn\/main_4
Capture Clock  : \UART_1:BUART:txn\/clock_0
Path slack     : 3237099p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   3250000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9391
-------------------------------------   ---- 
End-of-path arrival time (ps)           9391
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_2\/clock_0                          macrocell66         0      0  RISE       1

Data path
pin name                     model name   delay     AT    slack  edge  Fanout
---------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_2\/q  macrocell66   1250   1250  3227479  RISE       1
\UART_1:BUART:txn\/main_4    macrocell69   8141   9391  3237099  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:txn\/clock_0                                 macrocell69         0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:bLIN:state_0\/q
Path End       : \LIN_1:bLIN:state_2\/main_5
Capture Clock  : \LIN_1:bLIN:state_2\/clock_0
Path slack     : 3237224p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9266
-------------------------------------   ---- 
End-of-path arrival time (ps)           9266
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LIN_1:bLIN:state_0\/clock_0                               macrocell44         0      0  RISE       1

Data path
pin name                     model name   delay     AT    slack  edge  Fanout
---------------------------  -----------  -----  -----  -------  ----  ------
\LIN_1:bLIN:state_0\/q       macrocell44   1250   1250  3232110  RISE       1
\LIN_1:bLIN:state_2\/main_5  macrocell46   8016   9266  3237224  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LIN_1:bLIN:state_2\/clock_0                               macrocell46         0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:bLIN:LINDp:u0\/f0_blk_stat_comb
Path End       : \LIN_1:bLIN:state_0\/main_2
Capture Clock  : \LIN_1:bLIN:state_0\/clock_0
Path slack     : 3237304p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9186
-------------------------------------   ---- 
End-of-path arrival time (ps)           9186
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LIN_1:bLIN:LINDp:u0\/clock                                datapathcell4       0      0  RISE       1

Data path
pin name                                model name     delay     AT    slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -------  ----  ------
\LIN_1:bLIN:LINDp:u0\/f0_blk_stat_comb  datapathcell4   5280   5280  3234108  RISE       1
\LIN_1:bLIN:state_0\/main_2             macrocell44     3906   9186  3237304  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LIN_1:bLIN:state_0\/clock_0                               macrocell44         0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:bLIN:LINDp:u0\/f0_blk_stat_comb
Path End       : \LIN_1:bLIN:rxd_mux_ctrl\/main_1
Capture Clock  : \LIN_1:bLIN:rxd_mux_ctrl\/clock_0
Path slack     : 3237340p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9150
-------------------------------------   ---- 
End-of-path arrival time (ps)           9150
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LIN_1:bLIN:LINDp:u0\/clock                                datapathcell4       0      0  RISE       1

Data path
pin name                                model name     delay     AT    slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -------  ----  ------
\LIN_1:bLIN:LINDp:u0\/f0_blk_stat_comb  datapathcell4   5280   5280  3234108  RISE       1
\LIN_1:bLIN:rxd_mux_ctrl\/main_1        macrocell42     3870   9150  3237340  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LIN_1:bLIN:rxd_mux_ctrl\/clock_0                          macrocell42         0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:bLIN:LINDp:u0\/f0_blk_stat_comb
Path End       : \LIN_1:bLIN:state_2\/main_2
Capture Clock  : \LIN_1:bLIN:state_2\/clock_0
Path slack     : 3237340p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9150
-------------------------------------   ---- 
End-of-path arrival time (ps)           9150
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LIN_1:bLIN:LINDp:u0\/clock                                datapathcell4       0      0  RISE       1

Data path
pin name                                model name     delay     AT    slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -------  ----  ------
\LIN_1:bLIN:LINDp:u0\/f0_blk_stat_comb  datapathcell4   5280   5280  3234108  RISE       1
\LIN_1:bLIN:state_2\/main_2             macrocell46     3870   9150  3237340  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LIN_1:bLIN:state_2\/clock_0                               macrocell46         0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:Net_622\/q
Path End       : \LIN_1:UART:BUART:sRX:RxSts\/clk_en
Capture Clock  : \LIN_1:UART:BUART:sRX:RxSts\/clock
Path slack     : 3237477p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -2100
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3247900

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10423
-------------------------------------   ----- 
End-of-path arrival time (ps)           10423
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LIN_1:Net_622\/clock_0                                    macrocell9          0      0  RISE       1

Data path
pin name                             model name    delay     AT    slack  edge  Fanout
-----------------------------------  ------------  -----  -----  -------  ----  ------
\LIN_1:Net_622\/q                    macrocell9     1250   1250  3237477  RISE       1
\LIN_1:UART:BUART:sRX:RxSts\/clk_en  statusicell1   9173  10423  3237477  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:sRX:RxSts\/clock                         statusicell1        0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:bLIN:LINDp:u0\/f0_blk_stat_comb
Path End       : \LIN_1:bLIN:state_1\/main_2
Capture Clock  : \LIN_1:bLIN:state_1\/clock_0
Path slack     : 3238091p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8399
-------------------------------------   ---- 
End-of-path arrival time (ps)           8399
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LIN_1:bLIN:LINDp:u0\/clock                                datapathcell4       0      0  RISE       1

Data path
pin name                                model name     delay     AT    slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -------  ----  ------
\LIN_1:bLIN:LINDp:u0\/f0_blk_stat_comb  datapathcell4   5280   5280  3234108  RISE       1
\LIN_1:bLIN:state_1\/main_2             macrocell45     3119   8399  3238091  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LIN_1:bLIN:state_1\/clock_0                               macrocell45         0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:bLIN:state_0\/q
Path End       : \LIN_1:bLIN:state_1\/main_5
Capture Clock  : \LIN_1:bLIN:state_1\/clock_0
Path slack     : 3238118p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8372
-------------------------------------   ---- 
End-of-path arrival time (ps)           8372
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LIN_1:bLIN:state_0\/clock_0                               macrocell44         0      0  RISE       1

Data path
pin name                     model name   delay     AT    slack  edge  Fanout
---------------------------  -----------  -----  -----  -------  ----  ------
\LIN_1:bLIN:state_0\/q       macrocell44   1250   1250  3232110  RISE       1
\LIN_1:bLIN:state_1\/main_5  macrocell45   7122   8372  3238118  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LIN_1:bLIN:state_1\/clock_0                               macrocell45         0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:UART:BUART:sTX:sCLOCK:TxBitCounter\/tc
Path End       : \LIN_1:UART:BUART:tx_state_2\/main_4
Capture Clock  : \LIN_1:UART:BUART:tx_state_2\/clock_0
Path slack     : 3238159p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8331
-------------------------------------   ---- 
End-of-path arrival time (ps)           8331
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:sTX:sCLOCK:TxBitCounter\/clock           count7cell          0      0  RISE       1

Data path
pin name                                       model name   delay     AT    slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -------  ----  ------
\LIN_1:UART:BUART:sTX:sCLOCK:TxBitCounter\/tc  count7cell    2580   2580  3238159  RISE       1
\LIN_1:UART:BUART:tx_state_2\/main_4           macrocell29   5751   8331  3238159  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:tx_state_2\/clock_0                      macrocell29         0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:UART:BUART:sTX:sCLOCK:TxBitCounter\/tc
Path End       : \LIN_1:UART:BUART:txn\/main_6
Capture Clock  : \LIN_1:UART:BUART:txn\/clock_0
Path slack     : 3238159p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8331
-------------------------------------   ---- 
End-of-path arrival time (ps)           8331
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:sTX:sCLOCK:TxBitCounter\/clock           count7cell          0      0  RISE       1

Data path
pin name                                       model name   delay     AT    slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -------  ----  ------
\LIN_1:UART:BUART:sTX:sCLOCK:TxBitCounter\/tc  count7cell    2580   2580  3238159  RISE       1
\LIN_1:UART:BUART:txn\/main_6                  macrocell32   5751   8331  3238159  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:txn\/clock_0                             macrocell32         0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:UART:BUART:tx_state_1\/q
Path End       : \LIN_1:UART:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \LIN_1:UART:BUART:sTX:TxShifter:u0\/clock
Path slack     : 3238159p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -6290
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3243710

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5551
-------------------------------------   ---- 
End-of-path arrival time (ps)           5551
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:tx_state_1\/clock_0                      macrocell28         0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\LIN_1:UART:BUART:tx_state_1\/q                macrocell28     1250   1250  3233183  RISE       1
\LIN_1:UART:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell2   4301   5551  3238159  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:sTX:TxShifter:u0\/clock                  datapathcell2       0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:bLIN:state_0\/q
Path End       : \LIN_1:bLIN:break_flag\/main_4
Capture Clock  : \LIN_1:bLIN:break_flag\/clock_0
Path slack     : 3238712p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7778
-------------------------------------   ---- 
End-of-path arrival time (ps)           7778
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LIN_1:bLIN:state_0\/clock_0                               macrocell44         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\LIN_1:bLIN:state_0\/q          macrocell44   1250   1250  3232110  RISE       1
\LIN_1:bLIN:break_flag\/main_4  macrocell33   6528   7778  3238712  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LIN_1:bLIN:break_flag\/clock_0                            macrocell33         0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:UART:BUART:rx_address_detected\/q
Path End       : \LIN_1:UART:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \LIN_1:UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 3238751p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -6300
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3243700

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4949
-------------------------------------   ---- 
End-of-path arrival time (ps)           4949
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:rx_address_detected\/clock_0             macrocell12         0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\LIN_1:UART:BUART:rx_address_detected\/q       macrocell12     1250   1250  3236077  RISE       1
\LIN_1:UART:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell1   3699   4949  3238751  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:sRX:RxShifter:u0\/clock                  datapathcell1       0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:Net_622\/q
Path End       : \LIN_1:UART:BUART:sTX:TxShifter:u0\/clk_en
Capture Clock  : \LIN_1:UART:BUART:sTX:TxShifter:u0\/clock
Path slack     : 3238792p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -2100
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3247900

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9108
-------------------------------------   ---- 
End-of-path arrival time (ps)           9108
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LIN_1:Net_622\/clock_0                                    macrocell9          0      0  RISE       1

Data path
pin name                                    model name     delay     AT    slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -------  ----  ------
\LIN_1:Net_622\/q                           macrocell9      1250   1250  3237477  RISE       1
\LIN_1:UART:BUART:sTX:TxShifter:u0\/clk_en  datapathcell2   7858   9108  3238792  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:sTX:TxShifter:u0\/clock                  datapathcell2       0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:Net_622\/q
Path End       : \LIN_1:UART:BUART:tx_state_2\/clk_en
Capture Clock  : \LIN_1:UART:BUART:tx_state_2\/clock_0
Path slack     : 3238792p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -2100
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3247900

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9108
-------------------------------------   ---- 
End-of-path arrival time (ps)           9108
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LIN_1:Net_622\/clock_0                                    macrocell9          0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\LIN_1:Net_622\/q                     macrocell9    1250   1250  3237477  RISE       1
\LIN_1:UART:BUART:tx_state_2\/clk_en  macrocell29   7858   9108  3238792  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:tx_state_2\/clock_0                      macrocell29         0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:Net_622\/q
Path End       : \LIN_1:UART:BUART:txn\/clk_en
Capture Clock  : \LIN_1:UART:BUART:txn\/clock_0
Path slack     : 3238792p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -2100
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3247900

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9108
-------------------------------------   ---- 
End-of-path arrival time (ps)           9108
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LIN_1:Net_622\/clock_0                                    macrocell9          0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\LIN_1:Net_622\/q              macrocell9    1250   1250  3237477  RISE       1
\LIN_1:UART:BUART:txn\/clk_en  macrocell32   7858   9108  3238792  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:txn\/clock_0                             macrocell32         0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:UART:BUART:rx_status_3\/q
Path End       : \LIN_1:UART:BUART:sRX:RxSts\/status_3
Capture Clock  : \LIN_1:UART:BUART:sRX:RxSts\/clock
Path slack     : 3238825p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -1570
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3248430

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9605
-------------------------------------   ---- 
End-of-path arrival time (ps)           9605
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:rx_status_3\/clock_0                     macrocell22         0      0  RISE       1

Data path
pin name                               model name    delay     AT    slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -------  ----  ------
\LIN_1:UART:BUART:rx_status_3\/q       macrocell22    1250   1250  3238825  RISE       1
\LIN_1:UART:BUART:sRX:RxSts\/status_3  statusicell1   8355   9605  3238825  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:sRX:RxSts\/clock                         statusicell1        0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:UART:BUART:rx_bitclk_enable\/q
Path End       : \LIN_1:UART:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \LIN_1:UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 3238903p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -6300
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3243700

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4797
-------------------------------------   ---- 
End-of-path arrival time (ps)           4797
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:rx_bitclk_enable\/clock_0                macrocell13         0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\LIN_1:UART:BUART:rx_bitclk_enable\/q          macrocell13     1250   1250  3238903  RISE       1
\LIN_1:UART:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell1   3547   4797  3238903  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:sRX:RxShifter:u0\/clock                  datapathcell1       0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:UART:BUART:rx_state_0\/q
Path End       : \LIN_1:UART:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \LIN_1:UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 3238921p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -6300
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3243700

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4779
-------------------------------------   ---- 
End-of-path arrival time (ps)           4779
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:rx_state_0\/clock_0                      macrocell18         0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\LIN_1:UART:BUART:rx_state_0\/q                macrocell18     1250   1250  3236249  RISE       1
\LIN_1:UART:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell1   3529   4779  3238921  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:sRX:RxShifter:u0\/clock                  datapathcell1       0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:bLIN:CtrlReg\/control_0
Path End       : \LIN_1:bLIN:inact_detect\/main_0
Capture Clock  : \LIN_1:bLIN:inact_detect\/clock_0
Path slack     : 3238933p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7557
-------------------------------------   ---- 
End-of-path arrival time (ps)           7557
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LIN_1:bLIN:CtrlReg\/clock                                 controlcell1        0      0  RISE       1

Data path
pin name                          model name    delay     AT    slack  edge  Fanout
--------------------------------  ------------  -----  -----  -------  ----  ------
\LIN_1:bLIN:CtrlReg\/control_0    controlcell1   2580   2580  3238933  RISE       1
\LIN_1:bLIN:inact_detect\/main_0  macrocell38    4977   7557  3238933  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LIN_1:bLIN:inact_detect\/clock_0                          macrocell38         0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:bLIN:CtrlReg\/control_0
Path End       : \LIN_1:bLIN:inact_state_0\/main_0
Capture Clock  : \LIN_1:bLIN:inact_state_0\/clock_0
Path slack     : 3238933p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7557
-------------------------------------   ---- 
End-of-path arrival time (ps)           7557
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LIN_1:bLIN:CtrlReg\/clock                                 controlcell1        0      0  RISE       1

Data path
pin name                           model name    delay     AT    slack  edge  Fanout
---------------------------------  ------------  -----  -----  -------  ----  ------
\LIN_1:bLIN:CtrlReg\/control_0     controlcell1   2580   2580  3238933  RISE       1
\LIN_1:bLIN:inact_state_0\/main_0  macrocell39    4977   7557  3238933  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LIN_1:bLIN:inact_state_0\/clock_0                         macrocell39         0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:bLIN:CtrlReg\/control_0
Path End       : \LIN_1:bLIN:inact_state_1\/main_0
Capture Clock  : \LIN_1:bLIN:inact_state_1\/clock_0
Path slack     : 3238933p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7557
-------------------------------------   ---- 
End-of-path arrival time (ps)           7557
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LIN_1:bLIN:CtrlReg\/clock                                 controlcell1        0      0  RISE       1

Data path
pin name                           model name    delay     AT    slack  edge  Fanout
---------------------------------  ------------  -----  -----  -------  ----  ------
\LIN_1:bLIN:CtrlReg\/control_0     controlcell1   2580   2580  3238933  RISE       1
\LIN_1:bLIN:inact_state_1\/main_0  macrocell40    4977   7557  3238933  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LIN_1:bLIN:inact_state_1\/clock_0                         macrocell40         0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:bLIN:CtrlReg\/control_0
Path End       : \LIN_1:bLIN:inact_state_2\/main_0
Capture Clock  : \LIN_1:bLIN:inact_state_2\/clock_0
Path slack     : 3238933p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7557
-------------------------------------   ---- 
End-of-path arrival time (ps)           7557
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LIN_1:bLIN:CtrlReg\/clock                                 controlcell1        0      0  RISE       1

Data path
pin name                           model name    delay     AT    slack  edge  Fanout
---------------------------------  ------------  -----  -----  -------  ----  ------
\LIN_1:bLIN:CtrlReg\/control_0     controlcell1   2580   2580  3238933  RISE       1
\LIN_1:bLIN:inact_state_2\/main_0  macrocell41    4977   7557  3238933  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LIN_1:bLIN:inact_state_2\/clock_0                         macrocell41         0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:bLIN:CtrlReg\/control_0
Path End       : \LIN_1:bLIN:rxd_mux_ctrl\/main_0
Capture Clock  : \LIN_1:bLIN:rxd_mux_ctrl\/clock_0
Path slack     : 3238964p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7526
-------------------------------------   ---- 
End-of-path arrival time (ps)           7526
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LIN_1:bLIN:CtrlReg\/clock                                 controlcell1        0      0  RISE       1

Data path
pin name                          model name    delay     AT    slack  edge  Fanout
--------------------------------  ------------  -----  -----  -------  ----  ------
\LIN_1:bLIN:CtrlReg\/control_0    controlcell1   2580   2580  3238933  RISE       1
\LIN_1:bLIN:rxd_mux_ctrl\/main_0  macrocell42    4946   7526  3238964  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LIN_1:bLIN:rxd_mux_ctrl\/clock_0                          macrocell42         0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:bLIN:CtrlReg\/control_0
Path End       : \LIN_1:bLIN:state_2\/main_1
Capture Clock  : \LIN_1:bLIN:state_2\/clock_0
Path slack     : 3238964p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7526
-------------------------------------   ---- 
End-of-path arrival time (ps)           7526
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LIN_1:bLIN:CtrlReg\/clock                                 controlcell1        0      0  RISE       1

Data path
pin name                        model name    delay     AT    slack  edge  Fanout
------------------------------  ------------  -----  -----  -------  ----  ------
\LIN_1:bLIN:CtrlReg\/control_0  controlcell1   2580   2580  3238933  RISE       1
\LIN_1:bLIN:state_2\/main_1     macrocell46    4946   7526  3238964  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LIN_1:bLIN:state_2\/clock_0                               macrocell46         0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:bLIN:InactFSM:BusInactDp:u0\/ce0_comb
Path End       : \LIN_1:bLIN:inact_state_2\/main_4
Capture Clock  : \LIN_1:bLIN:inact_state_2\/clock_0
Path slack     : 3239118p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7372
-------------------------------------   ---- 
End-of-path arrival time (ps)           7372
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LIN_1:bLIN:InactFSM:BusInactDp:u0\/clock                  datapathcell3       0      0  RISE       1

Data path
pin name                                      model name     delay     AT    slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -------  ----  ------
\LIN_1:bLIN:InactFSM:BusInactDp:u0\/ce0_comb  datapathcell3   5060   5060  3239118  RISE       1
\LIN_1:bLIN:inact_state_2\/main_4             macrocell41     2312   7372  3239118  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LIN_1:bLIN:inact_state_2\/clock_0                         macrocell41         0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:bLIN:LINDp:u0\/ce0_comb
Path End       : \LIN_1:bLIN:break_flag\/main_5
Capture Clock  : \LIN_1:bLIN:break_flag\/clock_0
Path slack     : 3239128p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7362
-------------------------------------   ---- 
End-of-path arrival time (ps)           7362
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LIN_1:bLIN:LINDp:u0\/clock                                datapathcell4       0      0  RISE       1

Data path
pin name                        model name     delay     AT    slack  edge  Fanout
------------------------------  -------------  -----  -----  -------  ----  ------
\LIN_1:bLIN:LINDp:u0\/ce0_comb  datapathcell4   5060   5060  3235393  RISE       1
\LIN_1:bLIN:break_flag\/main_5  macrocell33     2302   7362  3239128  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LIN_1:bLIN:break_flag\/clock_0                            macrocell33         0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:bLIN:InactFSM:BusInactDp:u0\/ce1_comb
Path End       : \LIN_1:bLIN:inact_state_0\/main_4
Capture Clock  : \LIN_1:bLIN:inact_state_0\/clock_0
Path slack     : 3239149p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7341
-------------------------------------   ---- 
End-of-path arrival time (ps)           7341
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LIN_1:bLIN:InactFSM:BusInactDp:u0\/clock                  datapathcell3       0      0  RISE       1

Data path
pin name                                      model name     delay     AT    slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -------  ----  ------
\LIN_1:bLIN:InactFSM:BusInactDp:u0\/ce1_comb  datapathcell3   5030   5030  3239149  RISE       1
\LIN_1:bLIN:inact_state_0\/main_4             macrocell39     2311   7341  3239149  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LIN_1:bLIN:inact_state_0\/clock_0                         macrocell39         0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:bLIN:InactFSM:BusInactDp:u0\/ce1_comb
Path End       : \LIN_1:bLIN:inact_state_1\/main_5
Capture Clock  : \LIN_1:bLIN:inact_state_1\/clock_0
Path slack     : 3239149p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7341
-------------------------------------   ---- 
End-of-path arrival time (ps)           7341
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LIN_1:bLIN:InactFSM:BusInactDp:u0\/clock                  datapathcell3       0      0  RISE       1

Data path
pin name                                      model name     delay     AT    slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -------  ----  ------
\LIN_1:bLIN:InactFSM:BusInactDp:u0\/ce1_comb  datapathcell3   5030   5030  3239149  RISE       1
\LIN_1:bLIN:inact_state_1\/main_5             macrocell40     2311   7341  3239149  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LIN_1:bLIN:inact_state_1\/clock_0                         macrocell40         0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:bLIN:CtrlReg\/control_0
Path End       : \LIN_1:bLIN:break_flag\/main_1
Capture Clock  : \LIN_1:bLIN:break_flag\/clock_0
Path slack     : 3239480p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7010
-------------------------------------   ---- 
End-of-path arrival time (ps)           7010
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LIN_1:bLIN:CtrlReg\/clock                                 controlcell1        0      0  RISE       1

Data path
pin name                        model name    delay     AT    slack  edge  Fanout
------------------------------  ------------  -----  -----  -------  ----  ------
\LIN_1:bLIN:CtrlReg\/control_0  controlcell1   2580   2580  3238933  RISE       1
\LIN_1:bLIN:break_flag\/main_1  macrocell33    4430   7010  3239480  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LIN_1:bLIN:break_flag\/clock_0                            macrocell33         0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:Net_622\/q
Path End       : MODIN3_0/clk_en
Capture Clock  : MODIN3_0/clock_0
Path slack     : 3239511p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -2100
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3247900

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8389
-------------------------------------   ---- 
End-of-path arrival time (ps)           8389
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LIN_1:Net_622\/clock_0                                    macrocell9          0      0  RISE       1

Data path
pin name           model name   delay     AT    slack  edge  Fanout
-----------------  -----------  -----  -----  -------  ----  ------
\LIN_1:Net_622\/q  macrocell9    1250   1250  3237477  RISE       1
MODIN3_0/clk_en    macrocell1    7139   8389  3239511  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN3_0/clock_0                                           macrocell1          0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:Net_622\/q
Path End       : MODIN3_1/clk_en
Capture Clock  : MODIN3_1/clock_0
Path slack     : 3239511p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -2100
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3247900

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8389
-------------------------------------   ---- 
End-of-path arrival time (ps)           8389
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LIN_1:Net_622\/clock_0                                    macrocell9          0      0  RISE       1

Data path
pin name           model name   delay     AT    slack  edge  Fanout
-----------------  -----------  -----  -----  -------  ----  ------
\LIN_1:Net_622\/q  macrocell9    1250   1250  3237477  RISE       1
MODIN3_1/clk_en    macrocell2    7139   8389  3239511  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN3_1/clock_0                                           macrocell2          0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:Net_622\/q
Path End       : \LIN_1:UART:BUART:rx_bitclk_enable\/clk_en
Capture Clock  : \LIN_1:UART:BUART:rx_bitclk_enable\/clock_0
Path slack     : 3239511p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -2100
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3247900

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8389
-------------------------------------   ---- 
End-of-path arrival time (ps)           8389
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LIN_1:Net_622\/clock_0                                    macrocell9          0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\LIN_1:Net_622\/q                           macrocell9    1250   1250  3237477  RISE       1
\LIN_1:UART:BUART:rx_bitclk_enable\/clk_en  macrocell13   7139   8389  3239511  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:rx_bitclk_enable\/clock_0                macrocell13         0      0  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:Net_622\/q
Path End       : \LIN_1:UART:BUART:rx_last\/clk_en
Capture Clock  : \LIN_1:UART:BUART:rx_last\/clock_0
Path slack     : 3239511p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -2100
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3247900

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8389
-------------------------------------   ---- 
End-of-path arrival time (ps)           8389
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LIN_1:Net_622\/clock_0                                    macrocell9          0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\LIN_1:Net_622\/q                  macrocell9    1250   1250  3237477  RISE       1
\LIN_1:UART:BUART:rx_last\/clk_en  macrocell15   7139   8389  3239511  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:rx_last\/clock_0                         macrocell15         0      0  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:bLIN:state_2\/q
Path End       : \LIN_1:bLIN:state_0\/main_3
Capture Clock  : \LIN_1:bLIN:state_0\/clock_0
Path slack     : 3239551p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6939
-------------------------------------   ---- 
End-of-path arrival time (ps)           6939
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LIN_1:bLIN:state_2\/clock_0                               macrocell46         0      0  RISE       1

Data path
pin name                     model name   delay     AT    slack  edge  Fanout
---------------------------  -----------  -----  -----  -------  ----  ------
\LIN_1:bLIN:state_2\/q       macrocell46   1250   1250  3232873  RISE       1
\LIN_1:bLIN:state_0\/main_3  macrocell44   5689   6939  3239551  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LIN_1:bLIN:state_0\/clock_0                               macrocell44         0      0  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:bLIN:state_1\/q
Path End       : \LIN_1:bLIN:state_0\/main_4
Capture Clock  : \LIN_1:bLIN:state_0\/clock_0
Path slack     : 3239596p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6894
-------------------------------------   ---- 
End-of-path arrival time (ps)           6894
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LIN_1:bLIN:state_1\/clock_0                               macrocell45         0      0  RISE       1

Data path
pin name                     model name   delay     AT    slack  edge  Fanout
---------------------------  -----------  -----  -----  -------  ----  ------
\LIN_1:bLIN:state_1\/q       macrocell45   1250   1250  3232920  RISE       1
\LIN_1:bLIN:state_0\/main_4  macrocell44   5644   6894  3239596  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LIN_1:bLIN:state_0\/clock_0                               macrocell44         0      0  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:bLIN:state_1\/q
Path End       : \LIN_1:bLIN:state_2\/main_4
Capture Clock  : \LIN_1:bLIN:state_2\/clock_0
Path slack     : 3239763p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6727
-------------------------------------   ---- 
End-of-path arrival time (ps)           6727
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LIN_1:bLIN:state_1\/clock_0                               macrocell45         0      0  RISE       1

Data path
pin name                     model name   delay     AT    slack  edge  Fanout
---------------------------  -----------  -----  -----  -------  ----  ------
\LIN_1:bLIN:state_1\/q       macrocell45   1250   1250  3232920  RISE       1
\LIN_1:bLIN:state_2\/main_4  macrocell46   5477   6727  3239763  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LIN_1:bLIN:state_2\/clock_0                               macrocell46         0      0  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:UART:BUART:tx_bitclk\/q
Path End       : \LIN_1:UART:BUART:tx_state_2\/main_3
Capture Clock  : \LIN_1:UART:BUART:tx_state_2\/clock_0
Path slack     : 3239774p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6716
-------------------------------------   ---- 
End-of-path arrival time (ps)           6716
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:tx_bitclk\/clock_0                       macrocell25         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\LIN_1:UART:BUART:tx_bitclk\/q        macrocell25   1250   1250  3232599  RISE       1
\LIN_1:UART:BUART:tx_state_2\/main_3  macrocell29   5466   6716  3239774  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:tx_state_2\/clock_0                      macrocell29         0      0  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:UART:BUART:tx_bitclk\/q
Path End       : \LIN_1:UART:BUART:txn\/main_5
Capture Clock  : \LIN_1:UART:BUART:txn\/clock_0
Path slack     : 3239774p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6716
-------------------------------------   ---- 
End-of-path arrival time (ps)           6716
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:tx_bitclk\/clock_0                       macrocell25         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\LIN_1:UART:BUART:tx_bitclk\/q  macrocell25   1250   1250  3232599  RISE       1
\LIN_1:UART:BUART:txn\/main_5   macrocell32   5466   6716  3239774  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:txn\/clock_0                             macrocell32         0      0  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:bLIN:CtrlReg\/control_0
Path End       : \LIN_1:bLIN:state_1\/main_1
Capture Clock  : \LIN_1:bLIN:state_1\/clock_0
Path slack     : 3239867p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6623
-------------------------------------   ---- 
End-of-path arrival time (ps)           6623
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LIN_1:bLIN:CtrlReg\/clock                                 controlcell1        0      0  RISE       1

Data path
pin name                        model name    delay     AT    slack  edge  Fanout
------------------------------  ------------  -----  -----  -------  ----  ------
\LIN_1:bLIN:CtrlReg\/control_0  controlcell1   2580   2580  3238933  RISE       1
\LIN_1:bLIN:state_1\/main_1     macrocell45    4043   6623  3239867  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LIN_1:bLIN:state_1\/clock_0                               macrocell45         0      0  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:bLIN:InactFSM:BusInactDp:u0\/f0_comb
Path End       : \LIN_1:bLIN:inact_state_1\/main_4
Capture Clock  : \LIN_1:bLIN:inact_state_1\/clock_0
Path slack     : 3239918p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6572
-------------------------------------   ---- 
End-of-path arrival time (ps)           6572
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LIN_1:bLIN:InactFSM:BusInactDp:u0\/clock                  datapathcell3       0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\LIN_1:bLIN:InactFSM:BusInactDp:u0\/f0_comb  datapathcell3   4260   4260  3239918  RISE       1
\LIN_1:bLIN:inact_state_1\/main_4            macrocell40     2312   6572  3239918  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LIN_1:bLIN:inact_state_1\/clock_0                         macrocell40         0      0  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:Net_622\/q
Path End       : \LIN_1:UART:BUART:rx_address_detected\/clk_en
Capture Clock  : \LIN_1:UART:BUART:rx_address_detected\/clock_0
Path slack     : 3240062p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -2100
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3247900

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7838
-------------------------------------   ---- 
End-of-path arrival time (ps)           7838
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LIN_1:Net_622\/clock_0                                    macrocell9          0      0  RISE       1

Data path
pin name                                       model name   delay     AT    slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -------  ----  ------
\LIN_1:Net_622\/q                              macrocell9    1250   1250  3237477  RISE       1
\LIN_1:UART:BUART:rx_address_detected\/clk_en  macrocell12   6588   7838  3240062  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:rx_address_detected\/clock_0             macrocell12         0      0  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:Net_622\/q
Path End       : \LIN_1:UART:BUART:rx_load_fifo\/clk_en
Capture Clock  : \LIN_1:UART:BUART:rx_load_fifo\/clock_0
Path slack     : 3240062p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -2100
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3247900

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7838
-------------------------------------   ---- 
End-of-path arrival time (ps)           7838
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LIN_1:Net_622\/clock_0                                    macrocell9          0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\LIN_1:Net_622\/q                       macrocell9    1250   1250  3237477  RISE       1
\LIN_1:UART:BUART:rx_load_fifo\/clk_en  macrocell16   6588   7838  3240062  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:rx_load_fifo\/clock_0                    macrocell16         0      0  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:Net_622\/q
Path End       : \LIN_1:UART:BUART:rx_state_0\/clk_en
Capture Clock  : \LIN_1:UART:BUART:rx_state_0\/clock_0
Path slack     : 3240062p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -2100
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3247900

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7838
-------------------------------------   ---- 
End-of-path arrival time (ps)           7838
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LIN_1:Net_622\/clock_0                                    macrocell9          0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\LIN_1:Net_622\/q                     macrocell9    1250   1250  3237477  RISE       1
\LIN_1:UART:BUART:rx_state_0\/clk_en  macrocell18   6588   7838  3240062  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:rx_state_0\/clock_0                      macrocell18         0      0  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:Net_622\/q
Path End       : \LIN_1:UART:BUART:rx_state_2\/clk_en
Capture Clock  : \LIN_1:UART:BUART:rx_state_2\/clock_0
Path slack     : 3240062p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -2100
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3247900

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7838
-------------------------------------   ---- 
End-of-path arrival time (ps)           7838
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LIN_1:Net_622\/clock_0                                    macrocell9          0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\LIN_1:Net_622\/q                     macrocell9    1250   1250  3237477  RISE       1
\LIN_1:UART:BUART:rx_state_2\/clk_en  macrocell19   6588   7838  3240062  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:rx_state_2\/clock_0                      macrocell19         0      0  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:Net_622\/q
Path End       : \LIN_1:UART:BUART:rx_state_3\/clk_en
Capture Clock  : \LIN_1:UART:BUART:rx_state_3\/clock_0
Path slack     : 3240062p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -2100
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3247900

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7838
-------------------------------------   ---- 
End-of-path arrival time (ps)           7838
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LIN_1:Net_622\/clock_0                                    macrocell9          0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\LIN_1:Net_622\/q                     macrocell9    1250   1250  3237477  RISE       1
\LIN_1:UART:BUART:rx_state_3\/clk_en  macrocell20   6588   7838  3240062  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:rx_state_3\/clock_0                      macrocell20         0      0  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:Net_622\/q
Path End       : \LIN_1:UART:BUART:rx_state_stop1_reg\/clk_en
Capture Clock  : \LIN_1:UART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 3240062p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -2100
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3247900

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7838
-------------------------------------   ---- 
End-of-path arrival time (ps)           7838
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LIN_1:Net_622\/clock_0                                    macrocell9          0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\LIN_1:Net_622\/q                             macrocell9    1250   1250  3237477  RISE       1
\LIN_1:UART:BUART:rx_state_stop1_reg\/clk_en  macrocell21   6588   7838  3240062  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:rx_state_stop1_reg\/clock_0              macrocell21         0      0  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:Net_622\/q
Path End       : \LIN_1:UART:BUART:rx_status_3\/clk_en
Capture Clock  : \LIN_1:UART:BUART:rx_status_3\/clock_0
Path slack     : 3240062p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -2100
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3247900

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7838
-------------------------------------   ---- 
End-of-path arrival time (ps)           7838
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LIN_1:Net_622\/clock_0                                    macrocell9          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\LIN_1:Net_622\/q                      macrocell9    1250   1250  3237477  RISE       1
\LIN_1:UART:BUART:rx_status_3\/clk_en  macrocell22   6588   7838  3240062  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:rx_status_3\/clock_0                     macrocell22         0      0  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:Net_622\/q
Path End       : \LIN_1:UART:BUART:sRX:RxBitCounter\/clk_en
Capture Clock  : \LIN_1:UART:BUART:sRX:RxBitCounter\/clock
Path slack     : 3240062p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -2100
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3247900

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7838
-------------------------------------   ---- 
End-of-path arrival time (ps)           7838
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LIN_1:Net_622\/clock_0                                    macrocell9          0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\LIN_1:Net_622\/q                           macrocell9    1250   1250  3237477  RISE       1
\LIN_1:UART:BUART:sRX:RxBitCounter\/clk_en  count7cell    6588   7838  3240062  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:bLIN:CtrlReg\/control_2
Path End       : \LIN_1:bLIN:rxd_mux_ctrl\/main_3
Capture Clock  : \LIN_1:bLIN:rxd_mux_ctrl\/clock_0
Path slack     : 3240267p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6223
-------------------------------------   ---- 
End-of-path arrival time (ps)           6223
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LIN_1:bLIN:CtrlReg\/clock                                 controlcell1        0      0  RISE       1

Data path
pin name                          model name    delay     AT    slack  edge  Fanout
--------------------------------  ------------  -----  -----  -------  ----  ------
\LIN_1:bLIN:CtrlReg\/control_2    controlcell1   2580   2580  3240267  RISE       1
\LIN_1:bLIN:rxd_mux_ctrl\/main_3  macrocell42    3643   6223  3240267  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LIN_1:bLIN:rxd_mux_ctrl\/clock_0                          macrocell42         0      0  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_bitclk\/q
Path End       : \UART_1:BUART:txn\/main_5
Capture Clock  : \UART_1:BUART:txn\/clock_0
Path slack     : 3240293p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   3250000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6197
-------------------------------------   ---- 
End-of-path arrival time (ps)           6197
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_bitclk\/clock_0                           macrocell62         0      0  RISE       1

Data path
pin name                    model name   delay     AT    slack  edge  Fanout
--------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_bitclk\/q  macrocell62   1250   1250  3221737  RISE       1
\UART_1:BUART:txn\/main_5   macrocell69   4947   6197  3240293  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:txn\/clock_0                                 macrocell69         0      0  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:Net_622\/q
Path End       : \LIN_1:UART:BUART:sTX:sCLOCK:TxBitCounter\/clk_en
Capture Clock  : \LIN_1:UART:BUART:sTX:sCLOCK:TxBitCounter\/clock
Path slack     : 3240380p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -2100
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3247900

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7520
-------------------------------------   ---- 
End-of-path arrival time (ps)           7520
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LIN_1:Net_622\/clock_0                                    macrocell9          0      0  RISE       1

Data path
pin name                                           model name   delay     AT    slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  -------  ----  ------
\LIN_1:Net_622\/q                                  macrocell9    1250   1250  3237477  RISE       1
\LIN_1:UART:BUART:sTX:sCLOCK:TxBitCounter\/clk_en  count7cell    6270   7520  3240380  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:sTX:sCLOCK:TxBitCounter\/clock           count7cell          0      0  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:Net_622\/q
Path End       : \LIN_1:UART:BUART:tx_bitclk\/clk_en
Capture Clock  : \LIN_1:UART:BUART:tx_bitclk\/clock_0
Path slack     : 3240380p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -2100
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3247900

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7520
-------------------------------------   ---- 
End-of-path arrival time (ps)           7520
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LIN_1:Net_622\/clock_0                                    macrocell9          0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\LIN_1:Net_622\/q                    macrocell9    1250   1250  3237477  RISE       1
\LIN_1:UART:BUART:tx_bitclk\/clk_en  macrocell25   6270   7520  3240380  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:tx_bitclk\/clock_0                       macrocell25         0      0  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN3_1/q
Path End       : \LIN_1:UART:BUART:rx_status_3\/main_6
Capture Clock  : \LIN_1:UART:BUART:rx_status_3\/clock_0
Path slack     : 3240457p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6033
-------------------------------------   ---- 
End-of-path arrival time (ps)           6033
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN3_1/clock_0                                           macrocell2          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
MODIN3_1/q                             macrocell2    1250   1250  3233195  RISE       1
\LIN_1:UART:BUART:rx_status_3\/main_6  macrocell22   4783   6033  3240457  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:rx_status_3\/clock_0                     macrocell22         0      0  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN3_1/q
Path End       : \LIN_1:UART:BUART:rx_state_0\/main_6
Capture Clock  : \LIN_1:UART:BUART:rx_state_0\/clock_0
Path slack     : 3240477p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6013
-------------------------------------   ---- 
End-of-path arrival time (ps)           6013
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN3_1/clock_0                                           macrocell2          0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
MODIN3_1/q                            macrocell2    1250   1250  3233195  RISE       1
\LIN_1:UART:BUART:rx_state_0\/main_6  macrocell18   4763   6013  3240477  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:rx_state_0\/clock_0                      macrocell18         0      0  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:Net_630\/q
Path End       : \LIN_1:UART:BUART:rx_last\/main_0
Capture Clock  : \LIN_1:UART:BUART:rx_last\/clock_0
Path slack     : 3240525p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5965
-------------------------------------   ---- 
End-of-path arrival time (ps)           5965
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LIN_1:Net_630\/clock_0                                    macrocell10         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\LIN_1:Net_630\/q                  macrocell10   1250   1250  3233555  RISE       1
\LIN_1:UART:BUART:rx_last\/main_0  macrocell15   4715   5965  3240525  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:rx_last\/clock_0                         macrocell15         0      0  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:UART:BUART:tx_state_2\/q
Path End       : \LIN_1:UART:BUART:tx_state_0\/main_3
Capture Clock  : \LIN_1:UART:BUART:tx_state_0\/clock_0
Path slack     : 3240590p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5900
-------------------------------------   ---- 
End-of-path arrival time (ps)           5900
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:tx_state_2\/clock_0                      macrocell29         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\LIN_1:UART:BUART:tx_state_2\/q       macrocell29   1250   1250  3234383  RISE       1
\LIN_1:UART:BUART:tx_state_0\/main_3  macrocell27   4650   5900  3240590  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:tx_state_0\/clock_0                      macrocell27         0      0  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:UART:BUART:tx_state_2\/q
Path End       : \LIN_1:UART:BUART:tx_state_1\/main_2
Capture Clock  : \LIN_1:UART:BUART:tx_state_1\/clock_0
Path slack     : 3240590p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5900
-------------------------------------   ---- 
End-of-path arrival time (ps)           5900
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:tx_state_2\/clock_0                      macrocell29         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\LIN_1:UART:BUART:tx_state_2\/q       macrocell29   1250   1250  3234383  RISE       1
\LIN_1:UART:BUART:tx_state_1\/main_2  macrocell28   4650   5900  3240590  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:tx_state_1\/clock_0                      macrocell28         0      0  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:UART:BUART:tx_state_0\/q
Path End       : \LIN_1:UART:BUART:tx_state_2\/main_1
Capture Clock  : \LIN_1:UART:BUART:tx_state_2\/clock_0
Path slack     : 3240604p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5886
-------------------------------------   ---- 
End-of-path arrival time (ps)           5886
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:tx_state_0\/clock_0                      macrocell27         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\LIN_1:UART:BUART:tx_state_0\/q       macrocell27   1250   1250  3232455  RISE       1
\LIN_1:UART:BUART:tx_state_2\/main_1  macrocell29   4636   5886  3240604  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:tx_state_2\/clock_0                      macrocell29         0      0  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:UART:BUART:tx_state_0\/q
Path End       : \LIN_1:UART:BUART:txn\/main_2
Capture Clock  : \LIN_1:UART:BUART:txn\/clock_0
Path slack     : 3240604p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5886
-------------------------------------   ---- 
End-of-path arrival time (ps)           5886
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:tx_state_0\/clock_0                      macrocell27         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\LIN_1:UART:BUART:tx_state_0\/q  macrocell27   1250   1250  3232455  RISE       1
\LIN_1:UART:BUART:txn\/main_2    macrocell32   4636   5886  3240604  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:txn\/clock_0                             macrocell32         0      0  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:UART:BUART:sTX:sCLOCK:TxBitCounter\/tc
Path End       : \LIN_1:UART:BUART:tx_state_1\/main_4
Capture Clock  : \LIN_1:UART:BUART:tx_state_1\/clock_0
Path slack     : 3240770p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5720
-------------------------------------   ---- 
End-of-path arrival time (ps)           5720
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:sTX:sCLOCK:TxBitCounter\/clock           count7cell          0      0  RISE       1

Data path
pin name                                       model name   delay     AT    slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -------  ----  ------
\LIN_1:UART:BUART:sTX:sCLOCK:TxBitCounter\/tc  count7cell    2580   2580  3238159  RISE       1
\LIN_1:UART:BUART:tx_state_1\/main_4           macrocell28   3140   5720  3240770  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:tx_state_1\/clock_0                      macrocell28         0      0  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:UART:BUART:tx_state_1\/q
Path End       : \LIN_1:UART:BUART:tx_state_2\/main_0
Capture Clock  : \LIN_1:UART:BUART:tx_state_2\/clock_0
Path slack     : 3240931p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5559
-------------------------------------   ---- 
End-of-path arrival time (ps)           5559
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:tx_state_1\/clock_0                      macrocell28         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\LIN_1:UART:BUART:tx_state_1\/q       macrocell28   1250   1250  3233183  RISE       1
\LIN_1:UART:BUART:tx_state_2\/main_0  macrocell29   4309   5559  3240931  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:tx_state_2\/clock_0                      macrocell29         0      0  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:UART:BUART:tx_state_1\/q
Path End       : \LIN_1:UART:BUART:txn\/main_1
Capture Clock  : \LIN_1:UART:BUART:txn\/clock_0
Path slack     : 3240931p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5559
-------------------------------------   ---- 
End-of-path arrival time (ps)           5559
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:tx_state_1\/clock_0                      macrocell28         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\LIN_1:UART:BUART:tx_state_1\/q  macrocell28   1250   1250  3233183  RISE       1
\LIN_1:UART:BUART:txn\/main_1    macrocell32   4309   5559  3240931  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:txn\/clock_0                             macrocell32         0      0  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:bLIN:inact_state_0\/q
Path End       : \LIN_1:bLIN:inact_detect\/main_4
Capture Clock  : \LIN_1:bLIN:inact_detect\/clock_0
Path slack     : 3241048p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5442
-------------------------------------   ---- 
End-of-path arrival time (ps)           5442
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LIN_1:bLIN:inact_state_0\/clock_0                         macrocell39         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\LIN_1:bLIN:inact_state_0\/q      macrocell39   1250   1250  3233584  RISE       1
\LIN_1:bLIN:inact_detect\/main_4  macrocell38   4192   5442  3241048  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LIN_1:bLIN:inact_detect\/clock_0                          macrocell38         0      0  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:bLIN:inact_state_0\/q
Path End       : \LIN_1:bLIN:inact_state_0\/main_3
Capture Clock  : \LIN_1:bLIN:inact_state_0\/clock_0
Path slack     : 3241048p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5442
-------------------------------------   ---- 
End-of-path arrival time (ps)           5442
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LIN_1:bLIN:inact_state_0\/clock_0                         macrocell39         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\LIN_1:bLIN:inact_state_0\/q       macrocell39   1250   1250  3233584  RISE       1
\LIN_1:bLIN:inact_state_0\/main_3  macrocell39   4192   5442  3241048  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LIN_1:bLIN:inact_state_0\/clock_0                         macrocell39         0      0  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:bLIN:inact_state_0\/q
Path End       : \LIN_1:bLIN:inact_state_1\/main_3
Capture Clock  : \LIN_1:bLIN:inact_state_1\/clock_0
Path slack     : 3241048p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5442
-------------------------------------   ---- 
End-of-path arrival time (ps)           5442
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LIN_1:bLIN:inact_state_0\/clock_0                         macrocell39         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\LIN_1:bLIN:inact_state_0\/q       macrocell39   1250   1250  3233584  RISE       1
\LIN_1:bLIN:inact_state_1\/main_3  macrocell40   4192   5442  3241048  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LIN_1:bLIN:inact_state_1\/clock_0                         macrocell40         0      0  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:bLIN:inact_state_0\/q
Path End       : \LIN_1:bLIN:inact_state_2\/main_3
Capture Clock  : \LIN_1:bLIN:inact_state_2\/clock_0
Path slack     : 3241048p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5442
-------------------------------------   ---- 
End-of-path arrival time (ps)           5442
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LIN_1:bLIN:inact_state_0\/clock_0                         macrocell39         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\LIN_1:bLIN:inact_state_0\/q       macrocell39   1250   1250  3233584  RISE       1
\LIN_1:bLIN:inact_state_2\/main_3  macrocell41   4192   5442  3241048  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LIN_1:bLIN:inact_state_2\/clock_0                         macrocell41         0      0  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:Net_630\/q
Path End       : \LIN_1:UART:BUART:rx_status_3\/main_5
Capture Clock  : \LIN_1:UART:BUART:rx_status_3\/clock_0
Path slack     : 3241076p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5414
-------------------------------------   ---- 
End-of-path arrival time (ps)           5414
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LIN_1:Net_630\/clock_0                                    macrocell10         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\LIN_1:Net_630\/q                      macrocell10   1250   1250  3233555  RISE       1
\LIN_1:UART:BUART:rx_status_3\/main_5  macrocell22   4164   5414  3241076  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:rx_status_3\/clock_0                     macrocell22         0      0  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:bLIN:state_1\/q
Path End       : \LIN_1:bLIN:break_flag\/main_3
Capture Clock  : \LIN_1:bLIN:break_flag\/clock_0
Path slack     : 3241084p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5406
-------------------------------------   ---- 
End-of-path arrival time (ps)           5406
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LIN_1:bLIN:state_1\/clock_0                               macrocell45         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\LIN_1:bLIN:state_1\/q          macrocell45   1250   1250  3232920  RISE       1
\LIN_1:bLIN:break_flag\/main_3  macrocell33   4156   5406  3241084  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LIN_1:bLIN:break_flag\/clock_0                            macrocell33         0      0  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:bLIN:state_2\/q
Path End       : \LIN_1:bLIN:break_flag\/main_2
Capture Clock  : \LIN_1:bLIN:break_flag\/clock_0
Path slack     : 3241148p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5342
-------------------------------------   ---- 
End-of-path arrival time (ps)           5342
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LIN_1:bLIN:state_2\/clock_0                               macrocell46         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\LIN_1:bLIN:state_2\/q          macrocell46   1250   1250  3232873  RISE       1
\LIN_1:bLIN:break_flag\/main_2  macrocell33   4092   5342  3241148  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LIN_1:bLIN:break_flag\/clock_0                            macrocell33         0      0  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN3_1/q
Path End       : MODIN3_1/main_3
Capture Clock  : MODIN3_1/clock_0
Path slack     : 3241158p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5332
-------------------------------------   ---- 
End-of-path arrival time (ps)           5332
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN3_1/clock_0                                           macrocell2          0      0  RISE       1

Data path
pin name         model name   delay     AT    slack  edge  Fanout
---------------  -----------  -----  -----  -------  ----  ------
MODIN3_1/q       macrocell2    1250   1250  3233195  RISE       1
MODIN3_1/main_3  macrocell2    4082   5332  3241158  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN3_1/clock_0                                           macrocell2          0      0  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_0\/q
Path End       : \UART_1:BUART:tx_state_0\/main_1
Capture Clock  : \UART_1:BUART:tx_state_0\/clock_0
Path slack     : 3241159p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   3250000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5331
-------------------------------------   ---- 
End-of-path arrival time (ps)           5331
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_0\/clock_0                          macrocell64         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_0\/q       macrocell64   1250   1250  3227497  RISE       1
\UART_1:BUART:tx_state_0\/main_1  macrocell64   4081   5331  3241159  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_0\/clock_0                          macrocell64         0      0  RISE       1



++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_0\/q
Path End       : \UART_1:BUART:tx_state_1\/main_1
Capture Clock  : \UART_1:BUART:tx_state_1\/clock_0
Path slack     : 3241159p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   3250000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5331
-------------------------------------   ---- 
End-of-path arrival time (ps)           5331
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_0\/clock_0                          macrocell64         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_0\/q       macrocell64   1250   1250  3227497  RISE       1
\UART_1:BUART:tx_state_1\/main_1  macrocell65   4081   5331  3241159  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_1\/clock_0                          macrocell65         0      0  RISE       1



++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_0\/q
Path End       : \UART_1:BUART:tx_state_2\/main_1
Capture Clock  : \UART_1:BUART:tx_state_2\/clock_0
Path slack     : 3241159p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   3250000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5331
-------------------------------------   ---- 
End-of-path arrival time (ps)           5331
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_0\/clock_0                          macrocell64         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_0\/q       macrocell64   1250   1250  3227497  RISE       1
\UART_1:BUART:tx_state_2\/main_1  macrocell66   4081   5331  3241159  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_2\/clock_0                          macrocell66         0      0  RISE       1



++++ Path 115 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:bLIN:state_2\/q
Path End       : \LIN_1:bLIN:state_1\/main_3
Capture Clock  : \LIN_1:bLIN:state_1\/clock_0
Path slack     : 3241161p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5329
-------------------------------------   ---- 
End-of-path arrival time (ps)           5329
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LIN_1:bLIN:state_2\/clock_0                               macrocell46         0      0  RISE       1

Data path
pin name                     model name   delay     AT    slack  edge  Fanout
---------------------------  -----------  -----  -----  -------  ----  ------
\LIN_1:bLIN:state_2\/q       macrocell46   1250   1250  3232873  RISE       1
\LIN_1:bLIN:state_1\/main_3  macrocell45   4079   5329  3241161  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LIN_1:bLIN:state_1\/clock_0                               macrocell45         0      0  RISE       1



++++ Path 116 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_2\/q
Path End       : \UART_1:BUART:tx_state_0\/main_3
Capture Clock  : \UART_1:BUART:tx_state_0\/clock_0
Path slack     : 3241199p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   3250000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5291
-------------------------------------   ---- 
End-of-path arrival time (ps)           5291
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_2\/clock_0                          macrocell66         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_2\/q       macrocell66   1250   1250  3227479  RISE       1
\UART_1:BUART:tx_state_0\/main_3  macrocell64   4041   5291  3241199  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_0\/clock_0                          macrocell64         0      0  RISE       1



++++ Path 117 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_2\/q
Path End       : \UART_1:BUART:tx_state_1\/main_2
Capture Clock  : \UART_1:BUART:tx_state_1\/clock_0
Path slack     : 3241199p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   3250000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5291
-------------------------------------   ---- 
End-of-path arrival time (ps)           5291
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_2\/clock_0                          macrocell66         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_2\/q       macrocell66   1250   1250  3227479  RISE       1
\UART_1:BUART:tx_state_1\/main_2  macrocell65   4041   5291  3241199  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_1\/clock_0                          macrocell65         0      0  RISE       1



++++ Path 118 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_2\/q
Path End       : \UART_1:BUART:tx_state_2\/main_2
Capture Clock  : \UART_1:BUART:tx_state_2\/clock_0
Path slack     : 3241199p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   3250000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5291
-------------------------------------   ---- 
End-of-path arrival time (ps)           5291
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_2\/clock_0                          macrocell66         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_2\/q       macrocell66   1250   1250  3227479  RISE       1
\UART_1:BUART:tx_state_2\/main_2  macrocell66   4041   5291  3241199  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_2\/clock_0                          macrocell66         0      0  RISE       1



++++ Path 119 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:bLIN:break_flag\/q
Path End       : \LIN_1:bLIN:state_2\/main_0
Capture Clock  : \LIN_1:bLIN:state_2\/clock_0
Path slack     : 3241216p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5274
-------------------------------------   ---- 
End-of-path arrival time (ps)           5274
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LIN_1:bLIN:break_flag\/clock_0                            macrocell33         0      0  RISE       1

Data path
pin name                     model name   delay     AT    slack  edge  Fanout
---------------------------  -----------  -----  -----  -------  ----  ------
\LIN_1:bLIN:break_flag\/q    macrocell33   1250   1250  3241216  RISE       1
\LIN_1:bLIN:state_2\/main_0  macrocell46   4024   5274  3241216  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LIN_1:bLIN:state_2\/clock_0                               macrocell46         0      0  RISE       1



++++ Path 120 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:bLIN:state_1\/q
Path End       : \LIN_1:bLIN:state_1\/main_4
Capture Clock  : \LIN_1:bLIN:state_1\/clock_0
Path slack     : 3241235p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5255
-------------------------------------   ---- 
End-of-path arrival time (ps)           5255
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LIN_1:bLIN:state_1\/clock_0                               macrocell45         0      0  RISE       1

Data path
pin name                     model name   delay     AT    slack  edge  Fanout
---------------------------  -----------  -----  -----  -------  ----  ------
\LIN_1:bLIN:state_1\/q       macrocell45   1250   1250  3232920  RISE       1
\LIN_1:bLIN:state_1\/main_4  macrocell45   4005   5255  3241235  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LIN_1:bLIN:state_1\/clock_0                               macrocell45         0      0  RISE       1



++++ Path 121 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:bLIN:CtrlReg\/control_0
Path End       : \LIN_1:bLIN:state_0\/main_1
Capture Clock  : \LIN_1:bLIN:state_0\/clock_0
Path slack     : 3241271p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5219
-------------------------------------   ---- 
End-of-path arrival time (ps)           5219
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LIN_1:bLIN:CtrlReg\/clock                                 controlcell1        0      0  RISE       1

Data path
pin name                        model name    delay     AT    slack  edge  Fanout
------------------------------  ------------  -----  -----  -------  ----  ------
\LIN_1:bLIN:CtrlReg\/control_0  controlcell1   2580   2580  3238933  RISE       1
\LIN_1:bLIN:state_0\/main_1     macrocell44    2639   5219  3241271  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LIN_1:bLIN:state_0\/clock_0                               macrocell44         0      0  RISE       1



++++ Path 122 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:bLIN:break_flag\/q
Path End       : \LIN_1:bLIN:state_0\/main_0
Capture Clock  : \LIN_1:bLIN:state_0\/clock_0
Path slack     : 3241359p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5131
-------------------------------------   ---- 
End-of-path arrival time (ps)           5131
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LIN_1:bLIN:break_flag\/clock_0                            macrocell33         0      0  RISE       1

Data path
pin name                     model name   delay     AT    slack  edge  Fanout
---------------------------  -----------  -----  -----  -------  ----  ------
\LIN_1:bLIN:break_flag\/q    macrocell33   1250   1250  3241216  RISE       1
\LIN_1:bLIN:state_0\/main_0  macrocell44   3881   5131  3241359  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LIN_1:bLIN:state_0\/clock_0                               macrocell44         0      0  RISE       1



++++ Path 123 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:Net_630\/q
Path End       : MODIN3_0/main_2
Capture Clock  : MODIN3_0/clock_0
Path slack     : 3241518p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4972
-------------------------------------   ---- 
End-of-path arrival time (ps)           4972
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LIN_1:Net_630\/clock_0                                    macrocell10         0      0  RISE       1

Data path
pin name           model name   delay     AT    slack  edge  Fanout
-----------------  -----------  -----  -----  -------  ----  ------
\LIN_1:Net_630\/q  macrocell10   1250   1250  3233555  RISE       1
MODIN3_0/main_2    macrocell1    3722   4972  3241518  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN3_0/clock_0                                           macrocell1          0      0  RISE       1



++++ Path 124 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:Net_630\/q
Path End       : MODIN3_1/main_2
Capture Clock  : MODIN3_1/clock_0
Path slack     : 3241518p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4972
-------------------------------------   ---- 
End-of-path arrival time (ps)           4972
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LIN_1:Net_630\/clock_0                                    macrocell10         0      0  RISE       1

Data path
pin name           model name   delay     AT    slack  edge  Fanout
-----------------  -----------  -----  -----  -------  ----  ------
\LIN_1:Net_630\/q  macrocell10   1250   1250  3233555  RISE       1
MODIN3_1/main_2    macrocell2    3722   4972  3241518  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN3_1/clock_0                                           macrocell2          0      0  RISE       1



++++ Path 125 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:Net_630\/q
Path End       : \LIN_1:UART:BUART:rx_state_0\/main_5
Capture Clock  : \LIN_1:UART:BUART:rx_state_0\/clock_0
Path slack     : 3241520p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4970
-------------------------------------   ---- 
End-of-path arrival time (ps)           4970
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LIN_1:Net_630\/clock_0                                    macrocell10         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\LIN_1:Net_630\/q                     macrocell10   1250   1250  3233555  RISE       1
\LIN_1:UART:BUART:rx_state_0\/main_5  macrocell18   3720   4970  3241520  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:rx_state_0\/clock_0                      macrocell18         0      0  RISE       1



++++ Path 126 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:Net_630\/q
Path End       : \LIN_1:UART:BUART:rx_state_2\/main_5
Capture Clock  : \LIN_1:UART:BUART:rx_state_2\/clock_0
Path slack     : 3241520p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4970
-------------------------------------   ---- 
End-of-path arrival time (ps)           4970
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LIN_1:Net_630\/clock_0                                    macrocell10         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\LIN_1:Net_630\/q                     macrocell10   1250   1250  3233555  RISE       1
\LIN_1:UART:BUART:rx_state_2\/main_5  macrocell19   3720   4970  3241520  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:rx_state_2\/clock_0                      macrocell19         0      0  RISE       1



++++ Path 127 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:UART:BUART:sRX:RxBitCounter\/count_4
Path End       : \LIN_1:UART:BUART:rx_state_0\/main_10
Capture Clock  : \LIN_1:UART:BUART:rx_state_0\/clock_0
Path slack     : 3241578p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4912
-------------------------------------   ---- 
End-of-path arrival time (ps)           4912
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\LIN_1:UART:BUART:sRX:RxBitCounter\/count_4  count7cell    2110   2110  3241578  RISE       1
\LIN_1:UART:BUART:rx_state_0\/main_10        macrocell18   2802   4912  3241578  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:rx_state_0\/clock_0                      macrocell18         0      0  RISE       1



++++ Path 128 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:UART:BUART:sRX:RxBitCounter\/count_4
Path End       : \LIN_1:UART:BUART:rx_state_2\/main_9
Capture Clock  : \LIN_1:UART:BUART:rx_state_2\/clock_0
Path slack     : 3241578p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4912
-------------------------------------   ---- 
End-of-path arrival time (ps)           4912
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\LIN_1:UART:BUART:sRX:RxBitCounter\/count_4  count7cell    2110   2110  3241578  RISE       1
\LIN_1:UART:BUART:rx_state_2\/main_9         macrocell19   2802   4912  3241578  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:rx_state_2\/clock_0                      macrocell19         0      0  RISE       1



++++ Path 129 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:UART:BUART:sRX:RxBitCounter\/count_4
Path End       : \LIN_1:UART:BUART:rx_load_fifo\/main_7
Capture Clock  : \LIN_1:UART:BUART:rx_load_fifo\/clock_0
Path slack     : 3241580p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4910
-------------------------------------   ---- 
End-of-path arrival time (ps)           4910
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\LIN_1:UART:BUART:sRX:RxBitCounter\/count_4  count7cell    2110   2110  3241578  RISE       1
\LIN_1:UART:BUART:rx_load_fifo\/main_7       macrocell16   2800   4910  3241580  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:rx_load_fifo\/clock_0                    macrocell16         0      0  RISE       1



++++ Path 130 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:UART:BUART:sRX:RxBitCounter\/count_4
Path End       : \LIN_1:UART:BUART:rx_state_3\/main_7
Capture Clock  : \LIN_1:UART:BUART:rx_state_3\/clock_0
Path slack     : 3241580p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4910
-------------------------------------   ---- 
End-of-path arrival time (ps)           4910
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\LIN_1:UART:BUART:sRX:RxBitCounter\/count_4  count7cell    2110   2110  3241578  RISE       1
\LIN_1:UART:BUART:rx_state_3\/main_7         macrocell20   2800   4910  3241580  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:rx_state_3\/clock_0                      macrocell20         0      0  RISE       1



++++ Path 131 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:UART:BUART:sRX:RxBitCounter\/count_5
Path End       : \LIN_1:UART:BUART:rx_state_0\/main_9
Capture Clock  : \LIN_1:UART:BUART:rx_state_0\/clock_0
Path slack     : 3241582p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4908
-------------------------------------   ---- 
End-of-path arrival time (ps)           4908
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\LIN_1:UART:BUART:sRX:RxBitCounter\/count_5  count7cell    2110   2110  3241582  RISE       1
\LIN_1:UART:BUART:rx_state_0\/main_9         macrocell18   2798   4908  3241582  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:rx_state_0\/clock_0                      macrocell18         0      0  RISE       1



++++ Path 132 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:UART:BUART:sRX:RxBitCounter\/count_5
Path End       : \LIN_1:UART:BUART:rx_state_2\/main_8
Capture Clock  : \LIN_1:UART:BUART:rx_state_2\/clock_0
Path slack     : 3241582p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4908
-------------------------------------   ---- 
End-of-path arrival time (ps)           4908
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\LIN_1:UART:BUART:sRX:RxBitCounter\/count_5  count7cell    2110   2110  3241582  RISE       1
\LIN_1:UART:BUART:rx_state_2\/main_8         macrocell19   2798   4908  3241582  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:rx_state_2\/clock_0                      macrocell19         0      0  RISE       1



++++ Path 133 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:UART:BUART:sRX:RxBitCounter\/count_6
Path End       : \LIN_1:UART:BUART:rx_state_0\/main_8
Capture Clock  : \LIN_1:UART:BUART:rx_state_0\/clock_0
Path slack     : 3241585p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4905
-------------------------------------   ---- 
End-of-path arrival time (ps)           4905
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\LIN_1:UART:BUART:sRX:RxBitCounter\/count_6  count7cell    2110   2110  3241585  RISE       1
\LIN_1:UART:BUART:rx_state_0\/main_8         macrocell18   2795   4905  3241585  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:rx_state_0\/clock_0                      macrocell18         0      0  RISE       1



++++ Path 134 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:UART:BUART:sRX:RxBitCounter\/count_6
Path End       : \LIN_1:UART:BUART:rx_state_2\/main_7
Capture Clock  : \LIN_1:UART:BUART:rx_state_2\/clock_0
Path slack     : 3241585p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4905
-------------------------------------   ---- 
End-of-path arrival time (ps)           4905
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\LIN_1:UART:BUART:sRX:RxBitCounter\/count_6  count7cell    2110   2110  3241585  RISE       1
\LIN_1:UART:BUART:rx_state_2\/main_7         macrocell19   2795   4905  3241585  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:rx_state_2\/clock_0                      macrocell19         0      0  RISE       1



++++ Path 135 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:UART:BUART:sRX:RxBitCounter\/count_5
Path End       : \LIN_1:UART:BUART:rx_load_fifo\/main_6
Capture Clock  : \LIN_1:UART:BUART:rx_load_fifo\/clock_0
Path slack     : 3241594p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4896
-------------------------------------   ---- 
End-of-path arrival time (ps)           4896
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\LIN_1:UART:BUART:sRX:RxBitCounter\/count_5  count7cell    2110   2110  3241582  RISE       1
\LIN_1:UART:BUART:rx_load_fifo\/main_6       macrocell16   2786   4896  3241594  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:rx_load_fifo\/clock_0                    macrocell16         0      0  RISE       1



++++ Path 136 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:UART:BUART:sRX:RxBitCounter\/count_5
Path End       : \LIN_1:UART:BUART:rx_state_3\/main_6
Capture Clock  : \LIN_1:UART:BUART:rx_state_3\/clock_0
Path slack     : 3241594p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4896
-------------------------------------   ---- 
End-of-path arrival time (ps)           4896
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\LIN_1:UART:BUART:sRX:RxBitCounter\/count_5  count7cell    2110   2110  3241582  RISE       1
\LIN_1:UART:BUART:rx_state_3\/main_6         macrocell20   2786   4896  3241594  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:rx_state_3\/clock_0                      macrocell20         0      0  RISE       1



++++ Path 137 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:bLIN:CtrlReg\/control_1
Path End       : Net_182/main_1
Capture Clock  : Net_182/clock_0
Path slack     : 3241596p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4894
-------------------------------------   ---- 
End-of-path arrival time (ps)           4894
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LIN_1:bLIN:CtrlReg\/clock                                 controlcell1        0      0  RISE       1

Data path
pin name                        model name    delay     AT    slack  edge  Fanout
------------------------------  ------------  -----  -----  -------  ----  ------
\LIN_1:bLIN:CtrlReg\/control_1  controlcell1   2580   2580  3241596  RISE       1
Net_182/main_1                  macrocell3     2314   4894  3241596  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_182/clock_0                                            macrocell3          0      0  RISE       1



++++ Path 138 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:UART:BUART:sRX:RxBitCounter\/count_6
Path End       : \LIN_1:UART:BUART:rx_load_fifo\/main_5
Capture Clock  : \LIN_1:UART:BUART:rx_load_fifo\/clock_0
Path slack     : 3241598p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4892
-------------------------------------   ---- 
End-of-path arrival time (ps)           4892
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\LIN_1:UART:BUART:sRX:RxBitCounter\/count_6  count7cell    2110   2110  3241585  RISE       1
\LIN_1:UART:BUART:rx_load_fifo\/main_5       macrocell16   2782   4892  3241598  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:rx_load_fifo\/clock_0                    macrocell16         0      0  RISE       1



++++ Path 139 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:UART:BUART:sRX:RxBitCounter\/count_6
Path End       : \LIN_1:UART:BUART:rx_state_3\/main_5
Capture Clock  : \LIN_1:UART:BUART:rx_state_3\/clock_0
Path slack     : 3241598p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4892
-------------------------------------   ---- 
End-of-path arrival time (ps)           4892
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\LIN_1:UART:BUART:sRX:RxBitCounter\/count_6  count7cell    2110   2110  3241585  RISE       1
\LIN_1:UART:BUART:rx_state_3\/main_5         macrocell20   2782   4892  3241598  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:rx_state_3\/clock_0                      macrocell20         0      0  RISE       1



++++ Path 140 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_1\/q
Path End       : \UART_1:BUART:tx_state_0\/main_0
Capture Clock  : \UART_1:BUART:tx_state_0\/clock_0
Path slack     : 3241666p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   3250000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4824
-------------------------------------   ---- 
End-of-path arrival time (ps)           4824
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_1\/clock_0                          macrocell65         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_1\/q       macrocell65   1250   1250  3227289  RISE       1
\UART_1:BUART:tx_state_0\/main_0  macrocell64   3574   4824  3241666  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_0\/clock_0                          macrocell64         0      0  RISE       1



++++ Path 141 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_1\/q
Path End       : \UART_1:BUART:tx_state_1\/main_0
Capture Clock  : \UART_1:BUART:tx_state_1\/clock_0
Path slack     : 3241666p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   3250000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4824
-------------------------------------   ---- 
End-of-path arrival time (ps)           4824
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_1\/clock_0                          macrocell65         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_1\/q       macrocell65   1250   1250  3227289  RISE       1
\UART_1:BUART:tx_state_1\/main_0  macrocell65   3574   4824  3241666  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_1\/clock_0                          macrocell65         0      0  RISE       1



++++ Path 142 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_1\/q
Path End       : \UART_1:BUART:tx_state_2\/main_0
Capture Clock  : \UART_1:BUART:tx_state_2\/clock_0
Path slack     : 3241666p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   3250000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4824
-------------------------------------   ---- 
End-of-path arrival time (ps)           4824
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_1\/clock_0                          macrocell65         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_1\/q       macrocell65   1250   1250  3227289  RISE       1
\UART_1:BUART:tx_state_2\/main_0  macrocell66   3574   4824  3241666  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_2\/clock_0                          macrocell66         0      0  RISE       1



++++ Path 143 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:Net_622\/q
Path End       : \LIN_1:UART:BUART:sRX:RxShifter:u0\/clk_en
Capture Clock  : \LIN_1:UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 3241944p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -2100
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3247900

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5956
-------------------------------------   ---- 
End-of-path arrival time (ps)           5956
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LIN_1:Net_622\/clock_0                                    macrocell9          0      0  RISE       1

Data path
pin name                                    model name     delay     AT    slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -------  ----  ------
\LIN_1:Net_622\/q                           macrocell9      1250   1250  3237477  RISE       1
\LIN_1:UART:BUART:sRX:RxShifter:u0\/clk_en  datapathcell1   4706   5956  3241944  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:sRX:RxShifter:u0\/clock                  datapathcell1       0      0  RISE       1



++++ Path 144 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:Net_622\/q
Path End       : \LIN_1:UART:BUART:sTX:TxSts\/clk_en
Capture Clock  : \LIN_1:UART:BUART:sTX:TxSts\/clock
Path slack     : 3241944p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -2100
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3247900

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5956
-------------------------------------   ---- 
End-of-path arrival time (ps)           5956
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LIN_1:Net_622\/clock_0                                    macrocell9          0      0  RISE       1

Data path
pin name                             model name    delay     AT    slack  edge  Fanout
-----------------------------------  ------------  -----  -----  -------  ----  ------
\LIN_1:Net_622\/q                    macrocell9     1250   1250  3237477  RISE       1
\LIN_1:UART:BUART:sTX:TxSts\/clk_en  statusicell2   4706   5956  3241944  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:sTX:TxSts\/clock                         statusicell2        0      0  RISE       1



++++ Path 145 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:Net_622\/q
Path End       : \LIN_1:UART:BUART:tx_state_0\/clk_en
Capture Clock  : \LIN_1:UART:BUART:tx_state_0\/clock_0
Path slack     : 3241944p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -2100
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3247900

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5956
-------------------------------------   ---- 
End-of-path arrival time (ps)           5956
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LIN_1:Net_622\/clock_0                                    macrocell9          0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\LIN_1:Net_622\/q                     macrocell9    1250   1250  3237477  RISE       1
\LIN_1:UART:BUART:tx_state_0\/clk_en  macrocell27   4706   5956  3241944  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:tx_state_0\/clock_0                      macrocell27         0      0  RISE       1



++++ Path 146 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:Net_622\/q
Path End       : \LIN_1:UART:BUART:tx_state_1\/clk_en
Capture Clock  : \LIN_1:UART:BUART:tx_state_1\/clock_0
Path slack     : 3241944p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -2100
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3247900

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5956
-------------------------------------   ---- 
End-of-path arrival time (ps)           5956
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LIN_1:Net_622\/clock_0                                    macrocell9          0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\LIN_1:Net_622\/q                     macrocell9    1250   1250  3237477  RISE       1
\LIN_1:UART:BUART:tx_state_1\/clk_en  macrocell28   4706   5956  3241944  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:tx_state_1\/clock_0                      macrocell28         0      0  RISE       1



++++ Path 147 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:UART:BUART:sRX:RxBitCounter\/count_2
Path End       : MODIN3_0/main_0
Capture Clock  : MODIN3_0/clock_0
Path slack     : 3242043p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4447
-------------------------------------   ---- 
End-of-path arrival time (ps)           4447
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\LIN_1:UART:BUART:sRX:RxBitCounter\/count_2  count7cell    2110   2110  3242043  RISE       1
MODIN3_0/main_0                              macrocell1    2337   4447  3242043  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN3_0/clock_0                                           macrocell1          0      0  RISE       1



++++ Path 148 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:UART:BUART:sRX:RxBitCounter\/count_2
Path End       : MODIN3_1/main_0
Capture Clock  : MODIN3_1/clock_0
Path slack     : 3242043p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4447
-------------------------------------   ---- 
End-of-path arrival time (ps)           4447
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\LIN_1:UART:BUART:sRX:RxBitCounter\/count_2  count7cell    2110   2110  3242043  RISE       1
MODIN3_1/main_0                              macrocell2    2337   4447  3242043  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN3_1/clock_0                                           macrocell2          0      0  RISE       1



++++ Path 149 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:UART:BUART:sRX:RxBitCounter\/count_2
Path End       : \LIN_1:UART:BUART:rx_bitclk_enable\/main_0
Capture Clock  : \LIN_1:UART:BUART:rx_bitclk_enable\/clock_0
Path slack     : 3242043p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4447
-------------------------------------   ---- 
End-of-path arrival time (ps)           4447
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\LIN_1:UART:BUART:sRX:RxBitCounter\/count_2  count7cell    2110   2110  3242043  RISE       1
\LIN_1:UART:BUART:rx_bitclk_enable\/main_0   macrocell13   2337   4447  3242043  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:rx_bitclk_enable\/clock_0                macrocell13         0      0  RISE       1



++++ Path 150 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:UART:BUART:sRX:RxBitCounter\/count_1
Path End       : MODIN3_0/main_1
Capture Clock  : MODIN3_0/clock_0
Path slack     : 3242045p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4445
-------------------------------------   ---- 
End-of-path arrival time (ps)           4445
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\LIN_1:UART:BUART:sRX:RxBitCounter\/count_1  count7cell    2110   2110  3242045  RISE       1
MODIN3_0/main_1                              macrocell1    2335   4445  3242045  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN3_0/clock_0                                           macrocell1          0      0  RISE       1



++++ Path 151 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:UART:BUART:sRX:RxBitCounter\/count_1
Path End       : MODIN3_1/main_1
Capture Clock  : MODIN3_1/clock_0
Path slack     : 3242045p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4445
-------------------------------------   ---- 
End-of-path arrival time (ps)           4445
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\LIN_1:UART:BUART:sRX:RxBitCounter\/count_1  count7cell    2110   2110  3242045  RISE       1
MODIN3_1/main_1                              macrocell2    2335   4445  3242045  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN3_1/clock_0                                           macrocell2          0      0  RISE       1



++++ Path 152 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:UART:BUART:sRX:RxBitCounter\/count_1
Path End       : \LIN_1:UART:BUART:rx_bitclk_enable\/main_1
Capture Clock  : \LIN_1:UART:BUART:rx_bitclk_enable\/clock_0
Path slack     : 3242045p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4445
-------------------------------------   ---- 
End-of-path arrival time (ps)           4445
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\LIN_1:UART:BUART:sRX:RxBitCounter\/count_1  count7cell    2110   2110  3242045  RISE       1
\LIN_1:UART:BUART:rx_bitclk_enable\/main_1   macrocell13   2335   4445  3242045  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:rx_bitclk_enable\/clock_0                macrocell13         0      0  RISE       1



++++ Path 153 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:UART:BUART:sRX:RxBitCounter\/count_0
Path End       : \LIN_1:UART:BUART:rx_bitclk_enable\/main_2
Capture Clock  : \LIN_1:UART:BUART:rx_bitclk_enable\/clock_0
Path slack     : 3242058p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4432
-------------------------------------   ---- 
End-of-path arrival time (ps)           4432
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\LIN_1:UART:BUART:sRX:RxBitCounter\/count_0  count7cell    2110   2110  3242058  RISE       1
\LIN_1:UART:BUART:rx_bitclk_enable\/main_2   macrocell13   2322   4432  3242058  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:rx_bitclk_enable\/clock_0                macrocell13         0      0  RISE       1



++++ Path 154 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:UART:BUART:sTX:sCLOCK:TxBitCounter\/count_2
Path End       : \LIN_1:UART:BUART:tx_bitclk\/main_0
Capture Clock  : \LIN_1:UART:BUART:tx_bitclk\/clock_0
Path slack     : 3242060p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4430
-------------------------------------   ---- 
End-of-path arrival time (ps)           4430
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:sTX:sCLOCK:TxBitCounter\/clock           count7cell          0      0  RISE       1

Data path
pin name                                            model name   delay     AT    slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  -------  ----  ------
\LIN_1:UART:BUART:sTX:sCLOCK:TxBitCounter\/count_2  count7cell    2110   2110  3232282  RISE       1
\LIN_1:UART:BUART:tx_bitclk\/main_0                 macrocell25   2320   4430  3242060  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:tx_bitclk\/clock_0                       macrocell25         0      0  RISE       1



++++ Path 155 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:UART:BUART:sTX:sCLOCK:TxBitCounter\/count_0
Path End       : \LIN_1:UART:BUART:tx_bitclk\/main_2
Capture Clock  : \LIN_1:UART:BUART:tx_bitclk\/clock_0
Path slack     : 3242065p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4425
-------------------------------------   ---- 
End-of-path arrival time (ps)           4425
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:sTX:sCLOCK:TxBitCounter\/clock           count7cell          0      0  RISE       1

Data path
pin name                                            model name   delay     AT    slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  -------  ----  ------
\LIN_1:UART:BUART:sTX:sCLOCK:TxBitCounter\/count_0  count7cell    2110   2110  3232287  RISE       1
\LIN_1:UART:BUART:tx_bitclk\/main_2                 macrocell25   2315   4425  3242065  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:tx_bitclk\/clock_0                       macrocell25         0      0  RISE       1



++++ Path 156 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:UART:BUART:sTX:sCLOCK:TxBitCounter\/count_1
Path End       : \LIN_1:UART:BUART:tx_bitclk\/main_1
Capture Clock  : \LIN_1:UART:BUART:tx_bitclk\/clock_0
Path slack     : 3242076p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4414
-------------------------------------   ---- 
End-of-path arrival time (ps)           4414
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:sTX:sCLOCK:TxBitCounter\/clock           count7cell          0      0  RISE       1

Data path
pin name                                            model name   delay     AT    slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  -------  ----  ------
\LIN_1:UART:BUART:sTX:sCLOCK:TxBitCounter\/count_1  count7cell    2110   2110  3232298  RISE       1
\LIN_1:UART:BUART:tx_bitclk\/main_1                 macrocell25   2304   4414  3242076  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:tx_bitclk\/clock_0                       macrocell25         0      0  RISE       1



++++ Path 157 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:bLIN:break_flag\/q
Path End       : \LIN_1:bLIN:state_1\/main_0
Capture Clock  : \LIN_1:bLIN:state_1\/clock_0
Path slack     : 3242114p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4376
-------------------------------------   ---- 
End-of-path arrival time (ps)           4376
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LIN_1:bLIN:break_flag\/clock_0                            macrocell33         0      0  RISE       1

Data path
pin name                     model name   delay     AT    slack  edge  Fanout
---------------------------  -----------  -----  -----  -------  ----  ------
\LIN_1:bLIN:break_flag\/q    macrocell33   1250   1250  3241216  RISE       1
\LIN_1:bLIN:state_1\/main_0  macrocell45   3126   4376  3242114  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LIN_1:bLIN:state_1\/clock_0                               macrocell45         0      0  RISE       1



++++ Path 158 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:bLIN:break_flag\/q
Path End       : \LIN_1:bLIN:break_flag\/main_0
Capture Clock  : \LIN_1:bLIN:break_flag\/clock_0
Path slack     : 3242136p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4354
-------------------------------------   ---- 
End-of-path arrival time (ps)           4354
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LIN_1:bLIN:break_flag\/clock_0                            macrocell33         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\LIN_1:bLIN:break_flag\/q       macrocell33   1250   1250  3241216  RISE       1
\LIN_1:bLIN:break_flag\/main_0  macrocell33   3104   4354  3242136  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LIN_1:bLIN:break_flag\/clock_0                            macrocell33         0      0  RISE       1



++++ Path 159 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:UART:BUART:tx_state_2\/q
Path End       : \LIN_1:UART:BUART:tx_state_2\/main_2
Capture Clock  : \LIN_1:UART:BUART:tx_state_2\/clock_0
Path slack     : 3242141p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4349
-------------------------------------   ---- 
End-of-path arrival time (ps)           4349
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:tx_state_2\/clock_0                      macrocell29         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\LIN_1:UART:BUART:tx_state_2\/q       macrocell29   1250   1250  3234383  RISE       1
\LIN_1:UART:BUART:tx_state_2\/main_2  macrocell29   3099   4349  3242141  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:tx_state_2\/clock_0                      macrocell29         0      0  RISE       1



++++ Path 160 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:UART:BUART:tx_state_2\/q
Path End       : \LIN_1:UART:BUART:txn\/main_4
Capture Clock  : \LIN_1:UART:BUART:txn\/clock_0
Path slack     : 3242141p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4349
-------------------------------------   ---- 
End-of-path arrival time (ps)           4349
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:tx_state_2\/clock_0                      macrocell29         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\LIN_1:UART:BUART:tx_state_2\/q  macrocell29   1250   1250  3234383  RISE       1
\LIN_1:UART:BUART:txn\/main_4    macrocell32   3099   4349  3242141  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:txn\/clock_0                             macrocell32         0      0  RISE       1



++++ Path 161 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:bLIN:inact_state_2\/q
Path End       : \LIN_1:bLIN:inact_detect\/main_2
Capture Clock  : \LIN_1:bLIN:inact_detect\/clock_0
Path slack     : 3242151p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4339
-------------------------------------   ---- 
End-of-path arrival time (ps)           4339
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LIN_1:bLIN:inact_state_2\/clock_0                         macrocell41         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\LIN_1:bLIN:inact_state_2\/q      macrocell41   1250   1250  3234121  RISE       1
\LIN_1:bLIN:inact_detect\/main_2  macrocell38   3089   4339  3242151  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LIN_1:bLIN:inact_detect\/clock_0                          macrocell38         0      0  RISE       1



++++ Path 162 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:bLIN:inact_state_2\/q
Path End       : \LIN_1:bLIN:inact_state_0\/main_1
Capture Clock  : \LIN_1:bLIN:inact_state_0\/clock_0
Path slack     : 3242151p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4339
-------------------------------------   ---- 
End-of-path arrival time (ps)           4339
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LIN_1:bLIN:inact_state_2\/clock_0                         macrocell41         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\LIN_1:bLIN:inact_state_2\/q       macrocell41   1250   1250  3234121  RISE       1
\LIN_1:bLIN:inact_state_0\/main_1  macrocell39   3089   4339  3242151  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LIN_1:bLIN:inact_state_0\/clock_0                         macrocell39         0      0  RISE       1



++++ Path 163 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:bLIN:inact_state_2\/q
Path End       : \LIN_1:bLIN:inact_state_1\/main_1
Capture Clock  : \LIN_1:bLIN:inact_state_1\/clock_0
Path slack     : 3242151p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4339
-------------------------------------   ---- 
End-of-path arrival time (ps)           4339
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LIN_1:bLIN:inact_state_2\/clock_0                         macrocell41         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\LIN_1:bLIN:inact_state_2\/q       macrocell41   1250   1250  3234121  RISE       1
\LIN_1:bLIN:inact_state_1\/main_1  macrocell40   3089   4339  3242151  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LIN_1:bLIN:inact_state_1\/clock_0                         macrocell40         0      0  RISE       1



++++ Path 164 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:bLIN:inact_state_2\/q
Path End       : \LIN_1:bLIN:inact_state_2\/main_1
Capture Clock  : \LIN_1:bLIN:inact_state_2\/clock_0
Path slack     : 3242151p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4339
-------------------------------------   ---- 
End-of-path arrival time (ps)           4339
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LIN_1:bLIN:inact_state_2\/clock_0                         macrocell41         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\LIN_1:bLIN:inact_state_2\/q       macrocell41   1250   1250  3234121  RISE       1
\LIN_1:bLIN:inact_state_2\/main_1  macrocell41   3089   4339  3242151  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LIN_1:bLIN:inact_state_2\/clock_0                         macrocell41         0      0  RISE       1



++++ Path 165 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN3_0/q
Path End       : \LIN_1:UART:BUART:rx_state_0\/main_7
Capture Clock  : \LIN_1:UART:BUART:rx_state_0\/clock_0
Path slack     : 3242164p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4326
-------------------------------------   ---- 
End-of-path arrival time (ps)           4326
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN3_0/clock_0                                           macrocell1          0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
MODIN3_0/q                            macrocell1    1250   1250  3234203  RISE       1
\LIN_1:UART:BUART:rx_state_0\/main_7  macrocell18   3076   4326  3242164  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:rx_state_0\/clock_0                      macrocell18         0      0  RISE       1



++++ Path 166 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN3_0/q
Path End       : MODIN3_0/main_3
Capture Clock  : MODIN3_0/clock_0
Path slack     : 3242166p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4324
-------------------------------------   ---- 
End-of-path arrival time (ps)           4324
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN3_0/clock_0                                           macrocell1          0      0  RISE       1

Data path
pin name         model name   delay     AT    slack  edge  Fanout
---------------  -----------  -----  -----  -------  ----  ------
MODIN3_0/q       macrocell1    1250   1250  3234203  RISE       1
MODIN3_0/main_3  macrocell1    3074   4324  3242166  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN3_0/clock_0                                           macrocell1          0      0  RISE       1



++++ Path 167 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN3_0/q
Path End       : MODIN3_1/main_4
Capture Clock  : MODIN3_1/clock_0
Path slack     : 3242166p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4324
-------------------------------------   ---- 
End-of-path arrival time (ps)           4324
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN3_0/clock_0                                           macrocell1          0      0  RISE       1

Data path
pin name         model name   delay     AT    slack  edge  Fanout
---------------  -----------  -----  -----  -------  ----  ------
MODIN3_0/q       macrocell1    1250   1250  3234203  RISE       1
MODIN3_1/main_4  macrocell2    3074   4324  3242166  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN3_1/clock_0                                           macrocell2          0      0  RISE       1



++++ Path 168 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN3_0/q
Path End       : \LIN_1:UART:BUART:rx_status_3\/main_7
Capture Clock  : \LIN_1:UART:BUART:rx_status_3\/clock_0
Path slack     : 3242309p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4181
-------------------------------------   ---- 
End-of-path arrival time (ps)           4181
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN3_0/clock_0                                           macrocell1          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
MODIN3_0/q                             macrocell1    1250   1250  3234203  RISE       1
\LIN_1:UART:BUART:rx_status_3\/main_7  macrocell22   2931   4181  3242309  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:rx_status_3\/clock_0                     macrocell22         0      0  RISE       1



++++ Path 169 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:UART:BUART:rx_bitclk_enable\/q
Path End       : \LIN_1:UART:BUART:rx_load_fifo\/main_2
Capture Clock  : \LIN_1:UART:BUART:rx_load_fifo\/clock_0
Path slack     : 3242335p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4155
-------------------------------------   ---- 
End-of-path arrival time (ps)           4155
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:rx_bitclk_enable\/clock_0                macrocell13         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\LIN_1:UART:BUART:rx_bitclk_enable\/q   macrocell13   1250   1250  3238903  RISE       1
\LIN_1:UART:BUART:rx_load_fifo\/main_2  macrocell16   2905   4155  3242335  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:rx_load_fifo\/clock_0                    macrocell16         0      0  RISE       1



++++ Path 170 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:UART:BUART:rx_bitclk_enable\/q
Path End       : \LIN_1:UART:BUART:rx_state_3\/main_2
Capture Clock  : \LIN_1:UART:BUART:rx_state_3\/clock_0
Path slack     : 3242335p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4155
-------------------------------------   ---- 
End-of-path arrival time (ps)           4155
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:rx_bitclk_enable\/clock_0                macrocell13         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\LIN_1:UART:BUART:rx_bitclk_enable\/q  macrocell13   1250   1250  3238903  RISE       1
\LIN_1:UART:BUART:rx_state_3\/main_2   macrocell20   2905   4155  3242335  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:rx_state_3\/clock_0                      macrocell20         0      0  RISE       1



++++ Path 171 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:UART:BUART:rx_bitclk_enable\/q
Path End       : \LIN_1:UART:BUART:rx_status_3\/main_2
Capture Clock  : \LIN_1:UART:BUART:rx_status_3\/clock_0
Path slack     : 3242335p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4155
-------------------------------------   ---- 
End-of-path arrival time (ps)           4155
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:rx_bitclk_enable\/clock_0                macrocell13         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\LIN_1:UART:BUART:rx_bitclk_enable\/q  macrocell13   1250   1250  3238903  RISE       1
\LIN_1:UART:BUART:rx_status_3\/main_2  macrocell22   2905   4155  3242335  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:rx_status_3\/clock_0                     macrocell22         0      0  RISE       1



++++ Path 172 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:UART:BUART:rx_bitclk_enable\/q
Path End       : \LIN_1:UART:BUART:rx_state_0\/main_2
Capture Clock  : \LIN_1:UART:BUART:rx_state_0\/clock_0
Path slack     : 3242339p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4151
-------------------------------------   ---- 
End-of-path arrival time (ps)           4151
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:rx_bitclk_enable\/clock_0                macrocell13         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\LIN_1:UART:BUART:rx_bitclk_enable\/q  macrocell13   1250   1250  3238903  RISE       1
\LIN_1:UART:BUART:rx_state_0\/main_2   macrocell18   2901   4151  3242339  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:rx_state_0\/clock_0                      macrocell18         0      0  RISE       1



++++ Path 173 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:UART:BUART:rx_bitclk_enable\/q
Path End       : \LIN_1:UART:BUART:rx_state_2\/main_2
Capture Clock  : \LIN_1:UART:BUART:rx_state_2\/clock_0
Path slack     : 3242339p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4151
-------------------------------------   ---- 
End-of-path arrival time (ps)           4151
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:rx_bitclk_enable\/clock_0                macrocell13         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\LIN_1:UART:BUART:rx_bitclk_enable\/q  macrocell13   1250   1250  3238903  RISE       1
\LIN_1:UART:BUART:rx_state_2\/main_2   macrocell19   2901   4151  3242339  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:rx_state_2\/clock_0                      macrocell19         0      0  RISE       1



++++ Path 174 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:UART:BUART:rx_address_detected\/q
Path End       : \LIN_1:UART:BUART:rx_load_fifo\/main_0
Capture Clock  : \LIN_1:UART:BUART:rx_load_fifo\/clock_0
Path slack     : 3242431p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4059
-------------------------------------   ---- 
End-of-path arrival time (ps)           4059
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:rx_address_detected\/clock_0             macrocell12         0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\LIN_1:UART:BUART:rx_address_detected\/q  macrocell12   1250   1250  3236077  RISE       1
\LIN_1:UART:BUART:rx_load_fifo\/main_0    macrocell16   2809   4059  3242431  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:rx_load_fifo\/clock_0                    macrocell16         0      0  RISE       1



++++ Path 175 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:UART:BUART:rx_address_detected\/q
Path End       : \LIN_1:UART:BUART:rx_state_3\/main_0
Capture Clock  : \LIN_1:UART:BUART:rx_state_3\/clock_0
Path slack     : 3242431p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4059
-------------------------------------   ---- 
End-of-path arrival time (ps)           4059
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:rx_address_detected\/clock_0             macrocell12         0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\LIN_1:UART:BUART:rx_address_detected\/q  macrocell12   1250   1250  3236077  RISE       1
\LIN_1:UART:BUART:rx_state_3\/main_0      macrocell20   2809   4059  3242431  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:rx_state_3\/clock_0                      macrocell20         0      0  RISE       1



++++ Path 176 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:UART:BUART:rx_address_detected\/q
Path End       : \LIN_1:UART:BUART:rx_state_stop1_reg\/main_0
Capture Clock  : \LIN_1:UART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 3242431p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4059
-------------------------------------   ---- 
End-of-path arrival time (ps)           4059
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:rx_address_detected\/clock_0             macrocell12         0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\LIN_1:UART:BUART:rx_address_detected\/q      macrocell12   1250   1250  3236077  RISE       1
\LIN_1:UART:BUART:rx_state_stop1_reg\/main_0  macrocell21   2809   4059  3242431  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:rx_state_stop1_reg\/clock_0              macrocell21         0      0  RISE       1



++++ Path 177 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:UART:BUART:rx_address_detected\/q
Path End       : \LIN_1:UART:BUART:rx_status_3\/main_0
Capture Clock  : \LIN_1:UART:BUART:rx_status_3\/clock_0
Path slack     : 3242431p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4059
-------------------------------------   ---- 
End-of-path arrival time (ps)           4059
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:rx_address_detected\/clock_0             macrocell12         0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\LIN_1:UART:BUART:rx_address_detected\/q  macrocell12   1250   1250  3236077  RISE       1
\LIN_1:UART:BUART:rx_status_3\/main_0     macrocell22   2809   4059  3242431  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:rx_status_3\/clock_0                     macrocell22         0      0  RISE       1



++++ Path 178 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:UART:BUART:rx_state_2\/q
Path End       : \LIN_1:UART:BUART:rx_load_fifo\/main_4
Capture Clock  : \LIN_1:UART:BUART:rx_load_fifo\/clock_0
Path slack     : 3242442p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4048
-------------------------------------   ---- 
End-of-path arrival time (ps)           4048
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:rx_state_2\/clock_0                      macrocell19         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\LIN_1:UART:BUART:rx_state_2\/q         macrocell19   1250   1250  3236089  RISE       1
\LIN_1:UART:BUART:rx_load_fifo\/main_4  macrocell16   2798   4048  3242442  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:rx_load_fifo\/clock_0                    macrocell16         0      0  RISE       1



++++ Path 179 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:UART:BUART:rx_state_2\/q
Path End       : \LIN_1:UART:BUART:rx_state_3\/main_4
Capture Clock  : \LIN_1:UART:BUART:rx_state_3\/clock_0
Path slack     : 3242442p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4048
-------------------------------------   ---- 
End-of-path arrival time (ps)           4048
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:rx_state_2\/clock_0                      macrocell19         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\LIN_1:UART:BUART:rx_state_2\/q       macrocell19   1250   1250  3236089  RISE       1
\LIN_1:UART:BUART:rx_state_3\/main_4  macrocell20   2798   4048  3242442  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:rx_state_3\/clock_0                      macrocell20         0      0  RISE       1



++++ Path 180 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:UART:BUART:rx_state_2\/q
Path End       : \LIN_1:UART:BUART:rx_state_stop1_reg\/main_3
Capture Clock  : \LIN_1:UART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 3242442p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4048
-------------------------------------   ---- 
End-of-path arrival time (ps)           4048
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:rx_state_2\/clock_0                      macrocell19         0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\LIN_1:UART:BUART:rx_state_2\/q               macrocell19   1250   1250  3236089  RISE       1
\LIN_1:UART:BUART:rx_state_stop1_reg\/main_3  macrocell21   2798   4048  3242442  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:rx_state_stop1_reg\/clock_0              macrocell21         0      0  RISE       1



++++ Path 181 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:UART:BUART:rx_state_2\/q
Path End       : \LIN_1:UART:BUART:rx_status_3\/main_4
Capture Clock  : \LIN_1:UART:BUART:rx_status_3\/clock_0
Path slack     : 3242442p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4048
-------------------------------------   ---- 
End-of-path arrival time (ps)           4048
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:rx_state_2\/clock_0                      macrocell19         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\LIN_1:UART:BUART:rx_state_2\/q        macrocell19   1250   1250  3236089  RISE       1
\LIN_1:UART:BUART:rx_status_3\/main_4  macrocell22   2798   4048  3242442  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:rx_status_3\/clock_0                     macrocell22         0      0  RISE       1



++++ Path 182 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:UART:BUART:rx_address_detected\/q
Path End       : \LIN_1:UART:BUART:rx_state_0\/main_0
Capture Clock  : \LIN_1:UART:BUART:rx_state_0\/clock_0
Path slack     : 3242449p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4041
-------------------------------------   ---- 
End-of-path arrival time (ps)           4041
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:rx_address_detected\/clock_0             macrocell12         0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\LIN_1:UART:BUART:rx_address_detected\/q  macrocell12   1250   1250  3236077  RISE       1
\LIN_1:UART:BUART:rx_state_0\/main_0      macrocell18   2791   4041  3242449  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:rx_state_0\/clock_0                      macrocell18         0      0  RISE       1



++++ Path 183 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:UART:BUART:rx_address_detected\/q
Path End       : \LIN_1:UART:BUART:rx_state_2\/main_0
Capture Clock  : \LIN_1:UART:BUART:rx_state_2\/clock_0
Path slack     : 3242449p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4041
-------------------------------------   ---- 
End-of-path arrival time (ps)           4041
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:rx_address_detected\/clock_0             macrocell12         0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\LIN_1:UART:BUART:rx_address_detected\/q  macrocell12   1250   1250  3236077  RISE       1
\LIN_1:UART:BUART:rx_state_2\/main_0      macrocell19   2791   4041  3242449  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:rx_state_2\/clock_0                      macrocell19         0      0  RISE       1



++++ Path 184 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:UART:BUART:rx_state_2\/q
Path End       : \LIN_1:UART:BUART:rx_state_0\/main_4
Capture Clock  : \LIN_1:UART:BUART:rx_state_0\/clock_0
Path slack     : 3242461p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4029
-------------------------------------   ---- 
End-of-path arrival time (ps)           4029
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:rx_state_2\/clock_0                      macrocell19         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\LIN_1:UART:BUART:rx_state_2\/q       macrocell19   1250   1250  3236089  RISE       1
\LIN_1:UART:BUART:rx_state_0\/main_4  macrocell18   2779   4029  3242461  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:rx_state_0\/clock_0                      macrocell18         0      0  RISE       1



++++ Path 185 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:UART:BUART:rx_state_2\/q
Path End       : \LIN_1:UART:BUART:rx_state_2\/main_4
Capture Clock  : \LIN_1:UART:BUART:rx_state_2\/clock_0
Path slack     : 3242461p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4029
-------------------------------------   ---- 
End-of-path arrival time (ps)           4029
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:rx_state_2\/clock_0                      macrocell19         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\LIN_1:UART:BUART:rx_state_2\/q       macrocell19   1250   1250  3236089  RISE       1
\LIN_1:UART:BUART:rx_state_2\/main_4  macrocell19   2779   4029  3242461  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:rx_state_2\/clock_0                      macrocell19         0      0  RISE       1



++++ Path 186 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:UART:BUART:txn\/q
Path End       : Net_182/main_0
Capture Clock  : Net_182/clock_0
Path slack     : 3242462p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4028
-------------------------------------   ---- 
End-of-path arrival time (ps)           4028
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:txn\/clock_0                             macrocell32         0      0  RISE       1

Data path
pin name                  model name   delay     AT    slack  edge  Fanout
------------------------  -----------  -----  -----  -------  ----  ------
\LIN_1:UART:BUART:txn\/q  macrocell32   1250   1250  3242462  RISE       1
Net_182/main_0            macrocell3    2778   4028  3242462  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_182/clock_0                                            macrocell3          0      0  RISE       1



++++ Path 187 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:UART:BUART:txn\/q
Path End       : \LIN_1:UART:BUART:txn\/main_0
Capture Clock  : \LIN_1:UART:BUART:txn\/clock_0
Path slack     : 3242475p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4015
-------------------------------------   ---- 
End-of-path arrival time (ps)           4015
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:txn\/clock_0                             macrocell32         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\LIN_1:UART:BUART:txn\/q       macrocell32   1250   1250  3242462  RISE       1
\LIN_1:UART:BUART:txn\/main_0  macrocell32   2765   4015  3242475  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:txn\/clock_0                             macrocell32         0      0  RISE       1



++++ Path 188 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:UART:BUART:rx_state_0\/q
Path End       : \LIN_1:UART:BUART:rx_load_fifo\/main_1
Capture Clock  : \LIN_1:UART:BUART:rx_load_fifo\/clock_0
Path slack     : 3242621p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3869
-------------------------------------   ---- 
End-of-path arrival time (ps)           3869
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:rx_state_0\/clock_0                      macrocell18         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\LIN_1:UART:BUART:rx_state_0\/q         macrocell18   1250   1250  3236249  RISE       1
\LIN_1:UART:BUART:rx_load_fifo\/main_1  macrocell16   2619   3869  3242621  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:rx_load_fifo\/clock_0                    macrocell16         0      0  RISE       1



++++ Path 189 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:UART:BUART:rx_state_0\/q
Path End       : \LIN_1:UART:BUART:rx_state_3\/main_1
Capture Clock  : \LIN_1:UART:BUART:rx_state_3\/clock_0
Path slack     : 3242621p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3869
-------------------------------------   ---- 
End-of-path arrival time (ps)           3869
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:rx_state_0\/clock_0                      macrocell18         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\LIN_1:UART:BUART:rx_state_0\/q       macrocell18   1250   1250  3236249  RISE       1
\LIN_1:UART:BUART:rx_state_3\/main_1  macrocell20   2619   3869  3242621  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:rx_state_3\/clock_0                      macrocell20         0      0  RISE       1



++++ Path 190 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:UART:BUART:rx_state_0\/q
Path End       : \LIN_1:UART:BUART:rx_state_stop1_reg\/main_1
Capture Clock  : \LIN_1:UART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 3242621p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3869
-------------------------------------   ---- 
End-of-path arrival time (ps)           3869
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:rx_state_0\/clock_0                      macrocell18         0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\LIN_1:UART:BUART:rx_state_0\/q               macrocell18   1250   1250  3236249  RISE       1
\LIN_1:UART:BUART:rx_state_stop1_reg\/main_1  macrocell21   2619   3869  3242621  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:rx_state_stop1_reg\/clock_0              macrocell21         0      0  RISE       1



++++ Path 191 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:UART:BUART:rx_state_0\/q
Path End       : \LIN_1:UART:BUART:rx_status_3\/main_1
Capture Clock  : \LIN_1:UART:BUART:rx_status_3\/clock_0
Path slack     : 3242621p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3869
-------------------------------------   ---- 
End-of-path arrival time (ps)           3869
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:rx_state_0\/clock_0                      macrocell18         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\LIN_1:UART:BUART:rx_state_0\/q        macrocell18   1250   1250  3236249  RISE       1
\LIN_1:UART:BUART:rx_status_3\/main_1  macrocell22   2619   3869  3242621  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:rx_status_3\/clock_0                     macrocell22         0      0  RISE       1



++++ Path 192 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:UART:BUART:rx_state_0\/q
Path End       : \LIN_1:UART:BUART:rx_state_0\/main_1
Capture Clock  : \LIN_1:UART:BUART:rx_state_0\/clock_0
Path slack     : 3242622p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3868
-------------------------------------   ---- 
End-of-path arrival time (ps)           3868
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:rx_state_0\/clock_0                      macrocell18         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\LIN_1:UART:BUART:rx_state_0\/q       macrocell18   1250   1250  3236249  RISE       1
\LIN_1:UART:BUART:rx_state_0\/main_1  macrocell18   2618   3868  3242622  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:rx_state_0\/clock_0                      macrocell18         0      0  RISE       1



++++ Path 193 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:UART:BUART:rx_state_0\/q
Path End       : \LIN_1:UART:BUART:rx_state_2\/main_1
Capture Clock  : \LIN_1:UART:BUART:rx_state_2\/clock_0
Path slack     : 3242622p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3868
-------------------------------------   ---- 
End-of-path arrival time (ps)           3868
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:rx_state_0\/clock_0                      macrocell18         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\LIN_1:UART:BUART:rx_state_0\/q       macrocell18   1250   1250  3236249  RISE       1
\LIN_1:UART:BUART:rx_state_2\/main_1  macrocell19   2618   3868  3242622  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:rx_state_2\/clock_0                      macrocell19         0      0  RISE       1



++++ Path 194 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:bLIN:state_2\/q
Path End       : \LIN_1:bLIN:state_2\/main_3
Capture Clock  : \LIN_1:bLIN:state_2\/clock_0
Path slack     : 3242624p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3866
-------------------------------------   ---- 
End-of-path arrival time (ps)           3866
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LIN_1:bLIN:state_2\/clock_0                               macrocell46         0      0  RISE       1

Data path
pin name                     model name   delay     AT    slack  edge  Fanout
---------------------------  -----------  -----  -----  -------  ----  ------
\LIN_1:bLIN:state_2\/q       macrocell46   1250   1250  3232873  RISE       1
\LIN_1:bLIN:state_2\/main_3  macrocell46   2616   3866  3242624  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LIN_1:bLIN:state_2\/clock_0                               macrocell46         0      0  RISE       1



++++ Path 195 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:bLIN:inact_state_1\/q
Path End       : \LIN_1:bLIN:inact_detect\/main_3
Capture Clock  : \LIN_1:bLIN:inact_detect\/clock_0
Path slack     : 3242634p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3856
-------------------------------------   ---- 
End-of-path arrival time (ps)           3856
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LIN_1:bLIN:inact_state_1\/clock_0                         macrocell40         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\LIN_1:bLIN:inact_state_1\/q      macrocell40   1250   1250  3234601  RISE       1
\LIN_1:bLIN:inact_detect\/main_3  macrocell38   2606   3856  3242634  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LIN_1:bLIN:inact_detect\/clock_0                          macrocell38         0      0  RISE       1



++++ Path 196 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:bLIN:inact_state_1\/q
Path End       : \LIN_1:bLIN:inact_state_0\/main_2
Capture Clock  : \LIN_1:bLIN:inact_state_0\/clock_0
Path slack     : 3242634p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3856
-------------------------------------   ---- 
End-of-path arrival time (ps)           3856
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LIN_1:bLIN:inact_state_1\/clock_0                         macrocell40         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\LIN_1:bLIN:inact_state_1\/q       macrocell40   1250   1250  3234601  RISE       1
\LIN_1:bLIN:inact_state_0\/main_2  macrocell39   2606   3856  3242634  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LIN_1:bLIN:inact_state_0\/clock_0                         macrocell39         0      0  RISE       1



++++ Path 197 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:bLIN:inact_state_1\/q
Path End       : \LIN_1:bLIN:inact_state_1\/main_2
Capture Clock  : \LIN_1:bLIN:inact_state_1\/clock_0
Path slack     : 3242634p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3856
-------------------------------------   ---- 
End-of-path arrival time (ps)           3856
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LIN_1:bLIN:inact_state_1\/clock_0                         macrocell40         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\LIN_1:bLIN:inact_state_1\/q       macrocell40   1250   1250  3234601  RISE       1
\LIN_1:bLIN:inact_state_1\/main_2  macrocell40   2606   3856  3242634  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LIN_1:bLIN:inact_state_1\/clock_0                         macrocell40         0      0  RISE       1



++++ Path 198 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:bLIN:inact_state_1\/q
Path End       : \LIN_1:bLIN:inact_state_2\/main_2
Capture Clock  : \LIN_1:bLIN:inact_state_2\/clock_0
Path slack     : 3242634p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3856
-------------------------------------   ---- 
End-of-path arrival time (ps)           3856
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LIN_1:bLIN:inact_state_1\/clock_0                         macrocell40         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\LIN_1:bLIN:inact_state_1\/q       macrocell40   1250   1250  3234601  RISE       1
\LIN_1:bLIN:inact_state_2\/main_2  macrocell41   2606   3856  3242634  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LIN_1:bLIN:inact_state_2\/clock_0                         macrocell41         0      0  RISE       1



++++ Path 199 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:UART:BUART:rx_state_3\/q
Path End       : \LIN_1:UART:BUART:rx_load_fifo\/main_3
Capture Clock  : \LIN_1:UART:BUART:rx_load_fifo\/clock_0
Path slack     : 3242639p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3851
-------------------------------------   ---- 
End-of-path arrival time (ps)           3851
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:rx_state_3\/clock_0                      macrocell20         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\LIN_1:UART:BUART:rx_state_3\/q         macrocell20   1250   1250  3236268  RISE       1
\LIN_1:UART:BUART:rx_load_fifo\/main_3  macrocell16   2601   3851  3242639  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:rx_load_fifo\/clock_0                    macrocell16         0      0  RISE       1



++++ Path 200 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:UART:BUART:rx_state_3\/q
Path End       : \LIN_1:UART:BUART:rx_state_3\/main_3
Capture Clock  : \LIN_1:UART:BUART:rx_state_3\/clock_0
Path slack     : 3242639p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3851
-------------------------------------   ---- 
End-of-path arrival time (ps)           3851
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:rx_state_3\/clock_0                      macrocell20         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\LIN_1:UART:BUART:rx_state_3\/q       macrocell20   1250   1250  3236268  RISE       1
\LIN_1:UART:BUART:rx_state_3\/main_3  macrocell20   2601   3851  3242639  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:rx_state_3\/clock_0                      macrocell20         0      0  RISE       1



++++ Path 201 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:UART:BUART:rx_state_3\/q
Path End       : \LIN_1:UART:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \LIN_1:UART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 3242639p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3851
-------------------------------------   ---- 
End-of-path arrival time (ps)           3851
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:rx_state_3\/clock_0                      macrocell20         0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\LIN_1:UART:BUART:rx_state_3\/q               macrocell20   1250   1250  3236268  RISE       1
\LIN_1:UART:BUART:rx_state_stop1_reg\/main_2  macrocell21   2601   3851  3242639  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:rx_state_stop1_reg\/clock_0              macrocell21         0      0  RISE       1



++++ Path 202 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:UART:BUART:rx_state_3\/q
Path End       : \LIN_1:UART:BUART:rx_status_3\/main_3
Capture Clock  : \LIN_1:UART:BUART:rx_status_3\/clock_0
Path slack     : 3242639p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3851
-------------------------------------   ---- 
End-of-path arrival time (ps)           3851
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:rx_state_3\/clock_0                      macrocell20         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\LIN_1:UART:BUART:rx_state_3\/q        macrocell20   1250   1250  3236268  RISE       1
\LIN_1:UART:BUART:rx_status_3\/main_3  macrocell22   2601   3851  3242639  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:rx_status_3\/clock_0                     macrocell22         0      0  RISE       1



++++ Path 203 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:UART:BUART:rx_state_3\/q
Path End       : \LIN_1:UART:BUART:rx_state_0\/main_3
Capture Clock  : \LIN_1:UART:BUART:rx_state_0\/clock_0
Path slack     : 3242640p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3850
-------------------------------------   ---- 
End-of-path arrival time (ps)           3850
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:rx_state_3\/clock_0                      macrocell20         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\LIN_1:UART:BUART:rx_state_3\/q       macrocell20   1250   1250  3236268  RISE       1
\LIN_1:UART:BUART:rx_state_0\/main_3  macrocell18   2600   3850  3242640  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:rx_state_0\/clock_0                      macrocell18         0      0  RISE       1



++++ Path 204 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:UART:BUART:rx_state_3\/q
Path End       : \LIN_1:UART:BUART:rx_state_2\/main_3
Capture Clock  : \LIN_1:UART:BUART:rx_state_2\/clock_0
Path slack     : 3242640p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3850
-------------------------------------   ---- 
End-of-path arrival time (ps)           3850
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:rx_state_3\/clock_0                      macrocell20         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\LIN_1:UART:BUART:rx_state_3\/q       macrocell20   1250   1250  3236268  RISE       1
\LIN_1:UART:BUART:rx_state_2\/main_3  macrocell19   2600   3850  3242640  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:rx_state_2\/clock_0                      macrocell19         0      0  RISE       1



++++ Path 205 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:UART:BUART:rx_load_fifo\/q
Path End       : \LIN_1:UART:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \LIN_1:UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 3242792p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -1930
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3248070

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5278
-------------------------------------   ---- 
End-of-path arrival time (ps)           5278
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:rx_load_fifo\/clock_0                    macrocell16         0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\LIN_1:UART:BUART:rx_load_fifo\/q            macrocell16     1250   1250  3232849  RISE       1
\LIN_1:UART:BUART:sRX:RxShifter:u0\/f0_load  datapathcell1   4028   5278  3242792  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:sRX:RxShifter:u0\/clock                  datapathcell1       0      0  RISE       1



++++ Path 206 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:UART:BUART:tx_state_1\/q
Path End       : \LIN_1:UART:BUART:tx_state_0\/main_0
Capture Clock  : \LIN_1:UART:BUART:tx_state_0\/clock_0
Path slack     : 3242922p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3568
-------------------------------------   ---- 
End-of-path arrival time (ps)           3568
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:tx_state_1\/clock_0                      macrocell28         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\LIN_1:UART:BUART:tx_state_1\/q       macrocell28   1250   1250  3233183  RISE       1
\LIN_1:UART:BUART:tx_state_0\/main_0  macrocell27   2318   3568  3242922  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:tx_state_0\/clock_0                      macrocell27         0      0  RISE       1



++++ Path 207 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:UART:BUART:tx_state_1\/q
Path End       : \LIN_1:UART:BUART:tx_state_1\/main_0
Capture Clock  : \LIN_1:UART:BUART:tx_state_1\/clock_0
Path slack     : 3242922p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3568
-------------------------------------   ---- 
End-of-path arrival time (ps)           3568
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:tx_state_1\/clock_0                      macrocell28         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\LIN_1:UART:BUART:tx_state_1\/q       macrocell28   1250   1250  3233183  RISE       1
\LIN_1:UART:BUART:tx_state_1\/main_0  macrocell28   2318   3568  3242922  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:tx_state_1\/clock_0                      macrocell28         0      0  RISE       1



++++ Path 208 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:UART:BUART:tx_bitclk\/q
Path End       : \LIN_1:UART:BUART:tx_state_0\/main_4
Capture Clock  : \LIN_1:UART:BUART:tx_state_0\/clock_0
Path slack     : 3242930p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3560
-------------------------------------   ---- 
End-of-path arrival time (ps)           3560
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:tx_bitclk\/clock_0                       macrocell25         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\LIN_1:UART:BUART:tx_bitclk\/q        macrocell25   1250   1250  3232599  RISE       1
\LIN_1:UART:BUART:tx_state_0\/main_4  macrocell27   2310   3560  3242930  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:tx_state_0\/clock_0                      macrocell27         0      0  RISE       1



++++ Path 209 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:UART:BUART:tx_bitclk\/q
Path End       : \LIN_1:UART:BUART:tx_state_1\/main_3
Capture Clock  : \LIN_1:UART:BUART:tx_state_1\/clock_0
Path slack     : 3242930p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3560
-------------------------------------   ---- 
End-of-path arrival time (ps)           3560
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:tx_bitclk\/clock_0                       macrocell25         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\LIN_1:UART:BUART:tx_bitclk\/q        macrocell25   1250   1250  3232599  RISE       1
\LIN_1:UART:BUART:tx_state_1\/main_3  macrocell28   2310   3560  3242930  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:tx_state_1\/clock_0                      macrocell28         0      0  RISE       1



++++ Path 210 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:UART:BUART:rx_last\/q
Path End       : \LIN_1:UART:BUART:rx_state_2\/main_6
Capture Clock  : \LIN_1:UART:BUART:rx_state_2\/clock_0
Path slack     : 3242938p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3552
-------------------------------------   ---- 
End-of-path arrival time (ps)           3552
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:rx_last\/clock_0                         macrocell15         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\LIN_1:UART:BUART:rx_last\/q          macrocell15   1250   1250  3242938  RISE       1
\LIN_1:UART:BUART:rx_state_2\/main_6  macrocell19   2302   3552  3242938  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:rx_state_2\/clock_0                      macrocell19         0      0  RISE       1



++++ Path 211 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:txn\/q
Path End       : \UART_1:BUART:txn\/main_0
Capture Clock  : \UART_1:BUART:txn\/clock_0
Path slack     : 3242939p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   3250000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3551
-------------------------------------   ---- 
End-of-path arrival time (ps)           3551
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:txn\/clock_0                                 macrocell69         0      0  RISE       1

Data path
pin name                   model name   delay     AT    slack  edge  Fanout
-------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:txn\/q       macrocell69   1250   1250  3242939  RISE       1
\UART_1:BUART:txn\/main_0  macrocell69   2301   3551  3242939  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:txn\/clock_0                                 macrocell69         0      0  RISE       1



++++ Path 212 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:bLIN:state_0\/q
Path End       : \LIN_1:bLIN:state_0\/main_5
Capture Clock  : \LIN_1:bLIN:state_0\/clock_0
Path slack     : 3242941p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3549
-------------------------------------   ---- 
End-of-path arrival time (ps)           3549
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LIN_1:bLIN:state_0\/clock_0                               macrocell44         0      0  RISE       1

Data path
pin name                     model name   delay     AT    slack  edge  Fanout
---------------------------  -----------  -----  -----  -------  ----  ------
\LIN_1:bLIN:state_0\/q       macrocell44   1250   1250  3232110  RISE       1
\LIN_1:bLIN:state_0\/main_5  macrocell44   2299   3549  3242941  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LIN_1:bLIN:state_0\/clock_0                               macrocell44         0      0  RISE       1



++++ Path 213 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:bLIN:inact_detect\/q
Path End       : \LIN_1:bLIN:inact_detect\/main_1
Capture Clock  : \LIN_1:bLIN:inact_detect\/clock_0
Path slack     : 3242945p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3545
-------------------------------------   ---- 
End-of-path arrival time (ps)           3545
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LIN_1:bLIN:inact_detect\/clock_0                          macrocell38         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\LIN_1:bLIN:inact_detect\/q       macrocell38   1250   1250  3242945  RISE       1
\LIN_1:bLIN:inact_detect\/main_1  macrocell38   2295   3545  3242945  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LIN_1:bLIN:inact_detect\/clock_0                          macrocell38         0      0  RISE       1



++++ Path 214 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:bLIN:rxd_mux_ctrl\/q
Path End       : \LIN_1:Net_630\/main_0
Capture Clock  : \LIN_1:Net_630\/clock_0
Path slack     : 3242947p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3543
-------------------------------------   ---- 
End-of-path arrival time (ps)           3543
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LIN_1:bLIN:rxd_mux_ctrl\/clock_0                          macrocell42         0      0  RISE       1

Data path
pin name                     model name   delay     AT    slack  edge  Fanout
---------------------------  -----------  -----  -----  -------  ----  ------
\LIN_1:bLIN:rxd_mux_ctrl\/q  macrocell42   1250   1250  3242947  RISE       1
\LIN_1:Net_630\/main_0       macrocell10   2293   3543  3242947  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LIN_1:Net_630\/clock_0                                    macrocell10         0      0  RISE       1



++++ Path 215 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:bLIN:rxd_mux_ctrl\/q
Path End       : \LIN_1:bLIN:rxd_mux_ctrl\/main_2
Capture Clock  : \LIN_1:bLIN:rxd_mux_ctrl\/clock_0
Path slack     : 3242947p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3543
-------------------------------------   ---- 
End-of-path arrival time (ps)           3543
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LIN_1:bLIN:rxd_mux_ctrl\/clock_0                          macrocell42         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\LIN_1:bLIN:rxd_mux_ctrl\/q       macrocell42   1250   1250  3242947  RISE       1
\LIN_1:bLIN:rxd_mux_ctrl\/main_2  macrocell42   2293   3543  3242947  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LIN_1:bLIN:rxd_mux_ctrl\/clock_0                          macrocell42         0      0  RISE       1



++++ Path 216 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:UART:BUART:tx_state_0\/q
Path End       : \LIN_1:UART:BUART:tx_state_0\/main_1
Capture Clock  : \LIN_1:UART:BUART:tx_state_0\/clock_0
Path slack     : 3242950p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3540
-------------------------------------   ---- 
End-of-path arrival time (ps)           3540
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:tx_state_0\/clock_0                      macrocell27         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\LIN_1:UART:BUART:tx_state_0\/q       macrocell27   1250   1250  3232455  RISE       1
\LIN_1:UART:BUART:tx_state_0\/main_1  macrocell27   2290   3540  3242950  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:tx_state_0\/clock_0                      macrocell27         0      0  RISE       1



++++ Path 217 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:UART:BUART:tx_state_0\/q
Path End       : \LIN_1:UART:BUART:tx_state_1\/main_1
Capture Clock  : \LIN_1:UART:BUART:tx_state_1\/clock_0
Path slack     : 3242950p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3540
-------------------------------------   ---- 
End-of-path arrival time (ps)           3540
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:tx_state_0\/clock_0                      macrocell27         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\LIN_1:UART:BUART:tx_state_0\/q       macrocell27   1250   1250  3232455  RISE       1
\LIN_1:UART:BUART:tx_state_1\/main_1  macrocell28   2290   3540  3242950  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:tx_state_1\/clock_0                      macrocell28         0      0  RISE       1



++++ Path 218 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:bLIN:inact_state_2\/q
Path End       : \LIN_1:bLIN:StsReg\/status_2
Capture Clock  : \LIN_1:bLIN:StsReg\/clock
Path slack     : 3244214p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -1570
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3248430

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4216
-------------------------------------   ---- 
End-of-path arrival time (ps)           4216
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LIN_1:bLIN:inact_state_2\/clock_0                         macrocell41         0      0  RISE       1

Data path
pin name                      model name    delay     AT    slack  edge  Fanout
----------------------------  ------------  -----  -----  -------  ----  ------
\LIN_1:bLIN:inact_state_2\/q  macrocell41    1250   1250  3234121  RISE       1
\LIN_1:bLIN:StsReg\/status_2  statusicell3   2966   4216  3244214  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LIN_1:bLIN:StsReg\/clock                                  statusicell3        0      0  RISE       1



++++ Path 219 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_2:PWMUDB:runmode_enable\/q
Path End       : \PWM_2:PWMUDB:sP8:pwmdp:u0\/cs_addr_1
Capture Clock  : \PWM_2:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 9981004p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   10000000
- Setup time                                     -11520
--------------------------------------------   -------- 
End-of-path required time (ps)                  9988480

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7476
-------------------------------------   ---- 
End-of-path arrival time (ps)           7476
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_2:PWMUDB:runmode_enable\/clock_0                      macrocell57         0      0  RISE       1

Data path
pin name                               model name     delay     AT    slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -------  ----  ------
\PWM_2:PWMUDB:runmode_enable\/q        macrocell57     1250   1250  9981004  RISE       1
\PWM_2:PWMUDB:sP8:pwmdp:u0\/cs_addr_1  datapathcell6   6226   7476  9981004  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_2:PWMUDB:sP8:pwmdp:u0\/clock                          datapathcell6       0      0  RISE       1



++++ Path 220 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_2:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \PWM_2:PWMUDB:sP8:pwmdp:u0\/cs_addr_2
Capture Clock  : \PWM_2:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 9981135p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   10000000
- Setup time                                     -11520
--------------------------------------------   -------- 
End-of-path required time (ps)                  9988480

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7345
-------------------------------------   ---- 
End-of-path arrival time (ps)           7345
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_2:PWMUDB:sP8:pwmdp:u0\/clock                          datapathcell6       0      0  RISE       1

Data path
pin name                               model name     delay     AT    slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -------  ----  ------
\PWM_2:PWMUDB:sP8:pwmdp:u0\/z0_comb    datapathcell6   3850   3850  9981135  RISE       1
\PWM_2:PWMUDB:sP8:pwmdp:u0\/cs_addr_2  datapathcell6   3495   7345  9981135  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_2:PWMUDB:sP8:pwmdp:u0\/clock                          datapathcell6       0      0  RISE       1



++++ Path 221 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_1:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \PWM_1:PWMUDB:sP8:pwmdp:u0\/cs_addr_2
Capture Clock  : \PWM_1:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 9981164p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   10000000
- Setup time                                     -11520
--------------------------------------------   -------- 
End-of-path required time (ps)                  9988480

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7316
-------------------------------------   ---- 
End-of-path arrival time (ps)           7316
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:sP8:pwmdp:u0\/clock                          datapathcell5       0      0  RISE       1

Data path
pin name                               model name     delay     AT    slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -------  ----  ------
\PWM_1:PWMUDB:sP8:pwmdp:u0\/z0_comb    datapathcell5   3850   3850  9981164  RISE       1
\PWM_1:PWMUDB:sP8:pwmdp:u0\/cs_addr_2  datapathcell5   3466   7316  9981164  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:sP8:pwmdp:u0\/clock                          datapathcell5       0      0  RISE       1



++++ Path 222 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_1:PWMUDB:final_kill_reg\/q
Path End       : \PWM_1:PWMUDB:genblk8:stsreg\/status_5
Capture Clock  : \PWM_1:PWMUDB:genblk8:stsreg\/clock
Path slack     : 9982628p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   10000000
- Setup time                                      -1570
--------------------------------------------   -------- 
End-of-path required time (ps)                  9998430

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15802
-------------------------------------   ----- 
End-of-path arrival time (ps)           15802
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:final_kill_reg\/clock_0                      macrocell47         0      0  RISE       1

Data path
pin name                                model name    delay     AT    slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -------  ----  ------
\PWM_1:PWMUDB:final_kill_reg\/q         macrocell47    1250   1250  9982628  RISE       1
\PWM_1:PWMUDB:status_5\/main_0          macrocell53    2285   3535  9982628  RISE       1
\PWM_1:PWMUDB:status_5\/q               macrocell53    3350   6885  9982628  RISE       1
\PWM_1:PWMUDB:genblk8:stsreg\/status_5  statusicell4   8917  15802  9982628  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:genblk8:stsreg\/clock                        statusicell4        0      0  RISE       1



++++ Path 223 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_1:PWMUDB:runmode_enable\/q
Path End       : \PWM_1:PWMUDB:sP8:pwmdp:u0\/cs_addr_1
Capture Clock  : \PWM_1:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 9984917p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   10000000
- Setup time                                     -11520
--------------------------------------------   -------- 
End-of-path required time (ps)                  9988480

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3563
-------------------------------------   ---- 
End-of-path arrival time (ps)           3563
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:runmode_enable\/clock_0                      macrocell50         0      0  RISE       1

Data path
pin name                               model name     delay     AT    slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -------  ----  ------
\PWM_1:PWMUDB:runmode_enable\/q        macrocell50     1250   1250  9984917  RISE       1
\PWM_1:PWMUDB:sP8:pwmdp:u0\/cs_addr_1  datapathcell5   2313   3563  9984917  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:sP8:pwmdp:u0\/clock                          datapathcell5       0      0  RISE       1



++++ Path 224 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_2:PWMUDB:final_kill_reg\/q
Path End       : \PWM_2:PWMUDB:genblk8:stsreg\/status_5
Capture Clock  : \PWM_2:PWMUDB:genblk8:stsreg\/clock
Path slack     : 9985403p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   10000000
- Setup time                                      -1570
--------------------------------------------   -------- 
End-of-path required time (ps)                  9998430

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13027
-------------------------------------   ----- 
End-of-path arrival time (ps)           13027
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_2:PWMUDB:final_kill_reg\/clock_0                      macrocell54         0      0  RISE       1

Data path
pin name                                model name    delay     AT    slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -------  ----  ------
\PWM_2:PWMUDB:final_kill_reg\/q         macrocell54    1250   1250  9985403  RISE       1
\PWM_2:PWMUDB:status_5\/main_0          macrocell60    2288   3538  9985403  RISE       1
\PWM_2:PWMUDB:status_5\/q               macrocell60    3350   6888  9985403  RISE       1
\PWM_2:PWMUDB:genblk8:stsreg\/status_5  statusicell5   6139  13027  9985403  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_2:PWMUDB:genblk8:stsreg\/clock                        statusicell5        0      0  RISE       1



++++ Path 225 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_2:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : Net_43/main_0
Capture Clock  : Net_43/clock_0
Path slack     : 9987378p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   10000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                  9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9112
-------------------------------------   ---- 
End-of-path arrival time (ps)           9112
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_2:PWMUDB:genblk1:ctrlreg\/clock                       controlcell3        0      0  RISE       1

Data path
pin name                                  model name    delay     AT    slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -------  ----  ------
\PWM_2:PWMUDB:genblk1:ctrlreg\/control_7  controlcell3   2580   2580  9987378  RISE       1
Net_43/main_0                             macrocell7     6532   9112  9987378  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
Net_43/clock_0                                             macrocell7          0      0  RISE       1



++++ Path 226 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_2:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \PWM_2:PWMUDB:genblk8:stsreg\/status_2
Capture Clock  : \PWM_2:PWMUDB:genblk8:stsreg\/clock
Path slack     : 9988150p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   10000000
- Setup time                                      -1570
--------------------------------------------   -------- 
End-of-path required time (ps)                  9998430

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10280
-------------------------------------   ----- 
End-of-path arrival time (ps)           10280
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_2:PWMUDB:sP8:pwmdp:u0\/clock                          datapathcell6       0      0  RISE       1

Data path
pin name                                model name     delay     AT    slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -------  ----  ------
\PWM_2:PWMUDB:sP8:pwmdp:u0\/z0_comb     datapathcell6   3850   3850  9981135  RISE       1
\PWM_2:PWMUDB:genblk8:stsreg\/status_2  statusicell5    6430  10280  9988150  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_2:PWMUDB:genblk8:stsreg\/clock                        statusicell5        0      0  RISE       1



++++ Path 227 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_2:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : \PWM_2:PWMUDB:prevCompare1\/main_0
Capture Clock  : \PWM_2:PWMUDB:prevCompare1\/clock_0
Path slack     : 9988186p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   10000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                  9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8304
-------------------------------------   ---- 
End-of-path arrival time (ps)           8304
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_2:PWMUDB:sP8:pwmdp:u0\/clock                          datapathcell6       0      0  RISE       1

Data path
pin name                              model name     delay     AT    slack  edge  Fanout
------------------------------------  -------------  -----  -----  -------  ----  ------
\PWM_2:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell6   5680   5680  9988186  RISE       1
\PWM_2:PWMUDB:prevCompare1\/main_0    macrocell55     2624   8304  9988186  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_2:PWMUDB:prevCompare1\/clock_0                        macrocell55         0      0  RISE       1



++++ Path 228 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_2:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : Net_43/main_1
Capture Clock  : Net_43/clock_0
Path slack     : 9988186p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   10000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                  9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8304
-------------------------------------   ---- 
End-of-path arrival time (ps)           8304
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_2:PWMUDB:sP8:pwmdp:u0\/clock                          datapathcell6       0      0  RISE       1

Data path
pin name                              model name     delay     AT    slack  edge  Fanout
------------------------------------  -------------  -----  -----  -------  ----  ------
\PWM_2:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell6   5680   5680  9988186  RISE       1
Net_43/main_1                         macrocell7      2624   8304  9988186  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
Net_43/clock_0                                             macrocell7          0      0  RISE       1



++++ Path 229 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_2:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : \PWM_2:PWMUDB:status_0\/main_1
Capture Clock  : \PWM_2:PWMUDB:status_0\/clock_0
Path slack     : 9988186p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   10000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                  9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8304
-------------------------------------   ---- 
End-of-path arrival time (ps)           8304
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_2:PWMUDB:sP8:pwmdp:u0\/clock                          datapathcell6       0      0  RISE       1

Data path
pin name                              model name     delay     AT    slack  edge  Fanout
------------------------------------  -------------  -----  -----  -------  ----  ------
\PWM_2:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell6   5680   5680  9988186  RISE       1
\PWM_2:PWMUDB:status_0\/main_1        macrocell58     2624   8304  9988186  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_2:PWMUDB:status_0\/clock_0                            macrocell58         0      0  RISE       1



++++ Path 230 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_1:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : Net_41/main_1
Capture Clock  : Net_41/clock_0
Path slack     : 9988504p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   10000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                  9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7986
-------------------------------------   ---- 
End-of-path arrival time (ps)           7986
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:sP8:pwmdp:u0\/clock                          datapathcell5       0      0  RISE       1

Data path
pin name                              model name     delay     AT    slack  edge  Fanout
------------------------------------  -------------  -----  -----  -------  ----  ------
\PWM_1:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell5   5680   5680  9988504  RISE       1
Net_41/main_1                         macrocell5      2306   7986  9988504  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_41/clock_0                                             macrocell5          0      0  RISE       1



++++ Path 231 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_1:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : \PWM_1:PWMUDB:prevCompare1\/main_0
Capture Clock  : \PWM_1:PWMUDB:prevCompare1\/clock_0
Path slack     : 9988504p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   10000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                  9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7986
-------------------------------------   ---- 
End-of-path arrival time (ps)           7986
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:sP8:pwmdp:u0\/clock                          datapathcell5       0      0  RISE       1

Data path
pin name                              model name     delay     AT    slack  edge  Fanout
------------------------------------  -------------  -----  -----  -------  ----  ------
\PWM_1:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell5   5680   5680  9988504  RISE       1
\PWM_1:PWMUDB:prevCompare1\/main_0    macrocell48     2306   7986  9988504  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:prevCompare1\/clock_0                        macrocell48         0      0  RISE       1



++++ Path 232 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_1:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : \PWM_1:PWMUDB:status_0\/main_1
Capture Clock  : \PWM_1:PWMUDB:status_0\/clock_0
Path slack     : 9988504p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   10000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                  9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7986
-------------------------------------   ---- 
End-of-path arrival time (ps)           7986
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:sP8:pwmdp:u0\/clock                          datapathcell5       0      0  RISE       1

Data path
pin name                              model name     delay     AT    slack  edge  Fanout
------------------------------------  -------------  -----  -----  -------  ----  ------
\PWM_1:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell5   5680   5680  9988504  RISE       1
\PWM_1:PWMUDB:status_0\/main_1        macrocell51     2306   7986  9988504  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:status_0\/clock_0                            macrocell51         0      0  RISE       1



++++ Path 233 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_1:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \PWM_1:PWMUDB:genblk8:stsreg\/status_2
Capture Clock  : \PWM_1:PWMUDB:genblk8:stsreg\/clock
Path slack     : 9990091p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   10000000
- Setup time                                      -1570
--------------------------------------------   -------- 
End-of-path required time (ps)                  9998430

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8339
-------------------------------------   ---- 
End-of-path arrival time (ps)           8339
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:sP8:pwmdp:u0\/clock                          datapathcell5       0      0  RISE       1

Data path
pin name                                model name     delay     AT    slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -------  ----  ------
\PWM_1:PWMUDB:sP8:pwmdp:u0\/z0_comb     datapathcell5   3850   3850  9981164  RISE       1
\PWM_1:PWMUDB:genblk8:stsreg\/status_2  statusicell4    4489   8339  9990091  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:genblk8:stsreg\/clock                        statusicell4        0      0  RISE       1



++++ Path 234 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_2:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : Net_44/main_0
Capture Clock  : Net_44/clock_0
Path slack     : 9990108p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   10000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                  9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6382
-------------------------------------   ---- 
End-of-path arrival time (ps)           6382
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_2:PWMUDB:genblk1:ctrlreg\/clock                       controlcell3        0      0  RISE       1

Data path
pin name                                  model name    delay     AT    slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -------  ----  ------
\PWM_2:PWMUDB:genblk1:ctrlreg\/control_7  controlcell3   2580   2580  9987378  RISE       1
Net_44/main_0                             macrocell8     3802   6382  9990108  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
Net_44/clock_0                                             macrocell8          0      0  RISE       1



++++ Path 235 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_2:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : \PWM_2:PWMUDB:runmode_enable\/main_0
Capture Clock  : \PWM_2:PWMUDB:runmode_enable\/clock_0
Path slack     : 9990108p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   10000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                  9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6382
-------------------------------------   ---- 
End-of-path arrival time (ps)           6382
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_2:PWMUDB:genblk1:ctrlreg\/clock                       controlcell3        0      0  RISE       1

Data path
pin name                                  model name    delay     AT    slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -------  ----  ------
\PWM_2:PWMUDB:genblk1:ctrlreg\/control_7  controlcell3   2580   2580  9987378  RISE       1
\PWM_2:PWMUDB:runmode_enable\/main_0      macrocell57    3802   6382  9990108  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_2:PWMUDB:runmode_enable\/clock_0                      macrocell57         0      0  RISE       1



++++ Path 236 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_2:PWMUDB:status_0\/q
Path End       : \PWM_2:PWMUDB:genblk8:stsreg\/status_0
Capture Clock  : \PWM_2:PWMUDB:genblk8:stsreg\/clock
Path slack     : 9990944p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   10000000
- Setup time                                      -1570
--------------------------------------------   -------- 
End-of-path required time (ps)                  9998430

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7486
-------------------------------------   ---- 
End-of-path arrival time (ps)           7486
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_2:PWMUDB:status_0\/clock_0                            macrocell58         0      0  RISE       1

Data path
pin name                                model name    delay     AT    slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -------  ----  ------
\PWM_2:PWMUDB:status_0\/q               macrocell58    1250   1250  9990944  RISE       1
\PWM_2:PWMUDB:genblk8:stsreg\/status_0  statusicell5   6236   7486  9990944  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_2:PWMUDB:genblk8:stsreg\/clock                        statusicell5        0      0  RISE       1



++++ Path 237 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_1:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : Net_42/main_0
Capture Clock  : Net_42/clock_0
Path slack     : 9991090p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   10000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                  9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5400
-------------------------------------   ---- 
End-of-path arrival time (ps)           5400
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:genblk1:ctrlreg\/clock                       controlcell2        0      0  RISE       1

Data path
pin name                                  model name    delay     AT    slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -------  ----  ------
\PWM_1:PWMUDB:genblk1:ctrlreg\/control_7  controlcell2   2580   2580  9991090  RISE       1
Net_42/main_0                             macrocell6     2820   5400  9991090  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_42/clock_0                                             macrocell6          0      0  RISE       1



++++ Path 238 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_1:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : Net_41/main_0
Capture Clock  : Net_41/clock_0
Path slack     : 9991099p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   10000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                  9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5391
-------------------------------------   ---- 
End-of-path arrival time (ps)           5391
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:genblk1:ctrlreg\/clock                       controlcell2        0      0  RISE       1

Data path
pin name                                  model name    delay     AT    slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -------  ----  ------
\PWM_1:PWMUDB:genblk1:ctrlreg\/control_7  controlcell2   2580   2580  9991090  RISE       1
Net_41/main_0                             macrocell5     2811   5391  9991099  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_41/clock_0                                             macrocell5          0      0  RISE       1



++++ Path 239 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_1:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : \PWM_1:PWMUDB:runmode_enable\/main_0
Capture Clock  : \PWM_1:PWMUDB:runmode_enable\/clock_0
Path slack     : 9991099p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   10000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                  9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5391
-------------------------------------   ---- 
End-of-path arrival time (ps)           5391
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:genblk1:ctrlreg\/clock                       controlcell2        0      0  RISE       1

Data path
pin name                                  model name    delay     AT    slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -------  ----  ------
\PWM_1:PWMUDB:genblk1:ctrlreg\/control_7  controlcell2   2580   2580  9991090  RISE       1
\PWM_1:PWMUDB:runmode_enable\/main_0      macrocell50    2811   5391  9991099  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:runmode_enable\/clock_0                      macrocell50         0      0  RISE       1



++++ Path 240 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_1:PWMUDB:prevCompare1\/q
Path End       : \PWM_1:PWMUDB:status_0\/main_0
Capture Clock  : \PWM_1:PWMUDB:status_0\/clock_0
Path slack     : 9992935p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   10000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                  9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3555
-------------------------------------   ---- 
End-of-path arrival time (ps)           3555
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:prevCompare1\/clock_0                        macrocell48         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\PWM_1:PWMUDB:prevCompare1\/q   macrocell48   1250   1250  9992935  RISE       1
\PWM_1:PWMUDB:status_0\/main_0  macrocell51   2305   3555  9992935  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:status_0\/clock_0                            macrocell51         0      0  RISE       1



++++ Path 241 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_2:PWMUDB:prevCompare1\/q
Path End       : \PWM_2:PWMUDB:status_0\/main_0
Capture Clock  : \PWM_2:PWMUDB:status_0\/clock_0
Path slack     : 9992940p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   10000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                  9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3550
-------------------------------------   ---- 
End-of-path arrival time (ps)           3550
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_2:PWMUDB:prevCompare1\/clock_0                        macrocell55         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\PWM_2:PWMUDB:prevCompare1\/q   macrocell55   1250   1250  9992940  RISE       1
\PWM_2:PWMUDB:status_0\/main_0  macrocell58   2300   3550  9992940  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_2:PWMUDB:status_0\/clock_0                            macrocell58         0      0  RISE       1



++++ Path 242 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_2:PWMUDB:prevCompare2\/q
Path End       : \PWM_2:PWMUDB:status_1\/main_0
Capture Clock  : \PWM_2:PWMUDB:status_1\/clock_0
Path slack     : 9992942p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   10000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                  9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3548
-------------------------------------   ---- 
End-of-path arrival time (ps)           3548
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_2:PWMUDB:prevCompare2\/clock_0                        macrocell56         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\PWM_2:PWMUDB:prevCompare2\/q   macrocell56   1250   1250  9992942  RISE       1
\PWM_2:PWMUDB:status_1\/main_0  macrocell59   2298   3548  9992942  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_2:PWMUDB:status_1\/clock_0                            macrocell59         0      0  RISE       1



++++ Path 243 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_1:PWMUDB:prevCompare2\/q
Path End       : \PWM_1:PWMUDB:status_1\/main_0
Capture Clock  : \PWM_1:PWMUDB:status_1\/clock_0
Path slack     : 9992950p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   10000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                  9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3540
-------------------------------------   ---- 
End-of-path arrival time (ps)           3540
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:prevCompare2\/clock_0                        macrocell49         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\PWM_1:PWMUDB:prevCompare2\/q   macrocell49   1250   1250  9992950  RISE       1
\PWM_1:PWMUDB:status_1\/main_0  macrocell52   2290   3540  9992950  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:status_1\/clock_0                            macrocell52         0      0  RISE       1



++++ Path 244 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_1:PWMUDB:status_0\/q
Path End       : \PWM_1:PWMUDB:genblk8:stsreg\/status_0
Capture Clock  : \PWM_1:PWMUDB:genblk8:stsreg\/clock
Path slack     : 9994850p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   10000000
- Setup time                                      -1570
--------------------------------------------   -------- 
End-of-path required time (ps)                  9998430

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3580
-------------------------------------   ---- 
End-of-path arrival time (ps)           3580
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:status_0\/clock_0                            macrocell51         0      0  RISE       1

Data path
pin name                                model name    delay     AT    slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -------  ----  ------
\PWM_1:PWMUDB:status_0\/q               macrocell51    1250   1250  9994850  RISE       1
\PWM_1:PWMUDB:genblk8:stsreg\/status_0  statusicell4   2330   3580  9994850  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:genblk8:stsreg\/clock                        statusicell4        0      0  RISE       1



++++ Path 245 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_2:PWMUDB:status_1\/q
Path End       : \PWM_2:PWMUDB:genblk8:stsreg\/status_1
Capture Clock  : \PWM_2:PWMUDB:genblk8:stsreg\/clock
Path slack     : 9994859p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   10000000
- Setup time                                      -1570
--------------------------------------------   -------- 
End-of-path required time (ps)                  9998430

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3571
-------------------------------------   ---- 
End-of-path arrival time (ps)           3571
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_2:PWMUDB:status_1\/clock_0                            macrocell59         0      0  RISE       1

Data path
pin name                                model name    delay     AT    slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -------  ----  ------
\PWM_2:PWMUDB:status_1\/q               macrocell59    1250   1250  9994859  RISE       1
\PWM_2:PWMUDB:genblk8:stsreg\/status_1  statusicell5   2321   3571  9994859  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_2:PWMUDB:genblk8:stsreg\/clock                        statusicell5        0      0  RISE       1



++++ Path 246 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_1:PWMUDB:status_1\/q
Path End       : \PWM_1:PWMUDB:genblk8:stsreg\/status_1
Capture Clock  : \PWM_1:PWMUDB:genblk8:stsreg\/clock
Path slack     : 9994881p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   10000000
- Setup time                                      -1570
--------------------------------------------   -------- 
End-of-path required time (ps)                  9998430

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3549
-------------------------------------   ---- 
End-of-path arrival time (ps)           3549
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:status_1\/clock_0                            macrocell52         0      0  RISE       1

Data path
pin name                                model name    delay     AT    slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -------  ----  ------
\PWM_1:PWMUDB:status_1\/q               macrocell52    1250   1250  9994881  RISE       1
\PWM_1:PWMUDB:genblk8:stsreg\/status_1  statusicell4   2299   3549  9994881  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:genblk8:stsreg\/clock                        statusicell4        0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

