<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Strict//EN""http://www.w3.org/TR/xhtml1/DTD/xhtml1-strict.dtd"><html><head><title>Patent US6414470 - Apparatus and method for balancing channel currents in a multi-phase DC-to ... - Google Patents</title><script>(function(){(function(){function e(a){this.t={};this.tick=function(a,c,b){var d=void 0!=b?b:(new Date).getTime();this.t[a]=[d,c];if(void 0==b)try{window.console.timeStamp("CSI/"+a)}catch(e){}};this.tick("start",null,a)}var a;window.performance&&(a=window.performance.timing);var f=a?new e(a.responseStart):new e;window.jstiming={Timer:e,load:f};if(a){var c=a.navigationStart,d=a.responseStart;0<c&&d>=c&&(window.jstiming.srt=d-c)}if(a){var b=window.jstiming.load;0<c&&d>=c&&(b.tick("_wtsrt",void 0,c),b.tick("wtsrt_",
"_wtsrt",d),b.tick("tbsd_","wtsrt_"))}try{a=null,window.chrome&&window.chrome.csi&&(a=Math.floor(window.chrome.csi().pageT),b&&0<c&&(b.tick("_tbnd",void 0,window.chrome.csi().startE),b.tick("tbnd_","_tbnd",c))),null==a&&window.gtbExternal&&(a=window.gtbExternal.pageT()),null==a&&window.external&&(a=window.external.pageT,b&&0<c&&(b.tick("_tbnd",void 0,window.external.startE),b.tick("tbnd_","_tbnd",c))),a&&(window.jstiming.pt=a)}catch(g){}})();})();
</script><link rel="stylesheet" href="/patents/css/_8a2b04e7bf975d5171d8e4c0b6365c7a/kl_intl_patents_bundle.css" type="text/css" /><script src="/books/javascript/atb_8a2b04e7bf975d5171d8e4c0b6365c7a__en.js"></script><script>function googleTranslateElementInit() {new google.translate.TranslateElement({pageLanguage: "en",gaTrack: true,gaId: "UA-27188110-1",multilanguagePage: true});}</script><script src="//translate.google.com/translate_a/element.js?cb=googleTranslateElementInit"></script><meta name="DC.type" content="Patent"><meta name="DC.title" content="Apparatus and method for balancing channel currents in a multi-phase DC-to-DC converter"><meta name="DC.contributor" content="Jing-Meng Liu" scheme="inventor"><meta name="DC.contributor" content="Liang-Pin Tai" scheme="inventor"><meta name="DC.contributor" content="Hung-I Wang" scheme="inventor"><meta name="DC.contributor" content="Richtek Technology Corp." scheme="assignee"><meta name="DC.date" content="2002-1-22" scheme="dateSubmitted"><meta name="DC.description" content="An apparatus and method for current balance in a multi-phase DC-to-DC converter with a converter output voltage and a plurality of channel currents employs for each channel a multi-input pulse width modulator or an ordinary pulse width modulator in conjunction with a multi-input comparator to produce a respective PWM signal to regulate the corresponding channel current. In addition to the comparison of the converter output voltage with a reference signal to produce an error signal, the apparatus and method compares the error signal with a ramp signal and the corresponding channel current with each of the other channel currents with the multi-input pulse width modulator. Alternatively, a ramp signal is compared by the ordinary pulse width modulator with a signal derived from the multi-input comparator which subtracts the corresponding channel current from each other channel current and sums the error signal."><meta name="DC.date" content="2002-7-2" scheme="issued"><meta name="DC.relation" content="US:4924170" scheme="references"><meta name="DC.relation" content="US:6198261" scheme="references"><meta name="DC.relation" content="US:6246220" scheme="references"><meta name="DC.relation" content="US:6278263" scheme="references"><meta name="citation_patent_number" content="US:6414470"><meta name="citation_patent_application_number" content="US:10/051,136"><link rel="canonical" href="http://www.google.com/patents/US6414470"/><meta property="og:url" content="http://www.google.com/patents/US6414470"/><meta name="title" content="Patent US6414470 - Apparatus and method for balancing channel currents in a multi-phase DC-to-DC converter"/><meta name="description" content="An apparatus and method for current balance in a multi-phase DC-to-DC converter with a converter output voltage and a plurality of channel currents employs for each channel a multi-input pulse width modulator or an ordinary pulse width modulator in conjunction with a multi-input comparator to produce a respective PWM signal to regulate the corresponding channel current. In addition to the comparison of the converter output voltage with a reference signal to produce an error signal, the apparatus and method compares the error signal with a ramp signal and the corresponding channel current with each of the other channel currents with the multi-input pulse width modulator. Alternatively, a ramp signal is compared by the ordinary pulse width modulator with a signal derived from the multi-input comparator which subtracts the corresponding channel current from each other channel current and sums the error signal."/><meta property="og:title" content="Patent US6414470 - Apparatus and method for balancing channel currents in a multi-phase DC-to-DC converter"/><meta property="og:type" content="book"/><meta property="og:site_name" content="Google Books"/><meta property="og:image" content="http://www.google.com/patents?id=&amp;printsec=frontcover&amp;img=1&amp;zoom=1"/><link rel="image_src" href="http://www.google.com/patents?id=&amp;printsec=frontcover&amp;img=1&amp;zoom=1"/><script>(function(){try{var aa=function(a,b,c,d){d=d||{};d._sn=["cfg",b,c].join(".");window.gbar.logger.ml(a,d)};var g=window.gbar=window.gbar||{},l=window.gbar.i=window.gbar.i||{},m={},n;function _tvn(a,b){var c=parseInt(a,10);return isNaN(c)?b:c}function _tvf(a,b){var c=parseFloat(a);return isNaN(c)?b:c}function _tvv(a){return!!a}function p(a,b,c){(c||g)[a]=b}g.bv={n:_tvn("2",0),r:"",f:".67.",e:"0",m:_tvn("0",1)};
function q(a,b,c){var d="on"+b;if(a.addEventListener)a.addEventListener(b,c,!1);else if(a.attachEvent)a.attachEvent(d,c);else{var f=a[d];a[d]=function(){var a=f.apply(this,arguments),b=c.apply(this,arguments);return void 0==a?b:void 0==b?a:b&&a}}}var s=function(a){return function(){return g.bv.m==a}},ba=s(1),ca=s(2);p("sb",ba);p("kn",ca);l.a=_tvv;l.b=_tvf;l.c=_tvn;l.i=aa;var da=window.gbar.i.i;var t,u,v,w;function ea(a){v=a}function fa(a){var b;if(b=v&&window.encodeURIComponent)b=a.href,b=!b.match(/^http[s]?:\/\/accounts\.google\.[^/]*\/ClearSID/i)&&!b.match(/^http[s]?:\/\/[^/]*\/accounts\/ClearSID/i);if(b=b&&encodeURIComponent(v()))a.href=a.href.replace(/([?&]continue=)[^&]*/,"$1"+b)}function ga(a){window.gApplication&&(a.href=window.gApplication.getTabUrl(a.href))}
function ha(a){var b=document.forms[0].q,c=window.encodeURIComponent&&b&&b.value,b=b&&b.placeholder;c&&c!=b&&(a.href=a.href.replace(/([?&])q=[^&]*|$/,function(a,b){return(b||"&")+"q="+encodeURIComponent(c)}))}n=l.a("")?ga:ha;
function x(a,b,c,d,f,e){var h=document.getElementById(a);if(h){var k=h.style;k.left=d?"auto":b+"px";k.right=d?b+"px":"auto";k.top=c+"px";k.visibility=u?"hidden":"visible";f&&e?(k.width=f+"px",k.height=e+"px"):(x(t,b,c,d,h.offsetWidth,h.offsetHeight),u=u?"":a)}}
var y=[],ia=function(a,b){y.push(b)},ja=function(a){a=a||window.event;var b=a.target||a.srcElement;a.cancelBubble=!0;null==t&&(a=document.createElement(Array.every||window.createPopup?"iframe":"div"),a.frameBorder="0",t=a.id="gbs",a.src="javascript:''",b.parentNode.appendChild(a),q(document,"click",z));var c=b,b=0;"gb3"!=c.className&&(c=c.parentNode);a=c.getAttribute("aria-owns")||"gbi";var d=c.offsetWidth,f=20<c.offsetTop?46:24;document.getElementById("tphdr")&&(f-=3);var e=!1;do b+=c.offsetLeft||
0;while(c=c.offsetParent);var c=(document.documentElement.clientWidth||document.body.clientWidth)-b-d,h,d=document.body,k=document.defaultView;k&&k.getComputedStyle?(d=k.getComputedStyle(d,""))&&(h=d.direction):h=d.currentStyle?d.currentStyle.direction:d.style.direction;h="rtl"==h;if("gbi"==a){for(d=0;k=y[d++];)k();A(null,window.navExtra);h&&(b=c,e=!0)}else h||(b=c,e=!0);u!=a&&z();x(a,b,f,e)},z=function(){u&&x(u,0,0)},A=function(a,b){var c,d=document.getElementById("gbi"),f=a;f||(f=d.firstChild);
for(;b&&(c=b.pop());){var e=d,h=c,k=f;w||(w="gb2");e.insertBefore(h,k).className=w}},ka=function(a,b,c){if((b=document.getElementById(b))&&a){a.className="gb4";var d=document.createElement("span");d.appendChild(a);d.appendChild(document.createTextNode(" | "));d.id=c;b.appendChild(d)}},la=function(){return document.getElementById("gb_70")},ma=function(){return!!u};p("qs",n);p("setContinueCb",ea);p("pc",fa);p("tg",ja);p("close",z);p("addLink",ka);p("almm",A);p("si",la);p("adh",ia);p("op",ma);var B=function(){},C=function(){},F=function(a){var b=new Image,c=D;b.onerror=b.onload=b.onabort=function(){try{delete E[c]}catch(a){}};E[c]=b;b.src=a;D=c+1},E=[],D=0;p("logger",{il:C,ml:B,log:F});var G=window.gbar.logger;var H={},na={},I=[],oa=l.b("0.1",.1),pa=l.a("1",!0),qa=function(a,b){I.push([a,b])},ra=function(a,b){H[a]=b},sa=function(a){return a in H},J={},K=function(a,b){J[a]||(J[a]=[]);J[a].push(b)},ta=function(a){K("m",a)},L=function(a,b){var c=document.createElement("script");c.src=a;c.async=pa;Math.random()<oa&&(c.onerror=function(){c.onerror=null;B(Error("Bundle load failed: name="+(b||"UNK")+" url="+a))});(document.getElementById("xjsc")||document.getElementsByTagName("body")[0]||
document.getElementsByTagName("head")[0]).appendChild(c)},N=function(a){for(var b=0,c;(c=I[b])&&c[0]!=a;++b);!c||c[1].l||c[1].s||(c[1].s=!0,M(2,a),c[1].url&&L(c[1].url,a),c[1].libs&&m.d&&m.d(c[1].libs))},O=function(a){K("gc",a)},P=null,ua=function(a){P=a},M=function(a,b,c){if(P){a={t:a,b:b};if(c)for(var d in c)a[d]=c[d];try{P(a)}catch(f){}}};p("mdc",H);p("mdi",na);p("bnc",I);p("qGC",O);p("qm",ta);p("qd",J);p("lb",N);p("mcf",ra);p("bcf",qa);p("aq",K);p("mdd","");p("has",sa);
p("trh",ua);p("tev",M);var Q=l.b("0.1",.001),R=0;
function _mlToken(a,b){try{if(1>R){R++;var c,d=a,f=b||{},e=encodeURIComponent,h=["//www.google.com/gen_204?atyp=i&zx=",(new Date).getTime(),"&jexpid=",e("17483"),"&srcpg=",e("prop=22"),"&jsr=",Math.round(1/Q),"&ogev=",e("fontU427DMHRsQSBrYCgAw"),"&ogf=",g.bv.f,"&ogrp=",e("1"),"&ogv=",e("1407723702.0"),"&oggv="+e("es_plusone_gc_20140723.0_p0"),"&ogd=",e("com"),"&ogc=",e("FRA"),"&ogl=",e("en")];f._sn&&(f._sn="og."+
f._sn);for(var k in f)h.push("&"),h.push(e(k)),h.push("="),h.push(e(f[k]));h.push("&emsg=");h.push(e(d.name+":"+d.message));var r=h.join("");S(r)&&(r=r.substr(0,2E3));c=r;var Aa=window.gbar.logger._aem(a,c);F(Aa)}}catch(Na){}}var S=function(a){return 2E3<=a.length},va=function(a,b){return b};function T(a){B=a;p("_itl",S,G);p("_aem",va,G);p("ml",B,G);a={};H.er=a}l.a("")?T(function(a){throw a;}):l.a("1")&&Math.random()<Q&&T(_mlToken);I.push(["m",{url:"//ssl.gstatic.com/gb/js/scm_7385cc5883250b43a39405734c1bea59.js"}]);g.mcf("c",{});g.sg={c:""};if(l.a("1")){var wa=l.a("");I.push(["gc",{auto:wa,url:"//ssl.gstatic.com/gb/js/abc/gci_91f30755d6a6b787dcc2a4062e6e9824.js",libs:"googleapis.client:plusone:gapi.iframes"}]);var xa={version:"gci_91f30755d6a6b787dcc2a4062e6e9824.js",index:"",lang:"en"};H.gc=xa;var U=function(a){window.googleapis&&window.iframes?a&&a():(a&&O(a),N("gc"))};p("lGC",U);l.a("1")&&p("lPWF",U)};window.__PVT="";if(l.a("1")&&l.a("1")){var V=function(a){U(function(){K("pw",a);N("pw")})};p("lPW",V);I.push(["pw",{url:"//ssl.gstatic.com/gb/js/abc/pwm_45f73e4df07a0e388b0fa1f3d30e7280.js"}]);var W=[],ya=function(a){W[0]=a},za=function(a,b){var c=b||{};c._sn="pw";B(a,c)},Ba={signed:W,elog:za,base:"https://plusone.google.com/u/0",loadTime:(new Date).getTime()};H.pw=Ba;var X=function(a,b){for(var c=b.split("."),d=function(){var b=arguments;a(function(){for(var a=g,d=0,e=c.length-1;d<e;++d)a=a[c[d]];a[c[d]].apply(a,b)})},f=g,e=0,h=c.length-1;e<h;++e)f=
f[c[e]]=f[c[e]]||{};return f[c[e]]=d};X(V,"pw.clk");X(V,"pw.hvr");p("su",ya,g.pw)};function Ca(){function a(){for(var b;(b=e[h++])&&"m"!=b[0]&&!b[1].auto;);b&&(M(2,b[0]),b[1].url&&L(b[1].url,b[0]),b[1].libs&&m.d&&m.d(b[1].libs));h<e.length&&setTimeout(a,0)}function b(){0<f--?setTimeout(b,0):a()}var c=l.a("1"),d=l.a(""),f=3,e=I,h=0,k=window.gbarOnReady;if(k)try{k()}catch(r){da(r,"ml","or")}d?p("ldb",a):c?q(window,"load",b):b()}p("rdl",Ca);var Da={D:1,H:2,da:3,p:4,W:5,M:6,F:7,g:8,ha:9,U:10,L:11,T:12,S:13,N:14,Q:15,P:16,fa:17,w:18,O:19,ga:20,ea:21,u:22,G:23,ja:24,ka:25,ia:26,A:27,j:28,o:29,k:30,ca:31,Z:32,$:33,J:34,K:35,ba:36,aa:37,Y:38,B:39,R:40,v:41,X:42,V:43,h:48,C:49,I:500},Y=[1,2,3,4,5,6,9,10,11,13,14,28,29,30,34,35,37,38,39,40,41,42,43,48,49,500];var Z=l.b("0.001",1E-4),Ea=l.b("1",1),Fa=!1,Ga=!1;if(l.a("1")){var Ha=Math.random();Ha<=Z&&(Fa=!0);Ha<=Ea&&(Ga=!0)}var Ia=Da,$=null;function Ja(){var a=0,b=function(b,d){l.a(d)&&(a|=b)};b(1,"");b(2,"");b(4,"");b(8,"");return a}
function Ka(a,b){var c=Z,d=Fa,f;f=a;if(!$){$={};for(var e=0;e<Y.length;e++){var h=Y[e];$[h]=!0}}if(f=!!$[f])c=Ea,d=Ga;if(d){d=encodeURIComponent;g.rp?(f=g.rp(),f="-1"!=f?f:"1"):f="1";c=["//www.google.com/gen_204?atyp=i&zx=",(new Date).getTime(),"&oge=",a,"&ogex=",d("17483"),"&ogev=",d("fontU427DMHRsQSBrYCgAw"),"&ogf=",g.bv.f,"&ogp=",d("22"),"&ogrp=",d(f),"&ogsr=",Math.round(1/c),"&ogv=",d("1407723702.0"),"&oggv="+
d("es_plusone_gc_20140723.0_p0"),"&ogd=",d("com"),"&ogl=",d("en"),"&ogc=",d("FRA"),"&ogus=",Ja()];if(b){"ogw"in b&&(c.push("&ogw="+b.ogw),delete b.ogw);var k;f=b;e=[];for(k in f)0!=e.length&&e.push(","),e.push(La(k)),e.push("."),e.push(La(f[k]));k=e.join("");""!=k&&(c.push("&ogad="),c.push(d(k)))}F(c.join(""))}}function La(a){"number"==typeof a&&(a+="");return"string"==typeof a?a.replace(".","%2E").replace(",","%2C"):a}C=Ka;p("il",C,G);var Ma={};H.il=Ma;setTimeout(function(){C(Ia.g)},0);}catch(e){window.gbar&&gbar.logger&&gbar.logger.ml(e,{"_sn":"cfg.init"});}})();
(function(){try{var b=window.gbar.i.i;var c=window.gbar;var f=function(d){try{var a=document.getElementById("gbom");a&&d.appendChild(a.cloneNode(!0))}catch(e){b(e,"omas","aomc")}};c.aomc=f;}catch(e){window.gbar&&gbar.logger&&gbar.logger.ml(e,{"_sn":"cfg.init"});}})();
(function(){try{var a=window.gbar;a.mcf("pm",{p:""});}catch(e){window.gbar&&gbar.logger&&gbar.logger.ml(e,{"_sn":"cfg.init"});}})();
(function(){try{window.gbar.rdl();}catch(e){window.gbar&&gbar.logger&&gbar.logger.ml(e,{"_sn":"cfg.init"});}})();
if (window['_OC_timingAction']) {window['_OC_timingAction']('patents_refpage');}</script><style>#gbar,#guser{font-size:13px;padding-top:1px !important;}#gbar{float:left;height:22px}#guser{padding-bottom:7px !important;text-align:right}.gbh,.gbd{border-top:1px solid #c9d7f1;font-size:1px}.gbh{height:0;position:absolute;top:24px;width:100%}#gbs,.gbm{background:#fff;left:0;position:absolute;text-align:left;visibility:hidden;z-index:1000}.gbm{border:1px solid;border-color:#c9d7f1 #36c #36c #a2bae7;z-index:1001}.gb1{margin-right:.5em}.gb1,.gb3{zoom:1}.gb2{display:block;padding:.2em .5em}.gb2,.gb3{text-decoration:none !important;border-bottom:none}a.gb1,a.gb4{text-decoration:underline !important}a.gb1,a.gb2,a.gb3,a.gb4{color:#00c !important}.gbi .gb3,.gbi .gb2,.gbi .gb4{color:#dd8e27 !important}.gbf .gb3,.gbf .gb2,.gbf .gb4{color:#900 !important}a.gb2:hover{background:#36c;color:#fff !important}#gbar .gbz0l{color:#000 !important;cursor:default;font-weight:bold;text-decoration:none !important}
#gbar { padding:.3em .6em !important;}</style></head><body  topmargin="3" marginheight="3"><div id=gbar><nobr><a onclick=gbar.qs(this);gbar.logger.il(1,{t:1}); class=gb1 id=gb_1 href="https://www.google.com/search?sa=N&tab=tw">Search</a> <a onclick=gbar.qs(this);gbar.logger.il(1,{t:2}); class=gb1 id=gb_2 href="http://www.google.com/search?hl=en&tbm=isch&source=og&sa=N&tab=ti">Images</a> <a onclick=gbar.qs(this);gbar.logger.il(1,{t:8}); class=gb1 id=gb_8 href="http://maps.google.com/maps?hl=en&sa=N&tab=tl">Maps</a> <a onclick=gbar.qs(this);gbar.logger.il(1,{t:78}); class=gb1 id=gb_78 href="https://play.google.com/?hl=en&sa=N&tab=t8">Play</a> <a onclick=gbar.qs(this);gbar.logger.il(1,{t:36}); class=gb1 id=gb_36 href="http://www.youtube.com/results?sa=N&tab=t1">YouTube</a> <a onclick=gbar.logger.il(1,{t:5}); class=gb1 id=gb_5 href="http://news.google.com/nwshp?hl=en&tab=tn">News</a> <a onclick=gbar.logger.il(1,{t:23}); class=gb1 id=gb_23 href="https://mail.google.com/mail/?tab=tm">Gmail</a> <a onclick=gbar.logger.il(1,{t:25}); class=gb1 id=gb_25 href="https://drive.google.com/?tab=to">Drive</a> <a class=gb3 href="http://www.google.com/intl/en/options/" onclick="this.blur();gbar.tg(event);return !1" aria-haspopup=true><u>More</u> <small>&#9660;</small></a><div class=gbm id=gbi><a onclick=gbar.logger.il(1,{t:24}); class=gb2 id=gb_24 href="https://www.google.com/calendar?tab=tc">Calendar</a><a onclick=gbar.qs(this);gbar.logger.il(1,{t:51}); class=gb2 id=gb_51 href="http://translate.google.com/?hl=en&sa=N&tab=tT">Translate</a><a onclick=gbar.logger.il(1,{t:17}); class=gb2 id=gb_17 href="http://www.google.com/mobile/?hl=en&tab=tD">Mobile</a><a onclick=gbar.qs(this);gbar.logger.il(1,{t:10}); class=gb2 id=gb_10 href="http://www.google.com/search?hl=en&tbo=u&tbm=bks&source=og&sa=N&tab=tp">Books</a><a onclick=gbar.logger.il(1,{t:212}); class=gb2 id=gb_212 href="https://wallet.google.com/manage/?tab=ta">Wallet</a><a onclick=gbar.qs(this);gbar.logger.il(1,{t:6}); class=gb2 id=gb_6 href="http://www.google.com/search?hl=en&tbo=u&tbm=shop&source=og&sa=N&tab=tf">Shopping</a><a onclick=gbar.logger.il(1,{t:30}); class=gb2 id=gb_30 href="http://www.blogger.com/?tab=tj">Blogger</a><a onclick=gbar.qs(this);gbar.logger.il(1,{t:27}); class=gb2 id=gb_27 href="http://www.google.com/finance?sa=N&tab=te">Finance</a><a onclick=gbar.qs(this);gbar.logger.il(1,{t:31}); class=gb2 id=gb_31 href="https://plus.google.com/photos?sa=N&tab=tq">Photos</a><a onclick=gbar.qs(this);gbar.logger.il(1,{t:12}); class=gb2 id=gb_12 href="http://www.google.com/search?hl=en&tbo=u&tbm=vid&source=og&sa=N&tab=tv">Videos</a><div class=gb2><div class=gbd></div></div><a onclick=gbar.logger.il(1,{t:66}); href="http://www.google.com/intl/en/options/" class=gb2>Even more &raquo;</a></div></nobr></div><div id=guser width=100%><nobr><span id=gbn class=gbi></span><span id=gbf class=gbf></span><span id=gbe></span><a target=_top id=gb_70 href="https://www.google.com/accounts/Login?service=&continue=http://www.google.com/patents%3Fhl%3Den&hl=en" class=gb4>Sign in</a><div style="display: none"><div class=gbm id=gbd5 aria-owner=gbg5><div class=gbmc><ol id=gbom class=gbmcc></ol></div></div></div></nobr></div><div class=gbh style=left:0></div><div class=gbh style=right:0></div><div role="alert" style="position: absolute; left: 0; right: 0;"><a href="http://www.google.com/patents/us6414470?hl=en&amp;output=html_text" title="Screen reader users: click this link for accessible mode. Accessible mode has the same essential features but works better with your reader."><img border="0" src="http://www.google.com/images/cleardot.gif"alt="Screen reader users: click this link for accessible mode. Accessible mode has the same essential features but works better with your reader."></a></div><div id="guser"><nobr></nobr></div><div style="clear:both;"></div><div id="gb-top-search-box" class="gb-top-search-box-small gb-reset"><table><tr><td class="logo"><a href="http://www.google.com/patents" class="logo-link"><img class="logo-img" src="/intl/en/images/logos/google_logo_41.png" alt="Go to Google Books Home" height="41"/></a></td><td><form action="http://www.google.com/search" name="f" id="vheadf" method="get"><span id="hf"></span><input type="hidden" name="tbm" value="pts"/><input type="hidden" name="tbo" value="1"/><input type="hidden" name="hl" value="en"/><table><tr><td><div class="inputs"><table><tr><td><div class="text-input"><input type="text" name="q" id="vheadq" class="text" maxlength="2048" size="31" value="" title="Search Patents" accesskey="s" autocomplete="off"/><script>window._OC_autoDir &&window._OC_autoDir('vheadq', 'tia-vheadq');</script></div></td><td><div class="submit-input"><input name="btnG" class="submit" type="submit" value=""/></div></td></tr></table></div></td><td class="col-ext-links"><div class="ext-links"><a href="http://www.google.com/advanced_patent_search">&lt;nobr&gt;Advanced Patent Search&lt;/nobr&gt;</a></div></td></tr></table></form></td></tr></table></div><div class="kd-appbar"><h2 class="kd-appname"><a href="/patents">Patents</a></h2><div class="kd-buttonbar left" id="left-toolbar-buttons"><a id="appbar-write-review-link" href=""></a><a id="appbar-view-print-sample-link" href=""></a><a id="appbar-view-ebook-sample-link" href=""></a><a id="appbar-patents-prior-art-finder-link" href="https://www.google.com/patents/related/US6414470"></a><a id="appbar-patents-discuss-this-link" href="http://www.google.com/url?id=7cxaBAABERAJ&amp;q=http://patents.stackexchange.com/redirect/google-patents%3Fpatent%3DUS6414470&amp;usg=AFQjCNFoszVl4NGTvH7R5WKkk1kWcPICXQ" data-is-grant="true"></a><a id="appbar-read-patent-link" href="//docs.google.com/viewer?url=patentimages.storage.googleapis.com/pdfs/US6414470.pdf"></a><a id="appbar-download-pdf-link" href="//patentimages.storage.googleapis.com/pdfs/US6414470.pdf"></a></div><div class="kd-buttonbar right" id="right-toolbar-buttons"></div></div><div id="books-microdata" itemscope=""itemtype="http://schema.org/Book"itemid="http://www.google.com/patents/US6414470" style="display:none"><span itemprop="description">An apparatus and method for current balance in a multi-phase DC-to-DC converter with a converter output voltage and a plurality of channel currents employs for each channel a multi-input pulse width modulator or an ordinary pulse width modulator in conjunction with a multi-input comparator to produce...</span><span itemprop="url">http://www.google.com/patents/US6414470?utm_source=gb-gplus-share</span><span class="main-title" itemprop="name">Patent US6414470 - Apparatus and method for balancing channel currents in a multi-phase DC-to-DC converter</span><img itemprop="image" src="http://www.google.com/patents?id=&amp;printsec=frontcover&amp;img=1&amp;zoom=1"alt="Patent US6414470 - Apparatus and method for balancing channel currents in a multi-phase DC-to-DC converter" title="Patent US6414470 - Apparatus and method for balancing channel currents in a multi-phase DC-to-DC converter"></div><div style="display: none"><ol id="ofe-gear-menu-contents" class="gbmcc"><li class="gbe gbmtc"><a class="gbmt goog-menuitem-content" id="" href="http://www.google.com/advanced_patent_search">Advanced Patent Search</a></li></ol></div><table id="viewport_table" cellpadding="0" style="clear:both" cellspacing="0"><tr><td id="viewport_td"><div class=vertical_module_list_row><div id=intl_patents class=about_content><div id=intl_patents_v><table class="patent-bibdata"><tr><td class="patent-bibdata-heading">Publication number</td><td class="single-patent-bibdata">US6414470 B1</td></tr><tr><td class="patent-bibdata-heading">Publication type</td><td class="single-patent-bibdata">Grant</td></tr><tr><td class="patent-bibdata-heading">Application number</td><td class="single-patent-bibdata">US 10/051,136</td></tr><tr><td class="patent-bibdata-heading">Publication date</td><td class="single-patent-bibdata">Jul 2, 2002</td></tr><tr><td class="patent-bibdata-heading">Filing date</td><td class="single-patent-bibdata">Jan 22, 2002</td></tr><tr><td class="patent-bibdata-heading">Priority date<span class="patent-tooltip-anchor patent-question-icon"data-tooltip-text="The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed."></span></td><td class="single-patent-bibdata">Jan 22, 2002</td></tr><tr><td class="patent-bibdata-heading">Fee status<span class="patent-tooltip-anchor patent-question-icon"data-tooltip-text="The fee status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status or dates listed."></span></td><td class="single-patent-bibdata">Paid</td></tr><tr class="patent-bibdata-list-row alternate-patent-number"><td class="patent-bibdata-heading">Publication number</td><td><span class="patent-bibdata-value-list"><span class="patent-bibdata-value">051136, </span><span class="patent-bibdata-value">10051136, </span><span class="patent-bibdata-value">US 6414470 B1, </span><span class="patent-bibdata-value">US 6414470B1, </span><span class="patent-bibdata-value">US-B1-6414470, </span><span class="patent-bibdata-value">US6414470 B1, </span><span class="patent-bibdata-value">US6414470B1</span></span></td></tr><tr class="patent-bibdata-list-row "><td class="patent-bibdata-heading">Inventors</td><td><span class="patent-bibdata-value-list"><span class="patent-bibdata-value"><a href="http://www.google.com/search?tbo=p&tbm=pts&hl=en&q=ininventor:%22Jing-Meng+Liu%22">Jing-Meng Liu</a>, </span><span class="patent-bibdata-value"><a href="http://www.google.com/search?tbo=p&tbm=pts&hl=en&q=ininventor:%22Liang-Pin+Tai%22">Liang-Pin Tai</a>, </span><span class="patent-bibdata-value"><a href="http://www.google.com/search?tbo=p&tbm=pts&hl=en&q=ininventor:%22Hung-I+Wang%22">Hung-I Wang</a></span></span></td></tr><tr class="patent-bibdata-list-row "><td class="patent-bibdata-heading">Original Assignee</td><td><span class="patent-bibdata-value-list"><span class="patent-bibdata-value"><a href="http://www.google.com/search?tbo=p&tbm=pts&hl=en&q=inassignee:%22Richtek+Technology+Corp.%22">Richtek Technology Corp.</a></span></span></td></tr><tr class="patent-bibdata-list-row "><td class="patent-bibdata-heading">Export Citation</td><td><span class="patent-bibdata-value-list"><span class="patent-bibdata-value"><a href="/patents/US6414470.bibtex">BiBTeX</a>, </span><span class="patent-bibdata-value"><a href="/patents/US6414470.enw">EndNote</a>, </span><span class="patent-bibdata-value"><a href="/patents/US6414470.ris">RefMan</a></span></span></td></tr><tr class="patent-internal-links"><td colspan=2><span class="patent-bibdata-value"><a href="#backward-citations">Patent Citations</a> (4),</span> <span class="patent-bibdata-value"><a href="#forward-citations">Referenced by</a> (35),</span> <span class="patent-bibdata-value"><a href="#classifications">Classifications</a> (8),</span> <span class="patent-bibdata-value"><a href="#legal-events">Legal Events</a> (6)</span> </td></tr><tr><td colspan=2 class="patent-bibdata-external-link-spacer-top"></td></tr><tr class="patent-bibdata-external-link-spacer-bottom"></tr><tr><td colspan=2><span class="patent-bibdata-heading">External Links:&nbsp;</span><span><span class="patent-bibdata-value"><a href="http://www.google.com/url?id=7cxaBAABERAJ&q=http://patft.uspto.gov/netacgi/nph-Parser%3FSect2%3DPTO1%26Sect2%3DHITOFF%26p%3D1%26u%3D/netahtml/PTO/search-bool.html%26r%3D1%26f%3DG%26l%3D50%26d%3DPALL%26RefSrch%3Dyes%26Query%3DPN/6414470&usg=AFQjCNEa8m9v6mUux-XNrTPriIxYu7WYew">USPTO</a>, </span><span class="patent-bibdata-value"><a href="http://www.google.com/url?id=7cxaBAABERAJ&q=http://assignments.uspto.gov/assignments/q%3Fdb%3Dpat%26pat%3D6414470&usg=AFQjCNHbAyRfkAGk8HJVdtoHKbyVXhbeWw">USPTO Assignment</a>, </span><span class="patent-bibdata-value"><a href="http://www.google.com/url?id=7cxaBAABERAJ&q=http://worldwide.espacenet.com/publicationDetails/biblio%3FCC%3DUS%26NR%3D6414470B1%26KC%3DB1%26FT%3DD&usg=AFQjCNGIIPU0EyoHh1J0xLAPyH3uy1cZqQ">Espacenet</a></span></span></td></tr><tr class="patent-bibdata-group-spacer"></tr></table><div class="number-and-title"><span class="patent-title"><invention-title mxw-id="PT54941151" lang="EN" load-source="patent-office">Apparatus and method for balancing channel currents in a multi-phase DC-to-DC converter</invention-title></span><br><span class="patent-number">US 6414470 B1</span></div><div class="patent-section patent-abstract-section"><div class="patent-section-header"><span class="patent-section-title">Abstract</span></div><div class="patent-text"><abstract mxw-id="PA50342377" lang="EN" load-source="patent-office"> <div class="abstract">An apparatus and method for current balance in a multi-phase DC-to-DC converter with a converter output voltage and a plurality of channel currents employs for each channel a multi-input pulse width modulator or an ordinary pulse width modulator in conjunction with a multi-input comparator to produce a respective PWM signal to regulate the corresponding channel current. In addition to the comparison of the converter output voltage with a reference signal to produce an error signal, the apparatus and method compares the error signal with a ramp signal and the corresponding channel current with each of the other channel currents with the multi-input pulse width modulator. Alternatively, a ramp signal is compared by the ordinary pulse width modulator with a signal derived from the multi-input comparator which subtracts the corresponding channel current from each other channel current and sums the error signal.</div>
  </abstract></div></div><div class="patent-section patent-drawings-section"><div class="patent-section-header"><span class="patent-section-title">Images<span class="patent-section-count">(12)</span></span></div><div class="patent-drawings-body"><div class="patent-drawings-carousel"><div class="drawings"><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/US6414470B1/US06414470-20020702-D00000.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/US6414470B1/US06414470-20020702-D00000.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/US6414470B1/US06414470-20020702-D00001.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/US6414470B1/US06414470-20020702-D00001.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/US6414470B1/US06414470-20020702-D00002.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/US6414470B1/US06414470-20020702-D00002.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/US6414470B1/US06414470-20020702-D00003.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/US6414470B1/US06414470-20020702-D00003.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/US6414470B1/US06414470-20020702-D00004.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/US6414470B1/US06414470-20020702-D00004.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/US6414470B1/US06414470-20020702-D00005.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/US6414470B1/US06414470-20020702-D00005.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/US6414470B1/US06414470-20020702-D00006.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/US6414470B1/US06414470-20020702-D00006.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/US6414470B1/US06414470-20020702-D00007.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/US6414470B1/US06414470-20020702-D00007.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/US6414470B1/US06414470-20020702-D00008.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/US6414470B1/US06414470-20020702-D00008.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/US6414470B1/US06414470-20020702-D00009.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/US6414470B1/US06414470-20020702-D00009.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/US6414470B1/US06414470-20020702-D00010.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/US6414470B1/US06414470-20020702-D00010.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/US6414470B1/US06414470-20020702-D00011.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/US6414470B1/US06414470-20020702-D00011.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div></div></div><div class="patent-drawings-control patent-drawings-prev"><img class="patent-drawings-button-img" alt="Previous page"src="/googlebooks/images/kennedy/page_left.png"width="21" height="21" /></div><div class="patent-drawings-control patent-drawings-next"><img class="patent-drawings-button-img" alt="Next page"src="/googlebooks/images/kennedy/page_right.png"width="21" height="21" /></div></div></div><div class="patent-post-drawings"></div><div class="patent-section patent-claims-section"><div class="patent-section-header"><span class="patent-section-title">Claims<span class="patent-section-count">(39)</span></span></div><div class="patent-text"><div mxw-id="PCLM8317992" lang="EN" load-source="patent-office" class="claims">
    <claim-statement>What is claimed is: </claim-statement> <div class="claim"> <div num="1" id="US-6414470-B1-CLM-00001" class="claim">
      <div class="claim-text">1. An apparatus for current balance in a multi-phase DC-to-DC converter having a converter output for providing an output voltage and a plurality of channels each configured for generating a channel current, said apparatus comprising:</div>
      <div class="claim-text">a voltage sense circuit for sensing said output voltage and generating a voltage sense signal; </div>
      <div class="claim-text">a plurality of current sense circuits each corresponding to one of said plurality of channels for sensing said channel current and generating a current sense signal for said corresponding channel; </div>
      <div class="claim-text">a comparator for receiving said voltage sense signal and a reference signal and generating an error signal; and </div>
      <div class="claim-text">a plurality of multi-input pulse width modulators each for generating a PWM signal for regulating said channel current of said corresponding channel by a first input pair comparing said error signal with a ramp signal and one or more second input pair each comparing said current sense signal of said corresponding channel with each other of said plurality of current sense signals. </div>
    </div>
    </div> <div class="claim-dependent"> <div num="2" id="US-6414470-B1-CLM-00002" class="claim">
      <div class="claim-text">2. An apparatus according to <claim-ref idref="US-6414470-B1-CLM-00001">claim 1</claim-ref> wherein each of said plurality of multi-input pulse width modulators comprises:</div>
      <div class="claim-text">a current mirror including a reference branch and a mirror branch for generating a differential signal from said mirror branch; </div>
      <div class="claim-text">a first input stage including a positive input for receiving said error signal and a negative input for receiving said ramp signal, said positive and negative input corresponding to said reference branch and mirror branch respectively; </div>
      <div class="claim-text">one or more second input stage each including a positive input and a negative input corresponding to said reference branch and mirror branch respectively, each of said negative inputs receiving said current sense signal of said corresponding channel, each of said positive inputs receiving one of said plurality of current sense signals other than said current sense signal of said corresponding channel; </div>
      <div class="claim-text">a plurality of current sources each providing a bias current for one of said first and second input stages; and </div>
      <div class="claim-text">a gain stage for amplifying said differential signal. </div>
    </div>
    </div> <div class="claim-dependent"> <div num="3" id="US-6414470-B1-CLM-00003" class="claim">
      <div class="claim-text">3. An apparatus according to <claim-ref idref="US-6414470-B1-CLM-00001">claim 1</claim-ref> wherein each of said plurality of multi-input pulse width modulators comprises:</div>
      <div class="claim-text">a first and second load device connecting to a power supply for providing a positive and negative branch and generating a positive and negative branch signal respectively; </div>
      <div class="claim-text">a first input stage including a positive input for receiving said error signal and a negative input for receiving said ramp signal, said positive and negative input corresponding to said positive and negative branch respectively; </div>
      <div class="claim-text">one or more second input stage each including a positive input and a negative input corresponding to said positive and negative branch respectively, each of said negative inputs receiving said current sense signal of said corresponding channel, each of said positive inputs receiving one of said plurality of current sense signals other than said current sense signal of said corresponding channel; </div>
      <div class="claim-text">a plurality of current sources each providing a bias current for one of said first and second input stages; and </div>
      <div class="claim-text">a gain stage for amplifying a difference between said positive and negative branch signal. </div>
    </div>
    </div> <div class="claim-dependent"> <div num="4" id="US-6414470-B1-CLM-00004" class="claim">
      <div class="claim-text">4. An apparatus according to <claim-ref idref="US-6414470-B1-CLM-00001">claim 1</claim-ref> wherein each of said plurality of current sense signals is a voltage type signal.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="5" id="US-6414470-B1-CLM-00005" class="claim">
      <div class="claim-text">5. An apparatus according to <claim-ref idref="US-6414470-B1-CLM-00001">claim 1</claim-ref> wherein each of said plurality of current sense signals is a current type signal.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="6" id="US-6414470-B1-CLM-00006" class="claim">
      <div class="claim-text">6. An apparatus according to <claim-ref idref="US-6414470-B1-CLM-00001">claim 1</claim-ref> wherein each of said plurality of current sense circuits includes a high-side and low-side transistor connected in series between a high-side and low-side voltage for generating said current sense signal derived from an interconnection between said high-side and low-side transistor.</div>
    </div>
    </div> <div class="claim"> <div num="7" id="US-6414470-B1-CLM-00007" class="claim">
      <div class="claim-text">7. An apparatus for current balance in an N-phase DC-to-DC converter having a converter output for providing an output voltage and N channels each configured for generating a channel current, said apparatus comprising:</div>
      <div class="claim-text">a voltage sense circuit for sensing said output voltage and generating a voltage sense signal; </div>
      <div class="claim-text">N current sense circuits each corresponding to one of said N channels for sensing said channel current and generating a current sense signal for said corresponding channel; </div>
      <div class="claim-text">a first comparator for receiving said voltage sense signal and a reference signal and generating an error signal; </div>
      <div class="claim-text">N second comparators each for generating a combined signal by a negative input receiving N−1 times of said current sense signal of said corresponding channel and N positive inputs receiving said error signal and said N current sense signals other than said current sense signal of said corresponding channel; and </div>
      <div class="claim-text">N pulse width modulators each for generating a PWM signal for regulating said channel current of said corresponding channel by receiving said combined signal and a ramp signal. </div>
    </div>
    </div> <div class="claim-dependent"> <div num="8" id="US-6414470-B1-CLM-00008" class="claim">
      <div class="claim-text">8. An apparatus according to <claim-ref idref="US-6414470-B1-CLM-00007">claim 7</claim-ref> wherein each of said pulse width modulators comprises:</div>
      <div class="claim-text">a current mirror including a reference branch and a mirror branch for generating a differential signal from said mirror branch; </div>
      <div class="claim-text">an input stage including a positive input for receiving said combined signal corresponding to said reference branch and a negative input for receiving said ramp signal corresponding to said mirror branch; </div>
      <div class="claim-text">a current source for providing a bias current for said input stage; and </div>
      <div class="claim-text">a gain stage for amplifying said differential signal. </div>
    </div>
    </div> <div class="claim-dependent"> <div num="9" id="US-6414470-B1-CLM-00009" class="claim">
      <div class="claim-text">9. An apparatus according to <claim-ref idref="US-6414470-B1-CLM-00007">claim 7</claim-ref> wherein each of said pulse width modulators comprises:</div>
      <div class="claim-text">a first and second load device connecting to a power supply for providing a positive and negative branch and generating a positive and negative branch signal respectively; </div>
      <div class="claim-text">an input stage including a positive input for receiving said combined signal corresponding to said positive branch and a negative input for receiving said ramp signal corresponding to said negative branch </div>
      <div class="claim-text">a current source for providing a bias current for said input stage; and </div>
      <div class="claim-text">a gain stage for amplifying a difference between said positive and negative branch signal. </div>
    </div>
    </div> <div class="claim-dependent"> <div num="10" id="US-6414470-B1-CLM-00010" class="claim">
      <div class="claim-text">10. An apparatus according to <claim-ref idref="US-6414470-B1-CLM-00007">claim 7</claim-ref> wherein each of said second comparators comprises:</div>
      <div class="claim-text">a first transistor for receiving said current sense signal of said corresponding channel; </div>
      <div class="claim-text">N−1 second transistor for receiving said current sense signals other than said current sense signal of said corresponding channel respectively; and </div>
      <div class="claim-text">a common bias for said first and second transistors; </div>
      <div class="claim-text">wherein said first transistor is N−1 times of said second transistor in size. </div>
    </div>
    </div> <div class="claim-dependent"> <div num="11" id="US-6414470-B1-CLM-00011" class="claim">
      <div class="claim-text">11. An apparatus according to <claim-ref idref="US-6414470-B1-CLM-00007">claim 7</claim-ref> wherein each of said current sense signals is a voltage type signal.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="12" id="US-6414470-B1-CLM-00012" class="claim">
      <div class="claim-text">12. An apparatus according to <claim-ref idref="US-6414470-B1-CLM-00007">claim 7</claim-ref> wherein each of said current sense signals is a current type signal.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="13" id="US-6414470-B1-CLM-00013" class="claim">
      <div class="claim-text">13. An apparatus according to <claim-ref idref="US-6414470-B1-CLM-00007">claim 7</claim-ref> wherein each of said current sense circuits includes a high-side and low-side transistor connected in series between a high-side and low-side voltage for generating said current sense signal derived from an interconnection between said high-side and low-side transistor.</div>
    </div>
    </div> <div class="claim"> <div num="14" id="US-6414470-B1-CLM-00014" class="claim">
      <div class="claim-text">14. An apparatus for current balance in an N-phase DC-to-DC converter having a converter output for providing an output voltage and N channels each configured for generating a channel current, said apparatus comprising:</div>
      <div class="claim-text">a voltage sense circuit for sensing said output voltage and generating a voltage sense signal; </div>
      <div class="claim-text">N current sense circuits each corresponding to one of said N channels for sensing said channel current and generating a current sense signal for said corresponding channel; </div>
      <div class="claim-text">a first comparator for receiving said voltage sense signal and a reference signal and generating an error signal; </div>
      <div class="claim-text">N second comparators each for generating a combined signal by a negative input receiving N times of said current sense signal of said corresponding channel and N+1 positive inputs receiving said error signal and said N current sense signals; and </div>
      <div class="claim-text">N pulse width modulators each for generating a PWM signal for regulating said channel current of said corresponding channel by receiving said combined signal and a ramp signal. </div>
    </div>
    </div> <div class="claim-dependent"> <div num="15" id="US-6414470-B1-CLM-00015" class="claim">
      <div class="claim-text">15. An apparatus according to <claim-ref idref="US-6414470-B1-CLM-00014">claim 14</claim-ref> wherein each of said pulse width modulators comprises:</div>
      <div class="claim-text">a current mirror including a reference branch and a mirror branch for generating a differential signal from said mirror branch; </div>
      <div class="claim-text">an input stage including a positive input for receiving said combined signal corresponding to said reference branch and a negative input for receiving said ramp signal corresponding to said mirror branch; </div>
      <div class="claim-text">a current source for providing a bias current for said input stage; and </div>
      <div class="claim-text">a gain stage for amplifying said differential signal. </div>
    </div>
    </div> <div class="claim-dependent"> <div num="16" id="US-6414470-B1-CLM-00016" class="claim">
      <div class="claim-text">16. An apparatus according to <claim-ref idref="US-6414470-B1-CLM-00014">claim 14</claim-ref> wherein each of said pulse width modulators comprises:</div>
      <div class="claim-text">a first and second load device connecting to a power supply for providing a positive and negative branch and generating a positive and negative branch signal respectively; </div>
      <div class="claim-text">an input stage including a positive input for receiving said combined signal corresponding to said positive branch and a negative input for receiving said ramp signal corresponding to said negative branch; </div>
      <div class="claim-text">a current source for providing a bias current for said input stage; and </div>
      <div class="claim-text">a gain stage for amplifying a difference between said positive and negative branch signal. </div>
    </div>
    </div> <div class="claim-dependent"> <div num="17" id="US-6414470-B1-CLM-00017" class="claim">
      <div class="claim-text">17. An apparatus according to <claim-ref idref="US-6414470-B1-CLM-00014">claim 14</claim-ref> wherein each of said second comparators comprises:</div>
      <div class="claim-text">a first transistor for receiving said current sense signal of said corresponding channel; </div>
      <div class="claim-text">N second transistor for receiving said current sense signals respectively; and </div>
      <div class="claim-text">a common bias for said first and second transistors; </div>
      <div class="claim-text">wherein said first transistor is N times of said second transistor in size. </div>
    </div>
    </div> <div class="claim-dependent"> <div num="18" id="US-6414470-B1-CLM-00018" class="claim">
      <div class="claim-text">18. An apparatus according to <claim-ref idref="US-6414470-B1-CLM-00014">claim 14</claim-ref> wherein each of said current sense signals is a voltage type signal.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="19" id="US-6414470-B1-CLM-00019" class="claim">
      <div class="claim-text">19. An apparatus according to <claim-ref idref="US-6414470-B1-CLM-00014">claim 14</claim-ref> wherein each of said current sense signals is a current type signal.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="20" id="US-6414470-B1-CLM-00020" class="claim">
      <div class="claim-text">20. An apparatus according to <claim-ref idref="US-6414470-B1-CLM-00014">claim 14</claim-ref> wherein each of said current sense circuits includes a high-side and low-side transistor connected in series between a high-side and low-side voltage for generating said current sense signal derived from an interconnection between said high-side and low-side transistor.</div>
    </div>
    </div> <div class="claim"> <div num="21" id="US-6414470-B1-CLM-00021" class="claim">
      <div class="claim-text">21. An apparatus for current balance in an N-phase DC-to-DC converter having a converter output for providing an output voltage and N channels each configured for generating a channel current, said apparatus comprising:</div>
      <div class="claim-text">a voltage sense circuit for sensing said output voltage and generating a voltage sense signal; </div>
      <div class="claim-text">N current sense circuits each corresponding to one of said channels for sensing said channel current and generating a current sense signal for said corresponding channel; </div>
      <div class="claim-text">a first comparator for receiving said voltage sense signal and a reference signal and generating an error signal; </div>
      <div class="claim-text">N second comparators each for generating a combined signal by subtracting N−1 times of said current sense signal of said corresponding channel from said error signal and current sense signals other than said current sense signal of said corresponding channel; and </div>
      <div class="claim-text">N pulse width modulators each for generating a PWM signal for regulating said channel current of said corresponding channel by receiving said combined signal and a ramp signal. </div>
    </div>
    </div> <div class="claim-dependent"> <div num="22" id="US-6414470-B1-CLM-00022" class="claim">
      <div class="claim-text">22. An apparatus according to <claim-ref idref="US-6414470-B1-CLM-00021">claim 21</claim-ref> wherein each of said pulse width modulators comprises:</div>
      <div class="claim-text">a current mirror including a reference branch and a mirror branch for generating a differential signal from said mirror branch; </div>
      <div class="claim-text">an input stage including a positive input for receiving said combined signal corresponding to said reference branch and a negative input for receiving said ramp signal corresponding to said mirror branch; </div>
      <div class="claim-text">a current source for providing a bias current for said input stage; and </div>
      <div class="claim-text">a gain stage for amplifying said differential signal. </div>
    </div>
    </div> <div class="claim-dependent"> <div num="23" id="US-6414470-B1-CLM-00023" class="claim">
      <div class="claim-text">23. An apparatus according to <claim-ref idref="US-6414470-B1-CLM-00021">claim 21</claim-ref> wherein each of said pulse width modulators comprises:</div>
      <div class="claim-text">a first and second load device connecting to a power supply for providing a positive and negative branch and generating a positive and negative branch signal respectively; </div>
      <div class="claim-text">an input stage including a positive input for receiving said combined signal corresponding to said positive branch and a negative input for receiving said ramp signal corresponding to said negative branch </div>
      <div class="claim-text">a current source for providing a bias current for said input stage; and </div>
      <div class="claim-text">a gain stage for amplifying a difference between said positive and negative branch signal. </div>
    </div>
    </div> <div class="claim-dependent"> <div num="24" id="US-6414470-B1-CLM-00024" class="claim">
      <div class="claim-text">24. An apparatus according to <claim-ref idref="US-6414470-B1-CLM-00021">claim 21</claim-ref> wherein each of said second comparators comprises:</div>
      <div class="claim-text">a first transistor for receiving said current sense signal of said corresponding channel; </div>
      <div class="claim-text">N−1 second transistor for receiving said current sense signals other than said current sense signal of said corresponding channel respectively; and </div>
      <div class="claim-text">a common bias for said first and second transistors; </div>
      <div class="claim-text">wherein said first transistor is N-I times of said second transistor in size. </div>
    </div>
    </div> <div class="claim-dependent"> <div num="25" id="US-6414470-B1-CLM-00025" class="claim">
      <div class="claim-text">25. An apparatus according to <claim-ref idref="US-6414470-B1-CLM-00021">claim 21</claim-ref> wherein each of said second comparators comprises:</div>
      <div class="claim-text">a first transistor for receiving said current sense signal of said corresponding channel; </div>
      <div class="claim-text">N second transistor for receiving said current sense signals respectively; and </div>
      <div class="claim-text">a common bias for said first and second transistors; </div>
      <div class="claim-text">wherein said first transistor is N times of said second transistor in size. </div>
    </div>
    </div> <div class="claim-dependent"> <div num="26" id="US-6414470-B1-CLM-00026" class="claim">
      <div class="claim-text">26. An apparatus according to <claim-ref idref="US-6414470-B1-CLM-00021">claim 21</claim-ref> wherein each of said current sense signals is a voltage type signal.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="27" id="US-6414470-B1-CLM-00027" class="claim">
      <div class="claim-text">27. An apparatus according to <claim-ref idref="US-6414470-B1-CLM-00021">claim 21</claim-ref> wherein each of said current sense signals is a current type signal.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="28" id="US-6414470-B1-CLM-00028" class="claim">
      <div class="claim-text">28. An apparatus according to <claim-ref idref="US-6414470-B1-CLM-00021">claim 21</claim-ref> wherein each of said current sense circuits includes a high-side and low-side transistor connected in series between a high-side and low-side voltage for generating said current sense signal derived from an interconnection between said high-side and low-side transistor.</div>
    </div>
    </div> <div class="claim"> <div num="29" id="US-6414470-B1-CLM-00029" class="claim">
      <div class="claim-text">29. A method for current balance in a multi-phase DC-to-DC converter having a converter output for providing an output voltage and a plurality of channels each configured for generating a channel current, said method comprising the steps of:</div>
      <div class="claim-text">sensing said output voltage to thereby determine a voltage sense signal; </div>
      <div class="claim-text">sensing each of said plurality of channel currents to thereby determine a plurality of current sense signals; </div>
      <div class="claim-text">comparing said voltage sense signal with a reference signal to thereby determine an error signal; </div>
      <div class="claim-text">generating a plurality of PWM signals by a plurality of multi-input pulse width modulators each comparing said error signal with a ramp signal and one of said plurality of current sense signals with each other of said plurality of current sense signals; and </div>
      <div class="claim-text">regulating said channel currents with said plurality of PWM signals. </div>
    </div>
    </div> <div class="claim-dependent"> <div num="30" id="US-6414470-B1-CLM-00030" class="claim">
      <div class="claim-text">30. A method according to <claim-ref idref="US-6414470-B1-CLM-00029">claim 29</claim-ref> further comprising the steps of:</div>
      <div class="claim-text">connecting a high-side and low-side transistor in series between a high-side and low-side voltage; and </div>
      <div class="claim-text">deriving from an interconnection between said high-side and low-side transistor to thereby determine said current sense signal. </div>
    </div>
    </div> <div class="claim"> <div num="31" id="US-6414470-B1-CLM-00031" class="claim">
      <div class="claim-text">31. A method for current balance in a multi-phase DC-to-DC converter having a converter output for providing an output voltage and a plurality of channels each configured for generating a channel current, said method comprising the steps of:</div>
      <div class="claim-text">sensing said output voltage to thereby determine a voltage sense signal; </div>
      <div class="claim-text">sensing each of said plurality of channel currents to thereby determine a plurality of current sense signals; </div>
      <div class="claim-text">comparing said voltage sense signal with a reference signal to thereby determine an error signal; </div>
      <div class="claim-text">further comparing said error signal with a ramp signal to thereby determine a first differential signal; </div>
      <div class="claim-text">generating a plurality of second differential signals each by comparing a respective one of said plurality of current sense signals with each other of said plurality of current sense signals; </div>
      <div class="claim-text">summing said first and second differential signals to thereby determine a respective combined differential signal; </div>
      <div class="claim-text">generating a plurality of PWM signals each responsive to said respective combined differential signal; and </div>
      <div class="claim-text">regulating said channel currents with said plurality of PWM signals. </div>
    </div>
    </div> <div class="claim-dependent"> <div num="32" id="US-6414470-B1-CLM-00032" class="claim">
      <div class="claim-text">32. A method according to <claim-ref idref="US-6414470-B1-CLM-00031">claim 31</claim-ref> further comprising the steps of:</div>
      <div class="claim-text">connecting a high-side and low-side transistor in series between a high-side and low-side voltage; and </div>
      <div class="claim-text">deriving from an interconnection between said high-side and low-side transistor to thereby determine said current sense signal. </div>
    </div>
    </div> <div class="claim-dependent"> <div num="33" id="US-6414470-B1-CLM-00033" class="claim">
      <div class="claim-text">33. A method according to <claim-ref idref="US-6414470-B1-CLM-00031">claim 31</claim-ref> further comprising the steps of amplifying said respective combined differential signal.</div>
    </div>
    </div> <div class="claim"> <div num="34" id="US-6414470-B1-CLM-00034" class="claim">
      <div class="claim-text">34. A method for current balance in an N-phase DC-to-DC converter having a converter output for providing an output voltage and N channels each configured for generating a channel current, said method comprising the steps of:</div>
      <div class="claim-text">sensing said output voltage to thereby determine a voltage sense signal; </div>
      <div class="claim-text">sensing each of said channel currents to thereby determine N current sense signals; </div>
      <div class="claim-text">comparing said voltage sense signal with a reference signal to thereby determine an error signal; </div>
      <div class="claim-text">generating N PWM signals each derived from a respective differential signal produced by subtracting a ramp signal and N−1 times of a respective one of said current sense signals from a summation of said error signal and each other of said plurality of current sense signals; and </div>
      <div class="claim-text">regulating said channel currents with said N PWM signals. </div>
    </div>
    </div> <div class="claim-dependent"> <div num="35" id="US-6414470-B1-CLM-00035" class="claim">
      <div class="claim-text">35. A method according to <claim-ref idref="US-6414470-B1-CLM-00034">claim 34</claim-ref> further comprising the steps of:</div>
      <div class="claim-text">connecting a high-side and low-side transistor in series between a high-side and low-side voltage; and </div>
      <div class="claim-text">deriving from an interconnection between said high-side and low-side transistor to thereby determine said current sense signal. </div>
    </div>
    </div> <div class="claim-dependent"> <div num="36" id="US-6414470-B1-CLM-00036" class="claim">
      <div class="claim-text">36. A method according to <claim-ref idref="US-6414470-B1-CLM-00034">claim 34</claim-ref> further comprising the steps of amplifying said respective differential signal.</div>
    </div>
    </div> <div class="claim"> <div num="37" id="US-6414470-B1-CLM-00037" class="claim">
      <div class="claim-text">37. A method for current balance in an N-phase DC-to-DC converter having a converter output for providing an output voltage and N channels each configured for generating a channel current, said method comprising the steps of:</div>
      <div class="claim-text">sensing said output voltage to thereby determine a voltage sense signal; </div>
      <div class="claim-text">sensing each of said channel currents to thereby determine N current sense signals; </div>
      <div class="claim-text">comparing said voltage sense signal with a reference signal to thereby determine an error signal; </div>
      <div class="claim-text">subtracting N−1 times of a respective one of said current sense signals from a summation of said error signal and each other of said plurality of current sense signals to thereby determine a. respective combined signal; </div>
      <div class="claim-text">generating N PWM signals each derived from a respective differential signal produced by comparing said respective combined signal with a ramp signal; and </div>
      <div class="claim-text">regulating said channel currents with said PWM signals. </div>
    </div>
    </div> <div class="claim-dependent"> <div num="38" id="US-6414470-B1-CLM-00038" class="claim">
      <div class="claim-text">38. A method according to <claim-ref idref="US-6414470-B1-CLM-00037">claim 37</claim-ref> further comprising the steps of:</div>
      <div class="claim-text">connecting a high-side and low-side transistor in series between a high-side and low-side voltage; and </div>
      <div class="claim-text">deriving from an interconnection between said high-side and low-side transistor to thereby determine said current sense signal. </div>
    </div>
    </div> <div class="claim-dependent"> <div num="39" id="US-6414470-B1-CLM-00039" class="claim">
      <div class="claim-text">39. A method according to <claim-ref idref="US-6414470-B1-CLM-00037">claim 37</claim-ref> further comprising the steps of amplifying said respective differential signal.</div>
    </div>
  </div> </div></div></div><div class="patent-section patent-description-section"><div class="patent-section-header"><span class="patent-section-title">Description</span></div><div class="patent-text"><div mxw-id="PDES53591713" lang="EN" load-source="patent-office" class="description">
    <heading>FIELD OF THE INVENTION</heading> <p>The present invention relates generally to a multi-phase DC-to-DC converter, and more particularly, to an apparatus and method for balancing the channel currents in a multi-phase DC-to-DC converter.</p>
    <heading>BACKGROUND OF THE INVENTION</heading> <p>The multi-phase DC-to-DC converter has been widely used for power supply circuits. Unfortunately, there may be current unbalance occurred between the channels thereof due to the mismatching of parameters and components between each of the phases or channels. A multi-phase DC-to-DC converter provided by U.S. Pat. No. 6,278,263 issued to Walters et al. can equally shares the load current between each of the phases or channels in the converter, by which all of the channel currents are sensed and averaged with summing circuit and scaling circuit for balance control between each of the channels. However, the circuit disclosed by this prior art is complicated due to the requirement of averaging operation of the channel currents and thus disadvantageous to integrate the converter circuit on a chip and to reduce the cost. If the averaging apparatus and method for the channel currents can be removed from a converter circuit, it will be scaled down. It is thus desired a simplified circuitry for current balance in a multi-phase DC-to-DC converter without averaging the channel currents. Moreover, it is another important issues of the method and circuit to sense each of the channel currents in the converter so as for further operation of the sensed signals each representative of a respective channel current for the control of current balance thereof. Based on the theory applied in the converter circuit of U.S. Pat. No. 6,278,263 as mentioned, it is necessary a current feedback resistor and its related circuitry to be inserted between each phase output and the control circuit of the multi-phase DC-to-DC converter to produce a current signal representative of the channel current on the respective phase or channel for the balance control thereof, which is also referred to U.S. Pat. No. 6,246,220 issued to Isham et al., for example. The current feedback resistor and its related circuitry induce additional cost and circuitry complexity and are preferred to be removed or simplified. It is therefore desired a multi-phase DC to DC converter with channel current balance based upon an alternative theory so as to simplify the feedback circuitry for sensing the channel currents thereof.</p>
    <heading>SUMMARY OF THE INVENTION</heading> <p>One object of the present invention is a simplified circuit for a multi-phase DC-to-DC converter with balanced channel currents.</p>
    <p>Another object of the present invention is a method for balancing the channel currents in a multi-phase DC-to-DC converter.</p>
    <p>Yet another object of the present invention is to simplify the feedback circuitry for sensing the channel currents in a multi-phase DC-to-DC converter.</p>
    <p>In a multi-phase DC-to-DC converter with a converter output voltage and a plurality of channels each configured for generating a channel current, according to the present invention, the output voltage is sensed and compared with a reference signal to produce an error signal for each channel for a multi-input pulse width modulator or a multi-input comparator in conjunction with an ordinary pulse width modulator to produce a PWM signal to regulate the corresponding channel current. The multi-input pulse width modulator compares the error signal with a ramp signal and the corresponding channel current with each other of the channel currents to produce the corresponding PWM signal. Alternatively, the multi-input comparator subtracts the corresponding channel current from each other of the channel currents and sums the error signal to produce a combined signal for the ordinary pulse width modulator to compare with a ramp signal to the corresponding PWM signal.</p>
    <p>In some embodiments, a current mirror or a pair of load devices connected with one or more input stages for the error signal, ramp signal and the other signals corresponding to each channel is provided for the PWM modulator. For some other embodiments, common gated transistors with a same bias are provided for the multi-input comparator.</p>
    <p>For the comparisons between the channel currents, each of the channel currents is sensed to produce a feedback current sense signal in voltage type or current type. A current sense circuit to sense the channel current of each channel to produce a feedback voltage signal for the current balance control is also provided.</p>
    <heading>BRIEF DESCRIPTION OF THE DRAWINGS</heading> <p>These and other objects, features and advantages of the present invention will become apparent to those skilled in the art upon consideration of the following description of the preferred embodiments of the present invention taken in conjunction with the accompanying drawings, in which:</p>
    <p>FIG. 1 shows a block diagram of a three-phase converter 10 according to the present invention;</p>
    <p>FIG. 2 shows an embodiment control circuit for the converter <b>10</b> shown in FIG. 1;</p>
    <p>FIG. 3 shows an embodiment circuit for the multi-input pulse width modulators shown in FIG. 2;</p>
    <p>FIG. 4 shows another embodiment circuit for the multi-input pulse width modulators shown in FIG. 2;</p>
    <p>FIG. 5 shows an embodiment control circuit for a two-phase DC-to-DC converter according to the present invention;</p>
    <p>FIG. 6 shows another embodiment control circuit for a two-phase DC-to-DC converter according to the present invention;</p>
    <p>FIG. 7 shows a generalized control circuit for a multi-phase DC-to-DC converter with the architecture based on the circuit shown in FIG. 6;</p>
    <p>FIG. 8 shows another generalized control circuit for a multi-phase DC-to-DC converter with the architecture based on the circuit shown in FIG. 6;</p>
    <p>FIG. 9 shows an embodiment circuit for the general comparator <b>54</b>(<i>j</i>) in combination with the pulse width modulator <b>52</b>(<i>j</i>) shown in FIG. 7;</p>
    <p>FIG. 10 shows another embodiment circuit for the general comparator <b>54</b>(<i>j</i>) in combination with the pulse width modulator <b>52</b>(<i>j</i>) shown in FIG. 7; and</p>
    <p>FIG. 11 shows an embodiment circuit for the current sense circuit to produce a feedback current sense signal.</p>
    <heading>DETAILED DESCRIPTION OF THE INVENTION</heading> <p>For illustration of the features and advantages of the present invention, a three-phase converter <b>10</b> is shown with a block diagram in FIG. 1. A load <b>12</b> is supplied with a power by the converter <b>10</b> that has three channels <b>14</b> <i>a, </i> <b>14</b> <i>b </i>and <b>14</b> <i>c </i>with their channel outputs <b>141</b> <i>a, </i> <b>141</b> <i>b </i>and <b>141</b> <i>c </i>coupled together and to the converter output <b>16</b>. The channel input <b>143</b> <i>a, </i> <b>143</b> <i>b </i>and <b>143</b> <i>c </i>of the respective channel <b>14</b> <i>a, </i> <b>14</b> <i>b </i>and <b>14</b> <i>c </i>is fed with respective PWM signal PWM<b>1</b>, PWM<b>2</b> and PWM<b>3</b> from a control circuit <b>18</b> with its respective control output <b>181</b> <i>a, </i> <b>181</b> <i>b </i>and <b>181</b> <i>c </i>to regulate the respective channel current I<b>1</b>, I<b>2</b> and I<b>3</b> flowing through respective channel output <b>141</b> <i>a, </i> <b>141</b> <i>b </i>and <b>141</b> <i>c. </i>The prior arts for the channel circuit of a DC-to-DC converter can be applied for the channels <b>14</b> <i>a, </i> <b>14</b> <i>b </i>and <b>14</b> <i>c. </i>However, to balance the individual channel current I<b>1</b>, I<b>2</b> and I<b>3</b> on respective channel output <b>141</b> <i>a, </i> <b>141</b> <i>b </i>and <b>141</b> <i>c, </i>three current sense circuits <b>20</b> <i>a, </i> <b>20</b> <i>b </i>and <b>20</b> <i>c </i>are coupled to the channel outputs <b>141</b> <i>a, </i> <b>141</b> <i>b </i>and <b>141</b> <i>c </i>with their current sense inputs <b>201</b> <i>a, </i> <b>201</b> <i>b </i>and <b>201</b> <i>c </i>to sense the respective channel current I<b>1</b>, I<b>2</b> and I<b>3</b> and then produce three current sense signals CS<b>1</b>, CS<b>2</b> and CS<b>3</b> in current type or voltage type fed-back to the control circuit <b>18</b> through feedback inputs <b>183</b> <i>a, </i> <b>183</b> <i>b </i>and <b>183</b> <i>c </i>from the current sense outputs <b>203</b> <i>a, </i> <b>203</b> <i>b </i>and <b>203</b> <i>c, </i>respectively. Further, the converter output voltage VOUT on the converter output <b>16</b> is sensed by a voltage sense circuit <b>22</b> with the coupling of a voltage sense input <b>221</b> to produce a voltage sense signal VS in current type or voltage type fed-back to the control circuit <b>18</b> through a feedback input <b>185</b> from a voltage sense output <b>223</b>. The prior arts to sense the converter output voltage VOUT and produce the feedback voltage sense signal VS can be applied for the voltage sense circuit <b>22</b>.</p>
    <p>An embodiment control circuit <b>18</b> for the converter <b>10</b> shown in FIG. 1 is provided in FIG. 2, which includes an error amplifier <b>24</b> with a negative input <b>243</b> connected with the voltage sense signal VS in voltage type to be compared with a reference voltage VREF connected to the positive input <b>241</b> of the error amplifier <b>24</b> to produce an error signal VEA for three multi-input pulse width modulators <b>26</b> <i>a, </i> <b>26</b> <i>b </i>and <b>26</b> <i>c. </i>The pulse width modulator <b>26</b> <i>a </i>has three pairs of inputs <b>28</b> <i>a, </i> <b>30</b> <i>a </i>and <b>32</b> <i>a </i>to compare various signals and one PWM output <b>261</b> <i>a </i>to transmit the PWM signal PWM<b>1</b>. The first input pair <b>28</b> <i>a </i>has a positive input <b>281</b> <i>a </i>and a negative input <b>283</b> <i>a </i>to receive the error signal VEA and a ramp signal. The second input pair <b>30</b> <i>a </i>has a positive input <b>301</b> <i>a </i>and a negative input <b>303</b> <i>a </i>to receive the voltage-type current sense signals VCS<b>2</b> and VCS<b>1</b> representative of the channel currents flowing through the channel <b>2</b> and channel <b>1</b>, respectively, and the other second input pair <b>32</b> <i>a </i>has a positive input <b>321</b> <i>a </i>and a negative input <b>323</b> <i>a </i>to receive the voltage-type current sense signals VCS<b>1</b> and VCS<b>2</b>, respectively. Furthermore, the first input pair <b>28</b> <i>a </i>to compare the error signal VEA with the ramp signal and the other two second input pairs <b>30</b> <i>a </i>and <b>32</b> <i>a </i>to compare the current sense signal VCS<b>1</b> with VCS<b>2</b> and VCS<b>3</b> have transconductance ratio of m/n. That is, the input pair <b>28</b> <i>a </i>has a transconductance of gm×m and the input pair <b>30</b> <i>a </i>and <b>32</b> <i>a </i>have a transconductance of gm×n, where gm is a transconductance constant. The other two multi-input pulse width modulators <b>26</b> <i>b </i>and <b>26</b> <i>c </i>have architecture similar to that of the pulse width modulator <b>26</b> <i>a </i>for channel <b>2</b> and channel <b>3</b>, respectively.</p>
    <p>However, they are configured to compare the respective current sense signals VCS<b>2</b> and VCS<b>3</b> with the other current sense signals, in particular, the pulse width modulator <b>26</b> <i>b </i>compares the current sense signal VCS<b>2</b> with the others VCS<b>1</b> and VCS<b>3</b> and the pulse width modulator <b>26</b> <i>c </i>compares the current sense signal VCS<b>3</b> with the signals VCS<b>1</b> and VCS<b>2</b>. In other words, each modulator <b>26</b> <i>a, </i> <b>26</b> <i>b </i>or <b>26</b> <i>c </i>compares its own current sense signal with those of the other channels in addition to the comparison of the error signal VEA with a ramp signal to produce respective PWM signals PWM<b>1</b>, PWM<b>2</b> and PWM<b>3</b>.</p>
    <p>In FIG. 3 is provided with an embodiment circuit <b>26</b>CM for the multi-input pulse width modulators <b>26</b> <i>a, </i> <b>26</b> <i>b </i>and <b>26</b> <i>c </i>shown in FIG. <b>2</b>. The PWM circuit <b>26</b>CM has a current mirror <b>36</b> composed of two MOS transistors <b>36</b>R and <b>36</b>M whose sources <b>361</b>R and <b>361</b>M are connected together and to a voltage power supply VDD and whose gates <b>363</b>R and <b>363</b>M are connected together and to the drain <b>365</b>R of the MOS transistor <b>36</b>R. The current mirror <b>36</b> provides two branches, a reference side branch and a mirror side branch with the respective drain <b>365</b>R and <b>365</b>M of the MOS transistors <b>36</b>R and <b>36</b>M. The circuit <b>26</b>CM also includes three input stages <b>38</b>, <b>40</b> and <b>42</b> each of them composed of one pair of MOS transistors and a current source. These three input stages are all transconductive amplifier to transform the difference between two input voltage signals to a current signal. As described referred to FIG. 2, the first input stage <b>38</b> has a transconductance of gm×m and both of the other two <b>40</b> and <b>42</b> has a transconductance of gm×n. In the input stage <b>38</b>, MOS transistors <b>38</b>P and <b>38</b>N have their drains <b>381</b>P and <b>381</b>N connected to the drains <b>365</b>R and <b>365</b>M of the MOS transistors <b>36</b>R and <b>36</b>M, respectively, and their sources <b>385</b>P and <b>385</b>N connected together and to a current source <b>38</b> <i>c. </i>The gates <b>383</b>P and <b>383</b>N of the MOS transistors <b>38</b>P and <b>38</b>N are the positive and negative inputs of the input stage <b>38</b>, respectively. The other two input stages <b>40</b> and <b>42</b> are architectured similarly to the input stage <b>38</b> except for their inputs <b>403</b>P, <b>403</b>N, <b>423</b>P and <b>423</b>N are configured to receive a respective current sense signal from VCS<b>1</b> to VCS<b>3</b>. The PWM output <b>443</b> of the circuit <b>26</b>CM is derived from the drain <b>365</b>M of the mirror side transistor <b>36</b>M through an input <b>441</b> of a gain stage <b>44</b> and amplified by the gain stage <b>44</b>. When the circuit <b>26</b>CM is applied for the modulator shown in FIG. 2, for instance for the modulator <b>26</b> <i>a, </i>the positive input <b>383</b>P and negative input <b>383</b>N of the input stage <b>38</b> receive the error signal VEA and ramp signal, respectively, the positive input <b>403</b>P and negative input <b>403</b>N of the input stage <b>40</b> receive the current sense signals VCS<b>2</b> and VCS<b>1</b>, respectively, and the positive input <b>423</b>P and negative input <b>423</b>N of the input stage <b>42</b> receive the current sense signals VCS<b>3</b> and VCS<b>1</b>, respectively. In particular, the correspondences of the inputs and outputs between the circuit <b>26</b>CM shown in FIG. <b>3</b> and the pulse width modulators shown in FIG. 2, are listed in Table 1 as following:</p>
    <p>
      <tables> <table frame="none" colsep="0" rowsep="0" class="description-table"> <tgroup align="left" colsep="0" rowsep="0" cols="5"> <colspec colname="offset" colwidth="14pt" align="left"> </colspec> <colspec colname="1" colwidth="105pt" align="center"> </colspec> <colspec colname="2" colwidth="35pt" align="center"> </colspec> <colspec colname="3" colwidth="21pt" align="center"> </colspec> <colspec colname="4" colwidth="42pt" align="center"> </colspec> <thead> <tr class="description-tr"> <td class="description-td"> </td>
                <td namest="OFFSET" nameend="4" rowsep="1" class="description-td" colspan="5">TABLE 1</td>
              </tr> <tr class="description-tr"> <td class="description-td"> </td>
                <td namest="OFFSET" nameend="4" align="center" rowsep="1" class="description-td" colspan="5"> </td>
              </tr> <tr class="description-tr"> <td class="description-td"> </td>
                <td class="description-td">                      26CM/Modulator</td>
                <td class="description-td">26a</td>
                <td class="description-td">26b</td>
                <td class="description-td">26c</td>
              </tr> <tr class="description-tr"> <td class="description-td"> </td>
                <td namest="OFFSET" nameend="4" align="center" rowsep="1" class="description-td" colspan="5"> </td>
              </tr> </thead> <tbody valign="top"> <tr class="description-tr"> <td class="description-td"> </td>
              </tr> </tbody> </tgroup> <tgroup align="left" colsep="0" rowsep="0" cols="6"> <colspec colname="offset" colwidth="14pt" align="left"> </colspec> <colspec colname="1" colwidth="63pt" align="left"> </colspec> <colspec colname="2" colwidth="42pt" align="left"> </colspec> <colspec colname="3" colwidth="35pt" align="center"> </colspec> <colspec colname="4" colwidth="21pt" align="center"> </colspec> <colspec colname="5" colwidth="42pt" align="center"> </colspec> <tbody valign="top"> <tr class="description-tr"> <td class="description-td"> </td>
                <td class="description-td">Input stage 38</td>
                <td class="description-td">Input 383P</td>
                <td class="description-td">281a</td>
                <td class="description-td">281b</td>
                <td class="description-td">281c</td>
              </tr> <tr class="description-tr"> <td class="description-td"> </td>
                <td class="description-td"> </td>
                <td class="description-td">Input 383N</td>
                <td class="description-td">283a</td>
                <td class="description-td">283b</td>
                <td class="description-td">283c</td>
              </tr> <tr class="description-tr"> <td class="description-td"> </td>
                <td class="description-td">Input stage 40</td>
                <td class="description-td">Input 403P</td>
                <td class="description-td">301a</td>
                <td class="description-td">301b</td>
                <td class="description-td">301c</td>
              </tr> <tr class="description-tr"> <td class="description-td"> </td>
                <td class="description-td"> </td>
                <td class="description-td">Input 403N</td>
                <td class="description-td">303a</td>
                <td class="description-td">303b</td>
                <td class="description-td">303c</td>
              </tr> <tr class="description-tr"> <td class="description-td"> </td>
                <td class="description-td">Input stage 42</td>
                <td class="description-td">Input 423P</td>
                <td class="description-td">321a</td>
                <td class="description-td">321b</td>
                <td class="description-td">321c</td>
              </tr> <tr class="description-tr"> <td class="description-td"> </td>
                <td class="description-td"> </td>
                <td class="description-td">Input 423N</td>
                <td class="description-td">323a</td>
                <td class="description-td">323b</td>
                <td class="description-td">323c</td>
              </tr> <tr class="description-tr"> <td class="description-td"> </td>
                <td class="description-td">Gain stage 44</td>
                <td class="description-td">Output 443</td>
                <td class="description-td">261a</td>
                <td class="description-td">261b</td>
                <td class="description-td">261c</td>
              </tr> <tr class="description-tr"> <td class="description-td"> </td>
                <td namest="OFFSET" nameend="5" align="center" rowsep="1" class="description-td" colspan="6"> </td>
              </tr> </tbody> </tgroup> </table> </tables> </p>
    <p>Another embodiment PWM circuit <b>26</b>LD for the multi-input modulators is shown in FIG. <b>4</b> and has the architecture similar to that of the circuit <b>26</b>CM. The modulator <b>26</b>LD also includes two branches connected to three input stages <b>38</b>, <b>40</b> and <b>42</b>, however, these two branches are provided with respective load device <b>46</b>P and <b>46</b>N connected to a voltage power supply VDD with their input nodes <b>461</b>P and <b>461</b>N. The load devices <b>46</b>P and <b>46</b>N are resistors or high impedances, for example. The drains <b>381</b>P, <b>401</b>P and <b>421</b>P are connected to the output node <b>463</b>P of the positive-side load device <b>46</b>P and the drains <b>38</b> <b>1</b>N, <b>401</b>N and <b>421</b>N are connected to the output node <b>463</b>N of the negative-side load device <b>46</b>N. Further, a gain stage <b>48</b> has two inputs <b>481</b> and <b>483</b> connected the output nodes <b>463</b>P and <b>463</b>N, respectively, to amplify the differential voltage signal between the positive and negative sides and produce the PWM signal on its output <b>485</b>. If the circuit <b>26</b>LD is applied for the modulators <b>26</b> <i>a, </i> <b>26</b> <i>b </i>and <b>26</b> <i>c, </i>the correspondences of the inputs and outputs between the circuit <b>26</b>LD shown in FIG. <b>4</b> and the pulse width modulators shown in FIG. 2 will be the same as that in Table 1.</p>
    <p>FIG. 5 shows an embodiment control circuit <b>34</b> for a two-phase DC-to-DC converter. As in the circuit <b>18</b> shown in FIG. 2, an error amplifier <b>24</b> in the circuit <b>34</b> compares the voltage sense signal VS with a reference voltage VREF and produces an error signal VEA transmitted to multi-input pulse width modulators <b>26</b> <i>a </i>and <b>26</b> <i>b. </i>As in accordance with the above-mentioned theory, the modulator <b>26</b> <i>a </i>compares the current sense signal VCS<b>1</b> of channel <b>1</b> with the other current sense signal VCS<b>2</b> and the modulator <b>26</b> <i>b </i>compares the current sense signal VCS<b>2</b> of channel <b>2</b> with the other current sense signal VCS<b>1</b>. It is readily evidenced from FIG. 5 or FIG. 2 that the control circuit of the present invention is more simplified in comparison with the prior arts, such as in U.S. Pat. No. 6,278,263. The lower the phase number of a converter is, the more advantages the control circuit thereof gains.</p>
    <p>An alternative embodiment control circuit <b>34</b>′ for a two phase DC-to-DC converter is shown in FIG. 6, in which the voltage sense signal VS is also compared with a reference voltage VREF by an error amplifier <b>24</b> to produce an error signal VEA. However, the signal VEA is fed into a respective multi-input summing circuit or comparator <b>50</b> <i>a </i>and <b>50</b> <i>b </i>that subtracts respective current sense signal from the other current sense signal. In detail, the comparator <b>50</b> <i>a </i>for channel <b>1</b> has three inputs <b>501</b> <i>a, </i> <b>503</b> <i>a </i>and <b>505</b> <i>a </i>and one output <b>51</b> <i>a, </i>among which the inputs <b>501</b> <i>a </i>and <b>505</b> <i>a </i>receive the error signal VEA and the current sense signal VCS<b>2</b> of the other channel and the input <b>503</b> <i>a </i>is a negative input to receive its own current sense signal VCS<b>1</b>. In other words, the comparator <b>50</b> <i>a </i>for channel <b>1</b> subtracts its own current sense signal VCS<b>1</b> from the other current sense signal VCS<b>2</b>. The output <b>51</b> <i>a </i>is connected to the positive input <b>521</b> <i>a </i>of the first pulse width modulator <b>52</b> <i>a, </i>and the negative input <b>523</b> <i>a </i>of the modulator <b>52</b> <i>a </i>is connected with a ramp signal. Contrarily, the comparator <b>50</b> <i>b </i>for channel <b>2</b> subtracts its own current sense signal VCS<b>2</b> from the other current sense signal VCS<b>1</b> in addition to the error signal VEA.</p>
    <p>In general, a comparator referred with <b>50</b>(<i>j</i>) for the j-th channel in an N-phase DC-to-DC converter is shown in FIG. <b>7</b>. The comparator <b>50</b>(<i>j</i>) has one negative input <b>503</b>(<i>j</i>) to receive N−1 times of signal VCS(j) and N positive inputs to receive the error signal VEA and current sense signals except for the j-th channel. In particular, signals VCS(1) to VCS(j−1) and VCS(j+1) to VCS(N) are all connected to a respective positive input of the comparator <b>50</b>(<i>j</i>). The comparator <b>50</b>(<i>j</i>) thus subtracts N−1 times of the current sense signal VCS(<i>j</i>) from the other current sense signals VCS(1) to VCS(j−1) and VCS(j+1) to VCS(N) and the error signal VEA and produces a combined error signal from <b>51</b>(<i>j</i>) to the positive input <b>521</b>(<i>j</i>) of the j-th pulse width modulator <b>52</b>(<i>j</i>) to be compared with a ramp signal received from the negative input <b>523</b>(<i>j</i>) of the modulator <b>52</b>(<i>j</i>) to produce the j-th PWM signal PWM(j).</p>
    <p>Another embodiment comparator <b>54</b>′ for the j-th channel in an N-phase DC-to-DC converter is shown in FIG. 8, in which the comparator <b>55</b>(<i>j</i>) receives all of the current sense signals VCS(1) to VCS(N) from respective positive input and subtracts N times of the j-th current sense signal VCS(j) through the negative input <b>553</b>(<i>j</i>). Also, the output <b>51</b>(<i>j</i>) is connected to the positive input <b>521</b>(<i>j</i>) of the j-th pulse width modulator <b>52</b>(<i>j</i>) to be compared with a ramp signal received from the negative input <b>523</b>(<i>j</i>) of the modulator <b>52</b>(<i>j</i>) to produce the j-th PWM signal PWM(j). That is, both the circuits <b>54</b> and <b>54</b>′ shown in FIGS. 8 and 9 are equivalent. Again, it is noted that the current sense signals CS(1) to CS(N) are voltage or current signals, which depends on the type the comparator <b>50</b>(<i>j</i>) or <b>55</b>(<i>j</i>) is implemented.</p>
    <p>An embodiment circuit <b>56</b>CM is shown in FIG. 9 for the comparator <b>54</b>(<b>1</b>) in combination with the pulse width modulator <b>52</b>(<b>1</b>) for the channel <b>1</b> of a generalized N-phase converter as shown in FIG. 7, which has a current mirror <b>36</b> and an input stage <b>38</b> as in the circuit <b>26</b>CM shown in FIG. <b>3</b>. The positive and negative inputs <b>383</b>P and <b>383</b>N of the input stage <b>38</b> are still connected to the error signal VEA and ramp signal, respectively. However, the input stages to receive current sense signals are different from those in the circuit <b>26</b>CM. In detail, the feedback current sense signals ICS<b>1</b>, ICS<b>2</b>, . . . , ICSN are in current type and connected to a respective source among N MOS transistors common gated with a bias signal VB. In addition, the drain <b>581</b> of the MOS transistor <b>58</b> for the current sense signal ICS<b>1</b> is connected to the drain <b>365</b>M of the mirror-side MOS transistor <b>36</b>M and the others of the common gated MOS transistors <b>60</b>, <b>62</b>, . . . , <b>64</b> for the other current sense signals ICS<b>2</b> to ICSN have their drains <b>603</b>, <b>623</b>, . . . , <b>643</b> connected to the drain <b>365</b>R of the reference-side MOS transistor <b>36</b>R. Further, the MOS transistor <b>58</b> for the current sense signal ICS <b>1</b> is N−1 times large of any one of the other common gated MOS transistors <b>60</b>, <b>62</b>, . . . , <b>64</b> for the other current sense signals ICS<b>2</b> to ICSN. The symbols of “×(N−1)” and “×1” in the figure are denoted to the size ratio of those common gated MOS transistors <b>58</b>, <b>60</b>, . . . , <b>64</b> for the feedback signals ICS<b>1</b> to ICSN. Again, a gain stage <b>44</b> is connected to the drain <b>365</b>M with its input <b>441</b> and produces the PWM signal PWM<b>1</b> on its output <b>443</b> for channel <b>1</b>. Likewise, the other channels are similar to that in FIG. 9 except for the larger MOS transistor <b>58</b> receives the current sense signal of the respective channel and the other common gated MOS transistors <b>60</b>, <b>62</b>, . . . , <b>64</b> receive the other current sense signals.</p>
    <p>Another embodiment circuit <b>56</b>LD is shown in FIG. 10 for the comparator <b>54</b>(<b>1</b>) in conjunction with the pulse width modulator <b>52</b>(<b>1</b>) for the channel <b>1</b> of a generalized N-phase converter as shown in FIG. 7, which has a pair of load devices <b>46</b> and an input stage <b>38</b> as in the circuit <b>26</b>LD shown in FIG. <b>4</b>. The positive and negative inputs <b>383</b>P and <b>383</b>N of the input stage <b>38</b> are also connected to the error signal VEA and ramp signal, respectively. The common gated MOS transistors <b>58</b>, <b>60</b>, . . . , <b>64</b> for the current sense signals ICS<b>1</b> to ICSN are configured as in the circuit shown in FIG. 9, and a gain stage <b>48</b> has its inputs <b>481</b> and <b>483</b> connected the output nodes <b>463</b>P and <b>463</b>N, respectively, to amplify the differential signal between the positive and negative sides and thus to produce the PWM signal PWM<b>1</b> on its output <b>485</b> for channel <b>1</b>.</p>
    <p>Now referring to FIG. 11 for the current sense circuit of channel <b>1</b> for an example. As in the prior arts, the N channel outputs are connected together and to the converter output <b>72</b> through a respective inductor <b>66</b>, . . . , <b>68</b> and <b>70</b>, and a pair of output switch transistors <b>76</b> and <b>78</b> are connected in series between an input voltage Vin and ground. However, the current sense signal VCS<b>1</b> can be derived directly from the source <b>765</b> of the high-side switch transistor <b>76</b> or the drain <b>781</b> of the low-side switch transistor <b>78</b>, instead of a feedback transistor, to sense the channel current I<b>1</b>, since a voltage-type signal is available for the current sense signal to be fed-back to the control circuit, for example, the circuits as shown in FIGS. 3 and 4 are applied for the control circuit.</p>
    <p>From the above, it should be understood that the embodiments described, in regard to the drawings, are merely exemplary and that a person skilled in the art may make variations and modifications to the shown embodiments without departing from the spirit and scope of the present invention. All variations and modifications are intended to be included within the scope of the present invention as defined in the appended claims.</p>
    </div></div></div><div class="patent-section patent-tabular-section"><a id="backward-citations"></a><div class="patent-section-header"><span class="patent-section-title">Patent Citations</span></div><table class="patent-data-table"><thead class="patent-data-table-thead"><tr class="patent-data-table"><th class="patent-data-table-th">Cited Patent</th><th class="patent-data-table-th">Filing date</th><th class="patent-data-table-th">Publication date</th><th class="patent-data-table-th">Applicant</th><th class="patent-data-table-th">Title</th></tr></thead><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US4924170">US4924170</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Jan 3, 1989</td><td class="patent-data-table-td patent-date-value">May 8, 1990</td><td class="patent-data-table-td ">Unisys Corporation</td><td class="patent-data-table-td ">Current sharing modular power supply</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6198261">US6198261</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Oct 30, 1998</td><td class="patent-data-table-td patent-date-value">Mar 6, 2001</td><td class="patent-data-table-td ">Volterra Semiconductor Corporation</td><td class="patent-data-table-td ">Method and apparatus for control of a power transistor in a digital voltage regulator</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6246220">US6246220</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Aug 7, 2000</td><td class="patent-data-table-td patent-date-value">Jun 12, 2001</td><td class="patent-data-table-td ">Intersil Corporation</td><td class="patent-data-table-td ">Synchronous-rectified DC to DC converter with improved current sensing</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6278263">US6278263</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Jun 12, 2000</td><td class="patent-data-table-td patent-date-value">Aug 21, 2001</td><td class="patent-data-table-td ">Intersil Corporation</td><td class="patent-data-table-td ">Multi-phase converter with balanced currents</td></tr></table><div class="patent-section-footer">* Cited by examiner</div></div><div class="patent-section patent-tabular-section"><a id="forward-citations"></a><div class="patent-section-header"><span class="patent-section-title">Referenced by</span></div><table class="patent-data-table"><thead class="patent-data-table-thead"><tr class="patent-data-table"><th class="patent-data-table-th">Citing Patent</th><th class="patent-data-table-th">Filing date</th><th class="patent-data-table-th">Publication date</th><th class="patent-data-table-th">Applicant</th><th class="patent-data-table-th">Title</th></tr></thead><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6801030">US6801030</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">May 21, 2003</td><td class="patent-data-table-td patent-date-value">Oct 5, 2004</td><td class="patent-data-table-td ">Richtek Technology Corp.</td><td class="patent-data-table-td ">Current sense apparatus and method</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6826064">US6826064</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Mar 5, 2004</td><td class="patent-data-table-td patent-date-value">Nov 30, 2004</td><td class="patent-data-table-td ">Winbond Electronics Corporation</td><td class="patent-data-table-td ">Stable voltage converter with multiple pulse width modulated channels</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6836100">US6836100</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">May 15, 2003</td><td class="patent-data-table-td patent-date-value">Dec 28, 2004</td><td class="patent-data-table-td ">International Business Machines Corporation</td><td class="patent-data-table-td ">Method and phase redundant regulator apparatus for implementing redundancy at a phase level</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6897636">US6897636</a></td><td class="patent-data-table-td patent-date-value">Feb 4, 2003</td><td class="patent-data-table-td patent-date-value">May 24, 2005</td><td class="patent-data-table-td ">Intersil Americas Inc.</td><td class="patent-data-table-td ">Method and circuit for scaling and balancing input and output currents in a multi-phase DC-DC converter using different input voltages</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6912144">US6912144</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Aug 19, 2004</td><td class="patent-data-table-td patent-date-value">Jun 28, 2005</td><td class="patent-data-table-td ">International Rectifier Corporation</td><td class="patent-data-table-td ">Method and apparatus for adjusting current amongst phases of a multi-phase converter</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7023182">US7023182</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Sep 6, 2005</td><td class="patent-data-table-td patent-date-value">Apr 4, 2006</td><td class="patent-data-table-td ">Intersil Americas Inc.</td><td class="patent-data-table-td ">Activating a phase in a multiphase DC/DC converter without disturbing the output voltage</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7126315">US7126315</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Dec 11, 2003</td><td class="patent-data-table-td patent-date-value">Oct 24, 2006</td><td class="patent-data-table-td ">Samsung Electronics Co., Ltd.</td><td class="patent-data-table-td ">DC/DC Converter with input and output current sensing and over current protection capable of interrupting the input power supply</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7161335">US7161335</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Feb 20, 2004</td><td class="patent-data-table-td patent-date-value">Jan 9, 2007</td><td class="patent-data-table-td ">Virginia Tech Intellectual Properties, Inc.</td><td class="patent-data-table-td ">Adaptive bus voltage positioning for two-stage voltage regulators</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7397262">US7397262</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Nov 20, 2006</td><td class="patent-data-table-td patent-date-value">Jul 8, 2008</td><td class="patent-data-table-td ">Micro Control Company</td><td class="patent-data-table-td ">Burn-in system power stage</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7466116">US7466116</a></td><td class="patent-data-table-td patent-date-value">Jan 26, 2005</td><td class="patent-data-table-td patent-date-value">Dec 16, 2008</td><td class="patent-data-table-td ">Renesas Technology America, Inc.</td><td class="patent-data-table-td ">Current sensing circuit for a multi-phase DC-DC converter</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7541789">US7541789</a></td><td class="patent-data-table-td patent-date-value">Sep 27, 2005</td><td class="patent-data-table-td patent-date-value">Jun 2, 2009</td><td class="patent-data-table-td ">Stmicroelectronics S.R.L.</td><td class="patent-data-table-td ">Common sharing bus control circuit for signal regulation modules</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7592787">US7592787</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Mar 30, 2007</td><td class="patent-data-table-td patent-date-value">Sep 22, 2009</td><td class="patent-data-table-td ">Intersil Americas Inc.</td><td class="patent-data-table-td ">Adaptive firing order control for dynamic current balance of multiphase voltage regulators</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7667349">US7667349</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">May 17, 2006</td><td class="patent-data-table-td patent-date-value">Feb 23, 2010</td><td class="patent-data-table-td ">Texas Instruments Incorporated</td><td class="patent-data-table-td ">Providing power to a load by controlling a plurality of generating devices</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8030908">US8030908</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">May 23, 2008</td><td class="patent-data-table-td patent-date-value">Oct 4, 2011</td><td class="patent-data-table-td ">Upi Semiconductor Corporation</td><td class="patent-data-table-td ">Control method for multi-phase DC-DC controller and multi-phase DC-DC controller</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8040115">US8040115</a></td><td class="patent-data-table-td patent-date-value">Aug 4, 2009</td><td class="patent-data-table-td patent-date-value">Oct 18, 2011</td><td class="patent-data-table-td ">International Business Machines Corporation</td><td class="patent-data-table-td ">Multiple branch alternative element power regulation</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8058856">US8058856</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">May 14, 2008</td><td class="patent-data-table-td patent-date-value">Nov 15, 2011</td><td class="patent-data-table-td ">Upi Semiconductor Corporation</td><td class="patent-data-table-td ">Multi-phase DC-DC converter and method for balancing channel currents</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8159197">US8159197</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Sep 9, 2009</td><td class="patent-data-table-td patent-date-value">Apr 17, 2012</td><td class="patent-data-table-td ">Richtek Technology Corp.</td><td class="patent-data-table-td ">Circuit and method for constant on-time control for an interleaved multiphase voltage regulator</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8278888">US8278888</a></td><td class="patent-data-table-td patent-date-value">Sep 12, 2011</td><td class="patent-data-table-td patent-date-value">Oct 2, 2012</td><td class="patent-data-table-td ">International Business Machines Corporation</td><td class="patent-data-table-td ">Multiple branch alternative element power regulation</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8307248">US8307248</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Jun 30, 2006</td><td class="patent-data-table-td patent-date-value">Nov 6, 2012</td><td class="patent-data-table-td ">Signal Processing Devices Sweden Ab</td><td class="patent-data-table-td ">Method and a system for estimating errors introduced in a time-interleaved analog-to-digital converter system</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8350545">US8350545</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Dec 22, 2010</td><td class="patent-data-table-td patent-date-value">Jan 8, 2013</td><td class="patent-data-table-td ">Upi Semiconductor Corp.</td><td class="patent-data-table-td ">Current balancer</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8358113">US8358113</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Aug 4, 2009</td><td class="patent-data-table-td patent-date-value">Jan 22, 2013</td><td class="patent-data-table-td ">Richtek Technology Corp.</td><td class="patent-data-table-td ">Current balance in a multi-phase power converter with constant on-time control</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8415935">US8415935</a></td><td class="patent-data-table-td patent-date-value">May 31, 2012</td><td class="patent-data-table-td patent-date-value">Apr 9, 2013</td><td class="patent-data-table-td ">International Business Machines Corporation</td><td class="patent-data-table-td ">Multiple branch alternative element power regulation</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8643354">US8643354</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">May 26, 2011</td><td class="patent-data-table-td patent-date-value">Feb 4, 2014</td><td class="patent-data-table-td ">Richtek Technology Corporation, R.O.C.</td><td class="patent-data-table-td ">Multi-phase switching regulator and driver circuit and control method thereof</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8754618">US8754618</a></td><td class="patent-data-table-td patent-date-value">Sep 2, 2011</td><td class="patent-data-table-td patent-date-value">Jun 17, 2014</td><td class="patent-data-table-td ">Upi Semiconductor Corporation</td><td class="patent-data-table-td ">Control method for multi-phase DC-DC controller and multi-phase DC-DC controller</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US20100033154">US20100033154</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Aug 4, 2009</td><td class="patent-data-table-td patent-date-value">Feb 11, 2010</td><td class="patent-data-table-td ">Chung-Sheng Cheng</td><td class="patent-data-table-td ">Current balance in a multi-phase power converter with constant on-time control</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US20100049483">US20100049483</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Jun 30, 2006</td><td class="patent-data-table-td patent-date-value">Feb 25, 2010</td><td class="patent-data-table-td ">Signal Processing Devices Sweden Ab</td><td class="patent-data-table-td ">Time-interleaved analog-to-digital converter system</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US20110057632">US20110057632</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Sep 9, 2009</td><td class="patent-data-table-td patent-date-value">Mar 10, 2011</td><td class="patent-data-table-td ">Chung-Sheng Cheng</td><td class="patent-data-table-td ">Circuit and method for constant on-time control for an interleaved multiphase voltage regulator</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US20110255317">US20110255317</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Apr 13, 2011</td><td class="patent-data-table-td patent-date-value">Oct 20, 2011</td><td class="patent-data-table-td ">Xia Zhubing</td><td class="patent-data-table-td ">Intelligent multi-stage variable-power switch power supply device</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US20120049813">US20120049813</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Dec 22, 2010</td><td class="patent-data-table-td patent-date-value">Mar 1, 2012</td><td class="patent-data-table-td ">Upi Semiconductor Corp.</td><td class="patent-data-table-td ">Current balancer</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US20120176105">US20120176105</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">May 26, 2011</td><td class="patent-data-table-td patent-date-value">Jul 12, 2012</td><td class="patent-data-table-td ">Richtek Technology Corporation, R.O.C.</td><td class="patent-data-table-td ">Multi-phase switching regulator and driver circuit and control method thereof</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US20130049712">US20130049712</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Jun 8, 2012</td><td class="patent-data-table-td patent-date-value">Feb 28, 2013</td><td class="patent-data-table-td ">Kabushiki Kaisha Toshiba</td><td class="patent-data-table-td ">Dc-dc converter and information processing device</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/CN100521475C?cl=en">CN100521475C</a></td><td class="patent-data-table-td patent-date-value">Sep 9, 2005</td><td class="patent-data-table-td patent-date-value">Jul 29, 2009</td><td class="patent-data-table-td ">半导体元件工业有限责任公司</td><td class="patent-data-table-td ">Method of forming a multi-phase power supply controller</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/CN101686009B?cl=en">CN101686009B</a></td><td class="patent-data-table-td patent-date-value">Sep 25, 2008</td><td class="patent-data-table-td patent-date-value">Dec 5, 2012</td><td class="patent-data-table-td ">立锜科技股份有限公司</td><td class="patent-data-table-td ">Control circuit of multiphase power converter controlled by fixed working time and method</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/EP1473820A2?cl=en">EP1473820A2</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Apr 29, 2004</td><td class="patent-data-table-td patent-date-value">Nov 3, 2004</td><td class="patent-data-table-td ">Texas Instruments Inc.</td><td class="patent-data-table-td ">Multi-phase and multi-module power system with a current share bus</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/EP1640850A1?cl=en">EP1640850A1</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Sep 27, 2004</td><td class="patent-data-table-td patent-date-value">Mar 29, 2006</td><td class="patent-data-table-td ">STMicroelectronics S.r.l.</td><td class="patent-data-table-td ">Common sharing bus control circuit for signal regulation modules</td></tr></table><div class="patent-section-footer">* Cited by examiner</div></div><div class="patent-section patent-tabular-section"><a id="classifications"></a><div class="patent-section-header"><span class="patent-section-title">Classifications</span></div><table class="patent-data-table"><thead class="patent-data-table-thead"><tr class="patent-data-table"><th class="patent-data-table-th"> </th><th class="patent-data-table-th"> </th></tr></thead><tr><td class="patent-data-table-td ">U.S. Classification</td><td class="patent-data-table-td "><span class="nested-value"><a href="http://www.google.com/url?id=7cxaBAABERAJ&q=http://www.uspto.gov/web/patents/classification/uspc323/defs323.htm&usg=AFQjCNGDjQiECvi1UahGwFcTAeoi48vGog#C323S272000">323/272</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=7cxaBAABERAJ&q=http://www.uspto.gov/web/patents/classification/uspc323/defs323.htm&usg=AFQjCNGDjQiECvi1UahGwFcTAeoi48vGog#C323S285000">323/285</a></span></td></tr><tr><td class="patent-data-table-td ">International Classification</td><td class="patent-data-table-td "><span class="nested-value"><a href="http://www.google.com/url?id=7cxaBAABERAJ&q=http://web2.wipo.int/ipcpub/&usg=AFQjCNER44F5jlVoswCkvW3YEcB5lW4moA#refresh=page&notion=scheme&version=20130101&symbol=H02M0003158000">H02M3/158</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=7cxaBAABERAJ&q=http://web2.wipo.int/ipcpub/&usg=AFQjCNER44F5jlVoswCkvW3YEcB5lW4moA#refresh=page&notion=scheme&version=20130101&symbol=H02J0001100000">H02J1/10</a></span></td></tr><tr><td class="patent-data-table-td ">Cooperative Classification</td><td class="patent-data-table-td "><span class="nested-value"><a href="http://www.google.com/url?id=7cxaBAABERAJ&q=http://worldwide.espacenet.com/classification&usg=AFQjCNGs5WqSrPE3A4ZP63zGuM6PRNfEFA#!/CPC=H02J1/102">H02J1/102</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=7cxaBAABERAJ&q=http://worldwide.espacenet.com/classification&usg=AFQjCNGs5WqSrPE3A4ZP63zGuM6PRNfEFA#!/CPC=H02M3/1584">H02M3/1584</a></span></td></tr><tr><td class="patent-data-table-td ">European Classification</td><td class="patent-data-table-td "><span class="nested-value">H02M3/158P</span>, <span class="nested-value">H02J1/10C</span></td></tr></table><div class="patent-section-footer"></div></div><div class="patent-section patent-tabular-section"><a id="legal-events"></a><div class="patent-section-header"><span class="patent-section-title">Legal Events</span></div><table class="patent-data-table"><thead class="patent-data-table-thead"><tr class="patent-data-table"><th class="patent-data-table-th">Date</th><th class="patent-data-table-th">Code</th><th class="patent-data-table-th">Event</th><th class="patent-data-table-th">Description</th></tr></thead><tr><td class="patent-data-table-td patent-date-value">Dec 19, 2013</td><td class="patent-data-table-td ">FPAY</td><td class="patent-data-table-td ">Fee payment</td><td class="patent-data-table-td "><div class="nested-key-value"><span class="nested-key">Year of fee payment: </span><span class="nested-value">12</span></div></td></tr><tr><td class="patent-data-table-td patent-date-value">Sep 27, 2011</td><td class="patent-data-table-td ">B1</td><td class="patent-data-table-td ">Reexamination certificate first reexamination</td><td class="patent-data-table-td "><div class="nested-key-value"><span class="nested-key">Free format text: </span><span class="nested-value">THE PATENTABILITY OF CLAIMS 29 AND 34 IS CONFIRMED. CLAIMS 1-28, 30-33 AND 35-39 WERE NOT REEXAMINED.</span></div></td></tr><tr><td class="patent-data-table-td patent-date-value">Dec 7, 2010</td><td class="patent-data-table-td ">RR</td><td class="patent-data-table-td ">Request for reexamination filed</td><td class="patent-data-table-td "><div class="nested-key-value"><span class="nested-key">Effective date: </span><span class="nested-value">20100825</span></div></td></tr><tr><td class="patent-data-table-td patent-date-value">Dec 11, 2009</td><td class="patent-data-table-td ">FPAY</td><td class="patent-data-table-td ">Fee payment</td><td class="patent-data-table-td "><div class="nested-key-value"><span class="nested-key">Year of fee payment: </span><span class="nested-value">8</span></div></td></tr><tr><td class="patent-data-table-td patent-date-value">Nov 14, 2005</td><td class="patent-data-table-td ">FPAY</td><td class="patent-data-table-td ">Fee payment</td><td class="patent-data-table-td "><div class="nested-key-value"><span class="nested-key">Year of fee payment: </span><span class="nested-value">4</span></div></td></tr><tr><td class="patent-data-table-td patent-date-value">Jan 22, 2002</td><td class="patent-data-table-td ">AS</td><td class="patent-data-table-td ">Assignment</td><td class="patent-data-table-td "><div class="nested-key-value"><span class="nested-key">Owner name: </span><span class="nested-value">RICHTEK TECHNOLOGY CORP., TAIWAN</span></div><div class="nested-key-value"><span class="nested-key">Free format text: </span><span class="nested-value">ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:LIU, JING-MENG;TAI, LIANG-PIN;WANG, HUNG-I;REEL/FRAME:012517/0650</span></div><div class="nested-key-value"><span class="nested-key">Effective date: </span><span class="nested-value">20020111</span></div><div class="nested-key-value"><span class="nested-key">Owner name: </span><span class="nested-value">RICHTEK TECHNOLOGY CORP. 6F, NO. 35, HSINTAI ROAD</span></div><div class="nested-key-value"><span class="nested-key">Owner name: </span><span class="nested-value">RICHTEK TECHNOLOGY CORP. 6F, NO. 35, HSINTAI ROADC</span></div><div class="nested-key-value"><span class="nested-key">Free format text: </span><span class="nested-value">ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:LIU, JING-MENG /AR;REEL/FRAME:012517/0650</span></div></td></tr></table><div class="patent-section-footer"></div></div><div class="modal-dialog" id="patent-images-lightbox"><div class="patent-lightbox-controls"><div class="patent-lightbox-rotate-controls"><div class="patent-lightbox-rotation-text">Rotate</div><div class="rotate-icon rotate-ccw-icon"></div><div class="rotate-icon rotate-cw-icon"></div></div><div class="patent-lightbox-index-counter"></div><a class="patent-lightbox-fullsize-link" target="_blank">Original Image</a><div class="patent-drawings-control patent-drawings-next"><img class="patent-drawings-button-img"src="/googlebooks/images/kennedy/page_right.png" alt="Next page"width="21" height="21" /></div><div class="patent-drawings-control patent-drawings-prev"><img class="patent-drawings-button-img"src="/googlebooks/images/kennedy/page_left.png" alt="Previous page"width="21" height="21" /></div></div><div class="modal-dialog-content"><div class="patent-lightbox-image-holder"><div class="patent-lightbox-placeholder"></div></div></div></div><script>_OC_initPatentsAtb({image_not_available_html: " Image not available"});</script></div></div></div></td></tr></table><script>(function() {var href = window.location.href;if (href.indexOf('?') !== -1) {var parameters = href.split('?')[1].split('&');for (var i = 0; i < parameters.length; i++) {var param = parameters[i].split('=');if (param[0] == 'focus') {var elem = document.getElementById(param[1]);if (elem) {elem.focus();}}}}})();</script><script>_OC_addFlags({LockSrc:"/books/javascript/lock_8a2b04e7bf975d5171d8e4c0b6365c7a.js", Host:"http://www.google.com/", IsBooksRentalEnabled:1, IsWebstoreDisplayCaseEnabled:1, IsObfuscationEnabled:1, IsBrowsingHistoryEnabled:1, IsWebReaderSvgEnabled:0, IsGeoLayerEnabled:1, IsImageModeNotesEnabled:1, IsCopyMenuItemEnabled:1, IsGiftingEnabled:0, IsWebReaderUniversalPaginatorEnabled:0, IsOfflineBubbleEnabled:1, IsReaderEnabledForPlayRequests:1, IsFutureOnSaleVolumesEnabled:1, IsOfflineRestrictedCopyEnabled:1, IsBooksUnifiedLeftNavEnabled:1, IsRestrictedCopyEnabled:1, IsZipitFolderCollectionEnabled:1, IsEndOfSampleRecommendationsEnabled:1, IsRatingsOnBookcardsEnabled:1, IsAdsDisabled:0, IsIframePageDisplayEnabled:0, IsEmbeddedMediaEnabled:1, IsImageModeAnnotationsEnabled:1, IsMyLibraryGooglePlusEnabled:1, IsImagePageProviderEnabled:0, IsBookcardListPriceSmall:0, IsInternalUser:0, IsBooksShareButtonEnabled:0, IsPreOrdersEnabled:0, IsDisabledRandomBookshelves:0, WebstoreDisplayCasePosition:3});_OC_Run({"enable_p13n":false,"add_vol_to_collection_base_url":"http://www.google.com/patents?op=add\u0026sig=ACfU3U11fGlbrHT_CfQuFsx8dpCv_yY-zA\u0026id=7cxaBAABERAJ","remove_vol_from_collection_base_url":"http://www.google.com/patents?op=remove\u0026sig=ACfU3U0-0J4cujan2rlt7f8-XX4TbOoxFg\u0026id=7cxaBAABERAJ","logged_in":false,"p13n_save_user_settings_url":"http://www.google.com/patents?op=edit_user_settings\u0026sig=ACfU3U0ne-aUqUdOnIKmRAnQ0nu_buFx9w","is_cobrand":false,"sign_in_url":"https://www.google.com/accounts/Login?service=\u0026continue=http://www.google.com/patents%3Fhl%3Den\u0026hl=en","is_play_enabled":true}, {"volume_id":"","is_ebook":true,"volumeresult":{"has_flowing_text":false,"has_scanned_text":true,"can_download_pdf":false,"can_download_epub":false,"is_pdf_drm_enabled":false,"is_epub_drm_enabled":false,"download_pdf_url":"http://www.google.com/patents/download/Apparatus_and_method_for_balancing_chann.pdf?id=7cxaBAABERAJ\u0026output=pdf\u0026sig=ACfU3U0RFEr8WCjb33Kg5eSnYxQ4Q7jM-A"},"sample_url":"http://www.google.com/patents/reader?id=7cxaBAABERAJ\u0026printsec=frontcover\u0026output=reader\u0026source=gbs_atb_hover","is_browsable":true,"is_public_domain":true}, {});</script><div id="footer_table" style="font-size:83%;text-align:center;position:relative;top:20px;height:4.5em;margin-top:2em"><div style="margin-bottom:8px"><a href=http://www.google.com/><nobr>Google&nbsp;Home</nobr></a> - <a href=//www.google.com/patents/sitemap/><nobr>Sitemap</nobr></a> - <a href=http://www.google.com/googlebooks/uspto.html><nobr>USPTO Bulk Downloads</nobr></a> - <a href=/intl/en/privacy/><nobr>Privacy Policy</nobr></a> - <a href=/intl/en/policies/terms/><nobr>Terms of Service</nobr></a> - <a href=https://support.google.com/faqs/answer/2539193?hl=en><nobr>About Google Patents</nobr></a> - <a href="http://www.google.com/tools/feedback/intl/en/error.html" onclick="try{_OC_startFeedback({productId: '72792',locale: 'en'});return false;}catch(e){}"><nobr>Send Feedback</nobr></a></div><span>Data provided by IFI CLAIMS Patent Services</span><br><span >&copy;2012 Google</span></div> <script type="text/javascript">var gaJsHost = (("https:" == document.location.protocol) ? "https://ssl." : "http://www.");document.write(unescape("%3Cscript src='" + gaJsHost + "google-analytics.com/ga.js' type='text/javascript'%3E%3C/script%3E"));</script><script type="text/javascript">var pageTracker = _gat._getTracker("UA-27188110-1");pageTracker._setCookiePath("/patents/");pageTracker._trackPageview();</script> </body></html>