

================================================================
== Vitis HLS Report for 'Self_attention'
================================================================
* Date:           Mon Sep  4 09:34:50 2023

* Version:        2022.1.2 (Build 3605665 on Fri Aug  5 22:52:02 MDT 2022)
* Project:        out.prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  8.844 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   101893|   101893|  1.019 ms|  1.019 ms|  101893|  101893|       no|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |                 |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |- l_S_h_0_h      |   101892|   101892|      8491|          -|          -|    12|        no|
        | + l_exp_sum_i3  |      804|      804|        67|          -|          -|    12|        no|
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 16
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 12 
9 --> 10 
10 --> 11 
11 --> 8 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%h = alloca i32 1"   --->   Operation 17 'alloca' 'h' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%inp_sumRow = alloca i64 1" [bert_layer.cpp:67]   --->   Operation 18 'alloca' 'inp_sumRow' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%Q_h = alloca i64 1" [bert_layer.cpp:134]   --->   Operation 19 'alloca' 'Q_h' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%Q_h_1 = alloca i64 1" [bert_layer.cpp:134]   --->   Operation 20 'alloca' 'Q_h_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%Q_h_2 = alloca i64 1" [bert_layer.cpp:134]   --->   Operation 21 'alloca' 'Q_h_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%Q_h_3 = alloca i64 1" [bert_layer.cpp:134]   --->   Operation 22 'alloca' 'Q_h_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%K_h = alloca i64 1" [bert_layer.cpp:135]   --->   Operation 23 'alloca' 'K_h' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%K_h_1 = alloca i64 1" [bert_layer.cpp:135]   --->   Operation 24 'alloca' 'K_h_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%K_h_2 = alloca i64 1" [bert_layer.cpp:135]   --->   Operation 25 'alloca' 'K_h_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%K_h_3 = alloca i64 1" [bert_layer.cpp:135]   --->   Operation 26 'alloca' 'K_h_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%V_h = alloca i64 1" [bert_layer.cpp:136]   --->   Operation 27 'alloca' 'V_h' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%V_h_1 = alloca i64 1" [bert_layer.cpp:136]   --->   Operation 28 'alloca' 'V_h_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%V_h_2 = alloca i64 1" [bert_layer.cpp:136]   --->   Operation 29 'alloca' 'V_h_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%V_h_3 = alloca i64 1" [bert_layer.cpp:136]   --->   Operation 30 'alloca' 'V_h_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%v84 = alloca i64 1" [bert_layer.cpp:148]   --->   Operation 31 'alloca' 'v84' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%v84_1 = alloca i64 1" [bert_layer.cpp:148]   --->   Operation 32 'alloca' 'v84_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%v84_2 = alloca i64 1" [bert_layer.cpp:148]   --->   Operation 33 'alloca' 'v84_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%v84_3 = alloca i64 1" [bert_layer.cpp:148]   --->   Operation 34 'alloca' 'v84_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%v84_4 = alloca i64 1" [bert_layer.cpp:148]   --->   Operation 35 'alloca' 'v84_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%v84_5 = alloca i64 1" [bert_layer.cpp:148]   --->   Operation 36 'alloca' 'v84_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%v84_6 = alloca i64 1" [bert_layer.cpp:148]   --->   Operation 37 'alloca' 'v84_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%v84_7 = alloca i64 1" [bert_layer.cpp:148]   --->   Operation 38 'alloca' 'v84_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%v84_8 = alloca i64 1" [bert_layer.cpp:148]   --->   Operation 39 'alloca' 'v84_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%v84_9 = alloca i64 1" [bert_layer.cpp:148]   --->   Operation 40 'alloca' 'v84_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%v84_10 = alloca i64 1" [bert_layer.cpp:148]   --->   Operation 41 'alloca' 'v84_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%v84_11 = alloca i64 1" [bert_layer.cpp:148]   --->   Operation 42 'alloca' 'v84_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%v84_12 = alloca i64 1" [bert_layer.cpp:148]   --->   Operation 43 'alloca' 'v84_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%v84_13 = alloca i64 1" [bert_layer.cpp:148]   --->   Operation 44 'alloca' 'v84_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%v84_14 = alloca i64 1" [bert_layer.cpp:148]   --->   Operation 45 'alloca' 'v84_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%v84_15 = alloca i64 1" [bert_layer.cpp:148]   --->   Operation 46 'alloca' 'v84_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%v85 = alloca i64 1" [bert_layer.cpp:150]   --->   Operation 47 'alloca' 'v85' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%v85_1 = alloca i64 1" [bert_layer.cpp:150]   --->   Operation 48 'alloca' 'v85_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%v85_2 = alloca i64 1" [bert_layer.cpp:150]   --->   Operation 49 'alloca' 'v85_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%v85_3 = alloca i64 1" [bert_layer.cpp:150]   --->   Operation 50 'alloca' 'v85_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%v86 = alloca i64 1" [bert_layer.cpp:152]   --->   Operation 51 'alloca' 'v86' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%v86_1 = alloca i64 1" [bert_layer.cpp:152]   --->   Operation 52 'alloca' 'v86_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%v86_2 = alloca i64 1" [bert_layer.cpp:152]   --->   Operation 53 'alloca' 'v86_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%v86_3 = alloca i64 1" [bert_layer.cpp:152]   --->   Operation 54 'alloca' 'v86_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%v86_4 = alloca i64 1" [bert_layer.cpp:152]   --->   Operation 55 'alloca' 'v86_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%v86_5 = alloca i64 1" [bert_layer.cpp:152]   --->   Operation 56 'alloca' 'v86_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%v86_6 = alloca i64 1" [bert_layer.cpp:152]   --->   Operation 57 'alloca' 'v86_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%v86_7 = alloca i64 1" [bert_layer.cpp:152]   --->   Operation 58 'alloca' 'v86_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%v86_8 = alloca i64 1" [bert_layer.cpp:152]   --->   Operation 59 'alloca' 'v86_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%v86_9 = alloca i64 1" [bert_layer.cpp:152]   --->   Operation 60 'alloca' 'v86_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%v86_10 = alloca i64 1" [bert_layer.cpp:152]   --->   Operation 61 'alloca' 'v86_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%v86_11 = alloca i64 1" [bert_layer.cpp:152]   --->   Operation 62 'alloca' 'v86_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%v86_12 = alloca i64 1" [bert_layer.cpp:152]   --->   Operation 63 'alloca' 'v86_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%v86_13 = alloca i64 1" [bert_layer.cpp:152]   --->   Operation 64 'alloca' 'v86_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%v86_14 = alloca i64 1" [bert_layer.cpp:152]   --->   Operation 65 'alloca' 'v86_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%v86_15 = alloca i64 1" [bert_layer.cpp:152]   --->   Operation 66 'alloca' 'v86_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (1.58ns)   --->   "%store_ln133 = store i4 0, i4 %h" [bert_layer.cpp:133]   --->   Operation 67 'store' 'store_ln133' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%br_ln133 = br void %l_mh_separate_i_s" [bert_layer.cpp:133]   --->   Operation 68 'br' 'br_ln133' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.73>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%h_1 = load i4 %h" [bert_layer.cpp:133]   --->   Operation 69 'load' 'h_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (1.30ns)   --->   "%icmp_ln133 = icmp_eq  i4 %h_1, i4 12" [bert_layer.cpp:133]   --->   Operation 70 'icmp' 'icmp_ln133' <Predicate = true> <Delay = 1.30> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 12, i64 12, i64 12"   --->   Operation 71 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (1.73ns)   --->   "%add_ln133 = add i4 %h_1, i4 1" [bert_layer.cpp:133]   --->   Operation 72 'add' 'add_ln133' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%br_ln133 = br i1 %icmp_ln133, void %l_mh_separate_i_s.split, void %for.end71" [bert_layer.cpp:133]   --->   Operation 73 'br' 'br_ln133' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i4.i6, i4 %h_1, i6 0" [bert_layer.cpp:133]   --->   Operation 74 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln133)> <Delay = 0.00>
ST_2 : Operation 75 [2/2] (0.00ns)   --->   "%call_ln133 = call void @Self_attention_Pipeline_l_mh_separate_i_s_l_j_s, i32 %v73_0_0, i32 %v73_0_1, i32 %v73_0_2, i32 %v73_0_3, i32 %v73_0_4, i32 %v73_0_5, i32 %v73_0_6, i32 %v73_0_7, i32 %v73_0_8, i32 %v73_0_9, i32 %v73_0_10, i32 %v73_0_11, i32 %v73_1_0, i32 %v73_1_1, i32 %v73_1_2, i32 %v73_1_3, i32 %v73_1_4, i32 %v73_1_5, i32 %v73_1_6, i32 %v73_1_7, i32 %v73_1_8, i32 %v73_1_9, i32 %v73_1_10, i32 %v73_1_11, i32 %v73_2_0, i32 %v73_2_1, i32 %v73_2_2, i32 %v73_2_3, i32 %v73_2_4, i32 %v73_2_5, i32 %v73_2_6, i32 %v73_2_7, i32 %v73_2_8, i32 %v73_2_9, i32 %v73_2_10, i32 %v73_2_11, i32 %v73_3_0, i32 %v73_3_1, i32 %v73_3_2, i32 %v73_3_3, i32 %v73_3_4, i32 %v73_3_5, i32 %v73_3_6, i32 %v73_3_7, i32 %v73_3_8, i32 %v73_3_9, i32 %v73_3_10, i32 %v73_3_11, i32 %v73_4_0, i32 %v73_4_1, i32 %v73_4_2, i32 %v73_4_3, i32 %v73_4_4, i32 %v73_4_5, i32 %v73_4_6, i32 %v73_4_7, i32 %v73_4_8, i32 %v73_4_9, i32 %v73_4_10, i32 %v73_4_11, i32 %v73_5_0, i32 %v73_5_1, i32 %v73_5_2, i32 %v73_5_3, i32 %v73_5_4, i32 %v73_5_5, i32 %v73_5_6, i32 %v73_5_7, i32 %v73_5_8, i32 %v73_5_9, i32 %v73_5_10, i32 %v73_5_11, i32 %v73_6_0, i32 %v73_6_1, i32 %v73_6_2, i32 %v73_6_3, i32 %v73_6_4, i32 %v73_6_5, i32 %v73_6_6, i32 %v73_6_7, i32 %v73_6_8, i32 %v73_6_9, i32 %v73_6_10, i32 %v73_6_11, i32 %v73_7_0, i32 %v73_7_1, i32 %v73_7_2, i32 %v73_7_3, i32 %v73_7_4, i32 %v73_7_5, i32 %v73_7_6, i32 %v73_7_7, i32 %v73_7_8, i32 %v73_7_9, i32 %v73_7_10, i32 %v73_7_11, i32 %v73_8_0, i32 %v73_8_1, i32 %v73_8_2, i32 %v73_8_3, i32 %v73_8_4, i32 %v73_8_5, i32 %v73_8_6, i32 %v73_8_7, i32 %v73_8_8, i32 %v73_8_9, i32 %v73_8_10, i32 %v73_8_11, i32 %v73_9_0, i32 %v73_9_1, i32 %v73_9_2, i32 %v73_9_3, i32 %v73_9_4, i32 %v73_9_5, i32 %v73_9_6, i32 %v73_9_7, i32 %v73_9_8, i32 %v73_9_9, i32 %v73_9_10, i32 %v73_9_11, i32 %v73_10_0, i32 %v73_10_1, i32 %v73_10_2, i32 %v73_10_3, i32 %v73_10_4, i32 %v73_10_5, i32 %v73_10_6, i32 %v73_10_7, i32 %v73_10_8, i32 %v73_10_9, i32 %v73_10_10, i32 %v73_10_11, i32 %v73_11_0, i32 %v73_11_1, i32 %v73_11_2, i32 %v73_11_3, i32 %v73_11_4, i32 %v73_11_5, i32 %v73_11_6, i32 %v73_11_7, i32 %v73_11_8, i32 %v73_11_9, i32 %v73_11_10, i32 %v73_11_11, i32 %V_h, i32 %V_h_1, i32 %V_h_2, i32 %V_h_3, i32 %Q_h, i32 %Q_h_1, i32 %Q_h_2, i32 %Q_h_3, i32 %K_h, i32 %K_h_1, i32 %K_h_2, i32 %K_h_3, i10 %tmp_s, i32 %v71_0_0, i32 %v71_0_1, i32 %v71_0_2, i32 %v71_0_3, i32 %v71_0_4, i32 %v71_0_5, i32 %v71_0_6, i32 %v71_0_7, i32 %v71_0_8, i32 %v71_0_9, i32 %v71_0_10, i32 %v71_0_11, i32 %v71_1_0, i32 %v71_1_1, i32 %v71_1_2, i32 %v71_1_3, i32 %v71_1_4, i32 %v71_1_5, i32 %v71_1_6, i32 %v71_1_7, i32 %v71_1_8, i32 %v71_1_9, i32 %v71_1_10, i32 %v71_1_11, i32 %v71_2_0, i32 %v71_2_1, i32 %v71_2_2, i32 %v71_2_3, i32 %v71_2_4, i32 %v71_2_5, i32 %v71_2_6, i32 %v71_2_7, i32 %v71_2_8, i32 %v71_2_9, i32 %v71_2_10, i32 %v71_2_11, i32 %v71_3_0, i32 %v71_3_1, i32 %v71_3_2, i32 %v71_3_3, i32 %v71_3_4, i32 %v71_3_5, i32 %v71_3_6, i32 %v71_3_7, i32 %v71_3_8, i32 %v71_3_9, i32 %v71_3_10, i32 %v71_3_11, i32 %v71_4_0, i32 %v71_4_1, i32 %v71_4_2, i32 %v71_4_3, i32 %v71_4_4, i32 %v71_4_5, i32 %v71_4_6, i32 %v71_4_7, i32 %v71_4_8, i32 %v71_4_9, i32 %v71_4_10, i32 %v71_4_11, i32 %v71_5_0, i32 %v71_5_1, i32 %v71_5_2, i32 %v71_5_3, i32 %v71_5_4, i32 %v71_5_5, i32 %v71_5_6, i32 %v71_5_7, i32 %v71_5_8, i32 %v71_5_9, i32 %v71_5_10, i32 %v71_5_11, i32 %v71_6_0, i32 %v71_6_1, i32 %v71_6_2, i32 %v71_6_3, i32 %v71_6_4, i32 %v71_6_5, i32 %v71_6_6, i32 %v71_6_7, i32 %v71_6_8, i32 %v71_6_9, i32 %v71_6_10, i32 %v71_6_11, i32 %v71_7_0, i32 %v71_7_1, i32 %v71_7_2, i32 %v71_7_3, i32 %v71_7_4, i32 %v71_7_5, i32 %v71_7_6, i32 %v71_7_7, i32 %v71_7_8, i32 %v71_7_9, i32 %v71_7_10, i32 %v71_7_11, i32 %v71_8_0, i32 %v71_8_1, i32 %v71_8_2, i32 %v71_8_3, i32 %v71_8_4, i32 %v71_8_5, i32 %v71_8_6, i32 %v71_8_7, i32 %v71_8_8, i32 %v71_8_9, i32 %v71_8_10, i32 %v71_8_11, i32 %v71_9_0, i32 %v71_9_1, i32 %v71_9_2, i32 %v71_9_3, i32 %v71_9_4, i32 %v71_9_5, i32 %v71_9_6, i32 %v71_9_7, i32 %v71_9_8, i32 %v71_9_9, i32 %v71_9_10, i32 %v71_9_11, i32 %v71_10_0, i32 %v71_10_1, i32 %v71_10_2, i32 %v71_10_3, i32 %v71_10_4, i32 %v71_10_5, i32 %v71_10_6, i32 %v71_10_7, i32 %v71_10_8, i32 %v71_10_9, i32 %v71_10_10, i32 %v71_10_11, i32 %v71_11_0, i32 %v71_11_1, i32 %v71_11_2, i32 %v71_11_3, i32 %v71_11_4, i32 %v71_11_5, i32 %v71_11_6, i32 %v71_11_7, i32 %v71_11_8, i32 %v71_11_9, i32 %v71_11_10, i32 %v71_11_11, i32 %v72_0_0, i32 %v72_0_1, i32 %v72_0_2, i32 %v72_0_3, i32 %v72_0_4, i32 %v72_0_5, i32 %v72_0_6, i32 %v72_0_7, i32 %v72_0_8, i32 %v72_0_9, i32 %v72_0_10, i32 %v72_0_11, i32 %v72_1_0, i32 %v72_1_1, i32 %v72_1_2, i32 %v72_1_3, i32 %v72_1_4, i32 %v72_1_5, i32 %v72_1_6, i32 %v72_1_7, i32 %v72_1_8, i32 %v72_1_9, i32 %v72_1_10, i32 %v72_1_11, i32 %v72_2_0, i32 %v72_2_1, i32 %v72_2_2, i32 %v72_2_3, i32 %v72_2_4, i32 %v72_2_5, i32 %v72_2_6, i32 %v72_2_7, i32 %v72_2_8, i32 %v72_2_9, i32 %v72_2_10, i32 %v72_2_11, i32 %v72_3_0, i32 %v72_3_1, i32 %v72_3_2, i32 %v72_3_3, i32 %v72_3_4, i32 %v72_3_5, i32 %v72_3_6, i32 %v72_3_7, i32 %v72_3_8, i32 %v72_3_9, i32 %v72_3_10, i32 %v72_3_11, i32 %v72_4_0, i32 %v72_4_1, i32 %v72_4_2, i32 %v72_4_3, i32 %v72_4_4, i32 %v72_4_5, i32 %v72_4_6, i32 %v72_4_7, i32 %v72_4_8, i32 %v72_4_9, i32 %v72_4_10, i32 %v72_4_11, i32 %v72_5_0, i32 %v72_5_1, i32 %v72_5_2, i32 %v72_5_3, i32 %v72_5_4, i32 %v72_5_5, i32 %v72_5_6, i32 %v72_5_7, i32 %v72_5_8, i32 %v72_5_9, i32 %v72_5_10, i32 %v72_5_11, i32 %v72_6_0, i32 %v72_6_1, i32 %v72_6_2, i32 %v72_6_3, i32 %v72_6_4, i32 %v72_6_5, i32 %v72_6_6, i32 %v72_6_7, i32 %v72_6_8, i32 %v72_6_9, i32 %v72_6_10, i32 %v72_6_11, i32 %v72_7_0, i32 %v72_7_1, i32 %v72_7_2, i32 %v72_7_3, i32 %v72_7_4, i32 %v72_7_5, i32 %v72_7_6, i32 %v72_7_7, i32 %v72_7_8, i32 %v72_7_9, i32 %v72_7_10, i32 %v72_7_11, i32 %v72_8_0, i32 %v72_8_1, i32 %v72_8_2, i32 %v72_8_3, i32 %v72_8_4, i32 %v72_8_5, i32 %v72_8_6, i32 %v72_8_7, i32 %v72_8_8, i32 %v72_8_9, i32 %v72_8_10, i32 %v72_8_11, i32 %v72_9_0, i32 %v72_9_1, i32 %v72_9_2, i32 %v72_9_3, i32 %v72_9_4, i32 %v72_9_5, i32 %v72_9_6, i32 %v72_9_7, i32 %v72_9_8, i32 %v72_9_9, i32 %v72_9_10, i32 %v72_9_11, i32 %v72_10_0, i32 %v72_10_1, i32 %v72_10_2, i32 %v72_10_3, i32 %v72_10_4, i32 %v72_10_5, i32 %v72_10_6, i32 %v72_10_7, i32 %v72_10_8, i32 %v72_10_9, i32 %v72_10_10, i32 %v72_10_11, i32 %v72_11_0, i32 %v72_11_1, i32 %v72_11_2, i32 %v72_11_3, i32 %v72_11_4, i32 %v72_11_5, i32 %v72_11_6, i32 %v72_11_7, i32 %v72_11_8, i32 %v72_11_9, i32 %v72_11_10, i32 %v72_11_11" [bert_layer.cpp:133]   --->   Operation 75 'call' 'call_ln133' <Predicate = (!icmp_ln133)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 76 [2/2] (0.00ns)   --->   "%call_ln0 = call void @Self_attention_Pipeline_VITIS_LOOP_40_1_VITIS_LOOP_41_2, i32 %v84, i32 %v84_1, i32 %v84_2, i32 %v84_3, i32 %v84_4, i32 %v84_5, i32 %v84_6, i32 %v84_7, i32 %v84_8, i32 %v84_9, i32 %v84_10, i32 %v84_11, i32 %v84_12, i32 %v84_13, i32 %v84_14, i32 %v84_15"   --->   Operation 76 'call' 'call_ln0' <Predicate = (!icmp_ln133)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 77 [2/2] (0.00ns)   --->   "%call_ln0 = call void @Self_attention_Pipeline_VITIS_LOOP_68_1, i32 %inp_sumRow"   --->   Operation 77 'call' 'call_ln0' <Predicate = (!icmp_ln133)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "%ret_ln162 = ret" [bert_layer.cpp:162]   --->   Operation 78 'ret' 'ret_ln162' <Predicate = (icmp_ln133)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 79 [1/2] (0.00ns)   --->   "%call_ln133 = call void @Self_attention_Pipeline_l_mh_separate_i_s_l_j_s, i32 %v73_0_0, i32 %v73_0_1, i32 %v73_0_2, i32 %v73_0_3, i32 %v73_0_4, i32 %v73_0_5, i32 %v73_0_6, i32 %v73_0_7, i32 %v73_0_8, i32 %v73_0_9, i32 %v73_0_10, i32 %v73_0_11, i32 %v73_1_0, i32 %v73_1_1, i32 %v73_1_2, i32 %v73_1_3, i32 %v73_1_4, i32 %v73_1_5, i32 %v73_1_6, i32 %v73_1_7, i32 %v73_1_8, i32 %v73_1_9, i32 %v73_1_10, i32 %v73_1_11, i32 %v73_2_0, i32 %v73_2_1, i32 %v73_2_2, i32 %v73_2_3, i32 %v73_2_4, i32 %v73_2_5, i32 %v73_2_6, i32 %v73_2_7, i32 %v73_2_8, i32 %v73_2_9, i32 %v73_2_10, i32 %v73_2_11, i32 %v73_3_0, i32 %v73_3_1, i32 %v73_3_2, i32 %v73_3_3, i32 %v73_3_4, i32 %v73_3_5, i32 %v73_3_6, i32 %v73_3_7, i32 %v73_3_8, i32 %v73_3_9, i32 %v73_3_10, i32 %v73_3_11, i32 %v73_4_0, i32 %v73_4_1, i32 %v73_4_2, i32 %v73_4_3, i32 %v73_4_4, i32 %v73_4_5, i32 %v73_4_6, i32 %v73_4_7, i32 %v73_4_8, i32 %v73_4_9, i32 %v73_4_10, i32 %v73_4_11, i32 %v73_5_0, i32 %v73_5_1, i32 %v73_5_2, i32 %v73_5_3, i32 %v73_5_4, i32 %v73_5_5, i32 %v73_5_6, i32 %v73_5_7, i32 %v73_5_8, i32 %v73_5_9, i32 %v73_5_10, i32 %v73_5_11, i32 %v73_6_0, i32 %v73_6_1, i32 %v73_6_2, i32 %v73_6_3, i32 %v73_6_4, i32 %v73_6_5, i32 %v73_6_6, i32 %v73_6_7, i32 %v73_6_8, i32 %v73_6_9, i32 %v73_6_10, i32 %v73_6_11, i32 %v73_7_0, i32 %v73_7_1, i32 %v73_7_2, i32 %v73_7_3, i32 %v73_7_4, i32 %v73_7_5, i32 %v73_7_6, i32 %v73_7_7, i32 %v73_7_8, i32 %v73_7_9, i32 %v73_7_10, i32 %v73_7_11, i32 %v73_8_0, i32 %v73_8_1, i32 %v73_8_2, i32 %v73_8_3, i32 %v73_8_4, i32 %v73_8_5, i32 %v73_8_6, i32 %v73_8_7, i32 %v73_8_8, i32 %v73_8_9, i32 %v73_8_10, i32 %v73_8_11, i32 %v73_9_0, i32 %v73_9_1, i32 %v73_9_2, i32 %v73_9_3, i32 %v73_9_4, i32 %v73_9_5, i32 %v73_9_6, i32 %v73_9_7, i32 %v73_9_8, i32 %v73_9_9, i32 %v73_9_10, i32 %v73_9_11, i32 %v73_10_0, i32 %v73_10_1, i32 %v73_10_2, i32 %v73_10_3, i32 %v73_10_4, i32 %v73_10_5, i32 %v73_10_6, i32 %v73_10_7, i32 %v73_10_8, i32 %v73_10_9, i32 %v73_10_10, i32 %v73_10_11, i32 %v73_11_0, i32 %v73_11_1, i32 %v73_11_2, i32 %v73_11_3, i32 %v73_11_4, i32 %v73_11_5, i32 %v73_11_6, i32 %v73_11_7, i32 %v73_11_8, i32 %v73_11_9, i32 %v73_11_10, i32 %v73_11_11, i32 %V_h, i32 %V_h_1, i32 %V_h_2, i32 %V_h_3, i32 %Q_h, i32 %Q_h_1, i32 %Q_h_2, i32 %Q_h_3, i32 %K_h, i32 %K_h_1, i32 %K_h_2, i32 %K_h_3, i10 %tmp_s, i32 %v71_0_0, i32 %v71_0_1, i32 %v71_0_2, i32 %v71_0_3, i32 %v71_0_4, i32 %v71_0_5, i32 %v71_0_6, i32 %v71_0_7, i32 %v71_0_8, i32 %v71_0_9, i32 %v71_0_10, i32 %v71_0_11, i32 %v71_1_0, i32 %v71_1_1, i32 %v71_1_2, i32 %v71_1_3, i32 %v71_1_4, i32 %v71_1_5, i32 %v71_1_6, i32 %v71_1_7, i32 %v71_1_8, i32 %v71_1_9, i32 %v71_1_10, i32 %v71_1_11, i32 %v71_2_0, i32 %v71_2_1, i32 %v71_2_2, i32 %v71_2_3, i32 %v71_2_4, i32 %v71_2_5, i32 %v71_2_6, i32 %v71_2_7, i32 %v71_2_8, i32 %v71_2_9, i32 %v71_2_10, i32 %v71_2_11, i32 %v71_3_0, i32 %v71_3_1, i32 %v71_3_2, i32 %v71_3_3, i32 %v71_3_4, i32 %v71_3_5, i32 %v71_3_6, i32 %v71_3_7, i32 %v71_3_8, i32 %v71_3_9, i32 %v71_3_10, i32 %v71_3_11, i32 %v71_4_0, i32 %v71_4_1, i32 %v71_4_2, i32 %v71_4_3, i32 %v71_4_4, i32 %v71_4_5, i32 %v71_4_6, i32 %v71_4_7, i32 %v71_4_8, i32 %v71_4_9, i32 %v71_4_10, i32 %v71_4_11, i32 %v71_5_0, i32 %v71_5_1, i32 %v71_5_2, i32 %v71_5_3, i32 %v71_5_4, i32 %v71_5_5, i32 %v71_5_6, i32 %v71_5_7, i32 %v71_5_8, i32 %v71_5_9, i32 %v71_5_10, i32 %v71_5_11, i32 %v71_6_0, i32 %v71_6_1, i32 %v71_6_2, i32 %v71_6_3, i32 %v71_6_4, i32 %v71_6_5, i32 %v71_6_6, i32 %v71_6_7, i32 %v71_6_8, i32 %v71_6_9, i32 %v71_6_10, i32 %v71_6_11, i32 %v71_7_0, i32 %v71_7_1, i32 %v71_7_2, i32 %v71_7_3, i32 %v71_7_4, i32 %v71_7_5, i32 %v71_7_6, i32 %v71_7_7, i32 %v71_7_8, i32 %v71_7_9, i32 %v71_7_10, i32 %v71_7_11, i32 %v71_8_0, i32 %v71_8_1, i32 %v71_8_2, i32 %v71_8_3, i32 %v71_8_4, i32 %v71_8_5, i32 %v71_8_6, i32 %v71_8_7, i32 %v71_8_8, i32 %v71_8_9, i32 %v71_8_10, i32 %v71_8_11, i32 %v71_9_0, i32 %v71_9_1, i32 %v71_9_2, i32 %v71_9_3, i32 %v71_9_4, i32 %v71_9_5, i32 %v71_9_6, i32 %v71_9_7, i32 %v71_9_8, i32 %v71_9_9, i32 %v71_9_10, i32 %v71_9_11, i32 %v71_10_0, i32 %v71_10_1, i32 %v71_10_2, i32 %v71_10_3, i32 %v71_10_4, i32 %v71_10_5, i32 %v71_10_6, i32 %v71_10_7, i32 %v71_10_8, i32 %v71_10_9, i32 %v71_10_10, i32 %v71_10_11, i32 %v71_11_0, i32 %v71_11_1, i32 %v71_11_2, i32 %v71_11_3, i32 %v71_11_4, i32 %v71_11_5, i32 %v71_11_6, i32 %v71_11_7, i32 %v71_11_8, i32 %v71_11_9, i32 %v71_11_10, i32 %v71_11_11, i32 %v72_0_0, i32 %v72_0_1, i32 %v72_0_2, i32 %v72_0_3, i32 %v72_0_4, i32 %v72_0_5, i32 %v72_0_6, i32 %v72_0_7, i32 %v72_0_8, i32 %v72_0_9, i32 %v72_0_10, i32 %v72_0_11, i32 %v72_1_0, i32 %v72_1_1, i32 %v72_1_2, i32 %v72_1_3, i32 %v72_1_4, i32 %v72_1_5, i32 %v72_1_6, i32 %v72_1_7, i32 %v72_1_8, i32 %v72_1_9, i32 %v72_1_10, i32 %v72_1_11, i32 %v72_2_0, i32 %v72_2_1, i32 %v72_2_2, i32 %v72_2_3, i32 %v72_2_4, i32 %v72_2_5, i32 %v72_2_6, i32 %v72_2_7, i32 %v72_2_8, i32 %v72_2_9, i32 %v72_2_10, i32 %v72_2_11, i32 %v72_3_0, i32 %v72_3_1, i32 %v72_3_2, i32 %v72_3_3, i32 %v72_3_4, i32 %v72_3_5, i32 %v72_3_6, i32 %v72_3_7, i32 %v72_3_8, i32 %v72_3_9, i32 %v72_3_10, i32 %v72_3_11, i32 %v72_4_0, i32 %v72_4_1, i32 %v72_4_2, i32 %v72_4_3, i32 %v72_4_4, i32 %v72_4_5, i32 %v72_4_6, i32 %v72_4_7, i32 %v72_4_8, i32 %v72_4_9, i32 %v72_4_10, i32 %v72_4_11, i32 %v72_5_0, i32 %v72_5_1, i32 %v72_5_2, i32 %v72_5_3, i32 %v72_5_4, i32 %v72_5_5, i32 %v72_5_6, i32 %v72_5_7, i32 %v72_5_8, i32 %v72_5_9, i32 %v72_5_10, i32 %v72_5_11, i32 %v72_6_0, i32 %v72_6_1, i32 %v72_6_2, i32 %v72_6_3, i32 %v72_6_4, i32 %v72_6_5, i32 %v72_6_6, i32 %v72_6_7, i32 %v72_6_8, i32 %v72_6_9, i32 %v72_6_10, i32 %v72_6_11, i32 %v72_7_0, i32 %v72_7_1, i32 %v72_7_2, i32 %v72_7_3, i32 %v72_7_4, i32 %v72_7_5, i32 %v72_7_6, i32 %v72_7_7, i32 %v72_7_8, i32 %v72_7_9, i32 %v72_7_10, i32 %v72_7_11, i32 %v72_8_0, i32 %v72_8_1, i32 %v72_8_2, i32 %v72_8_3, i32 %v72_8_4, i32 %v72_8_5, i32 %v72_8_6, i32 %v72_8_7, i32 %v72_8_8, i32 %v72_8_9, i32 %v72_8_10, i32 %v72_8_11, i32 %v72_9_0, i32 %v72_9_1, i32 %v72_9_2, i32 %v72_9_3, i32 %v72_9_4, i32 %v72_9_5, i32 %v72_9_6, i32 %v72_9_7, i32 %v72_9_8, i32 %v72_9_9, i32 %v72_9_10, i32 %v72_9_11, i32 %v72_10_0, i32 %v72_10_1, i32 %v72_10_2, i32 %v72_10_3, i32 %v72_10_4, i32 %v72_10_5, i32 %v72_10_6, i32 %v72_10_7, i32 %v72_10_8, i32 %v72_10_9, i32 %v72_10_10, i32 %v72_10_11, i32 %v72_11_0, i32 %v72_11_1, i32 %v72_11_2, i32 %v72_11_3, i32 %v72_11_4, i32 %v72_11_5, i32 %v72_11_6, i32 %v72_11_7, i32 %v72_11_8, i32 %v72_11_9, i32 %v72_11_10, i32 %v72_11_11" [bert_layer.cpp:133]   --->   Operation 79 'call' 'call_ln133' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 80 [1/2] (0.00ns)   --->   "%call_ln0 = call void @Self_attention_Pipeline_VITIS_LOOP_40_1_VITIS_LOOP_41_2, i32 %v84, i32 %v84_1, i32 %v84_2, i32 %v84_3, i32 %v84_4, i32 %v84_5, i32 %v84_6, i32 %v84_7, i32 %v84_8, i32 %v84_9, i32 %v84_10, i32 %v84_11, i32 %v84_12, i32 %v84_13, i32 %v84_14, i32 %v84_15"   --->   Operation 80 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 81 [1/2] (0.00ns)   --->   "%call_ln0 = call void @Self_attention_Pipeline_VITIS_LOOP_68_1, i32 %inp_sumRow"   --->   Operation 81 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 82 [2/2] (0.00ns)   --->   "%call_ln46 = call void @gemm_systolic_array_attn, i32 %Q_h, i32 %Q_h_1, i32 %Q_h_2, i32 %Q_h_3, i32 %K_h, i32 %K_h_1, i32 %K_h_2, i32 %K_h_3, i32 %v84, i32 %v84_1, i32 %v84_2, i32 %v84_3, i32 %v84_4, i32 %v84_5, i32 %v84_6, i32 %v84_7, i32 %v84_8, i32 %v84_9, i32 %v84_10, i32 %v84_11, i32 %v84_12, i32 %v84_13, i32 %v84_14, i32 %v84_15" [bert_layer.cpp:46]   --->   Operation 82 'call' 'call_ln46' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 83 [1/2] (0.00ns)   --->   "%call_ln46 = call void @gemm_systolic_array_attn, i32 %Q_h, i32 %Q_h_1, i32 %Q_h_2, i32 %Q_h_3, i32 %K_h, i32 %K_h_1, i32 %K_h_2, i32 %K_h_3, i32 %v84, i32 %v84_1, i32 %v84_2, i32 %v84_3, i32 %v84_4, i32 %v84_5, i32 %v84_6, i32 %v84_7, i32 %v84_8, i32 %v84_9, i32 %v84_10, i32 %v84_11, i32 %v84_12, i32 %v84_13, i32 %v84_14, i32 %v84_15" [bert_layer.cpp:46]   --->   Operation 83 'call' 'call_ln46' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 84 [2/2] (0.00ns)   --->   "%call_ln0 = call void @Self_attention_Pipeline_l_norm_i2_l_j1, i32 %v84_15, i32 %v84_14, i32 %v84_13, i32 %v84_12, i32 %v84_11, i32 %v84_10, i32 %v84_9, i32 %v84_8, i32 %v84_7, i32 %v84_6, i32 %v84_5, i32 %v84_4, i32 %v84_3, i32 %v84_2, i32 %v84_1, i32 %v84"   --->   Operation 84 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 1.58>
ST_7 : Operation 85 [1/1] (0.00ns)   --->   "%specloopname_ln134 = specloopname void @_ssdm_op_SpecLoopName, void @empty_31" [bert_layer.cpp:134]   --->   Operation 85 'specloopname' 'specloopname_ln134' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 86 [1/2] (0.00ns)   --->   "%call_ln0 = call void @Self_attention_Pipeline_l_norm_i2_l_j1, i32 %v84_15, i32 %v84_14, i32 %v84_13, i32 %v84_12, i32 %v84_11, i32 %v84_10, i32 %v84_9, i32 %v84_8, i32 %v84_7, i32 %v84_6, i32 %v84_5, i32 %v84_4, i32 %v84_3, i32 %v84_2, i32 %v84_1, i32 %v84"   --->   Operation 86 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 87 [1/1] (1.58ns)   --->   "%br_ln71 = br void %l_j2.i" [bert_layer.cpp:71]   --->   Operation 87 'br' 'br_ln71' <Predicate = true> <Delay = 1.58>

State 8 <SV = 7> <Delay = 2.89>
ST_8 : Operation 88 [1/1] (0.00ns)   --->   "%i3 = phi i4 %add_ln71, void %l_j2.i.split, i4 0, void %l_mh_separate_i_s.split" [bert_layer.cpp:71]   --->   Operation 88 'phi' 'i3' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 89 [1/1] (1.30ns)   --->   "%icmp_ln71 = icmp_eq  i4 %i3, i4 12" [bert_layer.cpp:71]   --->   Operation 89 'icmp' 'icmp_ln71' <Predicate = true> <Delay = 1.30> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 90 [1/1] (0.00ns)   --->   "%empty_2079 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 12, i64 12, i64 12"   --->   Operation 90 'speclooptripcount' 'empty_2079' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 91 [1/1] (1.73ns)   --->   "%add_ln71 = add i4 %i3, i4 1" [bert_layer.cpp:71]   --->   Operation 91 'add' 'add_ln71' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 92 [1/1] (0.00ns)   --->   "%br_ln71 = br i1 %icmp_ln71, void %l_j2.i.split, void %for.inc49.i.preheader" [bert_layer.cpp:71]   --->   Operation 92 'br' 'br_ln71' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 93 [1/1] (0.00ns)   --->   "%zext_ln71 = zext i4 %i3" [bert_layer.cpp:71]   --->   Operation 93 'zext' 'zext_ln71' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_8 : Operation 94 [1/1] (0.00ns)   --->   "%inp_sumRow_addr = getelementptr i32 %inp_sumRow, i64 0, i64 %zext_ln71" [bert_layer.cpp:71]   --->   Operation 94 'getelementptr' 'inp_sumRow_addr' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_8 : Operation 95 [2/2] (2.32ns)   --->   "%inp_sumRow_load = load i4 %inp_sumRow_addr" [bert_layer.cpp:78]   --->   Operation 95 'load' 'inp_sumRow_load' <Predicate = (!icmp_ln71)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_8 : Operation 96 [2/2] (0.00ns)   --->   "%call_ln0 = call void @Self_attention_Pipeline_l_update_i4_l_j3, i32 %inp_sumRow, i32 %v85, i32 %v85_1, i32 %v85_2, i32 %v85_3, i32 %v84, i32 %v84_1, i32 %v84_2, i32 %v84_3, i32 %v84_4, i32 %v84_5, i32 %v84_6, i32 %v84_7, i32 %v84_8, i32 %v84_9, i32 %v84_10, i32 %v84_11, i32 %v84_12, i32 %v84_13, i32 %v84_14, i32 %v84_15"   --->   Operation 96 'call' 'call_ln0' <Predicate = (icmp_ln71)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 97 [2/2] (0.00ns)   --->   "%call_ln0 = call void @Self_attention_Pipeline_VITIS_LOOP_106_1_VITIS_LOOP_107_2, i32 %v86, i32 %v86_1, i32 %v86_2, i32 %v86_3, i32 %v86_4, i32 %v86_5, i32 %v86_6, i32 %v86_7, i32 %v86_8, i32 %v86_9, i32 %v86_10, i32 %v86_11, i32 %v86_12, i32 %v86_13, i32 %v86_14, i32 %v86_15"   --->   Operation 97 'call' 'call_ln0' <Predicate = (icmp_ln71)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 98 [1/1] (1.58ns)   --->   "%store_ln133 = store i4 %add_ln133, i4 %h" [bert_layer.cpp:133]   --->   Operation 98 'store' 'store_ln133' <Predicate = (icmp_ln71)> <Delay = 1.58>

State 9 <SV = 8> <Delay = 2.32>
ST_9 : Operation 99 [1/2] (2.32ns)   --->   "%inp_sumRow_load = load i4 %inp_sumRow_addr" [bert_layer.cpp:78]   --->   Operation 99 'load' 'inp_sumRow_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>

State 10 <SV = 9> <Delay = 5.79>
ST_10 : Operation 100 [1/1] (0.00ns)   --->   "%trunc_ln71 = trunc i4 %i3" [bert_layer.cpp:71]   --->   Operation 100 'trunc' 'trunc_ln71' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 101 [1/1] (0.00ns)   --->   "%tmp_43 = partselect i2 @_ssdm_op_PartSelect.i2.i4.i32.i32, i4 %i3, i32 2, i32 3" [bert_layer.cpp:71]   --->   Operation 101 'partselect' 'tmp_43' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 102 [1/1] (0.00ns)   --->   "%zext_ln74 = zext i2 %tmp_43" [bert_layer.cpp:74]   --->   Operation 102 'zext' 'zext_ln74' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 103 [1/1] (0.00ns)   --->   "%tmp_44 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i2.i2, i2 %tmp_43, i2 0" [bert_layer.cpp:74]   --->   Operation 103 'bitconcatenate' 'tmp_44' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 104 [1/1] (1.73ns)   --->   "%sub_ln74 = sub i4 %tmp_44, i4 %zext_ln74" [bert_layer.cpp:74]   --->   Operation 104 'sub' 'sub_ln74' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 105 [2/2] (4.05ns)   --->   "%call_ln78 = call void @Self_attention_Pipeline_l_j2, i32 %inp_sumRow_load, i32 %inp_sumRow, i4 %i3, i32 %v84_15, i32 %v84_14, i32 %v84_13, i32 %v84_12, i32 %v84_11, i32 %v84_10, i32 %v84_9, i32 %v84_8, i32 %v84_7, i32 %v84_6, i32 %v84_5, i32 %v84_4, i32 %v84_3, i32 %v84_2, i32 %v84_1, i32 %v84, i4 %sub_ln74, i2 %trunc_ln71" [bert_layer.cpp:78]   --->   Operation 105 'call' 'call_ln78' <Predicate = true> <Delay = 4.05> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 10> <Delay = 0.00>
ST_11 : Operation 106 [1/1] (0.00ns)   --->   "%specloopname_ln71 = specloopname void @_ssdm_op_SpecLoopName, void @empty_8" [bert_layer.cpp:71]   --->   Operation 106 'specloopname' 'specloopname_ln71' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 107 [1/2] (0.00ns)   --->   "%call_ln78 = call void @Self_attention_Pipeline_l_j2, i32 %inp_sumRow_load, i32 %inp_sumRow, i4 %i3, i32 %v84_15, i32 %v84_14, i32 %v84_13, i32 %v84_12, i32 %v84_11, i32 %v84_10, i32 %v84_9, i32 %v84_8, i32 %v84_7, i32 %v84_6, i32 %v84_5, i32 %v84_4, i32 %v84_3, i32 %v84_2, i32 %v84_1, i32 %v84, i4 %sub_ln74, i2 %trunc_ln71" [bert_layer.cpp:78]   --->   Operation 107 'call' 'call_ln78' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 108 [1/1] (0.00ns)   --->   "%br_ln71 = br void %l_j2.i" [bert_layer.cpp:71]   --->   Operation 108 'br' 'br_ln71' <Predicate = true> <Delay = 0.00>

State 12 <SV = 8> <Delay = 0.00>
ST_12 : Operation 109 [1/2] (0.00ns)   --->   "%call_ln0 = call void @Self_attention_Pipeline_l_update_i4_l_j3, i32 %inp_sumRow, i32 %v85, i32 %v85_1, i32 %v85_2, i32 %v85_3, i32 %v84, i32 %v84_1, i32 %v84_2, i32 %v84_3, i32 %v84_4, i32 %v84_5, i32 %v84_6, i32 %v84_7, i32 %v84_8, i32 %v84_9, i32 %v84_10, i32 %v84_11, i32 %v84_12, i32 %v84_13, i32 %v84_14, i32 %v84_15"   --->   Operation 109 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 110 [1/2] (0.00ns)   --->   "%call_ln0 = call void @Self_attention_Pipeline_VITIS_LOOP_106_1_VITIS_LOOP_107_2, i32 %v86, i32 %v86_1, i32 %v86_2, i32 %v86_3, i32 %v86_4, i32 %v86_5, i32 %v86_6, i32 %v86_7, i32 %v86_8, i32 %v86_9, i32 %v86_10, i32 %v86_11, i32 %v86_12, i32 %v86_13, i32 %v86_14, i32 %v86_15"   --->   Operation 110 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 13 <SV = 9> <Delay = 0.00>
ST_13 : Operation 111 [2/2] (0.00ns)   --->   "%call_ln112 = call void @gemm_systolic_array_cont, i32 %v85, i32 %v85_1, i32 %v85_2, i32 %v85_3, i32 %V_h, i32 %V_h_1, i32 %V_h_2, i32 %V_h_3, i32 %v86, i32 %v86_1, i32 %v86_2, i32 %v86_3, i32 %v86_4, i32 %v86_5, i32 %v86_6, i32 %v86_7, i32 %v86_8, i32 %v86_9, i32 %v86_10, i32 %v86_11, i32 %v86_12, i32 %v86_13, i32 %v86_14, i32 %v86_15" [bert_layer.cpp:112]   --->   Operation 111 'call' 'call_ln112' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 14 <SV = 10> <Delay = 0.00>
ST_14 : Operation 112 [1/2] (0.00ns)   --->   "%call_ln112 = call void @gemm_systolic_array_cont, i32 %v85, i32 %v85_1, i32 %v85_2, i32 %v85_3, i32 %V_h, i32 %V_h_1, i32 %V_h_2, i32 %V_h_3, i32 %v86, i32 %v86_1, i32 %v86_2, i32 %v86_3, i32 %v86_4, i32 %v86_5, i32 %v86_6, i32 %v86_7, i32 %v86_8, i32 %v86_9, i32 %v86_10, i32 %v86_11, i32 %v86_12, i32 %v86_13, i32 %v86_14, i32 %v86_15" [bert_layer.cpp:112]   --->   Operation 112 'call' 'call_ln112' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 15 <SV = 11> <Delay = 0.00>
ST_15 : Operation 113 [2/2] (0.00ns)   --->   "%call_ln133 = call void @Self_attention_Pipeline_l_mh_merge_i_m_l_j_m, i32 %v86, i32 %v86_1, i32 %v86_2, i32 %v86_3, i32 %v86_4, i32 %v86_5, i32 %v86_6, i32 %v86_7, i32 %v86_8, i32 %v86_9, i32 %v86_10, i32 %v86_11, i32 %v86_12, i32 %v86_13, i32 %v86_14, i32 %v86_15, i10 %tmp_s, i32 %v74_0, i32 %v74_1, i32 %v74_2, i32 %v74_3, i32 %v74_4, i32 %v74_5, i32 %v74_6, i32 %v74_7, i32 %v74_8, i32 %v74_9, i32 %v74_10, i32 %v74_11" [bert_layer.cpp:133]   --->   Operation 113 'call' 'call_ln133' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 16 <SV = 12> <Delay = 0.00>
ST_16 : Operation 114 [1/2] (0.00ns)   --->   "%call_ln133 = call void @Self_attention_Pipeline_l_mh_merge_i_m_l_j_m, i32 %v86, i32 %v86_1, i32 %v86_2, i32 %v86_3, i32 %v86_4, i32 %v86_5, i32 %v86_6, i32 %v86_7, i32 %v86_8, i32 %v86_9, i32 %v86_10, i32 %v86_11, i32 %v86_12, i32 %v86_13, i32 %v86_14, i32 %v86_15, i10 %tmp_s, i32 %v74_0, i32 %v74_1, i32 %v74_2, i32 %v74_3, i32 %v74_4, i32 %v74_5, i32 %v74_6, i32 %v74_7, i32 %v74_8, i32 %v74_9, i32 %v74_10, i32 %v74_11" [bert_layer.cpp:133]   --->   Operation 114 'call' 'call_ln133' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_16 : Operation 115 [1/1] (0.00ns)   --->   "%br_ln133 = br void %l_mh_separate_i_s" [bert_layer.cpp:133]   --->   Operation 115 'br' 'br_ln133' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 1.59ns
The critical path consists of the following:
	'alloca' operation ('h') [445]  (0 ns)
	'store' operation ('store_ln133', bert_layer.cpp:133) of constant 0 on local variable 'h' [495]  (1.59 ns)

 <State 2>: 1.74ns
The critical path consists of the following:
	'load' operation ('h', bert_layer.cpp:133) on local variable 'h' [498]  (0 ns)
	'add' operation ('add_ln133', bert_layer.cpp:133) [501]  (1.74 ns)

 <State 3>: 0ns
The critical path consists of the following:

 <State 4>: 0ns
The critical path consists of the following:

 <State 5>: 0ns
The critical path consists of the following:

 <State 6>: 0ns
The critical path consists of the following:

 <State 7>: 1.59ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i3', bert_layer.cpp:71) with incoming values : ('add_ln71', bert_layer.cpp:71) [513]  (1.59 ns)

 <State 8>: 2.89ns
The critical path consists of the following:
	'phi' operation ('i3', bert_layer.cpp:71) with incoming values : ('add_ln71', bert_layer.cpp:71) [513]  (0 ns)
	'getelementptr' operation ('inp_sumRow_addr', bert_layer.cpp:71) [522]  (0 ns)
	'load' operation ('inp_sumRow_load', bert_layer.cpp:78) on array 'inp_sumRow', bert_layer.cpp:67 [523]  (2.32 ns)
	blocking operation 0.568 ns on control path)

 <State 9>: 2.32ns
The critical path consists of the following:
	'load' operation ('inp_sumRow_load', bert_layer.cpp:78) on array 'inp_sumRow', bert_layer.cpp:67 [523]  (2.32 ns)

 <State 10>: 5.79ns
The critical path consists of the following:
	'sub' operation ('sub_ln74', bert_layer.cpp:74) [527]  (1.74 ns)
	'call' operation ('call_ln78', bert_layer.cpp:78) to 'Self_attention_Pipeline_l_j2' [528]  (4.06 ns)

 <State 11>: 0ns
The critical path consists of the following:

 <State 12>: 0ns
The critical path consists of the following:

 <State 13>: 0ns
The critical path consists of the following:

 <State 14>: 0ns
The critical path consists of the following:

 <State 15>: 0ns
The critical path consists of the following:

 <State 16>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
