//pragma functionality_splitting {"functions" : [{"name" : "readWrite" , "inputPorts" : ["read_0","addr_0","write_0","din_0"], "outputPorts" : ["dout_0"],"controlPorts" : [] },{ "name" : "rst" , "inputPorts" : ["rst"], "outputPorts" : [],"controlPorts" : ["rst"]}],"moduleName" : "zt_stl_mem_1rw","parameters" : [{"name" : "NUMADDR","defaultValue" : "8"},{"name" : "BITADDR","defaultValue" : "3"},{"name" : "BITDATA","defaultValue" : "1"},{"name" : "SRAM_DELAY","defaultValue" : "2"},{"name" : "RSTINIT","defaultValue" : "0"},{"name" : "RSTSTRT","defaultValue" : "0"},{"name" : "RSTINCR","defaultValue" : "0"},{"name" : "FORMAL_FULL","defaultValue" : "0"}]}

