{
  "module_name": "smu10_driver_if.h",
  "hash_id": "655e28b34b3a8f68658dc4a0cd0f0866485db8bff05d67a1f5b0247880c50c92",
  "original_prompt": "Ingested from linux-6.6.14/drivers/gpu/drm/amd/pm/powerplay/inc/smu10_driver_if.h",
  "human_readable_source": " \n\n#ifndef SMU10_DRIVER_IF_H\n#define SMU10_DRIVER_IF_H\n\n#define SMU10_DRIVER_IF_VERSION 0x6\n\n#define NUM_DSPCLK_LEVELS 8\n\ntypedef struct {\n\tint32_t value;\n\tuint32_t numFractionalBits;\n} FloatInIntFormat_t;\n\ntypedef enum {\n\tDSPCLK_DCEFCLK = 0,\n\tDSPCLK_DISPCLK,\n\tDSPCLK_PIXCLK,\n\tDSPCLK_PHYCLK,\n\tDSPCLK_COUNT,\n} DSPCLK_e;\n\ntypedef struct {\n\tuint16_t Freq;\n\tuint16_t Vid;\n} DisplayClockTable_t;\n\n\ntypedef struct {\n\tuint16_t MinClock;  \n\tuint16_t MaxClock;  \n\tuint16_t MinMclk;\n\tuint16_t MaxMclk;\n\n\tuint8_t  WmSetting;\n\tuint8_t  WmType;\n\tuint8_t  Padding[2];\n} WatermarkRowGeneric_t;\n\n#define NUM_WM_RANGES 4\n\ntypedef enum {\n\tWM_SOCCLK = 0,\n\tWM_DCFCLK,\n\tWM_COUNT,\n} WM_CLOCK_e;\n\ntypedef struct {\n\tWatermarkRowGeneric_t WatermarkRow[WM_COUNT][NUM_WM_RANGES];\n\tuint32_t              MmHubPadding[7];\n} Watermarks_t;\n\ntypedef enum {\n\tCUSTOM_DPM_SETTING_GFXCLK,\n\tCUSTOM_DPM_SETTING_CCLK,\n\tCUSTOM_DPM_SETTING_FCLK_CCX,\n\tCUSTOM_DPM_SETTING_FCLK_GFX,\n\tCUSTOM_DPM_SETTING_FCLK_STALLS,\n\tCUSTOM_DPM_SETTING_LCLK,\n\tCUSTOM_DPM_SETTING_COUNT,\n} CUSTOM_DPM_SETTING_e;\n\ntypedef struct {\n\tuint8_t             ActiveHystLimit;\n\tuint8_t             IdleHystLimit;\n\tuint8_t             FPS;\n\tuint8_t             MinActiveFreqType;\n\tFloatInIntFormat_t  MinActiveFreq;\n\tFloatInIntFormat_t  PD_Data_limit;\n\tFloatInIntFormat_t  PD_Data_time_constant;\n\tFloatInIntFormat_t  PD_Data_error_coeff;\n\tFloatInIntFormat_t  PD_Data_error_rate_coeff;\n} DpmActivityMonitorCoeffExt_t;\n\ntypedef struct {\n\tDpmActivityMonitorCoeffExt_t DpmActivityMonitorCoeff[CUSTOM_DPM_SETTING_COUNT];\n} CustomDpmSettings_t;\n\n#define NUM_SOCCLK_DPM_LEVELS  8\n#define NUM_DCEFCLK_DPM_LEVELS 4\n#define NUM_FCLK_DPM_LEVELS    4\n#define NUM_MEMCLK_DPM_LEVELS  4\n\ntypedef struct {\n\tuint32_t  Freq;  \n\tuint32_t  Vol;   \n} DpmClock_t;\n\ntypedef struct {\n\tDpmClock_t DcefClocks[NUM_DCEFCLK_DPM_LEVELS];\n\tDpmClock_t SocClocks[NUM_SOCCLK_DPM_LEVELS];\n\tDpmClock_t FClocks[NUM_FCLK_DPM_LEVELS];\n\tDpmClock_t MemClocks[NUM_MEMCLK_DPM_LEVELS];\n} DpmClocks_t;\n\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}