[
  {
    "class":"firrtl.EmitCircuitAnnotation",
    "emitter":"firrtl.VerilogEmitter"
  },
  {
    "class":"firrtl.transforms.BlackBoxTargetDirAnno",
    "targetDir":"generated/chisel_book"
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~FileReader|FileReader>io_data",
    "sources":[
      "~FileReader|FileReader>io_address"
    ]
  }
]