# ALU_Verification_SV
A SystemVerilog-based verification environment for testing a custom ALU design. Includes testbench architecture, directed and random test cases, assertions, and functional coverage models to validate arithmetic and logical operations.
