{
  "module_name": "registers.h",
  "hash_id": "fed09d21ffdc4c01ba631085f61b1889b6f28f89c28c44c9733759298f02b740",
  "original_prompt": "Ingested from linux-6.6.14/include/linux/mfd/mt6358/registers.h",
  "human_readable_source": " \n \n\n#ifndef __MFD_MT6358_REGISTERS_H__\n#define __MFD_MT6358_REGISTERS_H__\n\n \n#define MT6358_SWCID                          0xa\n#define MT6358_TOPSTATUS                      0x28\n#define MT6358_TOP_RST_MISC                   0x14c\n#define MT6358_MISC_TOP_INT_CON0              0x188\n#define MT6358_MISC_TOP_INT_STATUS0           0x194\n#define MT6358_TOP_INT_STATUS0                0x19e\n#define MT6358_SCK_TOP_INT_CON0               0x52e\n#define MT6358_SCK_TOP_INT_STATUS0            0x53a\n#define MT6358_EOSC_CALI_CON0                 0x540\n#define MT6358_EOSC_CALI_CON1                 0x542\n#define MT6358_RTC_MIX_CON0                   0x544\n#define MT6358_RTC_MIX_CON1                   0x546\n#define MT6358_RTC_MIX_CON2                   0x548\n#define MT6358_RTC_DSN_ID                     0x580\n#define MT6358_RTC_DSN_REV0                   0x582\n#define MT6358_RTC_DBI                        0x584\n#define MT6358_RTC_DXI                        0x586\n#define MT6358_RTC_BBPU                       0x588\n#define MT6358_RTC_IRQ_STA                    0x58a\n#define MT6358_RTC_IRQ_EN                     0x58c\n#define MT6358_RTC_CII_EN                     0x58e\n#define MT6358_RTC_AL_MASK                    0x590\n#define MT6358_RTC_TC_SEC                     0x592\n#define MT6358_RTC_TC_MIN                     0x594\n#define MT6358_RTC_TC_HOU                     0x596\n#define MT6358_RTC_TC_DOM                     0x598\n#define MT6358_RTC_TC_DOW                     0x59a\n#define MT6358_RTC_TC_MTH                     0x59c\n#define MT6358_RTC_TC_YEA                     0x59e\n#define MT6358_RTC_AL_SEC                     0x5a0\n#define MT6358_RTC_AL_MIN                     0x5a2\n#define MT6358_RTC_AL_HOU                     0x5a4\n#define MT6358_RTC_AL_DOM                     0x5a6\n#define MT6358_RTC_AL_DOW                     0x5a8\n#define MT6358_RTC_AL_MTH                     0x5aa\n#define MT6358_RTC_AL_YEA                     0x5ac\n#define MT6358_RTC_OSC32CON                   0x5ae\n#define MT6358_RTC_POWERKEY1                  0x5b0\n#define MT6358_RTC_POWERKEY2                  0x5b2\n#define MT6358_RTC_PDN1                       0x5b4\n#define MT6358_RTC_PDN2                       0x5b6\n#define MT6358_RTC_SPAR0                      0x5b8\n#define MT6358_RTC_SPAR1                      0x5ba\n#define MT6358_RTC_PROT                       0x5bc\n#define MT6358_RTC_DIFF                       0x5be\n#define MT6358_RTC_CALI                       0x5c0\n#define MT6358_RTC_WRTGR                      0x5c2\n#define MT6358_RTC_CON                        0x5c4\n#define MT6358_RTC_SEC_CTRL                   0x5c6\n#define MT6358_RTC_INT_CNT                    0x5c8\n#define MT6358_RTC_SEC_DAT0                   0x5ca\n#define MT6358_RTC_SEC_DAT1                   0x5cc\n#define MT6358_RTC_SEC_DAT2                   0x5ce\n#define MT6358_RTC_SEC_DSN_ID                 0x600\n#define MT6358_RTC_SEC_DSN_REV0               0x602\n#define MT6358_RTC_SEC_DBI                    0x604\n#define MT6358_RTC_SEC_DXI                    0x606\n#define MT6358_RTC_TC_SEC_SEC                 0x608\n#define MT6358_RTC_TC_MIN_SEC                 0x60a\n#define MT6358_RTC_TC_HOU_SEC                 0x60c\n#define MT6358_RTC_TC_DOM_SEC                 0x60e\n#define MT6358_RTC_TC_DOW_SEC                 0x610\n#define MT6358_RTC_TC_MTH_SEC                 0x612\n#define MT6358_RTC_TC_YEA_SEC                 0x614\n#define MT6358_RTC_SEC_CK_PDN                 0x616\n#define MT6358_RTC_SEC_WRTGR                  0x618\n#define MT6358_PSC_TOP_INT_CON0               0x910\n#define MT6358_PSC_TOP_INT_STATUS0            0x91c\n#define MT6358_BM_TOP_INT_CON0                0xc32\n#define MT6358_BM_TOP_INT_CON1                0xc38\n#define MT6358_BM_TOP_INT_STATUS0             0xc4a\n#define MT6358_BM_TOP_INT_STATUS1             0xc4c\n#define MT6358_HK_TOP_INT_CON0                0xf92\n#define MT6358_HK_TOP_INT_STATUS0             0xf9e\n#define MT6358_BUCK_TOP_INT_CON0              0x1318\n#define MT6358_BUCK_TOP_INT_STATUS0           0x1324\n#define MT6358_BUCK_VPROC11_CON0              0x1388\n#define MT6358_BUCK_VPROC11_DBG0              0x139e\n#define MT6358_BUCK_VPROC11_DBG1              0x13a0\n#define MT6358_BUCK_VPROC11_ELR0              0x13a6\n#define MT6358_BUCK_VPROC12_CON0              0x1408\n#define MT6358_BUCK_VPROC12_DBG0              0x141e\n#define MT6358_BUCK_VPROC12_DBG1              0x1420\n#define MT6358_BUCK_VPROC12_ELR0              0x1426\n#define MT6358_BUCK_VCORE_CON0                0x1488\n#define MT6358_BUCK_VCORE_DBG0                0x149e\n#define MT6358_BUCK_VCORE_DBG1                0x14a0\n#define MT6358_BUCK_VCORE_SSHUB_CON0          0x14a4\n#define MT6358_BUCK_VCORE_SSHUB_CON1          0x14a6\n#define MT6358_BUCK_VCORE_SSHUB_ELR0          MT6358_BUCK_VCORE_SSHUB_CON1\n#define MT6358_BUCK_VCORE_SSHUB_DBG1          MT6358_BUCK_VCORE_DBG1\n#define MT6358_BUCK_VCORE_ELR0                0x14aa\n#define MT6358_BUCK_VGPU_CON0                 0x1508\n#define MT6358_BUCK_VGPU_DBG0                 0x151e\n#define MT6358_BUCK_VGPU_DBG1                 0x1520\n#define MT6358_BUCK_VGPU_ELR0                 0x1526\n#define MT6358_BUCK_VMODEM_CON0               0x1588\n#define MT6358_BUCK_VMODEM_DBG0               0x159e\n#define MT6358_BUCK_VMODEM_DBG1               0x15a0\n#define MT6358_BUCK_VMODEM_ELR0               0x15a6\n#define MT6358_BUCK_VDRAM1_CON0               0x1608\n#define MT6358_BUCK_VDRAM1_DBG0               0x161e\n#define MT6358_BUCK_VDRAM1_DBG1               0x1620\n#define MT6358_BUCK_VDRAM1_ELR0               0x1626\n#define MT6358_BUCK_VS1_CON0                  0x1688\n#define MT6358_BUCK_VS1_DBG0                  0x169e\n#define MT6358_BUCK_VS1_DBG1                  0x16a0\n#define MT6358_BUCK_VS1_ELR0                  0x16ae\n#define MT6358_BUCK_VS2_CON0                  0x1708\n#define MT6358_BUCK_VS2_DBG0                  0x171e\n#define MT6358_BUCK_VS2_DBG1                  0x1720\n#define MT6358_BUCK_VS2_ELR0                  0x172e\n#define MT6358_BUCK_VPA_CON0                  0x1788\n#define MT6358_BUCK_VPA_CON1                  0x178a\n#define MT6358_BUCK_VPA_ELR0                  MT6358_BUCK_VPA_CON1\n#define MT6358_BUCK_VPA_DBG0                  0x1792\n#define MT6358_BUCK_VPA_DBG1                  0x1794\n#define MT6358_VPROC_ANA_CON0                 0x180c\n#define MT6358_VCORE_VGPU_ANA_CON0            0x1828\n#define MT6358_VMODEM_ANA_CON0                0x1888\n#define MT6358_VDRAM1_ANA_CON0                0x1896\n#define MT6358_VS1_ANA_CON0                   0x18a2\n#define MT6358_VS2_ANA_CON0                   0x18ae\n#define MT6358_VPA_ANA_CON0                   0x18ba\n#define MT6358_LDO_TOP_INT_CON0               0x1a50\n#define MT6358_LDO_TOP_INT_CON1               0x1a56\n#define MT6358_LDO_TOP_INT_STATUS0            0x1a68\n#define MT6358_LDO_TOP_INT_STATUS1            0x1a6a\n#define MT6358_LDO_VXO22_CON0                 0x1a88\n#define MT6358_LDO_VXO22_CON1                 0x1a96\n#define MT6358_LDO_VA12_CON0                  0x1a9c\n#define MT6358_LDO_VA12_CON1                  0x1aaa\n#define MT6358_LDO_VAUX18_CON0                0x1ab0\n#define MT6358_LDO_VAUX18_CON1                0x1abe\n#define MT6358_LDO_VAUD28_CON0                0x1ac4\n#define MT6358_LDO_VAUD28_CON1                0x1ad2\n#define MT6358_LDO_VIO28_CON0                 0x1ad8\n#define MT6358_LDO_VIO28_CON1                 0x1ae6\n#define MT6358_LDO_VIO18_CON0                 0x1aec\n#define MT6358_LDO_VIO18_CON1                 0x1afa\n#define MT6358_LDO_VDRAM2_CON0                0x1b08\n#define MT6358_LDO_VDRAM2_CON1                0x1b16\n#define MT6358_LDO_VEMC_CON0                  0x1b1c\n#define MT6358_LDO_VEMC_CON1                  0x1b2a\n#define MT6358_LDO_VUSB_CON0_0                0x1b30\n#define MT6358_LDO_VUSB_CON1                  0x1b40\n#define MT6358_LDO_VSRAM_PROC11_CON0          0x1b46\n#define MT6358_LDO_VSRAM_PROC11_DBG0          0x1b60\n#define MT6358_LDO_VSRAM_PROC11_DBG1          0x1b62\n#define MT6358_LDO_VSRAM_PROC11_TRACKING_CON0 0x1b64\n#define MT6358_LDO_VSRAM_PROC11_TRACKING_CON1 0x1b66\n#define MT6358_LDO_VSRAM_PROC11_TRACKING_CON2 0x1b68\n#define MT6358_LDO_VSRAM_PROC11_TRACKING_CON3 0x1b6a\n#define MT6358_LDO_VSRAM_PROC12_TRACKING_CON0 0x1b6c\n#define MT6358_LDO_VSRAM_PROC12_TRACKING_CON1 0x1b6e\n#define MT6358_LDO_VSRAM_PROC12_TRACKING_CON2 0x1b70\n#define MT6358_LDO_VSRAM_PROC12_TRACKING_CON3 0x1b72\n#define MT6358_LDO_VSRAM_WAKEUP_CON0          0x1b74\n#define MT6358_LDO_GON1_ELR_NUM               0x1b76\n#define MT6358_LDO_VDRAM2_ELR0                0x1b78\n#define MT6358_LDO_VSRAM_PROC12_CON0          0x1b88\n#define MT6358_LDO_VSRAM_PROC12_DBG0          0x1ba2\n#define MT6358_LDO_VSRAM_PROC12_DBG1          0x1ba4\n#define MT6358_LDO_VSRAM_OTHERS_CON0          0x1ba6\n#define MT6358_LDO_VSRAM_OTHERS_DBG0          0x1bc0\n#define MT6358_LDO_VSRAM_OTHERS_DBG1          0x1bc2\n#define MT6358_LDO_VSRAM_OTHERS_SSHUB_CON0    0x1bc4\n#define MT6358_LDO_VSRAM_OTHERS_SSHUB_CON1    0x1bc6\n#define MT6358_LDO_VSRAM_OTHERS_SSHUB_DBG1    MT6358_LDO_VSRAM_OTHERS_DBG1\n#define MT6358_LDO_VSRAM_GPU_CON0             0x1bc8\n#define MT6358_LDO_VSRAM_GPU_DBG0             0x1be2\n#define MT6358_LDO_VSRAM_GPU_DBG1             0x1be4\n#define MT6358_LDO_VSRAM_CON0                 0x1bee\n#define MT6358_LDO_VSRAM_CON1                 0x1bf0\n#define MT6358_LDO_VSRAM_CON2                 0x1bf2\n#define MT6358_LDO_VSRAM_CON3                 0x1bf4\n#define MT6358_LDO_VFE28_CON0                 0x1c08\n#define MT6358_LDO_VFE28_CON1                 0x1c16\n#define MT6358_LDO_VFE28_CON2                 0x1c18\n#define MT6358_LDO_VFE28_CON3                 0x1c1a\n#define MT6358_LDO_VRF18_CON0                 0x1c1c\n#define MT6358_LDO_VRF18_CON1                 0x1c2a\n#define MT6358_LDO_VRF18_CON2                 0x1c2c\n#define MT6358_LDO_VRF18_CON3                 0x1c2e\n#define MT6358_LDO_VRF12_CON0                 0x1c30\n#define MT6358_LDO_VRF12_CON1                 0x1c3e\n#define MT6358_LDO_VRF12_CON2                 0x1c40\n#define MT6358_LDO_VRF12_CON3                 0x1c42\n#define MT6358_LDO_VEFUSE_CON0                0x1c44\n#define MT6358_LDO_VEFUSE_CON1                0x1c52\n#define MT6358_LDO_VEFUSE_CON2                0x1c54\n#define MT6358_LDO_VEFUSE_CON3                0x1c56\n#define MT6358_LDO_VCN18_CON0                 0x1c58\n#define MT6358_LDO_VCN18_CON1                 0x1c66\n#define MT6358_LDO_VCN18_CON2                 0x1c68\n#define MT6358_LDO_VCN18_CON3                 0x1c6a\n#define MT6358_LDO_VCAMA1_CON0                0x1c6c\n#define MT6358_LDO_VCAMA1_CON1                0x1c7a\n#define MT6358_LDO_VCAMA1_CON2                0x1c7c\n#define MT6358_LDO_VCAMA1_CON3                0x1c7e\n#define MT6358_LDO_VCAMA2_CON0                0x1c88\n#define MT6358_LDO_VCAMA2_CON1                0x1c96\n#define MT6358_LDO_VCAMA2_CON2                0x1c98\n#define MT6358_LDO_VCAMA2_CON3                0x1c9a\n#define MT6358_LDO_VCAMD_CON0                 0x1c9c\n#define MT6358_LDO_VCAMD_CON1                 0x1caa\n#define MT6358_LDO_VCAMD_CON2                 0x1cac\n#define MT6358_LDO_VCAMD_CON3                 0x1cae\n#define MT6358_LDO_VCAMIO_CON0                0x1cb0\n#define MT6358_LDO_VCAMIO_CON1                0x1cbe\n#define MT6358_LDO_VCAMIO_CON2                0x1cc0\n#define MT6358_LDO_VCAMIO_CON3                0x1cc2\n#define MT6358_LDO_VMC_CON0                   0x1cc4\n#define MT6358_LDO_VMC_CON1                   0x1cd2\n#define MT6358_LDO_VMC_CON2                   0x1cd4\n#define MT6358_LDO_VMC_CON3                   0x1cd6\n#define MT6358_LDO_VMCH_CON0                  0x1cd8\n#define MT6358_LDO_VMCH_CON1                  0x1ce6\n#define MT6358_LDO_VMCH_CON2                  0x1ce8\n#define MT6358_LDO_VMCH_CON3                  0x1cea\n#define MT6358_LDO_VIBR_CON0                  0x1d08\n#define MT6358_LDO_VIBR_CON1                  0x1d16\n#define MT6358_LDO_VIBR_CON2                  0x1d18\n#define MT6358_LDO_VIBR_CON3                  0x1d1a\n#define MT6358_LDO_VCN33_CON0_0               0x1d1c\n#define MT6358_LDO_VCN33_CON0_1               0x1d2a\n#define MT6358_LDO_VCN33_CON1                 0x1d2c\n#define MT6358_LDO_VCN33_BT_CON1              MT6358_LDO_VCN33_CON1\n#define MT6358_LDO_VCN33_WIFI_CON1            MT6358_LDO_VCN33_CON1\n#define MT6358_LDO_VCN33_CON2                 0x1d2e\n#define MT6358_LDO_VCN33_CON3                 0x1d30\n#define MT6358_LDO_VLDO28_CON0_0              0x1d32\n#define MT6358_LDO_VLDO28_CON0_1              0x1d40\n#define MT6358_LDO_VLDO28_CON1                0x1d42\n#define MT6358_LDO_VLDO28_CON2                0x1d44\n#define MT6358_LDO_VLDO28_CON3                0x1d46\n#define MT6358_LDO_VSIM1_CON0                 0x1d48\n#define MT6358_LDO_VSIM1_CON1                 0x1d56\n#define MT6358_LDO_VSIM1_CON2                 0x1d58\n#define MT6358_LDO_VSIM1_CON3                 0x1d5a\n#define MT6358_LDO_VSIM2_CON0                 0x1d5c\n#define MT6358_LDO_VSIM2_CON1                 0x1d6a\n#define MT6358_LDO_VSIM2_CON2                 0x1d6c\n#define MT6358_LDO_VSIM2_CON3                 0x1d6e\n#define MT6358_LDO_VCN28_CON0                 0x1d88\n#define MT6358_LDO_VCN28_CON1                 0x1d96\n#define MT6358_LDO_VCN28_CON2                 0x1d98\n#define MT6358_LDO_VCN28_CON3                 0x1d9a\n#define MT6358_VRTC28_CON0                    0x1d9c\n#define MT6358_LDO_VBIF28_CON0                0x1d9e\n#define MT6358_LDO_VBIF28_CON1                0x1dac\n#define MT6358_LDO_VBIF28_CON2                0x1dae\n#define MT6358_LDO_VBIF28_CON3                0x1db0\n#define MT6358_VCAMA1_ANA_CON0                0x1e08\n#define MT6358_VCAMA2_ANA_CON0                0x1e0c\n#define MT6358_VCN33_ANA_CON0                 0x1e28\n#define MT6358_VSIM1_ANA_CON0                 0x1e2c\n#define MT6358_VSIM2_ANA_CON0                 0x1e30\n#define MT6358_VUSB_ANA_CON0                  0x1e34\n#define MT6358_VEMC_ANA_CON0                  0x1e38\n#define MT6358_VLDO28_ANA_CON0                0x1e3c\n#define MT6358_VIO28_ANA_CON0                 0x1e40\n#define MT6358_VIBR_ANA_CON0                  0x1e44\n#define MT6358_VMCH_ANA_CON0                  0x1e48\n#define MT6358_VMC_ANA_CON0                   0x1e4c\n#define MT6358_VRF18_ANA_CON0                 0x1e88\n#define MT6358_VCN18_ANA_CON0                 0x1e8c\n#define MT6358_VCAMIO_ANA_CON0                0x1e90\n#define MT6358_VIO18_ANA_CON0                 0x1e94\n#define MT6358_VEFUSE_ANA_CON0                0x1e98\n#define MT6358_VRF12_ANA_CON0                 0x1e9c\n#define MT6358_VSRAM_PROC11_ANA_CON0          0x1ea0\n#define MT6358_VSRAM_PROC12_ANA_CON0          0x1ea4\n#define MT6358_VSRAM_OTHERS_ANA_CON0          0x1ea6\n#define MT6358_VSRAM_GPU_ANA_CON0             0x1ea8\n#define MT6358_VDRAM2_ANA_CON0                0x1eaa\n#define MT6358_VCAMD_ANA_CON0                 0x1eae\n#define MT6358_VA12_ANA_CON0                  0x1eb2\n#define MT6358_AUD_TOP_INT_CON0               0x2228\n#define MT6358_AUD_TOP_INT_STATUS0            0x2234\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}