// Seed: 853498484
module module_0 (
    input tri0 id_0,
    output wor id_1,
    output supply1 id_2,
    output wand id_3
);
  assign id_3 = -1;
endmodule
module module_1 #(
    parameter id_1 = 32'd26,
    parameter id_2 = 32'd72,
    parameter id_4 = 32'd36,
    parameter id_9 = 32'd11
) (
    input uwire id_0,
    input wor _id_1,
    input wor _id_2,
    input uwire id_3,
    output uwire _id_4,
    output uwire id_5,
    output logic id_6,
    input supply0 id_7,
    output tri id_8,
    input tri _id_9,
    input supply1 id_10,
    output wire id_11
);
  initial id_6 <= 1;
  assign id_11 = id_3;
  parameter id_13 = 1;
  wire [id_1 : id_2] id_14;
  logic [id_4  -  id_9 : 1  &&  1 'h0] id_15 = id_0;
  logic id_16;
  assign id_8 = 1;
  assign id_5 = 'b0 == -1'b0;
  module_0 modCall_1 (
      id_3,
      id_11,
      id_8,
      id_5
  );
  assign modCall_1.id_0 = 0;
  wire id_17, id_18, id_19;
endmodule
