$date
	Sun Oct 23 04:35:09 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#532243
b11110 !
1"
#532246
b11110 &
b11110 %
1$
#532247
0"
#532250
b1111 &
b1111 %
#532254
b101110 &
b101110 %
#532258
b10111 &
b10111 %
#532262
b1000110 &
b1000110 %
#532266
b100011 &
b100011 %
#532270
b1101010 &
b1101010 %
#532274
b110101 &
b110101 %
#532278
b10100000 &
b10100000 %
#532282
b1010000 &
b1010000 %
#532286
b101000 &
b101000 %
#532290
b10100 &
b10100 %
#532294
b1010 &
b1010 %
#532298
b101 &
b101 %
#532302
b10000 &
b10000 %
#532306
b1000 &
b1000 %
#532310
b100 &
b100 %
#532314
b10 &
b10 %
#532318
b1 &
1#
b1 %
#532322
b0 &
b0 %
0#
0$
#1553111
b11000 !
1"
#1553114
b11000 &
b11000 %
1$
#1553115
0"
#1553118
b1100 &
b1100 %
#1553122
b110 &
b110 %
#1553126
b11 &
b11 %
#1553130
b1010 &
b1010 %
#1553134
b101 &
b101 %
#1553138
b10000 &
b10000 %
#1553142
b1000 &
b1000 %
#1553146
b100 &
b100 %
#1553150
b10 &
b10 %
#1553154
b1 &
b1 %
1#
#1553158
b0 &
0#
b0 %
0$
#2538659
b10100 !
1"
#2538662
b10100 &
b10100 %
1$
#2538663
0"
#2538666
b1010 &
b1010 %
#2538670
b101 &
b101 %
#2538674
b10000 &
b10000 %
#2538678
b1000 &
b1000 %
#2538682
b100 &
b100 %
#2538686
b10 &
b10 %
#2538690
b1 &
b1 %
1#
#2538694
b0 &
0#
b0 %
0$
#4500012
