Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.1 (win64) Build 1846317 Fri Apr 14 18:55:03 MDT 2017
| Date         : Sun Feb  7 17:39:24 2021
| Host         : LAPTOP-5NTBTHR8 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file wrapped_mmult_hw_control_sets_placed.rpt
| Design       : wrapped_mmult_hw
| Device       : xc7z020
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    25 |
| Unused register locations in slices containing registers |    34 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             638 |          194 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             145 |           52 |
| Yes          | No                    | No                     |             385 |          132 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              46 |           10 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+--------------+---------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
| Clock Signal |                Enable Signal                |                                                                      Set/Reset Signal                                                                     | Slice Load Count | Bel Load Count |
+--------------+---------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  ap_clk      | Block_preheader117_U0/ap_CS_fsm_state18     | Block_preheader117_U0/ap_CS_fsm_state10                                                                                                                   |                1 |              4 |
|  ap_clk      | Loop_L1_proc_U0/ap_CS_fsm_state13           | Loop_L1_proc_U0/ib_0_i_reg_104                                                                                                                            |                1 |              4 |
|  ap_clk      | Loop_L1_proc_U0/Q[0]                        |                                                                                                                                                           |                3 |              4 |
|  ap_clk      | Loop_3_proc_U0/ap_NS_fsm1                   | X_OUT_0_U/indvars_iv_reg_90_reg[0][0]                                                                                                                     |                2 |              6 |
|  ap_clk      |                                             | Loop_L1_proc_U0/wrapped_mmult_hw_fYi_U15/wrapped_mmult_hw_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/STATE_DELAY/i_pipe/p_26_out__0                    |                2 |              7 |
|  ap_clk      |                                             | Block_preheader117_U0/wrapped_mmult_hw_dEe_U9/wrapped_mmult_hw_ap_sitofp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/ZERO_DELAY/i_pipe/op_state[0]  |                7 |             22 |
|  ap_clk      |                                             | Loop_L1_proc_U0/wrapped_mmult_hw_fYi_U15/wrapped_mmult_hw_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/SIG_DELAY/i_pipe/SR[0]                            |                8 |             22 |
|  ap_clk      |                                             | Block_preheader117_U0/wrapped_mmult_hw_dEe_U10/wrapped_mmult_hw_ap_sitofp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/ZERO_DELAY/i_pipe/op_state[0] |                7 |             22 |
|  ap_clk      | Block_preheader117_U0/E[0]                  |                                                                                                                                                           |               12 |             24 |
|  ap_clk      | read_data_U0/input_data_V_0_load_A          |                                                                                                                                                           |                6 |             24 |
|  ap_clk      | read_data_U0/input_data_V_0_load_B          |                                                                                                                                                           |                6 |             24 |
|  ap_clk      | Block_preheader117_U0/ce0                   |                                                                                                                                                           |                8 |             28 |
|  ap_clk      | Loop_L1_proc_U0/Q[1]                        |                                                                                                                                                           |               13 |             29 |
|  ap_clk      | Block_preheader117_U0/ap_CS_fsm_state17     |                                                                                                                                                           |                7 |             32 |
|  ap_clk      | Loop_3_proc_U0/Loop_3_proc_U0_X_OUT_0_ce0   |                                                                                                                                                           |                7 |             32 |
|  ap_clk      | Loop_3_proc_U0/out_stream_data_V_1_load_A   |                                                                                                                                                           |                9 |             32 |
|  ap_clk      | Loop_3_proc_U0/out_stream_data_V_1_load_B   |                                                                                                                                                           |               10 |             32 |
|  ap_clk      | Loop_L1_proc_U0/ap_CS_fsm_state8            |                                                                                                                                                           |               13 |             32 |
|  ap_clk      | Loop_L1_proc_U0/ap_NS_fsm[2]                | Loop_L1_proc_U0/sum_0_i_reg_91[31]_i_1_n_2                                                                                                                |                6 |             32 |
|  ap_clk      | read_data_U0/p_0_in                         |                                                                                                                                                           |                4 |             32 |
|  ap_clk      | Loop_L1_proc_U0/Loop_L1_proc_U0_X_OUT_0_ce0 |                                                                                                                                                           |               16 |             36 |
|  ap_clk      | Loop_L1_proc_U0/p_0_in                      |                                                                                                                                                           |                6 |             48 |
|  ap_clk      | Block_preheader117_U0/ap_CS_fsm_state12     |                                                                                                                                                           |               22 |             56 |
|  ap_clk      |                                             | Block_preheader117_U0/SR[0]                                                                                                                               |               28 |             72 |
|  ap_clk      |                                             |                                                                                                                                                           |              194 |            638 |
+--------------+---------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 4      |                     3 |
| 6      |                     1 |
| 7      |                     1 |
| 16+    |                    20 |
+--------+-----------------------+


