{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1573774121115 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1573774121116 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 14 20:28:40 2019 " "Processing started: Thu Nov 14 20:28:40 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1573774121116 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573774121116 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off mef_registro -c mef_registro " "Command: quartus_map --read_settings_files=on --write_settings_files=off mef_registro -c mef_registro" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573774121116 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1573774122914 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1573774122914 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/julio/Escritorio/FPGA_Proyectos/Laboratorio_5/src/registro.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/julio/Escritorio/FPGA_Proyectos/Laboratorio_5/src/registro.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registro-bh " "Found design unit 1: registro-bh" {  } { { "../src/registro.vhd" "" { Text "/home/julio/Escritorio/FPGA_Proyectos/Laboratorio_5/src/registro.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573774135329 ""} { "Info" "ISGN_ENTITY_NAME" "1 registro " "Found entity 1: registro" {  } { { "../src/registro.vhd" "" { Text "/home/julio/Escritorio/FPGA_Proyectos/Laboratorio_5/src/registro.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573774135329 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573774135329 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/julio/Escritorio/FPGA_Proyectos/Laboratorio_5/src/reg_desplazamiento.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/julio/Escritorio/FPGA_Proyectos/Laboratorio_5/src/reg_desplazamiento.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg_desplazamiento-func " "Found design unit 1: reg_desplazamiento-func" {  } { { "../src/reg_desplazamiento.vhd" "" { Text "/home/julio/Escritorio/FPGA_Proyectos/Laboratorio_5/src/reg_desplazamiento.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573774135360 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg_desplazamiento " "Found entity 1: reg_desplazamiento" {  } { { "../src/reg_desplazamiento.vhd" "" { Text "/home/julio/Escritorio/FPGA_Proyectos/Laboratorio_5/src/reg_desplazamiento.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573774135360 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573774135360 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/julio/Escritorio/FPGA_Proyectos/Laboratorio_5/src/mea_salida.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/julio/Escritorio/FPGA_Proyectos/Laboratorio_5/src/mea_salida.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mea_salida-mea " "Found design unit 1: mea_salida-mea" {  } { { "../src/mea_salida.vhd" "" { Text "/home/julio/Escritorio/FPGA_Proyectos/Laboratorio_5/src/mea_salida.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573774135363 ""} { "Info" "ISGN_ENTITY_NAME" "1 mea_salida " "Found entity 1: mea_salida" {  } { { "../src/mea_salida.vhd" "" { Text "/home/julio/Escritorio/FPGA_Proyectos/Laboratorio_5/src/mea_salida.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573774135363 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573774135363 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../../../../Desktop/FPGA_Proyectos/Laboratorio_5/src/mef_registro.vhd " "Can't analyze file -- file ../../../../Desktop/FPGA_Proyectos/Laboratorio_5/src/mef_registro.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1573774135367 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../test_bench/TBmef_registro.vhd " "Can't analyze file -- file ../test_bench/TBmef_registro.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1573774135370 ""}
{ "Error" "ESGN_TOP_ENTITY_IS_MISSING" "mef_registro " "Top-level design entity \"mef_registro\" is undefined" {  } {  } 0 12007 "Top-level design entity \"%1!s!\" is undefined" 0 0 "Analysis & Synthesis" 0 -1 1573774135493 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  3 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 3 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "955 " "Peak virtual memory: 955 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1573774135624 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Nov 14 20:28:55 2019 " "Processing ended: Thu Nov 14 20:28:55 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1573774135624 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1573774135624 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:29 " "Total CPU time (on all processors): 00:00:29" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1573774135624 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1573774135624 ""}
