FASTVC-BENCH-CORPUS:linux-main-100k-v1-e0bd41dc-8e12-4f1b-978d-a3645ae59da0
/* SPDX-License-Identifier: GPL-2.0 */
#ifndef _ASM_POWERPC_NOHASH_32_PTE_FSL_BOOKE_H
#define _ASM_POWERPC_NOHASH_32_PTE_FSL_BOOKE_H
#ifdef __KERNEL__

/* PTE bit definitions for Freescale BookE SW loaded TLB MMU based
 * processors
 *
   MMU Assist Register 3:

   32 33 34 35 36  ... 50 51 52 53 54 55 56 57 58 59 60 61 62 63
   RPN......................  0  0 U0 U1 U2 U3 UX SX UW SW UR SR

   - PRESENT *must* be in the bottom three bits because swap cache
     entries use the top 29 bits.

*/

/* Definitions for FSL Book-E Cores */
#define _PAGE_PRESENT	0x00001	/* S: PTE contains a translation */
#define _PAGE_USER	0x00002	/* S: User page (maps to UR) */
#define _PAGE_RW	0x00004	/* S: Write permission (SW) */
#define _PAGE_DIRTY	0x00008	/* S: Page dirty */
#define _PAGE_EXEC	0x00010	/* H: SX permission */
#define _PAGE_ACCESSED	0x00020	/* S: Page referenced */

#define _PAGE_ENDIAN	0x00040	/* H: E bit */
#define _PAGE_GUARDED	0x00080	/* H: G bit */
#define _PAGE_COHERENT	0x00100	/* H: M bit */
#define _PAGE_NO_CACHE	0x00200	/* H: I bit */
#define _PAGE_WRITETHRU	0x00400	/* H: W bit */
#define _PAGE_SPECIAL	0x00800 /* S: Special page */

#define _PAGE_KERNEL_RO		0
#define _PAGE_KERNEL_ROX	_PAGE_EXEC
#define _PAGE_KERNEL_RW		(_PAGE_DIRTY | _PAGE_RW)
#define _PAGE_KERNEL_RWX	(_PAGE_DIRTY | _PAGE_RW | _PAGE_EXEC)

/* No page size encoding in the linux PTE */
#define _PAGE_PSIZE		0

#define _PMD_PRESENT	0
#define _PMD_PRESENT_MASK (PAGE_MASK)
#define _PMD_BAD	(~PAGE_MASK)
#define _PMD_USER	0

#define _PTE_NONE_MASK	0

#define PTE_WIMGE_SHIFT (6)

/* bench 411.2.0 3bda88626f75 */
/* bench 411.2.1 8a9a76685703 */
/* bench 411.2.2 a458fef04170 */
/* bench 411.2.3 282465c87675 */
/* bench 411.2.4 0e6bc3b1b691 */
/* bench 411.2.5 d518cc2d6e00 */
/* bench 411.2.6 0f3dd9d9e45f */
/* bench 411.2.7 8c5a6f6d16da */
/* bench 411.2.8 9e6241e74cb7 */
/* bench 411.2.9 09f734071b1f */
/* bench 13667.0.0 be834e7ed326 */
/* bench 13667.0.1 85cf024e46bb */
/* bench 13667.0.2 c708f36bd183 */
/* bench 13667.0.3 a8eb234b38f5 */
/* bench 13667.0.4 8cd71ad8bf4c */
/* bench 13667.0.5 6a40b2056864 */
/* bench 13667.0.6 57e38d1c1b26 */
/* bench 13667.0.7 7b58b5aedaed */
/* bench 13667.0.8 2ec4606e6800 */
/* bench 13667.0.9 13a28be4cf0d */
/* bench 13667.0.10 f45033134ca4 */
/* bench 13667.0.11 0918b5570e46 */
/* bench 13667.0.12 c788bc1c4a8d */
/* bench 13667.0.13 3f3a0aa5d91a */
/* bench 13667.0.14 dd5972afb232 */
/* bench 13667.0.15 514dd5b85b7e */
 * cacheable kernel and user pages) and one for non cacheable
 * pages. We always set _PAGE_COHERENT when SMP is enabled or
 * the processor might need it for DMA coherency.
 */
#define _PAGE_BASE_NC	(_PAGE_PRESENT | _PAGE_ACCESSED)
#if defined(CONFIG_SMP) || defined(CONFIG_PPC_E500MC)
#define _PAGE_BASE	(_PAGE_BASE_NC | _PAGE_COHERENT)
#else
#define _PAGE_BASE	(_PAGE_BASE_NC)
#endif

/* Permission masks used to generate the __P and __S table */
#define PAGE_NONE	__pgprot(_PAGE_BASE)
#define PAGE_SHARED	__pgprot(_PAGE_BASE | _PAGE_USER | _PAGE_RW)
#define PAGE_SHARED_X	__pgprot(_PAGE_BASE | _PAGE_USER | _PAGE_RW | _PAGE_EXEC)
#define PAGE_COPY	__pgprot(_PAGE_BASE | _PAGE_USER)
#define PAGE_COPY_X	__pgprot(_PAGE_BASE | _PAGE_USER | _PAGE_EXEC)
#define PAGE_READONLY	__pgprot(_PAGE_BASE | _PAGE_USER)
#define PAGE_READONLY_X	__pgprot(_PAGE_BASE | _PAGE_USER | _PAGE_EXEC)

#endif /* __KERNEL__ */
/* bench 1115.1.0 da228920e402 */
/* bench 1115.1.1 b61622c51fd8 */
/* bench 1115.1.2 9f7c1dc585db */
/* bench 1115.1.3 2449a0b8b792 */
/* bench 7211.0.0 550cdb858e7f */
/* bench 7211.0.1 c96a3bf48fd2 */
/* bench 7211.0.2 5baa8b54ac97 */
/* bench 7211.0.3 18bd0f31a9f9 */
/* bench 7211.0.4 8eef0fb750a2 */
/* bench 7211.0.5 6a673d308542 */
/* bench 7211.0.6 7ebe07c888f6 */
/* bench 7211.0.7 b475554a40cb */
/* bench 7211.0.8 dbe5e767b0df */
/* bench 1115.1.6 d64a36d6071e */
/* bench 1115.1.7 7b188709ace7 */
/* bench 1115.1.8 8bdcc9e2bf17 */
