```
module top_module(
    input a,
    input b,
    input c,
    input d,
    output out
); 

    assign out = (~c & ~d & b) | 
                 (~a & c & b) | 
                 (a & ~c & d) | 
                 (a & c & ~d);

endmodule
```