// Copyright (C) 1991-2012 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 32-bit"
// VERSION "Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Full Version"

// DATE "06/23/2013 20:04:13"

// 
// Device: Altera EPM1270T144C5 Package TQFP144
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module port_io_interface (
	clk,
	rst,
	data,
	port0,
	port1,
	port2,
	port3,
	port4,
	port5,
	port6,
	port7,
	port8,
	port9);
input 	clk;
input 	rst;
inout 	[7:0] data;
inout 	[7:0] port0;
inout 	[7:0] port1;
inout 	[7:0] port2;
inout 	[7:0] port3;
inout 	[7:0] port4;
inout 	[7:0] port5;
inout 	[7:0] port6;
inout 	[7:0] port7;
inout 	[7:0] port8;
inout 	[7:0] port9;

// Design Ports Information
// clk	=>  Location: PIN_18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// rst	=>  Location: PIN_8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// port3[0]	=>  Location: PIN_91,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// port3[1]	=>  Location: PIN_67,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// port3[2]	=>  Location: PIN_81,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// port3[3]	=>  Location: PIN_68,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// port3[4]	=>  Location: PIN_72,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// port3[5]	=>  Location: PIN_69,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// port3[6]	=>  Location: PIN_71,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// port3[7]	=>  Location: PIN_70,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// port4[0]	=>  Location: PIN_80,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// port4[1]	=>  Location: PIN_73,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// port4[2]	=>  Location: PIN_79,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// port4[3]	=>  Location: PIN_74,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// port4[4]	=>  Location: PIN_78,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// port4[5]	=>  Location: PIN_75,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// port4[6]	=>  Location: PIN_77,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// port4[7]	=>  Location: PIN_76,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// port5[0]	=>  Location: PIN_94,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// port5[1]	=>  Location: PIN_84,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// port5[2]	=>  Location: PIN_93,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// port5[3]	=>  Location: PIN_85,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// port5[4]	=>  Location: PIN_89,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// port5[5]	=>  Location: PIN_86,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// port5[6]	=>  Location: PIN_88,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// port5[7]	=>  Location: PIN_87,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// port6[0]	=>  Location: PIN_104,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// port6[1]	=>  Location: PIN_95,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// port6[2]	=>  Location: PIN_103,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// port6[3]	=>  Location: PIN_96,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// port6[4]	=>  Location: PIN_102,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// port6[5]	=>  Location: PIN_97,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// port6[6]	=>  Location: PIN_101,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// port6[7]	=>  Location: PIN_98,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// port7[0]	=>  Location: PIN_112,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// port7[1]	=>  Location: PIN_105,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// port7[2]	=>  Location: PIN_111,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// port7[3]	=>  Location: PIN_106,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// port7[4]	=>  Location: PIN_110,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// port7[5]	=>  Location: PIN_107,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// port7[6]	=>  Location: PIN_109,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// port7[7]	=>  Location: PIN_108,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// port8[0]	=>  Location: PIN_122,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// port8[1]	=>  Location: PIN_113,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// port8[2]	=>  Location: PIN_121,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// port8[3]	=>  Location: PIN_114,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// port8[4]	=>  Location: PIN_120,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// port8[5]	=>  Location: PIN_117,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// port8[6]	=>  Location: PIN_119,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// port8[7]	=>  Location: PIN_118,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// port9[0]	=>  Location: PIN_123,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// port9[1]	=>  Location: PIN_125,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// port9[2]	=>  Location: PIN_124,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// port9[3]	=>  Location: PIN_127,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// port9[4]	=>  Location: PIN_132,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// port9[5]	=>  Location: PIN_129,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// port9[6]	=>  Location: PIN_131,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// port9[7]	=>  Location: PIN_130,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// data[0]	=>  Location: PIN_138,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// data[1]	=>  Location: PIN_140,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// data[2]	=>  Location: PIN_139,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// data[3]	=>  Location: PIN_142,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// data[4]	=>  Location: PIN_134,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// data[5]	=>  Location: PIN_137,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// data[6]	=>  Location: PIN_133,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// data[7]	=>  Location: PIN_141,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// port0[0]	=>  Location: PIN_44,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// port0[1]	=>  Location: PIN_37,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// port0[2]	=>  Location: PIN_43,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// port0[3]	=>  Location: PIN_38,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// port0[4]	=>  Location: PIN_42,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// port0[5]	=>  Location: PIN_39,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// port0[6]	=>  Location: PIN_41,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// port0[7]	=>  Location: PIN_40,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// port1[0]	=>  Location: PIN_55,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// port1[1]	=>  Location: PIN_45,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// port1[2]	=>  Location: PIN_53,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// port1[3]	=>  Location: PIN_48,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// port1[4]	=>  Location: PIN_52,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// port1[5]	=>  Location: PIN_49,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// port1[6]	=>  Location: PIN_51,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// port1[7]	=>  Location: PIN_50,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// port2[0]	=>  Location: PIN_57,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// port2[1]	=>  Location: PIN_66,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// port2[2]	=>  Location: PIN_58,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// port2[3]	=>  Location: PIN_63,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// port2[4]	=>  Location: PIN_59,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// port2[5]	=>  Location: PIN_62,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// port2[6]	=>  Location: PIN_60,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// port2[7]	=>  Location: PIN_61,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("mse_v.sdo");
// synopsys translate_on

wire \data[0]~0 ;
wire \data[1]~1 ;
wire \data[2]~2 ;
wire \data[3]~3 ;
wire \data[4]~4 ;
wire \data[5]~5 ;
wire \data[6]~6 ;
wire \data[7]~7 ;
wire \port0[0]~0 ;
wire \port0[1]~1 ;
wire \port0[2]~2 ;
wire \port0[3]~3 ;
wire \port0[4]~4 ;
wire \port0[5]~5 ;
wire \port0[6]~6 ;
wire \port0[7]~7 ;
wire \port1[0]~0 ;
wire \port1[1]~1 ;
wire \port1[2]~2 ;
wire \port1[3]~3 ;
wire \port1[4]~4 ;
wire \port1[5]~5 ;
wire \port1[6]~6 ;
wire \port1[7]~7 ;
wire \port2[0]~0 ;
wire \port2[1]~1 ;
wire \port2[2]~2 ;
wire \port2[3]~3 ;
wire \port2[4]~4 ;
wire \port2[5]~5 ;
wire \port2[6]~6 ;
wire \port2[7]~7 ;
wire \clk~combout ;
wire \rst~combout ;
wire \state[0]~7 ;
wire \state[0]~7COUT1_25 ;
wire \state[1]~3 ;
wire \state[1]~3COUT1_27 ;
wire \state[2]~5 ;
wire \state[2]~5COUT1_29 ;
wire \state[3]~1 ;
wire \state[3]~1COUT1_31 ;
wire \state[4]~9 ;
wire \state[5]~11 ;
wire \state[5]~11COUT1_33 ;
wire \state[6]~13 ;
wire \state[6]~13COUT1_35 ;
wire \Decoder0~0_combout ;
wire \Equal0~0_combout ;
wire \state[0]~16_combout ;
wire \data_r[0]~0_combout ;
wire \data_r[0]~1_combout ;
wire \data_r[0]~2_combout ;
wire \Selector8~0_combout ;
wire \read_write~1_combout ;
wire \read_write~0_combout ;
wire \read_write~regout ;
wire \Selector7~0_combout ;
wire \Selector6~0_combout ;
wire \Selector5~0_combout ;
wire \Selector4~0_combout ;
wire \Selector3~0_combout ;
wire \Selector2~0_combout ;
wire \Selector1~0_combout ;
wire \Decoder0~1_combout ;
wire \Decoder0~2_combout ;
wire \Decoder0~3_combout ;
wire \WideOr4~1 ;
wire \WideOr4~0 ;
wire WideOr4;
wire \data_r[0]~3_combout ;
wire \Decoder0~4_combout ;
wire \Decoder0~5_combout ;
wire \WideOr5~1 ;
wire \WideOr5~0 ;
wire WideOr5;
wire \Decoder0~6_combout ;
wire \Decoder0~7_combout ;
wire \WideOr6~0 ;
wire \WideOr6~1 ;
wire WideOr6;
wire [7:0] state;
wire [7:0] port2_r;
wire [7:0] port2_dir_r;
wire [7:0] port1_r;
wire [7:0] port1_dir_r;
wire [7:0] port0_r;
wire [7:0] port0_dir_r;
wire [7:0] data_r;


// Location: PIN_138,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \data[0]~I (
	.datain(data_r[0]),
	.oe(\read_write~regout ),
	.combout(\data[0]~0 ),
	.padio(data[0]));
// synopsys translate_off
defparam \data[0]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_140,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \data[1]~I (
	.datain(data_r[1]),
	.oe(\read_write~regout ),
	.combout(\data[1]~1 ),
	.padio(data[1]));
// synopsys translate_off
defparam \data[1]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_139,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \data[2]~I (
	.datain(data_r[2]),
	.oe(\read_write~regout ),
	.combout(\data[2]~2 ),
	.padio(data[2]));
// synopsys translate_off
defparam \data[2]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_142,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \data[3]~I (
	.datain(data_r[3]),
	.oe(\read_write~regout ),
	.combout(\data[3]~3 ),
	.padio(data[3]));
// synopsys translate_off
defparam \data[3]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_134,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \data[4]~I (
	.datain(data_r[4]),
	.oe(\read_write~regout ),
	.combout(\data[4]~4 ),
	.padio(data[4]));
// synopsys translate_off
defparam \data[4]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_137,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \data[5]~I (
	.datain(data_r[5]),
	.oe(\read_write~regout ),
	.combout(\data[5]~5 ),
	.padio(data[5]));
// synopsys translate_off
defparam \data[5]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_133,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \data[6]~I (
	.datain(data_r[6]),
	.oe(\read_write~regout ),
	.combout(\data[6]~6 ),
	.padio(data[6]));
// synopsys translate_off
defparam \data[6]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_141,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \data[7]~I (
	.datain(data_r[7]),
	.oe(\read_write~regout ),
	.combout(\data[7]~7 ),
	.padio(data[7]));
// synopsys translate_off
defparam \data[7]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_44,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \port0[0]~I (
	.datain(port0_r[0]),
	.oe(WideOr4),
	.combout(\port0[0]~0 ),
	.padio(port0[0]));
// synopsys translate_off
defparam \port0[0]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_37,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \port0[1]~I (
	.datain(port0_r[1]),
	.oe(WideOr4),
	.combout(\port0[1]~1 ),
	.padio(port0[1]));
// synopsys translate_off
defparam \port0[1]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_43,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \port0[2]~I (
	.datain(port0_r[2]),
	.oe(WideOr4),
	.combout(\port0[2]~2 ),
	.padio(port0[2]));
// synopsys translate_off
defparam \port0[2]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_38,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \port0[3]~I (
	.datain(port0_r[3]),
	.oe(WideOr4),
	.combout(\port0[3]~3 ),
	.padio(port0[3]));
// synopsys translate_off
defparam \port0[3]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_42,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \port0[4]~I (
	.datain(port0_r[4]),
	.oe(WideOr4),
	.combout(\port0[4]~4 ),
	.padio(port0[4]));
// synopsys translate_off
defparam \port0[4]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_39,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \port0[5]~I (
	.datain(port0_r[5]),
	.oe(WideOr4),
	.combout(\port0[5]~5 ),
	.padio(port0[5]));
// synopsys translate_off
defparam \port0[5]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_41,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \port0[6]~I (
	.datain(port0_r[6]),
	.oe(WideOr4),
	.combout(\port0[6]~6 ),
	.padio(port0[6]));
// synopsys translate_off
defparam \port0[6]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_40,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \port0[7]~I (
	.datain(port0_r[7]),
	.oe(WideOr4),
	.combout(\port0[7]~7 ),
	.padio(port0[7]));
// synopsys translate_off
defparam \port0[7]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_55,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \port1[0]~I (
	.datain(port1_r[0]),
	.oe(WideOr5),
	.combout(\port1[0]~0 ),
	.padio(port1[0]));
// synopsys translate_off
defparam \port1[0]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_45,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \port1[1]~I (
	.datain(port1_r[1]),
	.oe(WideOr5),
	.combout(\port1[1]~1 ),
	.padio(port1[1]));
// synopsys translate_off
defparam \port1[1]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_53,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \port1[2]~I (
	.datain(port1_r[2]),
	.oe(WideOr5),
	.combout(\port1[2]~2 ),
	.padio(port1[2]));
// synopsys translate_off
defparam \port1[2]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_48,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \port1[3]~I (
	.datain(port1_r[3]),
	.oe(WideOr5),
	.combout(\port1[3]~3 ),
	.padio(port1[3]));
// synopsys translate_off
defparam \port1[3]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_52,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \port1[4]~I (
	.datain(port1_r[4]),
	.oe(WideOr5),
	.combout(\port1[4]~4 ),
	.padio(port1[4]));
// synopsys translate_off
defparam \port1[4]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_49,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \port1[5]~I (
	.datain(port1_r[5]),
	.oe(WideOr5),
	.combout(\port1[5]~5 ),
	.padio(port1[5]));
// synopsys translate_off
defparam \port1[5]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_51,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \port1[6]~I (
	.datain(port1_r[6]),
	.oe(WideOr5),
	.combout(\port1[6]~6 ),
	.padio(port1[6]));
// synopsys translate_off
defparam \port1[6]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_50,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \port1[7]~I (
	.datain(port1_r[7]),
	.oe(WideOr5),
	.combout(\port1[7]~7 ),
	.padio(port1[7]));
// synopsys translate_off
defparam \port1[7]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_57,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \port2[0]~I (
	.datain(port2_r[0]),
	.oe(WideOr6),
	.combout(\port2[0]~0 ),
	.padio(port2[0]));
// synopsys translate_off
defparam \port2[0]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_66,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \port2[1]~I (
	.datain(port2_r[1]),
	.oe(WideOr6),
	.combout(\port2[1]~1 ),
	.padio(port2[1]));
// synopsys translate_off
defparam \port2[1]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_58,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \port2[2]~I (
	.datain(port2_r[2]),
	.oe(WideOr6),
	.combout(\port2[2]~2 ),
	.padio(port2[2]));
// synopsys translate_off
defparam \port2[2]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_63,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \port2[3]~I (
	.datain(port2_r[3]),
	.oe(WideOr6),
	.combout(\port2[3]~3 ),
	.padio(port2[3]));
// synopsys translate_off
defparam \port2[3]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_59,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \port2[4]~I (
	.datain(port2_r[4]),
	.oe(WideOr6),
	.combout(\port2[4]~4 ),
	.padio(port2[4]));
// synopsys translate_off
defparam \port2[4]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_62,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \port2[5]~I (
	.datain(port2_r[5]),
	.oe(WideOr6),
	.combout(\port2[5]~5 ),
	.padio(port2[5]));
// synopsys translate_off
defparam \port2[5]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_60,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \port2[6]~I (
	.datain(port2_r[6]),
	.oe(WideOr6),
	.combout(\port2[6]~6 ),
	.padio(port2[6]));
// synopsys translate_off
defparam \port2[6]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_61,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \port2[7]~I (
	.datain(port2_r[7]),
	.oe(WideOr6),
	.combout(\port2[7]~7 ),
	.padio(port2[7]));
// synopsys translate_off
defparam \port2[7]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \clk~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\clk~combout ),
	.padio(clk));
// synopsys translate_off
defparam \clk~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \rst~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\rst~combout ),
	.padio(rst));
// synopsys translate_off
defparam \rst~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X6_Y8_N0
maxii_lcell \state[0] (
// Equation(s):
// state[0] = DFFEAS(((!state[0])), GLOBAL(\clk~combout ), VCC, , , , , \state[0]~16_combout , )
// \state[0]~7  = CARRY(((state[0])))
// \state[0]~7COUT1_25  = CARRY(((state[0])))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(state[0]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\state[0]~16_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(state[0]),
	.cout(),
	.cout0(\state[0]~7 ),
	.cout1(\state[0]~7COUT1_25 ));
// synopsys translate_off
defparam \state[0] .lut_mask = "33cc";
defparam \state[0] .operation_mode = "arithmetic";
defparam \state[0] .output_mode = "reg_only";
defparam \state[0] .register_cascade_mode = "off";
defparam \state[0] .sum_lutc_input = "datac";
defparam \state[0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y8_N1
maxii_lcell \state[1] (
// Equation(s):
// state[1] = DFFEAS((state[1] $ ((\state[0]~7 ))), GLOBAL(\clk~combout ), VCC, , , , , \state[0]~16_combout , )
// \state[1]~3  = CARRY(((!\state[0]~7 ) # (!state[1])))
// \state[1]~3COUT1_27  = CARRY(((!\state[0]~7COUT1_25 ) # (!state[1])))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(state[1]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\state[0]~16_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\state[0]~7 ),
	.cin1(\state[0]~7COUT1_25 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(state[1]),
	.cout(),
	.cout0(\state[1]~3 ),
	.cout1(\state[1]~3COUT1_27 ));
// synopsys translate_off
defparam \state[1] .cin0_used = "true";
defparam \state[1] .cin1_used = "true";
defparam \state[1] .lut_mask = "3c3f";
defparam \state[1] .operation_mode = "arithmetic";
defparam \state[1] .output_mode = "reg_only";
defparam \state[1] .register_cascade_mode = "off";
defparam \state[1] .sum_lutc_input = "cin";
defparam \state[1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y8_N2
maxii_lcell \state[2] (
// Equation(s):
// state[2] = DFFEAS((state[2] $ ((!\state[1]~3 ))), GLOBAL(\clk~combout ), VCC, , , , , \state[0]~16_combout , )
// \state[2]~5  = CARRY(((state[2] & !\state[1]~3 )))
// \state[2]~5COUT1_29  = CARRY(((state[2] & !\state[1]~3COUT1_27 )))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(state[2]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\state[0]~16_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\state[1]~3 ),
	.cin1(\state[1]~3COUT1_27 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(state[2]),
	.cout(),
	.cout0(\state[2]~5 ),
	.cout1(\state[2]~5COUT1_29 ));
// synopsys translate_off
defparam \state[2] .cin0_used = "true";
defparam \state[2] .cin1_used = "true";
defparam \state[2] .lut_mask = "c30c";
defparam \state[2] .operation_mode = "arithmetic";
defparam \state[2] .output_mode = "reg_only";
defparam \state[2] .register_cascade_mode = "off";
defparam \state[2] .sum_lutc_input = "cin";
defparam \state[2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y8_N3
maxii_lcell \state[3] (
// Equation(s):
// state[3] = DFFEAS(state[3] $ ((((\state[2]~5 )))), GLOBAL(\clk~combout ), VCC, , , , , \state[0]~16_combout , )
// \state[3]~1  = CARRY(((!\state[2]~5 )) # (!state[3]))
// \state[3]~1COUT1_31  = CARRY(((!\state[2]~5COUT1_29 )) # (!state[3]))

	.clk(\clk~combout ),
	.dataa(state[3]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\state[0]~16_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\state[2]~5 ),
	.cin1(\state[2]~5COUT1_29 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(state[3]),
	.cout(),
	.cout0(\state[3]~1 ),
	.cout1(\state[3]~1COUT1_31 ));
// synopsys translate_off
defparam \state[3] .cin0_used = "true";
defparam \state[3] .cin1_used = "true";
defparam \state[3] .lut_mask = "5a5f";
defparam \state[3] .operation_mode = "arithmetic";
defparam \state[3] .output_mode = "reg_only";
defparam \state[3] .register_cascade_mode = "off";
defparam \state[3] .sum_lutc_input = "cin";
defparam \state[3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y8_N4
maxii_lcell \state[4] (
// Equation(s):
// state[4] = DFFEAS(state[4] $ ((((!\state[3]~1 )))), GLOBAL(\clk~combout ), VCC, , , , , \state[0]~16_combout , )
// \state[4]~9  = CARRY((state[4] & ((!\state[3]~1COUT1_31 ))))

	.clk(\clk~combout ),
	.dataa(state[4]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\state[0]~16_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\state[3]~1 ),
	.cin1(\state[3]~1COUT1_31 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(state[4]),
	.cout(\state[4]~9 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \state[4] .cin0_used = "true";
defparam \state[4] .cin1_used = "true";
defparam \state[4] .lut_mask = "a50a";
defparam \state[4] .operation_mode = "arithmetic";
defparam \state[4] .output_mode = "reg_only";
defparam \state[4] .register_cascade_mode = "off";
defparam \state[4] .sum_lutc_input = "cin";
defparam \state[4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y8_N5
maxii_lcell \state[5] (
// Equation(s):
// state[5] = DFFEAS(state[5] $ ((((\state[4]~9 )))), GLOBAL(\clk~combout ), VCC, , , , , \state[0]~16_combout , )
// \state[5]~11  = CARRY(((!\state[4]~9 )) # (!state[5]))
// \state[5]~11COUT1_33  = CARRY(((!\state[4]~9 )) # (!state[5]))

	.clk(\clk~combout ),
	.dataa(state[5]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\state[0]~16_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\state[4]~9 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(state[5]),
	.cout(),
	.cout0(\state[5]~11 ),
	.cout1(\state[5]~11COUT1_33 ));
// synopsys translate_off
defparam \state[5] .cin_used = "true";
defparam \state[5] .lut_mask = "5a5f";
defparam \state[5] .operation_mode = "arithmetic";
defparam \state[5] .output_mode = "reg_only";
defparam \state[5] .register_cascade_mode = "off";
defparam \state[5] .sum_lutc_input = "cin";
defparam \state[5] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y8_N6
maxii_lcell \state[6] (
// Equation(s):
// state[6] = DFFEAS((state[6] $ ((!(!\state[4]~9  & \state[5]~11 ) # (\state[4]~9  & \state[5]~11COUT1_33 )))), GLOBAL(\clk~combout ), VCC, , , , , \state[0]~16_combout , )
// \state[6]~13  = CARRY(((state[6] & !\state[5]~11 )))
// \state[6]~13COUT1_35  = CARRY(((state[6] & !\state[5]~11COUT1_33 )))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(state[6]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\state[0]~16_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\state[4]~9 ),
	.cin0(\state[5]~11 ),
	.cin1(\state[5]~11COUT1_33 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(state[6]),
	.cout(),
	.cout0(\state[6]~13 ),
	.cout1(\state[6]~13COUT1_35 ));
// synopsys translate_off
defparam \state[6] .cin0_used = "true";
defparam \state[6] .cin1_used = "true";
defparam \state[6] .cin_used = "true";
defparam \state[6] .lut_mask = "c30c";
defparam \state[6] .operation_mode = "arithmetic";
defparam \state[6] .output_mode = "reg_only";
defparam \state[6] .register_cascade_mode = "off";
defparam \state[6] .sum_lutc_input = "cin";
defparam \state[6] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y8_N7
maxii_lcell \state[7] (
// Equation(s):
// state[7] = DFFEAS(state[7] $ (((((!\state[4]~9  & \state[6]~13 ) # (\state[4]~9  & \state[6]~13COUT1_35 ))))), GLOBAL(\clk~combout ), VCC, , , , , \state[0]~16_combout , )

	.clk(\clk~combout ),
	.dataa(state[7]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\state[0]~16_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\state[4]~9 ),
	.cin0(\state[6]~13 ),
	.cin1(\state[6]~13COUT1_35 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(state[7]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \state[7] .cin0_used = "true";
defparam \state[7] .cin1_used = "true";
defparam \state[7] .cin_used = "true";
defparam \state[7] .lut_mask = "5a5a";
defparam \state[7] .operation_mode = "normal";
defparam \state[7] .output_mode = "reg_only";
defparam \state[7] .register_cascade_mode = "off";
defparam \state[7] .sum_lutc_input = "cin";
defparam \state[7] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y8_N8
maxii_lcell \Decoder0~0 (
// Equation(s):
// \Decoder0~0_combout  = (!state[6] & (!state[7] & (!state[5] & !state[4])))

	.clk(gnd),
	.dataa(state[6]),
	.datab(state[7]),
	.datac(state[5]),
	.datad(state[4]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Decoder0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Decoder0~0 .lut_mask = "0001";
defparam \Decoder0~0 .operation_mode = "normal";
defparam \Decoder0~0 .output_mode = "comb_only";
defparam \Decoder0~0 .register_cascade_mode = "off";
defparam \Decoder0~0 .sum_lutc_input = "datac";
defparam \Decoder0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y8_N1
maxii_lcell \Equal0~0 (
// Equation(s):
// \Equal0~0_combout  = ((!state[2] & (\Decoder0~0_combout  & state[3])))

	.clk(gnd),
	.dataa(vcc),
	.datab(state[2]),
	.datac(\Decoder0~0_combout ),
	.datad(state[3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Equal0~0 .lut_mask = "3000";
defparam \Equal0~0 .operation_mode = "normal";
defparam \Equal0~0 .output_mode = "comb_only";
defparam \Equal0~0 .register_cascade_mode = "off";
defparam \Equal0~0 .sum_lutc_input = "datac";
defparam \Equal0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y8_N9
maxii_lcell \state[0]~16 (
// Equation(s):
// \state[0]~16_combout  = (\rst~combout ) # ((state[1] & (!state[0] & \Equal0~0_combout )))

	.clk(gnd),
	.dataa(\rst~combout ),
	.datab(state[1]),
	.datac(state[0]),
	.datad(\Equal0~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\state[0]~16_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \state[0]~16 .lut_mask = "aeaa";
defparam \state[0]~16 .operation_mode = "normal";
defparam \state[0]~16 .output_mode = "comb_only";
defparam \state[0]~16 .register_cascade_mode = "off";
defparam \state[0]~16 .sum_lutc_input = "datac";
defparam \state[0]~16 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y8_N8
maxii_lcell \data_r[0]~0 (
// Equation(s):
// \data_r[0]~0_combout  = (state[0] & (((state[1]) # (state[3])) # (!state[2]))) # (!state[0] & ((state[2]) # (state[1] $ (!state[3]))))

	.clk(gnd),
	.dataa(state[0]),
	.datab(state[2]),
	.datac(state[1]),
	.datad(state[3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\data_r[0]~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data_r[0]~0 .lut_mask = "fee7";
defparam \data_r[0]~0 .operation_mode = "normal";
defparam \data_r[0]~0 .output_mode = "comb_only";
defparam \data_r[0]~0 .register_cascade_mode = "off";
defparam \data_r[0]~0 .sum_lutc_input = "datac";
defparam \data_r[0]~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y8_N9
maxii_lcell \data_r[0]~1 (
// Equation(s):
// \data_r[0]~1_combout  = ((state[3]) # ((\data_r[0]~0_combout ) # (!\Decoder0~0_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(state[3]),
	.datac(\Decoder0~0_combout ),
	.datad(\data_r[0]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\data_r[0]~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data_r[0]~1 .lut_mask = "ffcf";
defparam \data_r[0]~1 .operation_mode = "normal";
defparam \data_r[0]~1 .output_mode = "comb_only";
defparam \data_r[0]~1 .register_cascade_mode = "off";
defparam \data_r[0]~1 .sum_lutc_input = "datac";
defparam \data_r[0]~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y8_N6
maxii_lcell \data_r[0]~2 (
// Equation(s):
// \data_r[0]~2_combout  = ((\data_r[0]~0_combout ) # ((!state[3] & state[2]))) # (!\Decoder0~0_combout )

	.clk(gnd),
	.dataa(state[3]),
	.datab(state[2]),
	.datac(\Decoder0~0_combout ),
	.datad(\data_r[0]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\data_r[0]~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data_r[0]~2 .lut_mask = "ff4f";
defparam \data_r[0]~2 .operation_mode = "normal";
defparam \data_r[0]~2 .output_mode = "comb_only";
defparam \data_r[0]~2 .register_cascade_mode = "off";
defparam \data_r[0]~2 .sum_lutc_input = "datac";
defparam \data_r[0]~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y4_N1
maxii_lcell \Selector8~0 (
// Equation(s):
// \Selector8~0_combout  = (\data_r[0]~1_combout  & (((\data_r[0]~2_combout )))) # (!\data_r[0]~1_combout  & ((\data_r[0]~2_combout  & (\port1[0]~0 )) # (!\data_r[0]~2_combout  & ((\port0[0]~0 )))))

	.clk(gnd),
	.dataa(\port1[0]~0 ),
	.datab(\port0[0]~0 ),
	.datac(\data_r[0]~1_combout ),
	.datad(\data_r[0]~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Selector8~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Selector8~0 .lut_mask = "fa0c";
defparam \Selector8~0 .operation_mode = "normal";
defparam \Selector8~0 .output_mode = "comb_only";
defparam \Selector8~0 .register_cascade_mode = "off";
defparam \Selector8~0 .sum_lutc_input = "datac";
defparam \Selector8~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y4_N2
maxii_lcell \data_r[0] (
// Equation(s):
// data_r[0] = DFFEAS((\data_r[0]~1_combout  & ((\Selector8~0_combout  & ((data_r[0]))) # (!\Selector8~0_combout  & (\port2[0]~0 )))) # (!\data_r[0]~1_combout  & (((\Selector8~0_combout )))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(\port2[0]~0 ),
	.datab(data_r[0]),
	.datac(\data_r[0]~1_combout ),
	.datad(\Selector8~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(data_r[0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data_r[0] .lut_mask = "cfa0";
defparam \data_r[0] .operation_mode = "normal";
defparam \data_r[0] .output_mode = "reg_only";
defparam \data_r[0] .register_cascade_mode = "off";
defparam \data_r[0] .sum_lutc_input = "datac";
defparam \data_r[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y7_N4
maxii_lcell \read_write~1 (
// Equation(s):
// \read_write~1_combout  = (state[2] & (!state[3] & (!state[0] & state[1]))) # (!state[2] & (state[0] & (state[3] $ (state[1]))))

	.clk(gnd),
	.dataa(state[2]),
	.datab(state[3]),
	.datac(state[0]),
	.datad(state[1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\read_write~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \read_write~1 .lut_mask = "1240";
defparam \read_write~1 .operation_mode = "normal";
defparam \read_write~1 .output_mode = "comb_only";
defparam \read_write~1 .register_cascade_mode = "off";
defparam \read_write~1 .sum_lutc_input = "datac";
defparam \read_write~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y7_N2
maxii_lcell \read_write~0 (
// Equation(s):
// \read_write~0_combout  = (state[2] & (!state[3] & (state[0] & !state[1]))) # (!state[2] & (!state[0] & (state[3] $ (state[1]))))

	.clk(gnd),
	.dataa(state[2]),
	.datab(state[3]),
	.datac(state[0]),
	.datad(state[1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\read_write~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \read_write~0 .lut_mask = "0124";
defparam \read_write~0 .operation_mode = "normal";
defparam \read_write~0 .output_mode = "comb_only";
defparam \read_write~0 .register_cascade_mode = "off";
defparam \read_write~0 .sum_lutc_input = "datac";
defparam \read_write~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y7_N5
maxii_lcell read_write(
// Equation(s):
// \read_write~regout  = DFFEAS((\read_write~regout  & (((\read_write~1_combout ) # (!\read_write~0_combout )) # (!\Decoder0~0_combout ))) # (!\read_write~regout  & (\Decoder0~0_combout  & (\read_write~1_combout  & !\read_write~0_combout ))), 
// GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(\read_write~regout ),
	.datab(\Decoder0~0_combout ),
	.datac(\read_write~1_combout ),
	.datad(\read_write~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\read_write~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam read_write.lut_mask = "a2ea";
defparam read_write.operation_mode = "normal";
defparam read_write.output_mode = "reg_only";
defparam read_write.register_cascade_mode = "off";
defparam read_write.sum_lutc_input = "datac";
defparam read_write.synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y4_N9
maxii_lcell \Selector7~0 (
// Equation(s):
// \Selector7~0_combout  = (\data_r[0]~1_combout  & ((\port2[1]~1 ) # ((\data_r[0]~2_combout )))) # (!\data_r[0]~1_combout  & (((\port0[1]~1  & !\data_r[0]~2_combout ))))

	.clk(gnd),
	.dataa(\port2[1]~1 ),
	.datab(\port0[1]~1 ),
	.datac(\data_r[0]~1_combout ),
	.datad(\data_r[0]~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Selector7~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Selector7~0 .lut_mask = "f0ac";
defparam \Selector7~0 .operation_mode = "normal";
defparam \Selector7~0 .output_mode = "comb_only";
defparam \Selector7~0 .register_cascade_mode = "off";
defparam \Selector7~0 .sum_lutc_input = "datac";
defparam \Selector7~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y4_N0
maxii_lcell \data_r[1] (
// Equation(s):
// data_r[1] = DFFEAS((\data_r[0]~2_combout  & ((\Selector7~0_combout  & ((data_r[1]))) # (!\Selector7~0_combout  & (\port1[1]~1 )))) # (!\data_r[0]~2_combout  & (((\Selector7~0_combout )))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(\port1[1]~1 ),
	.datab(\data_r[0]~2_combout ),
	.datac(data_r[1]),
	.datad(\Selector7~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(data_r[1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data_r[1] .lut_mask = "f388";
defparam \data_r[1] .operation_mode = "normal";
defparam \data_r[1] .output_mode = "reg_only";
defparam \data_r[1] .register_cascade_mode = "off";
defparam \data_r[1] .sum_lutc_input = "datac";
defparam \data_r[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y4_N2
maxii_lcell \Selector6~0 (
// Equation(s):
// \Selector6~0_combout  = (\data_r[0]~2_combout  & ((\port1[2]~2 ) # ((\data_r[0]~1_combout )))) # (!\data_r[0]~2_combout  & (((\port0[2]~2  & !\data_r[0]~1_combout ))))

	.clk(gnd),
	.dataa(\port1[2]~2 ),
	.datab(\port0[2]~2 ),
	.datac(\data_r[0]~2_combout ),
	.datad(\data_r[0]~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Selector6~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Selector6~0 .lut_mask = "f0ac";
defparam \Selector6~0 .operation_mode = "normal";
defparam \Selector6~0 .output_mode = "comb_only";
defparam \Selector6~0 .register_cascade_mode = "off";
defparam \Selector6~0 .sum_lutc_input = "datac";
defparam \Selector6~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y4_N5
maxii_lcell \data_r[2] (
// Equation(s):
// data_r[2] = DFFEAS((\data_r[0]~1_combout  & ((\Selector6~0_combout  & (data_r[2])) # (!\Selector6~0_combout  & ((\port2[2]~2 ))))) # (!\data_r[0]~1_combout  & (((\Selector6~0_combout )))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(data_r[2]),
	.datab(\port2[2]~2 ),
	.datac(\data_r[0]~1_combout ),
	.datad(\Selector6~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(data_r[2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data_r[2] .lut_mask = "afc0";
defparam \data_r[2] .operation_mode = "normal";
defparam \data_r[2] .output_mode = "reg_only";
defparam \data_r[2] .register_cascade_mode = "off";
defparam \data_r[2] .sum_lutc_input = "datac";
defparam \data_r[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y4_N8
maxii_lcell \Selector5~0 (
// Equation(s):
// \Selector5~0_combout  = (\data_r[0]~2_combout  & (((\data_r[0]~1_combout )))) # (!\data_r[0]~2_combout  & ((\data_r[0]~1_combout  & ((\port2[3]~3 ))) # (!\data_r[0]~1_combout  & (\port0[3]~3 ))))

	.clk(gnd),
	.dataa(\port0[3]~3 ),
	.datab(\port2[3]~3 ),
	.datac(\data_r[0]~2_combout ),
	.datad(\data_r[0]~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Selector5~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Selector5~0 .lut_mask = "fc0a";
defparam \Selector5~0 .operation_mode = "normal";
defparam \Selector5~0 .output_mode = "comb_only";
defparam \Selector5~0 .register_cascade_mode = "off";
defparam \Selector5~0 .sum_lutc_input = "datac";
defparam \Selector5~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y4_N9
maxii_lcell \data_r[3] (
// Equation(s):
// data_r[3] = DFFEAS((\data_r[0]~2_combout  & ((\Selector5~0_combout  & ((data_r[3]))) # (!\Selector5~0_combout  & (\port1[3]~3 )))) # (!\data_r[0]~2_combout  & (((\Selector5~0_combout )))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(\port1[3]~3 ),
	.datab(data_r[3]),
	.datac(\data_r[0]~2_combout ),
	.datad(\Selector5~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(data_r[3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data_r[3] .lut_mask = "cfa0";
defparam \data_r[3] .operation_mode = "normal";
defparam \data_r[3] .output_mode = "reg_only";
defparam \data_r[3] .register_cascade_mode = "off";
defparam \data_r[3] .sum_lutc_input = "datac";
defparam \data_r[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y4_N1
maxii_lcell \Selector4~0 (
// Equation(s):
// \Selector4~0_combout  = (\data_r[0]~2_combout  & (((\port1[4]~4 ) # (\data_r[0]~1_combout )))) # (!\data_r[0]~2_combout  & (\port0[4]~4  & ((!\data_r[0]~1_combout ))))

	.clk(gnd),
	.dataa(\port0[4]~4 ),
	.datab(\port1[4]~4 ),
	.datac(\data_r[0]~2_combout ),
	.datad(\data_r[0]~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Selector4~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Selector4~0 .lut_mask = "f0ca";
defparam \Selector4~0 .operation_mode = "normal";
defparam \Selector4~0 .output_mode = "comb_only";
defparam \Selector4~0 .register_cascade_mode = "off";
defparam \Selector4~0 .sum_lutc_input = "datac";
defparam \Selector4~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y4_N0
maxii_lcell \data_r[4] (
// Equation(s):
// data_r[4] = DFFEAS((\data_r[0]~1_combout  & ((\Selector4~0_combout  & ((data_r[4]))) # (!\Selector4~0_combout  & (\port2[4]~4 )))) # (!\data_r[0]~1_combout  & (((\Selector4~0_combout )))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(\port2[4]~4 ),
	.datab(data_r[4]),
	.datac(\data_r[0]~1_combout ),
	.datad(\Selector4~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(data_r[4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data_r[4] .lut_mask = "cfa0";
defparam \data_r[4] .operation_mode = "normal";
defparam \data_r[4] .output_mode = "reg_only";
defparam \data_r[4] .register_cascade_mode = "off";
defparam \data_r[4] .sum_lutc_input = "datac";
defparam \data_r[4] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y4_N3
maxii_lcell \Selector3~0 (
// Equation(s):
// \Selector3~0_combout  = (\data_r[0]~2_combout  & (((\data_r[0]~1_combout )))) # (!\data_r[0]~2_combout  & ((\data_r[0]~1_combout  & ((\port2[5]~5 ))) # (!\data_r[0]~1_combout  & (\port0[5]~5 ))))

	.clk(gnd),
	.dataa(\port0[5]~5 ),
	.datab(\port2[5]~5 ),
	.datac(\data_r[0]~2_combout ),
	.datad(\data_r[0]~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Selector3~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Selector3~0 .lut_mask = "fc0a";
defparam \Selector3~0 .operation_mode = "normal";
defparam \Selector3~0 .output_mode = "comb_only";
defparam \Selector3~0 .register_cascade_mode = "off";
defparam \Selector3~0 .sum_lutc_input = "datac";
defparam \Selector3~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y4_N4
maxii_lcell \data_r[5] (
// Equation(s):
// data_r[5] = DFFEAS((\data_r[0]~2_combout  & ((\Selector3~0_combout  & ((data_r[5]))) # (!\Selector3~0_combout  & (\port1[5]~5 )))) # (!\data_r[0]~2_combout  & (((\Selector3~0_combout )))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(\data_r[0]~2_combout ),
	.datab(\port1[5]~5 ),
	.datac(data_r[5]),
	.datad(\Selector3~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(data_r[5]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data_r[5] .lut_mask = "f588";
defparam \data_r[5] .operation_mode = "normal";
defparam \data_r[5] .output_mode = "reg_only";
defparam \data_r[5] .register_cascade_mode = "off";
defparam \data_r[5] .sum_lutc_input = "datac";
defparam \data_r[5] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y4_N6
maxii_lcell \Selector2~0 (
// Equation(s):
// \Selector2~0_combout  = (\data_r[0]~2_combout  & ((\port1[6]~6 ) # ((\data_r[0]~1_combout )))) # (!\data_r[0]~2_combout  & (((\port0[6]~6  & !\data_r[0]~1_combout ))))

	.clk(gnd),
	.dataa(\port1[6]~6 ),
	.datab(\port0[6]~6 ),
	.datac(\data_r[0]~2_combout ),
	.datad(\data_r[0]~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Selector2~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Selector2~0 .lut_mask = "f0ac";
defparam \Selector2~0 .operation_mode = "normal";
defparam \Selector2~0 .output_mode = "comb_only";
defparam \Selector2~0 .register_cascade_mode = "off";
defparam \Selector2~0 .sum_lutc_input = "datac";
defparam \Selector2~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y4_N7
maxii_lcell \data_r[6] (
// Equation(s):
// data_r[6] = DFFEAS((\data_r[0]~1_combout  & ((\Selector2~0_combout  & (data_r[6])) # (!\Selector2~0_combout  & ((\port2[6]~6 ))))) # (!\data_r[0]~1_combout  & (((\Selector2~0_combout )))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(data_r[6]),
	.datab(\port2[6]~6 ),
	.datac(\data_r[0]~1_combout ),
	.datad(\Selector2~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(data_r[6]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data_r[6] .lut_mask = "afc0";
defparam \data_r[6] .operation_mode = "normal";
defparam \data_r[6] .output_mode = "reg_only";
defparam \data_r[6] .register_cascade_mode = "off";
defparam \data_r[6] .sum_lutc_input = "datac";
defparam \data_r[6] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y4_N4
maxii_lcell \Selector1~0 (
// Equation(s):
// \Selector1~0_combout  = (\data_r[0]~1_combout  & ((\port2[7]~7 ) # ((\data_r[0]~2_combout )))) # (!\data_r[0]~1_combout  & (((\port0[7]~7  & !\data_r[0]~2_combout ))))

	.clk(gnd),
	.dataa(\port2[7]~7 ),
	.datab(\port0[7]~7 ),
	.datac(\data_r[0]~1_combout ),
	.datad(\data_r[0]~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Selector1~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Selector1~0 .lut_mask = "f0ac";
defparam \Selector1~0 .operation_mode = "normal";
defparam \Selector1~0 .output_mode = "comb_only";
defparam \Selector1~0 .register_cascade_mode = "off";
defparam \Selector1~0 .sum_lutc_input = "datac";
defparam \Selector1~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y4_N5
maxii_lcell \data_r[7] (
// Equation(s):
// data_r[7] = DFFEAS((\data_r[0]~2_combout  & ((\Selector1~0_combout  & ((data_r[7]))) # (!\Selector1~0_combout  & (\port1[7]~7 )))) # (!\data_r[0]~2_combout  & (((\Selector1~0_combout )))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(\port1[7]~7 ),
	.datab(\data_r[0]~2_combout ),
	.datac(data_r[7]),
	.datad(\Selector1~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(data_r[7]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data_r[7] .lut_mask = "f388";
defparam \data_r[7] .operation_mode = "normal";
defparam \data_r[7] .output_mode = "reg_only";
defparam \data_r[7] .register_cascade_mode = "off";
defparam \data_r[7] .sum_lutc_input = "datac";
defparam \data_r[7] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y8_N1
maxii_lcell \Decoder0~1 (
// Equation(s):
// \Decoder0~1_combout  = (!state[3] & (((state[0] & \Decoder0~0_combout ))))

	.clk(gnd),
	.dataa(state[3]),
	.datab(vcc),
	.datac(state[0]),
	.datad(\Decoder0~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Decoder0~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Decoder0~1 .lut_mask = "5000";
defparam \Decoder0~1 .operation_mode = "normal";
defparam \Decoder0~1 .output_mode = "comb_only";
defparam \Decoder0~1 .register_cascade_mode = "off";
defparam \Decoder0~1 .sum_lutc_input = "datac";
defparam \Decoder0~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y8_N7
maxii_lcell \Decoder0~2 (
// Equation(s):
// \Decoder0~2_combout  = ((!state[2] & (state[1] & \Decoder0~1_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(state[2]),
	.datac(state[1]),
	.datad(\Decoder0~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Decoder0~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Decoder0~2 .lut_mask = "3000";
defparam \Decoder0~2 .operation_mode = "normal";
defparam \Decoder0~2 .output_mode = "comb_only";
defparam \Decoder0~2 .register_cascade_mode = "off";
defparam \Decoder0~2 .sum_lutc_input = "datac";
defparam \Decoder0~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y8_N5
maxii_lcell \port0_r[0] (
// Equation(s):
// port0_r[0] = DFFEAS((((\data[0]~0 ))), GLOBAL(\clk~combout ), VCC, , \Decoder0~2_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\data[0]~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder0~2_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(port0_r[0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \port0_r[0] .lut_mask = "ff00";
defparam \port0_r[0] .operation_mode = "normal";
defparam \port0_r[0] .output_mode = "reg_only";
defparam \port0_r[0] .register_cascade_mode = "off";
defparam \port0_r[0] .sum_lutc_input = "datac";
defparam \port0_r[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y8_N1
maxii_lcell \Decoder0~3 (
// Equation(s):
// \Decoder0~3_combout  = ((!state[1] & (!state[2] & \Decoder0~1_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(state[1]),
	.datac(state[2]),
	.datad(\Decoder0~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Decoder0~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Decoder0~3 .lut_mask = "0300";
defparam \Decoder0~3 .operation_mode = "normal";
defparam \Decoder0~3 .output_mode = "comb_only";
defparam \Decoder0~3 .register_cascade_mode = "off";
defparam \Decoder0~3 .sum_lutc_input = "datac";
defparam \Decoder0~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y8_N8
maxii_lcell \port0_dir_r[5] (
// Equation(s):
// port0_dir_r[5] = DFFEAS((((\data[5]~5 ))), GLOBAL(\clk~combout ), VCC, , \Decoder0~3_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\data[5]~5 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder0~3_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(port0_dir_r[5]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \port0_dir_r[5] .lut_mask = "ff00";
defparam \port0_dir_r[5] .operation_mode = "normal";
defparam \port0_dir_r[5] .output_mode = "reg_only";
defparam \port0_dir_r[5] .register_cascade_mode = "off";
defparam \port0_dir_r[5] .sum_lutc_input = "datac";
defparam \port0_dir_r[5] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y8_N6
maxii_lcell \port0_dir_r[4] (
// Equation(s):
// \WideOr4~1  = (((port0_dir_r[4]) # (port0_dir_r[5])))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\data[4]~4 ),
	.datad(port0_dir_r[5]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~3_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\WideOr4~1 ),
	.regout(port0_dir_r[4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \port0_dir_r[4] .lut_mask = "fff0";
defparam \port0_dir_r[4] .operation_mode = "normal";
defparam \port0_dir_r[4] .output_mode = "comb_only";
defparam \port0_dir_r[4] .register_cascade_mode = "off";
defparam \port0_dir_r[4] .sum_lutc_input = "qfbk";
defparam \port0_dir_r[4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X8_Y8_N7
maxii_lcell \port0_dir_r[7] (
// Equation(s):
// port0_dir_r[7] = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \Decoder0~3_combout , \data[7]~7 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\data[7]~7 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~3_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(port0_dir_r[7]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \port0_dir_r[7] .lut_mask = "0000";
defparam \port0_dir_r[7] .operation_mode = "normal";
defparam \port0_dir_r[7] .output_mode = "reg_only";
defparam \port0_dir_r[7] .register_cascade_mode = "off";
defparam \port0_dir_r[7] .sum_lutc_input = "datac";
defparam \port0_dir_r[7] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X8_Y8_N4
maxii_lcell \port0_dir_r[2] (
// Equation(s):
// port0_dir_r[2] = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \Decoder0~3_combout , \data[2]~2 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\data[2]~2 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~3_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(port0_dir_r[2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \port0_dir_r[2] .lut_mask = "0000";
defparam \port0_dir_r[2] .operation_mode = "normal";
defparam \port0_dir_r[2] .output_mode = "reg_only";
defparam \port0_dir_r[2] .register_cascade_mode = "off";
defparam \port0_dir_r[2] .sum_lutc_input = "datac";
defparam \port0_dir_r[2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X8_Y8_N9
maxii_lcell \port0_dir_r[3] (
// Equation(s):
// port0_dir_r[3] = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \Decoder0~3_combout , \data[3]~3 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\data[3]~3 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~3_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(port0_dir_r[3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \port0_dir_r[3] .lut_mask = "0000";
defparam \port0_dir_r[3] .operation_mode = "normal";
defparam \port0_dir_r[3] .output_mode = "reg_only";
defparam \port0_dir_r[3] .register_cascade_mode = "off";
defparam \port0_dir_r[3] .sum_lutc_input = "datac";
defparam \port0_dir_r[3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X8_Y8_N3
maxii_lcell \port0_dir_r[1] (
// Equation(s):
// port0_dir_r[1] = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \Decoder0~3_combout , \data[1]~1 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\data[1]~1 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~3_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(port0_dir_r[1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \port0_dir_r[1] .lut_mask = "0000";
defparam \port0_dir_r[1] .operation_mode = "normal";
defparam \port0_dir_r[1] .output_mode = "reg_only";
defparam \port0_dir_r[1] .register_cascade_mode = "off";
defparam \port0_dir_r[1] .sum_lutc_input = "datac";
defparam \port0_dir_r[1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X8_Y8_N2
maxii_lcell \port0_dir_r[0] (
// Equation(s):
// \WideOr4~0  = (port0_dir_r[2]) # ((port0_dir_r[3]) # ((port0_dir_r[0]) # (port0_dir_r[1])))

	.clk(\clk~combout ),
	.dataa(port0_dir_r[2]),
	.datab(port0_dir_r[3]),
	.datac(\data[0]~0 ),
	.datad(port0_dir_r[1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~3_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\WideOr4~0 ),
	.regout(port0_dir_r[0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \port0_dir_r[0] .lut_mask = "fffe";
defparam \port0_dir_r[0] .operation_mode = "normal";
defparam \port0_dir_r[0] .output_mode = "comb_only";
defparam \port0_dir_r[0] .register_cascade_mode = "off";
defparam \port0_dir_r[0] .sum_lutc_input = "qfbk";
defparam \port0_dir_r[0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X8_Y8_N0
maxii_lcell \port0_dir_r[6] (
// Equation(s):
// WideOr4 = (\WideOr4~1 ) # ((port0_dir_r[7]) # ((port0_dir_r[6]) # (\WideOr4~0 )))

	.clk(\clk~combout ),
	.dataa(\WideOr4~1 ),
	.datab(port0_dir_r[7]),
	.datac(\data[6]~6 ),
	.datad(\WideOr4~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~3_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(WideOr4),
	.regout(port0_dir_r[6]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \port0_dir_r[6] .lut_mask = "fffe";
defparam \port0_dir_r[6] .operation_mode = "normal";
defparam \port0_dir_r[6] .output_mode = "comb_only";
defparam \port0_dir_r[6] .register_cascade_mode = "off";
defparam \port0_dir_r[6] .sum_lutc_input = "qfbk";
defparam \port0_dir_r[6] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X4_Y8_N2
maxii_lcell \port0_r[1] (
// Equation(s):
// port0_r[1] = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \Decoder0~2_combout , \data[1]~1 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\data[1]~1 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~2_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(port0_r[1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \port0_r[1] .lut_mask = "0000";
defparam \port0_r[1] .operation_mode = "normal";
defparam \port0_r[1] .output_mode = "reg_only";
defparam \port0_r[1] .register_cascade_mode = "off";
defparam \port0_r[1] .sum_lutc_input = "datac";
defparam \port0_r[1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X4_Y8_N0
maxii_lcell \port0_r[2] (
// Equation(s):
// port0_r[2] = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \Decoder0~2_combout , \data[2]~2 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\data[2]~2 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~2_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(port0_r[2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \port0_r[2] .lut_mask = "0000";
defparam \port0_r[2] .operation_mode = "normal";
defparam \port0_r[2] .output_mode = "reg_only";
defparam \port0_r[2] .register_cascade_mode = "off";
defparam \port0_r[2] .sum_lutc_input = "datac";
defparam \port0_r[2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X4_Y8_N8
maxii_lcell \port0_r[3] (
// Equation(s):
// port0_r[3] = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \Decoder0~2_combout , \data[3]~3 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\data[3]~3 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~2_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(port0_r[3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \port0_r[3] .lut_mask = "0000";
defparam \port0_r[3] .operation_mode = "normal";
defparam \port0_r[3] .output_mode = "reg_only";
defparam \port0_r[3] .register_cascade_mode = "off";
defparam \port0_r[3] .sum_lutc_input = "datac";
defparam \port0_r[3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X4_Y8_N9
maxii_lcell \port0_r[4] (
// Equation(s):
// port0_r[4] = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \Decoder0~2_combout , \data[4]~4 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\data[4]~4 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~2_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(port0_r[4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \port0_r[4] .lut_mask = "0000";
defparam \port0_r[4] .operation_mode = "normal";
defparam \port0_r[4] .output_mode = "reg_only";
defparam \port0_r[4] .register_cascade_mode = "off";
defparam \port0_r[4] .sum_lutc_input = "datac";
defparam \port0_r[4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X4_Y8_N1
maxii_lcell \port0_r[5] (
// Equation(s):
// port0_r[5] = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \Decoder0~2_combout , \data[5]~5 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\data[5]~5 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~2_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(port0_r[5]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \port0_r[5] .lut_mask = "0000";
defparam \port0_r[5] .operation_mode = "normal";
defparam \port0_r[5] .output_mode = "reg_only";
defparam \port0_r[5] .register_cascade_mode = "off";
defparam \port0_r[5] .sum_lutc_input = "datac";
defparam \port0_r[5] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X4_Y8_N6
maxii_lcell \port0_r[6] (
// Equation(s):
// port0_r[6] = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \Decoder0~2_combout , \data[6]~6 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\data[6]~6 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~2_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(port0_r[6]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \port0_r[6] .lut_mask = "0000";
defparam \port0_r[6] .operation_mode = "normal";
defparam \port0_r[6] .output_mode = "reg_only";
defparam \port0_r[6] .register_cascade_mode = "off";
defparam \port0_r[6] .sum_lutc_input = "datac";
defparam \port0_r[6] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X4_Y8_N3
maxii_lcell \port0_r[7] (
// Equation(s):
// port0_r[7] = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \Decoder0~2_combout , \data[7]~7 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\data[7]~7 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~2_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(port0_r[7]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \port0_r[7] .lut_mask = "0000";
defparam \port0_r[7] .operation_mode = "normal";
defparam \port0_r[7] .output_mode = "reg_only";
defparam \port0_r[7] .register_cascade_mode = "off";
defparam \port0_r[7] .sum_lutc_input = "datac";
defparam \port0_r[7] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y6_N5
maxii_lcell \data_r[0]~3 (
// Equation(s):
// \data_r[0]~3_combout  = (((!state[3] & state[2])))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(state[3]),
	.datad(state[2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\data_r[0]~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data_r[0]~3 .lut_mask = "0f00";
defparam \data_r[0]~3 .operation_mode = "normal";
defparam \data_r[0]~3 .output_mode = "comb_only";
defparam \data_r[0]~3 .register_cascade_mode = "off";
defparam \data_r[0]~3 .sum_lutc_input = "datac";
defparam \data_r[0]~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y6_N4
maxii_lcell \Decoder0~4 (
// Equation(s):
// \Decoder0~4_combout  = (state[1] & (!state[0] & (\Decoder0~0_combout  & \data_r[0]~3_combout )))

	.clk(gnd),
	.dataa(state[1]),
	.datab(state[0]),
	.datac(\Decoder0~0_combout ),
	.datad(\data_r[0]~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Decoder0~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Decoder0~4 .lut_mask = "2000";
defparam \Decoder0~4 .operation_mode = "normal";
defparam \Decoder0~4 .output_mode = "comb_only";
defparam \Decoder0~4 .register_cascade_mode = "off";
defparam \Decoder0~4 .sum_lutc_input = "datac";
defparam \Decoder0~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y6_N7
maxii_lcell \port1_r[0] (
// Equation(s):
// port1_r[0] = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \Decoder0~4_combout , \data[0]~0 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\data[0]~0 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(port1_r[0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \port1_r[0] .lut_mask = "0000";
defparam \port1_r[0] .operation_mode = "normal";
defparam \port1_r[0] .output_mode = "reg_only";
defparam \port1_r[0] .register_cascade_mode = "off";
defparam \port1_r[0] .sum_lutc_input = "datac";
defparam \port1_r[0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y6_N6
maxii_lcell \Decoder0~5 (
// Equation(s):
// \Decoder0~5_combout  = (\Decoder0~0_combout  & (!state[1] & (!state[0] & \data_r[0]~3_combout )))

	.clk(gnd),
	.dataa(\Decoder0~0_combout ),
	.datab(state[1]),
	.datac(state[0]),
	.datad(\data_r[0]~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Decoder0~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Decoder0~5 .lut_mask = "0200";
defparam \Decoder0~5 .operation_mode = "normal";
defparam \Decoder0~5 .output_mode = "comb_only";
defparam \Decoder0~5 .register_cascade_mode = "off";
defparam \Decoder0~5 .sum_lutc_input = "datac";
defparam \Decoder0~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y6_N8
maxii_lcell \port1_dir_r[5] (
// Equation(s):
// port1_dir_r[5] = DFFEAS((((\data[5]~5 ))), GLOBAL(\clk~combout ), VCC, , \Decoder0~5_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\data[5]~5 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder0~5_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(port1_dir_r[5]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \port1_dir_r[5] .lut_mask = "ff00";
defparam \port1_dir_r[5] .operation_mode = "normal";
defparam \port1_dir_r[5] .output_mode = "reg_only";
defparam \port1_dir_r[5] .register_cascade_mode = "off";
defparam \port1_dir_r[5] .sum_lutc_input = "datac";
defparam \port1_dir_r[5] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y6_N3
maxii_lcell \port1_dir_r[4] (
// Equation(s):
// \WideOr5~1  = (((port1_dir_r[4]) # (port1_dir_r[5])))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\data[4]~4 ),
	.datad(port1_dir_r[5]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~5_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\WideOr5~1 ),
	.regout(port1_dir_r[4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \port1_dir_r[4] .lut_mask = "fff0";
defparam \port1_dir_r[4] .operation_mode = "normal";
defparam \port1_dir_r[4] .output_mode = "comb_only";
defparam \port1_dir_r[4] .register_cascade_mode = "off";
defparam \port1_dir_r[4] .sum_lutc_input = "qfbk";
defparam \port1_dir_r[4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y6_N9
maxii_lcell \port1_dir_r[7] (
// Equation(s):
// port1_dir_r[7] = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \Decoder0~5_combout , \data[7]~7 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\data[7]~7 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~5_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(port1_dir_r[7]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \port1_dir_r[7] .lut_mask = "0000";
defparam \port1_dir_r[7] .operation_mode = "normal";
defparam \port1_dir_r[7] .output_mode = "reg_only";
defparam \port1_dir_r[7] .register_cascade_mode = "off";
defparam \port1_dir_r[7] .sum_lutc_input = "datac";
defparam \port1_dir_r[7] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y6_N4
maxii_lcell \port1_dir_r[1] (
// Equation(s):
// port1_dir_r[1] = DFFEAS((((\data[1]~1 ))), GLOBAL(\clk~combout ), VCC, , \Decoder0~5_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\data[1]~1 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder0~5_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(port1_dir_r[1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \port1_dir_r[1] .lut_mask = "ff00";
defparam \port1_dir_r[1] .operation_mode = "normal";
defparam \port1_dir_r[1] .output_mode = "reg_only";
defparam \port1_dir_r[1] .register_cascade_mode = "off";
defparam \port1_dir_r[1] .sum_lutc_input = "datac";
defparam \port1_dir_r[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y6_N7
maxii_lcell \port1_dir_r[3] (
// Equation(s):
// port1_dir_r[3] = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \Decoder0~5_combout , \data[3]~3 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\data[3]~3 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~5_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(port1_dir_r[3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \port1_dir_r[3] .lut_mask = "0000";
defparam \port1_dir_r[3] .operation_mode = "normal";
defparam \port1_dir_r[3] .output_mode = "reg_only";
defparam \port1_dir_r[3] .register_cascade_mode = "off";
defparam \port1_dir_r[3] .sum_lutc_input = "datac";
defparam \port1_dir_r[3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y6_N1
maxii_lcell \port1_dir_r[2] (
// Equation(s):
// port1_dir_r[2] = DFFEAS((((\data[2]~2 ))), GLOBAL(\clk~combout ), VCC, , \Decoder0~5_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\data[2]~2 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder0~5_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(port1_dir_r[2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \port1_dir_r[2] .lut_mask = "ff00";
defparam \port1_dir_r[2] .operation_mode = "normal";
defparam \port1_dir_r[2] .output_mode = "reg_only";
defparam \port1_dir_r[2] .register_cascade_mode = "off";
defparam \port1_dir_r[2] .sum_lutc_input = "datac";
defparam \port1_dir_r[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y6_N2
maxii_lcell \port1_dir_r[0] (
// Equation(s):
// \WideOr5~0  = (port1_dir_r[1]) # ((port1_dir_r[3]) # ((port1_dir_r[0]) # (port1_dir_r[2])))

	.clk(\clk~combout ),
	.dataa(port1_dir_r[1]),
	.datab(port1_dir_r[3]),
	.datac(\data[0]~0 ),
	.datad(port1_dir_r[2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~5_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\WideOr5~0 ),
	.regout(port1_dir_r[0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \port1_dir_r[0] .lut_mask = "fffe";
defparam \port1_dir_r[0] .operation_mode = "normal";
defparam \port1_dir_r[0] .output_mode = "comb_only";
defparam \port1_dir_r[0] .register_cascade_mode = "off";
defparam \port1_dir_r[0] .sum_lutc_input = "qfbk";
defparam \port1_dir_r[0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y6_N0
maxii_lcell \port1_dir_r[6] (
// Equation(s):
// WideOr5 = (\WideOr5~1 ) # ((port1_dir_r[7]) # ((port1_dir_r[6]) # (\WideOr5~0 )))

	.clk(\clk~combout ),
	.dataa(\WideOr5~1 ),
	.datab(port1_dir_r[7]),
	.datac(\data[6]~6 ),
	.datad(\WideOr5~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~5_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(WideOr5),
	.regout(port1_dir_r[6]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \port1_dir_r[6] .lut_mask = "fffe";
defparam \port1_dir_r[6] .operation_mode = "normal";
defparam \port1_dir_r[6] .output_mode = "comb_only";
defparam \port1_dir_r[6] .register_cascade_mode = "off";
defparam \port1_dir_r[6] .sum_lutc_input = "qfbk";
defparam \port1_dir_r[6] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y6_N9
maxii_lcell \port1_r[1] (
// Equation(s):
// port1_r[1] = DFFEAS((((\data[1]~1 ))), GLOBAL(\clk~combout ), VCC, , \Decoder0~4_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\data[1]~1 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder0~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(port1_r[1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \port1_r[1] .lut_mask = "ff00";
defparam \port1_r[1] .operation_mode = "normal";
defparam \port1_r[1] .output_mode = "reg_only";
defparam \port1_r[1] .register_cascade_mode = "off";
defparam \port1_r[1] .sum_lutc_input = "datac";
defparam \port1_r[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y6_N2
maxii_lcell \port1_r[2] (
// Equation(s):
// port1_r[2] = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \Decoder0~4_combout , \data[2]~2 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\data[2]~2 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(port1_r[2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \port1_r[2] .lut_mask = "0000";
defparam \port1_r[2] .operation_mode = "normal";
defparam \port1_r[2] .output_mode = "reg_only";
defparam \port1_r[2] .register_cascade_mode = "off";
defparam \port1_r[2] .sum_lutc_input = "datac";
defparam \port1_r[2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y6_N1
maxii_lcell \port1_r[3] (
// Equation(s):
// port1_r[3] = DFFEAS((((\data[3]~3 ))), GLOBAL(\clk~combout ), VCC, , \Decoder0~4_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\data[3]~3 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder0~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(port1_r[3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \port1_r[3] .lut_mask = "ff00";
defparam \port1_r[3] .operation_mode = "normal";
defparam \port1_r[3] .output_mode = "reg_only";
defparam \port1_r[3] .register_cascade_mode = "off";
defparam \port1_r[3] .sum_lutc_input = "datac";
defparam \port1_r[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y6_N8
maxii_lcell \port1_r[4] (
// Equation(s):
// port1_r[4] = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \Decoder0~4_combout , \data[4]~4 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\data[4]~4 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(port1_r[4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \port1_r[4] .lut_mask = "0000";
defparam \port1_r[4] .operation_mode = "normal";
defparam \port1_r[4] .output_mode = "reg_only";
defparam \port1_r[4] .register_cascade_mode = "off";
defparam \port1_r[4] .sum_lutc_input = "datac";
defparam \port1_r[4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y6_N5
maxii_lcell \port1_r[5] (
// Equation(s):
// port1_r[5] = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \Decoder0~4_combout , \data[5]~5 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\data[5]~5 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(port1_r[5]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \port1_r[5] .lut_mask = "0000";
defparam \port1_r[5] .operation_mode = "normal";
defparam \port1_r[5] .output_mode = "reg_only";
defparam \port1_r[5] .register_cascade_mode = "off";
defparam \port1_r[5] .sum_lutc_input = "datac";
defparam \port1_r[5] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y6_N3
maxii_lcell \port1_r[6] (
// Equation(s):
// port1_r[6] = DFFEAS((((\data[6]~6 ))), GLOBAL(\clk~combout ), VCC, , \Decoder0~4_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\data[6]~6 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder0~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(port1_r[6]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \port1_r[6] .lut_mask = "ff00";
defparam \port1_r[6] .operation_mode = "normal";
defparam \port1_r[6] .output_mode = "reg_only";
defparam \port1_r[6] .register_cascade_mode = "off";
defparam \port1_r[6] .sum_lutc_input = "datac";
defparam \port1_r[6] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y6_N6
maxii_lcell \port1_r[7] (
// Equation(s):
// port1_r[7] = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \Decoder0~4_combout , \data[7]~7 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\data[7]~7 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(port1_r[7]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \port1_r[7] .lut_mask = "0000";
defparam \port1_r[7] .operation_mode = "normal";
defparam \port1_r[7] .output_mode = "reg_only";
defparam \port1_r[7] .register_cascade_mode = "off";
defparam \port1_r[7] .sum_lutc_input = "datac";
defparam \port1_r[7] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y8_N2
maxii_lcell \Decoder0~6 (
// Equation(s):
// \Decoder0~6_combout  = ((state[0] & (!state[1] & \Equal0~0_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(state[0]),
	.datac(state[1]),
	.datad(\Equal0~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Decoder0~6_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Decoder0~6 .lut_mask = "0c00";
defparam \Decoder0~6 .operation_mode = "normal";
defparam \Decoder0~6 .output_mode = "comb_only";
defparam \Decoder0~6 .register_cascade_mode = "off";
defparam \Decoder0~6 .sum_lutc_input = "datac";
defparam \Decoder0~6 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y8_N4
maxii_lcell \port2_r[0] (
// Equation(s):
// port2_r[0] = DFFEAS((((\data[0]~0 ))), GLOBAL(\clk~combout ), VCC, , \Decoder0~6_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\data[0]~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder0~6_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(port2_r[0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \port2_r[0] .lut_mask = "ff00";
defparam \port2_r[0] .operation_mode = "normal";
defparam \port2_r[0] .output_mode = "reg_only";
defparam \port2_r[0] .register_cascade_mode = "off";
defparam \port2_r[0] .sum_lutc_input = "datac";
defparam \port2_r[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y8_N7
maxii_lcell \Decoder0~7 (
// Equation(s):
// \Decoder0~7_combout  = (state[1] & (((state[2] & \Decoder0~1_combout ))))

	.clk(gnd),
	.dataa(state[1]),
	.datab(vcc),
	.datac(state[2]),
	.datad(\Decoder0~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Decoder0~7_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Decoder0~7 .lut_mask = "a000";
defparam \Decoder0~7 .operation_mode = "normal";
defparam \Decoder0~7 .output_mode = "comb_only";
defparam \Decoder0~7 .register_cascade_mode = "off";
defparam \Decoder0~7 .sum_lutc_input = "datac";
defparam \Decoder0~7 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y8_N8
maxii_lcell \port2_dir_r[7] (
// Equation(s):
// port2_dir_r[7] = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \Decoder0~7_combout , \data[7]~7 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\data[7]~7 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~7_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(port2_dir_r[7]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \port2_dir_r[7] .lut_mask = "0000";
defparam \port2_dir_r[7] .operation_mode = "normal";
defparam \port2_dir_r[7] .output_mode = "reg_only";
defparam \port2_dir_r[7] .register_cascade_mode = "off";
defparam \port2_dir_r[7] .sum_lutc_input = "datac";
defparam \port2_dir_r[7] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y8_N4
maxii_lcell \port2_dir_r[3] (
// Equation(s):
// port2_dir_r[3] = DFFEAS((((\data[3]~3 ))), GLOBAL(\clk~combout ), VCC, , \Decoder0~7_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\data[3]~3 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder0~7_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(port2_dir_r[3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \port2_dir_r[3] .lut_mask = "ff00";
defparam \port2_dir_r[3] .operation_mode = "normal";
defparam \port2_dir_r[3] .output_mode = "reg_only";
defparam \port2_dir_r[3] .register_cascade_mode = "off";
defparam \port2_dir_r[3] .sum_lutc_input = "datac";
defparam \port2_dir_r[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y8_N2
maxii_lcell \port2_dir_r[2] (
// Equation(s):
// port2_dir_r[2] = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \Decoder0~7_combout , \data[2]~2 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\data[2]~2 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~7_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(port2_dir_r[2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \port2_dir_r[2] .lut_mask = "0000";
defparam \port2_dir_r[2] .operation_mode = "normal";
defparam \port2_dir_r[2] .output_mode = "reg_only";
defparam \port2_dir_r[2] .register_cascade_mode = "off";
defparam \port2_dir_r[2] .sum_lutc_input = "datac";
defparam \port2_dir_r[2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y8_N3
maxii_lcell \port2_dir_r[1] (
// Equation(s):
// port2_dir_r[1] = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \Decoder0~7_combout , \data[1]~1 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\data[1]~1 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~7_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(port2_dir_r[1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \port2_dir_r[1] .lut_mask = "0000";
defparam \port2_dir_r[1] .operation_mode = "normal";
defparam \port2_dir_r[1] .output_mode = "reg_only";
defparam \port2_dir_r[1] .register_cascade_mode = "off";
defparam \port2_dir_r[1] .sum_lutc_input = "datac";
defparam \port2_dir_r[1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y8_N0
maxii_lcell \port2_dir_r[0] (
// Equation(s):
// \WideOr6~0  = (port2_dir_r[3]) # ((port2_dir_r[2]) # ((port2_dir_r[0]) # (port2_dir_r[1])))

	.clk(\clk~combout ),
	.dataa(port2_dir_r[3]),
	.datab(port2_dir_r[2]),
	.datac(\data[0]~0 ),
	.datad(port2_dir_r[1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~7_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\WideOr6~0 ),
	.regout(port2_dir_r[0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \port2_dir_r[0] .lut_mask = "fffe";
defparam \port2_dir_r[0] .operation_mode = "normal";
defparam \port2_dir_r[0] .output_mode = "comb_only";
defparam \port2_dir_r[0] .register_cascade_mode = "off";
defparam \port2_dir_r[0] .sum_lutc_input = "qfbk";
defparam \port2_dir_r[0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y8_N6
maxii_lcell \port2_dir_r[5] (
// Equation(s):
// port2_dir_r[5] = DFFEAS((((\data[5]~5 ))), GLOBAL(\clk~combout ), VCC, , \Decoder0~7_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\data[5]~5 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder0~7_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(port2_dir_r[5]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \port2_dir_r[5] .lut_mask = "ff00";
defparam \port2_dir_r[5] .operation_mode = "normal";
defparam \port2_dir_r[5] .output_mode = "reg_only";
defparam \port2_dir_r[5] .register_cascade_mode = "off";
defparam \port2_dir_r[5] .sum_lutc_input = "datac";
defparam \port2_dir_r[5] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y8_N9
maxii_lcell \port2_dir_r[4] (
// Equation(s):
// \WideOr6~1  = (port2_dir_r[5]) # (((port2_dir_r[4])))

	.clk(\clk~combout ),
	.dataa(port2_dir_r[5]),
	.datab(vcc),
	.datac(\data[4]~4 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~7_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\WideOr6~1 ),
	.regout(port2_dir_r[4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \port2_dir_r[4] .lut_mask = "fafa";
defparam \port2_dir_r[4] .operation_mode = "normal";
defparam \port2_dir_r[4] .output_mode = "comb_only";
defparam \port2_dir_r[4] .register_cascade_mode = "off";
defparam \port2_dir_r[4] .sum_lutc_input = "qfbk";
defparam \port2_dir_r[4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y8_N5
maxii_lcell \port2_dir_r[6] (
// Equation(s):
// WideOr6 = (port2_dir_r[7]) # ((\WideOr6~0 ) # ((port2_dir_r[6]) # (\WideOr6~1 )))

	.clk(\clk~combout ),
	.dataa(port2_dir_r[7]),
	.datab(\WideOr6~0 ),
	.datac(\data[6]~6 ),
	.datad(\WideOr6~1 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~7_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(WideOr6),
	.regout(port2_dir_r[6]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \port2_dir_r[6] .lut_mask = "fffe";
defparam \port2_dir_r[6] .operation_mode = "normal";
defparam \port2_dir_r[6] .output_mode = "comb_only";
defparam \port2_dir_r[6] .register_cascade_mode = "off";
defparam \port2_dir_r[6] .sum_lutc_input = "qfbk";
defparam \port2_dir_r[6] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y8_N4
maxii_lcell \port2_r[1] (
// Equation(s):
// port2_r[1] = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \Decoder0~6_combout , \data[1]~1 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\data[1]~1 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~6_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(port2_r[1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \port2_r[1] .lut_mask = "0000";
defparam \port2_r[1] .operation_mode = "normal";
defparam \port2_r[1] .output_mode = "reg_only";
defparam \port2_r[1] .register_cascade_mode = "off";
defparam \port2_r[1] .sum_lutc_input = "datac";
defparam \port2_r[1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y8_N5
maxii_lcell \port2_r[2] (
// Equation(s):
// port2_r[2] = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \Decoder0~6_combout , \data[2]~2 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\data[2]~2 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~6_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(port2_r[2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \port2_r[2] .lut_mask = "0000";
defparam \port2_r[2] .operation_mode = "normal";
defparam \port2_r[2] .output_mode = "reg_only";
defparam \port2_r[2] .register_cascade_mode = "off";
defparam \port2_r[2] .sum_lutc_input = "datac";
defparam \port2_r[2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X8_Y8_N5
maxii_lcell \port2_r[3] (
// Equation(s):
// port2_r[3] = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \Decoder0~6_combout , \data[3]~3 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\data[3]~3 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~6_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(port2_r[3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \port2_r[3] .lut_mask = "0000";
defparam \port2_r[3] .operation_mode = "normal";
defparam \port2_r[3] .output_mode = "reg_only";
defparam \port2_r[3] .register_cascade_mode = "off";
defparam \port2_r[3] .sum_lutc_input = "datac";
defparam \port2_r[3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y8_N2
maxii_lcell \port2_r[4] (
// Equation(s):
// port2_r[4] = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \Decoder0~6_combout , \data[4]~4 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\data[4]~4 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~6_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(port2_r[4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \port2_r[4] .lut_mask = "0000";
defparam \port2_r[4] .operation_mode = "normal";
defparam \port2_r[4] .output_mode = "reg_only";
defparam \port2_r[4] .register_cascade_mode = "off";
defparam \port2_r[4] .sum_lutc_input = "datac";
defparam \port2_r[4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y8_N3
maxii_lcell \port2_r[5] (
// Equation(s):
// port2_r[5] = DFFEAS((((\data[5]~5 ))), GLOBAL(\clk~combout ), VCC, , \Decoder0~6_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\data[5]~5 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder0~6_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(port2_r[5]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \port2_r[5] .lut_mask = "ff00";
defparam \port2_r[5] .operation_mode = "normal";
defparam \port2_r[5] .output_mode = "reg_only";
defparam \port2_r[5] .register_cascade_mode = "off";
defparam \port2_r[5] .sum_lutc_input = "datac";
defparam \port2_r[5] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y8_N7
maxii_lcell \port2_r[6] (
// Equation(s):
// port2_r[6] = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \Decoder0~6_combout , \data[6]~6 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\data[6]~6 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~6_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(port2_r[6]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \port2_r[6] .lut_mask = "0000";
defparam \port2_r[6] .operation_mode = "normal";
defparam \port2_r[6] .output_mode = "reg_only";
defparam \port2_r[6] .register_cascade_mode = "off";
defparam \port2_r[6] .sum_lutc_input = "datac";
defparam \port2_r[6] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y8_N0
maxii_lcell \port2_r[7] (
// Equation(s):
// port2_r[7] = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \Decoder0~6_combout , \data[7]~7 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\data[7]~7 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~6_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(port2_r[7]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \port2_r[7] .lut_mask = "0000";
defparam \port2_r[7] .operation_mode = "normal";
defparam \port2_r[7] .output_mode = "reg_only";
defparam \port2_r[7] .register_cascade_mode = "off";
defparam \port2_r[7] .sum_lutc_input = "datac";
defparam \port2_r[7] .synch_mode = "on";
// synopsys translate_on

// Location: PIN_91,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \port3[0]~I (
	.datain(vcc),
	.oe(vcc),
	.combout(),
	.padio(port3[0]));
// synopsys translate_off
defparam \port3[0]~I .open_drain_output = "true";
defparam \port3[0]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_67,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \port3[1]~I (
	.datain(vcc),
	.oe(vcc),
	.combout(),
	.padio(port3[1]));
// synopsys translate_off
defparam \port3[1]~I .open_drain_output = "true";
defparam \port3[1]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_81,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \port3[2]~I (
	.datain(vcc),
	.oe(vcc),
	.combout(),
	.padio(port3[2]));
// synopsys translate_off
defparam \port3[2]~I .open_drain_output = "true";
defparam \port3[2]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_68,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \port3[3]~I (
	.datain(vcc),
	.oe(vcc),
	.combout(),
	.padio(port3[3]));
// synopsys translate_off
defparam \port3[3]~I .open_drain_output = "true";
defparam \port3[3]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_72,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \port3[4]~I (
	.datain(vcc),
	.oe(vcc),
	.combout(),
	.padio(port3[4]));
// synopsys translate_off
defparam \port3[4]~I .open_drain_output = "true";
defparam \port3[4]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_69,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \port3[5]~I (
	.datain(vcc),
	.oe(vcc),
	.combout(),
	.padio(port3[5]));
// synopsys translate_off
defparam \port3[5]~I .open_drain_output = "true";
defparam \port3[5]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_71,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \port3[6]~I (
	.datain(vcc),
	.oe(vcc),
	.combout(),
	.padio(port3[6]));
// synopsys translate_off
defparam \port3[6]~I .open_drain_output = "true";
defparam \port3[6]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_70,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \port3[7]~I (
	.datain(vcc),
	.oe(vcc),
	.combout(),
	.padio(port3[7]));
// synopsys translate_off
defparam \port3[7]~I .open_drain_output = "true";
defparam \port3[7]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_80,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \port4[0]~I (
	.datain(vcc),
	.oe(vcc),
	.combout(),
	.padio(port4[0]));
// synopsys translate_off
defparam \port4[0]~I .open_drain_output = "true";
defparam \port4[0]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_73,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \port4[1]~I (
	.datain(vcc),
	.oe(vcc),
	.combout(),
	.padio(port4[1]));
// synopsys translate_off
defparam \port4[1]~I .open_drain_output = "true";
defparam \port4[1]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_79,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \port4[2]~I (
	.datain(vcc),
	.oe(vcc),
	.combout(),
	.padio(port4[2]));
// synopsys translate_off
defparam \port4[2]~I .open_drain_output = "true";
defparam \port4[2]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_74,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \port4[3]~I (
	.datain(vcc),
	.oe(vcc),
	.combout(),
	.padio(port4[3]));
// synopsys translate_off
defparam \port4[3]~I .open_drain_output = "true";
defparam \port4[3]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_78,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \port4[4]~I (
	.datain(vcc),
	.oe(vcc),
	.combout(),
	.padio(port4[4]));
// synopsys translate_off
defparam \port4[4]~I .open_drain_output = "true";
defparam \port4[4]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_75,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \port4[5]~I (
	.datain(vcc),
	.oe(vcc),
	.combout(),
	.padio(port4[5]));
// synopsys translate_off
defparam \port4[5]~I .open_drain_output = "true";
defparam \port4[5]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_77,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \port4[6]~I (
	.datain(vcc),
	.oe(vcc),
	.combout(),
	.padio(port4[6]));
// synopsys translate_off
defparam \port4[6]~I .open_drain_output = "true";
defparam \port4[6]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_76,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \port4[7]~I (
	.datain(vcc),
	.oe(vcc),
	.combout(),
	.padio(port4[7]));
// synopsys translate_off
defparam \port4[7]~I .open_drain_output = "true";
defparam \port4[7]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_94,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \port5[0]~I (
	.datain(vcc),
	.oe(vcc),
	.combout(),
	.padio(port5[0]));
// synopsys translate_off
defparam \port5[0]~I .open_drain_output = "true";
defparam \port5[0]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_84,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \port5[1]~I (
	.datain(vcc),
	.oe(vcc),
	.combout(),
	.padio(port5[1]));
// synopsys translate_off
defparam \port5[1]~I .open_drain_output = "true";
defparam \port5[1]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_93,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \port5[2]~I (
	.datain(vcc),
	.oe(vcc),
	.combout(),
	.padio(port5[2]));
// synopsys translate_off
defparam \port5[2]~I .open_drain_output = "true";
defparam \port5[2]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_85,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \port5[3]~I (
	.datain(vcc),
	.oe(vcc),
	.combout(),
	.padio(port5[3]));
// synopsys translate_off
defparam \port5[3]~I .open_drain_output = "true";
defparam \port5[3]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_89,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \port5[4]~I (
	.datain(vcc),
	.oe(vcc),
	.combout(),
	.padio(port5[4]));
// synopsys translate_off
defparam \port5[4]~I .open_drain_output = "true";
defparam \port5[4]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_86,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \port5[5]~I (
	.datain(vcc),
	.oe(vcc),
	.combout(),
	.padio(port5[5]));
// synopsys translate_off
defparam \port5[5]~I .open_drain_output = "true";
defparam \port5[5]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_88,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \port5[6]~I (
	.datain(vcc),
	.oe(vcc),
	.combout(),
	.padio(port5[6]));
// synopsys translate_off
defparam \port5[6]~I .open_drain_output = "true";
defparam \port5[6]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_87,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \port5[7]~I (
	.datain(vcc),
	.oe(vcc),
	.combout(),
	.padio(port5[7]));
// synopsys translate_off
defparam \port5[7]~I .open_drain_output = "true";
defparam \port5[7]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_104,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \port6[0]~I (
	.datain(vcc),
	.oe(vcc),
	.combout(),
	.padio(port6[0]));
// synopsys translate_off
defparam \port6[0]~I .open_drain_output = "true";
defparam \port6[0]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_95,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \port6[1]~I (
	.datain(vcc),
	.oe(vcc),
	.combout(),
	.padio(port6[1]));
// synopsys translate_off
defparam \port6[1]~I .open_drain_output = "true";
defparam \port6[1]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_103,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \port6[2]~I (
	.datain(vcc),
	.oe(vcc),
	.combout(),
	.padio(port6[2]));
// synopsys translate_off
defparam \port6[2]~I .open_drain_output = "true";
defparam \port6[2]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_96,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \port6[3]~I (
	.datain(vcc),
	.oe(vcc),
	.combout(),
	.padio(port6[3]));
// synopsys translate_off
defparam \port6[3]~I .open_drain_output = "true";
defparam \port6[3]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_102,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \port6[4]~I (
	.datain(vcc),
	.oe(vcc),
	.combout(),
	.padio(port6[4]));
// synopsys translate_off
defparam \port6[4]~I .open_drain_output = "true";
defparam \port6[4]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_97,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \port6[5]~I (
	.datain(vcc),
	.oe(vcc),
	.combout(),
	.padio(port6[5]));
// synopsys translate_off
defparam \port6[5]~I .open_drain_output = "true";
defparam \port6[5]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_101,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \port6[6]~I (
	.datain(vcc),
	.oe(vcc),
	.combout(),
	.padio(port6[6]));
// synopsys translate_off
defparam \port6[6]~I .open_drain_output = "true";
defparam \port6[6]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_98,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \port6[7]~I (
	.datain(vcc),
	.oe(vcc),
	.combout(),
	.padio(port6[7]));
// synopsys translate_off
defparam \port6[7]~I .open_drain_output = "true";
defparam \port6[7]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_112,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \port7[0]~I (
	.datain(vcc),
	.oe(vcc),
	.combout(),
	.padio(port7[0]));
// synopsys translate_off
defparam \port7[0]~I .open_drain_output = "true";
defparam \port7[0]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_105,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \port7[1]~I (
	.datain(vcc),
	.oe(vcc),
	.combout(),
	.padio(port7[1]));
// synopsys translate_off
defparam \port7[1]~I .open_drain_output = "true";
defparam \port7[1]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_111,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \port7[2]~I (
	.datain(vcc),
	.oe(vcc),
	.combout(),
	.padio(port7[2]));
// synopsys translate_off
defparam \port7[2]~I .open_drain_output = "true";
defparam \port7[2]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_106,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \port7[3]~I (
	.datain(vcc),
	.oe(vcc),
	.combout(),
	.padio(port7[3]));
// synopsys translate_off
defparam \port7[3]~I .open_drain_output = "true";
defparam \port7[3]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_110,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \port7[4]~I (
	.datain(vcc),
	.oe(vcc),
	.combout(),
	.padio(port7[4]));
// synopsys translate_off
defparam \port7[4]~I .open_drain_output = "true";
defparam \port7[4]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_107,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \port7[5]~I (
	.datain(vcc),
	.oe(vcc),
	.combout(),
	.padio(port7[5]));
// synopsys translate_off
defparam \port7[5]~I .open_drain_output = "true";
defparam \port7[5]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_109,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \port7[6]~I (
	.datain(vcc),
	.oe(vcc),
	.combout(),
	.padio(port7[6]));
// synopsys translate_off
defparam \port7[6]~I .open_drain_output = "true";
defparam \port7[6]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_108,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \port7[7]~I (
	.datain(vcc),
	.oe(vcc),
	.combout(),
	.padio(port7[7]));
// synopsys translate_off
defparam \port7[7]~I .open_drain_output = "true";
defparam \port7[7]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_122,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \port8[0]~I (
	.datain(vcc),
	.oe(vcc),
	.combout(),
	.padio(port8[0]));
// synopsys translate_off
defparam \port8[0]~I .open_drain_output = "true";
defparam \port8[0]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_113,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \port8[1]~I (
	.datain(vcc),
	.oe(vcc),
	.combout(),
	.padio(port8[1]));
// synopsys translate_off
defparam \port8[1]~I .open_drain_output = "true";
defparam \port8[1]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_121,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \port8[2]~I (
	.datain(vcc),
	.oe(vcc),
	.combout(),
	.padio(port8[2]));
// synopsys translate_off
defparam \port8[2]~I .open_drain_output = "true";
defparam \port8[2]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_114,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \port8[3]~I (
	.datain(vcc),
	.oe(vcc),
	.combout(),
	.padio(port8[3]));
// synopsys translate_off
defparam \port8[3]~I .open_drain_output = "true";
defparam \port8[3]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_120,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \port8[4]~I (
	.datain(vcc),
	.oe(vcc),
	.combout(),
	.padio(port8[4]));
// synopsys translate_off
defparam \port8[4]~I .open_drain_output = "true";
defparam \port8[4]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_117,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \port8[5]~I (
	.datain(vcc),
	.oe(vcc),
	.combout(),
	.padio(port8[5]));
// synopsys translate_off
defparam \port8[5]~I .open_drain_output = "true";
defparam \port8[5]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_119,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \port8[6]~I (
	.datain(vcc),
	.oe(vcc),
	.combout(),
	.padio(port8[6]));
// synopsys translate_off
defparam \port8[6]~I .open_drain_output = "true";
defparam \port8[6]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_118,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \port8[7]~I (
	.datain(vcc),
	.oe(vcc),
	.combout(),
	.padio(port8[7]));
// synopsys translate_off
defparam \port8[7]~I .open_drain_output = "true";
defparam \port8[7]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_123,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \port9[0]~I (
	.datain(vcc),
	.oe(vcc),
	.combout(),
	.padio(port9[0]));
// synopsys translate_off
defparam \port9[0]~I .open_drain_output = "true";
defparam \port9[0]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_125,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \port9[1]~I (
	.datain(vcc),
	.oe(vcc),
	.combout(),
	.padio(port9[1]));
// synopsys translate_off
defparam \port9[1]~I .open_drain_output = "true";
defparam \port9[1]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_124,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \port9[2]~I (
	.datain(vcc),
	.oe(vcc),
	.combout(),
	.padio(port9[2]));
// synopsys translate_off
defparam \port9[2]~I .open_drain_output = "true";
defparam \port9[2]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_127,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \port9[3]~I (
	.datain(vcc),
	.oe(vcc),
	.combout(),
	.padio(port9[3]));
// synopsys translate_off
defparam \port9[3]~I .open_drain_output = "true";
defparam \port9[3]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_132,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \port9[4]~I (
	.datain(vcc),
	.oe(vcc),
	.combout(),
	.padio(port9[4]));
// synopsys translate_off
defparam \port9[4]~I .open_drain_output = "true";
defparam \port9[4]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_129,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \port9[5]~I (
	.datain(vcc),
	.oe(vcc),
	.combout(),
	.padio(port9[5]));
// synopsys translate_off
defparam \port9[5]~I .open_drain_output = "true";
defparam \port9[5]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_131,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \port9[6]~I (
	.datain(vcc),
	.oe(vcc),
	.combout(),
	.padio(port9[6]));
// synopsys translate_off
defparam \port9[6]~I .open_drain_output = "true";
defparam \port9[6]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_130,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \port9[7]~I (
	.datain(vcc),
	.oe(vcc),
	.combout(),
	.padio(port9[7]));
// synopsys translate_off
defparam \port9[7]~I .open_drain_output = "true";
defparam \port9[7]~I .operation_mode = "bidir";
// synopsys translate_on

endmodule
