Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 840c1ff40d7f4d8a8da8f0567f9f51ac --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L secureip --snapshot tb_ALU_func_synth xil_defaultlib.tb_ALU xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 15 for port 'SW' [D:/8190894/ALU/ALU.srcs/sim_1/new/tb_ALU.v:27]
ERROR: [VRFC 10-3236] concurrent assignment to a non-net 'B' is not permitted [D:/8190894/ALU/ALU.srcs/sim_1/new/tb_ALU.v:27]
ERROR: [VRFC 10-2922] 'ALU_RISC_V' expects 4 arguments [D:/8190894/ALU/ALU.srcs/sim_1/new/tb_ALU.v:27]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
