Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.2 (win64) Build 1266856 Fri Jun 26 16:35:25 MDT 2015
| Date         : Sat Dec 16 15:39:37 2017
| Host         : EALAB01 running 64-bit Service Pack 1  (build 7601)
| Command      : report_control_sets -verbose -file TopModule_control_sets_placed.rpt
| Design       : TopModule
| Device       : xc7a35t
--------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+-------------------------------------------------------------------+-------+
|                               Status                              | Count |
+-------------------------------------------------------------------+-------+
| Number of unique control sets                                     |    11 |
| Minimum Number of register sites lost to control set restrictions |    36 |
+-------------------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              59 |           21 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              45 |           15 |
| Yes          | No                    | No                     |              38 |           12 |
| Yes          | No                    | Yes                    |               4 |            1 |
| Yes          | Yes                   | No                     |              26 |            7 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+----------------+--------------------------------------+------------------------------------+------------------+----------------+
|  Clock Signal  |             Enable Signal            |          Set/Reset Signal          | Slice Load Count | Bel Load Count |
+----------------+--------------------------------------+------------------------------------+------------------+----------------+
|  clk_IBUF_BUFG | steppermotor/rotation_duration_saved |                                    |                2 |              4 |
|  clk_IBUF_BUFG | keypad/key_valid                     | reset_IBUF                         |                1 |              4 |
|  clk_IBUF_BUFG | keypad/FSM_onehot_row[4]_i_1_n_0     |                                    |                1 |              4 |
|  clk_IBUF_BUFG | rasdom/p_0_in                        |                                    |                2 |              5 |
|  clk_IBUF_BUFG | keypad/count_deb                     | keypad/count_deb[5]_i_1_n_0        |                2 |              6 |
|  clk_IBUF_BUFG | keypad/clk_en2                       |                                    |                3 |              9 |
|  clk_IBUF_BUFG |                                      | reset_IBUF                         |                7 |             16 |
|  clk_IBUF_BUFG | keypad/key_valid                     |                                    |                4 |             16 |
|  clk_IBUF_BUFG | steppermotor/stepmotor_inst0/sel     | steppermotor/stepmotor_inst0/clear |                5 |             20 |
|  clk_IBUF_BUFG |                                      | steppermotor/count[28]_i_1_n_0     |                8 |             29 |
|  clk_IBUF_BUFG |                                      |                                    |               22 |             60 |
+----------------+--------------------------------------+------------------------------------+------------------+----------------+


