[{"DBLP title": "Reconfiguration of IIR filters in response to computer resource availability.", "DBLP authors": ["Bonnie H. Ferri", "Aldo A. Ferri"], "year": 2009, "MAG papers": [{"PaperId": 2089494736, "PaperTitle": "reconfiguration of iir filters in response to computer resource availability", "Year": 2009, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["georgia institute of technology", "georgia institute of technology"]}], "source": "ES"}, {"DBLP title": "A truly two-dimensional systolic array FPGA implementation of QR decomposition.", "DBLP authors": ["Xiaojun Wang", "Miriam Leeser"], "year": 2009, "MAG papers": [{"PaperId": 1986431723, "PaperTitle": "a truly two dimensional systolic array fpga implementation of qr decomposition", "Year": 2009, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": ["northeastern university", null]}], "source": "ES"}, {"DBLP title": "Application development with the FlexWAFE real-time stream processing architecture for FPGAs.", "DBLP authors": ["Amilcar do Carmo Lucas", "Henning Sahlbach", "Sean Whitty", "Sven Heithecker", "Rolf Ernst"], "year": 2009, "MAG papers": [{"PaperId": 2074099885, "PaperTitle": "application development with the flexwafe real time stream processing architecture for fpgas", "Year": 2009, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": ["braunschweig university of technology", "braunschweig university of technology", "braunschweig university of technology", "braunschweig university of technology", "braunschweig university of technology"]}], "source": "ES"}, {"DBLP title": "An approximation algorithm for scheduling on heterogeneous reconfigurable resources.", "DBLP authors": ["Ani Nahapetian", "Philip Brisk", "Soheil Ghiasi", "Majid Sarrafzadeh"], "year": 2009, "MAG papers": [{"PaperId": 2115638297, "PaperTitle": "an approximation algorithm for scheduling on heterogeneous reconfigurable resources", "Year": 2009, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": ["university of california riverside", "university of california davis", "university of california los angeles", "university of california los angeles"]}], "source": "ES"}, {"DBLP title": "Slotless module-based reconfiguration of embedded FPGAs.", "DBLP authors": ["Cameron D. Patterson", "Peter Athanas", "Matthew Shelburne", "John W. Bowen", "Jorge Sur\u00eds", "T. Dunham", "J. Rice"], "year": 2009, "MAG papers": [{"PaperId": 1970262313, "PaperTitle": "slotless module based reconfiguration of embedded fpgas", "Year": 2009, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": ["virginia tech", "virginia tech", "virginia tech", "virginia tech", "virginia tech", "virginia tech", "virginia tech"]}], "source": "ES"}, {"DBLP title": "A packet-switched network architecture for reconfigurable computing.", "DBLP authors": ["Scott Lloyd", "Quinn Snell"], "year": 2009, "MAG papers": [{"PaperId": 2062438251, "PaperTitle": "a packet switched network architecture for reconfigurable computing", "Year": 2009, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["brigham young university", "brigham young university"]}], "source": "ES"}, {"DBLP title": "ReconOS: Multithreaded programming for reconfigurable computers.", "DBLP authors": ["Enno L\u00fcbbers", "Marco Platzner"], "year": 2009, "MAG papers": [{"PaperId": 1990079240, "PaperTitle": "reconos multithreaded programming for reconfigurable computers", "Year": 2009, "CitationCount": 90, "EstimatedCitation": 146, "Affiliations": ["university of paderborn", "university of paderborn"]}], "source": "ES"}, {"DBLP title": "Scalable FPGA-based architecture for DCT computation using dynamic partial reconfiguration.", "DBLP authors": ["Jian Huang", "Matthew Parris", "Jooheung Lee", "Ronald F. DeMara"], "year": 2009, "MAG papers": [{"PaperId": 2058476306, "PaperTitle": "scalable fpga based architecture for dct computation using dynamic partial reconfiguration", "Year": 2009, "CitationCount": 35, "EstimatedCitation": 106, "Affiliations": ["university of central florida", "university of central florida", "university of central florida", "university of central florida"]}], "source": "ES"}, {"DBLP title": "REDEFINE: Runtime reconfigurable polymorphic ASIC.", "DBLP authors": ["Mythri Alle", "Keshavan Varadarajan", "Alexander Fell", "C. Ramesh Reddy", "Joseph Nimmy", "Saptarsi Das", "Prasenjit Biswas", "Jugantor Chetia", "Adarsha Rao", "S. K. Nandy", "Ranjani Narayan"], "year": 2009, "MAG papers": [{"PaperId": 1968238550, "PaperTitle": "redefine runtime reconfigurable polymorphic asic", "Year": 2009, "CitationCount": 45, "EstimatedCitation": 45, "Affiliations": ["indian institute of science", "indian institute of science", null, "indian institute of science", "indian institute of science", "indian institute of science", "indian institute of science", "indian institute of science", "indian institute of science", "indian institute of science", "indian institute of science"]}], "source": "ES"}, {"DBLP title": "FPGA placement using space-filling curves: Theory meets practice.", "DBLP authors": ["Pritha Banerjee", "Susmita Sur-Kolay", "Arijit Bishnu", "Sandip Das", "Subhas C. Nandy", "Subhasis Bhattacharjee"], "year": 2009, "MAG papers": [{"PaperId": 2045443140, "PaperTitle": "fpga placement using space filling curves theory meets practice", "Year": 2009, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": ["indian statistical institute", "indian statistical institute", null, "indian statistical institute", "indian statistical institute", "indian statistical institute"]}], "source": "ES"}, {"DBLP title": "Power scalability in a mesh-connected reconfigurable architecture.", "DBLP authors": ["Paul Beckett"], "year": 2009, "MAG papers": [{"PaperId": 2000095533, "PaperTitle": "power scalability in a mesh connected reconfigurable architecture", "Year": 2009, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["rmit university"]}], "source": "ES"}, {"DBLP title": "Spin transfer torque (STT)-MRAM-based runtime reconfiguration FPGA circuit.", "DBLP authors": ["Weisheng Zhao", "Eric Belhaire", "Claude Chappert", "Pascale Mazoyer"], "year": 2009, "MAG papers": [{"PaperId": 2031539925, "PaperTitle": "spin transfer torque stt mram based runtime reconfiguration fpga circuit", "Year": 2009, "CitationCount": 99, "EstimatedCitation": 139, "Affiliations": ["stmicroelectronics", "centre national de la recherche scientifique", "centre national de la recherche scientifique", "centre national de la recherche scientifique"]}], "source": "ES"}, {"DBLP title": "Energy-efficient encoding techniques for off-chip data buses.", "DBLP authors": ["Dinesh C. Suresh", "Banit Agrawal", "Jun Yang", "Walid A. Najjar"], "year": 2009, "MAG papers": [{"PaperId": 2005624096, "PaperTitle": "energy efficient encoding techniques for off chip data buses", "Year": 2009, "CitationCount": 18, "EstimatedCitation": 18, "Affiliations": ["university of california riverside", "university of california riverside", "university of california riverside", "university of california riverside"]}], "source": "ES"}, {"DBLP title": "On the exploitation of loop-level parallelism in embedded applications.", "DBLP authors": ["Arun Kejariwal", "Alexander V. Veidenbaum", "Alexandru Nicolau", "Milind Girkar", "Xinmin Tian", "Hideki Saito"], "year": 2009, "MAG papers": [{"PaperId": 2006406264, "PaperTitle": "on the exploitation of loop level parallelism in embedded applications", "Year": 2009, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": ["university of california irvine", "intel", "university of california irvine", "intel", "university of california irvine", "intel"]}], "source": "ES"}, {"DBLP title": "Throughput-driven synthesis of embedded software for pipelined execution on multicore architectures.", "DBLP authors": ["Matin Hashemi", "Soheil Ghiasi"], "year": 2009, "MAG papers": [{"PaperId": 2067600201, "PaperTitle": "throughput driven synthesis of embedded software for pipelined execution on multicore architectures", "Year": 2009, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": ["university of california davis", "university of california davis"]}], "source": "ES"}, {"DBLP title": "A comparison of software platforms for wireless sensor networks: MANTIS, TinyOS, and ZigBee.", "DBLP authors": ["Mohammad Mostafizur Rahman Mozumdar", "Luciano Lavagno", "Laura Vanzago"], "year": 2009, "MAG papers": [{"PaperId": 2071123501, "PaperTitle": "a comparison of software platforms for wireless sensor networks mantis tinyos and zigbee", "Year": 2009, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": ["polytechnic university of turin", "stmicroelectronics", "polytechnic university of turin"]}], "source": "ES"}, {"DBLP title": "Modeling and analysis of core-centric network processors.", "DBLP authors": ["Yi-Neng Lin", "Ying-Dar Lin", "Kuo-Kun Tseng", "Yuan-Cheng Lai"], "year": 2009, "MAG papers": [{"PaperTitle": "modeling and analysis of core centric network processors", "PaperId": 2124656225, "Year": 2008, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["national chiao tung university", "national chiao tung university", "national chiao tung university", "national taiwan university of science and technology"], "Authors": [2156391043, 2171897248, 2090976810, 2158087061]}], "source": "MAG"}, {"DBLP title": "Cross-layer customization for rapid and low-cost task preemption in multitasked embedded systems.", "DBLP authors": ["Xiangrong Zhou", "Peter Petrov"], "year": 2009, "MAG papers": [{"PaperId": 2012430669, "PaperTitle": "cross layer customization for rapid and low cost task preemption in multitasked embedded systems", "Year": 2009, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["university of maryland college park", "university of maryland college park"]}], "source": "ES"}, {"DBLP title": "Low-latency time-portable real-time programming with Exotasks.", "DBLP authors": ["Joshua S. Auerbach", "David F. Bacon", "Daniel T. Iercan", "Christoph M. Kirsch", "V. T. Rajan", "Harald R\u00f6ck", "Rainer Trummer"], "year": 2009, "MAG papers": [{"PaperId": 2041012842, "PaperTitle": "low latency time portable real time programming with exotasks", "Year": 2009, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": [null, "ibm", null, null, null, null, null]}], "source": "ES"}, {"DBLP title": "Register coalescing techniques for heterogeneous register architecture with copy sifting.", "DBLP authors": ["Minwook Ahn", "Yunheung Paek"], "year": 2009, "MAG papers": [{"PaperId": 2078229301, "PaperTitle": "register coalescing techniques for heterogeneous register architecture with copy sifting", "Year": 2009, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["seoul national university", "seoul national university"]}], "source": "ES"}, {"DBLP title": "Reducing memory requirements of resource-constrained applications.", "DBLP authors": ["Priya Unnikrishnan", "Guangyu Chen", "Mahmut T. Kandemir", "Mustafa Karak\u00f6y", "Ibrahim Kolcu"], "year": 2009, "MAG papers": [{"PaperId": 2033682515, "PaperTitle": "reducing memory requirements of resource constrained applications", "Year": 2009, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["ibm", "microsoft", "imperial college london", "pennsylvania state university", null]}], "source": "ES"}, {"DBLP title": "Analytic modeling of network processors for parallel workload mapping.", "DBLP authors": ["Ning Weng", "Tilman Wolf"], "year": 2009, "MAG papers": [{"PaperId": 1980478243, "PaperTitle": "analytic modeling of network processors for parallel workload mapping", "Year": 2009, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": ["southern illinois university carbondale", "university of massachusetts amherst"]}], "source": "ES"}, {"DBLP title": "A fast scalable automaton-matching accelerator for embedded content processors.", "DBLP authors": ["Kuo-Kun Tseng", "Yuan-Cheng Lai", "Ying-Dar Lin", "Tsern-Huei Lee"], "year": 2009, "MAG papers": [{"PaperId": 2132845419, "PaperTitle": "a fast scalable automaton matching accelerator for embedded content processors", "Year": 2009, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": ["national chiao tung university", "national chiao tung university", "hungkuang university", "national taiwan university of science and technology"]}], "source": "ES"}, {"DBLP title": "Hybrid-compiled simulation: An efficient technique for instruction-set architecture simulation.", "DBLP authors": ["Mehrdad Reshadi", "Prabhat Mishra", "Nikil D. Dutt"], "year": 2009, "MAG papers": [{"PaperId": 1975499774, "PaperTitle": "hybrid compiled simulation an efficient technique for instruction set architecture simulation", "Year": 2009, "CitationCount": 30, "EstimatedCitation": 30, "Affiliations": ["university of florida", "university of california irvine", "university of california irvine"]}], "source": "ES"}, {"DBLP title": "Memory allocation for embedded systems with a compile-time-unknown scratch-pad size.", "DBLP authors": ["Nghi Nguyen", "Angel Dominguez", "Rajeev Barua"], "year": 2009, "MAG papers": [{"PaperId": 1979940985, "PaperTitle": "memory allocation for embedded systems with a compile time unknown scratch pad size", "Year": 2009, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": ["university of maryland college park", "university of maryland college park", "university of maryland college park"]}], "source": "ES"}, {"DBLP title": "Design and implementation of a MicroBlaze-based warp processor.", "DBLP authors": ["Roman L. Lysecky", "Frank Vahid"], "year": 2009, "MAG papers": [{"PaperId": 1990771216, "PaperTitle": "design and implementation of a microblaze based warp processor", "Year": 2009, "CitationCount": 40, "EstimatedCitation": 51, "Affiliations": ["university of arizona", "university of california riverside"]}], "source": "ES"}, {"DBLP title": "MEMMU: Memory expansion for MMU-less embedded systems.", "DBLP authors": ["Lan S. Bai", "Lei Yang", "Robert P. Dick"], "year": 2009, "MAG papers": [{"PaperId": 2126050136, "PaperTitle": "memmu memory expansion for mmu less embedded systems", "Year": 2009, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": ["northwestern university", "northwestern university", "northwestern university"]}], "source": "ES"}, {"DBLP title": "A novel software framework for embedded multiprocessor smart cameras.", "DBLP authors": ["Andreas Doblander", "Andreas Zoufal", "Bernhard Rinner"], "year": 2009, "MAG papers": [{"PaperId": 1989242507, "PaperTitle": "a novel software framework for embedded multiprocessor smart cameras", "Year": 2009, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": [null, null, null]}], "source": "ES"}, {"DBLP title": "Code transformation and instruction set extension.", "DBLP authors": ["Alastair Colin Murray", "Richard Vincent Bennett", "Bj\u00f6rn Franke", "Nigel P. Topham"], "year": 2009, "MAG papers": [{"PaperId": 2049159104, "PaperTitle": "code transformation and instruction set extension", "Year": 2009, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": ["university of edinburgh", "university of edinburgh", "university of edinburgh", "university of edinburgh"]}], "source": "ES"}, {"DBLP title": "Compiler-assisted soft error detection under performance and energy constraints in embedded systems.", "DBLP authors": ["Jie S. Hu", "Feihui Li", "Vijay Degalahal", "Mahmut T. Kandemir", "Narayanan Vijaykrishnan", "Mary Jane Irwin"], "year": 2009, "MAG papers": [{"PaperId": 2025060113, "PaperTitle": "compiler assisted soft error detection under performance and energy constraints in embedded systems", "Year": 2009, "CitationCount": 32, "EstimatedCitation": 52, "Affiliations": ["pennsylvania state university", "pennsylvania state university", "pennsylvania state university", "pennsylvania state university", "pennsylvania state university", "new jersey institute of technology"]}], "source": "ES"}, {"DBLP title": "An efficient placement and routing technique for fault-tolerant distributed embedded computing.", "DBLP authors": ["Roozbeh Jafari", "Hassan Ghasemzadeh", "Foad Dabiri", "Ani Nahapetian", "Majid Sarrafzadeh"], "year": 2009, "MAG papers": [{"PaperId": 2617729566, "PaperTitle": "an efficient placement and routing technique for fault tolerant distributed embedded computing", "Year": 2009, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["university of texas at dallas", "university of california los angeles", "university of california los angeles", "university of texas at dallas", "university of california los angeles"]}], "source": "ES"}, {"DBLP title": "Classes and inheritance in actor-oriented design.", "DBLP authors": ["Edward A. Lee", "Xiaojun Liu", "Stephen Neuendorffer"], "year": 2009, "MAG papers": [{"PaperId": 1971855334, "PaperTitle": "classes and inheritance in actor oriented design", "Year": 2009, "CitationCount": 23, "EstimatedCitation": 23, "Affiliations": ["xilinx", "sun microsystems", "university of california berkeley"]}], "source": "ES"}, {"DBLP title": "SystemC/C-based model-driven design for embedded systems.", "DBLP authors": ["Elvinia Riccobene", "Patrizia Scandurra", "Sara Bocchio", "Alberto Rosti", "Luigi Lavazza", "Luigi Mantellini"], "year": 2009, "MAG papers": [{"PaperId": 2011494809, "PaperTitle": "systemc c based model driven design for embedded systems", "Year": 2009, "CitationCount": 27, "EstimatedCitation": 27, "Affiliations": ["stmicroelectronics", "university of milan", null, "stmicroelectronics", null, null]}], "source": "ES"}, {"DBLP title": "Minimizing CPU energy in real-time systems with discrete speed management.", "DBLP authors": ["Enrico Bini", "Giorgio C. Buttazzo", "Giuseppe Lipari"], "year": 2009, "MAG papers": [{"PaperId": 2004220906, "PaperTitle": "minimizing cpu energy in real time systems with discrete speed management", "Year": 2009, "CitationCount": 44, "EstimatedCitation": 69, "Affiliations": ["sant anna school of advanced studies", "sant anna school of advanced studies", "sant anna school of advanced studies"]}], "source": "ES"}, {"DBLP title": "Functional test generation using design and property decomposition techniques.", "DBLP authors": ["Heon-Mo Koo", "Prabhat Mishra"], "year": 2009, "MAG papers": [{"PaperId": 2087214779, "PaperTitle": "functional test generation using design and property decomposition techniques", "Year": 2009, "CitationCount": 21, "EstimatedCitation": 21, "Affiliations": ["university of florida", "university of florida"]}], "source": "ES"}]