#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "D:\iverilog\lib\ivl\system.vpi";
:vpi_module "D:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "D:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "D:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "D:\iverilog\lib\ivl\va_math.vpi";
S_0000028d9a216de0 .scope module, "top_tb" "top_tb" 2 3;
 .timescale -9 -12;
v0000028d9a274570_0 .var "clk", 0 0;
v0000028d9a275f10_0 .var/i "i", 31 0;
E_0000028d9a208790 .event anyedge, v0000028d9a203e70_0;
S_0000028d9a1f50e0 .scope module, "uut" "top" 2 8, 3 11 0, S_0000028d9a216de0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
v0000028d9a275470_0 .net "Branchcontrol", 0 0, v0000028d9a273aa0_0;  1 drivers
v0000028d9a275d30_0 .net "Branchnotequal", 0 0, v0000028d9a272ba0_0;  1 drivers
v0000028d9a2755b0_0 .net "Jumpcontrol", 0 0, v0000028d9a272380_0;  1 drivers
v0000028d9a274b10_0 .net "Result_zero", 0 0, v0000028d9a272a60_0;  1 drivers
v0000028d9a2744d0_0 .net "Src_ALU", 0 0, v0000028d9a274610_0;  1 drivers
v0000028d9a274430_0 .net "clk", 0 0, v0000028d9a274570_0;  1 drivers
v0000028d9a2753d0_0 .net "controlALU", 3 0, v0000028d9a272ce0_0;  1 drivers
v0000028d9a275a10_0 .net "control_mem", 5 0, v0000028d9a273140_0;  1 drivers
v0000028d9a275510_0 .net "dstRegister", 0 0, v0000028d9a272b00_0;  1 drivers
v0000028d9a275650_0 .net "final_op", 1 0, v0000028d9a273b40_0;  1 drivers
v0000028d9a275e70_0 .net "final_result", 31 0, v0000028d9a273c80_0;  1 drivers
v0000028d9a275b50_0 .net "function_memory", 5 0, v0000028d9a2726a0_0;  1 drivers
v0000028d9a2750b0_0 .net "in", 31 0, v0000028d9a2747f0_0;  1 drivers
v0000028d9a275bf0_0 .net "instruction_memory", 31 0, v0000028d9a2729c0_0;  1 drivers
v0000028d9a274bb0_0 .net "memorytoregister", 0 0, v0000028d9a272420_0;  1 drivers
v0000028d9a274e30_0 .net "out", 31 0, v0000028d9a273460_0;  1 drivers
v0000028d9a275150_0 .net "read_data1", 31 0, L_0000028d9a217480;  1 drivers
v0000028d9a2746b0_0 .net "read_data2", 31 0, L_0000028d9a217b80;  1 drivers
v0000028d9a274750_0 .net "readmemory", 0 0, v0000028d9a272ec0_0;  1 drivers
v0000028d9a275790_0 .net "register_data", 31 0, v0000028d9a204190_0;  1 drivers
v0000028d9a2749d0_0 .net "writeRegister", 0 0, v0000028d9a2742f0_0;  1 drivers
v0000028d9a2756f0_0 .net "writememory", 0 0, v0000028d9a275330_0;  1 drivers
S_0000028d9a1f5270 .scope module, "mem" "data_memory" 3 76, 4 3 0, S_0000028d9a1f50e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "address";
    .port_info 2 /INPUT 32 "writeData";
    .port_info 3 /INPUT 32 "result";
    .port_info 4 /INPUT 1 "write_memory";
    .port_info 5 /INPUT 1 "read_memory";
    .port_info 6 /INPUT 1 "memory_to_register";
    .port_info 7 /OUTPUT 32 "readData";
v0000028d9a2036f0_0 .net "address", 31 0, v0000028d9a273c80_0;  alias, 1 drivers
v0000028d9a203e70_0 .net "clk", 0 0, v0000028d9a274570_0;  alias, 1 drivers
v0000028d9a203830 .array "memory_data", 0 31, 31 0;
v0000028d9a2040f0_0 .net "memory_to_register", 0 0, v0000028d9a272420_0;  alias, 1 drivers
v0000028d9a204190_0 .var "readData", 31 0;
v0000028d9a204230_0 .net "read_memory", 0 0, v0000028d9a272ec0_0;  alias, 1 drivers
v0000028d9a273be0_0 .net "result", 31 0, v0000028d9a273c80_0;  alias, 1 drivers
v0000028d9a273e60_0 .net "writeData", 31 0, L_0000028d9a217b80;  alias, 1 drivers
v0000028d9a2731e0_0 .net "write_memory", 0 0, v0000028d9a275330_0;  alias, 1 drivers
E_0000028d9a2085d0 .event anyedge, v0000028d9a2036f0_0, v0000028d9a2040f0_0, v0000028d9a204230_0;
E_0000028d9a207cd0 .event posedge, v0000028d9a203e70_0;
S_0000028d9a1baeb0 .scope module, "reg1" "Register" 3 33, 5 3 0, S_0000028d9a1f50e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "instruction";
    .port_info 2 /INPUT 1 "WriteEnable";
    .port_info 3 /INPUT 1 "destination";
    .port_info 4 /INPUT 32 "WriteData";
    .port_info 5 /OUTPUT 32 "ReadData1";
    .port_info 6 /OUTPUT 32 "ReadData2";
L_0000028d9a217480 .functor BUFZ 32, L_0000028d9a274890, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000028d9a217b80 .functor BUFZ 32, L_0000028d9a275c90, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000028d9a272f60_0 .net "ReadData1", 31 0, L_0000028d9a217480;  alias, 1 drivers
v0000028d9a273d20_0 .net "ReadData2", 31 0, L_0000028d9a217b80;  alias, 1 drivers
v0000028d9a273820 .array "RegData", 0 31, 31 0;
v0000028d9a272560_0 .net "WriteData", 31 0, v0000028d9a204190_0;  alias, 1 drivers
v0000028d9a273000_0 .net "WriteEnable", 0 0, v0000028d9a2742f0_0;  alias, 1 drivers
L_0000028d9a27a048 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000028d9a272600_0 .net *"_ivl_11", 1 0, L_0000028d9a27a048;  1 drivers
v0000028d9a2724c0_0 .net *"_ivl_14", 31 0, L_0000028d9a275c90;  1 drivers
v0000028d9a273500_0 .net *"_ivl_17", 4 0, L_0000028d9a2741b0;  1 drivers
v0000028d9a272740_0 .net *"_ivl_18", 6 0, L_0000028d9a274c50;  1 drivers
L_0000028d9a27a090 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000028d9a273f00_0 .net *"_ivl_21", 1 0, L_0000028d9a27a090;  1 drivers
v0000028d9a272880_0 .net *"_ivl_4", 31 0, L_0000028d9a274890;  1 drivers
v0000028d9a273dc0_0 .net *"_ivl_7", 4 0, L_0000028d9a275830;  1 drivers
v0000028d9a2738c0_0 .net *"_ivl_8", 6 0, L_0000028d9a275ab0;  1 drivers
v0000028d9a273640_0 .net "clk", 0 0, v0000028d9a274570_0;  alias, 1 drivers
v0000028d9a273320_0 .net "dest_for_imm", 4 0, L_0000028d9a2751f0;  1 drivers
v0000028d9a272060_0 .net "dest_for_reg", 4 0, L_0000028d9a275290;  1 drivers
v0000028d9a272d80_0 .net "destination", 0 0, v0000028d9a272b00_0;  alias, 1 drivers
v0000028d9a2727e0_0 .var/i "i", 31 0;
v0000028d9a2733c0_0 .net "instruction", 31 0, v0000028d9a2729c0_0;  alias, 1 drivers
L_0000028d9a2751f0 .part v0000028d9a2729c0_0, 16, 5;
L_0000028d9a275290 .part v0000028d9a2729c0_0, 11, 5;
L_0000028d9a274890 .array/port v0000028d9a273820, L_0000028d9a275ab0;
L_0000028d9a275830 .part v0000028d9a2729c0_0, 21, 5;
L_0000028d9a275ab0 .concat [ 5 2 0 0], L_0000028d9a275830, L_0000028d9a27a048;
L_0000028d9a275c90 .array/port v0000028d9a273820, L_0000028d9a274c50;
L_0000028d9a2741b0 .part v0000028d9a2729c0_0, 16, 5;
L_0000028d9a274c50 .concat [ 5 2 0 0], L_0000028d9a2741b0, L_0000028d9a27a090;
S_0000028d9a1bb040 .scope module, "t1" "Program_counter" 3 19, 6 3 0, S_0000028d9a1f50e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "nextPC";
    .port_info 2 /OUTPUT 32 "PC";
v0000028d9a273460_0 .var "PC", 31 0;
v0000028d9a2730a0_0 .net "clk", 0 0, v0000028d9a274570_0;  alias, 1 drivers
v0000028d9a272920_0 .net "nextPC", 31 0, v0000028d9a2747f0_0;  alias, 1 drivers
S_0000028d9a1ad040 .scope module, "t2" "instruction_memory" 3 25, 7 3 0, S_0000028d9a1f50e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /OUTPUT 6 "control";
    .port_info 2 /OUTPUT 6 "func";
    .port_info 3 /OUTPUT 32 "instruction";
v0000028d9a272100_0 .net "address", 31 0, v0000028d9a273460_0;  alias, 1 drivers
v0000028d9a273140_0 .var "control", 5 0;
v0000028d9a2726a0_0 .var "func", 5 0;
v0000028d9a273780_0 .var/i "i", 31 0;
v0000028d9a2729c0_0 .var "instruction", 31 0;
v0000028d9a2735a0 .array "memory_instr", 0 31, 31 0;
E_0000028d9a207dd0 .event anyedge, v0000028d9a273460_0;
S_0000028d9a1ad1d0 .scope module, "t4" "ALU" 3 44, 8 3 0, S_0000028d9a1f50e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "data1";
    .port_info 1 /INPUT 32 "read2";
    .port_info 2 /INPUT 32 "instruction";
    .port_info 3 /INPUT 1 "source";
    .port_info 4 /INPUT 4 "ctrl_alu";
    .port_info 5 /OUTPUT 1 "zero";
    .port_info 6 /OUTPUT 32 "ALUresult";
v0000028d9a273c80_0 .var "ALUresult", 31 0;
v0000028d9a2736e0_0 .net "ctrl_alu", 3 0, v0000028d9a272ce0_0;  alias, 1 drivers
v0000028d9a273280_0 .net "data1", 31 0, L_0000028d9a217480;  alias, 1 drivers
v0000028d9a272e20_0 .var "data2", 31 0;
v0000028d9a2721a0_0 .net "instruction", 31 0, v0000028d9a2729c0_0;  alias, 1 drivers
v0000028d9a273960_0 .net "read2", 31 0, L_0000028d9a217b80;  alias, 1 drivers
v0000028d9a273a00_0 .net "source", 0 0, v0000028d9a274610_0;  alias, 1 drivers
v0000028d9a272a60_0 .var "zero", 0 0;
E_0000028d9a208b50 .event anyedge, v0000028d9a2736e0_0, v0000028d9a272e20_0, v0000028d9a272f60_0;
E_0000028d9a2082d0 .event anyedge, v0000028d9a2733c0_0, v0000028d9a273e60_0, v0000028d9a273a00_0;
S_0000028d9a1c24b0 .scope module, "t5" "ALU_control" 3 55, 9 3 0, S_0000028d9a1f50e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "Operation";
    .port_info 1 /INPUT 6 "instruction";
    .port_info 2 /OUTPUT 4 "ctrl_alu";
v0000028d9a272c40_0 .net "Operation", 1 0, v0000028d9a273b40_0;  alias, 1 drivers
v0000028d9a272ce0_0 .var "ctrl_alu", 3 0;
v0000028d9a272240_0 .net "instruction", 5 0, v0000028d9a2726a0_0;  alias, 1 drivers
E_0000028d9a207e10 .event anyedge, v0000028d9a2726a0_0, v0000028d9a272c40_0;
S_0000028d9a1c2640 .scope module, "t6" "Control" 3 61, 10 3 0, S_0000028d9a1f50e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "instruction";
    .port_info 1 /OUTPUT 1 "destination";
    .port_info 2 /OUTPUT 1 "jump_or_not";
    .port_info 3 /OUTPUT 1 "Branch";
    .port_info 4 /OUTPUT 1 "not_eq";
    .port_info 5 /OUTPUT 1 "read_memory";
    .port_info 6 /OUTPUT 1 "memory_to_register";
    .port_info 7 /OUTPUT 2 "Operation";
    .port_info 8 /OUTPUT 1 "write_memory";
    .port_info 9 /OUTPUT 1 "source";
    .port_info 10 /OUTPUT 1 "write_register";
v0000028d9a273aa0_0 .var "Branch", 0 0;
v0000028d9a273b40_0 .var "Operation", 1 0;
v0000028d9a272b00_0 .var "destination", 0 0;
v0000028d9a2722e0_0 .net "instruction", 31 0, v0000028d9a2729c0_0;  alias, 1 drivers
v0000028d9a272380_0 .var "jump_or_not", 0 0;
v0000028d9a272420_0 .var "memory_to_register", 0 0;
v0000028d9a272ba0_0 .var "not_eq", 0 0;
v0000028d9a272ec0_0 .var "read_memory", 0 0;
v0000028d9a274610_0 .var "source", 0 0;
v0000028d9a275330_0 .var "write_memory", 0 0;
v0000028d9a2742f0_0 .var "write_register", 0 0;
E_0000028d9a208690 .event anyedge, v0000028d9a2733c0_0;
S_0000028d9a1aa9b0 .scope module, "t8" "Next_pc" 3 88, 11 3 0, S_0000028d9a1f50e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "PC";
    .port_info 1 /INPUT 32 "instruction";
    .port_info 2 /INPUT 1 "jump_or_not";
    .port_info 3 /INPUT 1 "Branch";
    .port_info 4 /INPUT 1 "not_eq";
    .port_info 5 /INPUT 1 "zero";
    .port_info 6 /OUTPUT 32 "nextPC";
v0000028d9a275970_0 .net "Branch", 0 0, v0000028d9a273aa0_0;  alias, 1 drivers
v0000028d9a275010_0 .net "PC", 31 0, v0000028d9a273460_0;  alias, 1 drivers
v0000028d9a274110_0 .net "instruction", 31 0, v0000028d9a2729c0_0;  alias, 1 drivers
v0000028d9a274930_0 .var "jump", 31 0;
v0000028d9a274250_0 .net "jump_or_not", 0 0, v0000028d9a272380_0;  alias, 1 drivers
v0000028d9a2747f0_0 .var "nextPC", 31 0;
v0000028d9a274a70_0 .net "not_eq", 0 0, v0000028d9a272ba0_0;  alias, 1 drivers
v0000028d9a275dd0_0 .var "old_alter", 31 0;
v0000028d9a2758d0_0 .var "sign_ext", 31 0;
v0000028d9a274390_0 .net "zero", 0 0, v0000028d9a272a60_0;  alias, 1 drivers
v0000028d9a274070_0 .var "zero_alter", 0 0;
E_0000028d9a208410/0 .event anyedge, v0000028d9a272380_0, v0000028d9a274070_0, v0000028d9a273aa0_0, v0000028d9a274930_0;
E_0000028d9a208410/1 .event anyedge, v0000028d9a2758d0_0, v0000028d9a275dd0_0;
E_0000028d9a208410 .event/or E_0000028d9a208410/0, E_0000028d9a208410/1;
E_0000028d9a207f90 .event anyedge, v0000028d9a274930_0, v0000028d9a275dd0_0, v0000028d9a2733c0_0;
E_0000028d9a207fd0 .event anyedge, v0000028d9a272ba0_0, v0000028d9a272a60_0;
    .scope S_0000028d9a1bb040;
T_0 ;
    %pushi/vec4 4294967292, 0, 32;
    %store/vec4 v0000028d9a273460_0, 0, 32;
    %end;
    .thread T_0;
    .scope S_0000028d9a1bb040;
T_1 ;
    %wait E_0000028d9a207cd0;
    %load/vec4 v0000028d9a272920_0;
    %store/vec4 v0000028d9a273460_0, 0, 32;
    %jmp T_1;
    .thread T_1;
    .scope S_0000028d9a1ad040;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000028d9a273780_0, 0, 32;
T_2.0 ;
    %load/vec4 v0000028d9a273780_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_2.1, 5;
    %pushi/vec4 4227858432, 0, 32;
    %ix/getv/s 4, v0000028d9a273780_0;
    %store/vec4a v0000028d9a2735a0, 4, 0;
    %load/vec4 v0000028d9a273780_0;
    %addi 1, 0, 32;
    %store/vec4 v0000028d9a273780_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %end;
    .thread T_2;
    .scope S_0000028d9a1ad040;
T_3 ;
    %pushi/vec4 4227858432, 0, 32;
    %store/vec4 v0000028d9a2729c0_0, 0, 32;
    %end;
    .thread T_3;
    .scope S_0000028d9a1ad040;
T_4 ;
    %pushi/vec4 573636613, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000028d9a2735a0, 4, 0;
    %pushi/vec4 573702143, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000028d9a2735a0, 4, 0;
    %pushi/vec4 537460736, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000028d9a2735a0, 4, 0;
    %pushi/vec4 537526272, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000028d9a2735a0, 4, 0;
    %pushi/vec4 36288546, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000028d9a2735a0, 4, 0;
    %pushi/vec4 571604992, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000028d9a2735a0, 4, 0;
    %pushi/vec4 2387279872, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000028d9a2735a0, 4, 0;
    %pushi/vec4 2387345409, 0, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000028d9a2735a0, 4, 0;
    %pushi/vec4 25935914, 0, 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000028d9a2735a0, 4, 0;
    %pushi/vec4 318767106, 0, 32;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000028d9a2735a0, 4, 0;
    %pushi/vec4 2924216320, 0, 32;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000028d9a2735a0, 4, 0;
    %pushi/vec4 2924150785, 0, 32;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000028d9a2735a0, 4, 0;
    %pushi/vec4 575799297, 0, 32;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000028d9a2735a0, 4, 0;
    %pushi/vec4 558497793, 0, 32;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000028d9a2735a0, 4, 0;
    %pushi/vec4 358088695, 0, 32;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000028d9a2735a0, 4, 0;
    %pushi/vec4 556335105, 0, 32;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000028d9a2735a0, 4, 0;
    %pushi/vec4 355598322, 0, 32;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000028d9a2735a0, 4, 0;
    %end;
    .thread T_4;
    .scope S_0000028d9a1ad040;
T_5 ;
    %wait E_0000028d9a207dd0;
    %load/vec4 v0000028d9a272100_0;
    %cmpi/e 4294967292, 0, 32;
    %jmp/0xz  T_5.0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %store/vec4 v0000028d9a2729c0_0, 0, 32;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0000028d9a272100_0;
    %ix/load 5, 2, 0;
    %flag_set/imm 4, 0;
    %shiftr 5;
    %ix/vec4 4;
    %load/vec4a v0000028d9a2735a0, 4;
    %store/vec4 v0000028d9a2729c0_0, 0, 32;
T_5.1 ;
    %load/vec4 v0000028d9a2729c0_0;
    %parti/s 6, 26, 6;
    %store/vec4 v0000028d9a273140_0, 0, 6;
    %load/vec4 v0000028d9a2729c0_0;
    %parti/s 6, 0, 2;
    %store/vec4 v0000028d9a2726a0_0, 0, 6;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0000028d9a1baeb0;
T_6 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000028d9a2727e0_0, 0, 32;
T_6.0 ;
    %load/vec4 v0000028d9a2727e0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_6.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0000028d9a2727e0_0;
    %store/vec4a v0000028d9a273820, 4, 0;
    %load/vec4 v0000028d9a2727e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000028d9a2727e0_0, 0, 32;
    %jmp T_6.0;
T_6.1 ;
    %end;
    .thread T_6;
    .scope S_0000028d9a1baeb0;
T_7 ;
    %wait E_0000028d9a207cd0;
    %load/vec4 v0000028d9a273000_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0000028d9a272d80_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_7.2, 4;
    %load/vec4 v0000028d9a272560_0;
    %load/vec4 v0000028d9a273320_0;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v0000028d9a273820, 4, 0;
    %jmp T_7.3;
T_7.2 ;
    %load/vec4 v0000028d9a272560_0;
    %load/vec4 v0000028d9a272060_0;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v0000028d9a273820, 4, 0;
T_7.3 ;
T_7.0 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0000028d9a1ad1d0;
T_8 ;
    %wait E_0000028d9a2082d0;
    %load/vec4 v0000028d9a273a00_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.0, 4;
    %load/vec4 v0000028d9a273960_0;
    %store/vec4 v0000028d9a272e20_0, 0, 32;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0000028d9a2721a0_0;
    %parti/s 1, 15, 5;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_8.2, 4;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0000028d9a2721a0_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000028d9a272e20_0, 0, 32;
    %jmp T_8.3;
T_8.2 ;
    %pushi/vec4 65535, 0, 16;
    %load/vec4 v0000028d9a2721a0_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000028d9a272e20_0, 0, 32;
T_8.3 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0000028d9a1ad1d0;
T_9 ;
    %wait E_0000028d9a208b50;
    %load/vec4 v0000028d9a2736e0_0;
    %cmpi/e 0, 0, 4;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0000028d9a273280_0;
    %load/vec4 v0000028d9a272e20_0;
    %and;
    %store/vec4 v0000028d9a273c80_0, 0, 32;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0000028d9a2736e0_0;
    %cmpi/e 1, 0, 4;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0000028d9a273280_0;
    %load/vec4 v0000028d9a272e20_0;
    %or;
    %store/vec4 v0000028d9a273c80_0, 0, 32;
    %jmp T_9.3;
T_9.2 ;
    %load/vec4 v0000028d9a2736e0_0;
    %cmpi/e 2, 0, 4;
    %jmp/0xz  T_9.4, 4;
    %load/vec4 v0000028d9a273280_0;
    %load/vec4 v0000028d9a272e20_0;
    %add;
    %store/vec4 v0000028d9a273c80_0, 0, 32;
    %jmp T_9.5;
T_9.4 ;
    %load/vec4 v0000028d9a2736e0_0;
    %cmpi/e 6, 0, 4;
    %jmp/0xz  T_9.6, 4;
    %load/vec4 v0000028d9a273280_0;
    %load/vec4 v0000028d9a272e20_0;
    %sub;
    %store/vec4 v0000028d9a273c80_0, 0, 32;
    %jmp T_9.7;
T_9.6 ;
    %load/vec4 v0000028d9a2736e0_0;
    %cmpi/e 7, 0, 4;
    %jmp/0xz  T_9.8, 4;
    %load/vec4 v0000028d9a273280_0;
    %load/vec4 v0000028d9a272e20_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_9.10, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_9.11, 8;
T_9.10 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_9.11, 8;
 ; End of false expr.
    %blend;
T_9.11;
    %store/vec4 v0000028d9a273c80_0, 0, 32;
    %jmp T_9.9;
T_9.8 ;
    %load/vec4 v0000028d9a2736e0_0;
    %cmpi/e 12, 0, 4;
    %jmp/0xz  T_9.12, 4;
    %load/vec4 v0000028d9a273280_0;
    %load/vec4 v0000028d9a272e20_0;
    %inv;
    %or;
    %store/vec4 v0000028d9a273c80_0, 0, 32;
T_9.12 ;
T_9.9 ;
T_9.7 ;
T_9.5 ;
T_9.3 ;
T_9.1 ;
    %load/vec4 v0000028d9a273c80_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_9.14, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000028d9a272a60_0, 0, 1;
    %jmp T_9.15;
T_9.14 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028d9a272a60_0, 0, 1;
T_9.15 ;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0000028d9a1c24b0;
T_10 ;
    %wait E_0000028d9a207e10;
    %load/vec4 v0000028d9a272c40_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_10.0, 4;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0000028d9a272ce0_0, 0, 4;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0000028d9a272c40_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_10.2, 4;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0000028d9a272ce0_0, 0, 4;
    %jmp T_10.3;
T_10.2 ;
    %load/vec4 v0000028d9a272c40_0;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_10.4, 4;
    %load/vec4 v0000028d9a272240_0;
    %cmpi/e 32, 0, 6;
    %jmp/0xz  T_10.6, 4;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0000028d9a272ce0_0, 0, 4;
    %jmp T_10.7;
T_10.6 ;
    %load/vec4 v0000028d9a272240_0;
    %cmpi/e 33, 0, 6;
    %jmp/0xz  T_10.8, 4;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0000028d9a272ce0_0, 0, 4;
    %jmp T_10.9;
T_10.8 ;
    %load/vec4 v0000028d9a272240_0;
    %cmpi/e 34, 0, 6;
    %jmp/0xz  T_10.10, 4;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0000028d9a272ce0_0, 0, 4;
    %jmp T_10.11;
T_10.10 ;
    %load/vec4 v0000028d9a272240_0;
    %cmpi/e 35, 0, 6;
    %jmp/0xz  T_10.12, 4;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0000028d9a272ce0_0, 0, 4;
    %jmp T_10.13;
T_10.12 ;
    %load/vec4 v0000028d9a272240_0;
    %cmpi/e 36, 0, 6;
    %jmp/0xz  T_10.14, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000028d9a272ce0_0, 0, 4;
    %jmp T_10.15;
T_10.14 ;
    %load/vec4 v0000028d9a272240_0;
    %cmpi/e 37, 0, 6;
    %jmp/0xz  T_10.16, 4;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0000028d9a272ce0_0, 0, 4;
    %jmp T_10.17;
T_10.16 ;
    %load/vec4 v0000028d9a272240_0;
    %cmpi/e 38, 0, 6;
    %jmp/0xz  T_10.18, 4;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0000028d9a272ce0_0, 0, 4;
    %jmp T_10.19;
T_10.18 ;
    %load/vec4 v0000028d9a272240_0;
    %cmpi/e 39, 0, 6;
    %jmp/0xz  T_10.20, 4;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v0000028d9a272ce0_0, 0, 4;
    %jmp T_10.21;
T_10.20 ;
    %load/vec4 v0000028d9a272240_0;
    %cmpi/e 42, 0, 6;
    %jmp/0xz  T_10.22, 4;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0000028d9a272ce0_0, 0, 4;
    %jmp T_10.23;
T_10.22 ;
    %load/vec4 v0000028d9a272240_0;
    %cmpi/e 43, 0, 6;
    %jmp/0xz  T_10.24, 4;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0000028d9a272ce0_0, 0, 4;
    %jmp T_10.25;
T_10.24 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000028d9a272ce0_0, 0, 4;
T_10.25 ;
T_10.23 ;
T_10.21 ;
T_10.19 ;
T_10.17 ;
T_10.15 ;
T_10.13 ;
T_10.11 ;
T_10.9 ;
T_10.7 ;
    %jmp T_10.5;
T_10.4 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000028d9a272ce0_0, 0, 4;
T_10.5 ;
T_10.3 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0000028d9a1c2640;
T_11 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028d9a272b00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028d9a272380_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028d9a273aa0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028d9a272ec0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028d9a272420_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000028d9a273b40_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028d9a275330_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028d9a274610_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028d9a2742f0_0, 0, 1;
    %end;
    .thread T_11;
    .scope S_0000028d9a1c2640;
T_12 ;
    %wait E_0000028d9a208690;
    %load/vec4 v0000028d9a2722e0_0;
    %parti/s 6, 26, 6;
    %cmpi/e 0, 0, 6;
    %jmp/0xz  T_12.0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000028d9a272b00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028d9a274610_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028d9a272420_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000028d9a2742f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028d9a272ec0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028d9a275330_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028d9a273aa0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028d9a272ba0_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0000028d9a273b40_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028d9a272380_0, 0, 1;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0000028d9a2722e0_0;
    %parti/s 6, 26, 6;
    %cmpi/e 8, 0, 6;
    %jmp/0xz  T_12.2, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028d9a272b00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000028d9a274610_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028d9a272420_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000028d9a2742f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028d9a272ec0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028d9a275330_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028d9a273aa0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028d9a272ba0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000028d9a273b40_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028d9a272380_0, 0, 1;
    %jmp T_12.3;
T_12.2 ;
    %load/vec4 v0000028d9a2722e0_0;
    %parti/s 6, 26, 6;
    %cmpi/e 12, 0, 6;
    %jmp/0xz  T_12.4, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028d9a272b00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000028d9a274610_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028d9a272420_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000028d9a2742f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028d9a272ec0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028d9a275330_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028d9a273aa0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028d9a272ba0_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0000028d9a273b40_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028d9a272380_0, 0, 1;
    %jmp T_12.5;
T_12.4 ;
    %load/vec4 v0000028d9a2722e0_0;
    %parti/s 6, 26, 6;
    %cmpi/e 4, 0, 6;
    %jmp/0xz  T_12.6, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028d9a272b00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028d9a274610_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028d9a272420_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028d9a2742f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028d9a272ec0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028d9a275330_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000028d9a273aa0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028d9a272ba0_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000028d9a273b40_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028d9a272380_0, 0, 1;
    %jmp T_12.7;
T_12.6 ;
    %load/vec4 v0000028d9a2722e0_0;
    %parti/s 6, 26, 6;
    %cmpi/e 5, 0, 6;
    %jmp/0xz  T_12.8, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028d9a272b00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028d9a274610_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028d9a272420_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028d9a2742f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028d9a272ec0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028d9a275330_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000028d9a273aa0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000028d9a272ba0_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000028d9a273b40_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028d9a272380_0, 0, 1;
    %jmp T_12.9;
T_12.8 ;
    %load/vec4 v0000028d9a2722e0_0;
    %parti/s 6, 26, 6;
    %cmpi/e 35, 0, 6;
    %jmp/0xz  T_12.10, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028d9a272b00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000028d9a274610_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000028d9a272420_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000028d9a2742f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000028d9a272ec0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028d9a275330_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028d9a273aa0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028d9a272ba0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000028d9a273b40_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028d9a272380_0, 0, 1;
    %jmp T_12.11;
T_12.10 ;
    %load/vec4 v0000028d9a2722e0_0;
    %parti/s 6, 26, 6;
    %cmpi/e 43, 0, 6;
    %jmp/0xz  T_12.12, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028d9a272b00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000028d9a274610_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028d9a272420_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028d9a2742f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028d9a272ec0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000028d9a275330_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028d9a273aa0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028d9a272ba0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000028d9a273b40_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028d9a272380_0, 0, 1;
    %jmp T_12.13;
T_12.12 ;
    %load/vec4 v0000028d9a2722e0_0;
    %parti/s 6, 26, 6;
    %cmpi/e 2, 0, 6;
    %jmp/0xz  T_12.14, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028d9a272b00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028d9a274610_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028d9a272420_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028d9a2742f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028d9a272ec0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028d9a275330_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028d9a273aa0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028d9a272ba0_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000028d9a273b40_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000028d9a272380_0, 0, 1;
    %jmp T_12.15;
T_12.14 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028d9a272b00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028d9a274610_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028d9a272420_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028d9a2742f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028d9a272ec0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028d9a275330_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028d9a273aa0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028d9a272ba0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000028d9a273b40_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028d9a272380_0, 0, 1;
T_12.15 ;
T_12.13 ;
T_12.11 ;
T_12.9 ;
T_12.7 ;
T_12.5 ;
T_12.3 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0000028d9a1f5270;
T_13 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000028d9a203830, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000028d9a203830, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000028d9a203830, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000028d9a203830, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000028d9a203830, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000028d9a203830, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000028d9a203830, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000028d9a203830, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000028d9a203830, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000028d9a203830, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000028d9a203830, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000028d9a203830, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000028d9a203830, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000028d9a203830, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000028d9a203830, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000028d9a203830, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000028d9a203830, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000028d9a203830, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000028d9a203830, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000028d9a203830, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000028d9a203830, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000028d9a203830, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000028d9a203830, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000028d9a203830, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000028d9a203830, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000028d9a203830, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000028d9a203830, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000028d9a203830, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000028d9a203830, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000028d9a203830, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000028d9a203830, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000028d9a203830, 4, 0;
    %end;
    .thread T_13;
    .scope S_0000028d9a1f5270;
T_14 ;
    %wait E_0000028d9a207cd0;
    %load/vec4 v0000028d9a2731e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %load/vec4 v0000028d9a273e60_0;
    %ix/getv 4, v0000028d9a2036f0_0;
    %store/vec4a v0000028d9a203830, 4, 0;
T_14.0 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0000028d9a1f5270;
T_15 ;
    %wait E_0000028d9a2085d0;
    %load/vec4 v0000028d9a204230_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %load/vec4 v0000028d9a2040f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.2, 8;
    %ix/getv 4, v0000028d9a2036f0_0;
    %load/vec4a v0000028d9a203830, 4;
    %store/vec4 v0000028d9a204190_0, 0, 32;
    %jmp T_15.3;
T_15.2 ;
    %load/vec4 v0000028d9a273be0_0;
    %store/vec4 v0000028d9a204190_0, 0, 32;
T_15.3 ;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0000028d9a273be0_0;
    %store/vec4 v0000028d9a204190_0, 0, 32;
T_15.1 ;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_0000028d9a1aa9b0;
T_16 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000028d9a2747f0_0, 0, 32;
    %end;
    .thread T_16;
    .scope S_0000028d9a1aa9b0;
T_17 ;
    %wait E_0000028d9a207dd0;
    %load/vec4 v0000028d9a275010_0;
    %addi 4, 0, 32;
    %store/vec4 v0000028d9a275dd0_0, 0, 32;
    %jmp T_17;
    .thread T_17, $push;
    .scope S_0000028d9a1aa9b0;
T_18 ;
    %wait E_0000028d9a207fd0;
    %load/vec4 v0000028d9a274390_0;
    %store/vec4 v0000028d9a274070_0, 0, 1;
    %load/vec4 v0000028d9a274a70_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_18.0, 4;
    %load/vec4 v0000028d9a274070_0;
    %nor/r;
    %store/vec4 v0000028d9a274070_0, 0, 1;
T_18.0 ;
    %jmp T_18;
    .thread T_18, $push;
    .scope S_0000028d9a1aa9b0;
T_19 ;
    %wait E_0000028d9a208690;
    %pushi/vec4 0, 0, 4;
    %load/vec4 v0000028d9a274110_0;
    %parti/s 26, 0, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 2;
    %store/vec4 v0000028d9a274930_0, 0, 32;
    %load/vec4 v0000028d9a274110_0;
    %parti/s 1, 15, 5;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_19.0, 4;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0000028d9a274110_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000028d9a2758d0_0, 0, 32;
    %jmp T_19.1;
T_19.0 ;
    %pushi/vec4 65535, 0, 16;
    %load/vec4 v0000028d9a274110_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000028d9a2758d0_0, 0, 32;
T_19.1 ;
    %load/vec4 v0000028d9a2758d0_0;
    %parti/s 30, 0, 2;
    %concati/vec4 0, 0, 2;
    %store/vec4 v0000028d9a2758d0_0, 0, 32;
    %jmp T_19;
    .thread T_19, $push;
    .scope S_0000028d9a1aa9b0;
T_20 ;
    %wait E_0000028d9a207f90;
    %load/vec4 v0000028d9a275dd0_0;
    %parti/s 4, 28, 6;
    %load/vec4 v0000028d9a274930_0;
    %parti/s 28, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000028d9a274930_0, 0, 32;
    %jmp T_20;
    .thread T_20, $push;
    .scope S_0000028d9a1aa9b0;
T_21 ;
    %wait E_0000028d9a208410;
    %load/vec4 v0000028d9a275970_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000028d9a274070_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %load/vec4 v0000028d9a275dd0_0;
    %load/vec4 v0000028d9a2758d0_0;
    %add;
    %store/vec4 v0000028d9a2747f0_0, 0, 32;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v0000028d9a275dd0_0;
    %store/vec4 v0000028d9a2747f0_0, 0, 32;
T_21.1 ;
    %load/vec4 v0000028d9a274250_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_21.2, 4;
    %load/vec4 v0000028d9a274930_0;
    %store/vec4 v0000028d9a2747f0_0, 0, 32;
T_21.2 ;
    %jmp T_21;
    .thread T_21, $push;
    .scope S_0000028d9a216de0;
T_22 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000028d9a275f10_0, 0, 32;
T_22.0 ;
    %load/vec4 v0000028d9a275f10_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_22.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0000028d9a275f10_0;
    %store/vec4a v0000028d9a203830, 4, 0;
    %load/vec4 v0000028d9a275f10_0;
    %addi 1, 0, 32;
    %store/vec4 v0000028d9a275f10_0, 0, 32;
    %jmp T_22.0;
T_22.1 ;
    %pushi/vec4 76, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000028d9a203830, 4, 0;
    %pushi/vec4 4, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000028d9a203830, 4, 0;
    %pushi/vec4 35, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000028d9a203830, 4, 0;
    %pushi/vec4 2, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000028d9a203830, 4, 0;
    %pushi/vec4 18, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000028d9a203830, 4, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000028d9a275f10_0, 0, 32;
T_22.2 ;
    %load/vec4 v0000028d9a275f10_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_22.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0000028d9a275f10_0;
    %store/vec4a v0000028d9a273820, 4, 0;
    %load/vec4 v0000028d9a275f10_0;
    %addi 1, 0, 32;
    %store/vec4 v0000028d9a275f10_0, 0, 32;
    %jmp T_22.2;
T_22.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028d9a274570_0, 0, 1;
    %end;
    .thread T_22;
    .scope S_0000028d9a216de0;
T_23 ;
    %wait E_0000028d9a208790;
    %vpi_call 2 29 "$display", "Sorted Array : %d %d %d %d %d", &A<v0000028d9a203830, 0>, &A<v0000028d9a203830, 1>, &A<v0000028d9a203830, 2>, &A<v0000028d9a203830, 3>, &A<v0000028d9a203830, 4> {0 0 0};
    %jmp T_23;
    .thread T_23, $push;
    .scope S_0000028d9a216de0;
T_24 ;
    %delay 9000000, 0;
    %vpi_call 2 33 "$finish" {0 0 0};
    %end;
    .thread T_24;
    .scope S_0000028d9a216de0;
T_25 ;
    %delay 20000, 0;
    %load/vec4 v0000028d9a274570_0;
    %inv;
    %store/vec4 v0000028d9a274570_0, 0, 1;
    %jmp T_25;
    .thread T_25;
# The file index is used to find the file name in the following table.
:file_names 12;
    "N/A";
    "<interactive>";
    "final_tb.v";
    "./final_top.v";
    "./final_veda_memory.v";
    "./final_register_file.v";
    "./final_pc.v";
    "./final_instruction_memory.v";
    "./final_alu.v";
    "./final_control_unit.v";
    "./final_control.v";
    "./final_next_pc.v";
