
STM32F103C8T6_LM35_DMA.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000066e0  08000110  08000110  00010110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000434  080067f0  080067f0  000167f0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08006c24  08006c24  000201dc  2**0
                  CONTENTS
  4 .ARM          00000000  08006c24  08006c24  000201dc  2**0
                  CONTENTS
  5 .preinit_array 00000000  08006c24  08006c24  000201dc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08006c24  08006c24  00016c24  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08006c28  08006c28  00016c28  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001dc  20000000  08006c2c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000158  200001dc  08006e08  000201dc  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000334  08006e08  00020334  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  000201dc  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000e752  00000000  00000000  00020205  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000022bf  00000000  00000000  0002e957  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000e60  00000000  00000000  00030c18  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000d78  00000000  00000000  00031a78  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001924e  00000000  00000000  000327f0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001028e  00000000  00000000  0004ba3e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00090e61  00000000  00000000  0005bccc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000ecb2d  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004d98  00000000  00000000  000ecb80  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	; (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	; (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	; (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	200001dc 	.word	0x200001dc
 800012c:	00000000 	.word	0x00000000
 8000130:	080067d8 	.word	0x080067d8

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	; (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	; (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	; (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	200001e0 	.word	0x200001e0
 800014c:	080067d8 	.word	0x080067d8

08000150 <strlen>:
 8000150:	4603      	mov	r3, r0
 8000152:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000156:	2a00      	cmp	r2, #0
 8000158:	d1fb      	bne.n	8000152 <strlen+0x2>
 800015a:	1a18      	subs	r0, r3, r0
 800015c:	3801      	subs	r0, #1
 800015e:	4770      	bx	lr

08000160 <__aeabi_drsub>:
 8000160:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000164:	e002      	b.n	800016c <__adddf3>
 8000166:	bf00      	nop

08000168 <__aeabi_dsub>:
 8000168:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800016c <__adddf3>:
 800016c:	b530      	push	{r4, r5, lr}
 800016e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000172:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000176:	ea94 0f05 	teq	r4, r5
 800017a:	bf08      	it	eq
 800017c:	ea90 0f02 	teqeq	r0, r2
 8000180:	bf1f      	itttt	ne
 8000182:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000186:	ea55 0c02 	orrsne.w	ip, r5, r2
 800018a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800018e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000192:	f000 80e2 	beq.w	800035a <__adddf3+0x1ee>
 8000196:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800019a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800019e:	bfb8      	it	lt
 80001a0:	426d      	neglt	r5, r5
 80001a2:	dd0c      	ble.n	80001be <__adddf3+0x52>
 80001a4:	442c      	add	r4, r5
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	ea82 0000 	eor.w	r0, r2, r0
 80001b2:	ea83 0101 	eor.w	r1, r3, r1
 80001b6:	ea80 0202 	eor.w	r2, r0, r2
 80001ba:	ea81 0303 	eor.w	r3, r1, r3
 80001be:	2d36      	cmp	r5, #54	; 0x36
 80001c0:	bf88      	it	hi
 80001c2:	bd30      	pophi	{r4, r5, pc}
 80001c4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80001c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001cc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80001d0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001d4:	d002      	beq.n	80001dc <__adddf3+0x70>
 80001d6:	4240      	negs	r0, r0
 80001d8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001dc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80001e0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001e4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001e8:	d002      	beq.n	80001f0 <__adddf3+0x84>
 80001ea:	4252      	negs	r2, r2
 80001ec:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001f0:	ea94 0f05 	teq	r4, r5
 80001f4:	f000 80a7 	beq.w	8000346 <__adddf3+0x1da>
 80001f8:	f1a4 0401 	sub.w	r4, r4, #1
 80001fc:	f1d5 0e20 	rsbs	lr, r5, #32
 8000200:	db0d      	blt.n	800021e <__adddf3+0xb2>
 8000202:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000206:	fa22 f205 	lsr.w	r2, r2, r5
 800020a:	1880      	adds	r0, r0, r2
 800020c:	f141 0100 	adc.w	r1, r1, #0
 8000210:	fa03 f20e 	lsl.w	r2, r3, lr
 8000214:	1880      	adds	r0, r0, r2
 8000216:	fa43 f305 	asr.w	r3, r3, r5
 800021a:	4159      	adcs	r1, r3
 800021c:	e00e      	b.n	800023c <__adddf3+0xd0>
 800021e:	f1a5 0520 	sub.w	r5, r5, #32
 8000222:	f10e 0e20 	add.w	lr, lr, #32
 8000226:	2a01      	cmp	r2, #1
 8000228:	fa03 fc0e 	lsl.w	ip, r3, lr
 800022c:	bf28      	it	cs
 800022e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000232:	fa43 f305 	asr.w	r3, r3, r5
 8000236:	18c0      	adds	r0, r0, r3
 8000238:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800023c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000240:	d507      	bpl.n	8000252 <__adddf3+0xe6>
 8000242:	f04f 0e00 	mov.w	lr, #0
 8000246:	f1dc 0c00 	rsbs	ip, ip, #0
 800024a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800024e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000252:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000256:	d31b      	bcc.n	8000290 <__adddf3+0x124>
 8000258:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800025c:	d30c      	bcc.n	8000278 <__adddf3+0x10c>
 800025e:	0849      	lsrs	r1, r1, #1
 8000260:	ea5f 0030 	movs.w	r0, r0, rrx
 8000264:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000268:	f104 0401 	add.w	r4, r4, #1
 800026c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000270:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000274:	f080 809a 	bcs.w	80003ac <__adddf3+0x240>
 8000278:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800027c:	bf08      	it	eq
 800027e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000282:	f150 0000 	adcs.w	r0, r0, #0
 8000286:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800028a:	ea41 0105 	orr.w	r1, r1, r5
 800028e:	bd30      	pop	{r4, r5, pc}
 8000290:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000294:	4140      	adcs	r0, r0
 8000296:	eb41 0101 	adc.w	r1, r1, r1
 800029a:	3c01      	subs	r4, #1
 800029c:	bf28      	it	cs
 800029e:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80002a2:	d2e9      	bcs.n	8000278 <__adddf3+0x10c>
 80002a4:	f091 0f00 	teq	r1, #0
 80002a8:	bf04      	itt	eq
 80002aa:	4601      	moveq	r1, r0
 80002ac:	2000      	moveq	r0, #0
 80002ae:	fab1 f381 	clz	r3, r1
 80002b2:	bf08      	it	eq
 80002b4:	3320      	addeq	r3, #32
 80002b6:	f1a3 030b 	sub.w	r3, r3, #11
 80002ba:	f1b3 0220 	subs.w	r2, r3, #32
 80002be:	da0c      	bge.n	80002da <__adddf3+0x16e>
 80002c0:	320c      	adds	r2, #12
 80002c2:	dd08      	ble.n	80002d6 <__adddf3+0x16a>
 80002c4:	f102 0c14 	add.w	ip, r2, #20
 80002c8:	f1c2 020c 	rsb	r2, r2, #12
 80002cc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002d0:	fa21 f102 	lsr.w	r1, r1, r2
 80002d4:	e00c      	b.n	80002f0 <__adddf3+0x184>
 80002d6:	f102 0214 	add.w	r2, r2, #20
 80002da:	bfd8      	it	le
 80002dc:	f1c2 0c20 	rsble	ip, r2, #32
 80002e0:	fa01 f102 	lsl.w	r1, r1, r2
 80002e4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002e8:	bfdc      	itt	le
 80002ea:	ea41 010c 	orrle.w	r1, r1, ip
 80002ee:	4090      	lslle	r0, r2
 80002f0:	1ae4      	subs	r4, r4, r3
 80002f2:	bfa2      	ittt	ge
 80002f4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002f8:	4329      	orrge	r1, r5
 80002fa:	bd30      	popge	{r4, r5, pc}
 80002fc:	ea6f 0404 	mvn.w	r4, r4
 8000300:	3c1f      	subs	r4, #31
 8000302:	da1c      	bge.n	800033e <__adddf3+0x1d2>
 8000304:	340c      	adds	r4, #12
 8000306:	dc0e      	bgt.n	8000326 <__adddf3+0x1ba>
 8000308:	f104 0414 	add.w	r4, r4, #20
 800030c:	f1c4 0220 	rsb	r2, r4, #32
 8000310:	fa20 f004 	lsr.w	r0, r0, r4
 8000314:	fa01 f302 	lsl.w	r3, r1, r2
 8000318:	ea40 0003 	orr.w	r0, r0, r3
 800031c:	fa21 f304 	lsr.w	r3, r1, r4
 8000320:	ea45 0103 	orr.w	r1, r5, r3
 8000324:	bd30      	pop	{r4, r5, pc}
 8000326:	f1c4 040c 	rsb	r4, r4, #12
 800032a:	f1c4 0220 	rsb	r2, r4, #32
 800032e:	fa20 f002 	lsr.w	r0, r0, r2
 8000332:	fa01 f304 	lsl.w	r3, r1, r4
 8000336:	ea40 0003 	orr.w	r0, r0, r3
 800033a:	4629      	mov	r1, r5
 800033c:	bd30      	pop	{r4, r5, pc}
 800033e:	fa21 f004 	lsr.w	r0, r1, r4
 8000342:	4629      	mov	r1, r5
 8000344:	bd30      	pop	{r4, r5, pc}
 8000346:	f094 0f00 	teq	r4, #0
 800034a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800034e:	bf06      	itte	eq
 8000350:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000354:	3401      	addeq	r4, #1
 8000356:	3d01      	subne	r5, #1
 8000358:	e74e      	b.n	80001f8 <__adddf3+0x8c>
 800035a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800035e:	bf18      	it	ne
 8000360:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000364:	d029      	beq.n	80003ba <__adddf3+0x24e>
 8000366:	ea94 0f05 	teq	r4, r5
 800036a:	bf08      	it	eq
 800036c:	ea90 0f02 	teqeq	r0, r2
 8000370:	d005      	beq.n	800037e <__adddf3+0x212>
 8000372:	ea54 0c00 	orrs.w	ip, r4, r0
 8000376:	bf04      	itt	eq
 8000378:	4619      	moveq	r1, r3
 800037a:	4610      	moveq	r0, r2
 800037c:	bd30      	pop	{r4, r5, pc}
 800037e:	ea91 0f03 	teq	r1, r3
 8000382:	bf1e      	ittt	ne
 8000384:	2100      	movne	r1, #0
 8000386:	2000      	movne	r0, #0
 8000388:	bd30      	popne	{r4, r5, pc}
 800038a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800038e:	d105      	bne.n	800039c <__adddf3+0x230>
 8000390:	0040      	lsls	r0, r0, #1
 8000392:	4149      	adcs	r1, r1
 8000394:	bf28      	it	cs
 8000396:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800039a:	bd30      	pop	{r4, r5, pc}
 800039c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80003a0:	bf3c      	itt	cc
 80003a2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80003a6:	bd30      	popcc	{r4, r5, pc}
 80003a8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003ac:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80003b0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80003b4:	f04f 0000 	mov.w	r0, #0
 80003b8:	bd30      	pop	{r4, r5, pc}
 80003ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003be:	bf1a      	itte	ne
 80003c0:	4619      	movne	r1, r3
 80003c2:	4610      	movne	r0, r2
 80003c4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003c8:	bf1c      	itt	ne
 80003ca:	460b      	movne	r3, r1
 80003cc:	4602      	movne	r2, r0
 80003ce:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003d2:	bf06      	itte	eq
 80003d4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003d8:	ea91 0f03 	teqeq	r1, r3
 80003dc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80003e0:	bd30      	pop	{r4, r5, pc}
 80003e2:	bf00      	nop

080003e4 <__aeabi_ui2d>:
 80003e4:	f090 0f00 	teq	r0, #0
 80003e8:	bf04      	itt	eq
 80003ea:	2100      	moveq	r1, #0
 80003ec:	4770      	bxeq	lr
 80003ee:	b530      	push	{r4, r5, lr}
 80003f0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80003f4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80003f8:	f04f 0500 	mov.w	r5, #0
 80003fc:	f04f 0100 	mov.w	r1, #0
 8000400:	e750      	b.n	80002a4 <__adddf3+0x138>
 8000402:	bf00      	nop

08000404 <__aeabi_i2d>:
 8000404:	f090 0f00 	teq	r0, #0
 8000408:	bf04      	itt	eq
 800040a:	2100      	moveq	r1, #0
 800040c:	4770      	bxeq	lr
 800040e:	b530      	push	{r4, r5, lr}
 8000410:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000414:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000418:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800041c:	bf48      	it	mi
 800041e:	4240      	negmi	r0, r0
 8000420:	f04f 0100 	mov.w	r1, #0
 8000424:	e73e      	b.n	80002a4 <__adddf3+0x138>
 8000426:	bf00      	nop

08000428 <__aeabi_f2d>:
 8000428:	0042      	lsls	r2, r0, #1
 800042a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800042e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000432:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000436:	bf1f      	itttt	ne
 8000438:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800043c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000440:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000444:	4770      	bxne	lr
 8000446:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800044a:	bf08      	it	eq
 800044c:	4770      	bxeq	lr
 800044e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000452:	bf04      	itt	eq
 8000454:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000458:	4770      	bxeq	lr
 800045a:	b530      	push	{r4, r5, lr}
 800045c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000460:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000464:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000468:	e71c      	b.n	80002a4 <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_ul2d>:
 800046c:	ea50 0201 	orrs.w	r2, r0, r1
 8000470:	bf08      	it	eq
 8000472:	4770      	bxeq	lr
 8000474:	b530      	push	{r4, r5, lr}
 8000476:	f04f 0500 	mov.w	r5, #0
 800047a:	e00a      	b.n	8000492 <__aeabi_l2d+0x16>

0800047c <__aeabi_l2d>:
 800047c:	ea50 0201 	orrs.w	r2, r0, r1
 8000480:	bf08      	it	eq
 8000482:	4770      	bxeq	lr
 8000484:	b530      	push	{r4, r5, lr}
 8000486:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800048a:	d502      	bpl.n	8000492 <__aeabi_l2d+0x16>
 800048c:	4240      	negs	r0, r0
 800048e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000492:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000496:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800049a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800049e:	f43f aed8 	beq.w	8000252 <__adddf3+0xe6>
 80004a2:	f04f 0203 	mov.w	r2, #3
 80004a6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004aa:	bf18      	it	ne
 80004ac:	3203      	addne	r2, #3
 80004ae:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004b2:	bf18      	it	ne
 80004b4:	3203      	addne	r2, #3
 80004b6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004ba:	f1c2 0320 	rsb	r3, r2, #32
 80004be:	fa00 fc03 	lsl.w	ip, r0, r3
 80004c2:	fa20 f002 	lsr.w	r0, r0, r2
 80004c6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004ca:	ea40 000e 	orr.w	r0, r0, lr
 80004ce:	fa21 f102 	lsr.w	r1, r1, r2
 80004d2:	4414      	add	r4, r2
 80004d4:	e6bd      	b.n	8000252 <__adddf3+0xe6>
 80004d6:	bf00      	nop

080004d8 <__aeabi_dmul>:
 80004d8:	b570      	push	{r4, r5, r6, lr}
 80004da:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80004de:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80004e2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004e6:	bf1d      	ittte	ne
 80004e8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004ec:	ea94 0f0c 	teqne	r4, ip
 80004f0:	ea95 0f0c 	teqne	r5, ip
 80004f4:	f000 f8de 	bleq	80006b4 <__aeabi_dmul+0x1dc>
 80004f8:	442c      	add	r4, r5
 80004fa:	ea81 0603 	eor.w	r6, r1, r3
 80004fe:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000502:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000506:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800050a:	bf18      	it	ne
 800050c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000510:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000514:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000518:	d038      	beq.n	800058c <__aeabi_dmul+0xb4>
 800051a:	fba0 ce02 	umull	ip, lr, r0, r2
 800051e:	f04f 0500 	mov.w	r5, #0
 8000522:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000526:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800052a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800052e:	f04f 0600 	mov.w	r6, #0
 8000532:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000536:	f09c 0f00 	teq	ip, #0
 800053a:	bf18      	it	ne
 800053c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000540:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000544:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000548:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800054c:	d204      	bcs.n	8000558 <__aeabi_dmul+0x80>
 800054e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000552:	416d      	adcs	r5, r5
 8000554:	eb46 0606 	adc.w	r6, r6, r6
 8000558:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800055c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000560:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000564:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000568:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800056c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000570:	bf88      	it	hi
 8000572:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000576:	d81e      	bhi.n	80005b6 <__aeabi_dmul+0xde>
 8000578:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800057c:	bf08      	it	eq
 800057e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000582:	f150 0000 	adcs.w	r0, r0, #0
 8000586:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800058a:	bd70      	pop	{r4, r5, r6, pc}
 800058c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000590:	ea46 0101 	orr.w	r1, r6, r1
 8000594:	ea40 0002 	orr.w	r0, r0, r2
 8000598:	ea81 0103 	eor.w	r1, r1, r3
 800059c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80005a0:	bfc2      	ittt	gt
 80005a2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80005a6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005aa:	bd70      	popgt	{r4, r5, r6, pc}
 80005ac:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005b0:	f04f 0e00 	mov.w	lr, #0
 80005b4:	3c01      	subs	r4, #1
 80005b6:	f300 80ab 	bgt.w	8000710 <__aeabi_dmul+0x238>
 80005ba:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80005be:	bfde      	ittt	le
 80005c0:	2000      	movle	r0, #0
 80005c2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80005c6:	bd70      	pople	{r4, r5, r6, pc}
 80005c8:	f1c4 0400 	rsb	r4, r4, #0
 80005cc:	3c20      	subs	r4, #32
 80005ce:	da35      	bge.n	800063c <__aeabi_dmul+0x164>
 80005d0:	340c      	adds	r4, #12
 80005d2:	dc1b      	bgt.n	800060c <__aeabi_dmul+0x134>
 80005d4:	f104 0414 	add.w	r4, r4, #20
 80005d8:	f1c4 0520 	rsb	r5, r4, #32
 80005dc:	fa00 f305 	lsl.w	r3, r0, r5
 80005e0:	fa20 f004 	lsr.w	r0, r0, r4
 80005e4:	fa01 f205 	lsl.w	r2, r1, r5
 80005e8:	ea40 0002 	orr.w	r0, r0, r2
 80005ec:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80005f0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005f4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005f8:	fa21 f604 	lsr.w	r6, r1, r4
 80005fc:	eb42 0106 	adc.w	r1, r2, r6
 8000600:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000604:	bf08      	it	eq
 8000606:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800060a:	bd70      	pop	{r4, r5, r6, pc}
 800060c:	f1c4 040c 	rsb	r4, r4, #12
 8000610:	f1c4 0520 	rsb	r5, r4, #32
 8000614:	fa00 f304 	lsl.w	r3, r0, r4
 8000618:	fa20 f005 	lsr.w	r0, r0, r5
 800061c:	fa01 f204 	lsl.w	r2, r1, r4
 8000620:	ea40 0002 	orr.w	r0, r0, r2
 8000624:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000628:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800062c:	f141 0100 	adc.w	r1, r1, #0
 8000630:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000634:	bf08      	it	eq
 8000636:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800063a:	bd70      	pop	{r4, r5, r6, pc}
 800063c:	f1c4 0520 	rsb	r5, r4, #32
 8000640:	fa00 f205 	lsl.w	r2, r0, r5
 8000644:	ea4e 0e02 	orr.w	lr, lr, r2
 8000648:	fa20 f304 	lsr.w	r3, r0, r4
 800064c:	fa01 f205 	lsl.w	r2, r1, r5
 8000650:	ea43 0302 	orr.w	r3, r3, r2
 8000654:	fa21 f004 	lsr.w	r0, r1, r4
 8000658:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800065c:	fa21 f204 	lsr.w	r2, r1, r4
 8000660:	ea20 0002 	bic.w	r0, r0, r2
 8000664:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000668:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800066c:	bf08      	it	eq
 800066e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000672:	bd70      	pop	{r4, r5, r6, pc}
 8000674:	f094 0f00 	teq	r4, #0
 8000678:	d10f      	bne.n	800069a <__aeabi_dmul+0x1c2>
 800067a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800067e:	0040      	lsls	r0, r0, #1
 8000680:	eb41 0101 	adc.w	r1, r1, r1
 8000684:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000688:	bf08      	it	eq
 800068a:	3c01      	subeq	r4, #1
 800068c:	d0f7      	beq.n	800067e <__aeabi_dmul+0x1a6>
 800068e:	ea41 0106 	orr.w	r1, r1, r6
 8000692:	f095 0f00 	teq	r5, #0
 8000696:	bf18      	it	ne
 8000698:	4770      	bxne	lr
 800069a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800069e:	0052      	lsls	r2, r2, #1
 80006a0:	eb43 0303 	adc.w	r3, r3, r3
 80006a4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80006a8:	bf08      	it	eq
 80006aa:	3d01      	subeq	r5, #1
 80006ac:	d0f7      	beq.n	800069e <__aeabi_dmul+0x1c6>
 80006ae:	ea43 0306 	orr.w	r3, r3, r6
 80006b2:	4770      	bx	lr
 80006b4:	ea94 0f0c 	teq	r4, ip
 80006b8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006bc:	bf18      	it	ne
 80006be:	ea95 0f0c 	teqne	r5, ip
 80006c2:	d00c      	beq.n	80006de <__aeabi_dmul+0x206>
 80006c4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006c8:	bf18      	it	ne
 80006ca:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ce:	d1d1      	bne.n	8000674 <__aeabi_dmul+0x19c>
 80006d0:	ea81 0103 	eor.w	r1, r1, r3
 80006d4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006d8:	f04f 0000 	mov.w	r0, #0
 80006dc:	bd70      	pop	{r4, r5, r6, pc}
 80006de:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006e2:	bf06      	itte	eq
 80006e4:	4610      	moveq	r0, r2
 80006e6:	4619      	moveq	r1, r3
 80006e8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ec:	d019      	beq.n	8000722 <__aeabi_dmul+0x24a>
 80006ee:	ea94 0f0c 	teq	r4, ip
 80006f2:	d102      	bne.n	80006fa <__aeabi_dmul+0x222>
 80006f4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006f8:	d113      	bne.n	8000722 <__aeabi_dmul+0x24a>
 80006fa:	ea95 0f0c 	teq	r5, ip
 80006fe:	d105      	bne.n	800070c <__aeabi_dmul+0x234>
 8000700:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000704:	bf1c      	itt	ne
 8000706:	4610      	movne	r0, r2
 8000708:	4619      	movne	r1, r3
 800070a:	d10a      	bne.n	8000722 <__aeabi_dmul+0x24a>
 800070c:	ea81 0103 	eor.w	r1, r1, r3
 8000710:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000714:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000718:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800071c:	f04f 0000 	mov.w	r0, #0
 8000720:	bd70      	pop	{r4, r5, r6, pc}
 8000722:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000726:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800072a:	bd70      	pop	{r4, r5, r6, pc}

0800072c <__aeabi_ddiv>:
 800072c:	b570      	push	{r4, r5, r6, lr}
 800072e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000732:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000736:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800073a:	bf1d      	ittte	ne
 800073c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000740:	ea94 0f0c 	teqne	r4, ip
 8000744:	ea95 0f0c 	teqne	r5, ip
 8000748:	f000 f8a7 	bleq	800089a <__aeabi_ddiv+0x16e>
 800074c:	eba4 0405 	sub.w	r4, r4, r5
 8000750:	ea81 0e03 	eor.w	lr, r1, r3
 8000754:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000758:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800075c:	f000 8088 	beq.w	8000870 <__aeabi_ddiv+0x144>
 8000760:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000764:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000768:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800076c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000770:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000774:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000778:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800077c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000780:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000784:	429d      	cmp	r5, r3
 8000786:	bf08      	it	eq
 8000788:	4296      	cmpeq	r6, r2
 800078a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800078e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000792:	d202      	bcs.n	800079a <__aeabi_ddiv+0x6e>
 8000794:	085b      	lsrs	r3, r3, #1
 8000796:	ea4f 0232 	mov.w	r2, r2, rrx
 800079a:	1ab6      	subs	r6, r6, r2
 800079c:	eb65 0503 	sbc.w	r5, r5, r3
 80007a0:	085b      	lsrs	r3, r3, #1
 80007a2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007a6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80007aa:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80007ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80007b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007b6:	bf22      	ittt	cs
 80007b8:	1ab6      	subcs	r6, r6, r2
 80007ba:	4675      	movcs	r5, lr
 80007bc:	ea40 000c 	orrcs.w	r0, r0, ip
 80007c0:	085b      	lsrs	r3, r3, #1
 80007c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ce:	bf22      	ittt	cs
 80007d0:	1ab6      	subcs	r6, r6, r2
 80007d2:	4675      	movcs	r5, lr
 80007d4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007d8:	085b      	lsrs	r3, r3, #1
 80007da:	ea4f 0232 	mov.w	r2, r2, rrx
 80007de:	ebb6 0e02 	subs.w	lr, r6, r2
 80007e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007e6:	bf22      	ittt	cs
 80007e8:	1ab6      	subcs	r6, r6, r2
 80007ea:	4675      	movcs	r5, lr
 80007ec:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007f0:	085b      	lsrs	r3, r3, #1
 80007f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007fe:	bf22      	ittt	cs
 8000800:	1ab6      	subcs	r6, r6, r2
 8000802:	4675      	movcs	r5, lr
 8000804:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000808:	ea55 0e06 	orrs.w	lr, r5, r6
 800080c:	d018      	beq.n	8000840 <__aeabi_ddiv+0x114>
 800080e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000812:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000816:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800081a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800081e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000822:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000826:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800082a:	d1c0      	bne.n	80007ae <__aeabi_ddiv+0x82>
 800082c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000830:	d10b      	bne.n	800084a <__aeabi_ddiv+0x11e>
 8000832:	ea41 0100 	orr.w	r1, r1, r0
 8000836:	f04f 0000 	mov.w	r0, #0
 800083a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800083e:	e7b6      	b.n	80007ae <__aeabi_ddiv+0x82>
 8000840:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000844:	bf04      	itt	eq
 8000846:	4301      	orreq	r1, r0
 8000848:	2000      	moveq	r0, #0
 800084a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800084e:	bf88      	it	hi
 8000850:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000854:	f63f aeaf 	bhi.w	80005b6 <__aeabi_dmul+0xde>
 8000858:	ebb5 0c03 	subs.w	ip, r5, r3
 800085c:	bf04      	itt	eq
 800085e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000862:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000866:	f150 0000 	adcs.w	r0, r0, #0
 800086a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800086e:	bd70      	pop	{r4, r5, r6, pc}
 8000870:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000874:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000878:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800087c:	bfc2      	ittt	gt
 800087e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000882:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000886:	bd70      	popgt	{r4, r5, r6, pc}
 8000888:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800088c:	f04f 0e00 	mov.w	lr, #0
 8000890:	3c01      	subs	r4, #1
 8000892:	e690      	b.n	80005b6 <__aeabi_dmul+0xde>
 8000894:	ea45 0e06 	orr.w	lr, r5, r6
 8000898:	e68d      	b.n	80005b6 <__aeabi_dmul+0xde>
 800089a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800089e:	ea94 0f0c 	teq	r4, ip
 80008a2:	bf08      	it	eq
 80008a4:	ea95 0f0c 	teqeq	r5, ip
 80008a8:	f43f af3b 	beq.w	8000722 <__aeabi_dmul+0x24a>
 80008ac:	ea94 0f0c 	teq	r4, ip
 80008b0:	d10a      	bne.n	80008c8 <__aeabi_ddiv+0x19c>
 80008b2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008b6:	f47f af34 	bne.w	8000722 <__aeabi_dmul+0x24a>
 80008ba:	ea95 0f0c 	teq	r5, ip
 80008be:	f47f af25 	bne.w	800070c <__aeabi_dmul+0x234>
 80008c2:	4610      	mov	r0, r2
 80008c4:	4619      	mov	r1, r3
 80008c6:	e72c      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008c8:	ea95 0f0c 	teq	r5, ip
 80008cc:	d106      	bne.n	80008dc <__aeabi_ddiv+0x1b0>
 80008ce:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008d2:	f43f aefd 	beq.w	80006d0 <__aeabi_dmul+0x1f8>
 80008d6:	4610      	mov	r0, r2
 80008d8:	4619      	mov	r1, r3
 80008da:	e722      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008dc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008e0:	bf18      	it	ne
 80008e2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008e6:	f47f aec5 	bne.w	8000674 <__aeabi_dmul+0x19c>
 80008ea:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008ee:	f47f af0d 	bne.w	800070c <__aeabi_dmul+0x234>
 80008f2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008f6:	f47f aeeb 	bne.w	80006d0 <__aeabi_dmul+0x1f8>
 80008fa:	e712      	b.n	8000722 <__aeabi_dmul+0x24a>

080008fc <__gedf2>:
 80008fc:	f04f 3cff 	mov.w	ip, #4294967295
 8000900:	e006      	b.n	8000910 <__cmpdf2+0x4>
 8000902:	bf00      	nop

08000904 <__ledf2>:
 8000904:	f04f 0c01 	mov.w	ip, #1
 8000908:	e002      	b.n	8000910 <__cmpdf2+0x4>
 800090a:	bf00      	nop

0800090c <__cmpdf2>:
 800090c:	f04f 0c01 	mov.w	ip, #1
 8000910:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000914:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000918:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800091c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000920:	bf18      	it	ne
 8000922:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000926:	d01b      	beq.n	8000960 <__cmpdf2+0x54>
 8000928:	b001      	add	sp, #4
 800092a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800092e:	bf0c      	ite	eq
 8000930:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000934:	ea91 0f03 	teqne	r1, r3
 8000938:	bf02      	ittt	eq
 800093a:	ea90 0f02 	teqeq	r0, r2
 800093e:	2000      	moveq	r0, #0
 8000940:	4770      	bxeq	lr
 8000942:	f110 0f00 	cmn.w	r0, #0
 8000946:	ea91 0f03 	teq	r1, r3
 800094a:	bf58      	it	pl
 800094c:	4299      	cmppl	r1, r3
 800094e:	bf08      	it	eq
 8000950:	4290      	cmpeq	r0, r2
 8000952:	bf2c      	ite	cs
 8000954:	17d8      	asrcs	r0, r3, #31
 8000956:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800095a:	f040 0001 	orr.w	r0, r0, #1
 800095e:	4770      	bx	lr
 8000960:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000964:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000968:	d102      	bne.n	8000970 <__cmpdf2+0x64>
 800096a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800096e:	d107      	bne.n	8000980 <__cmpdf2+0x74>
 8000970:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000974:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000978:	d1d6      	bne.n	8000928 <__cmpdf2+0x1c>
 800097a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800097e:	d0d3      	beq.n	8000928 <__cmpdf2+0x1c>
 8000980:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000984:	4770      	bx	lr
 8000986:	bf00      	nop

08000988 <__aeabi_cdrcmple>:
 8000988:	4684      	mov	ip, r0
 800098a:	4610      	mov	r0, r2
 800098c:	4662      	mov	r2, ip
 800098e:	468c      	mov	ip, r1
 8000990:	4619      	mov	r1, r3
 8000992:	4663      	mov	r3, ip
 8000994:	e000      	b.n	8000998 <__aeabi_cdcmpeq>
 8000996:	bf00      	nop

08000998 <__aeabi_cdcmpeq>:
 8000998:	b501      	push	{r0, lr}
 800099a:	f7ff ffb7 	bl	800090c <__cmpdf2>
 800099e:	2800      	cmp	r0, #0
 80009a0:	bf48      	it	mi
 80009a2:	f110 0f00 	cmnmi.w	r0, #0
 80009a6:	bd01      	pop	{r0, pc}

080009a8 <__aeabi_dcmpeq>:
 80009a8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009ac:	f7ff fff4 	bl	8000998 <__aeabi_cdcmpeq>
 80009b0:	bf0c      	ite	eq
 80009b2:	2001      	moveq	r0, #1
 80009b4:	2000      	movne	r0, #0
 80009b6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ba:	bf00      	nop

080009bc <__aeabi_dcmplt>:
 80009bc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009c0:	f7ff ffea 	bl	8000998 <__aeabi_cdcmpeq>
 80009c4:	bf34      	ite	cc
 80009c6:	2001      	movcc	r0, #1
 80009c8:	2000      	movcs	r0, #0
 80009ca:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ce:	bf00      	nop

080009d0 <__aeabi_dcmple>:
 80009d0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009d4:	f7ff ffe0 	bl	8000998 <__aeabi_cdcmpeq>
 80009d8:	bf94      	ite	ls
 80009da:	2001      	movls	r0, #1
 80009dc:	2000      	movhi	r0, #0
 80009de:	f85d fb08 	ldr.w	pc, [sp], #8
 80009e2:	bf00      	nop

080009e4 <__aeabi_dcmpge>:
 80009e4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009e8:	f7ff ffce 	bl	8000988 <__aeabi_cdrcmple>
 80009ec:	bf94      	ite	ls
 80009ee:	2001      	movls	r0, #1
 80009f0:	2000      	movhi	r0, #0
 80009f2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009f6:	bf00      	nop

080009f8 <__aeabi_dcmpgt>:
 80009f8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009fc:	f7ff ffc4 	bl	8000988 <__aeabi_cdrcmple>
 8000a00:	bf34      	ite	cc
 8000a02:	2001      	movcc	r0, #1
 8000a04:	2000      	movcs	r0, #0
 8000a06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a0a:	bf00      	nop

08000a0c <__aeabi_dcmpun>:
 8000a0c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a10:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a14:	d102      	bne.n	8000a1c <__aeabi_dcmpun+0x10>
 8000a16:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a1a:	d10a      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a1c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a20:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a24:	d102      	bne.n	8000a2c <__aeabi_dcmpun+0x20>
 8000a26:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a2a:	d102      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a2c:	f04f 0000 	mov.w	r0, #0
 8000a30:	4770      	bx	lr
 8000a32:	f04f 0001 	mov.w	r0, #1
 8000a36:	4770      	bx	lr

08000a38 <__aeabi_d2iz>:
 8000a38:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a3c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a40:	d215      	bcs.n	8000a6e <__aeabi_d2iz+0x36>
 8000a42:	d511      	bpl.n	8000a68 <__aeabi_d2iz+0x30>
 8000a44:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a48:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a4c:	d912      	bls.n	8000a74 <__aeabi_d2iz+0x3c>
 8000a4e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a52:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000a56:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a5a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000a5e:	fa23 f002 	lsr.w	r0, r3, r2
 8000a62:	bf18      	it	ne
 8000a64:	4240      	negne	r0, r0
 8000a66:	4770      	bx	lr
 8000a68:	f04f 0000 	mov.w	r0, #0
 8000a6c:	4770      	bx	lr
 8000a6e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a72:	d105      	bne.n	8000a80 <__aeabi_d2iz+0x48>
 8000a74:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000a78:	bf08      	it	eq
 8000a7a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000a7e:	4770      	bx	lr
 8000a80:	f04f 0000 	mov.w	r0, #0
 8000a84:	4770      	bx	lr
 8000a86:	bf00      	nop

08000a88 <__aeabi_d2f>:
 8000a88:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a8c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000a90:	bf24      	itt	cs
 8000a92:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000a96:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000a9a:	d90d      	bls.n	8000ab8 <__aeabi_d2f+0x30>
 8000a9c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000aa0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000aa4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000aa8:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000aac:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000ab0:	bf08      	it	eq
 8000ab2:	f020 0001 	biceq.w	r0, r0, #1
 8000ab6:	4770      	bx	lr
 8000ab8:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000abc:	d121      	bne.n	8000b02 <__aeabi_d2f+0x7a>
 8000abe:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000ac2:	bfbc      	itt	lt
 8000ac4:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000ac8:	4770      	bxlt	lr
 8000aca:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000ace:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000ad2:	f1c2 0218 	rsb	r2, r2, #24
 8000ad6:	f1c2 0c20 	rsb	ip, r2, #32
 8000ada:	fa10 f30c 	lsls.w	r3, r0, ip
 8000ade:	fa20 f002 	lsr.w	r0, r0, r2
 8000ae2:	bf18      	it	ne
 8000ae4:	f040 0001 	orrne.w	r0, r0, #1
 8000ae8:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000aec:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000af0:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000af4:	ea40 000c 	orr.w	r0, r0, ip
 8000af8:	fa23 f302 	lsr.w	r3, r3, r2
 8000afc:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000b00:	e7cc      	b.n	8000a9c <__aeabi_d2f+0x14>
 8000b02:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000b06:	d107      	bne.n	8000b18 <__aeabi_d2f+0x90>
 8000b08:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000b0c:	bf1e      	ittt	ne
 8000b0e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000b12:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000b16:	4770      	bxne	lr
 8000b18:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000b1c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000b20:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000b24:	4770      	bx	lr
 8000b26:	bf00      	nop

08000b28 <LM35TempCal>:
static void MX_TIM3_Init(void);
static void MX_USART1_UART_Init(void);

// Function to convert the ADC value into float temperature
float LM35TempCal(uint16_t lm35)
{
 8000b28:	b580      	push	{r7, lr}
 8000b2a:	b084      	sub	sp, #16
 8000b2c:	af00      	add	r7, sp, #0
 8000b2e:	4603      	mov	r3, r0
 8000b30:	80fb      	strh	r3, [r7, #6]
	float temp = ((lm35 * 1.0) / ADC_RES) * VOL;
 8000b32:	88fb      	ldrh	r3, [r7, #6]
 8000b34:	4618      	mov	r0, r3
 8000b36:	f7ff fc65 	bl	8000404 <__aeabi_i2d>
 8000b3a:	f04f 0200 	mov.w	r2, #0
 8000b3e:	4b18      	ldr	r3, [pc, #96]	; (8000ba0 <LM35TempCal+0x78>)
 8000b40:	f7ff fdf4 	bl	800072c <__aeabi_ddiv>
 8000b44:	4602      	mov	r2, r0
 8000b46:	460b      	mov	r3, r1
 8000b48:	4610      	mov	r0, r2
 8000b4a:	4619      	mov	r1, r3
 8000b4c:	a310      	add	r3, pc, #64	; (adr r3, 8000b90 <LM35TempCal+0x68>)
 8000b4e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000b52:	f7ff fcc1 	bl	80004d8 <__aeabi_dmul>
 8000b56:	4602      	mov	r2, r0
 8000b58:	460b      	mov	r3, r1
 8000b5a:	4610      	mov	r0, r2
 8000b5c:	4619      	mov	r1, r3
 8000b5e:	f7ff ff93 	bl	8000a88 <__aeabi_d2f>
 8000b62:	4603      	mov	r3, r0
 8000b64:	60fb      	str	r3, [r7, #12]
	return (temp / 0.01);
 8000b66:	68f8      	ldr	r0, [r7, #12]
 8000b68:	f7ff fc5e 	bl	8000428 <__aeabi_f2d>
 8000b6c:	a30a      	add	r3, pc, #40	; (adr r3, 8000b98 <LM35TempCal+0x70>)
 8000b6e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000b72:	f7ff fddb 	bl	800072c <__aeabi_ddiv>
 8000b76:	4602      	mov	r2, r0
 8000b78:	460b      	mov	r3, r1
 8000b7a:	4610      	mov	r0, r2
 8000b7c:	4619      	mov	r1, r3
 8000b7e:	f7ff ff83 	bl	8000a88 <__aeabi_d2f>
 8000b82:	4603      	mov	r3, r0
}
 8000b84:	4618      	mov	r0, r3
 8000b86:	3710      	adds	r7, #16
 8000b88:	46bd      	mov	sp, r7
 8000b8a:	bd80      	pop	{r7, pc}
 8000b8c:	f3af 8000 	nop.w
 8000b90:	66666666 	.word	0x66666666
 8000b94:	400a6666 	.word	0x400a6666
 8000b98:	47ae147b 	.word	0x47ae147b
 8000b9c:	3f847ae1 	.word	0x3f847ae1
 8000ba0:	40b00000 	.word	0x40b00000

08000ba4 <main>:
// Global variable
uint16_t LM35 = 0;
char msg[25];

int main(void)
{
 8000ba4:	b580      	push	{r7, lr}
 8000ba6:	af00      	add	r7, sp, #0
  // System initialization
  HAL_Init();
 8000ba8:	f000 fbb4 	bl	8001314 <HAL_Init>
  SystemClock_Config();
 8000bac:	f000 f846 	bl	8000c3c <SystemClock_Config>
  MX_GPIO_Init();
 8000bb0:	f000 f974 	bl	8000e9c <MX_GPIO_Init>
  MX_DMA_Init();
 8000bb4:	f000 f954 	bl	8000e60 <MX_DMA_Init>
  MX_ADC1_Init();
 8000bb8:	f000 f89c 	bl	8000cf4 <MX_ADC1_Init>
  MX_TIM3_Init();
 8000bbc:	f000 f8d8 	bl	8000d70 <MX_TIM3_Init>
  MX_USART1_UART_Init();
 8000bc0:	f000 f924 	bl	8000e0c <MX_USART1_UART_Init>

  // Initiate and calibrate the ADC module for better accuracy
  HAL_ADCEx_Calibration_Start(&hadc1);
 8000bc4:	4805      	ldr	r0, [pc, #20]	; (8000bdc <main+0x38>)
 8000bc6:	f000 ffc9 	bl	8001b5c <HAL_ADCEx_Calibration_Start>
  // Initiate the TIMER 3 trigger for ADC
  HAL_TIM_Base_Start(&htim3);
 8000bca:	4805      	ldr	r0, [pc, #20]	; (8000be0 <main+0x3c>)
 8000bcc:	f002 fac0 	bl	8003150 <HAL_TIM_Base_Start>
  // Initiate the ADC DMA module
  HAL_ADC_Start_DMA(&hadc1, &LM35, 1);
 8000bd0:	2201      	movs	r2, #1
 8000bd2:	4904      	ldr	r1, [pc, #16]	; (8000be4 <main+0x40>)
 8000bd4:	4801      	ldr	r0, [pc, #4]	; (8000bdc <main+0x38>)
 8000bd6:	f000 fcd7 	bl	8001588 <HAL_ADC_Start_DMA>

  while (1)
 8000bda:	e7fe      	b.n	8000bda <main+0x36>
 8000bdc:	200001f8 	.word	0x200001f8
 8000be0:	2000026c 	.word	0x2000026c
 8000be4:	200002fc 	.word	0x200002fc

08000be8 <HAL_ADC_ConvCpltCallback>:
  return 0;
}

// Function to handle the interrupt service when ADC sampling completed
void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8000be8:	b580      	push	{r7, lr}
 8000bea:	b084      	sub	sp, #16
 8000bec:	af00      	add	r7, sp, #0
 8000bee:	6078      	str	r0, [r7, #4]
	// Get the desired temperature value
	float lm35Temp = LM35TempCal(LM35);
 8000bf0:	4b0e      	ldr	r3, [pc, #56]	; (8000c2c <HAL_ADC_ConvCpltCallback+0x44>)
 8000bf2:	881b      	ldrh	r3, [r3, #0]
 8000bf4:	4618      	mov	r0, r3
 8000bf6:	f7ff ff97 	bl	8000b28 <LM35TempCal>
 8000bfa:	60f8      	str	r0, [r7, #12]
	// Transmit it to computer via UART module
	sprintf(msg, "Temperature: %.2f C\r\n", lm35Temp);
 8000bfc:	68f8      	ldr	r0, [r7, #12]
 8000bfe:	f7ff fc13 	bl	8000428 <__aeabi_f2d>
 8000c02:	4602      	mov	r2, r0
 8000c04:	460b      	mov	r3, r1
 8000c06:	490a      	ldr	r1, [pc, #40]	; (8000c30 <HAL_ADC_ConvCpltCallback+0x48>)
 8000c08:	480a      	ldr	r0, [pc, #40]	; (8000c34 <HAL_ADC_ConvCpltCallback+0x4c>)
 8000c0a:	f003 fb6b 	bl	80042e4 <siprintf>
	HAL_UART_Transmit(&huart1, msg, strlen(msg), 100);
 8000c0e:	4809      	ldr	r0, [pc, #36]	; (8000c34 <HAL_ADC_ConvCpltCallback+0x4c>)
 8000c10:	f7ff fa9e 	bl	8000150 <strlen>
 8000c14:	4603      	mov	r3, r0
 8000c16:	b29a      	uxth	r2, r3
 8000c18:	2364      	movs	r3, #100	; 0x64
 8000c1a:	4906      	ldr	r1, [pc, #24]	; (8000c34 <HAL_ADC_ConvCpltCallback+0x4c>)
 8000c1c:	4806      	ldr	r0, [pc, #24]	; (8000c38 <HAL_ADC_ConvCpltCallback+0x50>)
 8000c1e:	f002 fd4f 	bl	80036c0 <HAL_UART_Transmit>
}
 8000c22:	bf00      	nop
 8000c24:	3710      	adds	r7, #16
 8000c26:	46bd      	mov	sp, r7
 8000c28:	bd80      	pop	{r7, pc}
 8000c2a:	bf00      	nop
 8000c2c:	200002fc 	.word	0x200002fc
 8000c30:	080067f0 	.word	0x080067f0
 8000c34:	20000300 	.word	0x20000300
 8000c38:	200002b4 	.word	0x200002b4

08000c3c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000c3c:	b580      	push	{r7, lr}
 8000c3e:	b094      	sub	sp, #80	; 0x50
 8000c40:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000c42:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8000c46:	2228      	movs	r2, #40	; 0x28
 8000c48:	2100      	movs	r1, #0
 8000c4a:	4618      	mov	r0, r3
 8000c4c:	f002 fee2 	bl	8003a14 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000c50:	f107 0314 	add.w	r3, r7, #20
 8000c54:	2200      	movs	r2, #0
 8000c56:	601a      	str	r2, [r3, #0]
 8000c58:	605a      	str	r2, [r3, #4]
 8000c5a:	609a      	str	r2, [r3, #8]
 8000c5c:	60da      	str	r2, [r3, #12]
 8000c5e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000c60:	1d3b      	adds	r3, r7, #4
 8000c62:	2200      	movs	r2, #0
 8000c64:	601a      	str	r2, [r3, #0]
 8000c66:	605a      	str	r2, [r3, #4]
 8000c68:	609a      	str	r2, [r3, #8]
 8000c6a:	60da      	str	r2, [r3, #12]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000c6c:	2301      	movs	r3, #1
 8000c6e:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000c70:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000c74:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8000c76:	2300      	movs	r3, #0
 8000c78:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000c7a:	2301      	movs	r3, #1
 8000c7c:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000c7e:	2302      	movs	r3, #2
 8000c80:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000c82:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000c86:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8000c88:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 8000c8c:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000c8e:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8000c92:	4618      	mov	r0, r3
 8000c94:	f001 fc90 	bl	80025b8 <HAL_RCC_OscConfig>
 8000c98:	4603      	mov	r3, r0
 8000c9a:	2b00      	cmp	r3, #0
 8000c9c:	d001      	beq.n	8000ca2 <SystemClock_Config+0x66>
  {
    Error_Handler();
 8000c9e:	f000 f91f 	bl	8000ee0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000ca2:	230f      	movs	r3, #15
 8000ca4:	617b      	str	r3, [r7, #20]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000ca6:	2302      	movs	r3, #2
 8000ca8:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000caa:	2300      	movs	r3, #0
 8000cac:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000cae:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000cb2:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000cb4:	2300      	movs	r3, #0
 8000cb6:	627b      	str	r3, [r7, #36]	; 0x24

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000cb8:	f107 0314 	add.w	r3, r7, #20
 8000cbc:	2102      	movs	r1, #2
 8000cbe:	4618      	mov	r0, r3
 8000cc0:	f001 fefc 	bl	8002abc <HAL_RCC_ClockConfig>
 8000cc4:	4603      	mov	r3, r0
 8000cc6:	2b00      	cmp	r3, #0
 8000cc8:	d001      	beq.n	8000cce <SystemClock_Config+0x92>
  {
    Error_Handler();
 8000cca:	f000 f909 	bl	8000ee0 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8000cce:	2302      	movs	r3, #2
 8000cd0:	607b      	str	r3, [r7, #4]
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV6;
 8000cd2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8000cd6:	60fb      	str	r3, [r7, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000cd8:	1d3b      	adds	r3, r7, #4
 8000cda:	4618      	mov	r0, r3
 8000cdc:	f002 f87c 	bl	8002dd8 <HAL_RCCEx_PeriphCLKConfig>
 8000ce0:	4603      	mov	r3, r0
 8000ce2:	2b00      	cmp	r3, #0
 8000ce4:	d001      	beq.n	8000cea <SystemClock_Config+0xae>
  {
    Error_Handler();
 8000ce6:	f000 f8fb 	bl	8000ee0 <Error_Handler>
  }
}
 8000cea:	bf00      	nop
 8000cec:	3750      	adds	r7, #80	; 0x50
 8000cee:	46bd      	mov	sp, r7
 8000cf0:	bd80      	pop	{r7, pc}
	...

08000cf4 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8000cf4:	b580      	push	{r7, lr}
 8000cf6:	b084      	sub	sp, #16
 8000cf8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000cfa:	1d3b      	adds	r3, r7, #4
 8000cfc:	2200      	movs	r2, #0
 8000cfe:	601a      	str	r2, [r3, #0]
 8000d00:	605a      	str	r2, [r3, #4]
 8000d02:	609a      	str	r2, [r3, #8]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8000d04:	4b18      	ldr	r3, [pc, #96]	; (8000d68 <MX_ADC1_Init+0x74>)
 8000d06:	4a19      	ldr	r2, [pc, #100]	; (8000d6c <MX_ADC1_Init+0x78>)
 8000d08:	601a      	str	r2, [r3, #0]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8000d0a:	4b17      	ldr	r3, [pc, #92]	; (8000d68 <MX_ADC1_Init+0x74>)
 8000d0c:	2200      	movs	r2, #0
 8000d0e:	609a      	str	r2, [r3, #8]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8000d10:	4b15      	ldr	r3, [pc, #84]	; (8000d68 <MX_ADC1_Init+0x74>)
 8000d12:	2200      	movs	r2, #0
 8000d14:	731a      	strb	r2, [r3, #12]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000d16:	4b14      	ldr	r3, [pc, #80]	; (8000d68 <MX_ADC1_Init+0x74>)
 8000d18:	2200      	movs	r2, #0
 8000d1a:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ExternalTrigConv = ADC_EXTERNALTRIGCONV_T3_TRGO;
 8000d1c:	4b12      	ldr	r3, [pc, #72]	; (8000d68 <MX_ADC1_Init+0x74>)
 8000d1e:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 8000d22:	61da      	str	r2, [r3, #28]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000d24:	4b10      	ldr	r3, [pc, #64]	; (8000d68 <MX_ADC1_Init+0x74>)
 8000d26:	2200      	movs	r2, #0
 8000d28:	605a      	str	r2, [r3, #4]
  hadc1.Init.NbrOfConversion = 1;
 8000d2a:	4b0f      	ldr	r3, [pc, #60]	; (8000d68 <MX_ADC1_Init+0x74>)
 8000d2c:	2201      	movs	r2, #1
 8000d2e:	611a      	str	r2, [r3, #16]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000d30:	480d      	ldr	r0, [pc, #52]	; (8000d68 <MX_ADC1_Init+0x74>)
 8000d32:	f000 fb51 	bl	80013d8 <HAL_ADC_Init>
 8000d36:	4603      	mov	r3, r0
 8000d38:	2b00      	cmp	r3, #0
 8000d3a:	d001      	beq.n	8000d40 <MX_ADC1_Init+0x4c>
  {
    Error_Handler();
 8000d3c:	f000 f8d0 	bl	8000ee0 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_7;
 8000d40:	2307      	movs	r3, #7
 8000d42:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000d44:	2301      	movs	r3, #1
 8000d46:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 8000d48:	2300      	movs	r3, #0
 8000d4a:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000d4c:	1d3b      	adds	r3, r7, #4
 8000d4e:	4619      	mov	r1, r3
 8000d50:	4805      	ldr	r0, [pc, #20]	; (8000d68 <MX_ADC1_Init+0x74>)
 8000d52:	f000 fd09 	bl	8001768 <HAL_ADC_ConfigChannel>
 8000d56:	4603      	mov	r3, r0
 8000d58:	2b00      	cmp	r3, #0
 8000d5a:	d001      	beq.n	8000d60 <MX_ADC1_Init+0x6c>
  {
    Error_Handler();
 8000d5c:	f000 f8c0 	bl	8000ee0 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000d60:	bf00      	nop
 8000d62:	3710      	adds	r7, #16
 8000d64:	46bd      	mov	sp, r7
 8000d66:	bd80      	pop	{r7, pc}
 8000d68:	200001f8 	.word	0x200001f8
 8000d6c:	40012400 	.word	0x40012400

08000d70 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8000d70:	b580      	push	{r7, lr}
 8000d72:	b086      	sub	sp, #24
 8000d74:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000d76:	f107 0308 	add.w	r3, r7, #8
 8000d7a:	2200      	movs	r2, #0
 8000d7c:	601a      	str	r2, [r3, #0]
 8000d7e:	605a      	str	r2, [r3, #4]
 8000d80:	609a      	str	r2, [r3, #8]
 8000d82:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000d84:	463b      	mov	r3, r7
 8000d86:	2200      	movs	r2, #0
 8000d88:	601a      	str	r2, [r3, #0]
 8000d8a:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8000d8c:	4b1d      	ldr	r3, [pc, #116]	; (8000e04 <MX_TIM3_Init+0x94>)
 8000d8e:	4a1e      	ldr	r2, [pc, #120]	; (8000e08 <MX_TIM3_Init+0x98>)
 8000d90:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 5000;
 8000d92:	4b1c      	ldr	r3, [pc, #112]	; (8000e04 <MX_TIM3_Init+0x94>)
 8000d94:	f241 3288 	movw	r2, #5000	; 0x1388
 8000d98:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000d9a:	4b1a      	ldr	r3, [pc, #104]	; (8000e04 <MX_TIM3_Init+0x94>)
 8000d9c:	2200      	movs	r2, #0
 8000d9e:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 7200;
 8000da0:	4b18      	ldr	r3, [pc, #96]	; (8000e04 <MX_TIM3_Init+0x94>)
 8000da2:	f44f 52e1 	mov.w	r2, #7200	; 0x1c20
 8000da6:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000da8:	4b16      	ldr	r3, [pc, #88]	; (8000e04 <MX_TIM3_Init+0x94>)
 8000daa:	2200      	movs	r2, #0
 8000dac:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000dae:	4b15      	ldr	r3, [pc, #84]	; (8000e04 <MX_TIM3_Init+0x94>)
 8000db0:	2200      	movs	r2, #0
 8000db2:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8000db4:	4813      	ldr	r0, [pc, #76]	; (8000e04 <MX_TIM3_Init+0x94>)
 8000db6:	f002 f97b 	bl	80030b0 <HAL_TIM_Base_Init>
 8000dba:	4603      	mov	r3, r0
 8000dbc:	2b00      	cmp	r3, #0
 8000dbe:	d001      	beq.n	8000dc4 <MX_TIM3_Init+0x54>
  {
    Error_Handler();
 8000dc0:	f000 f88e 	bl	8000ee0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000dc4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000dc8:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8000dca:	f107 0308 	add.w	r3, r7, #8
 8000dce:	4619      	mov	r1, r3
 8000dd0:	480c      	ldr	r0, [pc, #48]	; (8000e04 <MX_TIM3_Init+0x94>)
 8000dd2:	f002 fa07 	bl	80031e4 <HAL_TIM_ConfigClockSource>
 8000dd6:	4603      	mov	r3, r0
 8000dd8:	2b00      	cmp	r3, #0
 8000dda:	d001      	beq.n	8000de0 <MX_TIM3_Init+0x70>
  {
    Error_Handler();
 8000ddc:	f000 f880 	bl	8000ee0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8000de0:	2320      	movs	r3, #32
 8000de2:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000de4:	2300      	movs	r3, #0
 8000de6:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8000de8:	463b      	mov	r3, r7
 8000dea:	4619      	mov	r1, r3
 8000dec:	4805      	ldr	r0, [pc, #20]	; (8000e04 <MX_TIM3_Init+0x94>)
 8000dee:	f002 fbb9 	bl	8003564 <HAL_TIMEx_MasterConfigSynchronization>
 8000df2:	4603      	mov	r3, r0
 8000df4:	2b00      	cmp	r3, #0
 8000df6:	d001      	beq.n	8000dfc <MX_TIM3_Init+0x8c>
  {
    Error_Handler();
 8000df8:	f000 f872 	bl	8000ee0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8000dfc:	bf00      	nop
 8000dfe:	3718      	adds	r7, #24
 8000e00:	46bd      	mov	sp, r7
 8000e02:	bd80      	pop	{r7, pc}
 8000e04:	2000026c 	.word	0x2000026c
 8000e08:	40000400 	.word	0x40000400

08000e0c <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8000e0c:	b580      	push	{r7, lr}
 8000e0e:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8000e10:	4b11      	ldr	r3, [pc, #68]	; (8000e58 <MX_USART1_UART_Init+0x4c>)
 8000e12:	4a12      	ldr	r2, [pc, #72]	; (8000e5c <MX_USART1_UART_Init+0x50>)
 8000e14:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 9600;
 8000e16:	4b10      	ldr	r3, [pc, #64]	; (8000e58 <MX_USART1_UART_Init+0x4c>)
 8000e18:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8000e1c:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8000e1e:	4b0e      	ldr	r3, [pc, #56]	; (8000e58 <MX_USART1_UART_Init+0x4c>)
 8000e20:	2200      	movs	r2, #0
 8000e22:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8000e24:	4b0c      	ldr	r3, [pc, #48]	; (8000e58 <MX_USART1_UART_Init+0x4c>)
 8000e26:	2200      	movs	r2, #0
 8000e28:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8000e2a:	4b0b      	ldr	r3, [pc, #44]	; (8000e58 <MX_USART1_UART_Init+0x4c>)
 8000e2c:	2200      	movs	r2, #0
 8000e2e:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8000e30:	4b09      	ldr	r3, [pc, #36]	; (8000e58 <MX_USART1_UART_Init+0x4c>)
 8000e32:	220c      	movs	r2, #12
 8000e34:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000e36:	4b08      	ldr	r3, [pc, #32]	; (8000e58 <MX_USART1_UART_Init+0x4c>)
 8000e38:	2200      	movs	r2, #0
 8000e3a:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000e3c:	4b06      	ldr	r3, [pc, #24]	; (8000e58 <MX_USART1_UART_Init+0x4c>)
 8000e3e:	2200      	movs	r2, #0
 8000e40:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8000e42:	4805      	ldr	r0, [pc, #20]	; (8000e58 <MX_USART1_UART_Init+0x4c>)
 8000e44:	f002 fbec 	bl	8003620 <HAL_UART_Init>
 8000e48:	4603      	mov	r3, r0
 8000e4a:	2b00      	cmp	r3, #0
 8000e4c:	d001      	beq.n	8000e52 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8000e4e:	f000 f847 	bl	8000ee0 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8000e52:	bf00      	nop
 8000e54:	bd80      	pop	{r7, pc}
 8000e56:	bf00      	nop
 8000e58:	200002b4 	.word	0x200002b4
 8000e5c:	40013800 	.word	0x40013800

08000e60 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8000e60:	b580      	push	{r7, lr}
 8000e62:	b082      	sub	sp, #8
 8000e64:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000e66:	4b0c      	ldr	r3, [pc, #48]	; (8000e98 <MX_DMA_Init+0x38>)
 8000e68:	695b      	ldr	r3, [r3, #20]
 8000e6a:	4a0b      	ldr	r2, [pc, #44]	; (8000e98 <MX_DMA_Init+0x38>)
 8000e6c:	f043 0301 	orr.w	r3, r3, #1
 8000e70:	6153      	str	r3, [r2, #20]
 8000e72:	4b09      	ldr	r3, [pc, #36]	; (8000e98 <MX_DMA_Init+0x38>)
 8000e74:	695b      	ldr	r3, [r3, #20]
 8000e76:	f003 0301 	and.w	r3, r3, #1
 8000e7a:	607b      	str	r3, [r7, #4]
 8000e7c:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8000e7e:	2200      	movs	r2, #0
 8000e80:	2100      	movs	r1, #0
 8000e82:	200b      	movs	r0, #11
 8000e84:	f000 ffef 	bl	8001e66 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8000e88:	200b      	movs	r0, #11
 8000e8a:	f001 f808 	bl	8001e9e <HAL_NVIC_EnableIRQ>

}
 8000e8e:	bf00      	nop
 8000e90:	3708      	adds	r7, #8
 8000e92:	46bd      	mov	sp, r7
 8000e94:	bd80      	pop	{r7, pc}
 8000e96:	bf00      	nop
 8000e98:	40021000 	.word	0x40021000

08000e9c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000e9c:	b480      	push	{r7}
 8000e9e:	b083      	sub	sp, #12
 8000ea0:	af00      	add	r7, sp, #0
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000ea2:	4b0e      	ldr	r3, [pc, #56]	; (8000edc <MX_GPIO_Init+0x40>)
 8000ea4:	699b      	ldr	r3, [r3, #24]
 8000ea6:	4a0d      	ldr	r2, [pc, #52]	; (8000edc <MX_GPIO_Init+0x40>)
 8000ea8:	f043 0320 	orr.w	r3, r3, #32
 8000eac:	6193      	str	r3, [r2, #24]
 8000eae:	4b0b      	ldr	r3, [pc, #44]	; (8000edc <MX_GPIO_Init+0x40>)
 8000eb0:	699b      	ldr	r3, [r3, #24]
 8000eb2:	f003 0320 	and.w	r3, r3, #32
 8000eb6:	607b      	str	r3, [r7, #4]
 8000eb8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000eba:	4b08      	ldr	r3, [pc, #32]	; (8000edc <MX_GPIO_Init+0x40>)
 8000ebc:	699b      	ldr	r3, [r3, #24]
 8000ebe:	4a07      	ldr	r2, [pc, #28]	; (8000edc <MX_GPIO_Init+0x40>)
 8000ec0:	f043 0304 	orr.w	r3, r3, #4
 8000ec4:	6193      	str	r3, [r2, #24]
 8000ec6:	4b05      	ldr	r3, [pc, #20]	; (8000edc <MX_GPIO_Init+0x40>)
 8000ec8:	699b      	ldr	r3, [r3, #24]
 8000eca:	f003 0304 	and.w	r3, r3, #4
 8000ece:	603b      	str	r3, [r7, #0]
 8000ed0:	683b      	ldr	r3, [r7, #0]

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8000ed2:	bf00      	nop
 8000ed4:	370c      	adds	r7, #12
 8000ed6:	46bd      	mov	sp, r7
 8000ed8:	bc80      	pop	{r7}
 8000eda:	4770      	bx	lr
 8000edc:	40021000 	.word	0x40021000

08000ee0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000ee0:	b480      	push	{r7}
 8000ee2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000ee4:	b672      	cpsid	i
}
 8000ee6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000ee8:	e7fe      	b.n	8000ee8 <Error_Handler+0x8>
	...

08000eec <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000eec:	b480      	push	{r7}
 8000eee:	b083      	sub	sp, #12
 8000ef0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8000ef2:	4b0e      	ldr	r3, [pc, #56]	; (8000f2c <HAL_MspInit+0x40>)
 8000ef4:	699b      	ldr	r3, [r3, #24]
 8000ef6:	4a0d      	ldr	r2, [pc, #52]	; (8000f2c <HAL_MspInit+0x40>)
 8000ef8:	f043 0301 	orr.w	r3, r3, #1
 8000efc:	6193      	str	r3, [r2, #24]
 8000efe:	4b0b      	ldr	r3, [pc, #44]	; (8000f2c <HAL_MspInit+0x40>)
 8000f00:	699b      	ldr	r3, [r3, #24]
 8000f02:	f003 0301 	and.w	r3, r3, #1
 8000f06:	607b      	str	r3, [r7, #4]
 8000f08:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000f0a:	4b08      	ldr	r3, [pc, #32]	; (8000f2c <HAL_MspInit+0x40>)
 8000f0c:	69db      	ldr	r3, [r3, #28]
 8000f0e:	4a07      	ldr	r2, [pc, #28]	; (8000f2c <HAL_MspInit+0x40>)
 8000f10:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000f14:	61d3      	str	r3, [r2, #28]
 8000f16:	4b05      	ldr	r3, [pc, #20]	; (8000f2c <HAL_MspInit+0x40>)
 8000f18:	69db      	ldr	r3, [r3, #28]
 8000f1a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000f1e:	603b      	str	r3, [r7, #0]
 8000f20:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000f22:	bf00      	nop
 8000f24:	370c      	adds	r7, #12
 8000f26:	46bd      	mov	sp, r7
 8000f28:	bc80      	pop	{r7}
 8000f2a:	4770      	bx	lr
 8000f2c:	40021000 	.word	0x40021000

08000f30 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8000f30:	b580      	push	{r7, lr}
 8000f32:	b088      	sub	sp, #32
 8000f34:	af00      	add	r7, sp, #0
 8000f36:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000f38:	f107 0310 	add.w	r3, r7, #16
 8000f3c:	2200      	movs	r2, #0
 8000f3e:	601a      	str	r2, [r3, #0]
 8000f40:	605a      	str	r2, [r3, #4]
 8000f42:	609a      	str	r2, [r3, #8]
 8000f44:	60da      	str	r2, [r3, #12]
  if(hadc->Instance==ADC1)
 8000f46:	687b      	ldr	r3, [r7, #4]
 8000f48:	681b      	ldr	r3, [r3, #0]
 8000f4a:	4a29      	ldr	r2, [pc, #164]	; (8000ff0 <HAL_ADC_MspInit+0xc0>)
 8000f4c:	4293      	cmp	r3, r2
 8000f4e:	d14a      	bne.n	8000fe6 <HAL_ADC_MspInit+0xb6>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8000f50:	4b28      	ldr	r3, [pc, #160]	; (8000ff4 <HAL_ADC_MspInit+0xc4>)
 8000f52:	699b      	ldr	r3, [r3, #24]
 8000f54:	4a27      	ldr	r2, [pc, #156]	; (8000ff4 <HAL_ADC_MspInit+0xc4>)
 8000f56:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000f5a:	6193      	str	r3, [r2, #24]
 8000f5c:	4b25      	ldr	r3, [pc, #148]	; (8000ff4 <HAL_ADC_MspInit+0xc4>)
 8000f5e:	699b      	ldr	r3, [r3, #24]
 8000f60:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8000f64:	60fb      	str	r3, [r7, #12]
 8000f66:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000f68:	4b22      	ldr	r3, [pc, #136]	; (8000ff4 <HAL_ADC_MspInit+0xc4>)
 8000f6a:	699b      	ldr	r3, [r3, #24]
 8000f6c:	4a21      	ldr	r2, [pc, #132]	; (8000ff4 <HAL_ADC_MspInit+0xc4>)
 8000f6e:	f043 0304 	orr.w	r3, r3, #4
 8000f72:	6193      	str	r3, [r2, #24]
 8000f74:	4b1f      	ldr	r3, [pc, #124]	; (8000ff4 <HAL_ADC_MspInit+0xc4>)
 8000f76:	699b      	ldr	r3, [r3, #24]
 8000f78:	f003 0304 	and.w	r3, r3, #4
 8000f7c:	60bb      	str	r3, [r7, #8]
 8000f7e:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PA7     ------> ADC1_IN7
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7;
 8000f80:	2380      	movs	r3, #128	; 0x80
 8000f82:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000f84:	2303      	movs	r3, #3
 8000f86:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000f88:	f107 0310 	add.w	r3, r7, #16
 8000f8c:	4619      	mov	r1, r3
 8000f8e:	481a      	ldr	r0, [pc, #104]	; (8000ff8 <HAL_ADC_MspInit+0xc8>)
 8000f90:	f001 f98e 	bl	80022b0 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 8000f94:	4b19      	ldr	r3, [pc, #100]	; (8000ffc <HAL_ADC_MspInit+0xcc>)
 8000f96:	4a1a      	ldr	r2, [pc, #104]	; (8001000 <HAL_ADC_MspInit+0xd0>)
 8000f98:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000f9a:	4b18      	ldr	r3, [pc, #96]	; (8000ffc <HAL_ADC_MspInit+0xcc>)
 8000f9c:	2200      	movs	r2, #0
 8000f9e:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8000fa0:	4b16      	ldr	r3, [pc, #88]	; (8000ffc <HAL_ADC_MspInit+0xcc>)
 8000fa2:	2200      	movs	r2, #0
 8000fa4:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8000fa6:	4b15      	ldr	r3, [pc, #84]	; (8000ffc <HAL_ADC_MspInit+0xcc>)
 8000fa8:	2280      	movs	r2, #128	; 0x80
 8000faa:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8000fac:	4b13      	ldr	r3, [pc, #76]	; (8000ffc <HAL_ADC_MspInit+0xcc>)
 8000fae:	f44f 7280 	mov.w	r2, #256	; 0x100
 8000fb2:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8000fb4:	4b11      	ldr	r3, [pc, #68]	; (8000ffc <HAL_ADC_MspInit+0xcc>)
 8000fb6:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8000fba:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8000fbc:	4b0f      	ldr	r3, [pc, #60]	; (8000ffc <HAL_ADC_MspInit+0xcc>)
 8000fbe:	2220      	movs	r2, #32
 8000fc0:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 8000fc2:	4b0e      	ldr	r3, [pc, #56]	; (8000ffc <HAL_ADC_MspInit+0xcc>)
 8000fc4:	f44f 5240 	mov.w	r2, #12288	; 0x3000
 8000fc8:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8000fca:	480c      	ldr	r0, [pc, #48]	; (8000ffc <HAL_ADC_MspInit+0xcc>)
 8000fcc:	f000 ff82 	bl	8001ed4 <HAL_DMA_Init>
 8000fd0:	4603      	mov	r3, r0
 8000fd2:	2b00      	cmp	r3, #0
 8000fd4:	d001      	beq.n	8000fda <HAL_ADC_MspInit+0xaa>
    {
      Error_Handler();
 8000fd6:	f7ff ff83 	bl	8000ee0 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8000fda:	687b      	ldr	r3, [r7, #4]
 8000fdc:	4a07      	ldr	r2, [pc, #28]	; (8000ffc <HAL_ADC_MspInit+0xcc>)
 8000fde:	621a      	str	r2, [r3, #32]
 8000fe0:	4a06      	ldr	r2, [pc, #24]	; (8000ffc <HAL_ADC_MspInit+0xcc>)
 8000fe2:	687b      	ldr	r3, [r7, #4]
 8000fe4:	6253      	str	r3, [r2, #36]	; 0x24
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8000fe6:	bf00      	nop
 8000fe8:	3720      	adds	r7, #32
 8000fea:	46bd      	mov	sp, r7
 8000fec:	bd80      	pop	{r7, pc}
 8000fee:	bf00      	nop
 8000ff0:	40012400 	.word	0x40012400
 8000ff4:	40021000 	.word	0x40021000
 8000ff8:	40010800 	.word	0x40010800
 8000ffc:	20000228 	.word	0x20000228
 8001000:	40020008 	.word	0x40020008

08001004 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001004:	b480      	push	{r7}
 8001006:	b085      	sub	sp, #20
 8001008:	af00      	add	r7, sp, #0
 800100a:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM3)
 800100c:	687b      	ldr	r3, [r7, #4]
 800100e:	681b      	ldr	r3, [r3, #0]
 8001010:	4a09      	ldr	r2, [pc, #36]	; (8001038 <HAL_TIM_Base_MspInit+0x34>)
 8001012:	4293      	cmp	r3, r2
 8001014:	d10b      	bne.n	800102e <HAL_TIM_Base_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8001016:	4b09      	ldr	r3, [pc, #36]	; (800103c <HAL_TIM_Base_MspInit+0x38>)
 8001018:	69db      	ldr	r3, [r3, #28]
 800101a:	4a08      	ldr	r2, [pc, #32]	; (800103c <HAL_TIM_Base_MspInit+0x38>)
 800101c:	f043 0302 	orr.w	r3, r3, #2
 8001020:	61d3      	str	r3, [r2, #28]
 8001022:	4b06      	ldr	r3, [pc, #24]	; (800103c <HAL_TIM_Base_MspInit+0x38>)
 8001024:	69db      	ldr	r3, [r3, #28]
 8001026:	f003 0302 	and.w	r3, r3, #2
 800102a:	60fb      	str	r3, [r7, #12]
 800102c:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 800102e:	bf00      	nop
 8001030:	3714      	adds	r7, #20
 8001032:	46bd      	mov	sp, r7
 8001034:	bc80      	pop	{r7}
 8001036:	4770      	bx	lr
 8001038:	40000400 	.word	0x40000400
 800103c:	40021000 	.word	0x40021000

08001040 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001040:	b580      	push	{r7, lr}
 8001042:	b088      	sub	sp, #32
 8001044:	af00      	add	r7, sp, #0
 8001046:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001048:	f107 0310 	add.w	r3, r7, #16
 800104c:	2200      	movs	r2, #0
 800104e:	601a      	str	r2, [r3, #0]
 8001050:	605a      	str	r2, [r3, #4]
 8001052:	609a      	str	r2, [r3, #8]
 8001054:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART1)
 8001056:	687b      	ldr	r3, [r7, #4]
 8001058:	681b      	ldr	r3, [r3, #0]
 800105a:	4a1c      	ldr	r2, [pc, #112]	; (80010cc <HAL_UART_MspInit+0x8c>)
 800105c:	4293      	cmp	r3, r2
 800105e:	d131      	bne.n	80010c4 <HAL_UART_MspInit+0x84>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001060:	4b1b      	ldr	r3, [pc, #108]	; (80010d0 <HAL_UART_MspInit+0x90>)
 8001062:	699b      	ldr	r3, [r3, #24]
 8001064:	4a1a      	ldr	r2, [pc, #104]	; (80010d0 <HAL_UART_MspInit+0x90>)
 8001066:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800106a:	6193      	str	r3, [r2, #24]
 800106c:	4b18      	ldr	r3, [pc, #96]	; (80010d0 <HAL_UART_MspInit+0x90>)
 800106e:	699b      	ldr	r3, [r3, #24]
 8001070:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001074:	60fb      	str	r3, [r7, #12]
 8001076:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001078:	4b15      	ldr	r3, [pc, #84]	; (80010d0 <HAL_UART_MspInit+0x90>)
 800107a:	699b      	ldr	r3, [r3, #24]
 800107c:	4a14      	ldr	r2, [pc, #80]	; (80010d0 <HAL_UART_MspInit+0x90>)
 800107e:	f043 0304 	orr.w	r3, r3, #4
 8001082:	6193      	str	r3, [r2, #24]
 8001084:	4b12      	ldr	r3, [pc, #72]	; (80010d0 <HAL_UART_MspInit+0x90>)
 8001086:	699b      	ldr	r3, [r3, #24]
 8001088:	f003 0304 	and.w	r3, r3, #4
 800108c:	60bb      	str	r3, [r7, #8]
 800108e:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8001090:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001094:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001096:	2302      	movs	r3, #2
 8001098:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800109a:	2303      	movs	r3, #3
 800109c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800109e:	f107 0310 	add.w	r3, r7, #16
 80010a2:	4619      	mov	r1, r3
 80010a4:	480b      	ldr	r0, [pc, #44]	; (80010d4 <HAL_UART_MspInit+0x94>)
 80010a6:	f001 f903 	bl	80022b0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 80010aa:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80010ae:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80010b0:	2300      	movs	r3, #0
 80010b2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010b4:	2300      	movs	r3, #0
 80010b6:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80010b8:	f107 0310 	add.w	r3, r7, #16
 80010bc:	4619      	mov	r1, r3
 80010be:	4805      	ldr	r0, [pc, #20]	; (80010d4 <HAL_UART_MspInit+0x94>)
 80010c0:	f001 f8f6 	bl	80022b0 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 80010c4:	bf00      	nop
 80010c6:	3720      	adds	r7, #32
 80010c8:	46bd      	mov	sp, r7
 80010ca:	bd80      	pop	{r7, pc}
 80010cc:	40013800 	.word	0x40013800
 80010d0:	40021000 	.word	0x40021000
 80010d4:	40010800 	.word	0x40010800

080010d8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80010d8:	b480      	push	{r7}
 80010da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80010dc:	e7fe      	b.n	80010dc <NMI_Handler+0x4>

080010de <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80010de:	b480      	push	{r7}
 80010e0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80010e2:	e7fe      	b.n	80010e2 <HardFault_Handler+0x4>

080010e4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80010e4:	b480      	push	{r7}
 80010e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80010e8:	e7fe      	b.n	80010e8 <MemManage_Handler+0x4>

080010ea <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80010ea:	b480      	push	{r7}
 80010ec:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80010ee:	e7fe      	b.n	80010ee <BusFault_Handler+0x4>

080010f0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80010f0:	b480      	push	{r7}
 80010f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80010f4:	e7fe      	b.n	80010f4 <UsageFault_Handler+0x4>

080010f6 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80010f6:	b480      	push	{r7}
 80010f8:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80010fa:	bf00      	nop
 80010fc:	46bd      	mov	sp, r7
 80010fe:	bc80      	pop	{r7}
 8001100:	4770      	bx	lr

08001102 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001102:	b480      	push	{r7}
 8001104:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001106:	bf00      	nop
 8001108:	46bd      	mov	sp, r7
 800110a:	bc80      	pop	{r7}
 800110c:	4770      	bx	lr

0800110e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800110e:	b480      	push	{r7}
 8001110:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001112:	bf00      	nop
 8001114:	46bd      	mov	sp, r7
 8001116:	bc80      	pop	{r7}
 8001118:	4770      	bx	lr

0800111a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800111a:	b580      	push	{r7, lr}
 800111c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800111e:	f000 f93f 	bl	80013a0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001122:	bf00      	nop
 8001124:	bd80      	pop	{r7, pc}
	...

08001128 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8001128:	b580      	push	{r7, lr}
 800112a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 800112c:	4802      	ldr	r0, [pc, #8]	; (8001138 <DMA1_Channel1_IRQHandler+0x10>)
 800112e:	f000 ff8b 	bl	8002048 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8001132:	bf00      	nop
 8001134:	bd80      	pop	{r7, pc}
 8001136:	bf00      	nop
 8001138:	20000228 	.word	0x20000228

0800113c <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 800113c:	b480      	push	{r7}
 800113e:	af00      	add	r7, sp, #0
  return 1;
 8001140:	2301      	movs	r3, #1
}
 8001142:	4618      	mov	r0, r3
 8001144:	46bd      	mov	sp, r7
 8001146:	bc80      	pop	{r7}
 8001148:	4770      	bx	lr

0800114a <_kill>:

int _kill(int pid, int sig)
{
 800114a:	b580      	push	{r7, lr}
 800114c:	b082      	sub	sp, #8
 800114e:	af00      	add	r7, sp, #0
 8001150:	6078      	str	r0, [r7, #4]
 8001152:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001154:	f002 fc34 	bl	80039c0 <__errno>
 8001158:	4603      	mov	r3, r0
 800115a:	2216      	movs	r2, #22
 800115c:	601a      	str	r2, [r3, #0]
  return -1;
 800115e:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001162:	4618      	mov	r0, r3
 8001164:	3708      	adds	r7, #8
 8001166:	46bd      	mov	sp, r7
 8001168:	bd80      	pop	{r7, pc}

0800116a <_exit>:

void _exit (int status)
{
 800116a:	b580      	push	{r7, lr}
 800116c:	b082      	sub	sp, #8
 800116e:	af00      	add	r7, sp, #0
 8001170:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001172:	f04f 31ff 	mov.w	r1, #4294967295
 8001176:	6878      	ldr	r0, [r7, #4]
 8001178:	f7ff ffe7 	bl	800114a <_kill>
  while (1) {}    /* Make sure we hang here */
 800117c:	e7fe      	b.n	800117c <_exit+0x12>

0800117e <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800117e:	b580      	push	{r7, lr}
 8001180:	b086      	sub	sp, #24
 8001182:	af00      	add	r7, sp, #0
 8001184:	60f8      	str	r0, [r7, #12]
 8001186:	60b9      	str	r1, [r7, #8]
 8001188:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800118a:	2300      	movs	r3, #0
 800118c:	617b      	str	r3, [r7, #20]
 800118e:	e00a      	b.n	80011a6 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001190:	f3af 8000 	nop.w
 8001194:	4601      	mov	r1, r0
 8001196:	68bb      	ldr	r3, [r7, #8]
 8001198:	1c5a      	adds	r2, r3, #1
 800119a:	60ba      	str	r2, [r7, #8]
 800119c:	b2ca      	uxtb	r2, r1
 800119e:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80011a0:	697b      	ldr	r3, [r7, #20]
 80011a2:	3301      	adds	r3, #1
 80011a4:	617b      	str	r3, [r7, #20]
 80011a6:	697a      	ldr	r2, [r7, #20]
 80011a8:	687b      	ldr	r3, [r7, #4]
 80011aa:	429a      	cmp	r2, r3
 80011ac:	dbf0      	blt.n	8001190 <_read+0x12>
  }

  return len;
 80011ae:	687b      	ldr	r3, [r7, #4]
}
 80011b0:	4618      	mov	r0, r3
 80011b2:	3718      	adds	r7, #24
 80011b4:	46bd      	mov	sp, r7
 80011b6:	bd80      	pop	{r7, pc}

080011b8 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80011b8:	b580      	push	{r7, lr}
 80011ba:	b086      	sub	sp, #24
 80011bc:	af00      	add	r7, sp, #0
 80011be:	60f8      	str	r0, [r7, #12]
 80011c0:	60b9      	str	r1, [r7, #8]
 80011c2:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80011c4:	2300      	movs	r3, #0
 80011c6:	617b      	str	r3, [r7, #20]
 80011c8:	e009      	b.n	80011de <_write+0x26>
  {
    __io_putchar(*ptr++);
 80011ca:	68bb      	ldr	r3, [r7, #8]
 80011cc:	1c5a      	adds	r2, r3, #1
 80011ce:	60ba      	str	r2, [r7, #8]
 80011d0:	781b      	ldrb	r3, [r3, #0]
 80011d2:	4618      	mov	r0, r3
 80011d4:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80011d8:	697b      	ldr	r3, [r7, #20]
 80011da:	3301      	adds	r3, #1
 80011dc:	617b      	str	r3, [r7, #20]
 80011de:	697a      	ldr	r2, [r7, #20]
 80011e0:	687b      	ldr	r3, [r7, #4]
 80011e2:	429a      	cmp	r2, r3
 80011e4:	dbf1      	blt.n	80011ca <_write+0x12>
  }
  return len;
 80011e6:	687b      	ldr	r3, [r7, #4]
}
 80011e8:	4618      	mov	r0, r3
 80011ea:	3718      	adds	r7, #24
 80011ec:	46bd      	mov	sp, r7
 80011ee:	bd80      	pop	{r7, pc}

080011f0 <_close>:

int _close(int file)
{
 80011f0:	b480      	push	{r7}
 80011f2:	b083      	sub	sp, #12
 80011f4:	af00      	add	r7, sp, #0
 80011f6:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80011f8:	f04f 33ff 	mov.w	r3, #4294967295
}
 80011fc:	4618      	mov	r0, r3
 80011fe:	370c      	adds	r7, #12
 8001200:	46bd      	mov	sp, r7
 8001202:	bc80      	pop	{r7}
 8001204:	4770      	bx	lr

08001206 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001206:	b480      	push	{r7}
 8001208:	b083      	sub	sp, #12
 800120a:	af00      	add	r7, sp, #0
 800120c:	6078      	str	r0, [r7, #4]
 800120e:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001210:	683b      	ldr	r3, [r7, #0]
 8001212:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001216:	605a      	str	r2, [r3, #4]
  return 0;
 8001218:	2300      	movs	r3, #0
}
 800121a:	4618      	mov	r0, r3
 800121c:	370c      	adds	r7, #12
 800121e:	46bd      	mov	sp, r7
 8001220:	bc80      	pop	{r7}
 8001222:	4770      	bx	lr

08001224 <_isatty>:

int _isatty(int file)
{
 8001224:	b480      	push	{r7}
 8001226:	b083      	sub	sp, #12
 8001228:	af00      	add	r7, sp, #0
 800122a:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 800122c:	2301      	movs	r3, #1
}
 800122e:	4618      	mov	r0, r3
 8001230:	370c      	adds	r7, #12
 8001232:	46bd      	mov	sp, r7
 8001234:	bc80      	pop	{r7}
 8001236:	4770      	bx	lr

08001238 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001238:	b480      	push	{r7}
 800123a:	b085      	sub	sp, #20
 800123c:	af00      	add	r7, sp, #0
 800123e:	60f8      	str	r0, [r7, #12]
 8001240:	60b9      	str	r1, [r7, #8]
 8001242:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001244:	2300      	movs	r3, #0
}
 8001246:	4618      	mov	r0, r3
 8001248:	3714      	adds	r7, #20
 800124a:	46bd      	mov	sp, r7
 800124c:	bc80      	pop	{r7}
 800124e:	4770      	bx	lr

08001250 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001250:	b580      	push	{r7, lr}
 8001252:	b086      	sub	sp, #24
 8001254:	af00      	add	r7, sp, #0
 8001256:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001258:	4a14      	ldr	r2, [pc, #80]	; (80012ac <_sbrk+0x5c>)
 800125a:	4b15      	ldr	r3, [pc, #84]	; (80012b0 <_sbrk+0x60>)
 800125c:	1ad3      	subs	r3, r2, r3
 800125e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001260:	697b      	ldr	r3, [r7, #20]
 8001262:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001264:	4b13      	ldr	r3, [pc, #76]	; (80012b4 <_sbrk+0x64>)
 8001266:	681b      	ldr	r3, [r3, #0]
 8001268:	2b00      	cmp	r3, #0
 800126a:	d102      	bne.n	8001272 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800126c:	4b11      	ldr	r3, [pc, #68]	; (80012b4 <_sbrk+0x64>)
 800126e:	4a12      	ldr	r2, [pc, #72]	; (80012b8 <_sbrk+0x68>)
 8001270:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001272:	4b10      	ldr	r3, [pc, #64]	; (80012b4 <_sbrk+0x64>)
 8001274:	681a      	ldr	r2, [r3, #0]
 8001276:	687b      	ldr	r3, [r7, #4]
 8001278:	4413      	add	r3, r2
 800127a:	693a      	ldr	r2, [r7, #16]
 800127c:	429a      	cmp	r2, r3
 800127e:	d207      	bcs.n	8001290 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001280:	f002 fb9e 	bl	80039c0 <__errno>
 8001284:	4603      	mov	r3, r0
 8001286:	220c      	movs	r2, #12
 8001288:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800128a:	f04f 33ff 	mov.w	r3, #4294967295
 800128e:	e009      	b.n	80012a4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001290:	4b08      	ldr	r3, [pc, #32]	; (80012b4 <_sbrk+0x64>)
 8001292:	681b      	ldr	r3, [r3, #0]
 8001294:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001296:	4b07      	ldr	r3, [pc, #28]	; (80012b4 <_sbrk+0x64>)
 8001298:	681a      	ldr	r2, [r3, #0]
 800129a:	687b      	ldr	r3, [r7, #4]
 800129c:	4413      	add	r3, r2
 800129e:	4a05      	ldr	r2, [pc, #20]	; (80012b4 <_sbrk+0x64>)
 80012a0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80012a2:	68fb      	ldr	r3, [r7, #12]
}
 80012a4:	4618      	mov	r0, r3
 80012a6:	3718      	adds	r7, #24
 80012a8:	46bd      	mov	sp, r7
 80012aa:	bd80      	pop	{r7, pc}
 80012ac:	20005000 	.word	0x20005000
 80012b0:	00000400 	.word	0x00000400
 80012b4:	2000031c 	.word	0x2000031c
 80012b8:	20000338 	.word	0x20000338

080012bc <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80012bc:	b480      	push	{r7}
 80012be:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80012c0:	bf00      	nop
 80012c2:	46bd      	mov	sp, r7
 80012c4:	bc80      	pop	{r7}
 80012c6:	4770      	bx	lr

080012c8 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 80012c8:	f7ff fff8 	bl	80012bc <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80012cc:	480b      	ldr	r0, [pc, #44]	; (80012fc <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 80012ce:	490c      	ldr	r1, [pc, #48]	; (8001300 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 80012d0:	4a0c      	ldr	r2, [pc, #48]	; (8001304 <LoopFillZerobss+0x16>)
  movs r3, #0
 80012d2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80012d4:	e002      	b.n	80012dc <LoopCopyDataInit>

080012d6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80012d6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80012d8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80012da:	3304      	adds	r3, #4

080012dc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80012dc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80012de:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80012e0:	d3f9      	bcc.n	80012d6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80012e2:	4a09      	ldr	r2, [pc, #36]	; (8001308 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 80012e4:	4c09      	ldr	r4, [pc, #36]	; (800130c <LoopFillZerobss+0x1e>)
  movs r3, #0
 80012e6:	2300      	movs	r3, #0
  b LoopFillZerobss
 80012e8:	e001      	b.n	80012ee <LoopFillZerobss>

080012ea <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80012ea:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80012ec:	3204      	adds	r2, #4

080012ee <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80012ee:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80012f0:	d3fb      	bcc.n	80012ea <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80012f2:	f002 fb6b 	bl	80039cc <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80012f6:	f7ff fc55 	bl	8000ba4 <main>
  bx lr
 80012fa:	4770      	bx	lr
  ldr r0, =_sdata
 80012fc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001300:	200001dc 	.word	0x200001dc
  ldr r2, =_sidata
 8001304:	08006c2c 	.word	0x08006c2c
  ldr r2, =_sbss
 8001308:	200001dc 	.word	0x200001dc
  ldr r4, =_ebss
 800130c:	20000334 	.word	0x20000334

08001310 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001310:	e7fe      	b.n	8001310 <ADC1_2_IRQHandler>
	...

08001314 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001314:	b580      	push	{r7, lr}
 8001316:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001318:	4b08      	ldr	r3, [pc, #32]	; (800133c <HAL_Init+0x28>)
 800131a:	681b      	ldr	r3, [r3, #0]
 800131c:	4a07      	ldr	r2, [pc, #28]	; (800133c <HAL_Init+0x28>)
 800131e:	f043 0310 	orr.w	r3, r3, #16
 8001322:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001324:	2003      	movs	r0, #3
 8001326:	f000 fd93 	bl	8001e50 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800132a:	200f      	movs	r0, #15
 800132c:	f000 f808 	bl	8001340 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001330:	f7ff fddc 	bl	8000eec <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001334:	2300      	movs	r3, #0
}
 8001336:	4618      	mov	r0, r3
 8001338:	bd80      	pop	{r7, pc}
 800133a:	bf00      	nop
 800133c:	40022000 	.word	0x40022000

08001340 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001340:	b580      	push	{r7, lr}
 8001342:	b082      	sub	sp, #8
 8001344:	af00      	add	r7, sp, #0
 8001346:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001348:	4b12      	ldr	r3, [pc, #72]	; (8001394 <HAL_InitTick+0x54>)
 800134a:	681a      	ldr	r2, [r3, #0]
 800134c:	4b12      	ldr	r3, [pc, #72]	; (8001398 <HAL_InitTick+0x58>)
 800134e:	781b      	ldrb	r3, [r3, #0]
 8001350:	4619      	mov	r1, r3
 8001352:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001356:	fbb3 f3f1 	udiv	r3, r3, r1
 800135a:	fbb2 f3f3 	udiv	r3, r2, r3
 800135e:	4618      	mov	r0, r3
 8001360:	f000 fdab 	bl	8001eba <HAL_SYSTICK_Config>
 8001364:	4603      	mov	r3, r0
 8001366:	2b00      	cmp	r3, #0
 8001368:	d001      	beq.n	800136e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800136a:	2301      	movs	r3, #1
 800136c:	e00e      	b.n	800138c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800136e:	687b      	ldr	r3, [r7, #4]
 8001370:	2b0f      	cmp	r3, #15
 8001372:	d80a      	bhi.n	800138a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001374:	2200      	movs	r2, #0
 8001376:	6879      	ldr	r1, [r7, #4]
 8001378:	f04f 30ff 	mov.w	r0, #4294967295
 800137c:	f000 fd73 	bl	8001e66 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001380:	4a06      	ldr	r2, [pc, #24]	; (800139c <HAL_InitTick+0x5c>)
 8001382:	687b      	ldr	r3, [r7, #4]
 8001384:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001386:	2300      	movs	r3, #0
 8001388:	e000      	b.n	800138c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800138a:	2301      	movs	r3, #1
}
 800138c:	4618      	mov	r0, r3
 800138e:	3708      	adds	r7, #8
 8001390:	46bd      	mov	sp, r7
 8001392:	bd80      	pop	{r7, pc}
 8001394:	20000000 	.word	0x20000000
 8001398:	20000008 	.word	0x20000008
 800139c:	20000004 	.word	0x20000004

080013a0 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80013a0:	b480      	push	{r7}
 80013a2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80013a4:	4b05      	ldr	r3, [pc, #20]	; (80013bc <HAL_IncTick+0x1c>)
 80013a6:	781b      	ldrb	r3, [r3, #0]
 80013a8:	461a      	mov	r2, r3
 80013aa:	4b05      	ldr	r3, [pc, #20]	; (80013c0 <HAL_IncTick+0x20>)
 80013ac:	681b      	ldr	r3, [r3, #0]
 80013ae:	4413      	add	r3, r2
 80013b0:	4a03      	ldr	r2, [pc, #12]	; (80013c0 <HAL_IncTick+0x20>)
 80013b2:	6013      	str	r3, [r2, #0]
}
 80013b4:	bf00      	nop
 80013b6:	46bd      	mov	sp, r7
 80013b8:	bc80      	pop	{r7}
 80013ba:	4770      	bx	lr
 80013bc:	20000008 	.word	0x20000008
 80013c0:	20000320 	.word	0x20000320

080013c4 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80013c4:	b480      	push	{r7}
 80013c6:	af00      	add	r7, sp, #0
  return uwTick;
 80013c8:	4b02      	ldr	r3, [pc, #8]	; (80013d4 <HAL_GetTick+0x10>)
 80013ca:	681b      	ldr	r3, [r3, #0]
}
 80013cc:	4618      	mov	r0, r3
 80013ce:	46bd      	mov	sp, r7
 80013d0:	bc80      	pop	{r7}
 80013d2:	4770      	bx	lr
 80013d4:	20000320 	.word	0x20000320

080013d8 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 80013d8:	b580      	push	{r7, lr}
 80013da:	b086      	sub	sp, #24
 80013dc:	af00      	add	r7, sp, #0
 80013de:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80013e0:	2300      	movs	r3, #0
 80013e2:	75fb      	strb	r3, [r7, #23]
  uint32_t tmp_cr1 = 0U;
 80013e4:	2300      	movs	r3, #0
 80013e6:	613b      	str	r3, [r7, #16]
  uint32_t tmp_cr2 = 0U;
 80013e8:	2300      	movs	r3, #0
 80013ea:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_sqr1 = 0U;
 80013ec:	2300      	movs	r3, #0
 80013ee:	60fb      	str	r3, [r7, #12]
  
  /* Check ADC handle */
  if(hadc == NULL)
 80013f0:	687b      	ldr	r3, [r7, #4]
 80013f2:	2b00      	cmp	r3, #0
 80013f4:	d101      	bne.n	80013fa <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 80013f6:	2301      	movs	r3, #1
 80013f8:	e0be      	b.n	8001578 <HAL_ADC_Init+0x1a0>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 80013fa:	687b      	ldr	r3, [r7, #4]
 80013fc:	689b      	ldr	r3, [r3, #8]
 80013fe:	2b00      	cmp	r3, #0
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8001400:	687b      	ldr	r3, [r7, #4]
 8001402:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001404:	2b00      	cmp	r3, #0
 8001406:	d109      	bne.n	800141c <HAL_ADC_Init+0x44>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8001408:	687b      	ldr	r3, [r7, #4]
 800140a:	2200      	movs	r2, #0
 800140c:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 800140e:	687b      	ldr	r3, [r7, #4]
 8001410:	2200      	movs	r2, #0
 8001412:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001416:	6878      	ldr	r0, [r7, #4]
 8001418:	f7ff fd8a 	bl	8000f30 <HAL_ADC_MspInit>
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  /* Note: In case of ADC already enabled, precaution to not launch an        */
  /*       unwanted conversion while modifying register CR2 by writing 1 to   */
  /*       bit ADON.                                                          */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 800141c:	6878      	ldr	r0, [r7, #4]
 800141e:	f000 faf5 	bl	8001a0c <ADC_ConversionStop_Disable>
 8001422:	4603      	mov	r3, r0
 8001424:	75fb      	strb	r3, [r7, #23]
  
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8001426:	687b      	ldr	r3, [r7, #4]
 8001428:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800142a:	f003 0310 	and.w	r3, r3, #16
 800142e:	2b00      	cmp	r3, #0
 8001430:	f040 8099 	bne.w	8001566 <HAL_ADC_Init+0x18e>
 8001434:	7dfb      	ldrb	r3, [r7, #23]
 8001436:	2b00      	cmp	r3, #0
 8001438:	f040 8095 	bne.w	8001566 <HAL_ADC_Init+0x18e>
      (tmp_hal_status == HAL_OK)                                  )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800143c:	687b      	ldr	r3, [r7, #4]
 800143e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001440:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8001444:	f023 0302 	bic.w	r3, r3, #2
 8001448:	f043 0202 	orr.w	r2, r3, #2
 800144c:	687b      	ldr	r3, [r7, #4]
 800144e:	629a      	str	r2, [r3, #40]	; 0x28
    /*  - continuous conversion mode                                          */
    /* Note: External trigger polarity (ADC_CR2_EXTTRIG) is set into          */
    /*       HAL_ADC_Start_xxx functions because if set in this function,     */
    /*       a conversion on injected group would start a conversion also on  */
    /*       regular group after ADC enabling.                                */
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8001450:	687b      	ldr	r3, [r7, #4]
 8001452:	685a      	ldr	r2, [r3, #4]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8001454:	687b      	ldr	r3, [r7, #4]
 8001456:	69db      	ldr	r3, [r3, #28]
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8001458:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)   );
 800145a:	687b      	ldr	r3, [r7, #4]
 800145c:	7b1b      	ldrb	r3, [r3, #12]
 800145e:	005b      	lsls	r3, r3, #1
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8001460:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8001462:	68ba      	ldr	r2, [r7, #8]
 8001464:	4313      	orrs	r3, r2
 8001466:	60bb      	str	r3, [r7, #8]

    /* Configuration of ADC:                                                  */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 8001468:	687b      	ldr	r3, [r7, #4]
 800146a:	689b      	ldr	r3, [r3, #8]
 800146c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8001470:	d003      	beq.n	800147a <HAL_ADC_Init+0xa2>
 8001472:	687b      	ldr	r3, [r7, #4]
 8001474:	689b      	ldr	r3, [r3, #8]
 8001476:	2b01      	cmp	r3, #1
 8001478:	d102      	bne.n	8001480 <HAL_ADC_Init+0xa8>
 800147a:	f44f 7380 	mov.w	r3, #256	; 0x100
 800147e:	e000      	b.n	8001482 <HAL_ADC_Init+0xaa>
 8001480:	2300      	movs	r3, #0
 8001482:	693a      	ldr	r2, [r7, #16]
 8001484:	4313      	orrs	r3, r2
 8001486:	613b      	str	r3, [r7, #16]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter    */
    /*       discontinuous is set anyway, but will have no effect on ADC HW.  */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8001488:	687b      	ldr	r3, [r7, #4]
 800148a:	7d1b      	ldrb	r3, [r3, #20]
 800148c:	2b01      	cmp	r3, #1
 800148e:	d119      	bne.n	80014c4 <HAL_ADC_Init+0xec>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8001490:	687b      	ldr	r3, [r7, #4]
 8001492:	7b1b      	ldrb	r3, [r3, #12]
 8001494:	2b00      	cmp	r3, #0
 8001496:	d109      	bne.n	80014ac <HAL_ADC_Init+0xd4>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 8001498:	687b      	ldr	r3, [r7, #4]
 800149a:	699b      	ldr	r3, [r3, #24]
 800149c:	3b01      	subs	r3, #1
 800149e:	035a      	lsls	r2, r3, #13
 80014a0:	693b      	ldr	r3, [r7, #16]
 80014a2:	4313      	orrs	r3, r2
 80014a4:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80014a8:	613b      	str	r3, [r7, #16]
 80014aa:	e00b      	b.n	80014c4 <HAL_ADC_Init+0xec>
      {
        /* ADC regular group settings continuous and sequencer discontinuous*/
        /* cannot be enabled simultaneously.                                */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80014ac:	687b      	ldr	r3, [r7, #4]
 80014ae:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80014b0:	f043 0220 	orr.w	r2, r3, #32
 80014b4:	687b      	ldr	r3, [r7, #4]
 80014b6:	629a      	str	r2, [r3, #40]	; 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80014b8:	687b      	ldr	r3, [r7, #4]
 80014ba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80014bc:	f043 0201 	orr.w	r2, r3, #1
 80014c0:	687b      	ldr	r3, [r7, #4]
 80014c2:	62da      	str	r2, [r3, #44]	; 0x2c
      }
    }
    
    /* Update ADC configuration register CR1 with previous settings */
      MODIFY_REG(hadc->Instance->CR1,
 80014c4:	687b      	ldr	r3, [r7, #4]
 80014c6:	681b      	ldr	r3, [r3, #0]
 80014c8:	685b      	ldr	r3, [r3, #4]
 80014ca:	f423 4169 	bic.w	r1, r3, #59648	; 0xe900
 80014ce:	687b      	ldr	r3, [r7, #4]
 80014d0:	681b      	ldr	r3, [r3, #0]
 80014d2:	693a      	ldr	r2, [r7, #16]
 80014d4:	430a      	orrs	r2, r1
 80014d6:	605a      	str	r2, [r3, #4]
                 ADC_CR1_DISCEN  |
                 ADC_CR1_DISCNUM    ,
                 tmp_cr1             );
    
    /* Update ADC configuration register CR2 with previous settings */
      MODIFY_REG(hadc->Instance->CR2,
 80014d8:	687b      	ldr	r3, [r7, #4]
 80014da:	681b      	ldr	r3, [r3, #0]
 80014dc:	689a      	ldr	r2, [r3, #8]
 80014de:	4b28      	ldr	r3, [pc, #160]	; (8001580 <HAL_ADC_Init+0x1a8>)
 80014e0:	4013      	ands	r3, r2
 80014e2:	687a      	ldr	r2, [r7, #4]
 80014e4:	6812      	ldr	r2, [r2, #0]
 80014e6:	68b9      	ldr	r1, [r7, #8]
 80014e8:	430b      	orrs	r3, r1
 80014ea:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 80014ec:	687b      	ldr	r3, [r7, #4]
 80014ee:	689b      	ldr	r3, [r3, #8]
 80014f0:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80014f4:	d003      	beq.n	80014fe <HAL_ADC_Init+0x126>
 80014f6:	687b      	ldr	r3, [r7, #4]
 80014f8:	689b      	ldr	r3, [r3, #8]
 80014fa:	2b01      	cmp	r3, #1
 80014fc:	d104      	bne.n	8001508 <HAL_ADC_Init+0x130>
    {
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 80014fe:	687b      	ldr	r3, [r7, #4]
 8001500:	691b      	ldr	r3, [r3, #16]
 8001502:	3b01      	subs	r3, #1
 8001504:	051b      	lsls	r3, r3, #20
 8001506:	60fb      	str	r3, [r7, #12]
    }
      
    MODIFY_REG(hadc->Instance->SQR1,
 8001508:	687b      	ldr	r3, [r7, #4]
 800150a:	681b      	ldr	r3, [r3, #0]
 800150c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800150e:	f423 0170 	bic.w	r1, r3, #15728640	; 0xf00000
 8001512:	687b      	ldr	r3, [r7, #4]
 8001514:	681b      	ldr	r3, [r3, #0]
 8001516:	68fa      	ldr	r2, [r7, #12]
 8001518:	430a      	orrs	r2, r1
 800151a:	62da      	str	r2, [r3, #44]	; 0x2c
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding bits set in other functions:     */
    /* execution control bits (ADON, JSWSTART, SWSTART), regular group bits   */
    /* (DMA), injected group bits (JEXTTRIG and JEXTSEL), channel internal    */
    /* measurement path bit (TSVREFE).                                        */
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 800151c:	687b      	ldr	r3, [r7, #4]
 800151e:	681b      	ldr	r3, [r3, #0]
 8001520:	689a      	ldr	r2, [r3, #8]
 8001522:	4b18      	ldr	r3, [pc, #96]	; (8001584 <HAL_ADC_Init+0x1ac>)
 8001524:	4013      	ands	r3, r2
 8001526:	68ba      	ldr	r2, [r7, #8]
 8001528:	429a      	cmp	r2, r3
 800152a:	d10b      	bne.n	8001544 <HAL_ADC_Init+0x16c>
                                        ADC_CR2_JEXTTRIG | ADC_CR2_JEXTSEL |
                                        ADC_CR2_TSVREFE                     ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 800152c:	687b      	ldr	r3, [r7, #4]
 800152e:	2200      	movs	r2, #0
 8001530:	62da      	str	r2, [r3, #44]	; 0x2c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8001532:	687b      	ldr	r3, [r7, #4]
 8001534:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001536:	f023 0303 	bic.w	r3, r3, #3
 800153a:	f043 0201 	orr.w	r2, r3, #1
 800153e:	687b      	ldr	r3, [r7, #4]
 8001540:	629a      	str	r2, [r3, #40]	; 0x28
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8001542:	e018      	b.n	8001576 <HAL_ADC_Init+0x19e>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8001544:	687b      	ldr	r3, [r7, #4]
 8001546:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001548:	f023 0312 	bic.w	r3, r3, #18
 800154c:	f043 0210 	orr.w	r2, r3, #16
 8001550:	687b      	ldr	r3, [r7, #4]
 8001552:	629a      	str	r2, [r3, #40]	; 0x28
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001554:	687b      	ldr	r3, [r7, #4]
 8001556:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001558:	f043 0201 	orr.w	r2, r3, #1
 800155c:	687b      	ldr	r3, [r7, #4]
 800155e:	62da      	str	r2, [r3, #44]	; 0x2c
      
      tmp_hal_status = HAL_ERROR;
 8001560:	2301      	movs	r3, #1
 8001562:	75fb      	strb	r3, [r7, #23]
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8001564:	e007      	b.n	8001576 <HAL_ADC_Init+0x19e>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001566:	687b      	ldr	r3, [r7, #4]
 8001568:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800156a:	f043 0210 	orr.w	r2, r3, #16
 800156e:	687b      	ldr	r3, [r7, #4]
 8001570:	629a      	str	r2, [r3, #40]	; 0x28
        
    tmp_hal_status = HAL_ERROR;
 8001572:	2301      	movs	r3, #1
 8001574:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8001576:	7dfb      	ldrb	r3, [r7, #23]
}
 8001578:	4618      	mov	r0, r3
 800157a:	3718      	adds	r7, #24
 800157c:	46bd      	mov	sp, r7
 800157e:	bd80      	pop	{r7, pc}
 8001580:	ffe1f7fd 	.word	0xffe1f7fd
 8001584:	ff1f0efe 	.word	0xff1f0efe

08001588 <HAL_ADC_Start_DMA>:
  * @param  pData: The destination Buffer address.
  * @param  Length: The length of data to be transferred from ADC peripheral to memory.
  * @retval None
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 8001588:	b580      	push	{r7, lr}
 800158a:	b086      	sub	sp, #24
 800158c:	af00      	add	r7, sp, #0
 800158e:	60f8      	str	r0, [r7, #12]
 8001590:	60b9      	str	r1, [r7, #8]
 8001592:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001594:	2300      	movs	r3, #0
 8001596:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_ADC_DMA_CAPABILITY_INSTANCE(hadc->Instance));
    
  /* Verification if multimode is disabled (for devices with several ADC)     */
  /* If multimode is enabled, dedicated function multimode conversion         */
  /* start DMA must be used.                                                  */
  if(ADC_MULTIMODE_IS_ENABLE(hadc) == RESET)
 8001598:	68fb      	ldr	r3, [r7, #12]
 800159a:	681b      	ldr	r3, [r3, #0]
 800159c:	4a64      	ldr	r2, [pc, #400]	; (8001730 <HAL_ADC_Start_DMA+0x1a8>)
 800159e:	4293      	cmp	r3, r2
 80015a0:	d004      	beq.n	80015ac <HAL_ADC_Start_DMA+0x24>
 80015a2:	68fb      	ldr	r3, [r7, #12]
 80015a4:	681b      	ldr	r3, [r3, #0]
 80015a6:	4a63      	ldr	r2, [pc, #396]	; (8001734 <HAL_ADC_Start_DMA+0x1ac>)
 80015a8:	4293      	cmp	r3, r2
 80015aa:	d106      	bne.n	80015ba <HAL_ADC_Start_DMA+0x32>
 80015ac:	4b60      	ldr	r3, [pc, #384]	; (8001730 <HAL_ADC_Start_DMA+0x1a8>)
 80015ae:	685b      	ldr	r3, [r3, #4]
 80015b0:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
 80015b4:	2b00      	cmp	r3, #0
 80015b6:	f040 80b3 	bne.w	8001720 <HAL_ADC_Start_DMA+0x198>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 80015ba:	68fb      	ldr	r3, [r7, #12]
 80015bc:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80015c0:	2b01      	cmp	r3, #1
 80015c2:	d101      	bne.n	80015c8 <HAL_ADC_Start_DMA+0x40>
 80015c4:	2302      	movs	r3, #2
 80015c6:	e0ae      	b.n	8001726 <HAL_ADC_Start_DMA+0x19e>
 80015c8:	68fb      	ldr	r3, [r7, #12]
 80015ca:	2201      	movs	r2, #1
 80015cc:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 80015d0:	68f8      	ldr	r0, [r7, #12]
 80015d2:	f000 f9c1 	bl	8001958 <ADC_Enable>
 80015d6:	4603      	mov	r3, r0
 80015d8:	75fb      	strb	r3, [r7, #23]
    
    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 80015da:	7dfb      	ldrb	r3, [r7, #23]
 80015dc:	2b00      	cmp	r3, #0
 80015de:	f040 809a 	bne.w	8001716 <HAL_ADC_Start_DMA+0x18e>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 80015e2:	68fb      	ldr	r3, [r7, #12]
 80015e4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80015e6:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 80015ea:	f023 0301 	bic.w	r3, r3, #1
 80015ee:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 80015f2:	68fb      	ldr	r3, [r7, #12]
 80015f4:	629a      	str	r2, [r3, #40]	; 0x28
                        HAL_ADC_STATE_REG_BUSY);
    
    /* Set group injected state (from auto-injection) and multimode state     */
    /* for all cases of multimode: independent mode, multimode ADC master     */
    /* or multimode ADC slave (for devices with several ADCs):                */
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 80015f6:	68fb      	ldr	r3, [r7, #12]
 80015f8:	681b      	ldr	r3, [r3, #0]
 80015fa:	4a4e      	ldr	r2, [pc, #312]	; (8001734 <HAL_ADC_Start_DMA+0x1ac>)
 80015fc:	4293      	cmp	r3, r2
 80015fe:	d105      	bne.n	800160c <HAL_ADC_Start_DMA+0x84>
 8001600:	4b4b      	ldr	r3, [pc, #300]	; (8001730 <HAL_ADC_Start_DMA+0x1a8>)
 8001602:	685b      	ldr	r3, [r3, #4]
 8001604:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
 8001608:	2b00      	cmp	r3, #0
 800160a:	d115      	bne.n	8001638 <HAL_ADC_Start_DMA+0xb0>
    {
      /* Set ADC state (ADC independent or master) */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 800160c:	68fb      	ldr	r3, [r7, #12]
 800160e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001610:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8001614:	68fb      	ldr	r3, [r7, #12]
 8001616:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8001618:	68fb      	ldr	r3, [r7, #12]
 800161a:	681b      	ldr	r3, [r3, #0]
 800161c:	685b      	ldr	r3, [r3, #4]
 800161e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001622:	2b00      	cmp	r3, #0
 8001624:	d026      	beq.n	8001674 <HAL_ADC_Start_DMA+0xec>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8001626:	68fb      	ldr	r3, [r7, #12]
 8001628:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800162a:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 800162e:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8001632:	68fb      	ldr	r3, [r7, #12]
 8001634:	629a      	str	r2, [r3, #40]	; 0x28
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8001636:	e01d      	b.n	8001674 <HAL_ADC_Start_DMA+0xec>
      }
    }
    else
    {
      /* Set ADC state (ADC slave) */
      SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8001638:	68fb      	ldr	r3, [r7, #12]
 800163a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800163c:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8001640:	68fb      	ldr	r3, [r7, #12]
 8001642:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 8001644:	68fb      	ldr	r3, [r7, #12]
 8001646:	681b      	ldr	r3, [r3, #0]
 8001648:	4a39      	ldr	r2, [pc, #228]	; (8001730 <HAL_ADC_Start_DMA+0x1a8>)
 800164a:	4293      	cmp	r3, r2
 800164c:	d004      	beq.n	8001658 <HAL_ADC_Start_DMA+0xd0>
 800164e:	68fb      	ldr	r3, [r7, #12]
 8001650:	681b      	ldr	r3, [r3, #0]
 8001652:	4a38      	ldr	r2, [pc, #224]	; (8001734 <HAL_ADC_Start_DMA+0x1ac>)
 8001654:	4293      	cmp	r3, r2
 8001656:	d10d      	bne.n	8001674 <HAL_ADC_Start_DMA+0xec>
 8001658:	4b35      	ldr	r3, [pc, #212]	; (8001730 <HAL_ADC_Start_DMA+0x1a8>)
 800165a:	685b      	ldr	r3, [r3, #4]
 800165c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001660:	2b00      	cmp	r3, #0
 8001662:	d007      	beq.n	8001674 <HAL_ADC_Start_DMA+0xec>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8001664:	68fb      	ldr	r3, [r7, #12]
 8001666:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001668:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 800166c:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8001670:	68fb      	ldr	r3, [r7, #12]
 8001672:	629a      	str	r2, [r3, #40]	; 0x28
      }
    }
      
      /* State machine update: Check if an injected conversion is ongoing */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001674:	68fb      	ldr	r3, [r7, #12]
 8001676:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001678:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800167c:	2b00      	cmp	r3, #0
 800167e:	d006      	beq.n	800168e <HAL_ADC_Start_DMA+0x106>
      {
        /* Reset ADC error code fields related to conversions on group regular */
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8001680:	68fb      	ldr	r3, [r7, #12]
 8001682:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001684:	f023 0206 	bic.w	r2, r3, #6
 8001688:	68fb      	ldr	r3, [r7, #12]
 800168a:	62da      	str	r2, [r3, #44]	; 0x2c
 800168c:	e002      	b.n	8001694 <HAL_ADC_Start_DMA+0x10c>
      }
      else
      {
        /* Reset ADC all error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 800168e:	68fb      	ldr	r3, [r7, #12]
 8001690:	2200      	movs	r2, #0
 8001692:	62da      	str	r2, [r3, #44]	; 0x2c
      }
      
      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8001694:	68fb      	ldr	r3, [r7, #12]
 8001696:	2200      	movs	r2, #0
 8001698:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
      
      /* Set the DMA transfer complete callback */
      hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 800169c:	68fb      	ldr	r3, [r7, #12]
 800169e:	6a1b      	ldr	r3, [r3, #32]
 80016a0:	4a25      	ldr	r2, [pc, #148]	; (8001738 <HAL_ADC_Start_DMA+0x1b0>)
 80016a2:	629a      	str	r2, [r3, #40]	; 0x28

      /* Set the DMA half transfer complete callback */
      hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 80016a4:	68fb      	ldr	r3, [r7, #12]
 80016a6:	6a1b      	ldr	r3, [r3, #32]
 80016a8:	4a24      	ldr	r2, [pc, #144]	; (800173c <HAL_ADC_Start_DMA+0x1b4>)
 80016aa:	62da      	str	r2, [r3, #44]	; 0x2c
      
      /* Set the DMA error callback */
      hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 80016ac:	68fb      	ldr	r3, [r7, #12]
 80016ae:	6a1b      	ldr	r3, [r3, #32]
 80016b0:	4a23      	ldr	r2, [pc, #140]	; (8001740 <HAL_ADC_Start_DMA+0x1b8>)
 80016b2:	631a      	str	r2, [r3, #48]	; 0x30
      /* start (in case of SW start):                                         */
      
      /* Clear regular group conversion flag and overrun flag */
      /* (To ensure of no unknown state from potential previous ADC           */
      /* operations)                                                          */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 80016b4:	68fb      	ldr	r3, [r7, #12]
 80016b6:	681b      	ldr	r3, [r3, #0]
 80016b8:	f06f 0202 	mvn.w	r2, #2
 80016bc:	601a      	str	r2, [r3, #0]
      
      /* Enable ADC DMA mode */
      SET_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 80016be:	68fb      	ldr	r3, [r7, #12]
 80016c0:	681b      	ldr	r3, [r3, #0]
 80016c2:	689a      	ldr	r2, [r3, #8]
 80016c4:	68fb      	ldr	r3, [r7, #12]
 80016c6:	681b      	ldr	r3, [r3, #0]
 80016c8:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80016cc:	609a      	str	r2, [r3, #8]
      
      /* Start the DMA channel */
      HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 80016ce:	68fb      	ldr	r3, [r7, #12]
 80016d0:	6a18      	ldr	r0, [r3, #32]
 80016d2:	68fb      	ldr	r3, [r7, #12]
 80016d4:	681b      	ldr	r3, [r3, #0]
 80016d6:	334c      	adds	r3, #76	; 0x4c
 80016d8:	4619      	mov	r1, r3
 80016da:	68ba      	ldr	r2, [r7, #8]
 80016dc:	687b      	ldr	r3, [r7, #4]
 80016de:	f000 fc53 	bl	8001f88 <HAL_DMA_Start_IT>
      
      /* Enable conversion of regular group.                                  */
      /* If software start has been selected, conversion starts immediately.  */
      /* If external trigger has been selected, conversion will start at next */
      /* trigger event.                                                       */
      if (ADC_IS_SOFTWARE_START_REGULAR(hadc))
 80016e2:	68fb      	ldr	r3, [r7, #12]
 80016e4:	681b      	ldr	r3, [r3, #0]
 80016e6:	689b      	ldr	r3, [r3, #8]
 80016e8:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 80016ec:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 80016f0:	d108      	bne.n	8001704 <HAL_ADC_Start_DMA+0x17c>
      {
        /* Start ADC conversion on regular group with SW start */
        SET_BIT(hadc->Instance->CR2, (ADC_CR2_SWSTART | ADC_CR2_EXTTRIG));
 80016f2:	68fb      	ldr	r3, [r7, #12]
 80016f4:	681b      	ldr	r3, [r3, #0]
 80016f6:	689a      	ldr	r2, [r3, #8]
 80016f8:	68fb      	ldr	r3, [r7, #12]
 80016fa:	681b      	ldr	r3, [r3, #0]
 80016fc:	f442 02a0 	orr.w	r2, r2, #5242880	; 0x500000
 8001700:	609a      	str	r2, [r3, #8]
    if (tmp_hal_status == HAL_OK)
 8001702:	e00f      	b.n	8001724 <HAL_ADC_Start_DMA+0x19c>
      }
      else
      {
        /* Start ADC conversion on regular group with external trigger */
        SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 8001704:	68fb      	ldr	r3, [r7, #12]
 8001706:	681b      	ldr	r3, [r3, #0]
 8001708:	689a      	ldr	r2, [r3, #8]
 800170a:	68fb      	ldr	r3, [r7, #12]
 800170c:	681b      	ldr	r3, [r3, #0]
 800170e:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 8001712:	609a      	str	r2, [r3, #8]
    if (tmp_hal_status == HAL_OK)
 8001714:	e006      	b.n	8001724 <HAL_ADC_Start_DMA+0x19c>
      }
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8001716:	68fb      	ldr	r3, [r7, #12]
 8001718:	2200      	movs	r2, #0
 800171a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    if (tmp_hal_status == HAL_OK)
 800171e:	e001      	b.n	8001724 <HAL_ADC_Start_DMA+0x19c>
    }
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8001720:	2301      	movs	r3, #1
 8001722:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8001724:	7dfb      	ldrb	r3, [r7, #23]
}
 8001726:	4618      	mov	r0, r3
 8001728:	3718      	adds	r7, #24
 800172a:	46bd      	mov	sp, r7
 800172c:	bd80      	pop	{r7, pc}
 800172e:	bf00      	nop
 8001730:	40012400 	.word	0x40012400
 8001734:	40012800 	.word	0x40012800
 8001738:	08001a8f 	.word	0x08001a8f
 800173c:	08001b0b 	.word	0x08001b0b
 8001740:	08001b27 	.word	0x08001b27

08001744 <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non blocking mode 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 8001744:	b480      	push	{r7}
 8001746:	b083      	sub	sp, #12
 8001748:	af00      	add	r7, sp, #0
 800174a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 800174c:	bf00      	nop
 800174e:	370c      	adds	r7, #12
 8001750:	46bd      	mov	sp, r7
 8001752:	bc80      	pop	{r7}
 8001754:	4770      	bx	lr

08001756 <HAL_ADC_ErrorCallback>:
  *        (ADC conversion with interruption or transfer by DMA)
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8001756:	b480      	push	{r7}
 8001758:	b083      	sub	sp, #12
 800175a:	af00      	add	r7, sp, #0
 800175c:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 800175e:	bf00      	nop
 8001760:	370c      	adds	r7, #12
 8001762:	46bd      	mov	sp, r7
 8001764:	bc80      	pop	{r7}
 8001766:	4770      	bx	lr

08001768 <HAL_ADC_ConfigChannel>:
  * @param  hadc: ADC handle
  * @param  sConfig: Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
 8001768:	b480      	push	{r7}
 800176a:	b085      	sub	sp, #20
 800176c:	af00      	add	r7, sp, #0
 800176e:	6078      	str	r0, [r7, #4]
 8001770:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001772:	2300      	movs	r3, #0
 8001774:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0U;
 8001776:	2300      	movs	r3, #0
 8001778:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 800177a:	687b      	ldr	r3, [r7, #4]
 800177c:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8001780:	2b01      	cmp	r3, #1
 8001782:	d101      	bne.n	8001788 <HAL_ADC_ConfigChannel+0x20>
 8001784:	2302      	movs	r3, #2
 8001786:	e0dc      	b.n	8001942 <HAL_ADC_ConfigChannel+0x1da>
 8001788:	687b      	ldr	r3, [r7, #4]
 800178a:	2201      	movs	r2, #1
 800178c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8001790:	683b      	ldr	r3, [r7, #0]
 8001792:	685b      	ldr	r3, [r3, #4]
 8001794:	2b06      	cmp	r3, #6
 8001796:	d81c      	bhi.n	80017d2 <HAL_ADC_ConfigChannel+0x6a>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 8001798:	687b      	ldr	r3, [r7, #4]
 800179a:	681b      	ldr	r3, [r3, #0]
 800179c:	6b59      	ldr	r1, [r3, #52]	; 0x34
 800179e:	683b      	ldr	r3, [r7, #0]
 80017a0:	685a      	ldr	r2, [r3, #4]
 80017a2:	4613      	mov	r3, r2
 80017a4:	009b      	lsls	r3, r3, #2
 80017a6:	4413      	add	r3, r2
 80017a8:	3b05      	subs	r3, #5
 80017aa:	221f      	movs	r2, #31
 80017ac:	fa02 f303 	lsl.w	r3, r2, r3
 80017b0:	43db      	mvns	r3, r3
 80017b2:	4019      	ands	r1, r3
 80017b4:	683b      	ldr	r3, [r7, #0]
 80017b6:	6818      	ldr	r0, [r3, #0]
 80017b8:	683b      	ldr	r3, [r7, #0]
 80017ba:	685a      	ldr	r2, [r3, #4]
 80017bc:	4613      	mov	r3, r2
 80017be:	009b      	lsls	r3, r3, #2
 80017c0:	4413      	add	r3, r2
 80017c2:	3b05      	subs	r3, #5
 80017c4:	fa00 f203 	lsl.w	r2, r0, r3
 80017c8:	687b      	ldr	r3, [r7, #4]
 80017ca:	681b      	ldr	r3, [r3, #0]
 80017cc:	430a      	orrs	r2, r1
 80017ce:	635a      	str	r2, [r3, #52]	; 0x34
 80017d0:	e03c      	b.n	800184c <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank)    ,
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 80017d2:	683b      	ldr	r3, [r7, #0]
 80017d4:	685b      	ldr	r3, [r3, #4]
 80017d6:	2b0c      	cmp	r3, #12
 80017d8:	d81c      	bhi.n	8001814 <HAL_ADC_ConfigChannel+0xac>
  {
    MODIFY_REG(hadc->Instance->SQR2                        ,
 80017da:	687b      	ldr	r3, [r7, #4]
 80017dc:	681b      	ldr	r3, [r3, #0]
 80017de:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80017e0:	683b      	ldr	r3, [r7, #0]
 80017e2:	685a      	ldr	r2, [r3, #4]
 80017e4:	4613      	mov	r3, r2
 80017e6:	009b      	lsls	r3, r3, #2
 80017e8:	4413      	add	r3, r2
 80017ea:	3b23      	subs	r3, #35	; 0x23
 80017ec:	221f      	movs	r2, #31
 80017ee:	fa02 f303 	lsl.w	r3, r2, r3
 80017f2:	43db      	mvns	r3, r3
 80017f4:	4019      	ands	r1, r3
 80017f6:	683b      	ldr	r3, [r7, #0]
 80017f8:	6818      	ldr	r0, [r3, #0]
 80017fa:	683b      	ldr	r3, [r7, #0]
 80017fc:	685a      	ldr	r2, [r3, #4]
 80017fe:	4613      	mov	r3, r2
 8001800:	009b      	lsls	r3, r3, #2
 8001802:	4413      	add	r3, r2
 8001804:	3b23      	subs	r3, #35	; 0x23
 8001806:	fa00 f203 	lsl.w	r2, r0, r3
 800180a:	687b      	ldr	r3, [r7, #4]
 800180c:	681b      	ldr	r3, [r3, #0]
 800180e:	430a      	orrs	r2, r1
 8001810:	631a      	str	r2, [r3, #48]	; 0x30
 8001812:	e01b      	b.n	800184c <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 16 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1                        ,
 8001814:	687b      	ldr	r3, [r7, #4]
 8001816:	681b      	ldr	r3, [r3, #0]
 8001818:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800181a:	683b      	ldr	r3, [r7, #0]
 800181c:	685a      	ldr	r2, [r3, #4]
 800181e:	4613      	mov	r3, r2
 8001820:	009b      	lsls	r3, r3, #2
 8001822:	4413      	add	r3, r2
 8001824:	3b41      	subs	r3, #65	; 0x41
 8001826:	221f      	movs	r2, #31
 8001828:	fa02 f303 	lsl.w	r3, r2, r3
 800182c:	43db      	mvns	r3, r3
 800182e:	4019      	ands	r1, r3
 8001830:	683b      	ldr	r3, [r7, #0]
 8001832:	6818      	ldr	r0, [r3, #0]
 8001834:	683b      	ldr	r3, [r7, #0]
 8001836:	685a      	ldr	r2, [r3, #4]
 8001838:	4613      	mov	r3, r2
 800183a:	009b      	lsls	r3, r3, #2
 800183c:	4413      	add	r3, r2
 800183e:	3b41      	subs	r3, #65	; 0x41
 8001840:	fa00 f203 	lsl.w	r2, r0, r3
 8001844:	687b      	ldr	r3, [r7, #4]
 8001846:	681b      	ldr	r3, [r3, #0]
 8001848:	430a      	orrs	r2, r1
 800184a:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 800184c:	683b      	ldr	r3, [r7, #0]
 800184e:	681b      	ldr	r3, [r3, #0]
 8001850:	2b09      	cmp	r3, #9
 8001852:	d91c      	bls.n	800188e <HAL_ADC_ConfigChannel+0x126>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 8001854:	687b      	ldr	r3, [r7, #4]
 8001856:	681b      	ldr	r3, [r3, #0]
 8001858:	68d9      	ldr	r1, [r3, #12]
 800185a:	683b      	ldr	r3, [r7, #0]
 800185c:	681a      	ldr	r2, [r3, #0]
 800185e:	4613      	mov	r3, r2
 8001860:	005b      	lsls	r3, r3, #1
 8001862:	4413      	add	r3, r2
 8001864:	3b1e      	subs	r3, #30
 8001866:	2207      	movs	r2, #7
 8001868:	fa02 f303 	lsl.w	r3, r2, r3
 800186c:	43db      	mvns	r3, r3
 800186e:	4019      	ands	r1, r3
 8001870:	683b      	ldr	r3, [r7, #0]
 8001872:	6898      	ldr	r0, [r3, #8]
 8001874:	683b      	ldr	r3, [r7, #0]
 8001876:	681a      	ldr	r2, [r3, #0]
 8001878:	4613      	mov	r3, r2
 800187a:	005b      	lsls	r3, r3, #1
 800187c:	4413      	add	r3, r2
 800187e:	3b1e      	subs	r3, #30
 8001880:	fa00 f203 	lsl.w	r2, r0, r3
 8001884:	687b      	ldr	r3, [r7, #4]
 8001886:	681b      	ldr	r3, [r3, #0]
 8001888:	430a      	orrs	r2, r1
 800188a:	60da      	str	r2, [r3, #12]
 800188c:	e019      	b.n	80018c2 <HAL_ADC_ConfigChannel+0x15a>
               ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel)      ,
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  else /* For channels 0 to 9 */
  {
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 800188e:	687b      	ldr	r3, [r7, #4]
 8001890:	681b      	ldr	r3, [r3, #0]
 8001892:	6919      	ldr	r1, [r3, #16]
 8001894:	683b      	ldr	r3, [r7, #0]
 8001896:	681a      	ldr	r2, [r3, #0]
 8001898:	4613      	mov	r3, r2
 800189a:	005b      	lsls	r3, r3, #1
 800189c:	4413      	add	r3, r2
 800189e:	2207      	movs	r2, #7
 80018a0:	fa02 f303 	lsl.w	r3, r2, r3
 80018a4:	43db      	mvns	r3, r3
 80018a6:	4019      	ands	r1, r3
 80018a8:	683b      	ldr	r3, [r7, #0]
 80018aa:	6898      	ldr	r0, [r3, #8]
 80018ac:	683b      	ldr	r3, [r7, #0]
 80018ae:	681a      	ldr	r2, [r3, #0]
 80018b0:	4613      	mov	r3, r2
 80018b2:	005b      	lsls	r3, r3, #1
 80018b4:	4413      	add	r3, r2
 80018b6:	fa00 f203 	lsl.w	r2, r0, r3
 80018ba:	687b      	ldr	r3, [r7, #4]
 80018bc:	681b      	ldr	r3, [r3, #0]
 80018be:	430a      	orrs	r2, r1
 80018c0:	611a      	str	r2, [r3, #16]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 80018c2:	683b      	ldr	r3, [r7, #0]
 80018c4:	681b      	ldr	r3, [r3, #0]
 80018c6:	2b10      	cmp	r3, #16
 80018c8:	d003      	beq.n	80018d2 <HAL_ADC_ConfigChannel+0x16a>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 80018ca:	683b      	ldr	r3, [r7, #0]
 80018cc:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 80018ce:	2b11      	cmp	r3, #17
 80018d0:	d132      	bne.n	8001938 <HAL_ADC_ConfigChannel+0x1d0>
  {
    /* For STM32F1 devices with several ADC: Only ADC1 can access internal    */
    /* measurement channels (VrefInt/TempSensor). If these channels are       */
    /* intended to be set on other ADC instances, an error is reported.       */
    if (hadc->Instance == ADC1)
 80018d2:	687b      	ldr	r3, [r7, #4]
 80018d4:	681b      	ldr	r3, [r3, #0]
 80018d6:	4a1d      	ldr	r2, [pc, #116]	; (800194c <HAL_ADC_ConfigChannel+0x1e4>)
 80018d8:	4293      	cmp	r3, r2
 80018da:	d125      	bne.n	8001928 <HAL_ADC_ConfigChannel+0x1c0>
    {
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 80018dc:	687b      	ldr	r3, [r7, #4]
 80018de:	681b      	ldr	r3, [r3, #0]
 80018e0:	689b      	ldr	r3, [r3, #8]
 80018e2:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80018e6:	2b00      	cmp	r3, #0
 80018e8:	d126      	bne.n	8001938 <HAL_ADC_ConfigChannel+0x1d0>
      {
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 80018ea:	687b      	ldr	r3, [r7, #4]
 80018ec:	681b      	ldr	r3, [r3, #0]
 80018ee:	689a      	ldr	r2, [r3, #8]
 80018f0:	687b      	ldr	r3, [r7, #4]
 80018f2:	681b      	ldr	r3, [r3, #0]
 80018f4:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 80018f8:	609a      	str	r2, [r3, #8]
        
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80018fa:	683b      	ldr	r3, [r7, #0]
 80018fc:	681b      	ldr	r3, [r3, #0]
 80018fe:	2b10      	cmp	r3, #16
 8001900:	d11a      	bne.n	8001938 <HAL_ADC_ConfigChannel+0x1d0>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8001902:	4b13      	ldr	r3, [pc, #76]	; (8001950 <HAL_ADC_ConfigChannel+0x1e8>)
 8001904:	681b      	ldr	r3, [r3, #0]
 8001906:	4a13      	ldr	r2, [pc, #76]	; (8001954 <HAL_ADC_ConfigChannel+0x1ec>)
 8001908:	fba2 2303 	umull	r2, r3, r2, r3
 800190c:	0c9a      	lsrs	r2, r3, #18
 800190e:	4613      	mov	r3, r2
 8001910:	009b      	lsls	r3, r3, #2
 8001912:	4413      	add	r3, r2
 8001914:	005b      	lsls	r3, r3, #1
 8001916:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8001918:	e002      	b.n	8001920 <HAL_ADC_ConfigChannel+0x1b8>
          {
            wait_loop_index--;
 800191a:	68bb      	ldr	r3, [r7, #8]
 800191c:	3b01      	subs	r3, #1
 800191e:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8001920:	68bb      	ldr	r3, [r7, #8]
 8001922:	2b00      	cmp	r3, #0
 8001924:	d1f9      	bne.n	800191a <HAL_ADC_ConfigChannel+0x1b2>
 8001926:	e007      	b.n	8001938 <HAL_ADC_ConfigChannel+0x1d0>
      }
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001928:	687b      	ldr	r3, [r7, #4]
 800192a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800192c:	f043 0220 	orr.w	r2, r3, #32
 8001930:	687b      	ldr	r3, [r7, #4]
 8001932:	629a      	str	r2, [r3, #40]	; 0x28
      
      tmp_hal_status = HAL_ERROR;
 8001934:	2301      	movs	r3, #1
 8001936:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8001938:	687b      	ldr	r3, [r7, #4]
 800193a:	2200      	movs	r2, #0
 800193c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Return function status */
  return tmp_hal_status;
 8001940:	7bfb      	ldrb	r3, [r7, #15]
}
 8001942:	4618      	mov	r0, r3
 8001944:	3714      	adds	r7, #20
 8001946:	46bd      	mov	sp, r7
 8001948:	bc80      	pop	{r7}
 800194a:	4770      	bx	lr
 800194c:	40012400 	.word	0x40012400
 8001950:	20000000 	.word	0x20000000
 8001954:	431bde83 	.word	0x431bde83

08001958 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 8001958:	b580      	push	{r7, lr}
 800195a:	b084      	sub	sp, #16
 800195c:	af00      	add	r7, sp, #0
 800195e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8001960:	2300      	movs	r3, #0
 8001962:	60fb      	str	r3, [r7, #12]
  __IO uint32_t wait_loop_index = 0U;
 8001964:	2300      	movs	r3, #0
 8001966:	60bb      	str	r3, [r7, #8]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8001968:	687b      	ldr	r3, [r7, #4]
 800196a:	681b      	ldr	r3, [r3, #0]
 800196c:	689b      	ldr	r3, [r3, #8]
 800196e:	f003 0301 	and.w	r3, r3, #1
 8001972:	2b01      	cmp	r3, #1
 8001974:	d040      	beq.n	80019f8 <ADC_Enable+0xa0>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8001976:	687b      	ldr	r3, [r7, #4]
 8001978:	681b      	ldr	r3, [r3, #0]
 800197a:	689a      	ldr	r2, [r3, #8]
 800197c:	687b      	ldr	r3, [r7, #4]
 800197e:	681b      	ldr	r3, [r3, #0]
 8001980:	f042 0201 	orr.w	r2, r2, #1
 8001984:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8001986:	4b1f      	ldr	r3, [pc, #124]	; (8001a04 <ADC_Enable+0xac>)
 8001988:	681b      	ldr	r3, [r3, #0]
 800198a:	4a1f      	ldr	r2, [pc, #124]	; (8001a08 <ADC_Enable+0xb0>)
 800198c:	fba2 2303 	umull	r2, r3, r2, r3
 8001990:	0c9b      	lsrs	r3, r3, #18
 8001992:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8001994:	e002      	b.n	800199c <ADC_Enable+0x44>
    {
      wait_loop_index--;
 8001996:	68bb      	ldr	r3, [r7, #8]
 8001998:	3b01      	subs	r3, #1
 800199a:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 800199c:	68bb      	ldr	r3, [r7, #8]
 800199e:	2b00      	cmp	r3, #0
 80019a0:	d1f9      	bne.n	8001996 <ADC_Enable+0x3e>
    }
    
    /* Get tick count */
    tickstart = HAL_GetTick();
 80019a2:	f7ff fd0f 	bl	80013c4 <HAL_GetTick>
 80019a6:	60f8      	str	r0, [r7, #12]

    /* Wait for ADC effectively enabled */
    while(ADC_IS_ENABLE(hadc) == RESET)
 80019a8:	e01f      	b.n	80019ea <ADC_Enable+0x92>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 80019aa:	f7ff fd0b 	bl	80013c4 <HAL_GetTick>
 80019ae:	4602      	mov	r2, r0
 80019b0:	68fb      	ldr	r3, [r7, #12]
 80019b2:	1ad3      	subs	r3, r2, r3
 80019b4:	2b02      	cmp	r3, #2
 80019b6:	d918      	bls.n	80019ea <ADC_Enable+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) == RESET)
 80019b8:	687b      	ldr	r3, [r7, #4]
 80019ba:	681b      	ldr	r3, [r3, #0]
 80019bc:	689b      	ldr	r3, [r3, #8]
 80019be:	f003 0301 	and.w	r3, r3, #1
 80019c2:	2b01      	cmp	r3, #1
 80019c4:	d011      	beq.n	80019ea <ADC_Enable+0x92>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80019c6:	687b      	ldr	r3, [r7, #4]
 80019c8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80019ca:	f043 0210 	orr.w	r2, r3, #16
 80019ce:	687b      	ldr	r3, [r7, #4]
 80019d0:	629a      	str	r2, [r3, #40]	; 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80019d2:	687b      	ldr	r3, [r7, #4]
 80019d4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80019d6:	f043 0201 	orr.w	r2, r3, #1
 80019da:	687b      	ldr	r3, [r7, #4]
 80019dc:	62da      	str	r2, [r3, #44]	; 0x2c

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 80019de:	687b      	ldr	r3, [r7, #4]
 80019e0:	2200      	movs	r2, #0
 80019e2:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

          return HAL_ERROR;
 80019e6:	2301      	movs	r3, #1
 80019e8:	e007      	b.n	80019fa <ADC_Enable+0xa2>
    while(ADC_IS_ENABLE(hadc) == RESET)
 80019ea:	687b      	ldr	r3, [r7, #4]
 80019ec:	681b      	ldr	r3, [r3, #0]
 80019ee:	689b      	ldr	r3, [r3, #8]
 80019f0:	f003 0301 	and.w	r3, r3, #1
 80019f4:	2b01      	cmp	r3, #1
 80019f6:	d1d8      	bne.n	80019aa <ADC_Enable+0x52>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 80019f8:	2300      	movs	r3, #0
}
 80019fa:	4618      	mov	r0, r3
 80019fc:	3710      	adds	r7, #16
 80019fe:	46bd      	mov	sp, r7
 8001a00:	bd80      	pop	{r7, pc}
 8001a02:	bf00      	nop
 8001a04:	20000000 	.word	0x20000000
 8001a08:	431bde83 	.word	0x431bde83

08001a0c <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 8001a0c:	b580      	push	{r7, lr}
 8001a0e:	b084      	sub	sp, #16
 8001a10:	af00      	add	r7, sp, #0
 8001a12:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8001a14:	2300      	movs	r3, #0
 8001a16:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 8001a18:	687b      	ldr	r3, [r7, #4]
 8001a1a:	681b      	ldr	r3, [r3, #0]
 8001a1c:	689b      	ldr	r3, [r3, #8]
 8001a1e:	f003 0301 	and.w	r3, r3, #1
 8001a22:	2b01      	cmp	r3, #1
 8001a24:	d12e      	bne.n	8001a84 <ADC_ConversionStop_Disable+0x78>
  {
    /* Disable the ADC peripheral */
    __HAL_ADC_DISABLE(hadc);
 8001a26:	687b      	ldr	r3, [r7, #4]
 8001a28:	681b      	ldr	r3, [r3, #0]
 8001a2a:	689a      	ldr	r2, [r3, #8]
 8001a2c:	687b      	ldr	r3, [r7, #4]
 8001a2e:	681b      	ldr	r3, [r3, #0]
 8001a30:	f022 0201 	bic.w	r2, r2, #1
 8001a34:	609a      	str	r2, [r3, #8]
     
    /* Get tick count */
    tickstart = HAL_GetTick();
 8001a36:	f7ff fcc5 	bl	80013c4 <HAL_GetTick>
 8001a3a:	60f8      	str	r0, [r7, #12]
    
    /* Wait for ADC effectively disabled */
    while(ADC_IS_ENABLE(hadc) != RESET)
 8001a3c:	e01b      	b.n	8001a76 <ADC_ConversionStop_Disable+0x6a>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8001a3e:	f7ff fcc1 	bl	80013c4 <HAL_GetTick>
 8001a42:	4602      	mov	r2, r0
 8001a44:	68fb      	ldr	r3, [r7, #12]
 8001a46:	1ad3      	subs	r3, r2, r3
 8001a48:	2b02      	cmp	r3, #2
 8001a4a:	d914      	bls.n	8001a76 <ADC_ConversionStop_Disable+0x6a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) != RESET)
 8001a4c:	687b      	ldr	r3, [r7, #4]
 8001a4e:	681b      	ldr	r3, [r3, #0]
 8001a50:	689b      	ldr	r3, [r3, #8]
 8001a52:	f003 0301 	and.w	r3, r3, #1
 8001a56:	2b01      	cmp	r3, #1
 8001a58:	d10d      	bne.n	8001a76 <ADC_ConversionStop_Disable+0x6a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001a5a:	687b      	ldr	r3, [r7, #4]
 8001a5c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001a5e:	f043 0210 	orr.w	r2, r3, #16
 8001a62:	687b      	ldr	r3, [r7, #4]
 8001a64:	629a      	str	r2, [r3, #40]	; 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001a66:	687b      	ldr	r3, [r7, #4]
 8001a68:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001a6a:	f043 0201 	orr.w	r2, r3, #1
 8001a6e:	687b      	ldr	r3, [r7, #4]
 8001a70:	62da      	str	r2, [r3, #44]	; 0x2c

          return HAL_ERROR;
 8001a72:	2301      	movs	r3, #1
 8001a74:	e007      	b.n	8001a86 <ADC_ConversionStop_Disable+0x7a>
    while(ADC_IS_ENABLE(hadc) != RESET)
 8001a76:	687b      	ldr	r3, [r7, #4]
 8001a78:	681b      	ldr	r3, [r3, #0]
 8001a7a:	689b      	ldr	r3, [r3, #8]
 8001a7c:	f003 0301 	and.w	r3, r3, #1
 8001a80:	2b01      	cmp	r3, #1
 8001a82:	d0dc      	beq.n	8001a3e <ADC_ConversionStop_Disable+0x32>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8001a84:	2300      	movs	r3, #0
}
 8001a86:	4618      	mov	r0, r3
 8001a88:	3710      	adds	r7, #16
 8001a8a:	46bd      	mov	sp, r7
 8001a8c:	bd80      	pop	{r7, pc}

08001a8e <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback. 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 8001a8e:	b580      	push	{r7, lr}
 8001a90:	b084      	sub	sp, #16
 8001a92:	af00      	add	r7, sp, #0
 8001a94:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8001a96:	687b      	ldr	r3, [r7, #4]
 8001a98:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001a9a:	60fb      	str	r3, [r7, #12]
 
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 8001a9c:	68fb      	ldr	r3, [r7, #12]
 8001a9e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001aa0:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8001aa4:	2b00      	cmp	r3, #0
 8001aa6:	d127      	bne.n	8001af8 <ADC_DMAConvCplt+0x6a>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8001aa8:	68fb      	ldr	r3, [r7, #12]
 8001aaa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001aac:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8001ab0:	68fb      	ldr	r3, [r7, #12]
 8001ab2:	629a      	str	r2, [r3, #40]	; 0x28
    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going.        */
    /* Note: On STM32F1 devices, in case of sequencer enabled                 */
    /*       (several ranks selected), end of conversion flag is raised       */
    /*       at the end of the sequence.                                      */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8001ab4:	68fb      	ldr	r3, [r7, #12]
 8001ab6:	681b      	ldr	r3, [r3, #0]
 8001ab8:	689b      	ldr	r3, [r3, #8]
 8001aba:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 8001abe:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 8001ac2:	d115      	bne.n	8001af0 <ADC_DMAConvCplt+0x62>
       (hadc->Init.ContinuousConvMode == DISABLE)   )
 8001ac4:	68fb      	ldr	r3, [r7, #12]
 8001ac6:	7b1b      	ldrb	r3, [r3, #12]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8001ac8:	2b00      	cmp	r3, #0
 8001aca:	d111      	bne.n	8001af0 <ADC_DMAConvCplt+0x62>
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8001acc:	68fb      	ldr	r3, [r7, #12]
 8001ace:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001ad0:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8001ad4:	68fb      	ldr	r3, [r7, #12]
 8001ad6:	629a      	str	r2, [r3, #40]	; 0x28
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001ad8:	68fb      	ldr	r3, [r7, #12]
 8001ada:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001adc:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001ae0:	2b00      	cmp	r3, #0
 8001ae2:	d105      	bne.n	8001af0 <ADC_DMAConvCplt+0x62>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8001ae4:	68fb      	ldr	r3, [r7, #12]
 8001ae6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001ae8:	f043 0201 	orr.w	r2, r3, #1
 8001aec:	68fb      	ldr	r3, [r7, #12]
 8001aee:	629a      	str	r2, [r3, #40]	; 0x28
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8001af0:	68f8      	ldr	r0, [r7, #12]
 8001af2:	f7ff f879 	bl	8000be8 <HAL_ADC_ConvCpltCallback>
  else
  {
    /* Call DMA error callback */
    hadc->DMA_Handle->XferErrorCallback(hdma);
  }
}
 8001af6:	e004      	b.n	8001b02 <ADC_DMAConvCplt+0x74>
    hadc->DMA_Handle->XferErrorCallback(hdma);
 8001af8:	68fb      	ldr	r3, [r7, #12]
 8001afa:	6a1b      	ldr	r3, [r3, #32]
 8001afc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001afe:	6878      	ldr	r0, [r7, #4]
 8001b00:	4798      	blx	r3
}
 8001b02:	bf00      	nop
 8001b04:	3710      	adds	r7, #16
 8001b06:	46bd      	mov	sp, r7
 8001b08:	bd80      	pop	{r7, pc}

08001b0a <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback. 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 8001b0a:	b580      	push	{r7, lr}
 8001b0c:	b084      	sub	sp, #16
 8001b0e:	af00      	add	r7, sp, #0
 8001b10:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8001b12:	687b      	ldr	r3, [r7, #4]
 8001b14:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001b16:	60fb      	str	r3, [r7, #12]
  
  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8001b18:	68f8      	ldr	r0, [r7, #12]
 8001b1a:	f7ff fe13 	bl	8001744 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8001b1e:	bf00      	nop
 8001b20:	3710      	adds	r7, #16
 8001b22:	46bd      	mov	sp, r7
 8001b24:	bd80      	pop	{r7, pc}

08001b26 <ADC_DMAError>:
  * @brief  DMA error callback 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 8001b26:	b580      	push	{r7, lr}
 8001b28:	b084      	sub	sp, #16
 8001b2a:	af00      	add	r7, sp, #0
 8001b2c:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8001b2e:	687b      	ldr	r3, [r7, #4]
 8001b30:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001b32:	60fb      	str	r3, [r7, #12]
  
  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8001b34:	68fb      	ldr	r3, [r7, #12]
 8001b36:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001b38:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8001b3c:	68fb      	ldr	r3, [r7, #12]
 8001b3e:	629a      	str	r2, [r3, #40]	; 0x28
  
  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8001b40:	68fb      	ldr	r3, [r7, #12]
 8001b42:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001b44:	f043 0204 	orr.w	r2, r3, #4
 8001b48:	68fb      	ldr	r3, [r7, #12]
 8001b4a:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8001b4c:	68f8      	ldr	r0, [r7, #12]
 8001b4e:	f7ff fe02 	bl	8001756 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8001b52:	bf00      	nop
 8001b54:	3710      	adds	r7, #16
 8001b56:	46bd      	mov	sp, r7
 8001b58:	bd80      	pop	{r7, pc}
	...

08001b5c <HAL_ADCEx_Calibration_Start>:
  *         the completion of this function.
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef* hadc)
{
 8001b5c:	b590      	push	{r4, r7, lr}
 8001b5e:	b087      	sub	sp, #28
 8001b60:	af00      	add	r7, sp, #0
 8001b62:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001b64:	2300      	movs	r3, #0
 8001b66:	75fb      	strb	r3, [r7, #23]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0U;
 8001b68:	2300      	movs	r3, #0
 8001b6a:	60fb      	str	r3, [r7, #12]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 8001b6c:	687b      	ldr	r3, [r7, #4]
 8001b6e:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8001b72:	2b01      	cmp	r3, #1
 8001b74:	d101      	bne.n	8001b7a <HAL_ADCEx_Calibration_Start+0x1e>
 8001b76:	2302      	movs	r3, #2
 8001b78:	e097      	b.n	8001caa <HAL_ADCEx_Calibration_Start+0x14e>
 8001b7a:	687b      	ldr	r3, [r7, #4]
 8001b7c:	2201      	movs	r2, #1
 8001b7e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
   /* 1. Disable ADC peripheral                                                 */
   tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8001b82:	6878      	ldr	r0, [r7, #4]
 8001b84:	f7ff ff42 	bl	8001a0c <ADC_ConversionStop_Disable>
 8001b88:	4603      	mov	r3, r0
 8001b8a:	75fb      	strb	r3, [r7, #23]
  
   /* 2. Calibration prerequisite delay before starting the calibration.       */
   /*    - ADC must be enabled for at least two ADC clock cycles               */
   tmp_hal_status = ADC_Enable(hadc);
 8001b8c:	6878      	ldr	r0, [r7, #4]
 8001b8e:	f7ff fee3 	bl	8001958 <ADC_Enable>
 8001b92:	4603      	mov	r3, r0
 8001b94:	75fb      	strb	r3, [r7, #23]

   /* Check if ADC is effectively enabled */
   if (tmp_hal_status == HAL_OK)
 8001b96:	7dfb      	ldrb	r3, [r7, #23]
 8001b98:	2b00      	cmp	r3, #0
 8001b9a:	f040 8081 	bne.w	8001ca0 <HAL_ADCEx_Calibration_Start+0x144>
   {
     /* Set ADC state */
     ADC_STATE_CLR_SET(hadc->State,
 8001b9e:	687b      	ldr	r3, [r7, #4]
 8001ba0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001ba2:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8001ba6:	f023 0302 	bic.w	r3, r3, #2
 8001baa:	f043 0202 	orr.w	r2, r3, #2
 8001bae:	687b      	ldr	r3, [r7, #4]
 8001bb0:	629a      	str	r2, [r3, #40]	; 0x28
    
    /* Hardware prerequisite: delay before starting the calibration.          */
    /*  - Computation of CPU clock cycles corresponding to ADC clock cycles.  */
    /*  - Wait for the expected ADC clock cycles delay */
    wait_loop_index = ((SystemCoreClock
                        / HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC))
 8001bb2:	4b40      	ldr	r3, [pc, #256]	; (8001cb4 <HAL_ADCEx_Calibration_Start+0x158>)
 8001bb4:	681c      	ldr	r4, [r3, #0]
 8001bb6:	2002      	movs	r0, #2
 8001bb8:	f001 f9c4 	bl	8002f44 <HAL_RCCEx_GetPeriphCLKFreq>
 8001bbc:	4603      	mov	r3, r0
 8001bbe:	fbb4 f3f3 	udiv	r3, r4, r3
                       * ADC_PRECALIBRATION_DELAY_ADCCLOCKCYCLES        );
 8001bc2:	005b      	lsls	r3, r3, #1
    wait_loop_index = ((SystemCoreClock
 8001bc4:	60fb      	str	r3, [r7, #12]

    while(wait_loop_index != 0U)
 8001bc6:	e002      	b.n	8001bce <HAL_ADCEx_Calibration_Start+0x72>
    {
      wait_loop_index--;
 8001bc8:	68fb      	ldr	r3, [r7, #12]
 8001bca:	3b01      	subs	r3, #1
 8001bcc:	60fb      	str	r3, [r7, #12]
    while(wait_loop_index != 0U)
 8001bce:	68fb      	ldr	r3, [r7, #12]
 8001bd0:	2b00      	cmp	r3, #0
 8001bd2:	d1f9      	bne.n	8001bc8 <HAL_ADCEx_Calibration_Start+0x6c>
    }

    /* 3. Resets ADC calibration registers */  
    SET_BIT(hadc->Instance->CR2, ADC_CR2_RSTCAL);
 8001bd4:	687b      	ldr	r3, [r7, #4]
 8001bd6:	681b      	ldr	r3, [r3, #0]
 8001bd8:	689a      	ldr	r2, [r3, #8]
 8001bda:	687b      	ldr	r3, [r7, #4]
 8001bdc:	681b      	ldr	r3, [r3, #0]
 8001bde:	f042 0208 	orr.w	r2, r2, #8
 8001be2:	609a      	str	r2, [r3, #8]
    
    tickstart = HAL_GetTick();  
 8001be4:	f7ff fbee 	bl	80013c4 <HAL_GetTick>
 8001be8:	6138      	str	r0, [r7, #16]

    /* Wait for calibration reset completion */
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_RSTCAL))
 8001bea:	e01b      	b.n	8001c24 <HAL_ADCEx_Calibration_Start+0xc8>
    {
      if((HAL_GetTick() - tickstart) > ADC_CALIBRATION_TIMEOUT)
 8001bec:	f7ff fbea 	bl	80013c4 <HAL_GetTick>
 8001bf0:	4602      	mov	r2, r0
 8001bf2:	693b      	ldr	r3, [r7, #16]
 8001bf4:	1ad3      	subs	r3, r2, r3
 8001bf6:	2b0a      	cmp	r3, #10
 8001bf8:	d914      	bls.n	8001c24 <HAL_ADCEx_Calibration_Start+0xc8>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_RSTCAL))
 8001bfa:	687b      	ldr	r3, [r7, #4]
 8001bfc:	681b      	ldr	r3, [r3, #0]
 8001bfe:	689b      	ldr	r3, [r3, #8]
 8001c00:	f003 0308 	and.w	r3, r3, #8
 8001c04:	2b00      	cmp	r3, #0
 8001c06:	d00d      	beq.n	8001c24 <HAL_ADCEx_Calibration_Start+0xc8>
        {
          /* Update ADC state machine to error */
          ADC_STATE_CLR_SET(hadc->State,
 8001c08:	687b      	ldr	r3, [r7, #4]
 8001c0a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001c0c:	f023 0312 	bic.w	r3, r3, #18
 8001c10:	f043 0210 	orr.w	r2, r3, #16
 8001c14:	687b      	ldr	r3, [r7, #4]
 8001c16:	629a      	str	r2, [r3, #40]	; 0x28
                            HAL_ADC_STATE_BUSY_INTERNAL,
                            HAL_ADC_STATE_ERROR_INTERNAL);

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8001c18:	687b      	ldr	r3, [r7, #4]
 8001c1a:	2200      	movs	r2, #0
 8001c1c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

          return HAL_ERROR;
 8001c20:	2301      	movs	r3, #1
 8001c22:	e042      	b.n	8001caa <HAL_ADCEx_Calibration_Start+0x14e>
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_RSTCAL))
 8001c24:	687b      	ldr	r3, [r7, #4]
 8001c26:	681b      	ldr	r3, [r3, #0]
 8001c28:	689b      	ldr	r3, [r3, #8]
 8001c2a:	f003 0308 	and.w	r3, r3, #8
 8001c2e:	2b00      	cmp	r3, #0
 8001c30:	d1dc      	bne.n	8001bec <HAL_ADCEx_Calibration_Start+0x90>
        }
      }
    }
    
    /* 4. Start ADC calibration */
    SET_BIT(hadc->Instance->CR2, ADC_CR2_CAL);
 8001c32:	687b      	ldr	r3, [r7, #4]
 8001c34:	681b      	ldr	r3, [r3, #0]
 8001c36:	689a      	ldr	r2, [r3, #8]
 8001c38:	687b      	ldr	r3, [r7, #4]
 8001c3a:	681b      	ldr	r3, [r3, #0]
 8001c3c:	f042 0204 	orr.w	r2, r2, #4
 8001c40:	609a      	str	r2, [r3, #8]
    
    tickstart = HAL_GetTick();  
 8001c42:	f7ff fbbf 	bl	80013c4 <HAL_GetTick>
 8001c46:	6138      	str	r0, [r7, #16]

    /* Wait for calibration completion */
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_CAL))
 8001c48:	e01b      	b.n	8001c82 <HAL_ADCEx_Calibration_Start+0x126>
    {
      if((HAL_GetTick() - tickstart) > ADC_CALIBRATION_TIMEOUT)
 8001c4a:	f7ff fbbb 	bl	80013c4 <HAL_GetTick>
 8001c4e:	4602      	mov	r2, r0
 8001c50:	693b      	ldr	r3, [r7, #16]
 8001c52:	1ad3      	subs	r3, r2, r3
 8001c54:	2b0a      	cmp	r3, #10
 8001c56:	d914      	bls.n	8001c82 <HAL_ADCEx_Calibration_Start+0x126>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_CAL))
 8001c58:	687b      	ldr	r3, [r7, #4]
 8001c5a:	681b      	ldr	r3, [r3, #0]
 8001c5c:	689b      	ldr	r3, [r3, #8]
 8001c5e:	f003 0304 	and.w	r3, r3, #4
 8001c62:	2b00      	cmp	r3, #0
 8001c64:	d00d      	beq.n	8001c82 <HAL_ADCEx_Calibration_Start+0x126>
        {
          /* Update ADC state machine to error */
          ADC_STATE_CLR_SET(hadc->State,
 8001c66:	687b      	ldr	r3, [r7, #4]
 8001c68:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001c6a:	f023 0312 	bic.w	r3, r3, #18
 8001c6e:	f043 0210 	orr.w	r2, r3, #16
 8001c72:	687b      	ldr	r3, [r7, #4]
 8001c74:	629a      	str	r2, [r3, #40]	; 0x28
                            HAL_ADC_STATE_BUSY_INTERNAL,
                            HAL_ADC_STATE_ERROR_INTERNAL);

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8001c76:	687b      	ldr	r3, [r7, #4]
 8001c78:	2200      	movs	r2, #0
 8001c7a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

          return HAL_ERROR;
 8001c7e:	2301      	movs	r3, #1
 8001c80:	e013      	b.n	8001caa <HAL_ADCEx_Calibration_Start+0x14e>
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_CAL))
 8001c82:	687b      	ldr	r3, [r7, #4]
 8001c84:	681b      	ldr	r3, [r3, #0]
 8001c86:	689b      	ldr	r3, [r3, #8]
 8001c88:	f003 0304 	and.w	r3, r3, #4
 8001c8c:	2b00      	cmp	r3, #0
 8001c8e:	d1dc      	bne.n	8001c4a <HAL_ADCEx_Calibration_Start+0xee>
        }
      }
    }
    
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001c90:	687b      	ldr	r3, [r7, #4]
 8001c92:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001c94:	f023 0303 	bic.w	r3, r3, #3
 8001c98:	f043 0201 	orr.w	r2, r3, #1
 8001c9c:	687b      	ldr	r3, [r7, #4]
 8001c9e:	629a      	str	r2, [r3, #40]	; 0x28
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8001ca0:	687b      	ldr	r3, [r7, #4]
 8001ca2:	2200      	movs	r2, #0
 8001ca4:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Return function status */
  return tmp_hal_status;
 8001ca8:	7dfb      	ldrb	r3, [r7, #23]
}
 8001caa:	4618      	mov	r0, r3
 8001cac:	371c      	adds	r7, #28
 8001cae:	46bd      	mov	sp, r7
 8001cb0:	bd90      	pop	{r4, r7, pc}
 8001cb2:	bf00      	nop
 8001cb4:	20000000 	.word	0x20000000

08001cb8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001cb8:	b480      	push	{r7}
 8001cba:	b085      	sub	sp, #20
 8001cbc:	af00      	add	r7, sp, #0
 8001cbe:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001cc0:	687b      	ldr	r3, [r7, #4]
 8001cc2:	f003 0307 	and.w	r3, r3, #7
 8001cc6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001cc8:	4b0c      	ldr	r3, [pc, #48]	; (8001cfc <__NVIC_SetPriorityGrouping+0x44>)
 8001cca:	68db      	ldr	r3, [r3, #12]
 8001ccc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001cce:	68ba      	ldr	r2, [r7, #8]
 8001cd0:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001cd4:	4013      	ands	r3, r2
 8001cd6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8001cd8:	68fb      	ldr	r3, [r7, #12]
 8001cda:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001cdc:	68bb      	ldr	r3, [r7, #8]
 8001cde:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001ce0:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001ce4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001ce8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001cea:	4a04      	ldr	r2, [pc, #16]	; (8001cfc <__NVIC_SetPriorityGrouping+0x44>)
 8001cec:	68bb      	ldr	r3, [r7, #8]
 8001cee:	60d3      	str	r3, [r2, #12]
}
 8001cf0:	bf00      	nop
 8001cf2:	3714      	adds	r7, #20
 8001cf4:	46bd      	mov	sp, r7
 8001cf6:	bc80      	pop	{r7}
 8001cf8:	4770      	bx	lr
 8001cfa:	bf00      	nop
 8001cfc:	e000ed00 	.word	0xe000ed00

08001d00 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001d00:	b480      	push	{r7}
 8001d02:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001d04:	4b04      	ldr	r3, [pc, #16]	; (8001d18 <__NVIC_GetPriorityGrouping+0x18>)
 8001d06:	68db      	ldr	r3, [r3, #12]
 8001d08:	0a1b      	lsrs	r3, r3, #8
 8001d0a:	f003 0307 	and.w	r3, r3, #7
}
 8001d0e:	4618      	mov	r0, r3
 8001d10:	46bd      	mov	sp, r7
 8001d12:	bc80      	pop	{r7}
 8001d14:	4770      	bx	lr
 8001d16:	bf00      	nop
 8001d18:	e000ed00 	.word	0xe000ed00

08001d1c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001d1c:	b480      	push	{r7}
 8001d1e:	b083      	sub	sp, #12
 8001d20:	af00      	add	r7, sp, #0
 8001d22:	4603      	mov	r3, r0
 8001d24:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001d26:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001d2a:	2b00      	cmp	r3, #0
 8001d2c:	db0b      	blt.n	8001d46 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001d2e:	79fb      	ldrb	r3, [r7, #7]
 8001d30:	f003 021f 	and.w	r2, r3, #31
 8001d34:	4906      	ldr	r1, [pc, #24]	; (8001d50 <__NVIC_EnableIRQ+0x34>)
 8001d36:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001d3a:	095b      	lsrs	r3, r3, #5
 8001d3c:	2001      	movs	r0, #1
 8001d3e:	fa00 f202 	lsl.w	r2, r0, r2
 8001d42:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001d46:	bf00      	nop
 8001d48:	370c      	adds	r7, #12
 8001d4a:	46bd      	mov	sp, r7
 8001d4c:	bc80      	pop	{r7}
 8001d4e:	4770      	bx	lr
 8001d50:	e000e100 	.word	0xe000e100

08001d54 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001d54:	b480      	push	{r7}
 8001d56:	b083      	sub	sp, #12
 8001d58:	af00      	add	r7, sp, #0
 8001d5a:	4603      	mov	r3, r0
 8001d5c:	6039      	str	r1, [r7, #0]
 8001d5e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001d60:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001d64:	2b00      	cmp	r3, #0
 8001d66:	db0a      	blt.n	8001d7e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001d68:	683b      	ldr	r3, [r7, #0]
 8001d6a:	b2da      	uxtb	r2, r3
 8001d6c:	490c      	ldr	r1, [pc, #48]	; (8001da0 <__NVIC_SetPriority+0x4c>)
 8001d6e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001d72:	0112      	lsls	r2, r2, #4
 8001d74:	b2d2      	uxtb	r2, r2
 8001d76:	440b      	add	r3, r1
 8001d78:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001d7c:	e00a      	b.n	8001d94 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001d7e:	683b      	ldr	r3, [r7, #0]
 8001d80:	b2da      	uxtb	r2, r3
 8001d82:	4908      	ldr	r1, [pc, #32]	; (8001da4 <__NVIC_SetPriority+0x50>)
 8001d84:	79fb      	ldrb	r3, [r7, #7]
 8001d86:	f003 030f 	and.w	r3, r3, #15
 8001d8a:	3b04      	subs	r3, #4
 8001d8c:	0112      	lsls	r2, r2, #4
 8001d8e:	b2d2      	uxtb	r2, r2
 8001d90:	440b      	add	r3, r1
 8001d92:	761a      	strb	r2, [r3, #24]
}
 8001d94:	bf00      	nop
 8001d96:	370c      	adds	r7, #12
 8001d98:	46bd      	mov	sp, r7
 8001d9a:	bc80      	pop	{r7}
 8001d9c:	4770      	bx	lr
 8001d9e:	bf00      	nop
 8001da0:	e000e100 	.word	0xe000e100
 8001da4:	e000ed00 	.word	0xe000ed00

08001da8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001da8:	b480      	push	{r7}
 8001daa:	b089      	sub	sp, #36	; 0x24
 8001dac:	af00      	add	r7, sp, #0
 8001dae:	60f8      	str	r0, [r7, #12]
 8001db0:	60b9      	str	r1, [r7, #8]
 8001db2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001db4:	68fb      	ldr	r3, [r7, #12]
 8001db6:	f003 0307 	and.w	r3, r3, #7
 8001dba:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001dbc:	69fb      	ldr	r3, [r7, #28]
 8001dbe:	f1c3 0307 	rsb	r3, r3, #7
 8001dc2:	2b04      	cmp	r3, #4
 8001dc4:	bf28      	it	cs
 8001dc6:	2304      	movcs	r3, #4
 8001dc8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001dca:	69fb      	ldr	r3, [r7, #28]
 8001dcc:	3304      	adds	r3, #4
 8001dce:	2b06      	cmp	r3, #6
 8001dd0:	d902      	bls.n	8001dd8 <NVIC_EncodePriority+0x30>
 8001dd2:	69fb      	ldr	r3, [r7, #28]
 8001dd4:	3b03      	subs	r3, #3
 8001dd6:	e000      	b.n	8001dda <NVIC_EncodePriority+0x32>
 8001dd8:	2300      	movs	r3, #0
 8001dda:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001ddc:	f04f 32ff 	mov.w	r2, #4294967295
 8001de0:	69bb      	ldr	r3, [r7, #24]
 8001de2:	fa02 f303 	lsl.w	r3, r2, r3
 8001de6:	43da      	mvns	r2, r3
 8001de8:	68bb      	ldr	r3, [r7, #8]
 8001dea:	401a      	ands	r2, r3
 8001dec:	697b      	ldr	r3, [r7, #20]
 8001dee:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001df0:	f04f 31ff 	mov.w	r1, #4294967295
 8001df4:	697b      	ldr	r3, [r7, #20]
 8001df6:	fa01 f303 	lsl.w	r3, r1, r3
 8001dfa:	43d9      	mvns	r1, r3
 8001dfc:	687b      	ldr	r3, [r7, #4]
 8001dfe:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001e00:	4313      	orrs	r3, r2
         );
}
 8001e02:	4618      	mov	r0, r3
 8001e04:	3724      	adds	r7, #36	; 0x24
 8001e06:	46bd      	mov	sp, r7
 8001e08:	bc80      	pop	{r7}
 8001e0a:	4770      	bx	lr

08001e0c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001e0c:	b580      	push	{r7, lr}
 8001e0e:	b082      	sub	sp, #8
 8001e10:	af00      	add	r7, sp, #0
 8001e12:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001e14:	687b      	ldr	r3, [r7, #4]
 8001e16:	3b01      	subs	r3, #1
 8001e18:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001e1c:	d301      	bcc.n	8001e22 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001e1e:	2301      	movs	r3, #1
 8001e20:	e00f      	b.n	8001e42 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001e22:	4a0a      	ldr	r2, [pc, #40]	; (8001e4c <SysTick_Config+0x40>)
 8001e24:	687b      	ldr	r3, [r7, #4]
 8001e26:	3b01      	subs	r3, #1
 8001e28:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001e2a:	210f      	movs	r1, #15
 8001e2c:	f04f 30ff 	mov.w	r0, #4294967295
 8001e30:	f7ff ff90 	bl	8001d54 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001e34:	4b05      	ldr	r3, [pc, #20]	; (8001e4c <SysTick_Config+0x40>)
 8001e36:	2200      	movs	r2, #0
 8001e38:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001e3a:	4b04      	ldr	r3, [pc, #16]	; (8001e4c <SysTick_Config+0x40>)
 8001e3c:	2207      	movs	r2, #7
 8001e3e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001e40:	2300      	movs	r3, #0
}
 8001e42:	4618      	mov	r0, r3
 8001e44:	3708      	adds	r7, #8
 8001e46:	46bd      	mov	sp, r7
 8001e48:	bd80      	pop	{r7, pc}
 8001e4a:	bf00      	nop
 8001e4c:	e000e010 	.word	0xe000e010

08001e50 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001e50:	b580      	push	{r7, lr}
 8001e52:	b082      	sub	sp, #8
 8001e54:	af00      	add	r7, sp, #0
 8001e56:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001e58:	6878      	ldr	r0, [r7, #4]
 8001e5a:	f7ff ff2d 	bl	8001cb8 <__NVIC_SetPriorityGrouping>
}
 8001e5e:	bf00      	nop
 8001e60:	3708      	adds	r7, #8
 8001e62:	46bd      	mov	sp, r7
 8001e64:	bd80      	pop	{r7, pc}

08001e66 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001e66:	b580      	push	{r7, lr}
 8001e68:	b086      	sub	sp, #24
 8001e6a:	af00      	add	r7, sp, #0
 8001e6c:	4603      	mov	r3, r0
 8001e6e:	60b9      	str	r1, [r7, #8]
 8001e70:	607a      	str	r2, [r7, #4]
 8001e72:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001e74:	2300      	movs	r3, #0
 8001e76:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001e78:	f7ff ff42 	bl	8001d00 <__NVIC_GetPriorityGrouping>
 8001e7c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001e7e:	687a      	ldr	r2, [r7, #4]
 8001e80:	68b9      	ldr	r1, [r7, #8]
 8001e82:	6978      	ldr	r0, [r7, #20]
 8001e84:	f7ff ff90 	bl	8001da8 <NVIC_EncodePriority>
 8001e88:	4602      	mov	r2, r0
 8001e8a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001e8e:	4611      	mov	r1, r2
 8001e90:	4618      	mov	r0, r3
 8001e92:	f7ff ff5f 	bl	8001d54 <__NVIC_SetPriority>
}
 8001e96:	bf00      	nop
 8001e98:	3718      	adds	r7, #24
 8001e9a:	46bd      	mov	sp, r7
 8001e9c:	bd80      	pop	{r7, pc}

08001e9e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001e9e:	b580      	push	{r7, lr}
 8001ea0:	b082      	sub	sp, #8
 8001ea2:	af00      	add	r7, sp, #0
 8001ea4:	4603      	mov	r3, r0
 8001ea6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001ea8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001eac:	4618      	mov	r0, r3
 8001eae:	f7ff ff35 	bl	8001d1c <__NVIC_EnableIRQ>
}
 8001eb2:	bf00      	nop
 8001eb4:	3708      	adds	r7, #8
 8001eb6:	46bd      	mov	sp, r7
 8001eb8:	bd80      	pop	{r7, pc}

08001eba <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001eba:	b580      	push	{r7, lr}
 8001ebc:	b082      	sub	sp, #8
 8001ebe:	af00      	add	r7, sp, #0
 8001ec0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001ec2:	6878      	ldr	r0, [r7, #4]
 8001ec4:	f7ff ffa2 	bl	8001e0c <SysTick_Config>
 8001ec8:	4603      	mov	r3, r0
}
 8001eca:	4618      	mov	r0, r3
 8001ecc:	3708      	adds	r7, #8
 8001ece:	46bd      	mov	sp, r7
 8001ed0:	bd80      	pop	{r7, pc}
	...

08001ed4 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8001ed4:	b480      	push	{r7}
 8001ed6:	b085      	sub	sp, #20
 8001ed8:	af00      	add	r7, sp, #0
 8001eda:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8001edc:	2300      	movs	r3, #0
 8001ede:	60fb      	str	r3, [r7, #12]

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 8001ee0:	687b      	ldr	r3, [r7, #4]
 8001ee2:	2b00      	cmp	r3, #0
 8001ee4:	d101      	bne.n	8001eea <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 8001ee6:	2301      	movs	r3, #1
 8001ee8:	e043      	b.n	8001f72 <HAL_DMA_Init+0x9e>
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8001eea:	687b      	ldr	r3, [r7, #4]
 8001eec:	681b      	ldr	r3, [r3, #0]
 8001eee:	461a      	mov	r2, r3
 8001ef0:	4b22      	ldr	r3, [pc, #136]	; (8001f7c <HAL_DMA_Init+0xa8>)
 8001ef2:	4413      	add	r3, r2
 8001ef4:	4a22      	ldr	r2, [pc, #136]	; (8001f80 <HAL_DMA_Init+0xac>)
 8001ef6:	fba2 2303 	umull	r2, r3, r2, r3
 8001efa:	091b      	lsrs	r3, r3, #4
 8001efc:	009a      	lsls	r2, r3, #2
 8001efe:	687b      	ldr	r3, [r7, #4]
 8001f00:	641a      	str	r2, [r3, #64]	; 0x40
  hdma->DmaBaseAddress = DMA1;
 8001f02:	687b      	ldr	r3, [r7, #4]
 8001f04:	4a1f      	ldr	r2, [pc, #124]	; (8001f84 <HAL_DMA_Init+0xb0>)
 8001f06:	63da      	str	r2, [r3, #60]	; 0x3c
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8001f08:	687b      	ldr	r3, [r7, #4]
 8001f0a:	2202      	movs	r2, #2
 8001f0c:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8001f10:	687b      	ldr	r3, [r7, #4]
 8001f12:	681b      	ldr	r3, [r3, #0]
 8001f14:	681b      	ldr	r3, [r3, #0]
 8001f16:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8001f18:	68fb      	ldr	r3, [r7, #12]
 8001f1a:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 8001f1e:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 8001f22:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8001f24:	687b      	ldr	r3, [r7, #4]
 8001f26:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001f28:	687b      	ldr	r3, [r7, #4]
 8001f2a:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 8001f2c:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001f2e:	687b      	ldr	r3, [r7, #4]
 8001f30:	68db      	ldr	r3, [r3, #12]
 8001f32:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001f34:	687b      	ldr	r3, [r7, #4]
 8001f36:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001f38:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001f3a:	687b      	ldr	r3, [r7, #4]
 8001f3c:	695b      	ldr	r3, [r3, #20]
 8001f3e:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001f40:	687b      	ldr	r3, [r7, #4]
 8001f42:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001f44:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001f46:	687b      	ldr	r3, [r7, #4]
 8001f48:	69db      	ldr	r3, [r3, #28]
 8001f4a:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8001f4c:	68fa      	ldr	r2, [r7, #12]
 8001f4e:	4313      	orrs	r3, r2
 8001f50:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8001f52:	687b      	ldr	r3, [r7, #4]
 8001f54:	681b      	ldr	r3, [r3, #0]
 8001f56:	68fa      	ldr	r2, [r7, #12]
 8001f58:	601a      	str	r2, [r3, #0]

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001f5a:	687b      	ldr	r3, [r7, #4]
 8001f5c:	2200      	movs	r2, #0
 8001f5e:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8001f60:	687b      	ldr	r3, [r7, #4]
 8001f62:	2201      	movs	r2, #1
 8001f64:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8001f68:	687b      	ldr	r3, [r7, #4]
 8001f6a:	2200      	movs	r2, #0
 8001f6c:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 8001f70:	2300      	movs	r3, #0
}
 8001f72:	4618      	mov	r0, r3
 8001f74:	3714      	adds	r7, #20
 8001f76:	46bd      	mov	sp, r7
 8001f78:	bc80      	pop	{r7}
 8001f7a:	4770      	bx	lr
 8001f7c:	bffdfff8 	.word	0xbffdfff8
 8001f80:	cccccccd 	.word	0xcccccccd
 8001f84:	40020000 	.word	0x40020000

08001f88 <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001f88:	b580      	push	{r7, lr}
 8001f8a:	b086      	sub	sp, #24
 8001f8c:	af00      	add	r7, sp, #0
 8001f8e:	60f8      	str	r0, [r7, #12]
 8001f90:	60b9      	str	r1, [r7, #8]
 8001f92:	607a      	str	r2, [r7, #4]
 8001f94:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8001f96:	2300      	movs	r3, #0
 8001f98:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8001f9a:	68fb      	ldr	r3, [r7, #12]
 8001f9c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001fa0:	2b01      	cmp	r3, #1
 8001fa2:	d101      	bne.n	8001fa8 <HAL_DMA_Start_IT+0x20>
 8001fa4:	2302      	movs	r3, #2
 8001fa6:	e04b      	b.n	8002040 <HAL_DMA_Start_IT+0xb8>
 8001fa8:	68fb      	ldr	r3, [r7, #12]
 8001faa:	2201      	movs	r2, #1
 8001fac:	f883 2020 	strb.w	r2, [r3, #32]
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8001fb0:	68fb      	ldr	r3, [r7, #12]
 8001fb2:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8001fb6:	b2db      	uxtb	r3, r3
 8001fb8:	2b01      	cmp	r3, #1
 8001fba:	d13a      	bne.n	8002032 <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8001fbc:	68fb      	ldr	r3, [r7, #12]
 8001fbe:	2202      	movs	r2, #2
 8001fc0:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001fc4:	68fb      	ldr	r3, [r7, #12]
 8001fc6:	2200      	movs	r2, #0
 8001fc8:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8001fca:	68fb      	ldr	r3, [r7, #12]
 8001fcc:	681b      	ldr	r3, [r3, #0]
 8001fce:	681a      	ldr	r2, [r3, #0]
 8001fd0:	68fb      	ldr	r3, [r7, #12]
 8001fd2:	681b      	ldr	r3, [r3, #0]
 8001fd4:	f022 0201 	bic.w	r2, r2, #1
 8001fd8:	601a      	str	r2, [r3, #0]
    
    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8001fda:	683b      	ldr	r3, [r7, #0]
 8001fdc:	687a      	ldr	r2, [r7, #4]
 8001fde:	68b9      	ldr	r1, [r7, #8]
 8001fe0:	68f8      	ldr	r0, [r7, #12]
 8001fe2:	f000 f937 	bl	8002254 <DMA_SetConfig>
    
    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback)
 8001fe6:	68fb      	ldr	r3, [r7, #12]
 8001fe8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001fea:	2b00      	cmp	r3, #0
 8001fec:	d008      	beq.n	8002000 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001fee:	68fb      	ldr	r3, [r7, #12]
 8001ff0:	681b      	ldr	r3, [r3, #0]
 8001ff2:	681a      	ldr	r2, [r3, #0]
 8001ff4:	68fb      	ldr	r3, [r7, #12]
 8001ff6:	681b      	ldr	r3, [r3, #0]
 8001ff8:	f042 020e 	orr.w	r2, r2, #14
 8001ffc:	601a      	str	r2, [r3, #0]
 8001ffe:	e00f      	b.n	8002020 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8002000:	68fb      	ldr	r3, [r7, #12]
 8002002:	681b      	ldr	r3, [r3, #0]
 8002004:	681a      	ldr	r2, [r3, #0]
 8002006:	68fb      	ldr	r3, [r7, #12]
 8002008:	681b      	ldr	r3, [r3, #0]
 800200a:	f022 0204 	bic.w	r2, r2, #4
 800200e:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8002010:	68fb      	ldr	r3, [r7, #12]
 8002012:	681b      	ldr	r3, [r3, #0]
 8002014:	681a      	ldr	r2, [r3, #0]
 8002016:	68fb      	ldr	r3, [r7, #12]
 8002018:	681b      	ldr	r3, [r3, #0]
 800201a:	f042 020a 	orr.w	r2, r2, #10
 800201e:	601a      	str	r2, [r3, #0]
    }
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8002020:	68fb      	ldr	r3, [r7, #12]
 8002022:	681b      	ldr	r3, [r3, #0]
 8002024:	681a      	ldr	r2, [r3, #0]
 8002026:	68fb      	ldr	r3, [r7, #12]
 8002028:	681b      	ldr	r3, [r3, #0]
 800202a:	f042 0201 	orr.w	r2, r2, #1
 800202e:	601a      	str	r2, [r3, #0]
 8002030:	e005      	b.n	800203e <HAL_DMA_Start_IT+0xb6>
  }
  else
  {      
    /* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 8002032:	68fb      	ldr	r3, [r7, #12]
 8002034:	2200      	movs	r2, #0
 8002036:	f883 2020 	strb.w	r2, [r3, #32]

    /* Remain BUSY */
    status = HAL_BUSY;
 800203a:	2302      	movs	r3, #2
 800203c:	75fb      	strb	r3, [r7, #23]
  }    
  return status;
 800203e:	7dfb      	ldrb	r3, [r7, #23]
}
 8002040:	4618      	mov	r0, r3
 8002042:	3718      	adds	r7, #24
 8002044:	46bd      	mov	sp, r7
 8002046:	bd80      	pop	{r7, pc}

08002048 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8002048:	b580      	push	{r7, lr}
 800204a:	b084      	sub	sp, #16
 800204c:	af00      	add	r7, sp, #0
 800204e:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8002050:	687b      	ldr	r3, [r7, #4]
 8002052:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002054:	681b      	ldr	r3, [r3, #0]
 8002056:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8002058:	687b      	ldr	r3, [r7, #4]
 800205a:	681b      	ldr	r3, [r3, #0]
 800205c:	681b      	ldr	r3, [r3, #0]
 800205e:	60bb      	str	r3, [r7, #8]
  
  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 8002060:	687b      	ldr	r3, [r7, #4]
 8002062:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002064:	2204      	movs	r2, #4
 8002066:	409a      	lsls	r2, r3
 8002068:	68fb      	ldr	r3, [r7, #12]
 800206a:	4013      	ands	r3, r2
 800206c:	2b00      	cmp	r3, #0
 800206e:	d04f      	beq.n	8002110 <HAL_DMA_IRQHandler+0xc8>
 8002070:	68bb      	ldr	r3, [r7, #8]
 8002072:	f003 0304 	and.w	r3, r3, #4
 8002076:	2b00      	cmp	r3, #0
 8002078:	d04a      	beq.n	8002110 <HAL_DMA_IRQHandler+0xc8>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800207a:	687b      	ldr	r3, [r7, #4]
 800207c:	681b      	ldr	r3, [r3, #0]
 800207e:	681b      	ldr	r3, [r3, #0]
 8002080:	f003 0320 	and.w	r3, r3, #32
 8002084:	2b00      	cmp	r3, #0
 8002086:	d107      	bne.n	8002098 <HAL_DMA_IRQHandler+0x50>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8002088:	687b      	ldr	r3, [r7, #4]
 800208a:	681b      	ldr	r3, [r3, #0]
 800208c:	681a      	ldr	r2, [r3, #0]
 800208e:	687b      	ldr	r3, [r7, #4]
 8002090:	681b      	ldr	r3, [r3, #0]
 8002092:	f022 0204 	bic.w	r2, r2, #4
 8002096:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8002098:	687b      	ldr	r3, [r7, #4]
 800209a:	681b      	ldr	r3, [r3, #0]
 800209c:	4a66      	ldr	r2, [pc, #408]	; (8002238 <HAL_DMA_IRQHandler+0x1f0>)
 800209e:	4293      	cmp	r3, r2
 80020a0:	d029      	beq.n	80020f6 <HAL_DMA_IRQHandler+0xae>
 80020a2:	687b      	ldr	r3, [r7, #4]
 80020a4:	681b      	ldr	r3, [r3, #0]
 80020a6:	4a65      	ldr	r2, [pc, #404]	; (800223c <HAL_DMA_IRQHandler+0x1f4>)
 80020a8:	4293      	cmp	r3, r2
 80020aa:	d022      	beq.n	80020f2 <HAL_DMA_IRQHandler+0xaa>
 80020ac:	687b      	ldr	r3, [r7, #4]
 80020ae:	681b      	ldr	r3, [r3, #0]
 80020b0:	4a63      	ldr	r2, [pc, #396]	; (8002240 <HAL_DMA_IRQHandler+0x1f8>)
 80020b2:	4293      	cmp	r3, r2
 80020b4:	d01a      	beq.n	80020ec <HAL_DMA_IRQHandler+0xa4>
 80020b6:	687b      	ldr	r3, [r7, #4]
 80020b8:	681b      	ldr	r3, [r3, #0]
 80020ba:	4a62      	ldr	r2, [pc, #392]	; (8002244 <HAL_DMA_IRQHandler+0x1fc>)
 80020bc:	4293      	cmp	r3, r2
 80020be:	d012      	beq.n	80020e6 <HAL_DMA_IRQHandler+0x9e>
 80020c0:	687b      	ldr	r3, [r7, #4]
 80020c2:	681b      	ldr	r3, [r3, #0]
 80020c4:	4a60      	ldr	r2, [pc, #384]	; (8002248 <HAL_DMA_IRQHandler+0x200>)
 80020c6:	4293      	cmp	r3, r2
 80020c8:	d00a      	beq.n	80020e0 <HAL_DMA_IRQHandler+0x98>
 80020ca:	687b      	ldr	r3, [r7, #4]
 80020cc:	681b      	ldr	r3, [r3, #0]
 80020ce:	4a5f      	ldr	r2, [pc, #380]	; (800224c <HAL_DMA_IRQHandler+0x204>)
 80020d0:	4293      	cmp	r3, r2
 80020d2:	d102      	bne.n	80020da <HAL_DMA_IRQHandler+0x92>
 80020d4:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 80020d8:	e00e      	b.n	80020f8 <HAL_DMA_IRQHandler+0xb0>
 80020da:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 80020de:	e00b      	b.n	80020f8 <HAL_DMA_IRQHandler+0xb0>
 80020e0:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 80020e4:	e008      	b.n	80020f8 <HAL_DMA_IRQHandler+0xb0>
 80020e6:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 80020ea:	e005      	b.n	80020f8 <HAL_DMA_IRQHandler+0xb0>
 80020ec:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80020f0:	e002      	b.n	80020f8 <HAL_DMA_IRQHandler+0xb0>
 80020f2:	2340      	movs	r3, #64	; 0x40
 80020f4:	e000      	b.n	80020f8 <HAL_DMA_IRQHandler+0xb0>
 80020f6:	2304      	movs	r3, #4
 80020f8:	4a55      	ldr	r2, [pc, #340]	; (8002250 <HAL_DMA_IRQHandler+0x208>)
 80020fa:	6053      	str	r3, [r2, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if(hdma->XferHalfCpltCallback != NULL)
 80020fc:	687b      	ldr	r3, [r7, #4]
 80020fe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002100:	2b00      	cmp	r3, #0
 8002102:	f000 8094 	beq.w	800222e <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8002106:	687b      	ldr	r3, [r7, #4]
 8002108:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800210a:	6878      	ldr	r0, [r7, #4]
 800210c:	4798      	blx	r3
    if(hdma->XferHalfCpltCallback != NULL)
 800210e:	e08e      	b.n	800222e <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_TC) != RESET))
 8002110:	687b      	ldr	r3, [r7, #4]
 8002112:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002114:	2202      	movs	r2, #2
 8002116:	409a      	lsls	r2, r3
 8002118:	68fb      	ldr	r3, [r7, #12]
 800211a:	4013      	ands	r3, r2
 800211c:	2b00      	cmp	r3, #0
 800211e:	d056      	beq.n	80021ce <HAL_DMA_IRQHandler+0x186>
 8002120:	68bb      	ldr	r3, [r7, #8]
 8002122:	f003 0302 	and.w	r3, r3, #2
 8002126:	2b00      	cmp	r3, #0
 8002128:	d051      	beq.n	80021ce <HAL_DMA_IRQHandler+0x186>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800212a:	687b      	ldr	r3, [r7, #4]
 800212c:	681b      	ldr	r3, [r3, #0]
 800212e:	681b      	ldr	r3, [r3, #0]
 8002130:	f003 0320 	and.w	r3, r3, #32
 8002134:	2b00      	cmp	r3, #0
 8002136:	d10b      	bne.n	8002150 <HAL_DMA_IRQHandler+0x108>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);  
 8002138:	687b      	ldr	r3, [r7, #4]
 800213a:	681b      	ldr	r3, [r3, #0]
 800213c:	681a      	ldr	r2, [r3, #0]
 800213e:	687b      	ldr	r3, [r7, #4]
 8002140:	681b      	ldr	r3, [r3, #0]
 8002142:	f022 020a 	bic.w	r2, r2, #10
 8002146:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8002148:	687b      	ldr	r3, [r7, #4]
 800214a:	2201      	movs	r2, #1
 800214c:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    }
    /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8002150:	687b      	ldr	r3, [r7, #4]
 8002152:	681b      	ldr	r3, [r3, #0]
 8002154:	4a38      	ldr	r2, [pc, #224]	; (8002238 <HAL_DMA_IRQHandler+0x1f0>)
 8002156:	4293      	cmp	r3, r2
 8002158:	d029      	beq.n	80021ae <HAL_DMA_IRQHandler+0x166>
 800215a:	687b      	ldr	r3, [r7, #4]
 800215c:	681b      	ldr	r3, [r3, #0]
 800215e:	4a37      	ldr	r2, [pc, #220]	; (800223c <HAL_DMA_IRQHandler+0x1f4>)
 8002160:	4293      	cmp	r3, r2
 8002162:	d022      	beq.n	80021aa <HAL_DMA_IRQHandler+0x162>
 8002164:	687b      	ldr	r3, [r7, #4]
 8002166:	681b      	ldr	r3, [r3, #0]
 8002168:	4a35      	ldr	r2, [pc, #212]	; (8002240 <HAL_DMA_IRQHandler+0x1f8>)
 800216a:	4293      	cmp	r3, r2
 800216c:	d01a      	beq.n	80021a4 <HAL_DMA_IRQHandler+0x15c>
 800216e:	687b      	ldr	r3, [r7, #4]
 8002170:	681b      	ldr	r3, [r3, #0]
 8002172:	4a34      	ldr	r2, [pc, #208]	; (8002244 <HAL_DMA_IRQHandler+0x1fc>)
 8002174:	4293      	cmp	r3, r2
 8002176:	d012      	beq.n	800219e <HAL_DMA_IRQHandler+0x156>
 8002178:	687b      	ldr	r3, [r7, #4]
 800217a:	681b      	ldr	r3, [r3, #0]
 800217c:	4a32      	ldr	r2, [pc, #200]	; (8002248 <HAL_DMA_IRQHandler+0x200>)
 800217e:	4293      	cmp	r3, r2
 8002180:	d00a      	beq.n	8002198 <HAL_DMA_IRQHandler+0x150>
 8002182:	687b      	ldr	r3, [r7, #4]
 8002184:	681b      	ldr	r3, [r3, #0]
 8002186:	4a31      	ldr	r2, [pc, #196]	; (800224c <HAL_DMA_IRQHandler+0x204>)
 8002188:	4293      	cmp	r3, r2
 800218a:	d102      	bne.n	8002192 <HAL_DMA_IRQHandler+0x14a>
 800218c:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8002190:	e00e      	b.n	80021b0 <HAL_DMA_IRQHandler+0x168>
 8002192:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8002196:	e00b      	b.n	80021b0 <HAL_DMA_IRQHandler+0x168>
 8002198:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800219c:	e008      	b.n	80021b0 <HAL_DMA_IRQHandler+0x168>
 800219e:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80021a2:	e005      	b.n	80021b0 <HAL_DMA_IRQHandler+0x168>
 80021a4:	f44f 7300 	mov.w	r3, #512	; 0x200
 80021a8:	e002      	b.n	80021b0 <HAL_DMA_IRQHandler+0x168>
 80021aa:	2320      	movs	r3, #32
 80021ac:	e000      	b.n	80021b0 <HAL_DMA_IRQHandler+0x168>
 80021ae:	2302      	movs	r3, #2
 80021b0:	4a27      	ldr	r2, [pc, #156]	; (8002250 <HAL_DMA_IRQHandler+0x208>)
 80021b2:	6053      	str	r3, [r2, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80021b4:	687b      	ldr	r3, [r7, #4]
 80021b6:	2200      	movs	r2, #0
 80021b8:	f883 2020 	strb.w	r2, [r3, #32]

    if(hdma->XferCpltCallback != NULL)
 80021bc:	687b      	ldr	r3, [r7, #4]
 80021be:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80021c0:	2b00      	cmp	r3, #0
 80021c2:	d034      	beq.n	800222e <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 80021c4:	687b      	ldr	r3, [r7, #4]
 80021c6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80021c8:	6878      	ldr	r0, [r7, #4]
 80021ca:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 80021cc:	e02f      	b.n	800222e <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 80021ce:	687b      	ldr	r3, [r7, #4]
 80021d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80021d2:	2208      	movs	r2, #8
 80021d4:	409a      	lsls	r2, r3
 80021d6:	68fb      	ldr	r3, [r7, #12]
 80021d8:	4013      	ands	r3, r2
 80021da:	2b00      	cmp	r3, #0
 80021dc:	d028      	beq.n	8002230 <HAL_DMA_IRQHandler+0x1e8>
 80021de:	68bb      	ldr	r3, [r7, #8]
 80021e0:	f003 0308 	and.w	r3, r3, #8
 80021e4:	2b00      	cmp	r3, #0
 80021e6:	d023      	beq.n	8002230 <HAL_DMA_IRQHandler+0x1e8>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80021e8:	687b      	ldr	r3, [r7, #4]
 80021ea:	681b      	ldr	r3, [r3, #0]
 80021ec:	681a      	ldr	r2, [r3, #0]
 80021ee:	687b      	ldr	r3, [r7, #4]
 80021f0:	681b      	ldr	r3, [r3, #0]
 80021f2:	f022 020e 	bic.w	r2, r2, #14
 80021f6:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 80021f8:	687b      	ldr	r3, [r7, #4]
 80021fa:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80021fc:	687b      	ldr	r3, [r7, #4]
 80021fe:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002200:	2101      	movs	r1, #1
 8002202:	fa01 f202 	lsl.w	r2, r1, r2
 8002206:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8002208:	687b      	ldr	r3, [r7, #4]
 800220a:	2201      	movs	r2, #1
 800220c:	639a      	str	r2, [r3, #56]	; 0x38

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800220e:	687b      	ldr	r3, [r7, #4]
 8002210:	2201      	movs	r2, #1
 8002212:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002216:	687b      	ldr	r3, [r7, #4]
 8002218:	2200      	movs	r2, #0
 800221a:	f883 2020 	strb.w	r2, [r3, #32]

    if (hdma->XferErrorCallback != NULL)
 800221e:	687b      	ldr	r3, [r7, #4]
 8002220:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002222:	2b00      	cmp	r3, #0
 8002224:	d004      	beq.n	8002230 <HAL_DMA_IRQHandler+0x1e8>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8002226:	687b      	ldr	r3, [r7, #4]
 8002228:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800222a:	6878      	ldr	r0, [r7, #4]
 800222c:	4798      	blx	r3
    }
  }
  return;
 800222e:	bf00      	nop
 8002230:	bf00      	nop
}
 8002232:	3710      	adds	r7, #16
 8002234:	46bd      	mov	sp, r7
 8002236:	bd80      	pop	{r7, pc}
 8002238:	40020008 	.word	0x40020008
 800223c:	4002001c 	.word	0x4002001c
 8002240:	40020030 	.word	0x40020030
 8002244:	40020044 	.word	0x40020044
 8002248:	40020058 	.word	0x40020058
 800224c:	4002006c 	.word	0x4002006c
 8002250:	40020000 	.word	0x40020000

08002254 <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002254:	b480      	push	{r7}
 8002256:	b085      	sub	sp, #20
 8002258:	af00      	add	r7, sp, #0
 800225a:	60f8      	str	r0, [r7, #12]
 800225c:	60b9      	str	r1, [r7, #8]
 800225e:	607a      	str	r2, [r7, #4]
 8002260:	603b      	str	r3, [r7, #0]
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8002262:	68fb      	ldr	r3, [r7, #12]
 8002264:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002266:	68fb      	ldr	r3, [r7, #12]
 8002268:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800226a:	2101      	movs	r1, #1
 800226c:	fa01 f202 	lsl.w	r2, r1, r2
 8002270:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8002272:	68fb      	ldr	r3, [r7, #12]
 8002274:	681b      	ldr	r3, [r3, #0]
 8002276:	683a      	ldr	r2, [r7, #0]
 8002278:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800227a:	68fb      	ldr	r3, [r7, #12]
 800227c:	685b      	ldr	r3, [r3, #4]
 800227e:	2b10      	cmp	r3, #16
 8002280:	d108      	bne.n	8002294 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8002282:	68fb      	ldr	r3, [r7, #12]
 8002284:	681b      	ldr	r3, [r3, #0]
 8002286:	687a      	ldr	r2, [r7, #4]
 8002288:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 800228a:	68fb      	ldr	r3, [r7, #12]
 800228c:	681b      	ldr	r3, [r3, #0]
 800228e:	68ba      	ldr	r2, [r7, #8]
 8002290:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8002292:	e007      	b.n	80022a4 <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 8002294:	68fb      	ldr	r3, [r7, #12]
 8002296:	681b      	ldr	r3, [r3, #0]
 8002298:	68ba      	ldr	r2, [r7, #8]
 800229a:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 800229c:	68fb      	ldr	r3, [r7, #12]
 800229e:	681b      	ldr	r3, [r3, #0]
 80022a0:	687a      	ldr	r2, [r7, #4]
 80022a2:	60da      	str	r2, [r3, #12]
}
 80022a4:	bf00      	nop
 80022a6:	3714      	adds	r7, #20
 80022a8:	46bd      	mov	sp, r7
 80022aa:	bc80      	pop	{r7}
 80022ac:	4770      	bx	lr
	...

080022b0 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80022b0:	b480      	push	{r7}
 80022b2:	b08b      	sub	sp, #44	; 0x2c
 80022b4:	af00      	add	r7, sp, #0
 80022b6:	6078      	str	r0, [r7, #4]
 80022b8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80022ba:	2300      	movs	r3, #0
 80022bc:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 80022be:	2300      	movs	r3, #0
 80022c0:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80022c2:	e169      	b.n	8002598 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 80022c4:	2201      	movs	r2, #1
 80022c6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80022c8:	fa02 f303 	lsl.w	r3, r2, r3
 80022cc:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80022ce:	683b      	ldr	r3, [r7, #0]
 80022d0:	681b      	ldr	r3, [r3, #0]
 80022d2:	69fa      	ldr	r2, [r7, #28]
 80022d4:	4013      	ands	r3, r2
 80022d6:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 80022d8:	69ba      	ldr	r2, [r7, #24]
 80022da:	69fb      	ldr	r3, [r7, #28]
 80022dc:	429a      	cmp	r2, r3
 80022de:	f040 8158 	bne.w	8002592 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 80022e2:	683b      	ldr	r3, [r7, #0]
 80022e4:	685b      	ldr	r3, [r3, #4]
 80022e6:	4a9a      	ldr	r2, [pc, #616]	; (8002550 <HAL_GPIO_Init+0x2a0>)
 80022e8:	4293      	cmp	r3, r2
 80022ea:	d05e      	beq.n	80023aa <HAL_GPIO_Init+0xfa>
 80022ec:	4a98      	ldr	r2, [pc, #608]	; (8002550 <HAL_GPIO_Init+0x2a0>)
 80022ee:	4293      	cmp	r3, r2
 80022f0:	d875      	bhi.n	80023de <HAL_GPIO_Init+0x12e>
 80022f2:	4a98      	ldr	r2, [pc, #608]	; (8002554 <HAL_GPIO_Init+0x2a4>)
 80022f4:	4293      	cmp	r3, r2
 80022f6:	d058      	beq.n	80023aa <HAL_GPIO_Init+0xfa>
 80022f8:	4a96      	ldr	r2, [pc, #600]	; (8002554 <HAL_GPIO_Init+0x2a4>)
 80022fa:	4293      	cmp	r3, r2
 80022fc:	d86f      	bhi.n	80023de <HAL_GPIO_Init+0x12e>
 80022fe:	4a96      	ldr	r2, [pc, #600]	; (8002558 <HAL_GPIO_Init+0x2a8>)
 8002300:	4293      	cmp	r3, r2
 8002302:	d052      	beq.n	80023aa <HAL_GPIO_Init+0xfa>
 8002304:	4a94      	ldr	r2, [pc, #592]	; (8002558 <HAL_GPIO_Init+0x2a8>)
 8002306:	4293      	cmp	r3, r2
 8002308:	d869      	bhi.n	80023de <HAL_GPIO_Init+0x12e>
 800230a:	4a94      	ldr	r2, [pc, #592]	; (800255c <HAL_GPIO_Init+0x2ac>)
 800230c:	4293      	cmp	r3, r2
 800230e:	d04c      	beq.n	80023aa <HAL_GPIO_Init+0xfa>
 8002310:	4a92      	ldr	r2, [pc, #584]	; (800255c <HAL_GPIO_Init+0x2ac>)
 8002312:	4293      	cmp	r3, r2
 8002314:	d863      	bhi.n	80023de <HAL_GPIO_Init+0x12e>
 8002316:	4a92      	ldr	r2, [pc, #584]	; (8002560 <HAL_GPIO_Init+0x2b0>)
 8002318:	4293      	cmp	r3, r2
 800231a:	d046      	beq.n	80023aa <HAL_GPIO_Init+0xfa>
 800231c:	4a90      	ldr	r2, [pc, #576]	; (8002560 <HAL_GPIO_Init+0x2b0>)
 800231e:	4293      	cmp	r3, r2
 8002320:	d85d      	bhi.n	80023de <HAL_GPIO_Init+0x12e>
 8002322:	2b12      	cmp	r3, #18
 8002324:	d82a      	bhi.n	800237c <HAL_GPIO_Init+0xcc>
 8002326:	2b12      	cmp	r3, #18
 8002328:	d859      	bhi.n	80023de <HAL_GPIO_Init+0x12e>
 800232a:	a201      	add	r2, pc, #4	; (adr r2, 8002330 <HAL_GPIO_Init+0x80>)
 800232c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002330:	080023ab 	.word	0x080023ab
 8002334:	08002385 	.word	0x08002385
 8002338:	08002397 	.word	0x08002397
 800233c:	080023d9 	.word	0x080023d9
 8002340:	080023df 	.word	0x080023df
 8002344:	080023df 	.word	0x080023df
 8002348:	080023df 	.word	0x080023df
 800234c:	080023df 	.word	0x080023df
 8002350:	080023df 	.word	0x080023df
 8002354:	080023df 	.word	0x080023df
 8002358:	080023df 	.word	0x080023df
 800235c:	080023df 	.word	0x080023df
 8002360:	080023df 	.word	0x080023df
 8002364:	080023df 	.word	0x080023df
 8002368:	080023df 	.word	0x080023df
 800236c:	080023df 	.word	0x080023df
 8002370:	080023df 	.word	0x080023df
 8002374:	0800238d 	.word	0x0800238d
 8002378:	080023a1 	.word	0x080023a1
 800237c:	4a79      	ldr	r2, [pc, #484]	; (8002564 <HAL_GPIO_Init+0x2b4>)
 800237e:	4293      	cmp	r3, r2
 8002380:	d013      	beq.n	80023aa <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8002382:	e02c      	b.n	80023de <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8002384:	683b      	ldr	r3, [r7, #0]
 8002386:	68db      	ldr	r3, [r3, #12]
 8002388:	623b      	str	r3, [r7, #32]
          break;
 800238a:	e029      	b.n	80023e0 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 800238c:	683b      	ldr	r3, [r7, #0]
 800238e:	68db      	ldr	r3, [r3, #12]
 8002390:	3304      	adds	r3, #4
 8002392:	623b      	str	r3, [r7, #32]
          break;
 8002394:	e024      	b.n	80023e0 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8002396:	683b      	ldr	r3, [r7, #0]
 8002398:	68db      	ldr	r3, [r3, #12]
 800239a:	3308      	adds	r3, #8
 800239c:	623b      	str	r3, [r7, #32]
          break;
 800239e:	e01f      	b.n	80023e0 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 80023a0:	683b      	ldr	r3, [r7, #0]
 80023a2:	68db      	ldr	r3, [r3, #12]
 80023a4:	330c      	adds	r3, #12
 80023a6:	623b      	str	r3, [r7, #32]
          break;
 80023a8:	e01a      	b.n	80023e0 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 80023aa:	683b      	ldr	r3, [r7, #0]
 80023ac:	689b      	ldr	r3, [r3, #8]
 80023ae:	2b00      	cmp	r3, #0
 80023b0:	d102      	bne.n	80023b8 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 80023b2:	2304      	movs	r3, #4
 80023b4:	623b      	str	r3, [r7, #32]
          break;
 80023b6:	e013      	b.n	80023e0 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 80023b8:	683b      	ldr	r3, [r7, #0]
 80023ba:	689b      	ldr	r3, [r3, #8]
 80023bc:	2b01      	cmp	r3, #1
 80023be:	d105      	bne.n	80023cc <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80023c0:	2308      	movs	r3, #8
 80023c2:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 80023c4:	687b      	ldr	r3, [r7, #4]
 80023c6:	69fa      	ldr	r2, [r7, #28]
 80023c8:	611a      	str	r2, [r3, #16]
          break;
 80023ca:	e009      	b.n	80023e0 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80023cc:	2308      	movs	r3, #8
 80023ce:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 80023d0:	687b      	ldr	r3, [r7, #4]
 80023d2:	69fa      	ldr	r2, [r7, #28]
 80023d4:	615a      	str	r2, [r3, #20]
          break;
 80023d6:	e003      	b.n	80023e0 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 80023d8:	2300      	movs	r3, #0
 80023da:	623b      	str	r3, [r7, #32]
          break;
 80023dc:	e000      	b.n	80023e0 <HAL_GPIO_Init+0x130>
          break;
 80023de:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 80023e0:	69bb      	ldr	r3, [r7, #24]
 80023e2:	2bff      	cmp	r3, #255	; 0xff
 80023e4:	d801      	bhi.n	80023ea <HAL_GPIO_Init+0x13a>
 80023e6:	687b      	ldr	r3, [r7, #4]
 80023e8:	e001      	b.n	80023ee <HAL_GPIO_Init+0x13e>
 80023ea:	687b      	ldr	r3, [r7, #4]
 80023ec:	3304      	adds	r3, #4
 80023ee:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 80023f0:	69bb      	ldr	r3, [r7, #24]
 80023f2:	2bff      	cmp	r3, #255	; 0xff
 80023f4:	d802      	bhi.n	80023fc <HAL_GPIO_Init+0x14c>
 80023f6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80023f8:	009b      	lsls	r3, r3, #2
 80023fa:	e002      	b.n	8002402 <HAL_GPIO_Init+0x152>
 80023fc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80023fe:	3b08      	subs	r3, #8
 8002400:	009b      	lsls	r3, r3, #2
 8002402:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8002404:	697b      	ldr	r3, [r7, #20]
 8002406:	681a      	ldr	r2, [r3, #0]
 8002408:	210f      	movs	r1, #15
 800240a:	693b      	ldr	r3, [r7, #16]
 800240c:	fa01 f303 	lsl.w	r3, r1, r3
 8002410:	43db      	mvns	r3, r3
 8002412:	401a      	ands	r2, r3
 8002414:	6a39      	ldr	r1, [r7, #32]
 8002416:	693b      	ldr	r3, [r7, #16]
 8002418:	fa01 f303 	lsl.w	r3, r1, r3
 800241c:	431a      	orrs	r2, r3
 800241e:	697b      	ldr	r3, [r7, #20]
 8002420:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8002422:	683b      	ldr	r3, [r7, #0]
 8002424:	685b      	ldr	r3, [r3, #4]
 8002426:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800242a:	2b00      	cmp	r3, #0
 800242c:	f000 80b1 	beq.w	8002592 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8002430:	4b4d      	ldr	r3, [pc, #308]	; (8002568 <HAL_GPIO_Init+0x2b8>)
 8002432:	699b      	ldr	r3, [r3, #24]
 8002434:	4a4c      	ldr	r2, [pc, #304]	; (8002568 <HAL_GPIO_Init+0x2b8>)
 8002436:	f043 0301 	orr.w	r3, r3, #1
 800243a:	6193      	str	r3, [r2, #24]
 800243c:	4b4a      	ldr	r3, [pc, #296]	; (8002568 <HAL_GPIO_Init+0x2b8>)
 800243e:	699b      	ldr	r3, [r3, #24]
 8002440:	f003 0301 	and.w	r3, r3, #1
 8002444:	60bb      	str	r3, [r7, #8]
 8002446:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8002448:	4a48      	ldr	r2, [pc, #288]	; (800256c <HAL_GPIO_Init+0x2bc>)
 800244a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800244c:	089b      	lsrs	r3, r3, #2
 800244e:	3302      	adds	r3, #2
 8002450:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002454:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8002456:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002458:	f003 0303 	and.w	r3, r3, #3
 800245c:	009b      	lsls	r3, r3, #2
 800245e:	220f      	movs	r2, #15
 8002460:	fa02 f303 	lsl.w	r3, r2, r3
 8002464:	43db      	mvns	r3, r3
 8002466:	68fa      	ldr	r2, [r7, #12]
 8002468:	4013      	ands	r3, r2
 800246a:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 800246c:	687b      	ldr	r3, [r7, #4]
 800246e:	4a40      	ldr	r2, [pc, #256]	; (8002570 <HAL_GPIO_Init+0x2c0>)
 8002470:	4293      	cmp	r3, r2
 8002472:	d013      	beq.n	800249c <HAL_GPIO_Init+0x1ec>
 8002474:	687b      	ldr	r3, [r7, #4]
 8002476:	4a3f      	ldr	r2, [pc, #252]	; (8002574 <HAL_GPIO_Init+0x2c4>)
 8002478:	4293      	cmp	r3, r2
 800247a:	d00d      	beq.n	8002498 <HAL_GPIO_Init+0x1e8>
 800247c:	687b      	ldr	r3, [r7, #4]
 800247e:	4a3e      	ldr	r2, [pc, #248]	; (8002578 <HAL_GPIO_Init+0x2c8>)
 8002480:	4293      	cmp	r3, r2
 8002482:	d007      	beq.n	8002494 <HAL_GPIO_Init+0x1e4>
 8002484:	687b      	ldr	r3, [r7, #4]
 8002486:	4a3d      	ldr	r2, [pc, #244]	; (800257c <HAL_GPIO_Init+0x2cc>)
 8002488:	4293      	cmp	r3, r2
 800248a:	d101      	bne.n	8002490 <HAL_GPIO_Init+0x1e0>
 800248c:	2303      	movs	r3, #3
 800248e:	e006      	b.n	800249e <HAL_GPIO_Init+0x1ee>
 8002490:	2304      	movs	r3, #4
 8002492:	e004      	b.n	800249e <HAL_GPIO_Init+0x1ee>
 8002494:	2302      	movs	r3, #2
 8002496:	e002      	b.n	800249e <HAL_GPIO_Init+0x1ee>
 8002498:	2301      	movs	r3, #1
 800249a:	e000      	b.n	800249e <HAL_GPIO_Init+0x1ee>
 800249c:	2300      	movs	r3, #0
 800249e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80024a0:	f002 0203 	and.w	r2, r2, #3
 80024a4:	0092      	lsls	r2, r2, #2
 80024a6:	4093      	lsls	r3, r2
 80024a8:	68fa      	ldr	r2, [r7, #12]
 80024aa:	4313      	orrs	r3, r2
 80024ac:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 80024ae:	492f      	ldr	r1, [pc, #188]	; (800256c <HAL_GPIO_Init+0x2bc>)
 80024b0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80024b2:	089b      	lsrs	r3, r3, #2
 80024b4:	3302      	adds	r3, #2
 80024b6:	68fa      	ldr	r2, [r7, #12]
 80024b8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80024bc:	683b      	ldr	r3, [r7, #0]
 80024be:	685b      	ldr	r3, [r3, #4]
 80024c0:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80024c4:	2b00      	cmp	r3, #0
 80024c6:	d006      	beq.n	80024d6 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 80024c8:	4b2d      	ldr	r3, [pc, #180]	; (8002580 <HAL_GPIO_Init+0x2d0>)
 80024ca:	689a      	ldr	r2, [r3, #8]
 80024cc:	492c      	ldr	r1, [pc, #176]	; (8002580 <HAL_GPIO_Init+0x2d0>)
 80024ce:	69bb      	ldr	r3, [r7, #24]
 80024d0:	4313      	orrs	r3, r2
 80024d2:	608b      	str	r3, [r1, #8]
 80024d4:	e006      	b.n	80024e4 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 80024d6:	4b2a      	ldr	r3, [pc, #168]	; (8002580 <HAL_GPIO_Init+0x2d0>)
 80024d8:	689a      	ldr	r2, [r3, #8]
 80024da:	69bb      	ldr	r3, [r7, #24]
 80024dc:	43db      	mvns	r3, r3
 80024de:	4928      	ldr	r1, [pc, #160]	; (8002580 <HAL_GPIO_Init+0x2d0>)
 80024e0:	4013      	ands	r3, r2
 80024e2:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80024e4:	683b      	ldr	r3, [r7, #0]
 80024e6:	685b      	ldr	r3, [r3, #4]
 80024e8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80024ec:	2b00      	cmp	r3, #0
 80024ee:	d006      	beq.n	80024fe <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 80024f0:	4b23      	ldr	r3, [pc, #140]	; (8002580 <HAL_GPIO_Init+0x2d0>)
 80024f2:	68da      	ldr	r2, [r3, #12]
 80024f4:	4922      	ldr	r1, [pc, #136]	; (8002580 <HAL_GPIO_Init+0x2d0>)
 80024f6:	69bb      	ldr	r3, [r7, #24]
 80024f8:	4313      	orrs	r3, r2
 80024fa:	60cb      	str	r3, [r1, #12]
 80024fc:	e006      	b.n	800250c <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 80024fe:	4b20      	ldr	r3, [pc, #128]	; (8002580 <HAL_GPIO_Init+0x2d0>)
 8002500:	68da      	ldr	r2, [r3, #12]
 8002502:	69bb      	ldr	r3, [r7, #24]
 8002504:	43db      	mvns	r3, r3
 8002506:	491e      	ldr	r1, [pc, #120]	; (8002580 <HAL_GPIO_Init+0x2d0>)
 8002508:	4013      	ands	r3, r2
 800250a:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 800250c:	683b      	ldr	r3, [r7, #0]
 800250e:	685b      	ldr	r3, [r3, #4]
 8002510:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002514:	2b00      	cmp	r3, #0
 8002516:	d006      	beq.n	8002526 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8002518:	4b19      	ldr	r3, [pc, #100]	; (8002580 <HAL_GPIO_Init+0x2d0>)
 800251a:	685a      	ldr	r2, [r3, #4]
 800251c:	4918      	ldr	r1, [pc, #96]	; (8002580 <HAL_GPIO_Init+0x2d0>)
 800251e:	69bb      	ldr	r3, [r7, #24]
 8002520:	4313      	orrs	r3, r2
 8002522:	604b      	str	r3, [r1, #4]
 8002524:	e006      	b.n	8002534 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8002526:	4b16      	ldr	r3, [pc, #88]	; (8002580 <HAL_GPIO_Init+0x2d0>)
 8002528:	685a      	ldr	r2, [r3, #4]
 800252a:	69bb      	ldr	r3, [r7, #24]
 800252c:	43db      	mvns	r3, r3
 800252e:	4914      	ldr	r1, [pc, #80]	; (8002580 <HAL_GPIO_Init+0x2d0>)
 8002530:	4013      	ands	r3, r2
 8002532:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8002534:	683b      	ldr	r3, [r7, #0]
 8002536:	685b      	ldr	r3, [r3, #4]
 8002538:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800253c:	2b00      	cmp	r3, #0
 800253e:	d021      	beq.n	8002584 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8002540:	4b0f      	ldr	r3, [pc, #60]	; (8002580 <HAL_GPIO_Init+0x2d0>)
 8002542:	681a      	ldr	r2, [r3, #0]
 8002544:	490e      	ldr	r1, [pc, #56]	; (8002580 <HAL_GPIO_Init+0x2d0>)
 8002546:	69bb      	ldr	r3, [r7, #24]
 8002548:	4313      	orrs	r3, r2
 800254a:	600b      	str	r3, [r1, #0]
 800254c:	e021      	b.n	8002592 <HAL_GPIO_Init+0x2e2>
 800254e:	bf00      	nop
 8002550:	10320000 	.word	0x10320000
 8002554:	10310000 	.word	0x10310000
 8002558:	10220000 	.word	0x10220000
 800255c:	10210000 	.word	0x10210000
 8002560:	10120000 	.word	0x10120000
 8002564:	10110000 	.word	0x10110000
 8002568:	40021000 	.word	0x40021000
 800256c:	40010000 	.word	0x40010000
 8002570:	40010800 	.word	0x40010800
 8002574:	40010c00 	.word	0x40010c00
 8002578:	40011000 	.word	0x40011000
 800257c:	40011400 	.word	0x40011400
 8002580:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8002584:	4b0b      	ldr	r3, [pc, #44]	; (80025b4 <HAL_GPIO_Init+0x304>)
 8002586:	681a      	ldr	r2, [r3, #0]
 8002588:	69bb      	ldr	r3, [r7, #24]
 800258a:	43db      	mvns	r3, r3
 800258c:	4909      	ldr	r1, [pc, #36]	; (80025b4 <HAL_GPIO_Init+0x304>)
 800258e:	4013      	ands	r3, r2
 8002590:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8002592:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002594:	3301      	adds	r3, #1
 8002596:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002598:	683b      	ldr	r3, [r7, #0]
 800259a:	681a      	ldr	r2, [r3, #0]
 800259c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800259e:	fa22 f303 	lsr.w	r3, r2, r3
 80025a2:	2b00      	cmp	r3, #0
 80025a4:	f47f ae8e 	bne.w	80022c4 <HAL_GPIO_Init+0x14>
  }
}
 80025a8:	bf00      	nop
 80025aa:	bf00      	nop
 80025ac:	372c      	adds	r7, #44	; 0x2c
 80025ae:	46bd      	mov	sp, r7
 80025b0:	bc80      	pop	{r7}
 80025b2:	4770      	bx	lr
 80025b4:	40010400 	.word	0x40010400

080025b8 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80025b8:	b580      	push	{r7, lr}
 80025ba:	b086      	sub	sp, #24
 80025bc:	af00      	add	r7, sp, #0
 80025be:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80025c0:	687b      	ldr	r3, [r7, #4]
 80025c2:	2b00      	cmp	r3, #0
 80025c4:	d101      	bne.n	80025ca <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80025c6:	2301      	movs	r3, #1
 80025c8:	e272      	b.n	8002ab0 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80025ca:	687b      	ldr	r3, [r7, #4]
 80025cc:	681b      	ldr	r3, [r3, #0]
 80025ce:	f003 0301 	and.w	r3, r3, #1
 80025d2:	2b00      	cmp	r3, #0
 80025d4:	f000 8087 	beq.w	80026e6 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80025d8:	4b92      	ldr	r3, [pc, #584]	; (8002824 <HAL_RCC_OscConfig+0x26c>)
 80025da:	685b      	ldr	r3, [r3, #4]
 80025dc:	f003 030c 	and.w	r3, r3, #12
 80025e0:	2b04      	cmp	r3, #4
 80025e2:	d00c      	beq.n	80025fe <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80025e4:	4b8f      	ldr	r3, [pc, #572]	; (8002824 <HAL_RCC_OscConfig+0x26c>)
 80025e6:	685b      	ldr	r3, [r3, #4]
 80025e8:	f003 030c 	and.w	r3, r3, #12
 80025ec:	2b08      	cmp	r3, #8
 80025ee:	d112      	bne.n	8002616 <HAL_RCC_OscConfig+0x5e>
 80025f0:	4b8c      	ldr	r3, [pc, #560]	; (8002824 <HAL_RCC_OscConfig+0x26c>)
 80025f2:	685b      	ldr	r3, [r3, #4]
 80025f4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80025f8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80025fc:	d10b      	bne.n	8002616 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80025fe:	4b89      	ldr	r3, [pc, #548]	; (8002824 <HAL_RCC_OscConfig+0x26c>)
 8002600:	681b      	ldr	r3, [r3, #0]
 8002602:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002606:	2b00      	cmp	r3, #0
 8002608:	d06c      	beq.n	80026e4 <HAL_RCC_OscConfig+0x12c>
 800260a:	687b      	ldr	r3, [r7, #4]
 800260c:	685b      	ldr	r3, [r3, #4]
 800260e:	2b00      	cmp	r3, #0
 8002610:	d168      	bne.n	80026e4 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8002612:	2301      	movs	r3, #1
 8002614:	e24c      	b.n	8002ab0 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002616:	687b      	ldr	r3, [r7, #4]
 8002618:	685b      	ldr	r3, [r3, #4]
 800261a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800261e:	d106      	bne.n	800262e <HAL_RCC_OscConfig+0x76>
 8002620:	4b80      	ldr	r3, [pc, #512]	; (8002824 <HAL_RCC_OscConfig+0x26c>)
 8002622:	681b      	ldr	r3, [r3, #0]
 8002624:	4a7f      	ldr	r2, [pc, #508]	; (8002824 <HAL_RCC_OscConfig+0x26c>)
 8002626:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800262a:	6013      	str	r3, [r2, #0]
 800262c:	e02e      	b.n	800268c <HAL_RCC_OscConfig+0xd4>
 800262e:	687b      	ldr	r3, [r7, #4]
 8002630:	685b      	ldr	r3, [r3, #4]
 8002632:	2b00      	cmp	r3, #0
 8002634:	d10c      	bne.n	8002650 <HAL_RCC_OscConfig+0x98>
 8002636:	4b7b      	ldr	r3, [pc, #492]	; (8002824 <HAL_RCC_OscConfig+0x26c>)
 8002638:	681b      	ldr	r3, [r3, #0]
 800263a:	4a7a      	ldr	r2, [pc, #488]	; (8002824 <HAL_RCC_OscConfig+0x26c>)
 800263c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002640:	6013      	str	r3, [r2, #0]
 8002642:	4b78      	ldr	r3, [pc, #480]	; (8002824 <HAL_RCC_OscConfig+0x26c>)
 8002644:	681b      	ldr	r3, [r3, #0]
 8002646:	4a77      	ldr	r2, [pc, #476]	; (8002824 <HAL_RCC_OscConfig+0x26c>)
 8002648:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800264c:	6013      	str	r3, [r2, #0]
 800264e:	e01d      	b.n	800268c <HAL_RCC_OscConfig+0xd4>
 8002650:	687b      	ldr	r3, [r7, #4]
 8002652:	685b      	ldr	r3, [r3, #4]
 8002654:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002658:	d10c      	bne.n	8002674 <HAL_RCC_OscConfig+0xbc>
 800265a:	4b72      	ldr	r3, [pc, #456]	; (8002824 <HAL_RCC_OscConfig+0x26c>)
 800265c:	681b      	ldr	r3, [r3, #0]
 800265e:	4a71      	ldr	r2, [pc, #452]	; (8002824 <HAL_RCC_OscConfig+0x26c>)
 8002660:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002664:	6013      	str	r3, [r2, #0]
 8002666:	4b6f      	ldr	r3, [pc, #444]	; (8002824 <HAL_RCC_OscConfig+0x26c>)
 8002668:	681b      	ldr	r3, [r3, #0]
 800266a:	4a6e      	ldr	r2, [pc, #440]	; (8002824 <HAL_RCC_OscConfig+0x26c>)
 800266c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002670:	6013      	str	r3, [r2, #0]
 8002672:	e00b      	b.n	800268c <HAL_RCC_OscConfig+0xd4>
 8002674:	4b6b      	ldr	r3, [pc, #428]	; (8002824 <HAL_RCC_OscConfig+0x26c>)
 8002676:	681b      	ldr	r3, [r3, #0]
 8002678:	4a6a      	ldr	r2, [pc, #424]	; (8002824 <HAL_RCC_OscConfig+0x26c>)
 800267a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800267e:	6013      	str	r3, [r2, #0]
 8002680:	4b68      	ldr	r3, [pc, #416]	; (8002824 <HAL_RCC_OscConfig+0x26c>)
 8002682:	681b      	ldr	r3, [r3, #0]
 8002684:	4a67      	ldr	r2, [pc, #412]	; (8002824 <HAL_RCC_OscConfig+0x26c>)
 8002686:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800268a:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800268c:	687b      	ldr	r3, [r7, #4]
 800268e:	685b      	ldr	r3, [r3, #4]
 8002690:	2b00      	cmp	r3, #0
 8002692:	d013      	beq.n	80026bc <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002694:	f7fe fe96 	bl	80013c4 <HAL_GetTick>
 8002698:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800269a:	e008      	b.n	80026ae <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800269c:	f7fe fe92 	bl	80013c4 <HAL_GetTick>
 80026a0:	4602      	mov	r2, r0
 80026a2:	693b      	ldr	r3, [r7, #16]
 80026a4:	1ad3      	subs	r3, r2, r3
 80026a6:	2b64      	cmp	r3, #100	; 0x64
 80026a8:	d901      	bls.n	80026ae <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 80026aa:	2303      	movs	r3, #3
 80026ac:	e200      	b.n	8002ab0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80026ae:	4b5d      	ldr	r3, [pc, #372]	; (8002824 <HAL_RCC_OscConfig+0x26c>)
 80026b0:	681b      	ldr	r3, [r3, #0]
 80026b2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80026b6:	2b00      	cmp	r3, #0
 80026b8:	d0f0      	beq.n	800269c <HAL_RCC_OscConfig+0xe4>
 80026ba:	e014      	b.n	80026e6 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80026bc:	f7fe fe82 	bl	80013c4 <HAL_GetTick>
 80026c0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80026c2:	e008      	b.n	80026d6 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80026c4:	f7fe fe7e 	bl	80013c4 <HAL_GetTick>
 80026c8:	4602      	mov	r2, r0
 80026ca:	693b      	ldr	r3, [r7, #16]
 80026cc:	1ad3      	subs	r3, r2, r3
 80026ce:	2b64      	cmp	r3, #100	; 0x64
 80026d0:	d901      	bls.n	80026d6 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 80026d2:	2303      	movs	r3, #3
 80026d4:	e1ec      	b.n	8002ab0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80026d6:	4b53      	ldr	r3, [pc, #332]	; (8002824 <HAL_RCC_OscConfig+0x26c>)
 80026d8:	681b      	ldr	r3, [r3, #0]
 80026da:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80026de:	2b00      	cmp	r3, #0
 80026e0:	d1f0      	bne.n	80026c4 <HAL_RCC_OscConfig+0x10c>
 80026e2:	e000      	b.n	80026e6 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80026e4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80026e6:	687b      	ldr	r3, [r7, #4]
 80026e8:	681b      	ldr	r3, [r3, #0]
 80026ea:	f003 0302 	and.w	r3, r3, #2
 80026ee:	2b00      	cmp	r3, #0
 80026f0:	d063      	beq.n	80027ba <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80026f2:	4b4c      	ldr	r3, [pc, #304]	; (8002824 <HAL_RCC_OscConfig+0x26c>)
 80026f4:	685b      	ldr	r3, [r3, #4]
 80026f6:	f003 030c 	and.w	r3, r3, #12
 80026fa:	2b00      	cmp	r3, #0
 80026fc:	d00b      	beq.n	8002716 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 80026fe:	4b49      	ldr	r3, [pc, #292]	; (8002824 <HAL_RCC_OscConfig+0x26c>)
 8002700:	685b      	ldr	r3, [r3, #4]
 8002702:	f003 030c 	and.w	r3, r3, #12
 8002706:	2b08      	cmp	r3, #8
 8002708:	d11c      	bne.n	8002744 <HAL_RCC_OscConfig+0x18c>
 800270a:	4b46      	ldr	r3, [pc, #280]	; (8002824 <HAL_RCC_OscConfig+0x26c>)
 800270c:	685b      	ldr	r3, [r3, #4]
 800270e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002712:	2b00      	cmp	r3, #0
 8002714:	d116      	bne.n	8002744 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002716:	4b43      	ldr	r3, [pc, #268]	; (8002824 <HAL_RCC_OscConfig+0x26c>)
 8002718:	681b      	ldr	r3, [r3, #0]
 800271a:	f003 0302 	and.w	r3, r3, #2
 800271e:	2b00      	cmp	r3, #0
 8002720:	d005      	beq.n	800272e <HAL_RCC_OscConfig+0x176>
 8002722:	687b      	ldr	r3, [r7, #4]
 8002724:	691b      	ldr	r3, [r3, #16]
 8002726:	2b01      	cmp	r3, #1
 8002728:	d001      	beq.n	800272e <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 800272a:	2301      	movs	r3, #1
 800272c:	e1c0      	b.n	8002ab0 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800272e:	4b3d      	ldr	r3, [pc, #244]	; (8002824 <HAL_RCC_OscConfig+0x26c>)
 8002730:	681b      	ldr	r3, [r3, #0]
 8002732:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002736:	687b      	ldr	r3, [r7, #4]
 8002738:	695b      	ldr	r3, [r3, #20]
 800273a:	00db      	lsls	r3, r3, #3
 800273c:	4939      	ldr	r1, [pc, #228]	; (8002824 <HAL_RCC_OscConfig+0x26c>)
 800273e:	4313      	orrs	r3, r2
 8002740:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002742:	e03a      	b.n	80027ba <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002744:	687b      	ldr	r3, [r7, #4]
 8002746:	691b      	ldr	r3, [r3, #16]
 8002748:	2b00      	cmp	r3, #0
 800274a:	d020      	beq.n	800278e <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800274c:	4b36      	ldr	r3, [pc, #216]	; (8002828 <HAL_RCC_OscConfig+0x270>)
 800274e:	2201      	movs	r2, #1
 8002750:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002752:	f7fe fe37 	bl	80013c4 <HAL_GetTick>
 8002756:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002758:	e008      	b.n	800276c <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800275a:	f7fe fe33 	bl	80013c4 <HAL_GetTick>
 800275e:	4602      	mov	r2, r0
 8002760:	693b      	ldr	r3, [r7, #16]
 8002762:	1ad3      	subs	r3, r2, r3
 8002764:	2b02      	cmp	r3, #2
 8002766:	d901      	bls.n	800276c <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8002768:	2303      	movs	r3, #3
 800276a:	e1a1      	b.n	8002ab0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800276c:	4b2d      	ldr	r3, [pc, #180]	; (8002824 <HAL_RCC_OscConfig+0x26c>)
 800276e:	681b      	ldr	r3, [r3, #0]
 8002770:	f003 0302 	and.w	r3, r3, #2
 8002774:	2b00      	cmp	r3, #0
 8002776:	d0f0      	beq.n	800275a <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002778:	4b2a      	ldr	r3, [pc, #168]	; (8002824 <HAL_RCC_OscConfig+0x26c>)
 800277a:	681b      	ldr	r3, [r3, #0]
 800277c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002780:	687b      	ldr	r3, [r7, #4]
 8002782:	695b      	ldr	r3, [r3, #20]
 8002784:	00db      	lsls	r3, r3, #3
 8002786:	4927      	ldr	r1, [pc, #156]	; (8002824 <HAL_RCC_OscConfig+0x26c>)
 8002788:	4313      	orrs	r3, r2
 800278a:	600b      	str	r3, [r1, #0]
 800278c:	e015      	b.n	80027ba <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800278e:	4b26      	ldr	r3, [pc, #152]	; (8002828 <HAL_RCC_OscConfig+0x270>)
 8002790:	2200      	movs	r2, #0
 8002792:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002794:	f7fe fe16 	bl	80013c4 <HAL_GetTick>
 8002798:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800279a:	e008      	b.n	80027ae <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800279c:	f7fe fe12 	bl	80013c4 <HAL_GetTick>
 80027a0:	4602      	mov	r2, r0
 80027a2:	693b      	ldr	r3, [r7, #16]
 80027a4:	1ad3      	subs	r3, r2, r3
 80027a6:	2b02      	cmp	r3, #2
 80027a8:	d901      	bls.n	80027ae <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 80027aa:	2303      	movs	r3, #3
 80027ac:	e180      	b.n	8002ab0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80027ae:	4b1d      	ldr	r3, [pc, #116]	; (8002824 <HAL_RCC_OscConfig+0x26c>)
 80027b0:	681b      	ldr	r3, [r3, #0]
 80027b2:	f003 0302 	and.w	r3, r3, #2
 80027b6:	2b00      	cmp	r3, #0
 80027b8:	d1f0      	bne.n	800279c <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80027ba:	687b      	ldr	r3, [r7, #4]
 80027bc:	681b      	ldr	r3, [r3, #0]
 80027be:	f003 0308 	and.w	r3, r3, #8
 80027c2:	2b00      	cmp	r3, #0
 80027c4:	d03a      	beq.n	800283c <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80027c6:	687b      	ldr	r3, [r7, #4]
 80027c8:	699b      	ldr	r3, [r3, #24]
 80027ca:	2b00      	cmp	r3, #0
 80027cc:	d019      	beq.n	8002802 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80027ce:	4b17      	ldr	r3, [pc, #92]	; (800282c <HAL_RCC_OscConfig+0x274>)
 80027d0:	2201      	movs	r2, #1
 80027d2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80027d4:	f7fe fdf6 	bl	80013c4 <HAL_GetTick>
 80027d8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80027da:	e008      	b.n	80027ee <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80027dc:	f7fe fdf2 	bl	80013c4 <HAL_GetTick>
 80027e0:	4602      	mov	r2, r0
 80027e2:	693b      	ldr	r3, [r7, #16]
 80027e4:	1ad3      	subs	r3, r2, r3
 80027e6:	2b02      	cmp	r3, #2
 80027e8:	d901      	bls.n	80027ee <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 80027ea:	2303      	movs	r3, #3
 80027ec:	e160      	b.n	8002ab0 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80027ee:	4b0d      	ldr	r3, [pc, #52]	; (8002824 <HAL_RCC_OscConfig+0x26c>)
 80027f0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80027f2:	f003 0302 	and.w	r3, r3, #2
 80027f6:	2b00      	cmp	r3, #0
 80027f8:	d0f0      	beq.n	80027dc <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 80027fa:	2001      	movs	r0, #1
 80027fc:	f000 face 	bl	8002d9c <RCC_Delay>
 8002800:	e01c      	b.n	800283c <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002802:	4b0a      	ldr	r3, [pc, #40]	; (800282c <HAL_RCC_OscConfig+0x274>)
 8002804:	2200      	movs	r2, #0
 8002806:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002808:	f7fe fddc 	bl	80013c4 <HAL_GetTick>
 800280c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800280e:	e00f      	b.n	8002830 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002810:	f7fe fdd8 	bl	80013c4 <HAL_GetTick>
 8002814:	4602      	mov	r2, r0
 8002816:	693b      	ldr	r3, [r7, #16]
 8002818:	1ad3      	subs	r3, r2, r3
 800281a:	2b02      	cmp	r3, #2
 800281c:	d908      	bls.n	8002830 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 800281e:	2303      	movs	r3, #3
 8002820:	e146      	b.n	8002ab0 <HAL_RCC_OscConfig+0x4f8>
 8002822:	bf00      	nop
 8002824:	40021000 	.word	0x40021000
 8002828:	42420000 	.word	0x42420000
 800282c:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002830:	4b92      	ldr	r3, [pc, #584]	; (8002a7c <HAL_RCC_OscConfig+0x4c4>)
 8002832:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002834:	f003 0302 	and.w	r3, r3, #2
 8002838:	2b00      	cmp	r3, #0
 800283a:	d1e9      	bne.n	8002810 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800283c:	687b      	ldr	r3, [r7, #4]
 800283e:	681b      	ldr	r3, [r3, #0]
 8002840:	f003 0304 	and.w	r3, r3, #4
 8002844:	2b00      	cmp	r3, #0
 8002846:	f000 80a6 	beq.w	8002996 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 800284a:	2300      	movs	r3, #0
 800284c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800284e:	4b8b      	ldr	r3, [pc, #556]	; (8002a7c <HAL_RCC_OscConfig+0x4c4>)
 8002850:	69db      	ldr	r3, [r3, #28]
 8002852:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002856:	2b00      	cmp	r3, #0
 8002858:	d10d      	bne.n	8002876 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800285a:	4b88      	ldr	r3, [pc, #544]	; (8002a7c <HAL_RCC_OscConfig+0x4c4>)
 800285c:	69db      	ldr	r3, [r3, #28]
 800285e:	4a87      	ldr	r2, [pc, #540]	; (8002a7c <HAL_RCC_OscConfig+0x4c4>)
 8002860:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002864:	61d3      	str	r3, [r2, #28]
 8002866:	4b85      	ldr	r3, [pc, #532]	; (8002a7c <HAL_RCC_OscConfig+0x4c4>)
 8002868:	69db      	ldr	r3, [r3, #28]
 800286a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800286e:	60bb      	str	r3, [r7, #8]
 8002870:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002872:	2301      	movs	r3, #1
 8002874:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002876:	4b82      	ldr	r3, [pc, #520]	; (8002a80 <HAL_RCC_OscConfig+0x4c8>)
 8002878:	681b      	ldr	r3, [r3, #0]
 800287a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800287e:	2b00      	cmp	r3, #0
 8002880:	d118      	bne.n	80028b4 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002882:	4b7f      	ldr	r3, [pc, #508]	; (8002a80 <HAL_RCC_OscConfig+0x4c8>)
 8002884:	681b      	ldr	r3, [r3, #0]
 8002886:	4a7e      	ldr	r2, [pc, #504]	; (8002a80 <HAL_RCC_OscConfig+0x4c8>)
 8002888:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800288c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800288e:	f7fe fd99 	bl	80013c4 <HAL_GetTick>
 8002892:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002894:	e008      	b.n	80028a8 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002896:	f7fe fd95 	bl	80013c4 <HAL_GetTick>
 800289a:	4602      	mov	r2, r0
 800289c:	693b      	ldr	r3, [r7, #16]
 800289e:	1ad3      	subs	r3, r2, r3
 80028a0:	2b64      	cmp	r3, #100	; 0x64
 80028a2:	d901      	bls.n	80028a8 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 80028a4:	2303      	movs	r3, #3
 80028a6:	e103      	b.n	8002ab0 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80028a8:	4b75      	ldr	r3, [pc, #468]	; (8002a80 <HAL_RCC_OscConfig+0x4c8>)
 80028aa:	681b      	ldr	r3, [r3, #0]
 80028ac:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80028b0:	2b00      	cmp	r3, #0
 80028b2:	d0f0      	beq.n	8002896 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80028b4:	687b      	ldr	r3, [r7, #4]
 80028b6:	68db      	ldr	r3, [r3, #12]
 80028b8:	2b01      	cmp	r3, #1
 80028ba:	d106      	bne.n	80028ca <HAL_RCC_OscConfig+0x312>
 80028bc:	4b6f      	ldr	r3, [pc, #444]	; (8002a7c <HAL_RCC_OscConfig+0x4c4>)
 80028be:	6a1b      	ldr	r3, [r3, #32]
 80028c0:	4a6e      	ldr	r2, [pc, #440]	; (8002a7c <HAL_RCC_OscConfig+0x4c4>)
 80028c2:	f043 0301 	orr.w	r3, r3, #1
 80028c6:	6213      	str	r3, [r2, #32]
 80028c8:	e02d      	b.n	8002926 <HAL_RCC_OscConfig+0x36e>
 80028ca:	687b      	ldr	r3, [r7, #4]
 80028cc:	68db      	ldr	r3, [r3, #12]
 80028ce:	2b00      	cmp	r3, #0
 80028d0:	d10c      	bne.n	80028ec <HAL_RCC_OscConfig+0x334>
 80028d2:	4b6a      	ldr	r3, [pc, #424]	; (8002a7c <HAL_RCC_OscConfig+0x4c4>)
 80028d4:	6a1b      	ldr	r3, [r3, #32]
 80028d6:	4a69      	ldr	r2, [pc, #420]	; (8002a7c <HAL_RCC_OscConfig+0x4c4>)
 80028d8:	f023 0301 	bic.w	r3, r3, #1
 80028dc:	6213      	str	r3, [r2, #32]
 80028de:	4b67      	ldr	r3, [pc, #412]	; (8002a7c <HAL_RCC_OscConfig+0x4c4>)
 80028e0:	6a1b      	ldr	r3, [r3, #32]
 80028e2:	4a66      	ldr	r2, [pc, #408]	; (8002a7c <HAL_RCC_OscConfig+0x4c4>)
 80028e4:	f023 0304 	bic.w	r3, r3, #4
 80028e8:	6213      	str	r3, [r2, #32]
 80028ea:	e01c      	b.n	8002926 <HAL_RCC_OscConfig+0x36e>
 80028ec:	687b      	ldr	r3, [r7, #4]
 80028ee:	68db      	ldr	r3, [r3, #12]
 80028f0:	2b05      	cmp	r3, #5
 80028f2:	d10c      	bne.n	800290e <HAL_RCC_OscConfig+0x356>
 80028f4:	4b61      	ldr	r3, [pc, #388]	; (8002a7c <HAL_RCC_OscConfig+0x4c4>)
 80028f6:	6a1b      	ldr	r3, [r3, #32]
 80028f8:	4a60      	ldr	r2, [pc, #384]	; (8002a7c <HAL_RCC_OscConfig+0x4c4>)
 80028fa:	f043 0304 	orr.w	r3, r3, #4
 80028fe:	6213      	str	r3, [r2, #32]
 8002900:	4b5e      	ldr	r3, [pc, #376]	; (8002a7c <HAL_RCC_OscConfig+0x4c4>)
 8002902:	6a1b      	ldr	r3, [r3, #32]
 8002904:	4a5d      	ldr	r2, [pc, #372]	; (8002a7c <HAL_RCC_OscConfig+0x4c4>)
 8002906:	f043 0301 	orr.w	r3, r3, #1
 800290a:	6213      	str	r3, [r2, #32]
 800290c:	e00b      	b.n	8002926 <HAL_RCC_OscConfig+0x36e>
 800290e:	4b5b      	ldr	r3, [pc, #364]	; (8002a7c <HAL_RCC_OscConfig+0x4c4>)
 8002910:	6a1b      	ldr	r3, [r3, #32]
 8002912:	4a5a      	ldr	r2, [pc, #360]	; (8002a7c <HAL_RCC_OscConfig+0x4c4>)
 8002914:	f023 0301 	bic.w	r3, r3, #1
 8002918:	6213      	str	r3, [r2, #32]
 800291a:	4b58      	ldr	r3, [pc, #352]	; (8002a7c <HAL_RCC_OscConfig+0x4c4>)
 800291c:	6a1b      	ldr	r3, [r3, #32]
 800291e:	4a57      	ldr	r2, [pc, #348]	; (8002a7c <HAL_RCC_OscConfig+0x4c4>)
 8002920:	f023 0304 	bic.w	r3, r3, #4
 8002924:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002926:	687b      	ldr	r3, [r7, #4]
 8002928:	68db      	ldr	r3, [r3, #12]
 800292a:	2b00      	cmp	r3, #0
 800292c:	d015      	beq.n	800295a <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800292e:	f7fe fd49 	bl	80013c4 <HAL_GetTick>
 8002932:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002934:	e00a      	b.n	800294c <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002936:	f7fe fd45 	bl	80013c4 <HAL_GetTick>
 800293a:	4602      	mov	r2, r0
 800293c:	693b      	ldr	r3, [r7, #16]
 800293e:	1ad3      	subs	r3, r2, r3
 8002940:	f241 3288 	movw	r2, #5000	; 0x1388
 8002944:	4293      	cmp	r3, r2
 8002946:	d901      	bls.n	800294c <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8002948:	2303      	movs	r3, #3
 800294a:	e0b1      	b.n	8002ab0 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800294c:	4b4b      	ldr	r3, [pc, #300]	; (8002a7c <HAL_RCC_OscConfig+0x4c4>)
 800294e:	6a1b      	ldr	r3, [r3, #32]
 8002950:	f003 0302 	and.w	r3, r3, #2
 8002954:	2b00      	cmp	r3, #0
 8002956:	d0ee      	beq.n	8002936 <HAL_RCC_OscConfig+0x37e>
 8002958:	e014      	b.n	8002984 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800295a:	f7fe fd33 	bl	80013c4 <HAL_GetTick>
 800295e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002960:	e00a      	b.n	8002978 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002962:	f7fe fd2f 	bl	80013c4 <HAL_GetTick>
 8002966:	4602      	mov	r2, r0
 8002968:	693b      	ldr	r3, [r7, #16]
 800296a:	1ad3      	subs	r3, r2, r3
 800296c:	f241 3288 	movw	r2, #5000	; 0x1388
 8002970:	4293      	cmp	r3, r2
 8002972:	d901      	bls.n	8002978 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8002974:	2303      	movs	r3, #3
 8002976:	e09b      	b.n	8002ab0 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002978:	4b40      	ldr	r3, [pc, #256]	; (8002a7c <HAL_RCC_OscConfig+0x4c4>)
 800297a:	6a1b      	ldr	r3, [r3, #32]
 800297c:	f003 0302 	and.w	r3, r3, #2
 8002980:	2b00      	cmp	r3, #0
 8002982:	d1ee      	bne.n	8002962 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8002984:	7dfb      	ldrb	r3, [r7, #23]
 8002986:	2b01      	cmp	r3, #1
 8002988:	d105      	bne.n	8002996 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800298a:	4b3c      	ldr	r3, [pc, #240]	; (8002a7c <HAL_RCC_OscConfig+0x4c4>)
 800298c:	69db      	ldr	r3, [r3, #28]
 800298e:	4a3b      	ldr	r2, [pc, #236]	; (8002a7c <HAL_RCC_OscConfig+0x4c4>)
 8002990:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002994:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002996:	687b      	ldr	r3, [r7, #4]
 8002998:	69db      	ldr	r3, [r3, #28]
 800299a:	2b00      	cmp	r3, #0
 800299c:	f000 8087 	beq.w	8002aae <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80029a0:	4b36      	ldr	r3, [pc, #216]	; (8002a7c <HAL_RCC_OscConfig+0x4c4>)
 80029a2:	685b      	ldr	r3, [r3, #4]
 80029a4:	f003 030c 	and.w	r3, r3, #12
 80029a8:	2b08      	cmp	r3, #8
 80029aa:	d061      	beq.n	8002a70 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80029ac:	687b      	ldr	r3, [r7, #4]
 80029ae:	69db      	ldr	r3, [r3, #28]
 80029b0:	2b02      	cmp	r3, #2
 80029b2:	d146      	bne.n	8002a42 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80029b4:	4b33      	ldr	r3, [pc, #204]	; (8002a84 <HAL_RCC_OscConfig+0x4cc>)
 80029b6:	2200      	movs	r2, #0
 80029b8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80029ba:	f7fe fd03 	bl	80013c4 <HAL_GetTick>
 80029be:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80029c0:	e008      	b.n	80029d4 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80029c2:	f7fe fcff 	bl	80013c4 <HAL_GetTick>
 80029c6:	4602      	mov	r2, r0
 80029c8:	693b      	ldr	r3, [r7, #16]
 80029ca:	1ad3      	subs	r3, r2, r3
 80029cc:	2b02      	cmp	r3, #2
 80029ce:	d901      	bls.n	80029d4 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 80029d0:	2303      	movs	r3, #3
 80029d2:	e06d      	b.n	8002ab0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80029d4:	4b29      	ldr	r3, [pc, #164]	; (8002a7c <HAL_RCC_OscConfig+0x4c4>)
 80029d6:	681b      	ldr	r3, [r3, #0]
 80029d8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80029dc:	2b00      	cmp	r3, #0
 80029de:	d1f0      	bne.n	80029c2 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 80029e0:	687b      	ldr	r3, [r7, #4]
 80029e2:	6a1b      	ldr	r3, [r3, #32]
 80029e4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80029e8:	d108      	bne.n	80029fc <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80029ea:	4b24      	ldr	r3, [pc, #144]	; (8002a7c <HAL_RCC_OscConfig+0x4c4>)
 80029ec:	685b      	ldr	r3, [r3, #4]
 80029ee:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 80029f2:	687b      	ldr	r3, [r7, #4]
 80029f4:	689b      	ldr	r3, [r3, #8]
 80029f6:	4921      	ldr	r1, [pc, #132]	; (8002a7c <HAL_RCC_OscConfig+0x4c4>)
 80029f8:	4313      	orrs	r3, r2
 80029fa:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80029fc:	4b1f      	ldr	r3, [pc, #124]	; (8002a7c <HAL_RCC_OscConfig+0x4c4>)
 80029fe:	685b      	ldr	r3, [r3, #4]
 8002a00:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8002a04:	687b      	ldr	r3, [r7, #4]
 8002a06:	6a19      	ldr	r1, [r3, #32]
 8002a08:	687b      	ldr	r3, [r7, #4]
 8002a0a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002a0c:	430b      	orrs	r3, r1
 8002a0e:	491b      	ldr	r1, [pc, #108]	; (8002a7c <HAL_RCC_OscConfig+0x4c4>)
 8002a10:	4313      	orrs	r3, r2
 8002a12:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002a14:	4b1b      	ldr	r3, [pc, #108]	; (8002a84 <HAL_RCC_OscConfig+0x4cc>)
 8002a16:	2201      	movs	r2, #1
 8002a18:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002a1a:	f7fe fcd3 	bl	80013c4 <HAL_GetTick>
 8002a1e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002a20:	e008      	b.n	8002a34 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002a22:	f7fe fccf 	bl	80013c4 <HAL_GetTick>
 8002a26:	4602      	mov	r2, r0
 8002a28:	693b      	ldr	r3, [r7, #16]
 8002a2a:	1ad3      	subs	r3, r2, r3
 8002a2c:	2b02      	cmp	r3, #2
 8002a2e:	d901      	bls.n	8002a34 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8002a30:	2303      	movs	r3, #3
 8002a32:	e03d      	b.n	8002ab0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002a34:	4b11      	ldr	r3, [pc, #68]	; (8002a7c <HAL_RCC_OscConfig+0x4c4>)
 8002a36:	681b      	ldr	r3, [r3, #0]
 8002a38:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002a3c:	2b00      	cmp	r3, #0
 8002a3e:	d0f0      	beq.n	8002a22 <HAL_RCC_OscConfig+0x46a>
 8002a40:	e035      	b.n	8002aae <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002a42:	4b10      	ldr	r3, [pc, #64]	; (8002a84 <HAL_RCC_OscConfig+0x4cc>)
 8002a44:	2200      	movs	r2, #0
 8002a46:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002a48:	f7fe fcbc 	bl	80013c4 <HAL_GetTick>
 8002a4c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002a4e:	e008      	b.n	8002a62 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002a50:	f7fe fcb8 	bl	80013c4 <HAL_GetTick>
 8002a54:	4602      	mov	r2, r0
 8002a56:	693b      	ldr	r3, [r7, #16]
 8002a58:	1ad3      	subs	r3, r2, r3
 8002a5a:	2b02      	cmp	r3, #2
 8002a5c:	d901      	bls.n	8002a62 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8002a5e:	2303      	movs	r3, #3
 8002a60:	e026      	b.n	8002ab0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002a62:	4b06      	ldr	r3, [pc, #24]	; (8002a7c <HAL_RCC_OscConfig+0x4c4>)
 8002a64:	681b      	ldr	r3, [r3, #0]
 8002a66:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002a6a:	2b00      	cmp	r3, #0
 8002a6c:	d1f0      	bne.n	8002a50 <HAL_RCC_OscConfig+0x498>
 8002a6e:	e01e      	b.n	8002aae <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002a70:	687b      	ldr	r3, [r7, #4]
 8002a72:	69db      	ldr	r3, [r3, #28]
 8002a74:	2b01      	cmp	r3, #1
 8002a76:	d107      	bne.n	8002a88 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8002a78:	2301      	movs	r3, #1
 8002a7a:	e019      	b.n	8002ab0 <HAL_RCC_OscConfig+0x4f8>
 8002a7c:	40021000 	.word	0x40021000
 8002a80:	40007000 	.word	0x40007000
 8002a84:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8002a88:	4b0b      	ldr	r3, [pc, #44]	; (8002ab8 <HAL_RCC_OscConfig+0x500>)
 8002a8a:	685b      	ldr	r3, [r3, #4]
 8002a8c:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002a8e:	68fb      	ldr	r3, [r7, #12]
 8002a90:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8002a94:	687b      	ldr	r3, [r7, #4]
 8002a96:	6a1b      	ldr	r3, [r3, #32]
 8002a98:	429a      	cmp	r2, r3
 8002a9a:	d106      	bne.n	8002aaa <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8002a9c:	68fb      	ldr	r3, [r7, #12]
 8002a9e:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8002aa2:	687b      	ldr	r3, [r7, #4]
 8002aa4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002aa6:	429a      	cmp	r2, r3
 8002aa8:	d001      	beq.n	8002aae <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8002aaa:	2301      	movs	r3, #1
 8002aac:	e000      	b.n	8002ab0 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8002aae:	2300      	movs	r3, #0
}
 8002ab0:	4618      	mov	r0, r3
 8002ab2:	3718      	adds	r7, #24
 8002ab4:	46bd      	mov	sp, r7
 8002ab6:	bd80      	pop	{r7, pc}
 8002ab8:	40021000 	.word	0x40021000

08002abc <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002abc:	b580      	push	{r7, lr}
 8002abe:	b084      	sub	sp, #16
 8002ac0:	af00      	add	r7, sp, #0
 8002ac2:	6078      	str	r0, [r7, #4]
 8002ac4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002ac6:	687b      	ldr	r3, [r7, #4]
 8002ac8:	2b00      	cmp	r3, #0
 8002aca:	d101      	bne.n	8002ad0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002acc:	2301      	movs	r3, #1
 8002ace:	e0d0      	b.n	8002c72 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002ad0:	4b6a      	ldr	r3, [pc, #424]	; (8002c7c <HAL_RCC_ClockConfig+0x1c0>)
 8002ad2:	681b      	ldr	r3, [r3, #0]
 8002ad4:	f003 0307 	and.w	r3, r3, #7
 8002ad8:	683a      	ldr	r2, [r7, #0]
 8002ada:	429a      	cmp	r2, r3
 8002adc:	d910      	bls.n	8002b00 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002ade:	4b67      	ldr	r3, [pc, #412]	; (8002c7c <HAL_RCC_ClockConfig+0x1c0>)
 8002ae0:	681b      	ldr	r3, [r3, #0]
 8002ae2:	f023 0207 	bic.w	r2, r3, #7
 8002ae6:	4965      	ldr	r1, [pc, #404]	; (8002c7c <HAL_RCC_ClockConfig+0x1c0>)
 8002ae8:	683b      	ldr	r3, [r7, #0]
 8002aea:	4313      	orrs	r3, r2
 8002aec:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002aee:	4b63      	ldr	r3, [pc, #396]	; (8002c7c <HAL_RCC_ClockConfig+0x1c0>)
 8002af0:	681b      	ldr	r3, [r3, #0]
 8002af2:	f003 0307 	and.w	r3, r3, #7
 8002af6:	683a      	ldr	r2, [r7, #0]
 8002af8:	429a      	cmp	r2, r3
 8002afa:	d001      	beq.n	8002b00 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8002afc:	2301      	movs	r3, #1
 8002afe:	e0b8      	b.n	8002c72 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002b00:	687b      	ldr	r3, [r7, #4]
 8002b02:	681b      	ldr	r3, [r3, #0]
 8002b04:	f003 0302 	and.w	r3, r3, #2
 8002b08:	2b00      	cmp	r3, #0
 8002b0a:	d020      	beq.n	8002b4e <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002b0c:	687b      	ldr	r3, [r7, #4]
 8002b0e:	681b      	ldr	r3, [r3, #0]
 8002b10:	f003 0304 	and.w	r3, r3, #4
 8002b14:	2b00      	cmp	r3, #0
 8002b16:	d005      	beq.n	8002b24 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002b18:	4b59      	ldr	r3, [pc, #356]	; (8002c80 <HAL_RCC_ClockConfig+0x1c4>)
 8002b1a:	685b      	ldr	r3, [r3, #4]
 8002b1c:	4a58      	ldr	r2, [pc, #352]	; (8002c80 <HAL_RCC_ClockConfig+0x1c4>)
 8002b1e:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8002b22:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002b24:	687b      	ldr	r3, [r7, #4]
 8002b26:	681b      	ldr	r3, [r3, #0]
 8002b28:	f003 0308 	and.w	r3, r3, #8
 8002b2c:	2b00      	cmp	r3, #0
 8002b2e:	d005      	beq.n	8002b3c <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002b30:	4b53      	ldr	r3, [pc, #332]	; (8002c80 <HAL_RCC_ClockConfig+0x1c4>)
 8002b32:	685b      	ldr	r3, [r3, #4]
 8002b34:	4a52      	ldr	r2, [pc, #328]	; (8002c80 <HAL_RCC_ClockConfig+0x1c4>)
 8002b36:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8002b3a:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002b3c:	4b50      	ldr	r3, [pc, #320]	; (8002c80 <HAL_RCC_ClockConfig+0x1c4>)
 8002b3e:	685b      	ldr	r3, [r3, #4]
 8002b40:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002b44:	687b      	ldr	r3, [r7, #4]
 8002b46:	689b      	ldr	r3, [r3, #8]
 8002b48:	494d      	ldr	r1, [pc, #308]	; (8002c80 <HAL_RCC_ClockConfig+0x1c4>)
 8002b4a:	4313      	orrs	r3, r2
 8002b4c:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002b4e:	687b      	ldr	r3, [r7, #4]
 8002b50:	681b      	ldr	r3, [r3, #0]
 8002b52:	f003 0301 	and.w	r3, r3, #1
 8002b56:	2b00      	cmp	r3, #0
 8002b58:	d040      	beq.n	8002bdc <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002b5a:	687b      	ldr	r3, [r7, #4]
 8002b5c:	685b      	ldr	r3, [r3, #4]
 8002b5e:	2b01      	cmp	r3, #1
 8002b60:	d107      	bne.n	8002b72 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002b62:	4b47      	ldr	r3, [pc, #284]	; (8002c80 <HAL_RCC_ClockConfig+0x1c4>)
 8002b64:	681b      	ldr	r3, [r3, #0]
 8002b66:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002b6a:	2b00      	cmp	r3, #0
 8002b6c:	d115      	bne.n	8002b9a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002b6e:	2301      	movs	r3, #1
 8002b70:	e07f      	b.n	8002c72 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002b72:	687b      	ldr	r3, [r7, #4]
 8002b74:	685b      	ldr	r3, [r3, #4]
 8002b76:	2b02      	cmp	r3, #2
 8002b78:	d107      	bne.n	8002b8a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002b7a:	4b41      	ldr	r3, [pc, #260]	; (8002c80 <HAL_RCC_ClockConfig+0x1c4>)
 8002b7c:	681b      	ldr	r3, [r3, #0]
 8002b7e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002b82:	2b00      	cmp	r3, #0
 8002b84:	d109      	bne.n	8002b9a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002b86:	2301      	movs	r3, #1
 8002b88:	e073      	b.n	8002c72 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002b8a:	4b3d      	ldr	r3, [pc, #244]	; (8002c80 <HAL_RCC_ClockConfig+0x1c4>)
 8002b8c:	681b      	ldr	r3, [r3, #0]
 8002b8e:	f003 0302 	and.w	r3, r3, #2
 8002b92:	2b00      	cmp	r3, #0
 8002b94:	d101      	bne.n	8002b9a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002b96:	2301      	movs	r3, #1
 8002b98:	e06b      	b.n	8002c72 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002b9a:	4b39      	ldr	r3, [pc, #228]	; (8002c80 <HAL_RCC_ClockConfig+0x1c4>)
 8002b9c:	685b      	ldr	r3, [r3, #4]
 8002b9e:	f023 0203 	bic.w	r2, r3, #3
 8002ba2:	687b      	ldr	r3, [r7, #4]
 8002ba4:	685b      	ldr	r3, [r3, #4]
 8002ba6:	4936      	ldr	r1, [pc, #216]	; (8002c80 <HAL_RCC_ClockConfig+0x1c4>)
 8002ba8:	4313      	orrs	r3, r2
 8002baa:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002bac:	f7fe fc0a 	bl	80013c4 <HAL_GetTick>
 8002bb0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002bb2:	e00a      	b.n	8002bca <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002bb4:	f7fe fc06 	bl	80013c4 <HAL_GetTick>
 8002bb8:	4602      	mov	r2, r0
 8002bba:	68fb      	ldr	r3, [r7, #12]
 8002bbc:	1ad3      	subs	r3, r2, r3
 8002bbe:	f241 3288 	movw	r2, #5000	; 0x1388
 8002bc2:	4293      	cmp	r3, r2
 8002bc4:	d901      	bls.n	8002bca <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002bc6:	2303      	movs	r3, #3
 8002bc8:	e053      	b.n	8002c72 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002bca:	4b2d      	ldr	r3, [pc, #180]	; (8002c80 <HAL_RCC_ClockConfig+0x1c4>)
 8002bcc:	685b      	ldr	r3, [r3, #4]
 8002bce:	f003 020c 	and.w	r2, r3, #12
 8002bd2:	687b      	ldr	r3, [r7, #4]
 8002bd4:	685b      	ldr	r3, [r3, #4]
 8002bd6:	009b      	lsls	r3, r3, #2
 8002bd8:	429a      	cmp	r2, r3
 8002bda:	d1eb      	bne.n	8002bb4 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002bdc:	4b27      	ldr	r3, [pc, #156]	; (8002c7c <HAL_RCC_ClockConfig+0x1c0>)
 8002bde:	681b      	ldr	r3, [r3, #0]
 8002be0:	f003 0307 	and.w	r3, r3, #7
 8002be4:	683a      	ldr	r2, [r7, #0]
 8002be6:	429a      	cmp	r2, r3
 8002be8:	d210      	bcs.n	8002c0c <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002bea:	4b24      	ldr	r3, [pc, #144]	; (8002c7c <HAL_RCC_ClockConfig+0x1c0>)
 8002bec:	681b      	ldr	r3, [r3, #0]
 8002bee:	f023 0207 	bic.w	r2, r3, #7
 8002bf2:	4922      	ldr	r1, [pc, #136]	; (8002c7c <HAL_RCC_ClockConfig+0x1c0>)
 8002bf4:	683b      	ldr	r3, [r7, #0]
 8002bf6:	4313      	orrs	r3, r2
 8002bf8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002bfa:	4b20      	ldr	r3, [pc, #128]	; (8002c7c <HAL_RCC_ClockConfig+0x1c0>)
 8002bfc:	681b      	ldr	r3, [r3, #0]
 8002bfe:	f003 0307 	and.w	r3, r3, #7
 8002c02:	683a      	ldr	r2, [r7, #0]
 8002c04:	429a      	cmp	r2, r3
 8002c06:	d001      	beq.n	8002c0c <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8002c08:	2301      	movs	r3, #1
 8002c0a:	e032      	b.n	8002c72 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002c0c:	687b      	ldr	r3, [r7, #4]
 8002c0e:	681b      	ldr	r3, [r3, #0]
 8002c10:	f003 0304 	and.w	r3, r3, #4
 8002c14:	2b00      	cmp	r3, #0
 8002c16:	d008      	beq.n	8002c2a <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002c18:	4b19      	ldr	r3, [pc, #100]	; (8002c80 <HAL_RCC_ClockConfig+0x1c4>)
 8002c1a:	685b      	ldr	r3, [r3, #4]
 8002c1c:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8002c20:	687b      	ldr	r3, [r7, #4]
 8002c22:	68db      	ldr	r3, [r3, #12]
 8002c24:	4916      	ldr	r1, [pc, #88]	; (8002c80 <HAL_RCC_ClockConfig+0x1c4>)
 8002c26:	4313      	orrs	r3, r2
 8002c28:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002c2a:	687b      	ldr	r3, [r7, #4]
 8002c2c:	681b      	ldr	r3, [r3, #0]
 8002c2e:	f003 0308 	and.w	r3, r3, #8
 8002c32:	2b00      	cmp	r3, #0
 8002c34:	d009      	beq.n	8002c4a <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8002c36:	4b12      	ldr	r3, [pc, #72]	; (8002c80 <HAL_RCC_ClockConfig+0x1c4>)
 8002c38:	685b      	ldr	r3, [r3, #4]
 8002c3a:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8002c3e:	687b      	ldr	r3, [r7, #4]
 8002c40:	691b      	ldr	r3, [r3, #16]
 8002c42:	00db      	lsls	r3, r3, #3
 8002c44:	490e      	ldr	r1, [pc, #56]	; (8002c80 <HAL_RCC_ClockConfig+0x1c4>)
 8002c46:	4313      	orrs	r3, r2
 8002c48:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8002c4a:	f000 f821 	bl	8002c90 <HAL_RCC_GetSysClockFreq>
 8002c4e:	4602      	mov	r2, r0
 8002c50:	4b0b      	ldr	r3, [pc, #44]	; (8002c80 <HAL_RCC_ClockConfig+0x1c4>)
 8002c52:	685b      	ldr	r3, [r3, #4]
 8002c54:	091b      	lsrs	r3, r3, #4
 8002c56:	f003 030f 	and.w	r3, r3, #15
 8002c5a:	490a      	ldr	r1, [pc, #40]	; (8002c84 <HAL_RCC_ClockConfig+0x1c8>)
 8002c5c:	5ccb      	ldrb	r3, [r1, r3]
 8002c5e:	fa22 f303 	lsr.w	r3, r2, r3
 8002c62:	4a09      	ldr	r2, [pc, #36]	; (8002c88 <HAL_RCC_ClockConfig+0x1cc>)
 8002c64:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8002c66:	4b09      	ldr	r3, [pc, #36]	; (8002c8c <HAL_RCC_ClockConfig+0x1d0>)
 8002c68:	681b      	ldr	r3, [r3, #0]
 8002c6a:	4618      	mov	r0, r3
 8002c6c:	f7fe fb68 	bl	8001340 <HAL_InitTick>

  return HAL_OK;
 8002c70:	2300      	movs	r3, #0
}
 8002c72:	4618      	mov	r0, r3
 8002c74:	3710      	adds	r7, #16
 8002c76:	46bd      	mov	sp, r7
 8002c78:	bd80      	pop	{r7, pc}
 8002c7a:	bf00      	nop
 8002c7c:	40022000 	.word	0x40022000
 8002c80:	40021000 	.word	0x40021000
 8002c84:	08006808 	.word	0x08006808
 8002c88:	20000000 	.word	0x20000000
 8002c8c:	20000004 	.word	0x20000004

08002c90 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002c90:	b480      	push	{r7}
 8002c92:	b087      	sub	sp, #28
 8002c94:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8002c96:	2300      	movs	r3, #0
 8002c98:	60fb      	str	r3, [r7, #12]
 8002c9a:	2300      	movs	r3, #0
 8002c9c:	60bb      	str	r3, [r7, #8]
 8002c9e:	2300      	movs	r3, #0
 8002ca0:	617b      	str	r3, [r7, #20]
 8002ca2:	2300      	movs	r3, #0
 8002ca4:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8002ca6:	2300      	movs	r3, #0
 8002ca8:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8002caa:	4b1e      	ldr	r3, [pc, #120]	; (8002d24 <HAL_RCC_GetSysClockFreq+0x94>)
 8002cac:	685b      	ldr	r3, [r3, #4]
 8002cae:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8002cb0:	68fb      	ldr	r3, [r7, #12]
 8002cb2:	f003 030c 	and.w	r3, r3, #12
 8002cb6:	2b04      	cmp	r3, #4
 8002cb8:	d002      	beq.n	8002cc0 <HAL_RCC_GetSysClockFreq+0x30>
 8002cba:	2b08      	cmp	r3, #8
 8002cbc:	d003      	beq.n	8002cc6 <HAL_RCC_GetSysClockFreq+0x36>
 8002cbe:	e027      	b.n	8002d10 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8002cc0:	4b19      	ldr	r3, [pc, #100]	; (8002d28 <HAL_RCC_GetSysClockFreq+0x98>)
 8002cc2:	613b      	str	r3, [r7, #16]
      break;
 8002cc4:	e027      	b.n	8002d16 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8002cc6:	68fb      	ldr	r3, [r7, #12]
 8002cc8:	0c9b      	lsrs	r3, r3, #18
 8002cca:	f003 030f 	and.w	r3, r3, #15
 8002cce:	4a17      	ldr	r2, [pc, #92]	; (8002d2c <HAL_RCC_GetSysClockFreq+0x9c>)
 8002cd0:	5cd3      	ldrb	r3, [r2, r3]
 8002cd2:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8002cd4:	68fb      	ldr	r3, [r7, #12]
 8002cd6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002cda:	2b00      	cmp	r3, #0
 8002cdc:	d010      	beq.n	8002d00 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8002cde:	4b11      	ldr	r3, [pc, #68]	; (8002d24 <HAL_RCC_GetSysClockFreq+0x94>)
 8002ce0:	685b      	ldr	r3, [r3, #4]
 8002ce2:	0c5b      	lsrs	r3, r3, #17
 8002ce4:	f003 0301 	and.w	r3, r3, #1
 8002ce8:	4a11      	ldr	r2, [pc, #68]	; (8002d30 <HAL_RCC_GetSysClockFreq+0xa0>)
 8002cea:	5cd3      	ldrb	r3, [r2, r3]
 8002cec:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8002cee:	687b      	ldr	r3, [r7, #4]
 8002cf0:	4a0d      	ldr	r2, [pc, #52]	; (8002d28 <HAL_RCC_GetSysClockFreq+0x98>)
 8002cf2:	fb03 f202 	mul.w	r2, r3, r2
 8002cf6:	68bb      	ldr	r3, [r7, #8]
 8002cf8:	fbb2 f3f3 	udiv	r3, r2, r3
 8002cfc:	617b      	str	r3, [r7, #20]
 8002cfe:	e004      	b.n	8002d0a <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8002d00:	687b      	ldr	r3, [r7, #4]
 8002d02:	4a0c      	ldr	r2, [pc, #48]	; (8002d34 <HAL_RCC_GetSysClockFreq+0xa4>)
 8002d04:	fb02 f303 	mul.w	r3, r2, r3
 8002d08:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8002d0a:	697b      	ldr	r3, [r7, #20]
 8002d0c:	613b      	str	r3, [r7, #16]
      break;
 8002d0e:	e002      	b.n	8002d16 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8002d10:	4b05      	ldr	r3, [pc, #20]	; (8002d28 <HAL_RCC_GetSysClockFreq+0x98>)
 8002d12:	613b      	str	r3, [r7, #16]
      break;
 8002d14:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002d16:	693b      	ldr	r3, [r7, #16]
}
 8002d18:	4618      	mov	r0, r3
 8002d1a:	371c      	adds	r7, #28
 8002d1c:	46bd      	mov	sp, r7
 8002d1e:	bc80      	pop	{r7}
 8002d20:	4770      	bx	lr
 8002d22:	bf00      	nop
 8002d24:	40021000 	.word	0x40021000
 8002d28:	007a1200 	.word	0x007a1200
 8002d2c:	08006820 	.word	0x08006820
 8002d30:	08006830 	.word	0x08006830
 8002d34:	003d0900 	.word	0x003d0900

08002d38 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002d38:	b480      	push	{r7}
 8002d3a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002d3c:	4b02      	ldr	r3, [pc, #8]	; (8002d48 <HAL_RCC_GetHCLKFreq+0x10>)
 8002d3e:	681b      	ldr	r3, [r3, #0]
}
 8002d40:	4618      	mov	r0, r3
 8002d42:	46bd      	mov	sp, r7
 8002d44:	bc80      	pop	{r7}
 8002d46:	4770      	bx	lr
 8002d48:	20000000 	.word	0x20000000

08002d4c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002d4c:	b580      	push	{r7, lr}
 8002d4e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8002d50:	f7ff fff2 	bl	8002d38 <HAL_RCC_GetHCLKFreq>
 8002d54:	4602      	mov	r2, r0
 8002d56:	4b05      	ldr	r3, [pc, #20]	; (8002d6c <HAL_RCC_GetPCLK1Freq+0x20>)
 8002d58:	685b      	ldr	r3, [r3, #4]
 8002d5a:	0a1b      	lsrs	r3, r3, #8
 8002d5c:	f003 0307 	and.w	r3, r3, #7
 8002d60:	4903      	ldr	r1, [pc, #12]	; (8002d70 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002d62:	5ccb      	ldrb	r3, [r1, r3]
 8002d64:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002d68:	4618      	mov	r0, r3
 8002d6a:	bd80      	pop	{r7, pc}
 8002d6c:	40021000 	.word	0x40021000
 8002d70:	08006818 	.word	0x08006818

08002d74 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002d74:	b580      	push	{r7, lr}
 8002d76:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8002d78:	f7ff ffde 	bl	8002d38 <HAL_RCC_GetHCLKFreq>
 8002d7c:	4602      	mov	r2, r0
 8002d7e:	4b05      	ldr	r3, [pc, #20]	; (8002d94 <HAL_RCC_GetPCLK2Freq+0x20>)
 8002d80:	685b      	ldr	r3, [r3, #4]
 8002d82:	0adb      	lsrs	r3, r3, #11
 8002d84:	f003 0307 	and.w	r3, r3, #7
 8002d88:	4903      	ldr	r1, [pc, #12]	; (8002d98 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002d8a:	5ccb      	ldrb	r3, [r1, r3]
 8002d8c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002d90:	4618      	mov	r0, r3
 8002d92:	bd80      	pop	{r7, pc}
 8002d94:	40021000 	.word	0x40021000
 8002d98:	08006818 	.word	0x08006818

08002d9c <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8002d9c:	b480      	push	{r7}
 8002d9e:	b085      	sub	sp, #20
 8002da0:	af00      	add	r7, sp, #0
 8002da2:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8002da4:	4b0a      	ldr	r3, [pc, #40]	; (8002dd0 <RCC_Delay+0x34>)
 8002da6:	681b      	ldr	r3, [r3, #0]
 8002da8:	4a0a      	ldr	r2, [pc, #40]	; (8002dd4 <RCC_Delay+0x38>)
 8002daa:	fba2 2303 	umull	r2, r3, r2, r3
 8002dae:	0a5b      	lsrs	r3, r3, #9
 8002db0:	687a      	ldr	r2, [r7, #4]
 8002db2:	fb02 f303 	mul.w	r3, r2, r3
 8002db6:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8002db8:	bf00      	nop
  }
  while (Delay --);
 8002dba:	68fb      	ldr	r3, [r7, #12]
 8002dbc:	1e5a      	subs	r2, r3, #1
 8002dbe:	60fa      	str	r2, [r7, #12]
 8002dc0:	2b00      	cmp	r3, #0
 8002dc2:	d1f9      	bne.n	8002db8 <RCC_Delay+0x1c>
}
 8002dc4:	bf00      	nop
 8002dc6:	bf00      	nop
 8002dc8:	3714      	adds	r7, #20
 8002dca:	46bd      	mov	sp, r7
 8002dcc:	bc80      	pop	{r7}
 8002dce:	4770      	bx	lr
 8002dd0:	20000000 	.word	0x20000000
 8002dd4:	10624dd3 	.word	0x10624dd3

08002dd8 <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002dd8:	b580      	push	{r7, lr}
 8002dda:	b086      	sub	sp, #24
 8002ddc:	af00      	add	r7, sp, #0
 8002dde:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 8002de0:	2300      	movs	r3, #0
 8002de2:	613b      	str	r3, [r7, #16]
 8002de4:	2300      	movs	r3, #0
 8002de6:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8002de8:	687b      	ldr	r3, [r7, #4]
 8002dea:	681b      	ldr	r3, [r3, #0]
 8002dec:	f003 0301 	and.w	r3, r3, #1
 8002df0:	2b00      	cmp	r3, #0
 8002df2:	d07d      	beq.n	8002ef0 <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    FlagStatus pwrclkchanged = RESET;
 8002df4:	2300      	movs	r3, #0
 8002df6:	75fb      	strb	r3, [r7, #23]
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002df8:	4b4f      	ldr	r3, [pc, #316]	; (8002f38 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002dfa:	69db      	ldr	r3, [r3, #28]
 8002dfc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002e00:	2b00      	cmp	r3, #0
 8002e02:	d10d      	bne.n	8002e20 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002e04:	4b4c      	ldr	r3, [pc, #304]	; (8002f38 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002e06:	69db      	ldr	r3, [r3, #28]
 8002e08:	4a4b      	ldr	r2, [pc, #300]	; (8002f38 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002e0a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002e0e:	61d3      	str	r3, [r2, #28]
 8002e10:	4b49      	ldr	r3, [pc, #292]	; (8002f38 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002e12:	69db      	ldr	r3, [r3, #28]
 8002e14:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002e18:	60bb      	str	r3, [r7, #8]
 8002e1a:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002e1c:	2301      	movs	r3, #1
 8002e1e:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002e20:	4b46      	ldr	r3, [pc, #280]	; (8002f3c <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8002e22:	681b      	ldr	r3, [r3, #0]
 8002e24:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002e28:	2b00      	cmp	r3, #0
 8002e2a:	d118      	bne.n	8002e5e <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002e2c:	4b43      	ldr	r3, [pc, #268]	; (8002f3c <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8002e2e:	681b      	ldr	r3, [r3, #0]
 8002e30:	4a42      	ldr	r2, [pc, #264]	; (8002f3c <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8002e32:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002e36:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002e38:	f7fe fac4 	bl	80013c4 <HAL_GetTick>
 8002e3c:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002e3e:	e008      	b.n	8002e52 <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002e40:	f7fe fac0 	bl	80013c4 <HAL_GetTick>
 8002e44:	4602      	mov	r2, r0
 8002e46:	693b      	ldr	r3, [r7, #16]
 8002e48:	1ad3      	subs	r3, r2, r3
 8002e4a:	2b64      	cmp	r3, #100	; 0x64
 8002e4c:	d901      	bls.n	8002e52 <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 8002e4e:	2303      	movs	r3, #3
 8002e50:	e06d      	b.n	8002f2e <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002e52:	4b3a      	ldr	r3, [pc, #232]	; (8002f3c <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8002e54:	681b      	ldr	r3, [r3, #0]
 8002e56:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002e5a:	2b00      	cmp	r3, #0
 8002e5c:	d0f0      	beq.n	8002e40 <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8002e5e:	4b36      	ldr	r3, [pc, #216]	; (8002f38 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002e60:	6a1b      	ldr	r3, [r3, #32]
 8002e62:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002e66:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8002e68:	68fb      	ldr	r3, [r7, #12]
 8002e6a:	2b00      	cmp	r3, #0
 8002e6c:	d02e      	beq.n	8002ecc <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8002e6e:	687b      	ldr	r3, [r7, #4]
 8002e70:	685b      	ldr	r3, [r3, #4]
 8002e72:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002e76:	68fa      	ldr	r2, [r7, #12]
 8002e78:	429a      	cmp	r2, r3
 8002e7a:	d027      	beq.n	8002ecc <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8002e7c:	4b2e      	ldr	r3, [pc, #184]	; (8002f38 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002e7e:	6a1b      	ldr	r3, [r3, #32]
 8002e80:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002e84:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8002e86:	4b2e      	ldr	r3, [pc, #184]	; (8002f40 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8002e88:	2201      	movs	r2, #1
 8002e8a:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8002e8c:	4b2c      	ldr	r3, [pc, #176]	; (8002f40 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8002e8e:	2200      	movs	r2, #0
 8002e90:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8002e92:	4a29      	ldr	r2, [pc, #164]	; (8002f38 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002e94:	68fb      	ldr	r3, [r7, #12]
 8002e96:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8002e98:	68fb      	ldr	r3, [r7, #12]
 8002e9a:	f003 0301 	and.w	r3, r3, #1
 8002e9e:	2b00      	cmp	r3, #0
 8002ea0:	d014      	beq.n	8002ecc <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002ea2:	f7fe fa8f 	bl	80013c4 <HAL_GetTick>
 8002ea6:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002ea8:	e00a      	b.n	8002ec0 <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002eaa:	f7fe fa8b 	bl	80013c4 <HAL_GetTick>
 8002eae:	4602      	mov	r2, r0
 8002eb0:	693b      	ldr	r3, [r7, #16]
 8002eb2:	1ad3      	subs	r3, r2, r3
 8002eb4:	f241 3288 	movw	r2, #5000	; 0x1388
 8002eb8:	4293      	cmp	r3, r2
 8002eba:	d901      	bls.n	8002ec0 <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 8002ebc:	2303      	movs	r3, #3
 8002ebe:	e036      	b.n	8002f2e <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002ec0:	4b1d      	ldr	r3, [pc, #116]	; (8002f38 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002ec2:	6a1b      	ldr	r3, [r3, #32]
 8002ec4:	f003 0302 	and.w	r3, r3, #2
 8002ec8:	2b00      	cmp	r3, #0
 8002eca:	d0ee      	beq.n	8002eaa <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8002ecc:	4b1a      	ldr	r3, [pc, #104]	; (8002f38 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002ece:	6a1b      	ldr	r3, [r3, #32]
 8002ed0:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8002ed4:	687b      	ldr	r3, [r7, #4]
 8002ed6:	685b      	ldr	r3, [r3, #4]
 8002ed8:	4917      	ldr	r1, [pc, #92]	; (8002f38 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002eda:	4313      	orrs	r3, r2
 8002edc:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8002ede:	7dfb      	ldrb	r3, [r7, #23]
 8002ee0:	2b01      	cmp	r3, #1
 8002ee2:	d105      	bne.n	8002ef0 <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002ee4:	4b14      	ldr	r3, [pc, #80]	; (8002f38 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002ee6:	69db      	ldr	r3, [r3, #28]
 8002ee8:	4a13      	ldr	r2, [pc, #76]	; (8002f38 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002eea:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002eee:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8002ef0:	687b      	ldr	r3, [r7, #4]
 8002ef2:	681b      	ldr	r3, [r3, #0]
 8002ef4:	f003 0302 	and.w	r3, r3, #2
 8002ef8:	2b00      	cmp	r3, #0
 8002efa:	d008      	beq.n	8002f0e <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8002efc:	4b0e      	ldr	r3, [pc, #56]	; (8002f38 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002efe:	685b      	ldr	r3, [r3, #4]
 8002f00:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8002f04:	687b      	ldr	r3, [r7, #4]
 8002f06:	689b      	ldr	r3, [r3, #8]
 8002f08:	490b      	ldr	r1, [pc, #44]	; (8002f38 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002f0a:	4313      	orrs	r3, r2
 8002f0c:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8002f0e:	687b      	ldr	r3, [r7, #4]
 8002f10:	681b      	ldr	r3, [r3, #0]
 8002f12:	f003 0310 	and.w	r3, r3, #16
 8002f16:	2b00      	cmp	r3, #0
 8002f18:	d008      	beq.n	8002f2c <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8002f1a:	4b07      	ldr	r3, [pc, #28]	; (8002f38 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002f1c:	685b      	ldr	r3, [r3, #4]
 8002f1e:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 8002f22:	687b      	ldr	r3, [r7, #4]
 8002f24:	68db      	ldr	r3, [r3, #12]
 8002f26:	4904      	ldr	r1, [pc, #16]	; (8002f38 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002f28:	4313      	orrs	r3, r2
 8002f2a:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 8002f2c:	2300      	movs	r3, #0
}
 8002f2e:	4618      	mov	r0, r3
 8002f30:	3718      	adds	r7, #24
 8002f32:	46bd      	mov	sp, r7
 8002f34:	bd80      	pop	{r7, pc}
 8002f36:	bf00      	nop
 8002f38:	40021000 	.word	0x40021000
 8002f3c:	40007000 	.word	0x40007000
 8002f40:	42420440 	.word	0x42420440

08002f44 <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg @ref RCC_PERIPHCLK_USB  USB peripheral clock
  @endif
  * @retval Frequency in Hz (0: means that no available frequency for the peripheral)
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8002f44:	b580      	push	{r7, lr}
 8002f46:	b088      	sub	sp, #32
 8002f48:	af00      	add	r7, sp, #0
 8002f4a:	6078      	str	r0, [r7, #4]
#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6) || \
    defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)
  static const uint8_t aPLLMULFactorTable[16U] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
  static const uint8_t aPredivFactorTable[2U] = {1, 2};

  uint32_t prediv1 = 0U, pllclk = 0U, pllmul = 0U;
 8002f4c:	2300      	movs	r3, #0
 8002f4e:	617b      	str	r3, [r7, #20]
 8002f50:	2300      	movs	r3, #0
 8002f52:	61fb      	str	r3, [r7, #28]
 8002f54:	2300      	movs	r3, #0
 8002f56:	613b      	str	r3, [r7, #16]
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG */
  uint32_t temp_reg = 0U, frequency = 0U;
 8002f58:	2300      	movs	r3, #0
 8002f5a:	60fb      	str	r3, [r7, #12]
 8002f5c:	2300      	movs	r3, #0
 8002f5e:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  switch (PeriphClk)
 8002f60:	687b      	ldr	r3, [r7, #4]
 8002f62:	2b10      	cmp	r3, #16
 8002f64:	d00a      	beq.n	8002f7c <HAL_RCCEx_GetPeriphCLKFreq+0x38>
 8002f66:	687b      	ldr	r3, [r7, #4]
 8002f68:	2b10      	cmp	r3, #16
 8002f6a:	f200 808a 	bhi.w	8003082 <HAL_RCCEx_GetPeriphCLKFreq+0x13e>
 8002f6e:	687b      	ldr	r3, [r7, #4]
 8002f70:	2b01      	cmp	r3, #1
 8002f72:	d045      	beq.n	8003000 <HAL_RCCEx_GetPeriphCLKFreq+0xbc>
 8002f74:	687b      	ldr	r3, [r7, #4]
 8002f76:	2b02      	cmp	r3, #2
 8002f78:	d075      	beq.n	8003066 <HAL_RCCEx_GetPeriphCLKFreq+0x122>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
      break;
    }
    default:
    {
      break;
 8002f7a:	e082      	b.n	8003082 <HAL_RCCEx_GetPeriphCLKFreq+0x13e>
      temp_reg = RCC->CFGR;
 8002f7c:	4b46      	ldr	r3, [pc, #280]	; (8003098 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8002f7e:	685b      	ldr	r3, [r3, #4]
 8002f80:	60fb      	str	r3, [r7, #12]
      if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLON))
 8002f82:	4b45      	ldr	r3, [pc, #276]	; (8003098 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8002f84:	681b      	ldr	r3, [r3, #0]
 8002f86:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002f8a:	2b00      	cmp	r3, #0
 8002f8c:	d07b      	beq.n	8003086 <HAL_RCCEx_GetPeriphCLKFreq+0x142>
        pllmul = aPLLMULFactorTable[(uint32_t)(temp_reg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8002f8e:	68fb      	ldr	r3, [r7, #12]
 8002f90:	0c9b      	lsrs	r3, r3, #18
 8002f92:	f003 030f 	and.w	r3, r3, #15
 8002f96:	4a41      	ldr	r2, [pc, #260]	; (800309c <HAL_RCCEx_GetPeriphCLKFreq+0x158>)
 8002f98:	5cd3      	ldrb	r3, [r2, r3]
 8002f9a:	613b      	str	r3, [r7, #16]
        if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8002f9c:	68fb      	ldr	r3, [r7, #12]
 8002f9e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002fa2:	2b00      	cmp	r3, #0
 8002fa4:	d015      	beq.n	8002fd2 <HAL_RCCEx_GetPeriphCLKFreq+0x8e>
          prediv1 = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8002fa6:	4b3c      	ldr	r3, [pc, #240]	; (8003098 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8002fa8:	685b      	ldr	r3, [r3, #4]
 8002faa:	0c5b      	lsrs	r3, r3, #17
 8002fac:	f003 0301 	and.w	r3, r3, #1
 8002fb0:	4a3b      	ldr	r2, [pc, #236]	; (80030a0 <HAL_RCCEx_GetPeriphCLKFreq+0x15c>)
 8002fb2:	5cd3      	ldrb	r3, [r2, r3]
 8002fb4:	617b      	str	r3, [r7, #20]
          if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8002fb6:	68fb      	ldr	r3, [r7, #12]
 8002fb8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002fbc:	2b00      	cmp	r3, #0
 8002fbe:	d00d      	beq.n	8002fdc <HAL_RCCEx_GetPeriphCLKFreq+0x98>
            pllclk = (uint32_t)((HSE_VALUE / prediv1) * pllmul);
 8002fc0:	4a38      	ldr	r2, [pc, #224]	; (80030a4 <HAL_RCCEx_GetPeriphCLKFreq+0x160>)
 8002fc2:	697b      	ldr	r3, [r7, #20]
 8002fc4:	fbb2 f2f3 	udiv	r2, r2, r3
 8002fc8:	693b      	ldr	r3, [r7, #16]
 8002fca:	fb02 f303 	mul.w	r3, r2, r3
 8002fce:	61fb      	str	r3, [r7, #28]
 8002fd0:	e004      	b.n	8002fdc <HAL_RCCEx_GetPeriphCLKFreq+0x98>
          pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8002fd2:	693b      	ldr	r3, [r7, #16]
 8002fd4:	4a34      	ldr	r2, [pc, #208]	; (80030a8 <HAL_RCCEx_GetPeriphCLKFreq+0x164>)
 8002fd6:	fb02 f303 	mul.w	r3, r2, r3
 8002fda:	61fb      	str	r3, [r7, #28]
        if (__HAL_RCC_GET_USB_SOURCE() == RCC_USBCLKSOURCE_PLL)
 8002fdc:	4b2e      	ldr	r3, [pc, #184]	; (8003098 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8002fde:	685b      	ldr	r3, [r3, #4]
 8002fe0:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002fe4:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8002fe8:	d102      	bne.n	8002ff0 <HAL_RCCEx_GetPeriphCLKFreq+0xac>
          frequency = pllclk;
 8002fea:	69fb      	ldr	r3, [r7, #28]
 8002fec:	61bb      	str	r3, [r7, #24]
      break;
 8002fee:	e04a      	b.n	8003086 <HAL_RCCEx_GetPeriphCLKFreq+0x142>
          frequency = (pllclk * 2) / 3;
 8002ff0:	69fb      	ldr	r3, [r7, #28]
 8002ff2:	005b      	lsls	r3, r3, #1
 8002ff4:	4a2d      	ldr	r2, [pc, #180]	; (80030ac <HAL_RCCEx_GetPeriphCLKFreq+0x168>)
 8002ff6:	fba2 2303 	umull	r2, r3, r2, r3
 8002ffa:	085b      	lsrs	r3, r3, #1
 8002ffc:	61bb      	str	r3, [r7, #24]
      break;
 8002ffe:	e042      	b.n	8003086 <HAL_RCCEx_GetPeriphCLKFreq+0x142>
      temp_reg = RCC->BDCR;
 8003000:	4b25      	ldr	r3, [pc, #148]	; (8003098 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8003002:	6a1b      	ldr	r3, [r3, #32]
 8003004:	60fb      	str	r3, [r7, #12]
      if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSE) && (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSERDY)))
 8003006:	68fb      	ldr	r3, [r7, #12]
 8003008:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800300c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003010:	d108      	bne.n	8003024 <HAL_RCCEx_GetPeriphCLKFreq+0xe0>
 8003012:	68fb      	ldr	r3, [r7, #12]
 8003014:	f003 0302 	and.w	r3, r3, #2
 8003018:	2b00      	cmp	r3, #0
 800301a:	d003      	beq.n	8003024 <HAL_RCCEx_GetPeriphCLKFreq+0xe0>
        frequency = LSE_VALUE;
 800301c:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8003020:	61bb      	str	r3, [r7, #24]
 8003022:	e01f      	b.n	8003064 <HAL_RCCEx_GetPeriphCLKFreq+0x120>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSI) && (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY)))
 8003024:	68fb      	ldr	r3, [r7, #12]
 8003026:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800302a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800302e:	d109      	bne.n	8003044 <HAL_RCCEx_GetPeriphCLKFreq+0x100>
 8003030:	4b19      	ldr	r3, [pc, #100]	; (8003098 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8003032:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003034:	f003 0302 	and.w	r3, r3, #2
 8003038:	2b00      	cmp	r3, #0
 800303a:	d003      	beq.n	8003044 <HAL_RCCEx_GetPeriphCLKFreq+0x100>
        frequency = LSI_VALUE;
 800303c:	f649 4340 	movw	r3, #40000	; 0x9c40
 8003040:	61bb      	str	r3, [r7, #24]
 8003042:	e00f      	b.n	8003064 <HAL_RCCEx_GetPeriphCLKFreq+0x120>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_HSE_DIV128) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)))
 8003044:	68fb      	ldr	r3, [r7, #12]
 8003046:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800304a:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800304e:	d11c      	bne.n	800308a <HAL_RCCEx_GetPeriphCLKFreq+0x146>
 8003050:	4b11      	ldr	r3, [pc, #68]	; (8003098 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8003052:	681b      	ldr	r3, [r3, #0]
 8003054:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003058:	2b00      	cmp	r3, #0
 800305a:	d016      	beq.n	800308a <HAL_RCCEx_GetPeriphCLKFreq+0x146>
        frequency = HSE_VALUE / 128U;
 800305c:	f24f 4324 	movw	r3, #62500	; 0xf424
 8003060:	61bb      	str	r3, [r7, #24]
      break;
 8003062:	e012      	b.n	800308a <HAL_RCCEx_GetPeriphCLKFreq+0x146>
 8003064:	e011      	b.n	800308a <HAL_RCCEx_GetPeriphCLKFreq+0x146>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
 8003066:	f7ff fe85 	bl	8002d74 <HAL_RCC_GetPCLK2Freq>
 800306a:	4602      	mov	r2, r0
 800306c:	4b0a      	ldr	r3, [pc, #40]	; (8003098 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 800306e:	685b      	ldr	r3, [r3, #4]
 8003070:	0b9b      	lsrs	r3, r3, #14
 8003072:	f003 0303 	and.w	r3, r3, #3
 8003076:	3301      	adds	r3, #1
 8003078:	005b      	lsls	r3, r3, #1
 800307a:	fbb2 f3f3 	udiv	r3, r2, r3
 800307e:	61bb      	str	r3, [r7, #24]
      break;
 8003080:	e004      	b.n	800308c <HAL_RCCEx_GetPeriphCLKFreq+0x148>
      break;
 8003082:	bf00      	nop
 8003084:	e002      	b.n	800308c <HAL_RCCEx_GetPeriphCLKFreq+0x148>
      break;
 8003086:	bf00      	nop
 8003088:	e000      	b.n	800308c <HAL_RCCEx_GetPeriphCLKFreq+0x148>
      break;
 800308a:	bf00      	nop
    }
  }
  return (frequency);
 800308c:	69bb      	ldr	r3, [r7, #24]
}
 800308e:	4618      	mov	r0, r3
 8003090:	3720      	adds	r7, #32
 8003092:	46bd      	mov	sp, r7
 8003094:	bd80      	pop	{r7, pc}
 8003096:	bf00      	nop
 8003098:	40021000 	.word	0x40021000
 800309c:	08006834 	.word	0x08006834
 80030a0:	08006844 	.word	0x08006844
 80030a4:	007a1200 	.word	0x007a1200
 80030a8:	003d0900 	.word	0x003d0900
 80030ac:	aaaaaaab 	.word	0xaaaaaaab

080030b0 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80030b0:	b580      	push	{r7, lr}
 80030b2:	b082      	sub	sp, #8
 80030b4:	af00      	add	r7, sp, #0
 80030b6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80030b8:	687b      	ldr	r3, [r7, #4]
 80030ba:	2b00      	cmp	r3, #0
 80030bc:	d101      	bne.n	80030c2 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80030be:	2301      	movs	r3, #1
 80030c0:	e041      	b.n	8003146 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80030c2:	687b      	ldr	r3, [r7, #4]
 80030c4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80030c8:	b2db      	uxtb	r3, r3
 80030ca:	2b00      	cmp	r3, #0
 80030cc:	d106      	bne.n	80030dc <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80030ce:	687b      	ldr	r3, [r7, #4]
 80030d0:	2200      	movs	r2, #0
 80030d2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80030d6:	6878      	ldr	r0, [r7, #4]
 80030d8:	f7fd ff94 	bl	8001004 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80030dc:	687b      	ldr	r3, [r7, #4]
 80030de:	2202      	movs	r2, #2
 80030e0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80030e4:	687b      	ldr	r3, [r7, #4]
 80030e6:	681a      	ldr	r2, [r3, #0]
 80030e8:	687b      	ldr	r3, [r7, #4]
 80030ea:	3304      	adds	r3, #4
 80030ec:	4619      	mov	r1, r3
 80030ee:	4610      	mov	r0, r2
 80030f0:	f000 f940 	bl	8003374 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80030f4:	687b      	ldr	r3, [r7, #4]
 80030f6:	2201      	movs	r2, #1
 80030f8:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80030fc:	687b      	ldr	r3, [r7, #4]
 80030fe:	2201      	movs	r2, #1
 8003100:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003104:	687b      	ldr	r3, [r7, #4]
 8003106:	2201      	movs	r2, #1
 8003108:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800310c:	687b      	ldr	r3, [r7, #4]
 800310e:	2201      	movs	r2, #1
 8003110:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8003114:	687b      	ldr	r3, [r7, #4]
 8003116:	2201      	movs	r2, #1
 8003118:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800311c:	687b      	ldr	r3, [r7, #4]
 800311e:	2201      	movs	r2, #1
 8003120:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8003124:	687b      	ldr	r3, [r7, #4]
 8003126:	2201      	movs	r2, #1
 8003128:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800312c:	687b      	ldr	r3, [r7, #4]
 800312e:	2201      	movs	r2, #1
 8003130:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003134:	687b      	ldr	r3, [r7, #4]
 8003136:	2201      	movs	r2, #1
 8003138:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800313c:	687b      	ldr	r3, [r7, #4]
 800313e:	2201      	movs	r2, #1
 8003140:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8003144:	2300      	movs	r3, #0
}
 8003146:	4618      	mov	r0, r3
 8003148:	3708      	adds	r7, #8
 800314a:	46bd      	mov	sp, r7
 800314c:	bd80      	pop	{r7, pc}
	...

08003150 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8003150:	b480      	push	{r7}
 8003152:	b085      	sub	sp, #20
 8003154:	af00      	add	r7, sp, #0
 8003156:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8003158:	687b      	ldr	r3, [r7, #4]
 800315a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800315e:	b2db      	uxtb	r3, r3
 8003160:	2b01      	cmp	r3, #1
 8003162:	d001      	beq.n	8003168 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8003164:	2301      	movs	r3, #1
 8003166:	e032      	b.n	80031ce <HAL_TIM_Base_Start+0x7e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003168:	687b      	ldr	r3, [r7, #4]
 800316a:	2202      	movs	r2, #2
 800316c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003170:	687b      	ldr	r3, [r7, #4]
 8003172:	681b      	ldr	r3, [r3, #0]
 8003174:	4a18      	ldr	r2, [pc, #96]	; (80031d8 <HAL_TIM_Base_Start+0x88>)
 8003176:	4293      	cmp	r3, r2
 8003178:	d00e      	beq.n	8003198 <HAL_TIM_Base_Start+0x48>
 800317a:	687b      	ldr	r3, [r7, #4]
 800317c:	681b      	ldr	r3, [r3, #0]
 800317e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003182:	d009      	beq.n	8003198 <HAL_TIM_Base_Start+0x48>
 8003184:	687b      	ldr	r3, [r7, #4]
 8003186:	681b      	ldr	r3, [r3, #0]
 8003188:	4a14      	ldr	r2, [pc, #80]	; (80031dc <HAL_TIM_Base_Start+0x8c>)
 800318a:	4293      	cmp	r3, r2
 800318c:	d004      	beq.n	8003198 <HAL_TIM_Base_Start+0x48>
 800318e:	687b      	ldr	r3, [r7, #4]
 8003190:	681b      	ldr	r3, [r3, #0]
 8003192:	4a13      	ldr	r2, [pc, #76]	; (80031e0 <HAL_TIM_Base_Start+0x90>)
 8003194:	4293      	cmp	r3, r2
 8003196:	d111      	bne.n	80031bc <HAL_TIM_Base_Start+0x6c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003198:	687b      	ldr	r3, [r7, #4]
 800319a:	681b      	ldr	r3, [r3, #0]
 800319c:	689b      	ldr	r3, [r3, #8]
 800319e:	f003 0307 	and.w	r3, r3, #7
 80031a2:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80031a4:	68fb      	ldr	r3, [r7, #12]
 80031a6:	2b06      	cmp	r3, #6
 80031a8:	d010      	beq.n	80031cc <HAL_TIM_Base_Start+0x7c>
    {
      __HAL_TIM_ENABLE(htim);
 80031aa:	687b      	ldr	r3, [r7, #4]
 80031ac:	681b      	ldr	r3, [r3, #0]
 80031ae:	681a      	ldr	r2, [r3, #0]
 80031b0:	687b      	ldr	r3, [r7, #4]
 80031b2:	681b      	ldr	r3, [r3, #0]
 80031b4:	f042 0201 	orr.w	r2, r2, #1
 80031b8:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80031ba:	e007      	b.n	80031cc <HAL_TIM_Base_Start+0x7c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80031bc:	687b      	ldr	r3, [r7, #4]
 80031be:	681b      	ldr	r3, [r3, #0]
 80031c0:	681a      	ldr	r2, [r3, #0]
 80031c2:	687b      	ldr	r3, [r7, #4]
 80031c4:	681b      	ldr	r3, [r3, #0]
 80031c6:	f042 0201 	orr.w	r2, r2, #1
 80031ca:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80031cc:	2300      	movs	r3, #0
}
 80031ce:	4618      	mov	r0, r3
 80031d0:	3714      	adds	r7, #20
 80031d2:	46bd      	mov	sp, r7
 80031d4:	bc80      	pop	{r7}
 80031d6:	4770      	bx	lr
 80031d8:	40012c00 	.word	0x40012c00
 80031dc:	40000400 	.word	0x40000400
 80031e0:	40000800 	.word	0x40000800

080031e4 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80031e4:	b580      	push	{r7, lr}
 80031e6:	b084      	sub	sp, #16
 80031e8:	af00      	add	r7, sp, #0
 80031ea:	6078      	str	r0, [r7, #4]
 80031ec:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80031ee:	2300      	movs	r3, #0
 80031f0:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80031f2:	687b      	ldr	r3, [r7, #4]
 80031f4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80031f8:	2b01      	cmp	r3, #1
 80031fa:	d101      	bne.n	8003200 <HAL_TIM_ConfigClockSource+0x1c>
 80031fc:	2302      	movs	r3, #2
 80031fe:	e0b4      	b.n	800336a <HAL_TIM_ConfigClockSource+0x186>
 8003200:	687b      	ldr	r3, [r7, #4]
 8003202:	2201      	movs	r2, #1
 8003204:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8003208:	687b      	ldr	r3, [r7, #4]
 800320a:	2202      	movs	r2, #2
 800320c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8003210:	687b      	ldr	r3, [r7, #4]
 8003212:	681b      	ldr	r3, [r3, #0]
 8003214:	689b      	ldr	r3, [r3, #8]
 8003216:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8003218:	68bb      	ldr	r3, [r7, #8]
 800321a:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 800321e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003220:	68bb      	ldr	r3, [r7, #8]
 8003222:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8003226:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8003228:	687b      	ldr	r3, [r7, #4]
 800322a:	681b      	ldr	r3, [r3, #0]
 800322c:	68ba      	ldr	r2, [r7, #8]
 800322e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8003230:	683b      	ldr	r3, [r7, #0]
 8003232:	681b      	ldr	r3, [r3, #0]
 8003234:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003238:	d03e      	beq.n	80032b8 <HAL_TIM_ConfigClockSource+0xd4>
 800323a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800323e:	f200 8087 	bhi.w	8003350 <HAL_TIM_ConfigClockSource+0x16c>
 8003242:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003246:	f000 8086 	beq.w	8003356 <HAL_TIM_ConfigClockSource+0x172>
 800324a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800324e:	d87f      	bhi.n	8003350 <HAL_TIM_ConfigClockSource+0x16c>
 8003250:	2b70      	cmp	r3, #112	; 0x70
 8003252:	d01a      	beq.n	800328a <HAL_TIM_ConfigClockSource+0xa6>
 8003254:	2b70      	cmp	r3, #112	; 0x70
 8003256:	d87b      	bhi.n	8003350 <HAL_TIM_ConfigClockSource+0x16c>
 8003258:	2b60      	cmp	r3, #96	; 0x60
 800325a:	d050      	beq.n	80032fe <HAL_TIM_ConfigClockSource+0x11a>
 800325c:	2b60      	cmp	r3, #96	; 0x60
 800325e:	d877      	bhi.n	8003350 <HAL_TIM_ConfigClockSource+0x16c>
 8003260:	2b50      	cmp	r3, #80	; 0x50
 8003262:	d03c      	beq.n	80032de <HAL_TIM_ConfigClockSource+0xfa>
 8003264:	2b50      	cmp	r3, #80	; 0x50
 8003266:	d873      	bhi.n	8003350 <HAL_TIM_ConfigClockSource+0x16c>
 8003268:	2b40      	cmp	r3, #64	; 0x40
 800326a:	d058      	beq.n	800331e <HAL_TIM_ConfigClockSource+0x13a>
 800326c:	2b40      	cmp	r3, #64	; 0x40
 800326e:	d86f      	bhi.n	8003350 <HAL_TIM_ConfigClockSource+0x16c>
 8003270:	2b30      	cmp	r3, #48	; 0x30
 8003272:	d064      	beq.n	800333e <HAL_TIM_ConfigClockSource+0x15a>
 8003274:	2b30      	cmp	r3, #48	; 0x30
 8003276:	d86b      	bhi.n	8003350 <HAL_TIM_ConfigClockSource+0x16c>
 8003278:	2b20      	cmp	r3, #32
 800327a:	d060      	beq.n	800333e <HAL_TIM_ConfigClockSource+0x15a>
 800327c:	2b20      	cmp	r3, #32
 800327e:	d867      	bhi.n	8003350 <HAL_TIM_ConfigClockSource+0x16c>
 8003280:	2b00      	cmp	r3, #0
 8003282:	d05c      	beq.n	800333e <HAL_TIM_ConfigClockSource+0x15a>
 8003284:	2b10      	cmp	r3, #16
 8003286:	d05a      	beq.n	800333e <HAL_TIM_ConfigClockSource+0x15a>
 8003288:	e062      	b.n	8003350 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800328a:	687b      	ldr	r3, [r7, #4]
 800328c:	6818      	ldr	r0, [r3, #0]
 800328e:	683b      	ldr	r3, [r7, #0]
 8003290:	6899      	ldr	r1, [r3, #8]
 8003292:	683b      	ldr	r3, [r7, #0]
 8003294:	685a      	ldr	r2, [r3, #4]
 8003296:	683b      	ldr	r3, [r7, #0]
 8003298:	68db      	ldr	r3, [r3, #12]
 800329a:	f000 f944 	bl	8003526 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800329e:	687b      	ldr	r3, [r7, #4]
 80032a0:	681b      	ldr	r3, [r3, #0]
 80032a2:	689b      	ldr	r3, [r3, #8]
 80032a4:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80032a6:	68bb      	ldr	r3, [r7, #8]
 80032a8:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 80032ac:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80032ae:	687b      	ldr	r3, [r7, #4]
 80032b0:	681b      	ldr	r3, [r3, #0]
 80032b2:	68ba      	ldr	r2, [r7, #8]
 80032b4:	609a      	str	r2, [r3, #8]
      break;
 80032b6:	e04f      	b.n	8003358 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80032b8:	687b      	ldr	r3, [r7, #4]
 80032ba:	6818      	ldr	r0, [r3, #0]
 80032bc:	683b      	ldr	r3, [r7, #0]
 80032be:	6899      	ldr	r1, [r3, #8]
 80032c0:	683b      	ldr	r3, [r7, #0]
 80032c2:	685a      	ldr	r2, [r3, #4]
 80032c4:	683b      	ldr	r3, [r7, #0]
 80032c6:	68db      	ldr	r3, [r3, #12]
 80032c8:	f000 f92d 	bl	8003526 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80032cc:	687b      	ldr	r3, [r7, #4]
 80032ce:	681b      	ldr	r3, [r3, #0]
 80032d0:	689a      	ldr	r2, [r3, #8]
 80032d2:	687b      	ldr	r3, [r7, #4]
 80032d4:	681b      	ldr	r3, [r3, #0]
 80032d6:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80032da:	609a      	str	r2, [r3, #8]
      break;
 80032dc:	e03c      	b.n	8003358 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80032de:	687b      	ldr	r3, [r7, #4]
 80032e0:	6818      	ldr	r0, [r3, #0]
 80032e2:	683b      	ldr	r3, [r7, #0]
 80032e4:	6859      	ldr	r1, [r3, #4]
 80032e6:	683b      	ldr	r3, [r7, #0]
 80032e8:	68db      	ldr	r3, [r3, #12]
 80032ea:	461a      	mov	r2, r3
 80032ec:	f000 f8a4 	bl	8003438 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80032f0:	687b      	ldr	r3, [r7, #4]
 80032f2:	681b      	ldr	r3, [r3, #0]
 80032f4:	2150      	movs	r1, #80	; 0x50
 80032f6:	4618      	mov	r0, r3
 80032f8:	f000 f8fb 	bl	80034f2 <TIM_ITRx_SetConfig>
      break;
 80032fc:	e02c      	b.n	8003358 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80032fe:	687b      	ldr	r3, [r7, #4]
 8003300:	6818      	ldr	r0, [r3, #0]
 8003302:	683b      	ldr	r3, [r7, #0]
 8003304:	6859      	ldr	r1, [r3, #4]
 8003306:	683b      	ldr	r3, [r7, #0]
 8003308:	68db      	ldr	r3, [r3, #12]
 800330a:	461a      	mov	r2, r3
 800330c:	f000 f8c2 	bl	8003494 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8003310:	687b      	ldr	r3, [r7, #4]
 8003312:	681b      	ldr	r3, [r3, #0]
 8003314:	2160      	movs	r1, #96	; 0x60
 8003316:	4618      	mov	r0, r3
 8003318:	f000 f8eb 	bl	80034f2 <TIM_ITRx_SetConfig>
      break;
 800331c:	e01c      	b.n	8003358 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800331e:	687b      	ldr	r3, [r7, #4]
 8003320:	6818      	ldr	r0, [r3, #0]
 8003322:	683b      	ldr	r3, [r7, #0]
 8003324:	6859      	ldr	r1, [r3, #4]
 8003326:	683b      	ldr	r3, [r7, #0]
 8003328:	68db      	ldr	r3, [r3, #12]
 800332a:	461a      	mov	r2, r3
 800332c:	f000 f884 	bl	8003438 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8003330:	687b      	ldr	r3, [r7, #4]
 8003332:	681b      	ldr	r3, [r3, #0]
 8003334:	2140      	movs	r1, #64	; 0x40
 8003336:	4618      	mov	r0, r3
 8003338:	f000 f8db 	bl	80034f2 <TIM_ITRx_SetConfig>
      break;
 800333c:	e00c      	b.n	8003358 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800333e:	687b      	ldr	r3, [r7, #4]
 8003340:	681a      	ldr	r2, [r3, #0]
 8003342:	683b      	ldr	r3, [r7, #0]
 8003344:	681b      	ldr	r3, [r3, #0]
 8003346:	4619      	mov	r1, r3
 8003348:	4610      	mov	r0, r2
 800334a:	f000 f8d2 	bl	80034f2 <TIM_ITRx_SetConfig>
      break;
 800334e:	e003      	b.n	8003358 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8003350:	2301      	movs	r3, #1
 8003352:	73fb      	strb	r3, [r7, #15]
      break;
 8003354:	e000      	b.n	8003358 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8003356:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8003358:	687b      	ldr	r3, [r7, #4]
 800335a:	2201      	movs	r2, #1
 800335c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8003360:	687b      	ldr	r3, [r7, #4]
 8003362:	2200      	movs	r2, #0
 8003364:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8003368:	7bfb      	ldrb	r3, [r7, #15]
}
 800336a:	4618      	mov	r0, r3
 800336c:	3710      	adds	r7, #16
 800336e:	46bd      	mov	sp, r7
 8003370:	bd80      	pop	{r7, pc}
	...

08003374 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8003374:	b480      	push	{r7}
 8003376:	b085      	sub	sp, #20
 8003378:	af00      	add	r7, sp, #0
 800337a:	6078      	str	r0, [r7, #4]
 800337c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800337e:	687b      	ldr	r3, [r7, #4]
 8003380:	681b      	ldr	r3, [r3, #0]
 8003382:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003384:	687b      	ldr	r3, [r7, #4]
 8003386:	4a29      	ldr	r2, [pc, #164]	; (800342c <TIM_Base_SetConfig+0xb8>)
 8003388:	4293      	cmp	r3, r2
 800338a:	d00b      	beq.n	80033a4 <TIM_Base_SetConfig+0x30>
 800338c:	687b      	ldr	r3, [r7, #4]
 800338e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003392:	d007      	beq.n	80033a4 <TIM_Base_SetConfig+0x30>
 8003394:	687b      	ldr	r3, [r7, #4]
 8003396:	4a26      	ldr	r2, [pc, #152]	; (8003430 <TIM_Base_SetConfig+0xbc>)
 8003398:	4293      	cmp	r3, r2
 800339a:	d003      	beq.n	80033a4 <TIM_Base_SetConfig+0x30>
 800339c:	687b      	ldr	r3, [r7, #4]
 800339e:	4a25      	ldr	r2, [pc, #148]	; (8003434 <TIM_Base_SetConfig+0xc0>)
 80033a0:	4293      	cmp	r3, r2
 80033a2:	d108      	bne.n	80033b6 <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80033a4:	68fb      	ldr	r3, [r7, #12]
 80033a6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80033aa:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80033ac:	683b      	ldr	r3, [r7, #0]
 80033ae:	685b      	ldr	r3, [r3, #4]
 80033b0:	68fa      	ldr	r2, [r7, #12]
 80033b2:	4313      	orrs	r3, r2
 80033b4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80033b6:	687b      	ldr	r3, [r7, #4]
 80033b8:	4a1c      	ldr	r2, [pc, #112]	; (800342c <TIM_Base_SetConfig+0xb8>)
 80033ba:	4293      	cmp	r3, r2
 80033bc:	d00b      	beq.n	80033d6 <TIM_Base_SetConfig+0x62>
 80033be:	687b      	ldr	r3, [r7, #4]
 80033c0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80033c4:	d007      	beq.n	80033d6 <TIM_Base_SetConfig+0x62>
 80033c6:	687b      	ldr	r3, [r7, #4]
 80033c8:	4a19      	ldr	r2, [pc, #100]	; (8003430 <TIM_Base_SetConfig+0xbc>)
 80033ca:	4293      	cmp	r3, r2
 80033cc:	d003      	beq.n	80033d6 <TIM_Base_SetConfig+0x62>
 80033ce:	687b      	ldr	r3, [r7, #4]
 80033d0:	4a18      	ldr	r2, [pc, #96]	; (8003434 <TIM_Base_SetConfig+0xc0>)
 80033d2:	4293      	cmp	r3, r2
 80033d4:	d108      	bne.n	80033e8 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80033d6:	68fb      	ldr	r3, [r7, #12]
 80033d8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80033dc:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80033de:	683b      	ldr	r3, [r7, #0]
 80033e0:	68db      	ldr	r3, [r3, #12]
 80033e2:	68fa      	ldr	r2, [r7, #12]
 80033e4:	4313      	orrs	r3, r2
 80033e6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80033e8:	68fb      	ldr	r3, [r7, #12]
 80033ea:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80033ee:	683b      	ldr	r3, [r7, #0]
 80033f0:	695b      	ldr	r3, [r3, #20]
 80033f2:	4313      	orrs	r3, r2
 80033f4:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80033f6:	687b      	ldr	r3, [r7, #4]
 80033f8:	68fa      	ldr	r2, [r7, #12]
 80033fa:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80033fc:	683b      	ldr	r3, [r7, #0]
 80033fe:	689a      	ldr	r2, [r3, #8]
 8003400:	687b      	ldr	r3, [r7, #4]
 8003402:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003404:	683b      	ldr	r3, [r7, #0]
 8003406:	681a      	ldr	r2, [r3, #0]
 8003408:	687b      	ldr	r3, [r7, #4]
 800340a:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800340c:	687b      	ldr	r3, [r7, #4]
 800340e:	4a07      	ldr	r2, [pc, #28]	; (800342c <TIM_Base_SetConfig+0xb8>)
 8003410:	4293      	cmp	r3, r2
 8003412:	d103      	bne.n	800341c <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003414:	683b      	ldr	r3, [r7, #0]
 8003416:	691a      	ldr	r2, [r3, #16]
 8003418:	687b      	ldr	r3, [r7, #4]
 800341a:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800341c:	687b      	ldr	r3, [r7, #4]
 800341e:	2201      	movs	r2, #1
 8003420:	615a      	str	r2, [r3, #20]
}
 8003422:	bf00      	nop
 8003424:	3714      	adds	r7, #20
 8003426:	46bd      	mov	sp, r7
 8003428:	bc80      	pop	{r7}
 800342a:	4770      	bx	lr
 800342c:	40012c00 	.word	0x40012c00
 8003430:	40000400 	.word	0x40000400
 8003434:	40000800 	.word	0x40000800

08003438 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003438:	b480      	push	{r7}
 800343a:	b087      	sub	sp, #28
 800343c:	af00      	add	r7, sp, #0
 800343e:	60f8      	str	r0, [r7, #12]
 8003440:	60b9      	str	r1, [r7, #8]
 8003442:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8003444:	68fb      	ldr	r3, [r7, #12]
 8003446:	6a1b      	ldr	r3, [r3, #32]
 8003448:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800344a:	68fb      	ldr	r3, [r7, #12]
 800344c:	6a1b      	ldr	r3, [r3, #32]
 800344e:	f023 0201 	bic.w	r2, r3, #1
 8003452:	68fb      	ldr	r3, [r7, #12]
 8003454:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003456:	68fb      	ldr	r3, [r7, #12]
 8003458:	699b      	ldr	r3, [r3, #24]
 800345a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800345c:	693b      	ldr	r3, [r7, #16]
 800345e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8003462:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8003464:	687b      	ldr	r3, [r7, #4]
 8003466:	011b      	lsls	r3, r3, #4
 8003468:	693a      	ldr	r2, [r7, #16]
 800346a:	4313      	orrs	r3, r2
 800346c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800346e:	697b      	ldr	r3, [r7, #20]
 8003470:	f023 030a 	bic.w	r3, r3, #10
 8003474:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8003476:	697a      	ldr	r2, [r7, #20]
 8003478:	68bb      	ldr	r3, [r7, #8]
 800347a:	4313      	orrs	r3, r2
 800347c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800347e:	68fb      	ldr	r3, [r7, #12]
 8003480:	693a      	ldr	r2, [r7, #16]
 8003482:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003484:	68fb      	ldr	r3, [r7, #12]
 8003486:	697a      	ldr	r2, [r7, #20]
 8003488:	621a      	str	r2, [r3, #32]
}
 800348a:	bf00      	nop
 800348c:	371c      	adds	r7, #28
 800348e:	46bd      	mov	sp, r7
 8003490:	bc80      	pop	{r7}
 8003492:	4770      	bx	lr

08003494 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003494:	b480      	push	{r7}
 8003496:	b087      	sub	sp, #28
 8003498:	af00      	add	r7, sp, #0
 800349a:	60f8      	str	r0, [r7, #12]
 800349c:	60b9      	str	r1, [r7, #8]
 800349e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 80034a0:	68fb      	ldr	r3, [r7, #12]
 80034a2:	6a1b      	ldr	r3, [r3, #32]
 80034a4:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80034a6:	68fb      	ldr	r3, [r7, #12]
 80034a8:	6a1b      	ldr	r3, [r3, #32]
 80034aa:	f023 0210 	bic.w	r2, r3, #16
 80034ae:	68fb      	ldr	r3, [r7, #12]
 80034b0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80034b2:	68fb      	ldr	r3, [r7, #12]
 80034b4:	699b      	ldr	r3, [r3, #24]
 80034b6:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80034b8:	693b      	ldr	r3, [r7, #16]
 80034ba:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80034be:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80034c0:	687b      	ldr	r3, [r7, #4]
 80034c2:	031b      	lsls	r3, r3, #12
 80034c4:	693a      	ldr	r2, [r7, #16]
 80034c6:	4313      	orrs	r3, r2
 80034c8:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80034ca:	697b      	ldr	r3, [r7, #20]
 80034cc:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80034d0:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 80034d2:	68bb      	ldr	r3, [r7, #8]
 80034d4:	011b      	lsls	r3, r3, #4
 80034d6:	697a      	ldr	r2, [r7, #20]
 80034d8:	4313      	orrs	r3, r2
 80034da:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80034dc:	68fb      	ldr	r3, [r7, #12]
 80034de:	693a      	ldr	r2, [r7, #16]
 80034e0:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80034e2:	68fb      	ldr	r3, [r7, #12]
 80034e4:	697a      	ldr	r2, [r7, #20]
 80034e6:	621a      	str	r2, [r3, #32]
}
 80034e8:	bf00      	nop
 80034ea:	371c      	adds	r7, #28
 80034ec:	46bd      	mov	sp, r7
 80034ee:	bc80      	pop	{r7}
 80034f0:	4770      	bx	lr

080034f2 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80034f2:	b480      	push	{r7}
 80034f4:	b085      	sub	sp, #20
 80034f6:	af00      	add	r7, sp, #0
 80034f8:	6078      	str	r0, [r7, #4]
 80034fa:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80034fc:	687b      	ldr	r3, [r7, #4]
 80034fe:	689b      	ldr	r3, [r3, #8]
 8003500:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8003502:	68fb      	ldr	r3, [r7, #12]
 8003504:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003508:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800350a:	683a      	ldr	r2, [r7, #0]
 800350c:	68fb      	ldr	r3, [r7, #12]
 800350e:	4313      	orrs	r3, r2
 8003510:	f043 0307 	orr.w	r3, r3, #7
 8003514:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003516:	687b      	ldr	r3, [r7, #4]
 8003518:	68fa      	ldr	r2, [r7, #12]
 800351a:	609a      	str	r2, [r3, #8]
}
 800351c:	bf00      	nop
 800351e:	3714      	adds	r7, #20
 8003520:	46bd      	mov	sp, r7
 8003522:	bc80      	pop	{r7}
 8003524:	4770      	bx	lr

08003526 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8003526:	b480      	push	{r7}
 8003528:	b087      	sub	sp, #28
 800352a:	af00      	add	r7, sp, #0
 800352c:	60f8      	str	r0, [r7, #12]
 800352e:	60b9      	str	r1, [r7, #8]
 8003530:	607a      	str	r2, [r7, #4]
 8003532:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8003534:	68fb      	ldr	r3, [r7, #12]
 8003536:	689b      	ldr	r3, [r3, #8]
 8003538:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800353a:	697b      	ldr	r3, [r7, #20]
 800353c:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8003540:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8003542:	683b      	ldr	r3, [r7, #0]
 8003544:	021a      	lsls	r2, r3, #8
 8003546:	687b      	ldr	r3, [r7, #4]
 8003548:	431a      	orrs	r2, r3
 800354a:	68bb      	ldr	r3, [r7, #8]
 800354c:	4313      	orrs	r3, r2
 800354e:	697a      	ldr	r2, [r7, #20]
 8003550:	4313      	orrs	r3, r2
 8003552:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003554:	68fb      	ldr	r3, [r7, #12]
 8003556:	697a      	ldr	r2, [r7, #20]
 8003558:	609a      	str	r2, [r3, #8]
}
 800355a:	bf00      	nop
 800355c:	371c      	adds	r7, #28
 800355e:	46bd      	mov	sp, r7
 8003560:	bc80      	pop	{r7}
 8003562:	4770      	bx	lr

08003564 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8003564:	b480      	push	{r7}
 8003566:	b085      	sub	sp, #20
 8003568:	af00      	add	r7, sp, #0
 800356a:	6078      	str	r0, [r7, #4]
 800356c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800356e:	687b      	ldr	r3, [r7, #4]
 8003570:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003574:	2b01      	cmp	r3, #1
 8003576:	d101      	bne.n	800357c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8003578:	2302      	movs	r3, #2
 800357a:	e046      	b.n	800360a <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 800357c:	687b      	ldr	r3, [r7, #4]
 800357e:	2201      	movs	r2, #1
 8003580:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003584:	687b      	ldr	r3, [r7, #4]
 8003586:	2202      	movs	r2, #2
 8003588:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800358c:	687b      	ldr	r3, [r7, #4]
 800358e:	681b      	ldr	r3, [r3, #0]
 8003590:	685b      	ldr	r3, [r3, #4]
 8003592:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8003594:	687b      	ldr	r3, [r7, #4]
 8003596:	681b      	ldr	r3, [r3, #0]
 8003598:	689b      	ldr	r3, [r3, #8]
 800359a:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800359c:	68fb      	ldr	r3, [r7, #12]
 800359e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80035a2:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80035a4:	683b      	ldr	r3, [r7, #0]
 80035a6:	681b      	ldr	r3, [r3, #0]
 80035a8:	68fa      	ldr	r2, [r7, #12]
 80035aa:	4313      	orrs	r3, r2
 80035ac:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80035ae:	687b      	ldr	r3, [r7, #4]
 80035b0:	681b      	ldr	r3, [r3, #0]
 80035b2:	68fa      	ldr	r2, [r7, #12]
 80035b4:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80035b6:	687b      	ldr	r3, [r7, #4]
 80035b8:	681b      	ldr	r3, [r3, #0]
 80035ba:	4a16      	ldr	r2, [pc, #88]	; (8003614 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 80035bc:	4293      	cmp	r3, r2
 80035be:	d00e      	beq.n	80035de <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 80035c0:	687b      	ldr	r3, [r7, #4]
 80035c2:	681b      	ldr	r3, [r3, #0]
 80035c4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80035c8:	d009      	beq.n	80035de <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 80035ca:	687b      	ldr	r3, [r7, #4]
 80035cc:	681b      	ldr	r3, [r3, #0]
 80035ce:	4a12      	ldr	r2, [pc, #72]	; (8003618 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 80035d0:	4293      	cmp	r3, r2
 80035d2:	d004      	beq.n	80035de <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 80035d4:	687b      	ldr	r3, [r7, #4]
 80035d6:	681b      	ldr	r3, [r3, #0]
 80035d8:	4a10      	ldr	r2, [pc, #64]	; (800361c <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 80035da:	4293      	cmp	r3, r2
 80035dc:	d10c      	bne.n	80035f8 <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80035de:	68bb      	ldr	r3, [r7, #8]
 80035e0:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80035e4:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80035e6:	683b      	ldr	r3, [r7, #0]
 80035e8:	685b      	ldr	r3, [r3, #4]
 80035ea:	68ba      	ldr	r2, [r7, #8]
 80035ec:	4313      	orrs	r3, r2
 80035ee:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80035f0:	687b      	ldr	r3, [r7, #4]
 80035f2:	681b      	ldr	r3, [r3, #0]
 80035f4:	68ba      	ldr	r2, [r7, #8]
 80035f6:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80035f8:	687b      	ldr	r3, [r7, #4]
 80035fa:	2201      	movs	r2, #1
 80035fc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8003600:	687b      	ldr	r3, [r7, #4]
 8003602:	2200      	movs	r2, #0
 8003604:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8003608:	2300      	movs	r3, #0
}
 800360a:	4618      	mov	r0, r3
 800360c:	3714      	adds	r7, #20
 800360e:	46bd      	mov	sp, r7
 8003610:	bc80      	pop	{r7}
 8003612:	4770      	bx	lr
 8003614:	40012c00 	.word	0x40012c00
 8003618:	40000400 	.word	0x40000400
 800361c:	40000800 	.word	0x40000800

08003620 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003620:	b580      	push	{r7, lr}
 8003622:	b082      	sub	sp, #8
 8003624:	af00      	add	r7, sp, #0
 8003626:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003628:	687b      	ldr	r3, [r7, #4]
 800362a:	2b00      	cmp	r3, #0
 800362c:	d101      	bne.n	8003632 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800362e:	2301      	movs	r3, #1
 8003630:	e042      	b.n	80036b8 <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8003632:	687b      	ldr	r3, [r7, #4]
 8003634:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003638:	b2db      	uxtb	r3, r3
 800363a:	2b00      	cmp	r3, #0
 800363c:	d106      	bne.n	800364c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800363e:	687b      	ldr	r3, [r7, #4]
 8003640:	2200      	movs	r2, #0
 8003642:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003646:	6878      	ldr	r0, [r7, #4]
 8003648:	f7fd fcfa 	bl	8001040 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800364c:	687b      	ldr	r3, [r7, #4]
 800364e:	2224      	movs	r2, #36	; 0x24
 8003650:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8003654:	687b      	ldr	r3, [r7, #4]
 8003656:	681b      	ldr	r3, [r3, #0]
 8003658:	68da      	ldr	r2, [r3, #12]
 800365a:	687b      	ldr	r3, [r7, #4]
 800365c:	681b      	ldr	r3, [r3, #0]
 800365e:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8003662:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8003664:	6878      	ldr	r0, [r7, #4]
 8003666:	f000 f91d 	bl	80038a4 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800366a:	687b      	ldr	r3, [r7, #4]
 800366c:	681b      	ldr	r3, [r3, #0]
 800366e:	691a      	ldr	r2, [r3, #16]
 8003670:	687b      	ldr	r3, [r7, #4]
 8003672:	681b      	ldr	r3, [r3, #0]
 8003674:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8003678:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800367a:	687b      	ldr	r3, [r7, #4]
 800367c:	681b      	ldr	r3, [r3, #0]
 800367e:	695a      	ldr	r2, [r3, #20]
 8003680:	687b      	ldr	r3, [r7, #4]
 8003682:	681b      	ldr	r3, [r3, #0]
 8003684:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8003688:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800368a:	687b      	ldr	r3, [r7, #4]
 800368c:	681b      	ldr	r3, [r3, #0]
 800368e:	68da      	ldr	r2, [r3, #12]
 8003690:	687b      	ldr	r3, [r7, #4]
 8003692:	681b      	ldr	r3, [r3, #0]
 8003694:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8003698:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800369a:	687b      	ldr	r3, [r7, #4]
 800369c:	2200      	movs	r2, #0
 800369e:	645a      	str	r2, [r3, #68]	; 0x44
  huart->gState = HAL_UART_STATE_READY;
 80036a0:	687b      	ldr	r3, [r7, #4]
 80036a2:	2220      	movs	r2, #32
 80036a4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  huart->RxState = HAL_UART_STATE_READY;
 80036a8:	687b      	ldr	r3, [r7, #4]
 80036aa:	2220      	movs	r2, #32
 80036ac:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80036b0:	687b      	ldr	r3, [r7, #4]
 80036b2:	2200      	movs	r2, #0
 80036b4:	635a      	str	r2, [r3, #52]	; 0x34

  return HAL_OK;
 80036b6:	2300      	movs	r3, #0
}
 80036b8:	4618      	mov	r0, r3
 80036ba:	3708      	adds	r7, #8
 80036bc:	46bd      	mov	sp, r7
 80036be:	bd80      	pop	{r7, pc}

080036c0 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80036c0:	b580      	push	{r7, lr}
 80036c2:	b08a      	sub	sp, #40	; 0x28
 80036c4:	af02      	add	r7, sp, #8
 80036c6:	60f8      	str	r0, [r7, #12]
 80036c8:	60b9      	str	r1, [r7, #8]
 80036ca:	603b      	str	r3, [r7, #0]
 80036cc:	4613      	mov	r3, r2
 80036ce:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80036d0:	2300      	movs	r3, #0
 80036d2:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80036d4:	68fb      	ldr	r3, [r7, #12]
 80036d6:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80036da:	b2db      	uxtb	r3, r3
 80036dc:	2b20      	cmp	r3, #32
 80036de:	d16d      	bne.n	80037bc <HAL_UART_Transmit+0xfc>
  {
    if ((pData == NULL) || (Size == 0U))
 80036e0:	68bb      	ldr	r3, [r7, #8]
 80036e2:	2b00      	cmp	r3, #0
 80036e4:	d002      	beq.n	80036ec <HAL_UART_Transmit+0x2c>
 80036e6:	88fb      	ldrh	r3, [r7, #6]
 80036e8:	2b00      	cmp	r3, #0
 80036ea:	d101      	bne.n	80036f0 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 80036ec:	2301      	movs	r3, #1
 80036ee:	e066      	b.n	80037be <HAL_UART_Transmit+0xfe>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80036f0:	68fb      	ldr	r3, [r7, #12]
 80036f2:	2200      	movs	r2, #0
 80036f4:	645a      	str	r2, [r3, #68]	; 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80036f6:	68fb      	ldr	r3, [r7, #12]
 80036f8:	2221      	movs	r2, #33	; 0x21
 80036fa:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80036fe:	f7fd fe61 	bl	80013c4 <HAL_GetTick>
 8003702:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8003704:	68fb      	ldr	r3, [r7, #12]
 8003706:	88fa      	ldrh	r2, [r7, #6]
 8003708:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 800370a:	68fb      	ldr	r3, [r7, #12]
 800370c:	88fa      	ldrh	r2, [r7, #6]
 800370e:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003710:	68fb      	ldr	r3, [r7, #12]
 8003712:	689b      	ldr	r3, [r3, #8]
 8003714:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003718:	d108      	bne.n	800372c <HAL_UART_Transmit+0x6c>
 800371a:	68fb      	ldr	r3, [r7, #12]
 800371c:	691b      	ldr	r3, [r3, #16]
 800371e:	2b00      	cmp	r3, #0
 8003720:	d104      	bne.n	800372c <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8003722:	2300      	movs	r3, #0
 8003724:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8003726:	68bb      	ldr	r3, [r7, #8]
 8003728:	61bb      	str	r3, [r7, #24]
 800372a:	e003      	b.n	8003734 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 800372c:	68bb      	ldr	r3, [r7, #8]
 800372e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8003730:	2300      	movs	r3, #0
 8003732:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8003734:	e02a      	b.n	800378c <HAL_UART_Transmit+0xcc>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8003736:	683b      	ldr	r3, [r7, #0]
 8003738:	9300      	str	r3, [sp, #0]
 800373a:	697b      	ldr	r3, [r7, #20]
 800373c:	2200      	movs	r2, #0
 800373e:	2180      	movs	r1, #128	; 0x80
 8003740:	68f8      	ldr	r0, [r7, #12]
 8003742:	f000 f840 	bl	80037c6 <UART_WaitOnFlagUntilTimeout>
 8003746:	4603      	mov	r3, r0
 8003748:	2b00      	cmp	r3, #0
 800374a:	d001      	beq.n	8003750 <HAL_UART_Transmit+0x90>
      {
        return HAL_TIMEOUT;
 800374c:	2303      	movs	r3, #3
 800374e:	e036      	b.n	80037be <HAL_UART_Transmit+0xfe>
      }
      if (pdata8bits == NULL)
 8003750:	69fb      	ldr	r3, [r7, #28]
 8003752:	2b00      	cmp	r3, #0
 8003754:	d10b      	bne.n	800376e <HAL_UART_Transmit+0xae>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8003756:	69bb      	ldr	r3, [r7, #24]
 8003758:	881b      	ldrh	r3, [r3, #0]
 800375a:	461a      	mov	r2, r3
 800375c:	68fb      	ldr	r3, [r7, #12]
 800375e:	681b      	ldr	r3, [r3, #0]
 8003760:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003764:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8003766:	69bb      	ldr	r3, [r7, #24]
 8003768:	3302      	adds	r3, #2
 800376a:	61bb      	str	r3, [r7, #24]
 800376c:	e007      	b.n	800377e <HAL_UART_Transmit+0xbe>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 800376e:	69fb      	ldr	r3, [r7, #28]
 8003770:	781a      	ldrb	r2, [r3, #0]
 8003772:	68fb      	ldr	r3, [r7, #12]
 8003774:	681b      	ldr	r3, [r3, #0]
 8003776:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8003778:	69fb      	ldr	r3, [r7, #28]
 800377a:	3301      	adds	r3, #1
 800377c:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800377e:	68fb      	ldr	r3, [r7, #12]
 8003780:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8003782:	b29b      	uxth	r3, r3
 8003784:	3b01      	subs	r3, #1
 8003786:	b29a      	uxth	r2, r3
 8003788:	68fb      	ldr	r3, [r7, #12]
 800378a:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 800378c:	68fb      	ldr	r3, [r7, #12]
 800378e:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8003790:	b29b      	uxth	r3, r3
 8003792:	2b00      	cmp	r3, #0
 8003794:	d1cf      	bne.n	8003736 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8003796:	683b      	ldr	r3, [r7, #0]
 8003798:	9300      	str	r3, [sp, #0]
 800379a:	697b      	ldr	r3, [r7, #20]
 800379c:	2200      	movs	r2, #0
 800379e:	2140      	movs	r1, #64	; 0x40
 80037a0:	68f8      	ldr	r0, [r7, #12]
 80037a2:	f000 f810 	bl	80037c6 <UART_WaitOnFlagUntilTimeout>
 80037a6:	4603      	mov	r3, r0
 80037a8:	2b00      	cmp	r3, #0
 80037aa:	d001      	beq.n	80037b0 <HAL_UART_Transmit+0xf0>
    {
      return HAL_TIMEOUT;
 80037ac:	2303      	movs	r3, #3
 80037ae:	e006      	b.n	80037be <HAL_UART_Transmit+0xfe>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80037b0:	68fb      	ldr	r3, [r7, #12]
 80037b2:	2220      	movs	r2, #32
 80037b4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    return HAL_OK;
 80037b8:	2300      	movs	r3, #0
 80037ba:	e000      	b.n	80037be <HAL_UART_Transmit+0xfe>
  }
  else
  {
    return HAL_BUSY;
 80037bc:	2302      	movs	r3, #2
  }
}
 80037be:	4618      	mov	r0, r3
 80037c0:	3720      	adds	r7, #32
 80037c2:	46bd      	mov	sp, r7
 80037c4:	bd80      	pop	{r7, pc}

080037c6 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 80037c6:	b580      	push	{r7, lr}
 80037c8:	b090      	sub	sp, #64	; 0x40
 80037ca:	af00      	add	r7, sp, #0
 80037cc:	60f8      	str	r0, [r7, #12]
 80037ce:	60b9      	str	r1, [r7, #8]
 80037d0:	603b      	str	r3, [r7, #0]
 80037d2:	4613      	mov	r3, r2
 80037d4:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80037d6:	e050      	b.n	800387a <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80037d8:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80037da:	f1b3 3fff 	cmp.w	r3, #4294967295
 80037de:	d04c      	beq.n	800387a <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 80037e0:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80037e2:	2b00      	cmp	r3, #0
 80037e4:	d007      	beq.n	80037f6 <UART_WaitOnFlagUntilTimeout+0x30>
 80037e6:	f7fd fded 	bl	80013c4 <HAL_GetTick>
 80037ea:	4602      	mov	r2, r0
 80037ec:	683b      	ldr	r3, [r7, #0]
 80037ee:	1ad3      	subs	r3, r2, r3
 80037f0:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80037f2:	429a      	cmp	r2, r3
 80037f4:	d241      	bcs.n	800387a <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80037f6:	68fb      	ldr	r3, [r7, #12]
 80037f8:	681b      	ldr	r3, [r3, #0]
 80037fa:	330c      	adds	r3, #12
 80037fc:	62bb      	str	r3, [r7, #40]	; 0x28
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80037fe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003800:	e853 3f00 	ldrex	r3, [r3]
 8003804:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8003806:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003808:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 800380c:	63fb      	str	r3, [r7, #60]	; 0x3c
 800380e:	68fb      	ldr	r3, [r7, #12]
 8003810:	681b      	ldr	r3, [r3, #0]
 8003812:	330c      	adds	r3, #12
 8003814:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8003816:	637a      	str	r2, [r7, #52]	; 0x34
 8003818:	633b      	str	r3, [r7, #48]	; 0x30
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800381a:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800381c:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800381e:	e841 2300 	strex	r3, r2, [r1]
 8003822:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8003824:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003826:	2b00      	cmp	r3, #0
 8003828:	d1e5      	bne.n	80037f6 <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800382a:	68fb      	ldr	r3, [r7, #12]
 800382c:	681b      	ldr	r3, [r3, #0]
 800382e:	3314      	adds	r3, #20
 8003830:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003832:	697b      	ldr	r3, [r7, #20]
 8003834:	e853 3f00 	ldrex	r3, [r3]
 8003838:	613b      	str	r3, [r7, #16]
   return(result);
 800383a:	693b      	ldr	r3, [r7, #16]
 800383c:	f023 0301 	bic.w	r3, r3, #1
 8003840:	63bb      	str	r3, [r7, #56]	; 0x38
 8003842:	68fb      	ldr	r3, [r7, #12]
 8003844:	681b      	ldr	r3, [r3, #0]
 8003846:	3314      	adds	r3, #20
 8003848:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800384a:	623a      	str	r2, [r7, #32]
 800384c:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800384e:	69f9      	ldr	r1, [r7, #28]
 8003850:	6a3a      	ldr	r2, [r7, #32]
 8003852:	e841 2300 	strex	r3, r2, [r1]
 8003856:	61bb      	str	r3, [r7, #24]
   return(result);
 8003858:	69bb      	ldr	r3, [r7, #24]
 800385a:	2b00      	cmp	r3, #0
 800385c:	d1e5      	bne.n	800382a <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 800385e:	68fb      	ldr	r3, [r7, #12]
 8003860:	2220      	movs	r2, #32
 8003862:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        huart->RxState = HAL_UART_STATE_READY;
 8003866:	68fb      	ldr	r3, [r7, #12]
 8003868:	2220      	movs	r2, #32
 800386a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 800386e:	68fb      	ldr	r3, [r7, #12]
 8003870:	2200      	movs	r2, #0
 8003872:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_TIMEOUT;
 8003876:	2303      	movs	r3, #3
 8003878:	e00f      	b.n	800389a <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800387a:	68fb      	ldr	r3, [r7, #12]
 800387c:	681b      	ldr	r3, [r3, #0]
 800387e:	681a      	ldr	r2, [r3, #0]
 8003880:	68bb      	ldr	r3, [r7, #8]
 8003882:	4013      	ands	r3, r2
 8003884:	68ba      	ldr	r2, [r7, #8]
 8003886:	429a      	cmp	r2, r3
 8003888:	bf0c      	ite	eq
 800388a:	2301      	moveq	r3, #1
 800388c:	2300      	movne	r3, #0
 800388e:	b2db      	uxtb	r3, r3
 8003890:	461a      	mov	r2, r3
 8003892:	79fb      	ldrb	r3, [r7, #7]
 8003894:	429a      	cmp	r2, r3
 8003896:	d09f      	beq.n	80037d8 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8003898:	2300      	movs	r3, #0
}
 800389a:	4618      	mov	r0, r3
 800389c:	3740      	adds	r7, #64	; 0x40
 800389e:	46bd      	mov	sp, r7
 80038a0:	bd80      	pop	{r7, pc}
	...

080038a4 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80038a4:	b580      	push	{r7, lr}
 80038a6:	b084      	sub	sp, #16
 80038a8:	af00      	add	r7, sp, #0
 80038aa:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80038ac:	687b      	ldr	r3, [r7, #4]
 80038ae:	681b      	ldr	r3, [r3, #0]
 80038b0:	691b      	ldr	r3, [r3, #16]
 80038b2:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 80038b6:	687b      	ldr	r3, [r7, #4]
 80038b8:	68da      	ldr	r2, [r3, #12]
 80038ba:	687b      	ldr	r3, [r7, #4]
 80038bc:	681b      	ldr	r3, [r3, #0]
 80038be:	430a      	orrs	r2, r1
 80038c0:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 80038c2:	687b      	ldr	r3, [r7, #4]
 80038c4:	689a      	ldr	r2, [r3, #8]
 80038c6:	687b      	ldr	r3, [r7, #4]
 80038c8:	691b      	ldr	r3, [r3, #16]
 80038ca:	431a      	orrs	r2, r3
 80038cc:	687b      	ldr	r3, [r7, #4]
 80038ce:	695b      	ldr	r3, [r3, #20]
 80038d0:	4313      	orrs	r3, r2
 80038d2:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 80038d4:	687b      	ldr	r3, [r7, #4]
 80038d6:	681b      	ldr	r3, [r3, #0]
 80038d8:	68db      	ldr	r3, [r3, #12]
 80038da:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 80038de:	f023 030c 	bic.w	r3, r3, #12
 80038e2:	687a      	ldr	r2, [r7, #4]
 80038e4:	6812      	ldr	r2, [r2, #0]
 80038e6:	68b9      	ldr	r1, [r7, #8]
 80038e8:	430b      	orrs	r3, r1
 80038ea:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80038ec:	687b      	ldr	r3, [r7, #4]
 80038ee:	681b      	ldr	r3, [r3, #0]
 80038f0:	695b      	ldr	r3, [r3, #20]
 80038f2:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 80038f6:	687b      	ldr	r3, [r7, #4]
 80038f8:	699a      	ldr	r2, [r3, #24]
 80038fa:	687b      	ldr	r3, [r7, #4]
 80038fc:	681b      	ldr	r3, [r3, #0]
 80038fe:	430a      	orrs	r2, r1
 8003900:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8003902:	687b      	ldr	r3, [r7, #4]
 8003904:	681b      	ldr	r3, [r3, #0]
 8003906:	4a2c      	ldr	r2, [pc, #176]	; (80039b8 <UART_SetConfig+0x114>)
 8003908:	4293      	cmp	r3, r2
 800390a:	d103      	bne.n	8003914 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 800390c:	f7ff fa32 	bl	8002d74 <HAL_RCC_GetPCLK2Freq>
 8003910:	60f8      	str	r0, [r7, #12]
 8003912:	e002      	b.n	800391a <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8003914:	f7ff fa1a 	bl	8002d4c <HAL_RCC_GetPCLK1Freq>
 8003918:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800391a:	68fa      	ldr	r2, [r7, #12]
 800391c:	4613      	mov	r3, r2
 800391e:	009b      	lsls	r3, r3, #2
 8003920:	4413      	add	r3, r2
 8003922:	009a      	lsls	r2, r3, #2
 8003924:	441a      	add	r2, r3
 8003926:	687b      	ldr	r3, [r7, #4]
 8003928:	685b      	ldr	r3, [r3, #4]
 800392a:	009b      	lsls	r3, r3, #2
 800392c:	fbb2 f3f3 	udiv	r3, r2, r3
 8003930:	4a22      	ldr	r2, [pc, #136]	; (80039bc <UART_SetConfig+0x118>)
 8003932:	fba2 2303 	umull	r2, r3, r2, r3
 8003936:	095b      	lsrs	r3, r3, #5
 8003938:	0119      	lsls	r1, r3, #4
 800393a:	68fa      	ldr	r2, [r7, #12]
 800393c:	4613      	mov	r3, r2
 800393e:	009b      	lsls	r3, r3, #2
 8003940:	4413      	add	r3, r2
 8003942:	009a      	lsls	r2, r3, #2
 8003944:	441a      	add	r2, r3
 8003946:	687b      	ldr	r3, [r7, #4]
 8003948:	685b      	ldr	r3, [r3, #4]
 800394a:	009b      	lsls	r3, r3, #2
 800394c:	fbb2 f2f3 	udiv	r2, r2, r3
 8003950:	4b1a      	ldr	r3, [pc, #104]	; (80039bc <UART_SetConfig+0x118>)
 8003952:	fba3 0302 	umull	r0, r3, r3, r2
 8003956:	095b      	lsrs	r3, r3, #5
 8003958:	2064      	movs	r0, #100	; 0x64
 800395a:	fb00 f303 	mul.w	r3, r0, r3
 800395e:	1ad3      	subs	r3, r2, r3
 8003960:	011b      	lsls	r3, r3, #4
 8003962:	3332      	adds	r3, #50	; 0x32
 8003964:	4a15      	ldr	r2, [pc, #84]	; (80039bc <UART_SetConfig+0x118>)
 8003966:	fba2 2303 	umull	r2, r3, r2, r3
 800396a:	095b      	lsrs	r3, r3, #5
 800396c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8003970:	4419      	add	r1, r3
 8003972:	68fa      	ldr	r2, [r7, #12]
 8003974:	4613      	mov	r3, r2
 8003976:	009b      	lsls	r3, r3, #2
 8003978:	4413      	add	r3, r2
 800397a:	009a      	lsls	r2, r3, #2
 800397c:	441a      	add	r2, r3
 800397e:	687b      	ldr	r3, [r7, #4]
 8003980:	685b      	ldr	r3, [r3, #4]
 8003982:	009b      	lsls	r3, r3, #2
 8003984:	fbb2 f2f3 	udiv	r2, r2, r3
 8003988:	4b0c      	ldr	r3, [pc, #48]	; (80039bc <UART_SetConfig+0x118>)
 800398a:	fba3 0302 	umull	r0, r3, r3, r2
 800398e:	095b      	lsrs	r3, r3, #5
 8003990:	2064      	movs	r0, #100	; 0x64
 8003992:	fb00 f303 	mul.w	r3, r0, r3
 8003996:	1ad3      	subs	r3, r2, r3
 8003998:	011b      	lsls	r3, r3, #4
 800399a:	3332      	adds	r3, #50	; 0x32
 800399c:	4a07      	ldr	r2, [pc, #28]	; (80039bc <UART_SetConfig+0x118>)
 800399e:	fba2 2303 	umull	r2, r3, r2, r3
 80039a2:	095b      	lsrs	r3, r3, #5
 80039a4:	f003 020f 	and.w	r2, r3, #15
 80039a8:	687b      	ldr	r3, [r7, #4]
 80039aa:	681b      	ldr	r3, [r3, #0]
 80039ac:	440a      	add	r2, r1
 80039ae:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 80039b0:	bf00      	nop
 80039b2:	3710      	adds	r7, #16
 80039b4:	46bd      	mov	sp, r7
 80039b6:	bd80      	pop	{r7, pc}
 80039b8:	40013800 	.word	0x40013800
 80039bc:	51eb851f 	.word	0x51eb851f

080039c0 <__errno>:
 80039c0:	4b01      	ldr	r3, [pc, #4]	; (80039c8 <__errno+0x8>)
 80039c2:	6818      	ldr	r0, [r3, #0]
 80039c4:	4770      	bx	lr
 80039c6:	bf00      	nop
 80039c8:	2000000c 	.word	0x2000000c

080039cc <__libc_init_array>:
 80039cc:	b570      	push	{r4, r5, r6, lr}
 80039ce:	2600      	movs	r6, #0
 80039d0:	4d0c      	ldr	r5, [pc, #48]	; (8003a04 <__libc_init_array+0x38>)
 80039d2:	4c0d      	ldr	r4, [pc, #52]	; (8003a08 <__libc_init_array+0x3c>)
 80039d4:	1b64      	subs	r4, r4, r5
 80039d6:	10a4      	asrs	r4, r4, #2
 80039d8:	42a6      	cmp	r6, r4
 80039da:	d109      	bne.n	80039f0 <__libc_init_array+0x24>
 80039dc:	f002 fefc 	bl	80067d8 <_init>
 80039e0:	2600      	movs	r6, #0
 80039e2:	4d0a      	ldr	r5, [pc, #40]	; (8003a0c <__libc_init_array+0x40>)
 80039e4:	4c0a      	ldr	r4, [pc, #40]	; (8003a10 <__libc_init_array+0x44>)
 80039e6:	1b64      	subs	r4, r4, r5
 80039e8:	10a4      	asrs	r4, r4, #2
 80039ea:	42a6      	cmp	r6, r4
 80039ec:	d105      	bne.n	80039fa <__libc_init_array+0x2e>
 80039ee:	bd70      	pop	{r4, r5, r6, pc}
 80039f0:	f855 3b04 	ldr.w	r3, [r5], #4
 80039f4:	4798      	blx	r3
 80039f6:	3601      	adds	r6, #1
 80039f8:	e7ee      	b.n	80039d8 <__libc_init_array+0xc>
 80039fa:	f855 3b04 	ldr.w	r3, [r5], #4
 80039fe:	4798      	blx	r3
 8003a00:	3601      	adds	r6, #1
 8003a02:	e7f2      	b.n	80039ea <__libc_init_array+0x1e>
 8003a04:	08006c24 	.word	0x08006c24
 8003a08:	08006c24 	.word	0x08006c24
 8003a0c:	08006c24 	.word	0x08006c24
 8003a10:	08006c28 	.word	0x08006c28

08003a14 <memset>:
 8003a14:	4603      	mov	r3, r0
 8003a16:	4402      	add	r2, r0
 8003a18:	4293      	cmp	r3, r2
 8003a1a:	d100      	bne.n	8003a1e <memset+0xa>
 8003a1c:	4770      	bx	lr
 8003a1e:	f803 1b01 	strb.w	r1, [r3], #1
 8003a22:	e7f9      	b.n	8003a18 <memset+0x4>

08003a24 <__cvt>:
 8003a24:	2b00      	cmp	r3, #0
 8003a26:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003a2a:	461f      	mov	r7, r3
 8003a2c:	bfbb      	ittet	lt
 8003a2e:	f103 4300 	addlt.w	r3, r3, #2147483648	; 0x80000000
 8003a32:	461f      	movlt	r7, r3
 8003a34:	2300      	movge	r3, #0
 8003a36:	232d      	movlt	r3, #45	; 0x2d
 8003a38:	b088      	sub	sp, #32
 8003a3a:	4614      	mov	r4, r2
 8003a3c:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8003a3e:	9d10      	ldr	r5, [sp, #64]	; 0x40
 8003a40:	7013      	strb	r3, [r2, #0]
 8003a42:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8003a44:	f8dd a04c 	ldr.w	sl, [sp, #76]	; 0x4c
 8003a48:	f023 0820 	bic.w	r8, r3, #32
 8003a4c:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8003a50:	d005      	beq.n	8003a5e <__cvt+0x3a>
 8003a52:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8003a56:	d100      	bne.n	8003a5a <__cvt+0x36>
 8003a58:	3501      	adds	r5, #1
 8003a5a:	2302      	movs	r3, #2
 8003a5c:	e000      	b.n	8003a60 <__cvt+0x3c>
 8003a5e:	2303      	movs	r3, #3
 8003a60:	aa07      	add	r2, sp, #28
 8003a62:	9204      	str	r2, [sp, #16]
 8003a64:	aa06      	add	r2, sp, #24
 8003a66:	e9cd a202 	strd	sl, r2, [sp, #8]
 8003a6a:	e9cd 3500 	strd	r3, r5, [sp]
 8003a6e:	4622      	mov	r2, r4
 8003a70:	463b      	mov	r3, r7
 8003a72:	f000 fce5 	bl	8004440 <_dtoa_r>
 8003a76:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8003a7a:	4606      	mov	r6, r0
 8003a7c:	d102      	bne.n	8003a84 <__cvt+0x60>
 8003a7e:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8003a80:	07db      	lsls	r3, r3, #31
 8003a82:	d522      	bpl.n	8003aca <__cvt+0xa6>
 8003a84:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8003a88:	eb06 0905 	add.w	r9, r6, r5
 8003a8c:	d110      	bne.n	8003ab0 <__cvt+0x8c>
 8003a8e:	7833      	ldrb	r3, [r6, #0]
 8003a90:	2b30      	cmp	r3, #48	; 0x30
 8003a92:	d10a      	bne.n	8003aaa <__cvt+0x86>
 8003a94:	2200      	movs	r2, #0
 8003a96:	2300      	movs	r3, #0
 8003a98:	4620      	mov	r0, r4
 8003a9a:	4639      	mov	r1, r7
 8003a9c:	f7fc ff84 	bl	80009a8 <__aeabi_dcmpeq>
 8003aa0:	b918      	cbnz	r0, 8003aaa <__cvt+0x86>
 8003aa2:	f1c5 0501 	rsb	r5, r5, #1
 8003aa6:	f8ca 5000 	str.w	r5, [sl]
 8003aaa:	f8da 3000 	ldr.w	r3, [sl]
 8003aae:	4499      	add	r9, r3
 8003ab0:	2200      	movs	r2, #0
 8003ab2:	2300      	movs	r3, #0
 8003ab4:	4620      	mov	r0, r4
 8003ab6:	4639      	mov	r1, r7
 8003ab8:	f7fc ff76 	bl	80009a8 <__aeabi_dcmpeq>
 8003abc:	b108      	cbz	r0, 8003ac2 <__cvt+0x9e>
 8003abe:	f8cd 901c 	str.w	r9, [sp, #28]
 8003ac2:	2230      	movs	r2, #48	; 0x30
 8003ac4:	9b07      	ldr	r3, [sp, #28]
 8003ac6:	454b      	cmp	r3, r9
 8003ac8:	d307      	bcc.n	8003ada <__cvt+0xb6>
 8003aca:	4630      	mov	r0, r6
 8003acc:	9b07      	ldr	r3, [sp, #28]
 8003ace:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8003ad0:	1b9b      	subs	r3, r3, r6
 8003ad2:	6013      	str	r3, [r2, #0]
 8003ad4:	b008      	add	sp, #32
 8003ad6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003ada:	1c59      	adds	r1, r3, #1
 8003adc:	9107      	str	r1, [sp, #28]
 8003ade:	701a      	strb	r2, [r3, #0]
 8003ae0:	e7f0      	b.n	8003ac4 <__cvt+0xa0>

08003ae2 <__exponent>:
 8003ae2:	4603      	mov	r3, r0
 8003ae4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8003ae6:	2900      	cmp	r1, #0
 8003ae8:	f803 2b02 	strb.w	r2, [r3], #2
 8003aec:	bfb6      	itet	lt
 8003aee:	222d      	movlt	r2, #45	; 0x2d
 8003af0:	222b      	movge	r2, #43	; 0x2b
 8003af2:	4249      	neglt	r1, r1
 8003af4:	2909      	cmp	r1, #9
 8003af6:	7042      	strb	r2, [r0, #1]
 8003af8:	dd2b      	ble.n	8003b52 <__exponent+0x70>
 8003afa:	f10d 0407 	add.w	r4, sp, #7
 8003afe:	46a4      	mov	ip, r4
 8003b00:	270a      	movs	r7, #10
 8003b02:	fb91 f6f7 	sdiv	r6, r1, r7
 8003b06:	460a      	mov	r2, r1
 8003b08:	46a6      	mov	lr, r4
 8003b0a:	fb07 1516 	mls	r5, r7, r6, r1
 8003b0e:	2a63      	cmp	r2, #99	; 0x63
 8003b10:	f105 0530 	add.w	r5, r5, #48	; 0x30
 8003b14:	4631      	mov	r1, r6
 8003b16:	f104 34ff 	add.w	r4, r4, #4294967295
 8003b1a:	f80e 5c01 	strb.w	r5, [lr, #-1]
 8003b1e:	dcf0      	bgt.n	8003b02 <__exponent+0x20>
 8003b20:	3130      	adds	r1, #48	; 0x30
 8003b22:	f1ae 0502 	sub.w	r5, lr, #2
 8003b26:	f804 1c01 	strb.w	r1, [r4, #-1]
 8003b2a:	4629      	mov	r1, r5
 8003b2c:	1c44      	adds	r4, r0, #1
 8003b2e:	4561      	cmp	r1, ip
 8003b30:	d30a      	bcc.n	8003b48 <__exponent+0x66>
 8003b32:	f10d 0209 	add.w	r2, sp, #9
 8003b36:	eba2 020e 	sub.w	r2, r2, lr
 8003b3a:	4565      	cmp	r5, ip
 8003b3c:	bf88      	it	hi
 8003b3e:	2200      	movhi	r2, #0
 8003b40:	4413      	add	r3, r2
 8003b42:	1a18      	subs	r0, r3, r0
 8003b44:	b003      	add	sp, #12
 8003b46:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003b48:	f811 2b01 	ldrb.w	r2, [r1], #1
 8003b4c:	f804 2f01 	strb.w	r2, [r4, #1]!
 8003b50:	e7ed      	b.n	8003b2e <__exponent+0x4c>
 8003b52:	2330      	movs	r3, #48	; 0x30
 8003b54:	3130      	adds	r1, #48	; 0x30
 8003b56:	7083      	strb	r3, [r0, #2]
 8003b58:	70c1      	strb	r1, [r0, #3]
 8003b5a:	1d03      	adds	r3, r0, #4
 8003b5c:	e7f1      	b.n	8003b42 <__exponent+0x60>
	...

08003b60 <_printf_float>:
 8003b60:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003b64:	b091      	sub	sp, #68	; 0x44
 8003b66:	460c      	mov	r4, r1
 8003b68:	f8dd 8068 	ldr.w	r8, [sp, #104]	; 0x68
 8003b6c:	4616      	mov	r6, r2
 8003b6e:	461f      	mov	r7, r3
 8003b70:	4605      	mov	r5, r0
 8003b72:	f001 fa53 	bl	800501c <_localeconv_r>
 8003b76:	6803      	ldr	r3, [r0, #0]
 8003b78:	4618      	mov	r0, r3
 8003b7a:	9309      	str	r3, [sp, #36]	; 0x24
 8003b7c:	f7fc fae8 	bl	8000150 <strlen>
 8003b80:	2300      	movs	r3, #0
 8003b82:	930e      	str	r3, [sp, #56]	; 0x38
 8003b84:	f8d8 3000 	ldr.w	r3, [r8]
 8003b88:	900a      	str	r0, [sp, #40]	; 0x28
 8003b8a:	3307      	adds	r3, #7
 8003b8c:	f023 0307 	bic.w	r3, r3, #7
 8003b90:	f103 0208 	add.w	r2, r3, #8
 8003b94:	f894 9018 	ldrb.w	r9, [r4, #24]
 8003b98:	f8d4 b000 	ldr.w	fp, [r4]
 8003b9c:	f8c8 2000 	str.w	r2, [r8]
 8003ba0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003ba4:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8003ba8:	e9d4 8a12 	ldrd	r8, sl, [r4, #72]	; 0x48
 8003bac:	f02a 4300 	bic.w	r3, sl, #2147483648	; 0x80000000
 8003bb0:	930b      	str	r3, [sp, #44]	; 0x2c
 8003bb2:	f04f 32ff 	mov.w	r2, #4294967295
 8003bb6:	4640      	mov	r0, r8
 8003bb8:	4b9c      	ldr	r3, [pc, #624]	; (8003e2c <_printf_float+0x2cc>)
 8003bba:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8003bbc:	f7fc ff26 	bl	8000a0c <__aeabi_dcmpun>
 8003bc0:	bb70      	cbnz	r0, 8003c20 <_printf_float+0xc0>
 8003bc2:	f04f 32ff 	mov.w	r2, #4294967295
 8003bc6:	4640      	mov	r0, r8
 8003bc8:	4b98      	ldr	r3, [pc, #608]	; (8003e2c <_printf_float+0x2cc>)
 8003bca:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8003bcc:	f7fc ff00 	bl	80009d0 <__aeabi_dcmple>
 8003bd0:	bb30      	cbnz	r0, 8003c20 <_printf_float+0xc0>
 8003bd2:	2200      	movs	r2, #0
 8003bd4:	2300      	movs	r3, #0
 8003bd6:	4640      	mov	r0, r8
 8003bd8:	4651      	mov	r1, sl
 8003bda:	f7fc feef 	bl	80009bc <__aeabi_dcmplt>
 8003bde:	b110      	cbz	r0, 8003be6 <_printf_float+0x86>
 8003be0:	232d      	movs	r3, #45	; 0x2d
 8003be2:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8003be6:	4b92      	ldr	r3, [pc, #584]	; (8003e30 <_printf_float+0x2d0>)
 8003be8:	4892      	ldr	r0, [pc, #584]	; (8003e34 <_printf_float+0x2d4>)
 8003bea:	f1b9 0f47 	cmp.w	r9, #71	; 0x47
 8003bee:	bf94      	ite	ls
 8003bf0:	4698      	movls	r8, r3
 8003bf2:	4680      	movhi	r8, r0
 8003bf4:	2303      	movs	r3, #3
 8003bf6:	f04f 0a00 	mov.w	sl, #0
 8003bfa:	6123      	str	r3, [r4, #16]
 8003bfc:	f02b 0304 	bic.w	r3, fp, #4
 8003c00:	6023      	str	r3, [r4, #0]
 8003c02:	4633      	mov	r3, r6
 8003c04:	4621      	mov	r1, r4
 8003c06:	4628      	mov	r0, r5
 8003c08:	9700      	str	r7, [sp, #0]
 8003c0a:	aa0f      	add	r2, sp, #60	; 0x3c
 8003c0c:	f000 f9d4 	bl	8003fb8 <_printf_common>
 8003c10:	3001      	adds	r0, #1
 8003c12:	f040 8090 	bne.w	8003d36 <_printf_float+0x1d6>
 8003c16:	f04f 30ff 	mov.w	r0, #4294967295
 8003c1a:	b011      	add	sp, #68	; 0x44
 8003c1c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003c20:	4642      	mov	r2, r8
 8003c22:	4653      	mov	r3, sl
 8003c24:	4640      	mov	r0, r8
 8003c26:	4651      	mov	r1, sl
 8003c28:	f7fc fef0 	bl	8000a0c <__aeabi_dcmpun>
 8003c2c:	b148      	cbz	r0, 8003c42 <_printf_float+0xe2>
 8003c2e:	f1ba 0f00 	cmp.w	sl, #0
 8003c32:	bfb8      	it	lt
 8003c34:	232d      	movlt	r3, #45	; 0x2d
 8003c36:	4880      	ldr	r0, [pc, #512]	; (8003e38 <_printf_float+0x2d8>)
 8003c38:	bfb8      	it	lt
 8003c3a:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8003c3e:	4b7f      	ldr	r3, [pc, #508]	; (8003e3c <_printf_float+0x2dc>)
 8003c40:	e7d3      	b.n	8003bea <_printf_float+0x8a>
 8003c42:	6863      	ldr	r3, [r4, #4]
 8003c44:	f009 01df 	and.w	r1, r9, #223	; 0xdf
 8003c48:	1c5a      	adds	r2, r3, #1
 8003c4a:	d142      	bne.n	8003cd2 <_printf_float+0x172>
 8003c4c:	2306      	movs	r3, #6
 8003c4e:	6063      	str	r3, [r4, #4]
 8003c50:	2200      	movs	r2, #0
 8003c52:	9206      	str	r2, [sp, #24]
 8003c54:	aa0e      	add	r2, sp, #56	; 0x38
 8003c56:	e9cd 9204 	strd	r9, r2, [sp, #16]
 8003c5a:	aa0d      	add	r2, sp, #52	; 0x34
 8003c5c:	f44b 6380 	orr.w	r3, fp, #1024	; 0x400
 8003c60:	9203      	str	r2, [sp, #12]
 8003c62:	f10d 0233 	add.w	r2, sp, #51	; 0x33
 8003c66:	e9cd 3201 	strd	r3, r2, [sp, #4]
 8003c6a:	6023      	str	r3, [r4, #0]
 8003c6c:	6863      	ldr	r3, [r4, #4]
 8003c6e:	4642      	mov	r2, r8
 8003c70:	9300      	str	r3, [sp, #0]
 8003c72:	4628      	mov	r0, r5
 8003c74:	4653      	mov	r3, sl
 8003c76:	910b      	str	r1, [sp, #44]	; 0x2c
 8003c78:	f7ff fed4 	bl	8003a24 <__cvt>
 8003c7c:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8003c7e:	4680      	mov	r8, r0
 8003c80:	2947      	cmp	r1, #71	; 0x47
 8003c82:	990d      	ldr	r1, [sp, #52]	; 0x34
 8003c84:	d108      	bne.n	8003c98 <_printf_float+0x138>
 8003c86:	1cc8      	adds	r0, r1, #3
 8003c88:	db02      	blt.n	8003c90 <_printf_float+0x130>
 8003c8a:	6863      	ldr	r3, [r4, #4]
 8003c8c:	4299      	cmp	r1, r3
 8003c8e:	dd40      	ble.n	8003d12 <_printf_float+0x1b2>
 8003c90:	f1a9 0902 	sub.w	r9, r9, #2
 8003c94:	fa5f f989 	uxtb.w	r9, r9
 8003c98:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 8003c9c:	d81f      	bhi.n	8003cde <_printf_float+0x17e>
 8003c9e:	464a      	mov	r2, r9
 8003ca0:	3901      	subs	r1, #1
 8003ca2:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8003ca6:	910d      	str	r1, [sp, #52]	; 0x34
 8003ca8:	f7ff ff1b 	bl	8003ae2 <__exponent>
 8003cac:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8003cae:	4682      	mov	sl, r0
 8003cb0:	1813      	adds	r3, r2, r0
 8003cb2:	2a01      	cmp	r2, #1
 8003cb4:	6123      	str	r3, [r4, #16]
 8003cb6:	dc02      	bgt.n	8003cbe <_printf_float+0x15e>
 8003cb8:	6822      	ldr	r2, [r4, #0]
 8003cba:	07d2      	lsls	r2, r2, #31
 8003cbc:	d501      	bpl.n	8003cc2 <_printf_float+0x162>
 8003cbe:	3301      	adds	r3, #1
 8003cc0:	6123      	str	r3, [r4, #16]
 8003cc2:	f89d 3033 	ldrb.w	r3, [sp, #51]	; 0x33
 8003cc6:	2b00      	cmp	r3, #0
 8003cc8:	d09b      	beq.n	8003c02 <_printf_float+0xa2>
 8003cca:	232d      	movs	r3, #45	; 0x2d
 8003ccc:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8003cd0:	e797      	b.n	8003c02 <_printf_float+0xa2>
 8003cd2:	2947      	cmp	r1, #71	; 0x47
 8003cd4:	d1bc      	bne.n	8003c50 <_printf_float+0xf0>
 8003cd6:	2b00      	cmp	r3, #0
 8003cd8:	d1ba      	bne.n	8003c50 <_printf_float+0xf0>
 8003cda:	2301      	movs	r3, #1
 8003cdc:	e7b7      	b.n	8003c4e <_printf_float+0xee>
 8003cde:	f1b9 0f66 	cmp.w	r9, #102	; 0x66
 8003ce2:	d118      	bne.n	8003d16 <_printf_float+0x1b6>
 8003ce4:	2900      	cmp	r1, #0
 8003ce6:	6863      	ldr	r3, [r4, #4]
 8003ce8:	dd0b      	ble.n	8003d02 <_printf_float+0x1a2>
 8003cea:	6121      	str	r1, [r4, #16]
 8003cec:	b913      	cbnz	r3, 8003cf4 <_printf_float+0x194>
 8003cee:	6822      	ldr	r2, [r4, #0]
 8003cf0:	07d0      	lsls	r0, r2, #31
 8003cf2:	d502      	bpl.n	8003cfa <_printf_float+0x19a>
 8003cf4:	3301      	adds	r3, #1
 8003cf6:	440b      	add	r3, r1
 8003cf8:	6123      	str	r3, [r4, #16]
 8003cfa:	f04f 0a00 	mov.w	sl, #0
 8003cfe:	65a1      	str	r1, [r4, #88]	; 0x58
 8003d00:	e7df      	b.n	8003cc2 <_printf_float+0x162>
 8003d02:	b913      	cbnz	r3, 8003d0a <_printf_float+0x1aa>
 8003d04:	6822      	ldr	r2, [r4, #0]
 8003d06:	07d2      	lsls	r2, r2, #31
 8003d08:	d501      	bpl.n	8003d0e <_printf_float+0x1ae>
 8003d0a:	3302      	adds	r3, #2
 8003d0c:	e7f4      	b.n	8003cf8 <_printf_float+0x198>
 8003d0e:	2301      	movs	r3, #1
 8003d10:	e7f2      	b.n	8003cf8 <_printf_float+0x198>
 8003d12:	f04f 0967 	mov.w	r9, #103	; 0x67
 8003d16:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8003d18:	4299      	cmp	r1, r3
 8003d1a:	db05      	blt.n	8003d28 <_printf_float+0x1c8>
 8003d1c:	6823      	ldr	r3, [r4, #0]
 8003d1e:	6121      	str	r1, [r4, #16]
 8003d20:	07d8      	lsls	r0, r3, #31
 8003d22:	d5ea      	bpl.n	8003cfa <_printf_float+0x19a>
 8003d24:	1c4b      	adds	r3, r1, #1
 8003d26:	e7e7      	b.n	8003cf8 <_printf_float+0x198>
 8003d28:	2900      	cmp	r1, #0
 8003d2a:	bfcc      	ite	gt
 8003d2c:	2201      	movgt	r2, #1
 8003d2e:	f1c1 0202 	rsble	r2, r1, #2
 8003d32:	4413      	add	r3, r2
 8003d34:	e7e0      	b.n	8003cf8 <_printf_float+0x198>
 8003d36:	6823      	ldr	r3, [r4, #0]
 8003d38:	055a      	lsls	r2, r3, #21
 8003d3a:	d407      	bmi.n	8003d4c <_printf_float+0x1ec>
 8003d3c:	6923      	ldr	r3, [r4, #16]
 8003d3e:	4642      	mov	r2, r8
 8003d40:	4631      	mov	r1, r6
 8003d42:	4628      	mov	r0, r5
 8003d44:	47b8      	blx	r7
 8003d46:	3001      	adds	r0, #1
 8003d48:	d12b      	bne.n	8003da2 <_printf_float+0x242>
 8003d4a:	e764      	b.n	8003c16 <_printf_float+0xb6>
 8003d4c:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 8003d50:	f240 80dd 	bls.w	8003f0e <_printf_float+0x3ae>
 8003d54:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8003d58:	2200      	movs	r2, #0
 8003d5a:	2300      	movs	r3, #0
 8003d5c:	f7fc fe24 	bl	80009a8 <__aeabi_dcmpeq>
 8003d60:	2800      	cmp	r0, #0
 8003d62:	d033      	beq.n	8003dcc <_printf_float+0x26c>
 8003d64:	2301      	movs	r3, #1
 8003d66:	4631      	mov	r1, r6
 8003d68:	4628      	mov	r0, r5
 8003d6a:	4a35      	ldr	r2, [pc, #212]	; (8003e40 <_printf_float+0x2e0>)
 8003d6c:	47b8      	blx	r7
 8003d6e:	3001      	adds	r0, #1
 8003d70:	f43f af51 	beq.w	8003c16 <_printf_float+0xb6>
 8003d74:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8003d78:	429a      	cmp	r2, r3
 8003d7a:	db02      	blt.n	8003d82 <_printf_float+0x222>
 8003d7c:	6823      	ldr	r3, [r4, #0]
 8003d7e:	07d8      	lsls	r0, r3, #31
 8003d80:	d50f      	bpl.n	8003da2 <_printf_float+0x242>
 8003d82:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8003d86:	4631      	mov	r1, r6
 8003d88:	4628      	mov	r0, r5
 8003d8a:	47b8      	blx	r7
 8003d8c:	3001      	adds	r0, #1
 8003d8e:	f43f af42 	beq.w	8003c16 <_printf_float+0xb6>
 8003d92:	f04f 0800 	mov.w	r8, #0
 8003d96:	f104 091a 	add.w	r9, r4, #26
 8003d9a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8003d9c:	3b01      	subs	r3, #1
 8003d9e:	4543      	cmp	r3, r8
 8003da0:	dc09      	bgt.n	8003db6 <_printf_float+0x256>
 8003da2:	6823      	ldr	r3, [r4, #0]
 8003da4:	079b      	lsls	r3, r3, #30
 8003da6:	f100 8102 	bmi.w	8003fae <_printf_float+0x44e>
 8003daa:	68e0      	ldr	r0, [r4, #12]
 8003dac:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8003dae:	4298      	cmp	r0, r3
 8003db0:	bfb8      	it	lt
 8003db2:	4618      	movlt	r0, r3
 8003db4:	e731      	b.n	8003c1a <_printf_float+0xba>
 8003db6:	2301      	movs	r3, #1
 8003db8:	464a      	mov	r2, r9
 8003dba:	4631      	mov	r1, r6
 8003dbc:	4628      	mov	r0, r5
 8003dbe:	47b8      	blx	r7
 8003dc0:	3001      	adds	r0, #1
 8003dc2:	f43f af28 	beq.w	8003c16 <_printf_float+0xb6>
 8003dc6:	f108 0801 	add.w	r8, r8, #1
 8003dca:	e7e6      	b.n	8003d9a <_printf_float+0x23a>
 8003dcc:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8003dce:	2b00      	cmp	r3, #0
 8003dd0:	dc38      	bgt.n	8003e44 <_printf_float+0x2e4>
 8003dd2:	2301      	movs	r3, #1
 8003dd4:	4631      	mov	r1, r6
 8003dd6:	4628      	mov	r0, r5
 8003dd8:	4a19      	ldr	r2, [pc, #100]	; (8003e40 <_printf_float+0x2e0>)
 8003dda:	47b8      	blx	r7
 8003ddc:	3001      	adds	r0, #1
 8003dde:	f43f af1a 	beq.w	8003c16 <_printf_float+0xb6>
 8003de2:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8003de6:	4313      	orrs	r3, r2
 8003de8:	d102      	bne.n	8003df0 <_printf_float+0x290>
 8003dea:	6823      	ldr	r3, [r4, #0]
 8003dec:	07d9      	lsls	r1, r3, #31
 8003dee:	d5d8      	bpl.n	8003da2 <_printf_float+0x242>
 8003df0:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8003df4:	4631      	mov	r1, r6
 8003df6:	4628      	mov	r0, r5
 8003df8:	47b8      	blx	r7
 8003dfa:	3001      	adds	r0, #1
 8003dfc:	f43f af0b 	beq.w	8003c16 <_printf_float+0xb6>
 8003e00:	f04f 0900 	mov.w	r9, #0
 8003e04:	f104 0a1a 	add.w	sl, r4, #26
 8003e08:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8003e0a:	425b      	negs	r3, r3
 8003e0c:	454b      	cmp	r3, r9
 8003e0e:	dc01      	bgt.n	8003e14 <_printf_float+0x2b4>
 8003e10:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8003e12:	e794      	b.n	8003d3e <_printf_float+0x1de>
 8003e14:	2301      	movs	r3, #1
 8003e16:	4652      	mov	r2, sl
 8003e18:	4631      	mov	r1, r6
 8003e1a:	4628      	mov	r0, r5
 8003e1c:	47b8      	blx	r7
 8003e1e:	3001      	adds	r0, #1
 8003e20:	f43f aef9 	beq.w	8003c16 <_printf_float+0xb6>
 8003e24:	f109 0901 	add.w	r9, r9, #1
 8003e28:	e7ee      	b.n	8003e08 <_printf_float+0x2a8>
 8003e2a:	bf00      	nop
 8003e2c:	7fefffff 	.word	0x7fefffff
 8003e30:	0800684c 	.word	0x0800684c
 8003e34:	08006850 	.word	0x08006850
 8003e38:	08006858 	.word	0x08006858
 8003e3c:	08006854 	.word	0x08006854
 8003e40:	0800685c 	.word	0x0800685c
 8003e44:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8003e46:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8003e48:	429a      	cmp	r2, r3
 8003e4a:	bfa8      	it	ge
 8003e4c:	461a      	movge	r2, r3
 8003e4e:	2a00      	cmp	r2, #0
 8003e50:	4691      	mov	r9, r2
 8003e52:	dc37      	bgt.n	8003ec4 <_printf_float+0x364>
 8003e54:	f04f 0b00 	mov.w	fp, #0
 8003e58:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8003e5c:	f104 021a 	add.w	r2, r4, #26
 8003e60:	f8d4 a058 	ldr.w	sl, [r4, #88]	; 0x58
 8003e64:	ebaa 0309 	sub.w	r3, sl, r9
 8003e68:	455b      	cmp	r3, fp
 8003e6a:	dc33      	bgt.n	8003ed4 <_printf_float+0x374>
 8003e6c:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8003e70:	429a      	cmp	r2, r3
 8003e72:	db3b      	blt.n	8003eec <_printf_float+0x38c>
 8003e74:	6823      	ldr	r3, [r4, #0]
 8003e76:	07da      	lsls	r2, r3, #31
 8003e78:	d438      	bmi.n	8003eec <_printf_float+0x38c>
 8003e7a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8003e7c:	990d      	ldr	r1, [sp, #52]	; 0x34
 8003e7e:	eba3 020a 	sub.w	r2, r3, sl
 8003e82:	eba3 0901 	sub.w	r9, r3, r1
 8003e86:	4591      	cmp	r9, r2
 8003e88:	bfa8      	it	ge
 8003e8a:	4691      	movge	r9, r2
 8003e8c:	f1b9 0f00 	cmp.w	r9, #0
 8003e90:	dc34      	bgt.n	8003efc <_printf_float+0x39c>
 8003e92:	f04f 0800 	mov.w	r8, #0
 8003e96:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8003e9a:	f104 0a1a 	add.w	sl, r4, #26
 8003e9e:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8003ea2:	1a9b      	subs	r3, r3, r2
 8003ea4:	eba3 0309 	sub.w	r3, r3, r9
 8003ea8:	4543      	cmp	r3, r8
 8003eaa:	f77f af7a 	ble.w	8003da2 <_printf_float+0x242>
 8003eae:	2301      	movs	r3, #1
 8003eb0:	4652      	mov	r2, sl
 8003eb2:	4631      	mov	r1, r6
 8003eb4:	4628      	mov	r0, r5
 8003eb6:	47b8      	blx	r7
 8003eb8:	3001      	adds	r0, #1
 8003eba:	f43f aeac 	beq.w	8003c16 <_printf_float+0xb6>
 8003ebe:	f108 0801 	add.w	r8, r8, #1
 8003ec2:	e7ec      	b.n	8003e9e <_printf_float+0x33e>
 8003ec4:	4613      	mov	r3, r2
 8003ec6:	4631      	mov	r1, r6
 8003ec8:	4642      	mov	r2, r8
 8003eca:	4628      	mov	r0, r5
 8003ecc:	47b8      	blx	r7
 8003ece:	3001      	adds	r0, #1
 8003ed0:	d1c0      	bne.n	8003e54 <_printf_float+0x2f4>
 8003ed2:	e6a0      	b.n	8003c16 <_printf_float+0xb6>
 8003ed4:	2301      	movs	r3, #1
 8003ed6:	4631      	mov	r1, r6
 8003ed8:	4628      	mov	r0, r5
 8003eda:	920b      	str	r2, [sp, #44]	; 0x2c
 8003edc:	47b8      	blx	r7
 8003ede:	3001      	adds	r0, #1
 8003ee0:	f43f ae99 	beq.w	8003c16 <_printf_float+0xb6>
 8003ee4:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8003ee6:	f10b 0b01 	add.w	fp, fp, #1
 8003eea:	e7b9      	b.n	8003e60 <_printf_float+0x300>
 8003eec:	4631      	mov	r1, r6
 8003eee:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8003ef2:	4628      	mov	r0, r5
 8003ef4:	47b8      	blx	r7
 8003ef6:	3001      	adds	r0, #1
 8003ef8:	d1bf      	bne.n	8003e7a <_printf_float+0x31a>
 8003efa:	e68c      	b.n	8003c16 <_printf_float+0xb6>
 8003efc:	464b      	mov	r3, r9
 8003efe:	4631      	mov	r1, r6
 8003f00:	4628      	mov	r0, r5
 8003f02:	eb08 020a 	add.w	r2, r8, sl
 8003f06:	47b8      	blx	r7
 8003f08:	3001      	adds	r0, #1
 8003f0a:	d1c2      	bne.n	8003e92 <_printf_float+0x332>
 8003f0c:	e683      	b.n	8003c16 <_printf_float+0xb6>
 8003f0e:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8003f10:	2a01      	cmp	r2, #1
 8003f12:	dc01      	bgt.n	8003f18 <_printf_float+0x3b8>
 8003f14:	07db      	lsls	r3, r3, #31
 8003f16:	d537      	bpl.n	8003f88 <_printf_float+0x428>
 8003f18:	2301      	movs	r3, #1
 8003f1a:	4642      	mov	r2, r8
 8003f1c:	4631      	mov	r1, r6
 8003f1e:	4628      	mov	r0, r5
 8003f20:	47b8      	blx	r7
 8003f22:	3001      	adds	r0, #1
 8003f24:	f43f ae77 	beq.w	8003c16 <_printf_float+0xb6>
 8003f28:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8003f2c:	4631      	mov	r1, r6
 8003f2e:	4628      	mov	r0, r5
 8003f30:	47b8      	blx	r7
 8003f32:	3001      	adds	r0, #1
 8003f34:	f43f ae6f 	beq.w	8003c16 <_printf_float+0xb6>
 8003f38:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8003f3c:	2200      	movs	r2, #0
 8003f3e:	2300      	movs	r3, #0
 8003f40:	f7fc fd32 	bl	80009a8 <__aeabi_dcmpeq>
 8003f44:	b9d8      	cbnz	r0, 8003f7e <_printf_float+0x41e>
 8003f46:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8003f48:	f108 0201 	add.w	r2, r8, #1
 8003f4c:	3b01      	subs	r3, #1
 8003f4e:	4631      	mov	r1, r6
 8003f50:	4628      	mov	r0, r5
 8003f52:	47b8      	blx	r7
 8003f54:	3001      	adds	r0, #1
 8003f56:	d10e      	bne.n	8003f76 <_printf_float+0x416>
 8003f58:	e65d      	b.n	8003c16 <_printf_float+0xb6>
 8003f5a:	2301      	movs	r3, #1
 8003f5c:	464a      	mov	r2, r9
 8003f5e:	4631      	mov	r1, r6
 8003f60:	4628      	mov	r0, r5
 8003f62:	47b8      	blx	r7
 8003f64:	3001      	adds	r0, #1
 8003f66:	f43f ae56 	beq.w	8003c16 <_printf_float+0xb6>
 8003f6a:	f108 0801 	add.w	r8, r8, #1
 8003f6e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8003f70:	3b01      	subs	r3, #1
 8003f72:	4543      	cmp	r3, r8
 8003f74:	dcf1      	bgt.n	8003f5a <_printf_float+0x3fa>
 8003f76:	4653      	mov	r3, sl
 8003f78:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8003f7c:	e6e0      	b.n	8003d40 <_printf_float+0x1e0>
 8003f7e:	f04f 0800 	mov.w	r8, #0
 8003f82:	f104 091a 	add.w	r9, r4, #26
 8003f86:	e7f2      	b.n	8003f6e <_printf_float+0x40e>
 8003f88:	2301      	movs	r3, #1
 8003f8a:	4642      	mov	r2, r8
 8003f8c:	e7df      	b.n	8003f4e <_printf_float+0x3ee>
 8003f8e:	2301      	movs	r3, #1
 8003f90:	464a      	mov	r2, r9
 8003f92:	4631      	mov	r1, r6
 8003f94:	4628      	mov	r0, r5
 8003f96:	47b8      	blx	r7
 8003f98:	3001      	adds	r0, #1
 8003f9a:	f43f ae3c 	beq.w	8003c16 <_printf_float+0xb6>
 8003f9e:	f108 0801 	add.w	r8, r8, #1
 8003fa2:	68e3      	ldr	r3, [r4, #12]
 8003fa4:	990f      	ldr	r1, [sp, #60]	; 0x3c
 8003fa6:	1a5b      	subs	r3, r3, r1
 8003fa8:	4543      	cmp	r3, r8
 8003faa:	dcf0      	bgt.n	8003f8e <_printf_float+0x42e>
 8003fac:	e6fd      	b.n	8003daa <_printf_float+0x24a>
 8003fae:	f04f 0800 	mov.w	r8, #0
 8003fb2:	f104 0919 	add.w	r9, r4, #25
 8003fb6:	e7f4      	b.n	8003fa2 <_printf_float+0x442>

08003fb8 <_printf_common>:
 8003fb8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003fbc:	4616      	mov	r6, r2
 8003fbe:	4699      	mov	r9, r3
 8003fc0:	688a      	ldr	r2, [r1, #8]
 8003fc2:	690b      	ldr	r3, [r1, #16]
 8003fc4:	4607      	mov	r7, r0
 8003fc6:	4293      	cmp	r3, r2
 8003fc8:	bfb8      	it	lt
 8003fca:	4613      	movlt	r3, r2
 8003fcc:	6033      	str	r3, [r6, #0]
 8003fce:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8003fd2:	460c      	mov	r4, r1
 8003fd4:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8003fd8:	b10a      	cbz	r2, 8003fde <_printf_common+0x26>
 8003fda:	3301      	adds	r3, #1
 8003fdc:	6033      	str	r3, [r6, #0]
 8003fde:	6823      	ldr	r3, [r4, #0]
 8003fe0:	0699      	lsls	r1, r3, #26
 8003fe2:	bf42      	ittt	mi
 8003fe4:	6833      	ldrmi	r3, [r6, #0]
 8003fe6:	3302      	addmi	r3, #2
 8003fe8:	6033      	strmi	r3, [r6, #0]
 8003fea:	6825      	ldr	r5, [r4, #0]
 8003fec:	f015 0506 	ands.w	r5, r5, #6
 8003ff0:	d106      	bne.n	8004000 <_printf_common+0x48>
 8003ff2:	f104 0a19 	add.w	sl, r4, #25
 8003ff6:	68e3      	ldr	r3, [r4, #12]
 8003ff8:	6832      	ldr	r2, [r6, #0]
 8003ffa:	1a9b      	subs	r3, r3, r2
 8003ffc:	42ab      	cmp	r3, r5
 8003ffe:	dc28      	bgt.n	8004052 <_printf_common+0x9a>
 8004000:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8004004:	1e13      	subs	r3, r2, #0
 8004006:	6822      	ldr	r2, [r4, #0]
 8004008:	bf18      	it	ne
 800400a:	2301      	movne	r3, #1
 800400c:	0692      	lsls	r2, r2, #26
 800400e:	d42d      	bmi.n	800406c <_printf_common+0xb4>
 8004010:	4649      	mov	r1, r9
 8004012:	4638      	mov	r0, r7
 8004014:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8004018:	47c0      	blx	r8
 800401a:	3001      	adds	r0, #1
 800401c:	d020      	beq.n	8004060 <_printf_common+0xa8>
 800401e:	6823      	ldr	r3, [r4, #0]
 8004020:	68e5      	ldr	r5, [r4, #12]
 8004022:	f003 0306 	and.w	r3, r3, #6
 8004026:	2b04      	cmp	r3, #4
 8004028:	bf18      	it	ne
 800402a:	2500      	movne	r5, #0
 800402c:	6832      	ldr	r2, [r6, #0]
 800402e:	f04f 0600 	mov.w	r6, #0
 8004032:	68a3      	ldr	r3, [r4, #8]
 8004034:	bf08      	it	eq
 8004036:	1aad      	subeq	r5, r5, r2
 8004038:	6922      	ldr	r2, [r4, #16]
 800403a:	bf08      	it	eq
 800403c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8004040:	4293      	cmp	r3, r2
 8004042:	bfc4      	itt	gt
 8004044:	1a9b      	subgt	r3, r3, r2
 8004046:	18ed      	addgt	r5, r5, r3
 8004048:	341a      	adds	r4, #26
 800404a:	42b5      	cmp	r5, r6
 800404c:	d11a      	bne.n	8004084 <_printf_common+0xcc>
 800404e:	2000      	movs	r0, #0
 8004050:	e008      	b.n	8004064 <_printf_common+0xac>
 8004052:	2301      	movs	r3, #1
 8004054:	4652      	mov	r2, sl
 8004056:	4649      	mov	r1, r9
 8004058:	4638      	mov	r0, r7
 800405a:	47c0      	blx	r8
 800405c:	3001      	adds	r0, #1
 800405e:	d103      	bne.n	8004068 <_printf_common+0xb0>
 8004060:	f04f 30ff 	mov.w	r0, #4294967295
 8004064:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004068:	3501      	adds	r5, #1
 800406a:	e7c4      	b.n	8003ff6 <_printf_common+0x3e>
 800406c:	2030      	movs	r0, #48	; 0x30
 800406e:	18e1      	adds	r1, r4, r3
 8004070:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8004074:	1c5a      	adds	r2, r3, #1
 8004076:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800407a:	4422      	add	r2, r4
 800407c:	3302      	adds	r3, #2
 800407e:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8004082:	e7c5      	b.n	8004010 <_printf_common+0x58>
 8004084:	2301      	movs	r3, #1
 8004086:	4622      	mov	r2, r4
 8004088:	4649      	mov	r1, r9
 800408a:	4638      	mov	r0, r7
 800408c:	47c0      	blx	r8
 800408e:	3001      	adds	r0, #1
 8004090:	d0e6      	beq.n	8004060 <_printf_common+0xa8>
 8004092:	3601      	adds	r6, #1
 8004094:	e7d9      	b.n	800404a <_printf_common+0x92>
	...

08004098 <_printf_i>:
 8004098:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800409c:	7e0f      	ldrb	r7, [r1, #24]
 800409e:	4691      	mov	r9, r2
 80040a0:	2f78      	cmp	r7, #120	; 0x78
 80040a2:	4680      	mov	r8, r0
 80040a4:	460c      	mov	r4, r1
 80040a6:	469a      	mov	sl, r3
 80040a8:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 80040aa:	f101 0243 	add.w	r2, r1, #67	; 0x43
 80040ae:	d807      	bhi.n	80040c0 <_printf_i+0x28>
 80040b0:	2f62      	cmp	r7, #98	; 0x62
 80040b2:	d80a      	bhi.n	80040ca <_printf_i+0x32>
 80040b4:	2f00      	cmp	r7, #0
 80040b6:	f000 80d9 	beq.w	800426c <_printf_i+0x1d4>
 80040ba:	2f58      	cmp	r7, #88	; 0x58
 80040bc:	f000 80a4 	beq.w	8004208 <_printf_i+0x170>
 80040c0:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80040c4:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 80040c8:	e03a      	b.n	8004140 <_printf_i+0xa8>
 80040ca:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 80040ce:	2b15      	cmp	r3, #21
 80040d0:	d8f6      	bhi.n	80040c0 <_printf_i+0x28>
 80040d2:	a101      	add	r1, pc, #4	; (adr r1, 80040d8 <_printf_i+0x40>)
 80040d4:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80040d8:	08004131 	.word	0x08004131
 80040dc:	08004145 	.word	0x08004145
 80040e0:	080040c1 	.word	0x080040c1
 80040e4:	080040c1 	.word	0x080040c1
 80040e8:	080040c1 	.word	0x080040c1
 80040ec:	080040c1 	.word	0x080040c1
 80040f0:	08004145 	.word	0x08004145
 80040f4:	080040c1 	.word	0x080040c1
 80040f8:	080040c1 	.word	0x080040c1
 80040fc:	080040c1 	.word	0x080040c1
 8004100:	080040c1 	.word	0x080040c1
 8004104:	08004253 	.word	0x08004253
 8004108:	08004175 	.word	0x08004175
 800410c:	08004235 	.word	0x08004235
 8004110:	080040c1 	.word	0x080040c1
 8004114:	080040c1 	.word	0x080040c1
 8004118:	08004275 	.word	0x08004275
 800411c:	080040c1 	.word	0x080040c1
 8004120:	08004175 	.word	0x08004175
 8004124:	080040c1 	.word	0x080040c1
 8004128:	080040c1 	.word	0x080040c1
 800412c:	0800423d 	.word	0x0800423d
 8004130:	682b      	ldr	r3, [r5, #0]
 8004132:	1d1a      	adds	r2, r3, #4
 8004134:	681b      	ldr	r3, [r3, #0]
 8004136:	602a      	str	r2, [r5, #0]
 8004138:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800413c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8004140:	2301      	movs	r3, #1
 8004142:	e0a4      	b.n	800428e <_printf_i+0x1f6>
 8004144:	6820      	ldr	r0, [r4, #0]
 8004146:	6829      	ldr	r1, [r5, #0]
 8004148:	0606      	lsls	r6, r0, #24
 800414a:	f101 0304 	add.w	r3, r1, #4
 800414e:	d50a      	bpl.n	8004166 <_printf_i+0xce>
 8004150:	680e      	ldr	r6, [r1, #0]
 8004152:	602b      	str	r3, [r5, #0]
 8004154:	2e00      	cmp	r6, #0
 8004156:	da03      	bge.n	8004160 <_printf_i+0xc8>
 8004158:	232d      	movs	r3, #45	; 0x2d
 800415a:	4276      	negs	r6, r6
 800415c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004160:	230a      	movs	r3, #10
 8004162:	485e      	ldr	r0, [pc, #376]	; (80042dc <_printf_i+0x244>)
 8004164:	e019      	b.n	800419a <_printf_i+0x102>
 8004166:	680e      	ldr	r6, [r1, #0]
 8004168:	f010 0f40 	tst.w	r0, #64	; 0x40
 800416c:	602b      	str	r3, [r5, #0]
 800416e:	bf18      	it	ne
 8004170:	b236      	sxthne	r6, r6
 8004172:	e7ef      	b.n	8004154 <_printf_i+0xbc>
 8004174:	682b      	ldr	r3, [r5, #0]
 8004176:	6820      	ldr	r0, [r4, #0]
 8004178:	1d19      	adds	r1, r3, #4
 800417a:	6029      	str	r1, [r5, #0]
 800417c:	0601      	lsls	r1, r0, #24
 800417e:	d501      	bpl.n	8004184 <_printf_i+0xec>
 8004180:	681e      	ldr	r6, [r3, #0]
 8004182:	e002      	b.n	800418a <_printf_i+0xf2>
 8004184:	0646      	lsls	r6, r0, #25
 8004186:	d5fb      	bpl.n	8004180 <_printf_i+0xe8>
 8004188:	881e      	ldrh	r6, [r3, #0]
 800418a:	2f6f      	cmp	r7, #111	; 0x6f
 800418c:	bf0c      	ite	eq
 800418e:	2308      	moveq	r3, #8
 8004190:	230a      	movne	r3, #10
 8004192:	4852      	ldr	r0, [pc, #328]	; (80042dc <_printf_i+0x244>)
 8004194:	2100      	movs	r1, #0
 8004196:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800419a:	6865      	ldr	r5, [r4, #4]
 800419c:	2d00      	cmp	r5, #0
 800419e:	bfa8      	it	ge
 80041a0:	6821      	ldrge	r1, [r4, #0]
 80041a2:	60a5      	str	r5, [r4, #8]
 80041a4:	bfa4      	itt	ge
 80041a6:	f021 0104 	bicge.w	r1, r1, #4
 80041aa:	6021      	strge	r1, [r4, #0]
 80041ac:	b90e      	cbnz	r6, 80041b2 <_printf_i+0x11a>
 80041ae:	2d00      	cmp	r5, #0
 80041b0:	d04d      	beq.n	800424e <_printf_i+0x1b6>
 80041b2:	4615      	mov	r5, r2
 80041b4:	fbb6 f1f3 	udiv	r1, r6, r3
 80041b8:	fb03 6711 	mls	r7, r3, r1, r6
 80041bc:	5dc7      	ldrb	r7, [r0, r7]
 80041be:	f805 7d01 	strb.w	r7, [r5, #-1]!
 80041c2:	4637      	mov	r7, r6
 80041c4:	42bb      	cmp	r3, r7
 80041c6:	460e      	mov	r6, r1
 80041c8:	d9f4      	bls.n	80041b4 <_printf_i+0x11c>
 80041ca:	2b08      	cmp	r3, #8
 80041cc:	d10b      	bne.n	80041e6 <_printf_i+0x14e>
 80041ce:	6823      	ldr	r3, [r4, #0]
 80041d0:	07de      	lsls	r6, r3, #31
 80041d2:	d508      	bpl.n	80041e6 <_printf_i+0x14e>
 80041d4:	6923      	ldr	r3, [r4, #16]
 80041d6:	6861      	ldr	r1, [r4, #4]
 80041d8:	4299      	cmp	r1, r3
 80041da:	bfde      	ittt	le
 80041dc:	2330      	movle	r3, #48	; 0x30
 80041de:	f805 3c01 	strble.w	r3, [r5, #-1]
 80041e2:	f105 35ff 	addle.w	r5, r5, #4294967295
 80041e6:	1b52      	subs	r2, r2, r5
 80041e8:	6122      	str	r2, [r4, #16]
 80041ea:	464b      	mov	r3, r9
 80041ec:	4621      	mov	r1, r4
 80041ee:	4640      	mov	r0, r8
 80041f0:	f8cd a000 	str.w	sl, [sp]
 80041f4:	aa03      	add	r2, sp, #12
 80041f6:	f7ff fedf 	bl	8003fb8 <_printf_common>
 80041fa:	3001      	adds	r0, #1
 80041fc:	d14c      	bne.n	8004298 <_printf_i+0x200>
 80041fe:	f04f 30ff 	mov.w	r0, #4294967295
 8004202:	b004      	add	sp, #16
 8004204:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004208:	4834      	ldr	r0, [pc, #208]	; (80042dc <_printf_i+0x244>)
 800420a:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 800420e:	6829      	ldr	r1, [r5, #0]
 8004210:	6823      	ldr	r3, [r4, #0]
 8004212:	f851 6b04 	ldr.w	r6, [r1], #4
 8004216:	6029      	str	r1, [r5, #0]
 8004218:	061d      	lsls	r5, r3, #24
 800421a:	d514      	bpl.n	8004246 <_printf_i+0x1ae>
 800421c:	07df      	lsls	r7, r3, #31
 800421e:	bf44      	itt	mi
 8004220:	f043 0320 	orrmi.w	r3, r3, #32
 8004224:	6023      	strmi	r3, [r4, #0]
 8004226:	b91e      	cbnz	r6, 8004230 <_printf_i+0x198>
 8004228:	6823      	ldr	r3, [r4, #0]
 800422a:	f023 0320 	bic.w	r3, r3, #32
 800422e:	6023      	str	r3, [r4, #0]
 8004230:	2310      	movs	r3, #16
 8004232:	e7af      	b.n	8004194 <_printf_i+0xfc>
 8004234:	6823      	ldr	r3, [r4, #0]
 8004236:	f043 0320 	orr.w	r3, r3, #32
 800423a:	6023      	str	r3, [r4, #0]
 800423c:	2378      	movs	r3, #120	; 0x78
 800423e:	4828      	ldr	r0, [pc, #160]	; (80042e0 <_printf_i+0x248>)
 8004240:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8004244:	e7e3      	b.n	800420e <_printf_i+0x176>
 8004246:	0659      	lsls	r1, r3, #25
 8004248:	bf48      	it	mi
 800424a:	b2b6      	uxthmi	r6, r6
 800424c:	e7e6      	b.n	800421c <_printf_i+0x184>
 800424e:	4615      	mov	r5, r2
 8004250:	e7bb      	b.n	80041ca <_printf_i+0x132>
 8004252:	682b      	ldr	r3, [r5, #0]
 8004254:	6826      	ldr	r6, [r4, #0]
 8004256:	1d18      	adds	r0, r3, #4
 8004258:	6961      	ldr	r1, [r4, #20]
 800425a:	6028      	str	r0, [r5, #0]
 800425c:	0635      	lsls	r5, r6, #24
 800425e:	681b      	ldr	r3, [r3, #0]
 8004260:	d501      	bpl.n	8004266 <_printf_i+0x1ce>
 8004262:	6019      	str	r1, [r3, #0]
 8004264:	e002      	b.n	800426c <_printf_i+0x1d4>
 8004266:	0670      	lsls	r0, r6, #25
 8004268:	d5fb      	bpl.n	8004262 <_printf_i+0x1ca>
 800426a:	8019      	strh	r1, [r3, #0]
 800426c:	2300      	movs	r3, #0
 800426e:	4615      	mov	r5, r2
 8004270:	6123      	str	r3, [r4, #16]
 8004272:	e7ba      	b.n	80041ea <_printf_i+0x152>
 8004274:	682b      	ldr	r3, [r5, #0]
 8004276:	2100      	movs	r1, #0
 8004278:	1d1a      	adds	r2, r3, #4
 800427a:	602a      	str	r2, [r5, #0]
 800427c:	681d      	ldr	r5, [r3, #0]
 800427e:	6862      	ldr	r2, [r4, #4]
 8004280:	4628      	mov	r0, r5
 8004282:	f000 fed7 	bl	8005034 <memchr>
 8004286:	b108      	cbz	r0, 800428c <_printf_i+0x1f4>
 8004288:	1b40      	subs	r0, r0, r5
 800428a:	6060      	str	r0, [r4, #4]
 800428c:	6863      	ldr	r3, [r4, #4]
 800428e:	6123      	str	r3, [r4, #16]
 8004290:	2300      	movs	r3, #0
 8004292:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004296:	e7a8      	b.n	80041ea <_printf_i+0x152>
 8004298:	462a      	mov	r2, r5
 800429a:	4649      	mov	r1, r9
 800429c:	4640      	mov	r0, r8
 800429e:	6923      	ldr	r3, [r4, #16]
 80042a0:	47d0      	blx	sl
 80042a2:	3001      	adds	r0, #1
 80042a4:	d0ab      	beq.n	80041fe <_printf_i+0x166>
 80042a6:	6823      	ldr	r3, [r4, #0]
 80042a8:	079b      	lsls	r3, r3, #30
 80042aa:	d413      	bmi.n	80042d4 <_printf_i+0x23c>
 80042ac:	68e0      	ldr	r0, [r4, #12]
 80042ae:	9b03      	ldr	r3, [sp, #12]
 80042b0:	4298      	cmp	r0, r3
 80042b2:	bfb8      	it	lt
 80042b4:	4618      	movlt	r0, r3
 80042b6:	e7a4      	b.n	8004202 <_printf_i+0x16a>
 80042b8:	2301      	movs	r3, #1
 80042ba:	4632      	mov	r2, r6
 80042bc:	4649      	mov	r1, r9
 80042be:	4640      	mov	r0, r8
 80042c0:	47d0      	blx	sl
 80042c2:	3001      	adds	r0, #1
 80042c4:	d09b      	beq.n	80041fe <_printf_i+0x166>
 80042c6:	3501      	adds	r5, #1
 80042c8:	68e3      	ldr	r3, [r4, #12]
 80042ca:	9903      	ldr	r1, [sp, #12]
 80042cc:	1a5b      	subs	r3, r3, r1
 80042ce:	42ab      	cmp	r3, r5
 80042d0:	dcf2      	bgt.n	80042b8 <_printf_i+0x220>
 80042d2:	e7eb      	b.n	80042ac <_printf_i+0x214>
 80042d4:	2500      	movs	r5, #0
 80042d6:	f104 0619 	add.w	r6, r4, #25
 80042da:	e7f5      	b.n	80042c8 <_printf_i+0x230>
 80042dc:	0800685e 	.word	0x0800685e
 80042e0:	0800686f 	.word	0x0800686f

080042e4 <siprintf>:
 80042e4:	b40e      	push	{r1, r2, r3}
 80042e6:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 80042ea:	b500      	push	{lr}
 80042ec:	b09c      	sub	sp, #112	; 0x70
 80042ee:	ab1d      	add	r3, sp, #116	; 0x74
 80042f0:	9002      	str	r0, [sp, #8]
 80042f2:	9006      	str	r0, [sp, #24]
 80042f4:	9107      	str	r1, [sp, #28]
 80042f6:	9104      	str	r1, [sp, #16]
 80042f8:	4808      	ldr	r0, [pc, #32]	; (800431c <siprintf+0x38>)
 80042fa:	4909      	ldr	r1, [pc, #36]	; (8004320 <siprintf+0x3c>)
 80042fc:	f853 2b04 	ldr.w	r2, [r3], #4
 8004300:	9105      	str	r1, [sp, #20]
 8004302:	6800      	ldr	r0, [r0, #0]
 8004304:	a902      	add	r1, sp, #8
 8004306:	9301      	str	r3, [sp, #4]
 8004308:	f001 fb7e 	bl	8005a08 <_svfiprintf_r>
 800430c:	2200      	movs	r2, #0
 800430e:	9b02      	ldr	r3, [sp, #8]
 8004310:	701a      	strb	r2, [r3, #0]
 8004312:	b01c      	add	sp, #112	; 0x70
 8004314:	f85d eb04 	ldr.w	lr, [sp], #4
 8004318:	b003      	add	sp, #12
 800431a:	4770      	bx	lr
 800431c:	2000000c 	.word	0x2000000c
 8004320:	ffff0208 	.word	0xffff0208

08004324 <quorem>:
 8004324:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004328:	6903      	ldr	r3, [r0, #16]
 800432a:	690c      	ldr	r4, [r1, #16]
 800432c:	4607      	mov	r7, r0
 800432e:	42a3      	cmp	r3, r4
 8004330:	f2c0 8082 	blt.w	8004438 <quorem+0x114>
 8004334:	3c01      	subs	r4, #1
 8004336:	f100 0514 	add.w	r5, r0, #20
 800433a:	f101 0814 	add.w	r8, r1, #20
 800433e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8004342:	9301      	str	r3, [sp, #4]
 8004344:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8004348:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800434c:	3301      	adds	r3, #1
 800434e:	429a      	cmp	r2, r3
 8004350:	fbb2 f6f3 	udiv	r6, r2, r3
 8004354:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8004358:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800435c:	d331      	bcc.n	80043c2 <quorem+0x9e>
 800435e:	f04f 0e00 	mov.w	lr, #0
 8004362:	4640      	mov	r0, r8
 8004364:	46ac      	mov	ip, r5
 8004366:	46f2      	mov	sl, lr
 8004368:	f850 2b04 	ldr.w	r2, [r0], #4
 800436c:	b293      	uxth	r3, r2
 800436e:	fb06 e303 	mla	r3, r6, r3, lr
 8004372:	0c12      	lsrs	r2, r2, #16
 8004374:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 8004378:	b29b      	uxth	r3, r3
 800437a:	fb06 e202 	mla	r2, r6, r2, lr
 800437e:	ebaa 0303 	sub.w	r3, sl, r3
 8004382:	f8dc a000 	ldr.w	sl, [ip]
 8004386:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800438a:	fa1f fa8a 	uxth.w	sl, sl
 800438e:	4453      	add	r3, sl
 8004390:	f8dc a000 	ldr.w	sl, [ip]
 8004394:	b292      	uxth	r2, r2
 8004396:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 800439a:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800439e:	b29b      	uxth	r3, r3
 80043a0:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80043a4:	4581      	cmp	r9, r0
 80043a6:	ea4f 4a22 	mov.w	sl, r2, asr #16
 80043aa:	f84c 3b04 	str.w	r3, [ip], #4
 80043ae:	d2db      	bcs.n	8004368 <quorem+0x44>
 80043b0:	f855 300b 	ldr.w	r3, [r5, fp]
 80043b4:	b92b      	cbnz	r3, 80043c2 <quorem+0x9e>
 80043b6:	9b01      	ldr	r3, [sp, #4]
 80043b8:	3b04      	subs	r3, #4
 80043ba:	429d      	cmp	r5, r3
 80043bc:	461a      	mov	r2, r3
 80043be:	d32f      	bcc.n	8004420 <quorem+0xfc>
 80043c0:	613c      	str	r4, [r7, #16]
 80043c2:	4638      	mov	r0, r7
 80043c4:	f001 f8d0 	bl	8005568 <__mcmp>
 80043c8:	2800      	cmp	r0, #0
 80043ca:	db25      	blt.n	8004418 <quorem+0xf4>
 80043cc:	4628      	mov	r0, r5
 80043ce:	f04f 0c00 	mov.w	ip, #0
 80043d2:	3601      	adds	r6, #1
 80043d4:	f858 1b04 	ldr.w	r1, [r8], #4
 80043d8:	f8d0 e000 	ldr.w	lr, [r0]
 80043dc:	b28b      	uxth	r3, r1
 80043de:	ebac 0303 	sub.w	r3, ip, r3
 80043e2:	fa1f f28e 	uxth.w	r2, lr
 80043e6:	4413      	add	r3, r2
 80043e8:	0c0a      	lsrs	r2, r1, #16
 80043ea:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 80043ee:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80043f2:	b29b      	uxth	r3, r3
 80043f4:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80043f8:	45c1      	cmp	r9, r8
 80043fa:	ea4f 4c22 	mov.w	ip, r2, asr #16
 80043fe:	f840 3b04 	str.w	r3, [r0], #4
 8004402:	d2e7      	bcs.n	80043d4 <quorem+0xb0>
 8004404:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8004408:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800440c:	b922      	cbnz	r2, 8004418 <quorem+0xf4>
 800440e:	3b04      	subs	r3, #4
 8004410:	429d      	cmp	r5, r3
 8004412:	461a      	mov	r2, r3
 8004414:	d30a      	bcc.n	800442c <quorem+0x108>
 8004416:	613c      	str	r4, [r7, #16]
 8004418:	4630      	mov	r0, r6
 800441a:	b003      	add	sp, #12
 800441c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004420:	6812      	ldr	r2, [r2, #0]
 8004422:	3b04      	subs	r3, #4
 8004424:	2a00      	cmp	r2, #0
 8004426:	d1cb      	bne.n	80043c0 <quorem+0x9c>
 8004428:	3c01      	subs	r4, #1
 800442a:	e7c6      	b.n	80043ba <quorem+0x96>
 800442c:	6812      	ldr	r2, [r2, #0]
 800442e:	3b04      	subs	r3, #4
 8004430:	2a00      	cmp	r2, #0
 8004432:	d1f0      	bne.n	8004416 <quorem+0xf2>
 8004434:	3c01      	subs	r4, #1
 8004436:	e7eb      	b.n	8004410 <quorem+0xec>
 8004438:	2000      	movs	r0, #0
 800443a:	e7ee      	b.n	800441a <quorem+0xf6>
 800443c:	0000      	movs	r0, r0
	...

08004440 <_dtoa_r>:
 8004440:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004444:	4616      	mov	r6, r2
 8004446:	461f      	mov	r7, r3
 8004448:	6a44      	ldr	r4, [r0, #36]	; 0x24
 800444a:	b099      	sub	sp, #100	; 0x64
 800444c:	4605      	mov	r5, r0
 800444e:	e9cd 6704 	strd	r6, r7, [sp, #16]
 8004452:	f8dd 8094 	ldr.w	r8, [sp, #148]	; 0x94
 8004456:	b974      	cbnz	r4, 8004476 <_dtoa_r+0x36>
 8004458:	2010      	movs	r0, #16
 800445a:	f000 fde3 	bl	8005024 <malloc>
 800445e:	4602      	mov	r2, r0
 8004460:	6268      	str	r0, [r5, #36]	; 0x24
 8004462:	b920      	cbnz	r0, 800446e <_dtoa_r+0x2e>
 8004464:	21ea      	movs	r1, #234	; 0xea
 8004466:	4ba8      	ldr	r3, [pc, #672]	; (8004708 <_dtoa_r+0x2c8>)
 8004468:	48a8      	ldr	r0, [pc, #672]	; (800470c <_dtoa_r+0x2cc>)
 800446a:	f001 fbdd 	bl	8005c28 <__assert_func>
 800446e:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8004472:	6004      	str	r4, [r0, #0]
 8004474:	60c4      	str	r4, [r0, #12]
 8004476:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8004478:	6819      	ldr	r1, [r3, #0]
 800447a:	b151      	cbz	r1, 8004492 <_dtoa_r+0x52>
 800447c:	685a      	ldr	r2, [r3, #4]
 800447e:	2301      	movs	r3, #1
 8004480:	4093      	lsls	r3, r2
 8004482:	604a      	str	r2, [r1, #4]
 8004484:	608b      	str	r3, [r1, #8]
 8004486:	4628      	mov	r0, r5
 8004488:	f000 fe30 	bl	80050ec <_Bfree>
 800448c:	2200      	movs	r2, #0
 800448e:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8004490:	601a      	str	r2, [r3, #0]
 8004492:	1e3b      	subs	r3, r7, #0
 8004494:	bfaf      	iteee	ge
 8004496:	2300      	movge	r3, #0
 8004498:	2201      	movlt	r2, #1
 800449a:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 800449e:	9305      	strlt	r3, [sp, #20]
 80044a0:	bfa8      	it	ge
 80044a2:	f8c8 3000 	strge.w	r3, [r8]
 80044a6:	f8dd 9014 	ldr.w	r9, [sp, #20]
 80044aa:	4b99      	ldr	r3, [pc, #612]	; (8004710 <_dtoa_r+0x2d0>)
 80044ac:	bfb8      	it	lt
 80044ae:	f8c8 2000 	strlt.w	r2, [r8]
 80044b2:	ea33 0309 	bics.w	r3, r3, r9
 80044b6:	d119      	bne.n	80044ec <_dtoa_r+0xac>
 80044b8:	f242 730f 	movw	r3, #9999	; 0x270f
 80044bc:	9a24      	ldr	r2, [sp, #144]	; 0x90
 80044be:	6013      	str	r3, [r2, #0]
 80044c0:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80044c4:	4333      	orrs	r3, r6
 80044c6:	f000 857f 	beq.w	8004fc8 <_dtoa_r+0xb88>
 80044ca:	9b26      	ldr	r3, [sp, #152]	; 0x98
 80044cc:	b953      	cbnz	r3, 80044e4 <_dtoa_r+0xa4>
 80044ce:	4b91      	ldr	r3, [pc, #580]	; (8004714 <_dtoa_r+0x2d4>)
 80044d0:	e022      	b.n	8004518 <_dtoa_r+0xd8>
 80044d2:	4b91      	ldr	r3, [pc, #580]	; (8004718 <_dtoa_r+0x2d8>)
 80044d4:	9303      	str	r3, [sp, #12]
 80044d6:	3308      	adds	r3, #8
 80044d8:	9a26      	ldr	r2, [sp, #152]	; 0x98
 80044da:	6013      	str	r3, [r2, #0]
 80044dc:	9803      	ldr	r0, [sp, #12]
 80044de:	b019      	add	sp, #100	; 0x64
 80044e0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80044e4:	4b8b      	ldr	r3, [pc, #556]	; (8004714 <_dtoa_r+0x2d4>)
 80044e6:	9303      	str	r3, [sp, #12]
 80044e8:	3303      	adds	r3, #3
 80044ea:	e7f5      	b.n	80044d8 <_dtoa_r+0x98>
 80044ec:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 80044f0:	e9cd 340c 	strd	r3, r4, [sp, #48]	; 0x30
 80044f4:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 80044f8:	2200      	movs	r2, #0
 80044fa:	2300      	movs	r3, #0
 80044fc:	f7fc fa54 	bl	80009a8 <__aeabi_dcmpeq>
 8004500:	4680      	mov	r8, r0
 8004502:	b158      	cbz	r0, 800451c <_dtoa_r+0xdc>
 8004504:	2301      	movs	r3, #1
 8004506:	9a24      	ldr	r2, [sp, #144]	; 0x90
 8004508:	6013      	str	r3, [r2, #0]
 800450a:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800450c:	2b00      	cmp	r3, #0
 800450e:	f000 8558 	beq.w	8004fc2 <_dtoa_r+0xb82>
 8004512:	4882      	ldr	r0, [pc, #520]	; (800471c <_dtoa_r+0x2dc>)
 8004514:	6018      	str	r0, [r3, #0]
 8004516:	1e43      	subs	r3, r0, #1
 8004518:	9303      	str	r3, [sp, #12]
 800451a:	e7df      	b.n	80044dc <_dtoa_r+0x9c>
 800451c:	ab16      	add	r3, sp, #88	; 0x58
 800451e:	9301      	str	r3, [sp, #4]
 8004520:	ab17      	add	r3, sp, #92	; 0x5c
 8004522:	9300      	str	r3, [sp, #0]
 8004524:	4628      	mov	r0, r5
 8004526:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 800452a:	f001 f8c5 	bl	80056b8 <__d2b>
 800452e:	f3c9 540a 	ubfx	r4, r9, #20, #11
 8004532:	4683      	mov	fp, r0
 8004534:	2c00      	cmp	r4, #0
 8004536:	d07f      	beq.n	8004638 <_dtoa_r+0x1f8>
 8004538:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800453c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800453e:	f2a4 34ff 	subw	r4, r4, #1023	; 0x3ff
 8004542:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8004546:	f043 517f 	orr.w	r1, r3, #1069547520	; 0x3fc00000
 800454a:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
 800454e:	f8cd 804c 	str.w	r8, [sp, #76]	; 0x4c
 8004552:	2200      	movs	r2, #0
 8004554:	4b72      	ldr	r3, [pc, #456]	; (8004720 <_dtoa_r+0x2e0>)
 8004556:	f7fb fe07 	bl	8000168 <__aeabi_dsub>
 800455a:	a365      	add	r3, pc, #404	; (adr r3, 80046f0 <_dtoa_r+0x2b0>)
 800455c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004560:	f7fb ffba 	bl	80004d8 <__aeabi_dmul>
 8004564:	a364      	add	r3, pc, #400	; (adr r3, 80046f8 <_dtoa_r+0x2b8>)
 8004566:	e9d3 2300 	ldrd	r2, r3, [r3]
 800456a:	f7fb fdff 	bl	800016c <__adddf3>
 800456e:	4606      	mov	r6, r0
 8004570:	4620      	mov	r0, r4
 8004572:	460f      	mov	r7, r1
 8004574:	f7fb ff46 	bl	8000404 <__aeabi_i2d>
 8004578:	a361      	add	r3, pc, #388	; (adr r3, 8004700 <_dtoa_r+0x2c0>)
 800457a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800457e:	f7fb ffab 	bl	80004d8 <__aeabi_dmul>
 8004582:	4602      	mov	r2, r0
 8004584:	460b      	mov	r3, r1
 8004586:	4630      	mov	r0, r6
 8004588:	4639      	mov	r1, r7
 800458a:	f7fb fdef 	bl	800016c <__adddf3>
 800458e:	4606      	mov	r6, r0
 8004590:	460f      	mov	r7, r1
 8004592:	f7fc fa51 	bl	8000a38 <__aeabi_d2iz>
 8004596:	2200      	movs	r2, #0
 8004598:	4682      	mov	sl, r0
 800459a:	2300      	movs	r3, #0
 800459c:	4630      	mov	r0, r6
 800459e:	4639      	mov	r1, r7
 80045a0:	f7fc fa0c 	bl	80009bc <__aeabi_dcmplt>
 80045a4:	b148      	cbz	r0, 80045ba <_dtoa_r+0x17a>
 80045a6:	4650      	mov	r0, sl
 80045a8:	f7fb ff2c 	bl	8000404 <__aeabi_i2d>
 80045ac:	4632      	mov	r2, r6
 80045ae:	463b      	mov	r3, r7
 80045b0:	f7fc f9fa 	bl	80009a8 <__aeabi_dcmpeq>
 80045b4:	b908      	cbnz	r0, 80045ba <_dtoa_r+0x17a>
 80045b6:	f10a 3aff 	add.w	sl, sl, #4294967295
 80045ba:	f1ba 0f16 	cmp.w	sl, #22
 80045be:	d858      	bhi.n	8004672 <_dtoa_r+0x232>
 80045c0:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 80045c4:	4b57      	ldr	r3, [pc, #348]	; (8004724 <_dtoa_r+0x2e4>)
 80045c6:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 80045ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 80045ce:	f7fc f9f5 	bl	80009bc <__aeabi_dcmplt>
 80045d2:	2800      	cmp	r0, #0
 80045d4:	d04f      	beq.n	8004676 <_dtoa_r+0x236>
 80045d6:	2300      	movs	r3, #0
 80045d8:	f10a 3aff 	add.w	sl, sl, #4294967295
 80045dc:	930f      	str	r3, [sp, #60]	; 0x3c
 80045de:	9b16      	ldr	r3, [sp, #88]	; 0x58
 80045e0:	1b1c      	subs	r4, r3, r4
 80045e2:	1e63      	subs	r3, r4, #1
 80045e4:	9309      	str	r3, [sp, #36]	; 0x24
 80045e6:	bf49      	itett	mi
 80045e8:	f1c4 0301 	rsbmi	r3, r4, #1
 80045ec:	2300      	movpl	r3, #0
 80045ee:	9306      	strmi	r3, [sp, #24]
 80045f0:	2300      	movmi	r3, #0
 80045f2:	bf54      	ite	pl
 80045f4:	9306      	strpl	r3, [sp, #24]
 80045f6:	9309      	strmi	r3, [sp, #36]	; 0x24
 80045f8:	f1ba 0f00 	cmp.w	sl, #0
 80045fc:	db3d      	blt.n	800467a <_dtoa_r+0x23a>
 80045fe:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004600:	f8cd a038 	str.w	sl, [sp, #56]	; 0x38
 8004604:	4453      	add	r3, sl
 8004606:	9309      	str	r3, [sp, #36]	; 0x24
 8004608:	2300      	movs	r3, #0
 800460a:	930a      	str	r3, [sp, #40]	; 0x28
 800460c:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800460e:	2b09      	cmp	r3, #9
 8004610:	f200 808c 	bhi.w	800472c <_dtoa_r+0x2ec>
 8004614:	2b05      	cmp	r3, #5
 8004616:	bfc4      	itt	gt
 8004618:	3b04      	subgt	r3, #4
 800461a:	9322      	strgt	r3, [sp, #136]	; 0x88
 800461c:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800461e:	bfc8      	it	gt
 8004620:	2400      	movgt	r4, #0
 8004622:	f1a3 0302 	sub.w	r3, r3, #2
 8004626:	bfd8      	it	le
 8004628:	2401      	movle	r4, #1
 800462a:	2b03      	cmp	r3, #3
 800462c:	f200 808a 	bhi.w	8004744 <_dtoa_r+0x304>
 8004630:	e8df f003 	tbb	[pc, r3]
 8004634:	5b4d4f2d 	.word	0x5b4d4f2d
 8004638:	e9dd 4316 	ldrd	r4, r3, [sp, #88]	; 0x58
 800463c:	441c      	add	r4, r3
 800463e:	f204 4332 	addw	r3, r4, #1074	; 0x432
 8004642:	2b20      	cmp	r3, #32
 8004644:	bfc3      	ittte	gt
 8004646:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 800464a:	f204 4012 	addwgt	r0, r4, #1042	; 0x412
 800464e:	fa09 f303 	lslgt.w	r3, r9, r3
 8004652:	f1c3 0320 	rsble	r3, r3, #32
 8004656:	bfc6      	itte	gt
 8004658:	fa26 f000 	lsrgt.w	r0, r6, r0
 800465c:	4318      	orrgt	r0, r3
 800465e:	fa06 f003 	lslle.w	r0, r6, r3
 8004662:	f7fb febf 	bl	80003e4 <__aeabi_ui2d>
 8004666:	2301      	movs	r3, #1
 8004668:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
 800466c:	3c01      	subs	r4, #1
 800466e:	9313      	str	r3, [sp, #76]	; 0x4c
 8004670:	e76f      	b.n	8004552 <_dtoa_r+0x112>
 8004672:	2301      	movs	r3, #1
 8004674:	e7b2      	b.n	80045dc <_dtoa_r+0x19c>
 8004676:	900f      	str	r0, [sp, #60]	; 0x3c
 8004678:	e7b1      	b.n	80045de <_dtoa_r+0x19e>
 800467a:	9b06      	ldr	r3, [sp, #24]
 800467c:	eba3 030a 	sub.w	r3, r3, sl
 8004680:	9306      	str	r3, [sp, #24]
 8004682:	f1ca 0300 	rsb	r3, sl, #0
 8004686:	930a      	str	r3, [sp, #40]	; 0x28
 8004688:	2300      	movs	r3, #0
 800468a:	930e      	str	r3, [sp, #56]	; 0x38
 800468c:	e7be      	b.n	800460c <_dtoa_r+0x1cc>
 800468e:	2300      	movs	r3, #0
 8004690:	930b      	str	r3, [sp, #44]	; 0x2c
 8004692:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8004694:	2b00      	cmp	r3, #0
 8004696:	dc58      	bgt.n	800474a <_dtoa_r+0x30a>
 8004698:	f04f 0901 	mov.w	r9, #1
 800469c:	464b      	mov	r3, r9
 800469e:	f8cd 9020 	str.w	r9, [sp, #32]
 80046a2:	f8cd 908c 	str.w	r9, [sp, #140]	; 0x8c
 80046a6:	2200      	movs	r2, #0
 80046a8:	6a68      	ldr	r0, [r5, #36]	; 0x24
 80046aa:	6042      	str	r2, [r0, #4]
 80046ac:	2204      	movs	r2, #4
 80046ae:	f102 0614 	add.w	r6, r2, #20
 80046b2:	429e      	cmp	r6, r3
 80046b4:	6841      	ldr	r1, [r0, #4]
 80046b6:	d94e      	bls.n	8004756 <_dtoa_r+0x316>
 80046b8:	4628      	mov	r0, r5
 80046ba:	f000 fcd7 	bl	800506c <_Balloc>
 80046be:	9003      	str	r0, [sp, #12]
 80046c0:	2800      	cmp	r0, #0
 80046c2:	d14c      	bne.n	800475e <_dtoa_r+0x31e>
 80046c4:	4602      	mov	r2, r0
 80046c6:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 80046ca:	4b17      	ldr	r3, [pc, #92]	; (8004728 <_dtoa_r+0x2e8>)
 80046cc:	e6cc      	b.n	8004468 <_dtoa_r+0x28>
 80046ce:	2301      	movs	r3, #1
 80046d0:	e7de      	b.n	8004690 <_dtoa_r+0x250>
 80046d2:	2300      	movs	r3, #0
 80046d4:	930b      	str	r3, [sp, #44]	; 0x2c
 80046d6:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 80046d8:	eb0a 0903 	add.w	r9, sl, r3
 80046dc:	f109 0301 	add.w	r3, r9, #1
 80046e0:	2b01      	cmp	r3, #1
 80046e2:	9308      	str	r3, [sp, #32]
 80046e4:	bfb8      	it	lt
 80046e6:	2301      	movlt	r3, #1
 80046e8:	e7dd      	b.n	80046a6 <_dtoa_r+0x266>
 80046ea:	2301      	movs	r3, #1
 80046ec:	e7f2      	b.n	80046d4 <_dtoa_r+0x294>
 80046ee:	bf00      	nop
 80046f0:	636f4361 	.word	0x636f4361
 80046f4:	3fd287a7 	.word	0x3fd287a7
 80046f8:	8b60c8b3 	.word	0x8b60c8b3
 80046fc:	3fc68a28 	.word	0x3fc68a28
 8004700:	509f79fb 	.word	0x509f79fb
 8004704:	3fd34413 	.word	0x3fd34413
 8004708:	0800688d 	.word	0x0800688d
 800470c:	080068a4 	.word	0x080068a4
 8004710:	7ff00000 	.word	0x7ff00000
 8004714:	08006889 	.word	0x08006889
 8004718:	08006880 	.word	0x08006880
 800471c:	0800685d 	.word	0x0800685d
 8004720:	3ff80000 	.word	0x3ff80000
 8004724:	08006998 	.word	0x08006998
 8004728:	080068ff 	.word	0x080068ff
 800472c:	2401      	movs	r4, #1
 800472e:	2300      	movs	r3, #0
 8004730:	940b      	str	r4, [sp, #44]	; 0x2c
 8004732:	9322      	str	r3, [sp, #136]	; 0x88
 8004734:	f04f 39ff 	mov.w	r9, #4294967295
 8004738:	2200      	movs	r2, #0
 800473a:	2312      	movs	r3, #18
 800473c:	f8cd 9020 	str.w	r9, [sp, #32]
 8004740:	9223      	str	r2, [sp, #140]	; 0x8c
 8004742:	e7b0      	b.n	80046a6 <_dtoa_r+0x266>
 8004744:	2301      	movs	r3, #1
 8004746:	930b      	str	r3, [sp, #44]	; 0x2c
 8004748:	e7f4      	b.n	8004734 <_dtoa_r+0x2f4>
 800474a:	f8dd 908c 	ldr.w	r9, [sp, #140]	; 0x8c
 800474e:	464b      	mov	r3, r9
 8004750:	f8cd 9020 	str.w	r9, [sp, #32]
 8004754:	e7a7      	b.n	80046a6 <_dtoa_r+0x266>
 8004756:	3101      	adds	r1, #1
 8004758:	6041      	str	r1, [r0, #4]
 800475a:	0052      	lsls	r2, r2, #1
 800475c:	e7a7      	b.n	80046ae <_dtoa_r+0x26e>
 800475e:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8004760:	9a03      	ldr	r2, [sp, #12]
 8004762:	601a      	str	r2, [r3, #0]
 8004764:	9b08      	ldr	r3, [sp, #32]
 8004766:	2b0e      	cmp	r3, #14
 8004768:	f200 80a8 	bhi.w	80048bc <_dtoa_r+0x47c>
 800476c:	2c00      	cmp	r4, #0
 800476e:	f000 80a5 	beq.w	80048bc <_dtoa_r+0x47c>
 8004772:	f1ba 0f00 	cmp.w	sl, #0
 8004776:	dd34      	ble.n	80047e2 <_dtoa_r+0x3a2>
 8004778:	4a9a      	ldr	r2, [pc, #616]	; (80049e4 <_dtoa_r+0x5a4>)
 800477a:	f00a 030f 	and.w	r3, sl, #15
 800477e:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8004782:	f41a 7f80 	tst.w	sl, #256	; 0x100
 8004786:	e9d3 3400 	ldrd	r3, r4, [r3]
 800478a:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
 800478e:	ea4f 142a 	mov.w	r4, sl, asr #4
 8004792:	d016      	beq.n	80047c2 <_dtoa_r+0x382>
 8004794:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8004798:	4b93      	ldr	r3, [pc, #588]	; (80049e8 <_dtoa_r+0x5a8>)
 800479a:	2703      	movs	r7, #3
 800479c:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80047a0:	f7fb ffc4 	bl	800072c <__aeabi_ddiv>
 80047a4:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80047a8:	f004 040f 	and.w	r4, r4, #15
 80047ac:	4e8e      	ldr	r6, [pc, #568]	; (80049e8 <_dtoa_r+0x5a8>)
 80047ae:	b954      	cbnz	r4, 80047c6 <_dtoa_r+0x386>
 80047b0:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 80047b4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80047b8:	f7fb ffb8 	bl	800072c <__aeabi_ddiv>
 80047bc:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80047c0:	e029      	b.n	8004816 <_dtoa_r+0x3d6>
 80047c2:	2702      	movs	r7, #2
 80047c4:	e7f2      	b.n	80047ac <_dtoa_r+0x36c>
 80047c6:	07e1      	lsls	r1, r4, #31
 80047c8:	d508      	bpl.n	80047dc <_dtoa_r+0x39c>
 80047ca:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 80047ce:	e9d6 2300 	ldrd	r2, r3, [r6]
 80047d2:	f7fb fe81 	bl	80004d8 <__aeabi_dmul>
 80047d6:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 80047da:	3701      	adds	r7, #1
 80047dc:	1064      	asrs	r4, r4, #1
 80047de:	3608      	adds	r6, #8
 80047e0:	e7e5      	b.n	80047ae <_dtoa_r+0x36e>
 80047e2:	f000 80a5 	beq.w	8004930 <_dtoa_r+0x4f0>
 80047e6:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 80047ea:	f1ca 0400 	rsb	r4, sl, #0
 80047ee:	4b7d      	ldr	r3, [pc, #500]	; (80049e4 <_dtoa_r+0x5a4>)
 80047f0:	f004 020f 	and.w	r2, r4, #15
 80047f4:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80047f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80047fc:	f7fb fe6c 	bl	80004d8 <__aeabi_dmul>
 8004800:	2702      	movs	r7, #2
 8004802:	2300      	movs	r3, #0
 8004804:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8004808:	4e77      	ldr	r6, [pc, #476]	; (80049e8 <_dtoa_r+0x5a8>)
 800480a:	1124      	asrs	r4, r4, #4
 800480c:	2c00      	cmp	r4, #0
 800480e:	f040 8084 	bne.w	800491a <_dtoa_r+0x4da>
 8004812:	2b00      	cmp	r3, #0
 8004814:	d1d2      	bne.n	80047bc <_dtoa_r+0x37c>
 8004816:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8004818:	2b00      	cmp	r3, #0
 800481a:	f000 808b 	beq.w	8004934 <_dtoa_r+0x4f4>
 800481e:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 8004822:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
 8004826:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800482a:	2200      	movs	r2, #0
 800482c:	4b6f      	ldr	r3, [pc, #444]	; (80049ec <_dtoa_r+0x5ac>)
 800482e:	f7fc f8c5 	bl	80009bc <__aeabi_dcmplt>
 8004832:	2800      	cmp	r0, #0
 8004834:	d07e      	beq.n	8004934 <_dtoa_r+0x4f4>
 8004836:	9b08      	ldr	r3, [sp, #32]
 8004838:	2b00      	cmp	r3, #0
 800483a:	d07b      	beq.n	8004934 <_dtoa_r+0x4f4>
 800483c:	f1b9 0f00 	cmp.w	r9, #0
 8004840:	dd38      	ble.n	80048b4 <_dtoa_r+0x474>
 8004842:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8004846:	2200      	movs	r2, #0
 8004848:	4b69      	ldr	r3, [pc, #420]	; (80049f0 <_dtoa_r+0x5b0>)
 800484a:	f7fb fe45 	bl	80004d8 <__aeabi_dmul>
 800484e:	464c      	mov	r4, r9
 8004850:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8004854:	f10a 38ff 	add.w	r8, sl, #4294967295
 8004858:	3701      	adds	r7, #1
 800485a:	4638      	mov	r0, r7
 800485c:	f7fb fdd2 	bl	8000404 <__aeabi_i2d>
 8004860:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8004864:	f7fb fe38 	bl	80004d8 <__aeabi_dmul>
 8004868:	2200      	movs	r2, #0
 800486a:	4b62      	ldr	r3, [pc, #392]	; (80049f4 <_dtoa_r+0x5b4>)
 800486c:	f7fb fc7e 	bl	800016c <__adddf3>
 8004870:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
 8004874:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8004878:	9611      	str	r6, [sp, #68]	; 0x44
 800487a:	2c00      	cmp	r4, #0
 800487c:	d15d      	bne.n	800493a <_dtoa_r+0x4fa>
 800487e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8004882:	2200      	movs	r2, #0
 8004884:	4b5c      	ldr	r3, [pc, #368]	; (80049f8 <_dtoa_r+0x5b8>)
 8004886:	f7fb fc6f 	bl	8000168 <__aeabi_dsub>
 800488a:	4602      	mov	r2, r0
 800488c:	460b      	mov	r3, r1
 800488e:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8004892:	4633      	mov	r3, r6
 8004894:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8004896:	f7fc f8af 	bl	80009f8 <__aeabi_dcmpgt>
 800489a:	2800      	cmp	r0, #0
 800489c:	f040 829c 	bne.w	8004dd8 <_dtoa_r+0x998>
 80048a0:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80048a4:	9a10      	ldr	r2, [sp, #64]	; 0x40
 80048a6:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 80048aa:	f7fc f887 	bl	80009bc <__aeabi_dcmplt>
 80048ae:	2800      	cmp	r0, #0
 80048b0:	f040 8290 	bne.w	8004dd4 <_dtoa_r+0x994>
 80048b4:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	; 0x30
 80048b8:	e9cd 3404 	strd	r3, r4, [sp, #16]
 80048bc:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 80048be:	2b00      	cmp	r3, #0
 80048c0:	f2c0 8152 	blt.w	8004b68 <_dtoa_r+0x728>
 80048c4:	f1ba 0f0e 	cmp.w	sl, #14
 80048c8:	f300 814e 	bgt.w	8004b68 <_dtoa_r+0x728>
 80048cc:	4b45      	ldr	r3, [pc, #276]	; (80049e4 <_dtoa_r+0x5a4>)
 80048ce:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 80048d2:	e9d3 3400 	ldrd	r3, r4, [r3]
 80048d6:	e9cd 3406 	strd	r3, r4, [sp, #24]
 80048da:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 80048dc:	2b00      	cmp	r3, #0
 80048de:	f280 80db 	bge.w	8004a98 <_dtoa_r+0x658>
 80048e2:	9b08      	ldr	r3, [sp, #32]
 80048e4:	2b00      	cmp	r3, #0
 80048e6:	f300 80d7 	bgt.w	8004a98 <_dtoa_r+0x658>
 80048ea:	f040 8272 	bne.w	8004dd2 <_dtoa_r+0x992>
 80048ee:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80048f2:	2200      	movs	r2, #0
 80048f4:	4b40      	ldr	r3, [pc, #256]	; (80049f8 <_dtoa_r+0x5b8>)
 80048f6:	f7fb fdef 	bl	80004d8 <__aeabi_dmul>
 80048fa:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80048fe:	f7fc f871 	bl	80009e4 <__aeabi_dcmpge>
 8004902:	9c08      	ldr	r4, [sp, #32]
 8004904:	4626      	mov	r6, r4
 8004906:	2800      	cmp	r0, #0
 8004908:	f040 8248 	bne.w	8004d9c <_dtoa_r+0x95c>
 800490c:	2331      	movs	r3, #49	; 0x31
 800490e:	9f03      	ldr	r7, [sp, #12]
 8004910:	f10a 0a01 	add.w	sl, sl, #1
 8004914:	f807 3b01 	strb.w	r3, [r7], #1
 8004918:	e244      	b.n	8004da4 <_dtoa_r+0x964>
 800491a:	07e2      	lsls	r2, r4, #31
 800491c:	d505      	bpl.n	800492a <_dtoa_r+0x4ea>
 800491e:	e9d6 2300 	ldrd	r2, r3, [r6]
 8004922:	f7fb fdd9 	bl	80004d8 <__aeabi_dmul>
 8004926:	2301      	movs	r3, #1
 8004928:	3701      	adds	r7, #1
 800492a:	1064      	asrs	r4, r4, #1
 800492c:	3608      	adds	r6, #8
 800492e:	e76d      	b.n	800480c <_dtoa_r+0x3cc>
 8004930:	2702      	movs	r7, #2
 8004932:	e770      	b.n	8004816 <_dtoa_r+0x3d6>
 8004934:	46d0      	mov	r8, sl
 8004936:	9c08      	ldr	r4, [sp, #32]
 8004938:	e78f      	b.n	800485a <_dtoa_r+0x41a>
 800493a:	9903      	ldr	r1, [sp, #12]
 800493c:	4b29      	ldr	r3, [pc, #164]	; (80049e4 <_dtoa_r+0x5a4>)
 800493e:	4421      	add	r1, r4
 8004940:	9112      	str	r1, [sp, #72]	; 0x48
 8004942:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8004944:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8004948:	e9dd 6710 	ldrd	r6, r7, [sp, #64]	; 0x40
 800494c:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8004950:	2900      	cmp	r1, #0
 8004952:	d055      	beq.n	8004a00 <_dtoa_r+0x5c0>
 8004954:	2000      	movs	r0, #0
 8004956:	4929      	ldr	r1, [pc, #164]	; (80049fc <_dtoa_r+0x5bc>)
 8004958:	f7fb fee8 	bl	800072c <__aeabi_ddiv>
 800495c:	463b      	mov	r3, r7
 800495e:	4632      	mov	r2, r6
 8004960:	f7fb fc02 	bl	8000168 <__aeabi_dsub>
 8004964:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8004968:	9f03      	ldr	r7, [sp, #12]
 800496a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800496e:	f7fc f863 	bl	8000a38 <__aeabi_d2iz>
 8004972:	4604      	mov	r4, r0
 8004974:	f7fb fd46 	bl	8000404 <__aeabi_i2d>
 8004978:	4602      	mov	r2, r0
 800497a:	460b      	mov	r3, r1
 800497c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8004980:	f7fb fbf2 	bl	8000168 <__aeabi_dsub>
 8004984:	4602      	mov	r2, r0
 8004986:	460b      	mov	r3, r1
 8004988:	3430      	adds	r4, #48	; 0x30
 800498a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800498e:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8004992:	f807 4b01 	strb.w	r4, [r7], #1
 8004996:	f7fc f811 	bl	80009bc <__aeabi_dcmplt>
 800499a:	2800      	cmp	r0, #0
 800499c:	d174      	bne.n	8004a88 <_dtoa_r+0x648>
 800499e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80049a2:	2000      	movs	r0, #0
 80049a4:	4911      	ldr	r1, [pc, #68]	; (80049ec <_dtoa_r+0x5ac>)
 80049a6:	f7fb fbdf 	bl	8000168 <__aeabi_dsub>
 80049aa:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 80049ae:	f7fc f805 	bl	80009bc <__aeabi_dcmplt>
 80049b2:	2800      	cmp	r0, #0
 80049b4:	f040 80b7 	bne.w	8004b26 <_dtoa_r+0x6e6>
 80049b8:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80049ba:	429f      	cmp	r7, r3
 80049bc:	f43f af7a 	beq.w	80048b4 <_dtoa_r+0x474>
 80049c0:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 80049c4:	2200      	movs	r2, #0
 80049c6:	4b0a      	ldr	r3, [pc, #40]	; (80049f0 <_dtoa_r+0x5b0>)
 80049c8:	f7fb fd86 	bl	80004d8 <__aeabi_dmul>
 80049cc:	2200      	movs	r2, #0
 80049ce:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 80049d2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80049d6:	4b06      	ldr	r3, [pc, #24]	; (80049f0 <_dtoa_r+0x5b0>)
 80049d8:	f7fb fd7e 	bl	80004d8 <__aeabi_dmul>
 80049dc:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80049e0:	e7c3      	b.n	800496a <_dtoa_r+0x52a>
 80049e2:	bf00      	nop
 80049e4:	08006998 	.word	0x08006998
 80049e8:	08006970 	.word	0x08006970
 80049ec:	3ff00000 	.word	0x3ff00000
 80049f0:	40240000 	.word	0x40240000
 80049f4:	401c0000 	.word	0x401c0000
 80049f8:	40140000 	.word	0x40140000
 80049fc:	3fe00000 	.word	0x3fe00000
 8004a00:	4630      	mov	r0, r6
 8004a02:	4639      	mov	r1, r7
 8004a04:	f7fb fd68 	bl	80004d8 <__aeabi_dmul>
 8004a08:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8004a0a:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8004a0e:	9c03      	ldr	r4, [sp, #12]
 8004a10:	9314      	str	r3, [sp, #80]	; 0x50
 8004a12:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8004a16:	f7fc f80f 	bl	8000a38 <__aeabi_d2iz>
 8004a1a:	9015      	str	r0, [sp, #84]	; 0x54
 8004a1c:	f7fb fcf2 	bl	8000404 <__aeabi_i2d>
 8004a20:	4602      	mov	r2, r0
 8004a22:	460b      	mov	r3, r1
 8004a24:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8004a28:	f7fb fb9e 	bl	8000168 <__aeabi_dsub>
 8004a2c:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8004a2e:	4606      	mov	r6, r0
 8004a30:	3330      	adds	r3, #48	; 0x30
 8004a32:	f804 3b01 	strb.w	r3, [r4], #1
 8004a36:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8004a38:	460f      	mov	r7, r1
 8004a3a:	429c      	cmp	r4, r3
 8004a3c:	f04f 0200 	mov.w	r2, #0
 8004a40:	d124      	bne.n	8004a8c <_dtoa_r+0x64c>
 8004a42:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8004a46:	4bb0      	ldr	r3, [pc, #704]	; (8004d08 <_dtoa_r+0x8c8>)
 8004a48:	f7fb fb90 	bl	800016c <__adddf3>
 8004a4c:	4602      	mov	r2, r0
 8004a4e:	460b      	mov	r3, r1
 8004a50:	4630      	mov	r0, r6
 8004a52:	4639      	mov	r1, r7
 8004a54:	f7fb ffd0 	bl	80009f8 <__aeabi_dcmpgt>
 8004a58:	2800      	cmp	r0, #0
 8004a5a:	d163      	bne.n	8004b24 <_dtoa_r+0x6e4>
 8004a5c:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8004a60:	2000      	movs	r0, #0
 8004a62:	49a9      	ldr	r1, [pc, #676]	; (8004d08 <_dtoa_r+0x8c8>)
 8004a64:	f7fb fb80 	bl	8000168 <__aeabi_dsub>
 8004a68:	4602      	mov	r2, r0
 8004a6a:	460b      	mov	r3, r1
 8004a6c:	4630      	mov	r0, r6
 8004a6e:	4639      	mov	r1, r7
 8004a70:	f7fb ffa4 	bl	80009bc <__aeabi_dcmplt>
 8004a74:	2800      	cmp	r0, #0
 8004a76:	f43f af1d 	beq.w	80048b4 <_dtoa_r+0x474>
 8004a7a:	9f14      	ldr	r7, [sp, #80]	; 0x50
 8004a7c:	1e7b      	subs	r3, r7, #1
 8004a7e:	9314      	str	r3, [sp, #80]	; 0x50
 8004a80:	f817 3c01 	ldrb.w	r3, [r7, #-1]
 8004a84:	2b30      	cmp	r3, #48	; 0x30
 8004a86:	d0f8      	beq.n	8004a7a <_dtoa_r+0x63a>
 8004a88:	46c2      	mov	sl, r8
 8004a8a:	e03b      	b.n	8004b04 <_dtoa_r+0x6c4>
 8004a8c:	4b9f      	ldr	r3, [pc, #636]	; (8004d0c <_dtoa_r+0x8cc>)
 8004a8e:	f7fb fd23 	bl	80004d8 <__aeabi_dmul>
 8004a92:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8004a96:	e7bc      	b.n	8004a12 <_dtoa_r+0x5d2>
 8004a98:	9f03      	ldr	r7, [sp, #12]
 8004a9a:	e9dd 8904 	ldrd	r8, r9, [sp, #16]
 8004a9e:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8004aa2:	4640      	mov	r0, r8
 8004aa4:	4649      	mov	r1, r9
 8004aa6:	f7fb fe41 	bl	800072c <__aeabi_ddiv>
 8004aaa:	f7fb ffc5 	bl	8000a38 <__aeabi_d2iz>
 8004aae:	4604      	mov	r4, r0
 8004ab0:	f7fb fca8 	bl	8000404 <__aeabi_i2d>
 8004ab4:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8004ab8:	f7fb fd0e 	bl	80004d8 <__aeabi_dmul>
 8004abc:	4602      	mov	r2, r0
 8004abe:	460b      	mov	r3, r1
 8004ac0:	4640      	mov	r0, r8
 8004ac2:	4649      	mov	r1, r9
 8004ac4:	f7fb fb50 	bl	8000168 <__aeabi_dsub>
 8004ac8:	f104 0630 	add.w	r6, r4, #48	; 0x30
 8004acc:	f807 6b01 	strb.w	r6, [r7], #1
 8004ad0:	9e03      	ldr	r6, [sp, #12]
 8004ad2:	f8dd c020 	ldr.w	ip, [sp, #32]
 8004ad6:	1bbe      	subs	r6, r7, r6
 8004ad8:	45b4      	cmp	ip, r6
 8004ada:	4602      	mov	r2, r0
 8004adc:	460b      	mov	r3, r1
 8004ade:	d136      	bne.n	8004b4e <_dtoa_r+0x70e>
 8004ae0:	f7fb fb44 	bl	800016c <__adddf3>
 8004ae4:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8004ae8:	4680      	mov	r8, r0
 8004aea:	4689      	mov	r9, r1
 8004aec:	f7fb ff84 	bl	80009f8 <__aeabi_dcmpgt>
 8004af0:	bb58      	cbnz	r0, 8004b4a <_dtoa_r+0x70a>
 8004af2:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8004af6:	4640      	mov	r0, r8
 8004af8:	4649      	mov	r1, r9
 8004afa:	f7fb ff55 	bl	80009a8 <__aeabi_dcmpeq>
 8004afe:	b108      	cbz	r0, 8004b04 <_dtoa_r+0x6c4>
 8004b00:	07e1      	lsls	r1, r4, #31
 8004b02:	d422      	bmi.n	8004b4a <_dtoa_r+0x70a>
 8004b04:	4628      	mov	r0, r5
 8004b06:	4659      	mov	r1, fp
 8004b08:	f000 faf0 	bl	80050ec <_Bfree>
 8004b0c:	2300      	movs	r3, #0
 8004b0e:	703b      	strb	r3, [r7, #0]
 8004b10:	9b24      	ldr	r3, [sp, #144]	; 0x90
 8004b12:	f10a 0001 	add.w	r0, sl, #1
 8004b16:	6018      	str	r0, [r3, #0]
 8004b18:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8004b1a:	2b00      	cmp	r3, #0
 8004b1c:	f43f acde 	beq.w	80044dc <_dtoa_r+0x9c>
 8004b20:	601f      	str	r7, [r3, #0]
 8004b22:	e4db      	b.n	80044dc <_dtoa_r+0x9c>
 8004b24:	4627      	mov	r7, r4
 8004b26:	463b      	mov	r3, r7
 8004b28:	461f      	mov	r7, r3
 8004b2a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8004b2e:	2a39      	cmp	r2, #57	; 0x39
 8004b30:	d107      	bne.n	8004b42 <_dtoa_r+0x702>
 8004b32:	9a03      	ldr	r2, [sp, #12]
 8004b34:	429a      	cmp	r2, r3
 8004b36:	d1f7      	bne.n	8004b28 <_dtoa_r+0x6e8>
 8004b38:	2230      	movs	r2, #48	; 0x30
 8004b3a:	9903      	ldr	r1, [sp, #12]
 8004b3c:	f108 0801 	add.w	r8, r8, #1
 8004b40:	700a      	strb	r2, [r1, #0]
 8004b42:	781a      	ldrb	r2, [r3, #0]
 8004b44:	3201      	adds	r2, #1
 8004b46:	701a      	strb	r2, [r3, #0]
 8004b48:	e79e      	b.n	8004a88 <_dtoa_r+0x648>
 8004b4a:	46d0      	mov	r8, sl
 8004b4c:	e7eb      	b.n	8004b26 <_dtoa_r+0x6e6>
 8004b4e:	2200      	movs	r2, #0
 8004b50:	4b6e      	ldr	r3, [pc, #440]	; (8004d0c <_dtoa_r+0x8cc>)
 8004b52:	f7fb fcc1 	bl	80004d8 <__aeabi_dmul>
 8004b56:	2200      	movs	r2, #0
 8004b58:	2300      	movs	r3, #0
 8004b5a:	4680      	mov	r8, r0
 8004b5c:	4689      	mov	r9, r1
 8004b5e:	f7fb ff23 	bl	80009a8 <__aeabi_dcmpeq>
 8004b62:	2800      	cmp	r0, #0
 8004b64:	d09b      	beq.n	8004a9e <_dtoa_r+0x65e>
 8004b66:	e7cd      	b.n	8004b04 <_dtoa_r+0x6c4>
 8004b68:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8004b6a:	2a00      	cmp	r2, #0
 8004b6c:	f000 80d0 	beq.w	8004d10 <_dtoa_r+0x8d0>
 8004b70:	9a22      	ldr	r2, [sp, #136]	; 0x88
 8004b72:	2a01      	cmp	r2, #1
 8004b74:	f300 80ae 	bgt.w	8004cd4 <_dtoa_r+0x894>
 8004b78:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8004b7a:	2a00      	cmp	r2, #0
 8004b7c:	f000 80a6 	beq.w	8004ccc <_dtoa_r+0x88c>
 8004b80:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8004b84:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8004b86:	9f06      	ldr	r7, [sp, #24]
 8004b88:	9a06      	ldr	r2, [sp, #24]
 8004b8a:	2101      	movs	r1, #1
 8004b8c:	441a      	add	r2, r3
 8004b8e:	9206      	str	r2, [sp, #24]
 8004b90:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8004b92:	4628      	mov	r0, r5
 8004b94:	441a      	add	r2, r3
 8004b96:	9209      	str	r2, [sp, #36]	; 0x24
 8004b98:	f000 fb5e 	bl	8005258 <__i2b>
 8004b9c:	4606      	mov	r6, r0
 8004b9e:	2f00      	cmp	r7, #0
 8004ba0:	dd0c      	ble.n	8004bbc <_dtoa_r+0x77c>
 8004ba2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004ba4:	2b00      	cmp	r3, #0
 8004ba6:	dd09      	ble.n	8004bbc <_dtoa_r+0x77c>
 8004ba8:	42bb      	cmp	r3, r7
 8004baa:	bfa8      	it	ge
 8004bac:	463b      	movge	r3, r7
 8004bae:	9a06      	ldr	r2, [sp, #24]
 8004bb0:	1aff      	subs	r7, r7, r3
 8004bb2:	1ad2      	subs	r2, r2, r3
 8004bb4:	9206      	str	r2, [sp, #24]
 8004bb6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8004bb8:	1ad3      	subs	r3, r2, r3
 8004bba:	9309      	str	r3, [sp, #36]	; 0x24
 8004bbc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004bbe:	b1f3      	cbz	r3, 8004bfe <_dtoa_r+0x7be>
 8004bc0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8004bc2:	2b00      	cmp	r3, #0
 8004bc4:	f000 80a8 	beq.w	8004d18 <_dtoa_r+0x8d8>
 8004bc8:	2c00      	cmp	r4, #0
 8004bca:	dd10      	ble.n	8004bee <_dtoa_r+0x7ae>
 8004bcc:	4631      	mov	r1, r6
 8004bce:	4622      	mov	r2, r4
 8004bd0:	4628      	mov	r0, r5
 8004bd2:	f000 fbff 	bl	80053d4 <__pow5mult>
 8004bd6:	465a      	mov	r2, fp
 8004bd8:	4601      	mov	r1, r0
 8004bda:	4606      	mov	r6, r0
 8004bdc:	4628      	mov	r0, r5
 8004bde:	f000 fb51 	bl	8005284 <__multiply>
 8004be2:	4680      	mov	r8, r0
 8004be4:	4659      	mov	r1, fp
 8004be6:	4628      	mov	r0, r5
 8004be8:	f000 fa80 	bl	80050ec <_Bfree>
 8004bec:	46c3      	mov	fp, r8
 8004bee:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004bf0:	1b1a      	subs	r2, r3, r4
 8004bf2:	d004      	beq.n	8004bfe <_dtoa_r+0x7be>
 8004bf4:	4659      	mov	r1, fp
 8004bf6:	4628      	mov	r0, r5
 8004bf8:	f000 fbec 	bl	80053d4 <__pow5mult>
 8004bfc:	4683      	mov	fp, r0
 8004bfe:	2101      	movs	r1, #1
 8004c00:	4628      	mov	r0, r5
 8004c02:	f000 fb29 	bl	8005258 <__i2b>
 8004c06:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8004c08:	4604      	mov	r4, r0
 8004c0a:	2b00      	cmp	r3, #0
 8004c0c:	f340 8086 	ble.w	8004d1c <_dtoa_r+0x8dc>
 8004c10:	461a      	mov	r2, r3
 8004c12:	4601      	mov	r1, r0
 8004c14:	4628      	mov	r0, r5
 8004c16:	f000 fbdd 	bl	80053d4 <__pow5mult>
 8004c1a:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8004c1c:	4604      	mov	r4, r0
 8004c1e:	2b01      	cmp	r3, #1
 8004c20:	dd7f      	ble.n	8004d22 <_dtoa_r+0x8e2>
 8004c22:	f04f 0800 	mov.w	r8, #0
 8004c26:	6923      	ldr	r3, [r4, #16]
 8004c28:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8004c2c:	6918      	ldr	r0, [r3, #16]
 8004c2e:	f000 fac5 	bl	80051bc <__hi0bits>
 8004c32:	f1c0 0020 	rsb	r0, r0, #32
 8004c36:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004c38:	4418      	add	r0, r3
 8004c3a:	f010 001f 	ands.w	r0, r0, #31
 8004c3e:	f000 8092 	beq.w	8004d66 <_dtoa_r+0x926>
 8004c42:	f1c0 0320 	rsb	r3, r0, #32
 8004c46:	2b04      	cmp	r3, #4
 8004c48:	f340 808a 	ble.w	8004d60 <_dtoa_r+0x920>
 8004c4c:	f1c0 001c 	rsb	r0, r0, #28
 8004c50:	9b06      	ldr	r3, [sp, #24]
 8004c52:	4407      	add	r7, r0
 8004c54:	4403      	add	r3, r0
 8004c56:	9306      	str	r3, [sp, #24]
 8004c58:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004c5a:	4403      	add	r3, r0
 8004c5c:	9309      	str	r3, [sp, #36]	; 0x24
 8004c5e:	9b06      	ldr	r3, [sp, #24]
 8004c60:	2b00      	cmp	r3, #0
 8004c62:	dd05      	ble.n	8004c70 <_dtoa_r+0x830>
 8004c64:	4659      	mov	r1, fp
 8004c66:	461a      	mov	r2, r3
 8004c68:	4628      	mov	r0, r5
 8004c6a:	f000 fc0d 	bl	8005488 <__lshift>
 8004c6e:	4683      	mov	fp, r0
 8004c70:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004c72:	2b00      	cmp	r3, #0
 8004c74:	dd05      	ble.n	8004c82 <_dtoa_r+0x842>
 8004c76:	4621      	mov	r1, r4
 8004c78:	461a      	mov	r2, r3
 8004c7a:	4628      	mov	r0, r5
 8004c7c:	f000 fc04 	bl	8005488 <__lshift>
 8004c80:	4604      	mov	r4, r0
 8004c82:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8004c84:	2b00      	cmp	r3, #0
 8004c86:	d070      	beq.n	8004d6a <_dtoa_r+0x92a>
 8004c88:	4621      	mov	r1, r4
 8004c8a:	4658      	mov	r0, fp
 8004c8c:	f000 fc6c 	bl	8005568 <__mcmp>
 8004c90:	2800      	cmp	r0, #0
 8004c92:	da6a      	bge.n	8004d6a <_dtoa_r+0x92a>
 8004c94:	2300      	movs	r3, #0
 8004c96:	4659      	mov	r1, fp
 8004c98:	220a      	movs	r2, #10
 8004c9a:	4628      	mov	r0, r5
 8004c9c:	f000 fa48 	bl	8005130 <__multadd>
 8004ca0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8004ca2:	4683      	mov	fp, r0
 8004ca4:	f10a 3aff 	add.w	sl, sl, #4294967295
 8004ca8:	2b00      	cmp	r3, #0
 8004caa:	f000 8194 	beq.w	8004fd6 <_dtoa_r+0xb96>
 8004cae:	4631      	mov	r1, r6
 8004cb0:	2300      	movs	r3, #0
 8004cb2:	220a      	movs	r2, #10
 8004cb4:	4628      	mov	r0, r5
 8004cb6:	f000 fa3b 	bl	8005130 <__multadd>
 8004cba:	f1b9 0f00 	cmp.w	r9, #0
 8004cbe:	4606      	mov	r6, r0
 8004cc0:	f300 8093 	bgt.w	8004dea <_dtoa_r+0x9aa>
 8004cc4:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8004cc6:	2b02      	cmp	r3, #2
 8004cc8:	dc57      	bgt.n	8004d7a <_dtoa_r+0x93a>
 8004cca:	e08e      	b.n	8004dea <_dtoa_r+0x9aa>
 8004ccc:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8004cce:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8004cd2:	e757      	b.n	8004b84 <_dtoa_r+0x744>
 8004cd4:	9b08      	ldr	r3, [sp, #32]
 8004cd6:	1e5c      	subs	r4, r3, #1
 8004cd8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004cda:	42a3      	cmp	r3, r4
 8004cdc:	bfb7      	itett	lt
 8004cde:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 8004ce0:	1b1c      	subge	r4, r3, r4
 8004ce2:	1ae2      	sublt	r2, r4, r3
 8004ce4:	9b0e      	ldrlt	r3, [sp, #56]	; 0x38
 8004ce6:	bfbe      	ittt	lt
 8004ce8:	940a      	strlt	r4, [sp, #40]	; 0x28
 8004cea:	189b      	addlt	r3, r3, r2
 8004cec:	930e      	strlt	r3, [sp, #56]	; 0x38
 8004cee:	9b08      	ldr	r3, [sp, #32]
 8004cf0:	bfb8      	it	lt
 8004cf2:	2400      	movlt	r4, #0
 8004cf4:	2b00      	cmp	r3, #0
 8004cf6:	bfbb      	ittet	lt
 8004cf8:	9b06      	ldrlt	r3, [sp, #24]
 8004cfa:	9a08      	ldrlt	r2, [sp, #32]
 8004cfc:	9f06      	ldrge	r7, [sp, #24]
 8004cfe:	1a9f      	sublt	r7, r3, r2
 8004d00:	bfac      	ite	ge
 8004d02:	9b08      	ldrge	r3, [sp, #32]
 8004d04:	2300      	movlt	r3, #0
 8004d06:	e73f      	b.n	8004b88 <_dtoa_r+0x748>
 8004d08:	3fe00000 	.word	0x3fe00000
 8004d0c:	40240000 	.word	0x40240000
 8004d10:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8004d12:	9f06      	ldr	r7, [sp, #24]
 8004d14:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
 8004d16:	e742      	b.n	8004b9e <_dtoa_r+0x75e>
 8004d18:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8004d1a:	e76b      	b.n	8004bf4 <_dtoa_r+0x7b4>
 8004d1c:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8004d1e:	2b01      	cmp	r3, #1
 8004d20:	dc19      	bgt.n	8004d56 <_dtoa_r+0x916>
 8004d22:	9b04      	ldr	r3, [sp, #16]
 8004d24:	b9bb      	cbnz	r3, 8004d56 <_dtoa_r+0x916>
 8004d26:	9b05      	ldr	r3, [sp, #20]
 8004d28:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8004d2c:	b99b      	cbnz	r3, 8004d56 <_dtoa_r+0x916>
 8004d2e:	9b05      	ldr	r3, [sp, #20]
 8004d30:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8004d34:	0d1b      	lsrs	r3, r3, #20
 8004d36:	051b      	lsls	r3, r3, #20
 8004d38:	b183      	cbz	r3, 8004d5c <_dtoa_r+0x91c>
 8004d3a:	f04f 0801 	mov.w	r8, #1
 8004d3e:	9b06      	ldr	r3, [sp, #24]
 8004d40:	3301      	adds	r3, #1
 8004d42:	9306      	str	r3, [sp, #24]
 8004d44:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004d46:	3301      	adds	r3, #1
 8004d48:	9309      	str	r3, [sp, #36]	; 0x24
 8004d4a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8004d4c:	2b00      	cmp	r3, #0
 8004d4e:	f47f af6a 	bne.w	8004c26 <_dtoa_r+0x7e6>
 8004d52:	2001      	movs	r0, #1
 8004d54:	e76f      	b.n	8004c36 <_dtoa_r+0x7f6>
 8004d56:	f04f 0800 	mov.w	r8, #0
 8004d5a:	e7f6      	b.n	8004d4a <_dtoa_r+0x90a>
 8004d5c:	4698      	mov	r8, r3
 8004d5e:	e7f4      	b.n	8004d4a <_dtoa_r+0x90a>
 8004d60:	f43f af7d 	beq.w	8004c5e <_dtoa_r+0x81e>
 8004d64:	4618      	mov	r0, r3
 8004d66:	301c      	adds	r0, #28
 8004d68:	e772      	b.n	8004c50 <_dtoa_r+0x810>
 8004d6a:	9b08      	ldr	r3, [sp, #32]
 8004d6c:	2b00      	cmp	r3, #0
 8004d6e:	dc36      	bgt.n	8004dde <_dtoa_r+0x99e>
 8004d70:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8004d72:	2b02      	cmp	r3, #2
 8004d74:	dd33      	ble.n	8004dde <_dtoa_r+0x99e>
 8004d76:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8004d7a:	f1b9 0f00 	cmp.w	r9, #0
 8004d7e:	d10d      	bne.n	8004d9c <_dtoa_r+0x95c>
 8004d80:	4621      	mov	r1, r4
 8004d82:	464b      	mov	r3, r9
 8004d84:	2205      	movs	r2, #5
 8004d86:	4628      	mov	r0, r5
 8004d88:	f000 f9d2 	bl	8005130 <__multadd>
 8004d8c:	4601      	mov	r1, r0
 8004d8e:	4604      	mov	r4, r0
 8004d90:	4658      	mov	r0, fp
 8004d92:	f000 fbe9 	bl	8005568 <__mcmp>
 8004d96:	2800      	cmp	r0, #0
 8004d98:	f73f adb8 	bgt.w	800490c <_dtoa_r+0x4cc>
 8004d9c:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8004d9e:	9f03      	ldr	r7, [sp, #12]
 8004da0:	ea6f 0a03 	mvn.w	sl, r3
 8004da4:	f04f 0800 	mov.w	r8, #0
 8004da8:	4621      	mov	r1, r4
 8004daa:	4628      	mov	r0, r5
 8004dac:	f000 f99e 	bl	80050ec <_Bfree>
 8004db0:	2e00      	cmp	r6, #0
 8004db2:	f43f aea7 	beq.w	8004b04 <_dtoa_r+0x6c4>
 8004db6:	f1b8 0f00 	cmp.w	r8, #0
 8004dba:	d005      	beq.n	8004dc8 <_dtoa_r+0x988>
 8004dbc:	45b0      	cmp	r8, r6
 8004dbe:	d003      	beq.n	8004dc8 <_dtoa_r+0x988>
 8004dc0:	4641      	mov	r1, r8
 8004dc2:	4628      	mov	r0, r5
 8004dc4:	f000 f992 	bl	80050ec <_Bfree>
 8004dc8:	4631      	mov	r1, r6
 8004dca:	4628      	mov	r0, r5
 8004dcc:	f000 f98e 	bl	80050ec <_Bfree>
 8004dd0:	e698      	b.n	8004b04 <_dtoa_r+0x6c4>
 8004dd2:	2400      	movs	r4, #0
 8004dd4:	4626      	mov	r6, r4
 8004dd6:	e7e1      	b.n	8004d9c <_dtoa_r+0x95c>
 8004dd8:	46c2      	mov	sl, r8
 8004dda:	4626      	mov	r6, r4
 8004ddc:	e596      	b.n	800490c <_dtoa_r+0x4cc>
 8004dde:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8004de0:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8004de4:	2b00      	cmp	r3, #0
 8004de6:	f000 80fd 	beq.w	8004fe4 <_dtoa_r+0xba4>
 8004dea:	2f00      	cmp	r7, #0
 8004dec:	dd05      	ble.n	8004dfa <_dtoa_r+0x9ba>
 8004dee:	4631      	mov	r1, r6
 8004df0:	463a      	mov	r2, r7
 8004df2:	4628      	mov	r0, r5
 8004df4:	f000 fb48 	bl	8005488 <__lshift>
 8004df8:	4606      	mov	r6, r0
 8004dfa:	f1b8 0f00 	cmp.w	r8, #0
 8004dfe:	d05c      	beq.n	8004eba <_dtoa_r+0xa7a>
 8004e00:	4628      	mov	r0, r5
 8004e02:	6871      	ldr	r1, [r6, #4]
 8004e04:	f000 f932 	bl	800506c <_Balloc>
 8004e08:	4607      	mov	r7, r0
 8004e0a:	b928      	cbnz	r0, 8004e18 <_dtoa_r+0x9d8>
 8004e0c:	4602      	mov	r2, r0
 8004e0e:	f240 21ea 	movw	r1, #746	; 0x2ea
 8004e12:	4b7f      	ldr	r3, [pc, #508]	; (8005010 <_dtoa_r+0xbd0>)
 8004e14:	f7ff bb28 	b.w	8004468 <_dtoa_r+0x28>
 8004e18:	6932      	ldr	r2, [r6, #16]
 8004e1a:	f106 010c 	add.w	r1, r6, #12
 8004e1e:	3202      	adds	r2, #2
 8004e20:	0092      	lsls	r2, r2, #2
 8004e22:	300c      	adds	r0, #12
 8004e24:	f000 f914 	bl	8005050 <memcpy>
 8004e28:	2201      	movs	r2, #1
 8004e2a:	4639      	mov	r1, r7
 8004e2c:	4628      	mov	r0, r5
 8004e2e:	f000 fb2b 	bl	8005488 <__lshift>
 8004e32:	46b0      	mov	r8, r6
 8004e34:	4606      	mov	r6, r0
 8004e36:	9b03      	ldr	r3, [sp, #12]
 8004e38:	3301      	adds	r3, #1
 8004e3a:	9308      	str	r3, [sp, #32]
 8004e3c:	9b03      	ldr	r3, [sp, #12]
 8004e3e:	444b      	add	r3, r9
 8004e40:	930a      	str	r3, [sp, #40]	; 0x28
 8004e42:	9b04      	ldr	r3, [sp, #16]
 8004e44:	f003 0301 	and.w	r3, r3, #1
 8004e48:	9309      	str	r3, [sp, #36]	; 0x24
 8004e4a:	9b08      	ldr	r3, [sp, #32]
 8004e4c:	4621      	mov	r1, r4
 8004e4e:	3b01      	subs	r3, #1
 8004e50:	4658      	mov	r0, fp
 8004e52:	9304      	str	r3, [sp, #16]
 8004e54:	f7ff fa66 	bl	8004324 <quorem>
 8004e58:	4603      	mov	r3, r0
 8004e5a:	4641      	mov	r1, r8
 8004e5c:	3330      	adds	r3, #48	; 0x30
 8004e5e:	9006      	str	r0, [sp, #24]
 8004e60:	4658      	mov	r0, fp
 8004e62:	930b      	str	r3, [sp, #44]	; 0x2c
 8004e64:	f000 fb80 	bl	8005568 <__mcmp>
 8004e68:	4632      	mov	r2, r6
 8004e6a:	4681      	mov	r9, r0
 8004e6c:	4621      	mov	r1, r4
 8004e6e:	4628      	mov	r0, r5
 8004e70:	f000 fb96 	bl	80055a0 <__mdiff>
 8004e74:	68c2      	ldr	r2, [r0, #12]
 8004e76:	4607      	mov	r7, r0
 8004e78:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8004e7a:	bb02      	cbnz	r2, 8004ebe <_dtoa_r+0xa7e>
 8004e7c:	4601      	mov	r1, r0
 8004e7e:	4658      	mov	r0, fp
 8004e80:	f000 fb72 	bl	8005568 <__mcmp>
 8004e84:	4602      	mov	r2, r0
 8004e86:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8004e88:	4639      	mov	r1, r7
 8004e8a:	4628      	mov	r0, r5
 8004e8c:	e9cd 320b 	strd	r3, r2, [sp, #44]	; 0x2c
 8004e90:	f000 f92c 	bl	80050ec <_Bfree>
 8004e94:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8004e96:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8004e98:	9f08      	ldr	r7, [sp, #32]
 8004e9a:	ea43 0102 	orr.w	r1, r3, r2
 8004e9e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004ea0:	430b      	orrs	r3, r1
 8004ea2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8004ea4:	d10d      	bne.n	8004ec2 <_dtoa_r+0xa82>
 8004ea6:	2b39      	cmp	r3, #57	; 0x39
 8004ea8:	d029      	beq.n	8004efe <_dtoa_r+0xabe>
 8004eaa:	f1b9 0f00 	cmp.w	r9, #0
 8004eae:	dd01      	ble.n	8004eb4 <_dtoa_r+0xa74>
 8004eb0:	9b06      	ldr	r3, [sp, #24]
 8004eb2:	3331      	adds	r3, #49	; 0x31
 8004eb4:	9a04      	ldr	r2, [sp, #16]
 8004eb6:	7013      	strb	r3, [r2, #0]
 8004eb8:	e776      	b.n	8004da8 <_dtoa_r+0x968>
 8004eba:	4630      	mov	r0, r6
 8004ebc:	e7b9      	b.n	8004e32 <_dtoa_r+0x9f2>
 8004ebe:	2201      	movs	r2, #1
 8004ec0:	e7e2      	b.n	8004e88 <_dtoa_r+0xa48>
 8004ec2:	f1b9 0f00 	cmp.w	r9, #0
 8004ec6:	db06      	blt.n	8004ed6 <_dtoa_r+0xa96>
 8004ec8:	9922      	ldr	r1, [sp, #136]	; 0x88
 8004eca:	ea41 0909 	orr.w	r9, r1, r9
 8004ece:	9909      	ldr	r1, [sp, #36]	; 0x24
 8004ed0:	ea59 0101 	orrs.w	r1, r9, r1
 8004ed4:	d120      	bne.n	8004f18 <_dtoa_r+0xad8>
 8004ed6:	2a00      	cmp	r2, #0
 8004ed8:	ddec      	ble.n	8004eb4 <_dtoa_r+0xa74>
 8004eda:	4659      	mov	r1, fp
 8004edc:	2201      	movs	r2, #1
 8004ede:	4628      	mov	r0, r5
 8004ee0:	9308      	str	r3, [sp, #32]
 8004ee2:	f000 fad1 	bl	8005488 <__lshift>
 8004ee6:	4621      	mov	r1, r4
 8004ee8:	4683      	mov	fp, r0
 8004eea:	f000 fb3d 	bl	8005568 <__mcmp>
 8004eee:	2800      	cmp	r0, #0
 8004ef0:	9b08      	ldr	r3, [sp, #32]
 8004ef2:	dc02      	bgt.n	8004efa <_dtoa_r+0xaba>
 8004ef4:	d1de      	bne.n	8004eb4 <_dtoa_r+0xa74>
 8004ef6:	07da      	lsls	r2, r3, #31
 8004ef8:	d5dc      	bpl.n	8004eb4 <_dtoa_r+0xa74>
 8004efa:	2b39      	cmp	r3, #57	; 0x39
 8004efc:	d1d8      	bne.n	8004eb0 <_dtoa_r+0xa70>
 8004efe:	2339      	movs	r3, #57	; 0x39
 8004f00:	9a04      	ldr	r2, [sp, #16]
 8004f02:	7013      	strb	r3, [r2, #0]
 8004f04:	463b      	mov	r3, r7
 8004f06:	461f      	mov	r7, r3
 8004f08:	f817 2c01 	ldrb.w	r2, [r7, #-1]
 8004f0c:	3b01      	subs	r3, #1
 8004f0e:	2a39      	cmp	r2, #57	; 0x39
 8004f10:	d050      	beq.n	8004fb4 <_dtoa_r+0xb74>
 8004f12:	3201      	adds	r2, #1
 8004f14:	701a      	strb	r2, [r3, #0]
 8004f16:	e747      	b.n	8004da8 <_dtoa_r+0x968>
 8004f18:	2a00      	cmp	r2, #0
 8004f1a:	dd03      	ble.n	8004f24 <_dtoa_r+0xae4>
 8004f1c:	2b39      	cmp	r3, #57	; 0x39
 8004f1e:	d0ee      	beq.n	8004efe <_dtoa_r+0xabe>
 8004f20:	3301      	adds	r3, #1
 8004f22:	e7c7      	b.n	8004eb4 <_dtoa_r+0xa74>
 8004f24:	9a08      	ldr	r2, [sp, #32]
 8004f26:	990a      	ldr	r1, [sp, #40]	; 0x28
 8004f28:	f802 3c01 	strb.w	r3, [r2, #-1]
 8004f2c:	428a      	cmp	r2, r1
 8004f2e:	d02a      	beq.n	8004f86 <_dtoa_r+0xb46>
 8004f30:	4659      	mov	r1, fp
 8004f32:	2300      	movs	r3, #0
 8004f34:	220a      	movs	r2, #10
 8004f36:	4628      	mov	r0, r5
 8004f38:	f000 f8fa 	bl	8005130 <__multadd>
 8004f3c:	45b0      	cmp	r8, r6
 8004f3e:	4683      	mov	fp, r0
 8004f40:	f04f 0300 	mov.w	r3, #0
 8004f44:	f04f 020a 	mov.w	r2, #10
 8004f48:	4641      	mov	r1, r8
 8004f4a:	4628      	mov	r0, r5
 8004f4c:	d107      	bne.n	8004f5e <_dtoa_r+0xb1e>
 8004f4e:	f000 f8ef 	bl	8005130 <__multadd>
 8004f52:	4680      	mov	r8, r0
 8004f54:	4606      	mov	r6, r0
 8004f56:	9b08      	ldr	r3, [sp, #32]
 8004f58:	3301      	adds	r3, #1
 8004f5a:	9308      	str	r3, [sp, #32]
 8004f5c:	e775      	b.n	8004e4a <_dtoa_r+0xa0a>
 8004f5e:	f000 f8e7 	bl	8005130 <__multadd>
 8004f62:	4631      	mov	r1, r6
 8004f64:	4680      	mov	r8, r0
 8004f66:	2300      	movs	r3, #0
 8004f68:	220a      	movs	r2, #10
 8004f6a:	4628      	mov	r0, r5
 8004f6c:	f000 f8e0 	bl	8005130 <__multadd>
 8004f70:	4606      	mov	r6, r0
 8004f72:	e7f0      	b.n	8004f56 <_dtoa_r+0xb16>
 8004f74:	f1b9 0f00 	cmp.w	r9, #0
 8004f78:	bfcc      	ite	gt
 8004f7a:	464f      	movgt	r7, r9
 8004f7c:	2701      	movle	r7, #1
 8004f7e:	f04f 0800 	mov.w	r8, #0
 8004f82:	9a03      	ldr	r2, [sp, #12]
 8004f84:	4417      	add	r7, r2
 8004f86:	4659      	mov	r1, fp
 8004f88:	2201      	movs	r2, #1
 8004f8a:	4628      	mov	r0, r5
 8004f8c:	9308      	str	r3, [sp, #32]
 8004f8e:	f000 fa7b 	bl	8005488 <__lshift>
 8004f92:	4621      	mov	r1, r4
 8004f94:	4683      	mov	fp, r0
 8004f96:	f000 fae7 	bl	8005568 <__mcmp>
 8004f9a:	2800      	cmp	r0, #0
 8004f9c:	dcb2      	bgt.n	8004f04 <_dtoa_r+0xac4>
 8004f9e:	d102      	bne.n	8004fa6 <_dtoa_r+0xb66>
 8004fa0:	9b08      	ldr	r3, [sp, #32]
 8004fa2:	07db      	lsls	r3, r3, #31
 8004fa4:	d4ae      	bmi.n	8004f04 <_dtoa_r+0xac4>
 8004fa6:	463b      	mov	r3, r7
 8004fa8:	461f      	mov	r7, r3
 8004faa:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8004fae:	2a30      	cmp	r2, #48	; 0x30
 8004fb0:	d0fa      	beq.n	8004fa8 <_dtoa_r+0xb68>
 8004fb2:	e6f9      	b.n	8004da8 <_dtoa_r+0x968>
 8004fb4:	9a03      	ldr	r2, [sp, #12]
 8004fb6:	429a      	cmp	r2, r3
 8004fb8:	d1a5      	bne.n	8004f06 <_dtoa_r+0xac6>
 8004fba:	2331      	movs	r3, #49	; 0x31
 8004fbc:	f10a 0a01 	add.w	sl, sl, #1
 8004fc0:	e779      	b.n	8004eb6 <_dtoa_r+0xa76>
 8004fc2:	4b14      	ldr	r3, [pc, #80]	; (8005014 <_dtoa_r+0xbd4>)
 8004fc4:	f7ff baa8 	b.w	8004518 <_dtoa_r+0xd8>
 8004fc8:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8004fca:	2b00      	cmp	r3, #0
 8004fcc:	f47f aa81 	bne.w	80044d2 <_dtoa_r+0x92>
 8004fd0:	4b11      	ldr	r3, [pc, #68]	; (8005018 <_dtoa_r+0xbd8>)
 8004fd2:	f7ff baa1 	b.w	8004518 <_dtoa_r+0xd8>
 8004fd6:	f1b9 0f00 	cmp.w	r9, #0
 8004fda:	dc03      	bgt.n	8004fe4 <_dtoa_r+0xba4>
 8004fdc:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8004fde:	2b02      	cmp	r3, #2
 8004fe0:	f73f aecb 	bgt.w	8004d7a <_dtoa_r+0x93a>
 8004fe4:	9f03      	ldr	r7, [sp, #12]
 8004fe6:	4621      	mov	r1, r4
 8004fe8:	4658      	mov	r0, fp
 8004fea:	f7ff f99b 	bl	8004324 <quorem>
 8004fee:	9a03      	ldr	r2, [sp, #12]
 8004ff0:	f100 0330 	add.w	r3, r0, #48	; 0x30
 8004ff4:	f807 3b01 	strb.w	r3, [r7], #1
 8004ff8:	1aba      	subs	r2, r7, r2
 8004ffa:	4591      	cmp	r9, r2
 8004ffc:	ddba      	ble.n	8004f74 <_dtoa_r+0xb34>
 8004ffe:	4659      	mov	r1, fp
 8005000:	2300      	movs	r3, #0
 8005002:	220a      	movs	r2, #10
 8005004:	4628      	mov	r0, r5
 8005006:	f000 f893 	bl	8005130 <__multadd>
 800500a:	4683      	mov	fp, r0
 800500c:	e7eb      	b.n	8004fe6 <_dtoa_r+0xba6>
 800500e:	bf00      	nop
 8005010:	080068ff 	.word	0x080068ff
 8005014:	0800685c 	.word	0x0800685c
 8005018:	08006880 	.word	0x08006880

0800501c <_localeconv_r>:
 800501c:	4800      	ldr	r0, [pc, #0]	; (8005020 <_localeconv_r+0x4>)
 800501e:	4770      	bx	lr
 8005020:	20000160 	.word	0x20000160

08005024 <malloc>:
 8005024:	4b02      	ldr	r3, [pc, #8]	; (8005030 <malloc+0xc>)
 8005026:	4601      	mov	r1, r0
 8005028:	6818      	ldr	r0, [r3, #0]
 800502a:	f000 bc1d 	b.w	8005868 <_malloc_r>
 800502e:	bf00      	nop
 8005030:	2000000c 	.word	0x2000000c

08005034 <memchr>:
 8005034:	4603      	mov	r3, r0
 8005036:	b510      	push	{r4, lr}
 8005038:	b2c9      	uxtb	r1, r1
 800503a:	4402      	add	r2, r0
 800503c:	4293      	cmp	r3, r2
 800503e:	4618      	mov	r0, r3
 8005040:	d101      	bne.n	8005046 <memchr+0x12>
 8005042:	2000      	movs	r0, #0
 8005044:	e003      	b.n	800504e <memchr+0x1a>
 8005046:	7804      	ldrb	r4, [r0, #0]
 8005048:	3301      	adds	r3, #1
 800504a:	428c      	cmp	r4, r1
 800504c:	d1f6      	bne.n	800503c <memchr+0x8>
 800504e:	bd10      	pop	{r4, pc}

08005050 <memcpy>:
 8005050:	440a      	add	r2, r1
 8005052:	4291      	cmp	r1, r2
 8005054:	f100 33ff 	add.w	r3, r0, #4294967295
 8005058:	d100      	bne.n	800505c <memcpy+0xc>
 800505a:	4770      	bx	lr
 800505c:	b510      	push	{r4, lr}
 800505e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8005062:	4291      	cmp	r1, r2
 8005064:	f803 4f01 	strb.w	r4, [r3, #1]!
 8005068:	d1f9      	bne.n	800505e <memcpy+0xe>
 800506a:	bd10      	pop	{r4, pc}

0800506c <_Balloc>:
 800506c:	b570      	push	{r4, r5, r6, lr}
 800506e:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8005070:	4604      	mov	r4, r0
 8005072:	460d      	mov	r5, r1
 8005074:	b976      	cbnz	r6, 8005094 <_Balloc+0x28>
 8005076:	2010      	movs	r0, #16
 8005078:	f7ff ffd4 	bl	8005024 <malloc>
 800507c:	4602      	mov	r2, r0
 800507e:	6260      	str	r0, [r4, #36]	; 0x24
 8005080:	b920      	cbnz	r0, 800508c <_Balloc+0x20>
 8005082:	2166      	movs	r1, #102	; 0x66
 8005084:	4b17      	ldr	r3, [pc, #92]	; (80050e4 <_Balloc+0x78>)
 8005086:	4818      	ldr	r0, [pc, #96]	; (80050e8 <_Balloc+0x7c>)
 8005088:	f000 fdce 	bl	8005c28 <__assert_func>
 800508c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8005090:	6006      	str	r6, [r0, #0]
 8005092:	60c6      	str	r6, [r0, #12]
 8005094:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8005096:	68f3      	ldr	r3, [r6, #12]
 8005098:	b183      	cbz	r3, 80050bc <_Balloc+0x50>
 800509a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800509c:	68db      	ldr	r3, [r3, #12]
 800509e:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 80050a2:	b9b8      	cbnz	r0, 80050d4 <_Balloc+0x68>
 80050a4:	2101      	movs	r1, #1
 80050a6:	fa01 f605 	lsl.w	r6, r1, r5
 80050aa:	1d72      	adds	r2, r6, #5
 80050ac:	4620      	mov	r0, r4
 80050ae:	0092      	lsls	r2, r2, #2
 80050b0:	f000 fb5e 	bl	8005770 <_calloc_r>
 80050b4:	b160      	cbz	r0, 80050d0 <_Balloc+0x64>
 80050b6:	e9c0 5601 	strd	r5, r6, [r0, #4]
 80050ba:	e00e      	b.n	80050da <_Balloc+0x6e>
 80050bc:	2221      	movs	r2, #33	; 0x21
 80050be:	2104      	movs	r1, #4
 80050c0:	4620      	mov	r0, r4
 80050c2:	f000 fb55 	bl	8005770 <_calloc_r>
 80050c6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80050c8:	60f0      	str	r0, [r6, #12]
 80050ca:	68db      	ldr	r3, [r3, #12]
 80050cc:	2b00      	cmp	r3, #0
 80050ce:	d1e4      	bne.n	800509a <_Balloc+0x2e>
 80050d0:	2000      	movs	r0, #0
 80050d2:	bd70      	pop	{r4, r5, r6, pc}
 80050d4:	6802      	ldr	r2, [r0, #0]
 80050d6:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 80050da:	2300      	movs	r3, #0
 80050dc:	e9c0 3303 	strd	r3, r3, [r0, #12]
 80050e0:	e7f7      	b.n	80050d2 <_Balloc+0x66>
 80050e2:	bf00      	nop
 80050e4:	0800688d 	.word	0x0800688d
 80050e8:	08006910 	.word	0x08006910

080050ec <_Bfree>:
 80050ec:	b570      	push	{r4, r5, r6, lr}
 80050ee:	6a46      	ldr	r6, [r0, #36]	; 0x24
 80050f0:	4605      	mov	r5, r0
 80050f2:	460c      	mov	r4, r1
 80050f4:	b976      	cbnz	r6, 8005114 <_Bfree+0x28>
 80050f6:	2010      	movs	r0, #16
 80050f8:	f7ff ff94 	bl	8005024 <malloc>
 80050fc:	4602      	mov	r2, r0
 80050fe:	6268      	str	r0, [r5, #36]	; 0x24
 8005100:	b920      	cbnz	r0, 800510c <_Bfree+0x20>
 8005102:	218a      	movs	r1, #138	; 0x8a
 8005104:	4b08      	ldr	r3, [pc, #32]	; (8005128 <_Bfree+0x3c>)
 8005106:	4809      	ldr	r0, [pc, #36]	; (800512c <_Bfree+0x40>)
 8005108:	f000 fd8e 	bl	8005c28 <__assert_func>
 800510c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8005110:	6006      	str	r6, [r0, #0]
 8005112:	60c6      	str	r6, [r0, #12]
 8005114:	b13c      	cbz	r4, 8005126 <_Bfree+0x3a>
 8005116:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8005118:	6862      	ldr	r2, [r4, #4]
 800511a:	68db      	ldr	r3, [r3, #12]
 800511c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8005120:	6021      	str	r1, [r4, #0]
 8005122:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8005126:	bd70      	pop	{r4, r5, r6, pc}
 8005128:	0800688d 	.word	0x0800688d
 800512c:	08006910 	.word	0x08006910

08005130 <__multadd>:
 8005130:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005134:	4607      	mov	r7, r0
 8005136:	460c      	mov	r4, r1
 8005138:	461e      	mov	r6, r3
 800513a:	2000      	movs	r0, #0
 800513c:	690d      	ldr	r5, [r1, #16]
 800513e:	f101 0c14 	add.w	ip, r1, #20
 8005142:	f8dc 3000 	ldr.w	r3, [ip]
 8005146:	3001      	adds	r0, #1
 8005148:	b299      	uxth	r1, r3
 800514a:	fb02 6101 	mla	r1, r2, r1, r6
 800514e:	0c1e      	lsrs	r6, r3, #16
 8005150:	0c0b      	lsrs	r3, r1, #16
 8005152:	fb02 3306 	mla	r3, r2, r6, r3
 8005156:	b289      	uxth	r1, r1
 8005158:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800515c:	4285      	cmp	r5, r0
 800515e:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8005162:	f84c 1b04 	str.w	r1, [ip], #4
 8005166:	dcec      	bgt.n	8005142 <__multadd+0x12>
 8005168:	b30e      	cbz	r6, 80051ae <__multadd+0x7e>
 800516a:	68a3      	ldr	r3, [r4, #8]
 800516c:	42ab      	cmp	r3, r5
 800516e:	dc19      	bgt.n	80051a4 <__multadd+0x74>
 8005170:	6861      	ldr	r1, [r4, #4]
 8005172:	4638      	mov	r0, r7
 8005174:	3101      	adds	r1, #1
 8005176:	f7ff ff79 	bl	800506c <_Balloc>
 800517a:	4680      	mov	r8, r0
 800517c:	b928      	cbnz	r0, 800518a <__multadd+0x5a>
 800517e:	4602      	mov	r2, r0
 8005180:	21b5      	movs	r1, #181	; 0xb5
 8005182:	4b0c      	ldr	r3, [pc, #48]	; (80051b4 <__multadd+0x84>)
 8005184:	480c      	ldr	r0, [pc, #48]	; (80051b8 <__multadd+0x88>)
 8005186:	f000 fd4f 	bl	8005c28 <__assert_func>
 800518a:	6922      	ldr	r2, [r4, #16]
 800518c:	f104 010c 	add.w	r1, r4, #12
 8005190:	3202      	adds	r2, #2
 8005192:	0092      	lsls	r2, r2, #2
 8005194:	300c      	adds	r0, #12
 8005196:	f7ff ff5b 	bl	8005050 <memcpy>
 800519a:	4621      	mov	r1, r4
 800519c:	4638      	mov	r0, r7
 800519e:	f7ff ffa5 	bl	80050ec <_Bfree>
 80051a2:	4644      	mov	r4, r8
 80051a4:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 80051a8:	3501      	adds	r5, #1
 80051aa:	615e      	str	r6, [r3, #20]
 80051ac:	6125      	str	r5, [r4, #16]
 80051ae:	4620      	mov	r0, r4
 80051b0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80051b4:	080068ff 	.word	0x080068ff
 80051b8:	08006910 	.word	0x08006910

080051bc <__hi0bits>:
 80051bc:	0c02      	lsrs	r2, r0, #16
 80051be:	0412      	lsls	r2, r2, #16
 80051c0:	4603      	mov	r3, r0
 80051c2:	b9ca      	cbnz	r2, 80051f8 <__hi0bits+0x3c>
 80051c4:	0403      	lsls	r3, r0, #16
 80051c6:	2010      	movs	r0, #16
 80051c8:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 80051cc:	bf04      	itt	eq
 80051ce:	021b      	lsleq	r3, r3, #8
 80051d0:	3008      	addeq	r0, #8
 80051d2:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 80051d6:	bf04      	itt	eq
 80051d8:	011b      	lsleq	r3, r3, #4
 80051da:	3004      	addeq	r0, #4
 80051dc:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 80051e0:	bf04      	itt	eq
 80051e2:	009b      	lsleq	r3, r3, #2
 80051e4:	3002      	addeq	r0, #2
 80051e6:	2b00      	cmp	r3, #0
 80051e8:	db05      	blt.n	80051f6 <__hi0bits+0x3a>
 80051ea:	f013 4f80 	tst.w	r3, #1073741824	; 0x40000000
 80051ee:	f100 0001 	add.w	r0, r0, #1
 80051f2:	bf08      	it	eq
 80051f4:	2020      	moveq	r0, #32
 80051f6:	4770      	bx	lr
 80051f8:	2000      	movs	r0, #0
 80051fa:	e7e5      	b.n	80051c8 <__hi0bits+0xc>

080051fc <__lo0bits>:
 80051fc:	6803      	ldr	r3, [r0, #0]
 80051fe:	4602      	mov	r2, r0
 8005200:	f013 0007 	ands.w	r0, r3, #7
 8005204:	d00b      	beq.n	800521e <__lo0bits+0x22>
 8005206:	07d9      	lsls	r1, r3, #31
 8005208:	d421      	bmi.n	800524e <__lo0bits+0x52>
 800520a:	0798      	lsls	r0, r3, #30
 800520c:	bf49      	itett	mi
 800520e:	085b      	lsrmi	r3, r3, #1
 8005210:	089b      	lsrpl	r3, r3, #2
 8005212:	2001      	movmi	r0, #1
 8005214:	6013      	strmi	r3, [r2, #0]
 8005216:	bf5c      	itt	pl
 8005218:	2002      	movpl	r0, #2
 800521a:	6013      	strpl	r3, [r2, #0]
 800521c:	4770      	bx	lr
 800521e:	b299      	uxth	r1, r3
 8005220:	b909      	cbnz	r1, 8005226 <__lo0bits+0x2a>
 8005222:	2010      	movs	r0, #16
 8005224:	0c1b      	lsrs	r3, r3, #16
 8005226:	b2d9      	uxtb	r1, r3
 8005228:	b909      	cbnz	r1, 800522e <__lo0bits+0x32>
 800522a:	3008      	adds	r0, #8
 800522c:	0a1b      	lsrs	r3, r3, #8
 800522e:	0719      	lsls	r1, r3, #28
 8005230:	bf04      	itt	eq
 8005232:	091b      	lsreq	r3, r3, #4
 8005234:	3004      	addeq	r0, #4
 8005236:	0799      	lsls	r1, r3, #30
 8005238:	bf04      	itt	eq
 800523a:	089b      	lsreq	r3, r3, #2
 800523c:	3002      	addeq	r0, #2
 800523e:	07d9      	lsls	r1, r3, #31
 8005240:	d403      	bmi.n	800524a <__lo0bits+0x4e>
 8005242:	085b      	lsrs	r3, r3, #1
 8005244:	f100 0001 	add.w	r0, r0, #1
 8005248:	d003      	beq.n	8005252 <__lo0bits+0x56>
 800524a:	6013      	str	r3, [r2, #0]
 800524c:	4770      	bx	lr
 800524e:	2000      	movs	r0, #0
 8005250:	4770      	bx	lr
 8005252:	2020      	movs	r0, #32
 8005254:	4770      	bx	lr
	...

08005258 <__i2b>:
 8005258:	b510      	push	{r4, lr}
 800525a:	460c      	mov	r4, r1
 800525c:	2101      	movs	r1, #1
 800525e:	f7ff ff05 	bl	800506c <_Balloc>
 8005262:	4602      	mov	r2, r0
 8005264:	b928      	cbnz	r0, 8005272 <__i2b+0x1a>
 8005266:	f44f 71a0 	mov.w	r1, #320	; 0x140
 800526a:	4b04      	ldr	r3, [pc, #16]	; (800527c <__i2b+0x24>)
 800526c:	4804      	ldr	r0, [pc, #16]	; (8005280 <__i2b+0x28>)
 800526e:	f000 fcdb 	bl	8005c28 <__assert_func>
 8005272:	2301      	movs	r3, #1
 8005274:	6144      	str	r4, [r0, #20]
 8005276:	6103      	str	r3, [r0, #16]
 8005278:	bd10      	pop	{r4, pc}
 800527a:	bf00      	nop
 800527c:	080068ff 	.word	0x080068ff
 8005280:	08006910 	.word	0x08006910

08005284 <__multiply>:
 8005284:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005288:	4691      	mov	r9, r2
 800528a:	690a      	ldr	r2, [r1, #16]
 800528c:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8005290:	460c      	mov	r4, r1
 8005292:	429a      	cmp	r2, r3
 8005294:	bfbe      	ittt	lt
 8005296:	460b      	movlt	r3, r1
 8005298:	464c      	movlt	r4, r9
 800529a:	4699      	movlt	r9, r3
 800529c:	6927      	ldr	r7, [r4, #16]
 800529e:	f8d9 a010 	ldr.w	sl, [r9, #16]
 80052a2:	68a3      	ldr	r3, [r4, #8]
 80052a4:	6861      	ldr	r1, [r4, #4]
 80052a6:	eb07 060a 	add.w	r6, r7, sl
 80052aa:	42b3      	cmp	r3, r6
 80052ac:	b085      	sub	sp, #20
 80052ae:	bfb8      	it	lt
 80052b0:	3101      	addlt	r1, #1
 80052b2:	f7ff fedb 	bl	800506c <_Balloc>
 80052b6:	b930      	cbnz	r0, 80052c6 <__multiply+0x42>
 80052b8:	4602      	mov	r2, r0
 80052ba:	f240 115d 	movw	r1, #349	; 0x15d
 80052be:	4b43      	ldr	r3, [pc, #268]	; (80053cc <__multiply+0x148>)
 80052c0:	4843      	ldr	r0, [pc, #268]	; (80053d0 <__multiply+0x14c>)
 80052c2:	f000 fcb1 	bl	8005c28 <__assert_func>
 80052c6:	f100 0514 	add.w	r5, r0, #20
 80052ca:	462b      	mov	r3, r5
 80052cc:	2200      	movs	r2, #0
 80052ce:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 80052d2:	4543      	cmp	r3, r8
 80052d4:	d321      	bcc.n	800531a <__multiply+0x96>
 80052d6:	f104 0314 	add.w	r3, r4, #20
 80052da:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 80052de:	f109 0314 	add.w	r3, r9, #20
 80052e2:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 80052e6:	9202      	str	r2, [sp, #8]
 80052e8:	1b3a      	subs	r2, r7, r4
 80052ea:	3a15      	subs	r2, #21
 80052ec:	f022 0203 	bic.w	r2, r2, #3
 80052f0:	3204      	adds	r2, #4
 80052f2:	f104 0115 	add.w	r1, r4, #21
 80052f6:	428f      	cmp	r7, r1
 80052f8:	bf38      	it	cc
 80052fa:	2204      	movcc	r2, #4
 80052fc:	9201      	str	r2, [sp, #4]
 80052fe:	9a02      	ldr	r2, [sp, #8]
 8005300:	9303      	str	r3, [sp, #12]
 8005302:	429a      	cmp	r2, r3
 8005304:	d80c      	bhi.n	8005320 <__multiply+0x9c>
 8005306:	2e00      	cmp	r6, #0
 8005308:	dd03      	ble.n	8005312 <__multiply+0x8e>
 800530a:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800530e:	2b00      	cmp	r3, #0
 8005310:	d059      	beq.n	80053c6 <__multiply+0x142>
 8005312:	6106      	str	r6, [r0, #16]
 8005314:	b005      	add	sp, #20
 8005316:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800531a:	f843 2b04 	str.w	r2, [r3], #4
 800531e:	e7d8      	b.n	80052d2 <__multiply+0x4e>
 8005320:	f8b3 a000 	ldrh.w	sl, [r3]
 8005324:	f1ba 0f00 	cmp.w	sl, #0
 8005328:	d023      	beq.n	8005372 <__multiply+0xee>
 800532a:	46a9      	mov	r9, r5
 800532c:	f04f 0c00 	mov.w	ip, #0
 8005330:	f104 0e14 	add.w	lr, r4, #20
 8005334:	f85e 2b04 	ldr.w	r2, [lr], #4
 8005338:	f8d9 1000 	ldr.w	r1, [r9]
 800533c:	fa1f fb82 	uxth.w	fp, r2
 8005340:	b289      	uxth	r1, r1
 8005342:	fb0a 110b 	mla	r1, sl, fp, r1
 8005346:	4461      	add	r1, ip
 8005348:	f8d9 c000 	ldr.w	ip, [r9]
 800534c:	0c12      	lsrs	r2, r2, #16
 800534e:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
 8005352:	fb0a c202 	mla	r2, sl, r2, ip
 8005356:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800535a:	b289      	uxth	r1, r1
 800535c:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8005360:	4577      	cmp	r7, lr
 8005362:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8005366:	f849 1b04 	str.w	r1, [r9], #4
 800536a:	d8e3      	bhi.n	8005334 <__multiply+0xb0>
 800536c:	9a01      	ldr	r2, [sp, #4]
 800536e:	f845 c002 	str.w	ip, [r5, r2]
 8005372:	9a03      	ldr	r2, [sp, #12]
 8005374:	3304      	adds	r3, #4
 8005376:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800537a:	f1b9 0f00 	cmp.w	r9, #0
 800537e:	d020      	beq.n	80053c2 <__multiply+0x13e>
 8005380:	46ae      	mov	lr, r5
 8005382:	f04f 0a00 	mov.w	sl, #0
 8005386:	6829      	ldr	r1, [r5, #0]
 8005388:	f104 0c14 	add.w	ip, r4, #20
 800538c:	f8bc b000 	ldrh.w	fp, [ip]
 8005390:	f8be 2002 	ldrh.w	r2, [lr, #2]
 8005394:	b289      	uxth	r1, r1
 8005396:	fb09 220b 	mla	r2, r9, fp, r2
 800539a:	4492      	add	sl, r2
 800539c:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 80053a0:	f84e 1b04 	str.w	r1, [lr], #4
 80053a4:	f85c 2b04 	ldr.w	r2, [ip], #4
 80053a8:	f8be 1000 	ldrh.w	r1, [lr]
 80053ac:	0c12      	lsrs	r2, r2, #16
 80053ae:	fb09 1102 	mla	r1, r9, r2, r1
 80053b2:	4567      	cmp	r7, ip
 80053b4:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 80053b8:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 80053bc:	d8e6      	bhi.n	800538c <__multiply+0x108>
 80053be:	9a01      	ldr	r2, [sp, #4]
 80053c0:	50a9      	str	r1, [r5, r2]
 80053c2:	3504      	adds	r5, #4
 80053c4:	e79b      	b.n	80052fe <__multiply+0x7a>
 80053c6:	3e01      	subs	r6, #1
 80053c8:	e79d      	b.n	8005306 <__multiply+0x82>
 80053ca:	bf00      	nop
 80053cc:	080068ff 	.word	0x080068ff
 80053d0:	08006910 	.word	0x08006910

080053d4 <__pow5mult>:
 80053d4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80053d8:	4615      	mov	r5, r2
 80053da:	f012 0203 	ands.w	r2, r2, #3
 80053de:	4606      	mov	r6, r0
 80053e0:	460f      	mov	r7, r1
 80053e2:	d007      	beq.n	80053f4 <__pow5mult+0x20>
 80053e4:	4c25      	ldr	r4, [pc, #148]	; (800547c <__pow5mult+0xa8>)
 80053e6:	3a01      	subs	r2, #1
 80053e8:	2300      	movs	r3, #0
 80053ea:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 80053ee:	f7ff fe9f 	bl	8005130 <__multadd>
 80053f2:	4607      	mov	r7, r0
 80053f4:	10ad      	asrs	r5, r5, #2
 80053f6:	d03d      	beq.n	8005474 <__pow5mult+0xa0>
 80053f8:	6a74      	ldr	r4, [r6, #36]	; 0x24
 80053fa:	b97c      	cbnz	r4, 800541c <__pow5mult+0x48>
 80053fc:	2010      	movs	r0, #16
 80053fe:	f7ff fe11 	bl	8005024 <malloc>
 8005402:	4602      	mov	r2, r0
 8005404:	6270      	str	r0, [r6, #36]	; 0x24
 8005406:	b928      	cbnz	r0, 8005414 <__pow5mult+0x40>
 8005408:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 800540c:	4b1c      	ldr	r3, [pc, #112]	; (8005480 <__pow5mult+0xac>)
 800540e:	481d      	ldr	r0, [pc, #116]	; (8005484 <__pow5mult+0xb0>)
 8005410:	f000 fc0a 	bl	8005c28 <__assert_func>
 8005414:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8005418:	6004      	str	r4, [r0, #0]
 800541a:	60c4      	str	r4, [r0, #12]
 800541c:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8005420:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8005424:	b94c      	cbnz	r4, 800543a <__pow5mult+0x66>
 8005426:	f240 2171 	movw	r1, #625	; 0x271
 800542a:	4630      	mov	r0, r6
 800542c:	f7ff ff14 	bl	8005258 <__i2b>
 8005430:	2300      	movs	r3, #0
 8005432:	4604      	mov	r4, r0
 8005434:	f8c8 0008 	str.w	r0, [r8, #8]
 8005438:	6003      	str	r3, [r0, #0]
 800543a:	f04f 0900 	mov.w	r9, #0
 800543e:	07eb      	lsls	r3, r5, #31
 8005440:	d50a      	bpl.n	8005458 <__pow5mult+0x84>
 8005442:	4639      	mov	r1, r7
 8005444:	4622      	mov	r2, r4
 8005446:	4630      	mov	r0, r6
 8005448:	f7ff ff1c 	bl	8005284 <__multiply>
 800544c:	4680      	mov	r8, r0
 800544e:	4639      	mov	r1, r7
 8005450:	4630      	mov	r0, r6
 8005452:	f7ff fe4b 	bl	80050ec <_Bfree>
 8005456:	4647      	mov	r7, r8
 8005458:	106d      	asrs	r5, r5, #1
 800545a:	d00b      	beq.n	8005474 <__pow5mult+0xa0>
 800545c:	6820      	ldr	r0, [r4, #0]
 800545e:	b938      	cbnz	r0, 8005470 <__pow5mult+0x9c>
 8005460:	4622      	mov	r2, r4
 8005462:	4621      	mov	r1, r4
 8005464:	4630      	mov	r0, r6
 8005466:	f7ff ff0d 	bl	8005284 <__multiply>
 800546a:	6020      	str	r0, [r4, #0]
 800546c:	f8c0 9000 	str.w	r9, [r0]
 8005470:	4604      	mov	r4, r0
 8005472:	e7e4      	b.n	800543e <__pow5mult+0x6a>
 8005474:	4638      	mov	r0, r7
 8005476:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800547a:	bf00      	nop
 800547c:	08006a60 	.word	0x08006a60
 8005480:	0800688d 	.word	0x0800688d
 8005484:	08006910 	.word	0x08006910

08005488 <__lshift>:
 8005488:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800548c:	460c      	mov	r4, r1
 800548e:	4607      	mov	r7, r0
 8005490:	4691      	mov	r9, r2
 8005492:	6923      	ldr	r3, [r4, #16]
 8005494:	6849      	ldr	r1, [r1, #4]
 8005496:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800549a:	68a3      	ldr	r3, [r4, #8]
 800549c:	ea4f 1a62 	mov.w	sl, r2, asr #5
 80054a0:	f108 0601 	add.w	r6, r8, #1
 80054a4:	42b3      	cmp	r3, r6
 80054a6:	db0b      	blt.n	80054c0 <__lshift+0x38>
 80054a8:	4638      	mov	r0, r7
 80054aa:	f7ff fddf 	bl	800506c <_Balloc>
 80054ae:	4605      	mov	r5, r0
 80054b0:	b948      	cbnz	r0, 80054c6 <__lshift+0x3e>
 80054b2:	4602      	mov	r2, r0
 80054b4:	f240 11d9 	movw	r1, #473	; 0x1d9
 80054b8:	4b29      	ldr	r3, [pc, #164]	; (8005560 <__lshift+0xd8>)
 80054ba:	482a      	ldr	r0, [pc, #168]	; (8005564 <__lshift+0xdc>)
 80054bc:	f000 fbb4 	bl	8005c28 <__assert_func>
 80054c0:	3101      	adds	r1, #1
 80054c2:	005b      	lsls	r3, r3, #1
 80054c4:	e7ee      	b.n	80054a4 <__lshift+0x1c>
 80054c6:	2300      	movs	r3, #0
 80054c8:	f100 0114 	add.w	r1, r0, #20
 80054cc:	f100 0210 	add.w	r2, r0, #16
 80054d0:	4618      	mov	r0, r3
 80054d2:	4553      	cmp	r3, sl
 80054d4:	db37      	blt.n	8005546 <__lshift+0xbe>
 80054d6:	6920      	ldr	r0, [r4, #16]
 80054d8:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 80054dc:	f104 0314 	add.w	r3, r4, #20
 80054e0:	f019 091f 	ands.w	r9, r9, #31
 80054e4:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 80054e8:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 80054ec:	d02f      	beq.n	800554e <__lshift+0xc6>
 80054ee:	468a      	mov	sl, r1
 80054f0:	f04f 0c00 	mov.w	ip, #0
 80054f4:	f1c9 0e20 	rsb	lr, r9, #32
 80054f8:	681a      	ldr	r2, [r3, #0]
 80054fa:	fa02 f209 	lsl.w	r2, r2, r9
 80054fe:	ea42 020c 	orr.w	r2, r2, ip
 8005502:	f84a 2b04 	str.w	r2, [sl], #4
 8005506:	f853 2b04 	ldr.w	r2, [r3], #4
 800550a:	4298      	cmp	r0, r3
 800550c:	fa22 fc0e 	lsr.w	ip, r2, lr
 8005510:	d8f2      	bhi.n	80054f8 <__lshift+0x70>
 8005512:	1b03      	subs	r3, r0, r4
 8005514:	3b15      	subs	r3, #21
 8005516:	f023 0303 	bic.w	r3, r3, #3
 800551a:	3304      	adds	r3, #4
 800551c:	f104 0215 	add.w	r2, r4, #21
 8005520:	4290      	cmp	r0, r2
 8005522:	bf38      	it	cc
 8005524:	2304      	movcc	r3, #4
 8005526:	f841 c003 	str.w	ip, [r1, r3]
 800552a:	f1bc 0f00 	cmp.w	ip, #0
 800552e:	d001      	beq.n	8005534 <__lshift+0xac>
 8005530:	f108 0602 	add.w	r6, r8, #2
 8005534:	3e01      	subs	r6, #1
 8005536:	4638      	mov	r0, r7
 8005538:	4621      	mov	r1, r4
 800553a:	612e      	str	r6, [r5, #16]
 800553c:	f7ff fdd6 	bl	80050ec <_Bfree>
 8005540:	4628      	mov	r0, r5
 8005542:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005546:	f842 0f04 	str.w	r0, [r2, #4]!
 800554a:	3301      	adds	r3, #1
 800554c:	e7c1      	b.n	80054d2 <__lshift+0x4a>
 800554e:	3904      	subs	r1, #4
 8005550:	f853 2b04 	ldr.w	r2, [r3], #4
 8005554:	4298      	cmp	r0, r3
 8005556:	f841 2f04 	str.w	r2, [r1, #4]!
 800555a:	d8f9      	bhi.n	8005550 <__lshift+0xc8>
 800555c:	e7ea      	b.n	8005534 <__lshift+0xac>
 800555e:	bf00      	nop
 8005560:	080068ff 	.word	0x080068ff
 8005564:	08006910 	.word	0x08006910

08005568 <__mcmp>:
 8005568:	4603      	mov	r3, r0
 800556a:	690a      	ldr	r2, [r1, #16]
 800556c:	6900      	ldr	r0, [r0, #16]
 800556e:	b530      	push	{r4, r5, lr}
 8005570:	1a80      	subs	r0, r0, r2
 8005572:	d10d      	bne.n	8005590 <__mcmp+0x28>
 8005574:	3314      	adds	r3, #20
 8005576:	3114      	adds	r1, #20
 8005578:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800557c:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8005580:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8005584:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8005588:	4295      	cmp	r5, r2
 800558a:	d002      	beq.n	8005592 <__mcmp+0x2a>
 800558c:	d304      	bcc.n	8005598 <__mcmp+0x30>
 800558e:	2001      	movs	r0, #1
 8005590:	bd30      	pop	{r4, r5, pc}
 8005592:	42a3      	cmp	r3, r4
 8005594:	d3f4      	bcc.n	8005580 <__mcmp+0x18>
 8005596:	e7fb      	b.n	8005590 <__mcmp+0x28>
 8005598:	f04f 30ff 	mov.w	r0, #4294967295
 800559c:	e7f8      	b.n	8005590 <__mcmp+0x28>
	...

080055a0 <__mdiff>:
 80055a0:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80055a4:	460d      	mov	r5, r1
 80055a6:	4607      	mov	r7, r0
 80055a8:	4611      	mov	r1, r2
 80055aa:	4628      	mov	r0, r5
 80055ac:	4614      	mov	r4, r2
 80055ae:	f7ff ffdb 	bl	8005568 <__mcmp>
 80055b2:	1e06      	subs	r6, r0, #0
 80055b4:	d111      	bne.n	80055da <__mdiff+0x3a>
 80055b6:	4631      	mov	r1, r6
 80055b8:	4638      	mov	r0, r7
 80055ba:	f7ff fd57 	bl	800506c <_Balloc>
 80055be:	4602      	mov	r2, r0
 80055c0:	b928      	cbnz	r0, 80055ce <__mdiff+0x2e>
 80055c2:	f240 2132 	movw	r1, #562	; 0x232
 80055c6:	4b3a      	ldr	r3, [pc, #232]	; (80056b0 <__mdiff+0x110>)
 80055c8:	483a      	ldr	r0, [pc, #232]	; (80056b4 <__mdiff+0x114>)
 80055ca:	f000 fb2d 	bl	8005c28 <__assert_func>
 80055ce:	2301      	movs	r3, #1
 80055d0:	e9c0 3604 	strd	r3, r6, [r0, #16]
 80055d4:	4610      	mov	r0, r2
 80055d6:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80055da:	bfa4      	itt	ge
 80055dc:	4623      	movge	r3, r4
 80055de:	462c      	movge	r4, r5
 80055e0:	4638      	mov	r0, r7
 80055e2:	6861      	ldr	r1, [r4, #4]
 80055e4:	bfa6      	itte	ge
 80055e6:	461d      	movge	r5, r3
 80055e8:	2600      	movge	r6, #0
 80055ea:	2601      	movlt	r6, #1
 80055ec:	f7ff fd3e 	bl	800506c <_Balloc>
 80055f0:	4602      	mov	r2, r0
 80055f2:	b918      	cbnz	r0, 80055fc <__mdiff+0x5c>
 80055f4:	f44f 7110 	mov.w	r1, #576	; 0x240
 80055f8:	4b2d      	ldr	r3, [pc, #180]	; (80056b0 <__mdiff+0x110>)
 80055fa:	e7e5      	b.n	80055c8 <__mdiff+0x28>
 80055fc:	f102 0814 	add.w	r8, r2, #20
 8005600:	46c2      	mov	sl, r8
 8005602:	f04f 0c00 	mov.w	ip, #0
 8005606:	6927      	ldr	r7, [r4, #16]
 8005608:	60c6      	str	r6, [r0, #12]
 800560a:	692e      	ldr	r6, [r5, #16]
 800560c:	f104 0014 	add.w	r0, r4, #20
 8005610:	f105 0914 	add.w	r9, r5, #20
 8005614:	eb00 0e87 	add.w	lr, r0, r7, lsl #2
 8005618:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 800561c:	3410      	adds	r4, #16
 800561e:	f854 bf04 	ldr.w	fp, [r4, #4]!
 8005622:	f859 3b04 	ldr.w	r3, [r9], #4
 8005626:	fa1f f18b 	uxth.w	r1, fp
 800562a:	448c      	add	ip, r1
 800562c:	b299      	uxth	r1, r3
 800562e:	0c1b      	lsrs	r3, r3, #16
 8005630:	ebac 0101 	sub.w	r1, ip, r1
 8005634:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8005638:	eb03 4321 	add.w	r3, r3, r1, asr #16
 800563c:	b289      	uxth	r1, r1
 800563e:	ea4f 4c23 	mov.w	ip, r3, asr #16
 8005642:	454e      	cmp	r6, r9
 8005644:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8005648:	f84a 3b04 	str.w	r3, [sl], #4
 800564c:	d8e7      	bhi.n	800561e <__mdiff+0x7e>
 800564e:	1b73      	subs	r3, r6, r5
 8005650:	3b15      	subs	r3, #21
 8005652:	f023 0303 	bic.w	r3, r3, #3
 8005656:	3515      	adds	r5, #21
 8005658:	3304      	adds	r3, #4
 800565a:	42ae      	cmp	r6, r5
 800565c:	bf38      	it	cc
 800565e:	2304      	movcc	r3, #4
 8005660:	4418      	add	r0, r3
 8005662:	4443      	add	r3, r8
 8005664:	461e      	mov	r6, r3
 8005666:	4605      	mov	r5, r0
 8005668:	4575      	cmp	r5, lr
 800566a:	d30e      	bcc.n	800568a <__mdiff+0xea>
 800566c:	f10e 0103 	add.w	r1, lr, #3
 8005670:	1a09      	subs	r1, r1, r0
 8005672:	f021 0103 	bic.w	r1, r1, #3
 8005676:	3803      	subs	r0, #3
 8005678:	4586      	cmp	lr, r0
 800567a:	bf38      	it	cc
 800567c:	2100      	movcc	r1, #0
 800567e:	4419      	add	r1, r3
 8005680:	f851 3d04 	ldr.w	r3, [r1, #-4]!
 8005684:	b18b      	cbz	r3, 80056aa <__mdiff+0x10a>
 8005686:	6117      	str	r7, [r2, #16]
 8005688:	e7a4      	b.n	80055d4 <__mdiff+0x34>
 800568a:	f855 8b04 	ldr.w	r8, [r5], #4
 800568e:	fa1f f188 	uxth.w	r1, r8
 8005692:	4461      	add	r1, ip
 8005694:	140c      	asrs	r4, r1, #16
 8005696:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 800569a:	b289      	uxth	r1, r1
 800569c:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 80056a0:	ea4f 4c24 	mov.w	ip, r4, asr #16
 80056a4:	f846 1b04 	str.w	r1, [r6], #4
 80056a8:	e7de      	b.n	8005668 <__mdiff+0xc8>
 80056aa:	3f01      	subs	r7, #1
 80056ac:	e7e8      	b.n	8005680 <__mdiff+0xe0>
 80056ae:	bf00      	nop
 80056b0:	080068ff 	.word	0x080068ff
 80056b4:	08006910 	.word	0x08006910

080056b8 <__d2b>:
 80056b8:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 80056bc:	2101      	movs	r1, #1
 80056be:	e9dd 7608 	ldrd	r7, r6, [sp, #32]
 80056c2:	4690      	mov	r8, r2
 80056c4:	461d      	mov	r5, r3
 80056c6:	f7ff fcd1 	bl	800506c <_Balloc>
 80056ca:	4604      	mov	r4, r0
 80056cc:	b930      	cbnz	r0, 80056dc <__d2b+0x24>
 80056ce:	4602      	mov	r2, r0
 80056d0:	f240 310a 	movw	r1, #778	; 0x30a
 80056d4:	4b24      	ldr	r3, [pc, #144]	; (8005768 <__d2b+0xb0>)
 80056d6:	4825      	ldr	r0, [pc, #148]	; (800576c <__d2b+0xb4>)
 80056d8:	f000 faa6 	bl	8005c28 <__assert_func>
 80056dc:	f3c5 0313 	ubfx	r3, r5, #0, #20
 80056e0:	f3c5 550a 	ubfx	r5, r5, #20, #11
 80056e4:	bb2d      	cbnz	r5, 8005732 <__d2b+0x7a>
 80056e6:	9301      	str	r3, [sp, #4]
 80056e8:	f1b8 0300 	subs.w	r3, r8, #0
 80056ec:	d026      	beq.n	800573c <__d2b+0x84>
 80056ee:	4668      	mov	r0, sp
 80056f0:	9300      	str	r3, [sp, #0]
 80056f2:	f7ff fd83 	bl	80051fc <__lo0bits>
 80056f6:	9900      	ldr	r1, [sp, #0]
 80056f8:	b1f0      	cbz	r0, 8005738 <__d2b+0x80>
 80056fa:	9a01      	ldr	r2, [sp, #4]
 80056fc:	f1c0 0320 	rsb	r3, r0, #32
 8005700:	fa02 f303 	lsl.w	r3, r2, r3
 8005704:	430b      	orrs	r3, r1
 8005706:	40c2      	lsrs	r2, r0
 8005708:	6163      	str	r3, [r4, #20]
 800570a:	9201      	str	r2, [sp, #4]
 800570c:	9b01      	ldr	r3, [sp, #4]
 800570e:	2b00      	cmp	r3, #0
 8005710:	bf14      	ite	ne
 8005712:	2102      	movne	r1, #2
 8005714:	2101      	moveq	r1, #1
 8005716:	61a3      	str	r3, [r4, #24]
 8005718:	6121      	str	r1, [r4, #16]
 800571a:	b1c5      	cbz	r5, 800574e <__d2b+0x96>
 800571c:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8005720:	4405      	add	r5, r0
 8005722:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8005726:	603d      	str	r5, [r7, #0]
 8005728:	6030      	str	r0, [r6, #0]
 800572a:	4620      	mov	r0, r4
 800572c:	b002      	add	sp, #8
 800572e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005732:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8005736:	e7d6      	b.n	80056e6 <__d2b+0x2e>
 8005738:	6161      	str	r1, [r4, #20]
 800573a:	e7e7      	b.n	800570c <__d2b+0x54>
 800573c:	a801      	add	r0, sp, #4
 800573e:	f7ff fd5d 	bl	80051fc <__lo0bits>
 8005742:	2101      	movs	r1, #1
 8005744:	9b01      	ldr	r3, [sp, #4]
 8005746:	6121      	str	r1, [r4, #16]
 8005748:	6163      	str	r3, [r4, #20]
 800574a:	3020      	adds	r0, #32
 800574c:	e7e5      	b.n	800571a <__d2b+0x62>
 800574e:	eb04 0381 	add.w	r3, r4, r1, lsl #2
 8005752:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8005756:	6038      	str	r0, [r7, #0]
 8005758:	6918      	ldr	r0, [r3, #16]
 800575a:	f7ff fd2f 	bl	80051bc <__hi0bits>
 800575e:	ebc0 1141 	rsb	r1, r0, r1, lsl #5
 8005762:	6031      	str	r1, [r6, #0]
 8005764:	e7e1      	b.n	800572a <__d2b+0x72>
 8005766:	bf00      	nop
 8005768:	080068ff 	.word	0x080068ff
 800576c:	08006910 	.word	0x08006910

08005770 <_calloc_r>:
 8005770:	b570      	push	{r4, r5, r6, lr}
 8005772:	fba1 5402 	umull	r5, r4, r1, r2
 8005776:	b934      	cbnz	r4, 8005786 <_calloc_r+0x16>
 8005778:	4629      	mov	r1, r5
 800577a:	f000 f875 	bl	8005868 <_malloc_r>
 800577e:	4606      	mov	r6, r0
 8005780:	b928      	cbnz	r0, 800578e <_calloc_r+0x1e>
 8005782:	4630      	mov	r0, r6
 8005784:	bd70      	pop	{r4, r5, r6, pc}
 8005786:	220c      	movs	r2, #12
 8005788:	2600      	movs	r6, #0
 800578a:	6002      	str	r2, [r0, #0]
 800578c:	e7f9      	b.n	8005782 <_calloc_r+0x12>
 800578e:	462a      	mov	r2, r5
 8005790:	4621      	mov	r1, r4
 8005792:	f7fe f93f 	bl	8003a14 <memset>
 8005796:	e7f4      	b.n	8005782 <_calloc_r+0x12>

08005798 <_free_r>:
 8005798:	b538      	push	{r3, r4, r5, lr}
 800579a:	4605      	mov	r5, r0
 800579c:	2900      	cmp	r1, #0
 800579e:	d040      	beq.n	8005822 <_free_r+0x8a>
 80057a0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80057a4:	1f0c      	subs	r4, r1, #4
 80057a6:	2b00      	cmp	r3, #0
 80057a8:	bfb8      	it	lt
 80057aa:	18e4      	addlt	r4, r4, r3
 80057ac:	f000 fa98 	bl	8005ce0 <__malloc_lock>
 80057b0:	4a1c      	ldr	r2, [pc, #112]	; (8005824 <_free_r+0x8c>)
 80057b2:	6813      	ldr	r3, [r2, #0]
 80057b4:	b933      	cbnz	r3, 80057c4 <_free_r+0x2c>
 80057b6:	6063      	str	r3, [r4, #4]
 80057b8:	6014      	str	r4, [r2, #0]
 80057ba:	4628      	mov	r0, r5
 80057bc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80057c0:	f000 ba94 	b.w	8005cec <__malloc_unlock>
 80057c4:	42a3      	cmp	r3, r4
 80057c6:	d908      	bls.n	80057da <_free_r+0x42>
 80057c8:	6820      	ldr	r0, [r4, #0]
 80057ca:	1821      	adds	r1, r4, r0
 80057cc:	428b      	cmp	r3, r1
 80057ce:	bf01      	itttt	eq
 80057d0:	6819      	ldreq	r1, [r3, #0]
 80057d2:	685b      	ldreq	r3, [r3, #4]
 80057d4:	1809      	addeq	r1, r1, r0
 80057d6:	6021      	streq	r1, [r4, #0]
 80057d8:	e7ed      	b.n	80057b6 <_free_r+0x1e>
 80057da:	461a      	mov	r2, r3
 80057dc:	685b      	ldr	r3, [r3, #4]
 80057de:	b10b      	cbz	r3, 80057e4 <_free_r+0x4c>
 80057e0:	42a3      	cmp	r3, r4
 80057e2:	d9fa      	bls.n	80057da <_free_r+0x42>
 80057e4:	6811      	ldr	r1, [r2, #0]
 80057e6:	1850      	adds	r0, r2, r1
 80057e8:	42a0      	cmp	r0, r4
 80057ea:	d10b      	bne.n	8005804 <_free_r+0x6c>
 80057ec:	6820      	ldr	r0, [r4, #0]
 80057ee:	4401      	add	r1, r0
 80057f0:	1850      	adds	r0, r2, r1
 80057f2:	4283      	cmp	r3, r0
 80057f4:	6011      	str	r1, [r2, #0]
 80057f6:	d1e0      	bne.n	80057ba <_free_r+0x22>
 80057f8:	6818      	ldr	r0, [r3, #0]
 80057fa:	685b      	ldr	r3, [r3, #4]
 80057fc:	4401      	add	r1, r0
 80057fe:	6011      	str	r1, [r2, #0]
 8005800:	6053      	str	r3, [r2, #4]
 8005802:	e7da      	b.n	80057ba <_free_r+0x22>
 8005804:	d902      	bls.n	800580c <_free_r+0x74>
 8005806:	230c      	movs	r3, #12
 8005808:	602b      	str	r3, [r5, #0]
 800580a:	e7d6      	b.n	80057ba <_free_r+0x22>
 800580c:	6820      	ldr	r0, [r4, #0]
 800580e:	1821      	adds	r1, r4, r0
 8005810:	428b      	cmp	r3, r1
 8005812:	bf01      	itttt	eq
 8005814:	6819      	ldreq	r1, [r3, #0]
 8005816:	685b      	ldreq	r3, [r3, #4]
 8005818:	1809      	addeq	r1, r1, r0
 800581a:	6021      	streq	r1, [r4, #0]
 800581c:	6063      	str	r3, [r4, #4]
 800581e:	6054      	str	r4, [r2, #4]
 8005820:	e7cb      	b.n	80057ba <_free_r+0x22>
 8005822:	bd38      	pop	{r3, r4, r5, pc}
 8005824:	20000324 	.word	0x20000324

08005828 <sbrk_aligned>:
 8005828:	b570      	push	{r4, r5, r6, lr}
 800582a:	4e0e      	ldr	r6, [pc, #56]	; (8005864 <sbrk_aligned+0x3c>)
 800582c:	460c      	mov	r4, r1
 800582e:	6831      	ldr	r1, [r6, #0]
 8005830:	4605      	mov	r5, r0
 8005832:	b911      	cbnz	r1, 800583a <sbrk_aligned+0x12>
 8005834:	f000 f9e8 	bl	8005c08 <_sbrk_r>
 8005838:	6030      	str	r0, [r6, #0]
 800583a:	4621      	mov	r1, r4
 800583c:	4628      	mov	r0, r5
 800583e:	f000 f9e3 	bl	8005c08 <_sbrk_r>
 8005842:	1c43      	adds	r3, r0, #1
 8005844:	d00a      	beq.n	800585c <sbrk_aligned+0x34>
 8005846:	1cc4      	adds	r4, r0, #3
 8005848:	f024 0403 	bic.w	r4, r4, #3
 800584c:	42a0      	cmp	r0, r4
 800584e:	d007      	beq.n	8005860 <sbrk_aligned+0x38>
 8005850:	1a21      	subs	r1, r4, r0
 8005852:	4628      	mov	r0, r5
 8005854:	f000 f9d8 	bl	8005c08 <_sbrk_r>
 8005858:	3001      	adds	r0, #1
 800585a:	d101      	bne.n	8005860 <sbrk_aligned+0x38>
 800585c:	f04f 34ff 	mov.w	r4, #4294967295
 8005860:	4620      	mov	r0, r4
 8005862:	bd70      	pop	{r4, r5, r6, pc}
 8005864:	20000328 	.word	0x20000328

08005868 <_malloc_r>:
 8005868:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800586c:	1ccd      	adds	r5, r1, #3
 800586e:	f025 0503 	bic.w	r5, r5, #3
 8005872:	3508      	adds	r5, #8
 8005874:	2d0c      	cmp	r5, #12
 8005876:	bf38      	it	cc
 8005878:	250c      	movcc	r5, #12
 800587a:	2d00      	cmp	r5, #0
 800587c:	4607      	mov	r7, r0
 800587e:	db01      	blt.n	8005884 <_malloc_r+0x1c>
 8005880:	42a9      	cmp	r1, r5
 8005882:	d905      	bls.n	8005890 <_malloc_r+0x28>
 8005884:	230c      	movs	r3, #12
 8005886:	2600      	movs	r6, #0
 8005888:	603b      	str	r3, [r7, #0]
 800588a:	4630      	mov	r0, r6
 800588c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005890:	4e2e      	ldr	r6, [pc, #184]	; (800594c <_malloc_r+0xe4>)
 8005892:	f000 fa25 	bl	8005ce0 <__malloc_lock>
 8005896:	6833      	ldr	r3, [r6, #0]
 8005898:	461c      	mov	r4, r3
 800589a:	bb34      	cbnz	r4, 80058ea <_malloc_r+0x82>
 800589c:	4629      	mov	r1, r5
 800589e:	4638      	mov	r0, r7
 80058a0:	f7ff ffc2 	bl	8005828 <sbrk_aligned>
 80058a4:	1c43      	adds	r3, r0, #1
 80058a6:	4604      	mov	r4, r0
 80058a8:	d14d      	bne.n	8005946 <_malloc_r+0xde>
 80058aa:	6834      	ldr	r4, [r6, #0]
 80058ac:	4626      	mov	r6, r4
 80058ae:	2e00      	cmp	r6, #0
 80058b0:	d140      	bne.n	8005934 <_malloc_r+0xcc>
 80058b2:	6823      	ldr	r3, [r4, #0]
 80058b4:	4631      	mov	r1, r6
 80058b6:	4638      	mov	r0, r7
 80058b8:	eb04 0803 	add.w	r8, r4, r3
 80058bc:	f000 f9a4 	bl	8005c08 <_sbrk_r>
 80058c0:	4580      	cmp	r8, r0
 80058c2:	d13a      	bne.n	800593a <_malloc_r+0xd2>
 80058c4:	6821      	ldr	r1, [r4, #0]
 80058c6:	3503      	adds	r5, #3
 80058c8:	1a6d      	subs	r5, r5, r1
 80058ca:	f025 0503 	bic.w	r5, r5, #3
 80058ce:	3508      	adds	r5, #8
 80058d0:	2d0c      	cmp	r5, #12
 80058d2:	bf38      	it	cc
 80058d4:	250c      	movcc	r5, #12
 80058d6:	4638      	mov	r0, r7
 80058d8:	4629      	mov	r1, r5
 80058da:	f7ff ffa5 	bl	8005828 <sbrk_aligned>
 80058de:	3001      	adds	r0, #1
 80058e0:	d02b      	beq.n	800593a <_malloc_r+0xd2>
 80058e2:	6823      	ldr	r3, [r4, #0]
 80058e4:	442b      	add	r3, r5
 80058e6:	6023      	str	r3, [r4, #0]
 80058e8:	e00e      	b.n	8005908 <_malloc_r+0xa0>
 80058ea:	6822      	ldr	r2, [r4, #0]
 80058ec:	1b52      	subs	r2, r2, r5
 80058ee:	d41e      	bmi.n	800592e <_malloc_r+0xc6>
 80058f0:	2a0b      	cmp	r2, #11
 80058f2:	d916      	bls.n	8005922 <_malloc_r+0xba>
 80058f4:	1961      	adds	r1, r4, r5
 80058f6:	42a3      	cmp	r3, r4
 80058f8:	6025      	str	r5, [r4, #0]
 80058fa:	bf18      	it	ne
 80058fc:	6059      	strne	r1, [r3, #4]
 80058fe:	6863      	ldr	r3, [r4, #4]
 8005900:	bf08      	it	eq
 8005902:	6031      	streq	r1, [r6, #0]
 8005904:	5162      	str	r2, [r4, r5]
 8005906:	604b      	str	r3, [r1, #4]
 8005908:	4638      	mov	r0, r7
 800590a:	f104 060b 	add.w	r6, r4, #11
 800590e:	f000 f9ed 	bl	8005cec <__malloc_unlock>
 8005912:	f026 0607 	bic.w	r6, r6, #7
 8005916:	1d23      	adds	r3, r4, #4
 8005918:	1af2      	subs	r2, r6, r3
 800591a:	d0b6      	beq.n	800588a <_malloc_r+0x22>
 800591c:	1b9b      	subs	r3, r3, r6
 800591e:	50a3      	str	r3, [r4, r2]
 8005920:	e7b3      	b.n	800588a <_malloc_r+0x22>
 8005922:	6862      	ldr	r2, [r4, #4]
 8005924:	42a3      	cmp	r3, r4
 8005926:	bf0c      	ite	eq
 8005928:	6032      	streq	r2, [r6, #0]
 800592a:	605a      	strne	r2, [r3, #4]
 800592c:	e7ec      	b.n	8005908 <_malloc_r+0xa0>
 800592e:	4623      	mov	r3, r4
 8005930:	6864      	ldr	r4, [r4, #4]
 8005932:	e7b2      	b.n	800589a <_malloc_r+0x32>
 8005934:	4634      	mov	r4, r6
 8005936:	6876      	ldr	r6, [r6, #4]
 8005938:	e7b9      	b.n	80058ae <_malloc_r+0x46>
 800593a:	230c      	movs	r3, #12
 800593c:	4638      	mov	r0, r7
 800593e:	603b      	str	r3, [r7, #0]
 8005940:	f000 f9d4 	bl	8005cec <__malloc_unlock>
 8005944:	e7a1      	b.n	800588a <_malloc_r+0x22>
 8005946:	6025      	str	r5, [r4, #0]
 8005948:	e7de      	b.n	8005908 <_malloc_r+0xa0>
 800594a:	bf00      	nop
 800594c:	20000324 	.word	0x20000324

08005950 <__ssputs_r>:
 8005950:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005954:	688e      	ldr	r6, [r1, #8]
 8005956:	4682      	mov	sl, r0
 8005958:	429e      	cmp	r6, r3
 800595a:	460c      	mov	r4, r1
 800595c:	4690      	mov	r8, r2
 800595e:	461f      	mov	r7, r3
 8005960:	d838      	bhi.n	80059d4 <__ssputs_r+0x84>
 8005962:	898a      	ldrh	r2, [r1, #12]
 8005964:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8005968:	d032      	beq.n	80059d0 <__ssputs_r+0x80>
 800596a:	6825      	ldr	r5, [r4, #0]
 800596c:	6909      	ldr	r1, [r1, #16]
 800596e:	3301      	adds	r3, #1
 8005970:	eba5 0901 	sub.w	r9, r5, r1
 8005974:	6965      	ldr	r5, [r4, #20]
 8005976:	444b      	add	r3, r9
 8005978:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800597c:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8005980:	106d      	asrs	r5, r5, #1
 8005982:	429d      	cmp	r5, r3
 8005984:	bf38      	it	cc
 8005986:	461d      	movcc	r5, r3
 8005988:	0553      	lsls	r3, r2, #21
 800598a:	d531      	bpl.n	80059f0 <__ssputs_r+0xa0>
 800598c:	4629      	mov	r1, r5
 800598e:	f7ff ff6b 	bl	8005868 <_malloc_r>
 8005992:	4606      	mov	r6, r0
 8005994:	b950      	cbnz	r0, 80059ac <__ssputs_r+0x5c>
 8005996:	230c      	movs	r3, #12
 8005998:	f04f 30ff 	mov.w	r0, #4294967295
 800599c:	f8ca 3000 	str.w	r3, [sl]
 80059a0:	89a3      	ldrh	r3, [r4, #12]
 80059a2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80059a6:	81a3      	strh	r3, [r4, #12]
 80059a8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80059ac:	464a      	mov	r2, r9
 80059ae:	6921      	ldr	r1, [r4, #16]
 80059b0:	f7ff fb4e 	bl	8005050 <memcpy>
 80059b4:	89a3      	ldrh	r3, [r4, #12]
 80059b6:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 80059ba:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80059be:	81a3      	strh	r3, [r4, #12]
 80059c0:	6126      	str	r6, [r4, #16]
 80059c2:	444e      	add	r6, r9
 80059c4:	6026      	str	r6, [r4, #0]
 80059c6:	463e      	mov	r6, r7
 80059c8:	6165      	str	r5, [r4, #20]
 80059ca:	eba5 0509 	sub.w	r5, r5, r9
 80059ce:	60a5      	str	r5, [r4, #8]
 80059d0:	42be      	cmp	r6, r7
 80059d2:	d900      	bls.n	80059d6 <__ssputs_r+0x86>
 80059d4:	463e      	mov	r6, r7
 80059d6:	4632      	mov	r2, r6
 80059d8:	4641      	mov	r1, r8
 80059da:	6820      	ldr	r0, [r4, #0]
 80059dc:	f000 f966 	bl	8005cac <memmove>
 80059e0:	68a3      	ldr	r3, [r4, #8]
 80059e2:	2000      	movs	r0, #0
 80059e4:	1b9b      	subs	r3, r3, r6
 80059e6:	60a3      	str	r3, [r4, #8]
 80059e8:	6823      	ldr	r3, [r4, #0]
 80059ea:	4433      	add	r3, r6
 80059ec:	6023      	str	r3, [r4, #0]
 80059ee:	e7db      	b.n	80059a8 <__ssputs_r+0x58>
 80059f0:	462a      	mov	r2, r5
 80059f2:	f000 f981 	bl	8005cf8 <_realloc_r>
 80059f6:	4606      	mov	r6, r0
 80059f8:	2800      	cmp	r0, #0
 80059fa:	d1e1      	bne.n	80059c0 <__ssputs_r+0x70>
 80059fc:	4650      	mov	r0, sl
 80059fe:	6921      	ldr	r1, [r4, #16]
 8005a00:	f7ff feca 	bl	8005798 <_free_r>
 8005a04:	e7c7      	b.n	8005996 <__ssputs_r+0x46>
	...

08005a08 <_svfiprintf_r>:
 8005a08:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005a0c:	4698      	mov	r8, r3
 8005a0e:	898b      	ldrh	r3, [r1, #12]
 8005a10:	4607      	mov	r7, r0
 8005a12:	061b      	lsls	r3, r3, #24
 8005a14:	460d      	mov	r5, r1
 8005a16:	4614      	mov	r4, r2
 8005a18:	b09d      	sub	sp, #116	; 0x74
 8005a1a:	d50e      	bpl.n	8005a3a <_svfiprintf_r+0x32>
 8005a1c:	690b      	ldr	r3, [r1, #16]
 8005a1e:	b963      	cbnz	r3, 8005a3a <_svfiprintf_r+0x32>
 8005a20:	2140      	movs	r1, #64	; 0x40
 8005a22:	f7ff ff21 	bl	8005868 <_malloc_r>
 8005a26:	6028      	str	r0, [r5, #0]
 8005a28:	6128      	str	r0, [r5, #16]
 8005a2a:	b920      	cbnz	r0, 8005a36 <_svfiprintf_r+0x2e>
 8005a2c:	230c      	movs	r3, #12
 8005a2e:	603b      	str	r3, [r7, #0]
 8005a30:	f04f 30ff 	mov.w	r0, #4294967295
 8005a34:	e0d1      	b.n	8005bda <_svfiprintf_r+0x1d2>
 8005a36:	2340      	movs	r3, #64	; 0x40
 8005a38:	616b      	str	r3, [r5, #20]
 8005a3a:	2300      	movs	r3, #0
 8005a3c:	9309      	str	r3, [sp, #36]	; 0x24
 8005a3e:	2320      	movs	r3, #32
 8005a40:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8005a44:	2330      	movs	r3, #48	; 0x30
 8005a46:	f04f 0901 	mov.w	r9, #1
 8005a4a:	f8cd 800c 	str.w	r8, [sp, #12]
 8005a4e:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 8005bf4 <_svfiprintf_r+0x1ec>
 8005a52:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8005a56:	4623      	mov	r3, r4
 8005a58:	469a      	mov	sl, r3
 8005a5a:	f813 2b01 	ldrb.w	r2, [r3], #1
 8005a5e:	b10a      	cbz	r2, 8005a64 <_svfiprintf_r+0x5c>
 8005a60:	2a25      	cmp	r2, #37	; 0x25
 8005a62:	d1f9      	bne.n	8005a58 <_svfiprintf_r+0x50>
 8005a64:	ebba 0b04 	subs.w	fp, sl, r4
 8005a68:	d00b      	beq.n	8005a82 <_svfiprintf_r+0x7a>
 8005a6a:	465b      	mov	r3, fp
 8005a6c:	4622      	mov	r2, r4
 8005a6e:	4629      	mov	r1, r5
 8005a70:	4638      	mov	r0, r7
 8005a72:	f7ff ff6d 	bl	8005950 <__ssputs_r>
 8005a76:	3001      	adds	r0, #1
 8005a78:	f000 80aa 	beq.w	8005bd0 <_svfiprintf_r+0x1c8>
 8005a7c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8005a7e:	445a      	add	r2, fp
 8005a80:	9209      	str	r2, [sp, #36]	; 0x24
 8005a82:	f89a 3000 	ldrb.w	r3, [sl]
 8005a86:	2b00      	cmp	r3, #0
 8005a88:	f000 80a2 	beq.w	8005bd0 <_svfiprintf_r+0x1c8>
 8005a8c:	2300      	movs	r3, #0
 8005a8e:	f04f 32ff 	mov.w	r2, #4294967295
 8005a92:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8005a96:	f10a 0a01 	add.w	sl, sl, #1
 8005a9a:	9304      	str	r3, [sp, #16]
 8005a9c:	9307      	str	r3, [sp, #28]
 8005a9e:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8005aa2:	931a      	str	r3, [sp, #104]	; 0x68
 8005aa4:	4654      	mov	r4, sl
 8005aa6:	2205      	movs	r2, #5
 8005aa8:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005aac:	4851      	ldr	r0, [pc, #324]	; (8005bf4 <_svfiprintf_r+0x1ec>)
 8005aae:	f7ff fac1 	bl	8005034 <memchr>
 8005ab2:	9a04      	ldr	r2, [sp, #16]
 8005ab4:	b9d8      	cbnz	r0, 8005aee <_svfiprintf_r+0xe6>
 8005ab6:	06d0      	lsls	r0, r2, #27
 8005ab8:	bf44      	itt	mi
 8005aba:	2320      	movmi	r3, #32
 8005abc:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8005ac0:	0711      	lsls	r1, r2, #28
 8005ac2:	bf44      	itt	mi
 8005ac4:	232b      	movmi	r3, #43	; 0x2b
 8005ac6:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8005aca:	f89a 3000 	ldrb.w	r3, [sl]
 8005ace:	2b2a      	cmp	r3, #42	; 0x2a
 8005ad0:	d015      	beq.n	8005afe <_svfiprintf_r+0xf6>
 8005ad2:	4654      	mov	r4, sl
 8005ad4:	2000      	movs	r0, #0
 8005ad6:	f04f 0c0a 	mov.w	ip, #10
 8005ada:	9a07      	ldr	r2, [sp, #28]
 8005adc:	4621      	mov	r1, r4
 8005ade:	f811 3b01 	ldrb.w	r3, [r1], #1
 8005ae2:	3b30      	subs	r3, #48	; 0x30
 8005ae4:	2b09      	cmp	r3, #9
 8005ae6:	d94e      	bls.n	8005b86 <_svfiprintf_r+0x17e>
 8005ae8:	b1b0      	cbz	r0, 8005b18 <_svfiprintf_r+0x110>
 8005aea:	9207      	str	r2, [sp, #28]
 8005aec:	e014      	b.n	8005b18 <_svfiprintf_r+0x110>
 8005aee:	eba0 0308 	sub.w	r3, r0, r8
 8005af2:	fa09 f303 	lsl.w	r3, r9, r3
 8005af6:	4313      	orrs	r3, r2
 8005af8:	46a2      	mov	sl, r4
 8005afa:	9304      	str	r3, [sp, #16]
 8005afc:	e7d2      	b.n	8005aa4 <_svfiprintf_r+0x9c>
 8005afe:	9b03      	ldr	r3, [sp, #12]
 8005b00:	1d19      	adds	r1, r3, #4
 8005b02:	681b      	ldr	r3, [r3, #0]
 8005b04:	9103      	str	r1, [sp, #12]
 8005b06:	2b00      	cmp	r3, #0
 8005b08:	bfbb      	ittet	lt
 8005b0a:	425b      	neglt	r3, r3
 8005b0c:	f042 0202 	orrlt.w	r2, r2, #2
 8005b10:	9307      	strge	r3, [sp, #28]
 8005b12:	9307      	strlt	r3, [sp, #28]
 8005b14:	bfb8      	it	lt
 8005b16:	9204      	strlt	r2, [sp, #16]
 8005b18:	7823      	ldrb	r3, [r4, #0]
 8005b1a:	2b2e      	cmp	r3, #46	; 0x2e
 8005b1c:	d10c      	bne.n	8005b38 <_svfiprintf_r+0x130>
 8005b1e:	7863      	ldrb	r3, [r4, #1]
 8005b20:	2b2a      	cmp	r3, #42	; 0x2a
 8005b22:	d135      	bne.n	8005b90 <_svfiprintf_r+0x188>
 8005b24:	9b03      	ldr	r3, [sp, #12]
 8005b26:	3402      	adds	r4, #2
 8005b28:	1d1a      	adds	r2, r3, #4
 8005b2a:	681b      	ldr	r3, [r3, #0]
 8005b2c:	9203      	str	r2, [sp, #12]
 8005b2e:	2b00      	cmp	r3, #0
 8005b30:	bfb8      	it	lt
 8005b32:	f04f 33ff 	movlt.w	r3, #4294967295
 8005b36:	9305      	str	r3, [sp, #20]
 8005b38:	f8df a0bc 	ldr.w	sl, [pc, #188]	; 8005bf8 <_svfiprintf_r+0x1f0>
 8005b3c:	2203      	movs	r2, #3
 8005b3e:	4650      	mov	r0, sl
 8005b40:	7821      	ldrb	r1, [r4, #0]
 8005b42:	f7ff fa77 	bl	8005034 <memchr>
 8005b46:	b140      	cbz	r0, 8005b5a <_svfiprintf_r+0x152>
 8005b48:	2340      	movs	r3, #64	; 0x40
 8005b4a:	eba0 000a 	sub.w	r0, r0, sl
 8005b4e:	fa03 f000 	lsl.w	r0, r3, r0
 8005b52:	9b04      	ldr	r3, [sp, #16]
 8005b54:	3401      	adds	r4, #1
 8005b56:	4303      	orrs	r3, r0
 8005b58:	9304      	str	r3, [sp, #16]
 8005b5a:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005b5e:	2206      	movs	r2, #6
 8005b60:	4826      	ldr	r0, [pc, #152]	; (8005bfc <_svfiprintf_r+0x1f4>)
 8005b62:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8005b66:	f7ff fa65 	bl	8005034 <memchr>
 8005b6a:	2800      	cmp	r0, #0
 8005b6c:	d038      	beq.n	8005be0 <_svfiprintf_r+0x1d8>
 8005b6e:	4b24      	ldr	r3, [pc, #144]	; (8005c00 <_svfiprintf_r+0x1f8>)
 8005b70:	bb1b      	cbnz	r3, 8005bba <_svfiprintf_r+0x1b2>
 8005b72:	9b03      	ldr	r3, [sp, #12]
 8005b74:	3307      	adds	r3, #7
 8005b76:	f023 0307 	bic.w	r3, r3, #7
 8005b7a:	3308      	adds	r3, #8
 8005b7c:	9303      	str	r3, [sp, #12]
 8005b7e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005b80:	4433      	add	r3, r6
 8005b82:	9309      	str	r3, [sp, #36]	; 0x24
 8005b84:	e767      	b.n	8005a56 <_svfiprintf_r+0x4e>
 8005b86:	460c      	mov	r4, r1
 8005b88:	2001      	movs	r0, #1
 8005b8a:	fb0c 3202 	mla	r2, ip, r2, r3
 8005b8e:	e7a5      	b.n	8005adc <_svfiprintf_r+0xd4>
 8005b90:	2300      	movs	r3, #0
 8005b92:	f04f 0c0a 	mov.w	ip, #10
 8005b96:	4619      	mov	r1, r3
 8005b98:	3401      	adds	r4, #1
 8005b9a:	9305      	str	r3, [sp, #20]
 8005b9c:	4620      	mov	r0, r4
 8005b9e:	f810 2b01 	ldrb.w	r2, [r0], #1
 8005ba2:	3a30      	subs	r2, #48	; 0x30
 8005ba4:	2a09      	cmp	r2, #9
 8005ba6:	d903      	bls.n	8005bb0 <_svfiprintf_r+0x1a8>
 8005ba8:	2b00      	cmp	r3, #0
 8005baa:	d0c5      	beq.n	8005b38 <_svfiprintf_r+0x130>
 8005bac:	9105      	str	r1, [sp, #20]
 8005bae:	e7c3      	b.n	8005b38 <_svfiprintf_r+0x130>
 8005bb0:	4604      	mov	r4, r0
 8005bb2:	2301      	movs	r3, #1
 8005bb4:	fb0c 2101 	mla	r1, ip, r1, r2
 8005bb8:	e7f0      	b.n	8005b9c <_svfiprintf_r+0x194>
 8005bba:	ab03      	add	r3, sp, #12
 8005bbc:	9300      	str	r3, [sp, #0]
 8005bbe:	462a      	mov	r2, r5
 8005bc0:	4638      	mov	r0, r7
 8005bc2:	4b10      	ldr	r3, [pc, #64]	; (8005c04 <_svfiprintf_r+0x1fc>)
 8005bc4:	a904      	add	r1, sp, #16
 8005bc6:	f7fd ffcb 	bl	8003b60 <_printf_float>
 8005bca:	1c42      	adds	r2, r0, #1
 8005bcc:	4606      	mov	r6, r0
 8005bce:	d1d6      	bne.n	8005b7e <_svfiprintf_r+0x176>
 8005bd0:	89ab      	ldrh	r3, [r5, #12]
 8005bd2:	065b      	lsls	r3, r3, #25
 8005bd4:	f53f af2c 	bmi.w	8005a30 <_svfiprintf_r+0x28>
 8005bd8:	9809      	ldr	r0, [sp, #36]	; 0x24
 8005bda:	b01d      	add	sp, #116	; 0x74
 8005bdc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005be0:	ab03      	add	r3, sp, #12
 8005be2:	9300      	str	r3, [sp, #0]
 8005be4:	462a      	mov	r2, r5
 8005be6:	4638      	mov	r0, r7
 8005be8:	4b06      	ldr	r3, [pc, #24]	; (8005c04 <_svfiprintf_r+0x1fc>)
 8005bea:	a904      	add	r1, sp, #16
 8005bec:	f7fe fa54 	bl	8004098 <_printf_i>
 8005bf0:	e7eb      	b.n	8005bca <_svfiprintf_r+0x1c2>
 8005bf2:	bf00      	nop
 8005bf4:	08006a6c 	.word	0x08006a6c
 8005bf8:	08006a72 	.word	0x08006a72
 8005bfc:	08006a76 	.word	0x08006a76
 8005c00:	08003b61 	.word	0x08003b61
 8005c04:	08005951 	.word	0x08005951

08005c08 <_sbrk_r>:
 8005c08:	b538      	push	{r3, r4, r5, lr}
 8005c0a:	2300      	movs	r3, #0
 8005c0c:	4d05      	ldr	r5, [pc, #20]	; (8005c24 <_sbrk_r+0x1c>)
 8005c0e:	4604      	mov	r4, r0
 8005c10:	4608      	mov	r0, r1
 8005c12:	602b      	str	r3, [r5, #0]
 8005c14:	f7fb fb1c 	bl	8001250 <_sbrk>
 8005c18:	1c43      	adds	r3, r0, #1
 8005c1a:	d102      	bne.n	8005c22 <_sbrk_r+0x1a>
 8005c1c:	682b      	ldr	r3, [r5, #0]
 8005c1e:	b103      	cbz	r3, 8005c22 <_sbrk_r+0x1a>
 8005c20:	6023      	str	r3, [r4, #0]
 8005c22:	bd38      	pop	{r3, r4, r5, pc}
 8005c24:	2000032c 	.word	0x2000032c

08005c28 <__assert_func>:
 8005c28:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8005c2a:	4614      	mov	r4, r2
 8005c2c:	461a      	mov	r2, r3
 8005c2e:	4b09      	ldr	r3, [pc, #36]	; (8005c54 <__assert_func+0x2c>)
 8005c30:	4605      	mov	r5, r0
 8005c32:	681b      	ldr	r3, [r3, #0]
 8005c34:	68d8      	ldr	r0, [r3, #12]
 8005c36:	b14c      	cbz	r4, 8005c4c <__assert_func+0x24>
 8005c38:	4b07      	ldr	r3, [pc, #28]	; (8005c58 <__assert_func+0x30>)
 8005c3a:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8005c3e:	9100      	str	r1, [sp, #0]
 8005c40:	462b      	mov	r3, r5
 8005c42:	4906      	ldr	r1, [pc, #24]	; (8005c5c <__assert_func+0x34>)
 8005c44:	f000 f80e 	bl	8005c64 <fiprintf>
 8005c48:	f000 faaa 	bl	80061a0 <abort>
 8005c4c:	4b04      	ldr	r3, [pc, #16]	; (8005c60 <__assert_func+0x38>)
 8005c4e:	461c      	mov	r4, r3
 8005c50:	e7f3      	b.n	8005c3a <__assert_func+0x12>
 8005c52:	bf00      	nop
 8005c54:	2000000c 	.word	0x2000000c
 8005c58:	08006a7d 	.word	0x08006a7d
 8005c5c:	08006a8a 	.word	0x08006a8a
 8005c60:	08006ab8 	.word	0x08006ab8

08005c64 <fiprintf>:
 8005c64:	b40e      	push	{r1, r2, r3}
 8005c66:	b503      	push	{r0, r1, lr}
 8005c68:	4601      	mov	r1, r0
 8005c6a:	ab03      	add	r3, sp, #12
 8005c6c:	4805      	ldr	r0, [pc, #20]	; (8005c84 <fiprintf+0x20>)
 8005c6e:	f853 2b04 	ldr.w	r2, [r3], #4
 8005c72:	6800      	ldr	r0, [r0, #0]
 8005c74:	9301      	str	r3, [sp, #4]
 8005c76:	f000 f895 	bl	8005da4 <_vfiprintf_r>
 8005c7a:	b002      	add	sp, #8
 8005c7c:	f85d eb04 	ldr.w	lr, [sp], #4
 8005c80:	b003      	add	sp, #12
 8005c82:	4770      	bx	lr
 8005c84:	2000000c 	.word	0x2000000c

08005c88 <__ascii_mbtowc>:
 8005c88:	b082      	sub	sp, #8
 8005c8a:	b901      	cbnz	r1, 8005c8e <__ascii_mbtowc+0x6>
 8005c8c:	a901      	add	r1, sp, #4
 8005c8e:	b142      	cbz	r2, 8005ca2 <__ascii_mbtowc+0x1a>
 8005c90:	b14b      	cbz	r3, 8005ca6 <__ascii_mbtowc+0x1e>
 8005c92:	7813      	ldrb	r3, [r2, #0]
 8005c94:	600b      	str	r3, [r1, #0]
 8005c96:	7812      	ldrb	r2, [r2, #0]
 8005c98:	1e10      	subs	r0, r2, #0
 8005c9a:	bf18      	it	ne
 8005c9c:	2001      	movne	r0, #1
 8005c9e:	b002      	add	sp, #8
 8005ca0:	4770      	bx	lr
 8005ca2:	4610      	mov	r0, r2
 8005ca4:	e7fb      	b.n	8005c9e <__ascii_mbtowc+0x16>
 8005ca6:	f06f 0001 	mvn.w	r0, #1
 8005caa:	e7f8      	b.n	8005c9e <__ascii_mbtowc+0x16>

08005cac <memmove>:
 8005cac:	4288      	cmp	r0, r1
 8005cae:	b510      	push	{r4, lr}
 8005cb0:	eb01 0402 	add.w	r4, r1, r2
 8005cb4:	d902      	bls.n	8005cbc <memmove+0x10>
 8005cb6:	4284      	cmp	r4, r0
 8005cb8:	4623      	mov	r3, r4
 8005cba:	d807      	bhi.n	8005ccc <memmove+0x20>
 8005cbc:	1e43      	subs	r3, r0, #1
 8005cbe:	42a1      	cmp	r1, r4
 8005cc0:	d008      	beq.n	8005cd4 <memmove+0x28>
 8005cc2:	f811 2b01 	ldrb.w	r2, [r1], #1
 8005cc6:	f803 2f01 	strb.w	r2, [r3, #1]!
 8005cca:	e7f8      	b.n	8005cbe <memmove+0x12>
 8005ccc:	4601      	mov	r1, r0
 8005cce:	4402      	add	r2, r0
 8005cd0:	428a      	cmp	r2, r1
 8005cd2:	d100      	bne.n	8005cd6 <memmove+0x2a>
 8005cd4:	bd10      	pop	{r4, pc}
 8005cd6:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8005cda:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8005cde:	e7f7      	b.n	8005cd0 <memmove+0x24>

08005ce0 <__malloc_lock>:
 8005ce0:	4801      	ldr	r0, [pc, #4]	; (8005ce8 <__malloc_lock+0x8>)
 8005ce2:	f000 bc19 	b.w	8006518 <__retarget_lock_acquire_recursive>
 8005ce6:	bf00      	nop
 8005ce8:	20000330 	.word	0x20000330

08005cec <__malloc_unlock>:
 8005cec:	4801      	ldr	r0, [pc, #4]	; (8005cf4 <__malloc_unlock+0x8>)
 8005cee:	f000 bc14 	b.w	800651a <__retarget_lock_release_recursive>
 8005cf2:	bf00      	nop
 8005cf4:	20000330 	.word	0x20000330

08005cf8 <_realloc_r>:
 8005cf8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005cfc:	4680      	mov	r8, r0
 8005cfe:	4614      	mov	r4, r2
 8005d00:	460e      	mov	r6, r1
 8005d02:	b921      	cbnz	r1, 8005d0e <_realloc_r+0x16>
 8005d04:	4611      	mov	r1, r2
 8005d06:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8005d0a:	f7ff bdad 	b.w	8005868 <_malloc_r>
 8005d0e:	b92a      	cbnz	r2, 8005d1c <_realloc_r+0x24>
 8005d10:	f7ff fd42 	bl	8005798 <_free_r>
 8005d14:	4625      	mov	r5, r4
 8005d16:	4628      	mov	r0, r5
 8005d18:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005d1c:	f000 fc64 	bl	80065e8 <_malloc_usable_size_r>
 8005d20:	4284      	cmp	r4, r0
 8005d22:	4607      	mov	r7, r0
 8005d24:	d802      	bhi.n	8005d2c <_realloc_r+0x34>
 8005d26:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8005d2a:	d812      	bhi.n	8005d52 <_realloc_r+0x5a>
 8005d2c:	4621      	mov	r1, r4
 8005d2e:	4640      	mov	r0, r8
 8005d30:	f7ff fd9a 	bl	8005868 <_malloc_r>
 8005d34:	4605      	mov	r5, r0
 8005d36:	2800      	cmp	r0, #0
 8005d38:	d0ed      	beq.n	8005d16 <_realloc_r+0x1e>
 8005d3a:	42bc      	cmp	r4, r7
 8005d3c:	4622      	mov	r2, r4
 8005d3e:	4631      	mov	r1, r6
 8005d40:	bf28      	it	cs
 8005d42:	463a      	movcs	r2, r7
 8005d44:	f7ff f984 	bl	8005050 <memcpy>
 8005d48:	4631      	mov	r1, r6
 8005d4a:	4640      	mov	r0, r8
 8005d4c:	f7ff fd24 	bl	8005798 <_free_r>
 8005d50:	e7e1      	b.n	8005d16 <_realloc_r+0x1e>
 8005d52:	4635      	mov	r5, r6
 8005d54:	e7df      	b.n	8005d16 <_realloc_r+0x1e>

08005d56 <__sfputc_r>:
 8005d56:	6893      	ldr	r3, [r2, #8]
 8005d58:	b410      	push	{r4}
 8005d5a:	3b01      	subs	r3, #1
 8005d5c:	2b00      	cmp	r3, #0
 8005d5e:	6093      	str	r3, [r2, #8]
 8005d60:	da07      	bge.n	8005d72 <__sfputc_r+0x1c>
 8005d62:	6994      	ldr	r4, [r2, #24]
 8005d64:	42a3      	cmp	r3, r4
 8005d66:	db01      	blt.n	8005d6c <__sfputc_r+0x16>
 8005d68:	290a      	cmp	r1, #10
 8005d6a:	d102      	bne.n	8005d72 <__sfputc_r+0x1c>
 8005d6c:	bc10      	pop	{r4}
 8005d6e:	f000 b949 	b.w	8006004 <__swbuf_r>
 8005d72:	6813      	ldr	r3, [r2, #0]
 8005d74:	1c58      	adds	r0, r3, #1
 8005d76:	6010      	str	r0, [r2, #0]
 8005d78:	7019      	strb	r1, [r3, #0]
 8005d7a:	4608      	mov	r0, r1
 8005d7c:	bc10      	pop	{r4}
 8005d7e:	4770      	bx	lr

08005d80 <__sfputs_r>:
 8005d80:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005d82:	4606      	mov	r6, r0
 8005d84:	460f      	mov	r7, r1
 8005d86:	4614      	mov	r4, r2
 8005d88:	18d5      	adds	r5, r2, r3
 8005d8a:	42ac      	cmp	r4, r5
 8005d8c:	d101      	bne.n	8005d92 <__sfputs_r+0x12>
 8005d8e:	2000      	movs	r0, #0
 8005d90:	e007      	b.n	8005da2 <__sfputs_r+0x22>
 8005d92:	463a      	mov	r2, r7
 8005d94:	4630      	mov	r0, r6
 8005d96:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005d9a:	f7ff ffdc 	bl	8005d56 <__sfputc_r>
 8005d9e:	1c43      	adds	r3, r0, #1
 8005da0:	d1f3      	bne.n	8005d8a <__sfputs_r+0xa>
 8005da2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08005da4 <_vfiprintf_r>:
 8005da4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005da8:	460d      	mov	r5, r1
 8005daa:	4614      	mov	r4, r2
 8005dac:	4698      	mov	r8, r3
 8005dae:	4606      	mov	r6, r0
 8005db0:	b09d      	sub	sp, #116	; 0x74
 8005db2:	b118      	cbz	r0, 8005dbc <_vfiprintf_r+0x18>
 8005db4:	6983      	ldr	r3, [r0, #24]
 8005db6:	b90b      	cbnz	r3, 8005dbc <_vfiprintf_r+0x18>
 8005db8:	f000 fb10 	bl	80063dc <__sinit>
 8005dbc:	4b89      	ldr	r3, [pc, #548]	; (8005fe4 <_vfiprintf_r+0x240>)
 8005dbe:	429d      	cmp	r5, r3
 8005dc0:	d11b      	bne.n	8005dfa <_vfiprintf_r+0x56>
 8005dc2:	6875      	ldr	r5, [r6, #4]
 8005dc4:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8005dc6:	07d9      	lsls	r1, r3, #31
 8005dc8:	d405      	bmi.n	8005dd6 <_vfiprintf_r+0x32>
 8005dca:	89ab      	ldrh	r3, [r5, #12]
 8005dcc:	059a      	lsls	r2, r3, #22
 8005dce:	d402      	bmi.n	8005dd6 <_vfiprintf_r+0x32>
 8005dd0:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8005dd2:	f000 fba1 	bl	8006518 <__retarget_lock_acquire_recursive>
 8005dd6:	89ab      	ldrh	r3, [r5, #12]
 8005dd8:	071b      	lsls	r3, r3, #28
 8005dda:	d501      	bpl.n	8005de0 <_vfiprintf_r+0x3c>
 8005ddc:	692b      	ldr	r3, [r5, #16]
 8005dde:	b9eb      	cbnz	r3, 8005e1c <_vfiprintf_r+0x78>
 8005de0:	4629      	mov	r1, r5
 8005de2:	4630      	mov	r0, r6
 8005de4:	f000 f96e 	bl	80060c4 <__swsetup_r>
 8005de8:	b1c0      	cbz	r0, 8005e1c <_vfiprintf_r+0x78>
 8005dea:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8005dec:	07dc      	lsls	r4, r3, #31
 8005dee:	d50e      	bpl.n	8005e0e <_vfiprintf_r+0x6a>
 8005df0:	f04f 30ff 	mov.w	r0, #4294967295
 8005df4:	b01d      	add	sp, #116	; 0x74
 8005df6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005dfa:	4b7b      	ldr	r3, [pc, #492]	; (8005fe8 <_vfiprintf_r+0x244>)
 8005dfc:	429d      	cmp	r5, r3
 8005dfe:	d101      	bne.n	8005e04 <_vfiprintf_r+0x60>
 8005e00:	68b5      	ldr	r5, [r6, #8]
 8005e02:	e7df      	b.n	8005dc4 <_vfiprintf_r+0x20>
 8005e04:	4b79      	ldr	r3, [pc, #484]	; (8005fec <_vfiprintf_r+0x248>)
 8005e06:	429d      	cmp	r5, r3
 8005e08:	bf08      	it	eq
 8005e0a:	68f5      	ldreq	r5, [r6, #12]
 8005e0c:	e7da      	b.n	8005dc4 <_vfiprintf_r+0x20>
 8005e0e:	89ab      	ldrh	r3, [r5, #12]
 8005e10:	0598      	lsls	r0, r3, #22
 8005e12:	d4ed      	bmi.n	8005df0 <_vfiprintf_r+0x4c>
 8005e14:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8005e16:	f000 fb80 	bl	800651a <__retarget_lock_release_recursive>
 8005e1a:	e7e9      	b.n	8005df0 <_vfiprintf_r+0x4c>
 8005e1c:	2300      	movs	r3, #0
 8005e1e:	9309      	str	r3, [sp, #36]	; 0x24
 8005e20:	2320      	movs	r3, #32
 8005e22:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8005e26:	2330      	movs	r3, #48	; 0x30
 8005e28:	f04f 0901 	mov.w	r9, #1
 8005e2c:	f8cd 800c 	str.w	r8, [sp, #12]
 8005e30:	f8df 81bc 	ldr.w	r8, [pc, #444]	; 8005ff0 <_vfiprintf_r+0x24c>
 8005e34:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8005e38:	4623      	mov	r3, r4
 8005e3a:	469a      	mov	sl, r3
 8005e3c:	f813 2b01 	ldrb.w	r2, [r3], #1
 8005e40:	b10a      	cbz	r2, 8005e46 <_vfiprintf_r+0xa2>
 8005e42:	2a25      	cmp	r2, #37	; 0x25
 8005e44:	d1f9      	bne.n	8005e3a <_vfiprintf_r+0x96>
 8005e46:	ebba 0b04 	subs.w	fp, sl, r4
 8005e4a:	d00b      	beq.n	8005e64 <_vfiprintf_r+0xc0>
 8005e4c:	465b      	mov	r3, fp
 8005e4e:	4622      	mov	r2, r4
 8005e50:	4629      	mov	r1, r5
 8005e52:	4630      	mov	r0, r6
 8005e54:	f7ff ff94 	bl	8005d80 <__sfputs_r>
 8005e58:	3001      	adds	r0, #1
 8005e5a:	f000 80aa 	beq.w	8005fb2 <_vfiprintf_r+0x20e>
 8005e5e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8005e60:	445a      	add	r2, fp
 8005e62:	9209      	str	r2, [sp, #36]	; 0x24
 8005e64:	f89a 3000 	ldrb.w	r3, [sl]
 8005e68:	2b00      	cmp	r3, #0
 8005e6a:	f000 80a2 	beq.w	8005fb2 <_vfiprintf_r+0x20e>
 8005e6e:	2300      	movs	r3, #0
 8005e70:	f04f 32ff 	mov.w	r2, #4294967295
 8005e74:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8005e78:	f10a 0a01 	add.w	sl, sl, #1
 8005e7c:	9304      	str	r3, [sp, #16]
 8005e7e:	9307      	str	r3, [sp, #28]
 8005e80:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8005e84:	931a      	str	r3, [sp, #104]	; 0x68
 8005e86:	4654      	mov	r4, sl
 8005e88:	2205      	movs	r2, #5
 8005e8a:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005e8e:	4858      	ldr	r0, [pc, #352]	; (8005ff0 <_vfiprintf_r+0x24c>)
 8005e90:	f7ff f8d0 	bl	8005034 <memchr>
 8005e94:	9a04      	ldr	r2, [sp, #16]
 8005e96:	b9d8      	cbnz	r0, 8005ed0 <_vfiprintf_r+0x12c>
 8005e98:	06d1      	lsls	r1, r2, #27
 8005e9a:	bf44      	itt	mi
 8005e9c:	2320      	movmi	r3, #32
 8005e9e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8005ea2:	0713      	lsls	r3, r2, #28
 8005ea4:	bf44      	itt	mi
 8005ea6:	232b      	movmi	r3, #43	; 0x2b
 8005ea8:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8005eac:	f89a 3000 	ldrb.w	r3, [sl]
 8005eb0:	2b2a      	cmp	r3, #42	; 0x2a
 8005eb2:	d015      	beq.n	8005ee0 <_vfiprintf_r+0x13c>
 8005eb4:	4654      	mov	r4, sl
 8005eb6:	2000      	movs	r0, #0
 8005eb8:	f04f 0c0a 	mov.w	ip, #10
 8005ebc:	9a07      	ldr	r2, [sp, #28]
 8005ebe:	4621      	mov	r1, r4
 8005ec0:	f811 3b01 	ldrb.w	r3, [r1], #1
 8005ec4:	3b30      	subs	r3, #48	; 0x30
 8005ec6:	2b09      	cmp	r3, #9
 8005ec8:	d94e      	bls.n	8005f68 <_vfiprintf_r+0x1c4>
 8005eca:	b1b0      	cbz	r0, 8005efa <_vfiprintf_r+0x156>
 8005ecc:	9207      	str	r2, [sp, #28]
 8005ece:	e014      	b.n	8005efa <_vfiprintf_r+0x156>
 8005ed0:	eba0 0308 	sub.w	r3, r0, r8
 8005ed4:	fa09 f303 	lsl.w	r3, r9, r3
 8005ed8:	4313      	orrs	r3, r2
 8005eda:	46a2      	mov	sl, r4
 8005edc:	9304      	str	r3, [sp, #16]
 8005ede:	e7d2      	b.n	8005e86 <_vfiprintf_r+0xe2>
 8005ee0:	9b03      	ldr	r3, [sp, #12]
 8005ee2:	1d19      	adds	r1, r3, #4
 8005ee4:	681b      	ldr	r3, [r3, #0]
 8005ee6:	9103      	str	r1, [sp, #12]
 8005ee8:	2b00      	cmp	r3, #0
 8005eea:	bfbb      	ittet	lt
 8005eec:	425b      	neglt	r3, r3
 8005eee:	f042 0202 	orrlt.w	r2, r2, #2
 8005ef2:	9307      	strge	r3, [sp, #28]
 8005ef4:	9307      	strlt	r3, [sp, #28]
 8005ef6:	bfb8      	it	lt
 8005ef8:	9204      	strlt	r2, [sp, #16]
 8005efa:	7823      	ldrb	r3, [r4, #0]
 8005efc:	2b2e      	cmp	r3, #46	; 0x2e
 8005efe:	d10c      	bne.n	8005f1a <_vfiprintf_r+0x176>
 8005f00:	7863      	ldrb	r3, [r4, #1]
 8005f02:	2b2a      	cmp	r3, #42	; 0x2a
 8005f04:	d135      	bne.n	8005f72 <_vfiprintf_r+0x1ce>
 8005f06:	9b03      	ldr	r3, [sp, #12]
 8005f08:	3402      	adds	r4, #2
 8005f0a:	1d1a      	adds	r2, r3, #4
 8005f0c:	681b      	ldr	r3, [r3, #0]
 8005f0e:	9203      	str	r2, [sp, #12]
 8005f10:	2b00      	cmp	r3, #0
 8005f12:	bfb8      	it	lt
 8005f14:	f04f 33ff 	movlt.w	r3, #4294967295
 8005f18:	9305      	str	r3, [sp, #20]
 8005f1a:	f8df a0d8 	ldr.w	sl, [pc, #216]	; 8005ff4 <_vfiprintf_r+0x250>
 8005f1e:	2203      	movs	r2, #3
 8005f20:	4650      	mov	r0, sl
 8005f22:	7821      	ldrb	r1, [r4, #0]
 8005f24:	f7ff f886 	bl	8005034 <memchr>
 8005f28:	b140      	cbz	r0, 8005f3c <_vfiprintf_r+0x198>
 8005f2a:	2340      	movs	r3, #64	; 0x40
 8005f2c:	eba0 000a 	sub.w	r0, r0, sl
 8005f30:	fa03 f000 	lsl.w	r0, r3, r0
 8005f34:	9b04      	ldr	r3, [sp, #16]
 8005f36:	3401      	adds	r4, #1
 8005f38:	4303      	orrs	r3, r0
 8005f3a:	9304      	str	r3, [sp, #16]
 8005f3c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005f40:	2206      	movs	r2, #6
 8005f42:	482d      	ldr	r0, [pc, #180]	; (8005ff8 <_vfiprintf_r+0x254>)
 8005f44:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8005f48:	f7ff f874 	bl	8005034 <memchr>
 8005f4c:	2800      	cmp	r0, #0
 8005f4e:	d03f      	beq.n	8005fd0 <_vfiprintf_r+0x22c>
 8005f50:	4b2a      	ldr	r3, [pc, #168]	; (8005ffc <_vfiprintf_r+0x258>)
 8005f52:	bb1b      	cbnz	r3, 8005f9c <_vfiprintf_r+0x1f8>
 8005f54:	9b03      	ldr	r3, [sp, #12]
 8005f56:	3307      	adds	r3, #7
 8005f58:	f023 0307 	bic.w	r3, r3, #7
 8005f5c:	3308      	adds	r3, #8
 8005f5e:	9303      	str	r3, [sp, #12]
 8005f60:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005f62:	443b      	add	r3, r7
 8005f64:	9309      	str	r3, [sp, #36]	; 0x24
 8005f66:	e767      	b.n	8005e38 <_vfiprintf_r+0x94>
 8005f68:	460c      	mov	r4, r1
 8005f6a:	2001      	movs	r0, #1
 8005f6c:	fb0c 3202 	mla	r2, ip, r2, r3
 8005f70:	e7a5      	b.n	8005ebe <_vfiprintf_r+0x11a>
 8005f72:	2300      	movs	r3, #0
 8005f74:	f04f 0c0a 	mov.w	ip, #10
 8005f78:	4619      	mov	r1, r3
 8005f7a:	3401      	adds	r4, #1
 8005f7c:	9305      	str	r3, [sp, #20]
 8005f7e:	4620      	mov	r0, r4
 8005f80:	f810 2b01 	ldrb.w	r2, [r0], #1
 8005f84:	3a30      	subs	r2, #48	; 0x30
 8005f86:	2a09      	cmp	r2, #9
 8005f88:	d903      	bls.n	8005f92 <_vfiprintf_r+0x1ee>
 8005f8a:	2b00      	cmp	r3, #0
 8005f8c:	d0c5      	beq.n	8005f1a <_vfiprintf_r+0x176>
 8005f8e:	9105      	str	r1, [sp, #20]
 8005f90:	e7c3      	b.n	8005f1a <_vfiprintf_r+0x176>
 8005f92:	4604      	mov	r4, r0
 8005f94:	2301      	movs	r3, #1
 8005f96:	fb0c 2101 	mla	r1, ip, r1, r2
 8005f9a:	e7f0      	b.n	8005f7e <_vfiprintf_r+0x1da>
 8005f9c:	ab03      	add	r3, sp, #12
 8005f9e:	9300      	str	r3, [sp, #0]
 8005fa0:	462a      	mov	r2, r5
 8005fa2:	4630      	mov	r0, r6
 8005fa4:	4b16      	ldr	r3, [pc, #88]	; (8006000 <_vfiprintf_r+0x25c>)
 8005fa6:	a904      	add	r1, sp, #16
 8005fa8:	f7fd fdda 	bl	8003b60 <_printf_float>
 8005fac:	4607      	mov	r7, r0
 8005fae:	1c78      	adds	r0, r7, #1
 8005fb0:	d1d6      	bne.n	8005f60 <_vfiprintf_r+0x1bc>
 8005fb2:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8005fb4:	07d9      	lsls	r1, r3, #31
 8005fb6:	d405      	bmi.n	8005fc4 <_vfiprintf_r+0x220>
 8005fb8:	89ab      	ldrh	r3, [r5, #12]
 8005fba:	059a      	lsls	r2, r3, #22
 8005fbc:	d402      	bmi.n	8005fc4 <_vfiprintf_r+0x220>
 8005fbe:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8005fc0:	f000 faab 	bl	800651a <__retarget_lock_release_recursive>
 8005fc4:	89ab      	ldrh	r3, [r5, #12]
 8005fc6:	065b      	lsls	r3, r3, #25
 8005fc8:	f53f af12 	bmi.w	8005df0 <_vfiprintf_r+0x4c>
 8005fcc:	9809      	ldr	r0, [sp, #36]	; 0x24
 8005fce:	e711      	b.n	8005df4 <_vfiprintf_r+0x50>
 8005fd0:	ab03      	add	r3, sp, #12
 8005fd2:	9300      	str	r3, [sp, #0]
 8005fd4:	462a      	mov	r2, r5
 8005fd6:	4630      	mov	r0, r6
 8005fd8:	4b09      	ldr	r3, [pc, #36]	; (8006000 <_vfiprintf_r+0x25c>)
 8005fda:	a904      	add	r1, sp, #16
 8005fdc:	f7fe f85c 	bl	8004098 <_printf_i>
 8005fe0:	e7e4      	b.n	8005fac <_vfiprintf_r+0x208>
 8005fe2:	bf00      	nop
 8005fe4:	08006be4 	.word	0x08006be4
 8005fe8:	08006c04 	.word	0x08006c04
 8005fec:	08006bc4 	.word	0x08006bc4
 8005ff0:	08006a6c 	.word	0x08006a6c
 8005ff4:	08006a72 	.word	0x08006a72
 8005ff8:	08006a76 	.word	0x08006a76
 8005ffc:	08003b61 	.word	0x08003b61
 8006000:	08005d81 	.word	0x08005d81

08006004 <__swbuf_r>:
 8006004:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006006:	460e      	mov	r6, r1
 8006008:	4614      	mov	r4, r2
 800600a:	4605      	mov	r5, r0
 800600c:	b118      	cbz	r0, 8006016 <__swbuf_r+0x12>
 800600e:	6983      	ldr	r3, [r0, #24]
 8006010:	b90b      	cbnz	r3, 8006016 <__swbuf_r+0x12>
 8006012:	f000 f9e3 	bl	80063dc <__sinit>
 8006016:	4b21      	ldr	r3, [pc, #132]	; (800609c <__swbuf_r+0x98>)
 8006018:	429c      	cmp	r4, r3
 800601a:	d12b      	bne.n	8006074 <__swbuf_r+0x70>
 800601c:	686c      	ldr	r4, [r5, #4]
 800601e:	69a3      	ldr	r3, [r4, #24]
 8006020:	60a3      	str	r3, [r4, #8]
 8006022:	89a3      	ldrh	r3, [r4, #12]
 8006024:	071a      	lsls	r2, r3, #28
 8006026:	d52f      	bpl.n	8006088 <__swbuf_r+0x84>
 8006028:	6923      	ldr	r3, [r4, #16]
 800602a:	b36b      	cbz	r3, 8006088 <__swbuf_r+0x84>
 800602c:	6923      	ldr	r3, [r4, #16]
 800602e:	6820      	ldr	r0, [r4, #0]
 8006030:	b2f6      	uxtb	r6, r6
 8006032:	1ac0      	subs	r0, r0, r3
 8006034:	6963      	ldr	r3, [r4, #20]
 8006036:	4637      	mov	r7, r6
 8006038:	4283      	cmp	r3, r0
 800603a:	dc04      	bgt.n	8006046 <__swbuf_r+0x42>
 800603c:	4621      	mov	r1, r4
 800603e:	4628      	mov	r0, r5
 8006040:	f000 f938 	bl	80062b4 <_fflush_r>
 8006044:	bb30      	cbnz	r0, 8006094 <__swbuf_r+0x90>
 8006046:	68a3      	ldr	r3, [r4, #8]
 8006048:	3001      	adds	r0, #1
 800604a:	3b01      	subs	r3, #1
 800604c:	60a3      	str	r3, [r4, #8]
 800604e:	6823      	ldr	r3, [r4, #0]
 8006050:	1c5a      	adds	r2, r3, #1
 8006052:	6022      	str	r2, [r4, #0]
 8006054:	701e      	strb	r6, [r3, #0]
 8006056:	6963      	ldr	r3, [r4, #20]
 8006058:	4283      	cmp	r3, r0
 800605a:	d004      	beq.n	8006066 <__swbuf_r+0x62>
 800605c:	89a3      	ldrh	r3, [r4, #12]
 800605e:	07db      	lsls	r3, r3, #31
 8006060:	d506      	bpl.n	8006070 <__swbuf_r+0x6c>
 8006062:	2e0a      	cmp	r6, #10
 8006064:	d104      	bne.n	8006070 <__swbuf_r+0x6c>
 8006066:	4621      	mov	r1, r4
 8006068:	4628      	mov	r0, r5
 800606a:	f000 f923 	bl	80062b4 <_fflush_r>
 800606e:	b988      	cbnz	r0, 8006094 <__swbuf_r+0x90>
 8006070:	4638      	mov	r0, r7
 8006072:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006074:	4b0a      	ldr	r3, [pc, #40]	; (80060a0 <__swbuf_r+0x9c>)
 8006076:	429c      	cmp	r4, r3
 8006078:	d101      	bne.n	800607e <__swbuf_r+0x7a>
 800607a:	68ac      	ldr	r4, [r5, #8]
 800607c:	e7cf      	b.n	800601e <__swbuf_r+0x1a>
 800607e:	4b09      	ldr	r3, [pc, #36]	; (80060a4 <__swbuf_r+0xa0>)
 8006080:	429c      	cmp	r4, r3
 8006082:	bf08      	it	eq
 8006084:	68ec      	ldreq	r4, [r5, #12]
 8006086:	e7ca      	b.n	800601e <__swbuf_r+0x1a>
 8006088:	4621      	mov	r1, r4
 800608a:	4628      	mov	r0, r5
 800608c:	f000 f81a 	bl	80060c4 <__swsetup_r>
 8006090:	2800      	cmp	r0, #0
 8006092:	d0cb      	beq.n	800602c <__swbuf_r+0x28>
 8006094:	f04f 37ff 	mov.w	r7, #4294967295
 8006098:	e7ea      	b.n	8006070 <__swbuf_r+0x6c>
 800609a:	bf00      	nop
 800609c:	08006be4 	.word	0x08006be4
 80060a0:	08006c04 	.word	0x08006c04
 80060a4:	08006bc4 	.word	0x08006bc4

080060a8 <__ascii_wctomb>:
 80060a8:	4603      	mov	r3, r0
 80060aa:	4608      	mov	r0, r1
 80060ac:	b141      	cbz	r1, 80060c0 <__ascii_wctomb+0x18>
 80060ae:	2aff      	cmp	r2, #255	; 0xff
 80060b0:	d904      	bls.n	80060bc <__ascii_wctomb+0x14>
 80060b2:	228a      	movs	r2, #138	; 0x8a
 80060b4:	f04f 30ff 	mov.w	r0, #4294967295
 80060b8:	601a      	str	r2, [r3, #0]
 80060ba:	4770      	bx	lr
 80060bc:	2001      	movs	r0, #1
 80060be:	700a      	strb	r2, [r1, #0]
 80060c0:	4770      	bx	lr
	...

080060c4 <__swsetup_r>:
 80060c4:	4b32      	ldr	r3, [pc, #200]	; (8006190 <__swsetup_r+0xcc>)
 80060c6:	b570      	push	{r4, r5, r6, lr}
 80060c8:	681d      	ldr	r5, [r3, #0]
 80060ca:	4606      	mov	r6, r0
 80060cc:	460c      	mov	r4, r1
 80060ce:	b125      	cbz	r5, 80060da <__swsetup_r+0x16>
 80060d0:	69ab      	ldr	r3, [r5, #24]
 80060d2:	b913      	cbnz	r3, 80060da <__swsetup_r+0x16>
 80060d4:	4628      	mov	r0, r5
 80060d6:	f000 f981 	bl	80063dc <__sinit>
 80060da:	4b2e      	ldr	r3, [pc, #184]	; (8006194 <__swsetup_r+0xd0>)
 80060dc:	429c      	cmp	r4, r3
 80060de:	d10f      	bne.n	8006100 <__swsetup_r+0x3c>
 80060e0:	686c      	ldr	r4, [r5, #4]
 80060e2:	89a3      	ldrh	r3, [r4, #12]
 80060e4:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80060e8:	0719      	lsls	r1, r3, #28
 80060ea:	d42c      	bmi.n	8006146 <__swsetup_r+0x82>
 80060ec:	06dd      	lsls	r5, r3, #27
 80060ee:	d411      	bmi.n	8006114 <__swsetup_r+0x50>
 80060f0:	2309      	movs	r3, #9
 80060f2:	6033      	str	r3, [r6, #0]
 80060f4:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 80060f8:	f04f 30ff 	mov.w	r0, #4294967295
 80060fc:	81a3      	strh	r3, [r4, #12]
 80060fe:	e03e      	b.n	800617e <__swsetup_r+0xba>
 8006100:	4b25      	ldr	r3, [pc, #148]	; (8006198 <__swsetup_r+0xd4>)
 8006102:	429c      	cmp	r4, r3
 8006104:	d101      	bne.n	800610a <__swsetup_r+0x46>
 8006106:	68ac      	ldr	r4, [r5, #8]
 8006108:	e7eb      	b.n	80060e2 <__swsetup_r+0x1e>
 800610a:	4b24      	ldr	r3, [pc, #144]	; (800619c <__swsetup_r+0xd8>)
 800610c:	429c      	cmp	r4, r3
 800610e:	bf08      	it	eq
 8006110:	68ec      	ldreq	r4, [r5, #12]
 8006112:	e7e6      	b.n	80060e2 <__swsetup_r+0x1e>
 8006114:	0758      	lsls	r0, r3, #29
 8006116:	d512      	bpl.n	800613e <__swsetup_r+0x7a>
 8006118:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800611a:	b141      	cbz	r1, 800612e <__swsetup_r+0x6a>
 800611c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8006120:	4299      	cmp	r1, r3
 8006122:	d002      	beq.n	800612a <__swsetup_r+0x66>
 8006124:	4630      	mov	r0, r6
 8006126:	f7ff fb37 	bl	8005798 <_free_r>
 800612a:	2300      	movs	r3, #0
 800612c:	6363      	str	r3, [r4, #52]	; 0x34
 800612e:	89a3      	ldrh	r3, [r4, #12]
 8006130:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8006134:	81a3      	strh	r3, [r4, #12]
 8006136:	2300      	movs	r3, #0
 8006138:	6063      	str	r3, [r4, #4]
 800613a:	6923      	ldr	r3, [r4, #16]
 800613c:	6023      	str	r3, [r4, #0]
 800613e:	89a3      	ldrh	r3, [r4, #12]
 8006140:	f043 0308 	orr.w	r3, r3, #8
 8006144:	81a3      	strh	r3, [r4, #12]
 8006146:	6923      	ldr	r3, [r4, #16]
 8006148:	b94b      	cbnz	r3, 800615e <__swsetup_r+0x9a>
 800614a:	89a3      	ldrh	r3, [r4, #12]
 800614c:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8006150:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006154:	d003      	beq.n	800615e <__swsetup_r+0x9a>
 8006156:	4621      	mov	r1, r4
 8006158:	4630      	mov	r0, r6
 800615a:	f000 fa05 	bl	8006568 <__smakebuf_r>
 800615e:	89a0      	ldrh	r0, [r4, #12]
 8006160:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8006164:	f010 0301 	ands.w	r3, r0, #1
 8006168:	d00a      	beq.n	8006180 <__swsetup_r+0xbc>
 800616a:	2300      	movs	r3, #0
 800616c:	60a3      	str	r3, [r4, #8]
 800616e:	6963      	ldr	r3, [r4, #20]
 8006170:	425b      	negs	r3, r3
 8006172:	61a3      	str	r3, [r4, #24]
 8006174:	6923      	ldr	r3, [r4, #16]
 8006176:	b943      	cbnz	r3, 800618a <__swsetup_r+0xc6>
 8006178:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800617c:	d1ba      	bne.n	80060f4 <__swsetup_r+0x30>
 800617e:	bd70      	pop	{r4, r5, r6, pc}
 8006180:	0781      	lsls	r1, r0, #30
 8006182:	bf58      	it	pl
 8006184:	6963      	ldrpl	r3, [r4, #20]
 8006186:	60a3      	str	r3, [r4, #8]
 8006188:	e7f4      	b.n	8006174 <__swsetup_r+0xb0>
 800618a:	2000      	movs	r0, #0
 800618c:	e7f7      	b.n	800617e <__swsetup_r+0xba>
 800618e:	bf00      	nop
 8006190:	2000000c 	.word	0x2000000c
 8006194:	08006be4 	.word	0x08006be4
 8006198:	08006c04 	.word	0x08006c04
 800619c:	08006bc4 	.word	0x08006bc4

080061a0 <abort>:
 80061a0:	2006      	movs	r0, #6
 80061a2:	b508      	push	{r3, lr}
 80061a4:	f000 fa50 	bl	8006648 <raise>
 80061a8:	2001      	movs	r0, #1
 80061aa:	f7fa ffde 	bl	800116a <_exit>
	...

080061b0 <__sflush_r>:
 80061b0:	898a      	ldrh	r2, [r1, #12]
 80061b2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80061b4:	4605      	mov	r5, r0
 80061b6:	0710      	lsls	r0, r2, #28
 80061b8:	460c      	mov	r4, r1
 80061ba:	d457      	bmi.n	800626c <__sflush_r+0xbc>
 80061bc:	684b      	ldr	r3, [r1, #4]
 80061be:	2b00      	cmp	r3, #0
 80061c0:	dc04      	bgt.n	80061cc <__sflush_r+0x1c>
 80061c2:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 80061c4:	2b00      	cmp	r3, #0
 80061c6:	dc01      	bgt.n	80061cc <__sflush_r+0x1c>
 80061c8:	2000      	movs	r0, #0
 80061ca:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80061cc:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80061ce:	2e00      	cmp	r6, #0
 80061d0:	d0fa      	beq.n	80061c8 <__sflush_r+0x18>
 80061d2:	2300      	movs	r3, #0
 80061d4:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 80061d8:	682f      	ldr	r7, [r5, #0]
 80061da:	602b      	str	r3, [r5, #0]
 80061dc:	d032      	beq.n	8006244 <__sflush_r+0x94>
 80061de:	6d60      	ldr	r0, [r4, #84]	; 0x54
 80061e0:	89a3      	ldrh	r3, [r4, #12]
 80061e2:	075a      	lsls	r2, r3, #29
 80061e4:	d505      	bpl.n	80061f2 <__sflush_r+0x42>
 80061e6:	6863      	ldr	r3, [r4, #4]
 80061e8:	1ac0      	subs	r0, r0, r3
 80061ea:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80061ec:	b10b      	cbz	r3, 80061f2 <__sflush_r+0x42>
 80061ee:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80061f0:	1ac0      	subs	r0, r0, r3
 80061f2:	2300      	movs	r3, #0
 80061f4:	4602      	mov	r2, r0
 80061f6:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80061f8:	4628      	mov	r0, r5
 80061fa:	6a21      	ldr	r1, [r4, #32]
 80061fc:	47b0      	blx	r6
 80061fe:	1c43      	adds	r3, r0, #1
 8006200:	89a3      	ldrh	r3, [r4, #12]
 8006202:	d106      	bne.n	8006212 <__sflush_r+0x62>
 8006204:	6829      	ldr	r1, [r5, #0]
 8006206:	291d      	cmp	r1, #29
 8006208:	d82c      	bhi.n	8006264 <__sflush_r+0xb4>
 800620a:	4a29      	ldr	r2, [pc, #164]	; (80062b0 <__sflush_r+0x100>)
 800620c:	40ca      	lsrs	r2, r1
 800620e:	07d6      	lsls	r6, r2, #31
 8006210:	d528      	bpl.n	8006264 <__sflush_r+0xb4>
 8006212:	2200      	movs	r2, #0
 8006214:	6062      	str	r2, [r4, #4]
 8006216:	6922      	ldr	r2, [r4, #16]
 8006218:	04d9      	lsls	r1, r3, #19
 800621a:	6022      	str	r2, [r4, #0]
 800621c:	d504      	bpl.n	8006228 <__sflush_r+0x78>
 800621e:	1c42      	adds	r2, r0, #1
 8006220:	d101      	bne.n	8006226 <__sflush_r+0x76>
 8006222:	682b      	ldr	r3, [r5, #0]
 8006224:	b903      	cbnz	r3, 8006228 <__sflush_r+0x78>
 8006226:	6560      	str	r0, [r4, #84]	; 0x54
 8006228:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800622a:	602f      	str	r7, [r5, #0]
 800622c:	2900      	cmp	r1, #0
 800622e:	d0cb      	beq.n	80061c8 <__sflush_r+0x18>
 8006230:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8006234:	4299      	cmp	r1, r3
 8006236:	d002      	beq.n	800623e <__sflush_r+0x8e>
 8006238:	4628      	mov	r0, r5
 800623a:	f7ff faad 	bl	8005798 <_free_r>
 800623e:	2000      	movs	r0, #0
 8006240:	6360      	str	r0, [r4, #52]	; 0x34
 8006242:	e7c2      	b.n	80061ca <__sflush_r+0x1a>
 8006244:	6a21      	ldr	r1, [r4, #32]
 8006246:	2301      	movs	r3, #1
 8006248:	4628      	mov	r0, r5
 800624a:	47b0      	blx	r6
 800624c:	1c41      	adds	r1, r0, #1
 800624e:	d1c7      	bne.n	80061e0 <__sflush_r+0x30>
 8006250:	682b      	ldr	r3, [r5, #0]
 8006252:	2b00      	cmp	r3, #0
 8006254:	d0c4      	beq.n	80061e0 <__sflush_r+0x30>
 8006256:	2b1d      	cmp	r3, #29
 8006258:	d001      	beq.n	800625e <__sflush_r+0xae>
 800625a:	2b16      	cmp	r3, #22
 800625c:	d101      	bne.n	8006262 <__sflush_r+0xb2>
 800625e:	602f      	str	r7, [r5, #0]
 8006260:	e7b2      	b.n	80061c8 <__sflush_r+0x18>
 8006262:	89a3      	ldrh	r3, [r4, #12]
 8006264:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006268:	81a3      	strh	r3, [r4, #12]
 800626a:	e7ae      	b.n	80061ca <__sflush_r+0x1a>
 800626c:	690f      	ldr	r7, [r1, #16]
 800626e:	2f00      	cmp	r7, #0
 8006270:	d0aa      	beq.n	80061c8 <__sflush_r+0x18>
 8006272:	0793      	lsls	r3, r2, #30
 8006274:	bf18      	it	ne
 8006276:	2300      	movne	r3, #0
 8006278:	680e      	ldr	r6, [r1, #0]
 800627a:	bf08      	it	eq
 800627c:	694b      	ldreq	r3, [r1, #20]
 800627e:	1bf6      	subs	r6, r6, r7
 8006280:	600f      	str	r7, [r1, #0]
 8006282:	608b      	str	r3, [r1, #8]
 8006284:	2e00      	cmp	r6, #0
 8006286:	dd9f      	ble.n	80061c8 <__sflush_r+0x18>
 8006288:	4633      	mov	r3, r6
 800628a:	463a      	mov	r2, r7
 800628c:	4628      	mov	r0, r5
 800628e:	6a21      	ldr	r1, [r4, #32]
 8006290:	f8d4 c028 	ldr.w	ip, [r4, #40]	; 0x28
 8006294:	47e0      	blx	ip
 8006296:	2800      	cmp	r0, #0
 8006298:	dc06      	bgt.n	80062a8 <__sflush_r+0xf8>
 800629a:	89a3      	ldrh	r3, [r4, #12]
 800629c:	f04f 30ff 	mov.w	r0, #4294967295
 80062a0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80062a4:	81a3      	strh	r3, [r4, #12]
 80062a6:	e790      	b.n	80061ca <__sflush_r+0x1a>
 80062a8:	4407      	add	r7, r0
 80062aa:	1a36      	subs	r6, r6, r0
 80062ac:	e7ea      	b.n	8006284 <__sflush_r+0xd4>
 80062ae:	bf00      	nop
 80062b0:	20400001 	.word	0x20400001

080062b4 <_fflush_r>:
 80062b4:	b538      	push	{r3, r4, r5, lr}
 80062b6:	690b      	ldr	r3, [r1, #16]
 80062b8:	4605      	mov	r5, r0
 80062ba:	460c      	mov	r4, r1
 80062bc:	b913      	cbnz	r3, 80062c4 <_fflush_r+0x10>
 80062be:	2500      	movs	r5, #0
 80062c0:	4628      	mov	r0, r5
 80062c2:	bd38      	pop	{r3, r4, r5, pc}
 80062c4:	b118      	cbz	r0, 80062ce <_fflush_r+0x1a>
 80062c6:	6983      	ldr	r3, [r0, #24]
 80062c8:	b90b      	cbnz	r3, 80062ce <_fflush_r+0x1a>
 80062ca:	f000 f887 	bl	80063dc <__sinit>
 80062ce:	4b14      	ldr	r3, [pc, #80]	; (8006320 <_fflush_r+0x6c>)
 80062d0:	429c      	cmp	r4, r3
 80062d2:	d11b      	bne.n	800630c <_fflush_r+0x58>
 80062d4:	686c      	ldr	r4, [r5, #4]
 80062d6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80062da:	2b00      	cmp	r3, #0
 80062dc:	d0ef      	beq.n	80062be <_fflush_r+0xa>
 80062de:	6e62      	ldr	r2, [r4, #100]	; 0x64
 80062e0:	07d0      	lsls	r0, r2, #31
 80062e2:	d404      	bmi.n	80062ee <_fflush_r+0x3a>
 80062e4:	0599      	lsls	r1, r3, #22
 80062e6:	d402      	bmi.n	80062ee <_fflush_r+0x3a>
 80062e8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80062ea:	f000 f915 	bl	8006518 <__retarget_lock_acquire_recursive>
 80062ee:	4628      	mov	r0, r5
 80062f0:	4621      	mov	r1, r4
 80062f2:	f7ff ff5d 	bl	80061b0 <__sflush_r>
 80062f6:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80062f8:	4605      	mov	r5, r0
 80062fa:	07da      	lsls	r2, r3, #31
 80062fc:	d4e0      	bmi.n	80062c0 <_fflush_r+0xc>
 80062fe:	89a3      	ldrh	r3, [r4, #12]
 8006300:	059b      	lsls	r3, r3, #22
 8006302:	d4dd      	bmi.n	80062c0 <_fflush_r+0xc>
 8006304:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8006306:	f000 f908 	bl	800651a <__retarget_lock_release_recursive>
 800630a:	e7d9      	b.n	80062c0 <_fflush_r+0xc>
 800630c:	4b05      	ldr	r3, [pc, #20]	; (8006324 <_fflush_r+0x70>)
 800630e:	429c      	cmp	r4, r3
 8006310:	d101      	bne.n	8006316 <_fflush_r+0x62>
 8006312:	68ac      	ldr	r4, [r5, #8]
 8006314:	e7df      	b.n	80062d6 <_fflush_r+0x22>
 8006316:	4b04      	ldr	r3, [pc, #16]	; (8006328 <_fflush_r+0x74>)
 8006318:	429c      	cmp	r4, r3
 800631a:	bf08      	it	eq
 800631c:	68ec      	ldreq	r4, [r5, #12]
 800631e:	e7da      	b.n	80062d6 <_fflush_r+0x22>
 8006320:	08006be4 	.word	0x08006be4
 8006324:	08006c04 	.word	0x08006c04
 8006328:	08006bc4 	.word	0x08006bc4

0800632c <std>:
 800632c:	2300      	movs	r3, #0
 800632e:	b510      	push	{r4, lr}
 8006330:	4604      	mov	r4, r0
 8006332:	e9c0 3300 	strd	r3, r3, [r0]
 8006336:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800633a:	6083      	str	r3, [r0, #8]
 800633c:	8181      	strh	r1, [r0, #12]
 800633e:	6643      	str	r3, [r0, #100]	; 0x64
 8006340:	81c2      	strh	r2, [r0, #14]
 8006342:	6183      	str	r3, [r0, #24]
 8006344:	4619      	mov	r1, r3
 8006346:	2208      	movs	r2, #8
 8006348:	305c      	adds	r0, #92	; 0x5c
 800634a:	f7fd fb63 	bl	8003a14 <memset>
 800634e:	4b05      	ldr	r3, [pc, #20]	; (8006364 <std+0x38>)
 8006350:	6224      	str	r4, [r4, #32]
 8006352:	6263      	str	r3, [r4, #36]	; 0x24
 8006354:	4b04      	ldr	r3, [pc, #16]	; (8006368 <std+0x3c>)
 8006356:	62a3      	str	r3, [r4, #40]	; 0x28
 8006358:	4b04      	ldr	r3, [pc, #16]	; (800636c <std+0x40>)
 800635a:	62e3      	str	r3, [r4, #44]	; 0x2c
 800635c:	4b04      	ldr	r3, [pc, #16]	; (8006370 <std+0x44>)
 800635e:	6323      	str	r3, [r4, #48]	; 0x30
 8006360:	bd10      	pop	{r4, pc}
 8006362:	bf00      	nop
 8006364:	08006681 	.word	0x08006681
 8006368:	080066a3 	.word	0x080066a3
 800636c:	080066db 	.word	0x080066db
 8006370:	080066ff 	.word	0x080066ff

08006374 <_cleanup_r>:
 8006374:	4901      	ldr	r1, [pc, #4]	; (800637c <_cleanup_r+0x8>)
 8006376:	f000 b8af 	b.w	80064d8 <_fwalk_reent>
 800637a:	bf00      	nop
 800637c:	080062b5 	.word	0x080062b5

08006380 <__sfmoreglue>:
 8006380:	2268      	movs	r2, #104	; 0x68
 8006382:	b570      	push	{r4, r5, r6, lr}
 8006384:	1e4d      	subs	r5, r1, #1
 8006386:	4355      	muls	r5, r2
 8006388:	460e      	mov	r6, r1
 800638a:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800638e:	f7ff fa6b 	bl	8005868 <_malloc_r>
 8006392:	4604      	mov	r4, r0
 8006394:	b140      	cbz	r0, 80063a8 <__sfmoreglue+0x28>
 8006396:	2100      	movs	r1, #0
 8006398:	e9c0 1600 	strd	r1, r6, [r0]
 800639c:	300c      	adds	r0, #12
 800639e:	60a0      	str	r0, [r4, #8]
 80063a0:	f105 0268 	add.w	r2, r5, #104	; 0x68
 80063a4:	f7fd fb36 	bl	8003a14 <memset>
 80063a8:	4620      	mov	r0, r4
 80063aa:	bd70      	pop	{r4, r5, r6, pc}

080063ac <__sfp_lock_acquire>:
 80063ac:	4801      	ldr	r0, [pc, #4]	; (80063b4 <__sfp_lock_acquire+0x8>)
 80063ae:	f000 b8b3 	b.w	8006518 <__retarget_lock_acquire_recursive>
 80063b2:	bf00      	nop
 80063b4:	20000331 	.word	0x20000331

080063b8 <__sfp_lock_release>:
 80063b8:	4801      	ldr	r0, [pc, #4]	; (80063c0 <__sfp_lock_release+0x8>)
 80063ba:	f000 b8ae 	b.w	800651a <__retarget_lock_release_recursive>
 80063be:	bf00      	nop
 80063c0:	20000331 	.word	0x20000331

080063c4 <__sinit_lock_acquire>:
 80063c4:	4801      	ldr	r0, [pc, #4]	; (80063cc <__sinit_lock_acquire+0x8>)
 80063c6:	f000 b8a7 	b.w	8006518 <__retarget_lock_acquire_recursive>
 80063ca:	bf00      	nop
 80063cc:	20000332 	.word	0x20000332

080063d0 <__sinit_lock_release>:
 80063d0:	4801      	ldr	r0, [pc, #4]	; (80063d8 <__sinit_lock_release+0x8>)
 80063d2:	f000 b8a2 	b.w	800651a <__retarget_lock_release_recursive>
 80063d6:	bf00      	nop
 80063d8:	20000332 	.word	0x20000332

080063dc <__sinit>:
 80063dc:	b510      	push	{r4, lr}
 80063de:	4604      	mov	r4, r0
 80063e0:	f7ff fff0 	bl	80063c4 <__sinit_lock_acquire>
 80063e4:	69a3      	ldr	r3, [r4, #24]
 80063e6:	b11b      	cbz	r3, 80063f0 <__sinit+0x14>
 80063e8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80063ec:	f7ff bff0 	b.w	80063d0 <__sinit_lock_release>
 80063f0:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 80063f4:	6523      	str	r3, [r4, #80]	; 0x50
 80063f6:	4b13      	ldr	r3, [pc, #76]	; (8006444 <__sinit+0x68>)
 80063f8:	4a13      	ldr	r2, [pc, #76]	; (8006448 <__sinit+0x6c>)
 80063fa:	681b      	ldr	r3, [r3, #0]
 80063fc:	62a2      	str	r2, [r4, #40]	; 0x28
 80063fe:	42a3      	cmp	r3, r4
 8006400:	bf08      	it	eq
 8006402:	2301      	moveq	r3, #1
 8006404:	4620      	mov	r0, r4
 8006406:	bf08      	it	eq
 8006408:	61a3      	streq	r3, [r4, #24]
 800640a:	f000 f81f 	bl	800644c <__sfp>
 800640e:	6060      	str	r0, [r4, #4]
 8006410:	4620      	mov	r0, r4
 8006412:	f000 f81b 	bl	800644c <__sfp>
 8006416:	60a0      	str	r0, [r4, #8]
 8006418:	4620      	mov	r0, r4
 800641a:	f000 f817 	bl	800644c <__sfp>
 800641e:	2200      	movs	r2, #0
 8006420:	2104      	movs	r1, #4
 8006422:	60e0      	str	r0, [r4, #12]
 8006424:	6860      	ldr	r0, [r4, #4]
 8006426:	f7ff ff81 	bl	800632c <std>
 800642a:	2201      	movs	r2, #1
 800642c:	2109      	movs	r1, #9
 800642e:	68a0      	ldr	r0, [r4, #8]
 8006430:	f7ff ff7c 	bl	800632c <std>
 8006434:	2202      	movs	r2, #2
 8006436:	2112      	movs	r1, #18
 8006438:	68e0      	ldr	r0, [r4, #12]
 800643a:	f7ff ff77 	bl	800632c <std>
 800643e:	2301      	movs	r3, #1
 8006440:	61a3      	str	r3, [r4, #24]
 8006442:	e7d1      	b.n	80063e8 <__sinit+0xc>
 8006444:	08006848 	.word	0x08006848
 8006448:	08006375 	.word	0x08006375

0800644c <__sfp>:
 800644c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800644e:	4607      	mov	r7, r0
 8006450:	f7ff ffac 	bl	80063ac <__sfp_lock_acquire>
 8006454:	4b1e      	ldr	r3, [pc, #120]	; (80064d0 <__sfp+0x84>)
 8006456:	681e      	ldr	r6, [r3, #0]
 8006458:	69b3      	ldr	r3, [r6, #24]
 800645a:	b913      	cbnz	r3, 8006462 <__sfp+0x16>
 800645c:	4630      	mov	r0, r6
 800645e:	f7ff ffbd 	bl	80063dc <__sinit>
 8006462:	3648      	adds	r6, #72	; 0x48
 8006464:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8006468:	3b01      	subs	r3, #1
 800646a:	d503      	bpl.n	8006474 <__sfp+0x28>
 800646c:	6833      	ldr	r3, [r6, #0]
 800646e:	b30b      	cbz	r3, 80064b4 <__sfp+0x68>
 8006470:	6836      	ldr	r6, [r6, #0]
 8006472:	e7f7      	b.n	8006464 <__sfp+0x18>
 8006474:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8006478:	b9d5      	cbnz	r5, 80064b0 <__sfp+0x64>
 800647a:	4b16      	ldr	r3, [pc, #88]	; (80064d4 <__sfp+0x88>)
 800647c:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8006480:	60e3      	str	r3, [r4, #12]
 8006482:	6665      	str	r5, [r4, #100]	; 0x64
 8006484:	f000 f847 	bl	8006516 <__retarget_lock_init_recursive>
 8006488:	f7ff ff96 	bl	80063b8 <__sfp_lock_release>
 800648c:	2208      	movs	r2, #8
 800648e:	4629      	mov	r1, r5
 8006490:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8006494:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8006498:	6025      	str	r5, [r4, #0]
 800649a:	61a5      	str	r5, [r4, #24]
 800649c:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 80064a0:	f7fd fab8 	bl	8003a14 <memset>
 80064a4:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 80064a8:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 80064ac:	4620      	mov	r0, r4
 80064ae:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80064b0:	3468      	adds	r4, #104	; 0x68
 80064b2:	e7d9      	b.n	8006468 <__sfp+0x1c>
 80064b4:	2104      	movs	r1, #4
 80064b6:	4638      	mov	r0, r7
 80064b8:	f7ff ff62 	bl	8006380 <__sfmoreglue>
 80064bc:	4604      	mov	r4, r0
 80064be:	6030      	str	r0, [r6, #0]
 80064c0:	2800      	cmp	r0, #0
 80064c2:	d1d5      	bne.n	8006470 <__sfp+0x24>
 80064c4:	f7ff ff78 	bl	80063b8 <__sfp_lock_release>
 80064c8:	230c      	movs	r3, #12
 80064ca:	603b      	str	r3, [r7, #0]
 80064cc:	e7ee      	b.n	80064ac <__sfp+0x60>
 80064ce:	bf00      	nop
 80064d0:	08006848 	.word	0x08006848
 80064d4:	ffff0001 	.word	0xffff0001

080064d8 <_fwalk_reent>:
 80064d8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80064dc:	4606      	mov	r6, r0
 80064de:	4688      	mov	r8, r1
 80064e0:	2700      	movs	r7, #0
 80064e2:	f100 0448 	add.w	r4, r0, #72	; 0x48
 80064e6:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80064ea:	f1b9 0901 	subs.w	r9, r9, #1
 80064ee:	d505      	bpl.n	80064fc <_fwalk_reent+0x24>
 80064f0:	6824      	ldr	r4, [r4, #0]
 80064f2:	2c00      	cmp	r4, #0
 80064f4:	d1f7      	bne.n	80064e6 <_fwalk_reent+0xe>
 80064f6:	4638      	mov	r0, r7
 80064f8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80064fc:	89ab      	ldrh	r3, [r5, #12]
 80064fe:	2b01      	cmp	r3, #1
 8006500:	d907      	bls.n	8006512 <_fwalk_reent+0x3a>
 8006502:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8006506:	3301      	adds	r3, #1
 8006508:	d003      	beq.n	8006512 <_fwalk_reent+0x3a>
 800650a:	4629      	mov	r1, r5
 800650c:	4630      	mov	r0, r6
 800650e:	47c0      	blx	r8
 8006510:	4307      	orrs	r7, r0
 8006512:	3568      	adds	r5, #104	; 0x68
 8006514:	e7e9      	b.n	80064ea <_fwalk_reent+0x12>

08006516 <__retarget_lock_init_recursive>:
 8006516:	4770      	bx	lr

08006518 <__retarget_lock_acquire_recursive>:
 8006518:	4770      	bx	lr

0800651a <__retarget_lock_release_recursive>:
 800651a:	4770      	bx	lr

0800651c <__swhatbuf_r>:
 800651c:	b570      	push	{r4, r5, r6, lr}
 800651e:	460e      	mov	r6, r1
 8006520:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006524:	4614      	mov	r4, r2
 8006526:	2900      	cmp	r1, #0
 8006528:	461d      	mov	r5, r3
 800652a:	b096      	sub	sp, #88	; 0x58
 800652c:	da08      	bge.n	8006540 <__swhatbuf_r+0x24>
 800652e:	2200      	movs	r2, #0
 8006530:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 8006534:	602a      	str	r2, [r5, #0]
 8006536:	061a      	lsls	r2, r3, #24
 8006538:	d410      	bmi.n	800655c <__swhatbuf_r+0x40>
 800653a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800653e:	e00e      	b.n	800655e <__swhatbuf_r+0x42>
 8006540:	466a      	mov	r2, sp
 8006542:	f000 f903 	bl	800674c <_fstat_r>
 8006546:	2800      	cmp	r0, #0
 8006548:	dbf1      	blt.n	800652e <__swhatbuf_r+0x12>
 800654a:	9a01      	ldr	r2, [sp, #4]
 800654c:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8006550:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8006554:	425a      	negs	r2, r3
 8006556:	415a      	adcs	r2, r3
 8006558:	602a      	str	r2, [r5, #0]
 800655a:	e7ee      	b.n	800653a <__swhatbuf_r+0x1e>
 800655c:	2340      	movs	r3, #64	; 0x40
 800655e:	2000      	movs	r0, #0
 8006560:	6023      	str	r3, [r4, #0]
 8006562:	b016      	add	sp, #88	; 0x58
 8006564:	bd70      	pop	{r4, r5, r6, pc}
	...

08006568 <__smakebuf_r>:
 8006568:	898b      	ldrh	r3, [r1, #12]
 800656a:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800656c:	079d      	lsls	r5, r3, #30
 800656e:	4606      	mov	r6, r0
 8006570:	460c      	mov	r4, r1
 8006572:	d507      	bpl.n	8006584 <__smakebuf_r+0x1c>
 8006574:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8006578:	6023      	str	r3, [r4, #0]
 800657a:	6123      	str	r3, [r4, #16]
 800657c:	2301      	movs	r3, #1
 800657e:	6163      	str	r3, [r4, #20]
 8006580:	b002      	add	sp, #8
 8006582:	bd70      	pop	{r4, r5, r6, pc}
 8006584:	466a      	mov	r2, sp
 8006586:	ab01      	add	r3, sp, #4
 8006588:	f7ff ffc8 	bl	800651c <__swhatbuf_r>
 800658c:	9900      	ldr	r1, [sp, #0]
 800658e:	4605      	mov	r5, r0
 8006590:	4630      	mov	r0, r6
 8006592:	f7ff f969 	bl	8005868 <_malloc_r>
 8006596:	b948      	cbnz	r0, 80065ac <__smakebuf_r+0x44>
 8006598:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800659c:	059a      	lsls	r2, r3, #22
 800659e:	d4ef      	bmi.n	8006580 <__smakebuf_r+0x18>
 80065a0:	f023 0303 	bic.w	r3, r3, #3
 80065a4:	f043 0302 	orr.w	r3, r3, #2
 80065a8:	81a3      	strh	r3, [r4, #12]
 80065aa:	e7e3      	b.n	8006574 <__smakebuf_r+0xc>
 80065ac:	4b0d      	ldr	r3, [pc, #52]	; (80065e4 <__smakebuf_r+0x7c>)
 80065ae:	62b3      	str	r3, [r6, #40]	; 0x28
 80065b0:	89a3      	ldrh	r3, [r4, #12]
 80065b2:	6020      	str	r0, [r4, #0]
 80065b4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80065b8:	81a3      	strh	r3, [r4, #12]
 80065ba:	9b00      	ldr	r3, [sp, #0]
 80065bc:	6120      	str	r0, [r4, #16]
 80065be:	6163      	str	r3, [r4, #20]
 80065c0:	9b01      	ldr	r3, [sp, #4]
 80065c2:	b15b      	cbz	r3, 80065dc <__smakebuf_r+0x74>
 80065c4:	4630      	mov	r0, r6
 80065c6:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80065ca:	f000 f8d1 	bl	8006770 <_isatty_r>
 80065ce:	b128      	cbz	r0, 80065dc <__smakebuf_r+0x74>
 80065d0:	89a3      	ldrh	r3, [r4, #12]
 80065d2:	f023 0303 	bic.w	r3, r3, #3
 80065d6:	f043 0301 	orr.w	r3, r3, #1
 80065da:	81a3      	strh	r3, [r4, #12]
 80065dc:	89a0      	ldrh	r0, [r4, #12]
 80065de:	4305      	orrs	r5, r0
 80065e0:	81a5      	strh	r5, [r4, #12]
 80065e2:	e7cd      	b.n	8006580 <__smakebuf_r+0x18>
 80065e4:	08006375 	.word	0x08006375

080065e8 <_malloc_usable_size_r>:
 80065e8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80065ec:	1f18      	subs	r0, r3, #4
 80065ee:	2b00      	cmp	r3, #0
 80065f0:	bfbc      	itt	lt
 80065f2:	580b      	ldrlt	r3, [r1, r0]
 80065f4:	18c0      	addlt	r0, r0, r3
 80065f6:	4770      	bx	lr

080065f8 <_raise_r>:
 80065f8:	291f      	cmp	r1, #31
 80065fa:	b538      	push	{r3, r4, r5, lr}
 80065fc:	4604      	mov	r4, r0
 80065fe:	460d      	mov	r5, r1
 8006600:	d904      	bls.n	800660c <_raise_r+0x14>
 8006602:	2316      	movs	r3, #22
 8006604:	6003      	str	r3, [r0, #0]
 8006606:	f04f 30ff 	mov.w	r0, #4294967295
 800660a:	bd38      	pop	{r3, r4, r5, pc}
 800660c:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800660e:	b112      	cbz	r2, 8006616 <_raise_r+0x1e>
 8006610:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8006614:	b94b      	cbnz	r3, 800662a <_raise_r+0x32>
 8006616:	4620      	mov	r0, r4
 8006618:	f000 f830 	bl	800667c <_getpid_r>
 800661c:	462a      	mov	r2, r5
 800661e:	4601      	mov	r1, r0
 8006620:	4620      	mov	r0, r4
 8006622:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8006626:	f000 b817 	b.w	8006658 <_kill_r>
 800662a:	2b01      	cmp	r3, #1
 800662c:	d00a      	beq.n	8006644 <_raise_r+0x4c>
 800662e:	1c59      	adds	r1, r3, #1
 8006630:	d103      	bne.n	800663a <_raise_r+0x42>
 8006632:	2316      	movs	r3, #22
 8006634:	6003      	str	r3, [r0, #0]
 8006636:	2001      	movs	r0, #1
 8006638:	e7e7      	b.n	800660a <_raise_r+0x12>
 800663a:	2400      	movs	r4, #0
 800663c:	4628      	mov	r0, r5
 800663e:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8006642:	4798      	blx	r3
 8006644:	2000      	movs	r0, #0
 8006646:	e7e0      	b.n	800660a <_raise_r+0x12>

08006648 <raise>:
 8006648:	4b02      	ldr	r3, [pc, #8]	; (8006654 <raise+0xc>)
 800664a:	4601      	mov	r1, r0
 800664c:	6818      	ldr	r0, [r3, #0]
 800664e:	f7ff bfd3 	b.w	80065f8 <_raise_r>
 8006652:	bf00      	nop
 8006654:	2000000c 	.word	0x2000000c

08006658 <_kill_r>:
 8006658:	b538      	push	{r3, r4, r5, lr}
 800665a:	2300      	movs	r3, #0
 800665c:	4d06      	ldr	r5, [pc, #24]	; (8006678 <_kill_r+0x20>)
 800665e:	4604      	mov	r4, r0
 8006660:	4608      	mov	r0, r1
 8006662:	4611      	mov	r1, r2
 8006664:	602b      	str	r3, [r5, #0]
 8006666:	f7fa fd70 	bl	800114a <_kill>
 800666a:	1c43      	adds	r3, r0, #1
 800666c:	d102      	bne.n	8006674 <_kill_r+0x1c>
 800666e:	682b      	ldr	r3, [r5, #0]
 8006670:	b103      	cbz	r3, 8006674 <_kill_r+0x1c>
 8006672:	6023      	str	r3, [r4, #0]
 8006674:	bd38      	pop	{r3, r4, r5, pc}
 8006676:	bf00      	nop
 8006678:	2000032c 	.word	0x2000032c

0800667c <_getpid_r>:
 800667c:	f7fa bd5e 	b.w	800113c <_getpid>

08006680 <__sread>:
 8006680:	b510      	push	{r4, lr}
 8006682:	460c      	mov	r4, r1
 8006684:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006688:	f000 f894 	bl	80067b4 <_read_r>
 800668c:	2800      	cmp	r0, #0
 800668e:	bfab      	itete	ge
 8006690:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8006692:	89a3      	ldrhlt	r3, [r4, #12]
 8006694:	181b      	addge	r3, r3, r0
 8006696:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800669a:	bfac      	ite	ge
 800669c:	6563      	strge	r3, [r4, #84]	; 0x54
 800669e:	81a3      	strhlt	r3, [r4, #12]
 80066a0:	bd10      	pop	{r4, pc}

080066a2 <__swrite>:
 80066a2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80066a6:	461f      	mov	r7, r3
 80066a8:	898b      	ldrh	r3, [r1, #12]
 80066aa:	4605      	mov	r5, r0
 80066ac:	05db      	lsls	r3, r3, #23
 80066ae:	460c      	mov	r4, r1
 80066b0:	4616      	mov	r6, r2
 80066b2:	d505      	bpl.n	80066c0 <__swrite+0x1e>
 80066b4:	2302      	movs	r3, #2
 80066b6:	2200      	movs	r2, #0
 80066b8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80066bc:	f000 f868 	bl	8006790 <_lseek_r>
 80066c0:	89a3      	ldrh	r3, [r4, #12]
 80066c2:	4632      	mov	r2, r6
 80066c4:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80066c8:	81a3      	strh	r3, [r4, #12]
 80066ca:	4628      	mov	r0, r5
 80066cc:	463b      	mov	r3, r7
 80066ce:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80066d2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80066d6:	f000 b817 	b.w	8006708 <_write_r>

080066da <__sseek>:
 80066da:	b510      	push	{r4, lr}
 80066dc:	460c      	mov	r4, r1
 80066de:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80066e2:	f000 f855 	bl	8006790 <_lseek_r>
 80066e6:	1c43      	adds	r3, r0, #1
 80066e8:	89a3      	ldrh	r3, [r4, #12]
 80066ea:	bf15      	itete	ne
 80066ec:	6560      	strne	r0, [r4, #84]	; 0x54
 80066ee:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 80066f2:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 80066f6:	81a3      	strheq	r3, [r4, #12]
 80066f8:	bf18      	it	ne
 80066fa:	81a3      	strhne	r3, [r4, #12]
 80066fc:	bd10      	pop	{r4, pc}

080066fe <__sclose>:
 80066fe:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006702:	f000 b813 	b.w	800672c <_close_r>
	...

08006708 <_write_r>:
 8006708:	b538      	push	{r3, r4, r5, lr}
 800670a:	4604      	mov	r4, r0
 800670c:	4608      	mov	r0, r1
 800670e:	4611      	mov	r1, r2
 8006710:	2200      	movs	r2, #0
 8006712:	4d05      	ldr	r5, [pc, #20]	; (8006728 <_write_r+0x20>)
 8006714:	602a      	str	r2, [r5, #0]
 8006716:	461a      	mov	r2, r3
 8006718:	f7fa fd4e 	bl	80011b8 <_write>
 800671c:	1c43      	adds	r3, r0, #1
 800671e:	d102      	bne.n	8006726 <_write_r+0x1e>
 8006720:	682b      	ldr	r3, [r5, #0]
 8006722:	b103      	cbz	r3, 8006726 <_write_r+0x1e>
 8006724:	6023      	str	r3, [r4, #0]
 8006726:	bd38      	pop	{r3, r4, r5, pc}
 8006728:	2000032c 	.word	0x2000032c

0800672c <_close_r>:
 800672c:	b538      	push	{r3, r4, r5, lr}
 800672e:	2300      	movs	r3, #0
 8006730:	4d05      	ldr	r5, [pc, #20]	; (8006748 <_close_r+0x1c>)
 8006732:	4604      	mov	r4, r0
 8006734:	4608      	mov	r0, r1
 8006736:	602b      	str	r3, [r5, #0]
 8006738:	f7fa fd5a 	bl	80011f0 <_close>
 800673c:	1c43      	adds	r3, r0, #1
 800673e:	d102      	bne.n	8006746 <_close_r+0x1a>
 8006740:	682b      	ldr	r3, [r5, #0]
 8006742:	b103      	cbz	r3, 8006746 <_close_r+0x1a>
 8006744:	6023      	str	r3, [r4, #0]
 8006746:	bd38      	pop	{r3, r4, r5, pc}
 8006748:	2000032c 	.word	0x2000032c

0800674c <_fstat_r>:
 800674c:	b538      	push	{r3, r4, r5, lr}
 800674e:	2300      	movs	r3, #0
 8006750:	4d06      	ldr	r5, [pc, #24]	; (800676c <_fstat_r+0x20>)
 8006752:	4604      	mov	r4, r0
 8006754:	4608      	mov	r0, r1
 8006756:	4611      	mov	r1, r2
 8006758:	602b      	str	r3, [r5, #0]
 800675a:	f7fa fd54 	bl	8001206 <_fstat>
 800675e:	1c43      	adds	r3, r0, #1
 8006760:	d102      	bne.n	8006768 <_fstat_r+0x1c>
 8006762:	682b      	ldr	r3, [r5, #0]
 8006764:	b103      	cbz	r3, 8006768 <_fstat_r+0x1c>
 8006766:	6023      	str	r3, [r4, #0]
 8006768:	bd38      	pop	{r3, r4, r5, pc}
 800676a:	bf00      	nop
 800676c:	2000032c 	.word	0x2000032c

08006770 <_isatty_r>:
 8006770:	b538      	push	{r3, r4, r5, lr}
 8006772:	2300      	movs	r3, #0
 8006774:	4d05      	ldr	r5, [pc, #20]	; (800678c <_isatty_r+0x1c>)
 8006776:	4604      	mov	r4, r0
 8006778:	4608      	mov	r0, r1
 800677a:	602b      	str	r3, [r5, #0]
 800677c:	f7fa fd52 	bl	8001224 <_isatty>
 8006780:	1c43      	adds	r3, r0, #1
 8006782:	d102      	bne.n	800678a <_isatty_r+0x1a>
 8006784:	682b      	ldr	r3, [r5, #0]
 8006786:	b103      	cbz	r3, 800678a <_isatty_r+0x1a>
 8006788:	6023      	str	r3, [r4, #0]
 800678a:	bd38      	pop	{r3, r4, r5, pc}
 800678c:	2000032c 	.word	0x2000032c

08006790 <_lseek_r>:
 8006790:	b538      	push	{r3, r4, r5, lr}
 8006792:	4604      	mov	r4, r0
 8006794:	4608      	mov	r0, r1
 8006796:	4611      	mov	r1, r2
 8006798:	2200      	movs	r2, #0
 800679a:	4d05      	ldr	r5, [pc, #20]	; (80067b0 <_lseek_r+0x20>)
 800679c:	602a      	str	r2, [r5, #0]
 800679e:	461a      	mov	r2, r3
 80067a0:	f7fa fd4a 	bl	8001238 <_lseek>
 80067a4:	1c43      	adds	r3, r0, #1
 80067a6:	d102      	bne.n	80067ae <_lseek_r+0x1e>
 80067a8:	682b      	ldr	r3, [r5, #0]
 80067aa:	b103      	cbz	r3, 80067ae <_lseek_r+0x1e>
 80067ac:	6023      	str	r3, [r4, #0]
 80067ae:	bd38      	pop	{r3, r4, r5, pc}
 80067b0:	2000032c 	.word	0x2000032c

080067b4 <_read_r>:
 80067b4:	b538      	push	{r3, r4, r5, lr}
 80067b6:	4604      	mov	r4, r0
 80067b8:	4608      	mov	r0, r1
 80067ba:	4611      	mov	r1, r2
 80067bc:	2200      	movs	r2, #0
 80067be:	4d05      	ldr	r5, [pc, #20]	; (80067d4 <_read_r+0x20>)
 80067c0:	602a      	str	r2, [r5, #0]
 80067c2:	461a      	mov	r2, r3
 80067c4:	f7fa fcdb 	bl	800117e <_read>
 80067c8:	1c43      	adds	r3, r0, #1
 80067ca:	d102      	bne.n	80067d2 <_read_r+0x1e>
 80067cc:	682b      	ldr	r3, [r5, #0]
 80067ce:	b103      	cbz	r3, 80067d2 <_read_r+0x1e>
 80067d0:	6023      	str	r3, [r4, #0]
 80067d2:	bd38      	pop	{r3, r4, r5, pc}
 80067d4:	2000032c 	.word	0x2000032c

080067d8 <_init>:
 80067d8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80067da:	bf00      	nop
 80067dc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80067de:	bc08      	pop	{r3}
 80067e0:	469e      	mov	lr, r3
 80067e2:	4770      	bx	lr

080067e4 <_fini>:
 80067e4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80067e6:	bf00      	nop
 80067e8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80067ea:	bc08      	pop	{r3}
 80067ec:	469e      	mov	lr, r3
 80067ee:	4770      	bx	lr
