// Seed: 4107747708
module module_0 ();
  uwire id_1, id_2;
  tri id_3, id_4, id_5;
  parameter id_6 = 1;
  wire id_7, id_8;
  wire id_9;
  assign module_1.id_2 = 0;
  assign id_2 = id_3;
  wire id_10, id_11;
  parameter id_12 = id_6 && 1;
  wire id_13;
  wire id_14;
  assign id_3 = 1;
endmodule
module module_1 (
    output tri0 id_0,
    input logic id_1,
    output supply0 id_2,
    input wor id_3,
    input supply0 id_4,
    input uwire id_5,
    output wor id_6,
    input uwire id_7,
    input wor id_8,
    id_14,
    id_15,
    input tri1 id_9,
    input supply0 id_10,
    output tri1 id_11,
    input tri1 id_12
);
  initial id_14 <= id_15 ? id_1 : -1 - id_10;
  module_0 modCall_1 ();
endmodule
