`begin_keywords "1800-2012"
module ixc_fc_delay ( Q, D );
parameter WIDTH = 1 ;
output wire logic [(WIDTH - 1) : 0] Q ;
input wire logic [(WIDTH - 1) : 0] D ;
endmodule
`end_keywords
/**portGenericDumpBegin WIDTH Q D portGenericDumpEnd**/
/**ParamPreferVectorBegin ParamPreferVectorEnd**/
