// Seed: 3434970642
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  input wire id_5;
  input wire id_4;
  input wire id_3;
  output wire id_2;
  inout wire id_1;
  tri1 id_7;
  integer id_8;
  wand id_9 = 1 ? 1 : id_8 ^ id_1;
  assign id_7 = 1;
  wire id_10;
endmodule
module module_1 (
    input wand id_0,
    input tri1 id_1
);
  wire id_3, id_4, id_5, id_6, id_7;
  module_0 modCall_1 (
      id_4,
      id_6,
      id_7,
      id_3,
      id_6,
      id_4
  );
  uwire id_8 = 1;
endmodule
