============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.14-s082_1
  Generated on:           Feb 13 2025  10:34:05 am
  Module:                 s298
  Operating conditions:   slow 
  Interconnect mode:      global
  Area mode:              physical library
============================================================

Some unconstrained paths have not been displayed.
Use -unconstrained or set the root attribute 'timing_report_unconstrained' to 'true' to see only these unconstrained paths.

============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.14-s082_1
  Generated on:           Feb 13 2025  10:34:05 am
  Module:                 s298
  Operating conditions:   slow 
  Interconnect mode:      global
  Area mode:              physical library
============================================================

No paths found

============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.14-s082_1
  Generated on:           Feb 13 2025  10:34:05 am
  Module:                 s298
  Operating conditions:   slow 
  Interconnect mode:      global
  Area mode:              physical library
============================================================

No paths found

============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.14-s082_1
  Generated on:           Feb 13 2025  10:34:05 am
  Module:                 s298
  Operating conditions:   slow 
  Interconnect mode:      global
  Area mode:              physical library
============================================================

No paths found

============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.14-s082_1
  Generated on:           Feb 13 2025  10:34:05 am
  Module:                 s298
  Operating conditions:   slow 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: MET (170 ps) Setup Check with Pin DFF_7/q_reg/clk->d
          Group: C2C
     Startpoint: (R) DFF_3/q_reg/clk
          Clock: (R) clk
       Endpoint: (R) DFF_7/q_reg/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-     192                  
       Uncertainty:-      50                  
     Required Time:=    1758                  
      Launch Clock:-       0                  
         Data Path:-    1588                  
             Slack:=     170                  

#------------------------------------------------------------------------------------------------
#  Timing Point   Flags    Arc    Edge      Cell        Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  DFF_3/q_reg/clk -       -       R     (arrival)           14    -    10     0       0    (-,-) 
  DFF_3/q_reg/q   (u)     clk->q  F     unmapped_d_flop      8 56.0     0   601     601    (-,-) 
  NOT_2/z         (u)     in_0->z R     unmapped_not        11 77.0     0   152     753    (-,-) 
  NOR2_4/z        (u)     in_1->z F     unmapped_nor2        2 14.0     0    90     844    (-,-) 
  NAND4_1/z       (u)     in_3->z R     unmapped_nand4       1  7.0     0   154     998    (-,-) 
  AND2_8/z        (u)     in_1->z R     unmapped_and2        2 14.0     0    90    1088    (-,-) 
  NOR2_9/z        (u)     in_1->z F     unmapped_nor2        4 28.0     0   121    1209    (-,-) 
  NOT_24/z        (u)     in_0->z R     unmapped_not         6 42.0     0   116    1325    (-,-) 
  NAND4_2/z       (u)     in_3->z F     unmapped_nand4       1  7.0     0   154    1480    (-,-) 
  NOR3_2/z        (u)     in_2->z R     unmapped_nor3        1  7.0     0   109    1588    (-,-) 
  DFF_7/q_reg/d   -       -       R     unmapped_d_flop      1    -     -     0    1588    (-,-) 
#------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).

============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.14-s082_1
  Generated on:           Feb 13 2025  10:34:05 am
  Module:                 s298
  Operating conditions:   slow 
  Interconnect mode:      global
  Area mode:              physical library
============================================================

No paths found

============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.14-s082_1
  Generated on:           Feb 13 2025  10:45:04 am
  Module:                 s298
  Operating conditions:   slow 
  Interconnect mode:      global
  Area mode:              physical library
============================================================

Some unconstrained paths have not been displayed.
Use -unconstrained or set the root attribute 'timing_report_unconstrained' to 'true' to see only these unconstrained paths.

============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.14-s082_1
  Generated on:           Feb 13 2025  10:45:04 am
  Module:                 s298
  Operating conditions:   slow 
  Interconnect mode:      global
  Area mode:              physical library
============================================================

No paths found

============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.14-s082_1
  Generated on:           Feb 13 2025  10:45:04 am
  Module:                 s298
  Operating conditions:   slow 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: MET (427 ps) Setup Check with Pin DFF_4/q_reg/clk->d
          Group: I2C
     Startpoint: (F) G0
          Clock: (R) clk
       Endpoint: (R) DFF_4/q_reg/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    2000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-     192                  
       Uncertainty:-      50                  
     Required Time:=    1758                  
      Launch Clock:-       0                  
       Input Delay:-    1000                  
         Data Path:-     332                  
             Slack:=     427                  

Exceptions/Constraints:
  input_delay             1000            constraints.sdc_1_line_6 

#-----------------------------------------------------------------------------------------------
# Timing Point   Flags    Arc    Edge      Cell        Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  G0             (u)     -       F     (arrival)            7 49.0     0     0    1000    (-,-) 
  NOT_0/z        (u)     in_0->z R     unmapped_not         3 21.0     0    79    1079    (-,-) 
  AND2_1/z       (u)     in_1->z R     unmapped_and2        1  7.0     0    72    1151    (-,-) 
  NOR2_3/z       (u)     in_1->z F     unmapped_nor2        1  7.0     0    72    1223    (-,-) 
  NOR3_0/z       (u)     in_2->z R     unmapped_nor3        1  7.0     0   109    1332    (-,-) 
  DFF_4/q_reg/d  -       -       R     unmapped_d_flop      1    -     -     0    1332    (-,-) 
#-----------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).

============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.14-s082_1
  Generated on:           Feb 13 2025  10:45:04 am
  Module:                 s298
  Operating conditions:   slow 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: MET (420 ps) Late External Delay Assertion at pin G67
          Group: C2O
     Startpoint: (R) DFF_7/q_reg/clk
          Clock: (R) clk
       Endpoint: (R) G67
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
      Output Delay:-    1000                  
       Uncertainty:-      50                  
     Required Time:=     950                  
      Launch Clock:-       0                  
         Data Path:-     530                  
             Slack:=     420                  

Exceptions/Constraints:
  output_delay             1000            constraints.sdc_1_line_15 

#-----------------------------------------------------------------------------------------------
#  Timing Point   Flags    Arc   Edge      Cell        Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  DFF_7/q_reg/clk -       -      R     (arrival)           14    -    10     0       0    (-,-) 
  DFF_7/q_reg/q   (u)     clk->q R     unmapped_d_flop      3 20.0     0   530     530    (-,-) 
  G67             -       -      R     (port)               -    -     -     0     530    (-,-) 
#-----------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).

============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.14-s082_1
  Generated on:           Feb 13 2025  10:45:04 am
  Module:                 s298
  Operating conditions:   slow 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: MET (170 ps) Setup Check with Pin DFF_7/q_reg/clk->d
          Group: C2C
     Startpoint: (R) DFF_3/q_reg/clk
          Clock: (R) clk
       Endpoint: (R) DFF_7/q_reg/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-     192                  
       Uncertainty:-      50                  
     Required Time:=    1758                  
      Launch Clock:-       0                  
         Data Path:-    1588                  
             Slack:=     170                  

#------------------------------------------------------------------------------------------------
#  Timing Point   Flags    Arc    Edge      Cell        Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  DFF_3/q_reg/clk -       -       R     (arrival)           14    -    10     0       0    (-,-) 
  DFF_3/q_reg/q   (u)     clk->q  F     unmapped_d_flop      8 56.0     0   601     601    (-,-) 
  NOT_2/z         (u)     in_0->z R     unmapped_not        11 77.0     0   152     753    (-,-) 
  NOR2_4/z        (u)     in_1->z F     unmapped_nor2        2 14.0     0    90     844    (-,-) 
  NAND4_1/z       (u)     in_3->z R     unmapped_nand4       1  7.0     0   154     998    (-,-) 
  AND2_8/z        (u)     in_1->z R     unmapped_and2        2 14.0     0    90    1088    (-,-) 
  NOR2_9/z        (u)     in_1->z F     unmapped_nor2        4 28.0     0   121    1209    (-,-) 
  NOT_24/z        (u)     in_0->z R     unmapped_not         6 42.0     0   116    1325    (-,-) 
  NAND4_2/z       (u)     in_3->z F     unmapped_nand4       1  7.0     0   154    1480    (-,-) 
  NOR3_2/z        (u)     in_2->z R     unmapped_nor3        1  7.0     0   109    1588    (-,-) 
  DFF_7/q_reg/d   -       -       R     unmapped_d_flop      1    -     -     0    1588    (-,-) 
#------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).

============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.14-s082_1
  Generated on:           Feb 13 2025  10:45:04 am
  Module:                 s298
  Operating conditions:   slow 
  Interconnect mode:      global
  Area mode:              physical library
============================================================

No paths found

============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.14-s082_1
  Generated on:           Feb 13 2025  12:07:08 pm
  Module:                 s298
  Operating conditions:   slow 
  Interconnect mode:      global
  Area mode:              physical library
============================================================

Some unconstrained paths have not been displayed.
Use -unconstrained or set the root attribute 'timing_report_unconstrained' to 'true' to see only these unconstrained paths.

============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.14-s082_1
  Generated on:           Feb 13 2025  12:07:08 pm
  Module:                 s298
  Operating conditions:   slow 
  Interconnect mode:      global
  Area mode:              physical library
============================================================

No paths found

============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.14-s082_1
  Generated on:           Feb 13 2025  12:07:08 pm
  Module:                 s298
  Operating conditions:   slow 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: MET (427 ps) Setup Check with Pin DFF_4/q_reg/clk->d
          Group: I2C
     Startpoint: (F) G0
          Clock: (R) clk
       Endpoint: (R) DFF_4/q_reg/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    2000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-     192                  
       Uncertainty:-      50                  
     Required Time:=    1758                  
      Launch Clock:-       0                  
       Input Delay:-    1000                  
         Data Path:-     332                  
             Slack:=     427                  

Exceptions/Constraints:
  input_delay             1000            constraints.sdc_line_6 

#-----------------------------------------------------------------------------------------------
# Timing Point   Flags    Arc    Edge      Cell        Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  G0             (u)     -       F     (arrival)            7 49.0     0     0    1000    (-,-) 
  NOT_0/z        (u)     in_0->z R     unmapped_not         3 21.0     0    79    1079    (-,-) 
  AND2_1/z       (u)     in_1->z R     unmapped_and2        1  7.0     0    72    1151    (-,-) 
  NOR2_3/z       (u)     in_1->z F     unmapped_nor2        1  7.0     0    72    1223    (-,-) 
  NOR3_0/z       (u)     in_2->z R     unmapped_nor3        1  7.0     0   109    1332    (-,-) 
  DFF_4/q_reg/d  -       -       R     unmapped_d_flop      1    -     -     0    1332    (-,-) 
#-----------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).

============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.14-s082_1
  Generated on:           Feb 13 2025  12:07:08 pm
  Module:                 s298
  Operating conditions:   slow 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: MET (420 ps) Late External Delay Assertion at pin G67
          Group: C2O
     Startpoint: (R) DFF_7/q_reg/clk
          Clock: (R) clk
       Endpoint: (R) G67
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
      Output Delay:-    1000                  
       Uncertainty:-      50                  
     Required Time:=     950                  
      Launch Clock:-       0                  
         Data Path:-     530                  
             Slack:=     420                  

Exceptions/Constraints:
  output_delay             1000            constraints.sdc_line_15 

#-----------------------------------------------------------------------------------------------
#  Timing Point   Flags    Arc   Edge      Cell        Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  DFF_7/q_reg/clk -       -      R     (arrival)           14    -    10     0       0    (-,-) 
  DFF_7/q_reg/q   (u)     clk->q R     unmapped_d_flop      3 20.0     0   530     530    (-,-) 
  G67             -       -      R     (port)               -    -     -     0     530    (-,-) 
#-----------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).

============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.14-s082_1
  Generated on:           Feb 13 2025  12:07:08 pm
  Module:                 s298
  Operating conditions:   slow 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: MET (170 ps) Setup Check with Pin DFF_7/q_reg/clk->d
          Group: C2C
     Startpoint: (R) DFF_3/q_reg/clk
          Clock: (R) clk
       Endpoint: (R) DFF_7/q_reg/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-     192                  
       Uncertainty:-      50                  
     Required Time:=    1758                  
      Launch Clock:-       0                  
         Data Path:-    1588                  
             Slack:=     170                  

#------------------------------------------------------------------------------------------------
#  Timing Point   Flags    Arc    Edge      Cell        Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  DFF_3/q_reg/clk -       -       R     (arrival)           14    -    10     0       0    (-,-) 
  DFF_3/q_reg/q   (u)     clk->q  F     unmapped_d_flop      8 56.0     0   601     601    (-,-) 
  NOT_2/z         (u)     in_0->z R     unmapped_not        11 77.0     0   152     753    (-,-) 
  NOR2_4/z        (u)     in_1->z F     unmapped_nor2        2 14.0     0    90     844    (-,-) 
  NAND4_1/z       (u)     in_3->z R     unmapped_nand4       1  7.0     0   154     998    (-,-) 
  AND2_8/z        (u)     in_1->z R     unmapped_and2        2 14.0     0    90    1088    (-,-) 
  NOR2_9/z        (u)     in_1->z F     unmapped_nor2        4 28.0     0   121    1209    (-,-) 
  NOT_24/z        (u)     in_0->z R     unmapped_not         6 42.0     0   116    1325    (-,-) 
  NAND4_2/z       (u)     in_3->z F     unmapped_nand4       1  7.0     0   154    1480    (-,-) 
  NOR3_2/z        (u)     in_2->z R     unmapped_nor3        1  7.0     0   109    1588    (-,-) 
  DFF_7/q_reg/d   -       -       R     unmapped_d_flop      1    -     -     0    1588    (-,-) 
#------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).

============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.14-s082_1
  Generated on:           Feb 13 2025  12:07:08 pm
  Module:                 s298
  Operating conditions:   slow 
  Interconnect mode:      global
  Area mode:              physical library
============================================================

No paths found

