;
; File Name: cyfitteriar.inc
; 
; PSoC Creator  4.3
;
; Description:
; 
;
;-------------------------------------------------------------------------------
; Copyright (c) 2007-2019 Cypress Semiconductor.  All rights reserved.
; You may use this file only in accordance with the license, terms, conditions, 
; disclaimers, and limitations in the end user license agreement accompanying 
; the software package with which this file was provided.
;-------------------------------------------------------------------------------

#ifndef INCLUDED_CYFITTERIAR_INC
#define INCLUDED_CYFITTERIAR_INC
    INCLUDE cydeviceiar.inc
    INCLUDE cydeviceiar_trm.inc

/* POT */
POT_PIN__0__INTTYPE EQU CYREG_PICU3_INTTYPE3
POT_PIN__0__MASK EQU 0x08
POT_PIN__0__PC EQU CYREG_PRT3_PC3
POT_PIN__0__PORT EQU 3
POT_PIN__0__SHIFT EQU 3
POT_PIN__AG EQU CYREG_PRT3_AG
POT_PIN__AMUX EQU CYREG_PRT3_AMUX
POT_PIN__BIE EQU CYREG_PRT3_BIE
POT_PIN__BIT_MASK EQU CYREG_PRT3_BIT_MASK
POT_PIN__BYP EQU CYREG_PRT3_BYP
POT_PIN__CTL EQU CYREG_PRT3_CTL
POT_PIN__DM0 EQU CYREG_PRT3_DM0
POT_PIN__DM1 EQU CYREG_PRT3_DM1
POT_PIN__DM2 EQU CYREG_PRT3_DM2
POT_PIN__DR EQU CYREG_PRT3_DR
POT_PIN__INP_DIS EQU CYREG_PRT3_INP_DIS
POT_PIN__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
POT_PIN__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
POT_PIN__LCD_EN EQU CYREG_PRT3_LCD_EN
POT_PIN__MASK EQU 0x08
POT_PIN__PORT EQU 3
POT_PIN__PRT EQU CYREG_PRT3_PRT
POT_PIN__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
POT_PIN__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
POT_PIN__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
POT_PIN__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
POT_PIN__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
POT_PIN__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
POT_PIN__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
POT_PIN__PS EQU CYREG_PRT3_PS
POT_PIN__SHIFT EQU 3
POT_PIN__SLW EQU CYREG_PRT3_SLW

/* RED */
RED_PIN__0__INTTYPE EQU CYREG_PICU3_INTTYPE5
RED_PIN__0__MASK EQU 0x20
RED_PIN__0__PC EQU CYREG_PRT3_PC5
RED_PIN__0__PORT EQU 3
RED_PIN__0__SHIFT EQU 5
RED_PIN__AG EQU CYREG_PRT3_AG
RED_PIN__AMUX EQU CYREG_PRT3_AMUX
RED_PIN__BIE EQU CYREG_PRT3_BIE
RED_PIN__BIT_MASK EQU CYREG_PRT3_BIT_MASK
RED_PIN__BYP EQU CYREG_PRT3_BYP
RED_PIN__CTL EQU CYREG_PRT3_CTL
RED_PIN__DM0 EQU CYREG_PRT3_DM0
RED_PIN__DM1 EQU CYREG_PRT3_DM1
RED_PIN__DM2 EQU CYREG_PRT3_DM2
RED_PIN__DR EQU CYREG_PRT3_DR
RED_PIN__INP_DIS EQU CYREG_PRT3_INP_DIS
RED_PIN__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
RED_PIN__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
RED_PIN__LCD_EN EQU CYREG_PRT3_LCD_EN
RED_PIN__MASK EQU 0x20
RED_PIN__PORT EQU 3
RED_PIN__PRT EQU CYREG_PRT3_PRT
RED_PIN__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
RED_PIN__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
RED_PIN__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
RED_PIN__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
RED_PIN__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
RED_PIN__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
RED_PIN__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
RED_PIN__PS EQU CYREG_PRT3_PS
RED_PIN__SHIFT EQU 5
RED_PIN__SLW EQU CYREG_PRT3_SLW

/* BLUE */
BLUE_PIN__0__INTTYPE EQU CYREG_PICU3_INTTYPE7
BLUE_PIN__0__MASK EQU 0x80
BLUE_PIN__0__PC EQU CYREG_PRT3_PC7
BLUE_PIN__0__PORT EQU 3
BLUE_PIN__0__SHIFT EQU 7
BLUE_PIN__AG EQU CYREG_PRT3_AG
BLUE_PIN__AMUX EQU CYREG_PRT3_AMUX
BLUE_PIN__BIE EQU CYREG_PRT3_BIE
BLUE_PIN__BIT_MASK EQU CYREG_PRT3_BIT_MASK
BLUE_PIN__BYP EQU CYREG_PRT3_BYP
BLUE_PIN__CTL EQU CYREG_PRT3_CTL
BLUE_PIN__DM0 EQU CYREG_PRT3_DM0
BLUE_PIN__DM1 EQU CYREG_PRT3_DM1
BLUE_PIN__DM2 EQU CYREG_PRT3_DM2
BLUE_PIN__DR EQU CYREG_PRT3_DR
BLUE_PIN__INP_DIS EQU CYREG_PRT3_INP_DIS
BLUE_PIN__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
BLUE_PIN__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
BLUE_PIN__LCD_EN EQU CYREG_PRT3_LCD_EN
BLUE_PIN__MASK EQU 0x80
BLUE_PIN__PORT EQU 3
BLUE_PIN__PRT EQU CYREG_PRT3_PRT
BLUE_PIN__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
BLUE_PIN__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
BLUE_PIN__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
BLUE_PIN__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
BLUE_PIN__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
BLUE_PIN__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
BLUE_PIN__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
BLUE_PIN__PS EQU CYREG_PRT3_PS
BLUE_PIN__SHIFT EQU 7
BLUE_PIN__SLW EQU CYREG_PRT3_SLW

/* UART */
UART_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB11_ACTL
UART_BUART_sRX_RxBitCounter__CONTROL_REG EQU CYREG_B1_UDB11_CTL
UART_BUART_sRX_RxBitCounter__CONTROL_ST_REG EQU CYREG_B1_UDB11_ST_CTL
UART_BUART_sRX_RxBitCounter__COUNT_REG EQU CYREG_B1_UDB11_CTL
UART_BUART_sRX_RxBitCounter__COUNT_ST_REG EQU CYREG_B1_UDB11_ST_CTL
UART_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB11_MSK_ACTL
UART_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB11_MSK_ACTL
UART_BUART_sRX_RxBitCounter__PERIOD_REG EQU CYREG_B1_UDB11_MSK
UART_BUART_sRX_RxBitCounter_ST__MASK_REG EQU CYREG_B1_UDB11_MSK
UART_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_B1_UDB11_MSK_ACTL
UART_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_B1_UDB11_MSK_ACTL
UART_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB11_ACTL
UART_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG EQU CYREG_B1_UDB11_ST_CTL
UART_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG EQU CYREG_B1_UDB11_ST_CTL
UART_BUART_sRX_RxBitCounter_ST__STATUS_REG EQU CYREG_B1_UDB11_ST
UART_BUART_sRX_RxShifter_u0__16BIT_A0_REG EQU CYREG_B1_UDB04_05_A0
UART_BUART_sRX_RxShifter_u0__16BIT_A1_REG EQU CYREG_B1_UDB04_05_A1
UART_BUART_sRX_RxShifter_u0__16BIT_D0_REG EQU CYREG_B1_UDB04_05_D0
UART_BUART_sRX_RxShifter_u0__16BIT_D1_REG EQU CYREG_B1_UDB04_05_D1
UART_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB04_05_ACTL
UART_BUART_sRX_RxShifter_u0__16BIT_F0_REG EQU CYREG_B1_UDB04_05_F0
UART_BUART_sRX_RxShifter_u0__16BIT_F1_REG EQU CYREG_B1_UDB04_05_F1
UART_BUART_sRX_RxShifter_u0__A0_A1_REG EQU CYREG_B1_UDB04_A0_A1
UART_BUART_sRX_RxShifter_u0__A0_REG EQU CYREG_B1_UDB04_A0
UART_BUART_sRX_RxShifter_u0__A1_REG EQU CYREG_B1_UDB04_A1
UART_BUART_sRX_RxShifter_u0__D0_D1_REG EQU CYREG_B1_UDB04_D0_D1
UART_BUART_sRX_RxShifter_u0__D0_REG EQU CYREG_B1_UDB04_D0
UART_BUART_sRX_RxShifter_u0__D1_REG EQU CYREG_B1_UDB04_D1
UART_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB04_ACTL
UART_BUART_sRX_RxShifter_u0__F0_F1_REG EQU CYREG_B1_UDB04_F0_F1
UART_BUART_sRX_RxShifter_u0__F0_REG EQU CYREG_B1_UDB04_F0
UART_BUART_sRX_RxShifter_u0__F1_REG EQU CYREG_B1_UDB04_F1
UART_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB04_05_ACTL
UART_BUART_sRX_RxSts__16BIT_STATUS_REG EQU CYREG_B1_UDB04_05_ST
UART_BUART_sRX_RxSts__3__MASK EQU 0x08
UART_BUART_sRX_RxSts__3__POS EQU 3
UART_BUART_sRX_RxSts__4__MASK EQU 0x10
UART_BUART_sRX_RxSts__4__POS EQU 4
UART_BUART_sRX_RxSts__5__MASK EQU 0x20
UART_BUART_sRX_RxSts__5__POS EQU 5
UART_BUART_sRX_RxSts__MASK EQU 0x38
UART_BUART_sRX_RxSts__MASK_REG EQU CYREG_B1_UDB04_MSK
UART_BUART_sRX_RxSts__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB04_ACTL
UART_BUART_sRX_RxSts__STATUS_REG EQU CYREG_B1_UDB04_ST
UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG EQU CYREG_B0_UDB09_10_A0
UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG EQU CYREG_B0_UDB09_10_A1
UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG EQU CYREG_B0_UDB09_10_D0
UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG EQU CYREG_B0_UDB09_10_D1
UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB09_10_ACTL
UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG EQU CYREG_B0_UDB09_10_F0
UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG EQU CYREG_B0_UDB09_10_F1
UART_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG EQU CYREG_B0_UDB09_A0_A1
UART_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG EQU CYREG_B0_UDB09_A0
UART_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG EQU CYREG_B0_UDB09_A1
UART_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG EQU CYREG_B0_UDB09_D0_D1
UART_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG EQU CYREG_B0_UDB09_D0
UART_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG EQU CYREG_B0_UDB09_D1
UART_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG EQU CYREG_B0_UDB09_ACTL
UART_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG EQU CYREG_B0_UDB09_F0_F1
UART_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG EQU CYREG_B0_UDB09_F0
UART_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG EQU CYREG_B0_UDB09_F1
UART_BUART_sTX_TxShifter_u0__16BIT_A0_REG EQU CYREG_B1_UDB09_10_A0
UART_BUART_sTX_TxShifter_u0__16BIT_A1_REG EQU CYREG_B1_UDB09_10_A1
UART_BUART_sTX_TxShifter_u0__16BIT_D0_REG EQU CYREG_B1_UDB09_10_D0
UART_BUART_sTX_TxShifter_u0__16BIT_D1_REG EQU CYREG_B1_UDB09_10_D1
UART_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB09_10_ACTL
UART_BUART_sTX_TxShifter_u0__16BIT_F0_REG EQU CYREG_B1_UDB09_10_F0
UART_BUART_sTX_TxShifter_u0__16BIT_F1_REG EQU CYREG_B1_UDB09_10_F1
UART_BUART_sTX_TxShifter_u0__A0_A1_REG EQU CYREG_B1_UDB09_A0_A1
UART_BUART_sTX_TxShifter_u0__A0_REG EQU CYREG_B1_UDB09_A0
UART_BUART_sTX_TxShifter_u0__A1_REG EQU CYREG_B1_UDB09_A1
UART_BUART_sTX_TxShifter_u0__D0_D1_REG EQU CYREG_B1_UDB09_D0_D1
UART_BUART_sTX_TxShifter_u0__D0_REG EQU CYREG_B1_UDB09_D0
UART_BUART_sTX_TxShifter_u0__D1_REG EQU CYREG_B1_UDB09_D1
UART_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB09_ACTL
UART_BUART_sTX_TxShifter_u0__F0_F1_REG EQU CYREG_B1_UDB09_F0_F1
UART_BUART_sTX_TxShifter_u0__F0_REG EQU CYREG_B1_UDB09_F0
UART_BUART_sTX_TxShifter_u0__F1_REG EQU CYREG_B1_UDB09_F1
UART_BUART_sTX_TxSts__0__MASK EQU 0x01
UART_BUART_sTX_TxSts__0__POS EQU 0
UART_BUART_sTX_TxSts__1__MASK EQU 0x02
UART_BUART_sTX_TxSts__1__POS EQU 1
UART_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB09_10_ACTL
UART_BUART_sTX_TxSts__16BIT_STATUS_REG EQU CYREG_B1_UDB09_10_ST
UART_BUART_sTX_TxSts__2__MASK EQU 0x04
UART_BUART_sTX_TxSts__2__POS EQU 2
UART_BUART_sTX_TxSts__3__MASK EQU 0x08
UART_BUART_sTX_TxSts__3__POS EQU 3
UART_BUART_sTX_TxSts__MASK EQU 0x0F
UART_BUART_sTX_TxSts__MASK_REG EQU CYREG_B1_UDB09_MSK
UART_BUART_sTX_TxSts__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB09_ACTL
UART_BUART_sTX_TxSts__STATUS_REG EQU CYREG_B1_UDB09_ST
UART_IntClock__CFG0 EQU CYREG_CLKDIST_DCFG3_CFG0
UART_IntClock__CFG1 EQU CYREG_CLKDIST_DCFG3_CFG1
UART_IntClock__CFG2 EQU CYREG_CLKDIST_DCFG3_CFG2
UART_IntClock__CFG2_SRC_SEL_MASK EQU 0x07
UART_IntClock__INDEX EQU 0x03
UART_IntClock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
UART_IntClock__PM_ACT_MSK EQU 0x08
UART_IntClock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
UART_IntClock__PM_STBY_MSK EQU 0x08

/* GREEN */
GREEN_PIN__0__INTTYPE EQU CYREG_PICU3_INTTYPE6
GREEN_PIN__0__MASK EQU 0x40
GREEN_PIN__0__PC EQU CYREG_PRT3_PC6
GREEN_PIN__0__PORT EQU 3
GREEN_PIN__0__SHIFT EQU 6
GREEN_PIN__AG EQU CYREG_PRT3_AG
GREEN_PIN__AMUX EQU CYREG_PRT3_AMUX
GREEN_PIN__BIE EQU CYREG_PRT3_BIE
GREEN_PIN__BIT_MASK EQU CYREG_PRT3_BIT_MASK
GREEN_PIN__BYP EQU CYREG_PRT3_BYP
GREEN_PIN__CTL EQU CYREG_PRT3_CTL
GREEN_PIN__DM0 EQU CYREG_PRT3_DM0
GREEN_PIN__DM1 EQU CYREG_PRT3_DM1
GREEN_PIN__DM2 EQU CYREG_PRT3_DM2
GREEN_PIN__DR EQU CYREG_PRT3_DR
GREEN_PIN__INP_DIS EQU CYREG_PRT3_INP_DIS
GREEN_PIN__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
GREEN_PIN__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
GREEN_PIN__LCD_EN EQU CYREG_PRT3_LCD_EN
GREEN_PIN__MASK EQU 0x40
GREEN_PIN__PORT EQU 3
GREEN_PIN__PRT EQU CYREG_PRT3_PRT
GREEN_PIN__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
GREEN_PIN__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
GREEN_PIN__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
GREEN_PIN__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
GREEN_PIN__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
GREEN_PIN__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
GREEN_PIN__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
GREEN_PIN__PS EQU CYREG_PRT3_PS
GREEN_PIN__SHIFT EQU 6
GREEN_PIN__SLW EQU CYREG_PRT3_SLW

/* PWM_B */
PWM_B_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB05_06_ACTL
PWM_B_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB05_06_CTL
PWM_B_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB05_06_CTL
PWM_B_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB05_06_CTL
PWM_B_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB05_06_CTL
PWM_B_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB05_06_MSK
PWM_B_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB05_06_MSK
PWM_B_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB05_06_MSK
PWM_B_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB05_06_MSK
PWM_B_PWMUDB_genblk1_ctrlreg__7__MASK EQU 0x80
PWM_B_PWMUDB_genblk1_ctrlreg__7__POS EQU 7
PWM_B_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB05_ACTL
PWM_B_PWMUDB_genblk1_ctrlreg__CONTROL_REG EQU CYREG_B1_UDB05_CTL
PWM_B_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG EQU CYREG_B1_UDB05_ST_CTL
PWM_B_PWMUDB_genblk1_ctrlreg__COUNT_REG EQU CYREG_B1_UDB05_CTL
PWM_B_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG EQU CYREG_B1_UDB05_ST_CTL
PWM_B_PWMUDB_genblk1_ctrlreg__MASK EQU 0x80
PWM_B_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB05_MSK_ACTL
PWM_B_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB05_MSK_ACTL
PWM_B_PWMUDB_genblk1_ctrlreg__PERIOD_REG EQU CYREG_B1_UDB05_MSK
PWM_B_PWMUDB_genblk8_stsreg__0__MASK EQU 0x01
PWM_B_PWMUDB_genblk8_stsreg__0__POS EQU 0
PWM_B_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB05_06_ACTL
PWM_B_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG EQU CYREG_B1_UDB05_06_ST
PWM_B_PWMUDB_genblk8_stsreg__2__MASK EQU 0x04
PWM_B_PWMUDB_genblk8_stsreg__2__POS EQU 2
PWM_B_PWMUDB_genblk8_stsreg__3__MASK EQU 0x08
PWM_B_PWMUDB_genblk8_stsreg__3__POS EQU 3
PWM_B_PWMUDB_genblk8_stsreg__MASK EQU 0x0D
PWM_B_PWMUDB_genblk8_stsreg__MASK_REG EQU CYREG_B1_UDB05_MSK
PWM_B_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG EQU CYREG_B1_UDB05_MSK_ACTL
PWM_B_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG EQU CYREG_B1_UDB05_MSK_ACTL
PWM_B_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB05_ACTL
PWM_B_PWMUDB_genblk8_stsreg__STATUS_CNT_REG EQU CYREG_B1_UDB05_ST_CTL
PWM_B_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG EQU CYREG_B1_UDB05_ST_CTL
PWM_B_PWMUDB_genblk8_stsreg__STATUS_REG EQU CYREG_B1_UDB05_ST
PWM_B_PWMUDB_sP8_pwmdp_u0__16BIT_A0_REG EQU CYREG_B1_UDB05_06_A0
PWM_B_PWMUDB_sP8_pwmdp_u0__16BIT_A1_REG EQU CYREG_B1_UDB05_06_A1
PWM_B_PWMUDB_sP8_pwmdp_u0__16BIT_D0_REG EQU CYREG_B1_UDB05_06_D0
PWM_B_PWMUDB_sP8_pwmdp_u0__16BIT_D1_REG EQU CYREG_B1_UDB05_06_D1
PWM_B_PWMUDB_sP8_pwmdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB05_06_ACTL
PWM_B_PWMUDB_sP8_pwmdp_u0__16BIT_F0_REG EQU CYREG_B1_UDB05_06_F0
PWM_B_PWMUDB_sP8_pwmdp_u0__16BIT_F1_REG EQU CYREG_B1_UDB05_06_F1
PWM_B_PWMUDB_sP8_pwmdp_u0__A0_A1_REG EQU CYREG_B1_UDB05_A0_A1
PWM_B_PWMUDB_sP8_pwmdp_u0__A0_REG EQU CYREG_B1_UDB05_A0
PWM_B_PWMUDB_sP8_pwmdp_u0__A1_REG EQU CYREG_B1_UDB05_A1
PWM_B_PWMUDB_sP8_pwmdp_u0__D0_D1_REG EQU CYREG_B1_UDB05_D0_D1
PWM_B_PWMUDB_sP8_pwmdp_u0__D0_REG EQU CYREG_B1_UDB05_D0
PWM_B_PWMUDB_sP8_pwmdp_u0__D1_REG EQU CYREG_B1_UDB05_D1
PWM_B_PWMUDB_sP8_pwmdp_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB05_ACTL
PWM_B_PWMUDB_sP8_pwmdp_u0__F0_F1_REG EQU CYREG_B1_UDB05_F0_F1
PWM_B_PWMUDB_sP8_pwmdp_u0__F0_REG EQU CYREG_B1_UDB05_F0
PWM_B_PWMUDB_sP8_pwmdp_u0__F1_REG EQU CYREG_B1_UDB05_F1
PWM_B_PWMUDB_sP8_pwmdp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B1_UDB05_MSK_ACTL
PWM_B_PWMUDB_sP8_pwmdp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B1_UDB05_MSK_ACTL

/* CS_IMU */
CS_IMU__0__INTTYPE EQU CYREG_PICU1_INTTYPE7
CS_IMU__0__MASK EQU 0x80
CS_IMU__0__PC EQU CYREG_PRT1_PC7
CS_IMU__0__PORT EQU 1
CS_IMU__0__SHIFT EQU 7
CS_IMU__AG EQU CYREG_PRT1_AG
CS_IMU__AMUX EQU CYREG_PRT1_AMUX
CS_IMU__BIE EQU CYREG_PRT1_BIE
CS_IMU__BIT_MASK EQU CYREG_PRT1_BIT_MASK
CS_IMU__BYP EQU CYREG_PRT1_BYP
CS_IMU__CTL EQU CYREG_PRT1_CTL
CS_IMU__DM0 EQU CYREG_PRT1_DM0
CS_IMU__DM1 EQU CYREG_PRT1_DM1
CS_IMU__DM2 EQU CYREG_PRT1_DM2
CS_IMU__DR EQU CYREG_PRT1_DR
CS_IMU__INP_DIS EQU CYREG_PRT1_INP_DIS
CS_IMU__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
CS_IMU__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
CS_IMU__LCD_EN EQU CYREG_PRT1_LCD_EN
CS_IMU__MASK EQU 0x80
CS_IMU__PORT EQU 1
CS_IMU__PRT EQU CYREG_PRT1_PRT
CS_IMU__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
CS_IMU__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
CS_IMU__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
CS_IMU__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
CS_IMU__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
CS_IMU__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
CS_IMU__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
CS_IMU__PS EQU CYREG_PRT1_PS
CS_IMU__SHIFT EQU 7
CS_IMU__SLW EQU CYREG_PRT1_SLW

/* PWM_RG */
PWM_RG_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB06_07_ACTL
PWM_RG_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB06_07_CTL
PWM_RG_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB06_07_CTL
PWM_RG_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB06_07_CTL
PWM_RG_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB06_07_CTL
PWM_RG_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB06_07_MSK
PWM_RG_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB06_07_MSK
PWM_RG_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB06_07_MSK
PWM_RG_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB06_07_MSK
PWM_RG_PWMUDB_genblk1_ctrlreg__7__MASK EQU 0x80
PWM_RG_PWMUDB_genblk1_ctrlreg__7__POS EQU 7
PWM_RG_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB06_ACTL
PWM_RG_PWMUDB_genblk1_ctrlreg__CONTROL_REG EQU CYREG_B1_UDB06_CTL
PWM_RG_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG EQU CYREG_B1_UDB06_ST_CTL
PWM_RG_PWMUDB_genblk1_ctrlreg__COUNT_REG EQU CYREG_B1_UDB06_CTL
PWM_RG_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG EQU CYREG_B1_UDB06_ST_CTL
PWM_RG_PWMUDB_genblk1_ctrlreg__MASK EQU 0x80
PWM_RG_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB06_MSK_ACTL
PWM_RG_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB06_MSK_ACTL
PWM_RG_PWMUDB_genblk1_ctrlreg__PERIOD_REG EQU CYREG_B1_UDB06_MSK
PWM_RG_PWMUDB_genblk8_stsreg__0__MASK EQU 0x01
PWM_RG_PWMUDB_genblk8_stsreg__0__POS EQU 0
PWM_RG_PWMUDB_genblk8_stsreg__1__MASK EQU 0x02
PWM_RG_PWMUDB_genblk8_stsreg__1__POS EQU 1
PWM_RG_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB07_08_ACTL
PWM_RG_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG EQU CYREG_B1_UDB07_08_ST
PWM_RG_PWMUDB_genblk8_stsreg__2__MASK EQU 0x04
PWM_RG_PWMUDB_genblk8_stsreg__2__POS EQU 2
PWM_RG_PWMUDB_genblk8_stsreg__3__MASK EQU 0x08
PWM_RG_PWMUDB_genblk8_stsreg__3__POS EQU 3
PWM_RG_PWMUDB_genblk8_stsreg__MASK EQU 0x0F
PWM_RG_PWMUDB_genblk8_stsreg__MASK_REG EQU CYREG_B1_UDB07_MSK
PWM_RG_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB07_ACTL
PWM_RG_PWMUDB_genblk8_stsreg__STATUS_REG EQU CYREG_B1_UDB07_ST
PWM_RG_PWMUDB_sP8_pwmdp_u0__16BIT_A0_REG EQU CYREG_B1_UDB07_08_A0
PWM_RG_PWMUDB_sP8_pwmdp_u0__16BIT_A1_REG EQU CYREG_B1_UDB07_08_A1
PWM_RG_PWMUDB_sP8_pwmdp_u0__16BIT_D0_REG EQU CYREG_B1_UDB07_08_D0
PWM_RG_PWMUDB_sP8_pwmdp_u0__16BIT_D1_REG EQU CYREG_B1_UDB07_08_D1
PWM_RG_PWMUDB_sP8_pwmdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB07_08_ACTL
PWM_RG_PWMUDB_sP8_pwmdp_u0__16BIT_F0_REG EQU CYREG_B1_UDB07_08_F0
PWM_RG_PWMUDB_sP8_pwmdp_u0__16BIT_F1_REG EQU CYREG_B1_UDB07_08_F1
PWM_RG_PWMUDB_sP8_pwmdp_u0__A0_A1_REG EQU CYREG_B1_UDB07_A0_A1
PWM_RG_PWMUDB_sP8_pwmdp_u0__A0_REG EQU CYREG_B1_UDB07_A0
PWM_RG_PWMUDB_sP8_pwmdp_u0__A1_REG EQU CYREG_B1_UDB07_A1
PWM_RG_PWMUDB_sP8_pwmdp_u0__D0_D1_REG EQU CYREG_B1_UDB07_D0_D1
PWM_RG_PWMUDB_sP8_pwmdp_u0__D0_REG EQU CYREG_B1_UDB07_D0
PWM_RG_PWMUDB_sP8_pwmdp_u0__D1_REG EQU CYREG_B1_UDB07_D1
PWM_RG_PWMUDB_sP8_pwmdp_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB07_ACTL
PWM_RG_PWMUDB_sP8_pwmdp_u0__F0_F1_REG EQU CYREG_B1_UDB07_F0_F1
PWM_RG_PWMUDB_sP8_pwmdp_u0__F0_REG EQU CYREG_B1_UDB07_F0
PWM_RG_PWMUDB_sP8_pwmdp_u0__F1_REG EQU CYREG_B1_UDB07_F1

/* RX_PIN */
RX_PIN__0__INTTYPE EQU CYREG_PICU12_INTTYPE6
RX_PIN__0__MASK EQU 0x40
RX_PIN__0__PC EQU CYREG_PRT12_PC6
RX_PIN__0__PORT EQU 12
RX_PIN__0__SHIFT EQU 6
RX_PIN__AG EQU CYREG_PRT12_AG
RX_PIN__BIE EQU CYREG_PRT12_BIE
RX_PIN__BIT_MASK EQU CYREG_PRT12_BIT_MASK
RX_PIN__BYP EQU CYREG_PRT12_BYP
RX_PIN__DM0 EQU CYREG_PRT12_DM0
RX_PIN__DM1 EQU CYREG_PRT12_DM1
RX_PIN__DM2 EQU CYREG_PRT12_DM2
RX_PIN__DR EQU CYREG_PRT12_DR
RX_PIN__INP_DIS EQU CYREG_PRT12_INP_DIS
RX_PIN__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
RX_PIN__MASK EQU 0x40
RX_PIN__PORT EQU 12
RX_PIN__PRT EQU CYREG_PRT12_PRT
RX_PIN__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
RX_PIN__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
RX_PIN__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
RX_PIN__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
RX_PIN__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
RX_PIN__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
RX_PIN__PS EQU CYREG_PRT12_PS
RX_PIN__SHIFT EQU 6
RX_PIN__SIO_CFG EQU CYREG_PRT12_SIO_CFG
RX_PIN__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
RX_PIN__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
RX_PIN__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
RX_PIN__SLW EQU CYREG_PRT12_SLW

/* TX_PIN */
TX_PIN__0__INTTYPE EQU CYREG_PICU12_INTTYPE7
TX_PIN__0__MASK EQU 0x80
TX_PIN__0__PC EQU CYREG_PRT12_PC7
TX_PIN__0__PORT EQU 12
TX_PIN__0__SHIFT EQU 7
TX_PIN__AG EQU CYREG_PRT12_AG
TX_PIN__BIE EQU CYREG_PRT12_BIE
TX_PIN__BIT_MASK EQU CYREG_PRT12_BIT_MASK
TX_PIN__BYP EQU CYREG_PRT12_BYP
TX_PIN__DM0 EQU CYREG_PRT12_DM0
TX_PIN__DM1 EQU CYREG_PRT12_DM1
TX_PIN__DM2 EQU CYREG_PRT12_DM2
TX_PIN__DR EQU CYREG_PRT12_DR
TX_PIN__INP_DIS EQU CYREG_PRT12_INP_DIS
TX_PIN__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
TX_PIN__MASK EQU 0x80
TX_PIN__PORT EQU 12
TX_PIN__PRT EQU CYREG_PRT12_PRT
TX_PIN__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
TX_PIN__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
TX_PIN__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
TX_PIN__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
TX_PIN__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
TX_PIN__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
TX_PIN__PS EQU CYREG_PRT12_PS
TX_PIN__SHIFT EQU 7
TX_PIN__SIO_CFG EQU CYREG_PRT12_SIO_CFG
TX_PIN__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
TX_PIN__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
TX_PIN__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
TX_PIN__SLW EQU CYREG_PRT12_SLW

/* ISR_IMU */
ISR_IMU__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
ISR_IMU__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
ISR_IMU__INTC_MASK EQU 0x02
ISR_IMU__INTC_NUMBER EQU 1
ISR_IMU__INTC_PRIOR_NUM EQU 7
ISR_IMU__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_1
ISR_IMU__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
ISR_IMU__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* INT1_PIN */
INT1_PIN__0__INTTYPE EQU CYREG_PICU12_INTTYPE4
INT1_PIN__0__MASK EQU 0x10
INT1_PIN__0__PC EQU CYREG_PRT12_PC4
INT1_PIN__0__PORT EQU 12
INT1_PIN__0__SHIFT EQU 4
INT1_PIN__AG EQU CYREG_PRT12_AG
INT1_PIN__BIE EQU CYREG_PRT12_BIE
INT1_PIN__BIT_MASK EQU CYREG_PRT12_BIT_MASK
INT1_PIN__BYP EQU CYREG_PRT12_BYP
INT1_PIN__DM0 EQU CYREG_PRT12_DM0
INT1_PIN__DM1 EQU CYREG_PRT12_DM1
INT1_PIN__DM2 EQU CYREG_PRT12_DM2
INT1_PIN__DR EQU CYREG_PRT12_DR
INT1_PIN__INP_DIS EQU CYREG_PRT12_INP_DIS
INT1_PIN__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
INT1_PIN__MASK EQU 0x10
INT1_PIN__PORT EQU 12
INT1_PIN__PRT EQU CYREG_PRT12_PRT
INT1_PIN__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
INT1_PIN__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
INT1_PIN__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
INT1_PIN__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
INT1_PIN__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
INT1_PIN__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
INT1_PIN__PS EQU CYREG_PRT12_PS
INT1_PIN__SHIFT EQU 4
INT1_PIN__SIO_CFG EQU CYREG_PRT12_SIO_CFG
INT1_PIN__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
INT1_PIN__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
INT1_PIN__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
INT1_PIN__SLW EQU CYREG_PRT12_SLW

/* MISO_IMU */
MISO_IMU__0__INTTYPE EQU CYREG_PICU1_INTTYPE6
MISO_IMU__0__MASK EQU 0x40
MISO_IMU__0__PC EQU CYREG_PRT1_PC6
MISO_IMU__0__PORT EQU 1
MISO_IMU__0__SHIFT EQU 6
MISO_IMU__AG EQU CYREG_PRT1_AG
MISO_IMU__AMUX EQU CYREG_PRT1_AMUX
MISO_IMU__BIE EQU CYREG_PRT1_BIE
MISO_IMU__BIT_MASK EQU CYREG_PRT1_BIT_MASK
MISO_IMU__BYP EQU CYREG_PRT1_BYP
MISO_IMU__CTL EQU CYREG_PRT1_CTL
MISO_IMU__DM0 EQU CYREG_PRT1_DM0
MISO_IMU__DM1 EQU CYREG_PRT1_DM1
MISO_IMU__DM2 EQU CYREG_PRT1_DM2
MISO_IMU__DR EQU CYREG_PRT1_DR
MISO_IMU__INP_DIS EQU CYREG_PRT1_INP_DIS
MISO_IMU__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
MISO_IMU__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
MISO_IMU__LCD_EN EQU CYREG_PRT1_LCD_EN
MISO_IMU__MASK EQU 0x40
MISO_IMU__PORT EQU 1
MISO_IMU__PRT EQU CYREG_PRT1_PRT
MISO_IMU__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
MISO_IMU__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
MISO_IMU__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
MISO_IMU__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
MISO_IMU__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
MISO_IMU__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
MISO_IMU__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
MISO_IMU__PS EQU CYREG_PRT1_PS
MISO_IMU__SHIFT EQU 6
MISO_IMU__SLW EQU CYREG_PRT1_SLW

/* MOSI_IMU */
MOSI_IMU__0__INTTYPE EQU CYREG_PICU12_INTTYPE3
MOSI_IMU__0__MASK EQU 0x08
MOSI_IMU__0__PC EQU CYREG_PRT12_PC3
MOSI_IMU__0__PORT EQU 12
MOSI_IMU__0__SHIFT EQU 3
MOSI_IMU__AG EQU CYREG_PRT12_AG
MOSI_IMU__BIE EQU CYREG_PRT12_BIE
MOSI_IMU__BIT_MASK EQU CYREG_PRT12_BIT_MASK
MOSI_IMU__BYP EQU CYREG_PRT12_BYP
MOSI_IMU__DM0 EQU CYREG_PRT12_DM0
MOSI_IMU__DM1 EQU CYREG_PRT12_DM1
MOSI_IMU__DM2 EQU CYREG_PRT12_DM2
MOSI_IMU__DR EQU CYREG_PRT12_DR
MOSI_IMU__INP_DIS EQU CYREG_PRT12_INP_DIS
MOSI_IMU__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
MOSI_IMU__MASK EQU 0x08
MOSI_IMU__PORT EQU 12
MOSI_IMU__PRT EQU CYREG_PRT12_PRT
MOSI_IMU__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
MOSI_IMU__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
MOSI_IMU__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
MOSI_IMU__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
MOSI_IMU__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
MOSI_IMU__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
MOSI_IMU__PS EQU CYREG_PRT12_PS
MOSI_IMU__SHIFT EQU 3
MOSI_IMU__SIO_CFG EQU CYREG_PRT12_SIO_CFG
MOSI_IMU__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
MOSI_IMU__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
MOSI_IMU__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
MOSI_IMU__SLW EQU CYREG_PRT12_SLW

/* SCLK_IMU */
SCLK_IMU__0__INTTYPE EQU CYREG_PICU12_INTTYPE2
SCLK_IMU__0__MASK EQU 0x04
SCLK_IMU__0__PC EQU CYREG_PRT12_PC2
SCLK_IMU__0__PORT EQU 12
SCLK_IMU__0__SHIFT EQU 2
SCLK_IMU__AG EQU CYREG_PRT12_AG
SCLK_IMU__BIE EQU CYREG_PRT12_BIE
SCLK_IMU__BIT_MASK EQU CYREG_PRT12_BIT_MASK
SCLK_IMU__BYP EQU CYREG_PRT12_BYP
SCLK_IMU__DM0 EQU CYREG_PRT12_DM0
SCLK_IMU__DM1 EQU CYREG_PRT12_DM1
SCLK_IMU__DM2 EQU CYREG_PRT12_DM2
SCLK_IMU__DR EQU CYREG_PRT12_DR
SCLK_IMU__INP_DIS EQU CYREG_PRT12_INP_DIS
SCLK_IMU__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
SCLK_IMU__MASK EQU 0x04
SCLK_IMU__PORT EQU 12
SCLK_IMU__PRT EQU CYREG_PRT12_PRT
SCLK_IMU__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
SCLK_IMU__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
SCLK_IMU__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
SCLK_IMU__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
SCLK_IMU__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
SCLK_IMU__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
SCLK_IMU__PS EQU CYREG_PRT12_PS
SCLK_IMU__SHIFT EQU 2
SCLK_IMU__SIO_CFG EQU CYREG_PRT12_SIO_CFG
SCLK_IMU__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
SCLK_IMU__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
SCLK_IMU__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
SCLK_IMU__SLW EQU CYREG_PRT12_SLW

/* SPIM_IMU */
SPIM_IMU_BSPIM_BitCounter__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB08_09_ACTL
SPIM_IMU_BSPIM_BitCounter__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB08_09_CTL
SPIM_IMU_BSPIM_BitCounter__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB08_09_CTL
SPIM_IMU_BSPIM_BitCounter__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB08_09_CTL
SPIM_IMU_BSPIM_BitCounter__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB08_09_CTL
SPIM_IMU_BSPIM_BitCounter__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB08_09_MSK
SPIM_IMU_BSPIM_BitCounter__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB08_09_MSK
SPIM_IMU_BSPIM_BitCounter__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB08_09_MSK
SPIM_IMU_BSPIM_BitCounter__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB08_09_MSK
SPIM_IMU_BSPIM_BitCounter__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB08_ACTL
SPIM_IMU_BSPIM_BitCounter__CONTROL_REG EQU CYREG_B0_UDB08_CTL
SPIM_IMU_BSPIM_BitCounter__CONTROL_ST_REG EQU CYREG_B0_UDB08_ST_CTL
SPIM_IMU_BSPIM_BitCounter__COUNT_REG EQU CYREG_B0_UDB08_CTL
SPIM_IMU_BSPIM_BitCounter__COUNT_ST_REG EQU CYREG_B0_UDB08_ST_CTL
SPIM_IMU_BSPIM_BitCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB08_MSK_ACTL
SPIM_IMU_BSPIM_BitCounter__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB08_MSK_ACTL
SPIM_IMU_BSPIM_BitCounter__PERIOD_REG EQU CYREG_B0_UDB08_MSK
SPIM_IMU_BSPIM_BitCounter_ST__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB08_09_ACTL
SPIM_IMU_BSPIM_BitCounter_ST__16BIT_STATUS_REG EQU CYREG_B0_UDB08_09_ST
SPIM_IMU_BSPIM_BitCounter_ST__MASK_REG EQU CYREG_B0_UDB08_MSK
SPIM_IMU_BSPIM_BitCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB08_MSK_ACTL
SPIM_IMU_BSPIM_BitCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB08_MSK_ACTL
SPIM_IMU_BSPIM_BitCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB08_ACTL
SPIM_IMU_BSPIM_BitCounter_ST__STATUS_CNT_REG EQU CYREG_B0_UDB08_ST_CTL
SPIM_IMU_BSPIM_BitCounter_ST__STATUS_CONTROL_REG EQU CYREG_B0_UDB08_ST_CTL
SPIM_IMU_BSPIM_BitCounter_ST__STATUS_REG EQU CYREG_B0_UDB08_ST
SPIM_IMU_BSPIM_RxStsReg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB08_09_ACTL
SPIM_IMU_BSPIM_RxStsReg__16BIT_STATUS_REG EQU CYREG_B1_UDB08_09_ST
SPIM_IMU_BSPIM_RxStsReg__4__MASK EQU 0x10
SPIM_IMU_BSPIM_RxStsReg__4__POS EQU 4
SPIM_IMU_BSPIM_RxStsReg__5__MASK EQU 0x20
SPIM_IMU_BSPIM_RxStsReg__5__POS EQU 5
SPIM_IMU_BSPIM_RxStsReg__6__MASK EQU 0x40
SPIM_IMU_BSPIM_RxStsReg__6__POS EQU 6
SPIM_IMU_BSPIM_RxStsReg__MASK EQU 0x70
SPIM_IMU_BSPIM_RxStsReg__MASK_REG EQU CYREG_B1_UDB08_MSK
SPIM_IMU_BSPIM_RxStsReg__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB08_ACTL
SPIM_IMU_BSPIM_RxStsReg__STATUS_REG EQU CYREG_B1_UDB08_ST
SPIM_IMU_BSPIM_sR8_Dp_u0__16BIT_A0_REG EQU CYREG_B0_UDB08_09_A0
SPIM_IMU_BSPIM_sR8_Dp_u0__16BIT_A1_REG EQU CYREG_B0_UDB08_09_A1
SPIM_IMU_BSPIM_sR8_Dp_u0__16BIT_D0_REG EQU CYREG_B0_UDB08_09_D0
SPIM_IMU_BSPIM_sR8_Dp_u0__16BIT_D1_REG EQU CYREG_B0_UDB08_09_D1
SPIM_IMU_BSPIM_sR8_Dp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB08_09_ACTL
SPIM_IMU_BSPIM_sR8_Dp_u0__16BIT_F0_REG EQU CYREG_B0_UDB08_09_F0
SPIM_IMU_BSPIM_sR8_Dp_u0__16BIT_F1_REG EQU CYREG_B0_UDB08_09_F1
SPIM_IMU_BSPIM_sR8_Dp_u0__A0_A1_REG EQU CYREG_B0_UDB08_A0_A1
SPIM_IMU_BSPIM_sR8_Dp_u0__A0_REG EQU CYREG_B0_UDB08_A0
SPIM_IMU_BSPIM_sR8_Dp_u0__A1_REG EQU CYREG_B0_UDB08_A1
SPIM_IMU_BSPIM_sR8_Dp_u0__D0_D1_REG EQU CYREG_B0_UDB08_D0_D1
SPIM_IMU_BSPIM_sR8_Dp_u0__D0_REG EQU CYREG_B0_UDB08_D0
SPIM_IMU_BSPIM_sR8_Dp_u0__D1_REG EQU CYREG_B0_UDB08_D1
SPIM_IMU_BSPIM_sR8_Dp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB08_ACTL
SPIM_IMU_BSPIM_sR8_Dp_u0__F0_F1_REG EQU CYREG_B0_UDB08_F0_F1
SPIM_IMU_BSPIM_sR8_Dp_u0__F0_REG EQU CYREG_B0_UDB08_F0
SPIM_IMU_BSPIM_sR8_Dp_u0__F1_REG EQU CYREG_B0_UDB08_F1
SPIM_IMU_BSPIM_sR8_Dp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB08_MSK_ACTL
SPIM_IMU_BSPIM_sR8_Dp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB08_MSK_ACTL
SPIM_IMU_BSPIM_TxStsReg__0__MASK EQU 0x01
SPIM_IMU_BSPIM_TxStsReg__0__POS EQU 0
SPIM_IMU_BSPIM_TxStsReg__1__MASK EQU 0x02
SPIM_IMU_BSPIM_TxStsReg__1__POS EQU 1
SPIM_IMU_BSPIM_TxStsReg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB09_10_ACTL
SPIM_IMU_BSPIM_TxStsReg__16BIT_STATUS_REG EQU CYREG_B0_UDB09_10_ST
SPIM_IMU_BSPIM_TxStsReg__2__MASK EQU 0x04
SPIM_IMU_BSPIM_TxStsReg__2__POS EQU 2
SPIM_IMU_BSPIM_TxStsReg__3__MASK EQU 0x08
SPIM_IMU_BSPIM_TxStsReg__3__POS EQU 3
SPIM_IMU_BSPIM_TxStsReg__4__MASK EQU 0x10
SPIM_IMU_BSPIM_TxStsReg__4__POS EQU 4
SPIM_IMU_BSPIM_TxStsReg__MASK EQU 0x1F
SPIM_IMU_BSPIM_TxStsReg__MASK_REG EQU CYREG_B0_UDB09_MSK
SPIM_IMU_BSPIM_TxStsReg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB09_ACTL
SPIM_IMU_BSPIM_TxStsReg__STATUS_REG EQU CYREG_B0_UDB09_ST
SPIM_IMU_IntClock__CFG0 EQU CYREG_CLKDIST_DCFG1_CFG0
SPIM_IMU_IntClock__CFG1 EQU CYREG_CLKDIST_DCFG1_CFG1
SPIM_IMU_IntClock__CFG2 EQU CYREG_CLKDIST_DCFG1_CFG2
SPIM_IMU_IntClock__CFG2_SRC_SEL_MASK EQU 0x07
SPIM_IMU_IntClock__INDEX EQU 0x01
SPIM_IMU_IntClock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
SPIM_IMU_IntClock__PM_ACT_MSK EQU 0x02
SPIM_IMU_IntClock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
SPIM_IMU_IntClock__PM_STBY_MSK EQU 0x02
SPIM_IMU_RxInternalInterrupt__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
SPIM_IMU_RxInternalInterrupt__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
SPIM_IMU_RxInternalInterrupt__INTC_MASK EQU 0x20
SPIM_IMU_RxInternalInterrupt__INTC_NUMBER EQU 5
SPIM_IMU_RxInternalInterrupt__INTC_PRIOR_NUM EQU 4
SPIM_IMU_RxInternalInterrupt__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_5
SPIM_IMU_RxInternalInterrupt__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
SPIM_IMU_RxInternalInterrupt__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
SPIM_IMU_TxInternalInterrupt__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
SPIM_IMU_TxInternalInterrupt__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
SPIM_IMU_TxInternalInterrupt__INTC_MASK EQU 0x40
SPIM_IMU_TxInternalInterrupt__INTC_NUMBER EQU 6
SPIM_IMU_TxInternalInterrupt__INTC_PRIOR_NUM EQU 4
SPIM_IMU_TxInternalInterrupt__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_6
SPIM_IMU_TxInternalInterrupt__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
SPIM_IMU_TxInternalInterrupt__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* CS_EEPROM */
CS_EEPROM__0__INTTYPE EQU CYREG_PICU2_INTTYPE4
CS_EEPROM__0__MASK EQU 0x10
CS_EEPROM__0__PC EQU CYREG_PRT2_PC4
CS_EEPROM__0__PORT EQU 2
CS_EEPROM__0__SHIFT EQU 4
CS_EEPROM__AG EQU CYREG_PRT2_AG
CS_EEPROM__AMUX EQU CYREG_PRT2_AMUX
CS_EEPROM__BIE EQU CYREG_PRT2_BIE
CS_EEPROM__BIT_MASK EQU CYREG_PRT2_BIT_MASK
CS_EEPROM__BYP EQU CYREG_PRT2_BYP
CS_EEPROM__CTL EQU CYREG_PRT2_CTL
CS_EEPROM__DM0 EQU CYREG_PRT2_DM0
CS_EEPROM__DM1 EQU CYREG_PRT2_DM1
CS_EEPROM__DM2 EQU CYREG_PRT2_DM2
CS_EEPROM__DR EQU CYREG_PRT2_DR
CS_EEPROM__INP_DIS EQU CYREG_PRT2_INP_DIS
CS_EEPROM__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
CS_EEPROM__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
CS_EEPROM__LCD_EN EQU CYREG_PRT2_LCD_EN
CS_EEPROM__MASK EQU 0x10
CS_EEPROM__PORT EQU 2
CS_EEPROM__PRT EQU CYREG_PRT2_PRT
CS_EEPROM__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
CS_EEPROM__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
CS_EEPROM__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
CS_EEPROM__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
CS_EEPROM__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
CS_EEPROM__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
CS_EEPROM__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
CS_EEPROM__PS EQU CYREG_PRT2_PS
CS_EEPROM__SHIFT EQU 4
CS_EEPROM__SLW EQU CYREG_PRT2_SLW

/* ISR_START */
ISR_START__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
ISR_START__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
ISR_START__INTC_MASK EQU 0x04
ISR_START__INTC_NUMBER EQU 2
ISR_START__INTC_PRIOR_NUM EQU 6
ISR_START__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_2
ISR_START__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
ISR_START__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* PWM_CLOCK */
PWM_CLOCK__CFG0 EQU CYREG_CLKDIST_DCFG4_CFG0
PWM_CLOCK__CFG1 EQU CYREG_CLKDIST_DCFG4_CFG1
PWM_CLOCK__CFG2 EQU CYREG_CLKDIST_DCFG4_CFG2
PWM_CLOCK__CFG2_SRC_SEL_MASK EQU 0x07
PWM_CLOCK__INDEX EQU 0x04
PWM_CLOCK__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
PWM_CLOCK__PM_ACT_MSK EQU 0x10
PWM_CLOCK__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
PWM_CLOCK__PM_STBY_MSK EQU 0x10

/* ADC_DELSIG */
ADC_DELSIG_DEC__COHER EQU CYREG_DEC_COHER
ADC_DELSIG_DEC__CR EQU CYREG_DEC_CR
ADC_DELSIG_DEC__DR1 EQU CYREG_DEC_DR1
ADC_DELSIG_DEC__DR2 EQU CYREG_DEC_DR2
ADC_DELSIG_DEC__DR2H EQU CYREG_DEC_DR2H
ADC_DELSIG_DEC__GCOR EQU CYREG_DEC_GCOR
ADC_DELSIG_DEC__GCORH EQU CYREG_DEC_GCORH
ADC_DELSIG_DEC__GVAL EQU CYREG_DEC_GVAL
ADC_DELSIG_DEC__OCOR EQU CYREG_DEC_OCOR
ADC_DELSIG_DEC__OCORH EQU CYREG_DEC_OCORH
ADC_DELSIG_DEC__OCORM EQU CYREG_DEC_OCORM
ADC_DELSIG_DEC__OUTSAMP EQU CYREG_DEC_OUTSAMP
ADC_DELSIG_DEC__OUTSAMPH EQU CYREG_DEC_OUTSAMPH
ADC_DELSIG_DEC__OUTSAMPM EQU CYREG_DEC_OUTSAMPM
ADC_DELSIG_DEC__OUTSAMPS EQU CYREG_DEC_OUTSAMPS
ADC_DELSIG_DEC__PM_ACT_CFG EQU CYREG_PM_ACT_CFG10
ADC_DELSIG_DEC__PM_ACT_MSK EQU 0x01
ADC_DELSIG_DEC__PM_STBY_CFG EQU CYREG_PM_STBY_CFG10
ADC_DELSIG_DEC__PM_STBY_MSK EQU 0x01
ADC_DELSIG_DEC__SHIFT1 EQU CYREG_DEC_SHIFT1
ADC_DELSIG_DEC__SHIFT2 EQU CYREG_DEC_SHIFT2
ADC_DELSIG_DEC__SR EQU CYREG_DEC_SR
ADC_DELSIG_DEC__TRIM__M1 EQU CYREG_FLSHID_CUST_TABLES_DEC_M1
ADC_DELSIG_DEC__TRIM__M2 EQU CYREG_FLSHID_CUST_TABLES_DEC_M2
ADC_DELSIG_DEC__TRIM__M3 EQU CYREG_FLSHID_CUST_TABLES_DEC_M3
ADC_DELSIG_DEC__TRIM__M4 EQU CYREG_FLSHID_CUST_TABLES_DEC_M4
ADC_DELSIG_DEC__TRIM__M5 EQU CYREG_FLSHID_CUST_TABLES_DEC_M5
ADC_DELSIG_DEC__TRIM__M6 EQU CYREG_FLSHID_CUST_TABLES_DEC_M6
ADC_DELSIG_DEC__TRIM__M7 EQU CYREG_FLSHID_CUST_TABLES_DEC_M7
ADC_DELSIG_DEC__TRIM__M8 EQU CYREG_FLSHID_CUST_TABLES_DEC_M8
ADC_DELSIG_DSM__BUF0 EQU CYREG_DSM0_BUF0
ADC_DELSIG_DSM__BUF1 EQU CYREG_DSM0_BUF1
ADC_DELSIG_DSM__BUF2 EQU CYREG_DSM0_BUF2
ADC_DELSIG_DSM__BUF3 EQU CYREG_DSM0_BUF3
ADC_DELSIG_DSM__CLK EQU CYREG_DSM0_CLK
ADC_DELSIG_DSM__CR0 EQU CYREG_DSM0_CR0
ADC_DELSIG_DSM__CR1 EQU CYREG_DSM0_CR1
ADC_DELSIG_DSM__CR10 EQU CYREG_DSM0_CR10
ADC_DELSIG_DSM__CR11 EQU CYREG_DSM0_CR11
ADC_DELSIG_DSM__CR12 EQU CYREG_DSM0_CR12
ADC_DELSIG_DSM__CR13 EQU CYREG_DSM0_CR13
ADC_DELSIG_DSM__CR14 EQU CYREG_DSM0_CR14
ADC_DELSIG_DSM__CR15 EQU CYREG_DSM0_CR15
ADC_DELSIG_DSM__CR16 EQU CYREG_DSM0_CR16
ADC_DELSIG_DSM__CR17 EQU CYREG_DSM0_CR17
ADC_DELSIG_DSM__CR2 EQU CYREG_DSM0_CR2
ADC_DELSIG_DSM__CR3 EQU CYREG_DSM0_CR3
ADC_DELSIG_DSM__CR4 EQU CYREG_DSM0_CR4
ADC_DELSIG_DSM__CR5 EQU CYREG_DSM0_CR5
ADC_DELSIG_DSM__CR6 EQU CYREG_DSM0_CR6
ADC_DELSIG_DSM__CR7 EQU CYREG_DSM0_CR7
ADC_DELSIG_DSM__CR8 EQU CYREG_DSM0_CR8
ADC_DELSIG_DSM__CR9 EQU CYREG_DSM0_CR9
ADC_DELSIG_DSM__DEM0 EQU CYREG_DSM0_DEM0
ADC_DELSIG_DSM__DEM1 EQU CYREG_DSM0_DEM1
ADC_DELSIG_DSM__MISC EQU CYREG_DSM0_MISC
ADC_DELSIG_DSM__OUT0 EQU CYREG_DSM0_OUT0
ADC_DELSIG_DSM__OUT1 EQU CYREG_DSM0_OUT1
ADC_DELSIG_DSM__REF0 EQU CYREG_DSM0_REF0
ADC_DELSIG_DSM__REF1 EQU CYREG_DSM0_REF1
ADC_DELSIG_DSM__REF2 EQU CYREG_DSM0_REF2
ADC_DELSIG_DSM__REF3 EQU CYREG_DSM0_REF3
ADC_DELSIG_DSM__RSVD1 EQU CYREG_DSM0_RSVD1
ADC_DELSIG_DSM__SW0 EQU CYREG_DSM0_SW0
ADC_DELSIG_DSM__SW2 EQU CYREG_DSM0_SW2
ADC_DELSIG_DSM__SW3 EQU CYREG_DSM0_SW3
ADC_DELSIG_DSM__SW4 EQU CYREG_DSM0_SW4
ADC_DELSIG_DSM__SW6 EQU CYREG_DSM0_SW6
ADC_DELSIG_DSM__TR0 EQU CYREG_NPUMP_DSM_TR0
ADC_DELSIG_DSM__TST0 EQU CYREG_DSM0_TST0
ADC_DELSIG_DSM__TST1 EQU CYREG_DSM0_TST1
ADC_DELSIG_Ext_CP_Clk__CFG0 EQU CYREG_CLKDIST_DCFG0_CFG0
ADC_DELSIG_Ext_CP_Clk__CFG1 EQU CYREG_CLKDIST_DCFG0_CFG1
ADC_DELSIG_Ext_CP_Clk__CFG2 EQU CYREG_CLKDIST_DCFG0_CFG2
ADC_DELSIG_Ext_CP_Clk__CFG2_SRC_SEL_MASK EQU 0x07
ADC_DELSIG_Ext_CP_Clk__INDEX EQU 0x00
ADC_DELSIG_Ext_CP_Clk__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
ADC_DELSIG_Ext_CP_Clk__PM_ACT_MSK EQU 0x01
ADC_DELSIG_Ext_CP_Clk__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
ADC_DELSIG_Ext_CP_Clk__PM_STBY_MSK EQU 0x01
ADC_DELSIG_IRQ__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
ADC_DELSIG_IRQ__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
ADC_DELSIG_IRQ__INTC_MASK EQU 0x20000000
ADC_DELSIG_IRQ__INTC_NUMBER EQU 29
ADC_DELSIG_IRQ__INTC_PRIOR_NUM EQU 7
ADC_DELSIG_IRQ__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_29
ADC_DELSIG_IRQ__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
ADC_DELSIG_IRQ__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
ADC_DELSIG_theACLK__CFG0 EQU CYREG_CLKDIST_ACFG0_CFG0
ADC_DELSIG_theACLK__CFG1 EQU CYREG_CLKDIST_ACFG0_CFG1
ADC_DELSIG_theACLK__CFG2 EQU CYREG_CLKDIST_ACFG0_CFG2
ADC_DELSIG_theACLK__CFG2_SRC_SEL_MASK EQU 0x07
ADC_DELSIG_theACLK__CFG3 EQU CYREG_CLKDIST_ACFG0_CFG3
ADC_DELSIG_theACLK__CFG3_PHASE_DLY_MASK EQU 0x0F
ADC_DELSIG_theACLK__INDEX EQU 0x00
ADC_DELSIG_theACLK__PM_ACT_CFG EQU CYREG_PM_ACT_CFG1
ADC_DELSIG_theACLK__PM_ACT_MSK EQU 0x01
ADC_DELSIG_theACLK__PM_STBY_CFG EQU CYREG_PM_STBY_CFG1
ADC_DELSIG_theACLK__PM_STBY_MSK EQU 0x01

/* BUTTON_PIN */
BUTTON_PIN__0__INTTYPE EQU CYREG_PICU2_INTTYPE2
BUTTON_PIN__0__MASK EQU 0x04
BUTTON_PIN__0__PC EQU CYREG_PRT2_PC2
BUTTON_PIN__0__PORT EQU 2
BUTTON_PIN__0__SHIFT EQU 2
BUTTON_PIN__AG EQU CYREG_PRT2_AG
BUTTON_PIN__AMUX EQU CYREG_PRT2_AMUX
BUTTON_PIN__BIE EQU CYREG_PRT2_BIE
BUTTON_PIN__BIT_MASK EQU CYREG_PRT2_BIT_MASK
BUTTON_PIN__BYP EQU CYREG_PRT2_BYP
BUTTON_PIN__CTL EQU CYREG_PRT2_CTL
BUTTON_PIN__DM0 EQU CYREG_PRT2_DM0
BUTTON_PIN__DM1 EQU CYREG_PRT2_DM1
BUTTON_PIN__DM2 EQU CYREG_PRT2_DM2
BUTTON_PIN__DR EQU CYREG_PRT2_DR
BUTTON_PIN__INP_DIS EQU CYREG_PRT2_INP_DIS
BUTTON_PIN__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
BUTTON_PIN__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
BUTTON_PIN__LCD_EN EQU CYREG_PRT2_LCD_EN
BUTTON_PIN__MASK EQU 0x04
BUTTON_PIN__PORT EQU 2
BUTTON_PIN__PRT EQU CYREG_PRT2_PRT
BUTTON_PIN__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
BUTTON_PIN__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
BUTTON_PIN__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
BUTTON_PIN__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
BUTTON_PIN__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
BUTTON_PIN__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
BUTTON_PIN__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
BUTTON_PIN__PS EQU CYREG_PRT2_PS
BUTTON_PIN__SHIFT EQU 2
BUTTON_PIN__SLW EQU CYREG_PRT2_SLW

/* ISR_CONFIG */
ISR_CONFIG__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
ISR_CONFIG__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
ISR_CONFIG__INTC_MASK EQU 0x01
ISR_CONFIG__INTC_NUMBER EQU 0
ISR_CONFIG__INTC_PRIOR_NUM EQU 5
ISR_CONFIG__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_0
ISR_CONFIG__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
ISR_CONFIG__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* MAIN_CLOCK */
MAIN_CLOCK__CFG0 EQU CYREG_CLKDIST_DCFG5_CFG0
MAIN_CLOCK__CFG1 EQU CYREG_CLKDIST_DCFG5_CFG1
MAIN_CLOCK__CFG2 EQU CYREG_CLKDIST_DCFG5_CFG2
MAIN_CLOCK__CFG2_SRC_SEL_MASK EQU 0x07
MAIN_CLOCK__INDEX EQU 0x05
MAIN_CLOCK__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
MAIN_CLOCK__PM_ACT_MSK EQU 0x20
MAIN_CLOCK__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
MAIN_CLOCK__PM_STBY_MSK EQU 0x20

/* MAIN_TIMER */
MAIN_TIMER_TimerUDB_rstSts_stsreg__0__MASK EQU 0x01
MAIN_TIMER_TimerUDB_rstSts_stsreg__0__POS EQU 0
MAIN_TIMER_TimerUDB_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB04_05_ACTL
MAIN_TIMER_TimerUDB_rstSts_stsreg__16BIT_STATUS_REG EQU CYREG_B0_UDB04_05_ST
MAIN_TIMER_TimerUDB_rstSts_stsreg__2__MASK EQU 0x04
MAIN_TIMER_TimerUDB_rstSts_stsreg__2__POS EQU 2
MAIN_TIMER_TimerUDB_rstSts_stsreg__3__MASK EQU 0x08
MAIN_TIMER_TimerUDB_rstSts_stsreg__3__POS EQU 3
MAIN_TIMER_TimerUDB_rstSts_stsreg__MASK EQU 0x0D
MAIN_TIMER_TimerUDB_rstSts_stsreg__MASK_REG EQU CYREG_B0_UDB04_MSK
MAIN_TIMER_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB04_ACTL
MAIN_TIMER_TimerUDB_rstSts_stsreg__STATUS_REG EQU CYREG_B0_UDB04_ST
MAIN_TIMER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB07_08_ACTL
MAIN_TIMER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB07_08_CTL
MAIN_TIMER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB07_08_CTL
MAIN_TIMER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB07_08_CTL
MAIN_TIMER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB07_08_CTL
MAIN_TIMER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB07_08_MSK
MAIN_TIMER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB07_08_MSK
MAIN_TIMER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB07_08_MSK
MAIN_TIMER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB07_08_MSK
MAIN_TIMER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK EQU 0x80
MAIN_TIMER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS EQU 7
MAIN_TIMER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB07_ACTL
MAIN_TIMER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG EQU CYREG_B0_UDB07_CTL
MAIN_TIMER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG EQU CYREG_B0_UDB07_ST_CTL
MAIN_TIMER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG EQU CYREG_B0_UDB07_CTL
MAIN_TIMER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG EQU CYREG_B0_UDB07_ST_CTL
MAIN_TIMER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK EQU 0x80
MAIN_TIMER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB07_MSK_ACTL
MAIN_TIMER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB07_MSK_ACTL
MAIN_TIMER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG EQU CYREG_B0_UDB07_MSK
MAIN_TIMER_TimerUDB_sT32_timerdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB04_05_A0
MAIN_TIMER_TimerUDB_sT32_timerdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB04_05_A1
MAIN_TIMER_TimerUDB_sT32_timerdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB04_05_D0
MAIN_TIMER_TimerUDB_sT32_timerdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB04_05_D1
MAIN_TIMER_TimerUDB_sT32_timerdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB04_05_ACTL
MAIN_TIMER_TimerUDB_sT32_timerdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB04_05_F0
MAIN_TIMER_TimerUDB_sT32_timerdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB04_05_F1
MAIN_TIMER_TimerUDB_sT32_timerdp_u0__A0_A1_REG EQU CYREG_B0_UDB04_A0_A1
MAIN_TIMER_TimerUDB_sT32_timerdp_u0__A0_REG EQU CYREG_B0_UDB04_A0
MAIN_TIMER_TimerUDB_sT32_timerdp_u0__A1_REG EQU CYREG_B0_UDB04_A1
MAIN_TIMER_TimerUDB_sT32_timerdp_u0__D0_D1_REG EQU CYREG_B0_UDB04_D0_D1
MAIN_TIMER_TimerUDB_sT32_timerdp_u0__D0_REG EQU CYREG_B0_UDB04_D0
MAIN_TIMER_TimerUDB_sT32_timerdp_u0__D1_REG EQU CYREG_B0_UDB04_D1
MAIN_TIMER_TimerUDB_sT32_timerdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB04_ACTL
MAIN_TIMER_TimerUDB_sT32_timerdp_u0__F0_F1_REG EQU CYREG_B0_UDB04_F0_F1
MAIN_TIMER_TimerUDB_sT32_timerdp_u0__F0_REG EQU CYREG_B0_UDB04_F0
MAIN_TIMER_TimerUDB_sT32_timerdp_u0__F1_REG EQU CYREG_B0_UDB04_F1
MAIN_TIMER_TimerUDB_sT32_timerdp_u1__16BIT_A0_REG EQU CYREG_B0_UDB05_06_A0
MAIN_TIMER_TimerUDB_sT32_timerdp_u1__16BIT_A1_REG EQU CYREG_B0_UDB05_06_A1
MAIN_TIMER_TimerUDB_sT32_timerdp_u1__16BIT_D0_REG EQU CYREG_B0_UDB05_06_D0
MAIN_TIMER_TimerUDB_sT32_timerdp_u1__16BIT_D1_REG EQU CYREG_B0_UDB05_06_D1
MAIN_TIMER_TimerUDB_sT32_timerdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB05_06_ACTL
MAIN_TIMER_TimerUDB_sT32_timerdp_u1__16BIT_F0_REG EQU CYREG_B0_UDB05_06_F0
MAIN_TIMER_TimerUDB_sT32_timerdp_u1__16BIT_F1_REG EQU CYREG_B0_UDB05_06_F1
MAIN_TIMER_TimerUDB_sT32_timerdp_u1__A0_A1_REG EQU CYREG_B0_UDB05_A0_A1
MAIN_TIMER_TimerUDB_sT32_timerdp_u1__A0_REG EQU CYREG_B0_UDB05_A0
MAIN_TIMER_TimerUDB_sT32_timerdp_u1__A1_REG EQU CYREG_B0_UDB05_A1
MAIN_TIMER_TimerUDB_sT32_timerdp_u1__D0_D1_REG EQU CYREG_B0_UDB05_D0_D1
MAIN_TIMER_TimerUDB_sT32_timerdp_u1__D0_REG EQU CYREG_B0_UDB05_D0
MAIN_TIMER_TimerUDB_sT32_timerdp_u1__D1_REG EQU CYREG_B0_UDB05_D1
MAIN_TIMER_TimerUDB_sT32_timerdp_u1__DP_AUX_CTL_REG EQU CYREG_B0_UDB05_ACTL
MAIN_TIMER_TimerUDB_sT32_timerdp_u1__F0_F1_REG EQU CYREG_B0_UDB05_F0_F1
MAIN_TIMER_TimerUDB_sT32_timerdp_u1__F0_REG EQU CYREG_B0_UDB05_F0
MAIN_TIMER_TimerUDB_sT32_timerdp_u1__F1_REG EQU CYREG_B0_UDB05_F1
MAIN_TIMER_TimerUDB_sT32_timerdp_u2__16BIT_A0_REG EQU CYREG_B0_UDB06_07_A0
MAIN_TIMER_TimerUDB_sT32_timerdp_u2__16BIT_A1_REG EQU CYREG_B0_UDB06_07_A1
MAIN_TIMER_TimerUDB_sT32_timerdp_u2__16BIT_D0_REG EQU CYREG_B0_UDB06_07_D0
MAIN_TIMER_TimerUDB_sT32_timerdp_u2__16BIT_D1_REG EQU CYREG_B0_UDB06_07_D1
MAIN_TIMER_TimerUDB_sT32_timerdp_u2__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB06_07_ACTL
MAIN_TIMER_TimerUDB_sT32_timerdp_u2__16BIT_F0_REG EQU CYREG_B0_UDB06_07_F0
MAIN_TIMER_TimerUDB_sT32_timerdp_u2__16BIT_F1_REG EQU CYREG_B0_UDB06_07_F1
MAIN_TIMER_TimerUDB_sT32_timerdp_u2__A0_A1_REG EQU CYREG_B0_UDB06_A0_A1
MAIN_TIMER_TimerUDB_sT32_timerdp_u2__A0_REG EQU CYREG_B0_UDB06_A0
MAIN_TIMER_TimerUDB_sT32_timerdp_u2__A1_REG EQU CYREG_B0_UDB06_A1
MAIN_TIMER_TimerUDB_sT32_timerdp_u2__D0_D1_REG EQU CYREG_B0_UDB06_D0_D1
MAIN_TIMER_TimerUDB_sT32_timerdp_u2__D0_REG EQU CYREG_B0_UDB06_D0
MAIN_TIMER_TimerUDB_sT32_timerdp_u2__D1_REG EQU CYREG_B0_UDB06_D1
MAIN_TIMER_TimerUDB_sT32_timerdp_u2__DP_AUX_CTL_REG EQU CYREG_B0_UDB06_ACTL
MAIN_TIMER_TimerUDB_sT32_timerdp_u2__F0_F1_REG EQU CYREG_B0_UDB06_F0_F1
MAIN_TIMER_TimerUDB_sT32_timerdp_u2__F0_REG EQU CYREG_B0_UDB06_F0
MAIN_TIMER_TimerUDB_sT32_timerdp_u2__F1_REG EQU CYREG_B0_UDB06_F1
MAIN_TIMER_TimerUDB_sT32_timerdp_u2__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB06_MSK_ACTL
MAIN_TIMER_TimerUDB_sT32_timerdp_u2__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB06_MSK_ACTL
MAIN_TIMER_TimerUDB_sT32_timerdp_u3__16BIT_A0_REG EQU CYREG_B0_UDB07_08_A0
MAIN_TIMER_TimerUDB_sT32_timerdp_u3__16BIT_A1_REG EQU CYREG_B0_UDB07_08_A1
MAIN_TIMER_TimerUDB_sT32_timerdp_u3__16BIT_D0_REG EQU CYREG_B0_UDB07_08_D0
MAIN_TIMER_TimerUDB_sT32_timerdp_u3__16BIT_D1_REG EQU CYREG_B0_UDB07_08_D1
MAIN_TIMER_TimerUDB_sT32_timerdp_u3__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB07_08_ACTL
MAIN_TIMER_TimerUDB_sT32_timerdp_u3__16BIT_F0_REG EQU CYREG_B0_UDB07_08_F0
MAIN_TIMER_TimerUDB_sT32_timerdp_u3__16BIT_F1_REG EQU CYREG_B0_UDB07_08_F1
MAIN_TIMER_TimerUDB_sT32_timerdp_u3__A0_A1_REG EQU CYREG_B0_UDB07_A0_A1
MAIN_TIMER_TimerUDB_sT32_timerdp_u3__A0_REG EQU CYREG_B0_UDB07_A0
MAIN_TIMER_TimerUDB_sT32_timerdp_u3__A1_REG EQU CYREG_B0_UDB07_A1
MAIN_TIMER_TimerUDB_sT32_timerdp_u3__D0_D1_REG EQU CYREG_B0_UDB07_D0_D1
MAIN_TIMER_TimerUDB_sT32_timerdp_u3__D0_REG EQU CYREG_B0_UDB07_D0
MAIN_TIMER_TimerUDB_sT32_timerdp_u3__D1_REG EQU CYREG_B0_UDB07_D1
MAIN_TIMER_TimerUDB_sT32_timerdp_u3__DP_AUX_CTL_REG EQU CYREG_B0_UDB07_ACTL
MAIN_TIMER_TimerUDB_sT32_timerdp_u3__F0_F1_REG EQU CYREG_B0_UDB07_F0_F1
MAIN_TIMER_TimerUDB_sT32_timerdp_u3__F0_REG EQU CYREG_B0_UDB07_F0
MAIN_TIMER_TimerUDB_sT32_timerdp_u3__F1_REG EQU CYREG_B0_UDB07_F1
MAIN_TIMER_TimerUDB_sT32_timerdp_u3__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB07_MSK_ACTL
MAIN_TIMER_TimerUDB_sT32_timerdp_u3__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB07_MSK_ACTL

/* PWM_NOTIFY */
PWM_NOTIFY_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB03_04_ACTL
PWM_NOTIFY_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB03_04_CTL
PWM_NOTIFY_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB03_04_CTL
PWM_NOTIFY_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB03_04_CTL
PWM_NOTIFY_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB03_04_CTL
PWM_NOTIFY_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB03_04_MSK
PWM_NOTIFY_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB03_04_MSK
PWM_NOTIFY_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB03_04_MSK
PWM_NOTIFY_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB03_04_MSK
PWM_NOTIFY_PWMUDB_genblk1_ctrlreg__7__MASK EQU 0x80
PWM_NOTIFY_PWMUDB_genblk1_ctrlreg__7__POS EQU 7
PWM_NOTIFY_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB03_ACTL
PWM_NOTIFY_PWMUDB_genblk1_ctrlreg__CONTROL_REG EQU CYREG_B0_UDB03_CTL
PWM_NOTIFY_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG EQU CYREG_B0_UDB03_ST_CTL
PWM_NOTIFY_PWMUDB_genblk1_ctrlreg__COUNT_REG EQU CYREG_B0_UDB03_CTL
PWM_NOTIFY_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG EQU CYREG_B0_UDB03_ST_CTL
PWM_NOTIFY_PWMUDB_genblk1_ctrlreg__MASK EQU 0x80
PWM_NOTIFY_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB03_MSK_ACTL
PWM_NOTIFY_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB03_MSK_ACTL
PWM_NOTIFY_PWMUDB_genblk1_ctrlreg__PERIOD_REG EQU CYREG_B0_UDB03_MSK
PWM_NOTIFY_PWMUDB_genblk8_stsreg__0__MASK EQU 0x01
PWM_NOTIFY_PWMUDB_genblk8_stsreg__0__POS EQU 0
PWM_NOTIFY_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB01_02_ACTL
PWM_NOTIFY_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG EQU CYREG_B0_UDB01_02_ST
PWM_NOTIFY_PWMUDB_genblk8_stsreg__2__MASK EQU 0x04
PWM_NOTIFY_PWMUDB_genblk8_stsreg__2__POS EQU 2
PWM_NOTIFY_PWMUDB_genblk8_stsreg__3__MASK EQU 0x08
PWM_NOTIFY_PWMUDB_genblk8_stsreg__3__POS EQU 3
PWM_NOTIFY_PWMUDB_genblk8_stsreg__MASK EQU 0x0D
PWM_NOTIFY_PWMUDB_genblk8_stsreg__MASK_REG EQU CYREG_B0_UDB01_MSK
PWM_NOTIFY_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB01_ACTL
PWM_NOTIFY_PWMUDB_genblk8_stsreg__STATUS_REG EQU CYREG_B0_UDB01_ST
PWM_NOTIFY_PWMUDB_sP8_pwmdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB01_02_A0
PWM_NOTIFY_PWMUDB_sP8_pwmdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB01_02_A1
PWM_NOTIFY_PWMUDB_sP8_pwmdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB01_02_D0
PWM_NOTIFY_PWMUDB_sP8_pwmdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB01_02_D1
PWM_NOTIFY_PWMUDB_sP8_pwmdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB01_02_ACTL
PWM_NOTIFY_PWMUDB_sP8_pwmdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB01_02_F0
PWM_NOTIFY_PWMUDB_sP8_pwmdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB01_02_F1
PWM_NOTIFY_PWMUDB_sP8_pwmdp_u0__A0_A1_REG EQU CYREG_B0_UDB01_A0_A1
PWM_NOTIFY_PWMUDB_sP8_pwmdp_u0__A0_REG EQU CYREG_B0_UDB01_A0
PWM_NOTIFY_PWMUDB_sP8_pwmdp_u0__A1_REG EQU CYREG_B0_UDB01_A1
PWM_NOTIFY_PWMUDB_sP8_pwmdp_u0__D0_D1_REG EQU CYREG_B0_UDB01_D0_D1
PWM_NOTIFY_PWMUDB_sP8_pwmdp_u0__D0_REG EQU CYREG_B0_UDB01_D0
PWM_NOTIFY_PWMUDB_sP8_pwmdp_u0__D1_REG EQU CYREG_B0_UDB01_D1
PWM_NOTIFY_PWMUDB_sP8_pwmdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB01_ACTL
PWM_NOTIFY_PWMUDB_sP8_pwmdp_u0__F0_F1_REG EQU CYREG_B0_UDB01_F0_F1
PWM_NOTIFY_PWMUDB_sP8_pwmdp_u0__F0_REG EQU CYREG_B0_UDB01_F0
PWM_NOTIFY_PWMUDB_sP8_pwmdp_u0__F1_REG EQU CYREG_B0_UDB01_F1

/* CLICK_TIMER */
CLICK_TIMER_TimerUDB_rstSts_stsreg__0__MASK EQU 0x01
CLICK_TIMER_TimerUDB_rstSts_stsreg__0__POS EQU 0
CLICK_TIMER_TimerUDB_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB00_01_ACTL
CLICK_TIMER_TimerUDB_rstSts_stsreg__16BIT_STATUS_REG EQU CYREG_B0_UDB00_01_ST
CLICK_TIMER_TimerUDB_rstSts_stsreg__2__MASK EQU 0x04
CLICK_TIMER_TimerUDB_rstSts_stsreg__2__POS EQU 2
CLICK_TIMER_TimerUDB_rstSts_stsreg__3__MASK EQU 0x08
CLICK_TIMER_TimerUDB_rstSts_stsreg__3__POS EQU 3
CLICK_TIMER_TimerUDB_rstSts_stsreg__MASK EQU 0x0D
CLICK_TIMER_TimerUDB_rstSts_stsreg__MASK_REG EQU CYREG_B0_UDB00_MSK
CLICK_TIMER_TimerUDB_rstSts_stsreg__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB00_MSK_ACTL
CLICK_TIMER_TimerUDB_rstSts_stsreg__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB00_MSK_ACTL
CLICK_TIMER_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB00_ACTL
CLICK_TIMER_TimerUDB_rstSts_stsreg__STATUS_CNT_REG EQU CYREG_B0_UDB00_ST_CTL
CLICK_TIMER_TimerUDB_rstSts_stsreg__STATUS_CONTROL_REG EQU CYREG_B0_UDB00_ST_CTL
CLICK_TIMER_TimerUDB_rstSts_stsreg__STATUS_REG EQU CYREG_B0_UDB00_ST
CLICK_TIMER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB00_01_ACTL
CLICK_TIMER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB00_01_CTL
CLICK_TIMER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB00_01_CTL
CLICK_TIMER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB00_01_CTL
CLICK_TIMER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB00_01_CTL
CLICK_TIMER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB00_01_MSK
CLICK_TIMER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB00_01_MSK
CLICK_TIMER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB00_01_MSK
CLICK_TIMER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB00_01_MSK
CLICK_TIMER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK EQU 0x80
CLICK_TIMER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS EQU 7
CLICK_TIMER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB00_ACTL
CLICK_TIMER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG EQU CYREG_B0_UDB00_CTL
CLICK_TIMER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG EQU CYREG_B0_UDB00_ST_CTL
CLICK_TIMER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG EQU CYREG_B0_UDB00_CTL
CLICK_TIMER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG EQU CYREG_B0_UDB00_ST_CTL
CLICK_TIMER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK EQU 0x80
CLICK_TIMER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB00_MSK_ACTL
CLICK_TIMER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB00_MSK_ACTL
CLICK_TIMER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG EQU CYREG_B0_UDB00_MSK
CLICK_TIMER_TimerUDB_sT8_timerdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB00_01_A0
CLICK_TIMER_TimerUDB_sT8_timerdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB00_01_A1
CLICK_TIMER_TimerUDB_sT8_timerdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB00_01_D0
CLICK_TIMER_TimerUDB_sT8_timerdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB00_01_D1
CLICK_TIMER_TimerUDB_sT8_timerdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB00_01_ACTL
CLICK_TIMER_TimerUDB_sT8_timerdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB00_01_F0
CLICK_TIMER_TimerUDB_sT8_timerdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB00_01_F1
CLICK_TIMER_TimerUDB_sT8_timerdp_u0__A0_A1_REG EQU CYREG_B0_UDB00_A0_A1
CLICK_TIMER_TimerUDB_sT8_timerdp_u0__A0_REG EQU CYREG_B0_UDB00_A0
CLICK_TIMER_TimerUDB_sT8_timerdp_u0__A1_REG EQU CYREG_B0_UDB00_A1
CLICK_TIMER_TimerUDB_sT8_timerdp_u0__D0_D1_REG EQU CYREG_B0_UDB00_D0_D1
CLICK_TIMER_TimerUDB_sT8_timerdp_u0__D0_REG EQU CYREG_B0_UDB00_D0
CLICK_TIMER_TimerUDB_sT8_timerdp_u0__D1_REG EQU CYREG_B0_UDB00_D1
CLICK_TIMER_TimerUDB_sT8_timerdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB00_ACTL
CLICK_TIMER_TimerUDB_sT8_timerdp_u0__F0_F1_REG EQU CYREG_B0_UDB00_F0_F1
CLICK_TIMER_TimerUDB_sT8_timerdp_u0__F0_REG EQU CYREG_B0_UDB00_F0
CLICK_TIMER_TimerUDB_sT8_timerdp_u0__F1_REG EQU CYREG_B0_UDB00_F1
CLICK_TIMER_TimerUDB_sT8_timerdp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB00_MSK_ACTL
CLICK_TIMER_TimerUDB_sT8_timerdp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB00_MSK_ACTL

/* MISO_EEPROM */
MISO_EEPROM__0__INTTYPE EQU CYREG_PICU2_INTTYPE0
MISO_EEPROM__0__MASK EQU 0x01
MISO_EEPROM__0__PC EQU CYREG_PRT2_PC0
MISO_EEPROM__0__PORT EQU 2
MISO_EEPROM__0__SHIFT EQU 0
MISO_EEPROM__AG EQU CYREG_PRT2_AG
MISO_EEPROM__AMUX EQU CYREG_PRT2_AMUX
MISO_EEPROM__BIE EQU CYREG_PRT2_BIE
MISO_EEPROM__BIT_MASK EQU CYREG_PRT2_BIT_MASK
MISO_EEPROM__BYP EQU CYREG_PRT2_BYP
MISO_EEPROM__CTL EQU CYREG_PRT2_CTL
MISO_EEPROM__DM0 EQU CYREG_PRT2_DM0
MISO_EEPROM__DM1 EQU CYREG_PRT2_DM1
MISO_EEPROM__DM2 EQU CYREG_PRT2_DM2
MISO_EEPROM__DR EQU CYREG_PRT2_DR
MISO_EEPROM__INP_DIS EQU CYREG_PRT2_INP_DIS
MISO_EEPROM__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
MISO_EEPROM__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
MISO_EEPROM__LCD_EN EQU CYREG_PRT2_LCD_EN
MISO_EEPROM__MASK EQU 0x01
MISO_EEPROM__PORT EQU 2
MISO_EEPROM__PRT EQU CYREG_PRT2_PRT
MISO_EEPROM__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
MISO_EEPROM__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
MISO_EEPROM__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
MISO_EEPROM__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
MISO_EEPROM__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
MISO_EEPROM__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
MISO_EEPROM__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
MISO_EEPROM__PS EQU CYREG_PRT2_PS
MISO_EEPROM__SHIFT EQU 0
MISO_EEPROM__SLW EQU CYREG_PRT2_SLW

/* MOSI_EEPROM */
MOSI_EEPROM__0__INTTYPE EQU CYREG_PICU0_INTTYPE6
MOSI_EEPROM__0__MASK EQU 0x40
MOSI_EEPROM__0__PC EQU CYREG_PRT0_PC6
MOSI_EEPROM__0__PORT EQU 0
MOSI_EEPROM__0__SHIFT EQU 6
MOSI_EEPROM__AG EQU CYREG_PRT0_AG
MOSI_EEPROM__AMUX EQU CYREG_PRT0_AMUX
MOSI_EEPROM__BIE EQU CYREG_PRT0_BIE
MOSI_EEPROM__BIT_MASK EQU CYREG_PRT0_BIT_MASK
MOSI_EEPROM__BYP EQU CYREG_PRT0_BYP
MOSI_EEPROM__CTL EQU CYREG_PRT0_CTL
MOSI_EEPROM__DM0 EQU CYREG_PRT0_DM0
MOSI_EEPROM__DM1 EQU CYREG_PRT0_DM1
MOSI_EEPROM__DM2 EQU CYREG_PRT0_DM2
MOSI_EEPROM__DR EQU CYREG_PRT0_DR
MOSI_EEPROM__INP_DIS EQU CYREG_PRT0_INP_DIS
MOSI_EEPROM__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
MOSI_EEPROM__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
MOSI_EEPROM__LCD_EN EQU CYREG_PRT0_LCD_EN
MOSI_EEPROM__MASK EQU 0x40
MOSI_EEPROM__PORT EQU 0
MOSI_EEPROM__PRT EQU CYREG_PRT0_PRT
MOSI_EEPROM__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
MOSI_EEPROM__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
MOSI_EEPROM__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
MOSI_EEPROM__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
MOSI_EEPROM__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
MOSI_EEPROM__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
MOSI_EEPROM__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
MOSI_EEPROM__PS EQU CYREG_PRT0_PS
MOSI_EEPROM__SHIFT EQU 6
MOSI_EEPROM__SLW EQU CYREG_PRT0_SLW

/* ONBOARD_LED */
ONBOARD_LED__0__INTTYPE EQU CYREG_PICU2_INTTYPE1
ONBOARD_LED__0__MASK EQU 0x02
ONBOARD_LED__0__PC EQU CYREG_PRT2_PC1
ONBOARD_LED__0__PORT EQU 2
ONBOARD_LED__0__SHIFT EQU 1
ONBOARD_LED__AG EQU CYREG_PRT2_AG
ONBOARD_LED__AMUX EQU CYREG_PRT2_AMUX
ONBOARD_LED__BIE EQU CYREG_PRT2_BIE
ONBOARD_LED__BIT_MASK EQU CYREG_PRT2_BIT_MASK
ONBOARD_LED__BYP EQU CYREG_PRT2_BYP
ONBOARD_LED__CTL EQU CYREG_PRT2_CTL
ONBOARD_LED__DM0 EQU CYREG_PRT2_DM0
ONBOARD_LED__DM1 EQU CYREG_PRT2_DM1
ONBOARD_LED__DM2 EQU CYREG_PRT2_DM2
ONBOARD_LED__DR EQU CYREG_PRT2_DR
ONBOARD_LED__INP_DIS EQU CYREG_PRT2_INP_DIS
ONBOARD_LED__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
ONBOARD_LED__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
ONBOARD_LED__LCD_EN EQU CYREG_PRT2_LCD_EN
ONBOARD_LED__MASK EQU 0x02
ONBOARD_LED__PORT EQU 2
ONBOARD_LED__PRT EQU CYREG_PRT2_PRT
ONBOARD_LED__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
ONBOARD_LED__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
ONBOARD_LED__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
ONBOARD_LED__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
ONBOARD_LED__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
ONBOARD_LED__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
ONBOARD_LED__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
ONBOARD_LED__PS EQU CYREG_PRT2_PS
ONBOARD_LED__SHIFT EQU 1
ONBOARD_LED__SLW EQU CYREG_PRT2_SLW

/* SCLK_EEPROM */
SCLK_EEPROM__0__INTTYPE EQU CYREG_PICU0_INTTYPE5
SCLK_EEPROM__0__MASK EQU 0x20
SCLK_EEPROM__0__PC EQU CYREG_PRT0_PC5
SCLK_EEPROM__0__PORT EQU 0
SCLK_EEPROM__0__SHIFT EQU 5
SCLK_EEPROM__AG EQU CYREG_PRT0_AG
SCLK_EEPROM__AMUX EQU CYREG_PRT0_AMUX
SCLK_EEPROM__BIE EQU CYREG_PRT0_BIE
SCLK_EEPROM__BIT_MASK EQU CYREG_PRT0_BIT_MASK
SCLK_EEPROM__BYP EQU CYREG_PRT0_BYP
SCLK_EEPROM__CTL EQU CYREG_PRT0_CTL
SCLK_EEPROM__DM0 EQU CYREG_PRT0_DM0
SCLK_EEPROM__DM1 EQU CYREG_PRT0_DM1
SCLK_EEPROM__DM2 EQU CYREG_PRT0_DM2
SCLK_EEPROM__DR EQU CYREG_PRT0_DR
SCLK_EEPROM__INP_DIS EQU CYREG_PRT0_INP_DIS
SCLK_EEPROM__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
SCLK_EEPROM__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
SCLK_EEPROM__LCD_EN EQU CYREG_PRT0_LCD_EN
SCLK_EEPROM__MASK EQU 0x20
SCLK_EEPROM__PORT EQU 0
SCLK_EEPROM__PRT EQU CYREG_PRT0_PRT
SCLK_EEPROM__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
SCLK_EEPROM__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
SCLK_EEPROM__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
SCLK_EEPROM__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
SCLK_EEPROM__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
SCLK_EEPROM__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
SCLK_EEPROM__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
SCLK_EEPROM__PS EQU CYREG_PRT0_PS
SCLK_EEPROM__SHIFT EQU 5
SCLK_EEPROM__SLW EQU CYREG_PRT0_SLW

/* SPIM_EEPROM */
SPIM_EEPROM_BSPIM_BitCounter__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB06_07_ACTL
SPIM_EEPROM_BSPIM_BitCounter__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB06_07_CTL
SPIM_EEPROM_BSPIM_BitCounter__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB06_07_CTL
SPIM_EEPROM_BSPIM_BitCounter__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB06_07_CTL
SPIM_EEPROM_BSPIM_BitCounter__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB06_07_CTL
SPIM_EEPROM_BSPIM_BitCounter__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB06_07_MSK
SPIM_EEPROM_BSPIM_BitCounter__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB06_07_MSK
SPIM_EEPROM_BSPIM_BitCounter__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB06_07_MSK
SPIM_EEPROM_BSPIM_BitCounter__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB06_07_MSK
SPIM_EEPROM_BSPIM_BitCounter__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB06_ACTL
SPIM_EEPROM_BSPIM_BitCounter__CONTROL_REG EQU CYREG_B0_UDB06_CTL
SPIM_EEPROM_BSPIM_BitCounter__CONTROL_ST_REG EQU CYREG_B0_UDB06_ST_CTL
SPIM_EEPROM_BSPIM_BitCounter__COUNT_REG EQU CYREG_B0_UDB06_CTL
SPIM_EEPROM_BSPIM_BitCounter__COUNT_ST_REG EQU CYREG_B0_UDB06_ST_CTL
SPIM_EEPROM_BSPIM_BitCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB06_MSK_ACTL
SPIM_EEPROM_BSPIM_BitCounter__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB06_MSK_ACTL
SPIM_EEPROM_BSPIM_BitCounter__PERIOD_REG EQU CYREG_B0_UDB06_MSK
SPIM_EEPROM_BSPIM_BitCounter_ST__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB06_07_ACTL
SPIM_EEPROM_BSPIM_BitCounter_ST__16BIT_STATUS_REG EQU CYREG_B0_UDB06_07_ST
SPIM_EEPROM_BSPIM_BitCounter_ST__MASK_REG EQU CYREG_B0_UDB06_MSK
SPIM_EEPROM_BSPIM_BitCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB06_MSK_ACTL
SPIM_EEPROM_BSPIM_BitCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB06_MSK_ACTL
SPIM_EEPROM_BSPIM_BitCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB06_ACTL
SPIM_EEPROM_BSPIM_BitCounter_ST__STATUS_CNT_REG EQU CYREG_B0_UDB06_ST_CTL
SPIM_EEPROM_BSPIM_BitCounter_ST__STATUS_CONTROL_REG EQU CYREG_B0_UDB06_ST_CTL
SPIM_EEPROM_BSPIM_BitCounter_ST__STATUS_REG EQU CYREG_B0_UDB06_ST
SPIM_EEPROM_BSPIM_RxStsReg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB02_03_ACTL
SPIM_EEPROM_BSPIM_RxStsReg__16BIT_STATUS_REG EQU CYREG_B0_UDB02_03_ST
SPIM_EEPROM_BSPIM_RxStsReg__4__MASK EQU 0x10
SPIM_EEPROM_BSPIM_RxStsReg__4__POS EQU 4
SPIM_EEPROM_BSPIM_RxStsReg__5__MASK EQU 0x20
SPIM_EEPROM_BSPIM_RxStsReg__5__POS EQU 5
SPIM_EEPROM_BSPIM_RxStsReg__6__MASK EQU 0x40
SPIM_EEPROM_BSPIM_RxStsReg__6__POS EQU 6
SPIM_EEPROM_BSPIM_RxStsReg__MASK EQU 0x70
SPIM_EEPROM_BSPIM_RxStsReg__MASK_REG EQU CYREG_B0_UDB02_MSK
SPIM_EEPROM_BSPIM_RxStsReg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB02_ACTL
SPIM_EEPROM_BSPIM_RxStsReg__STATUS_REG EQU CYREG_B0_UDB02_ST
SPIM_EEPROM_BSPIM_sR8_Dp_u0__16BIT_A0_REG EQU CYREG_B0_UDB02_03_A0
SPIM_EEPROM_BSPIM_sR8_Dp_u0__16BIT_A1_REG EQU CYREG_B0_UDB02_03_A1
SPIM_EEPROM_BSPIM_sR8_Dp_u0__16BIT_D0_REG EQU CYREG_B0_UDB02_03_D0
SPIM_EEPROM_BSPIM_sR8_Dp_u0__16BIT_D1_REG EQU CYREG_B0_UDB02_03_D1
SPIM_EEPROM_BSPIM_sR8_Dp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB02_03_ACTL
SPIM_EEPROM_BSPIM_sR8_Dp_u0__16BIT_F0_REG EQU CYREG_B0_UDB02_03_F0
SPIM_EEPROM_BSPIM_sR8_Dp_u0__16BIT_F1_REG EQU CYREG_B0_UDB02_03_F1
SPIM_EEPROM_BSPIM_sR8_Dp_u0__A0_A1_REG EQU CYREG_B0_UDB02_A0_A1
SPIM_EEPROM_BSPIM_sR8_Dp_u0__A0_REG EQU CYREG_B0_UDB02_A0
SPIM_EEPROM_BSPIM_sR8_Dp_u0__A1_REG EQU CYREG_B0_UDB02_A1
SPIM_EEPROM_BSPIM_sR8_Dp_u0__D0_D1_REG EQU CYREG_B0_UDB02_D0_D1
SPIM_EEPROM_BSPIM_sR8_Dp_u0__D0_REG EQU CYREG_B0_UDB02_D0
SPIM_EEPROM_BSPIM_sR8_Dp_u0__D1_REG EQU CYREG_B0_UDB02_D1
SPIM_EEPROM_BSPIM_sR8_Dp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB02_ACTL
SPIM_EEPROM_BSPIM_sR8_Dp_u0__F0_F1_REG EQU CYREG_B0_UDB02_F0_F1
SPIM_EEPROM_BSPIM_sR8_Dp_u0__F0_REG EQU CYREG_B0_UDB02_F0
SPIM_EEPROM_BSPIM_sR8_Dp_u0__F1_REG EQU CYREG_B0_UDB02_F1
SPIM_EEPROM_BSPIM_TxStsReg__0__MASK EQU 0x01
SPIM_EEPROM_BSPIM_TxStsReg__0__POS EQU 0
SPIM_EEPROM_BSPIM_TxStsReg__1__MASK EQU 0x02
SPIM_EEPROM_BSPIM_TxStsReg__1__POS EQU 1
SPIM_EEPROM_BSPIM_TxStsReg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB05_06_ACTL
SPIM_EEPROM_BSPIM_TxStsReg__16BIT_STATUS_REG EQU CYREG_B0_UDB05_06_ST
SPIM_EEPROM_BSPIM_TxStsReg__2__MASK EQU 0x04
SPIM_EEPROM_BSPIM_TxStsReg__2__POS EQU 2
SPIM_EEPROM_BSPIM_TxStsReg__3__MASK EQU 0x08
SPIM_EEPROM_BSPIM_TxStsReg__3__POS EQU 3
SPIM_EEPROM_BSPIM_TxStsReg__4__MASK EQU 0x10
SPIM_EEPROM_BSPIM_TxStsReg__4__POS EQU 4
SPIM_EEPROM_BSPIM_TxStsReg__MASK EQU 0x1F
SPIM_EEPROM_BSPIM_TxStsReg__MASK_REG EQU CYREG_B0_UDB05_MSK
SPIM_EEPROM_BSPIM_TxStsReg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB05_ACTL
SPIM_EEPROM_BSPIM_TxStsReg__STATUS_REG EQU CYREG_B0_UDB05_ST
SPIM_EEPROM_IntClock__CFG0 EQU CYREG_CLKDIST_DCFG2_CFG0
SPIM_EEPROM_IntClock__CFG1 EQU CYREG_CLKDIST_DCFG2_CFG1
SPIM_EEPROM_IntClock__CFG2 EQU CYREG_CLKDIST_DCFG2_CFG2
SPIM_EEPROM_IntClock__CFG2_SRC_SEL_MASK EQU 0x07
SPIM_EEPROM_IntClock__INDEX EQU 0x02
SPIM_EEPROM_IntClock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
SPIM_EEPROM_IntClock__PM_ACT_MSK EQU 0x04
SPIM_EEPROM_IntClock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
SPIM_EEPROM_IntClock__PM_STBY_MSK EQU 0x04
SPIM_EEPROM_RxInternalInterrupt__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
SPIM_EEPROM_RxInternalInterrupt__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
SPIM_EEPROM_RxInternalInterrupt__INTC_MASK EQU 0x08
SPIM_EEPROM_RxInternalInterrupt__INTC_NUMBER EQU 3
SPIM_EEPROM_RxInternalInterrupt__INTC_PRIOR_NUM EQU 4
SPIM_EEPROM_RxInternalInterrupt__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_3
SPIM_EEPROM_RxInternalInterrupt__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
SPIM_EEPROM_RxInternalInterrupt__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
SPIM_EEPROM_TxInternalInterrupt__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
SPIM_EEPROM_TxInternalInterrupt__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
SPIM_EEPROM_TxInternalInterrupt__INTC_MASK EQU 0x10
SPIM_EEPROM_TxInternalInterrupt__INTC_NUMBER EQU 4
SPIM_EEPROM_TxInternalInterrupt__INTC_PRIOR_NUM EQU 4
SPIM_EEPROM_TxInternalInterrupt__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_4
SPIM_EEPROM_TxInternalInterrupt__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
SPIM_EEPROM_TxInternalInterrupt__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* BUTTON_CLOCK */
BUTTON_CLOCK__CFG0 EQU CYREG_CLKDIST_DCFG7_CFG0
BUTTON_CLOCK__CFG1 EQU CYREG_CLKDIST_DCFG7_CFG1
BUTTON_CLOCK__CFG2 EQU CYREG_CLKDIST_DCFG7_CFG2
BUTTON_CLOCK__CFG2_SRC_SEL_MASK EQU 0x07
BUTTON_CLOCK__INDEX EQU 0x07
BUTTON_CLOCK__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
BUTTON_CLOCK__PM_ACT_MSK EQU 0x80
BUTTON_CLOCK__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
BUTTON_CLOCK__PM_STBY_MSK EQU 0x80

/* BUTTON_TIMER */
BUTTON_TIMER_TimerHW__CAP0 EQU CYREG_TMR0_CAP0
BUTTON_TIMER_TimerHW__CAP1 EQU CYREG_TMR0_CAP1
BUTTON_TIMER_TimerHW__CFG0 EQU CYREG_TMR0_CFG0
BUTTON_TIMER_TimerHW__CFG1 EQU CYREG_TMR0_CFG1
BUTTON_TIMER_TimerHW__CFG2 EQU CYREG_TMR0_CFG2
BUTTON_TIMER_TimerHW__CNT_CMP0 EQU CYREG_TMR0_CNT_CMP0
BUTTON_TIMER_TimerHW__CNT_CMP1 EQU CYREG_TMR0_CNT_CMP1
BUTTON_TIMER_TimerHW__PER0 EQU CYREG_TMR0_PER0
BUTTON_TIMER_TimerHW__PER1 EQU CYREG_TMR0_PER1
BUTTON_TIMER_TimerHW__PM_ACT_CFG EQU CYREG_PM_ACT_CFG3
BUTTON_TIMER_TimerHW__PM_ACT_MSK EQU 0x01
BUTTON_TIMER_TimerHW__PM_STBY_CFG EQU CYREG_PM_STBY_CFG3
BUTTON_TIMER_TimerHW__PM_STBY_MSK EQU 0x01
BUTTON_TIMER_TimerHW__RT0 EQU CYREG_TMR0_RT0
BUTTON_TIMER_TimerHW__RT1 EQU CYREG_TMR0_RT1
BUTTON_TIMER_TimerHW__SR0 EQU CYREG_TMR0_SR0

/* NOTIFY_CLOCK */
NOTIFY_CLOCK__CFG0 EQU CYREG_CLKDIST_DCFG6_CFG0
NOTIFY_CLOCK__CFG1 EQU CYREG_CLKDIST_DCFG6_CFG1
NOTIFY_CLOCK__CFG2 EQU CYREG_CLKDIST_DCFG6_CFG2
NOTIFY_CLOCK__CFG2_SRC_SEL_MASK EQU 0x07
NOTIFY_CLOCK__INDEX EQU 0x06
NOTIFY_CLOCK__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
NOTIFY_CLOCK__PM_ACT_MSK EQU 0x40
NOTIFY_CLOCK__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
NOTIFY_CLOCK__PM_STBY_MSK EQU 0x40

/* Miscellaneous */
BCLK__BUS_CLK__HZ EQU 24000000
BCLK__BUS_CLK__KHZ EQU 24000
BCLK__BUS_CLK__MHZ EQU 24
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PSOC4A EQU 24
CYDEV_CHIP_DIE_PSOC5LP EQU 2
CYDEV_CHIP_DIE_PSOC5TM EQU 3
CYDEV_CHIP_DIE_TMA4 EQU 4
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_FM0P EQU 5
CYDEV_CHIP_FAMILY_FM3 EQU 6
CYDEV_CHIP_FAMILY_FM4 EQU 7
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_PSOC6 EQU 4
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC5
CYDEV_CHIP_JTAG_ID EQU 0x2E161069
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 24
CYDEV_CHIP_MEMBER_4AA EQU 23
CYDEV_CHIP_MEMBER_4AB EQU 28
CYDEV_CHIP_MEMBER_4AC EQU 14
CYDEV_CHIP_MEMBER_4D EQU 18
CYDEV_CHIP_MEMBER_4E EQU 6
CYDEV_CHIP_MEMBER_4F EQU 25
CYDEV_CHIP_MEMBER_4G EQU 4
CYDEV_CHIP_MEMBER_4H EQU 22
CYDEV_CHIP_MEMBER_4I EQU 30
CYDEV_CHIP_MEMBER_4J EQU 19
CYDEV_CHIP_MEMBER_4K EQU 20
CYDEV_CHIP_MEMBER_4L EQU 29
CYDEV_CHIP_MEMBER_4M EQU 27
CYDEV_CHIP_MEMBER_4N EQU 11
CYDEV_CHIP_MEMBER_4O EQU 8
CYDEV_CHIP_MEMBER_4P EQU 26
CYDEV_CHIP_MEMBER_4Q EQU 15
CYDEV_CHIP_MEMBER_4R EQU 9
CYDEV_CHIP_MEMBER_4S EQU 12
CYDEV_CHIP_MEMBER_4T EQU 10
CYDEV_CHIP_MEMBER_4U EQU 5
CYDEV_CHIP_MEMBER_4V EQU 21
CYDEV_CHIP_MEMBER_4W EQU 13
CYDEV_CHIP_MEMBER_4X EQU 7
CYDEV_CHIP_MEMBER_4Y EQU 16
CYDEV_CHIP_MEMBER_4Z EQU 17
CYDEV_CHIP_MEMBER_5A EQU 3
CYDEV_CHIP_MEMBER_5B EQU 2
CYDEV_CHIP_MEMBER_6A EQU 31
CYDEV_CHIP_MEMBER_FM3 EQU 35
CYDEV_CHIP_MEMBER_FM4 EQU 36
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 EQU 32
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 EQU 33
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 EQU 34
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_5B
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES1 EQU 1
CYDEV_CHIP_REV_PSOC5TM_PRODUCTION EQU 1
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4AA_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AB_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AC_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4O_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4P_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Q_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4R_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4S_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4T_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4V_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4W_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4X_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Y_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Z_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_6A_ES EQU 17
CYDEV_CHIP_REVISION_6A_NO_UDB EQU 33
CYDEV_CHIP_REVISION_6A_PRODUCTION EQU 33
CYDEV_CHIP_REVISION_FM3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM4_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_5B_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_FASTBOOT_ENABLED EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_DMA EQU 0
CYDEV_CONFIGURATION_ECC EQU 1
CYDEV_CONFIGURATION_IMOENABLED EQU CYDEV_CONFIG_FASTBOOT_ENABLED
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_ENABLE_MASK EQU 0x20
CYDEV_DEBUG_ENABLE_REGISTER EQU CYREG_MLOGIC_DEBUG
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_JTAG_4 EQU 1
CYDEV_DEBUGGING_DPS_JTAG_5 EQU 0
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS_SWD_SWV EQU 6
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD_SWV
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DEBUGGING_XRES EQU 0
CYDEV_DMA_CHANNELS_AVAILABLE EQU 24
CYDEV_ECC_ENABLE EQU 0
CYDEV_HEAP_SIZE EQU 0x80
CYDEV_INSTRUCT_CACHE_ENABLED EQU 1
CYDEV_INTR_RISING EQU 0x0000007F
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_PROTECTION_ENABLE EQU 0
CYDEV_STACK_SIZE EQU 0x0800
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 0
CYDEV_VDDA_MV EQU 5000
CYDEV_VDDD_MV EQU 5000
CYDEV_VDDIO0_MV EQU 5000
CYDEV_VDDIO1_MV EQU 5000
CYDEV_VDDIO2_MV EQU 5000
CYDEV_VDDIO3_MV EQU 5000
CYDEV_VIO0_MV EQU 5000
CYDEV_VIO1_MV EQU 5000
CYDEV_VIO2_MV EQU 5000
CYDEV_VIO3_MV EQU 5000
CYIPBLOCK_ARM_CM3_VERSION EQU 0
CYIPBLOCK_P3_ANAIF_VERSION EQU 0
CYIPBLOCK_P3_CAN_VERSION EQU 0
CYIPBLOCK_P3_CAPSENSE_VERSION EQU 0
CYIPBLOCK_P3_COMP_VERSION EQU 0
CYIPBLOCK_P3_DECIMATOR_VERSION EQU 0
CYIPBLOCK_P3_DFB_VERSION EQU 0
CYIPBLOCK_P3_DMA_VERSION EQU 0
CYIPBLOCK_P3_DRQ_VERSION EQU 0
CYIPBLOCK_P3_DSM_VERSION EQU 0
CYIPBLOCK_P3_EMIF_VERSION EQU 0
CYIPBLOCK_P3_I2C_VERSION EQU 0
CYIPBLOCK_P3_LCD_VERSION EQU 0
CYIPBLOCK_P3_LPF_VERSION EQU 0
CYIPBLOCK_P3_OPAMP_VERSION EQU 0
CYIPBLOCK_P3_PM_VERSION EQU 0
CYIPBLOCK_P3_SCCT_VERSION EQU 0
CYIPBLOCK_P3_TIMER_VERSION EQU 0
CYIPBLOCK_P3_USB_VERSION EQU 0
CYIPBLOCK_P3_VIDAC_VERSION EQU 0
CYIPBLOCK_P3_VREF_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 0
CYIPBLOCK_S8_IRQ_VERSION EQU 0
CYIPBLOCK_S8_SAR_VERSION EQU 0
CYIPBLOCK_S8_SIO_VERSION EQU 0
CYIPBLOCK_S8_UDB_VERSION EQU 0
DMA_CHANNELS_USED__MASK0 EQU 0x00000000
CYDEV_BOOTLOADER_ENABLE EQU 0

#endif /* INCLUDED_CYFITTERIAR_INC */
