Initialize SIGNATURE TABLE
ST_SET: 1
ST_WAY: 256
ST_TAG_BIT: 16
ST_TAG_MASK: ffff

Initialize PATTERN TABLE
PT_SET: 512
PT_WAY: 4
SIG_DELTA_BIT: 7
C_SIG_BIT: 4
C_DELTA_BIT: 4

Initialize PREFETCH FILTER
FILTER_SET: 1024

*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 50000000
Simulation Instructions: 50000000
Number of CPUs: 1
LLC sets: 2048
LLC ways: 16
Off-chip DRAM Size: 4096 MB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

CPU 0 runs /home/tapatil/CSE240C/SA1/ChampSim-master/ipc1_public/server_011.champsimtrace.xz
L1I D-JOLT instruction prefetcher has been constructed!
CPU 0 L1D next line prefetcher
Heartbeat CPU 0 instructions: 10000002 cycles: 3202091 heartbeat IPC: 3.12296 cumulative IPC: 3.12296 (Simulation time: 0 hr 0 min 31 sec) 
Heartbeat CPU 0 instructions: 20000001 cycles: 6409669 heartbeat IPC: 3.11762 cumulative IPC: 3.12029 (Simulation time: 0 hr 1 min 1 sec) 
Heartbeat CPU 0 instructions: 30000001 cycles: 9661862 heartbeat IPC: 3.07485 cumulative IPC: 3.10499 (Simulation time: 0 hr 1 min 32 sec) 
Heartbeat CPU 0 instructions: 40000003 cycles: 12860578 heartbeat IPC: 3.12626 cumulative IPC: 3.11028 (Simulation time: 0 hr 2 min 3 sec) 
Heartbeat CPU 0 instructions: 50000000 cycles: 16067005 heartbeat IPC: 3.11874 cumulative IPC: 3.11197 (Simulation time: 0 hr 2 min 34 sec) 

Warmup complete CPU 0 instructions: 50000004 cycles: 16067006 (Simulation time: 0 hr 2 min 34 sec) 

Heartbeat CPU 0 instructions: 60000002 cycles: 23515802 heartbeat IPC: 1.3425 cumulative IPC: 1.3425 (Simulation time: 0 hr 3 min 5 sec) 
Heartbeat CPU 0 instructions: 70000001 cycles: 31424136 heartbeat IPC: 1.26449 cumulative IPC: 1.30233 (Simulation time: 0 hr 3 min 36 sec) 
Heartbeat CPU 0 instructions: 80000003 cycles: 40677118 heartbeat IPC: 1.08073 cumulative IPC: 1.21901 (Simulation time: 0 hr 4 min 2 sec) 
Heartbeat CPU 0 instructions: 90000001 cycles: 48347183 heartbeat IPC: 1.30377 cumulative IPC: 1.23915 (Simulation time: 0 hr 4 min 32 sec) 
Heartbeat CPU 0 instructions: 100000000 cycles: 55754249 heartbeat IPC: 1.35006 cumulative IPC: 1.25985 (Simulation time: 0 hr 5 min 2 sec) 
Finished CPU 0 instructions: 50000003 cycles: 39687255 cumulative IPC: 1.25985 (Simulation time: 0 hr 5 min 2 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 1.25985 instructions: 50000003 cycles: 39687255
L1D TOTAL     ACCESS:   18191327  HIT:   17160212  MISS:    1031115
L1D LOAD      ACCESS:    6797650  HIT:    6316396  MISS:     481254
L1D RFO       ACCESS:    4834834  HIT:    4752922  MISS:      81912
L1D PREFETCH  ACCESS:    6558843  HIT:    6090894  MISS:     467949
L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
L1D PREFETCH  REQUESTED:    6834648  ISSUED:    6742626  USEFUL:     137702  USELESS:     330243
L1D AVERAGE MISS LATENCY: 40.8929 cycles
L1I TOTAL     ACCESS:   15502785  HIT:   13615370  MISS:    1887415
L1I LOAD      ACCESS:    8902375  HIT:    8784756  MISS:     117619
L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
L1I PREFETCH  ACCESS:    6600410  HIT:    4830614  MISS:    1769796
L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
L1I PREFETCH  REQUESTED:    7157573  ISSUED:    6858151  USEFUL:    1257971  USELESS:     511803
L1I AVERAGE MISS LATENCY: 30.2283 cycles
L2C TOTAL     ACCESS:    3914183  HIT:    2769341  MISS:    1144842
L2C LOAD      ACCESS:     540453  HIT:     283737  MISS:     256716
L2C RFO       ACCESS:      80131  HIT:      33863  MISS:      46268
L2C PREFETCH  ACCESS:    3025496  HIT:    2185514  MISS:     839982
L2C WRITEBACK ACCESS:     268103  HIT:     266227  MISS:       1876
L2C PREFETCH  REQUESTED:    2868799  ISSUED:    2865793  USEFUL:      30814  USELESS:     809324
L2C AVERAGE MISS LATENCY: 50.0138 cycles
LLC TOTAL     ACCESS:    2127297  HIT:    1945629  MISS:     181668
LLC LOAD      ACCESS:     256573  HIT:     224583  MISS:      31990
LLC RFO       ACCESS:      46264  HIT:      33141  MISS:      13123
LLC PREFETCH  ACCESS:    1668816  HIT:    1532583  MISS:     136233
LLC WRITEBACK ACCESS:     155644  HIT:     155322  MISS:        322
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:      19993  USELESS:     116209
LLC AVERAGE MISS LATENCY: 172.067 cycles
Major fault: 0 Minor fault: 6983
CPU 0 L1D next line prefetcher final stats

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:      32095  ROW_BUFFER_MISS:     149244
 DBUS_CONGESTED:      77454
 WQ ROW_BUFFER_HIT:      12772  ROW_BUFFER_MISS:      48929  FULL:          0

 AVG_CONGESTED_CYCLE: 5

CPU 0 Branch Prediction Accuracy: 97.5565% MPKI: 4.59006 Average ROB Occupancy at Mispredict: 61.066

Branch types
NOT_BRANCH: 40607199 81.2144%
BRANCH_DIRECT_JUMP: 451601 0.903202%
BRANCH_INDIRECT: 151580 0.30316%
BRANCH_CONDITIONAL: 7041635 14.0833%
BRANCH_DIRECT_CALL: 647827 1.29565%
BRANCH_INDIRECT_CALL: 211373 0.422746%
BRANCH_RETURN: 888439 1.77688%
BRANCH_OTHER: 0 0%

