// Seed: 1750703639
module module_0 (
    output tri id_0,
    output uwire id_1,
    input wor id_2,
    input tri void id_3
    , id_11,
    output tri0 id_4,
    output wire id_5,
    input wire id_6,
    output tri1 id_7,
    input tri id_8,
    input tri1 id_9
);
  wire id_12;
  wire id_13;
  wire id_14;
  wire id_15;
endmodule
module module_1 (
    output wand id_0,
    input supply1 id_1,
    output tri id_2,
    output tri1 id_3,
    output wor id_4
);
  assign id_4 = 1;
  tri  id_6;
  wire id_7;
  module_0 modCall_1 (
      id_3,
      id_2,
      id_1,
      id_1,
      id_3,
      id_0,
      id_1,
      id_0,
      id_1,
      id_1
  );
  assign modCall_1.id_3 = 0;
  wire id_8, id_9;
  assign id_6 = 1;
endmodule
