Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate C:\Users\Student\Documents\final-project-s18-trusttheprocessor-1\capacitive_sensor\debugger.qsys --block-symbol-file --output-directory=C:\Users\Student\Documents\final-project-s18-trusttheprocessor-1\capacitive_sensor\debugger --family="Cyclone IV E" --part=EP4CE115F29C7
Progress: Loading capacitive_sensor/debugger.qsys
Progress: Reading input file
Progress: Adding in_system_sources_probes_0 [altera_in_system_sources_probes 16.0]
Progress: Parameterizing module in_system_sources_probes_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate C:\Users\Student\Documents\final-project-s18-trusttheprocessor-1\capacitive_sensor\debugger.qsys --synthesis=VERILOG --output-directory=C:\Users\Student\Documents\final-project-s18-trusttheprocessor-1\capacitive_sensor\debugger\synthesis --family="Cyclone IV E" --part=EP4CE115F29C7
Progress: Loading capacitive_sensor/debugger.qsys
Progress: Reading input file
Progress: Adding in_system_sources_probes_0 [altera_in_system_sources_probes 16.0]
Progress: Parameterizing module in_system_sources_probes_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: debugger: Generating debugger "debugger" for QUARTUS_SYNTH
Info: in_system_sources_probes_0: "debugger" instantiated altera_in_system_sources_probes "in_system_sources_probes_0"
Info: debugger: Done "debugger" with 2 modules, 2 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
