module alu(entradaA,entradaB,sel,out);
	input [31:0] a,b;
	input [1:0] sel;
	output reg signed [31:0] out;

	always @(a or b or sel)
	begin
		case(sel)
			2'b00: out = a+b;	
			2'b01: out = a-b;	
			2'b10: out = a&b;	
			2'b11: out = a|b;	
			default: out= 0;
		endcase
	end
endmodule 