
*** Running vivado
    with args -log sd.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source sd.tcl


****** Vivado v2016.3 (64-bit)
  **** SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
  **** IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source sd.tcl -notrace
Command: synth_design -top sd -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 7892 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:23 ; elapsed = 00:00:50 . Memory (MB): peak = 276.367 ; gain = 67.031
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'sd' [C:/Users/Maria/Desktop/lab52/lab52.srcs/sources_1/imports/placa/sd.vhd:45]
INFO: [Synth 8-3491] module 'ff_de' declared at 'C:/Users/Maria/Desktop/lab52/lab52.srcs/sources_1/imports/design/ff_de.vhd:34' bound to instance 'FFD' of component 'ff_de' [C:/Users/Maria/Desktop/lab52/lab52.srcs/sources_1/imports/placa/sd.vhd:109]
INFO: [Synth 8-638] synthesizing module 'ff_de' [C:/Users/Maria/Desktop/lab52/lab52.srcs/sources_1/imports/design/ff_de.vhd:45]
INFO: [Synth 8-256] done synthesizing module 'ff_de' (1#1) [C:/Users/Maria/Desktop/lab52/lab52.srcs/sources_1/imports/design/ff_de.vhd:45]
INFO: [Synth 8-3491] module 'ff_de' declared at 'C:/Users/Maria/Desktop/lab52/lab52.srcs/sources_1/imports/design/ff_de.vhd:34' bound to instance 'FFD' of component 'ff_de' [C:/Users/Maria/Desktop/lab52/lab52.srcs/sources_1/imports/placa/sd.vhd:109]
INFO: [Synth 8-3491] module 'ff_de' declared at 'C:/Users/Maria/Desktop/lab52/lab52.srcs/sources_1/imports/design/ff_de.vhd:34' bound to instance 'FFD' of component 'ff_de' [C:/Users/Maria/Desktop/lab52/lab52.srcs/sources_1/imports/placa/sd.vhd:109]
INFO: [Synth 8-3491] module 'ff_de' declared at 'C:/Users/Maria/Desktop/lab52/lab52.srcs/sources_1/imports/design/ff_de.vhd:34' bound to instance 'FFD' of component 'ff_de' [C:/Users/Maria/Desktop/lab52/lab52.srcs/sources_1/imports/placa/sd.vhd:109]
INFO: [Synth 8-3491] module 'ff_de' declared at 'C:/Users/Maria/Desktop/lab52/lab52.srcs/sources_1/imports/design/ff_de.vhd:34' bound to instance 'FFD' of component 'ff_de' [C:/Users/Maria/Desktop/lab52/lab52.srcs/sources_1/imports/placa/sd.vhd:109]
INFO: [Synth 8-3491] module 'disp7' declared at 'C:/Users/Maria/Desktop/lab52/lab52.srcs/sources_1/imports/placa/disp7.vhd:23' bound to instance 'udisp' of component 'disp7' [C:/Users/Maria/Desktop/lab52/lab52.srcs/sources_1/imports/placa/sd.vhd:124]
INFO: [Synth 8-638] synthesizing module 'disp7' [C:/Users/Maria/Desktop/lab52/lab52.srcs/sources_1/imports/placa/disp7.vhd:35]
INFO: [Synth 8-256] done synthesizing module 'disp7' (2#1) [C:/Users/Maria/Desktop/lab52/lab52.srcs/sources_1/imports/placa/disp7.vhd:35]
INFO: [Synth 8-3491] module 'clkdiv' declared at 'C:/Users/Maria/Desktop/lab52/lab52.srcs/sources_1/imports/placa/clkdiv.vhd:18' bound to instance 'uclk_gen' of component 'clkdiv' [C:/Users/Maria/Desktop/lab52/lab52.srcs/sources_1/imports/placa/sd.vhd:141]
INFO: [Synth 8-638] synthesizing module 'clkdiv' [C:/Users/Maria/Desktop/lab52/lab52.srcs/sources_1/imports/placa/clkdiv.vhd:25]
INFO: [Synth 8-113] binding component instance 'BUFG_INST1' to cell 'BUFG' [C:/Users/Maria/Desktop/lab52/lab52.srcs/sources_1/imports/placa/clkdiv.vhd:33]
INFO: [Synth 8-113] binding component instance 'BUFG_INST2' to cell 'BUFG' [C:/Users/Maria/Desktop/lab52/lab52.srcs/sources_1/imports/placa/clkdiv.vhd:43]
INFO: [Synth 8-113] binding component instance 'BUFG_INST3' to cell 'BUFG' [C:/Users/Maria/Desktop/lab52/lab52.srcs/sources_1/imports/placa/clkdiv.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'clkdiv' (3#1) [C:/Users/Maria/Desktop/lab52/lab52.srcs/sources_1/imports/placa/clkdiv.vhd:25]
INFO: [Synth 8-3491] module 'code_mgr' declared at 'C:/Users/Maria/Desktop/lab52/lab52.srcs/sources_1/imports/design/code_mgr.vhd:34' bound to instance 'inst_code_mgr' of component 'code_mgr' [C:/Users/Maria/Desktop/lab52/lab52.srcs/sources_1/imports/placa/sd.vhd:156]
INFO: [Synth 8-638] synthesizing module 'code_mgr' [C:/Users/Maria/Desktop/lab52/lab52.srcs/sources_1/imports/design/code_mgr.vhd:45]
INFO: [Synth 8-3491] module 'maquina_estados' declared at 'C:/Users/Maria/Desktop/lab52/lab52.srcs/sources_1/new/maquina_estados.vhd:34' bound to instance 'ME' of component 'maquina_estados' [C:/Users/Maria/Desktop/lab52/lab52.srcs/sources_1/imports/design/code_mgr.vhd:95]
INFO: [Synth 8-638] synthesizing module 'maquina_estados' [C:/Users/Maria/Desktop/lab52/lab52.srcs/sources_1/new/maquina_estados.vhd:47]
INFO: [Synth 8-3491] module 'ff_de' declared at 'C:/Users/Maria/Desktop/lab52/lab52.srcs/sources_1/imports/design/ff_de.vhd:34' bound to instance 'S0_ff' of component 'ff_de' [C:/Users/Maria/Desktop/lab52/lab52.srcs/sources_1/new/maquina_estados.vhd:66]
INFO: [Synth 8-3491] module 'ff_de' declared at 'C:/Users/Maria/Desktop/lab52/lab52.srcs/sources_1/imports/design/ff_de.vhd:34' bound to instance 'S1_ff' of component 'ff_de' [C:/Users/Maria/Desktop/lab52/lab52.srcs/sources_1/new/maquina_estados.vhd:74]
INFO: [Synth 8-3491] module 'ff_de' declared at 'C:/Users/Maria/Desktop/lab52/lab52.srcs/sources_1/imports/design/ff_de.vhd:34' bound to instance 'S2_ff' of component 'ff_de' [C:/Users/Maria/Desktop/lab52/lab52.srcs/sources_1/new/maquina_estados.vhd:82]
INFO: [Synth 8-3491] module 'ff_de' declared at 'C:/Users/Maria/Desktop/lab52/lab52.srcs/sources_1/imports/design/ff_de.vhd:34' bound to instance 'S3_ff' of component 'ff_de' [C:/Users/Maria/Desktop/lab52/lab52.srcs/sources_1/new/maquina_estados.vhd:90]
INFO: [Synth 8-3491] module 'ff_de' declared at 'C:/Users/Maria/Desktop/lab52/lab52.srcs/sources_1/imports/design/ff_de.vhd:34' bound to instance 'S4_ff' of component 'ff_de' [C:/Users/Maria/Desktop/lab52/lab52.srcs/sources_1/new/maquina_estados.vhd:98]
INFO: [Synth 8-3491] module 'ff_de' declared at 'C:/Users/Maria/Desktop/lab52/lab52.srcs/sources_1/imports/design/ff_de.vhd:34' bound to instance 'S5_ff' of component 'ff_de' [C:/Users/Maria/Desktop/lab52/lab52.srcs/sources_1/new/maquina_estados.vhd:106]
INFO: [Synth 8-3491] module 'ff_de' declared at 'C:/Users/Maria/Desktop/lab52/lab52.srcs/sources_1/imports/design/ff_de.vhd:34' bound to instance 'S6_ff' of component 'ff_de' [C:/Users/Maria/Desktop/lab52/lab52.srcs/sources_1/new/maquina_estados.vhd:114]
INFO: [Synth 8-3491] module 'ff_de' declared at 'C:/Users/Maria/Desktop/lab52/lab52.srcs/sources_1/imports/design/ff_de.vhd:34' bound to instance 'S7_ff' of component 'ff_de' [C:/Users/Maria/Desktop/lab52/lab52.srcs/sources_1/new/maquina_estados.vhd:122]
INFO: [Synth 8-256] done synthesizing module 'maquina_estados' (4#1) [C:/Users/Maria/Desktop/lab52/lab52.srcs/sources_1/new/maquina_estados.vhd:47]
INFO: [Synth 8-3491] module 'circuito_dados' declared at 'C:/Users/Maria/Desktop/lab52/lab52.srcs/sources_1/new/circuito_dados.vhd:34' bound to instance 'CD' of component 'circuito_dados' [C:/Users/Maria/Desktop/lab52/lab52.srcs/sources_1/imports/design/code_mgr.vhd:101]
INFO: [Synth 8-638] synthesizing module 'circuito_dados' [C:/Users/Maria/Desktop/lab52/lab52.srcs/sources_1/new/circuito_dados.vhd:45]
INFO: [Synth 8-3491] module 'ctr_16' declared at 'C:/Users/Maria/Desktop/lab52/lab52.srcs/sources_1/imports/design/ctr_16.vhd:34' bound to instance 'ctr_16_open' of component 'ctr_16' [C:/Users/Maria/Desktop/lab52/lab52.srcs/sources_1/new/circuito_dados.vhd:61]
INFO: [Synth 8-638] synthesizing module 'ctr_16' [C:/Users/Maria/Desktop/lab52/lab52.srcs/sources_1/imports/design/ctr_16.vhd:43]
INFO: [Synth 8-3491] module 'ff_de' declared at 'C:/Users/Maria/Desktop/lab52/lab52.srcs/sources_1/imports/design/ff_de.vhd:34' bound to instance 'FFD' of component 'ff_de' [C:/Users/Maria/Desktop/lab52/lab52.srcs/sources_1/imports/design/ctr_16.vhd:84]
INFO: [Synth 8-3491] module 'ff_de' declared at 'C:/Users/Maria/Desktop/lab52/lab52.srcs/sources_1/imports/design/ff_de.vhd:34' bound to instance 'FFD' of component 'ff_de' [C:/Users/Maria/Desktop/lab52/lab52.srcs/sources_1/imports/design/ctr_16.vhd:84]
INFO: [Synth 8-3491] module 'ff_de' declared at 'C:/Users/Maria/Desktop/lab52/lab52.srcs/sources_1/imports/design/ff_de.vhd:34' bound to instance 'FFD' of component 'ff_de' [C:/Users/Maria/Desktop/lab52/lab52.srcs/sources_1/imports/design/ctr_16.vhd:84]
INFO: [Synth 8-3491] module 'ff_de' declared at 'C:/Users/Maria/Desktop/lab52/lab52.srcs/sources_1/imports/design/ff_de.vhd:34' bound to instance 'FFD' of component 'ff_de' [C:/Users/Maria/Desktop/lab52/lab52.srcs/sources_1/imports/design/ctr_16.vhd:84]
INFO: [Synth 8-256] done synthesizing module 'ctr_16' (5#1) [C:/Users/Maria/Desktop/lab52/lab52.srcs/sources_1/imports/design/ctr_16.vhd:43]
INFO: [Synth 8-3491] module 'ctr_16' declared at 'C:/Users/Maria/Desktop/lab52/lab52.srcs/sources_1/imports/design/ctr_16.vhd:34' bound to instance 'ctr_16_err' of component 'ctr_16' [C:/Users/Maria/Desktop/lab52/lab52.srcs/sources_1/new/circuito_dados.vhd:69]
INFO: [Synth 8-256] done synthesizing module 'circuito_dados' (6#1) [C:/Users/Maria/Desktop/lab52/lab52.srcs/sources_1/new/circuito_dados.vhd:45]
INFO: [Synth 8-256] done synthesizing module 'code_mgr' (7#1) [C:/Users/Maria/Desktop/lab52/lab52.srcs/sources_1/imports/design/code_mgr.vhd:45]
WARNING: [Synth 8-3848] Net reset in module/entity sd does not have driver. [C:/Users/Maria/Desktop/lab52/lab52.srcs/sources_1/imports/placa/sd.vhd:102]
WARNING: [Synth 8-3848] Net disp2 in module/entity sd does not have driver. [C:/Users/Maria/Desktop/lab52/lab52.srcs/sources_1/imports/placa/sd.vhd:69]
INFO: [Synth 8-256] done synthesizing module 'sd' (8#1) [C:/Users/Maria/Desktop/lab52/lab52.srcs/sources_1/imports/placa/sd.vhd:45]
WARNING: [Synth 8-3917] design sd has port LED[13] driven by constant 0
WARNING: [Synth 8-3917] design sd has port LED[12] driven by constant 0
WARNING: [Synth 8-3917] design sd has port LED[11] driven by constant 0
WARNING: [Synth 8-3917] design sd has port LED[10] driven by constant 0
WARNING: [Synth 8-3917] design sd has port LED[9] driven by constant 0
WARNING: [Synth 8-3917] design sd has port LED[8] driven by constant 0
WARNING: [Synth 8-3917] design sd has port LED[7] driven by constant 0
WARNING: [Synth 8-3917] design sd has port LED[6] driven by constant 0
WARNING: [Synth 8-3917] design sd has port LED[5] driven by constant 0
WARNING: [Synth 8-3917] design sd has port LED[4] driven by constant 0
WARNING: [Synth 8-3917] design sd has port LED[3] driven by constant 0
WARNING: [Synth 8-3917] design sd has port LED[2] driven by constant 0
WARNING: [Synth 8-3917] design sd has port LED[1] driven by constant 0
WARNING: [Synth 8-3917] design sd has port LED[0] driven by constant 0
WARNING: [Synth 8-3331] design sd has unconnected port SW[15]
WARNING: [Synth 8-3331] design sd has unconnected port SW[14]
WARNING: [Synth 8-3331] design sd has unconnected port SW[13]
WARNING: [Synth 8-3331] design sd has unconnected port SW[12]
WARNING: [Synth 8-3331] design sd has unconnected port SW[11]
WARNING: [Synth 8-3331] design sd has unconnected port SW[10]
WARNING: [Synth 8-3331] design sd has unconnected port SW[9]
WARNING: [Synth 8-3331] design sd has unconnected port SW[8]
WARNING: [Synth 8-3331] design sd has unconnected port SW[7]
WARNING: [Synth 8-3331] design sd has unconnected port SW[6]
WARNING: [Synth 8-3331] design sd has unconnected port SW[5]
WARNING: [Synth 8-3331] design sd has unconnected port SW[4]
WARNING: [Synth 8-3331] design sd has unconnected port SW[3]
WARNING: [Synth 8-3331] design sd has unconnected port SW[2]
WARNING: [Synth 8-3331] design sd has unconnected port SW[1]
WARNING: [Synth 8-3331] design sd has unconnected port SW[0]
WARNING: [Synth 8-3331] design sd has unconnected port BTN[4]
WARNING: [Synth 8-3331] design sd has unconnected port BTN[3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:27 ; elapsed = 00:00:55 . Memory (MB): peak = 313.645 ; gain = 104.309
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin udisp:disp3_3 to constant 0 [C:/Users/Maria/Desktop/lab52/lab52.srcs/sources_1/imports/placa/sd.vhd:124]
WARNING: [Synth 8-3295] tying undriven pin udisp:disp3_2 to constant 0 [C:/Users/Maria/Desktop/lab52/lab52.srcs/sources_1/imports/placa/sd.vhd:124]
WARNING: [Synth 8-3295] tying undriven pin udisp:disp3_1 to constant 0 [C:/Users/Maria/Desktop/lab52/lab52.srcs/sources_1/imports/placa/sd.vhd:124]
WARNING: [Synth 8-3295] tying undriven pin udisp:disp3_0 to constant 0 [C:/Users/Maria/Desktop/lab52/lab52.srcs/sources_1/imports/placa/sd.vhd:124]
WARNING: [Synth 8-3295] tying undriven pin DBC[0].FFD:reset to constant 0 [C:/Users/Maria/Desktop/lab52/lab52.srcs/sources_1/imports/placa/sd.vhd:109]
WARNING: [Synth 8-3295] tying undriven pin DBC[1].FFD:reset to constant 0 [C:/Users/Maria/Desktop/lab52/lab52.srcs/sources_1/imports/placa/sd.vhd:109]
WARNING: [Synth 8-3295] tying undriven pin DBC[2].FFD:reset to constant 0 [C:/Users/Maria/Desktop/lab52/lab52.srcs/sources_1/imports/placa/sd.vhd:109]
WARNING: [Synth 8-3295] tying undriven pin DBC[3].FFD:reset to constant 0 [C:/Users/Maria/Desktop/lab52/lab52.srcs/sources_1/imports/placa/sd.vhd:109]
WARNING: [Synth 8-3295] tying undriven pin DBC[4].FFD:reset to constant 0 [C:/Users/Maria/Desktop/lab52/lab52.srcs/sources_1/imports/placa/sd.vhd:109]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:28 ; elapsed = 00:00:57 . Memory (MB): peak = 313.645 ; gain = 104.309
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Maria/Desktop/lab52/lab52.srcs/constrs_1/imports/placa/Basys3_Master.xdc]
create_clock: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 607.809 ; gain = 5.336
Finished Parsing XDC File [C:/Users/Maria/Desktop/lab52/lab52.srcs/constrs_1/imports/placa/Basys3_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Maria/Desktop/lab52/lab52.srcs/constrs_1/imports/placa/Basys3_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/sd_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/sd_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:01 . Memory (MB): peak = 607.809 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:01:04 ; elapsed = 00:02:39 . Memory (MB): peak = 607.809 ; gain = 398.473
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:04 ; elapsed = 00:02:39 . Memory (MB): peak = 607.809 ; gain = 398.473
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:05 ; elapsed = 00:02:40 . Memory (MB): peak = 607.809 ; gain = 398.473
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:06 ; elapsed = 00:02:44 . Memory (MB): peak = 607.809 ; gain = 398.473
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'DBC[0].FFD' (ff_de) to 'DBC[3].FFD'
INFO: [Synth 8-223] decloning instance 'DBC[0].FFD' (ff_de) to 'DBC[4].FFD'

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 8     
+---Registers : 
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 19    
+---Muxes : 
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module disp7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 2     
+---Muxes : 
	   4 Input      4 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 2     
Module ff_de 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module maquina_estados 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
Module ctr_16 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3917] design sd has port LED[13] driven by constant 0
WARNING: [Synth 8-3917] design sd has port LED[12] driven by constant 0
WARNING: [Synth 8-3917] design sd has port LED[11] driven by constant 0
WARNING: [Synth 8-3917] design sd has port LED[10] driven by constant 0
WARNING: [Synth 8-3917] design sd has port LED[9] driven by constant 0
WARNING: [Synth 8-3917] design sd has port LED[8] driven by constant 0
WARNING: [Synth 8-3917] design sd has port LED[7] driven by constant 0
WARNING: [Synth 8-3917] design sd has port LED[6] driven by constant 0
WARNING: [Synth 8-3917] design sd has port LED[5] driven by constant 0
WARNING: [Synth 8-3917] design sd has port LED[4] driven by constant 0
WARNING: [Synth 8-3917] design sd has port LED[3] driven by constant 0
WARNING: [Synth 8-3917] design sd has port LED[2] driven by constant 0
WARNING: [Synth 8-3917] design sd has port LED[1] driven by constant 0
WARNING: [Synth 8-3917] design sd has port LED[0] driven by constant 0
WARNING: [Synth 8-3331] design sd has unconnected port SW[15]
WARNING: [Synth 8-3331] design sd has unconnected port SW[14]
WARNING: [Synth 8-3331] design sd has unconnected port SW[13]
WARNING: [Synth 8-3331] design sd has unconnected port SW[12]
WARNING: [Synth 8-3331] design sd has unconnected port SW[11]
WARNING: [Synth 8-3331] design sd has unconnected port SW[10]
WARNING: [Synth 8-3331] design sd has unconnected port SW[9]
WARNING: [Synth 8-3331] design sd has unconnected port SW[8]
WARNING: [Synth 8-3331] design sd has unconnected port SW[7]
WARNING: [Synth 8-3331] design sd has unconnected port SW[6]
WARNING: [Synth 8-3331] design sd has unconnected port SW[5]
WARNING: [Synth 8-3331] design sd has unconnected port SW[4]
WARNING: [Synth 8-3331] design sd has unconnected port SW[3]
WARNING: [Synth 8-3331] design sd has unconnected port SW[2]
WARNING: [Synth 8-3331] design sd has unconnected port SW[1]
WARNING: [Synth 8-3331] design sd has unconnected port SW[0]
WARNING: [Synth 8-3331] design sd has unconnected port BTN[4]
WARNING: [Synth 8-3331] design sd has unconnected port BTN[3]
WARNING: [Synth 8-3332] Sequential element (DBC[0].FFD/dout2_reg) is unused and will be removed from module sd.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:08 ; elapsed = 00:02:49 . Memory (MB): peak = 607.809 ; gain = 398.473
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:47 ; elapsed = 00:03:33 . Memory (MB): peak = 607.809 ; gain = 398.473
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:47 ; elapsed = 00:03:34 . Memory (MB): peak = 607.809 ; gain = 398.473
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:47 ; elapsed = 00:03:35 . Memory (MB): peak = 607.809 ; gain = 398.473
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:50 ; elapsed = 00:03:40 . Memory (MB): peak = 607.809 ; gain = 398.473
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:50 ; elapsed = 00:03:40 . Memory (MB): peak = 607.809 ; gain = 398.473
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:50 ; elapsed = 00:03:40 . Memory (MB): peak = 607.809 ; gain = 398.473
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:50 ; elapsed = 00:03:40 . Memory (MB): peak = 607.809 ; gain = 398.473
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:50 ; elapsed = 00:03:40 . Memory (MB): peak = 607.809 ; gain = 398.473
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:50 ; elapsed = 00:03:40 . Memory (MB): peak = 607.809 ; gain = 398.473
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     3|
|2     |CARRY4 |     7|
|3     |LUT1   |    28|
|4     |LUT2   |    11|
|5     |LUT3   |     5|
|6     |LUT4   |    14|
|7     |LUT5   |     7|
|8     |LUT6   |     7|
|9     |MUXF7  |     3|
|10    |FDRE   |    53|
|11    |IBUF   |     4|
|12    |OBUF   |    28|
+------+-------+------+

Report Instance Areas: 
+------+----------------------+----------------+------+
|      |Instance              |Module          |Cells |
+------+----------------------+----------------+------+
|1     |top                   |                |   170|
|2     |  \DBC[1].FFD         |ff_de           |     2|
|3     |  \DBC[2].FFD         |ff_de_0         |     2|
|4     |  inst_code_mgr       |code_mgr        |    41|
|5     |    CD                |circuito_dados  |    20|
|6     |      ctr_16_err      |ctr_16          |    10|
|7     |        \uGen[0].FFD  |ff_de_14        |     4|
|8     |        \uGen[1].FFD  |ff_de_15        |     2|
|9     |        \uGen[2].FFD  |ff_de_16        |     3|
|10    |        \uGen[3].FFD  |ff_de_17        |     1|
|11    |      ctr_16_open     |ctr_16_9        |    10|
|12    |        \uGen[0].FFD  |ff_de_10        |     2|
|13    |        \uGen[1].FFD  |ff_de_11        |     2|
|14    |        \uGen[2].FFD  |ff_de_12        |     4|
|15    |        \uGen[3].FFD  |ff_de_13        |     2|
|16    |    ME                |maquina_estados |    21|
|17    |      S0_ff           |ff_de_1         |     4|
|18    |      S1_ff           |ff_de_2         |     4|
|19    |      S2_ff           |ff_de_3         |     3|
|20    |      S3_ff           |ff_de_4         |     1|
|21    |      S4_ff           |ff_de_5         |     4|
|22    |      S5_ff           |ff_de_6         |     2|
|23    |      S6_ff           |ff_de_7         |     2|
|24    |      S7_ff           |ff_de_8         |     1|
|25    |  uclk_gen            |clkdiv          |    64|
|26    |  udisp               |disp7           |    29|
+------+----------------------+----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:50 ; elapsed = 00:03:41 . Memory (MB): peak = 607.809 ; gain = 398.473
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 33 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:01 ; elapsed = 00:01:47 . Memory (MB): peak = 607.809 ; gain = 104.309
Synthesis Optimization Complete : Time (s): cpu = 00:01:50 ; elapsed = 00:03:42 . Memory (MB): peak = 607.809 ; gain = 398.473
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 11 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
65 Infos, 76 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:46 ; elapsed = 00:03:26 . Memory (MB): peak = 607.809 ; gain = 398.473
INFO: [Common 17-1381] The checkpoint 'C:/Users/Maria/Desktop/lab52/lab52.runs/synth_1/sd.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:00 ; elapsed = 00:00:57 . Memory (MB): peak = 607.809 ; gain = 0.000
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:02 . Memory (MB): peak = 607.809 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Wed Dec 14 22:56:51 2016...
