{"relationshipsSections":[{"identifiers":["doc:\/\/VHDLParsing\/Se","doc:\/\/VHDLParsing\/SE","doc:\/\/VHDLParsing\/SQ","doc:\/\/VHDLParsing\/SH","doc:\/\/VHDLParsing\/SY","doc:\/\/VHDLParsing\/s8SendableP"],"title":"Conforms To","type":"conformsTo","kind":"relationships"}],"hierarchy":{"paths":[["doc:\/\/VHDLParsing\/documentation\/VHDLParsing"]]},"topicSections":[{"identifiers":["doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/Architecture\/init(body:entity:head:name:)","doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/Architecture\/init(rawValue:)"],"title":"Initializers"},{"identifiers":["doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/Architecture\/body","doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/Architecture\/entity","doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/Architecture\/head","doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/Architecture\/name","doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/Architecture\/rawValue"],"title":"Instance Properties"},{"identifiers":["doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/Architecture\/Equatable-Implementations","doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/Architecture\/RawRepresentable-Implementations"],"title":"Default Implementations","generated":true}],"primaryContentSections":[{"declarations":[{"platforms":["Linux"],"tokens":[{"text":"struct","kind":"keyword"},{"text":" ","kind":"text"},{"text":"Architecture","kind":"identifier"}],"languages":["swift"]}],"kind":"declarations"}],"seeAlsoSections":[{"identifiers":["doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/ArchitectureHead","doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/Entity","doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/Include","doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/PackageBody","doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/VHDLFile","doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/VHDLPackage"],"title":"Entity and Architecture Definitions","generated":true}],"metadata":{"modules":[{"name":"VHDLParsing"}],"roleHeading":"Structure","title":"Architecture","externalID":"s:11VHDLParsing12ArchitectureV","role":"symbol","symbolKind":"struct","fragments":[{"text":"struct","kind":"keyword"},{"text":" ","kind":"text"},{"text":"Architecture","kind":"identifier"}],"navigatorTitle":[{"text":"Architecture","kind":"identifier"}]},"schemaVersion":{"major":0,"patch":0,"minor":3},"kind":"symbol","abstract":[{"text":"An architecture block in ","type":"text"},{"code":"VHDL","type":"codeVoice"},{"text":".","type":"text"}],"sections":[],"identifier":{"url":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/Architecture","interfaceLanguage":"swift"},"variants":[{"paths":["\/documentation\/vhdlparsing\/architecture"],"traits":[{"interfaceLanguage":"swift"}]}],"references":{"doc://VHDLParsing/SH":{"title":"Swift.Hashable","identifier":"doc:\/\/VHDLParsing\/SH","type":"unresolvable"},"doc://VHDLParsing/documentation/VHDLParsing":{"kind":"symbol","url":"\/documentation\/vhdlparsing","abstract":[],"role":"collection","title":"VHDLParsing","identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing","type":"topic"},"doc://VHDLParsing/documentation/VHDLParsing/VHDLPackage":{"kind":"symbol","abstract":[{"type":"text","text":"A struct representing a package definition in "},{"type":"codeVoice","code":"VHDL"},{"type":"text","text":"."}],"role":"symbol","navigatorTitle":[{"kind":"identifier","text":"VHDLPackage"}],"identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/VHDLPackage","fragments":[{"kind":"keyword","text":"struct"},{"kind":"text","text":" "},{"kind":"identifier","text":"VHDLPackage"}],"type":"topic","title":"VHDLPackage","url":"\/documentation\/vhdlparsing\/vhdlpackage"},"doc://VHDLParsing/documentation/VHDLParsing/Architecture":{"kind":"symbol","abstract":[{"type":"text","text":"An architecture block in "},{"type":"codeVoice","code":"VHDL"},{"type":"text","text":"."}],"role":"symbol","navigatorTitle":[{"kind":"identifier","text":"Architecture"}],"identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/Architecture","fragments":[{"kind":"keyword","text":"struct"},{"kind":"text","text":" "},{"kind":"identifier","text":"Architecture"}],"type":"topic","title":"Architecture","url":"\/documentation\/vhdlparsing\/architecture"},"doc://VHDLParsing/documentation/VHDLParsing/Include":{"fragments":[{"text":"enum","kind":"keyword"},{"kind":"text","text":" "},{"kind":"identifier","text":"Include"}],"title":"Include","kind":"symbol","navigatorTitle":[{"kind":"identifier","text":"Include"}],"identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/Include","role":"symbol","type":"topic","abstract":[{"text":"A type for representing VHDL include statements.","type":"text"}],"url":"\/documentation\/vhdlparsing\/include"},"doc://VHDLParsing/documentation/VHDLParsing/Architecture/init(body:entity:head:name:)":{"type":"topic","fragments":[{"text":"init","kind":"identifier"},{"text":"(","kind":"text"},{"text":"body","kind":"externalParam"},{"text":": ","kind":"text"},{"text":"AsynchronousBlock","preciseIdentifier":"s:11VHDLParsing17AsynchronousBlockO","kind":"typeIdentifier"},{"text":", ","kind":"text"},{"text":"entity","kind":"externalParam"},{"text":": ","kind":"text"},{"text":"VariableName","preciseIdentifier":"s:11VHDLParsing12VariableNameV","kind":"typeIdentifier"},{"text":", ","kind":"text"},{"text":"head","kind":"externalParam"},{"text":": ","kind":"text"},{"text":"ArchitectureHead","preciseIdentifier":"s:11VHDLParsing16ArchitectureHeadV","kind":"typeIdentifier"},{"text":", ","kind":"text"},{"text":"name","kind":"externalParam"},{"text":": ","kind":"text"},{"text":"VariableName","preciseIdentifier":"s:11VHDLParsing12VariableNameV","kind":"typeIdentifier"},{"text":")","kind":"text"}],"title":"init(body:entity:head:name:)","url":"\/documentation\/vhdlparsing\/architecture\/init(body:entity:head:name:)","kind":"symbol","abstract":[{"text":"Creates a new architecture with the given parameters.","type":"text"}],"role":"symbol","identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/Architecture\/init(body:entity:head:name:)"},"doc://VHDLParsing/documentation/VHDLParsing/Architecture/body":{"fragments":[{"text":"let","kind":"keyword"},{"text":" ","kind":"text"},{"text":"body","kind":"identifier"},{"text":": ","kind":"text"},{"text":"AsynchronousBlock","kind":"typeIdentifier","preciseIdentifier":"s:11VHDLParsing17AsynchronousBlockO"}],"identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/Architecture\/body","url":"\/documentation\/vhdlparsing\/architecture\/body","kind":"symbol","abstract":[{"type":"text","text":"The body of the architecture."}],"role":"symbol","type":"topic","title":"body"},"doc://VHDLParsing/documentation/VHDLParsing/Architecture/entity":{"title":"entity","type":"topic","fragments":[{"text":"let","kind":"keyword"},{"text":" ","kind":"text"},{"text":"entity","kind":"identifier"},{"text":": ","kind":"text"},{"text":"VariableName","kind":"typeIdentifier","preciseIdentifier":"s:11VHDLParsing12VariableNameV"}],"kind":"symbol","url":"\/documentation\/vhdlparsing\/architecture\/entity","role":"symbol","abstract":[{"type":"text","text":"The entity name."}],"identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/Architecture\/entity"},"doc://VHDLParsing/documentation/VHDLParsing/VHDLFile":{"role":"symbol","fragments":[{"kind":"keyword","text":"struct"},{"kind":"text","text":" "},{"kind":"identifier","text":"VHDLFile"}],"type":"topic","kind":"symbol","title":"VHDLFile","navigatorTitle":[{"kind":"identifier","text":"VHDLFile"}],"url":"\/documentation\/vhdlparsing\/vhdlfile","abstract":[{"text":"A file containing ","type":"text"},{"code":"VHDL","type":"codeVoice"},{"text":" code.","type":"text"}],"identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/VHDLFile"},"doc://VHDLParsing/SY":{"title":"Swift.RawRepresentable","identifier":"doc:\/\/VHDLParsing\/SY","type":"unresolvable"},"doc://VHDLParsing/documentation/VHDLParsing/ArchitectureHead":{"url":"\/documentation\/vhdlparsing\/architecturehead","fragments":[{"kind":"keyword","text":"struct"},{"kind":"text","text":" "},{"kind":"identifier","text":"ArchitectureHead"}],"type":"topic","title":"ArchitectureHead","kind":"symbol","navigatorTitle":[{"kind":"identifier","text":"ArchitectureHead"}],"abstract":[{"text":"A type representing the statements in the architectures head.","type":"text"}],"identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/ArchitectureHead","role":"symbol"},"doc://VHDLParsing/documentation/VHDLParsing/Entity":{"navigatorTitle":[{"kind":"identifier","text":"Entity"}],"url":"\/documentation\/vhdlparsing\/entity","role":"symbol","type":"topic","kind":"symbol","abstract":[{"type":"text","text":"A "},{"type":"codeVoice","code":"VHDL"},{"type":"text","text":" entity statement."}],"fragments":[{"kind":"keyword","text":"struct"},{"kind":"text","text":" "},{"kind":"identifier","text":"Entity"}],"identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/Entity","title":"Entity"},"doc://VHDLParsing/documentation/VHDLParsing/PackageBody":{"kind":"symbol","abstract":[{"type":"text","text":"A package body implementation."}],"role":"symbol","navigatorTitle":[{"kind":"identifier","text":"PackageBody"}],"identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/PackageBody","fragments":[{"kind":"keyword","text":"struct"},{"kind":"text","text":" "},{"kind":"identifier","text":"PackageBody"}],"type":"topic","title":"PackageBody","url":"\/documentation\/vhdlparsing\/packagebody"},"doc://VHDLParsing/documentation/VHDLParsing/Architecture/head":{"role":"symbol","title":"head","url":"\/documentation\/vhdlparsing\/architecture\/head","fragments":[{"text":"let","kind":"keyword"},{"text":" ","kind":"text"},{"text":"head","kind":"identifier"},{"text":": ","kind":"text"},{"text":"ArchitectureHead","kind":"typeIdentifier","preciseIdentifier":"s:11VHDLParsing16ArchitectureHeadV"}],"identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/Architecture\/head","type":"topic","abstract":[{"text":"The head of the architecture.","type":"text"}],"kind":"symbol"},"doc://VHDLParsing/documentation/VHDLParsing/Architecture/init(rawValue:)":{"title":"init(rawValue:)","fragments":[{"text":"init","kind":"identifier"},{"text":"?(","kind":"text"},{"text":"rawValue","kind":"externalParam"},{"text":": ","kind":"text"},{"preciseIdentifier":"s:SS","text":"String","kind":"typeIdentifier"},{"text":")","kind":"text"}],"role":"symbol","identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/Architecture\/init(rawValue:)","url":"\/documentation\/vhdlparsing\/architecture\/init(rawvalue:)","type":"topic","abstract":[{"type":"text","text":"Creates a new architecture from the given "},{"code":"VHDL","type":"codeVoice"},{"type":"text","text":" code."}],"kind":"symbol"},"doc://VHDLParsing/Se":{"title":"Swift.Decodable","identifier":"doc:\/\/VHDLParsing\/Se","type":"unresolvable"},"doc://VHDLParsing/documentation/VHDLParsing/Architecture/RawRepresentable-Implementations":{"title":"RawRepresentable Implementations","role":"collectionGroup","identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/Architecture\/RawRepresentable-Implementations","url":"\/documentation\/vhdlparsing\/architecture\/rawrepresentable-implementations","type":"topic","abstract":[],"kind":"article"},"doc://VHDLParsing/documentation/VHDLParsing/Architecture/Equatable-Implementations":{"title":"Equatable Implementations","role":"collectionGroup","identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/Architecture\/Equatable-Implementations","url":"\/documentation\/vhdlparsing\/architecture\/equatable-implementations","type":"topic","abstract":[],"kind":"article"},"doc://VHDLParsing/s8SendableP":{"title":"Swift.Sendable","identifier":"doc:\/\/VHDLParsing\/s8SendableP","type":"unresolvable"},"doc://VHDLParsing/SQ":{"title":"Swift.Equatable","identifier":"doc:\/\/VHDLParsing\/SQ","type":"unresolvable"},"doc://VHDLParsing/documentation/VHDLParsing/Architecture/name":{"title":"name","fragments":[{"text":"let","kind":"keyword"},{"text":" ","kind":"text"},{"text":"name","kind":"identifier"},{"text":": ","kind":"text"},{"preciseIdentifier":"s:11VHDLParsing12VariableNameV","text":"VariableName","kind":"typeIdentifier"}],"role":"symbol","identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/Architecture\/name","url":"\/documentation\/vhdlparsing\/architecture\/name","type":"topic","abstract":[{"type":"text","text":"The name of the architecture."}],"kind":"symbol"},"doc://VHDLParsing/SE":{"title":"Swift.Encodable","identifier":"doc:\/\/VHDLParsing\/SE","type":"unresolvable"},"doc://VHDLParsing/documentation/VHDLParsing/Architecture/rawValue":{"title":"rawValue","fragments":[{"text":"var","kind":"keyword"},{"text":" ","kind":"text"},{"text":"rawValue","kind":"identifier"},{"text":": ","kind":"text"},{"preciseIdentifier":"s:SS","text":"String","kind":"typeIdentifier"}],"role":"symbol","identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/Architecture\/rawValue","url":"\/documentation\/vhdlparsing\/architecture\/rawvalue","type":"topic","abstract":[{"type":"text","text":"The "},{"code":"VHDL","type":"codeVoice"},{"type":"text","text":" code representation of this architecture."}],"kind":"symbol"}}}