// Seed: 3077821624
`define pp_5 0
`define pp_6 0
`define pp_7 0
module module_0 (
    output id_0,
    input id_1,
    input wire id_2,
    input wire id_3,
    output id_4
);
  type_0 id_5 (
      .id_0(id_2),
      .id_1(1),
      .id_2(1)
  );
  logic id_6;
  type_11 id_7 (
      .id_0(id_5),
      .id_1(id_3[{1, 1}-1&&1]),
      .id_2(1),
      .id_3(1)
  );
  logic id_8;
  assign id_7 = id_2[1'b0];
endmodule
