# Generated by Yosys 0.43 (git sha1 ead4718e5, g++ 14.1.1 -march=x86-64 -mtune=generic -O2 -fno-plt -fexceptions -fstack-clash-protection -fcf-protection -fno-omit-frame-pointer -mno-omit-leaf-frame-pointer -ffile-prefix-map=/build/yosys/src=/usr/src/debug/yosys -fPIC -Os)
autoidx 14


module \voter

# 1
  wire $logic_and$../tests/voter.sv:10$1_Y

# 2
  wire $logic_and$../tests/voter.sv:10$2_Y

# 3
  wire $logic_and$../tests/voter.sv:10$4_Y

# 4
  wire $logic_and$../tests/voter.sv:11$10_Y

# 5
  wire $logic_and$../tests/voter.sv:11$12_Y

# 6
  wire $logic_and$../tests/voter.sv:11$6_Y

# 7
  wire $logic_and$../tests/voter.sv:11$7_Y

# 8
  wire $logic_not$../tests/voter.sv:11$11_Y

# 9
  wire $logic_not$../tests/voter.sv:11$8_Y

# 10
  wire $logic_not$../tests/voter.sv:11$9_Y

# 11
  wire $logic_or$../tests/voter.sv:10$3_Y

# 12
  wire $logic_or$../tests/voter.sv:10$5_Y

# 13
  wire $logic_or$../tests/voter.sv:11$13_Y

  wire input 1 \a

  wire input 2 \b

  wire input 3 \c

  wire output 5 \err

  wire output 4 \out

  cell $logic_and $logic_and$../tests/voter.sv:10$1
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \a
    connect \B \b
    connect \Y $logic_and$../tests/voter.sv:10$1_Y
  end

  cell $logic_and $logic_and$../tests/voter.sv:10$2
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \b
    connect \B \c
    connect \Y $logic_and$../tests/voter.sv:10$2_Y
  end

  cell $logic_and $logic_and$../tests/voter.sv:10$4
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \a
    connect \B \c
    connect \Y $logic_and$../tests/voter.sv:10$4_Y
  end

  cell $logic_and $logic_and$../tests/voter.sv:11$10
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_not$../tests/voter.sv:11$8_Y
    connect \B $logic_not$../tests/voter.sv:11$9_Y
    connect \Y $logic_and$../tests/voter.sv:11$10_Y
  end

  cell $logic_and $logic_and$../tests/voter.sv:11$12
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$../tests/voter.sv:11$10_Y
    connect \B $logic_not$../tests/voter.sv:11$11_Y
    connect \Y $logic_and$../tests/voter.sv:11$12_Y
  end

  cell $logic_and $logic_and$../tests/voter.sv:11$6
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \a
    connect \B \b
    connect \Y $logic_and$../tests/voter.sv:11$6_Y
  end

  cell $logic_and $logic_and$../tests/voter.sv:11$7
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$../tests/voter.sv:11$6_Y
    connect \B \c
    connect \Y $logic_and$../tests/voter.sv:11$7_Y
  end

  cell $logic_not $logic_not$../tests/voter.sv:11$11
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \c
    connect \Y $logic_not$../tests/voter.sv:11$11_Y
  end

  cell $logic_not $logic_not$../tests/voter.sv:11$8
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \a
    connect \Y $logic_not$../tests/voter.sv:11$8_Y
  end

  cell $logic_not $logic_not$../tests/voter.sv:11$9
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \b
    connect \Y $logic_not$../tests/voter.sv:11$9_Y
  end

  cell $logic_or $logic_or$../tests/voter.sv:10$3
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$../tests/voter.sv:10$1_Y
    connect \B $logic_and$../tests/voter.sv:10$2_Y
    connect \Y $logic_or$../tests/voter.sv:10$3_Y
  end

  cell $logic_or $logic_or$../tests/voter.sv:10$5
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_or$../tests/voter.sv:10$3_Y
    connect \B $logic_and$../tests/voter.sv:10$4_Y
    connect \Y $logic_or$../tests/voter.sv:10$5_Y
  end

  cell $logic_or $logic_or$../tests/voter.sv:11$13
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$../tests/voter.sv:11$7_Y
    connect \B $logic_and$../tests/voter.sv:11$12_Y
    connect \Y $logic_or$../tests/voter.sv:11$13_Y
  end
  connect \out $logic_or$../tests/voter.sv:10$5_Y
  connect \err $logic_or$../tests/voter.sv:11$13_Y
end
