{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1523945272607 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1523945272608 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 17 11:37:52 2018 " "Processing started: Tue Apr 17 11:37:52 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1523945272608 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523945272608 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off sdram_controller -c sdram_controller " "Command: quartus_map --read_settings_files=on --write_settings_files=off sdram_controller -c sdram_controller" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523945272608 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1523945272832 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1523945272832 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/vineesh/Desktop/705_project/sdram_controller_git/tbs/sdram_con_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/vineesh/Desktop/705_project/sdram_controller_git/tbs/sdram_con_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sdram_con_tb-sdram_con_tb_arc " "Found design unit 1: sdram_con_tb-sdram_con_tb_arc" {  } { { "../tbs/sdram_con_tb.vhd" "" { Text "/home/vineesh/Desktop/705_project/sdram_controller_git/tbs/sdram_con_tb.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523945287465 ""} { "Info" "ISGN_ENTITY_NAME" "1 sdram_con_tb " "Found entity 1: sdram_con_tb" {  } { { "../tbs/sdram_con_tb.vhd" "" { Text "/home/vineesh/Desktop/705_project/sdram_controller_git/tbs/sdram_con_tb.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523945287465 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523945287465 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/vineesh/Desktop/705_project/sdram_controller_git/rtl/sdram_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/vineesh/Desktop/705_project/sdram_controller_git/rtl/sdram_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sdram_controller-sdram_controller_arc " "Found design unit 1: sdram_controller-sdram_controller_arc" {  } { { "../rtl/sdram_controller.vhd" "" { Text "/home/vineesh/Desktop/705_project/sdram_controller_git/rtl/sdram_controller.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523945287466 ""} { "Info" "ISGN_ENTITY_NAME" "1 sdram_controller " "Found entity 1: sdram_controller" {  } { { "../rtl/sdram_controller.vhd" "" { Text "/home/vineesh/Desktop/705_project/sdram_controller_git/rtl/sdram_controller.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523945287466 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523945287466 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "sdram_controller " "Elaborating entity \"sdram_controller\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1523945287566 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "clk_out sdram_controller.vhd(10) " "VHDL Signal Declaration warning at sdram_controller.vhd(10): used implicit default value for signal \"clk_out\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../rtl/sdram_controller.vhd" "" { Text "/home/vineesh/Desktop/705_project/sdram_controller_git/rtl/sdram_controller.vhd" 10 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1523945287568 "|sdram_controller"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "dqm_l sdram_controller.vhd(10) " "VHDL Signal Declaration warning at sdram_controller.vhd(10): used implicit default value for signal \"dqm_l\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../rtl/sdram_controller.vhd" "" { Text "/home/vineesh/Desktop/705_project/sdram_controller_git/rtl/sdram_controller.vhd" 10 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1523945287568 "|sdram_controller"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "dqm_h sdram_controller.vhd(10) " "VHDL Signal Declaration warning at sdram_controller.vhd(10): used implicit default value for signal \"dqm_h\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../rtl/sdram_controller.vhd" "" { Text "/home/vineesh/Desktop/705_project/sdram_controller_git/rtl/sdram_controller.vhd" 10 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1523945287569 "|sdram_controller"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "data_out sdram_controller.vhd(13) " "VHDL Signal Declaration warning at sdram_controller.vhd(13): used implicit default value for signal \"data_out\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../rtl/sdram_controller.vhd" "" { Text "/home/vineesh/Desktop/705_project/sdram_controller_git/rtl/sdram_controller.vhd" 13 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1523945287569 "|sdram_controller"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "busy sdram_controller.vhd(30) " "Verilog HDL or VHDL warning at sdram_controller.vhd(30): object \"busy\" assigned a value but never read" {  } { { "../rtl/sdram_controller.vhd" "" { Text "/home/vineesh/Desktop/705_project/sdram_controller_git/rtl/sdram_controller.vhd" 30 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1523945287570 "|sdram_controller"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "p_s sdram_controller.vhd(121) " "VHDL Process Statement warning at sdram_controller.vhd(121): signal \"p_s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../rtl/sdram_controller.vhd" "" { Text "/home/vineesh/Desktop/705_project/sdram_controller_git/rtl/sdram_controller.vhd" 121 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1523945287570 "|sdram_controller"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "command sdram_controller.vhd(122) " "VHDL Process Statement warning at sdram_controller.vhd(122): signal \"command\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../rtl/sdram_controller.vhd" "" { Text "/home/vineesh/Desktop/705_project/sdram_controller_git/rtl/sdram_controller.vhd" 122 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1523945287571 "|sdram_controller"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cmd_d sdram_controller.vhd(123) " "VHDL Process Statement warning at sdram_controller.vhd(123): signal \"cmd_d\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../rtl/sdram_controller.vhd" "" { Text "/home/vineesh/Desktop/705_project/sdram_controller_git/rtl/sdram_controller.vhd" 123 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1523945287571 "|sdram_controller"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "address sdram_controller.vhd(138) " "VHDL Process Statement warning at sdram_controller.vhd(138): signal \"address\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../rtl/sdram_controller.vhd" "" { Text "/home/vineesh/Desktop/705_project/sdram_controller_git/rtl/sdram_controller.vhd" 138 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1523945287571 "|sdram_controller"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "address sdram_controller.vhd(140) " "VHDL Process Statement warning at sdram_controller.vhd(140): signal \"address\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../rtl/sdram_controller.vhd" "" { Text "/home/vineesh/Desktop/705_project/sdram_controller_git/rtl/sdram_controller.vhd" 140 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1523945287571 "|sdram_controller"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "address sdram_controller.vhd(142) " "VHDL Process Statement warning at sdram_controller.vhd(142): signal \"address\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../rtl/sdram_controller.vhd" "" { Text "/home/vineesh/Desktop/705_project/sdram_controller_git/rtl/sdram_controller.vhd" 142 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1523945287572 "|sdram_controller"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "address sdram_controller.vhd(144) " "VHDL Process Statement warning at sdram_controller.vhd(144): signal \"address\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../rtl/sdram_controller.vhd" "" { Text "/home/vineesh/Desktop/705_project/sdram_controller_git/rtl/sdram_controller.vhd" 144 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1523945287572 "|sdram_controller"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cnt_ar_st sdram_controller.vhd(204) " "VHDL Process Statement warning at sdram_controller.vhd(204): signal \"cnt_ar_st\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../rtl/sdram_controller.vhd" "" { Text "/home/vineesh/Desktop/705_project/sdram_controller_git/rtl/sdram_controller.vhd" 204 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1523945287572 "|sdram_controller"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "cnt_setup_st sdram_controller.vhd(158) " "VHDL Process Statement warning at sdram_controller.vhd(158): inferring latch(es) for signal or variable \"cnt_setup_st\", which holds its previous value in one or more paths through the process" {  } { { "../rtl/sdram_controller.vhd" "" { Text "/home/vineesh/Desktop/705_project/sdram_controller_git/rtl/sdram_controller.vhd" 158 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1523945287574 "|sdram_controller"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "cnt_setup sdram_controller.vhd(158) " "VHDL Process Statement warning at sdram_controller.vhd(158): inferring latch(es) for signal or variable \"cnt_setup\", which holds its previous value in one or more paths through the process" {  } { { "../rtl/sdram_controller.vhd" "" { Text "/home/vineesh/Desktop/705_project/sdram_controller_git/rtl/sdram_controller.vhd" 158 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1523945287574 "|sdram_controller"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "command_nxt sdram_controller.vhd(158) " "VHDL Process Statement warning at sdram_controller.vhd(158): inferring latch(es) for signal or variable \"command_nxt\", which holds its previous value in one or more paths through the process" {  } { { "../rtl/sdram_controller.vhd" "" { Text "/home/vineesh/Desktop/705_project/sdram_controller_git/rtl/sdram_controller.vhd" 158 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1523945287574 "|sdram_controller"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "cmd_d_nxt sdram_controller.vhd(158) " "VHDL Process Statement warning at sdram_controller.vhd(158): inferring latch(es) for signal or variable \"cmd_d_nxt\", which holds its previous value in one or more paths through the process" {  } { { "../rtl/sdram_controller.vhd" "" { Text "/home/vineesh/Desktop/705_project/sdram_controller_git/rtl/sdram_controller.vhd" 158 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1523945287574 "|sdram_controller"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "cnt_state_st sdram_controller.vhd(158) " "VHDL Process Statement warning at sdram_controller.vhd(158): inferring latch(es) for signal or variable \"cnt_state_st\", which holds its previous value in one or more paths through the process" {  } { { "../rtl/sdram_controller.vhd" "" { Text "/home/vineesh/Desktop/705_project/sdram_controller_git/rtl/sdram_controller.vhd" 158 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1523945287575 "|sdram_controller"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "cnt_state sdram_controller.vhd(158) " "VHDL Process Statement warning at sdram_controller.vhd(158): inferring latch(es) for signal or variable \"cnt_state\", which holds its previous value in one or more paths through the process" {  } { { "../rtl/sdram_controller.vhd" "" { Text "/home/vineesh/Desktop/705_project/sdram_controller_git/rtl/sdram_controller.vhd" 158 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1523945287575 "|sdram_controller"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "cnt_ar_st sdram_controller.vhd(158) " "VHDL Process Statement warning at sdram_controller.vhd(158): inferring latch(es) for signal or variable \"cnt_ar_st\", which holds its previous value in one or more paths through the process" {  } { { "../rtl/sdram_controller.vhd" "" { Text "/home/vineesh/Desktop/705_project/sdram_controller_git/rtl/sdram_controller.vhd" 158 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1523945287575 "|sdram_controller"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "cnt_ar sdram_controller.vhd(158) " "VHDL Process Statement warning at sdram_controller.vhd(158): inferring latch(es) for signal or variable \"cnt_ar\", which holds its previous value in one or more paths through the process" {  } { { "../rtl/sdram_controller.vhd" "" { Text "/home/vineesh/Desktop/705_project/sdram_controller_git/rtl/sdram_controller.vhd" 158 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1523945287575 "|sdram_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt_ar\[0\] sdram_controller.vhd(158) " "Inferred latch for \"cnt_ar\[0\]\" at sdram_controller.vhd(158)" {  } { { "../rtl/sdram_controller.vhd" "" { Text "/home/vineesh/Desktop/705_project/sdram_controller_git/rtl/sdram_controller.vhd" 158 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1523945287579 "|sdram_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt_ar\[1\] sdram_controller.vhd(158) " "Inferred latch for \"cnt_ar\[1\]\" at sdram_controller.vhd(158)" {  } { { "../rtl/sdram_controller.vhd" "" { Text "/home/vineesh/Desktop/705_project/sdram_controller_git/rtl/sdram_controller.vhd" 158 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1523945287579 "|sdram_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt_ar\[2\] sdram_controller.vhd(158) " "Inferred latch for \"cnt_ar\[2\]\" at sdram_controller.vhd(158)" {  } { { "../rtl/sdram_controller.vhd" "" { Text "/home/vineesh/Desktop/705_project/sdram_controller_git/rtl/sdram_controller.vhd" 158 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1523945287579 "|sdram_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt_ar\[3\] sdram_controller.vhd(158) " "Inferred latch for \"cnt_ar\[3\]\" at sdram_controller.vhd(158)" {  } { { "../rtl/sdram_controller.vhd" "" { Text "/home/vineesh/Desktop/705_project/sdram_controller_git/rtl/sdram_controller.vhd" 158 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1523945287580 "|sdram_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt_ar_st sdram_controller.vhd(158) " "Inferred latch for \"cnt_ar_st\" at sdram_controller.vhd(158)" {  } { { "../rtl/sdram_controller.vhd" "" { Text "/home/vineesh/Desktop/705_project/sdram_controller_git/rtl/sdram_controller.vhd" 158 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1523945287580 "|sdram_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt_state\[0\] sdram_controller.vhd(158) " "Inferred latch for \"cnt_state\[0\]\" at sdram_controller.vhd(158)" {  } { { "../rtl/sdram_controller.vhd" "" { Text "/home/vineesh/Desktop/705_project/sdram_controller_git/rtl/sdram_controller.vhd" 158 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1523945287580 "|sdram_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt_state\[1\] sdram_controller.vhd(158) " "Inferred latch for \"cnt_state\[1\]\" at sdram_controller.vhd(158)" {  } { { "../rtl/sdram_controller.vhd" "" { Text "/home/vineesh/Desktop/705_project/sdram_controller_git/rtl/sdram_controller.vhd" 158 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1523945287580 "|sdram_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt_state\[2\] sdram_controller.vhd(158) " "Inferred latch for \"cnt_state\[2\]\" at sdram_controller.vhd(158)" {  } { { "../rtl/sdram_controller.vhd" "" { Text "/home/vineesh/Desktop/705_project/sdram_controller_git/rtl/sdram_controller.vhd" 158 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1523945287580 "|sdram_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt_state\[3\] sdram_controller.vhd(158) " "Inferred latch for \"cnt_state\[3\]\" at sdram_controller.vhd(158)" {  } { { "../rtl/sdram_controller.vhd" "" { Text "/home/vineesh/Desktop/705_project/sdram_controller_git/rtl/sdram_controller.vhd" 158 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1523945287580 "|sdram_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt_state_st sdram_controller.vhd(158) " "Inferred latch for \"cnt_state_st\" at sdram_controller.vhd(158)" {  } { { "../rtl/sdram_controller.vhd" "" { Text "/home/vineesh/Desktop/705_project/sdram_controller_git/rtl/sdram_controller.vhd" 158 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1523945287580 "|sdram_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cmd_d_nxt.idle1 sdram_controller.vhd(158) " "Inferred latch for \"cmd_d_nxt.idle1\" at sdram_controller.vhd(158)" {  } { { "../rtl/sdram_controller.vhd" "" { Text "/home/vineesh/Desktop/705_project/sdram_controller_git/rtl/sdram_controller.vhd" 158 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1523945287580 "|sdram_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cmd_d_nxt.mrs sdram_controller.vhd(158) " "Inferred latch for \"cmd_d_nxt.mrs\" at sdram_controller.vhd(158)" {  } { { "../rtl/sdram_controller.vhd" "" { Text "/home/vineesh/Desktop/705_project/sdram_controller_git/rtl/sdram_controller.vhd" 158 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1523945287580 "|sdram_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cmd_d_nxt.self sdram_controller.vhd(158) " "Inferred latch for \"cmd_d_nxt.self\" at sdram_controller.vhd(158)" {  } { { "../rtl/sdram_controller.vhd" "" { Text "/home/vineesh/Desktop/705_project/sdram_controller_git/rtl/sdram_controller.vhd" 158 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1523945287580 "|sdram_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cmd_d_nxt.ref sdram_controller.vhd(158) " "Inferred latch for \"cmd_d_nxt.ref\" at sdram_controller.vhd(158)" {  } { { "../rtl/sdram_controller.vhd" "" { Text "/home/vineesh/Desktop/705_project/sdram_controller_git/rtl/sdram_controller.vhd" 158 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1523945287581 "|sdram_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cmd_d_nxt.pall sdram_controller.vhd(158) " "Inferred latch for \"cmd_d_nxt.pall\" at sdram_controller.vhd(158)" {  } { { "../rtl/sdram_controller.vhd" "" { Text "/home/vineesh/Desktop/705_project/sdram_controller_git/rtl/sdram_controller.vhd" 158 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1523945287581 "|sdram_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cmd_d_nxt.pre sdram_controller.vhd(158) " "Inferred latch for \"cmd_d_nxt.pre\" at sdram_controller.vhd(158)" {  } { { "../rtl/sdram_controller.vhd" "" { Text "/home/vineesh/Desktop/705_project/sdram_controller_git/rtl/sdram_controller.vhd" 158 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1523945287581 "|sdram_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cmd_d_nxt.act sdram_controller.vhd(158) " "Inferred latch for \"cmd_d_nxt.act\" at sdram_controller.vhd(158)" {  } { { "../rtl/sdram_controller.vhd" "" { Text "/home/vineesh/Desktop/705_project/sdram_controller_git/rtl/sdram_controller.vhd" 158 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1523945287581 "|sdram_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cmd_d_nxt.writea sdram_controller.vhd(158) " "Inferred latch for \"cmd_d_nxt.writea\" at sdram_controller.vhd(158)" {  } { { "../rtl/sdram_controller.vhd" "" { Text "/home/vineesh/Desktop/705_project/sdram_controller_git/rtl/sdram_controller.vhd" 158 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1523945287581 "|sdram_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cmd_d_nxt.write1 sdram_controller.vhd(158) " "Inferred latch for \"cmd_d_nxt.write1\" at sdram_controller.vhd(158)" {  } { { "../rtl/sdram_controller.vhd" "" { Text "/home/vineesh/Desktop/705_project/sdram_controller_git/rtl/sdram_controller.vhd" 158 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1523945287581 "|sdram_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cmd_d_nxt.reada sdram_controller.vhd(158) " "Inferred latch for \"cmd_d_nxt.reada\" at sdram_controller.vhd(158)" {  } { { "../rtl/sdram_controller.vhd" "" { Text "/home/vineesh/Desktop/705_project/sdram_controller_git/rtl/sdram_controller.vhd" 158 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1523945287581 "|sdram_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cmd_d_nxt.read1 sdram_controller.vhd(158) " "Inferred latch for \"cmd_d_nxt.read1\" at sdram_controller.vhd(158)" {  } { { "../rtl/sdram_controller.vhd" "" { Text "/home/vineesh/Desktop/705_project/sdram_controller_git/rtl/sdram_controller.vhd" 158 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1523945287581 "|sdram_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cmd_d_nxt.nop sdram_controller.vhd(158) " "Inferred latch for \"cmd_d_nxt.nop\" at sdram_controller.vhd(158)" {  } { { "../rtl/sdram_controller.vhd" "" { Text "/home/vineesh/Desktop/705_project/sdram_controller_git/rtl/sdram_controller.vhd" 158 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1523945287581 "|sdram_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cmd_d_nxt.desl sdram_controller.vhd(158) " "Inferred latch for \"cmd_d_nxt.desl\" at sdram_controller.vhd(158)" {  } { { "../rtl/sdram_controller.vhd" "" { Text "/home/vineesh/Desktop/705_project/sdram_controller_git/rtl/sdram_controller.vhd" 158 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1523945287581 "|sdram_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "command_nxt\[0\] sdram_controller.vhd(158) " "Inferred latch for \"command_nxt\[0\]\" at sdram_controller.vhd(158)" {  } { { "../rtl/sdram_controller.vhd" "" { Text "/home/vineesh/Desktop/705_project/sdram_controller_git/rtl/sdram_controller.vhd" 158 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1523945287581 "|sdram_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "command_nxt\[1\] sdram_controller.vhd(158) " "Inferred latch for \"command_nxt\[1\]\" at sdram_controller.vhd(158)" {  } { { "../rtl/sdram_controller.vhd" "" { Text "/home/vineesh/Desktop/705_project/sdram_controller_git/rtl/sdram_controller.vhd" 158 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1523945287582 "|sdram_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "command_nxt\[2\] sdram_controller.vhd(158) " "Inferred latch for \"command_nxt\[2\]\" at sdram_controller.vhd(158)" {  } { { "../rtl/sdram_controller.vhd" "" { Text "/home/vineesh/Desktop/705_project/sdram_controller_git/rtl/sdram_controller.vhd" 158 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1523945287582 "|sdram_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "command_nxt\[3\] sdram_controller.vhd(158) " "Inferred latch for \"command_nxt\[3\]\" at sdram_controller.vhd(158)" {  } { { "../rtl/sdram_controller.vhd" "" { Text "/home/vineesh/Desktop/705_project/sdram_controller_git/rtl/sdram_controller.vhd" 158 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1523945287582 "|sdram_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "command_nxt\[4\] sdram_controller.vhd(158) " "Inferred latch for \"command_nxt\[4\]\" at sdram_controller.vhd(158)" {  } { { "../rtl/sdram_controller.vhd" "" { Text "/home/vineesh/Desktop/705_project/sdram_controller_git/rtl/sdram_controller.vhd" 158 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1523945287582 "|sdram_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "command_nxt\[5\] sdram_controller.vhd(158) " "Inferred latch for \"command_nxt\[5\]\" at sdram_controller.vhd(158)" {  } { { "../rtl/sdram_controller.vhd" "" { Text "/home/vineesh/Desktop/705_project/sdram_controller_git/rtl/sdram_controller.vhd" 158 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1523945287582 "|sdram_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "command_nxt\[6\] sdram_controller.vhd(158) " "Inferred latch for \"command_nxt\[6\]\" at sdram_controller.vhd(158)" {  } { { "../rtl/sdram_controller.vhd" "" { Text "/home/vineesh/Desktop/705_project/sdram_controller_git/rtl/sdram_controller.vhd" 158 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1523945287582 "|sdram_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "command_nxt\[7\] sdram_controller.vhd(158) " "Inferred latch for \"command_nxt\[7\]\" at sdram_controller.vhd(158)" {  } { { "../rtl/sdram_controller.vhd" "" { Text "/home/vineesh/Desktop/705_project/sdram_controller_git/rtl/sdram_controller.vhd" 158 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1523945287582 "|sdram_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt_setup\[0\] sdram_controller.vhd(158) " "Inferred latch for \"cnt_setup\[0\]\" at sdram_controller.vhd(158)" {  } { { "../rtl/sdram_controller.vhd" "" { Text "/home/vineesh/Desktop/705_project/sdram_controller_git/rtl/sdram_controller.vhd" 158 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1523945287582 "|sdram_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt_setup\[1\] sdram_controller.vhd(158) " "Inferred latch for \"cnt_setup\[1\]\" at sdram_controller.vhd(158)" {  } { { "../rtl/sdram_controller.vhd" "" { Text "/home/vineesh/Desktop/705_project/sdram_controller_git/rtl/sdram_controller.vhd" 158 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1523945287582 "|sdram_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt_setup\[2\] sdram_controller.vhd(158) " "Inferred latch for \"cnt_setup\[2\]\" at sdram_controller.vhd(158)" {  } { { "../rtl/sdram_controller.vhd" "" { Text "/home/vineesh/Desktop/705_project/sdram_controller_git/rtl/sdram_controller.vhd" 158 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1523945287582 "|sdram_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt_setup\[3\] sdram_controller.vhd(158) " "Inferred latch for \"cnt_setup\[3\]\" at sdram_controller.vhd(158)" {  } { { "../rtl/sdram_controller.vhd" "" { Text "/home/vineesh/Desktop/705_project/sdram_controller_git/rtl/sdram_controller.vhd" 158 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1523945287582 "|sdram_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt_setup\[4\] sdram_controller.vhd(158) " "Inferred latch for \"cnt_setup\[4\]\" at sdram_controller.vhd(158)" {  } { { "../rtl/sdram_controller.vhd" "" { Text "/home/vineesh/Desktop/705_project/sdram_controller_git/rtl/sdram_controller.vhd" 158 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1523945287582 "|sdram_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt_setup\[5\] sdram_controller.vhd(158) " "Inferred latch for \"cnt_setup\[5\]\" at sdram_controller.vhd(158)" {  } { { "../rtl/sdram_controller.vhd" "" { Text "/home/vineesh/Desktop/705_project/sdram_controller_git/rtl/sdram_controller.vhd" 158 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1523945287583 "|sdram_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt_setup\[6\] sdram_controller.vhd(158) " "Inferred latch for \"cnt_setup\[6\]\" at sdram_controller.vhd(158)" {  } { { "../rtl/sdram_controller.vhd" "" { Text "/home/vineesh/Desktop/705_project/sdram_controller_git/rtl/sdram_controller.vhd" 158 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1523945287583 "|sdram_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt_setup\[7\] sdram_controller.vhd(158) " "Inferred latch for \"cnt_setup\[7\]\" at sdram_controller.vhd(158)" {  } { { "../rtl/sdram_controller.vhd" "" { Text "/home/vineesh/Desktop/705_project/sdram_controller_git/rtl/sdram_controller.vhd" 158 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1523945287583 "|sdram_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt_setup\[8\] sdram_controller.vhd(158) " "Inferred latch for \"cnt_setup\[8\]\" at sdram_controller.vhd(158)" {  } { { "../rtl/sdram_controller.vhd" "" { Text "/home/vineesh/Desktop/705_project/sdram_controller_git/rtl/sdram_controller.vhd" 158 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1523945287583 "|sdram_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt_setup\[9\] sdram_controller.vhd(158) " "Inferred latch for \"cnt_setup\[9\]\" at sdram_controller.vhd(158)" {  } { { "../rtl/sdram_controller.vhd" "" { Text "/home/vineesh/Desktop/705_project/sdram_controller_git/rtl/sdram_controller.vhd" 158 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1523945287583 "|sdram_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt_setup\[10\] sdram_controller.vhd(158) " "Inferred latch for \"cnt_setup\[10\]\" at sdram_controller.vhd(158)" {  } { { "../rtl/sdram_controller.vhd" "" { Text "/home/vineesh/Desktop/705_project/sdram_controller_git/rtl/sdram_controller.vhd" 158 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1523945287583 "|sdram_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt_setup\[11\] sdram_controller.vhd(158) " "Inferred latch for \"cnt_setup\[11\]\" at sdram_controller.vhd(158)" {  } { { "../rtl/sdram_controller.vhd" "" { Text "/home/vineesh/Desktop/705_project/sdram_controller_git/rtl/sdram_controller.vhd" 158 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1523945287583 "|sdram_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt_setup\[12\] sdram_controller.vhd(158) " "Inferred latch for \"cnt_setup\[12\]\" at sdram_controller.vhd(158)" {  } { { "../rtl/sdram_controller.vhd" "" { Text "/home/vineesh/Desktop/705_project/sdram_controller_git/rtl/sdram_controller.vhd" 158 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1523945287583 "|sdram_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt_setup\[13\] sdram_controller.vhd(158) " "Inferred latch for \"cnt_setup\[13\]\" at sdram_controller.vhd(158)" {  } { { "../rtl/sdram_controller.vhd" "" { Text "/home/vineesh/Desktop/705_project/sdram_controller_git/rtl/sdram_controller.vhd" 158 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1523945287583 "|sdram_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt_setup\[14\] sdram_controller.vhd(158) " "Inferred latch for \"cnt_setup\[14\]\" at sdram_controller.vhd(158)" {  } { { "../rtl/sdram_controller.vhd" "" { Text "/home/vineesh/Desktop/705_project/sdram_controller_git/rtl/sdram_controller.vhd" 158 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1523945287583 "|sdram_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt_setup\[15\] sdram_controller.vhd(158) " "Inferred latch for \"cnt_setup\[15\]\" at sdram_controller.vhd(158)" {  } { { "../rtl/sdram_controller.vhd" "" { Text "/home/vineesh/Desktop/705_project/sdram_controller_git/rtl/sdram_controller.vhd" 158 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1523945287583 "|sdram_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt_setup_st sdram_controller.vhd(158) " "Inferred latch for \"cnt_setup_st\" at sdram_controller.vhd(158)" {  } { { "../rtl/sdram_controller.vhd" "" { Text "/home/vineesh/Desktop/705_project/sdram_controller_git/rtl/sdram_controller.vhd" 158 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1523945287583 "|sdram_controller"}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "data_in_out\[0\] " "bidirectional pin \"data_in_out\[0\]\" has no driver" {  } { { "../rtl/sdram_controller.vhd" "" { Text "/home/vineesh/Desktop/705_project/sdram_controller_git/rtl/sdram_controller.vhd" 14 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1523945288338 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "data_in_out\[1\] " "bidirectional pin \"data_in_out\[1\]\" has no driver" {  } { { "../rtl/sdram_controller.vhd" "" { Text "/home/vineesh/Desktop/705_project/sdram_controller_git/rtl/sdram_controller.vhd" 14 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1523945288338 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "data_in_out\[2\] " "bidirectional pin \"data_in_out\[2\]\" has no driver" {  } { { "../rtl/sdram_controller.vhd" "" { Text "/home/vineesh/Desktop/705_project/sdram_controller_git/rtl/sdram_controller.vhd" 14 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1523945288338 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "data_in_out\[3\] " "bidirectional pin \"data_in_out\[3\]\" has no driver" {  } { { "../rtl/sdram_controller.vhd" "" { Text "/home/vineesh/Desktop/705_project/sdram_controller_git/rtl/sdram_controller.vhd" 14 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1523945288338 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "data_in_out\[4\] " "bidirectional pin \"data_in_out\[4\]\" has no driver" {  } { { "../rtl/sdram_controller.vhd" "" { Text "/home/vineesh/Desktop/705_project/sdram_controller_git/rtl/sdram_controller.vhd" 14 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1523945288338 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "data_in_out\[5\] " "bidirectional pin \"data_in_out\[5\]\" has no driver" {  } { { "../rtl/sdram_controller.vhd" "" { Text "/home/vineesh/Desktop/705_project/sdram_controller_git/rtl/sdram_controller.vhd" 14 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1523945288338 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "data_in_out\[6\] " "bidirectional pin \"data_in_out\[6\]\" has no driver" {  } { { "../rtl/sdram_controller.vhd" "" { Text "/home/vineesh/Desktop/705_project/sdram_controller_git/rtl/sdram_controller.vhd" 14 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1523945288338 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "data_in_out\[7\] " "bidirectional pin \"data_in_out\[7\]\" has no driver" {  } { { "../rtl/sdram_controller.vhd" "" { Text "/home/vineesh/Desktop/705_project/sdram_controller_git/rtl/sdram_controller.vhd" 14 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1523945288338 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "data_in_out\[8\] " "bidirectional pin \"data_in_out\[8\]\" has no driver" {  } { { "../rtl/sdram_controller.vhd" "" { Text "/home/vineesh/Desktop/705_project/sdram_controller_git/rtl/sdram_controller.vhd" 14 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1523945288338 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "data_in_out\[9\] " "bidirectional pin \"data_in_out\[9\]\" has no driver" {  } { { "../rtl/sdram_controller.vhd" "" { Text "/home/vineesh/Desktop/705_project/sdram_controller_git/rtl/sdram_controller.vhd" 14 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1523945288338 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "data_in_out\[10\] " "bidirectional pin \"data_in_out\[10\]\" has no driver" {  } { { "../rtl/sdram_controller.vhd" "" { Text "/home/vineesh/Desktop/705_project/sdram_controller_git/rtl/sdram_controller.vhd" 14 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1523945288338 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "data_in_out\[11\] " "bidirectional pin \"data_in_out\[11\]\" has no driver" {  } { { "../rtl/sdram_controller.vhd" "" { Text "/home/vineesh/Desktop/705_project/sdram_controller_git/rtl/sdram_controller.vhd" 14 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1523945288338 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "data_in_out\[12\] " "bidirectional pin \"data_in_out\[12\]\" has no driver" {  } { { "../rtl/sdram_controller.vhd" "" { Text "/home/vineesh/Desktop/705_project/sdram_controller_git/rtl/sdram_controller.vhd" 14 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1523945288338 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "data_in_out\[13\] " "bidirectional pin \"data_in_out\[13\]\" has no driver" {  } { { "../rtl/sdram_controller.vhd" "" { Text "/home/vineesh/Desktop/705_project/sdram_controller_git/rtl/sdram_controller.vhd" 14 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1523945288338 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "data_in_out\[14\] " "bidirectional pin \"data_in_out\[14\]\" has no driver" {  } { { "../rtl/sdram_controller.vhd" "" { Text "/home/vineesh/Desktop/705_project/sdram_controller_git/rtl/sdram_controller.vhd" 14 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1523945288338 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "data_in_out\[15\] " "bidirectional pin \"data_in_out\[15\]\" has no driver" {  } { { "../rtl/sdram_controller.vhd" "" { Text "/home/vineesh/Desktop/705_project/sdram_controller_git/rtl/sdram_controller.vhd" 14 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1523945288338 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1523945288338 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cnt_ar\[3\] " "Latch cnt_ar\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA p_s.init_ar " "Ports D and ENA on the latch are fed by the same signal p_s.init_ar" {  } { { "../rtl/sdram_controller.vhd" "" { Text "/home/vineesh/Desktop/705_project/sdram_controller_git/rtl/sdram_controller.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1523945288340 ""}  } { { "../rtl/sdram_controller.vhd" "" { Text "/home/vineesh/Desktop/705_project/sdram_controller_git/rtl/sdram_controller.vhd" 158 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1523945288340 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cnt_ar\[2\] " "Latch cnt_ar\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA p_s.init_ar " "Ports D and ENA on the latch are fed by the same signal p_s.init_ar" {  } { { "../rtl/sdram_controller.vhd" "" { Text "/home/vineesh/Desktop/705_project/sdram_controller_git/rtl/sdram_controller.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1523945288340 ""}  } { { "../rtl/sdram_controller.vhd" "" { Text "/home/vineesh/Desktop/705_project/sdram_controller_git/rtl/sdram_controller.vhd" 158 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1523945288340 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cnt_ar\[1\] " "Latch cnt_ar\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA p_s.init_ar " "Ports D and ENA on the latch are fed by the same signal p_s.init_ar" {  } { { "../rtl/sdram_controller.vhd" "" { Text "/home/vineesh/Desktop/705_project/sdram_controller_git/rtl/sdram_controller.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1523945288340 ""}  } { { "../rtl/sdram_controller.vhd" "" { Text "/home/vineesh/Desktop/705_project/sdram_controller_git/rtl/sdram_controller.vhd" 158 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1523945288340 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cnt_ar\[0\] " "Latch cnt_ar\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA p_s.init_ar " "Ports D and ENA on the latch are fed by the same signal p_s.init_ar" {  } { { "../rtl/sdram_controller.vhd" "" { Text "/home/vineesh/Desktop/705_project/sdram_controller_git/rtl/sdram_controller.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1523945288340 ""}  } { { "../rtl/sdram_controller.vhd" "" { Text "/home/vineesh/Desktop/705_project/sdram_controller_git/rtl/sdram_controller.vhd" 158 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1523945288340 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cnt_state\[0\] " "Latch cnt_state\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA p_s.init_ar " "Ports D and ENA on the latch are fed by the same signal p_s.init_ar" {  } { { "../rtl/sdram_controller.vhd" "" { Text "/home/vineesh/Desktop/705_project/sdram_controller_git/rtl/sdram_controller.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1523945288340 ""}  } { { "../rtl/sdram_controller.vhd" "" { Text "/home/vineesh/Desktop/705_project/sdram_controller_git/rtl/sdram_controller.vhd" 158 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1523945288340 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cnt_state\[1\] " "Latch cnt_state\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA p_s.init_ar " "Ports D and ENA on the latch are fed by the same signal p_s.init_ar" {  } { { "../rtl/sdram_controller.vhd" "" { Text "/home/vineesh/Desktop/705_project/sdram_controller_git/rtl/sdram_controller.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1523945288340 ""}  } { { "../rtl/sdram_controller.vhd" "" { Text "/home/vineesh/Desktop/705_project/sdram_controller_git/rtl/sdram_controller.vhd" 158 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1523945288340 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cnt_state\[2\] " "Latch cnt_state\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA p_s.init_ar " "Ports D and ENA on the latch are fed by the same signal p_s.init_ar" {  } { { "../rtl/sdram_controller.vhd" "" { Text "/home/vineesh/Desktop/705_project/sdram_controller_git/rtl/sdram_controller.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1523945288340 ""}  } { { "../rtl/sdram_controller.vhd" "" { Text "/home/vineesh/Desktop/705_project/sdram_controller_git/rtl/sdram_controller.vhd" 158 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1523945288340 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cnt_ar_st " "Latch cnt_ar_st has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA p_s.init_nop3 " "Ports D and ENA on the latch are fed by the same signal p_s.init_nop3" {  } { { "../rtl/sdram_controller.vhd" "" { Text "/home/vineesh/Desktop/705_project/sdram_controller_git/rtl/sdram_controller.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1523945288340 ""}  } { { "../rtl/sdram_controller.vhd" "" { Text "/home/vineesh/Desktop/705_project/sdram_controller_git/rtl/sdram_controller.vhd" 25 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1523945288340 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cnt_setup_st " "Latch cnt_setup_st has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA p_s.init_nop1 " "Ports D and ENA on the latch are fed by the same signal p_s.init_nop1" {  } { { "../rtl/sdram_controller.vhd" "" { Text "/home/vineesh/Desktop/705_project/sdram_controller_git/rtl/sdram_controller.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1523945288340 ""}  } { { "../rtl/sdram_controller.vhd" "" { Text "/home/vineesh/Desktop/705_project/sdram_controller_git/rtl/sdram_controller.vhd" 25 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1523945288340 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "clk_out GND " "Pin \"clk_out\" is stuck at GND" {  } { { "../rtl/sdram_controller.vhd" "" { Text "/home/vineesh/Desktop/705_project/sdram_controller_git/rtl/sdram_controller.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1523945288394 "|sdram_controller|clk_out"} { "Warning" "WMLS_MLS_STUCK_PIN" "cke VCC " "Pin \"cke\" is stuck at VCC" {  } { { "../rtl/sdram_controller.vhd" "" { Text "/home/vineesh/Desktop/705_project/sdram_controller_git/rtl/sdram_controller.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1523945288394 "|sdram_controller|cke"} { "Warning" "WMLS_MLS_STUCK_PIN" "cs_b GND " "Pin \"cs_b\" is stuck at GND" {  } { { "../rtl/sdram_controller.vhd" "" { Text "/home/vineesh/Desktop/705_project/sdram_controller_git/rtl/sdram_controller.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1523945288394 "|sdram_controller|cs_b"} { "Warning" "WMLS_MLS_STUCK_PIN" "ba_0 GND " "Pin \"ba_0\" is stuck at GND" {  } { { "../rtl/sdram_controller.vhd" "" { Text "/home/vineesh/Desktop/705_project/sdram_controller_git/rtl/sdram_controller.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1523945288394 "|sdram_controller|ba_0"} { "Warning" "WMLS_MLS_STUCK_PIN" "ba_1 GND " "Pin \"ba_1\" is stuck at GND" {  } { { "../rtl/sdram_controller.vhd" "" { Text "/home/vineesh/Desktop/705_project/sdram_controller_git/rtl/sdram_controller.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1523945288394 "|sdram_controller|ba_1"} { "Warning" "WMLS_MLS_STUCK_PIN" "dqm_l GND " "Pin \"dqm_l\" is stuck at GND" {  } { { "../rtl/sdram_controller.vhd" "" { Text "/home/vineesh/Desktop/705_project/sdram_controller_git/rtl/sdram_controller.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1523945288394 "|sdram_controller|dqm_l"} { "Warning" "WMLS_MLS_STUCK_PIN" "dqm_h GND " "Pin \"dqm_h\" is stuck at GND" {  } { { "../rtl/sdram_controller.vhd" "" { Text "/home/vineesh/Desktop/705_project/sdram_controller_git/rtl/sdram_controller.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1523945288394 "|sdram_controller|dqm_h"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_out\[0\] GND " "Pin \"data_out\[0\]\" is stuck at GND" {  } { { "../rtl/sdram_controller.vhd" "" { Text "/home/vineesh/Desktop/705_project/sdram_controller_git/rtl/sdram_controller.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1523945288394 "|sdram_controller|data_out[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_out\[1\] GND " "Pin \"data_out\[1\]\" is stuck at GND" {  } { { "../rtl/sdram_controller.vhd" "" { Text "/home/vineesh/Desktop/705_project/sdram_controller_git/rtl/sdram_controller.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1523945288394 "|sdram_controller|data_out[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_out\[2\] GND " "Pin \"data_out\[2\]\" is stuck at GND" {  } { { "../rtl/sdram_controller.vhd" "" { Text "/home/vineesh/Desktop/705_project/sdram_controller_git/rtl/sdram_controller.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1523945288394 "|sdram_controller|data_out[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_out\[3\] GND " "Pin \"data_out\[3\]\" is stuck at GND" {  } { { "../rtl/sdram_controller.vhd" "" { Text "/home/vineesh/Desktop/705_project/sdram_controller_git/rtl/sdram_controller.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1523945288394 "|sdram_controller|data_out[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_out\[4\] GND " "Pin \"data_out\[4\]\" is stuck at GND" {  } { { "../rtl/sdram_controller.vhd" "" { Text "/home/vineesh/Desktop/705_project/sdram_controller_git/rtl/sdram_controller.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1523945288394 "|sdram_controller|data_out[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_out\[5\] GND " "Pin \"data_out\[5\]\" is stuck at GND" {  } { { "../rtl/sdram_controller.vhd" "" { Text "/home/vineesh/Desktop/705_project/sdram_controller_git/rtl/sdram_controller.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1523945288394 "|sdram_controller|data_out[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_out\[6\] GND " "Pin \"data_out\[6\]\" is stuck at GND" {  } { { "../rtl/sdram_controller.vhd" "" { Text "/home/vineesh/Desktop/705_project/sdram_controller_git/rtl/sdram_controller.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1523945288394 "|sdram_controller|data_out[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_out\[7\] GND " "Pin \"data_out\[7\]\" is stuck at GND" {  } { { "../rtl/sdram_controller.vhd" "" { Text "/home/vineesh/Desktop/705_project/sdram_controller_git/rtl/sdram_controller.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1523945288394 "|sdram_controller|data_out[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_out\[8\] GND " "Pin \"data_out\[8\]\" is stuck at GND" {  } { { "../rtl/sdram_controller.vhd" "" { Text "/home/vineesh/Desktop/705_project/sdram_controller_git/rtl/sdram_controller.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1523945288394 "|sdram_controller|data_out[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_out\[9\] GND " "Pin \"data_out\[9\]\" is stuck at GND" {  } { { "../rtl/sdram_controller.vhd" "" { Text "/home/vineesh/Desktop/705_project/sdram_controller_git/rtl/sdram_controller.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1523945288394 "|sdram_controller|data_out[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_out\[10\] GND " "Pin \"data_out\[10\]\" is stuck at GND" {  } { { "../rtl/sdram_controller.vhd" "" { Text "/home/vineesh/Desktop/705_project/sdram_controller_git/rtl/sdram_controller.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1523945288394 "|sdram_controller|data_out[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_out\[11\] GND " "Pin \"data_out\[11\]\" is stuck at GND" {  } { { "../rtl/sdram_controller.vhd" "" { Text "/home/vineesh/Desktop/705_project/sdram_controller_git/rtl/sdram_controller.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1523945288394 "|sdram_controller|data_out[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_out\[12\] GND " "Pin \"data_out\[12\]\" is stuck at GND" {  } { { "../rtl/sdram_controller.vhd" "" { Text "/home/vineesh/Desktop/705_project/sdram_controller_git/rtl/sdram_controller.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1523945288394 "|sdram_controller|data_out[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_out\[13\] GND " "Pin \"data_out\[13\]\" is stuck at GND" {  } { { "../rtl/sdram_controller.vhd" "" { Text "/home/vineesh/Desktop/705_project/sdram_controller_git/rtl/sdram_controller.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1523945288394 "|sdram_controller|data_out[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_out\[14\] GND " "Pin \"data_out\[14\]\" is stuck at GND" {  } { { "../rtl/sdram_controller.vhd" "" { Text "/home/vineesh/Desktop/705_project/sdram_controller_git/rtl/sdram_controller.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1523945288394 "|sdram_controller|data_out[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_out\[15\] GND " "Pin \"data_out\[15\]\" is stuck at GND" {  } { { "../rtl/sdram_controller.vhd" "" { Text "/home/vineesh/Desktop/705_project/sdram_controller_git/rtl/sdram_controller.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1523945288394 "|sdram_controller|data_out[15]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1523945288394 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1523945288503 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "13 " "13 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1523945289081 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1523945289239 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523945289239 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "18 " "Design contains 18 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "address\[22\] " "No output dependent on input pin \"address\[22\]\"" {  } { { "../rtl/sdram_controller.vhd" "" { Text "/home/vineesh/Desktop/705_project/sdram_controller_git/rtl/sdram_controller.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1523945289356 "|sdram_controller|address[22]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "address\[23\] " "No output dependent on input pin \"address\[23\]\"" {  } { { "../rtl/sdram_controller.vhd" "" { Text "/home/vineesh/Desktop/705_project/sdram_controller_git/rtl/sdram_controller.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1523945289356 "|sdram_controller|address[23]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_in\[0\] " "No output dependent on input pin \"data_in\[0\]\"" {  } { { "../rtl/sdram_controller.vhd" "" { Text "/home/vineesh/Desktop/705_project/sdram_controller_git/rtl/sdram_controller.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1523945289356 "|sdram_controller|data_in[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_in\[1\] " "No output dependent on input pin \"data_in\[1\]\"" {  } { { "../rtl/sdram_controller.vhd" "" { Text "/home/vineesh/Desktop/705_project/sdram_controller_git/rtl/sdram_controller.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1523945289356 "|sdram_controller|data_in[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_in\[2\] " "No output dependent on input pin \"data_in\[2\]\"" {  } { { "../rtl/sdram_controller.vhd" "" { Text "/home/vineesh/Desktop/705_project/sdram_controller_git/rtl/sdram_controller.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1523945289356 "|sdram_controller|data_in[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_in\[3\] " "No output dependent on input pin \"data_in\[3\]\"" {  } { { "../rtl/sdram_controller.vhd" "" { Text "/home/vineesh/Desktop/705_project/sdram_controller_git/rtl/sdram_controller.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1523945289356 "|sdram_controller|data_in[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_in\[4\] " "No output dependent on input pin \"data_in\[4\]\"" {  } { { "../rtl/sdram_controller.vhd" "" { Text "/home/vineesh/Desktop/705_project/sdram_controller_git/rtl/sdram_controller.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1523945289356 "|sdram_controller|data_in[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_in\[5\] " "No output dependent on input pin \"data_in\[5\]\"" {  } { { "../rtl/sdram_controller.vhd" "" { Text "/home/vineesh/Desktop/705_project/sdram_controller_git/rtl/sdram_controller.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1523945289356 "|sdram_controller|data_in[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_in\[6\] " "No output dependent on input pin \"data_in\[6\]\"" {  } { { "../rtl/sdram_controller.vhd" "" { Text "/home/vineesh/Desktop/705_project/sdram_controller_git/rtl/sdram_controller.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1523945289356 "|sdram_controller|data_in[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_in\[7\] " "No output dependent on input pin \"data_in\[7\]\"" {  } { { "../rtl/sdram_controller.vhd" "" { Text "/home/vineesh/Desktop/705_project/sdram_controller_git/rtl/sdram_controller.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1523945289356 "|sdram_controller|data_in[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_in\[8\] " "No output dependent on input pin \"data_in\[8\]\"" {  } { { "../rtl/sdram_controller.vhd" "" { Text "/home/vineesh/Desktop/705_project/sdram_controller_git/rtl/sdram_controller.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1523945289356 "|sdram_controller|data_in[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_in\[9\] " "No output dependent on input pin \"data_in\[9\]\"" {  } { { "../rtl/sdram_controller.vhd" "" { Text "/home/vineesh/Desktop/705_project/sdram_controller_git/rtl/sdram_controller.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1523945289356 "|sdram_controller|data_in[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_in\[10\] " "No output dependent on input pin \"data_in\[10\]\"" {  } { { "../rtl/sdram_controller.vhd" "" { Text "/home/vineesh/Desktop/705_project/sdram_controller_git/rtl/sdram_controller.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1523945289356 "|sdram_controller|data_in[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_in\[11\] " "No output dependent on input pin \"data_in\[11\]\"" {  } { { "../rtl/sdram_controller.vhd" "" { Text "/home/vineesh/Desktop/705_project/sdram_controller_git/rtl/sdram_controller.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1523945289356 "|sdram_controller|data_in[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_in\[12\] " "No output dependent on input pin \"data_in\[12\]\"" {  } { { "../rtl/sdram_controller.vhd" "" { Text "/home/vineesh/Desktop/705_project/sdram_controller_git/rtl/sdram_controller.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1523945289356 "|sdram_controller|data_in[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_in\[13\] " "No output dependent on input pin \"data_in\[13\]\"" {  } { { "../rtl/sdram_controller.vhd" "" { Text "/home/vineesh/Desktop/705_project/sdram_controller_git/rtl/sdram_controller.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1523945289356 "|sdram_controller|data_in[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_in\[14\] " "No output dependent on input pin \"data_in\[14\]\"" {  } { { "../rtl/sdram_controller.vhd" "" { Text "/home/vineesh/Desktop/705_project/sdram_controller_git/rtl/sdram_controller.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1523945289356 "|sdram_controller|data_in[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_in\[15\] " "No output dependent on input pin \"data_in\[15\]\"" {  } { { "../rtl/sdram_controller.vhd" "" { Text "/home/vineesh/Desktop/705_project/sdram_controller_git/rtl/sdram_controller.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1523945289356 "|sdram_controller|data_in[15]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1523945289356 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "195 " "Implemented 195 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "44 " "Implemented 44 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1523945289358 ""} { "Info" "ICUT_CUT_TM_OPINS" "39 " "Implemented 39 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1523945289358 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "16 " "Implemented 16 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1523945289358 ""} { "Info" "ICUT_CUT_TM_LCELLS" "96 " "Implemented 96 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1523945289358 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1523945289358 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 100 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 100 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1017 " "Peak virtual memory: 1017 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1523945289371 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 17 11:38:09 2018 " "Processing ended: Tue Apr 17 11:38:09 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1523945289371 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1523945289371 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:44 " "Total CPU time (on all processors): 00:00:44" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1523945289371 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1523945289371 ""}
