$date
  Tue Jun 15 20:47:27 2021
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module numeric_std $end
$upscope $end
$scope module practica_17 $end
$var reg 3 ! a[2:0] $end
$var reg 3 " b[2:0] $end
$var reg 3 # mux[2:0] $end
$var reg 3 $ ref[2:0] $end
$var reg 3 % res[2:0] $end
$var reg 1 & sel $end
$var reg 7 ' display[6:0] $end
$scope module mux1 $end
$var reg 3 ( a[2:0] $end
$var reg 3 ) b[2:0] $end
$var reg 1 * sel $end
$var reg 3 + mux[2:0] $end
$upscope $end
$scope module comp1 $end
$var reg 3 , mux[2:0] $end
$var reg 3 - ref[2:0] $end
$var reg 3 . res[2:0] $end
$upscope $end
$scope module conv1 $end
$var reg 3 / res[2:0] $end
$var reg 7 0 display[6:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
b100 !
b011 "
b011 #
b101 $
b001 %
0&
b0001101 '
b100 (
b011 )
0*
b011 +
b011 ,
b101 -
b001 .
b001 /
b0001101 0
#1000000
b011 !
b110 "
b011 $
b010 %
1&
b0001001 '
b011 (
b110 )
1*
b011 -
b010 .
b010 /
b0001001 0
#2000000
b101 !
b010 "
b101 #
b001 $
b100 %
b0011001 '
b101 (
b010 )
b101 +
b101 ,
b001 -
b100 .
b100 /
b0011001 0
#3000000
b001 !
b000 "
b000 #
b111 $
b001 %
0&
b0001101 '
b001 (
b000 )
0*
b000 +
b000 ,
b111 -
b001 .
b001 /
b0001101 0
#4000000
b000 !
b111 "
b100 $
1&
b000 (
b111 )
1*
b100 -
#5000000
