

================================================================
== Vivado HLS Report for 'f_sum'
================================================================
* Date:           Wed Dec 12 12:11:06 2018

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        hls8BitFloatMod
* Solution:       Lenet_100MHz
* Product family: artix7
* Target device:  xc7a100tcsg324-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.263|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  3100|  3100|  3100|  3100|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+------+------+----------+-----------+-----------+------+----------+
        |                 |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    |  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+------+------+----------+-----------+-----------+------+----------+
        |- Loop 1         |   170|   170|        34|          -|          -|     5|    no    |
        | + Loop 1.1      |    32|    32|         2|          -|          -|    16|    no    |
        |- Loop 2         |  2928|  2928|       732|          -|          -|     4|    no    |
        | + Loop 2.1      |   730|   730|       146|          -|          -|     5|    no    |
        |  ++ Loop 2.1.1  |   144|   144|         9|          -|          -|    16|    no    |
        +-----------------+------+------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|    191|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      2|     205|    205|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    161|
|Register         |        -|      -|     190|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      2|     395|    557|
+-----------------+---------+-------+--------+-------+
|Available        |      270|    240|  126800|  63400|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|   ~0  |   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +--------------------------+----------------------+---------+-------+-----+-----+
    |         Instance         |        Module        | BRAM_18K| DSP48E|  FF | LUT |
    +--------------------------+----------------------+---------+-------+-----+-----+
    |lenetSynthMatlab_bkb_U11  |lenetSynthMatlab_bkb  |        0|      2|  205|  205|
    +--------------------------+----------------------+---------+-------+-----+-----+
    |Total                     |                      |        0|      2|  205|  205|
    +--------------------------+----------------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+-------+---+----+------------+------------+
    |    Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+-------+---+----+------------+------------+
    |b_k_10_fu_168_p2     |     +    |      0|  0|  15|           5|           1|
    |b_k_11_fu_206_p2     |     +    |      0|  0|  12|           3|           1|
    |c_k_1_fu_234_p2      |     +    |      0|  0|  15|           5|           1|
    |k_25_fu_144_p2       |     +    |      0|  0|  12|           3|           1|
    |k_26_fu_190_p2       |     +    |      0|  0|  12|           3|           1|
    |tmp2_fu_262_p2       |     +    |      0|  0|  15|           8|           8|
    |tmp3_fu_252_p2       |     +    |      0|  0|  15|           7|           7|
    |tmp_160_fu_271_p2    |     +    |      0|  0|  16|           9|           9|
    |tmp_162_fu_277_p2    |     +    |      0|  0|  15|           7|           7|
    |tmp_s_fu_174_p2      |     +    |      0|  0|  15|           7|           7|
    |exitcond1_fu_200_p2  |   icmp   |      0|  0|   9|           3|           3|
    |exitcond2_fu_184_p2  |   icmp   |      0|  0|   9|           3|           4|
    |exitcond3_fu_162_p2  |   icmp   |      0|  0|  11|           5|           6|
    |exitcond4_fu_138_p2  |   icmp   |      0|  0|   9|           3|           3|
    |exitcond_fu_228_p2   |   icmp   |      0|  0|  11|           5|           6|
    +---------------------+----------+-------+---+----+------------+------------+
    |Total                |          |      0|  0| 191|          76|          65|
    +---------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------+----+-----------+-----+-----------+
    |      Name     | LUT| Input Size| Bits| Total Bits|
    +---------------+----+-----------+-----+-----------+
    |ap_NS_fsm      |  65|         16|    1|         16|
    |b_k_1_reg_112  |   9|          2|    3|          6|
    |b_k_reg_90     |   9|          2|    5|         10|
    |c_k_reg_123    |   9|          2|    5|         10|
    |k_1_reg_101    |   9|          2|    3|          6|
    |k_reg_79       |   9|          2|    3|          6|
    |x_address0     |  15|          3|    9|         27|
    |y_address0     |  21|          4|    7|         28|
    |y_d0           |  15|          3|   32|         96|
    +---------------+----+-----------+-----+-----------+
    |Total          | 161|         36|   68|        205|
    +---------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------+----+----+-----+-----------+
    |         Name         | FF | LUT| Bits| Const Bits|
    +----------------------+----+----+-----+-----------+
    |ap_CS_fsm             |  15|   0|   15|          0|
    |b_k_10_reg_306        |   5|   0|    5|          0|
    |b_k_11_reg_338        |   3|   0|    3|          0|
    |b_k_1_reg_112         |   3|   0|    3|          0|
    |b_k_reg_90            |   5|   0|    5|          0|
    |c_k_1_reg_356         |   5|   0|    5|          0|
    |c_k_reg_123           |   5|   0|    5|          0|
    |k_1_reg_101           |   3|   0|    3|          0|
    |k_25_reg_293          |   3|   0|    3|          0|
    |k_26_reg_324          |   3|   0|    3|          0|
    |k_reg_79              |   3|   0|    3|          0|
    |tmp_158_reg_311       |   7|   0|   64|         57|
    |tmp_159_reg_343       |   3|   0|    7|          4|
    |tmp_160_reg_361       |   9|   0|    9|          0|
    |tmp_162_cast_reg_348  |   3|   0|    8|          5|
    |tmp_162_reg_366       |   7|   0|    7|          0|
    |tmp_164_reg_391       |  32|   0|   32|          0|
    |tmp_170_reg_329       |   2|   0|    2|          0|
    |tmp_reg_298           |   3|   0|    7|          4|
    |x_load_3_reg_381      |  32|   0|   32|          0|
    |y_addr_3_reg_376      |   7|   0|    7|          0|
    |y_load_reg_386        |  32|   0|   32|          0|
    +----------------------+----+----+-----+-----------+
    |Total                 | 190|   0|  260|         70|
    +----------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------+-----+-----+------------+--------------+--------------+
|  RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------+-----+-----+------------+--------------+--------------+
|ap_clk      |  in |    1| ap_ctrl_hs |     f_sum    | return value |
|ap_rst      |  in |    1| ap_ctrl_hs |     f_sum    | return value |
|ap_start    |  in |    1| ap_ctrl_hs |     f_sum    | return value |
|ap_done     | out |    1| ap_ctrl_hs |     f_sum    | return value |
|ap_idle     | out |    1| ap_ctrl_hs |     f_sum    | return value |
|ap_ready    | out |    1| ap_ctrl_hs |     f_sum    | return value |
|x_address0  | out |    9|  ap_memory |       x      |     array    |
|x_ce0       | out |    1|  ap_memory |       x      |     array    |
|x_q0        |  in |   32|  ap_memory |       x      |     array    |
|y_address0  | out |    7|  ap_memory |       y      |     array    |
|y_ce0       | out |    1|  ap_memory |       y      |     array    |
|y_we0       | out |    1|  ap_memory |       y      |     array    |
|y_d0        | out |   32|  ap_memory |       y      |     array    |
|y_q0        |  in |   32|  ap_memory |       y      |     array    |
+------------+-----+-----+------------+--------------+--------------+

