// Seed: 1826151127
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  output wire id_7;
  inout wire id_6;
  inout wire id_5;
  input wire id_4;
  output wire id_3;
  input wire id_2;
  inout wire id_1;
endmodule
module module_0 #(
    parameter id_5 = 32'd75
) (
    id_1,
    id_2,
    id_3,
    id_4,
    module_1,
    id_6,
    id_7
);
  output wire id_7;
  output wire id_6;
  input wire _id_5;
  input wire id_4;
  output wire id_3;
  output tri0 id_2;
  output wire id_1;
  assign id_2 = id_4 == -1'h0;
  wire [id_5 : -1] id_8 = id_5;
  module_0 modCall_1 (
      id_8,
      id_4,
      id_8,
      id_4,
      id_8,
      id_8,
      id_2
  );
  wire id_9 = id_9;
endmodule
