///////////////////////////////////////////////////////////////////////////////
//   ____  ____ 
//  /   /\/   /
// /___/  \  /    Vendor: Xilinx
// \   \   \/     Version : 2.7
//  \   \         Application : 7 Series FPGAs Transceivers Wizard
//  /   /         Filename : hmc_gth.v
// /___/   /\     
// \   \  /  \ 
//  \___\/\___\
//
//
// Module hmc_gth (a GT Wrapper)
// Generated by Xilinx 7 Series FPGAs Transceivers Wizard
// 
// 
// (c) Copyright 2010-2012 Xilinx, Inc. All rights reserved.
// 
// This file contains confidential and proprietary information
// of Xilinx, Inc. and is protected under U.S. and
// international copyright and other intellectual property
// laws.
// 
// DISCLAIMER
// This disclaimer is not a license and does not grant any
// rights to the materials distributed herewith. Except as
// otherwise provided in a valid license issued to you by
// Xilinx, and to the maximum extent permitted by applicable
// law: (1) THESE MATERIALS ARE MADE AVAILABLE "AS IS" AND
// WITH ALL FAULTS, AND XILINX HEREBY DISCLAIMS ALL WARRANTIES
// AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING
// BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-
// INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and
// (2) Xilinx shall not be liable (whether in contract or tort,
// including negligence, or under any other theory of
// liability) for any loss or damage of any kind or nature
// related to, arising under or in connection with these
// materials, including for any direct, or any indirect,
// special, incidental, or consequential loss or damage
// (including loss of data, profits, goodwill, or any type of
// loss or damage suffered as a result of any action brought
// by a third party) even if such damage or loss was
// reasonably foreseeable or Xilinx had been advised of the
// possibility of the same.
// 
// CRITICAL APPLICATIONS
// Xilinx products are not designed or intended to be fail-
// safe, or for use in any application requiring fail-safe
// performance, such as life-support or safety devices or
// systems, Class III medical devices, nuclear facilities,
// applications related to the deployment of airbags, or any
// other applications that could lead to death, personal
// injury, or severe property or environmental damage
// (individually and collectively, "Critical
// Applications"). Customer assumes the sole risk and
// liability of any use of Xilinx products in Critical
// Applications, subject only to applicable laws and
// regulations governing limitations on product liability.
// 
// THIS COPYRIGHT NOTICE AND DISCLAIMER MUST BE RETAINED AS
// PART OF THIS FILE AT ALL TIMES. 


`default_nettype wire

`timescale 1ns / 1ps
`define DLY #1

//***************************** Entity Declaration ****************************

(* CORE_GENERATION_INFO = "hmc_gth,gtwizard_v2_7,{protocol_file=Start_from_scratch}" *) module hmc_gth #
(
    // Simulation attributes
    parameter   EXAMPLE_SIMULATION       =   0,             // Set to 1 for Simulation

    parameter   WRAPPER_SIM_GTRESET_SPEEDUP    = "FALSE"    // Set to "true" to speed up sim reset
)
(


    input REFCLK_PAD_N_IN_0,
    input REFCLK_PAD_P_IN_0,
    input REFCLK_PAD_N_IN_1,
    input REFCLK_PAD_P_IN_1,

    //------------- Receive Ports - Comma Detection and Alignment --------------
    input           GT0_RXSLIDE_IN,
    input           GT1_RXSLIDE_IN,
    input           GT2_RXSLIDE_IN,
    input           GT3_RXSLIDE_IN,
    input           GT4_RXSLIDE_IN,
    input           GT5_RXSLIDE_IN,
    input           GT6_RXSLIDE_IN,
    input           GT7_RXSLIDE_IN,

    //---------------- Receive Ports - FPGA RX interface Ports -----------------
    output  [63:0]  GT0_RXDATA_OUT,
    output  [63:0]  GT1_RXDATA_OUT,
    output  [63:0]  GT2_RXDATA_OUT,
    output  [63:0]  GT3_RXDATA_OUT,
    output  [63:0]  GT4_RXDATA_OUT,
    output  [63:0]  GT5_RXDATA_OUT,
    output  [63:0]  GT6_RXDATA_OUT,
    output  [63:0]  GT7_RXDATA_OUT,
    //---------------------- Receive Ports - RX AFE Ports ----------------------
    input           GT0_GTHRXN_IN,
    input           GT1_GTHRXN_IN,
    input           GT2_GTHRXN_IN,
    input           GT3_GTHRXN_IN,
    input           GT4_GTHRXN_IN,
    input           GT5_GTHRXN_IN,
    input           GT6_GTHRXN_IN,
    input           GT7_GTHRXN_IN,

    //---------------------- Receive Ports -RX AFE Ports -----------------------
    input           GT0_GTHRXP_IN,
    input           GT1_GTHRXP_IN,
    input           GT2_GTHRXP_IN,
    input           GT3_GTHRXP_IN,
    input           GT4_GTHRXP_IN,
    input           GT5_GTHRXP_IN,
    input           GT6_GTHRXP_IN,
    input           GT7_GTHRXP_IN,
    //------------ Receive Ports -RX Initialization and Reset Ports ------------
    output          PHY_RX_RDY,
    input           SOFT_RESET_RX_IN,
    output          GTH_RX_RST,
    //---------------- Transmit Ports - TX Data Path interface -----------------
    input   [63:0]  GT0_TXDATA_IN,
    input   [63:0]  GT1_TXDATA_IN,
    input   [63:0]  GT2_TXDATA_IN,
    input   [63:0]  GT3_TXDATA_IN,
    input   [63:0]  GT4_TXDATA_IN,
    input   [63:0]  GT5_TXDATA_IN,
    input   [63:0]  GT6_TXDATA_IN,
    input   [63:0]  GT7_TXDATA_IN,
    //-------------- Transmit Ports - TX Driver and OOB signaling --------------
    output          GT0_GTHTXN_OUT,
    output          GT1_GTHTXN_OUT,
    output          GT2_GTHTXN_OUT,
    output          GT3_GTHTXN_OUT,
    output          GT4_GTHTXN_OUT,
    output          GT5_GTHTXN_OUT,
    output          GT6_GTHTXN_OUT,
    output          GT7_GTHTXN_OUT,

    output          GT0_GTHTXP_OUT,
    output          GT1_GTHTXP_OUT,
    output          GT2_GTHTXP_OUT,
    output          GT3_GTHTXP_OUT,
    output          GT4_GTHTXP_OUT,
    output          GT5_GTHTXP_OUT,
    output          GT6_GTHTXP_OUT,
    output          GT7_GTHTXP_OUT,
    
    output FABRIC_CLK,

    output QPLL_LOCK0,
    output QPLL_LOCK1,
    input MMCM_RESET_IN,
    output MMCM_LOCKED_OUT,
    input QPLL0_RESET_IN,
    input QPLL1_RESET_IN,
    
    //----------- Transmit Ports - TX Initialization and Reset Ports -----------
    output PHY_TX_RDY,    
    input SOFT_RESET_TX_IN,
    output GTH_TX_RST
);

  

//***************************** Parameter Declarations ************************
    localparam QPLL_FBDIV_TOP =  64;

    parameter QPLL_FBDIV_IN  =  (QPLL_FBDIV_TOP == 16)  ? 10'b0000100000 : 
				(QPLL_FBDIV_TOP == 20)  ? 10'b0000110000 :
				(QPLL_FBDIV_TOP == 32)  ? 10'b0001100000 :
				(QPLL_FBDIV_TOP == 40)  ? 10'b0010000000 :
				(QPLL_FBDIV_TOP == 64)  ? 10'b0011100000 :
				(QPLL_FBDIV_TOP == 66)  ? 10'b0101000000 :
				(QPLL_FBDIV_TOP == 80)  ? 10'b0100100000 :
				(QPLL_FBDIV_TOP == 100) ? 10'b0101110000 : 10'b0000000000;

   parameter QPLL_FBDIV_RATIO = (QPLL_FBDIV_TOP == 16)  ? 1'b1 : 
				(QPLL_FBDIV_TOP == 20)  ? 1'b1 :
				(QPLL_FBDIV_TOP == 32)  ? 1'b1 :
				(QPLL_FBDIV_TOP == 40)  ? 1'b1 :
				(QPLL_FBDIV_TOP == 64)  ? 1'b1 :
				(QPLL_FBDIV_TOP == 66)  ? 1'b0 :
				(QPLL_FBDIV_TOP == 80)  ? 1'b1 :
				(QPLL_FBDIV_TOP == 100) ? 1'b1 : 1'b1;

//***************************** Wire Declarations *****************************

    // ground and vcc signals
    wire            tied_to_ground_i;
    wire    [63:0]  tied_to_ground_vec_i;
    wire            tied_to_vcc_i;
    
    wire            gt0_qplloutclk_i;
    wire            gt0_qplloutrefclk_i;

    wire            gt0_qpllclk_i;
    wire            gt0_qpllrefclk_i;
    
    wire            txoutclk_mmcm0_reset_i;
         
//********************************* Main Body of Code**************************

    assign tied_to_ground_i             = 1'b0;
    assign tied_to_ground_vec_i         = 64'h0000000000000000;
    assign tied_to_vcc_i                = 1'b1;

    wire gth_rst;

 

//------------------------- GT Instances  -------------------------------
    //_________________________________________________________________________
    //_________________________________________________________________________
    //GT0  (X0Y0)
    hmc_gth_GT #
    (
        // Simulation attributes
        .GT_SIM_GTRESET_SPEEDUP   (WRAPPER_SIM_GTRESET_SPEEDUP),
        .EXAMPLE_SIMULATION       (EXAMPLE_SIMULATION),
        .TXSYNC_OVRD_IN           (1'b0),
        .TXSYNC_MULTILANE_IN      (1'b0) 
    )
    gt0_hmc_gth_i
    (
        //----------------------------- Clocking Ports -----------------------------
        .QPLLCLK_IN                     (gt0_qplloutclk_i),
        .QPLLREFCLK_IN                  (gt0_qplloutrefclk_i),
        //------------------- RX Initialization and Reset Ports --------------------
        .RXUSERRDY_IN                   (txoutclk_mmcm0_locked_i),
        //------------- Receive Ports - Comma Detection and Alignment --------------
        .RXSLIDE_IN                     (GT0_RXSLIDE_IN),
        //---------------- Receive Ports - FPGA RX interface Ports -----------------
        .RXDATA_OUT                     (GT0_RXDATA_OUT),
        //---------------------- Receive Ports - RX AFE Ports ----------------------
        .GTHRXN_IN                      (GT0_GTHRXN_IN),
        //----------- Receive Ports - RX Initialization and Reset Ports ------------
        .GTHRXRESET                     (gth_rx_rst),
        .PHY_RX_RST_DONE                (phy_rx_rst_done0),   
        //---------------------- Receive Ports -RX AFE Ports -----------------------
        .GTHRXP_IN                      (GT0_GTHRXP_IN),
        //------------------- TX Initialization and Reset Ports --------------------

        .TXUSERRDY_IN                   (txoutclk_mmcm0_locked_i),
        //---------------- Transmit Ports - FPGA TX Interface Ports ----------------
        .TXUSRCLK_IN                    (gt0_txusrclk_i),
        .TXUSRCLK2_IN                   (gt0_txusrclk2_i),
        //---------------- Transmit Ports - TX Data Path interface -----------------
        .TXDATA_IN                      (GT0_TXDATA_IN),
        //-------------- Transmit Ports - TX Driver and OOB signaling --------------
        .GTHTXN_OUT                     (GT0_GTHTXN_OUT),
        .GTHTXP_OUT                     (GT0_GTHTXP_OUT),
        //--------- Transmit Ports - TX Fabric Clock Output Control Ports ----------
        .TXOUTCLK_OUT                   (gt0_txoutclk_i),
        //----------- Transmit Ports - TX Initialization and Reset Ports -----------
        .PHY_TX_RST_DONE                (phy_tx_rst_done0),
        .GTHTXRESET                     (gth_tx_rst)

    );
   
    //GT0  (X0Y1)
    hmc_gth_GT #
    (
        // Simulation attributes
        .GT_SIM_GTRESET_SPEEDUP   (WRAPPER_SIM_GTRESET_SPEEDUP),
        .EXAMPLE_SIMULATION       (EXAMPLE_SIMULATION),
        .TXSYNC_OVRD_IN           (1'b0),
        .TXSYNC_MULTILANE_IN      (1'b0) 
    )
    gt1_hmc_gth_i
    (

        //----------------------------- Clocking Ports -----------------------------
        .QPLLCLK_IN                     (gt0_qplloutclk_i),
        .QPLLREFCLK_IN                  (gt0_qplloutrefclk_i),
        //------------------- RX Initialization and Reset Ports --------------------
        .RXUSERRDY_IN                   (txoutclk_mmcm0_locked_i),
        //------------- Receive Ports - Comma Detection and Alignment --------------
        .RXSLIDE_IN                     (GT1_RXSLIDE_IN),
        //---------------- Receive Ports - FPGA RX interface Ports -----------------
        .RXDATA_OUT                     (GT1_RXDATA_OUT),
        //---------------------- Receive Ports - RX AFE Ports ----------------------
        .GTHRXN_IN                      (GT1_GTHRXN_IN),
        //----------- Receive Ports - RX Initialization and Reset Ports ------------
        .GTHRXRESET                     (gth_rx_rst),
        .PHY_RX_RST_DONE                (phy_rx_rst_done1),          
        //---------------------- Receive Ports -RX AFE Ports -----------------------
        .GTHRXP_IN                      (GT1_GTHRXP_IN),
        //------------------- TX Initialization and Reset Ports --------------------

        .TXUSERRDY_IN                   (txoutclk_mmcm0_locked_i),
        //---------------- Transmit Ports - FPGA TX Interface Ports ----------------
        .TXUSRCLK_IN                    (gt0_txusrclk_i),
        .TXUSRCLK2_IN                   (gt0_txusrclk2_i),
        //---------------- Transmit Ports - TX Data Path interface -----------------
        .TXDATA_IN                      (GT1_TXDATA_IN),
        //-------------- Transmit Ports - TX Driver and OOB signaling --------------
        .GTHTXN_OUT                     (GT1_GTHTXN_OUT),
        .GTHTXP_OUT                     (GT1_GTHTXP_OUT),
        //--------- Transmit Ports - TX Fabric Clock Output Control Ports ----------
        .TXOUTCLK_OUT                   (),
        //----------- Transmit Ports - TX Initialization and Reset Ports -----------
        .PHY_TX_RST_DONE                (phy_tx_rst_done1),
        .GTHTXRESET                     (gth_tx_rst)        

    );

    //GT0  (X0Y2)
    hmc_gth_GT #
    (
        // Simulation attributes
        .GT_SIM_GTRESET_SPEEDUP   (WRAPPER_SIM_GTRESET_SPEEDUP),
        .EXAMPLE_SIMULATION       (EXAMPLE_SIMULATION),
        .TXSYNC_OVRD_IN           (1'b0),
        .TXSYNC_MULTILANE_IN      (1'b0) 
    )
    gt2_hmc_gth_i
    (
        //----------------------------- Clocking Ports -----------------------------
        .QPLLCLK_IN                     (gt0_qplloutclk_i),
        .QPLLREFCLK_IN                  (gt0_qplloutrefclk_i),
        //------------------- RX Initialization and Reset Ports --------------------
        .RXUSERRDY_IN                   (txoutclk_mmcm0_locked_i),
        //------------- Receive Ports - Comma Detection and Alignment --------------
        .RXSLIDE_IN                     (GT2_RXSLIDE_IN),
        //---------------- Receive Ports - FPGA RX interface Ports -----------------
        .RXDATA_OUT                     (GT2_RXDATA_OUT),
        //---------------------- Receive Ports - RX AFE Ports ----------------------
        .GTHRXN_IN                      (GT2_GTHRXN_IN),
        //----------- Receive Ports - RX Initialization and Reset Ports ------------
        .GTHRXRESET                     (gth_rx_rst),
        .PHY_RX_RST_DONE                (phy_rx_rst_done2),                 
        //---------------------- Receive Ports -RX AFE Ports -----------------------
        .GTHRXP_IN                      (GT2_GTHRXP_IN),
        //------------------- TX Initialization and Reset Ports --------------------

        .TXUSERRDY_IN                   (txoutclk_mmcm0_locked_i),
        //---------------- Transmit Ports - FPGA TX Interface Ports ----------------
        .TXUSRCLK_IN                    (gt0_txusrclk_i),
        .TXUSRCLK2_IN                   (gt0_txusrclk2_i),
        //---------------- Transmit Ports - TX Data Path interface -----------------
        .TXDATA_IN                      (GT2_TXDATA_IN),
        //-------------- Transmit Ports - TX Driver and OOB signaling --------------
        .GTHTXN_OUT                     (GT2_GTHTXN_OUT),
        .GTHTXP_OUT                     (GT2_GTHTXP_OUT),
        //--------- Transmit Ports - TX Fabric Clock Output Control Ports ----------
        .TXOUTCLK_OUT                   (),
        //----------- Transmit Ports - TX Initialization and Reset Ports -----------
        .PHY_TX_RST_DONE                (phy_tx_rst_done2),
        .GTHTXRESET                     (gth_tx_rst)         

    );

    //GT0  (X0Y3)
    hmc_gth_GT #
    (
        // Simulation attributes
        .GT_SIM_GTRESET_SPEEDUP   (WRAPPER_SIM_GTRESET_SPEEDUP),
        .EXAMPLE_SIMULATION       (EXAMPLE_SIMULATION),
        .TXSYNC_OVRD_IN           (1'b0),
        .TXSYNC_MULTILANE_IN      (1'b0) 
    )
    gt3_hmc_gth_i
    (
        //----------------------------- Clocking Ports -----------------------------
        .QPLLCLK_IN                     (gt0_qplloutclk_i),
        .QPLLREFCLK_IN                  (gt0_qplloutrefclk_i),
        //------------------- RX Initialization and Reset Ports --------------------
        .RXUSERRDY_IN                   (txoutclk_mmcm0_locked_i),
        //------------- Receive Ports - Comma Detection and Alignment --------------
        .RXSLIDE_IN                     (GT3_RXSLIDE_IN),
        //---------------- Receive Ports - FPGA RX interface Ports -----------------
        .RXDATA_OUT                     (GT3_RXDATA_OUT),
        //---------------------- Receive Ports - RX AFE Ports ----------------------
        .GTHRXN_IN                      (GT3_GTHRXN_IN),
        //----------- Receive Ports - RX Initialization and Reset Ports ------------
        .GTHRXRESET                     (gth_rx_rst),
        .PHY_RX_RST_DONE                (phy_rx_rst_done3),                 
        //---------------------- Receive Ports -RX AFE Ports -----------------------
        .GTHRXP_IN                      (GT3_GTHRXP_IN),
        //------------------- TX Initialization and Reset Ports --------------------

        .TXUSERRDY_IN                   (txoutclk_mmcm0_locked_i),
        //---------------- Transmit Ports - FPGA TX Interface Ports ----------------
        .TXUSRCLK_IN                    (gt0_txusrclk_i),
        .TXUSRCLK2_IN                   (gt0_txusrclk2_i),
        //---------------- Transmit Ports - TX Data Path interface -----------------
        .TXDATA_IN                      (GT3_TXDATA_IN),
        //-------------- Transmit Ports - TX Driver and OOB signaling --------------
        .GTHTXN_OUT                     (GT3_GTHTXN_OUT),
        .GTHTXP_OUT                     (GT3_GTHTXP_OUT),
        //--------- Transmit Ports - TX Fabric Clock Output Control Ports ----------
        .TXOUTCLK_OUT                   (),
        //----------- Transmit Ports - TX Initialization and Reset Ports -----------
        .PHY_TX_RST_DONE                (phy_tx_rst_done3),
        .GTHTXRESET                     (gth_tx_rst)          

    );

    //GT1  (X0Y4)
    hmc_gth_GT #
    (
        // Simulation attributes
        .GT_SIM_GTRESET_SPEEDUP   (WRAPPER_SIM_GTRESET_SPEEDUP),
        .EXAMPLE_SIMULATION       (EXAMPLE_SIMULATION),
        .TXSYNC_OVRD_IN           (1'b0),
        .TXSYNC_MULTILANE_IN      (1'b0) 
    )
    gt4_hmc_gth_i
    (
        //----------------------------- Clocking Ports -----------------------------
        .QPLLCLK_IN                     (gt1_qplloutclk_i),
        .QPLLREFCLK_IN                  (gt1_qplloutrefclk_i),
        //------------------- RX Initialization and Reset Ports --------------------
        .RXUSERRDY_IN                   (txoutclk_mmcm0_locked_i),
        //------------- Receive Ports - Comma Detection and Alignment --------------
        .RXSLIDE_IN                     (GT4_RXSLIDE_IN),
        //---------------- Receive Ports - FPGA RX interface Ports -----------------
        .RXDATA_OUT                     (GT4_RXDATA_OUT),
        //---------------------- Receive Ports - RX AFE Ports ----------------------
        .GTHRXN_IN                      (GT4_GTHRXN_IN),
        //----------- Receive Ports - RX Initialization and Reset Ports ------------
        .GTHRXRESET                     (gth_rx_rst),
        .PHY_RX_RST_DONE                (phy_rx_rst_done4),      
        //---------------------- Receive Ports -RX AFE Ports -----------------------
        .GTHRXP_IN                      (GT4_GTHRXP_IN),
        //------------------- TX Initialization and Reset Ports --------------------

        .TXUSERRDY_IN                   (txoutclk_mmcm0_locked_i),
        //---------------- Transmit Ports - FPGA TX Interface Ports ----------------
        .TXUSRCLK_IN                    (gt0_txusrclk_i),
        .TXUSRCLK2_IN                   (gt0_txusrclk2_i),
        //---------------- Transmit Ports - TX Data Path interface -----------------
        .TXDATA_IN                      (GT4_TXDATA_IN),
        //-------------- Transmit Ports - TX Driver and OOB signaling --------------
        .GTHTXN_OUT                     (GT4_GTHTXN_OUT),
        .GTHTXP_OUT                     (GT4_GTHTXP_OUT),
        //--------- Transmit Ports - TX Fabric Clock Output Control Ports ----------
        .TXOUTCLK_OUT                   (),
        //----------- Transmit Ports - TX Initialization and Reset Ports -----------
        .PHY_TX_RST_DONE             (phy_tx_rst_done4),
        .GTHTXRESET                  (gth_tx_rst)         

    );

    //GT1  (X0Y5)
    hmc_gth_GT #
    (
        // Simulation attributes
        .GT_SIM_GTRESET_SPEEDUP   (WRAPPER_SIM_GTRESET_SPEEDUP),
        .EXAMPLE_SIMULATION       (EXAMPLE_SIMULATION),
        .TXSYNC_OVRD_IN           (1'b0),
        .TXSYNC_MULTILANE_IN      (1'b0) 
    )
    gt5_hmc_gth_i
    (
        //----------------------------- Clocking Ports -----------------------------
        .QPLLCLK_IN                     (gt1_qplloutclk_i),
        .QPLLREFCLK_IN                  (gt1_qplloutrefclk_i),
        //------------------- RX Initialization and Reset Ports --------------------
        .RXUSERRDY_IN                   (txoutclk_mmcm0_locked_i),
        //------------- Receive Ports - Comma Detection and Alignment --------------
        .RXSLIDE_IN                     (GT5_RXSLIDE_IN),
        //---------------- Receive Ports - FPGA RX interface Ports -----------------
        .RXDATA_OUT                     (GT5_RXDATA_OUT),
        //---------------------- Receive Ports - RX AFE Ports ----------------------
        .GTHRXN_IN                      (GT5_GTHRXN_IN),
        //----------- Receive Ports - RX Initialization and Reset Ports ------------
        .GTHRXRESET                     (gth_rx_rst),
        .PHY_RX_RST_DONE                (phy_rx_rst_done5),         
        //---------------------- Receive Ports -RX AFE Ports -----------------------
        .GTHRXP_IN                      (GT5_GTHRXP_IN),
        //------------------- TX Initialization and Reset Ports --------------------

        .TXUSERRDY_IN                   (txoutclk_mmcm0_locked_i),
        //---------------- Transmit Ports - FPGA TX Interface Ports ----------------
        .TXUSRCLK_IN                    (gt0_txusrclk_i),
        .TXUSRCLK2_IN                   (gt0_txusrclk2_i),
        //---------------- Transmit Ports - TX Data Path interface -----------------
        .TXDATA_IN                      (GT5_TXDATA_IN),
        //-------------- Transmit Ports - TX Driver and OOB signaling --------------
        .GTHTXN_OUT                     (GT5_GTHTXN_OUT),
        .GTHTXP_OUT                     (GT5_GTHTXP_OUT),
        //--------- Transmit Ports - TX Fabric Clock Output Control Ports ----------
        .TXOUTCLK_OUT                   (),
        //----------- Transmit Ports - TX Initialization and Reset Ports -----------
        .PHY_TX_RST_DONE             (phy_tx_rst_done5),
        .GTHTXRESET                  (gth_tx_rst)         

    );

    //GT1  (X0Y6)
    hmc_gth_GT #
    (
        // Simulation attributes
        .GT_SIM_GTRESET_SPEEDUP   (WRAPPER_SIM_GTRESET_SPEEDUP),
        .EXAMPLE_SIMULATION       (EXAMPLE_SIMULATION),
        .TXSYNC_OVRD_IN           (1'b0),
        .TXSYNC_MULTILANE_IN      (1'b0) 
    )
    gt6_hmc_gth_i
    (
        //----------------------------- Clocking Ports -----------------------------
        .QPLLCLK_IN                     (gt1_qplloutclk_i),
        .QPLLREFCLK_IN                  (gt1_qplloutrefclk_i),
        //------------------- RX Initialization and Reset Ports --------------------
        .RXUSERRDY_IN                   (txoutclk_mmcm0_locked_i),
        //------------- Receive Ports - Comma Detection and Alignment --------------
        .RXSLIDE_IN                     (GT6_RXSLIDE_IN),
        //---------------- Receive Ports - FPGA RX interface Ports -----------------
        .RXDATA_OUT                     (GT6_RXDATA_OUT),
        //---------------------- Receive Ports - RX AFE Ports ----------------------
        .GTHRXN_IN                      (GT6_GTHRXN_IN),
        //----------- Receive Ports - RX Initialization and Reset Ports ------------
        .GTHRXRESET                     (gth_rx_rst),
        .PHY_RX_RST_DONE                (phy_rx_rst_done6),         
        //---------------------- Receive Ports -RX AFE Ports -----------------------
        .GTHRXP_IN                      (GT6_GTHRXP_IN),
        //------------------- TX Initialization and Reset Ports --------------------

        .TXUSERRDY_IN                   (txoutclk_mmcm0_locked_i),
        //---------------- Transmit Ports - FPGA TX Interface Ports ----------------
        .TXUSRCLK_IN                    (gt0_txusrclk_i),
        .TXUSRCLK2_IN                   (gt0_txusrclk2_i),
        //---------------- Transmit Ports - TX Data Path interface -----------------
        .TXDATA_IN                      (GT6_TXDATA_IN),
        //-------------- Transmit Ports - TX Driver and OOB signaling --------------
        .GTHTXN_OUT                     (GT6_GTHTXN_OUT),
        .GTHTXP_OUT                     (GT6_GTHTXP_OUT),
        //--------- Transmit Ports - TX Fabric Clock Output Control Ports ----------
        .TXOUTCLK_OUT                   (),
        //----------- Transmit Ports - TX Initialization and Reset Ports -----------
        .PHY_TX_RST_DONE             (phy_tx_rst_done6),
        .GTHTXRESET                  (gth_tx_rst)          

    );

    //GT1  (X0Y7)
    hmc_gth_GT #
    (
        // Simulation attributes
        .GT_SIM_GTRESET_SPEEDUP   (WRAPPER_SIM_GTRESET_SPEEDUP),
        .EXAMPLE_SIMULATION       (EXAMPLE_SIMULATION),
        .TXSYNC_OVRD_IN           (1'b0),
        .TXSYNC_MULTILANE_IN      (1'b0) 
    )
    gt7_hmc_gth_i
    (
        //----------------------------- Clocking Ports -----------------------------
        .QPLLCLK_IN                     (gt1_qplloutclk_i),
        .QPLLREFCLK_IN                  (gt1_qplloutrefclk_i),
        //------------------- RX Initialization and Reset Ports --------------------
        .RXUSERRDY_IN                   (txoutclk_mmcm0_locked_i),
        //------------- Receive Ports - Comma Detection and Alignment --------------
        .RXSLIDE_IN                     (GT7_RXSLIDE_IN),
        //---------------- Receive Ports - FPGA RX interface Ports -----------------
        .RXDATA_OUT                     (GT7_RXDATA_OUT),
        //---------------------- Receive Ports - RX AFE Ports ----------------------
        .GTHRXN_IN                      (GT7_GTHRXN_IN),
        //----------- Receive Ports - RX Initialization and Reset Ports ------------
        .GTHRXRESET                     (gth_rx_rst),
        .PHY_RX_RST_DONE                (phy_rx_rst_done7),         
        //---------------------- Receive Ports -RX AFE Ports -----------------------
        .GTHRXP_IN                      (GT7_GTHRXP_IN),
        //------------------- TX Initialization and Reset Ports --------------------

        .TXUSERRDY_IN                   (txoutclk_mmcm0_locked_i),
        //---------------- Transmit Ports - FPGA TX Interface Ports ----------------
        .TXUSRCLK_IN                    (gt0_txusrclk_i),
        .TXUSRCLK2_IN                   (gt0_txusrclk2_i),
        //---------------- Transmit Ports - TX Data Path interface -----------------
        .TXDATA_IN                      (GT7_TXDATA_IN),
        //-------------- Transmit Ports - TX Driver and OOB signaling --------------
        .GTHTXN_OUT                     (GT7_GTHTXN_OUT),
        .GTHTXP_OUT                     (GT7_GTHTXP_OUT),
        //--------- Transmit Ports - TX Fabric Clock Output Control Ports ----------
        .TXOUTCLK_OUT                   (),
        //----------- Transmit Ports - TX Initialization and Reset Ports -----------
        .PHY_TX_RST_DONE             (phy_tx_rst_done7),
        .GTHTXRESET                  (gth_tx_rst)         

    );

    HMC_GTH_CLOCK_MODULE #
    (
        .MULT                           (4.0),
        .DIVIDE                         (1),
        .CLK_PERIOD                     (3.2),
        .OUT0_DIVIDE                    (8.0),
        .OUT1_DIVIDE                    (4),
        .OUT2_DIVIDE                    (1),
        .OUT3_DIVIDE                    (1)
    )
    txoutclk_mmcm0_inst
    (
        .CLK0_OUT                       (gt0_txusrclk2_i),
        .CLK1_OUT                       (gt0_txusrclk_i),
        //.CLK2_OUT                       (),
        //.CLK3_OUT                       (),
        .CLK_IN                         (gt0_txoutclk_i),
        .MMCM_LOCKED_OUT                (txoutclk_mmcm0_locked_i),
        .MMCM_RESET_IN                  (MMCM_RESET_IN)//(1'b0)//(txoutclk_mmcm0_reset_i)
    );


       //IBUFDS_GTE2
    IBUFDS_GTE2 ibufds_instQ0_CLK0 
    (
        .O               (clk0_refclk_i),
        .ODIV2           (),
        .CEB             (tied_to_ground_i),
        .I               (REFCLK_PAD_P_IN_0),
        .IB              (REFCLK_PAD_N_IN_0)
    );

    //_________________________________________________________________________
    //_________________________________________________________________________
    //_________________________GTHE2_COMMON____________________________________

    GTHE2_COMMON #
    (
            // Simulation attributes
            .SIM_RESET_SPEEDUP   (WRAPPER_SIM_GTRESET_SPEEDUP),
            .SIM_QPLLREFCLK_SEL  (3'b001),
            .SIM_VERSION         ("2.0"),


           //----------------COMMON BLOCK Attributes---------------
            .BIAS_CFG                               (64'h0000040000001050),
            .COMMON_CFG                             (32'h0000001C),
            .QPLL_CFG                               (27'h04801C7),
            .QPLL_CLKOUT_CFG                        (4'b1111),
            .QPLL_COARSE_FREQ_OVRD                  (6'b010000),
            .QPLL_COARSE_FREQ_OVRD_EN               (1'b0),
            .QPLL_CP                                (10'b0000011111),
            .QPLL_CP_MONITOR_EN                     (1'b0),
            .QPLL_DMONITOR_SEL                      (1'b0),
            .QPLL_FBDIV                             (QPLL_FBDIV_IN),
            .QPLL_FBDIV_MONITOR_EN                  (1'b0),
            .QPLL_FBDIV_RATIO                       (QPLL_FBDIV_RATIO),
            .QPLL_INIT_CFG                          (24'h000006),
            .QPLL_LOCK_CFG                          (16'h05E8),
            .QPLL_LPF                               (4'b1111),
            .QPLL_REFCLK_DIV                        (1),
            .RSVD_ATTR0                             (16'h0000),
            .RSVD_ATTR1                             (16'h0000),
            .QPLL_RP_COMP                           (1'b0),
            .QPLL_VTRL_RESET                        (2'b00),
            .RCAL_CFG                               (2'b00)

    )
    gthe2_common_0_i
    (
        //----------- Common Block  - Dynamic Reconfiguration Port (DRP) -----------

        .DRPADDR                        (tied_to_ground_vec_i[7:0]),
        .DRPCLK                         (tied_to_ground_i),
        .DRPDI                          (tied_to_ground_vec_i[15:0]),
        .DRPDO                          (),
        .DRPEN                          (tied_to_ground_i),
        .DRPRDY                         (),
        .DRPWE                          (tied_to_ground_i),
        //-------------------- Common Block  - Ref Clock Ports ---------------------
        .GTGREFCLK                      (tied_to_ground_i),
        .GTNORTHREFCLK0                 (tied_to_ground_i),
        .GTNORTHREFCLK1                 (tied_to_ground_i),
        .GTREFCLK0                      (clk0_refclk_i),// from onboard 156.25MHz osc
        .GTREFCLK1                      (tied_to_ground_i),
        .GTSOUTHREFCLK0                 (tied_to_ground_i),
        .GTSOUTHREFCLK1                 (tied_to_ground_i),
        //----------------------- Common Block -  QPLL Ports -----------------------
        .QPLLDMONITOR                   (),
        //--------------------- Common Block - Clocking Ports ----------------------
        .QPLLOUTCLK                     (gt0_qplloutclk_i), // to GTH QPLLCLK
        .QPLLOUTREFCLK                  (gt0_qplloutrefclk_i), // to GTH QPLLREFCLK
        .REFCLKOUTMONITOR               (),
        //----------------------- Common Block - QPLL Ports ------------------------
        .BGRCALOVRDENB                  (tied_to_vcc_i),
        .PMARSVDOUT                     (),
        .QPLLFBCLKLOST                  (),
        .QPLLLOCK                       (qpll_lock0),
        .QPLLLOCKDETCLK                 (tied_to_ground_i),
        .QPLLLOCKEN                     (tied_to_vcc_i),
        .QPLLOUTRESET                   (tied_to_ground_i),
        .QPLLPD                         (tied_to_ground_i),
        .QPLLREFCLKLOST                 (),
        .QPLLREFCLKSEL                  (3'b001),
        .QPLLRESET                      (QPLL0_RESET_IN),//(1'b0),// the onboard OSC is always there! //(GT0_QPLLRESET_IN),
        .QPLLRSVD1                      (16'b0000000000000000),
        .QPLLRSVD2                      (5'b11111),
        //------------------------------- QPLL Ports -------------------------------
        .BGBYPASSB                      (tied_to_vcc_i),
        .BGMONITORENB                   (tied_to_vcc_i),
        .BGPDB                          (tied_to_vcc_i),
        .BGRCALOVRD                     (5'b00000),
        .PMARSVD                        (8'b00000000),
        .RCALENB                        (tied_to_vcc_i)

    );


       //IBUFDS_GTE2
    IBUFDS_GTE2 ibufds_instQ0_CLK1  
    (
        .O               (clk1_refclk_i),
        .ODIV2           (),
        .CEB             (tied_to_ground_i),
        .I               (REFCLK_PAD_P_IN_1),
        .IB              (REFCLK_PAD_N_IN_1)
    );

    //_________________________________________________________________________
    //_________________________________________________________________________
    //_________________________GTHE2_COMMON____________________________________

    GTHE2_COMMON #
    (
            // Simulation attributes
            .SIM_RESET_SPEEDUP   (WRAPPER_SIM_GTRESET_SPEEDUP),
            .SIM_QPLLREFCLK_SEL  (3'b001),
            .SIM_VERSION         ("2.0"),


           //----------------COMMON BLOCK Attributes---------------
            .BIAS_CFG                               (64'h0000040000001050),
            .COMMON_CFG                             (32'h0000001C),
            .QPLL_CFG                               (27'h04801C7),
            .QPLL_CLKOUT_CFG                        (4'b1111),
            .QPLL_COARSE_FREQ_OVRD                  (6'b010000),
            .QPLL_COARSE_FREQ_OVRD_EN               (1'b0),
            .QPLL_CP                                (10'b0000011111),
            .QPLL_CP_MONITOR_EN                     (1'b0),
            .QPLL_DMONITOR_SEL                      (1'b0),
            .QPLL_FBDIV                             (QPLL_FBDIV_IN),
            .QPLL_FBDIV_MONITOR_EN                  (1'b0),
            .QPLL_FBDIV_RATIO                       (QPLL_FBDIV_RATIO),
            .QPLL_INIT_CFG                          (24'h000006),
            .QPLL_LOCK_CFG                          (16'h05E8),
            .QPLL_LPF                               (4'b1111),
            .QPLL_REFCLK_DIV                        (1),
            .RSVD_ATTR0                             (16'h0000),
            .RSVD_ATTR1                             (16'h0000),
            .QPLL_RP_COMP                           (1'b0),
            .QPLL_VTRL_RESET                        (2'b00),
            .RCAL_CFG                               (2'b00)

    )
    gthe2_common_1_i
    (
        .DRPADDR                        (tied_to_ground_vec_i[7:0]),
        .DRPCLK                         (tied_to_ground_i),
        .DRPDI                          (tied_to_ground_vec_i[15:0]),
        .DRPDO                          (),
        .DRPEN                          (tied_to_ground_i),
        .DRPRDY                         (),
        .DRPWE                          (tied_to_ground_i),
        //-------------------- Common Block  - Ref Clock Ports ---------------------
        .GTGREFCLK                      (tied_to_ground_i),
        .GTNORTHREFCLK0                 (tied_to_ground_i),
        .GTNORTHREFCLK1                 (tied_to_ground_i),
        .GTREFCLK0                      (clk1_refclk_i),//(GT0_GTREFCLK0_COMMON_IN),
        .GTREFCLK1                      (tied_to_ground_i),
        .GTSOUTHREFCLK0                 (tied_to_ground_i),
        .GTSOUTHREFCLK1                 (tied_to_ground_i),
        //----------------------- Common Block -  QPLL Ports -----------------------
        .QPLLDMONITOR                   (),
        //--------------------- Common Block - Clocking Ports ----------------------
        .QPLLOUTCLK                     (gt1_qplloutclk_i),
        .QPLLOUTREFCLK                  (gt1_qplloutrefclk_i),
        .REFCLKOUTMONITOR               (),
        //----------------------- Common Block - QPLL Ports ------------------------
        .BGRCALOVRDENB                  (tied_to_vcc_i),
        .PMARSVDOUT                     (),
        .QPLLFBCLKLOST                  (),
        .QPLLLOCK                       (qpll_lock1),
        .QPLLLOCKDETCLK                 (tied_to_ground_i),
        .QPLLLOCKEN                     (tied_to_vcc_i),
        .QPLLOUTRESET                   (tied_to_ground_i),
        .QPLLPD                         (tied_to_ground_i),
        .QPLLREFCLKLOST                 (),
        .QPLLREFCLKSEL                  (3'b001),
        .QPLLRESET                      (QPLL1_RESET_IN),//(1'b0),//(GT0_QPLLRESET_IN),
        .QPLLRSVD1                      (16'b0000000000000000),
        .QPLLRSVD2                      (5'b11111),
        //------------------------------- QPLL Ports -------------------------------
        .BGBYPASSB                      (tied_to_vcc_i),
        .BGMONITORENB                   (tied_to_vcc_i),
        .BGPDB                          (tied_to_vcc_i),
        .BGRCALOVRD                     (5'b00000),
        .PMARSVD                        (8'b00000000),
        .RCALENB                        (tied_to_vcc_i)

    );

assign gth_tx_rst =  (~qpll_lock0) || (~qpll_lock1); //AI: || SOFT_RESET_TX_IN;
assign gth_rx_rst =  (~qpll_lock0) || (~qpll_lock1) || SOFT_RESET_RX_IN;

assign FABRIC_CLK = gt0_txusrclk2_i;

assign QPLL_LOCK0 = qpll_lock0;
assign QPLL_LOCK1 = qpll_lock1;
assign MMCM_LOCKED_OUT = txoutclk_mmcm0_locked_i; 
assign GTH_TX_RST = gth_tx_rst;
assign GTH_RX_RST = gth_rx_rst;
 
 
reg 
phy_rx_rst_done0R,
phy_rx_rst_done1R,
phy_rx_rst_done2R,
phy_rx_rst_done3R,
phy_rx_rst_done4R,
phy_rx_rst_done5R,
phy_rx_rst_done6R,
phy_rx_rst_done7R,
phy_rx_rdyR;


always @(posedge gt0_txusrclk2_i) begin   
  phy_rx_rst_done0R <= phy_rx_rst_done0;
  phy_rx_rst_done1R <= phy_rx_rst_done1;
  phy_rx_rst_done2R <= phy_rx_rst_done2;
  phy_rx_rst_done3R <= phy_rx_rst_done3;
  phy_rx_rst_done4R <= phy_rx_rst_done4;
  phy_rx_rst_done5R <= phy_rx_rst_done5;
  phy_rx_rst_done6R <= phy_rx_rst_done6;
  phy_rx_rst_done7R <= phy_rx_rst_done7;   
  phy_rx_rdyR <= phy_rx_rdy;
end

assign phy_rx_rdy = phy_rx_rst_done0R && phy_rx_rst_done1R && phy_rx_rst_done2R && phy_rx_rst_done3R && phy_rx_rst_done4R && phy_rx_rst_done5R && phy_rx_rst_done6R && phy_rx_rst_done7R;
assign PHY_RX_RDY = phy_rx_rdyR;

reg 
phy_tx_rst_done0R,
phy_tx_rst_done1R,
phy_tx_rst_done2R,
phy_tx_rst_done3R,
phy_tx_rst_done4R,
phy_tx_rst_done5R,
phy_tx_rst_done6R,
phy_tx_rst_done7R,
phy_tx_rdyR;


always @(posedge gt0_txusrclk2_i) begin   
  phy_tx_rst_done0R <= phy_tx_rst_done0;
  phy_tx_rst_done1R <= phy_tx_rst_done1;
  phy_tx_rst_done2R <= phy_tx_rst_done2;
  phy_tx_rst_done3R <= phy_tx_rst_done3;
  phy_tx_rst_done4R <= phy_tx_rst_done4;
  phy_tx_rst_done5R <= phy_tx_rst_done5;
  phy_tx_rst_done6R <= phy_tx_rst_done6;
  phy_tx_rst_done7R <= phy_tx_rst_done7;   
  phy_tx_rdyR <= phy_tx_rdy;
end

assign phy_tx_rdy = phy_tx_rst_done0R && phy_tx_rst_done1R && phy_tx_rst_done2R && phy_tx_rst_done3R && phy_tx_rst_done4R && phy_tx_rst_done5R && phy_tx_rst_done6R && phy_tx_rst_done7R;
assign PHY_TX_RDY = phy_tx_rdyR;

endmodule

    
