Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (lin64) Build 6140274 Wed May 21 22:58:25 MDT 2025
| Date         : Wed Oct 15 13:37:43 2025
| Host         : PORT-BABIN-L running 64-bit Ubuntu 22.04.5 LTS
| Command      : report_utilization -file design_1_wrapper_utilization_placed.rpt -pb design_1_wrapper_utilization_placed.pb
| Design       : design_1_wrapper
| Device       : xcku060-ffva1517-2-e
| Speed File   : -2
| Design State : Fully Placed
---------------------------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. CLB Logic
1.1 Summary of Registers by Type
2. CLB Logic Distribution
3. BLOCKRAM
4. ARITHMETIC
5. I/O
6. CLOCK
7. ADVANCED
8. CONFIGURATION
9. Primitives
10. Black Boxes
11. Instantiated Netlists

1. CLB Logic
------------

+----------------------------+------+-------+------------+-----------+-------+
|          Site Type         | Used | Fixed | Prohibited | Available | Util% |
+----------------------------+------+-------+------------+-----------+-------+
| CLB LUTs                   | 1239 |     0 |          0 |    331680 |  0.37 |
|   LUT as Logic             | 1134 |     0 |          0 |    331680 |  0.34 |
|   LUT as Memory            |  105 |     0 |          0 |    146880 |  0.07 |
|     LUT as Distributed RAM |   20 |     0 |            |           |       |
|     LUT as Shift Register  |   85 |     0 |            |           |       |
| CLB Registers              | 2109 |     0 |          0 |    663360 |  0.32 |
|   Register as Flip Flop    | 2109 |     0 |          0 |    663360 |  0.32 |
|   Register as Latch        |    0 |     0 |          0 |    663360 |  0.00 |
| CARRY8                     |   21 |     0 |          0 |     41460 |  0.05 |
| F7 Muxes                   |    3 |     0 |          0 |    165840 | <0.01 |
| F8 Muxes                   |    0 |     0 |          0 |     82920 |  0.00 |
| F9 Muxes                   |    0 |     0 |          0 |     41460 |  0.00 |
+----------------------------+------+-------+------------+-----------+-------+
* Warning! LUT value is adjusted to account for LUT combining.


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 41    |          Yes |           - |          Set |
| 184   |          Yes |           - |        Reset |
| 38    |          Yes |         Set |            - |
| 1846  |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. CLB Logic Distribution
-------------------------

+--------------------------------------------+------+-------+------------+-----------+-------+
|                  Site Type                 | Used | Fixed | Prohibited | Available | Util% |
+--------------------------------------------+------+-------+------------+-----------+-------+
| CLB                                        |  366 |     0 |          0 |     41460 |  0.88 |
|   CLBL                                     |  194 |     0 |            |           |       |
|   CLBM                                     |  172 |     0 |            |           |       |
| LUT as Logic                               | 1134 |     0 |          0 |    331680 |  0.34 |
|   using O5 output only                     |   56 |       |            |           |       |
|   using O6 output only                     |  838 |       |            |           |       |
|   using O5 and O6                          |  240 |       |            |           |       |
| LUT as Memory                              |  105 |     0 |          0 |    146880 |  0.07 |
|   LUT as Distributed RAM                   |   20 |     0 |            |           |       |
|     using O5 output only                   |    0 |       |            |           |       |
|     using O6 output only                   |    0 |       |            |           |       |
|     using O5 and O6                        |   20 |       |            |           |       |
|   LUT as Shift Register                    |   85 |     0 |            |           |       |
|     using O5 output only                   |    0 |       |            |           |       |
|     using O6 output only                   |   33 |       |            |           |       |
|     using O5 and O6                        |   52 |       |            |           |       |
| CLB Registers                              | 2109 |     0 |          0 |    663360 |  0.32 |
|   Register driven from within the CLB      |  871 |       |            |           |       |
|   Register driven from outside the CLB     | 1238 |       |            |           |       |
|     LUT in front of the register is unused |  921 |       |            |           |       |
|     LUT in front of the register is used   |  317 |       |            |           |       |
| Unique Control Sets                        |  125 |       |          0 |     82920 |  0.15 |
+--------------------------------------------+------+-------+------------+-----------+-------+
* * Note: Available Control Sets calculated as Slices * 2, Review the Control Sets Report for more information regarding control sets.


3. BLOCKRAM
-----------

+-------------------+------+-------+------------+-----------+-------+
|     Site Type     | Used | Fixed | Prohibited | Available | Util% |
+-------------------+------+-------+------------+-----------+-------+
| Block RAM Tile    |    1 |     0 |          0 |      1080 |  0.09 |
|   RAMB36/FIFO*    |    1 |     0 |          0 |      1080 |  0.09 |
|     RAMB36E2 only |    1 |       |            |           |       |
|   RAMB18          |    0 |     0 |          0 |      2160 |  0.00 |
+-------------------+------+-------+------------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E2 or one FIFO18E2. However, if a FIFO18E2 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E2


4. ARITHMETIC
-------------

+-----------+------+-------+------------+-----------+-------+
| Site Type | Used | Fixed | Prohibited | Available | Util% |
+-----------+------+-------+------------+-----------+-------+
| DSPs      |    0 |     0 |          0 |      2760 |  0.00 |
+-----------+------+-------+------------+-----------+-------+


5. I/O
------

+------------------+------+-------+------------+-----------+-------+
|     Site Type    | Used | Fixed | Prohibited | Available | Util% |
+------------------+------+-------+------------+-----------+-------+
| Bonded IOB       |   30 |    30 |          0 |       624 |  4.81 |
|   HPIOB          |   30 |    30 |          0 |       520 |  5.77 |
|     INPUT        |    2 |       |            |           |       |
|     OUTPUT       |   28 |       |            |           |       |
|     BIDIR        |    0 |       |            |           |       |
|   HRIO           |    0 |     0 |          0 |       104 |  0.00 |
| HPIOBDIFFINBUF   |    1 |     1 |          0 |       240 |  0.42 |
|   DIFFINBUF      |    1 |     1 |            |           |       |
| HPIOBDIFFOUTBUF  |   14 |    14 |          0 |       240 |  5.83 |
|   OBUFDS         |   14 |    14 |            |           |       |
| HRIODIFFINBUF    |    0 |     0 |          0 |        48 |  0.00 |
| HRIODIFFOUTBUF   |    0 |     0 |          0 |        48 |  0.00 |
| BITSLICE_CONTROL |    6 |     0 |          0 |        96 |  6.25 |
| BITSLICE_RX_TX   |   14 |    14 |          0 |      3744 |  0.37 |
|   TX_BITSLICE    |   14 |    14 |            |           |       |
| BITSLICE_TX      |    0 |     0 |          0 |        96 |  0.00 |
| RIU_OR           |    0 |     0 |          0 |        48 |  0.00 |
+------------------+------+-------+------------+-----------+-------+


6. CLOCK
--------

+------------+------+-------+------------+-----------+-------+
|  Site Type | Used | Fixed | Prohibited | Available | Util% |
+------------+------+-------+------------+-----------+-------+
| BUFGCE     |    4 |     0 |          0 |       288 |  1.39 |
| BUFGCE_DIV |    0 |     0 |          0 |        48 |  0.00 |
| BUFG_GT    |    0 |     0 |          0 |       192 |  0.00 |
| BUFGCTRL*  |    0 |     0 |          0 |        96 |  0.00 |
| PLLE3_ADV  |    1 |     0 |          0 |        24 |  4.17 |
| MMCME3_ADV |    1 |     0 |          0 |        12 |  8.33 |
+------------+------+-------+------------+-----------+-------+
* Note: Each used BUFGCTRL counts as two GLOBAL CLOCK BUFFERs. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.


7. ADVANCED
-----------

+-----------------+------+-------+------------+-----------+-------+
|    Site Type    | Used | Fixed | Prohibited | Available | Util% |
+-----------------+------+-------+------------+-----------+-------+
| GTHE3_CHANNEL   |    0 |     0 |          0 |        32 |  0.00 |
| GTHE3_COMMON    |    0 |     0 |          0 |         8 |  0.00 |
| IBUFDS_GTE3     |    0 |     0 |          0 |        16 |  0.00 |
| OBUFDS_GTE3     |    0 |     0 |          0 |        16 |  0.00 |
| OBUFDS_GTE3_ADV |    0 |     0 |          0 |        16 |  0.00 |
| PCIE_3_1        |    0 |     0 |          0 |         3 |  0.00 |
| SYSMONE1        |    0 |     0 |          0 |         1 |  0.00 |
+-----------------+------+-------+------------+-----------+-------+


8. CONFIGURATION
----------------

+-------------+------+-------+------------+-----------+-------+
|  Site Type  | Used | Fixed | Prohibited | Available | Util% |
+-------------+------+-------+------------+-----------+-------+
| BSCANE2     |    1 |     0 |          0 |         4 | 25.00 |
| DNA_PORTE2  |    0 |     0 |          0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |          0 |         1 |  0.00 |
| FRAME_ECCE3 |    0 |     0 |          0 |         1 |  0.00 |
| ICAPE3      |    0 |     0 |          0 |         2 |  0.00 |
| MASTER_JTAG |    0 |     0 |          0 |         1 |  0.00 |
| STARTUPE3   |    0 |     0 |          0 |         1 |  0.00 |
+-------------+------+-------+------------+-----------+-------+


9. Primitives
-------------

+------------------+------+---------------------+
|     Ref Name     | Used | Functional Category |
+------------------+------+---------------------+
| FDRE             | 1846 |            Register |
| LUT6             |  525 |                 CLB |
| LUT4             |  230 |                 CLB |
| LUT3             |  216 |                 CLB |
| LUT5             |  196 |                 CLB |
| FDCE             |  184 |            Register |
| LUT2             |  171 |                 CLB |
| SRLC32E          |   69 |                 CLB |
| SRL16E           |   66 |                 CLB |
| FDPE             |   41 |            Register |
| FDSE             |   38 |            Register |
| RAMD32           |   36 |                 CLB |
| LUT1             |   36 |                 CLB |
| CARRY8           |   21 |                 CLB |
| TX_BITSLICE      |   14 |                 I/O |
| OBUFDS           |   14 |                 I/O |
| BITSLICE_CONTROL |    6 |                 I/O |
| RAMS32           |    4 |                 CLB |
| BUFGCE           |    4 |               Clock |
| MUXF7            |    3 |                 CLB |
| SRLC16E          |    2 |                 CLB |
| RAMB36E2         |    1 |            BLOCKRAM |
| PLLE3_ADV        |    1 |               Clock |
| MMCME3_ADV       |    1 |               Clock |
| IBUFCTRL         |    1 |              Others |
| DIFFINBUF        |    1 |                 I/O |
| BSCANE2          |    1 |       Configuration |
+------------------+------+---------------------+


10. Black Boxes
---------------

+----------+------+
| Ref Name | Used |
+----------+------+


11. Instantiated Netlists
-------------------------

+--------------------------------+------+
|            Ref Name            | Used |
+--------------------------------+------+
| high_speed_selectio_wiz_0      |    1 |
| design_1_util_vector_logic_0_0 |    1 |
| design_1_system_ila_0_0        |    1 |
| design_1_ltx_bus_0_0_0         |    1 |
| design_1_clk_wiz_0_0           |    1 |
| dbg_hub                        |    1 |
+--------------------------------+------+


