INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Robby/Desktop/Lab2/Lab2.sim/sim_1/impl/timing/xsim/z1top_mode_counter_time_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REGISTER_CE
INFO: [VRFC 10-311] analyzing module REGISTER_R
INFO: [VRFC 10-311] analyzing module z1top_counter
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Robby/Desktop/fpga_labs_sp21-main/lib/EECS151.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REGISTER
INFO: [VRFC 10-311] analyzing module REGISTER_CE
WARNING: [VRFC 10-3609] overwriting previous definition of module 'REGISTER_CE' [C:/Users/Robby/Desktop/fpga_labs_sp21-main/lib/EECS151.v:38]
INFO: [VRFC 10-311] analyzing module REGISTER_R
WARNING: [VRFC 10-3609] overwriting previous definition of module 'REGISTER_R' [C:/Users/Robby/Desktop/fpga_labs_sp21-main/lib/EECS151.v:49]
INFO: [VRFC 10-311] analyzing module REGISTER_R_CE
INFO: [VRFC 10-311] analyzing module ASYNC_ROM
INFO: [VRFC 10-311] analyzing module ASYNC_RAM
INFO: [VRFC 10-311] analyzing module SYNC_ROM
INFO: [VRFC 10-311] analyzing module SYNC_RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Robby/Desktop/fpga_labs_sp21-main/lab2/src/button_parser.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module button_parser
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Robby/Desktop/fpga_labs_sp21-main/lab2/src/debouncer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debouncer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Robby/Desktop/fpga_labs_sp21-main/lab2/src/edge_detector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module edge_detector
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Robby/Desktop/fpga_labs_sp21-main/lab2/src/synchronizer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module synchronizer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Robby/Desktop/fpga_labs_sp21-main/lab2/src/z1top_mode_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module z1top_mode_counter
