                         Lattice Mapping Report File
Design:  ZIRCAMOverUART
Family:  iCE40UP
Device:  iCE40UP5K
Package: SG48
Performance Grade:  High-Performance_1.2V

Mapper:    version Radiant Software (64-bit) 2023.1.1.200.1
Mapped on: Wed May 15 15:00:10 2024

Design Information
------------------

Command line:   map -i CAMOverUART_impl_1_syn.udb -pdc
     F:/MyTemporary/Github/GLPP2024/CAMOverUART/source/PhysicalIO.pdc -o
     CAMOverUART_impl_1_map.udb -mp CAMOverUART_impl_1.mrp -hierrpt -gui

Design Summary
--------------

   Number of slice registers:  12 out of  5280 (<1%)
   Number of I/O registers:      0 out of   117 (0%)
   Number of LUT4s:            47 out of  5280 (1%)
      Number of logic LUT4s:              34
      Number of inserted feedthru LUT4s:   1
      Number of ripple logic:              6 (12 LUT4s)
   Number of IO sites used:   38 out of 39 (97%)
      Number of IO sites used for general PIO: 35
      Number of IO sites used for I3C: 0 out of 2 (0%)
      (note: If I3C is not used, its site can be used as general PIO)
      Number of IO sites used for PIO+I3C: 35 out of 36 (97%)
      Number of IO sites used for OD+RGB IO buffers: 3 out of 3 (100%)
      (note: If RGB LED drivers are not used, sites can be used as OD outputs,
       see TN1288 iCE40 LED Driver Usage Guide)
      Number of IO sites used for PIO+I3C+OD+RGB: 38 out of 39 (97%)
   Number of DSPs:             0 out of 8 (0%)
   Number of I2Cs:             0 out of 2 (0%)
   Number of High Speed OSCs:  1 out of 1 (100%)
   Number of Low Speed OSCs:   0 out of 1 (0%)
   Number of RGB PWM:          0 out of 1 (0%)
   Number of RGB Drivers:      0 out of 1 (0%)
   Number of SCL FILTERs:      0 out of 2 (0%)
   Number of SRAMs:            0 out of 4 (0%)
   Number of WARMBOOTs:        0 out of 1 (0%)
   Number of SPIs:             0 out of 2 (0%)
   Number of EBRs:             0 out of 30 (0%)
   Number of PLLs:             1 out of 1 (100%)
   Number of Clocks:  2
      Net clk_main: 12 loads, 12 rising, 0 falling (Driver: Pin
     my_PLL_inst.lscc_pll_inst.u_PLL_B/OUTGLOBAL)
      Net clk_48MHz: 1 loads, 1 rising, 0 falling (Driver: Pin my_HSOSC/CLKHF)
   Number of Clock Enables:  4
      Net taskSchedule.OutFlag_ioIR_Data3_UPLD_Done_N_63: 1 loads, 1 SLICEs
      Net VCC_net: 1 loads, 0 SLICEs
      Net taskSchedule.oIR_Shutdown_c_N_61: 1 loads, 1 SLICEs
      Net taskSchedule.step_i_0__N_47: 10 loads, 10 SLICEs
   Number of LSRs:  2
      Net taskSchedule.OutFlag_ioIR_Data3_UPLD_Done_N_64: 1 loads, 1 SLICEs
      Net taskSchedule.cfgEn1_N_66: 11 loads, 11 SLICEs
   Top 10 highest fanout non-clock nets:
      Net VCC_net: 15 loads

                                    Page 1





Design Summary (cont)
---------------------
      Net taskSchedule.cfgEn1_N_66: 11 loads
      Net taskSchedule.n307: 10 loads
      Net taskSchedule.step_i_0__N_47: 10 loads
      Net step_i[1]: 8 loads
      Net taskSchedule.step_i[2]_2: 8 loads
      Net step_i[0]: 6 loads
      Net taskSchedule.step_i[3]_2: 6 loads
      Net taskSchedule.step_i[4]_2: 6 loads
      Net taskSchedule.step_i[8]_2: 4 loads




   Number of warnings:  58
   Number of errors:    0

Design Errors/Warnings
----------------------

WARNING <1026001> - map:
     F:/MyTemporary/Github/GLPP2024/CAMOverUART/source/PhysicalIO.pdc (40) : No
     port matched 'iIR_Data[13]'.
WARNING <1026001> - map:
     F:/MyTemporary/Github/GLPP2024/CAMOverUART/source/PhysicalIO.pdc (41) : No
     port matched 'iIR_Data[12]'.
WARNING <1026001> - map:
     F:/MyTemporary/Github/GLPP2024/CAMOverUART/source/PhysicalIO.pdc (42) : No
     port matched 'iIR_Data[8]'.
WARNING <1026001> - map:
     F:/MyTemporary/Github/GLPP2024/CAMOverUART/source/PhysicalIO.pdc (43) : No
     port matched 'iIR_Data[11]'.
WARNING <1026001> - map:
     F:/MyTemporary/Github/GLPP2024/CAMOverUART/source/PhysicalIO.pdc (44) : No
     port matched 'iIR_Data[9]'.
WARNING <1026001> - map:
     F:/MyTemporary/Github/GLPP2024/CAMOverUART/source/PhysicalIO.pdc (45) : No
     port matched 'iIR_Data[10]'.
WARNING <1026001> - map:
     F:/MyTemporary/Github/GLPP2024/CAMOverUART/source/PhysicalIO.pdc (46) : No
     port matched 'iIR_Data[7]'.
WARNING <1026001> - map:
     F:/MyTemporary/Github/GLPP2024/CAMOverUART/source/PhysicalIO.pdc (47) : No
     port matched 'iIR_Data[6]'.
WARNING <1026001> - map:
     F:/MyTemporary/Github/GLPP2024/CAMOverUART/source/PhysicalIO.pdc (48) : No
     port matched 'iIR_Data[5]'.
WARNING <1026001> - map:
     F:/MyTemporary/Github/GLPP2024/CAMOverUART/source/PhysicalIO.pdc (49) : No
     port matched 'iIR_Data[4]'.
WARNING <1026001> - map:
     F:/MyTemporary/Github/GLPP2024/CAMOverUART/source/PhysicalIO.pdc (50) : No
     port matched 'iIR_Data[3]'.
WARNING <1026001> - map:
     F:/MyTemporary/Github/GLPP2024/CAMOverUART/source/PhysicalIO.pdc (51) : No
     port matched 'iIR_Data[2]'.
WARNING <1026001> - map:
     F:/MyTemporary/Github/GLPP2024/CAMOverUART/source/PhysicalIO.pdc (52) : No

                                    Page 2





Design Errors/Warnings (cont)
-----------------------------
     port matched 'iIR_Data[1]'.
WARNING <1026001> - map:
     F:/MyTemporary/Github/GLPP2024/CAMOverUART/source/PhysicalIO.pdc (53) : No
     port matched 'iIR_Data[0]'.
WARNING <1027013> - map: No port matched 'iIR_Data[13]'.
WARNING <1014301> - map: Can't resolve object 'iIR_Data[13]' in constraint
     'ldc_set_port -iobuf {IO_TYPE=LVCMOS18 DRIVE=NA} [get_ports
     {iIR_Data[13]}]'.
WARNING <1027013> - map: No port matched 'iIR_Data[12]'.
WARNING <1014301> - map: Can't resolve object 'iIR_Data[12]' in constraint
     'ldc_set_port -iobuf {IO_TYPE=LVCMOS18} [get_ports {iIR_Data[12]}]'.
WARNING <1027013> - map: No port matched 'iIR_Data[8]'.
WARNING <1014301> - map: Can't resolve object 'iIR_Data[8]' in constraint
     'ldc_set_port -iobuf {IO_TYPE=LVCMOS18} [get_ports {iIR_Data[8]}]'.
WARNING <1027013> - map: No port matched 'iIR_Data[11]'.
WARNING <1014301> - map: Can't resolve object 'iIR_Data[11]' in constraint
     'ldc_set_port -iobuf {IO_TYPE=LVCMOS18} [get_ports {iIR_Data[11]}]'.
WARNING <1027013> - map: No port matched 'iIR_Data[9]'.
WARNING <1014301> - map: Can't resolve object 'iIR_Data[9]' in constraint
     'ldc_set_port -iobuf {IO_TYPE=LVCMOS18} [get_ports {iIR_Data[9]}]'.
WARNING <1027013> - map: No port matched 'iIR_Data[10]'.
WARNING <1014301> - map: Can't resolve object 'iIR_Data[10]' in constraint
     'ldc_set_port -iobuf {IO_TYPE=LVCMOS18} [get_ports {iIR_Data[10]}]'.
WARNING <1027013> - map: No port matched 'iIR_Data[7]'.
WARNING <1014301> - map: Can't resolve object 'iIR_Data[7]' in constraint
     'ldc_set_port -iobuf {IO_TYPE=LVCMOS18} [get_ports {iIR_Data[7]}]'.
WARNING <1027013> - map: No port matched 'iIR_Data[6]'.
WARNING <1014301> - map: Can't resolve object 'iIR_Data[6]' in constraint
     'ldc_set_port -iobuf {IO_TYPE=LVCMOS18} [get_ports {iIR_Data[6]}]'.
WARNING <1027013> - map: No port matched 'iIR_Data[5]'.
WARNING <1014301> - map: Can't resolve object 'iIR_Data[5]' in constraint
     'ldc_set_port -iobuf {IO_TYPE=LVCMOS18} [get_ports {iIR_Data[5]}]'.
WARNING <1027013> - map: No port matched 'iIR_Data[4]'.
WARNING <1014301> - map: Can't resolve object 'iIR_Data[4]' in constraint
     'ldc_set_port -iobuf {IO_TYPE=LVCMOS18} [get_ports {iIR_Data[4]}]'.
WARNING <1027013> - map: No port matched 'iIR_Data[3]'.
WARNING <1014301> - map: Can't resolve object 'iIR_Data[3]' in constraint
     'ldc_set_port -iobuf {IO_TYPE=LVCMOS18} [get_ports {iIR_Data[3]}]'.
WARNING <1027013> - map: No port matched 'iIR_Data[2]'.
WARNING <1014301> - map: Can't resolve object 'iIR_Data[2]' in constraint
     'ldc_set_port -iobuf {IO_TYPE=LVCMOS18} [get_ports {iIR_Data[2]}]'.
WARNING <1027013> - map: No port matched 'iIR_Data[1]'.
WARNING <1014301> - map: Can't resolve object 'iIR_Data[1]' in constraint
     'ldc_set_port -iobuf {IO_TYPE=LVCMOS18} [get_ports {iIR_Data[1]}]'.
WARNING <1027013> - map: No port matched 'iIR_Data[0]'.
WARNING <1014301> - map: Can't resolve object 'iIR_Data[0]' in constraint
     'ldc_set_port -iobuf {IO_TYPE=LVCMOS18} [get_ports {iIR_Data[0]}]'.
WARNING <1011001> - map: Remove invalid constraint 'ldc_set_port -iobuf
     {IO_TYPE=LVCMOS18 DRIVE=NA} [get_ports {iIR_Data[13]}]'.
WARNING <1011001> - map: Remove invalid constraint 'ldc_set_port -iobuf
     {IO_TYPE=LVCMOS18} [get_ports {iIR_Data[12]}]'.
WARNING <1011001> - map: Remove invalid constraint 'ldc_set_port -iobuf
     {IO_TYPE=LVCMOS18} [get_ports {iIR_Data[8]}]'.
WARNING <1011001> - map: Remove invalid constraint 'ldc_set_port -iobuf
     {IO_TYPE=LVCMOS18} [get_ports {iIR_Data[11]}]'.
WARNING <1011001> - map: Remove invalid constraint 'ldc_set_port -iobuf
     {IO_TYPE=LVCMOS18} [get_ports {iIR_Data[9]}]'.

                                    Page 3





Design Errors/Warnings (cont)
-----------------------------
WARNING <1011001> - map: Remove invalid constraint 'ldc_set_port -iobuf
     {IO_TYPE=LVCMOS18} [get_ports {iIR_Data[10]}]'.
WARNING <1011001> - map: Remove invalid constraint 'ldc_set_port -iobuf
     {IO_TYPE=LVCMOS18} [get_ports {iIR_Data[7]}]'.
WARNING <1011001> - map: Remove invalid constraint 'ldc_set_port -iobuf
     {IO_TYPE=LVCMOS18} [get_ports {iIR_Data[6]}]'.
WARNING <1011001> - map: Remove invalid constraint 'ldc_set_port -iobuf
     {IO_TYPE=LVCMOS18} [get_ports {iIR_Data[5]}]'.
WARNING <1011001> - map: Remove invalid constraint 'ldc_set_port -iobuf
     {IO_TYPE=LVCMOS18} [get_ports {iIR_Data[4]}]'.
WARNING <1011001> - map: Remove invalid constraint 'ldc_set_port -iobuf
     {IO_TYPE=LVCMOS18} [get_ports {iIR_Data[3]}]'.
WARNING <1011001> - map: Remove invalid constraint 'ldc_set_port -iobuf
     {IO_TYPE=LVCMOS18} [get_ports {iIR_Data[2]}]'.
WARNING <1011001> - map: Remove invalid constraint 'ldc_set_port -iobuf
     {IO_TYPE=LVCMOS18} [get_ports {iIR_Data[1]}]'.
WARNING <1011001> - map: Remove invalid constraint 'ldc_set_port -iobuf
     {IO_TYPE=LVCMOS18} [get_ports {iIR_Data[0]}]'.
WARNING <71003020> - map: Top module port 'iDBG_UART_Rx' does not connect to
     anything.
WARNING <71003020> - map: Top module port 'iDBG_UART_Rx' does not connect to
     anything.

IO (PIO) Attributes
-------------------

+---------------------+-----------+-----------+-------+-------+-----------+
| IO Name             | Direction | Levelmode |  IO   |  IO   | Special   |
|                     |           |  IO_TYPE  |  REG  |  DDR  | IO Buffer |
+---------------------+-----------+-----------+-------+-------+-----------+
| ioIR_Data3_UPLD_Done| BIDIR     | LVCMOS18  |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| ioPSRAM_DATA[7]     | BIDIR     | LVCMOS18  |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| ioPSRAM_DATA[0]     | BIDIR     | LVCMOS18  |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| ioPSRAM_DATA[1]     | BIDIR     | LVCMOS18  |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| ioPSRAM_DATA[2]     | BIDIR     | LVCMOS18  |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| ioPSRAM_DATA[3]     | BIDIR     | LVCMOS18  |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| ioPSRAM_DATA[4]     | BIDIR     | LVCMOS18  |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| ioPSRAM_DATA[5]     | BIDIR     | LVCMOS18  |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| ioPSRAM_DATA[6]     | BIDIR     | LVCMOS18  |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| oPSRAM_CLK          | OUTPUT    | LVCMOS18  |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| oPSRAM_DQS          | OUTPUT    | LVCMOS18  |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| oPSRAM_CE           | OUTPUT    | LVCMOS18  |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| oPSRAM_RST          | OUTPUT    | LVCMOS18  |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| oIR_Shutdown        | OUTPUT    | LVCMOS18  |       |       |           |

                                    Page 4





IO (PIO) Attributes (cont)
--------------------------
+---------------------+-----------+-----------+-------+-------+-----------+
| oIR_UART_Tx         | OUTPUT    | LVCMOS18  |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| oMUX_SEL[1]         | OUTPUT    | LVCMOS18  |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| oMUX_SEL[0]         | OUTPUT    | LVCMOS18  |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| oDBG_UART_Tx        | OUTPUT    | LVCMOS18  |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| ioIR_Data1_UP_UART_Tx| INPUT     | LVCMOS18  |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| iIR_Data2_UP_UART_Rx| INPUT     | LVCMOS18  |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| iIR_Data4           | INPUT     | LVCMOS18  |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| ioIR_Data5_CFG_UART_Tx| INPUT     | LVCMOS18  |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| iIR_Data6_CFG_UART_Rx| INPUT     | LVCMOS18  |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| iIR_Data7           | INPUT     | LVCMOS18  |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| iIR_Data8           | INPUT     | LVCMOS18  |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| iIR_Data9           | INPUT     | LVCMOS18  |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| iIR_Data10          | INPUT     | LVCMOS18  |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| iIR_Data11          | INPUT     | LVCMOS18  |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| iIR_Data12          | INPUT     | LVCMOS18  |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| iIR_Data13          | INPUT     | LVCMOS18  |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| iIR_Data14          | INPUT     | LVCMOS18  |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| iIR_PClk            | INPUT     | LVCMOS18  |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| iIR_VSync           | INPUT     | LVCMOS18  |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| iIR_HSync           | INPUT     | LVCMOS18  |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| iIR_UART_Rx         | INPUT     | LVCMOS18  |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| oLED_Configuring    | OUTPUT    | LVCMOS18  |       |       | OD        |
+---------------------+-----------+-----------+-------+-------+-----------+
| oLED_Capturing      | OUTPUT    | LVCMOS18  |       |       | OD        |
+---------------------+-----------+-----------+-------+-------+-----------+
| oLED_Uploading      | OUTPUT    | LVCMOS18  |       |       | OD        |
+---------------------+-----------+-----------+-------+-------+-----------+

Removed logic
-------------

Block LessThan_66_i4_3_lut undriven or does not drive anything - clipped.
Block i705_4_lut undriven or does not drive anything - clipped.
Block i12_4_lut undriven or does not drive anything - clipped.
Block i715_4_lut undriven or does not drive anything - clipped.

                                    Page 5





Removed logic (cont)
--------------------
Block i713_3_lut undriven or does not drive anything - clipped.
Block i712_3_lut undriven or does not drive anything - clipped.
Block rd_addr_r_2__I_0_2_4_lut undriven or does not drive anything - clipped.
Block taskSchedule/i64_3_lut was optimized away.

PLL/DLL Summary
---------------

PLL 1:                                 Pin/Node Value
  PLL Instance Name:
       my_PLL_inst/lscc_pll_inst/u_PLL_B
  Input Reference Clock:               NODE     clk_48MHz
  Output Clock(CoreA):                          NONE
  Output Clock(GlobalA):               NODE     clk_main
  Output Clock(CoreB):                          NONE
  Output Clock(GlobalB):                        NONE
  Feedback input:                      NODE
       my_PLL_inst.lscc_pll_inst.feedback_w
  Internal Feedback output:            NODE
       my_PLL_inst.lscc_pll_inst.feedback_w
  BYPASS signal:                                GND
  LATCH signal:                                 GND
  Lock Signal:                         NODE     sig_000.FeedThruLUT
  Input Clock Frequency (MHz):                  NA
  Reference Divider:                            2
  Feedback Divider:                             49
  VCO Divider:                                  2
  ENABLE_ICEGATE_PORTA:                         0
  ENABLE_ICEGATE_PORTB:                         0
  PLLOUT_SELECT_PORTA:                          GENCLK
  PLLOUT_SELECT_PORTB:                          GENCLK
  SHIFTREG_DIV_MODE:                            0
  DELAY_ADJUSTMENT_MODE_RELATIVE:               FIXED
  FDA_RELATIVE:                                 0
  FEEDBACK_PATH:                                SIMPLE
  DELAY_ADJUSTMENT_MODE_FEEDBACK:               FIXED
  FDA_FEEDBACK:                                 0
  FILTER_RANGE:                                 1
  EXTERNAL_DIVIDE_FACTOR:                       NONE
  TEST Mode:                                    0

OSC Summary
-----------

OSC 1:                                 Pin/Node Value
  OSC Instance Name:                            my_HSOSC
  Power UP:                            NODE     VCC_net
  Enable Signal:                       NODE     VCC_net
  OSC Output:                          NODE     clk_48MHz
  DIV Setting:                                  00

ASIC Components
---------------

Instance Name: my_PLL_inst/lscc_pll_inst/u_PLL_B
         Type: PLL
Instance Name: my_HSOSC

                                    Page 6





ASIC Components (cont)
----------------------
         Type: HFOSC

Constraint Summary
------------------

   Total number of constraints: 94
   Total number of constraints dropped: 14

Run Time and Memory Usage
-------------------------

   Total CPU Time: 0 secs
   Total REAL Time: 0 secs
   Peak Memory Usage: 58 MB












































                                    Page 7


Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995
     AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent
     Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems
     All rights reserved.
Copyright (c) 2002-2023 Lattice Semiconductor
     Corporation,  All rights reserved.
