Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (lin64) Build 1909853 Thu Jun 15 18:39:10 MDT 2017
| Date         : Thu Nov 23 15:02:49 2017
| Host         : tlinux running 64-bit Ubuntu 16.04.3 LTS
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file top_timing_summary_routed.rpt -rpx top_timing_summary_routed.rpx
| Design       : top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.17 2017-05-11
-----------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.262        0.000                      0                25624        0.042        0.000                      0                25624        3.000        0.000                       0                 11608  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         
  clk        {0.000 10.000}     20.000          50.000          
  clk_fb     {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                                                                                                                                                     3.000        0.000                       0                     1  
  clk               3.262        0.000                      0                25600        0.042        0.000                      0                25600        9.500        0.000                       0                 11605  
  clk_fb                                                                                                                                                        8.751        0.000                       0                     2  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk                clk                     17.914        0.000                      0                   24        0.433        0.000                      0                   24  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100mhz }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  clock_divider_inst_0/PLLE2_BASE_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y2  clock_divider_inst_0/PLLE2_BASE_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  clock_divider_inst_0/PLLE2_BASE_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  clock_divider_inst_0/PLLE2_BASE_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  clock_divider_inst_0/PLLE2_BASE_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  clock_divider_inst_0/PLLE2_BASE_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        3.262ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.042ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.262ns  (required time - arrival time)
  Source:                 accelerator_inst_0/FSM_sequential_acc_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            memory3_inst_0/ram_reg_0_8/ADDRARDADDR[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        16.177ns  (logic 0.642ns (3.968%)  route 15.535ns (96.032%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.124ns = ( 26.124 - 20.000 ) 
    Source Clock Delay      (SCD):    6.269ns
    Clock Pessimism Removal (CPR):    0.239ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.735    clock_divider_inst_0/clk_100mhz_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.823 r  clock_divider_inst_0/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.713     4.536    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  clk_BUFG_inst/O
                         net (fo=11603, routed)       1.636     6.269    accelerator_inst_0/clk_BUFG
    SLICE_X30Y64         FDRE                                         r  accelerator_inst_0/FSM_sequential_acc_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y64         FDRE (Prop_fdre_C_Q)         0.518     6.787 r  accelerator_inst_0/FSM_sequential_acc_state_reg[1]/Q
                         net (fo=2834, routed)        6.718    13.504    accelerator_inst_0/acc_state[1]
    SLICE_X68Y34         LUT6 (Prop_lut6_I5_O)        0.124    13.628 r  accelerator_inst_0/ram_reg_0_0_i_19/O
                         net (fo=32, routed)          8.818    22.446    memory3_inst_0/ADDRARDADDR[0]
    RAMB36_X0Y2          RAMB36E1                                     r  memory3_inst_0/ram_reg_0_8/ADDRARDADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.181    22.592    clock_divider_inst_0/clk_100mhz_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.675 r  clock_divider_inst_0/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.634    24.309    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.400 r  clk_BUFG_inst/O
                         net (fo=11603, routed)       1.723    26.124    memory3_inst_0/clk_BUFG
    RAMB36_X0Y2          RAMB36E1                                     r  memory3_inst_0/ram_reg_0_8/CLKARDCLK
                         clock pessimism              0.239    26.363    
                         clock uncertainty           -0.089    26.274    
    RAMB36_X0Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[0])
                                                     -0.566    25.708    memory3_inst_0/ram_reg_0_8
  -------------------------------------------------------------------
                         required time                         25.708    
                         arrival time                         -22.446    
  -------------------------------------------------------------------
                         slack                                  3.262    

Slack (MET) :             3.360ns  (required time - arrival time)
  Source:                 accelerator_inst_0/FSM_sequential_acc_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            memory3_inst_0/ram_reg_0_8/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        16.079ns  (logic 0.642ns (3.993%)  route 15.437ns (96.007%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.124ns = ( 26.124 - 20.000 ) 
    Source Clock Delay      (SCD):    6.269ns
    Clock Pessimism Removal (CPR):    0.239ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.735    clock_divider_inst_0/clk_100mhz_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.823 r  clock_divider_inst_0/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.713     4.536    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  clk_BUFG_inst/O
                         net (fo=11603, routed)       1.636     6.269    accelerator_inst_0/clk_BUFG
    SLICE_X30Y63         FDRE                                         r  accelerator_inst_0/FSM_sequential_acc_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y63         FDRE (Prop_fdre_C_Q)         0.518     6.787 r  accelerator_inst_0/FSM_sequential_acc_state_reg[2]/Q
                         net (fo=2832, routed)        6.959    13.745    accelerator_inst_0/acc_state[2]
    SLICE_X64Y33         LUT6 (Prop_lut6_I2_O)        0.124    13.869 r  accelerator_inst_0/ram_reg_0_0_i_12/O
                         net (fo=32, routed)          8.478    22.347    memory3_inst_0/ADDRARDADDR[7]
    RAMB36_X0Y2          RAMB36E1                                     r  memory3_inst_0/ram_reg_0_8/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.181    22.592    clock_divider_inst_0/clk_100mhz_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.675 r  clock_divider_inst_0/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.634    24.309    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.400 r  clk_BUFG_inst/O
                         net (fo=11603, routed)       1.723    26.124    memory3_inst_0/clk_BUFG
    RAMB36_X0Y2          RAMB36E1                                     r  memory3_inst_0/ram_reg_0_8/CLKARDCLK
                         clock pessimism              0.239    26.363    
                         clock uncertainty           -0.089    26.274    
    RAMB36_X0Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.566    25.708    memory3_inst_0/ram_reg_0_8
  -------------------------------------------------------------------
                         required time                         25.708    
                         arrival time                         -22.347    
  -------------------------------------------------------------------
                         slack                                  3.360    

Slack (MET) :             3.513ns  (required time - arrival time)
  Source:                 accelerator_inst_0/FSM_sequential_acc_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            memory3_inst_0/ram_reg_0_31/ADDRARDADDR[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        15.914ns  (logic 0.642ns (4.034%)  route 15.272ns (95.966%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.112ns = ( 26.112 - 20.000 ) 
    Source Clock Delay      (SCD):    6.269ns
    Clock Pessimism Removal (CPR):    0.239ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.735    clock_divider_inst_0/clk_100mhz_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.823 r  clock_divider_inst_0/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.713     4.536    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  clk_BUFG_inst/O
                         net (fo=11603, routed)       1.636     6.269    accelerator_inst_0/clk_BUFG
    SLICE_X30Y64         FDRE                                         r  accelerator_inst_0/FSM_sequential_acc_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y64         FDRE (Prop_fdre_C_Q)         0.518     6.787 r  accelerator_inst_0/FSM_sequential_acc_state_reg[1]/Q
                         net (fo=2834, routed)        6.718    13.504    accelerator_inst_0/acc_state[1]
    SLICE_X68Y34         LUT6 (Prop_lut6_I5_O)        0.124    13.628 r  accelerator_inst_0/ram_reg_0_0_i_19/O
                         net (fo=32, routed)          8.554    22.183    memory3_inst_0/ADDRARDADDR[0]
    RAMB36_X0Y4          RAMB36E1                                     r  memory3_inst_0/ram_reg_0_31/ADDRARDADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.181    22.592    clock_divider_inst_0/clk_100mhz_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.675 r  clock_divider_inst_0/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.634    24.309    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.400 r  clk_BUFG_inst/O
                         net (fo=11603, routed)       1.711    26.112    memory3_inst_0/clk_BUFG
    RAMB36_X0Y4          RAMB36E1                                     r  memory3_inst_0/ram_reg_0_31/CLKARDCLK
                         clock pessimism              0.239    26.351    
                         clock uncertainty           -0.089    26.262    
    RAMB36_X0Y4          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[0])
                                                     -0.566    25.696    memory3_inst_0/ram_reg_0_31
  -------------------------------------------------------------------
                         required time                         25.696    
                         arrival time                         -22.183    
  -------------------------------------------------------------------
                         slack                                  3.513    

Slack (MET) :             3.559ns  (required time - arrival time)
  Source:                 accelerator_inst_0/FSM_sequential_acc_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            memory3_inst_0/ram_reg_1_26/ADDRARDADDR[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        15.791ns  (logic 0.642ns (4.066%)  route 15.149ns (95.934%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.962ns = ( 25.962 - 20.000 ) 
    Source Clock Delay      (SCD):    6.269ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.735    clock_divider_inst_0/clk_100mhz_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.823 r  clock_divider_inst_0/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.713     4.536    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  clk_BUFG_inst/O
                         net (fo=11603, routed)       1.636     6.269    accelerator_inst_0/clk_BUFG
    SLICE_X30Y64         FDRE                                         r  accelerator_inst_0/FSM_sequential_acc_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y64         FDRE (Prop_fdre_C_Q)         0.518     6.787 r  accelerator_inst_0/FSM_sequential_acc_state_reg[1]/Q
                         net (fo=2834, routed)        6.711    13.498    accelerator_inst_0/acc_state[1]
    SLICE_X68Y34         LUT6 (Prop_lut6_I5_O)        0.124    13.622 r  accelerator_inst_0/ram_reg_1_0_i_19/O
                         net (fo=32, routed)          8.438    22.059    memory3_inst_0/addra[0]
    RAMB36_X0Y19         RAMB36E1                                     r  memory3_inst_0/ram_reg_1_26/ADDRARDADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.181    22.592    clock_divider_inst_0/clk_100mhz_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.675 r  clock_divider_inst_0/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.634    24.309    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.400 r  clk_BUFG_inst/O
                         net (fo=11603, routed)       1.562    25.962    memory3_inst_0/clk_BUFG
    RAMB36_X0Y19         RAMB36E1                                     r  memory3_inst_0/ram_reg_1_26/CLKARDCLK
                         clock pessimism              0.311    26.273    
                         clock uncertainty           -0.089    26.184    
    RAMB36_X0Y19         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[0])
                                                     -0.566    25.618    memory3_inst_0/ram_reg_1_26
  -------------------------------------------------------------------
                         required time                         25.618    
                         arrival time                         -22.059    
  -------------------------------------------------------------------
                         slack                                  3.559    

Slack (MET) :             3.587ns  (required time - arrival time)
  Source:                 accelerator_inst_0/FSM_sequential_acc_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            memory3_inst_0/ram_reg_1_18/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        15.858ns  (logic 0.642ns (4.048%)  route 15.216ns (95.952%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.130ns = ( 26.130 - 20.000 ) 
    Source Clock Delay      (SCD):    6.269ns
    Clock Pessimism Removal (CPR):    0.239ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.735    clock_divider_inst_0/clk_100mhz_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.823 r  clock_divider_inst_0/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.713     4.536    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  clk_BUFG_inst/O
                         net (fo=11603, routed)       1.636     6.269    accelerator_inst_0/clk_BUFG
    SLICE_X30Y63         FDRE                                         r  accelerator_inst_0/FSM_sequential_acc_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y63         FDRE (Prop_fdre_C_Q)         0.518     6.787 r  accelerator_inst_0/FSM_sequential_acc_state_reg[2]/Q
                         net (fo=2832, routed)        7.004    13.790    accelerator_inst_0/acc_state[2]
    SLICE_X64Y34         LUT6 (Prop_lut6_I2_O)        0.124    13.914 r  accelerator_inst_0/ram_reg_1_0_i_8/O
                         net (fo=32, routed)          8.212    22.127    memory3_inst_0/addra[11]
    RAMB36_X0Y9          RAMB36E1                                     r  memory3_inst_0/ram_reg_1_18/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.181    22.592    clock_divider_inst_0/clk_100mhz_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.675 r  clock_divider_inst_0/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.634    24.309    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.400 r  clk_BUFG_inst/O
                         net (fo=11603, routed)       1.729    26.130    memory3_inst_0/clk_BUFG
    RAMB36_X0Y9          RAMB36E1                                     r  memory3_inst_0/ram_reg_1_18/CLKARDCLK
                         clock pessimism              0.239    26.369    
                         clock uncertainty           -0.089    26.280    
    RAMB36_X0Y9          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566    25.714    memory3_inst_0/ram_reg_1_18
  -------------------------------------------------------------------
                         required time                         25.714    
                         arrival time                         -22.127    
  -------------------------------------------------------------------
                         slack                                  3.587    

Slack (MET) :             3.606ns  (required time - arrival time)
  Source:                 accelerator_inst_0/FSM_sequential_acc_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            memory3_inst_0/ram_reg_1_17/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        15.741ns  (logic 0.642ns (4.079%)  route 15.099ns (95.921%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.959ns = ( 25.959 - 20.000 ) 
    Source Clock Delay      (SCD):    6.269ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.735    clock_divider_inst_0/clk_100mhz_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.823 r  clock_divider_inst_0/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.713     4.536    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  clk_BUFG_inst/O
                         net (fo=11603, routed)       1.636     6.269    accelerator_inst_0/clk_BUFG
    SLICE_X30Y63         FDRE                                         r  accelerator_inst_0/FSM_sequential_acc_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y63         FDRE (Prop_fdre_C_Q)         0.518     6.787 r  accelerator_inst_0/FSM_sequential_acc_state_reg[2]/Q
                         net (fo=2832, routed)        7.004    13.790    accelerator_inst_0/acc_state[2]
    SLICE_X64Y34         LUT6 (Prop_lut6_I2_O)        0.124    13.914 r  accelerator_inst_0/ram_reg_1_0_i_8/O
                         net (fo=32, routed)          8.095    22.009    memory3_inst_0/addra[11]
    RAMB36_X0Y11         RAMB36E1                                     r  memory3_inst_0/ram_reg_1_17/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.181    22.592    clock_divider_inst_0/clk_100mhz_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.675 r  clock_divider_inst_0/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.634    24.309    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.400 r  clk_BUFG_inst/O
                         net (fo=11603, routed)       1.559    25.959    memory3_inst_0/clk_BUFG
    RAMB36_X0Y11         RAMB36E1                                     r  memory3_inst_0/ram_reg_1_17/CLKARDCLK
                         clock pessimism              0.311    26.270    
                         clock uncertainty           -0.089    26.181    
    RAMB36_X0Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566    25.615    memory3_inst_0/ram_reg_1_17
  -------------------------------------------------------------------
                         required time                         25.615    
                         arrival time                         -22.009    
  -------------------------------------------------------------------
                         slack                                  3.606    

Slack (MET) :             3.612ns  (required time - arrival time)
  Source:                 accelerator_inst_0/FSM_sequential_acc_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            memory3_inst_0/ram_reg_0_18/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        15.832ns  (logic 0.642ns (4.055%)  route 15.190ns (95.945%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.129ns = ( 26.129 - 20.000 ) 
    Source Clock Delay      (SCD):    6.269ns
    Clock Pessimism Removal (CPR):    0.239ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.735    clock_divider_inst_0/clk_100mhz_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.823 r  clock_divider_inst_0/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.713     4.536    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  clk_BUFG_inst/O
                         net (fo=11603, routed)       1.636     6.269    accelerator_inst_0/clk_BUFG
    SLICE_X30Y63         FDRE                                         r  accelerator_inst_0/FSM_sequential_acc_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y63         FDRE (Prop_fdre_C_Q)         0.518     6.787 r  accelerator_inst_0/FSM_sequential_acc_state_reg[2]/Q
                         net (fo=2832, routed)        7.011    13.798    accelerator_inst_0/acc_state[2]
    SLICE_X64Y34         LUT6 (Prop_lut6_I2_O)        0.124    13.922 r  accelerator_inst_0/ram_reg_0_0_i_8/O
                         net (fo=32, routed)          8.179    22.101    memory3_inst_0/ADDRARDADDR[11]
    RAMB36_X0Y8          RAMB36E1                                     r  memory3_inst_0/ram_reg_0_18/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.181    22.592    clock_divider_inst_0/clk_100mhz_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.675 r  clock_divider_inst_0/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.634    24.309    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.400 r  clk_BUFG_inst/O
                         net (fo=11603, routed)       1.728    26.129    memory3_inst_0/clk_BUFG
    RAMB36_X0Y8          RAMB36E1                                     r  memory3_inst_0/ram_reg_0_18/CLKARDCLK
                         clock pessimism              0.239    26.368    
                         clock uncertainty           -0.089    26.279    
    RAMB36_X0Y8          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566    25.713    memory3_inst_0/ram_reg_0_18
  -------------------------------------------------------------------
                         required time                         25.713    
                         arrival time                         -22.101    
  -------------------------------------------------------------------
                         slack                                  3.612    

Slack (MET) :             3.616ns  (required time - arrival time)
  Source:                 accelerator_inst_0/FSM_sequential_acc_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            memory3_inst_0/ram_reg_0_17/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        15.732ns  (logic 0.642ns (4.081%)  route 15.090ns (95.919%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.961ns = ( 25.961 - 20.000 ) 
    Source Clock Delay      (SCD):    6.269ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.735    clock_divider_inst_0/clk_100mhz_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.823 r  clock_divider_inst_0/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.713     4.536    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  clk_BUFG_inst/O
                         net (fo=11603, routed)       1.636     6.269    accelerator_inst_0/clk_BUFG
    SLICE_X30Y63         FDRE                                         r  accelerator_inst_0/FSM_sequential_acc_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y63         FDRE (Prop_fdre_C_Q)         0.518     6.787 r  accelerator_inst_0/FSM_sequential_acc_state_reg[2]/Q
                         net (fo=2832, routed)        7.011    13.798    accelerator_inst_0/acc_state[2]
    SLICE_X64Y34         LUT6 (Prop_lut6_I2_O)        0.124    13.922 r  accelerator_inst_0/ram_reg_0_0_i_8/O
                         net (fo=32, routed)          8.079    22.001    memory3_inst_0/ADDRARDADDR[11]
    RAMB36_X0Y10         RAMB36E1                                     r  memory3_inst_0/ram_reg_0_17/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.181    22.592    clock_divider_inst_0/clk_100mhz_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.675 r  clock_divider_inst_0/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.634    24.309    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.400 r  clk_BUFG_inst/O
                         net (fo=11603, routed)       1.561    25.961    memory3_inst_0/clk_BUFG
    RAMB36_X0Y10         RAMB36E1                                     r  memory3_inst_0/ram_reg_0_17/CLKARDCLK
                         clock pessimism              0.311    26.272    
                         clock uncertainty           -0.089    26.183    
    RAMB36_X0Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566    25.617    memory3_inst_0/ram_reg_0_17
  -------------------------------------------------------------------
                         required time                         25.617    
                         arrival time                         -22.001    
  -------------------------------------------------------------------
                         slack                                  3.616    

Slack (MET) :             3.732ns  (required time - arrival time)
  Source:                 accelerator_inst_0/FSM_sequential_acc_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            memory3_inst_0/ram_reg_1_8/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        15.701ns  (logic 0.642ns (4.089%)  route 15.059ns (95.911%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.118ns = ( 26.118 - 20.000 ) 
    Source Clock Delay      (SCD):    6.269ns
    Clock Pessimism Removal (CPR):    0.239ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.735    clock_divider_inst_0/clk_100mhz_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.823 r  clock_divider_inst_0/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.713     4.536    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  clk_BUFG_inst/O
                         net (fo=11603, routed)       1.636     6.269    accelerator_inst_0/clk_BUFG
    SLICE_X30Y63         FDRE                                         r  accelerator_inst_0/FSM_sequential_acc_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y63         FDRE (Prop_fdre_C_Q)         0.518     6.787 r  accelerator_inst_0/FSM_sequential_acc_state_reg[2]/Q
                         net (fo=2832, routed)        6.786    13.573    accelerator_inst_0/acc_state[2]
    SLICE_X64Y33         LUT6 (Prop_lut6_I2_O)        0.124    13.697 r  accelerator_inst_0/ram_reg_1_0_i_12/O
                         net (fo=32, routed)          8.273    21.970    memory3_inst_0/addra[7]
    RAMB36_X0Y3          RAMB36E1                                     r  memory3_inst_0/ram_reg_1_8/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.181    22.592    clock_divider_inst_0/clk_100mhz_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.675 r  clock_divider_inst_0/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.634    24.309    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.400 r  clk_BUFG_inst/O
                         net (fo=11603, routed)       1.717    26.118    memory3_inst_0/clk_BUFG
    RAMB36_X0Y3          RAMB36E1                                     r  memory3_inst_0/ram_reg_1_8/CLKARDCLK
                         clock pessimism              0.239    26.357    
                         clock uncertainty           -0.089    26.268    
    RAMB36_X0Y3          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.566    25.702    memory3_inst_0/ram_reg_1_8
  -------------------------------------------------------------------
                         required time                         25.702    
                         arrival time                         -21.970    
  -------------------------------------------------------------------
                         slack                                  3.732    

Slack (MET) :             3.848ns  (required time - arrival time)
  Source:                 accelerator_inst_0/FSM_sequential_acc_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            memory3_inst_0/ram_reg_0_31/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        15.580ns  (logic 0.642ns (4.121%)  route 14.938ns (95.879%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.112ns = ( 26.112 - 20.000 ) 
    Source Clock Delay      (SCD):    6.269ns
    Clock Pessimism Removal (CPR):    0.239ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.735    clock_divider_inst_0/clk_100mhz_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.823 r  clock_divider_inst_0/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.713     4.536    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  clk_BUFG_inst/O
                         net (fo=11603, routed)       1.636     6.269    accelerator_inst_0/clk_BUFG
    SLICE_X30Y63         FDRE                                         r  accelerator_inst_0/FSM_sequential_acc_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y63         FDRE (Prop_fdre_C_Q)         0.518     6.787 r  accelerator_inst_0/FSM_sequential_acc_state_reg[2]/Q
                         net (fo=2832, routed)        6.959    13.745    accelerator_inst_0/acc_state[2]
    SLICE_X64Y33         LUT6 (Prop_lut6_I2_O)        0.124    13.869 r  accelerator_inst_0/ram_reg_0_0_i_12/O
                         net (fo=32, routed)          7.979    21.848    memory3_inst_0/ADDRARDADDR[7]
    RAMB36_X0Y4          RAMB36E1                                     r  memory3_inst_0/ram_reg_0_31/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.181    22.592    clock_divider_inst_0/clk_100mhz_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.675 r  clock_divider_inst_0/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.634    24.309    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.400 r  clk_BUFG_inst/O
                         net (fo=11603, routed)       1.711    26.112    memory3_inst_0/clk_BUFG
    RAMB36_X0Y4          RAMB36E1                                     r  memory3_inst_0/ram_reg_0_31/CLKARDCLK
                         clock pessimism              0.239    26.351    
                         clock uncertainty           -0.089    26.262    
    RAMB36_X0Y4          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.566    25.696    memory3_inst_0/ram_reg_0_31
  -------------------------------------------------------------------
                         required time                         25.696    
                         arrival time                         -21.848    
  -------------------------------------------------------------------
                         slack                                  3.848    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 accelerator_inst_0/img_calc_buf_reg[1][193][0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            accelerator_inst_0/img_calc_buf_reg[2][193][0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.164ns (44.189%)  route 0.207ns (55.811%))
  Logic Levels:           0  
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.398ns
    Source Clock Delay      (SCD):    1.840ns
    Clock Pessimism Removal (CPR):    0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clock_divider_inst_0/clk_100mhz_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  clock_divider_inst_0/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.514     1.254    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  clk_BUFG_inst/O
                         net (fo=11603, routed)       0.561     1.840    accelerator_inst_0/clk_BUFG
    SLICE_X58Y100        FDRE                                         r  accelerator_inst_0/img_calc_buf_reg[1][193][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y100        FDRE (Prop_fdre_C_Q)         0.164     2.004 r  accelerator_inst_0/img_calc_buf_reg[1][193][0]/Q
                         net (fo=4, routed)           0.207     2.212    accelerator_inst_0/img_calc_buf_reg[1][193]__0[0]
    SLICE_X58Y99         FDRE                                         r  accelerator_inst_0/img_calc_buf_reg[2][193][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.919    clock_divider_inst_0/clk_100mhz_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.972 r  clock_divider_inst_0/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.560     1.531    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  clk_BUFG_inst/O
                         net (fo=11603, routed)       0.838     2.398    accelerator_inst_0/clk_BUFG
    SLICE_X58Y99         FDRE                                         r  accelerator_inst_0/img_calc_buf_reg[2][193][0]/C
                         clock pessimism             -0.280     2.117    
    SLICE_X58Y99         FDRE (Hold_fdre_C_D)         0.052     2.169    accelerator_inst_0/img_calc_buf_reg[2][193][0]
  -------------------------------------------------------------------
                         required time                         -2.169    
                         arrival time                           2.212    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 accelerator_inst_0/img_calc_buf_reg[0][281][2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            accelerator_inst_0/img_calc_buf_reg[1][281][2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.141ns (45.070%)  route 0.172ns (54.930%))
  Logic Levels:           0  
  Clock Path Skew:        0.200ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.401ns
    Source Clock Delay      (SCD):    1.915ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clock_divider_inst_0/clk_100mhz_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  clock_divider_inst_0/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.514     1.254    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  clk_BUFG_inst/O
                         net (fo=11603, routed)       0.635     1.915    accelerator_inst_0/clk_BUFG
    SLICE_X65Y48         FDRE                                         r  accelerator_inst_0/img_calc_buf_reg[0][281][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y48         FDRE (Prop_fdre_C_Q)         0.141     2.056 r  accelerator_inst_0/img_calc_buf_reg[0][281][2]/Q
                         net (fo=9, routed)           0.172     2.228    accelerator_inst_0/img_calc_buf_reg[0][281]__0[2]
    SLICE_X65Y50         FDRE                                         r  accelerator_inst_0/img_calc_buf_reg[1][281][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.919    clock_divider_inst_0/clk_100mhz_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.972 r  clock_divider_inst_0/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.560     1.531    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  clk_BUFG_inst/O
                         net (fo=11603, routed)       0.841     2.401    accelerator_inst_0/clk_BUFG
    SLICE_X65Y50         FDRE                                         r  accelerator_inst_0/img_calc_buf_reg[1][281][2]/C
                         clock pessimism             -0.285     2.115    
    SLICE_X65Y50         FDRE (Hold_fdre_C_D)         0.070     2.185    accelerator_inst_0/img_calc_buf_reg[1][281][2]
  -------------------------------------------------------------------
                         required time                         -2.185    
                         arrival time                           2.228    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 accelerator_inst_0/img_calc_buf_reg[0][129][0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            accelerator_inst_0/img_calc_buf_reg[1][129][0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.141ns (37.689%)  route 0.233ns (62.311%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.474ns
    Source Clock Delay      (SCD):    1.922ns
    Clock Pessimism Removal (CPR):    0.290ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clock_divider_inst_0/clk_100mhz_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  clock_divider_inst_0/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.514     1.254    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  clk_BUFG_inst/O
                         net (fo=11603, routed)       0.642     1.922    accelerator_inst_0/clk_BUFG
    SLICE_X49Y156        FDRE                                         r  accelerator_inst_0/img_calc_buf_reg[0][129][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y156        FDRE (Prop_fdre_C_Q)         0.141     2.063 r  accelerator_inst_0/img_calc_buf_reg[0][129][0]/Q
                         net (fo=8, routed)           0.233     2.296    accelerator_inst_0/img_calc_buf_reg[0][129]__0[0]
    SLICE_X52Y155        FDRE                                         r  accelerator_inst_0/img_calc_buf_reg[1][129][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.919    clock_divider_inst_0/clk_100mhz_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.972 r  clock_divider_inst_0/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.560     1.531    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  clk_BUFG_inst/O
                         net (fo=11603, routed)       0.914     2.474    accelerator_inst_0/clk_BUFG
    SLICE_X52Y155        FDRE                                         r  accelerator_inst_0/img_calc_buf_reg[1][129][0]/C
                         clock pessimism             -0.290     2.185    
    SLICE_X52Y155        FDRE (Hold_fdre_C_D)         0.066     2.251    accelerator_inst_0/img_calc_buf_reg[1][129][0]
  -------------------------------------------------------------------
                         required time                         -2.251    
                         arrival time                           2.296    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 accelerator_inst_0/img_result_reg_reg[344][1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            accelerator_inst_0/img_result_reg_reg[348][1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.186ns (46.334%)  route 0.215ns (53.666%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.456ns
    Source Clock Delay      (SCD):    1.908ns
    Clock Pessimism Removal (CPR):    0.289ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clock_divider_inst_0/clk_100mhz_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  clock_divider_inst_0/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.514     1.254    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  clk_BUFG_inst/O
                         net (fo=11603, routed)       0.628     1.908    accelerator_inst_0/clk_BUFG
    SLICE_X45Y32         FDRE                                         r  accelerator_inst_0/img_result_reg_reg[344][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y32         FDRE (Prop_fdre_C_Q)         0.141     2.049 r  accelerator_inst_0/img_result_reg_reg[344][1]/Q
                         net (fo=1, routed)           0.215     2.264    accelerator_inst_0/img_result_reg_reg[344]__0[1]
    SLICE_X55Y32         LUT6 (Prop_lut6_I5_O)        0.045     2.309 r  accelerator_inst_0/img_result_reg[348][1]_i_1/O
                         net (fo=1, routed)           0.000     2.309    accelerator_inst_0/img_result_reg[348][1]_i_1_n_0
    SLICE_X55Y32         FDRE                                         r  accelerator_inst_0/img_result_reg_reg[348][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.919    clock_divider_inst_0/clk_100mhz_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.972 r  clock_divider_inst_0/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.560     1.531    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  clk_BUFG_inst/O
                         net (fo=11603, routed)       0.896     2.456    accelerator_inst_0/clk_BUFG
    SLICE_X55Y32         FDRE                                         r  accelerator_inst_0/img_result_reg_reg[348][1]/C
                         clock pessimism             -0.289     2.167    
    SLICE_X55Y32         FDRE (Hold_fdre_C_D)         0.091     2.258    accelerator_inst_0/img_result_reg_reg[348][1]
  -------------------------------------------------------------------
                         required time                         -2.258    
                         arrival time                           2.309    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 accelerator_inst_0/img_calc_buf_reg[1][251][7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            accelerator_inst_0/img_calc_buf_reg[2][251][7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.141ns (36.974%)  route 0.240ns (63.026%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.383ns
    Source Clock Delay      (SCD):    1.834ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clock_divider_inst_0/clk_100mhz_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  clock_divider_inst_0/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.514     1.254    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  clk_BUFG_inst/O
                         net (fo=11603, routed)       0.555     1.834    accelerator_inst_0/clk_BUFG
    SLICE_X51Y71         FDRE                                         r  accelerator_inst_0/img_calc_buf_reg[1][251][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y71         FDRE (Prop_fdre_C_Q)         0.141     1.975 r  accelerator_inst_0/img_calc_buf_reg[1][251][7]/Q
                         net (fo=4, routed)           0.240     2.216    accelerator_inst_0/img_calc_buf_reg[1][251]__0[7]
    SLICE_X55Y70         FDRE                                         r  accelerator_inst_0/img_calc_buf_reg[2][251][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.919    clock_divider_inst_0/clk_100mhz_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.972 r  clock_divider_inst_0/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.560     1.531    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  clk_BUFG_inst/O
                         net (fo=11603, routed)       0.823     2.383    accelerator_inst_0/clk_BUFG
    SLICE_X55Y70         FDRE                                         r  accelerator_inst_0/img_calc_buf_reg[2][251][7]/C
                         clock pessimism             -0.285     2.097    
    SLICE_X55Y70         FDRE (Hold_fdre_C_D)         0.066     2.163    accelerator_inst_0/img_calc_buf_reg[2][251][7]
  -------------------------------------------------------------------
                         required time                         -2.163    
                         arrival time                           2.216    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 accelerator_inst_0/img_result_reg_reg[44][5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            accelerator_inst_0/img_result_reg_reg[48][5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.186ns (45.577%)  route 0.222ns (54.423%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.395ns
    Source Clock Delay      (SCD):    1.850ns
    Clock Pessimism Removal (CPR):    0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clock_divider_inst_0/clk_100mhz_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  clock_divider_inst_0/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.514     1.254    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  clk_BUFG_inst/O
                         net (fo=11603, routed)       0.571     1.850    accelerator_inst_0/clk_BUFG
    SLICE_X36Y99         FDRE                                         r  accelerator_inst_0/img_result_reg_reg[44][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y99         FDRE (Prop_fdre_C_Q)         0.141     1.991 r  accelerator_inst_0/img_result_reg_reg[44][5]/Q
                         net (fo=1, routed)           0.222     2.213    accelerator_inst_0/img_result_reg_reg[44]__0[5]
    SLICE_X36Y103        LUT6 (Prop_lut6_I5_O)        0.045     2.258 r  accelerator_inst_0/img_result_reg[48][5]_i_1/O
                         net (fo=1, routed)           0.000     2.258    accelerator_inst_0/img_result_reg[48][5]_i_1_n_0
    SLICE_X36Y103        FDRE                                         r  accelerator_inst_0/img_result_reg_reg[48][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.919    clock_divider_inst_0/clk_100mhz_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.972 r  clock_divider_inst_0/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.560     1.531    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  clk_BUFG_inst/O
                         net (fo=11603, routed)       0.835     2.395    accelerator_inst_0/clk_BUFG
    SLICE_X36Y103        FDRE                                         r  accelerator_inst_0/img_result_reg_reg[48][5]/C
                         clock pessimism             -0.280     2.114    
    SLICE_X36Y103        FDRE (Hold_fdre_C_D)         0.091     2.205    accelerator_inst_0/img_result_reg_reg[48][5]
  -------------------------------------------------------------------
                         required time                         -2.205    
                         arrival time                           2.258    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 accelerator_inst_0/img_result_reg_reg[23][1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            accelerator_inst_0/img_result_reg_reg[27][1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.186ns (45.824%)  route 0.220ns (54.176%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.385ns
    Source Clock Delay      (SCD):    1.841ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clock_divider_inst_0/clk_100mhz_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  clock_divider_inst_0/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.514     1.254    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  clk_BUFG_inst/O
                         net (fo=11603, routed)       0.562     1.841    accelerator_inst_0/clk_BUFG
    SLICE_X45Y82         FDRE                                         r  accelerator_inst_0/img_result_reg_reg[23][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y82         FDRE (Prop_fdre_C_Q)         0.141     1.982 r  accelerator_inst_0/img_result_reg_reg[23][1]/Q
                         net (fo=1, routed)           0.220     2.202    accelerator_inst_0/img_result_reg_reg_n_0_[23][1]
    SLICE_X52Y81         LUT6 (Prop_lut6_I5_O)        0.045     2.247 r  accelerator_inst_0/img_result_reg[27][1]_i_1/O
                         net (fo=1, routed)           0.000     2.247    accelerator_inst_0/img_result_reg[27]_15[1]
    SLICE_X52Y81         FDRE                                         r  accelerator_inst_0/img_result_reg_reg[27][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.919    clock_divider_inst_0/clk_100mhz_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.972 r  clock_divider_inst_0/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.560     1.531    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  clk_BUFG_inst/O
                         net (fo=11603, routed)       0.825     2.385    accelerator_inst_0/clk_BUFG
    SLICE_X52Y81         FDRE                                         r  accelerator_inst_0/img_result_reg_reg[27][1]/C
                         clock pessimism             -0.285     2.099    
    SLICE_X52Y81         FDRE (Hold_fdre_C_D)         0.091     2.190    accelerator_inst_0/img_result_reg_reg[27][1]
  -------------------------------------------------------------------
                         required time                         -2.190    
                         arrival time                           2.247    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 controller_inst_0/addr_count_reg[8]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            memory3_inst_0/ram_reg_0_5/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.504ns  (logic 0.164ns (32.518%)  route 0.340ns (67.482%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.477ns
    Source Clock Delay      (SCD):    1.933ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clock_divider_inst_0/clk_100mhz_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  clock_divider_inst_0/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.514     1.254    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  clk_BUFG_inst/O
                         net (fo=11603, routed)       0.653     1.933    controller_inst_0/clk_BUFG
    SLICE_X80Y38         FDRE                                         r  controller_inst_0/addr_count_reg[8]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y38         FDRE (Prop_fdre_C_Q)         0.164     2.097 r  controller_inst_0/addr_count_reg[8]_rep/Q
                         net (fo=32, routed)          0.340     2.437    memory3_inst_0/ADDRBWRADDR[8]
    RAMB36_X3Y10         RAMB36E1                                     r  memory3_inst_0/ram_reg_0_5/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.919    clock_divider_inst_0/clk_100mhz_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.972 r  clock_divider_inst_0/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.560     1.531    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  clk_BUFG_inst/O
                         net (fo=11603, routed)       0.917     2.477    memory3_inst_0/clk_BUFG
    RAMB36_X3Y10         RAMB36E1                                     r  memory3_inst_0/ram_reg_0_5/CLKBWRCLK
                         clock pessimism             -0.285     2.192    
    RAMB36_X3Y10         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                      0.183     2.375    memory3_inst_0/ram_reg_0_5
  -------------------------------------------------------------------
                         required time                         -2.375    
                         arrival time                           2.437    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 accelerator_inst_0/img_calc_buf_reg[1][274][5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            accelerator_inst_0/img_calc_buf_reg[2][274][5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.141ns (41.989%)  route 0.195ns (58.011%))
  Logic Levels:           0  
  Clock Path Skew:        0.213ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.435ns
    Source Clock Delay      (SCD):    1.936ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clock_divider_inst_0/clk_100mhz_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  clock_divider_inst_0/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.514     1.254    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  clk_BUFG_inst/O
                         net (fo=11603, routed)       0.656     1.936    accelerator_inst_0/clk_BUFG
    SLICE_X81Y48         FDRE                                         r  accelerator_inst_0/img_calc_buf_reg[1][274][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y48         FDRE (Prop_fdre_C_Q)         0.141     2.077 r  accelerator_inst_0/img_calc_buf_reg[1][274][5]/Q
                         net (fo=4, routed)           0.195     2.272    accelerator_inst_0/img_calc_buf_reg[1][274]__0[5]
    SLICE_X80Y51         FDRE                                         r  accelerator_inst_0/img_calc_buf_reg[2][274][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.919    clock_divider_inst_0/clk_100mhz_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.972 r  clock_divider_inst_0/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.560     1.531    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  clk_BUFG_inst/O
                         net (fo=11603, routed)       0.875     2.435    accelerator_inst_0/clk_BUFG
    SLICE_X80Y51         FDRE                                         r  accelerator_inst_0/img_calc_buf_reg[2][274][5]/C
                         clock pessimism             -0.285     2.149    
    SLICE_X80Y51         FDRE (Hold_fdre_C_D)         0.059     2.208    accelerator_inst_0/img_calc_buf_reg[2][274][5]
  -------------------------------------------------------------------
                         required time                         -2.208    
                         arrival time                           2.272    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 accelerator_inst_0/img_result_reg_reg[45][3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            accelerator_inst_0/img_result_reg_reg[49][3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.427ns  (logic 0.186ns (43.588%)  route 0.241ns (56.412%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.397ns
    Source Clock Delay      (SCD):    1.842ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clock_divider_inst_0/clk_100mhz_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  clock_divider_inst_0/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.514     1.254    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  clk_BUFG_inst/O
                         net (fo=11603, routed)       0.563     1.842    accelerator_inst_0/clk_BUFG
    SLICE_X53Y91         FDRE                                         r  accelerator_inst_0/img_result_reg_reg[45][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y91         FDRE (Prop_fdre_C_Q)         0.141     1.983 r  accelerator_inst_0/img_result_reg_reg[45][3]/Q
                         net (fo=1, routed)           0.241     2.224    accelerator_inst_0/img_result_reg_reg[45]__0[3]
    SLICE_X48Y94         LUT6 (Prop_lut6_I5_O)        0.045     2.269 r  accelerator_inst_0/img_result_reg[49][3]_i_1/O
                         net (fo=1, routed)           0.000     2.269    accelerator_inst_0/img_result_reg[49][3]_i_1_n_0
    SLICE_X48Y94         FDRE                                         r  accelerator_inst_0/img_result_reg_reg[49][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.919    clock_divider_inst_0/clk_100mhz_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.972 r  clock_divider_inst_0/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.560     1.531    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  clk_BUFG_inst/O
                         net (fo=11603, routed)       0.837     2.397    accelerator_inst_0/clk_BUFG
    SLICE_X48Y94         FDRE                                         r  accelerator_inst_0/img_result_reg_reg[49][3]/C
                         clock pessimism             -0.285     2.111    
    SLICE_X48Y94         FDRE (Hold_fdre_C_D)         0.092     2.203    accelerator_inst_0/img_result_reg_reg[49][3]
  -------------------------------------------------------------------
                         required time                         -2.203    
                         arrival time                           2.269    
  -------------------------------------------------------------------
                         slack                                  0.066    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clock_divider_inst_0/PLLE2_BASE_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X3Y12    memory3_inst_0/ram_reg_0_20/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            3.363         20.000      16.637     RAMB36_X3Y12    memory3_inst_0/ram_reg_0_20/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X1Y18    memory3_inst_0/ram_reg_0_9/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            3.363         20.000      16.637     RAMB36_X1Y18    memory3_inst_0/ram_reg_0_9/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X0Y7     memory3_inst_0/ram_reg_1_24/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            3.363         20.000      16.637     RAMB36_X0Y7     memory3_inst_0/ram_reg_1_24/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X0Y16    memory3_inst_0/ram_reg_0_21/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            3.363         20.000      16.637     RAMB36_X0Y16    memory3_inst_0/ram_reg_0_21/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X1Y7     memory3_inst_0/ram_reg_1_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            3.363         20.000      16.637     RAMB36_X1Y7     memory3_inst_0/ram_reg_1_0/CLKBWRCLK
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       20.000      140.000    PLLE2_ADV_X1Y2  clock_divider_inst_0/PLLE2_BASE_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X41Y88    accelerator_inst_0/img_result_reg_reg[36][2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X45Y67    accelerator_inst_0/img_calc_buf_reg[2][255][7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X40Y88    accelerator_inst_0/img_result_reg_reg[38][1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X13Y148   accelerator_inst_0/img_calc_buf_reg[0][115][4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X16Y150   accelerator_inst_0/img_calc_buf_reg[0][115][6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X16Y150   accelerator_inst_0/img_calc_buf_reg[0][115][7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X10Y149   accelerator_inst_0/img_calc_buf_reg[0][117][1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X18Y150   accelerator_inst_0/img_calc_buf_reg[0][117][2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X21Y150   accelerator_inst_0/img_calc_buf_reg[0][117][3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X65Y61    accelerator_inst_0/img_calc_buf_reg[2][262][0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X30Y63    accelerator_inst_0/FSM_sequential_acc_state_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X30Y64    accelerator_inst_0/FSM_sequential_acc_state_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X30Y63    accelerator_inst_0/FSM_sequential_acc_state_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X30Y64    accelerator_inst_0/FSM_sequential_acc_state_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X66Y75    accelerator_inst_0/img_calc_buf_reg[2][241][7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X73Y73    accelerator_inst_0/img_calc_buf_reg[2][242][0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X72Y73    accelerator_inst_0/img_calc_buf_reg[2][242][1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X69Y74    accelerator_inst_0/img_calc_buf_reg[2][242][2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X72Y73    accelerator_inst_0/img_calc_buf_reg[2][242][3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X72Y75    accelerator_inst_0/img_calc_buf_reg[2][242][4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_fb
  To Clock:  clk_fb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fb
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock_divider_inst_0/PLLE2_BASE_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  clock_divider_inst_0/PLLE2_BASE_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  clock_divider_inst_0/PLLE2_BASE_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y2  clock_divider_inst_0/PLLE2_BASE_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y2  clock_divider_inst_0/PLLE2_BASE_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack       17.914ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.433ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             17.914ns  (required time - arrival time)
  Source:                 debounce_inst_0/reset_s_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            debounce_inst_0/q_reg_reg[0]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        1.576ns  (logic 0.456ns (28.933%)  route 1.120ns (71.067%))
  Logic Levels:           0  
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.002ns = ( 26.002 - 20.000 ) 
    Source Clock Delay      (SCD):    6.345ns
    Clock Pessimism Removal (CPR):    0.327ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.735    clock_divider_inst_0/clk_100mhz_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.823 r  clock_divider_inst_0/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.713     4.536    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  clk_BUFG_inst/O
                         net (fo=11603, routed)       1.712     6.345    debounce_inst_0/clk_BUFG
    SLICE_X1Y70          FDRE                                         r  debounce_inst_0/reset_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y70          FDRE (Prop_fdre_C_Q)         0.456     6.801 f  debounce_inst_0/reset_s_reg/Q
                         net (fo=211, routed)         1.120     7.921    debounce_inst_0/rst_s
    SLICE_X1Y62          FDCE                                         f  debounce_inst_0/q_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.181    22.592    clock_divider_inst_0/clk_100mhz_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.675 r  clock_divider_inst_0/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.634    24.309    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.400 r  clk_BUFG_inst/O
                         net (fo=11603, routed)       1.601    26.002    debounce_inst_0/clk_BUFG
    SLICE_X1Y62          FDCE                                         r  debounce_inst_0/q_reg_reg[0]/C
                         clock pessimism              0.327    26.329    
                         clock uncertainty           -0.089    26.240    
    SLICE_X1Y62          FDCE (Recov_fdce_C_CLR)     -0.405    25.835    debounce_inst_0/q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         25.835    
                         arrival time                          -7.921    
  -------------------------------------------------------------------
                         slack                                 17.914    

Slack (MET) :             17.914ns  (required time - arrival time)
  Source:                 debounce_inst_0/reset_s_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            debounce_inst_0/q_reg_reg[1]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        1.576ns  (logic 0.456ns (28.933%)  route 1.120ns (71.067%))
  Logic Levels:           0  
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.002ns = ( 26.002 - 20.000 ) 
    Source Clock Delay      (SCD):    6.345ns
    Clock Pessimism Removal (CPR):    0.327ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.735    clock_divider_inst_0/clk_100mhz_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.823 r  clock_divider_inst_0/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.713     4.536    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  clk_BUFG_inst/O
                         net (fo=11603, routed)       1.712     6.345    debounce_inst_0/clk_BUFG
    SLICE_X1Y70          FDRE                                         r  debounce_inst_0/reset_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y70          FDRE (Prop_fdre_C_Q)         0.456     6.801 f  debounce_inst_0/reset_s_reg/Q
                         net (fo=211, routed)         1.120     7.921    debounce_inst_0/rst_s
    SLICE_X1Y62          FDCE                                         f  debounce_inst_0/q_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.181    22.592    clock_divider_inst_0/clk_100mhz_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.675 r  clock_divider_inst_0/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.634    24.309    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.400 r  clk_BUFG_inst/O
                         net (fo=11603, routed)       1.601    26.002    debounce_inst_0/clk_BUFG
    SLICE_X1Y62          FDCE                                         r  debounce_inst_0/q_reg_reg[1]/C
                         clock pessimism              0.327    26.329    
                         clock uncertainty           -0.089    26.240    
    SLICE_X1Y62          FDCE (Recov_fdce_C_CLR)     -0.405    25.835    debounce_inst_0/q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         25.835    
                         arrival time                          -7.921    
  -------------------------------------------------------------------
                         slack                                 17.914    

Slack (MET) :             17.914ns  (required time - arrival time)
  Source:                 debounce_inst_0/reset_s_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            debounce_inst_0/q_reg_reg[2]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        1.576ns  (logic 0.456ns (28.933%)  route 1.120ns (71.067%))
  Logic Levels:           0  
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.002ns = ( 26.002 - 20.000 ) 
    Source Clock Delay      (SCD):    6.345ns
    Clock Pessimism Removal (CPR):    0.327ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.735    clock_divider_inst_0/clk_100mhz_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.823 r  clock_divider_inst_0/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.713     4.536    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  clk_BUFG_inst/O
                         net (fo=11603, routed)       1.712     6.345    debounce_inst_0/clk_BUFG
    SLICE_X1Y70          FDRE                                         r  debounce_inst_0/reset_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y70          FDRE (Prop_fdre_C_Q)         0.456     6.801 f  debounce_inst_0/reset_s_reg/Q
                         net (fo=211, routed)         1.120     7.921    debounce_inst_0/rst_s
    SLICE_X1Y62          FDCE                                         f  debounce_inst_0/q_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.181    22.592    clock_divider_inst_0/clk_100mhz_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.675 r  clock_divider_inst_0/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.634    24.309    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.400 r  clk_BUFG_inst/O
                         net (fo=11603, routed)       1.601    26.002    debounce_inst_0/clk_BUFG
    SLICE_X1Y62          FDCE                                         r  debounce_inst_0/q_reg_reg[2]/C
                         clock pessimism              0.327    26.329    
                         clock uncertainty           -0.089    26.240    
    SLICE_X1Y62          FDCE (Recov_fdce_C_CLR)     -0.405    25.835    debounce_inst_0/q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         25.835    
                         arrival time                          -7.921    
  -------------------------------------------------------------------
                         slack                                 17.914    

Slack (MET) :             17.914ns  (required time - arrival time)
  Source:                 debounce_inst_0/reset_s_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            debounce_inst_0/q_reg_reg[3]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        1.576ns  (logic 0.456ns (28.933%)  route 1.120ns (71.067%))
  Logic Levels:           0  
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.002ns = ( 26.002 - 20.000 ) 
    Source Clock Delay      (SCD):    6.345ns
    Clock Pessimism Removal (CPR):    0.327ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.735    clock_divider_inst_0/clk_100mhz_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.823 r  clock_divider_inst_0/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.713     4.536    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  clk_BUFG_inst/O
                         net (fo=11603, routed)       1.712     6.345    debounce_inst_0/clk_BUFG
    SLICE_X1Y70          FDRE                                         r  debounce_inst_0/reset_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y70          FDRE (Prop_fdre_C_Q)         0.456     6.801 f  debounce_inst_0/reset_s_reg/Q
                         net (fo=211, routed)         1.120     7.921    debounce_inst_0/rst_s
    SLICE_X1Y62          FDCE                                         f  debounce_inst_0/q_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.181    22.592    clock_divider_inst_0/clk_100mhz_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.675 r  clock_divider_inst_0/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.634    24.309    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.400 r  clk_BUFG_inst/O
                         net (fo=11603, routed)       1.601    26.002    debounce_inst_0/clk_BUFG
    SLICE_X1Y62          FDCE                                         r  debounce_inst_0/q_reg_reg[3]/C
                         clock pessimism              0.327    26.329    
                         clock uncertainty           -0.089    26.240    
    SLICE_X1Y62          FDCE (Recov_fdce_C_CLR)     -0.405    25.835    debounce_inst_0/q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         25.835    
                         arrival time                          -7.921    
  -------------------------------------------------------------------
                         slack                                 17.914    

Slack (MET) :             17.921ns  (required time - arrival time)
  Source:                 debounce_inst_0/reset_s_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            debounce_inst_0/state_reg_reg[0]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        1.568ns  (logic 0.456ns (29.081%)  route 1.112ns (70.919%))
  Logic Levels:           0  
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.001ns = ( 26.001 - 20.000 ) 
    Source Clock Delay      (SCD):    6.345ns
    Clock Pessimism Removal (CPR):    0.327ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.735    clock_divider_inst_0/clk_100mhz_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.823 r  clock_divider_inst_0/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.713     4.536    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  clk_BUFG_inst/O
                         net (fo=11603, routed)       1.712     6.345    debounce_inst_0/clk_BUFG
    SLICE_X1Y70          FDRE                                         r  debounce_inst_0/reset_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y70          FDRE (Prop_fdre_C_Q)         0.456     6.801 f  debounce_inst_0/reset_s_reg/Q
                         net (fo=211, routed)         1.112     7.913    debounce_inst_0/rst_s
    SLICE_X3Y63          FDCE                                         f  debounce_inst_0/state_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.181    22.592    clock_divider_inst_0/clk_100mhz_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.675 r  clock_divider_inst_0/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.634    24.309    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.400 r  clk_BUFG_inst/O
                         net (fo=11603, routed)       1.600    26.001    debounce_inst_0/clk_BUFG
    SLICE_X3Y63          FDCE                                         r  debounce_inst_0/state_reg_reg[0]/C
                         clock pessimism              0.327    26.328    
                         clock uncertainty           -0.089    26.239    
    SLICE_X3Y63          FDCE (Recov_fdce_C_CLR)     -0.405    25.834    debounce_inst_0/state_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         25.834    
                         arrival time                          -7.913    
  -------------------------------------------------------------------
                         slack                                 17.921    

Slack (MET) :             17.921ns  (required time - arrival time)
  Source:                 debounce_inst_0/reset_s_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            debounce_inst_0/state_reg_reg[1]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        1.568ns  (logic 0.456ns (29.081%)  route 1.112ns (70.919%))
  Logic Levels:           0  
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.001ns = ( 26.001 - 20.000 ) 
    Source Clock Delay      (SCD):    6.345ns
    Clock Pessimism Removal (CPR):    0.327ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.735    clock_divider_inst_0/clk_100mhz_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.823 r  clock_divider_inst_0/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.713     4.536    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  clk_BUFG_inst/O
                         net (fo=11603, routed)       1.712     6.345    debounce_inst_0/clk_BUFG
    SLICE_X1Y70          FDRE                                         r  debounce_inst_0/reset_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y70          FDRE (Prop_fdre_C_Q)         0.456     6.801 f  debounce_inst_0/reset_s_reg/Q
                         net (fo=211, routed)         1.112     7.913    debounce_inst_0/rst_s
    SLICE_X3Y63          FDCE                                         f  debounce_inst_0/state_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.181    22.592    clock_divider_inst_0/clk_100mhz_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.675 r  clock_divider_inst_0/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.634    24.309    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.400 r  clk_BUFG_inst/O
                         net (fo=11603, routed)       1.600    26.001    debounce_inst_0/clk_BUFG
    SLICE_X3Y63          FDCE                                         r  debounce_inst_0/state_reg_reg[1]/C
                         clock pessimism              0.327    26.328    
                         clock uncertainty           -0.089    26.239    
    SLICE_X3Y63          FDCE (Recov_fdce_C_CLR)     -0.405    25.834    debounce_inst_0/state_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         25.834    
                         arrival time                          -7.913    
  -------------------------------------------------------------------
                         slack                                 17.921    

Slack (MET) :             18.064ns  (required time - arrival time)
  Source:                 debounce_inst_0/reset_s_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            debounce_inst_0/q_reg_reg[4]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        1.425ns  (logic 0.456ns (31.993%)  route 0.969ns (68.007%))
  Logic Levels:           0  
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.001ns = ( 26.001 - 20.000 ) 
    Source Clock Delay      (SCD):    6.345ns
    Clock Pessimism Removal (CPR):    0.327ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.735    clock_divider_inst_0/clk_100mhz_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.823 r  clock_divider_inst_0/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.713     4.536    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  clk_BUFG_inst/O
                         net (fo=11603, routed)       1.712     6.345    debounce_inst_0/clk_BUFG
    SLICE_X1Y70          FDRE                                         r  debounce_inst_0/reset_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y70          FDRE (Prop_fdre_C_Q)         0.456     6.801 f  debounce_inst_0/reset_s_reg/Q
                         net (fo=211, routed)         0.969     7.770    debounce_inst_0/rst_s
    SLICE_X1Y63          FDCE                                         f  debounce_inst_0/q_reg_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.181    22.592    clock_divider_inst_0/clk_100mhz_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.675 r  clock_divider_inst_0/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.634    24.309    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.400 r  clk_BUFG_inst/O
                         net (fo=11603, routed)       1.600    26.001    debounce_inst_0/clk_BUFG
    SLICE_X1Y63          FDCE                                         r  debounce_inst_0/q_reg_reg[4]/C
                         clock pessimism              0.327    26.328    
                         clock uncertainty           -0.089    26.239    
    SLICE_X1Y63          FDCE (Recov_fdce_C_CLR)     -0.405    25.834    debounce_inst_0/q_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         25.834    
                         arrival time                          -7.770    
  -------------------------------------------------------------------
                         slack                                 18.064    

Slack (MET) :             18.064ns  (required time - arrival time)
  Source:                 debounce_inst_0/reset_s_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            debounce_inst_0/q_reg_reg[5]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        1.425ns  (logic 0.456ns (31.993%)  route 0.969ns (68.007%))
  Logic Levels:           0  
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.001ns = ( 26.001 - 20.000 ) 
    Source Clock Delay      (SCD):    6.345ns
    Clock Pessimism Removal (CPR):    0.327ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.735    clock_divider_inst_0/clk_100mhz_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.823 r  clock_divider_inst_0/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.713     4.536    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  clk_BUFG_inst/O
                         net (fo=11603, routed)       1.712     6.345    debounce_inst_0/clk_BUFG
    SLICE_X1Y70          FDRE                                         r  debounce_inst_0/reset_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y70          FDRE (Prop_fdre_C_Q)         0.456     6.801 f  debounce_inst_0/reset_s_reg/Q
                         net (fo=211, routed)         0.969     7.770    debounce_inst_0/rst_s
    SLICE_X1Y63          FDCE                                         f  debounce_inst_0/q_reg_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.181    22.592    clock_divider_inst_0/clk_100mhz_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.675 r  clock_divider_inst_0/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.634    24.309    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.400 r  clk_BUFG_inst/O
                         net (fo=11603, routed)       1.600    26.001    debounce_inst_0/clk_BUFG
    SLICE_X1Y63          FDCE                                         r  debounce_inst_0/q_reg_reg[5]/C
                         clock pessimism              0.327    26.328    
                         clock uncertainty           -0.089    26.239    
    SLICE_X1Y63          FDCE (Recov_fdce_C_CLR)     -0.405    25.834    debounce_inst_0/q_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         25.834    
                         arrival time                          -7.770    
  -------------------------------------------------------------------
                         slack                                 18.064    

Slack (MET) :             18.064ns  (required time - arrival time)
  Source:                 debounce_inst_0/reset_s_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            debounce_inst_0/q_reg_reg[6]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        1.425ns  (logic 0.456ns (31.993%)  route 0.969ns (68.007%))
  Logic Levels:           0  
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.001ns = ( 26.001 - 20.000 ) 
    Source Clock Delay      (SCD):    6.345ns
    Clock Pessimism Removal (CPR):    0.327ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.735    clock_divider_inst_0/clk_100mhz_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.823 r  clock_divider_inst_0/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.713     4.536    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  clk_BUFG_inst/O
                         net (fo=11603, routed)       1.712     6.345    debounce_inst_0/clk_BUFG
    SLICE_X1Y70          FDRE                                         r  debounce_inst_0/reset_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y70          FDRE (Prop_fdre_C_Q)         0.456     6.801 f  debounce_inst_0/reset_s_reg/Q
                         net (fo=211, routed)         0.969     7.770    debounce_inst_0/rst_s
    SLICE_X1Y63          FDCE                                         f  debounce_inst_0/q_reg_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.181    22.592    clock_divider_inst_0/clk_100mhz_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.675 r  clock_divider_inst_0/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.634    24.309    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.400 r  clk_BUFG_inst/O
                         net (fo=11603, routed)       1.600    26.001    debounce_inst_0/clk_BUFG
    SLICE_X1Y63          FDCE                                         r  debounce_inst_0/q_reg_reg[6]/C
                         clock pessimism              0.327    26.328    
                         clock uncertainty           -0.089    26.239    
    SLICE_X1Y63          FDCE (Recov_fdce_C_CLR)     -0.405    25.834    debounce_inst_0/q_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         25.834    
                         arrival time                          -7.770    
  -------------------------------------------------------------------
                         slack                                 18.064    

Slack (MET) :             18.064ns  (required time - arrival time)
  Source:                 debounce_inst_0/reset_s_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            debounce_inst_0/q_reg_reg[7]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        1.425ns  (logic 0.456ns (31.993%)  route 0.969ns (68.007%))
  Logic Levels:           0  
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.001ns = ( 26.001 - 20.000 ) 
    Source Clock Delay      (SCD):    6.345ns
    Clock Pessimism Removal (CPR):    0.327ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.735    clock_divider_inst_0/clk_100mhz_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.823 r  clock_divider_inst_0/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.713     4.536    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  clk_BUFG_inst/O
                         net (fo=11603, routed)       1.712     6.345    debounce_inst_0/clk_BUFG
    SLICE_X1Y70          FDRE                                         r  debounce_inst_0/reset_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y70          FDRE (Prop_fdre_C_Q)         0.456     6.801 f  debounce_inst_0/reset_s_reg/Q
                         net (fo=211, routed)         0.969     7.770    debounce_inst_0/rst_s
    SLICE_X1Y63          FDCE                                         f  debounce_inst_0/q_reg_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.181    22.592    clock_divider_inst_0/clk_100mhz_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.675 r  clock_divider_inst_0/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.634    24.309    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.400 r  clk_BUFG_inst/O
                         net (fo=11603, routed)       1.600    26.001    debounce_inst_0/clk_BUFG
    SLICE_X1Y63          FDCE                                         r  debounce_inst_0/q_reg_reg[7]/C
                         clock pessimism              0.327    26.328    
                         clock uncertainty           -0.089    26.239    
    SLICE_X1Y63          FDCE (Recov_fdce_C_CLR)     -0.405    25.834    debounce_inst_0/q_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         25.834    
                         arrival time                          -7.770    
  -------------------------------------------------------------------
                         slack                                 18.064    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.433ns  (arrival time - required time)
  Source:                 debounce_inst_0/reset_s_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            debounce_inst_0/sw_reg1_reg/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.141ns (37.379%)  route 0.236ns (62.621%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.425ns
    Source Clock Delay      (SCD):    1.874ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clock_divider_inst_0/clk_100mhz_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  clock_divider_inst_0/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.514     1.254    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  clk_BUFG_inst/O
                         net (fo=11603, routed)       0.595     1.874    debounce_inst_0/clk_BUFG
    SLICE_X1Y70          FDRE                                         r  debounce_inst_0/reset_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y70          FDRE (Prop_fdre_C_Q)         0.141     2.015 f  debounce_inst_0/reset_s_reg/Q
                         net (fo=211, routed)         0.236     2.252    debounce_inst_0/rst_s
    SLICE_X5Y68          FDCE                                         f  debounce_inst_0/sw_reg1_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.919    clock_divider_inst_0/clk_100mhz_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.972 r  clock_divider_inst_0/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.560     1.531    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  clk_BUFG_inst/O
                         net (fo=11603, routed)       0.865     2.425    debounce_inst_0/clk_BUFG
    SLICE_X5Y68          FDCE                                         r  debounce_inst_0/sw_reg1_reg/C
                         clock pessimism             -0.514     1.910    
    SLICE_X5Y68          FDCE (Remov_fdce_C_CLR)     -0.092     1.818    debounce_inst_0/sw_reg1_reg
  -------------------------------------------------------------------
                         required time                         -1.818    
                         arrival time                           2.252    
  -------------------------------------------------------------------
                         slack                                  0.433    

Slack (MET) :             0.433ns  (arrival time - required time)
  Source:                 debounce_inst_0/reset_s_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            debounce_inst_0/sw_reg2_reg/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.141ns (37.379%)  route 0.236ns (62.621%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.425ns
    Source Clock Delay      (SCD):    1.874ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clock_divider_inst_0/clk_100mhz_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  clock_divider_inst_0/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.514     1.254    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  clk_BUFG_inst/O
                         net (fo=11603, routed)       0.595     1.874    debounce_inst_0/clk_BUFG
    SLICE_X1Y70          FDRE                                         r  debounce_inst_0/reset_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y70          FDRE (Prop_fdre_C_Q)         0.141     2.015 f  debounce_inst_0/reset_s_reg/Q
                         net (fo=211, routed)         0.236     2.252    debounce_inst_0/rst_s
    SLICE_X5Y68          FDCE                                         f  debounce_inst_0/sw_reg2_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.919    clock_divider_inst_0/clk_100mhz_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.972 r  clock_divider_inst_0/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.560     1.531    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  clk_BUFG_inst/O
                         net (fo=11603, routed)       0.865     2.425    debounce_inst_0/clk_BUFG
    SLICE_X5Y68          FDCE                                         r  debounce_inst_0/sw_reg2_reg/C
                         clock pessimism             -0.514     1.910    
    SLICE_X5Y68          FDCE (Remov_fdce_C_CLR)     -0.092     1.818    debounce_inst_0/sw_reg2_reg
  -------------------------------------------------------------------
                         required time                         -1.818    
                         arrival time                           2.252    
  -------------------------------------------------------------------
                         slack                                  0.433    

Slack (MET) :             0.477ns  (arrival time - required time)
  Source:                 debounce_inst_0/reset_s_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            debounce_inst_0/q_reg_reg[16]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.141ns (34.950%)  route 0.262ns (65.050%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.430ns
    Source Clock Delay      (SCD):    1.874ns
    Clock Pessimism Removal (CPR):    0.537ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clock_divider_inst_0/clk_100mhz_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  clock_divider_inst_0/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.514     1.254    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  clk_BUFG_inst/O
                         net (fo=11603, routed)       0.595     1.874    debounce_inst_0/clk_BUFG
    SLICE_X1Y70          FDRE                                         r  debounce_inst_0/reset_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y70          FDRE (Prop_fdre_C_Q)         0.141     2.015 f  debounce_inst_0/reset_s_reg/Q
                         net (fo=211, routed)         0.262     2.278    debounce_inst_0/rst_s
    SLICE_X1Y66          FDCE                                         f  debounce_inst_0/q_reg_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.919    clock_divider_inst_0/clk_100mhz_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.972 r  clock_divider_inst_0/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.560     1.531    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  clk_BUFG_inst/O
                         net (fo=11603, routed)       0.870     2.430    debounce_inst_0/clk_BUFG
    SLICE_X1Y66          FDCE                                         r  debounce_inst_0/q_reg_reg[16]/C
                         clock pessimism             -0.537     1.892    
    SLICE_X1Y66          FDCE (Remov_fdce_C_CLR)     -0.092     1.800    debounce_inst_0/q_reg_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.800    
                         arrival time                           2.278    
  -------------------------------------------------------------------
                         slack                                  0.477    

Slack (MET) :             0.477ns  (arrival time - required time)
  Source:                 debounce_inst_0/reset_s_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            debounce_inst_0/q_reg_reg[17]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.141ns (34.950%)  route 0.262ns (65.050%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.430ns
    Source Clock Delay      (SCD):    1.874ns
    Clock Pessimism Removal (CPR):    0.537ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clock_divider_inst_0/clk_100mhz_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  clock_divider_inst_0/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.514     1.254    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  clk_BUFG_inst/O
                         net (fo=11603, routed)       0.595     1.874    debounce_inst_0/clk_BUFG
    SLICE_X1Y70          FDRE                                         r  debounce_inst_0/reset_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y70          FDRE (Prop_fdre_C_Q)         0.141     2.015 f  debounce_inst_0/reset_s_reg/Q
                         net (fo=211, routed)         0.262     2.278    debounce_inst_0/rst_s
    SLICE_X1Y66          FDCE                                         f  debounce_inst_0/q_reg_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.919    clock_divider_inst_0/clk_100mhz_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.972 r  clock_divider_inst_0/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.560     1.531    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  clk_BUFG_inst/O
                         net (fo=11603, routed)       0.870     2.430    debounce_inst_0/clk_BUFG
    SLICE_X1Y66          FDCE                                         r  debounce_inst_0/q_reg_reg[17]/C
                         clock pessimism             -0.537     1.892    
    SLICE_X1Y66          FDCE (Remov_fdce_C_CLR)     -0.092     1.800    debounce_inst_0/q_reg_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.800    
                         arrival time                           2.278    
  -------------------------------------------------------------------
                         slack                                  0.477    

Slack (MET) :             0.477ns  (arrival time - required time)
  Source:                 debounce_inst_0/reset_s_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            debounce_inst_0/q_reg_reg[18]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.141ns (34.950%)  route 0.262ns (65.050%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.430ns
    Source Clock Delay      (SCD):    1.874ns
    Clock Pessimism Removal (CPR):    0.537ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clock_divider_inst_0/clk_100mhz_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  clock_divider_inst_0/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.514     1.254    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  clk_BUFG_inst/O
                         net (fo=11603, routed)       0.595     1.874    debounce_inst_0/clk_BUFG
    SLICE_X1Y70          FDRE                                         r  debounce_inst_0/reset_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y70          FDRE (Prop_fdre_C_Q)         0.141     2.015 f  debounce_inst_0/reset_s_reg/Q
                         net (fo=211, routed)         0.262     2.278    debounce_inst_0/rst_s
    SLICE_X1Y66          FDCE                                         f  debounce_inst_0/q_reg_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.919    clock_divider_inst_0/clk_100mhz_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.972 r  clock_divider_inst_0/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.560     1.531    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  clk_BUFG_inst/O
                         net (fo=11603, routed)       0.870     2.430    debounce_inst_0/clk_BUFG
    SLICE_X1Y66          FDCE                                         r  debounce_inst_0/q_reg_reg[18]/C
                         clock pessimism             -0.537     1.892    
    SLICE_X1Y66          FDCE (Remov_fdce_C_CLR)     -0.092     1.800    debounce_inst_0/q_reg_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.800    
                         arrival time                           2.278    
  -------------------------------------------------------------------
                         slack                                  0.477    

Slack (MET) :             0.477ns  (arrival time - required time)
  Source:                 debounce_inst_0/reset_s_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            debounce_inst_0/q_reg_reg[19]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.141ns (34.950%)  route 0.262ns (65.050%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.430ns
    Source Clock Delay      (SCD):    1.874ns
    Clock Pessimism Removal (CPR):    0.537ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clock_divider_inst_0/clk_100mhz_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  clock_divider_inst_0/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.514     1.254    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  clk_BUFG_inst/O
                         net (fo=11603, routed)       0.595     1.874    debounce_inst_0/clk_BUFG
    SLICE_X1Y70          FDRE                                         r  debounce_inst_0/reset_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y70          FDRE (Prop_fdre_C_Q)         0.141     2.015 f  debounce_inst_0/reset_s_reg/Q
                         net (fo=211, routed)         0.262     2.278    debounce_inst_0/rst_s
    SLICE_X1Y66          FDCE                                         f  debounce_inst_0/q_reg_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.919    clock_divider_inst_0/clk_100mhz_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.972 r  clock_divider_inst_0/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.560     1.531    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  clk_BUFG_inst/O
                         net (fo=11603, routed)       0.870     2.430    debounce_inst_0/clk_BUFG
    SLICE_X1Y66          FDCE                                         r  debounce_inst_0/q_reg_reg[19]/C
                         clock pessimism             -0.537     1.892    
    SLICE_X1Y66          FDCE (Remov_fdce_C_CLR)     -0.092     1.800    debounce_inst_0/q_reg_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.800    
                         arrival time                           2.278    
  -------------------------------------------------------------------
                         slack                                  0.477    

Slack (MET) :             0.530ns  (arrival time - required time)
  Source:                 debounce_inst_0/reset_s_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            debounce_inst_0/q_reg_reg[12]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.457ns  (logic 0.141ns (30.833%)  route 0.316ns (69.167%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.431ns
    Source Clock Delay      (SCD):    1.874ns
    Clock Pessimism Removal (CPR):    0.537ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clock_divider_inst_0/clk_100mhz_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  clock_divider_inst_0/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.514     1.254    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  clk_BUFG_inst/O
                         net (fo=11603, routed)       0.595     1.874    debounce_inst_0/clk_BUFG
    SLICE_X1Y70          FDRE                                         r  debounce_inst_0/reset_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y70          FDRE (Prop_fdre_C_Q)         0.141     2.015 f  debounce_inst_0/reset_s_reg/Q
                         net (fo=211, routed)         0.316     2.332    debounce_inst_0/rst_s
    SLICE_X1Y65          FDCE                                         f  debounce_inst_0/q_reg_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.919    clock_divider_inst_0/clk_100mhz_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.972 r  clock_divider_inst_0/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.560     1.531    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  clk_BUFG_inst/O
                         net (fo=11603, routed)       0.871     2.431    debounce_inst_0/clk_BUFG
    SLICE_X1Y65          FDCE                                         r  debounce_inst_0/q_reg_reg[12]/C
                         clock pessimism             -0.537     1.893    
    SLICE_X1Y65          FDCE (Remov_fdce_C_CLR)     -0.092     1.801    debounce_inst_0/q_reg_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.801    
                         arrival time                           2.332    
  -------------------------------------------------------------------
                         slack                                  0.530    

Slack (MET) :             0.530ns  (arrival time - required time)
  Source:                 debounce_inst_0/reset_s_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            debounce_inst_0/q_reg_reg[13]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.457ns  (logic 0.141ns (30.833%)  route 0.316ns (69.167%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.431ns
    Source Clock Delay      (SCD):    1.874ns
    Clock Pessimism Removal (CPR):    0.537ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clock_divider_inst_0/clk_100mhz_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  clock_divider_inst_0/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.514     1.254    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  clk_BUFG_inst/O
                         net (fo=11603, routed)       0.595     1.874    debounce_inst_0/clk_BUFG
    SLICE_X1Y70          FDRE                                         r  debounce_inst_0/reset_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y70          FDRE (Prop_fdre_C_Q)         0.141     2.015 f  debounce_inst_0/reset_s_reg/Q
                         net (fo=211, routed)         0.316     2.332    debounce_inst_0/rst_s
    SLICE_X1Y65          FDCE                                         f  debounce_inst_0/q_reg_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.919    clock_divider_inst_0/clk_100mhz_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.972 r  clock_divider_inst_0/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.560     1.531    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  clk_BUFG_inst/O
                         net (fo=11603, routed)       0.871     2.431    debounce_inst_0/clk_BUFG
    SLICE_X1Y65          FDCE                                         r  debounce_inst_0/q_reg_reg[13]/C
                         clock pessimism             -0.537     1.893    
    SLICE_X1Y65          FDCE (Remov_fdce_C_CLR)     -0.092     1.801    debounce_inst_0/q_reg_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.801    
                         arrival time                           2.332    
  -------------------------------------------------------------------
                         slack                                  0.530    

Slack (MET) :             0.530ns  (arrival time - required time)
  Source:                 debounce_inst_0/reset_s_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            debounce_inst_0/q_reg_reg[14]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.457ns  (logic 0.141ns (30.833%)  route 0.316ns (69.167%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.431ns
    Source Clock Delay      (SCD):    1.874ns
    Clock Pessimism Removal (CPR):    0.537ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clock_divider_inst_0/clk_100mhz_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  clock_divider_inst_0/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.514     1.254    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  clk_BUFG_inst/O
                         net (fo=11603, routed)       0.595     1.874    debounce_inst_0/clk_BUFG
    SLICE_X1Y70          FDRE                                         r  debounce_inst_0/reset_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y70          FDRE (Prop_fdre_C_Q)         0.141     2.015 f  debounce_inst_0/reset_s_reg/Q
                         net (fo=211, routed)         0.316     2.332    debounce_inst_0/rst_s
    SLICE_X1Y65          FDCE                                         f  debounce_inst_0/q_reg_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.919    clock_divider_inst_0/clk_100mhz_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.972 r  clock_divider_inst_0/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.560     1.531    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  clk_BUFG_inst/O
                         net (fo=11603, routed)       0.871     2.431    debounce_inst_0/clk_BUFG
    SLICE_X1Y65          FDCE                                         r  debounce_inst_0/q_reg_reg[14]/C
                         clock pessimism             -0.537     1.893    
    SLICE_X1Y65          FDCE (Remov_fdce_C_CLR)     -0.092     1.801    debounce_inst_0/q_reg_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.801    
                         arrival time                           2.332    
  -------------------------------------------------------------------
                         slack                                  0.530    

Slack (MET) :             0.530ns  (arrival time - required time)
  Source:                 debounce_inst_0/reset_s_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            debounce_inst_0/q_reg_reg[15]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.457ns  (logic 0.141ns (30.833%)  route 0.316ns (69.167%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.431ns
    Source Clock Delay      (SCD):    1.874ns
    Clock Pessimism Removal (CPR):    0.537ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clock_divider_inst_0/clk_100mhz_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  clock_divider_inst_0/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.514     1.254    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  clk_BUFG_inst/O
                         net (fo=11603, routed)       0.595     1.874    debounce_inst_0/clk_BUFG
    SLICE_X1Y70          FDRE                                         r  debounce_inst_0/reset_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y70          FDRE (Prop_fdre_C_Q)         0.141     2.015 f  debounce_inst_0/reset_s_reg/Q
                         net (fo=211, routed)         0.316     2.332    debounce_inst_0/rst_s
    SLICE_X1Y65          FDCE                                         f  debounce_inst_0/q_reg_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.919    clock_divider_inst_0/clk_100mhz_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.972 r  clock_divider_inst_0/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.560     1.531    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  clk_BUFG_inst/O
                         net (fo=11603, routed)       0.871     2.431    debounce_inst_0/clk_BUFG
    SLICE_X1Y65          FDCE                                         r  debounce_inst_0/q_reg_reg[15]/C
                         clock pessimism             -0.537     1.893    
    SLICE_X1Y65          FDCE (Remov_fdce_C_CLR)     -0.092     1.801    debounce_inst_0/q_reg_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.801    
                         arrival time                           2.332    
  -------------------------------------------------------------------
                         slack                                  0.530    





