

================================================================
== Vivado HLS Report for 'Split'
================================================================
* Date:           Thu Jul 29 09:33:25 2021

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        opencv_prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     7.268|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+---------+-----+---------+---------+
    |    Latency    |    Interval   | Pipeline|
    | min |   max   | min |   max   |   Type  |
    +-----+---------+-----+---------+---------+
    |    1|  2076841|    1|  2076841|   none  |
    +-----+---------+-----+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+-----+---------+----------+-----------+-----------+----------+----------+
        |               |    Latency    | Iteration|  Initiation Interval  |   Trip   |          |
        |   Loop Name   | min |   max   |  Latency |  achieved |   target  |   Count  | Pipelined|
        +---------------+-----+---------+----------+-----------+-----------+----------+----------+
        |- loop_height  |    0|  2076840| 3 ~ 1923 |          -|          -| 0 ~ 1080 |    no    |
        | + loop_width  |    0|     1920|         2|          1|          1| 0 ~ 1920 |    yes   |
        +---------------+-----+---------+----------+-----------+-----------+----------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|    122|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|     96|
|Register         |        -|      -|     103|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|     103|    218|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |i_V_fu_125_p2                     |     +    |      0|  0|  39|          32|           1|
    |j_V_fu_136_p2                     |     +    |      0|  0|  39|          32|           1|
    |ap_block_pp0_stage0_01001         |    and   |      0|  0|   2|           1|           1|
    |exitcond3_fu_120_p2               |   icmp   |      0|  0|  18|          32|          32|
    |exitcond_fu_131_p2                |   icmp   |      0|  0|  18|          32|          32|
    |ap_block_state4_pp0_stage0_iter1  |    or    |      0|  0|   2|           1|           1|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1           |    xor   |      0|  0|   2|           2|           1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0| 122|         133|          71|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------+----+-----------+-----+-----------+
    |            Name           | LUT| Input Size| Bits| Total Bits|
    +---------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                  |  27|          5|    1|          5|
    |ap_enable_reg_pp0_iter1    |  15|          3|    1|          3|
    |dst0_data_stream_V_blk_n   |   9|          2|    1|          2|
    |dst1_data_stream_V_blk_n   |   9|          2|    1|          2|
    |src_data_stream_0_V_blk_n  |   9|          2|    1|          2|
    |src_data_stream_1_V_blk_n  |   9|          2|    1|          2|
    |t_V_1_reg_109              |   9|          2|   32|         64|
    |t_V_reg_98                 |   9|          2|   32|         64|
    +---------------------------+----+-----------+-----+-----------+
    |Total                      |  96|         20|   70|        144|
    +---------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   4|   0|    4|          0|
    |ap_enable_reg_pp0_iter0  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |exitcond_reg_161         |   1|   0|    1|          0|
    |i_V_reg_156              |  32|   0|   32|          0|
    |t_V_1_reg_109            |  32|   0|   32|          0|
    |t_V_reg_98               |  32|   0|   32|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    | 103|   0|  103|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------------+-----+-----+------------+---------------------+--------------+
|          RTL Ports          | Dir | Bits|  Protocol  |    Source Object    |    C Type    |
+-----------------------------+-----+-----+------------+---------------------+--------------+
|ap_clk                       |  in |    1| ap_ctrl_hs |        Split        | return value |
|ap_rst                       |  in |    1| ap_ctrl_hs |        Split        | return value |
|ap_start                     |  in |    1| ap_ctrl_hs |        Split        | return value |
|ap_done                      | out |    1| ap_ctrl_hs |        Split        | return value |
|ap_idle                      | out |    1| ap_ctrl_hs |        Split        | return value |
|ap_ready                     | out |    1| ap_ctrl_hs |        Split        | return value |
|src_rows_V_read              |  in |   32|   ap_none  |   src_rows_V_read   |    scalar    |
|src_cols_V_read              |  in |   32|   ap_none  |   src_cols_V_read   |    scalar    |
|src_data_stream_0_V_dout     |  in |   64|   ap_fifo  | src_data_stream_0_V |    pointer   |
|src_data_stream_0_V_empty_n  |  in |    1|   ap_fifo  | src_data_stream_0_V |    pointer   |
|src_data_stream_0_V_read     | out |    1|   ap_fifo  | src_data_stream_0_V |    pointer   |
|src_data_stream_1_V_dout     |  in |   64|   ap_fifo  | src_data_stream_1_V |    pointer   |
|src_data_stream_1_V_empty_n  |  in |    1|   ap_fifo  | src_data_stream_1_V |    pointer   |
|src_data_stream_1_V_read     | out |    1|   ap_fifo  | src_data_stream_1_V |    pointer   |
|dst0_data_stream_V_din       | out |   64|   ap_fifo  |  dst0_data_stream_V |    pointer   |
|dst0_data_stream_V_full_n    |  in |    1|   ap_fifo  |  dst0_data_stream_V |    pointer   |
|dst0_data_stream_V_write     | out |    1|   ap_fifo  |  dst0_data_stream_V |    pointer   |
|dst1_data_stream_V_din       | out |   64|   ap_fifo  |  dst1_data_stream_V |    pointer   |
|dst1_data_stream_V_full_n    |  in |    1|   ap_fifo  |  dst1_data_stream_V |    pointer   |
|dst1_data_stream_V_write     | out |    1|   ap_fifo  |  dst1_data_stream_V |    pointer   |
+-----------------------------+-----+-----+------------+---------------------+--------------+

