TimeQuest Timing Analyzer report for SYSTEM
Fri Aug 07 09:35:32 2015
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow Model Fmax Summary
  6. Slow Model Setup Summary
  7. Slow Model Hold Summary
  8. Slow Model Recovery Summary
  9. Slow Model Removal Summary
 10. Slow Model Minimum Pulse Width Summary
 11. Slow Model Setup: 'CLKPLL_inst|altpll_component|pll|clk[1]'
 12. Slow Model Setup: 'CLKPLL_inst|altpll_component|pll|clk[0]'
 13. Slow Model Setup: 'SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1]'
 14. Slow Model Setup: 'SPI_MASTER_ADC:ADC0_instant|CLK_16[1]'
 15. Slow Model Setup: 'usonic[9]'
 16. Slow Model Hold: 'SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1]'
 17. Slow Model Hold: 'usonic[9]'
 18. Slow Model Hold: 'SPI_MASTER_ADC:ADC0_instant|CLK_16[1]'
 19. Slow Model Hold: 'CLKPLL_inst|altpll_component|pll|clk[0]'
 20. Slow Model Hold: 'CLKPLL_inst|altpll_component|pll|clk[1]'
 21. Slow Model Minimum Pulse Width: 'SPI_MASTER_ADC:ADC0_instant|CLK_16[1]'
 22. Slow Model Minimum Pulse Width: 'SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1]'
 23. Slow Model Minimum Pulse Width: 'usonic[9]'
 24. Slow Model Minimum Pulse Width: 'CLKPLL_inst|altpll_component|pll|clk[0]'
 25. Slow Model Minimum Pulse Width: 'iCLK_50'
 26. Slow Model Minimum Pulse Width: 'CLKPLL_inst|altpll_component|pll|clk[1]'
 27. Setup Times
 28. Hold Times
 29. Clock to Output Times
 30. Minimum Clock to Output Times
 31. Propagation Delay
 32. Minimum Propagation Delay
 33. Fast Model Setup Summary
 34. Fast Model Hold Summary
 35. Fast Model Recovery Summary
 36. Fast Model Removal Summary
 37. Fast Model Minimum Pulse Width Summary
 38. Fast Model Setup: 'CLKPLL_inst|altpll_component|pll|clk[1]'
 39. Fast Model Setup: 'CLKPLL_inst|altpll_component|pll|clk[0]'
 40. Fast Model Setup: 'SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1]'
 41. Fast Model Setup: 'SPI_MASTER_ADC:ADC0_instant|CLK_16[1]'
 42. Fast Model Setup: 'usonic[9]'
 43. Fast Model Hold: 'SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1]'
 44. Fast Model Hold: 'usonic[9]'
 45. Fast Model Hold: 'SPI_MASTER_ADC:ADC0_instant|CLK_16[1]'
 46. Fast Model Hold: 'CLKPLL_inst|altpll_component|pll|clk[0]'
 47. Fast Model Hold: 'CLKPLL_inst|altpll_component|pll|clk[1]'
 48. Fast Model Minimum Pulse Width: 'SPI_MASTER_ADC:ADC0_instant|CLK_16[1]'
 49. Fast Model Minimum Pulse Width: 'SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1]'
 50. Fast Model Minimum Pulse Width: 'usonic[9]'
 51. Fast Model Minimum Pulse Width: 'CLKPLL_inst|altpll_component|pll|clk[0]'
 52. Fast Model Minimum Pulse Width: 'iCLK_50'
 53. Fast Model Minimum Pulse Width: 'CLKPLL_inst|altpll_component|pll|clk[1]'
 54. Setup Times
 55. Hold Times
 56. Clock to Output Times
 57. Minimum Clock to Output Times
 58. Propagation Delay
 59. Minimum Propagation Delay
 60. Multicorner Timing Analysis Summary
 61. Setup Times
 62. Hold Times
 63. Clock to Output Times
 64. Minimum Clock to Output Times
 65. Progagation Delay
 66. Minimum Progagation Delay
 67. Setup Transfers
 68. Hold Transfers
 69. Report TCCS
 70. Report RSKM
 71. Unconstrained Paths
 72. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                       ;
+--------------------+--------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version ;
; Revision Name      ; SYSTEM                                                             ;
; Device Family      ; Cyclone II                                                         ;
; Device Name        ; EP2C70F896C6                                                       ;
; Timing Models      ; Final                                                              ;
; Delay Model        ; Combined                                                           ;
; Rise/Fall Delays   ; Unavailable                                                        ;
+--------------------+--------------------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ; < 0.1%      ;
;     Processors 3-4         ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                     ;
+-----------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------+-------------------------------------------+---------------------------------------------+
; Clock Name                              ; Type      ; Period ; Frequency  ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master  ; Source                                    ; Targets                                     ;
+-----------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------+-------------------------------------------+---------------------------------------------+
; CLKPLL_inst|altpll_component|pll|clk[0] ; Generated ; 14.285 ; 70.0 MHz   ; 0.000 ; 7.142  ; 50.00      ; 5         ; 7           ;       ;        ;           ;            ; false    ; iCLK_50 ; CLKPLL_inst|altpll_component|pll|inclk[0] ; { CLKPLL_inst|altpll_component|pll|clk[0] } ;
; CLKPLL_inst|altpll_component|pll|clk[1] ; Generated ; 24.285 ; 41.18 MHz  ; 0.000 ; 12.142 ; 50.00      ; 17        ; 14          ;       ;        ;           ;            ; false    ; iCLK_50 ; CLKPLL_inst|altpll_component|pll|inclk[0] ; { CLKPLL_inst|altpll_component|pll|clk[1] } ;
; iCLK_50                                 ; Base      ; 20.000 ; 50.0 MHz   ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;         ;                                           ; { iCLK_50 }                                 ;
; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;         ;                                           ; { SPI_MASTER_ADC:ADC0_instant|CLK_16[1] }   ;
; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;         ;                                           ; { SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] } ;
; usonic[9]                               ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;         ;                                           ; { usonic[9] }                               ;
+-----------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------+-------------------------------------------+---------------------------------------------+


+-------------------------------------------------------------------------------+
; Slow Model Fmax Summary                                                       ;
+------------+-----------------+-----------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                              ; Note ;
+------------+-----------------+-----------------------------------------+------+
; 131.01 MHz ; 131.01 MHz      ; CLKPLL_inst|altpll_component|pll|clk[0] ;      ;
; 282.09 MHz ; 282.09 MHz      ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ;      ;
; 295.33 MHz ; 295.33 MHz      ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ;      ;
; 421.23 MHz ; 421.23 MHz      ; usonic[9]                               ;      ;
; 492.37 MHz ; 492.37 MHz      ; CLKPLL_inst|altpll_component|pll|clk[1] ;      ;
+------------+-----------------+-----------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------------------------------------+
; Slow Model Setup Summary                                         ;
+-----------------------------------------+--------+---------------+
; Clock                                   ; Slack  ; End Point TNS ;
+-----------------------------------------+--------+---------------+
; CLKPLL_inst|altpll_component|pll|clk[1] ; -4.629 ; -5.132        ;
; CLKPLL_inst|altpll_component|pll|clk[0] ; -4.591 ; -240.384      ;
; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; -3.732 ; -59.403       ;
; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; -2.545 ; -78.042       ;
; usonic[9]                               ; -1.374 ; -13.740       ;
+-----------------------------------------+--------+---------------+


+------------------------------------------------------------------+
; Slow Model Hold Summary                                          ;
+-----------------------------------------+--------+---------------+
; Clock                                   ; Slack  ; End Point TNS ;
+-----------------------------------------+--------+---------------+
; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; -1.655 ; -4.397        ;
; usonic[9]                               ; -1.139 ; -11.390       ;
; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; -0.709 ; -0.709        ;
; CLKPLL_inst|altpll_component|pll|clk[0] ; -0.067 ; -0.134        ;
; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.278  ; 0.000         ;
+-----------------------------------------+--------+---------------+


-------------------------------
; Slow Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Slow Model Removal Summary ;
------------------------------
No paths to report.


+------------------------------------------------------------------+
; Slow Model Minimum Pulse Width Summary                           ;
+-----------------------------------------+--------+---------------+
; Clock                                   ; Slack  ; End Point TNS ;
+-----------------------------------------+--------+---------------+
; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; -0.500 ; -54.000       ;
; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; -0.500 ; -25.000       ;
; usonic[9]                               ; -0.500 ; -10.000       ;
; CLKPLL_inst|altpll_component|pll|clk[0] ; 5.015  ; 0.000         ;
; iCLK_50                                 ; 10.000 ; 0.000         ;
; CLKPLL_inst|altpll_component|pll|clk[1] ; 11.142 ; 0.000         ;
+-----------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'CLKPLL_inst|altpll_component|pll|clk[1]'                                                                                                          ;
+--------+------------------+-------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+
; Slack  ; From Node        ; To Node     ; Launch Clock                            ; Latch Clock                             ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------+-------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+
; -4.629 ; counter_burst[7] ; usonicpulse ; usonic[9]                               ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.005        ; -3.236     ; 1.434      ;
; -4.536 ; counter_burst[6] ; usonicpulse ; usonic[9]                               ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.005        ; -3.236     ; 1.341      ;
; -4.412 ; counter_burst[9] ; usonicpulse ; usonic[9]                               ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.005        ; -3.236     ; 1.217      ;
; -4.398 ; counter_burst[8] ; usonicpulse ; usonic[9]                               ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.005        ; -3.236     ; 1.203      ;
; -4.308 ; counter_burst[5] ; usonicpulse ; usonic[9]                               ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.005        ; -3.236     ; 1.113      ;
; -0.739 ; usonic[9]        ; usonicpulse ; usonic[9]                               ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.005        ; 0.181      ; 1.211      ;
; -0.739 ; usonic[9]        ; usonicpulse ; usonic[9]                               ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.005        ; 0.181      ; 1.211      ;
; -0.503 ; usonic[9]        ; usonic[9]   ; usonic[9]                               ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.005        ; 0.182      ; 0.976      ;
; -0.503 ; usonic[9]        ; usonic[9]   ; usonic[9]                               ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.005        ; 0.182      ; 0.976      ;
; 22.254 ; usonic[0]        ; usonic[9]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 24.285       ; 0.000      ; 2.067      ;
; 22.288 ; usonic[1]        ; usonic[9]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 24.285       ; 0.000      ; 2.033      ;
; 22.324 ; usonic[2]        ; usonic[9]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 24.285       ; 0.000      ; 1.997      ;
; 22.325 ; usonic[0]        ; usonic[8]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 24.285       ; 0.000      ; 1.996      ;
; 22.359 ; usonic[1]        ; usonic[8]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 24.285       ; 0.000      ; 1.962      ;
; 22.395 ; usonic[2]        ; usonic[8]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 24.285       ; 0.000      ; 1.926      ;
; 22.396 ; usonic[0]        ; usonic[7]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 24.285       ; 0.000      ; 1.925      ;
; 22.430 ; usonic[3]        ; usonic[9]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 24.285       ; 0.000      ; 1.891      ;
; 22.430 ; usonic[1]        ; usonic[7]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 24.285       ; 0.000      ; 1.891      ;
; 22.465 ; usonic[4]        ; usonic[9]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 24.285       ; 0.000      ; 1.856      ;
; 22.466 ; usonic[2]        ; usonic[7]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 24.285       ; 0.000      ; 1.855      ;
; 22.501 ; usonic[3]        ; usonic[8]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 24.285       ; 0.000      ; 1.820      ;
; 22.536 ; usonic[5]        ; usonic[9]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 24.285       ; 0.000      ; 1.785      ;
; 22.536 ; usonic[4]        ; usonic[8]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 24.285       ; 0.000      ; 1.785      ;
; 22.555 ; usonic[0]        ; usonic[6]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 24.285       ; 0.000      ; 1.766      ;
; 22.572 ; usonic[3]        ; usonic[7]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 24.285       ; 0.000      ; 1.749      ;
; 22.589 ; usonic[1]        ; usonic[6]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 24.285       ; 0.000      ; 1.732      ;
; 22.607 ; usonic[5]        ; usonic[8]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 24.285       ; 0.000      ; 1.714      ;
; 22.607 ; usonic[4]        ; usonic[7]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 24.285       ; 0.000      ; 1.714      ;
; 22.625 ; usonic[2]        ; usonic[6]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 24.285       ; 0.000      ; 1.696      ;
; 22.626 ; usonic[0]        ; usonic[5]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 24.285       ; 0.000      ; 1.695      ;
; 22.639 ; usonic[6]        ; usonic[9]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 24.285       ; 0.000      ; 1.682      ;
; 22.660 ; usonic[1]        ; usonic[5]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 24.285       ; 0.000      ; 1.661      ;
; 22.678 ; usonic[5]        ; usonic[7]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 24.285       ; 0.000      ; 1.643      ;
; 22.696 ; usonic[2]        ; usonic[5]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 24.285       ; 0.000      ; 1.625      ;
; 22.697 ; usonic[0]        ; usonic[4]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 24.285       ; 0.000      ; 1.624      ;
; 22.710 ; usonic[6]        ; usonic[8]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 24.285       ; 0.000      ; 1.611      ;
; 22.731 ; usonic[3]        ; usonic[6]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 24.285       ; 0.000      ; 1.590      ;
; 22.731 ; usonic[1]        ; usonic[4]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 24.285       ; 0.000      ; 1.590      ;
; 22.766 ; usonic[4]        ; usonic[6]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 24.285       ; 0.000      ; 1.555      ;
; 22.767 ; usonic[2]        ; usonic[4]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 24.285       ; 0.000      ; 1.554      ;
; 22.768 ; usonic[0]        ; usonic[3]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 24.285       ; 0.000      ; 1.553      ;
; 22.773 ; usonic[7]        ; usonic[9]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 24.285       ; 0.000      ; 1.548      ;
; 22.781 ; usonic[6]        ; usonic[7]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 24.285       ; 0.000      ; 1.540      ;
; 22.802 ; usonic[3]        ; usonic[5]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 24.285       ; 0.000      ; 1.519      ;
; 22.802 ; usonic[1]        ; usonic[3]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 24.285       ; 0.000      ; 1.519      ;
; 22.837 ; usonic[5]        ; usonic[6]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 24.285       ; 0.000      ; 1.484      ;
; 22.837 ; usonic[4]        ; usonic[5]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 24.285       ; 0.000      ; 1.484      ;
; 22.838 ; usonic[2]        ; usonic[3]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 24.285       ; 0.000      ; 1.483      ;
; 22.839 ; usonic[0]        ; usonic[2]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 24.285       ; 0.000      ; 1.482      ;
; 22.844 ; usonic[7]        ; usonic[8]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 24.285       ; 0.000      ; 1.477      ;
; 22.873 ; usonic[3]        ; usonic[4]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 24.285       ; 0.000      ; 1.448      ;
; 22.873 ; usonic[1]        ; usonic[2]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 24.285       ; 0.000      ; 1.448      ;
; 22.884 ; usonic[8]        ; usonic[9]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 24.285       ; 0.000      ; 1.437      ;
; 23.223 ; usonic[5]        ; usonic[5]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 24.285       ; 0.000      ; 1.098      ;
; 23.223 ; usonic[4]        ; usonic[4]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 24.285       ; 0.000      ; 1.098      ;
; 23.224 ; usonic[2]        ; usonic[2]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 24.285       ; 0.000      ; 1.097      ;
; 23.226 ; usonic[0]        ; usonic[1]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 24.285       ; 0.000      ; 1.095      ;
; 23.230 ; usonic[7]        ; usonic[7]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 24.285       ; 0.000      ; 1.091      ;
; 23.256 ; usonic[6]        ; usonic[6]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 24.285       ; 0.000      ; 1.065      ;
; 23.256 ; usonic[3]        ; usonic[3]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 24.285       ; 0.000      ; 1.065      ;
; 23.256 ; usonic[1]        ; usonic[1]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 24.285       ; 0.000      ; 1.065      ;
; 23.267 ; usonic[8]        ; usonic[8]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 24.285       ; 0.000      ; 1.054      ;
; 23.664 ; usonic[0]        ; usonic[0]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 24.285       ; 0.000      ; 0.657      ;
+--------+------------------+-------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'CLKPLL_inst|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+--------+------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                    ; To Node                                                                                                                                                                                                   ; Launch Clock                            ; Latch Clock                             ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+
; -4.591 ; SPI_MASTER_ADC:ADC0_instant|data_in_final[4]                                                                                 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a4~portb_datain_reg0    ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.005        ; -2.329     ; 2.232      ;
; -4.468 ; SPI_MASTER_ADC:ADC0_instant|data_in_final[3]                                                                                 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a19~portb_datain_reg0   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.005        ; -2.265     ; 2.173      ;
; -4.460 ; SPI_MASTER_ADC:ADC0_instant|data_in_final[4]                                                                                 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a36~portb_datain_reg0   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.005        ; -2.343     ; 2.087      ;
; -4.329 ; SPI_MASTER_ADC:ADC0_instant|data_in_final[7]                                                                                 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a55~portb_datain_reg0   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.005        ; -2.292     ; 2.007      ;
; -4.320 ; SPI_MASTER_ADC:ADC0_instant|data_in_final[10]                                                                                ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a26~portb_datain_reg0   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.005        ; -2.286     ; 2.004      ;
; -4.320 ; SPI_MASTER_ADC:ADC0_instant|data_in_final[14]                                                                                ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a62~portb_datain_reg0   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.005        ; -2.286     ; 2.004      ;
; -4.284 ; SPI_MASTER_ADC:ADC0_instant|data_in_final[7]                                                                                 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a39~portb_datain_reg0   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.005        ; -2.281     ; 1.973      ;
; -4.280 ; SPI_MASTER_ADC:ADC0_instant|data_in_final[3]                                                                                 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a3~portb_datain_reg0    ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.005        ; -2.276     ; 1.974      ;
; -4.257 ; SPI_MASTER_ADC:ADC0_instant|data_in_final[5]                                                                                 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a53~portb_datain_reg0   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.005        ; -2.293     ; 1.934      ;
; -4.256 ; SPI_MASTER_ADC:ADC0_instant|data_in_final[1]                                                                                 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a1~portb_datain_reg0    ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.005        ; -2.284     ; 1.942      ;
; -4.022 ; SPI_MASTER_ADC:ADC0_instant|data_in_final[4]                                                                                 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a20~portb_datain_reg0   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.005        ; -2.278     ; 1.714      ;
; -3.872 ; SPI_MASTER_ADC:ADC0_instant|data_in_final[3]                                                                                 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a51~portb_datain_reg0   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.005        ; -2.323     ; 1.519      ;
; -3.858 ; SPI_MASTER_ADC:ADC0_instant|data_in_final[1]                                                                                 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a49~portb_datain_reg0   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.005        ; -2.316     ; 1.512      ;
; -3.838 ; SPI_MASTER_ADC:ADC0_instant|data_in_final[0]                                                                                 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_datain_reg0    ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.005        ; -2.299     ; 1.509      ;
; -3.838 ; SPI_MASTER_ADC:ADC0_instant|data_in_final[3]                                                                                 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a35~portb_datain_reg0   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.005        ; -2.313     ; 1.495      ;
; -3.837 ; SPI_MASTER_ADC:ADC0_instant|data_in_final[0]                                                                                 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a32~portb_datain_reg0   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.005        ; -2.308     ; 1.499      ;
; -3.834 ; SPI_MASTER_ADC:ADC0_instant|data_in_final[1]                                                                                 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a33~portb_datain_reg0   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.005        ; -2.309     ; 1.495      ;
; -3.832 ; SPI_MASTER_ADC:ADC0_instant|data_in_final[2]                                                                                 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a2~portb_datain_reg0    ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.005        ; -2.297     ; 1.505      ;
; -3.825 ; SPI_MASTER_ADC:ADC0_instant|data_in_final[11]                                                                                ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a59~portb_datain_reg0   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.005        ; -2.292     ; 1.503      ;
; -3.822 ; SPI_MASTER_ADC:ADC0_instant|data_in_final[13]                                                                                ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a45~portb_datain_reg0   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.005        ; -2.287     ; 1.505      ;
; -3.818 ; SPI_MASTER_ADC:ADC0_instant|data_in_final[13]                                                                                ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a29~portb_datain_reg0   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.005        ; -2.294     ; 1.494      ;
; -3.816 ; SPI_MASTER_ADC:ADC0_instant|data_in_final[11]                                                                                ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a11~portb_datain_reg0   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.005        ; -2.291     ; 1.495      ;
; -3.815 ; SPI_MASTER_ADC:ADC0_instant|data_in_final[14]                                                                                ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a14~portb_datain_reg0   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.005        ; -2.300     ; 1.485      ;
; -3.807 ; SPI_MASTER_ADC:ADC0_instant|data_in_final[14]                                                                                ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a46~portb_datain_reg0   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.005        ; -2.298     ; 1.479      ;
; -3.804 ; SPI_MASTER_ADC:ADC0_instant|data_in_final[7]                                                                                 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a7~portb_datain_reg0    ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.005        ; -2.280     ; 1.494      ;
; -3.804 ; SPI_MASTER_ADC:ADC0_instant|data_in_final[14]                                                                                ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a30~portb_datain_reg0   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.005        ; -2.296     ; 1.478      ;
; -3.790 ; SPI_MASTER_ADC:ADC0_instant|data_in_final[7]                                                                                 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a23~portb_datain_reg0   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.005        ; -2.296     ; 1.464      ;
; -3.786 ; SPI_MASTER_ADC:ADC0_instant|data_in_final[2]                                                                                 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a50~portb_datain_reg0   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.005        ; -2.282     ; 1.474      ;
; -3.783 ; SPI_MASTER_ADC:ADC0_instant|data_in_final[13]                                                                                ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a13~portb_datain_reg0   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.005        ; -2.289     ; 1.464      ;
; -3.752 ; SPI_MASTER_ADC:ADC0_instant|data_in_final[12]                                                                                ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a60~portb_datain_reg0   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.005        ; -2.306     ; 1.416      ;
; -3.601 ; SPI_MASTER_ADC:ADC0_instant|data_in_final[12]                                                                                ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a28~portb_datain_reg0   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.005        ; -2.296     ; 1.275      ;
; -3.591 ; SPI_MASTER_ADC:ADC0_instant|data_in_final[12]                                                                                ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a44~portb_datain_reg0   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.005        ; -2.292     ; 1.269      ;
; -3.590 ; SPI_MASTER_ADC:ADC0_instant|data_in_final[9]                                                                                 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a57~portb_datain_reg0   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.005        ; -2.286     ; 1.274      ;
; -3.587 ; SPI_MASTER_ADC:ADC0_instant|data_in_final[9]                                                                                 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a25~portb_datain_reg0   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.005        ; -2.284     ; 1.273      ;
; -3.583 ; SPI_MASTER_ADC:ADC0_instant|data_in_final[8]                                                                                 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a24~portb_datain_reg0   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.005        ; -2.296     ; 1.257      ;
; -3.578 ; SPI_MASTER_ADC:ADC0_instant|data_in_final[6]                                                                                 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a22~portb_datain_reg0   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.005        ; -2.293     ; 1.255      ;
; -3.566 ; SPI_MASTER_ADC:ADC0_instant|data_in_final[10]                                                                                ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a58~portb_datain_reg0   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.005        ; -2.292     ; 1.244      ;
; -3.564 ; SPI_MASTER_ADC:ADC0_instant|data_in_final[9]                                                                                 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a41~portb_datain_reg0   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.005        ; -2.292     ; 1.242      ;
; -3.554 ; SPI_MASTER_ADC:ADC0_instant|data_in_final[6]                                                                                 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a38~portb_datain_reg0   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.005        ; -2.267     ; 1.257      ;
; -3.553 ; SPI_MASTER_ADC:ADC0_instant|data_in_final[10]                                                                                ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a42~portb_datain_reg0   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.005        ; -2.282     ; 1.241      ;
; -3.548 ; SPI_MASTER_ADC:ADC0_instant|data_in_final[6]                                                                                 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a6~portb_datain_reg0    ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.005        ; -2.276     ; 1.242      ;
; -3.546 ; SPI_MASTER_ADC:ADC0_instant|data_in_final[8]                                                                                 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a56~portb_datain_reg0   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.005        ; -2.285     ; 1.231      ;
; -3.540 ; SPI_MASTER_ADC:ADC0_instant|data_in_final[5]                                                                                 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a21~portb_datain_reg0   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.005        ; -2.241     ; 1.269      ;
; -3.535 ; SPI_MASTER_ADC:ADC0_instant|data_in_final[0]                                                                                 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a16~portb_datain_reg0   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.005        ; -2.294     ; 1.211      ;
; -3.529 ; SPI_MASTER_ADC:ADC0_instant|data_in_final[5]                                                                                 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a37~portb_datain_reg0   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.005        ; -2.232     ; 1.267      ;
; -3.526 ; SPI_MASTER_ADC:ADC0_instant|data_in_final[1]                                                                                 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a17~portb_datain_reg0   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.005        ; -2.297     ; 1.199      ;
; -3.524 ; SPI_MASTER_ADC:ADC0_instant|data_in_final[0]                                                                                 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a48~portb_datain_reg0   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.005        ; -2.296     ; 1.198      ;
; -3.524 ; SPI_MASTER_ADC:ADC0_instant|data_in_final[11]                                                                                ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a27~portb_datain_reg0   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.005        ; -2.289     ; 1.205      ;
; -3.521 ; SPI_MASTER_ADC:ADC0_instant|data_in_final[11]                                                                                ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a43~portb_datain_reg0   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.005        ; -2.290     ; 1.201      ;
; -3.507 ; SPI_MASTER_ADC:ADC0_instant|data_in_final[13]                                                                                ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a61~portb_datain_reg0   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.005        ; -2.287     ; 1.190      ;
; -3.498 ; SPI_MASTER_ADC:ADC0_instant|data_in_final[8]                                                                                 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a8~portb_datain_reg0    ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.005        ; -2.278     ; 1.190      ;
; -3.492 ; SPI_MASTER_ADC:ADC0_instant|data_in_final[2]                                                                                 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a34~portb_datain_reg0   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.005        ; -2.268     ; 1.194      ;
; -3.481 ; SPI_MASTER_ADC:ADC0_instant|data_in_final[2]                                                                                 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a18~portb_datain_reg0   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.005        ; -2.254     ; 1.197      ;
; -3.274 ; SPI_MASTER_ADC:ADC0_instant|data_in_final[10]                                                                                ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~portb_datain_reg0   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.005        ; -2.284     ; 0.960      ;
; -3.265 ; SPI_MASTER_ADC:ADC0_instant|data_in_final[12]                                                                                ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a12~portb_datain_reg0   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.005        ; -2.285     ; 0.950      ;
; -3.264 ; SPI_MASTER_ADC:ADC0_instant|data_in_final[9]                                                                                 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a9~portb_datain_reg0    ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.005        ; -2.285     ; 0.949      ;
; -3.263 ; SPI_MASTER_ADC:ADC0_instant|data_in_final[6]                                                                                 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a54~portb_datain_reg0   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.005        ; -2.285     ; 0.948      ;
; -3.259 ; SPI_MASTER_ADC:ADC0_instant|data_in_final[8]                                                                                 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a40~portb_datain_reg0   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.005        ; -2.281     ; 0.948      ;
; -3.256 ; SPI_MASTER_ADC:ADC0_instant|data_in_final[5]                                                                                 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a5~portb_datain_reg0    ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.005        ; -2.285     ; 0.941      ;
; -3.254 ; SPI_MASTER_ADC:ADC0_instant|data_in_final[4]                                                                                 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a52~portb_datain_reg0   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.005        ; -2.284     ; 0.940      ;
; -3.119 ; SPI_MASTER_UC:mbed_instant|FIN                                                                                               ; MBED_ON                                                                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.005        ; -2.351     ; 0.809      ;
; -3.117 ; SPI_MASTER_UC:mbed_instant|FIN                                                                                               ; MBED_FIN_EDGE                                                                                                                                                                                             ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.005        ; -2.351     ; 0.807      ;
; -3.116 ; SPI_MASTER_UC:mbed_instant|FIN                                                                                               ; MBED_FIN_PREV                                                                                                                                                                                             ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.005        ; -2.351     ; 0.806      ;
; -3.113 ; SPI_MASTER_ADC:ADC0_instant|FIN                                                                                              ; WR_EDGE                                                                                                                                                                                                   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.005        ; -2.352     ; 0.802      ;
; -3.112 ; SPI_MASTER_ADC:ADC0_instant|FIN                                                                                              ; WR_PREV                                                                                                                                                                                                   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.005        ; -2.352     ; 0.801      ;
; -0.158 ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1]                                                                                      ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1]                                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.005        ; 0.208      ; 0.657      ;
; -0.158 ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1]                                                                                      ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1]                                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.005        ; 0.208      ; 0.657      ;
; -0.158 ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]                                                                                        ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]                                                                                                                                                                     ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.005        ; 0.208      ; 0.657      ;
; -0.158 ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]                                                                                        ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]                                                                                                                                                                     ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.005        ; 0.208      ; 0.657      ;
; 6.652  ; RST                                                                                                                          ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a55~porta_address_reg5  ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 14.285       ; -0.003     ; 7.595      ;
; 6.669  ; RST                                                                                                                          ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a39~porta_address_reg5  ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 14.285       ; 0.008      ; 7.589      ;
; 6.755  ; RST                                                                                                                          ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a56~porta_address_reg5  ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 14.285       ; 0.045      ; 7.540      ;
; 7.007  ; RST                                                                                                                          ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a24~porta_address_reg5  ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 14.285       ; 0.034      ; 7.277      ;
; 7.010  ; RST                                                                                                                          ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a19~porta_address_reg5  ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 14.285       ; 0.040      ; 7.280      ;
; 7.050  ; RST                                                                                                                          ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a40~porta_address_reg5  ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 14.285       ; 0.049      ; 7.249      ;
; 7.058  ; RST                                                                                                                          ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a11~porta_address_reg5  ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 14.285       ; 0.054      ; 7.246      ;
; 7.351  ; RST                                                                                                                          ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a8~porta_address_reg5   ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 14.285       ; 0.052      ; 6.951      ;
; 7.381  ; RST                                                                                                                          ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a43~porta_address_reg5  ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 14.285       ; 0.055      ; 6.924      ;
; 7.386  ; RST                                                                                                                          ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a27~porta_address_reg5  ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 14.285       ; 0.056      ; 6.920      ;
; 7.486  ; RST                                                                                                                          ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a59~porta_address_reg11 ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 14.285       ; 0.053      ; 6.817      ;
; 7.486  ; RST                                                                                                                          ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a59~porta_address_reg10 ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 14.285       ; 0.053      ; 6.817      ;
; 7.486  ; RST                                                                                                                          ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a59~porta_address_reg9  ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 14.285       ; 0.053      ; 6.817      ;
; 7.486  ; RST                                                                                                                          ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a59~porta_address_reg8  ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 14.285       ; 0.053      ; 6.817      ;
; 7.486  ; RST                                                                                                                          ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a59~porta_address_reg7  ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 14.285       ; 0.053      ; 6.817      ;
; 7.486  ; RST                                                                                                                          ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a59~porta_address_reg6  ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 14.285       ; 0.053      ; 6.817      ;
; 7.486  ; RST                                                                                                                          ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a59~porta_address_reg5  ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 14.285       ; 0.053      ; 6.817      ;
; 7.486  ; RST                                                                                                                          ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a59~porta_address_reg4  ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 14.285       ; 0.053      ; 6.817      ;
; 7.486  ; RST                                                                                                                          ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a59~porta_address_reg3  ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 14.285       ; 0.053      ; 6.817      ;
; 7.486  ; RST                                                                                                                          ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a59~porta_address_reg2  ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 14.285       ; 0.053      ; 6.817      ;
; 7.486  ; RST                                                                                                                          ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a59~porta_address_reg1  ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 14.285       ; 0.053      ; 6.817      ;
; 7.486  ; RST                                                                                                                          ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a59~porta_address_reg0  ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 14.285       ; 0.053      ; 6.817      ;
; 7.504  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[5] ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a55~porta_address_reg5  ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 14.285       ; 0.014      ; 6.760      ;
; 7.521  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[5] ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a39~porta_address_reg5  ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 14.285       ; 0.025      ; 6.754      ;
; 7.594  ; RST                                                                                                                          ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a8~porta_address_reg11  ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 14.285       ; 0.052      ; 6.708      ;
; 7.594  ; RST                                                                                                                          ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a8~porta_address_reg10  ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 14.285       ; 0.052      ; 6.708      ;
; 7.594  ; RST                                                                                                                          ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a8~porta_address_reg9   ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 14.285       ; 0.052      ; 6.708      ;
; 7.594  ; RST                                                                                                                          ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a8~porta_address_reg8   ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 14.285       ; 0.052      ; 6.708      ;
; 7.594  ; RST                                                                                                                          ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a8~porta_address_reg7   ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 14.285       ; 0.052      ; 6.708      ;
; 7.594  ; RST                                                                                                                          ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a8~porta_address_reg6   ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 14.285       ; 0.052      ; 6.708      ;
; 7.594  ; RST                                                                                                                          ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a8~porta_address_reg4   ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 14.285       ; 0.052      ; 6.708      ;
+--------+------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1]'                                                                                                                                                                                                                                                                                                                               ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                 ; To Node                                 ; Launch Clock                            ; Latch Clock                             ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+
; -3.732 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a19~porta_address_reg0  ; SPI_MASTER_UC:mbed_instant|data_out[3]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 2.281      ; 6.054      ;
; -3.732 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a19~porta_address_reg1  ; SPI_MASTER_UC:mbed_instant|data_out[3]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 2.281      ; 6.054      ;
; -3.732 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a19~porta_address_reg2  ; SPI_MASTER_UC:mbed_instant|data_out[3]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 2.281      ; 6.054      ;
; -3.732 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a19~porta_address_reg3  ; SPI_MASTER_UC:mbed_instant|data_out[3]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 2.281      ; 6.054      ;
; -3.732 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a19~porta_address_reg4  ; SPI_MASTER_UC:mbed_instant|data_out[3]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 2.281      ; 6.054      ;
; -3.732 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a19~porta_address_reg5  ; SPI_MASTER_UC:mbed_instant|data_out[3]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 2.281      ; 6.054      ;
; -3.732 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a19~porta_address_reg6  ; SPI_MASTER_UC:mbed_instant|data_out[3]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 2.281      ; 6.054      ;
; -3.732 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a19~porta_address_reg7  ; SPI_MASTER_UC:mbed_instant|data_out[3]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 2.281      ; 6.054      ;
; -3.732 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a19~porta_address_reg8  ; SPI_MASTER_UC:mbed_instant|data_out[3]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 2.281      ; 6.054      ;
; -3.732 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a19~porta_address_reg9  ; SPI_MASTER_UC:mbed_instant|data_out[3]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 2.281      ; 6.054      ;
; -3.732 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a19~porta_address_reg10 ; SPI_MASTER_UC:mbed_instant|data_out[3]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 2.281      ; 6.054      ;
; -3.732 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a19~porta_address_reg11 ; SPI_MASTER_UC:mbed_instant|data_out[3]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 2.281      ; 6.054      ;
; -3.695 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a11~porta_address_reg0  ; SPI_MASTER_UC:mbed_instant|data_out[11] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 2.293      ; 6.029      ;
; -3.695 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a11~porta_address_reg1  ; SPI_MASTER_UC:mbed_instant|data_out[11] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 2.293      ; 6.029      ;
; -3.695 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a11~porta_address_reg2  ; SPI_MASTER_UC:mbed_instant|data_out[11] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 2.293      ; 6.029      ;
; -3.695 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a11~porta_address_reg3  ; SPI_MASTER_UC:mbed_instant|data_out[11] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 2.293      ; 6.029      ;
; -3.695 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a11~porta_address_reg4  ; SPI_MASTER_UC:mbed_instant|data_out[11] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 2.293      ; 6.029      ;
; -3.695 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a11~porta_address_reg5  ; SPI_MASTER_UC:mbed_instant|data_out[11] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 2.293      ; 6.029      ;
; -3.695 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a11~porta_address_reg6  ; SPI_MASTER_UC:mbed_instant|data_out[11] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 2.293      ; 6.029      ;
; -3.695 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a11~porta_address_reg7  ; SPI_MASTER_UC:mbed_instant|data_out[11] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 2.293      ; 6.029      ;
; -3.695 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a11~porta_address_reg8  ; SPI_MASTER_UC:mbed_instant|data_out[11] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 2.293      ; 6.029      ;
; -3.695 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a11~porta_address_reg9  ; SPI_MASTER_UC:mbed_instant|data_out[11] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 2.293      ; 6.029      ;
; -3.695 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a11~porta_address_reg10 ; SPI_MASTER_UC:mbed_instant|data_out[11] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 2.293      ; 6.029      ;
; -3.695 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a11~porta_address_reg11 ; SPI_MASTER_UC:mbed_instant|data_out[11] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 2.293      ; 6.029      ;
; -3.653 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a27~porta_address_reg0  ; SPI_MASTER_UC:mbed_instant|data_out[11] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 2.291      ; 5.985      ;
; -3.653 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a27~porta_address_reg1  ; SPI_MASTER_UC:mbed_instant|data_out[11] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 2.291      ; 5.985      ;
; -3.653 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a27~porta_address_reg2  ; SPI_MASTER_UC:mbed_instant|data_out[11] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 2.291      ; 5.985      ;
; -3.653 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a27~porta_address_reg3  ; SPI_MASTER_UC:mbed_instant|data_out[11] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 2.291      ; 5.985      ;
; -3.653 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a27~porta_address_reg4  ; SPI_MASTER_UC:mbed_instant|data_out[11] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 2.291      ; 5.985      ;
; -3.653 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a27~porta_address_reg5  ; SPI_MASTER_UC:mbed_instant|data_out[11] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 2.291      ; 5.985      ;
; -3.653 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a27~porta_address_reg6  ; SPI_MASTER_UC:mbed_instant|data_out[11] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 2.291      ; 5.985      ;
; -3.653 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a27~porta_address_reg7  ; SPI_MASTER_UC:mbed_instant|data_out[11] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 2.291      ; 5.985      ;
; -3.653 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a27~porta_address_reg8  ; SPI_MASTER_UC:mbed_instant|data_out[11] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 2.291      ; 5.985      ;
; -3.653 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a27~porta_address_reg9  ; SPI_MASTER_UC:mbed_instant|data_out[11] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 2.291      ; 5.985      ;
; -3.653 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a27~porta_address_reg10 ; SPI_MASTER_UC:mbed_instant|data_out[11] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 2.291      ; 5.985      ;
; -3.653 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a27~porta_address_reg11 ; SPI_MASTER_UC:mbed_instant|data_out[11] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 2.291      ; 5.985      ;
; -3.505 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a43~porta_address_reg0  ; SPI_MASTER_UC:mbed_instant|data_out[11] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 2.292      ; 5.838      ;
; -3.505 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a43~porta_address_reg1  ; SPI_MASTER_UC:mbed_instant|data_out[11] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 2.292      ; 5.838      ;
; -3.505 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a43~porta_address_reg2  ; SPI_MASTER_UC:mbed_instant|data_out[11] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 2.292      ; 5.838      ;
; -3.505 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a43~porta_address_reg3  ; SPI_MASTER_UC:mbed_instant|data_out[11] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 2.292      ; 5.838      ;
; -3.505 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a43~porta_address_reg4  ; SPI_MASTER_UC:mbed_instant|data_out[11] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 2.292      ; 5.838      ;
; -3.505 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a43~porta_address_reg5  ; SPI_MASTER_UC:mbed_instant|data_out[11] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 2.292      ; 5.838      ;
; -3.505 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a43~porta_address_reg6  ; SPI_MASTER_UC:mbed_instant|data_out[11] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 2.292      ; 5.838      ;
; -3.505 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a43~porta_address_reg7  ; SPI_MASTER_UC:mbed_instant|data_out[11] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 2.292      ; 5.838      ;
; -3.505 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a43~porta_address_reg8  ; SPI_MASTER_UC:mbed_instant|data_out[11] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 2.292      ; 5.838      ;
; -3.505 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a43~porta_address_reg9  ; SPI_MASTER_UC:mbed_instant|data_out[11] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 2.292      ; 5.838      ;
; -3.505 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a43~porta_address_reg10 ; SPI_MASTER_UC:mbed_instant|data_out[11] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 2.292      ; 5.838      ;
; -3.505 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a43~porta_address_reg11 ; SPI_MASTER_UC:mbed_instant|data_out[11] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 2.292      ; 5.838      ;
; -3.421 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a3~porta_address_reg0   ; SPI_MASTER_UC:mbed_instant|data_out[3]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 2.292      ; 5.754      ;
; -3.421 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a3~porta_address_reg1   ; SPI_MASTER_UC:mbed_instant|data_out[3]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 2.292      ; 5.754      ;
; -3.421 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a3~porta_address_reg2   ; SPI_MASTER_UC:mbed_instant|data_out[3]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 2.292      ; 5.754      ;
; -3.421 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a3~porta_address_reg3   ; SPI_MASTER_UC:mbed_instant|data_out[3]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 2.292      ; 5.754      ;
; -3.421 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a3~porta_address_reg4   ; SPI_MASTER_UC:mbed_instant|data_out[3]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 2.292      ; 5.754      ;
; -3.421 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a3~porta_address_reg5   ; SPI_MASTER_UC:mbed_instant|data_out[3]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 2.292      ; 5.754      ;
; -3.421 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a3~porta_address_reg6   ; SPI_MASTER_UC:mbed_instant|data_out[3]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 2.292      ; 5.754      ;
; -3.421 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a3~porta_address_reg7   ; SPI_MASTER_UC:mbed_instant|data_out[3]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 2.292      ; 5.754      ;
; -3.421 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a3~porta_address_reg8   ; SPI_MASTER_UC:mbed_instant|data_out[3]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 2.292      ; 5.754      ;
; -3.421 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a3~porta_address_reg9   ; SPI_MASTER_UC:mbed_instant|data_out[3]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 2.292      ; 5.754      ;
; -3.421 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a3~porta_address_reg10  ; SPI_MASTER_UC:mbed_instant|data_out[3]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 2.292      ; 5.754      ;
; -3.421 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a3~porta_address_reg11  ; SPI_MASTER_UC:mbed_instant|data_out[3]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 2.292      ; 5.754      ;
; -3.375 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a39~porta_address_reg0  ; SPI_MASTER_UC:mbed_instant|data_out[7]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 2.280      ; 5.696      ;
; -3.375 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a39~porta_address_reg1  ; SPI_MASTER_UC:mbed_instant|data_out[7]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 2.280      ; 5.696      ;
; -3.375 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a39~porta_address_reg2  ; SPI_MASTER_UC:mbed_instant|data_out[7]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 2.280      ; 5.696      ;
; -3.375 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a39~porta_address_reg3  ; SPI_MASTER_UC:mbed_instant|data_out[7]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 2.280      ; 5.696      ;
; -3.375 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a39~porta_address_reg4  ; SPI_MASTER_UC:mbed_instant|data_out[7]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 2.280      ; 5.696      ;
; -3.375 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a39~porta_address_reg5  ; SPI_MASTER_UC:mbed_instant|data_out[7]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 2.280      ; 5.696      ;
; -3.375 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a39~porta_address_reg6  ; SPI_MASTER_UC:mbed_instant|data_out[7]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 2.280      ; 5.696      ;
; -3.375 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a39~porta_address_reg7  ; SPI_MASTER_UC:mbed_instant|data_out[7]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 2.280      ; 5.696      ;
; -3.375 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a39~porta_address_reg8  ; SPI_MASTER_UC:mbed_instant|data_out[7]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 2.280      ; 5.696      ;
; -3.375 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a39~porta_address_reg9  ; SPI_MASTER_UC:mbed_instant|data_out[7]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 2.280      ; 5.696      ;
; -3.375 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a39~porta_address_reg10 ; SPI_MASTER_UC:mbed_instant|data_out[7]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 2.280      ; 5.696      ;
; -3.375 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a39~porta_address_reg11 ; SPI_MASTER_UC:mbed_instant|data_out[7]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 2.280      ; 5.696      ;
; -3.332 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a15~porta_address_reg0  ; SPI_MASTER_UC:mbed_instant|data_out[15] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 2.310      ; 5.683      ;
; -3.332 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a15~porta_address_reg1  ; SPI_MASTER_UC:mbed_instant|data_out[15] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 2.310      ; 5.683      ;
; -3.332 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a15~porta_address_reg2  ; SPI_MASTER_UC:mbed_instant|data_out[15] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 2.310      ; 5.683      ;
; -3.332 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a15~porta_address_reg3  ; SPI_MASTER_UC:mbed_instant|data_out[15] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 2.310      ; 5.683      ;
; -3.332 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a15~porta_address_reg4  ; SPI_MASTER_UC:mbed_instant|data_out[15] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 2.310      ; 5.683      ;
; -3.332 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a15~porta_address_reg5  ; SPI_MASTER_UC:mbed_instant|data_out[15] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 2.310      ; 5.683      ;
; -3.332 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a15~porta_address_reg6  ; SPI_MASTER_UC:mbed_instant|data_out[15] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 2.310      ; 5.683      ;
; -3.332 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a15~porta_address_reg7  ; SPI_MASTER_UC:mbed_instant|data_out[15] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 2.310      ; 5.683      ;
; -3.332 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a15~porta_address_reg8  ; SPI_MASTER_UC:mbed_instant|data_out[15] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 2.310      ; 5.683      ;
; -3.332 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a15~porta_address_reg9  ; SPI_MASTER_UC:mbed_instant|data_out[15] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 2.310      ; 5.683      ;
; -3.332 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a15~porta_address_reg10 ; SPI_MASTER_UC:mbed_instant|data_out[15] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 2.310      ; 5.683      ;
; -3.332 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a15~porta_address_reg11 ; SPI_MASTER_UC:mbed_instant|data_out[15] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 2.310      ; 5.683      ;
; -3.297 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a59~porta_address_reg0  ; SPI_MASTER_UC:mbed_instant|data_out[11] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 2.294      ; 5.632      ;
; -3.297 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a59~porta_address_reg1  ; SPI_MASTER_UC:mbed_instant|data_out[11] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 2.294      ; 5.632      ;
; -3.297 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a59~porta_address_reg2  ; SPI_MASTER_UC:mbed_instant|data_out[11] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 2.294      ; 5.632      ;
; -3.297 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a59~porta_address_reg3  ; SPI_MASTER_UC:mbed_instant|data_out[11] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 2.294      ; 5.632      ;
; -3.297 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a59~porta_address_reg4  ; SPI_MASTER_UC:mbed_instant|data_out[11] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 2.294      ; 5.632      ;
; -3.297 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a59~porta_address_reg5  ; SPI_MASTER_UC:mbed_instant|data_out[11] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 2.294      ; 5.632      ;
; -3.297 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a59~porta_address_reg6  ; SPI_MASTER_UC:mbed_instant|data_out[11] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 2.294      ; 5.632      ;
; -3.297 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a59~porta_address_reg7  ; SPI_MASTER_UC:mbed_instant|data_out[11] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 2.294      ; 5.632      ;
; -3.297 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a59~porta_address_reg8  ; SPI_MASTER_UC:mbed_instant|data_out[11] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 2.294      ; 5.632      ;
; -3.297 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a59~porta_address_reg9  ; SPI_MASTER_UC:mbed_instant|data_out[11] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 2.294      ; 5.632      ;
; -3.297 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a59~porta_address_reg10 ; SPI_MASTER_UC:mbed_instant|data_out[11] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 2.294      ; 5.632      ;
; -3.297 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a59~porta_address_reg11 ; SPI_MASTER_UC:mbed_instant|data_out[11] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 2.294      ; 5.632      ;
; -3.294 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a4~porta_address_reg0   ; SPI_MASTER_UC:mbed_instant|data_out[4]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 2.303      ; 5.638      ;
; -3.294 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a4~porta_address_reg1   ; SPI_MASTER_UC:mbed_instant|data_out[4]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 2.303      ; 5.638      ;
; -3.294 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a4~porta_address_reg2   ; SPI_MASTER_UC:mbed_instant|data_out[4]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 2.303      ; 5.638      ;
; -3.294 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a4~porta_address_reg3   ; SPI_MASTER_UC:mbed_instant|data_out[4]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 2.303      ; 5.638      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'SPI_MASTER_ADC:ADC0_instant|CLK_16[1]'                                                                                                                                                                 ;
+--------+-----------------------------------------+-----------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; Slack  ; From Node                               ; To Node                                       ; Launch Clock                          ; Latch Clock                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------+-----------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; -2.545 ; SPI_MASTER_ADC:ADC0_instant|icounter[5] ; SPI_MASTER_ADC:ADC0_instant|data_in_final[2]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; -0.076     ; 3.505      ;
; -2.399 ; SPI_MASTER_ADC:ADC0_instant|icounter[4] ; SPI_MASTER_ADC:ADC0_instant|data_in_final[2]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; -0.076     ; 3.359      ;
; -2.271 ; SPI_MASTER_ADC:ADC0_instant|icounter[5] ; SPI_MASTER_ADC:ADC0_instant|data_in_final[5]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; -0.067     ; 3.240      ;
; -2.254 ; SPI_MASTER_ADC:ADC0_instant|CSbar       ; SPI_MASTER_ADC:ADC0_instant|data_in_final[2]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; -0.076     ; 3.214      ;
; -2.208 ; SPI_MASTER_ADC:ADC0_instant|icounter[5] ; SPI_MASTER_ADC:ADC0_instant|data_in_final[8]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; -0.002     ; 3.242      ;
; -2.127 ; SPI_MASTER_ADC:ADC0_instant|icounter[5] ; SPI_MASTER_ADC:ADC0_instant|data_in_final[11] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; 0.013      ; 3.176      ;
; -2.125 ; SPI_MASTER_ADC:ADC0_instant|icounter[5] ; SPI_MASTER_ADC:ADC0_instant|data_in_final[13] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; -0.002     ; 3.159      ;
; -2.125 ; SPI_MASTER_ADC:ADC0_instant|icounter[4] ; SPI_MASTER_ADC:ADC0_instant|data_in_final[5]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; -0.067     ; 3.094      ;
; -2.062 ; SPI_MASTER_ADC:ADC0_instant|icounter[4] ; SPI_MASTER_ADC:ADC0_instant|data_in_final[8]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; -0.002     ; 3.096      ;
; -1.981 ; SPI_MASTER_ADC:ADC0_instant|icounter[4] ; SPI_MASTER_ADC:ADC0_instant|data_in_final[11] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; 0.013      ; 3.030      ;
; -1.980 ; SPI_MASTER_ADC:ADC0_instant|CSbar       ; SPI_MASTER_ADC:ADC0_instant|data_in_final[5]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; -0.067     ; 2.949      ;
; -1.979 ; SPI_MASTER_ADC:ADC0_instant|icounter[4] ; SPI_MASTER_ADC:ADC0_instant|data_in_final[13] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; -0.002     ; 3.013      ;
; -1.973 ; SPI_MASTER_ADC:ADC0_instant|icounter[5] ; SPI_MASTER_ADC:ADC0_instant|data_in_final[12] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; 0.005      ; 3.014      ;
; -1.965 ; SPI_MASTER_ADC:ADC0_instant|icounter[5] ; SPI_MASTER_ADC:ADC0_instant|data_in_final[6]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; -0.043     ; 2.958      ;
; -1.965 ; SPI_MASTER_ADC:ADC0_instant|icounter[5] ; SPI_MASTER_ADC:ADC0_instant|data_in_final[7]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; -0.043     ; 2.958      ;
; -1.952 ; SPI_MASTER_ADC:ADC0_instant|icounter[5] ; SPI_MASTER_ADC:ADC0_instant|data_in_final[10] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; -0.001     ; 2.987      ;
; -1.923 ; SPI_MASTER_ADC:ADC0_instant|icounter[5] ; SPI_MASTER_ADC:ADC0_instant|data_in_final[3]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; -0.027     ; 2.932      ;
; -1.917 ; SPI_MASTER_ADC:ADC0_instant|icounter[5] ; SPI_MASTER_ADC:ADC0_instant|data_in_final[14] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; -0.007     ; 2.946      ;
; -1.917 ; SPI_MASTER_ADC:ADC0_instant|CSbar       ; SPI_MASTER_ADC:ADC0_instant|data_in_final[8]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; -0.002     ; 2.951      ;
; -1.895 ; SPI_MASTER_ADC:ADC0_instant|icounter[5] ; SPI_MASTER_ADC:ADC0_instant|data_in_final[1]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; -0.015     ; 2.916      ;
; -1.885 ; SPI_MASTER_ADC:ADC0_instant|icounter[5] ; SPI_MASTER_ADC:ADC0_instant|data_in_final[0]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; -0.009     ; 2.912      ;
; -1.836 ; SPI_MASTER_ADC:ADC0_instant|CSbar       ; SPI_MASTER_ADC:ADC0_instant|data_in_final[11] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; 0.013      ; 2.885      ;
; -1.834 ; SPI_MASTER_ADC:ADC0_instant|CSbar       ; SPI_MASTER_ADC:ADC0_instant|data_in_final[13] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; -0.002     ; 2.868      ;
; -1.827 ; SPI_MASTER_ADC:ADC0_instant|icounter[4] ; SPI_MASTER_ADC:ADC0_instant|data_in_final[12] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; 0.005      ; 2.868      ;
; -1.819 ; SPI_MASTER_ADC:ADC0_instant|icounter[4] ; SPI_MASTER_ADC:ADC0_instant|data_in_final[6]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; -0.043     ; 2.812      ;
; -1.819 ; SPI_MASTER_ADC:ADC0_instant|icounter[4] ; SPI_MASTER_ADC:ADC0_instant|data_in_final[7]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; -0.043     ; 2.812      ;
; -1.806 ; SPI_MASTER_ADC:ADC0_instant|icounter[4] ; SPI_MASTER_ADC:ADC0_instant|data_in_final[10] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; -0.001     ; 2.841      ;
; -1.777 ; SPI_MASTER_ADC:ADC0_instant|icounter[4] ; SPI_MASTER_ADC:ADC0_instant|data_in_final[3]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; -0.027     ; 2.786      ;
; -1.771 ; SPI_MASTER_ADC:ADC0_instant|icounter[4] ; SPI_MASTER_ADC:ADC0_instant|data_in_final[14] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; -0.007     ; 2.800      ;
; -1.749 ; SPI_MASTER_ADC:ADC0_instant|icounter[4] ; SPI_MASTER_ADC:ADC0_instant|data_in_final[1]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; -0.015     ; 2.770      ;
; -1.739 ; SPI_MASTER_ADC:ADC0_instant|icounter[4] ; SPI_MASTER_ADC:ADC0_instant|data_in_final[0]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; -0.009     ; 2.766      ;
; -1.684 ; SPI_MASTER_ADC:ADC0_instant|icounter[5] ; SPI_MASTER_ADC:ADC0_instant|data_in[9]        ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; 0.003      ; 2.723      ;
; -1.684 ; SPI_MASTER_ADC:ADC0_instant|icounter[5] ; SPI_MASTER_ADC:ADC0_instant|data_in_final[9]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; 0.003      ; 2.723      ;
; -1.684 ; SPI_MASTER_ADC:ADC0_instant|icounter[5] ; SPI_MASTER_ADC:ADC0_instant|data_in[10]       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; 0.003      ; 2.723      ;
; -1.684 ; SPI_MASTER_ADC:ADC0_instant|icounter[5] ; SPI_MASTER_ADC:ADC0_instant|data_in[11]       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; 0.003      ; 2.723      ;
; -1.684 ; SPI_MASTER_ADC:ADC0_instant|icounter[5] ; SPI_MASTER_ADC:ADC0_instant|data_in[12]       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; 0.003      ; 2.723      ;
; -1.684 ; SPI_MASTER_ADC:ADC0_instant|icounter[5] ; SPI_MASTER_ADC:ADC0_instant|data_in[13]       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; 0.003      ; 2.723      ;
; -1.684 ; SPI_MASTER_ADC:ADC0_instant|icounter[5] ; SPI_MASTER_ADC:ADC0_instant|data_in[14]       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; 0.003      ; 2.723      ;
; -1.682 ; SPI_MASTER_ADC:ADC0_instant|CSbar       ; SPI_MASTER_ADC:ADC0_instant|data_in_final[12] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; 0.005      ; 2.723      ;
; -1.674 ; SPI_MASTER_ADC:ADC0_instant|CSbar       ; SPI_MASTER_ADC:ADC0_instant|data_in_final[6]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; -0.043     ; 2.667      ;
; -1.674 ; SPI_MASTER_ADC:ADC0_instant|CSbar       ; SPI_MASTER_ADC:ADC0_instant|data_in_final[7]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; -0.043     ; 2.667      ;
; -1.661 ; SPI_MASTER_ADC:ADC0_instant|CSbar       ; SPI_MASTER_ADC:ADC0_instant|data_in_final[10] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; -0.001     ; 2.696      ;
; -1.643 ; SPI_MASTER_ADC:ADC0_instant|icounter[5] ; SPI_MASTER_ADC:ADC0_instant|data_in[2]        ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; -0.018     ; 2.661      ;
; -1.643 ; SPI_MASTER_ADC:ADC0_instant|icounter[5] ; SPI_MASTER_ADC:ADC0_instant|data_in[3]        ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; -0.018     ; 2.661      ;
; -1.643 ; SPI_MASTER_ADC:ADC0_instant|icounter[5] ; SPI_MASTER_ADC:ADC0_instant|data_in[4]        ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; -0.018     ; 2.661      ;
; -1.643 ; SPI_MASTER_ADC:ADC0_instant|icounter[5] ; SPI_MASTER_ADC:ADC0_instant|data_in_final[4]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; -0.018     ; 2.661      ;
; -1.643 ; SPI_MASTER_ADC:ADC0_instant|icounter[5] ; SPI_MASTER_ADC:ADC0_instant|data_in[5]        ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; -0.018     ; 2.661      ;
; -1.643 ; SPI_MASTER_ADC:ADC0_instant|icounter[5] ; SPI_MASTER_ADC:ADC0_instant|data_in[6]        ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; -0.018     ; 2.661      ;
; -1.643 ; SPI_MASTER_ADC:ADC0_instant|icounter[5] ; SPI_MASTER_ADC:ADC0_instant|data_in[7]        ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; -0.018     ; 2.661      ;
; -1.643 ; SPI_MASTER_ADC:ADC0_instant|icounter[5] ; SPI_MASTER_ADC:ADC0_instant|data_in[8]        ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; -0.018     ; 2.661      ;
; -1.632 ; SPI_MASTER_ADC:ADC0_instant|CSbar       ; SPI_MASTER_ADC:ADC0_instant|data_in_final[3]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; -0.027     ; 2.641      ;
; -1.626 ; SPI_MASTER_ADC:ADC0_instant|CSbar       ; SPI_MASTER_ADC:ADC0_instant|data_in_final[14] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; -0.007     ; 2.655      ;
; -1.604 ; SPI_MASTER_ADC:ADC0_instant|CSbar       ; SPI_MASTER_ADC:ADC0_instant|data_in_final[1]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; -0.015     ; 2.625      ;
; -1.594 ; SPI_MASTER_ADC:ADC0_instant|CSbar       ; SPI_MASTER_ADC:ADC0_instant|data_in_final[0]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; -0.009     ; 2.621      ;
; -1.538 ; SPI_MASTER_ADC:ADC0_instant|icounter[4] ; SPI_MASTER_ADC:ADC0_instant|data_in[9]        ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; 0.003      ; 2.577      ;
; -1.538 ; SPI_MASTER_ADC:ADC0_instant|icounter[4] ; SPI_MASTER_ADC:ADC0_instant|data_in_final[9]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; 0.003      ; 2.577      ;
; -1.538 ; SPI_MASTER_ADC:ADC0_instant|icounter[4] ; SPI_MASTER_ADC:ADC0_instant|data_in[10]       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; 0.003      ; 2.577      ;
; -1.538 ; SPI_MASTER_ADC:ADC0_instant|icounter[4] ; SPI_MASTER_ADC:ADC0_instant|data_in[11]       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; 0.003      ; 2.577      ;
; -1.538 ; SPI_MASTER_ADC:ADC0_instant|icounter[4] ; SPI_MASTER_ADC:ADC0_instant|data_in[12]       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; 0.003      ; 2.577      ;
; -1.538 ; SPI_MASTER_ADC:ADC0_instant|icounter[4] ; SPI_MASTER_ADC:ADC0_instant|data_in[13]       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; 0.003      ; 2.577      ;
; -1.538 ; SPI_MASTER_ADC:ADC0_instant|icounter[4] ; SPI_MASTER_ADC:ADC0_instant|data_in[14]       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; 0.003      ; 2.577      ;
; -1.520 ; SPI_MASTER_ADC:ADC0_instant|CSbar       ; SPI_MASTER_ADC:ADC0_instant|data_out[2]       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; 0.001      ; 2.557      ;
; -1.497 ; SPI_MASTER_ADC:ADC0_instant|icounter[4] ; SPI_MASTER_ADC:ADC0_instant|data_in[2]        ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; -0.018     ; 2.515      ;
; -1.497 ; SPI_MASTER_ADC:ADC0_instant|icounter[4] ; SPI_MASTER_ADC:ADC0_instant|data_in[3]        ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; -0.018     ; 2.515      ;
; -1.497 ; SPI_MASTER_ADC:ADC0_instant|icounter[4] ; SPI_MASTER_ADC:ADC0_instant|data_in[4]        ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; -0.018     ; 2.515      ;
; -1.497 ; SPI_MASTER_ADC:ADC0_instant|icounter[4] ; SPI_MASTER_ADC:ADC0_instant|data_in_final[4]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; -0.018     ; 2.515      ;
; -1.497 ; SPI_MASTER_ADC:ADC0_instant|icounter[4] ; SPI_MASTER_ADC:ADC0_instant|data_in[5]        ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; -0.018     ; 2.515      ;
; -1.497 ; SPI_MASTER_ADC:ADC0_instant|icounter[4] ; SPI_MASTER_ADC:ADC0_instant|data_in[6]        ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; -0.018     ; 2.515      ;
; -1.497 ; SPI_MASTER_ADC:ADC0_instant|icounter[4] ; SPI_MASTER_ADC:ADC0_instant|data_in[7]        ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; -0.018     ; 2.515      ;
; -1.497 ; SPI_MASTER_ADC:ADC0_instant|icounter[4] ; SPI_MASTER_ADC:ADC0_instant|data_in[8]        ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; -0.018     ; 2.515      ;
; -1.393 ; SPI_MASTER_ADC:ADC0_instant|CSbar       ; SPI_MASTER_ADC:ADC0_instant|data_in[9]        ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; 0.003      ; 2.432      ;
; -1.393 ; SPI_MASTER_ADC:ADC0_instant|CSbar       ; SPI_MASTER_ADC:ADC0_instant|data_in_final[9]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; 0.003      ; 2.432      ;
; -1.393 ; SPI_MASTER_ADC:ADC0_instant|CSbar       ; SPI_MASTER_ADC:ADC0_instant|data_in[10]       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; 0.003      ; 2.432      ;
; -1.393 ; SPI_MASTER_ADC:ADC0_instant|CSbar       ; SPI_MASTER_ADC:ADC0_instant|data_in[11]       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; 0.003      ; 2.432      ;
; -1.393 ; SPI_MASTER_ADC:ADC0_instant|CSbar       ; SPI_MASTER_ADC:ADC0_instant|data_in[12]       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; 0.003      ; 2.432      ;
; -1.393 ; SPI_MASTER_ADC:ADC0_instant|CSbar       ; SPI_MASTER_ADC:ADC0_instant|data_in[13]       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; 0.003      ; 2.432      ;
; -1.393 ; SPI_MASTER_ADC:ADC0_instant|CSbar       ; SPI_MASTER_ADC:ADC0_instant|data_in[14]       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; 0.003      ; 2.432      ;
; -1.352 ; SPI_MASTER_ADC:ADC0_instant|CSbar       ; SPI_MASTER_ADC:ADC0_instant|data_in[2]        ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; -0.018     ; 2.370      ;
; -1.352 ; SPI_MASTER_ADC:ADC0_instant|CSbar       ; SPI_MASTER_ADC:ADC0_instant|data_in[3]        ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; -0.018     ; 2.370      ;
; -1.352 ; SPI_MASTER_ADC:ADC0_instant|CSbar       ; SPI_MASTER_ADC:ADC0_instant|data_in[4]        ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; -0.018     ; 2.370      ;
; -1.352 ; SPI_MASTER_ADC:ADC0_instant|CSbar       ; SPI_MASTER_ADC:ADC0_instant|data_in_final[4]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; -0.018     ; 2.370      ;
; -1.352 ; SPI_MASTER_ADC:ADC0_instant|CSbar       ; SPI_MASTER_ADC:ADC0_instant|data_in[5]        ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; -0.018     ; 2.370      ;
; -1.352 ; SPI_MASTER_ADC:ADC0_instant|CSbar       ; SPI_MASTER_ADC:ADC0_instant|data_in[6]        ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; -0.018     ; 2.370      ;
; -1.352 ; SPI_MASTER_ADC:ADC0_instant|CSbar       ; SPI_MASTER_ADC:ADC0_instant|data_in[7]        ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; -0.018     ; 2.370      ;
; -1.352 ; SPI_MASTER_ADC:ADC0_instant|CSbar       ; SPI_MASTER_ADC:ADC0_instant|data_in[8]        ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; -0.018     ; 2.370      ;
; -1.312 ; SPI_MASTER_ADC:ADC0_instant|CSbar       ; SPI_MASTER_ADC:ADC0_instant|data_out[1]       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; 0.001      ; 2.349      ;
; -1.309 ; SPI_MASTER_ADC:ADC0_instant|CSbar       ; SPI_MASTER_ADC:ADC0_instant|data_out[15]      ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; 0.001      ; 2.346      ;
; -1.308 ; SPI_MASTER_ADC:ADC0_instant|CSbar       ; SPI_MASTER_ADC:ADC0_instant|data_out[14]      ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; 0.001      ; 2.345      ;
; -1.305 ; SPI_MASTER_ADC:ADC0_instant|CSbar       ; SPI_MASTER_ADC:ADC0_instant|data_out[4]       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; 0.001      ; 2.342      ;
; -1.303 ; SPI_MASTER_ADC:ADC0_instant|CSbar       ; SPI_MASTER_ADC:ADC0_instant|data_out[13]      ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; 0.001      ; 2.340      ;
; -1.299 ; SPI_MASTER_ADC:ADC0_instant|CSbar       ; SPI_MASTER_ADC:ADC0_instant|data_out[5]       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; 0.001      ; 2.336      ;
; -1.295 ; SPI_MASTER_ADC:ADC0_instant|CSbar       ; SPI_MASTER_ADC:ADC0_instant|data_out[3]       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; 0.001      ; 2.332      ;
; -1.293 ; SPI_MASTER_ADC:ADC0_instant|CSbar       ; SPI_MASTER_ADC:ADC0_instant|data_out[10]      ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; 0.001      ; 2.330      ;
; -1.292 ; SPI_MASTER_ADC:ADC0_instant|CSbar       ; SPI_MASTER_ADC:ADC0_instant|data_out[9]       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; 0.001      ; 2.329      ;
; -1.281 ; SPI_MASTER_ADC:ADC0_instant|CSbar       ; SPI_MASTER_ADC:ADC0_instant|data_out[11]      ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; 0.001      ; 2.318      ;
; -1.280 ; SPI_MASTER_ADC:ADC0_instant|CSbar       ; SPI_MASTER_ADC:ADC0_instant|data_out[6]       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; 0.001      ; 2.317      ;
; -1.267 ; SPI_MASTER_ADC:ADC0_instant|CSbar       ; SPI_MASTER_ADC:ADC0_instant|data_out[12]      ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; 0.001      ; 2.304      ;
; -1.169 ; SPI_MASTER_ADC:ADC0_instant|data_in[11] ; SPI_MASTER_ADC:ADC0_instant|data_in_final[11] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; 0.010      ; 2.215      ;
; -1.092 ; SPI_MASTER_ADC:ADC0_instant|icounter[0] ; SPI_MASTER_ADC:ADC0_instant|icounter[5]       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; 0.000      ; 2.128      ;
; -1.060 ; SPI_MASTER_ADC:ADC0_instant|data_in[2]  ; SPI_MASTER_ADC:ADC0_instant|data_in_final[2]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; -0.058     ; 2.038      ;
+--------+-----------------------------------------+-----------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'usonic[9]'                                                                                      ;
+--------+------------------+------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node        ; To Node          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------+------------------+--------------+-------------+--------------+------------+------------+
; -1.374 ; counter_burst[1] ; counter_burst[0] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 2.410      ;
; -1.374 ; counter_burst[1] ; counter_burst[1] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 2.410      ;
; -1.374 ; counter_burst[1] ; counter_burst[2] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 2.410      ;
; -1.374 ; counter_burst[1] ; counter_burst[3] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 2.410      ;
; -1.374 ; counter_burst[1] ; counter_burst[4] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 2.410      ;
; -1.374 ; counter_burst[1] ; counter_burst[5] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 2.410      ;
; -1.374 ; counter_burst[1] ; counter_burst[7] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 2.410      ;
; -1.374 ; counter_burst[1] ; counter_burst[8] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 2.410      ;
; -1.374 ; counter_burst[1] ; counter_burst[9] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 2.410      ;
; -1.374 ; counter_burst[1] ; counter_burst[6] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 2.410      ;
; -1.360 ; counter_burst[7] ; counter_burst[0] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 2.396      ;
; -1.360 ; counter_burst[7] ; counter_burst[1] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 2.396      ;
; -1.360 ; counter_burst[7] ; counter_burst[2] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 2.396      ;
; -1.360 ; counter_burst[7] ; counter_burst[3] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 2.396      ;
; -1.360 ; counter_burst[7] ; counter_burst[4] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 2.396      ;
; -1.360 ; counter_burst[7] ; counter_burst[5] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 2.396      ;
; -1.360 ; counter_burst[7] ; counter_burst[7] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 2.396      ;
; -1.360 ; counter_burst[7] ; counter_burst[8] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 2.396      ;
; -1.360 ; counter_burst[7] ; counter_burst[9] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 2.396      ;
; -1.360 ; counter_burst[7] ; counter_burst[6] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 2.396      ;
; -1.343 ; counter_burst[2] ; counter_burst[0] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 2.379      ;
; -1.343 ; counter_burst[2] ; counter_burst[1] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 2.379      ;
; -1.343 ; counter_burst[2] ; counter_burst[2] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 2.379      ;
; -1.343 ; counter_burst[2] ; counter_burst[3] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 2.379      ;
; -1.343 ; counter_burst[2] ; counter_burst[4] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 2.379      ;
; -1.343 ; counter_burst[2] ; counter_burst[5] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 2.379      ;
; -1.343 ; counter_burst[2] ; counter_burst[7] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 2.379      ;
; -1.343 ; counter_burst[2] ; counter_burst[8] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 2.379      ;
; -1.343 ; counter_burst[2] ; counter_burst[9] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 2.379      ;
; -1.343 ; counter_burst[2] ; counter_burst[6] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 2.379      ;
; -1.267 ; counter_burst[6] ; counter_burst[0] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 2.303      ;
; -1.267 ; counter_burst[6] ; counter_burst[1] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 2.303      ;
; -1.267 ; counter_burst[6] ; counter_burst[2] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 2.303      ;
; -1.267 ; counter_burst[6] ; counter_burst[3] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 2.303      ;
; -1.267 ; counter_burst[6] ; counter_burst[4] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 2.303      ;
; -1.267 ; counter_burst[6] ; counter_burst[5] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 2.303      ;
; -1.267 ; counter_burst[6] ; counter_burst[7] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 2.303      ;
; -1.267 ; counter_burst[6] ; counter_burst[8] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 2.303      ;
; -1.267 ; counter_burst[6] ; counter_burst[9] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 2.303      ;
; -1.267 ; counter_burst[6] ; counter_burst[6] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 2.303      ;
; -1.210 ; counter_burst[3] ; counter_burst[0] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 2.246      ;
; -1.210 ; counter_burst[3] ; counter_burst[1] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 2.246      ;
; -1.210 ; counter_burst[3] ; counter_burst[2] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 2.246      ;
; -1.210 ; counter_burst[3] ; counter_burst[3] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 2.246      ;
; -1.210 ; counter_burst[3] ; counter_burst[4] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 2.246      ;
; -1.210 ; counter_burst[3] ; counter_burst[5] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 2.246      ;
; -1.210 ; counter_burst[3] ; counter_burst[7] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 2.246      ;
; -1.210 ; counter_burst[3] ; counter_burst[8] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 2.246      ;
; -1.210 ; counter_burst[3] ; counter_burst[9] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 2.246      ;
; -1.210 ; counter_burst[3] ; counter_burst[6] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 2.246      ;
; -1.132 ; counter_burst[4] ; counter_burst[0] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 2.168      ;
; -1.132 ; counter_burst[4] ; counter_burst[1] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 2.168      ;
; -1.132 ; counter_burst[4] ; counter_burst[2] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 2.168      ;
; -1.132 ; counter_burst[4] ; counter_burst[3] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 2.168      ;
; -1.132 ; counter_burst[4] ; counter_burst[4] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 2.168      ;
; -1.132 ; counter_burst[4] ; counter_burst[5] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 2.168      ;
; -1.132 ; counter_burst[4] ; counter_burst[7] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 2.168      ;
; -1.132 ; counter_burst[4] ; counter_burst[8] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 2.168      ;
; -1.132 ; counter_burst[4] ; counter_burst[9] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 2.168      ;
; -1.132 ; counter_burst[4] ; counter_burst[6] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 2.168      ;
; -1.129 ; counter_burst[8] ; counter_burst[0] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 2.165      ;
; -1.129 ; counter_burst[8] ; counter_burst[1] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 2.165      ;
; -1.129 ; counter_burst[8] ; counter_burst[2] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 2.165      ;
; -1.129 ; counter_burst[8] ; counter_burst[3] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 2.165      ;
; -1.129 ; counter_burst[8] ; counter_burst[4] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 2.165      ;
; -1.129 ; counter_burst[8] ; counter_burst[5] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 2.165      ;
; -1.129 ; counter_burst[8] ; counter_burst[7] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 2.165      ;
; -1.129 ; counter_burst[8] ; counter_burst[8] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 2.165      ;
; -1.129 ; counter_burst[8] ; counter_burst[9] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 2.165      ;
; -1.129 ; counter_burst[8] ; counter_burst[6] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 2.165      ;
; -1.106 ; counter_burst[5] ; counter_burst[0] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 2.142      ;
; -1.106 ; counter_burst[5] ; counter_burst[1] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 2.142      ;
; -1.106 ; counter_burst[5] ; counter_burst[2] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 2.142      ;
; -1.106 ; counter_burst[5] ; counter_burst[3] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 2.142      ;
; -1.106 ; counter_burst[5] ; counter_burst[4] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 2.142      ;
; -1.106 ; counter_burst[5] ; counter_burst[5] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 2.142      ;
; -1.106 ; counter_burst[5] ; counter_burst[7] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 2.142      ;
; -1.106 ; counter_burst[5] ; counter_burst[8] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 2.142      ;
; -1.106 ; counter_burst[5] ; counter_burst[9] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 2.142      ;
; -1.106 ; counter_burst[5] ; counter_burst[6] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 2.142      ;
; -1.100 ; counter_burst[0] ; counter_burst[9] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 2.136      ;
; -1.029 ; counter_burst[0] ; counter_burst[8] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 2.065      ;
; -0.958 ; counter_burst[0] ; counter_burst[7] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 1.994      ;
; -0.887 ; counter_burst[0] ; counter_burst[6] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 1.923      ;
; -0.816 ; counter_burst[0] ; counter_burst[5] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 1.852      ;
; -0.745 ; counter_burst[0] ; counter_burst[4] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 1.781      ;
; -0.695 ; counter_burst[9] ; counter_burst[0] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 1.731      ;
; -0.695 ; counter_burst[9] ; counter_burst[1] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 1.731      ;
; -0.695 ; counter_burst[9] ; counter_burst[2] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 1.731      ;
; -0.695 ; counter_burst[9] ; counter_burst[3] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 1.731      ;
; -0.695 ; counter_burst[9] ; counter_burst[4] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 1.731      ;
; -0.695 ; counter_burst[9] ; counter_burst[5] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 1.731      ;
; -0.695 ; counter_burst[9] ; counter_burst[7] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 1.731      ;
; -0.695 ; counter_burst[9] ; counter_burst[8] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 1.731      ;
; -0.695 ; counter_burst[9] ; counter_burst[9] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 1.731      ;
; -0.695 ; counter_burst[9] ; counter_burst[6] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 1.731      ;
; -0.674 ; counter_burst[0] ; counter_burst[3] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 1.710      ;
; -0.603 ; counter_burst[0] ; counter_burst[2] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 1.639      ;
; -0.444 ; counter_burst[0] ; counter_burst[1] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 1.480      ;
; -0.058 ; counter_burst[0] ; counter_burst[0] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 1.094      ;
+--------+------------------+------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1]'                                                                                                                                                                                                                                                                                                                               ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                ; To Node                                 ; Launch Clock                            ; Latch Clock                             ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+
; -1.655 ; MBED_ON                                                                                                                                                                                                  ; SPI_MASTER_UC:mbed_instant|CSbar        ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 2.352      ; 0.963      ;
; -0.615 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[1]                 ; SPI_MASTER_UC:mbed_instant|data_out[11] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 2.363      ; 2.014      ;
; -0.492 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[1]                 ; SPI_MASTER_UC:mbed_instant|data_out[9]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 2.361      ; 2.135      ;
; -0.438 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[1]                 ; SPI_MASTER_UC:mbed_instant|data_out[1]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 2.343      ; 2.171      ;
; -0.353 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[0]                 ; SPI_MASTER_UC:mbed_instant|data_out[12] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 2.363      ; 2.276      ;
; -0.321 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[0]                 ; SPI_MASTER_UC:mbed_instant|data_out[6]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 2.324      ; 2.269      ;
; -0.173 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[0]                 ; SPI_MASTER_UC:mbed_instant|data_out[4]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 2.304      ; 2.397      ;
; -0.144 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[0]                 ; SPI_MASTER_UC:mbed_instant|data_out[11] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 2.363      ; 2.485      ;
; -0.137 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[1]                 ; SPI_MASTER_UC:mbed_instant|data_out[3]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 2.337      ; 2.466      ;
; -0.115 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[1]                 ; SPI_MASTER_UC:mbed_instant|data_out[12] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 2.363      ; 2.514      ;
; -0.113 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[0]                 ; SPI_MASTER_UC:mbed_instant|data_out[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 2.337      ; 2.490      ;
; -0.107 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[1]                 ; SPI_MASTER_UC:mbed_instant|data_out[6]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 2.324      ; 2.483      ;
; -0.100 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[0]                 ; SPI_MASTER_UC:mbed_instant|data_out[10] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 2.359      ; 2.525      ;
; -0.031 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[0]                 ; SPI_MASTER_UC:mbed_instant|data_out[1]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 2.343      ; 2.578      ;
; 0.139  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[0]                 ; SPI_MASTER_UC:mbed_instant|data_out[9]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 2.361      ; 2.766      ;
; 0.185  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[1]                 ; SPI_MASTER_UC:mbed_instant|data_out[5]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 2.304      ; 2.755      ;
; 0.196  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[0]                 ; SPI_MASTER_UC:mbed_instant|data_out[2]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 2.305      ; 2.767      ;
; 0.202  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[0]                 ; SPI_MASTER_UC:mbed_instant|data_out[14] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 2.337      ; 2.805      ;
; 0.236  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[1]                 ; SPI_MASTER_UC:mbed_instant|data_out[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 2.337      ; 2.839      ;
; 0.240  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[1]                 ; SPI_MASTER_UC:mbed_instant|data_out[7]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 2.304      ; 2.810      ;
; 0.265  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[1]                 ; SPI_MASTER_UC:mbed_instant|data_out[15] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 2.344      ; 2.875      ;
; 0.275  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[0]                 ; SPI_MASTER_UC:mbed_instant|data_out[3]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 2.337      ; 2.878      ;
; 0.391  ; SPI_MASTER_UC:mbed_instant|icounter[4]                                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|icounter[4]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; SPI_MASTER_UC:mbed_instant|icounter[5]                                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|icounter[5]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; SPI_MASTER_UC:mbed_instant|data_out[0]                                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|data_out[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.457  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[0]                 ; SPI_MASTER_UC:mbed_instant|data_out[15] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 2.344      ; 3.067      ;
; 0.497  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[0]                 ; SPI_MASTER_UC:mbed_instant|data_out[5]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 2.304      ; 3.067      ;
; 0.533  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[0]                 ; SPI_MASTER_UC:mbed_instant|data_out[8]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 2.356      ; 3.155      ;
; 0.576  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[1]                 ; SPI_MASTER_UC:mbed_instant|data_out[2]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 2.305      ; 3.147      ;
; 0.625  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[1]                 ; SPI_MASTER_UC:mbed_instant|data_out[10] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 2.359      ; 3.250      ;
; 0.626  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[0]                 ; SPI_MASTER_UC:mbed_instant|data_out[7]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 2.304      ; 3.196      ;
; 0.627  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[1]                 ; SPI_MASTER_UC:mbed_instant|data_out[4]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 2.304      ; 3.197      ;
; 0.647  ; SPI_MASTER_UC:mbed_instant|data_out[11]                                                                                                                                                                  ; SPI_MASTER_UC:mbed_instant|data_out[12] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.000      ; 0.913      ;
; 0.652  ; SPI_MASTER_UC:mbed_instant|data_out[15]                                                                                                                                                                  ; SPI_MASTER_UC:mbed_instant|MOSI         ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.000      ; 0.918      ;
; 0.718  ; SPI_MASTER_UC:mbed_instant|icounter[5]                                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|FIN          ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; -0.001     ; 0.983      ;
; 0.769  ; SPI_MASTER_UC:mbed_instant|CSbar                                                                                                                                                                         ; SPI_MASTER_UC:mbed_instant|icounter[2]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.000      ; 1.035      ;
; 0.800  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[1]                 ; SPI_MASTER_UC:mbed_instant|data_out[14] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 2.337      ; 3.403      ;
; 0.830  ; SPI_MASTER_UC:mbed_instant|data_out[4]                                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|data_out[5]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.000      ; 1.096      ;
; 0.992  ; SPI_MASTER_UC:mbed_instant|icounter[5]                                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|icounter[4]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.000      ; 1.258      ;
; 0.994  ; SPI_MASTER_UC:mbed_instant|CSbar                                                                                                                                                                         ; SPI_MASTER_UC:mbed_instant|icounter[3]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.000      ; 1.260      ;
; 0.995  ; SPI_MASTER_UC:mbed_instant|CSbar                                                                                                                                                                         ; SPI_MASTER_UC:mbed_instant|icounter[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.000      ; 1.261      ;
; 0.997  ; SPI_MASTER_UC:mbed_instant|CSbar                                                                                                                                                                         ; SPI_MASTER_UC:mbed_instant|icounter[1]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.000      ; 1.263      ;
; 0.998  ; SPI_MASTER_UC:mbed_instant|icounter[4]                                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|icounter[5]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.000      ; 1.264      ;
; 1.027  ; SPI_MASTER_UC:mbed_instant|icounter[4]                                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|FIN          ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; -0.001     ; 1.292      ;
; 1.031  ; SPI_MASTER_UC:mbed_instant|CSbar                                                                                                                                                                         ; SPI_MASTER_UC:mbed_instant|icounter[4]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.000      ; 1.297      ;
; 1.031  ; SPI_MASTER_UC:mbed_instant|CSbar                                                                                                                                                                         ; SPI_MASTER_UC:mbed_instant|icounter[5]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.000      ; 1.297      ;
; 1.079  ; SPI_MASTER_UC:mbed_instant|data_out[14]                                                                                                                                                                  ; SPI_MASTER_UC:mbed_instant|data_out[15] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.007      ; 1.352      ;
; 1.106  ; SPI_MASTER_UC:mbed_instant|data_out[2]                                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|data_out[3]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.032      ; 1.404      ;
; 1.118  ; SPI_MASTER_UC:mbed_instant|data_out[10]                                                                                                                                                                  ; SPI_MASTER_UC:mbed_instant|data_out[11] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.004      ; 1.388      ;
; 1.140  ; SPI_MASTER_UC:mbed_instant|data_out[9]                                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|data_out[10] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; -0.002     ; 1.404      ;
; 1.193  ; SPI_MASTER_UC:mbed_instant|icounter[3]                                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|icounter[3]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.000      ; 1.459      ;
; 1.229  ; SPI_MASTER_UC:mbed_instant|icounter[0]                                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|icounter[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.000      ; 1.495      ;
; 1.245  ; SPI_MASTER_UC:mbed_instant|data_out[0]                                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|data_out[1]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.006      ; 1.517      ;
; 1.259  ; SPI_MASTER_UC:mbed_instant|data_out[6]                                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|data_out[7]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; -0.020     ; 1.505      ;
; 1.293  ; SPI_MASTER_UC:mbed_instant|data_out[5]                                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|data_out[6]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.020      ; 1.579      ;
; 1.297  ; SPI_MASTER_UC:mbed_instant|CSbar                                                                                                                                                                         ; SPI_MASTER_UC:mbed_instant|data_out[9]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.006      ; 1.569      ;
; 1.323  ; SPI_MASTER_UC:mbed_instant|icounter[2]                                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|icounter[2]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.000      ; 1.589      ;
; 1.334  ; SPI_MASTER_UC:mbed_instant|CSbar                                                                                                                                                                         ; SPI_MASTER_UC:mbed_instant|data_out[12] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.008      ; 1.608      ;
; 1.335  ; SPI_MASTER_UC:mbed_instant|icounter[1]                                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|icounter[1]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.000      ; 1.601      ;
; 1.336  ; SPI_MASTER_UC:mbed_instant|CSbar                                                                                                                                                                         ; SPI_MASTER_UC:mbed_instant|data_out[11] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.008      ; 1.610      ;
; 1.354  ; SPI_MASTER_UC:mbed_instant|icounter[5]                                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|icounter[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.000      ; 1.620      ;
; 1.354  ; SPI_MASTER_UC:mbed_instant|icounter[5]                                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|icounter[1]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.000      ; 1.620      ;
; 1.354  ; SPI_MASTER_UC:mbed_instant|icounter[5]                                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|icounter[2]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.000      ; 1.620      ;
; 1.354  ; SPI_MASTER_UC:mbed_instant|icounter[5]                                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|icounter[3]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.000      ; 1.620      ;
; 1.398  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[1]                 ; SPI_MASTER_UC:mbed_instant|data_out[8]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 2.356      ; 4.020      ;
; 1.420  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[1]                 ; SPI_MASTER_UC:mbed_instant|data_out[13] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 2.354      ; 4.040      ;
; 1.494  ; SPI_MASTER_UC:mbed_instant|CSbar                                                                                                                                                                         ; SPI_MASTER_UC:mbed_instant|data_out[6]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; -0.031     ; 1.729      ;
; 1.576  ; SPI_MASTER_UC:mbed_instant|icounter[2]                                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|icounter[3]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.000      ; 1.842      ;
; 1.584  ; SPI_MASTER_UC:mbed_instant|CSbar                                                                                                                                                                         ; SPI_MASTER_UC:mbed_instant|data_out[10] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.004      ; 1.854      ;
; 1.593  ; SPI_MASTER_UC:mbed_instant|data_out[1]                                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|data_out[2]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; -0.038     ; 1.821      ;
; 1.625  ; SPI_MASTER_UC:mbed_instant|icounter[4]                                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|icounter[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.000      ; 1.891      ;
; 1.625  ; SPI_MASTER_UC:mbed_instant|icounter[4]                                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|icounter[1]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.000      ; 1.891      ;
; 1.625  ; SPI_MASTER_UC:mbed_instant|icounter[4]                                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|icounter[2]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.000      ; 1.891      ;
; 1.625  ; SPI_MASTER_UC:mbed_instant|icounter[4]                                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|icounter[3]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.000      ; 1.891      ;
; 1.649  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[0]                 ; SPI_MASTER_UC:mbed_instant|data_out[13] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 2.354      ; 4.269      ;
; 1.649  ; SPI_MASTER_UC:mbed_instant|icounter[3]                                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|icounter[5]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.000      ; 1.915      ;
; 1.720  ; SPI_MASTER_UC:mbed_instant|icounter[2]                                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|icounter[5]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.000      ; 1.986      ;
; 1.738  ; SPI_MASTER_UC:mbed_instant|icounter[1]                                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|icounter[3]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.000      ; 2.004      ;
; 1.755  ; SPI_MASTER_UC:mbed_instant|icounter[3]                                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|icounter[4]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.000      ; 2.021      ;
; 1.758  ; SPI_MASTER_UC:mbed_instant|icounter[0]                                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|icounter[1]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.000      ; 2.024      ;
; 1.779  ; SPI_MASTER_UC:mbed_instant|data_out[8]                                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|data_out[9]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.005      ; 2.050      ;
; 1.795  ; SPI_MASTER_UC:mbed_instant|CSbar                                                                                                                                                                         ; SPI_MASTER_UC:mbed_instant|data_out[4]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; -0.051     ; 2.010      ;
; 1.797  ; SPI_MASTER_UC:mbed_instant|icounter[1]                                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|icounter[2]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.000      ; 2.063      ;
; 1.800  ; SPI_MASTER_UC:mbed_instant|CSbar                                                                                                                                                                         ; SPI_MASTER_UC:mbed_instant|data_out[5]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; -0.051     ; 2.015      ;
; 1.801  ; SPI_MASTER_UC:mbed_instant|CSbar                                                                                                                                                                         ; SPI_MASTER_UC:mbed_instant|data_out[7]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; -0.051     ; 2.016      ;
; 1.807  ; SPI_MASTER_UC:mbed_instant|data_out[3]                                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|data_out[4]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; -0.033     ; 2.040      ;
; 1.826  ; SPI_MASTER_UC:mbed_instant|icounter[2]                                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|icounter[4]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.000      ; 2.092      ;
; 1.845  ; SPI_MASTER_UC:mbed_instant|icounter[0]                                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|icounter[3]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.000      ; 2.111      ;
; 1.858  ; SPI_MASTER_UC:mbed_instant|CSbar                                                                                                                                                                         ; SPI_MASTER_UC:mbed_instant|data_out[1]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; -0.012     ; 2.112      ;
; 1.882  ; SPI_MASTER_UC:mbed_instant|icounter[1]                                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|icounter[5]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.000      ; 2.148      ;
; 1.904  ; SPI_MASTER_UC:mbed_instant|icounter[0]                                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|icounter[2]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.000      ; 2.170      ;
; 1.918  ; SPI_MASTER_UC:mbed_instant|data_out[13]                                                                                                                                                                  ; SPI_MASTER_UC:mbed_instant|data_out[14] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; -0.017     ; 2.167      ;
; 1.925  ; SPI_MASTER_UC:mbed_instant|CSbar                                                                                                                                                                         ; SPI_MASTER_UC:mbed_instant|MOSI         ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; -0.011     ; 2.180      ;
; 1.933  ; SPI_MASTER_UC:mbed_instant|CSbar                                                                                                                                                                         ; SPI_MASTER_UC:mbed_instant|data_out[8]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.001      ; 2.200      ;
; 1.961  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a54~porta_address_reg0 ; SPI_MASTER_UC:mbed_instant|data_out[6]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 2.304      ; 4.531      ;
; 1.961  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a54~porta_address_reg1 ; SPI_MASTER_UC:mbed_instant|data_out[6]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 2.304      ; 4.531      ;
; 1.961  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a54~porta_address_reg2 ; SPI_MASTER_UC:mbed_instant|data_out[6]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 2.304      ; 4.531      ;
; 1.961  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a54~porta_address_reg3 ; SPI_MASTER_UC:mbed_instant|data_out[6]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 2.304      ; 4.531      ;
; 1.961  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a54~porta_address_reg4 ; SPI_MASTER_UC:mbed_instant|data_out[6]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 2.304      ; 4.531      ;
; 1.961  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a54~porta_address_reg5 ; SPI_MASTER_UC:mbed_instant|data_out[6]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 2.304      ; 4.531      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'usonic[9]'                                                                                                                  ;
+--------+------------------+------------------+-----------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node        ; To Node          ; Launch Clock                            ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------+------------------+-----------------------------------------+-------------+--------------+------------+------------+
; -1.139 ; RST              ; counter_burst[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; usonic[9]   ; 0.000        ; 3.236      ; 2.363      ;
; -1.139 ; RST              ; counter_burst[1] ; CLKPLL_inst|altpll_component|pll|clk[0] ; usonic[9]   ; 0.000        ; 3.236      ; 2.363      ;
; -1.139 ; RST              ; counter_burst[2] ; CLKPLL_inst|altpll_component|pll|clk[0] ; usonic[9]   ; 0.000        ; 3.236      ; 2.363      ;
; -1.139 ; RST              ; counter_burst[3] ; CLKPLL_inst|altpll_component|pll|clk[0] ; usonic[9]   ; 0.000        ; 3.236      ; 2.363      ;
; -1.139 ; RST              ; counter_burst[4] ; CLKPLL_inst|altpll_component|pll|clk[0] ; usonic[9]   ; 0.000        ; 3.236      ; 2.363      ;
; -1.139 ; RST              ; counter_burst[5] ; CLKPLL_inst|altpll_component|pll|clk[0] ; usonic[9]   ; 0.000        ; 3.236      ; 2.363      ;
; -1.139 ; RST              ; counter_burst[7] ; CLKPLL_inst|altpll_component|pll|clk[0] ; usonic[9]   ; 0.000        ; 3.236      ; 2.363      ;
; -1.139 ; RST              ; counter_burst[8] ; CLKPLL_inst|altpll_component|pll|clk[0] ; usonic[9]   ; 0.000        ; 3.236      ; 2.363      ;
; -1.139 ; RST              ; counter_burst[9] ; CLKPLL_inst|altpll_component|pll|clk[0] ; usonic[9]   ; 0.000        ; 3.236      ; 2.363      ;
; -1.139 ; RST              ; counter_burst[6] ; CLKPLL_inst|altpll_component|pll|clk[0] ; usonic[9]   ; 0.000        ; 3.236      ; 2.363      ;
; -0.897 ; ON               ; counter_burst[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; usonic[9]   ; 0.000        ; 3.236      ; 2.605      ;
; -0.897 ; ON               ; counter_burst[1] ; CLKPLL_inst|altpll_component|pll|clk[0] ; usonic[9]   ; 0.000        ; 3.236      ; 2.605      ;
; -0.897 ; ON               ; counter_burst[2] ; CLKPLL_inst|altpll_component|pll|clk[0] ; usonic[9]   ; 0.000        ; 3.236      ; 2.605      ;
; -0.897 ; ON               ; counter_burst[3] ; CLKPLL_inst|altpll_component|pll|clk[0] ; usonic[9]   ; 0.000        ; 3.236      ; 2.605      ;
; -0.897 ; ON               ; counter_burst[4] ; CLKPLL_inst|altpll_component|pll|clk[0] ; usonic[9]   ; 0.000        ; 3.236      ; 2.605      ;
; -0.897 ; ON               ; counter_burst[5] ; CLKPLL_inst|altpll_component|pll|clk[0] ; usonic[9]   ; 0.000        ; 3.236      ; 2.605      ;
; -0.897 ; ON               ; counter_burst[7] ; CLKPLL_inst|altpll_component|pll|clk[0] ; usonic[9]   ; 0.000        ; 3.236      ; 2.605      ;
; -0.897 ; ON               ; counter_burst[8] ; CLKPLL_inst|altpll_component|pll|clk[0] ; usonic[9]   ; 0.000        ; 3.236      ; 2.605      ;
; -0.897 ; ON               ; counter_burst[9] ; CLKPLL_inst|altpll_component|pll|clk[0] ; usonic[9]   ; 0.000        ; 3.236      ; 2.605      ;
; -0.897 ; ON               ; counter_burst[6] ; CLKPLL_inst|altpll_component|pll|clk[0] ; usonic[9]   ; 0.000        ; 3.236      ; 2.605      ;
; 0.537  ; counter_burst[9] ; counter_burst[9] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 0.803      ;
; 0.808  ; counter_burst[3] ; counter_burst[3] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 1.074      ;
; 0.816  ; counter_burst[5] ; counter_burst[5] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 1.082      ;
; 0.828  ; counter_burst[0] ; counter_burst[0] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 1.094      ;
; 0.840  ; counter_burst[2] ; counter_burst[2] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 1.106      ;
; 0.841  ; counter_burst[4] ; counter_burst[4] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 1.107      ;
; 0.978  ; counter_burst[1] ; counter_burst[1] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 1.244      ;
; 0.978  ; counter_burst[6] ; counter_burst[6] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 1.244      ;
; 1.011  ; counter_burst[8] ; counter_burst[8] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 1.277      ;
; 1.019  ; counter_burst[7] ; counter_burst[7] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 1.285      ;
; 1.191  ; counter_burst[3] ; counter_burst[4] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 1.457      ;
; 1.199  ; counter_burst[5] ; counter_burst[6] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 1.465      ;
; 1.214  ; counter_burst[0] ; counter_burst[1] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 1.480      ;
; 1.226  ; counter_burst[2] ; counter_burst[3] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 1.492      ;
; 1.227  ; counter_burst[4] ; counter_burst[5] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 1.493      ;
; 1.262  ; counter_burst[3] ; counter_burst[5] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 1.528      ;
; 1.270  ; counter_burst[5] ; counter_burst[7] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 1.536      ;
; 1.297  ; counter_burst[2] ; counter_burst[4] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 1.563      ;
; 1.298  ; counter_burst[4] ; counter_burst[6] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 1.564      ;
; 1.333  ; counter_burst[3] ; counter_burst[6] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 1.599      ;
; 1.341  ; counter_burst[5] ; counter_burst[8] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 1.607      ;
; 1.361  ; counter_burst[6] ; counter_burst[7] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 1.627      ;
; 1.368  ; counter_burst[2] ; counter_burst[5] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 1.634      ;
; 1.369  ; counter_burst[4] ; counter_burst[7] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 1.635      ;
; 1.373  ; counter_burst[0] ; counter_burst[2] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 1.639      ;
; 1.397  ; counter_burst[8] ; counter_burst[9] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 1.663      ;
; 1.404  ; counter_burst[3] ; counter_burst[7] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 1.670      ;
; 1.405  ; counter_burst[7] ; counter_burst[8] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 1.671      ;
; 1.412  ; counter_burst[5] ; counter_burst[9] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 1.678      ;
; 1.432  ; counter_burst[6] ; counter_burst[8] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 1.698      ;
; 1.439  ; counter_burst[2] ; counter_burst[6] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 1.705      ;
; 1.440  ; counter_burst[4] ; counter_burst[8] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 1.706      ;
; 1.444  ; counter_burst[0] ; counter_burst[3] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 1.710      ;
; 1.454  ; counter_burst[1] ; counter_burst[2] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 1.720      ;
; 1.465  ; counter_burst[9] ; counter_burst[0] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 1.731      ;
; 1.465  ; counter_burst[9] ; counter_burst[1] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 1.731      ;
; 1.465  ; counter_burst[9] ; counter_burst[2] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 1.731      ;
; 1.465  ; counter_burst[9] ; counter_burst[3] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 1.731      ;
; 1.465  ; counter_burst[9] ; counter_burst[4] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 1.731      ;
; 1.465  ; counter_burst[9] ; counter_burst[5] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 1.731      ;
; 1.465  ; counter_burst[9] ; counter_burst[7] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 1.731      ;
; 1.465  ; counter_burst[9] ; counter_burst[8] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 1.731      ;
; 1.465  ; counter_burst[9] ; counter_burst[6] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 1.731      ;
; 1.475  ; counter_burst[3] ; counter_burst[8] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 1.741      ;
; 1.476  ; counter_burst[7] ; counter_burst[9] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 1.742      ;
; 1.503  ; counter_burst[6] ; counter_burst[9] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 1.769      ;
; 1.510  ; counter_burst[2] ; counter_burst[7] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 1.776      ;
; 1.511  ; counter_burst[4] ; counter_burst[9] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 1.777      ;
; 1.515  ; counter_burst[0] ; counter_burst[4] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 1.781      ;
; 1.525  ; counter_burst[1] ; counter_burst[3] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 1.791      ;
; 1.546  ; counter_burst[3] ; counter_burst[9] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 1.812      ;
; 1.581  ; counter_burst[2] ; counter_burst[8] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 1.847      ;
; 1.586  ; counter_burst[0] ; counter_burst[5] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 1.852      ;
; 1.596  ; counter_burst[1] ; counter_burst[4] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 1.862      ;
; 1.652  ; counter_burst[2] ; counter_burst[9] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 1.918      ;
; 1.657  ; counter_burst[0] ; counter_burst[6] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 1.923      ;
; 1.667  ; counter_burst[1] ; counter_burst[5] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 1.933      ;
; 1.728  ; counter_burst[0] ; counter_burst[7] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 1.994      ;
; 1.738  ; counter_burst[1] ; counter_burst[6] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 2.004      ;
; 1.799  ; counter_burst[0] ; counter_burst[8] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 2.065      ;
; 1.809  ; counter_burst[1] ; counter_burst[7] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 2.075      ;
; 1.870  ; counter_burst[0] ; counter_burst[9] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 2.136      ;
; 1.876  ; counter_burst[5] ; counter_burst[0] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 2.142      ;
; 1.876  ; counter_burst[5] ; counter_burst[1] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 2.142      ;
; 1.876  ; counter_burst[5] ; counter_burst[2] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 2.142      ;
; 1.876  ; counter_burst[5] ; counter_burst[3] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 2.142      ;
; 1.876  ; counter_burst[5] ; counter_burst[4] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 2.142      ;
; 1.880  ; counter_burst[1] ; counter_burst[8] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 2.146      ;
; 1.899  ; counter_burst[8] ; counter_burst[0] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 2.165      ;
; 1.899  ; counter_burst[8] ; counter_burst[1] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 2.165      ;
; 1.899  ; counter_burst[8] ; counter_burst[2] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 2.165      ;
; 1.899  ; counter_burst[8] ; counter_burst[3] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 2.165      ;
; 1.899  ; counter_burst[8] ; counter_burst[4] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 2.165      ;
; 1.899  ; counter_burst[8] ; counter_burst[5] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 2.165      ;
; 1.899  ; counter_burst[8] ; counter_burst[7] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 2.165      ;
; 1.899  ; counter_burst[8] ; counter_burst[6] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 2.165      ;
; 1.902  ; counter_burst[4] ; counter_burst[0] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 2.168      ;
; 1.902  ; counter_burst[4] ; counter_burst[1] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 2.168      ;
; 1.902  ; counter_burst[4] ; counter_burst[2] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 2.168      ;
; 1.902  ; counter_burst[4] ; counter_burst[3] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 2.168      ;
+--------+------------------+------------------+-----------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'SPI_MASTER_ADC:ADC0_instant|CLK_16[1]'                                                                                                                                                                     ;
+--------+------------------------------------------+-----------------------------------------------+-----------------------------------------+---------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                ; To Node                                       ; Launch Clock                            ; Latch Clock                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------+-----------------------------------------------+-----------------------------------------+---------------------------------------+--------------+------------+------------+
; -0.709 ; ADC_OFF                                  ; SPI_MASTER_ADC:ADC0_instant|CSbar             ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 2.344      ; 1.901      ;
; -0.690 ; ON                                       ; SPI_MASTER_ADC:ADC0_instant|CSbar             ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 2.344      ; 1.920      ;
; -0.662 ; RST                                      ; SPI_MASTER_ADC:ADC0_instant|CSbar             ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 2.344      ; 1.948      ;
; -0.550 ; MBED_CLK[7]                              ; SPI_MASTER_ADC:ADC0_instant|CSbar             ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 2.353      ; 2.069      ;
; 0.391  ; SPI_MASTER_ADC:ADC0_instant|icounter[5]  ; SPI_MASTER_ADC:ADC0_instant|icounter[5]       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; SPI_MASTER_ADC:ADC0_instant|icounter[4]  ; SPI_MASTER_ADC:ADC0_instant|icounter[4]       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.520  ; SPI_MASTER_ADC:ADC0_instant|data_out[12] ; SPI_MASTER_ADC:ADC0_instant|data_out[13]      ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.000      ; 0.786      ;
; 0.520  ; SPI_MASTER_ADC:ADC0_instant|data_out[13] ; SPI_MASTER_ADC:ADC0_instant|data_out[14]      ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.000      ; 0.786      ;
; 0.521  ; SPI_MASTER_ADC:ADC0_instant|data_in[4]   ; SPI_MASTER_ADC:ADC0_instant|data_in[5]        ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.000      ; 0.787      ;
; 0.523  ; SPI_MASTER_ADC:ADC0_instant|data_in[9]   ; SPI_MASTER_ADC:ADC0_instant|data_in[10]       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.000      ; 0.789      ;
; 0.524  ; SPI_MASTER_ADC:ADC0_instant|data_in[4]   ; SPI_MASTER_ADC:ADC0_instant|data_in_final[4]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.000      ; 0.790      ;
; 0.525  ; SPI_MASTER_ADC:ADC0_instant|data_in[9]   ; SPI_MASTER_ADC:ADC0_instant|data_in_final[9]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.000      ; 0.791      ;
; 0.530  ; SPI_MASTER_ADC:ADC0_instant|data_in[10]  ; SPI_MASTER_ADC:ADC0_instant|data_in[11]       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.000      ; 0.796      ;
; 0.530  ; SPI_MASTER_ADC:ADC0_instant|CSbar        ; SPI_MASTER_ADC:ADC0_instant|data_out[0]       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.000      ; 0.796      ;
; 0.531  ; SPI_MASTER_ADC:ADC0_instant|data_in[7]   ; SPI_MASTER_ADC:ADC0_instant|data_in[8]        ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.000      ; 0.797      ;
; 0.531  ; SPI_MASTER_ADC:ADC0_instant|data_in[11]  ; SPI_MASTER_ADC:ADC0_instant|data_in[12]       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.000      ; 0.797      ;
; 0.532  ; SPI_MASTER_ADC:ADC0_instant|data_in[13]  ; SPI_MASTER_ADC:ADC0_instant|data_in[14]       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.000      ; 0.798      ;
; 0.534  ; SPI_MASTER_ADC:ADC0_instant|data_in[0]   ; SPI_MASTER_ADC:ADC0_instant|data_in[1]        ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.000      ; 0.800      ;
; 0.649  ; SPI_MASTER_ADC:ADC0_instant|data_out[1]  ; SPI_MASTER_ADC:ADC0_instant|data_out[2]       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.000      ; 0.915      ;
; 0.657  ; SPI_MASTER_ADC:ADC0_instant|data_in[5]   ; SPI_MASTER_ADC:ADC0_instant|data_in[6]        ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.000      ; 0.923      ;
; 0.675  ; SPI_MASTER_ADC:ADC0_instant|icounter[4]  ; SPI_MASTER_ADC:ADC0_instant|data_out[0]       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.000      ; 0.941      ;
; 0.704  ; SPI_MASTER_ADC:ADC0_instant|data_in[3]   ; SPI_MASTER_ADC:ADC0_instant|data_in[4]        ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.000      ; 0.970      ;
; 0.796  ; SPI_MASTER_ADC:ADC0_instant|data_out[3]  ; SPI_MASTER_ADC:ADC0_instant|data_out[4]       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.000      ; 1.062      ;
; 0.796  ; SPI_MASTER_ADC:ADC0_instant|data_out[4]  ; SPI_MASTER_ADC:ADC0_instant|data_out[5]       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.000      ; 1.062      ;
; 0.796  ; SPI_MASTER_ADC:ADC0_instant|data_out[7]  ; SPI_MASTER_ADC:ADC0_instant|data_out[8]       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.000      ; 1.062      ;
; 0.796  ; SPI_MASTER_ADC:ADC0_instant|data_out[14] ; SPI_MASTER_ADC:ADC0_instant|data_out[15]      ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.000      ; 1.062      ;
; 0.797  ; SPI_MASTER_ADC:ADC0_instant|data_out[6]  ; SPI_MASTER_ADC:ADC0_instant|data_out[7]       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.000      ; 1.063      ;
; 0.798  ; SPI_MASTER_ADC:ADC0_instant|data_out[8]  ; SPI_MASTER_ADC:ADC0_instant|data_out[9]       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.000      ; 1.064      ;
; 0.799  ; SPI_MASTER_ADC:ADC0_instant|data_out[2]  ; SPI_MASTER_ADC:ADC0_instant|data_out[3]       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.000      ; 1.065      ;
; 0.801  ; SPI_MASTER_ADC:ADC0_instant|data_out[5]  ; SPI_MASTER_ADC:ADC0_instant|data_out[6]       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.000      ; 1.067      ;
; 0.802  ; SPI_MASTER_ADC:ADC0_instant|data_out[10] ; SPI_MASTER_ADC:ADC0_instant|data_out[11]      ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.000      ; 1.068      ;
; 0.806  ; SPI_MASTER_ADC:ADC0_instant|data_in[2]   ; SPI_MASTER_ADC:ADC0_instant|data_in[3]        ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.000      ; 1.072      ;
; 0.807  ; SPI_MASTER_ADC:ADC0_instant|data_in[6]   ; SPI_MASTER_ADC:ADC0_instant|data_in[7]        ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.000      ; 1.073      ;
; 0.821  ; SPI_MASTER_ADC:ADC0_instant|icounter[5]  ; SPI_MASTER_ADC:ADC0_instant|data_out[0]       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.000      ; 1.087      ;
; 0.830  ; SPI_MASTER_ADC:ADC0_instant|icounter[5]  ; SPI_MASTER_ADC:ADC0_instant|data_out[5]       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.001      ; 1.097      ;
; 0.832  ; SPI_MASTER_ADC:ADC0_instant|data_in[12]  ; SPI_MASTER_ADC:ADC0_instant|data_in[13]       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.000      ; 1.098      ;
; 0.836  ; SPI_MASTER_ADC:ADC0_instant|data_out[9]  ; SPI_MASTER_ADC:ADC0_instant|data_out[10]      ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.000      ; 1.102      ;
; 0.911  ; SPI_MASTER_ADC:ADC0_instant|CSbar        ; SPI_MASTER_ADC:ADC0_instant|icounter[3]       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.000      ; 1.177      ;
; 0.913  ; SPI_MASTER_ADC:ADC0_instant|CSbar        ; SPI_MASTER_ADC:ADC0_instant|icounter[1]       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.000      ; 1.179      ;
; 0.917  ; SPI_MASTER_ADC:ADC0_instant|CSbar        ; SPI_MASTER_ADC:ADC0_instant|data_in[1]        ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.000      ; 1.183      ;
; 0.965  ; SPI_MASTER_ADC:ADC0_instant|data_out[0]  ; SPI_MASTER_ADC:ADC0_instant|data_out[1]       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.001      ; 1.232      ;
; 0.974  ; SPI_MASTER_ADC:ADC0_instant|data_out[11] ; SPI_MASTER_ADC:ADC0_instant|data_out[12]      ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.000      ; 1.240      ;
; 0.996  ; SPI_MASTER_ADC:ADC0_instant|data_in[12]  ; SPI_MASTER_ADC:ADC0_instant|data_in_final[12] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.002      ; 1.264      ;
; 0.996  ; SPI_MASTER_ADC:ADC0_instant|icounter[5]  ; SPI_MASTER_ADC:ADC0_instant|icounter[4]       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.000      ; 1.262      ;
; 1.013  ; SPI_MASTER_ADC:ADC0_instant|data_in[10]  ; SPI_MASTER_ADC:ADC0_instant|data_in_final[10] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; -0.004     ; 1.275      ;
; 1.019  ; SPI_MASTER_ADC:ADC0_instant|icounter[4]  ; SPI_MASTER_ADC:ADC0_instant|icounter[5]       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.000      ; 1.285      ;
; 1.030  ; SPI_MASTER_ADC:ADC0_instant|data_in[6]   ; SPI_MASTER_ADC:ADC0_instant|data_in_final[6]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; -0.025     ; 1.271      ;
; 1.035  ; SPI_MASTER_ADC:ADC0_instant|data_in[7]   ; SPI_MASTER_ADC:ADC0_instant|data_in_final[7]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; -0.025     ; 1.276      ;
; 1.040  ; SPI_MASTER_ADC:ADC0_instant|CSbar        ; SPI_MASTER_ADC:ADC0_instant|icounter[5]       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.000      ; 1.306      ;
; 1.040  ; SPI_MASTER_ADC:ADC0_instant|CSbar        ; SPI_MASTER_ADC:ADC0_instant|icounter[4]       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.000      ; 1.306      ;
; 1.044  ; SPI_MASTER_ADC:ADC0_instant|CSbar        ; SPI_MASTER_ADC:ADC0_instant|icounter[0]       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.000      ; 1.310      ;
; 1.045  ; SPI_MASTER_ADC:ADC0_instant|CSbar        ; SPI_MASTER_ADC:ADC0_instant|data_in[0]        ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.000      ; 1.311      ;
; 1.046  ; SPI_MASTER_ADC:ADC0_instant|CSbar        ; SPI_MASTER_ADC:ADC0_instant|icounter[2]       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.000      ; 1.312      ;
; 1.067  ; SPI_MASTER_ADC:ADC0_instant|icounter[5]  ; SPI_MASTER_ADC:ADC0_instant|FIN               ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.008      ; 1.341      ;
; 1.094  ; SPI_MASTER_ADC:ADC0_instant|icounter[5]  ; SPI_MASTER_ADC:ADC0_instant|data_out[13]      ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.001      ; 1.361      ;
; 1.094  ; SPI_MASTER_ADC:ADC0_instant|icounter[5]  ; SPI_MASTER_ADC:ADC0_instant|data_out[4]       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.001      ; 1.361      ;
; 1.096  ; SPI_MASTER_ADC:ADC0_instant|icounter[5]  ; SPI_MASTER_ADC:ADC0_instant|data_out[7]       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.001      ; 1.363      ;
; 1.096  ; SPI_MASTER_ADC:ADC0_instant|icounter[5]  ; SPI_MASTER_ADC:ADC0_instant|data_out[3]       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.001      ; 1.363      ;
; 1.097  ; SPI_MASTER_ADC:ADC0_instant|icounter[5]  ; SPI_MASTER_ADC:ADC0_instant|data_out[9]       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.001      ; 1.364      ;
; 1.097  ; SPI_MASTER_ADC:ADC0_instant|icounter[5]  ; SPI_MASTER_ADC:ADC0_instant|data_out[10]      ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.001      ; 1.364      ;
; 1.098  ; SPI_MASTER_ADC:ADC0_instant|icounter[5]  ; SPI_MASTER_ADC:ADC0_instant|data_out[14]      ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.001      ; 1.365      ;
; 1.098  ; SPI_MASTER_ADC:ADC0_instant|icounter[5]  ; SPI_MASTER_ADC:ADC0_instant|data_out[8]       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.001      ; 1.365      ;
; 1.100  ; SPI_MASTER_ADC:ADC0_instant|icounter[5]  ; SPI_MASTER_ADC:ADC0_instant|data_out[15]      ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.001      ; 1.367      ;
; 1.101  ; SPI_MASTER_ADC:ADC0_instant|icounter[5]  ; SPI_MASTER_ADC:ADC0_instant|data_out[2]       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.001      ; 1.368      ;
; 1.102  ; SPI_MASTER_ADC:ADC0_instant|icounter[5]  ; SPI_MASTER_ADC:ADC0_instant|data_out[1]       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.001      ; 1.369      ;
; 1.136  ; SPI_MASTER_ADC:ADC0_instant|icounter[5]  ; SPI_MASTER_ADC:ADC0_instant|data_out[12]      ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.001      ; 1.403      ;
; 1.140  ; SPI_MASTER_ADC:ADC0_instant|icounter[5]  ; SPI_MASTER_ADC:ADC0_instant|data_out[6]       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.001      ; 1.407      ;
; 1.141  ; SPI_MASTER_ADC:ADC0_instant|icounter[5]  ; SPI_MASTER_ADC:ADC0_instant|data_out[11]      ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.001      ; 1.408      ;
; 1.155  ; SPI_MASTER_ADC:ADC0_instant|data_in[0]   ; SPI_MASTER_ADC:ADC0_instant|data_in_final[0]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; -0.009     ; 1.412      ;
; 1.155  ; SPI_MASTER_ADC:ADC0_instant|data_in[3]   ; SPI_MASTER_ADC:ADC0_instant|data_in_final[3]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; -0.009     ; 1.412      ;
; 1.158  ; SPI_MASTER_ADC:ADC0_instant|data_in[14]  ; SPI_MASTER_ADC:ADC0_instant|data_in_final[14] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; -0.010     ; 1.414      ;
; 1.204  ; SPI_MASTER_ADC:ADC0_instant|icounter[3]  ; SPI_MASTER_ADC:ADC0_instant|icounter[3]       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.000      ; 1.470      ;
; 1.222  ; SPI_MASTER_ADC:ADC0_instant|icounter[4]  ; SPI_MASTER_ADC:ADC0_instant|FIN               ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.008      ; 1.496      ;
; 1.227  ; SPI_MASTER_ADC:ADC0_instant|icounter[1]  ; SPI_MASTER_ADC:ADC0_instant|icounter[1]       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.000      ; 1.493      ;
; 1.295  ; SPI_MASTER_ADC:ADC0_instant|data_in[8]   ; SPI_MASTER_ADC:ADC0_instant|data_in[9]        ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.021      ; 1.582      ;
; 1.327  ; SPI_MASTER_ADC:ADC0_instant|icounter[0]  ; SPI_MASTER_ADC:ADC0_instant|icounter[0]       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.000      ; 1.593      ;
; 1.338  ; SPI_MASTER_ADC:ADC0_instant|CSbar        ; SPI_MASTER_ADC:ADC0_instant|data_in[13]       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.003      ; 1.607      ;
; 1.340  ; SPI_MASTER_ADC:ADC0_instant|icounter[4]  ; SPI_MASTER_ADC:ADC0_instant|data_out[8]       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.001      ; 1.607      ;
; 1.342  ; SPI_MASTER_ADC:ADC0_instant|icounter[4]  ; SPI_MASTER_ADC:ADC0_instant|data_out[15]      ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.001      ; 1.609      ;
; 1.342  ; SPI_MASTER_ADC:ADC0_instant|icounter[4]  ; SPI_MASTER_ADC:ADC0_instant|data_out[7]       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.001      ; 1.609      ;
; 1.343  ; SPI_MASTER_ADC:ADC0_instant|icounter[4]  ; SPI_MASTER_ADC:ADC0_instant|data_out[6]       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.001      ; 1.610      ;
; 1.344  ; SPI_MASTER_ADC:ADC0_instant|icounter[4]  ; SPI_MASTER_ADC:ADC0_instant|data_out[2]       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.001      ; 1.611      ;
; 1.344  ; SPI_MASTER_ADC:ADC0_instant|icounter[4]  ; SPI_MASTER_ADC:ADC0_instant|data_out[11]      ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.001      ; 1.611      ;
; 1.345  ; SPI_MASTER_ADC:ADC0_instant|icounter[4]  ; SPI_MASTER_ADC:ADC0_instant|data_out[4]       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.001      ; 1.612      ;
; 1.345  ; SPI_MASTER_ADC:ADC0_instant|icounter[4]  ; SPI_MASTER_ADC:ADC0_instant|data_out[1]       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.001      ; 1.612      ;
; 1.346  ; SPI_MASTER_ADC:ADC0_instant|data_in[5]   ; SPI_MASTER_ADC:ADC0_instant|data_in_final[5]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; -0.049     ; 1.563      ;
; 1.348  ; SPI_MASTER_ADC:ADC0_instant|icounter[4]  ; SPI_MASTER_ADC:ADC0_instant|data_out[3]       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.001      ; 1.615      ;
; 1.348  ; SPI_MASTER_ADC:ADC0_instant|icounter[4]  ; SPI_MASTER_ADC:ADC0_instant|data_out[12]      ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.001      ; 1.615      ;
; 1.349  ; SPI_MASTER_ADC:ADC0_instant|icounter[4]  ; SPI_MASTER_ADC:ADC0_instant|data_out[10]      ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.001      ; 1.616      ;
; 1.350  ; SPI_MASTER_ADC:ADC0_instant|icounter[4]  ; SPI_MASTER_ADC:ADC0_instant|data_out[9]       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.001      ; 1.617      ;
; 1.379  ; SPI_MASTER_ADC:ADC0_instant|CSbar        ; SPI_MASTER_ADC:ADC0_instant|data_out[7]       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.001      ; 1.646      ;
; 1.379  ; SPI_MASTER_ADC:ADC0_instant|CSbar        ; SPI_MASTER_ADC:ADC0_instant|data_out[8]       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.001      ; 1.646      ;
; 1.409  ; SPI_MASTER_ADC:ADC0_instant|icounter[2]  ; SPI_MASTER_ADC:ADC0_instant|icounter[2]       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.000      ; 1.675      ;
; 1.467  ; SPI_MASTER_ADC:ADC0_instant|data_in[1]   ; SPI_MASTER_ADC:ADC0_instant|data_in_final[1]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; -0.015     ; 1.718      ;
; 1.472  ; SPI_MASTER_ADC:ADC0_instant|data_in[1]   ; SPI_MASTER_ADC:ADC0_instant|data_in[2]        ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; -0.018     ; 1.720      ;
; 1.475  ; SPI_MASTER_ADC:ADC0_instant|icounter[4]  ; SPI_MASTER_ADC:ADC0_instant|data_out[5]       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.001      ; 1.742      ;
; 1.487  ; SPI_MASTER_ADC:ADC0_instant|icounter[4]  ; SPI_MASTER_ADC:ADC0_instant|icounter[0]       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.000      ; 1.753      ;
; 1.487  ; SPI_MASTER_ADC:ADC0_instant|icounter[4]  ; SPI_MASTER_ADC:ADC0_instant|icounter[1]       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.000      ; 1.753      ;
; 1.487  ; SPI_MASTER_ADC:ADC0_instant|icounter[4]  ; SPI_MASTER_ADC:ADC0_instant|icounter[2]       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.000      ; 1.753      ;
; 1.487  ; SPI_MASTER_ADC:ADC0_instant|icounter[4]  ; SPI_MASTER_ADC:ADC0_instant|icounter[3]       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.000      ; 1.753      ;
+--------+------------------------------------------+-----------------------------------------------+-----------------------------------------+---------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'CLKPLL_inst|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                            ; To Node                                                                                                                                                                                                   ; Launch Clock                            ; Latch Clock                             ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+
; -0.067 ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1]                                                                                                              ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1]                                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.208      ; 0.657      ;
; -0.067 ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1]                                                                                                              ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1]                                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.208      ; 0.657      ;
; -0.067 ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]                                                                                                                ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]                                                                                                                                                                     ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.208      ; 0.657      ;
; -0.067 ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]                                                                                                                ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]                                                                                                                                                                     ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.208      ; 0.657      ;
; 0.391  ; counter_report[0]                                                                                                                                    ; counter_report[0]                                                                                                                                                                                         ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; counter_report[1]                                                                                                                                    ; counter_report[1]                                                                                                                                                                                         ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; counter_wait[16]                                                                                                                                     ; counter_wait[16]                                                                                                                                                                                          ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; MBED_ON                                                                                                                                              ; MBED_ON                                                                                                                                                                                                   ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[0]                                                                                                              ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[0]                                                                                                                                                                   ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; ADC_OFF                                                                                                                                              ; ADC_OFF                                                                                                                                                                                                   ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|b_full                          ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|b_full                                                                               ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|b_non_empty                     ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|b_non_empty                                                                          ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.521  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[13] ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[13]                                                      ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.787      ;
; 0.524  ; FIFO_FULL_PREV                                                                                                                                       ; ADC_OFF                                                                                                                                                                                                   ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.790      ;
; 0.531  ; MBED_CLK_PREV                                                                                                                                        ; MBED_CLK_EDGE                                                                                                                                                                                             ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.797      ;
; 0.531  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[13]                              ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[13]                                                                                   ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.797      ;
; 0.535  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[13]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[13]                                                                             ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.801      ;
; 0.541  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|b_full                          ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|b_non_empty                                                                          ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.807      ;
; 0.543  ; MBED_CLK[7]                                                                                                                                          ; MBED_CLK[7]                                                                                                                                                                                               ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.809      ;
; 0.546  ; counter_report[0]                                                                                                                                    ; counter_report[1]                                                                                                                                                                                         ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.812      ;
; 0.548  ; MBED_CLK[7]                                                                                                                                          ; MBED_CLK_PREV                                                                                                                                                                                             ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.814      ;
; 0.681  ; counter_report[1]                                                                                                                                    ; MBED_ALLOWED                                                                                                                                                                                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.947      ;
; 0.746  ; WR_PREV                                                                                                                                              ; WR_EDGE                                                                                                                                                                                                   ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.012      ;
; 0.792  ; ADC_OFF                                                                                                                                              ; WR_EDGE                                                                                                                                                                                                   ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.058      ;
; 0.795  ; MBED_CLK[0]                                                                                                                                          ; MBED_CLK[0]                                                                                                                                                                                               ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.061      ;
; 0.795  ; MBED_CLK[3]                                                                                                                                          ; MBED_CLK[3]                                                                                                                                                                                               ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.061      ;
; 0.796  ; counter_wait[8]                                                                                                                                      ; counter_wait[8]                                                                                                                                                                                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.062      ;
; 0.797  ; MBED_FIN_PREV                                                                                                                                        ; MBED_FIN_EDGE                                                                                                                                                                                             ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.063      ;
; 0.800  ; counter_wait[1]                                                                                                                                      ; counter_wait[1]                                                                                                                                                                                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.066      ;
; 0.801  ; counter_wait[9]                                                                                                                                      ; counter_wait[9]                                                                                                                                                                                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.067      ;
; 0.801  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[9]  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[9]                                                       ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.067      ;
; 0.801  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[7]                               ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[7]                                                                                    ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.067      ;
; 0.801  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[7]                         ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[7]                                                                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.067      ;
; 0.802  ; counter_wait[16]                                                                                                                                     ; counter_wait[13]                                                                                                                                                                                          ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.068      ;
; 0.802  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[11] ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[11]                                                      ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.068      ;
; 0.802  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[9]                               ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[9]                                                                                    ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.068      ;
; 0.802  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[9]                         ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[9]                                                                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.068      ;
; 0.803  ; counter_wait[16]                                                                                                                                     ; counter_wait[10]                                                                                                                                                                                          ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.069      ;
; 0.805  ; MBED_CLK[5]                                                                                                                                          ; MBED_CLK[5]                                                                                                                                                                                               ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.071      ;
; 0.805  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[7]  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[7]                                                       ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.071      ;
; 0.806  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[0]                               ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[0]                                                                                    ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.072      ;
; 0.806  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[2]                               ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[2]                                                                                    ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.072      ;
; 0.806  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[5]                               ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[5]                                                                                    ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.072      ;
; 0.806  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[11]                              ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[11]                                                                                   ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.072      ;
; 0.806  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[12]                              ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[12]                                                                                   ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.072      ;
; 0.806  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[0]                         ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[0]                                                                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.072      ;
; 0.806  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[2]                         ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[2]                                                                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.072      ;
; 0.806  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[5]                         ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[5]                                                                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.072      ;
; 0.806  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[11]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[11]                                                                             ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.072      ;
; 0.810  ; counter_wait[12]                                                                                                                                     ; counter_wait[12]                                                                                                                                                                                          ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.076      ;
; 0.810  ; counter_wait[15]                                                                                                                                     ; counter_wait[15]                                                                                                                                                                                          ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.076      ;
; 0.810  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[12]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[12]                                                                             ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.076      ;
; 0.815  ; counter_report[0]                                                                                                                                    ; MBED_ALLOWED                                                                                                                                                                                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.081      ;
; 0.823  ; counter_report[1]                                                                                                                                    ; counter_report[0]                                                                                                                                                                                         ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.089      ;
; 0.823  ; MBED_CLK[7]                                                                                                                                          ; MBED_CLK_EDGE                                                                                                                                                                                             ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.089      ;
; 0.828  ; MBED_CLK[1]                                                                                                                                          ; MBED_CLK[1]                                                                                                                                                                                               ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.094      ;
; 0.828  ; MBED_CLK[2]                                                                                                                                          ; MBED_CLK[2]                                                                                                                                                                                               ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.094      ;
; 0.828  ; MBED_CLK[4]                                                                                                                                          ; MBED_CLK[4]                                                                                                                                                                                               ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.094      ;
; 0.828  ; MBED_CLK[6]                                                                                                                                          ; MBED_CLK[6]                                                                                                                                                                                               ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.094      ;
; 0.837  ; counter_wait[2]                                                                                                                                      ; counter_wait[2]                                                                                                                                                                                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.103      ;
; 0.837  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[6]                         ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[6]                                                                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.103      ;
; 0.838  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[1]                               ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[1]                                                                                    ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.104      ;
; 0.838  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[6]                               ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[6]                                                                                    ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.104      ;
; 0.838  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[8]                               ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[8]                                                                                    ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.104      ;
; 0.838  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[10]                              ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[10]                                                                                   ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.104      ;
; 0.838  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[1]                         ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[1]                                                                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.104      ;
; 0.839  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[3]                               ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[3]                                                                                    ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.105      ;
; 0.839  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[4]                               ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[4]                                                                                    ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.105      ;
; 0.839  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[3]                         ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[3]                                                                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.105      ;
; 0.839  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[4]                         ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[4]                                                                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.105      ;
; 0.841  ; counter_wait[11]                                                                                                                                     ; counter_wait[11]                                                                                                                                                                                          ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.107      ;
; 0.842  ; counter_wait[14]                                                                                                                                     ; counter_wait[14]                                                                                                                                                                                          ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.108      ;
; 0.842  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[8]                         ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[8]                                                                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.108      ;
; 0.842  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[10]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[10]                                                                             ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.108      ;
; 0.852  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[3]  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[3]                                                       ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.118      ;
; 0.852  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[6]  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[6]                                                       ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.118      ;
; 0.854  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[5]  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[5]                                                       ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.120      ;
; 0.869  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[13]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[1]                  ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 1.136      ;
; 0.929  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[0]                                                                                                              ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1]                                                                                                                                                                   ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.195      ;
; 0.929  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[0]                                                                                                              ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]                                                                                                                                                                     ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.195      ;
; 0.938  ; MBED_FIN_EDGE                                                                                                                                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|b_full                                                                               ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 1.203      ;
; 0.967  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[8]                               ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a17~portb_address_reg8  ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.068      ; 1.269      ;
; 0.979  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[8]  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[8]                                                       ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.245      ;
; 0.985  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[12] ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[12]                                                      ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.251      ;
; 1.010  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[0]  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[0]                                                       ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.276      ;
; 1.017  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[10] ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[10]                                                      ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.283      ;
; 1.022  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[4]  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[4]                                                       ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.288      ;
; 1.022  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[12]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[0]                  ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 1.289      ;
; 1.025  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[2]  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[2]                                                       ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.291      ;
; 1.036  ; counter_wait[16]                                                                                                                                     ; MBED_ALLOWED                                                                                                                                                                                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.006     ; 1.296      ;
; 1.096  ; RST                                                                                                                                                  ; WR_EDGE                                                                                                                                                                                                   ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.362      ;
; 1.146  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[2]                               ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a28~portb_address_reg2  ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.089      ; 1.469      ;
; 1.159  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[4]                               ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a28~portb_address_reg4  ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.089      ; 1.482      ;
; 1.166  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[4]                               ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a17~portb_address_reg4  ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.068      ; 1.468      ;
; 1.170  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[10]                              ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a17~portb_address_reg10 ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.068      ; 1.472      ;
; 1.178  ; MBED_CLK[0]                                                                                                                                          ; MBED_CLK[1]                                                                                                                                                                                               ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.444      ;
; 1.179  ; counter_wait[8]                                                                                                                                      ; counter_wait[9]                                                                                                                                                                                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.445      ;
; 1.183  ; counter_wait[1]                                                                                                                                      ; counter_wait[2]                                                                                                                                                                                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.449      ;
; 1.184  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[7]                               ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[8]                                                                                    ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.450      ;
; 1.184  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[7]                         ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[8]                                                                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.450      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'CLKPLL_inst|altpll_component|pll|clk[1]'                                                                                                          ;
+-------+------------------+-------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+
; Slack ; From Node        ; To Node     ; Launch Clock                            ; Latch Clock                             ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------+-------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+
; 0.278 ; usonic[9]        ; usonic[9]   ; usonic[9]                               ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.182      ; 0.976      ;
; 0.278 ; usonic[9]        ; usonic[9]   ; usonic[9]                               ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.182      ; 0.976      ;
; 0.391 ; usonic[0]        ; usonic[0]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.514 ; usonic[9]        ; usonicpulse ; usonic[9]                               ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.181      ; 1.211      ;
; 0.514 ; usonic[9]        ; usonicpulse ; usonic[9]                               ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.181      ; 1.211      ;
; 0.788 ; usonic[8]        ; usonic[8]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.054      ;
; 0.799 ; usonic[1]        ; usonic[1]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.065      ;
; 0.799 ; usonic[3]        ; usonic[3]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.065      ;
; 0.799 ; usonic[6]        ; usonic[6]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.065      ;
; 0.825 ; usonic[7]        ; usonic[7]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.091      ;
; 0.829 ; usonic[0]        ; usonic[1]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.095      ;
; 0.831 ; usonic[2]        ; usonic[2]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.097      ;
; 0.832 ; usonic[4]        ; usonic[4]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.098      ;
; 0.832 ; usonic[5]        ; usonic[5]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.098      ;
; 1.171 ; usonic[8]        ; usonic[9]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.437      ;
; 1.182 ; usonic[1]        ; usonic[2]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.448      ;
; 1.182 ; usonic[3]        ; usonic[4]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.448      ;
; 1.211 ; usonic[7]        ; usonic[8]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.477      ;
; 1.216 ; usonic[0]        ; usonic[2]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.482      ;
; 1.217 ; usonic[2]        ; usonic[3]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.483      ;
; 1.218 ; usonic[5]        ; usonic[6]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.484      ;
; 1.218 ; usonic[4]        ; usonic[5]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.484      ;
; 1.253 ; usonic[1]        ; usonic[3]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.519      ;
; 1.253 ; usonic[3]        ; usonic[5]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.519      ;
; 1.274 ; usonic[6]        ; usonic[7]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.540      ;
; 1.282 ; usonic[7]        ; usonic[9]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.548      ;
; 1.287 ; usonic[0]        ; usonic[3]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.553      ;
; 1.288 ; usonic[2]        ; usonic[4]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.554      ;
; 1.289 ; usonic[4]        ; usonic[6]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.555      ;
; 1.324 ; usonic[1]        ; usonic[4]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.590      ;
; 1.324 ; usonic[3]        ; usonic[6]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.590      ;
; 1.345 ; usonic[6]        ; usonic[8]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.611      ;
; 1.358 ; usonic[0]        ; usonic[4]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.624      ;
; 1.359 ; usonic[2]        ; usonic[5]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.625      ;
; 1.377 ; usonic[5]        ; usonic[7]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.643      ;
; 1.395 ; usonic[1]        ; usonic[5]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.661      ;
; 1.416 ; usonic[6]        ; usonic[9]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.682      ;
; 1.429 ; usonic[0]        ; usonic[5]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.695      ;
; 1.430 ; usonic[2]        ; usonic[6]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.696      ;
; 1.448 ; usonic[5]        ; usonic[8]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.714      ;
; 1.448 ; usonic[4]        ; usonic[7]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.714      ;
; 1.466 ; usonic[1]        ; usonic[6]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.732      ;
; 1.483 ; usonic[3]        ; usonic[7]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.749      ;
; 1.500 ; usonic[0]        ; usonic[6]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.766      ;
; 1.519 ; usonic[5]        ; usonic[9]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.785      ;
; 1.519 ; usonic[4]        ; usonic[8]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.785      ;
; 1.554 ; usonic[3]        ; usonic[8]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.820      ;
; 1.589 ; usonic[2]        ; usonic[7]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.855      ;
; 1.590 ; usonic[4]        ; usonic[9]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.856      ;
; 1.625 ; usonic[1]        ; usonic[7]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.891      ;
; 1.625 ; usonic[3]        ; usonic[9]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.891      ;
; 1.659 ; usonic[0]        ; usonic[7]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.925      ;
; 1.660 ; usonic[2]        ; usonic[8]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.926      ;
; 1.696 ; usonic[1]        ; usonic[8]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.962      ;
; 1.730 ; usonic[0]        ; usonic[8]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.996      ;
; 1.731 ; usonic[2]        ; usonic[9]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.997      ;
; 1.767 ; usonic[1]        ; usonic[9]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 2.033      ;
; 1.801 ; usonic[0]        ; usonic[9]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 2.067      ;
; 4.083 ; counter_burst[5] ; usonicpulse ; usonic[9]                               ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; -3.236     ; 1.113      ;
; 4.173 ; counter_burst[8] ; usonicpulse ; usonic[9]                               ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; -3.236     ; 1.203      ;
; 4.187 ; counter_burst[9] ; usonicpulse ; usonic[9]                               ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; -3.236     ; 1.217      ;
; 4.311 ; counter_burst[6] ; usonicpulse ; usonic[9]                               ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; -3.236     ; 1.341      ;
; 4.404 ; counter_burst[7] ; usonicpulse ; usonic[9]                               ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; -3.236     ; 1.434      ;
+-------+------------------+-------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'SPI_MASTER_ADC:ADC0_instant|CLK_16[1]'                                                                                        ;
+--------+--------------+----------------+------------------+---------------------------------------+------------+-----------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                 ; Clock Edge ; Target                                        ;
+--------+--------------+----------------+------------------+---------------------------------------+------------+-----------------------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|CSbar             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|CSbar             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|FIN               ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|FIN               ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in[0]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in[0]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in[10]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in[10]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in[11]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in[11]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in[12]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in[12]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in[13]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in[13]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in[14]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in[14]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in[1]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in[1]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in[2]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in[2]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in[3]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in[3]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in[4]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in[4]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in[5]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in[5]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in[6]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in[6]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in[7]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in[7]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in[8]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in[8]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in[9]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in[9]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in_final[0]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in_final[0]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in_final[10] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in_final[10] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in_final[11] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in_final[11] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in_final[12] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in_final[12] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in_final[13] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in_final[13] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in_final[14] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in_final[14] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in_final[1]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in_final[1]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in_final[2]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in_final[2]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in_final[3]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in_final[3]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in_final[4]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in_final[4]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in_final[5]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in_final[5]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in_final[6]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in_final[6]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in_final[7]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in_final[7]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in_final[8]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in_final[8]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in_final[9]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in_final[9]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_out[0]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_out[0]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_out[10]      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_out[10]      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_out[11]      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_out[11]      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_out[12]      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_out[12]      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_out[13]      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_out[13]      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_out[14]      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_out[14]      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_out[15]      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_out[15]      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_out[1]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_out[1]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_out[2]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_out[2]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_out[3]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_out[3]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_out[4]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_out[4]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_out[5]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_out[5]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_out[6]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_out[6]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_out[7]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_out[7]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_out[8]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_out[8]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_out[9]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_out[9]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|icounter[0]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|icounter[0]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|icounter[1]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|icounter[1]       ;
+--------+--------------+----------------+------------------+---------------------------------------+------------+-----------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1]'                                                                                     ;
+--------+--------------+----------------+------------------+-----------------------------------------+------------+--------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                   ; Clock Edge ; Target                                     ;
+--------+--------------+----------------+------------------+-----------------------------------------+------------+--------------------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|CSbar           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|CSbar           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|FIN             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|FIN             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|MOSI            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|MOSI            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[0]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[0]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[10]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[10]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[11]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[11]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[12]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[12]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[13]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[13]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[14]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[14]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[15]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[15]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[1]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[1]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[2]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[2]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[3]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[3]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[4]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[4]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[5]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[5]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[6]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[6]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[7]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[7]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[8]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[8]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[9]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[9]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|icounter[0]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|icounter[0]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|icounter[1]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|icounter[1]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|icounter[2]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|icounter[2]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|icounter[3]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|icounter[3]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|icounter[4]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|icounter[4]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|icounter[5]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|icounter[5]     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|CSbar|clk                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|CSbar|clk                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|FIN|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|FIN|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|MOSI|clk                      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|MOSI|clk                      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|SPI_CLK_8[1]|regout           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|SPI_CLK_8[1]|regout           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|SPI_CLK_8[1]~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|SPI_CLK_8[1]~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|SPI_CLK_8[1]~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|SPI_CLK_8[1]~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|data_out[0]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|data_out[0]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|data_out[10]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|data_out[10]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|data_out[11]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|data_out[11]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|data_out[12]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|data_out[12]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|data_out[13]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|data_out[13]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|data_out[14]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|data_out[14]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|data_out[15]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|data_out[15]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|data_out[1]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|data_out[1]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|data_out[2]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|data_out[2]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|data_out[3]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|data_out[3]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|data_out[4]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|data_out[4]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|data_out[5]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|data_out[5]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|data_out[6]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|data_out[6]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|data_out[7]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|data_out[7]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|data_out[8]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|data_out[8]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|data_out[9]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|data_out[9]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|icounter[0]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|icounter[0]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|icounter[1]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|icounter[1]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|icounter[2]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|icounter[2]|clk               ;
+--------+--------------+----------------+------------------+-----------------------------------------+------------+--------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'usonic[9]'                                                                     ;
+--------+--------------+----------------+------------------+-----------+------------+----------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock     ; Clock Edge ; Target                     ;
+--------+--------------+----------------+------------------+-----------+------------+----------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; usonic[9] ; Rise       ; counter_burst[0]           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; usonic[9] ; Rise       ; counter_burst[0]           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; usonic[9] ; Rise       ; counter_burst[1]           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; usonic[9] ; Rise       ; counter_burst[1]           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; usonic[9] ; Rise       ; counter_burst[2]           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; usonic[9] ; Rise       ; counter_burst[2]           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; usonic[9] ; Rise       ; counter_burst[3]           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; usonic[9] ; Rise       ; counter_burst[3]           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; usonic[9] ; Rise       ; counter_burst[4]           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; usonic[9] ; Rise       ; counter_burst[4]           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; usonic[9] ; Rise       ; counter_burst[5]           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; usonic[9] ; Rise       ; counter_burst[5]           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; usonic[9] ; Rise       ; counter_burst[6]           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; usonic[9] ; Rise       ; counter_burst[6]           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; usonic[9] ; Rise       ; counter_burst[7]           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; usonic[9] ; Rise       ; counter_burst[7]           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; usonic[9] ; Rise       ; counter_burst[8]           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; usonic[9] ; Rise       ; counter_burst[8]           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; usonic[9] ; Rise       ; counter_burst[9]           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; usonic[9] ; Rise       ; counter_burst[9]           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; usonic[9] ; Rise       ; counter_burst[0]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; usonic[9] ; Rise       ; counter_burst[0]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; usonic[9] ; Rise       ; counter_burst[1]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; usonic[9] ; Rise       ; counter_burst[1]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; usonic[9] ; Rise       ; counter_burst[2]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; usonic[9] ; Rise       ; counter_burst[2]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; usonic[9] ; Rise       ; counter_burst[3]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; usonic[9] ; Rise       ; counter_burst[3]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; usonic[9] ; Rise       ; counter_burst[4]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; usonic[9] ; Rise       ; counter_burst[4]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; usonic[9] ; Rise       ; counter_burst[5]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; usonic[9] ; Rise       ; counter_burst[5]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; usonic[9] ; Rise       ; counter_burst[6]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; usonic[9] ; Rise       ; counter_burst[6]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; usonic[9] ; Rise       ; counter_burst[7]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; usonic[9] ; Rise       ; counter_burst[7]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; usonic[9] ; Rise       ; counter_burst[8]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; usonic[9] ; Rise       ; counter_burst[8]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; usonic[9] ; Rise       ; counter_burst[9]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; usonic[9] ; Rise       ; counter_burst[9]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; usonic[9] ; Rise       ; usonic[9]|regout           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; usonic[9] ; Rise       ; usonic[9]|regout           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; usonic[9] ; Rise       ; usonic[9]~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; usonic[9] ; Rise       ; usonic[9]~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; usonic[9] ; Rise       ; usonic[9]~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; usonic[9] ; Rise       ; usonic[9]~clkctrl|outclk   ;
+--------+--------------+----------------+------------------+-----------+------------+----------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'CLKPLL_inst|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                   ;
+-------+--------------+----------------+------------------+-----------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                   ; Clock Edge ; Target                                                                                                                                                                                                    ;
+-------+--------------+----------------+------------------+-----------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~porta_address_reg0   ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~porta_address_reg1   ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~porta_address_reg10  ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~porta_address_reg11  ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~porta_address_reg2   ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~porta_address_reg3   ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~porta_address_reg4   ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~porta_address_reg5   ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~porta_address_reg6   ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~porta_address_reg7   ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~porta_address_reg8   ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~porta_address_reg9   ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_address_reg0   ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_address_reg1   ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_address_reg10  ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_address_reg11  ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_address_reg2   ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_address_reg3   ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_address_reg4   ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_address_reg5   ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_address_reg6   ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_address_reg7   ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_address_reg8   ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_address_reg9   ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_datain_reg0    ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_memory_reg0    ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_we_reg         ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~porta_address_reg0  ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~porta_address_reg1  ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~porta_address_reg10 ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~porta_address_reg11 ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~porta_address_reg2  ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~porta_address_reg3  ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~porta_address_reg4  ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~porta_address_reg5  ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~porta_address_reg6  ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~porta_address_reg7  ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~porta_address_reg8  ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~porta_address_reg9  ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~portb_address_reg0  ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~portb_address_reg1  ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~portb_address_reg10 ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~portb_address_reg11 ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~portb_address_reg2  ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~portb_address_reg3  ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~portb_address_reg4  ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~portb_address_reg5  ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~portb_address_reg6  ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~portb_address_reg7  ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~portb_address_reg8  ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~portb_address_reg9  ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~portb_datain_reg0   ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~portb_memory_reg0   ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~portb_we_reg        ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a11~porta_address_reg0  ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a11~porta_address_reg1  ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a11~porta_address_reg10 ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a11~porta_address_reg11 ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a11~porta_address_reg2  ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a11~porta_address_reg3  ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a11~porta_address_reg4  ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a11~porta_address_reg5  ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a11~porta_address_reg6  ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a11~porta_address_reg7  ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a11~porta_address_reg8  ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a11~porta_address_reg9  ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a11~portb_address_reg0  ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a11~portb_address_reg1  ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a11~portb_address_reg10 ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a11~portb_address_reg11 ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a11~portb_address_reg2  ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a11~portb_address_reg3  ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a11~portb_address_reg4  ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a11~portb_address_reg5  ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a11~portb_address_reg6  ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a11~portb_address_reg7  ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a11~portb_address_reg8  ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a11~portb_address_reg9  ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a11~portb_datain_reg0   ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a11~portb_memory_reg0   ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a11~portb_we_reg        ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a12~porta_address_reg0  ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a12~porta_address_reg1  ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a12~porta_address_reg10 ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a12~porta_address_reg11 ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a12~porta_address_reg2  ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a12~porta_address_reg3  ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a12~porta_address_reg4  ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a12~porta_address_reg5  ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a12~porta_address_reg6  ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a12~porta_address_reg7  ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a12~porta_address_reg8  ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a12~porta_address_reg9  ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a12~portb_address_reg0  ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a12~portb_address_reg1  ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a12~portb_address_reg10 ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a12~portb_address_reg11 ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a12~portb_address_reg2  ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a12~portb_address_reg3  ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a12~portb_address_reg4  ;
+-------+--------------+----------------+------------------+-----------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'iCLK_50'                                                                                    ;
+--------+--------------+----------------+------------------+---------+------------+-------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target                                    ;
+--------+--------------+----------------+------------------+---------+------------+-------------------------------------------+
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; iCLK_50 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]   ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; iCLK_50 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]   ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; iCLK_50 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[1]   ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; iCLK_50 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[1]   ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; iCLK_50 ; Rise       ; CLKPLL_inst|altpll_component|pll|inclk[0] ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; iCLK_50 ; Rise       ; CLKPLL_inst|altpll_component|pll|inclk[0] ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; iCLK_50 ; Rise       ; iCLK_50|combout                           ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; iCLK_50 ; Rise       ; iCLK_50|combout                           ;
; 17.620 ; 20.000       ; 2.380          ; Port Rate        ; iCLK_50 ; Rise       ; iCLK_50                                   ;
+--------+--------------+----------------+------------------+---------+------------+-------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'CLKPLL_inst|altpll_component|pll|clk[1]'                                                                                              ;
+--------+--------------+----------------+------------------+-----------------------------------------+------------+-----------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                   ; Clock Edge ; Target                                              ;
+--------+--------------+----------------+------------------+-----------------------------------------+------------+-----------------------------------------------------+
; 11.142 ; 12.142       ; 1.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[1] ; Rise       ; usonic[0]                                           ;
; 11.142 ; 12.142       ; 1.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[1] ; Rise       ; usonic[1]                                           ;
; 11.142 ; 12.142       ; 1.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[1] ; Rise       ; usonic[2]                                           ;
; 11.142 ; 12.142       ; 1.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[1] ; Rise       ; usonic[3]                                           ;
; 11.142 ; 12.142       ; 1.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[1] ; Rise       ; usonic[4]                                           ;
; 11.142 ; 12.142       ; 1.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[1] ; Rise       ; usonic[5]                                           ;
; 11.142 ; 12.142       ; 1.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[1] ; Rise       ; usonic[6]                                           ;
; 11.142 ; 12.142       ; 1.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[1] ; Rise       ; usonic[7]                                           ;
; 11.142 ; 12.142       ; 1.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[1] ; Rise       ; usonic[8]                                           ;
; 11.142 ; 12.142       ; 1.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[1] ; Rise       ; usonic[9]                                           ;
; 11.142 ; 12.142       ; 1.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[1] ; Rise       ; usonicpulse                                         ;
; 11.143 ; 12.143       ; 1.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[1] ; Rise       ; usonic[0]                                           ;
; 11.143 ; 12.143       ; 1.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[1] ; Rise       ; usonic[1]                                           ;
; 11.143 ; 12.143       ; 1.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[1] ; Rise       ; usonic[2]                                           ;
; 11.143 ; 12.143       ; 1.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[1] ; Rise       ; usonic[3]                                           ;
; 11.143 ; 12.143       ; 1.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[1] ; Rise       ; usonic[4]                                           ;
; 11.143 ; 12.143       ; 1.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[1] ; Rise       ; usonic[5]                                           ;
; 11.143 ; 12.143       ; 1.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[1] ; Rise       ; usonic[6]                                           ;
; 11.143 ; 12.143       ; 1.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[1] ; Rise       ; usonic[7]                                           ;
; 11.143 ; 12.143       ; 1.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[1] ; Rise       ; usonic[8]                                           ;
; 11.143 ; 12.143       ; 1.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[1] ; Rise       ; usonic[9]                                           ;
; 11.143 ; 12.143       ; 1.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[1] ; Rise       ; usonicpulse                                         ;
; 12.142 ; 12.142       ; 0.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[1] ; Rise       ; CLKPLL_inst|altpll_component|_clk1~clkctrl|inclk[0] ;
; 12.142 ; 12.142       ; 0.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[1] ; Rise       ; CLKPLL_inst|altpll_component|_clk1~clkctrl|outclk   ;
; 12.142 ; 12.142       ; 0.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[1] ; Rise       ; usonic[0]|clk                                       ;
; 12.142 ; 12.142       ; 0.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[1] ; Rise       ; usonic[1]|clk                                       ;
; 12.142 ; 12.142       ; 0.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[1] ; Rise       ; usonic[2]|clk                                       ;
; 12.142 ; 12.142       ; 0.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[1] ; Rise       ; usonic[3]|clk                                       ;
; 12.142 ; 12.142       ; 0.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[1] ; Rise       ; usonic[4]|clk                                       ;
; 12.142 ; 12.142       ; 0.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[1] ; Rise       ; usonic[5]|clk                                       ;
; 12.142 ; 12.142       ; 0.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[1] ; Rise       ; usonic[6]|clk                                       ;
; 12.142 ; 12.142       ; 0.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[1] ; Rise       ; usonic[7]|clk                                       ;
; 12.142 ; 12.142       ; 0.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[1] ; Rise       ; usonic[8]|clk                                       ;
; 12.142 ; 12.142       ; 0.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[1] ; Rise       ; usonic[9]|clk                                       ;
; 12.142 ; 12.142       ; 0.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[1] ; Rise       ; usonicpulse|clk                                     ;
; 12.143 ; 12.143       ; 0.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[1] ; Rise       ; CLKPLL_inst|altpll_component|_clk1~clkctrl|inclk[0] ;
; 12.143 ; 12.143       ; 0.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[1] ; Rise       ; CLKPLL_inst|altpll_component|_clk1~clkctrl|outclk   ;
; 12.143 ; 12.143       ; 0.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[1] ; Rise       ; usonic[0]|clk                                       ;
; 12.143 ; 12.143       ; 0.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[1] ; Rise       ; usonic[1]|clk                                       ;
; 12.143 ; 12.143       ; 0.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[1] ; Rise       ; usonic[2]|clk                                       ;
; 12.143 ; 12.143       ; 0.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[1] ; Rise       ; usonic[3]|clk                                       ;
; 12.143 ; 12.143       ; 0.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[1] ; Rise       ; usonic[4]|clk                                       ;
; 12.143 ; 12.143       ; 0.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[1] ; Rise       ; usonic[5]|clk                                       ;
; 12.143 ; 12.143       ; 0.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[1] ; Rise       ; usonic[6]|clk                                       ;
; 12.143 ; 12.143       ; 0.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[1] ; Rise       ; usonic[7]|clk                                       ;
; 12.143 ; 12.143       ; 0.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[1] ; Rise       ; usonic[8]|clk                                       ;
; 12.143 ; 12.143       ; 0.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[1] ; Rise       ; usonic[9]|clk                                       ;
; 12.143 ; 12.143       ; 0.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[1] ; Rise       ; usonicpulse|clk                                     ;
+--------+--------------+----------------+------------------+-----------------------------------------+------------+-----------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                               ;
+------------+---------------------------------------+-------+-------+------------+-----------------------------------------+
; Data Port  ; Clock Port                            ; Rise  ; Fall  ; Clock Edge ; Clock Reference                         ;
+------------+---------------------------------------+-------+-------+------------+-----------------------------------------+
; iKEY[*]    ; iCLK_50                               ; 6.426 ; 6.426 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  iKEY[0]   ; iCLK_50                               ; 6.426 ; 6.426 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; iSW[*]     ; iCLK_50                               ; 7.022 ; 7.022 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  iSW[9]    ; iCLK_50                               ; 7.022 ; 7.022 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; GPIO_0[*]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 5.097 ; 5.097 ; Rise       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ;
;  GPIO_0[0] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 5.097 ; 5.097 ; Rise       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ;
; iSW[*]     ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 4.812 ; 4.812 ; Rise       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ;
;  iSW[0]    ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 4.812 ; 4.812 ; Rise       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ;
;  iSW[1]    ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 4.774 ; 4.774 ; Rise       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ;
+------------+---------------------------------------+-------+-------+------------+-----------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                  ;
+------------+---------------------------------------+--------+--------+------------+-----------------------------------------+
; Data Port  ; Clock Port                            ; Rise   ; Fall   ; Clock Edge ; Clock Reference                         ;
+------------+---------------------------------------+--------+--------+------------+-----------------------------------------+
; iKEY[*]    ; iCLK_50                               ; -6.196 ; -6.196 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  iKEY[0]   ; iCLK_50                               ; -6.196 ; -6.196 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; iSW[*]     ; iCLK_50                               ; -6.792 ; -6.792 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  iSW[9]    ; iCLK_50                               ; -6.792 ; -6.792 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; GPIO_0[*]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; -4.867 ; -4.867 ; Rise       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ;
;  GPIO_0[0] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; -4.867 ; -4.867 ; Rise       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ;
; iSW[*]     ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; -4.544 ; -4.544 ; Rise       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ;
;  iSW[0]    ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; -4.582 ; -4.582 ; Rise       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ;
;  iSW[1]    ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; -4.544 ; -4.544 ; Rise       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ;
+------------+---------------------------------------+--------+--------+------------+-----------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                          ;
+-------------+-----------------------------------------+--------+--------+------------+-----------------------------------------+
; Data Port   ; Clock Port                              ; Rise   ; Fall   ; Clock Edge ; Clock Reference                         ;
+-------------+-----------------------------------------+--------+--------+------------+-----------------------------------------+
; GPIO_1[*]   ; iCLK_50                                 ; 6.320  ; 6.320  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  GPIO_1[24] ; iCLK_50                                 ; 6.320  ; 6.320  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  GPIO_1[25] ; iCLK_50                                 ; 6.255  ; 6.255  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; oHEX0_D[*]  ; iCLK_50                                 ; 14.332 ; 14.332 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX0_D[0] ; iCLK_50                                 ; 14.332 ; 14.332 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX0_D[1] ; iCLK_50                                 ; 13.672 ; 13.672 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX0_D[2] ; iCLK_50                                 ; 12.982 ; 12.982 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX0_D[3] ; iCLK_50                                 ; 13.427 ; 13.427 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX0_D[4] ; iCLK_50                                 ; 13.480 ; 13.480 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX0_D[5] ; iCLK_50                                 ; 13.167 ; 13.167 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX0_D[6] ; iCLK_50                                 ; 12.984 ; 12.984 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; oHEX1_D[*]  ; iCLK_50                                 ; 12.008 ; 12.008 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX1_D[0] ; iCLK_50                                 ; 12.008 ; 12.008 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX1_D[1] ; iCLK_50                                 ; 11.290 ; 11.290 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX1_D[2] ; iCLK_50                                 ; 11.064 ; 11.064 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX1_D[3] ; iCLK_50                                 ; 11.106 ; 11.106 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX1_D[4] ; iCLK_50                                 ; 10.805 ; 10.805 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX1_D[5] ; iCLK_50                                 ; 11.041 ; 11.041 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX1_D[6] ; iCLK_50                                 ; 10.804 ; 10.804 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; oHEX2_D[*]  ; iCLK_50                                 ; 15.157 ; 15.157 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX2_D[0] ; iCLK_50                                 ; 13.438 ; 13.438 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX2_D[1] ; iCLK_50                                 ; 15.115 ; 15.115 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX2_D[2] ; iCLK_50                                 ; 15.157 ; 15.157 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX2_D[3] ; iCLK_50                                 ; 14.214 ; 14.214 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX2_D[4] ; iCLK_50                                 ; 12.570 ; 12.570 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX2_D[5] ; iCLK_50                                 ; 12.568 ; 12.568 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX2_D[6] ; iCLK_50                                 ; 12.806 ; 12.806 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; oHEX3_D[*]  ; iCLK_50                                 ; 15.096 ; 15.096 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX3_D[0] ; iCLK_50                                 ; 12.869 ; 12.869 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX3_D[1] ; iCLK_50                                 ; 12.468 ; 12.468 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX3_D[2] ; iCLK_50                                 ; 12.801 ; 12.801 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX3_D[3] ; iCLK_50                                 ; 13.798 ; 13.798 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX3_D[4] ; iCLK_50                                 ; 14.167 ; 14.167 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX3_D[5] ; iCLK_50                                 ; 12.659 ; 12.659 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX3_D[6] ; iCLK_50                                 ; 15.096 ; 15.096 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; oLEDG[*]    ; iCLK_50                                 ; 7.455  ; 7.455  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oLEDG[7]   ; iCLK_50                                 ; 7.455  ; 7.455  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; oLEDR[*]    ; iCLK_50                                 ; 7.820  ; 7.820  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oLEDR[16]  ; iCLK_50                                 ; 6.057  ; 6.057  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oLEDR[17]  ; iCLK_50                                 ; 7.820  ; 7.820  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; GPIO_1[*]   ; iCLK_50                                 ; 6.760  ; 6.760  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[1] ;
;  GPIO_1[24] ; iCLK_50                                 ; 6.760  ; 6.760  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[1] ;
;  GPIO_1[25] ; iCLK_50                                 ; 6.276  ; 6.276  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[1] ;
; GPIO_0[*]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; 10.100 ; 10.100 ; Rise       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ;
;  GPIO_0[1]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; 9.616  ; 9.616  ; Rise       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ;
;  GPIO_0[3]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; 5.571  ;        ; Rise       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ;
;  GPIO_0[5]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; 10.100 ; 10.100 ; Rise       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ;
; oLEDG[*]    ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; 8.074  ; 8.074  ; Rise       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ;
;  oLEDG[0]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; 8.074  ; 8.074  ; Rise       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ;
; GPIO_0[*]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ;        ; 5.571  ; Fall       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ;
;  GPIO_0[3]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ;        ; 5.571  ; Fall       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ;
; GPIO_1[*]   ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 8.307  ; 8.307  ; Rise       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ;
;  GPIO_1[1]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 8.307  ; 8.307  ; Rise       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ;
;  GPIO_1[3]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 5.021  ;        ; Rise       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ;
;  GPIO_1[5]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 7.788  ; 7.788  ; Rise       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ;
; oLEDG[*]    ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 8.203  ; 8.203  ; Rise       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ;
;  oLEDG[8]   ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 8.203  ; 8.203  ; Rise       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ;
; GPIO_1[*]   ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ;        ; 5.021  ; Fall       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ;
;  GPIO_1[3]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ;        ; 5.021  ; Fall       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ;
+-------------+-----------------------------------------+--------+--------+------------+-----------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                  ;
+-------------+-----------------------------------------+--------+--------+------------+-----------------------------------------+
; Data Port   ; Clock Port                              ; Rise   ; Fall   ; Clock Edge ; Clock Reference                         ;
+-------------+-----------------------------------------+--------+--------+------------+-----------------------------------------+
; GPIO_1[*]   ; iCLK_50                                 ; 5.987  ; 5.987  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  GPIO_1[24] ; iCLK_50                                 ; 6.163  ; 6.163  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  GPIO_1[25] ; iCLK_50                                 ; 5.987  ; 5.987  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; oHEX0_D[*]  ; iCLK_50                                 ; 8.724  ; 8.724  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX0_D[0] ; iCLK_50                                 ; 10.089 ; 10.089 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX0_D[1] ; iCLK_50                                 ; 9.427  ; 9.427  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX0_D[2] ; iCLK_50                                 ; 8.724  ; 8.724  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX0_D[3] ; iCLK_50                                 ; 9.192  ; 9.192  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX0_D[4] ; iCLK_50                                 ; 9.247  ; 9.247  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX0_D[5] ; iCLK_50                                 ; 8.935  ; 8.935  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX0_D[6] ; iCLK_50                                 ; 8.749  ; 8.749  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; oHEX1_D[*]  ; iCLK_50                                 ; 7.325  ; 7.325  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX1_D[0] ; iCLK_50                                 ; 8.539  ; 8.539  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX1_D[1] ; iCLK_50                                 ; 7.809  ; 7.809  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX1_D[2] ; iCLK_50                                 ; 7.610  ; 7.610  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX1_D[3] ; iCLK_50                                 ; 7.627  ; 7.627  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX1_D[4] ; iCLK_50                                 ; 7.336  ; 7.336  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX1_D[5] ; iCLK_50                                 ; 7.571  ; 7.571  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX1_D[6] ; iCLK_50                                 ; 7.325  ; 7.325  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; oHEX2_D[*]  ; iCLK_50                                 ; 8.066  ; 8.066  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX2_D[0] ; iCLK_50                                 ; 8.947  ; 8.947  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX2_D[1] ; iCLK_50                                 ; 10.654 ; 10.654 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX2_D[2] ; iCLK_50                                 ; 10.689 ; 10.689 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX2_D[3] ; iCLK_50                                 ; 9.745  ; 9.745  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX2_D[4] ; iCLK_50                                 ; 8.066  ; 8.066  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX2_D[5] ; iCLK_50                                 ; 8.068  ; 8.068  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX2_D[6] ; iCLK_50                                 ; 8.339  ; 8.339  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; oHEX3_D[*]  ; iCLK_50                                 ; 8.225  ; 8.225  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX3_D[0] ; iCLK_50                                 ; 8.634  ; 8.634  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX3_D[1] ; iCLK_50                                 ; 8.225  ; 8.225  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX3_D[2] ; iCLK_50                                 ; 8.553  ; 8.553  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX3_D[3] ; iCLK_50                                 ; 9.567  ; 9.567  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX3_D[4] ; iCLK_50                                 ; 9.918  ; 9.918  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX3_D[5] ; iCLK_50                                 ; 8.395  ; 8.395  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX3_D[6] ; iCLK_50                                 ; 10.854 ; 10.854 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; oLEDG[*]    ; iCLK_50                                 ; 7.296  ; 7.296  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oLEDG[7]   ; iCLK_50                                 ; 7.296  ; 7.296  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; oLEDR[*]    ; iCLK_50                                 ; 6.057  ; 6.057  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oLEDR[16]  ; iCLK_50                                 ; 6.057  ; 6.057  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oLEDR[17]  ; iCLK_50                                 ; 7.820  ; 7.820  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; GPIO_1[*]   ; iCLK_50                                 ; 6.276  ; 6.276  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[1] ;
;  GPIO_1[24] ; iCLK_50                                 ; 6.760  ; 6.760  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[1] ;
;  GPIO_1[25] ; iCLK_50                                 ; 6.276  ; 6.276  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[1] ;
; GPIO_0[*]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; 5.571  ; 9.616  ; Rise       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ;
;  GPIO_0[1]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; 9.616  ; 9.616  ; Rise       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ;
;  GPIO_0[3]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; 5.571  ;        ; Rise       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ;
;  GPIO_0[5]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; 10.100 ; 10.100 ; Rise       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ;
; oLEDG[*]    ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; 8.074  ; 8.074  ; Rise       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ;
;  oLEDG[0]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; 8.074  ; 8.074  ; Rise       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ;
; GPIO_0[*]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ;        ; 5.571  ; Fall       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ;
;  GPIO_0[3]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ;        ; 5.571  ; Fall       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ;
; GPIO_1[*]   ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 5.021  ; 7.788  ; Rise       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ;
;  GPIO_1[1]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 8.307  ; 8.307  ; Rise       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ;
;  GPIO_1[3]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 5.021  ;        ; Rise       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ;
;  GPIO_1[5]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 7.788  ; 7.788  ; Rise       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ;
; oLEDG[*]    ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 8.203  ; 8.203  ; Rise       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ;
;  oLEDG[8]   ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 8.203  ; 8.203  ; Rise       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ;
; GPIO_1[*]   ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ;        ; 5.021  ; Fall       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ;
;  GPIO_1[3]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ;        ; 5.021  ; Fall       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ;
+-------------+-----------------------------------------+--------+--------+------------+-----------------------------------------+


+--------------------------------------------------------------+
; Propagation Delay                                            ;
+------------+-------------+--------+--------+--------+--------+
; Input Port ; Output Port ; RR     ; RF     ; FR     ; FF     ;
+------------+-------------+--------+--------+--------+--------+
; iSW[0]     ; oHEX4_D[0]  ; 12.323 ;        ;        ; 12.323 ;
; iSW[0]     ; oHEX4_D[2]  ;        ; 12.050 ; 12.050 ;        ;
; iSW[0]     ; oHEX4_D[3]  ; 12.227 ;        ;        ; 12.227 ;
; iSW[0]     ; oHEX4_D[4]  ; 11.030 ;        ;        ; 11.030 ;
; iSW[0]     ; oHEX4_D[5]  ; 12.338 ;        ;        ; 12.338 ;
; iSW[1]     ; oHEX4_D[0]  ;        ; 11.960 ; 11.960 ;        ;
; iSW[1]     ; oHEX4_D[2]  ; 11.694 ;        ;        ; 11.694 ;
; iSW[1]     ; oHEX4_D[3]  ;        ; 11.864 ; 11.864 ;        ;
; iSW[1]     ; oHEX4_D[5]  ; 12.008 ;        ;        ; 12.008 ;
; iSW[1]     ; oHEX4_D[6]  ;        ; 11.059 ; 11.059 ;        ;
; iSW[15]    ; oHEX6_D[0]  ; 9.657  ; 9.657  ; 9.657  ; 9.657  ;
; iSW[15]    ; oHEX6_D[1]  ; 9.968  ; 9.968  ; 9.968  ; 9.968  ;
; iSW[15]    ; oHEX6_D[2]  ;        ; 9.935  ; 9.935  ;        ;
; iSW[15]    ; oHEX6_D[3]  ; 9.953  ; 9.953  ; 9.953  ; 9.953  ;
; iSW[15]    ; oHEX6_D[4]  ; 9.651  ;        ;        ; 9.651  ;
; iSW[15]    ; oHEX6_D[5]  ; 9.947  ;        ;        ; 9.947  ;
; iSW[15]    ; oHEX6_D[6]  ; 9.842  ;        ;        ; 9.842  ;
; iSW[16]    ; oHEX6_D[0]  ;        ; 8.887  ; 8.887  ;        ;
; iSW[16]    ; oHEX6_D[1]  ; 9.199  ; 9.199  ; 9.199  ; 9.199  ;
; iSW[16]    ; oHEX6_D[2]  ; 9.167  ;        ;        ; 9.167  ;
; iSW[16]    ; oHEX6_D[3]  ; 9.184  ; 9.184  ; 9.184  ; 9.184  ;
; iSW[16]    ; oHEX6_D[4]  ;        ; 8.912  ; 8.912  ;        ;
; iSW[16]    ; oHEX6_D[5]  ; 9.182  ;        ;        ; 9.182  ;
; iSW[16]    ; oHEX6_D[6]  ; 9.074  ; 9.074  ; 9.074  ; 9.074  ;
; iSW[17]    ; oHEX6_D[0]  ; 9.165  ; 9.165  ; 9.165  ; 9.165  ;
; iSW[17]    ; oHEX6_D[1]  ; 9.474  ;        ;        ; 9.474  ;
; iSW[17]    ; oHEX6_D[2]  ;        ; 9.396  ; 9.396  ;        ;
; iSW[17]    ; oHEX6_D[3]  ; 9.460  ; 9.460  ; 9.460  ; 9.460  ;
; iSW[17]    ; oHEX6_D[4]  ; 9.188  ;        ;        ; 9.188  ;
; iSW[17]    ; oHEX6_D[5]  ;        ; 9.430  ; 9.430  ;        ;
; iSW[17]    ; oHEX6_D[6]  ; 9.327  ; 9.327  ; 9.327  ; 9.327  ;
+------------+-------------+--------+--------+--------+--------+


+--------------------------------------------------------------+
; Minimum Propagation Delay                                    ;
+------------+-------------+--------+--------+--------+--------+
; Input Port ; Output Port ; RR     ; RF     ; FR     ; FF     ;
+------------+-------------+--------+--------+--------+--------+
; iSW[0]     ; oHEX4_D[0]  ; 12.323 ;        ;        ; 12.323 ;
; iSW[0]     ; oHEX4_D[2]  ;        ; 12.050 ; 12.050 ;        ;
; iSW[0]     ; oHEX4_D[3]  ; 12.227 ;        ;        ; 12.227 ;
; iSW[0]     ; oHEX4_D[4]  ; 11.030 ;        ;        ; 11.030 ;
; iSW[0]     ; oHEX4_D[5]  ; 12.338 ;        ;        ; 12.338 ;
; iSW[1]     ; oHEX4_D[0]  ;        ; 11.960 ; 11.960 ;        ;
; iSW[1]     ; oHEX4_D[2]  ; 11.694 ;        ;        ; 11.694 ;
; iSW[1]     ; oHEX4_D[3]  ;        ; 11.864 ; 11.864 ;        ;
; iSW[1]     ; oHEX4_D[5]  ; 12.008 ;        ;        ; 12.008 ;
; iSW[1]     ; oHEX4_D[6]  ;        ; 11.059 ; 11.059 ;        ;
; iSW[15]    ; oHEX6_D[0]  ; 9.657  ; 9.657  ; 9.657  ; 9.657  ;
; iSW[15]    ; oHEX6_D[1]  ; 9.968  ; 9.968  ; 9.968  ; 9.968  ;
; iSW[15]    ; oHEX6_D[2]  ;        ; 9.935  ; 9.935  ;        ;
; iSW[15]    ; oHEX6_D[3]  ; 9.953  ; 9.953  ; 9.953  ; 9.953  ;
; iSW[15]    ; oHEX6_D[4]  ; 9.651  ;        ;        ; 9.651  ;
; iSW[15]    ; oHEX6_D[5]  ; 9.947  ;        ;        ; 9.947  ;
; iSW[15]    ; oHEX6_D[6]  ; 9.842  ;        ;        ; 9.842  ;
; iSW[16]    ; oHEX6_D[0]  ;        ; 8.887  ; 8.887  ;        ;
; iSW[16]    ; oHEX6_D[1]  ; 9.199  ; 9.199  ; 9.199  ; 9.199  ;
; iSW[16]    ; oHEX6_D[2]  ; 9.167  ;        ;        ; 9.167  ;
; iSW[16]    ; oHEX6_D[3]  ; 9.184  ; 9.184  ; 9.184  ; 9.184  ;
; iSW[16]    ; oHEX6_D[4]  ;        ; 8.912  ; 8.912  ;        ;
; iSW[16]    ; oHEX6_D[5]  ; 9.182  ;        ;        ; 9.182  ;
; iSW[16]    ; oHEX6_D[6]  ; 9.074  ; 9.074  ; 9.074  ; 9.074  ;
; iSW[17]    ; oHEX6_D[0]  ; 9.165  ; 9.165  ; 9.165  ; 9.165  ;
; iSW[17]    ; oHEX6_D[1]  ; 9.474  ;        ;        ; 9.474  ;
; iSW[17]    ; oHEX6_D[2]  ;        ; 9.396  ; 9.396  ;        ;
; iSW[17]    ; oHEX6_D[3]  ; 9.460  ; 9.460  ; 9.460  ; 9.460  ;
; iSW[17]    ; oHEX6_D[4]  ; 9.188  ;        ;        ; 9.188  ;
; iSW[17]    ; oHEX6_D[5]  ;        ; 9.430  ; 9.430  ;        ;
; iSW[17]    ; oHEX6_D[6]  ; 9.327  ; 9.327  ; 9.327  ; 9.327  ;
+------------+-------------+--------+--------+--------+--------+


+------------------------------------------------------------------+
; Fast Model Setup Summary                                         ;
+-----------------------------------------+--------+---------------+
; Clock                                   ; Slack  ; End Point TNS ;
+-----------------------------------------+--------+---------------+
; CLKPLL_inst|altpll_component|pll|clk[1] ; -2.579 ; -2.779        ;
; CLKPLL_inst|altpll_component|pll|clk[0] ; -2.560 ; -135.587      ;
; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; -1.900 ; -26.305       ;
; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; -0.755 ; -12.555       ;
; usonic[9]                               ; -0.134 ; -1.340        ;
+-----------------------------------------+--------+---------------+


+------------------------------------------------------------------+
; Fast Model Hold Summary                                          ;
+-----------------------------------------+--------+---------------+
; Clock                                   ; Slack  ; End Point TNS ;
+-----------------------------------------+--------+---------------+
; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; -1.137 ; -7.733        ;
; usonic[9]                               ; -0.951 ; -9.510        ;
; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; -0.707 ; -0.707        ;
; CLKPLL_inst|altpll_component|pll|clk[0] ; -0.051 ; -0.102        ;
; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.085  ; 0.000         ;
+-----------------------------------------+--------+---------------+


-------------------------------
; Fast Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Fast Model Removal Summary ;
------------------------------
No paths to report.


+------------------------------------------------------------------+
; Fast Model Minimum Pulse Width Summary                           ;
+-----------------------------------------+--------+---------------+
; Clock                                   ; Slack  ; End Point TNS ;
+-----------------------------------------+--------+---------------+
; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; -0.500 ; -54.000       ;
; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; -0.500 ; -25.000       ;
; usonic[9]                               ; -0.500 ; -10.000       ;
; CLKPLL_inst|altpll_component|pll|clk[0] ; 5.015  ; 0.000         ;
; iCLK_50                                 ; 10.000 ; 0.000         ;
; CLKPLL_inst|altpll_component|pll|clk[1] ; 11.142 ; 0.000         ;
+-----------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'CLKPLL_inst|altpll_component|pll|clk[1]'                                                                                                          ;
+--------+------------------+-------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+
; Slack  ; From Node        ; To Node     ; Launch Clock                            ; Latch Clock                             ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------+-------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+
; -2.579 ; counter_burst[7] ; usonicpulse ; usonic[9]                               ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.005        ; -1.928     ; 0.688      ;
; -2.512 ; counter_burst[6] ; usonicpulse ; usonic[9]                               ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.005        ; -1.928     ; 0.621      ;
; -2.491 ; counter_burst[9] ; usonicpulse ; usonic[9]                               ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.005        ; -1.928     ; 0.600      ;
; -2.456 ; counter_burst[8] ; usonicpulse ; usonic[9]                               ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.005        ; -1.928     ; 0.565      ;
; -2.419 ; counter_burst[5] ; usonicpulse ; usonic[9]                               ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.005        ; -1.928     ; 0.528      ;
; -0.321 ; usonic[9]        ; usonicpulse ; usonic[9]                               ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.005        ; 0.096      ; 0.595      ;
; -0.321 ; usonic[9]        ; usonicpulse ; usonic[9]                               ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.005        ; 0.096      ; 0.595      ;
; -0.200 ; usonic[9]        ; usonic[9]   ; usonic[9]                               ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.005        ; 0.096      ; 0.474      ;
; -0.200 ; usonic[9]        ; usonic[9]   ; usonic[9]                               ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.005        ; 0.096      ; 0.474      ;
; 23.351 ; usonic[0]        ; usonic[9]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 24.285       ; 0.000      ; 0.966      ;
; 23.365 ; usonic[1]        ; usonic[9]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 24.285       ; 0.000      ; 0.952      ;
; 23.386 ; usonic[0]        ; usonic[8]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 24.285       ; 0.000      ; 0.931      ;
; 23.387 ; usonic[2]        ; usonic[9]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 24.285       ; 0.000      ; 0.930      ;
; 23.400 ; usonic[1]        ; usonic[8]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 24.285       ; 0.000      ; 0.917      ;
; 23.421 ; usonic[0]        ; usonic[7]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 24.285       ; 0.000      ; 0.896      ;
; 23.422 ; usonic[2]        ; usonic[8]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 24.285       ; 0.000      ; 0.895      ;
; 23.434 ; usonic[3]        ; usonic[9]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 24.285       ; 0.000      ; 0.883      ;
; 23.435 ; usonic[1]        ; usonic[7]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 24.285       ; 0.000      ; 0.882      ;
; 23.456 ; usonic[4]        ; usonic[9]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 24.285       ; 0.000      ; 0.861      ;
; 23.457 ; usonic[2]        ; usonic[7]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 24.285       ; 0.000      ; 0.860      ;
; 23.469 ; usonic[3]        ; usonic[8]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 24.285       ; 0.000      ; 0.848      ;
; 23.491 ; usonic[5]        ; usonic[9]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 24.285       ; 0.000      ; 0.826      ;
; 23.491 ; usonic[4]        ; usonic[8]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 24.285       ; 0.000      ; 0.826      ;
; 23.504 ; usonic[3]        ; usonic[7]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 24.285       ; 0.000      ; 0.813      ;
; 23.515 ; usonic[0]        ; usonic[6]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 24.285       ; 0.000      ; 0.802      ;
; 23.526 ; usonic[5]        ; usonic[8]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 24.285       ; 0.000      ; 0.791      ;
; 23.526 ; usonic[4]        ; usonic[7]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 24.285       ; 0.000      ; 0.791      ;
; 23.529 ; usonic[1]        ; usonic[6]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 24.285       ; 0.000      ; 0.788      ;
; 23.543 ; usonic[6]        ; usonic[9]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 24.285       ; 0.000      ; 0.774      ;
; 23.550 ; usonic[0]        ; usonic[5]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 24.285       ; 0.000      ; 0.767      ;
; 23.551 ; usonic[2]        ; usonic[6]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 24.285       ; 0.000      ; 0.766      ;
; 23.561 ; usonic[5]        ; usonic[7]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 24.285       ; 0.000      ; 0.756      ;
; 23.564 ; usonic[1]        ; usonic[5]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 24.285       ; 0.000      ; 0.753      ;
; 23.578 ; usonic[6]        ; usonic[8]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 24.285       ; 0.000      ; 0.739      ;
; 23.585 ; usonic[0]        ; usonic[4]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 24.285       ; 0.000      ; 0.732      ;
; 23.586 ; usonic[2]        ; usonic[5]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 24.285       ; 0.000      ; 0.731      ;
; 23.598 ; usonic[3]        ; usonic[6]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 24.285       ; 0.000      ; 0.719      ;
; 23.599 ; usonic[1]        ; usonic[4]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 24.285       ; 0.000      ; 0.718      ;
; 23.613 ; usonic[6]        ; usonic[7]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 24.285       ; 0.000      ; 0.704      ;
; 23.620 ; usonic[0]        ; usonic[3]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 24.285       ; 0.000      ; 0.697      ;
; 23.620 ; usonic[4]        ; usonic[6]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 24.285       ; 0.000      ; 0.697      ;
; 23.621 ; usonic[2]        ; usonic[4]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 24.285       ; 0.000      ; 0.696      ;
; 23.624 ; usonic[7]        ; usonic[9]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 24.285       ; 0.000      ; 0.693      ;
; 23.633 ; usonic[3]        ; usonic[5]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 24.285       ; 0.000      ; 0.684      ;
; 23.634 ; usonic[1]        ; usonic[3]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 24.285       ; 0.000      ; 0.683      ;
; 23.655 ; usonic[0]        ; usonic[2]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 24.285       ; 0.000      ; 0.662      ;
; 23.655 ; usonic[5]        ; usonic[6]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 24.285       ; 0.000      ; 0.662      ;
; 23.655 ; usonic[4]        ; usonic[5]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 24.285       ; 0.000      ; 0.662      ;
; 23.656 ; usonic[2]        ; usonic[3]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 24.285       ; 0.000      ; 0.661      ;
; 23.659 ; usonic[7]        ; usonic[8]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 24.285       ; 0.000      ; 0.658      ;
; 23.668 ; usonic[3]        ; usonic[4]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 24.285       ; 0.000      ; 0.649      ;
; 23.669 ; usonic[1]        ; usonic[2]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 24.285       ; 0.000      ; 0.648      ;
; 23.673 ; usonic[8]        ; usonic[9]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 24.285       ; 0.000      ; 0.644      ;
; 23.795 ; usonic[0]        ; usonic[1]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 24.285       ; 0.000      ; 0.522      ;
; 23.795 ; usonic[5]        ; usonic[5]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 24.285       ; 0.000      ; 0.522      ;
; 23.795 ; usonic[4]        ; usonic[4]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 24.285       ; 0.000      ; 0.522      ;
; 23.796 ; usonic[2]        ; usonic[2]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 24.285       ; 0.000      ; 0.521      ;
; 23.799 ; usonic[7]        ; usonic[7]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 24.285       ; 0.000      ; 0.518      ;
; 23.804 ; usonic[1]        ; usonic[1]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 24.285       ; 0.000      ; 0.513      ;
; 23.806 ; usonic[6]        ; usonic[6]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 24.285       ; 0.000      ; 0.511      ;
; 23.806 ; usonic[3]        ; usonic[3]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 24.285       ; 0.000      ; 0.511      ;
; 23.811 ; usonic[8]        ; usonic[8]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 24.285       ; 0.000      ; 0.506      ;
; 23.950 ; usonic[0]        ; usonic[0]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 24.285       ; 0.000      ; 0.367      ;
+--------+------------------+-------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'CLKPLL_inst|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+--------+------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                    ; To Node                                                                                                                                                                                                   ; Launch Clock                            ; Latch Clock                             ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+
; -2.560 ; SPI_MASTER_ADC:ADC0_instant|data_in_final[4]                                                                                 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a4~portb_datain_reg0    ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.005        ; -1.455     ; 1.109      ;
; -2.466 ; SPI_MASTER_ADC:ADC0_instant|data_in_final[4]                                                                                 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a36~portb_datain_reg0   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.005        ; -1.469     ; 1.001      ;
; -2.452 ; SPI_MASTER_ADC:ADC0_instant|data_in_final[3]                                                                                 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a19~portb_datain_reg0   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.005        ; -1.395     ; 1.061      ;
; -2.413 ; SPI_MASTER_ADC:ADC0_instant|data_in_final[10]                                                                                ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a26~portb_datain_reg0   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.005        ; -1.414     ; 1.003      ;
; -2.411 ; SPI_MASTER_ADC:ADC0_instant|data_in_final[7]                                                                                 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a55~portb_datain_reg0   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.005        ; -1.422     ; 0.993      ;
; -2.407 ; SPI_MASTER_ADC:ADC0_instant|data_in_final[14]                                                                                ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a62~portb_datain_reg0   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.005        ; -1.411     ; 1.000      ;
; -2.388 ; SPI_MASTER_ADC:ADC0_instant|data_in_final[7]                                                                                 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a39~portb_datain_reg0   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.005        ; -1.412     ; 0.980      ;
; -2.381 ; SPI_MASTER_ADC:ADC0_instant|data_in_final[5]                                                                                 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a53~portb_datain_reg0   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.005        ; -1.422     ; 0.963      ;
; -2.375 ; SPI_MASTER_ADC:ADC0_instant|data_in_final[3]                                                                                 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a3~portb_datain_reg0    ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.005        ; -1.404     ; 0.975      ;
; -2.370 ; SPI_MASTER_ADC:ADC0_instant|data_in_final[1]                                                                                 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a1~portb_datain_reg0    ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.005        ; -1.409     ; 0.965      ;
; -2.209 ; SPI_MASTER_ADC:ADC0_instant|data_in_final[4]                                                                                 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a20~portb_datain_reg0   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.005        ; -1.407     ; 0.806      ;
; -2.179 ; SPI_MASTER_ADC:ADC0_instant|data_in_final[3]                                                                                 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a51~portb_datain_reg0   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.005        ; -1.450     ; 0.733      ;
; -2.171 ; SPI_MASTER_ADC:ADC0_instant|data_in_final[1]                                                                                 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a49~portb_datain_reg0   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.005        ; -1.442     ; 0.733      ;
; -2.156 ; SPI_MASTER_ADC:ADC0_instant|data_in_final[3]                                                                                 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a35~portb_datain_reg0   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.005        ; -1.441     ; 0.719      ;
; -2.155 ; SPI_MASTER_ADC:ADC0_instant|data_in_final[0]                                                                                 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a32~portb_datain_reg0   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.005        ; -1.435     ; 0.724      ;
; -2.151 ; SPI_MASTER_ADC:ADC0_instant|data_in_final[1]                                                                                 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a33~portb_datain_reg0   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.005        ; -1.435     ; 0.720      ;
; -2.150 ; SPI_MASTER_ADC:ADC0_instant|data_in_final[2]                                                                                 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a2~portb_datain_reg0    ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.005        ; -1.427     ; 0.727      ;
; -2.149 ; SPI_MASTER_ADC:ADC0_instant|data_in_final[0]                                                                                 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_datain_reg0    ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.005        ; -1.427     ; 0.726      ;
; -2.141 ; SPI_MASTER_ADC:ADC0_instant|data_in_final[13]                                                                                ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a29~portb_datain_reg0   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.005        ; -1.422     ; 0.723      ;
; -2.139 ; SPI_MASTER_ADC:ADC0_instant|data_in_final[13]                                                                                ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a45~portb_datain_reg0   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.005        ; -1.418     ; 0.725      ;
; -2.137 ; SPI_MASTER_ADC:ADC0_instant|data_in_final[11]                                                                                ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a59~portb_datain_reg0   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.005        ; -1.419     ; 0.722      ;
; -2.137 ; SPI_MASTER_ADC:ADC0_instant|data_in_final[14]                                                                                ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a14~portb_datain_reg0   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.005        ; -1.427     ; 0.714      ;
; -2.133 ; SPI_MASTER_ADC:ADC0_instant|data_in_final[14]                                                                                ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a30~portb_datain_reg0   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.005        ; -1.423     ; 0.714      ;
; -2.132 ; SPI_MASTER_ADC:ADC0_instant|data_in_final[11]                                                                                ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a11~portb_datain_reg0   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.005        ; -1.417     ; 0.719      ;
; -2.128 ; SPI_MASTER_ADC:ADC0_instant|data_in_final[14]                                                                                ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a46~portb_datain_reg0   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.005        ; -1.425     ; 0.707      ;
; -2.120 ; SPI_MASTER_ADC:ADC0_instant|data_in_final[7]                                                                                 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a7~portb_datain_reg0    ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.005        ; -1.407     ; 0.717      ;
; -2.112 ; SPI_MASTER_ADC:ADC0_instant|data_in_final[2]                                                                                 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a50~portb_datain_reg0   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.005        ; -1.412     ; 0.704      ;
; -2.112 ; SPI_MASTER_ADC:ADC0_instant|data_in_final[7]                                                                                 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a23~portb_datain_reg0   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.005        ; -1.425     ; 0.691      ;
; -2.112 ; SPI_MASTER_ADC:ADC0_instant|data_in_final[13]                                                                                ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a13~portb_datain_reg0   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.005        ; -1.418     ; 0.698      ;
; -2.108 ; SPI_MASTER_ADC:ADC0_instant|data_in_final[12]                                                                                ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a60~portb_datain_reg0   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.005        ; -1.433     ; 0.679      ;
; -2.042 ; SPI_MASTER_ADC:ADC0_instant|data_in_final[12]                                                                                ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a28~portb_datain_reg0   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.005        ; -1.423     ; 0.623      ;
; -2.035 ; SPI_MASTER_ADC:ADC0_instant|data_in_final[9]                                                                                 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a57~portb_datain_reg0   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.005        ; -1.416     ; 0.623      ;
; -2.034 ; SPI_MASTER_ADC:ADC0_instant|data_in_final[8]                                                                                 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a24~portb_datain_reg0   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.005        ; -1.425     ; 0.613      ;
; -2.033 ; SPI_MASTER_ADC:ADC0_instant|data_in_final[12]                                                                                ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a44~portb_datain_reg0   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.005        ; -1.419     ; 0.618      ;
; -2.032 ; SPI_MASTER_ADC:ADC0_instant|data_in_final[6]                                                                                 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a22~portb_datain_reg0   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.005        ; -1.423     ; 0.613      ;
; -2.029 ; SPI_MASTER_ADC:ADC0_instant|data_in_final[9]                                                                                 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a25~portb_datain_reg0   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.005        ; -1.414     ; 0.619      ;
; -2.020 ; SPI_MASTER_ADC:ADC0_instant|data_in_final[9]                                                                                 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a41~portb_datain_reg0   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.005        ; -1.419     ; 0.605      ;
; -2.017 ; SPI_MASTER_ADC:ADC0_instant|data_in_final[10]                                                                                ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a58~portb_datain_reg0   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.005        ; -1.419     ; 0.602      ;
; -2.007 ; SPI_MASTER_ADC:ADC0_instant|data_in_final[0]                                                                                 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a16~portb_datain_reg0   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.005        ; -1.422     ; 0.589      ;
; -2.004 ; SPI_MASTER_ADC:ADC0_instant|data_in_final[6]                                                                                 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a38~portb_datain_reg0   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.005        ; -1.397     ; 0.611      ;
; -2.002 ; SPI_MASTER_ADC:ADC0_instant|data_in_final[10]                                                                                ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a42~portb_datain_reg0   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.005        ; -1.411     ; 0.595      ;
; -2.001 ; SPI_MASTER_ADC:ADC0_instant|data_in_final[0]                                                                                 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a48~portb_datain_reg0   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.005        ; -1.424     ; 0.581      ;
; -2.000 ; SPI_MASTER_ADC:ADC0_instant|data_in_final[1]                                                                                 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a17~portb_datain_reg0   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.005        ; -1.423     ; 0.581      ;
; -2.000 ; SPI_MASTER_ADC:ADC0_instant|data_in_final[6]                                                                                 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a6~portb_datain_reg0    ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.005        ; -1.406     ; 0.598      ;
; -2.000 ; SPI_MASTER_ADC:ADC0_instant|data_in_final[8]                                                                                 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a56~portb_datain_reg0   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.005        ; -1.413     ; 0.591      ;
; -1.996 ; SPI_MASTER_ADC:ADC0_instant|data_in_final[11]                                                                                ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a27~portb_datain_reg0   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.005        ; -1.416     ; 0.584      ;
; -1.995 ; SPI_MASTER_ADC:ADC0_instant|data_in_final[11]                                                                                ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a43~portb_datain_reg0   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.005        ; -1.418     ; 0.581      ;
; -1.988 ; SPI_MASTER_ADC:ADC0_instant|data_in_final[13]                                                                                ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a61~portb_datain_reg0   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.005        ; -1.416     ; 0.576      ;
; -1.985 ; SPI_MASTER_ADC:ADC0_instant|data_in_final[5]                                                                                 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a21~portb_datain_reg0   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.005        ; -1.373     ; 0.616      ;
; -1.982 ; SPI_MASTER_ADC:ADC0_instant|data_in_final[8]                                                                                 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a8~portb_datain_reg0    ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.005        ; -1.407     ; 0.579      ;
; -1.977 ; SPI_MASTER_ADC:ADC0_instant|data_in_final[5]                                                                                 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a37~portb_datain_reg0   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.005        ; -1.364     ; 0.617      ;
; -1.972 ; SPI_MASTER_ADC:ADC0_instant|data_in_final[2]                                                                                 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a34~portb_datain_reg0   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.005        ; -1.397     ; 0.579      ;
; -1.959 ; SPI_MASTER_ADC:ADC0_instant|data_in_final[2]                                                                                 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a18~portb_datain_reg0   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.005        ; -1.384     ; 0.579      ;
; -1.878 ; SPI_MASTER_ADC:ADC0_instant|data_in_final[10]                                                                                ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~portb_datain_reg0   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.005        ; -1.413     ; 0.469      ;
; -1.874 ; SPI_MASTER_ADC:ADC0_instant|data_in_final[6]                                                                                 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a54~portb_datain_reg0   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.005        ; -1.414     ; 0.464      ;
; -1.874 ; SPI_MASTER_ADC:ADC0_instant|data_in_final[9]                                                                                 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a9~portb_datain_reg0    ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.005        ; -1.413     ; 0.465      ;
; -1.873 ; SPI_MASTER_ADC:ADC0_instant|data_in_final[12]                                                                                ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a12~portb_datain_reg0   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.005        ; -1.413     ; 0.464      ;
; -1.871 ; SPI_MASTER_ADC:ADC0_instant|data_in_final[5]                                                                                 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a5~portb_datain_reg0    ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.005        ; -1.416     ; 0.459      ;
; -1.871 ; SPI_MASTER_ADC:ADC0_instant|data_in_final[8]                                                                                 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a40~portb_datain_reg0   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.005        ; -1.410     ; 0.465      ;
; -1.868 ; SPI_MASTER_ADC:ADC0_instant|data_in_final[4]                                                                                 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a52~portb_datain_reg0   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.005        ; -1.413     ; 0.459      ;
; -1.839 ; SPI_MASTER_UC:mbed_instant|FIN                                                                                               ; MBED_ON                                                                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.005        ; -1.472     ; 0.404      ;
; -1.837 ; SPI_MASTER_UC:mbed_instant|FIN                                                                                               ; MBED_FIN_PREV                                                                                                                                                                                             ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.005        ; -1.472     ; 0.402      ;
; -1.837 ; SPI_MASTER_UC:mbed_instant|FIN                                                                                               ; MBED_FIN_EDGE                                                                                                                                                                                             ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.005        ; -1.472     ; 0.402      ;
; -1.837 ; SPI_MASTER_ADC:ADC0_instant|FIN                                                                                              ; WR_PREV                                                                                                                                                                                                   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.005        ; -1.474     ; 0.400      ;
; -1.836 ; SPI_MASTER_ADC:ADC0_instant|FIN                                                                                              ; WR_EDGE                                                                                                                                                                                                   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.005        ; -1.474     ; 0.399      ;
; -0.064 ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1]                                                                                      ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1]                                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.005        ; 0.125      ; 0.367      ;
; -0.064 ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1]                                                                                      ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1]                                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.005        ; 0.125      ; 0.367      ;
; -0.064 ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]                                                                                        ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]                                                                                                                                                                     ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.005        ; 0.125      ; 0.367      ;
; -0.064 ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]                                                                                        ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]                                                                                                                                                                     ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.005        ; 0.125      ; 0.367      ;
; 10.475 ; RST                                                                                                                          ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a55~porta_address_reg5  ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 14.285       ; 0.003      ; 3.812      ;
; 10.490 ; RST                                                                                                                          ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a39~porta_address_reg5  ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 14.285       ; 0.013      ; 3.807      ;
; 10.563 ; RST                                                                                                                          ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a56~porta_address_reg5  ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 14.285       ; 0.050      ; 3.771      ;
; 10.666 ; RST                                                                                                                          ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a24~porta_address_reg5  ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 14.285       ; 0.038      ; 3.656      ;
; 10.675 ; RST                                                                                                                          ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a19~porta_address_reg5  ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 14.285       ; 0.045      ; 3.654      ;
; 10.709 ; RST                                                                                                                          ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a11~porta_address_reg5  ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 14.285       ; 0.059      ; 3.634      ;
; 10.712 ; RST                                                                                                                          ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a40~porta_address_reg5  ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 14.285       ; 0.053      ; 3.625      ;
; 10.848 ; RST                                                                                                                          ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a8~porta_address_reg5   ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 14.285       ; 0.056      ; 3.492      ;
; 10.868 ; RST                                                                                                                          ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a43~porta_address_reg5  ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 14.285       ; 0.058      ; 3.474      ;
; 10.875 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[5] ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a55~porta_address_reg5  ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 14.285       ; 0.016      ; 3.425      ;
; 10.877 ; RST                                                                                                                          ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a27~porta_address_reg5  ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 14.285       ; 0.060      ; 3.467      ;
; 10.890 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[5] ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a39~porta_address_reg5  ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 14.285       ; 0.026      ; 3.420      ;
; 10.963 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[5] ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a56~porta_address_reg5  ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 14.285       ; 0.063      ; 3.384      ;
; 10.986 ; RST                                                                                                                          ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a8~porta_address_reg11  ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 14.285       ; 0.056      ; 3.354      ;
; 10.986 ; RST                                                                                                                          ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a8~porta_address_reg10  ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 14.285       ; 0.056      ; 3.354      ;
; 10.986 ; RST                                                                                                                          ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a8~porta_address_reg9   ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 14.285       ; 0.056      ; 3.354      ;
; 10.986 ; RST                                                                                                                          ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a8~porta_address_reg8   ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 14.285       ; 0.056      ; 3.354      ;
; 10.986 ; RST                                                                                                                          ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a8~porta_address_reg7   ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 14.285       ; 0.056      ; 3.354      ;
; 10.986 ; RST                                                                                                                          ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a8~porta_address_reg6   ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 14.285       ; 0.056      ; 3.354      ;
; 10.986 ; RST                                                                                                                          ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a8~porta_address_reg4   ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 14.285       ; 0.056      ; 3.354      ;
; 10.986 ; RST                                                                                                                          ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a8~porta_address_reg3   ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 14.285       ; 0.056      ; 3.354      ;
; 10.986 ; RST                                                                                                                          ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a8~porta_address_reg2   ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 14.285       ; 0.056      ; 3.354      ;
; 10.986 ; RST                                                                                                                          ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a8~porta_address_reg1   ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 14.285       ; 0.056      ; 3.354      ;
; 10.986 ; RST                                                                                                                          ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a8~porta_address_reg0   ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 14.285       ; 0.056      ; 3.354      ;
; 10.989 ; RST                                                                                                                          ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a59~porta_address_reg11 ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 14.285       ; 0.057      ; 3.352      ;
; 10.989 ; RST                                                                                                                          ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a59~porta_address_reg10 ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 14.285       ; 0.057      ; 3.352      ;
; 10.989 ; RST                                                                                                                          ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a59~porta_address_reg9  ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 14.285       ; 0.057      ; 3.352      ;
; 10.989 ; RST                                                                                                                          ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a59~porta_address_reg8  ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 14.285       ; 0.057      ; 3.352      ;
; 10.989 ; RST                                                                                                                          ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a59~porta_address_reg7  ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 14.285       ; 0.057      ; 3.352      ;
; 10.989 ; RST                                                                                                                          ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a59~porta_address_reg6  ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 14.285       ; 0.057      ; 3.352      ;
; 10.989 ; RST                                                                                                                          ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a59~porta_address_reg5  ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 14.285       ; 0.057      ; 3.352      ;
+--------+------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1]'                                                                                                                                                                                                                                                                                                                               ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                 ; To Node                                 ; Launch Clock                            ; Latch Clock                             ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+
; -1.900 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a19~porta_address_reg0  ; SPI_MASTER_UC:mbed_instant|data_out[3]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 1.402      ; 3.339      ;
; -1.900 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a19~porta_address_reg1  ; SPI_MASTER_UC:mbed_instant|data_out[3]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 1.402      ; 3.339      ;
; -1.900 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a19~porta_address_reg2  ; SPI_MASTER_UC:mbed_instant|data_out[3]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 1.402      ; 3.339      ;
; -1.900 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a19~porta_address_reg3  ; SPI_MASTER_UC:mbed_instant|data_out[3]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 1.402      ; 3.339      ;
; -1.900 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a19~porta_address_reg4  ; SPI_MASTER_UC:mbed_instant|data_out[3]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 1.402      ; 3.339      ;
; -1.900 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a19~porta_address_reg5  ; SPI_MASTER_UC:mbed_instant|data_out[3]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 1.402      ; 3.339      ;
; -1.900 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a19~porta_address_reg6  ; SPI_MASTER_UC:mbed_instant|data_out[3]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 1.402      ; 3.339      ;
; -1.900 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a19~porta_address_reg7  ; SPI_MASTER_UC:mbed_instant|data_out[3]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 1.402      ; 3.339      ;
; -1.900 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a19~porta_address_reg8  ; SPI_MASTER_UC:mbed_instant|data_out[3]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 1.402      ; 3.339      ;
; -1.900 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a19~porta_address_reg9  ; SPI_MASTER_UC:mbed_instant|data_out[3]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 1.402      ; 3.339      ;
; -1.900 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a19~porta_address_reg10 ; SPI_MASTER_UC:mbed_instant|data_out[3]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 1.402      ; 3.339      ;
; -1.900 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a19~porta_address_reg11 ; SPI_MASTER_UC:mbed_instant|data_out[3]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 1.402      ; 3.339      ;
; -1.875 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a11~porta_address_reg0  ; SPI_MASTER_UC:mbed_instant|data_out[11] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 1.412      ; 3.324      ;
; -1.875 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a11~porta_address_reg1  ; SPI_MASTER_UC:mbed_instant|data_out[11] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 1.412      ; 3.324      ;
; -1.875 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a11~porta_address_reg2  ; SPI_MASTER_UC:mbed_instant|data_out[11] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 1.412      ; 3.324      ;
; -1.875 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a11~porta_address_reg3  ; SPI_MASTER_UC:mbed_instant|data_out[11] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 1.412      ; 3.324      ;
; -1.875 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a11~porta_address_reg4  ; SPI_MASTER_UC:mbed_instant|data_out[11] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 1.412      ; 3.324      ;
; -1.875 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a11~porta_address_reg5  ; SPI_MASTER_UC:mbed_instant|data_out[11] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 1.412      ; 3.324      ;
; -1.875 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a11~porta_address_reg6  ; SPI_MASTER_UC:mbed_instant|data_out[11] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 1.412      ; 3.324      ;
; -1.875 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a11~porta_address_reg7  ; SPI_MASTER_UC:mbed_instant|data_out[11] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 1.412      ; 3.324      ;
; -1.875 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a11~porta_address_reg8  ; SPI_MASTER_UC:mbed_instant|data_out[11] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 1.412      ; 3.324      ;
; -1.875 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a11~porta_address_reg9  ; SPI_MASTER_UC:mbed_instant|data_out[11] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 1.412      ; 3.324      ;
; -1.875 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a11~porta_address_reg10 ; SPI_MASTER_UC:mbed_instant|data_out[11] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 1.412      ; 3.324      ;
; -1.875 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a11~porta_address_reg11 ; SPI_MASTER_UC:mbed_instant|data_out[11] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 1.412      ; 3.324      ;
; -1.822 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a27~porta_address_reg0  ; SPI_MASTER_UC:mbed_instant|data_out[11] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 1.411      ; 3.270      ;
; -1.822 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a27~porta_address_reg1  ; SPI_MASTER_UC:mbed_instant|data_out[11] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 1.411      ; 3.270      ;
; -1.822 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a27~porta_address_reg2  ; SPI_MASTER_UC:mbed_instant|data_out[11] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 1.411      ; 3.270      ;
; -1.822 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a27~porta_address_reg3  ; SPI_MASTER_UC:mbed_instant|data_out[11] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 1.411      ; 3.270      ;
; -1.822 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a27~porta_address_reg4  ; SPI_MASTER_UC:mbed_instant|data_out[11] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 1.411      ; 3.270      ;
; -1.822 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a27~porta_address_reg5  ; SPI_MASTER_UC:mbed_instant|data_out[11] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 1.411      ; 3.270      ;
; -1.822 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a27~porta_address_reg6  ; SPI_MASTER_UC:mbed_instant|data_out[11] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 1.411      ; 3.270      ;
; -1.822 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a27~porta_address_reg7  ; SPI_MASTER_UC:mbed_instant|data_out[11] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 1.411      ; 3.270      ;
; -1.822 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a27~porta_address_reg8  ; SPI_MASTER_UC:mbed_instant|data_out[11] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 1.411      ; 3.270      ;
; -1.822 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a27~porta_address_reg9  ; SPI_MASTER_UC:mbed_instant|data_out[11] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 1.411      ; 3.270      ;
; -1.822 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a27~porta_address_reg10 ; SPI_MASTER_UC:mbed_instant|data_out[11] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 1.411      ; 3.270      ;
; -1.822 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a27~porta_address_reg11 ; SPI_MASTER_UC:mbed_instant|data_out[11] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 1.411      ; 3.270      ;
; -1.806 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a43~porta_address_reg0  ; SPI_MASTER_UC:mbed_instant|data_out[11] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 1.413      ; 3.256      ;
; -1.806 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a43~porta_address_reg1  ; SPI_MASTER_UC:mbed_instant|data_out[11] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 1.413      ; 3.256      ;
; -1.806 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a43~porta_address_reg2  ; SPI_MASTER_UC:mbed_instant|data_out[11] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 1.413      ; 3.256      ;
; -1.806 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a43~porta_address_reg3  ; SPI_MASTER_UC:mbed_instant|data_out[11] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 1.413      ; 3.256      ;
; -1.806 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a43~porta_address_reg4  ; SPI_MASTER_UC:mbed_instant|data_out[11] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 1.413      ; 3.256      ;
; -1.806 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a43~porta_address_reg5  ; SPI_MASTER_UC:mbed_instant|data_out[11] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 1.413      ; 3.256      ;
; -1.806 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a43~porta_address_reg6  ; SPI_MASTER_UC:mbed_instant|data_out[11] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 1.413      ; 3.256      ;
; -1.806 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a43~porta_address_reg7  ; SPI_MASTER_UC:mbed_instant|data_out[11] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 1.413      ; 3.256      ;
; -1.806 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a43~porta_address_reg8  ; SPI_MASTER_UC:mbed_instant|data_out[11] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 1.413      ; 3.256      ;
; -1.806 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a43~porta_address_reg9  ; SPI_MASTER_UC:mbed_instant|data_out[11] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 1.413      ; 3.256      ;
; -1.806 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a43~porta_address_reg10 ; SPI_MASTER_UC:mbed_instant|data_out[11] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 1.413      ; 3.256      ;
; -1.806 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a43~porta_address_reg11 ; SPI_MASTER_UC:mbed_instant|data_out[11] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 1.413      ; 3.256      ;
; -1.751 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a3~porta_address_reg0   ; SPI_MASTER_UC:mbed_instant|data_out[3]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 1.411      ; 3.199      ;
; -1.751 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a3~porta_address_reg1   ; SPI_MASTER_UC:mbed_instant|data_out[3]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 1.411      ; 3.199      ;
; -1.751 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a3~porta_address_reg2   ; SPI_MASTER_UC:mbed_instant|data_out[3]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 1.411      ; 3.199      ;
; -1.751 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a3~porta_address_reg3   ; SPI_MASTER_UC:mbed_instant|data_out[3]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 1.411      ; 3.199      ;
; -1.751 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a3~porta_address_reg4   ; SPI_MASTER_UC:mbed_instant|data_out[3]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 1.411      ; 3.199      ;
; -1.751 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a3~porta_address_reg5   ; SPI_MASTER_UC:mbed_instant|data_out[3]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 1.411      ; 3.199      ;
; -1.751 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a3~porta_address_reg6   ; SPI_MASTER_UC:mbed_instant|data_out[3]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 1.411      ; 3.199      ;
; -1.751 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a3~porta_address_reg7   ; SPI_MASTER_UC:mbed_instant|data_out[3]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 1.411      ; 3.199      ;
; -1.751 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a3~porta_address_reg8   ; SPI_MASTER_UC:mbed_instant|data_out[3]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 1.411      ; 3.199      ;
; -1.751 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a3~porta_address_reg9   ; SPI_MASTER_UC:mbed_instant|data_out[3]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 1.411      ; 3.199      ;
; -1.751 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a3~porta_address_reg10  ; SPI_MASTER_UC:mbed_instant|data_out[3]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 1.411      ; 3.199      ;
; -1.751 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a3~porta_address_reg11  ; SPI_MASTER_UC:mbed_instant|data_out[3]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 1.411      ; 3.199      ;
; -1.749 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a39~porta_address_reg0  ; SPI_MASTER_UC:mbed_instant|data_out[7]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 1.402      ; 3.188      ;
; -1.749 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a39~porta_address_reg1  ; SPI_MASTER_UC:mbed_instant|data_out[7]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 1.402      ; 3.188      ;
; -1.749 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a39~porta_address_reg2  ; SPI_MASTER_UC:mbed_instant|data_out[7]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 1.402      ; 3.188      ;
; -1.749 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a39~porta_address_reg3  ; SPI_MASTER_UC:mbed_instant|data_out[7]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 1.402      ; 3.188      ;
; -1.749 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a39~porta_address_reg4  ; SPI_MASTER_UC:mbed_instant|data_out[7]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 1.402      ; 3.188      ;
; -1.749 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a39~porta_address_reg5  ; SPI_MASTER_UC:mbed_instant|data_out[7]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 1.402      ; 3.188      ;
; -1.749 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a39~porta_address_reg6  ; SPI_MASTER_UC:mbed_instant|data_out[7]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 1.402      ; 3.188      ;
; -1.749 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a39~porta_address_reg7  ; SPI_MASTER_UC:mbed_instant|data_out[7]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 1.402      ; 3.188      ;
; -1.749 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a39~porta_address_reg8  ; SPI_MASTER_UC:mbed_instant|data_out[7]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 1.402      ; 3.188      ;
; -1.749 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a39~porta_address_reg9  ; SPI_MASTER_UC:mbed_instant|data_out[7]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 1.402      ; 3.188      ;
; -1.749 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a39~porta_address_reg10 ; SPI_MASTER_UC:mbed_instant|data_out[7]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 1.402      ; 3.188      ;
; -1.749 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a39~porta_address_reg11 ; SPI_MASTER_UC:mbed_instant|data_out[7]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 1.402      ; 3.188      ;
; -1.712 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a59~porta_address_reg0  ; SPI_MASTER_UC:mbed_instant|data_out[11] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 1.414      ; 3.163      ;
; -1.712 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a59~porta_address_reg1  ; SPI_MASTER_UC:mbed_instant|data_out[11] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 1.414      ; 3.163      ;
; -1.712 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a59~porta_address_reg2  ; SPI_MASTER_UC:mbed_instant|data_out[11] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 1.414      ; 3.163      ;
; -1.712 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a59~porta_address_reg3  ; SPI_MASTER_UC:mbed_instant|data_out[11] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 1.414      ; 3.163      ;
; -1.712 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a59~porta_address_reg4  ; SPI_MASTER_UC:mbed_instant|data_out[11] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 1.414      ; 3.163      ;
; -1.712 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a59~porta_address_reg5  ; SPI_MASTER_UC:mbed_instant|data_out[11] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 1.414      ; 3.163      ;
; -1.712 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a59~porta_address_reg6  ; SPI_MASTER_UC:mbed_instant|data_out[11] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 1.414      ; 3.163      ;
; -1.712 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a59~porta_address_reg7  ; SPI_MASTER_UC:mbed_instant|data_out[11] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 1.414      ; 3.163      ;
; -1.712 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a59~porta_address_reg8  ; SPI_MASTER_UC:mbed_instant|data_out[11] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 1.414      ; 3.163      ;
; -1.712 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a59~porta_address_reg9  ; SPI_MASTER_UC:mbed_instant|data_out[11] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 1.414      ; 3.163      ;
; -1.712 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a59~porta_address_reg10 ; SPI_MASTER_UC:mbed_instant|data_out[11] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 1.414      ; 3.163      ;
; -1.712 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a59~porta_address_reg11 ; SPI_MASTER_UC:mbed_instant|data_out[11] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 1.414      ; 3.163      ;
; -1.705 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a1~porta_address_reg0   ; SPI_MASTER_UC:mbed_instant|data_out[1]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 1.410      ; 3.152      ;
; -1.705 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a1~porta_address_reg1   ; SPI_MASTER_UC:mbed_instant|data_out[1]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 1.410      ; 3.152      ;
; -1.705 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a1~porta_address_reg2   ; SPI_MASTER_UC:mbed_instant|data_out[1]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 1.410      ; 3.152      ;
; -1.705 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a1~porta_address_reg3   ; SPI_MASTER_UC:mbed_instant|data_out[1]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 1.410      ; 3.152      ;
; -1.705 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a1~porta_address_reg4   ; SPI_MASTER_UC:mbed_instant|data_out[1]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 1.410      ; 3.152      ;
; -1.705 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a1~porta_address_reg5   ; SPI_MASTER_UC:mbed_instant|data_out[1]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 1.410      ; 3.152      ;
; -1.705 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a1~porta_address_reg6   ; SPI_MASTER_UC:mbed_instant|data_out[1]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 1.410      ; 3.152      ;
; -1.705 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a1~porta_address_reg7   ; SPI_MASTER_UC:mbed_instant|data_out[1]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 1.410      ; 3.152      ;
; -1.705 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a1~porta_address_reg8   ; SPI_MASTER_UC:mbed_instant|data_out[1]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 1.410      ; 3.152      ;
; -1.705 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a1~porta_address_reg9   ; SPI_MASTER_UC:mbed_instant|data_out[1]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 1.410      ; 3.152      ;
; -1.705 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a1~porta_address_reg10  ; SPI_MASTER_UC:mbed_instant|data_out[1]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 1.410      ; 3.152      ;
; -1.705 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a1~porta_address_reg11  ; SPI_MASTER_UC:mbed_instant|data_out[1]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 1.410      ; 3.152      ;
; -1.703 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a4~porta_address_reg0   ; SPI_MASTER_UC:mbed_instant|data_out[4]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 1.421      ; 3.161      ;
; -1.703 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a4~porta_address_reg1   ; SPI_MASTER_UC:mbed_instant|data_out[4]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 1.421      ; 3.161      ;
; -1.703 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a4~porta_address_reg2   ; SPI_MASTER_UC:mbed_instant|data_out[4]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 1.421      ; 3.161      ;
; -1.703 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a4~porta_address_reg3   ; SPI_MASTER_UC:mbed_instant|data_out[4]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.005        ; 1.421      ; 3.161      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'SPI_MASTER_ADC:ADC0_instant|CLK_16[1]'                                                                                                                                                                 ;
+--------+-----------------------------------------+-----------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; Slack  ; From Node                               ; To Node                                       ; Launch Clock                          ; Latch Clock                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------+-----------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; -0.755 ; SPI_MASTER_ADC:ADC0_instant|icounter[5] ; SPI_MASTER_ADC:ADC0_instant|data_in_final[2]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; -0.071     ; 1.716      ;
; -0.686 ; SPI_MASTER_ADC:ADC0_instant|icounter[4] ; SPI_MASTER_ADC:ADC0_instant|data_in_final[2]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; -0.071     ; 1.647      ;
; -0.626 ; SPI_MASTER_ADC:ADC0_instant|CSbar       ; SPI_MASTER_ADC:ADC0_instant|data_in_final[2]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; -0.071     ; 1.587      ;
; -0.621 ; SPI_MASTER_ADC:ADC0_instant|icounter[5] ; SPI_MASTER_ADC:ADC0_instant|data_in_final[5]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; -0.062     ; 1.591      ;
; -0.598 ; SPI_MASTER_ADC:ADC0_instant|icounter[5] ; SPI_MASTER_ADC:ADC0_instant|data_in_final[8]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; -0.002     ; 1.628      ;
; -0.557 ; SPI_MASTER_ADC:ADC0_instant|icounter[5] ; SPI_MASTER_ADC:ADC0_instant|data_in_final[13] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; 0.002      ; 1.591      ;
; -0.554 ; SPI_MASTER_ADC:ADC0_instant|icounter[5] ; SPI_MASTER_ADC:ADC0_instant|data_in_final[11] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; 0.011      ; 1.597      ;
; -0.552 ; SPI_MASTER_ADC:ADC0_instant|icounter[4] ; SPI_MASTER_ADC:ADC0_instant|data_in_final[5]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; -0.062     ; 1.522      ;
; -0.529 ; SPI_MASTER_ADC:ADC0_instant|icounter[4] ; SPI_MASTER_ADC:ADC0_instant|data_in_final[8]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; -0.002     ; 1.559      ;
; -0.492 ; SPI_MASTER_ADC:ADC0_instant|CSbar       ; SPI_MASTER_ADC:ADC0_instant|data_in_final[5]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; -0.062     ; 1.462      ;
; -0.488 ; SPI_MASTER_ADC:ADC0_instant|icounter[4] ; SPI_MASTER_ADC:ADC0_instant|data_in_final[13] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; 0.002      ; 1.522      ;
; -0.485 ; SPI_MASTER_ADC:ADC0_instant|icounter[4] ; SPI_MASTER_ADC:ADC0_instant|data_in_final[11] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; 0.011      ; 1.528      ;
; -0.469 ; SPI_MASTER_ADC:ADC0_instant|CSbar       ; SPI_MASTER_ADC:ADC0_instant|data_in_final[8]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; -0.002     ; 1.499      ;
; -0.468 ; SPI_MASTER_ADC:ADC0_instant|icounter[5] ; SPI_MASTER_ADC:ADC0_instant|data_in_final[6]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; -0.040     ; 1.460      ;
; -0.468 ; SPI_MASTER_ADC:ADC0_instant|icounter[5] ; SPI_MASTER_ADC:ADC0_instant|data_in_final[7]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; -0.040     ; 1.460      ;
; -0.451 ; SPI_MASTER_ADC:ADC0_instant|icounter[5] ; SPI_MASTER_ADC:ADC0_instant|data_in_final[12] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; 0.005      ; 1.488      ;
; -0.435 ; SPI_MASTER_ADC:ADC0_instant|icounter[5] ; SPI_MASTER_ADC:ADC0_instant|data_in_final[3]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; -0.025     ; 1.442      ;
; -0.435 ; SPI_MASTER_ADC:ADC0_instant|icounter[5] ; SPI_MASTER_ADC:ADC0_instant|data_in_final[10] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; 0.000      ; 1.467      ;
; -0.428 ; SPI_MASTER_ADC:ADC0_instant|CSbar       ; SPI_MASTER_ADC:ADC0_instant|data_in_final[13] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; 0.002      ; 1.462      ;
; -0.426 ; SPI_MASTER_ADC:ADC0_instant|icounter[5] ; SPI_MASTER_ADC:ADC0_instant|data_in_final[14] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; -0.006     ; 1.452      ;
; -0.425 ; SPI_MASTER_ADC:ADC0_instant|CSbar       ; SPI_MASTER_ADC:ADC0_instant|data_in_final[11] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; 0.011      ; 1.468      ;
; -0.407 ; SPI_MASTER_ADC:ADC0_instant|icounter[5] ; SPI_MASTER_ADC:ADC0_instant|data_in_final[1]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; -0.015     ; 1.424      ;
; -0.399 ; SPI_MASTER_ADC:ADC0_instant|icounter[4] ; SPI_MASTER_ADC:ADC0_instant|data_in_final[6]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; -0.040     ; 1.391      ;
; -0.399 ; SPI_MASTER_ADC:ADC0_instant|icounter[4] ; SPI_MASTER_ADC:ADC0_instant|data_in_final[7]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; -0.040     ; 1.391      ;
; -0.398 ; SPI_MASTER_ADC:ADC0_instant|icounter[5] ; SPI_MASTER_ADC:ADC0_instant|data_in_final[0]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; -0.008     ; 1.422      ;
; -0.382 ; SPI_MASTER_ADC:ADC0_instant|icounter[4] ; SPI_MASTER_ADC:ADC0_instant|data_in_final[12] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; 0.005      ; 1.419      ;
; -0.366 ; SPI_MASTER_ADC:ADC0_instant|icounter[4] ; SPI_MASTER_ADC:ADC0_instant|data_in_final[3]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; -0.025     ; 1.373      ;
; -0.366 ; SPI_MASTER_ADC:ADC0_instant|icounter[4] ; SPI_MASTER_ADC:ADC0_instant|data_in_final[10] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; 0.000      ; 1.398      ;
; -0.357 ; SPI_MASTER_ADC:ADC0_instant|icounter[4] ; SPI_MASTER_ADC:ADC0_instant|data_in_final[14] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; -0.006     ; 1.383      ;
; -0.339 ; SPI_MASTER_ADC:ADC0_instant|CSbar       ; SPI_MASTER_ADC:ADC0_instant|data_in_final[6]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; -0.040     ; 1.331      ;
; -0.339 ; SPI_MASTER_ADC:ADC0_instant|CSbar       ; SPI_MASTER_ADC:ADC0_instant|data_in_final[7]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; -0.040     ; 1.331      ;
; -0.338 ; SPI_MASTER_ADC:ADC0_instant|icounter[4] ; SPI_MASTER_ADC:ADC0_instant|data_in_final[1]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; -0.015     ; 1.355      ;
; -0.329 ; SPI_MASTER_ADC:ADC0_instant|icounter[4] ; SPI_MASTER_ADC:ADC0_instant|data_in_final[0]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; -0.008     ; 1.353      ;
; -0.322 ; SPI_MASTER_ADC:ADC0_instant|icounter[5] ; SPI_MASTER_ADC:ADC0_instant|data_in[9]        ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; 0.004      ; 1.358      ;
; -0.322 ; SPI_MASTER_ADC:ADC0_instant|icounter[5] ; SPI_MASTER_ADC:ADC0_instant|data_in_final[9]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; 0.004      ; 1.358      ;
; -0.322 ; SPI_MASTER_ADC:ADC0_instant|icounter[5] ; SPI_MASTER_ADC:ADC0_instant|data_in[10]       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; 0.004      ; 1.358      ;
; -0.322 ; SPI_MASTER_ADC:ADC0_instant|icounter[5] ; SPI_MASTER_ADC:ADC0_instant|data_in[11]       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; 0.004      ; 1.358      ;
; -0.322 ; SPI_MASTER_ADC:ADC0_instant|icounter[5] ; SPI_MASTER_ADC:ADC0_instant|data_in[12]       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; 0.004      ; 1.358      ;
; -0.322 ; SPI_MASTER_ADC:ADC0_instant|icounter[5] ; SPI_MASTER_ADC:ADC0_instant|data_in[13]       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; 0.004      ; 1.358      ;
; -0.322 ; SPI_MASTER_ADC:ADC0_instant|icounter[5] ; SPI_MASTER_ADC:ADC0_instant|data_in[14]       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; 0.004      ; 1.358      ;
; -0.322 ; SPI_MASTER_ADC:ADC0_instant|CSbar       ; SPI_MASTER_ADC:ADC0_instant|data_in_final[12] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; 0.005      ; 1.359      ;
; -0.306 ; SPI_MASTER_ADC:ADC0_instant|CSbar       ; SPI_MASTER_ADC:ADC0_instant|data_in_final[3]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; -0.025     ; 1.313      ;
; -0.306 ; SPI_MASTER_ADC:ADC0_instant|CSbar       ; SPI_MASTER_ADC:ADC0_instant|data_in_final[10] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; 0.000      ; 1.338      ;
; -0.300 ; SPI_MASTER_ADC:ADC0_instant|icounter[5] ; SPI_MASTER_ADC:ADC0_instant|data_in[2]        ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; -0.016     ; 1.316      ;
; -0.300 ; SPI_MASTER_ADC:ADC0_instant|icounter[5] ; SPI_MASTER_ADC:ADC0_instant|data_in[3]        ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; -0.016     ; 1.316      ;
; -0.300 ; SPI_MASTER_ADC:ADC0_instant|icounter[5] ; SPI_MASTER_ADC:ADC0_instant|data_in[4]        ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; -0.016     ; 1.316      ;
; -0.300 ; SPI_MASTER_ADC:ADC0_instant|icounter[5] ; SPI_MASTER_ADC:ADC0_instant|data_in[5]        ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; -0.016     ; 1.316      ;
; -0.300 ; SPI_MASTER_ADC:ADC0_instant|icounter[5] ; SPI_MASTER_ADC:ADC0_instant|data_in[6]        ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; -0.016     ; 1.316      ;
; -0.300 ; SPI_MASTER_ADC:ADC0_instant|icounter[5] ; SPI_MASTER_ADC:ADC0_instant|data_in[7]        ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; -0.016     ; 1.316      ;
; -0.300 ; SPI_MASTER_ADC:ADC0_instant|icounter[5] ; SPI_MASTER_ADC:ADC0_instant|data_in[8]        ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; -0.016     ; 1.316      ;
; -0.299 ; SPI_MASTER_ADC:ADC0_instant|icounter[5] ; SPI_MASTER_ADC:ADC0_instant|data_in_final[4]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; -0.016     ; 1.315      ;
; -0.297 ; SPI_MASTER_ADC:ADC0_instant|CSbar       ; SPI_MASTER_ADC:ADC0_instant|data_in_final[14] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; -0.006     ; 1.323      ;
; -0.278 ; SPI_MASTER_ADC:ADC0_instant|CSbar       ; SPI_MASTER_ADC:ADC0_instant|data_in_final[1]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; -0.015     ; 1.295      ;
; -0.269 ; SPI_MASTER_ADC:ADC0_instant|CSbar       ; SPI_MASTER_ADC:ADC0_instant|data_in_final[0]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; -0.008     ; 1.293      ;
; -0.253 ; SPI_MASTER_ADC:ADC0_instant|icounter[4] ; SPI_MASTER_ADC:ADC0_instant|data_in[9]        ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; 0.004      ; 1.289      ;
; -0.253 ; SPI_MASTER_ADC:ADC0_instant|icounter[4] ; SPI_MASTER_ADC:ADC0_instant|data_in_final[9]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; 0.004      ; 1.289      ;
; -0.253 ; SPI_MASTER_ADC:ADC0_instant|icounter[4] ; SPI_MASTER_ADC:ADC0_instant|data_in[10]       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; 0.004      ; 1.289      ;
; -0.253 ; SPI_MASTER_ADC:ADC0_instant|icounter[4] ; SPI_MASTER_ADC:ADC0_instant|data_in[11]       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; 0.004      ; 1.289      ;
; -0.253 ; SPI_MASTER_ADC:ADC0_instant|icounter[4] ; SPI_MASTER_ADC:ADC0_instant|data_in[12]       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; 0.004      ; 1.289      ;
; -0.253 ; SPI_MASTER_ADC:ADC0_instant|icounter[4] ; SPI_MASTER_ADC:ADC0_instant|data_in[13]       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; 0.004      ; 1.289      ;
; -0.253 ; SPI_MASTER_ADC:ADC0_instant|icounter[4] ; SPI_MASTER_ADC:ADC0_instant|data_in[14]       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; 0.004      ; 1.289      ;
; -0.231 ; SPI_MASTER_ADC:ADC0_instant|icounter[4] ; SPI_MASTER_ADC:ADC0_instant|data_in[2]        ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; -0.016     ; 1.247      ;
; -0.231 ; SPI_MASTER_ADC:ADC0_instant|icounter[4] ; SPI_MASTER_ADC:ADC0_instant|data_in[3]        ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; -0.016     ; 1.247      ;
; -0.231 ; SPI_MASTER_ADC:ADC0_instant|icounter[4] ; SPI_MASTER_ADC:ADC0_instant|data_in[4]        ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; -0.016     ; 1.247      ;
; -0.231 ; SPI_MASTER_ADC:ADC0_instant|icounter[4] ; SPI_MASTER_ADC:ADC0_instant|data_in[5]        ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; -0.016     ; 1.247      ;
; -0.231 ; SPI_MASTER_ADC:ADC0_instant|icounter[4] ; SPI_MASTER_ADC:ADC0_instant|data_in[6]        ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; -0.016     ; 1.247      ;
; -0.231 ; SPI_MASTER_ADC:ADC0_instant|icounter[4] ; SPI_MASTER_ADC:ADC0_instant|data_in[7]        ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; -0.016     ; 1.247      ;
; -0.231 ; SPI_MASTER_ADC:ADC0_instant|icounter[4] ; SPI_MASTER_ADC:ADC0_instant|data_in[8]        ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; -0.016     ; 1.247      ;
; -0.230 ; SPI_MASTER_ADC:ADC0_instant|icounter[4] ; SPI_MASTER_ADC:ADC0_instant|data_in_final[4]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; -0.016     ; 1.246      ;
; -0.195 ; SPI_MASTER_ADC:ADC0_instant|CSbar       ; SPI_MASTER_ADC:ADC0_instant|data_out[2]       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; 0.001      ; 1.228      ;
; -0.193 ; SPI_MASTER_ADC:ADC0_instant|CSbar       ; SPI_MASTER_ADC:ADC0_instant|data_in[9]        ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; 0.004      ; 1.229      ;
; -0.193 ; SPI_MASTER_ADC:ADC0_instant|CSbar       ; SPI_MASTER_ADC:ADC0_instant|data_in_final[9]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; 0.004      ; 1.229      ;
; -0.193 ; SPI_MASTER_ADC:ADC0_instant|CSbar       ; SPI_MASTER_ADC:ADC0_instant|data_in[10]       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; 0.004      ; 1.229      ;
; -0.193 ; SPI_MASTER_ADC:ADC0_instant|CSbar       ; SPI_MASTER_ADC:ADC0_instant|data_in[11]       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; 0.004      ; 1.229      ;
; -0.193 ; SPI_MASTER_ADC:ADC0_instant|CSbar       ; SPI_MASTER_ADC:ADC0_instant|data_in[12]       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; 0.004      ; 1.229      ;
; -0.193 ; SPI_MASTER_ADC:ADC0_instant|CSbar       ; SPI_MASTER_ADC:ADC0_instant|data_in[13]       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; 0.004      ; 1.229      ;
; -0.193 ; SPI_MASTER_ADC:ADC0_instant|CSbar       ; SPI_MASTER_ADC:ADC0_instant|data_in[14]       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; 0.004      ; 1.229      ;
; -0.171 ; SPI_MASTER_ADC:ADC0_instant|CSbar       ; SPI_MASTER_ADC:ADC0_instant|data_in[2]        ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; -0.016     ; 1.187      ;
; -0.171 ; SPI_MASTER_ADC:ADC0_instant|CSbar       ; SPI_MASTER_ADC:ADC0_instant|data_in[3]        ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; -0.016     ; 1.187      ;
; -0.171 ; SPI_MASTER_ADC:ADC0_instant|CSbar       ; SPI_MASTER_ADC:ADC0_instant|data_in[4]        ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; -0.016     ; 1.187      ;
; -0.171 ; SPI_MASTER_ADC:ADC0_instant|CSbar       ; SPI_MASTER_ADC:ADC0_instant|data_in[5]        ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; -0.016     ; 1.187      ;
; -0.171 ; SPI_MASTER_ADC:ADC0_instant|CSbar       ; SPI_MASTER_ADC:ADC0_instant|data_in[6]        ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; -0.016     ; 1.187      ;
; -0.171 ; SPI_MASTER_ADC:ADC0_instant|CSbar       ; SPI_MASTER_ADC:ADC0_instant|data_in[7]        ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; -0.016     ; 1.187      ;
; -0.171 ; SPI_MASTER_ADC:ADC0_instant|CSbar       ; SPI_MASTER_ADC:ADC0_instant|data_in[8]        ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; -0.016     ; 1.187      ;
; -0.170 ; SPI_MASTER_ADC:ADC0_instant|CSbar       ; SPI_MASTER_ADC:ADC0_instant|data_in_final[4]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; -0.016     ; 1.186      ;
; -0.102 ; SPI_MASTER_ADC:ADC0_instant|CSbar       ; SPI_MASTER_ADC:ADC0_instant|data_out[1]       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; 0.001      ; 1.135      ;
; -0.102 ; SPI_MASTER_ADC:ADC0_instant|CSbar       ; SPI_MASTER_ADC:ADC0_instant|data_out[11]      ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; 0.001      ; 1.135      ;
; -0.101 ; SPI_MASTER_ADC:ADC0_instant|CSbar       ; SPI_MASTER_ADC:ADC0_instant|data_out[6]       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; 0.001      ; 1.134      ;
; -0.101 ; SPI_MASTER_ADC:ADC0_instant|CSbar       ; SPI_MASTER_ADC:ADC0_instant|data_out[15]      ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; 0.001      ; 1.134      ;
; -0.097 ; SPI_MASTER_ADC:ADC0_instant|CSbar       ; SPI_MASTER_ADC:ADC0_instant|data_out[14]      ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; 0.001      ; 1.130      ;
; -0.095 ; SPI_MASTER_ADC:ADC0_instant|CSbar       ; SPI_MASTER_ADC:ADC0_instant|data_out[4]       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; 0.001      ; 1.128      ;
; -0.094 ; SPI_MASTER_ADC:ADC0_instant|CSbar       ; SPI_MASTER_ADC:ADC0_instant|data_out[5]       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; 0.001      ; 1.127      ;
; -0.092 ; SPI_MASTER_ADC:ADC0_instant|CSbar       ; SPI_MASTER_ADC:ADC0_instant|data_out[13]      ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; 0.001      ; 1.125      ;
; -0.090 ; SPI_MASTER_ADC:ADC0_instant|CSbar       ; SPI_MASTER_ADC:ADC0_instant|data_out[3]       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; 0.001      ; 1.123      ;
; -0.090 ; SPI_MASTER_ADC:ADC0_instant|CSbar       ; SPI_MASTER_ADC:ADC0_instant|data_out[12]      ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; 0.001      ; 1.123      ;
; -0.085 ; SPI_MASTER_ADC:ADC0_instant|CSbar       ; SPI_MASTER_ADC:ADC0_instant|data_out[9]       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; 0.001      ; 1.118      ;
; -0.085 ; SPI_MASTER_ADC:ADC0_instant|CSbar       ; SPI_MASTER_ADC:ADC0_instant|data_out[10]      ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; 0.001      ; 1.118      ;
; -0.039 ; SPI_MASTER_ADC:ADC0_instant|data_in[11] ; SPI_MASTER_ADC:ADC0_instant|data_in_final[11] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; 0.007      ; 1.078      ;
; 0.009  ; SPI_MASTER_ADC:ADC0_instant|data_in[2]  ; SPI_MASTER_ADC:ADC0_instant|data_in_final[2]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; -0.055     ; 0.968      ;
; 0.012  ; SPI_MASTER_ADC:ADC0_instant|data_in[13] ; SPI_MASTER_ADC:ADC0_instant|data_in_final[13] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; -0.002     ; 1.018      ;
+--------+-----------------------------------------+-----------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'usonic[9]'                                                                                      ;
+--------+------------------+------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node        ; To Node          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------+------------------+--------------+-------------+--------------+------------+------------+
; -0.134 ; counter_burst[1] ; counter_burst[0] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 1.166      ;
; -0.134 ; counter_burst[1] ; counter_burst[1] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 1.166      ;
; -0.134 ; counter_burst[1] ; counter_burst[2] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 1.166      ;
; -0.134 ; counter_burst[1] ; counter_burst[3] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 1.166      ;
; -0.134 ; counter_burst[1] ; counter_burst[4] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 1.166      ;
; -0.134 ; counter_burst[1] ; counter_burst[5] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 1.166      ;
; -0.134 ; counter_burst[1] ; counter_burst[7] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 1.166      ;
; -0.134 ; counter_burst[1] ; counter_burst[8] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 1.166      ;
; -0.134 ; counter_burst[1] ; counter_burst[9] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 1.166      ;
; -0.134 ; counter_burst[1] ; counter_burst[6] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 1.166      ;
; -0.130 ; counter_burst[7] ; counter_burst[0] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 1.162      ;
; -0.130 ; counter_burst[7] ; counter_burst[1] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 1.162      ;
; -0.130 ; counter_burst[7] ; counter_burst[2] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 1.162      ;
; -0.130 ; counter_burst[7] ; counter_burst[3] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 1.162      ;
; -0.130 ; counter_burst[7] ; counter_burst[4] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 1.162      ;
; -0.130 ; counter_burst[7] ; counter_burst[5] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 1.162      ;
; -0.130 ; counter_burst[7] ; counter_burst[7] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 1.162      ;
; -0.130 ; counter_burst[7] ; counter_burst[8] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 1.162      ;
; -0.130 ; counter_burst[7] ; counter_burst[9] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 1.162      ;
; -0.130 ; counter_burst[7] ; counter_burst[6] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 1.162      ;
; -0.097 ; counter_burst[2] ; counter_burst[0] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 1.129      ;
; -0.097 ; counter_burst[2] ; counter_burst[1] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 1.129      ;
; -0.097 ; counter_burst[2] ; counter_burst[2] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 1.129      ;
; -0.097 ; counter_burst[2] ; counter_burst[3] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 1.129      ;
; -0.097 ; counter_burst[2] ; counter_burst[4] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 1.129      ;
; -0.097 ; counter_burst[2] ; counter_burst[5] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 1.129      ;
; -0.097 ; counter_burst[2] ; counter_burst[7] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 1.129      ;
; -0.097 ; counter_burst[2] ; counter_burst[8] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 1.129      ;
; -0.097 ; counter_burst[2] ; counter_burst[9] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 1.129      ;
; -0.097 ; counter_burst[2] ; counter_burst[6] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 1.129      ;
; -0.067 ; counter_burst[3] ; counter_burst[0] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 1.099      ;
; -0.067 ; counter_burst[3] ; counter_burst[1] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 1.099      ;
; -0.067 ; counter_burst[3] ; counter_burst[2] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 1.099      ;
; -0.067 ; counter_burst[3] ; counter_burst[3] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 1.099      ;
; -0.067 ; counter_burst[3] ; counter_burst[4] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 1.099      ;
; -0.067 ; counter_burst[3] ; counter_burst[5] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 1.099      ;
; -0.067 ; counter_burst[3] ; counter_burst[7] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 1.099      ;
; -0.067 ; counter_burst[3] ; counter_burst[8] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 1.099      ;
; -0.067 ; counter_burst[3] ; counter_burst[9] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 1.099      ;
; -0.067 ; counter_burst[3] ; counter_burst[6] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 1.099      ;
; -0.063 ; counter_burst[6] ; counter_burst[0] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 1.095      ;
; -0.063 ; counter_burst[6] ; counter_burst[1] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 1.095      ;
; -0.063 ; counter_burst[6] ; counter_burst[2] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 1.095      ;
; -0.063 ; counter_burst[6] ; counter_burst[3] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 1.095      ;
; -0.063 ; counter_burst[6] ; counter_burst[4] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 1.095      ;
; -0.063 ; counter_burst[6] ; counter_burst[5] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 1.095      ;
; -0.063 ; counter_burst[6] ; counter_burst[7] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 1.095      ;
; -0.063 ; counter_burst[6] ; counter_burst[8] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 1.095      ;
; -0.063 ; counter_burst[6] ; counter_burst[9] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 1.095      ;
; -0.063 ; counter_burst[6] ; counter_burst[6] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 1.095      ;
; -0.017 ; counter_burst[4] ; counter_burst[0] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 1.049      ;
; -0.017 ; counter_burst[4] ; counter_burst[1] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 1.049      ;
; -0.017 ; counter_burst[4] ; counter_burst[2] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 1.049      ;
; -0.017 ; counter_burst[4] ; counter_burst[3] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 1.049      ;
; -0.017 ; counter_burst[4] ; counter_burst[4] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 1.049      ;
; -0.017 ; counter_burst[4] ; counter_burst[5] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 1.049      ;
; -0.017 ; counter_burst[4] ; counter_burst[7] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 1.049      ;
; -0.017 ; counter_burst[4] ; counter_burst[8] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 1.049      ;
; -0.017 ; counter_burst[4] ; counter_burst[9] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 1.049      ;
; -0.017 ; counter_burst[4] ; counter_burst[6] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 1.049      ;
; -0.007 ; counter_burst[5] ; counter_burst[0] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 1.039      ;
; -0.007 ; counter_burst[5] ; counter_burst[1] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 1.039      ;
; -0.007 ; counter_burst[5] ; counter_burst[2] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 1.039      ;
; -0.007 ; counter_burst[5] ; counter_burst[3] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 1.039      ;
; -0.007 ; counter_burst[5] ; counter_burst[4] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 1.039      ;
; -0.007 ; counter_burst[5] ; counter_burst[5] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 1.039      ;
; -0.007 ; counter_burst[5] ; counter_burst[7] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 1.039      ;
; -0.007 ; counter_burst[5] ; counter_burst[8] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 1.039      ;
; -0.007 ; counter_burst[5] ; counter_burst[9] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 1.039      ;
; -0.007 ; counter_burst[5] ; counter_burst[6] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 1.039      ;
; -0.007 ; counter_burst[8] ; counter_burst[0] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 1.039      ;
; -0.007 ; counter_burst[8] ; counter_burst[1] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 1.039      ;
; -0.007 ; counter_burst[8] ; counter_burst[2] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 1.039      ;
; -0.007 ; counter_burst[8] ; counter_burst[3] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 1.039      ;
; -0.007 ; counter_burst[8] ; counter_burst[4] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 1.039      ;
; -0.007 ; counter_burst[8] ; counter_burst[5] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 1.039      ;
; -0.007 ; counter_burst[8] ; counter_burst[7] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 1.039      ;
; -0.007 ; counter_burst[8] ; counter_burst[8] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 1.039      ;
; -0.007 ; counter_burst[8] ; counter_burst[9] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 1.039      ;
; -0.007 ; counter_burst[8] ; counter_burst[6] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 1.039      ;
; 0.034  ; counter_burst[0] ; counter_burst[9] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 0.998      ;
; 0.069  ; counter_burst[0] ; counter_burst[8] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 0.963      ;
; 0.104  ; counter_burst[0] ; counter_burst[7] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 0.928      ;
; 0.139  ; counter_burst[0] ; counter_burst[6] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 0.893      ;
; 0.165  ; counter_burst[9] ; counter_burst[0] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 0.867      ;
; 0.165  ; counter_burst[9] ; counter_burst[1] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 0.867      ;
; 0.165  ; counter_burst[9] ; counter_burst[2] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 0.867      ;
; 0.165  ; counter_burst[9] ; counter_burst[3] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 0.867      ;
; 0.165  ; counter_burst[9] ; counter_burst[4] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 0.867      ;
; 0.165  ; counter_burst[9] ; counter_burst[5] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 0.867      ;
; 0.165  ; counter_burst[9] ; counter_burst[7] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 0.867      ;
; 0.165  ; counter_burst[9] ; counter_burst[8] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 0.867      ;
; 0.165  ; counter_burst[9] ; counter_burst[9] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 0.867      ;
; 0.165  ; counter_burst[9] ; counter_burst[6] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 0.867      ;
; 0.174  ; counter_burst[0] ; counter_burst[5] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 0.858      ;
; 0.209  ; counter_burst[0] ; counter_burst[4] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 0.823      ;
; 0.244  ; counter_burst[0] ; counter_burst[3] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 0.788      ;
; 0.279  ; counter_burst[0] ; counter_burst[2] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 0.753      ;
; 0.373  ; counter_burst[0] ; counter_burst[1] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 0.659      ;
; 0.513  ; counter_burst[0] ; counter_burst[0] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 0.519      ;
+--------+------------------+------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1]'                                                                                                                                                                                                                                                                                                               ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                ; To Node                                 ; Launch Clock                            ; Latch Clock                             ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+
; -1.137 ; MBED_ON                                                                                                                                                                                  ; SPI_MASTER_UC:mbed_instant|CSbar        ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 1.472      ; 0.487      ;
; -0.702 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[1] ; SPI_MASTER_UC:mbed_instant|data_out[11] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 1.484      ; 0.934      ;
; -0.655 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[1] ; SPI_MASTER_UC:mbed_instant|data_out[9]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 1.482      ; 0.979      ;
; -0.614 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[1] ; SPI_MASTER_UC:mbed_instant|data_out[1]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 1.464      ; 1.002      ;
; -0.583 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[0] ; SPI_MASTER_UC:mbed_instant|data_out[12] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 1.484      ; 1.053      ;
; -0.551 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[0] ; SPI_MASTER_UC:mbed_instant|data_out[6]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 1.448      ; 1.049      ;
; -0.502 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[0] ; SPI_MASTER_UC:mbed_instant|data_out[11] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 1.484      ; 1.134      ;
; -0.493 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[1] ; SPI_MASTER_UC:mbed_instant|data_out[12] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 1.484      ; 1.143      ;
; -0.486 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[1] ; SPI_MASTER_UC:mbed_instant|data_out[3]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 1.460      ; 1.126      ;
; -0.475 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[1] ; SPI_MASTER_UC:mbed_instant|data_out[6]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 1.448      ; 1.125      ;
; -0.471 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[0] ; SPI_MASTER_UC:mbed_instant|data_out[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 1.460      ; 1.141      ;
; -0.464 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[0] ; SPI_MASTER_UC:mbed_instant|data_out[4]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 1.428      ; 1.116      ;
; -0.454 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[0] ; SPI_MASTER_UC:mbed_instant|data_out[10] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 1.481      ; 1.179      ;
; -0.454 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[0] ; SPI_MASTER_UC:mbed_instant|data_out[1]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 1.464      ; 1.162      ;
; -0.388 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[0] ; SPI_MASTER_UC:mbed_instant|data_out[9]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 1.482      ; 1.246      ;
; -0.325 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[1] ; SPI_MASTER_UC:mbed_instant|data_out[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 1.460      ; 1.287      ;
; -0.310 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[0] ; SPI_MASTER_UC:mbed_instant|data_out[3]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 1.460      ; 1.302      ;
; -0.309 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[0] ; SPI_MASTER_UC:mbed_instant|data_out[14] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 1.459      ; 1.302      ;
; -0.303 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[1] ; SPI_MASTER_UC:mbed_instant|data_out[5]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 1.428      ; 1.277      ;
; -0.301 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[0] ; SPI_MASTER_UC:mbed_instant|data_out[2]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 1.430      ; 1.281      ;
; -0.277 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[1] ; SPI_MASTER_UC:mbed_instant|data_out[7]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 1.428      ; 1.303      ;
; -0.268 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[1] ; SPI_MASTER_UC:mbed_instant|data_out[15] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 1.467      ; 1.351      ;
; -0.203 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[0] ; SPI_MASTER_UC:mbed_instant|data_out[15] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 1.467      ; 1.416      ;
; -0.177 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[0] ; SPI_MASTER_UC:mbed_instant|data_out[5]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 1.428      ; 1.403      ;
; -0.163 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[1] ; SPI_MASTER_UC:mbed_instant|data_out[10] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 1.481      ; 1.470      ;
; -0.158 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[0] ; SPI_MASTER_UC:mbed_instant|data_out[8]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 1.477      ; 1.471      ;
; -0.153 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[1] ; SPI_MASTER_UC:mbed_instant|data_out[2]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 1.430      ; 1.429      ;
; -0.119 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[0] ; SPI_MASTER_UC:mbed_instant|data_out[7]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 1.428      ; 1.461      ;
; -0.118 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[1] ; SPI_MASTER_UC:mbed_instant|data_out[4]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 1.428      ; 1.462      ;
; -0.054 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[1] ; SPI_MASTER_UC:mbed_instant|data_out[14] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 1.459      ; 1.557      ;
; 0.215  ; SPI_MASTER_UC:mbed_instant|icounter[4]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|icounter[4]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; SPI_MASTER_UC:mbed_instant|icounter[5]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|icounter[5]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; SPI_MASTER_UC:mbed_instant|data_out[0]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|data_out[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.261  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[1] ; SPI_MASTER_UC:mbed_instant|data_out[8]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 1.477      ; 1.890      ;
; 0.289  ; SPI_MASTER_UC:mbed_instant|data_out[11]                                                                                                                                                  ; SPI_MASTER_UC:mbed_instant|data_out[12] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.000      ; 0.441      ;
; 0.295  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[1] ; SPI_MASTER_UC:mbed_instant|data_out[13] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 1.480      ; 1.927      ;
; 0.316  ; SPI_MASTER_UC:mbed_instant|data_out[15]                                                                                                                                                  ; SPI_MASTER_UC:mbed_instant|MOSI         ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.000      ; 0.468      ;
; 0.328  ; SPI_MASTER_UC:mbed_instant|icounter[5]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|FIN          ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.000      ; 0.480      ;
; 0.332  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[0] ; SPI_MASTER_UC:mbed_instant|data_out[13] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 1.480      ; 1.964      ;
; 0.355  ; SPI_MASTER_UC:mbed_instant|CSbar                                                                                                                                                         ; SPI_MASTER_UC:mbed_instant|icounter[2]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.000      ; 0.507      ;
; 0.370  ; SPI_MASTER_UC:mbed_instant|data_out[4]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|data_out[5]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.000      ; 0.522      ;
; 0.445  ; SPI_MASTER_UC:mbed_instant|icounter[5]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|icounter[4]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.000      ; 0.597      ;
; 0.447  ; SPI_MASTER_UC:mbed_instant|icounter[4]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|icounter[5]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.000      ; 0.599      ;
; 0.456  ; SPI_MASTER_UC:mbed_instant|icounter[4]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|FIN          ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.000      ; 0.608      ;
; 0.473  ; SPI_MASTER_UC:mbed_instant|CSbar                                                                                                                                                         ; SPI_MASTER_UC:mbed_instant|icounter[3]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.000      ; 0.625      ;
; 0.474  ; SPI_MASTER_UC:mbed_instant|CSbar                                                                                                                                                         ; SPI_MASTER_UC:mbed_instant|icounter[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.000      ; 0.626      ;
; 0.475  ; SPI_MASTER_UC:mbed_instant|CSbar                                                                                                                                                         ; SPI_MASTER_UC:mbed_instant|icounter[1]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.000      ; 0.627      ;
; 0.482  ; SPI_MASTER_UC:mbed_instant|data_out[14]                                                                                                                                                  ; SPI_MASTER_UC:mbed_instant|data_out[15] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.008      ; 0.642      ;
; 0.490  ; SPI_MASTER_UC:mbed_instant|data_out[2]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|data_out[3]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.030      ; 0.672      ;
; 0.516  ; SPI_MASTER_UC:mbed_instant|data_out[10]                                                                                                                                                  ; SPI_MASTER_UC:mbed_instant|data_out[11] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.003      ; 0.671      ;
; 0.519  ; SPI_MASTER_UC:mbed_instant|data_out[9]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|data_out[10] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; -0.001     ; 0.670      ;
; 0.523  ; SPI_MASTER_UC:mbed_instant|icounter[3]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|icounter[3]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.000      ; 0.675      ;
; 0.535  ; SPI_MASTER_UC:mbed_instant|icounter[0]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|icounter[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.000      ; 0.687      ;
; 0.538  ; SPI_MASTER_UC:mbed_instant|CSbar                                                                                                                                                         ; SPI_MASTER_UC:mbed_instant|icounter[4]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.000      ; 0.690      ;
; 0.538  ; SPI_MASTER_UC:mbed_instant|CSbar                                                                                                                                                         ; SPI_MASTER_UC:mbed_instant|icounter[5]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.000      ; 0.690      ;
; 0.554  ; SPI_MASTER_UC:mbed_instant|data_out[0]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|data_out[1]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.004      ; 0.710      ;
; 0.570  ; SPI_MASTER_UC:mbed_instant|data_out[5]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|data_out[6]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.020      ; 0.742      ;
; 0.585  ; SPI_MASTER_UC:mbed_instant|CSbar                                                                                                                                                         ; SPI_MASTER_UC:mbed_instant|data_out[9]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.006      ; 0.743      ;
; 0.589  ; SPI_MASTER_UC:mbed_instant|data_out[6]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|data_out[7]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; -0.020     ; 0.721      ;
; 0.591  ; SPI_MASTER_UC:mbed_instant|icounter[1]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|icounter[1]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.000      ; 0.743      ;
; 0.599  ; SPI_MASTER_UC:mbed_instant|icounter[2]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|icounter[2]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.000      ; 0.751      ;
; 0.615  ; SPI_MASTER_UC:mbed_instant|CSbar                                                                                                                                                         ; SPI_MASTER_UC:mbed_instant|data_out[12] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.008      ; 0.775      ;
; 0.617  ; SPI_MASTER_UC:mbed_instant|CSbar                                                                                                                                                         ; SPI_MASTER_UC:mbed_instant|data_out[11] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.008      ; 0.777      ;
; 0.661  ; SPI_MASTER_UC:mbed_instant|icounter[2]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|icounter[3]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.000      ; 0.813      ;
; 0.685  ; SPI_MASTER_UC:mbed_instant|icounter[5]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|icounter[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.000      ; 0.837      ;
; 0.685  ; SPI_MASTER_UC:mbed_instant|icounter[5]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|icounter[1]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.000      ; 0.837      ;
; 0.685  ; SPI_MASTER_UC:mbed_instant|icounter[5]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|icounter[2]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.000      ; 0.837      ;
; 0.685  ; SPI_MASTER_UC:mbed_instant|icounter[5]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|icounter[3]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.000      ; 0.837      ;
; 0.698  ; SPI_MASTER_UC:mbed_instant|icounter[3]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|icounter[5]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.000      ; 0.850      ;
; 0.699  ; SPI_MASTER_UC:mbed_instant|CSbar                                                                                                                                                         ; SPI_MASTER_UC:mbed_instant|data_out[6]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; -0.028     ; 0.823      ;
; 0.733  ; SPI_MASTER_UC:mbed_instant|icounter[2]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|icounter[5]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.000      ; 0.885      ;
; 0.737  ; SPI_MASTER_UC:mbed_instant|CSbar                                                                                                                                                         ; SPI_MASTER_UC:mbed_instant|data_out[10] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.005      ; 0.894      ;
; 0.739  ; SPI_MASTER_UC:mbed_instant|data_out[1]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|data_out[2]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; -0.034     ; 0.857      ;
; 0.739  ; SPI_MASTER_UC:mbed_instant|icounter[3]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|icounter[4]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.000      ; 0.891      ;
; 0.744  ; SPI_MASTER_UC:mbed_instant|icounter[0]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|icounter[1]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.000      ; 0.896      ;
; 0.751  ; SPI_MASTER_UC:mbed_instant|icounter[1]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|icounter[3]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.000      ; 0.903      ;
; 0.774  ; SPI_MASTER_UC:mbed_instant|icounter[2]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|icounter[4]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.000      ; 0.926      ;
; 0.792  ; SPI_MASTER_UC:mbed_instant|icounter[1]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|icounter[2]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.000      ; 0.944      ;
; 0.800  ; SPI_MASTER_UC:mbed_instant|icounter[4]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|icounter[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.000      ; 0.952      ;
; 0.800  ; SPI_MASTER_UC:mbed_instant|icounter[4]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|icounter[1]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.000      ; 0.952      ;
; 0.800  ; SPI_MASTER_UC:mbed_instant|icounter[4]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|icounter[2]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.000      ; 0.952      ;
; 0.800  ; SPI_MASTER_UC:mbed_instant|icounter[4]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|icounter[3]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.000      ; 0.952      ;
; 0.805  ; SPI_MASTER_UC:mbed_instant|icounter[0]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|icounter[3]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.000      ; 0.957      ;
; 0.823  ; SPI_MASTER_UC:mbed_instant|icounter[1]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|icounter[5]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.000      ; 0.975      ;
; 0.832  ; SPI_MASTER_UC:mbed_instant|data_out[3]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|data_out[4]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; -0.032     ; 0.952      ;
; 0.836  ; SPI_MASTER_UC:mbed_instant|CSbar                                                                                                                                                         ; SPI_MASTER_UC:mbed_instant|data_out[1]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; -0.012     ; 0.976      ;
; 0.846  ; SPI_MASTER_UC:mbed_instant|icounter[0]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|icounter[2]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.000      ; 0.998      ;
; 0.853  ; SPI_MASTER_UC:mbed_instant|CSbar                                                                                                                                                         ; SPI_MASTER_UC:mbed_instant|data_out[4]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; -0.048     ; 0.957      ;
; 0.858  ; SPI_MASTER_UC:mbed_instant|CSbar                                                                                                                                                         ; SPI_MASTER_UC:mbed_instant|data_out[5]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; -0.048     ; 0.962      ;
; 0.858  ; SPI_MASTER_UC:mbed_instant|CSbar                                                                                                                                                         ; SPI_MASTER_UC:mbed_instant|data_out[7]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; -0.048     ; 0.962      ;
; 0.864  ; SPI_MASTER_UC:mbed_instant|icounter[1]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|icounter[4]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.000      ; 1.016      ;
; 0.874  ; SPI_MASTER_UC:mbed_instant|data_out[13]                                                                                                                                                  ; SPI_MASTER_UC:mbed_instant|data_out[14] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; -0.021     ; 1.005      ;
; 0.877  ; SPI_MASTER_UC:mbed_instant|icounter[0]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|icounter[5]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.000      ; 1.029      ;
; 0.880  ; SPI_MASTER_UC:mbed_instant|data_out[8]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|data_out[9]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.005      ; 1.037      ;
; 0.909  ; SPI_MASTER_UC:mbed_instant|CSbar                                                                                                                                                         ; SPI_MASTER_UC:mbed_instant|MOSI         ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; -0.009     ; 1.052      ;
; 0.918  ; SPI_MASTER_UC:mbed_instant|icounter[0]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|icounter[4]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.000      ; 1.070      ;
; 0.925  ; SPI_MASTER_UC:mbed_instant|CSbar                                                                                                                                                         ; SPI_MASTER_UC:mbed_instant|data_out[8]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.001      ; 1.078      ;
; 0.932  ; SPI_MASTER_UC:mbed_instant|CSbar                                                                                                                                                         ; SPI_MASTER_UC:mbed_instant|data_out[3]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; -0.016     ; 1.068      ;
; 0.936  ; SPI_MASTER_UC:mbed_instant|CSbar                                                                                                                                                         ; SPI_MASTER_UC:mbed_instant|data_out[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; -0.016     ; 1.072      ;
; 0.940  ; SPI_MASTER_UC:mbed_instant|CSbar                                                                                                                                                         ; SPI_MASTER_UC:mbed_instant|data_out[2]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; -0.046     ; 1.046      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'usonic[9]'                                                                                                                  ;
+--------+------------------+------------------+-----------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node        ; To Node          ; Launch Clock                            ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------+------------------+-----------------------------------------+-------------+--------------+------------+------------+
; -0.951 ; RST              ; counter_burst[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; usonic[9]   ; 0.000        ; 1.929      ; 1.130      ;
; -0.951 ; RST              ; counter_burst[1] ; CLKPLL_inst|altpll_component|pll|clk[0] ; usonic[9]   ; 0.000        ; 1.929      ; 1.130      ;
; -0.951 ; RST              ; counter_burst[2] ; CLKPLL_inst|altpll_component|pll|clk[0] ; usonic[9]   ; 0.000        ; 1.929      ; 1.130      ;
; -0.951 ; RST              ; counter_burst[3] ; CLKPLL_inst|altpll_component|pll|clk[0] ; usonic[9]   ; 0.000        ; 1.929      ; 1.130      ;
; -0.951 ; RST              ; counter_burst[4] ; CLKPLL_inst|altpll_component|pll|clk[0] ; usonic[9]   ; 0.000        ; 1.929      ; 1.130      ;
; -0.951 ; RST              ; counter_burst[5] ; CLKPLL_inst|altpll_component|pll|clk[0] ; usonic[9]   ; 0.000        ; 1.929      ; 1.130      ;
; -0.951 ; RST              ; counter_burst[7] ; CLKPLL_inst|altpll_component|pll|clk[0] ; usonic[9]   ; 0.000        ; 1.929      ; 1.130      ;
; -0.951 ; RST              ; counter_burst[8] ; CLKPLL_inst|altpll_component|pll|clk[0] ; usonic[9]   ; 0.000        ; 1.929      ; 1.130      ;
; -0.951 ; RST              ; counter_burst[9] ; CLKPLL_inst|altpll_component|pll|clk[0] ; usonic[9]   ; 0.000        ; 1.929      ; 1.130      ;
; -0.951 ; RST              ; counter_burst[6] ; CLKPLL_inst|altpll_component|pll|clk[0] ; usonic[9]   ; 0.000        ; 1.929      ; 1.130      ;
; -0.835 ; ON               ; counter_burst[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; usonic[9]   ; 0.000        ; 1.929      ; 1.246      ;
; -0.835 ; ON               ; counter_burst[1] ; CLKPLL_inst|altpll_component|pll|clk[0] ; usonic[9]   ; 0.000        ; 1.929      ; 1.246      ;
; -0.835 ; ON               ; counter_burst[2] ; CLKPLL_inst|altpll_component|pll|clk[0] ; usonic[9]   ; 0.000        ; 1.929      ; 1.246      ;
; -0.835 ; ON               ; counter_burst[3] ; CLKPLL_inst|altpll_component|pll|clk[0] ; usonic[9]   ; 0.000        ; 1.929      ; 1.246      ;
; -0.835 ; ON               ; counter_burst[4] ; CLKPLL_inst|altpll_component|pll|clk[0] ; usonic[9]   ; 0.000        ; 1.929      ; 1.246      ;
; -0.835 ; ON               ; counter_burst[5] ; CLKPLL_inst|altpll_component|pll|clk[0] ; usonic[9]   ; 0.000        ; 1.929      ; 1.246      ;
; -0.835 ; ON               ; counter_burst[7] ; CLKPLL_inst|altpll_component|pll|clk[0] ; usonic[9]   ; 0.000        ; 1.929      ; 1.246      ;
; -0.835 ; ON               ; counter_burst[8] ; CLKPLL_inst|altpll_component|pll|clk[0] ; usonic[9]   ; 0.000        ; 1.929      ; 1.246      ;
; -0.835 ; ON               ; counter_burst[9] ; CLKPLL_inst|altpll_component|pll|clk[0] ; usonic[9]   ; 0.000        ; 1.929      ; 1.246      ;
; -0.835 ; ON               ; counter_burst[6] ; CLKPLL_inst|altpll_component|pll|clk[0] ; usonic[9]   ; 0.000        ; 1.929      ; 1.246      ;
; 0.247  ; counter_burst[9] ; counter_burst[9] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 0.399      ;
; 0.363  ; counter_burst[3] ; counter_burst[3] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 0.515      ;
; 0.366  ; counter_burst[5] ; counter_burst[5] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 0.518      ;
; 0.367  ; counter_burst[0] ; counter_burst[0] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 0.519      ;
; 0.374  ; counter_burst[2] ; counter_burst[2] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 0.526      ;
; 0.375  ; counter_burst[4] ; counter_burst[4] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 0.527      ;
; 0.437  ; counter_burst[6] ; counter_burst[6] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 0.589      ;
; 0.440  ; counter_burst[1] ; counter_burst[1] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 0.592      ;
; 0.448  ; counter_burst[8] ; counter_burst[8] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 0.600      ;
; 0.454  ; counter_burst[7] ; counter_burst[7] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 0.606      ;
; 0.501  ; counter_burst[3] ; counter_burst[4] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 0.653      ;
; 0.504  ; counter_burst[5] ; counter_burst[6] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 0.656      ;
; 0.507  ; counter_burst[0] ; counter_burst[1] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 0.659      ;
; 0.514  ; counter_burst[2] ; counter_burst[3] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 0.666      ;
; 0.515  ; counter_burst[4] ; counter_burst[5] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 0.667      ;
; 0.536  ; counter_burst[3] ; counter_burst[5] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 0.688      ;
; 0.539  ; counter_burst[5] ; counter_burst[7] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 0.691      ;
; 0.549  ; counter_burst[2] ; counter_burst[4] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 0.701      ;
; 0.550  ; counter_burst[4] ; counter_burst[6] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 0.702      ;
; 0.571  ; counter_burst[3] ; counter_burst[6] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 0.723      ;
; 0.574  ; counter_burst[5] ; counter_burst[8] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 0.726      ;
; 0.575  ; counter_burst[6] ; counter_burst[7] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 0.727      ;
; 0.584  ; counter_burst[2] ; counter_burst[5] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 0.736      ;
; 0.585  ; counter_burst[4] ; counter_burst[7] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 0.737      ;
; 0.588  ; counter_burst[8] ; counter_burst[9] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 0.740      ;
; 0.594  ; counter_burst[7] ; counter_burst[8] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 0.746      ;
; 0.601  ; counter_burst[0] ; counter_burst[2] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 0.753      ;
; 0.606  ; counter_burst[3] ; counter_burst[7] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 0.758      ;
; 0.609  ; counter_burst[5] ; counter_burst[9] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 0.761      ;
; 0.610  ; counter_burst[6] ; counter_burst[8] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 0.762      ;
; 0.619  ; counter_burst[2] ; counter_burst[6] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 0.771      ;
; 0.620  ; counter_burst[4] ; counter_burst[8] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 0.772      ;
; 0.629  ; counter_burst[7] ; counter_burst[9] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 0.781      ;
; 0.634  ; counter_burst[1] ; counter_burst[2] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 0.786      ;
; 0.636  ; counter_burst[0] ; counter_burst[3] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 0.788      ;
; 0.641  ; counter_burst[3] ; counter_burst[8] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 0.793      ;
; 0.645  ; counter_burst[6] ; counter_burst[9] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 0.797      ;
; 0.654  ; counter_burst[2] ; counter_burst[7] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 0.806      ;
; 0.655  ; counter_burst[4] ; counter_burst[9] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 0.807      ;
; 0.669  ; counter_burst[1] ; counter_burst[3] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 0.821      ;
; 0.671  ; counter_burst[0] ; counter_burst[4] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 0.823      ;
; 0.676  ; counter_burst[3] ; counter_burst[9] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 0.828      ;
; 0.689  ; counter_burst[2] ; counter_burst[8] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 0.841      ;
; 0.704  ; counter_burst[1] ; counter_burst[4] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 0.856      ;
; 0.706  ; counter_burst[0] ; counter_burst[5] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 0.858      ;
; 0.715  ; counter_burst[9] ; counter_burst[0] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 0.867      ;
; 0.715  ; counter_burst[9] ; counter_burst[1] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 0.867      ;
; 0.715  ; counter_burst[9] ; counter_burst[2] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 0.867      ;
; 0.715  ; counter_burst[9] ; counter_burst[3] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 0.867      ;
; 0.715  ; counter_burst[9] ; counter_burst[4] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 0.867      ;
; 0.715  ; counter_burst[9] ; counter_burst[5] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 0.867      ;
; 0.715  ; counter_burst[9] ; counter_burst[7] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 0.867      ;
; 0.715  ; counter_burst[9] ; counter_burst[8] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 0.867      ;
; 0.715  ; counter_burst[9] ; counter_burst[6] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 0.867      ;
; 0.724  ; counter_burst[2] ; counter_burst[9] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 0.876      ;
; 0.739  ; counter_burst[1] ; counter_burst[5] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 0.891      ;
; 0.741  ; counter_burst[0] ; counter_burst[6] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 0.893      ;
; 0.774  ; counter_burst[1] ; counter_burst[6] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 0.926      ;
; 0.776  ; counter_burst[0] ; counter_burst[7] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 0.928      ;
; 0.809  ; counter_burst[1] ; counter_burst[7] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 0.961      ;
; 0.811  ; counter_burst[0] ; counter_burst[8] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 0.963      ;
; 0.844  ; counter_burst[1] ; counter_burst[8] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 0.996      ;
; 0.846  ; counter_burst[0] ; counter_burst[9] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 0.998      ;
; 0.879  ; counter_burst[1] ; counter_burst[9] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 1.031      ;
; 0.887  ; counter_burst[8] ; counter_burst[0] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 1.039      ;
; 0.887  ; counter_burst[5] ; counter_burst[0] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 1.039      ;
; 0.887  ; counter_burst[8] ; counter_burst[1] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 1.039      ;
; 0.887  ; counter_burst[5] ; counter_burst[1] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 1.039      ;
; 0.887  ; counter_burst[8] ; counter_burst[2] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 1.039      ;
; 0.887  ; counter_burst[5] ; counter_burst[2] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 1.039      ;
; 0.887  ; counter_burst[8] ; counter_burst[3] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 1.039      ;
; 0.887  ; counter_burst[5] ; counter_burst[3] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 1.039      ;
; 0.887  ; counter_burst[8] ; counter_burst[4] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 1.039      ;
; 0.887  ; counter_burst[5] ; counter_burst[4] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 1.039      ;
; 0.887  ; counter_burst[8] ; counter_burst[5] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 1.039      ;
; 0.887  ; counter_burst[8] ; counter_burst[7] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 1.039      ;
; 0.887  ; counter_burst[8] ; counter_burst[6] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 1.039      ;
; 0.897  ; counter_burst[4] ; counter_burst[0] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 1.049      ;
; 0.897  ; counter_burst[4] ; counter_burst[1] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 1.049      ;
; 0.897  ; counter_burst[4] ; counter_burst[2] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 1.049      ;
+--------+------------------+------------------+-----------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'SPI_MASTER_ADC:ADC0_instant|CLK_16[1]'                                                                                                                                                                     ;
+--------+------------------------------------------+-----------------------------------------------+-----------------------------------------+---------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                ; To Node                                       ; Launch Clock                            ; Latch Clock                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------+-----------------------------------------------+-----------------------------------------+---------------------------------------+--------------+------------+------------+
; -0.707 ; ON                                       ; SPI_MASTER_ADC:ADC0_instant|CSbar             ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 1.467      ; 0.912      ;
; -0.704 ; RST                                      ; SPI_MASTER_ADC:ADC0_instant|CSbar             ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 1.467      ; 0.915      ;
; -0.702 ; ADC_OFF                                  ; SPI_MASTER_ADC:ADC0_instant|CSbar             ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 1.467      ; 0.917      ;
; -0.647 ; MBED_CLK[7]                              ; SPI_MASTER_ADC:ADC0_instant|CSbar             ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 1.474      ; 0.979      ;
; 0.215  ; SPI_MASTER_ADC:ADC0_instant|icounter[5]  ; SPI_MASTER_ADC:ADC0_instant|icounter[5]       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; SPI_MASTER_ADC:ADC0_instant|icounter[4]  ; SPI_MASTER_ADC:ADC0_instant|icounter[4]       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.239  ; SPI_MASTER_ADC:ADC0_instant|data_in[4]   ; SPI_MASTER_ADC:ADC0_instant|data_in[5]        ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.000      ; 0.391      ;
; 0.239  ; SPI_MASTER_ADC:ADC0_instant|data_out[12] ; SPI_MASTER_ADC:ADC0_instant|data_out[13]      ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.000      ; 0.391      ;
; 0.240  ; SPI_MASTER_ADC:ADC0_instant|data_out[13] ; SPI_MASTER_ADC:ADC0_instant|data_out[14]      ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.000      ; 0.392      ;
; 0.241  ; SPI_MASTER_ADC:ADC0_instant|data_in[9]   ; SPI_MASTER_ADC:ADC0_instant|data_in[10]       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.000      ; 0.393      ;
; 0.243  ; SPI_MASTER_ADC:ADC0_instant|data_in[4]   ; SPI_MASTER_ADC:ADC0_instant|data_in_final[4]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.000      ; 0.395      ;
; 0.243  ; SPI_MASTER_ADC:ADC0_instant|data_in[10]  ; SPI_MASTER_ADC:ADC0_instant|data_in[11]       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.000      ; 0.395      ;
; 0.244  ; SPI_MASTER_ADC:ADC0_instant|data_in[7]   ; SPI_MASTER_ADC:ADC0_instant|data_in[8]        ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.000      ; 0.396      ;
; 0.244  ; SPI_MASTER_ADC:ADC0_instant|data_in[9]   ; SPI_MASTER_ADC:ADC0_instant|data_in_final[9]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.000      ; 0.396      ;
; 0.244  ; SPI_MASTER_ADC:ADC0_instant|data_in[11]  ; SPI_MASTER_ADC:ADC0_instant|data_in[12]       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.000      ; 0.396      ;
; 0.244  ; SPI_MASTER_ADC:ADC0_instant|data_in[13]  ; SPI_MASTER_ADC:ADC0_instant|data_in[14]       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.000      ; 0.396      ;
; 0.245  ; SPI_MASTER_ADC:ADC0_instant|CSbar        ; SPI_MASTER_ADC:ADC0_instant|data_out[0]       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.000      ; 0.397      ;
; 0.247  ; SPI_MASTER_ADC:ADC0_instant|data_in[0]   ; SPI_MASTER_ADC:ADC0_instant|data_in[1]        ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.000      ; 0.399      ;
; 0.305  ; SPI_MASTER_ADC:ADC0_instant|icounter[4]  ; SPI_MASTER_ADC:ADC0_instant|data_out[0]       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.000      ; 0.457      ;
; 0.315  ; SPI_MASTER_ADC:ADC0_instant|data_in[5]   ; SPI_MASTER_ADC:ADC0_instant|data_in[6]        ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.000      ; 0.467      ;
; 0.315  ; SPI_MASTER_ADC:ADC0_instant|data_out[1]  ; SPI_MASTER_ADC:ADC0_instant|data_out[2]       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.000      ; 0.467      ;
; 0.320  ; SPI_MASTER_ADC:ADC0_instant|data_in[3]   ; SPI_MASTER_ADC:ADC0_instant|data_in[4]        ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.000      ; 0.472      ;
; 0.361  ; SPI_MASTER_ADC:ADC0_instant|data_out[5]  ; SPI_MASTER_ADC:ADC0_instant|data_out[6]       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.000      ; 0.513      ;
; 0.363  ; SPI_MASTER_ADC:ADC0_instant|data_out[10] ; SPI_MASTER_ADC:ADC0_instant|data_out[11]      ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.000      ; 0.515      ;
; 0.364  ; SPI_MASTER_ADC:ADC0_instant|data_out[4]  ; SPI_MASTER_ADC:ADC0_instant|data_out[5]       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.000      ; 0.516      ;
; 0.364  ; SPI_MASTER_ADC:ADC0_instant|data_out[7]  ; SPI_MASTER_ADC:ADC0_instant|data_out[8]       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.000      ; 0.516      ;
; 0.364  ; SPI_MASTER_ADC:ADC0_instant|data_out[14] ; SPI_MASTER_ADC:ADC0_instant|data_out[15]      ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.000      ; 0.516      ;
; 0.365  ; SPI_MASTER_ADC:ADC0_instant|data_out[3]  ; SPI_MASTER_ADC:ADC0_instant|data_out[4]       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.000      ; 0.517      ;
; 0.365  ; SPI_MASTER_ADC:ADC0_instant|data_out[6]  ; SPI_MASTER_ADC:ADC0_instant|data_out[7]       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.000      ; 0.517      ;
; 0.366  ; SPI_MASTER_ADC:ADC0_instant|data_in[2]   ; SPI_MASTER_ADC:ADC0_instant|data_in[3]        ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.000      ; 0.518      ;
; 0.366  ; SPI_MASTER_ADC:ADC0_instant|data_in[6]   ; SPI_MASTER_ADC:ADC0_instant|data_in[7]        ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.000      ; 0.518      ;
; 0.366  ; SPI_MASTER_ADC:ADC0_instant|data_out[8]  ; SPI_MASTER_ADC:ADC0_instant|data_out[9]       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.000      ; 0.518      ;
; 0.367  ; SPI_MASTER_ADC:ADC0_instant|data_out[2]  ; SPI_MASTER_ADC:ADC0_instant|data_out[3]       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.000      ; 0.519      ;
; 0.374  ; SPI_MASTER_ADC:ADC0_instant|icounter[5]  ; SPI_MASTER_ADC:ADC0_instant|data_out[0]       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.000      ; 0.526      ;
; 0.375  ; SPI_MASTER_ADC:ADC0_instant|data_in[12]  ; SPI_MASTER_ADC:ADC0_instant|data_in[13]       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.000      ; 0.527      ;
; 0.387  ; SPI_MASTER_ADC:ADC0_instant|data_out[9]  ; SPI_MASTER_ADC:ADC0_instant|data_out[10]      ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.000      ; 0.539      ;
; 0.403  ; SPI_MASTER_ADC:ADC0_instant|icounter[5]  ; SPI_MASTER_ADC:ADC0_instant|data_out[5]       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.001      ; 0.556      ;
; 0.412  ; SPI_MASTER_ADC:ADC0_instant|CSbar        ; SPI_MASTER_ADC:ADC0_instant|icounter[3]       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.000      ; 0.564      ;
; 0.416  ; SPI_MASTER_ADC:ADC0_instant|CSbar        ; SPI_MASTER_ADC:ADC0_instant|icounter[1]       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.000      ; 0.568      ;
; 0.418  ; SPI_MASTER_ADC:ADC0_instant|CSbar        ; SPI_MASTER_ADC:ADC0_instant|data_in[1]        ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.000      ; 0.570      ;
; 0.436  ; SPI_MASTER_ADC:ADC0_instant|data_out[0]  ; SPI_MASTER_ADC:ADC0_instant|data_out[1]       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.001      ; 0.589      ;
; 0.438  ; SPI_MASTER_ADC:ADC0_instant|data_out[11] ; SPI_MASTER_ADC:ADC0_instant|data_out[12]      ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.000      ; 0.590      ;
; 0.449  ; SPI_MASTER_ADC:ADC0_instant|icounter[5]  ; SPI_MASTER_ADC:ADC0_instant|icounter[4]       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.000      ; 0.601      ;
; 0.452  ; SPI_MASTER_ADC:ADC0_instant|icounter[4]  ; SPI_MASTER_ADC:ADC0_instant|icounter[5]       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.000      ; 0.604      ;
; 0.453  ; SPI_MASTER_ADC:ADC0_instant|data_in[12]  ; SPI_MASTER_ADC:ADC0_instant|data_in_final[12] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.001      ; 0.606      ;
; 0.465  ; SPI_MASTER_ADC:ADC0_instant|data_in[10]  ; SPI_MASTER_ADC:ADC0_instant|data_in_final[10] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; -0.004     ; 0.613      ;
; 0.488  ; SPI_MASTER_ADC:ADC0_instant|data_in[6]   ; SPI_MASTER_ADC:ADC0_instant|data_in_final[6]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; -0.024     ; 0.616      ;
; 0.490  ; SPI_MASTER_ADC:ADC0_instant|CSbar        ; SPI_MASTER_ADC:ADC0_instant|icounter[0]       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.000      ; 0.642      ;
; 0.490  ; SPI_MASTER_ADC:ADC0_instant|data_in[7]   ; SPI_MASTER_ADC:ADC0_instant|data_in_final[7]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; -0.024     ; 0.618      ;
; 0.491  ; SPI_MASTER_ADC:ADC0_instant|icounter[5]  ; SPI_MASTER_ADC:ADC0_instant|FIN               ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.007      ; 0.650      ;
; 0.492  ; SPI_MASTER_ADC:ADC0_instant|CSbar        ; SPI_MASTER_ADC:ADC0_instant|data_in[0]        ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.000      ; 0.644      ;
; 0.494  ; SPI_MASTER_ADC:ADC0_instant|CSbar        ; SPI_MASTER_ADC:ADC0_instant|icounter[2]       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.000      ; 0.646      ;
; 0.522  ; SPI_MASTER_ADC:ADC0_instant|data_in[0]   ; SPI_MASTER_ADC:ADC0_instant|data_in_final[0]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; -0.008     ; 0.666      ;
; 0.525  ; SPI_MASTER_ADC:ADC0_instant|data_in[3]   ; SPI_MASTER_ADC:ADC0_instant|data_in_final[3]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; -0.009     ; 0.668      ;
; 0.528  ; SPI_MASTER_ADC:ADC0_instant|data_in[14]  ; SPI_MASTER_ADC:ADC0_instant|data_in_final[14] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; -0.010     ; 0.670      ;
; 0.529  ; SPI_MASTER_ADC:ADC0_instant|icounter[5]  ; SPI_MASTER_ADC:ADC0_instant|data_out[13]      ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.001      ; 0.682      ;
; 0.531  ; SPI_MASTER_ADC:ADC0_instant|icounter[3]  ; SPI_MASTER_ADC:ADC0_instant|icounter[3]       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.000      ; 0.683      ;
; 0.532  ; SPI_MASTER_ADC:ADC0_instant|icounter[5]  ; SPI_MASTER_ADC:ADC0_instant|data_out[12]      ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.001      ; 0.685      ;
; 0.534  ; SPI_MASTER_ADC:ADC0_instant|icounter[5]  ; SPI_MASTER_ADC:ADC0_instant|data_out[14]      ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.001      ; 0.687      ;
; 0.536  ; SPI_MASTER_ADC:ADC0_instant|icounter[5]  ; SPI_MASTER_ADC:ADC0_instant|data_out[6]       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.001      ; 0.689      ;
; 0.536  ; SPI_MASTER_ADC:ADC0_instant|icounter[5]  ; SPI_MASTER_ADC:ADC0_instant|data_out[11]      ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.001      ; 0.689      ;
; 0.536  ; SPI_MASTER_ADC:ADC0_instant|icounter[5]  ; SPI_MASTER_ADC:ADC0_instant|data_out[4]       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.001      ; 0.689      ;
; 0.536  ; SPI_MASTER_ADC:ADC0_instant|icounter[1]  ; SPI_MASTER_ADC:ADC0_instant|icounter[1]       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.000      ; 0.688      ;
; 0.539  ; SPI_MASTER_ADC:ADC0_instant|icounter[5]  ; SPI_MASTER_ADC:ADC0_instant|data_out[7]       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.001      ; 0.692      ;
; 0.539  ; SPI_MASTER_ADC:ADC0_instant|icounter[5]  ; SPI_MASTER_ADC:ADC0_instant|data_out[9]       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.001      ; 0.692      ;
; 0.539  ; SPI_MASTER_ADC:ADC0_instant|icounter[5]  ; SPI_MASTER_ADC:ADC0_instant|data_out[3]       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.001      ; 0.692      ;
; 0.539  ; SPI_MASTER_ADC:ADC0_instant|icounter[5]  ; SPI_MASTER_ADC:ADC0_instant|data_out[10]      ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.001      ; 0.692      ;
; 0.541  ; SPI_MASTER_ADC:ADC0_instant|icounter[5]  ; SPI_MASTER_ADC:ADC0_instant|data_out[8]       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.001      ; 0.694      ;
; 0.543  ; SPI_MASTER_ADC:ADC0_instant|icounter[5]  ; SPI_MASTER_ADC:ADC0_instant|data_out[2]       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.001      ; 0.696      ;
; 0.543  ; SPI_MASTER_ADC:ADC0_instant|icounter[5]  ; SPI_MASTER_ADC:ADC0_instant|data_out[15]      ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.001      ; 0.696      ;
; 0.544  ; SPI_MASTER_ADC:ADC0_instant|icounter[5]  ; SPI_MASTER_ADC:ADC0_instant|data_out[1]       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.001      ; 0.697      ;
; 0.549  ; SPI_MASTER_ADC:ADC0_instant|CSbar        ; SPI_MASTER_ADC:ADC0_instant|icounter[5]       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.000      ; 0.701      ;
; 0.549  ; SPI_MASTER_ADC:ADC0_instant|CSbar        ; SPI_MASTER_ADC:ADC0_instant|icounter[4]       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.000      ; 0.701      ;
; 0.561  ; SPI_MASTER_ADC:ADC0_instant|icounter[4]  ; SPI_MASTER_ADC:ADC0_instant|FIN               ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.007      ; 0.720      ;
; 0.594  ; SPI_MASTER_ADC:ADC0_instant|data_in[8]   ; SPI_MASTER_ADC:ADC0_instant|data_in[9]        ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.020      ; 0.766      ;
; 0.605  ; SPI_MASTER_ADC:ADC0_instant|icounter[0]  ; SPI_MASTER_ADC:ADC0_instant|icounter[0]       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.000      ; 0.757      ;
; 0.615  ; SPI_MASTER_ADC:ADC0_instant|icounter[2]  ; SPI_MASTER_ADC:ADC0_instant|icounter[2]       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.000      ; 0.767      ;
; 0.624  ; SPI_MASTER_ADC:ADC0_instant|CSbar        ; SPI_MASTER_ADC:ADC0_instant|data_in[13]       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.004      ; 0.780      ;
; 0.627  ; SPI_MASTER_ADC:ADC0_instant|icounter[4]  ; SPI_MASTER_ADC:ADC0_instant|data_out[8]       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.001      ; 0.780      ;
; 0.629  ; SPI_MASTER_ADC:ADC0_instant|icounter[4]  ; SPI_MASTER_ADC:ADC0_instant|data_out[6]       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.001      ; 0.782      ;
; 0.629  ; SPI_MASTER_ADC:ADC0_instant|icounter[4]  ; SPI_MASTER_ADC:ADC0_instant|data_out[15]      ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.001      ; 0.782      ;
; 0.630  ; SPI_MASTER_ADC:ADC0_instant|icounter[4]  ; SPI_MASTER_ADC:ADC0_instant|data_out[2]       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.001      ; 0.783      ;
; 0.630  ; SPI_MASTER_ADC:ADC0_instant|icounter[4]  ; SPI_MASTER_ADC:ADC0_instant|data_out[11]      ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.001      ; 0.783      ;
; 0.630  ; SPI_MASTER_ADC:ADC0_instant|icounter[4]  ; SPI_MASTER_ADC:ADC0_instant|data_out[7]       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.001      ; 0.783      ;
; 0.630  ; SPI_MASTER_ADC:ADC0_instant|icounter[4]  ; SPI_MASTER_ADC:ADC0_instant|data_out[1]       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.001      ; 0.783      ;
; 0.632  ; SPI_MASTER_ADC:ADC0_instant|icounter[4]  ; SPI_MASTER_ADC:ADC0_instant|data_out[4]       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.001      ; 0.785      ;
; 0.634  ; SPI_MASTER_ADC:ADC0_instant|icounter[4]  ; SPI_MASTER_ADC:ADC0_instant|data_out[3]       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.001      ; 0.787      ;
; 0.634  ; SPI_MASTER_ADC:ADC0_instant|icounter[4]  ; SPI_MASTER_ADC:ADC0_instant|data_out[12]      ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.001      ; 0.787      ;
; 0.635  ; SPI_MASTER_ADC:ADC0_instant|icounter[4]  ; SPI_MASTER_ADC:ADC0_instant|data_out[9]       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.001      ; 0.788      ;
; 0.635  ; SPI_MASTER_ADC:ADC0_instant|icounter[4]  ; SPI_MASTER_ADC:ADC0_instant|data_out[10]      ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.001      ; 0.788      ;
; 0.644  ; SPI_MASTER_ADC:ADC0_instant|data_in[5]   ; SPI_MASTER_ADC:ADC0_instant|data_in_final[5]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; -0.046     ; 0.750      ;
; 0.663  ; SPI_MASTER_ADC:ADC0_instant|icounter[0]  ; SPI_MASTER_ADC:ADC0_instant|icounter[1]       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.000      ; 0.815      ;
; 0.669  ; SPI_MASTER_ADC:ADC0_instant|icounter[3]  ; SPI_MASTER_ADC:ADC0_instant|icounter[4]       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.000      ; 0.821      ;
; 0.673  ; SPI_MASTER_ADC:ADC0_instant|data_in[1]   ; SPI_MASTER_ADC:ADC0_instant|data_in_final[1]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; -0.015     ; 0.810      ;
; 0.678  ; SPI_MASTER_ADC:ADC0_instant|CSbar        ; SPI_MASTER_ADC:ADC0_instant|data_out[7]       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.001      ; 0.831      ;
; 0.678  ; SPI_MASTER_ADC:ADC0_instant|CSbar        ; SPI_MASTER_ADC:ADC0_instant|data_out[8]       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.001      ; 0.831      ;
; 0.679  ; SPI_MASTER_ADC:ADC0_instant|data_in[1]   ; SPI_MASTER_ADC:ADC0_instant|data_in[2]        ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; -0.016     ; 0.815      ;
; 0.679  ; SPI_MASTER_ADC:ADC0_instant|icounter[2]  ; SPI_MASTER_ADC:ADC0_instant|icounter[3]       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.000      ; 0.831      ;
; 0.684  ; SPI_MASTER_ADC:ADC0_instant|icounter[4]  ; SPI_MASTER_ADC:ADC0_instant|data_out[5]       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.001      ; 0.837      ;
; 0.702  ; SPI_MASTER_ADC:ADC0_instant|icounter[3]  ; SPI_MASTER_ADC:ADC0_instant|icounter[5]       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.000      ; 0.854      ;
+--------+------------------------------------------+-----------------------------------------------+-----------------------------------------+---------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'CLKPLL_inst|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                            ; To Node                                                                                                                                                                                                  ; Launch Clock                            ; Latch Clock                             ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+
; -0.051 ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1]                                                                                                              ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1]                                                                                                                                                                  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.125      ; 0.367      ;
; -0.051 ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1]                                                                                                              ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1]                                                                                                                                                                  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.125      ; 0.367      ;
; -0.051 ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]                                                                                                                ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]                                                                                                                                                                    ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.125      ; 0.367      ;
; -0.051 ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]                                                                                                                ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]                                                                                                                                                                    ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.125      ; 0.367      ;
; 0.215  ; counter_report[0]                                                                                                                                    ; counter_report[0]                                                                                                                                                                                        ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; counter_report[1]                                                                                                                                    ; counter_report[1]                                                                                                                                                                                        ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; counter_wait[16]                                                                                                                                     ; counter_wait[16]                                                                                                                                                                                         ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; MBED_ON                                                                                                                                              ; MBED_ON                                                                                                                                                                                                  ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[0]                                                                                                              ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[0]                                                                                                                                                                  ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; ADC_OFF                                                                                                                                              ; ADC_OFF                                                                                                                                                                                                  ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|b_full                          ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|b_full                                                                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|b_non_empty                     ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|b_non_empty                                                                         ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.238  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[13] ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[13]                                                     ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.390      ;
; 0.242  ; FIFO_FULL_PREV                                                                                                                                       ; ADC_OFF                                                                                                                                                                                                  ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.394      ;
; 0.243  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[13]                              ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[13]                                                                                  ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.395      ;
; 0.245  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[13]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[13]                                                                            ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.397      ;
; 0.246  ; MBED_CLK_PREV                                                                                                                                        ; MBED_CLK_EDGE                                                                                                                                                                                            ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.398      ;
; 0.250  ; MBED_CLK[7]                                                                                                                                          ; MBED_CLK[7]                                                                                                                                                                                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.402      ;
; 0.251  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|b_full                          ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|b_non_empty                                                                         ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.403      ;
; 0.255  ; counter_report[0]                                                                                                                                    ; counter_report[1]                                                                                                                                                                                        ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.407      ;
; 0.256  ; MBED_CLK[7]                                                                                                                                          ; MBED_CLK_PREV                                                                                                                                                                                            ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.408      ;
; 0.309  ; counter_report[1]                                                                                                                                    ; MBED_ALLOWED                                                                                                                                                                                             ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.461      ;
; 0.356  ; MBED_CLK[0]                                                                                                                                          ; MBED_CLK[0]                                                                                                                                                                                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.508      ;
; 0.356  ; MBED_CLK[3]                                                                                                                                          ; MBED_CLK[3]                                                                                                                                                                                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.508      ;
; 0.356  ; WR_PREV                                                                                                                                              ; WR_EDGE                                                                                                                                                                                                  ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.508      ;
; 0.357  ; counter_wait[8]                                                                                                                                      ; counter_wait[8]                                                                                                                                                                                          ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.509      ;
; 0.358  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[9]  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[9]                                                      ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.510      ;
; 0.358  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[11] ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[11]                                                     ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.510      ;
; 0.358  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[7]                               ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[7]                                                                                   ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.510      ;
; 0.358  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[9]                               ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[9]                                                                                   ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.510      ;
; 0.358  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[7]                         ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[7]                                                                             ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.510      ;
; 0.358  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[9]                         ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[9]                                                                             ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.510      ;
; 0.359  ; counter_wait[1]                                                                                                                                      ; counter_wait[1]                                                                                                                                                                                          ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.511      ;
; 0.359  ; counter_wait[9]                                                                                                                                      ; counter_wait[9]                                                                                                                                                                                          ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.511      ;
; 0.360  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[0]                               ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[0]                                                                                   ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.512      ;
; 0.360  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[0]                         ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[0]                                                                             ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.512      ;
; 0.361  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[7]  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[7]                                                      ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.513      ;
; 0.361  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[2]                               ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[2]                                                                                   ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.513      ;
; 0.361  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[5]                               ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[5]                                                                                   ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.513      ;
; 0.361  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[11]                              ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[11]                                                                                  ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.513      ;
; 0.361  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[12]                              ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[12]                                                                                  ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.513      ;
; 0.361  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[2]                         ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[2]                                                                             ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.513      ;
; 0.361  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[5]                         ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[5]                                                                             ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.513      ;
; 0.362  ; MBED_CLK[5]                                                                                                                                          ; MBED_CLK[5]                                                                                                                                                                                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.514      ;
; 0.363  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[11]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[11]                                                                            ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.515      ;
; 0.363  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[12]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[12]                                                                            ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.515      ;
; 0.365  ; counter_wait[15]                                                                                                                                     ; counter_wait[15]                                                                                                                                                                                         ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.517      ;
; 0.366  ; counter_wait[12]                                                                                                                                     ; counter_wait[12]                                                                                                                                                                                         ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.518      ;
; 0.367  ; MBED_CLK[1]                                                                                                                                          ; MBED_CLK[1]                                                                                                                                                                                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.519      ;
; 0.367  ; MBED_CLK[2]                                                                                                                                          ; MBED_CLK[2]                                                                                                                                                                                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.519      ;
; 0.367  ; MBED_CLK[4]                                                                                                                                          ; MBED_CLK[4]                                                                                                                                                                                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.519      ;
; 0.367  ; MBED_CLK[6]                                                                                                                                          ; MBED_CLK[6]                                                                                                                                                                                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.519      ;
; 0.368  ; counter_report[0]                                                                                                                                    ; MBED_ALLOWED                                                                                                                                                                                             ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.520      ;
; 0.370  ; ADC_OFF                                                                                                                                              ; WR_EDGE                                                                                                                                                                                                  ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.522      ;
; 0.371  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[1]                               ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[1]                                                                                   ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.523      ;
; 0.371  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[6]                               ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[6]                                                                                   ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.523      ;
; 0.371  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[8]                               ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[8]                                                                                   ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.523      ;
; 0.371  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[1]                         ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[1]                                                                             ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.523      ;
; 0.372  ; counter_wait[2]                                                                                                                                      ; counter_wait[2]                                                                                                                                                                                          ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.524      ;
; 0.372  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[3]                               ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[3]                                                                                   ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.524      ;
; 0.372  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[4]                               ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[4]                                                                                   ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.524      ;
; 0.372  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[10]                              ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[10]                                                                                  ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.524      ;
; 0.372  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[3]                         ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[3]                                                                             ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.524      ;
; 0.372  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[4]                         ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[4]                                                                             ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.524      ;
; 0.373  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[6]                         ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[6]                                                                             ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.525      ;
; 0.374  ; MBED_FIN_PREV                                                                                                                                        ; MBED_FIN_EDGE                                                                                                                                                                                            ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.526      ;
; 0.374  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[8]                         ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[8]                                                                             ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.526      ;
; 0.374  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[10]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[10]                                                                            ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.526      ;
; 0.375  ; counter_wait[16]                                                                                                                                     ; counter_wait[10]                                                                                                                                                                                         ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.527      ;
; 0.375  ; counter_wait[11]                                                                                                                                     ; counter_wait[11]                                                                                                                                                                                         ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.527      ;
; 0.376  ; counter_wait[14]                                                                                                                                     ; counter_wait[14]                                                                                                                                                                                         ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.528      ;
; 0.377  ; counter_report[1]                                                                                                                                    ; counter_report[0]                                                                                                                                                                                        ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.529      ;
; 0.378  ; counter_wait[16]                                                                                                                                     ; counter_wait[13]                                                                                                                                                                                         ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.530      ;
; 0.378  ; MBED_CLK[7]                                                                                                                                          ; MBED_CLK_EDGE                                                                                                                                                                                            ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.530      ;
; 0.381  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[3]  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[3]                                                      ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.533      ;
; 0.381  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[6]  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[6]                                                      ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.533      ;
; 0.382  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[5]  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[5]                                                      ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.534      ;
; 0.434  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[13]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[1]                 ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.586      ;
; 0.436  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[8]  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[8]                                                      ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.588      ;
; 0.440  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[12] ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[12]                                                     ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.592      ;
; 0.445  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[8]                               ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a17~portb_address_reg8 ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.047      ; 0.630      ;
; 0.447  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[0]  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[0]                                                      ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.599      ;
; 0.455  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[4]  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[4]                                                      ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.607      ;
; 0.456  ; MBED_FIN_EDGE                                                                                                                                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|b_full                                                                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.002     ; 0.606      ;
; 0.458  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[2]  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[2]                                                      ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.610      ;
; 0.460  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[10] ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[10]                                                     ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.612      ;
; 0.468  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[12]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[0]                 ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.620      ;
; 0.476  ; counter_wait[16]                                                                                                                                     ; MBED_ALLOWED                                                                                                                                                                                             ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.004     ; 0.624      ;
; 0.477  ; RST                                                                                                                                                  ; WR_EDGE                                                                                                                                                                                                  ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.629      ;
; 0.494  ; MBED_CLK[0]                                                                                                                                          ; MBED_CLK[1]                                                                                                                                                                                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.646      ;
; 0.495  ; counter_wait[8]                                                                                                                                      ; counter_wait[9]                                                                                                                                                                                          ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.647      ;
; 0.496  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[7]                               ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[8]                                                                                   ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.648      ;
; 0.496  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[9]                               ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[10]                                                                                  ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.648      ;
; 0.496  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[7]                         ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[8]                                                                             ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.648      ;
; 0.496  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[9]                         ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[10]                                                                            ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.648      ;
; 0.496  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[11] ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[12]                                                     ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.648      ;
; 0.496  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[9]  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[10]                                                     ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.648      ;
; 0.497  ; counter_wait[1]                                                                                                                                      ; counter_wait[2]                                                                                                                                                                                          ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.649      ;
; 0.498  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[0]                               ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[1]                                                                                   ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.650      ;
; 0.498  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[0]                         ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[1]                                                                             ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.650      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'CLKPLL_inst|altpll_component|pll|clk[1]'                                                                                                          ;
+-------+------------------+-------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+
; Slack ; From Node        ; To Node     ; Launch Clock                            ; Latch Clock                             ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------+-------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+
; 0.085 ; usonic[9]        ; usonic[9]   ; usonic[9]                               ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.096      ; 0.474      ;
; 0.085 ; usonic[9]        ; usonic[9]   ; usonic[9]                               ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.096      ; 0.474      ;
; 0.206 ; usonic[9]        ; usonicpulse ; usonic[9]                               ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.096      ; 0.595      ;
; 0.206 ; usonic[9]        ; usonicpulse ; usonic[9]                               ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.096      ; 0.595      ;
; 0.215 ; usonic[0]        ; usonic[0]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.354 ; usonic[8]        ; usonic[8]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.506      ;
; 0.359 ; usonic[3]        ; usonic[3]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.511      ;
; 0.359 ; usonic[6]        ; usonic[6]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.511      ;
; 0.361 ; usonic[1]        ; usonic[1]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.513      ;
; 0.366 ; usonic[7]        ; usonic[7]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.518      ;
; 0.369 ; usonic[2]        ; usonic[2]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.521      ;
; 0.370 ; usonic[4]        ; usonic[4]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.522      ;
; 0.370 ; usonic[5]        ; usonic[5]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.522      ;
; 0.370 ; usonic[0]        ; usonic[1]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.522      ;
; 0.492 ; usonic[8]        ; usonic[9]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.644      ;
; 0.496 ; usonic[1]        ; usonic[2]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.648      ;
; 0.497 ; usonic[3]        ; usonic[4]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.649      ;
; 0.506 ; usonic[7]        ; usonic[8]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.658      ;
; 0.509 ; usonic[2]        ; usonic[3]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.661      ;
; 0.510 ; usonic[5]        ; usonic[6]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.662      ;
; 0.510 ; usonic[4]        ; usonic[5]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.662      ;
; 0.510 ; usonic[0]        ; usonic[2]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.662      ;
; 0.531 ; usonic[1]        ; usonic[3]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.683      ;
; 0.532 ; usonic[3]        ; usonic[5]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.684      ;
; 0.541 ; usonic[7]        ; usonic[9]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.693      ;
; 0.544 ; usonic[2]        ; usonic[4]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.696      ;
; 0.545 ; usonic[4]        ; usonic[6]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.697      ;
; 0.545 ; usonic[0]        ; usonic[3]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.697      ;
; 0.552 ; usonic[6]        ; usonic[7]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.704      ;
; 0.566 ; usonic[1]        ; usonic[4]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.718      ;
; 0.567 ; usonic[3]        ; usonic[6]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.719      ;
; 0.579 ; usonic[2]        ; usonic[5]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.580 ; usonic[0]        ; usonic[4]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.732      ;
; 0.587 ; usonic[6]        ; usonic[8]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.739      ;
; 0.601 ; usonic[1]        ; usonic[5]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.753      ;
; 0.604 ; usonic[5]        ; usonic[7]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.756      ;
; 0.614 ; usonic[2]        ; usonic[6]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.766      ;
; 0.615 ; usonic[0]        ; usonic[5]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.767      ;
; 0.622 ; usonic[6]        ; usonic[9]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.774      ;
; 0.636 ; usonic[1]        ; usonic[6]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.788      ;
; 0.639 ; usonic[5]        ; usonic[8]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.791      ;
; 0.639 ; usonic[4]        ; usonic[7]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.791      ;
; 0.650 ; usonic[0]        ; usonic[6]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.802      ;
; 0.661 ; usonic[3]        ; usonic[7]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.813      ;
; 0.674 ; usonic[5]        ; usonic[9]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.826      ;
; 0.674 ; usonic[4]        ; usonic[8]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.826      ;
; 0.696 ; usonic[3]        ; usonic[8]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.848      ;
; 0.708 ; usonic[2]        ; usonic[7]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.860      ;
; 0.709 ; usonic[4]        ; usonic[9]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.861      ;
; 0.730 ; usonic[1]        ; usonic[7]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.882      ;
; 0.731 ; usonic[3]        ; usonic[9]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.883      ;
; 0.743 ; usonic[2]        ; usonic[8]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.895      ;
; 0.744 ; usonic[0]        ; usonic[7]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.896      ;
; 0.765 ; usonic[1]        ; usonic[8]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.917      ;
; 0.778 ; usonic[2]        ; usonic[9]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.930      ;
; 0.779 ; usonic[0]        ; usonic[8]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.931      ;
; 0.800 ; usonic[1]        ; usonic[9]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.952      ;
; 0.814 ; usonic[0]        ; usonic[9]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.966      ;
; 2.304 ; counter_burst[5] ; usonicpulse ; usonic[9]                               ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; -1.928     ; 0.528      ;
; 2.341 ; counter_burst[8] ; usonicpulse ; usonic[9]                               ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; -1.928     ; 0.565      ;
; 2.376 ; counter_burst[9] ; usonicpulse ; usonic[9]                               ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; -1.928     ; 0.600      ;
; 2.397 ; counter_burst[6] ; usonicpulse ; usonic[9]                               ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; -1.928     ; 0.621      ;
; 2.464 ; counter_burst[7] ; usonicpulse ; usonic[9]                               ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; -1.928     ; 0.688      ;
+-------+------------------+-------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'SPI_MASTER_ADC:ADC0_instant|CLK_16[1]'                                                                                        ;
+--------+--------------+----------------+------------------+---------------------------------------+------------+-----------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                 ; Clock Edge ; Target                                        ;
+--------+--------------+----------------+------------------+---------------------------------------+------------+-----------------------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|CSbar             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|CSbar             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|FIN               ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|FIN               ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in[0]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in[0]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in[10]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in[10]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in[11]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in[11]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in[12]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in[12]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in[13]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in[13]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in[14]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in[14]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in[1]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in[1]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in[2]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in[2]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in[3]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in[3]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in[4]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in[4]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in[5]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in[5]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in[6]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in[6]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in[7]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in[7]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in[8]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in[8]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in[9]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in[9]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in_final[0]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in_final[0]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in_final[10] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in_final[10] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in_final[11] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in_final[11] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in_final[12] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in_final[12] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in_final[13] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in_final[13] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in_final[14] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in_final[14] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in_final[1]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in_final[1]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in_final[2]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in_final[2]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in_final[3]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in_final[3]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in_final[4]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in_final[4]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in_final[5]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in_final[5]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in_final[6]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in_final[6]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in_final[7]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in_final[7]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in_final[8]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in_final[8]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in_final[9]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in_final[9]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_out[0]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_out[0]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_out[10]      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_out[10]      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_out[11]      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_out[11]      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_out[12]      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_out[12]      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_out[13]      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_out[13]      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_out[14]      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_out[14]      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_out[15]      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_out[15]      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_out[1]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_out[1]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_out[2]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_out[2]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_out[3]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_out[3]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_out[4]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_out[4]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_out[5]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_out[5]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_out[6]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_out[6]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_out[7]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_out[7]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_out[8]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_out[8]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_out[9]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_out[9]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|icounter[0]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|icounter[0]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|icounter[1]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|icounter[1]       ;
+--------+--------------+----------------+------------------+---------------------------------------+------------+-----------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1]'                                                                                     ;
+--------+--------------+----------------+------------------+-----------------------------------------+------------+--------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                   ; Clock Edge ; Target                                     ;
+--------+--------------+----------------+------------------+-----------------------------------------+------------+--------------------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|CSbar           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|CSbar           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|FIN             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|FIN             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|MOSI            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|MOSI            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[0]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[0]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[10]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[10]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[11]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[11]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[12]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[12]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[13]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[13]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[14]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[14]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[15]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[15]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[1]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[1]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[2]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[2]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[3]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[3]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[4]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[4]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[5]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[5]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[6]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[6]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[7]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[7]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[8]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[8]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[9]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[9]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|icounter[0]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|icounter[0]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|icounter[1]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|icounter[1]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|icounter[2]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|icounter[2]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|icounter[3]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|icounter[3]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|icounter[4]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|icounter[4]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|icounter[5]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|icounter[5]     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|CSbar|clk                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|CSbar|clk                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|FIN|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|FIN|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|MOSI|clk                      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|MOSI|clk                      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|SPI_CLK_8[1]|regout           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|SPI_CLK_8[1]|regout           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|SPI_CLK_8[1]~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|SPI_CLK_8[1]~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|SPI_CLK_8[1]~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|SPI_CLK_8[1]~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|data_out[0]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|data_out[0]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|data_out[10]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|data_out[10]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|data_out[11]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|data_out[11]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|data_out[12]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|data_out[12]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|data_out[13]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|data_out[13]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|data_out[14]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|data_out[14]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|data_out[15]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|data_out[15]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|data_out[1]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|data_out[1]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|data_out[2]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|data_out[2]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|data_out[3]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|data_out[3]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|data_out[4]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|data_out[4]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|data_out[5]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|data_out[5]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|data_out[6]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|data_out[6]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|data_out[7]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|data_out[7]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|data_out[8]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|data_out[8]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|data_out[9]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|data_out[9]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|icounter[0]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|icounter[0]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|icounter[1]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|icounter[1]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|icounter[2]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|icounter[2]|clk               ;
+--------+--------------+----------------+------------------+-----------------------------------------+------------+--------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'usonic[9]'                                                                     ;
+--------+--------------+----------------+------------------+-----------+------------+----------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock     ; Clock Edge ; Target                     ;
+--------+--------------+----------------+------------------+-----------+------------+----------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; usonic[9] ; Rise       ; counter_burst[0]           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; usonic[9] ; Rise       ; counter_burst[0]           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; usonic[9] ; Rise       ; counter_burst[1]           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; usonic[9] ; Rise       ; counter_burst[1]           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; usonic[9] ; Rise       ; counter_burst[2]           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; usonic[9] ; Rise       ; counter_burst[2]           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; usonic[9] ; Rise       ; counter_burst[3]           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; usonic[9] ; Rise       ; counter_burst[3]           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; usonic[9] ; Rise       ; counter_burst[4]           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; usonic[9] ; Rise       ; counter_burst[4]           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; usonic[9] ; Rise       ; counter_burst[5]           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; usonic[9] ; Rise       ; counter_burst[5]           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; usonic[9] ; Rise       ; counter_burst[6]           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; usonic[9] ; Rise       ; counter_burst[6]           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; usonic[9] ; Rise       ; counter_burst[7]           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; usonic[9] ; Rise       ; counter_burst[7]           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; usonic[9] ; Rise       ; counter_burst[8]           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; usonic[9] ; Rise       ; counter_burst[8]           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; usonic[9] ; Rise       ; counter_burst[9]           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; usonic[9] ; Rise       ; counter_burst[9]           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; usonic[9] ; Rise       ; counter_burst[0]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; usonic[9] ; Rise       ; counter_burst[0]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; usonic[9] ; Rise       ; counter_burst[1]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; usonic[9] ; Rise       ; counter_burst[1]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; usonic[9] ; Rise       ; counter_burst[2]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; usonic[9] ; Rise       ; counter_burst[2]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; usonic[9] ; Rise       ; counter_burst[3]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; usonic[9] ; Rise       ; counter_burst[3]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; usonic[9] ; Rise       ; counter_burst[4]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; usonic[9] ; Rise       ; counter_burst[4]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; usonic[9] ; Rise       ; counter_burst[5]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; usonic[9] ; Rise       ; counter_burst[5]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; usonic[9] ; Rise       ; counter_burst[6]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; usonic[9] ; Rise       ; counter_burst[6]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; usonic[9] ; Rise       ; counter_burst[7]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; usonic[9] ; Rise       ; counter_burst[7]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; usonic[9] ; Rise       ; counter_burst[8]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; usonic[9] ; Rise       ; counter_burst[8]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; usonic[9] ; Rise       ; counter_burst[9]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; usonic[9] ; Rise       ; counter_burst[9]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; usonic[9] ; Rise       ; usonic[9]|regout           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; usonic[9] ; Rise       ; usonic[9]|regout           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; usonic[9] ; Rise       ; usonic[9]~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; usonic[9] ; Rise       ; usonic[9]~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; usonic[9] ; Rise       ; usonic[9]~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; usonic[9] ; Rise       ; usonic[9]~clkctrl|outclk   ;
+--------+--------------+----------------+------------------+-----------+------------+----------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'CLKPLL_inst|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                   ;
+-------+--------------+----------------+------------------+-----------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                   ; Clock Edge ; Target                                                                                                                                                                                                    ;
+-------+--------------+----------------+------------------+-----------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~porta_address_reg0   ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~porta_address_reg1   ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~porta_address_reg10  ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~porta_address_reg11  ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~porta_address_reg2   ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~porta_address_reg3   ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~porta_address_reg4   ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~porta_address_reg5   ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~porta_address_reg6   ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~porta_address_reg7   ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~porta_address_reg8   ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~porta_address_reg9   ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_address_reg0   ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_address_reg1   ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_address_reg10  ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_address_reg11  ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_address_reg2   ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_address_reg3   ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_address_reg4   ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_address_reg5   ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_address_reg6   ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_address_reg7   ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_address_reg8   ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_address_reg9   ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_datain_reg0    ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_memory_reg0    ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_we_reg         ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~porta_address_reg0  ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~porta_address_reg1  ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~porta_address_reg10 ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~porta_address_reg11 ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~porta_address_reg2  ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~porta_address_reg3  ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~porta_address_reg4  ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~porta_address_reg5  ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~porta_address_reg6  ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~porta_address_reg7  ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~porta_address_reg8  ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~porta_address_reg9  ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~portb_address_reg0  ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~portb_address_reg1  ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~portb_address_reg10 ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~portb_address_reg11 ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~portb_address_reg2  ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~portb_address_reg3  ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~portb_address_reg4  ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~portb_address_reg5  ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~portb_address_reg6  ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~portb_address_reg7  ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~portb_address_reg8  ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~portb_address_reg9  ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~portb_datain_reg0   ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~portb_memory_reg0   ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~portb_we_reg        ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a11~porta_address_reg0  ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a11~porta_address_reg1  ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a11~porta_address_reg10 ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a11~porta_address_reg11 ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a11~porta_address_reg2  ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a11~porta_address_reg3  ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a11~porta_address_reg4  ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a11~porta_address_reg5  ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a11~porta_address_reg6  ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a11~porta_address_reg7  ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a11~porta_address_reg8  ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a11~porta_address_reg9  ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a11~portb_address_reg0  ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a11~portb_address_reg1  ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a11~portb_address_reg10 ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a11~portb_address_reg11 ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a11~portb_address_reg2  ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a11~portb_address_reg3  ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a11~portb_address_reg4  ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a11~portb_address_reg5  ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a11~portb_address_reg6  ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a11~portb_address_reg7  ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a11~portb_address_reg8  ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a11~portb_address_reg9  ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a11~portb_datain_reg0   ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a11~portb_memory_reg0   ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a11~portb_we_reg        ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a12~porta_address_reg0  ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a12~porta_address_reg1  ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a12~porta_address_reg10 ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a12~porta_address_reg11 ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a12~porta_address_reg2  ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a12~porta_address_reg3  ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a12~porta_address_reg4  ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a12~porta_address_reg5  ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a12~porta_address_reg6  ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a12~porta_address_reg7  ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a12~porta_address_reg8  ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a12~porta_address_reg9  ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a12~portb_address_reg0  ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a12~portb_address_reg1  ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a12~portb_address_reg10 ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a12~portb_address_reg11 ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a12~portb_address_reg2  ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a12~portb_address_reg3  ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a12~portb_address_reg4  ;
+-------+--------------+----------------+------------------+-----------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'iCLK_50'                                                                                    ;
+--------+--------------+----------------+------------------+---------+------------+-------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target                                    ;
+--------+--------------+----------------+------------------+---------+------------+-------------------------------------------+
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; iCLK_50 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]   ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; iCLK_50 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]   ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; iCLK_50 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[1]   ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; iCLK_50 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[1]   ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; iCLK_50 ; Rise       ; CLKPLL_inst|altpll_component|pll|inclk[0] ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; iCLK_50 ; Rise       ; CLKPLL_inst|altpll_component|pll|inclk[0] ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; iCLK_50 ; Rise       ; iCLK_50|combout                           ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; iCLK_50 ; Rise       ; iCLK_50|combout                           ;
; 17.620 ; 20.000       ; 2.380          ; Port Rate        ; iCLK_50 ; Rise       ; iCLK_50                                   ;
+--------+--------------+----------------+------------------+---------+------------+-------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'CLKPLL_inst|altpll_component|pll|clk[1]'                                                                                              ;
+--------+--------------+----------------+------------------+-----------------------------------------+------------+-----------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                   ; Clock Edge ; Target                                              ;
+--------+--------------+----------------+------------------+-----------------------------------------+------------+-----------------------------------------------------+
; 11.142 ; 12.142       ; 1.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[1] ; Rise       ; usonic[0]                                           ;
; 11.142 ; 12.142       ; 1.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[1] ; Rise       ; usonic[1]                                           ;
; 11.142 ; 12.142       ; 1.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[1] ; Rise       ; usonic[2]                                           ;
; 11.142 ; 12.142       ; 1.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[1] ; Rise       ; usonic[3]                                           ;
; 11.142 ; 12.142       ; 1.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[1] ; Rise       ; usonic[4]                                           ;
; 11.142 ; 12.142       ; 1.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[1] ; Rise       ; usonic[5]                                           ;
; 11.142 ; 12.142       ; 1.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[1] ; Rise       ; usonic[6]                                           ;
; 11.142 ; 12.142       ; 1.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[1] ; Rise       ; usonic[7]                                           ;
; 11.142 ; 12.142       ; 1.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[1] ; Rise       ; usonic[8]                                           ;
; 11.142 ; 12.142       ; 1.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[1] ; Rise       ; usonic[9]                                           ;
; 11.142 ; 12.142       ; 1.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[1] ; Rise       ; usonicpulse                                         ;
; 11.143 ; 12.143       ; 1.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[1] ; Rise       ; usonic[0]                                           ;
; 11.143 ; 12.143       ; 1.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[1] ; Rise       ; usonic[1]                                           ;
; 11.143 ; 12.143       ; 1.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[1] ; Rise       ; usonic[2]                                           ;
; 11.143 ; 12.143       ; 1.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[1] ; Rise       ; usonic[3]                                           ;
; 11.143 ; 12.143       ; 1.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[1] ; Rise       ; usonic[4]                                           ;
; 11.143 ; 12.143       ; 1.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[1] ; Rise       ; usonic[5]                                           ;
; 11.143 ; 12.143       ; 1.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[1] ; Rise       ; usonic[6]                                           ;
; 11.143 ; 12.143       ; 1.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[1] ; Rise       ; usonic[7]                                           ;
; 11.143 ; 12.143       ; 1.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[1] ; Rise       ; usonic[8]                                           ;
; 11.143 ; 12.143       ; 1.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[1] ; Rise       ; usonic[9]                                           ;
; 11.143 ; 12.143       ; 1.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[1] ; Rise       ; usonicpulse                                         ;
; 12.142 ; 12.142       ; 0.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[1] ; Rise       ; CLKPLL_inst|altpll_component|_clk1~clkctrl|inclk[0] ;
; 12.142 ; 12.142       ; 0.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[1] ; Rise       ; CLKPLL_inst|altpll_component|_clk1~clkctrl|outclk   ;
; 12.142 ; 12.142       ; 0.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[1] ; Rise       ; usonic[0]|clk                                       ;
; 12.142 ; 12.142       ; 0.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[1] ; Rise       ; usonic[1]|clk                                       ;
; 12.142 ; 12.142       ; 0.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[1] ; Rise       ; usonic[2]|clk                                       ;
; 12.142 ; 12.142       ; 0.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[1] ; Rise       ; usonic[3]|clk                                       ;
; 12.142 ; 12.142       ; 0.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[1] ; Rise       ; usonic[4]|clk                                       ;
; 12.142 ; 12.142       ; 0.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[1] ; Rise       ; usonic[5]|clk                                       ;
; 12.142 ; 12.142       ; 0.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[1] ; Rise       ; usonic[6]|clk                                       ;
; 12.142 ; 12.142       ; 0.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[1] ; Rise       ; usonic[7]|clk                                       ;
; 12.142 ; 12.142       ; 0.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[1] ; Rise       ; usonic[8]|clk                                       ;
; 12.142 ; 12.142       ; 0.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[1] ; Rise       ; usonic[9]|clk                                       ;
; 12.142 ; 12.142       ; 0.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[1] ; Rise       ; usonicpulse|clk                                     ;
; 12.143 ; 12.143       ; 0.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[1] ; Rise       ; CLKPLL_inst|altpll_component|_clk1~clkctrl|inclk[0] ;
; 12.143 ; 12.143       ; 0.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[1] ; Rise       ; CLKPLL_inst|altpll_component|_clk1~clkctrl|outclk   ;
; 12.143 ; 12.143       ; 0.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[1] ; Rise       ; usonic[0]|clk                                       ;
; 12.143 ; 12.143       ; 0.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[1] ; Rise       ; usonic[1]|clk                                       ;
; 12.143 ; 12.143       ; 0.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[1] ; Rise       ; usonic[2]|clk                                       ;
; 12.143 ; 12.143       ; 0.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[1] ; Rise       ; usonic[3]|clk                                       ;
; 12.143 ; 12.143       ; 0.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[1] ; Rise       ; usonic[4]|clk                                       ;
; 12.143 ; 12.143       ; 0.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[1] ; Rise       ; usonic[5]|clk                                       ;
; 12.143 ; 12.143       ; 0.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[1] ; Rise       ; usonic[6]|clk                                       ;
; 12.143 ; 12.143       ; 0.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[1] ; Rise       ; usonic[7]|clk                                       ;
; 12.143 ; 12.143       ; 0.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[1] ; Rise       ; usonic[8]|clk                                       ;
; 12.143 ; 12.143       ; 0.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[1] ; Rise       ; usonic[9]|clk                                       ;
; 12.143 ; 12.143       ; 0.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[1] ; Rise       ; usonicpulse|clk                                     ;
+--------+--------------+----------------+------------------+-----------------------------------------+------------+-----------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                               ;
+------------+---------------------------------------+-------+-------+------------+-----------------------------------------+
; Data Port  ; Clock Port                            ; Rise  ; Fall  ; Clock Edge ; Clock Reference                         ;
+------------+---------------------------------------+-------+-------+------------+-----------------------------------------+
; iKEY[*]    ; iCLK_50                               ; 3.709 ; 3.709 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  iKEY[0]   ; iCLK_50                               ; 3.709 ; 3.709 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; iSW[*]     ; iCLK_50                               ; 4.049 ; 4.049 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  iSW[9]    ; iCLK_50                               ; 4.049 ; 4.049 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; GPIO_0[*]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 2.807 ; 2.807 ; Rise       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ;
;  GPIO_0[0] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 2.807 ; 2.807 ; Rise       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ;
; iSW[*]     ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 2.646 ; 2.646 ; Rise       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ;
;  iSW[0]    ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 2.646 ; 2.646 ; Rise       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ;
;  iSW[1]    ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 2.626 ; 2.626 ; Rise       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ;
+------------+---------------------------------------+-------+-------+------------+-----------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                  ;
+------------+---------------------------------------+--------+--------+------------+-----------------------------------------+
; Data Port  ; Clock Port                            ; Rise   ; Fall   ; Clock Edge ; Clock Reference                         ;
+------------+---------------------------------------+--------+--------+------------+-----------------------------------------+
; iKEY[*]    ; iCLK_50                               ; -3.589 ; -3.589 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  iKEY[0]   ; iCLK_50                               ; -3.589 ; -3.589 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; iSW[*]     ; iCLK_50                               ; -3.929 ; -3.929 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  iSW[9]    ; iCLK_50                               ; -3.929 ; -3.929 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; GPIO_0[*]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; -2.687 ; -2.687 ; Rise       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ;
;  GPIO_0[0] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; -2.687 ; -2.687 ; Rise       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ;
; iSW[*]     ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; -2.506 ; -2.506 ; Rise       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ;
;  iSW[0]    ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; -2.526 ; -2.526 ; Rise       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ;
;  iSW[1]    ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; -2.506 ; -2.506 ; Rise       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ;
+------------+---------------------------------------+--------+--------+------------+-----------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                        ;
+-------------+-----------------------------------------+-------+-------+------------+-----------------------------------------+
; Data Port   ; Clock Port                              ; Rise  ; Fall  ; Clock Edge ; Clock Reference                         ;
+-------------+-----------------------------------------+-------+-------+------------+-----------------------------------------+
; GPIO_1[*]   ; iCLK_50                                 ; 3.164 ; 3.164 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  GPIO_1[24] ; iCLK_50                                 ; 3.152 ; 3.152 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  GPIO_1[25] ; iCLK_50                                 ; 3.164 ; 3.164 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; oHEX0_D[*]  ; iCLK_50                                 ; 7.493 ; 7.493 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX0_D[0] ; iCLK_50                                 ; 7.493 ; 7.493 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX0_D[1] ; iCLK_50                                 ; 7.209 ; 7.209 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX0_D[2] ; iCLK_50                                 ; 6.893 ; 6.893 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX0_D[3] ; iCLK_50                                 ; 7.090 ; 7.090 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX0_D[4] ; iCLK_50                                 ; 7.127 ; 7.127 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX0_D[5] ; iCLK_50                                 ; 6.962 ; 6.962 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX0_D[6] ; iCLK_50                                 ; 6.887 ; 6.887 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; oHEX1_D[*]  ; iCLK_50                                 ; 6.394 ; 6.394 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX1_D[0] ; iCLK_50                                 ; 6.394 ; 6.394 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX1_D[1] ; iCLK_50                                 ; 6.034 ; 6.034 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX1_D[2] ; iCLK_50                                 ; 5.951 ; 5.951 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX1_D[3] ; iCLK_50                                 ; 5.964 ; 5.964 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX1_D[4] ; iCLK_50                                 ; 5.798 ; 5.798 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX1_D[5] ; iCLK_50                                 ; 5.921 ; 5.921 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX1_D[6] ; iCLK_50                                 ; 5.803 ; 5.803 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; oHEX2_D[*]  ; iCLK_50                                 ; 7.806 ; 7.806 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX2_D[0] ; iCLK_50                                 ; 7.109 ; 7.109 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX2_D[1] ; iCLK_50                                 ; 7.769 ; 7.769 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX2_D[2] ; iCLK_50                                 ; 7.806 ; 7.806 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX2_D[3] ; iCLK_50                                 ; 7.448 ; 7.448 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX2_D[4] ; iCLK_50                                 ; 6.615 ; 6.615 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX2_D[5] ; iCLK_50                                 ; 6.614 ; 6.614 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX2_D[6] ; iCLK_50                                 ; 6.725 ; 6.725 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; oHEX3_D[*]  ; iCLK_50                                 ; 7.801 ; 7.801 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX3_D[0] ; iCLK_50                                 ; 6.735 ; 6.735 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX3_D[1] ; iCLK_50                                 ; 6.561 ; 6.561 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX3_D[2] ; iCLK_50                                 ; 6.733 ; 6.733 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX3_D[3] ; iCLK_50                                 ; 7.146 ; 7.146 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX3_D[4] ; iCLK_50                                 ; 7.421 ; 7.421 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX3_D[5] ; iCLK_50                                 ; 6.660 ; 6.660 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX3_D[6] ; iCLK_50                                 ; 7.801 ; 7.801 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; oLEDG[*]    ; iCLK_50                                 ; 3.667 ; 3.667 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oLEDG[7]   ; iCLK_50                                 ; 3.667 ; 3.667 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; oLEDR[*]    ; iCLK_50                                 ; 3.936 ; 3.936 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oLEDR[16]  ; iCLK_50                                 ; 3.225 ; 3.225 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oLEDR[17]  ; iCLK_50                                 ; 3.936 ; 3.936 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; GPIO_1[*]   ; iCLK_50                                 ; 3.352 ; 3.352 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[1] ;
;  GPIO_1[24] ; iCLK_50                                 ; 3.352 ; 3.352 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[1] ;
;  GPIO_1[25] ; iCLK_50                                 ; 3.162 ; 3.162 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[1] ;
; GPIO_0[*]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; 5.337 ; 5.337 ; Rise       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ;
;  GPIO_0[1]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; 5.120 ; 5.120 ; Rise       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ;
;  GPIO_0[3]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; 2.837 ;       ; Rise       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ;
;  GPIO_0[5]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; 5.337 ; 5.337 ; Rise       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ;
; oLEDG[*]    ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; 4.355 ; 4.355 ; Rise       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ;
;  oLEDG[0]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; 4.355 ; 4.355 ; Rise       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ;
; GPIO_0[*]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ;       ; 2.837 ; Fall       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ;
;  GPIO_0[3]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ;       ; 2.837 ; Fall       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ;
; GPIO_1[*]   ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 4.551 ; 4.551 ; Rise       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ;
;  GPIO_1[1]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 4.551 ; 4.551 ; Rise       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ;
;  GPIO_1[3]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 2.599 ;       ; Rise       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ;
;  GPIO_1[5]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 4.318 ; 4.318 ; Rise       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ;
; oLEDG[*]    ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 4.541 ; 4.541 ; Rise       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ;
;  oLEDG[8]   ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 4.541 ; 4.541 ; Rise       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ;
; GPIO_1[*]   ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ;       ; 2.599 ; Fall       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ;
;  GPIO_1[3]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ;       ; 2.599 ; Fall       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ;
+-------------+-----------------------------------------+-------+-------+------------+-----------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                ;
+-------------+-----------------------------------------+-------+-------+------------+-----------------------------------------+
; Data Port   ; Clock Port                              ; Rise  ; Fall  ; Clock Edge ; Clock Reference                         ;
+-------------+-----------------------------------------+-------+-------+------------+-----------------------------------------+
; GPIO_1[*]   ; iCLK_50                                 ; 3.043 ; 3.043 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  GPIO_1[24] ; iCLK_50                                 ; 3.115 ; 3.115 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  GPIO_1[25] ; iCLK_50                                 ; 3.043 ; 3.043 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; oHEX0_D[*]  ; iCLK_50                                 ; 4.372 ; 4.372 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX0_D[0] ; iCLK_50                                 ; 4.972 ; 4.972 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX0_D[1] ; iCLK_50                                 ; 4.685 ; 4.685 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX0_D[2] ; iCLK_50                                 ; 4.382 ; 4.382 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX0_D[3] ; iCLK_50                                 ; 4.575 ; 4.575 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX0_D[4] ; iCLK_50                                 ; 4.613 ; 4.613 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX0_D[5] ; iCLK_50                                 ; 4.457 ; 4.457 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX0_D[6] ; iCLK_50                                 ; 4.372 ; 4.372 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; oHEX1_D[*]  ; iCLK_50                                 ; 3.682 ; 3.682 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX1_D[0] ; iCLK_50                                 ; 4.282 ; 4.282 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX1_D[1] ; iCLK_50                                 ; 3.910 ; 3.910 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX1_D[2] ; iCLK_50                                 ; 3.828 ; 3.828 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX1_D[3] ; iCLK_50                                 ; 3.837 ; 3.837 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX1_D[4] ; iCLK_50                                 ; 3.688 ; 3.688 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX1_D[5] ; iCLK_50                                 ; 3.805 ; 3.805 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX1_D[6] ; iCLK_50                                 ; 3.682 ; 3.682 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; oHEX2_D[*]  ; iCLK_50                                 ; 4.034 ; 4.034 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX2_D[0] ; iCLK_50                                 ; 4.535 ; 4.535 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX2_D[1] ; iCLK_50                                 ; 5.198 ; 5.198 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX2_D[2] ; iCLK_50                                 ; 5.232 ; 5.232 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX2_D[3] ; iCLK_50                                 ; 4.871 ; 4.871 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX2_D[4] ; iCLK_50                                 ; 4.036 ; 4.036 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX2_D[5] ; iCLK_50                                 ; 4.034 ; 4.034 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX2_D[6] ; iCLK_50                                 ; 4.147 ; 4.147 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; oHEX3_D[*]  ; iCLK_50                                 ; 4.081 ; 4.081 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX3_D[0] ; iCLK_50                                 ; 4.261 ; 4.261 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX3_D[1] ; iCLK_50                                 ; 4.081 ; 4.081 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX3_D[2] ; iCLK_50                                 ; 4.247 ; 4.247 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX3_D[3] ; iCLK_50                                 ; 4.676 ; 4.676 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX3_D[4] ; iCLK_50                                 ; 4.943 ; 4.943 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX3_D[5] ; iCLK_50                                 ; 4.189 ; 4.189 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX3_D[6] ; iCLK_50                                 ; 5.321 ; 5.321 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; oLEDG[*]    ; iCLK_50                                 ; 3.607 ; 3.607 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oLEDG[7]   ; iCLK_50                                 ; 3.607 ; 3.607 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; oLEDR[*]    ; iCLK_50                                 ; 3.225 ; 3.225 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oLEDR[16]  ; iCLK_50                                 ; 3.225 ; 3.225 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oLEDR[17]  ; iCLK_50                                 ; 3.936 ; 3.936 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; GPIO_1[*]   ; iCLK_50                                 ; 3.162 ; 3.162 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[1] ;
;  GPIO_1[24] ; iCLK_50                                 ; 3.352 ; 3.352 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[1] ;
;  GPIO_1[25] ; iCLK_50                                 ; 3.162 ; 3.162 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[1] ;
; GPIO_0[*]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; 2.837 ; 5.120 ; Rise       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ;
;  GPIO_0[1]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; 5.120 ; 5.120 ; Rise       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ;
;  GPIO_0[3]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; 2.837 ;       ; Rise       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ;
;  GPIO_0[5]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; 5.337 ; 5.337 ; Rise       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ;
; oLEDG[*]    ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; 4.355 ; 4.355 ; Rise       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ;
;  oLEDG[0]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; 4.355 ; 4.355 ; Rise       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ;
; GPIO_0[*]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ;       ; 2.837 ; Fall       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ;
;  GPIO_0[3]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ;       ; 2.837 ; Fall       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ;
; GPIO_1[*]   ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 2.599 ; 4.318 ; Rise       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ;
;  GPIO_1[1]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 4.551 ; 4.551 ; Rise       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ;
;  GPIO_1[3]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 2.599 ;       ; Rise       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ;
;  GPIO_1[5]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 4.318 ; 4.318 ; Rise       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ;
; oLEDG[*]    ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 4.541 ; 4.541 ; Rise       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ;
;  oLEDG[8]   ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 4.541 ; 4.541 ; Rise       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ;
; GPIO_1[*]   ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ;       ; 2.599 ; Fall       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ;
;  GPIO_1[3]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ;       ; 2.599 ; Fall       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ;
+-------------+-----------------------------------------+-------+-------+------------+-----------------------------------------+


+----------------------------------------------------------+
; Propagation Delay                                        ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; iSW[0]     ; oHEX4_D[0]  ; 6.840 ;       ;       ; 6.840 ;
; iSW[0]     ; oHEX4_D[2]  ;       ; 6.679 ; 6.679 ;       ;
; iSW[0]     ; oHEX4_D[3]  ; 6.788 ;       ;       ; 6.788 ;
; iSW[0]     ; oHEX4_D[4]  ; 6.249 ;       ;       ; 6.249 ;
; iSW[0]     ; oHEX4_D[5]  ; 6.838 ;       ;       ; 6.838 ;
; iSW[1]     ; oHEX4_D[0]  ;       ; 6.666 ; 6.666 ;       ;
; iSW[1]     ; oHEX4_D[2]  ; 6.539 ;       ;       ; 6.539 ;
; iSW[1]     ; oHEX4_D[3]  ;       ; 6.614 ; 6.614 ;       ;
; iSW[1]     ; oHEX4_D[5]  ; 6.693 ;       ;       ; 6.693 ;
; iSW[1]     ; oHEX4_D[6]  ;       ; 6.277 ; 6.277 ;       ;
; iSW[15]    ; oHEX6_D[0]  ; 5.387 ; 5.387 ; 5.387 ; 5.387 ;
; iSW[15]    ; oHEX6_D[1]  ; 5.532 ; 5.532 ; 5.532 ; 5.532 ;
; iSW[15]    ; oHEX6_D[2]  ;       ; 5.504 ; 5.504 ;       ;
; iSW[15]    ; oHEX6_D[3]  ; 5.516 ; 5.516 ; 5.516 ; 5.516 ;
; iSW[15]    ; oHEX6_D[4]  ; 5.410 ;       ;       ; 5.410 ;
; iSW[15]    ; oHEX6_D[5]  ; 5.520 ;       ;       ; 5.520 ;
; iSW[15]    ; oHEX6_D[6]  ; 5.480 ;       ;       ; 5.480 ;
; iSW[16]    ; oHEX6_D[0]  ;       ; 5.006 ; 5.006 ;       ;
; iSW[16]    ; oHEX6_D[1]  ; 5.154 ; 5.154 ; 5.154 ; 5.154 ;
; iSW[16]    ; oHEX6_D[2]  ; 5.126 ;       ;       ; 5.126 ;
; iSW[16]    ; oHEX6_D[3]  ; 5.136 ; 5.136 ; 5.136 ; 5.136 ;
; iSW[16]    ; oHEX6_D[4]  ;       ; 5.030 ; 5.030 ;       ;
; iSW[16]    ; oHEX6_D[5]  ; 5.142 ;       ;       ; 5.142 ;
; iSW[16]    ; oHEX6_D[6]  ; 5.099 ; 5.099 ; 5.099 ; 5.099 ;
; iSW[17]    ; oHEX6_D[0]  ; 5.129 ; 5.129 ; 5.129 ; 5.129 ;
; iSW[17]    ; oHEX6_D[1]  ; 5.278 ;       ;       ; 5.278 ;
; iSW[17]    ; oHEX6_D[2]  ;       ; 5.243 ; 5.243 ;       ;
; iSW[17]    ; oHEX6_D[3]  ; 5.258 ; 5.258 ; 5.258 ; 5.258 ;
; iSW[17]    ; oHEX6_D[4]  ; 5.148 ;       ;       ; 5.148 ;
; iSW[17]    ; oHEX6_D[5]  ;       ; 5.261 ; 5.261 ;       ;
; iSW[17]    ; oHEX6_D[6]  ; 5.224 ; 5.224 ; 5.224 ; 5.224 ;
+------------+-------------+-------+-------+-------+-------+


+----------------------------------------------------------+
; Minimum Propagation Delay                                ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; iSW[0]     ; oHEX4_D[0]  ; 6.840 ;       ;       ; 6.840 ;
; iSW[0]     ; oHEX4_D[2]  ;       ; 6.679 ; 6.679 ;       ;
; iSW[0]     ; oHEX4_D[3]  ; 6.788 ;       ;       ; 6.788 ;
; iSW[0]     ; oHEX4_D[4]  ; 6.249 ;       ;       ; 6.249 ;
; iSW[0]     ; oHEX4_D[5]  ; 6.838 ;       ;       ; 6.838 ;
; iSW[1]     ; oHEX4_D[0]  ;       ; 6.666 ; 6.666 ;       ;
; iSW[1]     ; oHEX4_D[2]  ; 6.539 ;       ;       ; 6.539 ;
; iSW[1]     ; oHEX4_D[3]  ;       ; 6.614 ; 6.614 ;       ;
; iSW[1]     ; oHEX4_D[5]  ; 6.693 ;       ;       ; 6.693 ;
; iSW[1]     ; oHEX4_D[6]  ;       ; 6.277 ; 6.277 ;       ;
; iSW[15]    ; oHEX6_D[0]  ; 5.387 ; 5.387 ; 5.387 ; 5.387 ;
; iSW[15]    ; oHEX6_D[1]  ; 5.532 ; 5.532 ; 5.532 ; 5.532 ;
; iSW[15]    ; oHEX6_D[2]  ;       ; 5.504 ; 5.504 ;       ;
; iSW[15]    ; oHEX6_D[3]  ; 5.516 ; 5.516 ; 5.516 ; 5.516 ;
; iSW[15]    ; oHEX6_D[4]  ; 5.410 ;       ;       ; 5.410 ;
; iSW[15]    ; oHEX6_D[5]  ; 5.520 ;       ;       ; 5.520 ;
; iSW[15]    ; oHEX6_D[6]  ; 5.480 ;       ;       ; 5.480 ;
; iSW[16]    ; oHEX6_D[0]  ;       ; 5.006 ; 5.006 ;       ;
; iSW[16]    ; oHEX6_D[1]  ; 5.154 ; 5.154 ; 5.154 ; 5.154 ;
; iSW[16]    ; oHEX6_D[2]  ; 5.126 ;       ;       ; 5.126 ;
; iSW[16]    ; oHEX6_D[3]  ; 5.136 ; 5.136 ; 5.136 ; 5.136 ;
; iSW[16]    ; oHEX6_D[4]  ;       ; 5.030 ; 5.030 ;       ;
; iSW[16]    ; oHEX6_D[5]  ; 5.142 ;       ;       ; 5.142 ;
; iSW[16]    ; oHEX6_D[6]  ; 5.099 ; 5.099 ; 5.099 ; 5.099 ;
; iSW[17]    ; oHEX6_D[0]  ; 5.129 ; 5.129 ; 5.129 ; 5.129 ;
; iSW[17]    ; oHEX6_D[1]  ; 5.278 ;       ;       ; 5.278 ;
; iSW[17]    ; oHEX6_D[2]  ;       ; 5.243 ; 5.243 ;       ;
; iSW[17]    ; oHEX6_D[3]  ; 5.258 ; 5.258 ; 5.258 ; 5.258 ;
; iSW[17]    ; oHEX6_D[4]  ; 5.148 ;       ;       ; 5.148 ;
; iSW[17]    ; oHEX6_D[5]  ;       ; 5.261 ; 5.261 ;       ;
; iSW[17]    ; oHEX6_D[6]  ; 5.224 ; 5.224 ; 5.224 ; 5.224 ;
+------------+-------------+-------+-------+-------+-------+


+----------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                      ;
+------------------------------------------+----------+---------+----------+---------+---------------------+
; Clock                                    ; Setup    ; Hold    ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------------------------------+----------+---------+----------+---------+---------------------+
; Worst-case Slack                         ; -4.629   ; -1.655  ; N/A      ; N/A     ; -0.500              ;
;  CLKPLL_inst|altpll_component|pll|clk[0] ; -4.591   ; -0.067  ; N/A      ; N/A     ; 5.015               ;
;  CLKPLL_inst|altpll_component|pll|clk[1] ; -4.629   ; 0.085   ; N/A      ; N/A     ; 11.142              ;
;  SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; -2.545   ; -0.709  ; N/A      ; N/A     ; -0.500              ;
;  SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; -3.732   ; -1.655  ; N/A      ; N/A     ; -0.500              ;
;  iCLK_50                                 ; N/A      ; N/A     ; N/A      ; N/A     ; 10.000              ;
;  usonic[9]                               ; -1.374   ; -1.139  ; N/A      ; N/A     ; -0.500              ;
; Design-wide TNS                          ; -396.701 ; -18.052 ; 0.0      ; 0.0     ; -89.0               ;
;  CLKPLL_inst|altpll_component|pll|clk[0] ; -240.384 ; -0.134  ; N/A      ; N/A     ; 0.000               ;
;  CLKPLL_inst|altpll_component|pll|clk[1] ; -5.132   ; 0.000   ; N/A      ; N/A     ; 0.000               ;
;  SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; -78.042  ; -0.709  ; N/A      ; N/A     ; -54.000             ;
;  SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; -59.403  ; -7.733  ; N/A      ; N/A     ; -25.000             ;
;  iCLK_50                                 ; N/A      ; N/A     ; N/A      ; N/A     ; 0.000               ;
;  usonic[9]                               ; -13.740  ; -11.390 ; N/A      ; N/A     ; -10.000             ;
+------------------------------------------+----------+---------+----------+---------+---------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                               ;
+------------+---------------------------------------+-------+-------+------------+-----------------------------------------+
; Data Port  ; Clock Port                            ; Rise  ; Fall  ; Clock Edge ; Clock Reference                         ;
+------------+---------------------------------------+-------+-------+------------+-----------------------------------------+
; iKEY[*]    ; iCLK_50                               ; 6.426 ; 6.426 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  iKEY[0]   ; iCLK_50                               ; 6.426 ; 6.426 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; iSW[*]     ; iCLK_50                               ; 7.022 ; 7.022 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  iSW[9]    ; iCLK_50                               ; 7.022 ; 7.022 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; GPIO_0[*]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 5.097 ; 5.097 ; Rise       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ;
;  GPIO_0[0] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 5.097 ; 5.097 ; Rise       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ;
; iSW[*]     ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 4.812 ; 4.812 ; Rise       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ;
;  iSW[0]    ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 4.812 ; 4.812 ; Rise       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ;
;  iSW[1]    ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 4.774 ; 4.774 ; Rise       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ;
+------------+---------------------------------------+-------+-------+------------+-----------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                  ;
+------------+---------------------------------------+--------+--------+------------+-----------------------------------------+
; Data Port  ; Clock Port                            ; Rise   ; Fall   ; Clock Edge ; Clock Reference                         ;
+------------+---------------------------------------+--------+--------+------------+-----------------------------------------+
; iKEY[*]    ; iCLK_50                               ; -3.589 ; -3.589 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  iKEY[0]   ; iCLK_50                               ; -3.589 ; -3.589 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; iSW[*]     ; iCLK_50                               ; -3.929 ; -3.929 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  iSW[9]    ; iCLK_50                               ; -3.929 ; -3.929 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; GPIO_0[*]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; -2.687 ; -2.687 ; Rise       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ;
;  GPIO_0[0] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; -2.687 ; -2.687 ; Rise       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ;
; iSW[*]     ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; -2.506 ; -2.506 ; Rise       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ;
;  iSW[0]    ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; -2.526 ; -2.526 ; Rise       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ;
;  iSW[1]    ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; -2.506 ; -2.506 ; Rise       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ;
+------------+---------------------------------------+--------+--------+------------+-----------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                          ;
+-------------+-----------------------------------------+--------+--------+------------+-----------------------------------------+
; Data Port   ; Clock Port                              ; Rise   ; Fall   ; Clock Edge ; Clock Reference                         ;
+-------------+-----------------------------------------+--------+--------+------------+-----------------------------------------+
; GPIO_1[*]   ; iCLK_50                                 ; 6.320  ; 6.320  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  GPIO_1[24] ; iCLK_50                                 ; 6.320  ; 6.320  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  GPIO_1[25] ; iCLK_50                                 ; 6.255  ; 6.255  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; oHEX0_D[*]  ; iCLK_50                                 ; 14.332 ; 14.332 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX0_D[0] ; iCLK_50                                 ; 14.332 ; 14.332 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX0_D[1] ; iCLK_50                                 ; 13.672 ; 13.672 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX0_D[2] ; iCLK_50                                 ; 12.982 ; 12.982 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX0_D[3] ; iCLK_50                                 ; 13.427 ; 13.427 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX0_D[4] ; iCLK_50                                 ; 13.480 ; 13.480 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX0_D[5] ; iCLK_50                                 ; 13.167 ; 13.167 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX0_D[6] ; iCLK_50                                 ; 12.984 ; 12.984 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; oHEX1_D[*]  ; iCLK_50                                 ; 12.008 ; 12.008 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX1_D[0] ; iCLK_50                                 ; 12.008 ; 12.008 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX1_D[1] ; iCLK_50                                 ; 11.290 ; 11.290 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX1_D[2] ; iCLK_50                                 ; 11.064 ; 11.064 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX1_D[3] ; iCLK_50                                 ; 11.106 ; 11.106 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX1_D[4] ; iCLK_50                                 ; 10.805 ; 10.805 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX1_D[5] ; iCLK_50                                 ; 11.041 ; 11.041 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX1_D[6] ; iCLK_50                                 ; 10.804 ; 10.804 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; oHEX2_D[*]  ; iCLK_50                                 ; 15.157 ; 15.157 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX2_D[0] ; iCLK_50                                 ; 13.438 ; 13.438 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX2_D[1] ; iCLK_50                                 ; 15.115 ; 15.115 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX2_D[2] ; iCLK_50                                 ; 15.157 ; 15.157 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX2_D[3] ; iCLK_50                                 ; 14.214 ; 14.214 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX2_D[4] ; iCLK_50                                 ; 12.570 ; 12.570 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX2_D[5] ; iCLK_50                                 ; 12.568 ; 12.568 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX2_D[6] ; iCLK_50                                 ; 12.806 ; 12.806 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; oHEX3_D[*]  ; iCLK_50                                 ; 15.096 ; 15.096 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX3_D[0] ; iCLK_50                                 ; 12.869 ; 12.869 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX3_D[1] ; iCLK_50                                 ; 12.468 ; 12.468 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX3_D[2] ; iCLK_50                                 ; 12.801 ; 12.801 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX3_D[3] ; iCLK_50                                 ; 13.798 ; 13.798 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX3_D[4] ; iCLK_50                                 ; 14.167 ; 14.167 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX3_D[5] ; iCLK_50                                 ; 12.659 ; 12.659 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX3_D[6] ; iCLK_50                                 ; 15.096 ; 15.096 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; oLEDG[*]    ; iCLK_50                                 ; 7.455  ; 7.455  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oLEDG[7]   ; iCLK_50                                 ; 7.455  ; 7.455  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; oLEDR[*]    ; iCLK_50                                 ; 7.820  ; 7.820  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oLEDR[16]  ; iCLK_50                                 ; 6.057  ; 6.057  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oLEDR[17]  ; iCLK_50                                 ; 7.820  ; 7.820  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; GPIO_1[*]   ; iCLK_50                                 ; 6.760  ; 6.760  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[1] ;
;  GPIO_1[24] ; iCLK_50                                 ; 6.760  ; 6.760  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[1] ;
;  GPIO_1[25] ; iCLK_50                                 ; 6.276  ; 6.276  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[1] ;
; GPIO_0[*]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; 10.100 ; 10.100 ; Rise       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ;
;  GPIO_0[1]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; 9.616  ; 9.616  ; Rise       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ;
;  GPIO_0[3]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; 5.571  ;        ; Rise       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ;
;  GPIO_0[5]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; 10.100 ; 10.100 ; Rise       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ;
; oLEDG[*]    ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; 8.074  ; 8.074  ; Rise       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ;
;  oLEDG[0]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; 8.074  ; 8.074  ; Rise       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ;
; GPIO_0[*]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ;        ; 5.571  ; Fall       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ;
;  GPIO_0[3]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ;        ; 5.571  ; Fall       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ;
; GPIO_1[*]   ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 8.307  ; 8.307  ; Rise       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ;
;  GPIO_1[1]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 8.307  ; 8.307  ; Rise       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ;
;  GPIO_1[3]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 5.021  ;        ; Rise       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ;
;  GPIO_1[5]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 7.788  ; 7.788  ; Rise       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ;
; oLEDG[*]    ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 8.203  ; 8.203  ; Rise       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ;
;  oLEDG[8]   ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 8.203  ; 8.203  ; Rise       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ;
; GPIO_1[*]   ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ;        ; 5.021  ; Fall       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ;
;  GPIO_1[3]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ;        ; 5.021  ; Fall       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ;
+-------------+-----------------------------------------+--------+--------+------------+-----------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                ;
+-------------+-----------------------------------------+-------+-------+------------+-----------------------------------------+
; Data Port   ; Clock Port                              ; Rise  ; Fall  ; Clock Edge ; Clock Reference                         ;
+-------------+-----------------------------------------+-------+-------+------------+-----------------------------------------+
; GPIO_1[*]   ; iCLK_50                                 ; 3.043 ; 3.043 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  GPIO_1[24] ; iCLK_50                                 ; 3.115 ; 3.115 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  GPIO_1[25] ; iCLK_50                                 ; 3.043 ; 3.043 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; oHEX0_D[*]  ; iCLK_50                                 ; 4.372 ; 4.372 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX0_D[0] ; iCLK_50                                 ; 4.972 ; 4.972 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX0_D[1] ; iCLK_50                                 ; 4.685 ; 4.685 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX0_D[2] ; iCLK_50                                 ; 4.382 ; 4.382 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX0_D[3] ; iCLK_50                                 ; 4.575 ; 4.575 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX0_D[4] ; iCLK_50                                 ; 4.613 ; 4.613 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX0_D[5] ; iCLK_50                                 ; 4.457 ; 4.457 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX0_D[6] ; iCLK_50                                 ; 4.372 ; 4.372 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; oHEX1_D[*]  ; iCLK_50                                 ; 3.682 ; 3.682 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX1_D[0] ; iCLK_50                                 ; 4.282 ; 4.282 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX1_D[1] ; iCLK_50                                 ; 3.910 ; 3.910 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX1_D[2] ; iCLK_50                                 ; 3.828 ; 3.828 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX1_D[3] ; iCLK_50                                 ; 3.837 ; 3.837 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX1_D[4] ; iCLK_50                                 ; 3.688 ; 3.688 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX1_D[5] ; iCLK_50                                 ; 3.805 ; 3.805 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX1_D[6] ; iCLK_50                                 ; 3.682 ; 3.682 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; oHEX2_D[*]  ; iCLK_50                                 ; 4.034 ; 4.034 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX2_D[0] ; iCLK_50                                 ; 4.535 ; 4.535 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX2_D[1] ; iCLK_50                                 ; 5.198 ; 5.198 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX2_D[2] ; iCLK_50                                 ; 5.232 ; 5.232 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX2_D[3] ; iCLK_50                                 ; 4.871 ; 4.871 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX2_D[4] ; iCLK_50                                 ; 4.036 ; 4.036 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX2_D[5] ; iCLK_50                                 ; 4.034 ; 4.034 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX2_D[6] ; iCLK_50                                 ; 4.147 ; 4.147 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; oHEX3_D[*]  ; iCLK_50                                 ; 4.081 ; 4.081 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX3_D[0] ; iCLK_50                                 ; 4.261 ; 4.261 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX3_D[1] ; iCLK_50                                 ; 4.081 ; 4.081 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX3_D[2] ; iCLK_50                                 ; 4.247 ; 4.247 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX3_D[3] ; iCLK_50                                 ; 4.676 ; 4.676 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX3_D[4] ; iCLK_50                                 ; 4.943 ; 4.943 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX3_D[5] ; iCLK_50                                 ; 4.189 ; 4.189 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX3_D[6] ; iCLK_50                                 ; 5.321 ; 5.321 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; oLEDG[*]    ; iCLK_50                                 ; 3.607 ; 3.607 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oLEDG[7]   ; iCLK_50                                 ; 3.607 ; 3.607 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; oLEDR[*]    ; iCLK_50                                 ; 3.225 ; 3.225 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oLEDR[16]  ; iCLK_50                                 ; 3.225 ; 3.225 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oLEDR[17]  ; iCLK_50                                 ; 3.936 ; 3.936 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; GPIO_1[*]   ; iCLK_50                                 ; 3.162 ; 3.162 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[1] ;
;  GPIO_1[24] ; iCLK_50                                 ; 3.352 ; 3.352 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[1] ;
;  GPIO_1[25] ; iCLK_50                                 ; 3.162 ; 3.162 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[1] ;
; GPIO_0[*]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; 2.837 ; 5.120 ; Rise       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ;
;  GPIO_0[1]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; 5.120 ; 5.120 ; Rise       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ;
;  GPIO_0[3]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; 2.837 ;       ; Rise       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ;
;  GPIO_0[5]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; 5.337 ; 5.337 ; Rise       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ;
; oLEDG[*]    ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; 4.355 ; 4.355 ; Rise       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ;
;  oLEDG[0]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; 4.355 ; 4.355 ; Rise       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ;
; GPIO_0[*]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ;       ; 2.837 ; Fall       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ;
;  GPIO_0[3]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ;       ; 2.837 ; Fall       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ;
; GPIO_1[*]   ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 2.599 ; 4.318 ; Rise       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ;
;  GPIO_1[1]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 4.551 ; 4.551 ; Rise       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ;
;  GPIO_1[3]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 2.599 ;       ; Rise       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ;
;  GPIO_1[5]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 4.318 ; 4.318 ; Rise       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ;
; oLEDG[*]    ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 4.541 ; 4.541 ; Rise       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ;
;  oLEDG[8]   ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 4.541 ; 4.541 ; Rise       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ;
; GPIO_1[*]   ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ;       ; 2.599 ; Fall       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ;
;  GPIO_1[3]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ;       ; 2.599 ; Fall       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ;
+-------------+-----------------------------------------+-------+-------+------------+-----------------------------------------+


+--------------------------------------------------------------+
; Progagation Delay                                            ;
+------------+-------------+--------+--------+--------+--------+
; Input Port ; Output Port ; RR     ; RF     ; FR     ; FF     ;
+------------+-------------+--------+--------+--------+--------+
; iSW[0]     ; oHEX4_D[0]  ; 12.323 ;        ;        ; 12.323 ;
; iSW[0]     ; oHEX4_D[2]  ;        ; 12.050 ; 12.050 ;        ;
; iSW[0]     ; oHEX4_D[3]  ; 12.227 ;        ;        ; 12.227 ;
; iSW[0]     ; oHEX4_D[4]  ; 11.030 ;        ;        ; 11.030 ;
; iSW[0]     ; oHEX4_D[5]  ; 12.338 ;        ;        ; 12.338 ;
; iSW[1]     ; oHEX4_D[0]  ;        ; 11.960 ; 11.960 ;        ;
; iSW[1]     ; oHEX4_D[2]  ; 11.694 ;        ;        ; 11.694 ;
; iSW[1]     ; oHEX4_D[3]  ;        ; 11.864 ; 11.864 ;        ;
; iSW[1]     ; oHEX4_D[5]  ; 12.008 ;        ;        ; 12.008 ;
; iSW[1]     ; oHEX4_D[6]  ;        ; 11.059 ; 11.059 ;        ;
; iSW[15]    ; oHEX6_D[0]  ; 9.657  ; 9.657  ; 9.657  ; 9.657  ;
; iSW[15]    ; oHEX6_D[1]  ; 9.968  ; 9.968  ; 9.968  ; 9.968  ;
; iSW[15]    ; oHEX6_D[2]  ;        ; 9.935  ; 9.935  ;        ;
; iSW[15]    ; oHEX6_D[3]  ; 9.953  ; 9.953  ; 9.953  ; 9.953  ;
; iSW[15]    ; oHEX6_D[4]  ; 9.651  ;        ;        ; 9.651  ;
; iSW[15]    ; oHEX6_D[5]  ; 9.947  ;        ;        ; 9.947  ;
; iSW[15]    ; oHEX6_D[6]  ; 9.842  ;        ;        ; 9.842  ;
; iSW[16]    ; oHEX6_D[0]  ;        ; 8.887  ; 8.887  ;        ;
; iSW[16]    ; oHEX6_D[1]  ; 9.199  ; 9.199  ; 9.199  ; 9.199  ;
; iSW[16]    ; oHEX6_D[2]  ; 9.167  ;        ;        ; 9.167  ;
; iSW[16]    ; oHEX6_D[3]  ; 9.184  ; 9.184  ; 9.184  ; 9.184  ;
; iSW[16]    ; oHEX6_D[4]  ;        ; 8.912  ; 8.912  ;        ;
; iSW[16]    ; oHEX6_D[5]  ; 9.182  ;        ;        ; 9.182  ;
; iSW[16]    ; oHEX6_D[6]  ; 9.074  ; 9.074  ; 9.074  ; 9.074  ;
; iSW[17]    ; oHEX6_D[0]  ; 9.165  ; 9.165  ; 9.165  ; 9.165  ;
; iSW[17]    ; oHEX6_D[1]  ; 9.474  ;        ;        ; 9.474  ;
; iSW[17]    ; oHEX6_D[2]  ;        ; 9.396  ; 9.396  ;        ;
; iSW[17]    ; oHEX6_D[3]  ; 9.460  ; 9.460  ; 9.460  ; 9.460  ;
; iSW[17]    ; oHEX6_D[4]  ; 9.188  ;        ;        ; 9.188  ;
; iSW[17]    ; oHEX6_D[5]  ;        ; 9.430  ; 9.430  ;        ;
; iSW[17]    ; oHEX6_D[6]  ; 9.327  ; 9.327  ; 9.327  ; 9.327  ;
+------------+-------------+--------+--------+--------+--------+


+----------------------------------------------------------+
; Minimum Progagation Delay                                ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; iSW[0]     ; oHEX4_D[0]  ; 6.840 ;       ;       ; 6.840 ;
; iSW[0]     ; oHEX4_D[2]  ;       ; 6.679 ; 6.679 ;       ;
; iSW[0]     ; oHEX4_D[3]  ; 6.788 ;       ;       ; 6.788 ;
; iSW[0]     ; oHEX4_D[4]  ; 6.249 ;       ;       ; 6.249 ;
; iSW[0]     ; oHEX4_D[5]  ; 6.838 ;       ;       ; 6.838 ;
; iSW[1]     ; oHEX4_D[0]  ;       ; 6.666 ; 6.666 ;       ;
; iSW[1]     ; oHEX4_D[2]  ; 6.539 ;       ;       ; 6.539 ;
; iSW[1]     ; oHEX4_D[3]  ;       ; 6.614 ; 6.614 ;       ;
; iSW[1]     ; oHEX4_D[5]  ; 6.693 ;       ;       ; 6.693 ;
; iSW[1]     ; oHEX4_D[6]  ;       ; 6.277 ; 6.277 ;       ;
; iSW[15]    ; oHEX6_D[0]  ; 5.387 ; 5.387 ; 5.387 ; 5.387 ;
; iSW[15]    ; oHEX6_D[1]  ; 5.532 ; 5.532 ; 5.532 ; 5.532 ;
; iSW[15]    ; oHEX6_D[2]  ;       ; 5.504 ; 5.504 ;       ;
; iSW[15]    ; oHEX6_D[3]  ; 5.516 ; 5.516 ; 5.516 ; 5.516 ;
; iSW[15]    ; oHEX6_D[4]  ; 5.410 ;       ;       ; 5.410 ;
; iSW[15]    ; oHEX6_D[5]  ; 5.520 ;       ;       ; 5.520 ;
; iSW[15]    ; oHEX6_D[6]  ; 5.480 ;       ;       ; 5.480 ;
; iSW[16]    ; oHEX6_D[0]  ;       ; 5.006 ; 5.006 ;       ;
; iSW[16]    ; oHEX6_D[1]  ; 5.154 ; 5.154 ; 5.154 ; 5.154 ;
; iSW[16]    ; oHEX6_D[2]  ; 5.126 ;       ;       ; 5.126 ;
; iSW[16]    ; oHEX6_D[3]  ; 5.136 ; 5.136 ; 5.136 ; 5.136 ;
; iSW[16]    ; oHEX6_D[4]  ;       ; 5.030 ; 5.030 ;       ;
; iSW[16]    ; oHEX6_D[5]  ; 5.142 ;       ;       ; 5.142 ;
; iSW[16]    ; oHEX6_D[6]  ; 5.099 ; 5.099 ; 5.099 ; 5.099 ;
; iSW[17]    ; oHEX6_D[0]  ; 5.129 ; 5.129 ; 5.129 ; 5.129 ;
; iSW[17]    ; oHEX6_D[1]  ; 5.278 ;       ;       ; 5.278 ;
; iSW[17]    ; oHEX6_D[2]  ;       ; 5.243 ; 5.243 ;       ;
; iSW[17]    ; oHEX6_D[3]  ; 5.258 ; 5.258 ; 5.258 ; 5.258 ;
; iSW[17]    ; oHEX6_D[4]  ; 5.148 ;       ;       ; 5.148 ;
; iSW[17]    ; oHEX6_D[5]  ;       ; 5.261 ; 5.261 ;       ;
; iSW[17]    ; oHEX6_D[6]  ; 5.224 ; 5.224 ; 5.224 ; 5.224 ;
+------------+-------------+-------+-------+-------+-------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                               ;
+-----------------------------------------+-----------------------------------------+----------+----------+----------+----------+
; From Clock                              ; To Clock                                ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------------------+-----------------------------------------+----------+----------+----------+----------+
; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 12059    ; 0        ; 0        ; 0        ;
; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; CLKPLL_inst|altpll_component|pll|clk[0] ; 63       ; 1        ; 0        ; 0        ;
; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 4        ; 1        ; 0        ; 0        ;
; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 54       ; 0        ; 0        ; 0        ;
; usonic[9]                               ; CLKPLL_inst|altpll_component|pll|clk[1] ; 7        ; 2        ; 0        ; 0        ;
; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; 4        ; 0        ; 0        ; 0        ;
; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; 242      ; 0        ; 0        ; 0        ;
; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 817      ; 0        ; 0        ; 0        ;
; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 127      ; 0        ; 0        ; 0        ;
; CLKPLL_inst|altpll_component|pll|clk[0] ; usonic[9]                               ; 20       ; 0        ; 0        ; 0        ;
; usonic[9]                               ; usonic[9]                               ; 145      ; 0        ; 0        ; 0        ;
+-----------------------------------------+-----------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                ;
+-----------------------------------------+-----------------------------------------+----------+----------+----------+----------+
; From Clock                              ; To Clock                                ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------------------+-----------------------------------------+----------+----------+----------+----------+
; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 12059    ; 0        ; 0        ; 0        ;
; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; CLKPLL_inst|altpll_component|pll|clk[0] ; 63       ; 1        ; 0        ; 0        ;
; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 4        ; 1        ; 0        ; 0        ;
; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 54       ; 0        ; 0        ; 0        ;
; usonic[9]                               ; CLKPLL_inst|altpll_component|pll|clk[1] ; 7        ; 2        ; 0        ; 0        ;
; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; 4        ; 0        ; 0        ; 0        ;
; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; 242      ; 0        ; 0        ; 0        ;
; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 817      ; 0        ; 0        ; 0        ;
; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 127      ; 0        ; 0        ; 0        ;
; CLKPLL_inst|altpll_component|pll|clk[0] ; usonic[9]                               ; 20       ; 0        ; 0        ; 0        ;
; usonic[9]                               ; usonic[9]                               ; 145      ; 0        ; 0        ; 0        ;
+-----------------------------------------+-----------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 8     ; 8    ;
; Unconstrained Input Port Paths  ; 36    ; 36   ;
; Unconstrained Output Ports      ; 54    ; 54   ;
; Unconstrained Output Port Paths ; 5483  ; 5483 ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version
    Info: Processing started: Fri Aug 07 09:35:29 2015
Info: Command: quartus_sta SYSTEM -c SYSTEM
Info: qsta_default_script.tcl version: #1
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'SYSTEM.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 20.000 -waveform {0.000 10.000} -name iCLK_50 iCLK_50
    Info (332110): create_generated_clock -source {CLKPLL_inst|altpll_component|pll|inclk[0]} -divide_by 5 -multiply_by 7 -duty_cycle 50.00 -name {CLKPLL_inst|altpll_component|pll|clk[0]} {CLKPLL_inst|altpll_component|pll|clk[0]}
    Info (332110): create_generated_clock -source {CLKPLL_inst|altpll_component|pll|inclk[0]} -divide_by 17 -multiply_by 14 -duty_cycle 50.00 -name {CLKPLL_inst|altpll_component|pll|clk[1]} {CLKPLL_inst|altpll_component|pll|clk[1]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1]
    Info (332105): create_clock -period 1.000 -name SPI_MASTER_ADC:ADC0_instant|CLK_16[1] SPI_MASTER_ADC:ADC0_instant|CLK_16[1]
    Info (332105): create_clock -period 1.000 -name usonic[9] usonic[9]
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -4.629
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -4.629        -5.132 CLKPLL_inst|altpll_component|pll|clk[1] 
    Info (332119):    -4.591      -240.384 CLKPLL_inst|altpll_component|pll|clk[0] 
    Info (332119):    -3.732       -59.403 SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] 
    Info (332119):    -2.545       -78.042 SPI_MASTER_ADC:ADC0_instant|CLK_16[1] 
    Info (332119):    -1.374       -13.740 usonic[9] 
Info (332146): Worst-case hold slack is -1.655
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.655        -4.397 SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] 
    Info (332119):    -1.139       -11.390 usonic[9] 
    Info (332119):    -0.709        -0.709 SPI_MASTER_ADC:ADC0_instant|CLK_16[1] 
    Info (332119):    -0.067        -0.134 CLKPLL_inst|altpll_component|pll|clk[0] 
    Info (332119):     0.278         0.000 CLKPLL_inst|altpll_component|pll|clk[1] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -0.500
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.500       -54.000 SPI_MASTER_ADC:ADC0_instant|CLK_16[1] 
    Info (332119):    -0.500       -25.000 SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] 
    Info (332119):    -0.500       -10.000 usonic[9] 
    Info (332119):     5.015         0.000 CLKPLL_inst|altpll_component|pll|clk[0] 
    Info (332119):    10.000         0.000 iCLK_50 
    Info (332119):    11.142         0.000 CLKPLL_inst|altpll_component|pll|clk[1] 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -2.579
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.579        -2.779 CLKPLL_inst|altpll_component|pll|clk[1] 
    Info (332119):    -2.560      -135.587 CLKPLL_inst|altpll_component|pll|clk[0] 
    Info (332119):    -1.900       -26.305 SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] 
    Info (332119):    -0.755       -12.555 SPI_MASTER_ADC:ADC0_instant|CLK_16[1] 
    Info (332119):    -0.134        -1.340 usonic[9] 
Info (332146): Worst-case hold slack is -1.137
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.137        -7.733 SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] 
    Info (332119):    -0.951        -9.510 usonic[9] 
    Info (332119):    -0.707        -0.707 SPI_MASTER_ADC:ADC0_instant|CLK_16[1] 
    Info (332119):    -0.051        -0.102 CLKPLL_inst|altpll_component|pll|clk[0] 
    Info (332119):     0.085         0.000 CLKPLL_inst|altpll_component|pll|clk[1] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -0.500
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.500       -54.000 SPI_MASTER_ADC:ADC0_instant|CLK_16[1] 
    Info (332119):    -0.500       -25.000 SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] 
    Info (332119):    -0.500       -10.000 usonic[9] 
    Info (332119):     5.015         0.000 CLKPLL_inst|altpll_component|pll|clk[0] 
    Info (332119):    10.000         0.000 iCLK_50 
    Info (332119):    11.142         0.000 CLKPLL_inst|altpll_component|pll|clk[1] 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 3 warnings
    Info: Peak virtual memory: 465 megabytes
    Info: Processing ended: Fri Aug 07 09:35:32 2015
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:02


