/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire [5:0] _02_;
  wire [2:0] _03_;
  wire [18:0] _04_;
  wire [4:0] _05_;
  wire [4:0] celloutsig_0_0z;
  wire [3:0] celloutsig_0_10z;
  reg [2:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [2:0] celloutsig_0_13z;
  wire [7:0] celloutsig_0_14z;
  wire [12:0] celloutsig_0_15z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire [3:0] celloutsig_0_1z;
  wire [3:0] celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire [4:0] celloutsig_0_23z;
  wire [2:0] celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire [5:0] celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire [2:0] celloutsig_0_34z;
  wire celloutsig_0_35z;
  wire celloutsig_0_36z;
  wire celloutsig_0_37z;
  wire [3:0] celloutsig_0_38z;
  wire celloutsig_0_39z;
  wire [2:0] celloutsig_0_3z;
  wire [7:0] celloutsig_0_41z;
  wire celloutsig_0_42z;
  wire celloutsig_0_44z;
  wire celloutsig_0_47z;
  wire celloutsig_0_48z;
  wire celloutsig_0_4z;
  wire [8:0] celloutsig_0_50z;
  wire celloutsig_0_52z;
  wire celloutsig_0_53z;
  reg [2:0] celloutsig_0_58z;
  wire [25:0] celloutsig_0_59z;
  wire celloutsig_0_5z;
  wire celloutsig_0_60z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [15:0] celloutsig_1_0z;
  wire [6:0] celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire [2:0] celloutsig_1_12z;
  wire celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire [4:0] celloutsig_1_18z;
  wire [17:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [8:0] celloutsig_1_2z;
  wire [9:0] celloutsig_1_3z;
  wire [4:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [4:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_11z = celloutsig_1_5z ? celloutsig_1_2z[5] : celloutsig_1_6z;
  assign celloutsig_0_36z = ~(_00_ & celloutsig_0_34z[1]);
  assign celloutsig_0_37z = ~(celloutsig_0_10z[0] & celloutsig_0_8z);
  assign celloutsig_0_48z = ~(celloutsig_0_13z[0] & celloutsig_0_14z[4]);
  assign celloutsig_0_52z = ~(celloutsig_0_11z[2] & celloutsig_0_8z);
  assign celloutsig_0_19z = ~(celloutsig_0_6z & celloutsig_0_17z);
  assign celloutsig_0_42z = !(celloutsig_0_1z[2] ? celloutsig_0_2z : _01_);
  assign celloutsig_0_5z = !(celloutsig_0_1z[1] ? celloutsig_0_0z[1] : celloutsig_0_2z);
  assign celloutsig_1_6z = !(celloutsig_1_3z[0] ? celloutsig_1_3z[1] : celloutsig_1_5z);
  assign celloutsig_0_6z = !(celloutsig_0_5z ? celloutsig_0_2z : celloutsig_0_2z);
  assign celloutsig_0_7z = !(celloutsig_0_0z[0] ? in_data[71] : celloutsig_0_2z);
  assign celloutsig_1_14z = ~(celloutsig_1_1z | celloutsig_1_8z[3]);
  assign celloutsig_0_39z = ~celloutsig_0_5z;
  assign celloutsig_1_9z = ~(celloutsig_1_4z[1] ^ celloutsig_1_4z[2]);
  assign celloutsig_0_12z = ~(celloutsig_0_1z[2] ^ celloutsig_0_4z);
  assign celloutsig_0_25z = ~(celloutsig_0_0z[2] ^ celloutsig_0_22z);
  assign celloutsig_1_0z = in_data[167:152] + in_data[191:176];
  assign celloutsig_0_24z = { celloutsig_0_1z[0], celloutsig_0_4z, celloutsig_0_18z } + _03_;
  reg [18:0] _24_;
  always_ff @(negedge celloutsig_1_18z[0], negedge clkin_data[32])
    if (!clkin_data[32]) _24_ <= 19'h00000;
    else _24_ <= { in_data[31:20], celloutsig_0_8z, celloutsig_0_11z, celloutsig_0_3z };
  assign { _04_[18:14], _00_, _04_[12:8], _03_, _04_[4:0] } = _24_;
  reg [4:0] _25_;
  always_ff @(negedge clkin_data[64], posedge clkin_data[32])
    if (clkin_data[32]) _25_ <= 5'h00;
    else _25_ <= { _00_, celloutsig_0_24z, celloutsig_0_17z };
  assign { _05_[4:2], _01_, _02_[5] } = _25_;
  assign celloutsig_0_41z = { celloutsig_0_38z[0], celloutsig_0_20z, celloutsig_0_28z, celloutsig_0_35z, celloutsig_0_9z } & { celloutsig_0_27z[2:0], celloutsig_0_12z, celloutsig_0_21z, celloutsig_0_17z, celloutsig_0_35z, celloutsig_0_37z };
  assign celloutsig_1_19z = { in_data[145:129], celloutsig_1_6z } & { celloutsig_1_8z[2:1], celloutsig_1_0z };
  assign celloutsig_1_18z = { celloutsig_1_3z[8:7], celloutsig_1_5z, celloutsig_1_1z, celloutsig_1_15z } / { 1'h1, celloutsig_1_10z[1], celloutsig_1_12z };
  assign celloutsig_0_18z = { celloutsig_0_15z[5:0], celloutsig_0_12z, celloutsig_0_17z, celloutsig_0_3z } == { celloutsig_0_0z[1:0], celloutsig_0_4z, celloutsig_0_7z, celloutsig_0_10z, celloutsig_0_6z, celloutsig_0_2z, celloutsig_0_12z };
  assign celloutsig_1_5z = { in_data[182:179], celloutsig_1_4z } === celloutsig_1_3z[9:1];
  assign celloutsig_0_60z = { celloutsig_0_47z, celloutsig_0_8z, celloutsig_0_19z, celloutsig_0_53z, celloutsig_0_24z } > { celloutsig_0_0z[3], celloutsig_0_8z, celloutsig_0_58z, celloutsig_0_44z, celloutsig_0_25z };
  assign celloutsig_0_9z = { in_data[79:73], celloutsig_0_7z, celloutsig_0_4z } > { in_data[90:85], celloutsig_0_3z };
  assign celloutsig_0_21z = celloutsig_0_1z[2:0] && celloutsig_0_11z;
  assign celloutsig_0_17z = { celloutsig_0_13z[1:0], celloutsig_0_10z, celloutsig_0_7z } || { in_data[28:26], celloutsig_0_9z, celloutsig_0_2z, celloutsig_0_12z, celloutsig_0_7z };
  assign celloutsig_0_35z = celloutsig_0_3z[0] & ~(celloutsig_0_30z);
  assign celloutsig_0_44z = celloutsig_0_34z[1] & ~(celloutsig_0_28z);
  assign celloutsig_0_4z = in_data[44] & ~(in_data[9]);
  assign celloutsig_0_47z = celloutsig_0_20z[0] & ~(celloutsig_0_18z);
  assign celloutsig_1_15z = celloutsig_1_14z & ~(celloutsig_1_2z[1]);
  assign celloutsig_0_29z = celloutsig_0_5z & ~(celloutsig_0_24z[1]);
  assign celloutsig_0_30z = celloutsig_0_7z & ~(_03_[1]);
  assign celloutsig_0_34z = celloutsig_0_11z * celloutsig_0_14z[6:4];
  assign celloutsig_0_3z = in_data[80:78] * celloutsig_0_0z[2:0];
  assign celloutsig_0_59z = { celloutsig_0_11z[2:1], celloutsig_0_30z, celloutsig_0_48z, celloutsig_0_50z, celloutsig_0_15z } * { celloutsig_0_11z[1:0], celloutsig_0_41z, celloutsig_0_47z, celloutsig_0_4z, celloutsig_0_39z, celloutsig_0_53z, celloutsig_0_36z, celloutsig_0_2z, celloutsig_0_5z, _05_[4:2], _01_, _02_[5], celloutsig_0_34z, celloutsig_0_6z };
  assign celloutsig_0_0z = in_data[21:17] | in_data[80:76];
  assign celloutsig_0_14z = { celloutsig_0_1z[3:1], celloutsig_0_10z, celloutsig_0_6z } | { in_data[76], celloutsig_0_0z, celloutsig_0_12z, celloutsig_0_8z };
  assign celloutsig_0_8z = ^ { celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_7z };
  assign celloutsig_0_22z = ^ { _04_[12], celloutsig_0_12z, celloutsig_0_10z };
  assign celloutsig_0_28z = ^ { celloutsig_0_8z, celloutsig_0_0z };
  assign celloutsig_1_10z = { celloutsig_1_3z[9:5], celloutsig_1_6z, celloutsig_1_9z } >> { celloutsig_1_8z[1], celloutsig_1_9z, celloutsig_1_6z, celloutsig_1_9z, celloutsig_1_5z, celloutsig_1_9z, celloutsig_1_9z };
  assign celloutsig_0_13z = { celloutsig_0_9z, celloutsig_0_12z, celloutsig_0_6z } >> { celloutsig_0_10z[3], celloutsig_0_7z, celloutsig_0_2z };
  assign celloutsig_0_20z = { in_data[28:26], celloutsig_0_9z } >> { celloutsig_0_18z, celloutsig_0_13z };
  assign celloutsig_0_23z = in_data[91:87] << { celloutsig_0_3z, celloutsig_0_9z, celloutsig_0_2z };
  assign celloutsig_0_50z = { celloutsig_0_14z, celloutsig_0_22z } >> { celloutsig_0_21z, celloutsig_0_28z, celloutsig_0_28z, celloutsig_0_29z, celloutsig_0_0z };
  assign celloutsig_0_15z = { celloutsig_0_0z[3:1], celloutsig_0_14z, celloutsig_0_4z, celloutsig_0_4z } >> { celloutsig_0_14z[4:0], celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_12z };
  assign celloutsig_0_38z = celloutsig_0_10z <<< { celloutsig_0_0z[4:2], celloutsig_0_37z };
  assign celloutsig_0_27z = { celloutsig_0_6z, celloutsig_0_8z, celloutsig_0_18z, celloutsig_0_19z, celloutsig_0_21z, celloutsig_0_19z } <<< { celloutsig_0_23z[2:0], celloutsig_0_9z, celloutsig_0_9z, celloutsig_0_5z };
  assign celloutsig_1_3z = { celloutsig_1_0z[0], celloutsig_1_2z } - in_data[162:153];
  assign celloutsig_0_1z = in_data[95:92] - in_data[34:31];
  assign celloutsig_1_2z = in_data[190:182] ^ in_data[151:143];
  assign celloutsig_1_4z = { celloutsig_1_0z[3:0], celloutsig_1_1z } ^ in_data[104:100];
  assign celloutsig_1_8z = celloutsig_1_2z[6:2] ^ celloutsig_1_0z[12:8];
  assign celloutsig_1_12z = celloutsig_1_0z[8:6] ^ { celloutsig_1_6z, celloutsig_1_11z, celloutsig_1_1z };
  assign celloutsig_0_10z = { in_data[87:85], celloutsig_0_9z } ^ in_data[57:54];
  always_latch
    if (!clkin_data[32]) celloutsig_0_58z = 3'h0;
    else if (!clkin_data[0]) celloutsig_0_58z = { _01_, celloutsig_0_21z, celloutsig_0_52z };
  always_latch
    if (clkin_data[32]) celloutsig_0_11z = 3'h0;
    else if (!clkin_data[0]) celloutsig_0_11z = { in_data[94:93], celloutsig_0_7z };
  assign celloutsig_0_53z = ~((celloutsig_0_9z & celloutsig_0_42z) | (celloutsig_0_36z & celloutsig_0_21z));
  assign celloutsig_1_1z = ~((celloutsig_1_0z[12] & celloutsig_1_0z[10]) | (in_data[160] & in_data[134]));
  assign celloutsig_0_2z = ~((in_data[40] & celloutsig_0_1z[3]) | (celloutsig_0_1z[0] & celloutsig_0_0z[0]));
  assign _02_[4:0] = celloutsig_0_0z;
  assign { _04_[13], _04_[7:5] } = { _00_, _03_ };
  assign _05_[1:0] = { _01_, _02_[5] };
  assign { out_data[132:128], out_data[113:96], out_data[57:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_59z, celloutsig_0_60z };
endmodule
