// Seed: 1141917719
module module_0 (
    input tri1 id_0,
    input wire id_1,
    output uwire id_2,
    input tri0 id_3,
    input wor id_4,
    input tri1 id_5,
    input wand id_6,
    input wor id_7,
    input wor id_8,
    output tri0 id_9,
    output supply1 id_10,
    input tri0 id_11,
    input supply0 id_12,
    input uwire id_13,
    input supply1 id_14
);
  assign id_9 = 1;
  assign id_9 = 1;
  assign id_2 = id_12;
  assign module_1.id_9 = 0;
endmodule
module module_1 (
    input tri1 id_0,
    output wand id_1,
    input uwire id_2,
    input supply1 id_3,
    output logic id_4,
    input uwire id_5,
    input tri id_6,
    input tri1 id_7,
    output supply0 id_8,
    output uwire id_9,
    input wand id_10,
    output tri1 id_11,
    input tri1 id_12,
    input wor id_13,
    input wor id_14,
    input uwire id_15
);
  wire id_17;
  final id_4 <= 1 * 1;
  module_0 modCall_1 (
      id_6,
      id_5,
      id_1,
      id_5,
      id_15,
      id_5,
      id_13,
      id_12,
      id_2,
      id_11,
      id_9,
      id_14,
      id_10,
      id_0,
      id_14
  );
  always_ff #1;
  id_18(
      id_15, id_9
  );
  assign id_9 = id_0;
endmodule
