================================================================
  Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
  Version 2014.4
  Build 1071461 on Tue Nov 18 16:42:57 PM 2014
  Copyright (C) 2014 Xilinx Inc. All rights reserved.
================================================================
@I [LIC-101] Checked out feature [HLS]
@I [HLS-10] Running '/opt/Xilinx/SDSoC/2014.4/Vivado_HLS/2014.4/bin/unwrapped/lnx64.o/vivado_hls'
            for user 'trungnguyen' on host 'verratnix.zmk.uni-kl.de' (Linux_x86_64 version 2.6.32-573.18.1.el6.x86_64) on Wed Nov 02 16:47:33 CET 2016
            in directory '/home/trungnguyen/SDSoC/workspace/correlation_ver3_double/correlation_ver3/SDDebug/_sds/vhls'
@I [HLS-10] Creating and opening project '/home/trungnguyen/SDSoC/workspace/correlation_ver3_double/correlation_ver3/SDDebug/_sds/vhls/correlation_accel_v2'.
@I [HLS-10] Adding design file '/home/trungnguyen/SDSoC/workspace/correlation_ver3_double/correlation_ver3/SDDebug/_sds/vhls/src/correlation_accel_v2.cpp' to the project
@I [HLS-10] Creating and opening solution '/home/trungnguyen/SDSoC/workspace/correlation_ver3_double/correlation_ver3/SDDebug/_sds/vhls/correlation_accel_v2/solution'.
@I [HLS-10] Cleaning up the solution database.
@I [HLS-10] Setting target device to ' xc7z020clg484-1 '
@I [SYN-201] Setting up clock 'default' with a period of 5.95ns.
@I [HLS-10] Analyzing design file '/home/trungnguyen/SDSoC/workspace/correlation_ver3_double/correlation_ver3/SDDebug/_sds/vhls/src/correlation_accel_v2.cpp' ... 
