

================================================================
== Vitis HLS Report for 'pqcrystals_dilithium2_ref_poly_uniform_gamma1_Pipeline_VITIS_LOOP_416_5'
================================================================
* Date:           Fri Mar 10 17:35:12 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        crypto_sign
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a200t-fbg676-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  50.00 ns|  6.352 ns|    13.50 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       26|       26|  1.300 us|  1.300 us|   26|   26|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_416_5  |       24|       24|         5|          4|          1|     6|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 4, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 4, D = 5, States = { 1 2 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.49>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 8 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (1.32ns)   --->   "%store_ln0 = store i3 0, i3 %i"   --->   Operation 9 'store' 'store_ln0' <Predicate = true> <Delay = 1.32>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc64.i"   --->   Operation 10 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%i_32 = load i3 %i" [dilithium2/fips202.c:416->dilithium2/fips202.c:663]   --->   Operation 11 'load' 'i_32' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 12 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 6, i64 6, i64 6"   --->   Operation 13 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (1.00ns)   --->   "%icmp_ln416 = icmp_eq  i3 %i_32, i3 6" [dilithium2/fips202.c:416->dilithium2/fips202.c:663]   --->   Operation 14 'icmp' 'icmp_ln416' <Predicate = true> <Delay = 1.00> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (1.34ns)   --->   "%i_33 = add i3 %i_32, i3 1" [dilithium2/fips202.c:416->dilithium2/fips202.c:663]   --->   Operation 15 'add' 'i_33' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%br_ln416 = br i1 %icmp_ln416, void %for.inc64.split.i, void %keccak_absorb.19.exit.exitStub" [dilithium2/fips202.c:416->dilithium2/fips202.c:663]   --->   Operation 16 'br' 'br_ln416' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%zext_ln416 = zext i3 %i_32" [dilithium2/fips202.c:416->dilithium2/fips202.c:663]   --->   Operation 17 'zext' 'zext_ln416' <Predicate = (!icmp_ln416)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %i_32, i3 0" [dilithium2/fips202.c:417->dilithium2/fips202.c:663]   --->   Operation 18 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln416)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%zext_ln31 = zext i6 %shl_ln" [dilithium2/fips202.c:31]   --->   Operation 19 'zext' 'zext_ln31' <Predicate = (!icmp_ln416)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (1.71ns)   --->   "%add_ln31 = add i8 %zext_ln31, i8 160" [dilithium2/fips202.c:31]   --->   Operation 20 'add' 'add_ln31' <Predicate = (!icmp_ln416)> <Delay = 1.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%zext_ln31_16 = zext i8 %add_ln31" [dilithium2/fips202.c:31]   --->   Operation 21 'zext' 'zext_ln31_16' <Predicate = (!icmp_ln416)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%seed_addr = getelementptr i8 %seed, i64 0, i64 %zext_ln31_16" [dilithium2/fips202.c:31]   --->   Operation 22 'getelementptr' 'seed_addr' <Predicate = (!icmp_ln416)> <Delay = 0.00>
ST_1 : Operation 23 [2/2] (2.77ns)   --->   "%seed_load = load i8 %seed_addr" [dilithium2/fips202.c:31]   --->   Operation 23 'load' 'seed_load' <Predicate = (!icmp_ln416)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 208> <RAM>
ST_1 : Operation 24 [1/1] (0.00ns) (grouped into LUT with out node add_ln31_8)   --->   "%or_ln31 = or i6 %shl_ln, i6 1" [dilithium2/fips202.c:31]   --->   Operation 24 'or' 'or_ln31' <Predicate = (!icmp_ln416)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns) (grouped into LUT with out node add_ln31_8)   --->   "%zext_ln31_17 = zext i6 %or_ln31" [dilithium2/fips202.c:31]   --->   Operation 25 'zext' 'zext_ln31_17' <Predicate = (!icmp_ln416)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (1.71ns) (out node of the LUT)   --->   "%add_ln31_8 = add i8 %zext_ln31_17, i8 160" [dilithium2/fips202.c:31]   --->   Operation 26 'add' 'add_ln31_8' <Predicate = (!icmp_ln416)> <Delay = 1.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%zext_ln31_18 = zext i8 %add_ln31_8" [dilithium2/fips202.c:31]   --->   Operation 27 'zext' 'zext_ln31_18' <Predicate = (!icmp_ln416)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%seed_addr_1 = getelementptr i8 %seed, i64 0, i64 %zext_ln31_18" [dilithium2/fips202.c:31]   --->   Operation 28 'getelementptr' 'seed_addr_1' <Predicate = (!icmp_ln416)> <Delay = 0.00>
ST_1 : Operation 29 [2/2] (2.77ns)   --->   "%seed_load_1 = load i8 %seed_addr_1" [dilithium2/fips202.c:31]   --->   Operation 29 'load' 'seed_load_1' <Predicate = (!icmp_ln416)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 208> <RAM>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%state_s_addr = getelementptr i64 %state_s, i64 0, i64 %zext_ln416" [dilithium2/fips202.c:417->dilithium2/fips202.c:663]   --->   Operation 30 'getelementptr' 'state_s_addr' <Predicate = (!icmp_ln416)> <Delay = 0.00>
ST_1 : Operation 31 [2/2] (2.77ns)   --->   "%state_s_load = load i5 %state_s_addr" [dilithium2/fips202.c:417->dilithium2/fips202.c:663]   --->   Operation 31 'load' 'state_s_load' <Predicate = (!icmp_ln416)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_1 : Operation 32 [1/1] (1.32ns)   --->   "%store_ln416 = store i3 %i_33, i3 %i" [dilithium2/fips202.c:416->dilithium2/fips202.c:663]   --->   Operation 32 'store' 'store_ln416' <Predicate = (!icmp_ln416)> <Delay = 1.32>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 83 'ret' 'ret_ln0' <Predicate = (icmp_ln416)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 4.49>
ST_2 : Operation 33 [1/2] (2.77ns)   --->   "%seed_load = load i8 %seed_addr" [dilithium2/fips202.c:31]   --->   Operation 33 'load' 'seed_load' <Predicate = (!icmp_ln416)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 208> <RAM>
ST_2 : Operation 34 [1/2] (2.77ns)   --->   "%seed_load_1 = load i8 %seed_addr_1" [dilithium2/fips202.c:31]   --->   Operation 34 'load' 'seed_load_1' <Predicate = (!icmp_ln416)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 208> <RAM>
ST_2 : Operation 35 [1/1] (0.00ns) (grouped into LUT with out node add_ln31_9)   --->   "%or_ln31_7 = or i6 %shl_ln, i6 2" [dilithium2/fips202.c:31]   --->   Operation 35 'or' 'or_ln31_7' <Predicate = (!icmp_ln416)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns) (grouped into LUT with out node add_ln31_9)   --->   "%zext_ln31_19 = zext i6 %or_ln31_7" [dilithium2/fips202.c:31]   --->   Operation 36 'zext' 'zext_ln31_19' <Predicate = (!icmp_ln416)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (1.71ns) (out node of the LUT)   --->   "%add_ln31_9 = add i8 %zext_ln31_19, i8 160" [dilithium2/fips202.c:31]   --->   Operation 37 'add' 'add_ln31_9' <Predicate = (!icmp_ln416)> <Delay = 1.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%zext_ln31_20 = zext i8 %add_ln31_9" [dilithium2/fips202.c:31]   --->   Operation 38 'zext' 'zext_ln31_20' <Predicate = (!icmp_ln416)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%seed_addr_2 = getelementptr i8 %seed, i64 0, i64 %zext_ln31_20" [dilithium2/fips202.c:31]   --->   Operation 39 'getelementptr' 'seed_addr_2' <Predicate = (!icmp_ln416)> <Delay = 0.00>
ST_2 : Operation 40 [2/2] (2.77ns)   --->   "%seed_load_2 = load i8 %seed_addr_2" [dilithium2/fips202.c:31]   --->   Operation 40 'load' 'seed_load_2' <Predicate = (!icmp_ln416)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 208> <RAM>
ST_2 : Operation 41 [1/1] (0.00ns) (grouped into LUT with out node add_ln31_10)   --->   "%or_ln31_8 = or i6 %shl_ln, i6 3" [dilithium2/fips202.c:31]   --->   Operation 41 'or' 'or_ln31_8' <Predicate = (!icmp_ln416)> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns) (grouped into LUT with out node add_ln31_10)   --->   "%zext_ln31_21 = zext i6 %or_ln31_8" [dilithium2/fips202.c:31]   --->   Operation 42 'zext' 'zext_ln31_21' <Predicate = (!icmp_ln416)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (1.71ns) (out node of the LUT)   --->   "%add_ln31_10 = add i8 %zext_ln31_21, i8 160" [dilithium2/fips202.c:31]   --->   Operation 43 'add' 'add_ln31_10' <Predicate = (!icmp_ln416)> <Delay = 1.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%zext_ln31_22 = zext i8 %add_ln31_10" [dilithium2/fips202.c:31]   --->   Operation 44 'zext' 'zext_ln31_22' <Predicate = (!icmp_ln416)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%seed_addr_3 = getelementptr i8 %seed, i64 0, i64 %zext_ln31_22" [dilithium2/fips202.c:31]   --->   Operation 45 'getelementptr' 'seed_addr_3' <Predicate = (!icmp_ln416)> <Delay = 0.00>
ST_2 : Operation 46 [2/2] (2.77ns)   --->   "%seed_load_3 = load i8 %seed_addr_3" [dilithium2/fips202.c:31]   --->   Operation 46 'load' 'seed_load_3' <Predicate = (!icmp_ln416)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 208> <RAM>
ST_2 : Operation 47 [1/2] (2.77ns)   --->   "%state_s_load = load i5 %state_s_addr" [dilithium2/fips202.c:417->dilithium2/fips202.c:663]   --->   Operation 47 'load' 'state_s_load' <Predicate = (!icmp_ln416)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>

State 3 <SV = 2> <Delay = 4.49>
ST_3 : Operation 48 [1/2] (2.77ns)   --->   "%seed_load_2 = load i8 %seed_addr_2" [dilithium2/fips202.c:31]   --->   Operation 48 'load' 'seed_load_2' <Predicate = (!icmp_ln416)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 208> <RAM>
ST_3 : Operation 49 [1/2] (2.77ns)   --->   "%seed_load_3 = load i8 %seed_addr_3" [dilithium2/fips202.c:31]   --->   Operation 49 'load' 'seed_load_3' <Predicate = (!icmp_ln416)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 208> <RAM>
ST_3 : Operation 50 [1/1] (0.00ns) (grouped into LUT with out node add_ln31_11)   --->   "%or_ln31_9 = or i6 %shl_ln, i6 4" [dilithium2/fips202.c:31]   --->   Operation 50 'or' 'or_ln31_9' <Predicate = (!icmp_ln416)> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.00ns) (grouped into LUT with out node add_ln31_11)   --->   "%zext_ln31_23 = zext i6 %or_ln31_9" [dilithium2/fips202.c:31]   --->   Operation 51 'zext' 'zext_ln31_23' <Predicate = (!icmp_ln416)> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (1.71ns) (out node of the LUT)   --->   "%add_ln31_11 = add i8 %zext_ln31_23, i8 160" [dilithium2/fips202.c:31]   --->   Operation 52 'add' 'add_ln31_11' <Predicate = (!icmp_ln416)> <Delay = 1.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%zext_ln31_24 = zext i8 %add_ln31_11" [dilithium2/fips202.c:31]   --->   Operation 53 'zext' 'zext_ln31_24' <Predicate = (!icmp_ln416)> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%seed_addr_4 = getelementptr i8 %seed, i64 0, i64 %zext_ln31_24" [dilithium2/fips202.c:31]   --->   Operation 54 'getelementptr' 'seed_addr_4' <Predicate = (!icmp_ln416)> <Delay = 0.00>
ST_3 : Operation 55 [2/2] (2.77ns)   --->   "%seed_load_4 = load i8 %seed_addr_4" [dilithium2/fips202.c:31]   --->   Operation 55 'load' 'seed_load_4' <Predicate = (!icmp_ln416)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 208> <RAM>
ST_3 : Operation 56 [1/1] (0.00ns) (grouped into LUT with out node add_ln31_12)   --->   "%or_ln31_10 = or i6 %shl_ln, i6 5" [dilithium2/fips202.c:31]   --->   Operation 56 'or' 'or_ln31_10' <Predicate = (!icmp_ln416)> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (0.00ns) (grouped into LUT with out node add_ln31_12)   --->   "%zext_ln31_25 = zext i6 %or_ln31_10" [dilithium2/fips202.c:31]   --->   Operation 57 'zext' 'zext_ln31_25' <Predicate = (!icmp_ln416)> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (1.71ns) (out node of the LUT)   --->   "%add_ln31_12 = add i8 %zext_ln31_25, i8 160" [dilithium2/fips202.c:31]   --->   Operation 58 'add' 'add_ln31_12' <Predicate = (!icmp_ln416)> <Delay = 1.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%zext_ln31_26 = zext i8 %add_ln31_12" [dilithium2/fips202.c:31]   --->   Operation 59 'zext' 'zext_ln31_26' <Predicate = (!icmp_ln416)> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%seed_addr_5 = getelementptr i8 %seed, i64 0, i64 %zext_ln31_26" [dilithium2/fips202.c:31]   --->   Operation 60 'getelementptr' 'seed_addr_5' <Predicate = (!icmp_ln416)> <Delay = 0.00>
ST_3 : Operation 61 [2/2] (2.77ns)   --->   "%seed_load_5 = load i8 %seed_addr_5" [dilithium2/fips202.c:31]   --->   Operation 61 'load' 'seed_load_5' <Predicate = (!icmp_ln416)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 208> <RAM>

State 4 <SV = 3> <Delay = 4.49>
ST_4 : Operation 62 [1/2] (2.77ns)   --->   "%seed_load_4 = load i8 %seed_addr_4" [dilithium2/fips202.c:31]   --->   Operation 62 'load' 'seed_load_4' <Predicate = (!icmp_ln416)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 208> <RAM>
ST_4 : Operation 63 [1/2] (2.77ns)   --->   "%seed_load_5 = load i8 %seed_addr_5" [dilithium2/fips202.c:31]   --->   Operation 63 'load' 'seed_load_5' <Predicate = (!icmp_ln416)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 208> <RAM>
ST_4 : Operation 64 [1/1] (0.00ns) (grouped into LUT with out node add_ln31_13)   --->   "%or_ln31_11 = or i6 %shl_ln, i6 6" [dilithium2/fips202.c:31]   --->   Operation 64 'or' 'or_ln31_11' <Predicate = (!icmp_ln416)> <Delay = 0.00>
ST_4 : Operation 65 [1/1] (0.00ns) (grouped into LUT with out node add_ln31_13)   --->   "%zext_ln31_27 = zext i6 %or_ln31_11" [dilithium2/fips202.c:31]   --->   Operation 65 'zext' 'zext_ln31_27' <Predicate = (!icmp_ln416)> <Delay = 0.00>
ST_4 : Operation 66 [1/1] (1.71ns) (out node of the LUT)   --->   "%add_ln31_13 = add i8 %zext_ln31_27, i8 160" [dilithium2/fips202.c:31]   --->   Operation 66 'add' 'add_ln31_13' <Predicate = (!icmp_ln416)> <Delay = 1.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 67 [1/1] (0.00ns)   --->   "%zext_ln31_28 = zext i8 %add_ln31_13" [dilithium2/fips202.c:31]   --->   Operation 67 'zext' 'zext_ln31_28' <Predicate = (!icmp_ln416)> <Delay = 0.00>
ST_4 : Operation 68 [1/1] (0.00ns)   --->   "%seed_addr_6 = getelementptr i8 %seed, i64 0, i64 %zext_ln31_28" [dilithium2/fips202.c:31]   --->   Operation 68 'getelementptr' 'seed_addr_6' <Predicate = (!icmp_ln416)> <Delay = 0.00>
ST_4 : Operation 69 [2/2] (2.77ns)   --->   "%seed_load_6 = load i8 %seed_addr_6" [dilithium2/fips202.c:31]   --->   Operation 69 'load' 'seed_load_6' <Predicate = (!icmp_ln416)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 208> <RAM>
ST_4 : Operation 70 [1/1] (0.00ns) (grouped into LUT with out node add_ln31_14)   --->   "%or_ln31_12 = or i6 %shl_ln, i6 7" [dilithium2/fips202.c:31]   --->   Operation 70 'or' 'or_ln31_12' <Predicate = (!icmp_ln416)> <Delay = 0.00>
ST_4 : Operation 71 [1/1] (0.00ns) (grouped into LUT with out node add_ln31_14)   --->   "%zext_ln31_29 = zext i6 %or_ln31_12" [dilithium2/fips202.c:31]   --->   Operation 71 'zext' 'zext_ln31_29' <Predicate = (!icmp_ln416)> <Delay = 0.00>
ST_4 : Operation 72 [1/1] (1.71ns) (out node of the LUT)   --->   "%add_ln31_14 = add i8 %zext_ln31_29, i8 160" [dilithium2/fips202.c:31]   --->   Operation 72 'add' 'add_ln31_14' <Predicate = (!icmp_ln416)> <Delay = 1.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 73 [1/1] (0.00ns)   --->   "%zext_ln31_30 = zext i8 %add_ln31_14" [dilithium2/fips202.c:31]   --->   Operation 73 'zext' 'zext_ln31_30' <Predicate = (!icmp_ln416)> <Delay = 0.00>
ST_4 : Operation 74 [1/1] (0.00ns)   --->   "%seed_addr_7 = getelementptr i8 %seed, i64 0, i64 %zext_ln31_30" [dilithium2/fips202.c:31]   --->   Operation 74 'getelementptr' 'seed_addr_7' <Predicate = (!icmp_ln416)> <Delay = 0.00>
ST_4 : Operation 75 [2/2] (2.77ns)   --->   "%seed_load_7 = load i8 %seed_addr_7" [dilithium2/fips202.c:31]   --->   Operation 75 'load' 'seed_load_7' <Predicate = (!icmp_ln416)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 208> <RAM>

State 5 <SV = 4> <Delay = 6.35>
ST_5 : Operation 76 [1/1] (0.00ns)   --->   "%specloopname_ln386 = specloopname void @_ssdm_op_SpecLoopName, void @empty_36" [dilithium2/fips202.c:386->dilithium2/fips202.c:663]   --->   Operation 76 'specloopname' 'specloopname_ln386' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 77 [1/2] (2.77ns)   --->   "%seed_load_6 = load i8 %seed_addr_6" [dilithium2/fips202.c:31]   --->   Operation 77 'load' 'seed_load_6' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 208> <RAM>
ST_5 : Operation 78 [1/2] (2.77ns)   --->   "%seed_load_7 = load i8 %seed_addr_7" [dilithium2/fips202.c:31]   --->   Operation 78 'load' 'seed_load_7' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 208> <RAM>
ST_5 : Operation 79 [1/1] (0.00ns)   --->   "%r_15_7_i = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i8.i8.i8.i8.i8.i8.i8.i8, i8 %seed_load_7, i8 %seed_load_6, i8 %seed_load_5, i8 %seed_load_4, i8 %seed_load_3, i8 %seed_load_2, i8 %seed_load_1, i8 %seed_load" [dilithium2/fips202.c:31]   --->   Operation 79 'bitconcatenate' 'r_15_7_i' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 80 [1/1] (0.80ns)   --->   "%xor_ln417 = xor i64 %state_s_load, i64 %r_15_7_i" [dilithium2/fips202.c:417->dilithium2/fips202.c:663]   --->   Operation 80 'xor' 'xor_ln417' <Predicate = true> <Delay = 0.80> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 81 [1/1] (2.77ns)   --->   "%store_ln417 = store i64 %xor_ln417, i5 %state_s_addr" [dilithium2/fips202.c:417->dilithium2/fips202.c:663]   --->   Operation 81 'store' 'store_ln417' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_5 : Operation 82 [1/1] (0.00ns)   --->   "%br_ln416 = br void %for.inc64.i" [dilithium2/fips202.c:416->dilithium2/fips202.c:663]   --->   Operation 82 'br' 'br_ln416' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 50ns, clock uncertainty: 13.5ns.

 <State 1>: 4.49ns
The critical path consists of the following:
	'alloca' operation ('i') [3]  (0 ns)
	'load' operation ('i', dilithium2/fips202.c:416->dilithium2/fips202.c:663) on local variable 'i' [7]  (0 ns)
	'add' operation ('add_ln31', dilithium2/fips202.c:31) [18]  (1.72 ns)
	'getelementptr' operation ('seed_addr', dilithium2/fips202.c:31) [20]  (0 ns)
	'load' operation ('seed_load', dilithium2/fips202.c:31) on array 'seed' [21]  (2.77 ns)

 <State 2>: 4.49ns
The critical path consists of the following:
	'or' operation ('or_ln31_7', dilithium2/fips202.c:31) [28]  (0 ns)
	'add' operation ('add_ln31_9', dilithium2/fips202.c:31) [30]  (1.72 ns)
	'getelementptr' operation ('seed_addr_2', dilithium2/fips202.c:31) [32]  (0 ns)
	'load' operation ('seed_load_2', dilithium2/fips202.c:31) on array 'seed' [33]  (2.77 ns)

 <State 3>: 4.49ns
The critical path consists of the following:
	'or' operation ('or_ln31_9', dilithium2/fips202.c:31) [40]  (0 ns)
	'add' operation ('add_ln31_11', dilithium2/fips202.c:31) [42]  (1.72 ns)
	'getelementptr' operation ('seed_addr_4', dilithium2/fips202.c:31) [44]  (0 ns)
	'load' operation ('seed_load_4', dilithium2/fips202.c:31) on array 'seed' [45]  (2.77 ns)

 <State 4>: 4.49ns
The critical path consists of the following:
	'or' operation ('or_ln31_11', dilithium2/fips202.c:31) [52]  (0 ns)
	'add' operation ('add_ln31_13', dilithium2/fips202.c:31) [54]  (1.72 ns)
	'getelementptr' operation ('seed_addr_6', dilithium2/fips202.c:31) [56]  (0 ns)
	'load' operation ('seed_load_6', dilithium2/fips202.c:31) on array 'seed' [57]  (2.77 ns)

 <State 5>: 6.35ns
The critical path consists of the following:
	'load' operation ('seed_load_6', dilithium2/fips202.c:31) on array 'seed' [57]  (2.77 ns)
	'xor' operation ('xor_ln417', dilithium2/fips202.c:417->dilithium2/fips202.c:663) [67]  (0.808 ns)
	'store' operation ('store_ln417', dilithium2/fips202.c:417->dilithium2/fips202.c:663) of variable 'xor_ln417', dilithium2/fips202.c:417->dilithium2/fips202.c:663 on array 'state_s' [68]  (2.77 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
