File: neorv32_cpu_pmp.vhd
Original file: /Users/bachleviet/workspace/fpga_lib/fpga_lib/tests/parser/hdl/../resources/vhdl/neorv32_core/neorv32_cpu_pmp.vhd

Entity: neorv32_cpu_pmp
Ports (6):
  - clk_i : in std_ulogic
  - rstn_i : in std_ulogic
  - ctrl_i : in ctrl_bus_t
  - csr_o : out std_ulogic_vector(XLEN-1 downto 0)
  - addr_ls_i : in std_ulogic_vector(XLEN-1 downto 0)
  - fault_o : out std_ulogic

Generated VHDL:
library ieee;
use ieee.std_logic_1164.all;

entity neorv32_cpu_pmp is
    generic (
        NUM_REGIONS : natural range 0 to 16;
        GRANULARITY : natural;
        TOR_EN : boolean;
        NAP_EN : boolean
    );
    port (
        clk_i : in std_ulogic;
        rstn_i : in std_ulogic;
        ctrl_i : in ctrl_bus_t;
        csr_o : out std_ulogic_vector(XLEN-1 downto 0);
        addr_ls_i : in std_ulogic_vector(XLEN-1 downto 0);
        fault_o : out std_ulogic
    );
end entity neorv32_cpu_pmp;
Validation: âœ… PASS
