# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../../Max_Diff.srcs/sim_1/new/Post_Synthesis_tb.vhd" \

# Do not sort compile order
nosort
