-- -------------------------------------------------------------
-- 
-- File Name: D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\calc_c1_coefficients\ur_ear_fpga_sim_calc_c1_coefficients_calc_c1_coefficients.vhd
-- 
-- Generated by MATLAB 9.9 and HDL Coder 3.17
-- 
-- -------------------------------------------------------------


-- -------------------------------------------------------------
-- 
-- Module: ur_ear_fpga_sim_calc_c1_coefficients_calc_c1_coefficients
-- Source Path: calc_c1_coefficients
-- Hierarchy Level: 6
-- 
-- -------------------------------------------------------------
LIBRARY IEEE;
USE IEEE.std_logic_1164.ALL;
USE IEEE.numeric_std.ALL;

ENTITY ur_ear_fpga_sim_calc_c1_coefficients_calc_c1_coefficients IS
  PORT( rsigma                            :   IN    std_logic_vector(31 DOWNTO 0);  -- single
        p1_coef_1                         :   OUT   std_logic_vector(31 DOWNTO 0);  -- single
        p1_coef_2                         :   OUT   std_logic_vector(31 DOWNTO 0);  -- single
        p1_coef_3                         :   OUT   std_logic_vector(31 DOWNTO 0);  -- single
        p1_coef_5                         :   OUT   std_logic_vector(31 DOWNTO 0);  -- single
        p1_coef_6                         :   OUT   std_logic_vector(31 DOWNTO 0);  -- single
        p3_coef_1                         :   OUT   std_logic_vector(31 DOWNTO 0);  -- single
        p3_coef_2                         :   OUT   std_logic_vector(31 DOWNTO 0);  -- single
        p3_coef_3                         :   OUT   std_logic_vector(31 DOWNTO 0);  -- single
        p3_coef_5                         :   OUT   std_logic_vector(31 DOWNTO 0);  -- single
        p3_coef_6                         :   OUT   std_logic_vector(31 DOWNTO 0);  -- single
        p5_coef_1                         :   OUT   std_logic_vector(31 DOWNTO 0);  -- single
        p5_coef_2                         :   OUT   std_logic_vector(31 DOWNTO 0);  -- single
        p5_coef_3                         :   OUT   std_logic_vector(31 DOWNTO 0);  -- single
        p5_coef_5                         :   OUT   std_logic_vector(31 DOWNTO 0);  -- single
        p5_coef_6                         :   OUT   std_logic_vector(31 DOWNTO 0)  -- single
        );
END ur_ear_fpga_sim_calc_c1_coefficients_calc_c1_coefficients;


ARCHITECTURE rtl OF ur_ear_fpga_sim_calc_c1_coefficients_calc_c1_coefficients IS

  ATTRIBUTE multstyle : string;

  -- Component Declarations
  COMPONENT ur_ear_fpga_sim_calc_c1_coefficients_nfp_convert_double2single
    PORT( nfp_in                          :   IN    std_logic_vector(63 DOWNTO 0);  -- ufix64
          nfp_out                         :   OUT   std_logic_vector(31 DOWNTO 0)  -- ufix32
          );
  END COMPONENT;

  COMPONENT ur_ear_fpga_sim_calc_c1_coefficients_nfp_add2_single
    PORT( nfp_in1                         :   IN    std_logic_vector(31 DOWNTO 0);  -- ufix32
          nfp_in2                         :   IN    std_logic_vector(31 DOWNTO 0);  -- ufix32
          nfp_out                         :   OUT   std_logic_vector(31 DOWNTO 0)  -- ufix32
          );
  END COMPONENT;

  COMPONENT calc_temp
    PORT( preal                           :   IN    std_logic_vector(31 DOWNTO 0);  -- single
          pimg                            :   IN    std_logic_vector(31 DOWNTO 0);  -- single
          temp                            :   OUT   std_logic_vector(31 DOWNTO 0)  -- single
          );
  END COMPONENT;

  COMPONENT calc_phase_temp
    PORT( CF                              :   IN    std_logic_vector(31 DOWNTO 0);  -- single
          preal                           :   IN    std_logic_vector(31 DOWNTO 0);  -- single
          pimg1                           :   IN    std_logic_vector(31 DOWNTO 0);  -- single
          Out_rsvd                        :   OUT   std_logic_vector(31 DOWNTO 0)  -- single
          );
  END COMPONENT;

  COMPONENT ur_ear_fpga_sim_calc_c1_coefficients_nfp_add_single
    PORT( nfp_in1                         :   IN    std_logic_vector(31 DOWNTO 0);  -- ufix32
          nfp_in2                         :   IN    std_logic_vector(31 DOWNTO 0);  -- ufix32
          nfp_out                         :   OUT   std_logic_vector(31 DOWNTO 0)  -- ufix32
          );
  END COMPONENT;

  COMPONENT ur_ear_fpga_sim_calc_c1_coefficients_nfp_uminus_single
    PORT( nfp_in                          :   IN    std_logic_vector(31 DOWNTO 0);  -- ufix32
          nfp_out                         :   OUT   std_logic_vector(31 DOWNTO 0)  -- ufix32
          );
  END COMPONENT;

  COMPONENT ur_ear_fpga_sim_calc_c1_coefficients_nfp_gain_pow2_single
    PORT( nfp_in1                         :   IN    std_logic_vector(31 DOWNTO 0);  -- ufix32
          nfp_in2                         :   IN    std_logic;  -- ufix1
          nfp_in3                         :   IN    std_logic_vector(8 DOWNTO 0);  -- ufix9
          nfp_out                         :   OUT   std_logic_vector(31 DOWNTO 0)  -- ufix32
          );
  END COMPONENT;

  COMPONENT ur_ear_fpga_sim_calc_c1_coefficients_nfp_sub_single
    PORT( nfp_in1                         :   IN    std_logic_vector(31 DOWNTO 0);  -- ufix32
          nfp_in2                         :   IN    std_logic_vector(31 DOWNTO 0);  -- ufix32
          nfp_out                         :   OUT   std_logic_vector(31 DOWNTO 0)  -- ufix32
          );
  END COMPONENT;

  COMPONENT ur_ear_fpga_sim_calc_c1_coefficients_nfp_div_single
    PORT( nfp_in1                         :   IN    std_logic_vector(31 DOWNTO 0);  -- ufix32
          nfp_in2                         :   IN    std_logic_vector(31 DOWNTO 0);  -- ufix32
          nfp_out                         :   OUT   std_logic_vector(31 DOWNTO 0)  -- ufix32
          );
  END COMPONENT;

  COMPONENT ur_ear_fpga_sim_calc_c1_coefficients_nfp_tan_single
    PORT( nfp_in                          :   IN    std_logic_vector(31 DOWNTO 0);  -- ufix32
          nfp_out                         :   OUT   std_logic_vector(31 DOWNTO 0)  -- ufix32
          );
  END COMPONENT;

  COMPONENT calc_coeff
    PORT( preal                           :   IN    std_logic_vector(31 DOWNTO 0);  -- single
          temp                            :   IN    std_logic_vector(31 DOWNTO 0);  -- single
          pimg                            :   IN    std_logic_vector(31 DOWNTO 0);  -- single
          rzero                           :   IN    std_logic_vector(31 DOWNTO 0);  -- single
          c1_coef_1                       :   OUT   std_logic_vector(31 DOWNTO 0);  -- single
          c1_coef_2                       :   OUT   std_logic_vector(31 DOWNTO 0);  -- single
          c1_coef_3                       :   OUT   std_logic_vector(31 DOWNTO 0);  -- single
          c1_coef_5                       :   OUT   std_logic_vector(31 DOWNTO 0);  -- single
          c1_coef_6                       :   OUT   std_logic_vector(31 DOWNTO 0)  -- single
          );
  END COMPONENT;

  -- Component Configuration Statements
  FOR ALL : ur_ear_fpga_sim_calc_c1_coefficients_nfp_convert_double2single
    USE ENTITY work.ur_ear_fpga_sim_calc_c1_coefficients_nfp_convert_double2single(rtl);

  FOR ALL : ur_ear_fpga_sim_calc_c1_coefficients_nfp_add2_single
    USE ENTITY work.ur_ear_fpga_sim_calc_c1_coefficients_nfp_add2_single(rtl);

  FOR ALL : calc_temp
    USE ENTITY work.ur_ear_fpga_sim_calc_temp_calc_temp(rtl);

  FOR ALL : calc_phase_temp
    USE ENTITY work.ur_ear_fpga_sim_calc_phase_temp_calc_phase_temp(rtl);

  FOR ALL : ur_ear_fpga_sim_calc_c1_coefficients_nfp_add_single
    USE ENTITY work.ur_ear_fpga_sim_calc_c1_coefficients_nfp_add_single(rtl);

  FOR ALL : ur_ear_fpga_sim_calc_c1_coefficients_nfp_uminus_single
    USE ENTITY work.ur_ear_fpga_sim_calc_c1_coefficients_nfp_uminus_single(rtl);

  FOR ALL : ur_ear_fpga_sim_calc_c1_coefficients_nfp_gain_pow2_single
    USE ENTITY work.ur_ear_fpga_sim_calc_c1_coefficients_nfp_gain_pow2_single(rtl);

  FOR ALL : ur_ear_fpga_sim_calc_c1_coefficients_nfp_sub_single
    USE ENTITY work.ur_ear_fpga_sim_calc_c1_coefficients_nfp_sub_single(rtl);

  FOR ALL : ur_ear_fpga_sim_calc_c1_coefficients_nfp_div_single
    USE ENTITY work.ur_ear_fpga_sim_calc_c1_coefficients_nfp_div_single(rtl);

  FOR ALL : ur_ear_fpga_sim_calc_c1_coefficients_nfp_tan_single
    USE ENTITY work.ur_ear_fpga_sim_calc_c1_coefficients_nfp_tan_single(rtl);

  FOR ALL : calc_coeff
    USE ENTITY work.ur_ear_fpga_sim_calc_coeff_calc_coeff(rtl);

  -- Signals
  SIGNAL p1real                           : std_logic_vector(31 DOWNTO 0);  -- ufix32
  SIGNAL p1img                            : std_logic_vector(31 DOWNTO 0);  -- ufix32
  SIGNAL calc_temp_out1                   : std_logic_vector(31 DOWNTO 0);  -- ufix32
  SIGNAL Data_Type_Conversion6_out1       : std_logic_vector(31 DOWNTO 0);  -- ufix32
  SIGNAL Phase_Calc_i_1_out1              : std_logic_vector(31 DOWNTO 0);  -- ufix32
  SIGNAL Data_Type_Conversion8_out1       : std_logic_vector(31 DOWNTO 0);  -- ufix32
  SIGNAL p3real                           : std_logic_vector(31 DOWNTO 0);  -- ufix32
  SIGNAL p3img                            : std_logic_vector(31 DOWNTO 0);  -- ufix32
  SIGNAL Phase_Calc_i_2_out1              : std_logic_vector(31 DOWNTO 0);  -- ufix32
  SIGNAL Data_Type_Conversion9_out1       : std_logic_vector(31 DOWNTO 0);  -- ufix32
  SIGNAL p5real                           : std_logic_vector(31 DOWNTO 0);  -- ufix32
  SIGNAL p5img                            : std_logic_vector(31 DOWNTO 0);  -- ufix32
  SIGNAL Phase_Calc_i_3_out1              : std_logic_vector(31 DOWNTO 0);  -- ufix32
  SIGNAL rzero                            : std_logic_vector(31 DOWNTO 0);  -- ufix32
  SIGNAL calc_coeff_out1                  : std_logic_vector(31 DOWNTO 0);  -- ufix32
  SIGNAL calc_coeff_out2                  : std_logic_vector(31 DOWNTO 0);  -- ufix32
  SIGNAL calc_coeff_out3                  : std_logic_vector(31 DOWNTO 0);  -- ufix32
  SIGNAL calc_coeff_out4                  : std_logic_vector(31 DOWNTO 0);  -- ufix32
  SIGNAL calc_coeff_out5                  : std_logic_vector(31 DOWNTO 0);  -- ufix32
  SIGNAL calc_temp1_out1                  : std_logic_vector(31 DOWNTO 0);  -- ufix32
  SIGNAL calc_coeff1_out1                 : std_logic_vector(31 DOWNTO 0);  -- ufix32
  SIGNAL calc_coeff1_out2                 : std_logic_vector(31 DOWNTO 0);  -- ufix32
  SIGNAL calc_coeff1_out3                 : std_logic_vector(31 DOWNTO 0);  -- ufix32
  SIGNAL calc_coeff1_out4                 : std_logic_vector(31 DOWNTO 0);  -- ufix32
  SIGNAL calc_coeff1_out5                 : std_logic_vector(31 DOWNTO 0);  -- ufix32
  SIGNAL calc_temp2_out1                  : std_logic_vector(31 DOWNTO 0);  -- ufix32
  SIGNAL calc_coeff2_out1                 : std_logic_vector(31 DOWNTO 0);  -- ufix32
  SIGNAL calc_coeff2_out2                 : std_logic_vector(31 DOWNTO 0);  -- ufix32
  SIGNAL calc_coeff2_out3                 : std_logic_vector(31 DOWNTO 0);  -- ufix32
  SIGNAL calc_coeff2_out4                 : std_logic_vector(31 DOWNTO 0);  -- ufix32
  SIGNAL calc_coeff2_out5                 : std_logic_vector(31 DOWNTO 0);  -- ufix32
  SIGNAL Constant_out1                    : std_logic_vector(63 DOWNTO 0);  -- ufix64
  SIGNAL Data_Type_Conversion1_out1       : std_logic_vector(31 DOWNTO 0);  -- ufix32
  SIGNAL Constant2_out1                   : std_logic_vector(63 DOWNTO 0);  -- ufix64
  SIGNAL Constant9_out1                   : std_logic_vector(63 DOWNTO 0);  -- ufix64
  SIGNAL Data_Type_Conversion10_out1      : std_logic_vector(31 DOWNTO 0);  -- ufix32
  SIGNAL Constant5_out1                   : std_logic_vector(63 DOWNTO 0);  -- ufix64
  SIGNAL Data_Type_Conversion7_out1       : std_logic_vector(31 DOWNTO 0);  -- ufix32
  SIGNAL Constant6_out1                   : std_logic_vector(63 DOWNTO 0);  -- ufix64
  SIGNAL Sum_out1                         : std_logic_vector(31 DOWNTO 0);  -- ufix32
  SIGNAL Constant7_out1                   : std_logic_vector(63 DOWNTO 0);  -- ufix64
  SIGNAL Constant1_out1                   : std_logic_vector(63 DOWNTO 0);  -- ufix64
  SIGNAL Data_Type_Conversion2_out1       : std_logic_vector(31 DOWNTO 0);  -- ufix32
  SIGNAL Multiply3_out1                   : std_logic_vector(31 DOWNTO 0);  -- ufix32
  SIGNAL Add_out1                         : std_logic_vector(31 DOWNTO 0);  -- ufix32
  SIGNAL pw2_sign_const                   : std_logic;  -- ufix1
  SIGNAL pw2_shift_const                  : signed(8 DOWNTO 0);  -- sfix9
  SIGNAL Constant3_out1                   : std_logic_vector(63 DOWNTO 0);  -- ufix64
  SIGNAL Data_Type_Conversion4_out1       : std_logic_vector(31 DOWNTO 0);  -- ufix32
  SIGNAL Constant4_out1                   : std_logic_vector(63 DOWNTO 0);  -- ufix64
  SIGNAL Data_Type_Conversion5_out1       : std_logic_vector(31 DOWNTO 0);  -- ufix32
  SIGNAL Add1_out1                        : std_logic_vector(31 DOWNTO 0);  -- ufix32
  SIGNAL pw2_sign_const_1                 : std_logic;  -- ufix1
  SIGNAL pw2_shift_const_1                : signed(8 DOWNTO 0);  -- sfix9
  SIGNAL Sum1_out1                        : std_logic_vector(31 DOWNTO 0);  -- ufix32
  SIGNAL Constant8_out1                   : std_logic_vector(63 DOWNTO 0);  -- ufix64
  SIGNAL Sum2_out1                        : std_logic_vector(31 DOWNTO 0);  -- ufix32
  SIGNAL Sum3_out1                        : std_logic_vector(31 DOWNTO 0);  -- ufix32
  SIGNAL Constant11_out1                  : std_logic_vector(63 DOWNTO 0);  -- ufix64
  SIGNAL Data_Type_Conversion12_out1      : std_logic_vector(31 DOWNTO 0);  -- ufix32
  SIGNAL Multiply2_out1                   : std_logic_vector(31 DOWNTO 0);  -- ufix32
  SIGNAL Sum4_out1                        : std_logic_vector(31 DOWNTO 0);  -- ufix32
  SIGNAL Sum5_out1                        : std_logic_vector(31 DOWNTO 0);  -- ufix32
  SIGNAL Constant10_out1                  : std_logic_vector(63 DOWNTO 0);  -- ufix64
  SIGNAL Data_Type_Conversion11_out1      : std_logic_vector(31 DOWNTO 0);  -- ufix32
  SIGNAL Divide_out1                      : std_logic_vector(31 DOWNTO 0);  -- ufix32
  SIGNAL Atan_out1                        : std_logic_vector(31 DOWNTO 0);  -- ufix32

BEGIN
  -- Phase Calc: i =4
  -- P(7) = P(1)
  -- Reusing the output to reduce computation steps 
  -- 
  -- model_IHC_BEZ2018.c: Line 524
  -- 
  -- model_IHC_BEZ2018.c: Line 530
  -- 
  -- model_IHC_BEZ2018.c: Line 532
  -- 
  -- model_IHC_BEZ2018.c: Line 528
  -- 
  -- Phase Calc: i=5
  -- P(9) = P(5)
  -- Reusing the output to reduce computation steps 
  -- 
  -- model_IHC_BEZ2018.c: Line 539-544
  -- 
  -- model_IHC_BEZ2018.c: Line 546
  -- 
  -- model_IHC_BEZ2018.c: Line 564
  -- 
  -- model_IHC_BEZ2018.c: Line 564
  -- 
  -- model_IHC_BEZ2018.c: Line 564

  u_calc_c1_coefficients_nfp_convert_double2single : ur_ear_fpga_sim_calc_c1_coefficients_nfp_convert_double2single
    PORT MAP( nfp_in => Constant_out1,  -- ufix64
              nfp_out => Data_Type_Conversion1_out1  -- ufix32
              );

  u_nfp_add2_comp : ur_ear_fpga_sim_calc_c1_coefficients_nfp_add2_single
    PORT MAP( nfp_in1 => Data_Type_Conversion1_out1,  -- ufix32
              nfp_in2 => rsigma,  -- ufix32
              nfp_out => p1real  -- ufix32
              );

  u_calc_c1_coefficients_nfp_convert_double2single_1 : ur_ear_fpga_sim_calc_c1_coefficients_nfp_convert_double2single
    PORT MAP( nfp_in => Constant2_out1,  -- ufix64
              nfp_out => p1img  -- ufix32
              );

  u_calc_temp : calc_temp
    PORT MAP( preal => p1real,  -- single
              pimg => p1img,  -- single
              temp => calc_temp_out1  -- single
              );

  u_calc_c1_coefficients_nfp_convert_double2single_2 : ur_ear_fpga_sim_calc_c1_coefficients_nfp_convert_double2single
    PORT MAP( nfp_in => Constant9_out1,  -- ufix64
              nfp_out => Data_Type_Conversion10_out1  -- ufix32
              );

  u_calc_c1_coefficients_nfp_convert_double2single_3 : ur_ear_fpga_sim_calc_c1_coefficients_nfp_convert_double2single
    PORT MAP( nfp_in => Constant5_out1,  -- ufix64
              nfp_out => Data_Type_Conversion7_out1  -- ufix32
              );

  u_calc_c1_coefficients_nfp_convert_double2single_4 : ur_ear_fpga_sim_calc_c1_coefficients_nfp_convert_double2single
    PORT MAP( nfp_in => Constant6_out1,  -- ufix64
              nfp_out => Data_Type_Conversion6_out1  -- ufix32
              );

  u_Phase_Calc_i_1 : calc_phase_temp
    PORT MAP( CF => Data_Type_Conversion6_out1,  -- single
              preal => p1real,  -- single
              pimg1 => p1img,  -- single
              Out_rsvd => Phase_Calc_i_1_out1  -- single
              );

  u_nfp_add_comp : ur_ear_fpga_sim_calc_c1_coefficients_nfp_add_single
    PORT MAP( nfp_in1 => Data_Type_Conversion7_out1,  -- ufix32
              nfp_in2 => Phase_Calc_i_1_out1,  -- ufix32
              nfp_out => Sum_out1  -- ufix32
              );

  u_calc_c1_coefficients_nfp_convert_double2single_5 : ur_ear_fpga_sim_calc_c1_coefficients_nfp_convert_double2single
    PORT MAP( nfp_in => Constant7_out1,  -- ufix64
              nfp_out => Data_Type_Conversion8_out1  -- ufix32
              );

  u_calc_c1_coefficients_nfp_convert_double2single_6 : ur_ear_fpga_sim_calc_c1_coefficients_nfp_convert_double2single
    PORT MAP( nfp_in => Constant1_out1,  -- ufix64
              nfp_out => Data_Type_Conversion2_out1  -- ufix32
              );

  u_nfp_uminus_comp : ur_ear_fpga_sim_calc_c1_coefficients_nfp_uminus_single
    PORT MAP( nfp_in => Data_Type_Conversion2_out1,  -- ufix32
              nfp_out => Multiply3_out1  -- ufix32
              );

  u_nfp_add_comp_1 : ur_ear_fpga_sim_calc_c1_coefficients_nfp_add_single
    PORT MAP( nfp_in1 => p1real,  -- ufix32
              nfp_in2 => Multiply3_out1,  -- ufix32
              nfp_out => p5real  -- ufix32
              );

  u_nfp_add_comp_2 : ur_ear_fpga_sim_calc_c1_coefficients_nfp_add_single
    PORT MAP( nfp_in1 => p1real,  -- ufix32
              nfp_in2 => p5real,  -- ufix32
              nfp_out => Add_out1  -- ufix32
              );

  u_nfp_gain_pow2_single : ur_ear_fpga_sim_calc_c1_coefficients_nfp_gain_pow2_single
    PORT MAP( nfp_in1 => Add_out1,  -- ufix32
              nfp_in2 => pw2_sign_const,  -- ufix1
              nfp_in3 => std_logic_vector(pw2_shift_const),  -- ufix9
              nfp_out => p3real  -- ufix32
              );

  u_calc_c1_coefficients_nfp_convert_double2single_7 : ur_ear_fpga_sim_calc_c1_coefficients_nfp_convert_double2single
    PORT MAP( nfp_in => Constant3_out1,  -- ufix64
              nfp_out => Data_Type_Conversion4_out1  -- ufix32
              );

  u_calc_c1_coefficients_nfp_convert_double2single_8 : ur_ear_fpga_sim_calc_c1_coefficients_nfp_convert_double2single
    PORT MAP( nfp_in => Constant4_out1,  -- ufix64
              nfp_out => Data_Type_Conversion5_out1  -- ufix32
              );

  u_nfp_sub_comp : ur_ear_fpga_sim_calc_c1_coefficients_nfp_sub_single
    PORT MAP( nfp_in1 => Data_Type_Conversion4_out1,  -- ufix32
              nfp_in2 => Data_Type_Conversion5_out1,  -- ufix32
              nfp_out => p5img  -- ufix32
              );

  u_nfp_add_comp_3 : ur_ear_fpga_sim_calc_c1_coefficients_nfp_add_single
    PORT MAP( nfp_in1 => p1img,  -- ufix32
              nfp_in2 => p5img,  -- ufix32
              nfp_out => Add1_out1  -- ufix32
              );

  u_nfp_gain_pow2_single_1 : ur_ear_fpga_sim_calc_c1_coefficients_nfp_gain_pow2_single
    PORT MAP( nfp_in1 => Add1_out1,  -- ufix32
              nfp_in2 => pw2_sign_const_1,  -- ufix1
              nfp_in3 => std_logic_vector(pw2_shift_const_1),  -- ufix9
              nfp_out => p3img  -- ufix32
              );

  u_Phase_Calc_i_2 : calc_phase_temp
    PORT MAP( CF => Data_Type_Conversion8_out1,  -- single
              preal => p3real,  -- single
              pimg1 => p3img,  -- single
              Out_rsvd => Phase_Calc_i_2_out1  -- single
              );

  u_nfp_add_comp_4 : ur_ear_fpga_sim_calc_c1_coefficients_nfp_add_single
    PORT MAP( nfp_in1 => Sum_out1,  -- ufix32
              nfp_in2 => Phase_Calc_i_2_out1,  -- ufix32
              nfp_out => Sum1_out1  -- ufix32
              );

  u_calc_c1_coefficients_nfp_convert_double2single_9 : ur_ear_fpga_sim_calc_c1_coefficients_nfp_convert_double2single
    PORT MAP( nfp_in => Constant8_out1,  -- ufix64
              nfp_out => Data_Type_Conversion9_out1  -- ufix32
              );

  u_Phase_Calc_i_3 : calc_phase_temp
    PORT MAP( CF => Data_Type_Conversion9_out1,  -- single
              preal => p5real,  -- single
              pimg1 => p5img,  -- single
              Out_rsvd => Phase_Calc_i_3_out1  -- single
              );

  u_nfp_add_comp_5 : ur_ear_fpga_sim_calc_c1_coefficients_nfp_add_single
    PORT MAP( nfp_in1 => Sum1_out1,  -- ufix32
              nfp_in2 => Phase_Calc_i_3_out1,  -- ufix32
              nfp_out => Sum2_out1  -- ufix32
              );

  u_nfp_add_comp_6 : ur_ear_fpga_sim_calc_c1_coefficients_nfp_add_single
    PORT MAP( nfp_in1 => Sum2_out1,  -- ufix32
              nfp_in2 => Phase_Calc_i_1_out1,  -- ufix32
              nfp_out => Sum3_out1  -- ufix32
              );

  u_calc_c1_coefficients_nfp_convert_double2single_10 : ur_ear_fpga_sim_calc_c1_coefficients_nfp_convert_double2single
    PORT MAP( nfp_in => Constant11_out1,  -- ufix64
              nfp_out => Data_Type_Conversion12_out1  -- ufix32
              );

  u_nfp_uminus_comp_1 : ur_ear_fpga_sim_calc_c1_coefficients_nfp_uminus_single
    PORT MAP( nfp_in => Data_Type_Conversion12_out1,  -- ufix32
              nfp_out => Multiply2_out1  -- ufix32
              );

  u_nfp_add_comp_7 : ur_ear_fpga_sim_calc_c1_coefficients_nfp_add_single
    PORT MAP( nfp_in1 => Sum3_out1,  -- ufix32
              nfp_in2 => Phase_Calc_i_3_out1,  -- ufix32
              nfp_out => Sum4_out1  -- ufix32
              );

  u_nfp_sub_comp_1 : ur_ear_fpga_sim_calc_c1_coefficients_nfp_sub_single
    PORT MAP( nfp_in1 => Data_Type_Conversion10_out1,  -- ufix32
              nfp_in2 => Sum4_out1,  -- ufix32
              nfp_out => Sum5_out1  -- ufix32
              );

  u_calc_c1_coefficients_nfp_convert_double2single_11 : ur_ear_fpga_sim_calc_c1_coefficients_nfp_convert_double2single
    PORT MAP( nfp_in => Constant10_out1,  -- ufix64
              nfp_out => Data_Type_Conversion11_out1  -- ufix32
              );

  u_nfp_div_comp : ur_ear_fpga_sim_calc_c1_coefficients_nfp_div_single
    PORT MAP( nfp_in1 => Sum5_out1,  -- ufix32
              nfp_in2 => Data_Type_Conversion11_out1,  -- ufix32
              nfp_out => Divide_out1  -- ufix32
              );

  u_nfp_tan_comp : ur_ear_fpga_sim_calc_c1_coefficients_nfp_tan_single
    PORT MAP( nfp_in => Divide_out1,  -- ufix32
              nfp_out => Atan_out1  -- ufix32
              );

  u_nfp_div_comp_1 : ur_ear_fpga_sim_calc_c1_coefficients_nfp_div_single
    PORT MAP( nfp_in1 => Multiply2_out1,  -- ufix32
              nfp_in2 => Atan_out1,  -- ufix32
              nfp_out => rzero  -- ufix32
              );

  u_calc_coeff : calc_coeff
    PORT MAP( preal => p1real,  -- single
              temp => calc_temp_out1,  -- single
              pimg => p1img,  -- single
              rzero => rzero,  -- single
              c1_coef_1 => calc_coeff_out1,  -- single
              c1_coef_2 => calc_coeff_out2,  -- single
              c1_coef_3 => calc_coeff_out3,  -- single
              c1_coef_5 => calc_coeff_out4,  -- single
              c1_coef_6 => calc_coeff_out5  -- single
              );

  u_calc_temp1 : calc_temp
    PORT MAP( preal => p3real,  -- single
              pimg => p3img,  -- single
              temp => calc_temp1_out1  -- single
              );

  u_calc_coeff1 : calc_coeff
    PORT MAP( preal => p3real,  -- single
              temp => calc_temp1_out1,  -- single
              pimg => p3img,  -- single
              rzero => rzero,  -- single
              c1_coef_1 => calc_coeff1_out1,  -- single
              c1_coef_2 => calc_coeff1_out2,  -- single
              c1_coef_3 => calc_coeff1_out3,  -- single
              c1_coef_5 => calc_coeff1_out4,  -- single
              c1_coef_6 => calc_coeff1_out5  -- single
              );

  u_calc_temp2 : calc_temp
    PORT MAP( preal => p5real,  -- single
              pimg => p5img,  -- single
              temp => calc_temp2_out1  -- single
              );

  u_calc_coeff2 : calc_coeff
    PORT MAP( preal => p5real,  -- single
              temp => calc_temp2_out1,  -- single
              pimg => p5img,  -- single
              rzero => rzero,  -- single
              c1_coef_1 => calc_coeff2_out1,  -- single
              c1_coef_2 => calc_coeff2_out2,  -- single
              c1_coef_3 => calc_coeff2_out3,  -- single
              c1_coef_5 => calc_coeff2_out4,  -- single
              c1_coef_6 => calc_coeff2_out5  -- single
              );

  Constant_out1 <= X"4074c179d7a78667";

  Constant2_out1 <= X"40b89804649d3e7e";

  Constant9_out1 <= X"c007252bc79137b8";

  Constant5_out1 <= X"0000000000000000";

  Constant6_out1 <= X"40b88b2f704a940d";

  Constant7_out1 <= X"40b88b2f704a940d";

  Constant1_out1 <= X"40ad848f0ed526b2";

  pw2_sign_const <= '0';

  pw2_shift_const <= to_signed(-16#001#, 9);

  Constant3_out1 <= X"40b89804649d3e7e";

  Constant4_out1 <= X"40770267b34b3058";

  pw2_sign_const_1 <= '0';

  pw2_shift_const_1 <= to_signed(-16#001#, 9);

  Constant8_out1 <= X"40b88b2f704a940d";

  Constant11_out1 <= X"40b88b2f704a940d";

  Constant10_out1 <= X"4014000000000000";

  p1_coef_1 <= calc_coeff_out1;

  p1_coef_2 <= calc_coeff_out2;

  p1_coef_3 <= calc_coeff_out3;

  p1_coef_5 <= calc_coeff_out4;

  p1_coef_6 <= calc_coeff_out5;

  p3_coef_1 <= calc_coeff1_out1;

  p3_coef_2 <= calc_coeff1_out2;

  p3_coef_3 <= calc_coeff1_out3;

  p3_coef_5 <= calc_coeff1_out4;

  p3_coef_6 <= calc_coeff1_out5;

  p5_coef_1 <= calc_coeff2_out1;

  p5_coef_2 <= calc_coeff2_out2;

  p5_coef_3 <= calc_coeff2_out3;

  p5_coef_5 <= calc_coeff2_out4;

  p5_coef_6 <= calc_coeff2_out5;

END rtl;

