module registerfile(clock,reset, rs, rt, controle, entrada, saidaA, saidaB, wr);
	input reset,clock;
	input [4:0] controle;
	input [4:0] rs, rt;
	input [31:0] entrada;
	output reg [31:0] saidaA, saidaB;
	input wr;

	reg[31:0] s0, s1, s2, s3, s4, s5, s6, s7, t0, t1, t2, t3, t4, t5, t6, t7;

	always@(negedge clock) begin
		if(reset == 1) s0 <= 0;
		else if(wr == 1) begin
		if(controle == 0) s0 <= entrada;
		end
	end

	always@(negedge clock) begin
		if(reset == 1) s1 <= 0;
		else if(wr == 1) begin
			if(controle == 1) s1 <= entrada;
		end
	end

	always@(negedge clock) begin
		if(reset == 1) s2 <= 0;
		else if(wr == 1) begin
			if(controle == 2) s2 <= entrada;
		end
	end 

	always@(negedge clock) begin
		if(reset == 1) s3 <= 0;
		else if(wr == 1) begin
			if(controle == 3) s3 <= entrada;
		end
	end 

	always@(negedge clock) begin
		if(reset == 1) s4 <= 0;
		else if(wr == 1) begin
			if(controle == 4) s4 <= entrada;
		end	
	end 

	always@(negedge clock) begin
		if(reset == 1) s5 <= 0;
		else if(wr == 1) begin
			if(controle == 5) s5 <= entrada;
		end
	end 

	always@(negedge clock) begin
		if(reset == 1) s6 <= 0;
		else if(wr == 1) begin
			if(controle == 6) s6 <= entrada;
		end
	end 

	always@(negedge clock) begin
		if(reset == 1) s7 <= 0;
		else if(wr == 1) begin
			if(controle == 7) s7 <= entrada;
		end
	end 

	always@(negedge clock) begin
		if(reset == 1) t0 <= 0;
		else if(wr == 1) begin
			if(controle == 8) t0 <= entrada;
		end
	end 

	always@(negedge clock) begin
		if(reset == 1) t1 <= 0;
		else if(wr == 1) begin
			if(controle == 9) t1 <= entrada;
		end
	end 

	always@(negedge clock) begin
		if(reset == 1) t2 <= 0;
		else if(wr == 1) begin
			if(controle == 10) t2 <= entrada;
		end
	end 

	always@(negedge clock) begin
		if(reset == 1) t3 <= 0;
		else if(wr == 1) begin
			if(controle == 11) t3 <= entrada;
		end
	end 

	always@(negedge clock) begin
		if(reset == 1) t4 <= 0;
		else if(wr == 1) begin
			if(controle == 12) t4 <= entrada;
		end
	end 

	always@(negedge clock) begin
		if(reset == 1) t5 <= 0;
		else if(wr == 1) begin
			if(controle == 13) t5 <= entrada;
		end
	end 

	always@(negedge clock) begin
		if(reset == 1) t6 <= 0;
		else if(wr == 1) begin
			if(controle == 14) t6 <= entrada;
		end
	end 

	always@(negedge clock) begin
		if(reset == 1) t7 <= 0;
		else if(wr == 1) begin
			if(controle == 15) t7 <= entrada;
		end
	end  

	always@(*) begin
		case(rs)
			0: saidaA = s0;
			1: saidaA = s1;
			2: saidaA = s2;
			3: saidaA = s3;
			4: saidaA = s4;
			5: saidaA = s5;
			6: saidaA = s6;
			7: saidaA = s7;
			8: saidaA = t0;
			9: saidaA = t1;
			10: saidaA = t2;
			11: saidaA = t3;
			12: saidaA = t4;
			13: saidaA = t5;
			14: saidaA = t6;
			15: saidaA = t7;
			default:saidaA = entrada;
		endcase		
	end

	always@(*) begin
		case(rt)
			0: saidaB = s0;
			1: saidaB = s1;
			2: saidaB = s2;
			3: saidaB = s3;
			4: saidaB = s4;
			5: saidaB = s5;
			6: saidaB = s6;
			7: saidaB = s7;
			8: saidaB = t0;
			9: saidaB = t1;
			10: saidaB = t2;
			11: saidaB = t3;
			12: saidaB = t4;
			13: saidaB = t5;
			14: saidaB = t6;
			15: saidaB = t7;
			default:saidaB = entrada;
		endcase
	end

endmodule
