<root><simulation><result_generated_time />2023-11-08 22:06:31<layer><layer_spec />{'B': 1, 'K': 1001, 'C': 1024, 'OY': 1, 'OX': 1, 'IY': 1, 'IX': 1, 'FY': 1, 'FX': 1, 'SY': 1, 'SX': 1, 'SFY': 1, 'SFX': 1, 'G': 1}<im2col_enable />False<total_MAC_operation />1025024<total_data_size_element />{'W': 1025024, 'I': 1024, 'O': 1001}<total_data_reuse />{'W': 1, 'I': 1001.0, 'O': 1024}</layer><search_engine><mem_hierarchy_search><mode />fixed<mem_scheme_index />1/1</mem_hierarchy_search><spatial_mapping_search><mode />hint-driven search<spatial_mapping_hint_list />[[{'Col': ['OX']}, {'Row': ['OY']}]]<unrolling_scheme_index />1/1</spatial_mapping_search><temporal_mapping_search><mode />loma search<valid_temporal_mapping_found />336</temporal_mapping_search></search_engine><hw_spec><PE_array><precision_bit />{'W': 8, 'I': 8, 'O_partial': 8, 'O_final': 8}<MAC_array_size />{'Col': 32, 'Row': 32}</PE_array><memory_hierarchy><mem_name_in_the_hierarchy><W />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<I />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<O />['spad_32byte', 'buffer_2Mbyte', 'sram_big']</mem_name_in_the_hierarchy><mem_size_bit />{'W': [512, 33554432, 34359738368], 'I': [512, 33554432, 34359738368], 'O': [512, 33554432, 34359738368]}<mem_bw_bit_per_cycle_or_mem_wordlength />{'W': [[64, 64], [512, 512], [2048, 2048]], 'I': [[64, 64], [512, 512], [2048, 2048]], 'O': [[64, 64], [512, 512], [2048, 2048]]}<mem_access_energy_per_word />{'W': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'I': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'O': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]]}<mem_type />{'W': ['dp_sb', 'dp_db', 'dp_sb'], 'I': ['dp_sb', 'dp_db', 'dp_sb'], 'O': ['dp_sb', 'dp_db', 'dp_sb']}<mem_share />{0: [('W', 'buffer_2Mbyte'), ('I', 'buffer_2Mbyte'), ('O', 'buffer_2Mbyte')], 1: [('W', 'sram_big'), ('I', 'sram_big'), ('O', 'sram_big')]}<mem_area_single_module />{'W': [0.000693826, 27.0113, 93.2871], 'I': [0.000693826, 27.0113, 93.2871], 'O': [0.000693826, 27.0113, 93.2871]}<mem_unroll />{'W': [1, 1, 1], 'I': [1, 1, 1], 'O': [1, 1, 1]}</memory_hierarchy></hw_spec><results><basic_info><spatial_unrolling><W />[[[('OX', 1)], [('OY', 1)]], [], [], []]<I />[[], [[('OX', 1)], [('OY', 1)]], [], []]<O />[[], [[('OX', 1)], [('OY', 1)]], [], []]<greedy_mapping />False</spatial_unrolling><temporal_mapping><W />[[('K', 13), ('C', 4)], [('C', 16), ('K', 7), ('K', 11), ('C', 4), ('C', 4)], []]<I />[[('K', 13), ('C', 4), ('C', 16), ('K', 7), ('K', 11)], [('C', 4), ('C', 4)], []]<O />[[('K', 13), ('C', 4), ('C', 16)], [('K', 7), ('K', 11), ('C', 4), ('C', 4)], []]<fully_PE_level_output_stationary />False</temporal_mapping><data_reuse />{'W': [1.0, 1, 1, 1], 'I': [1.0, 1001.0, 1.0, 1.0], 'O': [1.0, 64, 16, 1]}<I_pr_diagonally_broadcast_or_fifo_effect />'I': [False, False, False, False]<used_mem_size_bit />{'W': [416, 8200192, 8200192], 'I': [512, 8192, 8192], 'O': [104, 8008, 8008], 'O_partial': [104, 8008, 0], 'O_final': [0, 0, 8008]}<actual_mem_utilization_individual />{'W': [0.81, 0.24, 0.0], 'I': [1.0, 0.0, 0.0], 'O': [0.2, 0.0, 0.0]}<actual_mem_utilization_shared />{'W': [0.81, 0.24, 0.0], 'I': [1.0, 0.24, 0.0], 'O': [0.2, 0.24, 0.0]}<effective_mem_size_bit />{'W': [32, 512512, 8200192], 'I': [512, 2048, 8192], 'O': [104, 8008, 8008], 'O_partial': [104, 8008, 0], 'O_final': [0, 0, 8008]}<total_unit_count />{'W': [1, 1, 1, 1], 'I': [1, 1, 1, 1], 'O': [1, 1, 1, 1]}<unique_unit_count />{'W': [1, 1, 1, 1], 'I': [1, 1, 1, 1], 'O': [1, 1, 1, 1]}<duplicate_unit_count />{'W': [1.0, 1.0, 1.0, 1.0], 'I': [1.0, 1.0, 1.0, 1.0], 'O': [1.0, 1.0, 1.0, 1.0]}<mem_access_count_elem><W />[[1025024, 1025024], [1025024, 1025024], [1025024, 0]]<I />[[78848, 1024], [1024, 1024], [1024, 0]]<O />[[(1024023, 1025024), (16016, 15015)], [(15015, 16016), (1001, 0)], [(0, 1001), (0, 0)]]<O_partial />[[(1024023, 1025024), (16016, 15015)], [(15015, 16016), (0, 0)], [(0, 0), (0, 0)]]<O_final />[[(0, 0), (0, 0)], [(0, 0), (1001, 0)], [(0, 1001), (0, 0)]]</mem_access_count_elem><mem_access_count_word><W />[[128128, 128128], [16016, 16016], [4004, 0]]<I />[[9856, 128], [16, 16], [4, 0]]<O />[[(128003, 128128), (2002, 1877)], [(235, 250), (16, 0)], [(0, 4), (0, 0)]]<O_partial />[([128003, 128128], [2002, 1877]), ([235, 250], [0, 0]), ([0, 0], [0, 0])]<O_final />[([0, 0], [0, 0]), ([0, 0], [16, 0]), ([0, 4], [0, 0])]</mem_access_count_word><mac_count><active />1025024<idle />1048599552</mac_count></basic_info><energy><total_energy />54679434.5<mem_energy_breakdown><W />[89.8, 3174.2, 5332.7]<I />[3.4, 3.2, 5.3]<O />[91.1, 49.6, 5.2]</mem_energy_breakdown><MAC_energy><active_MAC />2240702.5<idle_MAC />52429977.6<total />54670680.1</MAC_energy></energy><performance><mac_array_utilization><utilization_with_data_loading />0.001<utilization_without_data_loading />0.001<utilization_spatial />0.001<utilization_temporal_with_data_loading />0.9846<mac_utilize_temporal_without_data_loading />1.0</mac_array_utilization><latency><latency_cycle_with_data_loading />1041063<latency_cycle_without_data_loading />1025024<ideal_computing_cycle />1025024<data_loading><load_cycle_total />16039<load_cycle_individual />{'W': [7, 16016, 0], 'I': [8, 16, 0]}<load_cycle_combined />{'W': 16016, 'I': 16}</data_loading><mem_stalling><mem_stall_cycle_total />0<mem_stall_cycle_individual />{'W': [[-1025023], [-906706, -1005261], [-1025024, -1025024]], 'I': [[-1025023], [-12360, -12465], [-1025024, -1025024]], 'O': [[-1025024], [-1022560, -1025024], [-1025008, -1025020]]}<mem_stall_cycle_shared />{'W': [[-1025023], [-906706, 0], [0, 0]], 'I': [[-1025023], [-12360, 0], [0, 0]], 'O': [[-1025024], [-1022560, -1025024], [-1025008, -1025020]]}<latency_deep_analysis><data_size_each_level_unrolled />{'W': [416, 8200192, 8200192], 'I': [512, 8192, 8192], 'O': [104, 8008, 8008], 'O_partial': [104, 8008, 0], 'O_final': [0, 0, 8008]}<data_size_each_level_total />{'W': [416, 8200192, 8200192], 'I': [512, 8192, 8192], 'O': [104, 8008, 8008]}<loop_cycles_each_level />{'W': [52, 1025024, 1025024], 'I': [64064, 1025024, 1025024], 'O': [832, 1025024, 1025024]}<top_ir_loop_size />{'W': [1, 1, 1], 'I': [77, 1, 1], 'O': [64, 16, 1]}<req_aver_mem_bw />{'W': [[8.0, 8.0], [8.0, 8.0], [8.0, 8.0]], 'I': [[8.0, 0.0], [0.0, 0.0], [0.0, 0.0]], 'O': [[8.0, 0.1], [0.1, 0.0], [0.0, 0.0]]}<req_inst_mem_bw />{'W': [[8.0, 8.0], [8.0, 8.0], [8.0, 8.0]], 'I': [[8.0, 0.6], [0.6, 0.0], [0.0, 0.0]], 'O': [[8.0, 8.0], [8.0, 0.1], [0.1, 0.0]]}<req_mem_bw_bit_per_cycle_individual />{'W': [[8.0, 8.0], [8.0, 8.0], [8.0, 0]], 'I': [[8.0, 0.6], [0.6, 0.0], [0.0, 0]], 'O': [[8.0, 0.1], [0.1, 0.0], [0.0, 0]]}<req_mem_bw_bit_per_cycle_shared />{'W': [[8.0, 8.0], [8.7, 8.1], [8.0, 0.0]], 'I': [[8.0, 0.6], [8.7, 8.1], [8.0, 0.0]], 'O': [[8.0, 0.1], [8.7, 8.1], [8.0, 0.0]]}<output_distinguish />[('psum', 'psum'), ('psum', 'fsum'), ('fsum', 'fsum')]<mem_bw_requirement_meet />{'W': [[True, True], [True, True], [True, True]], 'I': [[True, True], [True, True], [True, True]], 'O': [[True, True], [True, True], [True, True]]}<trans_time_ideal />{'W': [[1, 1, 1025024], [52, 52, 19712], [1025024, 1025024, 1]], 'I': [[1, 1, 1025024], [832, 64064, 16], [1025024, 1025024, 1]], 'O': [[1, 1, 1025024], [832, 832, 1232], [1025024, 1025024, 1]]}<trans_time_real />{'W': [[0, 1, 1025024], [[6, 52, 19712], [1, 52, 19712]], [[16016, 1025024, 1], [4004, 1025024, 1]]], 'I': [[0, 1, 1025024], [[8, 64064, 16], [1, 64064, 16]], [[16, 1025024, 1], [4, 1025024, 1]]], 'O': [[0, 1, 1025024], [[2, 832, 1232], [0, 832, 1232]], [[16, 1025024, 1], [4, 1025024, 1]]]}<single_stall_cycle />{'W': [[-1], [-46, -51], [-1009008, -1021020]], 'I': [[-1], [-824, -831], [-1025008, -1025020]], 'O': [[-1], [-830, -832], [-1025008, -1025020]]}<single_stall_count />{'W': [1025023, 19711, 0], 'I': [1025023, 15, 0], 'O': [1025024, 1232, 1]}<mem_compute_overlap_cc_for_shared_mem />{0: {'W': [118266, 0], 'I': [120, 0], 'O': [2464, 16]}, 1: {'W': [0, 0], 'I': [0, 0], 'O': [16, 0]}}<mem_compute_overlap_stall_for_shared_mem_LH />{0: [[-904174, -1025024], [-1022560, -1025008]], 1: [[-1025024, -1025024], [-1025008, -1025024]]}</latency_deep_analysis></mem_stalling></latency></performance><area><total_area />120.3<mem_area />120.3<mem_area_percentage />100.0 %</area></results><elapsed_time_second />0</simulation></root>