

================================================================
== Vivado HLS Report for 'conv_2d_cl_array_array_ap_fixed_16u_config6_s'
================================================================
* Date:           Thu Oct 14 16:40:43 2021

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        myproject_prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 6.325 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |   Interval   | Pipeline|
    |   min   |   max   |    min   |    max   | min |   max  |   Type  |
    +---------+---------+----------+----------+-----+--------+---------+
    |      845|   196547| 5.345 us | 1.243 ms |  845|  196547|   none  |
    +---------+---------+----------+----------+-----+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name            |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- ReadInputHeight_ReadInputWidth  |      844|   196546| 5 ~ 1163 |          -|          -|   169|    no    |
        | + ReuseLoop                      |     1156|     1156|         6|          1|          1|  1152|    yes   |
        +----------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 6


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 13
* Pipeline : 1
  Pipeline-0 : II = 1, D = 6, States = { 7 8 9 10 11 12 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 13 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 7 
13 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %res_V_data_15_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 14 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %res_V_data_14_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 15 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %res_V_data_13_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 16 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %res_V_data_12_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 17 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %res_V_data_11_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 18 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %res_V_data_10_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 19 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %res_V_data_9_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 20 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %res_V_data_8_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 21 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %res_V_data_7_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 22 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %res_V_data_6_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 23 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %res_V_data_5_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 24 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %res_V_data_4_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 25 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %res_V_data_3_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 26 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %res_V_data_2_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 27 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %res_V_data_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 28 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %res_V_data_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 29 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %data_V_data_15_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 30 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %data_V_data_14_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 31 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %data_V_data_13_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 32 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %data_V_data_12_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 33 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %data_V_data_11_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 34 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %data_V_data_10_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 35 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %data_V_data_9_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 36 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %data_V_data_8_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 37 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %data_V_data_7_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 38 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %data_V_data_6_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 39 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %data_V_data_5_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 40 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %data_V_data_4_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 41 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %data_V_data_3_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 42 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %data_V_data_2_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 43 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %data_V_data_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 44 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %data_V_data_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 45 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%data_window_0_V_V = alloca i16, align 2" [firmware/nnet_utils/nnet_conv2d_stream.h:37]   --->   Operation 46 'alloca' 'data_window_0_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 10> <FIFO>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @data_window_LF_0_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 33, i32 33, i16* %data_window_0_V_V, i16* %data_window_0_V_V)"   --->   Operation 47 'specchannel' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %data_window_0_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 48 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%data_window_1_V_V = alloca i16, align 2" [firmware/nnet_utils/nnet_conv2d_stream.h:37]   --->   Operation 49 'alloca' 'data_window_1_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 10> <FIFO>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%empty_297 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @data_window_LF_1_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 33, i32 33, i16* %data_window_1_V_V, i16* %data_window_1_V_V)"   --->   Operation 50 'specchannel' 'empty_297' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %data_window_1_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 51 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%data_window_2_V_V = alloca i16, align 2" [firmware/nnet_utils/nnet_conv2d_stream.h:37]   --->   Operation 52 'alloca' 'data_window_2_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 10> <FIFO>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%empty_298 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @data_window_LF_2_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 33, i32 33, i16* %data_window_2_V_V, i16* %data_window_2_V_V)"   --->   Operation 53 'specchannel' 'empty_298' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %data_window_2_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 54 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%data_window_3_V_V = alloca i16, align 2" [firmware/nnet_utils/nnet_conv2d_stream.h:37]   --->   Operation 55 'alloca' 'data_window_3_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 10> <FIFO>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%empty_299 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @data_window_LF_3_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 33, i32 33, i16* %data_window_3_V_V, i16* %data_window_3_V_V)"   --->   Operation 56 'specchannel' 'empty_299' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %data_window_3_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 57 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%data_window_4_V_V = alloca i16, align 2" [firmware/nnet_utils/nnet_conv2d_stream.h:37]   --->   Operation 58 'alloca' 'data_window_4_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 10> <FIFO>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%empty_300 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @data_window_LF_4_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 33, i32 33, i16* %data_window_4_V_V, i16* %data_window_4_V_V)"   --->   Operation 59 'specchannel' 'empty_300' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %data_window_4_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 60 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%data_window_5_V_V = alloca i16, align 2" [firmware/nnet_utils/nnet_conv2d_stream.h:37]   --->   Operation 61 'alloca' 'data_window_5_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 10> <FIFO>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%empty_301 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @data_window_LF_5_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 33, i32 33, i16* %data_window_5_V_V, i16* %data_window_5_V_V)"   --->   Operation 62 'specchannel' 'empty_301' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %data_window_5_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 63 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%data_window_6_V_V = alloca i16, align 2" [firmware/nnet_utils/nnet_conv2d_stream.h:37]   --->   Operation 64 'alloca' 'data_window_6_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 10> <FIFO>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%empty_302 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @data_window_LF_6_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 33, i32 33, i16* %data_window_6_V_V, i16* %data_window_6_V_V)"   --->   Operation 65 'specchannel' 'empty_302' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %data_window_6_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 66 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%data_window_7_V_V = alloca i16, align 2" [firmware/nnet_utils/nnet_conv2d_stream.h:37]   --->   Operation 67 'alloca' 'data_window_7_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 10> <FIFO>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%empty_303 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @data_window_LF_7_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 33, i32 33, i16* %data_window_7_V_V, i16* %data_window_7_V_V)"   --->   Operation 68 'specchannel' 'empty_303' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %data_window_7_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 69 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%data_window_8_V_V = alloca i16, align 2" [firmware/nnet_utils/nnet_conv2d_stream.h:37]   --->   Operation 70 'alloca' 'data_window_8_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 10> <FIFO>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%empty_304 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @data_window_LF_8_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 33, i32 33, i16* %data_window_8_V_V, i16* %data_window_8_V_V)"   --->   Operation 71 'specchannel' 'empty_304' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %data_window_8_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 72 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%data_window_9_V_V = alloca i16, align 2" [firmware/nnet_utils/nnet_conv2d_stream.h:37]   --->   Operation 73 'alloca' 'data_window_9_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 10> <FIFO>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%empty_305 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @data_window_LF_9_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 33, i32 33, i16* %data_window_9_V_V, i16* %data_window_9_V_V)"   --->   Operation 74 'specchannel' 'empty_305' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %data_window_9_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 75 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%data_window_10_V_V = alloca i16, align 2" [firmware/nnet_utils/nnet_conv2d_stream.h:37]   --->   Operation 76 'alloca' 'data_window_10_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 10> <FIFO>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%empty_306 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @data_window_LF_10_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 33, i32 33, i16* %data_window_10_V_V, i16* %data_window_10_V_V)"   --->   Operation 77 'specchannel' 'empty_306' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %data_window_10_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 78 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%data_window_11_V_V = alloca i16, align 2" [firmware/nnet_utils/nnet_conv2d_stream.h:37]   --->   Operation 79 'alloca' 'data_window_11_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 10> <FIFO>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%empty_307 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @data_window_LF_11_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 33, i32 33, i16* %data_window_11_V_V, i16* %data_window_11_V_V)"   --->   Operation 80 'specchannel' 'empty_307' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %data_window_11_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 81 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%data_window_12_V_V = alloca i16, align 2" [firmware/nnet_utils/nnet_conv2d_stream.h:37]   --->   Operation 82 'alloca' 'data_window_12_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 10> <FIFO>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%empty_308 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @data_window_LF_12_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 33, i32 33, i16* %data_window_12_V_V, i16* %data_window_12_V_V)"   --->   Operation 83 'specchannel' 'empty_308' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %data_window_12_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 84 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%data_window_13_V_V = alloca i16, align 2" [firmware/nnet_utils/nnet_conv2d_stream.h:37]   --->   Operation 85 'alloca' 'data_window_13_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 10> <FIFO>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%empty_309 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @data_window_LF_13_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 33, i32 33, i16* %data_window_13_V_V, i16* %data_window_13_V_V)"   --->   Operation 86 'specchannel' 'empty_309' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %data_window_13_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 87 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%data_window_14_V_V = alloca i16, align 2" [firmware/nnet_utils/nnet_conv2d_stream.h:37]   --->   Operation 88 'alloca' 'data_window_14_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 10> <FIFO>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%empty_310 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @data_window_LF_14_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 33, i32 33, i16* %data_window_14_V_V, i16* %data_window_14_V_V)"   --->   Operation 89 'specchannel' 'empty_310' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %data_window_14_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 90 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%data_window_15_V_V = alloca i16, align 2" [firmware/nnet_utils/nnet_conv2d_stream.h:37]   --->   Operation 91 'alloca' 'data_window_15_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 10> <FIFO>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%empty_311 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @data_window_LF_15_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 33, i32 33, i16* %data_window_15_V_V, i16* %data_window_15_V_V)"   --->   Operation 92 'specchannel' 'empty_311' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %data_window_15_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 93 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%data_window_16_V_V = alloca i16, align 2" [firmware/nnet_utils/nnet_conv2d_stream.h:37]   --->   Operation 94 'alloca' 'data_window_16_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 10> <FIFO>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%empty_312 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @data_window_LF_16_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 33, i32 33, i16* %data_window_16_V_V, i16* %data_window_16_V_V)"   --->   Operation 95 'specchannel' 'empty_312' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %data_window_16_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 96 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%data_window_17_V_V = alloca i16, align 2" [firmware/nnet_utils/nnet_conv2d_stream.h:37]   --->   Operation 97 'alloca' 'data_window_17_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 10> <FIFO>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%empty_313 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @data_window_LF_17_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 33, i32 33, i16* %data_window_17_V_V, i16* %data_window_17_V_V)"   --->   Operation 98 'specchannel' 'empty_313' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %data_window_17_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 99 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%data_window_18_V_V = alloca i16, align 2" [firmware/nnet_utils/nnet_conv2d_stream.h:37]   --->   Operation 100 'alloca' 'data_window_18_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 10> <FIFO>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%empty_314 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @data_window_LF_18_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 33, i32 33, i16* %data_window_18_V_V, i16* %data_window_18_V_V)"   --->   Operation 101 'specchannel' 'empty_314' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %data_window_18_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 102 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%data_window_19_V_V = alloca i16, align 2" [firmware/nnet_utils/nnet_conv2d_stream.h:37]   --->   Operation 103 'alloca' 'data_window_19_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 10> <FIFO>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "%empty_315 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @data_window_LF_19_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 33, i32 33, i16* %data_window_19_V_V, i16* %data_window_19_V_V)"   --->   Operation 104 'specchannel' 'empty_315' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %data_window_19_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 105 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "%data_window_20_V_V = alloca i16, align 2" [firmware/nnet_utils/nnet_conv2d_stream.h:37]   --->   Operation 106 'alloca' 'data_window_20_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 10> <FIFO>
ST_1 : Operation 107 [1/1] (0.00ns)   --->   "%empty_316 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @data_window_LF_20_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 33, i32 33, i16* %data_window_20_V_V, i16* %data_window_20_V_V)"   --->   Operation 107 'specchannel' 'empty_316' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 108 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %data_window_20_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 108 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 109 [1/1] (0.00ns)   --->   "%data_window_21_V_V = alloca i16, align 2" [firmware/nnet_utils/nnet_conv2d_stream.h:37]   --->   Operation 109 'alloca' 'data_window_21_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 10> <FIFO>
ST_1 : Operation 110 [1/1] (0.00ns)   --->   "%empty_317 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @data_window_LF_21_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 33, i32 33, i16* %data_window_21_V_V, i16* %data_window_21_V_V)"   --->   Operation 110 'specchannel' 'empty_317' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 111 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %data_window_21_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 111 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 112 [1/1] (0.00ns)   --->   "%data_window_22_V_V = alloca i16, align 2" [firmware/nnet_utils/nnet_conv2d_stream.h:37]   --->   Operation 112 'alloca' 'data_window_22_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 10> <FIFO>
ST_1 : Operation 113 [1/1] (0.00ns)   --->   "%empty_318 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @data_window_LF_22_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 33, i32 33, i16* %data_window_22_V_V, i16* %data_window_22_V_V)"   --->   Operation 113 'specchannel' 'empty_318' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 114 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %data_window_22_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 114 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 115 [1/1] (0.00ns)   --->   "%data_window_23_V_V = alloca i16, align 2" [firmware/nnet_utils/nnet_conv2d_stream.h:37]   --->   Operation 115 'alloca' 'data_window_23_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 10> <FIFO>
ST_1 : Operation 116 [1/1] (0.00ns)   --->   "%empty_319 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @data_window_LF_23_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 33, i32 33, i16* %data_window_23_V_V, i16* %data_window_23_V_V)"   --->   Operation 116 'specchannel' 'empty_319' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 117 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %data_window_23_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 117 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 118 [1/1] (0.00ns)   --->   "%data_window_24_V_V = alloca i16, align 2" [firmware/nnet_utils/nnet_conv2d_stream.h:37]   --->   Operation 118 'alloca' 'data_window_24_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 10> <FIFO>
ST_1 : Operation 119 [1/1] (0.00ns)   --->   "%empty_320 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @data_window_LF_24_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 33, i32 33, i16* %data_window_24_V_V, i16* %data_window_24_V_V)"   --->   Operation 119 'specchannel' 'empty_320' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 120 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %data_window_24_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 120 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 121 [1/1] (0.00ns)   --->   "%data_window_25_V_V = alloca i16, align 2" [firmware/nnet_utils/nnet_conv2d_stream.h:37]   --->   Operation 121 'alloca' 'data_window_25_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 10> <FIFO>
ST_1 : Operation 122 [1/1] (0.00ns)   --->   "%empty_321 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @data_window_LF_25_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 33, i32 33, i16* %data_window_25_V_V, i16* %data_window_25_V_V)"   --->   Operation 122 'specchannel' 'empty_321' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 123 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %data_window_25_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 123 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 124 [1/1] (0.00ns)   --->   "%data_window_26_V_V = alloca i16, align 2" [firmware/nnet_utils/nnet_conv2d_stream.h:37]   --->   Operation 124 'alloca' 'data_window_26_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 10> <FIFO>
ST_1 : Operation 125 [1/1] (0.00ns)   --->   "%empty_322 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @data_window_LF_26_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 33, i32 33, i16* %data_window_26_V_V, i16* %data_window_26_V_V)"   --->   Operation 125 'specchannel' 'empty_322' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 126 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %data_window_26_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 126 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 127 [1/1] (0.00ns)   --->   "%data_window_27_V_V = alloca i16, align 2" [firmware/nnet_utils/nnet_conv2d_stream.h:37]   --->   Operation 127 'alloca' 'data_window_27_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 10> <FIFO>
ST_1 : Operation 128 [1/1] (0.00ns)   --->   "%empty_323 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @data_window_LF_27_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 33, i32 33, i16* %data_window_27_V_V, i16* %data_window_27_V_V)"   --->   Operation 128 'specchannel' 'empty_323' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 129 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %data_window_27_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 129 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 130 [1/1] (0.00ns)   --->   "%data_window_28_V_V = alloca i16, align 2" [firmware/nnet_utils/nnet_conv2d_stream.h:37]   --->   Operation 130 'alloca' 'data_window_28_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 10> <FIFO>
ST_1 : Operation 131 [1/1] (0.00ns)   --->   "%empty_324 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @data_window_LF_28_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 33, i32 33, i16* %data_window_28_V_V, i16* %data_window_28_V_V)"   --->   Operation 131 'specchannel' 'empty_324' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 132 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %data_window_28_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 132 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 133 [1/1] (0.00ns)   --->   "%data_window_29_V_V = alloca i16, align 2" [firmware/nnet_utils/nnet_conv2d_stream.h:37]   --->   Operation 133 'alloca' 'data_window_29_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 10> <FIFO>
ST_1 : Operation 134 [1/1] (0.00ns)   --->   "%empty_325 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @data_window_LF_29_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 33, i32 33, i16* %data_window_29_V_V, i16* %data_window_29_V_V)"   --->   Operation 134 'specchannel' 'empty_325' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 135 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %data_window_29_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 135 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 136 [1/1] (0.00ns)   --->   "%data_window_30_V_V = alloca i16, align 2" [firmware/nnet_utils/nnet_conv2d_stream.h:37]   --->   Operation 136 'alloca' 'data_window_30_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 10> <FIFO>
ST_1 : Operation 137 [1/1] (0.00ns)   --->   "%empty_326 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @data_window_LF_30_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 33, i32 33, i16* %data_window_30_V_V, i16* %data_window_30_V_V)"   --->   Operation 137 'specchannel' 'empty_326' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 138 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %data_window_30_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 138 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 139 [1/1] (0.00ns)   --->   "%data_window_31_V_V = alloca i16, align 2" [firmware/nnet_utils/nnet_conv2d_stream.h:37]   --->   Operation 139 'alloca' 'data_window_31_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 10> <FIFO>
ST_1 : Operation 140 [1/1] (0.00ns)   --->   "%empty_327 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @data_window_LF_31_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 33, i32 33, i16* %data_window_31_V_V, i16* %data_window_31_V_V)"   --->   Operation 140 'specchannel' 'empty_327' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 141 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %data_window_31_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 141 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 142 [1/1] (0.00ns)   --->   "%data_window_32_V_V = alloca i16, align 2" [firmware/nnet_utils/nnet_conv2d_stream.h:37]   --->   Operation 142 'alloca' 'data_window_32_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 10> <FIFO>
ST_1 : Operation 143 [1/1] (0.00ns)   --->   "%empty_328 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @data_window_LF_32_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 33, i32 33, i16* %data_window_32_V_V, i16* %data_window_32_V_V)"   --->   Operation 143 'specchannel' 'empty_328' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 144 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %data_window_32_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 144 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 145 [1/1] (0.00ns)   --->   "%data_window_33_V_V = alloca i16, align 2" [firmware/nnet_utils/nnet_conv2d_stream.h:37]   --->   Operation 145 'alloca' 'data_window_33_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 10> <FIFO>
ST_1 : Operation 146 [1/1] (0.00ns)   --->   "%empty_329 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @data_window_LF_33_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 33, i32 33, i16* %data_window_33_V_V, i16* %data_window_33_V_V)"   --->   Operation 146 'specchannel' 'empty_329' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 147 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %data_window_33_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 147 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 148 [1/1] (0.00ns)   --->   "%data_window_34_V_V = alloca i16, align 2" [firmware/nnet_utils/nnet_conv2d_stream.h:37]   --->   Operation 148 'alloca' 'data_window_34_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 10> <FIFO>
ST_1 : Operation 149 [1/1] (0.00ns)   --->   "%empty_330 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @data_window_LF_34_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 33, i32 33, i16* %data_window_34_V_V, i16* %data_window_34_V_V)"   --->   Operation 149 'specchannel' 'empty_330' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 150 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %data_window_34_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 150 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 151 [1/1] (0.00ns)   --->   "%data_window_35_V_V = alloca i16, align 2" [firmware/nnet_utils/nnet_conv2d_stream.h:37]   --->   Operation 151 'alloca' 'data_window_35_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 10> <FIFO>
ST_1 : Operation 152 [1/1] (0.00ns)   --->   "%empty_331 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @data_window_LF_35_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 33, i32 33, i16* %data_window_35_V_V, i16* %data_window_35_V_V)"   --->   Operation 152 'specchannel' 'empty_331' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 153 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %data_window_35_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 153 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 154 [1/1] (0.00ns)   --->   "%data_window_36_V_V = alloca i16, align 2" [firmware/nnet_utils/nnet_conv2d_stream.h:37]   --->   Operation 154 'alloca' 'data_window_36_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 10> <FIFO>
ST_1 : Operation 155 [1/1] (0.00ns)   --->   "%empty_332 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @data_window_LF_36_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 33, i32 33, i16* %data_window_36_V_V, i16* %data_window_36_V_V)"   --->   Operation 155 'specchannel' 'empty_332' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 156 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %data_window_36_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 156 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 157 [1/1] (0.00ns)   --->   "%data_window_37_V_V = alloca i16, align 2" [firmware/nnet_utils/nnet_conv2d_stream.h:37]   --->   Operation 157 'alloca' 'data_window_37_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 10> <FIFO>
ST_1 : Operation 158 [1/1] (0.00ns)   --->   "%empty_333 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @data_window_LF_37_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 33, i32 33, i16* %data_window_37_V_V, i16* %data_window_37_V_V)"   --->   Operation 158 'specchannel' 'empty_333' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 159 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %data_window_37_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 159 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 160 [1/1] (0.00ns)   --->   "%data_window_38_V_V = alloca i16, align 2" [firmware/nnet_utils/nnet_conv2d_stream.h:37]   --->   Operation 160 'alloca' 'data_window_38_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 10> <FIFO>
ST_1 : Operation 161 [1/1] (0.00ns)   --->   "%empty_334 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @data_window_LF_38_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 33, i32 33, i16* %data_window_38_V_V, i16* %data_window_38_V_V)"   --->   Operation 161 'specchannel' 'empty_334' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 162 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %data_window_38_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 162 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 163 [1/1] (0.00ns)   --->   "%data_window_39_V_V = alloca i16, align 2" [firmware/nnet_utils/nnet_conv2d_stream.h:37]   --->   Operation 163 'alloca' 'data_window_39_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 10> <FIFO>
ST_1 : Operation 164 [1/1] (0.00ns)   --->   "%empty_335 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @data_window_LF_39_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 33, i32 33, i16* %data_window_39_V_V, i16* %data_window_39_V_V)"   --->   Operation 164 'specchannel' 'empty_335' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 165 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %data_window_39_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 165 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 166 [1/1] (0.00ns)   --->   "%data_window_40_V_V = alloca i16, align 2" [firmware/nnet_utils/nnet_conv2d_stream.h:37]   --->   Operation 166 'alloca' 'data_window_40_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 10> <FIFO>
ST_1 : Operation 167 [1/1] (0.00ns)   --->   "%empty_336 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @data_window_LF_40_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 33, i32 33, i16* %data_window_40_V_V, i16* %data_window_40_V_V)"   --->   Operation 167 'specchannel' 'empty_336' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 168 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %data_window_40_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 168 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 169 [1/1] (0.00ns)   --->   "%data_window_41_V_V = alloca i16, align 2" [firmware/nnet_utils/nnet_conv2d_stream.h:37]   --->   Operation 169 'alloca' 'data_window_41_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 10> <FIFO>
ST_1 : Operation 170 [1/1] (0.00ns)   --->   "%empty_337 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @data_window_LF_41_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 33, i32 33, i16* %data_window_41_V_V, i16* %data_window_41_V_V)"   --->   Operation 170 'specchannel' 'empty_337' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 171 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %data_window_41_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 171 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 172 [1/1] (0.00ns)   --->   "%data_window_42_V_V = alloca i16, align 2" [firmware/nnet_utils/nnet_conv2d_stream.h:37]   --->   Operation 172 'alloca' 'data_window_42_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 10> <FIFO>
ST_1 : Operation 173 [1/1] (0.00ns)   --->   "%empty_338 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @data_window_LF_42_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 33, i32 33, i16* %data_window_42_V_V, i16* %data_window_42_V_V)"   --->   Operation 173 'specchannel' 'empty_338' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 174 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %data_window_42_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 174 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 175 [1/1] (0.00ns)   --->   "%data_window_43_V_V = alloca i16, align 2" [firmware/nnet_utils/nnet_conv2d_stream.h:37]   --->   Operation 175 'alloca' 'data_window_43_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 10> <FIFO>
ST_1 : Operation 176 [1/1] (0.00ns)   --->   "%empty_339 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @data_window_LF_43_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 33, i32 33, i16* %data_window_43_V_V, i16* %data_window_43_V_V)"   --->   Operation 176 'specchannel' 'empty_339' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 177 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %data_window_43_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 177 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 178 [1/1] (0.00ns)   --->   "%data_window_44_V_V = alloca i16, align 2" [firmware/nnet_utils/nnet_conv2d_stream.h:37]   --->   Operation 178 'alloca' 'data_window_44_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 10> <FIFO>
ST_1 : Operation 179 [1/1] (0.00ns)   --->   "%empty_340 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @data_window_LF_44_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 33, i32 33, i16* %data_window_44_V_V, i16* %data_window_44_V_V)"   --->   Operation 179 'specchannel' 'empty_340' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 180 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %data_window_44_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 180 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 181 [1/1] (0.00ns)   --->   "%data_window_45_V_V = alloca i16, align 2" [firmware/nnet_utils/nnet_conv2d_stream.h:37]   --->   Operation 181 'alloca' 'data_window_45_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 10> <FIFO>
ST_1 : Operation 182 [1/1] (0.00ns)   --->   "%empty_341 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @data_window_LF_45_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 33, i32 33, i16* %data_window_45_V_V, i16* %data_window_45_V_V)"   --->   Operation 182 'specchannel' 'empty_341' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 183 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %data_window_45_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 183 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 184 [1/1] (0.00ns)   --->   "%data_window_46_V_V = alloca i16, align 2" [firmware/nnet_utils/nnet_conv2d_stream.h:37]   --->   Operation 184 'alloca' 'data_window_46_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 10> <FIFO>
ST_1 : Operation 185 [1/1] (0.00ns)   --->   "%empty_342 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @data_window_LF_46_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 33, i32 33, i16* %data_window_46_V_V, i16* %data_window_46_V_V)"   --->   Operation 185 'specchannel' 'empty_342' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 186 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %data_window_46_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 186 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 187 [1/1] (0.00ns)   --->   "%data_window_47_V_V = alloca i16, align 2" [firmware/nnet_utils/nnet_conv2d_stream.h:37]   --->   Operation 187 'alloca' 'data_window_47_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 10> <FIFO>
ST_1 : Operation 188 [1/1] (0.00ns)   --->   "%empty_343 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @data_window_LF_47_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 33, i32 33, i16* %data_window_47_V_V, i16* %data_window_47_V_V)"   --->   Operation 188 'specchannel' 'empty_343' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 189 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %data_window_47_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 189 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 190 [1/1] (0.00ns)   --->   "%data_window_48_V_V = alloca i16, align 2" [firmware/nnet_utils/nnet_conv2d_stream.h:37]   --->   Operation 190 'alloca' 'data_window_48_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 10> <FIFO>
ST_1 : Operation 191 [1/1] (0.00ns)   --->   "%empty_344 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @data_window_LF_48_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 33, i32 33, i16* %data_window_48_V_V, i16* %data_window_48_V_V)"   --->   Operation 191 'specchannel' 'empty_344' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 192 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %data_window_48_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 192 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 193 [1/1] (0.00ns)   --->   "%data_window_49_V_V = alloca i16, align 2" [firmware/nnet_utils/nnet_conv2d_stream.h:37]   --->   Operation 193 'alloca' 'data_window_49_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 10> <FIFO>
ST_1 : Operation 194 [1/1] (0.00ns)   --->   "%empty_345 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @data_window_LF_49_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 33, i32 33, i16* %data_window_49_V_V, i16* %data_window_49_V_V)"   --->   Operation 194 'specchannel' 'empty_345' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 195 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %data_window_49_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 195 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 196 [1/1] (0.00ns)   --->   "%data_window_50_V_V = alloca i16, align 2" [firmware/nnet_utils/nnet_conv2d_stream.h:37]   --->   Operation 196 'alloca' 'data_window_50_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 10> <FIFO>
ST_1 : Operation 197 [1/1] (0.00ns)   --->   "%empty_346 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @data_window_LF_50_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 33, i32 33, i16* %data_window_50_V_V, i16* %data_window_50_V_V)"   --->   Operation 197 'specchannel' 'empty_346' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 198 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %data_window_50_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 198 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 199 [1/1] (0.00ns)   --->   "%data_window_51_V_V = alloca i16, align 2" [firmware/nnet_utils/nnet_conv2d_stream.h:37]   --->   Operation 199 'alloca' 'data_window_51_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 10> <FIFO>
ST_1 : Operation 200 [1/1] (0.00ns)   --->   "%empty_347 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @data_window_LF_51_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 33, i32 33, i16* %data_window_51_V_V, i16* %data_window_51_V_V)"   --->   Operation 200 'specchannel' 'empty_347' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 201 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %data_window_51_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 201 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 202 [1/1] (0.00ns)   --->   "%data_window_52_V_V = alloca i16, align 2" [firmware/nnet_utils/nnet_conv2d_stream.h:37]   --->   Operation 202 'alloca' 'data_window_52_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 10> <FIFO>
ST_1 : Operation 203 [1/1] (0.00ns)   --->   "%empty_348 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @data_window_LF_52_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 33, i32 33, i16* %data_window_52_V_V, i16* %data_window_52_V_V)"   --->   Operation 203 'specchannel' 'empty_348' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 204 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %data_window_52_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 204 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 205 [1/1] (0.00ns)   --->   "%data_window_53_V_V = alloca i16, align 2" [firmware/nnet_utils/nnet_conv2d_stream.h:37]   --->   Operation 205 'alloca' 'data_window_53_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 10> <FIFO>
ST_1 : Operation 206 [1/1] (0.00ns)   --->   "%empty_349 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @data_window_LF_53_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 33, i32 33, i16* %data_window_53_V_V, i16* %data_window_53_V_V)"   --->   Operation 206 'specchannel' 'empty_349' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 207 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %data_window_53_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 207 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 208 [1/1] (0.00ns)   --->   "%data_window_54_V_V = alloca i16, align 2" [firmware/nnet_utils/nnet_conv2d_stream.h:37]   --->   Operation 208 'alloca' 'data_window_54_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 10> <FIFO>
ST_1 : Operation 209 [1/1] (0.00ns)   --->   "%empty_350 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @data_window_LF_54_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 33, i32 33, i16* %data_window_54_V_V, i16* %data_window_54_V_V)"   --->   Operation 209 'specchannel' 'empty_350' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 210 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %data_window_54_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 210 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 211 [1/1] (0.00ns)   --->   "%data_window_55_V_V = alloca i16, align 2" [firmware/nnet_utils/nnet_conv2d_stream.h:37]   --->   Operation 211 'alloca' 'data_window_55_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 10> <FIFO>
ST_1 : Operation 212 [1/1] (0.00ns)   --->   "%empty_351 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @data_window_LF_55_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 33, i32 33, i16* %data_window_55_V_V, i16* %data_window_55_V_V)"   --->   Operation 212 'specchannel' 'empty_351' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 213 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %data_window_55_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 213 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 214 [1/1] (0.00ns)   --->   "%data_window_56_V_V = alloca i16, align 2" [firmware/nnet_utils/nnet_conv2d_stream.h:37]   --->   Operation 214 'alloca' 'data_window_56_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 10> <FIFO>
ST_1 : Operation 215 [1/1] (0.00ns)   --->   "%empty_352 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @data_window_LF_56_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 33, i32 33, i16* %data_window_56_V_V, i16* %data_window_56_V_V)"   --->   Operation 215 'specchannel' 'empty_352' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 216 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %data_window_56_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 216 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 217 [1/1] (0.00ns)   --->   "%data_window_57_V_V = alloca i16, align 2" [firmware/nnet_utils/nnet_conv2d_stream.h:37]   --->   Operation 217 'alloca' 'data_window_57_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 10> <FIFO>
ST_1 : Operation 218 [1/1] (0.00ns)   --->   "%empty_353 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @data_window_LF_57_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 33, i32 33, i16* %data_window_57_V_V, i16* %data_window_57_V_V)"   --->   Operation 218 'specchannel' 'empty_353' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 219 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %data_window_57_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 219 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 220 [1/1] (0.00ns)   --->   "%data_window_58_V_V = alloca i16, align 2" [firmware/nnet_utils/nnet_conv2d_stream.h:37]   --->   Operation 220 'alloca' 'data_window_58_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 10> <FIFO>
ST_1 : Operation 221 [1/1] (0.00ns)   --->   "%empty_354 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @data_window_LF_58_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 33, i32 33, i16* %data_window_58_V_V, i16* %data_window_58_V_V)"   --->   Operation 221 'specchannel' 'empty_354' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 222 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %data_window_58_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 222 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 223 [1/1] (0.00ns)   --->   "%data_window_59_V_V = alloca i16, align 2" [firmware/nnet_utils/nnet_conv2d_stream.h:37]   --->   Operation 223 'alloca' 'data_window_59_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 10> <FIFO>
ST_1 : Operation 224 [1/1] (0.00ns)   --->   "%empty_355 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @data_window_LF_59_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 33, i32 33, i16* %data_window_59_V_V, i16* %data_window_59_V_V)"   --->   Operation 224 'specchannel' 'empty_355' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 225 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %data_window_59_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 225 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 226 [1/1] (0.00ns)   --->   "%data_window_60_V_V = alloca i16, align 2" [firmware/nnet_utils/nnet_conv2d_stream.h:37]   --->   Operation 226 'alloca' 'data_window_60_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 10> <FIFO>
ST_1 : Operation 227 [1/1] (0.00ns)   --->   "%empty_356 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @data_window_LF_60_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 33, i32 33, i16* %data_window_60_V_V, i16* %data_window_60_V_V)"   --->   Operation 227 'specchannel' 'empty_356' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 228 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %data_window_60_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 228 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 229 [1/1] (0.00ns)   --->   "%data_window_61_V_V = alloca i16, align 2" [firmware/nnet_utils/nnet_conv2d_stream.h:37]   --->   Operation 229 'alloca' 'data_window_61_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 10> <FIFO>
ST_1 : Operation 230 [1/1] (0.00ns)   --->   "%empty_357 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @data_window_LF_61_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 33, i32 33, i16* %data_window_61_V_V, i16* %data_window_61_V_V)"   --->   Operation 230 'specchannel' 'empty_357' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 231 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %data_window_61_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 231 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 232 [1/1] (0.00ns)   --->   "%data_window_62_V_V = alloca i16, align 2" [firmware/nnet_utils/nnet_conv2d_stream.h:37]   --->   Operation 232 'alloca' 'data_window_62_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 10> <FIFO>
ST_1 : Operation 233 [1/1] (0.00ns)   --->   "%empty_358 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @data_window_LF_62_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 33, i32 33, i16* %data_window_62_V_V, i16* %data_window_62_V_V)"   --->   Operation 233 'specchannel' 'empty_358' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 234 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %data_window_62_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 234 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 235 [1/1] (0.00ns)   --->   "%data_window_63_V_V = alloca i16, align 2" [firmware/nnet_utils/nnet_conv2d_stream.h:37]   --->   Operation 235 'alloca' 'data_window_63_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 10> <FIFO>
ST_1 : Operation 236 [1/1] (0.00ns)   --->   "%empty_359 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @data_window_LF_63_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 33, i32 33, i16* %data_window_63_V_V, i16* %data_window_63_V_V)"   --->   Operation 236 'specchannel' 'empty_359' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 237 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %data_window_63_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 237 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 238 [1/1] (0.00ns)   --->   "%data_window_64_V_V = alloca i16, align 2" [firmware/nnet_utils/nnet_conv2d_stream.h:37]   --->   Operation 238 'alloca' 'data_window_64_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 10> <FIFO>
ST_1 : Operation 239 [1/1] (0.00ns)   --->   "%empty_360 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @data_window_LF_64_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 33, i32 33, i16* %data_window_64_V_V, i16* %data_window_64_V_V)"   --->   Operation 239 'specchannel' 'empty_360' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 240 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %data_window_64_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 240 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 241 [1/1] (0.00ns)   --->   "%data_window_65_V_V = alloca i16, align 2" [firmware/nnet_utils/nnet_conv2d_stream.h:37]   --->   Operation 241 'alloca' 'data_window_65_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 10> <FIFO>
ST_1 : Operation 242 [1/1] (0.00ns)   --->   "%empty_361 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @data_window_LF_65_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 33, i32 33, i16* %data_window_65_V_V, i16* %data_window_65_V_V)"   --->   Operation 242 'specchannel' 'empty_361' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 243 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %data_window_65_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 243 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 244 [1/1] (0.00ns)   --->   "%data_window_66_V_V = alloca i16, align 2" [firmware/nnet_utils/nnet_conv2d_stream.h:37]   --->   Operation 244 'alloca' 'data_window_66_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 10> <FIFO>
ST_1 : Operation 245 [1/1] (0.00ns)   --->   "%empty_362 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @data_window_LF_66_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 33, i32 33, i16* %data_window_66_V_V, i16* %data_window_66_V_V)"   --->   Operation 245 'specchannel' 'empty_362' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 246 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %data_window_66_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 246 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 247 [1/1] (0.00ns)   --->   "%data_window_67_V_V = alloca i16, align 2" [firmware/nnet_utils/nnet_conv2d_stream.h:37]   --->   Operation 247 'alloca' 'data_window_67_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 10> <FIFO>
ST_1 : Operation 248 [1/1] (0.00ns)   --->   "%empty_363 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @data_window_LF_67_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 33, i32 33, i16* %data_window_67_V_V, i16* %data_window_67_V_V)"   --->   Operation 248 'specchannel' 'empty_363' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 249 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %data_window_67_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 249 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 250 [1/1] (0.00ns)   --->   "%data_window_68_V_V = alloca i16, align 2" [firmware/nnet_utils/nnet_conv2d_stream.h:37]   --->   Operation 250 'alloca' 'data_window_68_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 10> <FIFO>
ST_1 : Operation 251 [1/1] (0.00ns)   --->   "%empty_364 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @data_window_LF_68_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 33, i32 33, i16* %data_window_68_V_V, i16* %data_window_68_V_V)"   --->   Operation 251 'specchannel' 'empty_364' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 252 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %data_window_68_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 252 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 253 [1/1] (0.00ns)   --->   "%data_window_69_V_V = alloca i16, align 2" [firmware/nnet_utils/nnet_conv2d_stream.h:37]   --->   Operation 253 'alloca' 'data_window_69_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 10> <FIFO>
ST_1 : Operation 254 [1/1] (0.00ns)   --->   "%empty_365 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @data_window_LF_69_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 33, i32 33, i16* %data_window_69_V_V, i16* %data_window_69_V_V)"   --->   Operation 254 'specchannel' 'empty_365' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 255 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %data_window_69_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 255 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 256 [1/1] (0.00ns)   --->   "%data_window_70_V_V = alloca i16, align 2" [firmware/nnet_utils/nnet_conv2d_stream.h:37]   --->   Operation 256 'alloca' 'data_window_70_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 10> <FIFO>
ST_1 : Operation 257 [1/1] (0.00ns)   --->   "%empty_366 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @data_window_LF_70_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 33, i32 33, i16* %data_window_70_V_V, i16* %data_window_70_V_V)"   --->   Operation 257 'specchannel' 'empty_366' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 258 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %data_window_70_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 258 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 259 [1/1] (0.00ns)   --->   "%data_window_71_V_V = alloca i16, align 2" [firmware/nnet_utils/nnet_conv2d_stream.h:37]   --->   Operation 259 'alloca' 'data_window_71_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 10> <FIFO>
ST_1 : Operation 260 [1/1] (0.00ns)   --->   "%empty_367 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @data_window_LF_71_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 33, i32 33, i16* %data_window_71_V_V, i16* %data_window_71_V_V)"   --->   Operation 260 'specchannel' 'empty_367' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 261 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %data_window_71_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 261 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 262 [1/1] (0.00ns)   --->   "%data_window_72_V_V = alloca i16, align 2" [firmware/nnet_utils/nnet_conv2d_stream.h:37]   --->   Operation 262 'alloca' 'data_window_72_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 10> <FIFO>
ST_1 : Operation 263 [1/1] (0.00ns)   --->   "%empty_368 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @data_window_LF_72_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 33, i32 33, i16* %data_window_72_V_V, i16* %data_window_72_V_V)"   --->   Operation 263 'specchannel' 'empty_368' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 264 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %data_window_72_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 264 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 265 [1/1] (0.00ns)   --->   "%data_window_73_V_V = alloca i16, align 2" [firmware/nnet_utils/nnet_conv2d_stream.h:37]   --->   Operation 265 'alloca' 'data_window_73_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 10> <FIFO>
ST_1 : Operation 266 [1/1] (0.00ns)   --->   "%empty_369 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @data_window_LF_73_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 33, i32 33, i16* %data_window_73_V_V, i16* %data_window_73_V_V)"   --->   Operation 266 'specchannel' 'empty_369' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 267 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %data_window_73_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 267 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 268 [1/1] (0.00ns)   --->   "%data_window_74_V_V = alloca i16, align 2" [firmware/nnet_utils/nnet_conv2d_stream.h:37]   --->   Operation 268 'alloca' 'data_window_74_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 10> <FIFO>
ST_1 : Operation 269 [1/1] (0.00ns)   --->   "%empty_370 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @data_window_LF_74_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 33, i32 33, i16* %data_window_74_V_V, i16* %data_window_74_V_V)"   --->   Operation 269 'specchannel' 'empty_370' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 270 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %data_window_74_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 270 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 271 [1/1] (0.00ns)   --->   "%data_window_75_V_V = alloca i16, align 2" [firmware/nnet_utils/nnet_conv2d_stream.h:37]   --->   Operation 271 'alloca' 'data_window_75_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 10> <FIFO>
ST_1 : Operation 272 [1/1] (0.00ns)   --->   "%empty_371 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @data_window_LF_75_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 33, i32 33, i16* %data_window_75_V_V, i16* %data_window_75_V_V)"   --->   Operation 272 'specchannel' 'empty_371' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 273 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %data_window_75_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 273 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 274 [1/1] (0.00ns)   --->   "%data_window_76_V_V = alloca i16, align 2" [firmware/nnet_utils/nnet_conv2d_stream.h:37]   --->   Operation 274 'alloca' 'data_window_76_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 10> <FIFO>
ST_1 : Operation 275 [1/1] (0.00ns)   --->   "%empty_372 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @data_window_LF_76_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 33, i32 33, i16* %data_window_76_V_V, i16* %data_window_76_V_V)"   --->   Operation 275 'specchannel' 'empty_372' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 276 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %data_window_76_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 276 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 277 [1/1] (0.00ns)   --->   "%data_window_77_V_V = alloca i16, align 2" [firmware/nnet_utils/nnet_conv2d_stream.h:37]   --->   Operation 277 'alloca' 'data_window_77_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 10> <FIFO>
ST_1 : Operation 278 [1/1] (0.00ns)   --->   "%empty_373 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @data_window_LF_77_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 33, i32 33, i16* %data_window_77_V_V, i16* %data_window_77_V_V)"   --->   Operation 278 'specchannel' 'empty_373' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 279 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %data_window_77_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 279 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 280 [1/1] (0.00ns)   --->   "%data_window_78_V_V = alloca i16, align 2" [firmware/nnet_utils/nnet_conv2d_stream.h:37]   --->   Operation 280 'alloca' 'data_window_78_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 10> <FIFO>
ST_1 : Operation 281 [1/1] (0.00ns)   --->   "%empty_374 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @data_window_LF_78_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 33, i32 33, i16* %data_window_78_V_V, i16* %data_window_78_V_V)"   --->   Operation 281 'specchannel' 'empty_374' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 282 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %data_window_78_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 282 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 283 [1/1] (0.00ns)   --->   "%data_window_79_V_V = alloca i16, align 2" [firmware/nnet_utils/nnet_conv2d_stream.h:37]   --->   Operation 283 'alloca' 'data_window_79_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 10> <FIFO>
ST_1 : Operation 284 [1/1] (0.00ns)   --->   "%empty_375 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @data_window_LF_79_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 33, i32 33, i16* %data_window_79_V_V, i16* %data_window_79_V_V)"   --->   Operation 284 'specchannel' 'empty_375' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 285 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %data_window_79_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 285 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 286 [1/1] (0.00ns)   --->   "%data_window_80_V_V = alloca i16, align 2" [firmware/nnet_utils/nnet_conv2d_stream.h:37]   --->   Operation 286 'alloca' 'data_window_80_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 10> <FIFO>
ST_1 : Operation 287 [1/1] (0.00ns)   --->   "%empty_376 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @data_window_LF_80_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 33, i32 33, i16* %data_window_80_V_V, i16* %data_window_80_V_V)"   --->   Operation 287 'specchannel' 'empty_376' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 288 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %data_window_80_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 288 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 289 [1/1] (0.00ns)   --->   "%data_window_81_V_V = alloca i16, align 2" [firmware/nnet_utils/nnet_conv2d_stream.h:37]   --->   Operation 289 'alloca' 'data_window_81_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 10> <FIFO>
ST_1 : Operation 290 [1/1] (0.00ns)   --->   "%empty_377 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @data_window_LF_81_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 33, i32 33, i16* %data_window_81_V_V, i16* %data_window_81_V_V)"   --->   Operation 290 'specchannel' 'empty_377' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 291 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %data_window_81_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 291 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 292 [1/1] (0.00ns)   --->   "%data_window_82_V_V = alloca i16, align 2" [firmware/nnet_utils/nnet_conv2d_stream.h:37]   --->   Operation 292 'alloca' 'data_window_82_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 10> <FIFO>
ST_1 : Operation 293 [1/1] (0.00ns)   --->   "%empty_378 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @data_window_LF_82_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 33, i32 33, i16* %data_window_82_V_V, i16* %data_window_82_V_V)"   --->   Operation 293 'specchannel' 'empty_378' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 294 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %data_window_82_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 294 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 295 [1/1] (0.00ns)   --->   "%data_window_83_V_V = alloca i16, align 2" [firmware/nnet_utils/nnet_conv2d_stream.h:37]   --->   Operation 295 'alloca' 'data_window_83_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 10> <FIFO>
ST_1 : Operation 296 [1/1] (0.00ns)   --->   "%empty_379 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @data_window_LF_83_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 33, i32 33, i16* %data_window_83_V_V, i16* %data_window_83_V_V)"   --->   Operation 296 'specchannel' 'empty_379' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 297 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %data_window_83_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 297 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 298 [1/1] (0.00ns)   --->   "%data_window_84_V_V = alloca i16, align 2" [firmware/nnet_utils/nnet_conv2d_stream.h:37]   --->   Operation 298 'alloca' 'data_window_84_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 10> <FIFO>
ST_1 : Operation 299 [1/1] (0.00ns)   --->   "%empty_380 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @data_window_LF_84_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 33, i32 33, i16* %data_window_84_V_V, i16* %data_window_84_V_V)"   --->   Operation 299 'specchannel' 'empty_380' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 300 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %data_window_84_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 300 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 301 [1/1] (0.00ns)   --->   "%data_window_85_V_V = alloca i16, align 2" [firmware/nnet_utils/nnet_conv2d_stream.h:37]   --->   Operation 301 'alloca' 'data_window_85_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 10> <FIFO>
ST_1 : Operation 302 [1/1] (0.00ns)   --->   "%empty_381 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @data_window_LF_85_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 33, i32 33, i16* %data_window_85_V_V, i16* %data_window_85_V_V)"   --->   Operation 302 'specchannel' 'empty_381' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 303 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %data_window_85_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 303 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 304 [1/1] (0.00ns)   --->   "%data_window_86_V_V = alloca i16, align 2" [firmware/nnet_utils/nnet_conv2d_stream.h:37]   --->   Operation 304 'alloca' 'data_window_86_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 10> <FIFO>
ST_1 : Operation 305 [1/1] (0.00ns)   --->   "%empty_382 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @data_window_LF_86_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 33, i32 33, i16* %data_window_86_V_V, i16* %data_window_86_V_V)"   --->   Operation 305 'specchannel' 'empty_382' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 306 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %data_window_86_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 306 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 307 [1/1] (0.00ns)   --->   "%data_window_87_V_V = alloca i16, align 2" [firmware/nnet_utils/nnet_conv2d_stream.h:37]   --->   Operation 307 'alloca' 'data_window_87_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 10> <FIFO>
ST_1 : Operation 308 [1/1] (0.00ns)   --->   "%empty_383 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @data_window_LF_87_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 33, i32 33, i16* %data_window_87_V_V, i16* %data_window_87_V_V)"   --->   Operation 308 'specchannel' 'empty_383' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 309 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %data_window_87_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 309 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 310 [1/1] (0.00ns)   --->   "%data_window_88_V_V = alloca i16, align 2" [firmware/nnet_utils/nnet_conv2d_stream.h:37]   --->   Operation 310 'alloca' 'data_window_88_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 10> <FIFO>
ST_1 : Operation 311 [1/1] (0.00ns)   --->   "%empty_384 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @data_window_LF_88_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 33, i32 33, i16* %data_window_88_V_V, i16* %data_window_88_V_V)"   --->   Operation 311 'specchannel' 'empty_384' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 312 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %data_window_88_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 312 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 313 [1/1] (0.00ns)   --->   "%data_window_89_V_V = alloca i16, align 2" [firmware/nnet_utils/nnet_conv2d_stream.h:37]   --->   Operation 313 'alloca' 'data_window_89_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 10> <FIFO>
ST_1 : Operation 314 [1/1] (0.00ns)   --->   "%empty_385 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @data_window_LF_89_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 33, i32 33, i16* %data_window_89_V_V, i16* %data_window_89_V_V)"   --->   Operation 314 'specchannel' 'empty_385' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 315 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %data_window_89_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 315 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 316 [1/1] (0.00ns)   --->   "%data_window_90_V_V = alloca i16, align 2" [firmware/nnet_utils/nnet_conv2d_stream.h:37]   --->   Operation 316 'alloca' 'data_window_90_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 10> <FIFO>
ST_1 : Operation 317 [1/1] (0.00ns)   --->   "%empty_386 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @data_window_LF_90_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 33, i32 33, i16* %data_window_90_V_V, i16* %data_window_90_V_V)"   --->   Operation 317 'specchannel' 'empty_386' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 318 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %data_window_90_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 318 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 319 [1/1] (0.00ns)   --->   "%data_window_91_V_V = alloca i16, align 2" [firmware/nnet_utils/nnet_conv2d_stream.h:37]   --->   Operation 319 'alloca' 'data_window_91_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 10> <FIFO>
ST_1 : Operation 320 [1/1] (0.00ns)   --->   "%empty_387 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @data_window_LF_91_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 33, i32 33, i16* %data_window_91_V_V, i16* %data_window_91_V_V)"   --->   Operation 320 'specchannel' 'empty_387' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 321 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %data_window_91_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 321 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 322 [1/1] (0.00ns)   --->   "%data_window_92_V_V = alloca i16, align 2" [firmware/nnet_utils/nnet_conv2d_stream.h:37]   --->   Operation 322 'alloca' 'data_window_92_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 10> <FIFO>
ST_1 : Operation 323 [1/1] (0.00ns)   --->   "%empty_388 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @data_window_LF_92_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 33, i32 33, i16* %data_window_92_V_V, i16* %data_window_92_V_V)"   --->   Operation 323 'specchannel' 'empty_388' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 324 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %data_window_92_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 324 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 325 [1/1] (0.00ns)   --->   "%data_window_93_V_V = alloca i16, align 2" [firmware/nnet_utils/nnet_conv2d_stream.h:37]   --->   Operation 325 'alloca' 'data_window_93_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 10> <FIFO>
ST_1 : Operation 326 [1/1] (0.00ns)   --->   "%empty_389 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @data_window_LF_93_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 33, i32 33, i16* %data_window_93_V_V, i16* %data_window_93_V_V)"   --->   Operation 326 'specchannel' 'empty_389' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 327 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %data_window_93_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 327 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 328 [1/1] (0.00ns)   --->   "%data_window_94_V_V = alloca i16, align 2" [firmware/nnet_utils/nnet_conv2d_stream.h:37]   --->   Operation 328 'alloca' 'data_window_94_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 10> <FIFO>
ST_1 : Operation 329 [1/1] (0.00ns)   --->   "%empty_390 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @data_window_LF_94_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 33, i32 33, i16* %data_window_94_V_V, i16* %data_window_94_V_V)"   --->   Operation 329 'specchannel' 'empty_390' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 330 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %data_window_94_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 330 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 331 [1/1] (0.00ns)   --->   "%data_window_95_V_V = alloca i16, align 2" [firmware/nnet_utils/nnet_conv2d_stream.h:37]   --->   Operation 331 'alloca' 'data_window_95_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 10> <FIFO>
ST_1 : Operation 332 [1/1] (0.00ns)   --->   "%empty_391 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @data_window_LF_95_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 33, i32 33, i16* %data_window_95_V_V, i16* %data_window_95_V_V)"   --->   Operation 332 'specchannel' 'empty_391' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 333 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %data_window_95_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 333 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 334 [1/1] (0.00ns)   --->   "%data_window_96_V_V = alloca i16, align 2" [firmware/nnet_utils/nnet_conv2d_stream.h:37]   --->   Operation 334 'alloca' 'data_window_96_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 10> <FIFO>
ST_1 : Operation 335 [1/1] (0.00ns)   --->   "%empty_392 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @data_window_LF_96_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 33, i32 33, i16* %data_window_96_V_V, i16* %data_window_96_V_V)"   --->   Operation 335 'specchannel' 'empty_392' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 336 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %data_window_96_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 336 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 337 [1/1] (0.00ns)   --->   "%data_window_97_V_V = alloca i16, align 2" [firmware/nnet_utils/nnet_conv2d_stream.h:37]   --->   Operation 337 'alloca' 'data_window_97_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 10> <FIFO>
ST_1 : Operation 338 [1/1] (0.00ns)   --->   "%empty_393 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @data_window_LF_97_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 33, i32 33, i16* %data_window_97_V_V, i16* %data_window_97_V_V)"   --->   Operation 338 'specchannel' 'empty_393' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 339 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %data_window_97_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 339 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 340 [1/1] (0.00ns)   --->   "%data_window_98_V_V = alloca i16, align 2" [firmware/nnet_utils/nnet_conv2d_stream.h:37]   --->   Operation 340 'alloca' 'data_window_98_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 10> <FIFO>
ST_1 : Operation 341 [1/1] (0.00ns)   --->   "%empty_394 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @data_window_LF_98_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 33, i32 33, i16* %data_window_98_V_V, i16* %data_window_98_V_V)"   --->   Operation 341 'specchannel' 'empty_394' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 342 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %data_window_98_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 342 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 343 [1/1] (0.00ns)   --->   "%data_window_99_V_V = alloca i16, align 2" [firmware/nnet_utils/nnet_conv2d_stream.h:37]   --->   Operation 343 'alloca' 'data_window_99_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 10> <FIFO>
ST_1 : Operation 344 [1/1] (0.00ns)   --->   "%empty_395 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @data_window_LF_99_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 33, i32 33, i16* %data_window_99_V_V, i16* %data_window_99_V_V)"   --->   Operation 344 'specchannel' 'empty_395' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 345 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %data_window_99_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 345 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 346 [1/1] (0.00ns)   --->   "%data_window_100_V_V = alloca i16, align 2" [firmware/nnet_utils/nnet_conv2d_stream.h:37]   --->   Operation 346 'alloca' 'data_window_100_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 10> <FIFO>
ST_1 : Operation 347 [1/1] (0.00ns)   --->   "%empty_396 = call i32 (...)* @_ssdm_op_SpecChannel([21 x i8]* @data_window_LF_100_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 33, i32 33, i16* %data_window_100_V_V, i16* %data_window_100_V_V)"   --->   Operation 347 'specchannel' 'empty_396' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 348 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %data_window_100_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 348 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 349 [1/1] (0.00ns)   --->   "%data_window_101_V_V = alloca i16, align 2" [firmware/nnet_utils/nnet_conv2d_stream.h:37]   --->   Operation 349 'alloca' 'data_window_101_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 10> <FIFO>
ST_1 : Operation 350 [1/1] (0.00ns)   --->   "%empty_397 = call i32 (...)* @_ssdm_op_SpecChannel([21 x i8]* @data_window_LF_101_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 33, i32 33, i16* %data_window_101_V_V, i16* %data_window_101_V_V)"   --->   Operation 350 'specchannel' 'empty_397' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 351 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %data_window_101_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 351 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 352 [1/1] (0.00ns)   --->   "%data_window_102_V_V = alloca i16, align 2" [firmware/nnet_utils/nnet_conv2d_stream.h:37]   --->   Operation 352 'alloca' 'data_window_102_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 10> <FIFO>
ST_1 : Operation 353 [1/1] (0.00ns)   --->   "%empty_398 = call i32 (...)* @_ssdm_op_SpecChannel([21 x i8]* @data_window_LF_102_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 33, i32 33, i16* %data_window_102_V_V, i16* %data_window_102_V_V)"   --->   Operation 353 'specchannel' 'empty_398' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 354 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %data_window_102_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 354 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 355 [1/1] (0.00ns)   --->   "%data_window_103_V_V = alloca i16, align 2" [firmware/nnet_utils/nnet_conv2d_stream.h:37]   --->   Operation 355 'alloca' 'data_window_103_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 10> <FIFO>
ST_1 : Operation 356 [1/1] (0.00ns)   --->   "%empty_399 = call i32 (...)* @_ssdm_op_SpecChannel([21 x i8]* @data_window_LF_103_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 33, i32 33, i16* %data_window_103_V_V, i16* %data_window_103_V_V)"   --->   Operation 356 'specchannel' 'empty_399' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 357 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %data_window_103_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 357 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 358 [1/1] (0.00ns)   --->   "%data_window_104_V_V = alloca i16, align 2" [firmware/nnet_utils/nnet_conv2d_stream.h:37]   --->   Operation 358 'alloca' 'data_window_104_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 10> <FIFO>
ST_1 : Operation 359 [1/1] (0.00ns)   --->   "%empty_400 = call i32 (...)* @_ssdm_op_SpecChannel([21 x i8]* @data_window_LF_104_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 33, i32 33, i16* %data_window_104_V_V, i16* %data_window_104_V_V)"   --->   Operation 359 'specchannel' 'empty_400' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 360 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %data_window_104_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 360 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 361 [1/1] (0.00ns)   --->   "%data_window_105_V_V = alloca i16, align 2" [firmware/nnet_utils/nnet_conv2d_stream.h:37]   --->   Operation 361 'alloca' 'data_window_105_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 10> <FIFO>
ST_1 : Operation 362 [1/1] (0.00ns)   --->   "%empty_401 = call i32 (...)* @_ssdm_op_SpecChannel([21 x i8]* @data_window_LF_105_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 33, i32 33, i16* %data_window_105_V_V, i16* %data_window_105_V_V)"   --->   Operation 362 'specchannel' 'empty_401' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 363 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %data_window_105_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 363 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 364 [1/1] (0.00ns)   --->   "%data_window_106_V_V = alloca i16, align 2" [firmware/nnet_utils/nnet_conv2d_stream.h:37]   --->   Operation 364 'alloca' 'data_window_106_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 10> <FIFO>
ST_1 : Operation 365 [1/1] (0.00ns)   --->   "%empty_402 = call i32 (...)* @_ssdm_op_SpecChannel([21 x i8]* @data_window_LF_106_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 33, i32 33, i16* %data_window_106_V_V, i16* %data_window_106_V_V)"   --->   Operation 365 'specchannel' 'empty_402' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 366 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %data_window_106_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 366 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 367 [1/1] (0.00ns)   --->   "%data_window_107_V_V = alloca i16, align 2" [firmware/nnet_utils/nnet_conv2d_stream.h:37]   --->   Operation 367 'alloca' 'data_window_107_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 10> <FIFO>
ST_1 : Operation 368 [1/1] (0.00ns)   --->   "%empty_403 = call i32 (...)* @_ssdm_op_SpecChannel([21 x i8]* @data_window_LF_107_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 33, i32 33, i16* %data_window_107_V_V, i16* %data_window_107_V_V)"   --->   Operation 368 'specchannel' 'empty_403' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 369 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %data_window_107_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 369 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 370 [1/1] (0.00ns)   --->   "%data_window_108_V_V = alloca i16, align 2" [firmware/nnet_utils/nnet_conv2d_stream.h:37]   --->   Operation 370 'alloca' 'data_window_108_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 10> <FIFO>
ST_1 : Operation 371 [1/1] (0.00ns)   --->   "%empty_404 = call i32 (...)* @_ssdm_op_SpecChannel([21 x i8]* @data_window_LF_108_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 33, i32 33, i16* %data_window_108_V_V, i16* %data_window_108_V_V)"   --->   Operation 371 'specchannel' 'empty_404' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 372 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %data_window_108_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 372 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 373 [1/1] (0.00ns)   --->   "%data_window_109_V_V = alloca i16, align 2" [firmware/nnet_utils/nnet_conv2d_stream.h:37]   --->   Operation 373 'alloca' 'data_window_109_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 10> <FIFO>
ST_1 : Operation 374 [1/1] (0.00ns)   --->   "%empty_405 = call i32 (...)* @_ssdm_op_SpecChannel([21 x i8]* @data_window_LF_109_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 33, i32 33, i16* %data_window_109_V_V, i16* %data_window_109_V_V)"   --->   Operation 374 'specchannel' 'empty_405' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 375 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %data_window_109_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 375 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 376 [1/1] (0.00ns)   --->   "%data_window_110_V_V = alloca i16, align 2" [firmware/nnet_utils/nnet_conv2d_stream.h:37]   --->   Operation 376 'alloca' 'data_window_110_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 10> <FIFO>
ST_1 : Operation 377 [1/1] (0.00ns)   --->   "%empty_406 = call i32 (...)* @_ssdm_op_SpecChannel([21 x i8]* @data_window_LF_110_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 33, i32 33, i16* %data_window_110_V_V, i16* %data_window_110_V_V)"   --->   Operation 377 'specchannel' 'empty_406' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 378 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %data_window_110_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 378 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 379 [1/1] (0.00ns)   --->   "%data_window_111_V_V = alloca i16, align 2" [firmware/nnet_utils/nnet_conv2d_stream.h:37]   --->   Operation 379 'alloca' 'data_window_111_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 10> <FIFO>
ST_1 : Operation 380 [1/1] (0.00ns)   --->   "%empty_407 = call i32 (...)* @_ssdm_op_SpecChannel([21 x i8]* @data_window_LF_111_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 33, i32 33, i16* %data_window_111_V_V, i16* %data_window_111_V_V)"   --->   Operation 380 'specchannel' 'empty_407' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 381 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %data_window_111_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 381 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 382 [1/1] (0.00ns)   --->   "%data_window_112_V_V = alloca i16, align 2" [firmware/nnet_utils/nnet_conv2d_stream.h:37]   --->   Operation 382 'alloca' 'data_window_112_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 10> <FIFO>
ST_1 : Operation 383 [1/1] (0.00ns)   --->   "%empty_408 = call i32 (...)* @_ssdm_op_SpecChannel([21 x i8]* @data_window_LF_112_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 33, i32 33, i16* %data_window_112_V_V, i16* %data_window_112_V_V)"   --->   Operation 383 'specchannel' 'empty_408' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 384 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %data_window_112_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 384 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 385 [1/1] (0.00ns)   --->   "%data_window_113_V_V = alloca i16, align 2" [firmware/nnet_utils/nnet_conv2d_stream.h:37]   --->   Operation 385 'alloca' 'data_window_113_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 10> <FIFO>
ST_1 : Operation 386 [1/1] (0.00ns)   --->   "%empty_409 = call i32 (...)* @_ssdm_op_SpecChannel([21 x i8]* @data_window_LF_113_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 33, i32 33, i16* %data_window_113_V_V, i16* %data_window_113_V_V)"   --->   Operation 386 'specchannel' 'empty_409' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 387 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %data_window_113_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 387 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 388 [1/1] (0.00ns)   --->   "%data_window_114_V_V = alloca i16, align 2" [firmware/nnet_utils/nnet_conv2d_stream.h:37]   --->   Operation 388 'alloca' 'data_window_114_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 10> <FIFO>
ST_1 : Operation 389 [1/1] (0.00ns)   --->   "%empty_410 = call i32 (...)* @_ssdm_op_SpecChannel([21 x i8]* @data_window_LF_114_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 33, i32 33, i16* %data_window_114_V_V, i16* %data_window_114_V_V)"   --->   Operation 389 'specchannel' 'empty_410' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 390 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %data_window_114_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 390 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 391 [1/1] (0.00ns)   --->   "%data_window_115_V_V = alloca i16, align 2" [firmware/nnet_utils/nnet_conv2d_stream.h:37]   --->   Operation 391 'alloca' 'data_window_115_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 10> <FIFO>
ST_1 : Operation 392 [1/1] (0.00ns)   --->   "%empty_411 = call i32 (...)* @_ssdm_op_SpecChannel([21 x i8]* @data_window_LF_115_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 33, i32 33, i16* %data_window_115_V_V, i16* %data_window_115_V_V)"   --->   Operation 392 'specchannel' 'empty_411' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 393 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %data_window_115_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 393 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 394 [1/1] (0.00ns)   --->   "%data_window_116_V_V = alloca i16, align 2" [firmware/nnet_utils/nnet_conv2d_stream.h:37]   --->   Operation 394 'alloca' 'data_window_116_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 10> <FIFO>
ST_1 : Operation 395 [1/1] (0.00ns)   --->   "%empty_412 = call i32 (...)* @_ssdm_op_SpecChannel([21 x i8]* @data_window_LF_116_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 33, i32 33, i16* %data_window_116_V_V, i16* %data_window_116_V_V)"   --->   Operation 395 'specchannel' 'empty_412' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 396 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %data_window_116_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 396 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 397 [1/1] (0.00ns)   --->   "%data_window_117_V_V = alloca i16, align 2" [firmware/nnet_utils/nnet_conv2d_stream.h:37]   --->   Operation 397 'alloca' 'data_window_117_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 10> <FIFO>
ST_1 : Operation 398 [1/1] (0.00ns)   --->   "%empty_413 = call i32 (...)* @_ssdm_op_SpecChannel([21 x i8]* @data_window_LF_117_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 33, i32 33, i16* %data_window_117_V_V, i16* %data_window_117_V_V)"   --->   Operation 398 'specchannel' 'empty_413' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 399 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %data_window_117_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 399 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 400 [1/1] (0.00ns)   --->   "%data_window_118_V_V = alloca i16, align 2" [firmware/nnet_utils/nnet_conv2d_stream.h:37]   --->   Operation 400 'alloca' 'data_window_118_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 10> <FIFO>
ST_1 : Operation 401 [1/1] (0.00ns)   --->   "%empty_414 = call i32 (...)* @_ssdm_op_SpecChannel([21 x i8]* @data_window_LF_118_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 33, i32 33, i16* %data_window_118_V_V, i16* %data_window_118_V_V)"   --->   Operation 401 'specchannel' 'empty_414' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 402 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %data_window_118_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 402 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 403 [1/1] (0.00ns)   --->   "%data_window_119_V_V = alloca i16, align 2" [firmware/nnet_utils/nnet_conv2d_stream.h:37]   --->   Operation 403 'alloca' 'data_window_119_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 10> <FIFO>
ST_1 : Operation 404 [1/1] (0.00ns)   --->   "%empty_415 = call i32 (...)* @_ssdm_op_SpecChannel([21 x i8]* @data_window_LF_119_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 33, i32 33, i16* %data_window_119_V_V, i16* %data_window_119_V_V)"   --->   Operation 404 'specchannel' 'empty_415' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 405 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %data_window_119_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 405 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 406 [1/1] (0.00ns)   --->   "%data_window_120_V_V = alloca i16, align 2" [firmware/nnet_utils/nnet_conv2d_stream.h:37]   --->   Operation 406 'alloca' 'data_window_120_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 10> <FIFO>
ST_1 : Operation 407 [1/1] (0.00ns)   --->   "%empty_416 = call i32 (...)* @_ssdm_op_SpecChannel([21 x i8]* @data_window_LF_120_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 33, i32 33, i16* %data_window_120_V_V, i16* %data_window_120_V_V)"   --->   Operation 407 'specchannel' 'empty_416' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 408 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %data_window_120_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 408 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 409 [1/1] (0.00ns)   --->   "%data_window_121_V_V = alloca i16, align 2" [firmware/nnet_utils/nnet_conv2d_stream.h:37]   --->   Operation 409 'alloca' 'data_window_121_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 10> <FIFO>
ST_1 : Operation 410 [1/1] (0.00ns)   --->   "%empty_417 = call i32 (...)* @_ssdm_op_SpecChannel([21 x i8]* @data_window_LF_121_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 33, i32 33, i16* %data_window_121_V_V, i16* %data_window_121_V_V)"   --->   Operation 410 'specchannel' 'empty_417' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 411 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %data_window_121_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 411 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 412 [1/1] (0.00ns)   --->   "%data_window_122_V_V = alloca i16, align 2" [firmware/nnet_utils/nnet_conv2d_stream.h:37]   --->   Operation 412 'alloca' 'data_window_122_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 10> <FIFO>
ST_1 : Operation 413 [1/1] (0.00ns)   --->   "%empty_418 = call i32 (...)* @_ssdm_op_SpecChannel([21 x i8]* @data_window_LF_122_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 33, i32 33, i16* %data_window_122_V_V, i16* %data_window_122_V_V)"   --->   Operation 413 'specchannel' 'empty_418' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 414 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %data_window_122_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 414 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 415 [1/1] (0.00ns)   --->   "%data_window_123_V_V = alloca i16, align 2" [firmware/nnet_utils/nnet_conv2d_stream.h:37]   --->   Operation 415 'alloca' 'data_window_123_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 10> <FIFO>
ST_1 : Operation 416 [1/1] (0.00ns)   --->   "%empty_419 = call i32 (...)* @_ssdm_op_SpecChannel([21 x i8]* @data_window_LF_123_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 33, i32 33, i16* %data_window_123_V_V, i16* %data_window_123_V_V)"   --->   Operation 416 'specchannel' 'empty_419' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 417 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %data_window_123_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 417 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 418 [1/1] (0.00ns)   --->   "%data_window_124_V_V = alloca i16, align 2" [firmware/nnet_utils/nnet_conv2d_stream.h:37]   --->   Operation 418 'alloca' 'data_window_124_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 10> <FIFO>
ST_1 : Operation 419 [1/1] (0.00ns)   --->   "%empty_420 = call i32 (...)* @_ssdm_op_SpecChannel([21 x i8]* @data_window_LF_124_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 33, i32 33, i16* %data_window_124_V_V, i16* %data_window_124_V_V)"   --->   Operation 419 'specchannel' 'empty_420' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 420 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %data_window_124_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 420 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 421 [1/1] (0.00ns)   --->   "%data_window_125_V_V = alloca i16, align 2" [firmware/nnet_utils/nnet_conv2d_stream.h:37]   --->   Operation 421 'alloca' 'data_window_125_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 10> <FIFO>
ST_1 : Operation 422 [1/1] (0.00ns)   --->   "%empty_421 = call i32 (...)* @_ssdm_op_SpecChannel([21 x i8]* @data_window_LF_125_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 33, i32 33, i16* %data_window_125_V_V, i16* %data_window_125_V_V)"   --->   Operation 422 'specchannel' 'empty_421' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 423 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %data_window_125_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 423 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 424 [1/1] (0.00ns)   --->   "%data_window_126_V_V = alloca i16, align 2" [firmware/nnet_utils/nnet_conv2d_stream.h:37]   --->   Operation 424 'alloca' 'data_window_126_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 10> <FIFO>
ST_1 : Operation 425 [1/1] (0.00ns)   --->   "%empty_422 = call i32 (...)* @_ssdm_op_SpecChannel([21 x i8]* @data_window_LF_126_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 33, i32 33, i16* %data_window_126_V_V, i16* %data_window_126_V_V)"   --->   Operation 425 'specchannel' 'empty_422' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 426 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %data_window_126_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 426 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 427 [1/1] (0.00ns)   --->   "%data_window_127_V_V = alloca i16, align 2" [firmware/nnet_utils/nnet_conv2d_stream.h:37]   --->   Operation 427 'alloca' 'data_window_127_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 10> <FIFO>
ST_1 : Operation 428 [1/1] (0.00ns)   --->   "%empty_423 = call i32 (...)* @_ssdm_op_SpecChannel([21 x i8]* @data_window_LF_127_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 33, i32 33, i16* %data_window_127_V_V, i16* %data_window_127_V_V)"   --->   Operation 428 'specchannel' 'empty_423' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 429 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %data_window_127_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 429 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 430 [1/1] (0.00ns)   --->   "%data_window_128_V_V = alloca i16, align 2" [firmware/nnet_utils/nnet_conv2d_stream.h:37]   --->   Operation 430 'alloca' 'data_window_128_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 10> <FIFO>
ST_1 : Operation 431 [1/1] (0.00ns)   --->   "%empty_424 = call i32 (...)* @_ssdm_op_SpecChannel([21 x i8]* @data_window_LF_128_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 33, i32 33, i16* %data_window_128_V_V, i16* %data_window_128_V_V)"   --->   Operation 431 'specchannel' 'empty_424' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 432 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %data_window_128_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 432 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 433 [1/1] (0.00ns)   --->   "%data_window_129_V_V = alloca i16, align 2" [firmware/nnet_utils/nnet_conv2d_stream.h:37]   --->   Operation 433 'alloca' 'data_window_129_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 10> <FIFO>
ST_1 : Operation 434 [1/1] (0.00ns)   --->   "%empty_425 = call i32 (...)* @_ssdm_op_SpecChannel([21 x i8]* @data_window_LF_129_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 33, i32 33, i16* %data_window_129_V_V, i16* %data_window_129_V_V)"   --->   Operation 434 'specchannel' 'empty_425' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 435 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %data_window_129_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 435 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 436 [1/1] (0.00ns)   --->   "%data_window_130_V_V = alloca i16, align 2" [firmware/nnet_utils/nnet_conv2d_stream.h:37]   --->   Operation 436 'alloca' 'data_window_130_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 10> <FIFO>
ST_1 : Operation 437 [1/1] (0.00ns)   --->   "%empty_426 = call i32 (...)* @_ssdm_op_SpecChannel([21 x i8]* @data_window_LF_130_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 33, i32 33, i16* %data_window_130_V_V, i16* %data_window_130_V_V)"   --->   Operation 437 'specchannel' 'empty_426' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 438 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %data_window_130_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 438 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 439 [1/1] (0.00ns)   --->   "%data_window_131_V_V = alloca i16, align 2" [firmware/nnet_utils/nnet_conv2d_stream.h:37]   --->   Operation 439 'alloca' 'data_window_131_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 10> <FIFO>
ST_1 : Operation 440 [1/1] (0.00ns)   --->   "%empty_427 = call i32 (...)* @_ssdm_op_SpecChannel([21 x i8]* @data_window_LF_131_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 33, i32 33, i16* %data_window_131_V_V, i16* %data_window_131_V_V)"   --->   Operation 440 'specchannel' 'empty_427' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 441 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %data_window_131_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 441 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 442 [1/1] (0.00ns)   --->   "%data_window_132_V_V = alloca i16, align 2" [firmware/nnet_utils/nnet_conv2d_stream.h:37]   --->   Operation 442 'alloca' 'data_window_132_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 10> <FIFO>
ST_1 : Operation 443 [1/1] (0.00ns)   --->   "%empty_428 = call i32 (...)* @_ssdm_op_SpecChannel([21 x i8]* @data_window_LF_132_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 33, i32 33, i16* %data_window_132_V_V, i16* %data_window_132_V_V)"   --->   Operation 443 'specchannel' 'empty_428' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 444 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %data_window_132_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 444 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 445 [1/1] (0.00ns)   --->   "%data_window_133_V_V = alloca i16, align 2" [firmware/nnet_utils/nnet_conv2d_stream.h:37]   --->   Operation 445 'alloca' 'data_window_133_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 10> <FIFO>
ST_1 : Operation 446 [1/1] (0.00ns)   --->   "%empty_429 = call i32 (...)* @_ssdm_op_SpecChannel([21 x i8]* @data_window_LF_133_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 33, i32 33, i16* %data_window_133_V_V, i16* %data_window_133_V_V)"   --->   Operation 446 'specchannel' 'empty_429' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 447 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %data_window_133_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 447 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 448 [1/1] (0.00ns)   --->   "%data_window_134_V_V = alloca i16, align 2" [firmware/nnet_utils/nnet_conv2d_stream.h:37]   --->   Operation 448 'alloca' 'data_window_134_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 10> <FIFO>
ST_1 : Operation 449 [1/1] (0.00ns)   --->   "%empty_430 = call i32 (...)* @_ssdm_op_SpecChannel([21 x i8]* @data_window_LF_134_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 33, i32 33, i16* %data_window_134_V_V, i16* %data_window_134_V_V)"   --->   Operation 449 'specchannel' 'empty_430' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 450 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %data_window_134_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 450 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 451 [1/1] (0.00ns)   --->   "%data_window_135_V_V = alloca i16, align 2" [firmware/nnet_utils/nnet_conv2d_stream.h:37]   --->   Operation 451 'alloca' 'data_window_135_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 10> <FIFO>
ST_1 : Operation 452 [1/1] (0.00ns)   --->   "%empty_431 = call i32 (...)* @_ssdm_op_SpecChannel([21 x i8]* @data_window_LF_135_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 33, i32 33, i16* %data_window_135_V_V, i16* %data_window_135_V_V)"   --->   Operation 452 'specchannel' 'empty_431' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 453 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %data_window_135_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 453 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 454 [1/1] (0.00ns)   --->   "%data_window_136_V_V = alloca i16, align 2" [firmware/nnet_utils/nnet_conv2d_stream.h:37]   --->   Operation 454 'alloca' 'data_window_136_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 10> <FIFO>
ST_1 : Operation 455 [1/1] (0.00ns)   --->   "%empty_432 = call i32 (...)* @_ssdm_op_SpecChannel([21 x i8]* @data_window_LF_136_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 33, i32 33, i16* %data_window_136_V_V, i16* %data_window_136_V_V)"   --->   Operation 455 'specchannel' 'empty_432' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 456 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %data_window_136_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 456 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 457 [1/1] (0.00ns)   --->   "%data_window_137_V_V = alloca i16, align 2" [firmware/nnet_utils/nnet_conv2d_stream.h:37]   --->   Operation 457 'alloca' 'data_window_137_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 10> <FIFO>
ST_1 : Operation 458 [1/1] (0.00ns)   --->   "%empty_433 = call i32 (...)* @_ssdm_op_SpecChannel([21 x i8]* @data_window_LF_137_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 33, i32 33, i16* %data_window_137_V_V, i16* %data_window_137_V_V)"   --->   Operation 458 'specchannel' 'empty_433' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 459 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %data_window_137_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 459 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 460 [1/1] (0.00ns)   --->   "%data_window_138_V_V = alloca i16, align 2" [firmware/nnet_utils/nnet_conv2d_stream.h:37]   --->   Operation 460 'alloca' 'data_window_138_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 10> <FIFO>
ST_1 : Operation 461 [1/1] (0.00ns)   --->   "%empty_434 = call i32 (...)* @_ssdm_op_SpecChannel([21 x i8]* @data_window_LF_138_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 33, i32 33, i16* %data_window_138_V_V, i16* %data_window_138_V_V)"   --->   Operation 461 'specchannel' 'empty_434' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 462 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %data_window_138_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 462 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 463 [1/1] (0.00ns)   --->   "%data_window_139_V_V = alloca i16, align 2" [firmware/nnet_utils/nnet_conv2d_stream.h:37]   --->   Operation 463 'alloca' 'data_window_139_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 10> <FIFO>
ST_1 : Operation 464 [1/1] (0.00ns)   --->   "%empty_435 = call i32 (...)* @_ssdm_op_SpecChannel([21 x i8]* @data_window_LF_139_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 33, i32 33, i16* %data_window_139_V_V, i16* %data_window_139_V_V)"   --->   Operation 464 'specchannel' 'empty_435' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 465 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %data_window_139_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 465 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 466 [1/1] (0.00ns)   --->   "%data_window_140_V_V = alloca i16, align 2" [firmware/nnet_utils/nnet_conv2d_stream.h:37]   --->   Operation 466 'alloca' 'data_window_140_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 10> <FIFO>
ST_1 : Operation 467 [1/1] (0.00ns)   --->   "%empty_436 = call i32 (...)* @_ssdm_op_SpecChannel([21 x i8]* @data_window_LF_140_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 33, i32 33, i16* %data_window_140_V_V, i16* %data_window_140_V_V)"   --->   Operation 467 'specchannel' 'empty_436' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 468 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %data_window_140_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 468 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 469 [1/1] (0.00ns)   --->   "%data_window_141_V_V = alloca i16, align 2" [firmware/nnet_utils/nnet_conv2d_stream.h:37]   --->   Operation 469 'alloca' 'data_window_141_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 10> <FIFO>
ST_1 : Operation 470 [1/1] (0.00ns)   --->   "%empty_437 = call i32 (...)* @_ssdm_op_SpecChannel([21 x i8]* @data_window_LF_141_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 33, i32 33, i16* %data_window_141_V_V, i16* %data_window_141_V_V)"   --->   Operation 470 'specchannel' 'empty_437' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 471 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %data_window_141_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 471 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 472 [1/1] (0.00ns)   --->   "%data_window_142_V_V = alloca i16, align 2" [firmware/nnet_utils/nnet_conv2d_stream.h:37]   --->   Operation 472 'alloca' 'data_window_142_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 10> <FIFO>
ST_1 : Operation 473 [1/1] (0.00ns)   --->   "%empty_438 = call i32 (...)* @_ssdm_op_SpecChannel([21 x i8]* @data_window_LF_142_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 33, i32 33, i16* %data_window_142_V_V, i16* %data_window_142_V_V)"   --->   Operation 473 'specchannel' 'empty_438' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 474 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %data_window_142_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 474 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 475 [1/1] (0.00ns)   --->   "%data_window_143_V_V = alloca i16, align 2" [firmware/nnet_utils/nnet_conv2d_stream.h:37]   --->   Operation 475 'alloca' 'data_window_143_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 10> <FIFO>
ST_1 : Operation 476 [1/1] (0.00ns)   --->   "%empty_439 = call i32 (...)* @_ssdm_op_SpecChannel([21 x i8]* @data_window_LF_143_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 33, i32 33, i16* %data_window_143_V_V, i16* %data_window_143_V_V)"   --->   Operation 476 'specchannel' 'empty_439' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 477 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %data_window_143_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 477 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 478 [1/1] (1.76ns)   --->   "br label %ReadInputWidth_begin"   --->   Operation 478 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 2.75>
ST_2 : Operation 479 [1/1] (0.00ns)   --->   "%i_ih56 = phi i4 [ 1, %.preheader.preheader ], [ %i_ih, %ReadInputWidth_end ]"   --->   Operation 479 'phi' 'i_ih56' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 480 [1/1] (0.00ns)   --->   "%icmp_ln5355 = phi i1 [ false, %.preheader.preheader ], [ %icmp_ln53, %ReadInputWidth_end ]" [firmware/nnet_utils/nnet_conv2d_stream.h:53]   --->   Operation 480 'phi' 'icmp_ln5355' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 481 [1/1] (0.00ns)   --->   "%wp_idx54 = phi i4 [ 0, %.preheader.preheader ], [ %i_iw, %ReadInputWidth_end ]"   --->   Operation 481 'phi' 'wp_idx54' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 482 [1/1] (0.00ns)   --->   "%h_idx_assign53 = phi i4 [ 0, %.preheader.preheader ], [ %select_ln52_1, %ReadInputWidth_end ]" [firmware/nnet_utils/nnet_conv2d_stream.h:52]   --->   Operation 482 'phi' 'h_idx_assign53' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 483 [1/1] (1.02ns)   --->   "%select_ln52 = select i1 %icmp_ln5355, i4 0, i4 %wp_idx54" [firmware/nnet_utils/nnet_conv2d_stream.h:52]   --->   Operation 483 'select' 'select_ln52' <Predicate = true> <Delay = 1.02> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 484 [1/1] (1.02ns)   --->   "%select_ln52_1 = select i1 %icmp_ln5355, i4 %i_ih56, i4 %h_idx_assign53" [firmware/nnet_utils/nnet_conv2d_stream.h:52]   --->   Operation 484 'select' 'select_ln52_1' <Predicate = true> <Delay = 1.02> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 485 [1/1] (0.00ns)   --->   "%tmp = call i3 @_ssdm_op_PartSelect.i3.i4.i32.i32(i4 %select_ln52_1, i32 1, i32 3)" [firmware/nnet_utils/nnet_conv_stream.h:13->firmware/nnet_utils/nnet_conv_stream.h:58->firmware/nnet_utils/nnet_conv2d_stream.h:16->firmware/nnet_utils/nnet_conv2d_stream.h:58]   --->   Operation 485 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 486 [1/1] (1.13ns)   --->   "%icmp_ln13 = icmp eq i3 %tmp, 0" [firmware/nnet_utils/nnet_conv_stream.h:13->firmware/nnet_utils/nnet_conv_stream.h:58->firmware/nnet_utils/nnet_conv2d_stream.h:16->firmware/nnet_utils/nnet_conv2d_stream.h:58]   --->   Operation 486 'icmp' 'icmp_ln13' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 487 [1/1] (1.73ns)   --->   "%r = sub i4 -3, %select_ln52_1" [firmware/nnet_utils/nnet_conv_stream.h:23->firmware/nnet_utils/nnet_conv_stream.h:58->firmware/nnet_utils/nnet_conv2d_stream.h:16->firmware/nnet_utils/nnet_conv2d_stream.h:58]   --->   Operation 487 'sub' 'r' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 488 [1/1] (0.00ns)   --->   "%tmp_168 = call i3 @_ssdm_op_PartSelect.i3.i4.i32.i32(i4 %select_ln52, i32 1, i32 3)" [firmware/nnet_utils/nnet_conv_stream.h:13->firmware/nnet_utils/nnet_conv_stream.h:58->firmware/nnet_utils/nnet_conv2d_stream.h:22->firmware/nnet_utils/nnet_conv2d_stream.h:58]   --->   Operation 488 'partselect' 'tmp_168' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 489 [1/1] (1.13ns)   --->   "%icmp_ln13_1 = icmp eq i3 %tmp_168, 0" [firmware/nnet_utils/nnet_conv_stream.h:13->firmware/nnet_utils/nnet_conv_stream.h:58->firmware/nnet_utils/nnet_conv2d_stream.h:22->firmware/nnet_utils/nnet_conv2d_stream.h:58]   --->   Operation 489 'icmp' 'icmp_ln13_1' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 490 [1/1] (1.73ns)   --->   "%r_1 = sub i4 -3, %select_ln52" [firmware/nnet_utils/nnet_conv_stream.h:23->firmware/nnet_utils/nnet_conv_stream.h:58->firmware/nnet_utils/nnet_conv2d_stream.h:22->firmware/nnet_utils/nnet_conv2d_stream.h:58]   --->   Operation 490 'sub' 'r_1' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 2.75>
ST_3 : Operation 491 [1/1] (0.00ns) (grouped into LUT with out node sh_idx)   --->   "%zext_ln52 = zext i4 %select_ln52_1 to i5" [firmware/nnet_utils/nnet_conv2d_stream.h:52]   --->   Operation 491 'zext' 'zext_ln52' <Predicate = (icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 492 [1/1] (0.00ns) (grouped into LUT with out node select_ln13)   --->   "%zext_ln53 = zext i4 %select_ln52 to i5" [firmware/nnet_utils/nnet_conv2d_stream.h:53]   --->   Operation 492 'zext' 'zext_ln53' <Predicate = (icmp_ln13_1)> <Delay = 0.00>
ST_3 : Operation 493 [1/1] (1.30ns)   --->   "%icmp_ln24 = icmp ult i4 %r, 3" [firmware/nnet_utils/nnet_conv_stream.h:24->firmware/nnet_utils/nnet_conv_stream.h:58->firmware/nnet_utils/nnet_conv2d_stream.h:16->firmware/nnet_utils/nnet_conv2d_stream.h:58]   --->   Operation 493 'icmp' 'icmp_ln24' <Predicate = (!icmp_ln13)> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 494 [1/1] (1.73ns)   --->   "%sub_ln25 = sub i4 5, %r" [firmware/nnet_utils/nnet_conv_stream.h:25->firmware/nnet_utils/nnet_conv_stream.h:58->firmware/nnet_utils/nnet_conv2d_stream.h:16->firmware/nnet_utils/nnet_conv2d_stream.h:58]   --->   Operation 494 'sub' 'sub_ln25' <Predicate = (!icmp_ln13)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 495 [1/1] (0.00ns) (grouped into LUT with out node sh_idx)   --->   "%select_ln24 = select i1 %icmp_ln24, i4 %sub_ln25, i4 2" [firmware/nnet_utils/nnet_conv_stream.h:24->firmware/nnet_utils/nnet_conv_stream.h:58->firmware/nnet_utils/nnet_conv2d_stream.h:16->firmware/nnet_utils/nnet_conv2d_stream.h:58]   --->   Operation 495 'select' 'select_ln24' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 496 [1/1] (0.00ns) (grouped into LUT with out node sh_idx)   --->   "%sext_ln24 = sext i4 %select_ln24 to i5" [firmware/nnet_utils/nnet_conv_stream.h:24->firmware/nnet_utils/nnet_conv_stream.h:58->firmware/nnet_utils/nnet_conv2d_stream.h:16->firmware/nnet_utils/nnet_conv2d_stream.h:58]   --->   Operation 496 'sext' 'sext_ln24' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 497 [1/1] (1.02ns) (out node of the LUT)   --->   "%sh_idx = select i1 %icmp_ln13, i5 %zext_ln52, i5 %sext_ln24" [firmware/nnet_utils/nnet_conv_stream.h:13->firmware/nnet_utils/nnet_conv_stream.h:58->firmware/nnet_utils/nnet_conv2d_stream.h:16->firmware/nnet_utils/nnet_conv2d_stream.h:58]   --->   Operation 497 'select' 'sh_idx' <Predicate = true> <Delay = 1.02> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 498 [1/1] (1.30ns)   --->   "%icmp_ln24_1 = icmp ult i4 %r_1, 3" [firmware/nnet_utils/nnet_conv_stream.h:24->firmware/nnet_utils/nnet_conv_stream.h:58->firmware/nnet_utils/nnet_conv2d_stream.h:22->firmware/nnet_utils/nnet_conv2d_stream.h:58]   --->   Operation 498 'icmp' 'icmp_ln24_1' <Predicate = (!icmp_ln13_1)> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 499 [1/1] (1.73ns)   --->   "%sub_ln25_1 = sub i4 5, %r_1" [firmware/nnet_utils/nnet_conv_stream.h:25->firmware/nnet_utils/nnet_conv_stream.h:58->firmware/nnet_utils/nnet_conv2d_stream.h:22->firmware/nnet_utils/nnet_conv2d_stream.h:58]   --->   Operation 499 'sub' 'sub_ln25_1' <Predicate = (!icmp_ln13_1)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 500 [1/1] (0.00ns) (grouped into LUT with out node select_ln13)   --->   "%select_ln24_1 = select i1 %icmp_ln24_1, i4 %sub_ln25_1, i4 2" [firmware/nnet_utils/nnet_conv_stream.h:24->firmware/nnet_utils/nnet_conv_stream.h:58->firmware/nnet_utils/nnet_conv2d_stream.h:22->firmware/nnet_utils/nnet_conv2d_stream.h:58]   --->   Operation 500 'select' 'select_ln24_1' <Predicate = (!icmp_ln13_1)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 501 [1/1] (0.00ns) (grouped into LUT with out node select_ln13)   --->   "%sext_ln24_1 = sext i4 %select_ln24_1 to i5" [firmware/nnet_utils/nnet_conv_stream.h:24->firmware/nnet_utils/nnet_conv_stream.h:58->firmware/nnet_utils/nnet_conv2d_stream.h:22->firmware/nnet_utils/nnet_conv2d_stream.h:58]   --->   Operation 501 'sext' 'sext_ln24_1' <Predicate = (!icmp_ln13_1)> <Delay = 0.00>
ST_3 : Operation 502 [1/1] (1.02ns) (out node of the LUT)   --->   "%select_ln13 = select i1 %icmp_ln13_1, i5 %zext_ln53, i5 %sext_ln24_1" [firmware/nnet_utils/nnet_conv_stream.h:13->firmware/nnet_utils/nnet_conv_stream.h:58->firmware/nnet_utils/nnet_conv2d_stream.h:22->firmware/nnet_utils/nnet_conv2d_stream.h:58]   --->   Operation 502 'select' 'select_ln13' <Predicate = true> <Delay = 1.02> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 4 <SV = 3> <Delay = 3.40>
ST_4 : Operation 503 [1/1] (0.00ns)   --->   "%shl_ln23 = shl i5 %sh_idx, 2" [firmware/nnet_utils/nnet_conv2d_stream.h:23->firmware/nnet_utils/nnet_conv2d_stream.h:58]   --->   Operation 503 'shl' 'shl_ln23' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 504 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln321_1 = add i5 %shl_ln23, %select_ln13" [firmware/nnet_utils/nnet_conv2d_stream.h:23->firmware/nnet_utils/nnet_conv2d_stream.h:58]   --->   Operation 504 'add' 'add_ln321_1' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.70> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 505 [1/1] (3.40ns) (root node of TernaryAdder)   --->   "%add_ln321 = add i5 %add_ln321_1, %sh_idx" [firmware/nnet_utils/nnet_conv2d_stream.h:23->firmware/nnet_utils/nnet_conv2d_stream.h:58]   --->   Operation 505 'add' 'add_ln321' <Predicate = true> <Delay = 3.40> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.70> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 5 <SV = 4> <Delay = 4.37>
ST_5 : Operation 506 [1/1] (0.00ns)   --->   "%indvar_flatten52 = phi i8 [ 0, %.preheader.preheader ], [ %add_ln52, %ReadInputWidth_end ]" [firmware/nnet_utils/nnet_conv2d_stream.h:52]   --->   Operation 506 'phi' 'indvar_flatten52' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 507 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([31 x i8]* @ReadInputHeight_ReadInputWidth_str)"   --->   Operation 507 'specloopname' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 508 [1/1] (0.00ns)   --->   "%empty_443 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 169, i64 169, i64 169)"   --->   Operation 508 'speclooptripcount' 'empty_443' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 509 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([15 x i8]* @p_str38) nounwind" [firmware/nnet_utils/nnet_conv2d_stream.h:53]   --->   Operation 509 'specloopname' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 510 [1/1] (0.00ns)   --->   "%tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([15 x i8]* @p_str38)" [firmware/nnet_utils/nnet_conv2d_stream.h:53]   --->   Operation 510 'specregionbegin' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 511 [1/1] (3.20ns)   --->   "%p_Val2_s = call i9 @_ssdm_op_Mux.ap_auto.25i9.i5(i9 1, i9 3, i9 7, i9 6, i9 4, i9 9, i9 27, i9 63, i9 54, i9 36, i9 73, i9 219, i9 -1, i9 -74, i9 -220, i9 72, i9 216, i9 -8, i9 -80, i9 -224, i9 64, i9 192, i9 -64, i9 -128, i9 -256, i5 %add_ln321)" [firmware/nnet_utils/nnet_conv2d_stream.h:23->firmware/nnet_utils/nnet_conv2d_stream.h:58]   --->   Operation 511 'mux' 'p_Val2_s' <Predicate = true> <Delay = 3.20> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 512 [1/1] (0.00ns)   --->   "%trunc_ln14 = trunc i9 %p_Val2_s to i1" [firmware/nnet_utils/nnet_conv2d_stream.h:14->firmware/nnet_utils/nnet_conv2d_stream.h:58]   --->   Operation 512 'trunc' 'trunc_ln14' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 513 [1/1] (2.18ns)   --->   "%empty_444 = call { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } @_ssdm_op_Read.ap_fifo.volatile.i16P.i16P.i16P.i16P.i16P.i16P.i16P.i16P.i16P.i16P.i16P.i16P.i16P.i16P.i16P.i16P(i16* %data_V_data_0_V, i16* %data_V_data_1_V, i16* %data_V_data_2_V, i16* %data_V_data_3_V, i16* %data_V_data_4_V, i16* %data_V_data_5_V, i16* %data_V_data_6_V, i16* %data_V_data_7_V, i16* %data_V_data_8_V, i16* %data_V_data_9_V, i16* %data_V_data_10_V, i16* %data_V_data_11_V, i16* %data_V_data_12_V, i16* %data_V_data_13_V, i16* %data_V_data_14_V, i16* %data_V_data_15_V)" [firmware/nnet_utils/nnet_conv2d_stream.h:59]   --->   Operation 513 'read' 'empty_444' <Predicate = true> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_5 : Operation 514 [1/1] (0.00ns)   --->   "%tmp_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %empty_444, 0" [firmware/nnet_utils/nnet_conv2d_stream.h:59]   --->   Operation 514 'extractvalue' 'tmp_V' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 515 [1/1] (0.00ns)   --->   "%tmp_V_159 = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %empty_444, 1" [firmware/nnet_utils/nnet_conv2d_stream.h:59]   --->   Operation 515 'extractvalue' 'tmp_V_159' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 516 [1/1] (0.00ns)   --->   "%tmp_V_160 = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %empty_444, 2" [firmware/nnet_utils/nnet_conv2d_stream.h:59]   --->   Operation 516 'extractvalue' 'tmp_V_160' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 517 [1/1] (0.00ns)   --->   "%tmp_V_161 = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %empty_444, 3" [firmware/nnet_utils/nnet_conv2d_stream.h:59]   --->   Operation 517 'extractvalue' 'tmp_V_161' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 518 [1/1] (0.00ns)   --->   "%tmp_V_162 = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %empty_444, 4" [firmware/nnet_utils/nnet_conv2d_stream.h:59]   --->   Operation 518 'extractvalue' 'tmp_V_162' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 519 [1/1] (0.00ns)   --->   "%tmp_V_163 = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %empty_444, 5" [firmware/nnet_utils/nnet_conv2d_stream.h:59]   --->   Operation 519 'extractvalue' 'tmp_V_163' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 520 [1/1] (0.00ns)   --->   "%tmp_V_164 = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %empty_444, 6" [firmware/nnet_utils/nnet_conv2d_stream.h:59]   --->   Operation 520 'extractvalue' 'tmp_V_164' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 521 [1/1] (0.00ns)   --->   "%tmp_V_165 = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %empty_444, 7" [firmware/nnet_utils/nnet_conv2d_stream.h:59]   --->   Operation 521 'extractvalue' 'tmp_V_165' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 522 [1/1] (0.00ns)   --->   "%tmp_V_166 = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %empty_444, 8" [firmware/nnet_utils/nnet_conv2d_stream.h:59]   --->   Operation 522 'extractvalue' 'tmp_V_166' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 523 [1/1] (0.00ns)   --->   "%tmp_V_167 = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %empty_444, 9" [firmware/nnet_utils/nnet_conv2d_stream.h:59]   --->   Operation 523 'extractvalue' 'tmp_V_167' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 524 [1/1] (0.00ns)   --->   "%tmp_V_168 = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %empty_444, 10" [firmware/nnet_utils/nnet_conv2d_stream.h:59]   --->   Operation 524 'extractvalue' 'tmp_V_168' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 525 [1/1] (0.00ns)   --->   "%tmp_V_169 = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %empty_444, 11" [firmware/nnet_utils/nnet_conv2d_stream.h:59]   --->   Operation 525 'extractvalue' 'tmp_V_169' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 526 [1/1] (0.00ns)   --->   "%tmp_V_170 = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %empty_444, 12" [firmware/nnet_utils/nnet_conv2d_stream.h:59]   --->   Operation 526 'extractvalue' 'tmp_V_170' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 527 [1/1] (0.00ns)   --->   "%tmp_V_171 = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %empty_444, 13" [firmware/nnet_utils/nnet_conv2d_stream.h:59]   --->   Operation 527 'extractvalue' 'tmp_V_171' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 528 [1/1] (0.00ns)   --->   "%tmp_V_172 = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %empty_444, 14" [firmware/nnet_utils/nnet_conv2d_stream.h:59]   --->   Operation 528 'extractvalue' 'tmp_V_172' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 529 [1/1] (0.00ns)   --->   "%tmp_V_173 = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %empty_444, 15" [firmware/nnet_utils/nnet_conv2d_stream.h:59]   --->   Operation 529 'extractvalue' 'tmp_V_173' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 530 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str34) nounwind" [firmware/nnet_utils/nnet_conv_stream.h:126->firmware/nnet_utils/nnet_conv2d_stream.h:59]   --->   Operation 530 'specloopname' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 531 [1/1] (1.91ns)   --->   "%add_ln52 = add i8 1, %indvar_flatten52" [firmware/nnet_utils/nnet_conv2d_stream.h:52]   --->   Operation 531 'add' 'add_ln52' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 532 [1/1] (0.00ns)   --->   "br i1 %trunc_ln14, label %._crit_edge.i.0.0, label %._crit_edge.i.0.15" [firmware/nnet_utils/nnet_conv_stream.h:132->firmware/nnet_utils/nnet_conv2d_stream.h:59]   --->   Operation 532 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 533 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %data_window_0_V_V, i16 %tmp_V)" [firmware/nnet_utils/nnet_conv_stream.h:132->firmware/nnet_utils/nnet_conv2d_stream.h:59]   --->   Operation 533 'write' <Predicate = (trunc_ln14)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 10> <FIFO>
ST_5 : Operation 534 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %data_window_1_V_V, i16 %tmp_V_159)" [firmware/nnet_utils/nnet_conv_stream.h:132->firmware/nnet_utils/nnet_conv2d_stream.h:59]   --->   Operation 534 'write' <Predicate = (trunc_ln14)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 10> <FIFO>
ST_5 : Operation 535 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %data_window_2_V_V, i16 %tmp_V_160)" [firmware/nnet_utils/nnet_conv_stream.h:132->firmware/nnet_utils/nnet_conv2d_stream.h:59]   --->   Operation 535 'write' <Predicate = (trunc_ln14)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 10> <FIFO>
ST_5 : Operation 536 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %data_window_3_V_V, i16 %tmp_V_161)" [firmware/nnet_utils/nnet_conv_stream.h:132->firmware/nnet_utils/nnet_conv2d_stream.h:59]   --->   Operation 536 'write' <Predicate = (trunc_ln14)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 10> <FIFO>
ST_5 : Operation 537 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %data_window_4_V_V, i16 %tmp_V_162)" [firmware/nnet_utils/nnet_conv_stream.h:132->firmware/nnet_utils/nnet_conv2d_stream.h:59]   --->   Operation 537 'write' <Predicate = (trunc_ln14)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 10> <FIFO>
ST_5 : Operation 538 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %data_window_5_V_V, i16 %tmp_V_163)" [firmware/nnet_utils/nnet_conv_stream.h:132->firmware/nnet_utils/nnet_conv2d_stream.h:59]   --->   Operation 538 'write' <Predicate = (trunc_ln14)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 10> <FIFO>
ST_5 : Operation 539 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %data_window_6_V_V, i16 %tmp_V_164)" [firmware/nnet_utils/nnet_conv_stream.h:132->firmware/nnet_utils/nnet_conv2d_stream.h:59]   --->   Operation 539 'write' <Predicate = (trunc_ln14)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 10> <FIFO>
ST_5 : Operation 540 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %data_window_7_V_V, i16 %tmp_V_165)" [firmware/nnet_utils/nnet_conv_stream.h:132->firmware/nnet_utils/nnet_conv2d_stream.h:59]   --->   Operation 540 'write' <Predicate = (trunc_ln14)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 10> <FIFO>
ST_5 : Operation 541 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %data_window_8_V_V, i16 %tmp_V_166)" [firmware/nnet_utils/nnet_conv_stream.h:132->firmware/nnet_utils/nnet_conv2d_stream.h:59]   --->   Operation 541 'write' <Predicate = (trunc_ln14)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 10> <FIFO>
ST_5 : Operation 542 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %data_window_9_V_V, i16 %tmp_V_167)" [firmware/nnet_utils/nnet_conv_stream.h:132->firmware/nnet_utils/nnet_conv2d_stream.h:59]   --->   Operation 542 'write' <Predicate = (trunc_ln14)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 10> <FIFO>
ST_5 : Operation 543 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %data_window_10_V_V, i16 %tmp_V_168)" [firmware/nnet_utils/nnet_conv_stream.h:132->firmware/nnet_utils/nnet_conv2d_stream.h:59]   --->   Operation 543 'write' <Predicate = (trunc_ln14)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 10> <FIFO>
ST_5 : Operation 544 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %data_window_11_V_V, i16 %tmp_V_169)" [firmware/nnet_utils/nnet_conv_stream.h:132->firmware/nnet_utils/nnet_conv2d_stream.h:59]   --->   Operation 544 'write' <Predicate = (trunc_ln14)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 10> <FIFO>
ST_5 : Operation 545 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %data_window_12_V_V, i16 %tmp_V_170)" [firmware/nnet_utils/nnet_conv_stream.h:132->firmware/nnet_utils/nnet_conv2d_stream.h:59]   --->   Operation 545 'write' <Predicate = (trunc_ln14)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 10> <FIFO>
ST_5 : Operation 546 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %data_window_13_V_V, i16 %tmp_V_171)" [firmware/nnet_utils/nnet_conv_stream.h:132->firmware/nnet_utils/nnet_conv2d_stream.h:59]   --->   Operation 546 'write' <Predicate = (trunc_ln14)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 10> <FIFO>
ST_5 : Operation 547 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %data_window_14_V_V, i16 %tmp_V_172)" [firmware/nnet_utils/nnet_conv_stream.h:132->firmware/nnet_utils/nnet_conv2d_stream.h:59]   --->   Operation 547 'write' <Predicate = (trunc_ln14)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 10> <FIFO>
ST_5 : Operation 548 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %data_window_15_V_V, i16 %tmp_V_173)" [firmware/nnet_utils/nnet_conv_stream.h:132->firmware/nnet_utils/nnet_conv2d_stream.h:59]   --->   Operation 548 'write' <Predicate = (trunc_ln14)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 10> <FIFO>
ST_5 : Operation 549 [1/1] (0.00ns)   --->   "br label %._crit_edge.i.0.15" [firmware/nnet_utils/nnet_conv_stream.h:132->firmware/nnet_utils/nnet_conv2d_stream.h:59]   --->   Operation 549 'br' <Predicate = (trunc_ln14)> <Delay = 0.00>
ST_5 : Operation 550 [1/1] (0.00ns)   --->   "%tmp_169 = call i1 @_ssdm_op_BitSelect.i1.i9.i32(i9 %p_Val2_s, i32 1)" [firmware/nnet_utils/nnet_conv_stream.h:132->firmware/nnet_utils/nnet_conv2d_stream.h:59]   --->   Operation 550 'bitselect' 'tmp_169' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 551 [1/1] (0.00ns)   --->   "br i1 %tmp_169, label %._crit_edge.i.1.0, label %._crit_edge.i.1.15" [firmware/nnet_utils/nnet_conv_stream.h:132->firmware/nnet_utils/nnet_conv2d_stream.h:59]   --->   Operation 551 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 552 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %data_window_16_V_V, i16 %tmp_V)" [firmware/nnet_utils/nnet_conv_stream.h:132->firmware/nnet_utils/nnet_conv2d_stream.h:59]   --->   Operation 552 'write' <Predicate = (tmp_169)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 10> <FIFO>
ST_5 : Operation 553 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %data_window_17_V_V, i16 %tmp_V_159)" [firmware/nnet_utils/nnet_conv_stream.h:132->firmware/nnet_utils/nnet_conv2d_stream.h:59]   --->   Operation 553 'write' <Predicate = (tmp_169)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 10> <FIFO>
ST_5 : Operation 554 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %data_window_18_V_V, i16 %tmp_V_160)" [firmware/nnet_utils/nnet_conv_stream.h:132->firmware/nnet_utils/nnet_conv2d_stream.h:59]   --->   Operation 554 'write' <Predicate = (tmp_169)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 10> <FIFO>
ST_5 : Operation 555 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %data_window_19_V_V, i16 %tmp_V_161)" [firmware/nnet_utils/nnet_conv_stream.h:132->firmware/nnet_utils/nnet_conv2d_stream.h:59]   --->   Operation 555 'write' <Predicate = (tmp_169)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 10> <FIFO>
ST_5 : Operation 556 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %data_window_20_V_V, i16 %tmp_V_162)" [firmware/nnet_utils/nnet_conv_stream.h:132->firmware/nnet_utils/nnet_conv2d_stream.h:59]   --->   Operation 556 'write' <Predicate = (tmp_169)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 10> <FIFO>
ST_5 : Operation 557 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %data_window_21_V_V, i16 %tmp_V_163)" [firmware/nnet_utils/nnet_conv_stream.h:132->firmware/nnet_utils/nnet_conv2d_stream.h:59]   --->   Operation 557 'write' <Predicate = (tmp_169)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 10> <FIFO>
ST_5 : Operation 558 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %data_window_22_V_V, i16 %tmp_V_164)" [firmware/nnet_utils/nnet_conv_stream.h:132->firmware/nnet_utils/nnet_conv2d_stream.h:59]   --->   Operation 558 'write' <Predicate = (tmp_169)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 10> <FIFO>
ST_5 : Operation 559 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %data_window_23_V_V, i16 %tmp_V_165)" [firmware/nnet_utils/nnet_conv_stream.h:132->firmware/nnet_utils/nnet_conv2d_stream.h:59]   --->   Operation 559 'write' <Predicate = (tmp_169)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 10> <FIFO>
ST_5 : Operation 560 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %data_window_24_V_V, i16 %tmp_V_166)" [firmware/nnet_utils/nnet_conv_stream.h:132->firmware/nnet_utils/nnet_conv2d_stream.h:59]   --->   Operation 560 'write' <Predicate = (tmp_169)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 10> <FIFO>
ST_5 : Operation 561 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %data_window_25_V_V, i16 %tmp_V_167)" [firmware/nnet_utils/nnet_conv_stream.h:132->firmware/nnet_utils/nnet_conv2d_stream.h:59]   --->   Operation 561 'write' <Predicate = (tmp_169)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 10> <FIFO>
ST_5 : Operation 562 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %data_window_26_V_V, i16 %tmp_V_168)" [firmware/nnet_utils/nnet_conv_stream.h:132->firmware/nnet_utils/nnet_conv2d_stream.h:59]   --->   Operation 562 'write' <Predicate = (tmp_169)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 10> <FIFO>
ST_5 : Operation 563 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %data_window_27_V_V, i16 %tmp_V_169)" [firmware/nnet_utils/nnet_conv_stream.h:132->firmware/nnet_utils/nnet_conv2d_stream.h:59]   --->   Operation 563 'write' <Predicate = (tmp_169)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 10> <FIFO>
ST_5 : Operation 564 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %data_window_28_V_V, i16 %tmp_V_170)" [firmware/nnet_utils/nnet_conv_stream.h:132->firmware/nnet_utils/nnet_conv2d_stream.h:59]   --->   Operation 564 'write' <Predicate = (tmp_169)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 10> <FIFO>
ST_5 : Operation 565 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %data_window_29_V_V, i16 %tmp_V_171)" [firmware/nnet_utils/nnet_conv_stream.h:132->firmware/nnet_utils/nnet_conv2d_stream.h:59]   --->   Operation 565 'write' <Predicate = (tmp_169)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 10> <FIFO>
ST_5 : Operation 566 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %data_window_30_V_V, i16 %tmp_V_172)" [firmware/nnet_utils/nnet_conv_stream.h:132->firmware/nnet_utils/nnet_conv2d_stream.h:59]   --->   Operation 566 'write' <Predicate = (tmp_169)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 10> <FIFO>
ST_5 : Operation 567 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %data_window_31_V_V, i16 %tmp_V_173)" [firmware/nnet_utils/nnet_conv_stream.h:132->firmware/nnet_utils/nnet_conv2d_stream.h:59]   --->   Operation 567 'write' <Predicate = (tmp_169)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 10> <FIFO>
ST_5 : Operation 568 [1/1] (0.00ns)   --->   "br label %._crit_edge.i.1.15" [firmware/nnet_utils/nnet_conv_stream.h:132->firmware/nnet_utils/nnet_conv2d_stream.h:59]   --->   Operation 568 'br' <Predicate = (tmp_169)> <Delay = 0.00>
ST_5 : Operation 569 [1/1] (0.00ns)   --->   "%tmp_170 = call i1 @_ssdm_op_BitSelect.i1.i9.i32(i9 %p_Val2_s, i32 2)" [firmware/nnet_utils/nnet_conv_stream.h:132->firmware/nnet_utils/nnet_conv2d_stream.h:59]   --->   Operation 569 'bitselect' 'tmp_170' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 570 [1/1] (0.00ns)   --->   "br i1 %tmp_170, label %._crit_edge.i.2.0, label %._crit_edge.i.2.15" [firmware/nnet_utils/nnet_conv_stream.h:132->firmware/nnet_utils/nnet_conv2d_stream.h:59]   --->   Operation 570 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 571 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %data_window_32_V_V, i16 %tmp_V)" [firmware/nnet_utils/nnet_conv_stream.h:132->firmware/nnet_utils/nnet_conv2d_stream.h:59]   --->   Operation 571 'write' <Predicate = (tmp_170)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 10> <FIFO>
ST_5 : Operation 572 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %data_window_33_V_V, i16 %tmp_V_159)" [firmware/nnet_utils/nnet_conv_stream.h:132->firmware/nnet_utils/nnet_conv2d_stream.h:59]   --->   Operation 572 'write' <Predicate = (tmp_170)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 10> <FIFO>
ST_5 : Operation 573 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %data_window_34_V_V, i16 %tmp_V_160)" [firmware/nnet_utils/nnet_conv_stream.h:132->firmware/nnet_utils/nnet_conv2d_stream.h:59]   --->   Operation 573 'write' <Predicate = (tmp_170)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 10> <FIFO>
ST_5 : Operation 574 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %data_window_35_V_V, i16 %tmp_V_161)" [firmware/nnet_utils/nnet_conv_stream.h:132->firmware/nnet_utils/nnet_conv2d_stream.h:59]   --->   Operation 574 'write' <Predicate = (tmp_170)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 10> <FIFO>
ST_5 : Operation 575 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %data_window_36_V_V, i16 %tmp_V_162)" [firmware/nnet_utils/nnet_conv_stream.h:132->firmware/nnet_utils/nnet_conv2d_stream.h:59]   --->   Operation 575 'write' <Predicate = (tmp_170)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 10> <FIFO>
ST_5 : Operation 576 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %data_window_37_V_V, i16 %tmp_V_163)" [firmware/nnet_utils/nnet_conv_stream.h:132->firmware/nnet_utils/nnet_conv2d_stream.h:59]   --->   Operation 576 'write' <Predicate = (tmp_170)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 10> <FIFO>
ST_5 : Operation 577 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %data_window_38_V_V, i16 %tmp_V_164)" [firmware/nnet_utils/nnet_conv_stream.h:132->firmware/nnet_utils/nnet_conv2d_stream.h:59]   --->   Operation 577 'write' <Predicate = (tmp_170)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 10> <FIFO>
ST_5 : Operation 578 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %data_window_39_V_V, i16 %tmp_V_165)" [firmware/nnet_utils/nnet_conv_stream.h:132->firmware/nnet_utils/nnet_conv2d_stream.h:59]   --->   Operation 578 'write' <Predicate = (tmp_170)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 10> <FIFO>
ST_5 : Operation 579 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %data_window_40_V_V, i16 %tmp_V_166)" [firmware/nnet_utils/nnet_conv_stream.h:132->firmware/nnet_utils/nnet_conv2d_stream.h:59]   --->   Operation 579 'write' <Predicate = (tmp_170)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 10> <FIFO>
ST_5 : Operation 580 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %data_window_41_V_V, i16 %tmp_V_167)" [firmware/nnet_utils/nnet_conv_stream.h:132->firmware/nnet_utils/nnet_conv2d_stream.h:59]   --->   Operation 580 'write' <Predicate = (tmp_170)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 10> <FIFO>
ST_5 : Operation 581 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %data_window_42_V_V, i16 %tmp_V_168)" [firmware/nnet_utils/nnet_conv_stream.h:132->firmware/nnet_utils/nnet_conv2d_stream.h:59]   --->   Operation 581 'write' <Predicate = (tmp_170)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 10> <FIFO>
ST_5 : Operation 582 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %data_window_43_V_V, i16 %tmp_V_169)" [firmware/nnet_utils/nnet_conv_stream.h:132->firmware/nnet_utils/nnet_conv2d_stream.h:59]   --->   Operation 582 'write' <Predicate = (tmp_170)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 10> <FIFO>
ST_5 : Operation 583 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %data_window_44_V_V, i16 %tmp_V_170)" [firmware/nnet_utils/nnet_conv_stream.h:132->firmware/nnet_utils/nnet_conv2d_stream.h:59]   --->   Operation 583 'write' <Predicate = (tmp_170)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 10> <FIFO>
ST_5 : Operation 584 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %data_window_45_V_V, i16 %tmp_V_171)" [firmware/nnet_utils/nnet_conv_stream.h:132->firmware/nnet_utils/nnet_conv2d_stream.h:59]   --->   Operation 584 'write' <Predicate = (tmp_170)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 10> <FIFO>
ST_5 : Operation 585 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %data_window_46_V_V, i16 %tmp_V_172)" [firmware/nnet_utils/nnet_conv_stream.h:132->firmware/nnet_utils/nnet_conv2d_stream.h:59]   --->   Operation 585 'write' <Predicate = (tmp_170)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 10> <FIFO>
ST_5 : Operation 586 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %data_window_47_V_V, i16 %tmp_V_173)" [firmware/nnet_utils/nnet_conv_stream.h:132->firmware/nnet_utils/nnet_conv2d_stream.h:59]   --->   Operation 586 'write' <Predicate = (tmp_170)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 10> <FIFO>
ST_5 : Operation 587 [1/1] (0.00ns)   --->   "br label %._crit_edge.i.2.15" [firmware/nnet_utils/nnet_conv_stream.h:132->firmware/nnet_utils/nnet_conv2d_stream.h:59]   --->   Operation 587 'br' <Predicate = (tmp_170)> <Delay = 0.00>
ST_5 : Operation 588 [1/1] (0.00ns)   --->   "%tmp_171 = call i1 @_ssdm_op_BitSelect.i1.i9.i32(i9 %p_Val2_s, i32 3)" [firmware/nnet_utils/nnet_conv_stream.h:132->firmware/nnet_utils/nnet_conv2d_stream.h:59]   --->   Operation 588 'bitselect' 'tmp_171' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 589 [1/1] (0.00ns)   --->   "br i1 %tmp_171, label %._crit_edge.i.3.0, label %._crit_edge.i.3.15" [firmware/nnet_utils/nnet_conv_stream.h:132->firmware/nnet_utils/nnet_conv2d_stream.h:59]   --->   Operation 589 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 590 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %data_window_48_V_V, i16 %tmp_V)" [firmware/nnet_utils/nnet_conv_stream.h:132->firmware/nnet_utils/nnet_conv2d_stream.h:59]   --->   Operation 590 'write' <Predicate = (tmp_171)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 10> <FIFO>
ST_5 : Operation 591 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %data_window_49_V_V, i16 %tmp_V_159)" [firmware/nnet_utils/nnet_conv_stream.h:132->firmware/nnet_utils/nnet_conv2d_stream.h:59]   --->   Operation 591 'write' <Predicate = (tmp_171)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 10> <FIFO>
ST_5 : Operation 592 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %data_window_50_V_V, i16 %tmp_V_160)" [firmware/nnet_utils/nnet_conv_stream.h:132->firmware/nnet_utils/nnet_conv2d_stream.h:59]   --->   Operation 592 'write' <Predicate = (tmp_171)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 10> <FIFO>
ST_5 : Operation 593 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %data_window_51_V_V, i16 %tmp_V_161)" [firmware/nnet_utils/nnet_conv_stream.h:132->firmware/nnet_utils/nnet_conv2d_stream.h:59]   --->   Operation 593 'write' <Predicate = (tmp_171)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 10> <FIFO>
ST_5 : Operation 594 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %data_window_52_V_V, i16 %tmp_V_162)" [firmware/nnet_utils/nnet_conv_stream.h:132->firmware/nnet_utils/nnet_conv2d_stream.h:59]   --->   Operation 594 'write' <Predicate = (tmp_171)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 10> <FIFO>
ST_5 : Operation 595 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %data_window_53_V_V, i16 %tmp_V_163)" [firmware/nnet_utils/nnet_conv_stream.h:132->firmware/nnet_utils/nnet_conv2d_stream.h:59]   --->   Operation 595 'write' <Predicate = (tmp_171)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 10> <FIFO>
ST_5 : Operation 596 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %data_window_54_V_V, i16 %tmp_V_164)" [firmware/nnet_utils/nnet_conv_stream.h:132->firmware/nnet_utils/nnet_conv2d_stream.h:59]   --->   Operation 596 'write' <Predicate = (tmp_171)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 10> <FIFO>
ST_5 : Operation 597 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %data_window_55_V_V, i16 %tmp_V_165)" [firmware/nnet_utils/nnet_conv_stream.h:132->firmware/nnet_utils/nnet_conv2d_stream.h:59]   --->   Operation 597 'write' <Predicate = (tmp_171)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 10> <FIFO>
ST_5 : Operation 598 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %data_window_56_V_V, i16 %tmp_V_166)" [firmware/nnet_utils/nnet_conv_stream.h:132->firmware/nnet_utils/nnet_conv2d_stream.h:59]   --->   Operation 598 'write' <Predicate = (tmp_171)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 10> <FIFO>
ST_5 : Operation 599 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %data_window_57_V_V, i16 %tmp_V_167)" [firmware/nnet_utils/nnet_conv_stream.h:132->firmware/nnet_utils/nnet_conv2d_stream.h:59]   --->   Operation 599 'write' <Predicate = (tmp_171)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 10> <FIFO>
ST_5 : Operation 600 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %data_window_58_V_V, i16 %tmp_V_168)" [firmware/nnet_utils/nnet_conv_stream.h:132->firmware/nnet_utils/nnet_conv2d_stream.h:59]   --->   Operation 600 'write' <Predicate = (tmp_171)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 10> <FIFO>
ST_5 : Operation 601 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %data_window_59_V_V, i16 %tmp_V_169)" [firmware/nnet_utils/nnet_conv_stream.h:132->firmware/nnet_utils/nnet_conv2d_stream.h:59]   --->   Operation 601 'write' <Predicate = (tmp_171)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 10> <FIFO>
ST_5 : Operation 602 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %data_window_60_V_V, i16 %tmp_V_170)" [firmware/nnet_utils/nnet_conv_stream.h:132->firmware/nnet_utils/nnet_conv2d_stream.h:59]   --->   Operation 602 'write' <Predicate = (tmp_171)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 10> <FIFO>
ST_5 : Operation 603 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %data_window_61_V_V, i16 %tmp_V_171)" [firmware/nnet_utils/nnet_conv_stream.h:132->firmware/nnet_utils/nnet_conv2d_stream.h:59]   --->   Operation 603 'write' <Predicate = (tmp_171)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 10> <FIFO>
ST_5 : Operation 604 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %data_window_62_V_V, i16 %tmp_V_172)" [firmware/nnet_utils/nnet_conv_stream.h:132->firmware/nnet_utils/nnet_conv2d_stream.h:59]   --->   Operation 604 'write' <Predicate = (tmp_171)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 10> <FIFO>
ST_5 : Operation 605 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %data_window_63_V_V, i16 %tmp_V_173)" [firmware/nnet_utils/nnet_conv_stream.h:132->firmware/nnet_utils/nnet_conv2d_stream.h:59]   --->   Operation 605 'write' <Predicate = (tmp_171)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 10> <FIFO>
ST_5 : Operation 606 [1/1] (0.00ns)   --->   "br label %._crit_edge.i.3.15" [firmware/nnet_utils/nnet_conv_stream.h:132->firmware/nnet_utils/nnet_conv2d_stream.h:59]   --->   Operation 606 'br' <Predicate = (tmp_171)> <Delay = 0.00>
ST_5 : Operation 607 [1/1] (0.00ns)   --->   "%tmp_172 = call i1 @_ssdm_op_BitSelect.i1.i9.i32(i9 %p_Val2_s, i32 4)" [firmware/nnet_utils/nnet_conv_stream.h:132->firmware/nnet_utils/nnet_conv2d_stream.h:59]   --->   Operation 607 'bitselect' 'tmp_172' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 608 [1/1] (0.00ns)   --->   "br i1 %tmp_172, label %._crit_edge.i.4.0, label %._crit_edge.i.4.15" [firmware/nnet_utils/nnet_conv_stream.h:132->firmware/nnet_utils/nnet_conv2d_stream.h:59]   --->   Operation 608 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 609 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %data_window_64_V_V, i16 %tmp_V)" [firmware/nnet_utils/nnet_conv_stream.h:132->firmware/nnet_utils/nnet_conv2d_stream.h:59]   --->   Operation 609 'write' <Predicate = (tmp_172)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 10> <FIFO>
ST_5 : Operation 610 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %data_window_65_V_V, i16 %tmp_V_159)" [firmware/nnet_utils/nnet_conv_stream.h:132->firmware/nnet_utils/nnet_conv2d_stream.h:59]   --->   Operation 610 'write' <Predicate = (tmp_172)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 10> <FIFO>
ST_5 : Operation 611 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %data_window_66_V_V, i16 %tmp_V_160)" [firmware/nnet_utils/nnet_conv_stream.h:132->firmware/nnet_utils/nnet_conv2d_stream.h:59]   --->   Operation 611 'write' <Predicate = (tmp_172)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 10> <FIFO>
ST_5 : Operation 612 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %data_window_67_V_V, i16 %tmp_V_161)" [firmware/nnet_utils/nnet_conv_stream.h:132->firmware/nnet_utils/nnet_conv2d_stream.h:59]   --->   Operation 612 'write' <Predicate = (tmp_172)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 10> <FIFO>
ST_5 : Operation 613 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %data_window_68_V_V, i16 %tmp_V_162)" [firmware/nnet_utils/nnet_conv_stream.h:132->firmware/nnet_utils/nnet_conv2d_stream.h:59]   --->   Operation 613 'write' <Predicate = (tmp_172)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 10> <FIFO>
ST_5 : Operation 614 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %data_window_69_V_V, i16 %tmp_V_163)" [firmware/nnet_utils/nnet_conv_stream.h:132->firmware/nnet_utils/nnet_conv2d_stream.h:59]   --->   Operation 614 'write' <Predicate = (tmp_172)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 10> <FIFO>
ST_5 : Operation 615 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %data_window_70_V_V, i16 %tmp_V_164)" [firmware/nnet_utils/nnet_conv_stream.h:132->firmware/nnet_utils/nnet_conv2d_stream.h:59]   --->   Operation 615 'write' <Predicate = (tmp_172)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 10> <FIFO>
ST_5 : Operation 616 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %data_window_71_V_V, i16 %tmp_V_165)" [firmware/nnet_utils/nnet_conv_stream.h:132->firmware/nnet_utils/nnet_conv2d_stream.h:59]   --->   Operation 616 'write' <Predicate = (tmp_172)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 10> <FIFO>
ST_5 : Operation 617 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %data_window_72_V_V, i16 %tmp_V_166)" [firmware/nnet_utils/nnet_conv_stream.h:132->firmware/nnet_utils/nnet_conv2d_stream.h:59]   --->   Operation 617 'write' <Predicate = (tmp_172)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 10> <FIFO>
ST_5 : Operation 618 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %data_window_73_V_V, i16 %tmp_V_167)" [firmware/nnet_utils/nnet_conv_stream.h:132->firmware/nnet_utils/nnet_conv2d_stream.h:59]   --->   Operation 618 'write' <Predicate = (tmp_172)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 10> <FIFO>
ST_5 : Operation 619 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %data_window_74_V_V, i16 %tmp_V_168)" [firmware/nnet_utils/nnet_conv_stream.h:132->firmware/nnet_utils/nnet_conv2d_stream.h:59]   --->   Operation 619 'write' <Predicate = (tmp_172)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 10> <FIFO>
ST_5 : Operation 620 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %data_window_75_V_V, i16 %tmp_V_169)" [firmware/nnet_utils/nnet_conv_stream.h:132->firmware/nnet_utils/nnet_conv2d_stream.h:59]   --->   Operation 620 'write' <Predicate = (tmp_172)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 10> <FIFO>
ST_5 : Operation 621 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %data_window_76_V_V, i16 %tmp_V_170)" [firmware/nnet_utils/nnet_conv_stream.h:132->firmware/nnet_utils/nnet_conv2d_stream.h:59]   --->   Operation 621 'write' <Predicate = (tmp_172)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 10> <FIFO>
ST_5 : Operation 622 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %data_window_77_V_V, i16 %tmp_V_171)" [firmware/nnet_utils/nnet_conv_stream.h:132->firmware/nnet_utils/nnet_conv2d_stream.h:59]   --->   Operation 622 'write' <Predicate = (tmp_172)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 10> <FIFO>
ST_5 : Operation 623 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %data_window_78_V_V, i16 %tmp_V_172)" [firmware/nnet_utils/nnet_conv_stream.h:132->firmware/nnet_utils/nnet_conv2d_stream.h:59]   --->   Operation 623 'write' <Predicate = (tmp_172)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 10> <FIFO>
ST_5 : Operation 624 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %data_window_79_V_V, i16 %tmp_V_173)" [firmware/nnet_utils/nnet_conv_stream.h:132->firmware/nnet_utils/nnet_conv2d_stream.h:59]   --->   Operation 624 'write' <Predicate = (tmp_172)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 10> <FIFO>
ST_5 : Operation 625 [1/1] (0.00ns)   --->   "br label %._crit_edge.i.4.15" [firmware/nnet_utils/nnet_conv_stream.h:132->firmware/nnet_utils/nnet_conv2d_stream.h:59]   --->   Operation 625 'br' <Predicate = (tmp_172)> <Delay = 0.00>
ST_5 : Operation 626 [1/1] (0.00ns)   --->   "%tmp_173 = call i1 @_ssdm_op_BitSelect.i1.i9.i32(i9 %p_Val2_s, i32 5)" [firmware/nnet_utils/nnet_conv_stream.h:132->firmware/nnet_utils/nnet_conv2d_stream.h:59]   --->   Operation 626 'bitselect' 'tmp_173' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 627 [1/1] (0.00ns)   --->   "br i1 %tmp_173, label %._crit_edge.i.5.0, label %._crit_edge.i.5.15" [firmware/nnet_utils/nnet_conv_stream.h:132->firmware/nnet_utils/nnet_conv2d_stream.h:59]   --->   Operation 627 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 628 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %data_window_80_V_V, i16 %tmp_V)" [firmware/nnet_utils/nnet_conv_stream.h:132->firmware/nnet_utils/nnet_conv2d_stream.h:59]   --->   Operation 628 'write' <Predicate = (tmp_173)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 10> <FIFO>
ST_5 : Operation 629 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %data_window_81_V_V, i16 %tmp_V_159)" [firmware/nnet_utils/nnet_conv_stream.h:132->firmware/nnet_utils/nnet_conv2d_stream.h:59]   --->   Operation 629 'write' <Predicate = (tmp_173)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 10> <FIFO>
ST_5 : Operation 630 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %data_window_82_V_V, i16 %tmp_V_160)" [firmware/nnet_utils/nnet_conv_stream.h:132->firmware/nnet_utils/nnet_conv2d_stream.h:59]   --->   Operation 630 'write' <Predicate = (tmp_173)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 10> <FIFO>
ST_5 : Operation 631 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %data_window_83_V_V, i16 %tmp_V_161)" [firmware/nnet_utils/nnet_conv_stream.h:132->firmware/nnet_utils/nnet_conv2d_stream.h:59]   --->   Operation 631 'write' <Predicate = (tmp_173)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 10> <FIFO>
ST_5 : Operation 632 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %data_window_84_V_V, i16 %tmp_V_162)" [firmware/nnet_utils/nnet_conv_stream.h:132->firmware/nnet_utils/nnet_conv2d_stream.h:59]   --->   Operation 632 'write' <Predicate = (tmp_173)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 10> <FIFO>
ST_5 : Operation 633 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %data_window_85_V_V, i16 %tmp_V_163)" [firmware/nnet_utils/nnet_conv_stream.h:132->firmware/nnet_utils/nnet_conv2d_stream.h:59]   --->   Operation 633 'write' <Predicate = (tmp_173)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 10> <FIFO>
ST_5 : Operation 634 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %data_window_86_V_V, i16 %tmp_V_164)" [firmware/nnet_utils/nnet_conv_stream.h:132->firmware/nnet_utils/nnet_conv2d_stream.h:59]   --->   Operation 634 'write' <Predicate = (tmp_173)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 10> <FIFO>
ST_5 : Operation 635 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %data_window_87_V_V, i16 %tmp_V_165)" [firmware/nnet_utils/nnet_conv_stream.h:132->firmware/nnet_utils/nnet_conv2d_stream.h:59]   --->   Operation 635 'write' <Predicate = (tmp_173)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 10> <FIFO>
ST_5 : Operation 636 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %data_window_88_V_V, i16 %tmp_V_166)" [firmware/nnet_utils/nnet_conv_stream.h:132->firmware/nnet_utils/nnet_conv2d_stream.h:59]   --->   Operation 636 'write' <Predicate = (tmp_173)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 10> <FIFO>
ST_5 : Operation 637 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %data_window_89_V_V, i16 %tmp_V_167)" [firmware/nnet_utils/nnet_conv_stream.h:132->firmware/nnet_utils/nnet_conv2d_stream.h:59]   --->   Operation 637 'write' <Predicate = (tmp_173)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 10> <FIFO>
ST_5 : Operation 638 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %data_window_90_V_V, i16 %tmp_V_168)" [firmware/nnet_utils/nnet_conv_stream.h:132->firmware/nnet_utils/nnet_conv2d_stream.h:59]   --->   Operation 638 'write' <Predicate = (tmp_173)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 10> <FIFO>
ST_5 : Operation 639 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %data_window_91_V_V, i16 %tmp_V_169)" [firmware/nnet_utils/nnet_conv_stream.h:132->firmware/nnet_utils/nnet_conv2d_stream.h:59]   --->   Operation 639 'write' <Predicate = (tmp_173)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 10> <FIFO>
ST_5 : Operation 640 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %data_window_92_V_V, i16 %tmp_V_170)" [firmware/nnet_utils/nnet_conv_stream.h:132->firmware/nnet_utils/nnet_conv2d_stream.h:59]   --->   Operation 640 'write' <Predicate = (tmp_173)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 10> <FIFO>
ST_5 : Operation 641 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %data_window_93_V_V, i16 %tmp_V_171)" [firmware/nnet_utils/nnet_conv_stream.h:132->firmware/nnet_utils/nnet_conv2d_stream.h:59]   --->   Operation 641 'write' <Predicate = (tmp_173)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 10> <FIFO>
ST_5 : Operation 642 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %data_window_94_V_V, i16 %tmp_V_172)" [firmware/nnet_utils/nnet_conv_stream.h:132->firmware/nnet_utils/nnet_conv2d_stream.h:59]   --->   Operation 642 'write' <Predicate = (tmp_173)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 10> <FIFO>
ST_5 : Operation 643 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %data_window_95_V_V, i16 %tmp_V_173)" [firmware/nnet_utils/nnet_conv_stream.h:132->firmware/nnet_utils/nnet_conv2d_stream.h:59]   --->   Operation 643 'write' <Predicate = (tmp_173)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 10> <FIFO>
ST_5 : Operation 644 [1/1] (0.00ns)   --->   "br label %._crit_edge.i.5.15" [firmware/nnet_utils/nnet_conv_stream.h:132->firmware/nnet_utils/nnet_conv2d_stream.h:59]   --->   Operation 644 'br' <Predicate = (tmp_173)> <Delay = 0.00>
ST_5 : Operation 645 [1/1] (0.00ns)   --->   "%tmp_174 = call i1 @_ssdm_op_BitSelect.i1.i9.i32(i9 %p_Val2_s, i32 6)" [firmware/nnet_utils/nnet_conv_stream.h:132->firmware/nnet_utils/nnet_conv2d_stream.h:59]   --->   Operation 645 'bitselect' 'tmp_174' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 646 [1/1] (0.00ns)   --->   "br i1 %tmp_174, label %._crit_edge.i.6.0, label %._crit_edge.i.6.15" [firmware/nnet_utils/nnet_conv_stream.h:132->firmware/nnet_utils/nnet_conv2d_stream.h:59]   --->   Operation 646 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 647 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %data_window_96_V_V, i16 %tmp_V)" [firmware/nnet_utils/nnet_conv_stream.h:132->firmware/nnet_utils/nnet_conv2d_stream.h:59]   --->   Operation 647 'write' <Predicate = (tmp_174)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 10> <FIFO>
ST_5 : Operation 648 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %data_window_97_V_V, i16 %tmp_V_159)" [firmware/nnet_utils/nnet_conv_stream.h:132->firmware/nnet_utils/nnet_conv2d_stream.h:59]   --->   Operation 648 'write' <Predicate = (tmp_174)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 10> <FIFO>
ST_5 : Operation 649 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %data_window_98_V_V, i16 %tmp_V_160)" [firmware/nnet_utils/nnet_conv_stream.h:132->firmware/nnet_utils/nnet_conv2d_stream.h:59]   --->   Operation 649 'write' <Predicate = (tmp_174)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 10> <FIFO>
ST_5 : Operation 650 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %data_window_99_V_V, i16 %tmp_V_161)" [firmware/nnet_utils/nnet_conv_stream.h:132->firmware/nnet_utils/nnet_conv2d_stream.h:59]   --->   Operation 650 'write' <Predicate = (tmp_174)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 10> <FIFO>
ST_5 : Operation 651 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %data_window_100_V_V, i16 %tmp_V_162)" [firmware/nnet_utils/nnet_conv_stream.h:132->firmware/nnet_utils/nnet_conv2d_stream.h:59]   --->   Operation 651 'write' <Predicate = (tmp_174)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 10> <FIFO>
ST_5 : Operation 652 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %data_window_101_V_V, i16 %tmp_V_163)" [firmware/nnet_utils/nnet_conv_stream.h:132->firmware/nnet_utils/nnet_conv2d_stream.h:59]   --->   Operation 652 'write' <Predicate = (tmp_174)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 10> <FIFO>
ST_5 : Operation 653 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %data_window_102_V_V, i16 %tmp_V_164)" [firmware/nnet_utils/nnet_conv_stream.h:132->firmware/nnet_utils/nnet_conv2d_stream.h:59]   --->   Operation 653 'write' <Predicate = (tmp_174)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 10> <FIFO>
ST_5 : Operation 654 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %data_window_103_V_V, i16 %tmp_V_165)" [firmware/nnet_utils/nnet_conv_stream.h:132->firmware/nnet_utils/nnet_conv2d_stream.h:59]   --->   Operation 654 'write' <Predicate = (tmp_174)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 10> <FIFO>
ST_5 : Operation 655 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %data_window_104_V_V, i16 %tmp_V_166)" [firmware/nnet_utils/nnet_conv_stream.h:132->firmware/nnet_utils/nnet_conv2d_stream.h:59]   --->   Operation 655 'write' <Predicate = (tmp_174)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 10> <FIFO>
ST_5 : Operation 656 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %data_window_105_V_V, i16 %tmp_V_167)" [firmware/nnet_utils/nnet_conv_stream.h:132->firmware/nnet_utils/nnet_conv2d_stream.h:59]   --->   Operation 656 'write' <Predicate = (tmp_174)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 10> <FIFO>
ST_5 : Operation 657 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %data_window_106_V_V, i16 %tmp_V_168)" [firmware/nnet_utils/nnet_conv_stream.h:132->firmware/nnet_utils/nnet_conv2d_stream.h:59]   --->   Operation 657 'write' <Predicate = (tmp_174)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 10> <FIFO>
ST_5 : Operation 658 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %data_window_107_V_V, i16 %tmp_V_169)" [firmware/nnet_utils/nnet_conv_stream.h:132->firmware/nnet_utils/nnet_conv2d_stream.h:59]   --->   Operation 658 'write' <Predicate = (tmp_174)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 10> <FIFO>
ST_5 : Operation 659 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %data_window_108_V_V, i16 %tmp_V_170)" [firmware/nnet_utils/nnet_conv_stream.h:132->firmware/nnet_utils/nnet_conv2d_stream.h:59]   --->   Operation 659 'write' <Predicate = (tmp_174)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 10> <FIFO>
ST_5 : Operation 660 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %data_window_109_V_V, i16 %tmp_V_171)" [firmware/nnet_utils/nnet_conv_stream.h:132->firmware/nnet_utils/nnet_conv2d_stream.h:59]   --->   Operation 660 'write' <Predicate = (tmp_174)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 10> <FIFO>
ST_5 : Operation 661 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %data_window_110_V_V, i16 %tmp_V_172)" [firmware/nnet_utils/nnet_conv_stream.h:132->firmware/nnet_utils/nnet_conv2d_stream.h:59]   --->   Operation 661 'write' <Predicate = (tmp_174)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 10> <FIFO>
ST_5 : Operation 662 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %data_window_111_V_V, i16 %tmp_V_173)" [firmware/nnet_utils/nnet_conv_stream.h:132->firmware/nnet_utils/nnet_conv2d_stream.h:59]   --->   Operation 662 'write' <Predicate = (tmp_174)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 10> <FIFO>
ST_5 : Operation 663 [1/1] (0.00ns)   --->   "br label %._crit_edge.i.6.15" [firmware/nnet_utils/nnet_conv_stream.h:132->firmware/nnet_utils/nnet_conv2d_stream.h:59]   --->   Operation 663 'br' <Predicate = (tmp_174)> <Delay = 0.00>
ST_5 : Operation 664 [1/1] (0.00ns)   --->   "%tmp_175 = call i1 @_ssdm_op_BitSelect.i1.i9.i32(i9 %p_Val2_s, i32 7)" [firmware/nnet_utils/nnet_conv_stream.h:132->firmware/nnet_utils/nnet_conv2d_stream.h:59]   --->   Operation 664 'bitselect' 'tmp_175' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 665 [1/1] (0.00ns)   --->   "br i1 %tmp_175, label %._crit_edge.i.7.0, label %._crit_edge.i.7.15" [firmware/nnet_utils/nnet_conv_stream.h:132->firmware/nnet_utils/nnet_conv2d_stream.h:59]   --->   Operation 665 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 666 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %data_window_112_V_V, i16 %tmp_V)" [firmware/nnet_utils/nnet_conv_stream.h:132->firmware/nnet_utils/nnet_conv2d_stream.h:59]   --->   Operation 666 'write' <Predicate = (tmp_175)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 10> <FIFO>
ST_5 : Operation 667 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %data_window_113_V_V, i16 %tmp_V_159)" [firmware/nnet_utils/nnet_conv_stream.h:132->firmware/nnet_utils/nnet_conv2d_stream.h:59]   --->   Operation 667 'write' <Predicate = (tmp_175)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 10> <FIFO>
ST_5 : Operation 668 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %data_window_114_V_V, i16 %tmp_V_160)" [firmware/nnet_utils/nnet_conv_stream.h:132->firmware/nnet_utils/nnet_conv2d_stream.h:59]   --->   Operation 668 'write' <Predicate = (tmp_175)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 10> <FIFO>
ST_5 : Operation 669 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %data_window_115_V_V, i16 %tmp_V_161)" [firmware/nnet_utils/nnet_conv_stream.h:132->firmware/nnet_utils/nnet_conv2d_stream.h:59]   --->   Operation 669 'write' <Predicate = (tmp_175)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 10> <FIFO>
ST_5 : Operation 670 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %data_window_116_V_V, i16 %tmp_V_162)" [firmware/nnet_utils/nnet_conv_stream.h:132->firmware/nnet_utils/nnet_conv2d_stream.h:59]   --->   Operation 670 'write' <Predicate = (tmp_175)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 10> <FIFO>
ST_5 : Operation 671 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %data_window_117_V_V, i16 %tmp_V_163)" [firmware/nnet_utils/nnet_conv_stream.h:132->firmware/nnet_utils/nnet_conv2d_stream.h:59]   --->   Operation 671 'write' <Predicate = (tmp_175)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 10> <FIFO>
ST_5 : Operation 672 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %data_window_118_V_V, i16 %tmp_V_164)" [firmware/nnet_utils/nnet_conv_stream.h:132->firmware/nnet_utils/nnet_conv2d_stream.h:59]   --->   Operation 672 'write' <Predicate = (tmp_175)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 10> <FIFO>
ST_5 : Operation 673 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %data_window_119_V_V, i16 %tmp_V_165)" [firmware/nnet_utils/nnet_conv_stream.h:132->firmware/nnet_utils/nnet_conv2d_stream.h:59]   --->   Operation 673 'write' <Predicate = (tmp_175)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 10> <FIFO>
ST_5 : Operation 674 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %data_window_120_V_V, i16 %tmp_V_166)" [firmware/nnet_utils/nnet_conv_stream.h:132->firmware/nnet_utils/nnet_conv2d_stream.h:59]   --->   Operation 674 'write' <Predicate = (tmp_175)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 10> <FIFO>
ST_5 : Operation 675 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %data_window_121_V_V, i16 %tmp_V_167)" [firmware/nnet_utils/nnet_conv_stream.h:132->firmware/nnet_utils/nnet_conv2d_stream.h:59]   --->   Operation 675 'write' <Predicate = (tmp_175)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 10> <FIFO>
ST_5 : Operation 676 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %data_window_122_V_V, i16 %tmp_V_168)" [firmware/nnet_utils/nnet_conv_stream.h:132->firmware/nnet_utils/nnet_conv2d_stream.h:59]   --->   Operation 676 'write' <Predicate = (tmp_175)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 10> <FIFO>
ST_5 : Operation 677 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %data_window_123_V_V, i16 %tmp_V_169)" [firmware/nnet_utils/nnet_conv_stream.h:132->firmware/nnet_utils/nnet_conv2d_stream.h:59]   --->   Operation 677 'write' <Predicate = (tmp_175)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 10> <FIFO>
ST_5 : Operation 678 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %data_window_124_V_V, i16 %tmp_V_170)" [firmware/nnet_utils/nnet_conv_stream.h:132->firmware/nnet_utils/nnet_conv2d_stream.h:59]   --->   Operation 678 'write' <Predicate = (tmp_175)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 10> <FIFO>
ST_5 : Operation 679 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %data_window_125_V_V, i16 %tmp_V_171)" [firmware/nnet_utils/nnet_conv_stream.h:132->firmware/nnet_utils/nnet_conv2d_stream.h:59]   --->   Operation 679 'write' <Predicate = (tmp_175)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 10> <FIFO>
ST_5 : Operation 680 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %data_window_126_V_V, i16 %tmp_V_172)" [firmware/nnet_utils/nnet_conv_stream.h:132->firmware/nnet_utils/nnet_conv2d_stream.h:59]   --->   Operation 680 'write' <Predicate = (tmp_175)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 10> <FIFO>
ST_5 : Operation 681 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %data_window_127_V_V, i16 %tmp_V_173)" [firmware/nnet_utils/nnet_conv_stream.h:132->firmware/nnet_utils/nnet_conv2d_stream.h:59]   --->   Operation 681 'write' <Predicate = (tmp_175)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 10> <FIFO>
ST_5 : Operation 682 [1/1] (0.00ns)   --->   "br label %._crit_edge.i.7.15" [firmware/nnet_utils/nnet_conv_stream.h:132->firmware/nnet_utils/nnet_conv2d_stream.h:59]   --->   Operation 682 'br' <Predicate = (tmp_175)> <Delay = 0.00>
ST_5 : Operation 683 [1/1] (0.00ns)   --->   "%tmp_176 = call i1 @_ssdm_op_BitSelect.i1.i9.i32(i9 %p_Val2_s, i32 8)" [firmware/nnet_utils/nnet_conv_stream.h:132->firmware/nnet_utils/nnet_conv2d_stream.h:59]   --->   Operation 683 'bitselect' 'tmp_176' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 684 [1/1] (0.00ns)   --->   "br i1 %tmp_176, label %._crit_edge.i.8.0, label %._crit_edge.i.8.15" [firmware/nnet_utils/nnet_conv_stream.h:132->firmware/nnet_utils/nnet_conv2d_stream.h:59]   --->   Operation 684 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 685 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %data_window_128_V_V, i16 %tmp_V)" [firmware/nnet_utils/nnet_conv_stream.h:132->firmware/nnet_utils/nnet_conv2d_stream.h:59]   --->   Operation 685 'write' <Predicate = (tmp_176)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 10> <FIFO>
ST_5 : Operation 686 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %data_window_129_V_V, i16 %tmp_V_159)" [firmware/nnet_utils/nnet_conv_stream.h:132->firmware/nnet_utils/nnet_conv2d_stream.h:59]   --->   Operation 686 'write' <Predicate = (tmp_176)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 10> <FIFO>
ST_5 : Operation 687 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %data_window_130_V_V, i16 %tmp_V_160)" [firmware/nnet_utils/nnet_conv_stream.h:132->firmware/nnet_utils/nnet_conv2d_stream.h:59]   --->   Operation 687 'write' <Predicate = (tmp_176)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 10> <FIFO>
ST_5 : Operation 688 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %data_window_131_V_V, i16 %tmp_V_161)" [firmware/nnet_utils/nnet_conv_stream.h:132->firmware/nnet_utils/nnet_conv2d_stream.h:59]   --->   Operation 688 'write' <Predicate = (tmp_176)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 10> <FIFO>
ST_5 : Operation 689 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %data_window_132_V_V, i16 %tmp_V_162)" [firmware/nnet_utils/nnet_conv_stream.h:132->firmware/nnet_utils/nnet_conv2d_stream.h:59]   --->   Operation 689 'write' <Predicate = (tmp_176)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 10> <FIFO>
ST_5 : Operation 690 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %data_window_133_V_V, i16 %tmp_V_163)" [firmware/nnet_utils/nnet_conv_stream.h:132->firmware/nnet_utils/nnet_conv2d_stream.h:59]   --->   Operation 690 'write' <Predicate = (tmp_176)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 10> <FIFO>
ST_5 : Operation 691 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %data_window_134_V_V, i16 %tmp_V_164)" [firmware/nnet_utils/nnet_conv_stream.h:132->firmware/nnet_utils/nnet_conv2d_stream.h:59]   --->   Operation 691 'write' <Predicate = (tmp_176)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 10> <FIFO>
ST_5 : Operation 692 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %data_window_135_V_V, i16 %tmp_V_165)" [firmware/nnet_utils/nnet_conv_stream.h:132->firmware/nnet_utils/nnet_conv2d_stream.h:59]   --->   Operation 692 'write' <Predicate = (tmp_176)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 10> <FIFO>
ST_5 : Operation 693 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %data_window_136_V_V, i16 %tmp_V_166)" [firmware/nnet_utils/nnet_conv_stream.h:132->firmware/nnet_utils/nnet_conv2d_stream.h:59]   --->   Operation 693 'write' <Predicate = (tmp_176)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 10> <FIFO>
ST_5 : Operation 694 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %data_window_137_V_V, i16 %tmp_V_167)" [firmware/nnet_utils/nnet_conv_stream.h:132->firmware/nnet_utils/nnet_conv2d_stream.h:59]   --->   Operation 694 'write' <Predicate = (tmp_176)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 10> <FIFO>
ST_5 : Operation 695 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %data_window_138_V_V, i16 %tmp_V_168)" [firmware/nnet_utils/nnet_conv_stream.h:132->firmware/nnet_utils/nnet_conv2d_stream.h:59]   --->   Operation 695 'write' <Predicate = (tmp_176)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 10> <FIFO>
ST_5 : Operation 696 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %data_window_139_V_V, i16 %tmp_V_169)" [firmware/nnet_utils/nnet_conv_stream.h:132->firmware/nnet_utils/nnet_conv2d_stream.h:59]   --->   Operation 696 'write' <Predicate = (tmp_176)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 10> <FIFO>
ST_5 : Operation 697 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %data_window_140_V_V, i16 %tmp_V_170)" [firmware/nnet_utils/nnet_conv_stream.h:132->firmware/nnet_utils/nnet_conv2d_stream.h:59]   --->   Operation 697 'write' <Predicate = (tmp_176)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 10> <FIFO>
ST_5 : Operation 698 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %data_window_141_V_V, i16 %tmp_V_171)" [firmware/nnet_utils/nnet_conv_stream.h:132->firmware/nnet_utils/nnet_conv2d_stream.h:59]   --->   Operation 698 'write' <Predicate = (tmp_176)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 10> <FIFO>
ST_5 : Operation 699 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %data_window_142_V_V, i16 %tmp_V_172)" [firmware/nnet_utils/nnet_conv_stream.h:132->firmware/nnet_utils/nnet_conv2d_stream.h:59]   --->   Operation 699 'write' <Predicate = (tmp_176)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 10> <FIFO>
ST_5 : Operation 700 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %data_window_143_V_V, i16 %tmp_V_173)" [firmware/nnet_utils/nnet_conv_stream.h:132->firmware/nnet_utils/nnet_conv2d_stream.h:59]   --->   Operation 700 'write' <Predicate = (tmp_176)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 10> <FIFO>
ST_5 : Operation 701 [1/1] (0.00ns)   --->   "br label %._crit_edge.i.8.15" [firmware/nnet_utils/nnet_conv_stream.h:132->firmware/nnet_utils/nnet_conv2d_stream.h:59]   --->   Operation 701 'br' <Predicate = (tmp_176)> <Delay = 0.00>
ST_5 : Operation 702 [1/1] (0.00ns)   --->   "%p_Result_s = call i1 @_ssdm_op_BitSelect.i1.i9.i32(i9 %p_Val2_s, i32 8)" [firmware/nnet_utils/nnet_conv_stream.h:135->firmware/nnet_utils/nnet_conv2d_stream.h:59]   --->   Operation 702 'bitselect' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 703 [1/1] (0.00ns)   --->   "br i1 %p_Result_s, label %"nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>.region_begin", label %ReadInputWidth_end" [firmware/nnet_utils/nnet_conv_stream.h:135->firmware/nnet_utils/nnet_conv2d_stream.h:59]   --->   Operation 703 'br' <Predicate = true> <Delay = 0.00>

State 6 <SV = 5> <Delay = 2.18>
ST_6 : Operation 704 [1/1] (2.18ns)   --->   "%tmp_V_318 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %data_window_0_V_V)" [firmware/nnet_utils/nnet_conv_stream.h:82->firmware/nnet_utils/nnet_conv_stream.h:136->firmware/nnet_utils/nnet_conv2d_stream.h:59]   --->   Operation 704 'read' 'tmp_V_318' <Predicate = true> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 10> <FIFO>
ST_6 : Operation 705 [1/1] (2.18ns)   --->   "%tmp_V_319 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %data_window_1_V_V)" [firmware/nnet_utils/nnet_conv_stream.h:82->firmware/nnet_utils/nnet_conv_stream.h:136->firmware/nnet_utils/nnet_conv2d_stream.h:59]   --->   Operation 705 'read' 'tmp_V_319' <Predicate = true> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 10> <FIFO>
ST_6 : Operation 706 [1/1] (2.18ns)   --->   "%tmp_V_320 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %data_window_2_V_V)" [firmware/nnet_utils/nnet_conv_stream.h:82->firmware/nnet_utils/nnet_conv_stream.h:136->firmware/nnet_utils/nnet_conv2d_stream.h:59]   --->   Operation 706 'read' 'tmp_V_320' <Predicate = true> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 10> <FIFO>
ST_6 : Operation 707 [1/1] (2.18ns)   --->   "%tmp_V_321 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %data_window_3_V_V)" [firmware/nnet_utils/nnet_conv_stream.h:82->firmware/nnet_utils/nnet_conv_stream.h:136->firmware/nnet_utils/nnet_conv2d_stream.h:59]   --->   Operation 707 'read' 'tmp_V_321' <Predicate = true> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 10> <FIFO>
ST_6 : Operation 708 [1/1] (2.18ns)   --->   "%tmp_V_322 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %data_window_4_V_V)" [firmware/nnet_utils/nnet_conv_stream.h:82->firmware/nnet_utils/nnet_conv_stream.h:136->firmware/nnet_utils/nnet_conv2d_stream.h:59]   --->   Operation 708 'read' 'tmp_V_322' <Predicate = true> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 10> <FIFO>
ST_6 : Operation 709 [1/1] (2.18ns)   --->   "%tmp_V_323 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %data_window_5_V_V)" [firmware/nnet_utils/nnet_conv_stream.h:82->firmware/nnet_utils/nnet_conv_stream.h:136->firmware/nnet_utils/nnet_conv2d_stream.h:59]   --->   Operation 709 'read' 'tmp_V_323' <Predicate = true> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 10> <FIFO>
ST_6 : Operation 710 [1/1] (2.18ns)   --->   "%tmp_V_324 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %data_window_6_V_V)" [firmware/nnet_utils/nnet_conv_stream.h:82->firmware/nnet_utils/nnet_conv_stream.h:136->firmware/nnet_utils/nnet_conv2d_stream.h:59]   --->   Operation 710 'read' 'tmp_V_324' <Predicate = true> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 10> <FIFO>
ST_6 : Operation 711 [1/1] (2.18ns)   --->   "%tmp_V_325 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %data_window_7_V_V)" [firmware/nnet_utils/nnet_conv_stream.h:82->firmware/nnet_utils/nnet_conv_stream.h:136->firmware/nnet_utils/nnet_conv2d_stream.h:59]   --->   Operation 711 'read' 'tmp_V_325' <Predicate = true> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 10> <FIFO>
ST_6 : Operation 712 [1/1] (2.18ns)   --->   "%tmp_V_326 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %data_window_8_V_V)" [firmware/nnet_utils/nnet_conv_stream.h:82->firmware/nnet_utils/nnet_conv_stream.h:136->firmware/nnet_utils/nnet_conv2d_stream.h:59]   --->   Operation 712 'read' 'tmp_V_326' <Predicate = true> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 10> <FIFO>
ST_6 : Operation 713 [1/1] (2.18ns)   --->   "%tmp_V_327 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %data_window_9_V_V)" [firmware/nnet_utils/nnet_conv_stream.h:82->firmware/nnet_utils/nnet_conv_stream.h:136->firmware/nnet_utils/nnet_conv2d_stream.h:59]   --->   Operation 713 'read' 'tmp_V_327' <Predicate = true> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 10> <FIFO>
ST_6 : Operation 714 [1/1] (2.18ns)   --->   "%tmp_V_328 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %data_window_10_V_V)" [firmware/nnet_utils/nnet_conv_stream.h:82->firmware/nnet_utils/nnet_conv_stream.h:136->firmware/nnet_utils/nnet_conv2d_stream.h:59]   --->   Operation 714 'read' 'tmp_V_328' <Predicate = true> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 10> <FIFO>
ST_6 : Operation 715 [1/1] (2.18ns)   --->   "%tmp_V_329 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %data_window_11_V_V)" [firmware/nnet_utils/nnet_conv_stream.h:82->firmware/nnet_utils/nnet_conv_stream.h:136->firmware/nnet_utils/nnet_conv2d_stream.h:59]   --->   Operation 715 'read' 'tmp_V_329' <Predicate = true> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 10> <FIFO>
ST_6 : Operation 716 [1/1] (2.18ns)   --->   "%tmp_V_330 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %data_window_12_V_V)" [firmware/nnet_utils/nnet_conv_stream.h:82->firmware/nnet_utils/nnet_conv_stream.h:136->firmware/nnet_utils/nnet_conv2d_stream.h:59]   --->   Operation 716 'read' 'tmp_V_330' <Predicate = true> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 10> <FIFO>
ST_6 : Operation 717 [1/1] (2.18ns)   --->   "%tmp_V_331 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %data_window_13_V_V)" [firmware/nnet_utils/nnet_conv_stream.h:82->firmware/nnet_utils/nnet_conv_stream.h:136->firmware/nnet_utils/nnet_conv2d_stream.h:59]   --->   Operation 717 'read' 'tmp_V_331' <Predicate = true> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 10> <FIFO>
ST_6 : Operation 718 [1/1] (2.18ns)   --->   "%tmp_V_332 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %data_window_14_V_V)" [firmware/nnet_utils/nnet_conv_stream.h:82->firmware/nnet_utils/nnet_conv_stream.h:136->firmware/nnet_utils/nnet_conv2d_stream.h:59]   --->   Operation 718 'read' 'tmp_V_332' <Predicate = true> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 10> <FIFO>
ST_6 : Operation 719 [1/1] (2.18ns)   --->   "%tmp_V_333 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %data_window_15_V_V)" [firmware/nnet_utils/nnet_conv_stream.h:82->firmware/nnet_utils/nnet_conv_stream.h:136->firmware/nnet_utils/nnet_conv2d_stream.h:59]   --->   Operation 719 'read' 'tmp_V_333' <Predicate = true> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 10> <FIFO>
ST_6 : Operation 720 [1/1] (2.18ns)   --->   "%tmp_V_334 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %data_window_16_V_V)" [firmware/nnet_utils/nnet_conv_stream.h:82->firmware/nnet_utils/nnet_conv_stream.h:136->firmware/nnet_utils/nnet_conv2d_stream.h:59]   --->   Operation 720 'read' 'tmp_V_334' <Predicate = true> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 10> <FIFO>
ST_6 : Operation 721 [1/1] (2.18ns)   --->   "%tmp_V_335 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %data_window_17_V_V)" [firmware/nnet_utils/nnet_conv_stream.h:82->firmware/nnet_utils/nnet_conv_stream.h:136->firmware/nnet_utils/nnet_conv2d_stream.h:59]   --->   Operation 721 'read' 'tmp_V_335' <Predicate = true> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 10> <FIFO>
ST_6 : Operation 722 [1/1] (2.18ns)   --->   "%tmp_V_336 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %data_window_18_V_V)" [firmware/nnet_utils/nnet_conv_stream.h:82->firmware/nnet_utils/nnet_conv_stream.h:136->firmware/nnet_utils/nnet_conv2d_stream.h:59]   --->   Operation 722 'read' 'tmp_V_336' <Predicate = true> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 10> <FIFO>
ST_6 : Operation 723 [1/1] (2.18ns)   --->   "%tmp_V_337 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %data_window_19_V_V)" [firmware/nnet_utils/nnet_conv_stream.h:82->firmware/nnet_utils/nnet_conv_stream.h:136->firmware/nnet_utils/nnet_conv2d_stream.h:59]   --->   Operation 723 'read' 'tmp_V_337' <Predicate = true> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 10> <FIFO>
ST_6 : Operation 724 [1/1] (2.18ns)   --->   "%tmp_V_338 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %data_window_20_V_V)" [firmware/nnet_utils/nnet_conv_stream.h:82->firmware/nnet_utils/nnet_conv_stream.h:136->firmware/nnet_utils/nnet_conv2d_stream.h:59]   --->   Operation 724 'read' 'tmp_V_338' <Predicate = true> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 10> <FIFO>
ST_6 : Operation 725 [1/1] (2.18ns)   --->   "%tmp_V_339 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %data_window_21_V_V)" [firmware/nnet_utils/nnet_conv_stream.h:82->firmware/nnet_utils/nnet_conv_stream.h:136->firmware/nnet_utils/nnet_conv2d_stream.h:59]   --->   Operation 725 'read' 'tmp_V_339' <Predicate = true> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 10> <FIFO>
ST_6 : Operation 726 [1/1] (2.18ns)   --->   "%tmp_V_340 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %data_window_22_V_V)" [firmware/nnet_utils/nnet_conv_stream.h:82->firmware/nnet_utils/nnet_conv_stream.h:136->firmware/nnet_utils/nnet_conv2d_stream.h:59]   --->   Operation 726 'read' 'tmp_V_340' <Predicate = true> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 10> <FIFO>
ST_6 : Operation 727 [1/1] (2.18ns)   --->   "%tmp_V_341 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %data_window_23_V_V)" [firmware/nnet_utils/nnet_conv_stream.h:82->firmware/nnet_utils/nnet_conv_stream.h:136->firmware/nnet_utils/nnet_conv2d_stream.h:59]   --->   Operation 727 'read' 'tmp_V_341' <Predicate = true> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 10> <FIFO>
ST_6 : Operation 728 [1/1] (2.18ns)   --->   "%tmp_V_342 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %data_window_24_V_V)" [firmware/nnet_utils/nnet_conv_stream.h:82->firmware/nnet_utils/nnet_conv_stream.h:136->firmware/nnet_utils/nnet_conv2d_stream.h:59]   --->   Operation 728 'read' 'tmp_V_342' <Predicate = true> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 10> <FIFO>
ST_6 : Operation 729 [1/1] (2.18ns)   --->   "%tmp_V_343 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %data_window_25_V_V)" [firmware/nnet_utils/nnet_conv_stream.h:82->firmware/nnet_utils/nnet_conv_stream.h:136->firmware/nnet_utils/nnet_conv2d_stream.h:59]   --->   Operation 729 'read' 'tmp_V_343' <Predicate = true> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 10> <FIFO>
ST_6 : Operation 730 [1/1] (2.18ns)   --->   "%tmp_V_344 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %data_window_26_V_V)" [firmware/nnet_utils/nnet_conv_stream.h:82->firmware/nnet_utils/nnet_conv_stream.h:136->firmware/nnet_utils/nnet_conv2d_stream.h:59]   --->   Operation 730 'read' 'tmp_V_344' <Predicate = true> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 10> <FIFO>
ST_6 : Operation 731 [1/1] (2.18ns)   --->   "%tmp_V_345 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %data_window_27_V_V)" [firmware/nnet_utils/nnet_conv_stream.h:82->firmware/nnet_utils/nnet_conv_stream.h:136->firmware/nnet_utils/nnet_conv2d_stream.h:59]   --->   Operation 731 'read' 'tmp_V_345' <Predicate = true> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 10> <FIFO>
ST_6 : Operation 732 [1/1] (2.18ns)   --->   "%tmp_V_346 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %data_window_28_V_V)" [firmware/nnet_utils/nnet_conv_stream.h:82->firmware/nnet_utils/nnet_conv_stream.h:136->firmware/nnet_utils/nnet_conv2d_stream.h:59]   --->   Operation 732 'read' 'tmp_V_346' <Predicate = true> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 10> <FIFO>
ST_6 : Operation 733 [1/1] (2.18ns)   --->   "%tmp_V_347 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %data_window_29_V_V)" [firmware/nnet_utils/nnet_conv_stream.h:82->firmware/nnet_utils/nnet_conv_stream.h:136->firmware/nnet_utils/nnet_conv2d_stream.h:59]   --->   Operation 733 'read' 'tmp_V_347' <Predicate = true> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 10> <FIFO>
ST_6 : Operation 734 [1/1] (2.18ns)   --->   "%tmp_V_348 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %data_window_30_V_V)" [firmware/nnet_utils/nnet_conv_stream.h:82->firmware/nnet_utils/nnet_conv_stream.h:136->firmware/nnet_utils/nnet_conv2d_stream.h:59]   --->   Operation 734 'read' 'tmp_V_348' <Predicate = true> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 10> <FIFO>
ST_6 : Operation 735 [1/1] (2.18ns)   --->   "%tmp_V_349 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %data_window_31_V_V)" [firmware/nnet_utils/nnet_conv_stream.h:82->firmware/nnet_utils/nnet_conv_stream.h:136->firmware/nnet_utils/nnet_conv2d_stream.h:59]   --->   Operation 735 'read' 'tmp_V_349' <Predicate = true> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 10> <FIFO>
ST_6 : Operation 736 [1/1] (2.18ns)   --->   "%tmp_V_350 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %data_window_32_V_V)" [firmware/nnet_utils/nnet_conv_stream.h:82->firmware/nnet_utils/nnet_conv_stream.h:136->firmware/nnet_utils/nnet_conv2d_stream.h:59]   --->   Operation 736 'read' 'tmp_V_350' <Predicate = true> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 10> <FIFO>
ST_6 : Operation 737 [1/1] (2.18ns)   --->   "%tmp_V_351 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %data_window_33_V_V)" [firmware/nnet_utils/nnet_conv_stream.h:82->firmware/nnet_utils/nnet_conv_stream.h:136->firmware/nnet_utils/nnet_conv2d_stream.h:59]   --->   Operation 737 'read' 'tmp_V_351' <Predicate = true> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 10> <FIFO>
ST_6 : Operation 738 [1/1] (2.18ns)   --->   "%tmp_V_352 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %data_window_34_V_V)" [firmware/nnet_utils/nnet_conv_stream.h:82->firmware/nnet_utils/nnet_conv_stream.h:136->firmware/nnet_utils/nnet_conv2d_stream.h:59]   --->   Operation 738 'read' 'tmp_V_352' <Predicate = true> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 10> <FIFO>
ST_6 : Operation 739 [1/1] (2.18ns)   --->   "%tmp_V_353 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %data_window_35_V_V)" [firmware/nnet_utils/nnet_conv_stream.h:82->firmware/nnet_utils/nnet_conv_stream.h:136->firmware/nnet_utils/nnet_conv2d_stream.h:59]   --->   Operation 739 'read' 'tmp_V_353' <Predicate = true> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 10> <FIFO>
ST_6 : Operation 740 [1/1] (2.18ns)   --->   "%tmp_V_354 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %data_window_36_V_V)" [firmware/nnet_utils/nnet_conv_stream.h:82->firmware/nnet_utils/nnet_conv_stream.h:136->firmware/nnet_utils/nnet_conv2d_stream.h:59]   --->   Operation 740 'read' 'tmp_V_354' <Predicate = true> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 10> <FIFO>
ST_6 : Operation 741 [1/1] (2.18ns)   --->   "%tmp_V_355 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %data_window_37_V_V)" [firmware/nnet_utils/nnet_conv_stream.h:82->firmware/nnet_utils/nnet_conv_stream.h:136->firmware/nnet_utils/nnet_conv2d_stream.h:59]   --->   Operation 741 'read' 'tmp_V_355' <Predicate = true> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 10> <FIFO>
ST_6 : Operation 742 [1/1] (2.18ns)   --->   "%tmp_V_356 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %data_window_38_V_V)" [firmware/nnet_utils/nnet_conv_stream.h:82->firmware/nnet_utils/nnet_conv_stream.h:136->firmware/nnet_utils/nnet_conv2d_stream.h:59]   --->   Operation 742 'read' 'tmp_V_356' <Predicate = true> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 10> <FIFO>
ST_6 : Operation 743 [1/1] (2.18ns)   --->   "%tmp_V_357 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %data_window_39_V_V)" [firmware/nnet_utils/nnet_conv_stream.h:82->firmware/nnet_utils/nnet_conv_stream.h:136->firmware/nnet_utils/nnet_conv2d_stream.h:59]   --->   Operation 743 'read' 'tmp_V_357' <Predicate = true> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 10> <FIFO>
ST_6 : Operation 744 [1/1] (2.18ns)   --->   "%tmp_V_358 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %data_window_40_V_V)" [firmware/nnet_utils/nnet_conv_stream.h:82->firmware/nnet_utils/nnet_conv_stream.h:136->firmware/nnet_utils/nnet_conv2d_stream.h:59]   --->   Operation 744 'read' 'tmp_V_358' <Predicate = true> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 10> <FIFO>
ST_6 : Operation 745 [1/1] (2.18ns)   --->   "%tmp_V_359 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %data_window_41_V_V)" [firmware/nnet_utils/nnet_conv_stream.h:82->firmware/nnet_utils/nnet_conv_stream.h:136->firmware/nnet_utils/nnet_conv2d_stream.h:59]   --->   Operation 745 'read' 'tmp_V_359' <Predicate = true> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 10> <FIFO>
ST_6 : Operation 746 [1/1] (2.18ns)   --->   "%tmp_V_360 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %data_window_42_V_V)" [firmware/nnet_utils/nnet_conv_stream.h:82->firmware/nnet_utils/nnet_conv_stream.h:136->firmware/nnet_utils/nnet_conv2d_stream.h:59]   --->   Operation 746 'read' 'tmp_V_360' <Predicate = true> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 10> <FIFO>
ST_6 : Operation 747 [1/1] (2.18ns)   --->   "%tmp_V_361 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %data_window_43_V_V)" [firmware/nnet_utils/nnet_conv_stream.h:82->firmware/nnet_utils/nnet_conv_stream.h:136->firmware/nnet_utils/nnet_conv2d_stream.h:59]   --->   Operation 747 'read' 'tmp_V_361' <Predicate = true> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 10> <FIFO>
ST_6 : Operation 748 [1/1] (2.18ns)   --->   "%tmp_V_362 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %data_window_44_V_V)" [firmware/nnet_utils/nnet_conv_stream.h:82->firmware/nnet_utils/nnet_conv_stream.h:136->firmware/nnet_utils/nnet_conv2d_stream.h:59]   --->   Operation 748 'read' 'tmp_V_362' <Predicate = true> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 10> <FIFO>
ST_6 : Operation 749 [1/1] (2.18ns)   --->   "%tmp_V_363 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %data_window_45_V_V)" [firmware/nnet_utils/nnet_conv_stream.h:82->firmware/nnet_utils/nnet_conv_stream.h:136->firmware/nnet_utils/nnet_conv2d_stream.h:59]   --->   Operation 749 'read' 'tmp_V_363' <Predicate = true> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 10> <FIFO>
ST_6 : Operation 750 [1/1] (2.18ns)   --->   "%tmp_V_364 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %data_window_46_V_V)" [firmware/nnet_utils/nnet_conv_stream.h:82->firmware/nnet_utils/nnet_conv_stream.h:136->firmware/nnet_utils/nnet_conv2d_stream.h:59]   --->   Operation 750 'read' 'tmp_V_364' <Predicate = true> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 10> <FIFO>
ST_6 : Operation 751 [1/1] (2.18ns)   --->   "%tmp_V_365 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %data_window_47_V_V)" [firmware/nnet_utils/nnet_conv_stream.h:82->firmware/nnet_utils/nnet_conv_stream.h:136->firmware/nnet_utils/nnet_conv2d_stream.h:59]   --->   Operation 751 'read' 'tmp_V_365' <Predicate = true> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 10> <FIFO>
ST_6 : Operation 752 [1/1] (2.18ns)   --->   "%tmp_V_366 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %data_window_48_V_V)" [firmware/nnet_utils/nnet_conv_stream.h:82->firmware/nnet_utils/nnet_conv_stream.h:136->firmware/nnet_utils/nnet_conv2d_stream.h:59]   --->   Operation 752 'read' 'tmp_V_366' <Predicate = true> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 10> <FIFO>
ST_6 : Operation 753 [1/1] (2.18ns)   --->   "%tmp_V_367 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %data_window_49_V_V)" [firmware/nnet_utils/nnet_conv_stream.h:82->firmware/nnet_utils/nnet_conv_stream.h:136->firmware/nnet_utils/nnet_conv2d_stream.h:59]   --->   Operation 753 'read' 'tmp_V_367' <Predicate = true> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 10> <FIFO>
ST_6 : Operation 754 [1/1] (2.18ns)   --->   "%tmp_V_368 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %data_window_50_V_V)" [firmware/nnet_utils/nnet_conv_stream.h:82->firmware/nnet_utils/nnet_conv_stream.h:136->firmware/nnet_utils/nnet_conv2d_stream.h:59]   --->   Operation 754 'read' 'tmp_V_368' <Predicate = true> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 10> <FIFO>
ST_6 : Operation 755 [1/1] (2.18ns)   --->   "%tmp_V_369 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %data_window_51_V_V)" [firmware/nnet_utils/nnet_conv_stream.h:82->firmware/nnet_utils/nnet_conv_stream.h:136->firmware/nnet_utils/nnet_conv2d_stream.h:59]   --->   Operation 755 'read' 'tmp_V_369' <Predicate = true> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 10> <FIFO>
ST_6 : Operation 756 [1/1] (2.18ns)   --->   "%tmp_V_370 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %data_window_52_V_V)" [firmware/nnet_utils/nnet_conv_stream.h:82->firmware/nnet_utils/nnet_conv_stream.h:136->firmware/nnet_utils/nnet_conv2d_stream.h:59]   --->   Operation 756 'read' 'tmp_V_370' <Predicate = true> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 10> <FIFO>
ST_6 : Operation 757 [1/1] (2.18ns)   --->   "%tmp_V_371 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %data_window_53_V_V)" [firmware/nnet_utils/nnet_conv_stream.h:82->firmware/nnet_utils/nnet_conv_stream.h:136->firmware/nnet_utils/nnet_conv2d_stream.h:59]   --->   Operation 757 'read' 'tmp_V_371' <Predicate = true> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 10> <FIFO>
ST_6 : Operation 758 [1/1] (2.18ns)   --->   "%tmp_V_372 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %data_window_54_V_V)" [firmware/nnet_utils/nnet_conv_stream.h:82->firmware/nnet_utils/nnet_conv_stream.h:136->firmware/nnet_utils/nnet_conv2d_stream.h:59]   --->   Operation 758 'read' 'tmp_V_372' <Predicate = true> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 10> <FIFO>
ST_6 : Operation 759 [1/1] (2.18ns)   --->   "%tmp_V_373 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %data_window_55_V_V)" [firmware/nnet_utils/nnet_conv_stream.h:82->firmware/nnet_utils/nnet_conv_stream.h:136->firmware/nnet_utils/nnet_conv2d_stream.h:59]   --->   Operation 759 'read' 'tmp_V_373' <Predicate = true> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 10> <FIFO>
ST_6 : Operation 760 [1/1] (2.18ns)   --->   "%tmp_V_374 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %data_window_56_V_V)" [firmware/nnet_utils/nnet_conv_stream.h:82->firmware/nnet_utils/nnet_conv_stream.h:136->firmware/nnet_utils/nnet_conv2d_stream.h:59]   --->   Operation 760 'read' 'tmp_V_374' <Predicate = true> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 10> <FIFO>
ST_6 : Operation 761 [1/1] (2.18ns)   --->   "%tmp_V_375 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %data_window_57_V_V)" [firmware/nnet_utils/nnet_conv_stream.h:82->firmware/nnet_utils/nnet_conv_stream.h:136->firmware/nnet_utils/nnet_conv2d_stream.h:59]   --->   Operation 761 'read' 'tmp_V_375' <Predicate = true> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 10> <FIFO>
ST_6 : Operation 762 [1/1] (2.18ns)   --->   "%tmp_V_376 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %data_window_58_V_V)" [firmware/nnet_utils/nnet_conv_stream.h:82->firmware/nnet_utils/nnet_conv_stream.h:136->firmware/nnet_utils/nnet_conv2d_stream.h:59]   --->   Operation 762 'read' 'tmp_V_376' <Predicate = true> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 10> <FIFO>
ST_6 : Operation 763 [1/1] (2.18ns)   --->   "%tmp_V_377 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %data_window_59_V_V)" [firmware/nnet_utils/nnet_conv_stream.h:82->firmware/nnet_utils/nnet_conv_stream.h:136->firmware/nnet_utils/nnet_conv2d_stream.h:59]   --->   Operation 763 'read' 'tmp_V_377' <Predicate = true> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 10> <FIFO>
ST_6 : Operation 764 [1/1] (2.18ns)   --->   "%tmp_V_378 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %data_window_60_V_V)" [firmware/nnet_utils/nnet_conv_stream.h:82->firmware/nnet_utils/nnet_conv_stream.h:136->firmware/nnet_utils/nnet_conv2d_stream.h:59]   --->   Operation 764 'read' 'tmp_V_378' <Predicate = true> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 10> <FIFO>
ST_6 : Operation 765 [1/1] (2.18ns)   --->   "%tmp_V_379 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %data_window_61_V_V)" [firmware/nnet_utils/nnet_conv_stream.h:82->firmware/nnet_utils/nnet_conv_stream.h:136->firmware/nnet_utils/nnet_conv2d_stream.h:59]   --->   Operation 765 'read' 'tmp_V_379' <Predicate = true> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 10> <FIFO>
ST_6 : Operation 766 [1/1] (2.18ns)   --->   "%tmp_V_380 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %data_window_62_V_V)" [firmware/nnet_utils/nnet_conv_stream.h:82->firmware/nnet_utils/nnet_conv_stream.h:136->firmware/nnet_utils/nnet_conv2d_stream.h:59]   --->   Operation 766 'read' 'tmp_V_380' <Predicate = true> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 10> <FIFO>
ST_6 : Operation 767 [1/1] (2.18ns)   --->   "%tmp_V_381 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %data_window_63_V_V)" [firmware/nnet_utils/nnet_conv_stream.h:82->firmware/nnet_utils/nnet_conv_stream.h:136->firmware/nnet_utils/nnet_conv2d_stream.h:59]   --->   Operation 767 'read' 'tmp_V_381' <Predicate = true> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 10> <FIFO>
ST_6 : Operation 768 [1/1] (2.18ns)   --->   "%tmp_V_382 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %data_window_64_V_V)" [firmware/nnet_utils/nnet_conv_stream.h:82->firmware/nnet_utils/nnet_conv_stream.h:136->firmware/nnet_utils/nnet_conv2d_stream.h:59]   --->   Operation 768 'read' 'tmp_V_382' <Predicate = true> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 10> <FIFO>
ST_6 : Operation 769 [1/1] (2.18ns)   --->   "%tmp_V_383 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %data_window_65_V_V)" [firmware/nnet_utils/nnet_conv_stream.h:82->firmware/nnet_utils/nnet_conv_stream.h:136->firmware/nnet_utils/nnet_conv2d_stream.h:59]   --->   Operation 769 'read' 'tmp_V_383' <Predicate = true> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 10> <FIFO>
ST_6 : Operation 770 [1/1] (2.18ns)   --->   "%tmp_V_384 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %data_window_66_V_V)" [firmware/nnet_utils/nnet_conv_stream.h:82->firmware/nnet_utils/nnet_conv_stream.h:136->firmware/nnet_utils/nnet_conv2d_stream.h:59]   --->   Operation 770 'read' 'tmp_V_384' <Predicate = true> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 10> <FIFO>
ST_6 : Operation 771 [1/1] (2.18ns)   --->   "%tmp_V_385 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %data_window_67_V_V)" [firmware/nnet_utils/nnet_conv_stream.h:82->firmware/nnet_utils/nnet_conv_stream.h:136->firmware/nnet_utils/nnet_conv2d_stream.h:59]   --->   Operation 771 'read' 'tmp_V_385' <Predicate = true> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 10> <FIFO>
ST_6 : Operation 772 [1/1] (2.18ns)   --->   "%tmp_V_386 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %data_window_68_V_V)" [firmware/nnet_utils/nnet_conv_stream.h:82->firmware/nnet_utils/nnet_conv_stream.h:136->firmware/nnet_utils/nnet_conv2d_stream.h:59]   --->   Operation 772 'read' 'tmp_V_386' <Predicate = true> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 10> <FIFO>
ST_6 : Operation 773 [1/1] (2.18ns)   --->   "%tmp_V_387 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %data_window_69_V_V)" [firmware/nnet_utils/nnet_conv_stream.h:82->firmware/nnet_utils/nnet_conv_stream.h:136->firmware/nnet_utils/nnet_conv2d_stream.h:59]   --->   Operation 773 'read' 'tmp_V_387' <Predicate = true> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 10> <FIFO>
ST_6 : Operation 774 [1/1] (2.18ns)   --->   "%tmp_V_388 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %data_window_70_V_V)" [firmware/nnet_utils/nnet_conv_stream.h:82->firmware/nnet_utils/nnet_conv_stream.h:136->firmware/nnet_utils/nnet_conv2d_stream.h:59]   --->   Operation 774 'read' 'tmp_V_388' <Predicate = true> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 10> <FIFO>
ST_6 : Operation 775 [1/1] (2.18ns)   --->   "%tmp_V_389 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %data_window_71_V_V)" [firmware/nnet_utils/nnet_conv_stream.h:82->firmware/nnet_utils/nnet_conv_stream.h:136->firmware/nnet_utils/nnet_conv2d_stream.h:59]   --->   Operation 775 'read' 'tmp_V_389' <Predicate = true> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 10> <FIFO>
ST_6 : Operation 776 [1/1] (2.18ns)   --->   "%tmp_V_390 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %data_window_72_V_V)" [firmware/nnet_utils/nnet_conv_stream.h:82->firmware/nnet_utils/nnet_conv_stream.h:136->firmware/nnet_utils/nnet_conv2d_stream.h:59]   --->   Operation 776 'read' 'tmp_V_390' <Predicate = true> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 10> <FIFO>
ST_6 : Operation 777 [1/1] (2.18ns)   --->   "%tmp_V_391 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %data_window_73_V_V)" [firmware/nnet_utils/nnet_conv_stream.h:82->firmware/nnet_utils/nnet_conv_stream.h:136->firmware/nnet_utils/nnet_conv2d_stream.h:59]   --->   Operation 777 'read' 'tmp_V_391' <Predicate = true> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 10> <FIFO>
ST_6 : Operation 778 [1/1] (2.18ns)   --->   "%tmp_V_392 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %data_window_74_V_V)" [firmware/nnet_utils/nnet_conv_stream.h:82->firmware/nnet_utils/nnet_conv_stream.h:136->firmware/nnet_utils/nnet_conv2d_stream.h:59]   --->   Operation 778 'read' 'tmp_V_392' <Predicate = true> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 10> <FIFO>
ST_6 : Operation 779 [1/1] (2.18ns)   --->   "%tmp_V_393 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %data_window_75_V_V)" [firmware/nnet_utils/nnet_conv_stream.h:82->firmware/nnet_utils/nnet_conv_stream.h:136->firmware/nnet_utils/nnet_conv2d_stream.h:59]   --->   Operation 779 'read' 'tmp_V_393' <Predicate = true> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 10> <FIFO>
ST_6 : Operation 780 [1/1] (2.18ns)   --->   "%tmp_V_394 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %data_window_76_V_V)" [firmware/nnet_utils/nnet_conv_stream.h:82->firmware/nnet_utils/nnet_conv_stream.h:136->firmware/nnet_utils/nnet_conv2d_stream.h:59]   --->   Operation 780 'read' 'tmp_V_394' <Predicate = true> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 10> <FIFO>
ST_6 : Operation 781 [1/1] (2.18ns)   --->   "%tmp_V_395 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %data_window_77_V_V)" [firmware/nnet_utils/nnet_conv_stream.h:82->firmware/nnet_utils/nnet_conv_stream.h:136->firmware/nnet_utils/nnet_conv2d_stream.h:59]   --->   Operation 781 'read' 'tmp_V_395' <Predicate = true> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 10> <FIFO>
ST_6 : Operation 782 [1/1] (2.18ns)   --->   "%tmp_V_396 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %data_window_78_V_V)" [firmware/nnet_utils/nnet_conv_stream.h:82->firmware/nnet_utils/nnet_conv_stream.h:136->firmware/nnet_utils/nnet_conv2d_stream.h:59]   --->   Operation 782 'read' 'tmp_V_396' <Predicate = true> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 10> <FIFO>
ST_6 : Operation 783 [1/1] (2.18ns)   --->   "%tmp_V_397 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %data_window_79_V_V)" [firmware/nnet_utils/nnet_conv_stream.h:82->firmware/nnet_utils/nnet_conv_stream.h:136->firmware/nnet_utils/nnet_conv2d_stream.h:59]   --->   Operation 783 'read' 'tmp_V_397' <Predicate = true> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 10> <FIFO>
ST_6 : Operation 784 [1/1] (2.18ns)   --->   "%tmp_V_398 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %data_window_80_V_V)" [firmware/nnet_utils/nnet_conv_stream.h:82->firmware/nnet_utils/nnet_conv_stream.h:136->firmware/nnet_utils/nnet_conv2d_stream.h:59]   --->   Operation 784 'read' 'tmp_V_398' <Predicate = true> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 10> <FIFO>
ST_6 : Operation 785 [1/1] (2.18ns)   --->   "%tmp_V_399 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %data_window_81_V_V)" [firmware/nnet_utils/nnet_conv_stream.h:82->firmware/nnet_utils/nnet_conv_stream.h:136->firmware/nnet_utils/nnet_conv2d_stream.h:59]   --->   Operation 785 'read' 'tmp_V_399' <Predicate = true> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 10> <FIFO>
ST_6 : Operation 786 [1/1] (2.18ns)   --->   "%tmp_V_400 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %data_window_82_V_V)" [firmware/nnet_utils/nnet_conv_stream.h:82->firmware/nnet_utils/nnet_conv_stream.h:136->firmware/nnet_utils/nnet_conv2d_stream.h:59]   --->   Operation 786 'read' 'tmp_V_400' <Predicate = true> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 10> <FIFO>
ST_6 : Operation 787 [1/1] (2.18ns)   --->   "%tmp_V_401 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %data_window_83_V_V)" [firmware/nnet_utils/nnet_conv_stream.h:82->firmware/nnet_utils/nnet_conv_stream.h:136->firmware/nnet_utils/nnet_conv2d_stream.h:59]   --->   Operation 787 'read' 'tmp_V_401' <Predicate = true> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 10> <FIFO>
ST_6 : Operation 788 [1/1] (2.18ns)   --->   "%tmp_V_402 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %data_window_84_V_V)" [firmware/nnet_utils/nnet_conv_stream.h:82->firmware/nnet_utils/nnet_conv_stream.h:136->firmware/nnet_utils/nnet_conv2d_stream.h:59]   --->   Operation 788 'read' 'tmp_V_402' <Predicate = true> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 10> <FIFO>
ST_6 : Operation 789 [1/1] (2.18ns)   --->   "%tmp_V_403 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %data_window_85_V_V)" [firmware/nnet_utils/nnet_conv_stream.h:82->firmware/nnet_utils/nnet_conv_stream.h:136->firmware/nnet_utils/nnet_conv2d_stream.h:59]   --->   Operation 789 'read' 'tmp_V_403' <Predicate = true> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 10> <FIFO>
ST_6 : Operation 790 [1/1] (2.18ns)   --->   "%tmp_V_404 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %data_window_86_V_V)" [firmware/nnet_utils/nnet_conv_stream.h:82->firmware/nnet_utils/nnet_conv_stream.h:136->firmware/nnet_utils/nnet_conv2d_stream.h:59]   --->   Operation 790 'read' 'tmp_V_404' <Predicate = true> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 10> <FIFO>
ST_6 : Operation 791 [1/1] (2.18ns)   --->   "%tmp_V_405 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %data_window_87_V_V)" [firmware/nnet_utils/nnet_conv_stream.h:82->firmware/nnet_utils/nnet_conv_stream.h:136->firmware/nnet_utils/nnet_conv2d_stream.h:59]   --->   Operation 791 'read' 'tmp_V_405' <Predicate = true> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 10> <FIFO>
ST_6 : Operation 792 [1/1] (2.18ns)   --->   "%tmp_V_406 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %data_window_88_V_V)" [firmware/nnet_utils/nnet_conv_stream.h:82->firmware/nnet_utils/nnet_conv_stream.h:136->firmware/nnet_utils/nnet_conv2d_stream.h:59]   --->   Operation 792 'read' 'tmp_V_406' <Predicate = true> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 10> <FIFO>
ST_6 : Operation 793 [1/1] (2.18ns)   --->   "%tmp_V_407 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %data_window_89_V_V)" [firmware/nnet_utils/nnet_conv_stream.h:82->firmware/nnet_utils/nnet_conv_stream.h:136->firmware/nnet_utils/nnet_conv2d_stream.h:59]   --->   Operation 793 'read' 'tmp_V_407' <Predicate = true> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 10> <FIFO>
ST_6 : Operation 794 [1/1] (2.18ns)   --->   "%tmp_V_408 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %data_window_90_V_V)" [firmware/nnet_utils/nnet_conv_stream.h:82->firmware/nnet_utils/nnet_conv_stream.h:136->firmware/nnet_utils/nnet_conv2d_stream.h:59]   --->   Operation 794 'read' 'tmp_V_408' <Predicate = true> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 10> <FIFO>
ST_6 : Operation 795 [1/1] (2.18ns)   --->   "%tmp_V_409 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %data_window_91_V_V)" [firmware/nnet_utils/nnet_conv_stream.h:82->firmware/nnet_utils/nnet_conv_stream.h:136->firmware/nnet_utils/nnet_conv2d_stream.h:59]   --->   Operation 795 'read' 'tmp_V_409' <Predicate = true> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 10> <FIFO>
ST_6 : Operation 796 [1/1] (2.18ns)   --->   "%tmp_V_410 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %data_window_92_V_V)" [firmware/nnet_utils/nnet_conv_stream.h:82->firmware/nnet_utils/nnet_conv_stream.h:136->firmware/nnet_utils/nnet_conv2d_stream.h:59]   --->   Operation 796 'read' 'tmp_V_410' <Predicate = true> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 10> <FIFO>
ST_6 : Operation 797 [1/1] (2.18ns)   --->   "%tmp_V_411 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %data_window_93_V_V)" [firmware/nnet_utils/nnet_conv_stream.h:82->firmware/nnet_utils/nnet_conv_stream.h:136->firmware/nnet_utils/nnet_conv2d_stream.h:59]   --->   Operation 797 'read' 'tmp_V_411' <Predicate = true> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 10> <FIFO>
ST_6 : Operation 798 [1/1] (2.18ns)   --->   "%tmp_V_412 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %data_window_94_V_V)" [firmware/nnet_utils/nnet_conv_stream.h:82->firmware/nnet_utils/nnet_conv_stream.h:136->firmware/nnet_utils/nnet_conv2d_stream.h:59]   --->   Operation 798 'read' 'tmp_V_412' <Predicate = true> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 10> <FIFO>
ST_6 : Operation 799 [1/1] (2.18ns)   --->   "%tmp_V_413 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %data_window_95_V_V)" [firmware/nnet_utils/nnet_conv_stream.h:82->firmware/nnet_utils/nnet_conv_stream.h:136->firmware/nnet_utils/nnet_conv2d_stream.h:59]   --->   Operation 799 'read' 'tmp_V_413' <Predicate = true> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 10> <FIFO>
ST_6 : Operation 800 [1/1] (2.18ns)   --->   "%tmp_V_414 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %data_window_96_V_V)" [firmware/nnet_utils/nnet_conv_stream.h:82->firmware/nnet_utils/nnet_conv_stream.h:136->firmware/nnet_utils/nnet_conv2d_stream.h:59]   --->   Operation 800 'read' 'tmp_V_414' <Predicate = true> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 10> <FIFO>
ST_6 : Operation 801 [1/1] (2.18ns)   --->   "%tmp_V_415 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %data_window_97_V_V)" [firmware/nnet_utils/nnet_conv_stream.h:82->firmware/nnet_utils/nnet_conv_stream.h:136->firmware/nnet_utils/nnet_conv2d_stream.h:59]   --->   Operation 801 'read' 'tmp_V_415' <Predicate = true> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 10> <FIFO>
ST_6 : Operation 802 [1/1] (2.18ns)   --->   "%tmp_V_416 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %data_window_98_V_V)" [firmware/nnet_utils/nnet_conv_stream.h:82->firmware/nnet_utils/nnet_conv_stream.h:136->firmware/nnet_utils/nnet_conv2d_stream.h:59]   --->   Operation 802 'read' 'tmp_V_416' <Predicate = true> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 10> <FIFO>
ST_6 : Operation 803 [1/1] (2.18ns)   --->   "%tmp_V_417 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %data_window_99_V_V)" [firmware/nnet_utils/nnet_conv_stream.h:82->firmware/nnet_utils/nnet_conv_stream.h:136->firmware/nnet_utils/nnet_conv2d_stream.h:59]   --->   Operation 803 'read' 'tmp_V_417' <Predicate = true> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 10> <FIFO>
ST_6 : Operation 804 [1/1] (2.18ns)   --->   "%tmp_V_418 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %data_window_100_V_V)" [firmware/nnet_utils/nnet_conv_stream.h:82->firmware/nnet_utils/nnet_conv_stream.h:136->firmware/nnet_utils/nnet_conv2d_stream.h:59]   --->   Operation 804 'read' 'tmp_V_418' <Predicate = true> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 10> <FIFO>
ST_6 : Operation 805 [1/1] (2.18ns)   --->   "%tmp_V_419 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %data_window_101_V_V)" [firmware/nnet_utils/nnet_conv_stream.h:82->firmware/nnet_utils/nnet_conv_stream.h:136->firmware/nnet_utils/nnet_conv2d_stream.h:59]   --->   Operation 805 'read' 'tmp_V_419' <Predicate = true> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 10> <FIFO>
ST_6 : Operation 806 [1/1] (2.18ns)   --->   "%tmp_V_420 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %data_window_102_V_V)" [firmware/nnet_utils/nnet_conv_stream.h:82->firmware/nnet_utils/nnet_conv_stream.h:136->firmware/nnet_utils/nnet_conv2d_stream.h:59]   --->   Operation 806 'read' 'tmp_V_420' <Predicate = true> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 10> <FIFO>
ST_6 : Operation 807 [1/1] (2.18ns)   --->   "%tmp_V_421 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %data_window_103_V_V)" [firmware/nnet_utils/nnet_conv_stream.h:82->firmware/nnet_utils/nnet_conv_stream.h:136->firmware/nnet_utils/nnet_conv2d_stream.h:59]   --->   Operation 807 'read' 'tmp_V_421' <Predicate = true> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 10> <FIFO>
ST_6 : Operation 808 [1/1] (2.18ns)   --->   "%tmp_V_422 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %data_window_104_V_V)" [firmware/nnet_utils/nnet_conv_stream.h:82->firmware/nnet_utils/nnet_conv_stream.h:136->firmware/nnet_utils/nnet_conv2d_stream.h:59]   --->   Operation 808 'read' 'tmp_V_422' <Predicate = true> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 10> <FIFO>
ST_6 : Operation 809 [1/1] (2.18ns)   --->   "%tmp_V_423 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %data_window_105_V_V)" [firmware/nnet_utils/nnet_conv_stream.h:82->firmware/nnet_utils/nnet_conv_stream.h:136->firmware/nnet_utils/nnet_conv2d_stream.h:59]   --->   Operation 809 'read' 'tmp_V_423' <Predicate = true> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 10> <FIFO>
ST_6 : Operation 810 [1/1] (2.18ns)   --->   "%tmp_V_424 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %data_window_106_V_V)" [firmware/nnet_utils/nnet_conv_stream.h:82->firmware/nnet_utils/nnet_conv_stream.h:136->firmware/nnet_utils/nnet_conv2d_stream.h:59]   --->   Operation 810 'read' 'tmp_V_424' <Predicate = true> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 10> <FIFO>
ST_6 : Operation 811 [1/1] (2.18ns)   --->   "%tmp_V_425 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %data_window_107_V_V)" [firmware/nnet_utils/nnet_conv_stream.h:82->firmware/nnet_utils/nnet_conv_stream.h:136->firmware/nnet_utils/nnet_conv2d_stream.h:59]   --->   Operation 811 'read' 'tmp_V_425' <Predicate = true> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 10> <FIFO>
ST_6 : Operation 812 [1/1] (2.18ns)   --->   "%tmp_V_426 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %data_window_108_V_V)" [firmware/nnet_utils/nnet_conv_stream.h:82->firmware/nnet_utils/nnet_conv_stream.h:136->firmware/nnet_utils/nnet_conv2d_stream.h:59]   --->   Operation 812 'read' 'tmp_V_426' <Predicate = true> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 10> <FIFO>
ST_6 : Operation 813 [1/1] (2.18ns)   --->   "%tmp_V_427 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %data_window_109_V_V)" [firmware/nnet_utils/nnet_conv_stream.h:82->firmware/nnet_utils/nnet_conv_stream.h:136->firmware/nnet_utils/nnet_conv2d_stream.h:59]   --->   Operation 813 'read' 'tmp_V_427' <Predicate = true> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 10> <FIFO>
ST_6 : Operation 814 [1/1] (2.18ns)   --->   "%tmp_V_428 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %data_window_110_V_V)" [firmware/nnet_utils/nnet_conv_stream.h:82->firmware/nnet_utils/nnet_conv_stream.h:136->firmware/nnet_utils/nnet_conv2d_stream.h:59]   --->   Operation 814 'read' 'tmp_V_428' <Predicate = true> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 10> <FIFO>
ST_6 : Operation 815 [1/1] (2.18ns)   --->   "%tmp_V_429 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %data_window_111_V_V)" [firmware/nnet_utils/nnet_conv_stream.h:82->firmware/nnet_utils/nnet_conv_stream.h:136->firmware/nnet_utils/nnet_conv2d_stream.h:59]   --->   Operation 815 'read' 'tmp_V_429' <Predicate = true> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 10> <FIFO>
ST_6 : Operation 816 [1/1] (2.18ns)   --->   "%tmp_V_430 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %data_window_112_V_V)" [firmware/nnet_utils/nnet_conv_stream.h:82->firmware/nnet_utils/nnet_conv_stream.h:136->firmware/nnet_utils/nnet_conv2d_stream.h:59]   --->   Operation 816 'read' 'tmp_V_430' <Predicate = true> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 10> <FIFO>
ST_6 : Operation 817 [1/1] (2.18ns)   --->   "%tmp_V_431 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %data_window_113_V_V)" [firmware/nnet_utils/nnet_conv_stream.h:82->firmware/nnet_utils/nnet_conv_stream.h:136->firmware/nnet_utils/nnet_conv2d_stream.h:59]   --->   Operation 817 'read' 'tmp_V_431' <Predicate = true> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 10> <FIFO>
ST_6 : Operation 818 [1/1] (2.18ns)   --->   "%tmp_V_432 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %data_window_114_V_V)" [firmware/nnet_utils/nnet_conv_stream.h:82->firmware/nnet_utils/nnet_conv_stream.h:136->firmware/nnet_utils/nnet_conv2d_stream.h:59]   --->   Operation 818 'read' 'tmp_V_432' <Predicate = true> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 10> <FIFO>
ST_6 : Operation 819 [1/1] (2.18ns)   --->   "%tmp_V_433 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %data_window_115_V_V)" [firmware/nnet_utils/nnet_conv_stream.h:82->firmware/nnet_utils/nnet_conv_stream.h:136->firmware/nnet_utils/nnet_conv2d_stream.h:59]   --->   Operation 819 'read' 'tmp_V_433' <Predicate = true> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 10> <FIFO>
ST_6 : Operation 820 [1/1] (2.18ns)   --->   "%tmp_V_434 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %data_window_116_V_V)" [firmware/nnet_utils/nnet_conv_stream.h:82->firmware/nnet_utils/nnet_conv_stream.h:136->firmware/nnet_utils/nnet_conv2d_stream.h:59]   --->   Operation 820 'read' 'tmp_V_434' <Predicate = true> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 10> <FIFO>
ST_6 : Operation 821 [1/1] (2.18ns)   --->   "%tmp_V_435 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %data_window_117_V_V)" [firmware/nnet_utils/nnet_conv_stream.h:82->firmware/nnet_utils/nnet_conv_stream.h:136->firmware/nnet_utils/nnet_conv2d_stream.h:59]   --->   Operation 821 'read' 'tmp_V_435' <Predicate = true> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 10> <FIFO>
ST_6 : Operation 822 [1/1] (2.18ns)   --->   "%tmp_V_436 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %data_window_118_V_V)" [firmware/nnet_utils/nnet_conv_stream.h:82->firmware/nnet_utils/nnet_conv_stream.h:136->firmware/nnet_utils/nnet_conv2d_stream.h:59]   --->   Operation 822 'read' 'tmp_V_436' <Predicate = true> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 10> <FIFO>
ST_6 : Operation 823 [1/1] (2.18ns)   --->   "%tmp_V_437 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %data_window_119_V_V)" [firmware/nnet_utils/nnet_conv_stream.h:82->firmware/nnet_utils/nnet_conv_stream.h:136->firmware/nnet_utils/nnet_conv2d_stream.h:59]   --->   Operation 823 'read' 'tmp_V_437' <Predicate = true> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 10> <FIFO>
ST_6 : Operation 824 [1/1] (2.18ns)   --->   "%tmp_V_438 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %data_window_120_V_V)" [firmware/nnet_utils/nnet_conv_stream.h:82->firmware/nnet_utils/nnet_conv_stream.h:136->firmware/nnet_utils/nnet_conv2d_stream.h:59]   --->   Operation 824 'read' 'tmp_V_438' <Predicate = true> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 10> <FIFO>
ST_6 : Operation 825 [1/1] (2.18ns)   --->   "%tmp_V_439 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %data_window_121_V_V)" [firmware/nnet_utils/nnet_conv_stream.h:82->firmware/nnet_utils/nnet_conv_stream.h:136->firmware/nnet_utils/nnet_conv2d_stream.h:59]   --->   Operation 825 'read' 'tmp_V_439' <Predicate = true> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 10> <FIFO>
ST_6 : Operation 826 [1/1] (2.18ns)   --->   "%tmp_V_440 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %data_window_122_V_V)" [firmware/nnet_utils/nnet_conv_stream.h:82->firmware/nnet_utils/nnet_conv_stream.h:136->firmware/nnet_utils/nnet_conv2d_stream.h:59]   --->   Operation 826 'read' 'tmp_V_440' <Predicate = true> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 10> <FIFO>
ST_6 : Operation 827 [1/1] (2.18ns)   --->   "%tmp_V_441 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %data_window_123_V_V)" [firmware/nnet_utils/nnet_conv_stream.h:82->firmware/nnet_utils/nnet_conv_stream.h:136->firmware/nnet_utils/nnet_conv2d_stream.h:59]   --->   Operation 827 'read' 'tmp_V_441' <Predicate = true> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 10> <FIFO>
ST_6 : Operation 828 [1/1] (2.18ns)   --->   "%tmp_V_442 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %data_window_124_V_V)" [firmware/nnet_utils/nnet_conv_stream.h:82->firmware/nnet_utils/nnet_conv_stream.h:136->firmware/nnet_utils/nnet_conv2d_stream.h:59]   --->   Operation 828 'read' 'tmp_V_442' <Predicate = true> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 10> <FIFO>
ST_6 : Operation 829 [1/1] (2.18ns)   --->   "%tmp_V_443 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %data_window_125_V_V)" [firmware/nnet_utils/nnet_conv_stream.h:82->firmware/nnet_utils/nnet_conv_stream.h:136->firmware/nnet_utils/nnet_conv2d_stream.h:59]   --->   Operation 829 'read' 'tmp_V_443' <Predicate = true> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 10> <FIFO>
ST_6 : Operation 830 [1/1] (2.18ns)   --->   "%tmp_V_444 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %data_window_126_V_V)" [firmware/nnet_utils/nnet_conv_stream.h:82->firmware/nnet_utils/nnet_conv_stream.h:136->firmware/nnet_utils/nnet_conv2d_stream.h:59]   --->   Operation 830 'read' 'tmp_V_444' <Predicate = true> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 10> <FIFO>
ST_6 : Operation 831 [1/1] (2.18ns)   --->   "%tmp_V_445 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %data_window_127_V_V)" [firmware/nnet_utils/nnet_conv_stream.h:82->firmware/nnet_utils/nnet_conv_stream.h:136->firmware/nnet_utils/nnet_conv2d_stream.h:59]   --->   Operation 831 'read' 'tmp_V_445' <Predicate = true> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 10> <FIFO>
ST_6 : Operation 832 [1/1] (2.18ns)   --->   "%tmp_V_446 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %data_window_128_V_V)" [firmware/nnet_utils/nnet_conv_stream.h:82->firmware/nnet_utils/nnet_conv_stream.h:136->firmware/nnet_utils/nnet_conv2d_stream.h:59]   --->   Operation 832 'read' 'tmp_V_446' <Predicate = true> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 10> <FIFO>
ST_6 : Operation 833 [1/1] (2.18ns)   --->   "%tmp_V_447 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %data_window_129_V_V)" [firmware/nnet_utils/nnet_conv_stream.h:82->firmware/nnet_utils/nnet_conv_stream.h:136->firmware/nnet_utils/nnet_conv2d_stream.h:59]   --->   Operation 833 'read' 'tmp_V_447' <Predicate = true> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 10> <FIFO>
ST_6 : Operation 834 [1/1] (2.18ns)   --->   "%tmp_V_448 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %data_window_130_V_V)" [firmware/nnet_utils/nnet_conv_stream.h:82->firmware/nnet_utils/nnet_conv_stream.h:136->firmware/nnet_utils/nnet_conv2d_stream.h:59]   --->   Operation 834 'read' 'tmp_V_448' <Predicate = true> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 10> <FIFO>
ST_6 : Operation 835 [1/1] (2.18ns)   --->   "%tmp_V_449 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %data_window_131_V_V)" [firmware/nnet_utils/nnet_conv_stream.h:82->firmware/nnet_utils/nnet_conv_stream.h:136->firmware/nnet_utils/nnet_conv2d_stream.h:59]   --->   Operation 835 'read' 'tmp_V_449' <Predicate = true> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 10> <FIFO>
ST_6 : Operation 836 [1/1] (2.18ns)   --->   "%tmp_V_450 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %data_window_132_V_V)" [firmware/nnet_utils/nnet_conv_stream.h:82->firmware/nnet_utils/nnet_conv_stream.h:136->firmware/nnet_utils/nnet_conv2d_stream.h:59]   --->   Operation 836 'read' 'tmp_V_450' <Predicate = true> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 10> <FIFO>
ST_6 : Operation 837 [1/1] (2.18ns)   --->   "%tmp_V_451 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %data_window_133_V_V)" [firmware/nnet_utils/nnet_conv_stream.h:82->firmware/nnet_utils/nnet_conv_stream.h:136->firmware/nnet_utils/nnet_conv2d_stream.h:59]   --->   Operation 837 'read' 'tmp_V_451' <Predicate = true> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 10> <FIFO>
ST_6 : Operation 838 [1/1] (2.18ns)   --->   "%tmp_V_452 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %data_window_134_V_V)" [firmware/nnet_utils/nnet_conv_stream.h:82->firmware/nnet_utils/nnet_conv_stream.h:136->firmware/nnet_utils/nnet_conv2d_stream.h:59]   --->   Operation 838 'read' 'tmp_V_452' <Predicate = true> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 10> <FIFO>
ST_6 : Operation 839 [1/1] (2.18ns)   --->   "%tmp_V_453 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %data_window_135_V_V)" [firmware/nnet_utils/nnet_conv_stream.h:82->firmware/nnet_utils/nnet_conv_stream.h:136->firmware/nnet_utils/nnet_conv2d_stream.h:59]   --->   Operation 839 'read' 'tmp_V_453' <Predicate = true> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 10> <FIFO>
ST_6 : Operation 840 [1/1] (2.18ns)   --->   "%tmp_V_454 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %data_window_136_V_V)" [firmware/nnet_utils/nnet_conv_stream.h:82->firmware/nnet_utils/nnet_conv_stream.h:136->firmware/nnet_utils/nnet_conv2d_stream.h:59]   --->   Operation 840 'read' 'tmp_V_454' <Predicate = true> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 10> <FIFO>
ST_6 : Operation 841 [1/1] (2.18ns)   --->   "%tmp_V_455 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %data_window_137_V_V)" [firmware/nnet_utils/nnet_conv_stream.h:82->firmware/nnet_utils/nnet_conv_stream.h:136->firmware/nnet_utils/nnet_conv2d_stream.h:59]   --->   Operation 841 'read' 'tmp_V_455' <Predicate = true> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 10> <FIFO>
ST_6 : Operation 842 [1/1] (2.18ns)   --->   "%tmp_V_456 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %data_window_138_V_V)" [firmware/nnet_utils/nnet_conv_stream.h:82->firmware/nnet_utils/nnet_conv_stream.h:136->firmware/nnet_utils/nnet_conv2d_stream.h:59]   --->   Operation 842 'read' 'tmp_V_456' <Predicate = true> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 10> <FIFO>
ST_6 : Operation 843 [1/1] (2.18ns)   --->   "%tmp_V_457 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %data_window_139_V_V)" [firmware/nnet_utils/nnet_conv_stream.h:82->firmware/nnet_utils/nnet_conv_stream.h:136->firmware/nnet_utils/nnet_conv2d_stream.h:59]   --->   Operation 843 'read' 'tmp_V_457' <Predicate = true> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 10> <FIFO>
ST_6 : Operation 844 [1/1] (2.18ns)   --->   "%tmp_V_458 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %data_window_140_V_V)" [firmware/nnet_utils/nnet_conv_stream.h:82->firmware/nnet_utils/nnet_conv_stream.h:136->firmware/nnet_utils/nnet_conv2d_stream.h:59]   --->   Operation 844 'read' 'tmp_V_458' <Predicate = true> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 10> <FIFO>
ST_6 : Operation 845 [1/1] (2.18ns)   --->   "%tmp_V_459 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %data_window_141_V_V)" [firmware/nnet_utils/nnet_conv_stream.h:82->firmware/nnet_utils/nnet_conv_stream.h:136->firmware/nnet_utils/nnet_conv2d_stream.h:59]   --->   Operation 845 'read' 'tmp_V_459' <Predicate = true> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 10> <FIFO>
ST_6 : Operation 846 [1/1] (2.18ns)   --->   "%tmp_V_460 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %data_window_142_V_V)" [firmware/nnet_utils/nnet_conv_stream.h:82->firmware/nnet_utils/nnet_conv_stream.h:136->firmware/nnet_utils/nnet_conv2d_stream.h:59]   --->   Operation 846 'read' 'tmp_V_460' <Predicate = true> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 10> <FIFO>
ST_6 : Operation 847 [1/1] (2.18ns)   --->   "%tmp_V_461 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %data_window_143_V_V)" [firmware/nnet_utils/nnet_conv_stream.h:82->firmware/nnet_utils/nnet_conv_stream.h:136->firmware/nnet_utils/nnet_conv2d_stream.h:59]   --->   Operation 847 'read' 'tmp_V_461' <Predicate = true> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 10> <FIFO>
ST_6 : Operation 848 [1/1] (0.00ns)   --->   "%rbegin3_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([138 x i8]* @nnet_KD_KD_dense_resource_MD_ap_fixed_MD_16_MC_AC_6_MC_AC) nounwind" [firmware/nnet_utils/nnet_conv_stream.h:89->firmware/nnet_utils/nnet_conv_stream.h:136->firmware/nnet_utils/nnet_conv2d_stream.h:59]   --->   Operation 848 'specregionbegin' 'rbegin3_i_i' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 849 [1/1] (1.76ns)   --->   "br label %ReuseLoop_begin" [firmware/nnet_utils/nnet_dense_resource.h:151->firmware/nnet_utils/nnet_dense_resource.h:276->firmware/nnet_utils/nnet_conv_stream.h:89->firmware/nnet_utils/nnet_conv_stream.h:136->firmware/nnet_utils/nnet_conv2d_stream.h:59]   --->   Operation 849 'br' <Predicate = true> <Delay = 1.76>

State 7 <SV = 6> <Delay = 5.02>
ST_7 : Operation 850 [1/1] (0.00ns)   --->   "%in_index_0_i_i_i_i51 = phi i32 [ 0, %"nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>.region_begin" ], [ %select_ln168, %ReuseLoop_end ]" [firmware/nnet_utils/nnet_dense_resource.h:168->firmware/nnet_utils/nnet_dense_resource.h:276->firmware/nnet_utils/nnet_conv_stream.h:89->firmware/nnet_utils/nnet_conv_stream.h:136->firmware/nnet_utils/nnet_conv2d_stream.h:59]   --->   Operation 850 'phi' 'in_index_0_i_i_i_i51' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 851 [1/1] (0.00ns)   --->   "%w_index50 = phi i11 [ 0, %"nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>.region_begin" ], [ %w_index, %ReuseLoop_end ]"   --->   Operation 851 'phi' 'w_index50' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 852 [1/1] (0.00ns)   --->   "%zext_ln155 = zext i11 %w_index50 to i64" [firmware/nnet_utils/nnet_dense_resource.h:155->firmware/nnet_utils/nnet_dense_resource.h:276->firmware/nnet_utils/nnet_conv_stream.h:89->firmware/nnet_utils/nnet_conv_stream.h:136->firmware/nnet_utils/nnet_conv2d_stream.h:59]   --->   Operation 852 'zext' 'zext_ln155' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 853 [1/1] (0.00ns)   --->   "%outidx_addr = getelementptr [1152 x i3]* @outidx, i64 0, i64 %zext_ln155" [firmware/nnet_utils/nnet_dense_resource.h:155->firmware/nnet_utils/nnet_dense_resource.h:276->firmware/nnet_utils/nnet_conv_stream.h:89->firmware/nnet_utils/nnet_conv_stream.h:136->firmware/nnet_utils/nnet_conv2d_stream.h:59]   --->   Operation 853 'getelementptr' 'outidx_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 854 [2/2] (3.25ns)   --->   "%out_index = load i3* %outidx_addr, align 1" [firmware/nnet_utils/nnet_dense_resource.h:155->firmware/nnet_utils/nnet_dense_resource.h:276->firmware/nnet_utils/nnet_conv_stream.h:89->firmware/nnet_utils/nnet_conv_stream.h:136->firmware/nnet_utils/nnet_conv2d_stream.h:59]   --->   Operation 854 'load' 'out_index' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 1152> <ROM>
ST_7 : Operation 855 [1/1] (0.00ns)   --->   "%w6_V_addr = getelementptr [1152 x i11]* @w6_V, i64 0, i64 %zext_ln155" [firmware/nnet_utils/nnet_dense_resource.h:160->firmware/nnet_utils/nnet_dense_resource.h:276->firmware/nnet_utils/nnet_conv_stream.h:89->firmware/nnet_utils/nnet_conv_stream.h:136->firmware/nnet_utils/nnet_conv2d_stream.h:59]   --->   Operation 855 'getelementptr' 'w6_V_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 856 [2/2] (3.25ns)   --->   "%w6_V_load = load i11* %w6_V_addr, align 2" [firmware/nnet_utils/nnet_dense_resource.h:160->firmware/nnet_utils/nnet_dense_resource.h:276->firmware/nnet_utils/nnet_conv_stream.h:89->firmware/nnet_utils/nnet_conv_stream.h:136->firmware/nnet_utils/nnet_conv2d_stream.h:59]   --->   Operation 856 'load' 'w6_V_load' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 1152> <ROM>
ST_7 : Operation 857 [1/1] (1.63ns)   --->   "%w_index = add i11 1, %w_index50" [firmware/nnet_utils/nnet_dense_resource.h:151->firmware/nnet_utils/nnet_dense_resource.h:276->firmware/nnet_utils/nnet_conv_stream.h:89->firmware/nnet_utils/nnet_conv_stream.h:136->firmware/nnet_utils/nnet_conv2d_stream.h:59]   --->   Operation 857 'add' 'w_index' <Predicate = true> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 858 [1/1] (2.55ns)   --->   "%in_index = add nsw i32 %in_index_0_i_i_i_i51, 1" [firmware/nnet_utils/nnet_dense_resource.h:167->firmware/nnet_utils/nnet_dense_resource.h:276->firmware/nnet_utils/nnet_conv_stream.h:89->firmware/nnet_utils/nnet_conv_stream.h:136->firmware/nnet_utils/nnet_conv2d_stream.h:59]   --->   Operation 858 'add' 'in_index' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 859 [1/1] (2.47ns)   --->   "%icmp_ln168 = icmp sgt i32 %in_index, 143" [firmware/nnet_utils/nnet_dense_resource.h:168->firmware/nnet_utils/nnet_dense_resource.h:276->firmware/nnet_utils/nnet_conv_stream.h:89->firmware/nnet_utils/nnet_conv_stream.h:136->firmware/nnet_utils/nnet_conv2d_stream.h:59]   --->   Operation 859 'icmp' 'icmp_ln168' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 860 [1/1] (1.88ns)   --->   "%icmp_ln151 = icmp eq i11 %w_index50, -897" [firmware/nnet_utils/nnet_dense_resource.h:151->firmware/nnet_utils/nnet_dense_resource.h:276->firmware/nnet_utils/nnet_conv_stream.h:89->firmware/nnet_utils/nnet_conv_stream.h:136->firmware/nnet_utils/nnet_conv2d_stream.h:59]   --->   Operation 860 'icmp' 'icmp_ln151' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 861 [1/1] (0.00ns)   --->   "br i1 %icmp_ln151, label %"nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>.region_end", label %ReuseLoop_begin" [firmware/nnet_utils/nnet_dense_resource.h:151->firmware/nnet_utils/nnet_dense_resource.h:276->firmware/nnet_utils/nnet_conv_stream.h:89->firmware/nnet_utils/nnet_conv_stream.h:136->firmware/nnet_utils/nnet_conv2d_stream.h:59]   --->   Operation 861 'br' <Predicate = true> <Delay = 0.00>

State 8 <SV = 7> <Delay = 5.72>
ST_8 : Operation 862 [1/2] (3.25ns)   --->   "%out_index = load i3* %outidx_addr, align 1" [firmware/nnet_utils/nnet_dense_resource.h:155->firmware/nnet_utils/nnet_dense_resource.h:276->firmware/nnet_utils/nnet_conv_stream.h:89->firmware/nnet_utils/nnet_conv_stream.h:136->firmware/nnet_utils/nnet_conv2d_stream.h:59]   --->   Operation 862 'load' 'out_index' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 1152> <ROM>
ST_8 : Operation 863 [1/1] (0.00ns)   --->   "%trunc_ln160 = trunc i32 %in_index_0_i_i_i_i51 to i8" [firmware/nnet_utils/nnet_dense_resource.h:160->firmware/nnet_utils/nnet_dense_resource.h:276->firmware/nnet_utils/nnet_conv_stream.h:89->firmware/nnet_utils/nnet_conv_stream.h:136->firmware/nnet_utils/nnet_conv2d_stream.h:59]   --->   Operation 863 'trunc' 'trunc_ln160' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 864 [1/1] (4.35ns)   --->   "%tmp_112 = call i16 @_ssdm_op_Mux.ap_auto.144i16.i8(i16 %tmp_V_318, i16 %tmp_V_319, i16 %tmp_V_320, i16 %tmp_V_321, i16 %tmp_V_322, i16 %tmp_V_323, i16 %tmp_V_324, i16 %tmp_V_325, i16 %tmp_V_326, i16 %tmp_V_327, i16 %tmp_V_328, i16 %tmp_V_329, i16 %tmp_V_330, i16 %tmp_V_331, i16 %tmp_V_332, i16 %tmp_V_333, i16 %tmp_V_334, i16 %tmp_V_335, i16 %tmp_V_336, i16 %tmp_V_337, i16 %tmp_V_338, i16 %tmp_V_339, i16 %tmp_V_340, i16 %tmp_V_341, i16 %tmp_V_342, i16 %tmp_V_343, i16 %tmp_V_344, i16 %tmp_V_345, i16 %tmp_V_346, i16 %tmp_V_347, i16 %tmp_V_348, i16 %tmp_V_349, i16 %tmp_V_350, i16 %tmp_V_351, i16 %tmp_V_352, i16 %tmp_V_353, i16 %tmp_V_354, i16 %tmp_V_355, i16 %tmp_V_356, i16 %tmp_V_357, i16 %tmp_V_358, i16 %tmp_V_359, i16 %tmp_V_360, i16 %tmp_V_361, i16 %tmp_V_362, i16 %tmp_V_363, i16 %tmp_V_364, i16 %tmp_V_365, i16 %tmp_V_366, i16 %tmp_V_367, i16 %tmp_V_368, i16 %tmp_V_369, i16 %tmp_V_370, i16 %tmp_V_371, i16 %tmp_V_372, i16 %tmp_V_373, i16 %tmp_V_374, i16 %tmp_V_375, i16 %tmp_V_376, i16 %tmp_V_377, i16 %tmp_V_378, i16 %tmp_V_379, i16 %tmp_V_380, i16 %tmp_V_381, i16 %tmp_V_382, i16 %tmp_V_383, i16 %tmp_V_384, i16 %tmp_V_385, i16 %tmp_V_386, i16 %tmp_V_387, i16 %tmp_V_388, i16 %tmp_V_389, i16 %tmp_V_390, i16 %tmp_V_391, i16 %tmp_V_392, i16 %tmp_V_393, i16 %tmp_V_394, i16 %tmp_V_395, i16 %tmp_V_396, i16 %tmp_V_397, i16 %tmp_V_398, i16 %tmp_V_399, i16 %tmp_V_400, i16 %tmp_V_401, i16 %tmp_V_402, i16 %tmp_V_403, i16 %tmp_V_404, i16 %tmp_V_405, i16 %tmp_V_406, i16 %tmp_V_407, i16 %tmp_V_408, i16 %tmp_V_409, i16 %tmp_V_410, i16 %tmp_V_411, i16 %tmp_V_412, i16 %tmp_V_413, i16 %tmp_V_414, i16 %tmp_V_415, i16 %tmp_V_416, i16 %tmp_V_417, i16 %tmp_V_418, i16 %tmp_V_419, i16 %tmp_V_420, i16 %tmp_V_421, i16 %tmp_V_422, i16 %tmp_V_423, i16 %tmp_V_424, i16 %tmp_V_425, i16 %tmp_V_426, i16 %tmp_V_427, i16 %tmp_V_428, i16 %tmp_V_429, i16 %tmp_V_430, i16 %tmp_V_431, i16 %tmp_V_432, i16 %tmp_V_433, i16 %tmp_V_434, i16 %tmp_V_435, i16 %tmp_V_436, i16 %tmp_V_437, i16 %tmp_V_438, i16 %tmp_V_439, i16 %tmp_V_440, i16 %tmp_V_441, i16 %tmp_V_442, i16 %tmp_V_443, i16 %tmp_V_444, i16 %tmp_V_445, i16 %tmp_V_446, i16 %tmp_V_447, i16 %tmp_V_448, i16 %tmp_V_449, i16 %tmp_V_450, i16 %tmp_V_451, i16 %tmp_V_452, i16 %tmp_V_453, i16 %tmp_V_454, i16 %tmp_V_455, i16 %tmp_V_456, i16 %tmp_V_457, i16 %tmp_V_458, i16 %tmp_V_459, i16 %tmp_V_460, i16 %tmp_V_461, i8 %trunc_ln160)" [firmware/nnet_utils/nnet_dense_resource.h:160->firmware/nnet_utils/nnet_dense_resource.h:276->firmware/nnet_utils/nnet_conv_stream.h:89->firmware/nnet_utils/nnet_conv_stream.h:136->firmware/nnet_utils/nnet_conv2d_stream.h:59]   --->   Operation 864 'mux' 'tmp_112' <Predicate = true> <Delay = 4.35> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 865 [1/2] (3.25ns)   --->   "%w6_V_load = load i11* %w6_V_addr, align 2" [firmware/nnet_utils/nnet_dense_resource.h:160->firmware/nnet_utils/nnet_dense_resource.h:276->firmware/nnet_utils/nnet_conv_stream.h:89->firmware/nnet_utils/nnet_conv_stream.h:136->firmware/nnet_utils/nnet_conv2d_stream.h:59]   --->   Operation 865 'load' 'w6_V_load' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 1152> <ROM>
ST_8 : Operation 866 [1/1] (0.00ns)   --->   "%trunc_ln160_1 = trunc i11 %w6_V_load to i6" [firmware/nnet_utils/nnet_dense_resource.h:160->firmware/nnet_utils/nnet_dense_resource.h:276->firmware/nnet_utils/nnet_conv_stream.h:89->firmware/nnet_utils/nnet_conv_stream.h:136->firmware/nnet_utils/nnet_conv2d_stream.h:59]   --->   Operation 866 'trunc' 'trunc_ln160_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 867 [1/1] (0.00ns)   --->   "%tmp_113 = call i5 @_ssdm_op_PartSelect.i5.i11.i32.i32(i11 %w6_V_load, i32 6, i32 10)" [firmware/nnet_utils/nnet_dense_resource.h:160->firmware/nnet_utils/nnet_dense_resource.h:276->firmware/nnet_utils/nnet_conv_stream.h:89->firmware/nnet_utils/nnet_conv_stream.h:136->firmware/nnet_utils/nnet_conv2d_stream.h:59]   --->   Operation 867 'partselect' 'tmp_113' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 868 [1/1] (0.69ns)   --->   "%select_ln168 = select i1 %icmp_ln168, i32 0, i32 %in_index" [firmware/nnet_utils/nnet_dense_resource.h:168->firmware/nnet_utils/nnet_dense_resource.h:276->firmware/nnet_utils/nnet_conv_stream.h:89->firmware/nnet_utils/nnet_conv_stream.h:136->firmware/nnet_utils/nnet_conv2d_stream.h:59]   --->   Operation 868 'select' 'select_ln168' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 9 <SV = 8> <Delay = 3.89>
ST_9 : Operation 869 [1/1] (0.00ns)   --->   "%sext_ln1116_cast = sext i16 %tmp_112 to i20" [firmware/nnet_utils/nnet_dense_resource.h:160->firmware/nnet_utils/nnet_dense_resource.h:276->firmware/nnet_utils/nnet_conv_stream.h:89->firmware/nnet_utils/nnet_conv_stream.h:136->firmware/nnet_utils/nnet_conv2d_stream.h:59]   --->   Operation 869 'sext' 'sext_ln1116_cast' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 870 [1/1] (0.00ns)   --->   "%sext_ln1118 = sext i6 %trunc_ln160_1 to i20" [firmware/nnet_utils/nnet_mult.h:106->firmware/nnet_utils/nnet_dense_resource.h:160->firmware/nnet_utils/nnet_dense_resource.h:276->firmware/nnet_utils/nnet_conv_stream.h:89->firmware/nnet_utils/nnet_conv_stream.h:136->firmware/nnet_utils/nnet_conv2d_stream.h:59]   --->   Operation 870 'sext' 'sext_ln1118' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 871 [3/3] (3.89ns) (root node of the DSP)   --->   "%mul_ln1118 = mul i20 %sext_ln1118, %sext_ln1116_cast" [firmware/nnet_utils/nnet_mult.h:106->firmware/nnet_utils/nnet_dense_resource.h:160->firmware/nnet_utils/nnet_dense_resource.h:276->firmware/nnet_utils/nnet_conv_stream.h:89->firmware/nnet_utils/nnet_conv_stream.h:136->firmware/nnet_utils/nnet_conv2d_stream.h:59]   --->   Operation 871 'mul' 'mul_ln1118' <Predicate = true> <Delay = 3.89> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 872 [1/1] (0.00ns)   --->   "%sext_ln1118_100 = sext i5 %tmp_113 to i20" [firmware/nnet_utils/nnet_mult.h:106->firmware/nnet_utils/nnet_dense_resource.h:160->firmware/nnet_utils/nnet_dense_resource.h:276->firmware/nnet_utils/nnet_conv_stream.h:89->firmware/nnet_utils/nnet_conv_stream.h:136->firmware/nnet_utils/nnet_conv2d_stream.h:59]   --->   Operation 872 'sext' 'sext_ln1118_100' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 873 [2/2] (3.34ns)   --->   "%mul_ln1118_109 = mul i20 %sext_ln1116_cast, %sext_ln1118_100" [firmware/nnet_utils/nnet_mult.h:106->firmware/nnet_utils/nnet_dense_resource.h:160->firmware/nnet_utils/nnet_dense_resource.h:276->firmware/nnet_utils/nnet_conv_stream.h:89->firmware/nnet_utils/nnet_conv_stream.h:136->firmware/nnet_utils/nnet_conv2d_stream.h:59]   --->   Operation 873 'mul' 'mul_ln1118_109' <Predicate = true> <Delay = 3.34> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 3.89>
ST_10 : Operation 874 [2/3] (3.89ns) (root node of the DSP)   --->   "%mul_ln1118 = mul i20 %sext_ln1118, %sext_ln1116_cast" [firmware/nnet_utils/nnet_mult.h:106->firmware/nnet_utils/nnet_dense_resource.h:160->firmware/nnet_utils/nnet_dense_resource.h:276->firmware/nnet_utils/nnet_conv_stream.h:89->firmware/nnet_utils/nnet_conv_stream.h:136->firmware/nnet_utils/nnet_conv2d_stream.h:59]   --->   Operation 874 'mul' 'mul_ln1118' <Predicate = true> <Delay = 3.89> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 875 [1/2] (3.34ns)   --->   "%mul_ln1118_109 = mul i20 %sext_ln1116_cast, %sext_ln1118_100" [firmware/nnet_utils/nnet_mult.h:106->firmware/nnet_utils/nnet_dense_resource.h:160->firmware/nnet_utils/nnet_dense_resource.h:276->firmware/nnet_utils/nnet_conv_stream.h:89->firmware/nnet_utils/nnet_conv_stream.h:136->firmware/nnet_utils/nnet_conv2d_stream.h:59]   --->   Operation 875 'mul' 'mul_ln1118_109' <Predicate = true> <Delay = 3.34> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 876 [1/1] (0.00ns)   --->   "%trunc_ln708_s = call i16 @_ssdm_op_PartSelect.i16.i20.i32.i32(i20 %mul_ln1118_109, i32 4, i32 19)" [firmware/nnet_utils/nnet_mult.h:106->firmware/nnet_utils/nnet_dense_resource.h:160->firmware/nnet_utils/nnet_dense_resource.h:276->firmware/nnet_utils/nnet_conv_stream.h:89->firmware/nnet_utils/nnet_conv_stream.h:136->firmware/nnet_utils/nnet_conv2d_stream.h:59]   --->   Operation 876 'partselect' 'trunc_ln708_s' <Predicate = true> <Delay = 0.00>

State 11 <SV = 10> <Delay = 4.14>
ST_11 : Operation 877 [1/1] (0.00ns)   --->   "%tmp_data_8_V_733 = phi i16 [ 192, %"nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>.region_begin" ], [ %tmp_data_8_V, %ReuseLoop_end ]"   --->   Operation 877 'phi' 'tmp_data_8_V_733' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 878 [1/1] (0.00ns)   --->   "%tmp_data_9_V_731 = phi i16 [ 0, %"nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>.region_begin" ], [ %tmp_data_9_V, %ReuseLoop_end ]"   --->   Operation 878 'phi' 'tmp_data_9_V_731' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 879 [1/1] (0.00ns)   --->   "%tmp_data_10_V_629 = phi i16 [ 128, %"nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>.region_begin" ], [ %tmp_data_10_V, %ReuseLoop_end ]"   --->   Operation 879 'phi' 'tmp_data_10_V_629' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 880 [1/1] (0.00ns)   --->   "%tmp_data_11_V_627 = phi i16 [ 128, %"nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>.region_begin" ], [ %tmp_data_11_V, %ReuseLoop_end ]"   --->   Operation 880 'phi' 'tmp_data_11_V_627' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 881 [1/1] (0.00ns)   --->   "%tmp_data_12_V_625 = phi i16 [ 128, %"nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>.region_begin" ], [ %tmp_data_12_V, %ReuseLoop_end ]"   --->   Operation 881 'phi' 'tmp_data_12_V_625' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 882 [1/1] (0.00ns)   --->   "%tmp_data_13_V_623 = phi i16 [ 192, %"nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>.region_begin" ], [ %tmp_data_13_V, %ReuseLoop_end ]"   --->   Operation 882 'phi' 'tmp_data_13_V_623' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 883 [1/1] (0.00ns)   --->   "%tmp_data_14_V_621 = phi i16 [ -128, %"nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>.region_begin" ], [ %tmp_data_14_V, %ReuseLoop_end ]"   --->   Operation 883 'phi' 'tmp_data_14_V_621' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 884 [1/1] (0.00ns)   --->   "%tmp_data_15_V_619 = phi i16 [ 128, %"nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>.region_begin" ], [ %tmp_data_15_V, %ReuseLoop_end ]"   --->   Operation 884 'phi' 'tmp_data_15_V_619' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 885 [1/3] (0.00ns) (root node of the DSP)   --->   "%mul_ln1118 = mul i20 %sext_ln1118, %sext_ln1116_cast" [firmware/nnet_utils/nnet_mult.h:106->firmware/nnet_utils/nnet_dense_resource.h:160->firmware/nnet_utils/nnet_dense_resource.h:276->firmware/nnet_utils/nnet_conv_stream.h:89->firmware/nnet_utils/nnet_conv_stream.h:136->firmware/nnet_utils/nnet_conv2d_stream.h:59]   --->   Operation 885 'mul' 'mul_ln1118' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 886 [1/1] (0.00ns)   --->   "%or_ln = call i4 @_ssdm_op_BitConcatenate.i4.i1.i3(i1 true, i3 %out_index)" [firmware/nnet_utils/nnet_dense_resource.h:160->firmware/nnet_utils/nnet_dense_resource.h:276->firmware/nnet_utils/nnet_conv_stream.h:89->firmware/nnet_utils/nnet_conv_stream.h:136->firmware/nnet_utils/nnet_conv2d_stream.h:59]   --->   Operation 886 'bitconcatenate' 'or_ln' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 887 [1/1] (2.06ns)   --->   "%phi_ln1265_1 = call i16 @_ssdm_op_Mux.ap_auto.16i16.i4(i16 %tmp_data_15_V_619, i16 %tmp_data_15_V_619, i16 %tmp_data_15_V_619, i16 %tmp_data_15_V_619, i16 %tmp_data_15_V_619, i16 %tmp_data_15_V_619, i16 %tmp_data_15_V_619, i16 %tmp_data_15_V_619, i16 %tmp_data_8_V_733, i16 %tmp_data_9_V_731, i16 %tmp_data_10_V_629, i16 %tmp_data_11_V_627, i16 %tmp_data_12_V_625, i16 %tmp_data_13_V_623, i16 %tmp_data_14_V_621, i16 %tmp_data_15_V_619, i4 %or_ln)" [firmware/nnet_utils/nnet_dense_resource.h:160->firmware/nnet_utils/nnet_dense_resource.h:276->firmware/nnet_utils/nnet_conv_stream.h:89->firmware/nnet_utils/nnet_conv_stream.h:136->firmware/nnet_utils/nnet_conv2d_stream.h:59]   --->   Operation 887 'mux' 'phi_ln1265_1' <Predicate = true> <Delay = 2.06> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 888 [1/1] (2.07ns)   --->   "%acc_8_V = add i16 %phi_ln1265_1, %trunc_ln708_s" [firmware/nnet_utils/nnet_dense_resource.h:160->firmware/nnet_utils/nnet_dense_resource.h:276->firmware/nnet_utils/nnet_conv_stream.h:89->firmware/nnet_utils/nnet_conv_stream.h:136->firmware/nnet_utils/nnet_conv2d_stream.h:59]   --->   Operation 888 'add' 'acc_8_V' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 6.32>
ST_12 : Operation 889 [1/1] (0.00ns)   --->   "%tmp_data_0_V_849 = phi i16 [ 192, %"nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>.region_begin" ], [ %tmp_data_0_V, %ReuseLoop_end ]"   --->   Operation 889 'phi' 'tmp_data_0_V_849' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 890 [1/1] (0.00ns)   --->   "%tmp_data_1_V_747 = phi i16 [ 0, %"nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>.region_begin" ], [ %tmp_data_1_V, %ReuseLoop_end ]"   --->   Operation 890 'phi' 'tmp_data_1_V_747' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 891 [1/1] (0.00ns)   --->   "%tmp_data_2_V_745 = phi i16 [ 64, %"nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>.region_begin" ], [ %tmp_data_2_V, %ReuseLoop_end ]"   --->   Operation 891 'phi' 'tmp_data_2_V_745' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 892 [1/1] (0.00ns)   --->   "%tmp_data_3_V_743 = phi i16 [ 0, %"nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>.region_begin" ], [ %tmp_data_3_V, %ReuseLoop_end ]"   --->   Operation 892 'phi' 'tmp_data_3_V_743' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 893 [1/1] (0.00ns)   --->   "%tmp_data_4_V_741 = phi i16 [ 0, %"nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>.region_begin" ], [ %tmp_data_4_V, %ReuseLoop_end ]"   --->   Operation 893 'phi' 'tmp_data_4_V_741' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 894 [1/1] (0.00ns)   --->   "%tmp_data_5_V_739 = phi i16 [ 0, %"nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>.region_begin" ], [ %tmp_data_5_V, %ReuseLoop_end ]"   --->   Operation 894 'phi' 'tmp_data_5_V_739' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 895 [1/1] (0.00ns)   --->   "%tmp_data_6_V_737 = phi i16 [ -64, %"nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>.region_begin" ], [ %tmp_data_6_V, %ReuseLoop_end ]"   --->   Operation 895 'phi' 'tmp_data_6_V_737' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 896 [1/1] (0.00ns)   --->   "%tmp_data_7_V_735 = phi i16 [ -128, %"nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>.region_begin" ], [ %tmp_data_7_V, %ReuseLoop_end ]"   --->   Operation 896 'phi' 'tmp_data_7_V_735' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 897 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str33) nounwind" [firmware/nnet_utils/nnet_dense_resource.h:151->firmware/nnet_utils/nnet_dense_resource.h:276->firmware/nnet_utils/nnet_conv_stream.h:89->firmware/nnet_utils/nnet_conv_stream.h:136->firmware/nnet_utils/nnet_conv2d_stream.h:59]   --->   Operation 897 'specloopname' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 898 [1/1] (0.00ns)   --->   "%tmp_111 = call i32 (...)* @_ssdm_op_SpecRegionBegin([10 x i8]* @p_str33)" [firmware/nnet_utils/nnet_dense_resource.h:151->firmware/nnet_utils/nnet_dense_resource.h:276->firmware/nnet_utils/nnet_conv_stream.h:89->firmware/nnet_utils/nnet_conv_stream.h:136->firmware/nnet_utils/nnet_conv2d_stream.h:59]   --->   Operation 898 'specregionbegin' 'tmp_111' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 899 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str10) nounwind" [firmware/nnet_utils/nnet_dense_resource.h:152->firmware/nnet_utils/nnet_dense_resource.h:276->firmware/nnet_utils/nnet_conv_stream.h:89->firmware/nnet_utils/nnet_conv_stream.h:136->firmware/nnet_utils/nnet_conv2d_stream.h:59]   --->   Operation 899 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 900 [1/1] (0.00ns)   --->   "%trunc_ln5 = call i16 @_ssdm_op_PartSelect.i16.i20.i32.i32(i20 %mul_ln1118, i32 4, i32 19)" [firmware/nnet_utils/nnet_mult.h:106->firmware/nnet_utils/nnet_dense_resource.h:160->firmware/nnet_utils/nnet_dense_resource.h:276->firmware/nnet_utils/nnet_conv_stream.h:89->firmware/nnet_utils/nnet_conv_stream.h:136->firmware/nnet_utils/nnet_conv2d_stream.h:59]   --->   Operation 900 'partselect' 'trunc_ln5' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 901 [1/1] (2.47ns)   --->   "%phi_ln = call i16 @_ssdm_op_Mux.ap_auto.8i16.i3(i16 %tmp_data_0_V_849, i16 %tmp_data_1_V_747, i16 %tmp_data_2_V_745, i16 %tmp_data_3_V_743, i16 %tmp_data_4_V_741, i16 %tmp_data_5_V_739, i16 %tmp_data_6_V_737, i16 %tmp_data_7_V_735, i3 %out_index)" [firmware/nnet_utils/nnet_dense_resource.h:160->firmware/nnet_utils/nnet_dense_resource.h:276->firmware/nnet_utils/nnet_conv_stream.h:89->firmware/nnet_utils/nnet_conv_stream.h:136->firmware/nnet_utils/nnet_conv2d_stream.h:59]   --->   Operation 901 'mux' 'phi_ln' <Predicate = true> <Delay = 2.47> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 902 [1/1] (2.07ns)   --->   "%acc_0_V = add i16 %trunc_ln5, %phi_ln" [firmware/nnet_utils/nnet_dense_resource.h:160->firmware/nnet_utils/nnet_dense_resource.h:276->firmware/nnet_utils/nnet_conv_stream.h:89->firmware/nnet_utils/nnet_conv_stream.h:136->firmware/nnet_utils/nnet_conv2d_stream.h:59]   --->   Operation 902 'add' 'acc_0_V' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 903 [1/1] (1.76ns)   --->   "switch i3 %out_index, label %branch39 [
    i3 0, label %_ZN13ap_fixed_baseILi17ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.023822
    i3 1, label %branch33
    i3 2, label %branch34
    i3 3, label %branch35
    i3 -4, label %branch36
    i3 -3, label %branch37
    i3 -2, label %branch38
  ]" [firmware/nnet_utils/nnet_dense_resource.h:160->firmware/nnet_utils/nnet_dense_resource.h:276->firmware/nnet_utils/nnet_conv_stream.h:89->firmware/nnet_utils/nnet_conv_stream.h:136->firmware/nnet_utils/nnet_conv2d_stream.h:59]   --->   Operation 903 'switch' <Predicate = true> <Delay = 1.76>
ST_12 : Operation 904 [1/1] (1.76ns)   --->   "br label %_ZN13ap_fixed_baseILi17ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.023822" [firmware/nnet_utils/nnet_dense_resource.h:160->firmware/nnet_utils/nnet_dense_resource.h:276->firmware/nnet_utils/nnet_conv_stream.h:89->firmware/nnet_utils/nnet_conv_stream.h:136->firmware/nnet_utils/nnet_conv2d_stream.h:59]   --->   Operation 904 'br' <Predicate = (out_index == 6)> <Delay = 1.76>
ST_12 : Operation 905 [1/1] (1.76ns)   --->   "br label %_ZN13ap_fixed_baseILi17ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.023822" [firmware/nnet_utils/nnet_dense_resource.h:160->firmware/nnet_utils/nnet_dense_resource.h:276->firmware/nnet_utils/nnet_conv_stream.h:89->firmware/nnet_utils/nnet_conv_stream.h:136->firmware/nnet_utils/nnet_conv2d_stream.h:59]   --->   Operation 905 'br' <Predicate = (out_index == 5)> <Delay = 1.76>
ST_12 : Operation 906 [1/1] (1.76ns)   --->   "br label %_ZN13ap_fixed_baseILi17ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.023822" [firmware/nnet_utils/nnet_dense_resource.h:160->firmware/nnet_utils/nnet_dense_resource.h:276->firmware/nnet_utils/nnet_conv_stream.h:89->firmware/nnet_utils/nnet_conv_stream.h:136->firmware/nnet_utils/nnet_conv2d_stream.h:59]   --->   Operation 906 'br' <Predicate = (out_index == 4)> <Delay = 1.76>
ST_12 : Operation 907 [1/1] (1.76ns)   --->   "br label %_ZN13ap_fixed_baseILi17ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.023822" [firmware/nnet_utils/nnet_dense_resource.h:160->firmware/nnet_utils/nnet_dense_resource.h:276->firmware/nnet_utils/nnet_conv_stream.h:89->firmware/nnet_utils/nnet_conv_stream.h:136->firmware/nnet_utils/nnet_conv2d_stream.h:59]   --->   Operation 907 'br' <Predicate = (out_index == 3)> <Delay = 1.76>
ST_12 : Operation 908 [1/1] (1.76ns)   --->   "br label %_ZN13ap_fixed_baseILi17ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.023822" [firmware/nnet_utils/nnet_dense_resource.h:160->firmware/nnet_utils/nnet_dense_resource.h:276->firmware/nnet_utils/nnet_conv_stream.h:89->firmware/nnet_utils/nnet_conv_stream.h:136->firmware/nnet_utils/nnet_conv2d_stream.h:59]   --->   Operation 908 'br' <Predicate = (out_index == 2)> <Delay = 1.76>
ST_12 : Operation 909 [1/1] (1.76ns)   --->   "br label %_ZN13ap_fixed_baseILi17ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.023822" [firmware/nnet_utils/nnet_dense_resource.h:160->firmware/nnet_utils/nnet_dense_resource.h:276->firmware/nnet_utils/nnet_conv_stream.h:89->firmware/nnet_utils/nnet_conv_stream.h:136->firmware/nnet_utils/nnet_conv2d_stream.h:59]   --->   Operation 909 'br' <Predicate = (out_index == 1)> <Delay = 1.76>
ST_12 : Operation 910 [1/1] (1.76ns)   --->   "br label %_ZN13ap_fixed_baseILi17ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.023822" [firmware/nnet_utils/nnet_dense_resource.h:160->firmware/nnet_utils/nnet_dense_resource.h:276->firmware/nnet_utils/nnet_conv_stream.h:89->firmware/nnet_utils/nnet_conv_stream.h:136->firmware/nnet_utils/nnet_conv2d_stream.h:59]   --->   Operation 910 'br' <Predicate = (out_index == 7)> <Delay = 1.76>
ST_12 : Operation 911 [1/1] (0.00ns)   --->   "%tmp_data_7_V = phi i16 [ %acc_0_V, %branch39 ], [ %tmp_data_7_V_735, %branch38 ], [ %tmp_data_7_V_735, %branch37 ], [ %tmp_data_7_V_735, %branch36 ], [ %tmp_data_7_V_735, %branch35 ], [ %tmp_data_7_V_735, %branch34 ], [ %tmp_data_7_V_735, %branch33 ], [ %tmp_data_7_V_735, %ReuseLoop_begin ]"   --->   Operation 911 'phi' 'tmp_data_7_V' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 912 [1/1] (0.00ns)   --->   "%tmp_data_6_V = phi i16 [ %tmp_data_6_V_737, %branch39 ], [ %acc_0_V, %branch38 ], [ %tmp_data_6_V_737, %branch37 ], [ %tmp_data_6_V_737, %branch36 ], [ %tmp_data_6_V_737, %branch35 ], [ %tmp_data_6_V_737, %branch34 ], [ %tmp_data_6_V_737, %branch33 ], [ %tmp_data_6_V_737, %ReuseLoop_begin ]"   --->   Operation 912 'phi' 'tmp_data_6_V' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 913 [1/1] (0.00ns)   --->   "%tmp_data_5_V = phi i16 [ %tmp_data_5_V_739, %branch39 ], [ %tmp_data_5_V_739, %branch38 ], [ %acc_0_V, %branch37 ], [ %tmp_data_5_V_739, %branch36 ], [ %tmp_data_5_V_739, %branch35 ], [ %tmp_data_5_V_739, %branch34 ], [ %tmp_data_5_V_739, %branch33 ], [ %tmp_data_5_V_739, %ReuseLoop_begin ]"   --->   Operation 913 'phi' 'tmp_data_5_V' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 914 [1/1] (0.00ns)   --->   "%tmp_data_4_V = phi i16 [ %tmp_data_4_V_741, %branch39 ], [ %tmp_data_4_V_741, %branch38 ], [ %tmp_data_4_V_741, %branch37 ], [ %acc_0_V, %branch36 ], [ %tmp_data_4_V_741, %branch35 ], [ %tmp_data_4_V_741, %branch34 ], [ %tmp_data_4_V_741, %branch33 ], [ %tmp_data_4_V_741, %ReuseLoop_begin ]"   --->   Operation 914 'phi' 'tmp_data_4_V' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 915 [1/1] (0.00ns)   --->   "%tmp_data_3_V = phi i16 [ %tmp_data_3_V_743, %branch39 ], [ %tmp_data_3_V_743, %branch38 ], [ %tmp_data_3_V_743, %branch37 ], [ %tmp_data_3_V_743, %branch36 ], [ %acc_0_V, %branch35 ], [ %tmp_data_3_V_743, %branch34 ], [ %tmp_data_3_V_743, %branch33 ], [ %tmp_data_3_V_743, %ReuseLoop_begin ]"   --->   Operation 915 'phi' 'tmp_data_3_V' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 916 [1/1] (0.00ns)   --->   "%tmp_data_2_V = phi i16 [ %tmp_data_2_V_745, %branch39 ], [ %tmp_data_2_V_745, %branch38 ], [ %tmp_data_2_V_745, %branch37 ], [ %tmp_data_2_V_745, %branch36 ], [ %tmp_data_2_V_745, %branch35 ], [ %acc_0_V, %branch34 ], [ %tmp_data_2_V_745, %branch33 ], [ %tmp_data_2_V_745, %ReuseLoop_begin ]"   --->   Operation 916 'phi' 'tmp_data_2_V' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 917 [1/1] (0.00ns)   --->   "%tmp_data_1_V = phi i16 [ %tmp_data_1_V_747, %branch39 ], [ %tmp_data_1_V_747, %branch38 ], [ %tmp_data_1_V_747, %branch37 ], [ %tmp_data_1_V_747, %branch36 ], [ %tmp_data_1_V_747, %branch35 ], [ %tmp_data_1_V_747, %branch34 ], [ %acc_0_V, %branch33 ], [ %tmp_data_1_V_747, %ReuseLoop_begin ]"   --->   Operation 917 'phi' 'tmp_data_1_V' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 918 [1/1] (0.00ns)   --->   "%tmp_data_0_V = phi i16 [ %tmp_data_0_V_849, %branch39 ], [ %tmp_data_0_V_849, %branch38 ], [ %tmp_data_0_V_849, %branch37 ], [ %tmp_data_0_V_849, %branch36 ], [ %tmp_data_0_V_849, %branch35 ], [ %tmp_data_0_V_849, %branch34 ], [ %tmp_data_0_V_849, %branch33 ], [ %acc_0_V, %ReuseLoop_begin ]"   --->   Operation 918 'phi' 'tmp_data_0_V' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 919 [1/1] (1.76ns)   --->   "switch i4 %or_ln, label %branch15 [
    i4 -8, label %ReuseLoop_end
    i4 -7, label %branch9
    i4 -6, label %branch10
    i4 -5, label %branch11
    i4 -4, label %branch12
    i4 -3, label %branch13
    i4 -2, label %branch14
  ]" [firmware/nnet_utils/nnet_dense_resource.h:160->firmware/nnet_utils/nnet_dense_resource.h:276->firmware/nnet_utils/nnet_conv_stream.h:89->firmware/nnet_utils/nnet_conv_stream.h:136->firmware/nnet_utils/nnet_conv2d_stream.h:59]   --->   Operation 919 'switch' <Predicate = true> <Delay = 1.76>
ST_12 : Operation 920 [1/1] (1.76ns)   --->   "br label %ReuseLoop_end" [firmware/nnet_utils/nnet_dense_resource.h:160->firmware/nnet_utils/nnet_dense_resource.h:276->firmware/nnet_utils/nnet_conv_stream.h:89->firmware/nnet_utils/nnet_conv_stream.h:136->firmware/nnet_utils/nnet_conv2d_stream.h:59]   --->   Operation 920 'br' <Predicate = (or_ln == 14)> <Delay = 1.76>
ST_12 : Operation 921 [1/1] (1.76ns)   --->   "br label %ReuseLoop_end" [firmware/nnet_utils/nnet_dense_resource.h:160->firmware/nnet_utils/nnet_dense_resource.h:276->firmware/nnet_utils/nnet_conv_stream.h:89->firmware/nnet_utils/nnet_conv_stream.h:136->firmware/nnet_utils/nnet_conv2d_stream.h:59]   --->   Operation 921 'br' <Predicate = (or_ln == 13)> <Delay = 1.76>
ST_12 : Operation 922 [1/1] (1.76ns)   --->   "br label %ReuseLoop_end" [firmware/nnet_utils/nnet_dense_resource.h:160->firmware/nnet_utils/nnet_dense_resource.h:276->firmware/nnet_utils/nnet_conv_stream.h:89->firmware/nnet_utils/nnet_conv_stream.h:136->firmware/nnet_utils/nnet_conv2d_stream.h:59]   --->   Operation 922 'br' <Predicate = (or_ln == 12)> <Delay = 1.76>
ST_12 : Operation 923 [1/1] (1.76ns)   --->   "br label %ReuseLoop_end" [firmware/nnet_utils/nnet_dense_resource.h:160->firmware/nnet_utils/nnet_dense_resource.h:276->firmware/nnet_utils/nnet_conv_stream.h:89->firmware/nnet_utils/nnet_conv_stream.h:136->firmware/nnet_utils/nnet_conv2d_stream.h:59]   --->   Operation 923 'br' <Predicate = (or_ln == 11)> <Delay = 1.76>
ST_12 : Operation 924 [1/1] (1.76ns)   --->   "br label %ReuseLoop_end" [firmware/nnet_utils/nnet_dense_resource.h:160->firmware/nnet_utils/nnet_dense_resource.h:276->firmware/nnet_utils/nnet_conv_stream.h:89->firmware/nnet_utils/nnet_conv_stream.h:136->firmware/nnet_utils/nnet_conv2d_stream.h:59]   --->   Operation 924 'br' <Predicate = (or_ln == 10)> <Delay = 1.76>
ST_12 : Operation 925 [1/1] (1.76ns)   --->   "br label %ReuseLoop_end" [firmware/nnet_utils/nnet_dense_resource.h:160->firmware/nnet_utils/nnet_dense_resource.h:276->firmware/nnet_utils/nnet_conv_stream.h:89->firmware/nnet_utils/nnet_conv_stream.h:136->firmware/nnet_utils/nnet_conv2d_stream.h:59]   --->   Operation 925 'br' <Predicate = (or_ln == 9)> <Delay = 1.76>
ST_12 : Operation 926 [1/1] (1.76ns)   --->   "br label %ReuseLoop_end" [firmware/nnet_utils/nnet_dense_resource.h:160->firmware/nnet_utils/nnet_dense_resource.h:276->firmware/nnet_utils/nnet_conv_stream.h:89->firmware/nnet_utils/nnet_conv_stream.h:136->firmware/nnet_utils/nnet_conv2d_stream.h:59]   --->   Operation 926 'br' <Predicate = (or_ln != 8 & or_ln != 9 & or_ln != 10 & or_ln != 11 & or_ln != 12 & or_ln != 13 & or_ln != 14)> <Delay = 1.76>
ST_12 : Operation 927 [1/1] (0.00ns)   --->   "%tmp_data_15_V = phi i16 [ %acc_8_V, %branch15 ], [ %tmp_data_15_V_619, %branch14 ], [ %tmp_data_15_V_619, %branch13 ], [ %tmp_data_15_V_619, %branch12 ], [ %tmp_data_15_V_619, %branch11 ], [ %tmp_data_15_V_619, %branch10 ], [ %tmp_data_15_V_619, %branch9 ], [ %tmp_data_15_V_619, %_ZN13ap_fixed_baseILi17ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.023822 ]"   --->   Operation 927 'phi' 'tmp_data_15_V' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 928 [1/1] (0.00ns)   --->   "%tmp_data_14_V = phi i16 [ %tmp_data_14_V_621, %branch15 ], [ %acc_8_V, %branch14 ], [ %tmp_data_14_V_621, %branch13 ], [ %tmp_data_14_V_621, %branch12 ], [ %tmp_data_14_V_621, %branch11 ], [ %tmp_data_14_V_621, %branch10 ], [ %tmp_data_14_V_621, %branch9 ], [ %tmp_data_14_V_621, %_ZN13ap_fixed_baseILi17ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.023822 ]"   --->   Operation 928 'phi' 'tmp_data_14_V' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 929 [1/1] (0.00ns)   --->   "%tmp_data_13_V = phi i16 [ %tmp_data_13_V_623, %branch15 ], [ %tmp_data_13_V_623, %branch14 ], [ %acc_8_V, %branch13 ], [ %tmp_data_13_V_623, %branch12 ], [ %tmp_data_13_V_623, %branch11 ], [ %tmp_data_13_V_623, %branch10 ], [ %tmp_data_13_V_623, %branch9 ], [ %tmp_data_13_V_623, %_ZN13ap_fixed_baseILi17ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.023822 ]"   --->   Operation 929 'phi' 'tmp_data_13_V' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 930 [1/1] (0.00ns)   --->   "%tmp_data_12_V = phi i16 [ %tmp_data_12_V_625, %branch15 ], [ %tmp_data_12_V_625, %branch14 ], [ %tmp_data_12_V_625, %branch13 ], [ %acc_8_V, %branch12 ], [ %tmp_data_12_V_625, %branch11 ], [ %tmp_data_12_V_625, %branch10 ], [ %tmp_data_12_V_625, %branch9 ], [ %tmp_data_12_V_625, %_ZN13ap_fixed_baseILi17ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.023822 ]"   --->   Operation 930 'phi' 'tmp_data_12_V' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 931 [1/1] (0.00ns)   --->   "%tmp_data_11_V = phi i16 [ %tmp_data_11_V_627, %branch15 ], [ %tmp_data_11_V_627, %branch14 ], [ %tmp_data_11_V_627, %branch13 ], [ %tmp_data_11_V_627, %branch12 ], [ %acc_8_V, %branch11 ], [ %tmp_data_11_V_627, %branch10 ], [ %tmp_data_11_V_627, %branch9 ], [ %tmp_data_11_V_627, %_ZN13ap_fixed_baseILi17ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.023822 ]"   --->   Operation 931 'phi' 'tmp_data_11_V' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 932 [1/1] (0.00ns)   --->   "%tmp_data_10_V = phi i16 [ %tmp_data_10_V_629, %branch15 ], [ %tmp_data_10_V_629, %branch14 ], [ %tmp_data_10_V_629, %branch13 ], [ %tmp_data_10_V_629, %branch12 ], [ %tmp_data_10_V_629, %branch11 ], [ %acc_8_V, %branch10 ], [ %tmp_data_10_V_629, %branch9 ], [ %tmp_data_10_V_629, %_ZN13ap_fixed_baseILi17ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.023822 ]"   --->   Operation 932 'phi' 'tmp_data_10_V' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 933 [1/1] (0.00ns)   --->   "%tmp_data_9_V = phi i16 [ %tmp_data_9_V_731, %branch15 ], [ %tmp_data_9_V_731, %branch14 ], [ %tmp_data_9_V_731, %branch13 ], [ %tmp_data_9_V_731, %branch12 ], [ %tmp_data_9_V_731, %branch11 ], [ %tmp_data_9_V_731, %branch10 ], [ %acc_8_V, %branch9 ], [ %tmp_data_9_V_731, %_ZN13ap_fixed_baseILi17ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.023822 ]"   --->   Operation 933 'phi' 'tmp_data_9_V' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 934 [1/1] (0.00ns)   --->   "%tmp_data_8_V = phi i16 [ %tmp_data_8_V_733, %branch15 ], [ %tmp_data_8_V_733, %branch14 ], [ %tmp_data_8_V_733, %branch13 ], [ %tmp_data_8_V_733, %branch12 ], [ %tmp_data_8_V_733, %branch11 ], [ %tmp_data_8_V_733, %branch10 ], [ %tmp_data_8_V_733, %branch9 ], [ %acc_8_V, %_ZN13ap_fixed_baseILi17ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.023822 ]"   --->   Operation 934 'phi' 'tmp_data_8_V' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 935 [1/1] (0.00ns)   --->   "%empty_440 = call i32 (...)* @_ssdm_op_SpecRegionEnd([10 x i8]* @p_str33, i32 %tmp_111)" [firmware/nnet_utils/nnet_dense_resource.h:172->firmware/nnet_utils/nnet_dense_resource.h:276->firmware/nnet_utils/nnet_conv_stream.h:89->firmware/nnet_utils/nnet_conv_stream.h:136->firmware/nnet_utils/nnet_conv2d_stream.h:59]   --->   Operation 935 'specregionend' 'empty_440' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 936 [1/1] (0.00ns)   --->   "%empty_441 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1152, i64 1152, i64 1152)"   --->   Operation 936 'speclooptripcount' 'empty_441' <Predicate = true> <Delay = 0.00>

State 13 <SV = 12> <Delay = 3.03>
ST_13 : Operation 937 [1/1] (0.00ns)   --->   "%rend4_i_i = call i32 (...)* @_ssdm_op_SpecRegionEnd([138 x i8]* @nnet_KD_KD_dense_resource_MD_ap_fixed_MD_16_MC_AC_6_MC_AC, i32 %rbegin3_i_i) nounwind" [firmware/nnet_utils/nnet_conv_stream.h:92->firmware/nnet_utils/nnet_conv_stream.h:136->firmware/nnet_utils/nnet_conv2d_stream.h:59]   --->   Operation 937 'specregionend' 'rend4_i_i' <Predicate = (p_Result_s)> <Delay = 0.00>
ST_13 : Operation 938 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P.i16P.i16P.i16P.i16P.i16P.i16P.i16P.i16P.i16P.i16P.i16P.i16P.i16P.i16P.i16P(i16* %res_V_data_0_V, i16* %res_V_data_1_V, i16* %res_V_data_2_V, i16* %res_V_data_3_V, i16* %res_V_data_4_V, i16* %res_V_data_5_V, i16* %res_V_data_6_V, i16* %res_V_data_7_V, i16* %res_V_data_8_V, i16* %res_V_data_9_V, i16* %res_V_data_10_V, i16* %res_V_data_11_V, i16* %res_V_data_12_V, i16* %res_V_data_13_V, i16* %res_V_data_14_V, i16* %res_V_data_15_V, i16 %tmp_data_0_V, i16 %tmp_data_1_V, i16 %tmp_data_2_V, i16 %tmp_data_3_V, i16 %tmp_data_4_V, i16 %tmp_data_5_V, i16 %tmp_data_6_V, i16 %tmp_data_7_V, i16 %tmp_data_8_V, i16 %tmp_data_9_V, i16 %tmp_data_10_V, i16 %tmp_data_11_V, i16 %tmp_data_12_V, i16 %tmp_data_13_V, i16 %tmp_data_14_V, i16 %tmp_data_15_V)" [firmware/nnet_utils/nnet_conv_stream.h:102->firmware/nnet_utils/nnet_conv_stream.h:136->firmware/nnet_utils/nnet_conv2d_stream.h:59]   --->   Operation 938 'write' <Predicate = (p_Result_s)> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_13 : Operation 939 [1/1] (0.00ns)   --->   "br label %ReadInputWidth_end" [firmware/nnet_utils/nnet_conv_stream.h:137->firmware/nnet_utils/nnet_conv2d_stream.h:59]   --->   Operation 939 'br' <Predicate = (p_Result_s)> <Delay = 0.00>
ST_13 : Operation 940 [1/1] (0.00ns)   --->   "%empty_442 = call i32 (...)* @_ssdm_op_SpecRegionEnd([15 x i8]* @p_str38, i32 %tmp_s)" [firmware/nnet_utils/nnet_conv2d_stream.h:60]   --->   Operation 940 'specregionend' 'empty_442' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 941 [1/1] (1.73ns)   --->   "%i_iw = add i4 %select_ln52, 1" [firmware/nnet_utils/nnet_conv2d_stream.h:53]   --->   Operation 941 'add' 'i_iw' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 942 [1/1] (1.30ns)   --->   "%icmp_ln53 = icmp eq i4 %i_iw, -3" [firmware/nnet_utils/nnet_conv2d_stream.h:53]   --->   Operation 942 'icmp' 'icmp_ln53' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 943 [1/1] (1.73ns)   --->   "%i_ih = add i4 %select_ln52_1, 1" [firmware/nnet_utils/nnet_conv2d_stream.h:52]   --->   Operation 943 'add' 'i_ih' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 944 [1/1] (1.55ns)   --->   "%icmp_ln52 = icmp eq i8 %indvar_flatten52, -88" [firmware/nnet_utils/nnet_conv2d_stream.h:52]   --->   Operation 944 'icmp' 'icmp_ln52' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 945 [1/1] (0.00ns)   --->   "br i1 %icmp_ln52, label %0, label %ReadInputWidth_begin" [firmware/nnet_utils/nnet_conv2d_stream.h:52]   --->   Operation 945 'br' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 946 [1/1] (0.00ns)   --->   "ret void" [firmware/nnet_utils/nnet_conv2d_stream.h:62]   --->   Operation 946 'ret' <Predicate = (icmp_ln52)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5ns, clock uncertainty: 0.625ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i_ih') with incoming values : ('i_ih', firmware/nnet_utils/nnet_conv2d_stream.h:52) [503]  (1.77 ns)

 <State 2>: 2.76ns
The critical path consists of the following:
	'phi' operation ('i_ih') with incoming values : ('i_ih', firmware/nnet_utils/nnet_conv2d_stream.h:52) [503]  (0 ns)
	'select' operation ('h_idx', firmware/nnet_utils/nnet_conv2d_stream.h:52) [511]  (1.02 ns)
	'sub' operation ('r', firmware/nnet_utils/nnet_conv_stream.h:23->firmware/nnet_utils/nnet_conv_stream.h:58->firmware/nnet_utils/nnet_conv2d_stream.h:16->firmware/nnet_utils/nnet_conv2d_stream.h:58) [518]  (1.74 ns)

 <State 3>: 2.76ns
The critical path consists of the following:
	'sub' operation ('sub_ln25', firmware/nnet_utils/nnet_conv_stream.h:25->firmware/nnet_utils/nnet_conv_stream.h:58->firmware/nnet_utils/nnet_conv2d_stream.h:16->firmware/nnet_utils/nnet_conv2d_stream.h:58) [520]  (1.74 ns)
	'select' operation ('select_ln24', firmware/nnet_utils/nnet_conv_stream.h:24->firmware/nnet_utils/nnet_conv_stream.h:58->firmware/nnet_utils/nnet_conv2d_stream.h:16->firmware/nnet_utils/nnet_conv2d_stream.h:58) [521]  (0 ns)
	'select' operation ('sh_idx', firmware/nnet_utils/nnet_conv_stream.h:13->firmware/nnet_utils/nnet_conv_stream.h:58->firmware/nnet_utils/nnet_conv2d_stream.h:16->firmware/nnet_utils/nnet_conv2d_stream.h:58) [523]  (1.02 ns)

 <State 4>: 3.4ns
The critical path consists of the following:
	'shl' operation ('shl_ln23', firmware/nnet_utils/nnet_conv2d_stream.h:23->firmware/nnet_utils/nnet_conv2d_stream.h:58) [532]  (0 ns)
	'add' operation ('add_ln321_1', firmware/nnet_utils/nnet_conv2d_stream.h:23->firmware/nnet_utils/nnet_conv2d_stream.h:58) [533]  (0 ns)
	'add' operation ('add_ln321', firmware/nnet_utils/nnet_conv2d_stream.h:23->firmware/nnet_utils/nnet_conv2d_stream.h:58) [534]  (3.4 ns)

 <State 5>: 4.38ns
The critical path consists of the following:
	fifo read on port 'data_V_data_0_V' (firmware/nnet_utils/nnet_conv2d_stream.h:59) [537]  (2.19 ns)
	fifo write on port 'data_window[0].V.V', firmware/nnet_utils/nnet_conv2d_stream.h:37 (firmware/nnet_utils/nnet_conv_stream.h:132->firmware/nnet_utils/nnet_conv2d_stream.h:59) [558]  (2.19 ns)

 <State 6>: 2.19ns
The critical path consists of the following:
	fifo read on port 'data_window[0].V.V', firmware/nnet_utils/nnet_conv2d_stream.h:37 (firmware/nnet_utils/nnet_conv_stream.h:82->firmware/nnet_utils/nnet_conv_stream.h:136->firmware/nnet_utils/nnet_conv2d_stream.h:59) [747]  (2.19 ns)

 <State 7>: 5.03ns
The critical path consists of the following:
	'phi' operation ('in_index_0_i_i_i_i51', firmware/nnet_utils/nnet_dense_resource.h:168->firmware/nnet_utils/nnet_dense_resource.h:276->firmware/nnet_utils/nnet_conv_stream.h:89->firmware/nnet_utils/nnet_conv_stream.h:136->firmware/nnet_utils/nnet_conv2d_stream.h:59) with incoming values : ('select_ln168', firmware/nnet_utils/nnet_dense_resource.h:168->firmware/nnet_utils/nnet_dense_resource.h:276->firmware/nnet_utils/nnet_conv_stream.h:89->firmware/nnet_utils/nnet_conv_stream.h:136->firmware/nnet_utils/nnet_conv2d_stream.h:59) [894]  (0 ns)
	'add' operation ('in_index', firmware/nnet_utils/nnet_dense_resource.h:167->firmware/nnet_utils/nnet_dense_resource.h:276->firmware/nnet_utils/nnet_conv_stream.h:89->firmware/nnet_utils/nnet_conv_stream.h:136->firmware/nnet_utils/nnet_conv2d_stream.h:59) [985]  (2.55 ns)
	'icmp' operation ('icmp_ln168', firmware/nnet_utils/nnet_dense_resource.h:168->firmware/nnet_utils/nnet_dense_resource.h:276->firmware/nnet_utils/nnet_conv_stream.h:89->firmware/nnet_utils/nnet_conv_stream.h:136->firmware/nnet_utils/nnet_conv2d_stream.h:59) [986]  (2.47 ns)

 <State 8>: 5.72ns
The critical path consists of the following:
	'select' operation ('select_ln168', firmware/nnet_utils/nnet_dense_resource.h:168->firmware/nnet_utils/nnet_dense_resource.h:276->firmware/nnet_utils/nnet_conv_stream.h:89->firmware/nnet_utils/nnet_conv_stream.h:136->firmware/nnet_utils/nnet_conv2d_stream.h:59) [987]  (0.698 ns)
	'phi' operation ('in_index_0_i_i_i_i51', firmware/nnet_utils/nnet_dense_resource.h:168->firmware/nnet_utils/nnet_dense_resource.h:276->firmware/nnet_utils/nnet_conv_stream.h:89->firmware/nnet_utils/nnet_conv_stream.h:136->firmware/nnet_utils/nnet_conv2d_stream.h:59) with incoming values : ('select_ln168', firmware/nnet_utils/nnet_dense_resource.h:168->firmware/nnet_utils/nnet_dense_resource.h:276->firmware/nnet_utils/nnet_conv_stream.h:89->firmware/nnet_utils/nnet_conv_stream.h:136->firmware/nnet_utils/nnet_conv2d_stream.h:59) [894]  (0 ns)
	'add' operation ('in_index', firmware/nnet_utils/nnet_dense_resource.h:167->firmware/nnet_utils/nnet_dense_resource.h:276->firmware/nnet_utils/nnet_conv_stream.h:89->firmware/nnet_utils/nnet_conv_stream.h:136->firmware/nnet_utils/nnet_conv2d_stream.h:59) [985]  (2.55 ns)
	'icmp' operation ('icmp_ln168', firmware/nnet_utils/nnet_dense_resource.h:168->firmware/nnet_utils/nnet_dense_resource.h:276->firmware/nnet_utils/nnet_conv_stream.h:89->firmware/nnet_utils/nnet_conv_stream.h:136->firmware/nnet_utils/nnet_conv2d_stream.h:59) [986]  (2.47 ns)

 <State 9>: 3.89ns
The critical path consists of the following:
	'mul' operation of DSP[925] ('mul_ln1118', firmware/nnet_utils/nnet_mult.h:106->firmware/nnet_utils/nnet_dense_resource.h:160->firmware/nnet_utils/nnet_dense_resource.h:276->firmware/nnet_utils/nnet_conv_stream.h:89->firmware/nnet_utils/nnet_conv_stream.h:136->firmware/nnet_utils/nnet_conv2d_stream.h:59) [925]  (3.89 ns)

 <State 10>: 3.89ns
The critical path consists of the following:
	'mul' operation of DSP[925] ('mul_ln1118', firmware/nnet_utils/nnet_mult.h:106->firmware/nnet_utils/nnet_dense_resource.h:160->firmware/nnet_utils/nnet_dense_resource.h:276->firmware/nnet_utils/nnet_conv_stream.h:89->firmware/nnet_utils/nnet_conv_stream.h:136->firmware/nnet_utils/nnet_conv2d_stream.h:59) [925]  (3.89 ns)

 <State 11>: 4.14ns
The critical path consists of the following:
	'phi' operation ('tmp.data[8].V') with incoming values : ('acc[8].V', firmware/nnet_utils/nnet_dense_resource.h:160->firmware/nnet_utils/nnet_dense_resource.h:276->firmware/nnet_utils/nnet_conv_stream.h:89->firmware/nnet_utils/nnet_conv_stream.h:136->firmware/nnet_utils/nnet_conv2d_stream.h:59) [904]  (0 ns)
	'mux' operation ('phi_ln1265_1', firmware/nnet_utils/nnet_dense_resource.h:160->firmware/nnet_utils/nnet_dense_resource.h:276->firmware/nnet_utils/nnet_conv_stream.h:89->firmware/nnet_utils/nnet_conv_stream.h:136->firmware/nnet_utils/nnet_conv2d_stream.h:59) [959]  (2.06 ns)
	'add' operation ('acc[8].V', firmware/nnet_utils/nnet_dense_resource.h:160->firmware/nnet_utils/nnet_dense_resource.h:276->firmware/nnet_utils/nnet_conv_stream.h:89->firmware/nnet_utils/nnet_conv_stream.h:136->firmware/nnet_utils/nnet_conv2d_stream.h:59) [960]  (2.08 ns)

 <State 12>: 6.33ns
The critical path consists of the following:
	'phi' operation ('tmp.data[0].V') with incoming values : ('acc[0].V', firmware/nnet_utils/nnet_dense_resource.h:160->firmware/nnet_utils/nnet_dense_resource.h:276->firmware/nnet_utils/nnet_conv_stream.h:89->firmware/nnet_utils/nnet_conv_stream.h:136->firmware/nnet_utils/nnet_conv2d_stream.h:59) [896]  (0 ns)
	'mux' operation ('phi_ln', firmware/nnet_utils/nnet_dense_resource.h:160->firmware/nnet_utils/nnet_dense_resource.h:276->firmware/nnet_utils/nnet_conv_stream.h:89->firmware/nnet_utils/nnet_conv_stream.h:136->firmware/nnet_utils/nnet_conv2d_stream.h:59) [928]  (2.48 ns)
	'add' operation ('acc[0].V', firmware/nnet_utils/nnet_dense_resource.h:160->firmware/nnet_utils/nnet_dense_resource.h:276->firmware/nnet_utils/nnet_conv_stream.h:89->firmware/nnet_utils/nnet_conv_stream.h:136->firmware/nnet_utils/nnet_conv2d_stream.h:59) [929]  (2.08 ns)
	multiplexor before 'phi' operation ('acc[7].V') with incoming values : ('acc[0].V', firmware/nnet_utils/nnet_dense_resource.h:160->firmware/nnet_utils/nnet_dense_resource.h:276->firmware/nnet_utils/nnet_conv_stream.h:89->firmware/nnet_utils/nnet_conv_stream.h:136->firmware/nnet_utils/nnet_conv2d_stream.h:59) [946]  (1.77 ns)
	'phi' operation ('acc[7].V') with incoming values : ('acc[0].V', firmware/nnet_utils/nnet_dense_resource.h:160->firmware/nnet_utils/nnet_dense_resource.h:276->firmware/nnet_utils/nnet_conv_stream.h:89->firmware/nnet_utils/nnet_conv_stream.h:136->firmware/nnet_utils/nnet_conv2d_stream.h:59) [946]  (0 ns)

 <State 13>: 3.04ns
The critical path consists of the following:
	'add' operation ('i_iw', firmware/nnet_utils/nnet_conv2d_stream.h:53) [998]  (1.74 ns)
	'icmp' operation ('icmp_ln53', firmware/nnet_utils/nnet_conv2d_stream.h:53) [999]  (1.3 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
