#ifndef _AVR_IO90PWMX_H_
#define _AVR_IO90PWMX_H_ 1
#ifndef _AVR_IO_H_
# error "Include <avr/io.h> instead of this file."
#endif
#ifndef _AVR_IOXXX_H_
# define _AVR_IOXXX_H_ "io90pwmX.h"
#else
# error "Attempt to include more than one <avr/ioXXX.h> file."
#endif
#define PINB _SFR_IO8(0x03)
#define PINB7 7
#define PINB6 6
#define PINB5 5
#define PINB4 4
#define PINB3 3
#define PINB2 2
#define PINB1 1
#define PINB0 0
#define DDRB _SFR_IO8(0x04)
#define DDB7 7
#define DDB6 6
#define DDB5 5
#define DDB4 4
#define DDB3 3
#define DDB2 2
#define DDB1 1
#define DDB0 0
#define PORTB _SFR_IO8(0x05)
#define PB7 7
#define PB6 6
#define PB5 5
#define PB4 4
#define PB3 3
#define PB2 2
#define PB1 1
#define PB0 0
#define PINC _SFR_IO8(0x06)
#define PINC7 7
#define PINC6 6
#define PINC5 5
#define PINC4 4
#define PINC3 3
#define PINC2 2
#define PINC1 1
#define PINC0 0
#define DDRC _SFR_IO8(0x07)
#define DDC7 7
#define DDC6 6
#define DDC5 5
#define DDC4 4
#define DDC3 3
#define DDC2 2
#define DDC1 1
#define DDC0 0
#define PORTC _SFR_IO8(0x08)
#define PC7 7
#define PC6 6
#define PC5 5
#define PC4 4
#define PC3 3
#define PC2 2
#define PC1 1
#define PC0 0
#define PIND _SFR_IO8(0x09)
#define PIND7 7
#define PIND6 6
#define PIND5 5
#define PIND4 4
#define PIND3 3
#define PIND2 2
#define PIND1 1
#define PIND0 0
#define DDRD _SFR_IO8(0x0A)
#define DDD7 7
#define DDD6 6
#define DDD5 5
#define DDD4 4
#define DDD3 3
#define DDD2 2
#define DDD1 1
#define DDD0 0
#define PORTD _SFR_IO8(0x0B)
#define PD7 7
#define PD6 6
#define PD5 5
#define PD4 4
#define PD3 3
#define PD2 2
#define PD1 1
#define PD0 0
#define PINE _SFR_IO8(0x0C)
#define PINE2 2
#define PINE1 1
#define PINE0 0
#define DDRE _SFR_IO8(0x0D)
#define DDE2 2
#define DDE1 1
#define DDE0 0
#define PORTE _SFR_IO8(0x0E)
#define PE2 2
#define PE1 1
#define PE0 0
#define TIFR0 _SFR_IO8(0x15)
#define OCF0B 2
#define OCF0A 1
#define TOV0 0
#define TIFR1 _SFR_IO8(0x16)
#define ICF1 5
#define OCF1B 2
#define OCF1A 1
#define TOV1 0
#define GPIOR1 _SFR_IO8(0x19)
#define GPIOR17 7
#define GPIOR16 6
#define GPIOR15 5
#define GPIOR14 4
#define GPIOR13 3
#define GPIOR12 2
#define GPIOR11 1
#define GPIOR10 0
#define GPIOR2 _SFR_IO8(0x1A)
#define GPIOR27 7
#define GPIOR26 6
#define GPIOR25 5
#define GPIOR24 4
#define GPIOR23 3
#define GPIOR22 2
#define GPIOR21 1
#define GPIOR20 0
#define GPIOR3 _SFR_IO8(0x1B)
#define GPIOR37 7
#define GPIOR36 6
#define GPIOR35 5
#define GPIOR34 4
#define GPIOR33 3
#define GPIOR32 2
#define GPIOR31 1
#define GPIOR30 0
#define EIFR _SFR_IO8(0x1C)
#define INTF3 3
#define INTF2 2
#define INTF1 1
#define INTF0 0
#define EIMSK _SFR_IO8(0x1D)
#define INT3 3
#define INT2 2
#define INT1 1
#define INT0 0
#define GPIOR0 _SFR_IO8(0x1E)
#define GPIOR07 7
#define GPIOR06 6
#define GPIOR05 5
#define GPIOR04 4
#define GPIOR03 3
#define GPIOR02 2
#define GPIOR01 1
#define GPIOR00 0
#define EECR _SFR_IO8(0x1F)
#define EERIE 3
#define EEMWE 2
#define EEWE 1
#define EERE 0
#define EEDR _SFR_IO8(0x20)
#define EEDR7 7
#define EEDR6 6
#define EEDR5 5
#define EEDR4 4
#define EEDR3 3
#define EEDR2 2
#define EEDR1 1
#define EEDR0 0
#define EEAR _SFR_IO16(0x21)
#define EEARL _SFR_IO8(0x21)
#define EEARH _SFR_IO8(0x22)
#define EEAR11 3
#define EEAR10 2
#define EEAR9 1
#define EEAR8 0
#define EEAR7 7
#define EEAR6 6
#define EEAR5 5
#define EEAR4 4
#define EEAR3 3
#define EEAR2 2
#define EEAR1 1
#define EEAR0 0
#define __EEPROM_REG_LOCATIONS__ 1F2021
#define GTCCR _SFR_IO8(0x23)
#define TSM 7
#define ICPSEL1 6
#define PSR10 0
#define TCCR0A _SFR_IO8(0x24)
#define COM0A1 7
#define COM0A0 6
#define COM0B1 5
#define COM0B0 4
#define WGM01 1
#define WGM00 0
#define TCCR0B _SFR_IO8(0x25)
#define FOC0A 7
#define FOC0B 6
#define WGM02 3
#define CS02 2
#define CS01 1
#define CS00 0
#define TCNT0 _SFR_IO8(0x26)
#define TCNT07 7
#define TCNT06 6
#define TCNT05 5
#define TCNT04 4
#define TCNT03 3
#define TCNT02 2
#define TCNT01 1
#define TCNT00 0
#define OCR0A _SFR_IO8(0x27)
#define OCR0A7 7
#define OCR0A6 6
#define OCR0A5 5
#define OCR0A4 4
#define OCR0A3 3
#define OCR0A2 2
#define OCR0A1 1
#define OCR0A0 0
#define OCR0B _SFR_IO8(0x28)
#define OCR0B7 7
#define OCR0B6 6
#define OCR0B5 5
#define OCR0B4 4
#define OCR0B3 3
#define OCR0B2 2
#define OCR0B1 1
#define OCR0B0 0
#define PLLCSR _SFR_IO8(0x29)
#define PCKE 2
#define PLLF 2
#define PLLE 1
#define PLOCK 0
#define SPCR _SFR_IO8(0x2C)
#define SPIE 7
#define SPE 6
#define DORD 5
#define MSTR 4
#define CPOL 3
#define CPHA 2
#define SPR1 1
#define SPR0 0
#define SPSR _SFR_IO8(0x2D)
#define SPIF 7
#define WCOL 6
#define SPI2X 0
#define SPDR _SFR_IO8(0x2E)
#define SPD7 7
#define SPD6 6
#define SPD5 5
#define SPD4 4
#define SPD3 3
#define SPD2 2
#define SPD1 1
#define SPD0 0
#define ACSR _SFR_IO8(0x30)
#define ACCKDIV 7
#define AC2IF 6
#define AC1IF 5
#define AC0IF 4
#define AC2O 2
#define AC1O 1
#define AC0O 0
#define MONDR _SFR_IO8(0x31)
#define MSMCR _SFR_IO8(0x32)
#define SMCR _SFR_IO8(0x33)
#define SM2 3
#define SM1 2
#define SM0 1
#define SE 0
#define MCUSR _SFR_IO8(0x34)
#define WDRF 3
#define BORF 2
#define EXTRF 1
#define PORF 0
#define MCUCR _SFR_IO8(0x35)
#define SPIPS 7
#define PUD 4
#define IVSEL 1
#define IVCE 0
#define SPMCSR _SFR_IO8(0x37)
#define SPMIE 7
#define RWWSB 6
#define RWWSRE 4
#define BLBSET 3
#define PGWRT 2
#define PGERS 1
#define SPMEN 0
#define WDTCSR _SFR_MEM8(0x60)
#define WDIF 7
#define WDIE 6
#define WDP3 5
#define WDCE 4
#define WDE 3
#define WDP2 2
#define WDP1 1
#define WDP0 0
#define CLKPR _SFR_MEM8(0x61)
#define CLKPCE 7
#define CLKPS3 3
#define CLKPS2 2
#define CLKPS1 1
#define CLKPS0 0
#define PRR _SFR_MEM8(0x64)
#define PRPSC2 7
#define PRPSC1 6
#define PRPSC0 5
#define PRTIM1 4
#define PRTIM0 3
#define PRSPI 2
#define PRUSART0 1
#define PRUSART PRUSART0
#define PRADC 0
#define __AVR_HAVE_PRR ((1<<PRADC)|(1<<PRUSART0)|(1<<PRSPI)|(1<<PRTIM0)|(1<<PRTIM1)|(1<<PRPSC0)|(1<<PRPSC1)|(1<<PRPSC2))
#define __AVR_HAVE_PRR_PRADC
#define __AVR_HAVE_PRR_PRUSART0
#define __AVR_HAVE_PRR_PRSPI
#define __AVR_HAVE_PRR_PRTIM0
#define __AVR_HAVE_PRR_PRTIM1
#define __AVR_HAVE_PRR_PRPSC0
#define __AVR_HAVE_PRR_PRPSC1
#define __AVR_HAVE_PRR_PRPSC2
#define OSCCAL _SFR_MEM8(0x66)
#define CAL6 6
#define CAL5 5
#define CAL4 4
#define CAL3 3
#define CAL2 2
#define CAL1 1
#define CAL0 0
#define EICRA _SFR_MEM8(0x69)
#define ISC31 7
#define ISC30 6
#define ISC21 5
#define ISC20 4
#define ISC11 3
#define ISC10 2
#define ISC01 1
#define ISC00 0
#define TIMSK0 _SFR_MEM8(0x6E)
#define OCIE0B 2
#define OCIE0A 1
#define TOIE0 0
#define TIMSK1 _SFR_MEM8(0x6F)
#define ICIE1 5
#define OCIE1B 2
#define OCIE1A 1
#define TOIE1 0
#define AMP0CSR _SFR_MEM8(0x76)
#define AMP0EN 7
#define AMP0IS 6
#define AMP0G1 5
#define AMP0G0 4
#define AMP0TS1 1
#define AMP0TS0 0
#define AMP1CSR _SFR_MEM8(0x77)
#define AMP1EN 7
#define AMP1IS 6
#define AMP1G1 5
#define AMP1G0 4
#define AMP1TS1 1
#define AMP1TS0 0
#ifndef __ASSEMBLER__
#define ADC _SFR_MEM16(0x78)
#endif
#define ADCW _SFR_MEM16(0x78)
#define ADCL _SFR_MEM8(0x78)
#define ADCH _SFR_MEM8(0x79)
#define ADCSRA _SFR_MEM8(0x7A)
#define ADEN 7
#define ADSC 6
#define ADATE 5
#define ADIF 4
#define ADIE 3
#define ADPS2 2
#define ADPS1 1
#define ADPS0 0
#define ADCSRB _SFR_MEM8(0x7B)
#define ADHSM 7
#define ADASCR 4
#define ADTS3 3
#define ADTS2 2
#define ADTS1 1
#define ADTS0 0
#define ADMUX _SFR_MEM8(0x7C)
#define REFS1 7
#define REFS0 6
#define ADLAR 5
#define MUX3 3
#define MUX2 2
#define MUX1 1
#define MUX0 0
#define DIDR0 _SFR_MEM8(0x7E)
#define ADC7D 7
#define ADC6D 6
#define ADC5D 5
#define ADC4D 4
#define ADC3D 3
#define ADC2D 2
#define ADC1D 1
#define ADC0D 0
#define DIDR1 _SFR_MEM8(0x7F)
#define ACMP0D 5
#define AMP0PD 4
#define AMP0ND 3
#define ADC10D 2
#define ADC9D 1
#define ADC8D 0
#define TCCR1A _SFR_MEM8(0x80)
#define COM1A1 7
#define COM1A0 6
#define COM1B1 5
#define COM1B0 4
#define WGM11 1
#define WGM10 0
#define TCCR1B _SFR_MEM8(0x81)
#define ICNC1 7
#define ICES1 6
#define WGM13 4
#define WGM12 3
#define CS12 2
#define CS11 1
#define CS10 0
#define TCCR1C _SFR_MEM8(0x82)
#define FOC1A 7
#define FOC1B 6
#define TCNT1 _SFR_MEM16(0x84)
#define TCNT1L _SFR_MEM8(0x84)
#define TCNT1H _SFR_MEM8(0x85)
#define TCNT115 7
#define TCNT114 6
#define TCNT113 5
#define TCNT112 4
#define TCNT111 3
#define TCNT110 2
#define TCNT19 1
#define TCNT18 0
#define TCNT17 7
#define TCNT16 6
#define TCNT15 5
#define TCNT14 4
#define TCNT13 3
#define TCNT12 2
#define TCNT11 1
#define TCNT10 0
#define ICR1 _SFR_MEM16(0x86)
#define ICR1L _SFR_MEM8(0x86)
#define ICR1H _SFR_MEM8(0x87)
#define ICR115 7
#define ICR114 6
#define ICR113 5
#define ICR112 4
#define ICR111 3
#define ICR110 2
#define ICR19 1
#define ICR18 0
#define ICR17 7
#define ICR16 6
#define ICR15 5
#define ICR14 4
#define ICR13 3
#define ICR12 2
#define ICR11 1
#define ICR10 0
#define OCR1A _SFR_MEM16(0x88)
#define OCR1AL _SFR_MEM8(0x88)
#define OCR1AH _SFR_MEM8(0x89)
#define OCR1A15 7
#define OCR1A14 6
#define OCR1A13 5
#define OCR1A12 4
#define OCR1A11 3
#define OCR1A10 2
#define OCR1A9 1
#define OCR1A8 0
#define OCR1A7 7
#define OCR1A6 6
#define OCR1A5 5
#define OCR1A4 4
#define OCR1A3 3
#define OCR1A2 2
#define OCR1A1 1
#define OCR1A0 0
#define OCR1B _SFR_MEM16(0x8A)
#define OCR1BL _SFR_MEM8(0x8A)
#define OCR1BH _SFR_MEM8(0x8B)
#define OCR1B15 7
#define OCR1B14 6
#define OCR1B13 5
#define OCR1B12 4
#define OCR1B11 3
#define OCR1B10 2
#define OCR1B9 1
#define OCR1B8 0
#define OCR1B7 7
#define OCR1B6 6
#define OCR1B5 5
#define OCR1B4 4
#define OCR1B3 3
#define OCR1B2 2
#define OCR1B1 1
#define OCR1B0 0
#define PIFR0 _SFR_MEM8(0xA0)
#define POAC0B 7
#define POAC0A 6
#define PSEI0 5
#define PEV0B 4
#define PEV0A 3
#define PRN01 2
#define PRN00 1
#define PEOP0 0
#define PIM0 _SFR_MEM8(0xA1)
#define PSEIE0 5
#define PEVE0B 4
#define PEVE0A 3
#define PEOPE0 0
#define PIFR1 _SFR_MEM8(0xA2)
#define POAC1B 7
#define POAC1A 6
#define PSEI1 5
#define PEV1B 4
#define PEV1A 3
#define PRN11 2
#define PRN10 1
#define PEOP1 0
#define PIM1 _SFR_MEM8(0xA3)
#define PSEIE1 5
#define PEVE1B 4
#define PEVE1A 3
#define PEOPE1 0
#define PIFR2 _SFR_MEM8(0xA4)
#define POAC2B 7
#define POAC2A 6
#define PSEI2 5
#define PEV2B 4
#define PEV2A 3
#define PRN21 2
#define PRN20 1
#define PEOP2 0
#define PIM2 _SFR_MEM8(0xA5)
#define PSEIE2 5
#define PEVE2B 4
#define PEVE2A 3
#define PEOPE2 0
#define DACON _SFR_MEM8(0xAA)
#define DAATE 7
#define DATS2 6
#define DATS1 5
#define DATS0 4
#define DALA 2
#define DAOE 1
#define DAEN 0
#define DAC _SFR_MEM16(0xAB)
#define DACL _SFR_MEM8(0xAB)
#define DACH _SFR_MEM8(0xAC)
#define AC0CON _SFR_MEM8(0xAD)
#define AC0EN 7
#define AC0IE 6
#define AC0IS1 5
#define AC0IS0 4
#define AC0M2 2
#define AC0M1 1
#define AC0M0 0
#define AC1CON _SFR_MEM8(0xAE)
#define AC1EN 7
#define AC1IE 6
#define AC1IS1 5
#define AC1IS0 4
#define AC1ICE 3
#define AC1M2 2
#define AC1M1 1
#define AC1M0 0
#define AC2CON _SFR_MEM8(0xAF)
#define AC2EN 7
#define AC2IE 6
#define AC2IS1 5
#define AC2IS0 4
#define AC2M2 2
#define AC2M1 1
#define AC2M0 0
#define UCSRA _SFR_MEM8(0xC0)
#define RXC 7
#define TXC 6
#define UDRE 5
#define FE 4
#define DOR 3
#define UPE 2
#define U2X 1
#define MPCM 0
#define UCSRB _SFR_MEM8(0xC1)
#define RXCIE 7
#define TXCIE 6
#define UDRIE 5
#define RXEN 4
#define TXEN 3
#define UCSZ2 2
#define RXB8 1
#define TXB8 0
#define UCSRC _SFR_MEM8(0xC2)
#define UMSEL 6
#define UPM1 5
#define UPM0 4
#define USBS 3
#define UCSZ1 2
#define UCSZ0 1
#define UCPOL 0
#define UBRR _SFR_MEM16(0xC4)
#define UBRRL _SFR_MEM8(0xC4)
#define UBRRH _SFR_MEM8(0xC5)
#define UDR _SFR_MEM8(0xC6)
#define EUCSRA _SFR_MEM8(0xC8)
#define UTxS3 7
#define UTxS2 6
#define UTxS1 5
#define UTxS0 4
#define URxS3 3
#define URxS2 2
#define URxS1 1
#define URxS0 0
#define EUCSRB _SFR_MEM8(0xC9)
#define EUSART 4
#define EUSBS 3
#define EMCH 1
#define BODR 0
#define EUCSRC _SFR_MEM8(0xCA)
#define FEM 3
#define F1617 2
#define STP1 1
#define STP0 0
#define MUBRR _SFR_MEM16(0xCC)
#define MUBRRL _SFR_MEM8(0xCC)
#define MUBRRH _SFR_MEM8(0xCD)
#define EUDR _SFR_MEM8(0xCE)
#define PSOC0 _SFR_MEM8(0xD0)
#define PSYNC01 5
#define PSYNC00 4
#define POEN0B 2
#define POEN0A 0
#define OCR0SA _SFR_MEM16(0xD2)
#define OCR0SAL _SFR_MEM8(0xD2)
#define OCR0SAH _SFR_MEM8(0xD3)
#define OCR0RA _SFR_MEM16(0xD4)
#define OCR0RAL _SFR_MEM8(0xD4)
#define OCR0RAH _SFR_MEM8(0xD5)
#define OCR0SB _SFR_MEM16(0xD6)
#define OCR0SBL _SFR_MEM8(0xD6)
#define OCR0SBH _SFR_MEM8(0xD7)
#define OCR0RB _SFR_MEM16(0xD8)
#define OCR0RBL _SFR_MEM8(0xD8)
#define OCR0RBH _SFR_MEM8(0xD9)
#define PCNF0 _SFR_MEM8(0xDA)
#define PFIFTY0 7
#define PALOCK0 6
#define PLOCK0 5
#define PMODE01 4
#define PMODE00 3
#define POP0 2
#define PCLKSEL0 1
#define PCTL0 _SFR_MEM8(0xDB)
#define PPRE01 7
#define PPRE00 6
#define PBFM0 5
#define PAOC0B 4
#define PAOC0A 3
#define PARUN0 2
#define PCCYC0 1
#define PRUN0 0
#define PFRC0A _SFR_MEM8(0xDC)
#define PCAE0A 7
#define PISEL0A 6
#define PELEV0A 5
#define PFLTE0A 4
#define PRFM0A3 3
#define PRFM0A2 2
#define PRFM0A1 1
#define PRFM0A0 0
#define PFRC0B _SFR_MEM8(0xDD)
#define PCAE0B 7
#define PISEL0B 6
#define PELEV0B 5
#define PFLTE0B 4
#define PRFM0B3 3
#define PRFM0B2 2
#define PRFM0B1 1
#define PRFM0B0 0
#define PICR0 _SFR_MEM16(0xDE)
#define PICR0L _SFR_MEM8(0xDE)
#define PICR0H _SFR_MEM8(0xDF)
#define PCST0 7
#define PSOC1 _SFR_MEM8(0xE0)
#define PSYNC11 5
#define PSYNC10 4
#define POEN1B 2
#define POEN1A 0
#define OCR1SA _SFR_MEM16(0xE2)
#define OCR1SAL _SFR_MEM8(0xE2)
#define OCR1SAH _SFR_MEM8(0xE3)
#define OCR1RA _SFR_MEM16(0xE4)
#define OCR1RAL _SFR_MEM8(0xE4)
#define OCR1RAH _SFR_MEM8(0xE5)
#define OCR1SB _SFR_MEM16(0xE6)
#define OCR1SBL _SFR_MEM8(0xE6)
#define OCR1SBH _SFR_MEM8(0xE7)
#define OCR1RB _SFR_MEM16(0xE8)
#define OCR1RBL _SFR_MEM8(0xE8)
#define OCR1RBH _SFR_MEM8(0xE9)
#define PCNF1 _SFR_MEM8(0xEA)
#define PFIFTY1 7
#define PALOCK1 6
#define PLOCK1 5
#define PMODE11 4
#define PMODE10 3
#define POP1 2
#define PCLKSEL1 1
#define PCTL1 _SFR_MEM8(0xEB)
#define PPRE11 7
#define PPRE10 6
#define PBFM1 5
#define PAOC1B 4
#define PAOC1A 3
#define PARUN1 2
#define PCCYC1 1
#define PRUN1 0
#define PFRC1A _SFR_MEM8(0xEC)
#define PCAE1A 7
#define PISEL1A 6
#define PELEV1A 5
#define PFLTE1A 4
#define PRFM1A3 3
#define PRFM1A2 2
#define PRFM1A1 1
#define PRFM1A0 0
#define PFRC1B _SFR_MEM8(0xED)
#define PCAE1B 7
#define PISEL1B 6
#define PELEV1B 5
#define PFLTE1B 4
#define PRFM1B3 3
#define PRFM1B2 2
#define PRFM1B1 1
#define PRFM1B0 0
#define PICR1 _SFR_MEM16(0xEE)
#define PICR1L _SFR_MEM8(0xEE)
#define PICR1H _SFR_MEM8(0xEF)
#define PCST1 7
#define PSOC2 _SFR_MEM8(0xF0)
#define POS23 7
#define POS22 6
#define PSYNC21 5
#define PSYNC20 4
#define POEN2D 3
#define POEN2B 2
#define POEN2C 1
#define POEN2A 0
#define POM2 _SFR_MEM8(0xF1)
#define POMV2B3 7
#define POMV2B2 6
#define POMV2B1 5
#define POMV2B0 4
#define POMV2A3 3
#define POMV2A2 2
#define POMV2A1 1
#define POMV2A0 0
#define OCR2SA _SFR_MEM16(0xF2)
#define OCR2SAL _SFR_MEM8(0xF2)
#define OCR2SAH _SFR_MEM8(0xF3)
#define OCR2RA _SFR_MEM16(0xF4)
#define OCR2RAL _SFR_MEM8(0xF4)
#define OCR2RAH _SFR_MEM8(0xF5)
#define OCR2SB _SFR_MEM16(0xF6)
#define OCR2SBL _SFR_MEM8(0xF6)
#define OCR2SBH _SFR_MEM8(0xF7)
#define OCR2RB _SFR_MEM16(0xF8)
#define OCR2RBL _SFR_MEM8(0xF8)
#define OCR2RBH _SFR_MEM8(0xF9)
#define PCNF2 _SFR_MEM8(0xFA)
#define PFIFTY2 7
#define PALOCK2 6
#define PLOCK2 5
#define PMODE21 4
#define PMODE20 3
#define POP2 2
#define PCLKSEL2 1
#define POME2 0
#define PCTL2 _SFR_MEM8(0xFB)
#define PPRE21 7
#define PPRE20 6
#define PBFM2 5
#define PAOC2B 4
#define PAOC2A 3
#define PARUN2 2
#define PCCYC2 1
#define PRUN2 0
#define PFRC2A _SFR_MEM8(0xFC)
#define PCAE2A 7
#define PISEL2A 6
#define PELEV2A 5
#define PFLTE2A 4
#define PRFM2A3 3
#define PRFM2A2 2
#define PRFM2A1 1
#define PRFM2A0 0
#define PFRC2B _SFR_MEM8(0xFD)
#define PCAE2B 7
#define PISEL2B 6
#define PELEV2B 5
#define PFLTE2B 4
#define PRFM2B3 3
#define PRFM2B2 2
#define PRFM2B1 1
#define PRFM2B0 0
#define PICR2 _SFR_MEM16(0xFE)
#define PICR2L _SFR_MEM8(0xFE)
#define PICR2H _SFR_MEM8(0xFF)
#define PCST2 7
#define PSC2_CAPT_vect_num 1
#define PSC2_CAPT_vect _VECTOR(1)
#define SIG_PSC2_CAPTURE _VECTOR(1)
#define PSC2_EC_vect_num 2
#define PSC2_EC_vect _VECTOR(2)
#define SIG_PSC2_END_CYCLE _VECTOR(2)
#define PSC1_CAPT_vect_num 3
#define PSC1_CAPT_vect _VECTOR(3)
#define SIG_PSC1_CAPTURE _VECTOR(3)
#define PSC1_EC_vect_num 4
#define PSC1_EC_vect _VECTOR(4)
#define SIG_PSC1_END_CYCLE _VECTOR(4)
#define PSC0_CAPT_vect_num 5
#define PSC0_CAPT_vect _VECTOR(5)
#define SIG_PSC0_CAPTURE _VECTOR(5)
#define PSC0_EC_vect_num 6
#define PSC0_EC_vect _VECTOR(6)
#define SIG_PSC0_END_CYCLE _VECTOR(6)
#define ANALOG_COMP_0_vect_num 7
#define ANALOG_COMP_0_vect _VECTOR(7)
#define SIG_COMPARATOR0 _VECTOR(7)
#define ANALOG_COMP_1_vect_num 8
#define ANALOG_COMP_1_vect _VECTOR(8)
#define SIG_COMPARATOR1 _VECTOR(8)
#define ANALOG_COMP_2_vect_num 9
#define ANALOG_COMP_2_vect _VECTOR(9)
#define SIG_COMPARATOR2 _VECTOR(9)
#define INT0_vect_num 10
#define INT0_vect _VECTOR(10)
#define SIG_INTERRUPT0 _VECTOR(10)
#define TIMER1_CAPT_vect_num 11
#define TIMER1_CAPT_vect _VECTOR(11)
#define SIG_INPUT_CAPTURE1 _VECTOR(11)
#define TIMER1_COMPA_vect_num 12
#define TIMER1_COMPA_vect _VECTOR(12)
#define SIG_OUTPUT_COMPARE1A _VECTOR(12)
#define SIG_OUTPUT_COMPARE1_A _VECTOR(12)
#define TIMER1_COMPB_vect_num 13
#define TIMER1_COMPB_vect _VECTOR(13)
#define SIG_OUTPUT_COMPARE1B _VECTOR(13)
#define SIG_OUTPUT_COMPARE1_B _VECTOR(13)
#define TIMER1_OVF_vect_num 15
#define TIMER1_OVF_vect _VECTOR(15)
#define SIG_OVERFLOW1 _VECTOR(15)
#define TIMER0_COMP_A_vect_num 16
#define TIMER0_COMP_A_vect _VECTOR(16)
#define SIG_OUTPUT_COMPARE0A _VECTOR(16)
#define SIG_OUTPUT_COMPARE0_A _VECTOR(16)
#define TIMER0_OVF_vect_num 17
#define TIMER0_OVF_vect _VECTOR(17)
#define SIG_OVERFLOW0 _VECTOR(17)
#define ADC_vect_num 18
#define ADC_vect _VECTOR(18)
#define SIG_ADC _VECTOR(18)
#define INT1_vect_num 19
#define INT1_vect _VECTOR(19)
#define SIG_INTERRUPT1 _VECTOR(19)
#define SPI_STC_vect_num 20
#define SPI_STC_vect _VECTOR(20)
#define SIG_SPI _VECTOR(20)
#define USART_RX_vect_num 21
#define USART_RX_vect _VECTOR(21)
#define SIG_USART_RECV _VECTOR(21)
#define SIG_UART_RECV _VECTOR(21)
#define USART_UDRE_vect_num 22
#define USART_UDRE_vect _VECTOR(22)
#define SIG_USART_DATA _VECTOR(22)
#define SIG_UART_DATA _VECTOR(22)
#define USART_TX_vect_num 23
#define USART_TX_vect _VECTOR(23)
#define SIG_USART_TRANS _VECTOR(23)
#define SIG_UART_TRANS _VECTOR(23)
#define INT2_vect_num 24
#define INT2_vect _VECTOR(24)
#define SIG_INTERRUPT2 _VECTOR(24)
#define WDT_vect_num 25
#define WDT_vect _VECTOR(25)
#define SIG_WDT _VECTOR(25)
#define SIG_WATCHDOG_TIMEOUT _VECTOR(25)
#define EE_READY_vect_num 26
#define EE_READY_vect _VECTOR(26)
#define SIG_EEPROM_READY _VECTOR(26)
#define TIMER0_COMPB_vect_num 27
#define TIMER0_COMPB_vect _VECTOR(27)
#define SIG_OUTPUT_COMPARE0B _VECTOR(27)
#define SIG_OUTPUT_COMPARE0_B _VECTOR(27)
#define INT3_vect_num 28
#define INT3_vect _VECTOR(28)
#define SIG_INTERRUPT3 _VECTOR(28)
#define SPM_READY_vect_num 31
#define SPM_READY_vect _VECTOR(31)
#define SIG_SPM_READY _VECTOR(31)
#define _VECTORS_SIZE 64
#define SPM_PAGESIZE 64
#define RAMSTART 0x100
#define RAMEND 0x02FF
#define XRAMEND RAMEND
#define E2END 0x01FF
#define E2PAGESIZE 4
#define FLASHEND 0x1FFF
#define FUSE_MEMORY_SIZE 3
#define FUSE_CKSEL0 (unsigned char)~_BV(0)
#define FUSE_CKSEL1 (unsigned char)~_BV(1)
#define FUSE_CKSEL2 (unsigned char)~_BV(2)
#define FUSE_CKSEL3 (unsigned char)~_BV(3)
#define FUSE_SUT0 (unsigned char)~_BV(4)
#define FUSE_SUT1 (unsigned char)~_BV(5)
#define FUSE_CKOUT (unsigned char)~_BV(6)
#define FUSE_CKDIV8 (unsigned char)~_BV(7)
#define LFUSE_DEFAULT (FUSE_CKSEL0 & FUSE_CKSEL2 & FUSE_CKSEL3 & FUSE_SUT0 & FUSE_CKDIV8)
#define FUSE_BODLEVEL0 (unsigned char)~_BV(0)
#define FUSE_BODLEVEL1 (unsigned char)~_BV(1)
#define FUSE_BODLEVEL2 (unsigned char)~_BV(2)
#define FUSE_EESAVE (unsigned char)~_BV(3)
#define FUSE_WDTON (unsigned char)~_BV(4)
#define FUSE_SPIEN (unsigned char)~_BV(5)
#define FUSE_DWEN (unsigned char)~_BV(6)
#define FUSE_RSTDISBL (unsigned char)~_BV(7)
#define HFUSE_DEFAULT (FUSE_SPIEN)
#define FUSE_BOOTRST (unsigned char)~_BV(0)
#define FUSE_BOOTSZ0 (unsigned char)~_BV(1)
#define FUSE_BOOTSZ1 (unsigned char)~_BV(2)
#define FUSE_PSCRV (unsigned char)~_BV(4)
#define FUSE_PSC0RB (unsigned char)~_BV(5)
#define FUSE_PSC1RB (unsigned char)~_BV(6)
#define FUSE_PSC2RB (unsigned char)~_BV(7)
#define EFUSE_DEFAULT (FUSE_BOOTSZ0 & FUSE_BOOTSZ1)
#define __LOCK_BITS_EXIST
#define __BOOT_LOCK_BITS_0_EXIST
#define __BOOT_LOCK_BITS_1_EXIST
#define SLEEP_MODE_IDLE (0)
#define SLEEP_MODE_ADC _BV(SM0)
#define SLEEP_MODE_PWR_DOWN _BV(SM1)
#define SLEEP_MODE_STANDBY (_BV(SM1) | _BV(SM2))
#endif
