\hypertarget{union_d_a_c___i_n_t_e_n_c_l_r___type}{}\section{D\+A\+C\+\_\+\+I\+N\+T\+E\+N\+C\+L\+R\+\_\+\+Type Union Reference}
\label{union_d_a_c___i_n_t_e_n_c_l_r___type}\index{DAC\_INTENCLR\_Type@{DAC\_INTENCLR\_Type}}


{\ttfamily \#include $<$dac.\+h$>$}

\subsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\begin{tabbing}
xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=\kill
struct \{\\
\>uint8\_t \mbox{\hyperlink{union_d_a_c___i_n_t_e_n_c_l_r___type_a4a600e4515233e5fe148ced76d012923}{UNDERRUN}}:1\\
\>uint8\_t \mbox{\hyperlink{union_d_a_c___i_n_t_e_n_c_l_r___type_aef6972f7f1f375b8bfde6f2bef407515}{EMPTY}}:1\\
\>uint8\_t \mbox{\hyperlink{union_d_a_c___i_n_t_e_n_c_l_r___type_aece75e176e4fd55bf68937f1b56bde63}{SYNCRDY}}:1\\
\>uint8\_t \mbox{\hyperlink{union_d_a_c___i_n_t_e_n_c_l_r___type_a8b4eebe79ded0459acec2f4950102ba3}{\_\_pad0\_\_}}:5\\
\} \mbox{\hyperlink{union_d_a_c___i_n_t_e_n_c_l_r___type_a8f9e59f81be4eec719becd31c7307bea}{bit}}\\

\end{tabbing}\item 
uint8\+\_\+t \mbox{\hyperlink{union_d_a_c___i_n_t_e_n_c_l_r___type_a9428adc9af4653a2050e2536b55dec8d}{reg}}
\end{DoxyCompactItemize}


\subsection{Field Documentation}
\mbox{\Hypertarget{union_d_a_c___i_n_t_e_n_c_l_r___type_a8b4eebe79ded0459acec2f4950102ba3}\label{union_d_a_c___i_n_t_e_n_c_l_r___type_a8b4eebe79ded0459acec2f4950102ba3}} 
\index{DAC\_INTENCLR\_Type@{DAC\_INTENCLR\_Type}!\_\_pad0\_\_@{\_\_pad0\_\_}}
\index{\_\_pad0\_\_@{\_\_pad0\_\_}!DAC\_INTENCLR\_Type@{DAC\_INTENCLR\_Type}}
\subsubsection{\texorpdfstring{\_\_pad0\_\_}{\_\_pad0\_\_}}
{\footnotesize\ttfamily uint8\+\_\+t \+\_\+\+\_\+pad0\+\_\+\+\_\+}

bit\+: 3.. 7 Reserved \mbox{\Hypertarget{union_d_a_c___i_n_t_e_n_c_l_r___type_a8f9e59f81be4eec719becd31c7307bea}\label{union_d_a_c___i_n_t_e_n_c_l_r___type_a8f9e59f81be4eec719becd31c7307bea}} 
\index{DAC\_INTENCLR\_Type@{DAC\_INTENCLR\_Type}!bit@{bit}}
\index{bit@{bit}!DAC\_INTENCLR\_Type@{DAC\_INTENCLR\_Type}}
\subsubsection{\texorpdfstring{bit}{bit}}
{\footnotesize\ttfamily struct \{ ... \}   bit}

Structure used for bit access \mbox{\Hypertarget{union_d_a_c___i_n_t_e_n_c_l_r___type_aef6972f7f1f375b8bfde6f2bef407515}\label{union_d_a_c___i_n_t_e_n_c_l_r___type_aef6972f7f1f375b8bfde6f2bef407515}} 
\index{DAC\_INTENCLR\_Type@{DAC\_INTENCLR\_Type}!EMPTY@{EMPTY}}
\index{EMPTY@{EMPTY}!DAC\_INTENCLR\_Type@{DAC\_INTENCLR\_Type}}
\subsubsection{\texorpdfstring{EMPTY}{EMPTY}}
{\footnotesize\ttfamily uint8\+\_\+t E\+M\+P\+TY}

bit\+: 1 Data Buffer Empty Interrupt Enable \mbox{\Hypertarget{union_d_a_c___i_n_t_e_n_c_l_r___type_a9428adc9af4653a2050e2536b55dec8d}\label{union_d_a_c___i_n_t_e_n_c_l_r___type_a9428adc9af4653a2050e2536b55dec8d}} 
\index{DAC\_INTENCLR\_Type@{DAC\_INTENCLR\_Type}!reg@{reg}}
\index{reg@{reg}!DAC\_INTENCLR\_Type@{DAC\_INTENCLR\_Type}}
\subsubsection{\texorpdfstring{reg}{reg}}
{\footnotesize\ttfamily uint8\+\_\+t reg}

Type used for register access \mbox{\Hypertarget{union_d_a_c___i_n_t_e_n_c_l_r___type_aece75e176e4fd55bf68937f1b56bde63}\label{union_d_a_c___i_n_t_e_n_c_l_r___type_aece75e176e4fd55bf68937f1b56bde63}} 
\index{DAC\_INTENCLR\_Type@{DAC\_INTENCLR\_Type}!SYNCRDY@{SYNCRDY}}
\index{SYNCRDY@{SYNCRDY}!DAC\_INTENCLR\_Type@{DAC\_INTENCLR\_Type}}
\subsubsection{\texorpdfstring{SYNCRDY}{SYNCRDY}}
{\footnotesize\ttfamily uint8\+\_\+t S\+Y\+N\+C\+R\+DY}

bit\+: 2 Synchronization Ready Interrupt Enable \mbox{\Hypertarget{union_d_a_c___i_n_t_e_n_c_l_r___type_a4a600e4515233e5fe148ced76d012923}\label{union_d_a_c___i_n_t_e_n_c_l_r___type_a4a600e4515233e5fe148ced76d012923}} 
\index{DAC\_INTENCLR\_Type@{DAC\_INTENCLR\_Type}!UNDERRUN@{UNDERRUN}}
\index{UNDERRUN@{UNDERRUN}!DAC\_INTENCLR\_Type@{DAC\_INTENCLR\_Type}}
\subsubsection{\texorpdfstring{UNDERRUN}{UNDERRUN}}
{\footnotesize\ttfamily uint8\+\_\+t U\+N\+D\+E\+R\+R\+UN}

bit\+: 0 Underrun Interrupt Enable 

The documentation for this union was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
A\+S\+F/sam0/utils/cmsis/samd21/include/component/\mbox{\hyperlink{component_2dac_8h}{dac.\+h}}\end{DoxyCompactItemize}
