
---------- Begin Simulation Statistics ----------
final_tick                               182019616000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 371539                       # Simulator instruction rate (inst/s)
host_mem_usage                                 664992                       # Number of bytes of host memory used
host_op_rate                                   372269                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   269.15                       # Real time elapsed on the host
host_tick_rate                              676274192                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     100196375                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.182020                       # Number of seconds simulated
sim_ticks                                182019616000                       # Number of ticks simulated
system.cpu.committedInsts                   100000001                       # Number of instructions committed
system.cpu.committedOps                     100196375                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.820196                       # CPI: cycles per instruction
system.cpu.discardedOps                        191289                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.idleCycles                        48368463                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.549391                       # IPC: instructions per cycle
system.cpu.numCycles                        182019616                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                46526221     46.44%     46.44% # Class of committed instruction
system.cpu.op_class_0::IntMult                  20720      0.02%     46.46% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               18      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::MemRead               42691041     42.61%     89.06% # Class of committed instruction
system.cpu.op_class_0::MemWrite              10958375     10.94%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                100196375                       # Class of committed instruction
system.cpu.tickCycles                       133651153                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    84                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       433733                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        884716                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests          927                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops           21                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      1066130                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         6899                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      2134183                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           6920                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                 4482927                       # Number of BP lookups
system.cpu.branchPred.condPredicted           3732709                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             80997                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              2101985                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 2100125                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.911512                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                   65376                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                 13                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups             688                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                287                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses              401                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted          170                       # Number of mispredicted indirect branches.
system.cpu.dcache.demand_hits::.cpu.data     50923177                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         50923177                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     50923527                       # number of overall hits
system.cpu.dcache.overall_hits::total        50923527                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      1175532                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        1175532                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      1183601                       # number of overall misses
system.cpu.dcache.overall_misses::total       1183601                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  71419447998                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  71419447998                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  71419447998                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  71419447998                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     52098709                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     52098709                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     52107128                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     52107128                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.022564                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.022564                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.022715                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.022715                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 60755.001138                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 60755.001138                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 60340.814175                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 60340.814175                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs         3024                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                93                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    32.516129                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       899511                       # number of writebacks
system.cpu.dcache.writebacks::total            899511                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data       116742                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       116742                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       116742                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       116742                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data      1058790                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      1058790                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data      1066859                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      1066859                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  62599193000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  62599193000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  63393418997                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  63393418997                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.020323                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.020323                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.020474                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.020474                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 59123.332294                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 59123.332294                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 59420.616030                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 59420.616030                       # average overall mshr miss latency
system.cpu.dcache.replacements                1065836                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     40506577                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        40506577                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       642872                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        642872                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  31267203999                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  31267203999                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     41149449                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     41149449                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.015623                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.015623                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 48636.748838                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 48636.748838                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         4646                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         4646                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       638226                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       638226                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  29600093000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  29600093000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.015510                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.015510                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 46378.701275                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 46378.701275                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     10416600                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       10416600                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       532660                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       532660                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  40152243999                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  40152243999                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     10949260                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     10949260                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.048648                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.048648                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 75380.625538                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 75380.625538                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data       112096                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       112096                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       420564                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       420564                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  32999100000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  32999100000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.038410                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.038410                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 78463.919879                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 78463.919879                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data          350                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           350                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         8069                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         8069                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         8419                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         8419                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.958427                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.958427                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data         8069                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         8069                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data    794225997                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    794225997                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.958427                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.958427                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 98429.296939                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 98429.296939                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           37                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           37                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data        95000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total        95000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.026316                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.026316                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data        95000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        95000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data        93000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total        93000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.026316                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.026316                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data        93000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        93000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 182019616000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1014.412959                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            51990462                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           1066860                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             48.732225                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            223000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1014.412959                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.990638                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.990638                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           63                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          242                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          664                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           55                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          53174064                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         53174064                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 182019616000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 182019616000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 182019616000                       # Cumulative time (in ticks) in various power states
system.cpu.fetch2.intInstructions            42681555                       # Number of integer instructions successfully decoded
system.cpu.fetch2.fpInstructions                    0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.vecInstructions                   0                       # Number of SIMD instructions successfully decoded
system.cpu.fetch2.loadInstructions           43471833                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.storeInstructions          11023680                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded
system.cpu.icache.demand_hits::.cpu.inst     13397045                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         13397045                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     13397045                       # number of overall hits
system.cpu.icache.overall_hits::total        13397045                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         1195                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1195                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         1195                       # number of overall misses
system.cpu.icache.overall_misses::total          1195                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    115987000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    115987000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    115987000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    115987000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     13398240                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     13398240                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     13398240                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     13398240                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000089                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000089                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000089                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000089                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 97060.251046                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 97060.251046                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 97060.251046                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 97060.251046                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          292                       # number of writebacks
system.cpu.icache.writebacks::total               292                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst         1195                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1195                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         1195                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1195                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    113597000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    113597000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    113597000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    113597000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000089                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000089                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000089                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000089                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 95060.251046                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 95060.251046                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 95060.251046                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 95060.251046                       # average overall mshr miss latency
system.cpu.icache.replacements                    292                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     13397045                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        13397045                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         1195                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1195                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    115987000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    115987000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     13398240                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     13398240                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000089                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000089                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 97060.251046                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 97060.251046                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         1195                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1195                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    113597000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    113597000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000089                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000089                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 95060.251046                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 95060.251046                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 182019616000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           698.818231                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            13398240                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1195                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          11211.916318                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            108000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   698.818231                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.341220                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.341220                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          903                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          903                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.440918                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          13399435                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         13399435                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 182019616000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 182019616000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 182019616000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON 182019616000                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                100000001                       # Number of Instructions committed
system.cpu.thread_0.numOps                  100196375                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                   93                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               616934                       # number of demand (read+write) hits
system.l2.demand_hits::total                   617027                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  93                       # number of overall hits
system.l2.overall_hits::.cpu.data              616934                       # number of overall hits
system.l2.overall_hits::total                  617027                       # number of overall hits
system.l2.demand_misses::.cpu.inst               1102                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             449912                       # number of demand (read+write) misses
system.l2.demand_misses::total                 451014                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              1102                       # number of overall misses
system.l2.overall_misses::.cpu.data            449912                       # number of overall misses
system.l2.overall_misses::total                451014                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst    108010000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  46887143000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      46995153000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    108010000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  46887143000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     46995153000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst             1195                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data          1066846                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              1068041                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            1195                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data         1066846                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             1068041                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.922176                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.421722                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.422282                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.922176                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.421722                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.422282                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 98012.704174                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 104214.030744                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 104198.878527                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 98012.704174                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 104214.030744                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 104198.878527                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              294556                       # number of writebacks
system.l2.writebacks::total                    294556                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               3                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   3                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              3                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  3                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst          1102                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        449909                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            451011                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         1102                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       449909                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           451011                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     85970000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  37888716000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  37974686000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     85970000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  37888716000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  37974686000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.922176                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.421719                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.422279                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.922176                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.421719                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.422279                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 78012.704174                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 84214.176645                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 84199.023971                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 78012.704174                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 84214.176645                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 84199.023971                       # average overall mshr miss latency
system.l2.replacements                         437778                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       899511                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           899511                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       899511                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       899511                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          284                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              284                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          284                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          284                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks         2847                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total          2847                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data            152407                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                152407                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data          268207                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              268207                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  28403847000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   28403847000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        420614                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            420614                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.637656                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.637656                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 105902.705746                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 105902.705746                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       268207                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         268207                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  23039707000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  23039707000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.637656                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.637656                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 85902.705746                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 85902.705746                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             93                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 93                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         1102                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1102                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst    108010000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    108010000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst         1195                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           1195                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.922176                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.922176                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 98012.704174                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 98012.704174                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         1102                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1102                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     85970000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     85970000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.922176                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.922176                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 78012.704174                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 78012.704174                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        464527                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            464527                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data       181705                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          181705                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data  18483296000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  18483296000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       646232                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        646232                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.281176                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.281176                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 101721.449602                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 101721.449602                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            3                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            3                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data       181702                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       181702                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data  14849009000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  14849009000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.281171                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.281171                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 81721.769711                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 81721.769711                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu.data            14                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                14                       # number of InvalidateReq hits
system.l2.InvalidateReq_accesses::.cpu.data           14                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total            14                       # number of InvalidateReq accesses(hits+misses)
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 182019616000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 16143.180294                       # Cycle average of tags in use
system.l2.tags.total_refs                     2130406                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    454176                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      4.690706                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     87000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     123.296977                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        31.849178                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     15988.034140                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.007525                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.001944                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.975832                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.985302                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         16384                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           24                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          335                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2473                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        10176                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         3376                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   4720688                       # Number of tag accesses
system.l2.tags.data_accesses                  4720688                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 182019616000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples    239042.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      1102.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    449565.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.006319646500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        13957                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        13957                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             1229812                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             225366                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      451011                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     294556                       # Number of write requests accepted
system.mem_ctrls.readBursts                    451011                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   294556                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    344                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 55514                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.05                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.72                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                451011                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5               294556                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  391395                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   59197                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      68                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   7247                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   7571                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  13846                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  14103                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  14129                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  14044                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  14042                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  14036                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  14021                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  14018                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  14012                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  14015                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  14015                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  14015                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  14018                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  13969                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  13964                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  13957                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples        13957                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      32.288672                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     26.608542                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     46.194081                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127         13824     99.05%     99.05% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255           86      0.62%     99.66% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383           10      0.07%     99.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511            6      0.04%     99.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-639           26      0.19%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-895            1      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023            1      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1407            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2431            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2560-2687            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         13957                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        13957                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.125170                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.091429                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.075547                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             6418     45.98%     45.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              253      1.81%     47.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             6418     45.98%     93.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              857      6.14%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               11      0.08%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         13957                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                   22016                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                14432352                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              9425792                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                     79.29                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     51.78                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                  182019499000                       # Total gap between requests
system.mem_ctrls.avgGap                     244135.67                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        35264                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data     14386080                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks      7648512                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 193737.360702925565                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 79035877.100191220641                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 42020262.255690068007                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst         1102                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data       449909                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks       294556                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     29426000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data  14757204000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 4332614498750                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     26702.36                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     32800.42                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  14708967.05                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        35264                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data     14397088                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total      14432352                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        35264                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        35264                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks      9425792                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total      9425792                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst         1102                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data       449909                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total         451011                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks       294556                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total        294556                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst       193737                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data     79096354                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total         79290091                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst       193737                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total       193737                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks     51784485                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total        51784485                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks     51784485                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst       193737                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data     79096354                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       131074576                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts               450667                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts              239016                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0        28033                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1        27862                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2        28570                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3        27965                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4        28461                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5        27267                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6        29047                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7        29048                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8        27344                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9        26864                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10        29530                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11        27331                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12        28218                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13        29806                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14        27944                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15        27377                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0        14434                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1        14269                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2        14991                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3        14570                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4        15233                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5        14397                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6        16320                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7        16051                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8        14708                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9        14210                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10        16382                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11        13845                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12        14739                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13        16271                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14        14588                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15        14008                       # Per bank write bursts
system.mem_ctrls.dram.totQLat              6336623750                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat            2253335000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat        14786630000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                14060.55                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           32810.55                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits              263800                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits             118120                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            58.54                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           49.42                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples       307761                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   143.421629                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean    92.800824                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   209.972053                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127       226709     73.66%     73.66% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255        44489     14.46%     88.12% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383         7607      2.47%     90.59% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511         3055      0.99%     91.58% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639        11589      3.77%     95.35% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          945      0.31%     95.66% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895         1036      0.34%     95.99% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023         1285      0.42%     96.41% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151        11046      3.59%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total       307761                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead              28842688                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten           15297024                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              158.459229                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW               84.040525                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    1.89                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                1.24                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.66                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               55.38                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 182019616000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy      1105736100                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy       587708880                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy     1615446420                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy     627783300                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 14368439280.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy  53603905230                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy  24755401920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   96664421130                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   531.065955                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  63804153250                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   6078020000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT 112137442750                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy      1091691720                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy       580244115                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy     1602315960                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy     619880220                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 14368439280.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy  52959052830                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy  25298435520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   96520059645                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   530.272845                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  65222696750                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   6078020000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT 110718899250                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 182019616000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             182804                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       294556                       # Transaction distribution
system.membus.trans_dist::CleanEvict           139149                       # Transaction distribution
system.membus.trans_dist::ReadExReq            268207                       # Transaction distribution
system.membus.trans_dist::ReadExResp           268207                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        182804                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port      1335727                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                1335727                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port     23858144                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                23858144                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            451011                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  451011    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              451011                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 182019616000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy          1473828000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.8                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1541294000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.8                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp            647427                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1194067                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          292                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          309547                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           420614                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          420614                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          1195                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       646232                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq           14                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp           14                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         2682                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      3199556                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total               3202238                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        47584                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     62923424                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total               62971008                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                          437778                       # Total snoops (count)
system.tol2bus.snoopTraffic                   9425792                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          1505833                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.005226                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.072297                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1497984     99.48%     99.48% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   7828      0.52%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                     21      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1505833                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 182019616000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy         3033986000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.7                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           2390000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        2133708997                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.2                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
