Reading timing models for corner nom_typ_1p20V_25C…
Reading timing library for the 'nom_typ_1p20V_25C' corner at '/opt/pdks/ciel/ihp-sg13g2/versions/cb7daaa8901016cf7c5d272dfa322c41f024931f/ihp-sg13g2/libs.ref/sg13g2_stdcell/lib/sg13g2_stdcell_typ_1p20V_25C.lib'…
Reading OpenROAD database at '/home/designer/shared/BASIC/current_generator/digital/DigitalSine/runs/RUN_2026-02-05_17-29-28/37-openroad-resizertimingpostcts/DigitalSine.odb'…
Reading design constraints file at '/home/designer/shared/BASIC/current_generator/digital/DigitalSine/cons.sdc'…
[WARNING STA-0441] set_input_delay relative to a clock defined on the same port/pin not allowed.
[WARNING STA-0441] set_input_delay relative to a clock defined on the same port/pin not allowed.
[WARNING STA-0441] set_input_delay relative to a clock defined on the same port/pin not allowed.
[WARNING STA-0441] set_input_delay relative to a clock defined on the same port/pin not allowed.
[INFO] No information on clock propagation in input SDC file-- propagating all clocks.
%OL_CREATE_REPORT min.rpt

===========================================================================
report_checks -path_delay min (Hold)
============================================================================
======================= nom_typ_1p20V_25C Corner ===================================

Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014642    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000350    0.000175    0.000175 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.019998    0.022218    0.054416    0.054591 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022218    0.000041    0.054631 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019564    0.023053    0.064883    0.119514 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023053    0.000041    0.119555 ^ _301_/CLK (sg13g2_dfrbpq_1)
     2    0.011877    0.044778    0.183041    0.302597 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.044778    0.000032    0.302629 v fanout54/A (sg13g2_buf_8)
     8    0.035723    0.028783    0.087723    0.390352 v fanout54/X (sg13g2_buf_8)
                                                         net54 (net)
                      0.028784    0.000287    0.390639 v _213_/A (sg13g2_nand3_1)
     2    0.009686    0.051903    0.054400    0.445039 ^ _213_/Y (sg13g2_nand3_1)
                                                         _040_ (net)
                      0.051903    0.000033    0.445072 ^ _214_/B (sg13g2_xnor2_1)
     1    0.002230    0.030408    0.058226    0.503298 v _214_/Y (sg13g2_xnor2_1)
                                                         CTRL.P1 (net)
                      0.030408    0.000005    0.503303 v _300_/D (sg13g2_dfrbpq_1)
                                              0.503303   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014642    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000350    0.000175    0.000175 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.019998    0.022218    0.054416    0.054591 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022218    0.000041    0.054631 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019564    0.023053    0.064883    0.119514 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023053    0.000051    0.119565 ^ _300_/CLK (sg13g2_dfrbpq_1)
                                  0.150000    0.269565   clock uncertainty
                                  0.000000    0.269565   clock reconvergence pessimism
                                 -0.037046    0.232519   library hold time
                                              0.232519   data required time
---------------------------------------------------------------------------------------------
                                              0.232519   data required time
                                             -0.503303   data arrival time
---------------------------------------------------------------------------------------------
                                              0.270784   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014642    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000350    0.000175    0.000175 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.019998    0.022218    0.054416    0.054591 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022218    0.000041    0.054631 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019564    0.023053    0.064883    0.119514 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023053    0.000041    0.119555 ^ _301_/CLK (sg13g2_dfrbpq_1)
     2    0.011877    0.044778    0.183041    0.302597 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.044778    0.000032    0.302629 v fanout54/A (sg13g2_buf_8)
     8    0.035723    0.028783    0.087723    0.390352 v fanout54/X (sg13g2_buf_8)
                                                         net54 (net)
                      0.028784    0.000283    0.390634 v _218_/A1 (sg13g2_o21ai_1)
     1    0.003333    0.044507    0.086943    0.477577 ^ _218_/Y (sg13g2_o21ai_1)
                                                         _044_ (net)
                      0.044507    0.000005    0.477582 ^ _219_/A (sg13g2_inv_1)
     1    0.002302    0.018662    0.029996    0.507578 v _219_/Y (sg13g2_inv_1)
                                                         CTRL.P0 (net)
                      0.018662    0.000006    0.507584 v _301_/D (sg13g2_dfrbpq_1)
                                              0.507584   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014642    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000350    0.000175    0.000175 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.019998    0.022218    0.054416    0.054591 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022218    0.000041    0.054631 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019564    0.023053    0.064883    0.119514 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023053    0.000041    0.119555 ^ _301_/CLK (sg13g2_dfrbpq_1)
                                  0.150000    0.269555   clock uncertainty
                                  0.000000    0.269555   clock reconvergence pessimism
                                 -0.033323    0.236232   library hold time
                                              0.236232   data required time
---------------------------------------------------------------------------------------------
                                              0.236232   data required time
                                             -0.507584   data arrival time
---------------------------------------------------------------------------------------------
                                              0.271352   slack (MET)


Startpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014642    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000350    0.000175    0.000175 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.019998    0.022218    0.054416    0.054591 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022218    0.000041    0.054631 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019564    0.023053    0.064883    0.119514 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023053    0.000049    0.119563 ^ _296_/CLK (sg13g2_dfrbpq_1)
     1    0.008986    0.036319    0.175974    0.295537 v _296_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_3.A (net)
                      0.036319    0.000018    0.295554 v fanout70/A (sg13g2_buf_8)
     5    0.027032    0.025666    0.080627    0.376181 v fanout70/X (sg13g2_buf_8)
                                                         net70 (net)
                      0.025666    0.000130    0.376311 v _199_/A (sg13g2_xnor2_1)
     2    0.009711    0.070233    0.088377    0.464688 v _199_/Y (sg13g2_xnor2_1)
                                                         _031_ (net)
                      0.070233    0.000012    0.464699 v _200_/B (sg13g2_xor2_1)
     1    0.002047    0.025026    0.063319    0.528018 v _200_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_3.S (net)
                      0.025026    0.000004    0.528022 v _296_/D (sg13g2_dfrbpq_1)
                                              0.528022   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014642    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000350    0.000175    0.000175 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.019998    0.022218    0.054416    0.054591 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022218    0.000041    0.054631 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019564    0.023053    0.064883    0.119514 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023053    0.000049    0.119563 ^ _296_/CLK (sg13g2_dfrbpq_1)
                                  0.150000    0.269563   clock uncertainty
                                  0.000000    0.269563   clock reconvergence pessimism
                                 -0.035340    0.234223   library hold time
                                              0.234223   data required time
---------------------------------------------------------------------------------------------
                                              0.234223   data required time
                                             -0.528022   data arrival time
---------------------------------------------------------------------------------------------
                                              0.293799   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014642    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000350    0.000175    0.000175 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.019998    0.022218    0.054416    0.054591 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022218    0.000041    0.054631 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019564    0.023053    0.064883    0.119514 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023053    0.000041    0.119555 ^ _301_/CLK (sg13g2_dfrbpq_1)
     2    0.011877    0.044778    0.183041    0.302597 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.044778    0.000032    0.302629 v fanout54/A (sg13g2_buf_8)
     8    0.035723    0.028783    0.087723    0.390352 v fanout54/X (sg13g2_buf_8)
                                                         net54 (net)
                      0.028783    0.000136    0.390488 v _195_/B (sg13g2_xor2_1)
     2    0.009616    0.045217    0.080078    0.470566 v _195_/X (sg13g2_xor2_1)
                                                         _028_ (net)
                      0.045217    0.000027    0.470593 v _196_/B (sg13g2_xor2_1)
     1    0.003487    0.029092    0.060097    0.530690 v _196_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_2.S (net)
                      0.029092    0.000019    0.530709 v _295_/D (sg13g2_dfrbpq_1)
                                              0.530709   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014642    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000350    0.000175    0.000175 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.019998    0.022218    0.054416    0.054591 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022218    0.000041    0.054631 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019564    0.023053    0.064883    0.119514 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023053    0.000011    0.119525 ^ _295_/CLK (sg13g2_dfrbpq_1)
                                  0.150000    0.269525   clock uncertainty
                                  0.000000    0.269525   clock reconvergence pessimism
                                 -0.036629    0.232896   library hold time
                                              0.232896   data required time
---------------------------------------------------------------------------------------------
                                              0.232896   data required time
                                             -0.530709   data arrival time
---------------------------------------------------------------------------------------------
                                              0.297813   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014642    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000350    0.000175    0.000175 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.019998    0.022218    0.054416    0.054591 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022218    0.000041    0.054631 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019564    0.023053    0.064883    0.119514 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023053    0.000041    0.119555 ^ _301_/CLK (sg13g2_dfrbpq_1)
     2    0.011877    0.044778    0.183041    0.302597 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.044778    0.000032    0.302629 v fanout54/A (sg13g2_buf_8)
     8    0.035723    0.028783    0.087723    0.390352 v fanout54/X (sg13g2_buf_8)
                                                         net54 (net)
                      0.028783    0.000247    0.390599 v _191_/B (sg13g2_xnor2_1)
     2    0.008722    0.064135    0.078435    0.469034 v _191_/Y (sg13g2_xnor2_1)
                                                         _025_ (net)
                      0.064135    0.000007    0.469041 v _192_/B (sg13g2_xnor2_1)
     1    0.002241    0.030111    0.062414    0.531455 v _192_/Y (sg13g2_xnor2_1)
                                                         DPATH.SUM.fa_1.S (net)
                      0.030111    0.000005    0.531460 v _294_/D (sg13g2_dfrbpq_2)
                                              0.531460   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014642    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000350    0.000175    0.000175 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.019998    0.022218    0.054416    0.054591 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022218    0.000050    0.054640 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017972    0.022340    0.064259    0.118899 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022340    0.000067    0.118966 ^ _294_/CLK (sg13g2_dfrbpq_2)
                                  0.150000    0.268966   clock uncertainty
                                  0.000000    0.268966   clock reconvergence pessimism
                                 -0.037157    0.231809   library hold time
                                              0.231809   data required time
---------------------------------------------------------------------------------------------
                                              0.231809   data required time
                                             -0.531460   data arrival time
---------------------------------------------------------------------------------------------
                                              0.299651   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014642    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000350    0.000175    0.000175 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.019998    0.022218    0.054416    0.054591 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022218    0.000041    0.054631 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019564    0.023053    0.064883    0.119514 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023053    0.000041    0.119555 ^ _301_/CLK (sg13g2_dfrbpq_1)
     2    0.011877    0.044778    0.183041    0.302597 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.044778    0.000032    0.302629 v fanout54/A (sg13g2_buf_8)
     8    0.035723    0.028783    0.087723    0.390352 v fanout54/X (sg13g2_buf_8)
                                                         net54 (net)
                      0.028784    0.000272    0.390624 v _206_/B (sg13g2_xnor2_1)
     2    0.009403    0.067844    0.081372    0.471996 v _206_/Y (sg13g2_xnor2_1)
                                                         _036_ (net)
                      0.067844    0.000003    0.471999 v _208_/A (sg13g2_xor2_1)
     1    0.001796    0.024571    0.066148    0.538147 v _208_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_5.S (net)
                      0.024571    0.000002    0.538149 v _298_/D (sg13g2_dfrbpq_1)
                                              0.538149   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014642    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000350    0.000175    0.000175 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.019998    0.022218    0.054416    0.054591 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022218    0.000050    0.054640 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017972    0.022340    0.064259    0.118899 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022340    0.000024    0.118924 ^ _298_/CLK (sg13g2_dfrbpq_1)
                                  0.150000    0.268924   clock uncertainty
                                  0.000000    0.268924   clock reconvergence pessimism
                                 -0.035345    0.233579   library hold time
                                              0.233579   data required time
---------------------------------------------------------------------------------------------
                                              0.233579   data required time
                                             -0.538149   data arrival time
---------------------------------------------------------------------------------------------
                                              0.304570   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014642    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000350    0.000175    0.000175 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.019998    0.022218    0.054416    0.054591 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022218    0.000050    0.054640 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017972    0.022340    0.064259    0.118899 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022340    0.000011    0.118911 ^ _297_/CLK (sg13g2_dfrbpq_1)
     2    0.014579    0.052780    0.189316    0.308227 v _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.052780    0.000011    0.308238 v fanout68/A (sg13g2_buf_8)
     6    0.031402    0.027628    0.090035    0.398273 v fanout68/X (sg13g2_buf_8)
                                                         net68 (net)
                      0.027628    0.000129    0.398403 v _202_/A (sg13g2_xor2_1)
     2    0.009591    0.046625    0.084305    0.482707 v _202_/X (sg13g2_xor2_1)
                                                         _033_ (net)
                      0.046625    0.000010    0.482717 v _204_/A (sg13g2_xor2_1)
     1    0.001938    0.024920    0.058783    0.541501 v _204_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_4.S (net)
                      0.024920    0.000003    0.541504 v _297_/D (sg13g2_dfrbpq_1)
                                              0.541504   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014642    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000350    0.000175    0.000175 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.019998    0.022218    0.054416    0.054591 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022218    0.000050    0.054640 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017972    0.022340    0.064259    0.118899 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022340    0.000011    0.118911 ^ _297_/CLK (sg13g2_dfrbpq_1)
                                  0.150000    0.268911   clock uncertainty
                                  0.000000    0.268911   clock reconvergence pessimism
                                 -0.035455    0.233456   library hold time
                                              0.233456   data required time
---------------------------------------------------------------------------------------------
                                              0.233456   data required time
                                             -0.541504   data arrival time
---------------------------------------------------------------------------------------------
                                              0.308048   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014642    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000350    0.000175    0.000175 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.019998    0.022218    0.054416    0.054591 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022218    0.000050    0.054640 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017972    0.022340    0.064259    0.118899 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022340    0.000024    0.118924 ^ _298_/CLK (sg13g2_dfrbpq_1)
     2    0.012255    0.045894    0.183620    0.302543 v _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.045894    0.000031    0.302575 v fanout63/A (sg13g2_buf_8)
     6    0.030186    0.027009    0.086359    0.388934 v fanout63/X (sg13g2_buf_8)
                                                         net63 (net)
                      0.027009    0.000085    0.389018 v _205_/A (sg13g2_nand2_1)
     1    0.003535    0.026147    0.032502    0.421521 ^ _205_/Y (sg13g2_nand2_1)
                                                         _035_ (net)
                      0.026147    0.000003    0.421524 ^ _209_/B1 (sg13g2_o21ai_1)
     1    0.006760    0.050592    0.057397    0.478920 v _209_/Y (sg13g2_o21ai_1)
                                                         _038_ (net)
                      0.050592    0.000026    0.478947 v _211_/A (sg13g2_xnor2_1)
     1    0.002703    0.031338    0.067713    0.546660 v _211_/Y (sg13g2_xnor2_1)
                                                         DPATH.SUM.fa_6.S (net)
                      0.031338    0.000009    0.546669 v _299_/D (sg13g2_dfrbpq_1)
                                              0.546669   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014642    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000350    0.000175    0.000175 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.019998    0.022218    0.054416    0.054591 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022218    0.000050    0.054640 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017972    0.022340    0.064259    0.118899 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022340    0.000040    0.118940 ^ _299_/CLK (sg13g2_dfrbpq_1)
                                  0.150000    0.268940   clock uncertainty
                                  0.000000    0.268940   clock reconvergence pessimism
                                 -0.037489    0.231451   library hold time
                                              0.231451   data required time
---------------------------------------------------------------------------------------------
                                              0.231451   data required time
                                             -0.546669   data arrival time
---------------------------------------------------------------------------------------------
                                              0.315219   slack (MET)


Startpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sign (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014642    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000350    0.000175    0.000175 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.019998    0.022218    0.054416    0.054591 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022218    0.000041    0.054631 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019564    0.023053    0.064883    0.119514 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023053    0.000051    0.119565 ^ _300_/CLK (sg13g2_dfrbpq_1)
     3    0.010066    0.039466    0.178602    0.298167 v _300_/Q (sg13g2_dfrbpq_1)
                                                         net2 (net)
                      0.039466    0.000060    0.298226 v output2/A (sg13g2_buf_2)
     1    0.080709    0.130995    0.170638    0.468864 v output2/X (sg13g2_buf_2)
                                                         sign (net)
                      0.130995    0.000216    0.469080 v sign (out)
                                              0.469080   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.469080   data arrival time
---------------------------------------------------------------------------------------------
                                              0.319080   slack (MET)


Startpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: signB (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014642    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000350    0.000175    0.000175 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.019998    0.022218    0.054416    0.054591 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022218    0.000041    0.054631 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019564    0.023053    0.064883    0.119514 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023053    0.000051    0.119565 ^ _300_/CLK (sg13g2_dfrbpq_1)
     3    0.010220    0.050874    0.185301    0.304866 ^ _300_/Q (sg13g2_dfrbpq_1)
                                                         net2 (net)
                      0.050874    0.000042    0.304907 ^ _127_/A (sg13g2_inv_1)
     1    0.008190    0.036273    0.048247    0.353154 v _127_/Y (sg13g2_inv_1)
                                                         net3 (net)
                      0.036273    0.000108    0.353263 v output3/A (sg13g2_buf_2)
     1    0.080875    0.131246    0.169246    0.522509 v output3/X (sg13g2_buf_2)
                                                         signB (net)
                      0.131246    0.000263    0.522771 v signB (out)
                                              0.522771   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.522771   data arrival time
---------------------------------------------------------------------------------------------
                                              0.372771   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[1] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014642    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000350    0.000175    0.000175 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.019998    0.022218    0.054416    0.054591 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022218    0.000050    0.054640 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017972    0.022340    0.064259    0.118899 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022340    0.000040    0.118940 ^ _299_/CLK (sg13g2_dfrbpq_1)
     2    0.012694    0.060321    0.192167    0.311107 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.060321    0.000035    0.311142 ^ fanout59/A (sg13g2_buf_8)
     8    0.032602    0.030509    0.088383    0.399525 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.030512    0.000553    0.400078 ^ _274_/B2 (sg13g2_a22oi_1)
     1    0.003189    0.036444    0.047406    0.447484 v _274_/Y (sg13g2_a22oi_1)
                                                         net15 (net)
                      0.036444    0.000007    0.447490 v output15/A (sg13g2_buf_2)
     1    0.083046    0.134683    0.171296    0.618787 v output15/X (sg13g2_buf_2)
                                                         sine_out[1] (net)
                      0.134686    0.000878    0.619665 v sine_out[1] (out)
                                              0.619665   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.619665   data arrival time
---------------------------------------------------------------------------------------------
                                              0.469665   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[20] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014642    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000350    0.000175    0.000175 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.019998    0.022218    0.054416    0.054591 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022218    0.000050    0.054640 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017972    0.022340    0.064259    0.118899 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022340    0.000040    0.118940 ^ _299_/CLK (sg13g2_dfrbpq_1)
     2    0.012694    0.060321    0.192167    0.311107 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.060321    0.000041    0.311148 ^ fanout58/A (sg13g2_buf_2)
     7    0.025190    0.061560    0.113387    0.424535 ^ fanout58/X (sg13g2_buf_2)
                                                         net58 (net)
                      0.061560    0.000102    0.424637 ^ _162_/B1 (sg13g2_a21oi_1)
     1    0.003944    0.027512    0.042135    0.466772 v _162_/Y (sg13g2_a21oi_1)
                                                         net16 (net)
                      0.027512    0.000017    0.466789 v output16/A (sg13g2_buf_2)
     1    0.081911    0.132855    0.165958    0.632747 v output16/X (sg13g2_buf_2)
                                                         sine_out[20] (net)
                      0.132855    0.000549    0.633296 v sine_out[20] (out)
                                              0.633296   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.633296   data arrival time
---------------------------------------------------------------------------------------------
                                              0.483296   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[8] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014642    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000350    0.000175    0.000175 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.019998    0.022218    0.054416    0.054591 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022218    0.000050    0.054640 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017972    0.022340    0.064259    0.118899 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022340    0.000067    0.118966 ^ _294_/CLK (sg13g2_dfrbpq_2)
     3    0.016035    0.045449    0.192826    0.311792 ^ _294_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_1.A (net)
                      0.045449    0.000007    0.311799 ^ _178_/A2 (sg13g2_a21oi_1)
     1    0.003653    0.020768    0.065183    0.376982 v _178_/Y (sg13g2_a21oi_1)
                                                         _017_ (net)
                      0.020768    0.000009    0.376991 v _179_/B (sg13g2_nand2_1)
     2    0.006747    0.039473    0.043670    0.420661 ^ _179_/Y (sg13g2_nand2_1)
                                                         _018_ (net)
                      0.039473    0.000015    0.420676 ^ _281_/B (sg13g2_nor2_1)
     1    0.007755    0.033899    0.045209    0.465885 v _281_/Y (sg13g2_nor2_1)
                                                         net35 (net)
                      0.033899    0.000100    0.465986 v output35/A (sg13g2_buf_2)
     1    0.082301    0.133496    0.169395    0.635381 v output35/X (sg13g2_buf_2)
                                                         sine_out[8] (net)
                      0.133497    0.000661    0.636042 v sine_out[8] (out)
                                              0.636042   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.636042   data arrival time
---------------------------------------------------------------------------------------------
                                              0.486042   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[16] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014642    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000350    0.000175    0.000175 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.019998    0.022218    0.054416    0.054591 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022218    0.000050    0.054640 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017972    0.022340    0.064259    0.118899 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022340    0.000040    0.118940 ^ _299_/CLK (sg13g2_dfrbpq_1)
     2    0.012694    0.060321    0.192167    0.311107 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.060321    0.000041    0.311148 ^ fanout58/A (sg13g2_buf_2)
     7    0.025190    0.061560    0.113387    0.424535 ^ fanout58/X (sg13g2_buf_2)
                                                         net58 (net)
                      0.061560    0.000110    0.424646 ^ _148_/B1 (sg13g2_a21oi_1)
     1    0.004788    0.029696    0.044606    0.469251 v _148_/Y (sg13g2_a21oi_1)
                                                         net11 (net)
                      0.029696    0.000030    0.469282 v output11/A (sg13g2_buf_2)
     1    0.081812    0.132705    0.166925    0.636207 v output11/X (sg13g2_buf_2)
                                                         sine_out[16] (net)
                      0.132706    0.000518    0.636725 v sine_out[16] (out)
                                              0.636725   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.636725   data arrival time
---------------------------------------------------------------------------------------------
                                              0.486724   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[17] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014642    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000350    0.000175    0.000175 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.019998    0.022218    0.054416    0.054591 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022218    0.000050    0.054640 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017972    0.022340    0.064259    0.118899 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022340    0.000040    0.118940 ^ _299_/CLK (sg13g2_dfrbpq_1)
     2    0.012694    0.060321    0.192167    0.311107 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.060321    0.000041    0.311148 ^ fanout58/A (sg13g2_buf_2)
     7    0.025190    0.061560    0.113387    0.424535 ^ fanout58/X (sg13g2_buf_2)
                                                         net58 (net)
                      0.061560    0.000122    0.424658 ^ _155_/C1 (sg13g2_a221oi_1)
     1    0.003727    0.030325    0.046048    0.470706 v _155_/Y (sg13g2_a221oi_1)
                                                         net12 (net)
                      0.030325    0.000013    0.470719 v output12/A (sg13g2_buf_2)
     1    0.081781    0.132658    0.167202    0.637921 v output12/X (sg13g2_buf_2)
                                                         sine_out[17] (net)
                      0.132659    0.000508    0.638429 v sine_out[17] (out)
                                              0.638429   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.638429   data arrival time
---------------------------------------------------------------------------------------------
                                              0.488429   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[19] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014642    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000350    0.000175    0.000175 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.019998    0.022218    0.054416    0.054591 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022218    0.000050    0.054640 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017972    0.022340    0.064259    0.118899 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022340    0.000040    0.118940 ^ _299_/CLK (sg13g2_dfrbpq_1)
     2    0.012694    0.060321    0.192167    0.311107 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.060321    0.000041    0.311148 ^ fanout58/A (sg13g2_buf_2)
     7    0.025190    0.061560    0.113387    0.424535 ^ fanout58/X (sg13g2_buf_2)
                                                         net58 (net)
                      0.061560    0.000077    0.424612 ^ _160_/A (sg13g2_nor2_1)
     1    0.004572    0.026270    0.049616    0.474228 v _160_/Y (sg13g2_nor2_1)
                                                         net14 (net)
                      0.026270    0.000025    0.474254 v output14/A (sg13g2_buf_2)
     1    0.081868    0.132781    0.165320    0.639573 v output14/X (sg13g2_buf_2)
                                                         sine_out[19] (net)
                      0.132782    0.000535    0.640109 v sine_out[19] (out)
                                              0.640109   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.640109   data arrival time
---------------------------------------------------------------------------------------------
                                              0.490109   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[23] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014642    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000350    0.000175    0.000175 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.019998    0.022218    0.054416    0.054591 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022218    0.000050    0.054640 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017972    0.022340    0.064259    0.118899 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022340    0.000040    0.118940 ^ _299_/CLK (sg13g2_dfrbpq_1)
     2    0.012694    0.060321    0.192167    0.311107 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.060321    0.000041    0.311148 ^ fanout58/A (sg13g2_buf_2)
     7    0.025190    0.061560    0.113387    0.424535 ^ fanout58/X (sg13g2_buf_2)
                                                         net58 (net)
                      0.061560    0.000079    0.424614 ^ _167_/A (sg13g2_nor2_1)
     1    0.005256    0.029800    0.051528    0.476143 v _167_/Y (sg13g2_nor2_1)
                                                         net19 (net)
                      0.029800    0.000038    0.476181 v output19/A (sg13g2_buf_2)
     1    0.082072    0.133119    0.167205    0.643386 v output19/X (sg13g2_buf_2)
                                                         sine_out[23] (net)
                      0.133120    0.000599    0.643985 v sine_out[23] (out)
                                              0.643985   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.643985   data arrival time
---------------------------------------------------------------------------------------------
                                              0.493985   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[32] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014642    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000350    0.000175    0.000175 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.019998    0.022218    0.054416    0.054591 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022218    0.000050    0.054640 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017972    0.022340    0.064259    0.118899 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022340    0.000011    0.118911 ^ _297_/CLK (sg13g2_dfrbpq_1)
     2    0.014952    0.068996    0.198756    0.317666 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.068996    0.000012    0.317678 ^ fanout68/A (sg13g2_buf_8)
     6    0.031938    0.030618    0.092447    0.410125 ^ fanout68/X (sg13g2_buf_8)
                                                         net68 (net)
                      0.030625    0.000312    0.410437 ^ _189_/A1 (sg13g2_o21ai_1)
     1    0.003964    0.041630    0.063228    0.473665 v _189_/Y (sg13g2_o21ai_1)
                                                         net29 (net)
                      0.041630    0.000017    0.473681 v output29/A (sg13g2_buf_2)
     1    0.083705    0.135739    0.174396    0.648077 v output29/X (sg13g2_buf_2)
                                                         sine_out[32] (net)
                      0.135746    0.001069    0.649146 v sine_out[32] (out)
                                              0.649146   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.649146   data arrival time
---------------------------------------------------------------------------------------------
                                              0.499146   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[28] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014642    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000350    0.000175    0.000175 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.019998    0.022218    0.054416    0.054591 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022218    0.000050    0.054640 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017972    0.022340    0.064259    0.118899 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022340    0.000067    0.118966 ^ _294_/CLK (sg13g2_dfrbpq_2)
     3    0.016035    0.045449    0.192826    0.311792 ^ _294_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_1.A (net)
                      0.045449    0.000007    0.311799 ^ _178_/A2 (sg13g2_a21oi_1)
     1    0.003653    0.020768    0.065183    0.376982 v _178_/Y (sg13g2_a21oi_1)
                                                         _017_ (net)
                      0.020768    0.000009    0.376991 v _179_/B (sg13g2_nand2_1)
     2    0.006747    0.039473    0.043670    0.420661 ^ _179_/Y (sg13g2_nand2_1)
                                                         _018_ (net)
                      0.039473    0.000014    0.420675 ^ _180_/B (sg13g2_nand2_1)
     1    0.004935    0.040523    0.058573    0.479248 v _180_/Y (sg13g2_nand2_1)
                                                         net24 (net)
                      0.040523    0.000032    0.479281 v output24/A (sg13g2_buf_2)
     1    0.082896    0.134463    0.173120    0.652400 v output24/X (sg13g2_buf_2)
                                                         sine_out[28] (net)
                      0.134466    0.000848    0.653249 v sine_out[28] (out)
                                              0.653249   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.653249   data arrival time
---------------------------------------------------------------------------------------------
                                              0.503249   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[26] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014642    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000350    0.000175    0.000175 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.019998    0.022218    0.054416    0.054591 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022218    0.000050    0.054640 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017972    0.022340    0.064259    0.118899 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022340    0.000024    0.118924 ^ _298_/CLK (sg13g2_dfrbpq_1)
     2    0.012628    0.060068    0.191977    0.310901 ^ _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.060068    0.000032    0.310933 ^ fanout63/A (sg13g2_buf_8)
     6    0.030709    0.029706    0.087667    0.398600 ^ fanout63/X (sg13g2_buf_8)
                                                         net63 (net)
                      0.029706    0.000041    0.398641 ^ _135_/A (sg13g2_nor2_1)
     1    0.003220    0.019592    0.034281    0.432922 v _135_/Y (sg13g2_nor2_1)
                                                         _105_ (net)
                      0.019592    0.000004    0.432926 v _174_/A (sg13g2_nand2_1)
     1    0.003231    0.023384    0.029400    0.462326 ^ _174_/Y (sg13g2_nand2_1)
                                                         _015_ (net)
                      0.023384    0.000002    0.462328 ^ _175_/B (sg13g2_nand2_1)
     1    0.004612    0.037114    0.051697    0.514025 v _175_/Y (sg13g2_nand2_1)
                                                         net22 (net)
                      0.037114    0.000026    0.514051 v output22/A (sg13g2_buf_2)
     1    0.082419    0.133696    0.171043    0.685094 v output22/X (sg13g2_buf_2)
                                                         sine_out[26] (net)
                      0.133698    0.000708    0.685803 v sine_out[26] (out)
                                              0.685803   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.685803   data arrival time
---------------------------------------------------------------------------------------------
                                              0.535803   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[18] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014642    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000350    0.000175    0.000175 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.019998    0.022218    0.054416    0.054591 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022218    0.000050    0.054640 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017972    0.022340    0.064259    0.118899 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022340    0.000024    0.118924 ^ _298_/CLK (sg13g2_dfrbpq_1)
     2    0.012628    0.060068    0.191977    0.310901 ^ _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.060068    0.000032    0.310933 ^ fanout63/A (sg13g2_buf_8)
     6    0.030709    0.029706    0.087667    0.398600 ^ fanout63/X (sg13g2_buf_8)
                                                         net63 (net)
                      0.029706    0.000085    0.398685 ^ fanout62/A (sg13g2_buf_8)
     8    0.027402    0.026888    0.071571    0.470256 ^ fanout62/X (sg13g2_buf_8)
                                                         net62 (net)
                      0.026888    0.000130    0.470386 ^ _157_/A1 (sg13g2_a21oi_1)
     1    0.004617    0.023532    0.058103    0.528490 v _157_/Y (sg13g2_a21oi_1)
                                                         net13 (net)
                      0.023532    0.000026    0.528516 v output13/A (sg13g2_buf_2)
     1    0.081824    0.132702    0.163960    0.692476 v output13/X (sg13g2_buf_2)
                                                         sine_out[18] (net)
                      0.132703    0.000522    0.692998 v sine_out[18] (out)
                                              0.692998   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.692998   data arrival time
---------------------------------------------------------------------------------------------
                                              0.542997   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[12] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014642    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000350    0.000175    0.000175 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.019998    0.022218    0.054416    0.054591 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022218    0.000050    0.054640 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017972    0.022340    0.064259    0.118899 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022340    0.000040    0.118940 ^ _299_/CLK (sg13g2_dfrbpq_1)
     2    0.012694    0.060321    0.192167    0.311107 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.060321    0.000035    0.311142 ^ fanout59/A (sg13g2_buf_8)
     8    0.032602    0.030509    0.088383    0.399525 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.030513    0.000629    0.400154 ^ _130_/B (sg13g2_nor2_1)
     2    0.011136    0.042263    0.050299    0.450453 v _130_/Y (sg13g2_nor2_1)
                                                         _100_ (net)
                      0.042263    0.000022    0.450475 v _284_/A (sg13g2_and2_1)
     1    0.006775    0.031048    0.081061    0.531536 v _284_/X (sg13g2_and2_1)
                                                         net7 (net)
                      0.031048    0.000072    0.531607 v output7/A (sg13g2_buf_2)
     1    0.082215    0.133348    0.167942    0.699549 v output7/X (sg13g2_buf_2)
                                                         sine_out[12] (net)
                      0.133349    0.000634    0.700183 v sine_out[12] (out)
                                              0.700183   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.700183   data arrival time
---------------------------------------------------------------------------------------------
                                              0.550183   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[31] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014642    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000350    0.000175    0.000175 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.019998    0.022218    0.054416    0.054591 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022218    0.000041    0.054631 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019564    0.023053    0.064883    0.119514 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023053    0.000011    0.119525 ^ _295_/CLK (sg13g2_dfrbpq_1)
     1    0.009184    0.048569    0.182306    0.301832 ^ _295_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_2.A (net)
                      0.048569    0.000015    0.301847 ^ fanout72/A (sg13g2_buf_8)
     8    0.040305    0.033379    0.085708    0.387555 ^ fanout72/X (sg13g2_buf_8)
                                                         net72 (net)
                      0.033388    0.000268    0.387823 ^ fanout71/A (sg13g2_buf_8)
     8    0.035232    0.030526    0.076419    0.464242 ^ fanout71/X (sg13g2_buf_8)
                                                         net71 (net)
                      0.030526    0.000212    0.464454 ^ _187_/A1 (sg13g2_o21ai_1)
     1    0.003724    0.041867    0.062159    0.526613 v _187_/Y (sg13g2_o21ai_1)
                                                         net28 (net)
                      0.041867    0.000014    0.526627 v output28/A (sg13g2_buf_2)
     1    0.083389    0.135243    0.174223    0.700850 v output28/X (sg13g2_buf_2)
                                                         sine_out[31] (net)
                      0.135248    0.000979    0.701829 v sine_out[31] (out)
                                              0.701829   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.701829   data arrival time
---------------------------------------------------------------------------------------------
                                              0.551829   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[3] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014642    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000350    0.000175    0.000175 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.019998    0.022218    0.054416    0.054591 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022218    0.000050    0.054640 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017972    0.022340    0.064259    0.118899 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022340    0.000040    0.118940 ^ _299_/CLK (sg13g2_dfrbpq_1)
     2    0.012694    0.060321    0.192167    0.311107 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.060321    0.000035    0.311142 ^ fanout59/A (sg13g2_buf_8)
     8    0.032602    0.030509    0.088383    0.399525 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.030511    0.000484    0.400009 ^ _143_/A (sg13g2_nor2_1)
     2    0.008035    0.036111    0.046304    0.446313 v _143_/Y (sg13g2_nor2_1)
                                                         _112_ (net)
                      0.036111    0.000010    0.446324 v _147_/A (sg13g2_nand2_1)
     2    0.009083    0.047969    0.052303    0.498627 ^ _147_/Y (sg13g2_nand2_1)
                                                         _115_ (net)
                      0.047969    0.000064    0.498691 ^ _275_/B (sg13g2_nor2_1)
     1    0.004981    0.027560    0.040796    0.539487 v _275_/Y (sg13g2_nor2_1)
                                                         net30 (net)
                      0.027560    0.000032    0.539519 v output30/A (sg13g2_buf_2)
     1    0.082506    0.133798    0.166515    0.706034 v output30/X (sg13g2_buf_2)
                                                         sine_out[3] (net)
                      0.133800    0.000725    0.706760 v sine_out[3] (out)
                                              0.706760   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.706760   data arrival time
---------------------------------------------------------------------------------------------
                                              0.556760   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014642    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000350    0.000175    0.000175 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.019998    0.022218    0.054416    0.054591 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022218    0.000041    0.054631 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019564    0.023053    0.064883    0.119514 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023053    0.000025    0.119539 ^ _293_/CLK (sg13g2_dfrbpq_1)
     1    0.001999    0.020995    0.161369    0.280908 ^ _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.020995    0.000003    0.280912 ^ hold2/A (sg13g2_dlygate4sd3_1)
     1    0.009060    0.058099    0.374331    0.655243 ^ hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.058099    0.000011    0.655254 ^ fanout76/A (sg13g2_buf_8)
     7    0.038676    0.033096    0.089811    0.745065 ^ fanout76/X (sg13g2_buf_8)
                                                         net76 (net)
                      0.033097    0.000243    0.745308 ^ _128_/A (sg13g2_inv_2)
     5    0.020727    0.039088    0.046063    0.791371 v _128_/Y (sg13g2_inv_2)
                                                         DPATH.SUM.ha_0.S (net)
                      0.039088    0.000030    0.791401 v _293_/D (sg13g2_dfrbpq_1)
                                              0.791401   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014642    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000350    0.000175    0.000175 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.019998    0.022218    0.054416    0.054591 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022218    0.000041    0.054631 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019564    0.023053    0.064883    0.119514 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023053    0.000025    0.119539 ^ _293_/CLK (sg13g2_dfrbpq_1)
                                  0.150000    0.269539   clock uncertainty
                                  0.000000    0.269539   clock reconvergence pessimism
                                 -0.039797    0.229742   library hold time
                                              0.229742   data required time
---------------------------------------------------------------------------------------------
                                              0.229742   data required time
                                             -0.791401   data arrival time
---------------------------------------------------------------------------------------------
                                              0.561658   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[7] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014642    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000350    0.000175    0.000175 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.019998    0.022218    0.054416    0.054591 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022218    0.000050    0.054640 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017972    0.022340    0.064259    0.118899 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022340    0.000040    0.118940 ^ _299_/CLK (sg13g2_dfrbpq_1)
     2    0.012694    0.060321    0.192167    0.311107 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.060321    0.000035    0.311142 ^ fanout59/A (sg13g2_buf_8)
     8    0.032602    0.030509    0.088383    0.399525 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.030513    0.000629    0.400154 ^ _130_/B (sg13g2_nor2_1)
     2    0.011136    0.042263    0.050299    0.450453 v _130_/Y (sg13g2_nor2_1)
                                                         _100_ (net)
                      0.042263    0.000081    0.450533 v _136_/B (sg13g2_nand2b_2)
     4    0.017355    0.047148    0.052036    0.502570 ^ _136_/Y (sg13g2_nand2b_2)
                                                         _106_ (net)
                      0.047148    0.000096    0.502666 ^ _279_/A (sg13g2_nor2_1)
     1    0.003960    0.028146    0.042555    0.545221 v _279_/Y (sg13g2_nor2_1)
                                                         net34 (net)
                      0.028146    0.000017    0.545237 v output34/A (sg13g2_buf_2)
     1    0.081899    0.132838    0.166253    0.711490 v output34/X (sg13g2_buf_2)
                                                         sine_out[7] (net)
                      0.132838    0.000545    0.712035 v sine_out[7] (out)
                                              0.712035   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.712035   data arrival time
---------------------------------------------------------------------------------------------
                                              0.562035   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[27] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014642    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000350    0.000175    0.000175 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.019998    0.022218    0.054416    0.054591 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022218    0.000050    0.054640 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017972    0.022340    0.064259    0.118899 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022340    0.000024    0.118924 ^ _298_/CLK (sg13g2_dfrbpq_1)
     2    0.012628    0.060068    0.191977    0.310901 ^ _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.060068    0.000032    0.310933 ^ fanout63/A (sg13g2_buf_8)
     6    0.030709    0.029706    0.087667    0.398600 ^ fanout63/X (sg13g2_buf_8)
                                                         net63 (net)
                      0.029706    0.000085    0.398685 ^ fanout62/A (sg13g2_buf_8)
     8    0.027402    0.026888    0.071571    0.470256 ^ fanout62/X (sg13g2_buf_8)
                                                         net62 (net)
                      0.026888    0.000128    0.470384 ^ _176_/A1 (sg13g2_o21ai_1)
     1    0.005360    0.043704    0.067855    0.538239 v _176_/Y (sg13g2_o21ai_1)
                                                         net23 (net)
                      0.043704    0.000040    0.538280 v output23/A (sg13g2_buf_2)
     1    0.082462    0.133789    0.174264    0.712544 v output23/X (sg13g2_buf_2)
                                                         sine_out[27] (net)
                      0.133791    0.000722    0.713266 v sine_out[27] (out)
                                              0.713266   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.713266   data arrival time
---------------------------------------------------------------------------------------------
                                              0.563266   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[0] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014642    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000350    0.000175    0.000175 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.019998    0.022218    0.054416    0.054591 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022218    0.000050    0.054640 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017972    0.022340    0.064259    0.118899 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022340    0.000040    0.118940 ^ _299_/CLK (sg13g2_dfrbpq_1)
     2    0.012694    0.060321    0.192167    0.311107 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.060321    0.000035    0.311142 ^ fanout59/A (sg13g2_buf_8)
     8    0.032602    0.030509    0.088383    0.399525 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.030510    0.000318    0.399843 ^ _255_/A (sg13g2_nor4_1)
     1    0.003439    0.032396    0.040920    0.440763 v _255_/Y (sg13g2_nor4_1)
                                                         _080_ (net)
                      0.032396    0.000006    0.440768 v _256_/B2 (sg13g2_a22oi_1)
     1    0.005748    0.071605    0.072752    0.513520 ^ _256_/Y (sg13g2_a22oi_1)
                                                         net4 (net)
                      0.071605    0.000048    0.513569 ^ output4/A (sg13g2_buf_2)
     1    0.083437    0.175390    0.203002    0.716571 ^ output4/X (sg13g2_buf_2)
                                                         sine_out[0] (net)
                      0.175449    0.001002    0.717573 ^ sine_out[0] (out)
                                              0.717573   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.717573   data arrival time
---------------------------------------------------------------------------------------------
                                              0.567573   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[5] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014642    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000350    0.000175    0.000175 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.019998    0.022218    0.054416    0.054591 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022218    0.000050    0.054640 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017972    0.022340    0.064259    0.118899 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022340    0.000040    0.118940 ^ _299_/CLK (sg13g2_dfrbpq_1)
     2    0.012694    0.060321    0.192167    0.311107 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.060321    0.000035    0.311142 ^ fanout59/A (sg13g2_buf_8)
     8    0.032602    0.030509    0.088383    0.399525 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.030513    0.000629    0.400154 ^ _130_/B (sg13g2_nor2_1)
     2    0.011136    0.042263    0.050299    0.450453 v _130_/Y (sg13g2_nor2_1)
                                                         _100_ (net)
                      0.042263    0.000081    0.450533 v _136_/B (sg13g2_nand2b_2)
     4    0.017355    0.047148    0.052036    0.502570 ^ _136_/Y (sg13g2_nand2b_2)
                                                         _106_ (net)
                      0.047149    0.000166    0.502735 ^ _277_/A (sg13g2_nor2_1)
     1    0.005552    0.032340    0.046734    0.549469 v _277_/Y (sg13g2_nor2_1)
                                                         net32 (net)
                      0.032340    0.000046    0.549515 v output32/A (sg13g2_buf_2)
     1    0.082202    0.133335    0.168547    0.718062 v output32/X (sg13g2_buf_2)
                                                         sine_out[5] (net)
                      0.133337    0.000640    0.718702 v sine_out[5] (out)
                                              0.718702   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.718702   data arrival time
---------------------------------------------------------------------------------------------
                                              0.568702   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[2] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014642    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000350    0.000175    0.000175 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.019998    0.022218    0.054416    0.054591 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022218    0.000050    0.054640 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017972    0.022340    0.064259    0.118899 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022340    0.000040    0.118940 ^ _299_/CLK (sg13g2_dfrbpq_1)
     2    0.012694    0.060321    0.192167    0.311107 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.060321    0.000035    0.311142 ^ fanout59/A (sg13g2_buf_8)
     8    0.032602    0.030509    0.088383    0.399525 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.030511    0.000484    0.400009 ^ _143_/A (sg13g2_nor2_1)
     2    0.008035    0.036111    0.046304    0.446313 v _143_/Y (sg13g2_nor2_1)
                                                         _112_ (net)
                      0.036111    0.000030    0.446344 v _144_/B (sg13g2_nand2_1)
     2    0.006883    0.042219    0.050037    0.496381 ^ _144_/Y (sg13g2_nand2_1)
                                                         _113_ (net)
                      0.042219    0.000011    0.496392 ^ _212_/B (sg13g2_nor2_1)
     2    0.009343    0.039083    0.050443    0.546835 v _212_/Y (sg13g2_nor2_1)
                                                         net26 (net)
                      0.039083    0.000024    0.546859 v output26/A (sg13g2_buf_2)
     1    0.082526    0.133870    0.172103    0.718962 v output26/X (sg13g2_buf_2)
                                                         sine_out[2] (net)
                      0.133872    0.000724    0.719686 v sine_out[2] (out)
                                              0.719686   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.719686   data arrival time
---------------------------------------------------------------------------------------------
                                              0.569686   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[6] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014642    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000350    0.000175    0.000175 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.019998    0.022218    0.054416    0.054591 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022218    0.000050    0.054640 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017972    0.022340    0.064259    0.118899 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022340    0.000040    0.118940 ^ _299_/CLK (sg13g2_dfrbpq_1)
     2    0.012694    0.060321    0.192167    0.311107 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.060321    0.000035    0.311142 ^ fanout59/A (sg13g2_buf_8)
     8    0.032602    0.030509    0.088383    0.399525 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.030513    0.000629    0.400154 ^ _130_/B (sg13g2_nor2_1)
     2    0.011136    0.042263    0.050299    0.450453 v _130_/Y (sg13g2_nor2_1)
                                                         _100_ (net)
                      0.042263    0.000081    0.450533 v _136_/B (sg13g2_nand2b_2)
     4    0.017355    0.047148    0.052036    0.502570 ^ _136_/Y (sg13g2_nand2b_2)
                                                         _106_ (net)
                      0.047149    0.000201    0.502770 ^ _278_/A (sg13g2_nor2_1)
     1    0.007077    0.036454    0.050734    0.553505 v _278_/Y (sg13g2_nor2_1)
                                                         net33 (net)
                      0.036454    0.000082    0.553586 v output33/A (sg13g2_buf_2)
     1    0.082159    0.133281    0.170495    0.724081 v output33/X (sg13g2_buf_2)
                                                         sine_out[6] (net)
                      0.133282    0.000627    0.724708 v sine_out[6] (out)
                                              0.724708   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.724708   data arrival time
---------------------------------------------------------------------------------------------
                                              0.574708   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[22] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014642    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000350    0.000175    0.000175 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.019998    0.022218    0.054416    0.054591 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022218    0.000050    0.054640 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017972    0.022340    0.064259    0.118899 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022340    0.000024    0.118924 ^ _298_/CLK (sg13g2_dfrbpq_1)
     2    0.012628    0.060068    0.191977    0.310901 ^ _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.060068    0.000032    0.310933 ^ fanout63/A (sg13g2_buf_8)
     6    0.030709    0.029706    0.087667    0.398600 ^ fanout63/X (sg13g2_buf_8)
                                                         net63 (net)
                      0.029706    0.000087    0.398687 ^ _150_/A (sg13g2_and2_1)
     3    0.010946    0.055596    0.101457    0.500144 ^ _150_/X (sg13g2_and2_1)
                                                         _116_ (net)
                      0.055596    0.000050    0.500195 ^ _165_/A1 (sg13g2_a21oi_1)
     1    0.003294    0.019986    0.063643    0.563838 v _165_/Y (sg13g2_a21oi_1)
                                                         net18 (net)
                      0.019986    0.000008    0.563846 v output18/A (sg13g2_buf_2)
     1    0.081998    0.132965    0.162400    0.726246 v output18/X (sg13g2_buf_2)
                                                         sine_out[22] (net)
                      0.132966    0.000576    0.726822 v sine_out[22] (out)
                                              0.726822   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.726822   data arrival time
---------------------------------------------------------------------------------------------
                                              0.576822   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[21] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014642    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000350    0.000175    0.000175 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.019998    0.022218    0.054416    0.054591 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022218    0.000050    0.054640 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017972    0.022340    0.064259    0.118899 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022340    0.000024    0.118924 ^ _298_/CLK (sg13g2_dfrbpq_1)
     2    0.012628    0.060068    0.191977    0.310901 ^ _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.060068    0.000032    0.310933 ^ fanout63/A (sg13g2_buf_8)
     6    0.030709    0.029706    0.087667    0.398600 ^ fanout63/X (sg13g2_buf_8)
                                                         net63 (net)
                      0.029706    0.000087    0.398687 ^ _150_/A (sg13g2_and2_1)
     3    0.010946    0.055596    0.101457    0.500144 ^ _150_/X (sg13g2_and2_1)
                                                         _116_ (net)
                      0.055596    0.000044    0.500188 ^ _164_/A1 (sg13g2_a21oi_1)
     1    0.003566    0.020712    0.064867    0.565056 v _164_/Y (sg13g2_a21oi_1)
                                                         net17 (net)
                      0.020712    0.000012    0.565067 v output17/A (sg13g2_buf_2)
     1    0.081954    0.132899    0.162713    0.727780 v output17/X (sg13g2_buf_2)
                                                         sine_out[21] (net)
                      0.132900    0.000563    0.728343 v sine_out[21] (out)
                                              0.728343   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.728343   data arrival time
---------------------------------------------------------------------------------------------
                                              0.578343   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[4] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014642    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000350    0.000175    0.000175 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.019998    0.022218    0.054416    0.054591 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022218    0.000050    0.054640 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017972    0.022340    0.064259    0.118899 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022340    0.000040    0.118940 ^ _299_/CLK (sg13g2_dfrbpq_1)
     2    0.012694    0.060321    0.192167    0.311107 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.060321    0.000035    0.311142 ^ fanout59/A (sg13g2_buf_8)
     8    0.032602    0.030509    0.088383    0.399525 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.030513    0.000629    0.400154 ^ _130_/B (sg13g2_nor2_1)
     2    0.011136    0.042263    0.050299    0.450453 v _130_/Y (sg13g2_nor2_1)
                                                         _100_ (net)
                      0.042263    0.000081    0.450533 v _136_/B (sg13g2_nand2b_2)
     4    0.017355    0.047148    0.052036    0.502570 ^ _136_/Y (sg13g2_nand2b_2)
                                                         _106_ (net)
                      0.047150    0.000208    0.502778 ^ _276_/A (sg13g2_nor2_1)
     1    0.008259    0.039773    0.053832    0.556610 v _276_/Y (sg13g2_nor2_1)
                                                         net31 (net)
                      0.039773    0.000115    0.556725 v output31/A (sg13g2_buf_2)
     1    0.082246    0.133431    0.172174    0.728900 v output31/X (sg13g2_buf_2)
                                                         sine_out[4] (net)
                      0.133432    0.000654    0.729553 v sine_out[4] (out)
                                              0.729553   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.729553   data arrival time
---------------------------------------------------------------------------------------------
                                              0.579553   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[15] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014642    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000350    0.000175    0.000175 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.019998    0.022218    0.054416    0.054591 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022218    0.000050    0.054640 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017972    0.022340    0.064259    0.118899 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022340    0.000040    0.118940 ^ _299_/CLK (sg13g2_dfrbpq_1)
     2    0.012694    0.060321    0.192167    0.311107 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.060321    0.000035    0.311142 ^ fanout59/A (sg13g2_buf_8)
     8    0.032602    0.030509    0.088383    0.399525 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.030511    0.000484    0.400009 ^ _143_/A (sg13g2_nor2_1)
     2    0.008035    0.036111    0.046304    0.446313 v _143_/Y (sg13g2_nor2_1)
                                                         _112_ (net)
                      0.036111    0.000010    0.446324 v _147_/A (sg13g2_nand2_1)
     2    0.009083    0.047969    0.052303    0.498627 ^ _147_/Y (sg13g2_nand2_1)
                                                         _115_ (net)
                      0.047969    0.000042    0.498669 ^ _149_/B (sg13g2_nand2_1)
     1    0.005124    0.042406    0.062313    0.560982 v _149_/Y (sg13g2_nand2_1)
                                                         net10 (net)
                      0.042406    0.000036    0.561018 v output10/A (sg13g2_buf_2)
     1    0.082171    0.133322    0.173380    0.734398 v output10/X (sg13g2_buf_2)
                                                         sine_out[15] (net)
                      0.133324    0.000631    0.735029 v sine_out[15] (out)
                                              0.735029   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.735029   data arrival time
---------------------------------------------------------------------------------------------
                                              0.585029   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[14] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014642    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000350    0.000175    0.000175 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.019998    0.022218    0.054416    0.054591 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022218    0.000050    0.054640 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017972    0.022340    0.064259    0.118899 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022340    0.000040    0.118940 ^ _299_/CLK (sg13g2_dfrbpq_1)
     2    0.012694    0.060321    0.192167    0.311107 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.060321    0.000035    0.311142 ^ fanout59/A (sg13g2_buf_8)
     8    0.032602    0.030509    0.088383    0.399525 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.030511    0.000484    0.400009 ^ _143_/A (sg13g2_nor2_1)
     2    0.008035    0.036111    0.046304    0.446313 v _143_/Y (sg13g2_nor2_1)
                                                         _112_ (net)
                      0.036111    0.000030    0.446344 v _144_/B (sg13g2_nand2_1)
     2    0.006883    0.042219    0.050037    0.496381 ^ _144_/Y (sg13g2_nand2_1)
                                                         _113_ (net)
                      0.042219    0.000015    0.496395 ^ _145_/B (sg13g2_nand2_1)
     1    0.006534    0.049200    0.066417    0.562812 v _145_/Y (sg13g2_nand2_1)
                                                         net9 (net)
                      0.049200    0.000066    0.562878 v output9/A (sg13g2_buf_2)
     1    0.082215    0.133416    0.176699    0.739578 v output9/X (sg13g2_buf_2)
                                                         sine_out[14] (net)
                      0.133417    0.000644    0.740222 v sine_out[14] (out)
                                              0.740222   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.740222   data arrival time
---------------------------------------------------------------------------------------------
                                              0.590222   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[9] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014642    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000350    0.000175    0.000175 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.019998    0.022218    0.054416    0.054591 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022218    0.000050    0.054640 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017972    0.022340    0.064259    0.118899 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022340    0.000040    0.118940 ^ _299_/CLK (sg13g2_dfrbpq_1)
     2    0.012694    0.060321    0.192167    0.311107 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.060321    0.000035    0.311142 ^ fanout59/A (sg13g2_buf_8)
     8    0.032602    0.030509    0.088383    0.399525 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.030512    0.000566    0.400091 ^ _131_/B (sg13g2_or2_1)
     6    0.023336    0.100615    0.122908    0.522999 ^ _131_/X (sg13g2_or2_1)
                                                         _101_ (net)
                      0.100615    0.000062    0.523062 ^ _280_/B1 (sg13g2_a21oi_1)
     1    0.003566    0.033779    0.052603    0.575665 v _280_/Y (sg13g2_a21oi_1)
                                                         net36 (net)
                      0.033779    0.000012    0.575676 v output36/A (sg13g2_buf_2)
     1    0.082029    0.133065    0.169089    0.744765 v output36/X (sg13g2_buf_2)
                                                         sine_out[9] (net)
                      0.133066    0.000586    0.745351 v sine_out[9] (out)
                                              0.745351   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.745351   data arrival time
---------------------------------------------------------------------------------------------
                                              0.595351   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[10] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014642    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000350    0.000175    0.000175 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.019998    0.022218    0.054416    0.054591 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022218    0.000050    0.054640 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017972    0.022340    0.064259    0.118899 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022340    0.000040    0.118940 ^ _299_/CLK (sg13g2_dfrbpq_1)
     2    0.012694    0.060321    0.192167    0.311107 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.060321    0.000035    0.311142 ^ fanout59/A (sg13g2_buf_8)
     8    0.032602    0.030509    0.088383    0.399525 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.030512    0.000566    0.400091 ^ _131_/B (sg13g2_or2_1)
     6    0.023336    0.100615    0.122908    0.522999 ^ _131_/X (sg13g2_or2_1)
                                                         _101_ (net)
                      0.100615    0.000040    0.523040 ^ _282_/B1 (sg13g2_a21oi_1)
     1    0.003588    0.033834    0.052679    0.575718 v _282_/Y (sg13g2_a21oi_1)
                                                         net5 (net)
                      0.033834    0.000012    0.575730 v output5/A (sg13g2_buf_2)
     1    0.082332    0.133545    0.169391    0.745121 v output5/X (sg13g2_buf_2)
                                                         sine_out[10] (net)
                      0.133546    0.000671    0.745791 v sine_out[10] (out)
                                              0.745791   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.745791   data arrival time
---------------------------------------------------------------------------------------------
                                              0.595791   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[13] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014642    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000350    0.000175    0.000175 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.019998    0.022218    0.054416    0.054591 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022218    0.000050    0.054640 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017972    0.022340    0.064259    0.118899 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022340    0.000040    0.118940 ^ _299_/CLK (sg13g2_dfrbpq_1)
     2    0.012694    0.060321    0.192167    0.311107 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.060321    0.000035    0.311142 ^ fanout59/A (sg13g2_buf_8)
     8    0.032602    0.030509    0.088383    0.399525 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.030512    0.000566    0.400091 ^ _131_/B (sg13g2_or2_1)
     6    0.023336    0.100615    0.122908    0.522999 ^ _131_/X (sg13g2_or2_1)
                                                         _101_ (net)
                      0.100615    0.000079    0.523078 ^ _139_/B1 (sg13g2_a21oi_1)
     1    0.004008    0.034883    0.054139    0.577217 v _139_/Y (sg13g2_a21oi_1)
                                                         net8 (net)
                      0.034883    0.000017    0.577234 v output8/A (sg13g2_buf_2)
     1    0.082289    0.133482    0.169851    0.747085 v output8/X (sg13g2_buf_2)
                                                         sine_out[13] (net)
                      0.133484    0.000668    0.747753 v sine_out[13] (out)
                                              0.747753   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.747753   data arrival time
---------------------------------------------------------------------------------------------
                                              0.597753   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[11] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014642    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000350    0.000175    0.000175 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.019998    0.022218    0.054416    0.054591 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022218    0.000050    0.054640 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017972    0.022340    0.064259    0.118899 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022340    0.000040    0.118940 ^ _299_/CLK (sg13g2_dfrbpq_1)
     2    0.012694    0.060321    0.192167    0.311107 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.060321    0.000035    0.311142 ^ fanout59/A (sg13g2_buf_8)
     8    0.032602    0.030509    0.088383    0.399525 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.030512    0.000566    0.400091 ^ _131_/B (sg13g2_or2_1)
     6    0.023336    0.100615    0.122908    0.522999 ^ _131_/X (sg13g2_or2_1)
                                                         _101_ (net)
                      0.100615    0.000079    0.523078 ^ _283_/B1 (sg13g2_a21oi_1)
     1    0.004167    0.035280    0.054691    0.577769 v _283_/Y (sg13g2_a21oi_1)
                                                         net6 (net)
                      0.035280    0.000020    0.577789 v output6/A (sg13g2_buf_2)
     1    0.082159    0.133277    0.169928    0.747718 v output6/X (sg13g2_buf_2)
                                                         sine_out[11] (net)
                      0.133278    0.000627    0.748344 v sine_out[11] (out)
                                              0.748344   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.748344   data arrival time
---------------------------------------------------------------------------------------------
                                              0.598344   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[24] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014642    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000350    0.000175    0.000175 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.019998    0.022218    0.054416    0.054591 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022218    0.000050    0.054640 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017972    0.022340    0.064259    0.118899 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022340    0.000024    0.118924 ^ _298_/CLK (sg13g2_dfrbpq_1)
     2    0.012628    0.060068    0.191977    0.310901 ^ _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.060068    0.000032    0.310933 ^ fanout63/A (sg13g2_buf_8)
     6    0.030709    0.029706    0.087667    0.398600 ^ fanout63/X (sg13g2_buf_8)
                                                         net63 (net)
                      0.029706    0.000085    0.398685 ^ fanout62/A (sg13g2_buf_8)
     8    0.027402    0.026888    0.071571    0.470256 ^ fanout62/X (sg13g2_buf_8)
                                                         net62 (net)
                      0.026888    0.000099    0.470355 ^ _168_/A (sg13g2_nor2_1)
     2    0.006257    0.031556    0.040537    0.510892 v _168_/Y (sg13g2_nor2_1)
                                                         _011_ (net)
                      0.031556    0.000002    0.510894 v _169_/B (sg13g2_nand2_1)
     1    0.003420    0.028922    0.037958    0.548852 ^ _169_/Y (sg13g2_nand2_1)
                                                         _012_ (net)
                      0.028922    0.000004    0.548856 ^ _170_/B (sg13g2_nand2_1)
     1    0.003701    0.033043    0.049738    0.598595 v _170_/Y (sg13g2_nand2_1)
                                                         net20 (net)
                      0.033043    0.000013    0.598607 v output20/A (sg13g2_buf_2)
     1    0.082115    0.133200    0.168809    0.767417 v output20/X (sg13g2_buf_2)
                                                         sine_out[24] (net)
                      0.133201    0.000613    0.768030 v sine_out[24] (out)
                                              0.768030   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.768030   data arrival time
---------------------------------------------------------------------------------------------
                                              0.618030   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[25] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014642    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000350    0.000175    0.000175 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.019998    0.022218    0.054416    0.054591 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022218    0.000050    0.054640 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017972    0.022340    0.064259    0.118899 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022340    0.000024    0.118924 ^ _298_/CLK (sg13g2_dfrbpq_1)
     2    0.012628    0.060068    0.191977    0.310901 ^ _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.060068    0.000032    0.310933 ^ fanout63/A (sg13g2_buf_8)
     6    0.030709    0.029706    0.087667    0.398600 ^ fanout63/X (sg13g2_buf_8)
                                                         net63 (net)
                      0.029706    0.000085    0.398685 ^ fanout62/A (sg13g2_buf_8)
     8    0.027402    0.026888    0.071571    0.470256 ^ fanout62/X (sg13g2_buf_8)
                                                         net62 (net)
                      0.026888    0.000099    0.470355 ^ _168_/A (sg13g2_nor2_1)
     2    0.006257    0.031556    0.040537    0.510892 v _168_/Y (sg13g2_nor2_1)
                                                         _011_ (net)
                      0.031556    0.000005    0.510897 v _171_/B (sg13g2_nand2_1)
     1    0.003899    0.031015    0.039382    0.550279 ^ _171_/Y (sg13g2_nand2_1)
                                                         _013_ (net)
                      0.031015    0.000010    0.550289 ^ _172_/B (sg13g2_nand2_1)
     1    0.004091    0.035257    0.052093    0.602382 v _172_/Y (sg13g2_nand2_1)
                                                         net21 (net)
                      0.035257    0.000019    0.602401 v output21/A (sg13g2_buf_2)
     1    0.082159    0.133277    0.169917    0.772317 v output21/X (sg13g2_buf_2)
                                                         sine_out[25] (net)
                      0.133278    0.000627    0.772944 v sine_out[25] (out)
                                              0.772944   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.772944   data arrival time
---------------------------------------------------------------------------------------------
                                              0.622944   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[29] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014642    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000350    0.000175    0.000175 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.019998    0.022218    0.054416    0.054591 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022218    0.000050    0.054640 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017972    0.022340    0.064259    0.118899 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022340    0.000024    0.118924 ^ _298_/CLK (sg13g2_dfrbpq_1)
     2    0.012628    0.060068    0.191977    0.310901 ^ _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.060068    0.000032    0.310933 ^ fanout63/A (sg13g2_buf_8)
     6    0.030709    0.029706    0.087667    0.398600 ^ fanout63/X (sg13g2_buf_8)
                                                         net63 (net)
                      0.029706    0.000085    0.398685 ^ fanout62/A (sg13g2_buf_8)
     8    0.027402    0.026888    0.071571    0.470256 ^ fanout62/X (sg13g2_buf_8)
                                                         net62 (net)
                      0.026888    0.000042    0.470299 ^ _181_/A (sg13g2_and2_1)
     4    0.013629    0.067620    0.108557    0.578856 ^ _181_/X (sg13g2_and2_1)
                                                         _019_ (net)
                      0.067620    0.000017    0.578873 ^ _184_/B1 (sg13g2_a21oi_1)
     1    0.002699    0.025874    0.040290    0.619163 v _184_/Y (sg13g2_a21oi_1)
                                                         net25 (net)
                      0.025874    0.000001    0.619164 v output25/A (sg13g2_buf_2)
     1    0.083164    0.134831    0.166296    0.785460 v output25/X (sg13g2_buf_2)
                                                         sine_out[29] (net)
                      0.134836    0.000915    0.786375 v sine_out[29] (out)
                                              0.786375   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.786375   data arrival time
---------------------------------------------------------------------------------------------
                                              0.636375   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[30] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014642    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000350    0.000175    0.000175 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.019998    0.022218    0.054416    0.054591 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022218    0.000050    0.054640 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017972    0.022340    0.064259    0.118899 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022340    0.000024    0.118924 ^ _298_/CLK (sg13g2_dfrbpq_1)
     2    0.012628    0.060068    0.191977    0.310901 ^ _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.060068    0.000032    0.310933 ^ fanout63/A (sg13g2_buf_8)
     6    0.030709    0.029706    0.087667    0.398600 ^ fanout63/X (sg13g2_buf_8)
                                                         net63 (net)
                      0.029706    0.000085    0.398685 ^ fanout62/A (sg13g2_buf_8)
     8    0.027402    0.026888    0.071571    0.470256 ^ fanout62/X (sg13g2_buf_8)
                                                         net62 (net)
                      0.026888    0.000042    0.470299 ^ _181_/A (sg13g2_and2_1)
     4    0.013629    0.067620    0.108557    0.578856 ^ _181_/X (sg13g2_and2_1)
                                                         _019_ (net)
                      0.067620    0.000003    0.578859 ^ _186_/B1 (sg13g2_a21oi_1)
     1    0.003777    0.028218    0.043538    0.622397 v _186_/Y (sg13g2_a21oi_1)
                                                         net27 (net)
                      0.028218    0.000014    0.622411 v output27/A (sg13g2_buf_2)
     1    0.083207    0.134909    0.167466    0.789877 v output27/X (sg13g2_buf_2)
                                                         sine_out[30] (net)
                      0.134913    0.000929    0.790806 v sine_out[30] (out)
                                              0.790806   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.790806   data arrival time
---------------------------------------------------------------------------------------------
                                              0.640806   slack (MET)



%OL_END_REPORT
%OL_CREATE_REPORT max.rpt

===========================================================================
report_checks -path_delay max (Setup)
============================================================================
======================= nom_typ_1p20V_25C Corner ===================================

Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[0] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014642    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000350    0.000175    0.000175 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.019998    0.022218    0.054416    0.054591 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022218    0.000041    0.054631 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019564    0.023053    0.064883    0.119514 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023053    0.000025    0.119539 ^ _293_/CLK (sg13g2_dfrbpq_1)
     1    0.002037    0.017263    0.158969    0.278508 v _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.017263    0.000003    0.278512 v hold2/A (sg13g2_dlygate4sd3_1)
     1    0.008774    0.055105    0.385304    0.663815 v hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.055105    0.000011    0.663826 v fanout76/A (sg13g2_buf_8)
     7    0.037502    0.029690    0.093331    0.757157 v fanout76/X (sg13g2_buf_8)
                                                         net76 (net)
                      0.029690    0.000181    0.757338 v fanout75/A (sg13g2_buf_8)
     8    0.031887    0.027046    0.079194    0.836532 v fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.027046    0.000159    0.836691 v _146_/A2 (sg13g2_o21ai_1)
     4    0.017892    0.209320    0.181238    1.017929 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.209320    0.000024    1.017953 ^ _234_/A2 (sg13g2_a21oi_1)
     2    0.007421    0.084524    0.132584    1.150537 v _234_/Y (sg13g2_a21oi_1)
                                                         _059_ (net)
                      0.084524    0.000009    1.150546 v _235_/A2 (sg13g2_o21ai_1)
     1    0.003261    0.078101    0.099807    1.250353 ^ _235_/Y (sg13g2_o21ai_1)
                                                         _060_ (net)
                      0.078101    0.000008    1.250361 ^ _239_/B (sg13g2_and3_1)
     1    0.003550    0.034970    0.131160    1.381521 ^ _239_/X (sg13g2_and3_1)
                                                         _064_ (net)
                      0.034970    0.000005    1.381526 ^ _256_/A2 (sg13g2_a22oi_1)
     1    0.005661    0.075784    0.074777    1.456303 v _256_/Y (sg13g2_a22oi_1)
                                                         net4 (net)
                      0.075784    0.000047    1.456350 v output4/A (sg13g2_buf_2)
     1    0.083437    0.135441    0.190638    1.646989 v output4/X (sg13g2_buf_2)
                                                         sine_out[0] (net)
                      0.135446    0.001002    1.647990 v sine_out[0] (out)
                                              1.647990   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.647990   data arrival time
---------------------------------------------------------------------------------------------
                                              2.202010   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[1] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014642    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000350    0.000175    0.000175 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.019998    0.022218    0.054416    0.054591 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022218    0.000041    0.054631 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019564    0.023053    0.064883    0.119514 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023053    0.000025    0.119539 ^ _293_/CLK (sg13g2_dfrbpq_1)
     1    0.002037    0.017263    0.158969    0.278508 v _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.017263    0.000003    0.278512 v hold2/A (sg13g2_dlygate4sd3_1)
     1    0.008774    0.055105    0.385304    0.663815 v hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.055105    0.000011    0.663826 v fanout76/A (sg13g2_buf_8)
     7    0.037502    0.029690    0.093331    0.757157 v fanout76/X (sg13g2_buf_8)
                                                         net76 (net)
                      0.029690    0.000181    0.757338 v fanout75/A (sg13g2_buf_8)
     8    0.031887    0.027046    0.079194    0.836532 v fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.027046    0.000159    0.836691 v _146_/A2 (sg13g2_o21ai_1)
     4    0.017892    0.209320    0.181238    1.017929 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.209320    0.000024    1.017953 ^ _234_/A2 (sg13g2_a21oi_1)
     2    0.007421    0.084524    0.132584    1.150537 v _234_/Y (sg13g2_a21oi_1)
                                                         _059_ (net)
                      0.084524    0.000008    1.150545 v _267_/A1 (sg13g2_o21ai_1)
     1    0.003877    0.079630    0.111495    1.262040 ^ _267_/Y (sg13g2_o21ai_1)
                                                         _091_ (net)
                      0.079630    0.000011    1.262052 ^ _270_/A1 (sg13g2_a21oi_1)
     1    0.003582    0.051848    0.074379    1.336430 v _270_/Y (sg13g2_a21oi_1)
                                                         _094_ (net)
                      0.051848    0.000006    1.336437 v _273_/A (sg13g2_nor2_1)
     1    0.003918    0.058037    0.069510    1.405947 ^ _273_/Y (sg13g2_nor2_1)
                                                         _097_ (net)
                      0.058037    0.000010    1.405956 ^ _274_/B1 (sg13g2_a22oi_1)
     1    0.003189    0.052630    0.062002    1.467958 v _274_/Y (sg13g2_a22oi_1)
                                                         net15 (net)
                      0.052630    0.000007    1.467965 v output15/A (sg13g2_buf_2)
     1    0.083046    0.134741    0.179113    1.647078 v output15/X (sg13g2_buf_2)
                                                         sine_out[1] (net)
                      0.134744    0.000878    1.647955 v sine_out[1] (out)
                                              1.647955   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.647955   data arrival time
---------------------------------------------------------------------------------------------
                                              2.202045   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[32] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014642    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000350    0.000175    0.000175 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.019998    0.022218    0.054416    0.054591 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022218    0.000041    0.054631 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019564    0.023053    0.064883    0.119514 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023053    0.000025    0.119539 ^ _293_/CLK (sg13g2_dfrbpq_1)
     1    0.002037    0.017263    0.158969    0.278508 v _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.017263    0.000003    0.278512 v hold2/A (sg13g2_dlygate4sd3_1)
     1    0.008774    0.055105    0.385304    0.663815 v hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.055105    0.000011    0.663826 v fanout76/A (sg13g2_buf_8)
     7    0.037502    0.029690    0.093331    0.757157 v fanout76/X (sg13g2_buf_8)
                                                         net76 (net)
                      0.029690    0.000181    0.757338 v fanout75/A (sg13g2_buf_8)
     8    0.031887    0.027046    0.079194    0.836532 v fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.027046    0.000159    0.836691 v _146_/A2 (sg13g2_o21ai_1)
     4    0.017892    0.209320    0.181238    1.017929 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.209320    0.000020    1.017949 ^ _185_/B (sg13g2_nor2_2)
     5    0.018082    0.074898    0.104680    1.122629 v _185_/Y (sg13g2_nor2_2)
                                                         _022_ (net)
                      0.074898    0.000097    1.122726 v _189_/A2 (sg13g2_o21ai_1)
     1    0.004052    0.082339    0.101831    1.224557 ^ _189_/Y (sg13g2_o21ai_1)
                                                         net29 (net)
                      0.082339    0.000017    1.224574 ^ output29/A (sg13g2_buf_2)
     1    0.083705    0.175948    0.208624    1.433198 ^ output29/X (sg13g2_buf_2)
                                                         sine_out[32] (net)
                      0.176008    0.001069    1.434268 ^ sine_out[32] (out)
                                              1.434268   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.434268   data arrival time
---------------------------------------------------------------------------------------------
                                              2.415732   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[3] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014642    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000350    0.000175    0.000175 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.019998    0.022218    0.054416    0.054591 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022218    0.000041    0.054631 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019564    0.023053    0.064883    0.119514 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023053    0.000025    0.119539 ^ _293_/CLK (sg13g2_dfrbpq_1)
     1    0.002037    0.017263    0.158969    0.278508 v _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.017263    0.000003    0.278512 v hold2/A (sg13g2_dlygate4sd3_1)
     1    0.008774    0.055105    0.385304    0.663815 v hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.055105    0.000011    0.663826 v fanout76/A (sg13g2_buf_8)
     7    0.037502    0.029690    0.093331    0.757157 v fanout76/X (sg13g2_buf_8)
                                                         net76 (net)
                      0.029690    0.000181    0.757338 v fanout75/A (sg13g2_buf_8)
     8    0.031887    0.027046    0.079194    0.836532 v fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.027046    0.000159    0.836691 v _146_/A2 (sg13g2_o21ai_1)
     4    0.017892    0.209320    0.181238    1.017929 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.209320    0.000040    1.017969 ^ _147_/B (sg13g2_nand2_1)
     2    0.008700    0.080782    0.122753    1.140722 v _147_/Y (sg13g2_nand2_1)
                                                         _115_ (net)
                      0.080782    0.000062    1.140783 v _275_/B (sg13g2_nor2_1)
     1    0.005068    0.068910    0.079521    1.220305 ^ _275_/Y (sg13g2_nor2_1)
                                                         net30 (net)
                      0.068910    0.000033    1.220338 ^ output30/A (sg13g2_buf_2)
     1    0.082506    0.173493    0.200564    1.420901 ^ output30/X (sg13g2_buf_2)
                                                         sine_out[3] (net)
                      0.173547    0.000725    1.421627 ^ sine_out[3] (out)
                                              1.421627   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.421627   data arrival time
---------------------------------------------------------------------------------------------
                                              2.428373   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[6] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014642    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000350    0.000175    0.000175 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.019998    0.022218    0.054416    0.054591 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022218    0.000041    0.054631 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019564    0.023053    0.064883    0.119514 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023053    0.000025    0.119539 ^ _293_/CLK (sg13g2_dfrbpq_1)
     1    0.002037    0.017263    0.158969    0.278508 v _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.017263    0.000003    0.278512 v hold2/A (sg13g2_dlygate4sd3_1)
     1    0.008774    0.055105    0.385304    0.663815 v hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.055105    0.000011    0.663826 v fanout76/A (sg13g2_buf_8)
     7    0.037502    0.029690    0.093331    0.757157 v fanout76/X (sg13g2_buf_8)
                                                         net76 (net)
                      0.029690    0.000181    0.757338 v fanout75/A (sg13g2_buf_8)
     8    0.031887    0.027046    0.079194    0.836532 v fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.027046    0.000159    0.836691 v _146_/A2 (sg13g2_o21ai_1)
     4    0.017892    0.209320    0.181238    1.017929 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.209320    0.000020    1.017949 ^ _185_/B (sg13g2_nor2_2)
     5    0.018082    0.074898    0.104680    1.122629 v _185_/Y (sg13g2_nor2_2)
                                                         _022_ (net)
                      0.074898    0.000082    1.122711 v _278_/B (sg13g2_nor2_1)
     1    0.007165    0.083023    0.090842    1.213553 ^ _278_/Y (sg13g2_nor2_1)
                                                         net33 (net)
                      0.083023    0.000083    1.213636 ^ output33/A (sg13g2_buf_2)
     1    0.082159    0.172859    0.207104    1.420740 ^ output33/X (sg13g2_buf_2)
                                                         sine_out[6] (net)
                      0.172859    0.000627    1.421367 ^ sine_out[6] (out)
                                              1.421367   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.421367   data arrival time
---------------------------------------------------------------------------------------------
                                              2.428633   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[30] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014642    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000350    0.000175    0.000175 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.019998    0.022218    0.054416    0.054591 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022218    0.000041    0.054631 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019564    0.023053    0.064883    0.119514 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023053    0.000025    0.119539 ^ _293_/CLK (sg13g2_dfrbpq_1)
     1    0.002037    0.017263    0.158969    0.278508 v _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.017263    0.000003    0.278512 v hold2/A (sg13g2_dlygate4sd3_1)
     1    0.008774    0.055105    0.385304    0.663815 v hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.055105    0.000011    0.663826 v fanout76/A (sg13g2_buf_8)
     7    0.037502    0.029690    0.093331    0.757157 v fanout76/X (sg13g2_buf_8)
                                                         net76 (net)
                      0.029690    0.000181    0.757338 v fanout75/A (sg13g2_buf_8)
     8    0.031887    0.027046    0.079194    0.836532 v fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.027046    0.000159    0.836691 v _146_/A2 (sg13g2_o21ai_1)
     4    0.017892    0.209320    0.181238    1.017929 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.209320    0.000020    1.017949 ^ _185_/B (sg13g2_nor2_2)
     5    0.018082    0.074898    0.104680    1.122629 v _185_/Y (sg13g2_nor2_2)
                                                         _022_ (net)
                      0.074898    0.000098    1.122726 v _186_/A2 (sg13g2_a21oi_1)
     1    0.003864    0.062627    0.092558    1.215284 ^ _186_/Y (sg13g2_a21oi_1)
                                                         net27 (net)
                      0.062627    0.000015    1.215299 ^ output27/A (sg13g2_buf_2)
     1    0.083207    0.174918    0.198304    1.413603 ^ output27/X (sg13g2_buf_2)
                                                         sine_out[30] (net)
                      0.174976    0.000929    1.414532 ^ sine_out[30] (out)
                                              1.414532   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.414532   data arrival time
---------------------------------------------------------------------------------------------
                                              2.435468   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[15] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014642    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000350    0.000175    0.000175 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.019998    0.022218    0.054416    0.054591 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022218    0.000041    0.054631 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019564    0.023053    0.064883    0.119514 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023053    0.000025    0.119539 ^ _293_/CLK (sg13g2_dfrbpq_1)
     1    0.002037    0.017263    0.158969    0.278508 v _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.017263    0.000003    0.278512 v hold2/A (sg13g2_dlygate4sd3_1)
     1    0.008774    0.055105    0.385304    0.663815 v hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.055105    0.000011    0.663826 v fanout76/A (sg13g2_buf_8)
     7    0.037502    0.029690    0.093331    0.757157 v fanout76/X (sg13g2_buf_8)
                                                         net76 (net)
                      0.029690    0.000181    0.757338 v fanout75/A (sg13g2_buf_8)
     8    0.031887    0.027046    0.079194    0.836532 v fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.027046    0.000159    0.836691 v _146_/A2 (sg13g2_o21ai_1)
     4    0.017892    0.209320    0.181238    1.017929 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.209320    0.000040    1.017969 ^ _147_/B (sg13g2_nand2_1)
     2    0.008700    0.080782    0.122753    1.140722 v _147_/Y (sg13g2_nand2_1)
                                                         _115_ (net)
                      0.080782    0.000040    1.140762 v _149_/B (sg13g2_nand2_1)
     1    0.005211    0.045285    0.061610    1.202371 ^ _149_/Y (sg13g2_nand2_1)
                                                         net10 (net)
                      0.045285    0.000037    1.202408 ^ output10/A (sg13g2_buf_2)
     1    0.082171    0.172832    0.188510    1.390918 ^ output10/X (sg13g2_buf_2)
                                                         sine_out[15] (net)
                      0.172836    0.000631    1.391549 ^ sine_out[15] (out)
                                              1.391549   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.391549   data arrival time
---------------------------------------------------------------------------------------------
                                              2.458451   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[17] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014642    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000350    0.000175    0.000175 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.019998    0.022218    0.054416    0.054591 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022218    0.000041    0.054631 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019564    0.023053    0.064883    0.119514 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023053    0.000025    0.119539 ^ _293_/CLK (sg13g2_dfrbpq_1)
     1    0.002037    0.017263    0.158969    0.278508 v _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.017263    0.000003    0.278512 v hold2/A (sg13g2_dlygate4sd3_1)
     1    0.008774    0.055105    0.385304    0.663815 v hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.055105    0.000011    0.663826 v fanout76/A (sg13g2_buf_8)
     7    0.037502    0.029690    0.093331    0.757157 v fanout76/X (sg13g2_buf_8)
                                                         net76 (net)
                      0.029690    0.000181    0.757338 v fanout75/A (sg13g2_buf_8)
     8    0.031887    0.027046    0.079194    0.836532 v fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.027046    0.000102    0.836635 v _153_/B (sg13g2_nor2_1)
     3    0.011660    0.113950    0.101588    0.938223 ^ _153_/Y (sg13g2_nor2_1)
                                                         _119_ (net)
                      0.113950    0.000052    0.938275 ^ _154_/A (sg13g2_nor2b_1)
     1    0.003261    0.035702    0.053896    0.992171 v _154_/Y (sg13g2_nor2b_1)
                                                         _120_ (net)
                      0.035702    0.000004    0.992174 v _155_/B2 (sg13g2_a221oi_1)
     1    0.003815    0.117842    0.138803    1.130978 ^ _155_/Y (sg13g2_a221oi_1)
                                                         net12 (net)
                      0.117842    0.000014    1.130991 ^ output12/A (sg13g2_buf_2)
     1    0.081781    0.172226    0.220430    1.351421 ^ output12/X (sg13g2_buf_2)
                                                         sine_out[17] (net)
                      0.172226    0.000508    1.351930 ^ sine_out[17] (out)
                                              1.351930   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.351930   data arrival time
---------------------------------------------------------------------------------------------
                                              2.498070   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[25] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014642    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000350    0.000175    0.000175 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.019998    0.022218    0.054416    0.054591 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022218    0.000041    0.054631 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019564    0.023053    0.064883    0.119514 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023053    0.000025    0.119539 ^ _293_/CLK (sg13g2_dfrbpq_1)
     1    0.002037    0.017263    0.158969    0.278508 v _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.017263    0.000003    0.278512 v hold2/A (sg13g2_dlygate4sd3_1)
     1    0.008774    0.055105    0.385304    0.663815 v hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.055105    0.000011    0.663826 v fanout76/A (sg13g2_buf_8)
     7    0.037502    0.029690    0.093331    0.757157 v fanout76/X (sg13g2_buf_8)
                                                         net76 (net)
                      0.029690    0.000181    0.757338 v fanout75/A (sg13g2_buf_8)
     8    0.031887    0.027046    0.079194    0.836532 v fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.027046    0.000159    0.836691 v _146_/A2 (sg13g2_o21ai_1)
     4    0.017892    0.209320    0.181238    1.017929 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.209320    0.000017    1.017946 ^ _171_/A (sg13g2_nand2_1)
     1    0.003663    0.065407    0.086904    1.104850 v _171_/Y (sg13g2_nand2_1)
                                                         _013_ (net)
                      0.065407    0.000010    1.104860 v _172_/B (sg13g2_nand2_1)
     1    0.004178    0.038763    0.052466    1.157326 ^ _172_/Y (sg13g2_nand2_1)
                                                         net21 (net)
                      0.038763    0.000019    1.157345 ^ output21/A (sg13g2_buf_2)
     1    0.082159    0.172853    0.185274    1.342619 ^ output21/X (sg13g2_buf_2)
                                                         sine_out[25] (net)
                      0.172856    0.000627    1.343246 ^ sine_out[25] (out)
                                              1.343246   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.343246   data arrival time
---------------------------------------------------------------------------------------------
                                              2.506754   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[19] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014642    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000350    0.000175    0.000175 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.019998    0.022218    0.054416    0.054591 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022218    0.000041    0.054631 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019564    0.023053    0.064883    0.119514 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023053    0.000025    0.119539 ^ _293_/CLK (sg13g2_dfrbpq_1)
     1    0.002037    0.017263    0.158969    0.278508 v _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.017263    0.000003    0.278512 v hold2/A (sg13g2_dlygate4sd3_1)
     1    0.008774    0.055105    0.385304    0.663815 v hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.055105    0.000011    0.663826 v fanout76/A (sg13g2_buf_8)
     7    0.037502    0.029690    0.093331    0.757157 v fanout76/X (sg13g2_buf_8)
                                                         net76 (net)
                      0.029690    0.000181    0.757338 v fanout75/A (sg13g2_buf_8)
     8    0.031887    0.027046    0.079194    0.836532 v fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.027046    0.000102    0.836635 v _153_/B (sg13g2_nor2_1)
     3    0.011660    0.113950    0.101588    0.938223 ^ _153_/Y (sg13g2_nor2_1)
                                                         _119_ (net)
                      0.113950    0.000032    0.938255 ^ _159_/A1 (sg13g2_a21oi_1)
     1    0.003609    0.057876    0.085749    1.024004 v _159_/Y (sg13g2_a21oi_1)
                                                         _123_ (net)
                      0.057876    0.000009    1.024013 v _160_/B (sg13g2_nor2_1)
     1    0.004659    0.061871    0.069610    1.093623 ^ _160_/Y (sg13g2_nor2_1)
                                                         net14 (net)
                      0.061871    0.000026    1.093649 ^ output14/A (sg13g2_buf_2)
     1    0.081868    0.172191    0.196332    1.289981 ^ output14/X (sg13g2_buf_2)
                                                         sine_out[19] (net)
                      0.172242    0.000535    1.290516 ^ sine_out[19] (out)
                                              1.290516   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.290516   data arrival time
---------------------------------------------------------------------------------------------
                                              2.559484   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[10] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014642    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000350    0.000175    0.000175 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.019998    0.022218    0.054416    0.054591 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022218    0.000041    0.054631 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019564    0.023053    0.064883    0.119514 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023053    0.000025    0.119539 ^ _293_/CLK (sg13g2_dfrbpq_1)
     1    0.001999    0.020995    0.161369    0.280908 ^ _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.020995    0.000003    0.280912 ^ hold2/A (sg13g2_dlygate4sd3_1)
     1    0.009060    0.058099    0.374331    0.655243 ^ hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.058099    0.000011    0.655254 ^ fanout76/A (sg13g2_buf_8)
     7    0.038676    0.033096    0.089811    0.745065 ^ fanout76/X (sg13g2_buf_8)
                                                         net76 (net)
                      0.033097    0.000243    0.745308 ^ _128_/A (sg13g2_inv_2)
     5    0.020727    0.039088    0.046063    0.791371 v _128_/Y (sg13g2_inv_2)
                                                         DPATH.SUM.ha_0.S (net)
                      0.039088    0.000169    0.791540 v _163_/A1 (sg13g2_o21ai_1)
     4    0.017844    0.204842    0.192921    0.984461 ^ _163_/Y (sg13g2_o21ai_1)
                                                         _009_ (net)
                      0.204842    0.000007    0.984468 ^ _282_/A2 (sg13g2_a21oi_1)
     1    0.003588    0.062726    0.110755    1.095222 v _282_/Y (sg13g2_a21oi_1)
                                                         net5 (net)
                      0.062726    0.000012    1.095234 v output5/A (sg13g2_buf_2)
     1    0.082332    0.133649    0.183343    1.278577 v output5/X (sg13g2_buf_2)
                                                         sine_out[10] (net)
                      0.133651    0.000671    1.279247 v sine_out[10] (out)
                                              1.279247   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.279247   data arrival time
---------------------------------------------------------------------------------------------
                                              2.570753   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[21] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014642    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000350    0.000175    0.000175 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.019998    0.022218    0.054416    0.054591 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022218    0.000041    0.054631 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019564    0.023053    0.064883    0.119514 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023053    0.000025    0.119539 ^ _293_/CLK (sg13g2_dfrbpq_1)
     1    0.001999    0.020995    0.161369    0.280908 ^ _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.020995    0.000003    0.280912 ^ hold2/A (sg13g2_dlygate4sd3_1)
     1    0.009060    0.058099    0.374331    0.655243 ^ hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.058099    0.000011    0.655254 ^ fanout76/A (sg13g2_buf_8)
     7    0.038676    0.033096    0.089811    0.745065 ^ fanout76/X (sg13g2_buf_8)
                                                         net76 (net)
                      0.033097    0.000243    0.745308 ^ _128_/A (sg13g2_inv_2)
     5    0.020727    0.039088    0.046063    0.791371 v _128_/Y (sg13g2_inv_2)
                                                         DPATH.SUM.ha_0.S (net)
                      0.039088    0.000169    0.791540 v _163_/A1 (sg13g2_o21ai_1)
     4    0.017844    0.204842    0.192921    0.984461 ^ _163_/Y (sg13g2_o21ai_1)
                                                         _009_ (net)
                      0.204842    0.000181    0.984643 ^ _164_/A2 (sg13g2_a21oi_1)
     1    0.003566    0.062623    0.110637    1.095279 v _164_/Y (sg13g2_a21oi_1)
                                                         net17 (net)
                      0.062623    0.000012    1.095291 v output17/A (sg13g2_buf_2)
     1    0.081954    0.133052    0.182951    1.278242 v output17/X (sg13g2_buf_2)
                                                         sine_out[21] (net)
                      0.133053    0.000563    1.278805 v sine_out[21] (out)
                                              1.278805   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.278805   data arrival time
---------------------------------------------------------------------------------------------
                                              2.571195   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[29] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014642    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000350    0.000175    0.000175 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.019998    0.022218    0.054416    0.054591 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022218    0.000041    0.054631 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019564    0.023053    0.064883    0.119514 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023053    0.000025    0.119539 ^ _293_/CLK (sg13g2_dfrbpq_1)
     1    0.001999    0.020995    0.161369    0.280908 ^ _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.020995    0.000003    0.280912 ^ hold2/A (sg13g2_dlygate4sd3_1)
     1    0.009060    0.058099    0.374331    0.655243 ^ hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.058099    0.000011    0.655254 ^ fanout76/A (sg13g2_buf_8)
     7    0.038676    0.033096    0.089811    0.745065 ^ fanout76/X (sg13g2_buf_8)
                                                         net76 (net)
                      0.033097    0.000243    0.745308 ^ _128_/A (sg13g2_inv_2)
     5    0.020727    0.039088    0.046063    0.791371 v _128_/Y (sg13g2_inv_2)
                                                         DPATH.SUM.ha_0.S (net)
                      0.039088    0.000169    0.791540 v _163_/A1 (sg13g2_o21ai_1)
     4    0.017844    0.204842    0.192921    0.984461 ^ _163_/Y (sg13g2_o21ai_1)
                                                         _009_ (net)
                      0.204842    0.000166    0.984628 ^ _184_/A1 (sg13g2_a21oi_1)
     1    0.002699    0.068325    0.101967    1.086595 v _184_/Y (sg13g2_a21oi_1)
                                                         net25 (net)
                      0.068325    0.000001    1.086596 v output25/A (sg13g2_buf_2)
     1    0.083164    0.134983    0.186795    1.273391 v output25/X (sg13g2_buf_2)
                                                         sine_out[29] (net)
                      0.134987    0.000915    1.274306 v sine_out[29] (out)
                                              1.274306   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.274306   data arrival time
---------------------------------------------------------------------------------------------
                                              2.575694   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[4] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014642    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000350    0.000175    0.000175 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.019998    0.022218    0.054416    0.054591 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022218    0.000041    0.054631 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019564    0.023053    0.064883    0.119514 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023053    0.000025    0.119539 ^ _293_/CLK (sg13g2_dfrbpq_1)
     1    0.002037    0.017263    0.158969    0.278508 v _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.017263    0.000003    0.278512 v hold2/A (sg13g2_dlygate4sd3_1)
     1    0.008774    0.055105    0.385304    0.663815 v hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.055105    0.000011    0.663826 v fanout76/A (sg13g2_buf_8)
     7    0.037502    0.029690    0.093331    0.757157 v fanout76/X (sg13g2_buf_8)
                                                         net76 (net)
                      0.029690    0.000234    0.757391 v _128_/A (sg13g2_inv_2)
     5    0.020963    0.049965    0.050644    0.808035 ^ _128_/Y (sg13g2_inv_2)
                                                         DPATH.SUM.ha_0.S (net)
                      0.049966    0.000171    0.808205 ^ _163_/A1 (sg13g2_o21ai_1)
     4    0.017567    0.118682    0.129830    0.938035 v _163_/Y (sg13g2_o21ai_1)
                                                         _009_ (net)
                      0.118682    0.000154    0.938189 v _276_/B (sg13g2_nor2_1)
     1    0.008347    0.098392    0.111273    1.049461 ^ _276_/Y (sg13g2_nor2_1)
                                                         net31 (net)
                      0.098392    0.000117    1.049579 ^ output31/A (sg13g2_buf_2)
     1    0.082246    0.173065    0.214499    1.264078 ^ output31/X (sg13g2_buf_2)
                                                         sine_out[4] (net)
                      0.173065    0.000654    1.264732 ^ sine_out[4] (out)
                                              1.264732   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.264732   data arrival time
---------------------------------------------------------------------------------------------
                                              2.585268   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[26] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014642    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000350    0.000175    0.000175 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.019998    0.022218    0.054416    0.054591 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022218    0.000041    0.054631 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019564    0.023053    0.064883    0.119514 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023053    0.000025    0.119539 ^ _293_/CLK (sg13g2_dfrbpq_1)
     1    0.002037    0.017263    0.158969    0.278508 v _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.017263    0.000003    0.278512 v hold2/A (sg13g2_dlygate4sd3_1)
     1    0.008774    0.055105    0.385304    0.663815 v hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.055105    0.000011    0.663826 v fanout76/A (sg13g2_buf_8)
     7    0.037502    0.029690    0.093331    0.757157 v fanout76/X (sg13g2_buf_8)
                                                         net76 (net)
                      0.029690    0.000099    0.757256 v _173_/A1 (sg13g2_o21ai_1)
     2    0.008472    0.117852    0.123359    0.880615 ^ _173_/Y (sg13g2_o21ai_1)
                                                         _014_ (net)
                      0.117852    0.000056    0.880671 ^ _174_/B (sg13g2_nand2_1)
     1    0.002995    0.041108    0.073415    0.954086 v _174_/Y (sg13g2_nand2_1)
                                                         _015_ (net)
                      0.041108    0.000001    0.954087 v _175_/B (sg13g2_nand2_1)
     1    0.004699    0.035806    0.045267    0.999354 ^ _175_/Y (sg13g2_nand2_1)
                                                         net22 (net)
                      0.035806    0.000027    0.999380 ^ output22/A (sg13g2_buf_2)
     1    0.082419    0.173385    0.184122    1.183503 ^ output22/X (sg13g2_buf_2)
                                                         sine_out[26] (net)
                      0.173389    0.000709    1.184211 ^ sine_out[26] (out)
                                              1.184211   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.184211   data arrival time
---------------------------------------------------------------------------------------------
                                              2.665789   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[13] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014642    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000350    0.000175    0.000175 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.019998    0.022218    0.054416    0.054591 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022218    0.000041    0.054631 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019564    0.023053    0.064883    0.119514 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023053    0.000025    0.119539 ^ _293_/CLK (sg13g2_dfrbpq_1)
     1    0.001999    0.020995    0.161369    0.280908 ^ _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.020995    0.000003    0.280912 ^ hold2/A (sg13g2_dlygate4sd3_1)
     1    0.009060    0.058099    0.374331    0.655243 ^ hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.058099    0.000011    0.655254 ^ fanout76/A (sg13g2_buf_8)
     7    0.038676    0.033096    0.089811    0.745065 ^ fanout76/X (sg13g2_buf_8)
                                                         net76 (net)
                      0.033097    0.000243    0.745308 ^ _128_/A (sg13g2_inv_2)
     5    0.020727    0.039088    0.046063    0.791371 v _128_/Y (sg13g2_inv_2)
                                                         DPATH.SUM.ha_0.S (net)
                      0.039088    0.000177    0.791548 v _138_/A (sg13g2_nor2_1)
     2    0.007544    0.102106    0.086996    0.878545 ^ _138_/Y (sg13g2_nor2_1)
                                                         _108_ (net)
                      0.102106    0.000018    0.878562 ^ _139_/A2 (sg13g2_a21oi_1)
     1    0.004008    0.051365    0.087835    0.966397 v _139_/Y (sg13g2_a21oi_1)
                                                         net8 (net)
                      0.051365    0.000017    0.966414 v output8/A (sg13g2_buf_2)
     1    0.082289    0.133542    0.177810    1.144225 v output8/X (sg13g2_buf_2)
                                                         sine_out[13] (net)
                      0.133544    0.000667    1.144892 v sine_out[13] (out)
                                              1.144892   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.144892   data arrival time
---------------------------------------------------------------------------------------------
                                              2.705108   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[7] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014642    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000350    0.000175    0.000175 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.019998    0.022218    0.054416    0.054591 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022218    0.000041    0.054631 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019564    0.023053    0.064883    0.119514 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023053    0.000025    0.119539 ^ _293_/CLK (sg13g2_dfrbpq_1)
     1    0.002037    0.017263    0.158969    0.278508 v _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.017263    0.000003    0.278512 v hold2/A (sg13g2_dlygate4sd3_1)
     1    0.008774    0.055105    0.385304    0.663815 v hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.055105    0.000011    0.663826 v fanout76/A (sg13g2_buf_8)
     7    0.037502    0.029690    0.093331    0.757157 v fanout76/X (sg13g2_buf_8)
                                                         net76 (net)
                      0.029690    0.000234    0.757391 v _128_/A (sg13g2_inv_2)
     5    0.020963    0.049965    0.050644    0.808035 ^ _128_/Y (sg13g2_inv_2)
                                                         DPATH.SUM.ha_0.S (net)
                      0.049966    0.000179    0.808213 ^ _138_/A (sg13g2_nor2_1)
     2    0.007304    0.041727    0.052502    0.860716 v _138_/Y (sg13g2_nor2_1)
                                                         _108_ (net)
                      0.041727    0.000027    0.860742 v _279_/B (sg13g2_nor2_1)
     1    0.004048    0.055909    0.060743    0.921485 ^ _279_/Y (sg13g2_nor2_1)
                                                         net34 (net)
                      0.055909    0.000017    0.921502 ^ output34/A (sg13g2_buf_2)
     1    0.081899    0.172242    0.193429    1.114931 ^ output34/X (sg13g2_buf_2)
                                                         sine_out[7] (net)
                      0.172293    0.000545    1.115476 ^ sine_out[7] (out)
                                              1.115476   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.115476   data arrival time
---------------------------------------------------------------------------------------------
                                              2.734524   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[2] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014642    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000350    0.000175    0.000175 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.019998    0.022218    0.054416    0.054591 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022218    0.000050    0.054640 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017972    0.022340    0.064259    0.118899 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022340    0.000011    0.118911 ^ _297_/CLK (sg13g2_dfrbpq_1)
     2    0.014579    0.052780    0.189316    0.308227 v _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.052780    0.000011    0.308238 v fanout68/A (sg13g2_buf_8)
     6    0.031402    0.027628    0.090035    0.398273 v fanout68/X (sg13g2_buf_8)
                                                         net68 (net)
                      0.027628    0.000200    0.398473 v _142_/A (sg13g2_or2_1)
     7    0.027953    0.098115    0.171255    0.569728 v _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.098115    0.000239    0.569967 v _143_/B (sg13g2_nor2_1)
     2    0.008355    0.098613    0.106259    0.676226 ^ _143_/Y (sg13g2_nor2_1)
                                                         _112_ (net)
                      0.098613    0.000032    0.676259 ^ _144_/B (sg13g2_nand2_1)
     2    0.006500    0.063941    0.086043    0.762302 v _144_/Y (sg13g2_nand2_1)
                                                         _113_ (net)
                      0.063941    0.000010    0.762312 v _212_/B (sg13g2_nor2_1)
     2    0.009672    0.100387    0.102793    0.865105 ^ _212_/Y (sg13g2_nor2_1)
                                                         net26 (net)
                      0.100387    0.000025    0.865130 ^ output26/A (sg13g2_buf_2)
     1    0.082526    0.173650    0.215506    1.080637 ^ output26/X (sg13g2_buf_2)
                                                         sine_out[2] (net)
                      0.173651    0.000724    1.081361 ^ sine_out[2] (out)
                                              1.081361   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.081361   data arrival time
---------------------------------------------------------------------------------------------
                                              2.768639   slack (MET)


Startpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[8] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014642    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000350    0.000175    0.000175 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.019998    0.022218    0.054416    0.054591 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022218    0.000041    0.054631 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019564    0.023053    0.064883    0.119514 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023053    0.000049    0.119563 ^ _296_/CLK (sg13g2_dfrbpq_1)
     1    0.008986    0.036319    0.175974    0.295537 v _296_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_3.A (net)
                      0.036319    0.000018    0.295554 v fanout70/A (sg13g2_buf_8)
     5    0.027032    0.025666    0.080627    0.376181 v fanout70/X (sg13g2_buf_8)
                                                         net70 (net)
                      0.025666    0.000237    0.376418 v fanout69/A (sg13g2_buf_8)
     8    0.034380    0.027735    0.078105    0.454523 v fanout69/X (sg13g2_buf_8)
                                                         net69 (net)
                      0.027735    0.000146    0.454669 v _125_/A (sg13g2_inv_2)
     3    0.018603    0.044965    0.046442    0.501111 ^ _125_/Y (sg13g2_inv_2)
                                                         _098_ (net)
                      0.044965    0.000005    0.501116 ^ _161_/A (sg13g2_nand2_1)
     3    0.012904    0.085736    0.091100    0.592216 v _161_/Y (sg13g2_nand2_1)
                                                         _124_ (net)
                      0.085759    0.000103    0.592320 v _177_/B (sg13g2_nand2_1)
     3    0.010040    0.065150    0.080459    0.672779 ^ _177_/Y (sg13g2_nand2_1)
                                                         _016_ (net)
                      0.065150    0.000024    0.672804 ^ _179_/A (sg13g2_nand2_1)
     2    0.006363    0.055845    0.068919    0.741723 v _179_/Y (sg13g2_nand2_1)
                                                         _018_ (net)
                      0.055845    0.000014    0.741737 v _281_/B (sg13g2_nor2_1)
     1    0.007842    0.085226    0.088598    0.830335 ^ _281_/Y (sg13g2_nor2_1)
                                                         net35 (net)
                      0.085226    0.000102    0.830437 ^ output35/A (sg13g2_buf_2)
     1    0.082301    0.173153    0.208365    1.038802 ^ output35/X (sg13g2_buf_2)
                                                         sine_out[8] (net)
                      0.173154    0.000661    1.039463 ^ sine_out[8] (out)
                                              1.039463   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.039463   data arrival time
---------------------------------------------------------------------------------------------
                                              2.810537   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[14] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014642    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000350    0.000175    0.000175 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.019998    0.022218    0.054416    0.054591 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022218    0.000050    0.054640 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017972    0.022340    0.064259    0.118899 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022340    0.000011    0.118911 ^ _297_/CLK (sg13g2_dfrbpq_1)
     2    0.014579    0.052780    0.189316    0.308227 v _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.052780    0.000011    0.308238 v fanout68/A (sg13g2_buf_8)
     6    0.031402    0.027628    0.090035    0.398273 v fanout68/X (sg13g2_buf_8)
                                                         net68 (net)
                      0.027628    0.000200    0.398473 v _142_/A (sg13g2_or2_1)
     7    0.027953    0.098115    0.171255    0.569728 v _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.098115    0.000239    0.569967 v _143_/B (sg13g2_nor2_1)
     2    0.008355    0.098613    0.106259    0.676226 ^ _143_/Y (sg13g2_nor2_1)
                                                         _112_ (net)
                      0.098613    0.000032    0.676259 ^ _144_/B (sg13g2_nand2_1)
     2    0.006500    0.063941    0.086043    0.762302 v _144_/Y (sg13g2_nand2_1)
                                                         _113_ (net)
                      0.063941    0.000014    0.762316 v _145_/B (sg13g2_nand2_1)
     1    0.006622    0.047902    0.059984    0.822300 ^ _145_/Y (sg13g2_nand2_1)
                                                         net9 (net)
                      0.047902    0.000067    0.822367 ^ output9/A (sg13g2_buf_2)
     1    0.082215    0.172924    0.189852    1.012219 ^ output9/X (sg13g2_buf_2)
                                                         sine_out[14] (net)
                      0.172927    0.000644    1.012863 ^ sine_out[14] (out)
                                              1.012863   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.012863   data arrival time
---------------------------------------------------------------------------------------------
                                              2.837137   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[5] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014642    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000350    0.000175    0.000175 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.019998    0.022218    0.054416    0.054591 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022218    0.000050    0.054640 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017972    0.022340    0.064259    0.118899 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022340    0.000024    0.118924 ^ _298_/CLK (sg13g2_dfrbpq_1)
     2    0.012255    0.045894    0.183620    0.302543 v _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.045894    0.000037    0.302580 v fanout61/A (sg13g2_buf_2)
     5    0.028480    0.055814    0.110621    0.413201 v fanout61/X (sg13g2_buf_2)
                                                         net61 (net)
                      0.055817    0.000484    0.413685 v fanout60/A (sg13g2_buf_8)
     8    0.030400    0.027401    0.091179    0.504864 v fanout60/X (sg13g2_buf_8)
                                                         net60 (net)
                      0.027401    0.000137    0.505001 v _130_/A (sg13g2_nor2_1)
     2    0.011325    0.108537    0.105338    0.610339 ^ _130_/Y (sg13g2_nor2_1)
                                                         _100_ (net)
                      0.108537    0.000083    0.610421 ^ _136_/B (sg13g2_nand2b_2)
     4    0.017583    0.075775    0.095708    0.706129 v _136_/Y (sg13g2_nand2b_2)
                                                         _106_ (net)
                      0.075775    0.000168    0.706297 v _277_/A (sg13g2_nor2_1)
     1    0.005639    0.067534    0.087535    0.793833 ^ _277_/Y (sg13g2_nor2_1)
                                                         net32 (net)
                      0.067534    0.000047    0.793880 ^ output32/A (sg13g2_buf_2)
     1    0.082202    0.172874    0.199520    0.993399 ^ output32/X (sg13g2_buf_2)
                                                         sine_out[5] (net)
                      0.172926    0.000640    0.994040 ^ sine_out[5] (out)
                                              0.994040   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.994040   data arrival time
---------------------------------------------------------------------------------------------
                                              2.855960   slack (MET)


Startpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[28] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014642    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000350    0.000175    0.000175 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.019998    0.022218    0.054416    0.054591 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022218    0.000041    0.054631 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019564    0.023053    0.064883    0.119514 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023053    0.000049    0.119563 ^ _296_/CLK (sg13g2_dfrbpq_1)
     1    0.008986    0.036319    0.175974    0.295537 v _296_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_3.A (net)
                      0.036319    0.000018    0.295554 v fanout70/A (sg13g2_buf_8)
     5    0.027032    0.025666    0.080627    0.376181 v fanout70/X (sg13g2_buf_8)
                                                         net70 (net)
                      0.025666    0.000237    0.376418 v fanout69/A (sg13g2_buf_8)
     8    0.034380    0.027735    0.078105    0.454523 v fanout69/X (sg13g2_buf_8)
                                                         net69 (net)
                      0.027735    0.000146    0.454669 v _125_/A (sg13g2_inv_2)
     3    0.018603    0.044965    0.046442    0.501111 ^ _125_/Y (sg13g2_inv_2)
                                                         _098_ (net)
                      0.044965    0.000005    0.501116 ^ _161_/A (sg13g2_nand2_1)
     3    0.012904    0.085736    0.091100    0.592216 v _161_/Y (sg13g2_nand2_1)
                                                         _124_ (net)
                      0.085759    0.000103    0.592320 v _177_/B (sg13g2_nand2_1)
     3    0.010040    0.065150    0.080459    0.672779 ^ _177_/Y (sg13g2_nand2_1)
                                                         _016_ (net)
                      0.065150    0.000024    0.672804 ^ _179_/A (sg13g2_nand2_1)
     2    0.006363    0.055845    0.068919    0.741723 v _179_/Y (sg13g2_nand2_1)
                                                         _018_ (net)
                      0.055845    0.000013    0.741736 v _180_/B (sg13g2_nand2_1)
     1    0.005022    0.039822    0.051717    0.793453 ^ _180_/Y (sg13g2_nand2_1)
                                                         net24 (net)
                      0.039822    0.000033    0.793486 ^ output24/A (sg13g2_buf_2)
     1    0.082896    0.174370    0.186673    0.980159 ^ output24/X (sg13g2_buf_2)
                                                         sine_out[28] (net)
                      0.174376    0.000849    0.981007 ^ sine_out[28] (out)
                                              0.981007   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.981007   data arrival time
---------------------------------------------------------------------------------------------
                                              2.868993   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[18] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014642    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000350    0.000175    0.000175 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.019998    0.022218    0.054416    0.054591 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022218    0.000050    0.054640 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017972    0.022340    0.064259    0.118899 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022340    0.000067    0.118966 ^ _294_/CLK (sg13g2_dfrbpq_2)
     3    0.016035    0.045449    0.192826    0.311792 ^ _294_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_1.A (net)
                      0.045449    0.000027    0.311820 ^ fanout74/A (sg13g2_buf_8)
     7    0.041287    0.033707    0.084587    0.396407 ^ fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.033711    0.000358    0.396765 ^ fanout73/A (sg13g2_buf_8)
     8    0.030957    0.028643    0.074902    0.471667 ^ fanout73/X (sg13g2_buf_8)
                                                         net73 (net)
                      0.028643    0.000161    0.471827 ^ _137_/B (sg13g2_nand3_1)
     5    0.016668    0.158593    0.152076    0.623904 v _137_/Y (sg13g2_nand3_1)
                                                         _107_ (net)
                      0.158593    0.000005    0.623909 v _156_/B (sg13g2_nand2b_1)
     2    0.007767    0.069072    0.093063    0.716972 ^ _156_/Y (sg13g2_nand2b_1)
                                                         _121_ (net)
                      0.069072    0.000024    0.716996 ^ _157_/A2 (sg13g2_a21oi_1)
     1    0.004617    0.050793    0.078509    0.795504 v _157_/Y (sg13g2_a21oi_1)
                                                         net13 (net)
                      0.050793    0.000026    0.795531 v output13/A (sg13g2_buf_2)
     1    0.081824    0.132802    0.177123    0.972654 v output13/X (sg13g2_buf_2)
                                                         sine_out[18] (net)
                      0.132802    0.000522    0.973176 v sine_out[18] (out)
                                              0.973176   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.973176   data arrival time
---------------------------------------------------------------------------------------------
                                              2.876824   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[27] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014642    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000350    0.000175    0.000175 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.019998    0.022218    0.054416    0.054591 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022218    0.000050    0.054640 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017972    0.022340    0.064259    0.118899 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022340    0.000067    0.118966 ^ _294_/CLK (sg13g2_dfrbpq_2)
     3    0.016035    0.045449    0.192826    0.311792 ^ _294_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_1.A (net)
                      0.045449    0.000027    0.311820 ^ fanout74/A (sg13g2_buf_8)
     7    0.041287    0.033707    0.084587    0.396407 ^ fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.033711    0.000358    0.396765 ^ fanout73/A (sg13g2_buf_8)
     8    0.030957    0.028643    0.074902    0.471667 ^ fanout73/X (sg13g2_buf_8)
                                                         net73 (net)
                      0.028643    0.000161    0.471827 ^ _137_/B (sg13g2_nand3_1)
     5    0.016668    0.158593    0.152076    0.623904 v _137_/Y (sg13g2_nand3_1)
                                                         _107_ (net)
                      0.158593    0.000005    0.623909 v _156_/B (sg13g2_nand2b_1)
     2    0.007767    0.069072    0.093063    0.716972 ^ _156_/Y (sg13g2_nand2b_1)
                                                         _121_ (net)
                      0.069072    0.000028    0.716999 ^ _176_/A2 (sg13g2_o21ai_1)
     1    0.005360    0.050326    0.074200    0.791199 v _176_/Y (sg13g2_o21ai_1)
                                                         net23 (net)
                      0.050326    0.000040    0.791240 v output23/A (sg13g2_buf_2)
     1    0.082462    0.133813    0.177462    0.968701 v output23/X (sg13g2_buf_2)
                                                         sine_out[27] (net)
                      0.133815    0.000722    0.969424 v sine_out[27] (out)
                                              0.969424   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.969424   data arrival time
---------------------------------------------------------------------------------------------
                                              2.880576   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[24] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014642    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000350    0.000175    0.000175 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.019998    0.022218    0.054416    0.054591 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022218    0.000050    0.054640 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017972    0.022340    0.064259    0.118899 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022340    0.000011    0.118911 ^ _297_/CLK (sg13g2_dfrbpq_1)
     2    0.014579    0.052780    0.189316    0.308227 v _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.052780    0.000011    0.308238 v fanout68/A (sg13g2_buf_8)
     6    0.031402    0.027628    0.090035    0.398273 v fanout68/X (sg13g2_buf_8)
                                                         net68 (net)
                      0.027628    0.000200    0.398473 v _142_/A (sg13g2_or2_1)
     7    0.027953    0.098115    0.171255    0.569728 v _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.098115    0.000168    0.569896 v _168_/B (sg13g2_nor2_1)
     2    0.006729    0.086604    0.095716    0.665612 ^ _168_/Y (sg13g2_nor2_1)
                                                         _011_ (net)
                      0.086604    0.000002    0.665614 ^ _169_/B (sg13g2_nand2_1)
     1    0.003184    0.047250    0.066657    0.732271 v _169_/Y (sg13g2_nand2_1)
                                                         _012_ (net)
                      0.047250    0.000003    0.732275 v _170_/B (sg13g2_nand2_1)
     1    0.003788    0.033766    0.044672    0.776947 ^ _170_/Y (sg13g2_nand2_1)
                                                         net20 (net)
                      0.033766    0.000013    0.776960 ^ output20/A (sg13g2_buf_2)
     1    0.082115    0.172757    0.182759    0.959719 ^ output20/X (sg13g2_buf_2)
                                                         sine_out[24] (net)
                      0.172760    0.000613    0.960332 ^ sine_out[24] (out)
                                              0.960332   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.960332   data arrival time
---------------------------------------------------------------------------------------------
                                              2.889668   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[11] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014642    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000350    0.000175    0.000175 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.019998    0.022218    0.054416    0.054591 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022218    0.000050    0.054640 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017972    0.022340    0.064259    0.118899 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022340    0.000024    0.118924 ^ _298_/CLK (sg13g2_dfrbpq_1)
     2    0.012255    0.045894    0.183620    0.302543 v _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.045894    0.000037    0.302580 v fanout61/A (sg13g2_buf_2)
     5    0.028480    0.055814    0.110621    0.413201 v fanout61/X (sg13g2_buf_2)
                                                         net61 (net)
                      0.055817    0.000484    0.413685 v fanout60/A (sg13g2_buf_8)
     8    0.030400    0.027401    0.091179    0.504864 v fanout60/X (sg13g2_buf_8)
                                                         net60 (net)
                      0.027401    0.000010    0.504874 v _131_/A (sg13g2_or2_1)
     6    0.022605    0.085382    0.158429    0.663302 v _131_/X (sg13g2_or2_1)
                                                         _101_ (net)
                      0.085382    0.000076    0.663378 v _283_/B1 (sg13g2_a21oi_1)
     1    0.004254    0.070835    0.087965    0.751343 ^ _283_/Y (sg13g2_a21oi_1)
                                                         net6 (net)
                      0.070835    0.000021    0.751364 ^ output6/A (sg13g2_buf_2)
     1    0.082159    0.172790    0.201097    0.952461 ^ output6/X (sg13g2_buf_2)
                                                         sine_out[11] (net)
                      0.172790    0.000627    0.953087 ^ sine_out[11] (out)
                                              0.953087   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.953087   data arrival time
---------------------------------------------------------------------------------------------
                                              2.896913   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[9] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014642    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000350    0.000175    0.000175 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.019998    0.022218    0.054416    0.054591 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022218    0.000050    0.054640 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017972    0.022340    0.064259    0.118899 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022340    0.000024    0.118924 ^ _298_/CLK (sg13g2_dfrbpq_1)
     2    0.012255    0.045894    0.183620    0.302543 v _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.045894    0.000037    0.302580 v fanout61/A (sg13g2_buf_2)
     5    0.028480    0.055814    0.110621    0.413201 v fanout61/X (sg13g2_buf_2)
                                                         net61 (net)
                      0.055817    0.000484    0.413685 v fanout60/A (sg13g2_buf_8)
     8    0.030400    0.027401    0.091179    0.504864 v fanout60/X (sg13g2_buf_8)
                                                         net60 (net)
                      0.027401    0.000010    0.504874 v _131_/A (sg13g2_or2_1)
     6    0.022605    0.085382    0.158429    0.663302 v _131_/X (sg13g2_or2_1)
                                                         _101_ (net)
                      0.085382    0.000060    0.663362 v _280_/B1 (sg13g2_a21oi_1)
     1    0.003654    0.067885    0.084204    0.747566 ^ _280_/Y (sg13g2_a21oi_1)
                                                         net36 (net)
                      0.067885    0.000012    0.747578 ^ output36/A (sg13g2_buf_2)
     1    0.082029    0.172522    0.199488    0.947066 ^ output36/X (sg13g2_buf_2)
                                                         sine_out[9] (net)
                      0.172522    0.000586    0.947652 ^ sine_out[9] (out)
                                              0.947652   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.947652   data arrival time
---------------------------------------------------------------------------------------------
                                              2.902348   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[31] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014642    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000350    0.000175    0.000175 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.019998    0.022218    0.054416    0.054591 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022218    0.000050    0.054640 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017972    0.022340    0.064259    0.118899 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022340    0.000040    0.118940 ^ _299_/CLK (sg13g2_dfrbpq_1)
     2    0.012694    0.060321    0.192167    0.311107 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.060321    0.000041    0.311148 ^ fanout58/A (sg13g2_buf_2)
     7    0.025190    0.061560    0.113387    0.424535 ^ fanout58/X (sg13g2_buf_2)
                                                         net58 (net)
                      0.061560    0.000068    0.424603 ^ fanout57/A (sg13g2_buf_1)
     4    0.023403    0.101638    0.133961    0.558565 ^ fanout57/X (sg13g2_buf_1)
                                                         net57 (net)
                      0.101638    0.000040    0.558605 ^ _181_/B (sg13g2_and2_1)
     4    0.013629    0.068587    0.142457    0.701062 ^ _181_/X (sg13g2_and2_1)
                                                         _019_ (net)
                      0.068587    0.000017    0.701079 ^ _187_/B1 (sg13g2_o21ai_1)
     1    0.003724    0.044304    0.056845    0.757924 v _187_/Y (sg13g2_o21ai_1)
                                                         net28 (net)
                      0.044304    0.000014    0.757938 v output28/A (sg13g2_buf_2)
     1    0.083389    0.135251    0.175400    0.933338 v output28/X (sg13g2_buf_2)
                                                         sine_out[31] (net)
                      0.135257    0.000979    0.934317 v sine_out[31] (out)
                                              0.934317   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.934317   data arrival time
---------------------------------------------------------------------------------------------
                                              2.915683   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[23] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014642    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000350    0.000175    0.000175 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.019998    0.022218    0.054416    0.054591 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022218    0.000050    0.054640 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017972    0.022340    0.064259    0.118899 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022340    0.000067    0.118966 ^ _294_/CLK (sg13g2_dfrbpq_2)
     3    0.016035    0.045449    0.192826    0.311792 ^ _294_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_1.A (net)
                      0.045449    0.000027    0.311820 ^ fanout74/A (sg13g2_buf_8)
     7    0.041287    0.033707    0.084587    0.396407 ^ fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.033711    0.000358    0.396765 ^ fanout73/A (sg13g2_buf_8)
     8    0.030957    0.028643    0.074902    0.471667 ^ fanout73/X (sg13g2_buf_8)
                                                         net73 (net)
                      0.028643    0.000161    0.471827 ^ _137_/B (sg13g2_nand3_1)
     5    0.016668    0.158593    0.152076    0.623904 v _137_/Y (sg13g2_nand3_1)
                                                         _107_ (net)
                      0.158593    0.000009    0.623913 v _166_/A (sg13g2_nor2_1)
     1    0.003415    0.062707    0.092064    0.715977 ^ _166_/Y (sg13g2_nor2_1)
                                                         _010_ (net)
                      0.062707    0.000005    0.715982 ^ _167_/B (sg13g2_nor2_1)
     1    0.005256    0.034281    0.046453    0.762435 v _167_/Y (sg13g2_nor2_1)
                                                         net19 (net)
                      0.034281    0.000038    0.762473 v output19/A (sg13g2_buf_2)
     1    0.082072    0.133136    0.169369    0.931842 v output19/X (sg13g2_buf_2)
                                                         sine_out[23] (net)
                      0.133137    0.000599    0.932442 v sine_out[23] (out)
                                              0.932442   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.932442   data arrival time
---------------------------------------------------------------------------------------------
                                              2.917558   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[22] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014642    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000350    0.000175    0.000175 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.019998    0.022218    0.054416    0.054591 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022218    0.000050    0.054640 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017972    0.022340    0.064259    0.118899 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022340    0.000067    0.118966 ^ _294_/CLK (sg13g2_dfrbpq_2)
     3    0.015446    0.036563    0.188257    0.307223 v _294_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_1.A (net)
                      0.036563    0.000026    0.307250 v fanout74/A (sg13g2_buf_8)
     7    0.040209    0.029988    0.085320    0.392570 v fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.029999    0.000348    0.392918 v fanout73/A (sg13g2_buf_8)
     8    0.030342    0.026542    0.078783    0.471701 v fanout73/X (sg13g2_buf_8)
                                                         net73 (net)
                      0.026547    0.000184    0.471884 v _140_/A (sg13g2_nor2_2)
     5    0.022732    0.108564    0.107274    0.579159 ^ _140_/Y (sg13g2_nor2_2)
                                                         _109_ (net)
                      0.108564    0.000047    0.579205 ^ _152_/B (sg13g2_nor2_2)
     4    0.013558    0.045631    0.068690    0.647895 v _152_/Y (sg13g2_nor2_2)
                                                         _118_ (net)
                      0.045631    0.000010    0.647906 v _165_/A2 (sg13g2_a21oi_1)
     1    0.003381    0.057260    0.078877    0.726782 ^ _165_/Y (sg13g2_a21oi_1)
                                                         net18 (net)
                      0.057260    0.000008    0.726790 ^ output18/A (sg13g2_buf_2)
     1    0.081998    0.172450    0.194211    0.921001 ^ output18/X (sg13g2_buf_2)
                                                         sine_out[22] (net)
                      0.172501    0.000576    0.921578 ^ sine_out[22] (out)
                                              0.921578   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.921578   data arrival time
---------------------------------------------------------------------------------------------
                                              2.928422   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[12] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014642    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000350    0.000175    0.000175 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.019998    0.022218    0.054416    0.054591 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022218    0.000050    0.054640 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017972    0.022340    0.064259    0.118899 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022340    0.000024    0.118924 ^ _298_/CLK (sg13g2_dfrbpq_1)
     2    0.012255    0.045894    0.183620    0.302543 v _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.045894    0.000037    0.302580 v fanout61/A (sg13g2_buf_2)
     5    0.028480    0.055814    0.110621    0.413201 v fanout61/X (sg13g2_buf_2)
                                                         net61 (net)
                      0.055817    0.000484    0.413685 v fanout60/A (sg13g2_buf_8)
     8    0.030400    0.027401    0.091179    0.504864 v fanout60/X (sg13g2_buf_8)
                                                         net60 (net)
                      0.027401    0.000137    0.505001 v _130_/A (sg13g2_nor2_1)
     2    0.011325    0.108537    0.105338    0.610339 ^ _130_/Y (sg13g2_nor2_1)
                                                         _100_ (net)
                      0.108537    0.000023    0.610361 ^ _284_/A (sg13g2_and2_1)
     1    0.006863    0.042339    0.120013    0.730375 ^ _284_/X (sg13g2_and2_1)
                                                         net7 (net)
                      0.042339    0.000073    0.730447 ^ output7/A (sg13g2_buf_2)
     1    0.082215    0.172971    0.187111    0.917559 ^ output7/X (sg13g2_buf_2)
                                                         sine_out[12] (net)
                      0.172974    0.000634    0.918192 ^ sine_out[12] (out)
                                              0.918192   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.918192   data arrival time
---------------------------------------------------------------------------------------------
                                              2.931808   slack (MET)


Startpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[20] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014642    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000350    0.000175    0.000175 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.019998    0.022218    0.054416    0.054591 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022218    0.000041    0.054631 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019564    0.023053    0.064883    0.119514 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023053    0.000049    0.119563 ^ _296_/CLK (sg13g2_dfrbpq_1)
     1    0.008986    0.036319    0.175974    0.295537 v _296_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_3.A (net)
                      0.036319    0.000018    0.295554 v fanout70/A (sg13g2_buf_8)
     5    0.027032    0.025666    0.080627    0.376181 v fanout70/X (sg13g2_buf_8)
                                                         net70 (net)
                      0.025666    0.000237    0.376418 v fanout69/A (sg13g2_buf_8)
     8    0.034380    0.027735    0.078105    0.454523 v fanout69/X (sg13g2_buf_8)
                                                         net69 (net)
                      0.027735    0.000146    0.454669 v _125_/A (sg13g2_inv_2)
     3    0.018603    0.044965    0.046442    0.501111 ^ _125_/Y (sg13g2_inv_2)
                                                         _098_ (net)
                      0.044965    0.000005    0.501116 ^ _161_/A (sg13g2_nand2_1)
     3    0.012904    0.085736    0.091100    0.592216 v _161_/Y (sg13g2_nand2_1)
                                                         _124_ (net)
                      0.085759    0.000096    0.592313 v _162_/A2 (sg13g2_a21oi_1)
     1    0.004032    0.064133    0.097585    0.689898 ^ _162_/Y (sg13g2_a21oi_1)
                                                         net16 (net)
                      0.064133    0.000017    0.689915 ^ output16/A (sg13g2_buf_2)
     1    0.081911    0.172277    0.197499    0.887414 ^ output16/X (sg13g2_buf_2)
                                                         sine_out[20] (net)
                      0.172277    0.000549    0.887963 ^ sine_out[20] (out)
                                              0.887963   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.887963   data arrival time
---------------------------------------------------------------------------------------------
                                              2.962037   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[16] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014642    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000350    0.000175    0.000175 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.019998    0.022218    0.054416    0.054591 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022218    0.000050    0.054640 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017972    0.022340    0.064259    0.118899 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022340    0.000011    0.118911 ^ _297_/CLK (sg13g2_dfrbpq_1)
     2    0.014579    0.052780    0.189316    0.308227 v _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.052780    0.000011    0.308238 v fanout68/A (sg13g2_buf_8)
     6    0.031402    0.027628    0.090035    0.398273 v fanout68/X (sg13g2_buf_8)
                                                         net68 (net)
                      0.027628    0.000200    0.398473 v _142_/A (sg13g2_or2_1)
     7    0.027953    0.098115    0.171255    0.569728 v _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.098115    0.000155    0.569883 v _148_/A2 (sg13g2_a21oi_1)
     1    0.004876    0.071307    0.107105    0.676988 ^ _148_/Y (sg13g2_a21oi_1)
                                                         net11 (net)
                      0.071307    0.000031    0.677019 ^ output11/A (sg13g2_buf_2)
     1    0.081812    0.172085    0.200921    0.877939 ^ output11/X (sg13g2_buf_2)
                                                         sine_out[16] (net)
                      0.172085    0.000518    0.878457 ^ sine_out[16] (out)
                                              0.878457   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.878457   data arrival time
---------------------------------------------------------------------------------------------
                                              2.971543   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014642    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000350    0.000175    0.000175 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.019998    0.022218    0.054416    0.054591 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022218    0.000041    0.054631 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019564    0.023053    0.064883    0.119514 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023053    0.000025    0.119539 ^ _293_/CLK (sg13g2_dfrbpq_1)
     1    0.001999    0.020995    0.161369    0.280908 ^ _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.020995    0.000003    0.280912 ^ hold2/A (sg13g2_dlygate4sd3_1)
     1    0.009060    0.058099    0.374331    0.655243 ^ hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.058099    0.000011    0.655254 ^ fanout76/A (sg13g2_buf_8)
     7    0.038676    0.033096    0.089811    0.745065 ^ fanout76/X (sg13g2_buf_8)
                                                         net76 (net)
                      0.033097    0.000243    0.745308 ^ _128_/A (sg13g2_inv_2)
     5    0.020727    0.039088    0.046063    0.791371 v _128_/Y (sg13g2_inv_2)
                                                         DPATH.SUM.ha_0.S (net)
                      0.039088    0.000089    0.791460 v _193_/A1 (sg13g2_o21ai_1)
     2    0.009995    0.138466    0.137700    0.929160 ^ _193_/Y (sg13g2_o21ai_1)
                                                         _026_ (net)
                      0.138466    0.000007    0.929167 ^ _197_/A1 (sg13g2_a21oi_1)
     2    0.011700    0.100806    0.134718    1.063886 v _197_/Y (sg13g2_a21oi_1)
                                                         _029_ (net)
                      0.100806    0.000055    1.063940 v _203_/A1 (sg13g2_o21ai_1)
     2    0.010261    0.141431    0.162998    1.226938 ^ _203_/Y (sg13g2_o21ai_1)
                                                         _034_ (net)
                      0.141431    0.000051    1.226989 ^ _207_/A2 (sg13g2_a21oi_1)
     2    0.009290    0.085768    0.124507    1.351496 v _207_/Y (sg13g2_a21oi_1)
                                                         _037_ (net)
                      0.085768    0.000023    1.351519 v _209_/A2 (sg13g2_o21ai_1)
     1    0.006827    0.110864    0.126273    1.477792 ^ _209_/Y (sg13g2_o21ai_1)
                                                         _038_ (net)
                      0.110864    0.000027    1.477818 ^ _211_/A (sg13g2_xnor2_1)
     1    0.002682    0.062893    0.113010    1.590828 ^ _211_/Y (sg13g2_xnor2_1)
                                                         DPATH.SUM.fa_6.S (net)
                      0.062893    0.000009    1.590837 ^ _299_/D (sg13g2_dfrbpq_1)
                                              1.590837   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.014642    0.000000    0.000000    5.000000 ^ clk (in)
                                                         clk (net)
                      0.000350    0.000175    5.000175 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.019998    0.022218    0.054416    5.054591 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022218    0.000050    5.054640 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017972    0.022340    0.064259    5.118899 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022340    0.000040    5.118940 ^ _299_/CLK (sg13g2_dfrbpq_1)
                                 -0.150000    4.968940   clock uncertainty
                                  0.000000    4.968940   clock reconvergence pessimism
                                 -0.126324    4.842615   library setup time
                                              4.842615   data required time
---------------------------------------------------------------------------------------------
                                              4.842615   data required time
                                             -1.590837   data arrival time
---------------------------------------------------------------------------------------------
                                              3.251778   slack (MET)


Startpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: signB (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014642    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000350    0.000175    0.000175 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.019998    0.022218    0.054416    0.054591 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022218    0.000041    0.054631 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019564    0.023053    0.064883    0.119514 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023053    0.000051    0.119565 ^ _300_/CLK (sg13g2_dfrbpq_1)
     3    0.010066    0.039466    0.178602    0.298167 v _300_/Q (sg13g2_dfrbpq_1)
                                                         net2 (net)
                      0.039466    0.000041    0.298207 v _127_/A (sg13g2_inv_1)
     1    0.008278    0.043784    0.048596    0.346803 ^ _127_/Y (sg13g2_inv_1)
                                                         net3 (net)
                      0.043784    0.000110    0.346913 ^ output3/A (sg13g2_buf_2)
     1    0.080875    0.170171    0.186212    0.533126 ^ output3/X (sg13g2_buf_2)
                                                         signB (net)
                      0.170218    0.000263    0.533388 ^ signB (out)
                                              0.533388   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.533388   data arrival time
---------------------------------------------------------------------------------------------
                                              3.316612   slack (MET)


Startpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sign (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014642    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000350    0.000175    0.000175 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.019998    0.022218    0.054416    0.054591 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022218    0.000041    0.054631 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019564    0.023053    0.064883    0.119514 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023053    0.000051    0.119565 ^ _300_/CLK (sg13g2_dfrbpq_1)
     3    0.010220    0.050874    0.185301    0.304866 ^ _300_/Q (sg13g2_dfrbpq_1)
                                                         net2 (net)
                      0.050874    0.000061    0.304927 ^ output2/A (sg13g2_buf_2)
     1    0.080709    0.169818    0.189514    0.494440 ^ output2/X (sg13g2_buf_2)
                                                         sign (net)
                      0.169818    0.000216    0.494656 ^ sign (out)
                                              0.494656   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.494656   data arrival time
---------------------------------------------------------------------------------------------
                                              3.355344   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014642    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000350    0.000175    0.000175 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.019998    0.022218    0.054416    0.054591 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022218    0.000041    0.054631 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019564    0.023053    0.064883    0.119514 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023053    0.000025    0.119539 ^ _293_/CLK (sg13g2_dfrbpq_1)
     1    0.001999    0.020995    0.161369    0.280908 ^ _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.020995    0.000003    0.280912 ^ hold2/A (sg13g2_dlygate4sd3_1)
     1    0.009060    0.058099    0.374331    0.655243 ^ hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.058099    0.000011    0.655254 ^ fanout76/A (sg13g2_buf_8)
     7    0.038676    0.033096    0.089811    0.745065 ^ fanout76/X (sg13g2_buf_8)
                                                         net76 (net)
                      0.033097    0.000243    0.745308 ^ _128_/A (sg13g2_inv_2)
     5    0.020727    0.039088    0.046063    0.791371 v _128_/Y (sg13g2_inv_2)
                                                         DPATH.SUM.ha_0.S (net)
                      0.039088    0.000089    0.791460 v _193_/A1 (sg13g2_o21ai_1)
     2    0.009995    0.138466    0.137700    0.929160 ^ _193_/Y (sg13g2_o21ai_1)
                                                         _026_ (net)
                      0.138466    0.000007    0.929167 ^ _197_/A1 (sg13g2_a21oi_1)
     2    0.011700    0.100806    0.134718    1.063886 v _197_/Y (sg13g2_a21oi_1)
                                                         _029_ (net)
                      0.100806    0.000055    1.063940 v _203_/A1 (sg13g2_o21ai_1)
     2    0.010261    0.141431    0.162998    1.226938 ^ _203_/Y (sg13g2_o21ai_1)
                                                         _034_ (net)
                      0.141431    0.000051    1.226989 ^ _207_/A2 (sg13g2_a21oi_1)
     2    0.009290    0.085768    0.124507    1.351496 v _207_/Y (sg13g2_a21oi_1)
                                                         _037_ (net)
                      0.085768    0.000022    1.351519 v _208_/B (sg13g2_xor2_1)
     1    0.001796    0.048969    0.110053    1.461571 v _208_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_5.S (net)
                      0.048969    0.000002    1.461573 v _298_/D (sg13g2_dfrbpq_1)
                                              1.461573   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.014642    0.000000    0.000000    5.000000 ^ clk (in)
                                                         clk (net)
                      0.000350    0.000175    5.000175 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.019998    0.022218    0.054416    5.054591 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022218    0.000050    5.054640 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017972    0.022340    0.064259    5.118899 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022340    0.000024    5.118924 ^ _298_/CLK (sg13g2_dfrbpq_1)
                                 -0.150000    4.968924   clock uncertainty
                                  0.000000    4.968924   clock reconvergence pessimism
                                 -0.122463    4.846460   library setup time
                                              4.846460   data required time
---------------------------------------------------------------------------------------------
                                              4.846460   data required time
                                             -1.461573   data arrival time
---------------------------------------------------------------------------------------------
                                              3.384887   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014642    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000350    0.000175    0.000175 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.019998    0.022218    0.054416    0.054591 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022218    0.000041    0.054631 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019564    0.023053    0.064883    0.119514 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023053    0.000025    0.119539 ^ _293_/CLK (sg13g2_dfrbpq_1)
     1    0.001999    0.020995    0.161369    0.280908 ^ _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.020995    0.000003    0.280912 ^ hold2/A (sg13g2_dlygate4sd3_1)
     1    0.009060    0.058099    0.374331    0.655243 ^ hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.058099    0.000011    0.655254 ^ fanout76/A (sg13g2_buf_8)
     7    0.038676    0.033096    0.089811    0.745065 ^ fanout76/X (sg13g2_buf_8)
                                                         net76 (net)
                      0.033097    0.000243    0.745308 ^ _128_/A (sg13g2_inv_2)
     5    0.020727    0.039088    0.046063    0.791371 v _128_/Y (sg13g2_inv_2)
                                                         DPATH.SUM.ha_0.S (net)
                      0.039088    0.000089    0.791460 v _193_/A1 (sg13g2_o21ai_1)
     2    0.009995    0.138466    0.137700    0.929160 ^ _193_/Y (sg13g2_o21ai_1)
                                                         _026_ (net)
                      0.138466    0.000007    0.929167 ^ _197_/A1 (sg13g2_a21oi_1)
     2    0.011700    0.100806    0.134718    1.063886 v _197_/Y (sg13g2_a21oi_1)
                                                         _029_ (net)
                      0.100806    0.000055    1.063940 v _203_/A1 (sg13g2_o21ai_1)
     2    0.010261    0.141431    0.162998    1.226938 ^ _203_/Y (sg13g2_o21ai_1)
                                                         _034_ (net)
                      0.141431    0.000042    1.226981 ^ _204_/B (sg13g2_xor2_1)
     1    0.001918    0.050986    0.123866    1.350847 ^ _204_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_4.S (net)
                      0.050986    0.000003    1.350850 ^ _297_/D (sg13g2_dfrbpq_1)
                                              1.350850   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.014642    0.000000    0.000000    5.000000 ^ clk (in)
                                                         clk (net)
                      0.000350    0.000175    5.000175 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.019998    0.022218    0.054416    5.054591 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022218    0.000050    5.054640 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017972    0.022340    0.064259    5.118899 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022340    0.000012    5.118911 ^ _297_/CLK (sg13g2_dfrbpq_1)
                                 -0.150000    4.968911   clock uncertainty
                                  0.000000    4.968911   clock reconvergence pessimism
                                 -0.122456    4.846455   library setup time
                                              4.846455   data required time
---------------------------------------------------------------------------------------------
                                              4.846455   data required time
                                             -1.350850   data arrival time
---------------------------------------------------------------------------------------------
                                              3.495605   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014642    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000350    0.000175    0.000175 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.019998    0.022218    0.054416    0.054591 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022218    0.000041    0.054631 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019564    0.023053    0.064883    0.119514 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023053    0.000025    0.119539 ^ _293_/CLK (sg13g2_dfrbpq_1)
     1    0.001999    0.020995    0.161369    0.280908 ^ _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.020995    0.000003    0.280912 ^ hold2/A (sg13g2_dlygate4sd3_1)
     1    0.009060    0.058099    0.374331    0.655243 ^ hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.058099    0.000011    0.655254 ^ fanout76/A (sg13g2_buf_8)
     7    0.038676    0.033096    0.089811    0.745065 ^ fanout76/X (sg13g2_buf_8)
                                                         net76 (net)
                      0.033097    0.000243    0.745308 ^ _128_/A (sg13g2_inv_2)
     5    0.020727    0.039088    0.046063    0.791371 v _128_/Y (sg13g2_inv_2)
                                                         DPATH.SUM.ha_0.S (net)
                      0.039088    0.000089    0.791460 v _193_/A1 (sg13g2_o21ai_1)
     2    0.009995    0.138466    0.137700    0.929160 ^ _193_/Y (sg13g2_o21ai_1)
                                                         _026_ (net)
                      0.138466    0.000007    0.929167 ^ _197_/A1 (sg13g2_a21oi_1)
     2    0.011700    0.100806    0.134718    1.063886 v _197_/Y (sg13g2_a21oi_1)
                                                         _029_ (net)
                      0.100806    0.000065    1.063950 v _200_/A (sg13g2_xor2_1)
     1    0.002047    0.051491    0.120565    1.184515 v _200_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_3.S (net)
                      0.051491    0.000004    1.184519 v _296_/D (sg13g2_dfrbpq_1)
                                              1.184519   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.014642    0.000000    0.000000    5.000000 ^ clk (in)
                                                         clk (net)
                      0.000350    0.000175    5.000175 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.019998    0.022218    0.054416    5.054591 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022218    0.000041    5.054632 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019564    0.023053    0.064883    5.119514 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023053    0.000049    5.119563 ^ _296_/CLK (sg13g2_dfrbpq_1)
                                 -0.150000    4.969563   clock uncertainty
                                  0.000000    4.969563   clock reconvergence pessimism
                                 -0.123190    4.846373   library setup time
                                              4.846373   data required time
---------------------------------------------------------------------------------------------
                                              4.846373   data required time
                                             -1.184519   data arrival time
---------------------------------------------------------------------------------------------
                                              3.661854   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014642    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000350    0.000175    0.000175 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.019998    0.022218    0.054416    0.054591 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022218    0.000050    0.054640 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017972    0.022340    0.064259    0.118899 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022340    0.000011    0.118911 ^ _297_/CLK (sg13g2_dfrbpq_1)
     2    0.014579    0.052780    0.189316    0.308227 v _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.052780    0.000011    0.308238 v fanout68/A (sg13g2_buf_8)
     6    0.031402    0.027628    0.090035    0.398273 v fanout68/X (sg13g2_buf_8)
                                                         net68 (net)
                      0.027628    0.000200    0.398473 v _142_/A (sg13g2_or2_1)
     7    0.027953    0.098115    0.171255    0.569728 v _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.098115    0.000239    0.569967 v _143_/B (sg13g2_nor2_1)
     2    0.008355    0.098613    0.106259    0.676226 ^ _143_/Y (sg13g2_nor2_1)
                                                         _112_ (net)
                      0.098613    0.000032    0.676259 ^ _144_/B (sg13g2_nand2_1)
     2    0.006500    0.063941    0.086043    0.762302 v _144_/Y (sg13g2_nand2_1)
                                                         _113_ (net)
                      0.063941    0.000010    0.762312 v _212_/B (sg13g2_nor2_1)
     2    0.009672    0.100387    0.102793    0.865105 ^ _212_/Y (sg13g2_nor2_1)
                                                         net26 (net)
                      0.100387    0.000050    0.865155 ^ _213_/C (sg13g2_nand3_1)
     2    0.009463    0.104929    0.137122    1.002277 v _213_/Y (sg13g2_nand3_1)
                                                         _040_ (net)
                      0.104929    0.000032    1.002309 v _214_/B (sg13g2_xnor2_1)
     1    0.002230    0.036888    0.111346    1.113656 v _214_/Y (sg13g2_xnor2_1)
                                                         CTRL.P1 (net)
                      0.036888    0.000005    1.113661 v _300_/D (sg13g2_dfrbpq_1)
                                              1.113661   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.014642    0.000000    0.000000    5.000000 ^ clk (in)
                                                         clk (net)
                      0.000350    0.000175    5.000175 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.019998    0.022218    0.054416    5.054591 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022218    0.000041    5.054632 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019564    0.023053    0.064883    5.119514 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023053    0.000051    5.119565 ^ _300_/CLK (sg13g2_dfrbpq_1)
                                 -0.150000    4.969565   clock uncertainty
                                  0.000000    4.969565   clock reconvergence pessimism
                                 -0.117929    4.851635   library setup time
                                              4.851635   data required time
---------------------------------------------------------------------------------------------
                                              4.851635   data required time
                                             -1.113661   data arrival time
---------------------------------------------------------------------------------------------
                                              3.737975   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014642    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000350    0.000175    0.000175 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.019998    0.022218    0.054416    0.054591 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022218    0.000050    0.054640 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017972    0.022340    0.064259    0.118899 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022340    0.000011    0.118911 ^ _297_/CLK (sg13g2_dfrbpq_1)
     2    0.014579    0.052780    0.189316    0.308227 v _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.052780    0.000011    0.308238 v fanout68/A (sg13g2_buf_8)
     6    0.031402    0.027628    0.090035    0.398273 v fanout68/X (sg13g2_buf_8)
                                                         net68 (net)
                      0.027628    0.000200    0.398473 v _142_/A (sg13g2_or2_1)
     7    0.027953    0.098115    0.171255    0.569728 v _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.098115    0.000239    0.569967 v _143_/B (sg13g2_nor2_1)
     2    0.008355    0.098613    0.106259    0.676226 ^ _143_/Y (sg13g2_nor2_1)
                                                         _112_ (net)
                      0.098613    0.000032    0.676259 ^ _144_/B (sg13g2_nand2_1)
     2    0.006500    0.063941    0.086043    0.762302 v _144_/Y (sg13g2_nand2_1)
                                                         _113_ (net)
                      0.063941    0.000010    0.762312 v _212_/B (sg13g2_nor2_1)
     2    0.009672    0.100387    0.102793    0.865105 ^ _212_/Y (sg13g2_nor2_1)
                                                         net26 (net)
                      0.100387    0.000050    0.865155 ^ _213_/C (sg13g2_nand3_1)
     2    0.009463    0.104929    0.137122    1.002277 v _213_/Y (sg13g2_nand3_1)
                                                         _040_ (net)
                      0.104929    0.000018    1.002295 v _218_/B1 (sg13g2_o21ai_1)
     1    0.003333    0.071316    0.061733    1.064028 ^ _218_/Y (sg13g2_o21ai_1)
                                                         _044_ (net)
                      0.071316    0.000005    1.064033 ^ _219_/A (sg13g2_inv_1)
     1    0.002302    0.023705    0.037319    1.101352 v _219_/Y (sg13g2_inv_1)
                                                         CTRL.P0 (net)
                      0.023705    0.000006    1.101358 v _301_/D (sg13g2_dfrbpq_1)
                                              1.101358   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.014642    0.000000    0.000000    5.000000 ^ clk (in)
                                                         clk (net)
                      0.000350    0.000175    5.000175 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.019998    0.022218    0.054416    5.054591 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022218    0.000041    5.054632 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019564    0.023053    0.064883    5.119514 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023053    0.000041    5.119555 ^ _301_/CLK (sg13g2_dfrbpq_1)
                                 -0.150000    4.969555   clock uncertainty
                                  0.000000    4.969555   clock reconvergence pessimism
                                 -0.113180    4.856375   library setup time
                                              4.856375   data required time
---------------------------------------------------------------------------------------------
                                              4.856375   data required time
                                             -1.101358   data arrival time
---------------------------------------------------------------------------------------------
                                              3.755017   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014642    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000350    0.000175    0.000175 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.019998    0.022218    0.054416    0.054591 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022218    0.000041    0.054631 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019564    0.023053    0.064883    0.119514 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023053    0.000025    0.119539 ^ _293_/CLK (sg13g2_dfrbpq_1)
     1    0.001999    0.020995    0.161369    0.280908 ^ _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.020995    0.000003    0.280912 ^ hold2/A (sg13g2_dlygate4sd3_1)
     1    0.009060    0.058099    0.374331    0.655243 ^ hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.058099    0.000011    0.655254 ^ fanout76/A (sg13g2_buf_8)
     7    0.038676    0.033096    0.089811    0.745065 ^ fanout76/X (sg13g2_buf_8)
                                                         net76 (net)
                      0.033097    0.000243    0.745308 ^ _128_/A (sg13g2_inv_2)
     5    0.020727    0.039088    0.046063    0.791371 v _128_/Y (sg13g2_inv_2)
                                                         DPATH.SUM.ha_0.S (net)
                      0.039088    0.000089    0.791460 v _193_/A1 (sg13g2_o21ai_1)
     2    0.009995    0.138466    0.137700    0.929160 ^ _193_/Y (sg13g2_o21ai_1)
                                                         _026_ (net)
                      0.138466    0.000030    0.929190 ^ _196_/A (sg13g2_xor2_1)
     1    0.003466    0.065158    0.136792    1.065982 ^ _196_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_2.S (net)
                      0.065158    0.000019    1.066001 ^ _295_/D (sg13g2_dfrbpq_1)
                                              1.066001   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.014642    0.000000    0.000000    5.000000 ^ clk (in)
                                                         clk (net)
                      0.000350    0.000175    5.000175 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.019998    0.022218    0.054416    5.054591 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022218    0.000041    5.054632 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019564    0.023053    0.064883    5.119514 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023053    0.000011    5.119525 ^ _295_/CLK (sg13g2_dfrbpq_1)
                                 -0.150000    4.969525   clock uncertainty
                                  0.000000    4.969525   clock reconvergence pessimism
                                 -0.126954    4.842571   library setup time
                                              4.842571   data required time
---------------------------------------------------------------------------------------------
                                              4.842571   data required time
                                             -1.066001   data arrival time
---------------------------------------------------------------------------------------------
                                              3.776570   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014642    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000350    0.000175    0.000175 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.019998    0.022218    0.054416    0.054591 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022218    0.000041    0.054631 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019564    0.023053    0.064883    0.119514 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023053    0.000025    0.119539 ^ _293_/CLK (sg13g2_dfrbpq_1)
     1    0.002037    0.017263    0.158969    0.278508 v _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.017263    0.000003    0.278512 v hold2/A (sg13g2_dlygate4sd3_1)
     1    0.008774    0.055105    0.385304    0.663815 v hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.055105    0.000011    0.663826 v fanout76/A (sg13g2_buf_8)
     7    0.037502    0.029690    0.093331    0.757157 v fanout76/X (sg13g2_buf_8)
                                                         net76 (net)
                      0.029690    0.000057    0.757214 v _192_/A (sg13g2_xnor2_1)
     1    0.002241    0.036194    0.081607    0.838821 v _192_/Y (sg13g2_xnor2_1)
                                                         DPATH.SUM.fa_1.S (net)
                      0.036194    0.000005    0.838826 v _294_/D (sg13g2_dfrbpq_2)
                                              0.838826   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.014642    0.000000    0.000000    5.000000 ^ clk (in)
                                                         clk (net)
                      0.000350    0.000175    5.000175 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.019998    0.022218    0.054416    5.054591 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022218    0.000050    5.054640 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017972    0.022340    0.064259    5.118899 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022340    0.000067    5.118966 ^ _294_/CLK (sg13g2_dfrbpq_2)
                                 -0.150000    4.968966   clock uncertainty
                                  0.000000    4.968966   clock reconvergence pessimism
                                 -0.117861    4.851105   library setup time
                                              4.851105   data required time
---------------------------------------------------------------------------------------------
                                              4.851105   data required time
                                             -0.838826   data arrival time
---------------------------------------------------------------------------------------------
                                              4.012279   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014642    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000350    0.000175    0.000175 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.019998    0.022218    0.054416    0.054591 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022218    0.000041    0.054631 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019564    0.023053    0.064883    0.119514 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023053    0.000025    0.119539 ^ _293_/CLK (sg13g2_dfrbpq_1)
     1    0.002037    0.017263    0.158969    0.278508 v _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.017263    0.000003    0.278512 v hold2/A (sg13g2_dlygate4sd3_1)
     1    0.008774    0.055105    0.385304    0.663815 v hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.055105    0.000011    0.663826 v fanout76/A (sg13g2_buf_8)
     7    0.037502    0.029690    0.093331    0.757157 v fanout76/X (sg13g2_buf_8)
                                                         net76 (net)
                      0.029690    0.000234    0.757391 v _128_/A (sg13g2_inv_2)
     5    0.020963    0.049965    0.050644    0.808035 ^ _128_/Y (sg13g2_inv_2)
                                                         DPATH.SUM.ha_0.S (net)
                      0.049965    0.000030    0.808065 ^ _293_/D (sg13g2_dfrbpq_1)
                                              0.808065   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.014642    0.000000    0.000000    5.000000 ^ clk (in)
                                                         clk (net)
                      0.000350    0.000175    5.000175 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.019998    0.022218    0.054416    5.054591 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022218    0.000041    5.054632 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019564    0.023053    0.064883    5.119514 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023053    0.000025    5.119539 ^ _293_/CLK (sg13g2_dfrbpq_1)
                                 -0.150000    4.969539   clock uncertainty
                                  0.000000    4.969539   clock reconvergence pessimism
                                 -0.122019    4.847520   library setup time
                                              4.847520   data required time
---------------------------------------------------------------------------------------------
                                              4.847520   data required time
                                             -0.808065   data arrival time
---------------------------------------------------------------------------------------------
                                              4.039455   slack (MET)



%OL_END_REPORT
%OL_CREATE_REPORT checks.rpt

===========================================================================
report_checks -unconstrained
===========================================================================
======================= nom_typ_1p20V_25C Corner ===================================

Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[0] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014642    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000350    0.000175    0.000175 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.019998    0.022218    0.054416    0.054591 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022218    0.000041    0.054631 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019564    0.023053    0.064883    0.119514 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023053    0.000025    0.119539 ^ _293_/CLK (sg13g2_dfrbpq_1)
     1    0.002037    0.017263    0.158969    0.278508 v _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.017263    0.000003    0.278512 v hold2/A (sg13g2_dlygate4sd3_1)
     1    0.008774    0.055105    0.385304    0.663815 v hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.055105    0.000011    0.663826 v fanout76/A (sg13g2_buf_8)
     7    0.037502    0.029690    0.093331    0.757157 v fanout76/X (sg13g2_buf_8)
                                                         net76 (net)
                      0.029690    0.000181    0.757338 v fanout75/A (sg13g2_buf_8)
     8    0.031887    0.027046    0.079194    0.836532 v fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.027046    0.000159    0.836691 v _146_/A2 (sg13g2_o21ai_1)
     4    0.017892    0.209320    0.181238    1.017929 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.209320    0.000024    1.017953 ^ _234_/A2 (sg13g2_a21oi_1)
     2    0.007421    0.084524    0.132584    1.150537 v _234_/Y (sg13g2_a21oi_1)
                                                         _059_ (net)
                      0.084524    0.000009    1.150546 v _235_/A2 (sg13g2_o21ai_1)
     1    0.003261    0.078101    0.099807    1.250353 ^ _235_/Y (sg13g2_o21ai_1)
                                                         _060_ (net)
                      0.078101    0.000008    1.250361 ^ _239_/B (sg13g2_and3_1)
     1    0.003550    0.034970    0.131160    1.381521 ^ _239_/X (sg13g2_and3_1)
                                                         _064_ (net)
                      0.034970    0.000005    1.381526 ^ _256_/A2 (sg13g2_a22oi_1)
     1    0.005661    0.075784    0.074777    1.456303 v _256_/Y (sg13g2_a22oi_1)
                                                         net4 (net)
                      0.075784    0.000047    1.456350 v output4/A (sg13g2_buf_2)
     1    0.083437    0.135441    0.190638    1.646989 v output4/X (sg13g2_buf_2)
                                                         sine_out[0] (net)
                      0.135446    0.001002    1.647990 v sine_out[0] (out)
                                              1.647990   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.647990   data arrival time
---------------------------------------------------------------------------------------------
                                              2.202010   slack (MET)




===========================================================================
report_checks --slack_max -0.01
============================================================================
======================= nom_typ_1p20V_25C Corner ===================================

No paths found.


===========================================================================
 report_check_types -max_slew -max_cap -max_fanout -violators
============================================================================
======================= nom_typ_1p20V_25C Corner ===================================



===========================================================================
report_parasitic_annotation -report_unannotated
============================================================================
Found 1 unannotated drivers.
 clkload0/Y
Found 0 partially unannotated drivers.

===========================================================================
max slew violation count 0
Writing metric design__max_slew_violation__count__corner:nom_typ_1p20V_25C: 0
max fanout violation count 0
Writing metric design__max_fanout_violation__count__corner:nom_typ_1p20V_25C: 0
max cap violation count 0
Writing metric design__max_cap_violation__count__corner:nom_typ_1p20V_25C: 0
============================================================================

===========================================================================
check_setup -verbose -unconstrained_endpoints -multiple_clock -no_clock -no_input_delay -loops -generated_clocks
===========================================================================
%OL_END_REPORT
%OL_CREATE_REPORT power.rpt

===========================================================================
 report_power
============================================================================
======================= nom_typ_1p20V_25C Corner ===================================

Group                    Internal    Switching      Leakage        Total
                            Power        Power        Power        Power (Watts)
------------------------------------------------------------------------
Sequential           9.430843e-05 0.000000e+00 4.462118e-09 9.431289e-05  59.9%
Combinational        6.020378e-07 1.306781e-06 4.092006e-08 1.949739e-06   1.2%
Clock                4.461271e-05 1.656968e-05 2.141074e-09 6.118452e-05  38.9%
Macro                0.000000e+00 0.000000e+00 0.000000e+00 0.000000e+00   0.0%
Pad                  0.000000e+00 0.000000e+00 0.000000e+00 0.000000e+00   0.0%
------------------------------------------------------------------------
Total                1.395232e-04 1.787646e-05 4.752324e-08 1.574472e-04 100.0%
                            88.6%        11.4%         0.0%
Writing metric power__internal__total: 0.000139523166581057
Writing metric power__switching__total: 1.787646033335477e-5
Writing metric power__leakage__total: 4.752324045398382e-8
Writing metric power__total: 0.00015744715346954763

%OL_END_REPORT
%OL_CREATE_REPORT skew.min.rpt

===========================================================================
Clock Skew (Hold)
============================================================================
Writing metric clock__skew__worst_hold__corner:nom_typ_1p20V_25C: -0.15065431273362562
======================= nom_typ_1p20V_25C Corner ===================================

Clock clk
0.118911 source latency _297_/CLK ^
-0.119565 target latency _300_/CLK ^
-0.150000 clock uncertainty
0.000000 CRPR
--------------
-0.150654 hold skew

%OL_END_REPORT
%OL_CREATE_REPORT skew.max.rpt

===========================================================================
Clock Skew (Setup)
============================================================================
Writing metric clock__skew__worst_setup__corner:nom_typ_1p20V_25C: 0.150652189432031
======================= nom_typ_1p20V_25C Corner ===================================

Clock clk
0.119563 source latency _296_/CLK ^
-0.118911 target latency _297_/CLK ^
0.150000 clock uncertainty
0.000000 CRPR
--------------
0.150652 setup skew

%OL_END_REPORT
%OL_CREATE_REPORT ws.min.rpt

===========================================================================
Worst Slack (Hold)
============================================================================
Writing metric timing__hold__ws__corner:nom_typ_1p20V_25C: 0.27078409725376335
nom_typ_1p20V_25C: 0.27078409725376335
%OL_END_REPORT
%OL_CREATE_REPORT ws.max.rpt

===========================================================================
Worst Slack (Setup)
============================================================================
Writing metric timing__setup__ws__corner:nom_typ_1p20V_25C: 2.2020097479804766
nom_typ_1p20V_25C: 2.2020097479804766
%OL_END_REPORT
%OL_CREATE_REPORT tns.min.rpt

===========================================================================
Total Negative Slack (Hold)
============================================================================
Writing metric timing__hold__tns__corner:nom_typ_1p20V_25C: 0.0
nom_typ_1p20V_25C: 0.0
%OL_END_REPORT
%OL_CREATE_REPORT tns.max.rpt

===========================================================================
Total Negative Slack (Setup)
============================================================================
Writing metric timing__setup__tns__corner:nom_typ_1p20V_25C: 0.0
nom_typ_1p20V_25C: 0.0
%OL_END_REPORT
%OL_CREATE_REPORT wns.min.rpt

===========================================================================
Worst Negative Slack (Hold)
============================================================================
Writing metric timing__hold__wns__corner:nom_typ_1p20V_25C: 0
nom_typ_1p20V_25C: 0
%OL_END_REPORT
%OL_CREATE_REPORT wns.max.rpt

===========================================================================
Worst Negative Slack (Setup)
============================================================================
Writing metric timing__setup__wns__corner:nom_typ_1p20V_25C: 0.0
nom_typ_1p20V_25C: 0.0
%OL_END_REPORT
%OL_CREATE_REPORT violator_list.rpt

===========================================================================
Violator List
============================================================================
Writing metric timing__hold_vio__count__corner:nom_typ_1p20V_25C: 0
Writing metric timing__hold_r2r__ws__corner:nom_typ_1p20V_25C: 0.270784
Writing metric timing__hold_r2r_vio__count__corner:nom_typ_1p20V_25C: 0
Writing metric timing__setup_vio__count__corner:nom_typ_1p20V_25C: 0
Writing metric timing__setup_r2r__ws__corner:nom_typ_1p20V_25C: 3.251778
Writing metric timing__setup_r2r_vio__count__corner:nom_typ_1p20V_25C: 0
%OL_END_REPORT
%OL_CREATE_REPORT unpropagated.rpt
%OL_END_REPORT
%OL_CREATE_REPORT clock.rpt
Clock: clk
Sources: clk 
Generated: no
Virtual: yes
Propagated: no
Period: 5.000000

===========================================================================
report_clock_properties
============================================================================
Clock                   Period          Waveform
----------------------------------------------------
clk                   5.000000    0.000000  2.500000

===========================================================================
report_clock_latency
============================================================================
Clock clk
rise -> rise
    min     max
0.000000 0.000000 source latency
0.118911         network latency _297_/CLK
        0.119565 network latency _300_/CLK
---------------
0.118911 0.119565 latency
        0.000654 skew

fall -> fall
    min     max
0.000000 0.000000 source latency
0.130976         network latency _297_/CLK
        0.131448 network latency _300_/CLK
---------------
0.130976 0.131448 latency
        0.000472 skew



===========================================================================
report_clock_min_period
============================================================================
clk period_min = 1.75 fmax = 572.01
%OL_END_REPORT
