// Seed: 2771183440
module module_0;
endmodule
module module_1 #(
    parameter id_4 = 32'd18
) (
    id_1,
    id_2,
    id_3,
    _id_4
);
  input wire _id_4;
  input wire id_3;
  input wire id_2;
  output wire id_1;
  logic [-1 : id_4] id_5;
  ;
  module_0 modCall_1 ();
  wire id_6, id_7;
endmodule
module module_2 (
    input  tri1 id_0,
    output wand id_1,
    output tri0 id_2,
    input  tri1 id_3,
    input  tri  id_4,
    input  tri0 id_5
    , id_7
);
  if (-1) wire id_8;
  assign id_7 = (id_3);
  module_0 modCall_1 ();
endmodule
