HelpInfo,C:\Microsemi\Libero_SoC_v11.7\\\Synplify\\lib\html,fpgahelp.qhc,errormessages.mp,C:\Microsemi\Libero_SoC_v11.7\\\Synplify\\bin\mbin\assistant
Implementation;Synthesis;RootName:CertificationSystem
Implementation;Synthesis|| CL240 ||@W:XTLOSC_O2F is not assigned a value (floating) -- simulation mismatch possible. ||CertificationSystem.srr(34);liberoaction://cross_probe/hdl/file/'E:\LiberoProjects\CertificationSystem_M2S090TS\synthesis\CertificationSystem.srr'/linenumber/34||CertificationSystem_sb_FABOSC_0_OSC.vhd(16);liberoaction://cross_probe/hdl/file/'E:\LiberoProjects\CertificationSystem_M2S090TS\component\work\CertificationSystem_sb\FABOSC_0\CertificationSystem_sb_FABOSC_0_OSC.vhd'/linenumber/16
Implementation;Synthesis|| CL240 ||@W:XTLOSC_CCC is not assigned a value (floating) -- simulation mismatch possible. ||CertificationSystem.srr(35);liberoaction://cross_probe/hdl/file/'E:\LiberoProjects\CertificationSystem_M2S090TS\synthesis\CertificationSystem.srr'/linenumber/35||CertificationSystem_sb_FABOSC_0_OSC.vhd(15);liberoaction://cross_probe/hdl/file/'E:\LiberoProjects\CertificationSystem_M2S090TS\component\work\CertificationSystem_sb\FABOSC_0\CertificationSystem_sb_FABOSC_0_OSC.vhd'/linenumber/15
Implementation;Synthesis|| CL240 ||@W:RCOSC_1MHZ_O2F is not assigned a value (floating) -- simulation mismatch possible. ||CertificationSystem.srr(36);liberoaction://cross_probe/hdl/file/'E:\LiberoProjects\CertificationSystem_M2S090TS\synthesis\CertificationSystem.srr'/linenumber/36||CertificationSystem_sb_FABOSC_0_OSC.vhd(14);liberoaction://cross_probe/hdl/file/'E:\LiberoProjects\CertificationSystem_M2S090TS\component\work\CertificationSystem_sb\FABOSC_0\CertificationSystem_sb_FABOSC_0_OSC.vhd'/linenumber/14
Implementation;Synthesis|| CL240 ||@W:RCOSC_1MHZ_CCC is not assigned a value (floating) -- simulation mismatch possible. ||CertificationSystem.srr(37);liberoaction://cross_probe/hdl/file/'E:\LiberoProjects\CertificationSystem_M2S090TS\synthesis\CertificationSystem.srr'/linenumber/37||CertificationSystem_sb_FABOSC_0_OSC.vhd(13);liberoaction://cross_probe/hdl/file/'E:\LiberoProjects\CertificationSystem_M2S090TS\component\work\CertificationSystem_sb\FABOSC_0\CertificationSystem_sb_FABOSC_0_OSC.vhd'/linenumber/13
Implementation;Synthesis|| CD434 ||@W:Signal soft_ext_reset_out in the sensitivity list is not used in the process||CertificationSystem.srr(39);liberoaction://cross_probe/hdl/file/'E:\LiberoProjects\CertificationSystem_M2S090TS\synthesis\CertificationSystem.srr'/linenumber/39||coreresetp.vhd(477);liberoaction://cross_probe/hdl/file/'E:\LiberoProjects\CertificationSystem_M2S090TS\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/477
Implementation;Synthesis|| CD434 ||@W:Signal soft_reset_f2m in the sensitivity list is not used in the process||CertificationSystem.srr(40);liberoaction://cross_probe/hdl/file/'E:\LiberoProjects\CertificationSystem_M2S090TS\synthesis\CertificationSystem.srr'/linenumber/40||coreresetp.vhd(478);liberoaction://cross_probe/hdl/file/'E:\LiberoProjects\CertificationSystem_M2S090TS\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/478
Implementation;Synthesis|| CD434 ||@W:Signal soft_m3_reset in the sensitivity list is not used in the process||CertificationSystem.srr(41);liberoaction://cross_probe/hdl/file/'E:\LiberoProjects\CertificationSystem_M2S090TS\synthesis\CertificationSystem.srr'/linenumber/41||coreresetp.vhd(479);liberoaction://cross_probe/hdl/file/'E:\LiberoProjects\CertificationSystem_M2S090TS\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/479
Implementation;Synthesis|| CD434 ||@W:Signal soft_mddr_ddr_axi_s_core_reset in the sensitivity list is not used in the process||CertificationSystem.srr(42);liberoaction://cross_probe/hdl/file/'E:\LiberoProjects\CertificationSystem_M2S090TS\synthesis\CertificationSystem.srr'/linenumber/42||coreresetp.vhd(480);liberoaction://cross_probe/hdl/file/'E:\LiberoProjects\CertificationSystem_M2S090TS\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/480
Implementation;Synthesis|| CD434 ||@W:Signal soft_fddr_core_reset in the sensitivity list is not used in the process||CertificationSystem.srr(43);liberoaction://cross_probe/hdl/file/'E:\LiberoProjects\CertificationSystem_M2S090TS\synthesis\CertificationSystem.srr'/linenumber/43||coreresetp.vhd(481);liberoaction://cross_probe/hdl/file/'E:\LiberoProjects\CertificationSystem_M2S090TS\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/481
Implementation;Synthesis|| CD434 ||@W:Signal soft_sdif0_phy_reset in the sensitivity list is not used in the process||CertificationSystem.srr(44);liberoaction://cross_probe/hdl/file/'E:\LiberoProjects\CertificationSystem_M2S090TS\synthesis\CertificationSystem.srr'/linenumber/44||coreresetp.vhd(482);liberoaction://cross_probe/hdl/file/'E:\LiberoProjects\CertificationSystem_M2S090TS\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/482
Implementation;Synthesis|| CD434 ||@W:Signal soft_sdif0_core_reset in the sensitivity list is not used in the process||CertificationSystem.srr(45);liberoaction://cross_probe/hdl/file/'E:\LiberoProjects\CertificationSystem_M2S090TS\synthesis\CertificationSystem.srr'/linenumber/45||coreresetp.vhd(483);liberoaction://cross_probe/hdl/file/'E:\LiberoProjects\CertificationSystem_M2S090TS\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/483
Implementation;Synthesis|| CD434 ||@W:Signal soft_sdif1_phy_reset in the sensitivity list is not used in the process||CertificationSystem.srr(46);liberoaction://cross_probe/hdl/file/'E:\LiberoProjects\CertificationSystem_M2S090TS\synthesis\CertificationSystem.srr'/linenumber/46||coreresetp.vhd(484);liberoaction://cross_probe/hdl/file/'E:\LiberoProjects\CertificationSystem_M2S090TS\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/484
Implementation;Synthesis|| CD434 ||@W:Signal soft_sdif1_core_reset in the sensitivity list is not used in the process||CertificationSystem.srr(47);liberoaction://cross_probe/hdl/file/'E:\LiberoProjects\CertificationSystem_M2S090TS\synthesis\CertificationSystem.srr'/linenumber/47||coreresetp.vhd(485);liberoaction://cross_probe/hdl/file/'E:\LiberoProjects\CertificationSystem_M2S090TS\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/485
Implementation;Synthesis|| CD434 ||@W:Signal soft_sdif2_phy_reset in the sensitivity list is not used in the process||CertificationSystem.srr(48);liberoaction://cross_probe/hdl/file/'E:\LiberoProjects\CertificationSystem_M2S090TS\synthesis\CertificationSystem.srr'/linenumber/48||coreresetp.vhd(486);liberoaction://cross_probe/hdl/file/'E:\LiberoProjects\CertificationSystem_M2S090TS\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/486
Implementation;Synthesis|| CD434 ||@W:Signal soft_sdif2_core_reset in the sensitivity list is not used in the process||CertificationSystem.srr(49);liberoaction://cross_probe/hdl/file/'E:\LiberoProjects\CertificationSystem_M2S090TS\synthesis\CertificationSystem.srr'/linenumber/49||coreresetp.vhd(487);liberoaction://cross_probe/hdl/file/'E:\LiberoProjects\CertificationSystem_M2S090TS\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/487
Implementation;Synthesis|| CD434 ||@W:Signal soft_sdif3_phy_reset in the sensitivity list is not used in the process||CertificationSystem.srr(50);liberoaction://cross_probe/hdl/file/'E:\LiberoProjects\CertificationSystem_M2S090TS\synthesis\CertificationSystem.srr'/linenumber/50||coreresetp.vhd(488);liberoaction://cross_probe/hdl/file/'E:\LiberoProjects\CertificationSystem_M2S090TS\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/488
Implementation;Synthesis|| CD434 ||@W:Signal soft_sdif3_core_reset in the sensitivity list is not used in the process||CertificationSystem.srr(51);liberoaction://cross_probe/hdl/file/'E:\LiberoProjects\CertificationSystem_M2S090TS\synthesis\CertificationSystem.srr'/linenumber/51||coreresetp.vhd(489);liberoaction://cross_probe/hdl/file/'E:\LiberoProjects\CertificationSystem_M2S090TS\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/489
Implementation;Synthesis|| CD434 ||@W:Signal soft_sdif0_0_core_reset in the sensitivity list is not used in the process||CertificationSystem.srr(52);liberoaction://cross_probe/hdl/file/'E:\LiberoProjects\CertificationSystem_M2S090TS\synthesis\CertificationSystem.srr'/linenumber/52||coreresetp.vhd(490);liberoaction://cross_probe/hdl/file/'E:\LiberoProjects\CertificationSystem_M2S090TS\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/490
Implementation;Synthesis|| CD434 ||@W:Signal soft_sdif0_1_core_reset in the sensitivity list is not used in the process||CertificationSystem.srr(53);liberoaction://cross_probe/hdl/file/'E:\LiberoProjects\CertificationSystem_M2S090TS\synthesis\CertificationSystem.srr'/linenumber/53||coreresetp.vhd(491);liberoaction://cross_probe/hdl/file/'E:\LiberoProjects\CertificationSystem_M2S090TS\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/491
Implementation;Synthesis|| CL169 ||@W:Pruning register count_ddr_2(13 downto 0)  ||CertificationSystem.srr(55);liberoaction://cross_probe/hdl/file/'E:\LiberoProjects\CertificationSystem_M2S090TS\synthesis\CertificationSystem.srr'/linenumber/55||coreresetp.vhd(1519);liberoaction://cross_probe/hdl/file/'E:\LiberoProjects\CertificationSystem_M2S090TS\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1519
Implementation;Synthesis|| CL169 ||@W:Pruning register count_sdif3_2(12 downto 0)  ||CertificationSystem.srr(56);liberoaction://cross_probe/hdl/file/'E:\LiberoProjects\CertificationSystem_M2S090TS\synthesis\CertificationSystem.srr'/linenumber/56||coreresetp.vhd(1495);liberoaction://cross_probe/hdl/file/'E:\LiberoProjects\CertificationSystem_M2S090TS\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1495
Implementation;Synthesis|| CL169 ||@W:Pruning register count_sdif2_2(12 downto 0)  ||CertificationSystem.srr(57);liberoaction://cross_probe/hdl/file/'E:\LiberoProjects\CertificationSystem_M2S090TS\synthesis\CertificationSystem.srr'/linenumber/57||coreresetp.vhd(1471);liberoaction://cross_probe/hdl/file/'E:\LiberoProjects\CertificationSystem_M2S090TS\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1471
Implementation;Synthesis|| CL169 ||@W:Pruning register count_sdif1_2(12 downto 0)  ||CertificationSystem.srr(58);liberoaction://cross_probe/hdl/file/'E:\LiberoProjects\CertificationSystem_M2S090TS\synthesis\CertificationSystem.srr'/linenumber/58||coreresetp.vhd(1447);liberoaction://cross_probe/hdl/file/'E:\LiberoProjects\CertificationSystem_M2S090TS\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1447
Implementation;Synthesis|| CL169 ||@W:Pruning register count_sdif0_2(12 downto 0)  ||CertificationSystem.srr(59);liberoaction://cross_probe/hdl/file/'E:\LiberoProjects\CertificationSystem_M2S090TS\synthesis\CertificationSystem.srr'/linenumber/59||coreresetp.vhd(1423);liberoaction://cross_probe/hdl/file/'E:\LiberoProjects\CertificationSystem_M2S090TS\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1423
Implementation;Synthesis|| CL169 ||@W:Pruning register count_ddr_enable_rcosc_2  ||CertificationSystem.srr(60);liberoaction://cross_probe/hdl/file/'E:\LiberoProjects\CertificationSystem_M2S090TS\synthesis\CertificationSystem.srr'/linenumber/60||coreresetp.vhd(1395);liberoaction://cross_probe/hdl/file/'E:\LiberoProjects\CertificationSystem_M2S090TS\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1395
Implementation;Synthesis|| CL169 ||@W:Pruning register count_ddr_enable_q1_2  ||CertificationSystem.srr(61);liberoaction://cross_probe/hdl/file/'E:\LiberoProjects\CertificationSystem_M2S090TS\synthesis\CertificationSystem.srr'/linenumber/61||coreresetp.vhd(1395);liberoaction://cross_probe/hdl/file/'E:\LiberoProjects\CertificationSystem_M2S090TS\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1395
Implementation;Synthesis|| CL169 ||@W:Pruning register count_sdif3_enable_rcosc_2  ||CertificationSystem.srr(62);liberoaction://cross_probe/hdl/file/'E:\LiberoProjects\CertificationSystem_M2S090TS\synthesis\CertificationSystem.srr'/linenumber/62||coreresetp.vhd(1395);liberoaction://cross_probe/hdl/file/'E:\LiberoProjects\CertificationSystem_M2S090TS\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1395
Implementation;Synthesis|| CL169 ||@W:Pruning register count_sdif2_enable_rcosc_2  ||CertificationSystem.srr(63);liberoaction://cross_probe/hdl/file/'E:\LiberoProjects\CertificationSystem_M2S090TS\synthesis\CertificationSystem.srr'/linenumber/63||coreresetp.vhd(1395);liberoaction://cross_probe/hdl/file/'E:\LiberoProjects\CertificationSystem_M2S090TS\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1395
Implementation;Synthesis|| CL169 ||@W:Pruning register count_sdif1_enable_rcosc_2  ||CertificationSystem.srr(64);liberoaction://cross_probe/hdl/file/'E:\LiberoProjects\CertificationSystem_M2S090TS\synthesis\CertificationSystem.srr'/linenumber/64||coreresetp.vhd(1395);liberoaction://cross_probe/hdl/file/'E:\LiberoProjects\CertificationSystem_M2S090TS\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1395
Implementation;Synthesis|| CL169 ||@W:Pruning register count_sdif0_enable_rcosc_2  ||CertificationSystem.srr(65);liberoaction://cross_probe/hdl/file/'E:\LiberoProjects\CertificationSystem_M2S090TS\synthesis\CertificationSystem.srr'/linenumber/65||coreresetp.vhd(1395);liberoaction://cross_probe/hdl/file/'E:\LiberoProjects\CertificationSystem_M2S090TS\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1395
Implementation;Synthesis|| CL169 ||@W:Pruning register count_sdif3_enable_q1_2  ||CertificationSystem.srr(66);liberoaction://cross_probe/hdl/file/'E:\LiberoProjects\CertificationSystem_M2S090TS\synthesis\CertificationSystem.srr'/linenumber/66||coreresetp.vhd(1395);liberoaction://cross_probe/hdl/file/'E:\LiberoProjects\CertificationSystem_M2S090TS\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1395
Implementation;Synthesis|| CL169 ||@W:Pruning register count_sdif2_enable_q1_2  ||CertificationSystem.srr(67);liberoaction://cross_probe/hdl/file/'E:\LiberoProjects\CertificationSystem_M2S090TS\synthesis\CertificationSystem.srr'/linenumber/67||coreresetp.vhd(1395);liberoaction://cross_probe/hdl/file/'E:\LiberoProjects\CertificationSystem_M2S090TS\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1395
Implementation;Synthesis|| CL169 ||@W:Pruning register count_sdif1_enable_q1_2  ||CertificationSystem.srr(68);liberoaction://cross_probe/hdl/file/'E:\LiberoProjects\CertificationSystem_M2S090TS\synthesis\CertificationSystem.srr'/linenumber/68||coreresetp.vhd(1395);liberoaction://cross_probe/hdl/file/'E:\LiberoProjects\CertificationSystem_M2S090TS\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1395
Implementation;Synthesis|| CL169 ||@W:Pruning register count_sdif0_enable_q1_2  ||CertificationSystem.srr(69);liberoaction://cross_probe/hdl/file/'E:\LiberoProjects\CertificationSystem_M2S090TS\synthesis\CertificationSystem.srr'/linenumber/69||coreresetp.vhd(1395);liberoaction://cross_probe/hdl/file/'E:\LiberoProjects\CertificationSystem_M2S090TS\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1395
Implementation;Synthesis|| CL169 ||@W:Pruning register count_sdif3_enable_3  ||CertificationSystem.srr(70);liberoaction://cross_probe/hdl/file/'E:\LiberoProjects\CertificationSystem_M2S090TS\synthesis\CertificationSystem.srr'/linenumber/70||coreresetp.vhd(1311);liberoaction://cross_probe/hdl/file/'E:\LiberoProjects\CertificationSystem_M2S090TS\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1311
Implementation;Synthesis|| CL169 ||@W:Pruning register count_sdif2_enable_3  ||CertificationSystem.srr(71);liberoaction://cross_probe/hdl/file/'E:\LiberoProjects\CertificationSystem_M2S090TS\synthesis\CertificationSystem.srr'/linenumber/71||coreresetp.vhd(1252);liberoaction://cross_probe/hdl/file/'E:\LiberoProjects\CertificationSystem_M2S090TS\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1252
Implementation;Synthesis|| CL169 ||@W:Pruning register count_sdif1_enable_3  ||CertificationSystem.srr(72);liberoaction://cross_probe/hdl/file/'E:\LiberoProjects\CertificationSystem_M2S090TS\synthesis\CertificationSystem.srr'/linenumber/72||coreresetp.vhd(1193);liberoaction://cross_probe/hdl/file/'E:\LiberoProjects\CertificationSystem_M2S090TS\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1193
Implementation;Synthesis|| CL169 ||@W:Pruning register count_sdif0_enable_3  ||CertificationSystem.srr(73);liberoaction://cross_probe/hdl/file/'E:\LiberoProjects\CertificationSystem_M2S090TS\synthesis\CertificationSystem.srr'/linenumber/73||coreresetp.vhd(1134);liberoaction://cross_probe/hdl/file/'E:\LiberoProjects\CertificationSystem_M2S090TS\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1134
Implementation;Synthesis|| CL169 ||@W:Pruning register count_ddr_enable_3  ||CertificationSystem.srr(74);liberoaction://cross_probe/hdl/file/'E:\LiberoProjects\CertificationSystem_M2S090TS\synthesis\CertificationSystem.srr'/linenumber/74||coreresetp.vhd(1059);liberoaction://cross_probe/hdl/file/'E:\LiberoProjects\CertificationSystem_M2S090TS\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1059
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit EXT_RESET_OUT_int to a constant 0||CertificationSystem.srr(80);liberoaction://cross_probe/hdl/file/'E:\LiberoProjects\CertificationSystem_M2S090TS\synthesis\CertificationSystem.srr'/linenumber/80||coreresetp.vhd(1376);liberoaction://cross_probe/hdl/file/'E:\LiberoProjects\CertificationSystem_M2S090TS\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1376
Implementation;Synthesis|| CL169 ||@W:Pruning register release_ext_reset  ||CertificationSystem.srr(81);liberoaction://cross_probe/hdl/file/'E:\LiberoProjects\CertificationSystem_M2S090TS\synthesis\CertificationSystem.srr'/linenumber/81||coreresetp.vhd(1059);liberoaction://cross_probe/hdl/file/'E:\LiberoProjects\CertificationSystem_M2S090TS\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1059
Implementation;Synthesis|| CL169 ||@W:Pruning register EXT_RESET_OUT_int  ||CertificationSystem.srr(82);liberoaction://cross_probe/hdl/file/'E:\LiberoProjects\CertificationSystem_M2S090TS\synthesis\CertificationSystem.srr'/linenumber/82||coreresetp.vhd(1376);liberoaction://cross_probe/hdl/file/'E:\LiberoProjects\CertificationSystem_M2S090TS\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1376
Implementation;Synthesis|| CL169 ||@W:Pruning register sm2_state(2 downto 0)  ||CertificationSystem.srr(83);liberoaction://cross_probe/hdl/file/'E:\LiberoProjects\CertificationSystem_M2S090TS\synthesis\CertificationSystem.srr'/linenumber/83||coreresetp.vhd(1376);liberoaction://cross_probe/hdl/file/'E:\LiberoProjects\CertificationSystem_M2S090TS\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1376
Implementation;Synthesis|| CL169 ||@W:Pruning register sm2_areset_n_q1  ||CertificationSystem.srr(84);liberoaction://cross_probe/hdl/file/'E:\LiberoProjects\CertificationSystem_M2S090TS\synthesis\CertificationSystem.srr'/linenumber/84||coreresetp.vhd(792);liberoaction://cross_probe/hdl/file/'E:\LiberoProjects\CertificationSystem_M2S090TS\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/792
Implementation;Synthesis|| CL169 ||@W:Pruning register sm2_areset_n_clk_base  ||CertificationSystem.srr(85);liberoaction://cross_probe/hdl/file/'E:\LiberoProjects\CertificationSystem_M2S090TS\synthesis\CertificationSystem.srr'/linenumber/85||coreresetp.vhd(792);liberoaction://cross_probe/hdl/file/'E:\LiberoProjects\CertificationSystem_M2S090TS\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/792
Implementation;Synthesis|| CD638 ||@W:Signal ahbsram_wdata_upd_r is undriven ||CertificationSystem.srr(89);liberoaction://cross_probe/hdl/file/'E:\LiberoProjects\CertificationSystem_M2S090TS\synthesis\CertificationSystem.srr'/linenumber/89||SramCtrlIf.vhd(128);liberoaction://cross_probe/hdl/file/'E:\LiberoProjects\CertificationSystem_M2S090TS\component\work\CertificationSystem_sb\COREAHBLSRAM_0_0\rtl\vhdl\core\SramCtrlIf.vhd'/linenumber/128
Implementation;Synthesis|| CD638 ||@W:Signal u_ahbsram_wdata_upd_r is undriven ||CertificationSystem.srr(90);liberoaction://cross_probe/hdl/file/'E:\LiberoProjects\CertificationSystem_M2S090TS\synthesis\CertificationSystem.srr'/linenumber/90||SramCtrlIf.vhd(129);liberoaction://cross_probe/hdl/file/'E:\LiberoProjects\CertificationSystem_M2S090TS\component\work\CertificationSystem_sb\COREAHBLSRAM_0_0\rtl\vhdl\core\SramCtrlIf.vhd'/linenumber/129
Implementation;Synthesis|| CD638 ||@W:Signal u_busy_all_0 is undriven ||CertificationSystem.srr(91);liberoaction://cross_probe/hdl/file/'E:\LiberoProjects\CertificationSystem_M2S090TS\synthesis\CertificationSystem.srr'/linenumber/91||SramCtrlIf.vhd(131);liberoaction://cross_probe/hdl/file/'E:\LiberoProjects\CertificationSystem_M2S090TS\component\work\CertificationSystem_sb\COREAHBLSRAM_0_0\rtl\vhdl\core\SramCtrlIf.vhd'/linenumber/131
Implementation;Synthesis|| CD638 ||@W:Signal u_busy_all_1 is undriven ||CertificationSystem.srr(92);liberoaction://cross_probe/hdl/file/'E:\LiberoProjects\CertificationSystem_M2S090TS\synthesis\CertificationSystem.srr'/linenumber/92||SramCtrlIf.vhd(132);liberoaction://cross_probe/hdl/file/'E:\LiberoProjects\CertificationSystem_M2S090TS\component\work\CertificationSystem_sb\COREAHBLSRAM_0_0\rtl\vhdl\core\SramCtrlIf.vhd'/linenumber/132
Implementation;Synthesis|| CD638 ||@W:Signal u_busy_all_2 is undriven ||CertificationSystem.srr(93);liberoaction://cross_probe/hdl/file/'E:\LiberoProjects\CertificationSystem_M2S090TS\synthesis\CertificationSystem.srr'/linenumber/93||SramCtrlIf.vhd(133);liberoaction://cross_probe/hdl/file/'E:\LiberoProjects\CertificationSystem_M2S090TS\component\work\CertificationSystem_sb\COREAHBLSRAM_0_0\rtl\vhdl\core\SramCtrlIf.vhd'/linenumber/133
Implementation;Synthesis|| CD638 ||@W:Signal u_busy_all_3 is undriven ||CertificationSystem.srr(94);liberoaction://cross_probe/hdl/file/'E:\LiberoProjects\CertificationSystem_M2S090TS\synthesis\CertificationSystem.srr'/linenumber/94||SramCtrlIf.vhd(134);liberoaction://cross_probe/hdl/file/'E:\LiberoProjects\CertificationSystem_M2S090TS\component\work\CertificationSystem_sb\COREAHBLSRAM_0_0\rtl\vhdl\core\SramCtrlIf.vhd'/linenumber/134
Implementation;Synthesis|| CD638 ||@W:Signal l_busy_all_1 is undriven ||CertificationSystem.srr(95);liberoaction://cross_probe/hdl/file/'E:\LiberoProjects\CertificationSystem_M2S090TS\synthesis\CertificationSystem.srr'/linenumber/95||SramCtrlIf.vhd(136);liberoaction://cross_probe/hdl/file/'E:\LiberoProjects\CertificationSystem_M2S090TS\component\work\CertificationSystem_sb\COREAHBLSRAM_0_0\rtl\vhdl\core\SramCtrlIf.vhd'/linenumber/136
Implementation;Synthesis|| CD638 ||@W:Signal l_busy_all_2 is undriven ||CertificationSystem.srr(96);liberoaction://cross_probe/hdl/file/'E:\LiberoProjects\CertificationSystem_M2S090TS\synthesis\CertificationSystem.srr'/linenumber/96||SramCtrlIf.vhd(137);liberoaction://cross_probe/hdl/file/'E:\LiberoProjects\CertificationSystem_M2S090TS\component\work\CertificationSystem_sb\COREAHBLSRAM_0_0\rtl\vhdl\core\SramCtrlIf.vhd'/linenumber/137
Implementation;Synthesis|| CD638 ||@W:Signal l_busy_all_3 is undriven ||CertificationSystem.srr(97);liberoaction://cross_probe/hdl/file/'E:\LiberoProjects\CertificationSystem_M2S090TS\synthesis\CertificationSystem.srr'/linenumber/97||SramCtrlIf.vhd(138);liberoaction://cross_probe/hdl/file/'E:\LiberoProjects\CertificationSystem_M2S090TS\component\work\CertificationSystem_sb\COREAHBLSRAM_0_0\rtl\vhdl\core\SramCtrlIf.vhd'/linenumber/138
Implementation;Synthesis|| CD638 ||@W:Signal xhdl_7 is undriven ||CertificationSystem.srr(98);liberoaction://cross_probe/hdl/file/'E:\LiberoProjects\CertificationSystem_M2S090TS\synthesis\CertificationSystem.srr'/linenumber/98||SramCtrlIf.vhd(143);liberoaction://cross_probe/hdl/file/'E:\LiberoProjects\CertificationSystem_M2S090TS\component\work\CertificationSystem_sb\COREAHBLSRAM_0_0\rtl\vhdl\core\SramCtrlIf.vhd'/linenumber/143
Implementation;Synthesis|| CD638 ||@W:Signal xhdl_8 is undriven ||CertificationSystem.srr(99);liberoaction://cross_probe/hdl/file/'E:\LiberoProjects\CertificationSystem_M2S090TS\synthesis\CertificationSystem.srr'/linenumber/99||SramCtrlIf.vhd(144);liberoaction://cross_probe/hdl/file/'E:\LiberoProjects\CertificationSystem_M2S090TS\component\work\CertificationSystem_sb\COREAHBLSRAM_0_0\rtl\vhdl\core\SramCtrlIf.vhd'/linenumber/144
Implementation;Synthesis|| CD638 ||@W:Signal xhdl_10 is undriven ||CertificationSystem.srr(100);liberoaction://cross_probe/hdl/file/'E:\LiberoProjects\CertificationSystem_M2S090TS\synthesis\CertificationSystem.srr'/linenumber/100||SramCtrlIf.vhd(145);liberoaction://cross_probe/hdl/file/'E:\LiberoProjects\CertificationSystem_M2S090TS\component\work\CertificationSystem_sb\COREAHBLSRAM_0_0\rtl\vhdl\core\SramCtrlIf.vhd'/linenumber/145
Implementation;Synthesis|| CD638 ||@W:Signal xhdl_12 is undriven ||CertificationSystem.srr(101);liberoaction://cross_probe/hdl/file/'E:\LiberoProjects\CertificationSystem_M2S090TS\synthesis\CertificationSystem.srr'/linenumber/101||SramCtrlIf.vhd(146);liberoaction://cross_probe/hdl/file/'E:\LiberoProjects\CertificationSystem_M2S090TS\component\work\CertificationSystem_sb\COREAHBLSRAM_0_0\rtl\vhdl\core\SramCtrlIf.vhd'/linenumber/146
Implementation;Synthesis|| CD604 ||@W:OTHERS clause is not synthesized ||CertificationSystem.srr(103);liberoaction://cross_probe/hdl/file/'E:\LiberoProjects\CertificationSystem_M2S090TS\synthesis\CertificationSystem.srr'/linenumber/103||lsram_2048to139264x8.vhd(6172);liberoaction://cross_probe/hdl/file/'E:\LiberoProjects\CertificationSystem_M2S090TS\component\work\CertificationSystem_sb\COREAHBLSRAM_0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd'/linenumber/6172
Implementation;Synthesis|| CD604 ||@W:OTHERS clause is not synthesized ||CertificationSystem.srr(104);liberoaction://cross_probe/hdl/file/'E:\LiberoProjects\CertificationSystem_M2S090TS\synthesis\CertificationSystem.srr'/linenumber/104||lsram_2048to139264x8.vhd(6336);liberoaction://cross_probe/hdl/file/'E:\LiberoProjects\CertificationSystem_M2S090TS\component\work\CertificationSystem_sb\COREAHBLSRAM_0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd'/linenumber/6336
Implementation;Synthesis|| CD434 ||@W:Signal readdata32 in the sensitivity list is not used in the process||CertificationSystem.srr(105);liberoaction://cross_probe/hdl/file/'E:\LiberoProjects\CertificationSystem_M2S090TS\synthesis\CertificationSystem.srr'/linenumber/105||lsram_2048to139264x8.vhd(944);liberoaction://cross_probe/hdl/file/'E:\LiberoProjects\CertificationSystem_M2S090TS\component\work\CertificationSystem_sb\COREAHBLSRAM_0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd'/linenumber/944
Implementation;Synthesis|| CD434 ||@W:Signal readdata33 in the sensitivity list is not used in the process||CertificationSystem.srr(106);liberoaction://cross_probe/hdl/file/'E:\LiberoProjects\CertificationSystem_M2S090TS\synthesis\CertificationSystem.srr'/linenumber/106||lsram_2048to139264x8.vhd(944);liberoaction://cross_probe/hdl/file/'E:\LiberoProjects\CertificationSystem_M2S090TS\component\work\CertificationSystem_sb\COREAHBLSRAM_0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd'/linenumber/944
Implementation;Synthesis|| CD434 ||@W:Signal readdata34 in the sensitivity list is not used in the process||CertificationSystem.srr(107);liberoaction://cross_probe/hdl/file/'E:\LiberoProjects\CertificationSystem_M2S090TS\synthesis\CertificationSystem.srr'/linenumber/107||lsram_2048to139264x8.vhd(944);liberoaction://cross_probe/hdl/file/'E:\LiberoProjects\CertificationSystem_M2S090TS\component\work\CertificationSystem_sb\COREAHBLSRAM_0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd'/linenumber/944
Implementation;Synthesis|| CD434 ||@W:Signal readdata35 in the sensitivity list is not used in the process||CertificationSystem.srr(108);liberoaction://cross_probe/hdl/file/'E:\LiberoProjects\CertificationSystem_M2S090TS\synthesis\CertificationSystem.srr'/linenumber/108||lsram_2048to139264x8.vhd(944);liberoaction://cross_probe/hdl/file/'E:\LiberoProjects\CertificationSystem_M2S090TS\component\work\CertificationSystem_sb\COREAHBLSRAM_0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd'/linenumber/944
Implementation;Synthesis|| CD434 ||@W:Signal readdata36 in the sensitivity list is not used in the process||CertificationSystem.srr(109);liberoaction://cross_probe/hdl/file/'E:\LiberoProjects\CertificationSystem_M2S090TS\synthesis\CertificationSystem.srr'/linenumber/109||lsram_2048to139264x8.vhd(944);liberoaction://cross_probe/hdl/file/'E:\LiberoProjects\CertificationSystem_M2S090TS\component\work\CertificationSystem_sb\COREAHBLSRAM_0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd'/linenumber/944
Implementation;Synthesis|| CD434 ||@W:Signal readdata37 in the sensitivity list is not used in the process||CertificationSystem.srr(110);liberoaction://cross_probe/hdl/file/'E:\LiberoProjects\CertificationSystem_M2S090TS\synthesis\CertificationSystem.srr'/linenumber/110||lsram_2048to139264x8.vhd(944);liberoaction://cross_probe/hdl/file/'E:\LiberoProjects\CertificationSystem_M2S090TS\component\work\CertificationSystem_sb\COREAHBLSRAM_0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd'/linenumber/944
Implementation;Synthesis|| CD434 ||@W:Signal readdata38 in the sensitivity list is not used in the process||CertificationSystem.srr(111);liberoaction://cross_probe/hdl/file/'E:\LiberoProjects\CertificationSystem_M2S090TS\synthesis\CertificationSystem.srr'/linenumber/111||lsram_2048to139264x8.vhd(944);liberoaction://cross_probe/hdl/file/'E:\LiberoProjects\CertificationSystem_M2S090TS\component\work\CertificationSystem_sb\COREAHBLSRAM_0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd'/linenumber/944
Implementation;Synthesis|| CD434 ||@W:Signal readdata39 in the sensitivity list is not used in the process||CertificationSystem.srr(112);liberoaction://cross_probe/hdl/file/'E:\LiberoProjects\CertificationSystem_M2S090TS\synthesis\CertificationSystem.srr'/linenumber/112||lsram_2048to139264x8.vhd(944);liberoaction://cross_probe/hdl/file/'E:\LiberoProjects\CertificationSystem_M2S090TS\component\work\CertificationSystem_sb\COREAHBLSRAM_0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd'/linenumber/944
Implementation;Synthesis|| CD434 ||@W:Signal readdata40 in the sensitivity list is not used in the process||CertificationSystem.srr(113);liberoaction://cross_probe/hdl/file/'E:\LiberoProjects\CertificationSystem_M2S090TS\synthesis\CertificationSystem.srr'/linenumber/113||lsram_2048to139264x8.vhd(944);liberoaction://cross_probe/hdl/file/'E:\LiberoProjects\CertificationSystem_M2S090TS\component\work\CertificationSystem_sb\COREAHBLSRAM_0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd'/linenumber/944
Implementation;Synthesis|| CD434 ||@W:Signal readdata41 in the sensitivity list is not used in the process||CertificationSystem.srr(114);liberoaction://cross_probe/hdl/file/'E:\LiberoProjects\CertificationSystem_M2S090TS\synthesis\CertificationSystem.srr'/linenumber/114||lsram_2048to139264x8.vhd(944);liberoaction://cross_probe/hdl/file/'E:\LiberoProjects\CertificationSystem_M2S090TS\component\work\CertificationSystem_sb\COREAHBLSRAM_0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd'/linenumber/944
Implementation;Synthesis|| CD434 ||@W:Signal readdata42 in the sensitivity list is not used in the process||CertificationSystem.srr(115);liberoaction://cross_probe/hdl/file/'E:\LiberoProjects\CertificationSystem_M2S090TS\synthesis\CertificationSystem.srr'/linenumber/115||lsram_2048to139264x8.vhd(944);liberoaction://cross_probe/hdl/file/'E:\LiberoProjects\CertificationSystem_M2S090TS\component\work\CertificationSystem_sb\COREAHBLSRAM_0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd'/linenumber/944
Implementation;Synthesis||(null)||Please refer to the log file for details about 608 Warning(s)||CertificationSystem.srr;liberoaction://open_report/file/CertificationSystem.srr||(null);(null)
Implementation;Place and Route;RootName:CertificationSystem
Implementation;Place and Route||(null)||Please refer to the log file for details about 3 Info(s)||CertificationSystem_layout_log.log;liberoaction://open_report/file/CertificationSystem_layout_log.log||(null);(null)
Implementation;Generate Bitstream||(null)||Please refer to the log file for details||CertificationSystem_generateBitstream.log;liberoaction://open_report/file/CertificationSystem_generateBitstream.log||(null);(null)
Implementation;Generate Bitstream;RootName:CertificationSystem
