<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://www.veripool.org/wiki/verilator" target="_blank">verilator</a></h3>
<pre class="test-failed">
description: Tests imported from basejump
should_fail: 0
tags: basejump
incdirs: /home/travis/build/SymbiFlow/sv-tests/third_party/cores/basejump_stl/bsg_dataflow
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/cores/basejump_stl/bsg_dataflow/bsg_serial_in_parallel_out.v.html" target="file-frame">third_party/cores/basejump_stl/bsg_dataflow/bsg_serial_in_parallel_out.v</a>
time_elapsed: 0.090s
ram usage: 11888 KB
</pre>
<pre class="log">

%Warning-LITENDIAN: <a href="../../../../third_party/cores/basejump_stl/bsg_dataflow/bsg_serial_in_parallel_out.v.html#l-24" target="file-frame">third_party/cores/basejump_stl/bsg_dataflow/bsg_serial_in_parallel_out.v:24</a>: Little bit endian vector: MSB &lt; LSB of bit range: -2:0
    , input [width_p-1:0] data_i
            ^
                    ... Use &#34;/* verilator lint_off LITENDIAN */&#34; and lint_on around source to disable this message.
%Warning-LITENDIAN: <a href="../../../../third_party/cores/basejump_stl/bsg_dataflow/bsg_serial_in_parallel_out.v.html#l-27" target="file-frame">third_party/cores/basejump_stl/bsg_dataflow/bsg_serial_in_parallel_out.v:27</a>: Little bit endian vector: MSB &lt; LSB of bit range: -2:0
    , output logic [out_els_p-1:0]                valid_o
                   ^
%Warning-LITENDIAN: <a href="../../../../third_party/cores/basejump_stl/bsg_dataflow/bsg_serial_in_parallel_out.v.html#l-28" target="file-frame">third_party/cores/basejump_stl/bsg_dataflow/bsg_serial_in_parallel_out.v:28</a>: Little bit endian vector: MSB &lt; LSB of bit range: -2:0
    , output logic [out_els_p-1:0][width_p-1:0]   data_o
                                  ^
%Warning-LITENDIAN: <a href="../../../../third_party/cores/basejump_stl/bsg_dataflow/bsg_serial_in_parallel_out.v.html#l-28" target="file-frame">third_party/cores/basejump_stl/bsg_dataflow/bsg_serial_in_parallel_out.v:28</a>: Little bit endian vector: MSB &lt; LSB of bit range: -2:0
    , output logic [out_els_p-1:0][width_p-1:0]   data_o
                   ^
%Warning-LITENDIAN: <a href="../../../../third_party/cores/basejump_stl/bsg_dataflow/bsg_serial_in_parallel_out.v.html#l-30" target="file-frame">third_party/cores/basejump_stl/bsg_dataflow/bsg_serial_in_parallel_out.v:30</a>: Little bit endian vector: MSB &lt; LSB of bit range: -1:0
    , input  [$clog2(out_els_p+1)-1:0]        yumi_cnt_i
             ^
%Warning-LITENDIAN: <a href="../../../../third_party/cores/basejump_stl/bsg_dataflow/bsg_serial_in_parallel_out.v.html#l-35" target="file-frame">third_party/cores/basejump_stl/bsg_dataflow/bsg_serial_in_parallel_out.v:35</a>: Little bit endian vector: MSB &lt; LSB of bit range: -2:0
   logic [els_p-1:0][width_p-1:0] data_r, data_nn;
                    ^
%Warning-LITENDIAN: <a href="../../../../third_party/cores/basejump_stl/bsg_dataflow/bsg_serial_in_parallel_out.v.html#l-35" target="file-frame">third_party/cores/basejump_stl/bsg_dataflow/bsg_serial_in_parallel_out.v:35</a>: Little bit endian vector: MSB &lt; LSB of bit range: -2:0
   logic [els_p-1:0][width_p-1:0] data_r, data_nn;
         ^
%Warning-LITENDIAN: <a href="../../../../third_party/cores/basejump_stl/bsg_dataflow/bsg_serial_in_parallel_out.v.html#l-36" target="file-frame">third_party/cores/basejump_stl/bsg_dataflow/bsg_serial_in_parallel_out.v:36</a>: Little bit endian vector: MSB &lt; LSB of bit range: -2:0
   logic [2*els_p-1:0  ][width_p-1:0] data_n;
                        ^
%Warning-LITENDIAN: <a href="../../../../third_party/cores/basejump_stl/bsg_dataflow/bsg_serial_in_parallel_out.v.html#l-36" target="file-frame">third_party/cores/basejump_stl/bsg_dataflow/bsg_serial_in_parallel_out.v:36</a>: Little bit endian vector: MSB &lt; LSB of bit range: -3:0
   logic [2*els_p-1:0  ][width_p-1:0] data_n;
         ^
%Warning-LITENDIAN: <a href="../../../../third_party/cores/basejump_stl/bsg_dataflow/bsg_serial_in_parallel_out.v.html#l-37" target="file-frame">third_party/cores/basejump_stl/bsg_dataflow/bsg_serial_in_parallel_out.v:37</a>: Little bit endian vector: MSB &lt; LSB of bit range: -2:0
   logic [els_p-1:0]     valid_r, valid_nn;
         ^
%Warning-LITENDIAN: <a href="../../../../third_party/cores/basejump_stl/bsg_dataflow/bsg_serial_in_parallel_out.v.html#l-38" target="file-frame">third_party/cores/basejump_stl/bsg_dataflow/bsg_serial_in_parallel_out.v:38</a>: Little bit endian vector: MSB &lt; LSB of bit range: -3:0
   logic [double_els_lp-1:0]    valid_n;
         ^
%Warning-LITENDIAN: <a href="../../../../third_party/cores/basejump_stl/bsg_dataflow/bsg_serial_in_parallel_out.v.html#l-40" target="file-frame">third_party/cores/basejump_stl/bsg_dataflow/bsg_serial_in_parallel_out.v:40</a>: Little bit endian vector: MSB &lt; LSB of bit range: -1:0
   logic [$clog2(els_p+1)-1:0]    num_els_r, num_els_n;
         ^
%Warning-WIDTH: <a href="../../../../third_party/cores/basejump_stl/bsg_dataflow/bsg_serial_in_parallel_out.v.html#l-67" target="file-frame">third_party/cores/basejump_stl/bsg_dataflow/bsg_serial_in_parallel_out.v:67</a>: Operator AND expects 2 bits on the LHS, but LHS&#39;s VARREF &#39;valid_i&#39; generates 1 bits.
                                                                                                                                 : ... In instance bsg_serial_in_parallel_out
  assign num_els_n = (num_els_r + (valid_i &amp; ready_o)) - yumi_cnt_i;
                                           ^
%Warning-WIDTH: <a href="../../../../third_party/cores/basejump_stl/bsg_dataflow/bsg_serial_in_parallel_out.v.html#l-67" target="file-frame">third_party/cores/basejump_stl/bsg_dataflow/bsg_serial_in_parallel_out.v:67</a>: Operator AND expects 2 bits on the RHS, but RHS&#39;s VARREF &#39;ready_o&#39; generates 1 bits.
                                                                                                                                 : ... In instance bsg_serial_in_parallel_out
  assign num_els_n = (num_els_r + (valid_i &amp; ready_o)) - yumi_cnt_i;
                                           ^
%Warning-WIDTH: <a href="../../../../third_party/cores/basejump_stl/bsg_dataflow/bsg_serial_in_parallel_out.v.html#l-70" target="file-frame">third_party/cores/basejump_stl/bsg_dataflow/bsg_serial_in_parallel_out.v:70</a>: Operator ASSIGN expects 12 bits on the Assign RHS, but Assign RHS&#39;s VARREF &#39;data_r&#39; generates 9 bits.
                                                                                                                                 : ... In instance bsg_serial_in_parallel_out
    data_n  = data_r;
            ^
%Error: <a href="../../../../third_party/cores/basejump_stl/bsg_dataflow/bsg_serial_in_parallel_out.v.html#l-71" target="file-frame">third_party/cores/basejump_stl/bsg_dataflow/bsg_serial_in_parallel_out.v:71</a>: Size-changing cast to zero or negative size
                                                                                                                         : ... In instance bsg_serial_in_parallel_out
    valid_n = (double_els_lp) &#39; (valid_r);
                              ^
%Warning-WIDTH: <a href="../../../../third_party/cores/basejump_stl/bsg_dataflow/bsg_serial_in_parallel_out.v.html#l-71" target="file-frame">third_party/cores/basejump_stl/bsg_dataflow/bsg_serial_in_parallel_out.v:71</a>: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS&#39;s SEL generates 1 bits.
                                                                                                                                 : ... In instance bsg_serial_in_parallel_out
    valid_n = (double_els_lp) &#39; (valid_r);
            ^
%Error: <a href="../../../../third_party/cores/basejump_stl/bsg_dataflow/bsg_serial_in_parallel_out.v.html#l-73" target="file-frame">third_party/cores/basejump_stl/bsg_dataflow/bsg_serial_in_parallel_out.v:73</a>: Width of :+ or :- is &lt; 0: 32&#39;hffffffff
                                                                                                                         : ... In instance bsg_serial_in_parallel_out
   data_n[els_p+:els_p] = 0;
         ^
%Warning-WIDTH: <a href="../../../../third_party/cores/basejump_stl/bsg_dataflow/bsg_serial_in_parallel_out.v.html#l-73" target="file-frame">third_party/cores/basejump_stl/bsg_dataflow/bsg_serial_in_parallel_out.v:73</a>: Operator ASSIGN expects -3 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;?32?sh0&#39; generates 32 or 1 bits.
                                                                                                                                 : ... In instance bsg_serial_in_parallel_out
   data_n[els_p+:els_p] = 0;
                        ^
%Warning-WIDTH: <a href="../../../../third_party/cores/basejump_stl/bsg_dataflow/bsg_serial_in_parallel_out.v.html#l-86" target="file-frame">third_party/cores/basejump_stl/bsg_dataflow/bsg_serial_in_parallel_out.v:86</a>: Operator ADD expects 32 bits on the LHS, but LHS&#39;s VARREF &#39;yumi_cnt_i&#39; generates 2 bits.
                                                                                                                                 : ... In instance bsg_serial_in_parallel_out
     data_nn[i] = data_n[yumi_cnt_i+i];
                                   ^
%Error: <a href="../../../../third_party/cores/basejump_stl/bsg_dataflow/bsg_serial_in_parallel_out.v.html#l-88" target="file-frame">third_party/cores/basejump_stl/bsg_dataflow/bsg_serial_in_parallel_out.v:88</a>: Width of :+ or :- is &lt; 0: 32&#39;hffffffff
                                                                                                                         : ... In instance bsg_serial_in_parallel_out
   valid_nn = valid_n[yumi_cnt_i+:els_p];
                     ^
%Warning-WIDTH: <a href="../../../../third_party/cores/basejump_stl/bsg_dataflow/bsg_serial_in_parallel_out.v.html#l-88" target="file-frame">third_party/cores/basejump_stl/bsg_dataflow/bsg_serial_in_parallel_out.v:88</a>: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS&#39;s SEL generates -1 bits.
                                                                                                                                 : ... In instance bsg_serial_in_parallel_out
   valid_nn = valid_n[yumi_cnt_i+:els_p];
            ^
%Warning-LITENDIAN: <a href="../../../../third_party/cores/basejump_stl/bsg_dataflow/bsg_serial_in_parallel_out.v.html#l-36" target="file-frame">third_party/cores/basejump_stl/bsg_dataflow/bsg_serial_in_parallel_out.v:36</a>: Little bit endian vector: MSB &lt; LSB of bit range: -2:0
   logic [2*els_p-1:0  ][width_p-1:0] data_n;
         ^
%Error: Exiting due to 3 error(s)

</pre>
</body>