#! /usr/local/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1163-g71c36d12)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x561eeb6034a0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x561eeb6edf80 .scope module, "alu_tb" "alu_tb" 3 1;
 .timescale 0 0;
v0x561eeb70dae0_0 .net "bflag", 0 0, v0x561eeb70c8e0_0;  1 drivers
v0x561eeb70dba0_0 .var "funct", 5 0;
v0x561eeb70dc60_0 .net "hi", 31 0, v0x561eeb70ca80_0;  1 drivers
v0x561eeb70dd00_0 .var "imm", 15 0;
v0x561eeb70ddc0_0 .var "imm_instr", 31 0;
v0x561eeb70dea0_0 .var "instword", 31 0;
v0x561eeb70df60_0 .net "lo", 31 0, v0x561eeb70cc40_0;  1 drivers
v0x561eeb70e030_0 .var "opA", 31 0;
v0x561eeb70e0d0_0 .var "opB", 31 0;
v0x561eeb70e190_0 .var "opcode", 5 0;
v0x561eeb70e270_0 .net "result", 31 0, v0x561eeb70d180_0;  1 drivers
v0x561eeb70e360_0 .var "rs", 4 0;
v0x561eeb70e420_0 .var "rt", 4 0;
v0x561eeb70e500_0 .var "word", 31 6;
S_0x561eeb6db760 .scope module, "dut" "alu" 3 70, 4 1 0, S_0x561eeb6edf80;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "op1";
    .port_info 1 /INPUT 32 "op2";
    .port_info 2 /INPUT 32 "instructionword";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 32 "hi";
    .port_info 5 /OUTPUT 32 "lo";
    .port_info 6 /OUTPUT 32 "memaddroffset";
    .port_info 7 /OUTPUT 1 "b_flag";
v0x561eeb6ea5d0_0 .net *"_ivl_10", 15 0, L_0x561eeb71e5b0;  1 drivers
L_0x7fa86ca37018 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x561eeb6eed00_0 .net/2u *"_ivl_14", 15 0, L_0x7fa86ca37018;  1 drivers
v0x561eeb6f3fc0_0 .net *"_ivl_17", 15 0, L_0x561eeb72e860;  1 drivers
v0x561eeb6f42f0_0 .net *"_ivl_5", 0 0, L_0x561eeb71e1c0;  1 drivers
v0x561eeb6f5400_0 .net *"_ivl_6", 15 0, L_0x561eeb71e2f0;  1 drivers
v0x561eeb6f72c0_0 .net *"_ivl_9", 15 0, L_0x561eeb71e510;  1 drivers
v0x561eeb70c800_0 .net "addr_rt", 4 0, L_0x561eeb72eb90;  1 drivers
v0x561eeb70c8e0_0 .var "b_flag", 0 0;
v0x561eeb70c9a0_0 .net "funct", 5 0, L_0x561eeb71e120;  1 drivers
v0x561eeb70ca80_0 .var "hi", 31 0;
v0x561eeb70cb60_0 .net "instructionword", 31 0, v0x561eeb70dea0_0;  1 drivers
v0x561eeb70cc40_0 .var "lo", 31 0;
v0x561eeb70cd20_0 .var "memaddroffset", 31 0;
v0x561eeb70ce00_0 .var "multresult", 63 0;
v0x561eeb70cee0_0 .net "op1", 31 0, v0x561eeb70e030_0;  1 drivers
v0x561eeb70cfc0_0 .net "op2", 31 0, v0x561eeb70e0d0_0;  1 drivers
v0x561eeb70d0a0_0 .net "opcode", 5 0, L_0x561eeb71e030;  1 drivers
v0x561eeb70d180_0 .var "result", 31 0;
v0x561eeb70d260_0 .net "shamt", 4 0, L_0x561eeb72ea90;  1 drivers
v0x561eeb70d340_0 .net/s "sign_op1", 31 0, v0x561eeb70e030_0;  alias, 1 drivers
v0x561eeb70d400_0 .net/s "sign_op2", 31 0, v0x561eeb70e0d0_0;  alias, 1 drivers
v0x561eeb70d4a0_0 .net "simmediatedata", 31 0, L_0x561eeb71e6c0;  1 drivers
v0x561eeb70d560_0 .net "simmediatedatas", 31 0, L_0x561eeb71e6c0;  alias, 1 drivers
v0x561eeb70d620_0 .net "uimmediatedata", 31 0, L_0x561eeb72e950;  1 drivers
v0x561eeb70d6e0_0 .net "unsign_op1", 31 0, v0x561eeb70e030_0;  alias, 1 drivers
v0x561eeb70d7a0_0 .net "unsign_op2", 31 0, v0x561eeb70e0d0_0;  alias, 1 drivers
v0x561eeb70d8b0_0 .var "unsigned_result", 31 0;
E_0x561eeb64ea80/0 .event anyedge, v0x561eeb70d0a0_0, v0x561eeb70c9a0_0, v0x561eeb70cfc0_0, v0x561eeb70d260_0;
E_0x561eeb64ea80/1 .event anyedge, v0x561eeb70cee0_0, v0x561eeb70ce00_0, v0x561eeb70c800_0, v0x561eeb70d4a0_0;
E_0x561eeb64ea80/2 .event anyedge, v0x561eeb70d620_0, v0x561eeb70d8b0_0;
E_0x561eeb64ea80 .event/or E_0x561eeb64ea80/0, E_0x561eeb64ea80/1, E_0x561eeb64ea80/2;
L_0x561eeb71e030 .part v0x561eeb70dea0_0, 26, 6;
L_0x561eeb71e120 .part v0x561eeb70dea0_0, 0, 6;
L_0x561eeb71e1c0 .part v0x561eeb70dea0_0, 15, 1;
LS_0x561eeb71e2f0_0_0 .concat [ 1 1 1 1], L_0x561eeb71e1c0, L_0x561eeb71e1c0, L_0x561eeb71e1c0, L_0x561eeb71e1c0;
LS_0x561eeb71e2f0_0_4 .concat [ 1 1 1 1], L_0x561eeb71e1c0, L_0x561eeb71e1c0, L_0x561eeb71e1c0, L_0x561eeb71e1c0;
LS_0x561eeb71e2f0_0_8 .concat [ 1 1 1 1], L_0x561eeb71e1c0, L_0x561eeb71e1c0, L_0x561eeb71e1c0, L_0x561eeb71e1c0;
LS_0x561eeb71e2f0_0_12 .concat [ 1 1 1 1], L_0x561eeb71e1c0, L_0x561eeb71e1c0, L_0x561eeb71e1c0, L_0x561eeb71e1c0;
L_0x561eeb71e2f0 .concat [ 4 4 4 4], LS_0x561eeb71e2f0_0_0, LS_0x561eeb71e2f0_0_4, LS_0x561eeb71e2f0_0_8, LS_0x561eeb71e2f0_0_12;
L_0x561eeb71e510 .part v0x561eeb70dea0_0, 0, 16;
L_0x561eeb71e5b0 .concat [ 16 0 0 0], L_0x561eeb71e510;
L_0x561eeb71e6c0 .concat [ 16 16 0 0], L_0x561eeb71e5b0, L_0x561eeb71e2f0;
L_0x561eeb72e860 .part v0x561eeb70dea0_0, 0, 16;
L_0x561eeb72e950 .concat [ 16 16 0 0], L_0x561eeb72e860, L_0x7fa86ca37018;
L_0x561eeb72ea90 .part v0x561eeb70dea0_0, 6, 5;
L_0x561eeb72eb90 .part v0x561eeb70dea0_0, 16, 5;
S_0x561eeb6c8610 .scope module, "andi_tb" "andi_tb" 5 1;
 .timescale 0 0;
v0x561eeb71ce20_0 .net "active", 0 0, L_0x561eeb738750;  1 drivers
v0x561eeb71cee0_0 .var "clk", 0 0;
v0x561eeb71cf80_0 .var "clk_enable", 0 0;
v0x561eeb71d070_0 .net "data_address", 31 0, L_0x561eeb736320;  1 drivers
v0x561eeb71d110_0 .net "data_read", 0 0, L_0x561eeb733ea0;  1 drivers
v0x561eeb71d200_0 .var "data_readdata", 31 0;
v0x561eeb71d2d0_0 .net "data_write", 0 0, L_0x561eeb733cc0;  1 drivers
v0x561eeb71d3a0_0 .net "data_writedata", 31 0, L_0x561eeb736010;  1 drivers
v0x561eeb71d470_0 .net "instr_address", 31 0, L_0x561eeb737680;  1 drivers
v0x561eeb71d5d0_0 .var "instr_readdata", 31 0;
v0x561eeb71d670_0 .net "register_v0", 31 0, L_0x561eeb735fa0;  1 drivers
v0x561eeb71d760_0 .var "reset", 0 0;
S_0x561eeb6edbb0 .scope begin, "$unm_blk_3" "$unm_blk_3" 5 36, 5 36 0, S_0x561eeb6c8610;
 .timescale 0 0;
v0x561eeb70e640_0 .var "ex_imm", 31 0;
v0x561eeb70e740_0 .var "expected", 31 0;
v0x561eeb70e820_0 .var "i", 4 0;
v0x561eeb70e910_0 .var "imm", 15 0;
v0x561eeb70e9f0_0 .var "imm_instr", 31 0;
v0x561eeb70eb20_0 .var "opcode", 5 0;
v0x561eeb70ec00_0 .var "rs", 4 0;
v0x561eeb70ece0_0 .var "rt", 4 0;
v0x561eeb70edc0_0 .var "test", 31 0;
v0x561eeb70ef30_0 .var "test_imm", 15 0;
E_0x561eeb64f130 .event posedge, v0x561eeb7111e0_0;
S_0x561eeb70f010 .scope module, "dut" "mips_cpu_harvard" 5 136, 6 1 0, S_0x561eeb6c8610;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 1 "active";
    .port_info 3 /OUTPUT 32 "register_v0";
    .port_info 4 /INPUT 1 "clk_enable";
    .port_info 5 /OUTPUT 32 "instr_address";
    .port_info 6 /INPUT 32 "instr_readdata";
    .port_info 7 /OUTPUT 32 "data_address";
    .port_info 8 /OUTPUT 1 "data_write";
    .port_info 9 /OUTPUT 1 "data_read";
    .port_info 10 /OUTPUT 32 "data_writedata";
    .port_info 11 /INPUT 32 "data_readdata";
L_0x561eeb6ea4b0 .functor OR 1, L_0x561eeb72f350, L_0x561eeb72f690, C4<0>, C4<0>;
L_0x561eeb6ae400 .functor BUFZ 1, L_0x561eeb72eea0, C4<0>, C4<0>, C4<0>;
L_0x561eeb6f41d0 .functor BUFZ 1, L_0x561eeb72f040, C4<0>, C4<0>, C4<0>;
L_0x561eeb6f5260 .functor BUFZ 1, L_0x561eeb72f040, C4<0>, C4<0>, C4<0>;
L_0x561eeb72fb40 .functor AND 1, L_0x561eeb72eea0, L_0x561eeb72ff50, C4<1>, C4<1>;
L_0x561eeb6f71a0 .functor OR 1, L_0x561eeb72fb40, L_0x561eeb72f9d0, C4<0>, C4<0>;
L_0x561eeb683b40 .functor OR 1, L_0x561eeb6f71a0, L_0x561eeb72fd60, C4<0>, C4<0>;
L_0x561eeb7301f0 .functor OR 1, L_0x561eeb683b40, L_0x561eeb731850, C4<0>, C4<0>;
L_0x561eeb730300 .functor OR 1, L_0x561eeb7301f0, L_0x561eeb7310c0, C4<0>, C4<0>;
L_0x561eeb7303c0 .functor BUFZ 1, L_0x561eeb72f180, C4<0>, C4<0>, C4<0>;
L_0x561eeb730fb0 .functor AND 1, L_0x561eeb730910, L_0x561eeb730d80, C4<1>, C4<1>;
L_0x561eeb7310c0 .functor OR 1, L_0x561eeb730610, L_0x561eeb730fb0, C4<0>, C4<0>;
L_0x561eeb731850 .functor AND 1, L_0x561eeb731380, L_0x561eeb731630, C4<1>, C4<1>;
L_0x561eeb732000 .functor OR 1, L_0x561eeb731aa0, L_0x561eeb731dc0, C4<0>, C4<0>;
L_0x561eeb731220 .functor OR 1, L_0x561eeb732570, L_0x561eeb732870, C4<0>, C4<0>;
L_0x561eeb732750 .functor AND 1, L_0x561eeb732280, L_0x561eeb731220, C4<1>, C4<1>;
L_0x561eeb733070 .functor OR 1, L_0x561eeb732d00, L_0x561eeb732f80, C4<0>, C4<0>;
L_0x561eeb733370 .functor OR 1, L_0x561eeb733070, L_0x561eeb733180, C4<0>, C4<0>;
L_0x561eeb733520 .functor AND 1, L_0x561eeb72eea0, L_0x561eeb733370, C4<1>, C4<1>;
L_0x561eeb7336d0 .functor AND 1, L_0x561eeb72eea0, L_0x561eeb7335e0, C4<1>, C4<1>;
L_0x561eeb733c00 .functor AND 1, L_0x561eeb72eea0, L_0x561eeb733480, C4<1>, C4<1>;
L_0x561eeb733ea0 .functor BUFZ 1, L_0x561eeb6f41d0, C4<0>, C4<0>, C4<0>;
L_0x561eeb734b30 .functor AND 1, L_0x561eeb738750, L_0x561eeb730300, C4<1>, C4<1>;
L_0x561eeb734c40 .functor OR 1, L_0x561eeb7310c0, L_0x561eeb731850, C4<0>, C4<0>;
L_0x561eeb736010 .functor BUFZ 32, L_0x561eeb735e90, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x561eeb7360d0 .functor BUFZ 32, L_0x561eeb734e20, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x561eeb736220 .functor BUFZ 32, L_0x561eeb735e90, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x561eeb736320 .functor BUFZ 32, v0x561eeb710210_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x561eeb737320 .functor AND 1, v0x561eeb71cf80_0, L_0x561eeb733520, C4<1>, C4<1>;
L_0x561eeb737390 .functor AND 1, L_0x561eeb737320, v0x561eeb719fb0_0, C4<1>, C4<1>;
L_0x561eeb737680 .functor BUFZ 32, v0x561eeb7112a0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x561eeb738750 .functor BUFZ 1, v0x561eeb719fb0_0, C4<0>, C4<0>, C4<0>;
L_0x561eeb7388d0 .functor AND 1, v0x561eeb71cf80_0, v0x561eeb719fb0_0, C4<1>, C4<1>;
v0x561eeb7140a0_0 .net *"_ivl_100", 31 0, L_0x561eeb731290;  1 drivers
L_0x7fa86ca374e0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x561eeb7141a0_0 .net *"_ivl_103", 25 0, L_0x7fa86ca374e0;  1 drivers
L_0x7fa86ca37528 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x561eeb714280_0 .net/2u *"_ivl_104", 31 0, L_0x7fa86ca37528;  1 drivers
v0x561eeb714340_0 .net *"_ivl_106", 0 0, L_0x561eeb731380;  1 drivers
v0x561eeb714400_0 .net *"_ivl_109", 5 0, L_0x561eeb731590;  1 drivers
L_0x7fa86ca37570 .functor BUFT 1, C4<001001>, C4<0>, C4<0>, C4<0>;
v0x561eeb7144e0_0 .net/2u *"_ivl_110", 5 0, L_0x7fa86ca37570;  1 drivers
v0x561eeb7145c0_0 .net *"_ivl_112", 0 0, L_0x561eeb731630;  1 drivers
v0x561eeb714680_0 .net *"_ivl_116", 31 0, L_0x561eeb7319b0;  1 drivers
L_0x7fa86ca375b8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x561eeb714760_0 .net *"_ivl_119", 25 0, L_0x7fa86ca375b8;  1 drivers
L_0x7fa86ca370f0 .functor BUFT 1, C4<100011>, C4<0>, C4<0>, C4<0>;
v0x561eeb714840_0 .net/2u *"_ivl_12", 5 0, L_0x7fa86ca370f0;  1 drivers
L_0x7fa86ca37600 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x561eeb714920_0 .net/2u *"_ivl_120", 31 0, L_0x7fa86ca37600;  1 drivers
v0x561eeb714a00_0 .net *"_ivl_122", 0 0, L_0x561eeb731aa0;  1 drivers
v0x561eeb714ac0_0 .net *"_ivl_124", 31 0, L_0x561eeb731cd0;  1 drivers
L_0x7fa86ca37648 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x561eeb714ba0_0 .net *"_ivl_127", 25 0, L_0x7fa86ca37648;  1 drivers
L_0x7fa86ca37690 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x561eeb714c80_0 .net/2u *"_ivl_128", 31 0, L_0x7fa86ca37690;  1 drivers
v0x561eeb714d60_0 .net *"_ivl_130", 0 0, L_0x561eeb731dc0;  1 drivers
v0x561eeb714e20_0 .net *"_ivl_134", 31 0, L_0x561eeb732190;  1 drivers
L_0x7fa86ca376d8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x561eeb715010_0 .net *"_ivl_137", 25 0, L_0x7fa86ca376d8;  1 drivers
L_0x7fa86ca37720 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x561eeb7150f0_0 .net/2u *"_ivl_138", 31 0, L_0x7fa86ca37720;  1 drivers
v0x561eeb7151d0_0 .net *"_ivl_140", 0 0, L_0x561eeb732280;  1 drivers
v0x561eeb715290_0 .net *"_ivl_143", 5 0, L_0x561eeb7324d0;  1 drivers
L_0x7fa86ca37768 .functor BUFT 1, C4<001001>, C4<0>, C4<0>, C4<0>;
v0x561eeb715370_0 .net/2u *"_ivl_144", 5 0, L_0x7fa86ca37768;  1 drivers
v0x561eeb715450_0 .net *"_ivl_146", 0 0, L_0x561eeb732570;  1 drivers
v0x561eeb715510_0 .net *"_ivl_149", 5 0, L_0x561eeb7327d0;  1 drivers
L_0x7fa86ca377b0 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v0x561eeb7155f0_0 .net/2u *"_ivl_150", 5 0, L_0x7fa86ca377b0;  1 drivers
v0x561eeb7156d0_0 .net *"_ivl_152", 0 0, L_0x561eeb732870;  1 drivers
v0x561eeb715790_0 .net *"_ivl_155", 0 0, L_0x561eeb731220;  1 drivers
v0x561eeb715850_0 .net *"_ivl_159", 1 0, L_0x561eeb732c10;  1 drivers
L_0x7fa86ca37138 .functor BUFT 1, C4<101011>, C4<0>, C4<0>, C4<0>;
v0x561eeb715930_0 .net/2u *"_ivl_16", 5 0, L_0x7fa86ca37138;  1 drivers
L_0x7fa86ca377f8 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v0x561eeb715a10_0 .net/2u *"_ivl_160", 1 0, L_0x7fa86ca377f8;  1 drivers
v0x561eeb715af0_0 .net *"_ivl_162", 0 0, L_0x561eeb732d00;  1 drivers
L_0x7fa86ca37840 .functor BUFT 1, C4<010001>, C4<0>, C4<0>, C4<0>;
v0x561eeb715bb0_0 .net/2u *"_ivl_164", 5 0, L_0x7fa86ca37840;  1 drivers
v0x561eeb715c90_0 .net *"_ivl_166", 0 0, L_0x561eeb732f80;  1 drivers
v0x561eeb715f60_0 .net *"_ivl_169", 0 0, L_0x561eeb733070;  1 drivers
L_0x7fa86ca37888 .functor BUFT 1, C4<010011>, C4<0>, C4<0>, C4<0>;
v0x561eeb716020_0 .net/2u *"_ivl_170", 5 0, L_0x7fa86ca37888;  1 drivers
v0x561eeb716100_0 .net *"_ivl_172", 0 0, L_0x561eeb733180;  1 drivers
v0x561eeb7161c0_0 .net *"_ivl_175", 0 0, L_0x561eeb733370;  1 drivers
L_0x7fa86ca378d0 .functor BUFT 1, C4<010000>, C4<0>, C4<0>, C4<0>;
v0x561eeb716280_0 .net/2u *"_ivl_178", 5 0, L_0x7fa86ca378d0;  1 drivers
v0x561eeb716360_0 .net *"_ivl_180", 0 0, L_0x561eeb7335e0;  1 drivers
L_0x7fa86ca37918 .functor BUFT 1, C4<010010>, C4<0>, C4<0>, C4<0>;
v0x561eeb716420_0 .net/2u *"_ivl_184", 5 0, L_0x7fa86ca37918;  1 drivers
v0x561eeb716500_0 .net *"_ivl_186", 0 0, L_0x561eeb733480;  1 drivers
L_0x7fa86ca37960 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x561eeb7165c0_0 .net/2u *"_ivl_190", 0 0, L_0x7fa86ca37960;  1 drivers
v0x561eeb7166a0_0 .net *"_ivl_20", 31 0, L_0x561eeb72f260;  1 drivers
L_0x7fa86ca379a8 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v0x561eeb716780_0 .net/2u *"_ivl_200", 4 0, L_0x7fa86ca379a8;  1 drivers
v0x561eeb716860_0 .net *"_ivl_203", 4 0, L_0x561eeb7343c0;  1 drivers
v0x561eeb716940_0 .net *"_ivl_205", 4 0, L_0x561eeb7345e0;  1 drivers
v0x561eeb716a20_0 .net *"_ivl_206", 4 0, L_0x561eeb734680;  1 drivers
v0x561eeb716b00_0 .net *"_ivl_213", 0 0, L_0x561eeb734c40;  1 drivers
L_0x7fa86ca379f0 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x561eeb716bc0_0 .net/2u *"_ivl_214", 31 0, L_0x7fa86ca379f0;  1 drivers
v0x561eeb716ca0_0 .net *"_ivl_216", 31 0, L_0x561eeb734d80;  1 drivers
v0x561eeb716d80_0 .net *"_ivl_218", 31 0, L_0x561eeb735030;  1 drivers
v0x561eeb716e60_0 .net *"_ivl_220", 31 0, L_0x561eeb7351c0;  1 drivers
v0x561eeb716f40_0 .net *"_ivl_222", 31 0, L_0x561eeb735500;  1 drivers
L_0x7fa86ca37180 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x561eeb717020_0 .net *"_ivl_23", 25 0, L_0x7fa86ca37180;  1 drivers
v0x561eeb717100_0 .net *"_ivl_235", 0 0, L_0x561eeb737320;  1 drivers
L_0x7fa86ca37b10 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x561eeb7171c0_0 .net/2u *"_ivl_238", 31 0, L_0x7fa86ca37b10;  1 drivers
L_0x7fa86ca371c8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x561eeb7172a0_0 .net/2u *"_ivl_24", 31 0, L_0x7fa86ca371c8;  1 drivers
v0x561eeb717380_0 .net *"_ivl_243", 15 0, L_0x561eeb7377e0;  1 drivers
v0x561eeb717460_0 .net *"_ivl_244", 17 0, L_0x561eeb737a50;  1 drivers
L_0x7fa86ca37b58 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x561eeb717540_0 .net *"_ivl_247", 1 0, L_0x7fa86ca37b58;  1 drivers
v0x561eeb717620_0 .net *"_ivl_250", 15 0, L_0x561eeb737b90;  1 drivers
L_0x7fa86ca37ba0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x561eeb717700_0 .net *"_ivl_252", 1 0, L_0x7fa86ca37ba0;  1 drivers
v0x561eeb7177e0_0 .net *"_ivl_255", 0 0, L_0x561eeb737fa0;  1 drivers
L_0x7fa86ca37be8 .functor BUFT 1, C4<11111111111111>, C4<0>, C4<0>, C4<0>;
v0x561eeb7178c0_0 .net/2u *"_ivl_256", 13 0, L_0x7fa86ca37be8;  1 drivers
L_0x7fa86ca37c30 .functor BUFT 1, C4<00000000000000>, C4<0>, C4<0>, C4<0>;
v0x561eeb7179a0_0 .net/2u *"_ivl_258", 13 0, L_0x7fa86ca37c30;  1 drivers
v0x561eeb717e90_0 .net *"_ivl_26", 0 0, L_0x561eeb72f350;  1 drivers
v0x561eeb717f50_0 .net *"_ivl_260", 13 0, L_0x561eeb738280;  1 drivers
v0x561eeb718030_0 .net *"_ivl_28", 31 0, L_0x561eeb72f510;  1 drivers
L_0x7fa86ca37210 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x561eeb718110_0 .net *"_ivl_31", 25 0, L_0x7fa86ca37210;  1 drivers
L_0x7fa86ca37258 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x561eeb7181f0_0 .net/2u *"_ivl_32", 31 0, L_0x7fa86ca37258;  1 drivers
v0x561eeb7182d0_0 .net *"_ivl_34", 0 0, L_0x561eeb72f690;  1 drivers
v0x561eeb718390_0 .net *"_ivl_4", 31 0, L_0x561eeb72ed70;  1 drivers
v0x561eeb718470_0 .net *"_ivl_45", 2 0, L_0x561eeb72f930;  1 drivers
L_0x7fa86ca372a0 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x561eeb718550_0 .net/2u *"_ivl_46", 2 0, L_0x7fa86ca372a0;  1 drivers
v0x561eeb718630_0 .net *"_ivl_51", 2 0, L_0x561eeb72fbb0;  1 drivers
L_0x7fa86ca372e8 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x561eeb718710_0 .net/2u *"_ivl_52", 2 0, L_0x7fa86ca372e8;  1 drivers
v0x561eeb7187f0_0 .net *"_ivl_57", 0 0, L_0x561eeb72ff50;  1 drivers
v0x561eeb7188b0_0 .net *"_ivl_59", 0 0, L_0x561eeb72fb40;  1 drivers
v0x561eeb718970_0 .net *"_ivl_61", 0 0, L_0x561eeb6f71a0;  1 drivers
v0x561eeb718a30_0 .net *"_ivl_63", 0 0, L_0x561eeb683b40;  1 drivers
v0x561eeb718af0_0 .net *"_ivl_65", 0 0, L_0x561eeb7301f0;  1 drivers
L_0x7fa86ca37060 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x561eeb718bb0_0 .net *"_ivl_7", 25 0, L_0x7fa86ca37060;  1 drivers
v0x561eeb718c90_0 .net *"_ivl_70", 31 0, L_0x561eeb7304e0;  1 drivers
L_0x7fa86ca37330 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x561eeb718d70_0 .net *"_ivl_73", 25 0, L_0x7fa86ca37330;  1 drivers
L_0x7fa86ca37378 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x561eeb718e50_0 .net/2u *"_ivl_74", 31 0, L_0x7fa86ca37378;  1 drivers
v0x561eeb718f30_0 .net *"_ivl_76", 0 0, L_0x561eeb730610;  1 drivers
v0x561eeb718ff0_0 .net *"_ivl_78", 31 0, L_0x561eeb730780;  1 drivers
L_0x7fa86ca370a8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x561eeb7190d0_0 .net/2u *"_ivl_8", 31 0, L_0x7fa86ca370a8;  1 drivers
L_0x7fa86ca373c0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x561eeb7191b0_0 .net *"_ivl_81", 25 0, L_0x7fa86ca373c0;  1 drivers
L_0x7fa86ca37408 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x561eeb719290_0 .net/2u *"_ivl_82", 31 0, L_0x7fa86ca37408;  1 drivers
v0x561eeb719370_0 .net *"_ivl_84", 0 0, L_0x561eeb730910;  1 drivers
v0x561eeb719430_0 .net *"_ivl_87", 0 0, L_0x561eeb730a80;  1 drivers
v0x561eeb719510_0 .net *"_ivl_88", 31 0, L_0x561eeb730820;  1 drivers
L_0x7fa86ca37450 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x561eeb7195f0_0 .net *"_ivl_91", 30 0, L_0x7fa86ca37450;  1 drivers
L_0x7fa86ca37498 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x561eeb7196d0_0 .net/2u *"_ivl_92", 31 0, L_0x7fa86ca37498;  1 drivers
v0x561eeb7197b0_0 .net *"_ivl_94", 0 0, L_0x561eeb730d80;  1 drivers
v0x561eeb719870_0 .net *"_ivl_97", 0 0, L_0x561eeb730fb0;  1 drivers
v0x561eeb719930_0 .net "active", 0 0, L_0x561eeb738750;  alias, 1 drivers
v0x561eeb7199f0_0 .net "alu_op1", 31 0, L_0x561eeb7360d0;  1 drivers
v0x561eeb719ab0_0 .net "alu_op2", 31 0, L_0x561eeb736220;  1 drivers
v0x561eeb719b70_0 .net "alui_instr", 0 0, L_0x561eeb72f9d0;  1 drivers
v0x561eeb719c30_0 .net "b_flag", 0 0, v0x561eeb70fd40_0;  1 drivers
v0x561eeb719cd0_0 .net "b_imm", 17 0, L_0x561eeb737e60;  1 drivers
v0x561eeb719d90_0 .net "b_offset", 31 0, L_0x561eeb738410;  1 drivers
v0x561eeb719e70_0 .net "clk", 0 0, v0x561eeb71cee0_0;  1 drivers
v0x561eeb719f10_0 .net "clk_enable", 0 0, v0x561eeb71cf80_0;  1 drivers
v0x561eeb719fb0_0 .var "cpu_active", 0 0;
v0x561eeb71a050_0 .net "curr_addr", 31 0, v0x561eeb7112a0_0;  1 drivers
v0x561eeb71a140_0 .net "curr_addr_p4", 31 0, L_0x561eeb7375e0;  1 drivers
v0x561eeb71a200_0 .net "data_address", 31 0, L_0x561eeb736320;  alias, 1 drivers
v0x561eeb71a2e0_0 .net "data_read", 0 0, L_0x561eeb733ea0;  alias, 1 drivers
v0x561eeb71a3a0_0 .net "data_readdata", 31 0, v0x561eeb71d200_0;  1 drivers
v0x561eeb71a480_0 .net "data_write", 0 0, L_0x561eeb733cc0;  alias, 1 drivers
v0x561eeb71a540_0 .net "data_writedata", 31 0, L_0x561eeb736010;  alias, 1 drivers
v0x561eeb71a620_0 .net "funct_code", 5 0, L_0x561eeb72ecd0;  1 drivers
v0x561eeb71a700_0 .net "hi_out", 31 0, v0x561eeb711990_0;  1 drivers
v0x561eeb71a7f0_0 .net "hl_reg_enable", 0 0, L_0x561eeb737390;  1 drivers
v0x561eeb71a890_0 .net "instr_address", 31 0, L_0x561eeb737680;  alias, 1 drivers
v0x561eeb71a950_0 .net "instr_opcode", 5 0, L_0x561eeb72ec30;  1 drivers
v0x561eeb71aa30_0 .net "instr_readdata", 31 0, v0x561eeb71d5d0_0;  1 drivers
v0x561eeb71aaf0_0 .net "j_imm", 0 0, L_0x561eeb732000;  1 drivers
v0x561eeb71ab90_0 .net "j_reg", 0 0, L_0x561eeb732750;  1 drivers
v0x561eeb71ac50_0 .net "l_type", 0 0, L_0x561eeb72fd60;  1 drivers
v0x561eeb71ad10_0 .net "link_const", 0 0, L_0x561eeb7310c0;  1 drivers
v0x561eeb71add0_0 .net "link_reg", 0 0, L_0x561eeb731850;  1 drivers
v0x561eeb71ae90_0 .net "lo_out", 31 0, v0x561eeb7121e0_0;  1 drivers
v0x561eeb71af80_0 .net "lw", 0 0, L_0x561eeb72f040;  1 drivers
v0x561eeb71b020_0 .net "mem_read", 0 0, L_0x561eeb6f41d0;  1 drivers
v0x561eeb71b0e0_0 .net "mem_to_reg", 0 0, L_0x561eeb6f5260;  1 drivers
v0x561eeb71b9b0_0 .net "mem_write", 0 0, L_0x561eeb7303c0;  1 drivers
v0x561eeb71ba70_0 .net "memaddroffset", 31 0, v0x561eeb710210_0;  1 drivers
v0x561eeb71bb60_0 .net "mfhi", 0 0, L_0x561eeb7336d0;  1 drivers
v0x561eeb71bc00_0 .net "mflo", 0 0, L_0x561eeb733c00;  1 drivers
v0x561eeb71bcc0_0 .net "movefrom", 0 0, L_0x561eeb6ea4b0;  1 drivers
v0x561eeb71bd80_0 .net "muldiv", 0 0, L_0x561eeb733520;  1 drivers
v0x561eeb71be40_0 .var "next_instr_addr", 31 0;
v0x561eeb71bf30_0 .net "pc_enable", 0 0, L_0x561eeb7388d0;  1 drivers
v0x561eeb71c000_0 .net "r_format", 0 0, L_0x561eeb72eea0;  1 drivers
v0x561eeb71c0a0_0 .net "reg_a_read_data", 31 0, L_0x561eeb734e20;  1 drivers
v0x561eeb71c170_0 .net "reg_a_read_index", 4 0, L_0x561eeb734070;  1 drivers
v0x561eeb71c240_0 .net "reg_b_read_data", 31 0, L_0x561eeb735e90;  1 drivers
v0x561eeb71c310_0 .net "reg_b_read_index", 4 0, L_0x561eeb7342d0;  1 drivers
v0x561eeb71c3e0_0 .net "reg_dst", 0 0, L_0x561eeb6ae400;  1 drivers
v0x561eeb71c480_0 .net "reg_write", 0 0, L_0x561eeb730300;  1 drivers
v0x561eeb71c540_0 .net "reg_write_data", 31 0, L_0x561eeb735690;  1 drivers
v0x561eeb71c630_0 .net "reg_write_enable", 0 0, L_0x561eeb734b30;  1 drivers
v0x561eeb71c700_0 .net "reg_write_index", 4 0, L_0x561eeb7349a0;  1 drivers
v0x561eeb71c7d0_0 .net "register_v0", 31 0, L_0x561eeb735fa0;  alias, 1 drivers
v0x561eeb71c8a0_0 .net "reset", 0 0, v0x561eeb71d760_0;  1 drivers
v0x561eeb71c9d0_0 .net "result", 31 0, v0x561eeb710670_0;  1 drivers
v0x561eeb71caa0_0 .net "result_hi", 31 0, v0x561eeb70ff70_0;  1 drivers
v0x561eeb71cb40_0 .net "result_lo", 31 0, v0x561eeb710130_0;  1 drivers
v0x561eeb71cbe0_0 .net "sw", 0 0, L_0x561eeb72f180;  1 drivers
E_0x561eeb64d9d0/0 .event anyedge, v0x561eeb70fd40_0, v0x561eeb71a140_0, v0x561eeb719d90_0, v0x561eeb71aaf0_0;
E_0x561eeb64d9d0/1 .event anyedge, v0x561eeb710050_0, v0x561eeb71ab90_0, v0x561eeb7130e0_0;
E_0x561eeb64d9d0 .event/or E_0x561eeb64d9d0/0, E_0x561eeb64d9d0/1;
L_0x561eeb72ec30 .part v0x561eeb71d5d0_0, 26, 6;
L_0x561eeb72ecd0 .part v0x561eeb71d5d0_0, 0, 6;
L_0x561eeb72ed70 .concat [ 6 26 0 0], L_0x561eeb72ec30, L_0x7fa86ca37060;
L_0x561eeb72eea0 .cmp/eq 32, L_0x561eeb72ed70, L_0x7fa86ca370a8;
L_0x561eeb72f040 .cmp/eq 6, L_0x561eeb72ec30, L_0x7fa86ca370f0;
L_0x561eeb72f180 .cmp/eq 6, L_0x561eeb72ec30, L_0x7fa86ca37138;
L_0x561eeb72f260 .concat [ 6 26 0 0], L_0x561eeb72ec30, L_0x7fa86ca37180;
L_0x561eeb72f350 .cmp/eq 32, L_0x561eeb72f260, L_0x7fa86ca371c8;
L_0x561eeb72f510 .concat [ 6 26 0 0], L_0x561eeb72ec30, L_0x7fa86ca37210;
L_0x561eeb72f690 .cmp/eq 32, L_0x561eeb72f510, L_0x7fa86ca37258;
L_0x561eeb72f930 .part L_0x561eeb72ec30, 3, 3;
L_0x561eeb72f9d0 .cmp/eq 3, L_0x561eeb72f930, L_0x7fa86ca372a0;
L_0x561eeb72fbb0 .part L_0x561eeb72ec30, 3, 3;
L_0x561eeb72fd60 .cmp/eq 3, L_0x561eeb72fbb0, L_0x7fa86ca372e8;
L_0x561eeb72ff50 .reduce/nor L_0x561eeb733520;
L_0x561eeb7304e0 .concat [ 6 26 0 0], L_0x561eeb72ec30, L_0x7fa86ca37330;
L_0x561eeb730610 .cmp/eq 32, L_0x561eeb7304e0, L_0x7fa86ca37378;
L_0x561eeb730780 .concat [ 6 26 0 0], L_0x561eeb72ec30, L_0x7fa86ca373c0;
L_0x561eeb730910 .cmp/eq 32, L_0x561eeb730780, L_0x7fa86ca37408;
L_0x561eeb730a80 .part v0x561eeb71d5d0_0, 20, 1;
L_0x561eeb730820 .concat [ 1 31 0 0], L_0x561eeb730a80, L_0x7fa86ca37450;
L_0x561eeb730d80 .cmp/eq 32, L_0x561eeb730820, L_0x7fa86ca37498;
L_0x561eeb731290 .concat [ 6 26 0 0], L_0x561eeb72ec30, L_0x7fa86ca374e0;
L_0x561eeb731380 .cmp/eq 32, L_0x561eeb731290, L_0x7fa86ca37528;
L_0x561eeb731590 .part v0x561eeb71d5d0_0, 0, 6;
L_0x561eeb731630 .cmp/eq 6, L_0x561eeb731590, L_0x7fa86ca37570;
L_0x561eeb7319b0 .concat [ 6 26 0 0], L_0x561eeb72ec30, L_0x7fa86ca375b8;
L_0x561eeb731aa0 .cmp/eq 32, L_0x561eeb7319b0, L_0x7fa86ca37600;
L_0x561eeb731cd0 .concat [ 6 26 0 0], L_0x561eeb72ec30, L_0x7fa86ca37648;
L_0x561eeb731dc0 .cmp/eq 32, L_0x561eeb731cd0, L_0x7fa86ca37690;
L_0x561eeb732190 .concat [ 6 26 0 0], L_0x561eeb72ec30, L_0x7fa86ca376d8;
L_0x561eeb732280 .cmp/eq 32, L_0x561eeb732190, L_0x7fa86ca37720;
L_0x561eeb7324d0 .part v0x561eeb71d5d0_0, 0, 6;
L_0x561eeb732570 .cmp/eq 6, L_0x561eeb7324d0, L_0x7fa86ca37768;
L_0x561eeb7327d0 .part v0x561eeb71d5d0_0, 0, 6;
L_0x561eeb732870 .cmp/eq 6, L_0x561eeb7327d0, L_0x7fa86ca377b0;
L_0x561eeb732c10 .part L_0x561eeb72ecd0, 3, 2;
L_0x561eeb732d00 .cmp/eq 2, L_0x561eeb732c10, L_0x7fa86ca377f8;
L_0x561eeb732f80 .cmp/eq 6, L_0x561eeb72ecd0, L_0x7fa86ca37840;
L_0x561eeb733180 .cmp/eq 6, L_0x561eeb72ecd0, L_0x7fa86ca37888;
L_0x561eeb7335e0 .cmp/eq 6, L_0x561eeb72ecd0, L_0x7fa86ca378d0;
L_0x561eeb733480 .cmp/eq 6, L_0x561eeb72ecd0, L_0x7fa86ca37918;
L_0x561eeb733cc0 .functor MUXZ 1, L_0x7fa86ca37960, L_0x561eeb7303c0, L_0x561eeb738750, C4<>;
L_0x561eeb734070 .part v0x561eeb71d5d0_0, 21, 5;
L_0x561eeb7342d0 .part v0x561eeb71d5d0_0, 16, 5;
L_0x561eeb7343c0 .part v0x561eeb71d5d0_0, 11, 5;
L_0x561eeb7345e0 .part v0x561eeb71d5d0_0, 16, 5;
L_0x561eeb734680 .functor MUXZ 5, L_0x561eeb7345e0, L_0x561eeb7343c0, L_0x561eeb6ae400, C4<>;
L_0x561eeb7349a0 .functor MUXZ 5, L_0x561eeb734680, L_0x7fa86ca379a8, L_0x561eeb7310c0, C4<>;
L_0x561eeb734d80 .arith/sum 32, L_0x561eeb7375e0, L_0x7fa86ca379f0;
L_0x561eeb735030 .functor MUXZ 32, v0x561eeb710670_0, v0x561eeb71d200_0, L_0x561eeb6f5260, C4<>;
L_0x561eeb7351c0 .functor MUXZ 32, L_0x561eeb735030, v0x561eeb7121e0_0, L_0x561eeb733c00, C4<>;
L_0x561eeb735500 .functor MUXZ 32, L_0x561eeb7351c0, v0x561eeb711990_0, L_0x561eeb7336d0, C4<>;
L_0x561eeb735690 .functor MUXZ 32, L_0x561eeb735500, L_0x561eeb734d80, L_0x561eeb734c40, C4<>;
L_0x561eeb7375e0 .arith/sum 32, v0x561eeb7112a0_0, L_0x7fa86ca37b10;
L_0x561eeb7377e0 .part v0x561eeb71d5d0_0, 0, 16;
L_0x561eeb737a50 .concat [ 16 2 0 0], L_0x561eeb7377e0, L_0x7fa86ca37b58;
L_0x561eeb737b90 .part L_0x561eeb737a50, 0, 16;
L_0x561eeb737e60 .concat [ 2 16 0 0], L_0x7fa86ca37ba0, L_0x561eeb737b90;
L_0x561eeb737fa0 .part L_0x561eeb737e60, 17, 1;
L_0x561eeb738280 .functor MUXZ 14, L_0x7fa86ca37c30, L_0x7fa86ca37be8, L_0x561eeb737fa0, C4<>;
L_0x561eeb738410 .concat [ 18 14 0 0], L_0x561eeb737e60, L_0x561eeb738280;
S_0x561eeb70f330 .scope module, "cpu_alu" "alu" 6 158, 4 1 0, S_0x561eeb70f010;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "op1";
    .port_info 1 /INPUT 32 "op2";
    .port_info 2 /INPUT 32 "instructionword";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 32 "hi";
    .port_info 5 /OUTPUT 32 "lo";
    .port_info 6 /OUTPUT 32 "memaddroffset";
    .port_info 7 /OUTPUT 1 "b_flag";
v0x561eeb70f6d0_0 .net *"_ivl_10", 15 0, L_0x561eeb736ce0;  1 drivers
L_0x7fa86ca37ac8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x561eeb70f7d0_0 .net/2u *"_ivl_14", 15 0, L_0x7fa86ca37ac8;  1 drivers
v0x561eeb70f8b0_0 .net *"_ivl_17", 15 0, L_0x561eeb736f50;  1 drivers
v0x561eeb70f970_0 .net *"_ivl_5", 0 0, L_0x561eeb7365c0;  1 drivers
v0x561eeb70fa50_0 .net *"_ivl_6", 15 0, L_0x561eeb736660;  1 drivers
v0x561eeb70fb80_0 .net *"_ivl_9", 15 0, L_0x561eeb736a30;  1 drivers
v0x561eeb70fc60_0 .net "addr_rt", 4 0, L_0x561eeb737280;  1 drivers
v0x561eeb70fd40_0 .var "b_flag", 0 0;
v0x561eeb70fe00_0 .net "funct", 5 0, L_0x561eeb736520;  1 drivers
v0x561eeb70ff70_0 .var "hi", 31 0;
v0x561eeb710050_0 .net "instructionword", 31 0, v0x561eeb71d5d0_0;  alias, 1 drivers
v0x561eeb710130_0 .var "lo", 31 0;
v0x561eeb710210_0 .var "memaddroffset", 31 0;
v0x561eeb7102f0_0 .var "multresult", 63 0;
v0x561eeb7103d0_0 .net "op1", 31 0, L_0x561eeb7360d0;  alias, 1 drivers
v0x561eeb7104b0_0 .net "op2", 31 0, L_0x561eeb736220;  alias, 1 drivers
v0x561eeb710590_0 .net "opcode", 5 0, L_0x561eeb736480;  1 drivers
v0x561eeb710670_0 .var "result", 31 0;
v0x561eeb710750_0 .net "shamt", 4 0, L_0x561eeb737180;  1 drivers
v0x561eeb710830_0 .net/s "sign_op1", 31 0, L_0x561eeb7360d0;  alias, 1 drivers
v0x561eeb7108f0_0 .net/s "sign_op2", 31 0, L_0x561eeb736220;  alias, 1 drivers
v0x561eeb7109c0_0 .net "simmediatedata", 31 0, L_0x561eeb736dc0;  1 drivers
v0x561eeb710a80_0 .net "simmediatedatas", 31 0, L_0x561eeb736dc0;  alias, 1 drivers
v0x561eeb710b70_0 .net "uimmediatedata", 31 0, L_0x561eeb737040;  1 drivers
v0x561eeb710c30_0 .net "unsign_op1", 31 0, L_0x561eeb7360d0;  alias, 1 drivers
v0x561eeb710cf0_0 .net "unsign_op2", 31 0, L_0x561eeb736220;  alias, 1 drivers
v0x561eeb710e00_0 .var "unsigned_result", 31 0;
E_0x561eeb625830/0 .event anyedge, v0x561eeb710590_0, v0x561eeb70fe00_0, v0x561eeb7104b0_0, v0x561eeb710750_0;
E_0x561eeb625830/1 .event anyedge, v0x561eeb7103d0_0, v0x561eeb7102f0_0, v0x561eeb70fc60_0, v0x561eeb7109c0_0;
E_0x561eeb625830/2 .event anyedge, v0x561eeb710b70_0, v0x561eeb710e00_0;
E_0x561eeb625830 .event/or E_0x561eeb625830/0, E_0x561eeb625830/1, E_0x561eeb625830/2;
L_0x561eeb736480 .part v0x561eeb71d5d0_0, 26, 6;
L_0x561eeb736520 .part v0x561eeb71d5d0_0, 0, 6;
L_0x561eeb7365c0 .part v0x561eeb71d5d0_0, 15, 1;
LS_0x561eeb736660_0_0 .concat [ 1 1 1 1], L_0x561eeb7365c0, L_0x561eeb7365c0, L_0x561eeb7365c0, L_0x561eeb7365c0;
LS_0x561eeb736660_0_4 .concat [ 1 1 1 1], L_0x561eeb7365c0, L_0x561eeb7365c0, L_0x561eeb7365c0, L_0x561eeb7365c0;
LS_0x561eeb736660_0_8 .concat [ 1 1 1 1], L_0x561eeb7365c0, L_0x561eeb7365c0, L_0x561eeb7365c0, L_0x561eeb7365c0;
LS_0x561eeb736660_0_12 .concat [ 1 1 1 1], L_0x561eeb7365c0, L_0x561eeb7365c0, L_0x561eeb7365c0, L_0x561eeb7365c0;
L_0x561eeb736660 .concat [ 4 4 4 4], LS_0x561eeb736660_0_0, LS_0x561eeb736660_0_4, LS_0x561eeb736660_0_8, LS_0x561eeb736660_0_12;
L_0x561eeb736a30 .part v0x561eeb71d5d0_0, 0, 16;
L_0x561eeb736ce0 .concat [ 16 0 0 0], L_0x561eeb736a30;
L_0x561eeb736dc0 .concat [ 16 16 0 0], L_0x561eeb736ce0, L_0x561eeb736660;
L_0x561eeb736f50 .part v0x561eeb71d5d0_0, 0, 16;
L_0x561eeb737040 .concat [ 16 16 0 0], L_0x561eeb736f50, L_0x7fa86ca37ac8;
L_0x561eeb737180 .part v0x561eeb71d5d0_0, 6, 5;
L_0x561eeb737280 .part v0x561eeb71d5d0_0, 16, 5;
S_0x561eeb711030 .scope module, "cpu_pc" "pc" 6 235, 7 1 0, S_0x561eeb70f010;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "next_addr";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "enable";
    .port_info 4 /OUTPUT 32 "curr_addr";
v0x561eeb7111e0_0 .net "clk", 0 0, v0x561eeb71cee0_0;  alias, 1 drivers
v0x561eeb7112a0_0 .var "curr_addr", 31 0;
v0x561eeb711380_0 .net "enable", 0 0, L_0x561eeb7388d0;  alias, 1 drivers
v0x561eeb711420_0 .net "next_addr", 31 0, v0x561eeb71be40_0;  1 drivers
v0x561eeb711500_0 .net "reset", 0 0, v0x561eeb71d760_0;  alias, 1 drivers
S_0x561eeb7116b0 .scope module, "hi" "hl_reg" 6 185, 8 1 0, S_0x561eeb70f010;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 32 "data_in";
    .port_info 4 /OUTPUT 32 "data_out";
v0x561eeb7118c0_0 .net "clk", 0 0, v0x561eeb71cee0_0;  alias, 1 drivers
v0x561eeb711990_0 .var "data", 31 0;
v0x561eeb711a50_0 .net "data_in", 31 0, v0x561eeb70ff70_0;  alias, 1 drivers
v0x561eeb711b50_0 .net "data_out", 31 0, v0x561eeb711990_0;  alias, 1 drivers
v0x561eeb711c10_0 .net "enable", 0 0, L_0x561eeb737390;  alias, 1 drivers
v0x561eeb711d20_0 .net "reset", 0 0, v0x561eeb71d760_0;  alias, 1 drivers
S_0x561eeb711e70 .scope module, "lo" "hl_reg" 6 177, 8 1 0, S_0x561eeb70f010;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 32 "data_in";
    .port_info 4 /OUTPUT 32 "data_out";
v0x561eeb7120d0_0 .net "clk", 0 0, v0x561eeb71cee0_0;  alias, 1 drivers
v0x561eeb7121e0_0 .var "data", 31 0;
v0x561eeb7122c0_0 .net "data_in", 31 0, v0x561eeb710130_0;  alias, 1 drivers
v0x561eeb712390_0 .net "data_out", 31 0, v0x561eeb7121e0_0;  alias, 1 drivers
v0x561eeb712450_0 .net "enable", 0 0, L_0x561eeb737390;  alias, 1 drivers
v0x561eeb712540_0 .net "reset", 0 0, v0x561eeb71d760_0;  alias, 1 drivers
S_0x561eeb7126b0 .scope module, "register" "regfile" 6 124, 9 1 0, S_0x561eeb70f010;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "r_clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "r_clk_enable";
    .port_info 3 /INPUT 1 "write_control";
    .port_info 4 /INPUT 5 "read_reg1";
    .port_info 5 /INPUT 5 "read_reg2";
    .port_info 6 /INPUT 5 "write_reg";
    .port_info 7 /INPUT 32 "write_data";
    .port_info 8 /OUTPUT 32 "read_data1";
    .port_info 9 /OUTPUT 32 "read_data2";
    .port_info 10 /OUTPUT 32 "register_v0";
L_0x561eeb734e20 .functor BUFZ 32, L_0x561eeb735a30, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x561eeb735e90 .functor BUFZ 32, L_0x561eeb735cb0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x561eeb713540_2 .array/port v0x561eeb713540, 2;
L_0x561eeb735fa0 .functor BUFZ 32, v0x561eeb713540_2, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x561eeb7129f0_0 .net *"_ivl_0", 31 0, L_0x561eeb735a30;  1 drivers
v0x561eeb712af0_0 .net *"_ivl_10", 6 0, L_0x561eeb735d50;  1 drivers
L_0x7fa86ca37a80 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x561eeb712bd0_0 .net *"_ivl_13", 1 0, L_0x7fa86ca37a80;  1 drivers
v0x561eeb712c90_0 .net *"_ivl_2", 6 0, L_0x561eeb735ad0;  1 drivers
L_0x7fa86ca37a38 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x561eeb712d70_0 .net *"_ivl_5", 1 0, L_0x7fa86ca37a38;  1 drivers
v0x561eeb712ea0_0 .net *"_ivl_8", 31 0, L_0x561eeb735cb0;  1 drivers
v0x561eeb712f80_0 .net "r_clk", 0 0, v0x561eeb71cee0_0;  alias, 1 drivers
v0x561eeb713020_0 .net "r_clk_enable", 0 0, v0x561eeb71cf80_0;  alias, 1 drivers
v0x561eeb7130e0_0 .net "read_data1", 31 0, L_0x561eeb734e20;  alias, 1 drivers
v0x561eeb7131c0_0 .net "read_data2", 31 0, L_0x561eeb735e90;  alias, 1 drivers
v0x561eeb7132a0_0 .net "read_reg1", 4 0, L_0x561eeb734070;  alias, 1 drivers
v0x561eeb713380_0 .net "read_reg2", 4 0, L_0x561eeb7342d0;  alias, 1 drivers
v0x561eeb713460_0 .net "register_v0", 31 0, L_0x561eeb735fa0;  alias, 1 drivers
v0x561eeb713540 .array "registers", 0 31, 31 0;
v0x561eeb713b10_0 .net "reset", 0 0, v0x561eeb71d760_0;  alias, 1 drivers
v0x561eeb713bb0_0 .net "write_control", 0 0, L_0x561eeb734b30;  alias, 1 drivers
v0x561eeb713c70_0 .net "write_data", 31 0, L_0x561eeb735690;  alias, 1 drivers
v0x561eeb713e60_0 .net "write_reg", 4 0, L_0x561eeb7349a0;  alias, 1 drivers
L_0x561eeb735a30 .array/port v0x561eeb713540, L_0x561eeb735ad0;
L_0x561eeb735ad0 .concat [ 5 2 0 0], L_0x561eeb734070, L_0x7fa86ca37a38;
L_0x561eeb735cb0 .array/port v0x561eeb713540, L_0x561eeb735d50;
L_0x561eeb735d50 .concat [ 5 2 0 0], L_0x561eeb7342d0, L_0x7fa86ca37a80;
S_0x561eeb6daf60 .scope module, "data_ram" "data_ram" 10 3;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "data_address";
    .port_info 2 /INPUT 1 "data_write";
    .port_info 3 /INPUT 1 "data_read";
    .port_info 4 /INPUT 32 "data_writedata";
    .port_info 5 /OUTPUT 32 "data_readdata";
o0x7fa86ca83858 .functor BUFZ 1, C4<z>; HiZ drive
v0x561eeb71d800_0 .net "clk", 0 0, o0x7fa86ca83858;  0 drivers
o0x7fa86ca83888 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x561eeb71d8a0_0 .net "data_address", 31 0, o0x7fa86ca83888;  0 drivers
o0x7fa86ca838b8 .functor BUFZ 1, C4<z>; HiZ drive
v0x561eeb71d980_0 .net "data_read", 0 0, o0x7fa86ca838b8;  0 drivers
v0x561eeb71da20_0 .var "data_readdata", 31 0;
o0x7fa86ca83918 .functor BUFZ 1, C4<z>; HiZ drive
v0x561eeb71db00_0 .net "data_write", 0 0, o0x7fa86ca83918;  0 drivers
o0x7fa86ca83948 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x561eeb71dc10_0 .net "data_writedata", 31 0, o0x7fa86ca83948;  0 drivers
S_0x561eeb6db330 .scope module, "instruction_ram" "instruction_ram" 11 3;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "instr_address";
    .port_info 1 /OUTPUT 32 "instr_readdata";
o0x7fa86ca83a98 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x561eeb71ddf0_0 .net "instr_address", 31 0, o0x7fa86ca83a98;  0 drivers
v0x561eeb71def0_0 .var "instr_readdata", 31 0;
    .scope S_0x561eeb6db760;
T_0 ;
    %wait E_0x561eeb64ea80;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561eeb70c8e0_0, 0, 1;
    %load/vec4 v0x561eeb70d0a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_0.7, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 6;
    %cmp/u;
    %jmp/1 T_0.8, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 6;
    %cmp/u;
    %jmp/1 T_0.9, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_0.10, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_0.11, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_0.12, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_0.13, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_0.14, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_0.15, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_0.16, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_0.17, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_0.18, 6;
    %dup/vec4;
    %pushi/vec4 40, 0, 6;
    %cmp/u;
    %jmp/1 T_0.19, 6;
    %dup/vec4;
    %pushi/vec4 41, 0, 6;
    %cmp/u;
    %jmp/1 T_0.20, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_0.21, 6;
    %jmp T_0.22;
T_0.0 ;
    %load/vec4 v0x561eeb70c9a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_0.23, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_0.24, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_0.25, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_0.26, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_0.27, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_0.28, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 6;
    %cmp/u;
    %jmp/1 T_0.29, 6;
    %dup/vec4;
    %pushi/vec4 25, 0, 6;
    %cmp/u;
    %jmp/1 T_0.30, 6;
    %dup/vec4;
    %pushi/vec4 26, 0, 6;
    %cmp/u;
    %jmp/1 T_0.31, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 6;
    %cmp/u;
    %jmp/1 T_0.32, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 6;
    %cmp/u;
    %jmp/1 T_0.33, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 6;
    %cmp/u;
    %jmp/1 T_0.34, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_0.35, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_0.36, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_0.37, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_0.38, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_0.39, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_0.40, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_0.41, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_0.42, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_0.43, 6;
    %jmp T_0.44;
T_0.23 ;
    %load/vec4 v0x561eeb70d400_0;
    %ix/getv 4, v0x561eeb70d260_0;
    %shiftl 4;
    %store/vec4 v0x561eeb70d8b0_0, 0, 32;
    %jmp T_0.44;
T_0.24 ;
    %load/vec4 v0x561eeb70d400_0;
    %ix/getv 4, v0x561eeb70d260_0;
    %shiftr 4;
    %store/vec4 v0x561eeb70d8b0_0, 0, 32;
    %jmp T_0.44;
T_0.25 ;
    %load/vec4 v0x561eeb70d400_0;
    %ix/getv 4, v0x561eeb70d260_0;
    %shiftr/s 4;
    %store/vec4 v0x561eeb70d8b0_0, 0, 32;
    %jmp T_0.44;
T_0.26 ;
    %load/vec4 v0x561eeb70d400_0;
    %load/vec4 v0x561eeb70d6e0_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0x561eeb70d8b0_0, 0, 32;
    %jmp T_0.44;
T_0.27 ;
    %load/vec4 v0x561eeb70d400_0;
    %load/vec4 v0x561eeb70d6e0_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0x561eeb70d8b0_0, 0, 32;
    %jmp T_0.44;
T_0.28 ;
    %load/vec4 v0x561eeb70d400_0;
    %load/vec4 v0x561eeb70d6e0_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr/s 4;
    %store/vec4 v0x561eeb70d8b0_0, 0, 32;
    %jmp T_0.44;
T_0.29 ;
    %load/vec4 v0x561eeb70d340_0;
    %pad/s 64;
    %load/vec4 v0x561eeb70d400_0;
    %pad/s 64;
    %mul;
    %store/vec4 v0x561eeb70ce00_0, 0, 64;
    %load/vec4 v0x561eeb70ce00_0;
    %parti/s 32, 32, 7;
    %store/vec4 v0x561eeb70ca80_0, 0, 32;
    %load/vec4 v0x561eeb70ce00_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0x561eeb70cc40_0, 0, 32;
    %jmp T_0.44;
T_0.30 ;
    %load/vec4 v0x561eeb70d6e0_0;
    %pad/u 64;
    %load/vec4 v0x561eeb70d7a0_0;
    %pad/u 64;
    %mul;
    %store/vec4 v0x561eeb70ce00_0, 0, 64;
    %load/vec4 v0x561eeb70ce00_0;
    %parti/s 32, 32, 7;
    %store/vec4 v0x561eeb70ca80_0, 0, 32;
    %load/vec4 v0x561eeb70ce00_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0x561eeb70cc40_0, 0, 32;
    %jmp T_0.44;
T_0.31 ;
    %load/vec4 v0x561eeb70d340_0;
    %load/vec4 v0x561eeb70d400_0;
    %mod/s;
    %store/vec4 v0x561eeb70ca80_0, 0, 32;
    %load/vec4 v0x561eeb70d340_0;
    %load/vec4 v0x561eeb70d400_0;
    %div/s;
    %store/vec4 v0x561eeb70cc40_0, 0, 32;
    %jmp T_0.44;
T_0.32 ;
    %load/vec4 v0x561eeb70d6e0_0;
    %load/vec4 v0x561eeb70d7a0_0;
    %mod;
    %store/vec4 v0x561eeb70ca80_0, 0, 32;
    %load/vec4 v0x561eeb70d6e0_0;
    %load/vec4 v0x561eeb70d7a0_0;
    %div;
    %store/vec4 v0x561eeb70cc40_0, 0, 32;
    %jmp T_0.44;
T_0.33 ;
    %load/vec4 v0x561eeb70cee0_0;
    %store/vec4 v0x561eeb70ca80_0, 0, 32;
    %jmp T_0.44;
T_0.34 ;
    %load/vec4 v0x561eeb70cee0_0;
    %store/vec4 v0x561eeb70cc40_0, 0, 32;
    %jmp T_0.44;
T_0.35 ;
    %load/vec4 v0x561eeb70d340_0;
    %load/vec4 v0x561eeb70d400_0;
    %add;
    %store/vec4 v0x561eeb70d8b0_0, 0, 32;
    %jmp T_0.44;
T_0.36 ;
    %load/vec4 v0x561eeb70d6e0_0;
    %load/vec4 v0x561eeb70d7a0_0;
    %add;
    %store/vec4 v0x561eeb70d8b0_0, 0, 32;
    %jmp T_0.44;
T_0.37 ;
    %load/vec4 v0x561eeb70d6e0_0;
    %load/vec4 v0x561eeb70d7a0_0;
    %sub;
    %store/vec4 v0x561eeb70d8b0_0, 0, 32;
    %jmp T_0.44;
T_0.38 ;
    %load/vec4 v0x561eeb70d6e0_0;
    %load/vec4 v0x561eeb70d7a0_0;
    %and;
    %store/vec4 v0x561eeb70d8b0_0, 0, 32;
    %jmp T_0.44;
T_0.39 ;
    %load/vec4 v0x561eeb70d6e0_0;
    %load/vec4 v0x561eeb70d7a0_0;
    %or;
    %store/vec4 v0x561eeb70d8b0_0, 0, 32;
    %jmp T_0.44;
T_0.40 ;
    %load/vec4 v0x561eeb70d6e0_0;
    %load/vec4 v0x561eeb70d7a0_0;
    %xor;
    %store/vec4 v0x561eeb70d8b0_0, 0, 32;
    %jmp T_0.44;
T_0.41 ;
    %load/vec4 v0x561eeb70d6e0_0;
    %load/vec4 v0x561eeb70d7a0_0;
    %or;
    %inv;
    %store/vec4 v0x561eeb70d8b0_0, 0, 32;
    %jmp T_0.44;
T_0.42 ;
    %load/vec4 v0x561eeb70d340_0;
    %load/vec4 v0x561eeb70d400_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_0.45, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_0.46, 8;
T_0.45 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_0.46, 8;
 ; End of false expr.
    %blend;
T_0.46;
    %store/vec4 v0x561eeb70d8b0_0, 0, 32;
    %jmp T_0.44;
T_0.43 ;
    %load/vec4 v0x561eeb70d6e0_0;
    %load/vec4 v0x561eeb70d7a0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_0.47, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_0.48, 8;
T_0.47 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_0.48, 8;
 ; End of false expr.
    %blend;
T_0.48;
    %store/vec4 v0x561eeb70d8b0_0, 0, 32;
    %jmp T_0.44;
T_0.44 ;
    %pop/vec4 1;
    %jmp T_0.22;
T_0.1 ;
    %load/vec4 v0x561eeb70c800_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_0.49, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 5;
    %cmp/u;
    %jmp/1 T_0.50, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_0.51, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 5;
    %cmp/u;
    %jmp/1 T_0.52, 6;
    %jmp T_0.53;
T_0.49 ;
    %load/vec4 v0x561eeb70d340_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_0.54, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561eeb70c8e0_0, 0, 1;
    %jmp T_0.55;
T_0.54 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561eeb70c8e0_0, 0, 1;
T_0.55 ;
    %jmp T_0.53;
T_0.50 ;
    %load/vec4 v0x561eeb70d340_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_0.56, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561eeb70c8e0_0, 0, 1;
    %jmp T_0.57;
T_0.56 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561eeb70c8e0_0, 0, 1;
T_0.57 ;
    %jmp T_0.53;
T_0.51 ;
    %load/vec4 v0x561eeb70d340_0;
    %cmpi/s 0, 0, 32;
    %jmp/0xz  T_0.58, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561eeb70c8e0_0, 0, 1;
    %jmp T_0.59;
T_0.58 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561eeb70c8e0_0, 0, 1;
T_0.59 ;
    %jmp T_0.53;
T_0.52 ;
    %load/vec4 v0x561eeb70d340_0;
    %cmpi/s 0, 0, 32;
    %jmp/0xz  T_0.60, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561eeb70c8e0_0, 0, 1;
    %jmp T_0.61;
T_0.60 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561eeb70c8e0_0, 0, 1;
T_0.61 ;
    %jmp T_0.53;
T_0.53 ;
    %pop/vec4 1;
    %jmp T_0.22;
T_0.2 ;
    %load/vec4 v0x561eeb70d340_0;
    %load/vec4 v0x561eeb70d400_0;
    %cmp/e;
    %jmp/0xz  T_0.62, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561eeb70c8e0_0, 0, 1;
    %jmp T_0.63;
T_0.62 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561eeb70c8e0_0, 0, 1;
T_0.63 ;
    %jmp T_0.22;
T_0.3 ;
    %load/vec4 v0x561eeb70d340_0;
    %load/vec4 v0x561eeb70cfc0_0;
    %cmp/ne;
    %jmp/0xz  T_0.64, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561eeb70c8e0_0, 0, 1;
    %jmp T_0.65;
T_0.64 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561eeb70c8e0_0, 0, 1;
T_0.65 ;
    %jmp T_0.22;
T_0.4 ;
    %load/vec4 v0x561eeb70d340_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_0.66, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561eeb70c8e0_0, 0, 1;
    %jmp T_0.67;
T_0.66 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561eeb70c8e0_0, 0, 1;
T_0.67 ;
    %jmp T_0.22;
T_0.5 ;
    %load/vec4 v0x561eeb70d340_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_0.68, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561eeb70c8e0_0, 0, 1;
    %jmp T_0.69;
T_0.68 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561eeb70c8e0_0, 0, 1;
T_0.69 ;
    %jmp T_0.22;
T_0.6 ;
    %load/vec4 v0x561eeb70d340_0;
    %load/vec4 v0x561eeb70d4a0_0;
    %add;
    %store/vec4 v0x561eeb70d8b0_0, 0, 32;
    %jmp T_0.22;
T_0.7 ;
    %load/vec4 v0x561eeb70d6e0_0;
    %load/vec4 v0x561eeb70d4a0_0;
    %add;
    %store/vec4 v0x561eeb70d8b0_0, 0, 32;
    %jmp T_0.22;
T_0.8 ;
    %load/vec4 v0x561eeb70d340_0;
    %load/vec4 v0x561eeb70d4a0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_0.70, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_0.71, 8;
T_0.70 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_0.71, 8;
 ; End of false expr.
    %blend;
T_0.71;
    %store/vec4 v0x561eeb70d8b0_0, 0, 32;
    %jmp T_0.22;
T_0.9 ;
    %load/vec4 v0x561eeb70d6e0_0;
    %load/vec4 v0x561eeb70d560_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_0.72, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_0.73, 8;
T_0.72 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_0.73, 8;
 ; End of false expr.
    %blend;
T_0.73;
    %store/vec4 v0x561eeb70d8b0_0, 0, 32;
    %jmp T_0.22;
T_0.10 ;
    %load/vec4 v0x561eeb70d6e0_0;
    %load/vec4 v0x561eeb70d620_0;
    %and;
    %store/vec4 v0x561eeb70d8b0_0, 0, 32;
    %jmp T_0.22;
T_0.11 ;
    %load/vec4 v0x561eeb70d6e0_0;
    %load/vec4 v0x561eeb70d620_0;
    %or;
    %store/vec4 v0x561eeb70d8b0_0, 0, 32;
    %jmp T_0.22;
T_0.12 ;
    %load/vec4 v0x561eeb70d6e0_0;
    %load/vec4 v0x561eeb70d620_0;
    %xor;
    %store/vec4 v0x561eeb70d8b0_0, 0, 32;
    %jmp T_0.22;
T_0.13 ;
    %load/vec4 v0x561eeb70d620_0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x561eeb70d8b0_0, 0, 32;
    %jmp T_0.22;
T_0.14 ;
    %load/vec4 v0x561eeb70d340_0;
    %load/vec4 v0x561eeb70d4a0_0;
    %add;
    %store/vec4 v0x561eeb70cd20_0, 0, 32;
    %jmp T_0.22;
T_0.15 ;
    %load/vec4 v0x561eeb70d340_0;
    %load/vec4 v0x561eeb70d4a0_0;
    %add;
    %store/vec4 v0x561eeb70cd20_0, 0, 32;
    %jmp T_0.22;
T_0.16 ;
    %load/vec4 v0x561eeb70d340_0;
    %load/vec4 v0x561eeb70d4a0_0;
    %add;
    %store/vec4 v0x561eeb70cd20_0, 0, 32;
    %jmp T_0.22;
T_0.17 ;
    %load/vec4 v0x561eeb70d340_0;
    %load/vec4 v0x561eeb70d4a0_0;
    %add;
    %store/vec4 v0x561eeb70cd20_0, 0, 32;
    %jmp T_0.22;
T_0.18 ;
    %load/vec4 v0x561eeb70d340_0;
    %load/vec4 v0x561eeb70d4a0_0;
    %add;
    %store/vec4 v0x561eeb70cd20_0, 0, 32;
    %jmp T_0.22;
T_0.19 ;
    %load/vec4 v0x561eeb70d340_0;
    %load/vec4 v0x561eeb70d4a0_0;
    %add;
    %store/vec4 v0x561eeb70cd20_0, 0, 32;
    %jmp T_0.22;
T_0.20 ;
    %load/vec4 v0x561eeb70d340_0;
    %load/vec4 v0x561eeb70d4a0_0;
    %add;
    %store/vec4 v0x561eeb70cd20_0, 0, 32;
    %jmp T_0.22;
T_0.21 ;
    %load/vec4 v0x561eeb70d340_0;
    %load/vec4 v0x561eeb70d4a0_0;
    %add;
    %store/vec4 v0x561eeb70cd20_0, 0, 32;
    %jmp T_0.22;
T_0.22 ;
    %pop/vec4 1;
    %load/vec4 v0x561eeb70d8b0_0;
    %store/vec4 v0x561eeb70d180_0, 0, 32;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x561eeb6edf80;
T_1 ;
    %pushi/vec4 9, 0, 6;
    %store/vec4 v0x561eeb70e190_0, 0, 6;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v0x561eeb70e360_0, 0, 5;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x561eeb70e420_0, 0, 5;
    %pushi/vec4 65534, 0, 16;
    %store/vec4 v0x561eeb70dd00_0, 0, 16;
    %load/vec4 v0x561eeb70e190_0;
    %load/vec4 v0x561eeb70e360_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x561eeb70e420_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x561eeb70dd00_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x561eeb70ddc0_0, 0, 32;
    %vpi_call/w 3 33 "$display", "%b", v0x561eeb70ddc0_0 {0 0 0};
    %load/vec4 v0x561eeb70ddc0_0;
    %store/vec4 v0x561eeb70dea0_0, 0, 32;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0x561eeb70e030_0, 0, 32;
    %pushi/vec4 1000, 0, 32;
    %store/vec4 v0x561eeb70e0d0_0, 0, 32;
    %delay 1, 0;
    %vpi_call/w 3 38 "$display", "-------------------------------------" {0 0 0};
    %vpi_call/w 3 39 "$display", "%h", v0x561eeb70e270_0 {0 0 0};
    %pushi/vec4 0, 0, 26;
    %store/vec4 v0x561eeb70e500_0, 0, 26;
    %pushi/vec4 32, 0, 6;
    %store/vec4 v0x561eeb70dba0_0, 0, 6;
    %load/vec4 v0x561eeb70e500_0;
    %load/vec4 v0x561eeb70dba0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x561eeb70dea0_0, 0, 32;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x561eeb70e360_0, 0, 5;
    %pushi/vec4 8, 0, 5;
    %store/vec4 v0x561eeb70e420_0, 0, 5;
    %delay 1, 0;
    %vpi_call/w 3 48 "$display", "-------------------------------------" {0 0 0};
    %vpi_call/w 3 49 "$display", "unsigned of result = %d", v0x561eeb70e270_0 {0 0 0};
    %load/vec4 v0x561eeb70e270_0;
    %vpi_call/w 3 50 "$display", "signed of result = %d", S<0,vec4,s32> {1 0 0};
    %load/vec4 v0x561eeb70dc60_0;
    %load/vec4 v0x561eeb70df60_0;
    %vpi_call/w 3 51 "$display", "hi=%h, lo = %h", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 52 "$display", "b flag is %b", v0x561eeb70dae0_0 {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x561eeb7126b0;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x561eeb713540, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x561eeb713540, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x561eeb713540, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x561eeb713540, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x561eeb713540, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x561eeb713540, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x561eeb713540, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x561eeb713540, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x561eeb713540, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x561eeb713540, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x561eeb713540, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x561eeb713540, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x561eeb713540, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x561eeb713540, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x561eeb713540, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x561eeb713540, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x561eeb713540, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x561eeb713540, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x561eeb713540, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x561eeb713540, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x561eeb713540, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x561eeb713540, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x561eeb713540, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x561eeb713540, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x561eeb713540, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x561eeb713540, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x561eeb713540, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x561eeb713540, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x561eeb713540, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x561eeb713540, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x561eeb713540, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x561eeb713540, 4, 0;
    %end;
    .thread T_2;
    .scope S_0x561eeb7126b0;
T_3 ;
    %wait E_0x561eeb64f130;
    %load/vec4 v0x561eeb713b10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x561eeb713540, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x561eeb713540, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x561eeb713540, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x561eeb713540, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x561eeb713540, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x561eeb713540, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x561eeb713540, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x561eeb713540, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x561eeb713540, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x561eeb713540, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x561eeb713540, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x561eeb713540, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x561eeb713540, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x561eeb713540, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x561eeb713540, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x561eeb713540, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x561eeb713540, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x561eeb713540, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x561eeb713540, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x561eeb713540, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x561eeb713540, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x561eeb713540, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x561eeb713540, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x561eeb713540, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x561eeb713540, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x561eeb713540, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x561eeb713540, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x561eeb713540, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x561eeb713540, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x561eeb713540, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x561eeb713540, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x561eeb713540, 0, 4;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x561eeb713020_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v0x561eeb713bb0_0;
    %load/vec4 v0x561eeb713e60_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %load/vec4 v0x561eeb713c70_0;
    %load/vec4 v0x561eeb713e60_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x561eeb713540, 0, 4;
T_3.4 ;
T_3.2 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x561eeb70f330;
T_4 ;
    %wait E_0x561eeb625830;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561eeb70fd40_0, 0, 1;
    %load/vec4 v0x561eeb710590_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_4.7, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 6;
    %cmp/u;
    %jmp/1 T_4.8, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 6;
    %cmp/u;
    %jmp/1 T_4.9, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_4.10, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_4.11, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_4.12, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_4.13, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_4.14, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_4.15, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_4.16, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_4.17, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_4.18, 6;
    %dup/vec4;
    %pushi/vec4 40, 0, 6;
    %cmp/u;
    %jmp/1 T_4.19, 6;
    %dup/vec4;
    %pushi/vec4 41, 0, 6;
    %cmp/u;
    %jmp/1 T_4.20, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_4.21, 6;
    %jmp T_4.22;
T_4.0 ;
    %load/vec4 v0x561eeb70fe00_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_4.23, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_4.24, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_4.25, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_4.26, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_4.27, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_4.28, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 6;
    %cmp/u;
    %jmp/1 T_4.29, 6;
    %dup/vec4;
    %pushi/vec4 25, 0, 6;
    %cmp/u;
    %jmp/1 T_4.30, 6;
    %dup/vec4;
    %pushi/vec4 26, 0, 6;
    %cmp/u;
    %jmp/1 T_4.31, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 6;
    %cmp/u;
    %jmp/1 T_4.32, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 6;
    %cmp/u;
    %jmp/1 T_4.33, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 6;
    %cmp/u;
    %jmp/1 T_4.34, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_4.35, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_4.36, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_4.37, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_4.38, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_4.39, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_4.40, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_4.41, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_4.42, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_4.43, 6;
    %jmp T_4.44;
T_4.23 ;
    %load/vec4 v0x561eeb7108f0_0;
    %ix/getv 4, v0x561eeb710750_0;
    %shiftl 4;
    %store/vec4 v0x561eeb710e00_0, 0, 32;
    %jmp T_4.44;
T_4.24 ;
    %load/vec4 v0x561eeb7108f0_0;
    %ix/getv 4, v0x561eeb710750_0;
    %shiftr 4;
    %store/vec4 v0x561eeb710e00_0, 0, 32;
    %jmp T_4.44;
T_4.25 ;
    %load/vec4 v0x561eeb7108f0_0;
    %ix/getv 4, v0x561eeb710750_0;
    %shiftr/s 4;
    %store/vec4 v0x561eeb710e00_0, 0, 32;
    %jmp T_4.44;
T_4.26 ;
    %load/vec4 v0x561eeb7108f0_0;
    %load/vec4 v0x561eeb710c30_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0x561eeb710e00_0, 0, 32;
    %jmp T_4.44;
T_4.27 ;
    %load/vec4 v0x561eeb7108f0_0;
    %load/vec4 v0x561eeb710c30_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0x561eeb710e00_0, 0, 32;
    %jmp T_4.44;
T_4.28 ;
    %load/vec4 v0x561eeb7108f0_0;
    %load/vec4 v0x561eeb710c30_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr/s 4;
    %store/vec4 v0x561eeb710e00_0, 0, 32;
    %jmp T_4.44;
T_4.29 ;
    %load/vec4 v0x561eeb710830_0;
    %pad/s 64;
    %load/vec4 v0x561eeb7108f0_0;
    %pad/s 64;
    %mul;
    %store/vec4 v0x561eeb7102f0_0, 0, 64;
    %load/vec4 v0x561eeb7102f0_0;
    %parti/s 32, 32, 7;
    %store/vec4 v0x561eeb70ff70_0, 0, 32;
    %load/vec4 v0x561eeb7102f0_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0x561eeb710130_0, 0, 32;
    %jmp T_4.44;
T_4.30 ;
    %load/vec4 v0x561eeb710c30_0;
    %pad/u 64;
    %load/vec4 v0x561eeb710cf0_0;
    %pad/u 64;
    %mul;
    %store/vec4 v0x561eeb7102f0_0, 0, 64;
    %load/vec4 v0x561eeb7102f0_0;
    %parti/s 32, 32, 7;
    %store/vec4 v0x561eeb70ff70_0, 0, 32;
    %load/vec4 v0x561eeb7102f0_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0x561eeb710130_0, 0, 32;
    %jmp T_4.44;
T_4.31 ;
    %load/vec4 v0x561eeb710830_0;
    %load/vec4 v0x561eeb7108f0_0;
    %mod/s;
    %store/vec4 v0x561eeb70ff70_0, 0, 32;
    %load/vec4 v0x561eeb710830_0;
    %load/vec4 v0x561eeb7108f0_0;
    %div/s;
    %store/vec4 v0x561eeb710130_0, 0, 32;
    %jmp T_4.44;
T_4.32 ;
    %load/vec4 v0x561eeb710c30_0;
    %load/vec4 v0x561eeb710cf0_0;
    %mod;
    %store/vec4 v0x561eeb70ff70_0, 0, 32;
    %load/vec4 v0x561eeb710c30_0;
    %load/vec4 v0x561eeb710cf0_0;
    %div;
    %store/vec4 v0x561eeb710130_0, 0, 32;
    %jmp T_4.44;
T_4.33 ;
    %load/vec4 v0x561eeb7103d0_0;
    %store/vec4 v0x561eeb70ff70_0, 0, 32;
    %jmp T_4.44;
T_4.34 ;
    %load/vec4 v0x561eeb7103d0_0;
    %store/vec4 v0x561eeb710130_0, 0, 32;
    %jmp T_4.44;
T_4.35 ;
    %load/vec4 v0x561eeb710830_0;
    %load/vec4 v0x561eeb7108f0_0;
    %add;
    %store/vec4 v0x561eeb710e00_0, 0, 32;
    %jmp T_4.44;
T_4.36 ;
    %load/vec4 v0x561eeb710c30_0;
    %load/vec4 v0x561eeb710cf0_0;
    %add;
    %store/vec4 v0x561eeb710e00_0, 0, 32;
    %jmp T_4.44;
T_4.37 ;
    %load/vec4 v0x561eeb710c30_0;
    %load/vec4 v0x561eeb710cf0_0;
    %sub;
    %store/vec4 v0x561eeb710e00_0, 0, 32;
    %jmp T_4.44;
T_4.38 ;
    %load/vec4 v0x561eeb710c30_0;
    %load/vec4 v0x561eeb710cf0_0;
    %and;
    %store/vec4 v0x561eeb710e00_0, 0, 32;
    %jmp T_4.44;
T_4.39 ;
    %load/vec4 v0x561eeb710c30_0;
    %load/vec4 v0x561eeb710cf0_0;
    %or;
    %store/vec4 v0x561eeb710e00_0, 0, 32;
    %jmp T_4.44;
T_4.40 ;
    %load/vec4 v0x561eeb710c30_0;
    %load/vec4 v0x561eeb710cf0_0;
    %xor;
    %store/vec4 v0x561eeb710e00_0, 0, 32;
    %jmp T_4.44;
T_4.41 ;
    %load/vec4 v0x561eeb710c30_0;
    %load/vec4 v0x561eeb710cf0_0;
    %or;
    %inv;
    %store/vec4 v0x561eeb710e00_0, 0, 32;
    %jmp T_4.44;
T_4.42 ;
    %load/vec4 v0x561eeb710830_0;
    %load/vec4 v0x561eeb7108f0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_4.45, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_4.46, 8;
T_4.45 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_4.46, 8;
 ; End of false expr.
    %blend;
T_4.46;
    %store/vec4 v0x561eeb710e00_0, 0, 32;
    %jmp T_4.44;
T_4.43 ;
    %load/vec4 v0x561eeb710c30_0;
    %load/vec4 v0x561eeb710cf0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_4.47, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_4.48, 8;
T_4.47 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_4.48, 8;
 ; End of false expr.
    %blend;
T_4.48;
    %store/vec4 v0x561eeb710e00_0, 0, 32;
    %jmp T_4.44;
T_4.44 ;
    %pop/vec4 1;
    %jmp T_4.22;
T_4.1 ;
    %load/vec4 v0x561eeb70fc60_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_4.49, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 5;
    %cmp/u;
    %jmp/1 T_4.50, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_4.51, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 5;
    %cmp/u;
    %jmp/1 T_4.52, 6;
    %jmp T_4.53;
T_4.49 ;
    %load/vec4 v0x561eeb710830_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_4.54, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561eeb70fd40_0, 0, 1;
    %jmp T_4.55;
T_4.54 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561eeb70fd40_0, 0, 1;
T_4.55 ;
    %jmp T_4.53;
T_4.50 ;
    %load/vec4 v0x561eeb710830_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_4.56, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561eeb70fd40_0, 0, 1;
    %jmp T_4.57;
T_4.56 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561eeb70fd40_0, 0, 1;
T_4.57 ;
    %jmp T_4.53;
T_4.51 ;
    %load/vec4 v0x561eeb710830_0;
    %cmpi/s 0, 0, 32;
    %jmp/0xz  T_4.58, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561eeb70fd40_0, 0, 1;
    %jmp T_4.59;
T_4.58 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561eeb70fd40_0, 0, 1;
T_4.59 ;
    %jmp T_4.53;
T_4.52 ;
    %load/vec4 v0x561eeb710830_0;
    %cmpi/s 0, 0, 32;
    %jmp/0xz  T_4.60, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561eeb70fd40_0, 0, 1;
    %jmp T_4.61;
T_4.60 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561eeb70fd40_0, 0, 1;
T_4.61 ;
    %jmp T_4.53;
T_4.53 ;
    %pop/vec4 1;
    %jmp T_4.22;
T_4.2 ;
    %load/vec4 v0x561eeb710830_0;
    %load/vec4 v0x561eeb7108f0_0;
    %cmp/e;
    %jmp/0xz  T_4.62, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561eeb70fd40_0, 0, 1;
    %jmp T_4.63;
T_4.62 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561eeb70fd40_0, 0, 1;
T_4.63 ;
    %jmp T_4.22;
T_4.3 ;
    %load/vec4 v0x561eeb710830_0;
    %load/vec4 v0x561eeb7104b0_0;
    %cmp/ne;
    %jmp/0xz  T_4.64, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561eeb70fd40_0, 0, 1;
    %jmp T_4.65;
T_4.64 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561eeb70fd40_0, 0, 1;
T_4.65 ;
    %jmp T_4.22;
T_4.4 ;
    %load/vec4 v0x561eeb710830_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_4.66, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561eeb70fd40_0, 0, 1;
    %jmp T_4.67;
T_4.66 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561eeb70fd40_0, 0, 1;
T_4.67 ;
    %jmp T_4.22;
T_4.5 ;
    %load/vec4 v0x561eeb710830_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_4.68, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561eeb70fd40_0, 0, 1;
    %jmp T_4.69;
T_4.68 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561eeb70fd40_0, 0, 1;
T_4.69 ;
    %jmp T_4.22;
T_4.6 ;
    %load/vec4 v0x561eeb710830_0;
    %load/vec4 v0x561eeb7109c0_0;
    %add;
    %store/vec4 v0x561eeb710e00_0, 0, 32;
    %jmp T_4.22;
T_4.7 ;
    %load/vec4 v0x561eeb710c30_0;
    %load/vec4 v0x561eeb7109c0_0;
    %add;
    %store/vec4 v0x561eeb710e00_0, 0, 32;
    %jmp T_4.22;
T_4.8 ;
    %load/vec4 v0x561eeb710830_0;
    %load/vec4 v0x561eeb7109c0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_4.70, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_4.71, 8;
T_4.70 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_4.71, 8;
 ; End of false expr.
    %blend;
T_4.71;
    %store/vec4 v0x561eeb710e00_0, 0, 32;
    %jmp T_4.22;
T_4.9 ;
    %load/vec4 v0x561eeb710c30_0;
    %load/vec4 v0x561eeb710a80_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_4.72, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_4.73, 8;
T_4.72 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_4.73, 8;
 ; End of false expr.
    %blend;
T_4.73;
    %store/vec4 v0x561eeb710e00_0, 0, 32;
    %jmp T_4.22;
T_4.10 ;
    %load/vec4 v0x561eeb710c30_0;
    %load/vec4 v0x561eeb710b70_0;
    %and;
    %store/vec4 v0x561eeb710e00_0, 0, 32;
    %jmp T_4.22;
T_4.11 ;
    %load/vec4 v0x561eeb710c30_0;
    %load/vec4 v0x561eeb710b70_0;
    %or;
    %store/vec4 v0x561eeb710e00_0, 0, 32;
    %jmp T_4.22;
T_4.12 ;
    %load/vec4 v0x561eeb710c30_0;
    %load/vec4 v0x561eeb710b70_0;
    %xor;
    %store/vec4 v0x561eeb710e00_0, 0, 32;
    %jmp T_4.22;
T_4.13 ;
    %load/vec4 v0x561eeb710b70_0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x561eeb710e00_0, 0, 32;
    %jmp T_4.22;
T_4.14 ;
    %load/vec4 v0x561eeb710830_0;
    %load/vec4 v0x561eeb7109c0_0;
    %add;
    %store/vec4 v0x561eeb710210_0, 0, 32;
    %jmp T_4.22;
T_4.15 ;
    %load/vec4 v0x561eeb710830_0;
    %load/vec4 v0x561eeb7109c0_0;
    %add;
    %store/vec4 v0x561eeb710210_0, 0, 32;
    %jmp T_4.22;
T_4.16 ;
    %load/vec4 v0x561eeb710830_0;
    %load/vec4 v0x561eeb7109c0_0;
    %add;
    %store/vec4 v0x561eeb710210_0, 0, 32;
    %jmp T_4.22;
T_4.17 ;
    %load/vec4 v0x561eeb710830_0;
    %load/vec4 v0x561eeb7109c0_0;
    %add;
    %store/vec4 v0x561eeb710210_0, 0, 32;
    %jmp T_4.22;
T_4.18 ;
    %load/vec4 v0x561eeb710830_0;
    %load/vec4 v0x561eeb7109c0_0;
    %add;
    %store/vec4 v0x561eeb710210_0, 0, 32;
    %jmp T_4.22;
T_4.19 ;
    %load/vec4 v0x561eeb710830_0;
    %load/vec4 v0x561eeb7109c0_0;
    %add;
    %store/vec4 v0x561eeb710210_0, 0, 32;
    %jmp T_4.22;
T_4.20 ;
    %load/vec4 v0x561eeb710830_0;
    %load/vec4 v0x561eeb7109c0_0;
    %add;
    %store/vec4 v0x561eeb710210_0, 0, 32;
    %jmp T_4.22;
T_4.21 ;
    %load/vec4 v0x561eeb710830_0;
    %load/vec4 v0x561eeb7109c0_0;
    %add;
    %store/vec4 v0x561eeb710210_0, 0, 32;
    %jmp T_4.22;
T_4.22 ;
    %pop/vec4 1;
    %load/vec4 v0x561eeb710e00_0;
    %store/vec4 v0x561eeb710670_0, 0, 32;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x561eeb711e70;
T_5 ;
    %wait E_0x561eeb64f130;
    %load/vec4 v0x561eeb712540_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x561eeb7121e0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x561eeb712450_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0x561eeb7122c0_0;
    %assign/vec4 v0x561eeb7121e0_0, 0;
T_5.2 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x561eeb7116b0;
T_6 ;
    %wait E_0x561eeb64f130;
    %load/vec4 v0x561eeb711d20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x561eeb711990_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x561eeb711c10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %load/vec4 v0x561eeb711a50_0;
    %assign/vec4 v0x561eeb711990_0, 0;
T_6.2 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x561eeb711030;
T_7 ;
    %wait E_0x561eeb64f130;
    %load/vec4 v0x561eeb711500_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 3217031168, 0, 32;
    %assign/vec4 v0x561eeb7112a0_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x561eeb711380_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v0x561eeb711420_0;
    %assign/vec4 v0x561eeb7112a0_0, 0;
T_7.2 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x561eeb70f010;
T_8 ;
    %wait E_0x561eeb64f130;
    %vpi_call/w 6 115 "$display", "reset=%h", v0x561eeb71c8a0_0 {0 0 0};
    %vpi_call/w 6 116 "$display", "i_word=%b, active=%h, reg_write=%h", v0x561eeb71aa30_0, v0x561eeb719930_0, v0x561eeb71c480_0 {0 0 0};
    %vpi_call/w 6 117 "$display", "reg_a_read_index=%d, reg_b_read_index=%d", v0x561eeb71c170_0, v0x561eeb71c310_0 {0 0 0};
    %vpi_call/w 6 118 "$display", "reg_a_read_data=%h, reg_b_read_data=%h", v0x561eeb71c0a0_0, v0x561eeb71c240_0 {0 0 0};
    %vpi_call/w 6 119 "$display", "reg_write_data=%h, result=%h, reg_write_index=%d", v0x561eeb71c540_0, v0x561eeb71c9d0_0, v0x561eeb71c700_0 {0 0 0};
    %vpi_call/w 6 120 "$display", "muldiv=%h, result_lo=%h, result_hi=%h, lo_out=%h, hi_out=%h", v0x561eeb71bd80_0, v0x561eeb71cb40_0, v0x561eeb71caa0_0, v0x561eeb71ae90_0, v0x561eeb71a700_0 {0 0 0};
    %vpi_call/w 6 121 "$display", "pc=%h", v0x561eeb71a050_0 {0 0 0};
    %jmp T_8;
    .thread T_8;
    .scope S_0x561eeb70f010;
T_9 ;
    %wait E_0x561eeb64d9d0;
    %load/vec4 v0x561eeb719c30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v0x561eeb71a140_0;
    %load/vec4 v0x561eeb719d90_0;
    %add;
    %store/vec4 v0x561eeb71be40_0, 0, 32;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x561eeb71aaf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %load/vec4 v0x561eeb71a140_0;
    %parti/s 4, 28, 6;
    %load/vec4 v0x561eeb71aa30_0;
    %parti/s 26, 0, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 2;
    %store/vec4 v0x561eeb71be40_0, 0, 32;
    %jmp T_9.3;
T_9.2 ;
    %load/vec4 v0x561eeb71ab90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.4, 8;
    %load/vec4 v0x561eeb71c0a0_0;
    %store/vec4 v0x561eeb71be40_0, 0, 32;
    %jmp T_9.5;
T_9.4 ;
    %load/vec4 v0x561eeb71a140_0;
    %store/vec4 v0x561eeb71be40_0, 0, 32;
T_9.5 ;
T_9.3 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x561eeb70f010;
T_10 ;
    %wait E_0x561eeb64f130;
    %load/vec4 v0x561eeb71c8a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561eeb719fb0_0, 0, 1;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x561eeb71a050_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %store/vec4 v0x561eeb719fb0_0, 0, 1;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x561eeb6c8610;
T_11 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561eeb71cee0_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 100, 0, 32;
T_11.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_11.1, 5;
    %jmp/1 T_11.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x561eeb71cee0_0;
    %inv;
    %store/vec4 v0x561eeb71cee0_0, 0, 1;
    %delay 4, 0;
    %jmp T_11.0;
T_11.1 ;
    %pop/vec4 1;
    %end;
    .thread T_11;
    .scope S_0x561eeb6c8610;
T_12 ;
    %fork t_1, S_0x561eeb6edbb0;
    %jmp t_0;
    .scope S_0x561eeb6edbb0;
t_1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561eeb71d760_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561eeb71cf80_0, 0, 1;
    %wait E_0x561eeb64f130;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561eeb71d760_0, 0, 1;
    %wait E_0x561eeb64f130;
    %delay 2, 0;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x561eeb70e820_0, 0, 5;
    %pushi/vec4 305419896, 0, 32;
    %store/vec4 v0x561eeb71d200_0, 0, 32;
    %pushi/vec4 15, 0, 32;
T_12.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_12.1, 5;
    %jmp/1 T_12.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %pushi/vec4 35, 0, 6;
    %store/vec4 v0x561eeb70eb20_0, 0, 6;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x561eeb70ec00_0, 0, 5;
    %load/vec4 v0x561eeb70e820_0;
    %store/vec4 v0x561eeb70ece0_0, 0, 5;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x561eeb70e910_0, 0, 16;
    %load/vec4 v0x561eeb70eb20_0;
    %load/vec4 v0x561eeb70ec00_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x561eeb70ece0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x561eeb70e910_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x561eeb70e9f0_0, 0, 32;
    %load/vec4 v0x561eeb70e9f0_0;
    %store/vec4 v0x561eeb71d5d0_0, 0, 32;
    %load/vec4 v0x561eeb71d200_0;
    %load/vec4 v0x561eeb70e820_0;
    %pad/u 32;
    %subi 2, 0, 32;
    %muli 3703181876, 0, 32;
    %add;
    %store/vec4 v0x561eeb71d200_0, 0, 32;
    %wait E_0x561eeb64f130;
    %delay 2, 0;
    %load/vec4 v0x561eeb71d2d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %jmp T_12.3;
T_12.2 ;
    %vpi_call/w 5 88 "$fatal", 32'sb00000000000000000000000000000001, "data_write should not be active but is" {0 0 0};
T_12.3 ;
    %load/vec4 v0x561eeb71d110_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.4, 8;
    %jmp T_12.5;
T_12.4 ;
    %vpi_call/w 5 89 "$fatal", 32'sb00000000000000000000000000000001, "data_read isn't active but should be" {0 0 0};
T_12.5 ;
    %load/vec4 v0x561eeb70e820_0;
    %addi 1, 0, 5;
    %store/vec4 v0x561eeb70e820_0, 0, 5;
    %jmp T_12.0;
T_12.1 ;
    %pop/vec4 1;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x561eeb70e820_0, 0, 5;
    %pushi/vec4 15, 0, 32;
T_12.6 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_12.7, 5;
    %jmp/1 T_12.7, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %pushi/vec4 12, 0, 6;
    %store/vec4 v0x561eeb70eb20_0, 0, 6;
    %load/vec4 v0x561eeb70e820_0;
    %store/vec4 v0x561eeb70ec00_0, 0, 5;
    %load/vec4 v0x561eeb70e820_0;
    %addi 15, 0, 5;
    %store/vec4 v0x561eeb70ece0_0, 0, 5;
    %load/vec4 v0x561eeb70e820_0;
    %pad/u 16;
    %subi 1, 0, 16;
    %muli 4369, 0, 16;
    %store/vec4 v0x561eeb70e910_0, 0, 16;
    %load/vec4 v0x561eeb70eb20_0;
    %load/vec4 v0x561eeb70ec00_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x561eeb70ece0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x561eeb70e910_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x561eeb70e9f0_0, 0, 32;
    %load/vec4 v0x561eeb70e9f0_0;
    %store/vec4 v0x561eeb71d5d0_0, 0, 32;
    %wait E_0x561eeb64f130;
    %delay 2, 0;
    %load/vec4 v0x561eeb70e820_0;
    %addi 1, 0, 5;
    %store/vec4 v0x561eeb70e820_0, 0, 5;
    %jmp T_12.6;
T_12.7 ;
    %pop/vec4 1;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x561eeb70e820_0, 0, 5;
    %pushi/vec4 305419896, 0, 32;
    %store/vec4 v0x561eeb70edc0_0, 0, 32;
    %pushi/vec4 15, 0, 32;
T_12.8 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_12.9, 5;
    %jmp/1 T_12.9, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %pushi/vec4 9, 0, 6;
    %store/vec4 v0x561eeb70eb20_0, 0, 6;
    %load/vec4 v0x561eeb70e820_0;
    %addi 15, 0, 5;
    %store/vec4 v0x561eeb70ec00_0, 0, 5;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x561eeb70ece0_0, 0, 5;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x561eeb70e910_0, 0, 16;
    %load/vec4 v0x561eeb70eb20_0;
    %load/vec4 v0x561eeb70ec00_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x561eeb70ece0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x561eeb70e910_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x561eeb70e9f0_0, 0, 32;
    %load/vec4 v0x561eeb70e9f0_0;
    %store/vec4 v0x561eeb71d5d0_0, 0, 32;
    %wait E_0x561eeb64f130;
    %delay 2, 0;
    %load/vec4 v0x561eeb70e820_0;
    %pad/u 16;
    %subi 1, 0, 16;
    %muli 4369, 0, 16;
    %store/vec4 v0x561eeb70ef30_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x561eeb70ef30_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x561eeb70e640_0, 0, 32;
    %vpi_call/w 5 127 "$display", "%b", v0x561eeb70e640_0 {0 0 0};
    %load/vec4 v0x561eeb70edc0_0;
    %load/vec4 v0x561eeb70e820_0;
    %pad/u 32;
    %subi 2, 0, 32;
    %muli 3703181876, 0, 32;
    %add;
    %store/vec4 v0x561eeb70edc0_0, 0, 32;
    %load/vec4 v0x561eeb70edc0_0;
    %load/vec4 v0x561eeb70e640_0;
    %and;
    %store/vec4 v0x561eeb70e740_0, 0, 32;
    %load/vec4 v0x561eeb71d670_0;
    %load/vec4 v0x561eeb70e740_0;
    %cmp/e;
    %jmp/0xz  T_12.10, 4;
    %jmp T_12.11;
T_12.10 ;
    %vpi_call/w 5 131 "$fatal", 32'sb00000000000000000000000000000001, "expected=%h, v0=%h", v0x561eeb70e740_0, v0x561eeb71d670_0 {0 0 0};
T_12.11 ;
    %load/vec4 v0x561eeb70e820_0;
    %addi 1, 0, 5;
    %store/vec4 v0x561eeb70e820_0, 0, 5;
    %jmp T_12.8;
T_12.9 ;
    %pop/vec4 1;
    %end;
    .scope S_0x561eeb6c8610;
t_0 %join;
    %end;
    .thread T_12;
# The file index is used to find the file name in the following table.
:file_names 12;
    "N/A";
    "<interactive>";
    "-";
    "rtl/mips_cpu/alu_tb.v";
    "rtl/mips_cpu/alu.v";
    "test/tb/andi_1_harvard_tb.v";
    "rtl/mips_cpu_harvard.v";
    "rtl/mips_cpu/pc.v";
    "rtl/mips_cpu/hl_reg.v";
    "rtl/mips_cpu/regfile.v";
    "rtl/mips_cpu/data_ram.v";
    "rtl/mips_cpu/instruction_ram.v";
