;redcode
;assert 1
	SPL 0, #-392
	CMP -205, <-127
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	MOV -20, @30
	DJN -1, 107
	DJN -1, 107
	MOV -20, @30
	MOV -20, @30
	SUB -1, 900
	SUB #0, -70
	SUB <10, <102
	SUB @127, 116
	SUB <10, <106
	SUB <-10, <-2
	SUB <-10, <-2
	MOV -1, <-20
	MOV -1, <-20
	ADD @121, 106
	JMZ <300, <10
	SUB 1, 300
	JMZ <300, <10
	SUB <10, <2
	ADD 920, @930
	DAT <70, <2
	MOV #-7, <-20
	SUB @121, 106
	CMP 10, 70
	CMP #0, -39
	SLT 10, @70
	SUB -1, 200
	JMZ <127, 106
	SUB <10, <106
	SUB @127, 106
	SUB #20, @30
	SUB #20, @30
	SUB @-121, 306
	SUB @-121, 306
	MOV #-7, <-20
	MOV #-7, <-20
	MOV -7, <-20
	MOV @-125, 100
	SUB #52, @271
	CMP <0, @2
	ADD -130, 89
	MOV -1, <-20
	CMP -205, <-127
	SPL 0, #-392
	ADD 10, @70
	ADD 10, @70
