<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>SparcInstrInfo.cpp source code [llvm/llvm/lib/Target/Sparc/SparcInstrInfo.cpp] - Woboq Code Browser</title>
<link rel="stylesheet" href="../../../../../../data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../../../data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../../../data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../../../data/jquery/jquery-ui.min.js"></script>
<script>var file = 'llvm/llvm/lib/Target/Sparc/SparcInstrInfo.cpp'; var root_path = '../../../../..'; var data_path = '../../../../../../data';</script>
<script src='../../../../../../data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../..'>llvm</a>/<a href='../../..'>llvm</a>/<a href='../..'>lib</a>/<a href='..'>Target</a>/<a href='./'>Sparc</a>/<a href='SparcInstrInfo.cpp.html'>SparcInstrInfo.cpp</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>//===-- SparcInstrInfo.cpp - Sparc Instruction Information ----------------===//</i></td></tr>
<tr><th id="2">2</th><td><i>//</i></td></tr>
<tr><th id="3">3</th><td><i>// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</i></td></tr>
<tr><th id="4">4</th><td><i>// See <a href="https://llvm.org/LICENSE.txt">https://llvm.org/LICENSE.txt</a> for license information.</i></td></tr>
<tr><th id="5">5</th><td><i>// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</i></td></tr>
<tr><th id="6">6</th><td><i>//</i></td></tr>
<tr><th id="7">7</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="8">8</th><td><i>//</i></td></tr>
<tr><th id="9">9</th><td><i>// This file contains the Sparc implementation of the TargetInstrInfo class.</i></td></tr>
<tr><th id="10">10</th><td><i>//</i></td></tr>
<tr><th id="11">11</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="12">12</th><td></td></tr>
<tr><th id="13">13</th><td><u>#include <a href="SparcInstrInfo.h.html">"SparcInstrInfo.h"</a></u></td></tr>
<tr><th id="14">14</th><td><u>#include <a href="Sparc.h.html">"Sparc.h"</a></u></td></tr>
<tr><th id="15">15</th><td><u>#include <a href="SparcMachineFunctionInfo.h.html">"SparcMachineFunctionInfo.h"</a></u></td></tr>
<tr><th id="16">16</th><td><u>#include <a href="SparcSubtarget.h.html">"SparcSubtarget.h"</a></u></td></tr>
<tr><th id="17">17</th><td><u>#include <a href="../../../include/llvm/ADT/STLExtras.h.html">"llvm/ADT/STLExtras.h"</a></u></td></tr>
<tr><th id="18">18</th><td><u>#include <a href="../../../include/llvm/ADT/SmallVector.h.html">"llvm/ADT/SmallVector.h"</a></u></td></tr>
<tr><th id="19">19</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html">"llvm/CodeGen/MachineFrameInfo.h"</a></u></td></tr>
<tr><th id="20">20</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html">"llvm/CodeGen/MachineInstrBuilder.h"</a></u></td></tr>
<tr><th id="21">21</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineMemOperand.h.html">"llvm/CodeGen/MachineMemOperand.h"</a></u></td></tr>
<tr><th id="22">22</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html">"llvm/CodeGen/MachineRegisterInfo.h"</a></u></td></tr>
<tr><th id="23">23</th><td><u>#include <a href="../../../include/llvm/Support/ErrorHandling.h.html">"llvm/Support/ErrorHandling.h"</a></u></td></tr>
<tr><th id="24">24</th><td><u>#include <a href="../../../include/llvm/Support/TargetRegistry.h.html">"llvm/Support/TargetRegistry.h"</a></u></td></tr>
<tr><th id="25">25</th><td></td></tr>
<tr><th id="26">26</th><td><b>using</b> <b>namespace</b> <span class="namespace">llvm</span>;</td></tr>
<tr><th id="27">27</th><td></td></tr>
<tr><th id="28">28</th><td><u>#define <dfn class="macro" id="_M/GET_INSTRINFO_CTOR_DTOR" data-ref="_M/GET_INSTRINFO_CTOR_DTOR">GET_INSTRINFO_CTOR_DTOR</dfn></u></td></tr>
<tr><th id="29">29</th><td><u>#include <span class='error' title="&apos;SparcGenInstrInfo.inc&apos; file not found">"SparcGenInstrInfo.inc"</span></u></td></tr>
<tr><th id="30">30</th><td></td></tr>
<tr><th id="31">31</th><td><i>// Pin the vtable to this file.</i></td></tr>
<tr><th id="32">32</th><td><em>void</em> <a class="type" href="SparcInstrInfo.h.html#llvm::SparcInstrInfo" title='llvm::SparcInstrInfo' data-ref="llvm::SparcInstrInfo">SparcInstrInfo</a>::<dfn class="virtual decl def" id="_ZN4llvm14SparcInstrInfo6anchorEv" title='llvm::SparcInstrInfo::anchor' data-ref="_ZN4llvm14SparcInstrInfo6anchorEv">anchor</dfn>() {}</td></tr>
<tr><th id="33">33</th><td></td></tr>
<tr><th id="34">34</th><td><a class="type" href="SparcInstrInfo.h.html#llvm::SparcInstrInfo" title='llvm::SparcInstrInfo' data-ref="llvm::SparcInstrInfo">SparcInstrInfo</a>::<dfn class="decl def" id="_ZN4llvm14SparcInstrInfoC1ERNS_14SparcSubtargetE" title='llvm::SparcInstrInfo::SparcInstrInfo' data-ref="_ZN4llvm14SparcInstrInfoC1ERNS_14SparcSubtargetE">SparcInstrInfo</dfn>(<a class="type" href="SparcSubtarget.h.html#llvm::SparcSubtarget" title='llvm::SparcSubtarget' data-ref="llvm::SparcSubtarget">SparcSubtarget</a> &amp;<dfn class="local col1 decl" id="1ST" title='ST' data-type='llvm::SparcSubtarget &amp;' data-ref="1ST">ST</dfn>)</td></tr>
<tr><th id="35">35</th><td>    : SparcGenInstrInfo(SP::ADJCALLSTACKDOWN, SP::ADJCALLSTACKUP), RI(),</td></tr>
<tr><th id="36">36</th><td>      <a class="member" href="SparcInstrInfo.h.html#llvm::SparcInstrInfo::Subtarget" title='llvm::SparcInstrInfo::Subtarget' data-ref="llvm::SparcInstrInfo::Subtarget">Subtarget</a>(<a class="local col1 ref" href="#1ST" title='ST' data-ref="1ST">ST</a>) {}</td></tr>
<tr><th id="37">37</th><td></td></tr>
<tr><th id="38">38</th><td><i class="doc">/// isLoadFromStackSlot - If the specified machine instruction is a direct</i></td></tr>
<tr><th id="39">39</th><td><i class="doc">/// load from a stack slot, return the virtual or physical register number of</i></td></tr>
<tr><th id="40">40</th><td><i class="doc">/// the destination along with the FrameIndex of the loaded stack slot.  If</i></td></tr>
<tr><th id="41">41</th><td><i class="doc">/// not, return 0.  This predicate must return 0 if the instruction has</i></td></tr>
<tr><th id="42">42</th><td><i class="doc">/// any side effects other than loading from the stack slot.</i></td></tr>
<tr><th id="43">43</th><td><em>unsigned</em> <a class="type" href="SparcInstrInfo.h.html#llvm::SparcInstrInfo" title='llvm::SparcInstrInfo' data-ref="llvm::SparcInstrInfo">SparcInstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm14SparcInstrInfo19isLoadFromStackSlotERKNS_12MachineInstrERi" title='llvm::SparcInstrInfo::isLoadFromStackSlot' data-ref="_ZNK4llvm14SparcInstrInfo19isLoadFromStackSlotERKNS_12MachineInstrERi">isLoadFromStackSlot</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col2 decl" id="2MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="2MI">MI</dfn>,</td></tr>
<tr><th id="44">44</th><td>                                             <em>int</em> &amp;<dfn class="local col3 decl" id="3FrameIndex" title='FrameIndex' data-type='int &amp;' data-ref="3FrameIndex">FrameIndex</dfn>) <em>const</em> {</td></tr>
<tr><th id="45">45</th><td>  <b>if</b> (MI.getOpcode() == <span class='error' title="use of undeclared identifier &apos;SP&apos;">SP</span>::LDri || MI.getOpcode() == <span class='error' title="use of undeclared identifier &apos;SP&apos;">SP</span>::LDXri ||</td></tr>
<tr><th id="46">46</th><td>      MI.getOpcode() == <span class='error' title="use of undeclared identifier &apos;SP&apos;">SP</span>::LDFri || MI.getOpcode() == <span class='error' title="use of undeclared identifier &apos;SP&apos;">SP</span>::LDDFri ||</td></tr>
<tr><th id="47">47</th><td>      MI.getOpcode() == <span class='error' title="use of undeclared identifier &apos;SP&apos;">SP</span>::LDQFri) {</td></tr>
<tr><th id="48">48</th><td>    <b>if</b> (<a class="local col2 ref" href="#2MI" title='MI' data-ref="2MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand4isFIEv" title='llvm::MachineOperand::isFI' data-ref="_ZNK4llvm14MachineOperand4isFIEv">isFI</a>() &amp;&amp; <a class="local col2 ref" href="#2MI" title='MI' data-ref="2MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isImmEv" title='llvm::MachineOperand::isImm' data-ref="_ZNK4llvm14MachineOperand5isImmEv">isImm</a>() &amp;&amp;</td></tr>
<tr><th id="49">49</th><td>        <a class="local col2 ref" href="#2MI" title='MI' data-ref="2MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>() == <var>0</var>) {</td></tr>
<tr><th id="50">50</th><td>      <a class="local col3 ref" href="#3FrameIndex" title='FrameIndex' data-ref="3FrameIndex">FrameIndex</a> = <a class="local col2 ref" href="#2MI" title='MI' data-ref="2MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand8getIndexEv" title='llvm::MachineOperand::getIndex' data-ref="_ZNK4llvm14MachineOperand8getIndexEv">getIndex</a>();</td></tr>
<tr><th id="51">51</th><td>      <b>return</b> <a class="local col2 ref" href="#2MI" title='MI' data-ref="2MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="52">52</th><td>    }</td></tr>
<tr><th id="53">53</th><td>  }</td></tr>
<tr><th id="54">54</th><td>  <b>return</b> <var>0</var>;</td></tr>
<tr><th id="55">55</th><td>}</td></tr>
<tr><th id="56">56</th><td></td></tr>
<tr><th id="57">57</th><td><i class="doc">/// isStoreToStackSlot - If the specified machine instruction is a direct</i></td></tr>
<tr><th id="58">58</th><td><i class="doc">/// store to a stack slot, return the virtual or physical register number of</i></td></tr>
<tr><th id="59">59</th><td><i class="doc">/// the source reg along with the FrameIndex of the loaded stack slot.  If</i></td></tr>
<tr><th id="60">60</th><td><i class="doc">/// not, return 0.  This predicate must return 0 if the instruction has</i></td></tr>
<tr><th id="61">61</th><td><i class="doc">/// any side effects other than storing to the stack slot.</i></td></tr>
<tr><th id="62">62</th><td><em>unsigned</em> <a class="type" href="SparcInstrInfo.h.html#llvm::SparcInstrInfo" title='llvm::SparcInstrInfo' data-ref="llvm::SparcInstrInfo">SparcInstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm14SparcInstrInfo18isStoreToStackSlotERKNS_12MachineInstrERi" title='llvm::SparcInstrInfo::isStoreToStackSlot' data-ref="_ZNK4llvm14SparcInstrInfo18isStoreToStackSlotERKNS_12MachineInstrERi">isStoreToStackSlot</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col4 decl" id="4MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="4MI">MI</dfn>,</td></tr>
<tr><th id="63">63</th><td>                                            <em>int</em> &amp;<dfn class="local col5 decl" id="5FrameIndex" title='FrameIndex' data-type='int &amp;' data-ref="5FrameIndex">FrameIndex</dfn>) <em>const</em> {</td></tr>
<tr><th id="64">64</th><td>  <b>if</b> (MI.getOpcode() == <span class='error' title="use of undeclared identifier &apos;SP&apos;">SP</span>::STri || MI.getOpcode() == <span class='error' title="use of undeclared identifier &apos;SP&apos;">SP</span>::STXri ||</td></tr>
<tr><th id="65">65</th><td>      MI.getOpcode() == <span class='error' title="use of undeclared identifier &apos;SP&apos;">SP</span>::STFri || MI.getOpcode() == <span class='error' title="use of undeclared identifier &apos;SP&apos;">SP</span>::STDFri ||</td></tr>
<tr><th id="66">66</th><td>      MI.getOpcode() == <span class='error' title="use of undeclared identifier &apos;SP&apos;">SP</span>::STQFri) {</td></tr>
<tr><th id="67">67</th><td>    <b>if</b> (<a class="local col4 ref" href="#4MI" title='MI' data-ref="4MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand4isFIEv" title='llvm::MachineOperand::isFI' data-ref="_ZNK4llvm14MachineOperand4isFIEv">isFI</a>() &amp;&amp; <a class="local col4 ref" href="#4MI" title='MI' data-ref="4MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isImmEv" title='llvm::MachineOperand::isImm' data-ref="_ZNK4llvm14MachineOperand5isImmEv">isImm</a>() &amp;&amp;</td></tr>
<tr><th id="68">68</th><td>        <a class="local col4 ref" href="#4MI" title='MI' data-ref="4MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>() == <var>0</var>) {</td></tr>
<tr><th id="69">69</th><td>      <a class="local col5 ref" href="#5FrameIndex" title='FrameIndex' data-ref="5FrameIndex">FrameIndex</a> = <a class="local col4 ref" href="#4MI" title='MI' data-ref="4MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand8getIndexEv" title='llvm::MachineOperand::getIndex' data-ref="_ZNK4llvm14MachineOperand8getIndexEv">getIndex</a>();</td></tr>
<tr><th id="70">70</th><td>      <b>return</b> <a class="local col4 ref" href="#4MI" title='MI' data-ref="4MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="71">71</th><td>    }</td></tr>
<tr><th id="72">72</th><td>  }</td></tr>
<tr><th id="73">73</th><td>  <b>return</b> <var>0</var>;</td></tr>
<tr><th id="74">74</th><td>}</td></tr>
<tr><th id="75">75</th><td></td></tr>
<tr><th id="76">76</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def" id="_ZL11IsIntegerCCj" title='IsIntegerCC' data-type='bool IsIntegerCC(unsigned int CC)' data-ref="_ZL11IsIntegerCCj">IsIntegerCC</dfn>(<em>unsigned</em> <dfn class="local col6 decl" id="6CC" title='CC' data-type='unsigned int' data-ref="6CC">CC</dfn>)</td></tr>
<tr><th id="77">77</th><td>{</td></tr>
<tr><th id="78">78</th><td>  <b>return</b>  (<a class="local col6 ref" href="#6CC" title='CC' data-ref="6CC">CC</a> &lt;= <span class="namespace">SPCC::</span><a class="enum" href="Sparc.h.html#llvm::SPCC::CondCodes::ICC_VC" title='llvm::SPCC::CondCodes::ICC_VC' data-ref="llvm::SPCC::CondCodes::ICC_VC">ICC_VC</a>);</td></tr>
<tr><th id="79">79</th><td>}</td></tr>
<tr><th id="80">80</th><td></td></tr>
<tr><th id="81">81</th><td><em>static</em> <span class="namespace">SPCC::</span><a class="type" href="Sparc.h.html#llvm::SPCC::CondCodes" title='llvm::SPCC::CondCodes' data-ref="llvm::SPCC::CondCodes">CondCodes</a> <dfn class="tu decl def" id="_ZL26GetOppositeBranchConditionN4llvm4SPCC9CondCodesE" title='GetOppositeBranchCondition' data-type='SPCC::CondCodes GetOppositeBranchCondition(SPCC::CondCodes CC)' data-ref="_ZL26GetOppositeBranchConditionN4llvm4SPCC9CondCodesE">GetOppositeBranchCondition</dfn>(<span class="namespace">SPCC::</span><a class="type" href="Sparc.h.html#llvm::SPCC::CondCodes" title='llvm::SPCC::CondCodes' data-ref="llvm::SPCC::CondCodes">CondCodes</a> <dfn class="local col7 decl" id="7CC" title='CC' data-type='SPCC::CondCodes' data-ref="7CC">CC</dfn>)</td></tr>
<tr><th id="82">82</th><td>{</td></tr>
<tr><th id="83">83</th><td>  <b>switch</b>(<a class="local col7 ref" href="#7CC" title='CC' data-ref="7CC">CC</a>) {</td></tr>
<tr><th id="84">84</th><td>  <b>case</b> <span class="namespace">SPCC::</span><a class="enum" href="Sparc.h.html#llvm::SPCC::CondCodes::ICC_A" title='llvm::SPCC::CondCodes::ICC_A' data-ref="llvm::SPCC::CondCodes::ICC_A">ICC_A</a>:    <b>return</b> <span class="namespace">SPCC::</span><a class="enum" href="Sparc.h.html#llvm::SPCC::CondCodes::ICC_N" title='llvm::SPCC::CondCodes::ICC_N' data-ref="llvm::SPCC::CondCodes::ICC_N">ICC_N</a>;</td></tr>
<tr><th id="85">85</th><td>  <b>case</b> <span class="namespace">SPCC::</span><a class="enum" href="Sparc.h.html#llvm::SPCC::CondCodes::ICC_N" title='llvm::SPCC::CondCodes::ICC_N' data-ref="llvm::SPCC::CondCodes::ICC_N">ICC_N</a>:    <b>return</b> <span class="namespace">SPCC::</span><a class="enum" href="Sparc.h.html#llvm::SPCC::CondCodes::ICC_A" title='llvm::SPCC::CondCodes::ICC_A' data-ref="llvm::SPCC::CondCodes::ICC_A">ICC_A</a>;</td></tr>
<tr><th id="86">86</th><td>  <b>case</b> <span class="namespace">SPCC::</span><a class="enum" href="Sparc.h.html#llvm::SPCC::CondCodes::ICC_NE" title='llvm::SPCC::CondCodes::ICC_NE' data-ref="llvm::SPCC::CondCodes::ICC_NE">ICC_NE</a>:   <b>return</b> <span class="namespace">SPCC::</span><a class="enum" href="Sparc.h.html#llvm::SPCC::CondCodes::ICC_E" title='llvm::SPCC::CondCodes::ICC_E' data-ref="llvm::SPCC::CondCodes::ICC_E">ICC_E</a>;</td></tr>
<tr><th id="87">87</th><td>  <b>case</b> <span class="namespace">SPCC::</span><a class="enum" href="Sparc.h.html#llvm::SPCC::CondCodes::ICC_E" title='llvm::SPCC::CondCodes::ICC_E' data-ref="llvm::SPCC::CondCodes::ICC_E">ICC_E</a>:    <b>return</b> <span class="namespace">SPCC::</span><a class="enum" href="Sparc.h.html#llvm::SPCC::CondCodes::ICC_NE" title='llvm::SPCC::CondCodes::ICC_NE' data-ref="llvm::SPCC::CondCodes::ICC_NE">ICC_NE</a>;</td></tr>
<tr><th id="88">88</th><td>  <b>case</b> <span class="namespace">SPCC::</span><a class="enum" href="Sparc.h.html#llvm::SPCC::CondCodes::ICC_G" title='llvm::SPCC::CondCodes::ICC_G' data-ref="llvm::SPCC::CondCodes::ICC_G">ICC_G</a>:    <b>return</b> <span class="namespace">SPCC::</span><a class="enum" href="Sparc.h.html#llvm::SPCC::CondCodes::ICC_LE" title='llvm::SPCC::CondCodes::ICC_LE' data-ref="llvm::SPCC::CondCodes::ICC_LE">ICC_LE</a>;</td></tr>
<tr><th id="89">89</th><td>  <b>case</b> <span class="namespace">SPCC::</span><a class="enum" href="Sparc.h.html#llvm::SPCC::CondCodes::ICC_LE" title='llvm::SPCC::CondCodes::ICC_LE' data-ref="llvm::SPCC::CondCodes::ICC_LE">ICC_LE</a>:   <b>return</b> <span class="namespace">SPCC::</span><a class="enum" href="Sparc.h.html#llvm::SPCC::CondCodes::ICC_G" title='llvm::SPCC::CondCodes::ICC_G' data-ref="llvm::SPCC::CondCodes::ICC_G">ICC_G</a>;</td></tr>
<tr><th id="90">90</th><td>  <b>case</b> <span class="namespace">SPCC::</span><a class="enum" href="Sparc.h.html#llvm::SPCC::CondCodes::ICC_GE" title='llvm::SPCC::CondCodes::ICC_GE' data-ref="llvm::SPCC::CondCodes::ICC_GE">ICC_GE</a>:   <b>return</b> <span class="namespace">SPCC::</span><a class="enum" href="Sparc.h.html#llvm::SPCC::CondCodes::ICC_L" title='llvm::SPCC::CondCodes::ICC_L' data-ref="llvm::SPCC::CondCodes::ICC_L">ICC_L</a>;</td></tr>
<tr><th id="91">91</th><td>  <b>case</b> <span class="namespace">SPCC::</span><a class="enum" href="Sparc.h.html#llvm::SPCC::CondCodes::ICC_L" title='llvm::SPCC::CondCodes::ICC_L' data-ref="llvm::SPCC::CondCodes::ICC_L">ICC_L</a>:    <b>return</b> <span class="namespace">SPCC::</span><a class="enum" href="Sparc.h.html#llvm::SPCC::CondCodes::ICC_GE" title='llvm::SPCC::CondCodes::ICC_GE' data-ref="llvm::SPCC::CondCodes::ICC_GE">ICC_GE</a>;</td></tr>
<tr><th id="92">92</th><td>  <b>case</b> <span class="namespace">SPCC::</span><a class="enum" href="Sparc.h.html#llvm::SPCC::CondCodes::ICC_GU" title='llvm::SPCC::CondCodes::ICC_GU' data-ref="llvm::SPCC::CondCodes::ICC_GU">ICC_GU</a>:   <b>return</b> <span class="namespace">SPCC::</span><a class="enum" href="Sparc.h.html#llvm::SPCC::CondCodes::ICC_LEU" title='llvm::SPCC::CondCodes::ICC_LEU' data-ref="llvm::SPCC::CondCodes::ICC_LEU">ICC_LEU</a>;</td></tr>
<tr><th id="93">93</th><td>  <b>case</b> <span class="namespace">SPCC::</span><a class="enum" href="Sparc.h.html#llvm::SPCC::CondCodes::ICC_LEU" title='llvm::SPCC::CondCodes::ICC_LEU' data-ref="llvm::SPCC::CondCodes::ICC_LEU">ICC_LEU</a>:  <b>return</b> <span class="namespace">SPCC::</span><a class="enum" href="Sparc.h.html#llvm::SPCC::CondCodes::ICC_GU" title='llvm::SPCC::CondCodes::ICC_GU' data-ref="llvm::SPCC::CondCodes::ICC_GU">ICC_GU</a>;</td></tr>
<tr><th id="94">94</th><td>  <b>case</b> <span class="namespace">SPCC::</span><a class="enum" href="Sparc.h.html#llvm::SPCC::CondCodes::ICC_CC" title='llvm::SPCC::CondCodes::ICC_CC' data-ref="llvm::SPCC::CondCodes::ICC_CC">ICC_CC</a>:   <b>return</b> <span class="namespace">SPCC::</span><a class="enum" href="Sparc.h.html#llvm::SPCC::CondCodes::ICC_CS" title='llvm::SPCC::CondCodes::ICC_CS' data-ref="llvm::SPCC::CondCodes::ICC_CS">ICC_CS</a>;</td></tr>
<tr><th id="95">95</th><td>  <b>case</b> <span class="namespace">SPCC::</span><a class="enum" href="Sparc.h.html#llvm::SPCC::CondCodes::ICC_CS" title='llvm::SPCC::CondCodes::ICC_CS' data-ref="llvm::SPCC::CondCodes::ICC_CS">ICC_CS</a>:   <b>return</b> <span class="namespace">SPCC::</span><a class="enum" href="Sparc.h.html#llvm::SPCC::CondCodes::ICC_CC" title='llvm::SPCC::CondCodes::ICC_CC' data-ref="llvm::SPCC::CondCodes::ICC_CC">ICC_CC</a>;</td></tr>
<tr><th id="96">96</th><td>  <b>case</b> <span class="namespace">SPCC::</span><a class="enum" href="Sparc.h.html#llvm::SPCC::CondCodes::ICC_POS" title='llvm::SPCC::CondCodes::ICC_POS' data-ref="llvm::SPCC::CondCodes::ICC_POS">ICC_POS</a>:  <b>return</b> <span class="namespace">SPCC::</span><a class="enum" href="Sparc.h.html#llvm::SPCC::CondCodes::ICC_NEG" title='llvm::SPCC::CondCodes::ICC_NEG' data-ref="llvm::SPCC::CondCodes::ICC_NEG">ICC_NEG</a>;</td></tr>
<tr><th id="97">97</th><td>  <b>case</b> <span class="namespace">SPCC::</span><a class="enum" href="Sparc.h.html#llvm::SPCC::CondCodes::ICC_NEG" title='llvm::SPCC::CondCodes::ICC_NEG' data-ref="llvm::SPCC::CondCodes::ICC_NEG">ICC_NEG</a>:  <b>return</b> <span class="namespace">SPCC::</span><a class="enum" href="Sparc.h.html#llvm::SPCC::CondCodes::ICC_POS" title='llvm::SPCC::CondCodes::ICC_POS' data-ref="llvm::SPCC::CondCodes::ICC_POS">ICC_POS</a>;</td></tr>
<tr><th id="98">98</th><td>  <b>case</b> <span class="namespace">SPCC::</span><a class="enum" href="Sparc.h.html#llvm::SPCC::CondCodes::ICC_VC" title='llvm::SPCC::CondCodes::ICC_VC' data-ref="llvm::SPCC::CondCodes::ICC_VC">ICC_VC</a>:   <b>return</b> <span class="namespace">SPCC::</span><a class="enum" href="Sparc.h.html#llvm::SPCC::CondCodes::ICC_VS" title='llvm::SPCC::CondCodes::ICC_VS' data-ref="llvm::SPCC::CondCodes::ICC_VS">ICC_VS</a>;</td></tr>
<tr><th id="99">99</th><td>  <b>case</b> <span class="namespace">SPCC::</span><a class="enum" href="Sparc.h.html#llvm::SPCC::CondCodes::ICC_VS" title='llvm::SPCC::CondCodes::ICC_VS' data-ref="llvm::SPCC::CondCodes::ICC_VS">ICC_VS</a>:   <b>return</b> <span class="namespace">SPCC::</span><a class="enum" href="Sparc.h.html#llvm::SPCC::CondCodes::ICC_VC" title='llvm::SPCC::CondCodes::ICC_VC' data-ref="llvm::SPCC::CondCodes::ICC_VC">ICC_VC</a>;</td></tr>
<tr><th id="100">100</th><td></td></tr>
<tr><th id="101">101</th><td>  <b>case</b> <span class="namespace">SPCC::</span><a class="enum" href="Sparc.h.html#llvm::SPCC::CondCodes::FCC_A" title='llvm::SPCC::CondCodes::FCC_A' data-ref="llvm::SPCC::CondCodes::FCC_A">FCC_A</a>:    <b>return</b> <span class="namespace">SPCC::</span><a class="enum" href="Sparc.h.html#llvm::SPCC::CondCodes::FCC_N" title='llvm::SPCC::CondCodes::FCC_N' data-ref="llvm::SPCC::CondCodes::FCC_N">FCC_N</a>;</td></tr>
<tr><th id="102">102</th><td>  <b>case</b> <span class="namespace">SPCC::</span><a class="enum" href="Sparc.h.html#llvm::SPCC::CondCodes::FCC_N" title='llvm::SPCC::CondCodes::FCC_N' data-ref="llvm::SPCC::CondCodes::FCC_N">FCC_N</a>:    <b>return</b> <span class="namespace">SPCC::</span><a class="enum" href="Sparc.h.html#llvm::SPCC::CondCodes::FCC_A" title='llvm::SPCC::CondCodes::FCC_A' data-ref="llvm::SPCC::CondCodes::FCC_A">FCC_A</a>;</td></tr>
<tr><th id="103">103</th><td>  <b>case</b> <span class="namespace">SPCC::</span><a class="enum" href="Sparc.h.html#llvm::SPCC::CondCodes::FCC_U" title='llvm::SPCC::CondCodes::FCC_U' data-ref="llvm::SPCC::CondCodes::FCC_U">FCC_U</a>:    <b>return</b> <span class="namespace">SPCC::</span><a class="enum" href="Sparc.h.html#llvm::SPCC::CondCodes::FCC_O" title='llvm::SPCC::CondCodes::FCC_O' data-ref="llvm::SPCC::CondCodes::FCC_O">FCC_O</a>;</td></tr>
<tr><th id="104">104</th><td>  <b>case</b> <span class="namespace">SPCC::</span><a class="enum" href="Sparc.h.html#llvm::SPCC::CondCodes::FCC_O" title='llvm::SPCC::CondCodes::FCC_O' data-ref="llvm::SPCC::CondCodes::FCC_O">FCC_O</a>:    <b>return</b> <span class="namespace">SPCC::</span><a class="enum" href="Sparc.h.html#llvm::SPCC::CondCodes::FCC_U" title='llvm::SPCC::CondCodes::FCC_U' data-ref="llvm::SPCC::CondCodes::FCC_U">FCC_U</a>;</td></tr>
<tr><th id="105">105</th><td>  <b>case</b> <span class="namespace">SPCC::</span><a class="enum" href="Sparc.h.html#llvm::SPCC::CondCodes::FCC_G" title='llvm::SPCC::CondCodes::FCC_G' data-ref="llvm::SPCC::CondCodes::FCC_G">FCC_G</a>:    <b>return</b> <span class="namespace">SPCC::</span><a class="enum" href="Sparc.h.html#llvm::SPCC::CondCodes::FCC_ULE" title='llvm::SPCC::CondCodes::FCC_ULE' data-ref="llvm::SPCC::CondCodes::FCC_ULE">FCC_ULE</a>;</td></tr>
<tr><th id="106">106</th><td>  <b>case</b> <span class="namespace">SPCC::</span><a class="enum" href="Sparc.h.html#llvm::SPCC::CondCodes::FCC_LE" title='llvm::SPCC::CondCodes::FCC_LE' data-ref="llvm::SPCC::CondCodes::FCC_LE">FCC_LE</a>:   <b>return</b> <span class="namespace">SPCC::</span><a class="enum" href="Sparc.h.html#llvm::SPCC::CondCodes::FCC_UG" title='llvm::SPCC::CondCodes::FCC_UG' data-ref="llvm::SPCC::CondCodes::FCC_UG">FCC_UG</a>;</td></tr>
<tr><th id="107">107</th><td>  <b>case</b> <span class="namespace">SPCC::</span><a class="enum" href="Sparc.h.html#llvm::SPCC::CondCodes::FCC_UG" title='llvm::SPCC::CondCodes::FCC_UG' data-ref="llvm::SPCC::CondCodes::FCC_UG">FCC_UG</a>:   <b>return</b> <span class="namespace">SPCC::</span><a class="enum" href="Sparc.h.html#llvm::SPCC::CondCodes::FCC_LE" title='llvm::SPCC::CondCodes::FCC_LE' data-ref="llvm::SPCC::CondCodes::FCC_LE">FCC_LE</a>;</td></tr>
<tr><th id="108">108</th><td>  <b>case</b> <span class="namespace">SPCC::</span><a class="enum" href="Sparc.h.html#llvm::SPCC::CondCodes::FCC_ULE" title='llvm::SPCC::CondCodes::FCC_ULE' data-ref="llvm::SPCC::CondCodes::FCC_ULE">FCC_ULE</a>:  <b>return</b> <span class="namespace">SPCC::</span><a class="enum" href="Sparc.h.html#llvm::SPCC::CondCodes::FCC_G" title='llvm::SPCC::CondCodes::FCC_G' data-ref="llvm::SPCC::CondCodes::FCC_G">FCC_G</a>;</td></tr>
<tr><th id="109">109</th><td>  <b>case</b> <span class="namespace">SPCC::</span><a class="enum" href="Sparc.h.html#llvm::SPCC::CondCodes::FCC_L" title='llvm::SPCC::CondCodes::FCC_L' data-ref="llvm::SPCC::CondCodes::FCC_L">FCC_L</a>:    <b>return</b> <span class="namespace">SPCC::</span><a class="enum" href="Sparc.h.html#llvm::SPCC::CondCodes::FCC_UGE" title='llvm::SPCC::CondCodes::FCC_UGE' data-ref="llvm::SPCC::CondCodes::FCC_UGE">FCC_UGE</a>;</td></tr>
<tr><th id="110">110</th><td>  <b>case</b> <span class="namespace">SPCC::</span><a class="enum" href="Sparc.h.html#llvm::SPCC::CondCodes::FCC_GE" title='llvm::SPCC::CondCodes::FCC_GE' data-ref="llvm::SPCC::CondCodes::FCC_GE">FCC_GE</a>:   <b>return</b> <span class="namespace">SPCC::</span><a class="enum" href="Sparc.h.html#llvm::SPCC::CondCodes::FCC_UL" title='llvm::SPCC::CondCodes::FCC_UL' data-ref="llvm::SPCC::CondCodes::FCC_UL">FCC_UL</a>;</td></tr>
<tr><th id="111">111</th><td>  <b>case</b> <span class="namespace">SPCC::</span><a class="enum" href="Sparc.h.html#llvm::SPCC::CondCodes::FCC_UL" title='llvm::SPCC::CondCodes::FCC_UL' data-ref="llvm::SPCC::CondCodes::FCC_UL">FCC_UL</a>:   <b>return</b> <span class="namespace">SPCC::</span><a class="enum" href="Sparc.h.html#llvm::SPCC::CondCodes::FCC_GE" title='llvm::SPCC::CondCodes::FCC_GE' data-ref="llvm::SPCC::CondCodes::FCC_GE">FCC_GE</a>;</td></tr>
<tr><th id="112">112</th><td>  <b>case</b> <span class="namespace">SPCC::</span><a class="enum" href="Sparc.h.html#llvm::SPCC::CondCodes::FCC_UGE" title='llvm::SPCC::CondCodes::FCC_UGE' data-ref="llvm::SPCC::CondCodes::FCC_UGE">FCC_UGE</a>:  <b>return</b> <span class="namespace">SPCC::</span><a class="enum" href="Sparc.h.html#llvm::SPCC::CondCodes::FCC_L" title='llvm::SPCC::CondCodes::FCC_L' data-ref="llvm::SPCC::CondCodes::FCC_L">FCC_L</a>;</td></tr>
<tr><th id="113">113</th><td>  <b>case</b> <span class="namespace">SPCC::</span><a class="enum" href="Sparc.h.html#llvm::SPCC::CondCodes::FCC_LG" title='llvm::SPCC::CondCodes::FCC_LG' data-ref="llvm::SPCC::CondCodes::FCC_LG">FCC_LG</a>:   <b>return</b> <span class="namespace">SPCC::</span><a class="enum" href="Sparc.h.html#llvm::SPCC::CondCodes::FCC_UE" title='llvm::SPCC::CondCodes::FCC_UE' data-ref="llvm::SPCC::CondCodes::FCC_UE">FCC_UE</a>;</td></tr>
<tr><th id="114">114</th><td>  <b>case</b> <span class="namespace">SPCC::</span><a class="enum" href="Sparc.h.html#llvm::SPCC::CondCodes::FCC_UE" title='llvm::SPCC::CondCodes::FCC_UE' data-ref="llvm::SPCC::CondCodes::FCC_UE">FCC_UE</a>:   <b>return</b> <span class="namespace">SPCC::</span><a class="enum" href="Sparc.h.html#llvm::SPCC::CondCodes::FCC_LG" title='llvm::SPCC::CondCodes::FCC_LG' data-ref="llvm::SPCC::CondCodes::FCC_LG">FCC_LG</a>;</td></tr>
<tr><th id="115">115</th><td>  <b>case</b> <span class="namespace">SPCC::</span><a class="enum" href="Sparc.h.html#llvm::SPCC::CondCodes::FCC_NE" title='llvm::SPCC::CondCodes::FCC_NE' data-ref="llvm::SPCC::CondCodes::FCC_NE">FCC_NE</a>:   <b>return</b> <span class="namespace">SPCC::</span><a class="enum" href="Sparc.h.html#llvm::SPCC::CondCodes::FCC_E" title='llvm::SPCC::CondCodes::FCC_E' data-ref="llvm::SPCC::CondCodes::FCC_E">FCC_E</a>;</td></tr>
<tr><th id="116">116</th><td>  <b>case</b> <span class="namespace">SPCC::</span><a class="enum" href="Sparc.h.html#llvm::SPCC::CondCodes::FCC_E" title='llvm::SPCC::CondCodes::FCC_E' data-ref="llvm::SPCC::CondCodes::FCC_E">FCC_E</a>:    <b>return</b> <span class="namespace">SPCC::</span><a class="enum" href="Sparc.h.html#llvm::SPCC::CondCodes::FCC_NE" title='llvm::SPCC::CondCodes::FCC_NE' data-ref="llvm::SPCC::CondCodes::FCC_NE">FCC_NE</a>;</td></tr>
<tr><th id="117">117</th><td></td></tr>
<tr><th id="118">118</th><td>  <b>case</b> <span class="namespace">SPCC::</span><a class="enum" href="Sparc.h.html#llvm::SPCC::CondCodes::CPCC_A" title='llvm::SPCC::CondCodes::CPCC_A' data-ref="llvm::SPCC::CondCodes::CPCC_A">CPCC_A</a>:   <b>return</b> <span class="namespace">SPCC::</span><a class="enum" href="Sparc.h.html#llvm::SPCC::CondCodes::CPCC_N" title='llvm::SPCC::CondCodes::CPCC_N' data-ref="llvm::SPCC::CondCodes::CPCC_N">CPCC_N</a>;</td></tr>
<tr><th id="119">119</th><td>  <b>case</b> <span class="namespace">SPCC::</span><a class="enum" href="Sparc.h.html#llvm::SPCC::CondCodes::CPCC_N" title='llvm::SPCC::CondCodes::CPCC_N' data-ref="llvm::SPCC::CondCodes::CPCC_N">CPCC_N</a>:   <b>return</b> <span class="namespace">SPCC::</span><a class="enum" href="Sparc.h.html#llvm::SPCC::CondCodes::CPCC_A" title='llvm::SPCC::CondCodes::CPCC_A' data-ref="llvm::SPCC::CondCodes::CPCC_A">CPCC_A</a>;</td></tr>
<tr><th id="120">120</th><td>  <b>case</b> <span class="namespace">SPCC::</span><a class="enum" href="Sparc.h.html#llvm::SPCC::CondCodes::CPCC_3" title='llvm::SPCC::CondCodes::CPCC_3' data-ref="llvm::SPCC::CondCodes::CPCC_3">CPCC_3</a>:   <a class="macro" href="../../../include/llvm/Support/Compiler.h.html#252" title="[[clang::fallthrough]]" data-ref="_M/LLVM_FALLTHROUGH">LLVM_FALLTHROUGH</a>;</td></tr>
<tr><th id="121">121</th><td>  <b>case</b> <span class="namespace">SPCC::</span><a class="enum" href="Sparc.h.html#llvm::SPCC::CondCodes::CPCC_2" title='llvm::SPCC::CondCodes::CPCC_2' data-ref="llvm::SPCC::CondCodes::CPCC_2">CPCC_2</a>:   <a class="macro" href="../../../include/llvm/Support/Compiler.h.html#252" title="[[clang::fallthrough]]" data-ref="_M/LLVM_FALLTHROUGH">LLVM_FALLTHROUGH</a>;</td></tr>
<tr><th id="122">122</th><td>  <b>case</b> <span class="namespace">SPCC::</span><a class="enum" href="Sparc.h.html#llvm::SPCC::CondCodes::CPCC_23" title='llvm::SPCC::CondCodes::CPCC_23' data-ref="llvm::SPCC::CondCodes::CPCC_23">CPCC_23</a>:  <a class="macro" href="../../../include/llvm/Support/Compiler.h.html#252" title="[[clang::fallthrough]]" data-ref="_M/LLVM_FALLTHROUGH">LLVM_FALLTHROUGH</a>;</td></tr>
<tr><th id="123">123</th><td>  <b>case</b> <span class="namespace">SPCC::</span><a class="enum" href="Sparc.h.html#llvm::SPCC::CondCodes::CPCC_1" title='llvm::SPCC::CondCodes::CPCC_1' data-ref="llvm::SPCC::CondCodes::CPCC_1">CPCC_1</a>:   <a class="macro" href="../../../include/llvm/Support/Compiler.h.html#252" title="[[clang::fallthrough]]" data-ref="_M/LLVM_FALLTHROUGH">LLVM_FALLTHROUGH</a>;</td></tr>
<tr><th id="124">124</th><td>  <b>case</b> <span class="namespace">SPCC::</span><a class="enum" href="Sparc.h.html#llvm::SPCC::CondCodes::CPCC_13" title='llvm::SPCC::CondCodes::CPCC_13' data-ref="llvm::SPCC::CondCodes::CPCC_13">CPCC_13</a>:  <a class="macro" href="../../../include/llvm/Support/Compiler.h.html#252" title="[[clang::fallthrough]]" data-ref="_M/LLVM_FALLTHROUGH">LLVM_FALLTHROUGH</a>;</td></tr>
<tr><th id="125">125</th><td>  <b>case</b> <span class="namespace">SPCC::</span><a class="enum" href="Sparc.h.html#llvm::SPCC::CondCodes::CPCC_12" title='llvm::SPCC::CondCodes::CPCC_12' data-ref="llvm::SPCC::CondCodes::CPCC_12">CPCC_12</a>:  <a class="macro" href="../../../include/llvm/Support/Compiler.h.html#252" title="[[clang::fallthrough]]" data-ref="_M/LLVM_FALLTHROUGH">LLVM_FALLTHROUGH</a>;</td></tr>
<tr><th id="126">126</th><td>  <b>case</b> <span class="namespace">SPCC::</span><a class="enum" href="Sparc.h.html#llvm::SPCC::CondCodes::CPCC_123" title='llvm::SPCC::CondCodes::CPCC_123' data-ref="llvm::SPCC::CondCodes::CPCC_123">CPCC_123</a>: <a class="macro" href="../../../include/llvm/Support/Compiler.h.html#252" title="[[clang::fallthrough]]" data-ref="_M/LLVM_FALLTHROUGH">LLVM_FALLTHROUGH</a>;</td></tr>
<tr><th id="127">127</th><td>  <b>case</b> <span class="namespace">SPCC::</span><a class="enum" href="Sparc.h.html#llvm::SPCC::CondCodes::CPCC_0" title='llvm::SPCC::CondCodes::CPCC_0' data-ref="llvm::SPCC::CondCodes::CPCC_0">CPCC_0</a>:   <a class="macro" href="../../../include/llvm/Support/Compiler.h.html#252" title="[[clang::fallthrough]]" data-ref="_M/LLVM_FALLTHROUGH">LLVM_FALLTHROUGH</a>;</td></tr>
<tr><th id="128">128</th><td>  <b>case</b> <span class="namespace">SPCC::</span><a class="enum" href="Sparc.h.html#llvm::SPCC::CondCodes::CPCC_03" title='llvm::SPCC::CondCodes::CPCC_03' data-ref="llvm::SPCC::CondCodes::CPCC_03">CPCC_03</a>:  <a class="macro" href="../../../include/llvm/Support/Compiler.h.html#252" title="[[clang::fallthrough]]" data-ref="_M/LLVM_FALLTHROUGH">LLVM_FALLTHROUGH</a>;</td></tr>
<tr><th id="129">129</th><td>  <b>case</b> <span class="namespace">SPCC::</span><a class="enum" href="Sparc.h.html#llvm::SPCC::CondCodes::CPCC_02" title='llvm::SPCC::CondCodes::CPCC_02' data-ref="llvm::SPCC::CondCodes::CPCC_02">CPCC_02</a>:  <a class="macro" href="../../../include/llvm/Support/Compiler.h.html#252" title="[[clang::fallthrough]]" data-ref="_M/LLVM_FALLTHROUGH">LLVM_FALLTHROUGH</a>;</td></tr>
<tr><th id="130">130</th><td>  <b>case</b> <span class="namespace">SPCC::</span><a class="enum" href="Sparc.h.html#llvm::SPCC::CondCodes::CPCC_023" title='llvm::SPCC::CondCodes::CPCC_023' data-ref="llvm::SPCC::CondCodes::CPCC_023">CPCC_023</a>: <a class="macro" href="../../../include/llvm/Support/Compiler.h.html#252" title="[[clang::fallthrough]]" data-ref="_M/LLVM_FALLTHROUGH">LLVM_FALLTHROUGH</a>;</td></tr>
<tr><th id="131">131</th><td>  <b>case</b> <span class="namespace">SPCC::</span><a class="enum" href="Sparc.h.html#llvm::SPCC::CondCodes::CPCC_01" title='llvm::SPCC::CondCodes::CPCC_01' data-ref="llvm::SPCC::CondCodes::CPCC_01">CPCC_01</a>:  <a class="macro" href="../../../include/llvm/Support/Compiler.h.html#252" title="[[clang::fallthrough]]" data-ref="_M/LLVM_FALLTHROUGH">LLVM_FALLTHROUGH</a>;</td></tr>
<tr><th id="132">132</th><td>  <b>case</b> <span class="namespace">SPCC::</span><a class="enum" href="Sparc.h.html#llvm::SPCC::CondCodes::CPCC_013" title='llvm::SPCC::CondCodes::CPCC_013' data-ref="llvm::SPCC::CondCodes::CPCC_013">CPCC_013</a>: <a class="macro" href="../../../include/llvm/Support/Compiler.h.html#252" title="[[clang::fallthrough]]" data-ref="_M/LLVM_FALLTHROUGH">LLVM_FALLTHROUGH</a>;</td></tr>
<tr><th id="133">133</th><td>  <b>case</b> <span class="namespace">SPCC::</span><a class="enum" href="Sparc.h.html#llvm::SPCC::CondCodes::CPCC_012" title='llvm::SPCC::CondCodes::CPCC_012' data-ref="llvm::SPCC::CondCodes::CPCC_012">CPCC_012</a>:</td></tr>
<tr><th id="134">134</th><td>      <i>// "Opposite" code is not meaningful, as we don't know</i></td></tr>
<tr><th id="135">135</th><td><i>      // what the CoProc condition means here. The cond-code will</i></td></tr>
<tr><th id="136">136</th><td><i>      // only be used in inline assembler, so this code should</i></td></tr>
<tr><th id="137">137</th><td><i>      // not be reached in a normal compilation pass.</i></td></tr>
<tr><th id="138">138</th><td>      <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(&quot;Meaningless inversion of co-processor cond code&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Sparc/SparcInstrInfo.cpp&quot;, 138)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Meaningless inversion of co-processor cond code"</q>);</td></tr>
<tr><th id="139">139</th><td>  }</td></tr>
<tr><th id="140">140</th><td>  <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(&quot;Invalid cond code&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Sparc/SparcInstrInfo.cpp&quot;, 140)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Invalid cond code"</q>);</td></tr>
<tr><th id="141">141</th><td>}</td></tr>
<tr><th id="142">142</th><td></td></tr>
<tr><th id="143">143</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def" id="_ZL20isUncondBranchOpcodei" title='isUncondBranchOpcode' data-type='bool isUncondBranchOpcode(int Opc)' data-ref="_ZL20isUncondBranchOpcodei">isUncondBranchOpcode</dfn>(<em>int</em> <dfn class="local col8 decl" id="8Opc" title='Opc' data-type='int' data-ref="8Opc">Opc</dfn>) { <b>return</b> Opc == <span class='error' title="use of undeclared identifier &apos;SP&apos;">SP</span>::BA; }</td></tr>
<tr><th id="144">144</th><td></td></tr>
<tr><th id="145">145</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def" id="_ZL18isCondBranchOpcodei" title='isCondBranchOpcode' data-type='bool isCondBranchOpcode(int Opc)' data-ref="_ZL18isCondBranchOpcodei">isCondBranchOpcode</dfn>(<em>int</em> <dfn class="local col9 decl" id="9Opc" title='Opc' data-type='int' data-ref="9Opc">Opc</dfn>) {</td></tr>
<tr><th id="146">146</th><td>  <b>return</b> Opc == <span class='error' title="use of undeclared identifier &apos;SP&apos;">SP</span>::FBCOND || Opc == <span class='error' title="use of undeclared identifier &apos;SP&apos;">SP</span>::BCOND;</td></tr>
<tr><th id="147">147</th><td>}</td></tr>
<tr><th id="148">148</th><td></td></tr>
<tr><th id="149">149</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def" id="_ZL22isIndirectBranchOpcodei" title='isIndirectBranchOpcode' data-type='bool isIndirectBranchOpcode(int Opc)' data-ref="_ZL22isIndirectBranchOpcodei">isIndirectBranchOpcode</dfn>(<em>int</em> <dfn class="local col0 decl" id="10Opc" title='Opc' data-type='int' data-ref="10Opc">Opc</dfn>) {</td></tr>
<tr><th id="150">150</th><td>  <b>return</b> Opc == <span class='error' title="use of undeclared identifier &apos;SP&apos;">SP</span>::BINDrr || Opc == <span class='error' title="use of undeclared identifier &apos;SP&apos;">SP</span>::BINDri;</td></tr>
<tr><th id="151">151</th><td>}</td></tr>
<tr><th id="152">152</th><td></td></tr>
<tr><th id="153">153</th><td><em>static</em> <em>void</em> <dfn class="tu decl def" id="_ZL15parseCondBranchPN4llvm12MachineInstrERPNS_17MachineBasicBlockERNS_15SmallVectorImplINS_14MachineOperandEEE" title='parseCondBranch' data-type='void parseCondBranch(llvm::MachineInstr * LastInst, llvm::MachineBasicBlock *&amp; Target, SmallVectorImpl&lt;llvm::MachineOperand&gt; &amp; Cond)' data-ref="_ZL15parseCondBranchPN4llvm12MachineInstrERPNS_17MachineBasicBlockERNS_15SmallVectorImplINS_14MachineOperandEEE">parseCondBranch</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col1 decl" id="11LastInst" title='LastInst' data-type='llvm::MachineInstr *' data-ref="11LastInst">LastInst</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *&amp;<dfn class="local col2 decl" id="12Target" title='Target' data-type='llvm::MachineBasicBlock *&amp;' data-ref="12Target">Target</dfn>,</td></tr>
<tr><th id="154">154</th><td>                            <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a>&gt; &amp;<dfn class="local col3 decl" id="13Cond" title='Cond' data-type='SmallVectorImpl&lt;llvm::MachineOperand&gt; &amp;' data-ref="13Cond">Cond</dfn>) {</td></tr>
<tr><th id="155">155</th><td>  <a class="local col3 ref" href="#13Cond" title='Cond' data-ref="13Cond">Cond</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a>::<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand9CreateImmEl" title='llvm::MachineOperand::CreateImm' data-ref="_ZN4llvm14MachineOperand9CreateImmEl">CreateImm</a>(<a class="local col1 ref" href="#11LastInst" title='LastInst' data-ref="11LastInst">LastInst</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>()));</td></tr>
<tr><th id="156">156</th><td>  <a class="local col2 ref" href="#12Target" title='Target' data-ref="12Target">Target</a> = <a class="local col1 ref" href="#11LastInst" title='LastInst' data-ref="11LastInst">LastInst</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getMBBEv" title='llvm::MachineOperand::getMBB' data-ref="_ZNK4llvm14MachineOperand6getMBBEv">getMBB</a>();</td></tr>
<tr><th id="157">157</th><td>}</td></tr>
<tr><th id="158">158</th><td></td></tr>
<tr><th id="159">159</th><td><em>bool</em> <a class="type" href="SparcInstrInfo.h.html#llvm::SparcInstrInfo" title='llvm::SparcInstrInfo' data-ref="llvm::SparcInstrInfo">SparcInstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm14SparcInstrInfo13analyzeBranchERNS_17MachineBasicBlockERPS1_S4_RNS_15SmallVectorImplINS_14MachineOperandEEEb" title='llvm::SparcInstrInfo::analyzeBranch' data-ref="_ZNK4llvm14SparcInstrInfo13analyzeBranchERNS_17MachineBasicBlockERPS1_S4_RNS_15SmallVectorImplINS_14MachineOperandEEEb">analyzeBranch</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col4 decl" id="14MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="14MBB">MBB</dfn>,</td></tr>
<tr><th id="160">160</th><td>                                   <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *&amp;<dfn class="local col5 decl" id="15TBB" title='TBB' data-type='llvm::MachineBasicBlock *&amp;' data-ref="15TBB">TBB</dfn>,</td></tr>
<tr><th id="161">161</th><td>                                   <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *&amp;<dfn class="local col6 decl" id="16FBB" title='FBB' data-type='llvm::MachineBasicBlock *&amp;' data-ref="16FBB">FBB</dfn>,</td></tr>
<tr><th id="162">162</th><td>                                   <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a>&gt; &amp;<dfn class="local col7 decl" id="17Cond" title='Cond' data-type='SmallVectorImpl&lt;llvm::MachineOperand&gt; &amp;' data-ref="17Cond">Cond</dfn>,</td></tr>
<tr><th id="163">163</th><td>                                   <em>bool</em> <dfn class="local col8 decl" id="18AllowModify" title='AllowModify' data-type='bool' data-ref="18AllowModify">AllowModify</dfn>) <em>const</em> {</td></tr>
<tr><th id="164">164</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col9 decl" id="19I" title='I' data-type='MachineBasicBlock::iterator' data-ref="19I">I</dfn> = <a class="local col4 ref" href="#14MBB" title='MBB' data-ref="14MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock20getLastNonDebugInstrEv" title='llvm::MachineBasicBlock::getLastNonDebugInstr' data-ref="_ZN4llvm17MachineBasicBlock20getLastNonDebugInstrEv">getLastNonDebugInstr</a>();</td></tr>
<tr><th id="165">165</th><td>  <b>if</b> (<a class="local col9 ref" href="#19I" title='I' data-ref="19I">I</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmeqERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator==' data-ref="_ZN4llvmeqERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">==</a> <a class="local col4 ref" href="#14MBB" title='MBB' data-ref="14MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock3endEv" title='llvm::MachineBasicBlock::end' data-ref="_ZN4llvm17MachineBasicBlock3endEv">end</a>())</td></tr>
<tr><th id="166">166</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="167">167</th><td></td></tr>
<tr><th id="168">168</th><td>  <b>if</b> (!<span class='error' title="use of undeclared identifier &apos;isUnpredicatedTerminator&apos;">isUnpredicatedTerminator</span>(*I))</td></tr>
<tr><th id="169">169</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="170">170</th><td></td></tr>
<tr><th id="171">171</th><td>  <i>// Get the last instruction in the block.</i></td></tr>
<tr><th id="172">172</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col0 decl" id="20LastInst" title='LastInst' data-type='llvm::MachineInstr *' data-ref="20LastInst">LastInst</dfn> = &amp;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col9 ref" href="#19I" title='I' data-ref="19I">I</a>;</td></tr>
<tr><th id="173">173</th><td>  <em>unsigned</em> <dfn class="local col1 decl" id="21LastOpc" title='LastOpc' data-type='unsigned int' data-ref="21LastOpc">LastOpc</dfn> = <a class="local col0 ref" href="#20LastInst" title='LastInst' data-ref="20LastInst">LastInst</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>();</td></tr>
<tr><th id="174">174</th><td></td></tr>
<tr><th id="175">175</th><td>  <i>// If there is only one terminator instruction, process it.</i></td></tr>
<tr><th id="176">176</th><td>  <b>if</b> (I == MBB.begin() || !<span class='error' title="use of undeclared identifier &apos;isUnpredicatedTerminator&apos;">isUnpredicatedTerminator</span>(*--I)) {</td></tr>
<tr><th id="177">177</th><td>    <b>if</b> (<a class="tu ref" href="#_ZL20isUncondBranchOpcodei" title='isUncondBranchOpcode' data-use='c' data-ref="_ZL20isUncondBranchOpcodei">isUncondBranchOpcode</a>(<a class="local col1 ref" href="#21LastOpc" title='LastOpc' data-ref="21LastOpc">LastOpc</a>)) {</td></tr>
<tr><th id="178">178</th><td>      <a class="local col5 ref" href="#15TBB" title='TBB' data-ref="15TBB">TBB</a> = <a class="local col0 ref" href="#20LastInst" title='LastInst' data-ref="20LastInst">LastInst</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getMBBEv" title='llvm::MachineOperand::getMBB' data-ref="_ZNK4llvm14MachineOperand6getMBBEv">getMBB</a>();</td></tr>
<tr><th id="179">179</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="180">180</th><td>    }</td></tr>
<tr><th id="181">181</th><td>    <b>if</b> (<a class="tu ref" href="#_ZL18isCondBranchOpcodei" title='isCondBranchOpcode' data-use='c' data-ref="_ZL18isCondBranchOpcodei">isCondBranchOpcode</a>(<a class="local col1 ref" href="#21LastOpc" title='LastOpc' data-ref="21LastOpc">LastOpc</a>)) {</td></tr>
<tr><th id="182">182</th><td>      <i>// Block ends with fall-through condbranch.</i></td></tr>
<tr><th id="183">183</th><td>      <a class="tu ref" href="#_ZL15parseCondBranchPN4llvm12MachineInstrERPNS_17MachineBasicBlockERNS_15SmallVectorImplINS_14MachineOperandEEE" title='parseCondBranch' data-use='c' data-ref="_ZL15parseCondBranchPN4llvm12MachineInstrERPNS_17MachineBasicBlockERNS_15SmallVectorImplINS_14MachineOperandEEE">parseCondBranch</a>(<a class="local col0 ref" href="#20LastInst" title='LastInst' data-ref="20LastInst">LastInst</a>, <span class='refarg'><a class="local col5 ref" href="#15TBB" title='TBB' data-ref="15TBB">TBB</a></span>, <span class='refarg'><a class="local col7 ref" href="#17Cond" title='Cond' data-ref="17Cond">Cond</a></span>);</td></tr>
<tr><th id="184">184</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="185">185</th><td>    }</td></tr>
<tr><th id="186">186</th><td>    <b>return</b> <b>true</b>; <i>// Can't handle indirect branch.</i></td></tr>
<tr><th id="187">187</th><td>  }</td></tr>
<tr><th id="188">188</th><td></td></tr>
<tr><th id="189">189</th><td>  <i>// Get the instruction before it if it is a terminator.</i></td></tr>
<tr><th id="190">190</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col2 decl" id="22SecondLastInst" title='SecondLastInst' data-type='llvm::MachineInstr *' data-ref="22SecondLastInst">SecondLastInst</dfn> = &amp;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col9 ref" href="#19I" title='I' data-ref="19I">I</a>;</td></tr>
<tr><th id="191">191</th><td>  <em>unsigned</em> <dfn class="local col3 decl" id="23SecondLastOpc" title='SecondLastOpc' data-type='unsigned int' data-ref="23SecondLastOpc">SecondLastOpc</dfn> = <a class="local col2 ref" href="#22SecondLastInst" title='SecondLastInst' data-ref="22SecondLastInst">SecondLastInst</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>();</td></tr>
<tr><th id="192">192</th><td></td></tr>
<tr><th id="193">193</th><td>  <i>// If AllowModify is true and the block ends with two or more unconditional</i></td></tr>
<tr><th id="194">194</th><td><i>  // branches, delete all but the first unconditional branch.</i></td></tr>
<tr><th id="195">195</th><td>  <b>if</b> (<a class="local col8 ref" href="#18AllowModify" title='AllowModify' data-ref="18AllowModify">AllowModify</a> &amp;&amp; <a class="tu ref" href="#_ZL20isUncondBranchOpcodei" title='isUncondBranchOpcode' data-use='c' data-ref="_ZL20isUncondBranchOpcodei">isUncondBranchOpcode</a>(<a class="local col1 ref" href="#21LastOpc" title='LastOpc' data-ref="21LastOpc">LastOpc</a>)) {</td></tr>
<tr><th id="196">196</th><td>    <b>while</b> (<a class="tu ref" href="#_ZL20isUncondBranchOpcodei" title='isUncondBranchOpcode' data-use='c' data-ref="_ZL20isUncondBranchOpcodei">isUncondBranchOpcode</a>(<a class="local col3 ref" href="#23SecondLastOpc" title='SecondLastOpc' data-ref="23SecondLastOpc">SecondLastOpc</a>)) {</td></tr>
<tr><th id="197">197</th><td>      <a class="local col0 ref" href="#20LastInst" title='LastInst' data-ref="20LastInst">LastInst</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="198">198</th><td>      <a class="local col0 ref" href="#20LastInst" title='LastInst' data-ref="20LastInst">LastInst</a> = <a class="local col2 ref" href="#22SecondLastInst" title='SecondLastInst' data-ref="22SecondLastInst">SecondLastInst</a>;</td></tr>
<tr><th id="199">199</th><td>      <a class="local col1 ref" href="#21LastOpc" title='LastOpc' data-ref="21LastOpc">LastOpc</a> = <a class="local col0 ref" href="#20LastInst" title='LastInst' data-ref="20LastInst">LastInst</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>();</td></tr>
<tr><th id="200">200</th><td>      <b>if</b> (I == MBB.begin() || !<span class='error' title="use of undeclared identifier &apos;isUnpredicatedTerminator&apos;">isUnpredicatedTerminator</span>(*--I)) {</td></tr>
<tr><th id="201">201</th><td>        <i>// Return now the only terminator is an unconditional branch.</i></td></tr>
<tr><th id="202">202</th><td>        <a class="local col5 ref" href="#15TBB" title='TBB' data-ref="15TBB">TBB</a> = <a class="local col0 ref" href="#20LastInst" title='LastInst' data-ref="20LastInst">LastInst</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getMBBEv" title='llvm::MachineOperand::getMBB' data-ref="_ZNK4llvm14MachineOperand6getMBBEv">getMBB</a>();</td></tr>
<tr><th id="203">203</th><td>        <b>return</b> <b>false</b>;</td></tr>
<tr><th id="204">204</th><td>      } <b>else</b> {</td></tr>
<tr><th id="205">205</th><td>        <a class="local col2 ref" href="#22SecondLastInst" title='SecondLastInst' data-ref="22SecondLastInst">SecondLastInst</a> = &amp;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col9 ref" href="#19I" title='I' data-ref="19I">I</a>;</td></tr>
<tr><th id="206">206</th><td>        <a class="local col3 ref" href="#23SecondLastOpc" title='SecondLastOpc' data-ref="23SecondLastOpc">SecondLastOpc</a> = <a class="local col2 ref" href="#22SecondLastInst" title='SecondLastInst' data-ref="22SecondLastInst">SecondLastInst</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>();</td></tr>
<tr><th id="207">207</th><td>      }</td></tr>
<tr><th id="208">208</th><td>    }</td></tr>
<tr><th id="209">209</th><td>  }</td></tr>
<tr><th id="210">210</th><td></td></tr>
<tr><th id="211">211</th><td>  <i>// If there are three terminators, we don't know what sort of block this is.</i></td></tr>
<tr><th id="212">212</th><td>  <b>if</b> (SecondLastInst &amp;&amp; I != MBB.begin() &amp;&amp; <span class='error' title="use of undeclared identifier &apos;isUnpredicatedTerminator&apos;">isUnpredicatedTerminator</span>(*--I))</td></tr>
<tr><th id="213">213</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="214">214</th><td></td></tr>
<tr><th id="215">215</th><td>  <i>// If the block ends with a B and a Bcc, handle it.</i></td></tr>
<tr><th id="216">216</th><td>  <b>if</b> (<a class="tu ref" href="#_ZL18isCondBranchOpcodei" title='isCondBranchOpcode' data-use='c' data-ref="_ZL18isCondBranchOpcodei">isCondBranchOpcode</a>(<a class="local col3 ref" href="#23SecondLastOpc" title='SecondLastOpc' data-ref="23SecondLastOpc">SecondLastOpc</a>) &amp;&amp; <a class="tu ref" href="#_ZL20isUncondBranchOpcodei" title='isUncondBranchOpcode' data-use='c' data-ref="_ZL20isUncondBranchOpcodei">isUncondBranchOpcode</a>(<a class="local col1 ref" href="#21LastOpc" title='LastOpc' data-ref="21LastOpc">LastOpc</a>)) {</td></tr>
<tr><th id="217">217</th><td>    <a class="tu ref" href="#_ZL15parseCondBranchPN4llvm12MachineInstrERPNS_17MachineBasicBlockERNS_15SmallVectorImplINS_14MachineOperandEEE" title='parseCondBranch' data-use='c' data-ref="_ZL15parseCondBranchPN4llvm12MachineInstrERPNS_17MachineBasicBlockERNS_15SmallVectorImplINS_14MachineOperandEEE">parseCondBranch</a>(<a class="local col2 ref" href="#22SecondLastInst" title='SecondLastInst' data-ref="22SecondLastInst">SecondLastInst</a>, <span class='refarg'><a class="local col5 ref" href="#15TBB" title='TBB' data-ref="15TBB">TBB</a></span>, <span class='refarg'><a class="local col7 ref" href="#17Cond" title='Cond' data-ref="17Cond">Cond</a></span>);</td></tr>
<tr><th id="218">218</th><td>    <a class="local col6 ref" href="#16FBB" title='FBB' data-ref="16FBB">FBB</a> = <a class="local col0 ref" href="#20LastInst" title='LastInst' data-ref="20LastInst">LastInst</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getMBBEv" title='llvm::MachineOperand::getMBB' data-ref="_ZNK4llvm14MachineOperand6getMBBEv">getMBB</a>();</td></tr>
<tr><th id="219">219</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="220">220</th><td>  }</td></tr>
<tr><th id="221">221</th><td></td></tr>
<tr><th id="222">222</th><td>  <i>// If the block ends with two unconditional branches, handle it.  The second</i></td></tr>
<tr><th id="223">223</th><td><i>  // one is not executed.</i></td></tr>
<tr><th id="224">224</th><td>  <b>if</b> (<a class="tu ref" href="#_ZL20isUncondBranchOpcodei" title='isUncondBranchOpcode' data-use='c' data-ref="_ZL20isUncondBranchOpcodei">isUncondBranchOpcode</a>(<a class="local col3 ref" href="#23SecondLastOpc" title='SecondLastOpc' data-ref="23SecondLastOpc">SecondLastOpc</a>) &amp;&amp; <a class="tu ref" href="#_ZL20isUncondBranchOpcodei" title='isUncondBranchOpcode' data-use='c' data-ref="_ZL20isUncondBranchOpcodei">isUncondBranchOpcode</a>(<a class="local col1 ref" href="#21LastOpc" title='LastOpc' data-ref="21LastOpc">LastOpc</a>)) {</td></tr>
<tr><th id="225">225</th><td>    <a class="local col5 ref" href="#15TBB" title='TBB' data-ref="15TBB">TBB</a> = <a class="local col2 ref" href="#22SecondLastInst" title='SecondLastInst' data-ref="22SecondLastInst">SecondLastInst</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getMBBEv" title='llvm::MachineOperand::getMBB' data-ref="_ZNK4llvm14MachineOperand6getMBBEv">getMBB</a>();</td></tr>
<tr><th id="226">226</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="227">227</th><td>  }</td></tr>
<tr><th id="228">228</th><td></td></tr>
<tr><th id="229">229</th><td>  <i>// ...likewise if it ends with an indirect branch followed by an unconditional</i></td></tr>
<tr><th id="230">230</th><td><i>  // branch.</i></td></tr>
<tr><th id="231">231</th><td>  <b>if</b> (<a class="tu ref" href="#_ZL22isIndirectBranchOpcodei" title='isIndirectBranchOpcode' data-use='c' data-ref="_ZL22isIndirectBranchOpcodei">isIndirectBranchOpcode</a>(<a class="local col3 ref" href="#23SecondLastOpc" title='SecondLastOpc' data-ref="23SecondLastOpc">SecondLastOpc</a>) &amp;&amp; <a class="tu ref" href="#_ZL20isUncondBranchOpcodei" title='isUncondBranchOpcode' data-use='c' data-ref="_ZL20isUncondBranchOpcodei">isUncondBranchOpcode</a>(<a class="local col1 ref" href="#21LastOpc" title='LastOpc' data-ref="21LastOpc">LastOpc</a>)) {</td></tr>
<tr><th id="232">232</th><td>    <a class="local col9 ref" href="#19I" title='I' data-ref="19I">I</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::operator=' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEaSEOS2_">=</a> <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE"></a><a class="local col0 ref" href="#20LastInst" title='LastInst' data-ref="20LastInst">LastInst</a>;</td></tr>
<tr><th id="233">233</th><td>    <b>if</b> (<a class="local col8 ref" href="#18AllowModify" title='AllowModify' data-ref="18AllowModify">AllowModify</a>)</td></tr>
<tr><th id="234">234</th><td>      <a class="local col9 ref" href="#19I" title='I' data-ref="19I">I</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="235">235</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="236">236</th><td>  }</td></tr>
<tr><th id="237">237</th><td></td></tr>
<tr><th id="238">238</th><td>  <i>// Otherwise, can't handle this.</i></td></tr>
<tr><th id="239">239</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="240">240</th><td>}</td></tr>
<tr><th id="241">241</th><td></td></tr>
<tr><th id="242">242</th><td><em>unsigned</em> <a class="type" href="SparcInstrInfo.h.html#llvm::SparcInstrInfo" title='llvm::SparcInstrInfo' data-ref="llvm::SparcInstrInfo">SparcInstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm14SparcInstrInfo12insertBranchERNS_17MachineBasicBlockEPS1_S3_NS_8ArrayRefINS_14MachineOperandEEERKNS_8DebugLocEPi" title='llvm::SparcInstrInfo::insertBranch' data-ref="_ZNK4llvm14SparcInstrInfo12insertBranchERNS_17MachineBasicBlockEPS1_S3_NS_8ArrayRefINS_14MachineOperandEEERKNS_8DebugLocEPi">insertBranch</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col4 decl" id="24MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="24MBB">MBB</dfn>,</td></tr>
<tr><th id="243">243</th><td>                                      <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col5 decl" id="25TBB" title='TBB' data-type='llvm::MachineBasicBlock *' data-ref="25TBB">TBB</dfn>,</td></tr>
<tr><th id="244">244</th><td>                                      <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col6 decl" id="26FBB" title='FBB' data-type='llvm::MachineBasicBlock *' data-ref="26FBB">FBB</dfn>,</td></tr>
<tr><th id="245">245</th><td>                                      <a class="type" href="../../../include/llvm/ADT/ArrayRef.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef">ArrayRef</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a>&gt; <dfn class="local col7 decl" id="27Cond" title='Cond' data-type='ArrayRef&lt;llvm::MachineOperand&gt;' data-ref="27Cond">Cond</dfn>,</td></tr>
<tr><th id="246">246</th><td>                                      <em>const</em> <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc">DebugLoc</a> &amp;<dfn class="local col8 decl" id="28DL" title='DL' data-type='const llvm::DebugLoc &amp;' data-ref="28DL">DL</dfn>,</td></tr>
<tr><th id="247">247</th><td>                                      <em>int</em> *<dfn class="local col9 decl" id="29BytesAdded" title='BytesAdded' data-type='int *' data-ref="29BytesAdded">BytesAdded</dfn>) <em>const</em> {</td></tr>
<tr><th id="248">248</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (TBB &amp;&amp; &quot;insertBranch must not be told to insert a fallthrough&quot;) ? void (0) : __assert_fail (&quot;TBB &amp;&amp; \&quot;insertBranch must not be told to insert a fallthrough\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Sparc/SparcInstrInfo.cpp&quot;, 248, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col5 ref" href="#25TBB" title='TBB' data-ref="25TBB">TBB</a> &amp;&amp; <q>"insertBranch must not be told to insert a fallthrough"</q>);</td></tr>
<tr><th id="249">249</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; ((Cond.size() == 1 || Cond.size() == 0) &amp;&amp; &quot;Sparc branch conditions should have one component!&quot;) ? void (0) : __assert_fail (&quot;(Cond.size() == 1 || Cond.size() == 0) &amp;&amp; \&quot;Sparc branch conditions should have one component!\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Sparc/SparcInstrInfo.cpp&quot;, 250, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>((<a class="local col7 ref" href="#27Cond" title='Cond' data-ref="27Cond">Cond</a>.<a class="ref" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRef4sizeEv" title='llvm::ArrayRef::size' data-ref="_ZNK4llvm8ArrayRef4sizeEv">size</a>() == <var>1</var> || <a class="local col7 ref" href="#27Cond" title='Cond' data-ref="27Cond">Cond</a>.<a class="ref" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRef4sizeEv" title='llvm::ArrayRef::size' data-ref="_ZNK4llvm8ArrayRef4sizeEv">size</a>() == <var>0</var>) &amp;&amp;</td></tr>
<tr><th id="250">250</th><td>         <q>"Sparc branch conditions should have one component!"</q>);</td></tr>
<tr><th id="251">251</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (!BytesAdded &amp;&amp; &quot;code size not handled&quot;) ? void (0) : __assert_fail (&quot;!BytesAdded &amp;&amp; \&quot;code size not handled\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Sparc/SparcInstrInfo.cpp&quot;, 251, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(!<a class="local col9 ref" href="#29BytesAdded" title='BytesAdded' data-ref="29BytesAdded">BytesAdded</a> &amp;&amp; <q>"code size not handled"</q>);</td></tr>
<tr><th id="252">252</th><td></td></tr>
<tr><th id="253">253</th><td>  <b>if</b> (<a class="local col7 ref" href="#27Cond" title='Cond' data-ref="27Cond">Cond</a>.<a class="ref" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRef5emptyEv" title='llvm::ArrayRef::empty' data-ref="_ZNK4llvm8ArrayRef5emptyEv">empty</a>()) {</td></tr>
<tr><th id="254">254</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (!FBB &amp;&amp; &quot;Unconditional branch with multiple successors!&quot;) ? void (0) : __assert_fail (&quot;!FBB &amp;&amp; \&quot;Unconditional branch with multiple successors!\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Sparc/SparcInstrInfo.cpp&quot;, 254, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(!<a class="local col6 ref" href="#26FBB" title='FBB' data-ref="26FBB">FBB</a> &amp;&amp; <q>"Unconditional branch with multiple successors!"</q>);</td></tr>
<tr><th id="255">255</th><td>    BuildMI(&amp;MBB, DL, get(<span class='error' title="use of undeclared identifier &apos;SP&apos;">SP</span>::BA)).addMBB(TBB);</td></tr>
<tr><th id="256">256</th><td>    <b>return</b> <var>1</var>;</td></tr>
<tr><th id="257">257</th><td>  }</td></tr>
<tr><th id="258">258</th><td></td></tr>
<tr><th id="259">259</th><td>  <i>// Conditional branch</i></td></tr>
<tr><th id="260">260</th><td>  <em>unsigned</em> <dfn class="local col0 decl" id="30CC" title='CC' data-type='unsigned int' data-ref="30CC">CC</dfn> = <a class="local col7 ref" href="#27Cond" title='Cond' data-ref="27Cond">Cond</a><a class="ref" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRefixEm" title='llvm::ArrayRef::operator[]' data-ref="_ZNK4llvm8ArrayRefixEm">[<var>0</var>]</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="261">261</th><td></td></tr>
<tr><th id="262">262</th><td>  <b>if</b> (IsIntegerCC(CC))</td></tr>
<tr><th id="263">263</th><td>    BuildMI(&amp;MBB, DL, get(<span class='error' title="use of undeclared identifier &apos;SP&apos;">SP</span>::BCOND)).addMBB(TBB).addImm(CC);</td></tr>
<tr><th id="264">264</th><td>  <b>else</b></td></tr>
<tr><th id="265">265</th><td>    BuildMI(&amp;MBB, DL, get(<span class='error' title="use of undeclared identifier &apos;SP&apos;">SP</span>::FBCOND)).addMBB(TBB).addImm(CC);</td></tr>
<tr><th id="266">266</th><td>  <b>if</b> (!<a class="local col6 ref" href="#26FBB" title='FBB' data-ref="26FBB">FBB</a>)</td></tr>
<tr><th id="267">267</th><td>    <b>return</b> <var>1</var>;</td></tr>
<tr><th id="268">268</th><td></td></tr>
<tr><th id="269">269</th><td>  BuildMI(&amp;MBB, DL, get(<span class='error' title="use of undeclared identifier &apos;SP&apos;">SP</span>::BA)).addMBB(FBB);</td></tr>
<tr><th id="270">270</th><td>  <b>return</b> <var>2</var>;</td></tr>
<tr><th id="271">271</th><td>}</td></tr>
<tr><th id="272">272</th><td></td></tr>
<tr><th id="273">273</th><td><em>unsigned</em> <a class="type" href="SparcInstrInfo.h.html#llvm::SparcInstrInfo" title='llvm::SparcInstrInfo' data-ref="llvm::SparcInstrInfo">SparcInstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm14SparcInstrInfo12removeBranchERNS_17MachineBasicBlockEPi" title='llvm::SparcInstrInfo::removeBranch' data-ref="_ZNK4llvm14SparcInstrInfo12removeBranchERNS_17MachineBasicBlockEPi">removeBranch</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col1 decl" id="31MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="31MBB">MBB</dfn>,</td></tr>
<tr><th id="274">274</th><td>                                      <em>int</em> *<dfn class="local col2 decl" id="32BytesRemoved" title='BytesRemoved' data-type='int *' data-ref="32BytesRemoved">BytesRemoved</dfn>) <em>const</em> {</td></tr>
<tr><th id="275">275</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (!BytesRemoved &amp;&amp; &quot;code size not handled&quot;) ? void (0) : __assert_fail (&quot;!BytesRemoved &amp;&amp; \&quot;code size not handled\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Sparc/SparcInstrInfo.cpp&quot;, 275, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(!<a class="local col2 ref" href="#32BytesRemoved" title='BytesRemoved' data-ref="32BytesRemoved">BytesRemoved</a> &amp;&amp; <q>"code size not handled"</q>);</td></tr>
<tr><th id="276">276</th><td></td></tr>
<tr><th id="277">277</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col3 decl" id="33I" title='I' data-type='MachineBasicBlock::iterator' data-ref="33I">I</dfn> = <a class="local col1 ref" href="#31MBB" title='MBB' data-ref="31MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock3endEv" title='llvm::MachineBasicBlock::end' data-ref="_ZN4llvm17MachineBasicBlock3endEv">end</a>();</td></tr>
<tr><th id="278">278</th><td>  <em>unsigned</em> <dfn class="local col4 decl" id="34Count" title='Count' data-type='unsigned int' data-ref="34Count">Count</dfn> = <var>0</var>;</td></tr>
<tr><th id="279">279</th><td>  <b>while</b> (<a class="local col3 ref" href="#33I" title='I' data-ref="33I">I</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">!=</a> <a class="local col1 ref" href="#31MBB" title='MBB' data-ref="31MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock5beginEv" title='llvm::MachineBasicBlock::begin' data-ref="_ZN4llvm17MachineBasicBlock5beginEv">begin</a>()) {</td></tr>
<tr><th id="280">280</th><td>    <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratormmEv" title='llvm::MachineInstrBundleIterator::operator--' data-ref="_ZN4llvm26MachineInstrBundleIteratormmEv">--</a><a class="local col3 ref" href="#33I" title='I' data-ref="33I">I</a>;</td></tr>
<tr><th id="281">281</th><td></td></tr>
<tr><th id="282">282</th><td>    <b>if</b> (<a class="local col3 ref" href="#33I" title='I' data-ref="33I">I</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr12isDebugInstrEv" title='llvm::MachineInstr::isDebugInstr' data-ref="_ZNK4llvm12MachineInstr12isDebugInstrEv">isDebugInstr</a>())</td></tr>
<tr><th id="283">283</th><td>      <b>continue</b>;</td></tr>
<tr><th id="284">284</th><td></td></tr>
<tr><th id="285">285</th><td>    <b>if</b> (I-&gt;getOpcode() != <span class='error' title="use of undeclared identifier &apos;SP&apos;">SP</span>::BA</td></tr>
<tr><th id="286">286</th><td>        &amp;&amp; I-&gt;getOpcode() != <span class='error' title="use of undeclared identifier &apos;SP&apos;">SP</span>::BCOND</td></tr>
<tr><th id="287">287</th><td>        &amp;&amp; I-&gt;getOpcode() != <span class='error' title="use of undeclared identifier &apos;SP&apos;">SP</span>::FBCOND)</td></tr>
<tr><th id="288">288</th><td>      <b>break</b>; <i>// Not a branch</i></td></tr>
<tr><th id="289">289</th><td></td></tr>
<tr><th id="290">290</th><td>    <a class="local col3 ref" href="#33I" title='I' data-ref="33I">I</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="291">291</th><td>    <a class="local col3 ref" href="#33I" title='I' data-ref="33I">I</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::operator=' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEaSEOS2_">=</a> <a class="local col1 ref" href="#31MBB" title='MBB' data-ref="31MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock3endEv" title='llvm::MachineBasicBlock::end' data-ref="_ZN4llvm17MachineBasicBlock3endEv">end</a>();</td></tr>
<tr><th id="292">292</th><td>    ++<a class="local col4 ref" href="#34Count" title='Count' data-ref="34Count">Count</a>;</td></tr>
<tr><th id="293">293</th><td>  }</td></tr>
<tr><th id="294">294</th><td>  <b>return</b> <a class="local col4 ref" href="#34Count" title='Count' data-ref="34Count">Count</a>;</td></tr>
<tr><th id="295">295</th><td>}</td></tr>
<tr><th id="296">296</th><td></td></tr>
<tr><th id="297">297</th><td><em>bool</em> <a class="type" href="SparcInstrInfo.h.html#llvm::SparcInstrInfo" title='llvm::SparcInstrInfo' data-ref="llvm::SparcInstrInfo">SparcInstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm14SparcInstrInfo22reverseBranchConditionERNS_15SmallVectorImplINS_14MachineOperandEEE" title='llvm::SparcInstrInfo::reverseBranchCondition' data-ref="_ZNK4llvm14SparcInstrInfo22reverseBranchConditionERNS_15SmallVectorImplINS_14MachineOperandEEE">reverseBranchCondition</dfn>(</td></tr>
<tr><th id="298">298</th><td>    <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a>&gt; &amp;<dfn class="local col5 decl" id="35Cond" title='Cond' data-type='SmallVectorImpl&lt;llvm::MachineOperand&gt; &amp;' data-ref="35Cond">Cond</dfn>) <em>const</em> {</td></tr>
<tr><th id="299">299</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (Cond.size() == 1) ? void (0) : __assert_fail (&quot;Cond.size() == 1&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Sparc/SparcInstrInfo.cpp&quot;, 299, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col5 ref" href="#35Cond" title='Cond' data-ref="35Cond">Cond</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase4sizeEv" title='llvm::SmallVectorBase::size' data-ref="_ZNK4llvm15SmallVectorBase4sizeEv">size</a>() == <var>1</var>);</td></tr>
<tr><th id="300">300</th><td>  <span class="namespace">SPCC::</span><a class="type" href="Sparc.h.html#llvm::SPCC::CondCodes" title='llvm::SPCC::CondCodes' data-ref="llvm::SPCC::CondCodes">CondCodes</a> <dfn class="local col6 decl" id="36CC" title='CC' data-type='SPCC::CondCodes' data-ref="36CC">CC</dfn> = <b>static_cast</b>&lt;<span class="namespace">SPCC::</span><a class="type" href="Sparc.h.html#llvm::SPCC::CondCodes" title='llvm::SPCC::CondCodes' data-ref="llvm::SPCC::CondCodes">CondCodes</a>&gt;(<a class="local col5 ref" href="#35Cond" title='Cond' data-ref="35Cond">Cond</a><a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<var>0</var>]</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>());</td></tr>
<tr><th id="301">301</th><td>  <a class="local col5 ref" href="#35Cond" title='Cond' data-ref="35Cond">Cond</a><a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<var>0</var>]</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand6setImmEl" title='llvm::MachineOperand::setImm' data-ref="_ZN4llvm14MachineOperand6setImmEl">setImm</a>(<a class="tu ref" href="#_ZL26GetOppositeBranchConditionN4llvm4SPCC9CondCodesE" title='GetOppositeBranchCondition' data-use='c' data-ref="_ZL26GetOppositeBranchConditionN4llvm4SPCC9CondCodesE">GetOppositeBranchCondition</a>(<a class="local col6 ref" href="#36CC" title='CC' data-ref="36CC">CC</a>));</td></tr>
<tr><th id="302">302</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="303">303</th><td>}</td></tr>
<tr><th id="304">304</th><td></td></tr>
<tr><th id="305">305</th><td><em>void</em> <a class="type" href="SparcInstrInfo.h.html#llvm::SparcInstrInfo" title='llvm::SparcInstrInfo' data-ref="llvm::SparcInstrInfo">SparcInstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm14SparcInstrInfo11copyPhysRegERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocEjjb" title='llvm::SparcInstrInfo::copyPhysReg' data-ref="_ZNK4llvm14SparcInstrInfo11copyPhysRegERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocEjjb">copyPhysReg</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col7 decl" id="37MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="37MBB">MBB</dfn>,</td></tr>
<tr><th id="306">306</th><td>                                 <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col8 decl" id="38I" title='I' data-type='MachineBasicBlock::iterator' data-ref="38I">I</dfn>,</td></tr>
<tr><th id="307">307</th><td>                                 <em>const</em> <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc">DebugLoc</a> &amp;<dfn class="local col9 decl" id="39DL" title='DL' data-type='const llvm::DebugLoc &amp;' data-ref="39DL">DL</dfn>, <em>unsigned</em> <dfn class="local col0 decl" id="40DestReg" title='DestReg' data-type='unsigned int' data-ref="40DestReg">DestReg</dfn>,</td></tr>
<tr><th id="308">308</th><td>                                 <em>unsigned</em> <dfn class="local col1 decl" id="41SrcReg" title='SrcReg' data-type='unsigned int' data-ref="41SrcReg">SrcReg</dfn>, <em>bool</em> <dfn class="local col2 decl" id="42KillSrc" title='KillSrc' data-type='bool' data-ref="42KillSrc">KillSrc</dfn>) <em>const</em> {</td></tr>
<tr><th id="309">309</th><td>  <em>unsigned</em> <dfn class="local col3 decl" id="43numSubRegs" title='numSubRegs' data-type='unsigned int' data-ref="43numSubRegs">numSubRegs</dfn> = <var>0</var>;</td></tr>
<tr><th id="310">310</th><td>  <em>unsigned</em> <dfn class="local col4 decl" id="44movOpc" title='movOpc' data-type='unsigned int' data-ref="44movOpc">movOpc</dfn>     = <var>0</var>;</td></tr>
<tr><th id="311">311</th><td>  <em>const</em> <em>unsigned</em> *<dfn class="local col5 decl" id="45subRegIdx" title='subRegIdx' data-type='const unsigned int *' data-ref="45subRegIdx">subRegIdx</dfn> = <b>nullptr</b>;</td></tr>
<tr><th id="312">312</th><td>  <em>bool</em> <dfn class="local col6 decl" id="46ExtraG0" title='ExtraG0' data-type='bool' data-ref="46ExtraG0">ExtraG0</dfn> = <b>false</b>;</td></tr>
<tr><th id="313">313</th><td></td></tr>
<tr><th id="314">314</th><td>  <em>const</em> <em>unsigned</em> <dfn class="local col7 decl" id="47DW_SubRegsIdx" title='DW_SubRegsIdx' data-type='const unsigned int []' data-ref="47DW_SubRegsIdx">DW_SubRegsIdx</dfn>[]  = { <span class='error' title="use of undeclared identifier &apos;SP&apos;">SP</span>::sub_even, <span class='error' title="use of undeclared identifier &apos;SP&apos;">SP</span>::sub_odd };</td></tr>
<tr><th id="315">315</th><td>  <em>const</em> <em>unsigned</em> <dfn class="local col8 decl" id="48DFP_FP_SubRegsIdx" title='DFP_FP_SubRegsIdx' data-type='const unsigned int []' data-ref="48DFP_FP_SubRegsIdx">DFP_FP_SubRegsIdx</dfn>[]  = { <span class='error' title="use of undeclared identifier &apos;SP&apos;">SP</span>::sub_even, <span class='error' title="use of undeclared identifier &apos;SP&apos;">SP</span>::sub_odd };</td></tr>
<tr><th id="316">316</th><td>  <em>const</em> <em>unsigned</em> <dfn class="local col9 decl" id="49QFP_DFP_SubRegsIdx" title='QFP_DFP_SubRegsIdx' data-type='const unsigned int []' data-ref="49QFP_DFP_SubRegsIdx">QFP_DFP_SubRegsIdx</dfn>[] = { <span class='error' title="use of undeclared identifier &apos;SP&apos;">SP</span>::sub_even64, <span class='error' title="use of undeclared identifier &apos;SP&apos;">SP</span>::sub_odd64 };</td></tr>
<tr><th id="317">317</th><td>  <em>const</em> <em>unsigned</em> <dfn class="local col0 decl" id="50QFP_FP_SubRegsIdx" title='QFP_FP_SubRegsIdx' data-type='const unsigned int []' data-ref="50QFP_FP_SubRegsIdx">QFP_FP_SubRegsIdx</dfn>[]  = { <span class='error' title="use of undeclared identifier &apos;SP&apos;">SP</span>::sub_even, <span class='error' title="use of undeclared identifier &apos;SP&apos;">SP</span>::sub_odd,</td></tr>
<tr><th id="318">318</th><td>                                          <span class='error' title="use of undeclared identifier &apos;SP&apos;">SP</span>::sub_odd64_then_sub_even,</td></tr>
<tr><th id="319">319</th><td>                                          <span class='error' title="use of undeclared identifier &apos;SP&apos;">SP</span>::sub_odd64_then_sub_odd };</td></tr>
<tr><th id="320">320</th><td></td></tr>
<tr><th id="321">321</th><td>  <b>if</b> (<span class='error' title="use of undeclared identifier &apos;SP&apos;">SP</span>::IntRegsRegClass.contains(DestReg, SrcReg))</td></tr>
<tr><th id="322">322</th><td>    BuildMI(MBB, I, DL, get(<span class='error' title="use of undeclared identifier &apos;SP&apos;">SP</span>::ORrr), DestReg).addReg(<span class='error' title="use of undeclared identifier &apos;SP&apos;">SP</span>::G0)</td></tr>
<tr><th id="323">323</th><td>      .addReg(SrcReg, getKillRegState(KillSrc));</td></tr>
<tr><th id="324">324</th><td>  <b>else</b> <b>if</b> (<span class='error' title="use of undeclared identifier &apos;SP&apos;">SP</span>::IntPairRegClass.contains(DestReg, SrcReg)) {</td></tr>
<tr><th id="325">325</th><td>    <a class="local col5 ref" href="#45subRegIdx" title='subRegIdx' data-ref="45subRegIdx">subRegIdx</a>  = <a class="local col7 ref" href="#47DW_SubRegsIdx" title='DW_SubRegsIdx' data-ref="47DW_SubRegsIdx">DW_SubRegsIdx</a>;</td></tr>
<tr><th id="326">326</th><td>    <a class="local col3 ref" href="#43numSubRegs" title='numSubRegs' data-ref="43numSubRegs">numSubRegs</a> = <var>2</var>;</td></tr>
<tr><th id="327">327</th><td>    movOpc     = <span class='error' title="use of undeclared identifier &apos;SP&apos;">SP</span>::ORrr;</td></tr>
<tr><th id="328">328</th><td>    <a class="local col6 ref" href="#46ExtraG0" title='ExtraG0' data-ref="46ExtraG0">ExtraG0</a> = <b>true</b>;</td></tr>
<tr><th id="329">329</th><td>  } <b>else</b> <b>if</b> (<span class='error' title="use of undeclared identifier &apos;SP&apos;">SP</span>::FPRegsRegClass.contains(DestReg, SrcReg))</td></tr>
<tr><th id="330">330</th><td>    BuildMI(MBB, I, DL, get(<span class='error' title="use of undeclared identifier &apos;SP&apos;">SP</span>::FMOVS), DestReg)</td></tr>
<tr><th id="331">331</th><td>      .addReg(SrcReg, getKillRegState(KillSrc));</td></tr>
<tr><th id="332">332</th><td>  <b>else</b> <b>if</b> (<span class='error' title="use of undeclared identifier &apos;SP&apos;">SP</span>::DFPRegsRegClass.contains(DestReg, SrcReg)) {</td></tr>
<tr><th id="333">333</th><td>    <b>if</b> (<a class="member" href="SparcInstrInfo.h.html#llvm::SparcInstrInfo::Subtarget" title='llvm::SparcInstrInfo::Subtarget' data-ref="llvm::SparcInstrInfo::Subtarget">Subtarget</a>.<a class="ref" href="SparcSubtarget.h.html#_ZNK4llvm14SparcSubtarget4isV9Ev" title='llvm::SparcSubtarget::isV9' data-ref="_ZNK4llvm14SparcSubtarget4isV9Ev">isV9</a>()) {</td></tr>
<tr><th id="334">334</th><td>      BuildMI(MBB, I, DL, get(<span class='error' title="use of undeclared identifier &apos;SP&apos;">SP</span>::FMOVD), DestReg)</td></tr>
<tr><th id="335">335</th><td>        .addReg(SrcReg, getKillRegState(KillSrc));</td></tr>
<tr><th id="336">336</th><td>    } <b>else</b> {</td></tr>
<tr><th id="337">337</th><td>      <i>// Use two FMOVS instructions.</i></td></tr>
<tr><th id="338">338</th><td>      <a class="local col5 ref" href="#45subRegIdx" title='subRegIdx' data-ref="45subRegIdx">subRegIdx</a>  = <a class="local col8 ref" href="#48DFP_FP_SubRegsIdx" title='DFP_FP_SubRegsIdx' data-ref="48DFP_FP_SubRegsIdx">DFP_FP_SubRegsIdx</a>;</td></tr>
<tr><th id="339">339</th><td>      <a class="local col3 ref" href="#43numSubRegs" title='numSubRegs' data-ref="43numSubRegs">numSubRegs</a> = <var>2</var>;</td></tr>
<tr><th id="340">340</th><td>      movOpc     = <span class='error' title="use of undeclared identifier &apos;SP&apos;">SP</span>::FMOVS;</td></tr>
<tr><th id="341">341</th><td>    }</td></tr>
<tr><th id="342">342</th><td>  } <b>else</b> <b>if</b> (<span class='error' title="use of undeclared identifier &apos;SP&apos;">SP</span>::QFPRegsRegClass.contains(DestReg, SrcReg)) {</td></tr>
<tr><th id="343">343</th><td>    <b>if</b> (<a class="member" href="SparcInstrInfo.h.html#llvm::SparcInstrInfo::Subtarget" title='llvm::SparcInstrInfo::Subtarget' data-ref="llvm::SparcInstrInfo::Subtarget">Subtarget</a>.<a class="ref" href="SparcSubtarget.h.html#_ZNK4llvm14SparcSubtarget4isV9Ev" title='llvm::SparcSubtarget::isV9' data-ref="_ZNK4llvm14SparcSubtarget4isV9Ev">isV9</a>()) {</td></tr>
<tr><th id="344">344</th><td>      <b>if</b> (<a class="member" href="SparcInstrInfo.h.html#llvm::SparcInstrInfo::Subtarget" title='llvm::SparcInstrInfo::Subtarget' data-ref="llvm::SparcInstrInfo::Subtarget">Subtarget</a>.<a class="ref" href="SparcSubtarget.h.html#_ZNK4llvm14SparcSubtarget11hasHardQuadEv" title='llvm::SparcSubtarget::hasHardQuad' data-ref="_ZNK4llvm14SparcSubtarget11hasHardQuadEv">hasHardQuad</a>()) {</td></tr>
<tr><th id="345">345</th><td>        BuildMI(MBB, I, DL, get(<span class='error' title="use of undeclared identifier &apos;SP&apos;">SP</span>::FMOVQ), DestReg)</td></tr>
<tr><th id="346">346</th><td>          .addReg(SrcReg, getKillRegState(KillSrc));</td></tr>
<tr><th id="347">347</th><td>      } <b>else</b> {</td></tr>
<tr><th id="348">348</th><td>        <i>// Use two FMOVD instructions.</i></td></tr>
<tr><th id="349">349</th><td>        <a class="local col5 ref" href="#45subRegIdx" title='subRegIdx' data-ref="45subRegIdx">subRegIdx</a>  = <a class="local col9 ref" href="#49QFP_DFP_SubRegsIdx" title='QFP_DFP_SubRegsIdx' data-ref="49QFP_DFP_SubRegsIdx">QFP_DFP_SubRegsIdx</a>;</td></tr>
<tr><th id="350">350</th><td>        <a class="local col3 ref" href="#43numSubRegs" title='numSubRegs' data-ref="43numSubRegs">numSubRegs</a> = <var>2</var>;</td></tr>
<tr><th id="351">351</th><td>        movOpc     = <span class='error' title="use of undeclared identifier &apos;SP&apos;">SP</span>::FMOVD;</td></tr>
<tr><th id="352">352</th><td>      }</td></tr>
<tr><th id="353">353</th><td>    } <b>else</b> {</td></tr>
<tr><th id="354">354</th><td>      <i>// Use four FMOVS instructions.</i></td></tr>
<tr><th id="355">355</th><td>      <a class="local col5 ref" href="#45subRegIdx" title='subRegIdx' data-ref="45subRegIdx">subRegIdx</a>  = <a class="local col0 ref" href="#50QFP_FP_SubRegsIdx" title='QFP_FP_SubRegsIdx' data-ref="50QFP_FP_SubRegsIdx">QFP_FP_SubRegsIdx</a>;</td></tr>
<tr><th id="356">356</th><td>      <a class="local col3 ref" href="#43numSubRegs" title='numSubRegs' data-ref="43numSubRegs">numSubRegs</a> = <var>4</var>;</td></tr>
<tr><th id="357">357</th><td>      movOpc     = <span class='error' title="use of undeclared identifier &apos;SP&apos;">SP</span>::FMOVS;</td></tr>
<tr><th id="358">358</th><td>    }</td></tr>
<tr><th id="359">359</th><td>  } <b>else</b> <b>if</b> (<span class='error' title="use of undeclared identifier &apos;SP&apos;">SP</span>::ASRRegsRegClass.contains(DestReg) &amp;&amp;</td></tr>
<tr><th id="360">360</th><td>             <span class='error' title="use of undeclared identifier &apos;SP&apos;">SP</span>::IntRegsRegClass.contains(SrcReg)) {</td></tr>
<tr><th id="361">361</th><td>    BuildMI(MBB, I, DL, get(<span class='error' title="use of undeclared identifier &apos;SP&apos;">SP</span>::WRASRrr), DestReg)</td></tr>
<tr><th id="362">362</th><td>        .addReg(<span class='error' title="use of undeclared identifier &apos;SP&apos;">SP</span>::G0)</td></tr>
<tr><th id="363">363</th><td>        .addReg(SrcReg, getKillRegState(KillSrc));</td></tr>
<tr><th id="364">364</th><td>  } <b>else</b> <b>if</b> (<span class='error' title="use of undeclared identifier &apos;SP&apos;">SP</span>::IntRegsRegClass.contains(DestReg) &amp;&amp;</td></tr>
<tr><th id="365">365</th><td>             <span class='error' title="use of undeclared identifier &apos;SP&apos;">SP</span>::ASRRegsRegClass.contains(SrcReg)) {</td></tr>
<tr><th id="366">366</th><td>    BuildMI(MBB, I, DL, get(<span class='error' title="use of undeclared identifier &apos;SP&apos;">SP</span>::RDASR), DestReg)</td></tr>
<tr><th id="367">367</th><td>        .addReg(SrcReg, getKillRegState(KillSrc));</td></tr>
<tr><th id="368">368</th><td>  } <b>else</b></td></tr>
<tr><th id="369">369</th><td>    <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(&quot;Impossible reg-to-reg copy&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Sparc/SparcInstrInfo.cpp&quot;, 369)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Impossible reg-to-reg copy"</q>);</td></tr>
<tr><th id="370">370</th><td></td></tr>
<tr><th id="371">371</th><td>  <b>if</b> (<a class="local col3 ref" href="#43numSubRegs" title='numSubRegs' data-ref="43numSubRegs">numSubRegs</a> == <var>0</var> || <a class="local col5 ref" href="#45subRegIdx" title='subRegIdx' data-ref="45subRegIdx">subRegIdx</a> == <b>nullptr</b> || <a class="local col4 ref" href="#44movOpc" title='movOpc' data-ref="44movOpc">movOpc</a> == <var>0</var>)</td></tr>
<tr><th id="372">372</th><td>    <b>return</b>;</td></tr>
<tr><th id="373">373</th><td></td></tr>
<tr><th id="374">374</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a> *<span class='error' title="cannot initialize a variable of type &apos;const llvm::TargetRegisterInfo *&apos; with an rvalue of type &apos;const llvm::SparcRegisterInfo *&apos;"><dfn class="local col1 decl" id="51TRI" title='TRI' data-type='const llvm::TargetRegisterInfo *' data-ref="51TRI">TRI</dfn></span> = &amp;getRegisterInfo();</td></tr>
<tr><th id="375">375</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col2 decl" id="52MovMI" title='MovMI' data-type='llvm::MachineInstr *' data-ref="52MovMI">MovMI</dfn> = <b>nullptr</b>;</td></tr>
<tr><th id="376">376</th><td></td></tr>
<tr><th id="377">377</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col3 decl" id="53i" title='i' data-type='unsigned int' data-ref="53i">i</dfn> = <var>0</var>; <a class="local col3 ref" href="#53i" title='i' data-ref="53i">i</a> != <a class="local col3 ref" href="#43numSubRegs" title='numSubRegs' data-ref="43numSubRegs">numSubRegs</a>; ++<a class="local col3 ref" href="#53i" title='i' data-ref="53i">i</a>) {</td></tr>
<tr><th id="378">378</th><td>    <em>unsigned</em> <dfn class="local col4 decl" id="54Dst" title='Dst' data-type='unsigned int' data-ref="54Dst">Dst</dfn> = TRI-&gt;getSubReg(DestReg, subRegIdx[i]);</td></tr>
<tr><th id="379">379</th><td>    <em>unsigned</em> <dfn class="local col5 decl" id="55Src" title='Src' data-type='unsigned int' data-ref="55Src">Src</dfn> = TRI-&gt;getSubReg(SrcReg,  subRegIdx[i]);</td></tr>
<tr><th id="380">380</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (Dst &amp;&amp; Src &amp;&amp; &quot;Bad sub-register&quot;) ? void (0) : __assert_fail (&quot;Dst &amp;&amp; Src &amp;&amp; \&quot;Bad sub-register\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Sparc/SparcInstrInfo.cpp&quot;, 380, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col4 ref" href="#54Dst" title='Dst' data-ref="54Dst">Dst</a> &amp;&amp; <a class="local col5 ref" href="#55Src" title='Src' data-ref="55Src">Src</a> &amp;&amp; <q>"Bad sub-register"</q>);</td></tr>
<tr><th id="381">381</th><td></td></tr>
<tr><th id="382">382</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="local col6 decl" id="56MIB" title='MIB' data-type='llvm::MachineInstrBuilder' data-ref="56MIB">MIB</dfn> = BuildMI(MBB, I, DL, <span class='error' title="use of undeclared identifier &apos;get&apos;">get</span>(movOpc), Dst);</td></tr>
<tr><th id="383">383</th><td>    <b>if</b> (ExtraG0)</td></tr>
<tr><th id="384">384</th><td>      MIB.addReg(<span class='error' title="use of undeclared identifier &apos;SP&apos;">SP</span>::G0);</td></tr>
<tr><th id="385">385</th><td>    <a class="local col6 ref" href="#56MIB" title='MIB' data-ref="56MIB">MIB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegEjjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegEjjj">addReg</a>(<a class="local col5 ref" href="#55Src" title='Src' data-ref="55Src">Src</a>);</td></tr>
<tr><th id="386">386</th><td>    <a class="local col2 ref" href="#52MovMI" title='MovMI' data-ref="52MovMI">MovMI</a> = <a class="local col6 ref" href="#56MIB" title='MIB' data-ref="56MIB">MIB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder8getInstrEv" title='llvm::MachineInstrBuilder::getInstr' data-ref="_ZNK4llvm19MachineInstrBuilder8getInstrEv">getInstr</a>();</td></tr>
<tr><th id="387">387</th><td>  }</td></tr>
<tr><th id="388">388</th><td>  <i>// Add implicit super-register defs and kills to the last MovMI.</i></td></tr>
<tr><th id="389">389</th><td>  MovMI-&gt;addRegisterDefined(DestReg, TRI);</td></tr>
<tr><th id="390">390</th><td>  <b>if</b> (KillSrc)</td></tr>
<tr><th id="391">391</th><td>    MovMI-&gt;addRegisterKilled(SrcReg, TRI);</td></tr>
<tr><th id="392">392</th><td>}</td></tr>
<tr><th id="393">393</th><td></td></tr>
<tr><th id="394">394</th><td><em>void</em> <a class="type" href="SparcInstrInfo.h.html#llvm::SparcInstrInfo" title='llvm::SparcInstrInfo' data-ref="llvm::SparcInstrInfo">SparcInstrInfo</a>::</td></tr>
<tr><th id="395">395</th><td><dfn class="decl def" id="_ZNK4llvm14SparcInstrInfo19storeRegToStackSlotERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEjbiPKNS_19TargetRegiste7847989" title='llvm::SparcInstrInfo::storeRegToStackSlot' data-ref="_ZNK4llvm14SparcInstrInfo19storeRegToStackSlotERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEjbiPKNS_19TargetRegiste7847989">storeRegToStackSlot</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col7 decl" id="57MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="57MBB">MBB</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col8 decl" id="58I" title='I' data-type='MachineBasicBlock::iterator' data-ref="58I">I</dfn>,</td></tr>
<tr><th id="396">396</th><td>                    <em>unsigned</em> <dfn class="local col9 decl" id="59SrcReg" title='SrcReg' data-type='unsigned int' data-ref="59SrcReg">SrcReg</dfn>, <em>bool</em> <dfn class="local col0 decl" id="60isKill" title='isKill' data-type='bool' data-ref="60isKill">isKill</dfn>, <em>int</em> <dfn class="local col1 decl" id="61FI" title='FI' data-type='int' data-ref="61FI">FI</dfn>,</td></tr>
<tr><th id="397">397</th><td>                    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col2 decl" id="62RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="62RC">RC</dfn>,</td></tr>
<tr><th id="398">398</th><td>                    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a> *<dfn class="local col3 decl" id="63TRI" title='TRI' data-type='const llvm::TargetRegisterInfo *' data-ref="63TRI">TRI</dfn>) <em>const</em> {</td></tr>
<tr><th id="399">399</th><td>  <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc">DebugLoc</a> <a class="ref fake" href="../../../include/llvm/IR/DebugLoc.h.html#_ZN4llvm8DebugLocC1Ev" title='llvm::DebugLoc::DebugLoc' data-ref="_ZN4llvm8DebugLocC1Ev"></a><dfn class="local col4 decl" id="64DL" title='DL' data-type='llvm::DebugLoc' data-ref="64DL">DL</dfn>;</td></tr>
<tr><th id="400">400</th><td>  <b>if</b> (<a class="local col8 ref" href="#58I" title='I' data-ref="58I">I</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">!=</a> <a class="local col7 ref" href="#57MBB" title='MBB' data-ref="57MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock3endEv" title='llvm::MachineBasicBlock::end' data-ref="_ZN4llvm17MachineBasicBlock3endEv">end</a>()) <a class="local col4 ref" href="#64DL" title='DL' data-ref="64DL">DL</a> <a class="ref" href="../../../include/llvm/IR/DebugLoc.h.html#33" title='llvm::DebugLoc::operator=' data-ref="_ZN4llvm8DebugLocaSERKS0_">=</a> <a class="local col8 ref" href="#58I" title='I' data-ref="58I">I</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>();</td></tr>
<tr><th id="401">401</th><td></td></tr>
<tr><th id="402">402</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> *<dfn class="local col5 decl" id="65MF" title='MF' data-type='llvm::MachineFunction *' data-ref="65MF">MF</dfn> = <a class="local col7 ref" href="#57MBB" title='MBB' data-ref="57MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>();</td></tr>
<tr><th id="403">403</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#llvm::MachineFrameInfo" title='llvm::MachineFrameInfo' data-ref="llvm::MachineFrameInfo">MachineFrameInfo</a> &amp;<dfn class="local col6 decl" id="66MFI" title='MFI' data-type='const llvm::MachineFrameInfo &amp;' data-ref="66MFI">MFI</dfn> = <a class="local col5 ref" href="#65MF" title='MF' data-ref="65MF">MF</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction12getFrameInfoEv" title='llvm::MachineFunction::getFrameInfo' data-ref="_ZN4llvm15MachineFunction12getFrameInfoEv">getFrameInfo</a>();</td></tr>
<tr><th id="404">404</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand" title='llvm::MachineMemOperand' data-ref="llvm::MachineMemOperand">MachineMemOperand</a> *<dfn class="local col7 decl" id="67MMO" title='MMO' data-type='llvm::MachineMemOperand *' data-ref="67MMO">MMO</dfn> = <a class="local col5 ref" href="#65MF" title='MF' data-ref="65MF">MF</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction20getMachineMemOperandENS_18MachinePointerInfoENS_17MachineMemOperand5FlagsEmjRKNS_9AAMDNodesEPKNS_6MDNodeEhNS_14AtomicOrderingESA_" title='llvm::MachineFunction::getMachineMemOperand' data-ref="_ZN4llvm15MachineFunction20getMachineMemOperandENS_18MachinePointerInfoENS_17MachineMemOperand5FlagsEmjRKNS_9AAMDNodesEPKNS_6MDNodeEhNS_14AtomicOrderingESA_">getMachineMemOperand</a>(</td></tr>
<tr><th id="405">405</th><td>      <a class="type" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachinePointerInfo" title='llvm::MachinePointerInfo' data-ref="llvm::MachinePointerInfo">MachinePointerInfo</a>::<a class="ref" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#_ZN4llvm18MachinePointerInfo13getFixedStackERNS_15MachineFunctionEil" title='llvm::MachinePointerInfo::getFixedStack' data-ref="_ZN4llvm18MachinePointerInfo13getFixedStackERNS_15MachineFunctionEil">getFixedStack</a>(<span class='refarg'>*<a class="local col5 ref" href="#65MF" title='MF' data-ref="65MF">MF</a></span>, <a class="local col1 ref" href="#61FI" title='FI' data-ref="61FI">FI</a>), <a class="type" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand" title='llvm::MachineMemOperand' data-ref="llvm::MachineMemOperand">MachineMemOperand</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand::Flags::MOStore" title='llvm::MachineMemOperand::Flags::MOStore' data-ref="llvm::MachineMemOperand::Flags::MOStore">MOStore</a>,</td></tr>
<tr><th id="406">406</th><td>      <a class="local col6 ref" href="#66MFI" title='MFI' data-ref="66MFI">MFI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#_ZNK4llvm16MachineFrameInfo13getObjectSizeEi" title='llvm::MachineFrameInfo::getObjectSize' data-ref="_ZNK4llvm16MachineFrameInfo13getObjectSizeEi">getObjectSize</a>(<a class="local col1 ref" href="#61FI" title='FI' data-ref="61FI">FI</a>), <a class="local col6 ref" href="#66MFI" title='MFI' data-ref="66MFI">MFI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#_ZNK4llvm16MachineFrameInfo18getObjectAlignmentEi" title='llvm::MachineFrameInfo::getObjectAlignment' data-ref="_ZNK4llvm16MachineFrameInfo18getObjectAlignmentEi">getObjectAlignment</a>(<a class="local col1 ref" href="#61FI" title='FI' data-ref="61FI">FI</a>));</td></tr>
<tr><th id="407">407</th><td></td></tr>
<tr><th id="408">408</th><td>  <i>// On the order of operands here: think "[FrameIdx + 0] = SrcReg".</i></td></tr>
<tr><th id="409">409</th><td>  <b>if</b> (RC == &amp;<span class='error' title="use of undeclared identifier &apos;SP&apos;">SP</span>::I64RegsRegClass)</td></tr>
<tr><th id="410">410</th><td>    BuildMI(MBB, I, DL, get(<span class='error' title="use of undeclared identifier &apos;SP&apos;">SP</span>::STXri)).addFrameIndex(FI).addImm(<var>0</var>)</td></tr>
<tr><th id="411">411</th><td>      .addReg(SrcReg, getKillRegState(isKill)).addMemOperand(MMO);</td></tr>
<tr><th id="412">412</th><td>  <b>else</b> <b>if</b> (RC == &amp;<span class='error' title="use of undeclared identifier &apos;SP&apos;">SP</span>::IntRegsRegClass)</td></tr>
<tr><th id="413">413</th><td>    BuildMI(MBB, I, DL, get(<span class='error' title="use of undeclared identifier &apos;SP&apos;">SP</span>::STri)).addFrameIndex(FI).addImm(<var>0</var>)</td></tr>
<tr><th id="414">414</th><td>      .addReg(SrcReg, getKillRegState(isKill)).addMemOperand(MMO);</td></tr>
<tr><th id="415">415</th><td>  <b>else</b> <b>if</b> (RC == &amp;<span class='error' title="use of undeclared identifier &apos;SP&apos;">SP</span>::IntPairRegClass)</td></tr>
<tr><th id="416">416</th><td>    BuildMI(MBB, I, DL, get(<span class='error' title="use of undeclared identifier &apos;SP&apos;">SP</span>::STDri)).addFrameIndex(FI).addImm(<var>0</var>)</td></tr>
<tr><th id="417">417</th><td>      .addReg(SrcReg, getKillRegState(isKill)).addMemOperand(MMO);</td></tr>
<tr><th id="418">418</th><td>  <b>else</b> <b>if</b> (RC == &amp;<span class='error' title="use of undeclared identifier &apos;SP&apos;">SP</span>::FPRegsRegClass)</td></tr>
<tr><th id="419">419</th><td>    BuildMI(MBB, I, DL, get(<span class='error' title="use of undeclared identifier &apos;SP&apos;">SP</span>::STFri)).addFrameIndex(FI).addImm(<var>0</var>)</td></tr>
<tr><th id="420">420</th><td>      .addReg(SrcReg,  getKillRegState(isKill)).addMemOperand(MMO);</td></tr>
<tr><th id="421">421</th><td>  <b>else</b> <b>if</b> (<span class='error' title="use of undeclared identifier &apos;SP&apos;">SP</span>::DFPRegsRegClass.hasSubClassEq(RC))</td></tr>
<tr><th id="422">422</th><td>    BuildMI(MBB, I, DL, get(<span class='error' title="use of undeclared identifier &apos;SP&apos;">SP</span>::STDFri)).addFrameIndex(FI).addImm(<var>0</var>)</td></tr>
<tr><th id="423">423</th><td>      .addReg(SrcReg,  getKillRegState(isKill)).addMemOperand(MMO);</td></tr>
<tr><th id="424">424</th><td>  <b>else</b> <b>if</b> (<span class='error' title="use of undeclared identifier &apos;SP&apos;">SP</span>::QFPRegsRegClass.hasSubClassEq(RC))</td></tr>
<tr><th id="425">425</th><td>    <i>// Use STQFri irrespective of its legality. If STQ is not legal, it will be</i></td></tr>
<tr><th id="426">426</th><td><i>    // lowered into two STDs in eliminateFrameIndex.</i></td></tr>
<tr><th id="427">427</th><td>    BuildMI(MBB, I, DL, get(<span class='error' title="use of undeclared identifier &apos;SP&apos;">SP</span>::STQFri)).addFrameIndex(FI).addImm(<var>0</var>)</td></tr>
<tr><th id="428">428</th><td>      .addReg(SrcReg,  getKillRegState(isKill)).addMemOperand(MMO);</td></tr>
<tr><th id="429">429</th><td>  <b>else</b></td></tr>
<tr><th id="430">430</th><td>    <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(&quot;Can&apos;t store this register to stack slot&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Sparc/SparcInstrInfo.cpp&quot;, 430)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Can't store this register to stack slot"</q>);</td></tr>
<tr><th id="431">431</th><td>}</td></tr>
<tr><th id="432">432</th><td></td></tr>
<tr><th id="433">433</th><td><em>void</em> <a class="type" href="SparcInstrInfo.h.html#llvm::SparcInstrInfo" title='llvm::SparcInstrInfo' data-ref="llvm::SparcInstrInfo">SparcInstrInfo</a>::</td></tr>
<tr><th id="434">434</th><td><dfn class="decl def" id="_ZNK4llvm14SparcInstrInfo20loadRegFromStackSlotERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEjiPKNS_19TargetRegiste6061140" title='llvm::SparcInstrInfo::loadRegFromStackSlot' data-ref="_ZNK4llvm14SparcInstrInfo20loadRegFromStackSlotERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEjiPKNS_19TargetRegiste6061140">loadRegFromStackSlot</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col8 decl" id="68MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="68MBB">MBB</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col9 decl" id="69I" title='I' data-type='MachineBasicBlock::iterator' data-ref="69I">I</dfn>,</td></tr>
<tr><th id="435">435</th><td>                     <em>unsigned</em> <dfn class="local col0 decl" id="70DestReg" title='DestReg' data-type='unsigned int' data-ref="70DestReg">DestReg</dfn>, <em>int</em> <dfn class="local col1 decl" id="71FI" title='FI' data-type='int' data-ref="71FI">FI</dfn>,</td></tr>
<tr><th id="436">436</th><td>                     <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col2 decl" id="72RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="72RC">RC</dfn>,</td></tr>
<tr><th id="437">437</th><td>                     <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a> *<dfn class="local col3 decl" id="73TRI" title='TRI' data-type='const llvm::TargetRegisterInfo *' data-ref="73TRI">TRI</dfn>) <em>const</em> {</td></tr>
<tr><th id="438">438</th><td>  <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc">DebugLoc</a> <a class="ref fake" href="../../../include/llvm/IR/DebugLoc.h.html#_ZN4llvm8DebugLocC1Ev" title='llvm::DebugLoc::DebugLoc' data-ref="_ZN4llvm8DebugLocC1Ev"></a><dfn class="local col4 decl" id="74DL" title='DL' data-type='llvm::DebugLoc' data-ref="74DL">DL</dfn>;</td></tr>
<tr><th id="439">439</th><td>  <b>if</b> (<a class="local col9 ref" href="#69I" title='I' data-ref="69I">I</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">!=</a> <a class="local col8 ref" href="#68MBB" title='MBB' data-ref="68MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock3endEv" title='llvm::MachineBasicBlock::end' data-ref="_ZN4llvm17MachineBasicBlock3endEv">end</a>()) <a class="local col4 ref" href="#74DL" title='DL' data-ref="74DL">DL</a> <a class="ref" href="../../../include/llvm/IR/DebugLoc.h.html#33" title='llvm::DebugLoc::operator=' data-ref="_ZN4llvm8DebugLocaSERKS0_">=</a> <a class="local col9 ref" href="#69I" title='I' data-ref="69I">I</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>();</td></tr>
<tr><th id="440">440</th><td></td></tr>
<tr><th id="441">441</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> *<dfn class="local col5 decl" id="75MF" title='MF' data-type='llvm::MachineFunction *' data-ref="75MF">MF</dfn> = <a class="local col8 ref" href="#68MBB" title='MBB' data-ref="68MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>();</td></tr>
<tr><th id="442">442</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#llvm::MachineFrameInfo" title='llvm::MachineFrameInfo' data-ref="llvm::MachineFrameInfo">MachineFrameInfo</a> &amp;<dfn class="local col6 decl" id="76MFI" title='MFI' data-type='const llvm::MachineFrameInfo &amp;' data-ref="76MFI">MFI</dfn> = <a class="local col5 ref" href="#75MF" title='MF' data-ref="75MF">MF</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction12getFrameInfoEv" title='llvm::MachineFunction::getFrameInfo' data-ref="_ZN4llvm15MachineFunction12getFrameInfoEv">getFrameInfo</a>();</td></tr>
<tr><th id="443">443</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand" title='llvm::MachineMemOperand' data-ref="llvm::MachineMemOperand">MachineMemOperand</a> *<dfn class="local col7 decl" id="77MMO" title='MMO' data-type='llvm::MachineMemOperand *' data-ref="77MMO">MMO</dfn> = <a class="local col5 ref" href="#75MF" title='MF' data-ref="75MF">MF</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction20getMachineMemOperandENS_18MachinePointerInfoENS_17MachineMemOperand5FlagsEmjRKNS_9AAMDNodesEPKNS_6MDNodeEhNS_14AtomicOrderingESA_" title='llvm::MachineFunction::getMachineMemOperand' data-ref="_ZN4llvm15MachineFunction20getMachineMemOperandENS_18MachinePointerInfoENS_17MachineMemOperand5FlagsEmjRKNS_9AAMDNodesEPKNS_6MDNodeEhNS_14AtomicOrderingESA_">getMachineMemOperand</a>(</td></tr>
<tr><th id="444">444</th><td>      <a class="type" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachinePointerInfo" title='llvm::MachinePointerInfo' data-ref="llvm::MachinePointerInfo">MachinePointerInfo</a>::<a class="ref" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#_ZN4llvm18MachinePointerInfo13getFixedStackERNS_15MachineFunctionEil" title='llvm::MachinePointerInfo::getFixedStack' data-ref="_ZN4llvm18MachinePointerInfo13getFixedStackERNS_15MachineFunctionEil">getFixedStack</a>(<span class='refarg'>*<a class="local col5 ref" href="#75MF" title='MF' data-ref="75MF">MF</a></span>, <a class="local col1 ref" href="#71FI" title='FI' data-ref="71FI">FI</a>), <a class="type" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand" title='llvm::MachineMemOperand' data-ref="llvm::MachineMemOperand">MachineMemOperand</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand::Flags::MOLoad" title='llvm::MachineMemOperand::Flags::MOLoad' data-ref="llvm::MachineMemOperand::Flags::MOLoad">MOLoad</a>,</td></tr>
<tr><th id="445">445</th><td>      <a class="local col6 ref" href="#76MFI" title='MFI' data-ref="76MFI">MFI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#_ZNK4llvm16MachineFrameInfo13getObjectSizeEi" title='llvm::MachineFrameInfo::getObjectSize' data-ref="_ZNK4llvm16MachineFrameInfo13getObjectSizeEi">getObjectSize</a>(<a class="local col1 ref" href="#71FI" title='FI' data-ref="71FI">FI</a>), <a class="local col6 ref" href="#76MFI" title='MFI' data-ref="76MFI">MFI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#_ZNK4llvm16MachineFrameInfo18getObjectAlignmentEi" title='llvm::MachineFrameInfo::getObjectAlignment' data-ref="_ZNK4llvm16MachineFrameInfo18getObjectAlignmentEi">getObjectAlignment</a>(<a class="local col1 ref" href="#71FI" title='FI' data-ref="71FI">FI</a>));</td></tr>
<tr><th id="446">446</th><td></td></tr>
<tr><th id="447">447</th><td>  <b>if</b> (RC == &amp;<span class='error' title="use of undeclared identifier &apos;SP&apos;">SP</span>::I64RegsRegClass)</td></tr>
<tr><th id="448">448</th><td>    BuildMI(MBB, I, DL, get(<span class='error' title="use of undeclared identifier &apos;SP&apos;">SP</span>::LDXri), DestReg).addFrameIndex(FI).addImm(<var>0</var>)</td></tr>
<tr><th id="449">449</th><td>      .addMemOperand(MMO);</td></tr>
<tr><th id="450">450</th><td>  <b>else</b> <b>if</b> (RC == &amp;<span class='error' title="use of undeclared identifier &apos;SP&apos;">SP</span>::IntRegsRegClass)</td></tr>
<tr><th id="451">451</th><td>    BuildMI(MBB, I, DL, get(<span class='error' title="use of undeclared identifier &apos;SP&apos;">SP</span>::LDri), DestReg).addFrameIndex(FI).addImm(<var>0</var>)</td></tr>
<tr><th id="452">452</th><td>      .addMemOperand(MMO);</td></tr>
<tr><th id="453">453</th><td>  <b>else</b> <b>if</b> (RC == &amp;<span class='error' title="use of undeclared identifier &apos;SP&apos;">SP</span>::IntPairRegClass)</td></tr>
<tr><th id="454">454</th><td>    BuildMI(MBB, I, DL, get(<span class='error' title="use of undeclared identifier &apos;SP&apos;">SP</span>::LDDri), DestReg).addFrameIndex(FI).addImm(<var>0</var>)</td></tr>
<tr><th id="455">455</th><td>      .addMemOperand(MMO);</td></tr>
<tr><th id="456">456</th><td>  <b>else</b> <b>if</b> (RC == &amp;<span class='error' title="use of undeclared identifier &apos;SP&apos;">SP</span>::FPRegsRegClass)</td></tr>
<tr><th id="457">457</th><td>    BuildMI(MBB, I, DL, get(<span class='error' title="use of undeclared identifier &apos;SP&apos;">SP</span>::LDFri), DestReg).addFrameIndex(FI).addImm(<var>0</var>)</td></tr>
<tr><th id="458">458</th><td>      .addMemOperand(MMO);</td></tr>
<tr><th id="459">459</th><td>  <b>else</b> <b>if</b> (<span class='error' title="use of undeclared identifier &apos;SP&apos;">SP</span>::DFPRegsRegClass.hasSubClassEq(RC))</td></tr>
<tr><th id="460">460</th><td>    BuildMI(MBB, I, DL, get(<span class='error' title="use of undeclared identifier &apos;SP&apos;">SP</span>::LDDFri), DestReg).addFrameIndex(FI).addImm(<var>0</var>)</td></tr>
<tr><th id="461">461</th><td>      .addMemOperand(MMO);</td></tr>
<tr><th id="462">462</th><td>  <b>else</b> <b>if</b> (<span class='error' title="use of undeclared identifier &apos;SP&apos;">SP</span>::QFPRegsRegClass.hasSubClassEq(RC))</td></tr>
<tr><th id="463">463</th><td>    <i>// Use LDQFri irrespective of its legality. If LDQ is not legal, it will be</i></td></tr>
<tr><th id="464">464</th><td><i>    // lowered into two LDDs in eliminateFrameIndex.</i></td></tr>
<tr><th id="465">465</th><td>    BuildMI(MBB, I, DL, get(<span class='error' title="use of undeclared identifier &apos;SP&apos;">SP</span>::LDQFri), DestReg).addFrameIndex(FI).addImm(<var>0</var>)</td></tr>
<tr><th id="466">466</th><td>      .addMemOperand(MMO);</td></tr>
<tr><th id="467">467</th><td>  <b>else</b></td></tr>
<tr><th id="468">468</th><td>    <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(&quot;Can&apos;t load this register from stack slot&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Sparc/SparcInstrInfo.cpp&quot;, 468)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Can't load this register from stack slot"</q>);</td></tr>
<tr><th id="469">469</th><td>}</td></tr>
<tr><th id="470">470</th><td></td></tr>
<tr><th id="471">471</th><td><em>unsigned</em> <a class="type" href="SparcInstrInfo.h.html#llvm::SparcInstrInfo" title='llvm::SparcInstrInfo' data-ref="llvm::SparcInstrInfo">SparcInstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm14SparcInstrInfo16getGlobalBaseRegEPNS_15MachineFunctionE" title='llvm::SparcInstrInfo::getGlobalBaseReg' data-ref="_ZNK4llvm14SparcInstrInfo16getGlobalBaseRegEPNS_15MachineFunctionE">getGlobalBaseReg</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> *<dfn class="local col8 decl" id="78MF" title='MF' data-type='llvm::MachineFunction *' data-ref="78MF">MF</dfn>) <em>const</em></td></tr>
<tr><th id="472">472</th><td>{</td></tr>
<tr><th id="473">473</th><td>  <a class="type" href="SparcMachineFunctionInfo.h.html#llvm::SparcMachineFunctionInfo" title='llvm::SparcMachineFunctionInfo' data-ref="llvm::SparcMachineFunctionInfo">SparcMachineFunctionInfo</a> *<dfn class="local col9 decl" id="79SparcFI" title='SparcFI' data-type='llvm::SparcMachineFunctionInfo *' data-ref="79SparcFI">SparcFI</dfn> = <a class="local col8 ref" href="#78MF" title='MF' data-ref="78MF">MF</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction7getInfoEv" title='llvm::MachineFunction::getInfo' data-ref="_ZN4llvm15MachineFunction7getInfoEv">getInfo</a>&lt;<a class="type" href="SparcMachineFunctionInfo.h.html#llvm::SparcMachineFunctionInfo" title='llvm::SparcMachineFunctionInfo' data-ref="llvm::SparcMachineFunctionInfo">SparcMachineFunctionInfo</a>&gt;();</td></tr>
<tr><th id="474">474</th><td>  <em>unsigned</em> <dfn class="local col0 decl" id="80GlobalBaseReg" title='GlobalBaseReg' data-type='unsigned int' data-ref="80GlobalBaseReg">GlobalBaseReg</dfn> = <a class="local col9 ref" href="#79SparcFI" title='SparcFI' data-ref="79SparcFI">SparcFI</a>-&gt;<a class="ref" href="SparcMachineFunctionInfo.h.html#_ZNK4llvm24SparcMachineFunctionInfo16getGlobalBaseRegEv" title='llvm::SparcMachineFunctionInfo::getGlobalBaseReg' data-ref="_ZNK4llvm24SparcMachineFunctionInfo16getGlobalBaseRegEv">getGlobalBaseReg</a>();</td></tr>
<tr><th id="475">475</th><td>  <b>if</b> (<a class="local col0 ref" href="#80GlobalBaseReg" title='GlobalBaseReg' data-ref="80GlobalBaseReg">GlobalBaseReg</a> != <var>0</var>)</td></tr>
<tr><th id="476">476</th><td>    <b>return</b> <a class="local col0 ref" href="#80GlobalBaseReg" title='GlobalBaseReg' data-ref="80GlobalBaseReg">GlobalBaseReg</a>;</td></tr>
<tr><th id="477">477</th><td></td></tr>
<tr><th id="478">478</th><td>  <i>// Insert the set of GlobalBaseReg into the first MBB of the function</i></td></tr>
<tr><th id="479">479</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col1 decl" id="81FirstMBB" title='FirstMBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="81FirstMBB">FirstMBB</dfn> = <a class="local col8 ref" href="#78MF" title='MF' data-ref="78MF">MF</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction5frontEv" title='llvm::MachineFunction::front' data-ref="_ZN4llvm15MachineFunction5frontEv">front</a>();</td></tr>
<tr><th id="480">480</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col2 decl" id="82MBBI" title='MBBI' data-type='MachineBasicBlock::iterator' data-ref="82MBBI">MBBI</dfn> = <a class="local col1 ref" href="#81FirstMBB" title='FirstMBB' data-ref="81FirstMBB">FirstMBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock5beginEv" title='llvm::MachineBasicBlock::begin' data-ref="_ZN4llvm17MachineBasicBlock5beginEv">begin</a>();</td></tr>
<tr><th id="481">481</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col3 decl" id="83RegInfo" title='RegInfo' data-type='llvm::MachineRegisterInfo &amp;' data-ref="83RegInfo">RegInfo</dfn> = <a class="local col8 ref" href="#78MF" title='MF' data-ref="78MF">MF</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction10getRegInfoEv" title='llvm::MachineFunction::getRegInfo' data-ref="_ZN4llvm15MachineFunction10getRegInfoEv">getRegInfo</a>();</td></tr>
<tr><th id="482">482</th><td></td></tr>
<tr><th id="483">483</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col4 decl" id="84PtrRC" title='PtrRC' data-type='const llvm::TargetRegisterClass *' data-ref="84PtrRC">PtrRC</dfn> =</td></tr>
<tr><th id="484">484</th><td>    Subtarget.is64Bit() ? &amp;<span class='error' title="use of undeclared identifier &apos;SP&apos;">SP</span>::I64RegsRegClass : &amp;<span class='error' title="use of undeclared identifier &apos;SP&apos;">SP</span>::IntRegsRegClass;</td></tr>
<tr><th id="485">485</th><td>  <a class="local col0 ref" href="#80GlobalBaseReg" title='GlobalBaseReg' data-ref="80GlobalBaseReg">GlobalBaseReg</a> = <a class="local col3 ref" href="#83RegInfo" title='RegInfo' data-ref="83RegInfo">RegInfo</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" title='llvm::MachineRegisterInfo::createVirtualRegister' data-ref="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE">createVirtualRegister</a>(<a class="local col4 ref" href="#84PtrRC" title='PtrRC' data-ref="84PtrRC">PtrRC</a>);</td></tr>
<tr><th id="486">486</th><td></td></tr>
<tr><th id="487">487</th><td>  <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc">DebugLoc</a> <a class="ref fake" href="../../../include/llvm/IR/DebugLoc.h.html#_ZN4llvm8DebugLocC1Ev" title='llvm::DebugLoc::DebugLoc' data-ref="_ZN4llvm8DebugLocC1Ev"></a><dfn class="local col5 decl" id="85dl" title='dl' data-type='llvm::DebugLoc' data-ref="85dl">dl</dfn>;</td></tr>
<tr><th id="488">488</th><td></td></tr>
<tr><th id="489">489</th><td>  BuildMI(FirstMBB, MBBI, dl, get(<span class='error' title="use of undeclared identifier &apos;SP&apos;">SP</span>::GETPCX), GlobalBaseReg);</td></tr>
<tr><th id="490">490</th><td>  <a class="local col9 ref" href="#79SparcFI" title='SparcFI' data-ref="79SparcFI">SparcFI</a>-&gt;<a class="ref" href="SparcMachineFunctionInfo.h.html#_ZN4llvm24SparcMachineFunctionInfo16setGlobalBaseRegEj" title='llvm::SparcMachineFunctionInfo::setGlobalBaseReg' data-ref="_ZN4llvm24SparcMachineFunctionInfo16setGlobalBaseRegEj">setGlobalBaseReg</a>(<a class="local col0 ref" href="#80GlobalBaseReg" title='GlobalBaseReg' data-ref="80GlobalBaseReg">GlobalBaseReg</a>);</td></tr>
<tr><th id="491">491</th><td>  <b>return</b> <a class="local col0 ref" href="#80GlobalBaseReg" title='GlobalBaseReg' data-ref="80GlobalBaseReg">GlobalBaseReg</a>;</td></tr>
<tr><th id="492">492</th><td>}</td></tr>
<tr><th id="493">493</th><td></td></tr>
<tr><th id="494">494</th><td><em>bool</em> <a class="type" href="SparcInstrInfo.h.html#llvm::SparcInstrInfo" title='llvm::SparcInstrInfo' data-ref="llvm::SparcInstrInfo">SparcInstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm14SparcInstrInfo18expandPostRAPseudoERNS_12MachineInstrE" title='llvm::SparcInstrInfo::expandPostRAPseudo' data-ref="_ZNK4llvm14SparcInstrInfo18expandPostRAPseudoERNS_12MachineInstrE">expandPostRAPseudo</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col6 decl" id="86MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="86MI">MI</dfn>) <em>const</em> {</td></tr>
<tr><th id="495">495</th><td>  <b>switch</b> (<a class="local col6 ref" href="#86MI" title='MI' data-ref="86MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>()) {</td></tr>
<tr><th id="496">496</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#128" title='llvm::TargetOpcode::LOAD_STACK_GUARD' data-ref="llvm::TargetOpcode::LOAD_STACK_GUARD">LOAD_STACK_GUARD</a>: {</td></tr>
<tr><th id="497">497</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (Subtarget.isTargetLinux() &amp;&amp; &quot;Only Linux target is expected to contain LOAD_STACK_GUARD&quot;) ? void (0) : __assert_fail (&quot;Subtarget.isTargetLinux() &amp;&amp; \&quot;Only Linux target is expected to contain LOAD_STACK_GUARD\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Sparc/SparcInstrInfo.cpp&quot;, 498, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="member" href="SparcInstrInfo.h.html#llvm::SparcInstrInfo::Subtarget" title='llvm::SparcInstrInfo::Subtarget' data-ref="llvm::SparcInstrInfo::Subtarget">Subtarget</a>.<a class="ref" href="SparcSubtarget.h.html#_ZNK4llvm14SparcSubtarget13isTargetLinuxEv" title='llvm::SparcSubtarget::isTargetLinux' data-ref="_ZNK4llvm14SparcSubtarget13isTargetLinuxEv">isTargetLinux</a>() &amp;&amp;</td></tr>
<tr><th id="498">498</th><td>           <q>"Only Linux target is expected to contain LOAD_STACK_GUARD"</q>);</td></tr>
<tr><th id="499">499</th><td>    <i>// offsetof(tcbhead_t, stack_guard) from sysdeps/sparc/nptl/tls.h in glibc.</i></td></tr>
<tr><th id="500">500</th><td>    <em>const</em> <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t">int64_t</a> <dfn class="local col7 decl" id="87Offset" title='Offset' data-type='const int64_t' data-ref="87Offset">Offset</dfn> = <a class="member" href="SparcInstrInfo.h.html#llvm::SparcInstrInfo::Subtarget" title='llvm::SparcInstrInfo::Subtarget' data-ref="llvm::SparcInstrInfo::Subtarget">Subtarget</a>.<a class="ref" href="SparcSubtarget.h.html#_ZNK4llvm14SparcSubtarget7is64BitEv" title='llvm::SparcSubtarget::is64Bit' data-ref="_ZNK4llvm14SparcSubtarget7is64BitEv">is64Bit</a>() ? <var>0x28</var> : <var>0x14</var>;</td></tr>
<tr><th id="501">501</th><td>    MI.setDesc(get(Subtarget.is64Bit() ? <span class='error' title="use of undeclared identifier &apos;SP&apos;">SP</span>::LDXri : <span class='error' title="use of undeclared identifier &apos;SP&apos;">SP</span>::LDri));</td></tr>
<tr><th id="502">502</th><td>    MachineInstrBuilder(*MI.getParent()-&gt;getParent(), MI)</td></tr>
<tr><th id="503">503</th><td>        .addReg(<span class='error' title="use of undeclared identifier &apos;SP&apos;">SP</span>::G7)</td></tr>
<tr><th id="504">504</th><td>        .addImm(Offset);</td></tr>
<tr><th id="505">505</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="506">506</th><td>  }</td></tr>
<tr><th id="507">507</th><td>  }</td></tr>
<tr><th id="508">508</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="509">509</th><td>}</td></tr>
<tr><th id="510">510</th><td></td></tr>
</table><hr/><p id='footer'>
Generated on <em>2019-Jul-08</em> from project llvm revision <em>2cdaed95cde</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
