
../repos/coreutils/src/shuf:     file format elf32-littlearm


Disassembly of section .init:

00011144 <.init>:
   11144:	push	{r3, lr}
   11148:	bl	114ac <ftello64@plt+0x48>
   1114c:	pop	{r3, pc}

Disassembly of section .plt:

00011150 <fdopen@plt-0x14>:
   11150:	push	{lr}		; (str lr, [sp, #-4]!)
   11154:	ldr	lr, [pc, #4]	; 11160 <fdopen@plt-0x4>
   11158:	add	lr, pc, lr
   1115c:	ldr	pc, [lr, #8]!
   11160:	andeq	r8, r1, r0, lsr #29

00011164 <fdopen@plt>:
   11164:	add	ip, pc, #0, 12
   11168:	add	ip, ip, #24, 20	; 0x18000
   1116c:	ldr	pc, [ip, #3744]!	; 0xea0

00011170 <calloc@plt>:
   11170:	add	ip, pc, #0, 12
   11174:	add	ip, ip, #24, 20	; 0x18000
   11178:	ldr	pc, [ip, #3736]!	; 0xe98

0001117c <fputs_unlocked@plt>:
   1117c:	add	ip, pc, #0, 12
   11180:	add	ip, ip, #24, 20	; 0x18000
   11184:	ldr	pc, [ip, #3728]!	; 0xe90

00011188 <raise@plt>:
   11188:	add	ip, pc, #0, 12
   1118c:	add	ip, ip, #24, 20	; 0x18000
   11190:	ldr	pc, [ip, #3720]!	; 0xe88

00011194 <strcmp@plt>:
   11194:	add	ip, pc, #0, 12
   11198:	add	ip, ip, #24, 20	; 0x18000
   1119c:	ldr	pc, [ip, #3712]!	; 0xe80

000111a0 <posix_fadvise64@plt>:
   111a0:	add	ip, pc, #0, 12
   111a4:	add	ip, ip, #24, 20	; 0x18000
   111a8:	ldr	pc, [ip, #3704]!	; 0xe78

000111ac <fflush@plt>:
   111ac:	add	ip, pc, #0, 12
   111b0:	add	ip, ip, #24, 20	; 0x18000
   111b4:	ldr	pc, [ip, #3696]!	; 0xe70

000111b8 <free@plt>:
   111b8:	add	ip, pc, #0, 12
   111bc:	add	ip, ip, #24, 20	; 0x18000
   111c0:	ldr	pc, [ip, #3688]!	; 0xe68

000111c4 <ferror@plt>:
   111c4:	add	ip, pc, #0, 12
   111c8:	add	ip, ip, #24, 20	; 0x18000
   111cc:	ldr	pc, [ip, #3680]!	; 0xe60

000111d0 <_exit@plt>:
   111d0:	add	ip, pc, #0, 12
   111d4:	add	ip, ip, #24, 20	; 0x18000
   111d8:	ldr	pc, [ip, #3672]!	; 0xe58

000111dc <memcpy@plt>:
   111dc:	add	ip, pc, #0, 12
   111e0:	add	ip, ip, #24, 20	; 0x18000
   111e4:	ldr	pc, [ip, #3664]!	; 0xe50

000111e8 <__strtoull_internal@plt>:
   111e8:	add	ip, pc, #0, 12
   111ec:	add	ip, ip, #24, 20	; 0x18000
   111f0:	ldr	pc, [ip, #3656]!	; 0xe48

000111f4 <mbsinit@plt>:
   111f4:	add	ip, pc, #0, 12
   111f8:	add	ip, ip, #24, 20	; 0x18000
   111fc:	ldr	pc, [ip, #3648]!	; 0xe40

00011200 <fwrite_unlocked@plt>:
   11200:	add	ip, pc, #0, 12
   11204:	add	ip, ip, #24, 20	; 0x18000
   11208:	ldr	pc, [ip, #3640]!	; 0xe38

0001120c <stpcpy@plt>:
   1120c:	add	ip, pc, #0, 12
   11210:	add	ip, ip, #24, 20	; 0x18000
   11214:	ldr	pc, [ip, #3632]!	; 0xe30

00011218 <dcgettext@plt>:
   11218:	add	ip, pc, #0, 12
   1121c:	add	ip, ip, #24, 20	; 0x18000
   11220:	ldr	pc, [ip, #3624]!	; 0xe28

00011224 <dup2@plt>:
   11224:	add	ip, pc, #0, 12
   11228:	add	ip, ip, #24, 20	; 0x18000
   1122c:	ldr	pc, [ip, #3616]!	; 0xe20

00011230 <realloc@plt>:
   11230:	add	ip, pc, #0, 12
   11234:	add	ip, ip, #24, 20	; 0x18000
   11238:	ldr	pc, [ip, #3608]!	; 0xe18

0001123c <textdomain@plt>:
   1123c:	add	ip, pc, #0, 12
   11240:	add	ip, ip, #24, 20	; 0x18000
   11244:	ldr	pc, [ip, #3600]!	; 0xe10

00011248 <rawmemchr@plt>:
   11248:	add	ip, pc, #0, 12
   1124c:	add	ip, ip, #24, 20	; 0x18000
   11250:	ldr	pc, [ip, #3592]!	; 0xe08

00011254 <iswprint@plt>:
   11254:	add	ip, pc, #0, 12
   11258:	add	ip, ip, #24, 20	; 0x18000
   1125c:	ldr	pc, [ip, #3584]!	; 0xe00

00011260 <__fxstat64@plt>:
   11260:	add	ip, pc, #0, 12
   11264:	add	ip, ip, #24, 20	; 0x18000
   11268:	ldr	pc, [ip, #3576]!	; 0xdf8

0001126c <fwrite@plt>:
   1126c:	add	ip, pc, #0, 12
   11270:	add	ip, ip, #24, 20	; 0x18000
   11274:	ldr	pc, [ip, #3568]!	; 0xdf0

00011278 <lseek64@plt>:
   11278:	add	ip, pc, #0, 12
   1127c:	add	ip, ip, #24, 20	; 0x18000
   11280:	ldr	pc, [ip, #3560]!	; 0xde8

00011284 <__ctype_get_mb_cur_max@plt>:
   11284:	add	ip, pc, #0, 12
   11288:	add	ip, ip, #24, 20	; 0x18000
   1128c:	ldr	pc, [ip, #3552]!	; 0xde0

00011290 <fread@plt>:
   11290:	add	ip, pc, #0, 12
   11294:	add	ip, ip, #24, 20	; 0x18000
   11298:	ldr	pc, [ip, #3544]!	; 0xdd8

0001129c <__fpending@plt>:
   1129c:	add	ip, pc, #0, 12
   112a0:	add	ip, ip, #24, 20	; 0x18000
   112a4:	ldr	pc, [ip, #3536]!	; 0xdd0

000112a8 <mbrtowc@plt>:
   112a8:	add	ip, pc, #0, 12
   112ac:	add	ip, ip, #24, 20	; 0x18000
   112b0:	ldr	pc, [ip, #3528]!	; 0xdc8

000112b4 <error@plt>:
   112b4:	add	ip, pc, #0, 12
   112b8:	add	ip, ip, #24, 20	; 0x18000
   112bc:	ldr	pc, [ip, #3520]!	; 0xdc0

000112c0 <open64@plt>:
   112c0:	add	ip, pc, #0, 12
   112c4:	add	ip, ip, #24, 20	; 0x18000
   112c8:	ldr	pc, [ip, #3512]!	; 0xdb8

000112cc <malloc@plt>:
   112cc:	add	ip, pc, #0, 12
   112d0:	add	ip, ip, #24, 20	; 0x18000
   112d4:	ldr	pc, [ip, #3504]!	; 0xdb0

000112d8 <__libc_start_main@plt>:
   112d8:	add	ip, pc, #0, 12
   112dc:	add	ip, ip, #24, 20	; 0x18000
   112e0:	ldr	pc, [ip, #3496]!	; 0xda8

000112e4 <__freading@plt>:
   112e4:	add	ip, pc, #0, 12
   112e8:	add	ip, ip, #24, 20	; 0x18000
   112ec:	ldr	pc, [ip, #3488]!	; 0xda0

000112f0 <__gmon_start__@plt>:
   112f0:	add	ip, pc, #0, 12
   112f4:	add	ip, ip, #24, 20	; 0x18000
   112f8:	ldr	pc, [ip, #3480]!	; 0xd98

000112fc <freopen64@plt>:
   112fc:	add	ip, pc, #0, 12
   11300:	add	ip, ip, #24, 20	; 0x18000
   11304:	ldr	pc, [ip, #3472]!	; 0xd90

00011308 <getopt_long@plt>:
   11308:	add	ip, pc, #0, 12
   1130c:	add	ip, ip, #24, 20	; 0x18000
   11310:	ldr	pc, [ip, #3464]!	; 0xd88

00011314 <__ctype_b_loc@plt>:
   11314:	add	ip, pc, #0, 12
   11318:	add	ip, ip, #24, 20	; 0x18000
   1131c:	ldr	pc, [ip, #3456]!	; 0xd80

00011320 <exit@plt>:
   11320:	add	ip, pc, #0, 12
   11324:	add	ip, ip, #24, 20	; 0x18000
   11328:	ldr	pc, [ip, #3448]!	; 0xd78

0001132c <bcmp@plt>:
   1132c:	add	ip, pc, #0, 12
   11330:	add	ip, ip, #24, 20	; 0x18000
   11334:	ldr	pc, [ip, #3440]!	; 0xd70

00011338 <strlen@plt>:
   11338:	add	ip, pc, #0, 12
   1133c:	add	ip, ip, #24, 20	; 0x18000
   11340:	ldr	pc, [ip, #3432]!	; 0xd68

00011344 <strchr@plt>:
   11344:	add	ip, pc, #0, 12
   11348:	add	ip, ip, #24, 20	; 0x18000
   1134c:	ldr	pc, [ip, #3424]!	; 0xd60

00011350 <__errno_location@plt>:
   11350:	add	ip, pc, #0, 12
   11354:	add	ip, ip, #24, 20	; 0x18000
   11358:	ldr	pc, [ip, #3416]!	; 0xd58

0001135c <__cxa_atexit@plt>:
   1135c:	add	ip, pc, #0, 12
   11360:	add	ip, ip, #24, 20	; 0x18000
   11364:	ldr	pc, [ip, #3408]!	; 0xd50

00011368 <setvbuf@plt>:
   11368:	add	ip, pc, #0, 12
   1136c:	add	ip, ip, #24, 20	; 0x18000
   11370:	ldr	pc, [ip, #3400]!	; 0xd48

00011374 <memset@plt>:
   11374:	add	ip, pc, #0, 12
   11378:	add	ip, ip, #24, 20	; 0x18000
   1137c:	ldr	pc, [ip, #3392]!	; 0xd40

00011380 <__printf_chk@plt>:
   11380:	add	ip, pc, #0, 12
   11384:	add	ip, ip, #24, 20	; 0x18000
   11388:	ldr	pc, [ip, #3384]!	; 0xd38

0001138c <fileno@plt>:
   1138c:	add	ip, pc, #0, 12
   11390:	add	ip, ip, #24, 20	; 0x18000
   11394:	ldr	pc, [ip, #3376]!	; 0xd30

00011398 <__fprintf_chk@plt>:
   11398:	add	ip, pc, #0, 12
   1139c:	add	ip, ip, #24, 20	; 0x18000
   113a0:	ldr	pc, [ip, #3368]!	; 0xd28

000113a4 <fclose@plt>:
   113a4:	add	ip, pc, #0, 12
   113a8:	add	ip, ip, #24, 20	; 0x18000
   113ac:	ldr	pc, [ip, #3360]!	; 0xd20

000113b0 <fseeko64@plt>:
   113b0:	add	ip, pc, #0, 12
   113b4:	add	ip, ip, #24, 20	; 0x18000
   113b8:	ldr	pc, [ip, #3352]!	; 0xd18

000113bc <fcntl64@plt>:
   113bc:	add	ip, pc, #0, 12
   113c0:	add	ip, ip, #24, 20	; 0x18000
   113c4:	ldr	pc, [ip, #3344]!	; 0xd10

000113c8 <__uflow@plt>:
   113c8:	add	ip, pc, #0, 12
   113cc:	add	ip, ip, #24, 20	; 0x18000
   113d0:	ldr	pc, [ip, #3336]!	; 0xd08

000113d4 <setlocale@plt>:
   113d4:	add	ip, pc, #0, 12
   113d8:	add	ip, ip, #24, 20	; 0x18000
   113dc:	ldr	pc, [ip, #3328]!	; 0xd00

000113e0 <__explicit_bzero_chk@plt>:
   113e0:	add	ip, pc, #0, 12
   113e4:	add	ip, ip, #24, 20	; 0x18000
   113e8:	ldr	pc, [ip, #3320]!	; 0xcf8

000113ec <strrchr@plt>:
   113ec:	add	ip, pc, #0, 12
   113f0:	add	ip, ip, #24, 20	; 0x18000
   113f4:	ldr	pc, [ip, #3312]!	; 0xcf0

000113f8 <nl_langinfo@plt>:
   113f8:	add	ip, pc, #0, 12
   113fc:	add	ip, ip, #24, 20	; 0x18000
   11400:	ldr	pc, [ip, #3304]!	; 0xce8

00011404 <fopen64@plt>:
   11404:	add	ip, pc, #0, 12
   11408:	add	ip, ip, #24, 20	; 0x18000
   1140c:	ldr	pc, [ip, #3296]!	; 0xce0

00011410 <bindtextdomain@plt>:
   11410:	add	ip, pc, #0, 12
   11414:	add	ip, ip, #24, 20	; 0x18000
   11418:	ldr	pc, [ip, #3288]!	; 0xcd8

0001141c <fread_unlocked@plt>:
   1141c:	add	ip, pc, #0, 12
   11420:	add	ip, ip, #24, 20	; 0x18000
   11424:	ldr	pc, [ip, #3280]!	; 0xcd0

00011428 <getrandom@plt>:
   11428:	add	ip, pc, #0, 12
   1142c:	add	ip, ip, #24, 20	; 0x18000
   11430:	ldr	pc, [ip, #3272]!	; 0xcc8

00011434 <strncmp@plt>:
   11434:	add	ip, pc, #0, 12
   11438:	add	ip, ip, #24, 20	; 0x18000
   1143c:	ldr	pc, [ip, #3264]!	; 0xcc0

00011440 <abort@plt>:
   11440:	add	ip, pc, #0, 12
   11444:	add	ip, ip, #24, 20	; 0x18000
   11448:	ldr	pc, [ip, #3256]!	; 0xcb8

0001144c <close@plt>:
   1144c:	add	ip, pc, #0, 12
   11450:	add	ip, ip, #24, 20	; 0x18000
   11454:	ldr	pc, [ip, #3248]!	; 0xcb0

00011458 <__assert_fail@plt>:
   11458:	add	ip, pc, #0, 12
   1145c:	add	ip, ip, #24, 20	; 0x18000
   11460:	ldr	pc, [ip, #3240]!	; 0xca8

00011464 <ftello64@plt>:
   11464:	add	ip, pc, #0, 12
   11468:	add	ip, ip, #24, 20	; 0x18000
   1146c:	ldr	pc, [ip, #3232]!	; 0xca0

Disassembly of section .text:

00011470 <.text>:
   11470:	mov	fp, #0
   11474:	mov	lr, #0
   11478:	pop	{r1}		; (ldr r1, [sp], #4)
   1147c:	mov	r2, sp
   11480:	push	{r2}		; (str r2, [sp, #-4]!)
   11484:	push	{r0}		; (str r0, [sp, #-4]!)
   11488:	ldr	ip, [pc, #16]	; 114a0 <ftello64@plt+0x3c>
   1148c:	push	{ip}		; (str ip, [sp, #-4]!)
   11490:	ldr	r0, [pc, #12]	; 114a4 <ftello64@plt+0x40>
   11494:	ldr	r3, [pc, #12]	; 114a8 <ftello64@plt+0x44>
   11498:	bl	112d8 <__libc_start_main@plt>
   1149c:	bl	11440 <abort@plt>
   114a0:	andeq	r9, r1, r4, ror r1
   114a4:	andeq	r1, r1, ip, lsl r8
   114a8:	andeq	r9, r1, r4, lsl r1
   114ac:	ldr	r3, [pc, #20]	; 114c8 <ftello64@plt+0x64>
   114b0:	ldr	r2, [pc, #20]	; 114cc <ftello64@plt+0x68>
   114b4:	add	r3, pc, r3
   114b8:	ldr	r2, [r3, r2]
   114bc:	cmp	r2, #0
   114c0:	bxeq	lr
   114c4:	b	112f0 <__gmon_start__@plt>
   114c8:	andeq	r8, r1, r4, asr #22
   114cc:	andeq	r0, r0, r0, lsl r1
   114d0:	ldr	r0, [pc, #24]	; 114f0 <ftello64@plt+0x8c>
   114d4:	ldr	r3, [pc, #24]	; 114f4 <ftello64@plt+0x90>
   114d8:	cmp	r3, r0
   114dc:	bxeq	lr
   114e0:	ldr	r3, [pc, #16]	; 114f8 <ftello64@plt+0x94>
   114e4:	cmp	r3, #0
   114e8:	bxeq	lr
   114ec:	bx	r3
   114f0:	andeq	sl, r2, r8, ror #2
   114f4:	andeq	sl, r2, r8, ror #2
   114f8:	andeq	r0, r0, r0
   114fc:	ldr	r0, [pc, #36]	; 11528 <ftello64@plt+0xc4>
   11500:	ldr	r1, [pc, #36]	; 1152c <ftello64@plt+0xc8>
   11504:	sub	r1, r1, r0
   11508:	asr	r1, r1, #2
   1150c:	add	r1, r1, r1, lsr #31
   11510:	asrs	r1, r1, #1
   11514:	bxeq	lr
   11518:	ldr	r3, [pc, #16]	; 11530 <ftello64@plt+0xcc>
   1151c:	cmp	r3, #0
   11520:	bxeq	lr
   11524:	bx	r3
   11528:	andeq	sl, r2, r8, ror #2
   1152c:	andeq	sl, r2, r8, ror #2
   11530:	andeq	r0, r0, r0
   11534:	push	{r4, lr}
   11538:	ldr	r4, [pc, #24]	; 11558 <ftello64@plt+0xf4>
   1153c:	ldrb	r3, [r4]
   11540:	cmp	r3, #0
   11544:	popne	{r4, pc}
   11548:	bl	114d0 <ftello64@plt+0x6c>
   1154c:	mov	r3, #1
   11550:	strb	r3, [r4]
   11554:	pop	{r4, pc}
   11558:	andeq	sl, r2, ip, lsl #3
   1155c:	b	114fc <ftello64@plt+0x98>
   11560:	push	{fp, lr}
   11564:	mov	fp, sp
   11568:	sub	sp, sp, #64	; 0x40
   1156c:	mov	r4, r0
   11570:	cmp	r0, #0
   11574:	bne	117d8 <ftello64@plt+0x374>
   11578:	movw	r1, #37315	; 0x91c3
   1157c:	mov	r0, #0
   11580:	mov	r2, #5
   11584:	movt	r1, #1
   11588:	bl	11218 <dcgettext@plt>
   1158c:	mov	r1, r0
   11590:	movw	r0, #41368	; 0xa198
   11594:	movt	r0, #2
   11598:	ldr	r2, [r0]
   1159c:	mov	r0, #1
   115a0:	mov	r3, r2
   115a4:	str	r2, [sp]
   115a8:	bl	11380 <__printf_chk@plt>
   115ac:	movw	r1, #37410	; 0x9222
   115b0:	mov	r0, #0
   115b4:	mov	r2, #5
   115b8:	movt	r1, #1
   115bc:	bl	11218 <dcgettext@plt>
   115c0:	movw	r7, #41348	; 0xa184
   115c4:	movt	r7, #2
   115c8:	ldr	r1, [r7]
   115cc:	bl	1117c <fputs_unlocked@plt>
   115d0:	movw	r1, #38325	; 0x95b5
   115d4:	mov	r0, #0
   115d8:	mov	r2, #5
   115dc:	movt	r1, #1
   115e0:	bl	11218 <dcgettext@plt>
   115e4:	ldr	r1, [r7]
   115e8:	bl	1117c <fputs_unlocked@plt>
   115ec:	movw	r1, #38381	; 0x95ed
   115f0:	mov	r0, #0
   115f4:	mov	r2, #5
   115f8:	movt	r1, #1
   115fc:	bl	11218 <dcgettext@plt>
   11600:	ldr	r1, [r7]
   11604:	bl	1117c <fputs_unlocked@plt>
   11608:	movw	r1, #37477	; 0x9265
   1160c:	mov	r0, #0
   11610:	mov	r2, #5
   11614:	movt	r1, #1
   11618:	bl	11218 <dcgettext@plt>
   1161c:	ldr	r1, [r7]
   11620:	bl	1117c <fputs_unlocked@plt>
   11624:	movw	r1, #37858	; 0x93e2
   11628:	mov	r0, #0
   1162c:	mov	r2, #5
   11630:	movt	r1, #1
   11634:	bl	11218 <dcgettext@plt>
   11638:	ldr	r1, [r7]
   1163c:	bl	1117c <fputs_unlocked@plt>
   11640:	movw	r1, #37922	; 0x9422
   11644:	mov	r0, #0
   11648:	mov	r2, #5
   1164c:	movt	r1, #1
   11650:	bl	11218 <dcgettext@plt>
   11654:	ldr	r1, [r7]
   11658:	bl	1117c <fputs_unlocked@plt>
   1165c:	movw	r1, #37967	; 0x944f
   11660:	mov	r0, #0
   11664:	mov	r2, #5
   11668:	movt	r1, #1
   1166c:	bl	11218 <dcgettext@plt>
   11670:	ldr	r1, [r7]
   11674:	bl	1117c <fputs_unlocked@plt>
   11678:	movw	r0, #39032	; 0x9878
   1167c:	mov	r2, #48	; 0x30
   11680:	add	r6, sp, #8
   11684:	movw	r5, #38021	; 0x9485
   11688:	movt	r0, #1
   1168c:	movt	r5, #1
   11690:	add	r1, r0, #32
   11694:	add	r3, r0, #16
   11698:	vld1.64	{d18-d19}, [r0], r2
   1169c:	vld1.64	{d16-d17}, [r1]
   116a0:	vld1.64	{d20-d21}, [r3]
   116a4:	vldr	d22, [r0]
   116a8:	add	r1, r6, #32
   116ac:	add	r0, r6, #16
   116b0:	vst1.64	{d16-d17}, [r1]
   116b4:	movw	r1, #38456	; 0x9638
   116b8:	vst1.64	{d20-d21}, [r0]
   116bc:	mov	r0, r6
   116c0:	movt	r1, #1
   116c4:	vst1.64	{d18-d19}, [r0], r2
   116c8:	vstr	d22, [r0]
   116cc:	mov	r0, r5
   116d0:	bl	11194 <strcmp@plt>
   116d4:	cmp	r0, #0
   116d8:	ldrne	r1, [r6, #8]!
   116dc:	cmpne	r1, #0
   116e0:	bne	116cc <ftello64@plt+0x268>
   116e4:	movw	r1, #38551	; 0x9697
   116e8:	ldr	r6, [r6, #4]
   116ec:	mov	r0, #0
   116f0:	mov	r2, #5
   116f4:	movt	r1, #1
   116f8:	bl	11218 <dcgettext@plt>
   116fc:	movw	r2, #38206	; 0x953e
   11700:	movw	r3, #38574	; 0x96ae
   11704:	mov	r1, r0
   11708:	mov	r0, #1
   1170c:	movt	r2, #1
   11710:	movt	r3, #1
   11714:	bl	11380 <__printf_chk@plt>
   11718:	cmp	r6, #0
   1171c:	mov	r0, #5
   11720:	mov	r1, #0
   11724:	moveq	r6, r5
   11728:	bl	113d4 <setlocale@plt>
   1172c:	cmp	r0, #0
   11730:	beq	11768 <ftello64@plt+0x304>
   11734:	movw	r1, #38614	; 0x96d6
   11738:	mov	r2, #3
   1173c:	movt	r1, #1
   11740:	bl	11434 <strncmp@plt>
   11744:	cmp	r0, #0
   11748:	beq	11768 <ftello64@plt+0x304>
   1174c:	movw	r1, #38618	; 0x96da
   11750:	mov	r0, #0
   11754:	mov	r2, #5
   11758:	movt	r1, #1
   1175c:	bl	11218 <dcgettext@plt>
   11760:	ldr	r1, [r7]
   11764:	bl	1117c <fputs_unlocked@plt>
   11768:	movw	r1, #38689	; 0x9721
   1176c:	mov	r0, #0
   11770:	mov	r2, #5
   11774:	movt	r1, #1
   11778:	bl	11218 <dcgettext@plt>
   1177c:	movw	r2, #38574	; 0x96ae
   11780:	mov	r1, r0
   11784:	mov	r0, #1
   11788:	mov	r3, r5
   1178c:	movt	r2, #1
   11790:	bl	11380 <__printf_chk@plt>
   11794:	movw	r1, #38716	; 0x973c
   11798:	mov	r0, #0
   1179c:	mov	r2, #5
   117a0:	movt	r1, #1
   117a4:	bl	11218 <dcgettext@plt>
   117a8:	mov	r1, r0
   117ac:	movw	r0, #38484	; 0x9654
   117b0:	movw	r3, #38766	; 0x976e
   117b4:	cmp	r6, r5
   117b8:	mov	r2, r6
   117bc:	movt	r0, #1
   117c0:	movt	r3, #1
   117c4:	moveq	r3, r0
   117c8:	mov	r0, #1
   117cc:	bl	11380 <__printf_chk@plt>
   117d0:	mov	r0, r4
   117d4:	bl	11320 <exit@plt>
   117d8:	movw	r0, #41336	; 0xa178
   117dc:	movw	r1, #37276	; 0x919c
   117e0:	mov	r2, #5
   117e4:	movt	r0, #2
   117e8:	movt	r1, #1
   117ec:	ldr	r5, [r0]
   117f0:	mov	r0, #0
   117f4:	bl	11218 <dcgettext@plt>
   117f8:	mov	r2, r0
   117fc:	movw	r0, #41368	; 0xa198
   11800:	mov	r1, #1
   11804:	movt	r0, #2
   11808:	ldr	r3, [r0]
   1180c:	mov	r0, r5
   11810:	bl	11398 <__fprintf_chk@plt>
   11814:	mov	r0, r4
   11818:	bl	11320 <exit@plt>
   1181c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   11820:	add	fp, sp, #28
   11824:	sub	sp, sp, #172	; 0xac
   11828:	str	r0, [sp, #60]	; 0x3c
   1182c:	ldr	r0, [r1]
   11830:	mov	r9, r1
   11834:	bl	12d1c <ftello64@plt+0x18b8>
   11838:	movw	r1, #38766	; 0x976e
   1183c:	mov	r0, #6
   11840:	movt	r1, #1
   11844:	bl	113d4 <setlocale@plt>
   11848:	movw	r4, #38210	; 0x9542
   1184c:	movw	r1, #38026	; 0x948a
   11850:	movt	r4, #1
   11854:	movt	r1, #1
   11858:	mov	r0, r4
   1185c:	bl	11410 <bindtextdomain@plt>
   11860:	mov	r0, r4
   11864:	bl	1123c <textdomain@plt>
   11868:	movw	r0, #9748	; 0x2614
   1186c:	movt	r0, #1
   11870:	bl	19178 <ftello64@plt+0x7d14>
   11874:	mov	r0, #10
   11878:	mov	r6, #0
   1187c:	mov	r5, #0
   11880:	mov	r4, #0
   11884:	str	r0, [sp, #36]	; 0x24
   11888:	mov	r0, #0
   1188c:	str	r0, [sp, #48]	; 0x30
   11890:	mvn	r0, #0
   11894:	str	r0, [sp, #56]	; 0x38
   11898:	mov	r0, #0
   1189c:	str	r0, [sp, #28]
   118a0:	mvn	r0, #0
   118a4:	str	r0, [sp, #44]	; 0x2c
   118a8:	mov	r0, #0
   118ac:	b	118c4 <ftello64@plt+0x460>
   118b0:	mov	r0, #1
   118b4:	mov	r6, r3
   118b8:	str	r0, [sp, #48]	; 0x30
   118bc:	mov	r5, sl
   118c0:	mov	r0, r8
   118c4:	mov	r8, r0
   118c8:	mov	r0, #0
   118cc:	movw	r2, #38050	; 0x94a2
   118d0:	movw	r3, #38872	; 0x97d8
   118d4:	mov	r1, r9
   118d8:	mov	sl, r5
   118dc:	mov	r5, r6
   118e0:	str	r0, [sp]
   118e4:	ldr	r0, [sp, #60]	; 0x3c
   118e8:	movt	r2, #1
   118ec:	movt	r3, #1
   118f0:	bl	11308 <getopt_long@plt>
   118f4:	cmp	r0, #100	; 0x64
   118f8:	ble	11ba4 <ftello64@plt+0x740>
   118fc:	sub	r1, r0, #101	; 0x65
   11900:	cmp	r1, #21
   11904:	bhi	11b4c <ftello64@plt+0x6e8>
   11908:	add	r2, pc, #16
   1190c:	mov	r0, #1
   11910:	mov	r6, r5
   11914:	mov	r3, r5
   11918:	mov	r5, sl
   1191c:	ldr	pc, [r2, r1, lsl #2]
   11920:	andeq	r1, r1, r4, asr #17
   11924:	andeq	r2, r1, ip, lsr #8
   11928:	andeq	r2, r1, ip, lsr #8
   1192c:	andeq	r2, r1, ip, lsr #8
   11930:	andeq	r1, r1, r8, ror r9
   11934:	andeq	r2, r1, ip, lsr #8
   11938:	andeq	r2, r1, ip, lsr #8
   1193c:	andeq	r2, r1, ip, lsr #8
   11940:	andeq	r2, r1, ip, lsr #8
   11944:			; <UNDEFINED> instruction: 0x00011ab0
   11948:	andeq	r1, r1, r0, lsl fp
   1194c:	andeq	r2, r1, ip, lsr #8
   11950:	andeq	r2, r1, ip, lsr #8
   11954:			; <UNDEFINED> instruction: 0x000118b0
   11958:	andeq	r2, r1, ip, lsr #8
   1195c:	andeq	r2, r1, ip, lsr #8
   11960:	andeq	r2, r1, ip, lsr #8
   11964:	andeq	r2, r1, ip, lsr #8
   11968:	andeq	r2, r1, ip, lsr #8
   1196c:	andeq	r2, r1, ip, lsr #8
   11970:	andeq	r2, r1, ip, lsr #8
   11974:	muleq	r1, r4, fp
   11978:	movw	r0, #41352	; 0xa188
   1197c:	mov	r1, #45	; 0x2d
   11980:	mov	r7, r8
   11984:	mov	r8, r3
   11988:	movt	r0, #2
   1198c:	ldr	r6, [r0]
   11990:	mov	r0, r6
   11994:	bl	11344 <strchr@plt>
   11998:	tst	r4, #1
   1199c:	bne	12434 <ftello64@plt+0xfd0>
   119a0:	movw	r1, #38090	; 0x94ca
   119a4:	mov	r5, r0
   119a8:	clz	r0, r0
   119ac:	mov	r4, #0
   119b0:	movt	r1, #1
   119b4:	lsr	r0, r0, #5
   119b8:	cmp	r5, #0
   119bc:	str	r0, [sp, #52]	; 0x34
   119c0:	beq	11a2c <ftello64@plt+0x5c8>
   119c4:	movw	r0, #41352	; 0xa188
   119c8:	strb	r4, [r5]
   119cc:	movw	r1, #38090	; 0x94ca
   119d0:	mov	r2, #5
   119d4:	movt	r0, #2
   119d8:	movt	r1, #1
   119dc:	ldr	r6, [r0]
   119e0:	mov	r0, #0
   119e4:	bl	11218 <dcgettext@plt>
   119e8:	mvn	r1, #0
   119ec:	mov	r2, #0
   119f0:	mov	r3, #0
   119f4:	stm	sp, {r1, r4}
   119f8:	movw	r1, #38766	; 0x976e
   119fc:	str	r0, [sp, #12]
   11a00:	mov	r0, r6
   11a04:	str	r4, [sp, #16]
   11a08:	movt	r1, #1
   11a0c:	str	r1, [sp, #8]
   11a10:	bl	16a14 <ftello64@plt+0x55b0>
   11a14:	movw	r1, #38090	; 0x94ca
   11a18:	str	r0, [sp, #44]	; 0x2c
   11a1c:	mov	r0, #45	; 0x2d
   11a20:	strb	r0, [r5], #1
   11a24:	movt	r1, #1
   11a28:	mov	r6, r5
   11a2c:	mov	r0, #0
   11a30:	mov	r2, #5
   11a34:	bl	11218 <dcgettext@plt>
   11a38:	mvn	r1, #0
   11a3c:	mov	r2, #0
   11a40:	mov	r3, #0
   11a44:	stm	sp, {r1, r4}
   11a48:	movw	r1, #38766	; 0x976e
   11a4c:	str	r0, [sp, #12]
   11a50:	mov	r0, r6
   11a54:	str	r4, [sp, #16]
   11a58:	movt	r1, #1
   11a5c:	str	r1, [sp, #8]
   11a60:	bl	16a14 <ftello64@plt+0x55b0>
   11a64:	ldr	r1, [sp, #44]	; 0x2c
   11a68:	mov	r2, #0
   11a6c:	str	r0, [sp, #28]
   11a70:	mov	r4, #1
   11a74:	mov	r6, r8
   11a78:	mov	r5, sl
   11a7c:	cmp	r0, r1
   11a80:	sub	r1, r0, r1
   11a84:	add	r1, r1, #1
   11a88:	movwcc	r2, #1
   11a8c:	clz	r1, r1
   11a90:	lsr	r1, r1, #5
   11a94:	eor	r0, r2, r1
   11a98:	ldr	r1, [sp, #52]	; 0x34
   11a9c:	orr	r0, r0, r1
   11aa0:	cmp	r0, #1
   11aa4:	mov	r0, r7
   11aa8:	bne	118c4 <ftello64@plt+0x460>
   11aac:	b	12440 <ftello64@plt+0xfdc>
   11ab0:	movw	r0, #41352	; 0xa188
   11ab4:	movw	r1, #38766	; 0x976e
   11ab8:	mov	r5, r3
   11abc:	mov	r2, #10
   11ac0:	add	r3, sp, #64	; 0x40
   11ac4:	movt	r0, #2
   11ac8:	movt	r1, #1
   11acc:	ldr	r0, [r0]
   11ad0:	str	r1, [sp]
   11ad4:	mov	r1, #0
   11ad8:	bl	16a1c <ftello64@plt+0x55b8>
   11adc:	cmp	r0, #1
   11ae0:	beq	11b08 <ftello64@plt+0x6a4>
   11ae4:	cmp	r0, #0
   11ae8:	bne	1248c <ftello64@plt+0x1028>
   11aec:	ldr	r0, [sp, #64]	; 0x40
   11af0:	ldr	r3, [sp, #56]	; 0x38
   11af4:	ldr	r1, [sp, #68]	; 0x44
   11af8:	subs	r2, r3, r0
   11afc:	rscs	r1, r1, #0
   11b00:	movcs	r3, r0
   11b04:	str	r3, [sp, #56]	; 0x38
   11b08:	mov	r6, r5
   11b0c:	b	118bc <ftello64@plt+0x458>
   11b10:	movw	r0, #41352	; 0xa188
   11b14:	cmp	r3, #0
   11b18:	mov	r5, sl
   11b1c:	movt	r0, #2
   11b20:	ldr	r6, [r0]
   11b24:	mov	r0, r8
   11b28:	beq	118c4 <ftello64@plt+0x460>
   11b2c:	mov	r0, r3
   11b30:	mov	r1, r6
   11b34:	bl	11194 <strcmp@plt>
   11b38:	cmp	r0, #0
   11b3c:	mov	r5, sl
   11b40:	mov	r0, r8
   11b44:	beq	118c4 <ftello64@plt+0x460>
   11b48:	b	124c8 <ftello64@plt+0x1064>
   11b4c:	cmp	r0, #256	; 0x100
   11b50:	bne	1242c <ftello64@plt+0xfc8>
   11b54:	movw	r0, #41352	; 0xa188
   11b58:	mov	r7, r5
   11b5c:	cmp	sl, #0
   11b60:	movt	r0, #2
   11b64:	mov	r6, r7
   11b68:	ldr	r5, [r0]
   11b6c:	mov	r0, r8
   11b70:	beq	118c4 <ftello64@plt+0x460>
   11b74:	mov	r0, sl
   11b78:	mov	r1, r5
   11b7c:	bl	11194 <strcmp@plt>
   11b80:	cmp	r0, #0
   11b84:	mov	r6, r7
   11b88:	mov	r0, r8
   11b8c:	beq	118c4 <ftello64@plt+0x460>
   11b90:	b	124d4 <ftello64@plt+0x1070>
   11b94:	mov	r0, #0
   11b98:	mov	r6, r3
   11b9c:	str	r0, [sp, #36]	; 0x24
   11ba0:	b	118bc <ftello64@plt+0x458>
   11ba4:	cmn	r0, #1
   11ba8:	str	r5, [sp, #24]
   11bac:	bne	123cc <ftello64@plt+0xf68>
   11bb0:	movw	r0, #41328	; 0xa170
   11bb4:	eor	r5, r4, #1
   11bb8:	str	r4, [sp, #52]	; 0x34
   11bbc:	movt	r0, #2
   11bc0:	tst	r5, #1
   11bc4:	ldr	r6, [r0]
   11bc8:	eor	r0, r8, #1
   11bcc:	tsteq	r0, #1
   11bd0:	beq	1250c <ftello64@plt+0x10a8>
   11bd4:	add	r1, r9, r6, lsl #2
   11bd8:	ldr	r7, [sp, #56]	; 0x38
   11bdc:	str	r1, [sp, #40]	; 0x28
   11be0:	ldr	r1, [sp, #60]	; 0x3c
   11be4:	sub	r4, r1, r6
   11be8:	ldr	r1, [sp, #52]	; 0x34
   11bec:	tst	r1, #1
   11bf0:	beq	11c7c <ftello64@plt+0x818>
   11bf4:	cmp	r4, #0
   11bf8:	bgt	11c98 <ftello64@plt+0x834>
   11bfc:	cmp	r7, #0
   11c00:	beq	11cdc <ftello64@plt+0x878>
   11c04:	tst	r8, #1
   11c08:	beq	11cf0 <ftello64@plt+0x88c>
   11c0c:	cmp	r4, #1
   11c10:	str	r8, [sp, #20]
   11c14:	blt	11e4c <ftello64@plt+0x9e8>
   11c18:	ldr	r0, [sp, #60]	; 0x3c
   11c1c:	ldr	r8, [sp, #40]	; 0x28
   11c20:	mov	r5, r4
   11c24:	sub	r7, r0, r6
   11c28:	ldr	r0, [r8], #4
   11c2c:	bl	11338 <strlen@plt>
   11c30:	add	r5, r0, r5
   11c34:	subs	r7, r7, #1
   11c38:	bne	11c28 <ftello64@plt+0x7c4>
   11c3c:	ldr	r0, [sp, #60]	; 0x3c
   11c40:	sub	r6, r0, r6
   11c44:	mov	r0, r5
   11c48:	bl	163a0 <ftello64@plt+0x4f3c>
   11c4c:	ldr	r7, [sp, #40]	; 0x28
   11c50:	ldr	r8, [sp, #36]	; 0x24
   11c54:	mov	r5, r0
   11c58:	ldr	r1, [r7]
   11c5c:	mov	r0, r5
   11c60:	bl	1120c <stpcpy@plt>
   11c64:	str	r5, [r7], #4
   11c68:	strb	r8, [r0], #1
   11c6c:	subs	r6, r6, #1
   11c70:	mov	r5, r0
   11c74:	bne	11c58 <ftello64@plt+0x7f4>
   11c78:	b	11e54 <ftello64@plt+0x9f0>
   11c7c:	cmp	r4, #2
   11c80:	mov	r1, #0
   11c84:	mvn	r0, r0
   11c88:	movwlt	r1, #1
   11c8c:	orr	r0, r1, r0
   11c90:	tst	r0, #1
   11c94:	bne	11bfc <ftello64@plt+0x798>
   11c98:	movw	r1, #38265	; 0x9579
   11c9c:	mov	r0, #0
   11ca0:	mov	r2, #5
   11ca4:	movt	r1, #1
   11ca8:	bl	11218 <dcgettext@plt>
   11cac:	ldr	r1, [sp, #40]	; 0x28
   11cb0:	mov	r4, r0
   11cb4:	and	r0, r5, #1
   11cb8:	ldr	r0, [r1, r0, lsl #2]
   11cbc:	bl	14970 <ftello64@plt+0x350c>
   11cc0:	mov	r3, r0
   11cc4:	mov	r0, #0
   11cc8:	mov	r1, #0
   11ccc:	mov	r2, r4
   11cd0:	bl	112b4 <error@plt>
   11cd4:	mov	r0, #1
   11cd8:	bl	11560 <ftello64@plt+0xfc>
   11cdc:	mov	r0, #0
   11ce0:	mov	r4, #0
   11ce4:	str	r0, [sp, #40]	; 0x28
   11ce8:	ldr	r6, [sp, #48]	; 0x30
   11cec:	b	11e68 <ftello64@plt+0xa04>
   11cf0:	ldr	r0, [sp, #52]	; 0x34
   11cf4:	ldr	r6, [sp, #48]	; 0x30
   11cf8:	tst	r0, #1
   11cfc:	beq	11d1c <ftello64@plt+0x8b8>
   11d00:	ldr	r0, [sp, #28]
   11d04:	ldr	r1, [sp, #44]	; 0x2c
   11d08:	sub	r0, r0, r1
   11d0c:	add	r4, r0, #1
   11d10:	mov	r0, #0
   11d14:	str	r0, [sp, #40]	; 0x28
   11d18:	b	11e68 <ftello64@plt+0xa04>
   11d1c:	movw	r5, #41344	; 0xa180
   11d20:	cmp	r4, #1
   11d24:	movt	r5, #2
   11d28:	bne	11d68 <ftello64@plt+0x904>
   11d2c:	ldr	r0, [sp, #40]	; 0x28
   11d30:	movw	r1, #39179	; 0x990b
   11d34:	movt	r1, #1
   11d38:	ldr	r4, [r0]
   11d3c:	mov	r0, r4
   11d40:	bl	11194 <strcmp@plt>
   11d44:	cmp	r0, #0
   11d48:	beq	11d68 <ftello64@plt+0x904>
   11d4c:	ldr	r2, [r5]
   11d50:	movw	r1, #39396	; 0x99e4
   11d54:	mov	r0, r4
   11d58:	movt	r1, #1
   11d5c:	bl	12834 <ftello64@plt+0x13d0>
   11d60:	cmp	r0, #0
   11d64:	beq	125d8 <ftello64@plt+0x1174>
   11d68:	ldr	r0, [r5]
   11d6c:	mov	r1, #2
   11d70:	bl	12700 <ftello64@plt+0x129c>
   11d74:	add	r0, r7, #1
   11d78:	clz	r0, r0
   11d7c:	lsr	r0, r0, #5
   11d80:	orr	r0, r6, r0
   11d84:	tst	r0, #1
   11d88:	beq	12008 <ftello64@plt+0xba4>
   11d8c:	ldr	r0, [r5]
   11d90:	add	r2, sp, #64	; 0x40
   11d94:	mov	r1, #0
   11d98:	bl	15974 <ftello64@plt+0x4510>
   11d9c:	cmp	r0, #0
   11da0:	beq	124f8 <ftello64@plt+0x1094>
   11da4:	mov	r5, r0
   11da8:	ldr	r0, [sp, #64]	; 0x40
   11dac:	ldr	r2, [sp, #36]	; 0x24
   11db0:	cmp	r0, #0
   11db4:	beq	12304 <ftello64@plt+0xea0>
   11db8:	add	r1, r0, r5
   11dbc:	uxtb	r6, r2
   11dc0:	ldrb	r1, [r1, #-1]
   11dc4:	cmp	r1, r6
   11dc8:	moveq	r1, r0
   11dcc:	addne	r1, r0, #1
   11dd0:	strbne	r2, [r5, r0]
   11dd4:	strne	r1, [sp, #64]	; 0x40
   11dd8:	cmp	r1, #1
   11ddc:	blt	12304 <ftello64@plt+0xea0>
   11de0:	add	r7, r5, r1
   11de4:	mov	r4, #0
   11de8:	mov	r0, r5
   11dec:	mov	r1, r6
   11df0:	bl	11248 <rawmemchr@plt>
   11df4:	add	r0, r0, #1
   11df8:	add	r4, r4, #1
   11dfc:	cmp	r0, r7
   11e00:	bcc	11dec <ftello64@plt+0x988>
   11e04:	add	r0, r4, #1
   11e08:	mov	r1, #4
   11e0c:	bl	16470 <ftello64@plt+0x500c>
   11e10:	cmp	r4, #0
   11e14:	str	r0, [sp, #40]	; 0x28
   11e18:	str	r5, [r0]
   11e1c:	beq	12394 <ftello64@plt+0xf30>
   11e20:	ldr	r9, [sp, #40]	; 0x28
   11e24:	mov	r7, #1
   11e28:	mov	r0, r5
   11e2c:	mov	r1, r6
   11e30:	bl	11248 <rawmemchr@plt>
   11e34:	add	r5, r0, #1
   11e38:	str	r5, [r9, r7, lsl #2]
   11e3c:	add	r7, r7, #1
   11e40:	cmp	r7, r4
   11e44:	bls	11e28 <ftello64@plt+0x9c4>
   11e48:	b	12398 <ftello64@plt+0xf34>
   11e4c:	mov	r0, r4
   11e50:	bl	163a0 <ftello64@plt+0x4f3c>
   11e54:	ldr	r1, [sp, #60]	; 0x3c
   11e58:	ldr	r7, [sp, #56]	; 0x38
   11e5c:	ldr	r6, [sp, #48]	; 0x30
   11e60:	ldr	r8, [sp, #20]
   11e64:	str	r0, [r9, r1, lsl #2]
   11e68:	cmp	r7, r4
   11e6c:	mov	r9, r4
   11e70:	mvn	r1, #0
   11e74:	movcc	r9, r7
   11e78:	ands	r0, r6, #1
   11e7c:	movne	r9, r7
   11e80:	beq	11e8c <ftello64@plt+0xa28>
   11e84:	mov	r9, r7
   11e88:	b	11e9c <ftello64@plt+0xa38>
   11e8c:	mov	r0, r9
   11e90:	mov	r1, r4
   11e94:	bl	14d50 <ftello64@plt+0x38ec>
   11e98:	mov	r1, r0
   11e9c:	mov	r0, #0
   11ea0:	str	r0, [sp, #32]
   11ea4:	mov	r0, sl
   11ea8:	bl	14ae4 <ftello64@plt+0x3680>
   11eac:	cmp	r0, #0
   11eb0:	str	r0, [sp, #60]	; 0x3c
   11eb4:	beq	12538 <ftello64@plt+0x10d4>
   11eb8:	ldr	r0, [sp, #32]
   11ebc:	mov	sl, #0
   11ec0:	str	r7, [sp, #56]	; 0x38
   11ec4:	cmp	r0, #0
   11ec8:	beq	11f80 <ftello64@plt+0xb1c>
   11ecc:	movw	r0, #41344	; 0xa180
   11ed0:	cmp	r9, #1024	; 0x400
   11ed4:	str	r8, [sp, #20]
   11ed8:	mov	r8, r9
   11edc:	mov	r1, #12
   11ee0:	movt	r0, #2
   11ee4:	movcs	r8, #1024	; 0x400
   11ee8:	ldr	r5, [r0]
   11eec:	mov	r0, r8
   11ef0:	bl	167b4 <ftello64@plt+0x5350>
   11ef4:	mov	sl, r0
   11ef8:	mov	r4, #0
   11efc:	cmp	r9, #0
   11f00:	beq	11f88 <ftello64@plt+0xb24>
   11f04:	ldr	r0, [sp, #36]	; 0x24
   11f08:	mov	r7, #0
   11f0c:	uxtb	r6, r0
   11f10:	b	11f20 <ftello64@plt+0xabc>
   11f14:	subs	r0, r4, r9
   11f18:	sbcs	r0, r7, #0
   11f1c:	bcs	11fa0 <ftello64@plt+0xb3c>
   11f20:	add	r0, r4, r4, lsl #1
   11f24:	mov	r1, r5
   11f28:	mov	r2, r6
   11f2c:	add	r0, sl, r0, lsl #2
   11f30:	bl	12c24 <ftello64@plt+0x17c0>
   11f34:	cmp	r0, #0
   11f38:	beq	11f94 <ftello64@plt+0xb30>
   11f3c:	adds	r4, r4, #1
   11f40:	adc	r7, r7, #0
   11f44:	subs	r0, r4, r8
   11f48:	sbcs	r0, r7, #0
   11f4c:	bcc	11f14 <ftello64@plt+0xab0>
   11f50:	add	r8, r8, #1024	; 0x400
   11f54:	mov	r0, sl
   11f58:	mov	r2, #12
   11f5c:	mov	r1, r8
   11f60:	bl	16364 <ftello64@plt+0x4f00>
   11f64:	mov	sl, r0
   11f68:	add	r0, r4, r4, lsl #1
   11f6c:	mov	r1, #0
   11f70:	mov	r2, #12288	; 0x3000
   11f74:	add	r0, sl, r0, lsl #2
   11f78:	bl	11374 <memset@plt>
   11f7c:	b	11f14 <ftello64@plt+0xab0>
   11f80:	ldr	r5, [sp, #24]
   11f84:	b	12078 <ftello64@plt+0xc14>
   11f88:	ldr	r8, [sp, #20]
   11f8c:	mov	r7, #0
   11f90:	b	12054 <ftello64@plt+0xbf0>
   11f94:	ldr	r6, [sp, #48]	; 0x30
   11f98:	ldr	r8, [sp, #20]
   11f9c:	b	12054 <ftello64@plt+0xbf0>
   11fa0:	add	r0, sp, #64	; 0x40
   11fa4:	bl	12b24 <ftello64@plt+0x16c0>
   11fa8:	ldr	r8, [sp, #20]
   11fac:	ldr	r0, [sp, #60]	; 0x3c
   11fb0:	mov	r2, r4
   11fb4:	mov	r3, r7
   11fb8:	bl	14b28 <ftello64@plt+0x36c4>
   11fbc:	add	r2, r0, r0, lsl #1
   11fc0:	subs	r0, r0, r9
   11fc4:	sbcs	r0, r1, #0
   11fc8:	add	r0, sp, #64	; 0x40
   11fcc:	mov	r1, r5
   11fd0:	addcc	r0, sl, r2, lsl #2
   11fd4:	mov	r2, r6
   11fd8:	bl	12c24 <ftello64@plt+0x17c0>
   11fdc:	cmp	r0, #0
   11fe0:	beq	12040 <ftello64@plt+0xbdc>
   11fe4:	adds	r0, r4, #1
   11fe8:	adc	r1, r7, #0
   11fec:	orrs	r2, r4, r7
   11ff0:	mov	r4, r0
   11ff4:	mov	r7, r1
   11ff8:	bne	11fac <ftello64@plt+0xb48>
   11ffc:	mov	r7, #0
   12000:	mov	r4, #1
   12004:	b	12048 <ftello64@plt+0xbe4>
   12008:	mov	r0, #0
   1200c:	add	r2, sp, #64	; 0x40
   12010:	mov	r1, #0
   12014:	str	r0, [sp, #40]	; 0x28
   12018:	mov	r0, #3
   1201c:	bl	11260 <__fxstat64@plt>
   12020:	cmp	r0, #0
   12024:	beq	12320 <ftello64@plt+0xebc>
   12028:	ldr	r6, [sp, #48]	; 0x30
   1202c:	mov	r0, #1
   12030:	mvn	r4, #0
   12034:	mov	r9, r7
   12038:	mvn	r1, #0
   1203c:	b	11ea0 <ftello64@plt+0xa3c>
   12040:	orrs	r0, r4, r7
   12044:	beq	125b4 <ftello64@plt+0x1150>
   12048:	add	r0, sp, #64	; 0x40
   1204c:	bl	12d14 <ftello64@plt+0x18b0>
   12050:	ldr	r6, [sp, #48]	; 0x30
   12054:	ldrb	r0, [r5]
   12058:	tst	r0, #32
   1205c:	bne	124f8 <ftello64@plt+0x1094>
   12060:	subs	r0, r9, r4
   12064:	ldr	r5, [sp, #24]
   12068:	rscs	r0, r7, #0
   1206c:	ldr	r7, [sp, #56]	; 0x38
   12070:	movcc	r4, r9
   12074:	mov	r9, r4
   12078:	ldr	r1, [sp, #52]	; 0x34
   1207c:	clz	r0, r7
   12080:	lsr	r0, r0, #5
   12084:	orr	r0, r0, r8
   12088:	orr	r0, r1, r0
   1208c:	tst	r0, #1
   12090:	bne	120ac <ftello64@plt+0xc48>
   12094:	movw	r0, #41344	; 0xa180
   12098:	movt	r0, #2
   1209c:	ldr	r0, [r0]
   120a0:	bl	1273c <ftello64@plt+0x12d8>
   120a4:	cmp	r0, #0
   120a8:	bne	124f8 <ftello64@plt+0x1094>
   120ac:	mov	r7, #0
   120b0:	tst	r6, #1
   120b4:	bne	120cc <ftello64@plt+0xc68>
   120b8:	ldr	r0, [sp, #60]	; 0x3c
   120bc:	mov	r1, r9
   120c0:	mov	r2, r4
   120c4:	bl	14d80 <ftello64@plt+0x391c>
   120c8:	mov	r7, r0
   120cc:	cmp	r5, #0
   120d0:	beq	120f8 <ftello64@plt+0xc94>
   120d4:	movw	r0, #41348	; 0xa184
   120d8:	movw	r1, #38292	; 0x9594
   120dc:	movt	r0, #2
   120e0:	movt	r1, #1
   120e4:	ldr	r2, [r0]
   120e8:	mov	r0, r5
   120ec:	bl	12834 <ftello64@plt+0x13d0>
   120f0:	cmp	r0, #0
   120f4:	beq	12578 <ftello64@plt+0x1114>
   120f8:	tst	r6, #1
   120fc:	beq	12190 <ftello64@plt+0xd2c>
   12100:	ldr	r0, [sp, #56]	; 0x38
   12104:	ldr	r7, [sp, #44]	; 0x2c
   12108:	ldr	sl, [sp, #40]	; 0x28
   1210c:	cmp	r0, #0
   12110:	beq	122f8 <ftello64@plt+0xe94>
   12114:	cmp	r4, #0
   12118:	beq	125a8 <ftello64@plt+0x1144>
   1211c:	ldr	r0, [sp, #52]	; 0x34
   12120:	tst	r0, #1
   12124:	beq	12248 <ftello64@plt+0xde4>
   12128:	ldr	r0, [sp, #28]
   1212c:	mov	r1, #0
   12130:	sub	r0, r0, r7
   12134:	add	r0, r0, #1
   12138:	subs	r4, r0, #1
   1213c:	sbc	r5, r1, #0
   12140:	cmp	r9, #0
   12144:	beq	122f8 <ftello64@plt+0xe94>
   12148:	ldr	r0, [sp, #36]	; 0x24
   1214c:	movw	r8, #38866	; 0x97d2
   12150:	movt	r8, #1
   12154:	uxtb	r6, r0
   12158:	ldr	r0, [sp, #60]	; 0x3c
   1215c:	mov	r2, r4
   12160:	mov	r3, r5
   12164:	bl	14b28 <ftello64@plt+0x36c4>
   12168:	add	r2, r7, r0
   1216c:	mov	r0, #1
   12170:	mov	r1, r8
   12174:	mov	r3, r6
   12178:	bl	11380 <__printf_chk@plt>
   1217c:	cmn	r0, #1
   12180:	ble	123a0 <ftello64@plt+0xf3c>
   12184:	subs	r9, r9, #1
   12188:	bne	12158 <ftello64@plt+0xcf4>
   1218c:	b	122f8 <ftello64@plt+0xe94>
   12190:	ldr	r0, [sp, #32]
   12194:	cmp	r0, #0
   12198:	beq	121ec <ftello64@plt+0xd88>
   1219c:	cmp	r4, #0
   121a0:	beq	122f8 <ftello64@plt+0xe94>
   121a4:	movw	r8, #41348	; 0xa184
   121a8:	mov	r6, #0
   121ac:	movt	r8, #2
   121b0:	ldr	r0, [r7, r6, lsl #2]
   121b4:	ldr	r3, [r8]
   121b8:	mov	r1, #1
   121bc:	add	r0, r0, r0, lsl #1
   121c0:	add	r5, sl, r0, lsl #2
   121c4:	ldr	r2, [r5, #4]!
   121c8:	ldr	r0, [r5, #4]
   121cc:	bl	11200 <fwrite_unlocked@plt>
   121d0:	ldr	r1, [r5]
   121d4:	cmp	r0, r1
   121d8:	bne	123a0 <ftello64@plt+0xf3c>
   121dc:	add	r6, r6, #1
   121e0:	cmp	r6, r4
   121e4:	bne	121b0 <ftello64@plt+0xd4c>
   121e8:	b	122f8 <ftello64@plt+0xe94>
   121ec:	ldr	r0, [sp, #52]	; 0x34
   121f0:	ldr	r6, [sp, #40]	; 0x28
   121f4:	tst	r0, #1
   121f8:	beq	122ac <ftello64@plt+0xe48>
   121fc:	ldr	r6, [sp, #44]	; 0x2c
   12200:	cmp	r9, #0
   12204:	beq	122f8 <ftello64@plt+0xe94>
   12208:	ldr	r0, [sp, #36]	; 0x24
   1220c:	movw	r5, #38866	; 0x97d2
   12210:	movt	r5, #1
   12214:	uxtb	r4, r0
   12218:	ldr	r0, [r7]
   1221c:	mov	r1, r5
   12220:	mov	r3, r4
   12224:	add	r2, r0, r6
   12228:	mov	r0, #1
   1222c:	bl	11380 <__printf_chk@plt>
   12230:	cmn	r0, #1
   12234:	ble	123a0 <ftello64@plt+0xf3c>
   12238:	add	r7, r7, #4
   1223c:	subs	r9, r9, #1
   12240:	bne	12218 <ftello64@plt+0xdb4>
   12244:	b	122f8 <ftello64@plt+0xe94>
   12248:	cmp	r9, #0
   1224c:	beq	122f8 <ftello64@plt+0xe94>
   12250:	movw	r8, #41348	; 0xa184
   12254:	mov	r7, #0
   12258:	subs	r4, r4, #1
   1225c:	sbc	r5, r7, #0
   12260:	movt	r8, #2
   12264:	ldr	r0, [sp, #60]	; 0x3c
   12268:	mov	r2, r4
   1226c:	mov	r3, r5
   12270:	bl	14b28 <ftello64@plt+0x36c4>
   12274:	mov	r1, sl
   12278:	ldr	r3, [r8]
   1227c:	ldr	r0, [r1, r0, lsl #2]!
   12280:	ldr	r1, [r1, #4]
   12284:	sub	r6, r1, r0
   12288:	mov	r1, #1
   1228c:	mov	r2, r6
   12290:	bl	11200 <fwrite_unlocked@plt>
   12294:	cmp	r0, r6
   12298:	bne	123a0 <ftello64@plt+0xf3c>
   1229c:	add	r7, r7, #1
   122a0:	cmp	r7, r9
   122a4:	bne	12264 <ftello64@plt+0xe00>
   122a8:	b	122f8 <ftello64@plt+0xe94>
   122ac:	cmp	r9, #0
   122b0:	beq	122f8 <ftello64@plt+0xe94>
   122b4:	movw	r8, #41348	; 0xa184
   122b8:	mov	r5, #0
   122bc:	movt	r8, #2
   122c0:	ldr	r0, [r7, r5, lsl #2]
   122c4:	mov	r1, r6
   122c8:	ldr	r3, [r8]
   122cc:	ldr	r0, [r1, r0, lsl #2]!
   122d0:	ldr	r1, [r1, #4]
   122d4:	sub	r4, r1, r0
   122d8:	mov	r1, #1
   122dc:	mov	r2, r4
   122e0:	bl	11200 <fwrite_unlocked@plt>
   122e4:	cmp	r0, r4
   122e8:	bne	123a0 <ftello64@plt+0xf3c>
   122ec:	add	r5, r5, #1
   122f0:	cmp	r5, r9
   122f4:	bne	122c0 <ftello64@plt+0xe5c>
   122f8:	mov	r0, #0
   122fc:	sub	sp, fp, #28
   12300:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   12304:	mov	r0, #1
   12308:	mov	r1, #4
   1230c:	bl	16470 <ftello64@plt+0x500c>
   12310:	str	r0, [sp, #40]	; 0x28
   12314:	str	r5, [r0]
   12318:	mov	r4, #0
   1231c:	b	11ce8 <ftello64@plt+0x884>
   12320:	ldr	r0, [sp, #80]	; 0x50
   12324:	and	r0, r0, #53248	; 0xd000
   12328:	orr	r0, r0, #8192	; 0x2000
   1232c:	cmp	r0, #40960	; 0xa000
   12330:	bne	12028 <ftello64@plt+0xbc4>
   12334:	ldr	r4, [sp, #112]	; 0x70
   12338:	ldr	r6, [sp, #116]	; 0x74
   1233c:	mov	r0, #1
   12340:	mov	r1, #1
   12344:	mov	r2, #0
   12348:	mov	r3, #0
   1234c:	str	r0, [sp, #32]
   12350:	mov	r0, #0
   12354:	str	r1, [sp]
   12358:	bl	11278 <lseek64@plt>
   1235c:	cmn	r1, #1
   12360:	ble	12028 <ftello64@plt+0xbc4>
   12364:	subs	r0, r4, r0
   12368:	mvn	r4, #0
   1236c:	mov	r9, r7
   12370:	sbc	r1, r6, r1
   12374:	ldr	r6, [sp, #48]	; 0x30
   12378:	rsbs	r0, r0, #8388608	; 0x800000
   1237c:	rscs	r0, r1, #0
   12380:	mov	r0, #0
   12384:	mvn	r1, #0
   12388:	str	r0, [sp, #40]	; 0x28
   1238c:	bge	11d8c <ftello64@plt+0x928>
   12390:	b	11ea4 <ftello64@plt+0xa40>
   12394:	mov	r4, #0
   12398:	ldr	r7, [sp, #56]	; 0x38
   1239c:	b	11ce8 <ftello64@plt+0x884>
   123a0:	bl	11350 <__errno_location@plt>
   123a4:	ldr	r4, [r0]
   123a8:	movw	r1, #38313	; 0x95a9
   123ac:	movt	r1, #1
   123b0:	mov	r0, #0
   123b4:	mov	r2, #5
   123b8:	bl	11218 <dcgettext@plt>
   123bc:	mov	r2, r0
   123c0:	mov	r0, #1
   123c4:	mov	r1, r4
   123c8:	bl	112b4 <error@plt>
   123cc:	cmn	r0, #3
   123d0:	bne	1241c <ftello64@plt+0xfb8>
   123d4:	movw	r0, #41248	; 0xa120
   123d8:	movw	r2, #38220	; 0x954c
   123dc:	mov	r1, #0
   123e0:	movt	r0, #2
   123e4:	movt	r2, #1
   123e8:	str	r1, [sp, #4]
   123ec:	movw	r1, #38021	; 0x9485
   123f0:	movt	r1, #1
   123f4:	ldr	r3, [r0]
   123f8:	movw	r0, #41348	; 0xa184
   123fc:	str	r2, [sp]
   12400:	movw	r2, #38206	; 0x953e
   12404:	movt	r0, #2
   12408:	movt	r2, #1
   1240c:	ldr	r0, [r0]
   12410:	bl	1616c <ftello64@plt+0x4d08>
   12414:	mov	r0, #0
   12418:	bl	11320 <exit@plt>
   1241c:	cmn	r0, #2
   12420:	bne	1242c <ftello64@plt+0xfc8>
   12424:	mov	r0, #0
   12428:	bl	11560 <ftello64@plt+0xfc>
   1242c:	mov	r0, #1
   12430:	bl	11560 <ftello64@plt+0xfc>
   12434:	movw	r1, #38060	; 0x94ac
   12438:	movt	r1, #1
   1243c:	b	124dc <ftello64@plt+0x1078>
   12440:	bl	11350 <__errno_location@plt>
   12444:	movw	r1, #38090	; 0x94ca
   12448:	ldr	r4, [r0]
   1244c:	mov	r0, #0
   12450:	mov	r2, #5
   12454:	movt	r1, #1
   12458:	bl	11218 <dcgettext@plt>
   1245c:	mov	r5, r0
   12460:	movw	r0, #41352	; 0xa188
   12464:	movt	r0, #2
   12468:	ldr	r0, [r0]
   1246c:	bl	14970 <ftello64@plt+0x350c>
   12470:	movw	r2, #38110	; 0x94de
   12474:	str	r0, [sp]
   12478:	mov	r0, #1
   1247c:	mov	r1, r4
   12480:	mov	r3, r5
   12484:	movt	r2, #1
   12488:	bl	112b4 <error@plt>
   1248c:	movw	r1, #38117	; 0x94e5
   12490:	mov	r0, #0
   12494:	mov	r2, #5
   12498:	movt	r1, #1
   1249c:	bl	11218 <dcgettext@plt>
   124a0:	mov	r4, r0
   124a4:	movw	r0, #41352	; 0xa188
   124a8:	movt	r0, #2
   124ac:	ldr	r0, [r0]
   124b0:	bl	14970 <ftello64@plt+0x350c>
   124b4:	mov	r3, r0
   124b8:	mov	r0, #1
   124bc:	mov	r1, #0
   124c0:	mov	r2, r4
   124c4:	bl	112b4 <error@plt>
   124c8:	movw	r1, #38140	; 0x94fc
   124cc:	movt	r1, #1
   124d0:	b	124dc <ftello64@plt+0x1078>
   124d4:	movw	r1, #38172	; 0x951c
   124d8:	movt	r1, #1
   124dc:	mov	r0, #0
   124e0:	mov	r2, #5
   124e4:	bl	11218 <dcgettext@plt>
   124e8:	mov	r2, r0
   124ec:	mov	r0, #1
   124f0:	mov	r1, #0
   124f4:	bl	112b4 <error@plt>
   124f8:	bl	11350 <__errno_location@plt>
   124fc:	ldr	r4, [r0]
   12500:	movw	r1, #39387	; 0x99db
   12504:	movt	r1, #1
   12508:	b	123b0 <ftello64@plt+0xf4c>
   1250c:	movw	r1, #38232	; 0x9558
   12510:	mov	r0, #0
   12514:	mov	r2, #5
   12518:	movt	r1, #1
   1251c:	bl	11218 <dcgettext@plt>
   12520:	mov	r2, r0
   12524:	mov	r0, #0
   12528:	mov	r1, #0
   1252c:	bl	112b4 <error@plt>
   12530:	mov	r0, #1
   12534:	bl	11560 <ftello64@plt+0xfc>
   12538:	movw	r4, #38282	; 0x958a
   1253c:	cmp	sl, #0
   12540:	movt	r4, #1
   12544:	movne	r4, sl
   12548:	bl	11350 <__errno_location@plt>
   1254c:	ldr	r5, [r0]
   12550:	mov	r0, #0
   12554:	mov	r1, #3
   12558:	mov	r2, r4
   1255c:	bl	146c4 <ftello64@plt+0x3260>
   12560:	movw	r2, #38114	; 0x94e2
   12564:	mov	r3, r0
   12568:	mov	r0, #1
   1256c:	mov	r1, r5
   12570:	movt	r2, #1
   12574:	bl	112b4 <error@plt>
   12578:	bl	11350 <__errno_location@plt>
   1257c:	ldr	r4, [r0]
   12580:	mov	r0, #0
   12584:	mov	r1, #3
   12588:	mov	r2, r5
   1258c:	bl	146c4 <ftello64@plt+0x3260>
   12590:	movw	r2, #38114	; 0x94e2
   12594:	mov	r3, r0
   12598:	mov	r0, #1
   1259c:	mov	r1, r4
   125a0:	movt	r2, #1
   125a4:	bl	112b4 <error@plt>
   125a8:	movw	r1, #38294	; 0x9596
   125ac:	movt	r1, #1
   125b0:	b	124dc <ftello64@plt+0x1078>
   125b4:	movw	r1, #38845	; 0x97bd
   125b8:	mov	r0, #0
   125bc:	mov	r2, #5
   125c0:	movt	r1, #1
   125c4:	bl	11218 <dcgettext@plt>
   125c8:	mov	r2, r0
   125cc:	mov	r0, #1
   125d0:	mov	r1, #75	; 0x4b
   125d4:	bl	112b4 <error@plt>
   125d8:	bl	11350 <__errno_location@plt>
   125dc:	ldr	r4, [r0]
   125e0:	ldr	r0, [sp, #40]	; 0x28
   125e4:	mov	r1, #3
   125e8:	ldr	r2, [r0]
   125ec:	mov	r0, #0
   125f0:	b	1258c <ftello64@plt+0x1128>
   125f4:	movw	r1, #41360	; 0xa190
   125f8:	movt	r1, #2
   125fc:	str	r0, [r1]
   12600:	bx	lr
   12604:	movw	r1, #41364	; 0xa194
   12608:	movt	r1, #2
   1260c:	strb	r0, [r1]
   12610:	bx	lr
   12614:	push	{r4, r5, r6, sl, fp, lr}
   12618:	add	fp, sp, #16
   1261c:	sub	sp, sp, #8
   12620:	movw	r0, #41348	; 0xa184
   12624:	movt	r0, #2
   12628:	ldr	r0, [r0]
   1262c:	bl	17794 <ftello64@plt+0x6330>
   12630:	cmp	r0, #0
   12634:	beq	1265c <ftello64@plt+0x11f8>
   12638:	movw	r0, #41364	; 0xa194
   1263c:	movt	r0, #2
   12640:	ldrb	r0, [r0]
   12644:	cmp	r0, #0
   12648:	beq	1267c <ftello64@plt+0x1218>
   1264c:	bl	11350 <__errno_location@plt>
   12650:	ldr	r0, [r0]
   12654:	cmp	r0, #32
   12658:	bne	1267c <ftello64@plt+0x1218>
   1265c:	movw	r0, #41336	; 0xa178
   12660:	movt	r0, #2
   12664:	ldr	r0, [r0]
   12668:	bl	17794 <ftello64@plt+0x6330>
   1266c:	cmp	r0, #0
   12670:	subeq	sp, fp, #16
   12674:	popeq	{r4, r5, r6, sl, fp, pc}
   12678:	b	126ec <ftello64@plt+0x1288>
   1267c:	movw	r1, #38313	; 0x95a9
   12680:	mov	r0, #0
   12684:	mov	r2, #5
   12688:	movt	r1, #1
   1268c:	bl	11218 <dcgettext@plt>
   12690:	mov	r4, r0
   12694:	movw	r0, #41360	; 0xa190
   12698:	movt	r0, #2
   1269c:	ldr	r6, [r0]
   126a0:	bl	11350 <__errno_location@plt>
   126a4:	ldr	r5, [r0]
   126a8:	cmp	r6, #0
   126ac:	bne	126c8 <ftello64@plt+0x1264>
   126b0:	movw	r2, #38114	; 0x94e2
   126b4:	mov	r0, #0
   126b8:	mov	r1, r5
   126bc:	mov	r3, r4
   126c0:	movt	r2, #1
   126c4:	b	126e8 <ftello64@plt+0x1284>
   126c8:	mov	r0, r6
   126cc:	bl	145e8 <ftello64@plt+0x3184>
   126d0:	movw	r2, #38110	; 0x94de
   126d4:	mov	r3, r0
   126d8:	str	r4, [sp]
   126dc:	mov	r0, #0
   126e0:	mov	r1, r5
   126e4:	movt	r2, #1
   126e8:	bl	112b4 <error@plt>
   126ec:	movw	r0, #41252	; 0xa124
   126f0:	movt	r0, #2
   126f4:	ldr	r0, [r0]
   126f8:	bl	111d0 <_exit@plt>
   126fc:	b	111a0 <posix_fadvise64@plt>
   12700:	cmp	r0, #0
   12704:	bxeq	lr
   12708:	push	{r4, sl, fp, lr}
   1270c:	add	fp, sp, #8
   12710:	sub	sp, sp, #16
   12714:	mov	r4, r1
   12718:	bl	1138c <fileno@plt>
   1271c:	mov	r1, #0
   12720:	mov	r2, #0
   12724:	mov	r3, #0
   12728:	str	r1, [sp]
   1272c:	stmib	sp, {r1, r4}
   12730:	bl	111a0 <posix_fadvise64@plt>
   12734:	sub	sp, fp, #8
   12738:	pop	{r4, sl, fp, pc}
   1273c:	push	{r4, r5, r6, sl, fp, lr}
   12740:	add	fp, sp, #16
   12744:	sub	sp, sp, #8
   12748:	mov	r4, r0
   1274c:	bl	1138c <fileno@plt>
   12750:	cmn	r0, #1
   12754:	ble	127c8 <ftello64@plt+0x1364>
   12758:	mov	r0, r4
   1275c:	bl	112e4 <__freading@plt>
   12760:	cmp	r0, #0
   12764:	beq	12790 <ftello64@plt+0x132c>
   12768:	mov	r0, r4
   1276c:	bl	1138c <fileno@plt>
   12770:	mov	r1, #1
   12774:	mov	r2, #0
   12778:	mov	r3, #0
   1277c:	str	r1, [sp]
   12780:	bl	11278 <lseek64@plt>
   12784:	and	r0, r0, r1
   12788:	cmn	r0, #1
   1278c:	beq	127c8 <ftello64@plt+0x1364>
   12790:	mov	r0, r4
   12794:	bl	127d8 <ftello64@plt+0x1374>
   12798:	cmp	r0, #0
   1279c:	beq	127c8 <ftello64@plt+0x1364>
   127a0:	bl	11350 <__errno_location@plt>
   127a4:	ldr	r6, [r0]
   127a8:	mov	r5, r0
   127ac:	mov	r0, r4
   127b0:	bl	113a4 <fclose@plt>
   127b4:	cmp	r6, #0
   127b8:	strne	r6, [r5]
   127bc:	mvnne	r0, #0
   127c0:	sub	sp, fp, #16
   127c4:	pop	{r4, r5, r6, sl, fp, pc}
   127c8:	mov	r0, r4
   127cc:	sub	sp, fp, #16
   127d0:	pop	{r4, r5, r6, sl, fp, lr}
   127d4:	b	113a4 <fclose@plt>
   127d8:	push	{r4, sl, fp, lr}
   127dc:	add	fp, sp, #8
   127e0:	sub	sp, sp, #8
   127e4:	mov	r4, r0
   127e8:	cmp	r0, #0
   127ec:	beq	12824 <ftello64@plt+0x13c0>
   127f0:	mov	r0, r4
   127f4:	bl	112e4 <__freading@plt>
   127f8:	cmp	r0, #0
   127fc:	beq	12824 <ftello64@plt+0x13c0>
   12800:	ldrb	r0, [r4, #1]
   12804:	tst	r0, #1
   12808:	beq	12824 <ftello64@plt+0x13c0>
   1280c:	mov	r0, #1
   12810:	mov	r2, #0
   12814:	mov	r3, #0
   12818:	str	r0, [sp]
   1281c:	mov	r0, r4
   12820:	bl	12a7c <ftello64@plt+0x1618>
   12824:	mov	r0, r4
   12828:	sub	sp, fp, #8
   1282c:	pop	{r4, sl, fp, lr}
   12830:	b	111ac <fflush@plt>
   12834:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   12838:	add	fp, sp, #28
   1283c:	sub	sp, sp, #4
   12840:	mov	r5, r0
   12844:	mov	r0, r2
   12848:	mov	r4, r2
   1284c:	mov	r9, r1
   12850:	bl	1138c <fileno@plt>
   12854:	mov	r7, #0
   12858:	cmp	r0, #0
   1285c:	beq	1289c <ftello64@plt+0x1438>
   12860:	cmp	r0, #1
   12864:	beq	128a8 <ftello64@plt+0x1444>
   12868:	cmp	r0, #2
   1286c:	beq	12884 <ftello64@plt+0x1420>
   12870:	mov	r0, #2
   12874:	mov	r1, #2
   12878:	bl	11224 <dup2@plt>
   1287c:	subs	r7, r0, #2
   12880:	movwne	r7, #1
   12884:	mov	r0, #1
   12888:	mov	r1, #1
   1288c:	bl	11224 <dup2@plt>
   12890:	subs	r6, r0, #1
   12894:	movwne	r6, #1
   12898:	b	128ac <ftello64@plt+0x1448>
   1289c:	mov	r6, #0
   128a0:	mov	r8, #0
   128a4:	b	12974 <ftello64@plt+0x1510>
   128a8:	mov	r6, #0
   128ac:	mov	r0, #0
   128b0:	mov	r1, #0
   128b4:	mov	sl, #0
   128b8:	bl	11224 <dup2@plt>
   128bc:	cmp	r0, #0
   128c0:	mov	r8, #0
   128c4:	beq	12904 <ftello64@plt+0x14a0>
   128c8:	movw	r0, #39103	; 0x98bf
   128cc:	mov	r1, #0
   128d0:	movt	r0, #1
   128d4:	bl	112c0 <open64@plt>
   128d8:	cmp	r0, #0
   128dc:	beq	12900 <ftello64@plt+0x149c>
   128e0:	cmn	r0, #1
   128e4:	ble	12a00 <ftello64@plt+0x159c>
   128e8:	bl	1144c <close@plt>
   128ec:	bl	11350 <__errno_location@plt>
   128f0:	mov	r4, r0
   128f4:	mov	r0, #9
   128f8:	str	r0, [r4]
   128fc:	b	12a08 <ftello64@plt+0x15a4>
   12900:	mov	r8, #1
   12904:	cmp	r6, #0
   12908:	beq	12928 <ftello64@plt+0x14c4>
   1290c:	movw	r0, #39103	; 0x98bf
   12910:	mov	r1, #0
   12914:	movt	r0, #1
   12918:	bl	112c0 <open64@plt>
   1291c:	mov	sl, #1
   12920:	cmp	r0, #1
   12924:	bne	129e0 <ftello64@plt+0x157c>
   12928:	cmp	r7, #0
   1292c:	beq	1296c <ftello64@plt+0x1508>
   12930:	movw	r0, #39103	; 0x98bf
   12934:	mov	r1, #0
   12938:	movt	r0, #1
   1293c:	bl	112c0 <open64@plt>
   12940:	mov	r7, #1
   12944:	cmp	r0, #2
   12948:	beq	12970 <ftello64@plt+0x150c>
   1294c:	cmn	r0, #1
   12950:	ble	12a58 <ftello64@plt+0x15f4>
   12954:	bl	1144c <close@plt>
   12958:	bl	11350 <__errno_location@plt>
   1295c:	mov	r4, r0
   12960:	mov	r0, #9
   12964:	str	r0, [r4]
   12968:	b	12a60 <ftello64@plt+0x15fc>
   1296c:	mov	r7, #0
   12970:	mov	r6, sl
   12974:	mov	r0, r5
   12978:	mov	r1, r9
   1297c:	mov	r2, r4
   12980:	bl	112fc <freopen64@plt>
   12984:	mov	r5, r0
   12988:	bl	11350 <__errno_location@plt>
   1298c:	ldr	r9, [r0]
   12990:	mov	r4, r0
   12994:	cmp	r7, #0
   12998:	beq	129a4 <ftello64@plt+0x1540>
   1299c:	mov	r0, #2
   129a0:	bl	1144c <close@plt>
   129a4:	cmp	r6, #0
   129a8:	beq	129b4 <ftello64@plt+0x1550>
   129ac:	mov	r0, #1
   129b0:	bl	1144c <close@plt>
   129b4:	cmp	r8, #0
   129b8:	beq	129c4 <ftello64@plt+0x1560>
   129bc:	mov	r0, #0
   129c0:	bl	1144c <close@plt>
   129c4:	cmp	r5, #0
   129c8:	bne	129d4 <ftello64@plt+0x1570>
   129cc:	mov	r5, #0
   129d0:	str	r9, [r4]
   129d4:	mov	r0, r5
   129d8:	sub	sp, fp, #28
   129dc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   129e0:	cmn	r0, #1
   129e4:	ble	12a20 <ftello64@plt+0x15bc>
   129e8:	bl	1144c <close@plt>
   129ec:	bl	11350 <__errno_location@plt>
   129f0:	mov	r4, r0
   129f4:	mov	r0, #9
   129f8:	str	r0, [r4]
   129fc:	b	12a28 <ftello64@plt+0x15c4>
   12a00:	bl	11350 <__errno_location@plt>
   12a04:	mov	r4, r0
   12a08:	ldr	r9, [r4]
   12a0c:	mov	r8, #1
   12a10:	mov	r5, #0
   12a14:	cmp	r7, #0
   12a18:	bne	1299c <ftello64@plt+0x1538>
   12a1c:	b	129a4 <ftello64@plt+0x1540>
   12a20:	bl	11350 <__errno_location@plt>
   12a24:	mov	r4, r0
   12a28:	ldr	r9, [r4]
   12a2c:	mov	r5, #0
   12a30:	cmp	r7, #0
   12a34:	beq	129ac <ftello64@plt+0x1548>
   12a38:	mov	r0, #2
   12a3c:	bl	1144c <close@plt>
   12a40:	mov	r0, #1
   12a44:	bl	1144c <close@plt>
   12a48:	mov	r5, #0
   12a4c:	cmp	r8, #0
   12a50:	bne	129bc <ftello64@plt+0x1558>
   12a54:	b	129cc <ftello64@plt+0x1568>
   12a58:	bl	11350 <__errno_location@plt>
   12a5c:	mov	r4, r0
   12a60:	ldr	r9, [r4]
   12a64:	mov	r0, #2
   12a68:	bl	1144c <close@plt>
   12a6c:	mov	r5, #0
   12a70:	cmp	sl, #0
   12a74:	bne	129ac <ftello64@plt+0x1548>
   12a78:	b	129b4 <ftello64@plt+0x1550>
   12a7c:	push	{r4, r5, r6, r7, fp, lr}
   12a80:	add	fp, sp, #16
   12a84:	sub	sp, sp, #8
   12a88:	mov	r4, r0
   12a8c:	ldr	r0, [r0, #4]
   12a90:	mov	r5, r3
   12a94:	mov	r6, r2
   12a98:	ldr	r1, [r4, #8]
   12a9c:	cmp	r1, r0
   12aa0:	bne	12abc <ftello64@plt+0x1658>
   12aa4:	ldrd	r0, [r4, #16]
   12aa8:	cmp	r1, r0
   12aac:	bne	12abc <ftello64@plt+0x1658>
   12ab0:	ldr	r0, [r4, #36]	; 0x24
   12ab4:	cmp	r0, #0
   12ab8:	beq	12ad4 <ftello64@plt+0x1670>
   12abc:	mov	r0, r4
   12ac0:	mov	r2, r6
   12ac4:	mov	r3, r5
   12ac8:	sub	sp, fp, #16
   12acc:	pop	{r4, r5, r6, r7, fp, lr}
   12ad0:	b	113b0 <fseeko64@plt>
   12ad4:	ldr	r7, [fp, #8]
   12ad8:	mov	r0, r4
   12adc:	bl	1138c <fileno@plt>
   12ae0:	mov	r2, r6
   12ae4:	mov	r3, r5
   12ae8:	str	r7, [sp]
   12aec:	bl	11278 <lseek64@plt>
   12af0:	and	r2, r0, r1
   12af4:	cmn	r2, #1
   12af8:	beq	12b18 <ftello64@plt+0x16b4>
   12afc:	strd	r0, [r4, #80]	; 0x50
   12b00:	ldr	r0, [r4]
   12b04:	bic	r0, r0, #16
   12b08:	str	r0, [r4]
   12b0c:	mov	r0, #0
   12b10:	sub	sp, fp, #16
   12b14:	pop	{r4, r5, r6, r7, fp, pc}
   12b18:	mvn	r0, #0
   12b1c:	sub	sp, fp, #16
   12b20:	pop	{r4, r5, r6, r7, fp, pc}
   12b24:	mov	r1, #0
   12b28:	str	r1, [r0]
   12b2c:	str	r1, [r0, #4]
   12b30:	str	r1, [r0, #8]
   12b34:	bx	lr
   12b38:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   12b3c:	add	fp, sp, #28
   12b40:	sub	sp, sp, #4
   12b44:	mov	r9, r0
   12b48:	ldrb	r0, [r1]
   12b4c:	tst	r0, #16
   12b50:	bne	12c14 <ftello64@plt+0x17b0>
   12b54:	ldr	r4, [r9, #8]
   12b58:	ldr	r0, [r9]
   12b5c:	mov	r5, r1
   12b60:	mov	r8, #1
   12b64:	add	sl, r4, r0
   12b68:	mov	r6, r4
   12b6c:	b	12b7c <ftello64@plt+0x1718>
   12b70:	strb	r7, [r6], #1
   12b74:	cmp	r7, #10
   12b78:	beq	12c08 <ftello64@plt+0x17a4>
   12b7c:	ldmib	r5, {r0, r1}
   12b80:	cmp	r0, r1
   12b84:	bcs	12bd0 <ftello64@plt+0x176c>
   12b88:	add	r1, r0, #1
   12b8c:	str	r1, [r5, #4]
   12b90:	ldrb	r7, [r0]
   12b94:	cmp	r6, sl
   12b98:	bne	12b70 <ftello64@plt+0x170c>
   12b9c:	ldr	r6, [r9]
   12ba0:	mov	r0, r4
   12ba4:	mov	r1, r9
   12ba8:	mov	r2, #1
   12bac:	mvn	r3, #0
   12bb0:	str	r8, [sp]
   12bb4:	bl	165d0 <ftello64@plt+0x516c>
   12bb8:	str	r0, [r9, #8]
   12bbc:	mov	r4, r0
   12bc0:	add	r6, r0, r6
   12bc4:	ldr	r0, [r9]
   12bc8:	add	sl, r4, r0
   12bcc:	b	12b70 <ftello64@plt+0x170c>
   12bd0:	mov	r0, r5
   12bd4:	bl	113c8 <__uflow@plt>
   12bd8:	mov	r7, r0
   12bdc:	cmn	r0, #1
   12be0:	bne	12b94 <ftello64@plt+0x1730>
   12be4:	cmp	r6, r4
   12be8:	beq	12c14 <ftello64@plt+0x17b0>
   12bec:	ldrb	r0, [r5]
   12bf0:	tst	r0, #32
   12bf4:	bne	12c14 <ftello64@plt+0x17b0>
   12bf8:	ldrb	r0, [r6, #-1]
   12bfc:	mov	r7, #10
   12c00:	cmp	r0, #10
   12c04:	bne	12b94 <ftello64@plt+0x1730>
   12c08:	sub	r0, r6, r4
   12c0c:	str	r0, [r9, #4]
   12c10:	b	12c18 <ftello64@plt+0x17b4>
   12c14:	mov	r9, #0
   12c18:	mov	r0, r9
   12c1c:	sub	sp, fp, #28
   12c20:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   12c24:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   12c28:	add	fp, sp, #28
   12c2c:	sub	sp, sp, #4
   12c30:	mov	sl, r0
   12c34:	ldrb	r0, [r1]
   12c38:	tst	r0, #16
   12c3c:	bne	12d04 <ftello64@plt+0x18a0>
   12c40:	ldr	r4, [sl, #8]
   12c44:	ldr	r0, [sl]
   12c48:	mov	r8, r2
   12c4c:	mov	r6, r1
   12c50:	add	r9, r4, r0
   12c54:	mov	r7, r4
   12c58:	b	12c68 <ftello64@plt+0x1804>
   12c5c:	strb	r5, [r7], #1
   12c60:	cmp	r5, r8
   12c64:	beq	12cf8 <ftello64@plt+0x1894>
   12c68:	ldmib	r6, {r0, r1}
   12c6c:	cmp	r0, r1
   12c70:	bcs	12cc0 <ftello64@plt+0x185c>
   12c74:	add	r1, r0, #1
   12c78:	str	r1, [r6, #4]
   12c7c:	ldrb	r5, [r0]
   12c80:	cmp	r7, r9
   12c84:	bne	12c5c <ftello64@plt+0x17f8>
   12c88:	ldr	r7, [sl]
   12c8c:	mov	r0, #1
   12c90:	mov	r1, sl
   12c94:	mov	r2, #1
   12c98:	mvn	r3, #0
   12c9c:	str	r0, [sp]
   12ca0:	mov	r0, r4
   12ca4:	bl	165d0 <ftello64@plt+0x516c>
   12ca8:	str	r0, [sl, #8]
   12cac:	mov	r4, r0
   12cb0:	add	r7, r0, r7
   12cb4:	ldr	r0, [sl]
   12cb8:	add	r9, r4, r0
   12cbc:	b	12c5c <ftello64@plt+0x17f8>
   12cc0:	mov	r0, r6
   12cc4:	bl	113c8 <__uflow@plt>
   12cc8:	mov	r5, r0
   12ccc:	cmn	r0, #1
   12cd0:	bne	12c80 <ftello64@plt+0x181c>
   12cd4:	cmp	r7, r4
   12cd8:	beq	12d04 <ftello64@plt+0x18a0>
   12cdc:	ldrb	r0, [r6]
   12ce0:	tst	r0, #32
   12ce4:	bne	12d04 <ftello64@plt+0x18a0>
   12ce8:	ldrb	r0, [r7, #-1]
   12cec:	mov	r5, r8
   12cf0:	cmp	r0, r8
   12cf4:	bne	12c80 <ftello64@plt+0x181c>
   12cf8:	sub	r0, r7, r4
   12cfc:	str	r0, [sl, #4]
   12d00:	b	12d08 <ftello64@plt+0x18a4>
   12d04:	mov	sl, #0
   12d08:	mov	r0, sl
   12d0c:	sub	sp, fp, #28
   12d10:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   12d14:	ldr	r0, [r0, #8]
   12d18:	b	178c8 <ftello64@plt+0x6464>
   12d1c:	push	{r4, r5, fp, lr}
   12d20:	add	fp, sp, #8
   12d24:	cmp	r0, #0
   12d28:	beq	12dbc <ftello64@plt+0x1958>
   12d2c:	mov	r1, #47	; 0x2f
   12d30:	mov	r4, r0
   12d34:	bl	113ec <strrchr@plt>
   12d38:	cmp	r0, #0
   12d3c:	mov	r5, r4
   12d40:	addne	r5, r0, #1
   12d44:	sub	r0, r5, r4
   12d48:	cmp	r0, #7
   12d4c:	blt	12da0 <ftello64@plt+0x193c>
   12d50:	movw	r1, #39169	; 0x9901
   12d54:	sub	r0, r5, #7
   12d58:	mov	r2, #7
   12d5c:	movt	r1, #1
   12d60:	bl	11434 <strncmp@plt>
   12d64:	cmp	r0, #0
   12d68:	bne	12da0 <ftello64@plt+0x193c>
   12d6c:	movw	r1, #39177	; 0x9909
   12d70:	mov	r0, r5
   12d74:	mov	r2, #3
   12d78:	movt	r1, #1
   12d7c:	bl	11434 <strncmp@plt>
   12d80:	cmp	r0, #0
   12d84:	beq	12d90 <ftello64@plt+0x192c>
   12d88:	mov	r4, r5
   12d8c:	b	12da0 <ftello64@plt+0x193c>
   12d90:	movw	r0, #41320	; 0xa168
   12d94:	add	r4, r5, #3
   12d98:	movt	r0, #2
   12d9c:	str	r4, [r0]
   12da0:	movw	r0, #41324	; 0xa16c
   12da4:	movt	r0, #2
   12da8:	str	r4, [r0]
   12dac:	movw	r0, #41368	; 0xa198
   12db0:	movt	r0, #2
   12db4:	str	r4, [r0]
   12db8:	pop	{r4, r5, fp, pc}
   12dbc:	movw	r0, #41336	; 0xa178
   12dc0:	mov	r1, #55	; 0x37
   12dc4:	mov	r2, #1
   12dc8:	movt	r0, #2
   12dcc:	ldr	r3, [r0]
   12dd0:	movw	r0, #39113	; 0x98c9
   12dd4:	movt	r0, #1
   12dd8:	bl	1126c <fwrite@plt>
   12ddc:	bl	11440 <abort@plt>
   12de0:	push	{r4, r5, r6, sl, fp, lr}
   12de4:	add	fp, sp, #16
   12de8:	mov	r4, r0
   12dec:	movw	r0, #41376	; 0xa1a0
   12df0:	movt	r0, #2
   12df4:	cmp	r4, #0
   12df8:	moveq	r4, r0
   12dfc:	bl	11350 <__errno_location@plt>
   12e00:	ldr	r6, [r0]
   12e04:	mov	r5, r0
   12e08:	mov	r0, r4
   12e0c:	mov	r1, #48	; 0x30
   12e10:	bl	16800 <ftello64@plt+0x539c>
   12e14:	str	r6, [r5]
   12e18:	pop	{r4, r5, r6, sl, fp, pc}
   12e1c:	movw	r1, #41376	; 0xa1a0
   12e20:	cmp	r0, #0
   12e24:	movt	r1, #2
   12e28:	movne	r1, r0
   12e2c:	ldr	r0, [r1]
   12e30:	bx	lr
   12e34:	movw	r2, #41376	; 0xa1a0
   12e38:	cmp	r0, #0
   12e3c:	movt	r2, #2
   12e40:	movne	r2, r0
   12e44:	str	r1, [r2]
   12e48:	bx	lr
   12e4c:	movw	r3, #41376	; 0xa1a0
   12e50:	cmp	r0, #0
   12e54:	and	r2, r2, #1
   12e58:	movt	r3, #2
   12e5c:	movne	r3, r0
   12e60:	ubfx	r0, r1, #5, #3
   12e64:	and	r1, r1, #31
   12e68:	add	ip, r3, r0, lsl #2
   12e6c:	mov	r0, #1
   12e70:	ldr	r3, [ip, #8]
   12e74:	and	r0, r0, r3, lsr r1
   12e78:	eor	r2, r0, r2
   12e7c:	eor	r1, r3, r2, lsl r1
   12e80:	str	r1, [ip, #8]
   12e84:	bx	lr
   12e88:	movw	r2, #41376	; 0xa1a0
   12e8c:	cmp	r0, #0
   12e90:	movt	r2, #2
   12e94:	movne	r2, r0
   12e98:	ldr	r0, [r2, #4]
   12e9c:	str	r1, [r2, #4]
   12ea0:	bx	lr
   12ea4:	push	{fp, lr}
   12ea8:	mov	fp, sp
   12eac:	movw	r3, #41376	; 0xa1a0
   12eb0:	cmp	r0, #0
   12eb4:	movt	r3, #2
   12eb8:	movne	r3, r0
   12ebc:	cmp	r1, #0
   12ec0:	mov	r0, #10
   12ec4:	cmpne	r2, #0
   12ec8:	str	r0, [r3]
   12ecc:	bne	12ed4 <ftello64@plt+0x1a70>
   12ed0:	bl	11440 <abort@plt>
   12ed4:	str	r1, [r3, #40]	; 0x28
   12ed8:	str	r2, [r3, #44]	; 0x2c
   12edc:	pop	{fp, pc}
   12ee0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   12ee4:	add	fp, sp, #28
   12ee8:	sub	sp, sp, #20
   12eec:	mov	r7, r0
   12ef0:	ldr	r0, [fp, #8]
   12ef4:	movw	r5, #41376	; 0xa1a0
   12ef8:	mov	r8, r3
   12efc:	mov	r9, r2
   12f00:	mov	sl, r1
   12f04:	movt	r5, #2
   12f08:	cmp	r0, #0
   12f0c:	movne	r5, r0
   12f10:	bl	11350 <__errno_location@plt>
   12f14:	ldr	r2, [r5, #40]	; 0x28
   12f18:	ldr	r3, [r5, #44]	; 0x2c
   12f1c:	mov	r4, r0
   12f20:	ldm	r5, {r0, r1}
   12f24:	add	r5, r5, #8
   12f28:	ldr	r6, [r4]
   12f2c:	stm	sp, {r0, r1, r5}
   12f30:	mov	r0, r7
   12f34:	mov	r1, sl
   12f38:	str	r2, [sp, #12]
   12f3c:	str	r3, [sp, #16]
   12f40:	mov	r2, r9
   12f44:	mov	r3, r8
   12f48:	bl	12f58 <ftello64@plt+0x1af4>
   12f4c:	str	r6, [r4]
   12f50:	sub	sp, fp, #28
   12f54:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   12f58:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   12f5c:	add	fp, sp, #28
   12f60:	sub	sp, sp, #156	; 0x9c
   12f64:	mov	r5, r0
   12f68:	add	r0, r2, #1
   12f6c:	mov	r6, r1
   12f70:	mov	sl, r3
   12f74:	str	r2, [fp, #-80]	; 0xffffffb0
   12f78:	str	r0, [sp, #72]	; 0x48
   12f7c:	ldr	r0, [fp, #12]
   12f80:	and	r1, r0, #1
   12f84:	str	r1, [sp, #36]	; 0x24
   12f88:	and	r1, r0, #4
   12f8c:	str	r1, [sp, #32]
   12f90:	ubfx	r9, r0, #1, #1
   12f94:	bl	11284 <__ctype_get_mb_cur_max@plt>
   12f98:	str	r0, [sp, #40]	; 0x28
   12f9c:	ldr	r0, [fp, #24]
   12fa0:	ldr	r7, [fp, #8]
   12fa4:	mov	r1, #0
   12fa8:	str	r5, [fp, #-84]	; 0xffffffac
   12fac:	str	r1, [fp, #-56]	; 0xffffffc8
   12fb0:	mov	r1, #0
   12fb4:	str	r1, [sp, #60]	; 0x3c
   12fb8:	mov	r1, #1
   12fbc:	str	r1, [fp, #-48]	; 0xffffffd0
   12fc0:	str	r0, [sp, #80]	; 0x50
   12fc4:	ldr	r0, [fp, #20]
   12fc8:	str	r0, [sp, #76]	; 0x4c
   12fcc:	mov	r0, #0
   12fd0:	str	r0, [sp, #56]	; 0x38
   12fd4:	mov	r0, #0
   12fd8:	str	r0, [fp, #-88]	; 0xffffffa8
   12fdc:	mov	r0, #0
   12fe0:	str	r0, [fp, #-72]	; 0xffffffb8
   12fe4:	mov	r0, #0
   12fe8:	cmp	r7, #10
   12fec:	bhi	13f80 <ftello64@plt+0x2b1c>
   12ff0:	add	r1, pc, #24
   12ff4:	ldr	ip, [fp, #-80]	; 0xffffffb0
   12ff8:	mov	r4, r6
   12ffc:	mov	r8, #0
   13000:	mov	r2, #1
   13004:	mov	r3, #0
   13008:	mov	lr, sl
   1300c:	ldr	pc, [r1, r7, lsl #2]
   13010:	ldrdeq	r3, [r1], -r4
   13014:	andeq	r3, r1, r8, lsr #2
   13018:	andeq	r3, r1, r8, ror #1
   1301c:	andeq	r3, r1, ip, asr #1
   13020:	andeq	r3, r1, ip, lsl r1
   13024:	andeq	r3, r1, r0, asr r1
   13028:	strdeq	r3, [r1], -r8
   1302c:	ldrdeq	r3, [r1], -r4
   13030:	andeq	r3, r1, ip, lsr r0
   13034:	andeq	r3, r1, ip, lsr r0
   13038:	andeq	r3, r1, r4, rrx
   1303c:	movw	r0, #39259	; 0x995b
   13040:	mov	r1, r7
   13044:	movt	r0, #1
   13048:	bl	14988 <ftello64@plt+0x3524>
   1304c:	str	r0, [sp, #76]	; 0x4c
   13050:	movw	r0, #39261	; 0x995d
   13054:	mov	r1, r7
   13058:	movt	r0, #1
   1305c:	bl	14988 <ftello64@plt+0x3524>
   13060:	str	r0, [sp, #80]	; 0x50
   13064:	mov	r8, #0
   13068:	tst	r9, #1
   1306c:	bne	130a4 <ftello64@plt+0x1c40>
   13070:	ldr	r0, [sp, #76]	; 0x4c
   13074:	ldrb	r0, [r0]
   13078:	cmp	r0, #0
   1307c:	beq	130a4 <ftello64@plt+0x1c40>
   13080:	ldr	r1, [sp, #76]	; 0x4c
   13084:	mov	r8, #0
   13088:	add	r1, r1, #1
   1308c:	cmp	r8, r4
   13090:	strbcc	r0, [r5, r8]
   13094:	ldrb	r0, [r1, r8]
   13098:	add	r8, r8, #1
   1309c:	cmp	r0, #0
   130a0:	bne	1308c <ftello64@plt+0x1c28>
   130a4:	ldr	r6, [sp, #80]	; 0x50
   130a8:	mov	r0, r6
   130ac:	bl	11338 <strlen@plt>
   130b0:	ldr	ip, [fp, #-80]	; 0xffffffb0
   130b4:	str	r0, [fp, #-72]	; 0xffffffb8
   130b8:	str	r6, [fp, #-88]	; 0xffffffa8
   130bc:	mov	r2, #1
   130c0:	mov	r3, r9
   130c4:	mov	lr, sl
   130c8:	b	131d4 <ftello64@plt+0x1d70>
   130cc:	mov	r0, #1
   130d0:	b	13128 <ftello64@plt+0x1cc4>
   130d4:	mov	r7, #0
   130d8:	mov	r8, #0
   130dc:	mov	r2, r0
   130e0:	mov	r3, #0
   130e4:	b	131d4 <ftello64@plt+0x1d70>
   130e8:	tst	r9, #1
   130ec:	bne	13128 <ftello64@plt+0x1cc4>
   130f0:	mov	r2, r0
   130f4:	b	13180 <ftello64@plt+0x1d1c>
   130f8:	mov	r0, #1
   130fc:	mov	r8, #0
   13100:	mov	r7, #5
   13104:	mov	r2, #1
   13108:	str	r0, [fp, #-72]	; 0xffffffb8
   1310c:	movw	r0, #39257	; 0x9959
   13110:	movt	r0, #1
   13114:	str	r0, [fp, #-88]	; 0xffffffa8
   13118:	b	13148 <ftello64@plt+0x1ce4>
   1311c:	mov	r2, #1
   13120:	tst	r9, #1
   13124:	beq	13180 <ftello64@plt+0x1d1c>
   13128:	mov	r1, #1
   1312c:	mov	r8, #0
   13130:	mov	r7, #2
   13134:	mov	r2, r0
   13138:	str	r1, [fp, #-72]	; 0xffffffb8
   1313c:	movw	r1, #39261	; 0x995d
   13140:	movt	r1, #1
   13144:	str	r1, [fp, #-88]	; 0xffffffa8
   13148:	mov	r3, #1
   1314c:	b	131d4 <ftello64@plt+0x1d70>
   13150:	tst	r9, #1
   13154:	beq	131a4 <ftello64@plt+0x1d40>
   13158:	mov	r0, #1
   1315c:	mov	r8, #0
   13160:	mov	r2, #1
   13164:	mov	r3, #1
   13168:	mov	r7, #5
   1316c:	str	r0, [fp, #-72]	; 0xffffffb8
   13170:	movw	r0, #39257	; 0x9959
   13174:	movt	r0, #1
   13178:	str	r0, [fp, #-88]	; 0xffffffa8
   1317c:	b	131d4 <ftello64@plt+0x1d70>
   13180:	cmp	r4, #0
   13184:	mov	r8, #1
   13188:	mov	r3, #0
   1318c:	mov	r7, #2
   13190:	movne	r0, #39	; 0x27
   13194:	strbne	r0, [r5]
   13198:	movw	r0, #39261	; 0x995d
   1319c:	movt	r0, #1
   131a0:	b	131c8 <ftello64@plt+0x1d64>
   131a4:	cmp	r4, #0
   131a8:	mov	r8, #1
   131ac:	mov	r2, #1
   131b0:	mov	r7, #5
   131b4:	mov	r3, #0
   131b8:	movne	r0, #34	; 0x22
   131bc:	strbne	r0, [r5]
   131c0:	movw	r0, #39257	; 0x9959
   131c4:	movt	r0, #1
   131c8:	str	r0, [fp, #-88]	; 0xffffffa8
   131cc:	mov	r0, #1
   131d0:	str	r0, [fp, #-72]	; 0xffffffb8
   131d4:	ldr	r0, [fp, #-72]	; 0xffffffb8
   131d8:	eor	r6, r3, #1
   131dc:	str	r7, [fp, #-68]	; 0xffffffbc
   131e0:	str	r3, [fp, #-76]	; 0xffffffb4
   131e4:	str	r2, [sp, #84]	; 0x54
   131e8:	str	r6, [sp, #92]	; 0x5c
   131ec:	cmp	r0, #0
   131f0:	movwne	r0, #1
   131f4:	and	r1, r0, r3
   131f8:	and	r1, r2, r1
   131fc:	str	r1, [sp, #48]	; 0x30
   13200:	sub	r1, r7, #2
   13204:	clz	r1, r1
   13208:	lsr	r1, r1, #5
   1320c:	and	r1, r1, r3
   13210:	str	r1, [sp, #64]	; 0x40
   13214:	subs	r1, r7, #2
   13218:	mov	r7, #0
   1321c:	movwne	r1, #1
   13220:	orr	r6, r1, r6
   13224:	and	r1, r1, r2
   13228:	and	r0, r0, r1
   1322c:	str	r6, [sp, #68]	; 0x44
   13230:	str	r0, [fp, #-60]	; 0xffffffc4
   13234:	orr	r0, r1, r3
   13238:	ldr	r1, [fp, #16]
   1323c:	eor	r0, r0, #1
   13240:	clz	r1, r1
   13244:	lsr	r1, r1, #5
   13248:	orr	r0, r1, r0
   1324c:	str	r0, [fp, #-64]	; 0xffffffc0
   13250:	eor	r0, r2, #1
   13254:	str	r0, [sp, #52]	; 0x34
   13258:	cmn	lr, #1
   1325c:	beq	1326c <ftello64@plt+0x1e08>
   13260:	cmp	r7, lr
   13264:	bne	13278 <ftello64@plt+0x1e14>
   13268:	b	13dc0 <ftello64@plt+0x295c>
   1326c:	ldrb	r0, [ip, r7]
   13270:	cmp	r0, #0
   13274:	beq	13dc8 <ftello64@plt+0x2964>
   13278:	ldr	r0, [fp, #-60]	; 0xffffffc4
   1327c:	mov	sl, #0
   13280:	cmp	r0, #0
   13284:	beq	132bc <ftello64@plt+0x1e58>
   13288:	ldr	r0, [fp, #-72]	; 0xffffffb8
   1328c:	add	r5, r7, r0
   13290:	cmp	r0, #2
   13294:	bcc	132b0 <ftello64@plt+0x1e4c>
   13298:	cmn	lr, #1
   1329c:	bne	132b0 <ftello64@plt+0x1e4c>
   132a0:	mov	r0, ip
   132a4:	bl	11338 <strlen@plt>
   132a8:	ldr	ip, [fp, #-80]	; 0xffffffb0
   132ac:	mov	lr, r0
   132b0:	cmp	r5, lr
   132b4:	bls	132c4 <ftello64@plt+0x1e60>
   132b8:	ldr	r5, [fp, #-84]	; 0xffffffac
   132bc:	mov	r0, #0
   132c0:	b	13310 <ftello64@plt+0x1eac>
   132c4:	ldr	r1, [fp, #-88]	; 0xffffffa8
   132c8:	ldr	r2, [fp, #-72]	; 0xffffffb8
   132cc:	add	r0, ip, r7
   132d0:	mov	r6, r4
   132d4:	mov	r4, lr
   132d8:	bl	1132c <bcmp@plt>
   132dc:	ldr	r2, [sp, #92]	; 0x5c
   132e0:	cmp	r0, #0
   132e4:	ldr	r5, [fp, #-84]	; 0xffffffac
   132e8:	mov	r1, r0
   132ec:	movwne	r1, #1
   132f0:	orr	r1, r1, r2
   132f4:	tst	r1, #1
   132f8:	beq	13e50 <ftello64@plt+0x29ec>
   132fc:	ldr	ip, [fp, #-80]	; 0xffffffb0
   13300:	clz	r0, r0
   13304:	mov	lr, r4
   13308:	mov	r4, r6
   1330c:	lsr	r0, r0, #5
   13310:	str	r0, [fp, #-52]	; 0xffffffcc
   13314:	ldrb	r6, [ip, r7]
   13318:	cmp	r6, #126	; 0x7e
   1331c:	bhi	1384c <ftello64@plt+0x23e8>
   13320:	add	r3, pc, #16
   13324:	mov	r9, #1
   13328:	mov	r2, #110	; 0x6e
   1332c:	mov	r0, #97	; 0x61
   13330:	mov	r1, #0
   13334:	ldr	pc, [r3, r6, lsl #2]
   13338:	andeq	r3, r1, ip, lsr #13
   1333c:	andeq	r3, r1, ip, asr #16
   13340:	andeq	r3, r1, ip, asr #16
   13344:	andeq	r3, r1, ip, asr #16
   13348:	andeq	r3, r1, ip, asr #16
   1334c:	andeq	r3, r1, ip, asr #16
   13350:	andeq	r3, r1, ip, asr #16
   13354:	andeq	r3, r1, r8, lsr #18
   13358:	andeq	r3, r1, ip, lsl #13
   1335c:	andeq	r3, r1, r4, lsl #13
   13360:	muleq	r1, r8, r6
   13364:			; <UNDEFINED> instruction: 0x000137b4
   13368:	andeq	r3, r1, ip, ror r6
   1336c:	muleq	r1, r4, r6
   13370:	andeq	r3, r1, ip, asr #16
   13374:	andeq	r3, r1, ip, asr #16
   13378:	andeq	r3, r1, ip, asr #16
   1337c:	andeq	r3, r1, ip, asr #16
   13380:	andeq	r3, r1, ip, asr #16
   13384:	andeq	r3, r1, ip, asr #16
   13388:	andeq	r3, r1, ip, asr #16
   1338c:	andeq	r3, r1, ip, asr #16
   13390:	andeq	r3, r1, ip, asr #16
   13394:	andeq	r3, r1, ip, asr #16
   13398:	andeq	r3, r1, ip, asr #16
   1339c:	andeq	r3, r1, ip, asr #16
   133a0:	andeq	r3, r1, ip, asr #16
   133a4:	andeq	r3, r1, ip, asr #16
   133a8:	andeq	r3, r1, ip, asr #16
   133ac:	andeq	r3, r1, ip, asr #16
   133b0:	andeq	r3, r1, ip, asr #16
   133b4:	andeq	r3, r1, ip, asr #16
   133b8:	andeq	r3, r1, r0, lsr r6
   133bc:	andeq	r3, r1, r4, lsr r6
   133c0:	andeq	r3, r1, r4, lsr r6
   133c4:	andeq	r3, r1, ip, lsl r6
   133c8:	andeq	r3, r1, r4, lsr r6
   133cc:	andeq	r3, r1, r4, lsr r5
   133d0:	andeq	r3, r1, r4, lsr r6
   133d4:			; <UNDEFINED> instruction: 0x000137bc
   133d8:	andeq	r3, r1, r4, lsr r6
   133dc:	andeq	r3, r1, r4, lsr r6
   133e0:	andeq	r3, r1, r4, lsr r6
   133e4:	andeq	r3, r1, r4, lsr r5
   133e8:	andeq	r3, r1, r4, lsr r5
   133ec:	andeq	r3, r1, r4, lsr r5
   133f0:	andeq	r3, r1, r4, lsr r5
   133f4:	andeq	r3, r1, r4, lsr r5
   133f8:	andeq	r3, r1, r4, lsr r5
   133fc:	andeq	r3, r1, r4, lsr r5
   13400:	andeq	r3, r1, r4, lsr r5
   13404:	andeq	r3, r1, r4, lsr r5
   13408:	andeq	r3, r1, r4, lsr r5
   1340c:	andeq	r3, r1, r4, lsr r5
   13410:	andeq	r3, r1, r4, lsr r5
   13414:	andeq	r3, r1, r4, lsr r5
   13418:	andeq	r3, r1, r4, lsr r5
   1341c:	andeq	r3, r1, r4, lsr r5
   13420:	andeq	r3, r1, r4, lsr r5
   13424:	andeq	r3, r1, r4, lsr r6
   13428:	andeq	r3, r1, r4, lsr r6
   1342c:	andeq	r3, r1, r4, lsr r6
   13430:	andeq	r3, r1, r4, lsr r6
   13434:	andeq	r3, r1, r4, lsl #15
   13438:	andeq	r3, r1, ip, asr #16
   1343c:	andeq	r3, r1, r4, lsr r5
   13440:	andeq	r3, r1, r4, lsr r5
   13444:	andeq	r3, r1, r4, lsr r5
   13448:	andeq	r3, r1, r4, lsr r5
   1344c:	andeq	r3, r1, r4, lsr r5
   13450:	andeq	r3, r1, r4, lsr r5
   13454:	andeq	r3, r1, r4, lsr r5
   13458:	andeq	r3, r1, r4, lsr r5
   1345c:	andeq	r3, r1, r4, lsr r5
   13460:	andeq	r3, r1, r4, lsr r5
   13464:	andeq	r3, r1, r4, lsr r5
   13468:	andeq	r3, r1, r4, lsr r5
   1346c:	andeq	r3, r1, r4, lsr r5
   13470:	andeq	r3, r1, r4, lsr r5
   13474:	andeq	r3, r1, r4, lsr r5
   13478:	andeq	r3, r1, r4, lsr r5
   1347c:	andeq	r3, r1, r4, lsr r5
   13480:	andeq	r3, r1, r4, lsr r5
   13484:	andeq	r3, r1, r4, lsr r5
   13488:	andeq	r3, r1, r4, lsr r5
   1348c:	andeq	r3, r1, r4, lsr r5
   13490:	andeq	r3, r1, r4, lsr r5
   13494:	andeq	r3, r1, r4, lsr r5
   13498:	andeq	r3, r1, r4, lsr r5
   1349c:	andeq	r3, r1, r4, lsr r5
   134a0:	andeq	r3, r1, r4, lsr r5
   134a4:	andeq	r3, r1, r4, lsr r6
   134a8:	andeq	r3, r1, ip, asr r6
   134ac:	andeq	r3, r1, r4, lsr r5
   134b0:	andeq	r3, r1, r4, lsr r6
   134b4:	andeq	r3, r1, r4, lsr r5
   134b8:	andeq	r3, r1, r4, lsr r6
   134bc:	andeq	r3, r1, r4, lsr r5
   134c0:	andeq	r3, r1, r4, lsr r5
   134c4:	andeq	r3, r1, r4, lsr r5
   134c8:	andeq	r3, r1, r4, lsr r5
   134cc:	andeq	r3, r1, r4, lsr r5
   134d0:	andeq	r3, r1, r4, lsr r5
   134d4:	andeq	r3, r1, r4, lsr r5
   134d8:	andeq	r3, r1, r4, lsr r5
   134dc:	andeq	r3, r1, r4, lsr r5
   134e0:	andeq	r3, r1, r4, lsr r5
   134e4:	andeq	r3, r1, r4, lsr r5
   134e8:	andeq	r3, r1, r4, lsr r5
   134ec:	andeq	r3, r1, r4, lsr r5
   134f0:	andeq	r3, r1, r4, lsr r5
   134f4:	andeq	r3, r1, r4, lsr r5
   134f8:	andeq	r3, r1, r4, lsr r5
   134fc:	andeq	r3, r1, r4, lsr r5
   13500:	andeq	r3, r1, r4, lsr r5
   13504:	andeq	r3, r1, r4, lsr r5
   13508:	andeq	r3, r1, r4, lsr r5
   1350c:	andeq	r3, r1, r4, lsr r5
   13510:	andeq	r3, r1, r4, lsr r5
   13514:	andeq	r3, r1, r4, lsr r5
   13518:	andeq	r3, r1, r4, lsr r5
   1351c:	andeq	r3, r1, r4, lsr r5
   13520:	andeq	r3, r1, r4, lsr r5
   13524:	strdeq	r3, [r1], -r0
   13528:	andeq	r3, r1, r4, lsr r6
   1352c:	strdeq	r3, [r1], -r0
   13530:	andeq	r3, r1, ip, lsl r6
   13534:	ldr	r0, [fp, #-64]	; 0xffffffc0
   13538:	tst	r0, #1
   1353c:	bne	13568 <ftello64@plt+0x2104>
   13540:	ldr	r1, [fp, #16]
   13544:	ubfx	r0, r6, #5, #3
   13548:	mov	r2, #1
   1354c:	ldr	r0, [r1, r0, lsl #2]
   13550:	and	r1, r6, #31
   13554:	tst	r0, r2, lsl r1
   13558:	beq	13568 <ftello64@plt+0x2104>
   1355c:	mov	r0, r6
   13560:	mov	r1, r9
   13564:	b	1357c <ftello64@plt+0x2118>
   13568:	ldr	r0, [fp, #-52]	; 0xffffffcc
   1356c:	mov	r1, r9
   13570:	cmp	r0, #0
   13574:	mov	r0, r6
   13578:	beq	138bc <ftello64@plt+0x2458>
   1357c:	ldr	r2, [fp, #-76]	; 0xffffffb4
   13580:	tst	r2, #1
   13584:	bne	13e8c <ftello64@plt+0x2a28>
   13588:	ldr	r2, [fp, #-68]	; 0xffffffbc
   1358c:	ldr	r3, [fp, #-56]	; 0xffffffc8
   13590:	subs	r2, r2, #2
   13594:	movwne	r2, #1
   13598:	orr	r2, r2, r3
   1359c:	tst	r2, #1
   135a0:	bne	135dc <ftello64@plt+0x2178>
   135a4:	cmp	r8, r4
   135a8:	movcc	r2, #39	; 0x27
   135ac:	strbcc	r2, [r5, r8]
   135b0:	add	r2, r8, #1
   135b4:	cmp	r2, r4
   135b8:	movcc	r3, #36	; 0x24
   135bc:	strbcc	r3, [r5, r2]
   135c0:	add	r2, r8, #2
   135c4:	add	r8, r8, #3
   135c8:	cmp	r2, r4
   135cc:	movcc	r3, #39	; 0x27
   135d0:	strbcc	r3, [r5, r2]
   135d4:	mov	r2, #1
   135d8:	str	r2, [fp, #-56]	; 0xffffffc8
   135dc:	cmp	r8, r4
   135e0:	movcc	r2, #92	; 0x5c
   135e4:	strbcc	r2, [r5, r8]
   135e8:	add	r8, r8, #1
   135ec:	b	13900 <ftello64@plt+0x249c>
   135f0:	cmp	lr, #1
   135f4:	beq	1361c <ftello64@plt+0x21b8>
   135f8:	mov	r9, #0
   135fc:	cmn	lr, #1
   13600:	bne	13628 <ftello64@plt+0x21c4>
   13604:	ldrb	r0, [ip, #1]
   13608:	cmp	r0, #0
   1360c:	beq	1361c <ftello64@plt+0x21b8>
   13610:	mvn	lr, #0
   13614:	mov	sl, #0
   13618:	b	13534 <ftello64@plt+0x20d0>
   1361c:	mov	r9, #0
   13620:	cmp	r7, #0
   13624:	beq	13630 <ftello64@plt+0x21cc>
   13628:	mov	sl, #0
   1362c:	b	13534 <ftello64@plt+0x20d0>
   13630:	mov	r1, #1
   13634:	ldr	r0, [fp, #-68]	; 0xffffffbc
   13638:	cmp	r0, #2
   1363c:	bne	13654 <ftello64@plt+0x21f0>
   13640:	ldr	r0, [fp, #-76]	; 0xffffffb4
   13644:	mov	r9, r1
   13648:	tst	r0, #1
   1364c:	beq	13534 <ftello64@plt+0x20d0>
   13650:	b	13e8c <ftello64@plt+0x2a28>
   13654:	mov	r9, r1
   13658:	b	13534 <ftello64@plt+0x20d0>
   1365c:	ldr	r0, [fp, #-68]	; 0xffffffbc
   13660:	cmp	r0, #2
   13664:	bne	138a0 <ftello64@plt+0x243c>
   13668:	ldr	r0, [fp, #-76]	; 0xffffffb4
   1366c:	tst	r0, #1
   13670:	bne	13e8c <ftello64@plt+0x2a28>
   13674:	mov	sl, #0
   13678:	b	138b4 <ftello64@plt+0x2450>
   1367c:	mov	r0, #102	; 0x66
   13680:	b	13928 <ftello64@plt+0x24c4>
   13684:	mov	r2, #116	; 0x74
   13688:	b	13698 <ftello64@plt+0x2234>
   1368c:	mov	r0, #98	; 0x62
   13690:	b	13928 <ftello64@plt+0x24c4>
   13694:	mov	r2, #114	; 0x72
   13698:	ldr	r0, [sp, #68]	; 0x44
   1369c:	tst	r0, #1
   136a0:	mov	r0, r2
   136a4:	bne	13928 <ftello64@plt+0x24c4>
   136a8:	b	13e8c <ftello64@plt+0x2a28>
   136ac:	ldr	r0, [sp, #84]	; 0x54
   136b0:	tst	r0, #1
   136b4:	beq	13944 <ftello64@plt+0x24e0>
   136b8:	ldr	r0, [fp, #-76]	; 0xffffffb4
   136bc:	tst	r0, #1
   136c0:	bne	13f78 <ftello64@plt+0x2b14>
   136c4:	ldr	r0, [fp, #-68]	; 0xffffffbc
   136c8:	ldr	r1, [fp, #-56]	; 0xffffffc8
   136cc:	subs	r0, r0, #2
   136d0:	movwne	r0, #1
   136d4:	orr	r0, r0, r1
   136d8:	tst	r0, #1
   136dc:	bne	13718 <ftello64@plt+0x22b4>
   136e0:	cmp	r8, r4
   136e4:	movcc	r0, #39	; 0x27
   136e8:	strbcc	r0, [r5, r8]
   136ec:	add	r0, r8, #1
   136f0:	cmp	r0, r4
   136f4:	movcc	r1, #36	; 0x24
   136f8:	strbcc	r1, [r5, r0]
   136fc:	add	r0, r8, #2
   13700:	add	r8, r8, #3
   13704:	cmp	r0, r4
   13708:	movcc	r1, #39	; 0x27
   1370c:	strbcc	r1, [r5, r0]
   13710:	mov	r0, #1
   13714:	str	r0, [fp, #-56]	; 0xffffffc8
   13718:	ldr	r1, [fp, #-68]	; 0xffffffbc
   1371c:	cmp	r8, r4
   13720:	mov	r9, #0
   13724:	mov	sl, #1
   13728:	mov	r6, #48	; 0x30
   1372c:	movcc	r0, #92	; 0x5c
   13730:	strbcc	r0, [r5, r8]
   13734:	add	r0, r8, #1
   13738:	cmp	r1, #2
   1373c:	beq	13b0c <ftello64@plt+0x26a8>
   13740:	add	r1, r7, #1
   13744:	cmp	r1, lr
   13748:	bcs	13b0c <ftello64@plt+0x26a8>
   1374c:	ldrb	r1, [ip, r1]
   13750:	sub	r1, r1, #48	; 0x30
   13754:	uxtb	r1, r1
   13758:	cmp	r1, #9
   1375c:	bhi	13b0c <ftello64@plt+0x26a8>
   13760:	cmp	r0, r4
   13764:	movcc	r1, #48	; 0x30
   13768:	strbcc	r1, [r5, r0]
   1376c:	add	r0, r8, #2
   13770:	add	r8, r8, #3
   13774:	cmp	r0, r4
   13778:	movcc	r1, #48	; 0x30
   1377c:	strbcc	r1, [r5, r0]
   13780:	b	13534 <ftello64@plt+0x20d0>
   13784:	ldr	r0, [fp, #-68]	; 0xffffffbc
   13788:	mov	sl, #0
   1378c:	mov	r6, #63	; 0x3f
   13790:	cmp	r0, #5
   13794:	beq	13b14 <ftello64@plt+0x26b0>
   13798:	cmp	r0, #2
   1379c:	bne	13bbc <ftello64@plt+0x2758>
   137a0:	ldr	r0, [fp, #-76]	; 0xffffffb4
   137a4:	mov	r9, #0
   137a8:	tst	r0, #1
   137ac:	beq	13534 <ftello64@plt+0x20d0>
   137b0:	b	13e8c <ftello64@plt+0x2a28>
   137b4:	mov	r0, #118	; 0x76
   137b8:	b	13928 <ftello64@plt+0x24c4>
   137bc:	mov	r0, #1
   137c0:	mov	r6, #39	; 0x27
   137c4:	str	r0, [sp, #60]	; 0x3c
   137c8:	ldr	r0, [fp, #-68]	; 0xffffffbc
   137cc:	cmp	r0, #2
   137d0:	bne	13960 <ftello64@plt+0x24fc>
   137d4:	ldr	r0, [fp, #-76]	; 0xffffffb4
   137d8:	tst	r0, #1
   137dc:	bne	13e8c <ftello64@plt+0x2a28>
   137e0:	ldr	r2, [sp, #56]	; 0x38
   137e4:	clz	r1, r4
   137e8:	mov	sl, #0
   137ec:	mov	r9, #1
   137f0:	lsr	r1, r1, #5
   137f4:	cmp	r2, #0
   137f8:	mov	r0, r2
   137fc:	movwne	r0, #1
   13800:	orrs	r0, r0, r1
   13804:	moveq	r2, r4
   13808:	moveq	r4, r0
   1380c:	cmp	r8, r4
   13810:	str	r2, [sp, #56]	; 0x38
   13814:	movcc	r0, #39	; 0x27
   13818:	strbcc	r0, [r5, r8]
   1381c:	add	r0, r8, #1
   13820:	cmp	r0, r4
   13824:	movcc	r1, #92	; 0x5c
   13828:	strbcc	r1, [r5, r0]
   1382c:	add	r0, r8, #2
   13830:	add	r8, r8, #3
   13834:	cmp	r0, r4
   13838:	movcc	r1, #39	; 0x27
   1383c:	strbcc	r1, [r5, r0]
   13840:	mov	r0, #0
   13844:	str	r0, [fp, #-56]	; 0xffffffc8
   13848:	b	13534 <ftello64@plt+0x20d0>
   1384c:	ldr	r0, [sp, #40]	; 0x28
   13850:	str	r4, [sp, #88]	; 0x58
   13854:	cmp	r0, #1
   13858:	bne	13968 <ftello64@plt+0x2504>
   1385c:	str	lr, [sp, #28]
   13860:	bl	11314 <__ctype_b_loc@plt>
   13864:	ldr	r0, [r0]
   13868:	ldr	ip, [fp, #-80]	; 0xffffffb0
   1386c:	mov	r2, #1
   13870:	add	r0, r0, r6, lsl #1
   13874:	ldrb	r0, [r0, #1]
   13878:	ubfx	r9, r0, #6, #1
   1387c:	ldr	r0, [sp, #52]	; 0x34
   13880:	cmp	r2, #1
   13884:	orr	r0, r9, r0
   13888:	bhi	13bc4 <ftello64@plt+0x2760>
   1388c:	tst	r0, #1
   13890:	beq	13bc4 <ftello64@plt+0x2760>
   13894:	ldr	lr, [sp, #28]
   13898:	ldr	r4, [sp, #88]	; 0x58
   1389c:	b	13534 <ftello64@plt+0x20d0>
   138a0:	ldr	r1, [sp, #48]	; 0x30
   138a4:	mov	sl, #0
   138a8:	mov	r0, #92	; 0x5c
   138ac:	cmp	r1, #0
   138b0:	beq	13928 <ftello64@plt+0x24c4>
   138b4:	mov	r6, #92	; 0x5c
   138b8:	mov	r9, #0
   138bc:	cmp	sl, #0
   138c0:	bne	138f8 <ftello64@plt+0x2494>
   138c4:	ldr	r0, [fp, #-56]	; 0xffffffc8
   138c8:	tst	r0, #1
   138cc:	beq	138f8 <ftello64@plt+0x2494>
   138d0:	cmp	r8, r4
   138d4:	movcc	r0, #39	; 0x27
   138d8:	strbcc	r0, [r5, r8]
   138dc:	add	r0, r8, #1
   138e0:	add	r8, r8, #2
   138e4:	cmp	r0, r4
   138e8:	movcc	r1, #39	; 0x27
   138ec:	strbcc	r1, [r5, r0]
   138f0:	mov	r0, #0
   138f4:	str	r0, [fp, #-56]	; 0xffffffc8
   138f8:	mov	r1, r9
   138fc:	mov	r0, r6
   13900:	cmp	r8, r4
   13904:	strbcc	r0, [r5, r8]
   13908:	ldr	r0, [fp, #-48]	; 0xffffffd0
   1390c:	add	r8, r8, #1
   13910:	and	r0, r0, r1
   13914:	str	r0, [fp, #-48]	; 0xffffffd0
   13918:	add	r7, r7, #1
   1391c:	cmn	lr, #1
   13920:	bne	13260 <ftello64@plt+0x1dfc>
   13924:	b	1326c <ftello64@plt+0x1e08>
   13928:	ldr	r1, [sp, #84]	; 0x54
   1392c:	mov	sl, #0
   13930:	mov	r9, #0
   13934:	tst	r1, #1
   13938:	mov	r1, #0
   1393c:	beq	13534 <ftello64@plt+0x20d0>
   13940:	b	1357c <ftello64@plt+0x2118>
   13944:	ldr	r0, [sp, #36]	; 0x24
   13948:	mov	r6, #0
   1394c:	mov	sl, #0
   13950:	mov	r9, #0
   13954:	cmp	r0, #0
   13958:	beq	13534 <ftello64@plt+0x20d0>
   1395c:	b	13918 <ftello64@plt+0x24b4>
   13960:	mov	r9, #1
   13964:	b	13534 <ftello64@plt+0x20d0>
   13968:	mov	r0, #0
   1396c:	cmn	lr, #1
   13970:	sub	r4, fp, #40	; 0x28
   13974:	str	r0, [fp, #-36]	; 0xffffffdc
   13978:	str	r0, [fp, #-40]	; 0xffffffd8
   1397c:	bne	13990 <ftello64@plt+0x252c>
   13980:	mov	r0, ip
   13984:	bl	11338 <strlen@plt>
   13988:	ldr	ip, [fp, #-80]	; 0xffffffb0
   1398c:	mov	lr, r0
   13990:	ldr	r0, [sp, #72]	; 0x48
   13994:	mov	r9, #1
   13998:	mov	r2, #0
   1399c:	str	lr, [sp, #28]
   139a0:	add	r0, r0, r7
   139a4:	str	r0, [sp, #20]
   139a8:	b	139ec <ftello64@plt+0x2588>
   139ac:	ldr	r5, [sp, #44]	; 0x2c
   139b0:	add	r5, r0, r5
   139b4:	ldr	r0, [fp, #-44]	; 0xffffffd4
   139b8:	bl	11254 <iswprint@plt>
   139bc:	cmp	r0, #0
   139c0:	sub	r4, fp, #40	; 0x28
   139c4:	movwne	r0, #1
   139c8:	and	r9, r9, r0
   139cc:	mov	r0, r4
   139d0:	bl	111f4 <mbsinit@plt>
   139d4:	mov	r2, r5
   139d8:	ldr	lr, [sp, #28]
   139dc:	ldr	r5, [fp, #-84]	; 0xffffffac
   139e0:	ldr	ip, [fp, #-80]	; 0xffffffb0
   139e4:	cmp	r0, #0
   139e8:	bne	1387c <ftello64@plt+0x2418>
   139ec:	add	r0, r2, r7
   139f0:	str	r2, [sp, #44]	; 0x2c
   139f4:	mov	r3, r4
   139f8:	add	r1, ip, r0
   139fc:	str	r0, [sp, #24]
   13a00:	sub	r2, lr, r0
   13a04:	sub	r0, fp, #44	; 0x2c
   13a08:	bl	18c08 <ftello64@plt+0x77a4>
   13a0c:	cmp	r0, #0
   13a10:	beq	13db4 <ftello64@plt+0x2950>
   13a14:	cmn	r0, #1
   13a18:	beq	13d70 <ftello64@plt+0x290c>
   13a1c:	ldr	lr, [sp, #28]
   13a20:	cmn	r0, #2
   13a24:	beq	13d78 <ftello64@plt+0x2914>
   13a28:	ldr	r2, [sp, #64]	; 0x40
   13a2c:	ldr	r4, [sp, #88]	; 0x58
   13a30:	ldr	ip, [sp, #84]	; 0x54
   13a34:	cmp	r0, #2
   13a38:	mov	r1, #0
   13a3c:	movwcc	r1, #1
   13a40:	eor	r2, r2, #1
   13a44:	orrs	r1, r2, r1
   13a48:	bne	139ac <ftello64@plt+0x2548>
   13a4c:	ldr	r1, [sp, #44]	; 0x2c
   13a50:	ldr	r2, [sp, #20]
   13a54:	add	r1, r2, r1
   13a58:	sub	r2, r0, #1
   13a5c:	b	13a6c <ftello64@plt+0x2608>
   13a60:	add	r1, r1, #1
   13a64:	subs	r2, r2, #1
   13a68:	beq	139ac <ftello64@plt+0x2548>
   13a6c:	ldrb	r3, [r1]
   13a70:	sub	r3, r3, #91	; 0x5b
   13a74:	cmp	r3, #33	; 0x21
   13a78:	bhi	13a60 <ftello64@plt+0x25fc>
   13a7c:	add	r5, pc, #0
   13a80:	ldr	pc, [r5, r3, lsl #2]
   13a84:	andeq	r3, r1, r8, ror #28
   13a88:	andeq	r3, r1, r8, ror #28
   13a8c:	andeq	r3, r1, r0, ror #20
   13a90:	andeq	r3, r1, r8, ror #28
   13a94:	andeq	r3, r1, r0, ror #20
   13a98:	andeq	r3, r1, r8, ror #28
   13a9c:	andeq	r3, r1, r0, ror #20
   13aa0:	andeq	r3, r1, r0, ror #20
   13aa4:	andeq	r3, r1, r0, ror #20
   13aa8:	andeq	r3, r1, r0, ror #20
   13aac:	andeq	r3, r1, r0, ror #20
   13ab0:	andeq	r3, r1, r0, ror #20
   13ab4:	andeq	r3, r1, r0, ror #20
   13ab8:	andeq	r3, r1, r0, ror #20
   13abc:	andeq	r3, r1, r0, ror #20
   13ac0:	andeq	r3, r1, r0, ror #20
   13ac4:	andeq	r3, r1, r0, ror #20
   13ac8:	andeq	r3, r1, r0, ror #20
   13acc:	andeq	r3, r1, r0, ror #20
   13ad0:	andeq	r3, r1, r0, ror #20
   13ad4:	andeq	r3, r1, r0, ror #20
   13ad8:	andeq	r3, r1, r0, ror #20
   13adc:	andeq	r3, r1, r0, ror #20
   13ae0:	andeq	r3, r1, r0, ror #20
   13ae4:	andeq	r3, r1, r0, ror #20
   13ae8:	andeq	r3, r1, r0, ror #20
   13aec:	andeq	r3, r1, r0, ror #20
   13af0:	andeq	r3, r1, r0, ror #20
   13af4:	andeq	r3, r1, r0, ror #20
   13af8:	andeq	r3, r1, r0, ror #20
   13afc:	andeq	r3, r1, r0, ror #20
   13b00:	andeq	r3, r1, r0, ror #20
   13b04:	andeq	r3, r1, r0, ror #20
   13b08:	andeq	r3, r1, r8, ror #28
   13b0c:	mov	r8, r0
   13b10:	b	13534 <ftello64@plt+0x20d0>
   13b14:	ldr	r0, [sp, #32]
   13b18:	cmp	r0, #0
   13b1c:	beq	13bbc <ftello64@plt+0x2758>
   13b20:	add	r0, r7, #2
   13b24:	cmp	r0, lr
   13b28:	bcs	13bbc <ftello64@plt+0x2758>
   13b2c:	add	r1, r7, ip
   13b30:	ldrb	r1, [r1, #1]
   13b34:	cmp	r1, #63	; 0x3f
   13b38:	bne	13bbc <ftello64@plt+0x2758>
   13b3c:	ldrb	r9, [ip, r0]
   13b40:	sub	r2, r9, #33	; 0x21
   13b44:	cmp	r2, #29
   13b48:	bhi	13bbc <ftello64@plt+0x2758>
   13b4c:	movw	r1, #20929	; 0x51c1
   13b50:	mov	r3, #1
   13b54:	movt	r1, #14336	; 0x3800
   13b58:	tst	r1, r3, lsl r2
   13b5c:	beq	13bbc <ftello64@plt+0x2758>
   13b60:	ldr	r1, [fp, #-76]	; 0xffffffb4
   13b64:	tst	r1, #1
   13b68:	bne	13e8c <ftello64@plt+0x2a28>
   13b6c:	cmp	r8, r4
   13b70:	add	r2, r8, #1
   13b74:	mov	r6, r9
   13b78:	mov	r7, r0
   13b7c:	mov	r9, #0
   13b80:	movcc	r1, #63	; 0x3f
   13b84:	strbcc	r1, [r5, r8]
   13b88:	cmp	r2, r4
   13b8c:	movcc	r1, #34	; 0x22
   13b90:	strbcc	r1, [r5, r2]
   13b94:	add	r2, r8, #2
   13b98:	cmp	r2, r4
   13b9c:	movcc	r1, #34	; 0x22
   13ba0:	strbcc	r1, [r5, r2]
   13ba4:	add	r2, r8, #3
   13ba8:	add	r8, r8, #4
   13bac:	cmp	r2, r4
   13bb0:	movcc	r1, #63	; 0x3f
   13bb4:	strbcc	r1, [r5, r2]
   13bb8:	b	13534 <ftello64@plt+0x20d0>
   13bbc:	mov	r9, #0
   13bc0:	b	13534 <ftello64@plt+0x20d0>
   13bc4:	ldr	lr, [sp, #28]
   13bc8:	ldr	r4, [fp, #-56]	; 0xffffffc8
   13bcc:	add	r1, r2, r7
   13bd0:	mov	r2, #0
   13bd4:	str	r1, [sp, #44]	; 0x2c
   13bd8:	tst	r0, #1
   13bdc:	bne	13cf8 <ftello64@plt+0x2894>
   13be0:	ldr	r1, [fp, #-76]	; 0xffffffb4
   13be4:	tst	r1, #1
   13be8:	bne	13e88 <ftello64@plt+0x2a24>
   13bec:	ldr	r1, [fp, #-68]	; 0xffffffbc
   13bf0:	subs	r2, r1, #2
   13bf4:	movwne	r2, #1
   13bf8:	orr	r2, r2, r4
   13bfc:	tst	r2, #1
   13c00:	bne	13c44 <ftello64@plt+0x27e0>
   13c04:	ldr	r1, [sp, #88]	; 0x58
   13c08:	add	r2, r8, #1
   13c0c:	mov	r4, #1
   13c10:	cmp	r8, r1
   13c14:	movcc	r1, #39	; 0x27
   13c18:	strbcc	r1, [r5, r8]
   13c1c:	ldr	r1, [sp, #88]	; 0x58
   13c20:	cmp	r2, r1
   13c24:	movcc	r1, #36	; 0x24
   13c28:	strbcc	r1, [r5, r2]
   13c2c:	ldr	r1, [sp, #88]	; 0x58
   13c30:	add	r2, r8, #2
   13c34:	add	r8, r8, #3
   13c38:	cmp	r2, r1
   13c3c:	movcc	r1, #39	; 0x27
   13c40:	strbcc	r1, [r5, r2]
   13c44:	ldr	r1, [sp, #88]	; 0x58
   13c48:	add	r2, r8, #1
   13c4c:	cmp	r8, r1
   13c50:	movcc	r1, #92	; 0x5c
   13c54:	strbcc	r1, [r5, r8]
   13c58:	ldr	r1, [sp, #88]	; 0x58
   13c5c:	cmp	r2, r1
   13c60:	bcs	13c74 <ftello64@plt+0x2810>
   13c64:	uxtb	r3, r6
   13c68:	mov	r1, #48	; 0x30
   13c6c:	orr	r3, r1, r3, lsr #6
   13c70:	strb	r3, [r5, r2]
   13c74:	ldr	r1, [sp, #88]	; 0x58
   13c78:	add	r2, r8, #2
   13c7c:	add	r8, r8, #3
   13c80:	cmp	r2, r1
   13c84:	lsrcc	r3, r6, #3
   13c88:	movcc	r1, #6
   13c8c:	bficc	r3, r1, #3, #29
   13c90:	mov	r1, #6
   13c94:	bfi	r6, r1, #3, #29
   13c98:	strbcc	r3, [r5, r2]
   13c9c:	mov	r2, #1
   13ca0:	b	13d20 <ftello64@plt+0x28bc>
   13ca4:	ldr	r1, [sp, #88]	; 0x58
   13ca8:	ldr	r5, [fp, #-84]	; 0xffffffac
   13cac:	ldr	r4, [sp, #88]	; 0x58
   13cb0:	cmp	r8, r1
   13cb4:	movcc	r1, #39	; 0x27
   13cb8:	strbcc	r1, [r5, r8]
   13cbc:	add	r1, r8, #1
   13cc0:	add	r8, r8, #2
   13cc4:	cmp	r1, r4
   13cc8:	movcc	r4, #39	; 0x27
   13ccc:	strbcc	r4, [r5, r1]
   13cd0:	mov	r4, #0
   13cd4:	ldr	r1, [sp, #88]	; 0x58
   13cd8:	cmp	r8, r1
   13cdc:	ldr	r1, [sp, #72]	; 0x48
   13ce0:	strbcc	r6, [r5, r8]
   13ce4:	add	r8, r8, #1
   13ce8:	ldrb	r6, [r1, r7]
   13cec:	mov	r7, r3
   13cf0:	tst	r0, #1
   13cf4:	beq	13be0 <ftello64@plt+0x277c>
   13cf8:	ldr	r1, [fp, #-52]	; 0xffffffcc
   13cfc:	tst	r1, #1
   13d00:	beq	13d18 <ftello64@plt+0x28b4>
   13d04:	ldr	r1, [sp, #88]	; 0x58
   13d08:	cmp	r8, r1
   13d0c:	movcc	r1, #92	; 0x5c
   13d10:	strbcc	r1, [r5, r8]
   13d14:	add	r8, r8, #1
   13d18:	mov	r1, #0
   13d1c:	str	r1, [fp, #-52]	; 0xffffffcc
   13d20:	ldr	r1, [sp, #44]	; 0x2c
   13d24:	add	r3, r7, #1
   13d28:	and	sl, r2, #1
   13d2c:	cmp	r1, r3
   13d30:	bls	13d54 <ftello64@plt+0x28f0>
   13d34:	cmp	sl, #0
   13d38:	mvn	r5, r4
   13d3c:	movwne	sl, #1
   13d40:	orr	r5, r5, sl
   13d44:	tst	r5, #1
   13d48:	beq	13ca4 <ftello64@plt+0x2840>
   13d4c:	ldr	r5, [fp, #-84]	; 0xffffffac
   13d50:	b	13cd4 <ftello64@plt+0x2870>
   13d54:	str	r4, [fp, #-56]	; 0xffffffc8
   13d58:	ldr	r4, [sp, #88]	; 0x58
   13d5c:	cmp	sl, #0
   13d60:	movwne	sl, #1
   13d64:	cmp	sl, #0
   13d68:	beq	138c4 <ftello64@plt+0x2460>
   13d6c:	b	138f8 <ftello64@plt+0x2494>
   13d70:	mov	r9, #0
   13d74:	b	13db4 <ftello64@plt+0x2950>
   13d78:	ldr	r0, [sp, #24]
   13d7c:	mov	r9, #0
   13d80:	cmp	lr, r0
   13d84:	bls	13db4 <ftello64@plt+0x2950>
   13d88:	ldr	ip, [fp, #-80]	; 0xffffffb0
   13d8c:	ldr	r2, [sp, #44]	; 0x2c
   13d90:	add	r0, ip, r7
   13d94:	ldrb	r1, [r0, r2]
   13d98:	cmp	r1, #0
   13d9c:	beq	1387c <ftello64@plt+0x2418>
   13da0:	add	r2, r2, #1
   13da4:	add	r1, r7, r2
   13da8:	cmp	r1, lr
   13dac:	bcc	13d94 <ftello64@plt+0x2930>
   13db0:	b	1387c <ftello64@plt+0x2418>
   13db4:	ldr	ip, [fp, #-80]	; 0xffffffb0
   13db8:	ldr	r2, [sp, #44]	; 0x2c
   13dbc:	b	1387c <ftello64@plt+0x2418>
   13dc0:	mov	lr, r7
   13dc4:	b	13dcc <ftello64@plt+0x2968>
   13dc8:	mvn	lr, #0
   13dcc:	ldr	r1, [fp, #-68]	; 0xffffffbc
   13dd0:	ldr	r2, [fp, #-76]	; 0xffffffb4
   13dd4:	eor	r0, r1, #2
   13dd8:	orr	r0, r0, r8
   13ddc:	clz	r0, r0
   13de0:	lsr	r0, r0, #5
   13de4:	tst	r2, r0
   13de8:	bne	13e8c <ftello64@plt+0x2a28>
   13dec:	subs	r0, r1, #2
   13df0:	movwne	r0, #1
   13df4:	orr	r0, r2, r0
   13df8:	tst	r0, #1
   13dfc:	ldreq	r0, [sp, #60]	; 0x3c
   13e00:	eoreq	r0, r0, #1
   13e04:	tsteq	r0, #1
   13e08:	bne	13f20 <ftello64@plt+0x2abc>
   13e0c:	ldr	r0, [fp, #-48]	; 0xffffffd0
   13e10:	mov	sl, lr
   13e14:	tst	r0, #1
   13e18:	bne	13eec <ftello64@plt+0x2a88>
   13e1c:	ldr	r6, [sp, #56]	; 0x38
   13e20:	mov	r9, #0
   13e24:	cmp	r6, #0
   13e28:	beq	13f18 <ftello64@plt+0x2ab4>
   13e2c:	ldr	r0, [sp, #84]	; 0x54
   13e30:	mov	r1, #0
   13e34:	mov	r7, #2
   13e38:	cmp	r4, #0
   13e3c:	str	r1, [fp, #-48]	; 0xffffffd0
   13e40:	mov	r1, #0
   13e44:	str	r1, [fp, #-76]	; 0xffffffb4
   13e48:	beq	12fe8 <ftello64@plt+0x1b84>
   13e4c:	b	13f20 <ftello64@plt+0x2abc>
   13e50:	ldr	ip, [fp, #-80]	; 0xffffffb0
   13e54:	ldr	r1, [fp, #12]
   13e58:	ldr	r2, [fp, #-68]	; 0xffffffbc
   13e5c:	mov	lr, r4
   13e60:	mov	r4, r6
   13e64:	b	13eac <ftello64@plt+0x2a48>
   13e68:	tst	ip, #1
   13e6c:	ldr	r5, [fp, #-84]	; 0xffffffac
   13e70:	ldr	ip, [fp, #-80]	; 0xffffffb0
   13e74:	ldr	r1, [fp, #12]
   13e78:	mov	r0, #2
   13e7c:	movwne	r0, #4
   13e80:	mov	r2, r0
   13e84:	b	13eac <ftello64@plt+0x2a48>
   13e88:	ldr	r4, [sp, #88]	; 0x58
   13e8c:	ldr	r1, [sp, #84]	; 0x54
   13e90:	mov	r0, #2
   13e94:	tst	r1, #1
   13e98:	movwne	r0, #4
   13e9c:	ldr	r2, [fp, #-68]	; 0xffffffbc
   13ea0:	ldr	r1, [fp, #12]
   13ea4:	cmp	r2, #2
   13ea8:	moveq	r2, r0
   13eac:	mov	r0, #0
   13eb0:	bic	r1, r1, #2
   13eb4:	str	r2, [sp]
   13eb8:	mov	r2, ip
   13ebc:	mov	r3, lr
   13ec0:	str	r0, [sp, #8]
   13ec4:	ldr	r0, [sp, #76]	; 0x4c
   13ec8:	str	r1, [sp, #4]
   13ecc:	mov	r1, r4
   13ed0:	str	r0, [sp, #12]
   13ed4:	ldr	r0, [sp, #80]	; 0x50
   13ed8:	str	r0, [sp, #16]
   13edc:	mov	r0, r5
   13ee0:	bl	12f58 <ftello64@plt+0x1af4>
   13ee4:	mov	r8, r0
   13ee8:	b	13f6c <ftello64@plt+0x2b08>
   13eec:	mov	r0, #5
   13ef0:	ldr	r1, [sp, #56]	; 0x38
   13ef4:	ldr	r2, [fp, #-80]	; 0xffffffb0
   13ef8:	mov	r3, sl
   13efc:	str	r0, [sp]
   13f00:	ldr	r0, [fp, #12]
   13f04:	str	r0, [sp, #4]
   13f08:	ldr	r0, [fp, #16]
   13f0c:	str	r0, [sp, #8]
   13f10:	ldr	r0, [sp, #76]	; 0x4c
   13f14:	b	13ed0 <ftello64@plt+0x2a6c>
   13f18:	mov	r0, #0
   13f1c:	str	r0, [fp, #-76]	; 0xffffffb4
   13f20:	ldr	r1, [fp, #-88]	; 0xffffffa8
   13f24:	cmp	r1, #0
   13f28:	beq	13f60 <ftello64@plt+0x2afc>
   13f2c:	ldr	r0, [fp, #-76]	; 0xffffffb4
   13f30:	tst	r0, #1
   13f34:	bne	13f60 <ftello64@plt+0x2afc>
   13f38:	ldrb	r0, [r1]
   13f3c:	cmp	r0, #0
   13f40:	beq	13f60 <ftello64@plt+0x2afc>
   13f44:	add	r1, r1, #1
   13f48:	cmp	r8, r4
   13f4c:	strbcc	r0, [r5, r8]
   13f50:	add	r8, r8, #1
   13f54:	ldrb	r0, [r1], #1
   13f58:	cmp	r0, #0
   13f5c:	bne	13f48 <ftello64@plt+0x2ae4>
   13f60:	cmp	r8, r4
   13f64:	movcc	r0, #0
   13f68:	strbcc	r0, [r5, r8]
   13f6c:	mov	r0, r8
   13f70:	sub	sp, fp, #28
   13f74:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   13f78:	mov	r0, #4
   13f7c:	b	13e9c <ftello64@plt+0x2a38>
   13f80:	bl	11440 <abort@plt>
   13f84:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   13f88:	add	fp, sp, #28
   13f8c:	sub	sp, sp, #28
   13f90:	movw	r5, #41376	; 0xa1a0
   13f94:	cmp	r2, #0
   13f98:	mov	r4, r1
   13f9c:	mov	r7, r0
   13fa0:	str	r0, [sp, #20]
   13fa4:	movt	r5, #2
   13fa8:	movne	r5, r2
   13fac:	bl	11350 <__errno_location@plt>
   13fb0:	mov	sl, r0
   13fb4:	ldr	r2, [r5, #40]	; 0x28
   13fb8:	ldr	r3, [r5, #44]	; 0x2c
   13fbc:	ldm	r5, {r0, r1}
   13fc0:	orr	r8, r1, #1
   13fc4:	add	r9, r5, #8
   13fc8:	mov	r1, #0
   13fcc:	ldr	r6, [sl]
   13fd0:	stm	sp, {r0, r8, r9}
   13fd4:	mov	r0, #0
   13fd8:	str	r2, [sp, #12]
   13fdc:	str	r3, [sp, #16]
   13fe0:	mov	r2, r7
   13fe4:	mov	r3, r4
   13fe8:	str	r6, [sp, #24]
   13fec:	mov	r6, r4
   13ff0:	bl	12f58 <ftello64@plt+0x1af4>
   13ff4:	add	r7, r0, #1
   13ff8:	mov	r0, r7
   13ffc:	bl	163d0 <ftello64@plt+0x4f6c>
   14000:	mov	r4, r0
   14004:	ldr	r0, [r5]
   14008:	ldr	r2, [r5, #44]	; 0x2c
   1400c:	ldr	r1, [r5, #40]	; 0x28
   14010:	mov	r3, r6
   14014:	stm	sp, {r0, r8, r9}
   14018:	str	r2, [sp, #16]
   1401c:	ldr	r2, [sp, #20]
   14020:	str	r1, [sp, #12]
   14024:	mov	r0, r4
   14028:	mov	r1, r7
   1402c:	bl	12f58 <ftello64@plt+0x1af4>
   14030:	ldr	r0, [sp, #24]
   14034:	str	r0, [sl]
   14038:	mov	r0, r4
   1403c:	sub	sp, fp, #28
   14040:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   14044:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   14048:	add	fp, sp, #28
   1404c:	sub	sp, sp, #36	; 0x24
   14050:	movw	r8, #41376	; 0xa1a0
   14054:	cmp	r3, #0
   14058:	mov	r4, r2
   1405c:	str	r2, [sp, #24]
   14060:	mov	r5, r1
   14064:	mov	r6, r0
   14068:	str	r0, [sp, #20]
   1406c:	movt	r8, #2
   14070:	movne	r8, r3
   14074:	bl	11350 <__errno_location@plt>
   14078:	str	r0, [sp, #28]
   1407c:	ldr	r1, [r8, #40]	; 0x28
   14080:	ldr	r2, [r8, #44]	; 0x2c
   14084:	ldr	r7, [r0]
   14088:	cmp	r4, #0
   1408c:	add	sl, r8, #8
   14090:	mov	r0, #0
   14094:	ldm	r8, {r3, r9}
   14098:	orreq	r9, r9, #1
   1409c:	stm	sp, {r3, r9, sl}
   140a0:	str	r1, [sp, #12]
   140a4:	str	r2, [sp, #16]
   140a8:	mov	r1, #0
   140ac:	mov	r2, r6
   140b0:	mov	r3, r5
   140b4:	str	r7, [sp, #32]
   140b8:	mov	r7, r5
   140bc:	bl	12f58 <ftello64@plt+0x1af4>
   140c0:	add	r4, r0, #1
   140c4:	mov	r5, r0
   140c8:	mov	r0, r4
   140cc:	bl	163d0 <ftello64@plt+0x4f6c>
   140d0:	mov	r6, r0
   140d4:	ldr	r0, [r8]
   140d8:	ldr	r2, [r8, #44]	; 0x2c
   140dc:	ldr	r1, [r8, #40]	; 0x28
   140e0:	mov	r3, r7
   140e4:	stm	sp, {r0, r9, sl}
   140e8:	str	r2, [sp, #16]
   140ec:	ldr	r2, [sp, #20]
   140f0:	str	r1, [sp, #12]
   140f4:	mov	r0, r6
   140f8:	mov	r1, r4
   140fc:	bl	12f58 <ftello64@plt+0x1af4>
   14100:	ldr	r0, [sp, #24]
   14104:	ldr	r1, [sp, #32]
   14108:	ldr	r2, [sp, #28]
   1410c:	cmp	r0, #0
   14110:	str	r1, [r2]
   14114:	strne	r5, [r0]
   14118:	mov	r0, r6
   1411c:	sub	sp, fp, #28
   14120:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   14124:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   14128:	add	fp, sp, #24
   1412c:	movw	r5, #41260	; 0xa12c
   14130:	movw	r8, #41256	; 0xa128
   14134:	movt	r5, #2
   14138:	movt	r8, #2
   1413c:	ldr	r0, [r5]
   14140:	ldr	r4, [r8]
   14144:	cmp	r0, #2
   14148:	blt	14174 <ftello64@plt+0x2d10>
   1414c:	add	r7, r4, #12
   14150:	mov	r6, #0
   14154:	ldr	r0, [r7, r6, lsl #3]
   14158:	bl	178c8 <ftello64@plt+0x6464>
   1415c:	ldr	r1, [r5]
   14160:	add	r2, r6, #2
   14164:	add	r0, r6, #1
   14168:	mov	r6, r0
   1416c:	cmp	r2, r1
   14170:	blt	14154 <ftello64@plt+0x2cf0>
   14174:	ldr	r0, [r4, #4]
   14178:	movw	r9, #41424	; 0xa1d0
   1417c:	movw	r7, #41264	; 0xa130
   14180:	movt	r9, #2
   14184:	movt	r7, #2
   14188:	cmp	r0, r9
   1418c:	beq	1419c <ftello64@plt+0x2d38>
   14190:	bl	178c8 <ftello64@plt+0x6464>
   14194:	mov	r0, #256	; 0x100
   14198:	stm	r7, {r0, r9}
   1419c:	cmp	r4, r7
   141a0:	beq	141b0 <ftello64@plt+0x2d4c>
   141a4:	mov	r0, r4
   141a8:	bl	178c8 <ftello64@plt+0x6464>
   141ac:	str	r7, [r8]
   141b0:	mov	r0, #1
   141b4:	str	r0, [r5]
   141b8:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   141bc:	movw	r3, #41376	; 0xa1a0
   141c0:	mvn	r2, #0
   141c4:	movt	r3, #2
   141c8:	b	141cc <ftello64@plt+0x2d68>
   141cc:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   141d0:	add	fp, sp, #28
   141d4:	sub	sp, sp, #44	; 0x2c
   141d8:	mov	r7, r3
   141dc:	str	r2, [sp, #36]	; 0x24
   141e0:	str	r1, [sp, #32]
   141e4:	mov	r5, r0
   141e8:	bl	11350 <__errno_location@plt>
   141ec:	cmp	r5, #0
   141f0:	bmi	14360 <ftello64@plt+0x2efc>
   141f4:	cmn	r5, #-2147483647	; 0x80000001
   141f8:	beq	14360 <ftello64@plt+0x2efc>
   141fc:	movw	r8, #41260	; 0xa12c
   14200:	movw	r4, #41256	; 0xa128
   14204:	str	r0, [sp, #28]
   14208:	ldr	r0, [r0]
   1420c:	movt	r8, #2
   14210:	movt	r4, #2
   14214:	ldr	r1, [r8]
   14218:	ldr	r6, [r4]
   1421c:	str	r0, [sp, #24]
   14220:	cmp	r1, r5
   14224:	ble	14230 <ftello64@plt+0x2dcc>
   14228:	mov	sl, r6
   1422c:	b	1429c <ftello64@plt+0x2e38>
   14230:	movw	r9, #41264	; 0xa130
   14234:	mov	r0, #8
   14238:	str	r1, [fp, #-32]	; 0xffffffe0
   1423c:	sub	r1, r5, r1
   14240:	mvn	r3, #-2147483648	; 0x80000000
   14244:	movt	r9, #2
   14248:	str	r0, [sp]
   1424c:	add	r2, r1, #1
   14250:	sub	r1, fp, #32
   14254:	subs	r0, r6, r9
   14258:	movne	r0, r6
   1425c:	bl	165d0 <ftello64@plt+0x516c>
   14260:	mov	sl, r0
   14264:	cmp	r6, r9
   14268:	str	r0, [r4]
   1426c:	bne	14278 <ftello64@plt+0x2e14>
   14270:	ldrd	r0, [r9]
   14274:	stm	sl, {r0, r1}
   14278:	ldr	r1, [r8]
   1427c:	ldr	r2, [fp, #-32]	; 0xffffffe0
   14280:	add	r0, sl, r1, lsl #3
   14284:	sub	r1, r2, r1
   14288:	lsl	r2, r1, #3
   1428c:	mov	r1, #0
   14290:	bl	11374 <memset@plt>
   14294:	ldr	r0, [fp, #-32]	; 0xffffffe0
   14298:	str	r0, [r8]
   1429c:	mov	r9, sl
   142a0:	ldm	r7, {r0, r1}
   142a4:	orr	r8, r1, #1
   142a8:	add	r1, r7, #8
   142ac:	ldr	r2, [r7, #40]	; 0x28
   142b0:	ldr	r3, [r7, #44]	; 0x2c
   142b4:	ldr	r6, [r9, r5, lsl #3]!
   142b8:	str	r1, [sp, #20]
   142bc:	ldr	r4, [r9, #4]!
   142c0:	stm	sp, {r0, r8}
   142c4:	add	r0, sp, #8
   142c8:	stm	r0, {r1, r2, r3}
   142cc:	ldr	r2, [sp, #32]
   142d0:	ldr	r3, [sp, #36]	; 0x24
   142d4:	mov	r1, r6
   142d8:	mov	r0, r4
   142dc:	bl	12f58 <ftello64@plt+0x1af4>
   142e0:	cmp	r6, r0
   142e4:	bhi	14348 <ftello64@plt+0x2ee4>
   142e8:	add	r6, r0, #1
   142ec:	movw	r0, #41424	; 0xa1d0
   142f0:	movt	r0, #2
   142f4:	str	r6, [sl, r5, lsl #3]
   142f8:	cmp	r4, r0
   142fc:	beq	14308 <ftello64@plt+0x2ea4>
   14300:	mov	r0, r4
   14304:	bl	178c8 <ftello64@plt+0x6464>
   14308:	mov	r0, r6
   1430c:	bl	163d0 <ftello64@plt+0x4f6c>
   14310:	str	r0, [r9]
   14314:	mov	r4, r0
   14318:	add	r3, sp, #8
   1431c:	ldr	r0, [r7]
   14320:	ldr	r1, [r7, #40]	; 0x28
   14324:	ldr	r2, [r7, #44]	; 0x2c
   14328:	stm	sp, {r0, r8}
   1432c:	ldr	r0, [sp, #20]
   14330:	stm	r3, {r0, r1, r2}
   14334:	ldr	r2, [sp, #32]
   14338:	ldr	r3, [sp, #36]	; 0x24
   1433c:	mov	r0, r4
   14340:	mov	r1, r6
   14344:	bl	12f58 <ftello64@plt+0x1af4>
   14348:	ldr	r0, [sp, #28]
   1434c:	ldr	r1, [sp, #24]
   14350:	str	r1, [r0]
   14354:	mov	r0, r4
   14358:	sub	sp, fp, #28
   1435c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   14360:	bl	11440 <abort@plt>
   14364:	movw	r3, #41376	; 0xa1a0
   14368:	movt	r3, #2
   1436c:	b	141cc <ftello64@plt+0x2d68>
   14370:	movw	r3, #41376	; 0xa1a0
   14374:	mov	r1, r0
   14378:	mov	r0, #0
   1437c:	mvn	r2, #0
   14380:	movt	r3, #2
   14384:	b	141cc <ftello64@plt+0x2d68>
   14388:	movw	r3, #41376	; 0xa1a0
   1438c:	mov	r2, r1
   14390:	mov	r1, r0
   14394:	mov	r0, #0
   14398:	movt	r3, #2
   1439c:	b	141cc <ftello64@plt+0x2d68>
   143a0:	push	{fp, lr}
   143a4:	mov	fp, sp
   143a8:	sub	sp, sp, #48	; 0x30
   143ac:	vmov.i32	q8, #0	; 0x00000000
   143b0:	mov	ip, #32
   143b4:	mov	r3, sp
   143b8:	mov	lr, r2
   143bc:	cmp	r1, #10
   143c0:	add	r2, r3, #16
   143c4:	vst1.64	{d16-d17}, [r3], ip
   143c8:	vst1.64	{d16-d17}, [r2]
   143cc:	vst1.64	{d16-d17}, [r3]
   143d0:	beq	143f0 <ftello64@plt+0x2f8c>
   143d4:	str	r1, [sp]
   143d8:	mov	r3, sp
   143dc:	mov	r1, lr
   143e0:	mvn	r2, #0
   143e4:	bl	141cc <ftello64@plt+0x2d68>
   143e8:	mov	sp, fp
   143ec:	pop	{fp, pc}
   143f0:	bl	11440 <abort@plt>
   143f4:	push	{r4, sl, fp, lr}
   143f8:	add	fp, sp, #8
   143fc:	sub	sp, sp, #48	; 0x30
   14400:	vmov.i32	q8, #0	; 0x00000000
   14404:	mov	ip, r3
   14408:	mov	r3, sp
   1440c:	mov	lr, #32
   14410:	cmp	r1, #10
   14414:	add	r4, r3, #16
   14418:	vst1.64	{d16-d17}, [r3], lr
   1441c:	vst1.64	{d16-d17}, [r4]
   14420:	vst1.64	{d16-d17}, [r3]
   14424:	beq	14444 <ftello64@plt+0x2fe0>
   14428:	str	r1, [sp]
   1442c:	mov	r1, r2
   14430:	mov	r3, sp
   14434:	mov	r2, ip
   14438:	bl	141cc <ftello64@plt+0x2d68>
   1443c:	sub	sp, fp, #8
   14440:	pop	{r4, sl, fp, pc}
   14444:	bl	11440 <abort@plt>
   14448:	push	{fp, lr}
   1444c:	mov	fp, sp
   14450:	sub	sp, sp, #48	; 0x30
   14454:	vmov.i32	q8, #0	; 0x00000000
   14458:	mov	r3, sp
   1445c:	mov	ip, #32
   14460:	cmp	r0, #10
   14464:	add	r2, r3, #16
   14468:	vst1.64	{d16-d17}, [r3], ip
   1446c:	vst1.64	{d16-d17}, [r2]
   14470:	vst1.64	{d16-d17}, [r3]
   14474:	beq	14494 <ftello64@plt+0x3030>
   14478:	str	r0, [sp]
   1447c:	mov	r3, sp
   14480:	mov	r0, #0
   14484:	mvn	r2, #0
   14488:	bl	141cc <ftello64@plt+0x2d68>
   1448c:	mov	sp, fp
   14490:	pop	{fp, pc}
   14494:	bl	11440 <abort@plt>
   14498:	push	{fp, lr}
   1449c:	mov	fp, sp
   144a0:	sub	sp, sp, #48	; 0x30
   144a4:	vmov.i32	q8, #0	; 0x00000000
   144a8:	mov	r3, sp
   144ac:	mov	ip, #32
   144b0:	cmp	r0, #10
   144b4:	add	lr, r3, #16
   144b8:	vst1.64	{d16-d17}, [r3], ip
   144bc:	vst1.64	{d16-d17}, [lr]
   144c0:	vst1.64	{d16-d17}, [r3]
   144c4:	beq	144e0 <ftello64@plt+0x307c>
   144c8:	str	r0, [sp]
   144cc:	mov	r3, sp
   144d0:	mov	r0, #0
   144d4:	bl	141cc <ftello64@plt+0x2d68>
   144d8:	mov	sp, fp
   144dc:	pop	{fp, pc}
   144e0:	bl	11440 <abort@plt>
   144e4:	push	{r4, sl, fp, lr}
   144e8:	add	fp, sp, #8
   144ec:	sub	sp, sp, #48	; 0x30
   144f0:	mov	lr, r0
   144f4:	movw	r0, #41376	; 0xa1a0
   144f8:	mov	ip, r1
   144fc:	mov	r1, #32
   14500:	mov	r4, #1
   14504:	movt	r0, #2
   14508:	add	r3, r0, #16
   1450c:	vld1.64	{d16-d17}, [r0], r1
   14510:	vld1.64	{d20-d21}, [r0]
   14514:	vld1.64	{d18-d19}, [r3]
   14518:	mov	r3, sp
   1451c:	add	r0, r3, #32
   14520:	add	r1, r3, #16
   14524:	vst1.64	{d20-d21}, [r0]
   14528:	mov	r0, #28
   1452c:	vst1.64	{d18-d19}, [r1]
   14530:	mov	r1, r3
   14534:	and	r0, r0, r2, lsr #3
   14538:	and	r2, r2, #31
   1453c:	vst1.64	{d16-d17}, [r1], r0
   14540:	ldr	r0, [r1, #8]
   14544:	bic	r4, r4, r0, lsr r2
   14548:	eor	r0, r0, r4, lsl r2
   1454c:	mov	r2, ip
   14550:	str	r0, [r1, #8]
   14554:	mov	r0, #0
   14558:	mov	r1, lr
   1455c:	bl	141cc <ftello64@plt+0x2d68>
   14560:	sub	sp, fp, #8
   14564:	pop	{r4, sl, fp, pc}
   14568:	push	{fp, lr}
   1456c:	mov	fp, sp
   14570:	sub	sp, sp, #48	; 0x30
   14574:	mov	ip, r0
   14578:	movw	r0, #41376	; 0xa1a0
   1457c:	mov	r2, #32
   14580:	movt	r0, #2
   14584:	add	r3, r0, #16
   14588:	vld1.64	{d16-d17}, [r0], r2
   1458c:	vld1.64	{d20-d21}, [r0]
   14590:	vld1.64	{d18-d19}, [r3]
   14594:	mov	r3, sp
   14598:	add	r0, r3, #32
   1459c:	add	r2, r3, #16
   145a0:	vst1.64	{d20-d21}, [r0]
   145a4:	mov	r0, #28
   145a8:	vst1.64	{d18-d19}, [r2]
   145ac:	mov	r2, r3
   145b0:	and	r0, r0, r1, lsr #3
   145b4:	and	r1, r1, #31
   145b8:	vst1.64	{d16-d17}, [r2], r0
   145bc:	mov	r0, #1
   145c0:	ldr	lr, [r2, #8]
   145c4:	bic	r0, r0, lr, lsr r1
   145c8:	eor	r0, lr, r0, lsl r1
   145cc:	mov	r1, ip
   145d0:	str	r0, [r2, #8]
   145d4:	mov	r0, #0
   145d8:	mvn	r2, #0
   145dc:	bl	141cc <ftello64@plt+0x2d68>
   145e0:	mov	sp, fp
   145e4:	pop	{fp, pc}
   145e8:	push	{fp, lr}
   145ec:	mov	fp, sp
   145f0:	sub	sp, sp, #48	; 0x30
   145f4:	mov	r1, r0
   145f8:	movw	r0, #41376	; 0xa1a0
   145fc:	mov	r3, #32
   14600:	movt	r0, #2
   14604:	add	r2, r0, #16
   14608:	vld1.64	{d16-d17}, [r0], r3
   1460c:	mov	r3, sp
   14610:	vld1.64	{d18-d19}, [r2]
   14614:	vld1.64	{d20-d21}, [r0]
   14618:	add	r2, r3, #16
   1461c:	add	r0, r3, #32
   14620:	vst1.64	{d18-d19}, [r2]
   14624:	vst1.64	{d20-d21}, [r0]
   14628:	mov	r0, #12
   1462c:	mov	r2, r3
   14630:	vst1.64	{d16-d17}, [r2], r0
   14634:	ldr	r0, [r2]
   14638:	orr	r0, r0, #67108864	; 0x4000000
   1463c:	str	r0, [r2]
   14640:	mov	r0, #0
   14644:	mvn	r2, #0
   14648:	bl	141cc <ftello64@plt+0x2d68>
   1464c:	mov	sp, fp
   14650:	pop	{fp, pc}
   14654:	push	{fp, lr}
   14658:	mov	fp, sp
   1465c:	sub	sp, sp, #48	; 0x30
   14660:	mov	ip, r1
   14664:	mov	r1, r0
   14668:	movw	r0, #41376	; 0xa1a0
   1466c:	mov	r2, #32
   14670:	movt	r0, #2
   14674:	add	r3, r0, #16
   14678:	vld1.64	{d16-d17}, [r0], r2
   1467c:	vld1.64	{d18-d19}, [r3]
   14680:	vld1.64	{d20-d21}, [r0]
   14684:	mov	r3, sp
   14688:	add	r2, r3, #16
   1468c:	add	r0, r3, #32
   14690:	vst1.64	{d18-d19}, [r2]
   14694:	vst1.64	{d20-d21}, [r0]
   14698:	mov	r0, #12
   1469c:	mov	r2, r3
   146a0:	vst1.64	{d16-d17}, [r2], r0
   146a4:	ldr	r0, [r2]
   146a8:	orr	r0, r0, #67108864	; 0x4000000
   146ac:	str	r0, [r2]
   146b0:	mov	r0, #0
   146b4:	mov	r2, ip
   146b8:	bl	141cc <ftello64@plt+0x2d68>
   146bc:	mov	sp, fp
   146c0:	pop	{fp, pc}
   146c4:	push	{r4, sl, fp, lr}
   146c8:	add	fp, sp, #8
   146cc:	sub	sp, sp, #96	; 0x60
   146d0:	vmov.i32	q8, #0	; 0x00000000
   146d4:	mov	ip, r2
   146d8:	mov	r2, sp
   146dc:	mov	r4, #28
   146e0:	cmp	r1, #10
   146e4:	mov	r3, r2
   146e8:	add	lr, r2, #16
   146ec:	vst1.64	{d16-d17}, [r3], r4
   146f0:	vst1.64	{d16-d17}, [lr]
   146f4:	vst1.32	{d16-d17}, [r3]
   146f8:	beq	14748 <ftello64@plt+0x32e4>
   146fc:	vld1.64	{d16-d17}, [r2], r4
   14700:	vld1.64	{d18-d19}, [lr]
   14704:	add	r3, sp, #48	; 0x30
   14708:	vld1.32	{d20-d21}, [r2]
   1470c:	add	r2, r3, #20
   14710:	add	r4, r3, #4
   14714:	vst1.32	{d18-d19}, [r2]
   14718:	add	r2, r3, #32
   1471c:	vst1.32	{d16-d17}, [r4]
   14720:	vst1.32	{d20-d21}, [r2]
   14724:	str	r1, [sp, #48]	; 0x30
   14728:	mvn	r2, #0
   1472c:	ldr	r1, [sp, #60]	; 0x3c
   14730:	orr	r1, r1, #67108864	; 0x4000000
   14734:	str	r1, [sp, #60]	; 0x3c
   14738:	mov	r1, ip
   1473c:	bl	141cc <ftello64@plt+0x2d68>
   14740:	sub	sp, fp, #8
   14744:	pop	{r4, sl, fp, pc}
   14748:	bl	11440 <abort@plt>
   1474c:	push	{r4, r5, r6, sl, fp, lr}
   14750:	add	fp, sp, #16
   14754:	sub	sp, sp, #48	; 0x30
   14758:	mov	ip, r3
   1475c:	movw	r3, #41376	; 0xa1a0
   14760:	mov	r6, #32
   14764:	cmp	r1, #0
   14768:	mov	r4, sp
   1476c:	movt	r3, #2
   14770:	cmpne	r2, #0
   14774:	add	r5, r4, #16
   14778:	add	lr, r3, #16
   1477c:	vld1.64	{d16-d17}, [r3], r6
   14780:	vld1.64	{d18-d19}, [lr]
   14784:	vld1.64	{d20-d21}, [r3]
   14788:	mov	r3, #10
   1478c:	vst1.64	{d16-d17}, [r4], r6
   14790:	vst1.64	{d18-d19}, [r5]
   14794:	vst1.64	{d20-d21}, [r4]
   14798:	str	r3, [sp]
   1479c:	bne	147a4 <ftello64@plt+0x3340>
   147a0:	bl	11440 <abort@plt>
   147a4:	str	r2, [sp, #44]	; 0x2c
   147a8:	str	r1, [sp, #40]	; 0x28
   147ac:	mov	r3, sp
   147b0:	mov	r1, ip
   147b4:	mvn	r2, #0
   147b8:	bl	141cc <ftello64@plt+0x2d68>
   147bc:	sub	sp, fp, #16
   147c0:	pop	{r4, r5, r6, sl, fp, pc}
   147c4:	push	{r4, r5, r6, sl, fp, lr}
   147c8:	add	fp, sp, #16
   147cc:	sub	sp, sp, #48	; 0x30
   147d0:	mov	lr, r3
   147d4:	movw	r3, #41376	; 0xa1a0
   147d8:	mov	r6, #32
   147dc:	cmp	r1, #0
   147e0:	mov	r4, sp
   147e4:	movt	r3, #2
   147e8:	cmpne	r2, #0
   147ec:	add	r5, r4, #16
   147f0:	add	ip, r3, #16
   147f4:	vld1.64	{d16-d17}, [r3], r6
   147f8:	vld1.64	{d18-d19}, [ip]
   147fc:	vld1.64	{d20-d21}, [r3]
   14800:	mov	r3, #10
   14804:	vst1.64	{d16-d17}, [r4], r6
   14808:	vst1.64	{d18-d19}, [r5]
   1480c:	vst1.64	{d20-d21}, [r4]
   14810:	str	r3, [sp]
   14814:	bne	1481c <ftello64@plt+0x33b8>
   14818:	bl	11440 <abort@plt>
   1481c:	ldr	ip, [fp, #8]
   14820:	str	r2, [sp, #44]	; 0x2c
   14824:	str	r1, [sp, #40]	; 0x28
   14828:	mov	r3, sp
   1482c:	mov	r1, lr
   14830:	mov	r2, ip
   14834:	bl	141cc <ftello64@plt+0x2d68>
   14838:	sub	sp, fp, #16
   1483c:	pop	{r4, r5, r6, sl, fp, pc}
   14840:	push	{r4, sl, fp, lr}
   14844:	add	fp, sp, #8
   14848:	sub	sp, sp, #48	; 0x30
   1484c:	movw	r3, #41376	; 0xa1a0
   14850:	mov	lr, #32
   14854:	mov	ip, r2
   14858:	cmp	r0, #0
   1485c:	movt	r3, #2
   14860:	cmpne	r1, #0
   14864:	add	r2, r3, #16
   14868:	vld1.64	{d16-d17}, [r3], lr
   1486c:	vld1.64	{d20-d21}, [r3]
   14870:	vld1.64	{d18-d19}, [r2]
   14874:	mov	r2, sp
   14878:	add	r4, r2, #16
   1487c:	vst1.64	{d16-d17}, [r2], lr
   14880:	vst1.64	{d20-d21}, [r2]
   14884:	mov	r2, #10
   14888:	vst1.64	{d18-d19}, [r4]
   1488c:	str	r2, [sp]
   14890:	bne	14898 <ftello64@plt+0x3434>
   14894:	bl	11440 <abort@plt>
   14898:	str	r1, [sp, #44]	; 0x2c
   1489c:	str	r0, [sp, #40]	; 0x28
   148a0:	mov	r3, sp
   148a4:	mov	r0, #0
   148a8:	mov	r1, ip
   148ac:	mvn	r2, #0
   148b0:	bl	141cc <ftello64@plt+0x2d68>
   148b4:	sub	sp, fp, #8
   148b8:	pop	{r4, sl, fp, pc}
   148bc:	push	{r4, r5, fp, lr}
   148c0:	add	fp, sp, #8
   148c4:	sub	sp, sp, #48	; 0x30
   148c8:	mov	ip, r3
   148cc:	movw	r3, #41376	; 0xa1a0
   148d0:	mov	r4, #32
   148d4:	mov	lr, r2
   148d8:	cmp	r0, #0
   148dc:	movt	r3, #2
   148e0:	cmpne	r1, #0
   148e4:	add	r2, r3, #16
   148e8:	vld1.64	{d16-d17}, [r3], r4
   148ec:	vld1.64	{d20-d21}, [r3]
   148f0:	vld1.64	{d18-d19}, [r2]
   148f4:	mov	r2, sp
   148f8:	add	r5, r2, #16
   148fc:	vst1.64	{d16-d17}, [r2], r4
   14900:	vst1.64	{d20-d21}, [r2]
   14904:	mov	r2, #10
   14908:	vst1.64	{d18-d19}, [r5]
   1490c:	str	r2, [sp]
   14910:	bne	14918 <ftello64@plt+0x34b4>
   14914:	bl	11440 <abort@plt>
   14918:	str	r1, [sp, #44]	; 0x2c
   1491c:	str	r0, [sp, #40]	; 0x28
   14920:	mov	r3, sp
   14924:	mov	r0, #0
   14928:	mov	r1, lr
   1492c:	mov	r2, ip
   14930:	bl	141cc <ftello64@plt+0x2d68>
   14934:	sub	sp, fp, #8
   14938:	pop	{r4, r5, fp, pc}
   1493c:	movw	r3, #41272	; 0xa138
   14940:	movt	r3, #2
   14944:	b	141cc <ftello64@plt+0x2d68>
   14948:	movw	r3, #41272	; 0xa138
   1494c:	mov	r2, r1
   14950:	mov	r1, r0
   14954:	mov	r0, #0
   14958:	movt	r3, #2
   1495c:	b	141cc <ftello64@plt+0x2d68>
   14960:	movw	r3, #41272	; 0xa138
   14964:	mvn	r2, #0
   14968:	movt	r3, #2
   1496c:	b	141cc <ftello64@plt+0x2d68>
   14970:	movw	r3, #41272	; 0xa138
   14974:	mov	r1, r0
   14978:	mov	r0, #0
   1497c:	mvn	r2, #0
   14980:	movt	r3, #2
   14984:	b	141cc <ftello64@plt+0x2d68>
   14988:	push	{r4, r5, fp, lr}
   1498c:	add	fp, sp, #8
   14990:	mov	r5, r0
   14994:	mov	r4, r1
   14998:	mov	r0, #0
   1499c:	mov	r2, #5
   149a0:	mov	r1, r5
   149a4:	bl	11218 <dcgettext@plt>
   149a8:	cmp	r0, r5
   149ac:	popne	{r4, r5, fp, pc}
   149b0:	bl	18bd0 <ftello64@plt+0x776c>
   149b4:	ldrb	r1, [r0]
   149b8:	and	r1, r1, #223	; 0xdf
   149bc:	cmp	r1, #71	; 0x47
   149c0:	beq	14a28 <ftello64@plt+0x35c4>
   149c4:	cmp	r1, #85	; 0x55
   149c8:	bne	14a80 <ftello64@plt+0x361c>
   149cc:	ldrb	r1, [r0, #1]
   149d0:	and	r1, r1, #223	; 0xdf
   149d4:	cmp	r1, #84	; 0x54
   149d8:	bne	14a80 <ftello64@plt+0x361c>
   149dc:	ldrb	r1, [r0, #2]
   149e0:	and	r1, r1, #223	; 0xdf
   149e4:	cmp	r1, #70	; 0x46
   149e8:	bne	14a80 <ftello64@plt+0x361c>
   149ec:	ldrb	r1, [r0, #3]
   149f0:	cmp	r1, #45	; 0x2d
   149f4:	bne	14a80 <ftello64@plt+0x361c>
   149f8:	ldrb	r1, [r0, #4]
   149fc:	cmp	r1, #56	; 0x38
   14a00:	bne	14a80 <ftello64@plt+0x361c>
   14a04:	ldrb	r0, [r0, #5]
   14a08:	cmp	r0, #0
   14a0c:	bne	14a80 <ftello64@plt+0x361c>
   14a10:	ldrb	r1, [r5]
   14a14:	movw	r2, #39263	; 0x995f
   14a18:	movw	r0, #39267	; 0x9963
   14a1c:	movt	r2, #1
   14a20:	movt	r0, #1
   14a24:	b	14ab0 <ftello64@plt+0x364c>
   14a28:	ldrb	r1, [r0, #1]
   14a2c:	and	r1, r1, #223	; 0xdf
   14a30:	cmp	r1, #66	; 0x42
   14a34:	bne	14a80 <ftello64@plt+0x361c>
   14a38:	ldrb	r1, [r0, #2]
   14a3c:	cmp	r1, #49	; 0x31
   14a40:	bne	14a80 <ftello64@plt+0x361c>
   14a44:	ldrb	r1, [r0, #3]
   14a48:	cmp	r1, #56	; 0x38
   14a4c:	bne	14a80 <ftello64@plt+0x361c>
   14a50:	ldrb	r1, [r0, #4]
   14a54:	cmp	r1, #48	; 0x30
   14a58:	bne	14a80 <ftello64@plt+0x361c>
   14a5c:	ldrb	r1, [r0, #5]
   14a60:	cmp	r1, #51	; 0x33
   14a64:	bne	14a80 <ftello64@plt+0x361c>
   14a68:	ldrb	r1, [r0, #6]
   14a6c:	cmp	r1, #48	; 0x30
   14a70:	bne	14a80 <ftello64@plt+0x361c>
   14a74:	ldrb	r0, [r0, #7]
   14a78:	cmp	r0, #0
   14a7c:	beq	14a9c <ftello64@plt+0x3638>
   14a80:	movw	r1, #39257	; 0x9959
   14a84:	movw	r0, #39261	; 0x995d
   14a88:	cmp	r4, #9
   14a8c:	movt	r1, #1
   14a90:	movt	r0, #1
   14a94:	moveq	r0, r1
   14a98:	pop	{r4, r5, fp, pc}
   14a9c:	ldrb	r1, [r5]
   14aa0:	movw	r2, #39271	; 0x9967
   14aa4:	movw	r0, #39275	; 0x996b
   14aa8:	movt	r2, #1
   14aac:	movt	r0, #1
   14ab0:	cmp	r1, #96	; 0x60
   14ab4:	moveq	r0, r2
   14ab8:	pop	{r4, r5, fp, pc}
   14abc:	push	{r4, sl, fp, lr}
   14ac0:	add	fp, sp, #8
   14ac4:	mov	r4, r0
   14ac8:	mov	r0, #24
   14acc:	bl	163a0 <ftello64@plt+0x4f3c>
   14ad0:	vmov.i32	q8, #0	; 0x00000000
   14ad4:	mov	r1, r0
   14ad8:	str	r4, [r1], #8
   14adc:	vst1.64	{d16-d17}, [r1]
   14ae0:	pop	{r4, sl, fp, pc}
   14ae4:	push	{r4, sl, fp, lr}
   14ae8:	add	fp, sp, #8
   14aec:	bl	15128 <ftello64@plt+0x3cc4>
   14af0:	cmp	r0, #0
   14af4:	beq	14b18 <ftello64@plt+0x36b4>
   14af8:	mov	r4, r0
   14afc:	mov	r0, #24
   14b00:	bl	163a0 <ftello64@plt+0x4f3c>
   14b04:	vmov.i32	q8, #0	; 0x00000000
   14b08:	mov	r1, r0
   14b0c:	str	r4, [r1], #8
   14b10:	vst1.64	{d16-d17}, [r1]
   14b14:	pop	{r4, sl, fp, pc}
   14b18:	mov	r0, #0
   14b1c:	pop	{r4, sl, fp, pc}
   14b20:	ldr	r0, [r0]
   14b24:	bx	lr
   14b28:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   14b2c:	add	fp, sp, #28
   14b30:	sub	sp, sp, #60	; 0x3c
   14b34:	ldr	r1, [r0]
   14b38:	ldr	r9, [r0, #12]
   14b3c:	ldr	r7, [r0, #20]
   14b40:	mov	r5, r3
   14b44:	mov	r6, r2
   14b48:	mov	sl, #255	; 0xff
   14b4c:	str	r1, [sp, #8]
   14b50:	mov	r1, r0
   14b54:	ldr	r8, [r0, #8]!
   14b58:	ldr	r4, [r1, #16]!
   14b5c:	str	r0, [sp, #4]
   14b60:	adds	r0, r2, #1
   14b64:	str	r0, [sp, #24]
   14b68:	adc	r0, r3, #0
   14b6c:	str	r1, [sp]
   14b70:	str	r0, [sp, #20]
   14b74:	subs	r0, r4, r6
   14b78:	sbcs	r0, r7, r5
   14b7c:	bcs	14be0 <ftello64@plt+0x377c>
   14b80:	mov	r2, #0
   14b84:	mov	r0, r4
   14b88:	mov	r1, r7
   14b8c:	lsl	r1, r1, #8
   14b90:	add	r2, r2, #1
   14b94:	orr	r1, r1, r0, lsr #24
   14b98:	orr	r0, sl, r0, lsl #8
   14b9c:	subs	r3, r0, r6
   14ba0:	sbcs	r3, r1, r5
   14ba4:	bcc	14b8c <ftello64@plt+0x3728>
   14ba8:	ldr	r0, [sp, #8]
   14bac:	sub	r1, fp, #36	; 0x24
   14bb0:	bl	15298 <ftello64@plt+0x3e34>
   14bb4:	sub	r0, fp, #36	; 0x24
   14bb8:	lsl	r1, r9, #8
   14bbc:	orr	r9, r1, r8, lsr #24
   14bc0:	ldrb	r1, [r0], #1
   14bc4:	orr	r8, r1, r8, lsl #8
   14bc8:	lsl	r1, r7, #8
   14bcc:	orr	r7, r1, r4, lsr #24
   14bd0:	orr	r4, sl, r4, lsl #8
   14bd4:	subs	r1, r4, r6
   14bd8:	sbcs	r1, r7, r5
   14bdc:	bcc	14bb8 <ftello64@plt+0x3754>
   14be0:	eor	r0, r4, r6
   14be4:	eor	r1, r7, r5
   14be8:	orrs	r0, r0, r1
   14bec:	beq	14cc8 <ftello64@plt+0x3864>
   14bf0:	str	r4, [fp, #-40]	; 0xffffffd8
   14bf4:	ldr	r4, [sp, #24]
   14bf8:	str	r7, [sp, #44]	; 0x2c
   14bfc:	ldr	r7, [sp, #20]
   14c00:	mov	r0, r8
   14c04:	mov	r1, r9
   14c08:	mov	r2, r4
   14c0c:	mov	r3, r7
   14c10:	bl	18fa0 <ftello64@plt+0x7b3c>
   14c14:	umull	r2, r3, r0, r4
   14c18:	str	r0, [sp, #16]
   14c1c:	str	r1, [sp, #12]
   14c20:	str	r8, [sp, #40]	; 0x28
   14c24:	str	r9, [sp, #36]	; 0x24
   14c28:	mla	r0, r0, r7, r3
   14c2c:	mov	r3, r7
   14c30:	mla	r1, r1, r4, r0
   14c34:	ldr	r0, [fp, #-40]	; 0xffffffd8
   14c38:	subs	r8, r8, r2
   14c3c:	sbc	r9, r9, r1
   14c40:	subs	r2, r0, r6
   14c44:	ldr	r0, [sp, #44]	; 0x2c
   14c48:	str	r2, [sp, #32]
   14c4c:	sbc	r1, r0, r5
   14c50:	mov	r0, r2
   14c54:	mov	r2, r4
   14c58:	str	r1, [sp, #28]
   14c5c:	bl	18fa0 <ftello64@plt+0x7b3c>
   14c60:	umull	r2, r3, r0, r4
   14c64:	mov	ip, r1
   14c68:	mla	r3, r0, r7, r3
   14c6c:	mla	r3, r1, r4, r3
   14c70:	ldr	r1, [sp, #32]
   14c74:	subs	r2, r1, r2
   14c78:	ldr	r1, [sp, #28]
   14c7c:	sbc	r3, r1, r3
   14c80:	ldr	r1, [fp, #-40]	; 0xffffffd8
   14c84:	subs	r4, r2, #1
   14c88:	sbc	r7, r3, #0
   14c8c:	subs	r2, r1, r2
   14c90:	ldr	r1, [sp, #44]	; 0x2c
   14c94:	sbc	r3, r1, r3
   14c98:	ldr	r1, [sp, #40]	; 0x28
   14c9c:	subs	r2, r2, r1
   14ca0:	ldr	r1, [sp, #36]	; 0x24
   14ca4:	sbcs	r2, r3, r1
   14ca8:	bcc	14b74 <ftello64@plt+0x3710>
   14cac:	ldr	r2, [sp, #4]
   14cb0:	ldr	r3, [sp, #16]
   14cb4:	ldr	r7, [sp, #12]
   14cb8:	stm	r2, {r3, r7}
   14cbc:	ldr	r2, [sp]
   14cc0:	stm	r2, {r0, ip}
   14cc4:	b	14cd4 <ftello64@plt+0x3870>
   14cc8:	ldr	r0, [sp, #4]
   14ccc:	vmov.i32	q8, #0	; 0x00000000
   14cd0:	vst1.64	{d16-d17}, [r0]
   14cd4:	mov	r0, r8
   14cd8:	mov	r1, r9
   14cdc:	sub	sp, fp, #28
   14ce0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   14ce4:	push	{r4, sl, fp, lr}
   14ce8:	add	fp, sp, #8
   14cec:	mov	r1, #24
   14cf0:	mvn	r2, #0
   14cf4:	mov	r4, r0
   14cf8:	bl	113e0 <__explicit_bzero_chk@plt>
   14cfc:	mov	r0, r4
   14d00:	pop	{r4, sl, fp, lr}
   14d04:	b	178c8 <ftello64@plt+0x6464>
   14d08:	push	{r4, r5, r6, r7, fp, lr}
   14d0c:	add	fp, sp, #16
   14d10:	mov	r4, r0
   14d14:	ldr	r0, [r0]
   14d18:	bl	153f0 <ftello64@plt+0x3f8c>
   14d1c:	mov	r5, r0
   14d20:	bl	11350 <__errno_location@plt>
   14d24:	ldr	r7, [r0]
   14d28:	mov	r6, r0
   14d2c:	mov	r0, r4
   14d30:	mov	r1, #24
   14d34:	mvn	r2, #0
   14d38:	bl	113e0 <__explicit_bzero_chk@plt>
   14d3c:	mov	r0, r4
   14d40:	bl	178c8 <ftello64@plt+0x6464>
   14d44:	mov	r0, r5
   14d48:	str	r7, [r6]
   14d4c:	pop	{r4, r5, r6, r7, fp, pc}
   14d50:	clz	r2, r1
   14d54:	cmp	r1, #0
   14d58:	mov	r3, #7
   14d5c:	rsbne	r1, r2, #32
   14d60:	asr	r2, r1, #31
   14d64:	mul	r2, r2, r0
   14d68:	umlal	r3, r2, r1, r0
   14d6c:	lsr	r0, r3, #3
   14d70:	orr	r0, r0, r2, lsl #29
   14d74:	bx	lr
   14d78:	nop	{0}
   14d7c:	nop	{0}
   14d80:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   14d84:	add	fp, sp, #28
   14d88:	sub	sp, sp, #44	; 0x2c
   14d8c:	cmp	r1, #0
   14d90:	beq	14dd8 <ftello64@plt+0x3974>
   14d94:	mov	r6, r2
   14d98:	mov	r5, r1
   14d9c:	mov	r9, r0
   14da0:	cmp	r1, #1
   14da4:	bne	14de0 <ftello64@plt+0x397c>
   14da8:	mov	r0, #4
   14dac:	bl	163a0 <ftello64@plt+0x4f3c>
   14db0:	mov	r4, r0
   14db4:	mov	r0, #0
   14db8:	subs	r2, r6, #1
   14dbc:	sbc	r3, r0, #0
   14dc0:	mov	r0, r9
   14dc4:	bl	14b28 <ftello64@plt+0x36c4>
   14dc8:	str	r0, [r4]
   14dcc:	mov	r0, r4
   14dd0:	sub	sp, fp, #28
   14dd4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   14dd8:	mov	sl, #0
   14ddc:	b	150d8 <ftello64@plt+0x3c74>
   14de0:	cmp	r6, #131072	; 0x20000
   14de4:	bcc	14e44 <ftello64@plt+0x39e0>
   14de8:	udiv	r0, r6, r5
   14dec:	cmp	r0, #31
   14df0:	bls	14e6c <ftello64@plt+0x3a08>
   14df4:	movw	r0, #30920	; 0x78c8
   14df8:	movw	r2, #20736	; 0x5100
   14dfc:	movw	r3, #20752	; 0x5110
   14e00:	mov	r1, #0
   14e04:	movt	r0, #1
   14e08:	movt	r2, #1
   14e0c:	movt	r3, #1
   14e10:	str	r0, [sp]
   14e14:	lsl	r0, r5, #1
   14e18:	bl	17d94 <ftello64@plt+0x6930>
   14e1c:	cmp	r0, #0
   14e20:	beq	150e4 <ftello64@plt+0x3c80>
   14e24:	mov	r4, r0
   14e28:	mov	r0, r5
   14e2c:	mov	r1, #4
   14e30:	bl	16470 <ftello64@plt+0x500c>
   14e34:	mov	sl, r0
   14e38:	mov	r0, #1
   14e3c:	str	r0, [sp, #20]
   14e40:	b	14f78 <ftello64@plt+0x3b14>
   14e44:	mov	r0, r6
   14e48:	mov	r1, #4
   14e4c:	bl	16470 <ftello64@plt+0x500c>
   14e50:	mov	sl, r0
   14e54:	cmp	r6, #0
   14e58:	bne	14e7c <ftello64@plt+0x3a18>
   14e5c:	mov	r0, #0
   14e60:	mov	r4, #0
   14e64:	str	r0, [sp, #20]
   14e68:	b	14f78 <ftello64@plt+0x3b14>
   14e6c:	mov	r0, r6
   14e70:	mov	r1, #4
   14e74:	bl	16470 <ftello64@plt+0x500c>
   14e78:	mov	sl, r0
   14e7c:	mov	r0, #0
   14e80:	cmp	r6, #4
   14e84:	bcc	14f54 <ftello64@plt+0x3af0>
   14e88:	bic	r0, r6, #3
   14e8c:	mov	r1, #1
   14e90:	mov	r8, r5
   14e94:	add	r3, pc, #596	; 0x254
   14e98:	sub	r7, r0, #4
   14e9c:	add	r2, r1, r7, lsr #2
   14ea0:	cmp	r7, #12
   14ea4:	and	ip, r2, #3
   14ea8:	bcs	14eb8 <ftello64@plt+0x3a54>
   14eac:	vld1.64	{d16-d17}, [r3 :128]
   14eb0:	mov	r2, #0
   14eb4:	b	14f20 <ftello64@plt+0x3abc>
   14eb8:	add	r7, pc, #560	; 0x230
   14ebc:	vmov.i32	q9, #12	; 0x0000000c
   14ec0:	vmov.i32	q10, #8	; 0x00000008
   14ec4:	vmov.i32	q11, #4	; 0x00000004
   14ec8:	vmov.i32	q12, #16	; 0x00000010
   14ecc:	sub	r3, r2, ip
   14ed0:	mov	r2, #0
   14ed4:	mov	r5, #64	; 0x40
   14ed8:	mov	r4, sl
   14edc:	vld1.64	{d16-d17}, [r7 :128]
   14ee0:	mov	r7, sl
   14ee4:	vadd.i32	q13, q8, q9
   14ee8:	add	r1, r7, #48	; 0x30
   14eec:	vadd.i32	q14, q8, q10
   14ef0:	vadd.i32	q15, q8, q11
   14ef4:	subs	r3, r3, #4
   14ef8:	add	r2, r2, #16
   14efc:	vst1.32	{d26-d27}, [r1]
   14f00:	vst1.32	{d16-d17}, [r4], r5
   14f04:	vadd.i32	q8, q8, q12
   14f08:	add	r1, r7, #32
   14f0c:	vst1.32	{d28-d29}, [r1]
   14f10:	add	r1, r7, #16
   14f14:	mov	r7, r4
   14f18:	vst1.32	{d30-d31}, [r1]
   14f1c:	bne	14ee4 <ftello64@plt+0x3a80>
   14f20:	cmp	ip, #0
   14f24:	mov	r5, r8
   14f28:	beq	14f4c <ftello64@plt+0x3ae8>
   14f2c:	vmov.i32	q9, #4	; 0x00000004
   14f30:	add	r2, sl, r2, lsl #2
   14f34:	rsb	r1, ip, #0
   14f38:	vadd.i32	q10, q8, q9
   14f3c:	vst1.32	{d16-d17}, [r2]!
   14f40:	adds	r1, r1, #1
   14f44:	vorr	q8, q10, q10
   14f48:	bcc	14f38 <ftello64@plt+0x3ad4>
   14f4c:	cmp	r0, r6
   14f50:	beq	14f64 <ftello64@plt+0x3b00>
   14f54:	str	r0, [sl, r0, lsl #2]
   14f58:	add	r0, r0, #1
   14f5c:	cmp	r6, r0
   14f60:	bne	14f54 <ftello64@plt+0x3af0>
   14f64:	mov	r0, #0
   14f68:	mov	r4, #0
   14f6c:	cmp	r5, #0
   14f70:	str	r0, [sp, #20]
   14f74:	beq	150c4 <ftello64@plt+0x3c60>
   14f78:	mov	r1, #0
   14f7c:	mov	r8, #0
   14f80:	mov	r7, #0
   14f84:	str	r5, [sp, #16]
   14f88:	str	r9, [sp, #12]
   14f8c:	str	sl, [sp, #8]
   14f90:	b	14fbc <ftello64@plt+0x3b58>
   14f94:	ldr	r0, [sl, r8, lsl #2]
   14f98:	ldr	r1, [sl, r6, lsl #2]
   14f9c:	str	r1, [sl, r8, lsl #2]
   14fa0:	str	r0, [sl, r6, lsl #2]
   14fa4:	ldr	r6, [sp, #24]
   14fa8:	mov	r1, #0
   14fac:	add	r8, r8, #1
   14fb0:	sub	r6, r6, #1
   14fb4:	cmp	r5, r8
   14fb8:	beq	150ac <ftello64@plt+0x3c48>
   14fbc:	subs	r2, r6, #1
   14fc0:	mov	r0, r9
   14fc4:	str	r6, [sp, #24]
   14fc8:	sbc	r3, r1, #0
   14fcc:	bl	14b28 <ftello64@plt+0x36c4>
   14fd0:	add	r6, r8, r0
   14fd4:	ldr	r0, [sp, #20]
   14fd8:	cmp	r0, #0
   14fdc:	beq	14f94 <ftello64@plt+0x3b30>
   14fe0:	mov	r0, r4
   14fe4:	add	r1, sp, #36	; 0x24
   14fe8:	str	r7, [sp, #40]	; 0x28
   14fec:	str	r8, [sp, #36]	; 0x24
   14ff0:	bl	18928 <ftello64@plt+0x74c4>
   14ff4:	mov	r9, r0
   14ff8:	mov	r0, r4
   14ffc:	add	r1, sp, #28
   15000:	str	r7, [sp, #32]
   15004:	str	r6, [sp, #28]
   15008:	bl	18928 <ftello64@plt+0x74c4>
   1500c:	mov	sl, r0
   15010:	cmp	r9, #0
   15014:	beq	15028 <ftello64@plt+0x3bc4>
   15018:	cmp	sl, #0
   1501c:	beq	15044 <ftello64@plt+0x3be0>
   15020:	ldr	r6, [sl, #4]
   15024:	b	15058 <ftello64@plt+0x3bf4>
   15028:	mov	r0, #8
   1502c:	bl	163a0 <ftello64@plt+0x4f3c>
   15030:	mov	r9, r0
   15034:	str	r8, [r0]
   15038:	str	r8, [r0, #4]
   1503c:	cmp	sl, #0
   15040:	bne	15020 <ftello64@plt+0x3bbc>
   15044:	mov	r0, #8
   15048:	bl	163a0 <ftello64@plt+0x4f3c>
   1504c:	mov	sl, r0
   15050:	str	r6, [r0]
   15054:	str	r6, [r0, #4]
   15058:	ldr	r0, [r9, #4]
   1505c:	str	r6, [r9, #4]
   15060:	mov	r1, r9
   15064:	str	r0, [sl, #4]
   15068:	mov	r0, r4
   1506c:	bl	188e8 <ftello64@plt+0x7484>
   15070:	cmp	r0, #0
   15074:	beq	150e4 <ftello64@plt+0x3c80>
   15078:	mov	r0, r4
   1507c:	mov	r1, sl
   15080:	bl	188e8 <ftello64@plt+0x7484>
   15084:	ldr	r6, [sp, #24]
   15088:	cmp	r0, #0
   1508c:	mov	r1, #0
   15090:	beq	150e4 <ftello64@plt+0x3c80>
   15094:	ldr	r0, [r9, #4]
   15098:	ldr	sl, [sp, #8]
   1509c:	ldr	r5, [sp, #16]
   150a0:	ldr	r9, [sp, #12]
   150a4:	str	r0, [sl, r8, lsl #2]
   150a8:	b	14fac <ftello64@plt+0x3b48>
   150ac:	ldr	r0, [sp, #20]
   150b0:	cmp	r0, #0
   150b4:	beq	150c4 <ftello64@plt+0x3c60>
   150b8:	mov	r0, r4
   150bc:	bl	18098 <ftello64@plt+0x6c34>
   150c0:	b	150d8 <ftello64@plt+0x3c74>
   150c4:	mov	r0, sl
   150c8:	mov	r1, r5
   150cc:	mov	r2, #4
   150d0:	bl	16364 <ftello64@plt+0x4f00>
   150d4:	mov	sl, r0
   150d8:	mov	r0, sl
   150dc:	sub	sp, fp, #28
   150e0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   150e4:	bl	168dc <ftello64@plt+0x5478>
   150e8:	nop	{0}
   150ec:	nop	{0}
   150f0:	andeq	r0, r0, r0
   150f4:	andeq	r0, r0, r1
   150f8:	andeq	r0, r0, r2
   150fc:	andeq	r0, r0, r3
   15100:	ldr	r0, [r0]
   15104:	udiv	r2, r0, r1
   15108:	mls	r0, r2, r1, r0
   1510c:	bx	lr
   15110:	ldr	r1, [r1]
   15114:	ldr	r0, [r0]
   15118:	sub	r0, r0, r1
   1511c:	clz	r0, r0
   15120:	lsr	r0, r0, #5
   15124:	bx	lr
   15128:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   1512c:	add	fp, sp, #24
   15130:	cmp	r1, #0
   15134:	beq	15170 <ftello64@plt+0x3d0c>
   15138:	mov	r5, r1
   1513c:	mov	r6, r0
   15140:	cmp	r0, #0
   15144:	beq	15198 <ftello64@plt+0x3d34>
   15148:	movw	r1, #39364	; 0x99c4
   1514c:	mov	r0, r6
   15150:	movt	r1, #1
   15154:	bl	17818 <ftello64@plt+0x63b4>
   15158:	mov	r7, r0
   1515c:	cmp	r0, #0
   15160:	bne	1519c <ftello64@plt+0x3d38>
   15164:	mov	r9, #0
   15168:	mov	r0, r9
   1516c:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   15170:	movw	r0, #2076	; 0x81c
   15174:	bl	163a0 <ftello64@plt+0x4f3c>
   15178:	movw	r1, #21552	; 0x5430
   1517c:	mov	r9, r0
   15180:	mov	r0, #0
   15184:	movt	r1, #1
   15188:	stm	r9, {r0, r1}
   1518c:	str	r0, [r9, #8]
   15190:	mov	r0, r9
   15194:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   15198:	mov	r7, #0
   1519c:	movw	r0, #2076	; 0x81c
   151a0:	bl	163a0 <ftello64@plt+0x4f3c>
   151a4:	mov	r9, r0
   151a8:	movw	r0, #21552	; 0x5430
   151ac:	cmp	r7, #0
   151b0:	movt	r0, #1
   151b4:	str	r7, [r9]
   151b8:	stmib	r9, {r0, r6}
   151bc:	beq	151e4 <ftello64@plt+0x3d80>
   151c0:	cmp	r5, #2048	; 0x800
   151c4:	add	r1, r9, #12
   151c8:	mov	r0, r7
   151cc:	mov	r2, #0
   151d0:	movcs	r5, #2048	; 0x800
   151d4:	mov	r3, r5
   151d8:	bl	11368 <setvbuf@plt>
   151dc:	mov	r0, r9
   151e0:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   151e4:	cmp	r5, #1024	; 0x400
   151e8:	mov	r0, #0
   151ec:	add	r8, r9, #16
   151f0:	movcs	r5, #1024	; 0x400
   151f4:	str	r0, [r9, #12]
   151f8:	cmp	r5, #1
   151fc:	blt	15278 <ftello64@plt+0x3e14>
   15200:	add	r6, r8, r5
   15204:	mov	r5, r8
   15208:	b	15218 <ftello64@plt+0x3db4>
   1520c:	add	r5, r5, r0
   15210:	cmp	r5, r6
   15214:	bcs	15278 <ftello64@plt+0x3e14>
   15218:	sub	r1, r6, r5
   1521c:	mov	r0, r5
   15220:	mov	r2, #0
   15224:	bl	11428 <getrandom@plt>
   15228:	cmp	r0, #0
   1522c:	bpl	1520c <ftello64@plt+0x3da8>
   15230:	bl	11350 <__errno_location@plt>
   15234:	ldr	r4, [r0]
   15238:	cmp	r4, #4
   1523c:	beq	15210 <ftello64@plt+0x3dac>
   15240:	ldr	r5, [r9]
   15244:	mov	r7, r0
   15248:	mov	r0, r9
   1524c:	movw	r1, #2076	; 0x81c
   15250:	movw	r2, #2076	; 0x81c
   15254:	bl	113e0 <__explicit_bzero_chk@plt>
   15258:	mov	r0, r9
   1525c:	bl	178c8 <ftello64@plt+0x6464>
   15260:	cmp	r5, #0
   15264:	beq	15270 <ftello64@plt+0x3e0c>
   15268:	mov	r0, r5
   1526c:	bl	1273c <ftello64@plt+0x12d8>
   15270:	str	r4, [r7]
   15274:	b	15164 <ftello64@plt+0x3d00>
   15278:	mov	r0, r8
   1527c:	bl	156e4 <ftello64@plt+0x4280>
   15280:	mov	r0, r9
   15284:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   15288:	str	r1, [r0, #4]
   1528c:	bx	lr
   15290:	str	r1, [r0, #8]
   15294:	bx	lr
   15298:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1529c:	add	fp, sp, #28
   152a0:	sub	sp, sp, #4
   152a4:	ldr	r3, [r0]
   152a8:	mov	r6, r2
   152ac:	mov	r5, r1
   152b0:	mov	sl, r0
   152b4:	cmp	r3, #0
   152b8:	beq	15334 <ftello64@plt+0x3ed0>
   152bc:	mov	r0, r5
   152c0:	mov	r1, #1
   152c4:	mov	r2, r6
   152c8:	bl	1141c <fread_unlocked@plt>
   152cc:	mov	r4, r0
   152d0:	sub	r6, r6, r0
   152d4:	bl	11350 <__errno_location@plt>
   152d8:	cmp	r6, #0
   152dc:	beq	1532c <ftello64@plt+0x3ec8>
   152e0:	mov	r7, r0
   152e4:	ldr	r1, [sl]
   152e8:	ldr	r0, [r7]
   152ec:	ldr	r1, [r1]
   152f0:	lsl	r1, r1, #26
   152f4:	and	r0, r0, r1, asr #31
   152f8:	str	r0, [r7]
   152fc:	ldr	r1, [sl, #4]
   15300:	ldr	r0, [sl, #8]
   15304:	blx	r1
   15308:	ldr	r3, [sl]
   1530c:	add	r5, r5, r4
   15310:	mov	r1, #1
   15314:	mov	r2, r6
   15318:	mov	r0, r5
   1531c:	bl	1141c <fread_unlocked@plt>
   15320:	mov	r4, r0
   15324:	subs	r6, r6, r0
   15328:	bne	152e4 <ftello64@plt+0x3e80>
   1532c:	sub	sp, fp, #28
   15330:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   15334:	ldr	r7, [sl, #12]
   15338:	movw	r0, #1052	; 0x41c
   1533c:	add	r9, sl, r0
   15340:	sub	r0, r9, r7
   15344:	cmp	r7, r6
   15348:	add	r1, r0, #1024	; 0x400
   1534c:	bcs	153c4 <ftello64@plt+0x3f60>
   15350:	add	r8, sl, #16
   15354:	mov	r0, r5
   15358:	mov	r2, r7
   1535c:	bl	111dc <memcpy@plt>
   15360:	add	r5, r5, r7
   15364:	sub	r6, r6, r7
   15368:	tst	r5, #3
   1536c:	beq	153a8 <ftello64@plt+0x3f44>
   15370:	mov	r0, r8
   15374:	mov	r1, r9
   15378:	bl	154a0 <ftello64@plt+0x403c>
   1537c:	mov	r7, #1024	; 0x400
   15380:	cmp	r6, #1024	; 0x400
   15384:	mov	r1, r9
   15388:	bhi	15354 <ftello64@plt+0x3ef0>
   1538c:	b	153c8 <ftello64@plt+0x3f64>
   15390:	mov	r0, r8
   15394:	mov	r1, r5
   15398:	bl	154a0 <ftello64@plt+0x403c>
   1539c:	subs	r6, r6, #1024	; 0x400
   153a0:	add	r5, r5, #1024	; 0x400
   153a4:	beq	153e8 <ftello64@plt+0x3f84>
   153a8:	cmp	r6, #1024	; 0x400
   153ac:	bcs	15390 <ftello64@plt+0x3f2c>
   153b0:	mov	r0, r8
   153b4:	mov	r1, r9
   153b8:	bl	154a0 <ftello64@plt+0x403c>
   153bc:	mov	r7, #1024	; 0x400
   153c0:	b	153c8 <ftello64@plt+0x3f64>
   153c4:	mov	r9, r1
   153c8:	mov	r0, r5
   153cc:	mov	r1, r9
   153d0:	mov	r2, r6
   153d4:	bl	111dc <memcpy@plt>
   153d8:	sub	r0, r7, r6
   153dc:	str	r0, [sl, #12]
   153e0:	sub	sp, fp, #28
   153e4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   153e8:	mov	r0, #0
   153ec:	b	153dc <ftello64@plt+0x3f78>
   153f0:	push	{r4, r5, fp, lr}
   153f4:	add	fp, sp, #8
   153f8:	ldr	r4, [r0]
   153fc:	movw	r1, #2076	; 0x81c
   15400:	mvn	r2, #0
   15404:	mov	r5, r0
   15408:	bl	113e0 <__explicit_bzero_chk@plt>
   1540c:	mov	r0, r5
   15410:	bl	178c8 <ftello64@plt+0x6464>
   15414:	cmp	r4, #0
   15418:	beq	15428 <ftello64@plt+0x3fc4>
   1541c:	mov	r0, r4
   15420:	pop	{r4, r5, fp, lr}
   15424:	b	1273c <ftello64@plt+0x12d8>
   15428:	mov	r0, #0
   1542c:	pop	{r4, r5, fp, pc}
   15430:	push	{fp, lr}
   15434:	mov	fp, sp
   15438:	cmp	r0, #0
   1543c:	beq	1549c <ftello64@plt+0x4038>
   15440:	mov	r4, r0
   15444:	movw	r0, #41252	; 0xa124
   15448:	movt	r0, #2
   1544c:	ldr	r5, [r0]
   15450:	bl	11350 <__errno_location@plt>
   15454:	ldr	r6, [r0]
   15458:	movw	r0, #39367	; 0x99c7
   1545c:	movw	r1, #39383	; 0x99d7
   15460:	mov	r2, #5
   15464:	movt	r0, #1
   15468:	movt	r1, #1
   1546c:	cmp	r6, #0
   15470:	moveq	r1, r0
   15474:	mov	r0, #0
   15478:	bl	11218 <dcgettext@plt>
   1547c:	mov	r7, r0
   15480:	mov	r0, r4
   15484:	bl	14970 <ftello64@plt+0x350c>
   15488:	mov	r3, r0
   1548c:	mov	r0, r5
   15490:	mov	r1, r6
   15494:	mov	r2, r7
   15498:	bl	112b4 <error@plt>
   1549c:	bl	11440 <abort@plt>
   154a0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   154a4:	add	fp, sp, #28
   154a8:	sub	sp, sp, #8
   154ac:	ldr	r7, [r0, #1032]	; 0x408
   154b0:	ldr	r2, [r0, #1028]	; 0x404
   154b4:	ldr	r3, [r0, #1024]	; 0x400
   154b8:	add	ip, r0, #512	; 0x200
   154bc:	mov	r8, #0
   154c0:	add	r7, r7, #1
   154c4:	add	r6, r7, r2
   154c8:	str	r7, [r0, #1032]	; 0x408
   154cc:	mov	r7, r0
   154d0:	eor	r3, r3, r3, lsl #13
   154d4:	ldr	r4, [r7, r8]!
   154d8:	ldr	r2, [r7, #512]	; 0x200
   154dc:	and	r5, r4, #1020	; 0x3fc
   154e0:	ldr	r5, [r0, r5]
   154e4:	add	r2, r3, r2
   154e8:	add	r3, r2, r6
   154ec:	eor	r2, r2, r2, lsr #6
   154f0:	add	r3, r3, r5
   154f4:	str	r3, [r7]
   154f8:	ubfx	r3, r3, #10, #8
   154fc:	ldr	r3, [r0, r3, lsl #2]
   15500:	add	r3, r3, r4
   15504:	mov	r4, r1
   15508:	str	r3, [r4, r8]!
   1550c:	add	r8, r8, #16
   15510:	ldr	r5, [r7, #516]	; 0x204
   15514:	ldr	r6, [r7, #4]
   15518:	add	lr, r0, r8
   1551c:	cmp	lr, ip
   15520:	add	r2, r5, r2
   15524:	and	r5, r6, #1020	; 0x3fc
   15528:	ldr	r5, [r0, r5]
   1552c:	add	r3, r2, r3
   15530:	eor	r2, r2, r2, lsl #2
   15534:	add	r3, r3, r5
   15538:	str	r3, [r7, #4]
   1553c:	ubfx	r3, r3, #10, #8
   15540:	ldr	r3, [r0, r3, lsl #2]
   15544:	add	r3, r3, r6
   15548:	str	r3, [r4, #4]
   1554c:	ldr	r5, [r7, #520]	; 0x208
   15550:	ldr	r6, [r7, #8]
   15554:	add	r2, r5, r2
   15558:	and	r5, r6, #1020	; 0x3fc
   1555c:	ldr	r5, [r0, r5]
   15560:	add	r3, r2, r3
   15564:	eor	r2, r2, r2, lsr #16
   15568:	add	r3, r3, r5
   1556c:	str	r3, [r7, #8]
   15570:	ubfx	r3, r3, #10, #8
   15574:	ldr	r3, [r0, r3, lsl #2]
   15578:	add	r6, r3, r6
   1557c:	str	r6, [r4, #8]
   15580:	ldr	r3, [r7, #524]	; 0x20c
   15584:	ldr	r5, [r7, #12]
   15588:	add	r3, r3, r2
   1558c:	add	r2, r3, r6
   15590:	and	r6, r5, #1020	; 0x3fc
   15594:	ldr	r6, [r0, r6]
   15598:	add	r2, r2, r6
   1559c:	str	r2, [r7, #12]
   155a0:	ubfx	r2, r2, #10, #8
   155a4:	ldr	r2, [r0, r2, lsl #2]
   155a8:	add	r6, r2, r5
   155ac:	str	r6, [r4, #12]
   155b0:	bcc	154cc <ftello64@plt+0x4068>
   155b4:	add	r2, r1, r8
   155b8:	mov	r5, #0
   155bc:	str	r2, [sp, #4]
   155c0:	add	r2, r0, #1024	; 0x400
   155c4:	str	r2, [sp]
   155c8:	ldr	r2, [lr, r5]
   155cc:	eor	r3, r3, r3, lsl #13
   155d0:	and	r7, r2, #1020	; 0x3fc
   155d4:	ldr	sl, [r0, r7]
   155d8:	add	r7, lr, r5
   155dc:	ldr	r4, [r7, #-512]	; 0xfffffe00
   155e0:	add	r3, r3, r4
   155e4:	add	r4, r3, r6
   155e8:	eor	r3, r3, r3, lsr #6
   155ec:	add	r4, r4, sl
   155f0:	str	r4, [lr, r5]
   155f4:	ubfx	r4, r4, #10, #8
   155f8:	ldr	r6, [sp, #4]
   155fc:	ldr	r4, [r0, r4, lsl #2]
   15600:	add	r2, r4, r2
   15604:	str	r2, [r6, r5]
   15608:	ldr	r4, [r7, #-508]	; 0xfffffe04
   1560c:	add	r3, r4, r3
   15610:	add	r4, r0, r5
   15614:	add	r6, r4, r8
   15618:	add	sl, r3, r2
   1561c:	ldr	r4, [r6, #4]
   15620:	and	r2, r4, #1020	; 0x3fc
   15624:	ldr	r2, [r0, r2]
   15628:	add	r2, sl, r2
   1562c:	eor	sl, r3, r3, lsl #2
   15630:	str	r2, [r6, #4]
   15634:	ubfx	r2, r2, #10, #8
   15638:	ldr	r2, [r0, r2, lsl #2]
   1563c:	add	r2, r2, r4
   15640:	add	r4, r1, r5
   15644:	add	ip, r4, r8
   15648:	str	r2, [ip, #4]
   1564c:	ldr	r3, [r7, #-504]	; 0xfffffe08
   15650:	add	r3, r3, sl
   15654:	add	sl, r3, r2
   15658:	ldr	r2, [r7, #8]
   1565c:	eor	r3, r3, r3, lsr #16
   15660:	and	r9, r2, #1020	; 0x3fc
   15664:	ldr	r4, [r0, r9]
   15668:	add	r4, sl, r4
   1566c:	str	r4, [r7, #8]
   15670:	ubfx	r4, r4, #10, #8
   15674:	ldr	r4, [r0, r4, lsl #2]
   15678:	add	r2, r4, r2
   1567c:	str	r2, [ip, #8]
   15680:	mov	ip, r1
   15684:	ldr	r4, [r7, #-500]	; 0xfffffe0c
   15688:	add	r3, r4, r3
   1568c:	ldr	r4, [r6, #12]
   15690:	add	r2, r3, r2
   15694:	and	r1, r4, #1020	; 0x3fc
   15698:	ldr	r1, [r0, r1]
   1569c:	add	r1, r2, r1
   156a0:	str	r1, [r6, #12]
   156a4:	ubfx	r1, r1, #10, #8
   156a8:	ldr	r2, [sp]
   156ac:	ldr	r1, [r0, r1, lsl #2]
   156b0:	add	r6, r1, r4
   156b4:	ldr	r1, [sp, #4]
   156b8:	add	r1, r1, r5
   156bc:	add	r5, r5, #16
   156c0:	str	r6, [r1, #12]
   156c4:	add	r1, r7, #16
   156c8:	cmp	r1, r2
   156cc:	mov	r1, ip
   156d0:	bcc	155c8 <ftello64@plt+0x4164>
   156d4:	str	r3, [r0, #1024]	; 0x400
   156d8:	str	r6, [r0, #1028]	; 0x404
   156dc:	sub	sp, fp, #28
   156e0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   156e4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   156e8:	add	fp, sp, #28
   156ec:	sub	sp, sp, #28
   156f0:	str	r0, [sp, #20]
   156f4:	add	r7, r0, #28
   156f8:	movw	r0, #19064	; 0x4a78
   156fc:	movw	r6, #57178	; 0xdf5a
   15700:	movw	r5, #89	; 0x59
   15704:	movw	r1, #15947	; 0x3e4b
   15708:	movw	sl, #6872	; 0x1ad8
   1570c:	movw	r8, #15433	; 0x3c49
   15710:	movw	lr, #37145	; 0x9119
   15714:	mov	r9, #0
   15718:	movt	r0, #55594	; 0xd92a
   1571c:	movt	r6, #4967	; 0x1367
   15720:	movt	r5, #38361	; 0x95d9
   15724:	movt	r1, #49942	; 0xc316
   15728:	movt	sl, #3906	; 0xf42
   1572c:	movt	r8, #42266	; 0xa51a
   15730:	movt	lr, #12384	; 0x3060
   15734:	str	r0, [sp, #16]
   15738:	movw	r0, #59931	; 0xea1b
   1573c:	movt	r0, #50415	; 0xc4ef
   15740:	ldr	r3, [r7, #-28]	; 0xffffffe4
   15744:	str	r0, [sp, #24]
   15748:	ldr	r0, [r7]
   1574c:	str	lr, [sp, #4]
   15750:	add	r6, r3, r6
   15754:	ldr	r3, [sp, #20]
   15758:	str	r0, [sp, #12]
   1575c:	add	r3, r3, r9, lsl #2
   15760:	add	r9, r9, #8
   15764:	cmp	r9, #256	; 0x100
   15768:	ldmib	r3, {r2, lr}
   1576c:	ldr	r0, [r3, #12]
   15770:	add	r4, lr, r1
   15774:	ldr	ip, [r3, #16]
   15778:	add	r5, r2, r5
   1577c:	eor	r6, r6, r5, lsl #11
   15780:	add	r2, r0, sl
   15784:	add	r5, r4, r5
   15788:	add	r2, r2, r6
   1578c:	str	r6, [sp, #8]
   15790:	add	r6, r2, r4
   15794:	eor	r4, r5, r4, lsr #2
   15798:	eor	r0, r6, r2, lsl #8
   1579c:	ldr	r6, [r3, #20]
   157a0:	str	r4, [sp]
   157a4:	add	r1, r6, r8
   157a8:	ldr	r6, [sp, #16]
   157ac:	add	r1, r1, r0
   157b0:	add	r5, ip, r6
   157b4:	add	r5, r5, r4
   157b8:	ldr	r4, [sp, #4]
   157bc:	add	r2, r5, r2
   157c0:	add	r6, r1, r5
   157c4:	eor	sl, r2, r5, lsr #16
   157c8:	ldr	r5, [r3, #24]
   157cc:	ldr	r2, [sp, #24]
   157d0:	eor	ip, r6, r1, lsl #10
   157d4:	ldr	r6, [sp, #12]
   157d8:	str	ip, [sp, #16]
   157dc:	add	r5, r5, r2
   157e0:	add	r6, r6, r4
   157e4:	ldr	r2, [sp]
   157e8:	add	r5, r5, sl
   157ec:	add	r6, r6, ip
   157f0:	add	r1, r5, r1
   157f4:	eor	r8, r1, r5, lsr #4
   157f8:	ldr	r1, [sp, #8]
   157fc:	add	r5, r6, r5
   15800:	add	r4, r8, r1
   15804:	add	r1, r4, r6
   15808:	eor	lr, r1, r4, lsr #9
   1580c:	add	r1, lr, r0
   15810:	eor	r0, r5, r6, lsl #8
   15814:	add	r5, r0, r2
   15818:	add	r6, r5, r4
   1581c:	str	r6, [r7, #-28]	; 0xffffffe4
   15820:	str	r5, [r3, #4]
   15824:	str	r1, [r3, #8]
   15828:	str	sl, [r3, #12]
   1582c:	str	ip, [r3, #16]
   15830:	str	r8, [r3, #20]
   15834:	str	r0, [r3, #24]
   15838:	str	lr, [r7]
   1583c:	add	r7, r7, #32
   15840:	bcc	15740 <ftello64@plt+0x42dc>
   15844:	ldr	r3, [sp, #20]
   15848:	ldr	r9, [sp, #16]
   1584c:	mov	r4, #0
   15850:	add	r7, r3, #28
   15854:	str	r0, [sp, #24]
   15858:	ldr	r0, [r7]
   1585c:	ldr	r3, [r7, #-28]	; 0xffffffe4
   15860:	str	r0, [sp, #16]
   15864:	add	r0, r3, r6
   15868:	str	r0, [sp, #12]
   1586c:	ldr	r0, [sp, #20]
   15870:	add	r3, r0, r4, lsl #2
   15874:	add	r4, r4, #8
   15878:	cmp	r4, #256	; 0x100
   1587c:	ldr	r2, [r3, #16]
   15880:	ldmib	r3, {r6, ip}
   15884:	ldr	r0, [r3, #12]
   15888:	add	r1, ip, r1
   1588c:	add	r5, r6, r5
   15890:	str	r2, [sp, #8]
   15894:	ldr	r2, [sp, #12]
   15898:	add	r0, r0, sl
   1589c:	eor	r2, r2, r5, lsl #11
   158a0:	add	r0, r0, r2
   158a4:	str	r2, [sp, #12]
   158a8:	add	r2, r0, r1
   158ac:	eor	ip, r2, r0, lsl #8
   158b0:	ldr	r2, [r3, #20]
   158b4:	add	r2, r2, r8
   158b8:	add	r6, r2, ip
   158bc:	add	r2, r1, r5
   158c0:	eor	r5, r2, r1, lsr #2
   158c4:	ldr	r1, [sp, #8]
   158c8:	add	r1, r1, r9
   158cc:	add	r1, r1, r5
   158d0:	add	r0, r1, r0
   158d4:	add	r2, r6, r1
   158d8:	eor	sl, r0, r1, lsr #16
   158dc:	ldr	r0, [r3, #24]
   158e0:	ldr	r1, [sp, #24]
   158e4:	eor	r9, r2, r6, lsl #10
   158e8:	ldr	r2, [sp, #16]
   158ec:	add	r0, r0, r1
   158f0:	add	r2, r2, lr
   158f4:	add	r0, r0, sl
   158f8:	add	lr, r2, r9
   158fc:	add	r1, r0, r6
   15900:	eor	r8, r1, r0, lsr #4
   15904:	ldr	r1, [sp, #12]
   15908:	add	r0, lr, r0
   1590c:	eor	r0, r0, lr, lsl #8
   15910:	add	r5, r0, r5
   15914:	add	r6, r8, r1
   15918:	add	r1, r6, lr
   1591c:	eor	r1, r1, r6, lsr #9
   15920:	add	r6, r5, r6
   15924:	str	r6, [r7, #-28]	; 0xffffffe4
   15928:	str	r5, [r3, #4]
   1592c:	add	r2, r1, ip
   15930:	mov	lr, r1
   15934:	str	r2, [r3, #8]
   15938:	str	sl, [r3, #12]
   1593c:	str	r9, [r3, #16]
   15940:	str	r8, [r3, #20]
   15944:	str	r0, [r3, #24]
   15948:	str	lr, [r7]
   1594c:	mov	r1, r2
   15950:	add	r7, r7, #32
   15954:	bcc	15854 <ftello64@plt+0x43f0>
   15958:	ldr	r0, [sp, #20]
   1595c:	mov	r1, #0
   15960:	str	r1, [r0, #1024]	; 0x400
   15964:	str	r1, [r0, #1028]	; 0x404
   15968:	str	r1, [r0, #1032]	; 0x408
   1596c:	sub	sp, fp, #28
   15970:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   15974:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   15978:	add	fp, sp, #28
   1597c:	sub	sp, sp, #116	; 0x74
   15980:	mov	r8, r2
   15984:	mov	r9, r1
   15988:	mov	r4, r0
   1598c:	bl	1138c <fileno@plt>
   15990:	mov	r1, r0
   15994:	add	r2, sp, #8
   15998:	mov	r0, #3
   1599c:	bl	11260 <__fxstat64@plt>
   159a0:	mov	r6, #8192	; 0x2000
   159a4:	cmp	r0, #0
   159a8:	bmi	15a10 <ftello64@plt+0x45ac>
   159ac:	ldr	r0, [sp, #24]
   159b0:	and	r0, r0, #61440	; 0xf000
   159b4:	cmp	r0, #32768	; 0x8000
   159b8:	bne	15a10 <ftello64@plt+0x45ac>
   159bc:	mov	r0, r4
   159c0:	bl	11464 <ftello64@plt>
   159c4:	cmp	r1, #0
   159c8:	bmi	15a10 <ftello64@plt+0x45ac>
   159cc:	ldr	r2, [sp, #56]	; 0x38
   159d0:	ldr	r3, [sp, #60]	; 0x3c
   159d4:	subs	r7, r0, r2
   159d8:	sbcs	r7, r1, r3
   159dc:	bge	15a10 <ftello64@plt+0x45ac>
   159e0:	subs	r0, r2, r0
   159e4:	mvn	r2, #-2147483647	; 0x80000001
   159e8:	sbc	r1, r3, r1
   159ec:	subs	r2, r2, r0
   159f0:	rscs	r1, r1, #0
   159f4:	bge	15a0c <ftello64@plt+0x45a8>
   159f8:	bl	11350 <__errno_location@plt>
   159fc:	mov	r1, #12
   15a00:	mov	r7, #0
   15a04:	str	r1, [r0]
   15a08:	b	15c28 <ftello64@plt+0x47c4>
   15a0c:	add	r6, r0, #1
   15a10:	mov	r0, r6
   15a14:	bl	17710 <ftello64@plt+0x62ac>
   15a18:	mov	r7, #0
   15a1c:	cmp	r0, #0
   15a20:	beq	15c28 <ftello64@plt+0x47c4>
   15a24:	mov	r1, #1
   15a28:	mov	r2, r6
   15a2c:	mov	r3, r4
   15a30:	mov	r5, r0
   15a34:	str	r8, [sp]
   15a38:	bl	11290 <fread@plt>
   15a3c:	cmp	r0, r6
   15a40:	str	r9, [sp, #4]
   15a44:	bne	15b00 <ftello64@plt+0x469c>
   15a48:	and	r8, r9, #2
   15a4c:	mov	r7, r6
   15a50:	cmn	r7, #-2147483647	; 0x80000001
   15a54:	bne	15aa8 <ftello64@plt+0x4644>
   15a58:	b	15b64 <ftello64@plt+0x4700>
   15a5c:	mov	r0, r5
   15a60:	mov	r1, r9
   15a64:	bl	17740 <ftello64@plt+0x62dc>
   15a68:	mov	sl, r0
   15a6c:	cmp	r0, #0
   15a70:	beq	15ba0 <ftello64@plt+0x473c>
   15a74:	sub	r5, r9, r6
   15a78:	add	r0, sl, r6
   15a7c:	mov	r1, #1
   15a80:	mov	r3, r4
   15a84:	mov	r2, r5
   15a88:	bl	11290 <fread@plt>
   15a8c:	cmp	r0, r5
   15a90:	add	r6, r0, r6
   15a94:	mov	r5, sl
   15a98:	mov	r7, r9
   15a9c:	bne	15b0c <ftello64@plt+0x46a8>
   15aa0:	cmn	r7, #-2147483647	; 0x80000001
   15aa4:	beq	15b64 <ftello64@plt+0x4700>
   15aa8:	mvn	r0, #-2147483648	; 0x80000000
   15aac:	mvn	r9, #-2147483648	; 0x80000000
   15ab0:	eor	r0, r0, r7, lsr #1
   15ab4:	cmp	r7, r0
   15ab8:	addcc	r9, r7, r7, lsr #1
   15abc:	cmp	r8, #0
   15ac0:	beq	15a5c <ftello64@plt+0x45f8>
   15ac4:	mov	r0, r9
   15ac8:	bl	17710 <ftello64@plt+0x62ac>
   15acc:	cmp	r0, #0
   15ad0:	beq	15bb4 <ftello64@plt+0x4750>
   15ad4:	mov	r1, r5
   15ad8:	mov	r2, r7
   15adc:	mov	sl, r0
   15ae0:	bl	111dc <memcpy@plt>
   15ae4:	mov	r0, r5
   15ae8:	mov	r1, r7
   15aec:	mvn	r2, #0
   15af0:	bl	113e0 <__explicit_bzero_chk@plt>
   15af4:	mov	r0, r5
   15af8:	bl	178c8 <ftello64@plt+0x6464>
   15afc:	b	15a74 <ftello64@plt+0x4610>
   15b00:	mov	r9, r6
   15b04:	mov	sl, r5
   15b08:	mov	r6, r0
   15b0c:	mov	r0, r4
   15b10:	bl	111c4 <ferror@plt>
   15b14:	cmp	r0, #0
   15b18:	beq	15b30 <ftello64@plt+0x46cc>
   15b1c:	ldr	r0, [sp, #4]
   15b20:	and	r8, r0, #2
   15b24:	bl	11350 <__errno_location@plt>
   15b28:	ldr	r4, [r0]
   15b2c:	b	15b70 <ftello64@plt+0x470c>
   15b30:	sub	r0, r9, #1
   15b34:	cmp	r6, r0
   15b38:	bcs	15c14 <ftello64@plt+0x47b0>
   15b3c:	ldr	r0, [sp, #4]
   15b40:	add	r1, r6, #1
   15b44:	tst	r0, #2
   15b48:	bne	15bc8 <ftello64@plt+0x4764>
   15b4c:	mov	r0, sl
   15b50:	bl	17740 <ftello64@plt+0x62dc>
   15b54:	cmp	r0, #0
   15b58:	mov	r7, r0
   15b5c:	moveq	r7, sl
   15b60:	b	15c18 <ftello64@plt+0x47b4>
   15b64:	mov	r4, #12
   15b68:	mov	sl, r5
   15b6c:	mvn	r9, #-2147483648	; 0x80000000
   15b70:	cmp	r8, #0
   15b74:	mov	r7, #0
   15b78:	beq	15b8c <ftello64@plt+0x4728>
   15b7c:	mov	r0, sl
   15b80:	mov	r1, r9
   15b84:	mvn	r2, #0
   15b88:	bl	113e0 <__explicit_bzero_chk@plt>
   15b8c:	mov	r0, sl
   15b90:	bl	178c8 <ftello64@plt+0x6464>
   15b94:	bl	11350 <__errno_location@plt>
   15b98:	str	r4, [r0]
   15b9c:	b	15c28 <ftello64@plt+0x47c4>
   15ba0:	bl	11350 <__errno_location@plt>
   15ba4:	ldr	r4, [r0]
   15ba8:	mov	sl, r5
   15bac:	mov	r7, #0
   15bb0:	b	15b8c <ftello64@plt+0x4728>
   15bb4:	bl	11350 <__errno_location@plt>
   15bb8:	ldr	r4, [r0]
   15bbc:	mov	sl, r5
   15bc0:	mov	r7, #0
   15bc4:	b	15b7c <ftello64@plt+0x4718>
   15bc8:	mov	r0, r1
   15bcc:	bl	17710 <ftello64@plt+0x62ac>
   15bd0:	cmp	r0, #0
   15bd4:	beq	15c04 <ftello64@plt+0x47a0>
   15bd8:	mov	r1, sl
   15bdc:	mov	r2, r6
   15be0:	mov	r7, r0
   15be4:	bl	111dc <memcpy@plt>
   15be8:	mov	r0, sl
   15bec:	mov	r1, r9
   15bf0:	mvn	r2, #0
   15bf4:	bl	113e0 <__explicit_bzero_chk@plt>
   15bf8:	mov	r0, sl
   15bfc:	bl	178c8 <ftello64@plt+0x6464>
   15c00:	b	15c18 <ftello64@plt+0x47b4>
   15c04:	add	r0, sl, r6
   15c08:	sub	r1, r9, r6
   15c0c:	mvn	r2, #0
   15c10:	bl	113e0 <__explicit_bzero_chk@plt>
   15c14:	mov	r7, sl
   15c18:	ldr	r1, [sp]
   15c1c:	mov	r0, #0
   15c20:	strb	r0, [r7, r6]
   15c24:	str	r6, [r1]
   15c28:	mov	r0, r7
   15c2c:	sub	sp, fp, #28
   15c30:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   15c34:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   15c38:	add	fp, sp, #24
   15c3c:	mov	r5, r2
   15c40:	movw	r2, #39402	; 0x99ea
   15c44:	mov	r6, r1
   15c48:	movw	r1, #39398	; 0x99e6
   15c4c:	movt	r2, #1
   15c50:	tst	r6, #1
   15c54:	movt	r1, #1
   15c58:	moveq	r1, r2
   15c5c:	bl	11404 <fopen64@plt>
   15c60:	mov	r4, #0
   15c64:	cmp	r0, #0
   15c68:	beq	15cd8 <ftello64@plt+0x4874>
   15c6c:	mov	r7, r0
   15c70:	ands	r8, r6, #2
   15c74:	beq	15c8c <ftello64@plt+0x4828>
   15c78:	mov	r0, r7
   15c7c:	mov	r1, #0
   15c80:	mov	r2, #2
   15c84:	mov	r3, #0
   15c88:	bl	11368 <setvbuf@plt>
   15c8c:	mov	r0, r7
   15c90:	mov	r1, r6
   15c94:	mov	r2, r5
   15c98:	bl	15974 <ftello64@plt+0x4510>
   15c9c:	mov	r6, r0
   15ca0:	mov	r0, r7
   15ca4:	bl	1273c <ftello64@plt+0x12d8>
   15ca8:	cmp	r0, #0
   15cac:	beq	15ce0 <ftello64@plt+0x487c>
   15cb0:	cmp	r6, #0
   15cb4:	beq	15cd8 <ftello64@plt+0x4874>
   15cb8:	cmp	r8, #0
   15cbc:	beq	15cd0 <ftello64@plt+0x486c>
   15cc0:	ldr	r1, [r5]
   15cc4:	mov	r0, r6
   15cc8:	mvn	r2, #0
   15ccc:	bl	113e0 <__explicit_bzero_chk@plt>
   15cd0:	mov	r0, r6
   15cd4:	bl	178c8 <ftello64@plt+0x6464>
   15cd8:	mov	r0, r4
   15cdc:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   15ce0:	mov	r0, r6
   15ce4:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   15ce8:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   15cec:	add	fp, sp, #24
   15cf0:	sub	sp, sp, #32
   15cf4:	ldr	r6, [fp, #12]
   15cf8:	ldr	r7, [fp, #8]
   15cfc:	mov	r4, r2
   15d00:	mov	r8, r0
   15d04:	cmp	r1, #0
   15d08:	beq	15d30 <ftello64@plt+0x48cc>
   15d0c:	movw	r2, #39405	; 0x99ed
   15d10:	mov	r5, r1
   15d14:	str	r3, [sp, #4]
   15d18:	str	r4, [sp]
   15d1c:	mov	r0, r8
   15d20:	mov	r1, #1
   15d24:	movt	r2, #1
   15d28:	mov	r3, r5
   15d2c:	b	15d48 <ftello64@plt+0x48e4>
   15d30:	movw	r2, #39417	; 0x99f9
   15d34:	str	r3, [sp]
   15d38:	mov	r0, r8
   15d3c:	mov	r1, #1
   15d40:	mov	r3, r4
   15d44:	movt	r2, #1
   15d48:	bl	11398 <__fprintf_chk@plt>
   15d4c:	movw	r1, #39424	; 0x9a00
   15d50:	mov	r0, #0
   15d54:	mov	r2, #5
   15d58:	movt	r1, #1
   15d5c:	bl	11218 <dcgettext@plt>
   15d60:	movw	r2, #40142	; 0x9cce
   15d64:	mov	r3, r0
   15d68:	movw	r0, #2022	; 0x7e6
   15d6c:	mov	r1, #1
   15d70:	movt	r2, #1
   15d74:	str	r0, [sp]
   15d78:	mov	r0, r8
   15d7c:	bl	11398 <__fprintf_chk@plt>
   15d80:	movw	r4, #38765	; 0x976d
   15d84:	mov	r1, r8
   15d88:	movt	r4, #1
   15d8c:	mov	r0, r4
   15d90:	bl	1117c <fputs_unlocked@plt>
   15d94:	movw	r1, #39428	; 0x9a04
   15d98:	mov	r0, #0
   15d9c:	mov	r2, #5
   15da0:	movt	r1, #1
   15da4:	bl	11218 <dcgettext@plt>
   15da8:	movw	r3, #39599	; 0x9aaf
   15dac:	mov	r2, r0
   15db0:	mov	r0, r8
   15db4:	mov	r1, #1
   15db8:	movt	r3, #1
   15dbc:	bl	11398 <__fprintf_chk@plt>
   15dc0:	mov	r0, r4
   15dc4:	mov	r1, r8
   15dc8:	bl	1117c <fputs_unlocked@plt>
   15dcc:	cmp	r6, #9
   15dd0:	bhi	15e0c <ftello64@plt+0x49a8>
   15dd4:	add	r0, pc, #0
   15dd8:	ldr	pc, [r0, r6, lsl #2]
   15ddc:	andeq	r5, r1, r4, lsl #28
   15de0:	andeq	r5, r1, r8, lsl lr
   15de4:	andeq	r5, r1, r8, asr #28
   15de8:	andeq	r5, r1, r0, ror lr
   15dec:	muleq	r1, r8, lr
   15df0:	andeq	r5, r1, r0, asr #29
   15df4:	andeq	r5, r1, r8, ror #29
   15df8:	andeq	r5, r1, r0, lsr #30
   15dfc:	andeq	r5, r1, r0, asr #31
   15e00:	andeq	r5, r1, r8, ror #30
   15e04:	sub	sp, fp, #24
   15e08:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   15e0c:	movw	r1, #39952	; 0x9c10
   15e10:	movt	r1, #1
   15e14:	b	15f70 <ftello64@plt+0x4b0c>
   15e18:	movw	r1, #39633	; 0x9ad1
   15e1c:	mov	r0, #0
   15e20:	mov	r2, #5
   15e24:	movt	r1, #1
   15e28:	bl	11218 <dcgettext@plt>
   15e2c:	ldr	r3, [r7]
   15e30:	mov	r2, r0
   15e34:	mov	r0, r8
   15e38:	mov	r1, #1
   15e3c:	sub	sp, fp, #24
   15e40:	pop	{r4, r5, r6, r7, r8, sl, fp, lr}
   15e44:	b	11398 <__fprintf_chk@plt>
   15e48:	movw	r1, #39649	; 0x9ae1
   15e4c:	mov	r0, #0
   15e50:	mov	r2, #5
   15e54:	movt	r1, #1
   15e58:	bl	11218 <dcgettext@plt>
   15e5c:	mov	r2, r0
   15e60:	ldr	r3, [r7]
   15e64:	ldr	r0, [r7, #4]
   15e68:	str	r0, [sp]
   15e6c:	b	15f5c <ftello64@plt+0x4af8>
   15e70:	movw	r1, #39672	; 0x9af8
   15e74:	mov	r0, #0
   15e78:	mov	r2, #5
   15e7c:	movt	r1, #1
   15e80:	bl	11218 <dcgettext@plt>
   15e84:	mov	r2, r0
   15e88:	ldr	r3, [r7]
   15e8c:	ldmib	r7, {r0, r1}
   15e90:	stm	sp, {r0, r1}
   15e94:	b	15f5c <ftello64@plt+0x4af8>
   15e98:	movw	r1, #39700	; 0x9b14
   15e9c:	mov	r0, #0
   15ea0:	mov	r2, #5
   15ea4:	movt	r1, #1
   15ea8:	bl	11218 <dcgettext@plt>
   15eac:	ldr	r3, [r7]
   15eb0:	mov	r2, r0
   15eb4:	ldmib	r7, {r0, r1, r7}
   15eb8:	stm	sp, {r0, r1, r7}
   15ebc:	b	15f5c <ftello64@plt+0x4af8>
   15ec0:	movw	r1, #39732	; 0x9b34
   15ec4:	mov	r0, #0
   15ec8:	mov	r2, #5
   15ecc:	movt	r1, #1
   15ed0:	bl	11218 <dcgettext@plt>
   15ed4:	ldr	r3, [r7]
   15ed8:	mov	r2, r0
   15edc:	ldmib	r7, {r0, r1, r6, r7}
   15ee0:	stm	sp, {r0, r1, r6, r7}
   15ee4:	b	15f5c <ftello64@plt+0x4af8>
   15ee8:	movw	r1, #39768	; 0x9b58
   15eec:	mov	r0, #0
   15ef0:	mov	r2, #5
   15ef4:	movt	r1, #1
   15ef8:	bl	11218 <dcgettext@plt>
   15efc:	mov	r2, r0
   15f00:	ldr	r3, [r7]
   15f04:	ldmib	r7, {r0, r1, r6}
   15f08:	ldr	r5, [r7, #16]
   15f0c:	ldr	r7, [r7, #20]
   15f10:	stm	sp, {r0, r1, r6}
   15f14:	str	r5, [sp, #12]
   15f18:	str	r7, [sp, #16]
   15f1c:	b	15f5c <ftello64@plt+0x4af8>
   15f20:	movw	r1, #39808	; 0x9b80
   15f24:	mov	r0, #0
   15f28:	mov	r2, #5
   15f2c:	movt	r1, #1
   15f30:	bl	11218 <dcgettext@plt>
   15f34:	mov	r2, r0
   15f38:	ldr	r3, [r7]
   15f3c:	ldmib	r7, {r0, r1, r6}
   15f40:	ldr	r5, [r7, #16]
   15f44:	ldr	r4, [r7, #20]
   15f48:	ldr	r7, [r7, #24]
   15f4c:	stm	sp, {r0, r1, r6}
   15f50:	str	r5, [sp, #12]
   15f54:	str	r4, [sp, #16]
   15f58:	str	r7, [sp, #20]
   15f5c:	mov	r0, r8
   15f60:	mov	r1, #1
   15f64:	b	16010 <ftello64@plt+0x4bac>
   15f68:	movw	r1, #39900	; 0x9bdc
   15f6c:	movt	r1, #1
   15f70:	mov	r0, #0
   15f74:	mov	r2, #5
   15f78:	bl	11218 <dcgettext@plt>
   15f7c:	mov	ip, r0
   15f80:	ldr	r3, [r7]
   15f84:	ldr	r0, [r7, #4]
   15f88:	ldr	r1, [r7, #8]
   15f8c:	ldr	r6, [r7, #12]
   15f90:	ldr	r5, [r7, #16]
   15f94:	ldr	r4, [r7, #20]
   15f98:	ldr	r2, [r7, #24]
   15f9c:	ldr	lr, [r7, #28]
   15fa0:	ldr	r7, [r7, #32]
   15fa4:	stm	sp, {r0, r1, r6}
   15fa8:	str	r5, [sp, #12]
   15fac:	str	r4, [sp, #16]
   15fb0:	str	r2, [sp, #20]
   15fb4:	str	lr, [sp, #24]
   15fb8:	str	r7, [sp, #28]
   15fbc:	b	16004 <ftello64@plt+0x4ba0>
   15fc0:	movw	r1, #39852	; 0x9bac
   15fc4:	mov	r0, #0
   15fc8:	mov	r2, #5
   15fcc:	movt	r1, #1
   15fd0:	bl	11218 <dcgettext@plt>
   15fd4:	mov	ip, r0
   15fd8:	ldr	r3, [r7]
   15fdc:	ldmib	r7, {r0, r1, r6}
   15fe0:	ldr	r5, [r7, #16]
   15fe4:	ldr	r4, [r7, #20]
   15fe8:	ldr	r2, [r7, #24]
   15fec:	ldr	r7, [r7, #28]
   15ff0:	stm	sp, {r0, r1, r6}
   15ff4:	str	r5, [sp, #12]
   15ff8:	str	r4, [sp, #16]
   15ffc:	str	r2, [sp, #20]
   16000:	str	r7, [sp, #24]
   16004:	mov	r0, r8
   16008:	mov	r1, #1
   1600c:	mov	r2, ip
   16010:	bl	11398 <__fprintf_chk@plt>
   16014:	sub	sp, fp, #24
   16018:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   1601c:	push	{r4, sl, fp, lr}
   16020:	add	fp, sp, #8
   16024:	sub	sp, sp, #8
   16028:	ldr	ip, [fp, #8]
   1602c:	mov	lr, #0
   16030:	ldr	r4, [ip, lr, lsl #2]
   16034:	add	lr, lr, #1
   16038:	cmp	r4, #0
   1603c:	bne	16030 <ftello64@plt+0x4bcc>
   16040:	sub	r4, lr, #1
   16044:	str	ip, [sp]
   16048:	str	r4, [sp, #4]
   1604c:	bl	15ce8 <ftello64@plt+0x4884>
   16050:	sub	sp, fp, #8
   16054:	pop	{r4, sl, fp, pc}
   16058:	push	{fp, lr}
   1605c:	mov	fp, sp
   16060:	sub	sp, sp, #48	; 0x30
   16064:	ldr	ip, [fp, #8]
   16068:	ldr	lr, [ip]
   1606c:	cmp	lr, #0
   16070:	str	lr, [sp, #8]
   16074:	beq	16110 <ftello64@plt+0x4cac>
   16078:	ldr	lr, [ip, #4]
   1607c:	cmp	lr, #0
   16080:	str	lr, [sp, #12]
   16084:	beq	16118 <ftello64@plt+0x4cb4>
   16088:	ldr	lr, [ip, #8]
   1608c:	cmp	lr, #0
   16090:	str	lr, [sp, #16]
   16094:	beq	16120 <ftello64@plt+0x4cbc>
   16098:	ldr	lr, [ip, #12]
   1609c:	cmp	lr, #0
   160a0:	str	lr, [sp, #20]
   160a4:	beq	16128 <ftello64@plt+0x4cc4>
   160a8:	ldr	lr, [ip, #16]
   160ac:	cmp	lr, #0
   160b0:	str	lr, [sp, #24]
   160b4:	beq	16130 <ftello64@plt+0x4ccc>
   160b8:	ldr	lr, [ip, #20]
   160bc:	cmp	lr, #0
   160c0:	str	lr, [sp, #28]
   160c4:	beq	16138 <ftello64@plt+0x4cd4>
   160c8:	ldr	lr, [ip, #24]
   160cc:	cmp	lr, #0
   160d0:	str	lr, [sp, #32]
   160d4:	beq	16140 <ftello64@plt+0x4cdc>
   160d8:	ldr	lr, [ip, #28]
   160dc:	cmp	lr, #0
   160e0:	str	lr, [sp, #36]	; 0x24
   160e4:	beq	16148 <ftello64@plt+0x4ce4>
   160e8:	ldr	lr, [ip, #32]
   160ec:	cmp	lr, #0
   160f0:	str	lr, [sp, #40]	; 0x28
   160f4:	beq	16150 <ftello64@plt+0x4cec>
   160f8:	ldr	lr, [ip, #36]	; 0x24
   160fc:	mov	ip, #10
   16100:	cmp	lr, #0
   16104:	str	lr, [sp, #44]	; 0x2c
   16108:	movweq	ip, #9
   1610c:	b	16154 <ftello64@plt+0x4cf0>
   16110:	mov	ip, #0
   16114:	b	16154 <ftello64@plt+0x4cf0>
   16118:	mov	ip, #1
   1611c:	b	16154 <ftello64@plt+0x4cf0>
   16120:	mov	ip, #2
   16124:	b	16154 <ftello64@plt+0x4cf0>
   16128:	mov	ip, #3
   1612c:	b	16154 <ftello64@plt+0x4cf0>
   16130:	mov	ip, #4
   16134:	b	16154 <ftello64@plt+0x4cf0>
   16138:	mov	ip, #5
   1613c:	b	16154 <ftello64@plt+0x4cf0>
   16140:	mov	ip, #6
   16144:	b	16154 <ftello64@plt+0x4cf0>
   16148:	mov	ip, #7
   1614c:	b	16154 <ftello64@plt+0x4cf0>
   16150:	mov	ip, #8
   16154:	add	lr, sp, #8
   16158:	str	ip, [sp, #4]
   1615c:	str	lr, [sp]
   16160:	bl	15ce8 <ftello64@plt+0x4884>
   16164:	mov	sp, fp
   16168:	pop	{fp, pc}
   1616c:	push	{fp, lr}
   16170:	mov	fp, sp
   16174:	sub	sp, sp, #56	; 0x38
   16178:	add	ip, fp, #8
   1617c:	str	ip, [sp, #12]
   16180:	ldr	lr, [fp, #8]
   16184:	cmp	lr, #0
   16188:	str	lr, [sp, #16]
   1618c:	beq	16228 <ftello64@plt+0x4dc4>
   16190:	ldr	lr, [ip, #4]
   16194:	cmp	lr, #0
   16198:	str	lr, [sp, #20]
   1619c:	beq	16230 <ftello64@plt+0x4dcc>
   161a0:	ldr	lr, [ip, #8]
   161a4:	cmp	lr, #0
   161a8:	str	lr, [sp, #24]
   161ac:	beq	16238 <ftello64@plt+0x4dd4>
   161b0:	ldr	lr, [ip, #12]
   161b4:	cmp	lr, #0
   161b8:	str	lr, [sp, #28]
   161bc:	beq	16240 <ftello64@plt+0x4ddc>
   161c0:	ldr	lr, [ip, #16]
   161c4:	cmp	lr, #0
   161c8:	str	lr, [sp, #32]
   161cc:	beq	16248 <ftello64@plt+0x4de4>
   161d0:	ldr	lr, [ip, #20]
   161d4:	cmp	lr, #0
   161d8:	str	lr, [sp, #36]	; 0x24
   161dc:	beq	16250 <ftello64@plt+0x4dec>
   161e0:	ldr	lr, [ip, #24]
   161e4:	cmp	lr, #0
   161e8:	str	lr, [sp, #40]	; 0x28
   161ec:	beq	16258 <ftello64@plt+0x4df4>
   161f0:	ldr	lr, [ip, #28]
   161f4:	cmp	lr, #0
   161f8:	str	lr, [sp, #44]	; 0x2c
   161fc:	beq	16260 <ftello64@plt+0x4dfc>
   16200:	ldr	lr, [ip, #32]
   16204:	cmp	lr, #0
   16208:	str	lr, [sp, #48]	; 0x30
   1620c:	beq	16268 <ftello64@plt+0x4e04>
   16210:	ldr	lr, [ip, #36]	; 0x24
   16214:	mov	ip, #10
   16218:	cmp	lr, #0
   1621c:	str	lr, [sp, #52]	; 0x34
   16220:	movweq	ip, #9
   16224:	b	1626c <ftello64@plt+0x4e08>
   16228:	mov	ip, #0
   1622c:	b	1626c <ftello64@plt+0x4e08>
   16230:	mov	ip, #1
   16234:	b	1626c <ftello64@plt+0x4e08>
   16238:	mov	ip, #2
   1623c:	b	1626c <ftello64@plt+0x4e08>
   16240:	mov	ip, #3
   16244:	b	1626c <ftello64@plt+0x4e08>
   16248:	mov	ip, #4
   1624c:	b	1626c <ftello64@plt+0x4e08>
   16250:	mov	ip, #5
   16254:	b	1626c <ftello64@plt+0x4e08>
   16258:	mov	ip, #6
   1625c:	b	1626c <ftello64@plt+0x4e08>
   16260:	mov	ip, #7
   16264:	b	1626c <ftello64@plt+0x4e08>
   16268:	mov	ip, #8
   1626c:	add	lr, sp, #16
   16270:	str	ip, [sp, #4]
   16274:	str	lr, [sp]
   16278:	bl	15ce8 <ftello64@plt+0x4884>
   1627c:	mov	sp, fp
   16280:	pop	{fp, pc}
   16284:	push	{fp, lr}
   16288:	mov	fp, sp
   1628c:	movw	r0, #41348	; 0xa184
   16290:	movt	r0, #2
   16294:	ldr	r1, [r0]
   16298:	movw	r0, #38765	; 0x976d
   1629c:	movt	r0, #1
   162a0:	bl	1117c <fputs_unlocked@plt>
   162a4:	movw	r1, #40012	; 0x9c4c
   162a8:	mov	r0, #0
   162ac:	mov	r2, #5
   162b0:	movt	r1, #1
   162b4:	bl	11218 <dcgettext@plt>
   162b8:	movw	r2, #40032	; 0x9c60
   162bc:	mov	r1, r0
   162c0:	mov	r0, #1
   162c4:	movt	r2, #1
   162c8:	bl	11380 <__printf_chk@plt>
   162cc:	movw	r1, #40054	; 0x9c76
   162d0:	mov	r0, #0
   162d4:	mov	r2, #5
   162d8:	movt	r1, #1
   162dc:	bl	11218 <dcgettext@plt>
   162e0:	movw	r2, #38206	; 0x953e
   162e4:	movw	r3, #38574	; 0x96ae
   162e8:	mov	r1, r0
   162ec:	mov	r0, #1
   162f0:	movt	r2, #1
   162f4:	movt	r3, #1
   162f8:	bl	11380 <__printf_chk@plt>
   162fc:	movw	r1, #40074	; 0x9c8a
   16300:	mov	r0, #0
   16304:	mov	r2, #5
   16308:	movt	r1, #1
   1630c:	bl	11218 <dcgettext@plt>
   16310:	movw	r2, #40113	; 0x9cb1
   16314:	mov	r1, r0
   16318:	mov	r0, #1
   1631c:	movt	r2, #1
   16320:	pop	{fp, lr}
   16324:	b	11380 <__printf_chk@plt>
   16328:	push	{r4, r5, r6, sl, fp, lr}
   1632c:	add	fp, sp, #16
   16330:	mov	r4, r2
   16334:	mov	r5, r1
   16338:	mov	r6, r0
   1633c:	bl	18c6c <ftello64@plt+0x7808>
   16340:	cmp	r0, #0
   16344:	popne	{r4, r5, r6, sl, fp, pc}
   16348:	cmp	r6, #0
   1634c:	beq	16360 <ftello64@plt+0x4efc>
   16350:	cmp	r5, #0
   16354:	cmpne	r4, #0
   16358:	bne	16360 <ftello64@plt+0x4efc>
   1635c:	pop	{r4, r5, r6, sl, fp, pc}
   16360:	bl	168dc <ftello64@plt+0x5478>
   16364:	push	{r4, r5, r6, sl, fp, lr}
   16368:	add	fp, sp, #16
   1636c:	mov	r4, r2
   16370:	mov	r5, r1
   16374:	mov	r6, r0
   16378:	bl	18c6c <ftello64@plt+0x7808>
   1637c:	cmp	r0, #0
   16380:	popne	{r4, r5, r6, sl, fp, pc}
   16384:	cmp	r6, #0
   16388:	beq	1639c <ftello64@plt+0x4f38>
   1638c:	cmp	r5, #0
   16390:	cmpne	r4, #0
   16394:	bne	1639c <ftello64@plt+0x4f38>
   16398:	pop	{r4, r5, r6, sl, fp, pc}
   1639c:	bl	168dc <ftello64@plt+0x5478>
   163a0:	push	{fp, lr}
   163a4:	mov	fp, sp
   163a8:	bl	17710 <ftello64@plt+0x62ac>
   163ac:	cmp	r0, #0
   163b0:	popne	{fp, pc}
   163b4:	bl	168dc <ftello64@plt+0x5478>
   163b8:	push	{fp, lr}
   163bc:	mov	fp, sp
   163c0:	bl	17710 <ftello64@plt+0x62ac>
   163c4:	cmp	r0, #0
   163c8:	popne	{fp, pc}
   163cc:	bl	168dc <ftello64@plt+0x5478>
   163d0:	push	{fp, lr}
   163d4:	mov	fp, sp
   163d8:	bl	17710 <ftello64@plt+0x62ac>
   163dc:	cmp	r0, #0
   163e0:	popne	{fp, pc}
   163e4:	bl	168dc <ftello64@plt+0x5478>
   163e8:	push	{r4, r5, fp, lr}
   163ec:	add	fp, sp, #8
   163f0:	mov	r4, r1
   163f4:	mov	r5, r0
   163f8:	bl	17740 <ftello64@plt+0x62dc>
   163fc:	cmp	r0, #0
   16400:	popne	{r4, r5, fp, pc}
   16404:	cmp	r5, #0
   16408:	beq	16418 <ftello64@plt+0x4fb4>
   1640c:	cmp	r4, #0
   16410:	bne	16418 <ftello64@plt+0x4fb4>
   16414:	pop	{r4, r5, fp, pc}
   16418:	bl	168dc <ftello64@plt+0x5478>
   1641c:	push	{fp, lr}
   16420:	mov	fp, sp
   16424:	cmp	r1, #0
   16428:	orreq	r1, r1, #1
   1642c:	bl	17740 <ftello64@plt+0x62dc>
   16430:	cmp	r0, #0
   16434:	popne	{fp, pc}
   16438:	bl	168dc <ftello64@plt+0x5478>
   1643c:	push	{fp, lr}
   16440:	mov	fp, sp
   16444:	clz	r3, r2
   16448:	lsr	ip, r3, #5
   1644c:	clz	r3, r1
   16450:	lsr	r3, r3, #5
   16454:	orrs	r3, r3, ip
   16458:	movwne	r1, #1
   1645c:	movwne	r2, #1
   16460:	bl	18c6c <ftello64@plt+0x7808>
   16464:	cmp	r0, #0
   16468:	popne	{fp, pc}
   1646c:	bl	168dc <ftello64@plt+0x5478>
   16470:	push	{fp, lr}
   16474:	mov	fp, sp
   16478:	mov	r2, r1
   1647c:	mov	r1, r0
   16480:	mov	r0, #0
   16484:	bl	18c6c <ftello64@plt+0x7808>
   16488:	cmp	r0, #0
   1648c:	popne	{fp, pc}
   16490:	bl	168dc <ftello64@plt+0x5478>
   16494:	push	{fp, lr}
   16498:	mov	fp, sp
   1649c:	mov	r2, r1
   164a0:	mov	r1, r0
   164a4:	clz	r0, r2
   164a8:	clz	r3, r1
   164ac:	lsr	r0, r0, #5
   164b0:	lsr	r3, r3, #5
   164b4:	orrs	r0, r3, r0
   164b8:	mov	r0, #0
   164bc:	movwne	r1, #1
   164c0:	movwne	r2, #1
   164c4:	bl	18c6c <ftello64@plt+0x7808>
   164c8:	cmp	r0, #0
   164cc:	popne	{fp, pc}
   164d0:	bl	168dc <ftello64@plt+0x5478>
   164d4:	push	{r4, r5, r6, sl, fp, lr}
   164d8:	add	fp, sp, #16
   164dc:	ldr	r5, [r1]
   164e0:	mov	r4, r1
   164e4:	mov	r6, r0
   164e8:	cmp	r0, #0
   164ec:	beq	16504 <ftello64@plt+0x50a0>
   164f0:	mov	r0, #1
   164f4:	add	r0, r0, r5, lsr #1
   164f8:	adds	r5, r5, r0
   164fc:	bcc	1650c <ftello64@plt+0x50a8>
   16500:	b	16548 <ftello64@plt+0x50e4>
   16504:	cmp	r5, #0
   16508:	movweq	r5, #64	; 0x40
   1650c:	mov	r0, r6
   16510:	mov	r1, r5
   16514:	mov	r2, #1
   16518:	bl	18c6c <ftello64@plt+0x7808>
   1651c:	cmp	r5, #0
   16520:	mov	r1, r5
   16524:	movwne	r1, #1
   16528:	cmp	r0, #0
   1652c:	bne	16540 <ftello64@plt+0x50dc>
   16530:	clz	r2, r6
   16534:	lsr	r2, r2, #5
   16538:	orrs	r1, r2, r1
   1653c:	bne	16548 <ftello64@plt+0x50e4>
   16540:	str	r5, [r4]
   16544:	pop	{r4, r5, r6, sl, fp, pc}
   16548:	bl	168dc <ftello64@plt+0x5478>
   1654c:	push	{r4, r5, r6, r7, fp, lr}
   16550:	add	fp, sp, #16
   16554:	ldr	r5, [r1]
   16558:	mov	r6, r2
   1655c:	mov	r4, r1
   16560:	mov	r7, r0
   16564:	cmp	r0, #0
   16568:	beq	16580 <ftello64@plt+0x511c>
   1656c:	mov	r0, #1
   16570:	add	r0, r0, r5, lsr #1
   16574:	adds	r5, r5, r0
   16578:	bcc	16598 <ftello64@plt+0x5134>
   1657c:	b	165cc <ftello64@plt+0x5168>
   16580:	cmp	r5, #0
   16584:	bne	16598 <ftello64@plt+0x5134>
   16588:	mov	r0, #64	; 0x40
   1658c:	cmp	r6, #64	; 0x40
   16590:	udiv	r5, r0, r6
   16594:	addhi	r5, r5, #1
   16598:	mov	r0, r7
   1659c:	mov	r1, r5
   165a0:	mov	r2, r6
   165a4:	bl	18c6c <ftello64@plt+0x7808>
   165a8:	cmp	r0, #0
   165ac:	bne	165c4 <ftello64@plt+0x5160>
   165b0:	cmp	r7, #0
   165b4:	beq	165cc <ftello64@plt+0x5168>
   165b8:	cmp	r6, #0
   165bc:	cmpne	r5, #0
   165c0:	bne	165cc <ftello64@plt+0x5168>
   165c4:	str	r5, [r4]
   165c8:	pop	{r4, r5, r6, r7, fp, pc}
   165cc:	bl	168dc <ftello64@plt+0x5478>
   165d0:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   165d4:	add	fp, sp, #24
   165d8:	mov	r8, r1
   165dc:	ldr	r1, [r1]
   165e0:	mov	r5, r0
   165e4:	add	r0, r1, r1, asr #1
   165e8:	cmp	r0, r1
   165ec:	mvnvs	r0, #-2147483648	; 0x80000000
   165f0:	cmp	r0, r3
   165f4:	mov	r7, r0
   165f8:	movgt	r7, r3
   165fc:	cmn	r3, #1
   16600:	movle	r7, r0
   16604:	ldr	r0, [fp, #8]
   16608:	cmn	r0, #1
   1660c:	ble	16634 <ftello64@plt+0x51d0>
   16610:	cmp	r0, #0
   16614:	beq	16688 <ftello64@plt+0x5224>
   16618:	cmn	r7, #1
   1661c:	ble	1665c <ftello64@plt+0x51f8>
   16620:	mvn	r4, #-2147483648	; 0x80000000
   16624:	udiv	r6, r4, r0
   16628:	cmp	r6, r7
   1662c:	bge	16688 <ftello64@plt+0x5224>
   16630:	b	16698 <ftello64@plt+0x5234>
   16634:	cmn	r7, #1
   16638:	ble	16678 <ftello64@plt+0x5214>
   1663c:	cmn	r0, #1
   16640:	beq	16688 <ftello64@plt+0x5224>
   16644:	mov	r6, #-2147483648	; 0x80000000
   16648:	mvn	r4, #-2147483648	; 0x80000000
   1664c:	sdiv	r6, r6, r0
   16650:	cmp	r6, r7
   16654:	bge	16688 <ftello64@plt+0x5224>
   16658:	b	16698 <ftello64@plt+0x5234>
   1665c:	beq	16688 <ftello64@plt+0x5224>
   16660:	mov	r6, #-2147483648	; 0x80000000
   16664:	mvn	r4, #-2147483648	; 0x80000000
   16668:	sdiv	r6, r6, r7
   1666c:	cmp	r6, r0
   16670:	bge	16688 <ftello64@plt+0x5224>
   16674:	b	16698 <ftello64@plt+0x5234>
   16678:	mvn	r4, #-2147483648	; 0x80000000
   1667c:	sdiv	r6, r4, r0
   16680:	cmp	r7, r6
   16684:	blt	16698 <ftello64@plt+0x5234>
   16688:	mul	r6, r7, r0
   1668c:	mov	r4, #64	; 0x40
   16690:	cmp	r6, #63	; 0x3f
   16694:	bgt	166a0 <ftello64@plt+0x523c>
   16698:	sdiv	r7, r4, r0
   1669c:	mul	r6, r7, r0
   166a0:	cmp	r5, #0
   166a4:	moveq	r4, #0
   166a8:	streq	r4, [r8]
   166ac:	sub	r4, r7, r1
   166b0:	cmp	r4, r2
   166b4:	bge	16760 <ftello64@plt+0x52fc>
   166b8:	add	r7, r1, r2
   166bc:	mov	r6, #0
   166c0:	mov	r2, #0
   166c4:	cmp	r7, r3
   166c8:	movwgt	r6, #1
   166cc:	cmn	r3, #1
   166d0:	movwgt	r2, #1
   166d4:	cmp	r7, r1
   166d8:	bvs	16794 <ftello64@plt+0x5330>
   166dc:	ands	r1, r2, r6
   166e0:	bne	16794 <ftello64@plt+0x5330>
   166e4:	cmn	r0, #1
   166e8:	ble	16710 <ftello64@plt+0x52ac>
   166ec:	cmp	r0, #0
   166f0:	beq	1675c <ftello64@plt+0x52f8>
   166f4:	cmn	r7, #1
   166f8:	ble	16734 <ftello64@plt+0x52d0>
   166fc:	mvn	r1, #-2147483648	; 0x80000000
   16700:	udiv	r1, r1, r0
   16704:	cmp	r1, r7
   16708:	bge	1675c <ftello64@plt+0x52f8>
   1670c:	b	16794 <ftello64@plt+0x5330>
   16710:	cmn	r7, #1
   16714:	ble	1674c <ftello64@plt+0x52e8>
   16718:	cmn	r0, #1
   1671c:	beq	1675c <ftello64@plt+0x52f8>
   16720:	mov	r1, #-2147483648	; 0x80000000
   16724:	sdiv	r1, r1, r0
   16728:	cmp	r1, r7
   1672c:	bge	1675c <ftello64@plt+0x52f8>
   16730:	b	16794 <ftello64@plt+0x5330>
   16734:	beq	1675c <ftello64@plt+0x52f8>
   16738:	mov	r1, #-2147483648	; 0x80000000
   1673c:	sdiv	r1, r1, r7
   16740:	cmp	r1, r0
   16744:	bge	1675c <ftello64@plt+0x52f8>
   16748:	b	16794 <ftello64@plt+0x5330>
   1674c:	mvn	r1, #-2147483648	; 0x80000000
   16750:	sdiv	r1, r1, r0
   16754:	cmp	r7, r1
   16758:	blt	16794 <ftello64@plt+0x5330>
   1675c:	mul	r6, r7, r0
   16760:	mov	r0, r5
   16764:	mov	r1, r6
   16768:	bl	17740 <ftello64@plt+0x62dc>
   1676c:	cmp	r6, #0
   16770:	movwne	r6, #1
   16774:	cmp	r0, #0
   16778:	bne	1678c <ftello64@plt+0x5328>
   1677c:	clz	r1, r5
   16780:	lsr	r1, r1, #5
   16784:	orrs	r1, r1, r6
   16788:	bne	16794 <ftello64@plt+0x5330>
   1678c:	str	r7, [r8]
   16790:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   16794:	bl	168dc <ftello64@plt+0x5478>
   16798:	push	{fp, lr}
   1679c:	mov	fp, sp
   167a0:	mov	r1, #1
   167a4:	bl	176bc <ftello64@plt+0x6258>
   167a8:	cmp	r0, #0
   167ac:	popne	{fp, pc}
   167b0:	bl	168dc <ftello64@plt+0x5478>
   167b4:	push	{fp, lr}
   167b8:	mov	fp, sp
   167bc:	bl	176bc <ftello64@plt+0x6258>
   167c0:	cmp	r0, #0
   167c4:	popne	{fp, pc}
   167c8:	bl	168dc <ftello64@plt+0x5478>
   167cc:	push	{fp, lr}
   167d0:	mov	fp, sp
   167d4:	mov	r1, #1
   167d8:	bl	176bc <ftello64@plt+0x6258>
   167dc:	cmp	r0, #0
   167e0:	popne	{fp, pc}
   167e4:	bl	168dc <ftello64@plt+0x5478>
   167e8:	push	{fp, lr}
   167ec:	mov	fp, sp
   167f0:	bl	176bc <ftello64@plt+0x6258>
   167f4:	cmp	r0, #0
   167f8:	popne	{fp, pc}
   167fc:	bl	168dc <ftello64@plt+0x5478>
   16800:	push	{r4, r5, fp, lr}
   16804:	add	fp, sp, #8
   16808:	mov	r5, r0
   1680c:	mov	r0, r1
   16810:	mov	r4, r1
   16814:	bl	17710 <ftello64@plt+0x62ac>
   16818:	cmp	r0, #0
   1681c:	beq	16830 <ftello64@plt+0x53cc>
   16820:	mov	r1, r5
   16824:	mov	r2, r4
   16828:	pop	{r4, r5, fp, lr}
   1682c:	b	111dc <memcpy@plt>
   16830:	bl	168dc <ftello64@plt+0x5478>
   16834:	push	{r4, r5, fp, lr}
   16838:	add	fp, sp, #8
   1683c:	mov	r5, r0
   16840:	mov	r0, r1
   16844:	mov	r4, r1
   16848:	bl	17710 <ftello64@plt+0x62ac>
   1684c:	cmp	r0, #0
   16850:	beq	16864 <ftello64@plt+0x5400>
   16854:	mov	r1, r5
   16858:	mov	r2, r4
   1685c:	pop	{r4, r5, fp, lr}
   16860:	b	111dc <memcpy@plt>
   16864:	bl	168dc <ftello64@plt+0x5478>
   16868:	push	{r4, r5, fp, lr}
   1686c:	add	fp, sp, #8
   16870:	mov	r5, r0
   16874:	add	r0, r1, #1
   16878:	mov	r4, r1
   1687c:	bl	17710 <ftello64@plt+0x62ac>
   16880:	cmp	r0, #0
   16884:	beq	168a0 <ftello64@plt+0x543c>
   16888:	mov	r1, #0
   1688c:	mov	r2, r4
   16890:	strb	r1, [r0, r4]
   16894:	mov	r1, r5
   16898:	pop	{r4, r5, fp, lr}
   1689c:	b	111dc <memcpy@plt>
   168a0:	bl	168dc <ftello64@plt+0x5478>
   168a4:	push	{r4, r5, fp, lr}
   168a8:	add	fp, sp, #8
   168ac:	mov	r4, r0
   168b0:	bl	11338 <strlen@plt>
   168b4:	add	r5, r0, #1
   168b8:	mov	r0, r5
   168bc:	bl	17710 <ftello64@plt+0x62ac>
   168c0:	cmp	r0, #0
   168c4:	beq	168d8 <ftello64@plt+0x5474>
   168c8:	mov	r1, r4
   168cc:	mov	r2, r5
   168d0:	pop	{r4, r5, fp, lr}
   168d4:	b	111dc <memcpy@plt>
   168d8:	bl	168dc <ftello64@plt+0x5478>
   168dc:	push	{fp, lr}
   168e0:	mov	fp, sp
   168e4:	movw	r0, #41252	; 0xa124
   168e8:	movw	r1, #40189	; 0x9cfd
   168ec:	mov	r2, #5
   168f0:	movt	r0, #2
   168f4:	movt	r1, #1
   168f8:	ldr	r4, [r0]
   168fc:	mov	r0, #0
   16900:	bl	11218 <dcgettext@plt>
   16904:	movw	r2, #38114	; 0x94e2
   16908:	mov	r3, r0
   1690c:	mov	r0, r4
   16910:	mov	r1, #0
   16914:	movt	r2, #1
   16918:	bl	112b4 <error@plt>
   1691c:	bl	11440 <abort@plt>
   16920:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   16924:	add	fp, sp, #24
   16928:	sub	sp, sp, #16
   1692c:	mov	r8, r0
   16930:	ldr	r0, [fp, #16]
   16934:	mov	r5, r3
   16938:	mov	r6, r2
   1693c:	mov	r2, r1
   16940:	add	r3, sp, #8
   16944:	mov	r1, #0
   16948:	str	r0, [sp]
   1694c:	mov	r0, r8
   16950:	bl	16a1c <ftello64@plt+0x55b8>
   16954:	cmp	r0, #0
   16958:	bne	169e4 <ftello64@plt+0x5580>
   1695c:	ldr	r4, [sp, #8]
   16960:	ldr	r7, [sp, #12]
   16964:	subs	r0, r4, r6
   16968:	sbcs	r0, r7, r5
   1696c:	bcc	16990 <ftello64@plt+0x552c>
   16970:	ldr	r1, [fp, #8]
   16974:	ldr	r0, [fp, #12]
   16978:	subs	r1, r1, r4
   1697c:	sbcs	r0, r0, r7
   16980:	movcs	r0, r4
   16984:	movcs	r1, r7
   16988:	subcs	sp, fp, #24
   1698c:	popcs	{r4, r5, r6, r7, r8, sl, fp, pc}
   16990:	bl	11350 <__errno_location@plt>
   16994:	subs	r1, r4, #1073741824	; 0x40000000
   16998:	sbcs	r1, r7, #0
   1699c:	movcc	r1, #34	; 0x22
   169a0:	movcs	r1, #75	; 0x4b
   169a4:	str	r1, [r0]
   169a8:	ldr	r6, [r0]
   169ac:	ldr	r4, [fp, #24]
   169b0:	ldr	r5, [fp, #20]
   169b4:	mov	r0, r8
   169b8:	bl	14970 <ftello64@plt+0x350c>
   169bc:	subs	r1, r6, #22
   169c0:	movw	r2, #38110	; 0x94de
   169c4:	str	r0, [sp]
   169c8:	mov	r3, r5
   169cc:	movne	r1, r6
   169d0:	cmp	r4, #0
   169d4:	movt	r2, #1
   169d8:	movweq	r4, #1
   169dc:	mov	r0, r4
   169e0:	bl	112b4 <error@plt>
   169e4:	cmp	r0, #1
   169e8:	beq	16a00 <ftello64@plt+0x559c>
   169ec:	cmp	r0, #3
   169f0:	bne	16a0c <ftello64@plt+0x55a8>
   169f4:	bl	11350 <__errno_location@plt>
   169f8:	mov	r1, #0
   169fc:	b	169a4 <ftello64@plt+0x5540>
   16a00:	bl	11350 <__errno_location@plt>
   16a04:	mov	r1, #75	; 0x4b
   16a08:	b	169a4 <ftello64@plt+0x5540>
   16a0c:	bl	11350 <__errno_location@plt>
   16a10:	b	169a8 <ftello64@plt+0x5544>
   16a14:	mov	r1, #10
   16a18:	b	16920 <ftello64@plt+0x54bc>
   16a1c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   16a20:	add	fp, sp, #28
   16a24:	sub	sp, sp, #44	; 0x2c
   16a28:	cmp	r2, #37	; 0x25
   16a2c:	bcs	1769c <ftello64@plt+0x6238>
   16a30:	ldr	sl, [fp, #8]
   16a34:	mov	r6, r2
   16a38:	mov	r7, r1
   16a3c:	mov	r4, r0
   16a40:	str	r3, [sp, #36]	; 0x24
   16a44:	bl	11350 <__errno_location@plt>
   16a48:	mov	r5, r0
   16a4c:	mov	r0, #0
   16a50:	str	r0, [r5]
   16a54:	bl	11314 <__ctype_b_loc@plt>
   16a58:	ldr	r1, [r0]
   16a5c:	mov	r2, r4
   16a60:	ldrb	r0, [r2], #1
   16a64:	add	r3, r1, r0, lsl #1
   16a68:	ldrb	r3, [r3, #1]
   16a6c:	tst	r3, #32
   16a70:	bne	16a60 <ftello64@plt+0x55fc>
   16a74:	cmp	r7, #0
   16a78:	sub	r9, fp, #32
   16a7c:	mov	r8, #4
   16a80:	movne	r9, r7
   16a84:	cmp	r0, #45	; 0x2d
   16a88:	beq	17690 <ftello64@plt+0x622c>
   16a8c:	mov	r0, r4
   16a90:	mov	r1, r9
   16a94:	mov	r2, r6
   16a98:	mov	r3, #0
   16a9c:	bl	111e8 <__strtoull_internal@plt>
   16aa0:	mov	r7, r1
   16aa4:	ldr	r1, [r9]
   16aa8:	cmp	r1, r4
   16aac:	beq	16ad8 <ftello64@plt+0x5674>
   16ab0:	mov	r6, r0
   16ab4:	ldr	r0, [r5]
   16ab8:	cmp	r0, #0
   16abc:	beq	16b14 <ftello64@plt+0x56b0>
   16ac0:	cmp	r0, #34	; 0x22
   16ac4:	bne	17690 <ftello64@plt+0x622c>
   16ac8:	mov	r8, #1
   16acc:	cmp	sl, #0
   16ad0:	bne	16b20 <ftello64@plt+0x56bc>
   16ad4:	b	17688 <ftello64@plt+0x6224>
   16ad8:	cmp	sl, #0
   16adc:	beq	17690 <ftello64@plt+0x622c>
   16ae0:	mov	r5, r1
   16ae4:	ldrb	r1, [r4]
   16ae8:	cmp	r1, #0
   16aec:	beq	17690 <ftello64@plt+0x622c>
   16af0:	mov	r0, sl
   16af4:	bl	11344 <strchr@plt>
   16af8:	cmp	r0, #0
   16afc:	beq	17690 <ftello64@plt+0x622c>
   16b00:	mov	r1, r5
   16b04:	mov	r8, #0
   16b08:	mov	r6, #1
   16b0c:	mov	r7, #0
   16b10:	b	16b20 <ftello64@plt+0x56bc>
   16b14:	mov	r8, r0
   16b18:	cmp	sl, #0
   16b1c:	beq	17688 <ftello64@plt+0x6224>
   16b20:	ldrb	r4, [r1]
   16b24:	cmp	r4, #0
   16b28:	beq	17688 <ftello64@plt+0x6224>
   16b2c:	str	r1, [sp, #32]
   16b30:	mov	r0, sl
   16b34:	mov	r1, r4
   16b38:	bl	11344 <strchr@plt>
   16b3c:	cmp	r0, #0
   16b40:	beq	16e08 <ftello64@plt+0x59a4>
   16b44:	sub	r0, r4, #69	; 0x45
   16b48:	mov	r1, #1
   16b4c:	mov	r3, #0
   16b50:	mov	r5, #1024	; 0x400
   16b54:	cmp	r0, #47	; 0x2f
   16b58:	str	r1, [sp, #28]
   16b5c:	bhi	16c60 <ftello64@plt+0x57fc>
   16b60:	add	r1, pc, #0
   16b64:	ldr	pc, [r1, r0, lsl #2]
   16b68:	andeq	r6, r1, r8, lsr #24
   16b6c:	andeq	r6, r1, r0, ror #24
   16b70:	andeq	r6, r1, r8, lsr #24
   16b74:	andeq	r6, r1, r0, ror #24
   16b78:	andeq	r6, r1, r0, ror #24
   16b7c:	andeq	r6, r1, r0, ror #24
   16b80:	andeq	r6, r1, r8, lsr #24
   16b84:	andeq	r6, r1, r0, ror #24
   16b88:	andeq	r6, r1, r8, lsr #24
   16b8c:	andeq	r6, r1, r0, ror #24
   16b90:	andeq	r6, r1, r0, ror #24
   16b94:	andeq	r6, r1, r8, lsr #24
   16b98:	andeq	r6, r1, r0, ror #24
   16b9c:	andeq	r6, r1, r0, ror #24
   16ba0:	andeq	r6, r1, r0, ror #24
   16ba4:	andeq	r6, r1, r8, lsr #24
   16ba8:	andeq	r6, r1, r0, ror #24
   16bac:	andeq	r6, r1, r0, ror #24
   16bb0:	andeq	r6, r1, r0, ror #24
   16bb4:	andeq	r6, r1, r0, ror #24
   16bb8:	andeq	r6, r1, r8, lsr #24
   16bbc:	andeq	r6, r1, r8, lsr #24
   16bc0:	andeq	r6, r1, r0, ror #24
   16bc4:	andeq	r6, r1, r0, ror #24
   16bc8:	andeq	r6, r1, r0, ror #24
   16bcc:	andeq	r6, r1, r0, ror #24
   16bd0:	andeq	r6, r1, r0, ror #24
   16bd4:	andeq	r6, r1, r0, ror #24
   16bd8:	andeq	r6, r1, r0, ror #24
   16bdc:	andeq	r6, r1, r0, ror #24
   16be0:	andeq	r6, r1, r0, ror #24
   16be4:	andeq	r6, r1, r0, ror #24
   16be8:	andeq	r6, r1, r0, ror #24
   16bec:	andeq	r6, r1, r0, ror #24
   16bf0:	andeq	r6, r1, r8, lsr #24
   16bf4:	andeq	r6, r1, r0, ror #24
   16bf8:	andeq	r6, r1, r0, ror #24
   16bfc:	andeq	r6, r1, r0, ror #24
   16c00:	andeq	r6, r1, r8, lsr #24
   16c04:	andeq	r6, r1, r0, ror #24
   16c08:	andeq	r6, r1, r8, lsr #24
   16c0c:	andeq	r6, r1, r0, ror #24
   16c10:	andeq	r6, r1, r0, ror #24
   16c14:	andeq	r6, r1, r0, ror #24
   16c18:	andeq	r6, r1, r0, ror #24
   16c1c:	andeq	r6, r1, r0, ror #24
   16c20:	andeq	r6, r1, r0, ror #24
   16c24:	andeq	r6, r1, r8, lsr #24
   16c28:	mov	r0, sl
   16c2c:	mov	r1, #48	; 0x30
   16c30:	bl	11344 <strchr@plt>
   16c34:	cmp	r0, #0
   16c38:	beq	16c5c <ftello64@plt+0x57f8>
   16c3c:	ldr	r1, [sp, #32]
   16c40:	ldrb	r0, [r1, #1]
   16c44:	cmp	r0, #66	; 0x42
   16c48:	cmpne	r0, #68	; 0x44
   16c4c:	bne	16e14 <ftello64@plt+0x59b0>
   16c50:	mov	r5, #1000	; 0x3e8
   16c54:	mov	r0, #2
   16c58:	str	r0, [sp, #28]
   16c5c:	mov	r3, #0
   16c60:	sub	r0, r4, #66	; 0x42
   16c64:	cmp	r0, #53	; 0x35
   16c68:	bhi	16e08 <ftello64@plt+0x59a4>
   16c6c:	add	r1, pc, #0
   16c70:	ldr	pc, [r1, r0, lsl #2]
   16c74:	muleq	r1, r0, r1
   16c78:	andeq	r6, r1, r8, lsl #28
   16c7c:	andeq	r6, r1, r8, lsl #28
   16c80:			; <UNDEFINED> instruction: 0x000171b8
   16c84:	andeq	r6, r1, r8, lsl #28
   16c88:	andeq	r6, r1, ip, asr #26
   16c8c:	andeq	r6, r1, r8, lsl #28
   16c90:	andeq	r6, r1, r8, lsl #28
   16c94:	andeq	r6, r1, r8, lsl #28
   16c98:	andeq	r6, r1, r8, lsr lr
   16c9c:	andeq	r6, r1, r8, lsl #28
   16ca0:	andeq	r6, r1, r0, lsl #29
   16ca4:	andeq	r6, r1, r8, lsl #28
   16ca8:	andeq	r6, r1, r8, lsl #28
   16cac:	andeq	r7, r1, r0, lsl r3
   16cb0:	andeq	r6, r1, r8, lsl #28
   16cb4:	andeq	r6, r1, r8, lsl #28
   16cb8:	andeq	r6, r1, r8, lsl #28
   16cbc:	andeq	r6, r1, ip, lsl #30
   16cc0:	andeq	r6, r1, r8, lsl #28
   16cc4:	andeq	r6, r1, r8, lsl #28
   16cc8:	andeq	r6, r1, r8, lsl #28
   16ccc:	andeq	r6, r1, r8, lsl #28
   16cd0:	andeq	r7, r1, r8, lsr r4
   16cd4:	strdeq	r6, [r1], -r4
   16cd8:	andeq	r6, r1, r8, lsl #28
   16cdc:	andeq	r6, r1, r8, lsl #28
   16ce0:	andeq	r6, r1, r8, lsl #28
   16ce4:	andeq	r6, r1, r8, lsl #28
   16ce8:	andeq	r6, r1, r8, lsl #28
   16cec:	andeq	r6, r1, r8, lsl #28
   16cf0:	andeq	r6, r1, r8, lsl #28
   16cf4:	andeq	r7, r1, r0, lsl r6
   16cf8:	andeq	r7, r1, r8, ror #12
   16cfc:	andeq	r6, r1, r8, lsl #28
   16d00:	andeq	r6, r1, r8, lsl #28
   16d04:	andeq	r6, r1, r8, lsl #28
   16d08:	andeq	r6, r1, ip, asr #26
   16d0c:	andeq	r6, r1, r8, lsl #28
   16d10:	andeq	r6, r1, r8, lsl #28
   16d14:	andeq	r6, r1, r8, lsl #28
   16d18:	andeq	r6, r1, r8, lsr lr
   16d1c:	andeq	r6, r1, r8, lsl #28
   16d20:	andeq	r6, r1, r0, lsl #29
   16d24:	andeq	r6, r1, r8, lsl #28
   16d28:	andeq	r6, r1, r8, lsl #28
   16d2c:	andeq	r6, r1, r8, lsl #28
   16d30:	andeq	r6, r1, r8, lsl #28
   16d34:	andeq	r6, r1, r8, lsl #28
   16d38:	andeq	r6, r1, r8, lsl #28
   16d3c:	andeq	r6, r1, ip, lsl #30
   16d40:	andeq	r6, r1, r8, lsl #28
   16d44:	andeq	r6, r1, r8, lsl #28
   16d48:	andeq	r7, r1, r4, asr #12
   16d4c:	mvn	r0, #0
   16d50:	mvn	r1, #0
   16d54:	mov	r2, r5
   16d58:	mov	sl, r3
   16d5c:	bl	18fa0 <ftello64@plt+0x7b3c>
   16d60:	subs	r3, r0, r6
   16d64:	umull	r4, r2, r6, r5
   16d68:	mov	lr, #0
   16d6c:	str	r1, [sp, #20]
   16d70:	sbcs	r3, r1, r7
   16d74:	movwcc	lr, #1
   16d78:	mla	ip, r6, sl, r2
   16d7c:	mov	r2, r1
   16d80:	mov	r2, #0
   16d84:	cmp	lr, #0
   16d88:	mla	r7, r7, r5, ip
   16d8c:	mvnne	r4, #0
   16d90:	mvnne	r7, #0
   16d94:	subs	r6, r0, r4
   16d98:	sbcs	r6, r1, r7
   16d9c:	umull	r3, r6, r4, r5
   16da0:	movwcc	r2, #1
   16da4:	cmp	r2, #0
   16da8:	mvnne	r3, #0
   16dac:	cmp	r2, #0
   16db0:	str	r6, [sp, #16]
   16db4:	umull	r6, ip, r3, r5
   16db8:	mla	r1, r3, sl, ip
   16dbc:	ldr	ip, [sp, #16]
   16dc0:	str	r1, [sp, #12]
   16dc4:	mla	r4, r4, sl, ip
   16dc8:	mla	r4, r7, r5, r4
   16dcc:	mvnne	r4, #0
   16dd0:	subs	r0, r0, r3
   16dd4:	ldr	r0, [sp, #20]
   16dd8:	ldr	r7, [sp, #12]
   16ddc:	sbcs	r0, r0, r4
   16de0:	mov	r0, #0
   16de4:	mla	r7, r4, r5, r7
   16de8:	movwcc	r0, #1
   16dec:	cmp	r0, #0
   16df0:	mov	r1, r0
   16df4:	orr	r0, lr, r2
   16df8:	mvnne	r7, #0
   16dfc:	mvnne	r6, #0
   16e00:	orr	r3, r0, r1
   16e04:	b	17668 <ftello64@plt+0x6204>
   16e08:	ldr	r0, [sp, #36]	; 0x24
   16e0c:	orr	r8, r8, #2
   16e10:	b	1768c <ftello64@plt+0x6228>
   16e14:	cmp	r0, #105	; 0x69
   16e18:	mov	r3, #0
   16e1c:	bne	16c60 <ftello64@plt+0x57fc>
   16e20:	ldrb	r0, [r1, #2]
   16e24:	mov	r1, #1
   16e28:	cmp	r0, #66	; 0x42
   16e2c:	movweq	r1, #3
   16e30:	str	r1, [sp, #28]
   16e34:	b	16c60 <ftello64@plt+0x57fc>
   16e38:	mvn	r0, #0
   16e3c:	mvn	r1, #0
   16e40:	mov	r2, r5
   16e44:	mov	r4, r3
   16e48:	bl	18fa0 <ftello64@plt+0x7b3c>
   16e4c:	subs	r0, r0, r6
   16e50:	mov	r2, #0
   16e54:	sbcs	r0, r1, r7
   16e58:	umull	r0, r1, r6, r5
   16e5c:	movwcc	r2, #1
   16e60:	cmp	r2, #0
   16e64:	mla	r1, r6, r4, r1
   16e68:	mov	r3, r2
   16e6c:	mvnne	r0, #0
   16e70:	mla	r7, r7, r5, r1
   16e74:	mvnne	r7, #0
   16e78:	mov	r6, r0
   16e7c:	b	17668 <ftello64@plt+0x6204>
   16e80:	mvn	r0, #0
   16e84:	mvn	r1, #0
   16e88:	mov	r2, r5
   16e8c:	str	r3, [sp, #24]
   16e90:	bl	18fa0 <ftello64@plt+0x7b3c>
   16e94:	subs	r3, r0, r6
   16e98:	mov	ip, r0
   16e9c:	umull	r4, r0, r6, r5
   16ea0:	mov	sl, #0
   16ea4:	sbcs	r3, r1, r7
   16ea8:	mov	r3, #0
   16eac:	movwcc	r3, #1
   16eb0:	cmp	r3, #0
   16eb4:	str	r0, [sp, #20]
   16eb8:	ldr	r0, [sp, #24]
   16ebc:	mvnne	r4, #0
   16ec0:	cmp	r3, #0
   16ec4:	umull	lr, r2, r4, r5
   16ec8:	mla	r2, r4, r0, r2
   16ecc:	str	r2, [sp, #16]
   16ed0:	ldr	r2, [sp, #20]
   16ed4:	mla	r6, r6, r0, r2
   16ed8:	ldr	r0, [sp, #16]
   16edc:	mla	r6, r7, r5, r6
   16ee0:	mvnne	r6, #0
   16ee4:	mla	r7, r6, r5, r0
   16ee8:	subs	r0, ip, r4
   16eec:	sbcs	r0, r1, r6
   16ef0:	movwcc	sl, #1
   16ef4:	cmp	sl, #0
   16ef8:	orr	r3, r3, sl
   16efc:	mvnne	lr, #0
   16f00:	mvnne	r7, #0
   16f04:	mov	r6, lr
   16f08:	b	17668 <ftello64@plt+0x6204>
   16f0c:	mvn	r0, #0
   16f10:	mvn	r1, #0
   16f14:	mov	r2, r5
   16f18:	mov	sl, r3
   16f1c:	bl	18fa0 <ftello64@plt+0x7b3c>
   16f20:	subs	r3, r0, r6
   16f24:	mov	ip, r1
   16f28:	umull	r2, lr, r6, r5
   16f2c:	str	r0, [sp, #20]
   16f30:	sbcs	r3, r1, r7
   16f34:	mov	r1, #0
   16f38:	str	ip, [sp, #16]
   16f3c:	movwcc	r1, #1
   16f40:	mla	r6, r6, sl, lr
   16f44:	mov	lr, #0
   16f48:	cmp	r1, #0
   16f4c:	mla	r7, r7, r5, r6
   16f50:	mvnne	r2, #0
   16f54:	cmp	r1, #0
   16f58:	umull	r3, r4, r2, r5
   16f5c:	mvnne	r7, #0
   16f60:	mla	r4, r2, sl, r4
   16f64:	subs	r2, r0, r2
   16f68:	sbcs	r2, ip, r7
   16f6c:	mla	r4, r7, r5, r4
   16f70:	mov	r2, #0
   16f74:	movwcc	lr, #1
   16f78:	cmp	lr, #0
   16f7c:	mvnne	r3, #0
   16f80:	mvnne	r4, #0
   16f84:	subs	r7, r0, r3
   16f88:	mov	r0, r5
   16f8c:	sbcs	r7, ip, r4
   16f90:	umull	r5, r7, r3, r5
   16f94:	movwcc	r2, #1
   16f98:	cmp	r2, #0
   16f9c:	mla	r3, r3, sl, r7
   16fa0:	mvnne	r5, #0
   16fa4:	cmp	r2, #0
   16fa8:	mla	r3, r4, r0, r3
   16fac:	umull	r6, ip, r5, r0
   16fb0:	mvnne	r3, #0
   16fb4:	mla	ip, r5, sl, ip
   16fb8:	mla	r7, r3, r0, ip
   16fbc:	ldr	r0, [sp, #20]
   16fc0:	subs	r0, r0, r5
   16fc4:	ldr	r0, [sp, #16]
   16fc8:	sbcs	r0, r0, r3
   16fcc:	mov	r0, #0
   16fd0:	movwcc	r0, #1
   16fd4:	cmp	r0, #0
   16fd8:	mov	r3, r0
   16fdc:	orr	r0, r1, lr
   16fe0:	orr	r0, r0, r2
   16fe4:	mvnne	r7, #0
   16fe8:	mvnne	r6, #0
   16fec:	orr	r3, r0, r3
   16ff0:	b	17668 <ftello64@plt+0x6204>
   16ff4:	mvn	r0, #0
   16ff8:	mvn	r1, #0
   16ffc:	mov	r2, r5
   17000:	mov	r4, r3
   17004:	str	r3, [sp, #24]
   17008:	bl	18fa0 <ftello64@plt+0x7b3c>
   1700c:	umull	r3, r2, r6, r5
   17010:	mla	r2, r6, r4, r2
   17014:	subs	r6, r0, r6
   17018:	sbcs	r6, r1, r7
   1701c:	mov	r6, #0
   17020:	mla	ip, r7, r5, r2
   17024:	ldr	r2, [sp, #24]
   17028:	movwcc	r6, #1
   1702c:	cmp	r6, #0
   17030:	str	r6, [sp, #20]
   17034:	mov	r6, #0
   17038:	mvnne	r3, #0
   1703c:	mvnne	ip, #0
   17040:	subs	r4, r0, r3
   17044:	umull	r7, lr, r3, r5
   17048:	sbcs	r4, r1, ip
   1704c:	movwcc	r6, #1
   17050:	mla	r3, r3, r2, lr
   17054:	cmp	r6, #0
   17058:	str	r6, [sp, #16]
   1705c:	mvnne	r7, #0
   17060:	cmp	r6, #0
   17064:	umull	sl, r4, r7, r5
   17068:	mla	r4, r7, r2, r4
   1706c:	mla	r2, ip, r5, r3
   17070:	mvnne	r2, #0
   17074:	subs	r3, r0, r7
   17078:	mov	ip, #0
   1707c:	mla	r6, r2, r5, r4
   17080:	sbcs	r2, r1, r2
   17084:	mov	r4, r0
   17088:	mov	r0, #0
   1708c:	movwcc	r0, #1
   17090:	mov	r3, r4
   17094:	cmp	r0, #0
   17098:	str	r0, [sp, #12]
   1709c:	mov	r0, r1
   170a0:	str	r3, [sp, #4]
   170a4:	mvnne	sl, #0
   170a8:	mvnne	r6, #0
   170ac:	str	r0, [sp, #8]
   170b0:	subs	r2, r4, sl
   170b4:	ldr	r4, [sp, #24]
   170b8:	sbcs	r2, r1, r6
   170bc:	umull	r7, r2, sl, r5
   170c0:	movwcc	ip, #1
   170c4:	cmp	ip, #0
   170c8:	mvnne	r7, #0
   170cc:	mla	r2, sl, r4, r2
   170d0:	cmp	ip, #0
   170d4:	mov	sl, #0
   170d8:	umull	r1, lr, r7, r5
   170dc:	mla	r2, r6, r5, r2
   170e0:	mvnne	r2, #0
   170e4:	subs	r6, r3, r7
   170e8:	mla	lr, r7, r4, lr
   170ec:	mla	lr, r2, r5, lr
   170f0:	sbcs	r2, r0, r2
   170f4:	mov	r2, #0
   170f8:	movwcc	sl, #1
   170fc:	cmp	sl, #0
   17100:	mvnne	r1, #0
   17104:	mvnne	lr, #0
   17108:	subs	r6, r3, r1
   1710c:	ldr	r3, [sp, #24]
   17110:	sbcs	r6, r0, lr
   17114:	umull	r0, r7, r1, r5
   17118:	movwcc	r2, #1
   1711c:	cmp	r2, #0
   17120:	mvnne	r0, #0
   17124:	mla	r1, r1, r3, r7
   17128:	cmp	r2, #0
   1712c:	umull	r6, r4, r0, r5
   17130:	mla	r1, lr, r5, r1
   17134:	mvnne	r1, #0
   17138:	mla	r4, r0, r3, r4
   1713c:	ldr	r3, [sp, #4]
   17140:	mla	r7, r1, r5, r4
   17144:	ldr	r5, [sp, #16]
   17148:	subs	r0, r3, r0
   1714c:	ldr	r0, [sp, #8]
   17150:	sbcs	r0, r0, r1
   17154:	mov	r0, #0
   17158:	movwcc	r0, #1
   1715c:	cmp	r0, #0
   17160:	mov	r1, r0
   17164:	ldr	r0, [sp, #20]
   17168:	mvnne	r7, #0
   1716c:	mvnne	r6, #0
   17170:	orr	r0, r0, r5
   17174:	ldr	r5, [sp, #12]
   17178:	orr	r0, r0, r5
   1717c:	orr	r0, r0, ip
   17180:	orr	r0, r0, sl
   17184:	orr	r0, r0, r2
   17188:	orr	r0, r0, r1
   1718c:	b	17608 <ftello64@plt+0x61a4>
   17190:	mov	r1, #0
   17194:	lsl	r2, r7, #10
   17198:	lsl	r0, r6, #10
   1719c:	lsr	r3, r7, #22
   171a0:	cmp	r1, r7, lsr #22
   171a4:	orr	r2, r2, r6, lsr #22
   171a8:	mvnne	r0, #0
   171ac:	movwne	r3, #1
   171b0:	cmp	r1, r7, lsr #22
   171b4:	b	17634 <ftello64@plt+0x61d0>
   171b8:	mvn	r0, #0
   171bc:	mvn	r1, #0
   171c0:	mov	r2, r5
   171c4:	mov	sl, r3
   171c8:	bl	18fa0 <ftello64@plt+0x7b3c>
   171cc:	subs	r2, r0, r6
   171d0:	mov	ip, r0
   171d4:	mov	r0, #0
   171d8:	sbcs	r2, r1, r7
   171dc:	umull	r4, r2, r6, r5
   171e0:	movwcc	r0, #1
   171e4:	cmp	r0, #0
   171e8:	mla	r2, r6, sl, r2
   171ec:	str	r0, [sp, #20]
   171f0:	mvnne	r4, #0
   171f4:	cmp	r0, #0
   171f8:	mla	r2, r7, r5, r2
   171fc:	mov	r0, #0
   17200:	umull	lr, r3, r4, r5
   17204:	mvnne	r2, #0
   17208:	mla	r3, r4, sl, r3
   1720c:	mla	r6, r2, r5, r3
   17210:	subs	r3, ip, r4
   17214:	mov	r3, r1
   17218:	sbcs	r2, r1, r2
   1721c:	str	r3, [sp, #8]
   17220:	movwcc	r0, #1
   17224:	cmp	r0, #0
   17228:	str	r0, [sp, #16]
   1722c:	mov	r0, ip
   17230:	mvnne	lr, #0
   17234:	mvnne	r6, #0
   17238:	str	r0, [sp, #12]
   1723c:	subs	r2, ip, lr
   17240:	umull	r7, r4, lr, r5
   17244:	sbcs	r2, r1, r6
   17248:	mov	r2, #0
   1724c:	movwcc	r2, #1
   17250:	mla	r4, lr, sl, r4
   17254:	cmp	r2, #0
   17258:	mla	r6, r6, r5, r4
   1725c:	mov	r4, #0
   17260:	mvnne	r7, #0
   17264:	cmp	r2, #0
   17268:	umull	r1, ip, r7, r5
   1726c:	mvnne	r6, #0
   17270:	mla	ip, r7, sl, ip
   17274:	subs	r7, r0, r7
   17278:	sbcs	r7, r3, r6
   1727c:	mla	lr, r6, r5, ip
   17280:	mov	ip, #0
   17284:	movwcc	ip, #1
   17288:	cmp	ip, #0
   1728c:	mvnne	r1, #0
   17290:	mvnne	lr, #0
   17294:	subs	r7, r0, r1
   17298:	sbcs	r7, r3, lr
   1729c:	umull	r0, r7, r1, r5
   172a0:	movwcc	r4, #1
   172a4:	cmp	r4, #0
   172a8:	mla	r1, r1, sl, r7
   172ac:	mvnne	r0, #0
   172b0:	cmp	r4, #0
   172b4:	mla	r1, lr, r5, r1
   172b8:	umull	r6, r3, r0, r5
   172bc:	mvnne	r1, #0
   172c0:	mla	r3, r0, sl, r3
   172c4:	mla	r7, r1, r5, r3
   172c8:	ldr	r3, [sp, #12]
   172cc:	subs	r0, r3, r0
   172d0:	ldr	r0, [sp, #8]
   172d4:	ldr	r3, [sp, #16]
   172d8:	sbcs	r0, r0, r1
   172dc:	mov	r0, #0
   172e0:	movwcc	r0, #1
   172e4:	cmp	r0, #0
   172e8:	mov	r1, r0
   172ec:	ldr	r0, [sp, #20]
   172f0:	mvnne	r7, #0
   172f4:	mvnne	r6, #0
   172f8:	orr	r0, r0, r3
   172fc:	orr	r0, r0, r2
   17300:	orr	r0, r0, ip
   17304:	orr	r0, r0, r4
   17308:	orr	r3, r0, r1
   1730c:	b	17668 <ftello64@plt+0x6204>
   17310:	mvn	r0, #0
   17314:	mvn	r1, #0
   17318:	mov	r2, r5
   1731c:	mov	sl, r3
   17320:	bl	18fa0 <ftello64@plt+0x7b3c>
   17324:	umull	r3, r2, r6, r5
   17328:	mov	lr, r1
   1732c:	mov	r1, r0
   17330:	mla	r2, r6, sl, r2
   17334:	subs	r6, r0, r6
   17338:	mov	r0, #0
   1733c:	sbcs	r6, lr, r7
   17340:	mla	r2, r7, r5, r2
   17344:	movwcc	r0, #1
   17348:	cmp	r0, #0
   1734c:	str	r0, [sp, #20]
   17350:	mov	r0, r1
   17354:	mvnne	r3, #0
   17358:	mvnne	r2, #0
   1735c:	str	r0, [sp, #16]
   17360:	subs	r4, r1, r3
   17364:	umull	r7, ip, r3, r5
   17368:	sbcs	r4, lr, r2
   1736c:	mov	r4, #0
   17370:	movwcc	r4, #1
   17374:	mla	r3, r3, sl, ip
   17378:	mov	ip, #0
   1737c:	cmp	r4, #0
   17380:	mla	r2, r2, r5, r3
   17384:	mvnne	r7, #0
   17388:	cmp	r4, #0
   1738c:	umull	r1, r6, r7, r5
   17390:	mvnne	r2, #0
   17394:	mla	r6, r7, sl, r6
   17398:	mla	r3, r2, r5, r6
   1739c:	subs	r6, r0, r7
   173a0:	sbcs	r2, lr, r2
   173a4:	mov	r2, #0
   173a8:	movwcc	ip, #1
   173ac:	cmp	ip, #0
   173b0:	mvnne	r1, #0
   173b4:	mvnne	r3, #0
   173b8:	subs	r6, r0, r1
   173bc:	sbcs	r6, lr, r3
   173c0:	umull	r0, r6, r1, r5
   173c4:	movwcc	r2, #1
   173c8:	cmp	r2, #0
   173cc:	mvnne	r0, #0
   173d0:	cmp	r2, #0
   173d4:	str	r6, [sp, #12]
   173d8:	umull	r6, r7, r0, r5
   173dc:	mla	r7, r0, sl, r7
   173e0:	str	r7, [sp, #8]
   173e4:	ldr	r7, [sp, #12]
   173e8:	mla	r1, r1, sl, r7
   173ec:	mla	r1, r3, r5, r1
   173f0:	ldr	r3, [sp, #8]
   173f4:	mvnne	r1, #0
   173f8:	mla	r7, r1, r5, r3
   173fc:	ldr	r3, [sp, #16]
   17400:	subs	r0, r3, r0
   17404:	sbcs	r0, lr, r1
   17408:	mov	r0, #0
   1740c:	movwcc	r0, #1
   17410:	cmp	r0, #0
   17414:	mov	r1, r0
   17418:	ldr	r0, [sp, #20]
   1741c:	mvnne	r7, #0
   17420:	mvnne	r6, #0
   17424:	orr	r0, r0, r4
   17428:	orr	r0, r0, ip
   1742c:	orr	r0, r0, r2
   17430:	orr	r3, r0, r1
   17434:	b	17668 <ftello64@plt+0x6204>
   17438:	mvn	r0, #0
   1743c:	mvn	r1, #0
   17440:	mov	r2, r5
   17444:	mov	sl, r3
   17448:	bl	18fa0 <ftello64@plt+0x7b3c>
   1744c:	mov	lr, r0
   17450:	subs	r0, r0, r6
   17454:	mov	r2, #0
   17458:	mov	ip, r1
   1745c:	str	sl, [sp, #24]
   17460:	sbcs	r0, r1, r7
   17464:	umull	r3, r1, r6, r5
   17468:	str	lr, [sp, #4]
   1746c:	movwcc	r2, #1
   17470:	cmp	r2, #0
   17474:	mla	r6, r6, sl, r1
   17478:	mov	r1, #0
   1747c:	str	r2, [sp, #20]
   17480:	mvnne	r3, #0
   17484:	cmp	r2, #0
   17488:	mla	r7, r7, r5, r6
   1748c:	mov	r2, #0
   17490:	umull	r0, r4, r3, r5
   17494:	mvnne	r7, #0
   17498:	mla	r4, r3, sl, r4
   1749c:	subs	r3, lr, r3
   174a0:	sbcs	r3, ip, r7
   174a4:	mla	r4, r7, r5, r4
   174a8:	movwcc	r1, #1
   174ac:	cmp	r1, #0
   174b0:	str	r1, [sp, #16]
   174b4:	mvnne	r0, #0
   174b8:	mvnne	r4, #0
   174bc:	subs	r3, lr, r0
   174c0:	sbcs	r3, ip, r4
   174c4:	umull	r6, r3, r0, r5
   174c8:	movwcc	r2, #1
   174cc:	cmp	r2, #0
   174d0:	mla	r0, r0, sl, r3
   174d4:	str	r2, [sp, #12]
   174d8:	mvnne	r6, #0
   174dc:	cmp	r2, #0
   174e0:	mla	r0, r4, r5, r0
   174e4:	ldr	r4, [sp, #24]
   174e8:	umull	r1, r7, r6, r5
   174ec:	mvnne	r0, #0
   174f0:	subs	r3, lr, r6
   174f4:	mov	r3, ip
   174f8:	str	r3, [sp]
   174fc:	mla	r7, r6, sl, r7
   17500:	mla	r7, r0, r5, r7
   17504:	sbcs	r0, ip, r0
   17508:	mov	r0, #0
   1750c:	movwcc	r0, #1
   17510:	cmp	r0, #0
   17514:	str	r0, [sp, #8]
   17518:	mvnne	r1, #0
   1751c:	mvnne	r7, #0
   17520:	subs	r0, lr, r1
   17524:	sbcs	r0, ip, r7
   17528:	mov	ip, #0
   1752c:	umull	r6, r0, r1, r5
   17530:	movwcc	ip, #1
   17534:	cmp	ip, #0
   17538:	mla	r1, r1, r4, r0
   1753c:	mov	r0, lr
   17540:	mvnne	r6, #0
   17544:	cmp	ip, #0
   17548:	mla	r1, r7, r5, r1
   1754c:	umull	r2, sl, r6, r5
   17550:	mvnne	r1, #0
   17554:	mla	sl, r6, r4, sl
   17558:	subs	r6, lr, r6
   1755c:	mov	lr, #0
   17560:	mla	r7, r1, r5, sl
   17564:	sbcs	r1, r3, r1
   17568:	ldr	r1, [sp, #24]
   1756c:	movwcc	lr, #1
   17570:	cmp	lr, #0
   17574:	mvnne	r2, #0
   17578:	mvnne	r7, #0
   1757c:	subs	r6, r0, r2
   17580:	umull	r0, sl, r2, r5
   17584:	sbcs	r6, r3, r7
   17588:	mov	r3, #0
   1758c:	movwcc	r3, #1
   17590:	mla	r2, r2, r1, sl
   17594:	cmp	r3, #0
   17598:	mla	r2, r7, r5, r2
   1759c:	mvnne	r0, #0
   175a0:	cmp	r3, #0
   175a4:	umull	r6, r4, r0, r5
   175a8:	mvnne	r2, #0
   175ac:	mla	r4, r0, r1, r4
   175b0:	ldr	r1, [sp, #4]
   175b4:	mla	r7, r2, r5, r4
   175b8:	ldr	r5, [sp, #16]
   175bc:	subs	r0, r1, r0
   175c0:	ldr	r0, [sp]
   175c4:	sbcs	r0, r0, r2
   175c8:	mov	r0, #0
   175cc:	movwcc	r0, #1
   175d0:	cmp	r0, #0
   175d4:	mov	r2, r0
   175d8:	ldr	r0, [sp, #20]
   175dc:	mvnne	r7, #0
   175e0:	mvnne	r6, #0
   175e4:	orr	r0, r0, r5
   175e8:	ldr	r5, [sp, #12]
   175ec:	orr	r0, r0, r5
   175f0:	ldr	r5, [sp, #8]
   175f4:	orr	r0, r0, r5
   175f8:	orr	r0, r0, ip
   175fc:	orr	r0, r0, lr
   17600:	orr	r0, r0, r3
   17604:	orr	r0, r0, r2
   17608:	and	r3, r0, #1
   1760c:	b	17668 <ftello64@plt+0x6204>
   17610:	mov	r1, #0
   17614:	lsl	r2, r7, #9
   17618:	lsl	r0, r6, #9
   1761c:	lsr	r3, r7, #23
   17620:	cmp	r1, r7, lsr #23
   17624:	orr	r2, r2, r6, lsr #23
   17628:	mvnne	r0, #0
   1762c:	movwne	r3, #1
   17630:	cmp	r1, r7, lsr #23
   17634:	mvnne	r2, #0
   17638:	mov	r6, r0
   1763c:	mov	r7, r2
   17640:	b	17668 <ftello64@plt+0x6204>
   17644:	lsl	r1, r7, #1
   17648:	cmp	r7, #0
   1764c:	lsl	r0, r6, #1
   17650:	lsr	r3, r7, #31
   17654:	orr	r1, r1, r6, lsr #31
   17658:	mvnmi	r0, #0
   1765c:	mvnmi	r1, #0
   17660:	mov	r6, r0
   17664:	mov	r7, r1
   17668:	ldr	r1, [sp, #32]
   1766c:	ldr	r2, [sp, #28]
   17670:	orr	r8, r3, r8
   17674:	add	r0, r1, r2
   17678:	str	r0, [r9]
   1767c:	ldrb	r0, [r1, r2]
   17680:	cmp	r0, #0
   17684:	orrne	r8, r8, #2
   17688:	ldr	r0, [sp, #36]	; 0x24
   1768c:	strd	r6, [r0]
   17690:	mov	r0, r8
   17694:	sub	sp, fp, #28
   17698:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1769c:	movw	r0, #40206	; 0x9d0e
   176a0:	movw	r1, #40244	; 0x9d34
   176a4:	movw	r3, #40260	; 0x9d44
   176a8:	mov	r2, #85	; 0x55
   176ac:	movt	r0, #1
   176b0:	movt	r1, #1
   176b4:	movt	r3, #1
   176b8:	bl	11458 <__assert_fail@plt>
   176bc:	clz	r2, r1
   176c0:	clz	r3, r0
   176c4:	lsr	r2, r2, #5
   176c8:	lsr	r3, r3, #5
   176cc:	orrs	r2, r3, r2
   176d0:	movwne	r1, #1
   176d4:	movwne	r0, #1
   176d8:	cmp	r1, #0
   176dc:	beq	1770c <ftello64@plt+0x62a8>
   176e0:	mvn	r2, #-2147483648	; 0x80000000
   176e4:	udiv	r2, r2, r1
   176e8:	cmp	r2, r0
   176ec:	bcs	1770c <ftello64@plt+0x62a8>
   176f0:	push	{fp, lr}
   176f4:	mov	fp, sp
   176f8:	bl	11350 <__errno_location@plt>
   176fc:	mov	r1, #12
   17700:	str	r1, [r0]
   17704:	mov	r0, #0
   17708:	pop	{fp, pc}
   1770c:	b	11170 <calloc@plt>
   17710:	cmp	r0, #0
   17714:	movweq	r0, #1
   17718:	cmn	r0, #1
   1771c:	ble	17724 <ftello64@plt+0x62c0>
   17720:	b	112cc <malloc@plt>
   17724:	push	{fp, lr}
   17728:	mov	fp, sp
   1772c:	bl	11350 <__errno_location@plt>
   17730:	mov	r1, #12
   17734:	str	r1, [r0]
   17738:	mov	r0, #0
   1773c:	pop	{fp, pc}
   17740:	push	{fp, lr}
   17744:	mov	fp, sp
   17748:	cmp	r0, #0
   1774c:	beq	17768 <ftello64@plt+0x6304>
   17750:	cmp	r1, #0
   17754:	beq	17774 <ftello64@plt+0x6310>
   17758:	cmn	r1, #1
   1775c:	ble	17780 <ftello64@plt+0x631c>
   17760:	pop	{fp, lr}
   17764:	b	11230 <realloc@plt>
   17768:	mov	r0, r1
   1776c:	pop	{fp, lr}
   17770:	b	17710 <ftello64@plt+0x62ac>
   17774:	bl	178c8 <ftello64@plt+0x6464>
   17778:	mov	r0, #0
   1777c:	pop	{fp, pc}
   17780:	bl	11350 <__errno_location@plt>
   17784:	mov	r1, #12
   17788:	str	r1, [r0]
   1778c:	mov	r0, #0
   17790:	pop	{fp, pc}
   17794:	push	{r4, r5, r6, sl, fp, lr}
   17798:	add	fp, sp, #16
   1779c:	mov	r4, r0
   177a0:	bl	1129c <__fpending@plt>
   177a4:	ldr	r6, [r4]
   177a8:	mov	r5, r0
   177ac:	mov	r0, r4
   177b0:	bl	1273c <ftello64@plt+0x12d8>
   177b4:	tst	r6, #32
   177b8:	bne	177f0 <ftello64@plt+0x638c>
   177bc:	cmp	r0, #0
   177c0:	mov	r4, r0
   177c4:	mvnne	r4, #0
   177c8:	cmp	r5, #0
   177cc:	bne	177fc <ftello64@plt+0x6398>
   177d0:	cmp	r0, #0
   177d4:	beq	177fc <ftello64@plt+0x6398>
   177d8:	bl	11350 <__errno_location@plt>
   177dc:	ldr	r0, [r0]
   177e0:	subs	r4, r0, #9
   177e4:	mvnne	r4, #0
   177e8:	mov	r0, r4
   177ec:	pop	{r4, r5, r6, sl, fp, pc}
   177f0:	mvn	r4, #0
   177f4:	cmp	r0, #0
   177f8:	beq	17804 <ftello64@plt+0x63a0>
   177fc:	mov	r0, r4
   17800:	pop	{r4, r5, r6, sl, fp, pc}
   17804:	bl	11350 <__errno_location@plt>
   17808:	mov	r1, #0
   1780c:	str	r1, [r0]
   17810:	mov	r0, r4
   17814:	pop	{r4, r5, r6, sl, fp, pc}
   17818:	push	{r4, r5, r6, r7, fp, lr}
   1781c:	add	fp, sp, #16
   17820:	mov	r5, r1
   17824:	bl	11404 <fopen64@plt>
   17828:	mov	r4, #0
   1782c:	cmp	r0, #0
   17830:	beq	17898 <ftello64@plt+0x6434>
   17834:	mov	r6, r0
   17838:	bl	1138c <fileno@plt>
   1783c:	cmp	r0, #2
   17840:	bhi	178a0 <ftello64@plt+0x643c>
   17844:	bl	18ca8 <ftello64@plt+0x7844>
   17848:	cmn	r0, #1
   1784c:	ble	178a8 <ftello64@plt+0x6444>
   17850:	mov	r7, r0
   17854:	mov	r0, r6
   17858:	bl	1273c <ftello64@plt+0x12d8>
   1785c:	cmp	r0, #0
   17860:	bne	1787c <ftello64@plt+0x6418>
   17864:	mov	r0, r7
   17868:	mov	r1, r5
   1786c:	bl	11164 <fdopen@plt>
   17870:	mov	r4, r0
   17874:	cmp	r0, #0
   17878:	bne	17898 <ftello64@plt+0x6434>
   1787c:	bl	11350 <__errno_location@plt>
   17880:	ldr	r5, [r0]
   17884:	mov	r4, r0
   17888:	mov	r0, r7
   1788c:	bl	1144c <close@plt>
   17890:	str	r5, [r4]
   17894:	mov	r4, #0
   17898:	mov	r0, r4
   1789c:	pop	{r4, r5, r6, r7, fp, pc}
   178a0:	mov	r0, r6
   178a4:	pop	{r4, r5, r6, r7, fp, pc}
   178a8:	bl	11350 <__errno_location@plt>
   178ac:	ldr	r7, [r0]
   178b0:	mov	r5, r0
   178b4:	mov	r0, r6
   178b8:	bl	1273c <ftello64@plt+0x12d8>
   178bc:	mov	r0, r4
   178c0:	str	r7, [r5]
   178c4:	pop	{r4, r5, r6, r7, fp, pc}
   178c8:	push	{r4, r5, r6, sl, fp, lr}
   178cc:	add	fp, sp, #16
   178d0:	mov	r4, r0
   178d4:	bl	11350 <__errno_location@plt>
   178d8:	ldr	r6, [r0]
   178dc:	mov	r5, r0
   178e0:	mov	r0, r4
   178e4:	bl	111b8 <free@plt>
   178e8:	str	r6, [r5]
   178ec:	pop	{r4, r5, r6, sl, fp, pc}
   178f0:	ldr	r0, [r0, #8]
   178f4:	bx	lr
   178f8:	ldr	r0, [r0, #12]
   178fc:	bx	lr
   17900:	ldr	r0, [r0, #16]
   17904:	bx	lr
   17908:	ldm	r0, {r2, ip}
   1790c:	mov	r0, #0
   17910:	cmp	r2, ip
   17914:	bxcs	lr
   17918:	mov	r0, #0
   1791c:	b	1792c <ftello64@plt+0x64c8>
   17920:	add	r2, r2, #8
   17924:	cmp	r2, ip
   17928:	bcs	1795c <ftello64@plt+0x64f8>
   1792c:	ldr	r1, [r2]
   17930:	cmp	r1, #0
   17934:	beq	17920 <ftello64@plt+0x64bc>
   17938:	mov	r3, #0
   1793c:	mov	r1, r2
   17940:	ldr	r1, [r1, #4]
   17944:	add	r3, r3, #1
   17948:	cmp	r1, #0
   1794c:	bne	17940 <ftello64@plt+0x64dc>
   17950:	cmp	r3, r0
   17954:	movhi	r0, r3
   17958:	b	17920 <ftello64@plt+0x64bc>
   1795c:	bx	lr
   17960:	push	{fp, lr}
   17964:	mov	fp, sp
   17968:	ldm	r0, {r3, ip}
   1796c:	mov	lr, #0
   17970:	mov	r1, #0
   17974:	cmp	r3, ip
   17978:	bcs	179bc <ftello64@plt+0x6558>
   1797c:	mov	r1, #0
   17980:	mov	lr, #0
   17984:	b	17994 <ftello64@plt+0x6530>
   17988:	add	r3, r3, #8
   1798c:	cmp	r3, ip
   17990:	bcs	179bc <ftello64@plt+0x6558>
   17994:	ldr	r2, [r3]
   17998:	cmp	r2, #0
   1799c:	beq	17988 <ftello64@plt+0x6524>
   179a0:	mov	r2, r3
   179a4:	ldr	r2, [r2, #4]
   179a8:	add	r1, r1, #1
   179ac:	cmp	r2, #0
   179b0:	bne	179a4 <ftello64@plt+0x6540>
   179b4:	add	lr, lr, #1
   179b8:	b	17988 <ftello64@plt+0x6524>
   179bc:	ldr	r2, [r0, #12]
   179c0:	cmp	lr, r2
   179c4:	bne	179dc <ftello64@plt+0x6578>
   179c8:	ldr	r2, [r0, #16]
   179cc:	mov	r0, #1
   179d0:	cmp	r1, r2
   179d4:	movne	r0, #0
   179d8:	pop	{fp, pc}
   179dc:	mov	r0, #0
   179e0:	pop	{fp, pc}
   179e4:	nop	{0}
   179e8:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   179ec:	add	fp, sp, #24
   179f0:	sub	sp, sp, #8
   179f4:	ldr	r6, [r0]
   179f8:	ldmib	r0, {r2, r7, r8}
   179fc:	ldr	r3, [r0, #16]
   17a00:	mov	r4, r1
   17a04:	mov	r5, #0
   17a08:	cmp	r6, r2
   17a0c:	bcs	17a54 <ftello64@plt+0x65f0>
   17a10:	mov	r5, #0
   17a14:	b	17a24 <ftello64@plt+0x65c0>
   17a18:	add	r6, r6, #8
   17a1c:	cmp	r6, r2
   17a20:	bcs	17a54 <ftello64@plt+0x65f0>
   17a24:	ldr	r0, [r6]
   17a28:	cmp	r0, #0
   17a2c:	beq	17a18 <ftello64@plt+0x65b4>
   17a30:	mov	r0, #0
   17a34:	mov	r1, r6
   17a38:	ldr	r1, [r1, #4]
   17a3c:	add	r0, r0, #1
   17a40:	cmp	r1, #0
   17a44:	bne	17a38 <ftello64@plt+0x65d4>
   17a48:	cmp	r0, r5
   17a4c:	movhi	r5, r0
   17a50:	b	17a18 <ftello64@plt+0x65b4>
   17a54:	movw	r2, #40339	; 0x9d93
   17a58:	mov	r0, r4
   17a5c:	mov	r1, #1
   17a60:	movt	r2, #1
   17a64:	bl	11398 <__fprintf_chk@plt>
   17a68:	movw	r2, #40363	; 0x9dab
   17a6c:	mov	r0, r4
   17a70:	mov	r1, #1
   17a74:	mov	r3, r7
   17a78:	movt	r2, #1
   17a7c:	bl	11398 <__fprintf_chk@plt>
   17a80:	vmov	s0, r8
   17a84:	vldr	d16, [pc, #76]	; 17ad8 <ftello64@plt+0x6674>
   17a88:	movw	r2, #40387	; 0x9dc3
   17a8c:	mov	r0, r4
   17a90:	mov	r1, #1
   17a94:	mov	r3, r8
   17a98:	movt	r2, #1
   17a9c:	vcvt.f64.u32	d17, s0
   17aa0:	vmov	s0, r7
   17aa4:	vcvt.f64.u32	d18, s0
   17aa8:	vmul.f64	d16, d17, d16
   17aac:	vdiv.f64	d16, d16, d18
   17ab0:	vstr	d16, [sp]
   17ab4:	bl	11398 <__fprintf_chk@plt>
   17ab8:	movw	r2, #40420	; 0x9de4
   17abc:	mov	r0, r4
   17ac0:	mov	r1, #1
   17ac4:	mov	r3, r5
   17ac8:	movt	r2, #1
   17acc:	sub	sp, fp, #24
   17ad0:	pop	{r4, r5, r6, r7, r8, sl, fp, lr}
   17ad4:	b	11398 <__fprintf_chk@plt>
   17ad8:	andeq	r0, r0, r0
   17adc:	subsmi	r0, r9, r0
   17ae0:	push	{r4, r5, r6, r7, fp, lr}
   17ae4:	add	fp, sp, #16
   17ae8:	mov	r4, r1
   17aec:	ldr	r1, [r0, #8]
   17af0:	ldr	r2, [r0, #24]
   17af4:	mov	r5, r0
   17af8:	mov	r0, r4
   17afc:	blx	r2
   17b00:	ldr	r1, [r5, #8]
   17b04:	cmp	r0, r1
   17b08:	bcs	17b70 <ftello64@plt+0x670c>
   17b0c:	ldr	r7, [r5]
   17b10:	mov	r6, #0
   17b14:	ldr	r1, [r7, r0, lsl #3]!
   17b18:	cmp	r1, #0
   17b1c:	cmpne	r7, #0
   17b20:	bne	17b50 <ftello64@plt+0x66ec>
   17b24:	mov	r0, r6
   17b28:	pop	{r4, r5, r6, r7, fp, pc}
   17b2c:	ldr	r2, [r5, #28]
   17b30:	mov	r0, r4
   17b34:	blx	r2
   17b38:	cmp	r0, #0
   17b3c:	bne	17b64 <ftello64@plt+0x6700>
   17b40:	ldr	r7, [r7, #4]
   17b44:	cmp	r7, #0
   17b48:	beq	17b24 <ftello64@plt+0x66c0>
   17b4c:	ldr	r1, [r7]
   17b50:	cmp	r1, r4
   17b54:	bne	17b2c <ftello64@plt+0x66c8>
   17b58:	mov	r6, r4
   17b5c:	mov	r0, r6
   17b60:	pop	{r4, r5, r6, r7, fp, pc}
   17b64:	ldr	r6, [r7]
   17b68:	mov	r0, r6
   17b6c:	pop	{r4, r5, r6, r7, fp, pc}
   17b70:	bl	11440 <abort@plt>
   17b74:	push	{fp, lr}
   17b78:	mov	fp, sp
   17b7c:	ldr	r1, [r0, #16]
   17b80:	cmp	r1, #0
   17b84:	beq	17ba4 <ftello64@plt+0x6740>
   17b88:	ldm	r0, {r1, r2}
   17b8c:	cmp	r1, r2
   17b90:	bcs	17bac <ftello64@plt+0x6748>
   17b94:	ldr	r0, [r1], #8
   17b98:	cmp	r0, #0
   17b9c:	beq	17b8c <ftello64@plt+0x6728>
   17ba0:	pop	{fp, pc}
   17ba4:	mov	r0, #0
   17ba8:	pop	{fp, pc}
   17bac:	bl	11440 <abort@plt>
   17bb0:	push	{r4, r5, fp, lr}
   17bb4:	add	fp, sp, #8
   17bb8:	mov	r5, r1
   17bbc:	ldr	r1, [r0, #8]
   17bc0:	ldr	r2, [r0, #24]
   17bc4:	mov	r4, r0
   17bc8:	mov	r0, r5
   17bcc:	blx	r2
   17bd0:	ldr	r1, [r4, #8]
   17bd4:	cmp	r0, r1
   17bd8:	bcs	17c3c <ftello64@plt+0x67d8>
   17bdc:	ldr	r1, [r4]
   17be0:	add	r2, r1, r0, lsl #3
   17be4:	ldr	r3, [r2]
   17be8:	ldr	r2, [r2, #4]
   17bec:	cmp	r3, r5
   17bf0:	beq	17c00 <ftello64@plt+0x679c>
   17bf4:	cmp	r2, #0
   17bf8:	bne	17be4 <ftello64@plt+0x6780>
   17bfc:	b	17c10 <ftello64@plt+0x67ac>
   17c00:	cmp	r2, #0
   17c04:	beq	17c10 <ftello64@plt+0x67ac>
   17c08:	ldr	r0, [r2]
   17c0c:	pop	{r4, r5, fp, pc}
   17c10:	ldr	r2, [r4, #4]
   17c14:	add	r0, r1, r0, lsl #3
   17c18:	add	r1, r0, #8
   17c1c:	cmp	r1, r2
   17c20:	bcs	17c34 <ftello64@plt+0x67d0>
   17c24:	ldr	r0, [r1], #8
   17c28:	cmp	r0, #0
   17c2c:	beq	17c1c <ftello64@plt+0x67b8>
   17c30:	pop	{r4, r5, fp, pc}
   17c34:	mov	r0, #0
   17c38:	pop	{r4, r5, fp, pc}
   17c3c:	bl	11440 <abort@plt>
   17c40:	push	{r4, r5, fp, lr}
   17c44:	add	fp, sp, #8
   17c48:	ldm	r0, {r5, lr}
   17c4c:	mov	ip, r0
   17c50:	mov	r0, #0
   17c54:	cmp	r5, lr
   17c58:	popcs	{r4, r5, fp, pc}
   17c5c:	mov	r0, #0
   17c60:	b	17c74 <ftello64@plt+0x6810>
   17c64:	ldr	lr, [ip, #4]
   17c68:	add	r5, r5, #8
   17c6c:	cmp	r5, lr
   17c70:	bcs	17cac <ftello64@plt+0x6848>
   17c74:	ldr	r3, [r5]
   17c78:	cmp	r3, #0
   17c7c:	cmpne	r5, #0
   17c80:	beq	17c68 <ftello64@plt+0x6804>
   17c84:	mov	r3, r5
   17c88:	cmp	r0, r2
   17c8c:	bcs	17cac <ftello64@plt+0x6848>
   17c90:	ldr	r4, [r3]
   17c94:	str	r4, [r1, r0, lsl #2]
   17c98:	add	r0, r0, #1
   17c9c:	ldr	r3, [r3, #4]
   17ca0:	cmp	r3, #0
   17ca4:	bne	17c88 <ftello64@plt+0x6824>
   17ca8:	b	17c64 <ftello64@plt+0x6800>
   17cac:	pop	{r4, r5, fp, pc}
   17cb0:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   17cb4:	add	fp, sp, #24
   17cb8:	mov	r5, r1
   17cbc:	ldr	r4, [r0]
   17cc0:	ldr	r1, [r0, #4]
   17cc4:	mov	r6, #0
   17cc8:	cmp	r4, r1
   17ccc:	bcs	17d38 <ftello64@plt+0x68d4>
   17cd0:	mov	r9, r2
   17cd4:	mov	r8, r0
   17cd8:	mov	r6, #0
   17cdc:	b	17cf0 <ftello64@plt+0x688c>
   17ce0:	ldr	r1, [r8, #4]
   17ce4:	add	r4, r4, #8
   17ce8:	cmp	r4, r1
   17cec:	bcs	17d38 <ftello64@plt+0x68d4>
   17cf0:	ldr	r0, [r4]
   17cf4:	cmp	r0, #0
   17cf8:	cmpne	r4, #0
   17cfc:	beq	17ce4 <ftello64@plt+0x6880>
   17d00:	mov	r1, r9
   17d04:	blx	r5
   17d08:	cmp	r0, #0
   17d0c:	beq	17d38 <ftello64@plt+0x68d4>
   17d10:	mov	r7, r4
   17d14:	ldr	r7, [r7, #4]
   17d18:	add	r6, r6, #1
   17d1c:	cmp	r7, #0
   17d20:	beq	17ce0 <ftello64@plt+0x687c>
   17d24:	ldr	r0, [r7]
   17d28:	mov	r1, r9
   17d2c:	blx	r5
   17d30:	cmp	r0, #0
   17d34:	bne	17d14 <ftello64@plt+0x68b0>
   17d38:	mov	r0, r6
   17d3c:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   17d40:	ldrb	r2, [r0]
   17d44:	cmp	r2, #0
   17d48:	moveq	r0, #0
   17d4c:	bxeq	lr
   17d50:	add	r3, r0, #1
   17d54:	mov	r0, #0
   17d58:	rsb	r0, r0, r0, lsl #5
   17d5c:	uxtab	r0, r0, r2
   17d60:	udiv	r2, r0, r1
   17d64:	mls	r0, r2, r1, r0
   17d68:	ldrb	r2, [r3], #1
   17d6c:	cmp	r2, #0
   17d70:	bne	17d58 <ftello64@plt+0x68f4>
   17d74:	bx	lr
   17d78:	movw	r1, #40448	; 0x9e00
   17d7c:	movt	r1, #1
   17d80:	vld1.32	{d16-d17}, [r1]!
   17d84:	ldr	r1, [r1]
   17d88:	vst1.32	{d16-d17}, [r0]!
   17d8c:	str	r1, [r0]
   17d90:	bx	lr
   17d94:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   17d98:	add	fp, sp, #24
   17d9c:	movw	r9, #32700	; 0x7fbc
   17da0:	cmp	r3, #0
   17da4:	movw	r5, #32680	; 0x7fa8
   17da8:	mov	r6, r0
   17dac:	mov	r0, #40	; 0x28
   17db0:	mov	r7, r1
   17db4:	movt	r9, #1
   17db8:	movne	r9, r3
   17dbc:	cmp	r2, #0
   17dc0:	movt	r5, #1
   17dc4:	movne	r5, r2
   17dc8:	bl	17710 <ftello64@plt+0x62ac>
   17dcc:	mov	r8, #0
   17dd0:	cmp	r0, #0
   17dd4:	beq	17f90 <ftello64@plt+0x6b2c>
   17dd8:	mov	r4, r0
   17ddc:	movw	r0, #40448	; 0x9e00
   17de0:	cmp	r7, #0
   17de4:	movt	r0, #1
   17de8:	moveq	r7, r0
   17dec:	cmp	r7, r0
   17df0:	str	r7, [r4, #20]
   17df4:	beq	17e70 <ftello64@plt+0x6a0c>
   17df8:	vldr	s2, [pc, #408]	; 17f98 <ftello64@plt+0x6b34>
   17dfc:	vldr	s0, [r7, #8]
   17e00:	vcmpe.f32	s0, s2
   17e04:	vmrs	APSR_nzcv, fpscr
   17e08:	ble	17f1c <ftello64@plt+0x6ab8>
   17e0c:	vldr	s4, [pc, #392]	; 17f9c <ftello64@plt+0x6b38>
   17e10:	vcmpe.f32	s0, s4
   17e14:	vmrs	APSR_nzcv, fpscr
   17e18:	bpl	17f1c <ftello64@plt+0x6ab8>
   17e1c:	vldr	s4, [pc, #380]	; 17fa0 <ftello64@plt+0x6b3c>
   17e20:	vldr	s6, [r7, #12]
   17e24:	vcmpe.f32	s6, s4
   17e28:	vmrs	APSR_nzcv, fpscr
   17e2c:	ble	17f1c <ftello64@plt+0x6ab8>
   17e30:	vldr	s4, [r7]
   17e34:	vcmpe.f32	s4, #0.0
   17e38:	vmrs	APSR_nzcv, fpscr
   17e3c:	blt	17f1c <ftello64@plt+0x6ab8>
   17e40:	vadd.f32	s2, s4, s2
   17e44:	vcmpe.f32	s2, s0
   17e48:	vmrs	APSR_nzcv, fpscr
   17e4c:	bpl	17f1c <ftello64@plt+0x6ab8>
   17e50:	vldr	s0, [r7, #4]
   17e54:	vmov.f32	s4, #112	; 0x3f800000  1.0
   17e58:	vcmpe.f32	s0, s4
   17e5c:	vmrs	APSR_nzcv, fpscr
   17e60:	bhi	17f1c <ftello64@plt+0x6ab8>
   17e64:	vcmpe.f32	s2, s0
   17e68:	vmrs	APSR_nzcv, fpscr
   17e6c:	bpl	17f1c <ftello64@plt+0x6ab8>
   17e70:	ldrb	r0, [r7, #16]
   17e74:	cmp	r0, #0
   17e78:	bne	17ea4 <ftello64@plt+0x6a40>
   17e7c:	vmov	s2, r6
   17e80:	vldr	s0, [r7, #8]
   17e84:	vldr	s4, [pc, #280]	; 17fa4 <ftello64@plt+0x6b40>
   17e88:	vcvt.f32.u32	s2, s2
   17e8c:	vdiv.f32	s2, s2, s0
   17e90:	vcvt.u32.f32	s0, s2
   17e94:	vcmpe.f32	s2, s4
   17e98:	vmrs	APSR_nzcv, fpscr
   17e9c:	bge	17f2c <ftello64@plt+0x6ac8>
   17ea0:	vmov	r6, s0
   17ea4:	cmp	r6, #10
   17ea8:	movls	r6, #10
   17eac:	orr	r0, r6, #1
   17eb0:	cmn	r0, #1
   17eb4:	beq	17f2c <ftello64@plt+0x6ac8>
   17eb8:	ldr	r6, [fp, #8]
   17ebc:	mov	r1, #3
   17ec0:	cmp	r0, #10
   17ec4:	bcc	17efc <ftello64@plt+0x6a98>
   17ec8:	mov	r1, #3
   17ecc:	mov	r3, #9
   17ed0:	mov	r2, #12
   17ed4:	udiv	r7, r0, r1
   17ed8:	mls	r7, r7, r1, r0
   17edc:	cmp	r7, #0
   17ee0:	beq	17efc <ftello64@plt+0x6a98>
   17ee4:	add	r3, r3, r2
   17ee8:	add	r2, r2, #8
   17eec:	add	r1, r1, #2
   17ef0:	add	r3, r3, #4
   17ef4:	cmp	r3, r0
   17ef8:	bcc	17ed4 <ftello64@plt+0x6a70>
   17efc:	udiv	r2, r0, r1
   17f00:	mls	r1, r2, r1, r0
   17f04:	cmp	r1, #0
   17f08:	bne	17f24 <ftello64@plt+0x6ac0>
   17f0c:	add	r0, r0, #2
   17f10:	cmn	r0, #1
   17f14:	bne	17ebc <ftello64@plt+0x6a58>
   17f18:	b	17f2c <ftello64@plt+0x6ac8>
   17f1c:	str	r0, [r4, #20]
   17f20:	b	17f34 <ftello64@plt+0x6ad0>
   17f24:	cmp	r0, #536870912	; 0x20000000
   17f28:	bcc	17f44 <ftello64@plt+0x6ae0>
   17f2c:	mov	r0, #0
   17f30:	str	r0, [r4, #8]
   17f34:	mov	r0, r4
   17f38:	bl	178c8 <ftello64@plt+0x6464>
   17f3c:	mov	r0, r8
   17f40:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   17f44:	cmp	r0, #0
   17f48:	str	r0, [r4, #8]
   17f4c:	beq	17f34 <ftello64@plt+0x6ad0>
   17f50:	mov	r1, #8
   17f54:	bl	176bc <ftello64@plt+0x6258>
   17f58:	cmp	r0, #0
   17f5c:	str	r0, [r4]
   17f60:	beq	17f34 <ftello64@plt+0x6ad0>
   17f64:	mov	r1, #0
   17f68:	str	r5, [r4, #24]
   17f6c:	str	r9, [r4, #28]
   17f70:	str	r6, [r4, #32]
   17f74:	mov	r8, r4
   17f78:	str	r1, [r4, #36]	; 0x24
   17f7c:	str	r1, [r4, #12]
   17f80:	str	r1, [r4, #16]
   17f84:	ldr	r1, [r4, #8]
   17f88:	add	r0, r0, r1, lsl #3
   17f8c:	str	r0, [r4, #4]
   17f90:	mov	r0, r8
   17f94:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   17f98:	stclcc	12, cr12, [ip, #820]	; 0x334
   17f9c:	svccc	0x00666666
   17fa0:	svccc	0x008ccccd
   17fa4:	svcmi	0x00800000
   17fa8:	ror	r2, r0, #3
   17fac:	udiv	r2, r2, r1
   17fb0:	mul	r1, r2, r1
   17fb4:	rsb	r0, r1, r0, ror #3
   17fb8:	bx	lr
   17fbc:	sub	r0, r0, r1
   17fc0:	clz	r0, r0
   17fc4:	lsr	r0, r0, #5
   17fc8:	bx	lr
   17fcc:	push	{r4, r5, r6, r7, fp, lr}
   17fd0:	add	fp, sp, #16
   17fd4:	mov	r4, r0
   17fd8:	ldr	r5, [r0]
   17fdc:	ldr	r0, [r0, #4]
   17fe0:	cmp	r5, r0
   17fe4:	bcs	18088 <ftello64@plt+0x6c24>
   17fe8:	mov	r6, #0
   17fec:	b	18008 <ftello64@plt+0x6ba4>
   17ff0:	str	r6, [r5]
   17ff4:	str	r6, [r5, #4]
   17ff8:	ldr	r0, [r4, #4]
   17ffc:	add	r5, r5, #8
   18000:	cmp	r5, r0
   18004:	bcs	18088 <ftello64@plt+0x6c24>
   18008:	ldr	r1, [r5]
   1800c:	cmp	r1, #0
   18010:	beq	17ffc <ftello64@plt+0x6b98>
   18014:	ldr	r1, [r4, #32]
   18018:	ldr	r7, [r5, #4]
   1801c:	cmp	r1, #0
   18020:	mov	r0, r1
   18024:	movwne	r0, #1
   18028:	cmp	r7, #0
   1802c:	bne	18070 <ftello64@plt+0x6c0c>
   18030:	cmp	r0, #0
   18034:	beq	17ff0 <ftello64@plt+0x6b8c>
   18038:	ldr	r0, [r5]
   1803c:	blx	r1
   18040:	b	17ff0 <ftello64@plt+0x6b8c>
   18044:	str	r6, [r7]
   18048:	cmp	r1, #0
   1804c:	ldr	r2, [r7, #4]
   18050:	ldr	r0, [r4, #36]	; 0x24
   18054:	str	r0, [r7, #4]
   18058:	mov	r0, r1
   1805c:	str	r7, [r4, #36]	; 0x24
   18060:	movwne	r0, #1
   18064:	cmp	r2, #0
   18068:	mov	r7, r2
   1806c:	beq	18030 <ftello64@plt+0x6bcc>
   18070:	tst	r0, #1
   18074:	beq	18044 <ftello64@plt+0x6be0>
   18078:	ldr	r0, [r7]
   1807c:	blx	r1
   18080:	ldr	r1, [r4, #32]
   18084:	b	18044 <ftello64@plt+0x6be0>
   18088:	mov	r0, #0
   1808c:	str	r0, [r4, #12]
   18090:	str	r0, [r4, #16]
   18094:	pop	{r4, r5, r6, r7, fp, pc}
   18098:	push	{r4, r5, r6, sl, fp, lr}
   1809c:	add	fp, sp, #16
   180a0:	mov	r4, r0
   180a4:	ldr	r0, [r0, #32]
   180a8:	cmp	r0, #0
   180ac:	beq	18120 <ftello64@plt+0x6cbc>
   180b0:	ldr	r0, [r4, #16]
   180b4:	cmp	r0, #0
   180b8:	beq	18120 <ftello64@plt+0x6cbc>
   180bc:	ldr	r5, [r4]
   180c0:	ldr	r1, [r4, #4]
   180c4:	cmp	r5, r1
   180c8:	bcc	180e0 <ftello64@plt+0x6c7c>
   180cc:	b	18120 <ftello64@plt+0x6cbc>
   180d0:	ldr	r1, [r4, #4]
   180d4:	add	r5, r5, #8
   180d8:	cmp	r5, r1
   180dc:	bcs	18120 <ftello64@plt+0x6cbc>
   180e0:	ldr	r0, [r5]
   180e4:	cmp	r0, #0
   180e8:	cmpne	r5, #0
   180ec:	beq	180d4 <ftello64@plt+0x6c70>
   180f0:	ldr	r1, [r4, #32]
   180f4:	blx	r1
   180f8:	ldr	r6, [r5, #4]
   180fc:	cmp	r6, #0
   18100:	beq	180d0 <ftello64@plt+0x6c6c>
   18104:	ldr	r1, [r4, #32]
   18108:	ldr	r0, [r6]
   1810c:	blx	r1
   18110:	ldr	r6, [r6, #4]
   18114:	cmp	r6, #0
   18118:	bne	18104 <ftello64@plt+0x6ca0>
   1811c:	b	180d0 <ftello64@plt+0x6c6c>
   18120:	ldr	r5, [r4]
   18124:	ldr	r1, [r4, #4]
   18128:	cmp	r5, r1
   1812c:	bcc	18140 <ftello64@plt+0x6cdc>
   18130:	b	18168 <ftello64@plt+0x6d04>
   18134:	add	r5, r5, #8
   18138:	cmp	r5, r1
   1813c:	bcs	18168 <ftello64@plt+0x6d04>
   18140:	ldr	r0, [r5, #4]
   18144:	cmp	r0, #0
   18148:	beq	18134 <ftello64@plt+0x6cd0>
   1814c:	ldr	r6, [r0, #4]
   18150:	bl	178c8 <ftello64@plt+0x6464>
   18154:	cmp	r6, #0
   18158:	mov	r0, r6
   1815c:	bne	1814c <ftello64@plt+0x6ce8>
   18160:	ldr	r1, [r4, #4]
   18164:	b	18134 <ftello64@plt+0x6cd0>
   18168:	ldr	r0, [r4, #36]	; 0x24
   1816c:	cmp	r0, #0
   18170:	beq	18188 <ftello64@plt+0x6d24>
   18174:	ldr	r5, [r0, #4]
   18178:	bl	178c8 <ftello64@plt+0x6464>
   1817c:	cmp	r5, #0
   18180:	mov	r0, r5
   18184:	bne	18174 <ftello64@plt+0x6d10>
   18188:	ldr	r0, [r4]
   1818c:	bl	178c8 <ftello64@plt+0x6464>
   18190:	mov	r0, r4
   18194:	pop	{r4, r5, r6, sl, fp, lr}
   18198:	b	178c8 <ftello64@plt+0x6464>
   1819c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   181a0:	add	fp, sp, #28
   181a4:	sub	sp, sp, #44	; 0x2c
   181a8:	mov	r7, r0
   181ac:	mov	r4, r0
   181b0:	ldr	r0, [r7, #20]!
   181b4:	ldrb	r2, [r0, #16]
   181b8:	cmp	r2, #0
   181bc:	bne	181ec <ftello64@plt+0x6d88>
   181c0:	vmov	s2, r1
   181c4:	vldr	s0, [r0, #8]
   181c8:	vldr	s4, [pc, #564]	; 18404 <ftello64@plt+0x6fa0>
   181cc:	mov	r5, #0
   181d0:	vcvt.f32.u32	s2, s2
   181d4:	vdiv.f32	s2, s2, s0
   181d8:	vcvt.u32.f32	s0, s2
   181dc:	vcmpe.f32	s2, s4
   181e0:	vmrs	APSR_nzcv, fpscr
   181e4:	bge	183f4 <ftello64@plt+0x6f90>
   181e8:	vmov	r1, s0
   181ec:	cmp	r1, #10
   181f0:	mov	r5, #0
   181f4:	movls	r1, #10
   181f8:	orr	r6, r1, #1
   181fc:	cmn	r6, #1
   18200:	beq	183f4 <ftello64@plt+0x6f90>
   18204:	mov	r0, #3
   18208:	cmp	r6, #10
   1820c:	bcc	18244 <ftello64@plt+0x6de0>
   18210:	mov	r0, #3
   18214:	mov	r2, #9
   18218:	mov	r1, #12
   1821c:	udiv	r3, r6, r0
   18220:	mls	r3, r3, r0, r6
   18224:	cmp	r3, #0
   18228:	beq	18244 <ftello64@plt+0x6de0>
   1822c:	add	r2, r2, r1
   18230:	add	r1, r1, #8
   18234:	add	r0, r0, #2
   18238:	add	r2, r2, #4
   1823c:	cmp	r2, r6
   18240:	bcc	1821c <ftello64@plt+0x6db8>
   18244:	udiv	r1, r6, r0
   18248:	mls	r0, r1, r0, r6
   1824c:	cmp	r0, #0
   18250:	bne	18264 <ftello64@plt+0x6e00>
   18254:	add	r6, r6, #2
   18258:	cmn	r6, #1
   1825c:	bne	18204 <ftello64@plt+0x6da0>
   18260:	b	183f4 <ftello64@plt+0x6f90>
   18264:	sub	r0, r6, #1
   18268:	cmn	r0, #-536870910	; 0xe0000002
   1826c:	bhi	183f4 <ftello64@plt+0x6f90>
   18270:	ldr	r0, [r4, #8]
   18274:	cmp	r6, r0
   18278:	bne	18284 <ftello64@plt+0x6e20>
   1827c:	mov	r5, #1
   18280:	b	183f4 <ftello64@plt+0x6f90>
   18284:	mov	r0, r6
   18288:	mov	r1, #8
   1828c:	bl	176bc <ftello64@plt+0x6258>
   18290:	cmp	r0, #0
   18294:	str	r0, [sp, #4]
   18298:	beq	183f4 <ftello64@plt+0x6f90>
   1829c:	add	r0, r0, r6, lsl #3
   182a0:	mov	r1, #0
   182a4:	add	r5, sp, #4
   182a8:	mov	sl, r4
   182ac:	mov	r2, #0
   182b0:	str	r1, [sp, #20]
   182b4:	str	r1, [sp, #16]
   182b8:	str	r6, [sp, #12]
   182bc:	mov	r1, r4
   182c0:	str	r0, [sp, #8]
   182c4:	add	r0, r5, #20
   182c8:	vld1.32	{d16-d17}, [r7]
   182cc:	vst1.32	{d16-d17}, [r0]
   182d0:	ldr	r0, [sl, #36]!	; 0x24
   182d4:	str	r0, [sp, #40]	; 0x28
   182d8:	mov	r0, r5
   182dc:	bl	18408 <ftello64@plt+0x6fa4>
   182e0:	cmp	r0, #0
   182e4:	beq	1830c <ftello64@plt+0x6ea8>
   182e8:	ldr	r0, [r4]
   182ec:	bl	178c8 <ftello64@plt+0x6464>
   182f0:	mov	r0, #36	; 0x24
   182f4:	vld1.32	{d16-d17}, [r5], r0
   182f8:	vst1.32	{d16-d17}, [r4], r0
   182fc:	ldr	r0, [r5]
   18300:	mov	r5, #1
   18304:	str	r0, [r4]
   18308:	b	183f4 <ftello64@plt+0x6f90>
   1830c:	ldr	r0, [sp, #40]	; 0x28
   18310:	str	r0, [sl]
   18314:	ldr	r0, [sp, #8]
   18318:	ldr	r8, [sp, #4]
   1831c:	cmp	r8, r0
   18320:	str	r0, [sp]
   18324:	bcs	183d0 <ftello64@plt+0x6f6c>
   18328:	mov	r9, #0
   1832c:	b	18344 <ftello64@plt+0x6ee0>
   18330:	str	r9, [r8, #4]
   18334:	ldr	r0, [sp]
   18338:	add	r8, r8, #8
   1833c:	cmp	r8, r0
   18340:	bcs	183d0 <ftello64@plt+0x6f6c>
   18344:	ldr	r0, [r8]
   18348:	cmp	r0, #0
   1834c:	beq	18334 <ftello64@plt+0x6ed0>
   18350:	ldr	r6, [r8, #4]
   18354:	cmp	r6, #0
   18358:	beq	18330 <ftello64@plt+0x6ecc>
   1835c:	ldr	r1, [r4, #8]
   18360:	b	18384 <ftello64@plt+0x6f20>
   18364:	add	r0, r3, r0, lsl #3
   18368:	add	r0, r0, #4
   1836c:	ldr	r3, [r0]
   18370:	cmp	r2, #0
   18374:	str	r3, [r6, #4]
   18378:	str	r6, [r0]
   1837c:	mov	r6, r2
   18380:	beq	18330 <ftello64@plt+0x6ecc>
   18384:	ldr	r5, [r6]
   18388:	ldr	r2, [r4, #24]
   1838c:	mov	r0, r5
   18390:	blx	r2
   18394:	ldr	r1, [r4, #8]
   18398:	cmp	r0, r1
   1839c:	bcs	18400 <ftello64@plt+0x6f9c>
   183a0:	ldr	r3, [r4]
   183a4:	ldr	r2, [r6, #4]
   183a8:	ldr	r7, [r3, r0, lsl #3]
   183ac:	cmp	r7, #0
   183b0:	bne	18364 <ftello64@plt+0x6f00>
   183b4:	str	r5, [r3, r0, lsl #3]
   183b8:	ldr	r0, [r4, #12]
   183bc:	add	r0, r0, #1
   183c0:	str	r0, [r4, #12]
   183c4:	mov	r0, sl
   183c8:	str	r9, [r6]
   183cc:	b	1836c <ftello64@plt+0x6f08>
   183d0:	add	r1, sp, #4
   183d4:	mov	r0, r4
   183d8:	mov	r2, #0
   183dc:	mov	r5, #0
   183e0:	bl	18408 <ftello64@plt+0x6fa4>
   183e4:	cmp	r0, #0
   183e8:	beq	18400 <ftello64@plt+0x6f9c>
   183ec:	ldr	r0, [sp, #4]
   183f0:	bl	178c8 <ftello64@plt+0x6464>
   183f4:	mov	r0, r5
   183f8:	sub	sp, fp, #28
   183fc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   18400:	bl	11440 <abort@plt>
   18404:	svcmi	0x00800000
   18408:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1840c:	add	fp, sp, #28
   18410:	sub	sp, sp, #12
   18414:	ldr	sl, [r1]
   18418:	str	r1, [sp, #8]
   1841c:	ldr	r1, [r1, #4]
   18420:	mov	r7, r0
   18424:	mov	r0, #1
   18428:	str	r2, [sp, #4]
   1842c:	cmp	sl, r1
   18430:	bcs	1858c <ftello64@plt+0x7128>
   18434:	add	r8, r7, #36	; 0x24
   18438:	mov	r9, #0
   1843c:	b	18478 <ftello64@plt+0x7014>
   18440:	str	r4, [r6, r5, lsl #3]
   18444:	ldr	r0, [r7, #12]
   18448:	add	r0, r0, #1
   1844c:	str	r0, [r7, #12]
   18450:	ldr	r1, [sp, #8]
   18454:	str	r9, [sl]
   18458:	ldr	r0, [r1, #12]
   1845c:	sub	r0, r0, #1
   18460:	str	r0, [r1, #12]
   18464:	ldr	r0, [sp, #8]
   18468:	add	sl, sl, #8
   1846c:	ldr	r0, [r0, #4]
   18470:	cmp	sl, r0
   18474:	bcs	18588 <ftello64@plt+0x7124>
   18478:	ldr	r4, [sl]
   1847c:	cmp	r4, #0
   18480:	beq	18464 <ftello64@plt+0x7000>
   18484:	ldr	r5, [sl, #4]
   18488:	cmp	r5, #0
   1848c:	beq	18508 <ftello64@plt+0x70a4>
   18490:	ldr	r1, [r7, #8]
   18494:	b	184c8 <ftello64@plt+0x7064>
   18498:	str	r4, [r3, r0, lsl #3]
   1849c:	ldr	r0, [r7, #12]
   184a0:	add	r0, r0, #1
   184a4:	str	r0, [r7, #12]
   184a8:	mov	r0, r8
   184ac:	str	r9, [r5]
   184b0:	ldr	r3, [r0]
   184b4:	cmp	r2, #0
   184b8:	str	r3, [r5, #4]
   184bc:	str	r5, [r0]
   184c0:	mov	r5, r2
   184c4:	beq	18504 <ftello64@plt+0x70a0>
   184c8:	ldr	r4, [r5]
   184cc:	ldr	r2, [r7, #24]
   184d0:	mov	r0, r4
   184d4:	blx	r2
   184d8:	ldr	r1, [r7, #8]
   184dc:	cmp	r0, r1
   184e0:	bcs	185a0 <ftello64@plt+0x713c>
   184e4:	ldr	r3, [r7]
   184e8:	ldr	r2, [r5, #4]
   184ec:	ldr	r6, [r3, r0, lsl #3]
   184f0:	cmp	r6, #0
   184f4:	beq	18498 <ftello64@plt+0x7034>
   184f8:	add	r0, r3, r0, lsl #3
   184fc:	add	r0, r0, #4
   18500:	b	184b0 <ftello64@plt+0x704c>
   18504:	ldr	r4, [sl]
   18508:	ldr	r0, [sp, #4]
   1850c:	str	r9, [sl, #4]
   18510:	cmp	r0, #0
   18514:	bne	18464 <ftello64@plt+0x7000>
   18518:	ldr	r1, [r7, #8]
   1851c:	ldr	r2, [r7, #24]
   18520:	mov	r0, r4
   18524:	blx	r2
   18528:	mov	r5, r0
   1852c:	ldr	r0, [r7, #8]
   18530:	cmp	r5, r0
   18534:	bcs	185a0 <ftello64@plt+0x713c>
   18538:	ldr	r6, [r7]
   1853c:	ldr	r0, [r6, r5, lsl #3]
   18540:	cmp	r0, #0
   18544:	beq	18440 <ftello64@plt+0x6fdc>
   18548:	ldr	r0, [r8]
   1854c:	cmp	r0, #0
   18550:	beq	18560 <ftello64@plt+0x70fc>
   18554:	ldr	r1, [r0, #4]
   18558:	str	r1, [r8]
   1855c:	b	18570 <ftello64@plt+0x710c>
   18560:	mov	r0, #8
   18564:	bl	17710 <ftello64@plt+0x62ac>
   18568:	cmp	r0, #0
   1856c:	beq	18594 <ftello64@plt+0x7130>
   18570:	add	r1, r6, r5, lsl #3
   18574:	str	r4, [r0]
   18578:	ldr	r2, [r1, #4]
   1857c:	str	r2, [r0, #4]
   18580:	str	r0, [r1, #4]
   18584:	b	18450 <ftello64@plt+0x6fec>
   18588:	mov	r0, #1
   1858c:	sub	sp, fp, #28
   18590:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   18594:	mov	r0, #0
   18598:	sub	sp, fp, #28
   1859c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   185a0:	bl	11440 <abort@plt>
   185a4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   185a8:	add	fp, sp, #28
   185ac:	sub	sp, sp, #4
   185b0:	cmp	r1, #0
   185b4:	beq	188d0 <ftello64@plt+0x746c>
   185b8:	mov	r8, r2
   185bc:	mov	sl, r1
   185c0:	ldr	r1, [r0, #8]
   185c4:	ldr	r2, [r0, #24]
   185c8:	mov	r4, r0
   185cc:	mov	r0, sl
   185d0:	blx	r2
   185d4:	mov	r7, r0
   185d8:	ldr	r0, [r4, #8]
   185dc:	cmp	r7, r0
   185e0:	bcs	188d0 <ftello64@plt+0x746c>
   185e4:	ldr	r5, [r4]
   185e8:	mov	r9, r5
   185ec:	ldr	r1, [r9, r7, lsl #3]!
   185f0:	cmp	r1, #0
   185f4:	beq	18680 <ftello64@plt+0x721c>
   185f8:	cmp	r1, sl
   185fc:	beq	18628 <ftello64@plt+0x71c4>
   18600:	ldr	r2, [r4, #28]
   18604:	mov	r0, sl
   18608:	blx	r2
   1860c:	cmp	r0, #0
   18610:	mov	r6, r9
   18614:	beq	1863c <ftello64@plt+0x71d8>
   18618:	ldr	r0, [r6]
   1861c:	cmp	r0, #0
   18620:	bne	1862c <ftello64@plt+0x71c8>
   18624:	b	18680 <ftello64@plt+0x721c>
   18628:	mov	r0, sl
   1862c:	cmp	r8, #0
   18630:	mov	r7, #0
   18634:	strne	r0, [r8]
   18638:	b	1886c <ftello64@plt+0x7408>
   1863c:	add	r6, r5, r7, lsl #3
   18640:	ldr	r0, [r6, #4]!
   18644:	cmp	r0, #0
   18648:	beq	18680 <ftello64@plt+0x721c>
   1864c:	ldr	r1, [r0]
   18650:	cmp	r1, sl
   18654:	beq	18674 <ftello64@plt+0x7210>
   18658:	ldr	r2, [r4, #28]
   1865c:	mov	r0, sl
   18660:	blx	r2
   18664:	ldr	r6, [r6]
   18668:	cmp	r0, #0
   1866c:	beq	18640 <ftello64@plt+0x71dc>
   18670:	b	18618 <ftello64@plt+0x71b4>
   18674:	mov	r0, sl
   18678:	cmp	r0, #0
   1867c:	bne	1862c <ftello64@plt+0x71c8>
   18680:	vldr	s0, [r4, #8]
   18684:	vldr	s2, [r4, #12]
   18688:	ldr	r0, [r4, #20]
   1868c:	vcvt.f32.u32	s0, s0
   18690:	vcvt.f32.u32	s4, s2
   18694:	vldr	s2, [r0, #8]
   18698:	vmul.f32	s6, s2, s0
   1869c:	vcmpe.f32	s6, s4
   186a0:	vmrs	APSR_nzcv, fpscr
   186a4:	bpl	187f8 <ftello64@plt+0x7394>
   186a8:	movw	r1, #40448	; 0x9e00
   186ac:	movt	r1, #1
   186b0:	cmp	r0, r1
   186b4:	beq	18740 <ftello64@plt+0x72dc>
   186b8:	vldr	s6, [pc, #532]	; 188d4 <ftello64@plt+0x7470>
   186bc:	vcmpe.f32	s2, s6
   186c0:	vmrs	APSR_nzcv, fpscr
   186c4:	ble	1872c <ftello64@plt+0x72c8>
   186c8:	vldr	s8, [pc, #520]	; 188d8 <ftello64@plt+0x7474>
   186cc:	vcmpe.f32	s2, s8
   186d0:	vmrs	APSR_nzcv, fpscr
   186d4:	bpl	1872c <ftello64@plt+0x72c8>
   186d8:	vldr	s8, [pc, #508]	; 188dc <ftello64@plt+0x7478>
   186dc:	vldr	s10, [r0, #12]
   186e0:	vcmpe.f32	s10, s8
   186e4:	vmrs	APSR_nzcv, fpscr
   186e8:	ble	1872c <ftello64@plt+0x72c8>
   186ec:	vldr	s8, [r0]
   186f0:	vcmpe.f32	s8, #0.0
   186f4:	vmrs	APSR_nzcv, fpscr
   186f8:	blt	1872c <ftello64@plt+0x72c8>
   186fc:	vadd.f32	s6, s8, s6
   18700:	vcmpe.f32	s6, s2
   18704:	vmrs	APSR_nzcv, fpscr
   18708:	bpl	1872c <ftello64@plt+0x72c8>
   1870c:	vldr	s8, [r0, #4]
   18710:	vmov.f32	s10, #112	; 0x3f800000  1.0
   18714:	vcmpe.f32	s8, s10
   18718:	vmrs	APSR_nzcv, fpscr
   1871c:	bhi	1872c <ftello64@plt+0x72c8>
   18720:	vcmpe.f32	s6, s8
   18724:	vmrs	APSR_nzcv, fpscr
   18728:	bmi	18744 <ftello64@plt+0x72e0>
   1872c:	vldr	s2, [pc, #428]	; 188e0 <ftello64@plt+0x747c>
   18730:	movw	r0, #40448	; 0x9e00
   18734:	movt	r0, #1
   18738:	str	r0, [r4, #20]
   1873c:	b	18744 <ftello64@plt+0x72e0>
   18740:	mov	r0, r1
   18744:	vmul.f32	s6, s2, s0
   18748:	vcmpe.f32	s6, s4
   1874c:	vmrs	APSR_nzcv, fpscr
   18750:	bpl	187f8 <ftello64@plt+0x7394>
   18754:	vldr	s4, [r0, #12]
   18758:	ldrb	r0, [r0, #16]
   1875c:	mvn	r7, #0
   18760:	cmp	r0, #0
   18764:	vmul.f32	s0, s4, s0
   18768:	vldr	s4, [pc, #372]	; 188e4 <ftello64@plt+0x7480>
   1876c:	vmul.f32	s2, s2, s0
   18770:	vseleq.f32	s0, s2, s0
   18774:	vcmpe.f32	s0, s4
   18778:	vmrs	APSR_nzcv, fpscr
   1877c:	bge	1886c <ftello64@plt+0x7408>
   18780:	vcvt.u32.f32	s0, s0
   18784:	mov	r0, r4
   18788:	vmov	r1, s0
   1878c:	bl	1819c <ftello64@plt+0x6d38>
   18790:	cmp	r0, #0
   18794:	beq	1886c <ftello64@plt+0x7408>
   18798:	ldr	r1, [r4, #8]
   1879c:	ldr	r2, [r4, #24]
   187a0:	mov	r0, sl
   187a4:	blx	r2
   187a8:	mov	r7, r0
   187ac:	ldr	r0, [r4, #8]
   187b0:	cmp	r7, r0
   187b4:	bcs	188d0 <ftello64@plt+0x746c>
   187b8:	ldr	r5, [r4]
   187bc:	mov	r9, r5
   187c0:	ldr	r1, [r9, r7, lsl #3]!
   187c4:	cmp	r1, #0
   187c8:	beq	187f8 <ftello64@plt+0x7394>
   187cc:	cmp	r1, sl
   187d0:	mov	r0, sl
   187d4:	beq	187f0 <ftello64@plt+0x738c>
   187d8:	ldr	r2, [r4, #28]
   187dc:	mov	r0, sl
   187e0:	blx	r2
   187e4:	cmp	r0, #0
   187e8:	beq	18880 <ftello64@plt+0x741c>
   187ec:	ldr	r0, [r9]
   187f0:	cmp	r0, #0
   187f4:	bne	188d0 <ftello64@plt+0x746c>
   187f8:	ldr	r0, [r9]
   187fc:	cmp	r0, #0
   18800:	beq	1881c <ftello64@plt+0x73b8>
   18804:	ldr	r0, [r4, #36]	; 0x24
   18808:	cmp	r0, #0
   1880c:	beq	1883c <ftello64@plt+0x73d8>
   18810:	ldr	r1, [r0, #4]
   18814:	str	r1, [r4, #36]	; 0x24
   18818:	b	1884c <ftello64@plt+0x73e8>
   1881c:	str	sl, [r9]
   18820:	ldr	r0, [r4, #12]
   18824:	ldr	r1, [r4, #16]
   18828:	add	r0, r0, #1
   1882c:	add	r1, r1, #1
   18830:	str	r0, [r4, #12]
   18834:	str	r1, [r4, #16]
   18838:	b	18868 <ftello64@plt+0x7404>
   1883c:	mov	r0, #8
   18840:	bl	17710 <ftello64@plt+0x62ac>
   18844:	cmp	r0, #0
   18848:	beq	18878 <ftello64@plt+0x7414>
   1884c:	str	sl, [r0]
   18850:	ldr	r1, [r9, #4]
   18854:	str	r1, [r0, #4]
   18858:	str	r0, [r9, #4]
   1885c:	ldr	r0, [r4, #16]
   18860:	add	r0, r0, #1
   18864:	str	r0, [r4, #16]
   18868:	mov	r7, #1
   1886c:	mov	r0, r7
   18870:	sub	sp, fp, #28
   18874:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   18878:	mvn	r7, #0
   1887c:	b	1886c <ftello64@plt+0x7408>
   18880:	add	r6, r5, r7, lsl #3
   18884:	ldr	r0, [r6, #4]!
   18888:	cmp	r0, #0
   1888c:	beq	187f8 <ftello64@plt+0x7394>
   18890:	ldr	r1, [r0]
   18894:	cmp	r1, sl
   18898:	beq	188c4 <ftello64@plt+0x7460>
   1889c:	ldr	r2, [r4, #28]
   188a0:	mov	r0, sl
   188a4:	blx	r2
   188a8:	ldr	r6, [r6]
   188ac:	cmp	r0, #0
   188b0:	beq	18884 <ftello64@plt+0x7420>
   188b4:	ldr	r0, [r6]
   188b8:	cmp	r0, #0
   188bc:	beq	187f8 <ftello64@plt+0x7394>
   188c0:	b	188d0 <ftello64@plt+0x746c>
   188c4:	mov	r0, sl
   188c8:	cmp	r0, #0
   188cc:	beq	187f8 <ftello64@plt+0x7394>
   188d0:	bl	11440 <abort@plt>
   188d4:	stclcc	12, cr12, [ip, #820]	; 0x334
   188d8:	svccc	0x00666666
   188dc:	svccc	0x008ccccd
   188e0:	svccc	0x004ccccd
   188e4:	svcmi	0x00800000
   188e8:	push	{r4, sl, fp, lr}
   188ec:	add	fp, sp, #8
   188f0:	sub	sp, sp, #8
   188f4:	add	r2, sp, #4
   188f8:	mov	r4, r1
   188fc:	bl	185a4 <ftello64@plt+0x7140>
   18900:	cmn	r0, #1
   18904:	beq	18918 <ftello64@plt+0x74b4>
   18908:	ldr	r1, [sp, #4]
   1890c:	cmp	r0, #0
   18910:	moveq	r4, r1
   18914:	b	1891c <ftello64@plt+0x74b8>
   18918:	mov	r4, #0
   1891c:	mov	r0, r4
   18920:	sub	sp, fp, #8
   18924:	pop	{r4, sl, fp, pc}
   18928:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   1892c:	add	fp, sp, #24
   18930:	mov	r9, r1
   18934:	ldr	r1, [r0, #8]
   18938:	ldr	r2, [r0, #24]
   1893c:	mov	r5, r0
   18940:	mov	r0, r9
   18944:	blx	r2
   18948:	mov	r7, r0
   1894c:	ldr	r0, [r5, #8]
   18950:	cmp	r7, r0
   18954:	bcs	18bb8 <ftello64@plt+0x7754>
   18958:	ldr	r6, [r5]
   1895c:	mov	r8, #0
   18960:	mov	r4, r6
   18964:	ldr	r1, [r4, r7, lsl #3]!
   18968:	cmp	r1, #0
   1896c:	beq	18a20 <ftello64@plt+0x75bc>
   18970:	cmp	r1, r9
   18974:	beq	18990 <ftello64@plt+0x752c>
   18978:	ldr	r2, [r5, #28]
   1897c:	mov	r0, r9
   18980:	blx	r2
   18984:	cmp	r0, #0
   18988:	beq	189c8 <ftello64@plt+0x7564>
   1898c:	ldr	r9, [r4]
   18990:	add	r0, r6, r7, lsl #3
   18994:	ldr	r0, [r0, #4]
   18998:	cmp	r0, #0
   1899c:	beq	18a10 <ftello64@plt+0x75ac>
   189a0:	ldm	r0, {r1, r2}
   189a4:	stm	r4, {r1, r2}
   189a8:	mov	r1, #0
   189ac:	str	r1, [r0]
   189b0:	ldr	r1, [r5, #36]	; 0x24
   189b4:	str	r1, [r0, #4]
   189b8:	str	r0, [r5, #36]	; 0x24
   189bc:	cmp	r9, #0
   189c0:	bne	18a58 <ftello64@plt+0x75f4>
   189c4:	b	18a20 <ftello64@plt+0x75bc>
   189c8:	add	r7, r6, r7, lsl #3
   189cc:	ldr	r0, [r7, #4]!
   189d0:	cmp	r0, #0
   189d4:	beq	18a20 <ftello64@plt+0x75bc>
   189d8:	ldr	r1, [r0]
   189dc:	cmp	r1, r9
   189e0:	beq	18a28 <ftello64@plt+0x75c4>
   189e4:	ldr	r2, [r5, #28]
   189e8:	mov	r0, r9
   189ec:	blx	r2
   189f0:	ldr	r1, [r7]
   189f4:	cmp	r0, #0
   189f8:	bne	18a30 <ftello64@plt+0x75cc>
   189fc:	ldr	r0, [r1, #4]!
   18a00:	mov	r7, r1
   18a04:	cmp	r0, #0
   18a08:	bne	189d8 <ftello64@plt+0x7574>
   18a0c:	b	18a20 <ftello64@plt+0x75bc>
   18a10:	mov	r0, #0
   18a14:	str	r0, [r4]
   18a18:	cmp	r9, #0
   18a1c:	bne	18a58 <ftello64@plt+0x75f4>
   18a20:	mov	r0, r8
   18a24:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   18a28:	mov	r1, r0
   18a2c:	b	18a34 <ftello64@plt+0x75d0>
   18a30:	ldr	r9, [r1]
   18a34:	ldr	r0, [r1, #4]
   18a38:	str	r0, [r7]
   18a3c:	mov	r0, #0
   18a40:	str	r0, [r1]
   18a44:	ldr	r0, [r5, #36]	; 0x24
   18a48:	str	r0, [r1, #4]
   18a4c:	str	r1, [r5, #36]	; 0x24
   18a50:	cmp	r9, #0
   18a54:	beq	18a20 <ftello64@plt+0x75bc>
   18a58:	ldr	r0, [r5, #16]
   18a5c:	sub	r0, r0, #1
   18a60:	str	r0, [r5, #16]
   18a64:	ldr	r0, [r4]
   18a68:	cmp	r0, #0
   18a6c:	bne	18bac <ftello64@plt+0x7748>
   18a70:	ldr	r0, [r5, #12]
   18a74:	vldr	s0, [r5, #8]
   18a78:	sub	r1, r0, #1
   18a7c:	str	r1, [r5, #12]
   18a80:	vmov	s2, r1
   18a84:	ldr	r0, [r5, #20]
   18a88:	vcvt.f32.u32	s0, s0
   18a8c:	vcvt.f32.u32	s2, s2
   18a90:	vldr	s4, [r0]
   18a94:	vmul.f32	s6, s4, s0
   18a98:	vcmpe.f32	s6, s2
   18a9c:	vmrs	APSR_nzcv, fpscr
   18aa0:	ble	18bac <ftello64@plt+0x7748>
   18aa4:	movw	r1, #40448	; 0x9e00
   18aa8:	movt	r1, #1
   18aac:	cmp	r0, r1
   18ab0:	beq	18b3c <ftello64@plt+0x76d8>
   18ab4:	vldr	s8, [pc, #256]	; 18bbc <ftello64@plt+0x7758>
   18ab8:	vldr	s6, [r0, #8]
   18abc:	vcmpe.f32	s6, s8
   18ac0:	vmrs	APSR_nzcv, fpscr
   18ac4:	ble	18b28 <ftello64@plt+0x76c4>
   18ac8:	vldr	s10, [pc, #240]	; 18bc0 <ftello64@plt+0x775c>
   18acc:	vcmpe.f32	s6, s10
   18ad0:	vmrs	APSR_nzcv, fpscr
   18ad4:	bpl	18b28 <ftello64@plt+0x76c4>
   18ad8:	vcmpe.f32	s4, #0.0
   18adc:	vmrs	APSR_nzcv, fpscr
   18ae0:	blt	18b28 <ftello64@plt+0x76c4>
   18ae4:	vldr	s10, [r0, #12]
   18ae8:	vldr	s12, [pc, #212]	; 18bc4 <ftello64@plt+0x7760>
   18aec:	vcmpe.f32	s10, s12
   18af0:	vmrs	APSR_nzcv, fpscr
   18af4:	ble	18b28 <ftello64@plt+0x76c4>
   18af8:	vadd.f32	s8, s4, s8
   18afc:	vcmpe.f32	s8, s6
   18b00:	vmrs	APSR_nzcv, fpscr
   18b04:	bpl	18b28 <ftello64@plt+0x76c4>
   18b08:	vldr	s6, [r0, #4]
   18b0c:	vmov.f32	s10, #112	; 0x3f800000  1.0
   18b10:	vcmpe.f32	s6, s10
   18b14:	vmrs	APSR_nzcv, fpscr
   18b18:	bhi	18b28 <ftello64@plt+0x76c4>
   18b1c:	vcmpe.f32	s8, s6
   18b20:	vmrs	APSR_nzcv, fpscr
   18b24:	bmi	18b40 <ftello64@plt+0x76dc>
   18b28:	vldr	s4, [pc, #152]	; 18bc8 <ftello64@plt+0x7764>
   18b2c:	movw	r0, #40448	; 0x9e00
   18b30:	movt	r0, #1
   18b34:	str	r0, [r5, #20]
   18b38:	b	18b40 <ftello64@plt+0x76dc>
   18b3c:	mov	r0, r1
   18b40:	vmul.f32	s4, s4, s0
   18b44:	vcmpe.f32	s4, s2
   18b48:	vmrs	APSR_nzcv, fpscr
   18b4c:	ble	18bac <ftello64@plt+0x7748>
   18b50:	vldr	s2, [r0, #4]
   18b54:	ldrb	r1, [r0, #16]
   18b58:	cmp	r1, #0
   18b5c:	vmul.f32	s0, s2, s0
   18b60:	bne	18b6c <ftello64@plt+0x7708>
   18b64:	vldr	s2, [r0, #8]
   18b68:	vmul.f32	s0, s0, s2
   18b6c:	vcvt.u32.f32	s0, s0
   18b70:	mov	r0, r5
   18b74:	vmov	r1, s0
   18b78:	bl	1819c <ftello64@plt+0x6d38>
   18b7c:	cmp	r0, #0
   18b80:	bne	18bac <ftello64@plt+0x7748>
   18b84:	ldr	r0, [r5, #36]	; 0x24
   18b88:	cmp	r0, #0
   18b8c:	beq	18ba4 <ftello64@plt+0x7740>
   18b90:	ldr	r4, [r0, #4]
   18b94:	bl	178c8 <ftello64@plt+0x6464>
   18b98:	cmp	r4, #0
   18b9c:	mov	r0, r4
   18ba0:	bne	18b90 <ftello64@plt+0x772c>
   18ba4:	mov	r0, #0
   18ba8:	str	r0, [r5, #36]	; 0x24
   18bac:	mov	r8, r9
   18bb0:	mov	r0, r8
   18bb4:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   18bb8:	bl	11440 <abort@plt>
   18bbc:	stclcc	12, cr12, [ip, #820]	; 0x334
   18bc0:	svccc	0x00666666
   18bc4:	svccc	0x008ccccd
   18bc8:	andeq	r0, r0, r0
   18bcc:	b	18928 <ftello64@plt+0x74c4>
   18bd0:	push	{fp, lr}
   18bd4:	mov	fp, sp
   18bd8:	mov	r0, #14
   18bdc:	bl	113f8 <nl_langinfo@plt>
   18be0:	movw	r1, #38766	; 0x976e
   18be4:	cmp	r0, #0
   18be8:	movt	r1, #1
   18bec:	movne	r1, r0
   18bf0:	movw	r0, #40468	; 0x9e14
   18bf4:	ldrb	r2, [r1]
   18bf8:	movt	r0, #1
   18bfc:	cmp	r2, #0
   18c00:	movne	r0, r1
   18c04:	pop	{fp, pc}
   18c08:	push	{r4, r5, r6, r7, fp, lr}
   18c0c:	add	fp, sp, #16
   18c10:	sub	sp, sp, #8
   18c14:	cmp	r0, #0
   18c18:	add	r5, sp, #4
   18c1c:	mov	r7, r2
   18c20:	mov	r4, r1
   18c24:	movne	r5, r0
   18c28:	mov	r0, r5
   18c2c:	bl	112a8 <mbrtowc@plt>
   18c30:	mov	r6, r0
   18c34:	cmp	r7, #0
   18c38:	beq	18c60 <ftello64@plt+0x77fc>
   18c3c:	cmn	r6, #2
   18c40:	bcc	18c60 <ftello64@plt+0x77fc>
   18c44:	mov	r0, #0
   18c48:	bl	18e94 <ftello64@plt+0x7a30>
   18c4c:	cmp	r0, #0
   18c50:	bne	18c60 <ftello64@plt+0x77fc>
   18c54:	ldrb	r0, [r4]
   18c58:	mov	r6, #1
   18c5c:	str	r0, [r5]
   18c60:	mov	r0, r6
   18c64:	sub	sp, fp, #16
   18c68:	pop	{r4, r5, r6, r7, fp, pc}
   18c6c:	cmp	r2, #0
   18c70:	beq	18ca0 <ftello64@plt+0x783c>
   18c74:	mvn	r3, #0
   18c78:	udiv	r3, r3, r2
   18c7c:	cmp	r3, r1
   18c80:	bcs	18ca0 <ftello64@plt+0x783c>
   18c84:	push	{fp, lr}
   18c88:	mov	fp, sp
   18c8c:	bl	11350 <__errno_location@plt>
   18c90:	mov	r1, #12
   18c94:	str	r1, [r0]
   18c98:	mov	r0, #0
   18c9c:	pop	{fp, pc}
   18ca0:	mul	r1, r2, r1
   18ca4:	b	17740 <ftello64@plt+0x62dc>
   18ca8:	mov	r1, #0
   18cac:	mov	r2, #3
   18cb0:	b	18cb4 <ftello64@plt+0x7850>
   18cb4:	sub	sp, sp, #8
   18cb8:	push	{r4, r5, r6, r7, fp, lr}
   18cbc:	add	fp, sp, #16
   18cc0:	sub	sp, sp, #8
   18cc4:	mov	r5, r0
   18cc8:	add	r0, fp, #8
   18ccc:	cmp	r1, #11
   18cd0:	str	r2, [fp, #8]
   18cd4:	str	r3, [fp, #12]
   18cd8:	str	r0, [sp, #4]
   18cdc:	bhi	18d18 <ftello64@plt+0x78b4>
   18ce0:	mov	r0, #1
   18ce4:	movw	r2, #1300	; 0x514
   18ce8:	tst	r2, r0, lsl r1
   18cec:	bne	18dd8 <ftello64@plt+0x7974>
   18cf0:	movw	r2, #2570	; 0xa0a
   18cf4:	tst	r2, r0, lsl r1
   18cf8:	bne	18d40 <ftello64@plt+0x78dc>
   18cfc:	cmp	r1, #0
   18d00:	bne	18d18 <ftello64@plt+0x78b4>
   18d04:	ldr	r0, [sp, #4]
   18d08:	add	r1, r0, #4
   18d0c:	str	r1, [sp, #4]
   18d10:	mov	r1, #0
   18d14:	b	18de4 <ftello64@plt+0x7980>
   18d18:	sub	r0, r1, #1024	; 0x400
   18d1c:	cmp	r0, #10
   18d20:	bhi	18dd8 <ftello64@plt+0x7974>
   18d24:	mov	r2, #1
   18d28:	movw	r3, #645	; 0x285
   18d2c:	tst	r3, r2, lsl r0
   18d30:	bne	18dd8 <ftello64@plt+0x7974>
   18d34:	movw	r3, #1282	; 0x502
   18d38:	tst	r3, r2, lsl r0
   18d3c:	beq	18d4c <ftello64@plt+0x78e8>
   18d40:	mov	r0, r5
   18d44:	bl	113bc <fcntl64@plt>
   18d48:	b	18df0 <ftello64@plt+0x798c>
   18d4c:	cmp	r0, #6
   18d50:	bne	18dd8 <ftello64@plt+0x7974>
   18d54:	ldr	r0, [sp, #4]
   18d58:	movw	r7, #41680	; 0xa2d0
   18d5c:	movt	r7, #2
   18d60:	add	r1, r0, #4
   18d64:	str	r1, [sp, #4]
   18d68:	ldr	r6, [r0]
   18d6c:	ldr	r0, [r7]
   18d70:	cmp	r0, #0
   18d74:	bmi	18e14 <ftello64@plt+0x79b0>
   18d78:	mov	r0, r5
   18d7c:	movw	r1, #1030	; 0x406
   18d80:	mov	r2, r6
   18d84:	bl	113bc <fcntl64@plt>
   18d88:	mov	r4, r0
   18d8c:	cmn	r0, #1
   18d90:	bgt	18e08 <ftello64@plt+0x79a4>
   18d94:	bl	11350 <__errno_location@plt>
   18d98:	ldr	r0, [r0]
   18d9c:	cmp	r0, #22
   18da0:	bne	18e08 <ftello64@plt+0x79a4>
   18da4:	mov	r0, r5
   18da8:	mov	r1, #0
   18dac:	mov	r2, r6
   18db0:	bl	113bc <fcntl64@plt>
   18db4:	mov	r4, r0
   18db8:	cmp	r0, #0
   18dbc:	bmi	18df4 <ftello64@plt+0x7990>
   18dc0:	mvn	r0, #0
   18dc4:	str	r0, [r7]
   18dc8:	mov	r0, #1
   18dcc:	cmp	r0, #0
   18dd0:	bne	18e40 <ftello64@plt+0x79dc>
   18dd4:	b	18df4 <ftello64@plt+0x7990>
   18dd8:	ldr	r0, [sp, #4]
   18ddc:	add	r2, r0, #4
   18de0:	str	r2, [sp, #4]
   18de4:	ldr	r2, [r0]
   18de8:	mov	r0, r5
   18dec:	bl	113bc <fcntl64@plt>
   18df0:	mov	r4, r0
   18df4:	mov	r0, r4
   18df8:	sub	sp, fp, #16
   18dfc:	pop	{r4, r5, r6, r7, fp, lr}
   18e00:	add	sp, sp, #8
   18e04:	bx	lr
   18e08:	mov	r0, #1
   18e0c:	str	r0, [r7]
   18e10:	b	18df4 <ftello64@plt+0x7990>
   18e14:	mov	r0, r5
   18e18:	mov	r1, #0
   18e1c:	mov	r2, r6
   18e20:	bl	113bc <fcntl64@plt>
   18e24:	mov	r4, r0
   18e28:	ldr	r0, [r7]
   18e2c:	add	r0, r0, #1
   18e30:	clz	r0, r0
   18e34:	lsr	r0, r0, #5
   18e38:	cmp	r0, #0
   18e3c:	beq	18df4 <ftello64@plt+0x7990>
   18e40:	cmp	r4, #0
   18e44:	bmi	18df4 <ftello64@plt+0x7990>
   18e48:	mov	r0, r4
   18e4c:	mov	r1, #1
   18e50:	bl	113bc <fcntl64@plt>
   18e54:	cmp	r0, #0
   18e58:	bmi	18e74 <ftello64@plt+0x7a10>
   18e5c:	orr	r2, r0, #1
   18e60:	mov	r0, r4
   18e64:	mov	r1, #2
   18e68:	bl	113bc <fcntl64@plt>
   18e6c:	cmn	r0, #1
   18e70:	bne	18df4 <ftello64@plt+0x7990>
   18e74:	bl	11350 <__errno_location@plt>
   18e78:	ldr	r6, [r0]
   18e7c:	mov	r5, r0
   18e80:	mov	r0, r4
   18e84:	bl	1144c <close@plt>
   18e88:	str	r6, [r5]
   18e8c:	mvn	r4, #0
   18e90:	b	18df4 <ftello64@plt+0x7990>
   18e94:	push	{r4, sl, fp, lr}
   18e98:	add	fp, sp, #8
   18e9c:	sub	sp, sp, #264	; 0x108
   18ea0:	add	r1, sp, #7
   18ea4:	movw	r2, #257	; 0x101
   18ea8:	bl	18f00 <ftello64@plt+0x7a9c>
   18eac:	mov	r4, #0
   18eb0:	cmp	r0, #0
   18eb4:	bne	18ef4 <ftello64@plt+0x7a90>
   18eb8:	movw	r1, #40474	; 0x9e1a
   18ebc:	add	r0, sp, #7
   18ec0:	mov	r2, #2
   18ec4:	movt	r1, #1
   18ec8:	bl	1132c <bcmp@plt>
   18ecc:	cmp	r0, #0
   18ed0:	beq	18ef4 <ftello64@plt+0x7a90>
   18ed4:	movw	r1, #40476	; 0x9e1c
   18ed8:	add	r0, sp, #7
   18edc:	mov	r2, #6
   18ee0:	movt	r1, #1
   18ee4:	bl	1132c <bcmp@plt>
   18ee8:	cmp	r0, #0
   18eec:	mov	r4, r0
   18ef0:	movwne	r4, #1
   18ef4:	mov	r0, r4
   18ef8:	sub	sp, fp, #8
   18efc:	pop	{r4, sl, fp, pc}
   18f00:	push	{r4, r5, r6, r7, fp, lr}
   18f04:	add	fp, sp, #16
   18f08:	mov	r4, r1
   18f0c:	mov	r1, #0
   18f10:	mov	r6, r2
   18f14:	bl	113d4 <setlocale@plt>
   18f18:	cmp	r0, #0
   18f1c:	beq	18f4c <ftello64@plt+0x7ae8>
   18f20:	mov	r7, r0
   18f24:	bl	11338 <strlen@plt>
   18f28:	cmp	r0, r6
   18f2c:	bcs	18f68 <ftello64@plt+0x7b04>
   18f30:	add	r2, r0, #1
   18f34:	mov	r0, r4
   18f38:	mov	r1, r7
   18f3c:	bl	111dc <memcpy@plt>
   18f40:	mov	r5, #0
   18f44:	mov	r0, r5
   18f48:	pop	{r4, r5, r6, r7, fp, pc}
   18f4c:	mov	r5, #22
   18f50:	cmp	r6, #0
   18f54:	beq	18f90 <ftello64@plt+0x7b2c>
   18f58:	mov	r0, #0
   18f5c:	strb	r0, [r4]
   18f60:	mov	r0, r5
   18f64:	pop	{r4, r5, r6, r7, fp, pc}
   18f68:	mov	r5, #34	; 0x22
   18f6c:	cmp	r6, #0
   18f70:	beq	18f90 <ftello64@plt+0x7b2c>
   18f74:	sub	r6, r6, #1
   18f78:	mov	r0, r4
   18f7c:	mov	r1, r7
   18f80:	mov	r2, r6
   18f84:	bl	111dc <memcpy@plt>
   18f88:	mov	r0, #0
   18f8c:	strb	r0, [r4, r6]
   18f90:	mov	r0, r5
   18f94:	pop	{r4, r5, r6, r7, fp, pc}
   18f98:	mov	r1, #0
   18f9c:	b	113d4 <setlocale@plt>
   18fa0:	cmp	r3, #0
   18fa4:	cmpeq	r2, #0
   18fa8:	bne	18fc0 <ftello64@plt+0x7b5c>
   18fac:	cmp	r1, #0
   18fb0:	cmpeq	r0, #0
   18fb4:	mvnne	r1, #0
   18fb8:	mvnne	r0, #0
   18fbc:	b	18fdc <ftello64@plt+0x7b78>
   18fc0:	sub	sp, sp, #8
   18fc4:	push	{sp, lr}
   18fc8:	bl	18fec <ftello64@plt+0x7b88>
   18fcc:	ldr	lr, [sp, #4]
   18fd0:	add	sp, sp, #8
   18fd4:	pop	{r2, r3}
   18fd8:	bx	lr
   18fdc:	push	{r1, lr}
   18fe0:	mov	r0, #8
   18fe4:	bl	11188 <raise@plt>
   18fe8:	pop	{r1, pc}
   18fec:	cmp	r1, r3
   18ff0:	cmpeq	r0, r2
   18ff4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   18ff8:	mov	r4, r0
   18ffc:	movcc	r0, #0
   19000:	mov	r5, r1
   19004:	ldr	lr, [sp, #36]	; 0x24
   19008:	movcc	r1, r0
   1900c:	bcc	19108 <ftello64@plt+0x7ca4>
   19010:	cmp	r3, #0
   19014:	clzeq	ip, r2
   19018:	clzne	ip, r3
   1901c:	addeq	ip, ip, #32
   19020:	cmp	r5, #0
   19024:	clzeq	r1, r4
   19028:	addeq	r1, r1, #32
   1902c:	clzne	r1, r5
   19030:	sub	ip, ip, r1
   19034:	sub	sl, ip, #32
   19038:	lsl	r9, r3, ip
   1903c:	rsb	fp, ip, #32
   19040:	orr	r9, r9, r2, lsl sl
   19044:	orr	r9, r9, r2, lsr fp
   19048:	lsl	r8, r2, ip
   1904c:	cmp	r5, r9
   19050:	cmpeq	r4, r8
   19054:	movcc	r0, #0
   19058:	movcc	r1, r0
   1905c:	bcc	19078 <ftello64@plt+0x7c14>
   19060:	mov	r0, #1
   19064:	subs	r4, r4, r8
   19068:	lsl	r1, r0, sl
   1906c:	orr	r1, r1, r0, lsr fp
   19070:	lsl	r0, r0, ip
   19074:	sbc	r5, r5, r9
   19078:	cmp	ip, #0
   1907c:	beq	19108 <ftello64@plt+0x7ca4>
   19080:	lsr	r6, r8, #1
   19084:	orr	r6, r6, r9, lsl #31
   19088:	lsr	r7, r9, #1
   1908c:	mov	r2, ip
   19090:	b	190b4 <ftello64@plt+0x7c50>
   19094:	subs	r3, r4, r6
   19098:	sbc	r8, r5, r7
   1909c:	adds	r3, r3, r3
   190a0:	adc	r8, r8, r8
   190a4:	adds	r4, r3, #1
   190a8:	adc	r5, r8, #0
   190ac:	subs	r2, r2, #1
   190b0:	beq	190d0 <ftello64@plt+0x7c6c>
   190b4:	cmp	r5, r7
   190b8:	cmpeq	r4, r6
   190bc:	bcs	19094 <ftello64@plt+0x7c30>
   190c0:	adds	r4, r4, r4
   190c4:	adc	r5, r5, r5
   190c8:	subs	r2, r2, #1
   190cc:	bne	190b4 <ftello64@plt+0x7c50>
   190d0:	lsr	r3, r4, ip
   190d4:	orr	r3, r3, r5, lsl fp
   190d8:	lsr	r2, r5, ip
   190dc:	orr	r3, r3, r5, lsr sl
   190e0:	adds	r0, r0, r4
   190e4:	mov	r4, r3
   190e8:	lsl	r3, r2, ip
   190ec:	orr	r3, r3, r4, lsl sl
   190f0:	lsl	ip, r4, ip
   190f4:	orr	r3, r3, r4, lsr fp
   190f8:	adc	r1, r1, r5
   190fc:	subs	r0, r0, ip
   19100:	mov	r5, r2
   19104:	sbc	r1, r1, r3
   19108:	cmp	lr, #0
   1910c:	strdne	r4, [lr]
   19110:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   19114:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   19118:	mov	r7, r0
   1911c:	ldr	r6, [pc, #72]	; 1916c <ftello64@plt+0x7d08>
   19120:	ldr	r5, [pc, #72]	; 19170 <ftello64@plt+0x7d0c>
   19124:	add	r6, pc, r6
   19128:	add	r5, pc, r5
   1912c:	sub	r6, r6, r5
   19130:	mov	r8, r1
   19134:	mov	r9, r2
   19138:	bl	11144 <fdopen@plt-0x20>
   1913c:	asrs	r6, r6, #2
   19140:	popeq	{r4, r5, r6, r7, r8, r9, sl, pc}
   19144:	mov	r4, #0
   19148:	add	r4, r4, #1
   1914c:	ldr	r3, [r5], #4
   19150:	mov	r2, r9
   19154:	mov	r1, r8
   19158:	mov	r0, r7
   1915c:	blx	r3
   19160:	cmp	r6, r4
   19164:	bne	19148 <ftello64@plt+0x7ce4>
   19168:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   1916c:	andeq	r0, r1, r0, ror #27
   19170:	ldrdeq	r0, [r1], -r8
   19174:	bx	lr
   19178:	ldr	r3, [pc, #12]	; 1918c <ftello64@plt+0x7d28>
   1917c:	mov	r1, #0
   19180:	add	r3, pc, r3
   19184:	ldr	r2, [r3]
   19188:	b	1135c <__cxa_atexit@plt>
   1918c:	muleq	r1, r4, pc	; <UNPREDICTABLE>

Disassembly of section .fini:

00019190 <.fini>:
   19190:	push	{r3, lr}
   19194:	pop	{r3, pc}
