

================================================================
== Vitis HLS Report for 'seedInitialization'
================================================================
* Date:           Wed Sep 14 20:24:10 2022

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)
* Project:        project
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  20.00 ns|  6.024 ns|     5.40 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |      629|      629|  12.580 us|  12.580 us|  629|  629|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +------------------------------------------------------+--------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |                                                      |                                            |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
        |                       Instance                       |                   Module                   |   min   |   max   |    min    |    max    | min | max |   Type  |
        +------------------------------------------------------+--------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |grp_seedInitialization_Pipeline_SEED_INIT_LOOP_fu_65  |seedInitialization_Pipeline_SEED_INIT_LOOP  |      625|      625|  12.500 us|  12.500 us|  625|  625|       no|
        +------------------------------------------------------+--------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       -|       -|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        1|     3|      45|     157|    0|
|Memory           |        1|     -|       0|       0|    0|
|Multiplexer      |        -|     -|       -|     177|    -|
|Register         |        -|     -|       6|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        2|     3|      51|     334|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |       ~0|    ~0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------------------------+--------------------------------------------+---------+----+----+-----+-----+
    |                       Instance                       |                   Module                   | BRAM_18K| DSP| FF | LUT | URAM|
    +------------------------------------------------------+--------------------------------------------+---------+----+----+-----+-----+
    |grp_seedInitialization_Pipeline_SEED_INIT_LOOP_fu_65  |seedInitialization_Pipeline_SEED_INIT_LOOP  |        1|   3|  45|  157|    0|
    +------------------------------------------------------+--------------------------------------------+---------+----+----+-----+-----+
    |Total                                                 |                                            |        1|   3|  45|  157|    0|
    +------------------------------------------------------+--------------------------------------------+---------+----+----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    +----------------------------------------+--------------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |                 Memory                 |                                     Module                                     | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +----------------------------------------+--------------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |rngMT19937ICN_uniformRNG_mt_even_1_V_U  |seedInitialization_Pipeline_SEED_INIT_LOOP_rngMT19937ICN_uniformRNG_mt_odd_1_V  |        1|  0|   0|    0|   512|   32|     1|        16384|
    +----------------------------------------+--------------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total                                   |                                                                                |        1|  0|   0|    0|   512|   32|     1|        16384|
    +----------------------------------------+--------------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    +-----------------------------------------------+----+-----------+-----+-----------+
    |                      Name                     | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                      |  31|          6|    1|          6|
    |rngMT19937ICN_uniformRNG_mt_even_0_V_address0  |  20|          4|    9|         36|
    |rngMT19937ICN_uniformRNG_mt_even_0_V_ce0       |  14|          3|    1|          3|
    |rngMT19937ICN_uniformRNG_mt_even_0_V_d0        |  14|          3|   32|         96|
    |rngMT19937ICN_uniformRNG_mt_even_0_V_we0       |  14|          3|    1|          3|
    |rngMT19937ICN_uniformRNG_mt_even_1_V_address0  |  14|          3|    9|         27|
    |rngMT19937ICN_uniformRNG_mt_even_1_V_ce0       |  14|          3|    1|          3|
    |rngMT19937ICN_uniformRNG_mt_even_1_V_d0        |  14|          3|   32|         96|
    |rngMT19937ICN_uniformRNG_mt_even_1_V_we0       |  14|          3|    1|          3|
    |rngMT19937ICN_uniformRNG_mt_odd_0_V_address0   |  14|          3|    9|         27|
    |rngMT19937ICN_uniformRNG_mt_odd_0_V_ce0        |  14|          3|    1|          3|
    +-----------------------------------------------+----+-----------+-----+-----------+
    |Total                                          | 177|         37|   97|        303|
    +-----------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------------------------------+---+----+-----+-----------+
    |                                Name                               | FF| LUT| Bits| Const Bits|
    +-------------------------------------------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                                                          |  5|   0|    5|          0|
    |grp_seedInitialization_Pipeline_SEED_INIT_LOOP_fu_65_ap_start_reg  |  1|   0|    1|          0|
    +-------------------------------------------------------------------+---+----+-----+-----------+
    |Total                                                              |  6|   0|    6|          0|
    +-------------------------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------------------------------+-----+-----+------------+--------------------------------------+--------------+
|                   RTL Ports                   | Dir | Bits|  Protocol  |             Source Object            |    C Type    |
+-----------------------------------------------+-----+-----+------------+--------------------------------------+--------------+
|ap_clk                                         |   in|    1|  ap_ctrl_hs|                    seedInitialization|  return value|
|ap_rst                                         |   in|    1|  ap_ctrl_hs|                    seedInitialization|  return value|
|ap_start                                       |   in|    1|  ap_ctrl_hs|                    seedInitialization|  return value|
|ap_done                                        |  out|    1|  ap_ctrl_hs|                    seedInitialization|  return value|
|ap_idle                                        |  out|    1|  ap_ctrl_hs|                    seedInitialization|  return value|
|ap_ready                                       |  out|    1|  ap_ctrl_hs|                    seedInitialization|  return value|
|rngMT19937ICN_uniformRNG_mt_even_0_V_address0  |  out|    9|   ap_memory|  rngMT19937ICN_uniformRNG_mt_even_0_V|         array|
|rngMT19937ICN_uniformRNG_mt_even_0_V_ce0       |  out|    1|   ap_memory|  rngMT19937ICN_uniformRNG_mt_even_0_V|         array|
|rngMT19937ICN_uniformRNG_mt_even_0_V_we0       |  out|    1|   ap_memory|  rngMT19937ICN_uniformRNG_mt_even_0_V|         array|
|rngMT19937ICN_uniformRNG_mt_even_0_V_d0        |  out|   32|   ap_memory|  rngMT19937ICN_uniformRNG_mt_even_0_V|         array|
|rngMT19937ICN_uniformRNG_mt_even_0_V_q0        |   in|   32|   ap_memory|  rngMT19937ICN_uniformRNG_mt_even_0_V|         array|
|rngMT19937ICN_uniformRNG_mt_even_0_V_address1  |  out|    9|   ap_memory|  rngMT19937ICN_uniformRNG_mt_even_0_V|         array|
|rngMT19937ICN_uniformRNG_mt_even_0_V_ce1       |  out|    1|   ap_memory|  rngMT19937ICN_uniformRNG_mt_even_0_V|         array|
|rngMT19937ICN_uniformRNG_mt_even_0_V_q1        |   in|   32|   ap_memory|  rngMT19937ICN_uniformRNG_mt_even_0_V|         array|
|rngMT19937ICN_uniformRNG_mt_odd_0_V_address0   |  out|    9|   ap_memory|   rngMT19937ICN_uniformRNG_mt_odd_0_V|         array|
|rngMT19937ICN_uniformRNG_mt_odd_0_V_ce0        |  out|    1|   ap_memory|   rngMT19937ICN_uniformRNG_mt_odd_0_V|         array|
|rngMT19937ICN_uniformRNG_mt_odd_0_V_we0        |  out|    1|   ap_memory|   rngMT19937ICN_uniformRNG_mt_odd_0_V|         array|
|rngMT19937ICN_uniformRNG_mt_odd_0_V_d0         |  out|   32|   ap_memory|   rngMT19937ICN_uniformRNG_mt_odd_0_V|         array|
|rngMT19937ICN_uniformRNG_mt_odd_0_V_q0         |   in|   32|   ap_memory|   rngMT19937ICN_uniformRNG_mt_odd_0_V|         array|
|rngMT19937ICN_uniformRNG_mt_odd_0_V_address1   |  out|    9|   ap_memory|   rngMT19937ICN_uniformRNG_mt_odd_0_V|         array|
|rngMT19937ICN_uniformRNG_mt_odd_0_V_ce1        |  out|    1|   ap_memory|   rngMT19937ICN_uniformRNG_mt_odd_0_V|         array|
|rngMT19937ICN_uniformRNG_mt_odd_0_V_q1         |   in|   32|   ap_memory|   rngMT19937ICN_uniformRNG_mt_odd_0_V|         array|
|rngMT19937ICN_uniformRNG_x_k_p_0_V             |  out|   32|      ap_vld|    rngMT19937ICN_uniformRNG_x_k_p_0_V|       pointer|
|rngMT19937ICN_uniformRNG_x_k_p_0_V_ap_vld      |  out|    1|      ap_vld|    rngMT19937ICN_uniformRNG_x_k_p_0_V|       pointer|
|rngMT19937ICN_uniformRNG_x_k_p_1_V             |  out|   32|      ap_vld|    rngMT19937ICN_uniformRNG_x_k_p_1_V|       pointer|
|rngMT19937ICN_uniformRNG_x_k_p_1_V_ap_vld      |  out|    1|      ap_vld|    rngMT19937ICN_uniformRNG_x_k_p_1_V|       pointer|
|rngMT19937ICN_uniformRNG_x_k_p_2_V             |  out|   32|      ap_vld|    rngMT19937ICN_uniformRNG_x_k_p_2_V|       pointer|
|rngMT19937ICN_uniformRNG_x_k_p_2_V_ap_vld      |  out|    1|      ap_vld|    rngMT19937ICN_uniformRNG_x_k_p_2_V|       pointer|
|rngMT19937ICN_uniformRNG_x_k_p_m_V             |  out|   32|      ap_vld|    rngMT19937ICN_uniformRNG_x_k_p_m_V|       pointer|
|rngMT19937ICN_uniformRNG_x_k_p_m_V_ap_vld      |  out|    1|      ap_vld|    rngMT19937ICN_uniformRNG_x_k_p_m_V|       pointer|
|rngMT19937ICN_uniformRNG_addr_head_V           |  out|   10|      ap_vld|  rngMT19937ICN_uniformRNG_addr_head_V|       pointer|
|rngMT19937ICN_uniformRNG_addr_head_V_ap_vld    |  out|    1|      ap_vld|  rngMT19937ICN_uniformRNG_addr_head_V|       pointer|
+-----------------------------------------------+-----+-----+------------+--------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.23>
ST_1 : Operation 6 [1/1] (1.23ns)   --->   "%store_ln616 = store i32 69072, i32 0" [../channel_code/xf_fintech/rng.hpp:616]   --->   Operation 6 'store' 'store_ln616' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_1 : Operation 7 [1/1] (1.23ns)   --->   "%store_ln617 = store i32 69072, i32 0" [../channel_code/xf_fintech/rng.hpp:617]   --->   Operation 7 'store' 'store_ln617' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 8 [2/2] (0.00ns)   --->   "%call_ln0 = call void @seedInitialization_Pipeline_SEED_INIT_LOOP, i32 %rngMT19937ICN_uniformRNG_mt_even_0_V, i32 %rngMT19937ICN_uniformRNG_mt_even_1_V, i32 %rngMT19937ICN_uniformRNG_mt_odd_0_V, i32 %rngMT19937ICN_uniformRNG_mt_odd_1_V"   --->   Operation 8 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 9 [1/2] (0.00ns)   --->   "%call_ln0 = call void @seedInitialization_Pipeline_SEED_INIT_LOOP, i32 %rngMT19937ICN_uniformRNG_mt_even_0_V, i32 %rngMT19937ICN_uniformRNG_mt_even_1_V, i32 %rngMT19937ICN_uniformRNG_mt_odd_0_V, i32 %rngMT19937ICN_uniformRNG_mt_odd_1_V"   --->   Operation 9 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 1.23>
ST_4 : Operation 10 [2/2] (1.23ns)   --->   "%rngMT19937ICN_uniformRNG_mt_even_0_V_load = load i32 0" [../channel_code/xf_fintech/rng.hpp:632]   --->   Operation 10 'load' 'rngMT19937ICN_uniformRNG_mt_even_0_V_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_4 : Operation 11 [2/2] (1.23ns)   --->   "%rngMT19937ICN_uniformRNG_mt_odd_0_V_load = load i32 0" [../channel_code/xf_fintech/rng.hpp:633]   --->   Operation 11 'load' 'rngMT19937ICN_uniformRNG_mt_odd_0_V_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_4 : Operation 12 [2/2] (1.23ns)   --->   "%rngMT19937ICN_uniformRNG_mt_even_0_V_load_1 = load i32 1" [../channel_code/xf_fintech/rng.hpp:634]   --->   Operation 12 'load' 'rngMT19937ICN_uniformRNG_mt_even_0_V_load_1' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_4 : Operation 13 [2/2] (1.23ns)   --->   "%rngMT19937ICN_uniformRNG_mt_odd_0_V_load_1 = load i32 198" [../channel_code/xf_fintech/rng.hpp:635]   --->   Operation 13 'load' 'rngMT19937ICN_uniformRNG_mt_odd_0_V_load_1' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>

State 5 <SV = 4> <Delay = 1.23>
ST_5 : Operation 14 [1/2] (1.23ns)   --->   "%rngMT19937ICN_uniformRNG_mt_even_0_V_load = load i32 0" [../channel_code/xf_fintech/rng.hpp:632]   --->   Operation 14 'load' 'rngMT19937ICN_uniformRNG_mt_even_0_V_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_5 : Operation 15 [1/1] (0.00ns)   --->   "%store_ln632 = store i32 %rngMT19937ICN_uniformRNG_mt_even_0_V_load, i32 %rngMT19937ICN_uniformRNG_x_k_p_0_V" [../channel_code/xf_fintech/rng.hpp:632]   --->   Operation 15 'store' 'store_ln632' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 16 [1/2] (1.23ns)   --->   "%rngMT19937ICN_uniformRNG_mt_odd_0_V_load = load i32 0" [../channel_code/xf_fintech/rng.hpp:633]   --->   Operation 16 'load' 'rngMT19937ICN_uniformRNG_mt_odd_0_V_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_5 : Operation 17 [1/1] (0.00ns)   --->   "%store_ln633 = store i32 %rngMT19937ICN_uniformRNG_mt_odd_0_V_load, i32 %rngMT19937ICN_uniformRNG_x_k_p_1_V" [../channel_code/xf_fintech/rng.hpp:633]   --->   Operation 17 'store' 'store_ln633' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 18 [1/2] (1.23ns)   --->   "%rngMT19937ICN_uniformRNG_mt_even_0_V_load_1 = load i32 1" [../channel_code/xf_fintech/rng.hpp:634]   --->   Operation 18 'load' 'rngMT19937ICN_uniformRNG_mt_even_0_V_load_1' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_5 : Operation 19 [1/1] (0.00ns)   --->   "%store_ln634 = store i32 %rngMT19937ICN_uniformRNG_mt_even_0_V_load_1, i32 %rngMT19937ICN_uniformRNG_x_k_p_2_V" [../channel_code/xf_fintech/rng.hpp:634]   --->   Operation 19 'store' 'store_ln634' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 20 [1/2] (1.23ns)   --->   "%rngMT19937ICN_uniformRNG_mt_odd_0_V_load_1 = load i32 198" [../channel_code/xf_fintech/rng.hpp:635]   --->   Operation 20 'load' 'rngMT19937ICN_uniformRNG_mt_odd_0_V_load_1' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_5 : Operation 21 [1/1] (0.00ns)   --->   "%store_ln635 = store i32 %rngMT19937ICN_uniformRNG_mt_odd_0_V_load_1, i32 %rngMT19937ICN_uniformRNG_x_k_p_m_V" [../channel_code/xf_fintech/rng.hpp:635]   --->   Operation 21 'store' 'store_ln635' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 22 [1/1] (0.00ns)   --->   "%store_ln636 = store i10 0, i10 %rngMT19937ICN_uniformRNG_addr_head_V" [../channel_code/xf_fintech/rng.hpp:636]   --->   Operation 22 'store' 'store_ln636' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 23 [1/1] (0.00ns)   --->   "%ret_ln637 = ret" [../channel_code/xf_fintech/rng.hpp:637]   --->   Operation 23 'ret' 'ret_ln637' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ rngMT19937ICN_uniformRNG_mt_even_0_V]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ rngMT19937ICN_uniformRNG_mt_even_1_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=1; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ rngMT19937ICN_uniformRNG_mt_odd_0_V]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ rngMT19937ICN_uniformRNG_mt_odd_1_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ rngMT19937ICN_uniformRNG_x_k_p_0_V]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ rngMT19937ICN_uniformRNG_x_k_p_1_V]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ rngMT19937ICN_uniformRNG_x_k_p_2_V]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ rngMT19937ICN_uniformRNG_x_k_p_m_V]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ rngMT19937ICN_uniformRNG_addr_head_V]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
store_ln616                                 (store) [ 000000]
store_ln617                                 (store) [ 000000]
call_ln0                                    (call ) [ 000000]
rngMT19937ICN_uniformRNG_mt_even_0_V_load   (load ) [ 000000]
store_ln632                                 (store) [ 000000]
rngMT19937ICN_uniformRNG_mt_odd_0_V_load    (load ) [ 000000]
store_ln633                                 (store) [ 000000]
rngMT19937ICN_uniformRNG_mt_even_0_V_load_1 (load ) [ 000000]
store_ln634                                 (store) [ 000000]
rngMT19937ICN_uniformRNG_mt_odd_0_V_load_1  (load ) [ 000000]
store_ln635                                 (store) [ 000000]
store_ln636                                 (store) [ 000000]
ret_ln637                                   (ret  ) [ 000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="rngMT19937ICN_uniformRNG_mt_even_0_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rngMT19937ICN_uniformRNG_mt_even_0_V"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="rngMT19937ICN_uniformRNG_mt_even_1_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rngMT19937ICN_uniformRNG_mt_even_1_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="rngMT19937ICN_uniformRNG_mt_odd_0_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rngMT19937ICN_uniformRNG_mt_odd_0_V"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="rngMT19937ICN_uniformRNG_mt_odd_1_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rngMT19937ICN_uniformRNG_mt_odd_1_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="rngMT19937ICN_uniformRNG_x_k_p_0_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rngMT19937ICN_uniformRNG_x_k_p_0_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="rngMT19937ICN_uniformRNG_x_k_p_1_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rngMT19937ICN_uniformRNG_x_k_p_1_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="rngMT19937ICN_uniformRNG_x_k_p_2_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rngMT19937ICN_uniformRNG_x_k_p_2_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="rngMT19937ICN_uniformRNG_x_k_p_m_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rngMT19937ICN_uniformRNG_x_k_p_m_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="rngMT19937ICN_uniformRNG_addr_head_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rngMT19937ICN_uniformRNG_addr_head_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="seedInitialization_Pipeline_SEED_INIT_LOOP"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1004" name="grp_access_fu_34">
<pin_list>
<pin id="35" dir="0" index="0" bw="32" slack="0"/>
<pin id="36" dir="0" index="1" bw="32" slack="0"/>
<pin id="37" dir="0" index="2" bw="0" slack="0"/>
<pin id="48" dir="0" index="4" bw="32" slack="2147483647"/>
<pin id="49" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="50" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="38" dir="1" index="3" bw="32" slack="0"/>
<pin id="51" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln616/1 rngMT19937ICN_uniformRNG_mt_even_0_V_load/4 rngMT19937ICN_uniformRNG_mt_even_0_V_load_1/4 "/>
</bind>
</comp>

<comp id="41" class="1004" name="store_ln617_access_fu_41">
<pin_list>
<pin id="42" dir="0" index="0" bw="32" slack="0"/>
<pin id="43" dir="0" index="1" bw="32" slack="0"/>
<pin id="44" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="45" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln617/1 "/>
</bind>
</comp>

<comp id="53" class="1004" name="grp_access_fu_53">
<pin_list>
<pin id="54" dir="0" index="0" bw="32" slack="0"/>
<pin id="55" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="56" dir="0" index="2" bw="0" slack="0"/>
<pin id="58" dir="0" index="4" bw="32" slack="2147483647"/>
<pin id="59" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="60" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="57" dir="1" index="3" bw="32" slack="0"/>
<pin id="61" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="rngMT19937ICN_uniformRNG_mt_odd_0_V_load/4 rngMT19937ICN_uniformRNG_mt_odd_0_V_load_1/4 "/>
</bind>
</comp>

<comp id="65" class="1004" name="grp_seedInitialization_Pipeline_SEED_INIT_LOOP_fu_65">
<pin_list>
<pin id="66" dir="0" index="0" bw="0" slack="0"/>
<pin id="67" dir="0" index="1" bw="32" slack="0"/>
<pin id="68" dir="0" index="2" bw="32" slack="0"/>
<pin id="69" dir="0" index="3" bw="32" slack="0"/>
<pin id="70" dir="0" index="4" bw="32" slack="0"/>
<pin id="71" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/2 "/>
</bind>
</comp>

<comp id="77" class="1004" name="store_ln632_store_fu_77">
<pin_list>
<pin id="78" dir="0" index="0" bw="32" slack="0"/>
<pin id="79" dir="0" index="1" bw="32" slack="0"/>
<pin id="80" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln632/5 "/>
</bind>
</comp>

<comp id="83" class="1004" name="store_ln633_store_fu_83">
<pin_list>
<pin id="84" dir="0" index="0" bw="32" slack="0"/>
<pin id="85" dir="0" index="1" bw="32" slack="0"/>
<pin id="86" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln633/5 "/>
</bind>
</comp>

<comp id="89" class="1004" name="store_ln634_store_fu_89">
<pin_list>
<pin id="90" dir="0" index="0" bw="32" slack="0"/>
<pin id="91" dir="0" index="1" bw="32" slack="0"/>
<pin id="92" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln634/5 "/>
</bind>
</comp>

<comp id="95" class="1004" name="store_ln635_store_fu_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="32" slack="0"/>
<pin id="97" dir="0" index="1" bw="32" slack="0"/>
<pin id="98" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln635/5 "/>
</bind>
</comp>

<comp id="101" class="1004" name="store_ln636_store_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="1" slack="0"/>
<pin id="103" dir="0" index="1" bw="10" slack="0"/>
<pin id="104" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln636/5 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="39"><net_src comp="18" pin="0"/><net_sink comp="34" pin=1"/></net>

<net id="40"><net_src comp="20" pin="0"/><net_sink comp="34" pin=0"/></net>

<net id="46"><net_src comp="18" pin="0"/><net_sink comp="41" pin=1"/></net>

<net id="47"><net_src comp="22" pin="0"/><net_sink comp="41" pin=0"/></net>

<net id="52"><net_src comp="20" pin="0"/><net_sink comp="34" pin=2"/></net>

<net id="62"><net_src comp="26" pin="0"/><net_sink comp="53" pin=2"/></net>

<net id="63"><net_src comp="28" pin="0"/><net_sink comp="34" pin=0"/></net>

<net id="64"><net_src comp="30" pin="0"/><net_sink comp="53" pin=0"/></net>

<net id="72"><net_src comp="24" pin="0"/><net_sink comp="65" pin=0"/></net>

<net id="73"><net_src comp="0" pin="0"/><net_sink comp="65" pin=1"/></net>

<net id="74"><net_src comp="2" pin="0"/><net_sink comp="65" pin=2"/></net>

<net id="75"><net_src comp="4" pin="0"/><net_sink comp="65" pin=3"/></net>

<net id="76"><net_src comp="6" pin="0"/><net_sink comp="65" pin=4"/></net>

<net id="81"><net_src comp="34" pin="7"/><net_sink comp="77" pin=0"/></net>

<net id="82"><net_src comp="8" pin="0"/><net_sink comp="77" pin=1"/></net>

<net id="87"><net_src comp="53" pin="7"/><net_sink comp="83" pin=0"/></net>

<net id="88"><net_src comp="10" pin="0"/><net_sink comp="83" pin=1"/></net>

<net id="93"><net_src comp="34" pin="3"/><net_sink comp="89" pin=0"/></net>

<net id="94"><net_src comp="12" pin="0"/><net_sink comp="89" pin=1"/></net>

<net id="99"><net_src comp="53" pin="3"/><net_sink comp="95" pin=0"/></net>

<net id="100"><net_src comp="14" pin="0"/><net_sink comp="95" pin=1"/></net>

<net id="105"><net_src comp="32" pin="0"/><net_sink comp="101" pin=0"/></net>

<net id="106"><net_src comp="16" pin="0"/><net_sink comp="101" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: rngMT19937ICN_uniformRNG_mt_even_0_V | {1 2 3 }
	Port: rngMT19937ICN_uniformRNG_mt_even_1_V | {1 2 3 }
	Port: rngMT19937ICN_uniformRNG_mt_odd_0_V | {2 3 }
	Port: rngMT19937ICN_uniformRNG_mt_odd_1_V | {2 3 }
	Port: rngMT19937ICN_uniformRNG_x_k_p_0_V | {5 }
	Port: rngMT19937ICN_uniformRNG_x_k_p_1_V | {5 }
	Port: rngMT19937ICN_uniformRNG_x_k_p_2_V | {5 }
	Port: rngMT19937ICN_uniformRNG_x_k_p_m_V | {5 }
	Port: rngMT19937ICN_uniformRNG_addr_head_V | {5 }
 - Input state : 
	Port: seedInitialization : rngMT19937ICN_uniformRNG_mt_even_0_V | {4 5 }
	Port: seedInitialization : rngMT19937ICN_uniformRNG_mt_even_1_V | {}
	Port: seedInitialization : rngMT19937ICN_uniformRNG_mt_odd_0_V | {4 5 }
	Port: seedInitialization : rngMT19937ICN_uniformRNG_mt_odd_1_V | {}
	Port: seedInitialization : rngMT19937ICN_uniformRNG_x_k_p_0_V | {}
	Port: seedInitialization : rngMT19937ICN_uniformRNG_x_k_p_1_V | {}
	Port: seedInitialization : rngMT19937ICN_uniformRNG_x_k_p_2_V | {}
	Port: seedInitialization : rngMT19937ICN_uniformRNG_x_k_p_m_V | {}
	Port: seedInitialization : rngMT19937ICN_uniformRNG_addr_head_V | {}
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
		store_ln632 : 1
		store_ln633 : 1
		store_ln634 : 1
		store_ln635 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------------------------------|---------|---------|---------|
| Operation|                    Functional Unit                   |   DSP   |    FF   |   LUT   |
|----------|------------------------------------------------------|---------|---------|---------|
|   call   | grp_seedInitialization_Pipeline_SEED_INIT_LOOP_fu_65 |    3    |    42   |   119   |
|----------|------------------------------------------------------|---------|---------|---------|
|   Total  |                                                      |    3    |    42   |   119   |
|----------|------------------------------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
N/A

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  |
|------------------|------|------|------|--------||---------|
| grp_access_fu_34 |  p0  |   2  |  32  |   64   |
|------------------|------|------|------|--------||---------|
|       Total      |      |      |      |   64   ||  0.427  |
|------------------|------|------|------|--------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    3   |    -   |   42   |   119  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    0   |    -   |    -   |
|  Register |    -   |    -   |    -   |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    3   |    0   |   42   |   119  |
+-----------+--------+--------+--------+--------+
