INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11248/Desktop/FPGA/wyj_test_3-3/wyj_test_3-3.ip_user_files/bd/wyj_test_3_3/ipshared/2ad4/ip_74ls90.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wyj74ls90
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11248/Desktop/FPGA/wyj_test_3-3/wyj_test_3-3.ip_user_files/bd/wyj_test_3_3/ip/wyj_test_3_3_wyj74ls90_0_0/sim/wyj_test_3_3_wyj74ls90_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wyj_test_3_3_wyj74ls90_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11248/Desktop/FPGA/wyj_test_3-3/wyj_test_3-3.ip_user_files/bd/wyj_test_3_3/ip/wyj_test_3_3_wyj74ls90_1_0/sim/wyj_test_3_3_wyj74ls90_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wyj_test_3_3_wyj74ls90_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11248/Desktop/FPGA/wyj_test_3-3/wyj_test_3-3.ip_user_files/bd/wyj_test_3_3/sim/wyj_test_3_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wyj_test_3_3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11248/Desktop/FPGA/wyj_test_3-3/wyj_test_3-3.gen/sources_1/bd/wyj_test_3_3/hdl/wyj_test_3_3_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wyj_test_3_3_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11248/Desktop/FPGA/wyj_test_3-3/wyj_test_3-3.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
