
<div class="modal fade advanced-asic-design-verification" tabindex="-1" aria-labelledby="exampleModalLabel" aria-hidden="true">
  <div class="modal-dialog modal-lg">
    <div class="modal-content">
      <div class="modal-header">
        <h2 class="modal-title">Advanced ASIC Design & Verification</h2>
        <button type="button" class="btn-close" data-bs-dismiss="modal" aria-label="Close"></button>
      </div>
      <div class="modal-body">
        <p>Master SystemVerilog and UVM to verify IP, subsystems, and SoCs. Build testbenches, assertions, coverage, and regressions on industry‑style designs.</p>
        <div class="container">
            <div class="row">
                <div class="col-12 col-md-6">
                    <div>
        <h4>Skills Covered</h4>
        <ul>
          <li>SystemVerilog &amp; UVM</li>
          <li>Assertions (SVA), functional &amp; code coverage</li>
          <li>Constrained‑random &amp; directed testing</li>
          <li>VIP integration, scoreboards, checkers</li>
          <li>Regressions, debug &amp; coverage closure</li>
        </ul>
        <h4>Projects</h4>
        <ul>
          <li>APB/AXI VIP with assertions &amp; coverage</li>
          <li>NoC Router Design &amp; Verification</li>
          <li>RISC‑V Verification + FPGA realization</li>
          <li>I2C/SPI/UART with error injection</li>
        </ul>
      </div>
                </div>
                <div class="col-12 col-md-6">
        <h4>Job Roles</h4>
        <ul>
          <li>Design Verification Engineer</li>
          <li>VIP Engineer</li>
          <li>UVM Methodology Engineer</li>
        </ul>
        <h4>Career Pathway</h4>
        <p class="pathway">Trainee → Junior DV → DV Engineer → Senior DV → DV Lead</p>
        <a class="btn bg-maroon text-white" href="~src/admissions.html#apply">Apply for This Course</a>
        <a class="btn bt-white text-maroon" data-course="asic-dv">Download Brochure</a>

                </div>
            </div>
        </div>
        </div>
    </div>
  </div>
</div>