// Seed: 1419035076
module module_0 (
    output reg id_0,
    input id_1
);
  always @(posedge 1) begin
    if (1'b0) begin
      id_0 <= ~id_1;
      id_0 = 1;
    end
    id_0 <= 1;
  end
  logic id_2;
endmodule
