 
****************************************
Report : qor
Design : HDL_Complex_Multiplier
Version: P-2019.03-SP3
Date   : Tue Feb 23 13:01:49 2021
****************************************


  Timing Path Group 'clk'
  -----------------------------------
  Levels of Logic:              14.00
  Critical Path Length:          2.00
  Critical Path Slack:          -0.61
  Critical Path Clk Period:      1.54
  Total Negative Slack:        -33.26
  No. of Violating Paths:       63.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          0
  Hierarchical Port Count:          0
  Leaf Cell Count:               1829
  Buf/Inv Cell Count:             282
  Buf Cell Count:                  25
  Inv Cell Count:                 257
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:      1634
  Sequential Cell Count:          195
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:     3351.142799
  Noncombinational Area:  1291.051562
  Buf/Inv Area:            408.155267
  Total Buffer Area:            64.04
  Total Inverter Area:         344.11
  Macro/Black Box Area:      0.000000
  Net Area:               1085.986417
  -----------------------------------
  Cell Area:              4642.194361
  Design Area:            5728.180778


  Design Rules
  -----------------------------------
  Total Number of Nets:          2073
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: rhel77vdi012

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.31
  Logic Optimization:                  3.26
  Mapping Optimization:               82.56
  -----------------------------------------
  Overall Compile Time:               96.80
  Overall Compile Wall Clock Time:    97.86

  --------------------------------------------------------------------

  Design  WNS: 0.61  TNS: 33.26  Number of Violating Paths: 63


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------


1
