<?xml version="1.1" encoding="utf-8"?> 

<device schemaVersion="1.1" xmlns:xs="http://www.w3.org/2001/XMLSchema-instance" xs:noNamespaceSchemaLocation="CMSIS-SVD_Schema_1_0.xsd" >
  <name>LPC122x</name>
  <version>2</version>
  <description>LPC122x</description>
<!--
	Software that is described herein is for illustrative purposes only
	which provides customers with programming information regarding the
	products. This software is supplied "AS IS" without any warranties.
	NXP Semiconductors assumes no responsibility or liability for the
	use of the software, conveys no license or title under any patent,
	copyright, or mask work right to the product. NXP Semiconductors
	reserves the right to make changes in the software without
	notification. NXP Semiconductors also make no representation or
	warranty that such application will be suitable for the specified
	use without further testing or modification.	
	
-->	






 <!-- v1  updates (includes v0 to v24)
 Bus Interface Properties 
  Cortex-M0 is byte addressable 
  IOCONFIG changed to IOCON 
  COMPARATOR changed to ACOMP
  SYSCON  SYSRESSTAT register made read-write
   FLASHCTRL block added with FLASHCFG register at address 0x5006 0028 
 
 make some changes to validate against cmsis schema:
  <headerFile> removed
  <resetMask>0xFFFF FFFF</resetMask> replaced by <resetMask>0xFFFFFFFF</resetMask>
  <access>read</access> replaced by <access>read-only</access>
  <access>write</access> replaced by <access>write-only</access>
  all <bitRange>n</bitRange> as <bitRange>[n:n]</bitRange>
  remove all spaces from hex numbers 0x0000 0000 to 0x00000000
  if there is no reset value, put in <resetvalue>0</resetvalue>
  <enumeratedValues>
						<name>test</name>  can't be empty
   -->
 <!-- v2 updates
 	-update syscon chapter from UM10441v2
 	-update iocon chapter from UM10441v2
 	-remove empty enumerated values tags for schema compliance
 	-interrupts added
 	-micro dma one channel added to channel registers for memory-to-memory transfers (see UM10441v2)
 	- w/ part LPC12D27
 	- add alternate register tags for registers with address conflicts
 
 -->
	
	
	<!--
		<headerFile>    
		<prefixes>
		<peripheral>LPC_</peripheral>     
		</prefixes>  
		</headerFile>   -->	
  <addressUnitBits>8</addressUnitBits>
  <width>32</width>
  <size>32</size> 	
  
  <peripherals>
	<peripheral>
		<name>I2C</name>
		<description>Product name title=UM10441 Chapter title=LPC122x I2C-bus controller Modification date=2/2/2011 Major revision=0 Minor revision=17 </description>
		<groupName>I2C</groupName>
		<baseAddress>0x40000000</baseAddress>
		<addressBlock>
        <offset>0</offset> 
		<size>0xFFF</size> 
		<usage>registers</usage> 
		</addressBlock>	

		<interrupt>
			<name>I2C</name>
			<value>12</value>
		</interrupt>
		<registers>
			<register>
				<name>CONSET</name>
				<description>I2C Control Set Register. When a one is written to a bit of this register, the corresponding bit in the I2C control register is set. Writing a zero has no effect on the corresponding bit in the I2C control register.</description>
				<addressOffset>0x000</addressOffset>
				<access>read-write</access>
				<resetValue>0x00</resetValue>
				<resetMask>0xFFFFFFFF</resetMask>
				<fields>
					<field>
						<name>RESERVED</name>
						<description>Reserved. User software should not write ones to reserved bits. The value read from a reserved bit is not defined.</description>
						<bitRange>[1:0]</bitRange>
					</field>
					<field>
						<name>AA</name>
						<description>Assert acknowledge flag.</description>
						<bitRange>[2:2]</bitRange>
					</field>
					<field>
						<name>SI</name>
						<description>I2C interrupt flag.</description>
						<bitRange>[3:3]</bitRange>
					</field>
					<field>
						<name>STO</name>
						<description>STOP flag.</description>
						<bitRange>[4:4]</bitRange>
					</field>
					<field>
						<name>STA</name>
						<description>START flag.</description>
						<bitRange>[5:5]</bitRange>
					</field>
					<field>
						<name>I2EN</name>
						<description>I2C interface enable.</description>
						<bitRange>[6:6]</bitRange>
					</field>
					<field>
						<name>RESERVED</name>
						<description>Reserved. User software should not write ones to reserved bits. The value read from a reserved bit is not defined.</description>
						<bitRange>[7:7]</bitRange>
					</field>
					<field>
						<name>RESERVED</name>
						<description>Reserved</description>
						<bitRange>[31:8]</bitRange>
					</field>
				</fields>
			</register>
			<register>
				<name>STAT</name>
				<description>I2C Status Register. During I2C operation, this register provides detailed status codes that allow software to determine the next action needed.</description>
				<addressOffset>0x004</addressOffset>
				<access>read-only</access>
				<resetValue>0xF8</resetValue>
				<resetMask>0xFFFFFFFF</resetMask>
				<fields>
					<field>
						<name>RESERVED</name>
						<description>These bits are unused and are always 0.</description>
						<bitRange>[2:0]</bitRange>
					</field>
					<field>
						<name>Status</name>
						<description>These bits give the actual status information about the I2C interface.</description>
						<bitRange>[7:3]</bitRange>
					</field>
					<field>
						<name>RESERVED</name>
						<description>Reserved</description>
						<bitRange>[31:8]</bitRange>
					</field>
				</fields>
			</register>
			<register>
				<name>DAT</name>
				<description>I2C Data Register. During master or slave transmit mode, data to be transmitted is written to this register. During master or slave receive mode, data that has been received may be read from this register.</description>
				<addressOffset>0x008</addressOffset>
				<access>read-write</access>
				<resetValue>0x00</resetValue>
				<resetMask>0xFFFFFFFF</resetMask>
				<fields>
					<field>
						<name>Data</name>
						<description>This register holds data values that have been received or are to be transmitted.</description>
						<bitRange>[7:0]</bitRange>
					</field>
					<field>
						<name>RESERVED</name>
						<description>Reserved</description>
						<bitRange>[31:8]</bitRange>
					</field>
				</fields>
			</register>
			<register>
				<name>ADR0</name>
				<description>I2C Slave Address Register 0. Contains the 7-bit slave address for operation of the I2C interface in slave mode, and is not used in master mode. The least significant bit determines whether a slave responds to the General Call address.</description>
				<addressOffset>0x00C</addressOffset>
				<access>read-write</access>
				<resetValue>0x00</resetValue>
				<resetMask>0xFFFFFFFF</resetMask>
				<fields>
					<field>
						<name>GC</name>
						<description>General Call enable bit.</description>
						<bitRange>[0:0]</bitRange>
					</field>
					<field>
						<name>Address</name>
						<description>The I2C device address for slave mode.</description>
						<bitRange>[7:1]</bitRange>
					</field>
					<field>
						<name>RESERVED</name>
						<description>Reserved</description>
						<bitRange>[31:8]</bitRange>
					</field>
				</fields>
			</register>
			<register>
				<name>SCLH</name>
				<description>SCH Duty Cycle Register High Half Word. Determines the high time of the I2C clock.</description>
				<addressOffset>0x010</addressOffset>
				<access>read-write</access>
				<resetValue>0x04</resetValue>
				<resetMask>0xFFFFFFFF</resetMask>
				<fields>
					<field>
						<name>SCLH</name>
						<description>Count for SCL HIGH time period selection.</description>
						<bitRange>[15:0]</bitRange>
					</field>
					<field>
						<name>RESERVED</name>
						<description>Reserved</description>
						<bitRange>[31:16]</bitRange>
					</field>
				</fields>
			</register>
			<register>
				<name>SCLL</name>
				<description>SCL Duty Cycle Register Low Half Word. Determines the low time of the I2C clock. I2nSCLL and I2nSCLH together determine the clock frequency generated by an I2C master and certain times used in slave mode.</description>
				<addressOffset>0x014</addressOffset>
				<access>read-write</access>
				<resetValue>0x04</resetValue>
				<resetMask>0xFFFFFFFF</resetMask>
				<fields>
					<field>
						<name>SCLL</name>
						<description>Count for SCL low time period selection.</description>
						<bitRange>[15:0]</bitRange>
					</field>
					<field>
						<name>RESERVED</name>
						<description>Reserved</description>
						<bitRange>[31:16]</bitRange>
					</field>
				</fields>
			</register>
			<register>
				<name>CONCLR</name>
				<description>I2C Control Clear Register. When a one is written to a bit of this register, the corresponding bit in the I2C control register is cleared. Writing a zero has no effect on the corresponding bit in the I2C control register.</description>
				<addressOffset>0x018</addressOffset>
				<access>write-only</access>
				<resetValue>0</resetValue>
				<resetMask>0xFFFFFFFF</resetMask>
				<fields>
					<field>
						<name>RESERVED</name>
						<description>Reserved. User software should not write ones to reserved bits. The value read from a reserved bit is not defined.</description>
						<bitRange>[1:0]</bitRange>
					</field>
					<field>
						<name>AAC</name>
						<description>Assert acknowledge Clear bit.</description>
						<bitRange>[2:2]</bitRange>
					</field>
					<field>
						<name>SIC</name>
						<description>I2C interrupt Clear bit.</description>
						<bitRange>[3:3]</bitRange>
					</field>
					<field>
						<name>RESERVED</name>
						<description>Reserved. User software should not write ones to reserved bits. The value read from a reserved bit is not defined.</description>
						<bitRange>[4:4]</bitRange>
					</field>
					<field>
						<name>STAC</name>
						<description>START flag Clear bit.</description>
						<bitRange>[5:5]</bitRange>
					</field>
					<field>
						<name>I2ENC</name>
						<description>I2C interface Disable bit.</description>
						<bitRange>[6:6]</bitRange>
					</field>
					<field>
						<name>RESERVED</name>
						<description>Reserved. User software should not write ones to reserved bits. The value read from a reserved bit is not defined.</description>
						<bitRange>[7:7]</bitRange>
					</field>
					<field>
						<name>RESERVED</name>
						<description>Reserved</description>
						<bitRange>[31:8]</bitRange>
					</field>
				</fields>
			</register>
			<register>
				<name>MMCTRL</name>
				<description>Monitor mode control register.</description>
				<addressOffset>0x01C</addressOffset>
				<access>read-write</access>
				<resetValue>0x00</resetValue>
				<resetMask>0xFFFFFFFF</resetMask>
				<fields>
					<field>
						<name>MM_ENA</name>
						<description>Monitor mode enable.</description>
						<bitRange>[0:0]</bitRange>
						<enumeratedValues>
						<name>test</name>
							<enumeratedValue>
								<name>MONITOR_MODE_DISABLE</name>
								<description>Monitor mode disabled.</description>
								<value>0</value>
							</enumeratedValue>
							<enumeratedValue>
								<name>THE_I2C_MODULE_WILL_</name>
								<description>The I2C module will enter monitor mode. In this mode the SDA output will be forced high. This will prevent the I2C module from outputting data of any kind (including ACK) onto the I2C data bus. Depending on the state of the ENA_SCL bit, the output may be also forced high, preventing the module from having control over the I2C clock line.</description>
								<value>1</value>
							</enumeratedValue>
						</enumeratedValues>
					</field>
					<field>
						<name>ENA_SCL</name>
						<description>SCL output enable.</description>
						<bitRange>[1:1]</bitRange>
						<enumeratedValues>
						<name>test</name>
							<enumeratedValue>
								<name>WHEN_THIS_BIT_IS_CLE</name>
								<description>When this bit is cleared to 0, the SCL output will be forced high when the module is in monitor mode. As described above, this will prevent the module from having any control over the I2C clock line.</description>
								<value>0</value>
							</enumeratedValue>
							<enumeratedValue>
								<name>WHEN_THIS_BIT_IS_SET</name>
								<description>When this bit is set, the I2C module may exercise the same control over the clock line that it would in normal operation. This means that, acting as a slave peripheral, the I2C module can stretch the clock line (hold it low) until it has had time to respond to an I 2C interrupt. When the ENA_SCL bit is cleared and the I2C no longer has the ability to stall the bus, interrupt response time becomes important. To give the part more time to respond to an I2C interrupt under these conditions, a DATA _BUFFER register is used to hold received data for a full 9-bit word transmission time.</description>
								<value>1</value>
							</enumeratedValue>
						</enumeratedValues>
					</field>
					<field>
						<name>MATCH_ALL</name>
						<description>Select interrupt register match.</description>
						<bitRange>[2:2]</bitRange>
						<enumeratedValues>
						<name>test</name>
							<enumeratedValue>
								<name>WHEN_THIS_BIT_IS_CLE</name>
								<description>When this bit is cleared, an interrupt will only be generated when a match occurs to one of the (up-to) four address registers described above.   That is, the module will respond as a normal slave as far as address-recognition is concerned.</description>
								<value>0</value>
							</enumeratedValue>
							<enumeratedValue>
								<name>WHEN_THIS_BIT_IS_SET</name>
								<description>When this bit is set to 1 and the I2C is in monitor mode, an interrupt will be generated on ANY address received. This will enable the part to monitor all traffic on the bus.</description>
								<value>1</value>
							</enumeratedValue>
						</enumeratedValues>
					</field>
					<field>
						<name>RESERVED</name>
						<description>Reserved.</description>
						<bitRange>[31:3]</bitRange>
						
					</field>
				</fields>
			</register>
			<register>
				<dim>3</dim>
				<dimIncrement>0x4</dimIncrement>
				<dimIndex>1-3</dimIndex>
				<name>ADR%s</name>
				<description>I2C Slave Address Register. Contains the 7-bit slave address for operation of the I2C interface in slave mode, and is not used in master mode. The least significant bit determines whether a slave responds to the General Call address.</description>
				<addressOffset>0x020</addressOffset>
				<access>read-write</access>
				<resetValue>0x00</resetValue>
				<resetMask>0xFFFFFFFF</resetMask>
				<fields>
					<field>
						<name>GC</name>
						<description>General Call enable bit.</description>
						<bitRange>[0:0]</bitRange>
					</field>
					<field>
						<name>Address</name>
						<description>The I2C device address for slave mode.</description>
						<bitRange>[7:1]</bitRange>
					</field>
					<field>
						<name>RESERVED</name>
						<description>Reserved</description>
						<bitRange>[31:8]</bitRange>
					</field>
				</fields>
			</register>
			<register>
				<name>DATA_BUFFER</name>
				<description>Data buffer register. The contents of the 8 MSBs of the I2DAT shift register will be transferred to the DATA_BUFFER automatically after every nine bits (8 bits of data plus ACK or NACK) has been received on the bus.</description>
				<addressOffset>0x02C</addressOffset>
				<access>read-only</access>
				<resetValue>0x00</resetValue>
				<resetMask>0xFFFFFFFF</resetMask>
				<fields>
					<field>
						<name>Data</name>
						<description>This register holds contents of the 8 MSBs of the I2DAT shift register.</description>
						<bitRange>[7:0]</bitRange>
					</field>
					<field>
						<name>RESERVED</name>
						<description>Reserved</description>
						<bitRange>[31:8]</bitRange>
					</field>
				</fields>
			</register>
			<register>
				<dim>4</dim>
				<dimIncrement>0x4</dimIncrement>
				<dimIndex>0-3</dimIndex>
				<name>MASK%s</name>
				<description>I2C Slave address mask register. This mask register is associated with I2ADR0 to determine an address match. The mask register has no effect when comparing to the General Call address (0000000).</description>
				<addressOffset>0x030</addressOffset>
				<access>read-write</access>
				<resetValue>0x00</resetValue>
				<resetMask>0xFFFFFFFF</resetMask>
				<fields>
					<field>
						<name>RESERVED</name>
						<description>Reserved. User software should not write ones to reserved bits. This bit reads always back as 0.</description>
						<bitRange>[0:0]</bitRange>
					</field>
					<field>
						<name>MASK</name>
						<description>Mask bits.</description>
						<bitRange>[7:1]</bitRange>
					</field>
					<field>
						<name>RESERVED</name>
						<description>Reserved. User software should not write ones to reserved bits. These bits read always back as 0s.</description>
						<bitRange>[31:8]</bitRange>
					</field>
				</fields>
			</register>
		</registers>
	</peripheral>

	<peripheral>
		<name>WWDT</name>
		<description>Product name title=UM10441 Chapter title=LPC122x Windowed Watchdog Timer (WWDT) Modification date=2/2/2011 Major revision=0 Minor revision=17 </description>
		<groupName>WWDT</groupName>
		<baseAddress>0x40004000</baseAddress>
		<addressBlock>
        <offset>0</offset> 
		<size>0xFFF</size> 
		<usage>registers</usage> 
		</addressBlock>	
		<interrupt>
			<name>WDT</name>
			<value>22</value>
		</interrupt>
		<registers>
			<register>
				<name>MOD</name>
				<description>Watchdog mode register. This register contains the basic mode and status of the Watchdog Timer.</description>
				<addressOffset>0x000</addressOffset>
				<access>read-write</access>
				<resetValue>0x00000003</resetValue>
				<resetMask>0xFFFFFFFF</resetMask>
				<fields>
					<field>
						<name>WDEN</name>
						<description>Watchdog enable bit. The WDEN bit can be locked from subsequent writes by the WDLOCKEN bit.</description>
						<bitRange>[0:0]</bitRange>
						<enumeratedValues>
						<name>test</name>
							<enumeratedValue>
								<name>STOPPED</name>
								<description>The watchdog timer is stopped.</description>
								<value>0</value>
							</enumeratedValue>
							<enumeratedValue>
								<name>RUNNING</name>
								<description>The watchdog timer is running. The watchdog timer is automatically enabled at reset without requiring a valid feed sequence. Any subsequent writes to this bit require a valid feed sequence before the change can take effect.</description>
								<value>1</value>
							</enumeratedValue>
						</enumeratedValues>
					</field>
					<field>
						<name>WDRESET</name>
						<description>Watchdog reset enable bit. This bit can be changed at any time. The WDRESET bit is set by an external reset or a Watchdog timer reset. The WDRESET bit can be locked from subsequent writes by the WDLOCKEN bit.</description>
						<bitRange>[1:1]</bitRange>
						<enumeratedValues>
						<name>test</name>
							<enumeratedValue>
								<name>INTERRUPT</name>
								<description>A watchdog time-out will cause an interrupt.</description>
								<value>0</value>
							</enumeratedValue>
							<enumeratedValue>
								<name>RESET</name>
								<description>A watchdog timeout will cause a chip reset.</description>
								<value>1</value>
							</enumeratedValue>
						</enumeratedValues>
					</field>
					<field>
						<name>WDTOF</name>
						<description>Watchdog time-out flag. The Watchdog time-out flag is set when the Watchdog times out, when a feed error occurs, or when WDPROTECT =1 and an attempt is made to write to the WDTC register. This flag is cleared by software writing a 0 to this bit. Causes a chip reset if WDRESET = 1.</description>
						<bitRange>[2:2]</bitRange>
						
					</field>
					<field>
						<name>WDINT</name>
						<description>The Watchdog interrupt flag is set when the Watchdog counter reaches the value specified by WDWARNINT. This flag is cleared when any reset occurs, and is cleared by software by writing a 1 to this bit.</description>
						<bitRange>[3:3]</bitRange>
						
					</field>
					<field>
						<name>WDPROTECT</name>
						<description>Watchdog update mode. This bit is Set Only. Once the WDPROTECT bit is set it can not be cleared by software. The WDPROTECT bit is cleared by an external reset or a Watchdog timer reset.</description>
						<bitRange>[4:4]</bitRange>
						<enumeratedValues>
						<name>test</name>
							<enumeratedValue>
								<name>UNLOCK</name>
								<description>The watchdog timer constant value (WDTC) can be changed at any time.</description>
								<value>0</value>
							</enumeratedValue>
							<enumeratedValue>
								<name>LOCK</name>
								<description>The watchdog timer constant value (WDTC) can be changed only after the counter is below the value of WARNINT and WINDOW.</description>
								<value>1</value>
							</enumeratedValue>
						</enumeratedValues>
					</field>
					<field>
						<name>WDLOCKCLK</name>
						<description>Watchdog clock lock bit.  This bit is cleared on reset and can subsequently be written to only once to set it. Once this bit has been set, it can only be cleared through resetting the chip.</description>
						<bitRange>[5:5]</bitRange>
						<enumeratedValues>
						<name>test</name>
							<enumeratedValue>
								<name>THE_WATCHDOG_CLOCK_(</name>
								<description>The watchdog clock (WDCLK) can be disabled at any time.</description>
								<value>0</value>
							</enumeratedValue>
							<enumeratedValue>
								<name>SETTING_THIS_BIT_DIS</name>
								<description>Setting this bit disables any writes to the bit or bits that control the power to the currently selected watchdog clock source in the power configuration registers PDRUNCFG, PDSLEEPCFG, and PDAWAKECFG. Other bits in the power configuration registers are not affected. Setting the WDLOCKCLK bit ensures that the WDT always has a valid clock source for WDCLK provided that the watchdog oscillator and/or the IRC are powered.  Before setting the WDLOCKCLK bit, the user must enable either the watchdog oscillator or the IRC or both in all three power configuration registers in order to keep the selected clock source running in Active, Sleep, or Deep-sleep modes. Once the WDLOCKCLK bit is set, the watchdog clock source cannot be switched off or on. If the WDT is to be running in Deep-sleep mode, the watchdog oscillator must be enabled in the PDSLEEPCFG register before setting the WDLOCKCLK bit .</description>
								<value>1</value>
							</enumeratedValue>
						</enumeratedValues>
					</field>
					<field>
						<name>WDLOCKDP</name>
						<description>Deep power-down disable bit. This bit is cleared on reset and can subsequently be written to only once to set it. Once this bit has been set, it can only be cleared through resetting the chip.</description>
						<bitRange>[6:6]</bitRange>
						<enumeratedValues>
						<name>test</name>
							<enumeratedValue>
								<name>DPDEN_UNLOCK</name>
								<description>Deep power-down mode can be entered at any time.</description>
								<value>0</value>
							</enumeratedValue>
							<enumeratedValue>
								<name>DPDEN_LOCK</name>
								<description>The DPDEN bit in the PMU (see Table 54 Power control register (PCON, address 0x4003 8000) bit description) cannot be set to 1.</description>
								<value>1</value>
							</enumeratedValue>
						</enumeratedValues>
					</field>
					<field>
						<name>WDLOCKEN</name>
						<description>Watchdog enable and reset lockout bit. This bit is cleared on reset and can subsequently be written to only once to set it. Once this bit has been set, it can only be cleared through resetting the chip.</description>
						<bitRange>[7:7]</bitRange>
						<enumeratedValues>
						<name>test</name>
							<enumeratedValue>
								<name>UNLOCK</name>
								<description>The WDEN and WDRESET bits can be written to by software any time to enable or disable watchdog operation.</description>
								<value>0</value>
							</enumeratedValue>
							<enumeratedValue>
								<name>LOCK</name>
								<description>If this bit is set to one, all subsequent writes to the WDEN and WDRESET bits will be blocked. The watchdog will be permanently disabled or enabled depending on the state of the WDEN bit when the WDLOCK bit was set. The reset behavior is affected as follows: If the watchdog is enabled and the WDRESET is bit set to one before setting the WDLOCKEN bit, a watchdog trigger always causes a reset and this behavior cannot be overwritten by software.  If the watchdog is enabled and the WDRESET bit is set to zero before setting the WDLOCKEN bit, a watchdog trigger always causes an interrupt and this behavior cannot be overwritten by software.</description>
								<value>1</value>
							</enumeratedValue>
						</enumeratedValues>
					</field>
					<field>
						<name>RESERVED</name>
						<description>Reserved, user software should not write ones to reserved bits. The value read from a reserved bit is not defined.</description>
						<bitRange>[31:8]</bitRange>
						
					</field>
				</fields>
			</register>
			<register>
				<name>TC</name>
				<description>Watchdog timer constant register. This register determines the time-out value.</description>
				<addressOffset>0x004</addressOffset>
				<access>read-write</access>
				<resetValue>0x0000FFFF</resetValue>
				<resetMask>0xFFFFFFFF</resetMask>
				<fields>
					<field>
						<name>WDTC</name>
						<description>Watchdog time-out interval.</description>
						<bitRange>[23:0]</bitRange>
					</field>
					<field>
						<name>RESERVED</name>
						<description>Reserved, user software should not write ones to reserved bits. The value read from a reserved bit is not defined.</description>
						<bitRange>[31:24]</bitRange>
					</field>
				</fields>
			</register>
			<register>
				<name>FEED</name>
				<description>Watchdog feed sequence register. Writing 0xAA followed by 0x55 to this register reloads the Watchdog timer with the value contained in TC.</description>
				<addressOffset>0x008</addressOffset>
				<access>write-only</access>
				<resetValue>0</resetValue>
				<resetMask>0xFFFFFFFF</resetMask>
				<fields>
					<field>
						<name>Feed</name>
						<description>Feed value should be 0xAA followed by 0x55.</description>
						<bitRange>[7:0]</bitRange>
					</field>
					<field>
						<name>RESERVED</name>
						<description>Reserved, user software should not write ones to reserved bits. The value read from a reserved bit is not defined.</description>
						<bitRange>[31:8]</bitRange>
					</field>
				</fields>
			</register>
			<register>
				<name>TV</name>
				<description>Watchdog timer value register. This register reads out the current value of the Watchdog timer.</description>
				<addressOffset>0x00C</addressOffset>
				<access>read-only</access>
				<resetValue>0xFF</resetValue>
				<resetMask>0xFFFFFFFF</resetMask>
				<fields>
					<field>
						<name>Count</name>
						<description>Counter timer value.</description>
						<bitRange>[23:0]</bitRange>
					</field>
					<field>
						<name>RESERVED</name>
						<description>Reserved, user software should not write ones to reserved bits. The value read from a reserved bit is not defined.</description>
						<bitRange>[31:24]</bitRange>
					</field>
				</fields>
			</register>
			<register>
				<name>CLKSEL</name>
				<description>Watchdog clock source selection register.</description>
				<addressOffset>0x010</addressOffset>
				<access>read-write</access>
				<resetValue>0</resetValue>
				<resetMask>0xFFFFFFFF</resetMask>
				<fields>
					<field>
						<name>WDSEL</name>
						<description>These bits select the clock source for the Watchdog timer as described below. Warning: Improper setting of this value may result in incorrect operation of the Watchdog timer, which could adversely affect system operation. If the WDLOCK bit in this register is set, the WDSEL bits cannot be modified. Writes to the WDSEL bits are ignored if the corresponding clock source is powered down in the PDRUNCFG register (Table 49).</description>
						<bitRange>[1:0]</bitRange>
						<enumeratedValues>
						<name>test</name>
							<enumeratedValue>
								<name>IRC</name>
								<description>Selects the Internal RC oscillator as the Watchdog clock source (default). In active mode only.</description>
								<value>0x0</value>
							</enumeratedValue>
							<enumeratedValue>
								<name>WDOSC</name>
								<description>Selects the watchdog oscillator as the Watchdog clock source. Must be selected if the WDT is running in Deep-sleep mode.</description>
								<value>0x1</value>
							</enumeratedValue>
							<enumeratedValue>
								<name>RESERVED_DO_NOT_USE</name>
								<description>Reserved. Do not use.</description>
								<value>0x2</value>
							</enumeratedValue>
							<enumeratedValue>
								<name>RESERVED_DO_NOT_USE</name>
								<description>Reserved. Do not use.</description>
								<value>0x3</value>
							</enumeratedValue>
						</enumeratedValues>
					</field>
					<field>
						<name>RESERVED</name>
						<description>Reserved, user software should not write ones to reserved bits. The value read from a reserved bit is not defined.</description>
						<bitRange>[30:2]</bitRange>
						
					</field>
					<field>
						<name>WDLOCK</name>
						<description>Lock Watchdog clock source.</description>
						<bitRange>[31:31]</bitRange>
						<enumeratedValues>
						<name>test</name>
							<enumeratedValue>
								<name>LOCK</name>
								<description>This bit is set to 0 on any reset. It cannot be cleared by software.</description>
								<value>0</value>
							</enumeratedValue>
							<enumeratedValue>
								<name>UNLOCK</name>
								<description>Software can set this bit to 1 at any time. Once WDLOCK is set, the bits of this register cannot be modified.</description>
								<value>1</value>
							</enumeratedValue>
						</enumeratedValues>
					</field>
				</fields>
			</register>
			<register>
				<name>WARNINT</name>
				<description>Watchdog Warning Interrupt compare value.</description>
				<addressOffset>0x014</addressOffset>
				<access>read-write</access>
				<resetValue>0</resetValue>
				<resetMask>0xFFFFFFFF</resetMask>
				<fields>
					<field>
						<name>WARNINT</name>
						<description>Watchdog warning interrupt compare value.</description>
						<bitRange>[9:0]</bitRange>
					</field>
					<field>
						<name>RESERVED</name>
						<description>Reserved, user software should not write ones to reserved bits. The value read from a reserved bit is not defined.</description>
						<bitRange>[31:10]</bitRange>
					</field>
				</fields>
			</register>
			<register>
				<name>WINDOW</name>
				<description>Watchdog Window compare value.</description>
				<addressOffset>0x018</addressOffset>
				<access>read-write</access>
				<resetValue>0xFFFFFF</resetValue>
				<resetMask>0xFFFFFFFF</resetMask>
				<fields>
					<field>
						<name>WINDOW</name>
						<description>Watchdog window value.</description>
						<bitRange>[23:0]</bitRange>
					</field>
					<field>
						<name>RESERVED</name>
						<description>Reserved, user software should not write ones to reserved bits. The value read from a reserved bit is not defined.</description>
						<bitRange>[31:24]</bitRange>
					</field>
				</fields>
			</register>
		</registers>
    </peripheral>
	<peripheral>
		<name>UART0</name>
		<description>Product name title=UM10441 Chapter title=LPC122x UART0 with modem control Modification date=2/2/2011 Major revision=0 Minor revision=17 </description>
		<groupName>UART0</groupName>
		<baseAddress>0x40008000</baseAddress>
		<addressBlock>
        <offset>0</offset> 
		<size>0xFFF</size> 
		<usage>registers</usage> 
		</addressBlock>	
		<interrupt>
			<name>UART0</name>
			<value>18</value>
		</interrupt>
		<registers>
			<register>
				<name>RBR</name>
				<description>Receiver Buffer Register. Contains the next received character to be read. (DLAB=0)</description>
				<addressOffset>0x000</addressOffset>
				<access>read-only</access>
				<resetValue>0</resetValue>
				<resetMask>0xFFFFFFFF</resetMask>
				<readAction>modify</readAction>
				<fields>
					<field>
						<name>RBR</name>
						<description>The UART Receiver Buffer Register contains the oldest received byte in the UART RX FIFO.</description>
						<bitRange>[7:0]</bitRange>
					</field>
					<field>
						<name>RESERVED</name>
						<description>Reserved</description>
						<bitRange>[31:8]</bitRange>
					</field>
				</fields>
			</register>
			<register>
				<name>THR</name>
				<description>Transmit Holding Register. The next character to be transmitted is written here. (DLAB=0)</description>
				<alternateRegister>RBR</alternateRegister>
				
				<addressOffset>0x000</addressOffset>
				<access>write-only</access>
				<resetValue>0</resetValue>
				<resetMask>0xFFFFFFFF</resetMask>
				<fields>
					<field>
						<name>THR</name>
						<description>Writing to the UART Transmit Holding Register causes the data to be stored in the UART transmit FIFO. The byte will be sent when it reaches the bottom of the FIFO and the transmitter is available.</description>
						<bitRange>[7:0]</bitRange>
					</field>
					<field>
						<name>RESERVED</name>
						<description>Reserved</description>
						<bitRange>[31:8]</bitRange>
					</field>
				</fields>
			</register>
			<register>
				<name>DLL</name>
				<description>Divisor Latch LSB. Least significant byte of the baud rate divisor value. The full divisor is used to generate a baud rate from the fractional rate divider. (DLAB = 1)</description>
				<alternateRegister>RBR</alternateRegister>
				
				<addressOffset>0x000</addressOffset>
				<access>read-write</access>
				<resetValue>0x01</resetValue>
				<resetMask>0xFFFFFFFF</resetMask>
				<fields>
					<field>
						<name>DLLSB</name>
						<description>The UART Divisor Latch LSB Register, along with the DLM register, determines the baud rate of the UART.</description>
						<bitRange>[7:0]</bitRange>
					</field>
					<field>
						<name>RESERVED</name>
						<description>Reserved</description>
						<bitRange>[31:8]</bitRange>
					</field>
				</fields>
			</register>
			<register>
				<name>DLM</name>
				<description>Divisor Latch MSB. Most significant byte of the baud rate divisor value. The full divisor is used to generate a baud rate from the fractional rate divider. (DLAB = 1)</description>
				<addressOffset>0x004</addressOffset>
				<access>read-write</access>
				<resetValue>0x00</resetValue>
				<resetMask>0xFFFFFFFF</resetMask>
				<fields>
					<field>
						<name>DLMSB</name>
						<description>The UART Divisor Latch MSB Register, along with the DLL register, determines the baud rate of the UART.</description>
						<bitRange>[7:0]</bitRange>
					</field>
					<field>
						<name>RESERVED</name>
						<description>Reserved</description>
						<bitRange>[31:8]</bitRange>
					</field>
				</fields>
			</register>
			<register>
				<name>IER</name>
				<description>Interrupt Enable Register. Contains individual interrupt enable bits for the 7 potential UART interrupts. (DLAB=0)</description>
				<alternateRegister>DLM</alternateRegister>
				
				<addressOffset>0x004</addressOffset>
				<access>read-write</access>
				<resetValue>0x00</resetValue>
				<resetMask>0xFFFFFFFF</resetMask>
				<fields>
					<field>
						<name>RBRIE</name>
						<description>RBR Interrupt Enable. Enables the Receive Data Available interrupt for UART. It also controls the Character Receive Time-out interrupt.</description>
						<bitRange>[0:0]</bitRange>
						<enumeratedValues>
						<name>test</name>
							<enumeratedValue>
								<name>DISABLE_THE_RDA_INTE</name>
								<description>Disable the RDA interrupts.</description>
								<value>0</value>
							</enumeratedValue>
							<enumeratedValue>
								<name>ENABLE_THE_RDA_INTER</name>
								<description>Enable the RDA interrupts.</description>
								<value>1</value>
							</enumeratedValue>
						</enumeratedValues>
					</field>
					<field>
						<name>THREIE</name>
						<description>THRE Interrupt Enable. Enables the THRE interrupt for UART. The status of this interrupt can be read from LSR[5].</description>
						<bitRange>[1:1]</bitRange>
						<enumeratedValues>
						<name>test</name>
							<enumeratedValue>
								<name>DISABLE_THE_THRE_INT</name>
								<description>Disable the THRE interrupts.</description>
								<value>0</value>
							</enumeratedValue>
							<enumeratedValue>
								<name>ENABLE_THE_THRE_INTE</name>
								<description>Enable the THRE interrupts.</description>
								<value>1</value>
							</enumeratedValue>
						</enumeratedValues>
					</field>
					<field>
						<name>RXLIE</name>
						<description>RX Line Interrupt Enable. Enables the UART RX line status interrupts. The status of this interrupt can be read from LSR[4:1].</description>
						<bitRange>[2:2]</bitRange>
						<enumeratedValues>
						<name>test</name>
							<enumeratedValue>
								<name>DISABLE_THE_RX_LINE_</name>
								<description>Disable the RX line status interrupts.</description>
								<value>0</value>
							</enumeratedValue>
							<enumeratedValue>
								<name>ENABLE_THE_RX_LINE_S</name>
								<description>Enable the RX line status interrupts.</description>
								<value>1</value>
							</enumeratedValue>
						</enumeratedValues>
					</field>
					<field>
						<name>RESERVED</name>
						<description>Reserved</description>
						<bitRange>[3:3]</bitRange>
						
					</field>
					<field>
						<name>RESERVED</name>
						<description>Reserved, user software should not write ones to reserved bits. The value read from a reserved bit is not defined.</description>
						<bitRange>[6:4]</bitRange>
						
					</field>
					<field>
						<name>RESERVED</name>
						<description>Reserved</description>
						<bitRange>[7:7]</bitRange>
						
					</field>
					<field>
						<name>ABEOINTEN</name>
						<description>Enables the end of auto-baud interrupt.</description>
						<bitRange>[8:8]</bitRange>
						<enumeratedValues>
						<name>test</name>
							<enumeratedValue>
								<name>DISABLE_END_OF_AUTO_</name>
								<description>Disable end of auto-baud Interrupt.</description>
								<value>0</value>
							</enumeratedValue>
							<enumeratedValue>
								<name>ENABLE_END_OF_AUTO_B</name>
								<description>Enable end of auto-baud Interrupt.</description>
								<value>1</value>
							</enumeratedValue>
						</enumeratedValues>
					</field>
					<field>
						<name>ABTOINTEN</name>
						<description>Enables the auto-baud time-out interrupt.</description>
						<bitRange>[9:9]</bitRange>
						<enumeratedValues>
						<name>test</name>
							<enumeratedValue>
								<name>DISABLE_AUTO_BAUD_TI</name>
								<description>Disable auto-baud time-out Interrupt.</description>
								<value>0</value>
							</enumeratedValue>
							<enumeratedValue>
								<name>ENABLE_AUTO_BAUD_TIM</name>
								<description>Enable auto-baud time-out Interrupt.</description>
								<value>1</value>
							</enumeratedValue>
						</enumeratedValues>
					</field>
					<field>
						<name>RESERVED</name>
						<description>Reserved, user software should not write ones to reserved bits. The value read from a reserved bit is not defined.</description>
						<bitRange>[31:10]</bitRange>
						
					</field>
				</fields>
			</register>
			<register>
				<name>IIR</name>
				<description>Interrupt ID Register. Identifies which interrupt(s) are pending.</description>
				<addressOffset>0x008</addressOffset>
				<access>read-only</access>
				<resetValue>0x01</resetValue>
				<resetMask>0xFFFFFFFF</resetMask>
				<fields>
					<field>
						<name>INTSTATUS</name>
						<description>Interrupt status. Note that IIR[0] is active low. The pending interrupt can be determined by evaluating IIR[3:1].</description>
						<bitRange>[0:0]</bitRange>
						<enumeratedValues>
						<name>test</name>
							<enumeratedValue>
								<name>AT_LEAST_ONE_INTERRU</name>
								<description>At least one interrupt is pending.</description>
								<value>0</value>
							</enumeratedValue>
							<enumeratedValue>
								<name>NO_INTERRUPT_IS_PEND</name>
								<description>No interrupt is pending.</description>
								<value>1</value>
							</enumeratedValue>
						</enumeratedValues>
					</field>
					<field>
						<name>INTID</name>
						<description>Interrupt identification. IER[3:1] identifies an interrupt corresponding to the UART RX FIFO. All other combinations of IER[3:1] not listed below are reserved (100,101,111).</description>
						<bitRange>[3:1]</bitRange>
						<enumeratedValues>
						<name>test</name>
							<enumeratedValue>
								<name>RECEIVE_LINE_S</name>
								<description>1   - Receive Line Status (RLS).</description>
								<value>0x3</value>
							</enumeratedValue>
							<enumeratedValue>
								<name>RECEIVE_DATA_AV</name>
								<description>2a - Receive Data Available (RDA).</description>
								<value>0x2</value>
							</enumeratedValue>
							<enumeratedValue>
								<name>CHARACTER_TIME_</name>
								<description>2b - Character Time-out Indicator (CTI).</description>
								<value>0x6</value>
							</enumeratedValue>
							<enumeratedValue>
								<name>THRE_INTERRUPT</name>
								<description>3   - THRE Interrupt.</description>
								<value>0x1</value>
							</enumeratedValue>
							<enumeratedValue>
								<name>MODEM_INTERRUP</name>
								<description>4   - Modem interrupt.</description>
								<value>0x0</value>
							</enumeratedValue>
						</enumeratedValues>
					</field>
					<field>
						<name>RESERVED</name>
						<description>Reserved, user software should not write ones to reserved bits. The value read from a reserved bit is not defined.</description>
						<bitRange>[5:4]</bitRange>
						
					</field>
					<field>
						<name>FIFOENA</name>
						<description>These bits are equivalent to FCR[0].</description>
						<bitRange>[7:6]</bitRange>
						
					</field>
					<field>
						<name>ABEOINT</name>
						<description>End of auto-baud interrupt. True if auto-baud has finished successfully and interrupt is enabled.</description>
						<bitRange>[8:8]</bitRange>
						
					</field>
					<field>
						<name>ABTOINT</name>
						<description>Auto-baud time-out interrupt. True if auto-baud has timed out and interrupt is enabled.</description>
						<bitRange>[9:9]</bitRange>
						
					</field>
					<field>
						<name>RESERVED</name>
						<description>Reserved, user software should not write ones to reserved bits. The value read from a reserved bit is not defined.</description>
						<bitRange>[31:10]</bitRange>
						
					</field>
				</fields>
			</register>
			<register>
				<name>FCR</name>
				<description>FIFO Control Register. Controls UART FIFO usage and modes.</description>
				<alternateRegister>IIR</alternateRegister>
				
				<addressOffset>0x008</addressOffset>
				<access>write-only</access>
				<resetValue>0x00</resetValue>
				<resetMask>0xFFFFFFFF</resetMask>
				<fields>
					<field>
						<name>FIFOEN</name>
						<description>FIFO Enable</description>
						<bitRange>[0:0]</bitRange>
						<enumeratedValues>
						<name>test</name>
							<enumeratedValue>
								<name>DISAB</name>
								<description>UART FIFOs are disabled. Must not be used in the application.</description>
								<value>0</value>
							</enumeratedValue>
							<enumeratedValue>
								<name>ENABLE_F</name>
								<description>Active high enable for both UART RX and TX FIFOs and FCR[7:1] access. This bit must be set for proper UART operation. Any transition on this bit will automatically clear the UART FIFOs.</description>
								<value>1</value>
							</enumeratedValue>
						</enumeratedValues>
					</field>
					<field>
						<name>RXFIFORS</name>
						<description>RX FIFO Reset</description>
						<bitRange>[1:1]</bitRange>
						<enumeratedValues>
						<name>test</name>
							<enumeratedValue>
								<name>NO_IMPACT_ON_EITHER_</name>
								<description>No impact on either of UART FIFOs.</description>
								<value>0</value>
							</enumeratedValue>
							<enumeratedValue>
								<name>CLEAR</name>
								<description>Writing a logic 1 to FCR[1] will clear all bytes in UART RX FIFO, reset the pointer logic. This bit is self-clearing.</description>
								<value>1</value>
							</enumeratedValue>
						</enumeratedValues>
					</field>
					<field>
						<name>TXFIFORS</name>
						<description>TX FIFO Reset</description>
						<bitRange>[2:2]</bitRange>
						<enumeratedValues>
						<name>test</name>
							<enumeratedValue>
								<name>NO_IMPACT_ON_EITHER_</name>
								<description>No impact on either of UART FIFOs.</description>
								<value>0</value>
							</enumeratedValue>
							<enumeratedValue>
								<name>CLEAR</name>
								<description>Writing a logic 1 to FCR[2] will clear all bytes in UART TX FIFO, reset the pointer logic. This bit is self-clearing.</description>
								<value>1</value>
							</enumeratedValue>
						</enumeratedValues>
					</field>
					<field>
						<name>DMAMODE</name>
						<description>DMA Mode Select. When the FIFO enable bit (bit 0 of this register) is set, this bit selects the DMA mode. See Section 9.5.6.1.</description>
						<bitRange>[3:3]</bitRange>
						<enumeratedValues>
						<name>test</name>
							<enumeratedValue>
								<name>DMA_NOT_USED_</name>
								<description>DMA not used.</description>
								<value>0</value>
							</enumeratedValue>
							<enumeratedValue>
								<name>DMA_MODE_ENABLED_</name>
								<description>DMA mode enabled.</description>
								<value>1</value>
							</enumeratedValue>
						</enumeratedValues>
					</field>
					<field>
						<name>RESERVED</name>
						<description>Reserved, user software should not write ones to reserved bits. The value read from a reserved bit is not defined.</description>
						<bitRange>[5:4]</bitRange>
						
					</field>
					<field>
						<name>RXTL</name>
						<description>RX Trigger Level. These two bits determine how many receiver UART FIFO characters must be written before an interrupt is activated.</description>
						<bitRange>[7:6]</bitRange>
						<enumeratedValues>
						<name>test</name>
							<enumeratedValue>
								<name>TRIGGER_LEVEL_0</name>
								<description>Trigger level 0 (1 character or 0x01).</description>
								<value>0x0</value>
							</enumeratedValue>
							<enumeratedValue>
								<name>TRIGGER_LEVEL_1</name>
								<description>Trigger level 1 (4 characters or 0x04).</description>
								<value>0x1</value>
							</enumeratedValue>
							<enumeratedValue>
								<name>TRIGGER_LEVEL_2</name>
								<description>Trigger level 2 (8 characters or 0x08).</description>
								<value>0x2</value>
							</enumeratedValue>
							<enumeratedValue>
								<name>TRIGGER_LEVEL_3</name>
								<description>Trigger level 3 (14 characters or 0x0E).</description>
								<value>0x3</value>
							</enumeratedValue>
						</enumeratedValues>
					</field>
					<field>
						<name>RESERVED</name>
						<description>Reserved</description>
						<bitRange>[31:8]</bitRange>
						
					</field>
				</fields>
			</register>
			<register>
				<name>LCR</name>
				<description>Line Control Register. Contains controls for frame formatting and break generation.</description>
				<addressOffset>0x00C</addressOffset>
				<access>read-write</access>
				<resetValue>0x00</resetValue>
				<resetMask>0xFFFFFFFF</resetMask>
				<fields>
					<field>
						<name>WLS</name>
						<description>Word Length Select</description>
						<bitRange>[1:0]</bitRange>
						<enumeratedValues>
						<name>test</name>
							<enumeratedValue>
								<name>5_BIT_CHARACTER_LENG</name>
								<description>5-bit character length.</description>
								<value>0x0</value>
							</enumeratedValue>
							<enumeratedValue>
								<name>6_BIT_CHARACTER_LENG</name>
								<description>6-bit character length.</description>
								<value>0x1</value>
							</enumeratedValue>
							<enumeratedValue>
								<name>7_BIT_CHARACTER_LENG</name>
								<description>7-bit character length.</description>
								<value>0x2</value>
							</enumeratedValue>
							<enumeratedValue>
								<name>8_BIT_CHARACTER_LENG</name>
								<description>8-bit character length.</description>
								<value>0x3</value>
							</enumeratedValue>
						</enumeratedValues>
					</field>
					<field>
						<name>SBS</name>
						<description>Stop Bit Select</description>
						<bitRange>[2:2]</bitRange>
						<enumeratedValues>
						<name>test</name>
							<enumeratedValue>
								<name>1_STOP_BIT_</name>
								<description>1 stop bit.</description>
								<value>0</value>
							</enumeratedValue>
							<enumeratedValue>
								<name>2_STOP_BITS</name>
								<description>2 stop bits (1.5 if LCR[1:0]=00).</description>
								<value>1</value>
							</enumeratedValue>
						</enumeratedValues>
					</field>
					<field>
						<name>PE</name>
						<description>Parity Enable</description>
						<bitRange>[3:3]</bitRange>
						<enumeratedValues>
						<name>test</name>
							<enumeratedValue>
								<name>DISABLE_PARITY_GENER</name>
								<description>Disable parity generation and checking.</description>
								<value>0</value>
							</enumeratedValue>
							<enumeratedValue>
								<name>ENABLE_PARITY_GENERA</name>
								<description>Enable parity generation and checking.</description>
								<value>1</value>
							</enumeratedValue>
						</enumeratedValues>
					</field>
					<field>
						<name>PST</name>
						<description>Parity Select</description>
						<bitRange>[5:4]</bitRange>
						<enumeratedValues>
						<name>test</name>
							<enumeratedValue>
								<name>ODD_PARITY_NUMBER_O</name>
								<description>Odd parity. Number of 1s in the transmitted character and the attached parity bit will be odd.</description>
								<value>0x0</value>
							</enumeratedValue>
							<enumeratedValue>
								<name>EVEN_PARITY_NUMBER_</name>
								<description>Even Parity. Number of 1s in the transmitted character and the attached parity bit will be even.</description>
								<value>0x1</value>
							</enumeratedValue>
							<enumeratedValue>
								<name>FORCED_1_STICK_PARIT</name>
								<description>Forced 1 stick parity.</description>
								<value>0x2</value>
							</enumeratedValue>
							<enumeratedValue>
								<name>FORCED_0_STICK_PARIT</name>
								<description>Forced 0 stick parity.</description>
								<value>0x3</value>
							</enumeratedValue>
						</enumeratedValues>
					</field>
					<field>
						<name>BC</name>
						<description>Break Control</description>
						<bitRange>[6:6]</bitRange>
						<enumeratedValues>
						<name>test</name>
							<enumeratedValue>
								<name>DISABLE_BREAK_TRANSM</name>
								<description>Disable break transmission.</description>
								<value>0</value>
							</enumeratedValue>
							<enumeratedValue>
								<name>ENABLE_BREAK_TRANSMI</name>
								<description>Enable break transmission. Output pin UART TXD is forced to logic 0 when LCR[6] is active high.</description>
								<value>1</value>
							</enumeratedValue>
						</enumeratedValues>
					</field>
					<field>
						<name>DLAB</name>
						<description>Divisor Latch Access Bit (DLAB)</description>
						<bitRange>[7:7]</bitRange>
						<enumeratedValues>
						<name>test</name>
							<enumeratedValue>
								<name>DISABLE_ACCESS_TO_DI</name>
								<description>Disable access to Divisor Latches.</description>
								<value>0</value>
							</enumeratedValue>
							<enumeratedValue>
								<name>ENABLE_ACCESS_TO_DIV</name>
								<description>Enable access to Divisor Latches.</description>
								<value>1</value>
							</enumeratedValue>
						</enumeratedValues>
					</field>
					<field>
						<name>RESERVED</name>
						<description>Reserved</description>
						<bitRange>[31:8]</bitRange>
						
					</field>
				</fields>
			</register>
			<register>
				<name>MCR</name>
				<description>Modem control register</description>
				<addressOffset>0x010</addressOffset>
				<access>read-write</access>
				<resetValue>0x00</resetValue>
				<resetMask>0xFFFFFFFF</resetMask>
				<fields>
					<field>
						<name>DTRCTRL</name>
						<description>Source for modem output pin DTR. This bit reads as 0 when modem loopback mode is active.</description>
						<bitRange>[0:0]</bitRange>
						
					</field>
					<field>
						<name>RTSCTRL</name>
						<description>Source for modem output pin RTS. This bit reads as 0 when modem loopback mode is active.</description>
						<bitRange>[1:1]</bitRange>
						
					</field>
					<field>
						<name>RESERVED</name>
						<description>Reserved, user software should not write ones to reserved bits. The value read from a reserved bit is not defined.</description>
						<bitRange>[3:2]</bitRange>
						
					</field>
					<field>
						<name>LMS</name>
						<description>Loopback Mode Select. The modem loopback mode provides a mechanism to perform diagnostic loopback testing. Serial data from the transmitter is connected internally to serial input of the receiver. Input pin, RXD, has no effect on loopback and output pin, TXD is held in marking state. The DSR, CTS, DCD, and RI pins are ignored. Externally, DTR and  RTS are set inactive. Internally, the upper four bits of the MSR are driven by the lower four bits of the MCR. This permits modem status interrupts to be generated in loopback mode by writing the lower four bits of MCR.</description>
						<bitRange>[4:4]</bitRange>
						<enumeratedValues>
						<name>test</name>
							<enumeratedValue>
								<name>DISABLE_MODEM_LOOPBA</name>
								<description>Disable modem loopback mode.</description>
								<value>0</value>
							</enumeratedValue>
							<enumeratedValue>
								<name>ENABLE_MODEM_LOOPBAC</name>
								<description>Enable modem loopback mode.</description>
								<value>1</value>
							</enumeratedValue>
						</enumeratedValues>
					</field>
					<field>
						<name>RESERVED</name>
						<description>Reserved, user software should not write ones to reserved bits. The value read from a reserved bit is not defined.</description>
						<bitRange>[5:5]</bitRange>
						
					</field>
					<field>
						<name>RTSEN</name>
						<description>RTS enable</description>
						<bitRange>[6:6]</bitRange>
						<enumeratedValues>
						<name>test</name>
							<enumeratedValue>
								<name>DISABLE_AUTO_RTS_FLO</name>
								<description>Disable auto-rts flow control.</description>
								<value>0</value>
							</enumeratedValue>
							<enumeratedValue>
								<name>ENABLE_AUTO_RTS_FLOW</name>
								<description>Enable auto-rts flow control.</description>
								<value>1</value>
							</enumeratedValue>
						</enumeratedValues>
					</field>
					<field>
						<name>CTSEN</name>
						<description>CTS enable</description>
						<bitRange>[7:7]</bitRange>
						<enumeratedValues>
						<name>test</name>
							<enumeratedValue>
								<name>DISABLE_AUTO_CTS_FLO</name>
								<description>Disable auto-cts flow control.</description>
								<value>0</value>
							</enumeratedValue>
							<enumeratedValue>
								<name>ENABLE_AUTO_CTS_FLOW</name>
								<description>Enable auto-cts flow control.</description>
								<value>1</value>
							</enumeratedValue>
						</enumeratedValues>
					</field>
					<field>
						<name>RESERVED</name>
						<description>Reserved</description>
						<bitRange>[31:8]</bitRange>
						
					</field>
				</fields>
			</register>
			<register>
				<name>LSR</name>
				<description>Line Status Register. Contains flags for transmit and receive status, including line errors.</description>
				<addressOffset>0x014</addressOffset>
				<access>read-only</access>
				<resetValue>0x60</resetValue>
				<resetMask>0xFFFFFFFF</resetMask>
				<fields>
					<field>
						<name>RDR</name>
						<description>Receiver Data Ready:LSR[0] is set when the RBR holds an unread character and is cleared when the UART RBR FIFO is empty.</description>
						<bitRange>[0:0]</bitRange>
						<enumeratedValues>
						<name>test</name>
							<enumeratedValue>
								<name>RBR_IS_EMPTY_</name>
								<description>RBR is empty.</description>
								<value>0</value>
							</enumeratedValue>
							<enumeratedValue>
								<name>RBR_CONTAINS_VALID_D</name>
								<description>RBR contains valid data.</description>
								<value>1</value>
							</enumeratedValue>
						</enumeratedValues>
					</field>
					<field>
						<name>OE</name>
						<description>Overrun Error. The overrun error condition is set as soon as it occurs. A LSR read clears LSR[1]. LSR[1] is set when UART RSR has a new character assembled and the UART RBR FIFO is full. In this case, the UART RBR FIFO will not be overwritten and the character in the UART RSR will be lost.</description>
						<bitRange>[1:1]</bitRange>
						<enumeratedValues>
						<name>test</name>
							<enumeratedValue>
								<name>INACTIVE</name>
								<description>Overrun error status is inactive.</description>
								<value>0</value>
							</enumeratedValue>
							<enumeratedValue>
								<name>ACTIVE</name>
								<description>Overrun error status is active.</description>
								<value>1</value>
							</enumeratedValue>
						</enumeratedValues>
					</field>
					<field>
						<name>PE</name>
						<description>Parity Error. When the parity bit of a received character is in the wrong state, a parity error occurs. A LSR read clears LSR[2]. Time of parity error detection is dependent on FCR[0]. Note: A parity error is associated with the character at the top of the UART RBR FIFO.</description>
						<bitRange>[2:2]</bitRange>
						<enumeratedValues>
						<name>test</name>
							<enumeratedValue>
								<name>INACTIVE</name>
								<description>Parity error status is inactive.</description>
								<value>0</value>
							</enumeratedValue>
							<enumeratedValue>
								<name>ACTIVE</name>
								<description>Parity error status is active.</description>
								<value>1</value>
							</enumeratedValue>
						</enumeratedValues>
					</field>
					<field>
						<name>FE</name>
						<description>Framing Error. When the stop bit of a received character is a logic 0, a framing error occurs. A LSR read clears LSR[3]. The time of the framing error detection is dependent on FCR0. Upon detection of a framing error, the RX will attempt to re-synchronize to the data and assume that the bad stop bit is actually an early start bit. However, it cannot be assumed that the next received byte will be correct even if there is no Framing Error. Note: A framing error is associated with the character at the top of the UART RBR FIFO.</description>
						<bitRange>[3:3]</bitRange>
						<enumeratedValues>
						<name>test</name>
							<enumeratedValue>
								<name>INACTIVE</name>
								<description>Framing error status is inactive.</description>
								<value>0</value>
							</enumeratedValue>
							<enumeratedValue>
								<name>ACTIVE</name>
								<description>Framing error status is active.</description>
								<value>1</value>
							</enumeratedValue>
						</enumeratedValues>
					</field>
					<field>
						<name>BI</name>
						<description>Break Interrupt. When RXD1 is held in the spacing state (all zeros) for one full character transmission (start, data, parity, stop), a break interrupt occurs. Once the break condition has been detected, the receiver goes idle until RXD1 goes to marking state (all ones). A LSR read clears this status bit. The time of break detection is dependent on FCR[0]. Note: The break interrupt is associated with the character at the top of the UART RBR FIFO.</description>
						<bitRange>[4:4]</bitRange>
						<enumeratedValues>
						<name>test</name>
							<enumeratedValue>
								<name>INACTIVE</name>
								<description>Break interrupt status is inactive.</description>
								<value>0</value>
							</enumeratedValue>
							<enumeratedValue>
								<name>ACTIVE</name>
								<description>Break interrupt status is active.</description>
								<value>1</value>
							</enumeratedValue>
						</enumeratedValues>
					</field>
					<field>
						<name>THRE</name>
						<description>Transmitter Holding Register Empty. THRE is set immediately upon detection of an empty UART THR and is cleared on a THR write.</description>
						<bitRange>[5:5]</bitRange>
						<enumeratedValues>
						<name>test</name>
							<enumeratedValue>
								<name>THR_CONTAINS_VALID_D</name>
								<description>THR contains valid data.</description>
								<value>0</value>
							</enumeratedValue>
							<enumeratedValue>
								<name>THR_IS_EMPTY_</name>
								<description>THR is empty.</description>
								<value>1</value>
							</enumeratedValue>
						</enumeratedValues>
					</field>
					<field>
						<name>TEMT</name>
						<description>Transmitter Empty. TEMT is set when both THR and TSR are empty; TEMT is cleared when either the TSR or the THR contain valid data.</description>
						<bitRange>[6:6]</bitRange>
						<enumeratedValues>
						<name>test</name>
							<enumeratedValue>
								<name>VALID_DATA</name>
								<description>THR and/or the TSR contains valid data.</description>
								<value>0</value>
							</enumeratedValue>
							<enumeratedValue>
								<name>EMPTY</name>
								<description>THR and the TSR are empty.</description>
								<value>1</value>
							</enumeratedValue>
						</enumeratedValues>
					</field>
					<field>
						<name>RXFE</name>
						<description>Error in RX FIFO. LSR[7] is set when a character with a RX error such as framing error, parity error or break interrupt, is loaded into the RBR. This bit is cleared when the LSR register is read and there are no subsequent errors in the UART FIFO.</description>
						<bitRange>[7:7]</bitRange>
						<enumeratedValues>
						<name>test</name>
							<enumeratedValue>
								<name>RBR_CONTAINS_NO_UART</name>
								<description>RBR contains no UART RX errors or FCR[0]=0.</description>
								<value>0</value>
							</enumeratedValue>
							<enumeratedValue>
								<name>UART_RBR_CONTAINS_AT</name>
								<description>UART RBR contains at least one UART RX error.</description>
								<value>1</value>
							</enumeratedValue>
						</enumeratedValues>
					</field>
					<field>
						<name>RESERVED</name>
						<description>Reserved</description>
						<bitRange>[31:8]</bitRange>
						
					</field>
				</fields>
			</register>
			<register>
				<name>MSR</name>
				<description>Modem status register</description>
				<addressOffset>0x018</addressOffset>
				<access>read-only</access>
				<resetValue>0x00</resetValue>
				<resetMask>0xFFFFFFFF</resetMask>
				<fields>
					<field>
						<name>DCTS</name>
						<description>Delta CTS. Set upon state change of input CTS. Cleared on an MSR read.</description>
						<bitRange>[0:0]</bitRange>
						<enumeratedValues>
						<name>test</name>
							<enumeratedValue>
								<name>NO_CHANGE_DETECTED_O</name>
								<description>No change detected on modem input, CTS.</description>
								<value>0</value>
							</enumeratedValue>
							<enumeratedValue>
								<name>STATE_CHANGE_DETECTE</name>
								<description>State change detected on modem input, CTS.</description>
								<value>1</value>
							</enumeratedValue>
						</enumeratedValues>
					</field>
					<field>
						<name>DDSR</name>
						<description>Delta DSR. Set upon state change of input DSR. Cleared on an MSR read.</description>
						<bitRange>[1:1]</bitRange>
						<enumeratedValues>
						<name>test</name>
							<enumeratedValue>
								<name>NO_CHANGE_DETECTED_O</name>
								<description>No change detected on modem input, DSR.</description>
								<value>0</value>
							</enumeratedValue>
							<enumeratedValue>
								<name>STATE_CHANGE_DETECTE</name>
								<description>State change detected on modem input, DSR.</description>
								<value>1</value>
							</enumeratedValue>
						</enumeratedValues>
					</field>
					<field>
						<name>TERI</name>
						<description>Trailing Edge RI. Set upon low to high transition of input RI. Cleared on an MSR read.</description>
						<bitRange>[2:2]</bitRange>
						<enumeratedValues>
						<name>test</name>
							<enumeratedValue>
								<name>NO_CHANGE_DETECTED_O</name>
								<description>No change detected on modem input, RI.</description>
								<value>0</value>
							</enumeratedValue>
							<enumeratedValue>
								<name>LOW_TO_HIGH_TRANSITI</name>
								<description>Low-to-high transition detected on RI.</description>
								<value>1</value>
							</enumeratedValue>
						</enumeratedValues>
					</field>
					<field>
						<name>DDCD</name>
						<description>Delta DCD. Set upon state change of input DCD. Cleared on an MSR read.</description>
						<bitRange>[3:3]</bitRange>
						<enumeratedValues>
						<name>test</name>
							<enumeratedValue>
								<name>NO_CHANGE_DETECTED_O</name>
								<description>No change detected on modem input, DCD.</description>
								<value>0</value>
							</enumeratedValue>
							<enumeratedValue>
								<name>STATE_CHANGE_DETECTE</name>
								<description>State change detected on modem input, DCD.</description>
								<value>1</value>
							</enumeratedValue>
						</enumeratedValues>
					</field>
					<field>
						<name>CTS</name>
						<description>Clear To Send State. Complement of input signal CTS. This bit is connected to MCR[1] in modem loopback mode.</description>
						<bitRange>[4:4]</bitRange>
						
					</field>
					<field>
						<name>DSR</name>
						<description>Data Set Ready State. Complement of input signal DSR. This bit is connected to MCR[0] in modem loopback mode.</description>
						<bitRange>[5:5]</bitRange>
						
					</field>
					<field>
						<name>RI</name>
						<description>Ring Indicator State. Complement of input RI. This bit is connected to MCR[2] in modem loopback mode.</description>
						<bitRange>[6:6]</bitRange>
						
					</field>
					<field>
						<name>DCD</name>
						<description>Data Carrier Detect State. Complement of input DCD. This bit is connected to MCR[3] in modem loopback mode.</description>
						<bitRange>[7:7]</bitRange>
						
					</field>
					<field>
						<name>RESERVED</name>
						<description>Reserved, the value read from a reserved bit is not defined.</description>
						<bitRange>[31:8]</bitRange>
						
					</field>
				</fields>
			</register>
			<register>
				<name>SCR</name>
				<description>Scratch Pad Register. Eight-bit temporary storage for software.</description>
				<addressOffset>0x01C</addressOffset>
				<access>read-write</access>
				<resetValue>0x00</resetValue>
				<resetMask>0xFFFFFFFF</resetMask>
				<fields>
					<field>
						<name>PAD</name>
						<description>A readable, writable byte.</description>
						<bitRange>[7:0]</bitRange>
					</field>
					<field>
						<name>RESERVED</name>
						<description>Reserved</description>
						<bitRange>[31:8]</bitRange>
					</field>
				</fields>
			</register>
			<register>
				<name>ACR</name>
				<description>Auto-baud Control Register. Contains controls for the auto-baud feature.</description>
				<addressOffset>0x020</addressOffset>
				<access>read-write</access>
				<resetValue>0x00</resetValue>
				<resetMask>0xFFFFFFFF</resetMask>
				<fields>
					<field>
						<name>START</name>
						<description>Start bit. This bit is automatically cleared after auto-baud completion.</description>
						<bitRange>[0:0]</bitRange>
						<enumeratedValues>
						<name>test</name>
							<enumeratedValue>
								<name>AUTO_BAUD_STOP_(AUTO</name>
								<description>Auto-baud stop (auto-baud is not running).</description>
								<value>0</value>
							</enumeratedValue>
							<enumeratedValue>
								<name>AUTO_BAUD_START_(AUT</name>
								<description>Auto-baud start (auto-baud is running). Auto-baud run bit. This bit is automatically cleared after auto-baud completion.</description>
								<value>1</value>
							</enumeratedValue>
						</enumeratedValues>
					</field>
					<field>
						<name>MODE</name>
						<description>Auto-baud mode select bit.</description>
						<bitRange>[1:1]</bitRange>
						<enumeratedValues>
						<name>test</name>
							<enumeratedValue>
								<name>MODE_0_</name>
								<description>Mode 0.</description>
								<value>0</value>
							</enumeratedValue>
							<enumeratedValue>
								<name>MODE_1_</name>
								<description>Mode 1.</description>
								<value>1</value>
							</enumeratedValue>
						</enumeratedValues>
					</field>
					<field>
						<name>AUTORESTART</name>
						<description>Start mode.</description>
						<bitRange>[2:2]</bitRange>
						<enumeratedValues>
						<name>test</name>
							<enumeratedValue>
								<name>NO_RESTART</name>
								<description>No restart</description>
								<value>0</value>
							</enumeratedValue>
							<enumeratedValue>
								<name>RESTART_IN_CASE_OF_T</name>
								<description>Restart in case of time-out (counter restarts at next UART RX falling edge)</description>
								<value>1</value>
							</enumeratedValue>
						</enumeratedValues>
					</field>
					<field>
						<name>RESERVED</name>
						<description>Reserved, user software should not write ones to reserved bits. The value read from a reserved bit is not defined.</description>
						<bitRange>[7:3]</bitRange>
						
					</field>
					<field>
						<name>ABEOINTCLR</name>
						<description>End of auto-baud interrupt clear bit (write only accessible).</description>
						<bitRange>[8:8]</bitRange>
						<enumeratedValues>
						<name>test</name>
							<enumeratedValue>
								<name>WRITING_A_0_HAS_NO_I</name>
								<description>Writing a 0 has no impact.</description>
								<value>0</value>
							</enumeratedValue>
							<enumeratedValue>
								<name>CLEAR</name>
								<description>Writing a 1 will clear the corresponding interrupt in the IIR.</description>
								<value>1</value>
							</enumeratedValue>
						</enumeratedValues>
					</field>
					<field>
						<name>ABTOINTCLR</name>
						<description>Auto-baud time-out interrupt clear bit (write only accessible).</description>
						<bitRange>[9:9]</bitRange>
						<enumeratedValues>
						<name>test</name>
							<enumeratedValue>
								<name>WRITING_A_0_HAS_NO_I</name>
								<description>Writing a 0 has no impact.</description>
								<value>0</value>
							</enumeratedValue>
							<enumeratedValue>
								<name>CLEAR</name>
								<description>Writing a 1 will clear the corresponding interrupt in the IIR.</description>
								<value>1</value>
							</enumeratedValue>
						</enumeratedValues>
					</field>
					<field>
						<name>RESERVED</name>
						<description>Reserved, user software should not write ones to reserved bits. The value read from a reserved bit is not defined.</description>
						<bitRange>[31:10]</bitRange>
						
					</field>
				</fields>
			</register>
			<register>
				<name>FDR</name>
				<description>Fractional Divider Register. Generates a clock input for the baud rate divider.</description>
				<addressOffset>0x028</addressOffset>
				<access>read-write</access>
				<resetValue>0x10</resetValue>
				<resetMask>0xFFFFFFFF</resetMask>
				<fields>
					<field>
						<name>DIVADDVAL</name>
						<description>Baud-rate generation pre-scaler divisor value. If this field is 0, fractional baud-rate generator will not impact the UARTn baudrate.</description>
						<bitRange>[3:0]</bitRange>
					</field>
					<field>
						<name>MULVAL</name>
						<description>Baud-rate pre-scaler multiplier value. This field must be greater or equal 1 for UARTn to operate properly, regardless of whether the fractional baud-rate generator is used or not.</description>
						<bitRange>[7:4]</bitRange>
					</field>
					<field>
						<name>RESERVED</name>
						<description>Reserved, user software should not write ones to reserved bits. The value read from a reserved bit is not defined.</description>
						<bitRange>[31:8]</bitRange>
					</field>
				</fields>
			</register>
			<register>
				<name>TER</name>
				<description>Transmit Enable Register. Turns off UART transmitter for use with software flow control.</description>
				<addressOffset>0x030</addressOffset>
				<access>read-write</access>
				<resetValue>0x80</resetValue>
				<resetMask>0xFFFFFFFF</resetMask>
				<fields>
					<field>
						<name>RESERVED</name>
						<description>Reserved, user software should not write ones to reserved bits. The value read from a reserved bit is not defined.</description>
						<bitRange>[6:0]</bitRange>
					</field>
					<field>
						<name>TXEN</name>
						<description>When this bit is 1, as it is after a Reset, data written to the THR is output on the TXD pin as soon as any preceding data has been sent. If this bit cleared to 0 while a character is being sent, the transmission of that character is completed, but no further characters are sent until this bit is set again. In other words, a 0 in this bit blocks the transfer of characters from the THR or TX FIFO into the transmit shift register. Software can clear this bit when it detects that the a hardware-handshaking TX-permit signal (CTS) has gone false, or with software handshaking, when it receives an XOFF character (DC3). Software can set this bit again when it detects that the TX-permit signal has gone true, or when it receives an XON (DC1) character.</description>
						<bitRange>[7:7]</bitRange>
					</field>
					<field>
						<name>RESERVED</name>
						<description>Reserved</description>
						<bitRange>[31:8]</bitRange>
					</field>
				</fields>
			</register>
			<register>
				<name>RS485CTRL</name>
				<description>RS-485/EIA-485 Control. Contains controls to configure various aspects of RS-485/EIA-485 modes.</description>
				<addressOffset>0x04C</addressOffset>
				<access>read-write</access>
				<resetValue>0x00</resetValue>
				<resetMask>0xFFFFFFFF</resetMask>
				<fields>
					<field>
						<name>NMMEN</name>
						<description>NMM enable.</description>
						<bitRange>[0:0]</bitRange>
						<enumeratedValues>
						<name>test</name>
							<enumeratedValue>
								<name>DISABLED</name>
								<description>RS-485/EIA-485 Normal Multidrop Mode (NMM) is disabled.</description>
								<value>0</value>
							</enumeratedValue>
							<enumeratedValue>
								<name>ENABLED</name>
								<description>RS-485/EIA-485 Normal Multidrop Mode (NMM) is enabled. In this mode, an address is detected when a received byte causes the UART to set the parity error and generate an interrupt.</description>
								<value>1</value>
							</enumeratedValue>
						</enumeratedValues>
					</field>
					<field>
						<name>RXDIS</name>
						<description>Receiver enable.</description>
						<bitRange>[1:1]</bitRange>
						<enumeratedValues>
						<name>test</name>
							<enumeratedValue>
								<name>THE_RECEIVER_IS_ENAB</name>
								<description>The receiver is enabled.</description>
								<value>0</value>
							</enumeratedValue>
							<enumeratedValue>
								<name>THE_RECEIVER_IS_DISA</name>
								<description>The receiver is disabled.</description>
								<value>1</value>
							</enumeratedValue>
						</enumeratedValues>
					</field>
					<field>
						<name>AADEN</name>
						<description>AAD enable.</description>
						<bitRange>[2:2]</bitRange>
						<enumeratedValues>
						<name>test</name>
							<enumeratedValue>
								<name>DISABLED</name>
								<description>Auto Address Detect (AAD) is disabled.</description>
								<value>0</value>
							</enumeratedValue>
							<enumeratedValue>
								<name>ENABLED</name>
								<description>Auto Address Detect (AAD) is enabled.</description>
								<value>1</value>
							</enumeratedValue>
						</enumeratedValues>
					</field>
					<field>
						<name>SEL</name>
						<description>Select direction control pin</description>
						<bitRange>[3:3]</bitRange>
						<enumeratedValues>
						<name>test</name>
							<enumeratedValue>
								<name>RTS</name>
								<description>If direction control is enabled (bit DCTRL = 1), pin RTS is used for direction control.</description>
								<value>0</value>
							</enumeratedValue>
							<enumeratedValue>
								<name>DTR</name>
								<description>If direction control is enabled (bit DCTRL = 1), pin DTR is used for direction control.</description>
								<value>1</value>
							</enumeratedValue>
						</enumeratedValues>
					</field>
					<field>
						<name>DCTRL</name>
						<description>Auto direction control enable.</description>
						<bitRange>[4:4]</bitRange>
						<enumeratedValues>
						<name>test</name>
							<enumeratedValue>
								<name>DISABLE_AUTO_DIRECTI</name>
								<description>Disable Auto Direction Control.</description>
								<value>0</value>
							</enumeratedValue>
							<enumeratedValue>
								<name>ENABLE_AUTO_DIRECTIO</name>
								<description>Enable Auto Direction Control.</description>
								<value>1</value>
							</enumeratedValue>
						</enumeratedValues>
					</field>
					<field>
						<name>OINV</name>
						<description>Polarity control. This bit reverses the polarity of the direction control signal on the RTS (or DTR) pin.</description>
						<bitRange>[5:5]</bitRange>
						<enumeratedValues>
						<name>test</name>
							<enumeratedValue>
								<name>NORMAL</name>
								<description>The direction control pin will be driven to logic 0 when the transmitter has data to be sent. It will be driven to logic 1 after the last bit of data has been transmitted.</description>
								<value>0</value>
							</enumeratedValue>
							<enumeratedValue>
								<name>INVERT</name>
								<description>The direction control pin will be driven to logic 1 when the transmitter has data to be sent. It will be driven to logic 0 after the last bit of data has been transmitted.</description>
								<value>1</value>
							</enumeratedValue>
						</enumeratedValues>
					</field>
					<field>
						<name>RESERVED</name>
						<description>Reserved, user software should not write ones to reserved bits. The value read from a reserved bit is not defined.</description>
						<bitRange>[31:6]</bitRange>
						
					</field>
				</fields>
			</register>
			<register>
				<name>RS485ADRMATCH</name>
				<description>RS-485/EIA-485 address match. Contains the address match value for RS-485/EIA-485 mode.</description>
				<addressOffset>0x050</addressOffset>
				<access>read-write</access>
				<resetValue>0x00</resetValue>
				<resetMask>0xFFFFFFFF</resetMask>
				<fields>
					<field>
						<name>ADRMATCH</name>
						<description>Contains the address match value.</description>
						<bitRange>[7:0]</bitRange>
					</field>
					<field>
						<name>RESERVED</name>
						<description>Reserved</description>
						<bitRange>[31:8]</bitRange>
					</field>
				</fields>
			</register>
			<register>
				<name>RS485DLY</name>
				<description>RS-485/EIA-485 direction control delay.</description>
				<addressOffset>0x054</addressOffset>
				<access>read-write</access>
				<resetValue>0x00</resetValue>
				<resetMask>0xFFFFFFFF</resetMask>
				<fields>
					<field>
						<name>DLY</name>
						<description>Contains the direction control (RTS or DTR) delay value. This register works in conjunction with an 8-bit counter.</description>
						<bitRange>[7:0]</bitRange>
					</field>
					<field>
						<name>RESERVED</name>
						<description>Reserved, user software should not write ones to reserved bits. The value read from a reserved bit is not defined.</description>
						<bitRange>[31:8]</bitRange>
					</field>
				</fields>
			</register>
			<register>
				<name>FIFOLVL</name>
				<description>FIFO Level register. Provides the current fill levels of the transmit and receive FIFOs.</description>
				<addressOffset>0x058</addressOffset>
				<access>read-only</access>
				<resetValue>0x00</resetValue>
				<resetMask>0xFFFFFFFF</resetMask>
				<fields>
					<field>
						<name>RXFIFILVL</name>
						<description>Reflects the current level of the UART receiver FIFO. 0 = empty, 0xF = FIFO full.</description>
						<bitRange>[3:0]</bitRange>
					</field>
					<field>
						<name>RESERVED</name>
						<description>Reserved. The value read from a reserved bit is not defined.</description>
						<bitRange>[7:4]</bitRange>
					</field>
					<field>
						<name>TXFIFOLVL</name>
						<description>Reflects the current level of the UART transmitter FIFO. 0 = empty, 0xF = FIFO full.</description>
						<bitRange>[11:8]</bitRange>
					</field>
					<field>
						<name>RESERVED</name>
						<description>Reserved. The value read from a reserved bit is not defined.</description>
						<bitRange>[31:12]</bitRange>
					</field>
				</fields>
			</register>
		</registers>
    </peripheral>
	<peripheral>
		<name>UART1</name>
		<description>Product name title=UM10441 Chapter title=LPC122x UART1 Modification date=2/3/2011 Major revision=0 Minor revision=17 </description>
		<groupName>UART1</groupName>
		<baseAddress>0x4000C000</baseAddress>
		<addressBlock>
        <offset>0</offset> 
		<size>0xFFF</size> 
		<usage>registers</usage> 
		</addressBlock>	
		<interrupt>
			<name>UART1</name>
			<value>19</value>
		</interrupt>
		<registers>
			<register>
				<name>RBR</name>
				<description>Receiver Buffer Register. Contains the next received character to be read.</description>
				<addressOffset>0x000</addressOffset>
				<access>read-only</access>
				<resetValue>0</resetValue>
				<resetMask>0xFFFFFFFF</resetMask>
				<readAction>modify</readAction>
				<fields>
					<field>
						<name>RBR</name>
						<description>The UART Receiver Buffer Register contains the oldest received byte in the UART RX FIFO.</description>
						<bitRange>[7:0]</bitRange>
					</field>
					<field>
						<name>RESERVED</name>
						<description>Reserved</description>
						<bitRange>[31:8]</bitRange>
					</field>
				</fields>
			</register>
			<register>
				<name>THR</name>
				<description>Transmit Holding Register. The next character to be transmitted is written here.</description>
				<alternateRegister>RBR</alternateRegister>
				
				<addressOffset>0x000</addressOffset>
				<access>write-only</access>
				<resetValue>0</resetValue>
				<resetMask>0xFFFFFFFF</resetMask>
				<fields>
					<field>
						<name>THR</name>
						<description>Writing to the UART Transmit Holding Register causes the data to be stored in the UART transmit FIFO. The byte will be sent when it reaches the bottom of the FIFO and the transmitter is available.</description>
						<bitRange>[7:0]</bitRange>
					</field>
					<field>
						<name>RESERVED</name>
						<description>Reserved</description>
						<bitRange>[31:8]</bitRange>
					</field>
				</fields>
			</register>
			<register>
				<name>DLL</name>
				<description>Divisor Latch LSB. Least significant byte of the baud rate divisor value. The full divisor is used to generate a baud rate from the fractional rate divider.</description>
				<alternateRegister>RBR</alternateRegister>
				
				<addressOffset>0x000</addressOffset>
				<access>read-write</access>
				<resetValue>0x01</resetValue>
				<resetMask>0xFFFFFFFF</resetMask>
				<fields>
					<field>
						<name>DLLSB</name>
						<description>The UART Divisor Latch LSB Register, along with the DLM register, determines the baud rate of the UART.</description>
						<bitRange>[7:0]</bitRange>
					</field>
					<field>
						<name>RESERVED</name>
						<description>Reserved</description>
						<bitRange>[31:8]</bitRange>
					</field>
				</fields>
			</register>
			<register>
				<name>DLM</name>
				<description>Divisor Latch MSB. Most significant byte of the baud rate divisor value. The full divisor is used to generate a baud rate from the fractional rate divider. (DLAB = 1). </description>
				<addressOffset>0x004</addressOffset>
				<access>read-write</access>
				<resetValue>0x00</resetValue>
				<resetMask>0xFFFFFFFF</resetMask>
				<fields>
					<field>
						<name>DLMSB</name>
						<description>The UART Divisor Latch MSB Register, along with the DLL register, determines the baud rate of the UART.</description>
						<bitRange>[7:0]</bitRange>
					</field>
					<field>
						<name>RESERVED</name>
						<description>Reserved</description>
						<bitRange>[31:8]</bitRange>
					</field>
				</fields>
			</register>
			<register>
				<name>IER</name>
				<description>Interrupt Enable Register. Contains individual interrupt enable bits for the 7 potential UART interrupts. (DLAB = 0)</description>
				<alternateRegister>DLM</alternateRegister>
				
				<addressOffset>0x004</addressOffset>
				<access>read-write</access>
				<resetValue>0x00</resetValue>
				<resetMask>0xFFFFFFFF</resetMask>
				<fields>
					<field>
						<name>RBRIE</name>
						<description>RBR Interrupt Enable. Enables the Receive Data Available interrupt for UART. It also controls the Character Receive Time-out interrupt.</description>
						<bitRange>[0:0]</bitRange>
						<enumeratedValues>
						<name>test</name>
							<enumeratedValue>
								<name>DISABLE</name>
								<description>Disable the RDA interrupts.</description>
								<value>0</value>
							</enumeratedValue>
							<enumeratedValue>
								<name>ENABLE</name>
								<description>Enable the RDA interrupts.</description>
								<value>1</value>
							</enumeratedValue>
						</enumeratedValues>
					</field>
					<field>
						<name>THREIE</name>
						<description>THRE Interrupt Enable. Enables the THRE interrupt for UART. The status of this interrupt can be read from LSR[5].</description>
						<bitRange>[1:1]</bitRange>
						<enumeratedValues>
						<name>test</name>
							<enumeratedValue>
								<name>DISABLE</name>
								<description>Disable the THRE interrupts.</description>
								<value>0</value>
							</enumeratedValue>
							<enumeratedValue>
								<name>ENABLE</name>
								<description>Enable the THRE interrupts.</description>
								<value>1</value>
							</enumeratedValue>
						</enumeratedValues>
					</field>
					<field>
						<name>RXIE</name>
						<description>RX Line Interrupt Enable. Enables the UART RX line status interrupts. The status of this interrupt can be read from LSR[4:1].</description>
						<bitRange>[2:2]</bitRange>
						<enumeratedValues>
						<name>test</name>
							<enumeratedValue>
								<name>DISABLE</name>
								<description>Disable the RX line status interrupts.</description>
								<value>0</value>
							</enumeratedValue>
							<enumeratedValue>
								<name>ENABLE</name>
								<description>Enable the RX line status interrupts.</description>
								<value>1</value>
							</enumeratedValue>
						</enumeratedValues>
					</field>
					<field>
						<name>RESERVED</name>
						<description>Reserved</description>
						<bitRange>[3:3]</bitRange>
						
					</field>
					<field>
						<name>RESERVED</name>
						<description>Reserved, user software should not write ones to reserved bits. The value read from a reserved bit is not defined.</description>
						<bitRange>[6:4]</bitRange>
						
					</field>
					<field>
						<name>RESERVED</name>
						<description>Reserved</description>
						<bitRange>[7:7]</bitRange>
						
					</field>
					<field>
						<name>ABEOINTEN</name>
						<description>Enables the end of auto-baud interrupt.</description>
						<bitRange>[8:8]</bitRange>
						<enumeratedValues>
						<name>test</name>
							<enumeratedValue>
								<name>DISABLE</name>
								<description>Disable end of auto-baud Interrupt.</description>
								<value>0</value>
							</enumeratedValue>
							<enumeratedValue>
								<name>ENABLE</name>
								<description>Enable end of auto-baud Interrupt.</description>
								<value>1</value>
							</enumeratedValue>
						</enumeratedValues>
					</field>
					<field>
						<name>ABTOINTEN</name>
						<description>Enables the auto-baud time-out interrupt.</description>
						<bitRange>[9:9]</bitRange>
						<enumeratedValues>
						<name>test</name>
							<enumeratedValue>
								<name>DISABLE</name>
								<description>Disable auto-baud time-out Interrupt.</description>
								<value>0</value>
							</enumeratedValue>
							<enumeratedValue>
								<name>ENABLE</name>
								<description>Enable auto-baud time-out Interrupt.</description>
								<value>1</value>
							</enumeratedValue>
						</enumeratedValues>
					</field>
					<field>
						<name>RESERVED</name>
						<description>Reserved, user software should not write ones to reserved bits. The value read from a reserved bit is not defined.</description>
						<bitRange>[31:10]</bitRange>
						
					</field>
				</fields>
			</register>
			<register>
				<name>IIR</name>
				<description>Interrupt ID Register. Identifies which interrupt(s) are pending.</description>
				<addressOffset>0x008</addressOffset>
				<access>read-only</access>
				<resetValue>0x01</resetValue>
				<resetMask>0xFFFFFFFF</resetMask>
				<fields>
					<field>
						<name>INTSTATUS</name>
						<description>Interrupt status. Note that IIR[0] is active low. The pending interrupt can be determined by evaluating IIR[3:1].</description>
						<bitRange>[0:0]</bitRange>
						<enumeratedValues>
						<name>test</name>
							<enumeratedValue>
								<name>PENDING</name>
								<description>At least one interrupt is pending.</description>
								<value>0</value>
							</enumeratedValue>
							<enumeratedValue>
								<name>NO_INTERRUPT_IS_PEND</name>
								<description>No interrupt is pending.</description>
								<value>1</value>
							</enumeratedValue>
						</enumeratedValues>
					</field>
					<field>
						<name>INTID</name>
						<description>Interrupt identification. IER[3:1] identifies an interrupt corresponding to the UART RX FIFO. All other combinations of IER[3:1] not listed below are reserved (000,100,101,111).</description>
						<bitRange>[3:1]</bitRange>
						<enumeratedValues>
						<name>test</name>
							<enumeratedValue>
								<name>RECEIVE_LINE_S</name>
								<description>1   - Receive Line Status (RLS).</description>
								<value>0x3</value>
							</enumeratedValue>
							<enumeratedValue>
								<name>RECEIVE_DATA_AV</name>
								<description>2a - Receive Data Available (RDA).</description>
								<value>0x2</value>
							</enumeratedValue>
							<enumeratedValue>
								<name>CHARACTER_TIME_</name>
								<description>2b - Character Time-out Indicator (CTI).</description>
								<value>0x6</value>
							</enumeratedValue>
							<enumeratedValue>
								<name>THRE_INTERRUPT</name>
								<description>3   - THRE Interrupt.</description>
								<value>0x1</value>
							</enumeratedValue>
						</enumeratedValues>
					</field>
					<field>
						<name>RESERVED</name>
						<description>Reserved, user software should not write ones to reserved bits. The value read from a reserved bit is not defined.</description>
						<bitRange>[5:4]</bitRange>
						
					</field>
					<field>
						<name>FIFOEN</name>
						<description>FIFO enable. These bits are equivalent to FCR[0].</description>
						<bitRange>[7:6]</bitRange>
						
					</field>
					<field>
						<name>ABEOINT</name>
						<description>End of auto-baud interrupt. True if auto-baud has finished successfully and interrupt is enabled.</description>
						<bitRange>[8:8]</bitRange>
						
					</field>
					<field>
						<name>ABTOINT</name>
						<description>Auto-baud time-out interrupt. True if auto-baud has timed out and interrupt is enabled.</description>
						<bitRange>[9:9]</bitRange>
						
					</field>
					<field>
						<name>RESERVED</name>
						<description>Reserved, user software should not write ones to reserved bits. The value read from a reserved bit is not defined.</description>
						<bitRange>[31:10]</bitRange>
						
					</field>
				</fields>
			</register>
			<register>
				<name>FCR</name>
				<description>FIFO Control Register. Controls UART FIFO usage and modes.</description>
				<alternateRegister>IIR</alternateRegister>
				
				<addressOffset>0x008</addressOffset>
				<access>write-only</access>
				<resetValue>0x00</resetValue>
				<resetMask>0xFFFFFFFF</resetMask>
				<fields>
					<field>
						<name>FIFOEN</name>
						<description>FIFO Enable</description>
						<bitRange>[0:0]</bitRange>
						<enumeratedValues>
						<name>test</name>
							<enumeratedValue>
								<name>DISABLED</name>
								<description>UART FIFOs are disabled. Must not be used in the application.</description>
								<value>0</value>
							</enumeratedValue>
							<enumeratedValue>
								<name>ENABLED</name>
								<description>Active high enable for both UART RX and TX FIFOs and FCR[7:1] access. This bit must be set for proper UART operation. Any transition on this bit will automatically clear the UART FIFOs.</description>
								<value>1</value>
							</enumeratedValue>
						</enumeratedValues>
					</field>
					<field>
						<name>RXFIFORES</name>
						<description>RX FIFO Reset</description>
						<bitRange>[1:1]</bitRange>
						<enumeratedValues>
						<name>test</name>
							<enumeratedValue>
								<name>NO_IMPACT_ON_EITHER_</name>
								<description>No impact on either of UART FIFOs.</description>
								<value>0</value>
							</enumeratedValue>
							<enumeratedValue>
								<name>CLEAR</name>
								<description>Writing a logic 1 to FCR[1] will clear all bytes in UART RX FIFO, reset the pointer logic. This bit is self-clearing.</description>
								<value>1</value>
							</enumeratedValue>
						</enumeratedValues>
					</field>
					<field>
						<name>TXFIFORES</name>
						<description>TX FIFO Reset</description>
						<bitRange>[2:2]</bitRange>
						<enumeratedValues>
						<name>test</name>
							<enumeratedValue>
								<name>NO_IMPACT_ON_EITHER_</name>
								<description>No impact on either of UART FIFOs.</description>
								<value>0</value>
							</enumeratedValue>
							<enumeratedValue>
								<name>CLEAR</name>
								<description>Writing a logic 1 to FCR[2] will clear all bytes in UART TX FIFO, reset the pointer logic. This bit is self-clearing.</description>
								<value>1</value>
							</enumeratedValue>
						</enumeratedValues>
					</field>
					<field>
						<name>DMAMODE</name>
						<description>DMA Mode Select. When the FIFO enable bit (bit 0 of this register) is set, this bit selects the DMA mode. See Section 10.5.6.1.</description>
						<bitRange>[3:3]</bitRange>
						<enumeratedValues>
						<name>test</name>
							<enumeratedValue>
								<name>DMA_NOT_USED_</name>
								<description>DMA not used.</description>
								<value>0</value>
							</enumeratedValue>
							<enumeratedValue>
								<name>DMA_MODE_ENABLED_</name>
								<description>DMA mode enabled.</description>
								<value>1</value>
							</enumeratedValue>
						</enumeratedValues>
					</field>
					<field>
						<name>RESERVED</name>
						<description>Reserved, user software should not write ones to reserved bits. The value read from a reserved bit is not defined.</description>
						<bitRange>[5:4]</bitRange>
						
					</field>
					<field>
						<name>RXTL</name>
						<description>RX Trigger Level. These two bits determine how many receiver UART FIFO characters must be written before an interrupt is activated.</description>
						<bitRange>[7:6]</bitRange>
						<enumeratedValues>
						<name>test</name>
							<enumeratedValue>
								<name>TRIGGER_LEVEL_0</name>
								<description>Trigger level 0 (1 character or 0x01).</description>
								<value>0x0</value>
							</enumeratedValue>
							<enumeratedValue>
								<name>TRIGGER_LEVEL_1</name>
								<description>Trigger level 1 (4 characters or 0x04).</description>
								<value>0x1</value>
							</enumeratedValue>
							<enumeratedValue>
								<name>TRIGGER_LEVEL_2</name>
								<description>Trigger level 2 (8 characters or 0x08).</description>
								<value>0x2</value>
							</enumeratedValue>
							<enumeratedValue>
								<name>TRIGGER_LEVEL_3</name>
								<description>Trigger level 3 (14 characters or 0x0E).</description>
								<value>0x3</value>
							</enumeratedValue>
						</enumeratedValues>
					</field>
					<field>
						<name>RESERVED</name>
						<description>Reserved</description>
						<bitRange>[31:8]</bitRange>
						
					</field>
				</fields>
			</register>
			<register>
				<name>LCR</name>
				<description>Line Control Register. Contains controls for frame formatting and break generation.</description>
				<addressOffset>0x00C</addressOffset>
				<access>read-write</access>
				<resetValue>0x00</resetValue>
				<resetMask>0xFFFFFFFF</resetMask>
				<fields>
					<field>
						<name>WLS</name>
						<description>Word Length Select</description>
						<bitRange>[1:0]</bitRange>
						<enumeratedValues>
						<name>test</name>
							<enumeratedValue>
								<name>5_BIT_CHARACTER_LENG</name>
								<description>5-bit character length.</description>
								<value>0x0</value>
							</enumeratedValue>
							<enumeratedValue>
								<name>6_BIT_CHARACTER_LENG</name>
								<description>6-bit character length.</description>
								<value>0x1</value>
							</enumeratedValue>
							<enumeratedValue>
								<name>7_BIT_CHARACTER_LENG</name>
								<description>7-bit character length.</description>
								<value>0x2</value>
							</enumeratedValue>
							<enumeratedValue>
								<name>8_BIT_CHARACTER_LENG</name>
								<description>8-bit character length.</description>
								<value>0x3</value>
							</enumeratedValue>
						</enumeratedValues>
					</field>
					<field>
						<name>SBS</name>
						<description>Stop Bit Select</description>
						<bitRange>[2:2]</bitRange>
						<enumeratedValues>
						<name>test</name>
							<enumeratedValue>
								<name>1_STOP_BIT_</name>
								<description>1 stop bit.</description>
								<value>0</value>
							</enumeratedValue>
							<enumeratedValue>
								<name>2_STOP_BITS_</name>
								<description>2 stop bits (1.5 if LCR[1:0]=00).</description>
								<value>1</value>
							</enumeratedValue>
						</enumeratedValues>
					</field>
					<field>
						<name>PE</name>
						<description>Parity Enable</description>
						<bitRange>[3:3]</bitRange>
						<enumeratedValues>
						<name>test</name>
							<enumeratedValue>
								<name>DISABLE_PARITY_GENER</name>
								<description>Disable parity generation and checking.</description>
								<value>0</value>
							</enumeratedValue>
							<enumeratedValue>
								<name>ENABLE_PARITY_GENERA</name>
								<description>Enable parity generation and checking.</description>
								<value>1</value>
							</enumeratedValue>
						</enumeratedValues>
					</field>
					<field>
						<name>PS</name>
						<description>Parity Select</description>
						<bitRange>[5:4]</bitRange>
						<enumeratedValues>
						<name>test</name>
							<enumeratedValue>
								<name>ODD_PARITY_NUMBER_O</name>
								<description>Odd parity. Number of 1s in the transmitted character and the attached parity bit will be odd.</description>
								<value>0x0</value>
							</enumeratedValue>
							<enumeratedValue>
								<name>EVEN_PARITY_NUMBER_</name>
								<description>Even Parity. Number of 1s in the transmitted character and the attached parity bit will be even.</description>
								<value>0x1</value>
							</enumeratedValue>
							<enumeratedValue>
								<name>FORCED_1_STICK_PARIT</name>
								<description>Forced 1 stick parity.</description>
								<value>0x2</value>
							</enumeratedValue>
							<enumeratedValue>
								<name>FORCED_0_STICK_PARIT</name>
								<description>Forced 0 stick parity.</description>
								<value>0x3</value>
							</enumeratedValue>
						</enumeratedValues>
					</field>
					<field>
						<name>BC</name>
						<description>Break Control</description>
						<bitRange>[6:6]</bitRange>
						<enumeratedValues>
						<name>test</name>
							<enumeratedValue>
								<name>DISABLE_BREAK_TRANSM</name>
								<description>Disable break transmission.</description>
								<value>0</value>
							</enumeratedValue>
							<enumeratedValue>
								<name>ENABLE_BREAK_TRANSMI</name>
								<description>Enable break transmission. Output pin UART TXD is forced to logic 0 when LCR[6] is active high.</description>
								<value>1</value>
							</enumeratedValue>
						</enumeratedValues>
					</field>
					<field>
						<name>DLAB</name>
						<description>Divisor Latch Access Bit (DLAB)</description>
						<bitRange>[7:7]</bitRange>
						<enumeratedValues>
						<name>test</name>
							<enumeratedValue>
								<name>DISABLE_ACCESS_TO_DI</name>
								<description>Disable access to Divisor Latches.</description>
								<value>0</value>
							</enumeratedValue>
							<enumeratedValue>
								<name>ENABLE_ACCESS_TO_DIV</name>
								<description>Enable access to Divisor Latches.</description>
								<value>1</value>
							</enumeratedValue>
						</enumeratedValues>
					</field>
					<field>
						<name>RESERVED</name>
						<description>Reserved</description>
						<bitRange>[31:8]</bitRange>
						
					</field>
				</fields>
			</register>
			<register>
				<name>LSR</name>
				<description>Line Status Register. Contains flags for transmit and receive status, including line errors.</description>
				<addressOffset>0x014</addressOffset>
				<access>read-only</access>
				<resetValue>0x60</resetValue>
				<resetMask>0xFFFFFFFF</resetMask>
				<fields>
					<field>
						<name>RDR</name>
						<description>Receiver Data Ready. LSR[0] is set when the RBR holds an unread character and is cleared when the UART RBR FIFO is empty.</description>
						<bitRange>[0:0]</bitRange>
						<enumeratedValues>
						<name>test</name>
							<enumeratedValue>
								<name>RBR_IS_EMPTY_</name>
								<description>RBR is empty.</description>
								<value>0</value>
							</enumeratedValue>
							<enumeratedValue>
								<name>RBR_CONTAINS_VALID_D</name>
								<description>RBR contains valid data.</description>
								<value>1</value>
							</enumeratedValue>
						</enumeratedValues>
					</field>
					<field>
						<name>OE</name>
						<description>Overrun Error. The overrun error condition is set as soon as it occurs. An LSR read clears LSR[1]. LSR[1] is set when UART RSR has a new character assembled and the UART RBR FIFO is full. In this case, the UART RBR FIFO will not be overwritten and the character in the UART RSR will be lost.</description>
						<bitRange>[1:1]</bitRange>
						<enumeratedValues>
						<name>test</name>
							<enumeratedValue>
								<name>INACTIVE</name>
								<description>Overrun error status is inactive.</description>
								<value>0</value>
							</enumeratedValue>
							<enumeratedValue>
								<name>ACTIVE</name>
								<description>Overrun error status is active.</description>
								<value>1</value>
							</enumeratedValue>
						</enumeratedValues>
					</field>
					<field>
						<name>PE</name>
						<description>Parity Error. When the parity bit of a received character is in the wrong state, a parity error occurs. An LSR read clears LSR[2]. Time of parity error detection is dependent on FCR[0]. Note: A parity error is associated with the character at the top of the UART RBR FIFO.</description>
						<bitRange>[2:2]</bitRange>
						<enumeratedValues>
						<name>test</name>
							<enumeratedValue>
								<name>INACTIVE</name>
								<description>Parity error status is inactive.</description>
								<value>0</value>
							</enumeratedValue>
							<enumeratedValue>
								<name>ACTIVE</name>
								<description>Parity error status is active.</description>
								<value>1</value>
							</enumeratedValue>
						</enumeratedValues>
					</field>
					<field>
						<name>FE</name>
						<description>Framing Error. When the stop bit of a received character is a logic 0, a framing error occurs. An LSR read clears LSR[3]. The time of the framing error detection is dependent on FCR0. Upon detection of a framing error, the RX will attempt to resynchronize to the data and assume that the bad stop bit is actually an early start bit. However, it cannot be assumed that the next received byte will be correct even if there is no Framing Error. Note: A framing error is associated with the character at the top of the UART RBR FIFO.</description>
						<bitRange>[3:3]</bitRange>
						<enumeratedValues>
						<name>test</name>
							<enumeratedValue>
								<name>INACTIVE</name>
								<description>Framing error status is inactive.</description>
								<value>0</value>
							</enumeratedValue>
							<enumeratedValue>
								<name>ACTIVE</name>
								<description>Framing error status is active.</description>
								<value>1</value>
							</enumeratedValue>
						</enumeratedValues>
					</field>
					<field>
						<name>BI</name>
						<description>Break Interrupt. When RXD1 is held in the spacing state (all zeros) for one full character transmission (start, data, parity, stop), a break interrupt occurs. Once the break condition has been detected, the receiver goes idle until RXD1 goes to marking state (all ones). An LSR read clears this status bit. The time of break detection is dependent on FCR[0]. Note: The break interrupt is associated with the character at the top of the UART RBR FIFO.</description>
						<bitRange>[4:4]</bitRange>
						<enumeratedValues>
						<name>test</name>
							<enumeratedValue>
								<name>INACTIVE</name>
								<description>Break interrupt status is inactive.</description>
								<value>0</value>
							</enumeratedValue>
							<enumeratedValue>
								<name>ACTIVE</name>
								<description>Break interrupt status is active.</description>
								<value>1</value>
							</enumeratedValue>
						</enumeratedValues>
					</field>
					<field>
						<name>THRE</name>
						<description>Transmitter Holding Register Empty. THRE is set immediately upon detection of an empty UART THR and is cleared on a THR write.</description>
						<bitRange>[5:5]</bitRange>
						<enumeratedValues>
						<name>test</name>
							<enumeratedValue>
								<name>DATA</name>
								<description>THR contains valid data.</description>
								<value>0</value>
							</enumeratedValue>
							<enumeratedValue>
								<name>THR_IS_EMPTY_</name>
								<description>THR is empty.</description>
								<value>1</value>
							</enumeratedValue>
						</enumeratedValues>
					</field>
					<field>
						<name>TEMT</name>
						<description>Transmitter Empty. TEMT is set when both THR and TSR are empty; TEMT is cleared when either the TSR or the THR contain valid data.</description>
						<bitRange>[6:6]</bitRange>
						<enumeratedValues>
						<name>test</name>
							<enumeratedValue>
								<name>DATA</name>
								<description>THR and/or the TSR contains valid data.</description>
								<value>0</value>
							</enumeratedValue>
							<enumeratedValue>
								<name>EMPTY</name>
								<description>THR and the TSR are empty.</description>
								<value>1</value>
							</enumeratedValue>
						</enumeratedValues>
					</field>
					<field>
						<name>RXFE</name>
						<description>Error in RX FIFO. LSR[7] is set when a character with a RX error such as framing error, parity error or break interrupt, is loaded into the RBR. This bit is cleared when the LSR register is read and there are no subsequent errors in the UART FIFO.</description>
						<bitRange>[7:7]</bitRange>
						<enumeratedValues>
						<name>test</name>
							<enumeratedValue>
								<name>NO_ERROR</name>
								<description>RBR contains no UART RX errors or FCR[0]=0.</description>
								<value>0</value>
							</enumeratedValue>
							<enumeratedValue>
								<name>ERROR</name>
								<description>UART RBR contains at least one UART RX error.</description>
								<value>1</value>
							</enumeratedValue>
						</enumeratedValues>
					</field>
					<field>
						<name>RESERVED</name>
						<description>Reserved</description>
						<bitRange>[31:8]</bitRange>
						
					</field>
				</fields>
			</register>
			<register>
				<name>SCR</name>
				<description>Scratch Pad Register. Eight-bit temporary storage for software.</description>
				<addressOffset>0x01C</addressOffset>
				<access>read-write</access>
				<resetValue>0x00</resetValue>
				<resetMask>0xFFFFFFFF</resetMask>
				<fields>
					<field>
						<name>Pad</name>
						<description>A readable, writable byte.</description>
						<bitRange>[7:0]</bitRange>
					</field>
					<field>
						<name>RESERVED</name>
						<description>Reserved</description>
						<bitRange>[31:8]</bitRange>
					</field>
				</fields>
			</register>
			<register>
				<name>ACR</name>
				<description>Auto-baud Control Register. Contains controls for the auto-baud feature.</description>
				<addressOffset>0x020</addressOffset>
				<access>read-write</access>
				<resetValue>0x00</resetValue>
				<resetMask>0xFFFFFFFF</resetMask>
				<fields>
					<field>
						<name>START</name>
						<description>This bit is automatically cleared after auto-baud completion.</description>
						<bitRange>[0:0]</bitRange>
						<enumeratedValues>
						<name>test</name>
							<enumeratedValue>
								<name>AUTO_BAUD_STOP</name>
								<description>Auto-baud stop (auto-baud is not running).</description>
								<value>0</value>
							</enumeratedValue>
							<enumeratedValue>
								<name>AUTO_BAUD_START</name>
								<description>Auto-baud start (auto-baud is running). Auto-baud run bit. This bit is automatically cleared after auto-baud completion.</description>
								<value>1</value>
							</enumeratedValue>
						</enumeratedValues>
					</field>
					<field>
						<name>MODE</name>
						<description>Auto-baud mode select bit.</description>
						<bitRange>[1:1]</bitRange>
						<enumeratedValues>
						<name>test</name>
							<enumeratedValue>
								<name>MODE_0_</name>
								<description>Mode 0.</description>
								<value>0</value>
							</enumeratedValue>
							<enumeratedValue>
								<name>MODE_1_</name>
								<description>Mode 1.</description>
								<value>1</value>
							</enumeratedValue>
						</enumeratedValues>
					</field>
					<field>
						<name>AUTORESTART</name>
						<description>Auto start mode</description>
						<bitRange>[2:2]</bitRange>
						<enumeratedValues>
						<name>test</name>
							<enumeratedValue>
								<name>NORESTART</name>
								<description>No restart</description>
								<value>0</value>
							</enumeratedValue>
							<enumeratedValue>
								<name>RESTART_IN_CASE_OF_T</name>
								<description>Restart in case of time-out (counter restarts at next UART RX falling edge)</description>
								<value>1</value>
							</enumeratedValue>
						</enumeratedValues>
					</field>
					<field>
						<name>RESERVED</name>
						<description>Reserved, user software should not write ones to reserved bits. The value read from a reserved bit is not defined.</description>
						<bitRange>[7:3]</bitRange>
						
					</field>
					<field>
						<name>ABEOINTCLR</name>
						<description>End of auto-baud interrupt clear bit (write only accessible).</description>
						<bitRange>[8:8]</bitRange>
						<enumeratedValues>
						<name>test</name>
							<enumeratedValue>
								<name>NOIMPACT</name>
								<description>Writing a 0 has no impact.</description>
								<value>0</value>
							</enumeratedValue>
							<enumeratedValue>
								<name>CLEAR</name>
								<description>Writing a 1 will clear the corresponding interrupt in the IIR.</description>
								<value>1</value>
							</enumeratedValue>
						</enumeratedValues>
					</field>
					<field>
						<name>ABTOINTCLR</name>
						<description>Auto-baud time-out interrupt clear bit (write only accessible).</description>
						<bitRange>[9:9]</bitRange>
						<enumeratedValues>
						<name>test</name>
							<enumeratedValue>
								<name>NOIMPACT</name>
								<description>Writing a 0 has no impact.</description>
								<value>0</value>
							</enumeratedValue>
							<enumeratedValue>
								<name>CLEAR</name>
								<description>Writing a 1 will clear the corresponding interrupt in the IIR.</description>
								<value>1</value>
							</enumeratedValue>
						</enumeratedValues>
					</field>
					<field>
						<name>RESERVED</name>
						<description>Reserved, user software should not write ones to reserved bits. The value read from a reserved bit is not defined.</description>
						<bitRange>[31:10]</bitRange>
						
					</field>
				</fields>
			</register>
			<register>
				<name>ICR</name>
				<description>IrDA Control Register. Enables and configures the IrDA mode.</description>
				<addressOffset>0x024</addressOffset>
				<access>read-write</access>
				<resetValue>0x00</resetValue>
				<resetMask>0xFFFFFFFF</resetMask>
				<fields>
					<field>
						<name>IRDAEN</name>
						<description>IrDA mode enable.</description>
						<bitRange>[0:0]</bitRange>
						<enumeratedValues>
						<name>test</name>
							<enumeratedValue>
								<name>DISABLED</name>
								<description>IrDA mode on UARTn is disabled, UARTn acts as a standard UART.</description>
								<value>0</value>
							</enumeratedValue>
							<enumeratedValue>
								<name>ENABLED</name>
								<description>IrDA mode on UARTn is enabled.</description>
								<value>1</value>
							</enumeratedValue>
						</enumeratedValues>
					</field>
					<field>
						<name>IRDAINV</name>
						<description>IrDA input polarity.</description>
						<bitRange>[1:1]</bitRange>
						<enumeratedValues>
						<name>test</name>
							<enumeratedValue>
								<name>NOTINVERTED</name>
								<description>The serial input is not inverted.</description>
								<value>0</value>
							</enumeratedValue>
							<enumeratedValue>
								<name>INVERTED</name>
								<description>The serial input is inverted. This has no effect on the serial output.</description>
								<value>1</value>
							</enumeratedValue>
						</enumeratedValues>
					</field>
					<field>
						<name>FIXPULSEEN</name>
						<description>IrDA fixed pulse width mode.</description>
						<bitRange>[2:2]</bitRange>
						<enumeratedValues>
						<name>test</name>
							<enumeratedValue>
								<name>DISABLED</name>
								<description>IrDA fixed pulse width mode disabled.</description>
								<value>0</value>
							</enumeratedValue>
							<enumeratedValue>
								<name>ENABLED</name>
								<description>IrDA fixed pulse width mode enabled.</description>
								<value>1</value>
							</enumeratedValue>
						</enumeratedValues>
					</field>
					<field>
						<name>PULSEDIV</name>
						<description>Configures the pulse when FixPulseEn = 1.</description>
						<bitRange>[5:3]</bitRange>
						<enumeratedValues>
						<name>test</name>
							<enumeratedValue>
								<name>2_TPCLK</name>
								<description>2 x TPCLK</description>
								<value>0x0</value>
							</enumeratedValue>
							<enumeratedValue>
								<name>4_TPCLK</name>
								<description>4 xTPCLK</description>
								<value>0x1</value>
							</enumeratedValue>
							<enumeratedValue>
								<name>8_TPCLK</name>
								<description>8 x TPCLK</description>
								<value>0x2</value>
							</enumeratedValue>
							<enumeratedValue>
								<name>16_TPCLK</name>
								<description>16 x TPCLK</description>
								<value>0x3</value>
							</enumeratedValue>
							<enumeratedValue>
								<name>32_TPCLK</name>
								<description>32 x TPCLK</description>
								<value>0x4</value>
							</enumeratedValue>
							<enumeratedValue>
								<name>64_TPCLK</name>
								<description>64 x TPCLK</description>
								<value>0x5</value>
							</enumeratedValue>
							<enumeratedValue>
								<name>128_TPCLK</name>
								<description>128x TPCLK</description>
								<value>0x6</value>
							</enumeratedValue>
							<enumeratedValue>
								<name>256_TPCLK</name>
								<description>256 x TPCLK</description>
								<value>0x7</value>
							</enumeratedValue>
						</enumeratedValues>
					</field>
					<field>
						<name>RESERVED</name>
						<description>Reserved, user software should not write ones to reserved bits. The value read from a reserved bit is not defined.</description>
						<bitRange>[31:6]</bitRange>
						
					</field>
				</fields>
			</register>
			<register>
				<name>FDR</name>
				<description>Fractional Divider Register. Generates a clock input for the baud rate divider.</description>
				<addressOffset>0x028</addressOffset>
				<access>read-write</access>
				<resetValue>0x10</resetValue>
				<resetMask>0xFFFFFFFF</resetMask>
				<fields>
					<field>
						<name>DIVADDVAL</name>
						<description>Baud-rate generation pre-scaler divisor value. If this field is 0, fractional baud-rate generator will not impact the UARTn baudrate.</description>
						<bitRange>[3:0]</bitRange>
					</field>
					<field>
						<name>MULVAL</name>
						<description>Baud-rate pre-scaler multiplier value. This field must be greater or equal 1 for UARTn to operate properly, regardless of whether the fractional baud-rate generator is used or not.</description>
						<bitRange>[7:4]</bitRange>
					</field>
					<field>
						<name>RESERVED</name>
						<description>Reserved, user software should not write ones to reserved bits. The value read from a reserved bit is not defined.</description>
						<bitRange>[31:8]</bitRange>
					</field>
				</fields>
			</register>
			<register>
				<name>TER</name>
				<description>Transmit Enable Register. Turns off UART transmitter for use with software flow control.</description>
				<addressOffset>0x030</addressOffset>
				<access>read-write</access>
				<resetValue>0x80</resetValue>
				<resetMask>0xFFFFFFFF</resetMask>
				<fields>
					<field>
						<name>RESERVED</name>
						<description>Reserved, user software should not write ones to reserved bits. The value read from a reserved bit is not defined.</description>
						<bitRange>[6:0]</bitRange>
					</field>
					<field>
						<name>TXEN</name>
						<description>When this bit is 1, as it is after a Reset, data written to the THR is output on the TXD pin as soon as any preceding data has been sent. If this bit cleared to 0 while a character is being sent, the transmission of that character is completed, but no further characters are sent until this bit is set again. In other words, a 0 in this bit blocks the transfer of characters from the THR or TX FIFO into the transmit shift register. Software can clear this bit when it receives an XOFF character (DC3). Software can set this bit again when it receives an XON (DC1) character.</description>
						<bitRange>[7:7]</bitRange>
					</field>
					<field>
						<name>RESERVED</name>
						<description>Reserved</description>
						<bitRange>[31:8]</bitRange>
					</field>
				</fields>
			</register>
			<register>
				<name>FIFOLVL</name>
				<description>FIFO Level register. Provides the current fill levels of the transmit and receive FIFOs.</description>
				<addressOffset>0x058</addressOffset>
				<access>read-only</access>
				<resetValue>0x00</resetValue>
				<resetMask>0xFFFFFFFF</resetMask>
				<fields>
					<field>
						<name>RXFIFILVL</name>
						<description>Reflects the current level of the UART receiver FIFO. 0 = empty, 0xF = FIFO full.</description>
						<bitRange>[3:0]</bitRange>
					</field>
					<field>
						<name>RESERVED</name>
						<description>Reserved. The value read from a reserved bit is not defined.</description>
						<bitRange>[7:4]</bitRange>
					</field>
					<field>
						<name>TXFIFOLVL</name>
						<description>Reflects the current level of the UART transmitter FIFO. 0 = empty, 0xF = FIFO full.</description>
						<bitRange>[11:8]</bitRange>
					</field>
					<field>
						<name>RESERVED</name>
						<description>Reserved. The value read from a reserved bit is not defined.</description>
						<bitRange>[31:12]</bitRange>
					</field>
				</fields>
			</register>
		</registers>
    </peripheral>
	<peripheral>
		<name>CT16B0</name>
		<description>Product name title=UM10441 Chapter title=LPC122x 16-bit Counter/timer 0/1 (CT16B0/1) Modification date=2/3/2011 Major revision=0 Minor revision=17 </description>
		<groupName>CT16B</groupName>
		<baseAddress>0x40010000</baseAddress>
		<addressBlock>
        <offset>0</offset> 
		<size>0xFFF</size> 
		<usage>registers</usage> 
		</addressBlock>	
		<interrupt>
			<name>CT16B0</name>
			<value>13</value>
		</interrupt>		
		<registers>
			<register>
				<name>IR</name>
				<description>Interrupt Register. The IR can be written to clear interrupts. The IR can be read to identify which of eight possible interrupt sources are pending.</description>
				<addressOffset>0x000</addressOffset>
				<access>read-write</access>
				<resetValue>0</resetValue>
				<resetMask>0xFFFFFFFF</resetMask>
				<fields>
					<field>
						<name>MR0INT</name>
						<description>Interrupt flag for match channel 0.</description>
						<bitRange>[0:0]</bitRange>
					</field>
					<field>
						<name>MR1INT</name>
						<description>Interrupt flag for match channel 1.</description>
						<bitRange>[1:1]</bitRange>
					</field>
					<field>
						<name>MR2INT</name>
						<description>Interrupt flag for match channel 2.</description>
						<bitRange>[2:2]</bitRange>
					</field>
					<field>
						<name>MR3INT</name>
						<description>Interrupt flag for match channel 3.</description>
						<bitRange>[3:3]</bitRange>
					</field>
					<field>
						<name>CR0INT</name>
						<description>Interrupt flag for capture channel 0 event.</description>
						<bitRange>[4:4]</bitRange>
					</field>
					<field>
						<name>CR1INT</name>
						<description>Interrupt flag for capture channel 1 event.</description>
						<bitRange>[5:5]</bitRange>
					</field>
					<field>
						<name>CR2INT</name>
						<description>Interrupt flag for capture channel 2 event.</description>
						<bitRange>[6:6]</bitRange>
					</field>
					<field>
						<name>CR3INT</name>
						<description>Interrupt flag for capture channel 3 event.</description>
						<bitRange>[7:7]</bitRange>
					</field>
					<field>
						<name>RESERVED</name>
						<description>Reserved</description>
						<bitRange>[31:8]</bitRange>
					</field>
				</fields>
			</register>
			<register>
				<name>TCR</name>
				<description>Timer Control Register. The TCR is used to control the Timer Counter functions. The Timer Counter can be disabled or reset through the TCR.</description>
				<addressOffset>0x004</addressOffset>
				<access>read-write</access>
				<resetValue>0</resetValue>
				<resetMask>0xFFFFFFFF</resetMask>
				<fields>
					<field>
						<name>CEN</name>
						<description>Counter enable.</description>
						<bitRange>[0:0]</bitRange>
						<enumeratedValues>
						<name>test</name>
							<enumeratedValue>
								<name>DISABLED</name>
								<description>The counters are disabled.</description>
								<value>0</value>
							</enumeratedValue>
							<enumeratedValue>
								<name>COUNTING</name>
								<description>The Timer Counter and Prescale Counter are enabled for counting.</description>
								<value>1</value>
							</enumeratedValue>
						</enumeratedValues>
					</field>
					<field>
						<name>CRST</name>
						<description>Counter reset.</description>
						<bitRange>[1:1]</bitRange>
						<enumeratedValues>
						<name>test</name>
							<enumeratedValue>
								<name>DO_NOTHING_</name>
								<description>Do nothing.</description>
								<value>0</value>
							</enumeratedValue>
							<enumeratedValue>
								<name>RESET</name>
								<description>The Timer Counter and the Prescale Counter are synchronously reset on the next positive edge of PCLK. The counters remain reset until TCR[1] is returned to zero.</description>
								<value>1</value>
							</enumeratedValue>
						</enumeratedValues>
					</field>
					<field>
						<name>RESERVED</name>
						<description>Reserved, user software should not write ones to reserved bits. The value read from a reserved bit is not defined.</description>
						<bitRange>[31:2]</bitRange>
						
					</field>
				</fields>
			</register>
			<register>
				<name>TC</name>
				<description>Timer Counter. The 16-bit TC is incremented every PR+1 cycles of PCLK. The TC is controlled through the TCR.</description>
				<addressOffset>0x008</addressOffset>
				<access>read-write</access>
				<resetValue>0</resetValue>
				<resetMask>0xFFFFFFFF</resetMask>
				<fields>
					<field>
						<name>TC</name>
						<description>Timer counter value.</description>
						<bitRange>[15:0]</bitRange>
					</field>
					<field>
						<name>RESERVED</name>
						<description>Reserved.</description>
						<bitRange>[31:16]</bitRange>
					</field>
				</fields>
			</register>
			<register>
				<name>PR</name>
				<description>Prescale Register. When the Prescale Counter (below) is equal to this value, the next clock increments the TC and clears the PC.</description>
				<addressOffset>0x00C</addressOffset>
				<access>read-write</access>
				<resetValue>0</resetValue>
				<resetMask>0xFFFFFFFF</resetMask>
				<fields>
					<field>
						<name>PCVAL</name>
						<description>Prescale value.</description>
						<bitRange>[15:0]</bitRange>
					</field>
					<field>
						<name>RESERVED</name>
						<description>Reserved.</description>
						<bitRange>[31:16]</bitRange>
					</field>
				</fields>
			</register>
			<register>
				<name>PC</name>
				<description>Prescale Counter. The 16-bit PC is a counter which is incremented to the value stored in PR. When the value in PR is reached, the TC is incremented and the PC is cleared. The PC is observable and controllable through the bus interface.</description>
				<addressOffset>0x010</addressOffset>
				<access>read-write</access>
				<resetValue>0</resetValue>
				<resetMask>0xFFFFFFFF</resetMask>
				<fields>
					<field>
						<name>PC</name>
						<description>Prescale counter value.</description>
						<bitRange>[15:0]</bitRange>
					</field>
					<field>
						<name>RESERVED</name>
						<description>Reserved.</description>
						<bitRange>[31:16]</bitRange>
					</field>
				</fields>
			</register>
			<register>
				<name>MCR</name>
				<description>Match Control Register. The MCR is used to control if an interrupt is generated and if the TC is reset when a Match occurs.</description>
				<addressOffset>0x014</addressOffset>
				<access>read-write</access>
				<resetValue>0</resetValue>
				<resetMask>0xFFFFFFFF</resetMask>
				<fields>
					<field>
						<name>MR0I</name>
						<description>Interrupt on MR0: an interrupt is generated when MR0 matches the value in the TC.</description>
						<bitRange>[0:0]</bitRange>
						<enumeratedValues>
						<name>test</name>
							<enumeratedValue>
								<name>ENABLED</name>
								<description>Enabled</description>
								<value>1</value>
							</enumeratedValue>
							<enumeratedValue>
								<name>DISABLED</name>
								<description>Disabled</description>
								<value>0</value>
							</enumeratedValue>
						</enumeratedValues>
					</field>
					<field>
						<name>MR0R</name>
						<description>Reset on MR0: the TC will be reset if MR0 matches it.</description>
						<bitRange>[1:1]</bitRange>
						<enumeratedValues>
						<name>test</name>
							<enumeratedValue>
								<name>ENABLED</name>
								<description>Enabled</description>
								<value>1</value>
							</enumeratedValue>
							<enumeratedValue>
								<name>DISABLED</name>
								<description>Disabled</description>
								<value>0</value>
							</enumeratedValue>
						</enumeratedValues>
					</field>
					<field>
						<name>MR0S</name>
						<description>Stop on MR0: the TC and PC will be stopped and TCR[0] will be set to 0 if MR0 matches the TC.</description>
						<bitRange>[2:2]</bitRange>
						<enumeratedValues>
						<name>test</name>
							<enumeratedValue>
								<name>ENABLED</name>
								<description>Enabled</description>
								<value>1</value>
							</enumeratedValue>
							<enumeratedValue>
								<name>DISABLED</name>
								<description>Disabled</description>
								<value>0</value>
							</enumeratedValue>
						</enumeratedValues>
					</field>
					<field>
						<name>MR1I</name>
						<description>Interrupt on MR1: an interrupt is generated when MR1 matches the value in the TC.</description>
						<bitRange>[3:3]</bitRange>
						<enumeratedValues>
						<name>test</name>
							<enumeratedValue>
								<name>ENABLED</name>
								<description>Enabled</description>
								<value>1</value>
							</enumeratedValue>
							<enumeratedValue>
								<name>DISABLED</name>
								<description>Disabled</description>
								<value>0</value>
							</enumeratedValue>
						</enumeratedValues>
					</field>
					<field>
						<name>MR1R</name>
						<description>Reset on MR1: the TC will be reset if MR1 matches it.</description>
						<bitRange>[4:4]</bitRange>
						<enumeratedValues>
						<name>test</name>
							<enumeratedValue>
								<name>ENABLED</name>
								<description>Enabled</description>
								<value>1</value>
							</enumeratedValue>
							<enumeratedValue>
								<name>DISABLED</name>
								<description>Disabled</description>
								<value>0</value>
							</enumeratedValue>
						</enumeratedValues>
					</field>
					<field>
						<name>MR1S</name>
						<description>Stop on MR1: the TC and PC will be stopped and TCR[0] will be set to 0 if MR1 matches the TC.</description>
						<bitRange>[5:5]</bitRange>
						<enumeratedValues>
						<name>test</name>
							<enumeratedValue>
								<name>ENABLED</name>
								<description>Enabled</description>
								<value>1</value>
							</enumeratedValue>
							<enumeratedValue>
								<name>DISABLED</name>
								<description>Disabled</description>
								<value>0</value>
							</enumeratedValue>
						</enumeratedValues>
					</field>
					<field>
						<name>MR2I</name>
						<description>Interrupt on MR2: an interrupt is generated when MR2 matches the value in the TC.</description>
						<bitRange>[6:6]</bitRange>
						<enumeratedValues>
						<name>test</name>
							<enumeratedValue>
								<name>ENABLED</name>
								<description>Enabled</description>
								<value>1</value>
							</enumeratedValue>
							<enumeratedValue>
								<name>DISABLED</name>
								<description>Disabled</description>
								<value>0</value>
							</enumeratedValue>
						</enumeratedValues>
					</field>
					<field>
						<name>MR2R</name>
						<description>Reset on MR2: the TC will be reset if MR2 matches it.</description>
						<bitRange>[7:7]</bitRange>
						<enumeratedValues>
						<name>test</name>
							<enumeratedValue>
								<name>ENABLED</name>
								<description>Enabled</description>
								<value>1</value>
							</enumeratedValue>
							<enumeratedValue>
								<name>DISABLED</name>
								<description>Disabled</description>
								<value>0</value>
							</enumeratedValue>
						</enumeratedValues>
					</field>
					<field>
						<name>MR2S</name>
						<description>Stop on MR2: the TC and PC will be stopped and TCR[0] will be set to 0 if MR2 matches the TC.</description>
						<bitRange>[8:8]</bitRange>
						<enumeratedValues>
						<name>test</name>
							<enumeratedValue>
								<name>ENABLED</name>
								<description>Enabled</description>
								<value>1</value>
							</enumeratedValue>
							<enumeratedValue>
								<name>DISABLED</name>
								<description>Disabled</description>
								<value>0</value>
							</enumeratedValue>
						</enumeratedValues>
					</field>
					<field>
						<name>MR3I</name>
						<description>Interrupt on MR3: an interrupt is generated when MR3 matches the value in the TC.</description>
						<bitRange>[9:9]</bitRange>
						<enumeratedValues>
						<name>test</name>
							<enumeratedValue>
								<name>ENABLED</name>
								<description>Enabled</description>
								<value>1</value>
							</enumeratedValue>
							<enumeratedValue>
								<name>DISABLED</name>
								<description>Disabled</description>
								<value>0</value>
							</enumeratedValue>
						</enumeratedValues>
					</field>
					<field>
						<name>MR3R</name>
						<description>Reset on MR3: the TC will be reset if MR3 matches it.</description>
						<bitRange>[10:10]</bitRange>
						<enumeratedValues>
						<name>test</name>
							<enumeratedValue>
								<name>ENABLED</name>
								<description>Enabled</description>
								<value>1</value>
							</enumeratedValue>
							<enumeratedValue>
								<name>DISABLED</name>
								<description>Disabled</description>
								<value>0</value>
							</enumeratedValue>
						</enumeratedValues>
					</field>
					<field>
						<name>MR3S</name>
						<description>Stop on MR3: the TC and PC will be stopped and TCR[0] will be set to 0 if MR3 matches the TC.</description>
						<bitRange>[11:11]</bitRange>
						<enumeratedValues>
						<name>test</name>
							<enumeratedValue>
								<name>ENABLED</name>
								<description>Enabled</description>
								<value>1</value>
							</enumeratedValue>
							<enumeratedValue>
								<name>DISABLED</name>
								<description>Disabled</description>
								<value>0</value>
							</enumeratedValue>
						</enumeratedValues>
					</field>
					<field>
						<name>RESERVED</name>
						<description>Reserved, user software should not write ones to reserved bits. The value read from a reserved bit is not defined.</description>
						<bitRange>[31:12]</bitRange>
						
					</field>
				</fields>
			</register>
			<register>
				<dim>4</dim>
				<dimIncrement>0x4</dimIncrement>
				<dimIndex>0-3</dimIndex>
				<name>MR%s</name>
				<description>Match Register. MR can be enabled through the MCR to reset the TC, stop both the TC and PC, and/or generate an interrupt every time MR matches the TC.</description>
				<addressOffset>0x018</addressOffset>
				<access>read-write</access>
				<resetValue>0</resetValue>
				<resetMask>0xFFFFFFFF</resetMask>
				<fields>
					<field>
						<name>MATCH</name>
						<description>Timer counter match value.</description>
						<bitRange>[15:0]</bitRange>
					</field>
					<field>
						<name>RESERVED</name>
						<description>Reserved.</description>
						<bitRange>[31:16]</bitRange>
					</field>
				</fields>
			</register>
			<register>
				<name>CCR</name>
				<description>Capture Control Register. The CCR controls which edges of the capture inputs are used to load the Capture Registers and whether or not an interrupt is generated when a capture takes place.</description>
				<addressOffset>0x028</addressOffset>
				<access>read-write</access>
				<resetValue>0</resetValue>
				<resetMask>0xFFFFFFFF</resetMask>
				<fields>
					<field>
						<name>CAP0RE</name>
						<description>Capture on CT16Bn_CAP0 rising edge: a sequence of 0 then 1 on CT16Bn_CAP0 will cause CR0 to be loaded with the contents of TC.</description>
						<bitRange>[0:0]</bitRange>
						<enumeratedValues>
						<name>test</name>
							<enumeratedValue>
								<name>ENABLED_</name>
								<description>Enabled.</description>
								<value>1</value>
							</enumeratedValue>
							<enumeratedValue>
								<name>DISABLED_</name>
								<description>Disabled.</description>
								<value>0</value>
							</enumeratedValue>
						</enumeratedValues>
					</field>
					<field>
						<name>CAP0FE</name>
						<description>Capture on CT16Bn_CAP0 falling edge: a sequence of 1 then 0 on CT16Bn_CAP0 will cause CR0 to be loaded with the contents of TC.</description>
						<bitRange>[1:1]</bitRange>
						<enumeratedValues>
						<name>test</name>
							<enumeratedValue>
								<name>ENABLED_</name>
								<description>Enabled.</description>
								<value>1</value>
							</enumeratedValue>
							<enumeratedValue>
								<name>DISABLED_</name>
								<description>Disabled.</description>
								<value>0</value>
							</enumeratedValue>
						</enumeratedValues>
					</field>
					<field>
						<name>CAP0I</name>
						<description>Interrupt on CT16Bn_CAP0 event: a CR0 load due to a CT16Bn_CAP0 event will generate an interrupt.</description>
						<bitRange>[2:2]</bitRange>
						<enumeratedValues>
						<name>test</name>
							<enumeratedValue>
								<name>ENABLED_</name>
								<description>Enabled.</description>
								<value>1</value>
							</enumeratedValue>
							<enumeratedValue>
								<name>DISABLED_</name>
								<description>Disabled.</description>
								<value>0</value>
							</enumeratedValue>
						</enumeratedValues>
					</field>
					<field>
						<name>CAP1RE</name>
						<description>Capture on CT16Bn_CAP1 rising edge: a sequence of 0 then 1 on CT16Bn_CAP1 will cause CR1 to be loaded with the contents of TC.</description>
						<bitRange>[3:3]</bitRange>
						<enumeratedValues>
						<name>test</name>
							<enumeratedValue>
								<name>ENABLED_</name>
								<description>Enabled.</description>
								<value>1</value>
							</enumeratedValue>
							<enumeratedValue>
								<name>DISABLED_</name>
								<description>Disabled.</description>
								<value>0</value>
							</enumeratedValue>
						</enumeratedValues>
					</field>
					<field>
						<name>CAP1FE</name>
						<description>Capture on CT16Bn_CAP1 falling edge: a sequence of 1 then 0 on CT16Bn_CAP1 will cause CR1 to be loaded with the contents of TC.</description>
						<bitRange>[4:4]</bitRange>
						<enumeratedValues>
						<name>test</name>
							<enumeratedValue>
								<name>ENABLED_</name>
								<description>Enabled.</description>
								<value>1</value>
							</enumeratedValue>
							<enumeratedValue>
								<name>DISABLED_</name>
								<description>Disabled.</description>
								<value>0</value>
							</enumeratedValue>
						</enumeratedValues>
					</field>
					<field>
						<name>CAP1I</name>
						<description>Interrupt on CT16Bn_CAP1 event: a CR1 load due to a CT16Bn_CAP1 event will generate an interrupt.</description>
						<bitRange>[5:5]</bitRange>
						<enumeratedValues>
						<name>test</name>
							<enumeratedValue>
								<name>ENABLED_</name>
								<description>Enabled.</description>
								<value>1</value>
							</enumeratedValue>
							<enumeratedValue>
								<name>DISABLED_</name>
								<description>Disabled.</description>
								<value>0</value>
							</enumeratedValue>
						</enumeratedValues>
					</field>
					<field>
						<name>CAP2RE</name>
						<description>Capture on comparator n level output - rising edge: a sequence of 0 then 1 on the comparator n output will cause CR2 to be loaded with the contents of TC.</description>
						<bitRange>[6:6]</bitRange>
						<enumeratedValues>
						<name>test</name>
							<enumeratedValue>
								<name>ENABLED_</name>
								<description>Enabled.</description>
								<value>1</value>
							</enumeratedValue>
							<enumeratedValue>
								<name>DISABLED_</name>
								<description>Disabled.</description>
								<value>0</value>
							</enumeratedValue>
						</enumeratedValues>
					</field>
					<field>
						<name>CAP2FE</name>
						<description>Capture on comparator n level output - falling edge: a sequence of 1 then 0 on comparator n output will cause CR2 to be loaded with the contents of TC.</description>
						<bitRange>[7:7]</bitRange>
						<enumeratedValues>
						<name>test</name>
							<enumeratedValue>
								<name>ENABLED_</name>
								<description>Enabled.</description>
								<value>1</value>
							</enumeratedValue>
							<enumeratedValue>
								<name>DISABLED_</name>
								<description>Disabled.</description>
								<value>0</value>
							</enumeratedValue>
						</enumeratedValues>
					</field>
					<field>
						<name>CAP2I</name>
						<description>Interrupt on comparator n level output event: a CR2 load due to a comparator 0 event will generate an interrupt.</description>
						<bitRange>[8:8]</bitRange>
						<enumeratedValues>
						<name>test</name>
							<enumeratedValue>
								<name>ENABLED_</name>
								<description>Enabled.</description>
								<value>1</value>
							</enumeratedValue>
							<enumeratedValue>
								<name>DISABLED_</name>
								<description>Disabled.</description>
								<value>0</value>
							</enumeratedValue>
						</enumeratedValues>
					</field>
					<field>
						<name>CAP3RE</name>
						<description>Capture on comparator n edge output - rising edge: a sequence of 0 then 1 on the comparator n output will cause CR3 to be loaded with the contents of TC.</description>
						<bitRange>[9:9]</bitRange>
						<enumeratedValues>
						<name>test</name>
							<enumeratedValue>
								<name>ENABLED_</name>
								<description>Enabled.</description>
								<value>1</value>
							</enumeratedValue>
							<enumeratedValue>
								<name>DISABLED_</name>
								<description>Disabled.</description>
								<value>0</value>
							</enumeratedValue>
						</enumeratedValues>
					</field>
					<field>
						<name>CAP3FE</name>
						<description>Capture on comparator n edge output - falling edge: a sequence of 1 then 0 on comparator n output will cause CR3 to be loaded with the contents of TC.</description>
						<bitRange>[10:10]</bitRange>
						<enumeratedValues>
						<name>test</name>
							<enumeratedValue>
								<name>ENABLED_</name>
								<description>Enabled.</description>
								<value>1</value>
							</enumeratedValue>
							<enumeratedValue>
								<name>DISABLED_</name>
								<description>Disabled.</description>
								<value>0</value>
							</enumeratedValue>
						</enumeratedValues>
					</field>
					<field>
						<name>CAP3I</name>
						<description>Interrupt on comparator n edge output event: a CR3 load due to a comparator n event will generate an interrupt.</description>
						<bitRange>[11:11]</bitRange>
						<enumeratedValues>
						<name>test</name>
							<enumeratedValue>
								<name>ENABLED_</name>
								<description>Enabled.</description>
								<value>1</value>
							</enumeratedValue>
							<enumeratedValue>
								<name>DISABLED_</name>
								<description>Disabled.</description>
								<value>0</value>
							</enumeratedValue>
						</enumeratedValues>
					</field>
					<field>
						<name>RESERVED</name>
						<description>Reserved, user software should not write ones to reserved bits. The value read from a reserved bit is not defined.</description>
						<bitRange>[31:12]</bitRange>
						
					</field>
				</fields>
			</register>
			<register>
				<dim>4</dim>
				<dimIncrement>0x4</dimIncrement>
				<dimIndex>0-3</dimIndex>
				<name>CR%s</name>
				<description>Capture Register. CR is loaded with the value of TC when there is an event on the CT16B_CAP input.</description>
				<addressOffset>0x02C</addressOffset>
				<access>read-only</access>
				<resetValue>0</resetValue>
				<resetMask>0xFFFFFFFF</resetMask>
				<fields>
					<field>
						<name>CAP</name>
						<description>Timer counter capture value.</description>
						<bitRange>[15:0]</bitRange>
					</field>
					<field>
						<name>RESERVED</name>
						<description>Reserved.</description>
						<bitRange>[31:16]</bitRange>
					</field>
				</fields>
			</register>
			<register>
				<name>EMR</name>
				<description>External Match Register. The EMR controls the match function and the external match pins CT16B0_MAT[1:0] and CT16B1_MAT[1:0].</description>
				<addressOffset>0x03C</addressOffset>
				<access>read-write</access>
				<resetValue>0</resetValue>
				<resetMask>0xFFFFFFFF</resetMask>
				<fields>
					<field>
						<name>EM0</name>
						<description>External Match 0. This bit reflects the state of output CT16B0_MAT0/CT16B1_MAT0, whether or not this output is connected to its pin. When a match occurs between the TC and MR0, this bit can either toggle, go LOW, go HIGH, or do nothing. Bits EMR[5:4] control the functionality of this output. This bit is driven to the CT16B0_MAT0/CT16B1_MAT0 pins if the match function is selected in the IOCON registers (0 = LOW, 1 = HIGH).</description>
						<bitRange>[0:0]</bitRange>
						
					</field>
					<field>
						<name>EM1</name>
						<description>External Match 1. This bit reflects the state of output CT16B0_MAT1/CT16B1_MAT1, whether or not this output is connected to its pin. When a match occurs between the TC and MR1, this bit can either toggle, go LOW, go HIGH, or do nothing. Bits EMR[7:6] control the functionality of this output. This bit is driven to the CT16B0_MAT0/CT16B1_MAT0 pins if the match function is selected in the IOCON registers (0 = LOW, 1 = HIGH).</description>
						<bitRange>[1:1]</bitRange>
						
					</field>
					<field>
						<name>EM2</name>
						<description>External Match 2. This bit reflects the state of match channel 2. When a match occurs between the TC and MR2, this bit can either toggle, go LOW, go HIGH, or do nothing. Bits EMR[9:8] control the functionality of this output.</description>
						<bitRange>[2:2]</bitRange>
						
					</field>
					<field>
						<name>EM3</name>
						<description>External Match 3. This bit reflects the state of output of match channel 3. When a match occurs between the TC and MR3, this bit can either toggle, go LOW, go HIGH, or do nothing. Bits EMR[11:10] control the functionality of this output.</description>
						<bitRange>[3:3]</bitRange>
						
					</field>
					<field>
						<name>EMC0</name>
						<description>External Match Control 0. Determines the functionality of External Match 0. Table 228 shows the encoding of these bits.</description>
						<bitRange>[5:4]</bitRange>
						<enumeratedValues>
						<name>test</name>
							<enumeratedValue>
								<name>DO_NOTHING_</name>
								<description>Do Nothing.</description>
								<value>0x0</value>
							</enumeratedValue>
							<enumeratedValue>
								<name>CLEAR_THE_CORRESPOND</name>
								<description>Clear the corresponding External Match bit/output to 0 (CT16Bi_MAT0 pin is LOW if pinned out).</description>
								<value>0x1</value>
							</enumeratedValue>
							<enumeratedValue>
								<name>SET_THE_CORRESPONDIN</name>
								<description>Set the corresponding External Match bit/output to 1 (CT16Bi_MAT0 pin is HIGH if pinned out).</description>
								<value>0x2</value>
							</enumeratedValue>
							<enumeratedValue>
								<name>TOGGLE_THE_CORRESPON</name>
								<description>Toggle the corresponding External Match bit/output.</description>
								<value>0x3</value>
							</enumeratedValue>
						</enumeratedValues>
					</field>
					<field>
						<name>EMC1</name>
						<description>External Match Control 1. Determines the functionality of External Match 1.</description>
						<bitRange>[7:6]</bitRange>
						<enumeratedValues>
						<name>test</name>
							<enumeratedValue>
								<name>DO_NOTHING_</name>
								<description>Do Nothing.</description>
								<value>0x0</value>
							</enumeratedValue>
							<enumeratedValue>
								<name>CLEAR_THE_CORRESPOND</name>
								<description>Clear the corresponding External Match bit/output to 0 (CT16Bi_MAT1 pin is LOW if pinned out).</description>
								<value>0x1</value>
							</enumeratedValue>
							<enumeratedValue>
								<name>SET_THE_CORRESPONDIN</name>
								<description>Set the corresponding External Match bit/output to 1 (CT16Bi_MAT1 pin is HIGH if pinned out).</description>
								<value>0x2</value>
							</enumeratedValue>
							<enumeratedValue>
								<name>TOGGLE_THE_CORRESPON</name>
								<description>Toggle the corresponding External Match bit/output.</description>
								<value>0x3</value>
							</enumeratedValue>
						</enumeratedValues>
					</field>
					<field>
						<name>EMC2</name>
						<description>External Match Control 2. Determines the functionality of External Match 2.</description>
						<bitRange>[9:8]</bitRange>
						<enumeratedValues>
						<name>test</name>
							<enumeratedValue>
								<name>DO_NOTHING_</name>
								<description>Do Nothing.</description>
								<value>0x0</value>
							</enumeratedValue>
							<enumeratedValue>
								<name>CLEAR_THE_CORRESPOND</name>
								<description>Clear the corresponding External Match bit/output to 0 (CT16Bi_MAT2 pin is LOW if pinned out).</description>
								<value>0x1</value>
							</enumeratedValue>
							<enumeratedValue>
								<name>SET_THE_CORRESPONDIN</name>
								<description>Set the corresponding External Match bit/output to 1 (CT16Bi_MAT2 pin is HIGH if pinned out).</description>
								<value>0x2</value>
							</enumeratedValue>
							<enumeratedValue>
								<name>TOGGLE_THE_CORRESPON</name>
								<description>Toggle the corresponding External Match bit/output.</description>
								<value>0x3</value>
							</enumeratedValue>
						</enumeratedValues>
					</field>
					<field>
						<name>EMC3</name>
						<description>External Match Control 3. Determines the functionality of External Match 3. Table 228 shows the encoding of these bits.</description>
						<bitRange>[11:10]</bitRange>
						<enumeratedValues>
						<name>test</name>
							<enumeratedValue>
								<name>DO_NOTHING_</name>
								<description>Do Nothing.</description>
								<value>0x0</value>
							</enumeratedValue>
							<enumeratedValue>
								<name>CLEAR_THE_CORRESPOND</name>
								<description>Clear the corresponding External Match bit/output to 0 (CT16Bi_MAT3 pin is LOW if pinned out).</description>
								<value>0x1</value>
							</enumeratedValue>
							<enumeratedValue>
								<name>SET_THE_CORRESPONDIN</name>
								<description>Set the corresponding External Match bit/output to 1 (CT16Bi_MAT3 pin is HIGH if pinned out).</description>
								<value>0x2</value>
							</enumeratedValue>
							<enumeratedValue>
								<name>TOGGLE_THE_CORRESPON</name>
								<description>Toggle the corresponding External Match bit/output.</description>
								<value>0x3</value>
							</enumeratedValue>
						</enumeratedValues>
					</field>
					<field>
						<name>RESERVED</name>
						<description>Reserved, user software should not write ones to reserved bits. The value read from a reserved bit is not defined.</description>
						<bitRange>[31:12]</bitRange>
						
					</field>
				</fields>
			</register>
			<register>
				<name>CTCR</name>
				<description>Count Control Register. The CTCR selects between Timer and Counter mode, and in Counter mode selects the signal and edge(s) for counting.</description>
				<addressOffset>0x070</addressOffset>
				<access>read-write</access>
				<resetValue>0</resetValue>
				<resetMask>0xFFFFFFFF</resetMask>
				<fields>
					<field>
						<name>CTM</name>
						<description>Counter/Timer Mode. This field selects which rising PCLK edges can increment Timer's Prescale Counter (PC), or clear PC and increment Timer Counter (TC). If Counter mode is selected in the TnCTCR, bits 2:0 in the Capture Control Register (TnCCR) must be programmed as 000.</description>
						<bitRange>[1:0]</bitRange>
						<enumeratedValues>
						<name>test</name>
							<enumeratedValue>
								<name>TIMER_MODE_EVERY_RI</name>
								<description>Timer Mode: every rising PCLK edge</description>
								<value>0x0</value>
							</enumeratedValue>
							<enumeratedValue>
								<name>COUNTER_MODE_TC_IS_</name>
								<description>Counter Mode: TC is incremented on rising edges on the CAP input selected by bits 3:2.</description>
								<value>0x1</value>
							</enumeratedValue>
							<enumeratedValue>
								<name>COUNTER_MODE_TC_IS_</name>
								<description>Counter Mode: TC is incremented on falling edges on the CAP input selected by bits 3:2.</description>
								<value>0x2</value>
							</enumeratedValue>
							<enumeratedValue>
								<name>COUNTER_MODE_TC_IS_</name>
								<description>Counter Mode: TC is incremented on both edges on the CAP input selected by bits 3:2.</description>
								<value>0x3</value>
							</enumeratedValue>
						</enumeratedValues>
					</field>
					<field>
						<name>CIS</name>
						<description>Count Input Select. In counter mode (when bits 1:0 in this register are not 00), these bits select which CAP pin or comparator output is sampled for clocking:</description>
						<bitRange>[3:2]</bitRange>
						<enumeratedValues>
						<name>test</name>
							<enumeratedValue>
								<name>CT16BN_CAP0</name>
								<description>CT16Bn_CAP0</description>
								<value>0x0</value>
							</enumeratedValue>
							<enumeratedValue>
								<name>CT16BN_CAP1</name>
								<description>CT16Bn_CAP1</description>
								<value>0x1</value>
							</enumeratedValue>
							<enumeratedValue>
								<name>COMPARATOR_N,_LEVEL_</name>
								<description>Comparator n, level output</description>
								<value>0x2</value>
							</enumeratedValue>
							<enumeratedValue>
								<name>COMPARATOR_N,_EDGE_O</name>
								<description>Comparator n, edge output</description>
								<value>0x3</value>
							</enumeratedValue>
						</enumeratedValues>
					</field>
					<field>
						<name>ENCC</name>
						<description>Setting this bit to 1 enables clearing of the timer and the prescaler when the capture-edge event specified in bits 7:5 occurs.</description>
						<bitRange>[4:4]</bitRange>
						
					</field>
					<field>
						<name>SELCC</name>
						<description>When bit 4 is a 1, these bits select which capture input edge will cause the timer and prescaler to be cleared. These bits have no effect when bit 4 is low.</description>
						<bitRange>[7:5]</bitRange>
						<enumeratedValues>
						<name>test</name>
							<enumeratedValue>
								<name>RISING_EDGE_OF_CAP0_</name>
								<description>Rising Edge of CAP0 clears the timer (if bit 4 is set)</description>
								<value>0x0</value>
							</enumeratedValue>
							<enumeratedValue>
								<name>FALLING_EDGE_OF_CAP0</name>
								<description>Falling Edge of CAP0 clears the timer (if bit 4 is set)</description>
								<value>0x1</value>
							</enumeratedValue>
							<enumeratedValue>
								<name>RISING_EDGE_OF_CAP1_</name>
								<description>Rising Edge of CAP1 clears the timer (if bit 4 is set)</description>
								<value>0x2</value>
							</enumeratedValue>
							<enumeratedValue>
								<name>FALLING_EDGE_OF_CAP1</name>
								<description>Falling Edge of CAP1 clears the timer (if bit 4 is set)</description>
								<value>0x3</value>
							</enumeratedValue>
							<enumeratedValue>
								<name>RISING_EDGE_OF_CAP2_</name>
								<description>Rising Edge of CAP2 clears the timer (if bit 4 is set)</description>
								<value>0x4</value>
							</enumeratedValue>
							<enumeratedValue>
								<name>FALLING_EDGE_OF_CAP2</name>
								<description>Falling Edge of CAP2 clears the timer (if bit 4 is set)</description>
								<value>0x5</value>
							</enumeratedValue>
							<enumeratedValue>
								<name>RISING_EDGE_OF_CAP3_</name>
								<description>Rising Edge of CAP3 clears the timer (if bit 4 is set)</description>
								<value>0x6</value>
							</enumeratedValue>
							<enumeratedValue>
								<name>FALLING_EDGE_OF_CAP3</name>
								<description>Falling Edge of CAP3 clears the timer (if bit 4 is set)</description>
								<value>0x7</value>
							</enumeratedValue>
						</enumeratedValues>
					</field>
					<field>
						<name>RESERVED</name>
						<description>Reserved, user software should not write ones to reserved bits. The value read from a reserved bit is not defined.</description>
						<bitRange>[31:8]</bitRange>
						
					</field>
				</fields>
			</register>
			<register>
				<name>PWMC</name>
				<description>PWM Control Register. The PWMCON enables PWM mode for the external match pins CT16B0_MAT[1:0] and CT16B1_MAT[1:0].</description>
				<addressOffset>0x074</addressOffset>
				<access>read-write</access>
				<resetValue>0</resetValue>
				<resetMask>0xFFFFFFFF</resetMask>
				<fields>
					<field>
						<name>PWMEN0</name>
						<description>PWM mode enable for channel0.</description>
						<bitRange>[0:0]</bitRange>
						<enumeratedValues>
						<name>test</name>
							<enumeratedValue>
								<name>EM0</name>
								<description>CT16Bi_MAT0 is controlled by EM0.</description>
								<value>0</value>
							</enumeratedValue>
							<enumeratedValue>
								<name>PWM_MODE_IS_ENABLED_</name>
								<description>PWM mode is enabled for CT16Bi_MAT0.</description>
								<value>1</value>
							</enumeratedValue>
						</enumeratedValues>
					</field>
					<field>
						<name>PWMEN1</name>
						<description>PWM mode enable for channel1.</description>
						<bitRange>[1:1]</bitRange>
						<enumeratedValues>
						<name>test</name>
							<enumeratedValue>
								<name>EM1</name>
								<description>CT16Bi_MAT01 is controlled by EM1.</description>
								<value>0</value>
							</enumeratedValue>
							<enumeratedValue>
								<name>PWM_MODE_IS_ENABLED_</name>
								<description>PWM mode is enabled for CT16Bi_MAT1.</description>
								<value>1</value>
							</enumeratedValue>
						</enumeratedValues>
					</field>
					<field>
						<name>PWMEN2</name>
						<description>PWM mode enable for channel2.</description>
						<bitRange>[2:2]</bitRange>
						<enumeratedValues>
						<name>test</name>
							<enumeratedValue>
								<name>EM2</name>
								<description>CT16Bi_MAT2 is controlled by EM2.</description>
								<value>0</value>
							</enumeratedValue>
							<enumeratedValue>
								<name>PWM_MODE_IS_ENABLED_</name>
								<description>PWM mode is enabled for CT16Bi_MAT2.</description>
								<value>1</value>
							</enumeratedValue>
						</enumeratedValues>
					</field>
					<field>
						<name>PWMEN3</name>
						<description>PWM mode enable for channel3.</description>
						<bitRange>[3:3]</bitRange>
						<enumeratedValues>
						<name>test</name>
							<enumeratedValue>
								<name>EM3</name>
								<description>CT16Bi_MAT3 is controlled by EM3.</description>
								<value>0</value>
							</enumeratedValue>
							<enumeratedValue>
								<name>PWM_MODE_IS_ENABLED_</name>
								<description>PWM mode is enabled for CT16Bi_MAT3.</description>
								<value>1</value>
							</enumeratedValue>
						</enumeratedValues>
					</field>
					<field>
						<name>RESERVED</name>
						<description>Reserved, user software should not write ones to reserved bits. The value read from a reserved bit is not defined.</description>
						<bitRange>[31:4]</bitRange>
						
					</field>
				</fields>
			</register>
		</registers>
	</peripheral>
	<peripheral derivedFrom="CT16B0">
		<name>CT16B1</name>
		<baseAddress>0x40014000</baseAddress>
		<addressBlock>
        <offset>0</offset> 
		<size>0xFFF</size> 
		<usage>registers</usage> 
		</addressBlock>
		<interrupt>
			<name>CT16B1</name>
			<value>14</value>
		</interrupt>
	</peripheral>
	<peripheral>
		<name>CT32B0</name>
		<description>Product name title=UM10441 Chapter title=LPC122x 32-bit Counter/timer 0/1 (CT32B0/1) Modification date=2/3/2011 Major revision=0 Minor revision=17 </description>
		<groupName>CT32B0</groupName>
		<baseAddress>0x40018000</baseAddress>
				<addressBlock>
        <offset>0</offset> 
		<size>0xFFF</size> 
		<usage>registers</usage> 
				</addressBlock>	
		<interrupt>
			<name>CT32B0</name>
			<value>15</value>
		</interrupt>
		<registers>
			<register>
				<name>IR</name>
				<description>Interrupt Register. The IR can be written to clear interrupts. The IR can be read to identify which of eight possible interrupt sources are pending.</description>
				<addressOffset>0x000</addressOffset>
				
				<access>read-write</access>
				<resetValue>0</resetValue>
				<resetMask>0xFFFFFFFF</resetMask>
				<fields>
					<field>
						<name>MR0INT</name>
						<description>Interrupt flag for match channel 0.</description>
						<bitRange>[0:0]</bitRange>
					</field>
					<field>
						<name>MR1INT</name>
						<description>Interrupt flag for match channel 1.</description>
						<bitRange>[1:1]</bitRange>
					</field>
					<field>
						<name>MR2INT</name>
						<description>Interrupt flag for match channel 2.</description>
						<bitRange>[2:2]</bitRange>
					</field>
					<field>
						<name>MR3INT</name>
						<description>Interrupt flag for match channel 3.</description>
						<bitRange>[3:3]</bitRange>
					</field>
					<field>
						<name>CR0INT</name>
						<description>Interrupt flag for capture channel 0 event.</description>
						<bitRange>[4:4]</bitRange>
					</field>
					<field>
						<name>CR1INT</name>
						<description>Interrupt flag for capture channel 1 event.</description>
						<bitRange>[5:5]</bitRange>
					</field>
					<field>
						<name>CR2INT</name>
						<description>Interrupt flag for capture channel 2 event.</description>
						<bitRange>[6:6]</bitRange>
					</field>
					<field>
						<name>CR3INT</name>
						<description>Interrupt flag for capture channel 3 event.</description>
						<bitRange>[7:7]</bitRange>
					</field>
					<field>
						<name>RESERVED</name>
						<description>Reserved</description>
						<bitRange>[31:8]</bitRange>
					</field>
				</fields>
			</register>
			<register>
				<name>TCR</name>
				<description>Timer Control Register. The TCR is used to control the Timer Counter functions. The Timer Counter can be disabled or reset through the TCR.</description>
				<addressOffset>0x004</addressOffset>
				<access>read-write</access>
				<resetValue>0</resetValue>
				<resetMask>0xFFFFFFFF</resetMask>
				<fields>
					<field>
						<name>CEN</name>
						<description>Counter enable.</description>
						<bitRange>[0:0]</bitRange>
						<enumeratedValues>
						<name>test</name>
							<enumeratedValue>
								<name>DISABLED</name>
								<description>The counters are disabled.</description>
								<value>0</value>
							</enumeratedValue>
							<enumeratedValue>
								<name>ENABLED</name>
								<description>The Timer Counter and Prescale Counterare enabled for counting.</description>
								<value>1</value>
							</enumeratedValue>
						</enumeratedValues>
					</field>
					<field>
						<name>CRST</name>
						<description>Counter reset.</description>
						<bitRange>[1:1]</bitRange>
						<enumeratedValues>
						<name>test</name>
							<enumeratedValue>
								<name>DISABLED</name>
								<description>Do nothing.</description>
								<value>0</value>
							</enumeratedValue>
							<enumeratedValue>
								<name>ENABLED</name>
								<description>The Timer Counter and the Prescale Counter are synchronously reset on the next positive edge of PCLK. The counters remain reset until TCR[1] is returned to zero.</description>
								<value>1</value>
							</enumeratedValue>
						</enumeratedValues>
					</field>
					<field>
						<name>RESERVED</name>
						<description>Reserved, user software should not write ones to reserved bits. The value read from a reserved bit is not defined.</description>
						<bitRange>[31:2]</bitRange>
						
					</field>
				</fields>
			</register>
			<register>
				<name>TC</name>
				<description>Timer Counter. The 32-bit TC is incremented every PR+1 cycles of PCLK. The TC is controlled through the TCR.</description>
				<addressOffset>0x008</addressOffset>
				<access>read-write</access>
				<resetValue>0</resetValue>
				<resetMask>0xFFFFFFFF</resetMask>
				<fields>
					<field>
						<name>TC</name>
						<description>Timer counter value.</description>
						<bitRange>[31:0]</bitRange>
					</field>
				</fields>
			</register>
			<register>
				<name>PR</name>
				<description>Prescale Register. When the Prescale Counter (below) is equal to this value, the next clock increments the TC and clears the PC.</description>
				<addressOffset>0x00C</addressOffset>
				<access>read-write</access>
				<resetValue>0</resetValue>
				<resetMask>0xFFFFFFFF</resetMask>
				<fields>
					<field>
						<name>PCVAL</name>
						<description>Prescaler value.</description>
						<bitRange>[31:0]</bitRange>
					</field>
				</fields>
			</register>
			<register>
				<name>PC</name>
				<description>Prescale Counter. The 32-bit PC is a counter which is incremented to the value stored in PR. When the value in PR is reached, the TC is incremented and the PC is cleared. The PC is observable and controllable through the bus interface.</description>
				<addressOffset>0x010</addressOffset>
				<access>read-write</access>
				<resetValue>0</resetValue>
				<resetMask>0xFFFFFFFF</resetMask>
				<fields>
					<field>
						<name>PC</name>
						<description>Prescale counter value.</description>
						<bitRange>[31:0]</bitRange>
					</field>
				</fields>
			</register>
			<register>
				<name>MCR</name>
				<description>Match Control Register. The MCR is used to control if an interrupt is generated and if the TC is reset when a Match occurs.</description>
				<addressOffset>0x014</addressOffset>
				<access>read-write</access>
				<resetValue>0</resetValue>
				<resetMask>0xFFFFFFFF</resetMask>
				<fields>
					<field>
						<name>MR0I</name>
						<description>Interrupt on MR0: an interrupt is generated when MR0 matches the value in the TC.</description>
						<bitRange>[0:0]</bitRange>
						<enumeratedValues>
						<name>test</name>
							<enumeratedValue>
								<name>ENABLED</name>
								<description>Enabled</description>
								<value>1</value>
							</enumeratedValue>
							<enumeratedValue>
								<name>DISABLED</name>
								<description>Disabled</description>
								<value>0</value>
							</enumeratedValue>
						</enumeratedValues>
					</field>
					<field>
						<name>MR0R</name>
						<description>Reset on MR0: the TC will be reset if MR0 matches it.</description>
						<bitRange>[1:1]</bitRange>
						<enumeratedValues>
						<name>test</name>
							<enumeratedValue>
								<name>ENABLED</name>
								<description>Enabled</description>
								<value>1</value>
							</enumeratedValue>
							<enumeratedValue>
								<name>DISABLED</name>
								<description>Disabled</description>
								<value>0</value>
							</enumeratedValue>
						</enumeratedValues>
					</field>
					<field>
						<name>MR0S</name>
						<description>Stop on MR0: the TC and PC will be stopped and TCR[0] will be set to 0 if MR0 matches the TC.</description>
						<bitRange>[2:2]</bitRange>
						<enumeratedValues>
						<name>test</name>
							<enumeratedValue>
								<name>ENABLED</name>
								<description>Enabled</description>
								<value>1</value>
							</enumeratedValue>
							<enumeratedValue>
								<name>DISABLED</name>
								<description>Disabled</description>
								<value>0</value>
							</enumeratedValue>
						</enumeratedValues>
					</field>
					<field>
						<name>MR1I</name>
						<description>Interrupt on MR1: an interrupt is generated when MR1 matches the value in the TC.</description>
						<bitRange>[3:3]</bitRange>
						<enumeratedValues>
						<name>test</name>
							<enumeratedValue>
								<name>ENABLED</name>
								<description>Enabled</description>
								<value>1</value>
							</enumeratedValue>
							<enumeratedValue>
								<name>DISABLED</name>
								<description>Disabled</description>
								<value>0</value>
							</enumeratedValue>
						</enumeratedValues>
					</field>
					<field>
						<name>MR1R</name>
						<description>Reset on MR1: the TC will be reset if MR1 matches it.</description>
						<bitRange>[4:4]</bitRange>
						<enumeratedValues>
						<name>test</name>
							<enumeratedValue>
								<name>ENABLED</name>
								<description>Enabled</description>
								<value>1</value>
							</enumeratedValue>
							<enumeratedValue>
								<name>DISABLED</name>
								<description>Disabled</description>
								<value>0</value>
							</enumeratedValue>
						</enumeratedValues>
					</field>
					<field>
						<name>MR1S</name>
						<description>Stop on MR1: the TC and PC will be stopped and TCR[0] will be set to 0 if MR1 matches the TC.</description>
						<bitRange>[5:5]</bitRange>
						<enumeratedValues>
						<name>test</name>
							<enumeratedValue>
								<name>ENABLED</name>
								<description>Enabled</description>
								<value>1</value>
							</enumeratedValue>
							<enumeratedValue>
								<name>DISABLED</name>
								<description>Disabled</description>
								<value>0</value>
							</enumeratedValue>
						</enumeratedValues>
					</field>
					<field>
						<name>MR2I</name>
						<description>Interrupt on MR2: an interrupt is generated when MR2 matches the value in the TC.</description>
						<bitRange>[6:6]</bitRange>
						<enumeratedValues>
						<name>test</name>
							<enumeratedValue>
								<name>ENABLED</name>
								<description>Enabled</description>
								<value>1</value>
							</enumeratedValue>
							<enumeratedValue>
								<name>DISABLED</name>
								<description>Disabled</description>
								<value>0</value>
							</enumeratedValue>
						</enumeratedValues>
					</field>
					<field>
						<name>MR2R</name>
						<description>Reset on MR2: the TC will be reset if MR2 matches it.</description>
						<bitRange>[7:7]</bitRange>
						<enumeratedValues>
						<name>test</name>
							<enumeratedValue>
								<name>ENABLED</name>
								<description>Enabled</description>
								<value>1</value>
							</enumeratedValue>
							<enumeratedValue>
								<name>DISABLED</name>
								<description>Disabled</description>
								<value>0</value>
							</enumeratedValue>
						</enumeratedValues>
					</field>
					<field>
						<name>MR2S</name>
						<description>Stop on MR2: the TC and PC will be stopped and TCR[0] will be set to 0 if MR2 matches the TC.</description>
						<bitRange>[8:8]</bitRange>
						<enumeratedValues>
						<name>test</name>
							<enumeratedValue>
								<name>ENABLED</name>
								<description>Enabled</description>
								<value>1</value>
							</enumeratedValue>
							<enumeratedValue>
								<name>DISABLED</name>
								<description>Disabled</description>
								<value>0</value>
							</enumeratedValue>
						</enumeratedValues>
					</field>
					<field>
						<name>MR3I</name>
						<description>Interrupt on MR3: an interrupt is generated when MR3 matches the value in the TC.</description>
						<bitRange>[9:9]</bitRange>
						<enumeratedValues>
						<name>test</name>
							<enumeratedValue>
								<name>ENABLED</name>
								<description>Enabled</description>
								<value>1</value>
							</enumeratedValue>
							<enumeratedValue>
								<name>DISABLED</name>
								<description>Disabled</description>
								<value>0</value>
							</enumeratedValue>
						</enumeratedValues>
					</field>
					<field>
						<name>MR3R</name>
						<description>Reset on MR3: the TC will be reset if MR3 matches it.</description>
						<bitRange>[10:10]</bitRange>
						<enumeratedValues>
						<name>test</name>
							<enumeratedValue>
								<name>ENABLED</name>
								<description>Enabled</description>
								<value>1</value>
							</enumeratedValue>
							<enumeratedValue>
								<name>DISABLED</name>
								<description>Disabled</description>
								<value>0</value>
							</enumeratedValue>
						</enumeratedValues>
					</field>
					<field>
						<name>MR3S</name>
						<description>Stop on MR3: the TC and PC will be stopped and TCR[0] will be set to 0 if MR3 matches the TC.</description>
						<bitRange>[11:11]</bitRange>
						<enumeratedValues>
						<name>test</name>
							<enumeratedValue>
								<name>ENABLED</name>
								<description>Enabled</description>
								<value>1</value>
							</enumeratedValue>
							<enumeratedValue>
								<name>DISABLED</name>
								<description>Disabled</description>
								<value>0</value>
							</enumeratedValue>
						</enumeratedValues>
					</field>
					<field>
						<name>RESERVED</name>
						<description>Reserved, user software should not write ones to reserved bits. The value read from a reserved bit is not defined.</description>
						<bitRange>[31:12]</bitRange>
						
					</field>
				</fields>
			</register>
			<register>
				<dim>4</dim>
				<dimIncrement>0x4</dimIncrement>
				<dimIndex>0-3</dimIndex>
				<name>MR%s</name>
				<description>Match Register. MR can be enabled through the MCR to reset the TC, stop both the TC and PC, and/or generate an interrupt every time MR matches the TC.</description>
				<addressOffset>0x018</addressOffset>
				<access>read-write</access>
				<resetValue>0</resetValue>
				<resetMask>0xFFFFFFFF</resetMask>
				<fields>
					<field>
						<name>MATCH</name>
						<description>Timer counter match value.</description>
						<bitRange>[31:0]</bitRange>
					</field>
				</fields>
			</register>
			<register>
				<name>CCR</name>
				<description>Capture Control Register. The CCR controls which edges of the capture inputs are used to load the Capture Registers and whether or not an interrupt is generated when a capture takes place.</description>
				<addressOffset>0x028</addressOffset>
				<access>read-write</access>
				<resetValue>0</resetValue>
				<resetMask>0xFFFFFFFF</resetMask>
				<fields>
					<field>
						<name>CAP0RE</name>
						<description>Capture on CT32Bn_CAP0 rising edge: a sequence of 0 then 1 on CT32Bn_CAP0 will cause CR0 to be loaded with the contents of TC.</description>
						<bitRange>[0:0]</bitRange>
						<enumeratedValues>
						<name>test</name>
							<enumeratedValue>
								<name>ENABLED_</name>
								<description>Enabled.</description>
								<value>1</value>
							</enumeratedValue>
							<enumeratedValue>
								<name>DISABLED_</name>
								<description>Disabled.</description>
								<value>0</value>
							</enumeratedValue>
						</enumeratedValues>
					</field>
					<field>
						<name>CAP0FE</name>
						<description>Capture on CT32Bn_CAP0 falling edge: a sequence of 1 then 0 on CT32Bn_CAP0 will cause CR0 to be loaded with the contents of TC.</description>
						<bitRange>[1:1]</bitRange>
						<enumeratedValues>
						<name>test</name>
							<enumeratedValue>
								<name>ENABLED_</name>
								<description>Enabled.</description>
								<value>1</value>
							</enumeratedValue>
							<enumeratedValue>
								<name>DISABLED_</name>
								<description>Disabled.</description>
								<value>0</value>
							</enumeratedValue>
						</enumeratedValues>
					</field>
					<field>
						<name>CAP0I</name>
						<description>Interrupt on CT32Bn_CAP0 event: a CR0 load due to a CT32Bn_CAP0 event will generate an interrupt.</description>
						<bitRange>[2:2]</bitRange>
						<enumeratedValues>
						<name>test</name>
							<enumeratedValue>
								<name>ENABLED_</name>
								<description>Enabled.</description>
								<value>1</value>
							</enumeratedValue>
							<enumeratedValue>
								<name>DISABLED_</name>
								<description>Disabled.</description>
								<value>0</value>
							</enumeratedValue>
						</enumeratedValues>
					</field>
					<field>
						<name>CAP1RE</name>
						<description>Capture on CT32Bn_CAP1 rising edge: a sequence of 0 then 1 on CT32Bn_CAP1 will cause CR1 to be loaded with the contents of TC.</description>
						<bitRange>[3:3]</bitRange>
						<enumeratedValues>
						<name>test</name>
							<enumeratedValue>
								<name>ENABLED_</name>
								<description>Enabled.</description>
								<value>1</value>
							</enumeratedValue>
							<enumeratedValue>
								<name>DISABLED_</name>
								<description>Disabled.</description>
								<value>0</value>
							</enumeratedValue>
						</enumeratedValues>
					</field>
					<field>
						<name>CAP1FE</name>
						<description>Capture on CT32Bn_CAP1 falling edge: a sequence of 1 then 0 on CT32Bn_CAP1 will cause CR1 to be loaded with the contents of TC.</description>
						<bitRange>[4:4]</bitRange>
						<enumeratedValues>
						<name>test</name>
							<enumeratedValue>
								<name>ENABLED_</name>
								<description>Enabled.</description>
								<value>1</value>
							</enumeratedValue>
							<enumeratedValue>
								<name>DISABLED_</name>
								<description>Disabled.</description>
								<value>0</value>
							</enumeratedValue>
						</enumeratedValues>
					</field>
					<field>
						<name>CAP1I</name>
						<description>Interrupt on CT32Bn_CAP1 event: a CR1 load due to a CT32Bn_CAP1 event will generate an interrupt.</description>
						<bitRange>[5:5]</bitRange>
						<enumeratedValues>
						<name>test</name>
							<enumeratedValue>
								<name>ENABLED_</name>
								<description>Enabled.</description>
								<value>1</value>
							</enumeratedValue>
							<enumeratedValue>
								<name>DISABLED_</name>
								<description>Disabled.</description>
								<value>0</value>
							</enumeratedValue>
						</enumeratedValues>
					</field>
					<field>
						<name>CAP2RE</name>
						<description>Capture on CT32Bn_CAP2 rising edge: a sequence of 0 then 1 on CT32Bn_CAP2 will cause CR2 to be loaded with the contents of TC.</description>
						<bitRange>[6:6]</bitRange>
						<enumeratedValues>
						<name>test</name>
							<enumeratedValue>
								<name>ENABLED_</name>
								<description>Enabled.</description>
								<value>1</value>
							</enumeratedValue>
							<enumeratedValue>
								<name>DISABLED_</name>
								<description>Disabled.</description>
								<value>0</value>
							</enumeratedValue>
						</enumeratedValues>
					</field>
					<field>
						<name>CAP2FE</name>
						<description>Capture on CT32Bn_CAP2 falling edge: a sequence of 1 then 0 on CT32Bn_CAP2 will cause CR2 to be loaded with the contents of TC.</description>
						<bitRange>[7:7]</bitRange>
						<enumeratedValues>
						<name>test</name>
							<enumeratedValue>
								<name>ENABLED_</name>
								<description>Enabled.</description>
								<value>1</value>
							</enumeratedValue>
							<enumeratedValue>
								<name>DISABLED_</name>
								<description>Disabled.</description>
								<value>0</value>
							</enumeratedValue>
						</enumeratedValues>
					</field>
					<field>
						<name>CAP2I</name>
						<description>Interrupt on CT32Bn_CAP2 event: a CR2 load due to a CT32Bn_CAP2 event will generate an interrupt.</description>
						<bitRange>[8:8]</bitRange>
						<enumeratedValues>
						<name>test</name>
							<enumeratedValue>
								<name>ENABLED_</name>
								<description>Enabled.</description>
								<value>1</value>
							</enumeratedValue>
							<enumeratedValue>
								<name>DISABLED_</name>
								<description>Disabled.</description>
								<value>0</value>
							</enumeratedValue>
						</enumeratedValues>
					</field>
					<field>
						<name>CAP3RE</name>
						<description>Capture on CT32Bn_CAP3 rising edge: a sequence of 0 then 1 on CT32Bn_CAP3 will cause CR3 to be loaded with the contents of TC.</description>
						<bitRange>[9:9]</bitRange>
						<enumeratedValues>
						<name>test</name>
							<enumeratedValue>
								<name>ENABLED_</name>
								<description>Enabled.</description>
								<value>1</value>
							</enumeratedValue>
							<enumeratedValue>
								<name>DISABLED_</name>
								<description>Disabled.</description>
								<value>0</value>
							</enumeratedValue>
						</enumeratedValues>
					</field>
					<field>
						<name>CAP3FE</name>
						<description>Capture on CT32Bn_CAP3 falling edge: a sequence of 1 then 0 on CT32Bn_CAP3 will cause CR3 to be loaded with the contents of TC.</description>
						<bitRange>[10:10]</bitRange>
						<enumeratedValues>
						<name>test</name>
							<enumeratedValue>
								<name>ENABLED_</name>
								<description>Enabled.</description>
								<value>1</value>
							</enumeratedValue>
							<enumeratedValue>
								<name>DISABLED_</name>
								<description>Disabled.</description>
								<value>0</value>
							</enumeratedValue>
						</enumeratedValues>
					</field>
					<field>
						<name>CAP3I</name>
						<description>Interrupt on CT32Bn_CAP3 event: a CR3 load due to a CT32Bn_CAP3 event will generate an interrupt.</description>
						<bitRange>[11:11]</bitRange>
						<enumeratedValues>
						<name>test</name>
							<enumeratedValue>
								<name>ENABLED_</name>
								<description>Enabled.</description>
								<value>1</value>
							</enumeratedValue>
							<enumeratedValue>
								<name>DISABLED_</name>
								<description>Disabled.</description>
								<value>0</value>
							</enumeratedValue>
						</enumeratedValues>
					</field>
					<field>
						<name>RESERVED</name>
						<description>Reserved, user software should not write ones to reserved bits. The value read from a reserved bit is not defined.</description>
						<bitRange>[31:12]</bitRange>
						
					</field>
				</fields>
			</register>
			<register>
				<dim>4</dim>
				<dimIncrement>0x4</dimIncrement>
				<dimIndex>0-3</dimIndex>
				<name>CR%s</name>
				<description>Capture Register. CR is loaded with the value of TC when there is an event on the CT32B_CAP input.</description>
				<addressOffset>0x02C</addressOffset>
				<access>read-only</access>
				<resetValue>0</resetValue>
				<resetMask>0xFFFFFFFF</resetMask>
				<fields>
					<field>
						<name>CAP</name>
						<description>Timer counter capture value.</description>
						<bitRange>[31:0]</bitRange>
					</field>
				</fields>
			</register>
			<register>
				<name>EMR</name>
				<description>External Match Register. The EMR controls the match function and the external match pins CT32Bn_MAT[3:0].</description>
				<addressOffset>0x03C</addressOffset>
				<access>read-write</access>
				<resetValue>0</resetValue>
				<resetMask>0xFFFFFFFF</resetMask>
				<fields>
					<field>
						<name>EM0</name>
						<description>External Match 0. This bit reflects the state of output CT32Bn_MAT0, whether or not this output is connected to its pin. When a match occurs between the TC and MR0, this bit can either toggle, go LOW, go HIGH, or do nothing. Bits EMR[5:4] control the functionality of this output. This bit is driven to the CT32B0_MAT0/CT32B1_MAT0 pins if the match function is selected in the IOCON registers (0 = LOW, 1 = HIGH).</description>
						<bitRange>[0:0]</bitRange>
						
					</field>
					<field>
						<name>EM1</name>
						<description>External Match 1. This bit reflects the state of output CT32Bn_MAT1, whether or not this output is connected to its pin. When a match occurs between the TC and MR1, this bit can either toggle, go LOW, go HIGH, or do nothing. Bits EMR[7:6] control the functionality of this output. This bit is driven to the CT32B0_MAT1/CT32B1_MAT1 pins if the match function is selected in the IOCON registers (0 = LOW, 1 = HIGH).</description>
						<bitRange>[1:1]</bitRange>
						
					</field>
					<field>
						<name>EM2</name>
						<description>External Match 2. This bit reflects the state of output CT32Bn_MAT2, whether or not this output is connected to its pin. When a match occurs between the TC and MR2, this bit can either toggle, go LOW, go HIGH, or do nothing. Bits EMR[9:8] control the functionality of this output. This bit is driven to the CT32B0_MAT2/CT32B1_MAT2 pins if the match function is selected in the IOCON registers (0 = LOW, 1 = HIGH).</description>
						<bitRange>[2:2]</bitRange>
						
					</field>
					<field>
						<name>EM3</name>
						<description>External Match 3. This bit reflects the state of output CT32Bn_MAT3, whether or not this output is connected to its pin. When a match occurs between the TC and MR3, this bit can either toggle, go LOW, go HIGH, or do nothing. Bits EMR[11:10] control the functionality of this output. This bit is driven to the CT32B3_MAT0/CT32B1_MAT3 pins if the match function is selected in the IOCON registers (0 = LOW, 1 = HIGH).</description>
						<bitRange>[3:3]</bitRange>
						
					</field>
					<field>
						<name>EMC0</name>
						<description>External Match Control 0. Determines the functionality of External Match 0.</description>
						<bitRange>[5:4]</bitRange>
						<enumeratedValues>
						<name>test</name>
							<enumeratedValue>
								<name>DO_NOTHING_</name>
								<description>Do Nothing.</description>
								<value>0x0</value>
							</enumeratedValue>
							<enumeratedValue>
								<name>CLEAR_THE_CORRESPOND</name>
								<description>Clear the corresponding External Match bit/output to 0 (CT32Bi_MAT0 pin is LOW if pinned out).</description>
								<value>0x1</value>
							</enumeratedValue>
							<enumeratedValue>
								<name>SET_THE_CORRESPONDIN</name>
								<description>Set the corresponding External Match bit/output to 1 (CT32Bi_MAT0 pin is HIGH if pinned out).</description>
								<value>0x2</value>
							</enumeratedValue>
							<enumeratedValue>
								<name>TOGGLE_THE_CORRESPON</name>
								<description>Toggle the corresponding External Match bit/output.</description>
								<value>0x3</value>
							</enumeratedValue>
						</enumeratedValues>
					</field>
					<field>
						<name>EMC1</name>
						<description>External Match Control 1. Determines the functionality of External Match 1.</description>
						<bitRange>[7:6]</bitRange>
						<enumeratedValues>
						<name>test</name>
							<enumeratedValue>
								<name>DO_NOTHING_</name>
								<description>Do Nothing.</description>
								<value>0x0</value>
							</enumeratedValue>
							<enumeratedValue>
								<name>CLEAR_THE_CORRESPOND</name>
								<description>Clear the corresponding External Match bit/output to 0 (CT32Bi_MAT1 pin is LOW if pinned out).</description>
								<value>0x1</value>
							</enumeratedValue>
							<enumeratedValue>
								<name>SET_THE_CORRESPONDIN</name>
								<description>Set the corresponding External Match bit/output to 1 (CT32Bi_MAT1 pin is HIGH if pinned out).</description>
								<value>0x2</value>
							</enumeratedValue>
							<enumeratedValue>
								<name>TOGGLE_THE_CORRESPON</name>
								<description>Toggle the corresponding External Match bit/output.</description>
								<value>0x3</value>
							</enumeratedValue>
						</enumeratedValues>
					</field>
					<field>
						<name>EMC2</name>
						<description>External Match Control 2. Determines the functionality of External Match 2.</description>
						<bitRange>[9:8]</bitRange>
						<enumeratedValues>
						<name>test</name>
							<enumeratedValue>
								<name>DO_NOTHING_</name>
								<description>Do Nothing.</description>
								<value>0x0</value>
							</enumeratedValue>
							<enumeratedValue>
								<name>CLEAR_THE_CORRESPOND</name>
								<description>Clear the corresponding External Match bit/output to 0 (CT32Bi_MAT2 pin is LOW if pinned out).</description>
								<value>0x1</value>
							</enumeratedValue>
							<enumeratedValue>
								<name>SET_THE_CORRESPONDIN</name>
								<description>Set the corresponding External Match bit/output to 1 (CT32Bi_MAT2 pin is HIGH if pinned out).</description>
								<value>0x2</value>
							</enumeratedValue>
							<enumeratedValue>
								<name>TOGGLE_THE_CORRESPON</name>
								<description>Toggle the corresponding External Match bit/output.</description>
								<value>0x3</value>
							</enumeratedValue>
						</enumeratedValues>
					</field>
					<field>
						<name>EMC3</name>
						<description>External Match Control 3. Determines the functionality of External Match 3.</description>
						<bitRange>[11:10]</bitRange>
						<enumeratedValues>
						<name>test</name>
							<enumeratedValue>
								<name>DO_NOTHING_</name>
								<description>Do Nothing.</description>
								<value>0x0</value>
							</enumeratedValue>
							<enumeratedValue>
								<name>CLEAR_THE_CORRESPOND</name>
								<description>Clear the corresponding External Match bit/output to 0 (CT32Bi_MAT3 pin is LOW if pinned out).</description>
								<value>0x1</value>
							</enumeratedValue>
							<enumeratedValue>
								<name>SET_THE_CORRESPONDIN</name>
								<description>Set the corresponding External Match bit/output to 1 (CT32Bi_MAT3 pin is HIGH if pinned out).</description>
								<value>0x2</value>
							</enumeratedValue>
							<enumeratedValue>
								<name>TOGGLE_THE_CORRESPON</name>
								<description>Toggle the corresponding External Match bit/output.</description>
								<value>0x3</value>
							</enumeratedValue>
						</enumeratedValues>
					</field>
					<field>
						<name>RESERVED</name>
						<description>Reserved, user software should not write ones to reserved bits. The value read from a reserved bit is not defined.</description>
						<bitRange>[31:12]</bitRange>
						
					</field>
				</fields>
			</register>
			<register>
				<name>CTCR</name>
				<description>Count Control Register. The CTCR selects between Timer and Counter mode, and in Counter mode selects the signal and edge(s) for counting.</description>
				<addressOffset>0x070</addressOffset>
				<access>read-write</access>
				<resetValue>0</resetValue>
				<resetMask>0xFFFFFFFF</resetMask>
				<fields>
					<field>
						<name>CTM</name>
						<description>Counter/Timer Mode. This field selects which rising PCLK edges can increment Timer's Prescale Counter (PC), or clear PC and increment Timer Counter (TC). If Counter mode is selected in the TnCTCR, bits 2:0 in the Capture Control Register (TnCCR) must be programmed as 000.</description>
						<bitRange>[1:0]</bitRange>
						<enumeratedValues>
						<name>test</name>
							<enumeratedValue>
								<name>TIMER_MODE_EVERY_RI</name>
								<description>Timer Mode: every rising PCLK edge</description>
								<value>0x0</value>
							</enumeratedValue>
							<enumeratedValue>
								<name>COUNTER_MODE_TC_IS_</name>
								<description>Counter Mode: TC is incremented on rising edges on the CAP input selected by bits 3:2.</description>
								<value>0x1</value>
							</enumeratedValue>
							<enumeratedValue>
								<name>COUNTER_MODE_TC_IS_</name>
								<description>Counter Mode: TC is incremented on falling edges on the CAP input selected by bits 3:2.</description>
								<value>0x2</value>
							</enumeratedValue>
							<enumeratedValue>
								<name>COUNTER_MODE_TC_IS_</name>
								<description>Counter Mode: TC is incremented on both edges on the CAP input selected by bits 3:2.</description>
								<value>0x3</value>
							</enumeratedValue>
						</enumeratedValues>
					</field>
					<field>
						<name>CIS</name>
						<description>Count Input Select. In counter mode (when bits 1:0 in this register are not 00), these bits select which CAP pin or comparator output is sampled for clocking.  If Counter mode is selected in the TnCTCR, the 3 bits for that input in the Capture Control Register (TnCCR) must be programmed as 000.</description>
						<bitRange>[3:2]</bitRange>
						<enumeratedValues>
						<name>test</name>
							<enumeratedValue>
								<name>CT32BN_CAP0</name>
								<description>CT32Bn_CAP0</description>
								<value>0x0</value>
							</enumeratedValue>
							<enumeratedValue>
								<name>CT32BN_CAP1</name>
								<description>CT32Bn_CAP1</description>
								<value>0x1</value>
							</enumeratedValue>
							<enumeratedValue>
								<name>CT32BN_CAP2</name>
								<description>CT32Bn_CAP2</description>
								<value>0x2</value>
							</enumeratedValue>
							<enumeratedValue>
								<name>CT32BN_CAP3</name>
								<description>CT32Bn_CAP3</description>
								<value>0x3</value>
							</enumeratedValue>
						</enumeratedValues>
					</field>
					<field>
						<name>EnCC</name>
						<description>Setting this bit to 1 enables clearing of the timer and the prescaler when the capture-edge event specified in bits 7:5 occurs.</description>
						<bitRange>[4:4]</bitRange>
						
					</field>
					<field>
						<name>SelCC</name>
						<description>When bit 4 is a 1, these bits select which capture input edge will cause the timer and prescaler to be cleared. These bits have no effect when bit 4 is low.</description>
						<bitRange>[7:5]</bitRange>
						<enumeratedValues>
						<name>test</name>
							<enumeratedValue>
								<name>RISING_EDGE_OF_CAP0_</name>
								<description>Rising Edge of CAP0 clears the timer (if bit 4 is set)</description>
								<value>0x0</value>
							</enumeratedValue>
							<enumeratedValue>
								<name>FALLING_EDGE_OF_CAP0</name>
								<description>Falling Edge of CAP0 clears the timer (if bit 4 is set)</description>
								<value>0x1</value>
							</enumeratedValue>
							<enumeratedValue>
								<name>RISING_EDGE_OF_CAP1_</name>
								<description>Rising Edge of CAP1 clears the timer (if bit 4 is set)</description>
								<value>0x2</value>
							</enumeratedValue>
							<enumeratedValue>
								<name>FALLING_EDGE_OF_CAP1</name>
								<description>Falling Edge of CAP1 clears the timer (if bit 4 is set)</description>
								<value>0x3</value>
							</enumeratedValue>
							<enumeratedValue>
								<name>RISING_EDGE_OF_CAP2_</name>
								<description>Rising Edge of CAP2 clears the timer (if bit 4 is set)</description>
								<value>0x4</value>
							</enumeratedValue>
							<enumeratedValue>
								<name>FALLING_EDGE_OF_CAP2</name>
								<description>Falling Edge of CAP2 clears the timer (if bit 4 is set)</description>
								<value>0x5</value>
							</enumeratedValue>
							<enumeratedValue>
								<name>RISING_EDGE_OF_CAP3_</name>
								<description>Rising Edge of CAP3 clears the timer (if bit 4 is set)</description>
								<value>0x6</value>
							</enumeratedValue>
							<enumeratedValue>
								<name>FALLING_EDGE_OF_CAP3</name>
								<description>Falling Edge of CAP3 clears the timer (if bit 4 is set)</description>
								<value>0x7</value>
							</enumeratedValue>
						</enumeratedValues>
					</field>
					<field>
						<name>RESERVED</name>
						<description>Reserved, user software should not write ones to reserved bits. The value read from a reserved bit is not defined.</description>
						<bitRange>[31:8]</bitRange>
						
					</field>
				</fields>
			</register>
			<register>
				<name>PWMC</name>
				<description>PWM Control Register. The PWMCON enables PWM mode for the external match pins CT32Bn_MAT[3:0].</description>
				<addressOffset>0x074</addressOffset>
				<access>read-write</access>
				<resetValue>0</resetValue>
				<resetMask>0xFFFFFFFF</resetMask>
				<fields>
					<field>
						<name>PWMEN0</name>
						<description>PWM mode enable for channel0.</description>
						<bitRange>[0:0]</bitRange>
						<enumeratedValues>
						<name>test</name>
							<enumeratedValue>
								<name>CT32BI_MAT0_IS_CONTR</name>
								<description>CT32Bi_MAT0 is controlled by EM0.</description>
								<value>0</value>
							</enumeratedValue>
							<enumeratedValue>
								<name>PWM_MODE_IS_ENABLED_</name>
								<description>PWM mode is enabled for CT32Bi_MAT0.</description>
								<value>1</value>
							</enumeratedValue>
						</enumeratedValues>
					</field>
					<field>
						<name>PWMEN1</name>
						<description>PWM mode enable for channel1.</description>
						<bitRange>[1:1]</bitRange>
						<enumeratedValues>
						<name>test</name>
							<enumeratedValue>
								<name>CT32BI_MAT01_IS_CONT</name>
								<description>CT32Bi_MAT01 is controlled by EM1.</description>
								<value>0</value>
							</enumeratedValue>
							<enumeratedValue>
								<name>PWM_MODE_IS_ENABLED_</name>
								<description>PWM mode is enabled for CT32Bi_MAT1.</description>
								<value>1</value>
							</enumeratedValue>
						</enumeratedValues>
					</field>
					<field>
						<name>PWMEN2</name>
						<description>PWM mode enable for channel2.</description>
						<bitRange>[2:2]</bitRange>
						<enumeratedValues>
						<name>test</name>
							<enumeratedValue>
								<name>CT32BI_MAT2_IS_CONTR</name>
								<description>CT32Bi_MAT2 is controlled by EM2.</description>
								<value>0</value>
							</enumeratedValue>
							<enumeratedValue>
								<name>PWM_MODE_IS_ENABLED_</name>
								<description>PWM mode is enabled for CT32Bi_MAT2.</description>
								<value>1</value>
							</enumeratedValue>
						</enumeratedValues>
					</field>
					<field>
						<name>PWMEN3</name>
						<description>PWM mode enable for channel3.  Note: It is recommended to use match channel 3 to set the PWM cycle.</description>
						<bitRange>[3:3]</bitRange>
						<enumeratedValues>
						<name>test</name>
							<enumeratedValue>
								<name>CT32BI_MAT3_IS_CONTR</name>
								<description>CT32Bi_MAT3 is controlled by EM3.</description>
								<value>0</value>
							</enumeratedValue>
							<enumeratedValue>
								<name>PWM_MODE_IS_ENABLED_</name>
								<description>PWM mode is enabled for CT132Bi_MAT3.</description>
								<value>1</value>
							</enumeratedValue>
						</enumeratedValues>
					</field>
					<field>
						<name>RESERVED</name>
						<description>Reserved, user software should not write ones to reserved bits. The value read from a reserved bit is not defined.</description>
						<bitRange>[31:4]</bitRange>
						
					</field>
				</fields>
			</register>
		</registers>
    </peripheral>
	<peripheral derivedFrom="CT32B0">
		<name>CT32B1</name>
		<baseAddress>0x4001C000</baseAddress>
		<addressBlock>
        <offset>0</offset> 
		<size>0xFFF</size> 
		<usage>registers</usage> 
		</addressBlock>	
		<interrupt>
			<name>CT32B1</name>
			<value>16</value>
		</interrupt>		
	</peripheral>
	<peripheral>
		<name>ADC</name>
		<description>Product name title=UM10441 Chapter title=LPC122x ADC Modification date=2/9/2011 Major revision=0 Minor revision=17 </description>
		<groupName>ADC</groupName>
		<baseAddress>0x40020000</baseAddress>
		<addressBlock>
        <offset>0</offset> 
		<size>0xFFF</size> 
		<usage>registers</usage> 
		</addressBlock>	
		<interrupt>
			<name>ADC</name>
			<value>21</value>
		</interrupt>		
		<registers>
			<register>
				<name>CR</name>
				<description>A/D Control Register. The CR register must be written to select the operating mode before A/D conversion can occur.</description>
				<addressOffset>0x000</addressOffset>
				<access>read-write</access>
				<resetValue>0x00000000</resetValue>
				<resetMask>0xFFFFFFFF</resetMask>
				<fields>
					<field>
						<name>SEL</name>
						<description>Selects which of the AD7:0 pins is (are) to be sampled and converted. For ADC, bit 0 selects Pin AD0, and bit 7 selects pin AD7. In software-controlled mode, only one of these bits should be 1. In hardware scan mode, any value containing 1 to 8 ones. All zeroes is equivalent to 0x01.</description>
						<bitRange>[7:0]</bitRange>
						
					</field>
					<field>
						<name>CLKDIV</name>
						<description>The APB clock (PCLK) is divided by (this value plus one) to produce the clock for the A/D converter, which should be less than or equal to 9 MHz. Typically, software should program the smallest value in this field that yields a clock of 9 MHz or slightly less, but in certain cases (such as a high-impedance analog source) a slower clock may be desirable.</description>
						<bitRange>[15:8]</bitRange>
						
					</field>
					<field>
						<name>BURST</name>
						<description>Burst mode control.</description>
						<bitRange>[16:16]</bitRange>
						<enumeratedValues>
						<name>test</name>
							<enumeratedValue>
								<name>SOFTWARE</name>
								<description>Conversions are software controlled and require 36 clocks.</description>
								<value>0</value>
							</enumeratedValue>
							<enumeratedValue>
								<name>BURST</name>
								<description>The AD converter does repeated conversions up to 250 kHz, scanning (if necessary) through the pins selected by 1s in the SEL field. The first conversion after the start corresponds to the least-significant 1 in the SEL field, then higher numbered 1 bits (pins) if applicable. Repeated conversions can be terminated by clearing this bit, but the conversion that is in progress when this bit is cleared will be completed. Important: START bits must be 000 when BURST = 1 or conversions will not start.</description>
								<value>1</value>
							</enumeratedValue>
						</enumeratedValues>
					</field>
					<field>
						<name>RESERVED</name>
						<description>Reserved. These bits always read as zeros.</description>
						<bitRange>[23:17]</bitRange>
						
					</field>
					<field>
						<name>START</name>
						<description>Conversion start control. When the BURST bit is 0, these bits control whether and when an A/D conversion is started.</description>
						<bitRange>[26:24]</bitRange>
						<enumeratedValues>
						<name>test</name>
							<enumeratedValue>
								<name>NOSTART</name>
								<description>No start (this value should be used when clearing PDN to 0).</description>
								<value>0x0</value>
							</enumeratedValue>
							<enumeratedValue>
								<name>START</name>
								<description>Start conversion now.</description>
								<value>0x1</value>
							</enumeratedValue>
							<enumeratedValue>
								<name>STARTONPIO0_2</name>
								<description>Start conversion when the edge selected by bit 27 occurs on PIO0_2/SSEL/CT16B0_CAP0.</description>
								<value>0x2</value>
							</enumeratedValue>
							<enumeratedValue>
								<name>STARTONPIO1_5</name>
								<description>Start conversion when the edge selected by bit 27 occurs on PIO1_5/DIR/CT32B0_CAP0.</description>
								<value>0x3</value>
							</enumeratedValue>
							<enumeratedValue>
								<name>STARTONCT32B0_MAT0</name>
								<description>Start conversion when the edge selected by bit 27 occurs on CT32B0_MAT0.</description>
								<value>0x4</value>
							</enumeratedValue>
							<enumeratedValue>
								<name>STARTONCT32B0_MAT1</name>
								<description>Start conversion when the edge selected by bit 27 occurs on CT32B0_MAT1.</description>
								<value>0x5</value>
							</enumeratedValue>
							<enumeratedValue>
								<name>STARTONCT16B0_MAT0</name>
								<description>Start conversion when the edge selected by bit 27 occurs on CT16B0_MAT0.</description>
								<value>0x6</value>
							</enumeratedValue>
							<enumeratedValue>
								<name>STARTONCT16B0_MAT1</name>
								<description>Start conversion when the edge selected by bit 27 occurs on CT16B0_MAT1.</description>
								<value>0x7</value>
							</enumeratedValue>
						</enumeratedValues>
					</field>
					<field>
						<name>EDGE</name>
						<description>Edge control. This bit is significant only when the START field contains 010-111.</description>
						<bitRange>[27:27]</bitRange>
						<enumeratedValues>
						<name>test</name>
							<enumeratedValue>
								<name>FALLING</name>
								<description>Start conversion on a falling edge on the selected CAP/MAT signal.</description>
								<value>1</value>
							</enumeratedValue>
							<enumeratedValue>
								<name>RISING</name>
								<description>Start conversion on a rising edge on the selected CAP/MAT signal.</description>
								<value>0</value>
							</enumeratedValue>
						</enumeratedValues>
					</field>
					<field>
						<name>RESERVED</name>
						<description>Reserved. These bits always read as zeros.</description>
						<bitRange>[31:28]</bitRange>
						
					</field>
				</fields>
			</register>
			<register>
				<name>GDR</name>
				<description>A/D Global Data Register. Contains the result of the most recent A/D conversion.</description>
				<addressOffset>0x004</addressOffset>
				<access>read-write</access>
				<resetValue>0</resetValue>
				<resetMask>0xFFFFFFFF</resetMask>
				<fields>
					<field>
						<name>RESERVED</name>
						<description>Reserved. These bits always read as zeros.</description>
						<bitRange>[5:0]</bitRange>
					</field>
					<field>
						<name>RESULT</name>
						<description>When DONE is 1, this field contains a binary fraction representing the voltage on the ADn pin selected by the SEL field, divided by the voltage on the VDD(3V3) pin: V/VREF. Zero in the field indicates that the voltage on the ADn pin was less than, equal to, or close to that on VSS, while 0x3FF indicates that the voltage on ADn was close to, equal to, or greater than that on VREF.</description>
						<bitRange>[15:6]</bitRange>
					</field>
					<field>
						<name>RESERVED</name>
						<description>Reserved. These bits always read as zeros.</description>
						<bitRange>[23:16]</bitRange>
					</field>
					<field>
						<name>CHN</name>
						<description>These bits contain the channel from which the RESULT bits were converted.</description>
						<bitRange>[26:24]</bitRange>
					</field>
					<field>
						<name>RESERVED</name>
						<description>Reserved. These bits always read as zeros.</description>
						<bitRange>[29:27]</bitRange>
					</field>
					<field>
						<name>OVERRUN</name>
						<description>This bit is 1 in burst mode if the results of one or more conversions was (were) lost and overwritten before the conversion that produced the result in the RESULT bits.</description>
						<bitRange>[30:30]</bitRange>
					</field>
					<field>
						<name>DONE</name>
						<description>This bit is set to 1 when an A/D conversion completes. It is cleared when this register is read and when the ADCR is written. If the ADCR is written while a conversion is still in progress, this bit is set and a new conversion is started.</description>
						<bitRange>[31:31]</bitRange>
					</field>
				</fields>
			</register>
			<register>
				<name>INTEN</name>
				<description>A/D Interrupt Enable Register. This register contains enable bits that allow the DONE flag of each A/D channel to be included or excluded from contributing to the generation of an A/D interrupt.</description>
				<addressOffset>0x00C</addressOffset>
				<access>read-write</access>
				<resetValue>0x00000100</resetValue>
				<resetMask>0xFFFFFFFF</resetMask>
				<fields>
					<field>
						<name>ADINTEN</name>
						<description>These bits allow control over which A/D channels generate interrupts for conversion completion. When bit 0 is one, completion of a conversion on A/D channel 0 will generate an interrupt, when bit 1 is one, completion of a conversion on A/D channel 1 will generate an interrupt, etc.</description>
						<bitRange>[7:0]</bitRange>
					</field>
					<field>
						<name>ADGINTEN</name>
						<description>When 1, enables the global DONE flag in ADDR to generate an interrupt. When 0, only the individual A/D channels enabled by ADINTEN 7:0 will generate interrupts.</description>
						<bitRange>[8:8]</bitRange>
					</field>
					<field>
						<name>RESERVED</name>
						<description>Reserved. These bits always read as zeros.</description>
						<bitRange>[31:9]</bitRange>
					</field>
				</fields>
			</register>
			<register>
				<dim>8</dim>
				<dimIncrement>0x4</dimIncrement>
				<dimIndex>0-7</dimIndex>
				<name>DR%s</name>
				<description>A/D Channel  Data Register. This register contains the result of the most recent conversion completed on channel.</description>
				<addressOffset>0x010</addressOffset>
				<access>read-write</access>
				<resetValue>0x00000100</resetValue>
				<resetMask>0xFFFFFFFF</resetMask>
				<fields>
					<field>
						<name>RESERVED</name>
						<description>Reserved. These bits always read as zeros.</description>
						<bitRange>[5:0]</bitRange>
					</field>
					<field>
						<name>RESULT</name>
						<description>When DONE is 1, this field contains a binary fraction representing the voltage on the ADn pin selected by the SEL field, divided by the voltage on the VDD(3V3) pin: V/VREF. Zero in the field indicates that the voltage on the ADn pin was less than, equal to, or close to that on VSSA, while 0x3FF indicates that the voltage on ADn was close to, equal to, or greater than that on VREF.</description>
						<bitRange>[15:6]</bitRange>
					</field>
					<field>
						<name>RESERVED</name>
						<description>Reserved. These bits always read as zeros.</description>
						<bitRange>[29:16]</bitRange>
					</field>
					<field>
						<name>OVERRUN</name>
						<description>This bit is 1 in burst mode if the results of one or more conversions was (were) lost and overwritten before the conversion that produced the result in the RESULT bits.This bit is cleared by reading this register.</description>
						<bitRange>[30:30]</bitRange>
					</field>
					<field>
						<name>DONE</name>
						<description>This bit is set to 1 when an A/D conversion completes. It is cleared when this register is read.</description>
						<bitRange>[31:31]</bitRange>
					</field>
				</fields>
			</register>
			<register>
				<name>STAT</name>
				<description>A/D Status Register. This register contains DONE and OVERRUN flags for all of the A/D channels, as well as the A/D interrupt flag.</description>
				<addressOffset>0x030</addressOffset>
				<access>read-only</access>
				<resetValue>0</resetValue>
				<resetMask>0xFFFFFFFF</resetMask>
				<fields>
					<field>
						<name>DONE</name>
						<description>These bits mirror the DONE status flags that appear in the result register for each A/D channel.</description>
						<bitRange>[7:0]</bitRange>
					</field>
					<field>
						<name>OVERRUN</name>
						<description>These bits mirror the OVERRRUN status flags that appear in the result register for each A/D channel. Reading ADSTAT allows checking the status of all A/D channels simultaneously.</description>
						<bitRange>[15:8]</bitRange>
					</field>
					<field>
						<name>ADINT</name>
						<description>This bit is the A/D interrupt flag. It is one when any of the individual A/D channel Done flags is asserted and enabled to contribute to the A/D interrupt via the ADINTEN register.</description>
						<bitRange>[16:16]</bitRange>
					</field>
					<field>
						<name>RESERVED</name>
						<description>Reserved. These bits always read as zeros.</description>
						<bitRange>[31:17]</bitRange>
					</field>
				</fields>
			</register>
			<register>
				<name>TRM</name>
				<description>A/D trim register</description>
				<addressOffset>0x034</addressOffset>
				<access>read-write</access>
				<resetValue>0</resetValue>
				<resetMask>0xFFFFFFFF</resetMask>
				<fields>
					<field>
						<name>RESERVED</name>
						<description>Reserved. These bits always read as zeros.</description>
						<bitRange>[3:0]</bitRange>
					</field>
					<field>
						<name>ADCOFFS</name>
						<description>Offset trim bits for ADC operation. Initialized by the boot code. Can be overwritten by the user.</description>
						<bitRange>[7:4]</bitRange>
					</field>
					<field>
						<name>RESERVED</name>
						<description>Reserved. These bits always read as zeros.</description>
						<bitRange>[31:8]</bitRange>
					</field>
				</fields>
			</register>
		</registers>
	</peripheral>
	<peripheral>
		<name>PMU</name>
		<description>Product name title=UM10441 Chapter title=LPC122x Power Monitor Unit (PMU) Modification date=2/10/2011 Major revision=0 Minor revision=17 </description>
		<groupName>PMU</groupName>
		<baseAddress>0x40038000</baseAddress>
		<addressBlock>
        <offset>0</offset> 
		<size>0xFFF</size> 
		<usage>registers</usage> 
		</addressBlock>					
		<registers>
			<register>
				<name>PCON</name>
				<description>Power control register</description>
				<addressOffset>0x000</addressOffset>
				<access>read-write</access>
				<resetValue>0x0</resetValue>
				<resetMask>0xFFFFFFFF</resetMask>
				<fields>
					<field>
						<name>RESERVED</name>
						<description>Reserved. Do not write 1 to this bit.</description>
						<bitRange>[0:0]</bitRange>
						
					</field>
					<field>
						<name>DPDEN</name>
						<description>Deep power-down mode enable</description>
						<bitRange>[1:1]</bitRange>
						<enumeratedValues>
						<name>test</name>
							<enumeratedValue>
								<name>DEEP_SLEEP</name>
								<description>ARM WFI will enter Sleep or Deep-sleep mode (clock to ARM Cortex-M0 core turned off).</description>
								<value>0</value>
							</enumeratedValue>
							<enumeratedValue>
								<name>DEEP_POWERDOWN</name>
								<description>ARM WFI will enter Deep-power down mode (ARM Cortex-M0 core powered-down) if WDLOCKDP = 0 .</description>
								<value>1</value>
							</enumeratedValue>
						</enumeratedValues>
					</field>
					<field>
						<name>RESERVED</name>
						<description>Reserved. Do not write ones to this bit.</description>
						<bitRange>[7:2]</bitRange>
						
					</field>
					<field>
						<name>SLEEPFLAG</name>
						<description>Sleep mode flag</description>
						<bitRange>[8:8]</bitRange>
						<enumeratedValues>
						<name>test</name>
							<enumeratedValue>
								<name>READ_NO_POWER_DOWN_</name>
								<description>Read: No power-down mode entered. LPC1xxx is in Run mode. Write: No effect.</description>
								<value>0</value>
							</enumeratedValue>
							<enumeratedValue>
								<name>CLEAR</name>
								<description>Read: Sleep/Deep-sleep or Deep power-down mode entered. Write: Writing a 1 clears the SLEEPFLAG bit to 0.</description>
								<value>1</value>
							</enumeratedValue>
						</enumeratedValues>
					</field>
					<field>
						<name>RESERVED</name>
						<description>Reserved. Do not write ones to this bit.</description>
						<bitRange>[10:9]</bitRange>
						
					</field>
					<field>
						<name>DPDFLAG</name>
						<description>Deep power-down flag</description>
						<bitRange>[11:11]</bitRange>
						<enumeratedValues>
						<name>test</name>
							<enumeratedValue>
								<name>READ_DEEP_POWER_DOW</name>
								<description>Read: Deep power-down mode  not entered. Write: No effect.</description>
								<value>0</value>
							</enumeratedValue>
							<enumeratedValue>
								<name>CLEAR</name>
								<description>Read: Deep power-down mode entered. Write: Clear the Deep power-down flag.</description>
								<value>1</value>
							</enumeratedValue>
						</enumeratedValues>
					</field>
					<field>
						<name>RESERVED</name>
						<description>Reserved. Do not write ones to this bit.</description>
						<bitRange>[31:12]</bitRange>
						
					</field>
				</fields>
			</register>
			<register>
				<dim>4</dim>
				<dimIncrement>0x4</dimIncrement>
				<dimIndex>0-3</dimIndex>
				<name>GPREG%s</name>
				<description>General purpose register </description>
				<addressOffset>0x004</addressOffset>
				<access>read-write</access>
				<resetValue>0x0</resetValue>
				<resetMask>0xFFFFFFFF</resetMask>
				<fields>
					<field>
						<name>GPDATA</name>
						<description>Data retained during Deep power-down mode.</description>
						<bitRange>[31:0]</bitRange>
					</field>
				</fields>
			</register>
			<register>
				<name>SYSCFG</name>
				<description>System configuration register (RTC clock control and hysteresis of the WAKEUP pin).</description>
				<addressOffset>0x014</addressOffset>
				<access>read-write</access>
				<resetValue>0x0</resetValue>
				<resetMask>0xFFFFFFFF</resetMask>
				<fields>
					<field>
						<name>RESERVED</name>
						<description>Reserved. Do not write ones to this bit.</description>
						<bitRange>[9:0]</bitRange>
						
					</field>
					<field>
						<name>WAKEUPHYS</name>
						<description>WAKEUP pin hysteresis enable</description>
						<bitRange>[10:10]</bitRange>
						<enumeratedValues>
						<name>test</name>
							<enumeratedValue>
								<name>DISABLED</name>
								<description>Hysteresis for WAKUP pin disabled.</description>
								<value>0</value>
							</enumeratedValue>
							<enumeratedValue>
								<name>ENABLED</name>
								<description>Hysteresis for WAKEUP pin enabled.</description>
								<value>1</value>
							</enumeratedValue>
						</enumeratedValues>
					</field>
					<field>
						<name>RTCCLK</name>
						<description>RTC clock source select (X = don't care). 0000 = 1 Hz clock 0001 = delayed 1 Hz clock 101X = 1 kHz clock 01XX = RTC PCLK (main clock divided by the RTC clock divider value)</description>
						<bitRange>[14:11]</bitRange>
						
					</field>
					<field>
						<name>RESERVED</name>
						<description>Reserved. Do not write ones to this bit.</description>
						<bitRange>[31:15]</bitRange>
						
					</field>
				</fields>
			</register>
		</registers>
	</peripheral>
	<peripheral>
		<name>SSP</name>
		<description>Product name title=UM10441 Chapter title=LPC122x SSP controller Modification date=2/10/2011 Major revision=0 Minor revision=17 </description>
		<groupName>SSP</groupName>
		<baseAddress>0x40040000</baseAddress>
		<addressBlock>
        <offset>0</offset> 
		<size>0xFFF</size> 
		<usage>registers</usage> 
		</addressBlock>	
		<interrupt>
			<name>SSP</name>
			<value>17</value>
		</interrupt>
		<registers>
			<register>
				<name>CR0</name>
				<description>Control Register 0. Selects the serial clock rate, bus type, and data size.</description>
				<addressOffset>0x000</addressOffset>
				<access>read-write</access>
				<resetValue>0</resetValue>
				<resetMask>0xFFFFFFFF</resetMask>
				<fields>
					<field>
						<name>DSS</name>
						<description>Data Size Select. This field controls the number of bits transferred in each frame. Values 0000-0010 are not supported and should not be used.</description>
						<bitRange>[3:0]</bitRange>
						<enumeratedValues>
						<name>test</name>
							<enumeratedValue>
								<name>4_BIT_TRANSFER</name>
								<description>4-bit transfer</description>
								<value>0x3</value>
							</enumeratedValue>
							<enumeratedValue>
								<name>5_BIT_TRANSFER</name>
								<description>5-bit transfer</description>
								<value>0x4</value>
							</enumeratedValue>
							<enumeratedValue>
								<name>6_BIT_TRANSFER</name>
								<description>6-bit transfer</description>
								<value>0x5</value>
							</enumeratedValue>
							<enumeratedValue>
								<name>7_BIT_TRANSFER</name>
								<description>7-bit transfer</description>
								<value>0x6</value>
							</enumeratedValue>
							<enumeratedValue>
								<name>8_BIT_TRANSFER</name>
								<description>8-bit transfer</description>
								<value>0x7</value>
							</enumeratedValue>
							<enumeratedValue>
								<name>9_BIT_TRANSFER</name>
								<description>9-bit transfer</description>
								<value>0x8</value>
							</enumeratedValue>
							<enumeratedValue>
								<name>10_BIT_TRANSFER</name>
								<description>10-bit transfer</description>
								<value>0x9</value>
							</enumeratedValue>
							<enumeratedValue>
								<name>11_BIT_TRANSFER</name>
								<description>11-bit transfer</description>
								<value>0xA</value>
							</enumeratedValue>
							<enumeratedValue>
								<name>12_BIT_TRANSFER</name>
								<description>12-bit transfer</description>
								<value>0xB</value>
							</enumeratedValue>
							<enumeratedValue>
								<name>13_BIT_TRANSFER</name>
								<description>13-bit transfer</description>
								<value>0xC</value>
							</enumeratedValue>
							<enumeratedValue>
								<name>14_BIT_TRANSFER</name>
								<description>14-bit transfer</description>
								<value>0xD</value>
							</enumeratedValue>
							<enumeratedValue>
								<name>15_BIT_TRANSFER</name>
								<description>15-bit transfer</description>
								<value>0xE</value>
							</enumeratedValue>
							<enumeratedValue>
								<name>16_BIT_TRANSFER</name>
								<description>16-bit transfer</description>
								<value>0xF</value>
							</enumeratedValue>
						</enumeratedValues>
					</field>
					<field>
						<name>FRF</name>
						<description>Frame Format.</description>
						<bitRange>[5:4]</bitRange>
						<enumeratedValues>
						<name>test</name>
							<enumeratedValue>
								<name>SPI</name>
								<description>SPI</description>
								<value>0x0</value>
							</enumeratedValue>
							<enumeratedValue>
								<name>TI</name>
								<description>TI</description>
								<value>0x1</value>
							</enumeratedValue>
							<enumeratedValue>
								<name>MICROWIRE</name>
								<description>Microwire</description>
								<value>0x2</value>
							</enumeratedValue>
							<enumeratedValue>
								<name>RESERVED</name>
								<description>This combination is not supported and should not be used.</description>
								<value>0x3</value>
							</enumeratedValue>
						</enumeratedValues>
					</field>
					<field>
						<name>CPOL</name>
						<description>Clock Out Polarity. This bit is only used in SPI mode.</description>
						<bitRange>[6:6]</bitRange>
						<enumeratedValues>
						<name>test</name>
							<enumeratedValue>
								<name>LOW</name>
								<description>SSP controller maintains the bus clock low between frames.</description>
								<value>0</value>
							</enumeratedValue>
							<enumeratedValue>
								<name>HIGH</name>
								<description>SSP controller maintains the bus clock high between frames.</description>
								<value>1</value>
							</enumeratedValue>
						</enumeratedValues>
					</field>
					<field>
						<name>CPHA</name>
						<description>Clock Out Phase. This bit is only used in SPI mode.</description>
						<bitRange>[7:7]</bitRange>
						<enumeratedValues>
						<name>test</name>
							<enumeratedValue>
								<name>FIRSTCLOCK</name>
								<description>SSP controller captures serial data on the first clock transition of the frame, that is, the transition away from the inter-frame state of the clock line.</description>
								<value>0</value>
							</enumeratedValue>
							<enumeratedValue>
								<name>SECONDCLOCK</name>
								<description>SSP controller captures serial data on the second clock transition of the frame, that is, the transition back to the inter-frame state of the clock line.</description>
								<value>1</value>
							</enumeratedValue>
						</enumeratedValues>
					</field>
					<field>
						<name>SCR</name>
						<description>Serial Clock Rate. The number of prescaler-output clocks per bit on the bus, minus one. Given that CPSDVSR is the prescale divider, and the APB clock PCLK clocks the prescaler, the bit frequency is PCLK / (CPSDVSR x [SCR+1]).</description>
						<bitRange>[15:8]</bitRange>
						
					</field>
					<field>
						<name>RESERVED</name>
						<description>Reserved.</description>
						<bitRange>[31:16]</bitRange>
						
					</field>
				</fields>
			</register>
			<register>
				<name>CR1</name>
				<description>Control Register 1. Selects master/slave and other modes.</description>
				<addressOffset>0x004</addressOffset>
				<access>read-write</access>
				<resetValue>0</resetValue>
				<resetMask>0xFFFFFFFF</resetMask>
				<fields>
					<field>
						<name>LBM</name>
						<description>Loop Back Mode.</description>
						<bitRange>[0:0]</bitRange>
						<enumeratedValues>
						<name>test</name>
							<enumeratedValue>
								<name>NORMAL</name>
								<description>During normal operation.</description>
								<value>0</value>
							</enumeratedValue>
							<enumeratedValue>
								<name>OUTPUT</name>
								<description>Serial input is taken from the serial output (MOSI or MISO) rather than the serial input pin (MISO or MOSI respectively).</description>
								<value>1</value>
							</enumeratedValue>
						</enumeratedValues>
					</field>
					<field>
						<name>SSE</name>
						<description>SSP Enable.</description>
						<bitRange>[1:1]</bitRange>
						<enumeratedValues>
						<name>test</name>
							<enumeratedValue>
								<name>DISABLED</name>
								<description>The SSP controller is disabled.</description>
								<value>0</value>
							</enumeratedValue>
							<enumeratedValue>
								<name>ENABLED</name>
								<description>The SSP controller will interact with other devices on the serial bus. Software should write the appropriate control information to the other SSP registers and interrupt controller registers, before setting this bit.</description>
								<value>1</value>
							</enumeratedValue>
						</enumeratedValues>
					</field>
					<field>
						<name>MS</name>
						<description>Master/Slave Mode.This bit can only be written when the SSE bit is 0.</description>
						<bitRange>[2:2]</bitRange>
						<enumeratedValues>
						<name>test</name>
							<enumeratedValue>
								<name>MASTER</name>
								<description>The SSP controller acts as a master on the bus, driving the SCLK, MOSI, and SSEL lines and receiving the MISO line.</description>
								<value>0</value>
							</enumeratedValue>
							<enumeratedValue>
								<name>SLAVE</name>
								<description>The SSP controller acts as a slave on the bus, driving MISO line and receiving SCLK, MOSI, and SSEL lines.</description>
								<value>1</value>
							</enumeratedValue>
						</enumeratedValues>
					</field>
					<field>
						<name>SOD</name>
						<description>Slave Output Disable. This bit is relevant only in slave mode (MS = 1). If it is 1, this blocks this SSP controller from driving the transmit data line (MISO).</description>
						<bitRange>[3:3]</bitRange>
						
					</field>
					<field>
						<name>RESERVED</name>
						<description>Reserved, user software should not write ones to reserved bits. The value read from a reserved bit is not defined.</description>
						<bitRange>[31:4]</bitRange>
						
					</field>
				</fields>
			</register>
			<register>
				<name>DR</name>
				<description>Data Register. Writes fill the transmit FIFO, and reads empty the receive FIFO.</description>
				<addressOffset>0x008</addressOffset>
				<access>read-write</access>
				<resetValue>0</resetValue>
				<resetMask>0xFFFFFFFF</resetMask>
				<fields>
					<field>
						<name>DATA</name>
						<description>Write: software can write data to be sent in a future frame to this register whenever the TNF bit in the Status register is 1, indicating that the Tx FIFO is not full. If the Tx FIFO was previously empty and the SSP controller is not busy on the bus, transmission of the data will begin immediately. Otherwise the data written to this register will be sent as soon as all previous data has been sent (and received). If the data length is less than 16 bit, software must right-justify the data written to this register. Read: software can read data from this register whenever the RNE bit in the Status register is 1, indicating that the Rx FIFO is not empty. When software reads this register, the SSP controller returns data from the least recent frame in the Rx FIFO. If the data length is less than 16 bit, the data is right-justified in this field with higher order bits filled with 0s.</description>
						<bitRange>[15:0]</bitRange>
					</field>
					<field>
						<name>RESERVED</name>
						<description>Reserved</description>
						<bitRange>[31:16]</bitRange>
					</field>
				</fields>
			</register>
			<register>
				<name>SR</name>
				<description>Status Register</description>
				<addressOffset>0x00C</addressOffset>
				<access>read-only</access>
				<resetValue>0x00000003</resetValue>
				<resetMask>0xFFFFFFFF</resetMask>
				<fields>
					<field>
						<name>TFE</name>
						<description>Transmit FIFO Empty. This bit is 1 is the Transmit FIFO is empty, 0 if not.</description>
						<bitRange>[0:0]</bitRange>
					</field>
					<field>
						<name>TNF</name>
						<description>Transmit FIFO Not Full. This bit is 0 if the Tx FIFO is full, 1 if not.</description>
						<bitRange>[1:1]</bitRange>
					</field>
					<field>
						<name>RNE</name>
						<description>Receive FIFO Not Empty. This bit is 0 if the Receive FIFO is empty, 1 if not.</description>
						<bitRange>[2:2]</bitRange>
					</field>
					<field>
						<name>RFF</name>
						<description>Receive FIFO Full. This bit is 1 if the Receive FIFO is full, 0 if not.</description>
						<bitRange>[3:3]</bitRange>
					</field>
					<field>
						<name>BSY</name>
						<description>Busy. This bit is 0 if the SSP controller is idle, or 1 if it is currently sending/receiving a frame and/or the Tx FIFO is not empty.</description>
						<bitRange>[4:4]</bitRange>
					</field>
					<field>
						<name>RESERVED</name>
						<description>Reserved, user software should not write ones to reserved bits. The value read from a reserved bit is not defined.</description>
						<bitRange>[31:5]</bitRange>
					</field>
				</fields>
			</register>
			<register>
				<name>CPSR</name>
				<description>Clock Prescale Register</description>
				<addressOffset>0x010</addressOffset>
				<access>read-write</access>
				<resetValue>0</resetValue>
				<resetMask>0xFFFFFFFF</resetMask>
				<fields>
					<field>
						<name>CPSDVSR</name>
						<description>This even value between 2 and 254, by which SSP_PCLK is divided to yield the prescaler output clock. Bit 0 always reads as 0.</description>
						<bitRange>[7:0]</bitRange>
					</field>
					<field>
						<name>RESERVED</name>
						<description>Reserved</description>
						<bitRange>[31:8]</bitRange>
					</field>
				</fields>
			</register>
			<register>
				<name>IMSC</name>
				<description>Interrupt Mask Set and Clear Register</description>
				<addressOffset>0x014</addressOffset>
				<access>read-write</access>
				<resetValue>0</resetValue>
				<resetMask>0xFFFFFFFF</resetMask>
				<fields>
					<field>
						<name>RORIM</name>
						<description>Software should set this bit to enable interrupt when a Receive Overrun occurs, that is, when the Rx FIFO is full and another frame is completely received. The ARM spec implies that the preceding frame data is overwritten by the new frame data when this occurs.</description>
						<bitRange>[0:0]</bitRange>
					</field>
					<field>
						<name>RTIM</name>
						<description>Software should set this bit to enable interrupt when a Receive Timeout condition occurs. A Receive Timeout occurs when the Rx FIFO is not empty, and no has not been read for a "timeout period". The timeout period is the same for master and slave modes and is determined by the SSP bit rate: 32 bits at PCLK / (CPSDVSR x [SCR+1]).</description>
						<bitRange>[1:1]</bitRange>
					</field>
					<field>
						<name>RXIM</name>
						<description>Software should set this bit to enable interrupt when the Rx FIFO is at least half full.</description>
						<bitRange>[2:2]</bitRange>
					</field>
					<field>
						<name>TXIM</name>
						<description>Software should set this bit to enable interrupt when the Tx FIFO is at least half empty.</description>
						<bitRange>[3:3]</bitRange>
					</field>
					<field>
						<name>RESERVED</name>
						<description>Reserved, user software should not write ones to reserved bits. The value read from a reserved bit is not defined.</description>
						<bitRange>[31:4]</bitRange>
					</field>
				</fields>
			</register>
			<register>
				<name>RIS</name>
				<description>Raw Interrupt Status Register</description>
				<addressOffset>0x018</addressOffset>
				<access>read-only</access>
				<resetValue>0</resetValue>
				<resetMask>0xFFFFFFFF</resetMask>
				<fields>
					<field>
						<name>RORRIS</name>
						<description>This bit is 1 if another frame was completely received while the RxFIFO was full. The ARM spec implies that the preceding frame data is overwritten by the new frame data when this occurs.</description>
						<bitRange>[0:0]</bitRange>
					</field>
					<field>
						<name>RTRIS</name>
						<description>This bit is 1 if the Rx FIFO is not empty, and has not been read for a "timeout period". The timeout period is the same for master and slave modes and is determined by the SSP bit rate: 32 bits at PCLK / (CPSDVSR  x [SCR+1]).</description>
						<bitRange>[1:1]</bitRange>
					</field>
					<field>
						<name>RXRIS</name>
						<description>This bit is 1 if the Rx FIFO is at least half full.</description>
						<bitRange>[2:2]</bitRange>
					</field>
					<field>
						<name>TXRIS</name>
						<description>This bit is 1 if the Tx FIFO is at least half empty.</description>
						<bitRange>[3:3]</bitRange>
					</field>
					<field>
						<name>RESERVED</name>
						<description>Reserved, user software should not write ones to reserved bits. The value read from a reserved bit is not defined.</description>
						<bitRange>[31:4]</bitRange>
					</field>
				</fields>
			</register>
			<register>
				<name>MIS</name>
				<description>Masked Interrupt Status Register</description>
				<addressOffset>0x01C</addressOffset>
				<access>read-only</access>
				<resetValue>0x00000008</resetValue>
				<resetMask>0xFFFFFFFF</resetMask>
				<fields>
					<field>
						<name>RORMIS</name>
						<description>This bit is 1 if another frame was completely received while the RxFIFO was full, and this interrupt is enabled.</description>
						<bitRange>[0:0]</bitRange>
					</field>
					<field>
						<name>RTMIS</name>
						<description>This bit is 1 if the Rx FIFO is not empty, has not been read for a "timeout period", and this interrupt is enabled. The timeout period is the same for master and slave modes and is determined by the SSP bit rate: 32 bits at PCLK / (CPSDVSR x [SCR+1]).</description>
						<bitRange>[1:1]</bitRange>
					</field>
					<field>
						<name>RXMIS</name>
						<description>This bit is 1 if the Rx FIFO is at least half full, and this interrupt is enabled.</description>
						<bitRange>[2:2]</bitRange>
					</field>
					<field>
						<name>TXMIS</name>
						<description>This bit is 1 if the Tx FIFO is at least half empty, and this interrupt is enabled.</description>
						<bitRange>[3:3]</bitRange>
					</field>
					<field>
						<name>RESERVED</name>
						<description>Reserved, user software should not write ones to reserved bits. The value read from a reserved bit is not defined.</description>
						<bitRange>[31:4]</bitRange>
					</field>
				</fields>
			</register>
			<register>
				<name>ICR</name>
				<description>SSPICR Interrupt Clear Register</description>
				<addressOffset>0x020</addressOffset>
				<access>write-only</access>
				<resetValue>0</resetValue>
				<resetMask>0xFFFFFFFF</resetMask>
				<fields>
					<field>
						<name>RORIC</name>
						<description>Writing a 1 to this bit clears the "frame was received when RxFIFO was full" interrupt.</description>
						<bitRange>[0:0]</bitRange>
					</field>
					<field>
						<name>RTIC</name>
						<description>Writing a 1 to this bit clears the "Rx FIFO was not empty and has not been read for a timeout period" interrupt. The timeout period is the same for master and slave modes and is determined by the SSP bit rate: 32 bits at PCLK / (CPSDVSR x [SCR+1]).</description>
						<bitRange>[1:1]</bitRange>
					</field>
					<field>
						<name>RESERVED</name>
						<description>Reserved, user software should not write ones to reserved bits. The value read from a reserved bit is not defined.</description>
						<bitRange>[31:2]</bitRange>
					</field>
				</fields>
			</register>
			<register>
				<name>DMACR</name>
				<description>DMA Control Register</description>
				<addressOffset>0x024</addressOffset>
				<access>read-write</access>
				<resetValue>0</resetValue>
				<resetMask>0xFFFFFFFF</resetMask>
				<fields>
					<field>
						<name>RXDMAE</name>
						<description>Receive DMA Enable</description>
						<bitRange>[0:0]</bitRange>
						<enumeratedValues>
						<name>test</name>
							<enumeratedValue>
								<name>DISABLED</name>
								<description>Receive DMA disabled.</description>
								<value>0</value>
							</enumeratedValue>
							<enumeratedValue>
								<name>ENABLED</name>
								<description>DMA for the receive FIFO is enabled.</description>
								<value>1</value>
							</enumeratedValue>
						</enumeratedValues>
					</field>
					<field>
						<name>TXDMAE</name>
						<description>Transmit DMA Enable</description>
						<bitRange>[1:1]</bitRange>
						<enumeratedValues>
						<name>test</name>
							<enumeratedValue>
								<name>DISABLED</name>
								<description>Transmit DMA disabled.</description>
								<value>0</value>
							</enumeratedValue>
							<enumeratedValue>
								<name>ENABLED</name>
								<description>DMA for the transmit FIFO is enabled.</description>
								<value>1</value>
							</enumeratedValue>
						</enumeratedValues>
					</field>
					<field>
						<name>RESERVED</name>
						<description>Reserved, user software should not write ones to reserved bits. The value read from a reserved bit is not defined.</description>
						<bitRange>[31:2]</bitRange>
						
					</field>
				</fields>
			</register>
		</registers>
    </peripheral>
<peripheral>
	<name>IOCON</name>
	<description>Product name title=UM10441 Chapter title=LPC122x
I/O configuration (IOCONFIG) Modification date=8/18/2011 Major revision=2 Minor revision=0 </description>
	<groupName>IOCON</groupName>
	<baseAddress>0x40044000</baseAddress>
	<addressBlock>
	<offset>0x0</offset>
	<size>0xFFF</size>
	<usage>registers</usage>
	</addressBlock>
	<registers>
		<register>
			<name>PIO0_19</name>
			<description>Configures pin PIO0_19/ACMP0_I0/CT32B0_1.</description>
			<addressOffset>0x008</addressOffset>
			<access>read-write</access>
			<resetValue>0x00000090</resetValue>
			<resetMask>0xFFFFFFFF</resetMask>
			<fields>
				<field>
					<name>FUNC</name>
					<description>Selects pin function.</description>
					<bitRange>[2:0]</bitRange>
					<enumeratedValues>
					<name>ENUM</name>
						<enumeratedValue>
							<name>SELECTS_FUNCTION_PIO</name>
							<description>Selects function PIO0_19.</description>
							<value>0x0</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>RESERVED_DO_NOT_USE</name>
							<description>Reserved. Do not use.</description>
							<value>0x1</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>ACMP</name>
							<description>Select function ACMP0_I0.</description>
							<value>0x2</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>CT32</name>
							<description>Select function CT32B0_CAP1.</description>
							<value>0x3</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>CT32</name>
							<description>Select function CT32B0_MAT1.</description>
							<value>0x4</value>
						</enumeratedValue>
					</enumeratedValues>
				</field>
				<field>
					<name>RESERVED</name>
					<description>Reserved</description>
					<bitRange>[3:3]</bitRange>
					
				</field>
				<field>
					<name>MODE</name>
					<description>Selects function mode (on-chip pull-up resistor control).</description>
					<bitRange>[4:4]</bitRange>
					<enumeratedValues>
					<name>ENUM</name>
						<enumeratedValue>
							<name>INACTIVE_PULL_UP_RE</name>
							<description>Inactive (pull-up resistor not enabled).</description>
							<value>0</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>PULL_UP_RESISTOR_ENA</name>
							<description>Pull-up resistor enabled.</description>
							<value>1</value>
						</enumeratedValue>
					</enumeratedValues>
				</field>
				<field>
					<name>RESERVED</name>
					<description>Reserved.</description>
					<bitRange>[5:5]</bitRange>
					
				</field>
				<field>
					<name>INV</name>
					<description>Invert input</description>
					<bitRange>[6:6]</bitRange>
					<enumeratedValues>
					<name>ENUM</name>
						<enumeratedValue>
							<name>INPUT_NOT_INVERTED_</name>
							<description>Input not inverted.</description>
							<value>0</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>INPUT_INVERTED_</name>
							<description>Input inverted.</description>
							<value>1</value>
						</enumeratedValue>
					</enumeratedValues>
				</field>
				<field>
					<name>ADMODE</name>
					<description>Analog/Digital mode</description>
					<bitRange>[7:7]</bitRange>
					<enumeratedValues>
					<name>ENUM</name>
						<enumeratedValue>
							<name>ANALOG_MODE_ENABLED_</name>
							<description>Analog mode enabled.</description>
							<value>0</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>DIGITAL_MODE_ENABLED</name>
							<description>Digital mode enabled.</description>
							<value>1</value>
						</enumeratedValue>
					</enumeratedValues>
				</field>
				<field>
					<name>RESERVED</name>
					<description>Reserved.</description>
					<bitRange>[8:8]</bitRange>
					
				</field>
				<field>
					<name>DRV</name>
					<description>Drive current mode (Normal-drive pin).</description>
					<bitRange>[9:9]</bitRange>
					<enumeratedValues>
					<name>ENUM</name>
						<enumeratedValue>
							<name>HIGH_MODE_CURRENT_SE</name>
							<description>High mode current selected.</description>
							<value>0</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>LOW_MODE_CURRENT_SEL</name>
							<description>Low mode current selected.</description>
							<value>1</value>
						</enumeratedValue>
					</enumeratedValues>
				</field>
				<field>
					<name>OD</name>
					<description>Open-drain mode.</description>
					<bitRange>[10:10]</bitRange>
					<enumeratedValues>
					<name>ENUM</name>
						<enumeratedValue>
							<name>OPEN_DRAIN_MODE_DISA</name>
							<description>Open-drain mode disabled.</description>
							<value>0</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>OPEN_DRAIN_MODE_ENAB</name>
							<description>Open-drain mode enabled.</description>
							<value>1</value>
						</enumeratedValue>
					</enumeratedValues>
				</field>
				<field>
					<name>S_MODE</name>
					<description>Sample mode</description>
					<bitRange>[12:11]</bitRange>
					<enumeratedValues>
					<name>ENUM</name>
						<enumeratedValue>
							<name>BYPASS_INPUT_FILTER_</name>
							<description>Bypass input filter.</description>
							<value>0x0</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>ONEFILTERCLOCK</name>
							<description>Input pulses shorter than one filter clock are rejected.</description>
							<value>0x1</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>TWOFILTERCLOCKS</name>
							<description>Input pulses shorter than two filter clocks are rejected.</description>
							<value>0x2</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>THREEFILTERCLOCKS</name>
							<description>Input pulses shorter than three filter clocks are rejected.</description>
							<value>0x3</value>
						</enumeratedValue>
					</enumeratedValues>
				</field>
				<field>
					<name>CLK_DIV</name>
					<description>Select peripheral clock divider for input filter sampling clock.</description>
					<bitRange>[15:13]</bitRange>
					<enumeratedValues>
					<name>ENUM</name>
						<enumeratedValue>
							<name>IOCONFIGCLKDIV0_</name>
							<description>IOCONFIGCLKDIV0.</description>
							<value>0x0</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>IOCONFIGCLKDIV1_</name>
							<description>IOCONFIGCLKDIV1.</description>
							<value>0x1</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>IOCONFIGCLKDIV2_</name>
							<description>IOCONFIGCLKDIV2.</description>
							<value>0x2</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>IOCONFIGCLKDIV3_</name>
							<description>IOCONFIGCLKDIV3.</description>
							<value>0x3</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>IOCONFIGCLKDIV4_</name>
							<description>IOCONFIGCLKDIV4.</description>
							<value>0x4</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>IOCONFIGCLKDIV5_</name>
							<description>IOCONFIGCLKDIV5.</description>
							<value>0x5</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>IOCONFIGCLKDIV6_</name>
							<description>IOCONFIGCLKDIV6.</description>
							<value>0x6</value>
						</enumeratedValue>
					</enumeratedValues>
				</field>
				<field>
					<name>RESERVED</name>
					<description>Reserved.</description>
					<bitRange>[31:16]</bitRange>
					
				</field>
			</fields>
		</register>
		<register>
			<name>PIO0_20</name>
			<description>Configures pin PIO0_20/ACMP0_I1/CT32B0_2.</description>
			<addressOffset>0x00C</addressOffset>
			<access>read-write</access>
			<resetValue>0x00000090</resetValue>
			<resetMask>0xFFFFFFFF</resetMask>
			<fields>
				<field>
					<name>FUNC</name>
					<description>Selects pin function.</description>
					<bitRange>[2:0]</bitRange>
					<enumeratedValues>
					<name>ENUM</name>
						<enumeratedValue>
							<name>SELECTS_FUNCTION_PIO</name>
							<description>Selects function PIO0_20.</description>
							<value>0x0</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>RESERVED_DO_NOT_USE</name>
							<description>Reserved. Do not use.</description>
							<value>0x1</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>ACMP</name>
							<description>Select function ACMP0_I1.</description>
							<value>0x2</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>CT32</name>
							<description>Select function CT32B0_CAP2.</description>
							<value>0x3</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>CT32</name>
							<description>Select function CT32B0_MAT2.</description>
							<value>0x4</value>
						</enumeratedValue>
					</enumeratedValues>
				</field>
				<field>
					<name>RESERVED</name>
					<description>Reserved</description>
					<bitRange>[3:3]</bitRange>
					
				</field>
				<field>
					<name>MODE</name>
					<description>Selects function mode (on-chip pull-up resistor control).</description>
					<bitRange>[4:4]</bitRange>
					<enumeratedValues>
					<name>ENUM</name>
						<enumeratedValue>
							<name>INACTIVE_PULL_UP_RE</name>
							<description>Inactive (pull-up resistor not enabled).</description>
							<value>0</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>PULL_UP_RESISTOR_ENA</name>
							<description>Pull-up resistor enabled.</description>
							<value>1</value>
						</enumeratedValue>
					</enumeratedValues>
				</field>
				<field>
					<name>RESERVED</name>
					<description>Reserved.</description>
					<bitRange>[5:5]</bitRange>
					
				</field>
				<field>
					<name>INV</name>
					<description>Invert input</description>
					<bitRange>[6:6]</bitRange>
					<enumeratedValues>
					<name>ENUM</name>
						<enumeratedValue>
							<name>INPUT_NOT_INVERTED_</name>
							<description>Input not inverted.</description>
							<value>0</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>INPUT_INVERTED_</name>
							<description>Input inverted.</description>
							<value>1</value>
						</enumeratedValue>
					</enumeratedValues>
				</field>
				<field>
					<name>ADMODE</name>
					<description>Analog/Digital mode</description>
					<bitRange>[7:7]</bitRange>
					<enumeratedValues>
					<name>ENUM</name>
						<enumeratedValue>
							<name>ANALOG_MODE_ENABLED_</name>
							<description>Analog mode enabled.</description>
							<value>0</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>DIGITAL_MODE_ENABLED</name>
							<description>Digital mode enabled.</description>
							<value>1</value>
						</enumeratedValue>
					</enumeratedValues>
				</field>
				<field>
					<name>RESERVED</name>
					<description>Reserved.</description>
					<bitRange>[8:8]</bitRange>
					
				</field>
				<field>
					<name>DRV</name>
					<description>Drive current mode (Normal-drive pin).</description>
					<bitRange>[9:9]</bitRange>
					<enumeratedValues>
					<name>ENUM</name>
						<enumeratedValue>
							<name>HIGH_MODE_CURRENT_SE</name>
							<description>High mode current selected.</description>
							<value>0</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>LOW_MODE_CURRENT_SEL</name>
							<description>Low mode current selected.</description>
							<value>1</value>
						</enumeratedValue>
					</enumeratedValues>
				</field>
				<field>
					<name>OD</name>
					<description>Open-drain mode.</description>
					<bitRange>[10:10]</bitRange>
					<enumeratedValues>
					<name>ENUM</name>
						<enumeratedValue>
							<name>OPEN_DRAIN_MODE_DISA</name>
							<description>Open-drain mode disabled.</description>
							<value>0</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>OPEN_DRAIN_MODE_ENAB</name>
							<description>Open-drain mode enabled.</description>
							<value>1</value>
						</enumeratedValue>
					</enumeratedValues>
				</field>
				<field>
					<name>S_MODE</name>
					<description>Sample mode</description>
					<bitRange>[12:11]</bitRange>
					<enumeratedValues>
					<name>ENUM</name>
						<enumeratedValue>
							<name>BYPASS_INPUT_FILTER_</name>
							<description>Bypass input filter.</description>
							<value>0x0</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>ONEFILTERCLOCK</name>
							<description>Input pulses shorter than one filter clock are rejected.</description>
							<value>0x1</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>TWOFILTERCLOCKS</name>
							<description>Input pulses shorter than two filter clocks are rejected.</description>
							<value>0x2</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>THREEFILTERCLOCKS</name>
							<description>Input pulses shorter than three filter clocks are rejected.</description>
							<value>0x3</value>
						</enumeratedValue>
					</enumeratedValues>
				</field>
				<field>
					<name>CLK_DIV</name>
					<description>Select peripheral clock divider for input filter sampling clock.</description>
					<bitRange>[15:13]</bitRange>
					<enumeratedValues>
					<name>ENUM</name>
						<enumeratedValue>
							<name>IOCONFIGCLKDIV0_</name>
							<description>IOCONFIGCLKDIV0.</description>
							<value>0x0</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>IOCONFIGCLKDIV1_</name>
							<description>IOCONFIGCLKDIV1.</description>
							<value>0x1</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>IOCONFIGCLKDIV2_</name>
							<description>IOCONFIGCLKDIV2.</description>
							<value>0x2</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>IOCONFIGCLKDIV3_</name>
							<description>IOCONFIGCLKDIV3.</description>
							<value>0x3</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>IOCONFIGCLKDIV4_</name>
							<description>IOCONFIGCLKDIV4.</description>
							<value>0x4</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>IOCONFIGCLKDIV5_</name>
							<description>IOCONFIGCLKDIV5.</description>
							<value>0x5</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>IOCONFIGCLKDIV6_</name>
							<description>IOCONFIGCLKDIV6.</description>
							<value>0x6</value>
						</enumeratedValue>
					</enumeratedValues>
				</field>
				<field>
					<name>RESERVED</name>
					<description>Reserved.</description>
					<bitRange>[31:16]</bitRange>
					
				</field>
			</fields>
		</register>
		<register>
			<name>PIO0_21</name>
			<description>Configures pin PIO0_21/ACMP0_I2/CT32B0_3.</description>
			<addressOffset>0x010</addressOffset>
			<access>read-write</access>
			<resetValue>0x00000090</resetValue>
			<resetMask>0xFFFFFFFF</resetMask>
			<fields>
				<field>
					<name>FUNC</name>
					<description>Selects pin function.</description>
					<bitRange>[2:0]</bitRange>
					<enumeratedValues>
					<name>ENUM</name>
						<enumeratedValue>
							<name>SELECTS_FUNCTION_PIO</name>
							<description>Selects function PIO0_21.</description>
							<value>0x0</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>RESERVED_DO_NOT_USE</name>
							<description>Reserved. Do not use.</description>
							<value>0x1</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>ACMP</name>
							<description>Select function ACMP0_I2.</description>
							<value>0x2</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>CT32</name>
							<description>Select function CT32B0_CAP3.</description>
							<value>0x3</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>CT32</name>
							<description>Select function CT32B0_MAT3.</description>
							<value>0x4</value>
						</enumeratedValue>
					</enumeratedValues>
				</field>
				<field>
					<name>RESERVED</name>
					<description>Reserved</description>
					<bitRange>[3:3]</bitRange>
					
				</field>
				<field>
					<name>MODE</name>
					<description>Selects function mode (on-chip pull-up resistor control).</description>
					<bitRange>[4:4]</bitRange>
					<enumeratedValues>
					<name>ENUM</name>
						<enumeratedValue>
							<name>INACTIVE_PULL_UP_RE</name>
							<description>Inactive (pull-up resistor not enabled).</description>
							<value>0</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>PULL_UP_RESISTOR_ENA</name>
							<description>Pull-up resistor enabled.</description>
							<value>1</value>
						</enumeratedValue>
					</enumeratedValues>
				</field>
				<field>
					<name>RESERVED</name>
					<description>Reserved.</description>
					<bitRange>[5:5]</bitRange>
					
				</field>
				<field>
					<name>INV</name>
					<description>Invert input</description>
					<bitRange>[6:6]</bitRange>
					<enumeratedValues>
					<name>ENUM</name>
						<enumeratedValue>
							<name>INPUT_NOT_INVERTED_</name>
							<description>Input not inverted.</description>
							<value>0</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>INPUT_INVERTED_</name>
							<description>Input inverted.</description>
							<value>1</value>
						</enumeratedValue>
					</enumeratedValues>
				</field>
				<field>
					<name>ADMODE</name>
					<description>Analog/Digital mode</description>
					<bitRange>[7:7]</bitRange>
					<enumeratedValues>
					<name>ENUM</name>
						<enumeratedValue>
							<name>ANALOG_MODE_ENABLED_</name>
							<description>Analog mode enabled.</description>
							<value>0</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>DIGITAL_MODE_ENABLED</name>
							<description>Digital mode enabled.</description>
							<value>1</value>
						</enumeratedValue>
					</enumeratedValues>
				</field>
				<field>
					<name>RESERVED</name>
					<description>Reserved.</description>
					<bitRange>[8:8]</bitRange>
					
				</field>
				<field>
					<name>DRV</name>
					<description>Drive current mode (Normal-drive pin).</description>
					<bitRange>[9:9]</bitRange>
					<enumeratedValues>
					<name>ENUM</name>
						<enumeratedValue>
							<name>HIGH_MODE_CURRENT_SE</name>
							<description>High mode current selected.</description>
							<value>0</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>LOW_MODE_CURRENT_SEL</name>
							<description>Low mode current selected.</description>
							<value>1</value>
						</enumeratedValue>
					</enumeratedValues>
				</field>
				<field>
					<name>OD</name>
					<description>Open-drain mode.</description>
					<bitRange>[10:10]</bitRange>
					<enumeratedValues>
					<name>ENUM</name>
						<enumeratedValue>
							<name>OPEN_DRAIN_MODE_DISA</name>
							<description>Open-drain mode disabled.</description>
							<value>0</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>OPEN_DRAIN_MODE_ENAB</name>
							<description>Open-drain mode enabled.</description>
							<value>1</value>
						</enumeratedValue>
					</enumeratedValues>
				</field>
				<field>
					<name>S_MODE</name>
					<description>Sample mode</description>
					<bitRange>[12:11]</bitRange>
					<enumeratedValues>
					<name>ENUM</name>
						<enumeratedValue>
							<name>BYPASS_INPUT_FILTER_</name>
							<description>Bypass input filter.</description>
							<value>0x0</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>ONEFILTERCLOCK</name>
							<description>Input pulses shorter than one filter clock are rejected.</description>
							<value>0x1</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>TWOFILTERCLOCKS</name>
							<description>Input pulses shorter than two filter clocks are rejected.</description>
							<value>0x2</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>THREEFILTERCLOCKS</name>
							<description>Input pulses shorter than three filter clocks are rejected.</description>
							<value>0x3</value>
						</enumeratedValue>
					</enumeratedValues>
				</field>
				<field>
					<name>CLK_DIV</name>
					<description>Select peripheral clock divider for input filter sampling clock.</description>
					<bitRange>[15:13]</bitRange>
					<enumeratedValues>
					<name>ENUM</name>
						<enumeratedValue>
							<name>IOCONFIGCLKDIV0_</name>
							<description>IOCONFIGCLKDIV0.</description>
							<value>0x0</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>IOCONFIGCLKDIV1_</name>
							<description>IOCONFIGCLKDIV1.</description>
							<value>0x1</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>IOCONFIGCLKDIV2_</name>
							<description>IOCONFIGCLKDIV2.</description>
							<value>0x2</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>IOCONFIGCLKDIV3_</name>
							<description>IOCONFIGCLKDIV3.</description>
							<value>0x3</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>IOCONFIGCLKDIV4_</name>
							<description>IOCONFIGCLKDIV4.</description>
							<value>0x4</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>IOCONFIGCLKDIV5_</name>
							<description>IOCONFIGCLKDIV5.</description>
							<value>0x5</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>IOCONFIGCLKDIV6_</name>
							<description>IOCONFIGCLKDIV6.</description>
							<value>0x6</value>
						</enumeratedValue>
					</enumeratedValues>
				</field>
				<field>
					<name>RESERVED</name>
					<description>Reserved.</description>
					<bitRange>[31:16]</bitRange>
					
				</field>
			</fields>
		</register>
		<register>
			<name>PIO0_22</name>
			<description>Configures pin PIO0_22/ACMP0_I3.</description>
			<addressOffset>0x014</addressOffset>
			<access>read-write</access>
			<resetValue>0x00000090</resetValue>
			<resetMask>0xFFFFFFFF</resetMask>
			<fields>
				<field>
					<name>FUNC</name>
					<description>Selects pin function.</description>
					<bitRange>[2:0]</bitRange>
					<enumeratedValues>
					<name>ENUM</name>
						<enumeratedValue>
							<name>SELECTS_FUNCTION_PIO</name>
							<description>Selects function PIO0_22.</description>
							<value>0x0</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>RESERVED_DO_NOT_USE</name>
							<description>Reserved. Do not use.</description>
							<value>0x1</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>ACMP</name>
							<description>Select function ACMP0_I3.</description>
							<value>0x2</value>
						</enumeratedValue>
					</enumeratedValues>
				</field>
				<field>
					<name>RESERVED</name>
					<description>Reserved</description>
					<bitRange>[3:3]</bitRange>
					
				</field>
				<field>
					<name>MODE</name>
					<description>Selects function mode (on-chip pull-up resistor control).</description>
					<bitRange>[4:4]</bitRange>
					<enumeratedValues>
					<name>ENUM</name>
						<enumeratedValue>
							<name>INACTIVE_PULL_UP_RE</name>
							<description>Inactive (pull-up resistor not enabled).</description>
							<value>0</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>PULL_UP_RESISTOR_ENA</name>
							<description>Pull-up resistor enabled.</description>
							<value>1</value>
						</enumeratedValue>
					</enumeratedValues>
				</field>
				<field>
					<name>RESERVED</name>
					<description>Reserved.</description>
					<bitRange>[5:5]</bitRange>
					
				</field>
				<field>
					<name>INV</name>
					<description>Invert input</description>
					<bitRange>[6:6]</bitRange>
					<enumeratedValues>
					<name>ENUM</name>
						<enumeratedValue>
							<name>INPUT_NOT_INVERTED_</name>
							<description>Input not inverted.</description>
							<value>0</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>INPUT_INVERTED_</name>
							<description>Input inverted.</description>
							<value>1</value>
						</enumeratedValue>
					</enumeratedValues>
				</field>
				<field>
					<name>ADMODE</name>
					<description>Analog/Digital mode</description>
					<bitRange>[7:7]</bitRange>
					<enumeratedValues>
					<name>ENUM</name>
						<enumeratedValue>
							<name>ANALOG_MODE_ENABLED_</name>
							<description>Analog mode enabled.</description>
							<value>0</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>DIGITAL_MODE_ENABLED</name>
							<description>Digital mode enabled.</description>
							<value>1</value>
						</enumeratedValue>
					</enumeratedValues>
				</field>
				<field>
					<name>RESERVED</name>
					<description>Reserved.</description>
					<bitRange>[8:8]</bitRange>
					
				</field>
				<field>
					<name>DRV</name>
					<description>Drive current mode (Normal-drive pin).</description>
					<bitRange>[9:9]</bitRange>
					<enumeratedValues>
					<name>ENUM</name>
						<enumeratedValue>
							<name>HIGH_MODE_CURRENT_SE</name>
							<description>High mode current selected.</description>
							<value>0</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>LOW_MODE_CURRENT_SEL</name>
							<description>Low mode current selected.</description>
							<value>1</value>
						</enumeratedValue>
					</enumeratedValues>
				</field>
				<field>
					<name>OD</name>
					<description>Open-drain mode.</description>
					<bitRange>[10:10]</bitRange>
					<enumeratedValues>
					<name>ENUM</name>
						<enumeratedValue>
							<name>OPEN_DRAIN_MODE_DISA</name>
							<description>Open-drain mode disabled.</description>
							<value>0</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>OPEN_DRAIN_MODE_ENAB</name>
							<description>Open-drain mode enabled.</description>
							<value>1</value>
						</enumeratedValue>
					</enumeratedValues>
				</field>
				<field>
					<name>S_MODE</name>
					<description>Sample mode</description>
					<bitRange>[12:11]</bitRange>
					<enumeratedValues>
					<name>ENUM</name>
						<enumeratedValue>
							<name>BYPASS_INPUT_FILTER_</name>
							<description>Bypass input filter.</description>
							<value>0x0</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>ONEFILTERCLOCK</name>
							<description>Input pulses shorter than one filter clock are rejected.</description>
							<value>0x1</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>TWOFILTERCLOCKS</name>
							<description>Input pulses shorter than two filter clocks are rejected.</description>
							<value>0x2</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>THREEFILTERCLOCKS</name>
							<description>Input pulses shorter than three filter clocks are rejected.</description>
							<value>0x3</value>
						</enumeratedValue>
					</enumeratedValues>
				</field>
				<field>
					<name>CLK_DIV</name>
					<description>Select peripheral clock divider for input filter sampling clock.</description>
					<bitRange>[15:13]</bitRange>
					<enumeratedValues>
					<name>ENUM</name>
						<enumeratedValue>
							<name>IOCONFIGCLKDIV0_</name>
							<description>IOCONFIGCLKDIV0.</description>
							<value>0x0</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>IOCONFIGCLKDIV1_</name>
							<description>IOCONFIGCLKDIV1.</description>
							<value>0x1</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>IOCONFIGCLKDIV2_</name>
							<description>IOCONFIGCLKDIV2.</description>
							<value>0x2</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>IOCONFIGCLKDIV3_</name>
							<description>IOCONFIGCLKDIV3.</description>
							<value>0x3</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>IOCONFIGCLKDIV4_</name>
							<description>IOCONFIGCLKDIV4.</description>
							<value>0x4</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>IOCONFIGCLKDIV5_</name>
							<description>IOCONFIGCLKDIV5.</description>
							<value>0x5</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>IOCONFIGCLKDIV6_</name>
							<description>IOCONFIGCLKDIV6.</description>
							<value>0x6</value>
						</enumeratedValue>
					</enumeratedValues>
				</field>
				<field>
					<name>RESERVED</name>
					<description>Reserved.</description>
					<bitRange>[31:16]</bitRange>
					
				</field>
			</fields>
		</register>
		<register>
			<name>PIO0_23</name>
			<description>Configures pin PIO0_23/ACMP1_I0/CT32B1_0.</description>
			<addressOffset>0x018</addressOffset>
			<access>read-write</access>
			<resetValue>0x00000090</resetValue>
			<resetMask>0xFFFFFFFF</resetMask>
			<fields>
				<field>
					<name>FUNC</name>
					<description>Selects pin function.</description>
					<bitRange>[2:0]</bitRange>
					<enumeratedValues>
					<name>ENUM</name>
						<enumeratedValue>
							<name>SELECTS_FUNCTION_PIO</name>
							<description>Selects function PIO0_23.</description>
							<value>0x0</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>RESERVED_DO_NOT_USE</name>
							<description>Reserved. Do not use.</description>
							<value>0x1</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>ACMP</name>
							<description>Select function ACMP1_I0.</description>
							<value>0x2</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>CT32</name>
							<description>Select function CT32B1_CAP0.</description>
							<value>0x3</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>CT32</name>
							<description>Select function CT32B1_MAT0.</description>
							<value>0x4</value>
						</enumeratedValue>
					</enumeratedValues>
				</field>
				<field>
					<name>RESERVED</name>
					<description>Reserved</description>
					<bitRange>[3:3]</bitRange>
					
				</field>
				<field>
					<name>MODE</name>
					<description>Selects function mode (on-chip pull-up resistor control).</description>
					<bitRange>[4:4]</bitRange>
					<enumeratedValues>
					<name>ENUM</name>
						<enumeratedValue>
							<name>INACTIVE_PULL_UP_RE</name>
							<description>Inactive (pull-up resistor not enabled).</description>
							<value>0</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>PULL_UP_RESISTOR_ENA</name>
							<description>Pull-up resistor enabled.</description>
							<value>1</value>
						</enumeratedValue>
					</enumeratedValues>
				</field>
				<field>
					<name>RESERVED</name>
					<description>Reserved.</description>
					<bitRange>[5:5]</bitRange>
					
				</field>
				<field>
					<name>INV</name>
					<description>Invert input</description>
					<bitRange>[6:6]</bitRange>
					<enumeratedValues>
					<name>ENUM</name>
						<enumeratedValue>
							<name>INPUT_NOT_INVERTED_</name>
							<description>Input not inverted.</description>
							<value>0</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>INPUT_INVERTED_</name>
							<description>Input inverted.</description>
							<value>1</value>
						</enumeratedValue>
					</enumeratedValues>
				</field>
				<field>
					<name>ADMODE</name>
					<description>Analog/Digital mode</description>
					<bitRange>[7:7]</bitRange>
					<enumeratedValues>
					<name>ENUM</name>
						<enumeratedValue>
							<name>ANALOG_MODE_ENABLED_</name>
							<description>Analog mode enabled.</description>
							<value>0</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>DIGITAL_MODE_ENABLED</name>
							<description>Digital mode enabled.</description>
							<value>1</value>
						</enumeratedValue>
					</enumeratedValues>
				</field>
				<field>
					<name>RESERVED</name>
					<description>Reserved.</description>
					<bitRange>[8:8]</bitRange>
					
				</field>
				<field>
					<name>DRV</name>
					<description>Drive current mode (Normal-drive pin).</description>
					<bitRange>[9:9]</bitRange>
					<enumeratedValues>
					<name>ENUM</name>
						<enumeratedValue>
							<name>HIGH_MODE_CURRENT_SE</name>
							<description>High mode current selected.</description>
							<value>0</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>LOW_MODE_CURRENT_SEL</name>
							<description>Low mode current selected.</description>
							<value>1</value>
						</enumeratedValue>
					</enumeratedValues>
				</field>
				<field>
					<name>OD</name>
					<description>Open-drain mode.</description>
					<bitRange>[10:10]</bitRange>
					<enumeratedValues>
					<name>ENUM</name>
						<enumeratedValue>
							<name>OPEN_DRAIN_MODE_DISA</name>
							<description>Open-drain mode disabled.</description>
							<value>0</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>OPEN_DRAIN_MODE_ENAB</name>
							<description>Open-drain mode enabled.</description>
							<value>1</value>
						</enumeratedValue>
					</enumeratedValues>
				</field>
				<field>
					<name>S_MODE</name>
					<description>Sample mode</description>
					<bitRange>[12:11]</bitRange>
					<enumeratedValues>
					<name>ENUM</name>
						<enumeratedValue>
							<name>BYPASS_INPUT_FILTER_</name>
							<description>Bypass input filter.</description>
							<value>0x0</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>ONEFILTERCLOCK</name>
							<description>Input pulses shorter than one filter clock are rejected.</description>
							<value>0x1</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>TWOFILTERCLOCKS</name>
							<description>Input pulses shorter than two filter clocks are rejected.</description>
							<value>0x2</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>THREEFILTERCLOCKS</name>
							<description>Input pulses shorter than three filter clocks are rejected.</description>
							<value>0x3</value>
						</enumeratedValue>
					</enumeratedValues>
				</field>
				<field>
					<name>CLK_DIV</name>
					<description>Select peripheral clock divider for input filter sampling clock.</description>
					<bitRange>[15:13]</bitRange>
					<enumeratedValues>
					<name>ENUM</name>
						<enumeratedValue>
							<name>IOCONFIGCLKDIV0_</name>
							<description>IOCONFIGCLKDIV0.</description>
							<value>0x0</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>IOCONFIGCLKDIV1_</name>
							<description>IOCONFIGCLKDIV1.</description>
							<value>0x1</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>IOCONFIGCLKDIV2_</name>
							<description>IOCONFIGCLKDIV2.</description>
							<value>0x2</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>IOCONFIGCLKDIV3_</name>
							<description>IOCONFIGCLKDIV3.</description>
							<value>0x3</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>IOCONFIGCLKDIV4_</name>
							<description>IOCONFIGCLKDIV4.</description>
							<value>0x4</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>IOCONFIGCLKDIV5_</name>
							<description>IOCONFIGCLKDIV5.</description>
							<value>0x5</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>IOCONFIGCLKDIV6_</name>
							<description>IOCONFIGCLKDIV6.</description>
							<value>0x6</value>
						</enumeratedValue>
					</enumeratedValues>
				</field>
				<field>
					<name>RESERVED</name>
					<description>Reserved.</description>
					<bitRange>[31:16]</bitRange>
					
				</field>
			</fields>
		</register>
		<register>
			<name>PIO0_24</name>
			<description>Configures pin PIO0_24/ACMP1_I1/CT32B1_1.</description>
			<addressOffset>0x01C</addressOffset>
			<access>read-write</access>
			<resetValue>0x00000090</resetValue>
			<resetMask>0xFFFFFFFF</resetMask>
			<fields>
				<field>
					<name>FUNC</name>
					<description>Selects pin function.</description>
					<bitRange>[2:0]</bitRange>
					<enumeratedValues>
					<name>ENUM</name>
						<enumeratedValue>
							<name>SELECTS_FUNCTION_PIO</name>
							<description>Selects function PIO0_24.</description>
							<value>0x0</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>RESERVED_DO_NOT_USE</name>
							<description>Reserved. Do not use.</description>
							<value>0x1</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>ACMP</name>
							<description>Select function ACMP1_I1.</description>
							<value>0x2</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>CT32</name>
							<description>Select function CT32B1_CAP1.</description>
							<value>0x3</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>CT32</name>
							<description>Select function CT32B1_MAT1.</description>
							<value>0x4</value>
						</enumeratedValue>
					</enumeratedValues>
				</field>
				<field>
					<name>RESERVED</name>
					<description>Reserved</description>
					<bitRange>[3:3]</bitRange>
					
				</field>
				<field>
					<name>MODE</name>
					<description>Selects function mode (on-chip pull-up resistor control).</description>
					<bitRange>[4:4]</bitRange>
					<enumeratedValues>
					<name>ENUM</name>
						<enumeratedValue>
							<name>INACTIVE_PULL_UP_RE</name>
							<description>Inactive (pull-up resistor not enabled).</description>
							<value>0</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>PULL_UP_RESISTOR_ENA</name>
							<description>Pull-up resistor enabled.</description>
							<value>1</value>
						</enumeratedValue>
					</enumeratedValues>
				</field>
				<field>
					<name>RESERVED</name>
					<description>Reserved.</description>
					<bitRange>[5:5]</bitRange>
					
				</field>
				<field>
					<name>INV</name>
					<description>Invert input</description>
					<bitRange>[6:6]</bitRange>
					<enumeratedValues>
					<name>ENUM</name>
						<enumeratedValue>
							<name>INPUT_NOT_INVERTED_</name>
							<description>Input not inverted.</description>
							<value>0</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>INPUT_INVERTED_</name>
							<description>Input inverted.</description>
							<value>1</value>
						</enumeratedValue>
					</enumeratedValues>
				</field>
				<field>
					<name>ADMODE</name>
					<description>Analog/Digital mode</description>
					<bitRange>[7:7]</bitRange>
					<enumeratedValues>
					<name>ENUM</name>
						<enumeratedValue>
							<name>ANALOG_MODE_ENABLED_</name>
							<description>Analog mode enabled.</description>
							<value>0</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>DIGITAL_MODE_ENABLED</name>
							<description>Digital mode enabled.</description>
							<value>1</value>
						</enumeratedValue>
					</enumeratedValues>
				</field>
				<field>
					<name>RESERVED</name>
					<description>Reserved.</description>
					<bitRange>[8:8]</bitRange>
					
				</field>
				<field>
					<name>DRV</name>
					<description>Drive current mode (Normal-drive pin).</description>
					<bitRange>[9:9]</bitRange>
					<enumeratedValues>
					<name>ENUM</name>
						<enumeratedValue>
							<name>HIGH_MODE_CURRENT_SE</name>
							<description>High mode current selected.</description>
							<value>0</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>LOW_MODE_CURRENT_SEL</name>
							<description>Low mode current selected.</description>
							<value>1</value>
						</enumeratedValue>
					</enumeratedValues>
				</field>
				<field>
					<name>OD</name>
					<description>Open-drain mode.</description>
					<bitRange>[10:10]</bitRange>
					<enumeratedValues>
					<name>ENUM</name>
						<enumeratedValue>
							<name>OPEN_DRAIN_MODE_DISA</name>
							<description>Open-drain mode disabled.</description>
							<value>0</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>OPEN_DRAIN_MODE_ENAB</name>
							<description>Open-drain mode enabled.</description>
							<value>1</value>
						</enumeratedValue>
					</enumeratedValues>
				</field>
				<field>
					<name>S_MODE</name>
					<description>Sample mode</description>
					<bitRange>[12:11]</bitRange>
					<enumeratedValues>
					<name>ENUM</name>
						<enumeratedValue>
							<name>BYPASS_INPUT_FILTER_</name>
							<description>Bypass input filter.</description>
							<value>0x0</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>ONEFILTERCLOCK</name>
							<description>Input pulses shorter than one filter clock are rejected.</description>
							<value>0x1</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>TWOFILTERCLOCKS</name>
							<description>Input pulses shorter than two filter clocks are rejected.</description>
							<value>0x2</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>THREEFILTERCLOCKS</name>
							<description>Input pulses shorter than three filter clocks are rejected.</description>
							<value>0x3</value>
						</enumeratedValue>
					</enumeratedValues>
				</field>
				<field>
					<name>CLK_DIV</name>
					<description>Select peripheral clock divider for input filter sampling clock.</description>
					<bitRange>[15:13]</bitRange>
					<enumeratedValues>
					<name>ENUM</name>
						<enumeratedValue>
							<name>IOCONFIGCLKDIV0_</name>
							<description>IOCONFIGCLKDIV0.</description>
							<value>0x0</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>IOCONFIGCLKDIV1_</name>
							<description>IOCONFIGCLKDIV1.</description>
							<value>0x1</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>IOCONFIGCLKDIV2_</name>
							<description>IOCONFIGCLKDIV2.</description>
							<value>0x2</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>IOCONFIGCLKDIV3_</name>
							<description>IOCONFIGCLKDIV3.</description>
							<value>0x3</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>IOCONFIGCLKDIV4_</name>
							<description>IOCONFIGCLKDIV4.</description>
							<value>0x4</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>IOCONFIGCLKDIV5_</name>
							<description>IOCONFIGCLKDIV5.</description>
							<value>0x5</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>IOCONFIGCLKDIV6_</name>
							<description>IOCONFIGCLKDIV6.</description>
							<value>0x6</value>
						</enumeratedValue>
					</enumeratedValues>
				</field>
				<field>
					<name>RESERVED</name>
					<description>Reserved.</description>
					<bitRange>[31:16]</bitRange>
					
				</field>
			</fields>
		</register>
		<register>
			<name>SWDIO_PIO0_25</name>
			<description>Configures pin SWDIO/ACMP1_I2/ CT32B1_2/PIO0_25.</description>
			<addressOffset>0x020</addressOffset>
			<access>read-write</access>
			<resetValue>0x00000090</resetValue>
			<resetMask>0xFFFFFFFF</resetMask>
			<fields>
				<field>
					<name>FUNC</name>
					<description>Selects pin function.</description>
					<bitRange>[2:0]</bitRange>
					<enumeratedValues>
					<name>ENUM</name>
						<enumeratedValue>
							<name>SELECTS_FUNCTION_SWD</name>
							<description>Selects function SWDIO.</description>
							<value>0x0</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>RESERVED_DO_NOT_USE</name>
							<description>Reserved. Do not use.</description>
							<value>0x1</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>ACMP</name>
							<description>Select function ACMP1_I2.</description>
							<value>0x2</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>CT32</name>
							<description>Select function CT32B1_CAP2.</description>
							<value>0x3</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>CT32</name>
							<description>Select function CT32B1_MAT2.</description>
							<value>0x4</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>RESERVED_</name>
							<description>Reserved.</description>
							<value>0x5</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>PIO0</name>
							<description>Select function PIO0_25.</description>
							<value>0x6</value>
						</enumeratedValue>
					</enumeratedValues>
				</field>
				<field>
					<name>RESERVED</name>
					<description>Reserved</description>
					<bitRange>[3:3]</bitRange>
					
				</field>
				<field>
					<name>MODE</name>
					<description>Selects function mode (on-chip pull-up resistor control).</description>
					<bitRange>[4:4]</bitRange>
					<enumeratedValues>
					<name>ENUM</name>
						<enumeratedValue>
							<name>INACTIVE_PULL_UP_RE</name>
							<description>Inactive (pull-up resistor not enabled).</description>
							<value>0</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>PULL_UP_RESISTOR_ENA</name>
							<description>Pull-up resistor enabled.</description>
							<value>1</value>
						</enumeratedValue>
					</enumeratedValues>
				</field>
				<field>
					<name>RESERVED</name>
					<description>Reserved.</description>
					<bitRange>[5:5]</bitRange>
					
				</field>
				<field>
					<name>INV</name>
					<description>Invert input</description>
					<bitRange>[6:6]</bitRange>
					<enumeratedValues>
					<name>ENUM</name>
						<enumeratedValue>
							<name>INPUT_NOT_INVERTED_</name>
							<description>Input not inverted.</description>
							<value>0</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>INPUT_INVERTED_</name>
							<description>Input inverted.</description>
							<value>1</value>
						</enumeratedValue>
					</enumeratedValues>
				</field>
				<field>
					<name>ADMODE</name>
					<description>Analog/Digital mode</description>
					<bitRange>[7:7]</bitRange>
					<enumeratedValues>
					<name>ENUM</name>
						<enumeratedValue>
							<name>ANALOG_MODE_ENABLED_</name>
							<description>Analog mode enabled.</description>
							<value>0</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>DIGITAL_MODE_ENABLED</name>
							<description>Digital mode enabled.</description>
							<value>1</value>
						</enumeratedValue>
					</enumeratedValues>
				</field>
				<field>
					<name>RESERVED</name>
					<description>Reserved.</description>
					<bitRange>[8:8]</bitRange>
					
				</field>
				<field>
					<name>DRV</name>
					<description>Drive current mode (Normal-drive pin).</description>
					<bitRange>[9:9]</bitRange>
					<enumeratedValues>
					<name>ENUM</name>
						<enumeratedValue>
							<name>HIGH_MODE_CURRENT_SE</name>
							<description>High mode current selected.</description>
							<value>0</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>LOW_MODE_CURRENT_SEL</name>
							<description>Low mode current selected.</description>
							<value>1</value>
						</enumeratedValue>
					</enumeratedValues>
				</field>
				<field>
					<name>OD</name>
					<description>Open-drain mode.</description>
					<bitRange>[10:10]</bitRange>
					<enumeratedValues>
					<name>ENUM</name>
						<enumeratedValue>
							<name>OPEN_DRAIN_MODE_DISA</name>
							<description>Open-drain mode disabled.</description>
							<value>0</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>OPEN_DRAIN_MODE_ENAB</name>
							<description>Open-drain mode enabled.</description>
							<value>1</value>
						</enumeratedValue>
					</enumeratedValues>
				</field>
				<field>
					<name>S_MODE</name>
					<description>Sample mode</description>
					<bitRange>[12:11]</bitRange>
					<enumeratedValues>
					<name>ENUM</name>
						<enumeratedValue>
							<name>BYPASS_INPUT_FILTER_</name>
							<description>Bypass input filter.</description>
							<value>0x0</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>ONEFILTERCLOCK</name>
							<description>Input pulses shorter than one filter clock are rejected.</description>
							<value>0x1</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>TWOFILTERCLOCKS</name>
							<description>Input pulses shorter than two filter clocks are rejected.</description>
							<value>0x2</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>THREEFILTERCLOCKS</name>
							<description>Input pulses shorter than three filter clocks are rejected.</description>
							<value>0x3</value>
						</enumeratedValue>
					</enumeratedValues>
				</field>
				<field>
					<name>CLK_DIV</name>
					<description>Select peripheral clock divider for input filter sampling clock.</description>
					<bitRange>[15:13]</bitRange>
					<enumeratedValues>
					<name>ENUM</name>
						<enumeratedValue>
							<name>IOCONFIGCLKDIV0_</name>
							<description>IOCONFIGCLKDIV0.</description>
							<value>0x0</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>IOCONFIGCLKDIV1_</name>
							<description>IOCONFIGCLKDIV1.</description>
							<value>0x1</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>IOCONFIGCLKDIV2_</name>
							<description>IOCONFIGCLKDIV2.</description>
							<value>0x2</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>IOCONFIGCLKDIV3_</name>
							<description>IOCONFIGCLKDIV3.</description>
							<value>0x3</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>IOCONFIGCLKDIV4_</name>
							<description>IOCONFIGCLKDIV4.</description>
							<value>0x4</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>IOCONFIGCLKDIV5_</name>
							<description>IOCONFIGCLKDIV5.</description>
							<value>0x5</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>IOCONFIGCLKDIV6_</name>
							<description>IOCONFIGCLKDIV6.</description>
							<value>0x6</value>
						</enumeratedValue>
					</enumeratedValues>
				</field>
				<field>
					<name>RESERVED</name>
					<description>Reserved.</description>
					<bitRange>[31:16]</bitRange>
					
				</field>
			</fields>
		</register>
		<register>
			<name>SWCLK_PIO0_26</name>
			<description>Configures pin SWCLK/PIO0_26/ACMP1_I3/ CT32B1_3/PIO0_26</description>
			<addressOffset>0x024</addressOffset>
			<access>read-write</access>
			<resetValue>0x00000090</resetValue>
			<resetMask>0xFFFFFFFF</resetMask>
			<fields>
				<field>
					<name>FUNC</name>
					<description>Selects pin function.</description>
					<bitRange>[2:0]</bitRange>
					<enumeratedValues>
					<name>ENUM</name>
						<enumeratedValue>
							<name>SELECTS_FUNCTION_SWC</name>
							<description>Selects function SWCLK.</description>
							<value>0x0</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>RESERVED_DO_NOT_USE</name>
							<description>Reserved. Do not use.</description>
							<value>0x1</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>ACMP</name>
							<description>Select function ACMP1_I3.</description>
							<value>0x2</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>CT32</name>
							<description>Select function CT32B1_CAP3.</description>
							<value>0x3</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>CT32</name>
							<description>Select function CT32B1_MAT3.</description>
							<value>0x4</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>RESERVED_</name>
							<description>Reserved.</description>
							<value>0x5</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>PIO0</name>
							<description>Select function PIO0_26.</description>
							<value>0x6</value>
						</enumeratedValue>
					</enumeratedValues>
				</field>
				<field>
					<name>RESERVED</name>
					<description>Reserved</description>
					<bitRange>[3:3]</bitRange>
					
				</field>
				<field>
					<name>MODE</name>
					<description>Selects function mode (on-chip pull-up resistor control).</description>
					<bitRange>[4:4]</bitRange>
					<enumeratedValues>
					<name>ENUM</name>
						<enumeratedValue>
							<name>INACTIVE_PULL_UP_RE</name>
							<description>Inactive (pull-up resistor not enabled).</description>
							<value>0</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>PULL_UP_RESISTOR_ENA</name>
							<description>Pull-up resistor enabled.</description>
							<value>1</value>
						</enumeratedValue>
					</enumeratedValues>
				</field>
				<field>
					<name>RESERVED</name>
					<description>Reserved.</description>
					<bitRange>[5:5]</bitRange>
					
				</field>
				<field>
					<name>INV</name>
					<description>Invert input</description>
					<bitRange>[6:6]</bitRange>
					<enumeratedValues>
					<name>ENUM</name>
						<enumeratedValue>
							<name>INPUT_NOT_INVERTED_</name>
							<description>Input not inverted.</description>
							<value>0</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>INPUT_INVERTED_</name>
							<description>Input inverted.</description>
							<value>1</value>
						</enumeratedValue>
					</enumeratedValues>
				</field>
				<field>
					<name>ADMODE</name>
					<description>Analog/Digital mode</description>
					<bitRange>[7:7]</bitRange>
					<enumeratedValues>
					<name>ENUM</name>
						<enumeratedValue>
							<name>ANALOG_MODE_ENABLED_</name>
							<description>Analog mode enabled.</description>
							<value>0</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>DIGITAL_MODE_ENABLED</name>
							<description>Digital mode enabled.</description>
							<value>1</value>
						</enumeratedValue>
					</enumeratedValues>
				</field>
				<field>
					<name>RESERVED</name>
					<description>Reserved.</description>
					<bitRange>[8:8]</bitRange>
					
				</field>
				<field>
					<name>DRV</name>
					<description>Drive current mode (Normal-drive pin).</description>
					<bitRange>[9:9]</bitRange>
					<enumeratedValues>
					<name>ENUM</name>
						<enumeratedValue>
							<name>HIGH_MODE_CURRENT_SE</name>
							<description>High mode current selected.</description>
							<value>0</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>LOW_MODE_CURRENT_SEL</name>
							<description>Low mode current selected.</description>
							<value>1</value>
						</enumeratedValue>
					</enumeratedValues>
				</field>
				<field>
					<name>OD</name>
					<description>Open-drain mode.</description>
					<bitRange>[10:10]</bitRange>
					<enumeratedValues>
					<name>ENUM</name>
						<enumeratedValue>
							<name>OPEN_DRAIN_MODE_DISA</name>
							<description>Open-drain mode disabled.</description>
							<value>0</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>OPEN_DRAIN_MODE_ENAB</name>
							<description>Open-drain mode enabled.</description>
							<value>1</value>
						</enumeratedValue>
					</enumeratedValues>
				</field>
				<field>
					<name>S_MODE</name>
					<description>Sample mode</description>
					<bitRange>[12:11]</bitRange>
					<enumeratedValues>
					<name>ENUM</name>
						<enumeratedValue>
							<name>BYPASS_INPUT_FILTER_</name>
							<description>Bypass input filter.</description>
							<value>0x0</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>ONEFILTERCLOCK</name>
							<description>Input pulses shorter than one filter clock are rejected.</description>
							<value>0x1</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>TWOFILTERCLOCKS</name>
							<description>Input pulses shorter than two filter clocks are rejected.</description>
							<value>0x2</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>THREEFILTERCLOCKS</name>
							<description>Input pulses shorter than three filter clocks are rejected.</description>
							<value>0x3</value>
						</enumeratedValue>
					</enumeratedValues>
				</field>
				<field>
					<name>CLK_DIV</name>
					<description>Select peripheral clock divider for input filter sampling clock.</description>
					<bitRange>[15:13]</bitRange>
					<enumeratedValues>
					<name>ENUM</name>
						<enumeratedValue>
							<name>IOCONFIGCLKDIV0_</name>
							<description>IOCONFIGCLKDIV0.</description>
							<value>0x0</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>IOCONFIGCLKDIV1_</name>
							<description>IOCONFIGCLKDIV1.</description>
							<value>0x1</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>IOCONFIGCLKDIV2_</name>
							<description>IOCONFIGCLKDIV2.</description>
							<value>0x2</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>IOCONFIGCLKDIV3_</name>
							<description>IOCONFIGCLKDIV3.</description>
							<value>0x3</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>IOCONFIGCLKDIV4_</name>
							<description>IOCONFIGCLKDIV4.</description>
							<value>0x4</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>IOCONFIGCLKDIV5_</name>
							<description>IOCONFIGCLKDIV5.</description>
							<value>0x5</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>IOCONFIGCLKDIV6_</name>
							<description>IOCONFIGCLKDIV6.</description>
							<value>0x6</value>
						</enumeratedValue>
					</enumeratedValues>
				</field>
				<field>
					<name>RESERVED</name>
					<description>Reserved.</description>
					<bitRange>[31:16]</bitRange>
					
				</field>
			</fields>
		</register>
		<register>
			<name>PIO0_27</name>
			<description>Configures pin PIO0_27/ACMP0_O.</description>
			<addressOffset>0x028</addressOffset>
			<access>read-write</access>
			<resetValue>0x00000090</resetValue>
			<resetMask>0xFFFFFFFF</resetMask>
			<fields>
				<field>
					<name>FUNC</name>
					<description>Selects pin function.</description>
					<bitRange>[2:0]</bitRange>
					<enumeratedValues>
					<name>ENUM</name>
						<enumeratedValue>
							<name>SELECTS_FUNCTION_PIO</name>
							<description>Selects function PIO0_26.</description>
							<value>0x0</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>RESERVED_DO_NOT_USE</name>
							<description>Reserved. Do not use.</description>
							<value>0x1</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>ACMP</name>
							<description>Select function ACMP0_O.</description>
							<value>0x2</value>
						</enumeratedValue>
					</enumeratedValues>
				</field>
				<field>
					<name>RESERVED</name>
					<description>Reserved</description>
					<bitRange>[3:3]</bitRange>
					
				</field>
				<field>
					<name>MODE</name>
					<description>Selects function mode (on-chip pull-up resistor control).</description>
					<bitRange>[4:4]</bitRange>
					<enumeratedValues>
					<name>ENUM</name>
						<enumeratedValue>
							<name>INACTIVE_PULL_UP_RE</name>
							<description>Inactive (pull-up resistor not enabled).</description>
							<value>0</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>PULL_UP_RESISTOR_ENA</name>
							<description>Pull-up resistor enabled.</description>
							<value>1</value>
						</enumeratedValue>
					</enumeratedValues>
				</field>
				<field>
					<name>RESERVED</name>
					<description>Reserved.</description>
					<bitRange>[5:5]</bitRange>
					
				</field>
				<field>
					<name>INV</name>
					<description>Invert input</description>
					<bitRange>[6:6]</bitRange>
					<enumeratedValues>
					<name>ENUM</name>
						<enumeratedValue>
							<name>INPUT_NOT_INVERTED_</name>
							<description>Input not inverted.</description>
							<value>0</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>INPUT_INVERTED_</name>
							<description>Input inverted.</description>
							<value>1</value>
						</enumeratedValue>
					</enumeratedValues>
				</field>
				<field>
					<name>RESERVED</name>
					<description>Reserved.</description>
					<bitRange>[7:7]</bitRange>
					
				</field>
				<field>
					<name>RESERVED</name>
					<description>Reserved.</description>
					<bitRange>[8:8]</bitRange>
					
				</field>
				<field>
					<name>DRV</name>
					<description>Drive current mode (High-drive pin).</description>
					<bitRange>[9:9]</bitRange>
					<enumeratedValues>
					<name>ENUM</name>
						<enumeratedValue>
							<name>LOW_MODE_CURRENT_SEL</name>
							<description>Low mode current selected.</description>
							<value>0</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>HIGH_MODE_CURRENT_SE</name>
							<description>High mode current selected.</description>
							<value>1</value>
						</enumeratedValue>
					</enumeratedValues>
				</field>
				<field>
					<name>OD</name>
					<description>Open-drain mode.</description>
					<bitRange>[10:10]</bitRange>
					<enumeratedValues>
					<name>ENUM</name>
						<enumeratedValue>
							<name>OPEN_DRAIN_MODE_DISA</name>
							<description>Open-drain mode disabled.</description>
							<value>0</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>OPEN_DRAIN_MODE_ENAB</name>
							<description>Open-drain mode enabled.</description>
							<value>1</value>
						</enumeratedValue>
					</enumeratedValues>
				</field>
				<field>
					<name>S_MODE</name>
					<description>Sample mode</description>
					<bitRange>[12:11]</bitRange>
					<enumeratedValues>
					<name>ENUM</name>
						<enumeratedValue>
							<name>BYPASS_INPUT_FILTER_</name>
							<description>Bypass input filter.</description>
							<value>0x0</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>ONEFILTERCLOCK</name>
							<description>Input pulses shorter than one filter clock are rejected.</description>
							<value>0x1</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>TWOFILTERCLOCKS</name>
							<description>Input pulses shorter than two filter clocks are rejected.</description>
							<value>0x2</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>THREEFILTERCLOCKS</name>
							<description>Input pulses shorter than three filter clocks are rejected.</description>
							<value>0x3</value>
						</enumeratedValue>
					</enumeratedValues>
				</field>
				<field>
					<name>CLK_DIV</name>
					<description>Select peripheral clock divider for input filter sampling clock.</description>
					<bitRange>[15:13]</bitRange>
					<enumeratedValues>
					<name>ENUM</name>
						<enumeratedValue>
							<name>IOCONFIGCLKDIV0_</name>
							<description>IOCONFIGCLKDIV0.</description>
							<value>0x0</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>IOCONFIGCLKDIV1_</name>
							<description>IOCONFIGCLKDIV1.</description>
							<value>0x1</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>IOCONFIGCLKDIV2_</name>
							<description>IOCONFIGCLKDIV2.</description>
							<value>0x2</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>IOCONFIGCLKDIV3_</name>
							<description>IOCONFIGCLKDIV3.</description>
							<value>0x3</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>IOCONFIGCLKDIV4_</name>
							<description>IOCONFIGCLKDIV4.</description>
							<value>0x4</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>IOCONFIGCLKDIV5_</name>
							<description>IOCONFIGCLKDIV5.</description>
							<value>0x5</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>IOCONFIGCLKDIV6_</name>
							<description>IOCONFIGCLKDIV6.</description>
							<value>0x6</value>
						</enumeratedValue>
					</enumeratedValues>
				</field>
				<field>
					<name>RESERVED</name>
					<description>Reserved.</description>
					<bitRange>[31:16]</bitRange>
					
				</field>
			</fields>
		</register>
		<register>
			<name>PIO2_12</name>
			<description>Configures pin PIO2_12/RXD1.</description>
			<addressOffset>0x02C</addressOffset>
			<access>read-write</access>
			<resetValue>0x00000090</resetValue>
			<resetMask>0xFFFFFFFF</resetMask>
			<fields>
				<field>
					<name>FUNC</name>
					<description>Selects pin function.</description>
					<bitRange>[2:0]</bitRange>
					<enumeratedValues>
					<name>ENUM</name>
						<enumeratedValue>
							<name>SELECTS_FUNCTION_PIO</name>
							<description>Selects function PIO2_12.</description>
							<value>0x0</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>RESERVED_DO_NOT_USE</name>
							<description>Reserved. Do not use.</description>
							<value>0x1</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>RESERVED_</name>
							<description>Reserved.</description>
							<value>0x2</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>SELECTS_FUNCTION_RXD</name>
							<description>Selects function RXD1.</description>
							<value>0x3</value>
						</enumeratedValue>
					</enumeratedValues>
				</field>
				<field>
					<name>RESERVED</name>
					<description>Reserved</description>
					<bitRange>[3:3]</bitRange>
					
				</field>
				<field>
					<name>MODE</name>
					<description>Selects function mode (on-chip pull-up resistor control).</description>
					<bitRange>[4:4]</bitRange>
					<enumeratedValues>
					<name>ENUM</name>
						<enumeratedValue>
							<name>INACTIVE_PULL_UP_RE</name>
							<description>Inactive (pull-up resistor not enabled).</description>
							<value>0</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>PULL_UP_RESISTOR_ENA</name>
							<description>Pull-up resistor enabled.</description>
							<value>1</value>
						</enumeratedValue>
					</enumeratedValues>
				</field>
				<field>
					<name>RESERVED</name>
					<description>Reserved.</description>
					<bitRange>[5:5]</bitRange>
					
				</field>
				<field>
					<name>INV</name>
					<description>Invert input</description>
					<bitRange>[6:6]</bitRange>
					<enumeratedValues>
					<name>ENUM</name>
						<enumeratedValue>
							<name>INPUT_NOT_INVERTED_</name>
							<description>Input not inverted.</description>
							<value>0</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>INPUT_INVERTED_</name>
							<description>Input inverted.</description>
							<value>1</value>
						</enumeratedValue>
					</enumeratedValues>
				</field>
				<field>
					<name>RESERVED</name>
					<description>Reserved</description>
					<bitRange>[7:7]</bitRange>
					
				</field>
				<field>
					<name>RESERVED</name>
					<description>Reserved.</description>
					<bitRange>[8:8]</bitRange>
					
				</field>
				<field>
					<name>DRV</name>
					<description>Drive current mode (Normal-drive pin).</description>
					<bitRange>[9:9]</bitRange>
					<enumeratedValues>
					<name>ENUM</name>
						<enumeratedValue>
							<name>LOW_MODE_CURRENT_SEL</name>
							<description>Low mode current selected.</description>
							<value>0</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>HIGH_MODE_CURRENT_SE</name>
							<description>High mode current selected.</description>
							<value>1</value>
						</enumeratedValue>
					</enumeratedValues>
				</field>
				<field>
					<name>OD</name>
					<description>Open-drain mode.</description>
					<bitRange>[10:10]</bitRange>
					<enumeratedValues>
					<name>ENUM</name>
						<enumeratedValue>
							<name>OPEN_DRAIN_MODE_DISA</name>
							<description>Open-drain mode disabled.</description>
							<value>0</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>OPEN_DRAIN_MODE_ENAB</name>
							<description>Open-drain mode enabled.</description>
							<value>1</value>
						</enumeratedValue>
					</enumeratedValues>
				</field>
				<field>
					<name>S_MODE</name>
					<description>Sample mode</description>
					<bitRange>[12:11]</bitRange>
					<enumeratedValues>
					<name>ENUM</name>
						<enumeratedValue>
							<name>BYPASS_INPUT_FILTER_</name>
							<description>Bypass input filter.</description>
							<value>0x0</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>ONEFILTERCLOCK</name>
							<description>Input pulses shorter than one filter clock are rejected.</description>
							<value>0x1</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>TWOFILTERCLOCKS</name>
							<description>Input pulses shorter than two filter clocks are rejected.</description>
							<value>0x2</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>THREEFILTERCLOCKS</name>
							<description>Input pulses shorter than three filter clocks are rejected.</description>
							<value>0x3</value>
						</enumeratedValue>
					</enumeratedValues>
				</field>
				<field>
					<name>CLK_DIV</name>
					<description>Select peripheral clock divider for input filter sampling clock.</description>
					<bitRange>[15:13]</bitRange>
					<enumeratedValues>
					<name>ENUM</name>
						<enumeratedValue>
							<name>IOCONFIGCLKDIV0_</name>
							<description>IOCONFIGCLKDIV0.</description>
							<value>0x0</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>IOCONFIGCLKDIV1_</name>
							<description>IOCONFIGCLKDIV1.</description>
							<value>0x1</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>IOCONFIGCLKDIV2_</name>
							<description>IOCONFIGCLKDIV2.</description>
							<value>0x2</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>IOCONFIGCLKDIV3_</name>
							<description>IOCONFIGCLKDIV3.</description>
							<value>0x3</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>IOCONFIGCLKDIV4_</name>
							<description>IOCONFIGCLKDIV4.</description>
							<value>0x4</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>IOCONFIGCLKDIV5_</name>
							<description>IOCONFIGCLKDIV5.</description>
							<value>0x5</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>IOCONFIGCLKDIV6_</name>
							<description>IOCONFIGCLKDIV6.</description>
							<value>0x6</value>
						</enumeratedValue>
					</enumeratedValues>
				</field>
				<field>
					<name>RESERVED</name>
					<description>Reserved.</description>
					<bitRange>[31:16]</bitRange>
					
				</field>
			</fields>
		</register>
		<register>
			<name>PIO2_13</name>
			<description>Configures pin PIO2_13/TXD1.</description>
			<addressOffset>0x030</addressOffset>
			<access>read-write</access>
			<resetValue>0x00000090</resetValue>
			<resetMask>0xFFFFFFFF</resetMask>
			<fields>
				<field>
					<name>FUNC</name>
					<description>Selects pin function.</description>
					<bitRange>[2:0]</bitRange>
					<enumeratedValues>
					<name>ENUM</name>
						<enumeratedValue>
							<name>SELECTS_FUNCTION_PIO</name>
							<description>Selects function PIO2_13.</description>
							<value>0x0</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>RESERVED_DO_NOT_USE</name>
							<description>Reserved. Do not use.</description>
							<value>0x1</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>RESERVED_</name>
							<description>Reserved.</description>
							<value>0x2</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>TXD1</name>
							<description>Select function TXD1.</description>
							<value>0x3</value>
						</enumeratedValue>
					</enumeratedValues>
				</field>
				<field>
					<name>RESERVED</name>
					<description>Reserved</description>
					<bitRange>[3:3]</bitRange>
					
				</field>
				<field>
					<name>MODE</name>
					<description>Selects function mode (on-chip pull-up resistor control).</description>
					<bitRange>[4:4]</bitRange>
					<enumeratedValues>
					<name>ENUM</name>
						<enumeratedValue>
							<name>INACTIVE_PULL_UP_RE</name>
							<description>Inactive (pull-up resistor not enabled).</description>
							<value>0</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>PULL_UP_RESISTOR_ENA</name>
							<description>Pull-up resistor enabled.</description>
							<value>1</value>
						</enumeratedValue>
					</enumeratedValues>
				</field>
				<field>
					<name>RESERVED</name>
					<description>Reserved.</description>
					<bitRange>[5:5]</bitRange>
					
				</field>
				<field>
					<name>INV</name>
					<description>Invert input</description>
					<bitRange>[6:6]</bitRange>
					<enumeratedValues>
					<name>ENUM</name>
						<enumeratedValue>
							<name>INPUT_NOT_INVERTED_</name>
							<description>Input not inverted.</description>
							<value>0</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>INPUT_INVERTED_</name>
							<description>Input inverted.</description>
							<value>1</value>
						</enumeratedValue>
					</enumeratedValues>
				</field>
				<field>
					<name>RESERVED</name>
					<description>Reserved.</description>
					<bitRange>[7:7]</bitRange>
					
				</field>
				<field>
					<name>RESERVED</name>
					<description>Reserved.</description>
					<bitRange>[8:8]</bitRange>
					
				</field>
				<field>
					<name>DRV</name>
					<description>Drive current mode (Normal-drive pin).</description>
					<bitRange>[9:9]</bitRange>
					<enumeratedValues>
					<name>ENUM</name>
						<enumeratedValue>
							<name>LOW_MODE_CURRENT_SEL</name>
							<description>Low mode current selected.</description>
							<value>0</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>HIGH_MODE_CURRENT_SE</name>
							<description>High mode current selected.</description>
							<value>1</value>
						</enumeratedValue>
					</enumeratedValues>
				</field>
				<field>
					<name>OD</name>
					<description>Open-drain mode.</description>
					<bitRange>[10:10]</bitRange>
					<enumeratedValues>
					<name>ENUM</name>
						<enumeratedValue>
							<name>OPEN_DRAIN_MODE_DISA</name>
							<description>Open-drain mode disabled.</description>
							<value>0</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>OPEN_DRAIN_MODE_ENAB</name>
							<description>Open-drain mode enabled.</description>
							<value>1</value>
						</enumeratedValue>
					</enumeratedValues>
				</field>
				<field>
					<name>S_MODE</name>
					<description>Sample mode</description>
					<bitRange>[12:11]</bitRange>
					<enumeratedValues>
					<name>ENUM</name>
						<enumeratedValue>
							<name>BYPASS_INPUT_FILTER_</name>
							<description>Bypass input filter.</description>
							<value>0x0</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>ONEFILTERCLOCK</name>
							<description>Input pulses shorter than one filter clock are rejected.</description>
							<value>0x1</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>TWOFILTERCLOCKS</name>
							<description>Input pulses shorter than two filter clocks are rejected.</description>
							<value>0x2</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>THREEFILTERCLOCKS</name>
							<description>Input pulses shorter than three filter clocks are rejected.</description>
							<value>0x3</value>
						</enumeratedValue>
					</enumeratedValues>
				</field>
				<field>
					<name>CLK_DIV</name>
					<description>Select peripheral clock divider for input filter sampling clock.</description>
					<bitRange>[15:13]</bitRange>
					<enumeratedValues>
					<name>ENUM</name>
						<enumeratedValue>
							<name>IOCONFIGCLKDIV0_</name>
							<description>IOCONFIGCLKDIV0.</description>
							<value>0x0</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>IOCONFIGCLKDIV1_</name>
							<description>IOCONFIGCLKDIV1.</description>
							<value>0x1</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>IOCONFIGCLKDIV2_</name>
							<description>IOCONFIGCLKDIV2.</description>
							<value>0x2</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>IOCONFIGCLKDIV3_</name>
							<description>IOCONFIGCLKDIV3.</description>
							<value>0x3</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>IOCONFIGCLKDIV4_</name>
							<description>IOCONFIGCLKDIV4.</description>
							<value>0x4</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>IOCONFIGCLKDIV5_</name>
							<description>IOCONFIGCLKDIV5.</description>
							<value>0x5</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>IOCONFIGCLKDIV6_</name>
							<description>IOCONFIGCLKDIV6.</description>
							<value>0x6</value>
						</enumeratedValue>
					</enumeratedValues>
				</field>
				<field>
					<name>RESERVED</name>
					<description>Reserved.</description>
					<bitRange>[31:16]</bitRange>
					
				</field>
			</fields>
		</register>
		<register>
			<name>PIO2_14</name>
			<description>Configures pin PIO2_14.</description>
			<addressOffset>0x034</addressOffset>
			<access>read-write</access>
			<resetValue>0x00000090</resetValue>
			<resetMask>0xFFFFFFFF</resetMask>
			<fields>
				<field>
					<name>FUNC</name>
					<description>Selects pin function.</description>
					<bitRange>[2:0]</bitRange>
					<enumeratedValues>
					<name>ENUM</name>
						<enumeratedValue>
							<name>SELECTS_FUNCTION_PIO</name>
							<description>Selects function PIO2_14.</description>
							<value>0x0</value>
						</enumeratedValue>
					</enumeratedValues>
				</field>
				<field>
					<name>RESERVED</name>
					<description>Reserved</description>
					<bitRange>[3:3]</bitRange>
					
				</field>
				<field>
					<name>MODE</name>
					<description>Selects function mode (on-chip pull-up resistor control).</description>
					<bitRange>[4:4]</bitRange>
					<enumeratedValues>
					<name>ENUM</name>
						<enumeratedValue>
							<name>INACTIVE_PULL_UP_RE</name>
							<description>Inactive (pull-up resistor not enabled).</description>
							<value>0</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>PULL_UP_RESISTOR_ENA</name>
							<description>Pull-up resistor enabled.</description>
							<value>1</value>
						</enumeratedValue>
					</enumeratedValues>
				</field>
				<field>
					<name>RESERVED</name>
					<description>Reserved.</description>
					<bitRange>[5:5]</bitRange>
					
				</field>
				<field>
					<name>INV</name>
					<description>Invert input</description>
					<bitRange>[6:6]</bitRange>
					<enumeratedValues>
					<name>ENUM</name>
						<enumeratedValue>
							<name>INPUT_NOT_INVERTED_</name>
							<description>Input not inverted.</description>
							<value>0</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>INPUT_INVERTED_</name>
							<description>Input inverted.</description>
							<value>1</value>
						</enumeratedValue>
					</enumeratedValues>
				</field>
				<field>
					<name>RESERVED</name>
					<description>Reserved.</description>
					<bitRange>[7:7]</bitRange>
					
				</field>
				<field>
					<name>RESERVED</name>
					<description>Reserved.</description>
					<bitRange>[8:8]</bitRange>
					
				</field>
				<field>
					<name>DRV</name>
					<description>Drive current mode (Normal-drive pin).</description>
					<bitRange>[9:9]</bitRange>
					<enumeratedValues>
					<name>ENUM</name>
						<enumeratedValue>
							<name>LOW_MODE_CURRENT_SEL</name>
							<description>Low mode current selected.</description>
							<value>0</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>HIGH_MODE_CURRENT_SE</name>
							<description>High mode current selected.</description>
							<value>1</value>
						</enumeratedValue>
					</enumeratedValues>
				</field>
				<field>
					<name>OD</name>
					<description>Open-drain mode.</description>
					<bitRange>[10:10]</bitRange>
					<enumeratedValues>
					<name>ENUM</name>
						<enumeratedValue>
							<name>OPEN_DRAIN_MODE_DISA</name>
							<description>Open-drain mode disabled.</description>
							<value>0</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>OPEN_DRAIN_MODE_ENAB</name>
							<description>Open-drain mode enabled.</description>
							<value>1</value>
						</enumeratedValue>
					</enumeratedValues>
				</field>
				<field>
					<name>S_MODE</name>
					<description>Sample mode</description>
					<bitRange>[12:11]</bitRange>
					<enumeratedValues>
					<name>ENUM</name>
						<enumeratedValue>
							<name>BYPASS_INPUT_FILTER_</name>
							<description>Bypass input filter.</description>
							<value>0x0</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>ONEFILTERCLOCK</name>
							<description>Input pulses shorter than one filter clock are rejected.</description>
							<value>0x1</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>TWOFILTERCLOCKS</name>
							<description>Input pulses shorter than two filter clocks are rejected.</description>
							<value>0x2</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>THREEFILTERCLOCKS</name>
							<description>Input pulses shorter than three filter clocks are rejected.</description>
							<value>0x3</value>
						</enumeratedValue>
					</enumeratedValues>
				</field>
				<field>
					<name>CLK_DIV</name>
					<description>Select peripheral clock divider for input filter sampling clock.</description>
					<bitRange>[15:13]</bitRange>
					<enumeratedValues>
					<name>ENUM</name>
						<enumeratedValue>
							<name>IOCONFIGCLKDIV0_</name>
							<description>IOCONFIGCLKDIV0.</description>
							<value>0x0</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>IOCONFIGCLKDIV1_</name>
							<description>IOCONFIGCLKDIV1.</description>
							<value>0x1</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>IOCONFIGCLKDIV2_</name>
							<description>IOCONFIGCLKDIV2.</description>
							<value>0x2</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>IOCONFIGCLKDIV3_</name>
							<description>IOCONFIGCLKDIV3.</description>
							<value>0x3</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>IOCONFIGCLKDIV4_</name>
							<description>IOCONFIGCLKDIV4.</description>
							<value>0x4</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>IOCONFIGCLKDIV5_</name>
							<description>IOCONFIGCLKDIV5.</description>
							<value>0x5</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>IOCONFIGCLKDIV6_</name>
							<description>IOCONFIGCLKDIV6.</description>
							<value>0x6</value>
						</enumeratedValue>
					</enumeratedValues>
				</field>
				<field>
					<name>RESERVED</name>
					<description>Reserved.</description>
					<bitRange>[31:16]</bitRange>
					
				</field>
			</fields>
		</register>
		<register>
			<name>PIO2_15</name>
			<description>Configures pin PIO2_15.</description>
			<addressOffset>0x038</addressOffset>
			<access>read-write</access>
			<resetValue>0x00000090</resetValue>
			<resetMask>0xFFFFFFFF</resetMask>
			<fields>
				<field>
					<name>FUNC</name>
					<description>Selects pin function.</description>
					<bitRange>[2:0]</bitRange>
					<enumeratedValues>
					<name>ENUM</name>
						<enumeratedValue>
							<name>SELECTS_FUNCTION_PIO</name>
							<description>Selects function PIO2_15.</description>
							<value>0x0</value>
						</enumeratedValue>
					</enumeratedValues>
				</field>
				<field>
					<name>RESERVED</name>
					<description>Reserved</description>
					<bitRange>[3:3]</bitRange>
					
				</field>
				<field>
					<name>MODE</name>
					<description>Selects function mode (on-chip pull-up resistor control).</description>
					<bitRange>[4:4]</bitRange>
					<enumeratedValues>
					<name>ENUM</name>
						<enumeratedValue>
							<name>INACTIVE_PULL_UP_RE</name>
							<description>Inactive (pull-up resistor not enabled).</description>
							<value>0</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>PULL_UP_RESISTOR_ENA</name>
							<description>Pull-up resistor enabled.</description>
							<value>1</value>
						</enumeratedValue>
					</enumeratedValues>
				</field>
				<field>
					<name>RESERVED</name>
					<description>Reserved.</description>
					<bitRange>[5:5]</bitRange>
					
				</field>
				<field>
					<name>INV</name>
					<description>Invert input</description>
					<bitRange>[6:6]</bitRange>
					<enumeratedValues>
					<name>ENUM</name>
						<enumeratedValue>
							<name>INPUT_NOT_INVERTED_</name>
							<description>Input not inverted.</description>
							<value>0</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>INPUT_INVERTED_</name>
							<description>Input inverted.</description>
							<value>1</value>
						</enumeratedValue>
					</enumeratedValues>
				</field>
				<field>
					<name>RESERVED</name>
					<description>Reserved.</description>
					<bitRange>[7:7]</bitRange>
					
				</field>
				<field>
					<name>RESERVED</name>
					<description>Reserved.</description>
					<bitRange>[8:8]</bitRange>
					
				</field>
				<field>
					<name>DRV</name>
					<description>Drive current mode (Normal-drive pin).</description>
					<bitRange>[9:9]</bitRange>
					<enumeratedValues>
					<name>ENUM</name>
						<enumeratedValue>
							<name>LOW_MODE_CURRENT_SEL</name>
							<description>Low mode current selected.</description>
							<value>0</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>HIGH_MODE_CURRENT_SE</name>
							<description>High mode current selected.</description>
							<value>1</value>
						</enumeratedValue>
					</enumeratedValues>
				</field>
				<field>
					<name>OD</name>
					<description>Open-drain mode.</description>
					<bitRange>[10:10]</bitRange>
					<enumeratedValues>
					<name>ENUM</name>
						<enumeratedValue>
							<name>OPEN_DRAIN_MODE_DISA</name>
							<description>Open-drain mode disabled.</description>
							<value>0</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>OPEN_DRAIN_MODE_ENAB</name>
							<description>Open-drain mode enabled.</description>
							<value>1</value>
						</enumeratedValue>
					</enumeratedValues>
				</field>
				<field>
					<name>S_MODE</name>
					<description>Sample mode</description>
					<bitRange>[12:11]</bitRange>
					<enumeratedValues>
					<name>ENUM</name>
						<enumeratedValue>
							<name>BYPASS_INPUT_FILTER_</name>
							<description>Bypass input filter.</description>
							<value>0x0</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>ONEFILTERCLOCK</name>
							<description>Input pulses shorter than one filter clock are rejected.</description>
							<value>0x1</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>TWOFILTERCLOCKS</name>
							<description>Input pulses shorter than two filter clocks are rejected.</description>
							<value>0x2</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>THREEFILTERCLOCKS</name>
							<description>Input pulses shorter than three filter clocks are rejected.</description>
							<value>0x3</value>
						</enumeratedValue>
					</enumeratedValues>
				</field>
				<field>
					<name>CLK_DIV</name>
					<description>Select peripheral clock divider for input filter sampling clock.</description>
					<bitRange>[15:13]</bitRange>
					<enumeratedValues>
					<name>ENUM</name>
						<enumeratedValue>
							<name>IOCONFIGCLKDIV0_</name>
							<description>IOCONFIGCLKDIV0.</description>
							<value>0x0</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>IOCONFIGCLKDIV1_</name>
							<description>IOCONFIGCLKDIV1.</description>
							<value>0x1</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>IOCONFIGCLKDIV2_</name>
							<description>IOCONFIGCLKDIV2.</description>
							<value>0x2</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>IOCONFIGCLKDIV3_</name>
							<description>IOCONFIGCLKDIV3.</description>
							<value>0x3</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>IOCONFIGCLKDIV4_</name>
							<description>IOCONFIGCLKDIV4.</description>
							<value>0x4</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>IOCONFIGCLKDIV5_</name>
							<description>IOCONFIGCLKDIV5.</description>
							<value>0x5</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>IOCONFIGCLKDIV6_</name>
							<description>IOCONFIGCLKDIV6.</description>
							<value>0x6</value>
						</enumeratedValue>
					</enumeratedValues>
				</field>
				<field>
					<name>RESERVED</name>
					<description>Reserved.</description>
					<bitRange>[31:16]</bitRange>
					
				</field>
			</fields>
		</register>
		<register>
			<name>PIO0_28</name>
			<description>Configures pin PIO0_28/ACMP1_O/CT16B0_0.</description>
			<addressOffset>0x03C</addressOffset>
			<access>read-write</access>
			<resetValue>0x00000090</resetValue>
			<resetMask>0xFFFFFFFF</resetMask>
			<fields>
				<field>
					<name>FUNC</name>
					<description>Selects pin function.</description>
					<bitRange>[2:0]</bitRange>
					<enumeratedValues>
					<name>ENUM</name>
						<enumeratedValue>
							<name>SELECTS_FUNCTION_PIO</name>
							<description>Selects function PIO0_28.</description>
							<value>0x0</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>RESERVED_DO_NOT_USE</name>
							<description>Reserved. Do not use.</description>
							<value>0x1</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>ACMP</name>
							<description>Select function ACMP1_O.</description>
							<value>0x2</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>CT16</name>
							<description>Select function CT16B0_CAP0.</description>
							<value>0x3</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>CT16</name>
							<description>Select function CT16B0_MAT0.</description>
							<value>0x4</value>
						</enumeratedValue>
					</enumeratedValues>
				</field>
				<field>
					<name>RESERVED</name>
					<description>Reserved</description>
					<bitRange>[3:3]</bitRange>
										
					
				</field>
				<field>
					<name>MODE</name>
					<description>Selects function mode (on-chip pull-up resistor control).</description>
					<bitRange>[4:4]</bitRange>
										
					<enumeratedValues>
					<name>ENUM</name>
										
						<enumeratedValue>
							<name>INACTIVE_PULL_UP_RE</name>
							<description>Inactive (pull-up resistor not enabled).</description>
							<value>0</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>PULL_UP_RESISTOR_ENA</name>
							<description>Pull-up resistor enabled.</description>
							<value>1</value>
						</enumeratedValue>
					</enumeratedValues>
				</field>
				<field>
					<name>RESERVED</name>
					<description>Reserved.</description>
					<bitRange>[5:5]</bitRange>
										
					
				</field>
				<field>
					<name>INV</name>
					<description>Invert input</description>
					<bitRange>[6:6]</bitRange>
										
					<enumeratedValues>
					<name>ENUM</name>
										
						<enumeratedValue>
							<name>INPUT_NOT_INVERTED_</name>
							<description>Input not inverted.</description>
							<value>0</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>INPUT_INVERTED_</name>
							<description>Input inverted.</description>
							<value>1</value>
						</enumeratedValue>
					</enumeratedValues>
				</field>
				<field>
					<name>RESERVED</name>
					<description>Reserved.</description>
					<bitRange>[7:7]</bitRange>
										
					
				</field>
				<field>
					<name>RESERVED</name>
					<description>Reserved.</description>
					<bitRange>[8:8]</bitRange>
										
					
				</field>
				<field>
					<name>DRV</name>
					<description>Drive current mode (High-drive pin).</description>
					<bitRange>[9:9]</bitRange>
										
					<enumeratedValues>
					<name>ENUM</name>
										
						<enumeratedValue>
							<name>LOW_MODE_CURRENT_SEL</name>
							<description>Low mode current selected.</description>
							<value>0</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>HIGH_MODE_CURRENT_SE</name>
							<description>High mode current selected.</description>
							<value>1</value>
						</enumeratedValue>
					</enumeratedValues>
				</field>
				<field>
					<name>OD</name>
					<description>Open-drain mode.</description>
					<bitRange>[10:10]</bitRange>
										
					<enumeratedValues>
					<name>ENUM</name>
										
						<enumeratedValue>
							<name>OPEN_DRAIN_MODE_DISA</name>
							<description>Open-drain mode disabled.</description>
							<value>0</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>OPEN_DRAIN_MODE_ENAB</name>
							<description>Open-drain mode enabled.</description>
							<value>1</value>
						</enumeratedValue>
					</enumeratedValues>
				</field>
				<field>
					<name>S_MODE</name>
					<description>Sample mode</description>
					<bitRange>[12:11]</bitRange>
										
					<enumeratedValues>
					<name>ENUM</name>
										
						<enumeratedValue>
							<name>BYPASS_INPUT_FILTER_</name>
							<description>Bypass input filter.</description>
							<value>0x0</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>ONEFILTERCLOCK</name>
							<description>Input pulses shorter than one filter clock are rejected.</description>
							<value>0x1</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>TWOFILTERCLOCKS</name>
							<description>Input pulses shorter than two filter clocks are rejected.</description>
							<value>0x2</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>THREEFILTERCLOCKS</name>
							<description>Input pulses shorter than three filter clocks are rejected.</description>
							<value>0x3</value>
						</enumeratedValue>
					</enumeratedValues>
				</field>
				<field>
					<name>CLK_DIV</name>
					<description>Select peripheral clock divider for input filter sampling clock.</description>
					<bitRange>[15:13]</bitRange>
										
					<enumeratedValues>
					<name>ENUM</name>
										
						<enumeratedValue>
							<name>IOCONFIGCLKDIV0_</name>
							<description>IOCONFIGCLKDIV0.</description>
							<value>0x0</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>IOCONFIGCLKDIV1_</name>
							<description>IOCONFIGCLKDIV1.</description>
							<value>0x1</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>IOCONFIGCLKDIV2_</name>
							<description>IOCONFIGCLKDIV2.</description>
							<value>0x2</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>IOCONFIGCLKDIV3_</name>
							<description>IOCONFIGCLKDIV3.</description>
							<value>0x3</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>IOCONFIGCLKDIV4_</name>
							<description>IOCONFIGCLKDIV4.</description>
							<value>0x4</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>IOCONFIGCLKDIV5_</name>
							<description>IOCONFIGCLKDIV5.</description>
							<value>0x5</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>IOCONFIGCLKDIV6_</name>
							<description>IOCONFIGCLKDIV6.</description>
							<value>0x6</value>
						</enumeratedValue>
					</enumeratedValues>
				</field>
				<field>
					<name>RESERVED</name>
					<description>Reserved.</description>
					<bitRange>[31:16]</bitRange>
										
					
				</field>
			</fields>
		</register>
		<register>
			<name>PIO0_29</name>
			<description>Configures pin PIO0_29/ROSC/CT16B0_1.</description>
			<addressOffset>0x040</addressOffset>
			<access>read-write</access>
			<resetValue>0x00000090</resetValue>
			<resetMask>0xFFFFFFFF</resetMask>
			<fields>
				<field>
					<name>FUNC</name>
					<description>Selects pin function.</description>
					<bitRange>[2:0]</bitRange>
										
					<enumeratedValues>
					<name>ENUM</name>
										
						<enumeratedValue>
							<name>SELECTS_FUNCTION_PIO</name>
							<description>Selects function PIO0_29.</description>
							<value>0x0</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>RESERVED_DO_NOT_USE</name>
							<description>Reserved. Do not use.</description>
							<value>0x1</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>ROSC</name>
							<description>Select function ROSC.</description>
							<value>0x2</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>CT16</name>
							<description>Select function CT16B0_CAP1.</description>
							<value>0x3</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>CT16</name>
							<description>Select function CT16B0_MAT1.</description>
							<value>0x4</value>
						</enumeratedValue>
					</enumeratedValues>
				</field>
				<field>
					<name>RESERVED</name>
					<description>Reserved</description>
					<bitRange>[3:3]</bitRange>
										
					
				</field>
				<field>
					<name>MODE</name>
					<description>Selects function mode (on-chip pull-up resistor control).</description>
					<bitRange>[4:4]</bitRange>
										
					<enumeratedValues>
					<name>ENUM</name>
										
						<enumeratedValue>
							<name>INACTIVE_PULL_UP_RE</name>
							<description>Inactive (pull-up resistor not enabled).</description>
							<value>0</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>PULL_UP_RESISTOR_ENA</name>
							<description>Pull-up resistor enabled.</description>
							<value>1</value>
						</enumeratedValue>
					</enumeratedValues>
				</field>
				<field>
					<name>RESERVED</name>
					<description>Reserved.</description>
					<bitRange>[5:5]</bitRange>
										
					
				</field>
				<field>
					<name>INV</name>
					<description>Invert input</description>
					<bitRange>[6:6]</bitRange>
										
					<enumeratedValues>
					<name>ENUM</name>
										
						<enumeratedValue>
							<name>INPUT_NOT_INVERTED_</name>
							<description>Input not inverted.</description>
							<value>0</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>INPUT_INVERTED_</name>
							<description>Input inverted.</description>
							<value>1</value>
						</enumeratedValue>
					</enumeratedValues>
				</field>
				<field>
					<name>RESERVED</name>
					<description>Reserved.</description>
					<bitRange>[7:7]</bitRange>
										
					
				</field>
				<field>
					<name>RESERVED</name>
					<description>Reserved.</description>
					<bitRange>[8:8]</bitRange>
										
					
				</field>
				<field>
					<name>DRV</name>
					<description>Drive current mode (High-drive pin).</description>
					<bitRange>[9:9]</bitRange>
										
					<enumeratedValues>
					<name>ENUM</name>
										
						<enumeratedValue>
							<name>LOW_MODE_CURRENT_SEL</name>
							<description>Low mode current selected.</description>
							<value>0</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>HIGH_MODE_CURRENT_SE</name>
							<description>High mode current selected.</description>
							<value>1</value>
						</enumeratedValue>
					</enumeratedValues>
				</field>
				<field>
					<name>OD</name>
					<description>Open-drain mode.</description>
					<bitRange>[10:10]</bitRange>
										
					<enumeratedValues>
					<name>ENUM</name>
										
						<enumeratedValue>
							<name>OPEN_DRAIN_MODE_DISA</name>
							<description>Open-drain mode disabled.</description>
							<value>0</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>OPEN_DRAIN_MODE_ENAB</name>
							<description>Open-drain mode enabled.</description>
							<value>1</value>
						</enumeratedValue>
					</enumeratedValues>
				</field>
				<field>
					<name>S_MODE</name>
					<description>Sample mode</description>
					<bitRange>[12:11]</bitRange>
										
					<enumeratedValues>
					<name>ENUM</name>
										
						<enumeratedValue>
							<name>BYPASS_INPUT_FILTER_</name>
							<description>Bypass input filter.</description>
							<value>0x0</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>ONEFILTERCLOCK</name>
							<description>Input pulses shorter than one filter clock are rejected.</description>
							<value>0x1</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>TWOFILTERCLOCKS</name>
							<description>Input pulses shorter than two filter clocks are rejected.</description>
							<value>0x2</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>THREEFILTERCLOCKS</name>
							<description>Input pulses shorter than three filter clocks are rejected.</description>
							<value>0x3</value>
						</enumeratedValue>
					</enumeratedValues>
				</field>
				<field>
					<name>CLK_DIV</name>
					<description>Select peripheral clock divider for input filter sampling clock.</description>
					<bitRange>[15:13]</bitRange>
										
					<enumeratedValues>
					<name>ENUM</name>
										
						<enumeratedValue>
							<name>IOCONFIGCLKDIV0_</name>
							<description>IOCONFIGCLKDIV0.</description>
							<value>0x0</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>IOCONFIGCLKDIV1_</name>
							<description>IOCONFIGCLKDIV1.</description>
							<value>0x1</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>IOCONFIGCLKDIV2_</name>
							<description>IOCONFIGCLKDIV2.</description>
							<value>0x2</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>IOCONFIGCLKDIV3_</name>
							<description>IOCONFIGCLKDIV3.</description>
							<value>0x3</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>IOCONFIGCLKDIV4_</name>
							<description>IOCONFIGCLKDIV4.</description>
							<value>0x4</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>IOCONFIGCLKDIV5_</name>
							<description>IOCONFIGCLKDIV5.</description>
							<value>0x5</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>IOCONFIGCLKDIV6_</name>
							<description>IOCONFIGCLKDIV6.</description>
							<value>0x6</value>
						</enumeratedValue>
					</enumeratedValues>
				</field>
				<field>
					<name>RESERVED</name>
					<description>Reserved.</description>
					<bitRange>[31:16]</bitRange>
										
					
				</field>
			</fields>
		</register>
		<register>
			<name>PIO0_0</name>
			<description>Configures pin PIO0_0/ RTS0.</description>
			<addressOffset>0x044</addressOffset>
			<access>read-write</access>
			<resetValue>0x00000090</resetValue>
			<resetMask>0xFFFFFFFF</resetMask>
			<fields>
				<field>
					<name>FUNC</name>
					<description>Selects pin function.</description>
					<bitRange>[2:0]</bitRange>
										
					<enumeratedValues>
					<name>ENUM</name>
										
						<enumeratedValue>
							<name>SELECTS_FUNCTION_PIO</name>
							<description>Selects function PIO0_0.</description>
							<value>0x0</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>RESERVED_DO_NOT_USE</name>
							<description>Reserved. Do not use.</description>
							<value>0x1</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>RTS0</name>
							<description>Select function RTS0.</description>
							<value>0x2</value>
						</enumeratedValue>
					</enumeratedValues>
				</field>
				<field>
					<name>RESERVED</name>
					<description>Reserved</description>
					<bitRange>[3:3]</bitRange>
										
					
				</field>
				<field>
					<name>MODE</name>
					<description>Selects function mode (on-chip pull-up resistor control).</description>
					<bitRange>[4:4]</bitRange>
										
					<enumeratedValues>
					<name>ENUM</name>
										
						<enumeratedValue>
							<name>INACTIVE_PULL_UP_RE</name>
							<description>Inactive (pull-up resistor not enabled).</description>
							<value>0</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>PULL_UP_RESISTOR_ENA</name>
							<description>Pull-up resistor enabled.</description>
							<value>1</value>
						</enumeratedValue>
					</enumeratedValues>
				</field>
				<field>
					<name>RESERVED</name>
					<description>Reserved.</description>
					<bitRange>[5:5]</bitRange>
										
					
				</field>
				<field>
					<name>INV</name>
					<description>Invert input</description>
					<bitRange>[6:6]</bitRange>
										
					<enumeratedValues>
					<name>ENUM</name>
										
						<enumeratedValue>
							<name>INPUT_NOT_INVERTED_</name>
							<description>Input not inverted.</description>
							<value>0</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>INPUT_INVERTED_</name>
							<description>Input inverted.</description>
							<value>1</value>
						</enumeratedValue>
					</enumeratedValues>
				</field>
				<field>
					<name>RESERVED</name>
					<description>Reserved.</description>
					<bitRange>[7:7]</bitRange>
										
					
				</field>
				<field>
					<name>RESERVED</name>
					<description>Reserved.</description>
					<bitRange>[8:8]</bitRange>
										
					
				</field>
				<field>
					<name>DRV</name>
					<description>Drive current mode (Normal-drive pin).</description>
					<bitRange>[9:9]</bitRange>
										
					<enumeratedValues>
					<name>ENUM</name>
										
						<enumeratedValue>
							<name>LOW_MODE_CURRENT_SEL</name>
							<description>Low mode current selected.</description>
							<value>0</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>HIGH_MODE_CURRENT_SE</name>
							<description>High mode current selected.</description>
							<value>1</value>
						</enumeratedValue>
					</enumeratedValues>
				</field>
				<field>
					<name>OD</name>
					<description>Open-drain mode.</description>
					<bitRange>[10:10]</bitRange>
										
					<enumeratedValues>
					<name>ENUM</name>
										
						<enumeratedValue>
							<name>OPEN_DRAIN_MODE_DISA</name>
							<description>Open-drain mode disabled.</description>
							<value>0</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>OPEN_DRAIN_MODE_ENAB</name>
							<description>Open-drain mode enabled.</description>
							<value>1</value>
						</enumeratedValue>
					</enumeratedValues>
				</field>
				<field>
					<name>S_MODE</name>
					<description>Sample mode</description>
					<bitRange>[12:11]</bitRange>
										
					<enumeratedValues>
					<name>ENUM</name>
										
						<enumeratedValue>
							<name>BYPASS_INPUT_FILTER_</name>
							<description>Bypass input filter.</description>
							<value>0x0</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>ONEFILTERCLOCK</name>
							<description>Input pulses shorter than one filter clock are rejected.</description>
							<value>0x1</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>TWOFILTERCLOCKS</name>
							<description>Input pulses shorter than two filter clocks are rejected.</description>
							<value>0x2</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>THREEFILTERCLOCKS</name>
							<description>Input pulses shorter than three filter clocks are rejected.</description>
							<value>0x3</value>
						</enumeratedValue>
					</enumeratedValues>
				</field>
				<field>
					<name>CLK_DIV</name>
					<description>Select peripheral clock divider for input filter sampling clock.</description>
					<bitRange>[15:13]</bitRange>
										
					<enumeratedValues>
					<name>ENUM</name>
										
						<enumeratedValue>
							<name>IOCONFIGCLKDIV0_</name>
							<description>IOCONFIGCLKDIV0.</description>
							<value>0x0</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>IOCONFIGCLKDIV1_</name>
							<description>IOCONFIGCLKDIV1.</description>
							<value>0x1</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>IOCONFIGCLKDIV2_</name>
							<description>IOCONFIGCLKDIV2.</description>
							<value>0x2</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>IOCONFIGCLKDIV3_</name>
							<description>IOCONFIGCLKDIV3.</description>
							<value>0x3</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>IOCONFIGCLKDIV4_</name>
							<description>IOCONFIGCLKDIV4.</description>
							<value>0x4</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>IOCONFIGCLKDIV5_</name>
							<description>IOCONFIGCLKDIV5.</description>
							<value>0x5</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>IOCONFIGCLKDIV6_</name>
							<description>IOCONFIGCLKDIV6.</description>
							<value>0x6</value>
						</enumeratedValue>
					</enumeratedValues>
				</field>
				<field>
					<name>RESERVED</name>
					<description>Reserved.</description>
					<bitRange>[31:16]</bitRange>
										
					
				</field>
			</fields>
		</register>
		<register>
			<name>PIO0_1</name>
			<description>Configures pin PIO0_1CT32B0_0/RXD0.</description>
			<addressOffset>0x048</addressOffset>
			<access>read-write</access>
			<resetValue>0x00000090</resetValue>
			<resetMask>0xFFFFFFFF</resetMask>
			<fields>
				<field>
					<name>FUNC</name>
					<description>Selects pin function.</description>
					<bitRange>[2:0]</bitRange>
										
					<enumeratedValues>
					<name>ENUM</name>
										
						<enumeratedValue>
							<name>SELECTS_FUNCTION_PIO</name>
							<description>Selects function PIO0_1.</description>
							<value>0x0</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>RESERVED_DO_NOT_USE</name>
							<description>Reserved. Do not use.</description>
							<value>0x1</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>RXD0</name>
							<description>Select function RXD0.</description>
							<value>0x2</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>CT32</name>
							<description>Select function CT32B0_CAP0.</description>
							<value>0x3</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>CT32</name>
							<description>Select function CT32B0_MAT0.</description>
							<value>0x4</value>
						</enumeratedValue>
					</enumeratedValues>
				</field>
				<field>
					<name>RESERVED</name>
					<description>Reserved</description>
					<bitRange>[3:3]</bitRange>
										
					
				</field>
				<field>
					<name>MODE</name>
					<description>Selects function mode (on-chip pull-up resistor control).</description>
					<bitRange>[4:4]</bitRange>
										
					<enumeratedValues>
					<name>ENUM</name>
										
						<enumeratedValue>
							<name>INACTIVE_PULL_UP_RE</name>
							<description>Inactive (pull-up resistor not enabled).</description>
							<value>0</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>PULL_UP_RESISTOR_ENA</name>
							<description>Pull-up resistor enabled.</description>
							<value>1</value>
						</enumeratedValue>
					</enumeratedValues>
				</field>
				<field>
					<name>RESERVED</name>
					<description>Reserved.</description>
					<bitRange>[5:5]</bitRange>
										
					
				</field>
				<field>
					<name>INV</name>
					<description>Invert input</description>
					<bitRange>[6:6]</bitRange>
										
					<enumeratedValues>
					<name>ENUM</name>
										
						<enumeratedValue>
							<name>INPUT_NOT_INVERTED_</name>
							<description>Input not inverted.</description>
							<value>0</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>INPUT_INVERTED_</name>
							<description>Input inverted.</description>
							<value>1</value>
						</enumeratedValue>
					</enumeratedValues>
				</field>
				<field>
					<name>RESERVED</name>
					<description>Reserved.</description>
					<bitRange>[7:7]</bitRange>
										
					
				</field>
				<field>
					<name>RESERVED</name>
					<description>Reserved.</description>
					<bitRange>[8:8]</bitRange>
										
					
				</field>
				<field>
					<name>DRV</name>
					<description>Drive current mode (Normal-drive pin).</description>
					<bitRange>[9:9]</bitRange>
										
					<enumeratedValues>
					<name>ENUM</name>
										
						<enumeratedValue>
							<name>LOW_MODE_CURRENT_SEL</name>
							<description>Low mode current selected.</description>
							<value>0</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>HIGH_MODE_CURRENT_SE</name>
							<description>High mode current selected.</description>
							<value>1</value>
						</enumeratedValue>
					</enumeratedValues>
				</field>
				<field>
					<name>OD</name>
					<description>Open-drain mode.</description>
					<bitRange>[10:10]</bitRange>
										
					<enumeratedValues>
					<name>ENUM</name>
										
						<enumeratedValue>
							<name>OPEN_DRAIN_MODE_DISA</name>
							<description>Open-drain mode disabled.</description>
							<value>0</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>OPEN_DRAIN_MODE_ENAB</name>
							<description>Open-drain mode enabled.</description>
							<value>1</value>
						</enumeratedValue>
					</enumeratedValues>
				</field>
				<field>
					<name>S_MODE</name>
					<description>Sample mode</description>
					<bitRange>[12:11]</bitRange>
										
					<enumeratedValues>
					<name>ENUM</name>
										
						<enumeratedValue>
							<name>BYPASS_INPUT_FILTER_</name>
							<description>Bypass input filter.</description>
							<value>0x0</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>ONEFILTERCLOCK</name>
							<description>Input pulses shorter than one filter clock are rejected.</description>
							<value>0x1</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>TWOFILTERCLOCKS</name>
							<description>Input pulses shorter than two filter clocks are rejected.</description>
							<value>0x2</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>THREEFILTERCLOCKS</name>
							<description>Input pulses shorter than three filter clocks are rejected.</description>
							<value>0x3</value>
						</enumeratedValue>
					</enumeratedValues>
				</field>
				<field>
					<name>CLK_DIV</name>
					<description>Select peripheral clock divider for input filter sampling clock.</description>
					<bitRange>[15:13]</bitRange>
										
					<enumeratedValues>
					<name>ENUM</name>
										
						<enumeratedValue>
							<name>IOCONFIGCLKDIV0_</name>
							<description>IOCONFIGCLKDIV0.</description>
							<value>0x0</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>IOCONFIGCLKDIV1_</name>
							<description>IOCONFIGCLKDIV1.</description>
							<value>0x1</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>IOCONFIGCLKDIV2_</name>
							<description>IOCONFIGCLKDIV2.</description>
							<value>0x2</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>IOCONFIGCLKDIV3_</name>
							<description>IOCONFIGCLKDIV3.</description>
							<value>0x3</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>IOCONFIGCLKDIV4_</name>
							<description>IOCONFIGCLKDIV4.</description>
							<value>0x4</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>IOCONFIGCLKDIV5_</name>
							<description>IOCONFIGCLKDIV5.</description>
							<value>0x5</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>IOCONFIGCLKDIV6_</name>
							<description>IOCONFIGCLKDIV6.</description>
							<value>0x6</value>
						</enumeratedValue>
					</enumeratedValues>
				</field>
				<field>
					<name>RESERVED</name>
					<description>Reserved.</description>
					<bitRange>[31:16]</bitRange>
										
					
				</field>
			</fields>
		</register>
		<register>
			<name>PIO0_2</name>
			<description>Configures pin PIO0_2/TXD0/CT32B0_1.</description>
			<addressOffset>0x04C</addressOffset>
			<access>read-write</access>
			<resetValue>0x00000090</resetValue>
			<resetMask>0xFFFFFFFF</resetMask>
			<fields>
				<field>
					<name>FUNC</name>
					<description>Selects pin function.</description>
					<bitRange>[2:0]</bitRange>
										
					<enumeratedValues>
					<name>ENUM</name>
										
						<enumeratedValue>
							<name>SELECTS_FUNCTION_PIO</name>
							<description>Selects function PIO0_2.</description>
							<value>0x0</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>RESERVED_DO_NOT_USE</name>
							<description>Reserved. Do not use.</description>
							<value>0x1</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>TXD0</name>
							<description>Select function TXD0.</description>
							<value>0x2</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>CT32</name>
							<description>Select function CT32B0_CAP1.</description>
							<value>0x3</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>CT32</name>
							<description>Select function CT32B0_MAT1.</description>
							<value>0x4</value>
						</enumeratedValue>
					</enumeratedValues>
				</field>
				<field>
					<name>RESERVED</name>
					<description>Reserved</description>
					<bitRange>[3:3]</bitRange>
										
					
				</field>
				<field>
					<name>MODE</name>
					<description>Selects function mode (on-chip pull-up resistor control).</description>
					<bitRange>[4:4]</bitRange>
										
					<enumeratedValues>
					<name>ENUM</name>
										
						<enumeratedValue>
							<name>INACTIVE_PULL_UP_RE</name>
							<description>Inactive (pull-up resistor not enabled).</description>
							<value>0</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>PULL_UP_RESISTOR_ENA</name>
							<description>Pull-up resistor enabled.</description>
							<value>1</value>
						</enumeratedValue>
					</enumeratedValues>
				</field>
				<field>
					<name>RESERVED</name>
					<description>Reserved.</description>
					<bitRange>[5:5]</bitRange>
										
					
				</field>
				<field>
					<name>INV</name>
					<description>Invert input</description>
					<bitRange>[6:6]</bitRange>
										
					<enumeratedValues>
					<name>ENUM</name>
										
						<enumeratedValue>
							<name>INPUT_NOT_INVERTED_</name>
							<description>Input not inverted.</description>
							<value>0</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>INPUT_INVERTED_</name>
							<description>Input inverted.</description>
							<value>1</value>
						</enumeratedValue>
					</enumeratedValues>
				</field>
				<field>
					<name>RESERVED</name>
					<description>Reserved.</description>
					<bitRange>[7:7]</bitRange>
										
					
				</field>
				<field>
					<name>RESERVED</name>
					<description>Reserved.</description>
					<bitRange>[8:8]</bitRange>
										
					
				</field>
				<field>
					<name>DRV</name>
					<description>Drive current mode (Normal-drive pin).</description>
					<bitRange>[9:9]</bitRange>
										
					<enumeratedValues>
					<name>ENUM</name>
										
						<enumeratedValue>
							<name>LOW_MODE_CURRENT_SEL</name>
							<description>Low mode current selected.</description>
							<value>0</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>HIGH_MODE_CURRENT_SE</name>
							<description>High mode current selected.</description>
							<value>1</value>
						</enumeratedValue>
					</enumeratedValues>
				</field>
				<field>
					<name>OD</name>
					<description>Open-drain mode.</description>
					<bitRange>[10:10]</bitRange>
										
					<enumeratedValues>
					<name>ENUM</name>
										
						<enumeratedValue>
							<name>OPEN_DRAIN_MODE_DISA</name>
							<description>Open-drain mode disabled.</description>
							<value>0</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>OPEN_DRAIN_MODE_ENAB</name>
							<description>Open-drain mode enabled.</description>
							<value>1</value>
						</enumeratedValue>
					</enumeratedValues>
				</field>
				<field>
					<name>S_MODE</name>
					<description>Sample mode</description>
					<bitRange>[12:11]</bitRange>
										
					<enumeratedValues>
					<name>ENUM</name>
										
						<enumeratedValue>
							<name>BYPASS_INPUT_FILTER_</name>
							<description>Bypass input filter.</description>
							<value>0x0</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>ONEFILTERCLOCK</name>
							<description>Input pulses shorter than one filter clock are rejected.</description>
							<value>0x1</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>TWOFILTERCLOCKS</name>
							<description>Input pulses shorter than two filter clocks are rejected.</description>
							<value>0x2</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>THREEFILTERCLOCKS</name>
							<description>Input pulses shorter than three filter clocks are rejected.</description>
							<value>0x3</value>
						</enumeratedValue>
					</enumeratedValues>
				</field>
				<field>
					<name>CLK_DIV</name>
					<description>Select peripheral clock divider for input filter sampling clock.</description>
					<bitRange>[15:13]</bitRange>
										
					<enumeratedValues>
					<name>ENUM</name>
										
						<enumeratedValue>
							<name>IOCONFIGCLKDIV0_</name>
							<description>IOCONFIGCLKDIV0.</description>
							<value>0x0</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>IOCONFIGCLKDIV1_</name>
							<description>IOCONFIGCLKDIV1.</description>
							<value>0x1</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>IOCONFIGCLKDIV2_</name>
							<description>IOCONFIGCLKDIV2.</description>
							<value>0x2</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>IOCONFIGCLKDIV3_</name>
							<description>IOCONFIGCLKDIV3.</description>
							<value>0x3</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>IOCONFIGCLKDIV4_</name>
							<description>IOCONFIGCLKDIV4.</description>
							<value>0x4</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>IOCONFIGCLKDIV5_</name>
							<description>IOCONFIGCLKDIV5.</description>
							<value>0x5</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>IOCONFIGCLKDIV6_</name>
							<description>IOCONFIGCLKDIV6.</description>
							<value>0x6</value>
						</enumeratedValue>
					</enumeratedValues>
				</field>
				<field>
					<name>RESERVED</name>
					<description>Reserved.</description>
					<bitRange>[31:16]</bitRange>
										
					
				</field>
			</fields>
		</register>
		<register>
			<name>PIO0_3</name>
			<description>Configures pin PIO0_3/DTR0/CT32B0_2.</description>
			<addressOffset>0x054</addressOffset>
			<access>read-write</access>
			<resetValue>0x00000090</resetValue>
			<resetMask>0xFFFFFFFF</resetMask>
			<fields>
				<field>
					<name>FUNC</name>
					<description>Selects pin function.</description>
					<bitRange>[2:0]</bitRange>
										
					<enumeratedValues>
					<name>ENUM</name>
										
						<enumeratedValue>
							<name>SELECTS_FUNCTION_PIO</name>
							<description>Selects function PIO0_3.</description>
							<value>0x0</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>RESERVED_DO_NOT_USE</name>
							<description>Reserved. Do not use.</description>
							<value>0x1</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>DTR0</name>
							<description>Select function DTR0.</description>
							<value>0x2</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>CT32</name>
							<description>Select function CT32B0_CAP2.</description>
							<value>0x3</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>CT32</name>
							<description>Select function CT32B0_MAT2.</description>
							<value>0x4</value>
						</enumeratedValue>
					</enumeratedValues>
				</field>
				<field>
					<name>RESERVED</name>
					<description>Reserved</description>
					<bitRange>[3:3]</bitRange>
										
					
				</field>
				<field>
					<name>MODE</name>
					<description>Selects function mode (on-chip pull-up resistor control).</description>
					<bitRange>[4:4]</bitRange>
										
					<enumeratedValues>
					<name>ENUM</name>
										
						<enumeratedValue>
							<name>INACTIVE_PULL_UP_RE</name>
							<description>Inactive (pull-up resistor not enabled).</description>
							<value>0</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>PULL_UP_RESISTOR_ENA</name>
							<description>Pull-up resistor enabled.</description>
							<value>1</value>
						</enumeratedValue>
					</enumeratedValues>
				</field>
				<field>
					<name>RESERVED</name>
					<description>Reserved.</description>
					<bitRange>[5:5]</bitRange>
										
					
				</field>
				<field>
					<name>INV</name>
					<description>Invert input</description>
					<bitRange>[6:6]</bitRange>
										
					<enumeratedValues>
					<name>ENUM</name>
										
						<enumeratedValue>
							<name>INPUT_NOT_INVERTED_</name>
							<description>Input not inverted.</description>
							<value>0</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>INPUT_INVERTED_</name>
							<description>Input inverted.</description>
							<value>1</value>
						</enumeratedValue>
					</enumeratedValues>
				</field>
				<field>
					<name>RESERVED</name>
					<description>Reserved.</description>
					<bitRange>[7:7]</bitRange>
										
					
				</field>
				<field>
					<name>RESERVED</name>
					<description>Reserved.</description>
					<bitRange>[8:8]</bitRange>
										
					
				</field>
				<field>
					<name>DRV</name>
					<description>Drive current mode (Normal-drive pin).</description>
					<bitRange>[9:9]</bitRange>
										
					<enumeratedValues>
					<name>ENUM</name>
										
						<enumeratedValue>
							<name>LOW_MODE_CURRENT_SEL</name>
							<description>Low mode current selected.</description>
							<value>0</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>HIGH_MODE_CURRENT_SE</name>
							<description>High mode current selected.</description>
							<value>1</value>
						</enumeratedValue>
					</enumeratedValues>
				</field>
				<field>
					<name>OD</name>
					<description>Open-drain mode.</description>
					<bitRange>[10:10]</bitRange>
										
					<enumeratedValues>
					<name>ENUM</name>
										
						<enumeratedValue>
							<name>OPEN_DRAIN_MODE_DISA</name>
							<description>Open-drain mode disabled.</description>
							<value>0</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>OPEN_DRAIN_MODE_ENAB</name>
							<description>Open-drain mode enabled.</description>
							<value>1</value>
						</enumeratedValue>
					</enumeratedValues>
				</field>
				<field>
					<name>S_MODE</name>
					<description>Sample mode</description>
					<bitRange>[12:11]</bitRange>
										
					<enumeratedValues>
					<name>ENUM</name>
										
						<enumeratedValue>
							<name>BYPASS_INPUT_FILTER_</name>
							<description>Bypass input filter.</description>
							<value>0x0</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>ONEFILTERCLOCK</name>
							<description>Input pulses shorter than one filter clock are rejected.</description>
							<value>0x1</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>TWOFILTERCLOCKS</name>
							<description>Input pulses shorter than two filter clocks are rejected.</description>
							<value>0x2</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>THREEFILTERCLOCKS</name>
							<description>Input pulses shorter than three filter clocks are rejected.</description>
							<value>0x3</value>
						</enumeratedValue>
					</enumeratedValues>
				</field>
				<field>
					<name>CLK_DIV</name>
					<description>Select peripheral clock divider for input filter sampling clock.</description>
					<bitRange>[15:13]</bitRange>
										
					<enumeratedValues>
					<name>ENUM</name>
										
						<enumeratedValue>
							<name>IOCONFIGCLKDIV0_</name>
							<description>IOCONFIGCLKDIV0.</description>
							<value>0x0</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>IOCONFIGCLKDIV1_</name>
							<description>IOCONFIGCLKDIV1.</description>
							<value>0x1</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>IOCONFIGCLKDIV2_</name>
							<description>IOCONFIGCLKDIV2.</description>
							<value>0x2</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>IOCONFIGCLKDIV3_</name>
							<description>IOCONFIGCLKDIV3.</description>
							<value>0x3</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>IOCONFIGCLKDIV4_</name>
							<description>IOCONFIGCLKDIV4.</description>
							<value>0x4</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>IOCONFIGCLKDIV5_</name>
							<description>IOCONFIGCLKDIV5.</description>
							<value>0x5</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>IOCONFIGCLKDIV6_</name>
							<description>IOCONFIGCLKDIV6.</description>
							<value>0x6</value>
						</enumeratedValue>
					</enumeratedValues>
				</field>
				<field>
					<name>RESERVED</name>
					<description>Reserved.</description>
					<bitRange>[31:16]</bitRange>
										
					
				</field>
			</fields>
		</register>
		<register>
			<name>PIO0_4</name>
			<description>Configures pin PIO0_4/ DSR0/CT32B0_3.</description>
			<addressOffset>0x058</addressOffset>
			<access>read-write</access>
			<resetValue>0x00000090</resetValue>
			<resetMask>0xFFFFFFFF</resetMask>
			<fields>
				<field>
					<name>FUNC</name>
					<description>Selects pin function.</description>
					<bitRange>[2:0]</bitRange>
										
					<enumeratedValues>
					<name>ENUM</name>
										
						<enumeratedValue>
							<name>SELECTS_FUNCTION_PIO</name>
							<description>Selects function PIO0_4.</description>
							<value>0x0</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>RESERVED_DO_NOT_USE</name>
							<description>Reserved. Do not use.</description>
							<value>0x1</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>DSR0</name>
							<description>Select function DSR0.</description>
							<value>0x2</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>CT32</name>
							<description>Select function CT32B0_CAP3.</description>
							<value>0x3</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>CT32</name>
							<description>Select function CT32B0_MAT3.</description>
							<value>0x4</value>
						</enumeratedValue>
					</enumeratedValues>
				</field>
				<field>
					<name>RESERVED</name>
					<description>Reserved</description>
					<bitRange>[3:3]</bitRange>
										
					
				</field>
				<field>
					<name>MODE</name>
					<description>Selects function mode (on-chip pull-up resistor control).</description>
					<bitRange>[4:4]</bitRange>
										
					<enumeratedValues>
					<name>ENUM</name>
										
						<enumeratedValue>
							<name>INACTIVE_PULL_UP_RE</name>
							<description>Inactive (pull-up resistor not enabled).</description>
							<value>0</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>PULL_UP_RESISTOR_ENA</name>
							<description>Pull-up resistor enabled.</description>
							<value>1</value>
						</enumeratedValue>
					</enumeratedValues>
				</field>
				<field>
					<name>RESERVED</name>
					<description>Reserved.</description>
					<bitRange>[5:5]</bitRange>
										
					
				</field>
				<field>
					<name>INV</name>
					<description>Invert input</description>
					<bitRange>[6:6]</bitRange>
										
					<enumeratedValues>
					<name>ENUM</name>
										
						<enumeratedValue>
							<name>INPUT_NOT_INVERTED_</name>
							<description>Input not inverted.</description>
							<value>0</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>INPUT_INVERTED_</name>
							<description>Input inverted.</description>
							<value>1</value>
						</enumeratedValue>
					</enumeratedValues>
				</field>
				<field>
					<name>RESERVED</name>
					<description>Reserved.</description>
					<bitRange>[7:7]</bitRange>
										
					
				</field>
				<field>
					<name>RESERVED</name>
					<description>Reserved.</description>
					<bitRange>[8:8]</bitRange>
										
					
				</field>
				<field>
					<name>DRV</name>
					<description>Drive current mode (Normal-drive pin).</description>
					<bitRange>[9:9]</bitRange>
										
					<enumeratedValues>
					<name>ENUM</name>
										
						<enumeratedValue>
							<name>LOW_MODE_CURRENT_SEL</name>
							<description>Low mode current selected.</description>
							<value>0</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>HIGH_MODE_CURRENT_SE</name>
							<description>High mode current selected.</description>
							<value>1</value>
						</enumeratedValue>
					</enumeratedValues>
				</field>
				<field>
					<name>OD</name>
					<description>Open-drain mode.</description>
					<bitRange>[10:10]</bitRange>
										
					<enumeratedValues>
					<name>ENUM</name>
										
						<enumeratedValue>
							<name>OPEN_DRAIN_MODE_DISA</name>
							<description>Open-drain mode disabled.</description>
							<value>0</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>OPEN_DRAIN_MODE_ENAB</name>
							<description>Open-drain mode enabled.</description>
							<value>1</value>
						</enumeratedValue>
					</enumeratedValues>
				</field>
				<field>
					<name>S_MODE</name>
					<description>Sample mode</description>
					<bitRange>[12:11]</bitRange>
										
					<enumeratedValues>
					<name>ENUM</name>
										
						<enumeratedValue>
							<name>BYPASS_INPUT_FILTER_</name>
							<description>Bypass input filter.</description>
							<value>0x0</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>ONEFILTERCLOCK</name>
							<description>Input pulses shorter than one filter clock are rejected.</description>
							<value>0x1</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>TWOFILTERCLOCKS</name>
							<description>Input pulses shorter than two filter clocks are rejected.</description>
							<value>0x2</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>THREEFILTERCLOCKS</name>
							<description>Input pulses shorter than three filter clocks are rejected.</description>
							<value>0x3</value>
						</enumeratedValue>
					</enumeratedValues>
				</field>
				<field>
					<name>CLK_DIV</name>
					<description>Select peripheral clock divider for input filter sampling clock.</description>
					<bitRange>[15:13]</bitRange>
										
					<enumeratedValues>
					<name>ENUM</name>
										
						<enumeratedValue>
							<name>IOCONFIGCLKDIV0_</name>
							<description>IOCONFIGCLKDIV0.</description>
							<value>0x0</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>IOCONFIGCLKDIV1_</name>
							<description>IOCONFIGCLKDIV1.</description>
							<value>0x1</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>IOCONFIGCLKDIV2_</name>
							<description>IOCONFIGCLKDIV2.</description>
							<value>0x2</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>IOCONFIGCLKDIV3_</name>
							<description>IOCONFIGCLKDIV3.</description>
							<value>0x3</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>IOCONFIGCLKDIV4_</name>
							<description>IOCONFIGCLKDIV4.</description>
							<value>0x4</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>IOCONFIGCLKDIV5_</name>
							<description>IOCONFIGCLKDIV5.</description>
							<value>0x5</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>IOCONFIGCLKDIV6_</name>
							<description>IOCONFIGCLKDIV6.</description>
							<value>0x6</value>
						</enumeratedValue>
					</enumeratedValues>
				</field>
				<field>
					<name>RESERVED</name>
					<description>Reserved.</description>
					<bitRange>[31:16]</bitRange>
										
					
				</field>
			</fields>
		</register>
		<register>
			<name>PIO0_5</name>
			<description>Configures pin PIO0_5.</description>
			<addressOffset>0x05C</addressOffset>
			<access>read-write</access>
			<resetValue>0x00000090</resetValue>
			<resetMask>0xFFFFFFFF</resetMask>
			<fields>
				<field>
					<name>FUNC</name>
					<description>Selects pin function.</description>
					<bitRange>[2:0]</bitRange>
										
					<enumeratedValues>
					<name>ENUM</name>
										
						<enumeratedValue>
							<name>SELECTS_FUNCTION_PIO</name>
							<description>Selects function PIO0_5.</description>
							<value>0x0</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>RESERVED_DO_NOT_USE</name>
							<description>Reserved. Do not use.</description>
							<value>0x1</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>DCD0</name>
							<description>Select function DCD0.</description>
							<value>0x2</value>
						</enumeratedValue>
					</enumeratedValues>
				</field>
				<field>
					<name>RESERVED</name>
					<description>Reserved</description>
					<bitRange>[3:3]</bitRange>
										
					
				</field>
				<field>
					<name>MODE</name>
					<description>Selects function mode (on-chip pull-up resistor control).</description>
					<bitRange>[4:4]</bitRange>
										
					<enumeratedValues>
					<name>ENUM</name>
										
						<enumeratedValue>
							<name>INACTIVE_PULL_UP_RE</name>
							<description>Inactive (pull-up resistor not enabled).</description>
							<value>0</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>PULL_UP_RESISTOR_ENA</name>
							<description>Pull-up resistor enabled.</description>
							<value>1</value>
						</enumeratedValue>
					</enumeratedValues>
				</field>
				<field>
					<name>RESERVED</name>
					<description>Reserved.</description>
					<bitRange>[5:5]</bitRange>
										
					
				</field>
				<field>
					<name>INV</name>
					<description>Invert input</description>
					<bitRange>[6:6]</bitRange>
										
					<enumeratedValues>
					<name>ENUM</name>
										
						<enumeratedValue>
							<name>INPUT_NOT_INVERTED_</name>
							<description>Input not inverted.</description>
							<value>0</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>INPUT_INVERTED_</name>
							<description>Input inverted.</description>
							<value>1</value>
						</enumeratedValue>
					</enumeratedValues>
				</field>
				<field>
					<name>RESERVED</name>
					<description>Reserved.</description>
					<bitRange>[7:7]</bitRange>
										
					
				</field>
				<field>
					<name>RESERVED</name>
					<description>Reserved.</description>
					<bitRange>[8:8]</bitRange>
										
					
				</field>
				<field>
					<name>DRV</name>
					<description>Drive current mode (Normal-drive pin).</description>
					<bitRange>[9:9]</bitRange>
										
					<enumeratedValues>
					<name>ENUM</name>
										
						<enumeratedValue>
							<name>LOW_MODE_CURRENT_SEL</name>
							<description>Low mode current selected.</description>
							<value>0</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>HIGH_MODE_CURRENT_SE</name>
							<description>High mode current selected.</description>
							<value>1</value>
						</enumeratedValue>
					</enumeratedValues>
				</field>
				<field>
					<name>OD</name>
					<description>Open-drain mode.</description>
					<bitRange>[10:10]</bitRange>
										
					<enumeratedValues>
					<name>ENUM</name>
										
						<enumeratedValue>
							<name>ONEFILTERCLOCK</name>
							<description>Open-drain mode disabled.</description>
							<value>0</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>TWOFILTERCLOCKS</name>
							<description>Open-drain mode enabled.</description>
							<value>1</value>
						</enumeratedValue>
					</enumeratedValues>
				</field>
				<field>
					<name>S_MODE</name>
					<description>Sample mode</description>
					<bitRange>[12:11]</bitRange>
										
					<enumeratedValues>
					<name>ENUM</name>
										
						<enumeratedValue>
							<name>BYPASS_INPUT_FILTER_</name>
							<description>Bypass input filter.</description>
							<value>0x0</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>INPUT_PULSES_SHORTER</name>
							<description>Input pulses shorter than one filter clock are rejected.</description>
							<value>0x1</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>INPUT_PULSES_SHORTER</name>
							<description>Input pulses shorter than two filter clocks are rejected.</description>
							<value>0x2</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>INPUT_PULSES_SHORTER</name>
							<description>Input pulses shorter than three filter clocks are rejected.</description>
							<value>0x3</value>
						</enumeratedValue>
					</enumeratedValues>
				</field>
				<field>
					<name>CLK_DIV</name>
					<description>Select peripheral clock divider for input filter sampling clock.</description>
					<bitRange>[15:13]</bitRange>
										
					<enumeratedValues>
					<name>ENUM</name>
										
						<enumeratedValue>
							<name>IOCONFIGCLKDIV0_</name>
							<description>IOCONFIGCLKDIV0.</description>
							<value>0x0</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>IOCONFIGCLKDIV1_</name>
							<description>IOCONFIGCLKDIV1.</description>
							<value>0x1</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>IOCONFIGCLKDIV2_</name>
							<description>IOCONFIGCLKDIV2.</description>
							<value>0x2</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>IOCONFIGCLKDIV3_</name>
							<description>IOCONFIGCLKDIV3.</description>
							<value>0x3</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>IOCONFIGCLKDIV4_</name>
							<description>IOCONFIGCLKDIV4.</description>
							<value>0x4</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>IOCONFIGCLKDIV5_</name>
							<description>IOCONFIGCLKDIV5.</description>
							<value>0x5</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>IOCONFIGCLKDIV6_</name>
							<description>IOCONFIGCLKDIV6.</description>
							<value>0x6</value>
						</enumeratedValue>
					</enumeratedValues>
				</field>
				<field>
					<name>RESERVED</name>
					<description>Reserved.</description>
					<bitRange>[31:16]</bitRange>
										
					
				</field>
			</fields>
		</register>
		<register>
			<name>PIO0_6</name>
			<description>Configures pin PIO0_6/RI0/CT32B1_0.</description>
			<addressOffset>0x060</addressOffset>
			<access>read-write</access>
			<resetValue>0x00000090</resetValue>
			<resetMask>0xFFFFFFFF</resetMask>
			<fields>
				<field>
					<name>FUNC</name>
					<description>Selects pin function.</description>
					<bitRange>[2:0]</bitRange>
										
					<enumeratedValues>
					<name>ENUM</name>
										
						<enumeratedValue>
							<name>SELECTS_FUNCTION_PIO</name>
							<description>Selects function PIO0_6.</description>
							<value>0x0</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>RESERVED_DO_NOT_USE</name>
							<description>Reserved. Do not use.</description>
							<value>0x1</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>RI0_</name>
							<description>Select function RI0.</description>
							<value>0x2</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>CT32</name>
							<description>Select function CT32B1_CAP0.</description>
							<value>0x3</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>CT32</name>
							<description>Select function CT32B1_MAT0.</description>
							<value>0x4</value>
						</enumeratedValue>
					</enumeratedValues>
				</field>
				<field>
					<name>RESERVED</name>
					<description>Reserved</description>
					<bitRange>[3:3]</bitRange>
										
					
				</field>
				<field>
					<name>MODE</name>
					<description>Selects function mode (on-chip pull-up resistor control).</description>
					<bitRange>[4:4]</bitRange>
										
					<enumeratedValues>
					<name>ENUM</name>
										
						<enumeratedValue>
							<name>INACTIVE_PULL_UP_RE</name>
							<description>Inactive (pull-up resistor not enabled).</description>
							<value>0</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>PULL_UP_RESISTOR_ENA</name>
							<description>Pull-up resistor enabled.</description>
							<value>1</value>
						</enumeratedValue>
					</enumeratedValues>
				</field>
				<field>
					<name>RESERVED</name>
					<description>Reserved.</description>
					<bitRange>[5:5]</bitRange>
										
					
				</field>
				<field>
					<name>INV</name>
					<description>Invert input</description>
					<bitRange>[6:6]</bitRange>
										
					<enumeratedValues>
					<name>ENUM</name>
										
						<enumeratedValue>
							<name>INPUT_NOT_INVERTED_</name>
							<description>Input not inverted.</description>
							<value>0</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>INPUT_INVERTED_</name>
							<description>Input inverted.</description>
							<value>1</value>
						</enumeratedValue>
					</enumeratedValues>
				</field>
				<field>
					<name>RESERVED</name>
					<description>Reserved.</description>
					<bitRange>[7:7]</bitRange>
										
					
				</field>
				<field>
					<name>RESERVED</name>
					<description>Reserved.</description>
					<bitRange>[8:8]</bitRange>
										
					
				</field>
				<field>
					<name>DRV</name>
					<description>Drive current mode (Normal-drive pin).</description>
					<bitRange>[9:9]</bitRange>
										
					<enumeratedValues>
					<name>ENUM</name>
										
						<enumeratedValue>
							<name>LOW_MODE_CURRENT_SEL</name>
							<description>Low mode current selected.</description>
							<value>0</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>HIGH_MODE_CURRENT_SE</name>
							<description>High mode current selected.</description>
							<value>1</value>
						</enumeratedValue>
					</enumeratedValues>
				</field>
				<field>
					<name>OD</name>
					<description>Open-drain mode.</description>
					<bitRange>[10:10]</bitRange>
										
					<enumeratedValues>
					<name>ENUM</name>
										
						<enumeratedValue>
							<name>OPEN_DRAIN_MODE_DISA</name>
							<description>Open-drain mode disabled.</description>
							<value>0</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>OPEN_DRAIN_MODE_ENAB</name>
							<description>Open-drain mode enabled.</description>
							<value>1</value>
						</enumeratedValue>
					</enumeratedValues>
				</field>
				<field>
					<name>S_MODE</name>
					<description>Sample mode</description>
					<bitRange>[12:11]</bitRange>
										
					<enumeratedValues>
					<name>ENUM</name>
										
						<enumeratedValue>
							<name>BYPASS_INPUT_FILTER_</name>
							<description>Bypass input filter.</description>
							<value>0x0</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>ONEFILTERCLOCK</name>
							<description>Input pulses shorter than one filter clock are rejected.</description>
							<value>0x1</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>TWOFILTERCLOCKS</name>
							<description>Input pulses shorter than two filter clocks are rejected.</description>
							<value>0x2</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>THREEFILTERCLOCKS</name>
							<description>Input pulses shorter than three filter clocks are rejected.</description>
							<value>0x3</value>
						</enumeratedValue>
					</enumeratedValues>
				</field>
				<field>
					<name>CLK_DIV</name>
					<description>Select peripheral clock divider for input filter sampling clock.</description>
					<bitRange>[15:13]</bitRange>
										
					<enumeratedValues>
					<name>ENUM</name>
										
						<enumeratedValue>
							<name>IOCONFIGCLKDIV0_</name>
							<description>IOCONFIGCLKDIV0.</description>
							<value>0x0</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>IOCONFIGCLKDIV1_</name>
							<description>IOCONFIGCLKDIV1.</description>
							<value>0x1</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>IOCONFIGCLKDIV2_</name>
							<description>IOCONFIGCLKDIV2.</description>
							<value>0x2</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>IOCONFIGCLKDIV3_</name>
							<description>IOCONFIGCLKDIV3.</description>
							<value>0x3</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>IOCONFIGCLKDIV4_</name>
							<description>IOCONFIGCLKDIV4.</description>
							<value>0x4</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>IOCONFIGCLKDIV5_</name>
							<description>IOCONFIGCLKDIV5.</description>
							<value>0x5</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>IOCONFIGCLKDIV6_</name>
							<description>IOCONFIGCLKDIV6.</description>
							<value>0x6</value>
						</enumeratedValue>
					</enumeratedValues>
				</field>
				<field>
					<name>RESERVED</name>
					<description>Reserved.</description>
					<bitRange>[31:16]</bitRange>
										
					
				</field>
			</fields>
		</register>
		<register>
			<name>PIO0_7</name>
			<description>Configures pin PIO0_7CTS0/CT32B1_1.</description>
			<addressOffset>0x064</addressOffset>
			<access>read-write</access>
			<resetValue>0x00000090</resetValue>
			<resetMask>0xFFFFFFFF</resetMask>
			<fields>
				<field>
					<name>FUNC</name>
					<description>Selects pin function.</description>
					<bitRange>[2:0]</bitRange>
										
					<enumeratedValues>
					<name>ENUM</name>
										
						<enumeratedValue>
							<name>SELECTS_FUNCTION_PIO</name>
							<description>Selects function PIO0_7.</description>
							<value>0x0</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>RESERVED_DO_NOT_USE</name>
							<description>Reserved. Do not use.</description>
							<value>0x1</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>CTS0</name>
							<description>Select function CTS0.</description>
							<value>0x2</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>CT32</name>
							<description>Select function CT32B1_CAP1.</description>
							<value>0x3</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>CT32</name>
							<description>Select function CT32B1_MAT1.</description>
							<value>0x4</value>
						</enumeratedValue>
					</enumeratedValues>
				</field>
				<field>
					<name>RESERVED</name>
					<description>Reserved</description>
					<bitRange>[3:3]</bitRange>
										
					
				</field>
				<field>
					<name>MODE</name>
					<description>Selects function mode (on-chip pull-up resistor control).</description>
					<bitRange>[4:4]</bitRange>
										
					<enumeratedValues>
					<name>ENUM</name>
										
						<enumeratedValue>
							<name>INACTIVE_PULL_UP_RE</name>
							<description>Inactive (pull-up resistor not enabled).</description>
							<value>0</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>PULL_UP_RESISTOR_ENA</name>
							<description>Pull-up resistor enabled.</description>
							<value>1</value>
						</enumeratedValue>
					</enumeratedValues>
				</field>
				<field>
					<name>RESERVED</name>
					<description>Reserved.</description>
					<bitRange>[5:5]</bitRange>
										
					
				</field>
				<field>
					<name>INV</name>
					<description>Invert input</description>
					<bitRange>[6:6]</bitRange>
										
					<enumeratedValues>
					<name>ENUM</name>
										
						<enumeratedValue>
							<name>INPUT_NOT_INVERTED_</name>
							<description>Input not inverted.</description>
							<value>0</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>INPUT_INVERTED_</name>
							<description>Input inverted.</description>
							<value>1</value>
						</enumeratedValue>
					</enumeratedValues>
				</field>
				<field>
					<name>RESERVED</name>
					<description>Reserved.</description>
					<bitRange>[7:7]</bitRange>
										
					
				</field>
				<field>
					<name>RESERVED</name>
					<description>Reserved.</description>
					<bitRange>[8:8]</bitRange>
										
					
				</field>
				<field>
					<name>DRV</name>
					<description>Drive current mode (Normal-drive pin).</description>
					<bitRange>[9:9]</bitRange>
										
					<enumeratedValues>
					<name>ENUM</name>
										
						<enumeratedValue>
							<name>LOW_MODE_CURRENT_SEL</name>
							<description>Low mode current selected.</description>
							<value>0</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>HIGH_MODE_CURRENT_SE</name>
							<description>High mode current selected.</description>
							<value>1</value>
						</enumeratedValue>
					</enumeratedValues>
				</field>
				<field>
					<name>OD</name>
					<description>Open-drain mode.</description>
					<bitRange>[10:10]</bitRange>
										
					<enumeratedValues>
					<name>ENUM</name>
										
						<enumeratedValue>
							<name>OPEN_DRAIN_MODE_DISA</name>
							<description>Open-drain mode disabled.</description>
							<value>0</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>OPEN_DRAIN_MODE_ENAB</name>
							<description>Open-drain mode enabled.</description>
							<value>1</value>
						</enumeratedValue>
					</enumeratedValues>
				</field>
				<field>
					<name>S_MODE</name>
					<description>Sample mode</description>
					<bitRange>[12:11]</bitRange>
										
					<enumeratedValues>
					<name>ENUM</name>
										
						<enumeratedValue>
							<name>BYPASS_INPUT_FILTER_</name>
							<description>Bypass input filter.</description>
							<value>0x0</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>ONEFILTERCLOCK</name>
							<description>Input pulses shorter than one filter clock are rejected.</description>
							<value>0x1</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>TWOFILTERCLOCKS</name>
							<description>Input pulses shorter than two filter clocks are rejected.</description>
							<value>0x2</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>THREEFILTERCLOCKS</name>
							<description>Input pulses shorter than three filter clocks are rejected.</description>
							<value>0x3</value>
						</enumeratedValue>
					</enumeratedValues>
				</field>
				<field>
					<name>CLK_DIV</name>
					<description>Select peripheral clock divider for input filter sampling clock.</description>
					<bitRange>[15:13]</bitRange>
										
					<enumeratedValues>
					<name>ENUM</name>
										
						<enumeratedValue>
							<name>IOCONFIGCLKDIV0_</name>
							<description>IOCONFIGCLKDIV0.</description>
							<value>0x0</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>IOCONFIGCLKDIV1_</name>
							<description>IOCONFIGCLKDIV1.</description>
							<value>0x1</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>IOCONFIGCLKDIV2_</name>
							<description>IOCONFIGCLKDIV2.</description>
							<value>0x2</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>IOCONFIGCLKDIV3_</name>
							<description>IOCONFIGCLKDIV3.</description>
							<value>0x3</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>IOCONFIGCLKDIV4_</name>
							<description>IOCONFIGCLKDIV4.</description>
							<value>0x4</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>IOCONFIGCLKDIV5_</name>
							<description>IOCONFIGCLKDIV5.</description>
							<value>0x5</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>IOCONFIGCLKDIV6_</name>
							<description>IOCONFIGCLKDIV6.</description>
							<value>0x6</value>
						</enumeratedValue>
					</enumeratedValues>
				</field>
				<field>
					<name>RESERVED</name>
					<description>Reserved.</description>
					<bitRange>[31:16]</bitRange>
										
					
				</field>
			</fields>
		</register>
		<register>
			<name>PIO0_8</name>
			<description>Configures pin PIO0_8/RXD1/CT32B1_2.</description>
			<addressOffset>0x068</addressOffset>
			<access>read-write</access>
			<resetValue>0x00000090</resetValue>
			<resetMask>0xFFFFFFFF</resetMask>
			<fields>
				<field>
					<name>FUNC</name>
					<description>Selects pin function.</description>
					<bitRange>[2:0]</bitRange>
										
					<enumeratedValues>
					<name>ENUM</name>
										
						<enumeratedValue>
							<name>SELECTS_FUNCTION_PIO</name>
							<description>Selects function PIO0_8.</description>
							<value>0x0</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>RESERVED_DO_NOT_USE</name>
							<description>Reserved. Do not use.</description>
							<value>0x1</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>RXD1</name>
							<description>Select function RXD1.</description>
							<value>0x2</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>CT32</name>
							<description>Select function CT32B1_CAP2.</description>
							<value>0x3</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>CT32</name>
							<description>Select function CT32B1_MAT2.</description>
							<value>0x4</value>
						</enumeratedValue>
					</enumeratedValues>
				</field>
				<field>
					<name>RESERVED</name>
					<description>Reserved</description>
					<bitRange>[3:3]</bitRange>
										
					
				</field>
				<field>
					<name>MODE</name>
					<description>Selects function mode (on-chip pull-up resistor control).</description>
					<bitRange>[4:4]</bitRange>
										
					<enumeratedValues>
					<name>ENUM</name>
										
						<enumeratedValue>
							<name>INACTIVE_PULL_UP_RE</name>
							<description>Inactive (pull-up resistor not enabled).</description>
							<value>0</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>PULL_UP_RESISTOR_ENA</name>
							<description>Pull-up resistor enabled.</description>
							<value>1</value>
						</enumeratedValue>
					</enumeratedValues>
				</field>
				<field>
					<name>RESERVED</name>
					<description>Reserved.</description>
					<bitRange>[5:5]</bitRange>
										
					
				</field>
				<field>
					<name>INV</name>
					<description>Invert input</description>
					<bitRange>[6:6]</bitRange>
										
					<enumeratedValues>
					<name>ENUM</name>
										
						<enumeratedValue>
							<name>INPUT_NOT_INVERTED_</name>
							<description>Input not inverted.</description>
							<value>0</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>INPUT_INVERTED_</name>
							<description>Input inverted.</description>
							<value>1</value>
						</enumeratedValue>
					</enumeratedValues>
				</field>
				<field>
					<name>RESERVED</name>
					<description>Reserved.</description>
					<bitRange>[7:7]</bitRange>
										
					
				</field>
				<field>
					<name>RESERVED</name>
					<description>Reserved.</description>
					<bitRange>[8:8]</bitRange>
										
					
				</field>
				<field>
					<name>DRV</name>
					<description>Drive current mode (Normal-drive pin).</description>
					<bitRange>[9:9]</bitRange>
										
					<enumeratedValues>
					<name>ENUM</name>
										
						<enumeratedValue>
							<name>LOW_MODE_CURRENT_SEL</name>
							<description>Low mode current selected.</description>
							<value>0</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>HIGH_MODE_CURRENT_SE</name>
							<description>High mode current selected.</description>
							<value>1</value>
						</enumeratedValue>
					</enumeratedValues>
				</field>
				<field>
					<name>OD</name>
					<description>Open-drain mode.</description>
					<bitRange>[10:10]</bitRange>
										
					<enumeratedValues>
					<name>ENUM</name>
										
						<enumeratedValue>
							<name>OPEN_DRAIN_MODE_DISA</name>
							<description>Open-drain mode disabled.</description>
							<value>0</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>OPEN_DRAIN_MODE_ENAB</name>
							<description>Open-drain mode enabled.</description>
							<value>1</value>
						</enumeratedValue>
					</enumeratedValues>
				</field>
				<field>
					<name>S_MODE</name>
					<description>Sample mode</description>
					<bitRange>[12:11]</bitRange>
										
					<enumeratedValues>
					<name>ENUM</name>
										
						<enumeratedValue>
							<name>BYPASS_INPUT_FILTER_</name>
							<description>Bypass input filter.</description>
							<value>0x0</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>ONEFILTERCLOCK</name>
							<description>Input pulses shorter than one filter clock are rejected.</description>
							<value>0x1</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>TWOFILTERCLOCKS</name>
							<description>Input pulses shorter than two filter clocks are rejected.</description>
							<value>0x2</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>THREEFILTERCLOCKS</name>
							<description>Input pulses shorter than three filter clocks are rejected.</description>
							<value>0x3</value>
						</enumeratedValue>
					</enumeratedValues>
				</field>
				<field>
					<name>CLK_DIV</name>
					<description>Select peripheral clock divider for input filter sampling clock.</description>
					<bitRange>[15:13]</bitRange>
										
					<enumeratedValues>
					<name>ENUM</name>
										
						<enumeratedValue>
							<name>IOCONFIGCLKDIV0_</name>
							<description>IOCONFIGCLKDIV0.</description>
							<value>0x0</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>IOCONFIGCLKDIV1_</name>
							<description>IOCONFIGCLKDIV1.</description>
							<value>0x1</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>IOCONFIGCLKDIV2_</name>
							<description>IOCONFIGCLKDIV2.</description>
							<value>0x2</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>IOCONFIGCLKDIV3_</name>
							<description>IOCONFIGCLKDIV3.</description>
							<value>0x3</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>IOCONFIGCLKDIV4_</name>
							<description>IOCONFIGCLKDIV4.</description>
							<value>0x4</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>IOCONFIGCLKDIV5_</name>
							<description>IOCONFIGCLKDIV5.</description>
							<value>0x5</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>IOCONFIGCLKDIV6_</name>
							<description>IOCONFIGCLKDIV6.</description>
							<value>0x6</value>
						</enumeratedValue>
					</enumeratedValues>
				</field>
				<field>
					<name>RESERVED</name>
					<description>Reserved.</description>
					<bitRange>[31:16]</bitRange>
										
					
				</field>
			</fields>
		</register>
		<register>
			<name>PIO0_9</name>
			<description>Configures pin PIO0_9/TXD1/CT32B1_3.</description>
			<addressOffset>0x06C</addressOffset>
			<access>read-write</access>
			<resetValue>0x00000090</resetValue>
			<resetMask>0xFFFFFFFF</resetMask>
			<fields>
				<field>
					<name>FUNC</name>
					<description>Selects pin function.</description>
					<bitRange>[2:0]</bitRange>
										
					<enumeratedValues>
					<name>ENUM</name>
										
						<enumeratedValue>
							<name>SELECTS_FUNCTION_PIO</name>
							<description>Selects function PIO0_9.</description>
							<value>0x0</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>RESERVED_DO_NOT_USE</name>
							<description>Reserved. Do not use.</description>
							<value>0x1</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>TXD1</name>
							<description>Select function TXD1.</description>
							<value>0x2</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>CT32</name>
							<description>Select function CT32B1_CAP3.</description>
							<value>0x3</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>CT32</name>
							<description>Select function CT32B1_MAT3.</description>
							<value>0x4</value>
						</enumeratedValue>
					</enumeratedValues>
				</field>
				<field>
					<name>RESERVED</name>
					<description>Reserved</description>
					<bitRange>[3:3]</bitRange>
										
					
				</field>
				<field>
					<name>MODE</name>
					<description>Selects function mode (on-chip pull-up resistor control).</description>
					<bitRange>[4:4]</bitRange>
										
					<enumeratedValues>
					<name>ENUM</name>
										
						<enumeratedValue>
							<name>INACTIVE_PULL_UP_RE</name>
							<description>Inactive (pull-up resistor not enabled).</description>
							<value>0</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>PULL_UP_RESISTOR_ENA</name>
							<description>Pull-up resistor enabled.</description>
							<value>1</value>
						</enumeratedValue>
					</enumeratedValues>
				</field>
				<field>
					<name>RESERVED</name>
					<description>Reserved.</description>
					<bitRange>[5:5]</bitRange>
										
					
				</field>
				<field>
					<name>INV</name>
					<description>Invert input</description>
					<bitRange>[6:6]</bitRange>
										
					<enumeratedValues>
					<name>ENUM</name>
										
						<enumeratedValue>
							<name>INPUT_NOT_INVERTED_</name>
							<description>Input not inverted.</description>
							<value>0</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>INPUT_INVERTED_</name>
							<description>Input inverted.</description>
							<value>1</value>
						</enumeratedValue>
					</enumeratedValues>
				</field>
				<field>
					<name>RESERVED</name>
					<description>Reserved.</description>
					<bitRange>[7:7]</bitRange>
										
					
				</field>
				<field>
					<name>RESERVED</name>
					<description>Reserved.</description>
					<bitRange>[8:8]</bitRange>
										
					
				</field>
				<field>
					<name>DRV</name>
					<description>Drive current mode (Normal-drive pin).</description>
					<bitRange>[9:9]</bitRange>
										
					<enumeratedValues>
					<name>ENUM</name>
										
						<enumeratedValue>
							<name>LOW_MODE_CURRENT_SEL</name>
							<description>Low mode current selected.</description>
							<value>0</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>HIGH_MODE_CURRENT_SE</name>
							<description>High mode current selected.</description>
							<value>1</value>
						</enumeratedValue>
					</enumeratedValues>
				</field>
				<field>
					<name>OD</name>
					<description>Open-drain mode.</description>
					<bitRange>[10:10]</bitRange>
										
					<enumeratedValues>
					<name>ENUM</name>
										
						<enumeratedValue>
							<name>OPEN_DRAIN_MODE_DISA</name>
							<description>Open-drain mode disabled.</description>
							<value>0</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>OPEN_DRAIN_MODE_ENAB</name>
							<description>Open-drain mode enabled.</description>
							<value>1</value>
						</enumeratedValue>
					</enumeratedValues>
				</field>
				<field>
					<name>S_MODE</name>
					<description>Sample mode</description>
					<bitRange>[12:11]</bitRange>
										
					<enumeratedValues>
					<name>ENUM</name>
										
						<enumeratedValue>
							<name>BYPASS_INPUT_FILTER_</name>
							<description>Bypass input filter.</description>
							<value>0x0</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>ONEFILTERCLOCK</name>
							<description>Input pulses shorter than one filter clock are rejected.</description>
							<value>0x1</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>TWOFILTERCLOCKS</name>
							<description>Input pulses shorter than two filter clocks are rejected.</description>
							<value>0x2</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>THREEFILTERCLOCKS</name>
							<description>Input pulses shorter than three filter clocks are rejected.</description>
							<value>0x3</value>
						</enumeratedValue>
					</enumeratedValues>
				</field>
				<field>
					<name>CLK_DIV</name>
					<description>Select peripheral clock divider for input filter sampling clock.</description>
					<bitRange>[15:13]</bitRange>
										
					<enumeratedValues>
					<name>ENUM</name>
										
						<enumeratedValue>
							<name>IOCONFIGCLKDIV0_</name>
							<description>IOCONFIGCLKDIV0.</description>
							<value>0x0</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>IOCONFIGCLKDIV1_</name>
							<description>IOCONFIGCLKDIV1.</description>
							<value>0x1</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>IOCONFIGCLKDIV2_</name>
							<description>IOCONFIGCLKDIV2.</description>
							<value>0x2</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>IOCONFIGCLKDIV3_</name>
							<description>IOCONFIGCLKDIV3.</description>
							<value>0x3</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>IOCONFIGCLKDIV4_</name>
							<description>IOCONFIGCLKDIV4.</description>
							<value>0x4</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>IOCONFIGCLKDIV5_</name>
							<description>IOCONFIGCLKDIV5.</description>
							<value>0x5</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>IOCONFIGCLKDIV6_</name>
							<description>IOCONFIGCLKDIV6.</description>
							<value>0x6</value>
						</enumeratedValue>
					</enumeratedValues>
				</field>
				<field>
					<name>RESERVED</name>
					<description>Reserved.</description>
					<bitRange>[31:16]</bitRange>
										
					
				</field>
			</fields>
		</register>
		<register>
			<name>PIO2_0</name>
			<description>Configures pin PIO2_0/CT16B0_0/ RTS0.</description>
			<addressOffset>0x070</addressOffset>
			<access>read-write</access>
			<resetValue>0x00000090</resetValue>
			<resetMask>0xFFFFFFFF</resetMask>
			<fields>
				<field>
					<name>FUNC</name>
					<description>Selects pin function.</description>
					<bitRange>[2:0]</bitRange>
										
					<enumeratedValues>
					<name>ENUM</name>
										
						<enumeratedValue>
							<name>SELECTS_FUNCTION_PIO</name>
							<description>Selects function PIO2_0.</description>
							<value>0x0</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>RESERVED_DO_NOT_USE</name>
							<description>Reserved. Do not use.</description>
							<value>0x2</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>CT16</name>
							<description>Select function CT16B0_CAP0.</description>
							<value>0x3</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>CT16</name>
							<description>Select function CT16B0_MAT0.</description>
							<value>0x4</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>RTS0</name>
							<description>Select function RTS0.</description>
							<value>0x5</value>
						</enumeratedValue>
					</enumeratedValues>
				</field>
				<field>
					<name>RESERVED</name>
					<description>Reserved</description>
					<bitRange>[3:3]</bitRange>
										
					
				</field>
				<field>
					<name>MODE</name>
					<description>Selects function mode (on-chip pull-up resistor control).</description>
					<bitRange>[4:4]</bitRange>
										
					<enumeratedValues>
					<name>ENUM</name>
										
						<enumeratedValue>
							<name>INACTIVE_PULL_UP_RE</name>
							<description>Inactive (pull-up resistor not enabled).</description>
							<value>0</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>PULL_UP_RESISTOR_ENA</name>
							<description>Pull-up resistor enabled.</description>
							<value>1</value>
						</enumeratedValue>
					</enumeratedValues>
				</field>
				<field>
					<name>RESERVED</name>
					<description>Reserved.</description>
					<bitRange>[5:5]</bitRange>
										
					
				</field>
				<field>
					<name>INV</name>
					<description>Invert input</description>
					<bitRange>[6:6]</bitRange>
										
					<enumeratedValues>
					<name>ENUM</name>
										
						<enumeratedValue>
							<name>INPUT_NOT_INVERTED_</name>
							<description>Input not inverted.</description>
							<value>0</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>INPUT_INVERTED_</name>
							<description>Input inverted.</description>
							<value>1</value>
						</enumeratedValue>
					</enumeratedValues>
				</field>
				<field>
					<name>RESERVED</name>
					<description>Reserved.</description>
					<bitRange>[7:7]</bitRange>
										
					
				</field>
				<field>
					<name>RESERVED</name>
					<description>Reserved.</description>
					<bitRange>[8:8]</bitRange>
										
					
				</field>
				<field>
					<name>DRV</name>
					<description>Drive current mode (Normal-drive pin).</description>
					<bitRange>[9:9]</bitRange>
										
					<enumeratedValues>
					<name>ENUM</name>
										
						<enumeratedValue>
							<name>LOW_MODE_CURRENT_SEL</name>
							<description>Low mode current selected.</description>
							<value>0</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>HIGH_MODE_CURRENT_SE</name>
							<description>High mode current selected.</description>
							<value>1</value>
						</enumeratedValue>
					</enumeratedValues>
				</field>
				<field>
					<name>OD</name>
					<description>Open-drain mode.</description>
					<bitRange>[10:10]</bitRange>
										
					<enumeratedValues>
					<name>ENUM</name>
										
						<enumeratedValue>
							<name>OPEN_DRAIN_MODE_DISA</name>
							<description>Open-drain mode disabled.</description>
							<value>0</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>OPEN_DRAIN_MODE_ENAB</name>
							<description>Open-drain mode enabled.</description>
							<value>1</value>
						</enumeratedValue>
					</enumeratedValues>
				</field>
				<field>
					<name>S_MODE</name>
					<description>Sample mode</description>
					<bitRange>[12:11]</bitRange>
										
					<enumeratedValues>
					<name>ENUM</name>
										
						<enumeratedValue>
							<name>BYPASS_INPUT_FILTER_</name>
							<description>Bypass input filter.</description>
							<value>0x0</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>ONEFILTERCLOCK</name>
							<description>Input pulses shorter than one filter clock are rejected.</description>
							<value>0x1</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>TWOFILTERCLOCKS</name>
							<description>Input pulses shorter than two filter clocks are rejected.</description>
							<value>0x2</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>THREEFILTERCLOCKS</name>
							<description>Input pulses shorter than three filter clocks are rejected.</description>
							<value>0x3</value>
						</enumeratedValue>
					</enumeratedValues>
				</field>
				<field>
					<name>CLK_DIV</name>
					<description>Select peripheral clock divider for input filter sampling clock.</description>
					<bitRange>[15:13]</bitRange>
										
					<enumeratedValues>
					<name>ENUM</name>
										
						<enumeratedValue>
							<name>IOCONFIGCLKDIV0_</name>
							<description>IOCONFIGCLKDIV0.</description>
							<value>0x0</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>IOCONFIGCLKDIV1_</name>
							<description>IOCONFIGCLKDIV1.</description>
							<value>0x1</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>IOCONFIGCLKDIV2_</name>
							<description>IOCONFIGCLKDIV2.</description>
							<value>0x2</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>IOCONFIGCLKDIV3_</name>
							<description>IOCONFIGCLKDIV3.</description>
							<value>0x3</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>IOCONFIGCLKDIV4_</name>
							<description>IOCONFIGCLKDIV4.</description>
							<value>0x4</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>IOCONFIGCLKDIV5_</name>
							<description>IOCONFIGCLKDIV5.</description>
							<value>0x5</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>IOCONFIGCLKDIV6_</name>
							<description>IOCONFIGCLKDIV6.</description>
							<value>0x6</value>
						</enumeratedValue>
					</enumeratedValues>
				</field>
				<field>
					<name>RESERVED</name>
					<description>Reserved.</description>
					<bitRange>[31:16]</bitRange>
										
					
				</field>
			</fields>
		</register>
		<register>
			<name>PIO2_1</name>
			<description>Configures pin PIO2_1/CT16B0_1/RXD0.</description>
			<addressOffset>0x074</addressOffset>
			<access>read-write</access>
			<resetValue>0x00000090</resetValue>
			<resetMask>0xFFFFFFFF</resetMask>
			<fields>
				<field>
					<name>FUNC</name>
					<description>Selects pin function.</description>
					<bitRange>[2:0]</bitRange>
										
					<enumeratedValues>
					<name>ENUM</name>
										
						<enumeratedValue>
							<name>SELECTS_FUNCTION_PIO</name>
							<description>Selects function PIO2_1.</description>
							<value>0x0</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>RESERVED_DO_NOT_USE</name>
							<description>Reserved. Do not use.</description>
							<value>0x1</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>CT16</name>
							<description>Select function CT16B0_CAP1.</description>
							<value>0x2</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>CT16</name>
							<description>Select function CT16B0_MAT1.</description>
							<value>0x3</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>RXD0</name>
							<description>Select function RXD0.</description>
							<value>0x4</value>
						</enumeratedValue>
					</enumeratedValues>
				</field>
				<field>
					<name>RESERVED</name>
					<description>Reserved</description>
					<bitRange>[3:3]</bitRange>
										
					
				</field>
				<field>
					<name>MODE</name>
					<description>Selects function mode (on-chip pull-up resistor control).</description>
					<bitRange>[4:4]</bitRange>
										
					<enumeratedValues>
					<name>ENUM</name>
										
						<enumeratedValue>
							<name>INACTIVE_PULL_UP_RE</name>
							<description>Inactive (pull-up resistor not enabled).</description>
							<value>0</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>PULL_UP_RESISTOR_ENA</name>
							<description>Pull-up resistor enabled.</description>
							<value>1</value>
						</enumeratedValue>
					</enumeratedValues>
				</field>
				<field>
					<name>RESERVED</name>
					<description>Reserved.</description>
					<bitRange>[5:5]</bitRange>
										
					
				</field>
				<field>
					<name>INV</name>
					<description>Invert input</description>
					<bitRange>[6:6]</bitRange>
										
					<enumeratedValues>
					<name>ENUM</name>
										
						<enumeratedValue>
							<name>INPUT_NOT_INVERTED_</name>
							<description>Input not inverted.</description>
							<value>0</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>INPUT_INVERTED_</name>
							<description>Input inverted.</description>
							<value>1</value>
						</enumeratedValue>
					</enumeratedValues>
				</field>
				<field>
					<name>RESERVED</name>
					<description>Reserved.</description>
					<bitRange>[7:7]</bitRange>
										
					
				</field>
				<field>
					<name>RESERVED</name>
					<description>Reserved.</description>
					<bitRange>[8:8]</bitRange>
										
					
				</field>
				<field>
					<name>DRV</name>
					<description>Drive current mode (Normal-drive pin).</description>
					<bitRange>[9:9]</bitRange>
										
					<enumeratedValues>
					<name>ENUM</name>
										
						<enumeratedValue>
							<name>LOW_MODE_CURRENT_SEL</name>
							<description>Low mode current selected.</description>
							<value>0</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>HIGH_MODE_CURRENT_SE</name>
							<description>High mode current selected.</description>
							<value>1</value>
						</enumeratedValue>
					</enumeratedValues>
				</field>
				<field>
					<name>OD</name>
					<description>Open-drain mode.</description>
					<bitRange>[10:10]</bitRange>
										
					<enumeratedValues>
					<name>ENUM</name>
										
						<enumeratedValue>
							<name>OPEN_DRAIN_MODE_DISA</name>
							<description>Open-drain mode disabled.</description>
							<value>0</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>OPEN_DRAIN_MODE_ENAB</name>
							<description>Open-drain mode enabled.</description>
							<value>1</value>
						</enumeratedValue>
					</enumeratedValues>
				</field>
				<field>
					<name>S_MODE</name>
					<description>Sample mode</description>
					<bitRange>[12:11]</bitRange>
										
					<enumeratedValues>
					<name>ENUM</name>
										
						<enumeratedValue>
							<name>BYPASS_INPUT_FILTER_</name>
							<description>Bypass input filter.</description>
							<value>0x0</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>ONEFILTERCLOCK</name>
							<description>Input pulses shorter than one filter clock are rejected.</description>
							<value>0x1</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>TWOFILTERCLOCKS</name>
							<description>Input pulses shorter than two filter clocks are rejected.</description>
							<value>0x2</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>THREEFILTERCLOCKS</name>
							<description>Input pulses shorter than three filter clocks are rejected.</description>
							<value>0x3</value>
						</enumeratedValue>
					</enumeratedValues>
				</field>
				<field>
					<name>CLK_DIV</name>
					<description>Select peripheral clock divider for input filter sampling clock.</description>
					<bitRange>[15:13]</bitRange>
										
					<enumeratedValues>
					<name>ENUM</name>
										
						<enumeratedValue>
							<name>IOCONFIGCLKDIV0_</name>
							<description>IOCONFIGCLKDIV0.</description>
							<value>0x0</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>IOCONFIGCLKDIV1_</name>
							<description>IOCONFIGCLKDIV1.</description>
							<value>0x1</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>IOCONFIGCLKDIV2_</name>
							<description>IOCONFIGCLKDIV2.</description>
							<value>0x2</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>IOCONFIGCLKDIV3_</name>
							<description>IOCONFIGCLKDIV3.</description>
							<value>0x3</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>IOCONFIGCLKDIV4_</name>
							<description>IOCONFIGCLKDIV4.</description>
							<value>0x4</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>IOCONFIGCLKDIV5_</name>
							<description>IOCONFIGCLKDIV5.</description>
							<value>0x5</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>IOCONFIGCLKDIV6_</name>
							<description>IOCONFIGCLKDIV6.</description>
							<value>0x6</value>
						</enumeratedValue>
					</enumeratedValues>
				</field>
				<field>
					<name>RESERVED</name>
					<description>Reserved.</description>
					<bitRange>[31:16]</bitRange>
										
					
				</field>
			</fields>
		</register>
		<register>
			<name>PIO2_2</name>
			<description>Configures pin PIO2_2/CT16B1_0/TXD0.</description>
			<addressOffset>0x078</addressOffset>
			<access>read-write</access>
			<resetValue>0x00000090</resetValue>
			<resetMask>0xFFFFFFFF</resetMask>
			<fields>
				<field>
					<name>FUNC</name>
					<description>Selects pin function.</description>
					<bitRange>[2:0]</bitRange>
										
					<enumeratedValues>
					<name>ENUM</name>
										
						<enumeratedValue>
							<name>SELECTS_FUNCTION_PIO</name>
							<description>Selects function PIO2_2.</description>
							<value>0x0</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>RESERVED_DO_NOT_USE</name>
							<description>Reserved. Do not use.</description>
							<value>0x1</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>CT16</name>
							<description>Select function CT16B1_CAP0.</description>
							<value>0x2</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>CT16</name>
							<description>Select function CT16B1_MAT0.</description>
							<value>0x3</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>TXD0</name>
							<description>Select function TXD0.</description>
							<value>0x4</value>
						</enumeratedValue>
					</enumeratedValues>
				</field>
				<field>
					<name>RESERVED</name>
					<description>Reserved</description>
					<bitRange>[3:3]</bitRange>
										
					
				</field>
				<field>
					<name>MODE</name>
					<description>Selects function mode (on-chip pull-up resistor control).</description>
					<bitRange>[4:4]</bitRange>
										
					<enumeratedValues>
					<name>ENUM</name>
										
						<enumeratedValue>
							<name>INACTIVE_PULL_UP_RE</name>
							<description>Inactive (pull-up resistor not enabled).</description>
							<value>0</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>PULL_UP_RESISTOR_ENA</name>
							<description>Pull-up resistor enabled.</description>
							<value>1</value>
						</enumeratedValue>
					</enumeratedValues>
				</field>
				<field>
					<name>RESERVED</name>
					<description>Reserved.</description>
					<bitRange>[5:5]</bitRange>
										
					
				</field>
				<field>
					<name>INV</name>
					<description>Invert input</description>
					<bitRange>[6:6]</bitRange>
										
					<enumeratedValues>
					<name>ENUM</name>
										
						<enumeratedValue>
							<name>INPUT_NOT_INVERTED_</name>
							<description>Input not inverted.</description>
							<value>0</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>INPUT_INVERTED_</name>
							<description>Input inverted.</description>
							<value>1</value>
						</enumeratedValue>
					</enumeratedValues>
				</field>
				<field>
					<name>RESERVED</name>
					<description>Reserved.</description>
					<bitRange>[7:7]</bitRange>
										
					
				</field>
				<field>
					<name>RESERVED</name>
					<description>Reserved.</description>
					<bitRange>[8:8]</bitRange>
										
					
				</field>
				<field>
					<name>DRV</name>
					<description>Drive current mode (Normal-drive pin).</description>
					<bitRange>[9:9]</bitRange>
										
					<enumeratedValues>
					<name>ENUM</name>
										
						<enumeratedValue>
							<name>LOW_MODE_CURRENT_SEL</name>
							<description>Low mode current selected.</description>
							<value>0</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>HIGH_MODE_CURRENT_SE</name>
							<description>High mode current selected.</description>
							<value>1</value>
						</enumeratedValue>
					</enumeratedValues>
				</field>
				<field>
					<name>OD</name>
					<description>Open-drain mode.</description>
					<bitRange>[10:10]</bitRange>
										
					<enumeratedValues>
					<name>ENUM</name>
										
						<enumeratedValue>
							<name>OPEN_DRAIN_MODE_DISA</name>
							<description>Open-drain mode disabled.</description>
							<value>0</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>OPEN_DRAIN_MODE_ENAB</name>
							<description>Open-drain mode enabled.</description>
							<value>1</value>
						</enumeratedValue>
					</enumeratedValues>
				</field>
				<field>
					<name>S_MODE</name>
					<description>Sample mode</description>
					<bitRange>[12:11]</bitRange>
										
					<enumeratedValues>
					<name>ENUM</name>
										
						<enumeratedValue>
							<name>BYPASS_INPUT_FILTER_</name>
							<description>Bypass input filter.</description>
							<value>0x0</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>ONEFILTERCLOCK</name>
							<description>Input pulses shorter than one filter clock are rejected.</description>
							<value>0x1</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>TWOFILTERCLOCKS</name>
							<description>Input pulses shorter than two filter clocks are rejected.</description>
							<value>0x2</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>THREEFILTERCLOCKS</name>
							<description>Input pulses shorter than three filter clocks are rejected.</description>
							<value>0x3</value>
						</enumeratedValue>
					</enumeratedValues>
				</field>
				<field>
					<name>CLK_DIV</name>
					<description>Select peripheral clock divider for input filter sampling clock.</description>
					<bitRange>[15:13]</bitRange>
										
					<enumeratedValues>
					<name>ENUM</name>
										
						<enumeratedValue>
							<name>IOCONFIGCLKDIV0_</name>
							<description>IOCONFIGCLKDIV0.</description>
							<value>0x0</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>IOCONFIGCLKDIV1_</name>
							<description>IOCONFIGCLKDIV1.</description>
							<value>0x1</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>IOCONFIGCLKDIV2_</name>
							<description>IOCONFIGCLKDIV2.</description>
							<value>0x2</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>IOCONFIGCLKDIV3_</name>
							<description>IOCONFIGCLKDIV3.</description>
							<value>0x3</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>IOCONFIGCLKDIV4_</name>
							<description>IOCONFIGCLKDIV4.</description>
							<value>0x4</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>IOCONFIGCLKDIV5_</name>
							<description>IOCONFIGCLKDIV5.</description>
							<value>0x5</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>IOCONFIGCLKDIV6_</name>
							<description>IOCONFIGCLKDIV6.</description>
							<value>0x6</value>
						</enumeratedValue>
					</enumeratedValues>
				</field>
				<field>
					<name>RESERVED</name>
					<description>Reserved.</description>
					<bitRange>[31:16]</bitRange>
										
					
				</field>
			</fields>
		</register>
		<register>
			<name>PIO2_3</name>
			<description>Configures pin PIO2_3/CT16B1_1/DTR0.</description>
			<addressOffset>0x07C</addressOffset>
			<access>read-write</access>
			<resetValue>0x00000090</resetValue>
			<resetMask>0xFFFFFFFF</resetMask>
			<fields>
				<field>
					<name>FUNC</name>
					<description>Selects pin function.</description>
					<bitRange>[2:0]</bitRange>
										
					<enumeratedValues>
					<name>ENUM</name>
										
						<enumeratedValue>
							<name>SELECTS_FUNCTION_PIO</name>
							<description>Selects function PIO2_3.</description>
							<value>0x0</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>RESERVED_DO_NOT_USE</name>
							<description>Reserved. Do not use.</description>
							<value>0x1</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>CT16</name>
							<description>Select function CT16B1_CAP1.</description>
							<value>0x2</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>CT16</name>
							<description>Select function CT16B1_MAT1.</description>
							<value>0x3</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>DTR0</name>
							<description>Select function DTR0.</description>
							<value>0x4</value>
						</enumeratedValue>
					</enumeratedValues>
				</field>
				<field>
					<name>RESERVED</name>
					<description>Reserved</description>
					<bitRange>[3:3]</bitRange>
										
					
				</field>
				<field>
					<name>MODE</name>
					<description>Selects function mode (on-chip pull-up resistor control).</description>
					<bitRange>[4:4]</bitRange>
										
					<enumeratedValues>
					<name>ENUM</name>
										
						<enumeratedValue>
							<name>INACTIVE_PULL_UP_RE</name>
							<description>Inactive (pull-up resistor not enabled).</description>
							<value>0</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>PULL_UP_RESISTOR_ENA</name>
							<description>Pull-up resistor enabled.</description>
							<value>1</value>
						</enumeratedValue>
					</enumeratedValues>
				</field>
				<field>
					<name>RESERVED</name>
					<description>Reserved.</description>
					<bitRange>[5:5]</bitRange>
										
					
				</field>
				<field>
					<name>INV</name>
					<description>Invert input</description>
					<bitRange>[6:6]</bitRange>
										
					<enumeratedValues>
					<name>ENUM</name>
										
						<enumeratedValue>
							<name>INPUT_NOT_INVERTED_</name>
							<description>Input not inverted.</description>
							<value>0</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>INPUT_INVERTED_</name>
							<description>Input inverted.</description>
							<value>1</value>
						</enumeratedValue>
					</enumeratedValues>
				</field>
				<field>
					<name>RESERVED</name>
					<description>Reserved.</description>
					<bitRange>[7:7]</bitRange>
										
					
				</field>
				<field>
					<name>RESERVED</name>
					<description>Reserved.</description>
					<bitRange>[8:8]</bitRange>
										
					
				</field>
				<field>
					<name>DRV</name>
					<description>Drive current mode (Normal-drive pin).</description>
					<bitRange>[9:9]</bitRange>
										
					<enumeratedValues>
					<name>ENUM</name>
										
						<enumeratedValue>
							<name>LOW_MODE_CURRENT_SEL</name>
							<description>Low mode current selected.</description>
							<value>0</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>HIGH_MODE_CURRENT_SE</name>
							<description>High mode current selected.</description>
							<value>1</value>
						</enumeratedValue>
					</enumeratedValues>
				</field>
				<field>
					<name>OD</name>
					<description>Open-drain mode.</description>
					<bitRange>[10:10]</bitRange>
										
					<enumeratedValues>
					<name>ENUM</name>
										
						<enumeratedValue>
							<name>OPEN_DRAIN_MODE_DISA</name>
							<description>Open-drain mode disabled.</description>
							<value>0</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>OPEN_DRAIN_MODE_ENAB</name>
							<description>Open-drain mode enabled.</description>
							<value>1</value>
						</enumeratedValue>
					</enumeratedValues>
				</field>
				<field>
					<name>S_MODE</name>
					<description>Sample mode</description>
					<bitRange>[12:11]</bitRange>
										
					<enumeratedValues>
					<name>ENUM</name>
										
						<enumeratedValue>
							<name>BYPASS_INPUT_FILTER_</name>
							<description>Bypass input filter.</description>
							<value>0x0</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>ONEFILTERCLOCK</name>
							<description>Input pulses shorter than one filter clock are rejected.</description>
							<value>0x1</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>TWOFILTERCLOCKS</name>
							<description>Input pulses shorter than two filter clocks are rejected.</description>
							<value>0x2</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>THREEFILTERCLOCKS</name>
							<description>Input pulses shorter than three filter clocks are rejected.</description>
							<value>0x3</value>
						</enumeratedValue>
					</enumeratedValues>
				</field>
				<field>
					<name>CLK_DIV</name>
					<description>Select peripheral clock divider for input filter sampling clock.</description>
					<bitRange>[15:13]</bitRange>
										
					<enumeratedValues>
					<name>ENUM</name>
										
						<enumeratedValue>
							<name>IOCONFIGCLKDIV0_</name>
							<description>IOCONFIGCLKDIV0.</description>
							<value>0x0</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>IOCONFIGCLKDIV1_</name>
							<description>IOCONFIGCLKDIV1.</description>
							<value>0x1</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>IOCONFIGCLKDIV2_</name>
							<description>IOCONFIGCLKDIV2.</description>
							<value>0x2</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>IOCONFIGCLKDIV3_</name>
							<description>IOCONFIGCLKDIV3.</description>
							<value>0x3</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>IOCONFIGCLKDIV4_</name>
							<description>IOCONFIGCLKDIV4.</description>
							<value>0x4</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>IOCONFIGCLKDIV5_</name>
							<description>IOCONFIGCLKDIV5.</description>
							<value>0x5</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>IOCONFIGCLKDIV6_</name>
							<description>IOCONFIGCLKDIV6.</description>
							<value>0x6</value>
						</enumeratedValue>
					</enumeratedValues>
				</field>
				<field>
					<name>RESERVED</name>
					<description>Reserved.</description>
					<bitRange>[31:16]</bitRange>
										
					
				</field>
			</fields>
		</register>
		<register>
			<name>PIO2_4</name>
			<description>Configures pin PIO2_4/CT32B0_0/CTS0.</description>
			<addressOffset>0x080</addressOffset>
			<access>read-write</access>
			<resetValue>0x00000090</resetValue>
			<resetMask>0xFFFFFFFF</resetMask>
			<fields>
				<field>
					<name>FUNC</name>
					<description>Selects pin function.</description>
					<bitRange>[2:0]</bitRange>
										
					<enumeratedValues>
					<name>ENUM</name>
										
						<enumeratedValue>
							<name>SELECTS_FUNCTION_PIO</name>
							<description>Selects function PIO2_4.</description>
							<value>0x0</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>RESERVED_DO_NOT_USE</name>
							<description>Reserved. Do not use.</description>
							<value>0x1</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>CT32</name>
							<description>Select function CT32B0_CAP0.</description>
							<value>0x2</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>CT32</name>
							<description>Select function CT32B0_MAT0.</description>
							<value>0x3</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>CTS0</name>
							<description>Select function CTS0.</description>
							<value>0x4</value>
						</enumeratedValue>
					</enumeratedValues>
				</field>
				<field>
					<name>RESERVED</name>
					<description>Reserved</description>
					<bitRange>[3:3]</bitRange>
										
					
				</field>
				<field>
					<name>MODE</name>
					<description>Selects function mode (on-chip pull-up resistor control).</description>
					<bitRange>[4:4]</bitRange>
										
					<enumeratedValues>
					<name>ENUM</name>
										
						<enumeratedValue>
							<name>INACTIVE_PULL_UP_RE</name>
							<description>Inactive (pull-up resistor not enabled).</description>
							<value>0</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>PULL_UP_RESISTOR_ENA</name>
							<description>Pull-up resistor enabled.</description>
							<value>1</value>
						</enumeratedValue>
					</enumeratedValues>
				</field>
				<field>
					<name>RESERVED</name>
					<description>Reserved.</description>
					<bitRange>[5:5]</bitRange>
										
					
				</field>
				<field>
					<name>INV</name>
					<description>Invert input</description>
					<bitRange>[6:6]</bitRange>
										
					<enumeratedValues>
					<name>ENUM</name>
										
						<enumeratedValue>
							<name>INPUT_NOT_INVERTED_</name>
							<description>Input not inverted.</description>
							<value>0</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>INPUT_INVERTED_</name>
							<description>Input inverted.</description>
							<value>1</value>
						</enumeratedValue>
					</enumeratedValues>
				</field>
				<field>
					<name>RESERVED</name>
					<description>Reserved.</description>
					<bitRange>[7:7]</bitRange>
										
					
				</field>
				<field>
					<name>RESERVED</name>
					<description>Reserved.</description>
					<bitRange>[8:8]</bitRange>
										
					
				</field>
				<field>
					<name>DRV</name>
					<description>Drive current mode (Normal-drive pin).</description>
					<bitRange>[9:9]</bitRange>
										
					<enumeratedValues>
					<name>ENUM</name>
										
						<enumeratedValue>
							<name>LOW_MODE_CURRENT_SEL</name>
							<description>Low mode current selected.</description>
							<value>0</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>HIGH_MODE_CURRENT_SE</name>
							<description>High mode current selected.</description>
							<value>1</value>
						</enumeratedValue>
					</enumeratedValues>
				</field>
				<field>
					<name>OD</name>
					<description>Open-drain mode.</description>
					<bitRange>[10:10]</bitRange>
										
					<enumeratedValues>
					<name>ENUM</name>
										
						<enumeratedValue>
							<name>OPEN_DRAIN_MODE_DISA</name>
							<description>Open-drain mode disabled.</description>
							<value>0</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>OPEN_DRAIN_MODE_ENAB</name>
							<description>Open-drain mode enabled.</description>
							<value>1</value>
						</enumeratedValue>
					</enumeratedValues>
				</field>
				<field>
					<name>S_MODE</name>
					<description>Sample mode</description>
					<bitRange>[12:11]</bitRange>
										
					<enumeratedValues>
					<name>ENUM</name>
										
						<enumeratedValue>
							<name>BYPASS_INPUT_FILTER_</name>
							<description>Bypass input filter.</description>
							<value>0x0</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>ONEFILTERCLOCK</name>
							<description>Input pulses shorter than one filter clock are rejected.</description>
							<value>0x1</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>TWOFILTERCLOCKS</name>
							<description>Input pulses shorter than two filter clocks are rejected.</description>
							<value>0x2</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>THREEFILTERCLOCKS</name>
							<description>Input pulses shorter than three filter clocks are rejected.</description>
							<value>0x3</value>
						</enumeratedValue>
					</enumeratedValues>
				</field>
				<field>
					<name>CLK_DIV</name>
					<description>Select peripheral clock divider for input filter sampling clock.</description>
					<bitRange>[15:13]</bitRange>
										
					<enumeratedValues>
					<name>ENUM</name>
										
						<enumeratedValue>
							<name>IOCONFIGCLKDIV0_</name>
							<description>IOCONFIGCLKDIV0.</description>
							<value>0x0</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>IOCONFIGCLKDIV1_</name>
							<description>IOCONFIGCLKDIV1.</description>
							<value>0x1</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>IOCONFIGCLKDIV2_</name>
							<description>IOCONFIGCLKDIV2.</description>
							<value>0x2</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>IOCONFIGCLKDIV3_</name>
							<description>IOCONFIGCLKDIV3.</description>
							<value>0x3</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>IOCONFIGCLKDIV4_</name>
							<description>IOCONFIGCLKDIV4.</description>
							<value>0x4</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>IOCONFIGCLKDIV5_</name>
							<description>IOCONFIGCLKDIV5.</description>
							<value>0x5</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>IOCONFIGCLKDIV6_</name>
							<description>IOCONFIGCLKDIV6.</description>
							<value>0x6</value>
						</enumeratedValue>
					</enumeratedValues>
				</field>
				<field>
					<name>RESERVED</name>
					<description>Reserved.</description>
					<bitRange>[31:16]</bitRange>
										
					
				</field>
			</fields>
		</register>
		<register>
			<name>PIO2_5</name>
			<description>Configures pin PIO2_5/CT32B0_1/ DCD0.</description>
			<addressOffset>0x084</addressOffset>
			<access>read-write</access>
			<resetValue>0x00000090</resetValue>
			<resetMask>0xFFFFFFFF</resetMask>
			<fields>
				<field>
					<name>FUNC</name>
					<description>Selects pin function.</description>
					<bitRange>[2:0]</bitRange>
										
					<enumeratedValues>
					<name>ENUM</name>
										
						<enumeratedValue>
							<name>SELECTS_FUNCTION_PIO</name>
							<description>Selects function PIO2_5.</description>
							<value>0x0</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>RESERVED_DO_NOT_USE</name>
							<description>Reserved. Do not use.</description>
							<value>0x1</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>CT32</name>
							<description>Select function CT32B0_CAP1.</description>
							<value>0x2</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>CT32</name>
							<description>Select function CT32B0_MAT1.</description>
							<value>0x3</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>RI0_</name>
							<description>Select function RI0.</description>
							<value>0x4</value>
						</enumeratedValue>
					</enumeratedValues>
				</field>
				<field>
					<name>RESERVED</name>
					<description>Reserved</description>
					<bitRange>[3:3]</bitRange>
										
					
				</field>
				<field>
					<name>MODE</name>
					<description>Selects function mode (on-chip pull-up resistor control).</description>
					<bitRange>[4:4]</bitRange>
										
					<enumeratedValues>
					<name>ENUM</name>
										
						<enumeratedValue>
							<name>INACTIVE_PULL_UP_RE</name>
							<description>Inactive (pull-up resistor not enabled).</description>
							<value>0</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>PULL_UP_RESISTOR_ENA</name>
							<description>Pull-up resistor enabled.</description>
							<value>1</value>
						</enumeratedValue>
					</enumeratedValues>
				</field>
				<field>
					<name>RESERVED</name>
					<description>Reserved.</description>
					<bitRange>[5:5]</bitRange>
										
					
				</field>
				<field>
					<name>INV</name>
					<description>Invert input</description>
					<bitRange>[6:6]</bitRange>
										
					<enumeratedValues>
					<name>ENUM</name>
										
						<enumeratedValue>
							<name>INPUT_NOT_INVERTED_</name>
							<description>Input not inverted.</description>
							<value>0</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>INPUT_INVERTED_</name>
							<description>Input inverted.</description>
							<value>1</value>
						</enumeratedValue>
					</enumeratedValues>
				</field>
				<field>
					<name>RESERVED</name>
					<description>Reserved.</description>
					<bitRange>[7:7]</bitRange>
										
					
				</field>
				<field>
					<name>RESERVED</name>
					<description>Reserved.</description>
					<bitRange>[8:8]</bitRange>
										
					
				</field>
				<field>
					<name>DRV</name>
					<description>Drive current mode (Normal-drive pin).</description>
					<bitRange>[9:9]</bitRange>
										
					<enumeratedValues>
					<name>ENUM</name>
										
						<enumeratedValue>
							<name>LOW_MODE_CURRENT_SEL</name>
							<description>Low mode current selected.</description>
							<value>0</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>HIGH_MODE_CURRENT_SE</name>
							<description>High mode current selected.</description>
							<value>1</value>
						</enumeratedValue>
					</enumeratedValues>
				</field>
				<field>
					<name>OD</name>
					<description>Open-drain mode.</description>
					<bitRange>[10:10]</bitRange>
										
					<enumeratedValues>
					<name>ENUM</name>
										
						<enumeratedValue>
							<name>OPEN_DRAIN_MODE_DISA</name>
							<description>Open-drain mode disabled.</description>
							<value>0</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>OPEN_DRAIN_MODE_ENAB</name>
							<description>Open-drain mode enabled.</description>
							<value>1</value>
						</enumeratedValue>
					</enumeratedValues>
				</field>
				<field>
					<name>S_MODE</name>
					<description>Sample mode</description>
					<bitRange>[12:11]</bitRange>
										
					<enumeratedValues>
					<name>ENUM</name>
										
						<enumeratedValue>
							<name>BYPASS_INPUT_FILTER_</name>
							<description>Bypass input filter.</description>
							<value>0x0</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>ONEFILTERCLOCK</name>
							<description>Input pulses shorter than one filter clock are rejected.</description>
							<value>0x1</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>TWOFILTERCLOCKS</name>
							<description>Input pulses shorter than two filter clocks are rejected.</description>
							<value>0x2</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>THREEFILTERCLOCKS</name>
							<description>Input pulses shorter than three filter clocks are rejected.</description>
							<value>0x3</value>
						</enumeratedValue>
					</enumeratedValues>
				</field>
				<field>
					<name>CLK_DIV</name>
					<description>Select peripheral clock divider for input filter sampling clock.</description>
					<bitRange>[15:13]</bitRange>
										
					<enumeratedValues>
					<name>ENUM</name>
										
						<enumeratedValue>
							<name>IOCONFIGCLKDIV0_</name>
							<description>IOCONFIGCLKDIV0.</description>
							<value>0x0</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>IOCONFIGCLKDIV1_</name>
							<description>IOCONFIGCLKDIV1.</description>
							<value>0x1</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>IOCONFIGCLKDIV2_</name>
							<description>IOCONFIGCLKDIV2.</description>
							<value>0x2</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>IOCONFIGCLKDIV3_</name>
							<description>IOCONFIGCLKDIV3.</description>
							<value>0x3</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>IOCONFIGCLKDIV4_</name>
							<description>IOCONFIGCLKDIV4.</description>
							<value>0x4</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>IOCONFIGCLKDIV5_</name>
							<description>IOCONFIGCLKDIV5.</description>
							<value>0x5</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>IOCONFIGCLKDIV6_</name>
							<description>IOCONFIGCLKDIV6.</description>
							<value>0x6</value>
						</enumeratedValue>
					</enumeratedValues>
				</field>
				<field>
					<name>RESERVED</name>
					<description>Reserved.</description>
					<bitRange>[31:16]</bitRange>
										
					
				</field>
			</fields>
		</register>
		<register>
			<name>PIO2_6</name>
			<description>Configures pin PIO2_6/CT32B0_2/RI0.</description>
			<addressOffset>0x088</addressOffset>
			<access>read-write</access>
			<resetValue>0x00000090</resetValue>
			<resetMask>0xFFFFFFFF</resetMask>
			<fields>
				<field>
					<name>FUNC</name>
					<description>Selects pin function.</description>
					<bitRange>[2:0]</bitRange>
										
					<enumeratedValues>
					<name>ENUM</name>
										
						<enumeratedValue>
							<name>SELECTS_FUNCTION_PIO</name>
							<description>Selects function PIO2_6.</description>
							<value>0x0</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>RESERVED_DO_NOT_USE</name>
							<description>Reserved. Do not use.</description>
							<value>0x1</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>CT32</name>
							<description>Select function CT32B0_CAP2.</description>
							<value>0x2</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>CT32</name>
							<description>Select function CT32B0_MAT2.</description>
							<value>0x3</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>DCD0</name>
							<description>Select function DCD0.</description>
							<value>0x4</value>
						</enumeratedValue>
					</enumeratedValues>
				</field>
				<field>
					<name>RESERVED</name>
					<description>Reserved</description>
					<bitRange>[3:3]</bitRange>
										
					
				</field>
				<field>
					<name>MODE</name>
					<description>Selects function mode (on-chip pull-up resistor control).</description>
					<bitRange>[4:4]</bitRange>
										
					<enumeratedValues>
					<name>ENUM</name>
										
						<enumeratedValue>
							<name>INACTIVE_PULL_UP_RE</name>
							<description>Inactive (pull-up resistor not enabled).</description>
							<value>0</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>PULL_UP_RESISTOR_ENA</name>
							<description>Pull-up resistor enabled.</description>
							<value>1</value>
						</enumeratedValue>
					</enumeratedValues>
				</field>
				<field>
					<name>RESERVED</name>
					<description>Reserved.</description>
					<bitRange>[5:5]</bitRange>
										
					
				</field>
				<field>
					<name>INV</name>
					<description>Invert input</description>
					<bitRange>[6:6]</bitRange>
										
					<enumeratedValues>
					<name>ENUM</name>
										
						<enumeratedValue>
							<name>INPUT_NOT_INVERTED_</name>
							<description>Input not inverted.</description>
							<value>0</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>INPUT_INVERTED_</name>
							<description>Input inverted.</description>
							<value>1</value>
						</enumeratedValue>
					</enumeratedValues>
				</field>
				<field>
					<name>RESERVED</name>
					<description>Reserved.</description>
					<bitRange>[7:7]</bitRange>
										
					
				</field>
				<field>
					<name>RESERVED</name>
					<description>Reserved.</description>
					<bitRange>[8:8]</bitRange>
										
					
				</field>
				<field>
					<name>DRV</name>
					<description>Drive current mode (Normal-drive pin).</description>
					<bitRange>[9:9]</bitRange>
										
					<enumeratedValues>
					<name>ENUM</name>
										
						<enumeratedValue>
							<name>LOW_MODE_CURRENT_SEL</name>
							<description>Low mode current selected.</description>
							<value>0</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>HIGH_MODE_CURRENT_SE</name>
							<description>High mode current selected.</description>
							<value>1</value>
						</enumeratedValue>
					</enumeratedValues>
				</field>
				<field>
					<name>OD</name>
					<description>Open-drain mode.</description>
					<bitRange>[10:10]</bitRange>
										
					<enumeratedValues>
					<name>ENUM</name>
										
						<enumeratedValue>
							<name>OPEN_DRAIN_MODE_DISA</name>
							<description>Open-drain mode disabled.</description>
							<value>0</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>OPEN_DRAIN_MODE_ENAB</name>
							<description>Open-drain mode enabled.</description>
							<value>1</value>
						</enumeratedValue>
					</enumeratedValues>
				</field>
				<field>
					<name>S_MODE</name>
					<description>Sample mode</description>
					<bitRange>[12:11]</bitRange>
										
					<enumeratedValues>
					<name>ENUM</name>
										
						<enumeratedValue>
							<name>BYPASS_INPUT_FILTER_</name>
							<description>Bypass input filter.</description>
							<value>0x0</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>ONEFILTERCLOCK</name>
							<description>Input pulses shorter than one filter clock are rejected.</description>
							<value>0x1</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>TWOFILTERCLOCKS</name>
							<description>Input pulses shorter than two filter clocks are rejected.</description>
							<value>0x2</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>THREEFILTERCLOCKS</name>
							<description>Input pulses shorter than three filter clocks are rejected.</description>
							<value>0x3</value>
						</enumeratedValue>
					</enumeratedValues>
				</field>
				<field>
					<name>CLK_DIV</name>
					<description>Select peripheral clock divider for input filter sampling clock.</description>
					<bitRange>[15:13]</bitRange>
										
					<enumeratedValues>
					<name>ENUM</name>
										
						<enumeratedValue>
							<name>IOCONFIGCLKDIV0_</name>
							<description>IOCONFIGCLKDIV0.</description>
							<value>0x0</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>IOCONFIGCLKDIV1_</name>
							<description>IOCONFIGCLKDIV1.</description>
							<value>0x1</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>IOCONFIGCLKDIV2_</name>
							<description>IOCONFIGCLKDIV2.</description>
							<value>0x2</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>IOCONFIGCLKDIV3_</name>
							<description>IOCONFIGCLKDIV3.</description>
							<value>0x3</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>IOCONFIGCLKDIV4_</name>
							<description>IOCONFIGCLKDIV4.</description>
							<value>0x4</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>IOCONFIGCLKDIV5_</name>
							<description>IOCONFIGCLKDIV5.</description>
							<value>0x5</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>IOCONFIGCLKDIV6_</name>
							<description>IOCONFIGCLKDIV6.</description>
							<value>0x6</value>
						</enumeratedValue>
					</enumeratedValues>
				</field>
				<field>
					<name>RESERVED</name>
					<description>Reserved.</description>
					<bitRange>[31:16]</bitRange>
										
					
				</field>
			</fields>
		</register>
		<register>
			<name>PIO2_7</name>
			<description>Configures pin PIO2_7/CT32B0_3/DSR0.</description>
			<addressOffset>0x08C</addressOffset>
			<access>read-write</access>
			<resetValue>0x00000090</resetValue>
			<resetMask>0xFFFFFFFF</resetMask>
			<fields>
				<field>
					<name>FUNC</name>
					<description>Selects pin function.</description>
					<bitRange>[2:0]</bitRange>
										
					<enumeratedValues>
					<name>ENUM</name>
										
						<enumeratedValue>
							<name>SELECTS_FUNCTION_PIO</name>
							<description>Selects function PIO2_7.</description>
							<value>0x0</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>RESERVED_DO_NOT_USE</name>
							<description>Reserved. Do not use.</description>
							<value>0x1</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>CT32</name>
							<description>Select function CT32B0_CAP3.</description>
							<value>0x2</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>CT32</name>
							<description>Select function CT32B0_MAT3.</description>
							<value>0x3</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>DSR0</name>
							<description>Select function DSR0.</description>
							<value>0x4</value>
						</enumeratedValue>
					</enumeratedValues>
				</field>
				<field>
					<name>RESERVED</name>
					<description>Reserved</description>
					<bitRange>[3:3]</bitRange>
										
					
				</field>
				<field>
					<name>MODE</name>
					<description>Selects function mode (on-chip pull-up resistor control).</description>
					<bitRange>[4:4]</bitRange>
										
					<enumeratedValues>
					<name>ENUM</name>
										
						<enumeratedValue>
							<name>INACTIVE_PULL_UP_RE</name>
							<description>Inactive (pull-up resistor not enabled).</description>
							<value>0</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>PULL_UP_RESISTOR_ENA</name>
							<description>Pull-up resistor enabled.</description>
							<value>1</value>
						</enumeratedValue>
					</enumeratedValues>
				</field>
				<field>
					<name>RESERVED</name>
					<description>Reserved.</description>
					<bitRange>[5:5]</bitRange>
										
					
				</field>
				<field>
					<name>INV</name>
					<description>Invert input</description>
					<bitRange>[6:6]</bitRange>
										
					<enumeratedValues>
					<name>ENUM</name>
										
						<enumeratedValue>
							<name>INPUT_NOT_INVERTED_</name>
							<description>Input not inverted.</description>
							<value>0</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>INPUT_INVERTED_</name>
							<description>Input inverted.</description>
							<value>1</value>
						</enumeratedValue>
					</enumeratedValues>
				</field>
				<field>
					<name>RESERVED</name>
					<description>Reserved.</description>
					<bitRange>[7:7]</bitRange>
										
					
				</field>
				<field>
					<name>RESERVED</name>
					<description>Reserved.</description>
					<bitRange>[8:8]</bitRange>
										
					
				</field>
				<field>
					<name>DRV</name>
					<description>Drive current mode (Normal-drive pin).</description>
					<bitRange>[9:9]</bitRange>
										
					<enumeratedValues>
					<name>ENUM</name>
										
						<enumeratedValue>
							<name>LOW_MODE_CURRENT_SEL</name>
							<description>Low mode current selected.</description>
							<value>0</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>HIGH_MODE_CURRENT_SE</name>
							<description>High mode current selected.</description>
							<value>1</value>
						</enumeratedValue>
					</enumeratedValues>
				</field>
				<field>
					<name>OD</name>
					<description>Open-drain mode.</description>
					<bitRange>[10:10]</bitRange>
										
					<enumeratedValues>
					<name>ENUM</name>
										
						<enumeratedValue>
							<name>OPEN_DRAIN_MODE_DISA</name>
							<description>Open-drain mode disabled.</description>
							<value>0</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>OPEN_DRAIN_MODE_ENAB</name>
							<description>Open-drain mode enabled.</description>
							<value>1</value>
						</enumeratedValue>
					</enumeratedValues>
				</field>
				<field>
					<name>S_MODE</name>
					<description>Sample mode</description>
					<bitRange>[12:11]</bitRange>
										
					<enumeratedValues>
					<name>ENUM</name>
										
						<enumeratedValue>
							<name>BYPASS_INPUT_FILTER_</name>
							<description>Bypass input filter.</description>
							<value>0x0</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>ONEFILTERCLOCK</name>
							<description>Input pulses shorter than one filter clock are rejected.</description>
							<value>0x1</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>TWOFILTERCLOCKS</name>
							<description>Input pulses shorter than two filter clocks are rejected.</description>
							<value>0x2</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>THREEFILTERCLOCKS</name>
							<description>Input pulses shorter than three filter clocks are rejected.</description>
							<value>0x3</value>
						</enumeratedValue>
					</enumeratedValues>
				</field>
				<field>
					<name>CLK_DIV</name>
					<description>Select peripheral clock divider for input filter sampling clock.</description>
					<bitRange>[15:13]</bitRange>
										
					<enumeratedValues>
					<name>ENUM</name>
										
						<enumeratedValue>
							<name>IOCONFIGCLKDIV0_</name>
							<description>IOCONFIGCLKDIV0.</description>
							<value>0x0</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>IOCONFIGCLKDIV1_</name>
							<description>IOCONFIGCLKDIV1.</description>
							<value>0x1</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>IOCONFIGCLKDIV2_</name>
							<description>IOCONFIGCLKDIV2.</description>
							<value>0x2</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>IOCONFIGCLKDIV3_</name>
							<description>IOCONFIGCLKDIV3.</description>
							<value>0x3</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>IOCONFIGCLKDIV4_</name>
							<description>IOCONFIGCLKDIV4.</description>
							<value>0x4</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>IOCONFIGCLKDIV5_</name>
							<description>IOCONFIGCLKDIV5.</description>
							<value>0x5</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>IOCONFIGCLKDIV6_</name>
							<description>IOCONFIGCLKDIV6.</description>
							<value>0x6</value>
						</enumeratedValue>
					</enumeratedValues>
				</field>
				<field>
					<name>RESERVED</name>
					<description>Reserved.</description>
					<bitRange>[31:16]</bitRange>
										
					
				</field>
			</fields>
		</register>
		<register>
			<name>PIO0_10</name>
			<description>Configures pin PIO0_10/SCL.</description>
			<addressOffset>0x090</addressOffset>
			<access>read-write</access>
			<resetValue>0x00000080</resetValue>
			<resetMask>0xFFFFFFFF</resetMask>
			<fields>
				<field>
					<name>FUNC</name>
					<description>Selects pin function.</description>
					<bitRange>[2:0]</bitRange>
										
					<enumeratedValues>
					<name>ENUM</name>
										
						<enumeratedValue>
							<name>SELECTS_FUNCTION_PIO</name>
							<description>Selects function PIO0_10.</description>
							<value>0x0</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>RESERVED_DO_NOT_USE</name>
							<description>Reserved. Do not use.</description>
							<value>0x1</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>SELECT_I2C_BUS_FUNCT</name>
							<description>Select I2C-bus function SCL.</description>
							<value>0x2</value>
						</enumeratedValue>
					</enumeratedValues>
				</field>
				<field>
					<name>RESERVED</name>
					<description>Reserved.</description>
					<bitRange>[5:3]</bitRange>
										
					
				</field>
				<field>
					<name>INV</name>
					<description>Invert input</description>
					<bitRange>[6:6]</bitRange>
										
					<enumeratedValues>
					<name>ENUM</name>
										
						<enumeratedValue>
							<name>INPUT_NOT_INVERTED_</name>
							<description>Input not inverted.</description>
							<value>0</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>INPUT_INVERTED_</name>
							<description>Input inverted.</description>
							<value>1</value>
						</enumeratedValue>
					</enumeratedValues>
				</field>
				<field>
					<name>RESERVED</name>
					<description>Reserved.</description>
					<bitRange>[9:7]</bitRange>
										
					
				</field>
				<field>
					<name>TOD</name>
					<description>True open-drain mode.</description>
					<bitRange>[10:10]</bitRange>
										
					<enumeratedValues>
					<name>ENUM</name>
										
						<enumeratedValue>
							<name>DISABLE_</name>
							<description>Disable.</description>
							<value>0</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>TRUE_OPEN_DRAIN_MODE</name>
							<description>True open-drain mode enabled.</description>
							<value>1</value>
						</enumeratedValue>
					</enumeratedValues>
				</field>
				<field>
					<name>S_MODE</name>
					<description>Sample mode</description>
					<bitRange>[12:11]</bitRange>
										
					<enumeratedValues>
					<name>ENUM</name>
										
						<enumeratedValue>
							<name>BYPASS_INPUT_FILTER_</name>
							<description>Bypass input filter.</description>
							<value>0x0</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>ONEFILTERCLOCK</name>
							<description>Input pulses shorter than one filter clock are rejected.</description>
							<value>0x1</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>TWOFILTERCLOCKS</name>
							<description>Input pulses shorter than two filter clocks are rejected.</description>
							<value>0x2</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>THREEFILTERCLOCKS</name>
							<description>Input pulses shorter than three filter clocks are rejected.</description>
							<value>0x3</value>
						</enumeratedValue>
					</enumeratedValues>
				</field>
				<field>
					<name>CLK_DIV</name>
					<description>Select peripheral clock divider for input filter sampling clock.</description>
					<bitRange>[15:13]</bitRange>
										
					<enumeratedValues>
					<name>ENUM</name>
										
						<enumeratedValue>
							<name>IOCONFIGCLKDIV0_</name>
							<description>IOCONFIGCLKDIV0.</description>
							<value>0x0</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>IOCONFIGCLKDIV1_</name>
							<description>IOCONFIGCLKDIV1.</description>
							<value>0x1</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>IOCONFIGCLKDIV2_</name>
							<description>IOCONFIGCLKDIV2.</description>
							<value>0x2</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>IOCONFIGCLKDIV3_</name>
							<description>IOCONFIGCLKDIV3.</description>
							<value>0x3</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>IOCONFIGCLKDIV4_</name>
							<description>IOCONFIGCLKDIV4.</description>
							<value>0x4</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>IOCONFIGCLKDIV5_</name>
							<description>IOCONFIGCLKDIV5.</description>
							<value>0x5</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>IOCONFIGCLKDIV6_</name>
							<description>IOCONFIGCLKDIV6.</description>
							<value>0x6</value>
						</enumeratedValue>
					
					</enumeratedValues>
				</field>
				<field>
					<name>RESERVED</name>
					<description>Reserved.</description>
					<bitRange>[31:16]</bitRange>
										
					
				</field>
			</fields>
		</register>
		<register>
			<name>PIO0_11</name>
			<description>Configures pin PIO0_11/SDA/CT16B0_0.</description>
			<addressOffset>0x094</addressOffset>
			<access>read-write</access>
			<resetValue>0x00000080</resetValue>
			<resetMask>0xFFFFFFFF</resetMask>
			<fields>
				<field>
					<name>FUNC</name>
					<description>Selects pin function.</description>
					<bitRange>[2:0]</bitRange>
										
					<enumeratedValues>
					<name>ENUM</name>
										
						<enumeratedValue>
							<name>SELECTS_FUNCTION_PIO</name>
							<description>Selects function PIO0_11.</description>
							<value>0x0</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>RESERVED_DO_NOT_USE</name>
							<description>Reserved. Do not use.</description>
							<value>0x1</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>SELECT_I2C_BUS_FUNCT</name>
							<description>Select I2C-bus function SDA.</description>
							<value>0x2</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>CT16</name>
							<description>Select function CT16B0_CAP0.</description>
							<value>0x3</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>CT16</name>
							<description>Select function CT16B0_MAT0.</description>
							<value>0x4</value>
						</enumeratedValue>
					</enumeratedValues>
				</field>
				<field>
					<name>RESERVED</name>
					<description>Reserved.</description>
					<bitRange>[5:3]</bitRange>
										
					
				</field>
				<field>
					<name>INV</name>
					<description>Invert input</description>
					<bitRange>[6:6]</bitRange>
										
					<enumeratedValues>
					<name>ENUM</name>
										
						<enumeratedValue>
							<name>INPUT_NOT_INVERTED_</name>
							<description>Input not inverted.</description>
							<value>0</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>INPUT_INVERTED_</name>
							<description>Input inverted.</description>
							<value>1</value>
						</enumeratedValue>
					</enumeratedValues>
				</field>
				<field>
					<name>RESERVED</name>
					<description>Reserved.</description>
					<bitRange>[9:7]</bitRange>
										
					
				</field>
				<field>
					<name>TOD</name>
					<description>True open-drain mode.</description>
					<bitRange>[10:10]</bitRange>
										
					<enumeratedValues>
					<name>ENUM</name>
										
						<enumeratedValue>
							<name>DISABLE_</name>
							<description>Disable.</description>
							<value>0</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>TRUE_OPEN_DRAIN_MODE</name>
							<description>True open-drain mode enabled.</description>
							<value>1</value>
						</enumeratedValue>
					</enumeratedValues>
				</field>
				<field>
					<name>S_MODE</name>
					<description>Sample mode</description>
					<bitRange>[12:11]</bitRange>
										
					<enumeratedValues>
					<name>ENUM</name>
										
						<enumeratedValue>
							<name>BYPASS_INPUT_FILTER_</name>
							<description>Bypass input filter.</description>
							<value>0x0</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>ONEFILTERCLOCK</name>
							<description>Input pulses shorter than one filter clock are rejected.</description>
							<value>0x1</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>TWOFILTERCLOCKS</name>
							<description>Input pulses shorter than two filter clocks are rejected.</description>
							<value>0x2</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>THREEFILTERCLOCKS</name>
							<description>Input pulses shorter than three filter clocks are rejected.</description>
							<value>0x3</value>
						</enumeratedValue>
					</enumeratedValues>
				</field>
				<field>
					<name>CLK_DIV</name>
					<description>Select peripheral clock divider for input filter sampling clock.</description>
					<bitRange>[15:13]</bitRange>
										
					<enumeratedValues>
					<name>ENUM</name>
										
						<enumeratedValue>
							<name>IOCONFIGCLKDIV0_</name>
							<description>IOCONFIGCLKDIV0.</description>
							<value>0x0</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>IOCONFIGCLKDIV1_</name>
							<description>IOCONFIGCLKDIV1.</description>
							<value>0x1</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>IOCONFIGCLKDIV2_</name>
							<description>IOCONFIGCLKDIV2.</description>
							<value>0x2</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>IOCONFIGCLKDIV3_</name>
							<description>IOCONFIGCLKDIV3.</description>
							<value>0x3</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>IOCONFIGCLKDIV4_</name>
							<description>IOCONFIGCLKDIV4.</description>
							<value>0x4</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>IOCONFIGCLKDIV5_</name>
							<description>IOCONFIGCLKDIV5.</description>
							<value>0x5</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>IOCONFIGCLKDIV6_</name>
							<description>IOCONFIGCLKDIV6.</description>
							<value>0x6</value>
						</enumeratedValue>
						
					</enumeratedValues>
				</field>
				<field>
					<name>RESERVED</name>
					<description>Reserved.</description>
					<bitRange>[31:16]</bitRange>
										
					
				</field>
			</fields>
		</register>
		<register>
			<name>PIO0_12</name>
			<description>Configures pin PIO0_12/CLKOUT/CT16B0_1.</description>
			<addressOffset>0x098</addressOffset>
			<access>read-write</access>
			<resetValue>0x00000090</resetValue>
			<resetMask>0xFFFFFFFF</resetMask>
			<fields>
				<field>
					<name>FUNC</name>
					<description>Selects pin function.</description>
					<bitRange>[2:0]</bitRange>
										
					<enumeratedValues>
					<name>ENUM</name>
										
						<enumeratedValue>
							<name>SELECTS_FUNCTION_PIO</name>
							<description>Selects function PIO0_12.</description>
							<value>0x0</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>RESERVED_DO_NOT_USE</name>
							<description>Reserved. Do not use.</description>
							<value>0x1</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>CLKO</name>
							<description>Select function CLKOUT.</description>
							<value>0x2</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>CT16</name>
							<description>Select function CT16B0_CAP1.</description>
							<value>0x3</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>CT16</name>
							<description>Select function CT16B0_MAT1.</description>
							<value>0x4</value>
						</enumeratedValue>
					</enumeratedValues>
				</field>
				<field>
					<name>RESERVED</name>
					<description>Reserved</description>
					<bitRange>[3:3]</bitRange>
										
					
				</field>
				<field>
					<name>MODE</name>
					<description>Selects function mode (on-chip pull-up resistor control).</description>
					<bitRange>[4:4]</bitRange>
										
					<enumeratedValues>
					<name>ENUM</name>
										
						<enumeratedValue>
							<name>INACTIVE_PULL_UP_RE</name>
							<description>Inactive (pull-up resistor not enabled).</description>
							<value>0</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>PULL_UP_RESISTOR_ENA</name>
							<description>Pull-up resistor enabled.</description>
							<value>1</value>
						</enumeratedValue>
					</enumeratedValues>
				</field>
				<field>
					<name>RESERVED</name>
					<description>Reserved.</description>
					<bitRange>[5:5]</bitRange>
										
					
				</field>
				<field>
					<name>INV</name>
					<description>Invert input</description>
					<bitRange>[6:6]</bitRange>
										
					<enumeratedValues>
					<name>ENUM</name>
										
						<enumeratedValue>
							<name>INPUT_NOT_INVERTED_</name>
							<description>Input not inverted.</description>
							<value>0</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>INPUT_INVERTED_</name>
							<description>Input inverted.</description>
							<value>1</value>
						</enumeratedValue>
					</enumeratedValues>
				</field>
				<field>
					<name>RESERVED</name>
					<description>Reserved.</description>
					<bitRange>[7:7]</bitRange>
										
					
				</field>
				<field>
					<name>RESERVED</name>
					<description>Reserved.</description>
					<bitRange>[8:8]</bitRange>
										
					
				</field>
				<field>
					<name>DRV</name>
					<description>Drive current mode (High-drive pin).</description>
					<bitRange>[9:9]</bitRange>
										
					<enumeratedValues>
					<name>ENUM</name>
										
						<enumeratedValue>
							<name>LOW_MODE_CURRENT_SEL</name>
							<description>Low mode current selected.</description>
							<value>0</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>HIGH_MODE_CURRENT_SE</name>
							<description>High mode current selected.</description>
							<value>1</value>
						</enumeratedValue>
					</enumeratedValues>
				</field>
				<field>
					<name>OD</name>
					<description>Open-drain mode.</description>
					<bitRange>[10:10]</bitRange>
										
					<enumeratedValues>
					<name>ENUM</name>
										
						<enumeratedValue>
							<name>OPEN_DRAIN_MODE_DISA</name>
							<description>Open-drain mode disabled.</description>
							<value>0</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>OPEN_DRAIN_MODE_ENAB</name>
							<description>Open-drain mode enabled.</description>
							<value>1</value>
						</enumeratedValue>
					</enumeratedValues>
				</field>
				<field>
					<name>S_MODE</name>
					<description>Sample mode</description>
					<bitRange>[12:11]</bitRange>
										
					<enumeratedValues>
					<name>ENUM</name>
										
						<enumeratedValue>
							<name>BYPASS_INPUT_FILTER_</name>
							<description>Bypass input filter.</description>
							<value>0x0</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>ONEFILTERCLOCK</name>
							<description>Input pulses shorter than one filter clock are rejected.</description>
							<value>0x1</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>TWOFILTERCLOCKS</name>
							<description>Input pulses shorter than two filter clocks are rejected.</description>
							<value>0x2</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>THREEFILTERCLOCKS</name>
							<description>Input pulses shorter than three filter clocks are rejected.</description>
							<value>0x3</value>
						</enumeratedValue>
					</enumeratedValues>
				</field>
				<field>
					<name>CLK_DIV</name>
					<description>Select peripheral clock divider for input filter sampling clock.</description>
					<bitRange>[15:13]</bitRange>
										
					<enumeratedValues>
					<name>ENUM</name>
										
						<enumeratedValue>
							<name>IOCONFIGCLKDIV0_</name>
							<description>IOCONFIGCLKDIV0.</description>
							<value>0x0</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>IOCONFIGCLKDIV1_</name>
							<description>IOCONFIGCLKDIV1.</description>
							<value>0x1</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>IOCONFIGCLKDIV2_</name>
							<description>IOCONFIGCLKDIV2.</description>
							<value>0x2</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>IOCONFIGCLKDIV3_</name>
							<description>IOCONFIGCLKDIV3.</description>
							<value>0x3</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>IOCONFIGCLKDIV4_</name>
							<description>IOCONFIGCLKDIV4.</description>
							<value>0x4</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>IOCONFIGCLKDIV5_</name>
							<description>IOCONFIGCLKDIV5.</description>
							<value>0x5</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>IOCONFIGCLKDIV6_</name>
							<description>IOCONFIGCLKDIV6.</description>
							<value>0x6</value>
						</enumeratedValue>
					</enumeratedValues>
				</field>
				<field>
					<name>RESERVED</name>
					<description>Reserved.</description>
					<bitRange>[31:16]</bitRange>
										
					
				</field>
			</fields>
		</register>
		<register>
			<name>RESET_PIO0_13</name>
			<description>Configures pin RESET/PIO0_13.</description>
			<addressOffset>0x09C</addressOffset>
			<access>read-write</access>
			<resetValue>0x00000090</resetValue>
			<resetMask>0xFFFFFFFF</resetMask>
			<fields>
				<field>
					<name>FUNC</name>
					<description>Selects pin function.</description>
					<bitRange>[2:0]</bitRange>
										
					<enumeratedValues>
					<name>ENUM</name>
										
						<enumeratedValue>
							<name>SELECTS_FUNCTION_RES</name>
							<description>Selects function RESET.</description>
							<value>0x0</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>PIO0</name>
							<description>Select function PIO0_13.</description>
							<value>0x1</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>RESERVED_DO_NOT_USE</name>
							<description>Reserved. Do not use.</description>
							<value>0x2</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>RESERVED_</name>
							<description>Reserved.</description>
							<value>0x3</value>
						</enumeratedValue>
					</enumeratedValues>
				</field>
				<field>
					<name>RESERVED</name>
					<description>Reserved</description>
					<bitRange>[3:3]</bitRange>
										
					
				</field>
				<field>
					<name>MODE</name>
					<description>Selects function mode (on-chip pull-up resistor control).</description>
					<bitRange>[4:4]</bitRange>
										
					<enumeratedValues>
					<name>ENUM</name>
										
						<enumeratedValue>
							<name>INACTIVE_PULL_UP_RE</name>
							<description>Inactive (pull-up resistor not enabled).</description>
							<value>0</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>PULL_UP_RESISTOR_ENA</name>
							<description>Pull-up resistor enabled.</description>
							<value>1</value>
						</enumeratedValue>
					</enumeratedValues>
				</field>
				<field>
					<name>RESERVED</name>
					<description>Reserved.</description>
					<bitRange>[5:5]</bitRange>
										
					
				</field>
				<field>
					<name>INV</name>
					<description>Invert input</description>
					<bitRange>[6:6]</bitRange>
										
					<enumeratedValues>
					<name>ENUM</name>
										
						<enumeratedValue>
							<name>INPUT_NOT_INVERTED_</name>
							<description>Input not inverted.</description>
							<value>0</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>INPUT_INVERTED_</name>
							<description>Input inverted.</description>
							<value>1</value>
						</enumeratedValue>
					</enumeratedValues>
				</field>
				<field>
					<name>RESERVED</name>
					<description>Reserved.</description>
					<bitRange>[7:7]</bitRange>
										
					
				</field>
				<field>
					<name>RESERVED</name>
					<description>Reserved.</description>
					<bitRange>[8:8]</bitRange>
										
					
				</field>
				<field>
					<name>DRV</name>
					<description>Drive current mode (Normal-drive pin).</description>
					<bitRange>[9:9]</bitRange>
										
					<enumeratedValues>
					<name>ENUM</name>
										
						<enumeratedValue>
							<name>LOW_MODE_CURRENT_SEL</name>
							<description>Low mode current selected.</description>
							<value>0</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>HIGH_MODE_CURRENT_SE</name>
							<description>High mode current selected.</description>
							<value>1</value>
						</enumeratedValue>
					</enumeratedValues>
				</field>
				<field>
					<name>OD</name>
					<description>Open-drain mode.</description>
					<bitRange>[10:10]</bitRange>
										
					<enumeratedValues>
					<name>ENUM</name>
										
						<enumeratedValue>
							<name>OPEN_DRAIN_MODE_DISA</name>
							<description>Open-drain mode disabled.</description>
							<value>0</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>OPEN_DRAIN_MODE_ENAB</name>
							<description>Open-drain mode enabled.</description>
							<value>1</value>
						</enumeratedValue>
					</enumeratedValues>
				</field>
				<field>
					<name>S_MODE</name>
					<description>Sample mode</description>
					<bitRange>[12:11]</bitRange>
										
					<enumeratedValues>
					<name>ENUM</name>
										
						<enumeratedValue>
							<name>BYPASS_INPUT_FILTER_</name>
							<description>Bypass input filter.</description>
							<value>0x0</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>ONEFILTERCLOCK</name>
							<description>Input pulses shorter than one filter clock are rejected.</description>
							<value>0x1</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>TWOFILTERCLOCKS</name>
							<description>Input pulses shorter than two filter clocks are rejected.</description>
							<value>0x2</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>THREEFILTERCLOCKS</name>
							<description>Input pulses shorter than three filter clocks are rejected.</description>
							<value>0x3</value>
						</enumeratedValue>
					</enumeratedValues>
				</field>
				<field>
					<name>CLK_DIV</name>
					<description>Select peripheral clock divider for input filter sampling clock.</description>
					<bitRange>[15:13]</bitRange>
										
					<enumeratedValues>
					<name>ENUM</name>
										
						<enumeratedValue>
							<name>IOCONFIGCLKDIV0_</name>
							<description>IOCONFIGCLKDIV0.</description>
							<value>0x0</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>IOCONFIGCLKDIV1_</name>
							<description>IOCONFIGCLKDIV1.</description>
							<value>0x1</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>IOCONFIGCLKDIV2_</name>
							<description>IOCONFIGCLKDIV2.</description>
							<value>0x2</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>IOCONFIGCLKDIV3_</name>
							<description>IOCONFIGCLKDIV3.</description>
							<value>0x3</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>IOCONFIGCLKDIV4_</name>
							<description>IOCONFIGCLKDIV4.</description>
							<value>0x4</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>IOCONFIGCLKDIV5_</name>
							<description>IOCONFIGCLKDIV5.</description>
							<value>0x5</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>IOCONFIGCLKDIV6_</name>
							<description>IOCONFIGCLKDIV6.</description>
							<value>0x6</value>
						</enumeratedValue>
					</enumeratedValues>
				</field>
				<field>
					<name>RESERVED</name>
					<description>Reserved.</description>
					<bitRange>[31:16]</bitRange>
										
					
				</field>
			</fields>
		</register>
		<register>
			<name>PIO0_14</name>
			<description>Configures pin PIO0_14/SSP_CLK.</description>
			<addressOffset>0x0A0</addressOffset>
			<access>read-write</access>
			<resetValue>0x00000090</resetValue>
			<resetMask>0xFFFFFFFF</resetMask>
			<fields>
				<field>
					<name>FUNC</name>
					<description>Selects pin function.</description>
					<bitRange>[2:0]</bitRange>
										
					<enumeratedValues>
					<name>ENUM</name>
										
						<enumeratedValue>
							<name>SELECTS_FUNCTION_PIO</name>
							<description>Selects function PIO0_14.</description>
							<value>0x0</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>RESERVED_DO_NOT_USE</name>
							<description>Reserved. Do not use.</description>
							<value>0x1</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>SCK_</name>
							<description>Select function SCK.</description>
							<value>0x2</value>
						</enumeratedValue>
					</enumeratedValues>
				</field>
				<field>
					<name>RESERVED</name>
					<description>Reserved</description>
					<bitRange>[3:3]</bitRange>
										
					
				</field>
				<field>
					<name>MODE</name>
					<description>Selects function mode (on-chip pull-up resistor control).</description>
					<bitRange>[4:4]</bitRange>
										
					<enumeratedValues>
					<name>ENUM</name>
										
						<enumeratedValue>
							<name>INACTIVE_PULL_UP_RE</name>
							<description>Inactive (pull-up resistor not enabled).</description>
							<value>0</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>PULL_UP_RESISTOR_ENA</name>
							<description>Pull-up resistor enabled.</description>
							<value>1</value>
						</enumeratedValue>
					</enumeratedValues>
				</field>
				<field>
					<name>RESERVED</name>
					<description>Reserved.</description>
					<bitRange>[5:5]</bitRange>
										
					
				</field>
				<field>
					<name>INV</name>
					<description>Invert input</description>
					<bitRange>[6:6]</bitRange>
										
					<enumeratedValues>
					<name>ENUM</name>
										
						<enumeratedValue>
							<name>INPUT_NOT_INVERTED_</name>
							<description>Input not inverted.</description>
							<value>0</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>INPUT_INVERTED_</name>
							<description>Input inverted.</description>
							<value>1</value>
						</enumeratedValue>
					</enumeratedValues>
				</field>
				<field>
					<name>RESERVED</name>
					<description>Reserved.</description>
					<bitRange>[7:7]</bitRange>
										
					
				</field>
				<field>
					<name>RESERVED</name>
					<description>Reserved.</description>
					<bitRange>[8:8]</bitRange>
										
					
				</field>
				<field>
					<name>DRV</name>
					<description>Drive current mode (Normal-drive pin).</description>
					<bitRange>[9:9]</bitRange>
										
					<enumeratedValues>
					<name>ENUM</name>
										
						<enumeratedValue>
							<name>LOW_MODE_CURRENT_SEL</name>
							<description>Low mode current selected.</description>
							<value>0</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>HIGH_MODE_CURRENT_SE</name>
							<description>High mode current selected.</description>
							<value>1</value>
						</enumeratedValue>
					</enumeratedValues>
				</field>
				<field>
					<name>OD</name>
					<description>Open-drain mode.</description>
					<bitRange>[10:10]</bitRange>
										
					<enumeratedValues>
					<name>ENUM</name>
										
						<enumeratedValue>
							<name>OPEN_DRAIN_MODE_DISA</name>
							<description>Open-drain mode disabled.</description>
							<value>0</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>OPEN_DRAIN_MODE_ENAB</name>
							<description>Open-drain mode enabled.</description>
							<value>1</value>
						</enumeratedValue>
					</enumeratedValues>
				</field>
				<field>
					<name>S_MODE</name>
					<description>Sample mode</description>
					<bitRange>[12:11]</bitRange>
										
					<enumeratedValues>
					<name>ENUM</name>
										
						<enumeratedValue>
							<name>BYPASS_INPUT_FILTER_</name>
							<description>Bypass input filter.</description>
							<value>0x0</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>ONEFILTERCLOCK</name>
							<description>Input pulses shorter than one filter clock are rejected.</description>
							<value>0x1</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>TWOFILTERCLOCKS</name>
							<description>Input pulses shorter than two filter clocks are rejected.</description>
							<value>0x2</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>THREEFILTERCLOCKS</name>
							<description>Input pulses shorter than three filter clocks are rejected.</description>
							<value>0x3</value>
						</enumeratedValue>
					</enumeratedValues>
				</field>
				<field>
					<name>CLK_DIV</name>
					<description>Select peripheral clock divider for input filter sampling clock.</description>
					<bitRange>[15:13]</bitRange>
										
					<enumeratedValues>
					<name>ENUM</name>
										
						<enumeratedValue>
							<name>IOCONFIGCLKDIV0_</name>
							<description>IOCONFIGCLKDIV0.</description>
							<value>0x0</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>IOCONFIGCLKDIV1_</name>
							<description>IOCONFIGCLKDIV1.</description>
							<value>0x1</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>IOCONFIGCLKDIV2_</name>
							<description>IOCONFIGCLKDIV2.</description>
							<value>0x2</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>IOCONFIGCLKDIV3_</name>
							<description>IOCONFIGCLKDIV3.</description>
							<value>0x3</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>IOCONFIGCLKDIV4_</name>
							<description>IOCONFIGCLKDIV4.</description>
							<value>0x4</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>IOCONFIGCLKDIV5_</name>
							<description>IOCONFIGCLKDIV5.</description>
							<value>0x5</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>IOCONFIGCLKDIV6_</name>
							<description>IOCONFIGCLKDIV6.</description>
							<value>0x6</value>
						</enumeratedValue>
					</enumeratedValues>
				</field>
				<field>
					<name>RESERVED</name>
					<description>Reserved.</description>
					<bitRange>[31:16]</bitRange>
										
					
				</field>
			</fields>
		</register>
		<register>
			<name>PIO0_15</name>
			<description>Configures pin PIO0_15/SSP_SSEL/CT16B1_0.</description>
			<addressOffset>0x0A4</addressOffset>
			<access>read-write</access>
			<resetValue>0x00000090</resetValue>
			<resetMask>0xFFFFFFFF</resetMask>
			<fields>
				<field>
					<name>FUNC</name>
					<description>Selects pin function.</description>
					<bitRange>[2:0]</bitRange>
										
					<enumeratedValues>
					<name>ENUM</name>
										
						<enumeratedValue>
							<name>SELECTS_FUNCTION_PIO</name>
							<description>Selects function PIO0_15.</description>
							<value>0x0</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>RESERVED_DO_NOT_USE</name>
							<description>Reserved. Do not use.</description>
							<value>0x1</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>SSEL</name>
							<description>Select function SSEL.</description>
							<value>0x2</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>CT16</name>
							<description>Select function CT16B1_CAP0.</description>
							<value>0x3</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>CT16</name>
							<description>Select function CT16B1_MAT0.</description>
							<value>0x4</value>
						</enumeratedValue>
					</enumeratedValues>
				</field>
				<field>
					<name>RESERVED</name>
					<description>Reserved</description>
					<bitRange>[3:3]</bitRange>
										
					
				</field>
				<field>
					<name>MODE</name>
					<description>Selects function mode (on-chip pull-up resistor control).</description>
					<bitRange>[4:4]</bitRange>
										
					<enumeratedValues>
					<name>ENUM</name>
										
						<enumeratedValue>
							<name>INACTIVE_PULL_UP_RE</name>
							<description>Inactive (pull-up resistor not enabled).</description>
							<value>0</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>PULL_UP_RESISTOR_ENA</name>
							<description>Pull-up resistor enabled.</description>
							<value>1</value>
						</enumeratedValue>
					</enumeratedValues>
				</field>
				<field>
					<name>RESERVED</name>
					<description>Reserved.</description>
					<bitRange>[5:5]</bitRange>
										
					
				</field>
				<field>
					<name>INV</name>
					<description>Invert input</description>
					<bitRange>[6:6]</bitRange>
										
					<enumeratedValues>
					<name>ENUM</name>
										
						<enumeratedValue>
							<name>INPUT_NOT_INVERTED_</name>
							<description>Input not inverted.</description>
							<value>0</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>INPUT_INVERTED_</name>
							<description>Input inverted.</description>
							<value>1</value>
						</enumeratedValue>
					</enumeratedValues>
				</field>
				<field>
					<name>RESERVED</name>
					<description>Reserved.</description>
					<bitRange>[7:7]</bitRange>
										
					
				</field>
				<field>
					<name>RESERVED</name>
					<description>Reserved.</description>
					<bitRange>[8:8]</bitRange>
										
					
				</field>
				<field>
					<name>DRV</name>
					<description>Drive current mode (Normal-drive pin).</description>
					<bitRange>[9:9]</bitRange>
										
					<enumeratedValues>
					<name>ENUM</name>
										
						<enumeratedValue>
							<name>LOW_MODE_CURRENT_SEL</name>
							<description>Low mode current selected.</description>
							<value>0</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>HIGH_MODE_CURRENT_SE</name>
							<description>High mode current selected.</description>
							<value>1</value>
						</enumeratedValue>
					</enumeratedValues>
				</field>
				<field>
					<name>OD</name>
					<description>Open-drain mode.</description>
					<bitRange>[10:10]</bitRange>
										
					<enumeratedValues>
					<name>ENUM</name>
										
						<enumeratedValue>
							<name>OPEN_DRAIN_MODE_DISA</name>
							<description>Open-drain mode disabled.</description>
							<value>0</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>OPEN_DRAIN_MODE_ENAB</name>
							<description>Open-drain mode enabled.</description>
							<value>1</value>
						</enumeratedValue>
					</enumeratedValues>
				</field>
				<field>
					<name>S_MODE</name>
					<description>Sample mode</description>
					<bitRange>[12:11]</bitRange>
										
					<enumeratedValues>
					<name>ENUM</name>
										
						<enumeratedValue>
							<name>BYPASS_INPUT_FILTER_</name>
							<description>Bypass input filter.</description>
							<value>0x0</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>ONEFILTERCLOCK</name>
							<description>Input pulses shorter than one filter clock are rejected.</description>
							<value>0x1</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>TWOFILTERCLOCKS</name>
							<description>Input pulses shorter than two filter clocks are rejected.</description>
							<value>0x2</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>THREEFILTERCLOCKS</name>
							<description>Input pulses shorter than three filter clocks are rejected.</description>
							<value>0x3</value>
						</enumeratedValue>
					</enumeratedValues>
				</field>
				<field>
					<name>CLK_DIV</name>
					<description>Select peripheral clock divider for input filter sampling clock.</description>
					<bitRange>[15:13]</bitRange>
										
					<enumeratedValues>
					<name>ENUM</name>
										
						<enumeratedValue>
							<name>IOCONFIGCLKDIV0_</name>
							<description>IOCONFIGCLKDIV0.</description>
							<value>0x0</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>IOCONFIGCLKDIV1_</name>
							<description>IOCONFIGCLKDIV1.</description>
							<value>0x1</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>IOCONFIGCLKDIV2_</name>
							<description>IOCONFIGCLKDIV2.</description>
							<value>0x2</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>IOCONFIGCLKDIV3_</name>
							<description>IOCONFIGCLKDIV3.</description>
							<value>0x3</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>IOCONFIGCLKDIV4_</name>
							<description>IOCONFIGCLKDIV4.</description>
							<value>0x4</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>IOCONFIGCLKDIV5_</name>
							<description>IOCONFIGCLKDIV5.</description>
							<value>0x5</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>IOCONFIGCLKDIV6_</name>
							<description>IOCONFIGCLKDIV6.</description>
							<value>0x6</value>
						</enumeratedValue>
					</enumeratedValues>
				</field>
				<field>
					<name>RESERVED</name>
					<description>Reserved.</description>
					<bitRange>[31:16]</bitRange>
										
					
				</field>
			</fields>
		</register>
		<register>
			<name>PIO0_16</name>
			<description>Configures pin PIO0_16/SSP_MISO/CT16B1_1.</description>
			<addressOffset>0x0A8</addressOffset>
			<access>read-write</access>
			<resetValue>0x00000090</resetValue>
			<resetMask>0xFFFFFFFF</resetMask>
			<fields>
				<field>
					<name>FUNC</name>
					<description>Selects pin function.</description>
					<bitRange>[2:0]</bitRange>
										
					<enumeratedValues>
					<name>ENUM</name>
										
						<enumeratedValue>
							<name>SELECTS_FUNCTION_PIO</name>
							<description>Selects function PIO0_16.</description>
							<value>0x0</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>RESERVED_DO_NOT_USE</name>
							<description>Reserved. Do not use.</description>
							<value>0x1</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>MISO</name>
							<description>Select function MISO.</description>
							<value>0x2</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>CT16</name>
							<description>Select function CT16B1_CAP1.</description>
							<value>0x3</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>CT16</name>
							<description>Select function CT16B1_MAT1.</description>
							<value>0x4</value>
						</enumeratedValue>
					</enumeratedValues>
				</field>
				<field>
					<name>RESERVED</name>
					<description>Reserved</description>
					<bitRange>[3:3]</bitRange>
										
					
				</field>
				<field>
					<name>MODE</name>
					<description>Selects function mode (on-chip pull-up resistor control).</description>
					<bitRange>[4:4]</bitRange>
										
					<enumeratedValues>
					<name>ENUM</name>
										
						<enumeratedValue>
							<name>INACTIVE_PULL_UP_RE</name>
							<description>Inactive (pull-up resistor not enabled).</description>
							<value>0</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>PULL_UP_RESISTOR_ENA</name>
							<description>Pull-up resistor enabled.</description>
							<value>1</value>
						</enumeratedValue>
					</enumeratedValues>
				</field>
				<field>
					<name>RESERVED</name>
					<description>Reserved.</description>
					<bitRange>[5:5]</bitRange>
										
					
				</field>
				<field>
					<name>INV</name>
					<description>Invert input</description>
					<bitRange>[6:6]</bitRange>
										
					<enumeratedValues>
					<name>ENUM</name>
										
						<enumeratedValue>
							<name>INPUT_NOT_INVERTED_</name>
							<description>Input not inverted.</description>
							<value>0</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>INPUT_INVERTED_</name>
							<description>Input inverted.</description>
							<value>1</value>
						</enumeratedValue>
					</enumeratedValues>
				</field>
				<field>
					<name>RESERVED</name>
					<description>Reserved.</description>
					<bitRange>[7:7]</bitRange>
										
					
				</field>
				<field>
					<name>RESERVED</name>
					<description>Reserved.</description>
					<bitRange>[8:8]</bitRange>
										
					
				</field>
				<field>
					<name>DRV</name>
					<description>Drive current mode (Normal-drive pin).</description>
					<bitRange>[9:9]</bitRange>
										
					<enumeratedValues>
					<name>ENUM</name>
										
						<enumeratedValue>
							<name>LOW_MODE_CURRENT_SEL</name>
							<description>Low mode current selected.</description>
							<value>0</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>HIGH_MODE_CURRENT_SE</name>
							<description>High mode current selected.</description>
							<value>1</value>
						</enumeratedValue>
					</enumeratedValues>
				</field>
				<field>
					<name>OD</name>
					<description>Open-drain mode.</description>
					<bitRange>[10:10]</bitRange>
										
					<enumeratedValues>
					<name>ENUM</name>
										
						<enumeratedValue>
							<name>OPEN_DRAIN_MODE_DISA</name>
							<description>Open-drain mode disabled.</description>
							<value>0</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>OPEN_DRAIN_MODE_ENAB</name>
							<description>Open-drain mode enabled.</description>
							<value>1</value>
						</enumeratedValue>
					</enumeratedValues>
				</field>
				<field>
					<name>S_MODE</name>
					<description>Sample mode</description>
					<bitRange>[12:11]</bitRange>
										
					<enumeratedValues>
					<name>ENUM</name>
										
						<enumeratedValue>
							<name>BYPASS_INPUT_FILTER_</name>
							<description>Bypass input filter.</description>
							<value>0x0</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>ONEFILTERCLOCK</name>
							<description>Input pulses shorter than one filter clock are rejected.</description>
							<value>0x1</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>TWOFILTERCLOCKS</name>
							<description>Input pulses shorter than two filter clocks are rejected.</description>
							<value>0x2</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>THREEFILTERCLOCKS</name>
							<description>Input pulses shorter than three filter clocks are rejected.</description>
							<value>0x3</value>
						</enumeratedValue>
					</enumeratedValues>
				</field>
				<field>
					<name>CLK_DIV</name>
					<description>Select peripheral clock divider for input filter sampling clock.</description>
					<bitRange>[15:13]</bitRange>
										
					<enumeratedValues>
					<name>ENUM</name>
										
						<enumeratedValue>
							<name>IOCONFIGCLKDIV0_</name>
							<description>IOCONFIGCLKDIV0.</description>
							<value>0x0</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>IOCONFIGCLKDIV1_</name>
							<description>IOCONFIGCLKDIV1.</description>
							<value>0x1</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>IOCONFIGCLKDIV2_</name>
							<description>IOCONFIGCLKDIV2.</description>
							<value>0x2</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>IOCONFIGCLKDIV3_</name>
							<description>IOCONFIGCLKDIV3.</description>
							<value>0x3</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>IOCONFIGCLKDIV4_</name>
							<description>IOCONFIGCLKDIV4.</description>
							<value>0x4</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>IOCONFIGCLKDIV5_</name>
							<description>IOCONFIGCLKDIV5.</description>
							<value>0x5</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>IOCONFIGCLKDIV6_</name>
							<description>IOCONFIGCLKDIV6.</description>
							<value>0x6</value>
						</enumeratedValue>
					</enumeratedValues>
				</field>
				<field>
					<name>RESERVED</name>
					<description>Reserved.</description>
					<bitRange>[31:16]</bitRange>
										
					
				</field>
			</fields>
		</register>
		<register>
			<name>PIO0_17</name>
			<description>Configures pin PIO0_17/SSP_MOSI.</description>
			<addressOffset>0x0AC</addressOffset>
			<access>read-write</access>
			<resetValue>0x00000090</resetValue>
			<resetMask>0xFFFFFFFF</resetMask>
			<fields>
				<field>
					<name>FUNC</name>
					<description>Selects pin function.</description>
					<bitRange>[2:0]</bitRange>
										
					<enumeratedValues>
					<name>ENUM</name>
										
						<enumeratedValue>
							<name>SELECTS_FUNCTION_PIO</name>
							<description>Selects function PIO0_17.</description>
							<value>0x0</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>RESERVED_DO_NOT_USE</name>
							<description>Reserved. Do not use.</description>
							<value>0x1</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>MOSI</name>
							<description>Select function MOSI.</description>
							<value>0x2</value>
						</enumeratedValue>
					</enumeratedValues>
				</field>
				<field>
					<name>RESERVED</name>
					<description>Reserved</description>
					<bitRange>[3:3]</bitRange>
										
					
				</field>
				<field>
					<name>MODE</name>
					<description>Selects function mode (on-chip pull-up resistor control).</description>
					<bitRange>[4:4]</bitRange>
										
					<enumeratedValues>
					<name>ENUM</name>
										
						<enumeratedValue>
							<name>INACTIVE_PULL_UP_RE</name>
							<description>Inactive (pull-up resistor not enabled).</description>
							<value>0</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>PULL_UP_RESISTOR_ENA</name>
							<description>Pull-up resistor enabled.</description>
							<value>1</value>
						</enumeratedValue>
					</enumeratedValues>
				</field>
				<field>
					<name>RESERVED</name>
					<description>Reserved.</description>
					<bitRange>[5:5]</bitRange>
										
					
				</field>
				<field>
					<name>INV</name>
					<description>Invert input</description>
					<bitRange>[6:6]</bitRange>
										
					<enumeratedValues>
					<name>ENUM</name>
										
						<enumeratedValue>
							<name>INPUT_NOT_INVERTED_</name>
							<description>Input not inverted.</description>
							<value>0</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>INPUT_INVERTED_</name>
							<description>Input inverted.</description>
							<value>1</value>
						</enumeratedValue>
					</enumeratedValues>
				</field>
				<field>
					<name>RESERVED</name>
					<description>Reserved.</description>
					<bitRange>[7:7]</bitRange>
										
					
				</field>
				<field>
					<name>RESERVED</name>
					<description>Reserved.</description>
					<bitRange>[8:8]</bitRange>
										
					
				</field>
				<field>
					<name>DRV</name>
					<description>Drive current mode (Normal-drive pin).</description>
					<bitRange>[9:9]</bitRange>
										
					<enumeratedValues>
					<name>ENUM</name>
										
						<enumeratedValue>
							<name>LOW_MODE_CURRENT_SEL</name>
							<description>Low mode current selected.</description>
							<value>0</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>HIGH_MODE_CURRENT_SE</name>
							<description>High mode current selected.</description>
							<value>1</value>
						</enumeratedValue>
					</enumeratedValues>
				</field>
				<field>
					<name>OD</name>
					<description>Open-drain mode.</description>
					<bitRange>[10:10]</bitRange>
										
					<enumeratedValues>
					<name>ENUM</name>
										
						<enumeratedValue>
							<name>OPEN_DRAIN_MODE_DISA</name>
							<description>Open-drain mode disabled.</description>
							<value>0</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>OPEN_DRAIN_MODE_ENAB</name>
							<description>Open-drain mode enabled.</description>
							<value>1</value>
						</enumeratedValue>
					</enumeratedValues>
				</field>
				<field>
					<name>S_MODE</name>
					<description>Sample mode</description>
					<bitRange>[12:11]</bitRange>
										
					<enumeratedValues>
					<name>ENUM</name>
										
						<enumeratedValue>
							<name>BYPASS_INPUT_FILTER_</name>
							<description>Bypass input filter.</description>
							<value>0x0</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>ONEFILTERCLOCK</name>
							<description>Input pulses shorter than one filter clock are rejected.</description>
							<value>0x1</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>TWOFILTERCLOCKS</name>
							<description>Input pulses shorter than two filter clocks are rejected.</description>
							<value>0x2</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>THREEFILTERCLOCKS</name>
							<description>Input pulses shorter than three filter clocks are rejected.</description>
							<value>0x3</value>
						</enumeratedValue>
					</enumeratedValues>
				</field>
				<field>
					<name>CLK_DIV</name>
					<description>Select peripheral clock divider for input filter sampling clock.</description>
					<bitRange>[15:13]</bitRange>
										
					<enumeratedValues>
					<name>ENUM</name>
										
						<enumeratedValue>
							<name>IOCONFIGCLKDIV0_</name>
							<description>IOCONFIGCLKDIV0.</description>
							<value>0x0</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>IOCONFIGCLKDIV1_</name>
							<description>IOCONFIGCLKDIV1.</description>
							<value>0x1</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>IOCONFIGCLKDIV2_</name>
							<description>IOCONFIGCLKDIV2.</description>
							<value>0x2</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>IOCONFIGCLKDIV3_</name>
							<description>IOCONFIGCLKDIV3.</description>
							<value>0x3</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>IOCONFIGCLKDIV4_</name>
							<description>IOCONFIGCLKDIV4.</description>
							<value>0x4</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>IOCONFIGCLKDIV5_</name>
							<description>IOCONFIGCLKDIV5.</description>
							<value>0x5</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>IOCONFIGCLKDIV6_</name>
							<description>IOCONFIGCLKDIV6.</description>
							<value>0x6</value>
						</enumeratedValue>
					</enumeratedValues>
				</field>
				<field>
					<name>RESERVED</name>
					<description>Reserved.</description>
					<bitRange>[31:16]</bitRange>
										
					
				</field>
			</fields>
		</register>
		<register>
			<name>PIO0_18</name>
			<description>Configures pin PIO0_18/SWCLK/CT32B0_0.</description>
			<addressOffset>0x0B0</addressOffset>
			<access>read-write</access>
			<resetValue>0x00000090</resetValue>
			<resetMask>0xFFFFFFFF</resetMask>
			<fields>
				<field>
					<name>FUNC</name>
					<description>Selects pin function.</description>
					<bitRange>[2:0]</bitRange>
										
					<enumeratedValues>
					<name>ENUM</name>
										
						<enumeratedValue>
							<name>SELECTS_FUNCTION_PIO</name>
							<description>Selects function PIO0_18.</description>
							<value>0x0</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>SWCL</name>
							<description>Select function SWCLK.</description>
							<value>0x1</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>RESERVED_DO_NOT_USE</name>
							<description>Reserved. Do not use.</description>
							<value>0x2</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>CT32</name>
							<description>Select function CT32B0_CAP0.</description>
							<value>0x3</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>CT32</name>
							<description>Select function CT32B0_MAT0.</description>
							<value>0x4</value>
						</enumeratedValue>
					</enumeratedValues>
				</field>
				<field>
					<name>RESERVED</name>
					<description>Reserved</description>
					<bitRange>[3:3]</bitRange>
										
					
				</field>
				<field>
					<name>MODE</name>
					<description>Selects function mode (on-chip pull-up resistor control).</description>
					<bitRange>[4:4]</bitRange>
										
					<enumeratedValues>
					<name>ENUM</name>
										
						<enumeratedValue>
							<name>INACTIVE_PULL_UP_RE</name>
							<description>Inactive (pull-up resistor not enabled).</description>
							<value>0</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>PULL_UP_RESISTOR_ENA</name>
							<description>Pull-up resistor enabled.</description>
							<value>1</value>
						</enumeratedValue>
					</enumeratedValues>
				</field>
				<field>
					<name>RESERVED</name>
					<description>Reserved.</description>
					<bitRange>[5:5]</bitRange>
										
					
				</field>
				<field>
					<name>INV</name>
					<description>Invert input</description>
					<bitRange>[6:6]</bitRange>
										
					<enumeratedValues>
					<name>ENUM</name>
										
						<enumeratedValue>
							<name>INPUT_NOT_INVERTED_</name>
							<description>Input not inverted.</description>
							<value>0</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>INPUT_INVERTED_</name>
							<description>Input inverted.</description>
							<value>1</value>
						</enumeratedValue>
					</enumeratedValues>
				</field>
				<field>
					<name>RESERVED</name>
					<description>Reserved.</description>
					<bitRange>[7:7]</bitRange>
										
					
				</field>
				<field>
					<name>RESERVED</name>
					<description>Reserved.</description>
					<bitRange>[8:8]</bitRange>
										
					
				</field>
				<field>
					<name>DRV</name>
					<description>Drive current mode (Normal-drive pin).</description>
					<bitRange>[9:9]</bitRange>
										
					<enumeratedValues>
					<name>ENUM</name>
										
						<enumeratedValue>
							<name>LOW_MODE_CURRENT_SEL</name>
							<description>Low mode current selected.</description>
							<value>0</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>HIGH_MODE_CURRENT_SE</name>
							<description>High mode current selected.</description>
							<value>1</value>
						</enumeratedValue>
					</enumeratedValues>
				</field>
				<field>
					<name>OD</name>
					<description>Open-drain mode.</description>
					<bitRange>[10:10]</bitRange>
										
					<enumeratedValues>
					<name>ENUM</name>
										
						<enumeratedValue>
							<name>OPEN_DRAIN_MODE_DISA</name>
							<description>Open-drain mode disabled.</description>
							<value>0</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>OPEN_DRAIN_MODE_ENAB</name>
							<description>Open-drain mode enabled.</description>
							<value>1</value>
						</enumeratedValue>
					</enumeratedValues>
				</field>
				<field>
					<name>S_MODE</name>
					<description>Sample mode</description>
					<bitRange>[12:11]</bitRange>
										
					<enumeratedValues>
					<name>ENUM</name>
										
						<enumeratedValue>
							<name>BYPASS_INPUT_FILTER_</name>
							<description>Bypass input filter.</description>
							<value>0x0</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>ONEFILTERCLOCK</name>
							<description>Input pulses shorter than one filter clock are rejected.</description>
							<value>0x1</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>TWOFILTERCLOCKS</name>
							<description>Input pulses shorter than two filter clocks are rejected.</description>
							<value>0x2</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>THREEFILTERCLOCKS</name>
							<description>Input pulses shorter than three filter clocks are rejected.</description>
							<value>0x3</value>
						</enumeratedValue>
					</enumeratedValues>
				</field>
				<field>
					<name>CLK_DIV</name>
					<description>Select peripheral clock divider for input filter sampling clock.</description>
					<bitRange>[15:13]</bitRange>
										
					<enumeratedValues>
					<name>ENUM</name>
										
						<enumeratedValue>
							<name>IOCONFIGCLKDIV0_</name>
							<description>IOCONFIGCLKDIV0.</description>
							<value>0x0</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>IOCONFIGCLKDIV1_</name>
							<description>IOCONFIGCLKDIV1.</description>
							<value>0x1</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>IOCONFIGCLKDIV2_</name>
							<description>IOCONFIGCLKDIV2.</description>
							<value>0x2</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>IOCONFIGCLKDIV3_</name>
							<description>IOCONFIGCLKDIV3.</description>
							<value>0x3</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>IOCONFIGCLKDIV4_</name>
							<description>IOCONFIGCLKDIV4.</description>
							<value>0x4</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>IOCONFIGCLKDIV5_</name>
							<description>IOCONFIGCLKDIV5.</description>
							<value>0x5</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>IOCONFIGCLKDIV6_</name>
							<description>IOCONFIGCLKDIV6.</description>
							<value>0x6</value>
						</enumeratedValue>
					</enumeratedValues>
				</field>
				<field>
					<name>RESERVED</name>
					<description>Reserved.</description>
					<bitRange>[31:16]</bitRange>
										
					
				</field>
			</fields>
		</register>
		<register>
			<name>R_PIO0_30</name>
			<description>Configures pin R/PIO0_30/AD0.</description>
			<addressOffset>0x0B4</addressOffset>
			<access>read-write</access>
			<resetValue>0x00000090</resetValue>
			<resetMask>0xFFFFFFFF</resetMask>
			<fields>
				<field>
					<name>FUNC</name>
					<description>Selects pin function.</description>
					<bitRange>[2:0]</bitRange>
										
					<enumeratedValues>
					<name>ENUM</name>
										
						<enumeratedValue>
							<name>RESERVED_</name>
							<description>Reserved.</description>
							<value>0x0</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>PIO0</name>
							<description>Select function PIO0_30.</description>
							<value>0x1</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>RESERVED_DO_NOT_USE</name>
							<description>Reserved. Do not use.</description>
							<value>0x2</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>AD0_</name>
							<description>Select function AD0.</description>
							<value>0x3</value>
						</enumeratedValue>
					</enumeratedValues>
				</field>
				<field>
					<name>RESERVED</name>
					<description>Reserved</description>
					<bitRange>[3:3]</bitRange>
										
					
				</field>
				<field>
					<name>MODE</name>
					<description>Selects function mode (on-chip pull-up resistor control).</description>
					<bitRange>[4:4]</bitRange>
										
					<enumeratedValues>
					<name>ENUM</name>
										
						<enumeratedValue>
							<name>INACTIVE_PULL_UP_RE</name>
							<description>Inactive (pull-up resistor not enabled).</description>
							<value>0</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>PULL_UP_RESISTOR_ENA</name>
							<description>Pull-up resistor enabled.</description>
							<value>1</value>
						</enumeratedValue>
					</enumeratedValues>
				</field>
				<field>
					<name>RESERVED</name>
					<description>Reserved.</description>
					<bitRange>[5:5]</bitRange>
										
					
				</field>
				<field>
					<name>INV</name>
					<description>Invert input</description>
					<bitRange>[6:6]</bitRange>
										
					<enumeratedValues>
					<name>ENUM</name>
										
						<enumeratedValue>
							<name>INPUT_NOT_INVERTED_</name>
							<description>Input not inverted.</description>
							<value>0</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>INPUT_INVERTED_</name>
							<description>Input inverted.</description>
							<value>1</value>
						</enumeratedValue>
					</enumeratedValues>
				</field>
				<field>
					<name>ADMODE</name>
					<description>Analog/Digital mode</description>
					<bitRange>[7:7]</bitRange>
										
					<enumeratedValues>
					<name>ENUM</name>
										
						<enumeratedValue>
							<name>ANALOG_MODE_ENABLED_</name>
							<description>Analog mode enabled.</description>
							<value>0</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>DIGITAL_MODE_ENABLED</name>
							<description>Digital mode enabled.</description>
							<value>1</value>
						</enumeratedValue>
					</enumeratedValues>
				</field>
				<field>
					<name>RESERVED</name>
					<description>Reserved.</description>
					<bitRange>[8:8]</bitRange>
										
					
				</field>
				<field>
					<name>DRV</name>
					<description>Drive current mode (Normal-drive pin).</description>
					<bitRange>[9:9]</bitRange>
										
					<enumeratedValues>
					<name>ENUM</name>
										
						<enumeratedValue>
							<name>LOW_MODE_CURRENT_SEL</name>
							<description>Low mode current selected.</description>
							<value>0</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>HIGH_MODE_CURRENT_SE</name>
							<description>High mode current selected.</description>
							<value>1</value>
						</enumeratedValue>
					</enumeratedValues>
				</field>
				<field>
					<name>OD</name>
					<description>Open-drain mode.</description>
					<bitRange>[10:10]</bitRange>
										
					<enumeratedValues>
					<name>ENUM</name>
										
						<enumeratedValue>
							<name>OPEN_DRAIN_MODE_DISA</name>
							<description>Open-drain mode disabled.</description>
							<value>0</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>OPEN_DRAIN_MODE_ENAB</name>
							<description>Open-drain mode enabled.</description>
							<value>1</value>
						</enumeratedValue>
					</enumeratedValues>
				</field>
				<field>
					<name>S_MODE</name>
					<description>Sample mode</description>
					<bitRange>[12:11]</bitRange>
										
					<enumeratedValues>
					<name>ENUM</name>
										
						<enumeratedValue>
							<name>BYPASS_INPUT_FILTER_</name>
							<description>Bypass input filter.</description>
							<value>0x0</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>ONEFILTERCLOCK</name>
							<description>Input pulses shorter than one filter clock are rejected.</description>
							<value>0x1</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>TWOFILTERCLOCKS</name>
							<description>Input pulses shorter than two filter clocks are rejected.</description>
							<value>0x2</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>THREEFILTERCLOCKS</name>
							<description>Input pulses shorter than three filter clocks are rejected.</description>
							<value>0x3</value>
						</enumeratedValue>
					</enumeratedValues>
				</field>
				<field>
					<name>CLK_DIV</name>
					<description>Select peripheral clock divider for input filter sampling clock.</description>
					<bitRange>[15:13]</bitRange>
										
					<enumeratedValues>
					<name>ENUM</name>
										
						<enumeratedValue>
							<name>IOCONFIGCLKDIV0_</name>
							<description>IOCONFIGCLKDIV0.</description>
							<value>0x0</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>IOCONFIGCLKDIV1_</name>
							<description>IOCONFIGCLKDIV1.</description>
							<value>0x1</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>IOCONFIGCLKDIV2_</name>
							<description>IOCONFIGCLKDIV2.</description>
							<value>0x2</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>IOCONFIGCLKDIV3_</name>
							<description>IOCONFIGCLKDIV3.</description>
							<value>0x3</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>IOCONFIGCLKDIV4_</name>
							<description>IOCONFIGCLKDIV4.</description>
							<value>0x4</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>IOCONFIGCLKDIV5_</name>
							<description>IOCONFIGCLKDIV5.</description>
							<value>0x5</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>IOCONFIGCLKDIV6_</name>
							<description>IOCONFIGCLKDIV6.</description>
							<value>0x6</value>
						</enumeratedValue>
					</enumeratedValues>
				</field>
				<field>
					<name>RESERVED</name>
					<description>Reserved.</description>
					<bitRange>[31:16]</bitRange>
										
					
				</field>
			</fields>
		</register>
		<register>
			<name>R_PIO0_31</name>
			<description>Configures pin R/PIO0_31/AD1.</description>
			<addressOffset>0x0B8</addressOffset>
			<access>read-write</access>
			<resetValue>0x00000090</resetValue>
			<resetMask>0xFFFFFFFF</resetMask>
			<fields>
				<field>
					<name>FUNC</name>
					<description>Selects pin function.</description>
					<bitRange>[2:0]</bitRange>
										
					<enumeratedValues>
					<name>ENUM</name>
										
						<enumeratedValue>
							<name>RESERVED_</name>
							<description>Reserved.</description>
							<value>0x0</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>PIO0</name>
							<description>Select function PIO0_31.</description>
							<value>0x1</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>RESERVED_DO_NOT_USE</name>
							<description>Reserved. Do not use.</description>
							<value>0x2</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>AD1_</name>
							<description>Select function AD1.</description>
							<value>0x3</value>
						</enumeratedValue>
					</enumeratedValues>
				</field>
				<field>
					<name>RESERVED</name>
					<description>Reserved</description>
					<bitRange>[3:3]</bitRange>
										
					
				</field>
				<field>
					<name>MODE</name>
					<description>Selects function mode (on-chip pull-up resistor control).</description>
					<bitRange>[4:4]</bitRange>
										
					<enumeratedValues>
					<name>ENUM</name>
										
						<enumeratedValue>
							<name>INACTIVE_PULL_UP_RE</name>
							<description>Inactive (pull-up resistor not enabled).</description>
							<value>0</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>PULL_UP_RESISTOR_ENA</name>
							<description>Pull-up resistor enabled.</description>
							<value>1</value>
						</enumeratedValue>
					</enumeratedValues>
				</field>
				<field>
					<name>RESERVED</name>
					<description>Reserved.</description>
					<bitRange>[5:5]</bitRange>
										
					
				</field>
				<field>
					<name>INV</name>
					<description>Invert input</description>
					<bitRange>[6:6]</bitRange>
										
					<enumeratedValues>
					<name>ENUM</name>
										
						<enumeratedValue>
							<name>INPUT_NOT_INVERTED_</name>
							<description>Input not inverted.</description>
							<value>0</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>INPUT_INVERTED_</name>
							<description>Input inverted.</description>
							<value>1</value>
						</enumeratedValue>
					</enumeratedValues>
				</field>
				<field>
					<name>ADMODE</name>
					<description>Analog/Digital mode</description>
					<bitRange>[7:7]</bitRange>
										
					<enumeratedValues>
					<name>ENUM</name>
										
						<enumeratedValue>
							<name>ANALOG_MODE_ENABLED_</name>
							<description>Analog mode enabled.</description>
							<value>0</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>DIGITAL_MODE_ENABLED</name>
							<description>Digital mode enabled.</description>
							<value>1</value>
						</enumeratedValue>
					</enumeratedValues>
				</field>
				<field>
					<name>RESERVED</name>
					<description>Reserved.</description>
					<bitRange>[8:8]</bitRange>
										
					
				</field>
				<field>
					<name>DRV</name>
					<description>Drive current mode (Normal-drive pin).</description>
					<bitRange>[9:9]</bitRange>
										
					<enumeratedValues>
					<name>ENUM</name>
										
						<enumeratedValue>
							<name>LOW_MODE_CURRENT_SEL</name>
							<description>Low mode current selected.</description>
							<value>0</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>HIGH_MODE_CURRENT_SE</name>
							<description>High mode current selected.</description>
							<value>1</value>
						</enumeratedValue>
					</enumeratedValues>
				</field>
				<field>
					<name>OD</name>
					<description>Open-drain mode.</description>
					<bitRange>[10:10]</bitRange>
										
					<enumeratedValues>
					<name>ENUM</name>
										
						<enumeratedValue>
							<name>OPEN_DRAIN_MODE_DISA</name>
							<description>Open-drain mode disabled.</description>
							<value>0</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>OPEN_DRAIN_MODE_ENAB</name>
							<description>Open-drain mode enabled.</description>
							<value>1</value>
						</enumeratedValue>
					</enumeratedValues>
				</field>
				<field>
					<name>S_MODE</name>
					<description>Sample mode</description>
					<bitRange>[12:11]</bitRange>
										
					<enumeratedValues>
					<name>ENUM</name>
										
						<enumeratedValue>
							<name>BYPASS_INPUT_FILTER_</name>
							<description>Bypass input filter.</description>
							<value>0x0</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>ONEFILTERCLOCK</name>
							<description>Input pulses shorter than one filter clock are rejected.</description>
							<value>0x1</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>TWOFILTERCLOCKS</name>
							<description>Input pulses shorter than two filter clocks are rejected.</description>
							<value>0x2</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>THREEFILTERCLOCKS</name>
							<description>Input pulses shorter than three filter clocks are rejected.</description>
							<value>0x3</value>
						</enumeratedValue>
					</enumeratedValues>
				</field>
				<field>
					<name>CLK_DIV</name>
					<description>Select peripheral clock divider for input filter sampling clock.</description>
					<bitRange>[15:13]</bitRange>
										
					<enumeratedValues>
					<name>ENUM</name>
										
						<enumeratedValue>
							<name>IOCONFIGCLKDIV0_</name>
							<description>IOCONFIGCLKDIV0.</description>
							<value>0x0</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>IOCONFIGCLKDIV1_</name>
							<description>IOCONFIGCLKDIV1.</description>
							<value>0x1</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>IOCONFIGCLKDIV2_</name>
							<description>IOCONFIGCLKDIV2.</description>
							<value>0x2</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>IOCONFIGCLKDIV3_</name>
							<description>IOCONFIGCLKDIV3.</description>
							<value>0x3</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>IOCONFIGCLKDIV4_</name>
							<description>IOCONFIGCLKDIV4.</description>
							<value>0x4</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>IOCONFIGCLKDIV5_</name>
							<description>IOCONFIGCLKDIV5.</description>
							<value>0x5</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>IOCONFIGCLKDIV6_</name>
							<description>IOCONFIGCLKDIV6.</description>
							<value>0x6</value>
						</enumeratedValue>
					</enumeratedValues>
				</field>
				<field>
					<name>RESERVED</name>
					<description>Reserved.</description>
					<bitRange>[31:16]</bitRange>
										
					
				</field>
			</fields>
		</register>
		<register>
			<name>R_PIO1_0</name>
			<description>Configures pin R/PIO1_0/AD2.</description>
			<addressOffset>0x0BC</addressOffset>
			<access>read-write</access>
			<resetValue>0x00000090</resetValue>
			<resetMask>0xFFFFFFFF</resetMask>
			<fields>
				<field>
					<name>FUNC</name>
					<description>Selects pin function.</description>
					<bitRange>[2:0]</bitRange>
										
					<enumeratedValues>
					<name>ENUM</name>
										
						<enumeratedValue>
							<name>RESERVED_</name>
							<description>Reserved.</description>
							<value>0x0</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>PIO1</name>
							<description>Select function PIO1_0.</description>
							<value>0x1</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>AD2_</name>
							<description>Select function AD2.</description>
							<value>0x2</value>
						</enumeratedValue>
					</enumeratedValues>
				</field>
				<field>
					<name>RESERVED</name>
					<description>Reserved</description>
					<bitRange>[3:3]</bitRange>
										
					
				</field>
				<field>
					<name>MODE</name>
					<description>Selects function mode (on-chip pull-up resistor control).</description>
					<bitRange>[4:4]</bitRange>
										
					<enumeratedValues>
					<name>ENUM</name>
										
						<enumeratedValue>
							<name>INACTIVE_PULL_UP_RE</name>
							<description>Inactive (pull-up resistor not enabled).</description>
							<value>0</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>PULL_UP_RESISTOR_ENA</name>
							<description>Pull-up resistor enabled.</description>
							<value>1</value>
						</enumeratedValue>
					</enumeratedValues>
				</field>
				<field>
					<name>RESERVED</name>
					<description>Reserved.</description>
					<bitRange>[5:5]</bitRange>
										
					
				</field>
				<field>
					<name>INV</name>
					<description>Invert input</description>
					<bitRange>[6:6]</bitRange>
										
					<enumeratedValues>
					<name>ENUM</name>
										
						<enumeratedValue>
							<name>INPUT_NOT_INVERTED_</name>
							<description>Input not inverted.</description>
							<value>0</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>INPUT_INVERTED_</name>
							<description>Input inverted.</description>
							<value>1</value>
						</enumeratedValue>
					</enumeratedValues>
				</field>
				<field>
					<name>ADMODE</name>
					<description>Analog/Digital mode</description>
					<bitRange>[7:7]</bitRange>
										
					<enumeratedValues>
					<name>ENUM</name>
										
						<enumeratedValue>
							<name>ANALOG_MODE_ENABLED_</name>
							<description>Analog mode enabled.</description>
							<value>0</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>DIGITAL_MODE_ENABLED</name>
							<description>Digital mode enabled.</description>
							<value>1</value>
						</enumeratedValue>
					</enumeratedValues>
				</field>
				<field>
					<name>RESERVED</name>
					<description>Reserved.</description>
					<bitRange>[8:8]</bitRange>
										
					
				</field>
				<field>
					<name>DRV</name>
					<description>Drive current mode (Normal-drive pin).</description>
					<bitRange>[9:9]</bitRange>
										
					<enumeratedValues>
					<name>ENUM</name>
										
						<enumeratedValue>
							<name>LOW_MODE_CURRENT_SEL</name>
							<description>Low mode current selected.</description>
							<value>0</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>HIGH_MODE_CURRENT_SE</name>
							<description>High mode current selected.</description>
							<value>1</value>
						</enumeratedValue>
					</enumeratedValues>
				</field>
				<field>
					<name>OD</name>
					<description>Open-drain mode.</description>
					<bitRange>[10:10]</bitRange>
										
					<enumeratedValues>
					<name>ENUM</name>
										
						<enumeratedValue>
							<name>OPEN_DRAIN_MODE_DISA</name>
							<description>Open-drain mode disabled.</description>
							<value>0</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>OPEN_DRAIN_MODE_ENAB</name>
							<description>Open-drain mode enabled.</description>
							<value>1</value>
						</enumeratedValue>
					</enumeratedValues>
				</field>
				<field>
					<name>S_MODE</name>
					<description>Sample mode</description>
					<bitRange>[12:11]</bitRange>
										
					<enumeratedValues>
					<name>ENUM</name>
										
						<enumeratedValue>
							<name>BYPASS_INPUT_FILTER_</name>
							<description>Bypass input filter.</description>
							<value>0x0</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>ONEFILTERCLOCK</name>
							<description>Input pulses shorter than one filter clock are rejected.</description>
							<value>0x1</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>TWOFILTERCLOCKS</name>
							<description>Input pulses shorter than two filter clocks are rejected.</description>
							<value>0x2</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>THREEFILTERCLOCKS</name>
							<description>Input pulses shorter than three filter clocks are rejected.</description>
							<value>0x3</value>
						</enumeratedValue>
					</enumeratedValues>
				</field>
				<field>
					<name>CLK_DIV</name>
					<description>Select peripheral clock divider for input filter sampling clock.</description>
					<bitRange>[15:13]</bitRange>
										
					<enumeratedValues>
					<name>ENUM</name>
										
						<enumeratedValue>
							<name>IOCONFIGCLKDIV0_</name>
							<description>IOCONFIGCLKDIV0.</description>
							<value>0x0</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>IOCONFIGCLKDIV1_</name>
							<description>IOCONFIGCLKDIV1.</description>
							<value>0x1</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>IOCONFIGCLKDIV2_</name>
							<description>IOCONFIGCLKDIV2.</description>
							<value>0x2</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>IOCONFIGCLKDIV3_</name>
							<description>IOCONFIGCLKDIV3.</description>
							<value>0x3</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>IOCONFIGCLKDIV4_</name>
							<description>IOCONFIGCLKDIV4.</description>
							<value>0x4</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>IOCONFIGCLKDIV5_</name>
							<description>IOCONFIGCLKDIV5.</description>
							<value>0x5</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>IOCONFIGCLKDIV6_</name>
							<description>IOCONFIGCLKDIV6.</description>
							<value>0x6</value>
						</enumeratedValue>
					</enumeratedValues>
				</field>
				<field>
					<name>RESERVED</name>
					<description>Reserved.</description>
					<bitRange>[31:16]</bitRange>
										
					
				</field>
			</fields>
		</register>
		<register>
			<name>R_PIO1_1</name>
			<description>Configures pin R/PIO1_1/AD3.</description>
			<addressOffset>0x0C0</addressOffset>
			<access>read-write</access>
			<resetValue>0x00000090</resetValue>
			<resetMask>0xFFFFFFFF</resetMask>
			<fields>
				<field>
					<name>FUNC</name>
					<description>Selects pin function.</description>
					<bitRange>[2:0]</bitRange>
										
					<enumeratedValues>
					<name>ENUM</name>
										
						<enumeratedValue>
							<name>RESERVED_</name>
							<description>Reserved.</description>
							<value>0x0</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>PIO1</name>
							<description>Select function PIO1_0.</description>
							<value>0x1</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>AD3_</name>
							<description>Select function AD3.</description>
							<value>0x2</value>
						</enumeratedValue>
					</enumeratedValues>
				</field>
				<field>
					<name>RESERVED</name>
					<description>Reserved</description>
					<bitRange>[3:3]</bitRange>
										
					
				</field>
				<field>
					<name>MODE</name>
					<description>Selects function mode (on-chip pull-up resistor control).</description>
					<bitRange>[4:4]</bitRange>
										
					<enumeratedValues>
					<name>ENUM</name>
										
						<enumeratedValue>
							<name>INACTIVE_PULL_UP_RE</name>
							<description>Inactive (pull-up resistor not enabled).</description>
							<value>0</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>PULL_UP_RESISTOR_ENA</name>
							<description>Pull-up resistor enabled.</description>
							<value>1</value>
						</enumeratedValue>
					</enumeratedValues>
				</field>
				<field>
					<name>RESERVED</name>
					<description>Reserved.</description>
					<bitRange>[5:5]</bitRange>
										
					
				</field>
				<field>
					<name>INV</name>
					<description>Invert input</description>
					<bitRange>[6:6]</bitRange>
										
					<enumeratedValues>
					<name>ENUM</name>
										
						<enumeratedValue>
							<name>INPUT_NOT_INVERTED_</name>
							<description>Input not inverted.</description>
							<value>0</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>INPUT_INVERTED_</name>
							<description>Input inverted.</description>
							<value>1</value>
						</enumeratedValue>
					</enumeratedValues>
				</field>
				<field>
					<name>ADMODE</name>
					<description>Analog/Digital mode</description>
					<bitRange>[7:7]</bitRange>
										
					<enumeratedValues>
					<name>ENUM</name>
										
						<enumeratedValue>
							<name>ANALOG_MODE_ENABLED_</name>
							<description>Analog mode enabled.</description>
							<value>0</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>DIGITAL_MODE_ENABLED</name>
							<description>Digital mode enabled.</description>
							<value>1</value>
						</enumeratedValue>
					</enumeratedValues>
				</field>
				<field>
					<name>RESERVED</name>
					<description>Reserved.</description>
					<bitRange>[8:8]</bitRange>
										
					
				</field>
				<field>
					<name>DRV</name>
					<description>Drive current mode (Normal-drive pin).</description>
					<bitRange>[9:9]</bitRange>
										
					<enumeratedValues>
					<name>ENUM</name>
										
						<enumeratedValue>
							<name>LOW_MODE_CURRENT_SEL</name>
							<description>Low mode current selected.</description>
							<value>0</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>HIGH_MODE_CURRENT_SE</name>
							<description>High mode current selected.</description>
							<value>1</value>
						</enumeratedValue>
					</enumeratedValues>
				</field>
				<field>
					<name>OD</name>
					<description>Open-drain mode.</description>
					<bitRange>[10:10]</bitRange>
										
					<enumeratedValues>
					<name>ENUM</name>
										
						<enumeratedValue>
							<name>OPEN_DRAIN_MODE_DISA</name>
							<description>Open-drain mode disabled.</description>
							<value>0</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>OPEN_DRAIN_MODE_ENAB</name>
							<description>Open-drain mode enabled.</description>
							<value>1</value>
						</enumeratedValue>
					</enumeratedValues>
				</field>
				<field>
					<name>S_MODE</name>
					<description>Sample mode</description>
					<bitRange>[12:11]</bitRange>
										
					<enumeratedValues>
					<name>ENUM</name>
										
						<enumeratedValue>
							<name>BYPASS_INPUT_FILTER_</name>
							<description>Bypass input filter.</description>
							<value>0x0</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>ONEFILTERCLOCK</name>
							<description>Input pulses shorter than one filter clock are rejected.</description>
							<value>0x1</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>TWOFILTERCLOCKS</name>
							<description>Input pulses shorter than two filter clocks are rejected.</description>
							<value>0x2</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>THREEFILTERCLOCKS</name>
							<description>Input pulses shorter than three filter clocks are rejected.</description>
							<value>0x3</value>
						</enumeratedValue>
					</enumeratedValues>
				</field>
				<field>
					<name>CLK_DIV</name>
					<description>Select peripheral clock divider for input filter sampling clock.</description>
					<bitRange>[15:13]</bitRange>
										
					<enumeratedValues>
					<name>ENUM</name>
										
						<enumeratedValue>
							<name>IOCONFIGCLKDIV0_</name>
							<description>IOCONFIGCLKDIV0.</description>
							<value>0x0</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>IOCONFIGCLKDIV1_</name>
							<description>IOCONFIGCLKDIV1.</description>
							<value>0x1</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>IOCONFIGCLKDIV2_</name>
							<description>IOCONFIGCLKDIV2.</description>
							<value>0x2</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>IOCONFIGCLKDIV3_</name>
							<description>IOCONFIGCLKDIV3.</description>
							<value>0x3</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>IOCONFIGCLKDIV4_</name>
							<description>IOCONFIGCLKDIV4.</description>
							<value>0x4</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>IOCONFIGCLKDIV5_</name>
							<description>IOCONFIGCLKDIV5.</description>
							<value>0x5</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>IOCONFIGCLKDIV6_</name>
							<description>IOCONFIGCLKDIV6.</description>
							<value>0x6</value>
						</enumeratedValue>
					</enumeratedValues>
				</field>
				<field>
					<name>RESERVED</name>
					<description>Reserved.</description>
					<bitRange>[31:16]</bitRange>
										
					
				</field>
			</fields>
		</register>
		<register>
			<name>PIO1_2</name>
			<description>Configures pin PIO1_2/SWDIO/AD4.</description>
			<addressOffset>0x0C4</addressOffset>
			<access>read-write</access>
			<resetValue>0x00000090</resetValue>
			<resetMask>0xFFFFFFFF</resetMask>
			<fields>
				<field>
					<name>FUNC</name>
					<description>Selects pin function.</description>
					<bitRange>[2:0]</bitRange>
										
					<enumeratedValues>
					<name>ENUM</name>
										
						<enumeratedValue>
							<name>SELECTS_FUNCTION_PIO</name>
							<description>Selects function PIO1_2.</description>
							<value>0x0</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>SWDI</name>
							<description>Select function SWDIO.</description>
							<value>0x1</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>AD4_</name>
							<description>Select function AD4.</description>
							<value>0x2</value>
						</enumeratedValue>
					</enumeratedValues>
				</field>
				<field>
					<name>RESERVED</name>
					<description>Reserved</description>
					<bitRange>[3:3]</bitRange>
										
					
				</field>
				<field>
					<name>MODE</name>
					<description>Selects function mode (on-chip pull-up resistor control).</description>
					<bitRange>[4:4]</bitRange>
										
					<enumeratedValues>
					<name>ENUM</name>
										
						<enumeratedValue>
							<name>INACTIVE_PULL_UP_RE</name>
							<description>Inactive (pull-up resistor not enabled).</description>
							<value>0</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>PULL_UP_RESISTOR_ENA</name>
							<description>Pull-up resistor enabled.</description>
							<value>1</value>
						</enumeratedValue>
					</enumeratedValues>
				</field>
				<field>
					<name>RESERVED</name>
					<description>Reserved.</description>
					<bitRange>[5:5]</bitRange>
										
					
				</field>
				<field>
					<name>INV</name>
					<description>Invert input</description>
					<bitRange>[6:6]</bitRange>
										
					<enumeratedValues>
					<name>ENUM</name>
										
						<enumeratedValue>
							<name>INPUT_NOT_INVERTED_</name>
							<description>Input not inverted.</description>
							<value>0</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>INPUT_INVERTED_</name>
							<description>Input inverted.</description>
							<value>1</value>
						</enumeratedValue>
					</enumeratedValues>
				</field>
				<field>
					<name>ADMODE</name>
					<description>Analog/Digital mode</description>
					<bitRange>[7:7]</bitRange>
										
					<enumeratedValues>
					<name>ENUM</name>
										
						<enumeratedValue>
							<name>ANALOG_MODE_ENABLED_</name>
							<description>Analog mode enabled.</description>
							<value>0</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>DIGITAL_MODE_ENABLED</name>
							<description>Digital mode enabled.</description>
							<value>1</value>
						</enumeratedValue>
					</enumeratedValues>
				</field>
				<field>
					<name>RESERVED</name>
					<description>Reserved.</description>
					<bitRange>[8:8]</bitRange>
										
					
				</field>
				<field>
					<name>DRV</name>
					<description>Drive current mode (Normal-drive pin).</description>
					<bitRange>[9:9]</bitRange>
										
					<enumeratedValues>
					<name>ENUM</name>
										
						<enumeratedValue>
							<name>LOW_MODE_CURRENT_SEL</name>
							<description>Low mode current selected.</description>
							<value>0</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>HIGH_MODE_CURRENT_SE</name>
							<description>High mode current selected.</description>
							<value>1</value>
						</enumeratedValue>
					</enumeratedValues>
				</field>
				<field>
					<name>OD</name>
					<description>Open-drain mode.</description>
					<bitRange>[10:10]</bitRange>
										
					<enumeratedValues>
					<name>ENUM</name>
										
						<enumeratedValue>
							<name>OPEN_DRAIN_MODE_DISA</name>
							<description>Open-drain mode disabled.</description>
							<value>0</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>OPEN_DRAIN_MODE_ENAB</name>
							<description>Open-drain mode enabled.</description>
							<value>1</value>
						</enumeratedValue>
					</enumeratedValues>
				</field>
				<field>
					<name>S_MODE</name>
					<description>Sample mode</description>
					<bitRange>[12:11]</bitRange>
										
					<enumeratedValues>
					<name>ENUM</name>
										
						<enumeratedValue>
							<name>BYPASS_INPUT_FILTER_</name>
							<description>Bypass input filter.</description>
							<value>0x0</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>ONEFILTERCLOCK</name>
							<description>Input pulses shorter than one filter clock are rejected.</description>
							<value>0x1</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>TWOFILTERCLOCKS</name>
							<description>Input pulses shorter than two filter clocks are rejected.</description>
							<value>0x2</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>THREEFILTERCLOCKS</name>
							<description>Input pulses shorter than three filter clocks are rejected.</description>
							<value>0x3</value>
						</enumeratedValue>
					</enumeratedValues>
				</field>
				<field>
					<name>CLK_DIV</name>
					<description>Select peripheral clock divider for input filter sampling clock.</description>
					<bitRange>[15:13]</bitRange>
										
					<enumeratedValues>
					<name>ENUM</name>
										
						<enumeratedValue>
							<name>IOCONFIGCLKDIV0_</name>
							<description>IOCONFIGCLKDIV0.</description>
							<value>0x0</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>IOCONFIGCLKDIV1_</name>
							<description>IOCONFIGCLKDIV1.</description>
							<value>0x1</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>IOCONFIGCLKDIV2_</name>
							<description>IOCONFIGCLKDIV2.</description>
							<value>0x2</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>IOCONFIGCLKDIV3_</name>
							<description>IOCONFIGCLKDIV3.</description>
							<value>0x3</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>IOCONFIGCLKDIV4_</name>
							<description>IOCONFIGCLKDIV4.</description>
							<value>0x4</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>IOCONFIGCLKDIV5_</name>
							<description>IOCONFIGCLKDIV5.</description>
							<value>0x5</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>IOCONFIGCLKDIV6_</name>
							<description>IOCONFIGCLKDIV6.</description>
							<value>0x6</value>
						</enumeratedValue>
					</enumeratedValues>
				</field>
				<field>
					<name>RESERVED</name>
					<description>Reserved.</description>
					<bitRange>[31:16]</bitRange>
										
					
				</field>
			</fields>
		</register>
		<register>
			<name>PIO1_3</name>
			<description>Configures pin PIO1_3/AD5/WAKEUP.</description>
			<addressOffset>0x0C8</addressOffset>
			<access>read-write</access>
			<resetValue>0x00000090</resetValue>
			<resetMask>0xFFFFFFFF</resetMask>
			<fields>
				<field>
					<name>FUNC</name>
					<description>Selects pin function. This pin functions as WAKEUP pin if the part is in Deep power-down mode regardless of the value of FUNC.</description>
					<bitRange>[2:0]</bitRange>
										
					<enumeratedValues>
					<name>ENUM</name>
										
						<enumeratedValue>
							<name>SELECTS_FUNCTION_PIO</name>
							<description>Selects function PIO1_3.</description>
							<value>0x0</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>AD5_</name>
							<description>Select function AD5.</description>
							<value>0x1</value>
						</enumeratedValue>
					</enumeratedValues>
				</field>
				<field>
					<name>RESERVED</name>
					<description>Reserved</description>
					<bitRange>[3:3]</bitRange>
										
					
				</field>
				<field>
					<name>MODE</name>
					<description>Selects function mode (on-chip pull-up resistor control).</description>
					<bitRange>[4:4]</bitRange>
										
					<enumeratedValues>
					<name>ENUM</name>
										
						<enumeratedValue>
							<name>INACTIVE_PULL_UP_RE</name>
							<description>Inactive (pull-up resistor not enabled).</description>
							<value>0</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>PULL_UP_RESISTOR_ENA</name>
							<description>Pull-up resistor enabled.</description>
							<value>1</value>
						</enumeratedValue>
					</enumeratedValues>
				</field>
				<field>
					<name>RESERVED</name>
					<description>Reserved.</description>
					<bitRange>[5:5]</bitRange>
										
					
				</field>
				<field>
					<name>INV</name>
					<description>Invert input</description>
					<bitRange>[6:6]</bitRange>
										
					<enumeratedValues>
					<name>ENUM</name>
										
						<enumeratedValue>
							<name>INPUT_NOT_INVERTED_</name>
							<description>Input not inverted.</description>
							<value>0</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>INPUT_INVERTED_</name>
							<description>Input inverted.</description>
							<value>1</value>
						</enumeratedValue>
					</enumeratedValues>
				</field>
				<field>
					<name>ADMODE</name>
					<description>Analog/Digital mode</description>
					<bitRange>[7:7]</bitRange>
										
					<enumeratedValues>
					<name>ENUM</name>
										
						<enumeratedValue>
							<name>ANALOG_MODE_ENABLED_</name>
							<description>Analog mode enabled.</description>
							<value>0</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>DIGITAL_MODE_ENABLED</name>
							<description>Digital mode enabled.</description>
							<value>1</value>
						</enumeratedValue>
					</enumeratedValues>
				</field>
				<field>
					<name>RESERVED</name>
					<description>Reserved.</description>
					<bitRange>[8:8]</bitRange>
										
					
				</field>
				<field>
					<name>DRV</name>
					<description>Drive current mode (Normal-drive pin).</description>
					<bitRange>[9:9]</bitRange>
										
					<enumeratedValues>
					<name>ENUM</name>
										
						<enumeratedValue>
							<name>LOW_MODE_CURRENT_SEL</name>
							<description>Low mode current selected.</description>
							<value>0</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>HIGH_MODE_CURRENT_SE</name>
							<description>High mode current selected.</description>
							<value>1</value>
						</enumeratedValue>
					</enumeratedValues>
				</field>
				<field>
					<name>OD</name>
					<description>Open-drain mode.</description>
					<bitRange>[10:10]</bitRange>
										
					<enumeratedValues>
					<name>ENUM</name>
										
						<enumeratedValue>
							<name>OPEN_DRAIN_MODE_DISA</name>
							<description>Open-drain mode disabled.</description>
							<value>0</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>OPEN_DRAIN_MODE_ENAB</name>
							<description>Open-drain mode enabled.</description>
							<value>1</value>
						</enumeratedValue>
					</enumeratedValues>
				</field>
				<field>
					<name>S_MODE</name>
					<description>Sample mode</description>
					<bitRange>[12:11]</bitRange>
										
					<enumeratedValues>
					<name>ENUM</name>
										
						<enumeratedValue>
							<name>BYPASS_INPUT_FILTER_</name>
							<description>Bypass input filter.</description>
							<value>0x0</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>ONEFILTERCLOCK</name>
							<description>Input pulses shorter than one filter clock are rejected.</description>
							<value>0x1</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>TWOFILTERCLOCKS</name>
							<description>Input pulses shorter than two filter clocks are rejected.</description>
							<value>0x2</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>THREEFILTERCLOCKS</name>
							<description>Input pulses shorter than three filter clocks are rejected.</description>
							<value>0x3</value>
						</enumeratedValue>
					</enumeratedValues>
				</field>
				<field>
					<name>CLK_DIV</name>
					<description>Select peripheral clock divider for input filter sampling clock.</description>
					<bitRange>[15:13]</bitRange>
										
					<enumeratedValues>
					<name>ENUM</name>
										
						<enumeratedValue>
							<name>IOCONFIGCLKDIV0_</name>
							<description>IOCONFIGCLKDIV0.</description>
							<value>0x0</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>IOCONFIGCLKDIV1_</name>
							<description>IOCONFIGCLKDIV1.</description>
							<value>0x1</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>IOCONFIGCLKDIV2_</name>
							<description>IOCONFIGCLKDIV2.</description>
							<value>0x2</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>IOCONFIGCLKDIV3_</name>
							<description>IOCONFIGCLKDIV3.</description>
							<value>0x3</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>IOCONFIGCLKDIV4_</name>
							<description>IOCONFIGCLKDIV4.</description>
							<value>0x4</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>IOCONFIGCLKDIV5_</name>
							<description>IOCONFIGCLKDIV5.</description>
							<value>0x5</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>IOCONFIGCLKDIV6_</name>
							<description>IOCONFIGCLKDIV6.</description>
							<value>0x6</value>
						</enumeratedValue>
					</enumeratedValues>
				</field>
				<field>
					<name>RESERVED</name>
					<description>Reserved.</description>
					<bitRange>[31:16]</bitRange>
										
					
				</field>
			</fields>
		</register>
		<register>
			<name>PIO1_4</name>
			<description>Configures pin PIO1_4/AD6</description>
			<addressOffset>0x0CC</addressOffset>
			<access>read-write</access>
			<resetValue>0x00000090</resetValue>
			<resetMask>0xFFFFFFFF</resetMask>
			<fields>
				<field>
					<name>FUNC</name>
					<description>Selects pin function.</description>
					<bitRange>[2:0]</bitRange>
										
					<enumeratedValues>
					<name>ENUM</name>
										
						<enumeratedValue>
							<name>SELECTS_FUNCTION_PIO</name>
							<description>Selects function PIO1_4.</description>
							<value>0x0</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>AD6_</name>
							<description>Select function AD6.</description>
							<value>0x1</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>RESERVED_</name>
							<description>Reserved.</description>
							<value>0x2</value>
						</enumeratedValue>
					</enumeratedValues>
				</field>
				<field>
					<name>RESERVED</name>
					<description>Reserved</description>
					<bitRange>[3:3]</bitRange>
										
					
				</field>
				<field>
					<name>MODE</name>
					<description>Selects function mode (on-chip pull-up resistor control).</description>
					<bitRange>[4:4]</bitRange>
										
					<enumeratedValues>
					<name>ENUM</name>
										
						<enumeratedValue>
							<name>INACTIVE_PULL_UP_RE</name>
							<description>Inactive (pull-up resistor not enabled).</description>
							<value>0</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>PULL_UP_RESISTOR_ENA</name>
							<description>Pull-up resistor enabled.</description>
							<value>1</value>
						</enumeratedValue>
					</enumeratedValues>
				</field>
				<field>
					<name>RESERVED</name>
					<description>Reserved.</description>
					<bitRange>[5:5]</bitRange>
										
					
				</field>
				<field>
					<name>INV</name>
					<description>Invert input</description>
					<bitRange>[6:6]</bitRange>
										
					<enumeratedValues>
					<name>ENUM</name>
										
						<enumeratedValue>
							<name>INPUT_NOT_INVERTED_</name>
							<description>Input not inverted.</description>
							<value>0</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>INPUT_INVERTED_</name>
							<description>Input inverted.</description>
							<value>1</value>
						</enumeratedValue>
					</enumeratedValues>
				</field>
				<field>
					<name>ADMODE</name>
					<description>Analog/Digital mode</description>
					<bitRange>[7:7]</bitRange>
										
					<enumeratedValues>
					<name>ENUM</name>
										
						<enumeratedValue>
							<name>ANALOG_MODE_ENABLED_</name>
							<description>Analog mode enabled.</description>
							<value>0</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>DIGITAL_MODE_ENABLED</name>
							<description>Digital mode enabled.</description>
							<value>1</value>
						</enumeratedValue>
					</enumeratedValues>
				</field>
				<field>
					<name>RESERVED</name>
					<description>Reserved.</description>
					<bitRange>[8:8]</bitRange>
										
					
				</field>
				<field>
					<name>DRV</name>
					<description>Drive current mode (Normal-drive pin).</description>
					<bitRange>[9:9]</bitRange>
										
					<enumeratedValues>
					<name>ENUM</name>
										
						<enumeratedValue>
							<name>LOW_MODE_CURRENT_SEL</name>
							<description>Low mode current selected.</description>
							<value>0</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>HIGH_MODE_CURRENT_SE</name>
							<description>High mode current selected.</description>
							<value>1</value>
						</enumeratedValue>
					</enumeratedValues>
				</field>
				<field>
					<name>OD</name>
					<description>Open-drain mode.</description>
					<bitRange>[10:10]</bitRange>
										
					<enumeratedValues>
					<name>ENUM</name>
										
						<enumeratedValue>
							<name>OPEN_DRAIN_MODE_DISA</name>
							<description>Open-drain mode disabled.</description>
							<value>0</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>OPEN_DRAIN_MODE_ENAB</name>
							<description>Open-drain mode enabled.</description>
							<value>1</value>
						</enumeratedValue>
					</enumeratedValues>
				</field>
				<field>
					<name>S_MODE</name>
					<description>Sample mode</description>
					<bitRange>[12:11]</bitRange>
										
					<enumeratedValues>
					<name>ENUM</name>
										
						<enumeratedValue>
							<name>BYPASS_INPUT_FILTER_</name>
							<description>Bypass input filter.</description>
							<value>0x0</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>ONEFILTERCLOCK</name>
							<description>Input pulses shorter than one filter clock are rejected.</description>
							<value>0x1</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>TWOFILTERCLOCKS</name>
							<description>Input pulses shorter than two filter clocks are rejected.</description>
							<value>0x2</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>THREEFILTERCLOCKS</name>
							<description>Input pulses shorter than three filter clocks are rejected.</description>
							<value>0x3</value>
						</enumeratedValue>
					</enumeratedValues>
				</field>
				<field>
					<name>CLK_DIV</name>
					<description>Select peripheral clock divider for input filter sampling clock.</description>
					<bitRange>[15:13]</bitRange>
										
					<enumeratedValues>
					<name>ENUM</name>
										
						<enumeratedValue>
							<name>IOCONFIGCLKDIV0_</name>
							<description>IOCONFIGCLKDIV0.</description>
							<value>0x0</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>IOCONFIGCLKDIV1_</name>
							<description>IOCONFIGCLKDIV1.</description>
							<value>0x1</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>IOCONFIGCLKDIV2_</name>
							<description>IOCONFIGCLKDIV2.</description>
							<value>0x2</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>IOCONFIGCLKDIV3_</name>
							<description>IOCONFIGCLKDIV3.</description>
							<value>0x3</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>IOCONFIGCLKDIV4_</name>
							<description>IOCONFIGCLKDIV4.</description>
							<value>0x4</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>IOCONFIGCLKDIV5_</name>
							<description>IOCONFIGCLKDIV5.</description>
							<value>0x5</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>IOCONFIGCLKDIV6_</name>
							<description>IOCONFIGCLKDIV6.</description>
							<value>0x6</value>
						</enumeratedValue>
					</enumeratedValues>
				</field>
				<field>
					<name>RESERVED</name>
					<description>Reserved.</description>
					<bitRange>[31:16]</bitRange>
										
					
				</field>
			</fields>
		</register>
		<register>
			<name>PIO1_5</name>
			<description>Configures pin PIO1_5/AD7/CT16B1_0.</description>
			<addressOffset>0x0D0</addressOffset>
			<access>read-write</access>
			<resetValue>0x00000090</resetValue>
			<resetMask>0xFFFFFFFF</resetMask>
			<fields>
				<field>
					<name>FUNC</name>
					<description>Selects pin function.</description>
					<bitRange>[2:0]</bitRange>
										
					<enumeratedValues>
					<name>ENUM</name>
										
						<enumeratedValue>
							<name>SELECTS_FUNCTION_PIO</name>
							<description>Selects function PIO1_5.</description>
							<value>0x0</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>AD7_</name>
							<description>Select function AD7.</description>
							<value>0x1</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>CT16</name>
							<description>Select function CT16B1_CAP0.</description>
							<value>0x2</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>CT16</name>
							<description>Select function CT16B1_MAT0.</description>
							<value>0x3</value>
						</enumeratedValue>
					</enumeratedValues>
				</field>
				<field>
					<name>RESERVED</name>
					<description>Reserved</description>
					<bitRange>[3:3]</bitRange>
										
					
				</field>
				<field>
					<name>MODE</name>
					<description>Selects function mode (on-chip pull-up resistor control).</description>
					<bitRange>[4:4]</bitRange>
										
					<enumeratedValues>
					<name>ENUM</name>
										
						<enumeratedValue>
							<name>INACTIVE_PULL_UP_RE</name>
							<description>Inactive (pull-up resistor not enabled).</description>
							<value>0</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>PULL_UP_RESISTOR_ENA</name>
							<description>Pull-up resistor enabled.</description>
							<value>1</value>
						</enumeratedValue>
					</enumeratedValues>
				</field>
				<field>
					<name>RESERVED</name>
					<description>Reserved.</description>
					<bitRange>[5:5]</bitRange>
										
					
				</field>
				<field>
					<name>INV</name>
					<description>Invert input</description>
					<bitRange>[6:6]</bitRange>
										
					<enumeratedValues>
					<name>ENUM</name>
										
						<enumeratedValue>
							<name>INPUT_NOT_INVERTED_</name>
							<description>Input not inverted.</description>
							<value>0</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>INPUT_INVERTED_</name>
							<description>Input inverted.</description>
							<value>1</value>
						</enumeratedValue>
					</enumeratedValues>
				</field>
				<field>
					<name>ADMODE</name>
					<description>Analog/Digital mode</description>
					<bitRange>[7:7]</bitRange>
										
					<enumeratedValues>
					<name>ENUM</name>
										
						<enumeratedValue>
							<name>ANALOG_MODE_ENABLED_</name>
							<description>Analog mode enabled.</description>
							<value>0</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>DIGITAL_MODE_ENABLED</name>
							<description>Digital mode enabled.</description>
							<value>1</value>
						</enumeratedValue>
					</enumeratedValues>
				</field>
				<field>
					<name>RESERVED</name>
					<description>Reserved.</description>
					<bitRange>[8:8]</bitRange>
										
					
				</field>
				<field>
					<name>DRV</name>
					<description>Drive current mode (Normal-drive pin).</description>
					<bitRange>[9:9]</bitRange>
										
					<enumeratedValues>
					<name>ENUM</name>
										
						<enumeratedValue>
							<name>LOW_MODE_DRIVE_CURRE</name>
							<description>Low mode drive current selected.</description>
							<value>0</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>HIGH_MODE_CURRENT_SE</name>
							<description>High mode current selected.</description>
							<value>1</value>
						</enumeratedValue>
					</enumeratedValues>
				</field>
				<field>
					<name>OD</name>
					<description>Open-drain mode.</description>
					<bitRange>[10:10]</bitRange>
										
					<enumeratedValues>
					<name>ENUM</name>
										
						<enumeratedValue>
							<name>OPEN_DRAIN_MODE_DISA</name>
							<description>Open-drain mode disabled.</description>
							<value>0</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>OPEN_DRAIN_MODE_ENAB</name>
							<description>Open-drain mode enabled.</description>
							<value>1</value>
						</enumeratedValue>
					</enumeratedValues>
				</field>
				<field>
					<name>S_MODE</name>
					<description>Sample mode</description>
					<bitRange>[12:11]</bitRange>
										
					<enumeratedValues>
					<name>ENUM</name>
										
						<enumeratedValue>
							<name>BYPASS_INPUT_FILTER_</name>
							<description>Bypass input filter.</description>
							<value>0x0</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>ONEFILTERCLOCK</name>
							<description>Input pulses shorter than one filter clock are rejected.</description>
							<value>0x1</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>TWOFILTERCLOCKS</name>
							<description>Input pulses shorter than two filter clocks are rejected.</description>
							<value>0x2</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>THREEFILTERCLOCKS</name>
							<description>Input pulses shorter than three filter clocks are rejected.</description>
							<value>0x3</value>
						</enumeratedValue>
					</enumeratedValues>
				</field>
				<field>
					<name>CLK_DIV</name>
					<description>Select peripheral clock divider for input filter sampling clock.</description>
					<bitRange>[15:13]</bitRange>
										
					<enumeratedValues>
					<name>ENUM</name>
										
						<enumeratedValue>
							<name>IOCONFIGCLKDIV0_</name>
							<description>IOCONFIGCLKDIV0.</description>
							<value>0x0</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>IOCONFIGCLKDIV1_</name>
							<description>IOCONFIGCLKDIV1.</description>
							<value>0x1</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>IOCONFIGCLKDIV2_</name>
							<description>IOCONFIGCLKDIV2.</description>
							<value>0x2</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>IOCONFIGCLKDIV3_</name>
							<description>IOCONFIGCLKDIV3.</description>
							<value>0x3</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>IOCONFIGCLKDIV4_</name>
							<description>IOCONFIGCLKDIV4.</description>
							<value>0x4</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>IOCONFIGCLKDIV5_</name>
							<description>IOCONFIGCLKDIV5.</description>
							<value>0x5</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>IOCONFIGCLKDIV6_</name>
							<description>IOCONFIGCLKDIV6.</description>
							<value>0x6</value>
						</enumeratedValue>
					</enumeratedValues>
				</field>
				<field>
					<name>RESERVED</name>
					<description>Reserved.</description>
					<bitRange>[31:16]</bitRange>
										
					
				</field>
			</fields>
		</register>
		<register>
			<name>PIO1_6</name>
			<description>Configures pin PIO1_6/CT16B1_1.</description>
			<addressOffset>0x0D4</addressOffset>
			<access>read-write</access>
			<resetValue>0x00000090</resetValue>
			<resetMask>0xFFFFFFFF</resetMask>
			<fields>
				<field>
					<name>FUNC</name>
					<description>Selects pin function.</description>
					<bitRange>[2:0]</bitRange>
										
					<enumeratedValues>
					<name>ENUM</name>
										
						<enumeratedValue>
							<name>SELECTS_FUNCTION_PIO</name>
							<description>Selects function PIO1_6.</description>
							<value>0x0</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>CT16</name>
							<description>Select function CT16B1_CAP1.</description>
							<value>0x1</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>CT16</name>
							<description>Select function CT16B1_MAT1.</description>
							<value>0x2</value>
						</enumeratedValue>
					</enumeratedValues>
				</field>
				<field>
					<name>RESERVED</name>
					<description>Reserved</description>
					<bitRange>[3:3]</bitRange>
										
					
				</field>
				<field>
					<name>MODE</name>
					<description>Selects function mode (on-chip pull-up resistor control).</description>
					<bitRange>[4:4]</bitRange>
										
					<enumeratedValues>
					<name>ENUM</name>
										
						<enumeratedValue>
							<name>INACTIVE_PULL_UP_RE</name>
							<description>Inactive (pull-up resistor not enabled).</description>
							<value>0</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>PULL_UP_RESISTOR_ENA</name>
							<description>Pull-up resistor enabled.</description>
							<value>1</value>
						</enumeratedValue>
					</enumeratedValues>
				</field>
				<field>
					<name>RESERVED</name>
					<description>Reserved.</description>
					<bitRange>[5:5]</bitRange>
										
					
				</field>
				<field>
					<name>INV</name>
					<description>Invert input</description>
					<bitRange>[6:6]</bitRange>
										
					<enumeratedValues>
					<name>ENUM</name>
										
						<enumeratedValue>
							<name>INPUT_NOT_INVERTED_</name>
							<description>Input not inverted.</description>
							<value>0</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>INPUT_INVERTED_</name>
							<description>Input inverted.</description>
							<value>1</value>
						</enumeratedValue>
					</enumeratedValues>
				</field>
				<field>
					<name>RESERVED</name>
					<description>Reserved.</description>
					<bitRange>[7:7]</bitRange>
										
					
				</field>
				<field>
					<name>RESERVED</name>
					<description>Reserved.</description>
					<bitRange>[8:8]</bitRange>
										
					
				</field>
				<field>
					<name>DRV</name>
					<description>Drive current mode (Normal-drive pin).</description>
					<bitRange>[9:9]</bitRange>
										
					<enumeratedValues>
					<name>ENUM</name>
										
						<enumeratedValue>
							<name>LOW_MODE_DRIVE_CURRE</name>
							<description>Low mode drive current selected.</description>
							<value>0</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>HIGH_MODE_CURRENT_SE</name>
							<description>High mode current selected.</description>
							<value>1</value>
						</enumeratedValue>
					</enumeratedValues>
				</field>
				<field>
					<name>OD</name>
					<description>Open-drain mode.</description>
					<bitRange>[10:10]</bitRange>
										
					<enumeratedValues>
					<name>ENUM</name>
										
						<enumeratedValue>
							<name>OPEN_DRAIN_MODE_DISA</name>
							<description>Open-drain mode disabled.</description>
							<value>0</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>OPEN_DRAIN_MODE_ENAB</name>
							<description>Open-drain mode enabled.</description>
							<value>1</value>
						</enumeratedValue>
					</enumeratedValues>
				</field>
				<field>
					<name>S_MODE</name>
					<description>Sample mode</description>
					<bitRange>[12:11]</bitRange>
										
					<enumeratedValues>
					<name>ENUM</name>
										
						<enumeratedValue>
							<name>BYPASS_INPUT_FILTER_</name>
							<description>Bypass input filter.</description>
							<value>0x0</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>ONEFILTERCLOCK</name>
							<description>Input pulses shorter than one filter clock are rejected.</description>
							<value>0x1</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>TWOFILTERCLOCKS</name>
							<description>Input pulses shorter than two filter clocks are rejected.</description>
							<value>0x2</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>THREEFILTERCLOCKS</name>
							<description>Input pulses shorter than three filter clocks are rejected.</description>
							<value>0x3</value>
						</enumeratedValue>
					</enumeratedValues>
				</field>
				<field>
					<name>CLK_DIV</name>
					<description>Select peripheral clock divider for input filter sampling clock.</description>
					<bitRange>[15:13]</bitRange>
										
					<enumeratedValues>
					<name>ENUM</name>
										
						<enumeratedValue>
							<name>IOCONFIGCLKDIV0_</name>
							<description>IOCONFIGCLKDIV0.</description>
							<value>0x0</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>IOCONFIGCLKDIV1_</name>
							<description>IOCONFIGCLKDIV1.</description>
							<value>0x1</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>IOCONFIGCLKDIV2_</name>
							<description>IOCONFIGCLKDIV2.</description>
							<value>0x2</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>IOCONFIGCLKDIV3_</name>
							<description>IOCONFIGCLKDIV3.</description>
							<value>0x3</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>IOCONFIGCLKDIV4_</name>
							<description>IOCONFIGCLKDIV4.</description>
							<value>0x4</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>IOCONFIGCLKDIV5_</name>
							<description>IOCONFIGCLKDIV5.</description>
							<value>0x5</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>IOCONFIGCLKDIV6_</name>
							<description>IOCONFIGCLKDIV6.</description>
							<value>0x6</value>
						</enumeratedValue>
					</enumeratedValues>
				</field>
				<field>
					<name>RESERVED</name>
					<description>Reserved.</description>
					<bitRange>[31:16]</bitRange>
										
					
				</field>
			</fields>
		</register>
		<register>
			<name>PIO2_8</name>
			<description>Configures pin PIO2_8/CT32B1_0.</description>
			<addressOffset>0x0E0</addressOffset>
			<access>read-write</access>
			<resetValue>0x00000090</resetValue>
			<resetMask>0xFFFFFFFF</resetMask>
			<fields>
				<field>
					<name>FUNC</name>
					<description>Selects pin function.</description>
					<bitRange>[2:0]</bitRange>
										
					<enumeratedValues>
					<name>ENUM</name>
										
						<enumeratedValue>
							<name>SELECTS_FUNCTION_PIO</name>
							<description>Selects function PIO2_8.</description>
							<value>0x0</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>RESERVED_DO_NOT_USE</name>
							<description>Reserved. Do not use.</description>
							<value>0x1</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>CT32</name>
							<description>Select function CT32B1_CAP0.</description>
							<value>0x2</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>CT32</name>
							<description>Select function CT32B1_MAT0.</description>
							<value>0x3</value>
						</enumeratedValue>
					</enumeratedValues>
				</field>
				<field>
					<name>RESERVED</name>
					<description>Reserved</description>
					<bitRange>[3:3]</bitRange>
										
					
				</field>
				<field>
					<name>MODE</name>
					<description>Selects function mode (on-chip pull-up resistor control).</description>
					<bitRange>[4:4]</bitRange>
										
					<enumeratedValues>
					<name>ENUM</name>
										
						<enumeratedValue>
							<name>INACTIVE_PULL_UP_RE</name>
							<description>Inactive (pull-up resistor not enabled).</description>
							<value>0</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>PULL_UP_RESISTOR_ENA</name>
							<description>Pull-up resistor enabled.</description>
							<value>1</value>
						</enumeratedValue>
					</enumeratedValues>
				</field>
				<field>
					<name>RESERVED</name>
					<description>Reserved.</description>
					<bitRange>[5:5]</bitRange>
										
					
				</field>
				<field>
					<name>INV</name>
					<description>Invert input</description>
					<bitRange>[6:6]</bitRange>
										
					<enumeratedValues>
					<name>ENUM</name>
										
						<enumeratedValue>
							<name>INPUT_NOT_INVERTED_</name>
							<description>Input not inverted.</description>
							<value>0</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>INPUT_INVERTED_</name>
							<description>Input inverted.</description>
							<value>1</value>
						</enumeratedValue>
					</enumeratedValues>
				</field>
				<field>
					<name>RESERVED</name>
					<description>Reserved.</description>
					<bitRange>[7:7]</bitRange>
										
					
				</field>
				<field>
					<name>RESERVED</name>
					<description>Reserved.</description>
					<bitRange>[8:8]</bitRange>
										
					
				</field>
				<field>
					<name>DRV</name>
					<description>Drive current mode (Normal-drive pin).</description>
					<bitRange>[9:9]</bitRange>
										
					<enumeratedValues>
					<name>ENUM</name>
										
						<enumeratedValue>
							<name>LOW_MODE_CURRENT_SEL</name>
							<description>Low mode current selected.</description>
							<value>0</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>HIGH_MODE_CURRENT_SE</name>
							<description>High mode current selected.</description>
							<value>1</value>
						</enumeratedValue>
					</enumeratedValues>
				</field>
				<field>
					<name>OD</name>
					<description>Open-drain mode.</description>
					<bitRange>[10:10]</bitRange>
										
					<enumeratedValues>
					<name>ENUM</name>
										
						<enumeratedValue>
							<name>OPEN_DRAIN_MODE_DISA</name>
							<description>Open-drain mode disabled.</description>
							<value>0</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>OPEN_DRAIN_MODE_ENAB</name>
							<description>Open-drain mode enabled.</description>
							<value>1</value>
						</enumeratedValue>
					</enumeratedValues>
				</field>
				<field>
					<name>S_MODE</name>
					<description>Sample mode</description>
					<bitRange>[12:11]</bitRange>
										
					<enumeratedValues>
					<name>ENUM</name>
										
						<enumeratedValue>
							<name>BYPASS_INPUT_FILTER_</name>
							<description>Bypass input filter.</description>
							<value>0x0</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>ONEFILTERCLOCK</name>
							<description>Input pulses shorter than one filter clock are rejected.</description>
							<value>0x1</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>TWOFILTERCLOCKS</name>
							<description>Input pulses shorter than two filter clocks are rejected.</description>
							<value>0x2</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>THREEFILTERCLOCKS</name>
							<description>Input pulses shorter than three filter clocks are rejected.</description>
							<value>0x3</value>
						</enumeratedValue>
					</enumeratedValues>
				</field>
				<field>
					<name>CLK_DIV</name>
					<description>Select peripheral clock divider for input filter sampling clock.</description>
					<bitRange>[15:13]</bitRange>
										
					<enumeratedValues>
					<name>ENUM</name>
										
						<enumeratedValue>
							<name>IOCONFIGCLKDIV0_</name>
							<description>IOCONFIGCLKDIV0.</description>
							<value>0x0</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>IOCONFIGCLKDIV1_</name>
							<description>IOCONFIGCLKDIV1.</description>
							<value>0x1</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>IOCONFIGCLKDIV2_</name>
							<description>IOCONFIGCLKDIV2.</description>
							<value>0x2</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>IOCONFIGCLKDIV3_</name>
							<description>IOCONFIGCLKDIV3.</description>
							<value>0x3</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>IOCONFIGCLKDIV4_</name>
							<description>IOCONFIGCLKDIV4.</description>
							<value>0x4</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>IOCONFIGCLKDIV5_</name>
							<description>IOCONFIGCLKDIV5.</description>
							<value>0x5</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>IOCONFIGCLKDIV6_</name>
							<description>IOCONFIGCLKDIV6.</description>
							<value>0x6</value>
						</enumeratedValue>
					</enumeratedValues>
				</field>
				<field>
					<name>RESERVED</name>
					<description>Reserved.</description>
					<bitRange>[31:16]</bitRange>
										
					
				</field>
			</fields>
		</register>
		<register>
			<name>PIO2_9</name>
			<description>Configures pin PIO2_9/CT32B1_1.</description>
			<addressOffset>0x0E4</addressOffset>
			<access>read-write</access>
			<resetValue>0x00000090</resetValue>
			<resetMask>0xFFFFFFFF</resetMask>
			<fields>
				<field>
					<name>FUNC</name>
					<description>Selects pin function.</description>
					<bitRange>[2:0]</bitRange>
										
					<enumeratedValues>
					<name>ENUM</name>
										
						<enumeratedValue>
							<name>SELECTS_FUNCTION_PIO</name>
							<description>Selects function PIO2_9.</description>
							<value>0x0</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>RESERVED_DO_NOT_USE</name>
							<description>Reserved. Do not use.</description>
							<value>0x1</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>CT32</name>
							<description>Select function CT32B1_CAP1.</description>
							<value>0x2</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>CT32</name>
							<description>Select function CT32B1_MAT1.</description>
							<value>0x3</value>
						</enumeratedValue>
					</enumeratedValues>
				</field>
				<field>
					<name>RESERVED</name>
					<description>Reserved</description>
					<bitRange>[3:3]</bitRange>
										
					
				</field>
				<field>
					<name>MODE</name>
					<description>Selects function mode (on-chip pull-up resistor control).</description>
					<bitRange>[4:4]</bitRange>
										
					<enumeratedValues>
					<name>ENUM</name>
										
						<enumeratedValue>
							<name>INACTIVE_PULL_UP_RE</name>
							<description>Inactive (pull-up resistor not enabled).</description>
							<value>0</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>PULL_UP_RESISTOR_ENA</name>
							<description>Pull-up resistor enabled.</description>
							<value>1</value>
						</enumeratedValue>
					</enumeratedValues>
				</field>
				<field>
					<name>RESERVED</name>
					<description>Reserved.</description>
					<bitRange>[5:5]</bitRange>
										
					
				</field>
				<field>
					<name>INV</name>
					<description>Invert input</description>
					<bitRange>[6:6]</bitRange>
										
					<enumeratedValues>
					<name>ENUM</name>
										
						<enumeratedValue>
							<name>INPUT_NOT_INVERTED_</name>
							<description>Input not inverted.</description>
							<value>0</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>INPUT_INVERTED_</name>
							<description>Input inverted.</description>
							<value>1</value>
						</enumeratedValue>
					</enumeratedValues>
				</field>
				<field>
					<name>RESERVED</name>
					<description>Reserved.</description>
					<bitRange>[7:7]</bitRange>
										
					
				</field>
				<field>
					<name>RESERVED</name>
					<description>Reserved.</description>
					<bitRange>[8:8]</bitRange>
										
					
				</field>
				<field>
					<name>DRV</name>
					<description>Drive current mode (Normal-drive pin).</description>
					<bitRange>[9:9]</bitRange>
										
					<enumeratedValues>
					<name>ENUM</name>
										
						<enumeratedValue>
							<name>LOW_MODE_CURRENT_SEL</name>
							<description>Low mode current selected.</description>
							<value>0</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>HIGH_MODE_CURRENT_SE</name>
							<description>High mode current selected.</description>
							<value>1</value>
						</enumeratedValue>
					</enumeratedValues>
				</field>
				<field>
					<name>OD</name>
					<description>Open-drain mode.</description>
					<bitRange>[10:10]</bitRange>
										
					<enumeratedValues>
					<name>ENUM</name>
										
						<enumeratedValue>
							<name>OPEN_DRAIN_MODE_DISA</name>
							<description>Open-drain mode disabled.</description>
							<value>0</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>OPEN_DRAIN_MODE_ENAB</name>
							<description>Open-drain mode enabled.</description>
							<value>1</value>
						</enumeratedValue>
					</enumeratedValues>
				</field>
				<field>
					<name>S_MODE</name>
					<description>Sample mode</description>
					<bitRange>[12:11]</bitRange>
										
					<enumeratedValues>
					<name>ENUM</name>
										
						<enumeratedValue>
							<name>BYPASS_INPUT_FILTER_</name>
							<description>Bypass input filter.</description>
							<value>0x0</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>ONEFILTERCLOCK</name>
							<description>Input pulses shorter than one filter clock are rejected.</description>
							<value>0x1</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>TWOFILTERCLOCKS</name>
							<description>Input pulses shorter than two filter clocks are rejected.</description>
							<value>0x2</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>THREEFILTERCLOCKS</name>
							<description>Input pulses shorter than three filter clocks are rejected.</description>
							<value>0x3</value>
						</enumeratedValue>
					</enumeratedValues>
				</field>
				<field>
					<name>CLK_DIV</name>
					<description>Select peripheral clock divider for input filter sampling clock.</description>
					<bitRange>[15:13]</bitRange>
										
					<enumeratedValues>
					<name>ENUM</name>
										
						<enumeratedValue>
							<name>IOCONFIGCLKDIV0_</name>
							<description>IOCONFIGCLKDIV0.</description>
							<value>0x0</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>IOCONFIGCLKDIV1_</name>
							<description>IOCONFIGCLKDIV1.</description>
							<value>0x1</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>IOCONFIGCLKDIV2_</name>
							<description>IOCONFIGCLKDIV2.</description>
							<value>0x2</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>IOCONFIGCLKDIV3_</name>
							<description>IOCONFIGCLKDIV3.</description>
							<value>0x3</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>IOCONFIGCLKDIV4_</name>
							<description>IOCONFIGCLKDIV4.</description>
							<value>0x4</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>IOCONFIGCLKDIV5_</name>
							<description>IOCONFIGCLKDIV5.</description>
							<value>0x5</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>IOCONFIGCLKDIV6_</name>
							<description>IOCONFIGCLKDIV6.</description>
							<value>0x6</value>
						</enumeratedValue>
					</enumeratedValues>
				</field>
				<field>
					<name>RESERVED</name>
					<description>Reserved.</description>
					<bitRange>[31:16]</bitRange>
										
					
				</field>
			</fields>
		</register>
		<register>
			<name>PIO2_10</name>
			<description>Configures pin PIO2_10/CT32B1_2/TXD1.</description>
			<addressOffset>0x0E8</addressOffset>
			<access>read-write</access>
			<resetValue>0x00000090</resetValue>
			<resetMask>0xFFFFFFFF</resetMask>
			<fields>
				<field>
					<name>FUNC</name>
					<description>Selects pin function.</description>
					<bitRange>[2:0]</bitRange>
										
					<enumeratedValues>
					<name>ENUM</name>
										
						<enumeratedValue>
							<name>SELECTS_FUNCTION_PIO</name>
							<description>Selects function PIO2_10.</description>
							<value>0x0</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>RESERVED_DO_NOT_USE</name>
							<description>Reserved. Do not use.</description>
							<value>0x1</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>CT32</name>
							<description>Select function CT32B1_CAP2.</description>
							<value>0x2</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>CT32</name>
							<description>Select function CT32B1_MAT2.</description>
							<value>0x3</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>RESERVED_</name>
							<description>Reserved.</description>
							<value>0x4</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>TXD1</name>
							<description>Select function TXD1.</description>
							<value>0x5</value>
						</enumeratedValue>
					</enumeratedValues>
				</field>
				<field>
					<name>RESERVED</name>
					<description>Reserved</description>
					<bitRange>[3:3]</bitRange>
										
					
				</field>
				<field>
					<name>MODE</name>
					<description>Selects function mode (on-chip pull-up resistor control).</description>
					<bitRange>[4:4]</bitRange>
										
					<enumeratedValues>
					<name>ENUM</name>
										
						<enumeratedValue>
							<name>INACTIVE_PULL_UP_RE</name>
							<description>Inactive (pull-up resistor not enabled).</description>
							<value>0</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>PULL_UP_RESISTOR_ENA</name>
							<description>Pull-up resistor enabled.</description>
							<value>1</value>
						</enumeratedValue>
					</enumeratedValues>
				</field>
				<field>
					<name>RESERVED</name>
					<description>Reserved.</description>
					<bitRange>[5:5]</bitRange>
										
					
				</field>
				<field>
					<name>INV</name>
					<description>Invert input</description>
					<bitRange>[6:6]</bitRange>
										
					<enumeratedValues>
					<name>ENUM</name>
										
						<enumeratedValue>
							<name>INPUT_NOT_INVERTED_</name>
							<description>Input not inverted.</description>
							<value>0</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>INPUT_INVERTED_</name>
							<description>Input inverted.</description>
							<value>1</value>
						</enumeratedValue>
					</enumeratedValues>
				</field>
				<field>
					<name>RESERVED</name>
					<description>Reserved.</description>
					<bitRange>[7:7]</bitRange>
										
					
				</field>
				<field>
					<name>RESERVED</name>
					<description>Reserved.</description>
					<bitRange>[8:8]</bitRange>
										
					
				</field>
				<field>
					<name>DRV</name>
					<description>Drive current mode (Normal-drive pin).</description>
					<bitRange>[9:9]</bitRange>
										
					<enumeratedValues>
					<name>ENUM</name>
										
						<enumeratedValue>
							<name>LOW_MODE_CURRENT_SEL</name>
							<description>Low mode current selected.</description>
							<value>0</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>HIGH_MODE_CURRENT_SE</name>
							<description>High mode current selected.</description>
							<value>1</value>
						</enumeratedValue>
					</enumeratedValues>
				</field>
				<field>
					<name>OD</name>
					<description>Open-drain mode.</description>
					<bitRange>[10:10]</bitRange>
										
					<enumeratedValues>
					<name>ENUM</name>
										
						<enumeratedValue>
							<name>OPEN_DRAIN_MODE_DISA</name>
							<description>Open-drain mode disabled.</description>
							<value>0</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>OPEN_DRAIN_MODE_ENAB</name>
							<description>Open-drain mode enabled.</description>
							<value>1</value>
						</enumeratedValue>
					</enumeratedValues>
				</field>
				<field>
					<name>S_MODE</name>
					<description>Sample mode</description>
					<bitRange>[12:11]</bitRange>
										
					<enumeratedValues>
					<name>ENUM</name>
										
						<enumeratedValue>
							<name>BYPASS_INPUT_FILTER_</name>
							<description>Bypass input filter.</description>
							<value>0x0</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>ONEFILTERCLOCK</name>
							<description>Input pulses shorter than one filter clock are rejected.</description>
							<value>0x1</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>TWOFILTERCLOCKS</name>
							<description>Input pulses shorter than two filter clocks are rejected.</description>
							<value>0x2</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>THREEFILTERCLOCKS</name>
							<description>Input pulses shorter than three filter clocks are rejected.</description>
							<value>0x3</value>
						</enumeratedValue>
					</enumeratedValues>
				</field>
				<field>
					<name>CLK_DIV</name>
					<description>Select peripheral clock divider for input filter sampling clock.</description>
					<bitRange>[15:13]</bitRange>
										
					<enumeratedValues>
					<name>ENUM</name>
										
						<enumeratedValue>
							<name>IOCONFIGCLKDIV0_</name>
							<description>IOCONFIGCLKDIV0.</description>
							<value>0x0</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>IOCONFIGCLKDIV1_</name>
							<description>IOCONFIGCLKDIV1.</description>
							<value>0x1</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>IOCONFIGCLKDIV2_</name>
							<description>IOCONFIGCLKDIV2.</description>
							<value>0x2</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>IOCONFIGCLKDIV3_</name>
							<description>IOCONFIGCLKDIV3.</description>
							<value>0x3</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>IOCONFIGCLKDIV4_</name>
							<description>IOCONFIGCLKDIV4.</description>
							<value>0x4</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>IOCONFIGCLKDIV5_</name>
							<description>IOCONFIGCLKDIV5.</description>
							<value>0x5</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>IOCONFIGCLKDIV6_</name>
							<description>IOCONFIGCLKDIV6.</description>
							<value>0x6</value>
						</enumeratedValue>
					</enumeratedValues>
				</field>
				<field>
					<name>RESERVED</name>
					<description>Reserved.</description>
					<bitRange>[31:16]</bitRange>
										
					
				</field>
			</fields>
		</register>
		<register>
			<name>PIO2_11</name>
			<description>Configures pin PIO2_11/CT32B1_3/RXD1.</description>
			<addressOffset>0x0EC</addressOffset>
			<access>read-write</access>
			<resetValue>0x00000090</resetValue>
			<resetMask>0xFFFFFFFF</resetMask>
			<fields>
				<field>
					<name>FUNC</name>
					<description>Selects pin function.</description>
					<bitRange>[2:0]</bitRange>
										
					<enumeratedValues>
					<name>ENUM</name>
										
						<enumeratedValue>
							<name>SELECTS_FUNCTION_PIO</name>
							<description>Selects function PIO2_11.</description>
							<value>0x0</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>RESERVED_DO_NOT_USE</name>
							<description>Reserved. Do not use.</description>
							<value>0x1</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>CT32</name>
							<description>Select function CT32B1_CAP3.</description>
							<value>0x2</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>CT32</name>
							<description>Select function CT32B1_MAT3.</description>
							<value>0x3</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>RESERVED_</name>
							<description>Reserved.</description>
							<value>0x4</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>RXD1</name>
							<description>Select function RXD1.</description>
							<value>0x5</value>
						</enumeratedValue>
					</enumeratedValues>
				</field>
				<field>
					<name>RESERVED</name>
					<description>Reserved</description>
					<bitRange>[3:3]</bitRange>
										
					
				</field>
				<field>
					<name>MODE</name>
					<description>Selects function mode (on-chip pull-up resistor control).</description>
					<bitRange>[4:4]</bitRange>
										
					<enumeratedValues>
					<name>ENUM</name>
										
						<enumeratedValue>
							<name>INACTIVE_PULL_UP_RE</name>
							<description>Inactive (pull-up resistor not enabled).</description>
							<value>0</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>PULL_UP_RESISTOR_ENA</name>
							<description>Pull-up resistor enabled.</description>
							<value>1</value>
						</enumeratedValue>
					</enumeratedValues>
				</field>
				<field>
					<name>RESERVED</name>
					<description>Reserved.</description>
					<bitRange>[5:5]</bitRange>
										
					
				</field>
				<field>
					<name>INV</name>
					<description>Invert input</description>
					<bitRange>[6:6]</bitRange>
										
					<enumeratedValues>
					<name>ENUM</name>
										
						<enumeratedValue>
							<name>INPUT_NOT_INVERTED_</name>
							<description>Input not inverted.</description>
							<value>0</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>INPUT_INVERTED_</name>
							<description>Input inverted.</description>
							<value>1</value>
						</enumeratedValue>
					</enumeratedValues>
				</field>
				<field>
					<name>RESERVED</name>
					<description>Reserved.</description>
					<bitRange>[7:7]</bitRange>
										
					
				</field>
				<field>
					<name>RESERVED</name>
					<description>Reserved.</description>
					<bitRange>[8:8]</bitRange>
										
					
				</field>
				<field>
					<name>DRV</name>
					<description>Drive current mode (Normal-drive pin).</description>
					<bitRange>[9:9]</bitRange>
										
					<enumeratedValues>
					<name>ENUM</name>
										
						<enumeratedValue>
							<name>LOW_MODE_CURRENT_SEL</name>
							<description>Low mode current selected.</description>
							<value>0</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>HIGH_MODE_CURRENT_SE</name>
							<description>High mode current selected.</description>
							<value>1</value>
						</enumeratedValue>
					</enumeratedValues>
				</field>
				<field>
					<name>OD</name>
					<description>Open-drain mode.</description>
					<bitRange>[10:10]</bitRange>
										
					<enumeratedValues>
					<name>ENUM</name>
										
						<enumeratedValue>
							<name>OPEN_DRAIN_MODE_DISA</name>
							<description>Open-drain mode disabled.</description>
							<value>0</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>OPEN_DRAIN_MODE_ENAB</name>
							<description>Open-drain mode enabled.</description>
							<value>1</value>
						</enumeratedValue>
					</enumeratedValues>
				</field>
				<field>
					<name>S_MODE</name>
					<description>Sample mode</description>
					<bitRange>[12:11]</bitRange>
										
					<enumeratedValues>
					<name>ENUM</name>
										
						<enumeratedValue>
							<name>BYPASS_INPUT_FILTER_</name>
							<description>Bypass input filter.</description>
							<value>0x0</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>ONEFILTERCLOCK</name>
							<description>Input pulses shorter than one filter clock are rejected.</description>
							<value>0x1</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>TWOFILTERCLOCKS</name>
							<description>Input pulses shorter than two filter clocks are rejected.</description>
							<value>0x2</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>THREEFILTERCLOCKS</name>
							<description>Input pulses shorter than three filter clocks are rejected.</description>
							<value>0x3</value>
						</enumeratedValue>
					</enumeratedValues>
				</field>
				<field>
					<name>CLK_DIV</name>
					<description>Select peripheral clock divider for input filter sampling clock.</description>
					<bitRange>[15:13]</bitRange>
										
					<enumeratedValues>
					<name>ENUM</name>
										
						<enumeratedValue>
							<name>IOCONFIGCLKDIV0_</name>
							<description>IOCONFIGCLKDIV0.</description>
							<value>0x0</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>IOCONFIGCLKDIV1_</name>
							<description>IOCONFIGCLKDIV1.</description>
							<value>0x1</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>IOCONFIGCLKDIV2_</name>
							<description>IOCONFIGCLKDIV2.</description>
							<value>0x2</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>IOCONFIGCLKDIV3_</name>
							<description>IOCONFIGCLKDIV3.</description>
							<value>0x3</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>IOCONFIGCLKDIV4_</name>
							<description>IOCONFIGCLKDIV4.</description>
							<value>0x4</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>IOCONFIGCLKDIV5_</name>
							<description>IOCONFIGCLKDIV5.</description>
							<value>0x5</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>IOCONFIGCLKDIV6_</name>
							<description>IOCONFIGCLKDIV6.</description>
							<value>0x6</value>
						</enumeratedValue>
					</enumeratedValues>
				</field>
				<field>
					<name>RESERVED</name>
					<description>Reserved.</description>
					<bitRange>[31:16]</bitRange>
										
					
				</field>
			</fields>
		</register>
										
										
	</registers>
</peripheral>
	


<peripheral>
	<name>SYSCON</name>
	<description>Product name title=UM10441 Chapter title=LPC122x System
control (SYSCON) Modification date=8/18/2011 Major revision=2 Minor revision=0 </description>
	<groupName>SYSCON</groupName>
	<baseAddress>0x40048000</baseAddress>
	<addressBlock>
	<offset>0x0</offset>
	<size>0xFFF</size>
	<usage>registers</usage>
	</addressBlock>
	<interrupt>
		<name>START_PIO0_0</name>
		<value>0</value>
	</interrupt>
	<interrupt>
		<name>START_PIO0_1</name>
		<value>1</value>
	</interrupt>
	<interrupt>
		<name>START_PIO0_2</name>
		<value>2</value>
	</interrupt>
	<interrupt>
		<name>START_PIO0_3</name>
		<value>3</value>
	</interrupt>
	<interrupt>
		<name>START_PIO0_4</name>
		<value>4</value>
	</interrupt>
	<interrupt>
		<name>START_PIO0_5</name>
		<value>5</value>
	</interrupt>
	<interrupt>
		<name>START_PIO0_6</name>
		<value>6</value>
	</interrupt>
	<interrupt>
		<name>START_PIO0_7</name>
		<value>7</value>
	</interrupt>
	<interrupt>
		<name>START_PIO0_8</name>
		<value>8</value>
	</interrupt>
	<interrupt>
		<name>START_PIO0_9</name>
		<value>9</value>
	</interrupt>
	<interrupt>
		<name>START_PIO0_10</name>
		<value>10</value>
	</interrupt>
	<interrupt>
		<name>START_PIO0_11</name>
		<value>11</value>
	</interrupt>
	<interrupt>
		<name>BOD</name>
		<value>23</value>
	</interrupt>
	<registers>
		<register>
			<name>SYSMEMREMAP</name>
			<description>System memory remap</description>
			<addressOffset>0x000</addressOffset>
			<access>read-write</access>
			<resetValue>0x00000000</resetValue>
			<resetMask>0xFFFFFFFF</resetMask>
			<fields>
				<field>
					<name>MAP</name>
					<description>System memory remap. Value 0x3 is reserved.</description>
					<bitRange>[1:0]</bitRange>
					<enumeratedValues>
					<name>ENUM</name>
						<enumeratedValue>
							<name>BOOT_LOADER_MODE_IN</name>
							<description>Boot Loader Mode. Interrupt vectors are re-mapped to Boot ROM.</description>
							<value>0x0</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>USER_RAM_MODE_INTER</name>
							<description>User RAM Mode. Interrupt vectors are re-mapped to Static RAM.</description>
							<value>0x1</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>USER_FLASH_MODE_INT</name>
							<description>User Flash Mode. Interrupt vectors are not re-mapped and reside in Flash.</description>
							<value>0x2</value>
						</enumeratedValue>
					</enumeratedValues>
				</field>
				<field>
					<name>RESERVED</name>
					<description>Reserved</description>
					<bitRange>[31:2]</bitRange>
					
				</field>
			</fields>
		</register>
		<register>
			<name>PRESETCTRL</name>
			<description>Peripheral reset control and flash timing overwrite</description>
			<addressOffset>0x004</addressOffset>
			<access>read-write</access>
			<resetValue>0x0000FFFF</resetValue>
			<resetMask>0xFFFFFFFF</resetMask>
			<fields>
				<field>
					<name>SSP_RST_N</name>
					<description>SSP reset control</description>
					<bitRange>[0:0]</bitRange>
					<enumeratedValues>
					<name>ENUM</name>
						<enumeratedValue>
							<name>SSP_RESET_ENABLED</name>
							<description>SSP reset enabled</description>
							<value>0</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>SSP_RESET_DE_ASSERTE</name>
							<description>SSP reset de-asserted</description>
							<value>1</value>
						</enumeratedValue>
					</enumeratedValues>
				</field>
				<field>
					<name>I2C_RST_N</name>
					<description>I2C reset control</description>
					<bitRange>[1:1]</bitRange>
					<enumeratedValues>
					<name>ENUM</name>
						<enumeratedValue>
							<name>I2C_RESET_ENABLED</name>
							<description>I2C reset enabled</description>
							<value>0</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>I2C_RESET_DE_ASSERTE</name>
							<description>I2C reset de-asserted</description>
							<value>1</value>
						</enumeratedValue>
					</enumeratedValues>
				</field>
				<field>
					<name>UART0_RST_N</name>
					<description>UART0 reset control</description>
					<bitRange>[2:2]</bitRange>
					<enumeratedValues>
					<name>ENUM</name>
						<enumeratedValue>
							<name>UART0_RESET_ENABLED</name>
							<description>UART0 reset enabled</description>
							<value>0</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>UART0_RESET_DE_ASSER</name>
							<description>UART0 reset de-asserted</description>
							<value>1</value>
						</enumeratedValue>
					</enumeratedValues>
				</field>
				<field>
					<name>UART1_RST_N</name>
					<description>UART1 reset control</description>
					<bitRange>[3:3]</bitRange>
					<enumeratedValues>
					<name>ENUM</name>
						<enumeratedValue>
							<name>UART1_RESET_ENABLED</name>
							<description>UART1 reset enabled</description>
							<value>0</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>UART1_RESET_DE_ASSER</name>
							<description>UART1 reset de-asserted</description>
							<value>1</value>
						</enumeratedValue>
					</enumeratedValues>
				</field>
				<field>
					<name>CT16B0_RST_N</name>
					<description>16-bit counter/timer 0 (CT16B0) reset control</description>
					<bitRange>[4:4]</bitRange>
					<enumeratedValues>
					<name>ENUM</name>
						<enumeratedValue>
							<name>CT16B0_RESET_ENABLED</name>
							<description>CT16B0 reset enabled</description>
							<value>0</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>CT16B0_RESET_DE_ASSE</name>
							<description>CT16B0 reset de-asserted</description>
							<value>1</value>
						</enumeratedValue>
					</enumeratedValues>
				</field>
				<field>
					<name>CT16B1_RST_N</name>
					<description>16-bit counter/timer 1 (CT16B1) reset control</description>
					<bitRange>[5:5]</bitRange>
					<enumeratedValues>
					<name>ENUM</name>
						<enumeratedValue>
							<name>CT16B1_RESET_ENABLED</name>
							<description>CT16B1 reset enabled</description>
							<value>0</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>CT16B1_RESET_DE_ASSE</name>
							<description>CT16B1 reset de-asserted</description>
							<value>1</value>
						</enumeratedValue>
					</enumeratedValues>
				</field>
				<field>
					<name>CT32B0_RST_N</name>
					<description>32-bit counter/timer 0 (CT32B0) reset control</description>
					<bitRange>[6:6]</bitRange>
					<enumeratedValues>
					<name>ENUM</name>
						<enumeratedValue>
							<name>CT32B0_RESET_ENABLED</name>
							<description>CT32B0 reset enabled</description>
							<value>0</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>CT32B0_RESET_DE_ASSE</name>
							<description>CT32B0 reset de-asserted</description>
							<value>1</value>
						</enumeratedValue>
					</enumeratedValues>
				</field>
				<field>
					<name>CT32B1_RST_N</name>
					<description>32-bit counter/timer 1 (CT32B1) reset control</description>
					<bitRange>[7:7]</bitRange>
					<enumeratedValues>
					<name>ENUM</name>
						<enumeratedValue>
							<name>CT32B1_RESET_ENABLED</name>
							<description>CT32B1 reset enabled</description>
							<value>0</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>CT32B1_RESET_DE_ASSE</name>
							<description>CT32B1 reset de-asserted</description>
							<value>1</value>
						</enumeratedValue>
					</enumeratedValues>
				</field>
				<field>
					<name>CMP_RST_N</name>
					<description>Comparator reset control</description>
					<bitRange>[8:8]</bitRange>
					<enumeratedValues>
					<name>ENUM</name>
						<enumeratedValue>
							<name>COMPARATOR_RESET_ENA</name>
							<description>Comparator reset enabled</description>
							<value>0</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>COMPARATOR_RESET_DE_</name>
							<description>Comparator reset de-asserted</description>
							<value>1</value>
						</enumeratedValue>
					</enumeratedValues>
				</field>
				<field>
					<name>CRC_RST_N</name>
					<description>CRC reset control</description>
					<bitRange>[9:9]</bitRange>
					<enumeratedValues>
					<name>ENUM</name>
						<enumeratedValue>
							<name>CRC_RESET_ENABLED</name>
							<description>CRC reset enabled</description>
							<value>0</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>CRC_RESET_DE_ASSERTE</name>
							<description>CRC reset de-asserted</description>
							<value>1</value>
						</enumeratedValue>
					</enumeratedValues>
				</field>
				<field>
					<name>DMA_RST_N</name>
					<description>Micro DMA reset control</description>
					<bitRange>[10:10]</bitRange>
					<enumeratedValues>
					<name>ENUM</name>
						<enumeratedValue>
							<name>DMA_RESET_ENABLED</name>
							<description>DMA reset enabled</description>
							<value>0</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>DMA_RESET_DE_ASSERTE</name>
							<description>DMA reset de-asserted</description>
							<value>1</value>
						</enumeratedValue>
					</enumeratedValues>
				</field>
				<field>
					<name>RESERVED</name>
					<description>Reserved</description>
					<bitRange>[14:11]</bitRange>
					
				</field>
				<field>
					<name>FLASH_OVERRIDE</name>
					<description>Flash read mode. The default is 1-cycle flash read access. At higher operating frequencies the multi-cycle read mode must be used to allow 2, 3, 4, or 5-cycle read configuration. If multi-cycle read mode is selected, the number of cycles can be configured in the FLASHCFG register (see Table 52).</description>
					<bitRange>[15:15]</bitRange>
					<enumeratedValues>
					<name>ENUM</name>
						<enumeratedValue>
							<name>FLASH_MULTI_CYCLE_RE</name>
							<description>Flash multi-cycle read mode.</description>
							<value>0</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>FLASH_1_CYCLE_READ_M</name>
							<description>Flash 1-cycle read mode.</description>
							<value>1</value>
						</enumeratedValue>
					</enumeratedValues>
				</field>
				<field>
					<name>RESERVED</name>
					<description>Reserved</description>
					<bitRange>[31:16]</bitRange>
					
				</field>
			</fields>
		</register>
		<register>
			<name>SYSPLLCTRL</name>
			<description>System PLL control</description>
			<addressOffset>0x008</addressOffset>
			<access>read-write</access>
			<resetValue>0x00000000</resetValue>
			<resetMask>0xFFFFFFFF</resetMask>
			<fields>
				<field>
					<name>MSEL</name>
					<description>Feedback divider value. The division value M is the programmed MSEL value + 1. 00000: Division ratio M = 1 to 11111: Division ratio M = 32</description>
					<bitRange>[4:0]</bitRange>
					
				</field>
				<field>
					<name>PSEL</name>
					<description>Post divider ratio P. The division ratio is 2xP.</description>
					<bitRange>[6:5]</bitRange>
					<enumeratedValues>
					<name>ENUM</name>
						<enumeratedValue>
							<name>P_EQ_1</name>
							<description>P = 1</description>
							<value>0x0</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>P_EQ_2</name>
							<description>P = 2</description>
							<value>0x1</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>P_EQ_4</name>
							<description>P = 4</description>
							<value>0x2</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>P_EQ_8</name>
							<description>P = 8</description>
							<value>0x3</value>
						</enumeratedValue>
					</enumeratedValues>
				</field>
				<field>
					<name>RESERVED</name>
					<description>Reserved</description>
					<bitRange>[31:7]</bitRange>
					
				</field>
			</fields>
		</register>
		<register>
			<name>SYSPLLSTAT</name>
			<description>System PLL status</description>
			<addressOffset>0x00C</addressOffset>
			<access>read-only</access>
			<resetValue>0x00000000</resetValue>
			<resetMask>0xFFFFFFFF</resetMask>
			<fields>
				<field>
					<name>LOCK</name>
					<description>PLL lock status</description>
					<bitRange>[0:0]</bitRange>
					<enumeratedValues>
					<name>ENUM</name>
						<enumeratedValue>
							<name>PLL_NOT_LOCKED</name>
							<description>PLL not locked</description>
							<value>0</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>PLL_LOCKED</name>
							<description>PLL locked</description>
							<value>1</value>
						</enumeratedValue>
					</enumeratedValues>
				</field>
				<field>
					<name>RESERVED</name>
					<description>Reserved</description>
					<bitRange>[31:1]</bitRange>
					
				</field>
			</fields>
		</register>
		<register>
			<name>SYSOSCCTRL</name>
			<description>System oscillator control</description>
			<addressOffset>0x020</addressOffset>
			<access>read-write</access>
			<resetValue>0x00000000</resetValue>
			<resetMask>0xFFFFFFFF</resetMask>
			<fields>
				<field>
					<name>BYPASS</name>
					<description>Bypass system oscillator</description>
					<bitRange>[0:0]</bitRange>
					<enumeratedValues>
					<name>ENUM</name>
						<enumeratedValue>
							<name>OSCILLATOR_IS_NOT_BY</name>
							<description>Oscillator is not bypassed.</description>
							<value>0</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>BYPASS_ENABLED_PLL_</name>
							<description>Bypass enabled. PLL input (sys_osc_clk) is fed directly from the XTALIN and XTALOUT pins.</description>
							<value>1</value>
						</enumeratedValue>
					</enumeratedValues>
				</field>
				<field>
					<name>FREQRANGE</name>
					<description>Determines frequency range for Low-power oscillator.</description>
					<bitRange>[1:1]</bitRange>
					<enumeratedValues>
					<name>ENUM</name>
						<enumeratedValue>
							<name>1__20_MHZ_FREQUENCY</name>
							<description>1 - 20 MHz frequency range.</description>
							<value>0</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>15__25_MHZ_FREQUENC</name>
							<description>15 - 25 MHz frequency range</description>
							<value>1</value>
						</enumeratedValue>
					</enumeratedValues>
				</field>
				<field>
					<name>RESERVED</name>
					<description>Reserved</description>
					<bitRange>[31:2]</bitRange>
					
				</field>
			</fields>
		</register>
		<register>
			<name>WDTOSCCTRL</name>
			<description>Watchdog oscillator control</description>
			<addressOffset>0x024</addressOffset>
			<access>read-write</access>
			<resetValue>0x00000000</resetValue>
			<resetMask>0xFFFFFFFF</resetMask>
			<fields>
				<field>
					<name>DIVSEL</name>
					<description>Select divider for Fclkana.  wdt_osc_clk = Fclkana/ (2 x (1 + DIVSEL)) 00000: 2 x (1 + DIVSEL) = 2 00001: 2 x (1 + DIVSEL) = 4 to 11111: 2 x (1 + DIVSEL) = 64</description>
					<bitRange>[4:0]</bitRange>
					
				</field>
				<field>
					<name>FREQSEL</name>
					<description>Select watchdog oscillator analog output frequency (Fclkana).</description>
					<bitRange>[8:5]</bitRange>
					<enumeratedValues>
					<name>ENUM</name>
						<enumeratedValue>
							<name>0_5_MHZ</name>
							<description>0.5 MHz</description>
							<value>0x1</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>0_8_MHZ</name>
							<description>0.8 MHz</description>
							<value>0x2</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>1_1_MHZ</name>
							<description>1.1 MHz</description>
							<value>0x3</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>1_4_MHZ</name>
							<description>1.4 MHz</description>
							<value>0x4</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>1_6_MHZ</name>
							<description>1.6 MHz</description>
							<value>0x5</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>1_8_MHZ</name>
							<description>1.8 MHz</description>
							<value>0x6</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>2_0_MHZ</name>
							<description>2.0 MHz</description>
							<value>0x7</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>2_2_MHZ</name>
							<description>2.2 MHz</description>
							<value>0x8</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>2_4_MHZ</name>
							<description>2.4 MHz</description>
							<value>0x9</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>2_6_MHZ</name>
							<description>2.6 MHz</description>
							<value>0xA</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>2_7_MHZ</name>
							<description>2.7 MHz</description>
							<value>0xB</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>2_9_MHZ</name>
							<description>2.9 MHz</description>
							<value>0xC</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>3_1_MHZ</name>
							<description>3.1 MHz</description>
							<value>0xD</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>3_2_MHZ</name>
							<description>3.2 MHz</description>
							<value>0xE</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>3_4_MHZ</name>
							<description>3.4 MHz</description>
							<value>0xF</value>
						</enumeratedValue>
					</enumeratedValues>
				</field>
				<field>
					<name>RESERVED</name>
					<description>Reserved</description>
					<bitRange>[31:9]</bitRange>
					
				</field>
			</fields>
		</register>
		<register>
			<name>IRCCTRL</name>
			<description>IRC control</description>
			<addressOffset>0x028</addressOffset>
			<access>read-write</access>
			<resetValue>0x00000080</resetValue>
			<resetMask>0xFFFFFFFF</resetMask>
			<fields>
				<field>
					<name>TRIM</name>
					<description>Trim value</description>
					<bitRange>[7:0]</bitRange>
				</field>
				<field>
					<name>RESERVED</name>
					<description>Reserved</description>
					<bitRange>[31:9]</bitRange>
				</field>
			</fields>
		</register>
		<register>
			<name>SYSRESSTAT</name>
			<description>System reset status register</description>
			<addressOffset>0x030</addressOffset>
			<access>read-write</access>
			<resetValue>0x00000000</resetValue>
			<resetMask>0xFFFFFFFF</resetMask>
			<fields>
				<field>
					<name>POR</name>
					<description>POR reset status</description>
					<bitRange>[0:0]</bitRange>
					<enumeratedValues>
					<name>ENUM</name>
						<enumeratedValue>
							<name>NO_POR_DETECTED</name>
							<description>no POR detected</description>
							<value>0</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>POR_DETECTED</name>
							<description>POR detected</description>
							<value>1</value>
						</enumeratedValue>
					</enumeratedValues>
				</field>
				<field>
					<name>EXTRST</name>
					<description>reset status</description>
					<bitRange>[1:1]</bitRange>
					<enumeratedValues>
					<name>ENUM</name>
						<enumeratedValue>
							<name>NO_RESET_EVENT_DETEC</name>
							<description>no RESET event detected</description>
							<value>0</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>RESET_DETECTED</name>
							<description>RESET detected</description>
							<value>1</value>
						</enumeratedValue>
					</enumeratedValues>
				</field>
				<field>
					<name>WDT</name>
					<description>Status of the Watchdog reset</description>
					<bitRange>[2:2]</bitRange>
					<enumeratedValues>
					<name>ENUM</name>
						<enumeratedValue>
							<name>NO_WDT_RESET_DETECTE</name>
							<description>no WDT reset detected</description>
							<value>0</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>WDT_RESET_DETECTED</name>
							<description>WDT reset detected</description>
							<value>1</value>
						</enumeratedValue>
					</enumeratedValues>
				</field>
				<field>
					<name>BOD</name>
					<description>Status of the Brown-out detect reset</description>
					<bitRange>[3:3]</bitRange>
					<enumeratedValues>
					<name>ENUM</name>
						<enumeratedValue>
							<name>NO_BOD_RESET_DETECTE</name>
							<description>no BOD reset detected</description>
							<value>0</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>BOD_RESET_DETECTED</name>
							<description>BOD reset detected</description>
							<value>1</value>
						</enumeratedValue>
					</enumeratedValues>
				</field>
				<field>
					<name>SYSRST</name>
					<description>Status of the software system reset.The ARM software reset has the same effect as the hardware reset using the  RESET pin.</description>
					<bitRange>[4:4]</bitRange>
					<enumeratedValues>
					<name>ENUM</name>
						<enumeratedValue>
							<name>NO_SYSTEM_RESET_DETE</name>
							<description>no System reset detected</description>
							<value>0</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>SYSTEM_RESET_DETECTE</name>
							<description>System reset detected</description>
							<value>1</value>
						</enumeratedValue>
					</enumeratedValues>
				</field>
				<field>
					<name>RESERVED</name>
					<description>Reserved</description>
					<bitRange>[31:5]</bitRange>
					
				</field>
			</fields>
		</register>
		<register>
			<name>SYSPLLCLKSEL</name>
			<description>System PLL clock source select</description>
			<addressOffset>0x040</addressOffset>
			<access>read-write</access>
			<resetValue>0x00000000</resetValue>
			<resetMask>0xFFFFFFFF</resetMask>
			<fields>
				<field>
					<name>SEL</name>
					<description>System PLL clock source</description>
					<bitRange>[1:0]</bitRange>
					<enumeratedValues>
					<name>ENUM</name>
						<enumeratedValue>
							<name>IRC_OSCILLATOR</name>
							<description>IRC oscillator</description>
							<value>0x0</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>SYSTEM_OSCILLATOR</name>
							<description>System oscillator</description>
							<value>0x1</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>RESERVED</name>
							<description>Reserved</description>
							<value>0x2</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>RESERVED</name>
							<description>Reserved</description>
							<value>0x3</value>
						</enumeratedValue>
					</enumeratedValues>
				</field>
				<field>
					<name>RESERVED</name>
					<description>Reserved</description>
					<bitRange>[31:2]</bitRange>
					
				</field>
			</fields>
		</register>
		<register>
			<name>SYSPLLCLKUEN</name>
			<description>System PLL clock source update enable</description>
			<addressOffset>0x044</addressOffset>
			<access>read-write</access>
			<resetValue>0x00000000</resetValue>
			<resetMask>0xFFFFFFFF</resetMask>
			<fields>
				<field>
					<name>ENA</name>
					<description>Enable system PLL clock source update</description>
					<bitRange>[0:0]</bitRange>
					<enumeratedValues>
					<name>ENUM</name>
						<enumeratedValue>
							<name>NO_CHANGE</name>
							<description>No change</description>
							<value>0</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>UPDATE_CLOCK_SOURCE</name>
							<description>Update clock source</description>
							<value>1</value>
						</enumeratedValue>
					</enumeratedValues>
				</field>
				<field>
					<name>RESERVED</name>
					<description>Reserved</description>
					<bitRange>[31:1]</bitRange>
					
				</field>
			</fields>
		</register>
		<register>
			<name>MAINCLKSEL</name>
			<description>Main clock source select</description>
			<addressOffset>0x070</addressOffset>
			<access>read-write</access>
			<resetValue>0x00000000</resetValue>
			<resetMask>0xFFFFFFFF</resetMask>
			<fields>
				<field>
					<name>SEL</name>
					<description>Clock source for main clock</description>
					<bitRange>[1:0]</bitRange>
					<enumeratedValues>
					<name>ENUM</name>
						<enumeratedValue>
							<name>IRC_OSCILLATOR</name>
							<description>IRC oscillator</description>
							<value>0x0</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>INPUT_CLOCK_TO_SYSTE</name>
							<description>Input clock to system PLL</description>
							<value>0x1</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>WDT_OSCILLATOR</name>
							<description>WDT oscillator</description>
							<value>0x2</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>SYSTEM_PLL_CLOCK_OUT</name>
							<description>System PLL clock out</description>
							<value>0x3</value>
						</enumeratedValue>
					</enumeratedValues>
				</field>
				<field>
					<name>RESERVED</name>
					<description>Reserved</description>
					<bitRange>[31:2]</bitRange>
					
				</field>
			</fields>
		</register>
		<register>
			<name>MAINCLKUEN</name>
			<description>Main clock source update enable</description>
			<addressOffset>0x074</addressOffset>
			<access>read-write</access>
			<resetValue>0x00000000</resetValue>
			<resetMask>0xFFFFFFFF</resetMask>
			<fields>
				<field>
					<name>ENA</name>
					<description>Enable main clock source update</description>
					<bitRange>[0:0]</bitRange>
					<enumeratedValues>
					<name>ENUM</name>
						<enumeratedValue>
							<name>NO_CHANGE</name>
							<description>No change</description>
							<value>0</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>UPDATE_CLOCK_SOURCE</name>
							<description>Update clock source</description>
							<value>1</value>
						</enumeratedValue>
					</enumeratedValues>
				</field>
				<field>
					<name>RESERVED</name>
					<description>Reserved</description>
					<bitRange>[31:1]</bitRange>
					
				</field>
			</fields>
		</register>
		<register>
			<name>SYSAHBCLKDIV</name>
			<description>System AHB clock divider</description>
			<addressOffset>0x078</addressOffset>
			<access>read-write</access>
			<resetValue>0x00000001</resetValue>
			<resetMask>0xFFFFFFFF</resetMask>
			<fields>
				<field>
					<name>DIV</name>
					<description>System AHB clock divider values 0: System clock disabled.  1: Divide by 1. to 255: Divide by 255.</description>
					<bitRange>[7:0]</bitRange>
				</field>
				<field>
					<name>RESERVED</name>
					<description>Reserved</description>
					<bitRange>[31:8]</bitRange>
				</field>
			</fields>
		</register>
		<register>
			<name>SYSAHBCLKCTRL</name>
			<description>System AHB clock control</description>
			<addressOffset>0x080</addressOffset>
			<access>read-write</access>
			<resetValue>0xF01FFFFF</resetValue>
			<resetMask>0xFFFFFFFF</resetMask>
			<fields>
				<field>
					<name>SYS</name>
					<description>Enables clock for AHB to APB bridge, to the AHB matrix, to the Cortex-M0 FCLK and HCLK, to the SysCon, and to the PMU. This bit is read only.</description>
					<bitRange>[0:0]</bitRange>
					<enumeratedValues>
					<name>ENUM</name>
						<enumeratedValue>
							<name>RESERVED</name>
							<description>Reserved</description>
							<value>0</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>ENABLE</name>
							<description>Enable</description>
							<value>1</value>
						</enumeratedValue>
					</enumeratedValues>
				</field>
				<field>
					<name>ROM</name>
					<description>Enables clock for ROM.</description>
					<bitRange>[1:1]</bitRange>
					<enumeratedValues>
					<name>ENUM</name>
						<enumeratedValue>
							<name>DISABLE</name>
							<description>Disable</description>
							<value>0</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>ENABLE</name>
							<description>Enable</description>
							<value>1</value>
						</enumeratedValue>
					</enumeratedValues>
				</field>
				<field>
					<name>RAM</name>
					<description>Enables clock for RAM.</description>
					<bitRange>[2:2]</bitRange>
					<enumeratedValues>
					<name>ENUM</name>
						<enumeratedValue>
							<name>DISABLE</name>
							<description>Disable</description>
							<value>0</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>ENABLE</name>
							<description>Enable</description>
							<value>1</value>
						</enumeratedValue>
					</enumeratedValues>
				</field>
				<field>
					<name>FLASHREG</name>
					<description>Enables clock for flash controller registers.</description>
					<bitRange>[3:3]</bitRange>
					<enumeratedValues>
					<name>ENUM</name>
						<enumeratedValue>
							<name>DISABLE</name>
							<description>Disable</description>
							<value>0</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>ENABLE</name>
							<description>Enable</description>
							<value>1</value>
						</enumeratedValue>
					</enumeratedValues>
				</field>
				<field>
					<name>FLASHARRAY</name>
					<description>Enables clock for flash array.</description>
					<bitRange>[4:4]</bitRange>
					<enumeratedValues>
					<name>ENUM</name>
						<enumeratedValue>
							<name>DISABLE</name>
							<description>Disable</description>
							<value>0</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>ENABLE</name>
							<description>Enable</description>
							<value>1</value>
						</enumeratedValue>
					</enumeratedValues>
				</field>
				<field>
					<name>I2C</name>
					<description>Enables clock for I2C.</description>
					<bitRange>[5:5]</bitRange>
					<enumeratedValues>
					<name>ENUM</name>
						<enumeratedValue>
							<name>DISABLE</name>
							<description>Disable</description>
							<value>0</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>ENABLE</name>
							<description>Enable</description>
							<value>1</value>
						</enumeratedValue>
					</enumeratedValues>
				</field>
				<field>
					<name>CRC</name>
					<description>Enables clock for CRC.</description>
					<bitRange>[6:6]</bitRange>
					<enumeratedValues>
					<name>ENUM</name>
						<enumeratedValue>
							<name>DISABLE</name>
							<description>Disable</description>
							<value>0</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>ENABLE</name>
							<description>Enable</description>
							<value>1</value>
						</enumeratedValue>
					</enumeratedValues>
				</field>
				<field>
					<name>CT16B0</name>
					<description>Enables clock for 16-bit counter/timer 0.</description>
					<bitRange>[7:7]</bitRange>
					<enumeratedValues>
					<name>ENUM</name>
						<enumeratedValue>
							<name>DISABLE</name>
							<description>Disable</description>
							<value>0</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>ENABLE</name>
							<description>Enable</description>
							<value>1</value>
						</enumeratedValue>
					</enumeratedValues>
				</field>
				<field>
					<name>CT16B1</name>
					<description>Enables clock for 16-bit counter/timer 1.</description>
					<bitRange>[8:8]</bitRange>
					<enumeratedValues>
					<name>ENUM</name>
						<enumeratedValue>
							<name>DISABLE</name>
							<description>Disable</description>
							<value>0</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>ENABLE</name>
							<description>Enable</description>
							<value>1</value>
						</enumeratedValue>
					</enumeratedValues>
				</field>
				<field>
					<name>CT32B0</name>
					<description>Enables clock for 32-bit counter/timer 0.</description>
					<bitRange>[9:9]</bitRange>
					<enumeratedValues>
					<name>ENUM</name>
						<enumeratedValue>
							<name>DISABLE</name>
							<description>Disable</description>
							<value>0</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>ENABLE</name>
							<description>Enable</description>
							<value>1</value>
						</enumeratedValue>
					</enumeratedValues>
				</field>
				<field>
					<name>CT32B1</name>
					<description>Enables clock for 32-bit counter/timer 1.</description>
					<bitRange>[10:10]</bitRange>
					<enumeratedValues>
					<name>ENUM</name>
						<enumeratedValue>
							<name>DISABLE</name>
							<description>Disable</description>
							<value>0</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>ENABLE</name>
							<description>Enable</description>
							<value>1</value>
						</enumeratedValue>
					</enumeratedValues>
				</field>
				<field>
					<name>SSP</name>
					<description>Enables clock for SSP.</description>
					<bitRange>[11:11]</bitRange>
					<enumeratedValues>
					<name>ENUM</name>
						<enumeratedValue>
							<name>DISABLE</name>
							<description>Disable</description>
							<value>0</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>ENABLE</name>
							<description>Enable</description>
							<value>1</value>
						</enumeratedValue>
					</enumeratedValues>
				</field>
				<field>
					<name>UART0</name>
					<description>Enables clock for UART0. Note that the UART0 pins must be configured in the IOCON block before the UART0 clock can be enabled.</description>
					<bitRange>[12:12]</bitRange>
					<enumeratedValues>
					<name>ENUM</name>
						<enumeratedValue>
							<name>DISABLE</name>
							<description>Disable</description>
							<value>0</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>ENABLE</name>
							<description>Enable</description>
							<value>1</value>
						</enumeratedValue>
					</enumeratedValues>
				</field>
				<field>
					<name>UART1</name>
					<description>Enables clock for UART1. Note that the UART1 pins must be configured in the IOCON block before the UART1 clock can be enabled.</description>
					<bitRange>[13:13]</bitRange>
					<enumeratedValues>
					<name>ENUM</name>
						<enumeratedValue>
							<name>DISABLE</name>
							<description>Disable</description>
							<value>0</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>ENABLE</name>
							<description>Enable</description>
							<value>1</value>
						</enumeratedValue>
					</enumeratedValues>
				</field>
				<field>
					<name>ADC</name>
					<description>Enables clock for ADC.</description>
					<bitRange>[14:14]</bitRange>
					<enumeratedValues>
					<name>ENUM</name>
						<enumeratedValue>
							<name>DISABLE</name>
							<description>Disable</description>
							<value>0</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>ENABLE</name>
							<description>Enable</description>
							<value>1</value>
						</enumeratedValue>
					</enumeratedValues>
				</field>
				<field>
					<name>WDT</name>
					<description>Enables clock for WDT.</description>
					<bitRange>[15:15]</bitRange>
					<enumeratedValues>
					<name>ENUM</name>
						<enumeratedValue>
							<name>DISABLE</name>
							<description>Disable</description>
							<value>0</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>ENABLE</name>
							<description>Enable</description>
							<value>1</value>
						</enumeratedValue>
					</enumeratedValues>
				</field>
				<field>
					<name>IOCON</name>
					<description>Enables clock for IO configuration block.</description>
					<bitRange>[16:16]</bitRange>
					<enumeratedValues>
					<name>ENUM</name>
						<enumeratedValue>
							<name>DISABLE</name>
							<description>Disable</description>
							<value>0</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>ENABLE</name>
							<description>Enable</description>
							<value>1</value>
						</enumeratedValue>
					</enumeratedValues>
				</field>
				<field>
					<name>DMA</name>
					<description>Enables clock for micro DMA.</description>
					<bitRange>[17:17]</bitRange>
					<enumeratedValues>
					<name>ENUM</name>
						<enumeratedValue>
							<name>DISABLE</name>
							<description>Disable</description>
							<value>0</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>ENABLE</name>
							<description>Enable</description>
							<value>1</value>
						</enumeratedValue>
					</enumeratedValues>
				</field>
				<field>
					<name>RESERVED</name>
					<description>Reserved. Write as zero.</description>
					<bitRange>[18:18]</bitRange>
					
				</field>
				<field>
					<name>RTC</name>
					<description>Enables clock for RTC.  If the RTC clock source is disabled, select the RTC clock source first, before re-enabling the RTC through this bit (see Table 58).</description>
					<bitRange>[19:19]</bitRange>
					<enumeratedValues>
					<name>ENUM</name>
						<enumeratedValue>
							<name>DISABLE</name>
							<description>Disable</description>
							<value>0</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>ENABLE</name>
							<description>Enable</description>
							<value>1</value>
						</enumeratedValue>
					</enumeratedValues>
				</field>
				<field>
					<name>CMP</name>
					<description>Enables clock for comparator.</description>
					<bitRange>[20:20]</bitRange>
					<enumeratedValues>
					<name>ENUM</name>
						<enumeratedValue>
							<name>DISABLE</name>
							<description>Disable</description>
							<value>0</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>ENABLE</name>
							<description>Enable</description>
							<value>1</value>
						</enumeratedValue>
					</enumeratedValues>
				</field>
				<field>
					<name>RESERVED</name>
					<description>Reserved</description>
					<bitRange>[27:21]</bitRange>
					
				</field>
				<field>
					<name>RESERVED</name>
					<description>Reserved. Write as zero.</description>
					<bitRange>[28:28]</bitRange>
					
				</field>
				<field>
					<name>GPIO2</name>
					<description>Enables clock for GPIO port 2.</description>
					<bitRange>[29:29]</bitRange>
					<enumeratedValues>
					<name>ENUM</name>
						<enumeratedValue>
							<name>DISABLE</name>
							<description>Disable</description>
							<value>0</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>ENABLE</name>
							<description>Enable</description>
							<value>1</value>
						</enumeratedValue>
					</enumeratedValues>
				</field>
				<field>
					<name>GPIO1</name>
					<description>Enables clock for GPIO port 1.</description>
					<bitRange>[30:30]</bitRange>
					<enumeratedValues>
					<name>ENUM</name>
						<enumeratedValue>
							<name>DISABLE</name>
							<description>Disable</description>
							<value>0</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>ENABLE</name>
							<description>Enable</description>
							<value>1</value>
						</enumeratedValue>
					</enumeratedValues>
				</field>
				<field>
					<name>GPIO0</name>
					<description>Enables clock for GPIO port 0.</description>
					<bitRange>[31:31]</bitRange>
					<enumeratedValues>
					<name>ENUM</name>
						<enumeratedValue>
							<name>DISABLE</name>
							<description>Disable</description>
							<value>0</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>ENABLE</name>
							<description>Enable</description>
							<value>1</value>
						</enumeratedValue>
					</enumeratedValues>
				</field>
			</fields>
		</register>
		<register>
			<name>SSPCLKDIV</name>
			<description>SSP clock divder</description>
			<addressOffset>0x094</addressOffset>
			<access>read-write</access>
			<resetValue>0x00000000</resetValue>
			<resetMask>0xFFFFFFFF</resetMask>
			<fields>
				<field>
					<name>DIV</name>
					<description>SSP0_PCLK clock divider values 0: Disable SSP0_PCLK.  1: Divide by 1. to 255: Divide by 255.</description>
					<bitRange>[7:0]</bitRange>
				</field>
				<field>
					<name>RESERVED</name>
					<description>Reserved</description>
					<bitRange>[31:8]</bitRange>
				</field>
			</fields>
		</register>
		<register>
			<name>UART0CLKDIV</name>
			<description>UART0 clock divider</description>
			<addressOffset>0x098</addressOffset>
			<access>read-write</access>
			<resetValue>0x00000000</resetValue>
			<resetMask>0xFFFFFFFF</resetMask>
			<fields>
				<field>
					<name>DIV</name>
					<description>UART0_PCLK clock divider values 0: Disable UART0_PCLK.  1: Divide by 1. to 255: Divide by 255.</description>
					<bitRange>[7:0]</bitRange>
				</field>
				<field>
					<name>RESERVED</name>
					<description>Reserved</description>
					<bitRange>[31:8]</bitRange>
				</field>
			</fields>
		</register>
		<register>
			<name>UART1CLKDIV</name>
			<description>UART1 clock divider</description>
			<addressOffset>0x09C</addressOffset>
			<access>read-write</access>
			<resetValue>0x00000000</resetValue>
			<resetMask>0xFFFFFFFF</resetMask>
			<fields>
				<field>
					<name>DIV</name>
					<description>UART1_PCLK clock divider values 0: Disable UART1_PCLK.  1: Divide by 1. to 255: Divide by 255.</description>
					<bitRange>[7:0]</bitRange>
				</field>
				<field>
					<name>RESERVED</name>
					<description>Reserved</description>
					<bitRange>[31:8]</bitRange>
				</field>
			</fields>
		</register>
		<register>
			<name>RTCCLKDIV</name>
			<description>RTC clock divider</description>
			<addressOffset>0x0A0</addressOffset>
			<access>read-write</access>
			<resetValue>0x00000000</resetValue>
			<resetMask>0xFFFFFFFF</resetMask>
			<fields>
				<field>
					<name>DIV</name>
					<description>RTC_PCLK clock divider values 0: Disable RTC_PCLK.  1: Divide by 1. to 255: Divide by 255.</description>
					<bitRange>[7:0]</bitRange>
				</field>
				<field>
					<name>RESERVED</name>
					<description>Reserved</description>
					<bitRange>[31:8]</bitRange>
				</field>
			</fields>
		</register>
		<register>
			<name>CLKOUTCLKSEL</name>
			<description>CLKOUT clock source select</description>
			<addressOffset>0x0E0</addressOffset>
			<access>read-write</access>
			<resetValue>0x00000000</resetValue>
			<resetMask>0xFFFFFFFF</resetMask>
			<fields>
				<field>
					<name>SEL</name>
					<description>CLKOUT clock source</description>
					<bitRange>[1:0]</bitRange>
					<enumeratedValues>
					<name>ENUM</name>
						<enumeratedValue>
							<name>IRC_OSCILLATOR</name>
							<description>IRC oscillator</description>
							<value>0x0</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>SYSTEM_OSCILLATOR</name>
							<description>System oscillator</description>
							<value>0x1</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>WATCHDOG_OSCILLATOR</name>
							<description>Watchdog oscillator</description>
							<value>0x2</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>MAIN_CLOCK</name>
							<description>Main clock</description>
							<value>0x3</value>
						</enumeratedValue>
					</enumeratedValues>
				</field>
				<field>
					<name>RESERVED</name>
					<description>Reserved</description>
					<bitRange>[31:2]</bitRange>
					
				</field>
			</fields>
		</register>
		<register>
			<name>CLKOUTUEN</name>
			<description>CLKOUT clock source update enable</description>
			<addressOffset>0x0E4</addressOffset>
			<access>read-write</access>
			<resetValue>0x00000000</resetValue>
			<resetMask>0xFFFFFFFF</resetMask>
			<fields>
				<field>
					<name>ENA</name>
					<description>Enable CLKOUT clock source update</description>
					<bitRange>[0:0]</bitRange>
					<enumeratedValues>
					<name>ENUM</name>
						<enumeratedValue>
							<name>NO_CHANGE</name>
							<description>No change</description>
							<value>0</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>UPDATE_CLOCK_SOURCE</name>
							<description>Update clock source</description>
							<value>1</value>
						</enumeratedValue>
					</enumeratedValues>
				</field>
				<field>
					<name>RESERVED</name>
					<description>Reserved</description>
					<bitRange>[31:1]</bitRange>
					
				</field>
			</fields>
		</register>
		<register>
			<name>CLKOUTDIV</name>
			<description>CLKOUT clock divider</description>
			<addressOffset>0x0E8</addressOffset>
			<access>read-write</access>
			<resetValue>0x00000000</resetValue>
			<resetMask>0xFFFFFFFF</resetMask>
			<fields>
				<field>
					<name>DIV</name>
					<description>Clock output divider values 0: Disable CLKOUT.  1: Divide by 1. to 255: Divide by 255.</description>
					<bitRange>[7:0]</bitRange>
				</field>
				<field>
					<name>RESERVED</name>
					<description>Reserved</description>
					<bitRange>[31:8]</bitRange>
				</field>
			</fields>
		</register>
		<register>
			<name>PIOPORCAP0</name>
			<description>POR captured PIO status 0</description>
			<addressOffset>0x100</addressOffset>
			<access>read-only</access>
			<resetValue>0</resetValue>
			<resetMask>0x00000000</resetMask>
			<fields>
				<field>
					<name>PIOSTAT</name>
					<description>Raw reset status input PIO0_31 to PIO2_7</description>
					<bitRange>[31:0]</bitRange>
				</field>
			</fields>
		</register>
		<register>
			<name>PIOPORCAP1</name>
			<description>POR captured PIO status 1</description>
			<addressOffset>0x104</addressOffset>
			<access>read-only</access>
			<resetValue>0</resetValue>
			<resetMask>0x00000000</resetMask>
			<fields>
				<field>
					<name>PIOSTAT</name>
					<description>Raw reset status input PIO2_8 to PIO2_11</description>
					<bitRange>[31:0]</bitRange>
				</field>
			</fields>
		</register>
		<register>
			<name>IOCONFIGCLKDIV6</name>
			<description>Peripheral clock 6
to the IOCONFIG block for programmable glitch filter</description>
			<addressOffset>0x134</addressOffset>
			<access>read-write</access>
			<resetValue>0x00000000</resetValue>
			<resetMask>0xFFFFFFFF</resetMask>
			<fields>
				<field>
					<name>DIV</name>
					<description>IOCONFIG filter clock divider values 0: Disable IOCONFIGCLK.  1: Divide by 1. to 255: Divide by 255.</description>
					<bitRange>[7:0]</bitRange>
				</field>
				<field>
					<name>RESERVED</name>
					<description>Reserved</description>
					<bitRange>[31:8]</bitRange>
				</field>
			</fields>
		</register>
		<register>
			<name>IOCONFIGCLKDIV5</name>
			<description>Peripheral clock 5
to the IOCONFIG block for programmable glitch filter</description>
			<addressOffset>0x138</addressOffset>
			<access>read-write</access>
			<resetValue>0x00000000</resetValue>
			<resetMask>0xFFFFFFFF</resetMask>
			<fields>
				<field>
					<name>DIV</name>
					<description>IOCONFIG filter clock divider values 0: Disable IOCONFIGCLK.  1: Divide by 1. to 255: Divide by 255.</description>
					<bitRange>[7:0]</bitRange>
				</field>
				<field>
					<name>RESERVED</name>
					<description>Reserved</description>
					<bitRange>[31:8]</bitRange>
				</field>
			</fields>
		</register>
		<register>
			<name>IOCONFIGCLKDIV4</name>
			<description>Peripheral clock 4
to the IOCONFIG block for programmable glitch filter</description>
			<addressOffset>0x13C</addressOffset>
			<access>read-write</access>
			<resetValue>0x00000000</resetValue>
			<resetMask>0xFFFFFFFF</resetMask>
			<fields>
				<field>
					<name>DIV</name>
					<description>IOCONFIG filter clock divider values 0: Disable IOCONFIGCLK.  1: Divide by 1. to 255: Divide by 255.</description>
					<bitRange>[7:0]</bitRange>
				</field>
				<field>
					<name>RESERVED</name>
					<description>Reserved</description>
					<bitRange>[31:8]</bitRange>
				</field>
			</fields>
		</register>
		<register>
			<name>IOCONFIGCLKDIV3</name>
			<description>Peripheral clock 3
to the IOCONFIG block for programmable glitch filter</description>
			<addressOffset>0x140</addressOffset>
			<access>read-write</access>
			<resetValue>0x00000000</resetValue>
			<resetMask>0xFFFFFFFF</resetMask>
			<fields>
				<field>
					<name>DIV</name>
					<description>IOCONFIG filter clock divider values 0: Disable IOCONFIGCLK.  1: Divide by 1. to 255: Divide by 255.</description>
					<bitRange>[7:0]</bitRange>
				</field>
				<field>
					<name>RESERVED</name>
					<description>Reserved</description>
					<bitRange>[31:8]</bitRange>
				</field>
			</fields>
		</register>
		<register>
			<name>IOCONFIGCLKDIV2</name>
			<description>Peripheral clock 2
to the IOCONFIG block for programmable glitch filter</description>
			<addressOffset>0x144</addressOffset>
			<access>read-write</access>
			<resetValue>0x00000000</resetValue>
			<resetMask>0xFFFFFFFF</resetMask>
			<fields>
				<field>
					<name>DIV</name>
					<description>IOCONFIG filter clock divider values 0: Disable IOCONFIGCLK.  1: Divide by 1. to 255: Divide by 255.</description>
					<bitRange>[7:0]</bitRange>
				</field>
				<field>
					<name>RESERVED</name>
					<description>Reserved</description>
					<bitRange>[31:8]</bitRange>
				</field>
			</fields>
		</register>
		<register>
			<name>IOCONFIGCLKDIV1</name>
			<description>Peripheral clock 1
to the IOCONFIG block for programmable glitch filter</description>
			<addressOffset>0x148</addressOffset>
			<access>read-write</access>
			<resetValue>0x00000000</resetValue>
			<resetMask>0xFFFFFFFF</resetMask>
			<fields>
				<field>
					<name>DIV</name>
					<description>IOCONFIG filter clock divider values 0: Disable IOCONFIGCLK.  1: Divide by 1. to 255: Divide by 255.</description>
					<bitRange>[7:0]</bitRange>
				</field>
				<field>
					<name>RESERVED</name>
					<description>Reserved</description>
					<bitRange>[31:8]</bitRange>
				</field>
			</fields>
		</register>
		<register>
			<name>IOCONFIGCLKDIV0</name>
			<description>Peripheral clock 0
to the IOCONFIG block for programmable glitch filter</description>
			<addressOffset>0x14C</addressOffset>
			<access>read-write</access>
			<resetValue>0x00000000</resetValue>
			<resetMask>0xFFFFFFFF</resetMask>
			<fields>
				<field>
					<name>DIV</name>
					<description>IOCONFIG filter clock divider values 0: Disable IOCONFIGCLK.  1: Divide by 1. to 255: Divide by 255.</description>
					<bitRange>[7:0]</bitRange>
				</field>
				<field>
					<name>RESERVED</name>
					<description>Reserved</description>
					<bitRange>[31:8]</bitRange>
				</field>
			</fields>
		</register>
		<register>
			<name>BODCTRL</name>
			<description>BOD control</description>
			<addressOffset>0x150</addressOffset>
			<access>read-write</access>
			<resetValue>0</resetValue>
			<resetMask>0x00000000</resetMask>
			<fields>
				<field>
					<name>BODRSTLEV</name>
					<description>BOD reset level</description>
					<bitRange>[1:0]</bitRange>
					<enumeratedValues>
					<name>ENUM</name>
						<enumeratedValue>
							<name>RESERVED_WRITING_00</name>
							<description>Reserved. Writing 00 to these bits will not change the BOD reset level.</description>
							<value>0x0</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>LEVEL_1</name>
							<description>Level 1: The reset assertion threshold voltage is 2.038 V; the reset de-assertion threshold voltage is 2.180 V.</description>
							<value>0x1</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>LEVEL_2</name>
							<description>Level 2: The reset assertion threshold voltage is 2.336 V; the reset de-assertion threshold voltage is 2.471 V.</description>
							<value>0x2</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>LEVEL_3</name>
							<description>Level 3: The reset assertion threshold voltage is 2.624 V; the reset de-assertion threshold voltage is 2.761 V.</description>
							<value>0x3</value>
						</enumeratedValue>
					</enumeratedValues>
				</field>
				<field>
					<name>BODINTVAL</name>
					<description>BOD interrupt level</description>
					<bitRange>[3:2]</bitRange>
					<enumeratedValues>
					<name>ENUM</name>
						<enumeratedValue>
							<name>RESERVED</name>
							<description>Reserved. Writing 00 to these bits will not change the interrupt level.</description>
							<value>0x0</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>LEVEL_1</name>
							<description>Level 1:The interrupt assertion threshold voltage is 2.248 V; the interrupt de-assertion threshold voltage is 2.385 V.</description>
							<value>0x1</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>LEVEL_2</name>
							<description>Level 2: The interrupt assertion threshold voltage is 2.541 V; the interrupt de-assertion threshold voltage is 2.669 V.</description>
							<value>0x2</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>LEVEL_3</name>
							<description>Level 3: The interrupt assertion threshold voltage is 2.828 V; the interrupt de-assertion threshold voltage is 2.929 V.</description>
							<value>0x3</value>
						</enumeratedValue>
					</enumeratedValues>
				</field>
				<field>
					<name>BODRSTENA</name>
					<description>BOD reset enable</description>
					<bitRange>[4:4]</bitRange>
					<enumeratedValues>
					<name>ENUM</name>
						<enumeratedValue>
							<name>DISABLE_RESET_FUNCTI</name>
							<description>Disable reset function.</description>
							<value>0</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>ENABLE_RESET_FUNCTIO</name>
							<description>Enable reset function.</description>
							<value>1</value>
						</enumeratedValue>
					</enumeratedValues>
				</field>
				<field>
					<name>RESERVED</name>
					<description>Reserved</description>
					<bitRange>[31:5]</bitRange>
					
				</field>
			</fields>
		</register>
		<register>
			<name>SYSTCKCAL</name>
			<description>System tick counter calibration</description>
			<addressOffset>0x154</addressOffset>
			<access>read-write</access>
			<resetValue>0x0000001F</resetValue>
			<resetMask>0xFFFFFFFF</resetMask>
			<fields>
				<field>
					<name>CAL</name>
					<description>System tick timer calibration value</description>
					<bitRange>[25:0]</bitRange>
				</field>
				<field>
					<name>RESERVED</name>
					<description>Reserved</description>
					<bitRange>[31:26]</bitRange>
				</field>
			</fields>
		</register>
		<register>
			<name>AHBPRIO</name>
			<description>AHB priority setting</description>
			<addressOffset>0x158</addressOffset>
			<access>read-write</access>
			<resetValue>0x00000004</resetValue>
			<resetMask>0xFFFFFFFF</resetMask>
			<fields>
				<field>
					<name>M0PRIO</name>
					<description>Priority of the ARM Cortex-M0 core</description>
					<bitRange>[1:0]</bitRange>
				</field>
				<field>
					<name>DMAPRIO</name>
					<description>Priority of the micro DMA controller</description>
					<bitRange>[3:2]</bitRange>
				</field>
				<field>
					<name>RESERVED</name>
					<description>Reserved</description>
					<bitRange>[5:4]</bitRange>
				</field>
				<field>
					<name>RESERVED</name>
					<description>Reserved</description>
					<bitRange>[31:6]</bitRange>
				</field>
			</fields>
		</register>
		<register>
			<name>IRQLATENCY</name>
			<description>IQR delay. Allows trade-off between interrupt latency and determinism.</description>
			<addressOffset>0x170</addressOffset>
			<access>read-write</access>
			<resetValue>0x00000010</resetValue>
			<resetMask>0xFFFFFFFF</resetMask>
			<fields>
				<field>
					<name>LATENCY</name>
					<description>8-bit latency value</description>
					<bitRange>[7:0]</bitRange>
				</field>
				<field>
					<name>RESERVED</name>
					<description>Reserved</description>
					<bitRange>[31:8]</bitRange>
				</field>
			</fields>
		</register>
		<register>
			<name>INTNMI</name>
			<description>NMI interrupt source configuration control</description>
			<addressOffset>0x174</addressOffset>
			<access>read-write</access>
			<resetValue>0x0000003F</resetValue>
			<resetMask>0xFFFFFFFF</resetMask>
			<fields>
				<field>
					<name>NMISRC</name>
					<description>NMI interrupt source select. Values 0x13 to 0x3E are reserved. 0x0 = I2C interrupt. 0x1 = CT16B0 interrupt. 0x2 = CT16B1 interrupt. 0x3 = CT32B0 interrupt. 0x4 = CT32B1 interrupt. 0x5 = SSP interrupt. 0x6 = UART0 interrupt. 0x7 = UART1 interrupt. 0x8 = Comparator interrupt. 0x9 = ADC interrupt. 0xA = Watchdog timer interrupt. 0xB = I2C interrupt. 0xC = Reserved. 0xD = PIO0 interrupt. 0xE = PIO1 interrupt. 0xF = PIO2 interrupt. 0x10 = PMU wake-up interrupt. 0x11 = DMA interrupt. 0x12 = RTC interrupt. 0x3F = NMI disabled.</description>
					<bitRange>[5:0]</bitRange>
				</field>
				<field>
					<name>RESERVED</name>
					<description>Reserved</description>
					<bitRange>[31:6]</bitRange>
				</field>
			</fields>
		</register>
		<register>
			<name>STARTAPRP0</name>
			<description>Start logic edge control register 0</description>
			<addressOffset>0x200</addressOffset>
			<access>read-write</access>
			<resetValue>0x00000000</resetValue>
			<resetMask>0xFFFFFFFF</resetMask>
			<fields>
				<field>
					<name>APRPIO0_0</name>
					<description>Edge select for start logic input n for pin PIO0_0. 0 = Falling edge 1 = Rising edge</description>
					<bitRange>[0:0]</bitRange>
				</field>
				<field>
					<name>APRPIO0_1</name>
					<description>Edge select for start logic input n for pin PIO0_1. 0 = Falling edge 1 = Rising edge</description>
					<bitRange>[1:1]</bitRange>
				</field>
				<field>
					<name>APRPIO0_2</name>
					<description>Edge select for start logic input n for pin PIO0_2. 0 = Falling edge 1 = Rising edge</description>
					<bitRange>[2:2]</bitRange>
				</field>
				<field>
					<name>APRPIO0_3</name>
					<description>Edge select for start logic input n for pin PIO0_3. 0 = Falling edge 1 = Rising edge</description>
					<bitRange>[3:3]</bitRange>
				</field>
				<field>
					<name>APRPIO0_4</name>
					<description>Edge select for start logic input n for pin PIO0_4. 0 = Falling edge 1 = Rising edge</description>
					<bitRange>[4:4]</bitRange>
				</field>
				<field>
					<name>APRPIO0_5</name>
					<description>Edge select for start logic input n for pin PIO0_5. 0 = Falling edge 1 = Rising edge</description>
					<bitRange>[5:5]</bitRange>
				</field>
				<field>
					<name>APRPIO0_6</name>
					<description>Edge select for start logic input n for pin PIO0_6. 0 = Falling edge 1 = Rising edge</description>
					<bitRange>[6:6]</bitRange>
				</field>
				<field>
					<name>APRPIO0_7</name>
					<description>Edge select for start logic input n for pin PIO0_7. 0 = Falling edge 1 = Rising edge</description>
					<bitRange>[7:7]</bitRange>
				</field>
				<field>
					<name>APRPIO0_8</name>
					<description>Edge select for start logic input n for pin PIO0_8. 0 = Falling edge 1 = Rising edge</description>
					<bitRange>[8:8]</bitRange>
				</field>
				<field>
					<name>APRPIO0_9</name>
					<description>Edge select for start logic input n for pin PIO0_9. 0 = Falling edge 1 = Rising edge</description>
					<bitRange>[9:9]</bitRange>
				</field>
				<field>
					<name>APRPIO0_10</name>
					<description>Edge select for start logic input n for pin PIO0_10. 0 = Falling edge 1 = Rising edge</description>
					<bitRange>[10:10]</bitRange>
				</field>
				<field>
					<name>APRPIO0_11</name>
					<description>Edge select for start logic input n for pin PIO0_11. 0 = Falling edge 1 = Rising edge</description>
					<bitRange>[11:11]</bitRange>
				</field>
				<field>
					<name>RESERVED</name>
					<description>Reserved. Do not write a 1 to reserved register bits.</description>
					<bitRange>[31:12]</bitRange>
				</field>
			</fields>
		</register>
		<register>
			<name>STARTERP0</name>
			<description>Start logic signal enable register 0</description>
			<addressOffset>0x204</addressOffset>
			<access>read-write</access>
			<resetValue>0x00000000</resetValue>
			<resetMask>0xFFFFFFFF</resetMask>
			<fields>
				<field>
					<name>ERPIO0_0</name>
					<description>Enable start signal for start logic input n for pin PIO0_0. 0 = Disabled. 1 = Enabled.</description>
					<bitRange>[0:0]</bitRange>
				</field>
				<field>
					<name>ERPIO0_1</name>
					<description>Enable start signal for start logic input n for pin PIO0_1. 0 = Disabled. 1 = Enabled.</description>
					<bitRange>[1:1]</bitRange>
				</field>
				<field>
					<name>ERPIO0_2</name>
					<description>Enable start signal for start logic input n for pin PIO0_2. 0 = Disabled. 1 = Enabled.</description>
					<bitRange>[2:2]</bitRange>
				</field>
				<field>
					<name>ERPIO0_3</name>
					<description>Enable start signal for start logic input n for pin PIO0_3. 0 = Disabled. 1 = Enabled.</description>
					<bitRange>[3:3]</bitRange>
				</field>
				<field>
					<name>ERPIO0_4</name>
					<description>Enable start signal for start logic input n for pin PIO0_4. 0 = Disabled. 1 = Enabled.</description>
					<bitRange>[4:4]</bitRange>
				</field>
				<field>
					<name>ERPIO0_5</name>
					<description>Enable start signal for start logic input n for pin PIO0_5. 0 = Disabled. 1 = Enabled.</description>
					<bitRange>[5:5]</bitRange>
				</field>
				<field>
					<name>ERPIO0_6</name>
					<description>Enable start signal for start logic input n for pin PIO0_6. 0 = Disabled. 1 = Enabled.</description>
					<bitRange>[6:6]</bitRange>
				</field>
				<field>
					<name>ERPIO0_7</name>
					<description>Enable start signal for start logic input n for pin PIO0_7. 0 = Disabled. 1 = Enabled.</description>
					<bitRange>[7:7]</bitRange>
				</field>
				<field>
					<name>ERPIO0_8</name>
					<description>Enable start signal for start logic input n for pin PIO0_8. 0 = Disabled. 1 = Enabled.</description>
					<bitRange>[8:8]</bitRange>
				</field>
				<field>
					<name>ERPIO0_9</name>
					<description>Enable start signal for start logic input n for pin PIO0_9. 0 = Disabled. 1 = Enabled.</description>
					<bitRange>[9:9]</bitRange>
				</field>
				<field>
					<name>ERPIO0_10</name>
					<description>Enable start signal for start logic input n for pin PIO0_10. 0 = Disabled. 1 = Enabled.</description>
					<bitRange>[10:10]</bitRange>
				</field>
				<field>
					<name>ERPIO0_11</name>
					<description>Enable start signal for start logic input n for pin PIO0_11. 0 = Disabled. 1 = Enabled.</description>
					<bitRange>[11:11]</bitRange>
				</field>
				<field>
					<name>RESERVED</name>
					<description>Reserved. Do not write a 1 to reserved register bits.</description>
					<bitRange>[31:12]</bitRange>
				</field>
			</fields>
		</register>
		<register>
			<name>STARTRSRP0CLR</name>
			<description>Start logic reset register 0</description>
			<addressOffset>0x208</addressOffset>
			<access>write-only</access>
			<resetValue>0x00000000</resetValue>
			<resetMask>0xFFFFFFFF</resetMask>
			<fields>
				<field>
					<name>RSRPIO0_0</name>
					<description>Start signal reset for start logic input n for pin PIO0_0. 0 = No effect. 1 = Write: reset start signal.</description>
					<bitRange>[0:0]</bitRange>
				</field>
				<field>
					<name>RSRPIO0_1</name>
					<description>Start signal reset for start logic input n for pin PIO0_1. 0 = No effect. 1 = Write: reset start signal.</description>
					<bitRange>[1:1]</bitRange>
				</field>
				<field>
					<name>RSRPIO0_2</name>
					<description>Start signal reset for start logic input n for pin PIO0_2. 0 = No effect. 1 = Write: reset start signal.</description>
					<bitRange>[2:2]</bitRange>
				</field>
				<field>
					<name>RSRPIO0_3</name>
					<description>Start signal reset for start logic input n for pin PIO0_3. 0 = No effect. 1 = Write: reset start signal.</description>
					<bitRange>[3:3]</bitRange>
				</field>
				<field>
					<name>RSRPIO0_4</name>
					<description>Start signal reset for start logic input n for pin PIO0_4. 0 = No effect. 1 = Write: reset start signal.</description>
					<bitRange>[4:4]</bitRange>
				</field>
				<field>
					<name>RSRPIO0_5</name>
					<description>Start signal reset for start logic input n for pin PIO0_5. 0 = No effect. 1 = Write: reset start signal.</description>
					<bitRange>[5:5]</bitRange>
				</field>
				<field>
					<name>RSRPIO0_6</name>
					<description>Start signal reset for start logic input n for pin PIO0_6. 0 = No effect. 1 = Write: reset start signal.</description>
					<bitRange>[6:6]</bitRange>
				</field>
				<field>
					<name>RSRPIO0_7</name>
					<description>Start signal reset for start logic input n for pin PIO0_7. 0 = No effect. 1 = Write: reset start signal.</description>
					<bitRange>[7:7]</bitRange>
				</field>
				<field>
					<name>RSRPIO0_8</name>
					<description>Start signal reset for start logic input n for pin PIO0_8. 0 = No effect. 1 = Write: reset start signal.</description>
					<bitRange>[8:8]</bitRange>
				</field>
				<field>
					<name>RSRPIO0_9</name>
					<description>Start signal reset for start logic input n for pin PIO0_9. 0 = No effect. 1 = Write: reset start signal.</description>
					<bitRange>[9:9]</bitRange>
				</field>
				<field>
					<name>RSRPIO0_10</name>
					<description>Start signal reset for start logic input n for pin PIO0_10. 0 = No effect. 1 = Write: reset start signal.</description>
					<bitRange>[10:10]</bitRange>
				</field>
				<field>
					<name>RSRPIO0_11</name>
					<description>Start signal reset for start logic input n for pin PIO0_11. 0 = No effect. 1 = Write: reset start signal.</description>
					<bitRange>[11:11]</bitRange>
				</field>
				<field>
					<name>RESERVED</name>
					<description>Reserved. Do not write a 1 to reserved register bits.</description>
					<bitRange>[31:12]</bitRange>
				</field>
			</fields>
		</register>
		<register>
			<name>STARTSRP0</name>
			<description>Start logic status register 0</description>
			<addressOffset>0x20C</addressOffset>
			<access>read-only</access>
			<resetValue>0x00000000</resetValue>
			<resetMask>0xFFFFFFFF</resetMask>
			<fields>
				<field>
					<name>SRPIO0_0</name>
					<description>Start signal status for start logic input n for pin PIO0_0. 0 = No start signal received. 1 = Start signal pending.</description>
					<bitRange>[0:0]</bitRange>
				</field>
				<field>
					<name>SRPIO0_1</name>
					<description>Start signal status for start logic input n for pin PIO0_1. 0 = No start signal received. 1 = Start signal pending.</description>
					<bitRange>[1:1]</bitRange>
				</field>
				<field>
					<name>SRPIO0_2</name>
					<description>Start signal status for start logic input n for pin PIO0_2. 0 = No start signal received. 1 = Start signal pending.</description>
					<bitRange>[2:2]</bitRange>
				</field>
				<field>
					<name>SRPIO0_3</name>
					<description>Start signal status for start logic input n for pin PIO0_3. 0 = No start signal received. 1 = Start signal pending.</description>
					<bitRange>[3:3]</bitRange>
				</field>
				<field>
					<name>SRPIO0_4</name>
					<description>Start signal status for start logic input n for pin PIO0_4. 0 = No start signal received. 1 = Start signal pending.</description>
					<bitRange>[4:4]</bitRange>
				</field>
				<field>
					<name>SRPIO0_5</name>
					<description>Start signal status for start logic input n for pin PIO0_5. 0 = No start signal received. 1 = Start signal pending.</description>
					<bitRange>[5:5]</bitRange>
				</field>
				<field>
					<name>SRPIO0_6</name>
					<description>Start signal status for start logic input n for pin PIO0_6. 0 = No start signal received. 1 = Start signal pending.</description>
					<bitRange>[6:6]</bitRange>
				</field>
				<field>
					<name>SRPIO0_7</name>
					<description>Start signal status for start logic input n for pin PIO0_7. 0 = No start signal received. 1 = Start signal pending.</description>
					<bitRange>[7:7]</bitRange>
				</field>
				<field>
					<name>SRPIO0_8</name>
					<description>Start signal status for start logic input n for pin PIO0_8. 0 = No start signal received. 1 = Start signal pending.</description>
					<bitRange>[8:8]</bitRange>
				</field>
				<field>
					<name>SRPIO0_9</name>
					<description>Start signal status for start logic input n for pin PIO0_9. 0 = No start signal received. 1 = Start signal pending.</description>
					<bitRange>[9:9]</bitRange>
				</field>
				<field>
					<name>SRPIO0_10</name>
					<description>Start signal status for start logic input n for pin PIO0_10. 0 = No start signal received. 1 = Start signal pending.</description>
					<bitRange>[10:10]</bitRange>
				</field>
				<field>
					<name>SRPIO0_11</name>
					<description>Start signal status for start logic input n for pin PIO0_11. 0 = No start signal received. 1 = Start signal pending.</description>
					<bitRange>[11:11]</bitRange>
				</field>
				<field>
					<name>RESERVED</name>
					<description>Reserved. Do not write a 1 to reserved register bits.</description>
					<bitRange>[31:12]</bitRange>
				</field>
			</fields>
		</register>
		<register>
			<name>STARTAPRP1</name>
			<description>Start logic edge control register 1; peripheral interrupts</description>
			<addressOffset>0x210</addressOffset>
			<access>read-write</access>
			<resetValue>0x00000000</resetValue>
			<resetMask>0xFFFFFFFF</resetMask>
			<fields>
				<field>
					<name>RESERVED</name>
					<description>Reserved. Do not write a 1 to reserved register bits.</description>
					<bitRange>[9:0]</bitRange>
				</field>
				<field>
					<name>APRWDT</name>
					<description>Edge select for start logic interrupt WDT. 0 = Falling edge. 1 = Rising edge.</description>
					<bitRange>[10:10]</bitRange>
				</field>
				<field>
					<name>APRBOD</name>
					<description>Edge select for start logic interrupt BOD. 0 = Falling edge. 1 = Rising edge.</description>
					<bitRange>[11:11]</bitRange>
				</field>
				<field>
					<name>RESERVED</name>
					<description>Reserved. Do not write a 1 to reserved register bits.</description>
					<bitRange>[17:12]</bitRange>
				</field>
				<field>
					<name>APRRTC</name>
					<description>Edge select for start logic interrupt RTC. 0 = Falling edge. 1 = Rising edge.</description>
					<bitRange>[18:18]</bitRange>
				</field>
				<field>
					<name>RESERVED</name>
					<description>Reserved. Do not write a 1 to reserved register bits.</description>
					<bitRange>[31:19]</bitRange>
				</field>
			</fields>
		</register>
		<register>
			<name>STARTERP1</name>
			<description>Start logic signal enable register 1; peripheral interrupts</description>
			<addressOffset>0x214</addressOffset>
			<access>read-write</access>
			<resetValue>0x00000000</resetValue>
			<resetMask>0xFFFFFFFF</resetMask>
			<fields>
				<field>
					<name>RESERVED</name>
					<description>Reserved. Do not write a 1 to reserved register bits.</description>
					<bitRange>[9:0]</bitRange>
				</field>
				<field>
					<name>ERWDT</name>
					<description>Enable start signal for start logic interrupt WDT. 0 = Disabled. 1 = Enabled.</description>
					<bitRange>[10:10]</bitRange>
				</field>
				<field>
					<name>ERBOD</name>
					<description>Enable start signal for start logic interrupt BOD. 0 = Disabled. 1 = Enabled.</description>
					<bitRange>[11:11]</bitRange>
				</field>
				<field>
					<name>RESERVED</name>
					<description>Reserved. Do not write a 1 to reserved register bits.</description>
					<bitRange>[17:12]</bitRange>
				</field>
				<field>
					<name>ERRTC</name>
					<description>Enable start signal for start logic interrupt RTC. 0 = Disabled. 1 = Enabled.</description>
					<bitRange>[18:18]</bitRange>
				</field>
				<field>
					<name>RESERVED</name>
					<description>Reserved. Do not write a 1 to reserved register bits.</description>
					<bitRange>[31:19]</bitRange>
				</field>
			</fields>
		</register>
		<register>
			<name>STARTRSRP1CLR</name>
			<description>Start logic reset register 1; peripheral interrupts</description>
			<addressOffset>0x218</addressOffset>
			<access>write-only</access>
			<resetValue>0x00000000</resetValue>
			<resetMask>0xFFFFFFFF</resetMask>
			<fields>
				<field>
					<name>RESERVED</name>
					<description>Reserved. Do not write a 1 to reserved register bits.</description>
					<bitRange>[9:0]</bitRange>
				</field>
				<field>
					<name>RSRWDT</name>
					<description>Start signal reset for start logic interrupt WDT. 0 = No effect. 1 = Write: reset start signal.</description>
					<bitRange>[10:10]</bitRange>
				</field>
				<field>
					<name>RSRBOD</name>
					<description>Start signal reset for start logic interrupt BOD. 0 = No effect. 1 = Write: reset start signal.</description>
					<bitRange>[11:11]</bitRange>
				</field>
				<field>
					<name>RESERVED</name>
					<description>Reserved. Do not write a 1 to reserved register bits.</description>
					<bitRange>[17:12]</bitRange>
				</field>
				<field>
					<name>RSRRTC</name>
					<description>Start signal reset for start logic interrupt RTC. 0 = No effect. 1 = Write: reset start signal.</description>
					<bitRange>[18:18]</bitRange>
				</field>
				<field>
					<name>RESERVED</name>
					<description>Reserved. Do not write a 1 to reserved register bits.</description>
					<bitRange>[31:19]</bitRange>
				</field>
			</fields>
		</register>
		<register>
			<name>STARTSRP1</name>
			<description>Start logic status register 1; peripheral interrupts</description>
			<addressOffset>0x21C</addressOffset>
			<access>read-only</access>
			<resetValue>0x00000000</resetValue>
			<resetMask>0xFFFFFFFF</resetMask>
			<fields>
				<field>
					<name>RESERVED</name>
					<description>Reserved. Do not write a 1 to reserved register bits.</description>
					<bitRange>[9:0]</bitRange>
				</field>
				<field>
					<name>SRWDT</name>
					<description>Start signal status for start logic interrupt WDT. 0 = No start signal received. 1 = Start signal pending.</description>
					<bitRange>[10:10]</bitRange>
				</field>
				<field>
					<name>SRBOD</name>
					<description>Start signal status for start logic interrupt BOD. 0 = No start signal received. 1 = Start signal pending.</description>
					<bitRange>[11:11]</bitRange>
				</field>
				<field>
					<name>RESERVED</name>
					<description>Reserved. Do not write a 1 to reserved register bits.</description>
					<bitRange>[17:12]</bitRange>
				</field>
				<field>
					<name>SRRTC</name>
					<description>Start signal status for start logic interrupt RTC. 0 = No start signal received. 1 = Start signal pending.</description>
					<bitRange>[18:18]</bitRange>
				</field>
				<field>
					<name>RESERVED</name>
					<description>Reserved. Do not write a 1 to reserved register bits.</description>
					<bitRange>[31:19]</bitRange>
				</field>
			</fields>
		</register>
		<register>
			<name>PDSLEEPCFG</name>
			<description>Power-down states in Deep-sleep mode</description>
			<addressOffset>0x230</addressOffset>
			<access>read-write</access>
			<resetValue>0x0000FFFF</resetValue>
			<resetMask>0xFFFFFFFF</resetMask>
			<fields>
				<field>
					<name>RESERVED</name>
					<description>Reserved. Always write these bits as ones.</description>
					<bitRange>[2:0]</bitRange>
					
				</field>
				<field>
					<name>BOD_PD</name>
					<description>BOD power-down control in Deep-sleep mode</description>
					<bitRange>[3:3]</bitRange>
					<enumeratedValues>
					<name>ENUM</name>
						<enumeratedValue>
							<name>POWERED</name>
							<description>Powered</description>
							<value>0</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>POWERED_DOWN</name>
							<description>Powered down</description>
							<value>1</value>
						</enumeratedValue>
					</enumeratedValues>
				</field>
				<field>
					<name>RESERVED</name>
					<description>Reserved. Always write these bits as ones.</description>
					<bitRange>[5:4]</bitRange>
					
				</field>
				<field>
					<name>WDTOSC_PD</name>
					<description>Watchdog oscillator power-down control in Deep-sleep mode</description>
					<bitRange>[6:6]</bitRange>
					<enumeratedValues>
					<name>ENUM</name>
						<enumeratedValue>
							<name>POWERED</name>
							<description>Powered</description>
							<value>0</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>POWERED_DOWN_MUST_B</name>
							<description>Powered down. Must be changed to 0 before the WDLOCKCLK bit is set in the WDMODE register. See Table 266.</description>
							<value>1</value>
						</enumeratedValue>
					</enumeratedValues>
				</field>
				<field>
					<name>RESERVED</name>
					<description>Reserved. Always write these bits as ones.</description>
					<bitRange>[15:7]</bitRange>
					
				</field>
				<field>
					<name>RESERVED</name>
					<description>Reserved</description>
					<bitRange>[31:16]</bitRange>
					
				</field>
			</fields>
		</register>
		<register>
			<name>PDAWAKECFG</name>
			<description>Power-down states after wake-up from Deep-sleep mode</description>
			<addressOffset>0x234</addressOffset>
			<access>read-write</access>
			<resetValue>0x0000FDF0</resetValue>
			<resetMask>0xFFFFFFFF</resetMask>
			<fields>
				<field>
					<name>IRCOUT_PD</name>
					<description>IRC oscillator output wake-up configuration</description>
					<bitRange>[0:0]</bitRange>
					<enumeratedValues>
					<name>ENUM</name>
						<enumeratedValue>
							<name>POWERED</name>
							<description>Powered</description>
							<value>0</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>POWERED_DOWN</name>
							<description>Powered down</description>
							<value>1</value>
						</enumeratedValue>
					</enumeratedValues>
				</field>
				<field>
					<name>IRC_PD</name>
					<description>IRC oscillator power-down wake-up configuration</description>
					<bitRange>[1:1]</bitRange>
					<enumeratedValues>
					<name>ENUM</name>
						<enumeratedValue>
							<name>POWERED</name>
							<description>Powered</description>
							<value>0</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>POWERED_DOWN</name>
							<description>Powered down</description>
							<value>1</value>
						</enumeratedValue>
					</enumeratedValues>
				</field>
				<field>
					<name>FLASH_PD</name>
					<description>Flash wake-up configuration</description>
					<bitRange>[2:2]</bitRange>
					<enumeratedValues>
					<name>ENUM</name>
						<enumeratedValue>
							<name>POWERED</name>
							<description>Powered</description>
							<value>0</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>POWERED_DOWN</name>
							<description>Powered down</description>
							<value>1</value>
						</enumeratedValue>
					</enumeratedValues>
				</field>
				<field>
					<name>BOD_PD</name>
					<description>BOD wake-up configuration</description>
					<bitRange>[3:3]</bitRange>
					<enumeratedValues>
					<name>ENUM</name>
						<enumeratedValue>
							<name>POWERED</name>
							<description>Powered</description>
							<value>0</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>POWERED_DOWN</name>
							<description>Powered down</description>
							<value>1</value>
						</enumeratedValue>
					</enumeratedValues>
				</field>
				<field>
					<name>ADC_PD</name>
					<description>ADC wake-up configuration</description>
					<bitRange>[4:4]</bitRange>
					<enumeratedValues>
					<name>ENUM</name>
						<enumeratedValue>
							<name>POWERED</name>
							<description>Powered</description>
							<value>0</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>POWERED_DOWN</name>
							<description>Powered down</description>
							<value>1</value>
						</enumeratedValue>
					</enumeratedValues>
				</field>
				<field>
					<name>SYSOSC_PD</name>
					<description>System oscillator wake-up configuration</description>
					<bitRange>[5:5]</bitRange>
					<enumeratedValues>
					<name>ENUM</name>
						<enumeratedValue>
							<name>POWERED</name>
							<description>Powered</description>
							<value>0</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>POWERED_DOWN</name>
							<description>Powered down</description>
							<value>1</value>
						</enumeratedValue>
					</enumeratedValues>
				</field>
				<field>
					<name>WDTOSC_PD</name>
					<description>Watchdog oscillator wake-up configuration</description>
					<bitRange>[6:6]</bitRange>
					<enumeratedValues>
					<name>ENUM</name>
						<enumeratedValue>
							<name>POWERED</name>
							<description>Powered</description>
							<value>0</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>POWERED_DOWN</name>
							<description>Powered down</description>
							<value>1</value>
						</enumeratedValue>
					</enumeratedValues>
				</field>
				<field>
					<name>SYSPLL_PD</name>
					<description>System PLL wake-up configuration</description>
					<bitRange>[7:7]</bitRange>
					<enumeratedValues>
					<name>ENUM</name>
						<enumeratedValue>
							<name>POWERED</name>
							<description>Powered</description>
							<value>0</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>POWERED_DOWN</name>
							<description>Powered down</description>
							<value>1</value>
						</enumeratedValue>
					</enumeratedValues>
				</field>
				<field>
					<name>RESERVED</name>
					<description>Reserved</description>
					<bitRange>[8:8]</bitRange>
					
				</field>
				<field>
					<name>RESERVED</name>
					<description>Reserved.</description>
					<bitRange>[9:9]</bitRange>
					
				</field>
				<field>
					<name>RESERVED</name>
					<description>Reserved</description>
					<bitRange>[10:10]</bitRange>
					
				</field>
				<field>
					<name>RESERVED</name>
					<description>Reserved.</description>
					<bitRange>[11:11]</bitRange>
					
				</field>
				<field>
					<name>RESERVED</name>
					<description>Reserved</description>
					<bitRange>[14:12]</bitRange>
					
				</field>
				<field>
					<name>COMP_PD</name>
					<description>Comparator power-down wake-up configuration</description>
					<bitRange>[15:15]</bitRange>
					<enumeratedValues>
					<name>ENUM</name>
						<enumeratedValue>
							<name>POWERED</name>
							<description>Powered</description>
							<value>0</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>POWERED_DOWN</name>
							<description>Powered down</description>
							<value>1</value>
						</enumeratedValue>
					</enumeratedValues>
				</field>
				<field>
					<name>RESERVED</name>
					<description>Reserved</description>
					<bitRange>[31:16]</bitRange>
					
				</field>
			</fields>
		</register>
		<register>
			<name>PDRUNCFG</name>
			<description>Power-down configuration register</description>
			<addressOffset>0x238</addressOffset>
			<access>read-write</access>
			<resetValue>0x0000FDF0</resetValue>
			<resetMask>0xFFFFFFFF</resetMask>
			<fields>
				<field>
					<name>IRCOUT_PD</name>
					<description>IRC oscillator output power-down</description>
					<bitRange>[0:0]</bitRange>
					<enumeratedValues>
					<name>ENUM</name>
						<enumeratedValue>
							<name>POWERED</name>
							<description>Powered</description>
							<value>0</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>POWERED_DOWN</name>
							<description>Powered down</description>
							<value>1</value>
						</enumeratedValue>
					</enumeratedValues>
				</field>
				<field>
					<name>IRC_PD</name>
					<description>IRC oscillator power-down</description>
					<bitRange>[1:1]</bitRange>
					<enumeratedValues>
					<name>ENUM</name>
						<enumeratedValue>
							<name>POWERED</name>
							<description>Powered</description>
							<value>0</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>POWERED_DOWN</name>
							<description>Powered down</description>
							<value>1</value>
						</enumeratedValue>
					</enumeratedValues>
				</field>
				<field>
					<name>FLASH_PD</name>
					<description>Flash power-down</description>
					<bitRange>[2:2]</bitRange>
					<enumeratedValues>
					<name>ENUM</name>
						<enumeratedValue>
							<name>POWERED</name>
							<description>Powered</description>
							<value>0</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>POWERED_DOWN</name>
							<description>Powered down</description>
							<value>1</value>
						</enumeratedValue>
					</enumeratedValues>
				</field>
				<field>
					<name>BOD_PD</name>
					<description>BOD power-down</description>
					<bitRange>[3:3]</bitRange>
					<enumeratedValues>
					<name>ENUM</name>
						<enumeratedValue>
							<name>POWERED</name>
							<description>Powered</description>
							<value>0</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>POWERED_DOWN</name>
							<description>Powered down</description>
							<value>1</value>
						</enumeratedValue>
					</enumeratedValues>
				</field>
				<field>
					<name>ADC_PD</name>
					<description>ADC power-down</description>
					<bitRange>[4:4]</bitRange>
					<enumeratedValues>
					<name>ENUM</name>
						<enumeratedValue>
							<name>POWERED</name>
							<description>Powered</description>
							<value>0</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>POWERED_DOWN</name>
							<description>Powered down</description>
							<value>1</value>
						</enumeratedValue>
					</enumeratedValues>
				</field>
				<field>
					<name>SYSOSC_PD</name>
					<description>System oscillator power-down</description>
					<bitRange>[5:5]</bitRange>
					<enumeratedValues>
					<name>ENUM</name>
						<enumeratedValue>
							<name>POWERED</name>
							<description>Powered</description>
							<value>0</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>POWERED_DOWN</name>
							<description>Powered down</description>
							<value>1</value>
						</enumeratedValue>
					</enumeratedValues>
				</field>
				<field>
					<name>WDTOSC_PD</name>
					<description>Watchdog oscillator power-down</description>
					<bitRange>[6:6]</bitRange>
					<enumeratedValues>
					<name>ENUM</name>
						<enumeratedValue>
							<name>POWERED</name>
							<description>Powered</description>
							<value>0</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>POWERED_DOWN</name>
							<description>Powered down</description>
							<value>1</value>
						</enumeratedValue>
					</enumeratedValues>
				</field>
				<field>
					<name>SYSPLL_PD</name>
					<description>System PLL power-down</description>
					<bitRange>[7:7]</bitRange>
					<enumeratedValues>
					<name>ENUM</name>
						<enumeratedValue>
							<name>POWERED</name>
							<description>Powered</description>
							<value>0</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>POWERED_DOWN</name>
							<description>Powered down</description>
							<value>1</value>
						</enumeratedValue>
					</enumeratedValues>
				</field>
				<field>
					<name>RESERVED</name>
					<description>Reserved</description>
					<bitRange>[8:8]</bitRange>
					
				</field>
				<field>
					<name>RESERVED</name>
					<description>Reserved.</description>
					<bitRange>[9:9]</bitRange>
					
				</field>
				<field>
					<name>RESERVED</name>
					<description>Reserved</description>
					<bitRange>[10:10]</bitRange>
					
				</field>
				<field>
					<name>RESERVED</name>
					<description>Reserved.</description>
					<bitRange>[11:11]</bitRange>
					
				</field>
				<field>
					<name>RESERVED</name>
					<description>Reserved</description>
					<bitRange>[14:12]</bitRange>
					
				</field>
				<field>
					<name>COMP_PD</name>
					<description>Comparator power-down</description>
					<bitRange>[15:15]</bitRange>
					<enumeratedValues>
					<name>ENUM</name>
						<enumeratedValue>
							<name>POWERED</name>
							<description>Powered</description>
							<value>0</value>
						</enumeratedValue>
						<enumeratedValue>
							<name>POWERED_DOWN</name>
							<description>Powered down</description>
							<value>1</value>
						</enumeratedValue>
					</enumeratedValues>
				</field>
				<field>
					<name>RESERVED</name>
					<description>Reserved</description>
					<bitRange>[31:16]</bitRange>
					
				</field>
			</fields>
		</register>
		<register>
			<name>DEVICE_ID</name>
			<description>Device ID</description>
			<addressOffset>0x3F4</addressOffset>
			<access>read-only</access>
			<resetValue>0</resetValue>
			<resetMask>0x00000000</resetMask>
			<fields>
				<field>
					<name>DEVICEID</name>
					<description>Device ID for LPC122x parts: LPC12D27FBD100/301 = 0x3670 002B LPC1227FBD64/301 = 0x3670 002B LPC1227FBD48/301 = 0x3670 002B LPC1226FBD64/301 = 0x3660 002B LPC1226FBD48/301 = 0x3660 002B LPC1225FBD64/321 = 0x3652 002B LPC1225FBD64/301 = 0x3650 002B LPC1225FBD48/321 = 0x3652 002B LPC1225FBD48/301 = 0x3650 002B LPC1224FBD64/121 = 0x3642 C02B LPC1224FBD64/101 = 0x3640 C02B LPC1224FBD48/121 = 0x3642 C02B LPC1224FBD48/101 = 0x3640 C02B</description>
					<bitRange>[31:0]</bitRange>
				</field>
			</fields>
		</register>
	</registers>
</peripheral>

	
	<peripheral>
		<name>MICRO_DMA</name>
		<description>Product name title=UM10441 Chapter title=LPC122x General purpose micro DMA controller Modification date=2/10/2011 Major revision=0 Minor revision=17 </description>
		<groupName>MICRO_DMA</groupName>
		<baseAddress>0x4004C000</baseAddress>
		<addressBlock>
        <offset>0</offset> 
		<size>0xFFF</size> 
		<usage>registers</usage> 
		</addressBlock>	
		<interrupt>
			<name>DMA</name>
			<value>29</value>
		</interrupt>		
		<registers>
			<register>
				<name>DMA_STATUS</name>
				<description>DMA status register</description>
				<addressOffset>0x000</addressOffset>
				<access>read-only</access>
				<resetValue>0</resetValue>
				<resetMask>0xFFFFFFFF</resetMask>
				<fields>
					<field>
						<name>MASTER_EN</name>
						<description>Enable status of the controller: 0 = controller disabled. 1 = controller enabled.</description>
						<bitRange>[0:0]</bitRange>
					</field>
					<field>
						<name>RESERVED</name>
						<description>Reserved.</description>
						<bitRange>[3:1]</bitRange>
					</field>
					<field>
						<name>STATE</name>
						<description>Current state of the control state machine. State can be one of the following: 0000 = idle 0001 = reading channel controller data 0010 = reading source data end pointer 0011 = reading destination data end pointer 0100 = reading source data 0101 = writing destination data 0110 = waiting for DMA request to clear 0111 = writing channel controller data 1000 = stalled 1001 = done 1010 = peripheral scatter-gather transition  1011-1111 = undefined</description>
						<bitRange>[7:4]</bitRange>
					</field>
					<field>
						<name>RESERVED</name>
						<description>Reserved.</description>
						<bitRange>[15:8]</bitRange>
					</field>
					<field>
						<name>CHNLS</name>
						<description>The LPC122x micro DMA controller is configured for 21 channels. Reset value is number of channels - 1.</description>
						<bitRange>[20:16]</bitRange>
					</field>
					<field>
						<name>RESERVED</name>
						<description>Reserved.</description>
						<bitRange>[31:21]</bitRange>
					</field>
				</fields>
			</register>
			<register>
				<name>DMA_CFG</name>
				<description>DMA configuration register</description>
				<addressOffset>0x004</addressOffset>
				<access>write-only</access>
				<resetValue>0</resetValue>
				<resetMask>0xFFFFFFFF</resetMask>
				<fields>
					<field>
						<name>MASTER_EN</name>
						<description>Enable for the controller:</description>
						<bitRange>[0:0]</bitRange>
						<enumeratedValues>
						<name>test</name>
							<enumeratedValue>
								<name>DISABLES_THE_CONTROL</name>
								<description>Disables the controller.</description>
								<value>0</value>
							</enumeratedValue>
							<enumeratedValue>
								<name>ENABLES_THE_CONTROLL</name>
								<description>Enables the controller.</description>
								<value>1</value>
							</enumeratedValue>
						</enumeratedValues>
					</field>
					<field>
						<name>RESERVED</name>
						<description>Reserved. Write as zero.</description>
						<bitRange>[4:1]</bitRange>
						
					</field>
					<field>
						<name>CHNL_PROT_CTRL1</name>
						<description>Channel protection access control:</description>
						<bitRange>[5:5]</bitRange>
						<enumeratedValues>
						<name>test</name>
							<enumeratedValue>
								<name>USER_ACCESS</name>
								<description>User access</description>
								<value>0</value>
							</enumeratedValue>
							<enumeratedValue>
								<name>PRIVILEGED_ACCESS</name>
								<description>Privileged access</description>
								<value>1</value>
							</enumeratedValue>
						</enumeratedValues>
					</field>
					<field>
						<name>CHNL_PROT_CTRL2</name>
						<description>Channel protection buffer control:</description>
						<bitRange>[6:6]</bitRange>
						<enumeratedValues>
						<name>test</name>
							<enumeratedValue>
								<name>NON_BUFFERABLE</name>
								<description>Non-bufferable</description>
								<value>0</value>
							</enumeratedValue>
							<enumeratedValue>
								<name>BUFFERABLE</name>
								<description>Bufferable</description>
								<value>1</value>
							</enumeratedValue>
						</enumeratedValues>
					</field>
					<field>
						<name>RESERVED</name>
						<description>Reserved. Write as zero.</description>
						<bitRange>[31:7]</bitRange>
						
					</field>
				</fields>
			</register>
			<register>
				<name>CTRL_BASE_PTR</name>
				<description>Channel control base pointer register</description>
				<addressOffset>0x008</addressOffset>
				<access>read-write</access>
				<resetValue>0x00000000</resetValue>
				<resetMask>0xFFFFFFFF</resetMask>
				<fields>
					<field>
						<name>RESERVED</name>
						<description>Reserved. Write as zero.</description>
						<bitRange>[7:0]</bitRange>
					</field>
					<field>
						<name>CTRL_BASE_PTR</name>
						<description>Pointer to the base address of the primary data structure.</description>
						<bitRange>[31:8]</bitRange>
					</field>
				</fields>
			</register>
			<register>
				<name>ATL_CTRL_BASE_PTR</name>
				<description>Channel alternate control base pointer register</description>
				<addressOffset>0x00C</addressOffset>
				<access>read-only</access>
				<resetValue>0</resetValue>
				<resetMask>0xFFFFFFFF</resetMask>
				<fields>
					<field>
						<name>ALT_CTRL_BASE_PTR</name>
						<description>Base address of the alternate data structure</description>
						<bitRange>[31:0]</bitRange>
					</field>
				</fields>
			</register>
			<register>
				<name>DMA_WAITONREQ_STATUS</name>
				<description>Channel wait on request status register</description>
				<addressOffset>0x010</addressOffset>
				<access>read-only</access>
				<resetValue>0</resetValue>
				<resetMask>0xFFFFFFFF</resetMask>
				<fields>
					<field>
						<name>DMA_WAITONREQ_STATUS0</name>
						<description>Channel c wait-on-request status (c = 0 to 20): Bit c = 0: dma_waitonreq[c] is LOW. Bit c = 1: dma_waitonreq[c] is HIGH.</description>
						<bitRange>[0:0]</bitRange>
					</field>
					<field>
						<name>DMA_WAITONREQ_STATUS1</name>
						<description>Channel c wait-on-request status (c = 0 to 20): Bit c = 0: dma_waitonreq[c] is LOW. Bit c = 1: dma_waitonreq[c] is HIGH.</description>
						<bitRange>[1:1]</bitRange>
					</field>
					<field>
						<name>DMA_WAITONREQ_STATUS2</name>
						<description>Channel c wait-on-request status (c = 0 to 20): Bit c = 0: dma_waitonreq[c] is LOW. Bit c = 1: dma_waitonreq[c] is HIGH.</description>
						<bitRange>[2:2]</bitRange>
					</field>
					<field>
						<name>DMA_WAITONREQ_STATUS3</name>
						<description>Channel c wait-on-request status (c = 0 to 20): Bit c = 0: dma_waitonreq[c] is LOW. Bit c = 1: dma_waitonreq[c] is HIGH.</description>
						<bitRange>[3:3]</bitRange>
					</field>
					<field>
						<name>DMA_WAITONREQ_STATUS4</name>
						<description>Channel c wait-on-request status (c = 0 to 20): Bit c = 0: dma_waitonreq[c] is LOW. Bit c = 1: dma_waitonreq[c] is HIGH.</description>
						<bitRange>[4:4]</bitRange>
					</field>
					<field>
						<name>DMA_WAITONREQ_STATUS5</name>
						<description>Channel c wait-on-request status (c = 0 to 20): Bit c = 0: dma_waitonreq[c] is LOW. Bit c = 1: dma_waitonreq[c] is HIGH.</description>
						<bitRange>[5:5]</bitRange>
					</field>
					<field>
						<name>DMA_WAITONREQ_STATUS6</name>
						<description>Channel c wait-on-request status (c = 0 to 20): Bit c = 0: dma_waitonreq[c] is LOW. Bit c = 1: dma_waitonreq[c] is HIGH.</description>
						<bitRange>[6:6]</bitRange>
					</field>
					<field>
						<name>DMA_WAITONREQ_STATUS7</name>
						<description>Channel c wait-on-request status (c = 0 to 20): Bit c = 0: dma_waitonreq[c] is LOW. Bit c = 1: dma_waitonreq[c] is HIGH.</description>
						<bitRange>[7:7]</bitRange>
					</field>
					<field>
						<name>DMA_WAITONREQ_STATUS8</name>
						<description>Channel c wait-on-request status (c = 0 to 20): Bit c = 0: dma_waitonreq[c] is LOW. Bit c = 1: dma_waitonreq[c] is HIGH.</description>
						<bitRange>[8:8]</bitRange>
					</field>
					<field>
						<name>DMA_WAITONREQ_STATUS9</name>
						<description>Channel c wait-on-request status (c = 0 to 20): Bit c = 0: dma_waitonreq[c] is LOW. Bit c = 1: dma_waitonreq[c] is HIGH.</description>
						<bitRange>[9:9]</bitRange>
					</field>
					<field>
						<name>DMA_WAITONREQ_STATUS10</name>
						<description>Channel c wait-on-request status (c = 0 to 20): Bit c = 0: dma_waitonreq[c] is LOW. Bit c = 1: dma_waitonreq[c] is HIGH.</description>
						<bitRange>[10:10]</bitRange>
					</field>
					<field>
						<name>DMA_WAITONREQ_STATUS11</name>
						<description>Channel c wait-on-request status (c = 0 to 20): Bit c = 0: dma_waitonreq[c] is LOW. Bit c = 1: dma_waitonreq[c] is HIGH.</description>
						<bitRange>[11:11]</bitRange>
					</field>
					<field>
						<name>DMA_WAITONREQ_STATUS12</name>
						<description>Channel c wait-on-request status (c = 0 to 20): Bit c = 0: dma_waitonreq[c] is LOW. Bit c = 1: dma_waitonreq[c] is HIGH.</description>
						<bitRange>[12:12]</bitRange>
					</field>
					<field>
						<name>DMA_WAITONREQ_STATUS13</name>
						<description>Channel c wait-on-request status (c = 0 to 20): Bit c = 0: dma_waitonreq[c] is LOW. Bit c = 1: dma_waitonreq[c] is HIGH.</description>
						<bitRange>[13:13]</bitRange>
					</field>
					<field>
						<name>DMA_WAITONREQ_STATUS14</name>
						<description>Channel c wait-on-request status (c = 0 to 20): Bit c = 0: dma_waitonreq[c] is LOW. Bit c = 1: dma_waitonreq[c] is HIGH.</description>
						<bitRange>[14:14]</bitRange>
					</field>
					<field>
						<name>DMA_WAITONREQ_STATUS15</name>
						<description>Channel c wait-on-request status (c = 0 to 20): Bit c = 0: dma_waitonreq[c] is LOW. Bit c = 1: dma_waitonreq[c] is HIGH.</description>
						<bitRange>[15:15]</bitRange>
					</field>
					<field>
						<name>DMA_WAITONREQ_STATUS16</name>
						<description>Channel c wait-on-request status (c = 0 to 20): Bit c = 0: dma_waitonreq[c] is LOW. Bit c = 1: dma_waitonreq[c] is HIGH.</description>
						<bitRange>[16:16]</bitRange>
					</field>
					<field>
						<name>DMA_WAITONREQ_STATUS17</name>
						<description>Channel c wait-on-request status (c = 0 to 20): Bit c = 0: dma_waitonreq[c] is LOW. Bit c = 1: dma_waitonreq[c] is HIGH.</description>
						<bitRange>[17:17]</bitRange>
					</field>
					<field>
						<name>DMA_WAITONREQ_STATUS18</name>
						<description>Channel c wait-on-request status (c = 0 to 20): Bit c = 0: dma_waitonreq[c] is LOW. Bit c = 1: dma_waitonreq[c] is HIGH.</description>
						<bitRange>[18:18]</bitRange>
					</field>
					<field>
						<name>DMA_WAITONREQ_STATUS19</name>
						<description>Channel c wait-on-request status (c = 0 to 20): Bit c = 0: dma_waitonreq[c] is LOW. Bit c = 1: dma_waitonreq[c] is HIGH.</description>
						<bitRange>[19:19]</bitRange>
					</field>
					<field>
						<name>DMA_WAITONREQ_STATUS20</name>
						<description>Channel c wait-on-request status (c = 0 to 20): Bit c = 0: dma_waitonreq[c] is LOW. Bit c = 1: dma_waitonreq[c] is HIGH.</description>
						<bitRange>[20:20]</bitRange>
					</field>
					<field>
						<name>DMA_WAITONREQ_STATUS21</name>
						<description>Channel c wait-on-request status (c = 0 to 20): Bit c = 0: dma_waitonreq[c] is LOW. Bit c = 1: dma_waitonreq[c] is HIGH.</description>
						<bitRange>[21:21]</bitRange>
					</field>
					<field>
						<name>RESERVED</name>
						<description>Reserved.</description>
						<bitRange>[31:22]</bitRange>
					</field>
				</fields>
			</register>
			<register>
				<name>CHNL_SW_REQUEST</name>
				<description>Channel software request register</description>
				<addressOffset>0x014</addressOffset>
				<access>write-only</access>
				<resetValue>0</resetValue>
				<resetMask>0xFFFFFFFF</resetMask>
				<fields>
					<field>
						<name>DMA_SW_REQUEST0</name>
						<description>Set the appropriate bit to generate a software DMA request on the corresponding DMA channel. Write as: Bit [c] = 0: Does not create a DMA request for channel c. Bit [c] = 1: Creates a DMA request for channel c.</description>
						<bitRange>[0:0]</bitRange>
					</field>
					<field>
						<name>DMA_SW_REQUEST1</name>
						<description>Set the appropriate bit to generate a software DMA request on the corresponding DMA channel. Write as: Bit [c] = 0: Does not create a DMA request for channel c. Bit [c] = 1: Creates a DMA request for channel c.</description>
						<bitRange>[1:1]</bitRange>
					</field>
					<field>
						<name>DMA_SW_REQUEST2</name>
						<description>Set the appropriate bit to generate a software DMA request on the corresponding DMA channel. Write as: Bit [c] = 0: Does not create a DMA request for channel c. Bit [c] = 1: Creates a DMA request for channel c.</description>
						<bitRange>[2:2]</bitRange>
					</field>
					<field>
						<name>DMA_SW_REQUEST3</name>
						<description>Set the appropriate bit to generate a software DMA request on the corresponding DMA channel. Write as: Bit [c] = 0: Does not create a DMA request for channel c. Bit [c] = 1: Creates a DMA request for channel c.</description>
						<bitRange>[3:3]</bitRange>
					</field>
					<field>
						<name>DMA_SW_REQUEST4</name>
						<description>Set the appropriate bit to generate a software DMA request on the corresponding DMA channel. Write as: Bit [c] = 0: Does not create a DMA request for channel c. Bit [c] = 1: Creates a DMA request for channel c.</description>
						<bitRange>[4:4]</bitRange>
					</field>
					<field>
						<name>DMA_SW_REQUEST5</name>
						<description>Set the appropriate bit to generate a software DMA request on the corresponding DMA channel. Write as: Bit [c] = 0: Does not create a DMA request for channel c. Bit [c] = 1: Creates a DMA request for channel c.</description>
						<bitRange>[5:5]</bitRange>
					</field>
					<field>
						<name>DMA_SW_REQUEST6</name>
						<description>Set the appropriate bit to generate a software DMA request on the corresponding DMA channel. Write as: Bit [c] = 0: Does not create a DMA request for channel c. Bit [c] = 1: Creates a DMA request for channel c.</description>
						<bitRange>[6:6]</bitRange>
					</field>
					<field>
						<name>DMA_SW_REQUEST7</name>
						<description>Set the appropriate bit to generate a software DMA request on the corresponding DMA channel. Write as: Bit [c] = 0: Does not create a DMA request for channel c. Bit [c] = 1: Creates a DMA request for channel c.</description>
						<bitRange>[7:7]</bitRange>
					</field>
					<field>
						<name>DMA_SW_REQUEST8</name>
						<description>Set the appropriate bit to generate a software DMA request on the corresponding DMA channel. Write as: Bit [c] = 0: Does not create a DMA request for channel c. Bit [c] = 1: Creates a DMA request for channel c.</description>
						<bitRange>[8:8]</bitRange>
					</field>
					<field>
						<name>DMA_SW_REQUEST9</name>
						<description>Set the appropriate bit to generate a software DMA request on the corresponding DMA channel. Write as: Bit [c] = 0: Does not create a DMA request for channel c. Bit [c] = 1: Creates a DMA request for channel c.</description>
						<bitRange>[9:9]</bitRange>
					</field>
					<field>
						<name>DMA_SW_REQUEST10</name>
						<description>Set the appropriate bit to generate a software DMA request on the corresponding DMA channel. Write as: Bit [c] = 0: Does not create a DMA request for channel c. Bit [c] = 1: Creates a DMA request for channel c.</description>
						<bitRange>[10:10]</bitRange>
					</field>
					<field>
						<name>DMA_SW_REQUEST11</name>
						<description>Set the appropriate bit to generate a software DMA request on the corresponding DMA channel. Write as: Bit [c] = 0: Does not create a DMA request for channel c. Bit [c] = 1: Creates a DMA request for channel c.</description>
						<bitRange>[11:11]</bitRange>
					</field>
					<field>
						<name>DMA_SW_REQUEST12</name>
						<description>Set the appropriate bit to generate a software DMA request on the corresponding DMA channel. Write as: Bit [c] = 0: Does not create a DMA request for channel c. Bit [c] = 1: Creates a DMA request for channel c.</description>
						<bitRange>[12:12]</bitRange>
					</field>
					<field>
						<name>DMA_SW_REQUEST13</name>
						<description>Set the appropriate bit to generate a software DMA request on the corresponding DMA channel. Write as: Bit [c] = 0: Does not create a DMA request for channel c. Bit [c] = 1: Creates a DMA request for channel c.</description>
						<bitRange>[13:13]</bitRange>
					</field>
					<field>
						<name>DMA_SW_REQUEST14</name>
						<description>Set the appropriate bit to generate a software DMA request on the corresponding DMA channel. Write as: Bit [c] = 0: Does not create a DMA request for channel c. Bit [c] = 1: Creates a DMA request for channel c.</description>
						<bitRange>[14:14]</bitRange>
					</field>
					<field>
						<name>DMA_SW_REQUEST15</name>
						<description>Set the appropriate bit to generate a software DMA request on the corresponding DMA channel. Write as: Bit [c] = 0: Does not create a DMA request for channel c. Bit [c] = 1: Creates a DMA request for channel c.</description>
						<bitRange>[15:15]</bitRange>
					</field>
					<field>
						<name>DMA_SW_REQUEST16</name>
						<description>Set the appropriate bit to generate a software DMA request on the corresponding DMA channel. Write as: Bit [c] = 0: Does not create a DMA request for channel c. Bit [c] = 1: Creates a DMA request for channel c.</description>
						<bitRange>[16:16]</bitRange>
					</field>
					<field>
						<name>DMA_SW_REQUEST17</name>
						<description>Set the appropriate bit to generate a software DMA request on the corresponding DMA channel. Write as: Bit [c] = 0: Does not create a DMA request for channel c. Bit [c] = 1: Creates a DMA request for channel c.</description>
						<bitRange>[17:17]</bitRange>
					</field>
					<field>
						<name>DMA_SW_REQUEST18</name>
						<description>Set the appropriate bit to generate a software DMA request on the corresponding DMA channel. Write as: Bit [c] = 0: Does not create a DMA request for channel c. Bit [c] = 1: Creates a DMA request for channel c.</description>
						<bitRange>[18:18]</bitRange>
					</field>
					<field>
						<name>DMA_SW_REQUEST19</name>
						<description>Set the appropriate bit to generate a software DMA request on the corresponding DMA channel. Write as: Bit [c] = 0: Does not create a DMA request for channel c. Bit [c] = 1: Creates a DMA request for channel c.</description>
						<bitRange>[19:19]</bitRange>
					</field>
					<field>
						<name>DMA_SW_REQUEST20</name>
						<description>Set the appropriate bit to generate a software DMA request on the corresponding DMA channel. Write as: Bit [c] = 0: Does not create a DMA request for channel c. Bit [c] = 1: Creates a DMA request for channel c.</description>
						<bitRange>[20:20]</bitRange>
					</field>
					<field>
						<name>DMA_SW_REQUEST21</name>
						<description>Set the appropriate bit to generate a software DMA request on the corresponding DMA channel. Write as: Bit [c] = 0: Does not create a DMA request for channel c. Bit [c] = 1: Creates a DMA request for channel c.</description>
						<bitRange>[21:21]</bitRange>
					</field>
					<field>
						<name>RESERVED</name>
						<description>Reserved.</description>
						<bitRange>[31:22]</bitRange>
					</field>
				</fields>
			</register>
			<register>
				<name>CHNL_USEBURST_SET</name>
				<description>Channel useburst set register</description>
				<addressOffset>0x018</addressOffset>
				<access>read-write</access>
				<resetValue>0x00000000</resetValue>
				<resetMask>0xFFFFFFFF</resetMask>
				<fields>
					<field>
						<name>RESERVED</name>
						<description>Reserved.</description>
						<bitRange>[3:0]</bitRange>
					</field>
					<field>
						<name>DMA_USEBURST_SET4</name>
						<description>Returns the useburst status for channel c (c = 0 to 20) or disables dma_sreq[c] from generating DMA requests. (For channels 4 and 5 only.) Read as: Bit [c] = 0: DMA channel c responds to requests that it receives on dma_req[c] or dma_sreq[c]. The controller performs 2R, or single, bus transfers. Bit [c] = 1: DMA channel c does not respond to requests that it receives on dma_sreq[c]. The controller only responds to dma_req[c] requests and performs 2R transfers. Write as: Bit [c] = 0: No effect. Use the CHNL_USEBURST_CLR register to set bit [c] to 0. Bit [c] = 1: Disables dma_sreq[C] from generating DMA requests. The controller performs 2R transfers.</description>
						<bitRange>[4:4]</bitRange>
					</field>
					<field>
						<name>DMA_USEBURST_SET5</name>
						<description>Returns the useburst status for channel c (c = 0 to 20) or disables dma_sreq[c] from generating DMA requests. (For channels 4 and 5 only.) Read as: Bit [c] = 0: DMA channel c responds to requests that it receives on dma_req[c] or dma_sreq[c]. The controller performs 2R, or single, bus transfers. Bit [c] = 1: DMA channel c does not respond to requests that it receives on dma_sreq[c]. The controller only responds to dma_req[c] requests and performs 2R transfers. Write as: Bit [c] = 0: No effect. Use the CHNL_USEBURST_CLR register to set bit [c] to 0. Bit [c] = 1: Disables dma_sreq[C] from generating DMA requests. The controller performs 2R transfers.</description>
						<bitRange>[5:5]</bitRange>
					</field>
					<field>
						<name>RESERVED</name>
						<description>Reserved.</description>
						<bitRange>[31:6]</bitRange>
					</field>
				</fields>
			</register>
			<register>
				<name>CHNL_USEBURST_CLR</name>
				<description>Channel useburst clear register</description>
				<addressOffset>0x01C</addressOffset>
				<access>write-only</access>
				<resetValue>0</resetValue>
				<resetMask>0xFFFFFFFF</resetMask>
				<fields>
					<field>
						<name>RESERVED</name>
						<description>Set the appropriate bit to enable dma_sreq[c] to generate requests. (For channels 4 and 5 only.) Write as: Bit [c] = 0: No effect. Use the chnl_useburst_set Register to disable dma_sreq[c] from generating requests. Bit [c] = 1: Enables dma_sreq[c] to generate DMA requests.</description>
						<bitRange>[3:0]</bitRange>
					</field>
					<field>
						<name>CHNL_USEBURST_CLR4</name>
						<description>Set the appropriate bit to enable dma_sreq[c] to generate requests. (For channels 4 and 5 only.) Write as: Bit [c] = 0: No effect. Use the chnl_useburst_set Register to disable dma_sreq[c] from generating requests. Bit [c] = 1: Enables dma_sreq[c] to generate DMA requests.</description>
						<bitRange>[4:4]</bitRange>
					</field>
					<field>
						<name>CHNL_USEBURST_CLR5</name>
						<description>Set the appropriate bit to enable dma_sreq[c] to generate requests. (For channels 4 and 5 only.) Write as: Bit [c] = 0: No effect. Use the chnl_useburst_set Register to disable dma_sreq[c] from generating requests. Bit [c] = 1: Enables dma_sreq[c] to generate DMA requests.</description>
						<bitRange>[5:5]</bitRange>
					</field>
					<field>
						<name>RESERVED</name>
						<description>Set the appropriate bit to enable dma_sreq[c] to generate requests. (For channels 4 and 5 only.) Write as: Bit [c] = 0: No effect. Use the chnl_useburst_set Register to disable dma_sreq[c] from generating requests. Bit [c] = 1: Enables dma_sreq[c] to generate DMA requests.</description>
						<bitRange>[31:6]</bitRange>
					</field>

				</fields>
			</register>
			<register>
				<name>CHNL_REQ_MASK_SET</name>
				<description>Channel request mask set register</description>
				<addressOffset>0x020</addressOffset>
				<access>read-write</access>
				<resetValue>0x00000000</resetValue>
				<resetMask>0xFFFFFFFF</resetMask>
				<fields>
					<field>
						<name>CHNL_REQ_MASK_SET0</name>
						<description>Returns the request mask status of dma_req[c] and dma_sreq[c], or disables the corresponding channel from generating DMA requests. Read as: Bit [c] = 0: External requests are enabled for channel c. Bit [c] = 1: External requests are disabled for channel c. Write as: Bit [c] = 0: No effect. Use the CHNL_REQ_MASK_CLR Register to enable DMA requests. Bit [c] = 1: Disables dma_req[c] and dma_sreq[c] from generating DMA requests.</description>
						<bitRange>[0:0]</bitRange>
					</field>
					<field>
						<name>CHNL_REQ_MASK_SET1</name>
						<description>Returns the request mask status of dma_req[c] and dma_sreq[c], or disables the corresponding channel from generating DMA requests. Read as: Bit [c] = 0: External requests are enabled for channel c. Bit [c] = 1: External requests are disabled for channel c. Write as: Bit [c] = 0: No effect. Use the CHNL_REQ_MASK_CLR Register to enable DMA requests. Bit [c] = 1: Disables dma_req[c] and dma_sreq[c] from generating DMA requests.</description>
						<bitRange>[1:1]</bitRange>
					</field>
					<field>
						<name>CHNL_REQ_MASK_SET2</name>
						<description>Returns the request mask status of dma_req[c] and dma_sreq[c], or disables the corresponding channel from generating DMA requests. Read as: Bit [c] = 0: External requests are enabled for channel c. Bit [c] = 1: External requests are disabled for channel c. Write as: Bit [c] = 0: No effect. Use the CHNL_REQ_MASK_CLR Register to enable DMA requests. Bit [c] = 1: Disables dma_req[c] and dma_sreq[c] from generating DMA requests.</description>
						<bitRange>[2:2]</bitRange>
					</field>
					<field>
						<name>CHNL_REQ_MASK_SET3</name>
						<description>Returns the request mask status of dma_req[c] and dma_sreq[c], or disables the corresponding channel from generating DMA requests. Read as: Bit [c] = 0: External requests are enabled for channel c. Bit [c] = 1: External requests are disabled for channel c. Write as: Bit [c] = 0: No effect. Use the CHNL_REQ_MASK_CLR Register to enable DMA requests. Bit [c] = 1: Disables dma_req[c] and dma_sreq[c] from generating DMA requests.</description>
						<bitRange>[3:3]</bitRange>
					</field>
					<field>
						<name>CHNL_REQ_MASK_SET4</name>
						<description>Returns the request mask status of dma_req[c] and dma_sreq[c], or disables the corresponding channel from generating DMA requests. Read as: Bit [c] = 0: External requests are enabled for channel c. Bit [c] = 1: External requests are disabled for channel c. Write as: Bit [c] = 0: No effect. Use the CHNL_REQ_MASK_CLR Register to enable DMA requests. Bit [c] = 1: Disables dma_req[c] and dma_sreq[c] from generating DMA requests.</description>
						<bitRange>[4:4]</bitRange>
					</field>
					<field>
						<name>CHNL_REQ_MASK_SET5</name>
						<description>Returns the request mask status of dma_req[c] and dma_sreq[c], or disables the corresponding channel from generating DMA requests. Read as: Bit [c] = 0: External requests are enabled for channel c. Bit [c] = 1: External requests are disabled for channel c. Write as: Bit [c] = 0: No effect. Use the CHNL_REQ_MASK_CLR Register to enable DMA requests. Bit [c] = 1: Disables dma_req[c] and dma_sreq[c] from generating DMA requests.</description>
						<bitRange>[5:5]</bitRange>
					</field>
					<field>
						<name>CHNL_REQ_MASK_SET6</name>
						<description>Returns the request mask status of dma_req[c] and dma_sreq[c], or disables the corresponding channel from generating DMA requests. Read as: Bit [c] = 0: External requests are enabled for channel c. Bit [c] = 1: External requests are disabled for channel c. Write as: Bit [c] = 0: No effect. Use the CHNL_REQ_MASK_CLR Register to enable DMA requests. Bit [c] = 1: Disables dma_req[c] and dma_sreq[c] from generating DMA requests.</description>
						<bitRange>[6:6]</bitRange>
					</field>
					<field>
						<name>CHNL_REQ_MASK_SET7</name>
						<description>Returns the request mask status of dma_req[c] and dma_sreq[c], or disables the corresponding channel from generating DMA requests. Read as: Bit [c] = 0: External requests are enabled for channel c. Bit [c] = 1: External requests are disabled for channel c. Write as: Bit [c] = 0: No effect. Use the CHNL_REQ_MASK_CLR Register to enable DMA requests. Bit [c] = 1: Disables dma_req[c] and dma_sreq[c] from generating DMA requests.</description>
						<bitRange>[7:7]</bitRange>
					</field>
					<field>
						<name>CHNL_REQ_MASK_SET8</name>
						<description>Returns the request mask status of dma_req[c] and dma_sreq[c], or disables the corresponding channel from generating DMA requests. Read as: Bit [c] = 0: External requests are enabled for channel c. Bit [c] = 1: External requests are disabled for channel c. Write as: Bit [c] = 0: No effect. Use the CHNL_REQ_MASK_CLR Register to enable DMA requests. Bit [c] = 1: Disables dma_req[c] and dma_sreq[c] from generating DMA requests.</description>
						<bitRange>[8:8]</bitRange>
					</field>
					<field>
						<name>CHNL_REQ_MASK_SET9</name>
						<description>Returns the request mask status of dma_req[c] and dma_sreq[c], or disables the corresponding channel from generating DMA requests. Read as: Bit [c] = 0: External requests are enabled for channel c. Bit [c] = 1: External requests are disabled for channel c. Write as: Bit [c] = 0: No effect. Use the CHNL_REQ_MASK_CLR Register to enable DMA requests. Bit [c] = 1: Disables dma_req[c] and dma_sreq[c] from generating DMA requests.</description>
						<bitRange>[9:9]</bitRange>
					</field>
					<field>
						<name>CHNL_REQ_MASK_SET10</name>
						<description>Returns the request mask status of dma_req[c] and dma_sreq[c], or disables the corresponding channel from generating DMA requests. Read as: Bit [c] = 0: External requests are enabled for channel c. Bit [c] = 1: External requests are disabled for channel c. Write as: Bit [c] = 0: No effect. Use the CHNL_REQ_MASK_CLR Register to enable DMA requests. Bit [c] = 1: Disables dma_req[c] and dma_sreq[c] from generating DMA requests.</description>
						<bitRange>[10:10]</bitRange>
					</field>
					<field>
						<name>CHNL_REQ_MASK_SET11</name>
						<description>Returns the request mask status of dma_req[c] and dma_sreq[c], or disables the corresponding channel from generating DMA requests. Read as: Bit [c] = 0: External requests are enabled for channel c. Bit [c] = 1: External requests are disabled for channel c. Write as: Bit [c] = 0: No effect. Use the CHNL_REQ_MASK_CLR Register to enable DMA requests. Bit [c] = 1: Disables dma_req[c] and dma_sreq[c] from generating DMA requests.</description>
						<bitRange>[11:11]</bitRange>
					</field>
					<field>
						<name>CHNL_REQ_MASK_SET12</name>
						<description>Returns the request mask status of dma_req[c] and dma_sreq[c], or disables the corresponding channel from generating DMA requests. Read as: Bit [c] = 0: External requests are enabled for channel c. Bit [c] = 1: External requests are disabled for channel c. Write as: Bit [c] = 0: No effect. Use the CHNL_REQ_MASK_CLR Register to enable DMA requests. Bit [c] = 1: Disables dma_req[c] and dma_sreq[c] from generating DMA requests.</description>
						<bitRange>[12:12]</bitRange>
					</field>
					<field>
						<name>CHNL_REQ_MASK_SET13</name>
						<description>Returns the request mask status of dma_req[c] and dma_sreq[c], or disables the corresponding channel from generating DMA requests. Read as: Bit [c] = 0: External requests are enabled for channel c. Bit [c] = 1: External requests are disabled for channel c. Write as: Bit [c] = 0: No effect. Use the CHNL_REQ_MASK_CLR Register to enable DMA requests. Bit [c] = 1: Disables dma_req[c] and dma_sreq[c] from generating DMA requests.</description>
						<bitRange>[13:13]</bitRange>
					</field>
					<field>
						<name>CHNL_REQ_MASK_SET14</name>
						<description>Returns the request mask status of dma_req[c] and dma_sreq[c], or disables the corresponding channel from generating DMA requests. Read as: Bit [c] = 0: External requests are enabled for channel c. Bit [c] = 1: External requests are disabled for channel c. Write as: Bit [c] = 0: No effect. Use the CHNL_REQ_MASK_CLR Register to enable DMA requests. Bit [c] = 1: Disables dma_req[c] and dma_sreq[c] from generating DMA requests.</description>
						<bitRange>[14:14]</bitRange>
					</field>
					<field>
						<name>CHNL_REQ_MASK_SET15</name>
						<description>Returns the request mask status of dma_req[c] and dma_sreq[c], or disables the corresponding channel from generating DMA requests. Read as: Bit [c] = 0: External requests are enabled for channel c. Bit [c] = 1: External requests are disabled for channel c. Write as: Bit [c] = 0: No effect. Use the CHNL_REQ_MASK_CLR Register to enable DMA requests. Bit [c] = 1: Disables dma_req[c] and dma_sreq[c] from generating DMA requests.</description>
						<bitRange>[15:15]</bitRange>
					</field>
					<field>
						<name>CHNL_REQ_MASK_SET16</name>
						<description>Returns the request mask status of dma_req[c] and dma_sreq[c], or disables the corresponding channel from generating DMA requests. Read as: Bit [c] = 0: External requests are enabled for channel c. Bit [c] = 1: External requests are disabled for channel c. Write as: Bit [c] = 0: No effect. Use the CHNL_REQ_MASK_CLR Register to enable DMA requests. Bit [c] = 1: Disables dma_req[c] and dma_sreq[c] from generating DMA requests.</description>
						<bitRange>[16:16]</bitRange>
					</field>
					<field>
						<name>CHNL_REQ_MASK_SET17</name>
						<description>Returns the request mask status of dma_req[c] and dma_sreq[c], or disables the corresponding channel from generating DMA requests. Read as: Bit [c] = 0: External requests are enabled for channel c. Bit [c] = 1: External requests are disabled for channel c. Write as: Bit [c] = 0: No effect. Use the CHNL_REQ_MASK_CLR Register to enable DMA requests. Bit [c] = 1: Disables dma_req[c] and dma_sreq[c] from generating DMA requests.</description>
						<bitRange>[17:17]</bitRange>
					</field>
					<field>
						<name>CHNL_REQ_MASK_SET18</name>
						<description>Returns the request mask status of dma_req[c] and dma_sreq[c], or disables the corresponding channel from generating DMA requests. Read as: Bit [c] = 0: External requests are enabled for channel c. Bit [c] = 1: External requests are disabled for channel c. Write as: Bit [c] = 0: No effect. Use the CHNL_REQ_MASK_CLR Register to enable DMA requests. Bit [c] = 1: Disables dma_req[c] and dma_sreq[c] from generating DMA requests.</description>
						<bitRange>[18:18]</bitRange>
					</field>
					<field>
						<name>CHNL_REQ_MASK_SET19</name>
						<description>Returns the request mask status of dma_req[c] and dma_sreq[c], or disables the corresponding channel from generating DMA requests. Read as: Bit [c] = 0: External requests are enabled for channel c. Bit [c] = 1: External requests are disabled for channel c. Write as: Bit [c] = 0: No effect. Use the CHNL_REQ_MASK_CLR Register to enable DMA requests. Bit [c] = 1: Disables dma_req[c] and dma_sreq[c] from generating DMA requests.</description>
						<bitRange>[19:19]</bitRange>
					</field>
					<field>
						<name>CHNL_REQ_MASK_SET20</name>
						<description>Returns the request mask status of dma_req[c] and dma_sreq[c], or disables the corresponding channel from generating DMA requests. Read as: Bit [c] = 0: External requests are enabled for channel c. Bit [c] = 1: External requests are disabled for channel c. Write as: Bit [c] = 0: No effect. Use the CHNL_REQ_MASK_CLR Register to enable DMA requests. Bit [c] = 1: Disables dma_req[c] and dma_sreq[c] from generating DMA requests.</description>
						<bitRange>[20:20]</bitRange>
					</field>
					<field>
						<name>CHNL_REQ_MASK_SET21</name>
						<description>Returns the request mask status of dma_req[c] and dma_sreq[c], or disables the corresponding channel from generating DMA requests. Read as: Bit [c] = 0: External requests are enabled for channel c. Bit [c] = 1: External requests are disabled for channel c. Write as: Bit [c] = 0: No effect. Use the CHNL_REQ_MASK_CLR Register to enable DMA requests. Bit [c] = 1: Disables dma_req[c] and dma_sreq[c] from generating DMA requests.</description>
						<bitRange>[21:21]</bitRange>
					</field>
					<field>
						<name>RESERVED</name>
						<description>Reserved.</description>
						<bitRange>[31:22]</bitRange>
					</field>
				</fields>
			</register>
			<register>
				<name>CHNL_REQ_MASK_CLR</name>
				<description>Channel request mask clear register</description>
				<addressOffset>0x024</addressOffset>
				<access>write-only</access>
				<resetValue>0</resetValue>
				<resetMask>0xFFFFFFFF</resetMask>
				<fields>
					<field>
						<name>CHNL_REQ_MASK_CLR0</name>
						<description>Set the appropriate bit to enable DMA requests for the channel corresponding to dma_req[c] and dma_sreq[c]. Write as: Bit [c] = 0: No effect. Use the chnl_req_mask_set Register to disable dma_req[c] and dma_sreq[c] from generating requests. Bit [c] = 1: Enables dma_req[c] or dma_sreq[c] to generate DMA requests.</description>
						<bitRange>[0:0]</bitRange>
					</field>
					<field>
						<name>CHNL_REQ_MASK_CLR1</name>
						<description>Set the appropriate bit to enable DMA requests for the channel corresponding to dma_req[c] and dma_sreq[c]. Write as: Bit [c] = 0: No effect. Use the chnl_req_mask_set Register to disable dma_req[c] and dma_sreq[c] from generating requests. Bit [c] = 1: Enables dma_req[c] or dma_sreq[c] to generate DMA requests.</description>
						<bitRange>[1:1]</bitRange>
					</field>
					<field>
						<name>CHNL_REQ_MASK_CLR2</name>
						<description>Set the appropriate bit to enable DMA requests for the channel corresponding to dma_req[c] and dma_sreq[c]. Write as: Bit [c] = 0: No effect. Use the chnl_req_mask_set Register to disable dma_req[c] and dma_sreq[c] from generating requests. Bit [c] = 1: Enables dma_req[c] or dma_sreq[c] to generate DMA requests.</description>
						<bitRange>[2:2]</bitRange>
					</field>
					<field>
						<name>CHNL_REQ_MASK_CLR3</name>
						<description>Set the appropriate bit to enable DMA requests for the channel corresponding to dma_req[c] and dma_sreq[c]. Write as: Bit [c] = 0: No effect. Use the chnl_req_mask_set Register to disable dma_req[c] and dma_sreq[c] from generating requests. Bit [c] = 1: Enables dma_req[c] or dma_sreq[c] to generate DMA requests.</description>
						<bitRange>[3:3]</bitRange>
					</field>
					<field>
						<name>CHNL_REQ_MASK_CLR4</name>
						<description>Set the appropriate bit to enable DMA requests for the channel corresponding to dma_req[c] and dma_sreq[c]. Write as: Bit [c] = 0: No effect. Use the chnl_req_mask_set Register to disable dma_req[c] and dma_sreq[c] from generating requests. Bit [c] = 1: Enables dma_req[c] or dma_sreq[c] to generate DMA requests.</description>
						<bitRange>[4:4]</bitRange>
					</field>
					<field>
						<name>CHNL_REQ_MASK_CLR5</name>
						<description>Set the appropriate bit to enable DMA requests for the channel corresponding to dma_req[c] and dma_sreq[c]. Write as: Bit [c] = 0: No effect. Use the chnl_req_mask_set Register to disable dma_req[c] and dma_sreq[c] from generating requests. Bit [c] = 1: Enables dma_req[c] or dma_sreq[c] to generate DMA requests.</description>
						<bitRange>[5:5]</bitRange>
					</field>
					<field>
						<name>CHNL_REQ_MASK_CLR6</name>
						<description>Set the appropriate bit to enable DMA requests for the channel corresponding to dma_req[c] and dma_sreq[c]. Write as: Bit [c] = 0: No effect. Use the chnl_req_mask_set Register to disable dma_req[c] and dma_sreq[c] from generating requests. Bit [c] = 1: Enables dma_req[c] or dma_sreq[c] to generate DMA requests.</description>
						<bitRange>[6:6]</bitRange>
					</field>
					<field>
						<name>CHNL_REQ_MASK_CLR7</name>
						<description>Set the appropriate bit to enable DMA requests for the channel corresponding to dma_req[c] and dma_sreq[c]. Write as: Bit [c] = 0: No effect. Use the chnl_req_mask_set Register to disable dma_req[c] and dma_sreq[c] from generating requests. Bit [c] = 1: Enables dma_req[c] or dma_sreq[c] to generate DMA requests.</description>
						<bitRange>[7:7]</bitRange>
					</field>
					<field>
						<name>CHNL_REQ_MASK_CLR8</name>
						<description>Set the appropriate bit to enable DMA requests for the channel corresponding to dma_req[c] and dma_sreq[c]. Write as: Bit [c] = 0: No effect. Use the chnl_req_mask_set Register to disable dma_req[c] and dma_sreq[c] from generating requests. Bit [c] = 1: Enables dma_req[c] or dma_sreq[c] to generate DMA requests.</description>
						<bitRange>[8:8]</bitRange>
					</field>
					<field>
						<name>CHNL_REQ_MASK_CLR9</name>
						<description>Set the appropriate bit to enable DMA requests for the channel corresponding to dma_req[c] and dma_sreq[c]. Write as: Bit [c] = 0: No effect. Use the chnl_req_mask_set Register to disable dma_req[c] and dma_sreq[c] from generating requests. Bit [c] = 1: Enables dma_req[c] or dma_sreq[c] to generate DMA requests.</description>
						<bitRange>[9:9]</bitRange>
					</field>
					<field>
						<name>CHNL_REQ_MASK_CLR10</name>
						<description>Set the appropriate bit to enable DMA requests for the channel corresponding to dma_req[c] and dma_sreq[c]. Write as: Bit [c] = 0: No effect. Use the chnl_req_mask_set Register to disable dma_req[c] and dma_sreq[c] from generating requests. Bit [c] = 1: Enables dma_req[c] or dma_sreq[c] to generate DMA requests.</description>
						<bitRange>[10:10]</bitRange>
					</field>
					<field>
						<name>CHNL_REQ_MASK_CLR11</name>
						<description>Set the appropriate bit to enable DMA requests for the channel corresponding to dma_req[c] and dma_sreq[c]. Write as: Bit [c] = 0: No effect. Use the chnl_req_mask_set Register to disable dma_req[c] and dma_sreq[c] from generating requests. Bit [c] = 1: Enables dma_req[c] or dma_sreq[c] to generate DMA requests.</description>
						<bitRange>[11:11]</bitRange>
					</field>
					<field>
						<name>CHNL_REQ_MASK_CLR12</name>
						<description>Set the appropriate bit to enable DMA requests for the channel corresponding to dma_req[c] and dma_sreq[c]. Write as: Bit [c] = 0: No effect. Use the chnl_req_mask_set Register to disable dma_req[c] and dma_sreq[c] from generating requests. Bit [c] = 1: Enables dma_req[c] or dma_sreq[c] to generate DMA requests.</description>
						<bitRange>[12:12]</bitRange>
					</field>
					<field>
						<name>CHNL_REQ_MASK_CLR13</name>
						<description>Set the appropriate bit to enable DMA requests for the channel corresponding to dma_req[c] and dma_sreq[c]. Write as: Bit [c] = 0: No effect. Use the chnl_req_mask_set Register to disable dma_req[c] and dma_sreq[c] from generating requests. Bit [c] = 1: Enables dma_req[c] or dma_sreq[c] to generate DMA requests.</description>
						<bitRange>[13:13]</bitRange>
					</field>
					<field>
						<name>CHNL_REQ_MASK_CLR14</name>
						<description>Set the appropriate bit to enable DMA requests for the channel corresponding to dma_req[c] and dma_sreq[c]. Write as: Bit [c] = 0: No effect. Use the chnl_req_mask_set Register to disable dma_req[c] and dma_sreq[c] from generating requests. Bit [c] = 1: Enables dma_req[c] or dma_sreq[c] to generate DMA requests.</description>
						<bitRange>[14:14]</bitRange>
					</field>
					<field>
						<name>CHNL_REQ_MASK_CLR15</name>
						<description>Set the appropriate bit to enable DMA requests for the channel corresponding to dma_req[c] and dma_sreq[c]. Write as: Bit [c] = 0: No effect. Use the chnl_req_mask_set Register to disable dma_req[c] and dma_sreq[c] from generating requests. Bit [c] = 1: Enables dma_req[c] or dma_sreq[c] to generate DMA requests.</description>
						<bitRange>[15:15]</bitRange>
					</field>
					<field>
						<name>CHNL_REQ_MASK_CLR16</name>
						<description>Set the appropriate bit to enable DMA requests for the channel corresponding to dma_req[c] and dma_sreq[c]. Write as: Bit [c] = 0: No effect. Use the chnl_req_mask_set Register to disable dma_req[c] and dma_sreq[c] from generating requests. Bit [c] = 1: Enables dma_req[c] or dma_sreq[c] to generate DMA requests.</description>
						<bitRange>[16:16]</bitRange>
					</field>
					<field>
						<name>CHNL_REQ_MASK_CLR17</name>
						<description>Set the appropriate bit to enable DMA requests for the channel corresponding to dma_req[c] and dma_sreq[c]. Write as: Bit [c] = 0: No effect. Use the chnl_req_mask_set Register to disable dma_req[c] and dma_sreq[c] from generating requests. Bit [c] = 1: Enables dma_req[c] or dma_sreq[c] to generate DMA requests.</description>
						<bitRange>[17:17]</bitRange>
					</field>
					<field>
						<name>CHNL_REQ_MASK_CLR18</name>
						<description>Set the appropriate bit to enable DMA requests for the channel corresponding to dma_req[c] and dma_sreq[c]. Write as: Bit [c] = 0: No effect. Use the chnl_req_mask_set Register to disable dma_req[c] and dma_sreq[c] from generating requests. Bit [c] = 1: Enables dma_req[c] or dma_sreq[c] to generate DMA requests.</description>
						<bitRange>[18:18]</bitRange>
					</field>
					<field>
						<name>CHNL_REQ_MASK_CLR19</name>
						<description>Set the appropriate bit to enable DMA requests for the channel corresponding to dma_req[c] and dma_sreq[c]. Write as: Bit [c] = 0: No effect. Use the chnl_req_mask_set Register to disable dma_req[c] and dma_sreq[c] from generating requests. Bit [c] = 1: Enables dma_req[c] or dma_sreq[c] to generate DMA requests.</description>
						<bitRange>[19:19]</bitRange>
					</field>
					<field>
						<name>CHNL_REQ_MASK_CLR20</name>
						<description>Set the appropriate bit to enable DMA requests for the channel corresponding to dma_req[c] and dma_sreq[c]. Write as: Bit [c] = 0: No effect. Use the chnl_req_mask_set Register to disable dma_req[c] and dma_sreq[c] from generating requests. Bit [c] = 1: Enables dma_req[c] or dma_sreq[c] to generate DMA requests.</description>
						<bitRange>[20:20]</bitRange>
					</field>
					<field>
						<name>CHNL_REQ_MASK_CLR21</name>
						<description>Set the appropriate bit to enable DMA requests for the channel corresponding to dma_req[c] and dma_sreq[c]. Write as: Bit [c] = 0: No effect. Use the chnl_req_mask_set Register to disable dma_req[c] and dma_sreq[c] from generating requests. Bit [c] = 1: Enables dma_req[c] or dma_sreq[c] to generate DMA requests.</description>
						<bitRange>[21:21]</bitRange>
					</field>
					<field>
						<name>RESERVED</name>
						<description>Reserved.</description>
						<bitRange>[31:22]</bitRange>
					</field>
				</fields>
			</register>
			<register>
				<name>CHNL_ENABLE_SET</name>
				<description>Channel enable set register</description>
				<addressOffset>0x028</addressOffset>
				<access>read-write</access>
				<resetValue>0x00000000</resetValue>
				<resetMask>0xFFFFFFFF</resetMask>
				<fields>
					<field>
						<name>CHNL_ENABLE_SET0</name>
						<description>Returns the enable status of the channels, or enables the corresponding channels. Read as: Bit [c] = 0: Channel c is disabled. Bit [c] = 1 Channel c is enabled. Write as: Bit [c] = 0: No effect. Use the CHNL_ENABLE_CLR Register to disable a channel. Bit [c] = 1: Enables channel c.</description>
						<bitRange>[0:0]</bitRange>
					</field>
					<field>
						<name>CHNL_ENABLE_SET1</name>
						<description>Returns the enable status of the channels, or enables the corresponding channels. Read as: Bit [c] = 0: Channel c is disabled. Bit [c] = 1 Channel c is enabled. Write as: Bit [c] = 0: No effect. Use the CHNL_ENABLE_CLR Register to disable a channel. Bit [c] = 1: Enables channel c.</description>
						<bitRange>[1:1]</bitRange>
					</field>
					<field>
						<name>CHNL_ENABLE_SET2</name>
						<description>Returns the enable status of the channels, or enables the corresponding channels. Read as: Bit [c] = 0: Channel c is disabled. Bit [c] = 1 Channel c is enabled. Write as: Bit [c] = 0: No effect. Use the CHNL_ENABLE_CLR Register to disable a channel. Bit [c] = 1: Enables channel c.</description>
						<bitRange>[2:2]</bitRange>
					</field>
					<field>
						<name>CHNL_ENABLE_SET3</name>
						<description>Returns the enable status of the channels, or enables the corresponding channels. Read as: Bit [c] = 0: Channel c is disabled. Bit [c] = 1 Channel c is enabled. Write as: Bit [c] = 0: No effect. Use the CHNL_ENABLE_CLR Register to disable a channel. Bit [c] = 1: Enables channel c.</description>
						<bitRange>[3:3]</bitRange>
					</field>
					<field>
						<name>CHNL_ENABLE_SET4</name>
						<description>Returns the enable status of the channels, or enables the corresponding channels. Read as: Bit [c] = 0: Channel c is disabled. Bit [c] = 1 Channel c is enabled. Write as: Bit [c] = 0: No effect. Use the CHNL_ENABLE_CLR Register to disable a channel. Bit [c] = 1: Enables channel c.</description>
						<bitRange>[4:4]</bitRange>
					</field>
					<field>
						<name>CHNL_ENABLE_SET5</name>
						<description>Returns the enable status of the channels, or enables the corresponding channels. Read as: Bit [c] = 0: Channel c is disabled. Bit [c] = 1 Channel c is enabled. Write as: Bit [c] = 0: No effect. Use the CHNL_ENABLE_CLR Register to disable a channel. Bit [c] = 1: Enables channel c.</description>
						<bitRange>[5:5]</bitRange>
					</field>
					<field>
						<name>CHNL_ENABLE_SET6</name>
						<description>Returns the enable status of the channels, or enables the corresponding channels. Read as: Bit [c] = 0: Channel c is disabled. Bit [c] = 1 Channel c is enabled. Write as: Bit [c] = 0: No effect. Use the CHNL_ENABLE_CLR Register to disable a channel. Bit [c] = 1: Enables channel c.</description>
						<bitRange>[6:6]</bitRange>
					</field>
					<field>
						<name>CHNL_ENABLE_SET7</name>
						<description>Returns the enable status of the channels, or enables the corresponding channels. Read as: Bit [c] = 0: Channel c is disabled. Bit [c] = 1 Channel c is enabled. Write as: Bit [c] = 0: No effect. Use the CHNL_ENABLE_CLR Register to disable a channel. Bit [c] = 1: Enables channel c.</description>
						<bitRange>[7:7]</bitRange>
					</field>
					<field>
						<name>CHNL_ENABLE_SET8</name>
						<description>Returns the enable status of the channels, or enables the corresponding channels. Read as: Bit [c] = 0: Channel c is disabled. Bit [c] = 1 Channel c is enabled. Write as: Bit [c] = 0: No effect. Use the CHNL_ENABLE_CLR Register to disable a channel. Bit [c] = 1: Enables channel c.</description>
						<bitRange>[8:8]</bitRange>
					</field>
					<field>
						<name>CHNL_ENABLE_SET9</name>
						<description>Returns the enable status of the channels, or enables the corresponding channels. Read as: Bit [c] = 0: Channel c is disabled. Bit [c] = 1 Channel c is enabled. Write as: Bit [c] = 0: No effect. Use the CHNL_ENABLE_CLR Register to disable a channel. Bit [c] = 1: Enables channel c.</description>
						<bitRange>[9:9]</bitRange>
					</field>
					<field>
						<name>CHNL_ENABLE_SET10</name>
						<description>Returns the enable status of the channels, or enables the corresponding channels. Read as: Bit [c] = 0: Channel c is disabled. Bit [c] = 1 Channel c is enabled. Write as: Bit [c] = 0: No effect. Use the CHNL_ENABLE_CLR Register to disable a channel. Bit [c] = 1: Enables channel c.</description>
						<bitRange>[10:10]</bitRange>
					</field>
					<field>
						<name>CHNL_ENABLE_SET11</name>
						<description>Returns the enable status of the channels, or enables the corresponding channels. Read as: Bit [c] = 0: Channel c is disabled. Bit [c] = 1 Channel c is enabled. Write as: Bit [c] = 0: No effect. Use the CHNL_ENABLE_CLR Register to disable a channel. Bit [c] = 1: Enables channel c.</description>
						<bitRange>[11:11]</bitRange>
					</field>
					<field>
						<name>CHNL_ENABLE_SET12</name>
						<description>Returns the enable status of the channels, or enables the corresponding channels. Read as: Bit [c] = 0: Channel c is disabled. Bit [c] = 1 Channel c is enabled. Write as: Bit [c] = 0: No effect. Use the CHNL_ENABLE_CLR Register to disable a channel. Bit [c] = 1: Enables channel c.</description>
						<bitRange>[12:12]</bitRange>
					</field>
					<field>
						<name>CHNL_ENABLE_SET13</name>
						<description>Returns the enable status of the channels, or enables the corresponding channels. Read as: Bit [c] = 0: Channel c is disabled. Bit [c] = 1 Channel c is enabled. Write as: Bit [c] = 0: No effect. Use the CHNL_ENABLE_CLR Register to disable a channel. Bit [c] = 1: Enables channel c.</description>
						<bitRange>[13:13]</bitRange>
					</field>
					<field>
						<name>CHNL_ENABLE_SET14</name>
						<description>Returns the enable status of the channels, or enables the corresponding channels. Read as: Bit [c] = 0: Channel c is disabled. Bit [c] = 1 Channel c is enabled. Write as: Bit [c] = 0: No effect. Use the CHNL_ENABLE_CLR Register to disable a channel. Bit [c] = 1: Enables channel c.</description>
						<bitRange>[14:14]</bitRange>
					</field>
					<field>
						<name>CHNL_ENABLE_SET15</name>
						<description>Returns the enable status of the channels, or enables the corresponding channels. Read as: Bit [c] = 0: Channel c is disabled. Bit [c] = 1 Channel c is enabled. Write as: Bit [c] = 0: No effect. Use the CHNL_ENABLE_CLR Register to disable a channel. Bit [c] = 1: Enables channel c.</description>
						<bitRange>[15:15]</bitRange>
					</field>
					<field>
						<name>CHNL_ENABLE_SET16</name>
						<description>Returns the enable status of the channels, or enables the corresponding channels. Read as: Bit [c] = 0: Channel c is disabled. Bit [c] = 1 Channel c is enabled. Write as: Bit [c] = 0: No effect. Use the CHNL_ENABLE_CLR Register to disable a channel. Bit [c] = 1: Enables channel c.</description>
						<bitRange>[16:16]</bitRange>
					</field>
					<field>
						<name>CHNL_ENABLE_SET17</name>
						<description>Returns the enable status of the channels, or enables the corresponding channels. Read as: Bit [c] = 0: Channel c is disabled. Bit [c] = 1 Channel c is enabled. Write as: Bit [c] = 0: No effect. Use the CHNL_ENABLE_CLR Register to disable a channel. Bit [c] = 1: Enables channel c.</description>
						<bitRange>[17:17]</bitRange>
					</field>
					<field>
						<name>CHNL_ENABLE_SET18</name>
						<description>Returns the enable status of the channels, or enables the corresponding channels. Read as: Bit [c] = 0: Channel c is disabled. Bit [c] = 1 Channel c is enabled. Write as: Bit [c] = 0: No effect. Use the CHNL_ENABLE_CLR Register to disable a channel. Bit [c] = 1: Enables channel c.</description>
						<bitRange>[18:18]</bitRange>
					</field>
					<field>
						<name>CHNL_ENABLE_SET19</name>
						<description>Returns the enable status of the channels, or enables the corresponding channels. Read as: Bit [c] = 0: Channel c is disabled. Bit [c] = 1 Channel c is enabled. Write as: Bit [c] = 0: No effect. Use the CHNL_ENABLE_CLR Register to disable a channel. Bit [c] = 1: Enables channel c.</description>
						<bitRange>[19:19]</bitRange>
					</field>
					<field>
						<name>CHNL_ENABLE_SET20</name>
						<description>Returns the enable status of the channels, or enables the corresponding channels. Read as: Bit [c] = 0: Channel c is disabled. Bit [c] = 1 Channel c is enabled. Write as: Bit [c] = 0: No effect. Use the CHNL_ENABLE_CLR Register to disable a channel. Bit [c] = 1: Enables channel c.</description>
						<bitRange>[20:20]</bitRange>
					</field>
					<field>
						<name>CHNL_ENABLE_SET21</name>
						<description>Returns the enable status of the channels, or enables the corresponding channels. Read as: Bit [c] = 0: Channel c is disabled. Bit [c] = 1 Channel c is enabled. Write as: Bit [c] = 0: No effect. Use the CHNL_ENABLE_CLR Register to disable a channel. Bit [c] = 1: Enables channel c.</description>
						<bitRange>[21:21]</bitRange>
					</field>
					<field>
						<name>RESERVED</name>
						<description>Reserved.</description>
						<bitRange>[31:22]</bitRange>
					</field>
				</fields>
			</register>
			<register>
				<name>CHNL_ENABLE_CLR</name>
				<description>Channel enable clear register</description>
				<addressOffset>0x02C</addressOffset>
				<access>write-only</access>
				<resetValue>0</resetValue>
				<resetMask>0xFFFFFFFF</resetMask>
				<fields>
					<field>
						<name>CHNL_ENABLE_CLR0</name>
						<description>Set the appropriate bit to disable the corresponding DMA channel. Write as: Bit [c] = 0: No effect. Use the CHNL_ENABLE_SET Register to enable DMA channels. Bit [c] = 1 Disables channel c.</description>
						<bitRange>[0:0]</bitRange>
					</field>
					<field>
						<name>CHNL_ENABLE_CLR1</name>
						<description>Set the appropriate bit to disable the corresponding DMA channel. Write as: Bit [c] = 0: No effect. Use the CHNL_ENABLE_SET Register to enable DMA channels. Bit [c] = 1 Disables channel c.</description>
						<bitRange>[1:1]</bitRange>
					</field>
					<field>
						<name>CHNL_ENABLE_CLR2</name>
						<description>Set the appropriate bit to disable the corresponding DMA channel. Write as: Bit [c] = 0: No effect. Use the CHNL_ENABLE_SET Register to enable DMA channels. Bit [c] = 1 Disables channel c.</description>
						<bitRange>[2:2]</bitRange>
					</field>
					<field>
						<name>CHNL_ENABLE_CLR3</name>
						<description>Set the appropriate bit to disable the corresponding DMA channel. Write as: Bit [c] = 0: No effect. Use the CHNL_ENABLE_SET Register to enable DMA channels. Bit [c] = 1 Disables channel c.</description>
						<bitRange>[3:3]</bitRange>
					</field>
					<field>
						<name>CHNL_ENABLE_CLR4</name>
						<description>Set the appropriate bit to disable the corresponding DMA channel. Write as: Bit [c] = 0: No effect. Use the CHNL_ENABLE_SET Register to enable DMA channels. Bit [c] = 1 Disables channel c.</description>
						<bitRange>[4:4]</bitRange>
					</field>
					<field>
						<name>CHNL_ENABLE_CLR5</name>
						<description>Set the appropriate bit to disable the corresponding DMA channel. Write as: Bit [c] = 0: No effect. Use the CHNL_ENABLE_SET Register to enable DMA channels. Bit [c] = 1 Disables channel c.</description>
						<bitRange>[5:5]</bitRange>
					</field>
					<field>
						<name>CHNL_ENABLE_CLR6</name>
						<description>Set the appropriate bit to disable the corresponding DMA channel. Write as: Bit [c] = 0: No effect. Use the CHNL_ENABLE_SET Register to enable DMA channels. Bit [c] = 1 Disables channel c.</description>
						<bitRange>[6:6]</bitRange>
					</field>
					<field>
						<name>CHNL_ENABLE_CLR7</name>
						<description>Set the appropriate bit to disable the corresponding DMA channel. Write as: Bit [c] = 0: No effect. Use the CHNL_ENABLE_SET Register to enable DMA channels. Bit [c] = 1 Disables channel c.</description>
						<bitRange>[7:7]</bitRange>
					</field>
					<field>
						<name>CHNL_ENABLE_CLR8</name>
						<description>Set the appropriate bit to disable the corresponding DMA channel. Write as: Bit [c] = 0: No effect. Use the CHNL_ENABLE_SET Register to enable DMA channels. Bit [c] = 1 Disables channel c.</description>
						<bitRange>[8:8]</bitRange>
					</field>
					<field>
						<name>CHNL_ENABLE_CLR9</name>
						<description>Set the appropriate bit to disable the corresponding DMA channel. Write as: Bit [c] = 0: No effect. Use the CHNL_ENABLE_SET Register to enable DMA channels. Bit [c] = 1 Disables channel c.</description>
						<bitRange>[9:9]</bitRange>
					</field>
					<field>
						<name>CHNL_ENABLE_CLR10</name>
						<description>Set the appropriate bit to disable the corresponding DMA channel. Write as: Bit [c] = 0: No effect. Use the CHNL_ENABLE_SET Register to enable DMA channels. Bit [c] = 1 Disables channel c.</description>
						<bitRange>[10:10]</bitRange>
					</field>
					<field>
						<name>CHNL_ENABLE_CLR11</name>
						<description>Set the appropriate bit to disable the corresponding DMA channel. Write as: Bit [c] = 0: No effect. Use the CHNL_ENABLE_SET Register to enable DMA channels. Bit [c] = 1 Disables channel c.</description>
						<bitRange>[11:11]</bitRange>
					</field>
					<field>
						<name>CHNL_ENABLE_CLR12</name>
						<description>Set the appropriate bit to disable the corresponding DMA channel. Write as: Bit [c] = 0: No effect. Use the CHNL_ENABLE_SET Register to enable DMA channels. Bit [c] = 1 Disables channel c.</description>
						<bitRange>[12:12]</bitRange>
					</field>
					<field>
						<name>CHNL_ENABLE_CLR13</name>
						<description>Set the appropriate bit to disable the corresponding DMA channel. Write as: Bit [c] = 0: No effect. Use the CHNL_ENABLE_SET Register to enable DMA channels. Bit [c] = 1 Disables channel c.</description>
						<bitRange>[13:13]</bitRange>
					</field>
					<field>
						<name>CHNL_ENABLE_CLR14</name>
						<description>Set the appropriate bit to disable the corresponding DMA channel. Write as: Bit [c] = 0: No effect. Use the CHNL_ENABLE_SET Register to enable DMA channels. Bit [c] = 1 Disables channel c.</description>
						<bitRange>[14:14]</bitRange>
					</field>
					<field>
						<name>CHNL_ENABLE_CLR15</name>
						<description>Set the appropriate bit to disable the corresponding DMA channel. Write as: Bit [c] = 0: No effect. Use the CHNL_ENABLE_SET Register to enable DMA channels. Bit [c] = 1 Disables channel c.</description>
						<bitRange>[15:15]</bitRange>
					</field>
					<field>
						<name>CHNL_ENABLE_CLR16</name>
						<description>Set the appropriate bit to disable the corresponding DMA channel. Write as: Bit [c] = 0: No effect. Use the CHNL_ENABLE_SET Register to enable DMA channels. Bit [c] = 1 Disables channel c.</description>
						<bitRange>[16:16]</bitRange>
					</field>
					<field>
						<name>CHNL_ENABLE_CLR17</name>
						<description>Set the appropriate bit to disable the corresponding DMA channel. Write as: Bit [c] = 0: No effect. Use the CHNL_ENABLE_SET Register to enable DMA channels. Bit [c] = 1 Disables channel c.</description>
						<bitRange>[17:17]</bitRange>
					</field>
					<field>
						<name>CHNL_ENABLE_CLR18</name>
						<description>Set the appropriate bit to disable the corresponding DMA channel. Write as: Bit [c] = 0: No effect. Use the CHNL_ENABLE_SET Register to enable DMA channels. Bit [c] = 1 Disables channel c.</description>
						<bitRange>[18:18]</bitRange>
					</field>
					<field>
						<name>CHNL_ENABLE_CLR19</name>
						<description>Set the appropriate bit to disable the corresponding DMA channel. Write as: Bit [c] = 0: No effect. Use the CHNL_ENABLE_SET Register to enable DMA channels. Bit [c] = 1 Disables channel c.</description>
						<bitRange>[19:19]</bitRange>
					</field>
					<field>
						<name>CHNL_ENABLE_CLR20</name>
						<description>Set the appropriate bit to disable the corresponding DMA channel. Write as: Bit [c] = 0: No effect. Use the CHNL_ENABLE_SET Register to enable DMA channels. Bit [c] = 1 Disables channel c.</description>
						<bitRange>[20:20]</bitRange>
					</field>
					<field>
						<name>CHNL_ENABLE_CLR21</name>
						<description>Set the appropriate bit to disable the corresponding DMA channel. Write as: Bit [c] = 0: No effect. Use the CHNL_ENABLE_SET Register to enable DMA channels. Bit [c] = 1 Disables channel c.</description>
						<bitRange>[21:21]</bitRange>
					</field>
					<field>
						<name>RESERVED</name>
						<description>Reserved.</description>
						<bitRange>[31:22]</bitRange>
					</field>
				</fields>
			</register>
			<register>
				<name>CHNL_PRI_ALT_SET</name>
				<description>Channel primary-alternate set register</description>
				<addressOffset>0x030</addressOffset>
				<access>read-write</access>
				<resetValue>0x00000000</resetValue>
				<resetMask>0xFFFFFFFF</resetMask>
				<fields>
					<field>
						<name>CHNL_PRI_ALT_SET0</name>
						<description>Returns the channel control data structure status, or selects the alternate data structure for the corresponding DMA channel c. Read as: Bit [c] = 0: DMA channel c is using the primary data structure. Bit [c] = 1: DMA channel c is using the alternate data structure. Write as: Bit [c] = 0: No effect. Use the CHNL_PRI_ALT_CLR Register to set bit [c] to 0. Bit [c] = 1: Selects the alternate data structure for channel c.</description>
						<bitRange>[0:0]</bitRange>
					</field>
					<field>
						<name>CHNL_PRI_ALT_SET1</name>
						<description>Returns the channel control data structure status, or selects the alternate data structure for the corresponding DMA channel c. Read as: Bit [c] = 0: DMA channel c is using the primary data structure. Bit [c] = 1: DMA channel c is using the alternate data structure. Write as: Bit [c] = 0: No effect. Use the CHNL_PRI_ALT_CLR Register to set bit [c] to 0. Bit [c] = 1: Selects the alternate data structure for channel c.</description>
						<bitRange>[1:1]</bitRange>
					</field>
					<field>
						<name>CHNL_PRI_ALT_SET2</name>
						<description>Returns the channel control data structure status, or selects the alternate data structure for the corresponding DMA channel c. Read as: Bit [c] = 0: DMA channel c is using the primary data structure. Bit [c] = 1: DMA channel c is using the alternate data structure. Write as: Bit [c] = 0: No effect. Use the CHNL_PRI_ALT_CLR Register to set bit [c] to 0. Bit [c] = 1: Selects the alternate data structure for channel c.</description>
						<bitRange>[2:2]</bitRange>
					</field>
					<field>
						<name>CHNL_PRI_ALT_SET3</name>
						<description>Returns the channel control data structure status, or selects the alternate data structure for the corresponding DMA channel c. Read as: Bit [c] = 0: DMA channel c is using the primary data structure. Bit [c] = 1: DMA channel c is using the alternate data structure. Write as: Bit [c] = 0: No effect. Use the CHNL_PRI_ALT_CLR Register to set bit [c] to 0. Bit [c] = 1: Selects the alternate data structure for channel c.</description>
						<bitRange>[3:3]</bitRange>
					</field>
					<field>
						<name>CHNL_PRI_ALT_SET4</name>
						<description>Returns the channel control data structure status, or selects the alternate data structure for the corresponding DMA channel c. Read as: Bit [c] = 0: DMA channel c is using the primary data structure. Bit [c] = 1: DMA channel c is using the alternate data structure. Write as: Bit [c] = 0: No effect. Use the CHNL_PRI_ALT_CLR Register to set bit [c] to 0. Bit [c] = 1: Selects the alternate data structure for channel c.</description>
						<bitRange>[4:4]</bitRange>
					</field>
					<field>
						<name>CHNL_PRI_ALT_SET5</name>
						<description>Returns the channel control data structure status, or selects the alternate data structure for the corresponding DMA channel c. Read as: Bit [c] = 0: DMA channel c is using the primary data structure. Bit [c] = 1: DMA channel c is using the alternate data structure. Write as: Bit [c] = 0: No effect. Use the CHNL_PRI_ALT_CLR Register to set bit [c] to 0. Bit [c] = 1: Selects the alternate data structure for channel c.</description>
						<bitRange>[5:5]</bitRange>
					</field>
					<field>
						<name>CHNL_PRI_ALT_SET6</name>
						<description>Returns the channel control data structure status, or selects the alternate data structure for the corresponding DMA channel c. Read as: Bit [c] = 0: DMA channel c is using the primary data structure. Bit [c] = 1: DMA channel c is using the alternate data structure. Write as: Bit [c] = 0: No effect. Use the CHNL_PRI_ALT_CLR Register to set bit [c] to 0. Bit [c] = 1: Selects the alternate data structure for channel c.</description>
						<bitRange>[6:6]</bitRange>
					</field>
					<field>
						<name>CHNL_PRI_ALT_SET7</name>
						<description>Returns the channel control data structure status, or selects the alternate data structure for the corresponding DMA channel c. Read as: Bit [c] = 0: DMA channel c is using the primary data structure. Bit [c] = 1: DMA channel c is using the alternate data structure. Write as: Bit [c] = 0: No effect. Use the CHNL_PRI_ALT_CLR Register to set bit [c] to 0. Bit [c] = 1: Selects the alternate data structure for channel c.</description>
						<bitRange>[7:7]</bitRange>
					</field>
					<field>
						<name>CHNL_PRI_ALT_SET8</name>
						<description>Returns the channel control data structure status, or selects the alternate data structure for the corresponding DMA channel c. Read as: Bit [c] = 0: DMA channel c is using the primary data structure. Bit [c] = 1: DMA channel c is using the alternate data structure. Write as: Bit [c] = 0: No effect. Use the CHNL_PRI_ALT_CLR Register to set bit [c] to 0. Bit [c] = 1: Selects the alternate data structure for channel c.</description>
						<bitRange>[8:8]</bitRange>
					</field>
					<field>
						<name>CHNL_PRI_ALT_SET9</name>
						<description>Returns the channel control data structure status, or selects the alternate data structure for the corresponding DMA channel c. Read as: Bit [c] = 0: DMA channel c is using the primary data structure. Bit [c] = 1: DMA channel c is using the alternate data structure. Write as: Bit [c] = 0: No effect. Use the CHNL_PRI_ALT_CLR Register to set bit [c] to 0. Bit [c] = 1: Selects the alternate data structure for channel c.</description>
						<bitRange>[9:9]</bitRange>
					</field>
					<field>
						<name>CHNL_PRI_ALT_SET10</name>
						<description>Returns the channel control data structure status, or selects the alternate data structure for the corresponding DMA channel c. Read as: Bit [c] = 0: DMA channel c is using the primary data structure. Bit [c] = 1: DMA channel c is using the alternate data structure. Write as: Bit [c] = 0: No effect. Use the CHNL_PRI_ALT_CLR Register to set bit [c] to 0. Bit [c] = 1: Selects the alternate data structure for channel c.</description>
						<bitRange>[10:10]</bitRange>
					</field>
					<field>
						<name>CHNL_PRI_ALT_SET11</name>
						<description>Returns the channel control data structure status, or selects the alternate data structure for the corresponding DMA channel c. Read as: Bit [c] = 0: DMA channel c is using the primary data structure. Bit [c] = 1: DMA channel c is using the alternate data structure. Write as: Bit [c] = 0: No effect. Use the CHNL_PRI_ALT_CLR Register to set bit [c] to 0. Bit [c] = 1: Selects the alternate data structure for channel c.</description>
						<bitRange>[11:11]</bitRange>
					</field>
					<field>
						<name>CHNL_PRI_ALT_SET12</name>
						<description>Returns the channel control data structure status, or selects the alternate data structure for the corresponding DMA channel c. Read as: Bit [c] = 0: DMA channel c is using the primary data structure. Bit [c] = 1: DMA channel c is using the alternate data structure. Write as: Bit [c] = 0: No effect. Use the CHNL_PRI_ALT_CLR Register to set bit [c] to 0. Bit [c] = 1: Selects the alternate data structure for channel c.</description>
						<bitRange>[12:12]</bitRange>
					</field>
					<field>
						<name>CHNL_PRI_ALT_SET13</name>
						<description>Returns the channel control data structure status, or selects the alternate data structure for the corresponding DMA channel c. Read as: Bit [c] = 0: DMA channel c is using the primary data structure. Bit [c] = 1: DMA channel c is using the alternate data structure. Write as: Bit [c] = 0: No effect. Use the CHNL_PRI_ALT_CLR Register to set bit [c] to 0. Bit [c] = 1: Selects the alternate data structure for channel c.</description>
						<bitRange>[13:13]</bitRange>
					</field>
					<field>
						<name>CHNL_PRI_ALT_SET14</name>
						<description>Returns the channel control data structure status, or selects the alternate data structure for the corresponding DMA channel c. Read as: Bit [c] = 0: DMA channel c is using the primary data structure. Bit [c] = 1: DMA channel c is using the alternate data structure. Write as: Bit [c] = 0: No effect. Use the CHNL_PRI_ALT_CLR Register to set bit [c] to 0. Bit [c] = 1: Selects the alternate data structure for channel c.</description>
						<bitRange>[14:14]</bitRange>
					</field>
					<field>
						<name>CHNL_PRI_ALT_SET15</name>
						<description>Returns the channel control data structure status, or selects the alternate data structure for the corresponding DMA channel c. Read as: Bit [c] = 0: DMA channel c is using the primary data structure. Bit [c] = 1: DMA channel c is using the alternate data structure. Write as: Bit [c] = 0: No effect. Use the CHNL_PRI_ALT_CLR Register to set bit [c] to 0. Bit [c] = 1: Selects the alternate data structure for channel c.</description>
						<bitRange>[15:15]</bitRange>
					</field>
					<field>
						<name>CHNL_PRI_ALT_SET16</name>
						<description>Returns the channel control data structure status, or selects the alternate data structure for the corresponding DMA channel c. Read as: Bit [c] = 0: DMA channel c is using the primary data structure. Bit [c] = 1: DMA channel c is using the alternate data structure. Write as: Bit [c] = 0: No effect. Use the CHNL_PRI_ALT_CLR Register to set bit [c] to 0. Bit [c] = 1: Selects the alternate data structure for channel c.</description>
						<bitRange>[16:16]</bitRange>
					</field>
					<field>
						<name>CHNL_PRI_ALT_SET17</name>
						<description>Returns the channel control data structure status, or selects the alternate data structure for the corresponding DMA channel c. Read as: Bit [c] = 0: DMA channel c is using the primary data structure. Bit [c] = 1: DMA channel c is using the alternate data structure. Write as: Bit [c] = 0: No effect. Use the CHNL_PRI_ALT_CLR Register to set bit [c] to 0. Bit [c] = 1: Selects the alternate data structure for channel c.</description>
						<bitRange>[17:17]</bitRange>
					</field>
					<field>
						<name>CHNL_PRI_ALT_SET18</name>
						<description>Returns the channel control data structure status, or selects the alternate data structure for the corresponding DMA channel c. Read as: Bit [c] = 0: DMA channel c is using the primary data structure. Bit [c] = 1: DMA channel c is using the alternate data structure. Write as: Bit [c] = 0: No effect. Use the CHNL_PRI_ALT_CLR Register to set bit [c] to 0. Bit [c] = 1: Selects the alternate data structure for channel c.</description>
						<bitRange>[18:18]</bitRange>
					</field>
					<field>
						<name>CHNL_PRI_ALT_SET19</name>
						<description>Returns the channel control data structure status, or selects the alternate data structure for the corresponding DMA channel c. Read as: Bit [c] = 0: DMA channel c is using the primary data structure. Bit [c] = 1: DMA channel c is using the alternate data structure. Write as: Bit [c] = 0: No effect. Use the CHNL_PRI_ALT_CLR Register to set bit [c] to 0. Bit [c] = 1: Selects the alternate data structure for channel c.</description>
						<bitRange>[19:19]</bitRange>
					</field>
					<field>
						<name>CHNL_PRI_ALT_SET20</name>
						<description>Returns the channel control data structure status, or selects the alternate data structure for the corresponding DMA channel c. Read as: Bit [c] = 0: DMA channel c is using the primary data structure. Bit [c] = 1: DMA channel c is using the alternate data structure. Write as: Bit [c] = 0: No effect. Use the CHNL_PRI_ALT_CLR Register to set bit [c] to 0. Bit [c] = 1: Selects the alternate data structure for channel c.</description>
						<bitRange>[20:20]</bitRange>
					</field>
					<field>
						<name>CHNL_PRI_ALT_SET21</name>
						<description>Returns the channel control data structure status, or selects the alternate data structure for the corresponding DMA channel c. Read as: Bit [c] = 0: DMA channel c is using the primary data structure. Bit [c] = 1: DMA channel c is using the alternate data structure. Write as: Bit [c] = 0: No effect. Use the CHNL_PRI_ALT_CLR Register to set bit [c] to 0. Bit [c] = 1: Selects the alternate data structure for channel c.</description>
						<bitRange>[21:21]</bitRange>
					</field>
					<field>
						<name>RESERVED</name>
						<description>Reserved.</description>
						<bitRange>[31:22]</bitRange>
					</field>
				</fields>
			</register>
			<register>
				<name>CHNL_PRI_ALT_CLR</name>
				<description>Channel primary-alternate clear register</description>
				<addressOffset>0x034</addressOffset>
				<access>write-only</access>
				<resetValue>0</resetValue>
				<resetMask>0xFFFFFFFF</resetMask>
				<fields>
					<field>
						<name>CHNL_PRI_ALT_CLR0</name>
						<description>Set the appropriate bit to select the primary data structure for the corresponding DMA channel c. Write as: Bit [c] = 0: No effect. Use the CHNL_PRI_ALT_SET Register to select the alternate data structure. Bit [c] = 1: Selects the primary data structure for channel c.</description>
						<bitRange>[0:0]</bitRange>
					</field>
					<field>
						<name>CHNL_PRI_ALT_CLR1</name>
						<description>Set the appropriate bit to select the primary data structure for the corresponding DMA channel c. Write as: Bit [c] = 0: No effect. Use the CHNL_PRI_ALT_SET Register to select the alternate data structure. Bit [c] = 1: Selects the primary data structure for channel c.</description>
						<bitRange>[1:1]</bitRange>
					</field>
					<field>
						<name>CHNL_PRI_ALT_CLR2</name>
						<description>Set the appropriate bit to select the primary data structure for the corresponding DMA channel c. Write as: Bit [c] = 0: No effect. Use the CHNL_PRI_ALT_SET Register to select the alternate data structure. Bit [c] = 1: Selects the primary data structure for channel c.</description>
						<bitRange>[2:2]</bitRange>
					</field>
					<field>
						<name>CHNL_PRI_ALT_CLR3</name>
						<description>Set the appropriate bit to select the primary data structure for the corresponding DMA channel c. Write as: Bit [c] = 0: No effect. Use the CHNL_PRI_ALT_SET Register to select the alternate data structure. Bit [c] = 1: Selects the primary data structure for channel c.</description>
						<bitRange>[3:3]</bitRange>
					</field>
					<field>
						<name>CHNL_PRI_ALT_CLR4</name>
						<description>Set the appropriate bit to select the primary data structure for the corresponding DMA channel c. Write as: Bit [c] = 0: No effect. Use the CHNL_PRI_ALT_SET Register to select the alternate data structure. Bit [c] = 1: Selects the primary data structure for channel c.</description>
						<bitRange>[4:4]</bitRange>
					</field>
					<field>
						<name>CHNL_PRI_ALT_CLR5</name>
						<description>Set the appropriate bit to select the primary data structure for the corresponding DMA channel c. Write as: Bit [c] = 0: No effect. Use the CHNL_PRI_ALT_SET Register to select the alternate data structure. Bit [c] = 1: Selects the primary data structure for channel c.</description>
						<bitRange>[5:5]</bitRange>
					</field>
					<field>
						<name>CHNL_PRI_ALT_CLR6</name>
						<description>Set the appropriate bit to select the primary data structure for the corresponding DMA channel c. Write as: Bit [c] = 0: No effect. Use the CHNL_PRI_ALT_SET Register to select the alternate data structure. Bit [c] = 1: Selects the primary data structure for channel c.</description>
						<bitRange>[6:6]</bitRange>
					</field>
					<field>
						<name>CHNL_PRI_ALT_CLR7</name>
						<description>Set the appropriate bit to select the primary data structure for the corresponding DMA channel c. Write as: Bit [c] = 0: No effect. Use the CHNL_PRI_ALT_SET Register to select the alternate data structure. Bit [c] = 1: Selects the primary data structure for channel c.</description>
						<bitRange>[7:7]</bitRange>
					</field>
					<field>
						<name>CHNL_PRI_ALT_CLR8</name>
						<description>Set the appropriate bit to select the primary data structure for the corresponding DMA channel c. Write as: Bit [c] = 0: No effect. Use the CHNL_PRI_ALT_SET Register to select the alternate data structure. Bit [c] = 1: Selects the primary data structure for channel c.</description>
						<bitRange>[8:8]</bitRange>
					</field>
					<field>
						<name>CHNL_PRI_ALT_CLR9</name>
						<description>Set the appropriate bit to select the primary data structure for the corresponding DMA channel c. Write as: Bit [c] = 0: No effect. Use the CHNL_PRI_ALT_SET Register to select the alternate data structure. Bit [c] = 1: Selects the primary data structure for channel c.</description>
						<bitRange>[9:9]</bitRange>
					</field>
					<field>
						<name>CHNL_PRI_ALT_CLR10</name>
						<description>Set the appropriate bit to select the primary data structure for the corresponding DMA channel c. Write as: Bit [c] = 0: No effect. Use the CHNL_PRI_ALT_SET Register to select the alternate data structure. Bit [c] = 1: Selects the primary data structure for channel c.</description>
						<bitRange>[10:10]</bitRange>
					</field>
					<field>
						<name>CHNL_PRI_ALT_CLR11</name>
						<description>Set the appropriate bit to select the primary data structure for the corresponding DMA channel c. Write as: Bit [c] = 0: No effect. Use the CHNL_PRI_ALT_SET Register to select the alternate data structure. Bit [c] = 1: Selects the primary data structure for channel c.</description>
						<bitRange>[11:11]</bitRange>
					</field>
					<field>
						<name>CHNL_PRI_ALT_CLR12</name>
						<description>Set the appropriate bit to select the primary data structure for the corresponding DMA channel c. Write as: Bit [c] = 0: No effect. Use the CHNL_PRI_ALT_SET Register to select the alternate data structure. Bit [c] = 1: Selects the primary data structure for channel c.</description>
						<bitRange>[12:12]</bitRange>
					</field>
					<field>
						<name>CHNL_PRI_ALT_CLR13</name>
						<description>Set the appropriate bit to select the primary data structure for the corresponding DMA channel c. Write as: Bit [c] = 0: No effect. Use the CHNL_PRI_ALT_SET Register to select the alternate data structure. Bit [c] = 1: Selects the primary data structure for channel c.</description>
						<bitRange>[13:13]</bitRange>
					</field>
					<field>
						<name>CHNL_PRI_ALT_CLR14</name>
						<description>Set the appropriate bit to select the primary data structure for the corresponding DMA channel c. Write as: Bit [c] = 0: No effect. Use the CHNL_PRI_ALT_SET Register to select the alternate data structure. Bit [c] = 1: Selects the primary data structure for channel c.</description>
						<bitRange>[14:14]</bitRange>
					</field>
					<field>
						<name>CHNL_PRI_ALT_CLR15</name>
						<description>Set the appropriate bit to select the primary data structure for the corresponding DMA channel c. Write as: Bit [c] = 0: No effect. Use the CHNL_PRI_ALT_SET Register to select the alternate data structure. Bit [c] = 1: Selects the primary data structure for channel c.</description>
						<bitRange>[15:15]</bitRange>
					</field>
					<field>
						<name>CHNL_PRI_ALT_CLR16</name>
						<description>Set the appropriate bit to select the primary data structure for the corresponding DMA channel c. Write as: Bit [c] = 0: No effect. Use the CHNL_PRI_ALT_SET Register to select the alternate data structure. Bit [c] = 1: Selects the primary data structure for channel c.</description>
						<bitRange>[16:16]</bitRange>
					</field>
					<field>
						<name>CHNL_PRI_ALT_CLR17</name>
						<description>Set the appropriate bit to select the primary data structure for the corresponding DMA channel c. Write as: Bit [c] = 0: No effect. Use the CHNL_PRI_ALT_SET Register to select the alternate data structure. Bit [c] = 1: Selects the primary data structure for channel c.</description>
						<bitRange>[17:17]</bitRange>
					</field>
					<field>
						<name>CHNL_PRI_ALT_CLR18</name>
						<description>Set the appropriate bit to select the primary data structure for the corresponding DMA channel c. Write as: Bit [c] = 0: No effect. Use the CHNL_PRI_ALT_SET Register to select the alternate data structure. Bit [c] = 1: Selects the primary data structure for channel c.</description>
						<bitRange>[18:18]</bitRange>
					</field>
					<field>
						<name>CHNL_PRI_ALT_CLR19</name>
						<description>Set the appropriate bit to select the primary data structure for the corresponding DMA channel c. Write as: Bit [c] = 0: No effect. Use the CHNL_PRI_ALT_SET Register to select the alternate data structure. Bit [c] = 1: Selects the primary data structure for channel c.</description>
						<bitRange>[19:19]</bitRange>
					</field>
					<field>
						<name>CHNL_PRI_ALT_CLR20</name>
						<description>Set the appropriate bit to select the primary data structure for the corresponding DMA channel c. Write as: Bit [c] = 0: No effect. Use the CHNL_PRI_ALT_SET Register to select the alternate data structure. Bit [c] = 1: Selects the primary data structure for channel c.</description>
						<bitRange>[20:20]</bitRange>
					</field>
					<field>
						<name>CHNL_PRI_ALT_CLR21</name>
						<description>Set the appropriate bit to select the primary data structure for the corresponding DMA channel c. Write as: Bit [c] = 0: No effect. Use the CHNL_PRI_ALT_SET Register to select the alternate data structure. Bit [c] = 1: Selects the primary data structure for channel c.</description>
						<bitRange>[21:21]</bitRange>
					</field>
					<field>
						<name>RESERVED</name>
						<description>Reserved.</description>
						<bitRange>[31:22]</bitRange>
					</field>
				</fields>
			</register>
			<register>
				<name>CHNL_PRIORITY_SET</name>
				<description>Channel priority set register</description>
				<addressOffset>0x038</addressOffset>
				<access>read-write</access>
				<resetValue>0x00000000</resetValue>
				<resetMask>0xFFFFFFFF</resetMask>
				<fields>
					<field>
						<name>CHNL_PRIORITY_SET0</name>
						<description>Returns the channel priority mask status, or sets the channel priority to high. Read as: Bit [c] = 0: DMA channel c is using the default priority level. Bit [c] = 1: DMA channel c is using a high priority level. Write as: Bit [c] = 0: No effect. Use the CHNL_PRIORITY_CLR Register to set channel c to the default priority level. Bit [c] = 1: Channel c uses the high priority level.</description>
						<bitRange>[0:0]</bitRange>
					</field>
					<field>
						<name>CHNL_PRIORITY_SET1</name>
						<description>Returns the channel priority mask status, or sets the channel priority to high. Read as: Bit [c] = 0: DMA channel c is using the default priority level. Bit [c] = 1: DMA channel c is using a high priority level. Write as: Bit [c] = 0: No effect. Use the CHNL_PRIORITY_CLR Register to set channel c to the default priority level. Bit [c] = 1: Channel c uses the high priority level.</description>
						<bitRange>[1:1]</bitRange>
					</field>
					<field>
						<name>CHNL_PRIORITY_SET2</name>
						<description>Returns the channel priority mask status, or sets the channel priority to high. Read as: Bit [c] = 0: DMA channel c is using the default priority level. Bit [c] = 1: DMA channel c is using a high priority level. Write as: Bit [c] = 0: No effect. Use the CHNL_PRIORITY_CLR Register to set channel c to the default priority level. Bit [c] = 1: Channel c uses the high priority level.</description>
						<bitRange>[2:2]</bitRange>
					</field>
					<field>
						<name>CHNL_PRIORITY_SET3</name>
						<description>Returns the channel priority mask status, or sets the channel priority to high. Read as: Bit [c] = 0: DMA channel c is using the default priority level. Bit [c] = 1: DMA channel c is using a high priority level. Write as: Bit [c] = 0: No effect. Use the CHNL_PRIORITY_CLR Register to set channel c to the default priority level. Bit [c] = 1: Channel c uses the high priority level.</description>
						<bitRange>[3:3]</bitRange>
					</field>
					<field>
						<name>CHNL_PRIORITY_SET4</name>
						<description>Returns the channel priority mask status, or sets the channel priority to high. Read as: Bit [c] = 0: DMA channel c is using the default priority level. Bit [c] = 1: DMA channel c is using a high priority level. Write as: Bit [c] = 0: No effect. Use the CHNL_PRIORITY_CLR Register to set channel c to the default priority level. Bit [c] = 1: Channel c uses the high priority level.</description>
						<bitRange>[4:4]</bitRange>
					</field>
					<field>
						<name>CHNL_PRIORITY_SET5</name>
						<description>Returns the channel priority mask status, or sets the channel priority to high. Read as: Bit [c] = 0: DMA channel c is using the default priority level. Bit [c] = 1: DMA channel c is using a high priority level. Write as: Bit [c] = 0: No effect. Use the CHNL_PRIORITY_CLR Register to set channel c to the default priority level. Bit [c] = 1: Channel c uses the high priority level.</description>
						<bitRange>[5:5]</bitRange>
					</field>
					<field>
						<name>CHNL_PRIORITY_SET6</name>
						<description>Returns the channel priority mask status, or sets the channel priority to high. Read as: Bit [c] = 0: DMA channel c is using the default priority level. Bit [c] = 1: DMA channel c is using a high priority level. Write as: Bit [c] = 0: No effect. Use the CHNL_PRIORITY_CLR Register to set channel c to the default priority level. Bit [c] = 1: Channel c uses the high priority level.</description>
						<bitRange>[6:6]</bitRange>
					</field>
					<field>
						<name>CHNL_PRIORITY_SET7</name>
						<description>Returns the channel priority mask status, or sets the channel priority to high. Read as: Bit [c] = 0: DMA channel c is using the default priority level. Bit [c] = 1: DMA channel c is using a high priority level. Write as: Bit [c] = 0: No effect. Use the CHNL_PRIORITY_CLR Register to set channel c to the default priority level. Bit [c] = 1: Channel c uses the high priority level.</description>
						<bitRange>[7:7]</bitRange>
					</field>
					<field>
						<name>CHNL_PRIORITY_SET8</name>
						<description>Returns the channel priority mask status, or sets the channel priority to high. Read as: Bit [c] = 0: DMA channel c is using the default priority level. Bit [c] = 1: DMA channel c is using a high priority level. Write as: Bit [c] = 0: No effect. Use the CHNL_PRIORITY_CLR Register to set channel c to the default priority level. Bit [c] = 1: Channel c uses the high priority level.</description>
						<bitRange>[8:8]</bitRange>
					</field>
					<field>
						<name>CHNL_PRIORITY_SET9</name>
						<description>Returns the channel priority mask status, or sets the channel priority to high. Read as: Bit [c] = 0: DMA channel c is using the default priority level. Bit [c] = 1: DMA channel c is using a high priority level. Write as: Bit [c] = 0: No effect. Use the CHNL_PRIORITY_CLR Register to set channel c to the default priority level. Bit [c] = 1: Channel c uses the high priority level.</description>
						<bitRange>[9:9]</bitRange>
					</field>
					<field>
						<name>CHNL_PRIORITY_SET10</name>
						<description>Returns the channel priority mask status, or sets the channel priority to high. Read as: Bit [c] = 0: DMA channel c is using the default priority level. Bit [c] = 1: DMA channel c is using a high priority level. Write as: Bit [c] = 0: No effect. Use the CHNL_PRIORITY_CLR Register to set channel c to the default priority level. Bit [c] = 1: Channel c uses the high priority level.</description>
						<bitRange>[10:10]</bitRange>
					</field>
					<field>
						<name>CHNL_PRIORITY_SET11</name>
						<description>Returns the channel priority mask status, or sets the channel priority to high. Read as: Bit [c] = 0: DMA channel c is using the default priority level. Bit [c] = 1: DMA channel c is using a high priority level. Write as: Bit [c] = 0: No effect. Use the CHNL_PRIORITY_CLR Register to set channel c to the default priority level. Bit [c] = 1: Channel c uses the high priority level.</description>
						<bitRange>[11:11]</bitRange>
					</field>
					<field>
						<name>CHNL_PRIORITY_SET12</name>
						<description>Returns the channel priority mask status, or sets the channel priority to high. Read as: Bit [c] = 0: DMA channel c is using the default priority level. Bit [c] = 1: DMA channel c is using a high priority level. Write as: Bit [c] = 0: No effect. Use the CHNL_PRIORITY_CLR Register to set channel c to the default priority level. Bit [c] = 1: Channel c uses the high priority level.</description>
						<bitRange>[12:12]</bitRange>
					</field>
					<field>
						<name>CHNL_PRIORITY_SET13</name>
						<description>Returns the channel priority mask status, or sets the channel priority to high. Read as: Bit [c] = 0: DMA channel c is using the default priority level. Bit [c] = 1: DMA channel c is using a high priority level. Write as: Bit [c] = 0: No effect. Use the CHNL_PRIORITY_CLR Register to set channel c to the default priority level. Bit [c] = 1: Channel c uses the high priority level.</description>
						<bitRange>[13:13]</bitRange>
					</field>
					<field>
						<name>CHNL_PRIORITY_SET14</name>
						<description>Returns the channel priority mask status, or sets the channel priority to high. Read as: Bit [c] = 0: DMA channel c is using the default priority level. Bit [c] = 1: DMA channel c is using a high priority level. Write as: Bit [c] = 0: No effect. Use the CHNL_PRIORITY_CLR Register to set channel c to the default priority level. Bit [c] = 1: Channel c uses the high priority level.</description>
						<bitRange>[14:14]</bitRange>
					</field>
					<field>
						<name>CHNL_PRIORITY_SET15</name>
						<description>Returns the channel priority mask status, or sets the channel priority to high. Read as: Bit [c] = 0: DMA channel c is using the default priority level. Bit [c] = 1: DMA channel c is using a high priority level. Write as: Bit [c] = 0: No effect. Use the CHNL_PRIORITY_CLR Register to set channel c to the default priority level. Bit [c] = 1: Channel c uses the high priority level.</description>
						<bitRange>[15:15]</bitRange>
					</field>
					<field>
						<name>CHNL_PRIORITY_SET16</name>
						<description>Returns the channel priority mask status, or sets the channel priority to high. Read as: Bit [c] = 0: DMA channel c is using the default priority level. Bit [c] = 1: DMA channel c is using a high priority level. Write as: Bit [c] = 0: No effect. Use the CHNL_PRIORITY_CLR Register to set channel c to the default priority level. Bit [c] = 1: Channel c uses the high priority level.</description>
						<bitRange>[16:16]</bitRange>
					</field>
					<field>
						<name>CHNL_PRIORITY_SET17</name>
						<description>Returns the channel priority mask status, or sets the channel priority to high. Read as: Bit [c] = 0: DMA channel c is using the default priority level. Bit [c] = 1: DMA channel c is using a high priority level. Write as: Bit [c] = 0: No effect. Use the CHNL_PRIORITY_CLR Register to set channel c to the default priority level. Bit [c] = 1: Channel c uses the high priority level.</description>
						<bitRange>[17:17]</bitRange>
					</field>
					<field>
						<name>CHNL_PRIORITY_SET18</name>
						<description>Returns the channel priority mask status, or sets the channel priority to high. Read as: Bit [c] = 0: DMA channel c is using the default priority level. Bit [c] = 1: DMA channel c is using a high priority level. Write as: Bit [c] = 0: No effect. Use the CHNL_PRIORITY_CLR Register to set channel c to the default priority level. Bit [c] = 1: Channel c uses the high priority level.</description>
						<bitRange>[18:18]</bitRange>
					</field>
					<field>
						<name>CHNL_PRIORITY_SET19</name>
						<description>Returns the channel priority mask status, or sets the channel priority to high. Read as: Bit [c] = 0: DMA channel c is using the default priority level. Bit [c] = 1: DMA channel c is using a high priority level. Write as: Bit [c] = 0: No effect. Use the CHNL_PRIORITY_CLR Register to set channel c to the default priority level. Bit [c] = 1: Channel c uses the high priority level.</description>
						<bitRange>[19:19]</bitRange>
					</field>
					<field>
						<name>CHNL_PRIORITY_SET20</name>
						<description>Returns the channel priority mask status, or sets the channel priority to high. Read as: Bit [c] = 0: DMA channel c is using the default priority level. Bit [c] = 1: DMA channel c is using a high priority level. Write as: Bit [c] = 0: No effect. Use the CHNL_PRIORITY_CLR Register to set channel c to the default priority level. Bit [c] = 1: Channel c uses the high priority level.</description>
						<bitRange>[20:20]</bitRange>
					</field>
					<field>
						<name>CHNL_PRIORITY_SET21</name>
						<description>Returns the channel priority mask status, or sets the channel priority to high. Read as: Bit [c] = 0: DMA channel c is using the default priority level. Bit [c] = 1: DMA channel c is using a high priority level. Write as: Bit [c] = 0: No effect. Use the CHNL_PRIORITY_CLR Register to set channel c to the default priority level. Bit [c] = 1: Channel c uses the high priority level.</description>
						<bitRange>[21:21]</bitRange>
					</field>
					<field>
						<name>RESERVED</name>
						<description>Reserved.</description>
						<bitRange>[31:22]</bitRange>
					</field>
				</fields>
			</register>
			<register>
				<name>CHNL_PRIORITY_CLR</name>
				<description>Channel priority clear register</description>
				<addressOffset>0x03C</addressOffset>
				<access>write-only</access>
				<resetValue>0</resetValue>
				<resetMask>0xFFFFFFFF</resetMask>
				<fields>
					<field>
						<name>CHNL_PRIORITY_CLR0</name>
						<description>Set the appropriate bit to select the default priority level for the specified DMA channel. Write as: Bit [c] = 0: No effect. Use the CHNL_PRIORITY_SET Register to set channel c to the high priority level. Bit [c] = 1: Channel c uses the default priority level.</description>
						<bitRange>[0:0]</bitRange>
					</field>
					<field>
						<name>CHNL_PRIORITY_CLR1</name>
						<description>Set the appropriate bit to select the default priority level for the specified DMA channel. Write as: Bit [c] = 0: No effect. Use the CHNL_PRIORITY_SET Register to set channel c to the high priority level. Bit [c] = 1: Channel c uses the default priority level.</description>
						<bitRange>[1:1]</bitRange>
					</field>
					<field>
						<name>CHNL_PRIORITY_CLR2</name>
						<description>Set the appropriate bit to select the default priority level for the specified DMA channel. Write as: Bit [c] = 0: No effect. Use the CHNL_PRIORITY_SET Register to set channel c to the high priority level. Bit [c] = 1: Channel c uses the default priority level.</description>
						<bitRange>[2:2]</bitRange>
					</field>
					<field>
						<name>CHNL_PRIORITY_CLR3</name>
						<description>Set the appropriate bit to select the default priority level for the specified DMA channel. Write as: Bit [c] = 0: No effect. Use the CHNL_PRIORITY_SET Register to set channel c to the high priority level. Bit [c] = 1: Channel c uses the default priority level.</description>
						<bitRange>[3:3]</bitRange>
					</field>
					<field>
						<name>CHNL_PRIORITY_CLR4</name>
						<description>Set the appropriate bit to select the default priority level for the specified DMA channel. Write as: Bit [c] = 0: No effect. Use the CHNL_PRIORITY_SET Register to set channel c to the high priority level. Bit [c] = 1: Channel c uses the default priority level.</description>
						<bitRange>[4:4]</bitRange>
					</field>
					<field>
						<name>CHNL_PRIORITY_CLR5</name>
						<description>Set the appropriate bit to select the default priority level for the specified DMA channel. Write as: Bit [c] = 0: No effect. Use the CHNL_PRIORITY_SET Register to set channel c to the high priority level. Bit [c] = 1: Channel c uses the default priority level.</description>
						<bitRange>[5:5]</bitRange>
					</field>
					<field>
						<name>CHNL_PRIORITY_CLR6</name>
						<description>Set the appropriate bit to select the default priority level for the specified DMA channel. Write as: Bit [c] = 0: No effect. Use the CHNL_PRIORITY_SET Register to set channel c to the high priority level. Bit [c] = 1: Channel c uses the default priority level.</description>
						<bitRange>[6:6]</bitRange>
					</field>
					<field>
						<name>CHNL_PRIORITY_CLR7</name>
						<description>Set the appropriate bit to select the default priority level for the specified DMA channel. Write as: Bit [c] = 0: No effect. Use the CHNL_PRIORITY_SET Register to set channel c to the high priority level. Bit [c] = 1: Channel c uses the default priority level.</description>
						<bitRange>[7:7]</bitRange>
					</field>
					<field>
						<name>CHNL_PRIORITY_CLR8</name>
						<description>Set the appropriate bit to select the default priority level for the specified DMA channel. Write as: Bit [c] = 0: No effect. Use the CHNL_PRIORITY_SET Register to set channel c to the high priority level. Bit [c] = 1: Channel c uses the default priority level.</description>
						<bitRange>[8:8]</bitRange>
					</field>
					<field>
						<name>CHNL_PRIORITY_CLR9</name>
						<description>Set the appropriate bit to select the default priority level for the specified DMA channel. Write as: Bit [c] = 0: No effect. Use the CHNL_PRIORITY_SET Register to set channel c to the high priority level. Bit [c] = 1: Channel c uses the default priority level.</description>
						<bitRange>[9:9]</bitRange>
					</field>
					<field>
						<name>CHNL_PRIORITY_CLR10</name>
						<description>Set the appropriate bit to select the default priority level for the specified DMA channel. Write as: Bit [c] = 0: No effect. Use the CHNL_PRIORITY_SET Register to set channel c to the high priority level. Bit [c] = 1: Channel c uses the default priority level.</description>
						<bitRange>[10:10]</bitRange>
					</field>
					<field>
						<name>CHNL_PRIORITY_CLR11</name>
						<description>Set the appropriate bit to select the default priority level for the specified DMA channel. Write as: Bit [c] = 0: No effect. Use the CHNL_PRIORITY_SET Register to set channel c to the high priority level. Bit [c] = 1: Channel c uses the default priority level.</description>
						<bitRange>[11:11]</bitRange>
					</field>
					<field>
						<name>CHNL_PRIORITY_CLR12</name>
						<description>Set the appropriate bit to select the default priority level for the specified DMA channel. Write as: Bit [c] = 0: No effect. Use the CHNL_PRIORITY_SET Register to set channel c to the high priority level. Bit [c] = 1: Channel c uses the default priority level.</description>
						<bitRange>[12:12]</bitRange>
					</field>
					<field>
						<name>CHNL_PRIORITY_CLR13</name>
						<description>Set the appropriate bit to select the default priority level for the specified DMA channel. Write as: Bit [c] = 0: No effect. Use the CHNL_PRIORITY_SET Register to set channel c to the high priority level. Bit [c] = 1: Channel c uses the default priority level.</description>
						<bitRange>[13:13]</bitRange>
					</field>
					<field>
						<name>CHNL_PRIORITY_CLR14</name>
						<description>Set the appropriate bit to select the default priority level for the specified DMA channel. Write as: Bit [c] = 0: No effect. Use the CHNL_PRIORITY_SET Register to set channel c to the high priority level. Bit [c] = 1: Channel c uses the default priority level.</description>
						<bitRange>[14:14]</bitRange>
					</field>
					<field>
						<name>CHNL_PRIORITY_CLR15</name>
						<description>Set the appropriate bit to select the default priority level for the specified DMA channel. Write as: Bit [c] = 0: No effect. Use the CHNL_PRIORITY_SET Register to set channel c to the high priority level. Bit [c] = 1: Channel c uses the default priority level.</description>
						<bitRange>[15:15]</bitRange>
					</field>
					<field>
						<name>CHNL_PRIORITY_CLR16</name>
						<description>Set the appropriate bit to select the default priority level for the specified DMA channel. Write as: Bit [c] = 0: No effect. Use the CHNL_PRIORITY_SET Register to set channel c to the high priority level. Bit [c] = 1: Channel c uses the default priority level.</description>
						<bitRange>[16:16]</bitRange>
					</field>
					<field>
						<name>CHNL_PRIORITY_CLR17</name>
						<description>Set the appropriate bit to select the default priority level for the specified DMA channel. Write as: Bit [c] = 0: No effect. Use the CHNL_PRIORITY_SET Register to set channel c to the high priority level. Bit [c] = 1: Channel c uses the default priority level.</description>
						<bitRange>[17:17]</bitRange>
					</field>
					<field>
						<name>CHNL_PRIORITY_CLR18</name>
						<description>Set the appropriate bit to select the default priority level for the specified DMA channel. Write as: Bit [c] = 0: No effect. Use the CHNL_PRIORITY_SET Register to set channel c to the high priority level. Bit [c] = 1: Channel c uses the default priority level.</description>
						<bitRange>[18:18]</bitRange>
					</field>
					<field>
						<name>CHNL_PRIORITY_CLR19</name>
						<description>Set the appropriate bit to select the default priority level for the specified DMA channel. Write as: Bit [c] = 0: No effect. Use the CHNL_PRIORITY_SET Register to set channel c to the high priority level. Bit [c] = 1: Channel c uses the default priority level.</description>
						<bitRange>[19:19]</bitRange>
					</field>
					<field>
						<name>CHNL_PRIORITY_CLR20</name>
						<description>Set the appropriate bit to select the default priority level for the specified DMA channel. Write as: Bit [c] = 0: No effect. Use the CHNL_PRIORITY_SET Register to set channel c to the high priority level. Bit [c] = 1: Channel c uses the default priority level.</description>
						<bitRange>[20:20]</bitRange>
					</field>
					<field>
						<name>CHNL_PRIORITY_CLR21</name>
						<description>Set the appropriate bit to select the default priority level for the specified DMA channel. Write as: Bit [c] = 0: No effect. Use the CHNL_PRIORITY_SET Register to set channel c to the high priority level. Bit [c] = 1: Channel c uses the default priority level.</description>
						<bitRange>[21:21]</bitRange>
					</field>
					<field>
						<name>RESERVED</name>
						<description>Reserved.</description>
						<bitRange>[31:22]</bitRange>
					</field>
				</fields>
			</register>
			<register>
				<name>ERR_CLR</name>
				<description>Bus error clear register</description>
				<addressOffset>0x04C</addressOffset>
				<access>read-write</access>
				<resetValue>0x00000000</resetValue>
				<resetMask>0xFFFFFFFF</resetMask>
				<fields>
					<field>
						<name>ERR_CLR</name>
						<description>Returns the status of dma_error or sets the signal LOW. Read as: 0 = dma_err is LOW. 1 = dma_err is HIGH. Write as: 0 = No effect, status of dma_err is unchanged. 1 = Sets dma_err LOW.</description>
						<bitRange>[0:0]</bitRange>
					</field>
					<field>
						<name>RESERVED</name>
						<description>Reserved. Write as 0.</description>
						<bitRange>[31:1]</bitRange>
					</field>
				</fields>
			</register>
			<register>
				<name>CHNL_IRQ_STATUS</name>
				<description>Channel DMA interrupt status register</description>
				<addressOffset>0x080</addressOffset>
				<access>read-write</access>
				<resetValue>0x00000000</resetValue>
				<resetMask>0xFFFFFFFF</resetMask>
				<fields>
					<field>
						<name>CHNL_IRQ_STAT0</name>
						<description>Returns the status of the DMA done interrupt for each channel. Read as: Bit [c] = 0: DMA done interrupt not asserted. Bit [c] = 1: DMA transfer complete for Channel c. Write as: Bit [c] = 0: No effect.  Bit [c] = 1: Clears the DMA done status for Channel c.</description>
						<bitRange>[0:0]</bitRange>
					</field>
					<field>
						<name>CHNL_IRQ_STAT1</name>
						<description>Returns the status of the DMA done interrupt for each channel. Read as: Bit [c] = 0: DMA done interrupt not asserted. Bit [c] = 1: DMA transfer complete for Channel c. Write as: Bit [c] = 0: No effect.  Bit [c] = 1: Clears the DMA done status for Channel c.</description>
						<bitRange>[1:1]</bitRange>
					</field>
					<field>
						<name>CHNL_IRQ_STAT2</name>
						<description>Returns the status of the DMA done interrupt for each channel. Read as: Bit [c] = 0: DMA done interrupt not asserted. Bit [c] = 1: DMA transfer complete for Channel c. Write as: Bit [c] = 0: No effect.  Bit [c] = 1: Clears the DMA done status for Channel c.</description>
						<bitRange>[2:2]</bitRange>
					</field>
					<field>
						<name>CHNL_IRQ_STAT3</name>
						<description>Returns the status of the DMA done interrupt for each channel. Read as: Bit [c] = 0: DMA done interrupt not asserted. Bit [c] = 1: DMA transfer complete for Channel c. Write as: Bit [c] = 0: No effect.  Bit [c] = 1: Clears the DMA done status for Channel c.</description>
						<bitRange>[3:3]</bitRange>
					</field>
					<field>
						<name>CHNL_IRQ_STAT4</name>
						<description>Returns the status of the DMA done interrupt for each channel. Read as: Bit [c] = 0: DMA done interrupt not asserted. Bit [c] = 1: DMA transfer complete for Channel c. Write as: Bit [c] = 0: No effect.  Bit [c] = 1: Clears the DMA done status for Channel c.</description>
						<bitRange>[4:4]</bitRange>
					</field>
					<field>
						<name>CHNL_IRQ_STAT5</name>
						<description>Returns the status of the DMA done interrupt for each channel. Read as: Bit [c] = 0: DMA done interrupt not asserted. Bit [c] = 1: DMA transfer complete for Channel c. Write as: Bit [c] = 0: No effect.  Bit [c] = 1: Clears the DMA done status for Channel c.</description>
						<bitRange>[5:5]</bitRange>
					</field>
					<field>
						<name>CHNL_IRQ_STAT6</name>
						<description>Returns the status of the DMA done interrupt for each channel. Read as: Bit [c] = 0: DMA done interrupt not asserted. Bit [c] = 1: DMA transfer complete for Channel c. Write as: Bit [c] = 0: No effect.  Bit [c] = 1: Clears the DMA done status for Channel c.</description>
						<bitRange>[6:6]</bitRange>
					</field>
					<field>
						<name>CHNL_IRQ_STAT7</name>
						<description>Returns the status of the DMA done interrupt for each channel. Read as: Bit [c] = 0: DMA done interrupt not asserted. Bit [c] = 1: DMA transfer complete for Channel c. Write as: Bit [c] = 0: No effect.  Bit [c] = 1: Clears the DMA done status for Channel c.</description>
						<bitRange>[7:7]</bitRange>
					</field>
					<field>
						<name>CHNL_IRQ_STAT8</name>
						<description>Returns the status of the DMA done interrupt for each channel. Read as: Bit [c] = 0: DMA done interrupt not asserted. Bit [c] = 1: DMA transfer complete for Channel c. Write as: Bit [c] = 0: No effect.  Bit [c] = 1: Clears the DMA done status for Channel c.</description>
						<bitRange>[8:8]</bitRange>
					</field>
					<field>
						<name>CHNL_IRQ_STAT9</name>
						<description>Returns the status of the DMA done interrupt for each channel. Read as: Bit [c] = 0: DMA done interrupt not asserted. Bit [c] = 1: DMA transfer complete for Channel c. Write as: Bit [c] = 0: No effect.  Bit [c] = 1: Clears the DMA done status for Channel c.</description>
						<bitRange>[9:9]</bitRange>
					</field>
					<field>
						<name>CHNL_IRQ_STAT10</name>
						<description>Returns the status of the DMA done interrupt for each channel. Read as: Bit [c] = 0: DMA done interrupt not asserted. Bit [c] = 1: DMA transfer complete for Channel c. Write as: Bit [c] = 0: No effect.  Bit [c] = 1: Clears the DMA done status for Channel c.</description>
						<bitRange>[10:10]</bitRange>
					</field>
					<field>
						<name>CHNL_IRQ_STAT11</name>
						<description>Returns the status of the DMA done interrupt for each channel. Read as: Bit [c] = 0: DMA done interrupt not asserted. Bit [c] = 1: DMA transfer complete for Channel c. Write as: Bit [c] = 0: No effect.  Bit [c] = 1: Clears the DMA done status for Channel c.</description>
						<bitRange>[11:11]</bitRange>
					</field>
					<field>
						<name>CHNL_IRQ_STAT12</name>
						<description>Returns the status of the DMA done interrupt for each channel. Read as: Bit [c] = 0: DMA done interrupt not asserted. Bit [c] = 1: DMA transfer complete for Channel c. Write as: Bit [c] = 0: No effect.  Bit [c] = 1: Clears the DMA done status for Channel c.</description>
						<bitRange>[12:12]</bitRange>
					</field>
					<field>
						<name>CHNL_IRQ_STAT13</name>
						<description>Returns the status of the DMA done interrupt for each channel. Read as: Bit [c] = 0: DMA done interrupt not asserted. Bit [c] = 1: DMA transfer complete for Channel c. Write as: Bit [c] = 0: No effect.  Bit [c] = 1: Clears the DMA done status for Channel c.</description>
						<bitRange>[13:13]</bitRange>
					</field>
					<field>
						<name>CHNL_IRQ_STAT14</name>
						<description>Returns the status of the DMA done interrupt for each channel. Read as: Bit [c] = 0: DMA done interrupt not asserted. Bit [c] = 1: DMA transfer complete for Channel c. Write as: Bit [c] = 0: No effect.  Bit [c] = 1: Clears the DMA done status for Channel c.</description>
						<bitRange>[14:14]</bitRange>
					</field>
					<field>
						<name>CHNL_IRQ_STAT15</name>
						<description>Returns the status of the DMA done interrupt for each channel. Read as: Bit [c] = 0: DMA done interrupt not asserted. Bit [c] = 1: DMA transfer complete for Channel c. Write as: Bit [c] = 0: No effect.  Bit [c] = 1: Clears the DMA done status for Channel c.</description>
						<bitRange>[15:15]</bitRange>
					</field>
					<field>
						<name>CHNL_IRQ_STAT16</name>
						<description>Returns the status of the DMA done interrupt for each channel. Read as: Bit [c] = 0: DMA done interrupt not asserted. Bit [c] = 1: DMA transfer complete for Channel c. Write as: Bit [c] = 0: No effect.  Bit [c] = 1: Clears the DMA done status for Channel c.</description>
						<bitRange>[16:16]</bitRange>
					</field>
					<field>
						<name>CHNL_IRQ_STAT17</name>
						<description>Returns the status of the DMA done interrupt for each channel. Read as: Bit [c] = 0: DMA done interrupt not asserted. Bit [c] = 1: DMA transfer complete for Channel c. Write as: Bit [c] = 0: No effect.  Bit [c] = 1: Clears the DMA done status for Channel c.</description>
						<bitRange>[17:17]</bitRange>
					</field>
					<field>
						<name>CHNL_IRQ_STAT18</name>
						<description>Returns the status of the DMA done interrupt for each channel. Read as: Bit [c] = 0: DMA done interrupt not asserted. Bit [c] = 1: DMA transfer complete for Channel c. Write as: Bit [c] = 0: No effect.  Bit [c] = 1: Clears the DMA done status for Channel c.</description>
						<bitRange>[18:18]</bitRange>
					</field>
					<field>
						<name>CHNL_IRQ_STAT19</name>
						<description>Returns the status of the DMA done interrupt for each channel. Read as: Bit [c] = 0: DMA done interrupt not asserted. Bit [c] = 1: DMA transfer complete for Channel c. Write as: Bit [c] = 0: No effect.  Bit [c] = 1: Clears the DMA done status for Channel c.</description>
						<bitRange>[19:19]</bitRange>
					</field>
					<field>
						<name>CHNL_IRQ_STAT20</name>
						<description>Returns the status of the DMA done interrupt for each channel. Read as: Bit [c] = 0: DMA done interrupt not asserted. Bit [c] = 1: DMA transfer complete for Channel c. Write as: Bit [c] = 0: No effect.  Bit [c] = 1: Clears the DMA done status for Channel c.</description>
						<bitRange>[20:20]</bitRange>
					</field>
					<field>
						<name>CHNL_IRQ_STAT21</name>
						<description>Returns the status of the DMA done interrupt for each channel. Read as: Bit [c] = 0: DMA done interrupt not asserted. Bit [c] = 1: DMA transfer complete for Channel c. Write as: Bit [c] = 0: No effect.  Bit [c] = 1: Clears the DMA done status for Channel c.</description>
						<bitRange>[21:21]</bitRange>
					</field>
					<field>
						<name>RESERVED</name>
						<description>Reserved.</description>
						<bitRange>[31:22]</bitRange>
					</field>
				</fields>
			</register>
			<register>
				<name>IRQ_ERR_ENABLE</name>
				<description>DMA error interrupt enable register</description>
				<addressOffset>0x084</addressOffset>
				<access>read-write</access>
				<resetValue>0x00000000</resetValue>
				<resetMask>0xFFFFFFFF</resetMask>
				<fields>
					<field>
						<name>IRQ_ERR_ENABLE</name>
						<description>Enables the DMA error (dma_error) signal to create an interrupt. Write as: Bit 0 = 0: DMA error interrupt disabled. Bit 0 = 1: DMA error interrupt enabled.</description>
						<bitRange>[0:0]</bitRange>
					</field>
					<field>
						<name>RESERVED</name>
						<description>Reserved.</description>
						<bitRange>[31:1]</bitRange>
					</field>
				</fields>
			</register>
			<register>
				<name>CHNL_IRQ_ENABLE</name>
				<description>Channel DMA interrupt enable register</description>
				<addressOffset>0x088</addressOffset>
				<access>read-write</access>
				<resetValue>0x00000000</resetValue>
				<resetMask>0xFFFFFFFF</resetMask>
				<fields>
					<field>
						<name>CHNL_IRQ_ENABLE0</name>
						<description>Enables the DMA done (dma_done[c]) signal to create an interrupt. Write as: Bit[c] = 0: DMA done interrupt disabled for channel c. Bit[c] = 1: DMA done interrupt enabled for channel c.</description>
						<bitRange>[0:0]</bitRange>
					</field>
					<field>
						<name>CHNL_IRQ_ENABLE1</name>
						<description>Enables the DMA done (dma_done[c]) signal to create an interrupt. Write as: Bit[c] = 0: DMA done interrupt disabled for channel c. Bit[c] = 1: DMA done interrupt enabled for channel c.</description>
						<bitRange>[1:1]</bitRange>
					</field>
					<field>
						<name>CHNL_IRQ_ENABLE2</name>
						<description>Enables the DMA done (dma_done[c]) signal to create an interrupt. Write as: Bit[c] = 0: DMA done interrupt disabled for channel c. Bit[c] = 1: DMA done interrupt enabled for channel c.</description>
						<bitRange>[2:2]</bitRange>
					</field>
					<field>
						<name>CHNL_IRQ_ENABLE3</name>
						<description>Enables the DMA done (dma_done[c]) signal to create an interrupt. Write as: Bit[c] = 0: DMA done interrupt disabled for channel c. Bit[c] = 1: DMA done interrupt enabled for channel c.</description>
						<bitRange>[3:3]</bitRange>
					</field>
					<field>
						<name>CHNL_IRQ_ENABLE4</name>
						<description>Enables the DMA done (dma_done[c]) signal to create an interrupt. Write as: Bit[c] = 0: DMA done interrupt disabled for channel c. Bit[c] = 1: DMA done interrupt enabled for channel c.</description>
						<bitRange>[4:4]</bitRange>
					</field>
					<field>
						<name>CHNL_IRQ_ENABLE5</name>
						<description>Enables the DMA done (dma_done[c]) signal to create an interrupt. Write as: Bit[c] = 0: DMA done interrupt disabled for channel c. Bit[c] = 1: DMA done interrupt enabled for channel c.</description>
						<bitRange>[5:5]</bitRange>
					</field>
					<field>
						<name>CHNL_IRQ_ENABLE6</name>
						<description>Enables the DMA done (dma_done[c]) signal to create an interrupt. Write as: Bit[c] = 0: DMA done interrupt disabled for channel c. Bit[c] = 1: DMA done interrupt enabled for channel c.</description>
						<bitRange>[6:6]</bitRange>
					</field>
					<field>
						<name>CHNL_IRQ_ENABLE7</name>
						<description>Enables the DMA done (dma_done[c]) signal to create an interrupt. Write as: Bit[c] = 0: DMA done interrupt disabled for channel c. Bit[c] = 1: DMA done interrupt enabled for channel c.</description>
						<bitRange>[7:7]</bitRange>
					</field>
					<field>
						<name>CHNL_IRQ_ENABLE8</name>
						<description>Enables the DMA done (dma_done[c]) signal to create an interrupt. Write as: Bit[c] = 0: DMA done interrupt disabled for channel c. Bit[c] = 1: DMA done interrupt enabled for channel c.</description>
						<bitRange>[8:8]</bitRange>
					</field>
					<field>
						<name>CHNL_IRQ_ENABLE9</name>
						<description>Enables the DMA done (dma_done[c]) signal to create an interrupt. Write as: Bit[c] = 0: DMA done interrupt disabled for channel c. Bit[c] = 1: DMA done interrupt enabled for channel c.</description>
						<bitRange>[9:9]</bitRange>
					</field>
					<field>
						<name>CHNL_IRQ_ENABLE10</name>
						<description>Enables the DMA done (dma_done[c]) signal to create an interrupt. Write as: Bit[c] = 0: DMA done interrupt disabled for channel c. Bit[c] = 1: DMA done interrupt enabled for channel c.</description>
						<bitRange>[10:10]</bitRange>
					</field>
					<field>
						<name>CHNL_IRQ_ENABLE11</name>
						<description>Enables the DMA done (dma_done[c]) signal to create an interrupt. Write as: Bit[c] = 0: DMA done interrupt disabled for channel c. Bit[c] = 1: DMA done interrupt enabled for channel c.</description>
						<bitRange>[11:11]</bitRange>
					</field>
					<field>
						<name>CHNL_IRQ_ENABLE12</name>
						<description>Enables the DMA done (dma_done[c]) signal to create an interrupt. Write as: Bit[c] = 0: DMA done interrupt disabled for channel c. Bit[c] = 1: DMA done interrupt enabled for channel c.</description>
						<bitRange>[12:12]</bitRange>
					</field>
					<field>
						<name>CHNL_IRQ_ENABLE13</name>
						<description>Enables the DMA done (dma_done[c]) signal to create an interrupt. Write as: Bit[c] = 0: DMA done interrupt disabled for channel c. Bit[c] = 1: DMA done interrupt enabled for channel c.</description>
						<bitRange>[13:13]</bitRange>
					</field>
					<field>
						<name>CHNL_IRQ_ENABLE14</name>
						<description>Enables the DMA done (dma_done[c]) signal to create an interrupt. Write as: Bit[c] = 0: DMA done interrupt disabled for channel c. Bit[c] = 1: DMA done interrupt enabled for channel c.</description>
						<bitRange>[14:14]</bitRange>
					</field>
					<field>
						<name>CHNL_IRQ_ENABLE15</name>
						<description>Enables the DMA done (dma_done[c]) signal to create an interrupt. Write as: Bit[c] = 0: DMA done interrupt disabled for channel c. Bit[c] = 1: DMA done interrupt enabled for channel c.</description>
						<bitRange>[15:15]</bitRange>
					</field>
					<field>
						<name>CHNL_IRQ_ENABLE16</name>
						<description>Enables the DMA done (dma_done[c]) signal to create an interrupt. Write as: Bit[c] = 0: DMA done interrupt disabled for channel c. Bit[c] = 1: DMA done interrupt enabled for channel c.</description>
						<bitRange>[16:16]</bitRange>
					</field>
					<field>
						<name>CHNL_IRQ_ENABLE17</name>
						<description>Enables the DMA done (dma_done[c]) signal to create an interrupt. Write as: Bit[c] = 0: DMA done interrupt disabled for channel c. Bit[c] = 1: DMA done interrupt enabled for channel c.</description>
						<bitRange>[17:17]</bitRange>
					</field>
					<field>
						<name>CHNL_IRQ_ENABLE18</name>
						<description>Enables the DMA done (dma_done[c]) signal to create an interrupt. Write as: Bit[c] = 0: DMA done interrupt disabled for channel c. Bit[c] = 1: DMA done interrupt enabled for channel c.</description>
						<bitRange>[18:18]</bitRange>
					</field>
					<field>
						<name>CHNL_IRQ_ENABLE19</name>
						<description>Enables the DMA done (dma_done[c]) signal to create an interrupt. Write as: Bit[c] = 0: DMA done interrupt disabled for channel c. Bit[c] = 1: DMA done interrupt enabled for channel c.</description>
						<bitRange>[19:19]</bitRange>
					</field>
					<field>
						<name>CHNL_IRQ_ENABLE20</name>
						<description>Enables the DMA done (dma_done[c]) signal to create an interrupt. Write as: Bit[c] = 0: DMA done interrupt disabled for channel c. Bit[c] = 1: DMA done interrupt enabled for channel c.</description>
						<bitRange>[20:20]</bitRange>
					</field>
					<field>
						<name>CHNL_IRQ_ENABLE21</name>
						<description>Enables the DMA done (dma_done[c]) signal to create an interrupt. Write as: Bit[c] = 0: DMA done interrupt disabled for channel c. Bit[c] = 1: DMA done interrupt enabled for channel c.</description>
						<bitRange>[21:21]</bitRange>
					</field>
					<field>
						<name>RESERVED</name>
						<description>Reserved.</description>
						<bitRange>[31:22]</bitRange>
					</field>
				</fields>
			</register>
		</registers>
    </peripheral>
	<peripheral>
		<name>RTC</name>
		<description>Product name title=UM10441 Chapter title=LPC122x Real-Time Clock (RTC) Modification date=2/11/2011 Major revision=1 Minor revision=0 </description>
		<groupName>RTC</groupName>
		<baseAddress>0x40050000</baseAddress>
		<addressBlock>
        <offset>0</offset> 
		<size>0xFFF</size> 
		<usage>registers</usage> 
		</addressBlock>	
		<interrupt>
			<name>RTC</name>
			<value>30</value>
		</interrupt>		
		<registers>
			<register>
				<name>DR</name>
				<description>Data register</description>
				<addressOffset>0x000</addressOffset>
				<access>read-only</access>
				<resetValue>0x00</resetValue>
				<resetMask>0xFFFFFFFF</resetMask>
				<fields>
					<field>
						<name>DATA</name>
						<description>Returns the current RTC value.</description>
						<bitRange>[31:0]</bitRange>
					</field>
				</fields>
			</register>
			<register>
				<name>MR</name>
				<description>Match register</description>
				<addressOffset>0x004</addressOffset>
				<access>read-write</access>
				<resetValue>0x00</resetValue>
				<resetMask>0xFFFFFFFF</resetMask>
				<fields>
					<field>
						<name>MATCH</name>
						<description>RTC match register value.</description>
						<bitRange>[31:0]</bitRange>
					</field>
				</fields>
			</register>
			<register>
				<name>LR</name>
				<description>Load register</description>
				<addressOffset>0x008</addressOffset>
				<access>read-write</access>
				<resetValue>0x00</resetValue>
				<resetMask>0xFFFFFFFF</resetMask>
				<fields>
					<field>
						<name>LOAD</name>
						<description>RTC load register value.</description>
						<bitRange>[31:0]</bitRange>
					</field>
				</fields>
			</register>
			<register>
				<name>CR</name>
				<description>Control register</description>
				<addressOffset>0x00C</addressOffset>
				<access>read-write</access>
				<resetValue>0x00</resetValue>
				<resetMask>0xFFFFFFFF</resetMask>
				<fields>
					<field>
						<name>RTCSTART</name>
						<description>Enables the RTC. Once the RTC is enabled through this bit, any writes to this bit have no effect on the RTC until a system reset.</description>
						<bitRange>[0:0]</bitRange>
						<enumeratedValues>
						<name>test</name>
							<enumeratedValue>
								<name>RTC_DISABLED_</name>
								<description>RTC disabled.</description>
								<value>0</value>
							</enumeratedValue>
							<enumeratedValue>
								<name>RTC_ENABLED_</name>
								<description>RTC enabled.</description>
								<value>1</value>
							</enumeratedValue>
						</enumeratedValues>
					</field>
					<field>
						<name>RESERVED</name>
						<description>Reserved. Read undefined. These bits should be written as zeros.</description>
						<bitRange>[31:1]</bitRange>
						
					</field>
				</fields>
			</register>
			<register>
				<name>ICSC</name>
				<description>Interrupt control set/clear register</description>
				<addressOffset>0x010</addressOffset>
				<access>read-write</access>
				<resetValue>0x00</resetValue>
				<resetMask>0xFFFFFFFF</resetMask>
				<fields>
					<field>
						<name>RTCIC</name>
						<description>Interrupt control register. A read returns the current value of the RTC control register.</description>
						<bitRange>[0:0]</bitRange>
						<enumeratedValues>
						<name>test</name>
							<enumeratedValue>
								<name>MASK</name>
								<description>Writing 0 masks the interrupt.</description>
								<value>0</value>
							</enumeratedValue>
							<enumeratedValue>
								<name>ENABLE</name>
								<description>Writing 1 enables the interrupt.</description>
								<value>1</value>
							</enumeratedValue>
						</enumeratedValues>
					</field>
					<field>
						<name>RESERVED</name>
						<description>Reserved. Read as zero. Do not modify these bits.</description>
						<bitRange>[31:1]</bitRange>
						
					</field>
				</fields>
			</register>
			<register>
				<name>RIS</name>
				<description>Raw interrupt status register</description>
				<addressOffset>0x014</addressOffset>
				<access>read-only</access>
				<resetValue>0x00</resetValue>
				<resetMask>0xFFFFFFFF</resetMask>
				<fields>
					<field>
						<name>RTCRIS</name>
						<description>Raw interrupt event flag register. A read returns the state of the raw interrupt event flag.</description>
						<bitRange>[0:0]</bitRange>
					</field>
					<field>
						<name>RESERVED</name>
						<description>Reserved. Read as zero.</description>
						<bitRange>[31:1]</bitRange>
					</field>
				</fields>
			</register>
			<register>
				<name>MIS</name>
				<description>Masked interrupt status register</description>
				<addressOffset>0x018</addressOffset>
				<access>read-only</access>
				<resetValue>0x00</resetValue>
				<resetMask>0xFFFFFFFF</resetMask>
				<fields>
					<field>
						<name>RTCMIS</name>
						<description>Masked interrupt register status. A read returns the masked interrupt status as controlled by the ICR register.</description>
						<bitRange>[0:0]</bitRange>
					</field>
					<field>
						<name>RESERVED</name>
						<description>Reserved. Read as zero.</description>
						<bitRange>[31:1]</bitRange>
					</field>
				</fields>
			</register>
			<register>
				<name>ICR</name>
				<description>Interrupt clear register</description>
				<addressOffset>0x01C</addressOffset>
				<access>write-only</access>
				<resetValue>0x00</resetValue>
				<resetMask>0xFFFFFFFF</resetMask>
				<fields>
					<field>
						<name>RTCICR</name>
						<description>Raw interrupt event flag clear register. Writing one clears the interrupt event flag. Writing 0 has no effect.</description>
						<bitRange>[0:0]</bitRange>
					</field>
					<field>
						<name>RESERVED</name>
						<description>Reserved. Write as zero.</description>
						<bitRange>[31:1]</bitRange>
					</field>
				</fields>
			</register>
		</registers>
	</peripheral>
	<peripheral>
		<name>ACOMP</name>
		<description>Product name title=UM10441 Chapter title=LPC122x Comparator Modification date=2/11/2011 Major revision=0 Minor revision=17 </description>
		<groupName>ACOMP</groupName>
		<baseAddress>0x40054000</baseAddress>
		<addressBlock>
        <offset>0</offset> 
		<size>0xFFF</size> 
		<usage>registers</usage> 
		</addressBlock>	
		<interrupt>
			<name>ACOMP</name>
			<value>20</value>
		</interrupt>		
		<registers>
			<register>
				<name>CMP</name>
				<description>Comparator control register</description>
				<addressOffset>0x00</addressOffset>
				<access>read-write</access>
				<resetValue>0</resetValue>
				<resetMask>0xFFFFFFFF</resetMask>
				<fields>
					<field>
						<name>CMP0_EN</name>
						<description>Comparator 0 enable.</description>
						<bitRange>[0:0]</bitRange>
						<enumeratedValues>
						<name>test</name>
							<enumeratedValue>
								<name>COMPARATOR_0_DISABLE</name>
								<description>Comparator 0 disabled.</description>
								<value>0</value>
							</enumeratedValue>
							<enumeratedValue>
								<name>COMPARATOR_0_ENABLED</name>
								<description>Comparator 0 enabled.</description>
								<value>1</value>
							</enumeratedValue>
						</enumeratedValues>
					</field>
					<field>
						<name>CMP1_EN</name>
						<description>Comparator 1 enable.</description>
						<bitRange>[1:1]</bitRange>
						<enumeratedValues>
						<name>test</name>
							<enumeratedValue>
								<name>COMPARATOR_1_DISABLE</name>
								<description>Comparator 1 disabled.</description>
								<value>0</value>
							</enumeratedValue>
							<enumeratedValue>
								<name>COMPARATOR_1_ENABLED</name>
								<description>Comparator 1 enabled.</description>
								<value>1</value>
							</enumeratedValue>
						</enumeratedValues>
					</field>
					<field>
						<name>CMPIS</name>
						<description>Select interrupt source.</description>
						<bitRange>[2:2]</bitRange>
						<enumeratedValues>
						<name>test</name>
							<enumeratedValue>
								<name>EDGE_TRIGGERED_</name>
								<description>Edge triggered.</description>
								<value>0</value>
							</enumeratedValue>
							<enumeratedValue>
								<name>LEVEL_TRIGGERED_</name>
								<description>Level triggered.</description>
								<value>1</value>
							</enumeratedValue>
						</enumeratedValues>
					</field>
					<field>
						<name>CMPIEV</name>
						<description>Select edge triggered interrupt to be active on either high or low transitions.</description>
						<bitRange>[3:3]</bitRange>
						<enumeratedValues>
						<name>test</name>
							<enumeratedValue>
								<name>FALLING</name>
								<description>Interrupt active on falling edges.</description>
								<value>0</value>
							</enumeratedValue>
							<enumeratedValue>
								<name>RISING</name>
								<description>Interrupt active on rising edges.</description>
								<value>1</value>
							</enumeratedValue>
						</enumeratedValues>
					</field>
					<field>
						<name>CMPBE</name>
						<description>Select edge triggered interrupt to be active on both edges.</description>
						<bitRange>[4:4]</bitRange>
						<enumeratedValues>
						<name>test</name>
							<enumeratedValue>
								<name>NOTBOTHEDGES</name>
								<description>Interrupt not active on both edges.</description>
								<value>0</value>
							</enumeratedValue>
							<enumeratedValue>
								<name>BOTHEDGES</name>
								<description>Interrupt active on both edges.</description>
								<value>1</value>
							</enumeratedValue>
						</enumeratedValues>
					</field>
					<field>
						<name>CMPSR</name>
						<description>Select orientation of the two comparators in the relaxation oscillator circuit.</description>
						<bitRange>[5:5]</bitRange>
						
					</field>
					<field>
						<name>CMPSA0</name>
						<description>Select async/sync output of the comparator 0.</description>
						<bitRange>[6:6]</bitRange>
						<enumeratedValues>
						<name>test</name>
							<enumeratedValue>
								<name>DIRECT</name>
								<description>The comparator output is used directly.</description>
								<value>0</value>
							</enumeratedValue>
							<enumeratedValue>
								<name>SYNCH</name>
								<description>The comparator output is synchronized with the bus clock for output to other modules.</description>
								<value>1</value>
							</enumeratedValue>
						</enumeratedValues>
					</field>
					<field>
						<name>CMPSA1</name>
						<description>Select async/sync output of the comparator 1.</description>
						<bitRange>[7:7]</bitRange>
						<enumeratedValues>
						<name>test</name>
							<enumeratedValue>
								<name>DIRECT</name>
								<description>The comparator output is used directly.</description>
								<value>0</value>
							</enumeratedValue>
							<enumeratedValue>
								<name>SYNCH</name>
								<description>The comparator output is synchronized with the bus clock for output to other modules.</description>
								<value>1</value>
							</enumeratedValue>
						</enumeratedValues>
					</field>
					<field>
						<name>CMP0_VP_CTRL</name>
						<description>Selection of comparator 0, positive voltage (VP) input channel.</description>
						<bitRange>[10:8]</bitRange>
						<enumeratedValues>
						<name>test</name>
							<enumeratedValue>
								<name>VOLTAGE_LADDER_OUTPU</name>
								<description>Voltage ladder output</description>
								<value>0x0</value>
							</enumeratedValue>
							<enumeratedValue>
								<name>ACMP0_I0</name>
								<description>ACMP0_I0</description>
								<value>0x1</value>
							</enumeratedValue>
							<enumeratedValue>
								<name>ACMP0_I1</name>
								<description>ACMP0_I1</description>
								<value>0x2</value>
							</enumeratedValue>
							<enumeratedValue>
								<name>ACMP0_I2</name>
								<description>ACMP0_I2</description>
								<value>0x3</value>
							</enumeratedValue>
							<enumeratedValue>
								<name>ACMP0_I3</name>
								<description>ACMP0_I3</description>
								<value>0x4</value>
							</enumeratedValue>
							<enumeratedValue>
								<name>ACMP1_I0</name>
								<description>ACMP1_I0</description>
								<value>0x5</value>
							</enumeratedValue>
							<enumeratedValue>
								<name>ACMP1_I1</name>
								<description>ACMP1_I1</description>
								<value>0x6</value>
							</enumeratedValue>
							<enumeratedValue>
								<name>BOD_0_9_V_BAND_GAP</name>
								<description>BOD 0.9 V band gap</description>
								<value>0x7</value>
							</enumeratedValue>
						</enumeratedValues>
					</field>
					<field>
						<name>CMP0_VM_CTRL</name>
						<description>Selection of comparator 0, negative voltage (VM) input channel.</description>
						<bitRange>[13:11]</bitRange>
						<enumeratedValues>
						<name>test</name>
							<enumeratedValue>
								<name>VOLTAGE_LADDER_OUTPU</name>
								<description>Voltage ladder output</description>
								<value>0x0</value>
							</enumeratedValue>
							<enumeratedValue>
								<name>ACMP0_I0</name>
								<description>ACMP0_I0</description>
								<value>0x1</value>
							</enumeratedValue>
							<enumeratedValue>
								<name>ACMP0_I1</name>
								<description>ACMP0_I1</description>
								<value>0x2</value>
							</enumeratedValue>
							<enumeratedValue>
								<name>ACMP0_I2</name>
								<description>ACMP0_I2</description>
								<value>0x3</value>
							</enumeratedValue>
							<enumeratedValue>
								<name>ACMP0_I3</name>
								<description>ACMP0_I3</description>
								<value>0x4</value>
							</enumeratedValue>
							<enumeratedValue>
								<name>ACMP1_I0</name>
								<description>ACMP1_I0</description>
								<value>0x5</value>
							</enumeratedValue>
							<enumeratedValue>
								<name>ACMP1_I1</name>
								<description>ACMP1_I1</description>
								<value>0x6</value>
							</enumeratedValue>
							<enumeratedValue>
								<name>BOD_0_9_V_BAND_GAP</name>
								<description>BOD 0.9 V band gap</description>
								<value>0x7</value>
							</enumeratedValue>
						</enumeratedValues>
					</field>
					<field>
						<name>CMP1_VP_CTRL</name>
						<description>Selection of comparator 1, positive voltage (VP) input channel.</description>
						<bitRange>[16:14]</bitRange>
						<enumeratedValues>
						<name>test</name>
							<enumeratedValue>
								<name>VOLTAGE_LADDER_OUTPU</name>
								<description>Voltage ladder output</description>
								<value>0x0</value>
							</enumeratedValue>
							<enumeratedValue>
								<name>ACMP1_I0</name>
								<description>ACMP1_I0</description>
								<value>0x1</value>
							</enumeratedValue>
							<enumeratedValue>
								<name>ACMP1_I1</name>
								<description>ACMP1_I1</description>
								<value>0x2</value>
							</enumeratedValue>
							<enumeratedValue>
								<name>ACMP1_I2</name>
								<description>ACMP1_I2</description>
								<value>0x3</value>
							</enumeratedValue>
							<enumeratedValue>
								<name>ACMP1_I3</name>
								<description>ACMP1_I3</description>
								<value>0x4</value>
							</enumeratedValue>
							<enumeratedValue>
								<name>ACMP0_I0</name>
								<description>ACMP0_I0</description>
								<value>0x5</value>
							</enumeratedValue>
							<enumeratedValue>
								<name>ACMP0_I1</name>
								<description>ACMP0_I1</description>
								<value>0x6</value>
							</enumeratedValue>
							<enumeratedValue>
								<name>BOD_0_9_V_BAND_GAP</name>
								<description>BOD 0.9 V band gap</description>
								<value>0x7</value>
							</enumeratedValue>
						</enumeratedValues>
					</field>
					<field>
						<name>CMP1_VM_CTRL</name>
						<description>Selection of comparator 1, negative voltage (VM) input channel.</description>
						<bitRange>[19:17]</bitRange>
						<enumeratedValues>
						<name>test</name>
							<enumeratedValue>
								<name>VOLTAGE_LADDER_OUTPU</name>
								<description>Voltage ladder output</description>
								<value>0x0</value>
							</enumeratedValue>
							<enumeratedValue>
								<name>ACMP1_I0</name>
								<description>ACMP1_I0</description>
								<value>0x1</value>
							</enumeratedValue>
							<enumeratedValue>
								<name>ACMP1_I1</name>
								<description>ACMP1_I1</description>
								<value>0x2</value>
							</enumeratedValue>
							<enumeratedValue>
								<name>ACMP1_I2</name>
								<description>ACMP1_I2</description>
								<value>0x3</value>
							</enumeratedValue>
							<enumeratedValue>
								<name>ACMP1_I3</name>
								<description>ACMP1_I3</description>
								<value>0x4</value>
							</enumeratedValue>
							<enumeratedValue>
								<name>ACMP0_I0</name>
								<description>ACMP0_I0</description>
								<value>0x5</value>
							</enumeratedValue>
							<enumeratedValue>
								<name>ACMP0_I1</name>
								<description>ACMP0_I1</description>
								<value>0x6</value>
							</enumeratedValue>
							<enumeratedValue>
								<name>BOD_0_9_V_BAND_GAP</name>
								<description>BOD 0.9 V band gap</description>
								<value>0x7</value>
							</enumeratedValue>
						</enumeratedValues>
					</field>
					<field>
						<name>INTCLR</name>
						<description>Interrupt clear bit. Setting this bit to one clears the comparator interrupt.</description>
						<bitRange>[20:20]</bitRange>
						
					</field>
					<field>
						<name>CMP0STAT</name>
						<description>Comparator 0 status. This bit reflects the state of the comparator 0 output.</description>
						<bitRange>[21:21]</bitRange>
						
					</field>
					<field>
						<name>CMP1STAT</name>
						<description>Comparator 1 status. This bit reflects the state of the comparator 1 output.</description>
						<bitRange>[22:22]</bitRange>
						
					</field>
					<field>
						<name>RESERVED</name>
						<description>Reserved.</description>
						<bitRange>[31:23]</bitRange>
						
					</field>
				</fields>
			</register>
			<register>
				<name>VLAD</name>
				<description>Voltage ladder register</description>
				<addressOffset>0x04</addressOffset>
				<access>read-write</access>
				<resetValue>0</resetValue>
				<resetMask>0xFFFFFFFF</resetMask>
				<fields>
					<field>
						<name>VLADEN</name>
						<description>Voltage ladder enable</description>
						<bitRange>[0:0]</bitRange>
						<enumeratedValues>
						<name>test</name>
							<enumeratedValue>
								<name>VOLTAGE_LADDER_DISAB</name>
								<description>Voltage ladder disabled.</description>
								<value>0</value>
							</enumeratedValue>
							<enumeratedValue>
								<name>VOLTAGE_LADDER_ENABL</name>
								<description>Voltage ladder enabled.</description>
								<value>1</value>
							</enumeratedValue>
						</enumeratedValues>
					</field>
					<field>
						<name>VSEL</name>
						<description>Voltage ladder value. The reference voltage Vref depends on the setting of bit 6 in this register (either V DD(3V3) or voltage on pin VREF_CMP): 0000 = VSS 0001 = 1 x Vref/31 0010 = 2 x Vref/31 ... 11111 = Vref</description>
						<bitRange>[5:1]</bitRange>
						
					</field>
					<field>
						<name>VLADREF</name>
						<description>Voltage reference select</description>
						<bitRange>[6:6]</bitRange>
						<enumeratedValues>
						<name>test</name>
							<enumeratedValue>
								<name>VREF_CMP_PIN</name>
								<description>VREF_CMP pin</description>
								<value>0</value>
							</enumeratedValue>
							<enumeratedValue>
								<name>VDD3V3_PIN</name>
								<description>VDD(3V3) pin</description>
								<value>1</value>
							</enumeratedValue>
						</enumeratedValues>
					</field>
					<field>
						<name>RESERVED</name>
						<description>Unused</description>
						<bitRange>[31:7]</bitRange>
						
					</field>
				</fields>
			</register>
		</registers>
    </peripheral>
	<peripheral>
		<name>GPIO0</name>
		<description>Product name title=UM10441 Chapter title=LPC122x General Purpose I/O (GPIO) Modification date=2/11/2011 Major revision=0 Minor revision=17 </description>
		<groupName>GPIO0</groupName>
		<baseAddress>0x50000000</baseAddress>
		<addressBlock>
        <offset>0</offset> 
		<size>0xFFFF</size> 
		<usage>registers</usage> 
		</addressBlock>	
		<interrupt>
			<name>PIO0</name>
			<value>25</value>
		</interrupt>
		<registers>
			<register>
				<name>MASK</name>
				<description>Pin value mask register. Affects operations on PIN, OUT, SET, CLR, and NOT registers.</description>
				<addressOffset>0x000</addressOffset>
				<access>read-write</access>
				<resetValue>0x00000000</resetValue>
				<resetMask>0xFFFFFFFF</resetMask>
				<fields>
					<field>
						<name>MASK0</name>
						<description>GPIO pin PIOn_x access control. 0 = read/write not masked. 1 = read/write masked.</description>
						<bitRange>[0:0]</bitRange>
					</field>
					<field>
						<name>MASK1</name>
						<description>GPIO pin PIOn_x access control. 0 = read/write not masked. 1 = read/write masked.</description>
						<bitRange>[1:1]</bitRange>
					</field>
					<field>
						<name>MASK2</name>
						<description>GPIO pin PIOn_x access control. 0 = read/write not masked. 1 = read/write masked.</description>
						<bitRange>[2:2]</bitRange>
					</field>
					<field>
						<name>MASK3</name>
						<description>GPIO pin PIOn_x access control. 0 = read/write not masked. 1 = read/write masked.</description>
						<bitRange>[3:3]</bitRange>
					</field>
					<field>
						<name>MASK4</name>
						<description>GPIO pin PIOn_x access control. 0 = read/write not masked. 1 = read/write masked.</description>
						<bitRange>[4:4]</bitRange>
					</field>
					<field>
						<name>MASK5</name>
						<description>GPIO pin PIOn_x access control. 0 = read/write not masked. 1 = read/write masked.</description>
						<bitRange>[5:5]</bitRange>
					</field>
					<field>
						<name>MASK6</name>
						<description>GPIO pin PIOn_x access control. 0 = read/write not masked. 1 = read/write masked.</description>
						<bitRange>[6:6]</bitRange>
					</field>
					<field>
						<name>MASK7</name>
						<description>GPIO pin PIOn_x access control. 0 = read/write not masked. 1 = read/write masked.</description>
						<bitRange>[7:7]</bitRange>
					</field>
					<field>
						<name>MASK8</name>
						<description>GPIO pin PIOn_x access control. 0 = read/write not masked. 1 = read/write masked.</description>
						<bitRange>[8:8]</bitRange>
					</field>
					<field>
						<name>MASK9</name>
						<description>GPIO pin PIOn_x access control. 0 = read/write not masked. 1 = read/write masked.</description>
						<bitRange>[9:9]</bitRange>
					</field>
					<field>
						<name>MASK10</name>
						<description>GPIO pin PIOn_x access control. 0 = read/write not masked. 1 = read/write masked.</description>
						<bitRange>[10:10]</bitRange>
					</field>
					<field>
						<name>MASK11</name>
						<description>GPIO pin PIOn_x access control. 0 = read/write not masked. 1 = read/write masked.</description>
						<bitRange>[11:11]</bitRange>
					</field>
					<field>
						<name>MASK12</name>
						<description>GPIO pin PIOn_x access control. 0 = read/write not masked. 1 = read/write masked.</description>
						<bitRange>[12:12]</bitRange>
					</field>
					<field>
						<name>MASK13</name>
						<description>GPIO pin PIOn_x access control. 0 = read/write not masked. 1 = read/write masked.</description>
						<bitRange>[13:13]</bitRange>
					</field>
					<field>
						<name>MASK14</name>
						<description>GPIO pin PIOn_x access control. 0 = read/write not masked. 1 = read/write masked.</description>
						<bitRange>[14:14]</bitRange>
					</field>
					<field>
						<name>MASK15</name>
						<description>GPIO pin PIOn_x access control. 0 = read/write not masked. 1 = read/write masked.</description>
						<bitRange>[15:15]</bitRange>
					</field>
					<field>
						<name>MASK16</name>
						<description>GPIO pin PIOn_x access control. 0 = read/write not masked. 1 = read/write masked.</description>
						<bitRange>[16:16]</bitRange>
					</field>
					<field>
						<name>MASK17</name>
						<description>GPIO pin PIOn_x access control. 0 = read/write not masked. 1 = read/write masked.</description>
						<bitRange>[17:17]</bitRange>
					</field>
					<field>
						<name>MASK18</name>
						<description>GPIO pin PIOn_x access control. 0 = read/write not masked. 1 = read/write masked.</description>
						<bitRange>[18:18]</bitRange>
					</field>
					<field>
						<name>MASK19</name>
						<description>GPIO pin PIOn_x access control. 0 = read/write not masked. 1 = read/write masked.</description>
						<bitRange>[19:19]</bitRange>
					</field>
					<field>
						<name>MASK20</name>
						<description>GPIO pin PIOn_x access control. 0 = read/write not masked. 1 = read/write masked.</description>
						<bitRange>[20:20]</bitRange>
					</field>
					<field>
						<name>MASK21</name>
						<description>GPIO pin PIOn_x access control. 0 = read/write not masked. 1 = read/write masked.</description>
						<bitRange>[21:21]</bitRange>
					</field>
					<field>
						<name>MASK22</name>
						<description>GPIO pin PIOn_x access control. 0 = read/write not masked. 1 = read/write masked.</description>
						<bitRange>[22:22]</bitRange>
					</field>
					<field>
						<name>MASK23</name>
						<description>GPIO pin PIOn_x access control. 0 = read/write not masked. 1 = read/write masked.</description>
						<bitRange>[23:23]</bitRange>
					</field>
					<field>
						<name>MASK24</name>
						<description>GPIO pin PIOn_x access control. 0 = read/write not masked. 1 = read/write masked.</description>
						<bitRange>[24:24]</bitRange>
					</field>
					<field>
						<name>MASK25</name>
						<description>GPIO pin PIOn_x access control. 0 = read/write not masked. 1 = read/write masked.</description>
						<bitRange>[25:25]</bitRange>
					</field>
					<field>
						<name>MASK26</name>
						<description>GPIO pin PIOn_x access control. 0 = read/write not masked. 1 = read/write masked.</description>
						<bitRange>[26:26]</bitRange>
					</field>
					<field>
						<name>MASK27</name>
						<description>GPIO pin PIOn_x access control. 0 = read/write not masked. 1 = read/write masked.</description>
						<bitRange>[27:27]</bitRange>
					</field>
					<field>
						<name>MASK28</name>
						<description>GPIO pin PIOn_x access control. 0 = read/write not masked. 1 = read/write masked.</description>
						<bitRange>[28:28]</bitRange>
					</field>
					<field>
						<name>MASK29</name>
						<description>GPIO pin PIOn_x access control. 0 = read/write not masked. 1 = read/write masked.</description>
						<bitRange>[29:29]</bitRange>
					</field>
					<field>
						<name>MASK30</name>
						<description>GPIO pin PIOn_x access control. 0 = read/write not masked. 1 = read/write masked.</description>
						<bitRange>[30:30]</bitRange>
					</field>
					<field>
						<name>MASK31</name>
						<description>GPIO pin PIOn_x access control. 0 = read/write not masked. 1 = read/write masked.</description>
						<bitRange>[31:31]</bitRange>
					</field>
				</fields>
			</register>
			<register>
				<name>PIN</name>
				<description>Pin value register.</description>
				<addressOffset>0x004</addressOffset>
				<access>read-only</access>
				<resetValue>0</resetValue>
				<resetMask>0xFFFFFFFF</resetMask>
				<fields>
					<field>
						<name>PIN0</name>
						<description>GPIO pin PIOn_x value. 0 = Digital pin level is LOW. 1 = Digital pin level is HIGH.</description>
						<bitRange>[0:0]</bitRange>
					</field>
					<field>
						<name>PIN1</name>
						<description>GPIO pin PIOn_x value. 0 = Digital pin level is LOW. 1 = Digital pin level is HIGH.</description>
						<bitRange>[1:1]</bitRange>
					</field>
					<field>
						<name>PIN2</name>
						<description>GPIO pin PIOn_x value. 0 = Digital pin level is LOW. 1 = Digital pin level is HIGH.</description>
						<bitRange>[2:2]</bitRange>
					</field>
					<field>
						<name>PIN3</name>
						<description>GPIO pin PIOn_x value. 0 = Digital pin level is LOW. 1 = Digital pin level is HIGH.</description>
						<bitRange>[3:3]</bitRange>
					</field>
					<field>
						<name>PIN4</name>
						<description>GPIO pin PIOn_x value. 0 = Digital pin level is LOW. 1 = Digital pin level is HIGH.</description>
						<bitRange>[4:4]</bitRange>
					</field>
					<field>
						<name>PIN5</name>
						<description>GPIO pin PIOn_x value. 0 = Digital pin level is LOW. 1 = Digital pin level is HIGH.</description>
						<bitRange>[5:5]</bitRange>
					</field>
					<field>
						<name>PIN6</name>
						<description>GPIO pin PIOn_x value. 0 = Digital pin level is LOW. 1 = Digital pin level is HIGH.</description>
						<bitRange>[6:6]</bitRange>
					</field>
					<field>
						<name>PIN7</name>
						<description>GPIO pin PIOn_x value. 0 = Digital pin level is LOW. 1 = Digital pin level is HIGH.</description>
						<bitRange>[7:7]</bitRange>
					</field>
					<field>
						<name>PIN8</name>
						<description>GPIO pin PIOn_x value. 0 = Digital pin level is LOW. 1 = Digital pin level is HIGH.</description>
						<bitRange>[8:8]</bitRange>
					</field>
					<field>
						<name>PIN9</name>
						<description>GPIO pin PIOn_x value. 0 = Digital pin level is LOW. 1 = Digital pin level is HIGH.</description>
						<bitRange>[9:9]</bitRange>
					</field>
					<field>
						<name>PIN10</name>
						<description>GPIO pin PIOn_x value. 0 = Digital pin level is LOW. 1 = Digital pin level is HIGH.</description>
						<bitRange>[10:10]</bitRange>
					</field>
					<field>
						<name>PIN11</name>
						<description>GPIO pin PIOn_x value. 0 = Digital pin level is LOW. 1 = Digital pin level is HIGH.</description>
						<bitRange>[11:11]</bitRange>
					</field>
					<field>
						<name>PIN12</name>
						<description>GPIO pin PIOn_x value. 0 = Digital pin level is LOW. 1 = Digital pin level is HIGH.</description>
						<bitRange>[12:12]</bitRange>
					</field>
					<field>
						<name>PIN13</name>
						<description>GPIO pin PIOn_x value. 0 = Digital pin level is LOW. 1 = Digital pin level is HIGH.</description>
						<bitRange>[13:13]</bitRange>
					</field>
					<field>
						<name>PIN14</name>
						<description>GPIO pin PIOn_x value. 0 = Digital pin level is LOW. 1 = Digital pin level is HIGH.</description>
						<bitRange>[14:14]</bitRange>
					</field>
					<field>
						<name>PIN15</name>
						<description>GPIO pin PIOn_x value. 0 = Digital pin level is LOW. 1 = Digital pin level is HIGH.</description>
						<bitRange>[15:15]</bitRange>
					</field>
					<field>
						<name>PIN16</name>
						<description>GPIO pin PIOn_x value. 0 = Digital pin level is LOW. 1 = Digital pin level is HIGH.</description>
						<bitRange>[16:16]</bitRange>
					</field>
					<field>
						<name>PIN17</name>
						<description>GPIO pin PIOn_x value. 0 = Digital pin level is LOW. 1 = Digital pin level is HIGH.</description>
						<bitRange>[17:17]</bitRange>
					</field>
					<field>
						<name>PIN18</name>
						<description>GPIO pin PIOn_x value. 0 = Digital pin level is LOW. 1 = Digital pin level is HIGH.</description>
						<bitRange>[18:18]</bitRange>
					</field>
					<field>
						<name>PIN19</name>
						<description>GPIO pin PIOn_x value. 0 = Digital pin level is LOW. 1 = Digital pin level is HIGH.</description>
						<bitRange>[19:19]</bitRange>
					</field>
					<field>
						<name>PIN20</name>
						<description>GPIO pin PIOn_x value. 0 = Digital pin level is LOW. 1 = Digital pin level is HIGH.</description>
						<bitRange>[20:20]</bitRange>
					</field>
					<field>
						<name>PIN21</name>
						<description>GPIO pin PIOn_x value. 0 = Digital pin level is LOW. 1 = Digital pin level is HIGH.</description>
						<bitRange>[21:21]</bitRange>
					</field>
					<field>
						<name>PIN22</name>
						<description>GPIO pin PIOn_x value. 0 = Digital pin level is LOW. 1 = Digital pin level is HIGH.</description>
						<bitRange>[22:22]</bitRange>
					</field>
					<field>
						<name>PIN23</name>
						<description>GPIO pin PIOn_x value. 0 = Digital pin level is LOW. 1 = Digital pin level is HIGH.</description>
						<bitRange>[23:23]</bitRange>
					</field>
					<field>
						<name>PIN24</name>
						<description>GPIO pin PIOn_x value. 0 = Digital pin level is LOW. 1 = Digital pin level is HIGH.</description>
						<bitRange>[24:24]</bitRange>
					</field>
					<field>
						<name>PIN25</name>
						<description>GPIO pin PIOn_x value. 0 = Digital pin level is LOW. 1 = Digital pin level is HIGH.</description>
						<bitRange>[25:25]</bitRange>
					</field>
					<field>
						<name>PIN26</name>
						<description>GPIO pin PIOn_x value. 0 = Digital pin level is LOW. 1 = Digital pin level is HIGH.</description>
						<bitRange>[26:26]</bitRange>
					</field>
					<field>
						<name>PIN27</name>
						<description>GPIO pin PIOn_x value. 0 = Digital pin level is LOW. 1 = Digital pin level is HIGH.</description>
						<bitRange>[27:27]</bitRange>
					</field>
					<field>
						<name>PIN28</name>
						<description>GPIO pin PIOn_x value. 0 = Digital pin level is LOW. 1 = Digital pin level is HIGH.</description>
						<bitRange>[28:28]</bitRange>
					</field>
					<field>
						<name>PIN29</name>
						<description>GPIO pin PIOn_x value. 0 = Digital pin level is LOW. 1 = Digital pin level is HIGH.</description>
						<bitRange>[29:29]</bitRange>
					</field>
					<field>
						<name>PIN30</name>
						<description>GPIO pin PIOn_x value. 0 = Digital pin level is LOW. 1 = Digital pin level is HIGH.</description>
						<bitRange>[30:30]</bitRange>
					</field>
					<field>
						<name>PIN31</name>
						<description>GPIO pin PIOn_x value. 0 = Digital pin level is LOW. 1 = Digital pin level is HIGH.</description>
						<bitRange>[31:31]</bitRange>
					</field>
				</fields>
			</register>
			<register>
				<name>OUT</name>
				<description>Pin output value register.</description>
				<addressOffset>0x008</addressOffset>
				<access>read-write</access>
				<resetValue>0x00000000</resetValue>
				<resetMask>0xFFFFFFFF</resetMask>
				<fields>
					<field>
						<name>OUT0</name>
						<description>GPIO pin PIOn_x output value. 0 = Write: Set GPIO output pin to LOW. Read: GPIO output value is LOW. 1 = Write: Set GPIO output pin to HIGH. Read: GPIO output value is HIGH.</description>
						<bitRange>[0:0]</bitRange>
					</field>
					<field>
						<name>OUT1</name>
						<description>GPIO pin PIOn_x output value. 0 = Write: Set GPIO output pin to LOW. Read: GPIO output value is LOW. 1 = Write: Set GPIO output pin to HIGH. Read: GPIO output value is HIGH.</description>
						<bitRange>[1:1]</bitRange>
					</field>
					<field>
						<name>OUT2</name>
						<description>GPIO pin PIOn_x output value. 0 = Write: Set GPIO output pin to LOW. Read: GPIO output value is LOW. 1 = Write: Set GPIO output pin to HIGH. Read: GPIO output value is HIGH.</description>
						<bitRange>[2:2]</bitRange>
					</field>
					<field>
						<name>OUT3</name>
						<description>GPIO pin PIOn_x output value. 0 = Write: Set GPIO output pin to LOW. Read: GPIO output value is LOW. 1 = Write: Set GPIO output pin to HIGH. Read: GPIO output value is HIGH.</description>
						<bitRange>[3:3]</bitRange>
					</field>
					<field>
						<name>OUT4</name>
						<description>GPIO pin PIOn_x output value. 0 = Write: Set GPIO output pin to LOW. Read: GPIO output value is LOW. 1 = Write: Set GPIO output pin to HIGH. Read: GPIO output value is HIGH.</description>
						<bitRange>[4:4]</bitRange>
					</field>
					<field>
						<name>OUT5</name>
						<description>GPIO pin PIOn_x output value. 0 = Write: Set GPIO output pin to LOW. Read: GPIO output value is LOW. 1 = Write: Set GPIO output pin to HIGH. Read: GPIO output value is HIGH.</description>
						<bitRange>[5:5]</bitRange>
					</field>
					<field>
						<name>OUT6</name>
						<description>GPIO pin PIOn_x output value. 0 = Write: Set GPIO output pin to LOW. Read: GPIO output value is LOW. 1 = Write: Set GPIO output pin to HIGH. Read: GPIO output value is HIGH.</description>
						<bitRange>[6:6]</bitRange>
					</field>
					<field>
						<name>OUT7</name>
						<description>GPIO pin PIOn_x output value. 0 = Write: Set GPIO output pin to LOW. Read: GPIO output value is LOW. 1 = Write: Set GPIO output pin to HIGH. Read: GPIO output value is HIGH.</description>
						<bitRange>[7:7]</bitRange>
					</field>
					<field>
						<name>OUT8</name>
						<description>GPIO pin PIOn_x output value. 0 = Write: Set GPIO output pin to LOW. Read: GPIO output value is LOW. 1 = Write: Set GPIO output pin to HIGH. Read: GPIO output value is HIGH.</description>
						<bitRange>[8:8]</bitRange>
					</field>
					<field>
						<name>OUT9</name>
						<description>GPIO pin PIOn_x output value. 0 = Write: Set GPIO output pin to LOW. Read: GPIO output value is LOW. 1 = Write: Set GPIO output pin to HIGH. Read: GPIO output value is HIGH.</description>
						<bitRange>[9:9]</bitRange>
					</field>
					<field>
						<name>OUT10</name>
						<description>GPIO pin PIOn_x output value. 0 = Write: Set GPIO output pin to LOW. Read: GPIO output value is LOW. 1 = Write: Set GPIO output pin to HIGH. Read: GPIO output value is HIGH.</description>
						<bitRange>[10:10]</bitRange>
					</field>
					<field>
						<name>OUT11</name>
						<description>GPIO pin PIOn_x output value. 0 = Write: Set GPIO output pin to LOW. Read: GPIO output value is LOW. 1 = Write: Set GPIO output pin to HIGH. Read: GPIO output value is HIGH.</description>
						<bitRange>[11:11]</bitRange>
					</field>
					<field>
						<name>OUT12</name>
						<description>GPIO pin PIOn_x output value. 0 = Write: Set GPIO output pin to LOW. Read: GPIO output value is LOW. 1 = Write: Set GPIO output pin to HIGH. Read: GPIO output value is HIGH.</description>
						<bitRange>[12:12]</bitRange>
					</field>
					<field>
						<name>OUT13</name>
						<description>GPIO pin PIOn_x output value. 0 = Write: Set GPIO output pin to LOW. Read: GPIO output value is LOW. 1 = Write: Set GPIO output pin to HIGH. Read: GPIO output value is HIGH.</description>
						<bitRange>[13:13]</bitRange>
					</field>
					<field>
						<name>OUT14</name>
						<description>GPIO pin PIOn_x output value. 0 = Write: Set GPIO output pin to LOW. Read: GPIO output value is LOW. 1 = Write: Set GPIO output pin to HIGH. Read: GPIO output value is HIGH.</description>
						<bitRange>[14:14]</bitRange>
					</field>
					<field>
						<name>OUT15</name>
						<description>GPIO pin PIOn_x output value. 0 = Write: Set GPIO output pin to LOW. Read: GPIO output value is LOW. 1 = Write: Set GPIO output pin to HIGH. Read: GPIO output value is HIGH.</description>
						<bitRange>[15:15]</bitRange>
					</field>
					<field>
						<name>OUT16</name>
						<description>GPIO pin PIOn_x output value. 0 = Write: Set GPIO output pin to LOW. Read: GPIO output value is LOW. 1 = Write: Set GPIO output pin to HIGH. Read: GPIO output value is HIGH.</description>
						<bitRange>[16:16]</bitRange>
					</field>
					<field>
						<name>OUT17</name>
						<description>GPIO pin PIOn_x output value. 0 = Write: Set GPIO output pin to LOW. Read: GPIO output value is LOW. 1 = Write: Set GPIO output pin to HIGH. Read: GPIO output value is HIGH.</description>
						<bitRange>[17:17]</bitRange>
					</field>
					<field>
						<name>OUT18</name>
						<description>GPIO pin PIOn_x output value. 0 = Write: Set GPIO output pin to LOW. Read: GPIO output value is LOW. 1 = Write: Set GPIO output pin to HIGH. Read: GPIO output value is HIGH.</description>
						<bitRange>[18:18]</bitRange>
					</field>
					<field>
						<name>OUT19</name>
						<description>GPIO pin PIOn_x output value. 0 = Write: Set GPIO output pin to LOW. Read: GPIO output value is LOW. 1 = Write: Set GPIO output pin to HIGH. Read: GPIO output value is HIGH.</description>
						<bitRange>[19:19]</bitRange>
					</field>
					<field>
						<name>OUT20</name>
						<description>GPIO pin PIOn_x output value. 0 = Write: Set GPIO output pin to LOW. Read: GPIO output value is LOW. 1 = Write: Set GPIO output pin to HIGH. Read: GPIO output value is HIGH.</description>
						<bitRange>[20:20]</bitRange>
					</field>
					<field>
						<name>OUT21</name>
						<description>GPIO pin PIOn_x output value. 0 = Write: Set GPIO output pin to LOW. Read: GPIO output value is LOW. 1 = Write: Set GPIO output pin to HIGH. Read: GPIO output value is HIGH.</description>
						<bitRange>[21:21]</bitRange>
					</field>
					<field>
						<name>OUT22</name>
						<description>GPIO pin PIOn_x output value. 0 = Write: Set GPIO output pin to LOW. Read: GPIO output value is LOW. 1 = Write: Set GPIO output pin to HIGH. Read: GPIO output value is HIGH.</description>
						<bitRange>[22:22]</bitRange>
					</field>
					<field>
						<name>OUT23</name>
						<description>GPIO pin PIOn_x output value. 0 = Write: Set GPIO output pin to LOW. Read: GPIO output value is LOW. 1 = Write: Set GPIO output pin to HIGH. Read: GPIO output value is HIGH.</description>
						<bitRange>[23:23]</bitRange>
					</field>
					<field>
						<name>OUT24</name>
						<description>GPIO pin PIOn_x output value. 0 = Write: Set GPIO output pin to LOW. Read: GPIO output value is LOW. 1 = Write: Set GPIO output pin to HIGH. Read: GPIO output value is HIGH.</description>
						<bitRange>[24:24]</bitRange>
					</field>
					<field>
						<name>OUT25</name>
						<description>GPIO pin PIOn_x output value. 0 = Write: Set GPIO output pin to LOW. Read: GPIO output value is LOW. 1 = Write: Set GPIO output pin to HIGH. Read: GPIO output value is HIGH.</description>
						<bitRange>[25:25]</bitRange>
					</field>
					<field>
						<name>OUT26</name>
						<description>GPIO pin PIOn_x output value. 0 = Write: Set GPIO output pin to LOW. Read: GPIO output value is LOW. 1 = Write: Set GPIO output pin to HIGH. Read: GPIO output value is HIGH.</description>
						<bitRange>[26:26]</bitRange>
					</field>
					<field>
						<name>OUT27</name>
						<description>GPIO pin PIOn_x output value. 0 = Write: Set GPIO output pin to LOW. Read: GPIO output value is LOW. 1 = Write: Set GPIO output pin to HIGH. Read: GPIO output value is HIGH.</description>
						<bitRange>[27:27]</bitRange>
					</field>
					<field>
						<name>OUT28</name>
						<description>GPIO pin PIOn_x output value. 0 = Write: Set GPIO output pin to LOW. Read: GPIO output value is LOW. 1 = Write: Set GPIO output pin to HIGH. Read: GPIO output value is HIGH.</description>
						<bitRange>[28:28]</bitRange>
					</field>
					<field>
						<name>OUT29</name>
						<description>GPIO pin PIOn_x output value. 0 = Write: Set GPIO output pin to LOW. Read: GPIO output value is LOW. 1 = Write: Set GPIO output pin to HIGH. Read: GPIO output value is HIGH.</description>
						<bitRange>[29:29]</bitRange>
					</field>
					<field>
						<name>OUT30</name>
						<description>GPIO pin PIOn_x output value. 0 = Write: Set GPIO output pin to LOW. Read: GPIO output value is LOW. 1 = Write: Set GPIO output pin to HIGH. Read: GPIO output value is HIGH.</description>
						<bitRange>[30:30]</bitRange>
					</field>
					<field>
						<name>OUT31</name>
						<description>GPIO pin PIOn_x output value. 0 = Write: Set GPIO output pin to LOW. Read: GPIO output value is LOW. 1 = Write: Set GPIO output pin to HIGH. Read: GPIO output value is HIGH.</description>
						<bitRange>[31:31]</bitRange>
					</field>
				</fields>
			</register>
			<register>
				<name>SET</name>
				<description>Pin output value set register.</description>
				<addressOffset>0x00C</addressOffset>
				<access>write-only</access>
				<resetValue>0</resetValue>
				<resetMask>0xFFFFFFFF</resetMask>
				<fields>
					<field>
						<name>SET0</name>
						<description>Set GPIO pin PIOn_x output value. 0 = No effect on the GPIO output level.  1 = GPIO output is set to HIGH.</description>
						<bitRange>[0:0]</bitRange>
					</field>
					<field>
						<name>SET1</name>
						<description>Set GPIO pin PIOn_x output value. 0 = No effect on the GPIO output level.  1 = GPIO output is set to HIGH.</description>
						<bitRange>[1:1]</bitRange>
					</field>
					<field>
						<name>SET2</name>
						<description>Set GPIO pin PIOn_x output value. 0 = No effect on the GPIO output level.  1 = GPIO output is set to HIGH.</description>
						<bitRange>[2:2]</bitRange>
					</field>
					<field>
						<name>SET3</name>
						<description>Set GPIO pin PIOn_x output value. 0 = No effect on the GPIO output level.  1 = GPIO output is set to HIGH.</description>
						<bitRange>[3:3]</bitRange>
					</field>
					<field>
						<name>SET4</name>
						<description>Set GPIO pin PIOn_x output value. 0 = No effect on the GPIO output level.  1 = GPIO output is set to HIGH.</description>
						<bitRange>[4:4]</bitRange>
					</field>
					<field>
						<name>SET5</name>
						<description>Set GPIO pin PIOn_x output value. 0 = No effect on the GPIO output level.  1 = GPIO output is set to HIGH.</description>
						<bitRange>[5:5]</bitRange>
					</field>
					<field>
						<name>SET6</name>
						<description>Set GPIO pin PIOn_x output value. 0 = No effect on the GPIO output level.  1 = GPIO output is set to HIGH.</description>
						<bitRange>[6:6]</bitRange>
					</field>
					<field>
						<name>SET7</name>
						<description>Set GPIO pin PIOn_x output value. 0 = No effect on the GPIO output level.  1 = GPIO output is set to HIGH.</description>
						<bitRange>[7:7]</bitRange>
					</field>
					<field>
						<name>SET8</name>
						<description>Set GPIO pin PIOn_x output value. 0 = No effect on the GPIO output level.  1 = GPIO output is set to HIGH.</description>
						<bitRange>[8:8]</bitRange>
					</field>
					<field>
						<name>SET9</name>
						<description>Set GPIO pin PIOn_x output value. 0 = No effect on the GPIO output level.  1 = GPIO output is set to HIGH.</description>
						<bitRange>[9:9]</bitRange>
					</field>
					<field>
						<name>SET10</name>
						<description>Set GPIO pin PIOn_x output value. 0 = No effect on the GPIO output level.  1 = GPIO output is set to HIGH.</description>
						<bitRange>[10:10]</bitRange>
					</field>
					<field>
						<name>SET11</name>
						<description>Set GPIO pin PIOn_x output value. 0 = No effect on the GPIO output level.  1 = GPIO output is set to HIGH.</description>
						<bitRange>[11:11]</bitRange>
					</field>
					<field>
						<name>SET12</name>
						<description>Set GPIO pin PIOn_x output value. 0 = No effect on the GPIO output level.  1 = GPIO output is set to HIGH.</description>
						<bitRange>[12:12]</bitRange>
					</field>
					<field>
						<name>SET13</name>
						<description>Set GPIO pin PIOn_x output value. 0 = No effect on the GPIO output level.  1 = GPIO output is set to HIGH.</description>
						<bitRange>[13:13]</bitRange>
					</field>
					<field>
						<name>SET14</name>
						<description>Set GPIO pin PIOn_x output value. 0 = No effect on the GPIO output level.  1 = GPIO output is set to HIGH.</description>
						<bitRange>[14:14]</bitRange>
					</field>
					<field>
						<name>SET15</name>
						<description>Set GPIO pin PIOn_x output value. 0 = No effect on the GPIO output level.  1 = GPIO output is set to HIGH.</description>
						<bitRange>[15:15]</bitRange>
					</field>
					<field>
						<name>SET16</name>
						<description>Set GPIO pin PIOn_x output value. 0 = No effect on the GPIO output level.  1 = GPIO output is set to HIGH.</description>
						<bitRange>[16:16]</bitRange>
					</field>
					<field>
						<name>SET17</name>
						<description>Set GPIO pin PIOn_x output value. 0 = No effect on the GPIO output level.  1 = GPIO output is set to HIGH.</description>
						<bitRange>[17:17]</bitRange>
					</field>
					<field>
						<name>SET18</name>
						<description>Set GPIO pin PIOn_x output value. 0 = No effect on the GPIO output level.  1 = GPIO output is set to HIGH.</description>
						<bitRange>[18:18]</bitRange>
					</field>
					<field>
						<name>SET19</name>
						<description>Set GPIO pin PIOn_x output value. 0 = No effect on the GPIO output level.  1 = GPIO output is set to HIGH.</description>
						<bitRange>[19:19]</bitRange>
					</field>
					<field>
						<name>SET20</name>
						<description>Set GPIO pin PIOn_x output value. 0 = No effect on the GPIO output level.  1 = GPIO output is set to HIGH.</description>
						<bitRange>[20:20]</bitRange>
					</field>
					<field>
						<name>SET21</name>
						<description>Set GPIO pin PIOn_x output value. 0 = No effect on the GPIO output level.  1 = GPIO output is set to HIGH.</description>
						<bitRange>[21:21]</bitRange>
					</field>
					<field>
						<name>SET22</name>
						<description>Set GPIO pin PIOn_x output value. 0 = No effect on the GPIO output level.  1 = GPIO output is set to HIGH.</description>
						<bitRange>[22:22]</bitRange>
					</field>
					<field>
						<name>SET23</name>
						<description>Set GPIO pin PIOn_x output value. 0 = No effect on the GPIO output level.  1 = GPIO output is set to HIGH.</description>
						<bitRange>[23:23]</bitRange>
					</field>
					<field>
						<name>SET24</name>
						<description>Set GPIO pin PIOn_x output value. 0 = No effect on the GPIO output level.  1 = GPIO output is set to HIGH.</description>
						<bitRange>[24:24]</bitRange>
					</field>
					<field>
						<name>SET25</name>
						<description>Set GPIO pin PIOn_x output value. 0 = No effect on the GPIO output level.  1 = GPIO output is set to HIGH.</description>
						<bitRange>[25:25]</bitRange>
					</field>
					<field>
						<name>SET26</name>
						<description>Set GPIO pin PIOn_x output value. 0 = No effect on the GPIO output level.  1 = GPIO output is set to HIGH.</description>
						<bitRange>[26:26]</bitRange>
					</field>
					<field>
						<name>SET27</name>
						<description>Set GPIO pin PIOn_x output value. 0 = No effect on the GPIO output level.  1 = GPIO output is set to HIGH.</description>
						<bitRange>[27:27]</bitRange>
					</field>
					<field>
						<name>SET28</name>
						<description>Set GPIO pin PIOn_x output value. 0 = No effect on the GPIO output level.  1 = GPIO output is set to HIGH.</description>
						<bitRange>[28:28]</bitRange>
					</field>
					<field>
						<name>SET29</name>
						<description>Set GPIO pin PIOn_x output value. 0 = No effect on the GPIO output level.  1 = GPIO output is set to HIGH.</description>
						<bitRange>[29:29]</bitRange>
					</field>
					<field>
						<name>SET30</name>
						<description>Set GPIO pin PIOn_x output value. 0 = No effect on the GPIO output level.  1 = GPIO output is set to HIGH.</description>
						<bitRange>[30:30]</bitRange>
					</field>
					<field>
						<name>SET31</name>
						<description>Set GPIO pin PIOn_x output value. 0 = No effect on the GPIO output level.  1 = GPIO output is set to HIGH.</description>
						<bitRange>[31:31]</bitRange>
					</field>
				</fields>
			</register>
			<register>
				<name>CLR</name>
				<description>Pin output value clear register.</description>
				<addressOffset>0x010</addressOffset>
				<access>write-only</access>
				<resetValue>0</resetValue>
				<resetMask>0xFFFFFFFF</resetMask>
				<fields>
					<field>
						<name>CLEAR0</name>
						<description>Clear GPIO pin PIOn_x output value. 0 = No effect on the GPIO output level.  1 = GPIO output is set to LOW.</description>
						<bitRange>[0:0]</bitRange>
					</field>
					<field>
						<name>CLEAR1</name>
						<description>Clear GPIO pin PIOn_x output value. 0 = No effect on the GPIO output level.  1 = GPIO output is set to LOW.</description>
						<bitRange>[1:1]</bitRange>
					</field>
					<field>
						<name>CLEAR2</name>
						<description>Clear GPIO pin PIOn_x output value. 0 = No effect on the GPIO output level.  1 = GPIO output is set to LOW.</description>
						<bitRange>[2:2]</bitRange>
					</field>
					<field>
						<name>CLEAR3</name>
						<description>Clear GPIO pin PIOn_x output value. 0 = No effect on the GPIO output level.  1 = GPIO output is set to LOW.</description>
						<bitRange>[3:3]</bitRange>
					</field>
					<field>
						<name>CLEAR4</name>
						<description>Clear GPIO pin PIOn_x output value. 0 = No effect on the GPIO output level.  1 = GPIO output is set to LOW.</description>
						<bitRange>[4:4]</bitRange>
					</field>
					<field>
						<name>CLEAR5</name>
						<description>Clear GPIO pin PIOn_x output value. 0 = No effect on the GPIO output level.  1 = GPIO output is set to LOW.</description>
						<bitRange>[5:5]</bitRange>
					</field>
					<field>
						<name>CLEAR6</name>
						<description>Clear GPIO pin PIOn_x output value. 0 = No effect on the GPIO output level.  1 = GPIO output is set to LOW.</description>
						<bitRange>[6:6]</bitRange>
					</field>
					<field>
						<name>CLEAR7</name>
						<description>Clear GPIO pin PIOn_x output value. 0 = No effect on the GPIO output level.  1 = GPIO output is set to LOW.</description>
						<bitRange>[7:7]</bitRange>
					</field>
					<field>
						<name>CLEAR8</name>
						<description>Clear GPIO pin PIOn_x output value. 0 = No effect on the GPIO output level.  1 = GPIO output is set to LOW.</description>
						<bitRange>[8:8]</bitRange>
					</field>
					<field>
						<name>CLEAR9</name>
						<description>Clear GPIO pin PIOn_x output value. 0 = No effect on the GPIO output level.  1 = GPIO output is set to LOW.</description>
						<bitRange>[9:9]</bitRange>
					</field>
					<field>
						<name>CLEAR10</name>
						<description>Clear GPIO pin PIOn_x output value. 0 = No effect on the GPIO output level.  1 = GPIO output is set to LOW.</description>
						<bitRange>[10:10]</bitRange>
					</field>
					<field>
						<name>CLEAR11</name>
						<description>Clear GPIO pin PIOn_x output value. 0 = No effect on the GPIO output level.  1 = GPIO output is set to LOW.</description>
						<bitRange>[11:11]</bitRange>
					</field>
					<field>
						<name>CLEAR12</name>
						<description>Clear GPIO pin PIOn_x output value. 0 = No effect on the GPIO output level.  1 = GPIO output is set to LOW.</description>
						<bitRange>[12:12]</bitRange>
					</field>
					<field>
						<name>CLEAR13</name>
						<description>Clear GPIO pin PIOn_x output value. 0 = No effect on the GPIO output level.  1 = GPIO output is set to LOW.</description>
						<bitRange>[13:13]</bitRange>
					</field>
					<field>
						<name>CLEAR14</name>
						<description>Clear GPIO pin PIOn_x output value. 0 = No effect on the GPIO output level.  1 = GPIO output is set to LOW.</description>
						<bitRange>[14:14]</bitRange>
					</field>
					<field>
						<name>CLEAR15</name>
						<description>Clear GPIO pin PIOn_x output value. 0 = No effect on the GPIO output level.  1 = GPIO output is set to LOW.</description>
						<bitRange>[15:15]</bitRange>
					</field>
					<field>
						<name>CLEAR16</name>
						<description>Clear GPIO pin PIOn_x output value. 0 = No effect on the GPIO output level.  1 = GPIO output is set to LOW.</description>
						<bitRange>[16:16]</bitRange>
					</field>
					<field>
						<name>CLEAR17</name>
						<description>Clear GPIO pin PIOn_x output value. 0 = No effect on the GPIO output level.  1 = GPIO output is set to LOW.</description>
						<bitRange>[17:17]</bitRange>
					</field>
					<field>
						<name>CLEAR18</name>
						<description>Clear GPIO pin PIOn_x output value. 0 = No effect on the GPIO output level.  1 = GPIO output is set to LOW.</description>
						<bitRange>[18:18]</bitRange>
					</field>
					<field>
						<name>CLEAR19</name>
						<description>Clear GPIO pin PIOn_x output value. 0 = No effect on the GPIO output level.  1 = GPIO output is set to LOW.</description>
						<bitRange>[19:19]</bitRange>
					</field>
					<field>
						<name>CLEAR20</name>
						<description>Clear GPIO pin PIOn_x output value. 0 = No effect on the GPIO output level.  1 = GPIO output is set to LOW.</description>
						<bitRange>[20:20]</bitRange>
					</field>
					<field>
						<name>CLEAR21</name>
						<description>Clear GPIO pin PIOn_x output value. 0 = No effect on the GPIO output level.  1 = GPIO output is set to LOW.</description>
						<bitRange>[21:21]</bitRange>
					</field>
					<field>
						<name>CLEAR22</name>
						<description>Clear GPIO pin PIOn_x output value. 0 = No effect on the GPIO output level.  1 = GPIO output is set to LOW.</description>
						<bitRange>[22:22]</bitRange>
					</field>
					<field>
						<name>CLEAR23</name>
						<description>Clear GPIO pin PIOn_x output value. 0 = No effect on the GPIO output level.  1 = GPIO output is set to LOW.</description>
						<bitRange>[23:23]</bitRange>
					</field>
					<field>
						<name>CLEAR24</name>
						<description>Clear GPIO pin PIOn_x output value. 0 = No effect on the GPIO output level.  1 = GPIO output is set to LOW.</description>
						<bitRange>[24:24]</bitRange>
					</field>
					<field>
						<name>CLEAR25</name>
						<description>Clear GPIO pin PIOn_x output value. 0 = No effect on the GPIO output level.  1 = GPIO output is set to LOW.</description>
						<bitRange>[25:25]</bitRange>
					</field>
					<field>
						<name>CLEAR26</name>
						<description>Clear GPIO pin PIOn_x output value. 0 = No effect on the GPIO output level.  1 = GPIO output is set to LOW.</description>
						<bitRange>[26:26]</bitRange>
					</field>
					<field>
						<name>CLEAR27</name>
						<description>Clear GPIO pin PIOn_x output value. 0 = No effect on the GPIO output level.  1 = GPIO output is set to LOW.</description>
						<bitRange>[27:27]</bitRange>
					</field>
					<field>
						<name>CLEAR28</name>
						<description>Clear GPIO pin PIOn_x output value. 0 = No effect on the GPIO output level.  1 = GPIO output is set to LOW.</description>
						<bitRange>[28:28]</bitRange>
					</field>
					<field>
						<name>CLEAR29</name>
						<description>Clear GPIO pin PIOn_x output value. 0 = No effect on the GPIO output level.  1 = GPIO output is set to LOW.</description>
						<bitRange>[29:29]</bitRange>
					</field>
					<field>
						<name>CLEAR30</name>
						<description>Clear GPIO pin PIOn_x output value. 0 = No effect on the GPIO output level.  1 = GPIO output is set to LOW.</description>
						<bitRange>[30:30]</bitRange>
					</field>
					<field>
						<name>CLEAR31</name>
						<description>Clear GPIO pin PIOn_x output value. 0 = No effect on the GPIO output level.  1 = GPIO output is set to LOW.</description>
						<bitRange>[31:31]</bitRange>
					</field>
				</fields>
			</register>
			<register>
				<name>NOT</name>
				<description>Pin output value invert register.</description>
				<addressOffset>0x014</addressOffset>
				<access>write-only</access>
				<resetValue>0x00000000</resetValue>
				<resetMask>0xFFFFFFFF</resetMask>
				<fields>
					<field>
						<name>NOT0</name>
						<description>Invert GPIO pin PIOn_x output value. 0 = No effect on the GPIO output level.  1 = GPIO output is inverted from its current value.</description>
						<bitRange>[0:0]</bitRange>
					</field>
					<field>
						<name>NOT1</name>
						<description>Invert GPIO pin PIOn_x output value. 0 = No effect on the GPIO output level.  1 = GPIO output is inverted from its current value.</description>
						<bitRange>[1:1]</bitRange>
					</field>
					<field>
						<name>NOT2</name>
						<description>Invert GPIO pin PIOn_x output value. 0 = No effect on the GPIO output level.  1 = GPIO output is inverted from its current value.</description>
						<bitRange>[2:2]</bitRange>
					</field>
					<field>
						<name>NOT3</name>
						<description>Invert GPIO pin PIOn_x output value. 0 = No effect on the GPIO output level.  1 = GPIO output is inverted from its current value.</description>
						<bitRange>[3:3]</bitRange>
					</field>
					<field>
						<name>NOT4</name>
						<description>Invert GPIO pin PIOn_x output value. 0 = No effect on the GPIO output level.  1 = GPIO output is inverted from its current value.</description>
						<bitRange>[4:4]</bitRange>
					</field>
					<field>
						<name>NOT5</name>
						<description>Invert GPIO pin PIOn_x output value. 0 = No effect on the GPIO output level.  1 = GPIO output is inverted from its current value.</description>
						<bitRange>[5:5]</bitRange>
					</field>
					<field>
						<name>NOT6</name>
						<description>Invert GPIO pin PIOn_x output value. 0 = No effect on the GPIO output level.  1 = GPIO output is inverted from its current value.</description>
						<bitRange>[6:6]</bitRange>
					</field>
					<field>
						<name>NOT7</name>
						<description>Invert GPIO pin PIOn_x output value. 0 = No effect on the GPIO output level.  1 = GPIO output is inverted from its current value.</description>
						<bitRange>[7:7]</bitRange>
					</field>
					<field>
						<name>NOT8</name>
						<description>Invert GPIO pin PIOn_x output value. 0 = No effect on the GPIO output level.  1 = GPIO output is inverted from its current value.</description>
						<bitRange>[8:8]</bitRange>
					</field>
					<field>
						<name>NOT9</name>
						<description>Invert GPIO pin PIOn_x output value. 0 = No effect on the GPIO output level.  1 = GPIO output is inverted from its current value.</description>
						<bitRange>[9:9]</bitRange>
					</field>
					<field>
						<name>NOT10</name>
						<description>Invert GPIO pin PIOn_x output value. 0 = No effect on the GPIO output level.  1 = GPIO output is inverted from its current value.</description>
						<bitRange>[10:10]</bitRange>
					</field>
					<field>
						<name>NOT11</name>
						<description>Invert GPIO pin PIOn_x output value. 0 = No effect on the GPIO output level.  1 = GPIO output is inverted from its current value.</description>
						<bitRange>[11:11]</bitRange>
					</field>
					<field>
						<name>NOT12</name>
						<description>Invert GPIO pin PIOn_x output value. 0 = No effect on the GPIO output level.  1 = GPIO output is inverted from its current value.</description>
						<bitRange>[12:12]</bitRange>
					</field>
					<field>
						<name>NOT13</name>
						<description>Invert GPIO pin PIOn_x output value. 0 = No effect on the GPIO output level.  1 = GPIO output is inverted from its current value.</description>
						<bitRange>[13:13]</bitRange>
					</field>
					<field>
						<name>NOT14</name>
						<description>Invert GPIO pin PIOn_x output value. 0 = No effect on the GPIO output level.  1 = GPIO output is inverted from its current value.</description>
						<bitRange>[14:14]</bitRange>
					</field>
					<field>
						<name>NOT15</name>
						<description>Invert GPIO pin PIOn_x output value. 0 = No effect on the GPIO output level.  1 = GPIO output is inverted from its current value.</description>
						<bitRange>[15:15]</bitRange>
					</field>
					<field>
						<name>NOT16</name>
						<description>Invert GPIO pin PIOn_x output value. 0 = No effect on the GPIO output level.  1 = GPIO output is inverted from its current value.</description>
						<bitRange>[16:16]</bitRange>
					</field>
					<field>
						<name>NOT17</name>
						<description>Invert GPIO pin PIOn_x output value. 0 = No effect on the GPIO output level.  1 = GPIO output is inverted from its current value.</description>
						<bitRange>[17:17]</bitRange>
					</field>
					<field>
						<name>NOT18</name>
						<description>Invert GPIO pin PIOn_x output value. 0 = No effect on the GPIO output level.  1 = GPIO output is inverted from its current value.</description>
						<bitRange>[18:18]</bitRange>
					</field>
					<field>
						<name>NOT19</name>
						<description>Invert GPIO pin PIOn_x output value. 0 = No effect on the GPIO output level.  1 = GPIO output is inverted from its current value.</description>
						<bitRange>[19:19]</bitRange>
					</field>
					<field>
						<name>NOT20</name>
						<description>Invert GPIO pin PIOn_x output value. 0 = No effect on the GPIO output level.  1 = GPIO output is inverted from its current value.</description>
						<bitRange>[20:20]</bitRange>
					</field>
					<field>
						<name>NOT21</name>
						<description>Invert GPIO pin PIOn_x output value. 0 = No effect on the GPIO output level.  1 = GPIO output is inverted from its current value.</description>
						<bitRange>[21:21]</bitRange>
					</field>
					<field>
						<name>NOT22</name>
						<description>Invert GPIO pin PIOn_x output value. 0 = No effect on the GPIO output level.  1 = GPIO output is inverted from its current value.</description>
						<bitRange>[22:22]</bitRange>
					</field>
					<field>
						<name>NOT23</name>
						<description>Invert GPIO pin PIOn_x output value. 0 = No effect on the GPIO output level.  1 = GPIO output is inverted from its current value.</description>
						<bitRange>[23:23]</bitRange>
					</field>
					<field>
						<name>NOT24</name>
						<description>Invert GPIO pin PIOn_x output value. 0 = No effect on the GPIO output level.  1 = GPIO output is inverted from its current value.</description>
						<bitRange>[24:24]</bitRange>
					</field>
					<field>
						<name>NOT25</name>
						<description>Invert GPIO pin PIOn_x output value. 0 = No effect on the GPIO output level.  1 = GPIO output is inverted from its current value.</description>
						<bitRange>[25:25]</bitRange>
					</field>
					<field>
						<name>NOT26</name>
						<description>Invert GPIO pin PIOn_x output value. 0 = No effect on the GPIO output level.  1 = GPIO output is inverted from its current value.</description>
						<bitRange>[26:26]</bitRange>
					</field>
					<field>
						<name>NOT27</name>
						<description>Invert GPIO pin PIOn_x output value. 0 = No effect on the GPIO output level.  1 = GPIO output is inverted from its current value.</description>
						<bitRange>[27:27]</bitRange>
					</field>
					<field>
						<name>NOT28</name>
						<description>Invert GPIO pin PIOn_x output value. 0 = No effect on the GPIO output level.  1 = GPIO output is inverted from its current value.</description>
						<bitRange>[28:28]</bitRange>
					</field>
					<field>
						<name>NOT29</name>
						<description>Invert GPIO pin PIOn_x output value. 0 = No effect on the GPIO output level.  1 = GPIO output is inverted from its current value.</description>
						<bitRange>[29:29]</bitRange>
					</field>
					<field>
						<name>NOT30</name>
						<description>Invert GPIO pin PIOn_x output value. 0 = No effect on the GPIO output level.  1 = GPIO output is inverted from its current value.</description>
						<bitRange>[30:30]</bitRange>
					</field>
					<field>
						<name>NOT31</name>
						<description>Invert GPIO pin PIOn_x output value. 0 = No effect on the GPIO output level.  1 = GPIO output is inverted from its current value.</description>
						<bitRange>[31:31]</bitRange>
					</field>
				</fields>
			</register>
			<register>
				<name>DIR</name>
				<description>Data direction register.</description>
				<addressOffset>0x020</addressOffset>
				<access>read-write</access>
				<resetValue>0x00000000</resetValue>
				<resetMask>0xFFFFFFFF</resetMask>
				<fields>
					<field>
						<name>IO0</name>
						<description>Selects GPIO pin PIOn_x as input or output. 0 = Pin PIOn_x is configured as input.  1 = Pin PIOn_x is configured as output.</description>
						<bitRange>[0:0]</bitRange>
					</field>
					<field>
						<name>IO1</name>
						<description>Selects GPIO pin PIOn_x as input or output. 0 = Pin PIOn_x is configured as input.  1 = Pin PIOn_x is configured as output.</description>
						<bitRange>[1:1]</bitRange>
					</field>
					<field>
						<name>IO2</name>
						<description>Selects GPIO pin PIOn_x as input or output. 0 = Pin PIOn_x is configured as input.  1 = Pin PIOn_x is configured as output.</description>
						<bitRange>[2:2]</bitRange>
					</field>
					<field>
						<name>IO3</name>
						<description>Selects GPIO pin PIOn_x as input or output. 0 = Pin PIOn_x is configured as input.  1 = Pin PIOn_x is configured as output.</description>
						<bitRange>[3:3]</bitRange>
					</field>
					<field>
						<name>IO4</name>
						<description>Selects GPIO pin PIOn_x as input or output. 0 = Pin PIOn_x is configured as input.  1 = Pin PIOn_x is configured as output.</description>
						<bitRange>[4:4]</bitRange>
					</field>
					<field>
						<name>IO5</name>
						<description>Selects GPIO pin PIOn_x as input or output. 0 = Pin PIOn_x is configured as input.  1 = Pin PIOn_x is configured as output.</description>
						<bitRange>[5:5]</bitRange>
					</field>
					<field>
						<name>IO6</name>
						<description>Selects GPIO pin PIOn_x as input or output. 0 = Pin PIOn_x is configured as input.  1 = Pin PIOn_x is configured as output.</description>
						<bitRange>[6:6]</bitRange>
					</field>
					<field>
						<name>IO7</name>
						<description>Selects GPIO pin PIOn_x as input or output. 0 = Pin PIOn_x is configured as input.  1 = Pin PIOn_x is configured as output.</description>
						<bitRange>[7:7]</bitRange>
					</field>
					<field>
						<name>IO8</name>
						<description>Selects GPIO pin PIOn_x as input or output. 0 = Pin PIOn_x is configured as input.  1 = Pin PIOn_x is configured as output.</description>
						<bitRange>[8:8]</bitRange>
					</field>
					<field>
						<name>IO9</name>
						<description>Selects GPIO pin PIOn_x as input or output. 0 = Pin PIOn_x is configured as input.  1 = Pin PIOn_x is configured as output.</description>
						<bitRange>[9:9]</bitRange>
					</field>
					<field>
						<name>IO10</name>
						<description>Selects GPIO pin PIOn_x as input or output. 0 = Pin PIOn_x is configured as input.  1 = Pin PIOn_x is configured as output.</description>
						<bitRange>[10:10]</bitRange>
					</field>
					<field>
						<name>IO11</name>
						<description>Selects GPIO pin PIOn_x as input or output. 0 = Pin PIOn_x is configured as input.  1 = Pin PIOn_x is configured as output.</description>
						<bitRange>[11:11]</bitRange>
					</field>
					<field>
						<name>IO12</name>
						<description>Selects GPIO pin PIOn_x as input or output. 0 = Pin PIOn_x is configured as input.  1 = Pin PIOn_x is configured as output.</description>
						<bitRange>[12:12]</bitRange>
					</field>
					<field>
						<name>IO13</name>
						<description>Selects GPIO pin PIOn_x as input or output. 0 = Pin PIOn_x is configured as input.  1 = Pin PIOn_x is configured as output.</description>
						<bitRange>[13:13]</bitRange>
					</field>
					<field>
						<name>IO14</name>
						<description>Selects GPIO pin PIOn_x as input or output. 0 = Pin PIOn_x is configured as input.  1 = Pin PIOn_x is configured as output.</description>
						<bitRange>[14:14]</bitRange>
					</field>
					<field>
						<name>IO15</name>
						<description>Selects GPIO pin PIOn_x as input or output. 0 = Pin PIOn_x is configured as input.  1 = Pin PIOn_x is configured as output.</description>
						<bitRange>[15:15]</bitRange>
					</field>
					<field>
						<name>IO16</name>
						<description>Selects GPIO pin PIOn_x as input or output. 0 = Pin PIOn_x is configured as input.  1 = Pin PIOn_x is configured as output.</description>
						<bitRange>[16:16]</bitRange>
					</field>
					<field>
						<name>IO17</name>
						<description>Selects GPIO pin PIOn_x as input or output. 0 = Pin PIOn_x is configured as input.  1 = Pin PIOn_x is configured as output.</description>
						<bitRange>[17:17]</bitRange>
					</field>
					<field>
						<name>IO18</name>
						<description>Selects GPIO pin PIOn_x as input or output. 0 = Pin PIOn_x is configured as input.  1 = Pin PIOn_x is configured as output.</description>
						<bitRange>[18:18]</bitRange>
					</field>
					<field>
						<name>IO19</name>
						<description>Selects GPIO pin PIOn_x as input or output. 0 = Pin PIOn_x is configured as input.  1 = Pin PIOn_x is configured as output.</description>
						<bitRange>[19:19]</bitRange>
					</field>
					<field>
						<name>IO20</name>
						<description>Selects GPIO pin PIOn_x as input or output. 0 = Pin PIOn_x is configured as input.  1 = Pin PIOn_x is configured as output.</description>
						<bitRange>[20:20]</bitRange>
					</field>
					<field>
						<name>IO21</name>
						<description>Selects GPIO pin PIOn_x as input or output. 0 = Pin PIOn_x is configured as input.  1 = Pin PIOn_x is configured as output.</description>
						<bitRange>[21:21]</bitRange>
					</field>
					<field>
						<name>IO22</name>
						<description>Selects GPIO pin PIOn_x as input or output. 0 = Pin PIOn_x is configured as input.  1 = Pin PIOn_x is configured as output.</description>
						<bitRange>[22:22]</bitRange>
					</field>
					<field>
						<name>IO23</name>
						<description>Selects GPIO pin PIOn_x as input or output. 0 = Pin PIOn_x is configured as input.  1 = Pin PIOn_x is configured as output.</description>
						<bitRange>[23:23]</bitRange>
					</field>
					<field>
						<name>IO24</name>
						<description>Selects GPIO pin PIOn_x as input or output. 0 = Pin PIOn_x is configured as input.  1 = Pin PIOn_x is configured as output.</description>
						<bitRange>[24:24]</bitRange>
					</field>
					<field>
						<name>IO25</name>
						<description>Selects GPIO pin PIOn_x as input or output. 0 = Pin PIOn_x is configured as input.  1 = Pin PIOn_x is configured as output.</description>
						<bitRange>[25:25]</bitRange>
					</field>
					<field>
						<name>IO26</name>
						<description>Selects GPIO pin PIOn_x as input or output. 0 = Pin PIOn_x is configured as input.  1 = Pin PIOn_x is configured as output.</description>
						<bitRange>[26:26]</bitRange>
					</field>
					<field>
						<name>IO27</name>
						<description>Selects GPIO pin PIOn_x as input or output. 0 = Pin PIOn_x is configured as input.  1 = Pin PIOn_x is configured as output.</description>
						<bitRange>[27:27]</bitRange>
					</field>
					<field>
						<name>IO28</name>
						<description>Selects GPIO pin PIOn_x as input or output. 0 = Pin PIOn_x is configured as input.  1 = Pin PIOn_x is configured as output.</description>
						<bitRange>[28:28]</bitRange>
					</field>
					<field>
						<name>IO29</name>
						<description>Selects GPIO pin PIOn_x as input or output. 0 = Pin PIOn_x is configured as input.  1 = Pin PIOn_x is configured as output.</description>
						<bitRange>[29:29]</bitRange>
					</field>
					<field>
						<name>IO30</name>
						<description>Selects GPIO pin PIOn_x as input or output. 0 = Pin PIOn_x is configured as input.  1 = Pin PIOn_x is configured as output.</description>
						<bitRange>[30:30]</bitRange>
					</field>
					<field>
						<name>IO31</name>
						<description>Selects GPIO pin PIOn_x as input or output. 0 = Pin PIOn_x is configured as input.  1 = Pin PIOn_x is configured as output.</description>
						<bitRange>[31:31]</bitRange>
					</field>
				</fields>
			</register>
			<register>
				<name>IS</name>
				<description>Interrupt sense register.</description>
				<addressOffset>0x024</addressOffset>
				<access>read-write</access>
				<resetValue>0x00000000</resetValue>
				<resetMask>0xFFFFFFFF</resetMask>
				<fields>
					<field>
						<name>ISENSE0</name>
						<description>Selects interrupt on pin PIOn_x as level or edge sensitive. 0 = Interrupt on pin PIOn_x is configured as edge sensitive. 1 = Interrupt on pin PIOn_x is configured as level sensitive.</description>
						<bitRange>[0:0]</bitRange>
					</field>
					<field>
						<name>ISENSE1</name>
						<description>Selects interrupt on pin PIOn_x as level or edge sensitive. 0 = Interrupt on pin PIOn_x is configured as edge sensitive. 1 = Interrupt on pin PIOn_x is configured as level sensitive.</description>
						<bitRange>[1:1]</bitRange>
					</field>
					<field>
						<name>ISENSE2</name>
						<description>Selects interrupt on pin PIOn_x as level or edge sensitive. 0 = Interrupt on pin PIOn_x is configured as edge sensitive. 1 = Interrupt on pin PIOn_x is configured as level sensitive.</description>
						<bitRange>[2:2]</bitRange>
					</field>
					<field>
						<name>ISENSE3</name>
						<description>Selects interrupt on pin PIOn_x as level or edge sensitive. 0 = Interrupt on pin PIOn_x is configured as edge sensitive. 1 = Interrupt on pin PIOn_x is configured as level sensitive.</description>
						<bitRange>[3:3]</bitRange>
					</field>
					<field>
						<name>ISENSE4</name>
						<description>Selects interrupt on pin PIOn_x as level or edge sensitive. 0 = Interrupt on pin PIOn_x is configured as edge sensitive. 1 = Interrupt on pin PIOn_x is configured as level sensitive.</description>
						<bitRange>[4:4]</bitRange>
					</field>
					<field>
						<name>ISENSE5</name>
						<description>Selects interrupt on pin PIOn_x as level or edge sensitive. 0 = Interrupt on pin PIOn_x is configured as edge sensitive. 1 = Interrupt on pin PIOn_x is configured as level sensitive.</description>
						<bitRange>[5:5]</bitRange>
					</field>
					<field>
						<name>ISENSE6</name>
						<description>Selects interrupt on pin PIOn_x as level or edge sensitive. 0 = Interrupt on pin PIOn_x is configured as edge sensitive. 1 = Interrupt on pin PIOn_x is configured as level sensitive.</description>
						<bitRange>[6:6]</bitRange>
					</field>
					<field>
						<name>ISENSE7</name>
						<description>Selects interrupt on pin PIOn_x as level or edge sensitive. 0 = Interrupt on pin PIOn_x is configured as edge sensitive. 1 = Interrupt on pin PIOn_x is configured as level sensitive.</description>
						<bitRange>[7:7]</bitRange>
					</field>
					<field>
						<name>ISENSE8</name>
						<description>Selects interrupt on pin PIOn_x as level or edge sensitive. 0 = Interrupt on pin PIOn_x is configured as edge sensitive. 1 = Interrupt on pin PIOn_x is configured as level sensitive.</description>
						<bitRange>[8:8]</bitRange>
					</field>
					<field>
						<name>ISENSE9</name>
						<description>Selects interrupt on pin PIOn_x as level or edge sensitive. 0 = Interrupt on pin PIOn_x is configured as edge sensitive. 1 = Interrupt on pin PIOn_x is configured as level sensitive.</description>
						<bitRange>[9:9]</bitRange>
					</field>
					<field>
						<name>ISENSE10</name>
						<description>Selects interrupt on pin PIOn_x as level or edge sensitive. 0 = Interrupt on pin PIOn_x is configured as edge sensitive. 1 = Interrupt on pin PIOn_x is configured as level sensitive.</description>
						<bitRange>[10:10]</bitRange>
					</field>
					<field>
						<name>ISENSE11</name>
						<description>Selects interrupt on pin PIOn_x as level or edge sensitive. 0 = Interrupt on pin PIOn_x is configured as edge sensitive. 1 = Interrupt on pin PIOn_x is configured as level sensitive.</description>
						<bitRange>[11:11]</bitRange>
					</field>
					<field>
						<name>ISENSE12</name>
						<description>Selects interrupt on pin PIOn_x as level or edge sensitive. 0 = Interrupt on pin PIOn_x is configured as edge sensitive. 1 = Interrupt on pin PIOn_x is configured as level sensitive.</description>
						<bitRange>[12:12]</bitRange>
					</field>
					<field>
						<name>ISENSE13</name>
						<description>Selects interrupt on pin PIOn_x as level or edge sensitive. 0 = Interrupt on pin PIOn_x is configured as edge sensitive. 1 = Interrupt on pin PIOn_x is configured as level sensitive.</description>
						<bitRange>[13:13]</bitRange>
					</field>
					<field>
						<name>ISENSE14</name>
						<description>Selects interrupt on pin PIOn_x as level or edge sensitive. 0 = Interrupt on pin PIOn_x is configured as edge sensitive. 1 = Interrupt on pin PIOn_x is configured as level sensitive.</description>
						<bitRange>[14:14]</bitRange>
					</field>
					<field>
						<name>ISENSE15</name>
						<description>Selects interrupt on pin PIOn_x as level or edge sensitive. 0 = Interrupt on pin PIOn_x is configured as edge sensitive. 1 = Interrupt on pin PIOn_x is configured as level sensitive.</description>
						<bitRange>[15:15]</bitRange>
					</field>
					<field>
						<name>ISENSE16</name>
						<description>Selects interrupt on pin PIOn_x as level or edge sensitive. 0 = Interrupt on pin PIOn_x is configured as edge sensitive. 1 = Interrupt on pin PIOn_x is configured as level sensitive.</description>
						<bitRange>[16:16]</bitRange>
					</field>
					<field>
						<name>ISENSE17</name>
						<description>Selects interrupt on pin PIOn_x as level or edge sensitive. 0 = Interrupt on pin PIOn_x is configured as edge sensitive. 1 = Interrupt on pin PIOn_x is configured as level sensitive.</description>
						<bitRange>[17:17]</bitRange>
					</field>
					<field>
						<name>ISENSE18</name>
						<description>Selects interrupt on pin PIOn_x as level or edge sensitive. 0 = Interrupt on pin PIOn_x is configured as edge sensitive. 1 = Interrupt on pin PIOn_x is configured as level sensitive.</description>
						<bitRange>[18:18]</bitRange>
					</field>
					<field>
						<name>ISENSE19</name>
						<description>Selects interrupt on pin PIOn_x as level or edge sensitive. 0 = Interrupt on pin PIOn_x is configured as edge sensitive. 1 = Interrupt on pin PIOn_x is configured as level sensitive.</description>
						<bitRange>[19:19]</bitRange>
					</field>
					<field>
						<name>ISENSE20</name>
						<description>Selects interrupt on pin PIOn_x as level or edge sensitive. 0 = Interrupt on pin PIOn_x is configured as edge sensitive. 1 = Interrupt on pin PIOn_x is configured as level sensitive.</description>
						<bitRange>[20:20]</bitRange>
					</field>
					<field>
						<name>ISENSE21</name>
						<description>Selects interrupt on pin PIOn_x as level or edge sensitive. 0 = Interrupt on pin PIOn_x is configured as edge sensitive. 1 = Interrupt on pin PIOn_x is configured as level sensitive.</description>
						<bitRange>[21:21]</bitRange>
					</field>
					<field>
						<name>ISENSE22</name>
						<description>Selects interrupt on pin PIOn_x as level or edge sensitive. 0 = Interrupt on pin PIOn_x is configured as edge sensitive. 1 = Interrupt on pin PIOn_x is configured as level sensitive.</description>
						<bitRange>[22:22]</bitRange>
					</field>
					<field>
						<name>ISENSE23</name>
						<description>Selects interrupt on pin PIOn_x as level or edge sensitive. 0 = Interrupt on pin PIOn_x is configured as edge sensitive. 1 = Interrupt on pin PIOn_x is configured as level sensitive.</description>
						<bitRange>[23:23]</bitRange>
					</field>
					<field>
						<name>ISENSE24</name>
						<description>Selects interrupt on pin PIOn_x as level or edge sensitive. 0 = Interrupt on pin PIOn_x is configured as edge sensitive. 1 = Interrupt on pin PIOn_x is configured as level sensitive.</description>
						<bitRange>[24:24]</bitRange>
					</field>
					<field>
						<name>ISENSE25</name>
						<description>Selects interrupt on pin PIOn_x as level or edge sensitive. 0 = Interrupt on pin PIOn_x is configured as edge sensitive. 1 = Interrupt on pin PIOn_x is configured as level sensitive.</description>
						<bitRange>[25:25]</bitRange>
					</field>
					<field>
						<name>ISENSE26</name>
						<description>Selects interrupt on pin PIOn_x as level or edge sensitive. 0 = Interrupt on pin PIOn_x is configured as edge sensitive. 1 = Interrupt on pin PIOn_x is configured as level sensitive.</description>
						<bitRange>[26:26]</bitRange>
					</field>
					<field>
						<name>ISENSE27</name>
						<description>Selects interrupt on pin PIOn_x as level or edge sensitive. 0 = Interrupt on pin PIOn_x is configured as edge sensitive. 1 = Interrupt on pin PIOn_x is configured as level sensitive.</description>
						<bitRange>[27:27]</bitRange>
					</field>
					<field>
						<name>ISENSE28</name>
						<description>Selects interrupt on pin PIOn_x as level or edge sensitive. 0 = Interrupt on pin PIOn_x is configured as edge sensitive. 1 = Interrupt on pin PIOn_x is configured as level sensitive.</description>
						<bitRange>[28:28]</bitRange>
					</field>
					<field>
						<name>ISENSE29</name>
						<description>Selects interrupt on pin PIOn_x as level or edge sensitive. 0 = Interrupt on pin PIOn_x is configured as edge sensitive. 1 = Interrupt on pin PIOn_x is configured as level sensitive.</description>
						<bitRange>[29:29]</bitRange>
					</field>
					<field>
						<name>ISENSE30</name>
						<description>Selects interrupt on pin PIOn_x as level or edge sensitive. 0 = Interrupt on pin PIOn_x is configured as edge sensitive. 1 = Interrupt on pin PIOn_x is configured as level sensitive.</description>
						<bitRange>[30:30]</bitRange>
					</field>
					<field>
						<name>ISENSE31</name>
						<description>Selects interrupt on pin PIOn_x as level or edge sensitive. 0 = Interrupt on pin PIOn_x is configured as edge sensitive. 1 = Interrupt on pin PIOn_x is configured as level sensitive.</description>
						<bitRange>[31:31]</bitRange>
					</field>
				</fields>
			</register>
			<register>
				<name>IBE</name>
				<description>Interrupt both edges register.</description>
				<addressOffset>0x028</addressOffset>
				<access>read-write</access>
				<resetValue>0x00000000</resetValue>
				<resetMask>0xFFFFFFFF</resetMask>
				<fields>
					<field>
						<name>IBE0</name>
						<description>Selects interrupt on pin PIOn_x to be triggered on both edges. 0 = Interrupt on pin PIOn_x is controlled through register GPIOnIEV.  1 = Both edges on pin PIOn_x trigger an interrupt.</description>
						<bitRange>[0:0]</bitRange>
					</field>
					<field>
						<name>IBE1</name>
						<description>Selects interrupt on pin PIOn_x to be triggered on both edges. 0 = Interrupt on pin PIOn_x is controlled through register GPIOnIEV.  1 = Both edges on pin PIOn_x trigger an interrupt.</description>
						<bitRange>[1:1]</bitRange>
					</field>
					<field>
						<name>IBE2</name>
						<description>Selects interrupt on pin PIOn_x to be triggered on both edges. 0 = Interrupt on pin PIOn_x is controlled through register GPIOnIEV.  1 = Both edges on pin PIOn_x trigger an interrupt.</description>
						<bitRange>[2:2]</bitRange>
					</field>
					<field>
						<name>IBE3</name>
						<description>Selects interrupt on pin PIOn_x to be triggered on both edges. 0 = Interrupt on pin PIOn_x is controlled through register GPIOnIEV.  1 = Both edges on pin PIOn_x trigger an interrupt.</description>
						<bitRange>[3:3]</bitRange>
					</field>
					<field>
						<name>IBE4</name>
						<description>Selects interrupt on pin PIOn_x to be triggered on both edges. 0 = Interrupt on pin PIOn_x is controlled through register GPIOnIEV.  1 = Both edges on pin PIOn_x trigger an interrupt.</description>
						<bitRange>[4:4]</bitRange>
					</field>
					<field>
						<name>IBE5</name>
						<description>Selects interrupt on pin PIOn_x to be triggered on both edges. 0 = Interrupt on pin PIOn_x is controlled through register GPIOnIEV.  1 = Both edges on pin PIOn_x trigger an interrupt.</description>
						<bitRange>[5:5]</bitRange>
					</field>
					<field>
						<name>IBE6</name>
						<description>Selects interrupt on pin PIOn_x to be triggered on both edges. 0 = Interrupt on pin PIOn_x is controlled through register GPIOnIEV.  1 = Both edges on pin PIOn_x trigger an interrupt.</description>
						<bitRange>[6:6]</bitRange>
					</field>
					<field>
						<name>IBE7</name>
						<description>Selects interrupt on pin PIOn_x to be triggered on both edges. 0 = Interrupt on pin PIOn_x is controlled through register GPIOnIEV.  1 = Both edges on pin PIOn_x trigger an interrupt.</description>
						<bitRange>[7:7]</bitRange>
					</field>
					<field>
						<name>IBE8</name>
						<description>Selects interrupt on pin PIOn_x to be triggered on both edges. 0 = Interrupt on pin PIOn_x is controlled through register GPIOnIEV.  1 = Both edges on pin PIOn_x trigger an interrupt.</description>
						<bitRange>[8:8]</bitRange>
					</field>
					<field>
						<name>IBE9</name>
						<description>Selects interrupt on pin PIOn_x to be triggered on both edges. 0 = Interrupt on pin PIOn_x is controlled through register GPIOnIEV.  1 = Both edges on pin PIOn_x trigger an interrupt.</description>
						<bitRange>[9:9]</bitRange>
					</field>
					<field>
						<name>IBE10</name>
						<description>Selects interrupt on pin PIOn_x to be triggered on both edges. 0 = Interrupt on pin PIOn_x is controlled through register GPIOnIEV.  1 = Both edges on pin PIOn_x trigger an interrupt.</description>
						<bitRange>[10:10]</bitRange>
					</field>
					<field>
						<name>IBE11</name>
						<description>Selects interrupt on pin PIOn_x to be triggered on both edges. 0 = Interrupt on pin PIOn_x is controlled through register GPIOnIEV.  1 = Both edges on pin PIOn_x trigger an interrupt.</description>
						<bitRange>[11:11]</bitRange>
					</field>
					<field>
						<name>IBE12</name>
						<description>Selects interrupt on pin PIOn_x to be triggered on both edges. 0 = Interrupt on pin PIOn_x is controlled through register GPIOnIEV.  1 = Both edges on pin PIOn_x trigger an interrupt.</description>
						<bitRange>[12:12]</bitRange>
					</field>
					<field>
						<name>IBE13</name>
						<description>Selects interrupt on pin PIOn_x to be triggered on both edges. 0 = Interrupt on pin PIOn_x is controlled through register GPIOnIEV.  1 = Both edges on pin PIOn_x trigger an interrupt.</description>
						<bitRange>[13:13]</bitRange>
					</field>
					<field>
						<name>IBE14</name>
						<description>Selects interrupt on pin PIOn_x to be triggered on both edges. 0 = Interrupt on pin PIOn_x is controlled through register GPIOnIEV.  1 = Both edges on pin PIOn_x trigger an interrupt.</description>
						<bitRange>[14:14]</bitRange>
					</field>
					<field>
						<name>IBE15</name>
						<description>Selects interrupt on pin PIOn_x to be triggered on both edges. 0 = Interrupt on pin PIOn_x is controlled through register GPIOnIEV.  1 = Both edges on pin PIOn_x trigger an interrupt.</description>
						<bitRange>[15:15]</bitRange>
					</field>
					<field>
						<name>IBE16</name>
						<description>Selects interrupt on pin PIOn_x to be triggered on both edges. 0 = Interrupt on pin PIOn_x is controlled through register GPIOnIEV.  1 = Both edges on pin PIOn_x trigger an interrupt.</description>
						<bitRange>[16:16]</bitRange>
					</field>
					<field>
						<name>IBE17</name>
						<description>Selects interrupt on pin PIOn_x to be triggered on both edges. 0 = Interrupt on pin PIOn_x is controlled through register GPIOnIEV.  1 = Both edges on pin PIOn_x trigger an interrupt.</description>
						<bitRange>[17:17]</bitRange>
					</field>
					<field>
						<name>IBE18</name>
						<description>Selects interrupt on pin PIOn_x to be triggered on both edges. 0 = Interrupt on pin PIOn_x is controlled through register GPIOnIEV.  1 = Both edges on pin PIOn_x trigger an interrupt.</description>
						<bitRange>[18:18]</bitRange>
					</field>
					<field>
						<name>IBE19</name>
						<description>Selects interrupt on pin PIOn_x to be triggered on both edges. 0 = Interrupt on pin PIOn_x is controlled through register GPIOnIEV.  1 = Both edges on pin PIOn_x trigger an interrupt.</description>
						<bitRange>[19:19]</bitRange>
					</field>
					<field>
						<name>IBE20</name>
						<description>Selects interrupt on pin PIOn_x to be triggered on both edges. 0 = Interrupt on pin PIOn_x is controlled through register GPIOnIEV.  1 = Both edges on pin PIOn_x trigger an interrupt.</description>
						<bitRange>[20:20]</bitRange>
					</field>
					<field>
						<name>IBE21</name>
						<description>Selects interrupt on pin PIOn_x to be triggered on both edges. 0 = Interrupt on pin PIOn_x is controlled through register GPIOnIEV.  1 = Both edges on pin PIOn_x trigger an interrupt.</description>
						<bitRange>[21:21]</bitRange>
					</field>
					<field>
						<name>IBE22</name>
						<description>Selects interrupt on pin PIOn_x to be triggered on both edges. 0 = Interrupt on pin PIOn_x is controlled through register GPIOnIEV.  1 = Both edges on pin PIOn_x trigger an interrupt.</description>
						<bitRange>[22:22]</bitRange>
					</field>
					<field>
						<name>IBE23</name>
						<description>Selects interrupt on pin PIOn_x to be triggered on both edges. 0 = Interrupt on pin PIOn_x is controlled through register GPIOnIEV.  1 = Both edges on pin PIOn_x trigger an interrupt.</description>
						<bitRange>[23:23]</bitRange>
					</field>
					<field>
						<name>IBE24</name>
						<description>Selects interrupt on pin PIOn_x to be triggered on both edges. 0 = Interrupt on pin PIOn_x is controlled through register GPIOnIEV.  1 = Both edges on pin PIOn_x trigger an interrupt.</description>
						<bitRange>[24:24]</bitRange>
					</field>
					<field>
						<name>IBE25</name>
						<description>Selects interrupt on pin PIOn_x to be triggered on both edges. 0 = Interrupt on pin PIOn_x is controlled through register GPIOnIEV.  1 = Both edges on pin PIOn_x trigger an interrupt.</description>
						<bitRange>[25:25]</bitRange>
					</field>
					<field>
						<name>IBE26</name>
						<description>Selects interrupt on pin PIOn_x to be triggered on both edges. 0 = Interrupt on pin PIOn_x is controlled through register GPIOnIEV.  1 = Both edges on pin PIOn_x trigger an interrupt.</description>
						<bitRange>[26:26]</bitRange>
					</field>
					<field>
						<name>IBE27</name>
						<description>Selects interrupt on pin PIOn_x to be triggered on both edges. 0 = Interrupt on pin PIOn_x is controlled through register GPIOnIEV.  1 = Both edges on pin PIOn_x trigger an interrupt.</description>
						<bitRange>[27:27]</bitRange>
					</field>
					<field>
						<name>IBE28</name>
						<description>Selects interrupt on pin PIOn_x to be triggered on both edges. 0 = Interrupt on pin PIOn_x is controlled through register GPIOnIEV.  1 = Both edges on pin PIOn_x trigger an interrupt.</description>
						<bitRange>[28:28]</bitRange>
					</field>
					<field>
						<name>IBE29</name>
						<description>Selects interrupt on pin PIOn_x to be triggered on both edges. 0 = Interrupt on pin PIOn_x is controlled through register GPIOnIEV.  1 = Both edges on pin PIOn_x trigger an interrupt.</description>
						<bitRange>[29:29]</bitRange>
					</field>
					<field>
						<name>IBE30</name>
						<description>Selects interrupt on pin PIOn_x to be triggered on both edges. 0 = Interrupt on pin PIOn_x is controlled through register GPIOnIEV.  1 = Both edges on pin PIOn_x trigger an interrupt.</description>
						<bitRange>[30:30]</bitRange>
					</field>
					<field>
						<name>IBE31</name>
						<description>Selects interrupt on pin PIOn_x to be triggered on both edges. 0 = Interrupt on pin PIOn_x is controlled through register GPIOnIEV.  1 = Both edges on pin PIOn_x trigger an interrupt.</description>
						<bitRange>[31:31]</bitRange>
					</field>
				</fields>
			</register>
			<register>
				<name>IEV</name>
				<description>Interrupt event register.</description>
				<addressOffset>0x02C</addressOffset>
				<access>read-write</access>
				<resetValue>0x00000000</resetValue>
				<resetMask>0xFFFFFFFF</resetMask>
				<fields>
					<field>
						<name>IEV0</name>
						<description>Selects interrupt on pin PIOn_x to be triggered rising or falling edges. 0 = Depending on setting in register GPIOnIS, falling edges or LOW level on pin PIOn_x trigger an interrupt.  1 = Depending on setting in register GPIOnIS, rising edges or HIGH level on pin PIOn_x trigger an interrupt.</description>
						<bitRange>[0:0]</bitRange>
					</field>
					<field>
						<name>IEV1</name>
						<description>Selects interrupt on pin PIOn_x to be triggered rising or falling edges. 0 = Depending on setting in register GPIOnIS, falling edges or LOW level on pin PIOn_x trigger an interrupt.  1 = Depending on setting in register GPIOnIS, rising edges or HIGH level on pin PIOn_x trigger an interrupt.</description>
						<bitRange>[1:1]</bitRange>
					</field>
					<field>
						<name>IEV2</name>
						<description>Selects interrupt on pin PIOn_x to be triggered rising or falling edges. 0 = Depending on setting in register GPIOnIS, falling edges or LOW level on pin PIOn_x trigger an interrupt.  1 = Depending on setting in register GPIOnIS, rising edges or HIGH level on pin PIOn_x trigger an interrupt.</description>
						<bitRange>[2:2]</bitRange>
					</field>
					<field>
						<name>IEV3</name>
						<description>Selects interrupt on pin PIOn_x to be triggered rising or falling edges. 0 = Depending on setting in register GPIOnIS, falling edges or LOW level on pin PIOn_x trigger an interrupt.  1 = Depending on setting in register GPIOnIS, rising edges or HIGH level on pin PIOn_x trigger an interrupt.</description>
						<bitRange>[3:3]</bitRange>
					</field>
					<field>
						<name>IEV4</name>
						<description>Selects interrupt on pin PIOn_x to be triggered rising or falling edges. 0 = Depending on setting in register GPIOnIS, falling edges or LOW level on pin PIOn_x trigger an interrupt.  1 = Depending on setting in register GPIOnIS, rising edges or HIGH level on pin PIOn_x trigger an interrupt.</description>
						<bitRange>[4:4]</bitRange>
					</field>
					<field>
						<name>IEV5</name>
						<description>Selects interrupt on pin PIOn_x to be triggered rising or falling edges. 0 = Depending on setting in register GPIOnIS, falling edges or LOW level on pin PIOn_x trigger an interrupt.  1 = Depending on setting in register GPIOnIS, rising edges or HIGH level on pin PIOn_x trigger an interrupt.</description>
						<bitRange>[5:5]</bitRange>
					</field>
					<field>
						<name>IEV6</name>
						<description>Selects interrupt on pin PIOn_x to be triggered rising or falling edges. 0 = Depending on setting in register GPIOnIS, falling edges or LOW level on pin PIOn_x trigger an interrupt.  1 = Depending on setting in register GPIOnIS, rising edges or HIGH level on pin PIOn_x trigger an interrupt.</description>
						<bitRange>[6:6]</bitRange>
					</field>
					<field>
						<name>IEV7</name>
						<description>Selects interrupt on pin PIOn_x to be triggered rising or falling edges. 0 = Depending on setting in register GPIOnIS, falling edges or LOW level on pin PIOn_x trigger an interrupt.  1 = Depending on setting in register GPIOnIS, rising edges or HIGH level on pin PIOn_x trigger an interrupt.</description>
						<bitRange>[7:7]</bitRange>
					</field>
					<field>
						<name>IEV8</name>
						<description>Selects interrupt on pin PIOn_x to be triggered rising or falling edges. 0 = Depending on setting in register GPIOnIS, falling edges or LOW level on pin PIOn_x trigger an interrupt.  1 = Depending on setting in register GPIOnIS, rising edges or HIGH level on pin PIOn_x trigger an interrupt.</description>
						<bitRange>[8:8]</bitRange>
					</field>
					<field>
						<name>IEV9</name>
						<description>Selects interrupt on pin PIOn_x to be triggered rising or falling edges. 0 = Depending on setting in register GPIOnIS, falling edges or LOW level on pin PIOn_x trigger an interrupt.  1 = Depending on setting in register GPIOnIS, rising edges or HIGH level on pin PIOn_x trigger an interrupt.</description>
						<bitRange>[9:9]</bitRange>
					</field>
					<field>
						<name>IEV10</name>
						<description>Selects interrupt on pin PIOn_x to be triggered rising or falling edges. 0 = Depending on setting in register GPIOnIS, falling edges or LOW level on pin PIOn_x trigger an interrupt.  1 = Depending on setting in register GPIOnIS, rising edges or HIGH level on pin PIOn_x trigger an interrupt.</description>
						<bitRange>[10:10]</bitRange>
					</field>
					<field>
						<name>IEV11</name>
						<description>Selects interrupt on pin PIOn_x to be triggered rising or falling edges. 0 = Depending on setting in register GPIOnIS, falling edges or LOW level on pin PIOn_x trigger an interrupt.  1 = Depending on setting in register GPIOnIS, rising edges or HIGH level on pin PIOn_x trigger an interrupt.</description>
						<bitRange>[11:11]</bitRange>
					</field>
					<field>
						<name>IEV12</name>
						<description>Selects interrupt on pin PIOn_x to be triggered rising or falling edges. 0 = Depending on setting in register GPIOnIS, falling edges or LOW level on pin PIOn_x trigger an interrupt.  1 = Depending on setting in register GPIOnIS, rising edges or HIGH level on pin PIOn_x trigger an interrupt.</description>
						<bitRange>[12:12]</bitRange>
					</field>
					<field>
						<name>IEV13</name>
						<description>Selects interrupt on pin PIOn_x to be triggered rising or falling edges. 0 = Depending on setting in register GPIOnIS, falling edges or LOW level on pin PIOn_x trigger an interrupt.  1 = Depending on setting in register GPIOnIS, rising edges or HIGH level on pin PIOn_x trigger an interrupt.</description>
						<bitRange>[13:13]</bitRange>
					</field>
					<field>
						<name>IEV14</name>
						<description>Selects interrupt on pin PIOn_x to be triggered rising or falling edges. 0 = Depending on setting in register GPIOnIS, falling edges or LOW level on pin PIOn_x trigger an interrupt.  1 = Depending on setting in register GPIOnIS, rising edges or HIGH level on pin PIOn_x trigger an interrupt.</description>
						<bitRange>[14:14]</bitRange>
					</field>
					<field>
						<name>IEV15</name>
						<description>Selects interrupt on pin PIOn_x to be triggered rising or falling edges. 0 = Depending on setting in register GPIOnIS, falling edges or LOW level on pin PIOn_x trigger an interrupt.  1 = Depending on setting in register GPIOnIS, rising edges or HIGH level on pin PIOn_x trigger an interrupt.</description>
						<bitRange>[15:15]</bitRange>
					</field>
					<field>
						<name>IEV16</name>
						<description>Selects interrupt on pin PIOn_x to be triggered rising or falling edges. 0 = Depending on setting in register GPIOnIS, falling edges or LOW level on pin PIOn_x trigger an interrupt.  1 = Depending on setting in register GPIOnIS, rising edges or HIGH level on pin PIOn_x trigger an interrupt.</description>
						<bitRange>[16:16]</bitRange>
					</field>
					<field>
						<name>IEV17</name>
						<description>Selects interrupt on pin PIOn_x to be triggered rising or falling edges. 0 = Depending on setting in register GPIOnIS, falling edges or LOW level on pin PIOn_x trigger an interrupt.  1 = Depending on setting in register GPIOnIS, rising edges or HIGH level on pin PIOn_x trigger an interrupt.</description>
						<bitRange>[17:17]</bitRange>
					</field>
					<field>
						<name>IEV18</name>
						<description>Selects interrupt on pin PIOn_x to be triggered rising or falling edges. 0 = Depending on setting in register GPIOnIS, falling edges or LOW level on pin PIOn_x trigger an interrupt.  1 = Depending on setting in register GPIOnIS, rising edges or HIGH level on pin PIOn_x trigger an interrupt.</description>
						<bitRange>[18:18]</bitRange>
					</field>
					<field>
						<name>IEV19</name>
						<description>Selects interrupt on pin PIOn_x to be triggered rising or falling edges. 0 = Depending on setting in register GPIOnIS, falling edges or LOW level on pin PIOn_x trigger an interrupt.  1 = Depending on setting in register GPIOnIS, rising edges or HIGH level on pin PIOn_x trigger an interrupt.</description>
						<bitRange>[19:19]</bitRange>
					</field>
					<field>
						<name>IEV20</name>
						<description>Selects interrupt on pin PIOn_x to be triggered rising or falling edges. 0 = Depending on setting in register GPIOnIS, falling edges or LOW level on pin PIOn_x trigger an interrupt.  1 = Depending on setting in register GPIOnIS, rising edges or HIGH level on pin PIOn_x trigger an interrupt.</description>
						<bitRange>[20:20]</bitRange>
					</field>
					<field>
						<name>IEV21</name>
						<description>Selects interrupt on pin PIOn_x to be triggered rising or falling edges. 0 = Depending on setting in register GPIOnIS, falling edges or LOW level on pin PIOn_x trigger an interrupt.  1 = Depending on setting in register GPIOnIS, rising edges or HIGH level on pin PIOn_x trigger an interrupt.</description>
						<bitRange>[21:21]</bitRange>
					</field>
					<field>
						<name>IEV22</name>
						<description>Selects interrupt on pin PIOn_x to be triggered rising or falling edges. 0 = Depending on setting in register GPIOnIS, falling edges or LOW level on pin PIOn_x trigger an interrupt.  1 = Depending on setting in register GPIOnIS, rising edges or HIGH level on pin PIOn_x trigger an interrupt.</description>
						<bitRange>[22:22]</bitRange>
					</field>
					<field>
						<name>IEV23</name>
						<description>Selects interrupt on pin PIOn_x to be triggered rising or falling edges. 0 = Depending on setting in register GPIOnIS, falling edges or LOW level on pin PIOn_x trigger an interrupt.  1 = Depending on setting in register GPIOnIS, rising edges or HIGH level on pin PIOn_x trigger an interrupt.</description>
						<bitRange>[23:23]</bitRange>
					</field>
					<field>
						<name>IEV24</name>
						<description>Selects interrupt on pin PIOn_x to be triggered rising or falling edges. 0 = Depending on setting in register GPIOnIS, falling edges or LOW level on pin PIOn_x trigger an interrupt.  1 = Depending on setting in register GPIOnIS, rising edges or HIGH level on pin PIOn_x trigger an interrupt.</description>
						<bitRange>[24:24]</bitRange>
					</field>
					<field>
						<name>IEV25</name>
						<description>Selects interrupt on pin PIOn_x to be triggered rising or falling edges. 0 = Depending on setting in register GPIOnIS, falling edges or LOW level on pin PIOn_x trigger an interrupt.  1 = Depending on setting in register GPIOnIS, rising edges or HIGH level on pin PIOn_x trigger an interrupt.</description>
						<bitRange>[25:25]</bitRange>
					</field>
					<field>
						<name>IEV26</name>
						<description>Selects interrupt on pin PIOn_x to be triggered rising or falling edges. 0 = Depending on setting in register GPIOnIS, falling edges or LOW level on pin PIOn_x trigger an interrupt.  1 = Depending on setting in register GPIOnIS, rising edges or HIGH level on pin PIOn_x trigger an interrupt.</description>
						<bitRange>[26:26]</bitRange>
					</field>
					<field>
						<name>IEV27</name>
						<description>Selects interrupt on pin PIOn_x to be triggered rising or falling edges. 0 = Depending on setting in register GPIOnIS, falling edges or LOW level on pin PIOn_x trigger an interrupt.  1 = Depending on setting in register GPIOnIS, rising edges or HIGH level on pin PIOn_x trigger an interrupt.</description>
						<bitRange>[27:27]</bitRange>
					</field>
					<field>
						<name>IEV28</name>
						<description>Selects interrupt on pin PIOn_x to be triggered rising or falling edges. 0 = Depending on setting in register GPIOnIS, falling edges or LOW level on pin PIOn_x trigger an interrupt.  1 = Depending on setting in register GPIOnIS, rising edges or HIGH level on pin PIOn_x trigger an interrupt.</description>
						<bitRange>[28:28]</bitRange>
					</field>
					<field>
						<name>IEV29</name>
						<description>Selects interrupt on pin PIOn_x to be triggered rising or falling edges. 0 = Depending on setting in register GPIOnIS, falling edges or LOW level on pin PIOn_x trigger an interrupt.  1 = Depending on setting in register GPIOnIS, rising edges or HIGH level on pin PIOn_x trigger an interrupt.</description>
						<bitRange>[29:29]</bitRange>
					</field>
					<field>
						<name>IEV30</name>
						<description>Selects interrupt on pin PIOn_x to be triggered rising or falling edges. 0 = Depending on setting in register GPIOnIS, falling edges or LOW level on pin PIOn_x trigger an interrupt.  1 = Depending on setting in register GPIOnIS, rising edges or HIGH level on pin PIOn_x trigger an interrupt.</description>
						<bitRange>[30:30]</bitRange>
					</field>
					<field>
						<name>IEV31</name>
						<description>Selects interrupt on pin PIOn_x to be triggered rising or falling edges. 0 = Depending on setting in register GPIOnIS, falling edges or LOW level on pin PIOn_x trigger an interrupt.  1 = Depending on setting in register GPIOnIS, rising edges or HIGH level on pin PIOn_x trigger an interrupt.</description>
						<bitRange>[31:31]</bitRange>
					</field>
				</fields>
			</register>
			<register>
				<name>IE</name>
				<description>Interrupt mask register.</description>
				<addressOffset>0x030</addressOffset>
				<access>read-write</access>
				<resetValue>0x00000000</resetValue>
				<resetMask>0xFFFFFFFF</resetMask>
				<fields>
					<field>
						<name>MASK0</name>
						<description>Selects interrupt on pin PIOn_x to be masked. 0 = Interrupt on pin PIOn_x is masked.  1 = Interrupt on pin PIOn_x is not masked.</description>
						<bitRange>[0:0]</bitRange>
					</field>
					<field>
						<name>MASK1</name>
						<description>Selects interrupt on pin PIOn_x to be masked. 0 = Interrupt on pin PIOn_x is masked.  1 = Interrupt on pin PIOn_x is not masked.</description>
						<bitRange>[1:1]</bitRange>
					</field>
					<field>
						<name>MASK2</name>
						<description>Selects interrupt on pin PIOn_x to be masked. 0 = Interrupt on pin PIOn_x is masked.  1 = Interrupt on pin PIOn_x is not masked.</description>
						<bitRange>[2:2]</bitRange>
					</field>
					<field>
						<name>MASK3</name>
						<description>Selects interrupt on pin PIOn_x to be masked. 0 = Interrupt on pin PIOn_x is masked.  1 = Interrupt on pin PIOn_x is not masked.</description>
						<bitRange>[3:3]</bitRange>
					</field>
					<field>
						<name>MASK4</name>
						<description>Selects interrupt on pin PIOn_x to be masked. 0 = Interrupt on pin PIOn_x is masked.  1 = Interrupt on pin PIOn_x is not masked.</description>
						<bitRange>[4:4]</bitRange>
					</field>
					<field>
						<name>MASK5</name>
						<description>Selects interrupt on pin PIOn_x to be masked. 0 = Interrupt on pin PIOn_x is masked.  1 = Interrupt on pin PIOn_x is not masked.</description>
						<bitRange>[5:5]</bitRange>
					</field>
					<field>
						<name>MASK6</name>
						<description>Selects interrupt on pin PIOn_x to be masked. 0 = Interrupt on pin PIOn_x is masked.  1 = Interrupt on pin PIOn_x is not masked.</description>
						<bitRange>[6:6]</bitRange>
					</field>
					<field>
						<name>MASK7</name>
						<description>Selects interrupt on pin PIOn_x to be masked. 0 = Interrupt on pin PIOn_x is masked.  1 = Interrupt on pin PIOn_x is not masked.</description>
						<bitRange>[7:7]</bitRange>
					</field>
					<field>
						<name>MASK8</name>
						<description>Selects interrupt on pin PIOn_x to be masked. 0 = Interrupt on pin PIOn_x is masked.  1 = Interrupt on pin PIOn_x is not masked.</description>
						<bitRange>[8:8]</bitRange>
					</field>
					<field>
						<name>MASK9</name>
						<description>Selects interrupt on pin PIOn_x to be masked. 0 = Interrupt on pin PIOn_x is masked.  1 = Interrupt on pin PIOn_x is not masked.</description>
						<bitRange>[9:9]</bitRange>
					</field>
					<field>
						<name>MASK10</name>
						<description>Selects interrupt on pin PIOn_x to be masked. 0 = Interrupt on pin PIOn_x is masked.  1 = Interrupt on pin PIOn_x is not masked.</description>
						<bitRange>[10:10]</bitRange>
					</field>
					<field>
						<name>MASK11</name>
						<description>Selects interrupt on pin PIOn_x to be masked. 0 = Interrupt on pin PIOn_x is masked.  1 = Interrupt on pin PIOn_x is not masked.</description>
						<bitRange>[11:11]</bitRange>
					</field>
					<field>
						<name>MASK12</name>
						<description>Selects interrupt on pin PIOn_x to be masked. 0 = Interrupt on pin PIOn_x is masked.  1 = Interrupt on pin PIOn_x is not masked.</description>
						<bitRange>[12:12]</bitRange>
					</field>
					<field>
						<name>MASK13</name>
						<description>Selects interrupt on pin PIOn_x to be masked. 0 = Interrupt on pin PIOn_x is masked.  1 = Interrupt on pin PIOn_x is not masked.</description>
						<bitRange>[13:13]</bitRange>
					</field>
					<field>
						<name>MASK14</name>
						<description>Selects interrupt on pin PIOn_x to be masked. 0 = Interrupt on pin PIOn_x is masked.  1 = Interrupt on pin PIOn_x is not masked.</description>
						<bitRange>[14:14]</bitRange>
					</field>
					<field>
						<name>MASK15</name>
						<description>Selects interrupt on pin PIOn_x to be masked. 0 = Interrupt on pin PIOn_x is masked.  1 = Interrupt on pin PIOn_x is not masked.</description>
						<bitRange>[15:15]</bitRange>
					</field>
					<field>
						<name>MASK16</name>
						<description>Selects interrupt on pin PIOn_x to be masked. 0 = Interrupt on pin PIOn_x is masked.  1 = Interrupt on pin PIOn_x is not masked.</description>
						<bitRange>[16:16]</bitRange>
					</field>
					<field>
						<name>MASK17</name>
						<description>Selects interrupt on pin PIOn_x to be masked. 0 = Interrupt on pin PIOn_x is masked.  1 = Interrupt on pin PIOn_x is not masked.</description>
						<bitRange>[17:17]</bitRange>
					</field>
					<field>
						<name>MASK18</name>
						<description>Selects interrupt on pin PIOn_x to be masked. 0 = Interrupt on pin PIOn_x is masked.  1 = Interrupt on pin PIOn_x is not masked.</description>
						<bitRange>[18:18]</bitRange>
					</field>
					<field>
						<name>MASK19</name>
						<description>Selects interrupt on pin PIOn_x to be masked. 0 = Interrupt on pin PIOn_x is masked.  1 = Interrupt on pin PIOn_x is not masked.</description>
						<bitRange>[19:19]</bitRange>
					</field>
					<field>
						<name>MASK20</name>
						<description>Selects interrupt on pin PIOn_x to be masked. 0 = Interrupt on pin PIOn_x is masked.  1 = Interrupt on pin PIOn_x is not masked.</description>
						<bitRange>[20:20]</bitRange>
					</field>
					<field>
						<name>MASK21</name>
						<description>Selects interrupt on pin PIOn_x to be masked. 0 = Interrupt on pin PIOn_x is masked.  1 = Interrupt on pin PIOn_x is not masked.</description>
						<bitRange>[21:21]</bitRange>
					</field>
					<field>
						<name>MASK22</name>
						<description>Selects interrupt on pin PIOn_x to be masked. 0 = Interrupt on pin PIOn_x is masked.  1 = Interrupt on pin PIOn_x is not masked.</description>
						<bitRange>[22:22]</bitRange>
					</field>
					<field>
						<name>MASK23</name>
						<description>Selects interrupt on pin PIOn_x to be masked. 0 = Interrupt on pin PIOn_x is masked.  1 = Interrupt on pin PIOn_x is not masked.</description>
						<bitRange>[23:23]</bitRange>
					</field>
					<field>
						<name>MASK24</name>
						<description>Selects interrupt on pin PIOn_x to be masked. 0 = Interrupt on pin PIOn_x is masked.  1 = Interrupt on pin PIOn_x is not masked.</description>
						<bitRange>[24:24]</bitRange>
					</field>
					<field>
						<name>MASK25</name>
						<description>Selects interrupt on pin PIOn_x to be masked. 0 = Interrupt on pin PIOn_x is masked.  1 = Interrupt on pin PIOn_x is not masked.</description>
						<bitRange>[25:25]</bitRange>
					</field>
					<field>
						<name>MASK26</name>
						<description>Selects interrupt on pin PIOn_x to be masked. 0 = Interrupt on pin PIOn_x is masked.  1 = Interrupt on pin PIOn_x is not masked.</description>
						<bitRange>[26:26]</bitRange>
					</field>
					<field>
						<name>MASK27</name>
						<description>Selects interrupt on pin PIOn_x to be masked. 0 = Interrupt on pin PIOn_x is masked.  1 = Interrupt on pin PIOn_x is not masked.</description>
						<bitRange>[27:27]</bitRange>
					</field>
					<field>
						<name>MASK28</name>
						<description>Selects interrupt on pin PIOn_x to be masked. 0 = Interrupt on pin PIOn_x is masked.  1 = Interrupt on pin PIOn_x is not masked.</description>
						<bitRange>[28:28]</bitRange>
					</field>
					<field>
						<name>MASK29</name>
						<description>Selects interrupt on pin PIOn_x to be masked. 0 = Interrupt on pin PIOn_x is masked.  1 = Interrupt on pin PIOn_x is not masked.</description>
						<bitRange>[29:29]</bitRange>
					</field>
					<field>
						<name>MASK30</name>
						<description>Selects interrupt on pin PIOn_x to be masked. 0 = Interrupt on pin PIOn_x is masked.  1 = Interrupt on pin PIOn_x is not masked.</description>
						<bitRange>[30:30]</bitRange>
					</field>
					<field>
						<name>MASK31</name>
						<description>Selects interrupt on pin PIOn_x to be masked. 0 = Interrupt on pin PIOn_x is masked.  1 = Interrupt on pin PIOn_x is not masked.</description>
						<bitRange>[31:31]</bitRange>
					</field>
				</fields>
			</register>
			<register>
				<name>RIS</name>
				<description>Raw interrupt status register.</description>
				<addressOffset>0x034</addressOffset>
				<access>read-only</access>
				<resetValue>0x00000000</resetValue>
				<resetMask>0xFFFFFFFF</resetMask>
				<fields>
					<field>
						<name>RAWST0</name>
						<description>Raw interrupt status.  0 = No interrupt on pin PIOn_x.  1 = Interrupt requirements met on PIOn_x.</description>
						<bitRange>[0:0]</bitRange>
					</field>
					<field>
						<name>RAWST1</name>
						<description>Raw interrupt status.  0 = No interrupt on pin PIOn_x.  1 = Interrupt requirements met on PIOn_x.</description>
						<bitRange>[1:1]</bitRange>
					</field>
					<field>
						<name>RAWST2</name>
						<description>Raw interrupt status.  0 = No interrupt on pin PIOn_x.  1 = Interrupt requirements met on PIOn_x.</description>
						<bitRange>[2:2]</bitRange>
					</field>
					<field>
						<name>RAWST3</name>
						<description>Raw interrupt status.  0 = No interrupt on pin PIOn_x.  1 = Interrupt requirements met on PIOn_x.</description>
						<bitRange>[3:3]</bitRange>
					</field>
					<field>
						<name>RAWST4</name>
						<description>Raw interrupt status.  0 = No interrupt on pin PIOn_x.  1 = Interrupt requirements met on PIOn_x.</description>
						<bitRange>[4:4]</bitRange>
					</field>
					<field>
						<name>RAWST5</name>
						<description>Raw interrupt status.  0 = No interrupt on pin PIOn_x.  1 = Interrupt requirements met on PIOn_x.</description>
						<bitRange>[5:5]</bitRange>
					</field>
					<field>
						<name>RAWST6</name>
						<description>Raw interrupt status.  0 = No interrupt on pin PIOn_x.  1 = Interrupt requirements met on PIOn_x.</description>
						<bitRange>[6:6]</bitRange>
					</field>
					<field>
						<name>RAWST7</name>
						<description>Raw interrupt status.  0 = No interrupt on pin PIOn_x.  1 = Interrupt requirements met on PIOn_x.</description>
						<bitRange>[7:7]</bitRange>
					</field>
					<field>
						<name>RAWST8</name>
						<description>Raw interrupt status.  0 = No interrupt on pin PIOn_x.  1 = Interrupt requirements met on PIOn_x.</description>
						<bitRange>[8:8]</bitRange>
					</field>
					<field>
						<name>RAWST9</name>
						<description>Raw interrupt status.  0 = No interrupt on pin PIOn_x.  1 = Interrupt requirements met on PIOn_x.</description>
						<bitRange>[9:9]</bitRange>
					</field>
					<field>
						<name>RAWST10</name>
						<description>Raw interrupt status.  0 = No interrupt on pin PIOn_x.  1 = Interrupt requirements met on PIOn_x.</description>
						<bitRange>[10:10]</bitRange>
					</field>
					<field>
						<name>RAWST11</name>
						<description>Raw interrupt status.  0 = No interrupt on pin PIOn_x.  1 = Interrupt requirements met on PIOn_x.</description>
						<bitRange>[11:11]</bitRange>
					</field>
					<field>
						<name>RAWST12</name>
						<description>Raw interrupt status.  0 = No interrupt on pin PIOn_x.  1 = Interrupt requirements met on PIOn_x.</description>
						<bitRange>[12:12]</bitRange>
					</field>
					<field>
						<name>RAWST13</name>
						<description>Raw interrupt status.  0 = No interrupt on pin PIOn_x.  1 = Interrupt requirements met on PIOn_x.</description>
						<bitRange>[13:13]</bitRange>
					</field>
					<field>
						<name>RAWST14</name>
						<description>Raw interrupt status.  0 = No interrupt on pin PIOn_x.  1 = Interrupt requirements met on PIOn_x.</description>
						<bitRange>[14:14]</bitRange>
					</field>
					<field>
						<name>RAWST15</name>
						<description>Raw interrupt status.  0 = No interrupt on pin PIOn_x.  1 = Interrupt requirements met on PIOn_x.</description>
						<bitRange>[15:15]</bitRange>
					</field>
					<field>
						<name>RAWST16</name>
						<description>Raw interrupt status.  0 = No interrupt on pin PIOn_x.  1 = Interrupt requirements met on PIOn_x.</description>
						<bitRange>[16:16]</bitRange>
					</field>
					<field>
						<name>RAWST17</name>
						<description>Raw interrupt status.  0 = No interrupt on pin PIOn_x.  1 = Interrupt requirements met on PIOn_x.</description>
						<bitRange>[17:17]</bitRange>
					</field>
					<field>
						<name>RAWST18</name>
						<description>Raw interrupt status.  0 = No interrupt on pin PIOn_x.  1 = Interrupt requirements met on PIOn_x.</description>
						<bitRange>[18:18]</bitRange>
					</field>
					<field>
						<name>RAWST19</name>
						<description>Raw interrupt status.  0 = No interrupt on pin PIOn_x.  1 = Interrupt requirements met on PIOn_x.</description>
						<bitRange>[19:19]</bitRange>
					</field>
					<field>
						<name>RAWST20</name>
						<description>Raw interrupt status.  0 = No interrupt on pin PIOn_x.  1 = Interrupt requirements met on PIOn_x.</description>
						<bitRange>[20:20]</bitRange>
					</field>
					<field>
						<name>RAWST21</name>
						<description>Raw interrupt status.  0 = No interrupt on pin PIOn_x.  1 = Interrupt requirements met on PIOn_x.</description>
						<bitRange>[21:21]</bitRange>
					</field>
					<field>
						<name>RAWST22</name>
						<description>Raw interrupt status.  0 = No interrupt on pin PIOn_x.  1 = Interrupt requirements met on PIOn_x.</description>
						<bitRange>[22:22]</bitRange>
					</field>
					<field>
						<name>RAWST23</name>
						<description>Raw interrupt status.  0 = No interrupt on pin PIOn_x.  1 = Interrupt requirements met on PIOn_x.</description>
						<bitRange>[23:23]</bitRange>
					</field>
					<field>
						<name>RAWST24</name>
						<description>Raw interrupt status.  0 = No interrupt on pin PIOn_x.  1 = Interrupt requirements met on PIOn_x.</description>
						<bitRange>[24:24]</bitRange>
					</field>
					<field>
						<name>RAWST25</name>
						<description>Raw interrupt status.  0 = No interrupt on pin PIOn_x.  1 = Interrupt requirements met on PIOn_x.</description>
						<bitRange>[25:25]</bitRange>
					</field>
					<field>
						<name>RAWST26</name>
						<description>Raw interrupt status.  0 = No interrupt on pin PIOn_x.  1 = Interrupt requirements met on PIOn_x.</description>
						<bitRange>[26:26]</bitRange>
					</field>
					<field>
						<name>RAWST27</name>
						<description>Raw interrupt status.  0 = No interrupt on pin PIOn_x.  1 = Interrupt requirements met on PIOn_x.</description>
						<bitRange>[27:27]</bitRange>
					</field>
					<field>
						<name>RAWST28</name>
						<description>Raw interrupt status.  0 = No interrupt on pin PIOn_x.  1 = Interrupt requirements met on PIOn_x.</description>
						<bitRange>[28:28]</bitRange>
					</field>
					<field>
						<name>RAWST29</name>
						<description>Raw interrupt status.  0 = No interrupt on pin PIOn_x.  1 = Interrupt requirements met on PIOn_x.</description>
						<bitRange>[29:29]</bitRange>
					</field>
					<field>
						<name>RAWST30</name>
						<description>Raw interrupt status.  0 = No interrupt on pin PIOn_x.  1 = Interrupt requirements met on PIOn_x.</description>
						<bitRange>[30:30]</bitRange>
					</field>
					<field>
						<name>RAWST31</name>
						<description>Raw interrupt status.  0 = No interrupt on pin PIOn_x.  1 = Interrupt requirements met on PIOn_x.</description>
						<bitRange>[31:31]</bitRange>
					</field>
				</fields>
			</register>
			<register>
				<name>MIS</name>
				<description>Masked interrupt status register.</description>
				<addressOffset>0x038</addressOffset>
				<access>read-only</access>
				<resetValue>0x00000000</resetValue>
				<resetMask>0xFFFFFFFF</resetMask>
				<fields>
					<field>
						<name>MASK0</name>
						<description>Selects interrupt on pin PIOn_x to be masked. 0 = No interrupt or interrupt masked on pin PIOn_x.  1 = Interrupt on PIOn_x.</description>
						<bitRange>[0:0]</bitRange>
					</field>
					<field>
						<name>MASK1</name>
						<description>Selects interrupt on pin PIOn_x to be masked. 0 = No interrupt or interrupt masked on pin PIOn_x.  1 = Interrupt on PIOn_x.</description>
						<bitRange>[1:1]</bitRange>
					</field>
					<field>
						<name>MASK2</name>
						<description>Selects interrupt on pin PIOn_x to be masked. 0 = No interrupt or interrupt masked on pin PIOn_x.  1 = Interrupt on PIOn_x.</description>
						<bitRange>[2:2]</bitRange>
					</field>
					<field>
						<name>MASK3</name>
						<description>Selects interrupt on pin PIOn_x to be masked. 0 = No interrupt or interrupt masked on pin PIOn_x.  1 = Interrupt on PIOn_x.</description>
						<bitRange>[3:3]</bitRange>
					</field>
					<field>
						<name>MASK4</name>
						<description>Selects interrupt on pin PIOn_x to be masked. 0 = No interrupt or interrupt masked on pin PIOn_x.  1 = Interrupt on PIOn_x.</description>
						<bitRange>[4:4]</bitRange>
					</field>
					<field>
						<name>MASK5</name>
						<description>Selects interrupt on pin PIOn_x to be masked. 0 = No interrupt or interrupt masked on pin PIOn_x.  1 = Interrupt on PIOn_x.</description>
						<bitRange>[5:5]</bitRange>
					</field>
					<field>
						<name>MASK6</name>
						<description>Selects interrupt on pin PIOn_x to be masked. 0 = No interrupt or interrupt masked on pin PIOn_x.  1 = Interrupt on PIOn_x.</description>
						<bitRange>[6:6]</bitRange>
					</field>
					<field>
						<name>MASK7</name>
						<description>Selects interrupt on pin PIOn_x to be masked. 0 = No interrupt or interrupt masked on pin PIOn_x.  1 = Interrupt on PIOn_x.</description>
						<bitRange>[7:7]</bitRange>
					</field>
					<field>
						<name>MASK8</name>
						<description>Selects interrupt on pin PIOn_x to be masked. 0 = No interrupt or interrupt masked on pin PIOn_x.  1 = Interrupt on PIOn_x.</description>
						<bitRange>[8:8]</bitRange>
					</field>
					<field>
						<name>MASK9</name>
						<description>Selects interrupt on pin PIOn_x to be masked. 0 = No interrupt or interrupt masked on pin PIOn_x.  1 = Interrupt on PIOn_x.</description>
						<bitRange>[9:9]</bitRange>
					</field>
					<field>
						<name>MASK10</name>
						<description>Selects interrupt on pin PIOn_x to be masked. 0 = No interrupt or interrupt masked on pin PIOn_x.  1 = Interrupt on PIOn_x.</description>
						<bitRange>[10:10]</bitRange>
					</field>
					<field>
						<name>MASK11</name>
						<description>Selects interrupt on pin PIOn_x to be masked. 0 = No interrupt or interrupt masked on pin PIOn_x.  1 = Interrupt on PIOn_x.</description>
						<bitRange>[11:11]</bitRange>
					</field>
					<field>
						<name>MASK12</name>
						<description>Selects interrupt on pin PIOn_x to be masked. 0 = No interrupt or interrupt masked on pin PIOn_x.  1 = Interrupt on PIOn_x.</description>
						<bitRange>[12:12]</bitRange>
					</field>
					<field>
						<name>MASK13</name>
						<description>Selects interrupt on pin PIOn_x to be masked. 0 = No interrupt or interrupt masked on pin PIOn_x.  1 = Interrupt on PIOn_x.</description>
						<bitRange>[13:13]</bitRange>
					</field>
					<field>
						<name>MASK14</name>
						<description>Selects interrupt on pin PIOn_x to be masked. 0 = No interrupt or interrupt masked on pin PIOn_x.  1 = Interrupt on PIOn_x.</description>
						<bitRange>[14:14]</bitRange>
					</field>
					<field>
						<name>MASK15</name>
						<description>Selects interrupt on pin PIOn_x to be masked. 0 = No interrupt or interrupt masked on pin PIOn_x.  1 = Interrupt on PIOn_x.</description>
						<bitRange>[15:15]</bitRange>
					</field>
					<field>
						<name>MASK16</name>
						<description>Selects interrupt on pin PIOn_x to be masked. 0 = No interrupt or interrupt masked on pin PIOn_x.  1 = Interrupt on PIOn_x.</description>
						<bitRange>[16:16]</bitRange>
					</field>
					<field>
						<name>MASK17</name>
						<description>Selects interrupt on pin PIOn_x to be masked. 0 = No interrupt or interrupt masked on pin PIOn_x.  1 = Interrupt on PIOn_x.</description>
						<bitRange>[17:17]</bitRange>
					</field>
					<field>
						<name>MASK18</name>
						<description>Selects interrupt on pin PIOn_x to be masked. 0 = No interrupt or interrupt masked on pin PIOn_x.  1 = Interrupt on PIOn_x.</description>
						<bitRange>[18:18]</bitRange>
					</field>
					<field>
						<name>MASK19</name>
						<description>Selects interrupt on pin PIOn_x to be masked. 0 = No interrupt or interrupt masked on pin PIOn_x.  1 = Interrupt on PIOn_x.</description>
						<bitRange>[19:19]</bitRange>
					</field>
					<field>
						<name>MASK20</name>
						<description>Selects interrupt on pin PIOn_x to be masked. 0 = No interrupt or interrupt masked on pin PIOn_x.  1 = Interrupt on PIOn_x.</description>
						<bitRange>[20:20]</bitRange>
					</field>
					<field>
						<name>MASK21</name>
						<description>Selects interrupt on pin PIOn_x to be masked. 0 = No interrupt or interrupt masked on pin PIOn_x.  1 = Interrupt on PIOn_x.</description>
						<bitRange>[21:21]</bitRange>
					</field>
					<field>
						<name>MASK22</name>
						<description>Selects interrupt on pin PIOn_x to be masked. 0 = No interrupt or interrupt masked on pin PIOn_x.  1 = Interrupt on PIOn_x.</description>
						<bitRange>[22:22]</bitRange>
					</field>
					<field>
						<name>MASK23</name>
						<description>Selects interrupt on pin PIOn_x to be masked. 0 = No interrupt or interrupt masked on pin PIOn_x.  1 = Interrupt on PIOn_x.</description>
						<bitRange>[23:23]</bitRange>
					</field>
					<field>
						<name>MASK24</name>
						<description>Selects interrupt on pin PIOn_x to be masked. 0 = No interrupt or interrupt masked on pin PIOn_x.  1 = Interrupt on PIOn_x.</description>
						<bitRange>[24:24]</bitRange>
					</field>
					<field>
						<name>MASK25</name>
						<description>Selects interrupt on pin PIOn_x to be masked. 0 = No interrupt or interrupt masked on pin PIOn_x.  1 = Interrupt on PIOn_x.</description>
						<bitRange>[25:25]</bitRange>
					</field>
					<field>
						<name>MASK26</name>
						<description>Selects interrupt on pin PIOn_x to be masked. 0 = No interrupt or interrupt masked on pin PIOn_x.  1 = Interrupt on PIOn_x.</description>
						<bitRange>[26:26]</bitRange>
					</field>
					<field>
						<name>MASK27</name>
						<description>Selects interrupt on pin PIOn_x to be masked. 0 = No interrupt or interrupt masked on pin PIOn_x.  1 = Interrupt on PIOn_x.</description>
						<bitRange>[27:27]</bitRange>
					</field>
					<field>
						<name>MASK28</name>
						<description>Selects interrupt on pin PIOn_x to be masked. 0 = No interrupt or interrupt masked on pin PIOn_x.  1 = Interrupt on PIOn_x.</description>
						<bitRange>[28:28]</bitRange>
					</field>
					<field>
						<name>MASK29</name>
						<description>Selects interrupt on pin PIOn_x to be masked. 0 = No interrupt or interrupt masked on pin PIOn_x.  1 = Interrupt on PIOn_x.</description>
						<bitRange>[29:29]</bitRange>
					</field>
					<field>
						<name>MASK30</name>
						<description>Selects interrupt on pin PIOn_x to be masked. 0 = No interrupt or interrupt masked on pin PIOn_x.  1 = Interrupt on PIOn_x.</description>
						<bitRange>[30:30]</bitRange>
					</field>
					<field>
						<name>MASK31</name>
						<description>Selects interrupt on pin PIOn_x to be masked. 0 = No interrupt or interrupt masked on pin PIOn_x.  1 = Interrupt on PIOn_x.</description>
						<bitRange>[31:31]</bitRange>
					</field>
				</fields>
			</register>
			<register>
				<name>IC</name>
				<description>Interrupt clear register.</description>
				<addressOffset>0x03C</addressOffset>
				<access>write-only</access>
				<resetValue>0x00000000</resetValue>
				<resetMask>0xFFFFFFFF</resetMask>
				<fields>
					<field>
						<name>CLR0</name>
						<description>Selects interrupt on pin PIOn_x to be cleared. Clears the interrupt edge detection logic. 0 = No effect.  1 = Clears edge detection logic for pin PIOn_x.</description>
						<bitRange>[0:0]</bitRange>
					</field>
					<field>
						<name>CLR1</name>
						<description>Selects interrupt on pin PIOn_x to be cleared. Clears the interrupt edge detection logic. 0 = No effect.  1 = Clears edge detection logic for pin PIOn_x.</description>
						<bitRange>[1:1]</bitRange>
					</field>
					<field>
						<name>CLR2</name>
						<description>Selects interrupt on pin PIOn_x to be cleared. Clears the interrupt edge detection logic. 0 = No effect.  1 = Clears edge detection logic for pin PIOn_x.</description>
						<bitRange>[2:2]</bitRange>
					</field>
					<field>
						<name>CLR3</name>
						<description>Selects interrupt on pin PIOn_x to be cleared. Clears the interrupt edge detection logic. 0 = No effect.  1 = Clears edge detection logic for pin PIOn_x.</description>
						<bitRange>[3:3]</bitRange>
					</field>
					<field>
						<name>CLR4</name>
						<description>Selects interrupt on pin PIOn_x to be cleared. Clears the interrupt edge detection logic. 0 = No effect.  1 = Clears edge detection logic for pin PIOn_x.</description>
						<bitRange>[4:4]</bitRange>
					</field>
					<field>
						<name>CLR5</name>
						<description>Selects interrupt on pin PIOn_x to be cleared. Clears the interrupt edge detection logic. 0 = No effect.  1 = Clears edge detection logic for pin PIOn_x.</description>
						<bitRange>[5:5]</bitRange>
					</field>
					<field>
						<name>CLR6</name>
						<description>Selects interrupt on pin PIOn_x to be cleared. Clears the interrupt edge detection logic. 0 = No effect.  1 = Clears edge detection logic for pin PIOn_x.</description>
						<bitRange>[6:6]</bitRange>
					</field>
					<field>
						<name>CLR7</name>
						<description>Selects interrupt on pin PIOn_x to be cleared. Clears the interrupt edge detection logic. 0 = No effect.  1 = Clears edge detection logic for pin PIOn_x.</description>
						<bitRange>[7:7]</bitRange>
					</field>
					<field>
						<name>CLR8</name>
						<description>Selects interrupt on pin PIOn_x to be cleared. Clears the interrupt edge detection logic. 0 = No effect.  1 = Clears edge detection logic for pin PIOn_x.</description>
						<bitRange>[8:8]</bitRange>
					</field>
					<field>
						<name>CLR9</name>
						<description>Selects interrupt on pin PIOn_x to be cleared. Clears the interrupt edge detection logic. 0 = No effect.  1 = Clears edge detection logic for pin PIOn_x.</description>
						<bitRange>[9:9]</bitRange>
					</field>
					<field>
						<name>CLR10</name>
						<description>Selects interrupt on pin PIOn_x to be cleared. Clears the interrupt edge detection logic. 0 = No effect.  1 = Clears edge detection logic for pin PIOn_x.</description>
						<bitRange>[10:10]</bitRange>
					</field>
					<field>
						<name>CLR11</name>
						<description>Selects interrupt on pin PIOn_x to be cleared. Clears the interrupt edge detection logic. 0 = No effect.  1 = Clears edge detection logic for pin PIOn_x.</description>
						<bitRange>[11:11]</bitRange>
					</field>
					<field>
						<name>CLR12</name>
						<description>Selects interrupt on pin PIOn_x to be cleared. Clears the interrupt edge detection logic. 0 = No effect.  1 = Clears edge detection logic for pin PIOn_x.</description>
						<bitRange>[12:12]</bitRange>
					</field>
					<field>
						<name>CLR13</name>
						<description>Selects interrupt on pin PIOn_x to be cleared. Clears the interrupt edge detection logic. 0 = No effect.  1 = Clears edge detection logic for pin PIOn_x.</description>
						<bitRange>[13:13]</bitRange>
					</field>
					<field>
						<name>CLR14</name>
						<description>Selects interrupt on pin PIOn_x to be cleared. Clears the interrupt edge detection logic. 0 = No effect.  1 = Clears edge detection logic for pin PIOn_x.</description>
						<bitRange>[14:14]</bitRange>
					</field>
					<field>
						<name>CLR15</name>
						<description>Selects interrupt on pin PIOn_x to be cleared. Clears the interrupt edge detection logic. 0 = No effect.  1 = Clears edge detection logic for pin PIOn_x.</description>
						<bitRange>[15:15]</bitRange>
					</field>
					<field>
						<name>CLR16</name>
						<description>Selects interrupt on pin PIOn_x to be cleared. Clears the interrupt edge detection logic. 0 = No effect.  1 = Clears edge detection logic for pin PIOn_x.</description>
						<bitRange>[16:16]</bitRange>
					</field>
					<field>
						<name>CLR17</name>
						<description>Selects interrupt on pin PIOn_x to be cleared. Clears the interrupt edge detection logic. 0 = No effect.  1 = Clears edge detection logic for pin PIOn_x.</description>
						<bitRange>[17:17]</bitRange>
					</field>
					<field>
						<name>CLR18</name>
						<description>Selects interrupt on pin PIOn_x to be cleared. Clears the interrupt edge detection logic. 0 = No effect.  1 = Clears edge detection logic for pin PIOn_x.</description>
						<bitRange>[18:18]</bitRange>
					</field>
					<field>
						<name>CLR19</name>
						<description>Selects interrupt on pin PIOn_x to be cleared. Clears the interrupt edge detection logic. 0 = No effect.  1 = Clears edge detection logic for pin PIOn_x.</description>
						<bitRange>[19:19]</bitRange>
					</field>
					<field>
						<name>CLR20</name>
						<description>Selects interrupt on pin PIOn_x to be cleared. Clears the interrupt edge detection logic. 0 = No effect.  1 = Clears edge detection logic for pin PIOn_x.</description>
						<bitRange>[20:20]</bitRange>
					</field>
					<field>
						<name>CLR21</name>
						<description>Selects interrupt on pin PIOn_x to be cleared. Clears the interrupt edge detection logic. 0 = No effect.  1 = Clears edge detection logic for pin PIOn_x.</description>
						<bitRange>[21:21]</bitRange>
					</field>
					<field>
						<name>CLR22</name>
						<description>Selects interrupt on pin PIOn_x to be cleared. Clears the interrupt edge detection logic. 0 = No effect.  1 = Clears edge detection logic for pin PIOn_x.</description>
						<bitRange>[22:22]</bitRange>
					</field>
					<field>
						<name>CLR23</name>
						<description>Selects interrupt on pin PIOn_x to be cleared. Clears the interrupt edge detection logic. 0 = No effect.  1 = Clears edge detection logic for pin PIOn_x.</description>
						<bitRange>[23:23]</bitRange>
					</field>
					<field>
						<name>CLR24</name>
						<description>Selects interrupt on pin PIOn_x to be cleared. Clears the interrupt edge detection logic. 0 = No effect.  1 = Clears edge detection logic for pin PIOn_x.</description>
						<bitRange>[24:24]</bitRange>
					</field>
					<field>
						<name>CLR25</name>
						<description>Selects interrupt on pin PIOn_x to be cleared. Clears the interrupt edge detection logic. 0 = No effect.  1 = Clears edge detection logic for pin PIOn_x.</description>
						<bitRange>[25:25]</bitRange>
					</field>
					<field>
						<name>CLR26</name>
						<description>Selects interrupt on pin PIOn_x to be cleared. Clears the interrupt edge detection logic. 0 = No effect.  1 = Clears edge detection logic for pin PIOn_x.</description>
						<bitRange>[26:26]</bitRange>
					</field>
					<field>
						<name>CLR27</name>
						<description>Selects interrupt on pin PIOn_x to be cleared. Clears the interrupt edge detection logic. 0 = No effect.  1 = Clears edge detection logic for pin PIOn_x.</description>
						<bitRange>[27:27]</bitRange>
					</field>
					<field>
						<name>CLR28</name>
						<description>Selects interrupt on pin PIOn_x to be cleared. Clears the interrupt edge detection logic. 0 = No effect.  1 = Clears edge detection logic for pin PIOn_x.</description>
						<bitRange>[28:28]</bitRange>
					</field>
					<field>
						<name>CLR29</name>
						<description>Selects interrupt on pin PIOn_x to be cleared. Clears the interrupt edge detection logic. 0 = No effect.  1 = Clears edge detection logic for pin PIOn_x.</description>
						<bitRange>[29:29]</bitRange>
					</field>
					<field>
						<name>CLR30</name>
						<description>Selects interrupt on pin PIOn_x to be cleared. Clears the interrupt edge detection logic. 0 = No effect.  1 = Clears edge detection logic for pin PIOn_x.</description>
						<bitRange>[30:30]</bitRange>
					</field>
					<field>
						<name>CLR31</name>
						<description>Selects interrupt on pin PIOn_x to be cleared. Clears the interrupt edge detection logic. 0 = No effect.  1 = Clears edge detection logic for pin PIOn_x.</description>
						<bitRange>[31:31]</bitRange>
					</field>
				</fields>
			</register>
		</registers>
	</peripheral>
	<peripheral>
		<name>GPIO1</name>
		<description>Product name title=UM10441 Chapter title=LPC122x General Purpose I/O (GPIO) Modification date=2/11/2011 Major revision=0 Minor revision=17 </description>
		<groupName>GPIO1</groupName>
		<baseAddress>0x50010000</baseAddress>
		<addressBlock>
        <offset>0</offset> 
		<size>0xFFFF</size> 
		<usage>registers</usage> 
		</addressBlock>	
		<interrupt>
			<name>PIO1</name>
			<value>26</value>
		</interrupt>		
		<registers>
			<register>
				<name>MASK</name>
				<description>Pin value mask register. Affects operations on PIN, OUT, SET, CLR, and NOT registers.</description>
				<addressOffset>0x000</addressOffset>
				<access>read-write</access>
				<resetValue>0x00000000</resetValue>
				<resetMask>0xFFFFFFFF</resetMask>
				<fields>
					<field>
						<name>MASK0</name>
						<description>GPIO pin PIOn_x access control. 0 = read/write not masked. 1 = read/write masked.</description>
						<bitRange>[0:0]</bitRange>
					</field>
					<field>
						<name>MASK1</name>
						<description>GPIO pin PIOn_x access control. 0 = read/write not masked. 1 = read/write masked.</description>
						<bitRange>[1:1]</bitRange>
					</field>
					<field>
						<name>MASK2</name>
						<description>GPIO pin PIOn_x access control. 0 = read/write not masked. 1 = read/write masked.</description>
						<bitRange>[2:2]</bitRange>
					</field>
					<field>
						<name>MASK3</name>
						<description>GPIO pin PIOn_x access control. 0 = read/write not masked. 1 = read/write masked.</description>
						<bitRange>[3:3]</bitRange>
					</field>
					<field>
						<name>MASK4</name>
						<description>GPIO pin PIOn_x access control. 0 = read/write not masked. 1 = read/write masked.</description>
						<bitRange>[4:4]</bitRange>
					</field>
					<field>
						<name>MASK5</name>
						<description>GPIO pin PIOn_x access control. 0 = read/write not masked. 1 = read/write masked.</description>
						<bitRange>[5:5]</bitRange>
					</field>
					<field>
						<name>MASK6</name>
						<description>GPIO pin PIOn_x access control. 0 = read/write not masked. 1 = read/write masked.</description>
						<bitRange>[6:6]</bitRange>
					</field>
				</fields>
			</register>
			<register>
				<name>PIN</name>
				<description>Pin value register.</description>
				<addressOffset>0x004</addressOffset>
				<access>read-only</access>
				<resetValue>0</resetValue>
				<resetMask>0xFFFFFFFF</resetMask>
				<fields>
					<field>
						<name>PIN0</name>
						<description>GPIO pin PIOn_x value. 0 = Digital pin level is LOW. 1 = Digital pin level is HIGH.</description>
						<bitRange>[0:0]</bitRange>
					</field>
					<field>
						<name>PIN1</name>
						<description>GPIO pin PIOn_x value. 0 = Digital pin level is LOW. 1 = Digital pin level is HIGH.</description>
						<bitRange>[1:1]</bitRange>
					</field>
					<field>
						<name>PIN2</name>
						<description>GPIO pin PIOn_x value. 0 = Digital pin level is LOW. 1 = Digital pin level is HIGH.</description>
						<bitRange>[2:2]</bitRange>
					</field>
					<field>
						<name>PIN3</name>
						<description>GPIO pin PIOn_x value. 0 = Digital pin level is LOW. 1 = Digital pin level is HIGH.</description>
						<bitRange>[3:3]</bitRange>
					</field>
					<field>
						<name>PIN4</name>
						<description>GPIO pin PIOn_x value. 0 = Digital pin level is LOW. 1 = Digital pin level is HIGH.</description>
						<bitRange>[4:4]</bitRange>
					</field>
					<field>
						<name>PIN5</name>
						<description>GPIO pin PIOn_x value. 0 = Digital pin level is LOW. 1 = Digital pin level is HIGH.</description>
						<bitRange>[5:5]</bitRange>
					</field>
					<field>
						<name>PIN6</name>
						<description>GPIO pin PIOn_x value. 0 = Digital pin level is LOW. 1 = Digital pin level is HIGH.</description>
						<bitRange>[6:6]</bitRange>
					</field>
				</fields>
			</register>
			<register>
				<name>OUT</name>
				<description>Pin output value register.</description>
				<addressOffset>0x008</addressOffset>
				<access>read-write</access>
				<resetValue>0x00000000</resetValue>
				<resetMask>0xFFFFFFFF</resetMask>
				<fields>
					<field>
						<name>OUT0</name>
						<description>GPIO pin PIOn_x output value. 0 = Write: Set GPIO output pin to LOW. Read: GPIO output value is LOW. 1 = Write: Set GPIO output pin to HIGH. Read: GPIO output value is HIGH.</description>
						<bitRange>[0:0]</bitRange>
					</field>
					<field>
						<name>OUT1</name>
						<description>GPIO pin PIOn_x output value. 0 = Write: Set GPIO output pin to LOW. Read: GPIO output value is LOW. 1 = Write: Set GPIO output pin to HIGH. Read: GPIO output value is HIGH.</description>
						<bitRange>[1:1]</bitRange>
					</field>
					<field>
						<name>OUT2</name>
						<description>GPIO pin PIOn_x output value. 0 = Write: Set GPIO output pin to LOW. Read: GPIO output value is LOW. 1 = Write: Set GPIO output pin to HIGH. Read: GPIO output value is HIGH.</description>
						<bitRange>[2:2]</bitRange>
					</field>
					<field>
						<name>OUT3</name>
						<description>GPIO pin PIOn_x output value. 0 = Write: Set GPIO output pin to LOW. Read: GPIO output value is LOW. 1 = Write: Set GPIO output pin to HIGH. Read: GPIO output value is HIGH.</description>
						<bitRange>[3:3]</bitRange>
					</field>
					<field>
						<name>OUT4</name>
						<description>GPIO pin PIOn_x output value. 0 = Write: Set GPIO output pin to LOW. Read: GPIO output value is LOW. 1 = Write: Set GPIO output pin to HIGH. Read: GPIO output value is HIGH.</description>
						<bitRange>[4:4]</bitRange>
					</field>
					<field>
						<name>OUT5</name>
						<description>GPIO pin PIOn_x output value. 0 = Write: Set GPIO output pin to LOW. Read: GPIO output value is LOW. 1 = Write: Set GPIO output pin to HIGH. Read: GPIO output value is HIGH.</description>
						<bitRange>[5:5]</bitRange>
					</field>
					<field>
						<name>OUT6</name>
						<description>GPIO pin PIOn_x output value. 0 = Write: Set GPIO output pin to LOW. Read: GPIO output value is LOW. 1 = Write: Set GPIO output pin to HIGH. Read: GPIO output value is HIGH.</description>
						<bitRange>[6:6]</bitRange>
					</field>
				</fields>
			</register>
			<register>
				<name>SET</name>
				<description>Pin output value set register.</description>
				<addressOffset>0x00C</addressOffset>
				<access>write-only</access>
				<resetValue>0</resetValue>
				<resetMask>0xFFFFFFFF</resetMask>
				<fields>
					<field>
						<name>SET0</name>
						<description>Set GPIO pin PIOn_x output value. 0 = No effect on the GPIO output level.  1 = GPIO output is set to HIGH.</description>
						<bitRange>[0:0]</bitRange>
					</field>
					<field>
						<name>SET1</name>
						<description>Set GPIO pin PIOn_x output value. 0 = No effect on the GPIO output level.  1 = GPIO output is set to HIGH.</description>
						<bitRange>[1:1]</bitRange>
					</field>
					<field>
						<name>SET2</name>
						<description>Set GPIO pin PIOn_x output value. 0 = No effect on the GPIO output level.  1 = GPIO output is set to HIGH.</description>
						<bitRange>[2:2]</bitRange>
					</field>
					<field>
						<name>SET3</name>
						<description>Set GPIO pin PIOn_x output value. 0 = No effect on the GPIO output level.  1 = GPIO output is set to HIGH.</description>
						<bitRange>[3:3]</bitRange>
					</field>
					<field>
						<name>SET4</name>
						<description>Set GPIO pin PIOn_x output value. 0 = No effect on the GPIO output level.  1 = GPIO output is set to HIGH.</description>
						<bitRange>[4:4]</bitRange>
					</field>
					<field>
						<name>SET5</name>
						<description>Set GPIO pin PIOn_x output value. 0 = No effect on the GPIO output level.  1 = GPIO output is set to HIGH.</description>
						<bitRange>[5:5]</bitRange>
					</field>
					<field>
						<name>SET6</name>
						<description>Set GPIO pin PIOn_x output value. 0 = No effect on the GPIO output level.  1 = GPIO output is set to HIGH.</description>
						<bitRange>[6:6]</bitRange>
					</field>
				</fields>
			</register>
			<register>
				<name>CLR</name>
				<description>Pin output value clear register.</description>
				<addressOffset>0x010</addressOffset>
				<access>write-only</access>
				<resetValue>0</resetValue>
				<resetMask>0xFFFFFFFF</resetMask>
				<fields>
					<field>
						<name>CLEAR0</name>
						<description>Clear GPIO pin PIOn_x output value. 0 = No effect on the GPIO output level.  1 = GPIO output is set to LOW.</description>
						<bitRange>[0:0]</bitRange>
					</field>
					<field>
						<name>CLEAR1</name>
						<description>Clear GPIO pin PIOn_x output value. 0 = No effect on the GPIO output level.  1 = GPIO output is set to LOW.</description>
						<bitRange>[1:1]</bitRange>
					</field>
					<field>
						<name>CLEAR2</name>
						<description>Clear GPIO pin PIOn_x output value. 0 = No effect on the GPIO output level.  1 = GPIO output is set to LOW.</description>
						<bitRange>[2:2]</bitRange>
					</field>
					<field>
						<name>CLEAR3</name>
						<description>Clear GPIO pin PIOn_x output value. 0 = No effect on the GPIO output level.  1 = GPIO output is set to LOW.</description>
						<bitRange>[3:3]</bitRange>
					</field>
					<field>
						<name>CLEAR4</name>
						<description>Clear GPIO pin PIOn_x output value. 0 = No effect on the GPIO output level.  1 = GPIO output is set to LOW.</description>
						<bitRange>[4:4]</bitRange>
					</field>
					<field>
						<name>CLEAR5</name>
						<description>Clear GPIO pin PIOn_x output value. 0 = No effect on the GPIO output level.  1 = GPIO output is set to LOW.</description>
						<bitRange>[5:5]</bitRange>
					</field>
					<field>
						<name>CLEAR6</name>
						<description>Clear GPIO pin PIOn_x output value. 0 = No effect on the GPIO output level.  1 = GPIO output is set to LOW.</description>
						<bitRange>[6:6]</bitRange>
					</field>
				</fields>
			</register>
			<register>
				<name>NOT</name>
				<description>Pin output value invert register.</description>
				<addressOffset>0x014</addressOffset>
				<access>write-only</access>
				<resetValue>0x00000000</resetValue>
				<resetMask>0xFFFFFFFF</resetMask>
				<fields>
					<field>
						<name>NOT0</name>
						<description>Invert GPIO pin PIOn_x output value. 0 = No effect on the GPIO output level.  1 = GPIO output is inverted from its current value.</description>
						<bitRange>[0:0]</bitRange>
					</field>
					<field>
						<name>NOT1</name>
						<description>Invert GPIO pin PIOn_x output value. 0 = No effect on the GPIO output level.  1 = GPIO output is inverted from its current value.</description>
						<bitRange>[1:1]</bitRange>
					</field>
					<field>
						<name>NOT2</name>
						<description>Invert GPIO pin PIOn_x output value. 0 = No effect on the GPIO output level.  1 = GPIO output is inverted from its current value.</description>
						<bitRange>[2:2]</bitRange>
					</field>
					<field>
						<name>NOT3</name>
						<description>Invert GPIO pin PIOn_x output value. 0 = No effect on the GPIO output level.  1 = GPIO output is inverted from its current value.</description>
						<bitRange>[3:3]</bitRange>
					</field>
					<field>
						<name>NOT4</name>
						<description>Invert GPIO pin PIOn_x output value. 0 = No effect on the GPIO output level.  1 = GPIO output is inverted from its current value.</description>
						<bitRange>[4:4]</bitRange>
					</field>
					<field>
						<name>NOT5</name>
						<description>Invert GPIO pin PIOn_x output value. 0 = No effect on the GPIO output level.  1 = GPIO output is inverted from its current value.</description>
						<bitRange>[5:5]</bitRange>
					</field>
					<field>
						<name>NOT6</name>
						<description>Invert GPIO pin PIOn_x output value. 0 = No effect on the GPIO output level.  1 = GPIO output is inverted from its current value.</description>
						<bitRange>[6:6]</bitRange>
					</field>
				</fields>
			</register>
			<register>
				<name>DIR</name>
				<description>Data direction register.</description>
				<addressOffset>0x020</addressOffset>
				<access>read-write</access>
				<resetValue>0x00000000</resetValue>
				<resetMask>0xFFFFFFFF</resetMask>
				<fields>
					<field>
						<name>IO0</name>
						<description>Selects GPIO pin PIOn_x as input or output. 0 = Pin PIOn_x is configured as input.  1 = Pin PIOn_x is configured as output.</description>
						<bitRange>[0:0]</bitRange>
					</field>
					<field>
						<name>IO1</name>
						<description>Selects GPIO pin PIOn_x as input or output. 0 = Pin PIOn_x is configured as input.  1 = Pin PIOn_x is configured as output.</description>
						<bitRange>[1:1]</bitRange>
					</field>
					<field>
						<name>IO2</name>
						<description>Selects GPIO pin PIOn_x as input or output. 0 = Pin PIOn_x is configured as input.  1 = Pin PIOn_x is configured as output.</description>
						<bitRange>[2:2]</bitRange>
					</field>
					<field>
						<name>IO3</name>
						<description>Selects GPIO pin PIOn_x as input or output. 0 = Pin PIOn_x is configured as input.  1 = Pin PIOn_x is configured as output.</description>
						<bitRange>[3:3]</bitRange>
					</field>
					<field>
						<name>IO4</name>
						<description>Selects GPIO pin PIOn_x as input or output. 0 = Pin PIOn_x is configured as input.  1 = Pin PIOn_x is configured as output.</description>
						<bitRange>[4:4]</bitRange>
					</field>
					<field>
						<name>IO5</name>
						<description>Selects GPIO pin PIOn_x as input or output. 0 = Pin PIOn_x is configured as input.  1 = Pin PIOn_x is configured as output.</description>
						<bitRange>[5:5]</bitRange>
					</field>
					<field>
						<name>IO6</name>
						<description>Selects GPIO pin PIOn_x as input or output. 0 = Pin PIOn_x is configured as input.  1 = Pin PIOn_x is configured as output.</description>
						<bitRange>[6:6]</bitRange>
					</field>
				</fields>
			</register>
			<register>
				<name>IS</name>
				<description>Interrupt sense register.</description>
				<addressOffset>0x024</addressOffset>
				<access>read-write</access>
				<resetValue>0x00000000</resetValue>
				<resetMask>0xFFFFFFFF</resetMask>
				<fields>
					<field>
						<name>ISENSE0</name>
						<description>Selects interrupt on pin PIOn_x as level or edge sensitive. 0 = Interrupt on pin PIOn_x is configured as edge sensitive. 1 = Interrupt on pin PIOn_x is configured as level sensitive.</description>
						<bitRange>[0:0]</bitRange>
					</field>
					<field>
						<name>ISENSE1</name>
						<description>Selects interrupt on pin PIOn_x as level or edge sensitive. 0 = Interrupt on pin PIOn_x is configured as edge sensitive. 1 = Interrupt on pin PIOn_x is configured as level sensitive.</description>
						<bitRange>[1:1]</bitRange>
					</field>
					<field>
						<name>ISENSE2</name>
						<description>Selects interrupt on pin PIOn_x as level or edge sensitive. 0 = Interrupt on pin PIOn_x is configured as edge sensitive. 1 = Interrupt on pin PIOn_x is configured as level sensitive.</description>
						<bitRange>[2:2]</bitRange>
					</field>
					<field>
						<name>ISENSE3</name>
						<description>Selects interrupt on pin PIOn_x as level or edge sensitive. 0 = Interrupt on pin PIOn_x is configured as edge sensitive. 1 = Interrupt on pin PIOn_x is configured as level sensitive.</description>
						<bitRange>[3:3]</bitRange>
					</field>
					<field>
						<name>ISENSE4</name>
						<description>Selects interrupt on pin PIOn_x as level or edge sensitive. 0 = Interrupt on pin PIOn_x is configured as edge sensitive. 1 = Interrupt on pin PIOn_x is configured as level sensitive.</description>
						<bitRange>[4:4]</bitRange>
					</field>
					<field>
						<name>ISENSE5</name>
						<description>Selects interrupt on pin PIOn_x as level or edge sensitive. 0 = Interrupt on pin PIOn_x is configured as edge sensitive. 1 = Interrupt on pin PIOn_x is configured as level sensitive.</description>
						<bitRange>[5:5]</bitRange>
					</field>
					<field>
						<name>ISENSE6</name>
						<description>Selects interrupt on pin PIOn_x as level or edge sensitive. 0 = Interrupt on pin PIOn_x is configured as edge sensitive. 1 = Interrupt on pin PIOn_x is configured as level sensitive.</description>
						<bitRange>[6:6]</bitRange>
					</field>
				</fields>
			</register>
			<register>
				<name>IBE</name>
				<description>Interrupt both edges register.</description>
				<addressOffset>0x028</addressOffset>
				<access>read-write</access>
				<resetValue>0x00000000</resetValue>
				<resetMask>0xFFFFFFFF</resetMask>
				<fields>
					<field>
						<name>IBE0</name>
						<description>Selects interrupt on pin PIOn_x to be triggered on both edges. 0 = Interrupt on pin PIOn_x is controlled through register GPIOnIEV.  1 = Both edges on pin PIOn_x trigger an interrupt.</description>
						<bitRange>[0:0]</bitRange>
					</field>
					<field>
						<name>IBE1</name>
						<description>Selects interrupt on pin PIOn_x to be triggered on both edges. 0 = Interrupt on pin PIOn_x is controlled through register GPIOnIEV.  1 = Both edges on pin PIOn_x trigger an interrupt.</description>
						<bitRange>[1:1]</bitRange>
					</field>
					<field>
						<name>IBE2</name>
						<description>Selects interrupt on pin PIOn_x to be triggered on both edges. 0 = Interrupt on pin PIOn_x is controlled through register GPIOnIEV.  1 = Both edges on pin PIOn_x trigger an interrupt.</description>
						<bitRange>[2:2]</bitRange>
					</field>
					<field>
						<name>IBE3</name>
						<description>Selects interrupt on pin PIOn_x to be triggered on both edges. 0 = Interrupt on pin PIOn_x is controlled through register GPIOnIEV.  1 = Both edges on pin PIOn_x trigger an interrupt.</description>
						<bitRange>[3:3]</bitRange>
					</field>
					<field>
						<name>IBE4</name>
						<description>Selects interrupt on pin PIOn_x to be triggered on both edges. 0 = Interrupt on pin PIOn_x is controlled through register GPIOnIEV.  1 = Both edges on pin PIOn_x trigger an interrupt.</description>
						<bitRange>[4:4]</bitRange>
					</field>
					<field>
						<name>IBE5</name>
						<description>Selects interrupt on pin PIOn_x to be triggered on both edges. 0 = Interrupt on pin PIOn_x is controlled through register GPIOnIEV.  1 = Both edges on pin PIOn_x trigger an interrupt.</description>
						<bitRange>[5:5]</bitRange>
					</field>
					<field>
						<name>IBE6</name>
						<description>Selects interrupt on pin PIOn_x to be triggered on both edges. 0 = Interrupt on pin PIOn_x is controlled through register GPIOnIEV.  1 = Both edges on pin PIOn_x trigger an interrupt.</description>
						<bitRange>[6:6]</bitRange>
					</field>
				</fields>
			</register>
			<register>
				<name>IEV</name>
				<description>Interrupt event register.</description>
				<addressOffset>0x02C</addressOffset>
				<access>read-write</access>
				<resetValue>0x00000000</resetValue>
				<resetMask>0xFFFFFFFF</resetMask>
				<fields>
					<field>
						<name>IEV0</name>
						<description>Selects interrupt on pin PIOn_x to be triggered rising or falling edges. 0 = Depending on setting in register GPIOnIS, falling edges or LOW level on pin PIOn_x trigger an interrupt.  1 = Depending on setting in register GPIOnIS, rising edges or HIGH level on pin PIOn_x trigger an interrupt.</description>
						<bitRange>[0:0]</bitRange>
					</field>
					<field>
						<name>IEV1</name>
						<description>Selects interrupt on pin PIOn_x to be triggered rising or falling edges. 0 = Depending on setting in register GPIOnIS, falling edges or LOW level on pin PIOn_x trigger an interrupt.  1 = Depending on setting in register GPIOnIS, rising edges or HIGH level on pin PIOn_x trigger an interrupt.</description>
						<bitRange>[1:1]</bitRange>
					</field>
					<field>
						<name>IEV2</name>
						<description>Selects interrupt on pin PIOn_x to be triggered rising or falling edges. 0 = Depending on setting in register GPIOnIS, falling edges or LOW level on pin PIOn_x trigger an interrupt.  1 = Depending on setting in register GPIOnIS, rising edges or HIGH level on pin PIOn_x trigger an interrupt.</description>
						<bitRange>[2:2]</bitRange>
					</field>
					<field>
						<name>IEV3</name>
						<description>Selects interrupt on pin PIOn_x to be triggered rising or falling edges. 0 = Depending on setting in register GPIOnIS, falling edges or LOW level on pin PIOn_x trigger an interrupt.  1 = Depending on setting in register GPIOnIS, rising edges or HIGH level on pin PIOn_x trigger an interrupt.</description>
						<bitRange>[3:3]</bitRange>
					</field>
					<field>
						<name>IEV4</name>
						<description>Selects interrupt on pin PIOn_x to be triggered rising or falling edges. 0 = Depending on setting in register GPIOnIS, falling edges or LOW level on pin PIOn_x trigger an interrupt.  1 = Depending on setting in register GPIOnIS, rising edges or HIGH level on pin PIOn_x trigger an interrupt.</description>
						<bitRange>[4:4]</bitRange>
					</field>
					<field>
						<name>IEV5</name>
						<description>Selects interrupt on pin PIOn_x to be triggered rising or falling edges. 0 = Depending on setting in register GPIOnIS, falling edges or LOW level on pin PIOn_x trigger an interrupt.  1 = Depending on setting in register GPIOnIS, rising edges or HIGH level on pin PIOn_x trigger an interrupt.</description>
						<bitRange>[5:5]</bitRange>
					</field>
					<field>
						<name>IEV6</name>
						<description>Selects interrupt on pin PIOn_x to be triggered rising or falling edges. 0 = Depending on setting in register GPIOnIS, falling edges or LOW level on pin PIOn_x trigger an interrupt.  1 = Depending on setting in register GPIOnIS, rising edges or HIGH level on pin PIOn_x trigger an interrupt.</description>
						<bitRange>[6:6]</bitRange>
					</field>
				</fields>
			</register>
			<register>
				<name>IE</name>
				<description>Interrupt mask register.</description>
				<addressOffset>0x030</addressOffset>
				<access>read-write</access>
				<resetValue>0x00000000</resetValue>
				<resetMask>0xFFFFFFFF</resetMask>
				<fields>
					<field>
						<name>MASK0</name>
						<description>Selects interrupt on pin PIOn_x to be masked. 0 = Interrupt on pin PIOn_x is masked.  1 = Interrupt on pin PIOn_x is not masked.</description>
						<bitRange>[0:0]</bitRange>
					</field>
					<field>
						<name>MASK1</name>
						<description>Selects interrupt on pin PIOn_x to be masked. 0 = Interrupt on pin PIOn_x is masked.  1 = Interrupt on pin PIOn_x is not masked.</description>
						<bitRange>[1:1]</bitRange>
					</field>
					<field>
						<name>MASK2</name>
						<description>Selects interrupt on pin PIOn_x to be masked. 0 = Interrupt on pin PIOn_x is masked.  1 = Interrupt on pin PIOn_x is not masked.</description>
						<bitRange>[2:2]</bitRange>
					</field>
					<field>
						<name>MASK3</name>
						<description>Selects interrupt on pin PIOn_x to be masked. 0 = Interrupt on pin PIOn_x is masked.  1 = Interrupt on pin PIOn_x is not masked.</description>
						<bitRange>[3:3]</bitRange>
					</field>
					<field>
						<name>MASK4</name>
						<description>Selects interrupt on pin PIOn_x to be masked. 0 = Interrupt on pin PIOn_x is masked.  1 = Interrupt on pin PIOn_x is not masked.</description>
						<bitRange>[4:4]</bitRange>
					</field>
					<field>
						<name>MASK5</name>
						<description>Selects interrupt on pin PIOn_x to be masked. 0 = Interrupt on pin PIOn_x is masked.  1 = Interrupt on pin PIOn_x is not masked.</description>
						<bitRange>[5:5]</bitRange>
					</field>
					<field>
						<name>MASK6</name>
						<description>Selects interrupt on pin PIOn_x to be masked. 0 = Interrupt on pin PIOn_x is masked.  1 = Interrupt on pin PIOn_x is not masked.</description>
						<bitRange>[6:6]</bitRange>
					</field>
				</fields>
			</register>
			<register>
				<name>RIS</name>
				<description>Raw interrupt status register.</description>
				<addressOffset>0x034</addressOffset>
				<access>read-only</access>
				<resetValue>0x00000000</resetValue>
				<resetMask>0xFFFFFFFF</resetMask>
				<fields>
					<field>
						<name>RAWST0</name>
						<description>Raw interrupt status.  0 = No interrupt on pin PIOn_x.  1 = Interrupt requirements met on PIOn_x.</description>
						<bitRange>[0:0]</bitRange>
					</field>
					<field>
						<name>RAWST1</name>
						<description>Raw interrupt status.  0 = No interrupt on pin PIOn_x.  1 = Interrupt requirements met on PIOn_x.</description>
						<bitRange>[1:1]</bitRange>
					</field>
					<field>
						<name>RAWST2</name>
						<description>Raw interrupt status.  0 = No interrupt on pin PIOn_x.  1 = Interrupt requirements met on PIOn_x.</description>
						<bitRange>[2:2]</bitRange>
					</field>
					<field>
						<name>RAWST3</name>
						<description>Raw interrupt status.  0 = No interrupt on pin PIOn_x.  1 = Interrupt requirements met on PIOn_x.</description>
						<bitRange>[3:3]</bitRange>
					</field>
					<field>
						<name>RAWST4</name>
						<description>Raw interrupt status.  0 = No interrupt on pin PIOn_x.  1 = Interrupt requirements met on PIOn_x.</description>
						<bitRange>[4:4]</bitRange>
					</field>
					<field>
						<name>RAWST5</name>
						<description>Raw interrupt status.  0 = No interrupt on pin PIOn_x.  1 = Interrupt requirements met on PIOn_x.</description>
						<bitRange>[5:5]</bitRange>
					</field>
					<field>
						<name>RAWST6</name>
						<description>Raw interrupt status.  0 = No interrupt on pin PIOn_x.  1 = Interrupt requirements met on PIOn_x.</description>
						<bitRange>[6:6]</bitRange>
					</field>
				</fields>
			</register>
			<register>
				<name>MIS</name>
				<description>Masked interrupt status register.</description>
				<addressOffset>0x038</addressOffset>
				<access>read-only</access>
				<resetValue>0x00000000</resetValue>
				<resetMask>0xFFFFFFFF</resetMask>
				<fields>
					<field>
						<name>MASK0</name>
						<description>Selects interrupt on pin PIOn_x to be masked. 0 = No interrupt or interrupt masked on pin PIOn_x.  1 = Interrupt on PIOn_x.</description>
						<bitRange>[0:0]</bitRange>
					</field>
					<field>
						<name>MASK1</name>
						<description>Selects interrupt on pin PIOn_x to be masked. 0 = No interrupt or interrupt masked on pin PIOn_x.  1 = Interrupt on PIOn_x.</description>
						<bitRange>[1:1]</bitRange>
					</field>
					<field>
						<name>MASK2</name>
						<description>Selects interrupt on pin PIOn_x to be masked. 0 = No interrupt or interrupt masked on pin PIOn_x.  1 = Interrupt on PIOn_x.</description>
						<bitRange>[2:2]</bitRange>
					</field>
					<field>
						<name>MASK3</name>
						<description>Selects interrupt on pin PIOn_x to be masked. 0 = No interrupt or interrupt masked on pin PIOn_x.  1 = Interrupt on PIOn_x.</description>
						<bitRange>[3:3]</bitRange>
					</field>
					<field>
						<name>MASK4</name>
						<description>Selects interrupt on pin PIOn_x to be masked. 0 = No interrupt or interrupt masked on pin PIOn_x.  1 = Interrupt on PIOn_x.</description>
						<bitRange>[4:4]</bitRange>
					</field>
					<field>
						<name>MASK5</name>
						<description>Selects interrupt on pin PIOn_x to be masked. 0 = No interrupt or interrupt masked on pin PIOn_x.  1 = Interrupt on PIOn_x.</description>
						<bitRange>[5:5]</bitRange>
					</field>
					<field>
						<name>MASK6</name>
						<description>Selects interrupt on pin PIOn_x to be masked. 0 = No interrupt or interrupt masked on pin PIOn_x.  1 = Interrupt on PIOn_x.</description>
						<bitRange>[6:6]</bitRange>
					</field>
				</fields>
			</register>
			<register>
				<name>IC</name>
				<description>Interrupt clear register.</description>
				<addressOffset>0x03C</addressOffset>
				<access>write-only</access>
				<resetValue>0x00000000</resetValue>
				<resetMask>0xFFFFFFFF</resetMask>
				<fields>
					<field>
						<name>CLR0</name>
						<description>Selects interrupt on pin PIOn_x to be cleared. Clears the interrupt edge detection logic. 0 = No effect.  1 = Clears edge detection logic for pin PIOn_x.</description>
						<bitRange>[0:0]</bitRange>
					</field>
					<field>
						<name>CLR1</name>
						<description>Selects interrupt on pin PIOn_x to be cleared. Clears the interrupt edge detection logic. 0 = No effect.  1 = Clears edge detection logic for pin PIOn_x.</description>
						<bitRange>[1:1]</bitRange>
					</field>
					<field>
						<name>CLR2</name>
						<description>Selects interrupt on pin PIOn_x to be cleared. Clears the interrupt edge detection logic. 0 = No effect.  1 = Clears edge detection logic for pin PIOn_x.</description>
						<bitRange>[2:2]</bitRange>
					</field>
					<field>
						<name>CLR3</name>
						<description>Selects interrupt on pin PIOn_x to be cleared. Clears the interrupt edge detection logic. 0 = No effect.  1 = Clears edge detection logic for pin PIOn_x.</description>
						<bitRange>[3:3]</bitRange>
					</field>
					<field>
						<name>CLR4</name>
						<description>Selects interrupt on pin PIOn_x to be cleared. Clears the interrupt edge detection logic. 0 = No effect.  1 = Clears edge detection logic for pin PIOn_x.</description>
						<bitRange>[4:4]</bitRange>
					</field>
					<field>
						<name>CLR5</name>
						<description>Selects interrupt on pin PIOn_x to be cleared. Clears the interrupt edge detection logic. 0 = No effect.  1 = Clears edge detection logic for pin PIOn_x.</description>
						<bitRange>[5:5]</bitRange>
					</field>
					<field>
						<name>CLR6</name>
						<description>Selects interrupt on pin PIOn_x to be cleared. Clears the interrupt edge detection logic. 0 = No effect.  1 = Clears edge detection logic for pin PIOn_x.</description>
						<bitRange>[6:6]</bitRange>
					</field>
				</fields>
			</register>
		</registers>
    </peripheral>
	<peripheral>
		<name>GPIO2</name>
		<description>Product name title=UM10441 Chapter title=LPC122x General Purpose I/O (GPIO) Modification date=2/11/2011 Major revision=0 Minor revision=17 </description>
		<groupName>GPIO2</groupName>
		<baseAddress>0x50020000</baseAddress>
		<addressBlock>
        <offset>0</offset> 
		<size>0xFFFF</size> 
		<usage>registers</usage> 
		</addressBlock>
		<interrupt>
			<name>PIO2</name>
			<value>27</value>
		</interrupt>
		<registers>
			<register>
				<name>MASK</name>
				<description>Pin value mask register. Affects operations on PIN, OUT, SET, CLR, and NOT registers.</description>
				<addressOffset>0x000</addressOffset>
				<access>read-write</access>
				<resetValue>0x00000000</resetValue>
				<resetMask>0xFFFFFFFF</resetMask>
				<fields>
					<field>
						<name>MASK0</name>
						<description>GPIO pin PIOn_x access control. 0 = read/write not masked. 1 = read/write masked.</description>
						<bitRange>[0:0]</bitRange>
					</field>
					<field>
						<name>MASK1</name>
						<description>GPIO pin PIOn_x access control. 0 = read/write not masked. 1 = read/write masked.</description>
						<bitRange>[1:1]</bitRange>
					</field>
					<field>
						<name>MASK2</name>
						<description>GPIO pin PIOn_x access control. 0 = read/write not masked. 1 = read/write masked.</description>
						<bitRange>[2:2]</bitRange>
					</field>
					<field>
						<name>MASK3</name>
						<description>GPIO pin PIOn_x access control. 0 = read/write not masked. 1 = read/write masked.</description>
						<bitRange>[3:3]</bitRange>
					</field>
					<field>
						<name>MASK4</name>
						<description>GPIO pin PIOn_x access control. 0 = read/write not masked. 1 = read/write masked.</description>
						<bitRange>[4:4]</bitRange>
					</field>
					<field>
						<name>MASK5</name>
						<description>GPIO pin PIOn_x access control. 0 = read/write not masked. 1 = read/write masked.</description>
						<bitRange>[5:5]</bitRange>
					</field>
					<field>
						<name>MASK6</name>
						<description>GPIO pin PIOn_x access control. 0 = read/write not masked. 1 = read/write masked.</description>
						<bitRange>[6:6]</bitRange>
					</field>
					<field>
						<name>MASK7</name>
						<description>GPIO pin PIOn_x access control. 0 = read/write not masked. 1 = read/write masked.</description>
						<bitRange>[7:7]</bitRange>
					</field>
					<field>
						<name>MASK8</name>
						<description>GPIO pin PIOn_x access control. 0 = read/write not masked. 1 = read/write masked.</description>
						<bitRange>[8:8]</bitRange>
					</field>
					<field>
						<name>MASK9</name>
						<description>GPIO pin PIOn_x access control. 0 = read/write not masked. 1 = read/write masked.</description>
						<bitRange>[9:9]</bitRange>
					</field>
					<field>
						<name>MASK10</name>
						<description>GPIO pin PIOn_x access control. 0 = read/write not masked. 1 = read/write masked.</description>
						<bitRange>[10:10]</bitRange>
					</field>
					<field>
						<name>MASK11</name>
						<description>GPIO pin PIOn_x access control. 0 = read/write not masked. 1 = read/write masked.</description>
						<bitRange>[11:11]</bitRange>
					</field>
					<field>
						<name>MASK12</name>
						<description>GPIO pin PIOn_x access control. 0 = read/write not masked. 1 = read/write masked.</description>
						<bitRange>[12:12]</bitRange>
					</field>
					<field>
						<name>MASK13</name>
						<description>GPIO pin PIOn_x access control. 0 = read/write not masked. 1 = read/write masked.</description>
						<bitRange>[13:13]</bitRange>
					</field>
					<field>
						<name>MASK14</name>
						<description>GPIO pin PIOn_x access control. 0 = read/write not masked. 1 = read/write masked.</description>
						<bitRange>[14:14]</bitRange>
					</field>
					<field>
						<name>MASK15</name>
						<description>GPIO pin PIOn_x access control. 0 = read/write not masked. 1 = read/write masked.</description>
						<bitRange>[15:15]</bitRange>
					</field>
				</fields>
			</register>
			<register>
				<name>PIN</name>
				<description>Pin value register.</description>
				<addressOffset>0x004</addressOffset>
				<access>read-only</access>
				<resetValue>0</resetValue>
				<resetMask>0xFFFFFFFF</resetMask>
				<fields>
					<field>
						<name>PIN0</name>
						<description>GPIO pin PIOn_x value. 0 = Digital pin level is LOW. 1 = Digital pin level is HIGH.</description>
						<bitRange>[0:0]</bitRange>
					</field>
					<field>
						<name>PIN1</name>
						<description>GPIO pin PIOn_x value. 0 = Digital pin level is LOW. 1 = Digital pin level is HIGH.</description>
						<bitRange>[1:1]</bitRange>
					</field>
					<field>
						<name>PIN2</name>
						<description>GPIO pin PIOn_x value. 0 = Digital pin level is LOW. 1 = Digital pin level is HIGH.</description>
						<bitRange>[2:2]</bitRange>
					</field>
					<field>
						<name>PIN3</name>
						<description>GPIO pin PIOn_x value. 0 = Digital pin level is LOW. 1 = Digital pin level is HIGH.</description>
						<bitRange>[3:3]</bitRange>
					</field>
					<field>
						<name>PIN4</name>
						<description>GPIO pin PIOn_x value. 0 = Digital pin level is LOW. 1 = Digital pin level is HIGH.</description>
						<bitRange>[4:4]</bitRange>
					</field>
					<field>
						<name>PIN5</name>
						<description>GPIO pin PIOn_x value. 0 = Digital pin level is LOW. 1 = Digital pin level is HIGH.</description>
						<bitRange>[5:5]</bitRange>
					</field>
					<field>
						<name>PIN6</name>
						<description>GPIO pin PIOn_x value. 0 = Digital pin level is LOW. 1 = Digital pin level is HIGH.</description>
						<bitRange>[6:6]</bitRange>
					</field>
					<field>
						<name>PIN7</name>
						<description>GPIO pin PIOn_x value. 0 = Digital pin level is LOW. 1 = Digital pin level is HIGH.</description>
						<bitRange>[7:7]</bitRange>
					</field>
					<field>
						<name>PIN8</name>
						<description>GPIO pin PIOn_x value. 0 = Digital pin level is LOW. 1 = Digital pin level is HIGH.</description>
						<bitRange>[8:8]</bitRange>
					</field>
					<field>
						<name>PIN9</name>
						<description>GPIO pin PIOn_x value. 0 = Digital pin level is LOW. 1 = Digital pin level is HIGH.</description>
						<bitRange>[9:9]</bitRange>
					</field>
					<field>
						<name>PIN10</name>
						<description>GPIO pin PIOn_x value. 0 = Digital pin level is LOW. 1 = Digital pin level is HIGH.</description>
						<bitRange>[10:10]</bitRange>
					</field>
					<field>
						<name>PIN11</name>
						<description>GPIO pin PIOn_x value. 0 = Digital pin level is LOW. 1 = Digital pin level is HIGH.</description>
						<bitRange>[11:11]</bitRange>
					</field>
					<field>
						<name>PIN12</name>
						<description>GPIO pin PIOn_x value. 0 = Digital pin level is LOW. 1 = Digital pin level is HIGH.</description>
						<bitRange>[12:12]</bitRange>
					</field>
					<field>
						<name>PIN13</name>
						<description>GPIO pin PIOn_x value. 0 = Digital pin level is LOW. 1 = Digital pin level is HIGH.</description>
						<bitRange>[13:13]</bitRange>
					</field>
					<field>
						<name>PIN14</name>
						<description>GPIO pin PIOn_x value. 0 = Digital pin level is LOW. 1 = Digital pin level is HIGH.</description>
						<bitRange>[14:14]</bitRange>
					</field>
					<field>
						<name>PIN15</name>
						<description>GPIO pin PIOn_x value. 0 = Digital pin level is LOW. 1 = Digital pin level is HIGH.</description>
						<bitRange>[15:15]</bitRange>
					</field>
				</fields>
			</register>
			<register>
				<name>OUT</name>
				<description>Pin output value register.</description>
				<addressOffset>0x008</addressOffset>
				<access>read-write</access>
				<resetValue>0x00000000</resetValue>
				<resetMask>0xFFFFFFFF</resetMask>
				<fields>
					<field>
						<name>OUT0</name>
						<description>GPIO pin PIOn_x output value. 0 = Write: Set GPIO output pin to LOW. Read: GPIO output value is LOW. 1 = Write: Set GPIO output pin to HIGH. Read: GPIO output value is HIGH.</description>
						<bitRange>[0:0]</bitRange>
					</field>
					<field>
						<name>OUT1</name>
						<description>GPIO pin PIOn_x output value. 0 = Write: Set GPIO output pin to LOW. Read: GPIO output value is LOW. 1 = Write: Set GPIO output pin to HIGH. Read: GPIO output value is HIGH.</description>
						<bitRange>[1:1]</bitRange>
					</field>
					<field>
						<name>OUT2</name>
						<description>GPIO pin PIOn_x output value. 0 = Write: Set GPIO output pin to LOW. Read: GPIO output value is LOW. 1 = Write: Set GPIO output pin to HIGH. Read: GPIO output value is HIGH.</description>
						<bitRange>[2:2]</bitRange>
					</field>
					<field>
						<name>OUT3</name>
						<description>GPIO pin PIOn_x output value. 0 = Write: Set GPIO output pin to LOW. Read: GPIO output value is LOW. 1 = Write: Set GPIO output pin to HIGH. Read: GPIO output value is HIGH.</description>
						<bitRange>[3:3]</bitRange>
					</field>
					<field>
						<name>OUT4</name>
						<description>GPIO pin PIOn_x output value. 0 = Write: Set GPIO output pin to LOW. Read: GPIO output value is LOW. 1 = Write: Set GPIO output pin to HIGH. Read: GPIO output value is HIGH.</description>
						<bitRange>[4:4]</bitRange>
					</field>
					<field>
						<name>OUT5</name>
						<description>GPIO pin PIOn_x output value. 0 = Write: Set GPIO output pin to LOW. Read: GPIO output value is LOW. 1 = Write: Set GPIO output pin to HIGH. Read: GPIO output value is HIGH.</description>
						<bitRange>[5:5]</bitRange>
					</field>
					<field>
						<name>OUT6</name>
						<description>GPIO pin PIOn_x output value. 0 = Write: Set GPIO output pin to LOW. Read: GPIO output value is LOW. 1 = Write: Set GPIO output pin to HIGH. Read: GPIO output value is HIGH.</description>
						<bitRange>[6:6]</bitRange>
					</field>
					<field>
						<name>OUT7</name>
						<description>GPIO pin PIOn_x output value. 0 = Write: Set GPIO output pin to LOW. Read: GPIO output value is LOW. 1 = Write: Set GPIO output pin to HIGH. Read: GPIO output value is HIGH.</description>
						<bitRange>[7:7]</bitRange>
					</field>
					<field>
						<name>OUT8</name>
						<description>GPIO pin PIOn_x output value. 0 = Write: Set GPIO output pin to LOW. Read: GPIO output value is LOW. 1 = Write: Set GPIO output pin to HIGH. Read: GPIO output value is HIGH.</description>
						<bitRange>[8:8]</bitRange>
					</field>
					<field>
						<name>OUT9</name>
						<description>GPIO pin PIOn_x output value. 0 = Write: Set GPIO output pin to LOW. Read: GPIO output value is LOW. 1 = Write: Set GPIO output pin to HIGH. Read: GPIO output value is HIGH.</description>
						<bitRange>[9:9]</bitRange>
					</field>
					<field>
						<name>OUT10</name>
						<description>GPIO pin PIOn_x output value. 0 = Write: Set GPIO output pin to LOW. Read: GPIO output value is LOW. 1 = Write: Set GPIO output pin to HIGH. Read: GPIO output value is HIGH.</description>
						<bitRange>[10:10]</bitRange>
					</field>
					<field>
						<name>OUT11</name>
						<description>GPIO pin PIOn_x output value. 0 = Write: Set GPIO output pin to LOW. Read: GPIO output value is LOW. 1 = Write: Set GPIO output pin to HIGH. Read: GPIO output value is HIGH.</description>
						<bitRange>[11:11]</bitRange>
					</field>
					<field>
						<name>OUT12</name>
						<description>GPIO pin PIOn_x output value. 0 = Write: Set GPIO output pin to LOW. Read: GPIO output value is LOW. 1 = Write: Set GPIO output pin to HIGH. Read: GPIO output value is HIGH.</description>
						<bitRange>[12:12]</bitRange>
					</field>
					<field>
						<name>OUT13</name>
						<description>GPIO pin PIOn_x output value. 0 = Write: Set GPIO output pin to LOW. Read: GPIO output value is LOW. 1 = Write: Set GPIO output pin to HIGH. Read: GPIO output value is HIGH.</description>
						<bitRange>[13:13]</bitRange>
					</field>
					<field>
						<name>OUT14</name>
						<description>GPIO pin PIOn_x output value. 0 = Write: Set GPIO output pin to LOW. Read: GPIO output value is LOW. 1 = Write: Set GPIO output pin to HIGH. Read: GPIO output value is HIGH.</description>
						<bitRange>[14:14]</bitRange>
					</field>
					<field>
						<name>OUT15</name>
						<description>GPIO pin PIOn_x output value. 0 = Write: Set GPIO output pin to LOW. Read: GPIO output value is LOW. 1 = Write: Set GPIO output pin to HIGH. Read: GPIO output value is HIGH.</description>
						<bitRange>[15:15]</bitRange>
					</field>
				</fields>
			</register>
			<register>
				<name>SET</name>
				<description>Pin output value set register.</description>
				<addressOffset>0x00C</addressOffset>
				<access>write-only</access>
				<resetValue>0</resetValue>
				<resetMask>0xFFFFFFFF</resetMask>
				<fields>
					<field>
						<name>SET0</name>
						<description>Set GPIO pin PIOn_x output value. 0 = No effect on the GPIO output level.  1 = GPIO output is set to HIGH.</description>
						<bitRange>[0:0]</bitRange>
					</field>
					<field>
						<name>SET1</name>
						<description>Set GPIO pin PIOn_x output value. 0 = No effect on the GPIO output level.  1 = GPIO output is set to HIGH.</description>
						<bitRange>[1:1]</bitRange>
					</field>
					<field>
						<name>SET2</name>
						<description>Set GPIO pin PIOn_x output value. 0 = No effect on the GPIO output level.  1 = GPIO output is set to HIGH.</description>
						<bitRange>[2:2]</bitRange>
					</field>
					<field>
						<name>SET3</name>
						<description>Set GPIO pin PIOn_x output value. 0 = No effect on the GPIO output level.  1 = GPIO output is set to HIGH.</description>
						<bitRange>[3:3]</bitRange>
					</field>
					<field>
						<name>SET4</name>
						<description>Set GPIO pin PIOn_x output value. 0 = No effect on the GPIO output level.  1 = GPIO output is set to HIGH.</description>
						<bitRange>[4:4]</bitRange>
					</field>
					<field>
						<name>SET5</name>
						<description>Set GPIO pin PIOn_x output value. 0 = No effect on the GPIO output level.  1 = GPIO output is set to HIGH.</description>
						<bitRange>[5:5]</bitRange>
					</field>
					<field>
						<name>SET6</name>
						<description>Set GPIO pin PIOn_x output value. 0 = No effect on the GPIO output level.  1 = GPIO output is set to HIGH.</description>
						<bitRange>[6:6]</bitRange>
					</field>
					<field>
						<name>SET7</name>
						<description>Set GPIO pin PIOn_x output value. 0 = No effect on the GPIO output level.  1 = GPIO output is set to HIGH.</description>
						<bitRange>[7:7]</bitRange>
					</field>
					<field>
						<name>SET8</name>
						<description>Set GPIO pin PIOn_x output value. 0 = No effect on the GPIO output level.  1 = GPIO output is set to HIGH.</description>
						<bitRange>[8:8]</bitRange>
					</field>
					<field>
						<name>SET9</name>
						<description>Set GPIO pin PIOn_x output value. 0 = No effect on the GPIO output level.  1 = GPIO output is set to HIGH.</description>
						<bitRange>[9:9]</bitRange>
					</field>
					<field>
						<name>SET10</name>
						<description>Set GPIO pin PIOn_x output value. 0 = No effect on the GPIO output level.  1 = GPIO output is set to HIGH.</description>
						<bitRange>[10:10]</bitRange>
					</field>
					<field>
						<name>SET11</name>
						<description>Set GPIO pin PIOn_x output value. 0 = No effect on the GPIO output level.  1 = GPIO output is set to HIGH.</description>
						<bitRange>[11:11]</bitRange>
					</field>
					<field>
						<name>SET12</name>
						<description>Set GPIO pin PIOn_x output value. 0 = No effect on the GPIO output level.  1 = GPIO output is set to HIGH.</description>
						<bitRange>[12:12]</bitRange>
					</field>
					<field>
						<name>SET13</name>
						<description>Set GPIO pin PIOn_x output value. 0 = No effect on the GPIO output level.  1 = GPIO output is set to HIGH.</description>
						<bitRange>[13:13]</bitRange>
					</field>
					<field>
						<name>SET14</name>
						<description>Set GPIO pin PIOn_x output value. 0 = No effect on the GPIO output level.  1 = GPIO output is set to HIGH.</description>
						<bitRange>[14:14]</bitRange>
					</field>
					<field>
						<name>SET15</name>
						<description>Set GPIO pin PIOn_x output value. 0 = No effect on the GPIO output level.  1 = GPIO output is set to HIGH.</description>
						<bitRange>[15:15]</bitRange>
					</field>
				</fields>
			</register>
			<register>
				<name>CLR</name>
				<description>Pin output value clear register.</description>
				<addressOffset>0x010</addressOffset>
				<access>write-only</access>
				<resetValue>0</resetValue>
				<resetMask>0xFFFFFFFF</resetMask>
				<fields>
					<field>
						<name>CLEAR0</name>
						<description>Clear GPIO pin PIOn_x output value. 0 = No effect on the GPIO output level.  1 = GPIO output is set to LOW.</description>
						<bitRange>[0:0]</bitRange>
					</field>
					<field>
						<name>CLEAR1</name>
						<description>Clear GPIO pin PIOn_x output value. 0 = No effect on the GPIO output level.  1 = GPIO output is set to LOW.</description>
						<bitRange>[1:1]</bitRange>
					</field>
					<field>
						<name>CLEAR2</name>
						<description>Clear GPIO pin PIOn_x output value. 0 = No effect on the GPIO output level.  1 = GPIO output is set to LOW.</description>
						<bitRange>[2:2]</bitRange>
					</field>
					<field>
						<name>CLEAR3</name>
						<description>Clear GPIO pin PIOn_x output value. 0 = No effect on the GPIO output level.  1 = GPIO output is set to LOW.</description>
						<bitRange>[3:3]</bitRange>
					</field>
					<field>
						<name>CLEAR4</name>
						<description>Clear GPIO pin PIOn_x output value. 0 = No effect on the GPIO output level.  1 = GPIO output is set to LOW.</description>
						<bitRange>[4:4]</bitRange>
					</field>
					<field>
						<name>CLEAR5</name>
						<description>Clear GPIO pin PIOn_x output value. 0 = No effect on the GPIO output level.  1 = GPIO output is set to LOW.</description>
						<bitRange>[5:5]</bitRange>
					</field>
					<field>
						<name>CLEAR6</name>
						<description>Clear GPIO pin PIOn_x output value. 0 = No effect on the GPIO output level.  1 = GPIO output is set to LOW.</description>
						<bitRange>[6:6]</bitRange>
					</field>
					<field>
						<name>CLEAR7</name>
						<description>Clear GPIO pin PIOn_x output value. 0 = No effect on the GPIO output level.  1 = GPIO output is set to LOW.</description>
						<bitRange>[7:7]</bitRange>
					</field>
					<field>
						<name>CLEAR8</name>
						<description>Clear GPIO pin PIOn_x output value. 0 = No effect on the GPIO output level.  1 = GPIO output is set to LOW.</description>
						<bitRange>[8:8]</bitRange>
					</field>
					<field>
						<name>CLEAR9</name>
						<description>Clear GPIO pin PIOn_x output value. 0 = No effect on the GPIO output level.  1 = GPIO output is set to LOW.</description>
						<bitRange>[9:9]</bitRange>
					</field>
					<field>
						<name>CLEAR10</name>
						<description>Clear GPIO pin PIOn_x output value. 0 = No effect on the GPIO output level.  1 = GPIO output is set to LOW.</description>
						<bitRange>[10:10]</bitRange>
					</field>
					<field>
						<name>CLEAR11</name>
						<description>Clear GPIO pin PIOn_x output value. 0 = No effect on the GPIO output level.  1 = GPIO output is set to LOW.</description>
						<bitRange>[11:11]</bitRange>
					</field>
					<field>
						<name>CLEAR12</name>
						<description>Clear GPIO pin PIOn_x output value. 0 = No effect on the GPIO output level.  1 = GPIO output is set to LOW.</description>
						<bitRange>[12:12]</bitRange>
					</field>
					<field>
						<name>CLEAR13</name>
						<description>Clear GPIO pin PIOn_x output value. 0 = No effect on the GPIO output level.  1 = GPIO output is set to LOW.</description>
						<bitRange>[13:13]</bitRange>
					</field>
					<field>
						<name>CLEAR14</name>
						<description>Clear GPIO pin PIOn_x output value. 0 = No effect on the GPIO output level.  1 = GPIO output is set to LOW.</description>
						<bitRange>[14:14]</bitRange>
					</field>
					<field>
						<name>CLEAR15</name>
						<description>Clear GPIO pin PIOn_x output value. 0 = No effect on the GPIO output level.  1 = GPIO output is set to LOW.</description>
						<bitRange>[15:15]</bitRange>
					</field>
				</fields>
			</register>
			<register>
				<name>NOT</name>
				<description>Pin output value invert register.</description>
				<addressOffset>0x014</addressOffset>
				<access>write-only</access>
				<resetValue>0x00000000</resetValue>
				<resetMask>0xFFFFFFFF</resetMask>
				<fields>
					<field>
						<name>NOT0</name>
						<description>Invert GPIO pin PIOn_x output value. 0 = No effect on the GPIO output level.  1 = GPIO output is inverted from its current value.</description>
						<bitRange>[0:0]</bitRange>
					</field>
					<field>
						<name>NOT1</name>
						<description>Invert GPIO pin PIOn_x output value. 0 = No effect on the GPIO output level.  1 = GPIO output is inverted from its current value.</description>
						<bitRange>[1:1]</bitRange>
					</field>
					<field>
						<name>NOT2</name>
						<description>Invert GPIO pin PIOn_x output value. 0 = No effect on the GPIO output level.  1 = GPIO output is inverted from its current value.</description>
						<bitRange>[2:2]</bitRange>
					</field>
					<field>
						<name>NOT3</name>
						<description>Invert GPIO pin PIOn_x output value. 0 = No effect on the GPIO output level.  1 = GPIO output is inverted from its current value.</description>
						<bitRange>[3:3]</bitRange>
					</field>
					<field>
						<name>NOT4</name>
						<description>Invert GPIO pin PIOn_x output value. 0 = No effect on the GPIO output level.  1 = GPIO output is inverted from its current value.</description>
						<bitRange>[4:4]</bitRange>
					</field>
					<field>
						<name>NOT5</name>
						<description>Invert GPIO pin PIOn_x output value. 0 = No effect on the GPIO output level.  1 = GPIO output is inverted from its current value.</description>
						<bitRange>[5:5]</bitRange>
					</field>
					<field>
						<name>NOT6</name>
						<description>Invert GPIO pin PIOn_x output value. 0 = No effect on the GPIO output level.  1 = GPIO output is inverted from its current value.</description>
						<bitRange>[6:6]</bitRange>
					</field>
					<field>
						<name>NOT7</name>
						<description>Invert GPIO pin PIOn_x output value. 0 = No effect on the GPIO output level.  1 = GPIO output is inverted from its current value.</description>
						<bitRange>[7:7]</bitRange>
					</field>
					<field>
						<name>NOT8</name>
						<description>Invert GPIO pin PIOn_x output value. 0 = No effect on the GPIO output level.  1 = GPIO output is inverted from its current value.</description>
						<bitRange>[8:8]</bitRange>
					</field>
					<field>
						<name>NOT9</name>
						<description>Invert GPIO pin PIOn_x output value. 0 = No effect on the GPIO output level.  1 = GPIO output is inverted from its current value.</description>
						<bitRange>[9:9]</bitRange>
					</field>
					<field>
						<name>NOT10</name>
						<description>Invert GPIO pin PIOn_x output value. 0 = No effect on the GPIO output level.  1 = GPIO output is inverted from its current value.</description>
						<bitRange>[10:10]</bitRange>
					</field>
					<field>
						<name>NOT11</name>
						<description>Invert GPIO pin PIOn_x output value. 0 = No effect on the GPIO output level.  1 = GPIO output is inverted from its current value.</description>
						<bitRange>[11:11]</bitRange>
					</field>
					<field>
						<name>NOT12</name>
						<description>Invert GPIO pin PIOn_x output value. 0 = No effect on the GPIO output level.  1 = GPIO output is inverted from its current value.</description>
						<bitRange>[12:12]</bitRange>
					</field>
					<field>
						<name>NOT13</name>
						<description>Invert GPIO pin PIOn_x output value. 0 = No effect on the GPIO output level.  1 = GPIO output is inverted from its current value.</description>
						<bitRange>[13:13]</bitRange>
					</field>
					<field>
						<name>NOT14</name>
						<description>Invert GPIO pin PIOn_x output value. 0 = No effect on the GPIO output level.  1 = GPIO output is inverted from its current value.</description>
						<bitRange>[14:14]</bitRange>
					</field>
					<field>
						<name>NOT15</name>
						<description>Invert GPIO pin PIOn_x output value. 0 = No effect on the GPIO output level.  1 = GPIO output is inverted from its current value.</description>
						<bitRange>[15:15]</bitRange>
					</field>
				</fields>
			</register>
			<register>
				<name>DIR</name>
				<description>Data direction register.</description>
				<addressOffset>0x020</addressOffset>
				<access>read-write</access>
				<resetValue>0x00000000</resetValue>
				<resetMask>0xFFFFFFFF</resetMask>
				<fields>
					<field>
						<name>IO0</name>
						<description>Selects GPIO pin PIOn_x as input or output. 0 = Pin PIOn_x is configured as input.  1 = Pin PIOn_x is configured as output.</description>
						<bitRange>[0:0]</bitRange>
					</field>
					<field>
						<name>IO1</name>
						<description>Selects GPIO pin PIOn_x as input or output. 0 = Pin PIOn_x is configured as input.  1 = Pin PIOn_x is configured as output.</description>
						<bitRange>[1:1]</bitRange>
					</field>
					<field>
						<name>IO2</name>
						<description>Selects GPIO pin PIOn_x as input or output. 0 = Pin PIOn_x is configured as input.  1 = Pin PIOn_x is configured as output.</description>
						<bitRange>[2:2]</bitRange>
					</field>
					<field>
						<name>IO3</name>
						<description>Selects GPIO pin PIOn_x as input or output. 0 = Pin PIOn_x is configured as input.  1 = Pin PIOn_x is configured as output.</description>
						<bitRange>[3:3]</bitRange>
					</field>
					<field>
						<name>IO4</name>
						<description>Selects GPIO pin PIOn_x as input or output. 0 = Pin PIOn_x is configured as input.  1 = Pin PIOn_x is configured as output.</description>
						<bitRange>[4:4]</bitRange>
					</field>
					<field>
						<name>IO5</name>
						<description>Selects GPIO pin PIOn_x as input or output. 0 = Pin PIOn_x is configured as input.  1 = Pin PIOn_x is configured as output.</description>
						<bitRange>[5:5]</bitRange>
					</field>
					<field>
						<name>IO6</name>
						<description>Selects GPIO pin PIOn_x as input or output. 0 = Pin PIOn_x is configured as input.  1 = Pin PIOn_x is configured as output.</description>
						<bitRange>[6:6]</bitRange>
					</field>
					<field>
						<name>IO7</name>
						<description>Selects GPIO pin PIOn_x as input or output. 0 = Pin PIOn_x is configured as input.  1 = Pin PIOn_x is configured as output.</description>
						<bitRange>[7:7]</bitRange>
					</field>
					<field>
						<name>IO8</name>
						<description>Selects GPIO pin PIOn_x as input or output. 0 = Pin PIOn_x is configured as input.  1 = Pin PIOn_x is configured as output.</description>
						<bitRange>[8:8]</bitRange>
					</field>
					<field>
						<name>IO9</name>
						<description>Selects GPIO pin PIOn_x as input or output. 0 = Pin PIOn_x is configured as input.  1 = Pin PIOn_x is configured as output.</description>
						<bitRange>[9:9]</bitRange>
					</field>
					<field>
						<name>IO10</name>
						<description>Selects GPIO pin PIOn_x as input or output. 0 = Pin PIOn_x is configured as input.  1 = Pin PIOn_x is configured as output.</description>
						<bitRange>[10:10]</bitRange>
					</field>
					<field>
						<name>IO11</name>
						<description>Selects GPIO pin PIOn_x as input or output. 0 = Pin PIOn_x is configured as input.  1 = Pin PIOn_x is configured as output.</description>
						<bitRange>[11:11]</bitRange>
					</field>
					<field>
						<name>IO12</name>
						<description>Selects GPIO pin PIOn_x as input or output. 0 = Pin PIOn_x is configured as input.  1 = Pin PIOn_x is configured as output.</description>
						<bitRange>[12:12]</bitRange>
					</field>
					<field>
						<name>IO13</name>
						<description>Selects GPIO pin PIOn_x as input or output. 0 = Pin PIOn_x is configured as input.  1 = Pin PIOn_x is configured as output.</description>
						<bitRange>[13:13]</bitRange>
					</field>
					<field>
						<name>IO14</name>
						<description>Selects GPIO pin PIOn_x as input or output. 0 = Pin PIOn_x is configured as input.  1 = Pin PIOn_x is configured as output.</description>
						<bitRange>[14:14]</bitRange>
					</field>
					<field>
						<name>IO15</name>
						<description>Selects GPIO pin PIOn_x as input or output. 0 = Pin PIOn_x is configured as input.  1 = Pin PIOn_x is configured as output.</description>
						<bitRange>[15:15]</bitRange>
					</field>
				</fields>
			</register>
			<register>
				<name>IS</name>
				<description>Interrupt sense register.</description>
				<addressOffset>0x024</addressOffset>
				<access>read-write</access>
				<resetValue>0x00000000</resetValue>
				<resetMask>0xFFFFFFFF</resetMask>
				<fields>
					<field>
						<name>ISENSE0</name>
						<description>Selects interrupt on pin PIOn_x as level or edge sensitive. 0 = Interrupt on pin PIOn_x is configured as edge sensitive. 1 = Interrupt on pin PIOn_x is configured as level sensitive.</description>
						<bitRange>[0:0]</bitRange>
					</field>
					<field>
						<name>ISENSE1</name>
						<description>Selects interrupt on pin PIOn_x as level or edge sensitive. 0 = Interrupt on pin PIOn_x is configured as edge sensitive. 1 = Interrupt on pin PIOn_x is configured as level sensitive.</description>
						<bitRange>[1:1]</bitRange>
					</field>
					<field>
						<name>ISENSE2</name>
						<description>Selects interrupt on pin PIOn_x as level or edge sensitive. 0 = Interrupt on pin PIOn_x is configured as edge sensitive. 1 = Interrupt on pin PIOn_x is configured as level sensitive.</description>
						<bitRange>[2:2]</bitRange>
					</field>
					<field>
						<name>ISENSE3</name>
						<description>Selects interrupt on pin PIOn_x as level or edge sensitive. 0 = Interrupt on pin PIOn_x is configured as edge sensitive. 1 = Interrupt on pin PIOn_x is configured as level sensitive.</description>
						<bitRange>[3:3]</bitRange>
					</field>
					<field>
						<name>ISENSE4</name>
						<description>Selects interrupt on pin PIOn_x as level or edge sensitive. 0 = Interrupt on pin PIOn_x is configured as edge sensitive. 1 = Interrupt on pin PIOn_x is configured as level sensitive.</description>
						<bitRange>[4:4]</bitRange>
					</field>
					<field>
						<name>ISENSE5</name>
						<description>Selects interrupt on pin PIOn_x as level or edge sensitive. 0 = Interrupt on pin PIOn_x is configured as edge sensitive. 1 = Interrupt on pin PIOn_x is configured as level sensitive.</description>
						<bitRange>[5:5]</bitRange>
					</field>
					<field>
						<name>ISENSE6</name>
						<description>Selects interrupt on pin PIOn_x as level or edge sensitive. 0 = Interrupt on pin PIOn_x is configured as edge sensitive. 1 = Interrupt on pin PIOn_x is configured as level sensitive.</description>
						<bitRange>[6:6]</bitRange>
					</field>
					<field>
						<name>ISENSE7</name>
						<description>Selects interrupt on pin PIOn_x as level or edge sensitive. 0 = Interrupt on pin PIOn_x is configured as edge sensitive. 1 = Interrupt on pin PIOn_x is configured as level sensitive.</description>
						<bitRange>[7:7]</bitRange>
					</field>
					<field>
						<name>ISENSE8</name>
						<description>Selects interrupt on pin PIOn_x as level or edge sensitive. 0 = Interrupt on pin PIOn_x is configured as edge sensitive. 1 = Interrupt on pin PIOn_x is configured as level sensitive.</description>
						<bitRange>[8:8]</bitRange>
					</field>
					<field>
						<name>ISENSE9</name>
						<description>Selects interrupt on pin PIOn_x as level or edge sensitive. 0 = Interrupt on pin PIOn_x is configured as edge sensitive. 1 = Interrupt on pin PIOn_x is configured as level sensitive.</description>
						<bitRange>[9:9]</bitRange>
					</field>
					<field>
						<name>ISENSE10</name>
						<description>Selects interrupt on pin PIOn_x as level or edge sensitive. 0 = Interrupt on pin PIOn_x is configured as edge sensitive. 1 = Interrupt on pin PIOn_x is configured as level sensitive.</description>
						<bitRange>[10:10]</bitRange>
					</field>
					<field>
						<name>ISENSE11</name>
						<description>Selects interrupt on pin PIOn_x as level or edge sensitive. 0 = Interrupt on pin PIOn_x is configured as edge sensitive. 1 = Interrupt on pin PIOn_x is configured as level sensitive.</description>
						<bitRange>[11:11]</bitRange>
					</field>
					<field>
						<name>ISENSE12</name>
						<description>Selects interrupt on pin PIOn_x as level or edge sensitive. 0 = Interrupt on pin PIOn_x is configured as edge sensitive. 1 = Interrupt on pin PIOn_x is configured as level sensitive.</description>
						<bitRange>[12:12]</bitRange>
					</field>
					<field>
						<name>ISENSE13</name>
						<description>Selects interrupt on pin PIOn_x as level or edge sensitive. 0 = Interrupt on pin PIOn_x is configured as edge sensitive. 1 = Interrupt on pin PIOn_x is configured as level sensitive.</description>
						<bitRange>[13:13]</bitRange>
					</field>
					<field>
						<name>ISENSE14</name>
						<description>Selects interrupt on pin PIOn_x as level or edge sensitive. 0 = Interrupt on pin PIOn_x is configured as edge sensitive. 1 = Interrupt on pin PIOn_x is configured as level sensitive.</description>
						<bitRange>[14:14]</bitRange>
					</field>
					<field>
						<name>ISENSE15</name>
						<description>Selects interrupt on pin PIOn_x as level or edge sensitive. 0 = Interrupt on pin PIOn_x is configured as edge sensitive. 1 = Interrupt on pin PIOn_x is configured as level sensitive.</description>
						<bitRange>[15:15]</bitRange>
					</field>
				</fields>
			</register>
			<register>
				<name>IBE</name>
				<description>Interrupt both edges register.</description>
				<addressOffset>0x028</addressOffset>
				<access>read-write</access>
				<resetValue>0x00000000</resetValue>
				<resetMask>0xFFFFFFFF</resetMask>
				<fields>
					<field>
						<name>IBE0</name>
						<description>Selects interrupt on pin PIOn_x to be triggered on both edges. 0 = Interrupt on pin PIOn_x is controlled through register GPIOnIEV.  1 = Both edges on pin PIOn_x trigger an interrupt.</description>
						<bitRange>[0:0]</bitRange>
					</field>
					<field>
						<name>IBE1</name>
						<description>Selects interrupt on pin PIOn_x to be triggered on both edges. 0 = Interrupt on pin PIOn_x is controlled through register GPIOnIEV.  1 = Both edges on pin PIOn_x trigger an interrupt.</description>
						<bitRange>[1:1]</bitRange>
					</field>
					<field>
						<name>IBE2</name>
						<description>Selects interrupt on pin PIOn_x to be triggered on both edges. 0 = Interrupt on pin PIOn_x is controlled through register GPIOnIEV.  1 = Both edges on pin PIOn_x trigger an interrupt.</description>
						<bitRange>[2:2]</bitRange>
					</field>
					<field>
						<name>IBE3</name>
						<description>Selects interrupt on pin PIOn_x to be triggered on both edges. 0 = Interrupt on pin PIOn_x is controlled through register GPIOnIEV.  1 = Both edges on pin PIOn_x trigger an interrupt.</description>
						<bitRange>[3:3]</bitRange>
					</field>
					<field>
						<name>IBE4</name>
						<description>Selects interrupt on pin PIOn_x to be triggered on both edges. 0 = Interrupt on pin PIOn_x is controlled through register GPIOnIEV.  1 = Both edges on pin PIOn_x trigger an interrupt.</description>
						<bitRange>[4:4]</bitRange>
					</field>
					<field>
						<name>IBE5</name>
						<description>Selects interrupt on pin PIOn_x to be triggered on both edges. 0 = Interrupt on pin PIOn_x is controlled through register GPIOnIEV.  1 = Both edges on pin PIOn_x trigger an interrupt.</description>
						<bitRange>[5:5]</bitRange>
					</field>
					<field>
						<name>IBE6</name>
						<description>Selects interrupt on pin PIOn_x to be triggered on both edges. 0 = Interrupt on pin PIOn_x is controlled through register GPIOnIEV.  1 = Both edges on pin PIOn_x trigger an interrupt.</description>
						<bitRange>[6:6]</bitRange>
					</field>
					<field>
						<name>IBE7</name>
						<description>Selects interrupt on pin PIOn_x to be triggered on both edges. 0 = Interrupt on pin PIOn_x is controlled through register GPIOnIEV.  1 = Both edges on pin PIOn_x trigger an interrupt.</description>
						<bitRange>[7:7]</bitRange>
					</field>
					<field>
						<name>IBE8</name>
						<description>Selects interrupt on pin PIOn_x to be triggered on both edges. 0 = Interrupt on pin PIOn_x is controlled through register GPIOnIEV.  1 = Both edges on pin PIOn_x trigger an interrupt.</description>
						<bitRange>[8:8]</bitRange>
					</field>
					<field>
						<name>IBE9</name>
						<description>Selects interrupt on pin PIOn_x to be triggered on both edges. 0 = Interrupt on pin PIOn_x is controlled through register GPIOnIEV.  1 = Both edges on pin PIOn_x trigger an interrupt.</description>
						<bitRange>[9:9]</bitRange>
					</field>
					<field>
						<name>IBE10</name>
						<description>Selects interrupt on pin PIOn_x to be triggered on both edges. 0 = Interrupt on pin PIOn_x is controlled through register GPIOnIEV.  1 = Both edges on pin PIOn_x trigger an interrupt.</description>
						<bitRange>[10:10]</bitRange>
					</field>
					<field>
						<name>IBE11</name>
						<description>Selects interrupt on pin PIOn_x to be triggered on both edges. 0 = Interrupt on pin PIOn_x is controlled through register GPIOnIEV.  1 = Both edges on pin PIOn_x trigger an interrupt.</description>
						<bitRange>[11:11]</bitRange>
					</field>
					<field>
						<name>IBE12</name>
						<description>Selects interrupt on pin PIOn_x to be triggered on both edges. 0 = Interrupt on pin PIOn_x is controlled through register GPIOnIEV.  1 = Both edges on pin PIOn_x trigger an interrupt.</description>
						<bitRange>[12:12]</bitRange>
					</field>
					<field>
						<name>IBE13</name>
						<description>Selects interrupt on pin PIOn_x to be triggered on both edges. 0 = Interrupt on pin PIOn_x is controlled through register GPIOnIEV.  1 = Both edges on pin PIOn_x trigger an interrupt.</description>
						<bitRange>[13:13]</bitRange>
					</field>
					<field>
						<name>IBE14</name>
						<description>Selects interrupt on pin PIOn_x to be triggered on both edges. 0 = Interrupt on pin PIOn_x is controlled through register GPIOnIEV.  1 = Both edges on pin PIOn_x trigger an interrupt.</description>
						<bitRange>[14:14]</bitRange>
					</field>
					<field>
						<name>IBE15</name>
						<description>Selects interrupt on pin PIOn_x to be triggered on both edges. 0 = Interrupt on pin PIOn_x is controlled through register GPIOnIEV.  1 = Both edges on pin PIOn_x trigger an interrupt.</description>
						<bitRange>[15:15]</bitRange>
					</field>
				</fields>
			</register>
			<register>
				<name>IEV</name>
				<description>Interrupt event register.</description>
				<addressOffset>0x02C</addressOffset>
				<access>read-write</access>
				<resetValue>0x00000000</resetValue>
				<resetMask>0xFFFFFFFF</resetMask>
				<fields>
					<field>
						<name>IEV0</name>
						<description>Selects interrupt on pin PIOn_x to be triggered rising or falling edges. 0 = Depending on setting in register GPIOnIS, falling edges or LOW level on pin PIOn_x trigger an interrupt.  1 = Depending on setting in register GPIOnIS, rising edges or HIGH level on pin PIOn_x trigger an interrupt.</description>
						<bitRange>[0:0]</bitRange>
					</field>
					<field>
						<name>IEV1</name>
						<description>Selects interrupt on pin PIOn_x to be triggered rising or falling edges. 0 = Depending on setting in register GPIOnIS, falling edges or LOW level on pin PIOn_x trigger an interrupt.  1 = Depending on setting in register GPIOnIS, rising edges or HIGH level on pin PIOn_x trigger an interrupt.</description>
						<bitRange>[1:1]</bitRange>
					</field>
					<field>
						<name>IEV2</name>
						<description>Selects interrupt on pin PIOn_x to be triggered rising or falling edges. 0 = Depending on setting in register GPIOnIS, falling edges or LOW level on pin PIOn_x trigger an interrupt.  1 = Depending on setting in register GPIOnIS, rising edges or HIGH level on pin PIOn_x trigger an interrupt.</description>
						<bitRange>[2:2]</bitRange>
					</field>
					<field>
						<name>IEV3</name>
						<description>Selects interrupt on pin PIOn_x to be triggered rising or falling edges. 0 = Depending on setting in register GPIOnIS, falling edges or LOW level on pin PIOn_x trigger an interrupt.  1 = Depending on setting in register GPIOnIS, rising edges or HIGH level on pin PIOn_x trigger an interrupt.</description>
						<bitRange>[3:3]</bitRange>
					</field>
					<field>
						<name>IEV4</name>
						<description>Selects interrupt on pin PIOn_x to be triggered rising or falling edges. 0 = Depending on setting in register GPIOnIS, falling edges or LOW level on pin PIOn_x trigger an interrupt.  1 = Depending on setting in register GPIOnIS, rising edges or HIGH level on pin PIOn_x trigger an interrupt.</description>
						<bitRange>[4:4]</bitRange>
					</field>
					<field>
						<name>IEV5</name>
						<description>Selects interrupt on pin PIOn_x to be triggered rising or falling edges. 0 = Depending on setting in register GPIOnIS, falling edges or LOW level on pin PIOn_x trigger an interrupt.  1 = Depending on setting in register GPIOnIS, rising edges or HIGH level on pin PIOn_x trigger an interrupt.</description>
						<bitRange>[5:5]</bitRange>
					</field>
					<field>
						<name>IEV6</name>
						<description>Selects interrupt on pin PIOn_x to be triggered rising or falling edges. 0 = Depending on setting in register GPIOnIS, falling edges or LOW level on pin PIOn_x trigger an interrupt.  1 = Depending on setting in register GPIOnIS, rising edges or HIGH level on pin PIOn_x trigger an interrupt.</description>
						<bitRange>[6:6]</bitRange>
					</field>
					<field>
						<name>IEV7</name>
						<description>Selects interrupt on pin PIOn_x to be triggered rising or falling edges. 0 = Depending on setting in register GPIOnIS, falling edges or LOW level on pin PIOn_x trigger an interrupt.  1 = Depending on setting in register GPIOnIS, rising edges or HIGH level on pin PIOn_x trigger an interrupt.</description>
						<bitRange>[7:7]</bitRange>
					</field>
					<field>
						<name>IEV8</name>
						<description>Selects interrupt on pin PIOn_x to be triggered rising or falling edges. 0 = Depending on setting in register GPIOnIS, falling edges or LOW level on pin PIOn_x trigger an interrupt.  1 = Depending on setting in register GPIOnIS, rising edges or HIGH level on pin PIOn_x trigger an interrupt.</description>
						<bitRange>[8:8]</bitRange>
					</field>
					<field>
						<name>IEV9</name>
						<description>Selects interrupt on pin PIOn_x to be triggered rising or falling edges. 0 = Depending on setting in register GPIOnIS, falling edges or LOW level on pin PIOn_x trigger an interrupt.  1 = Depending on setting in register GPIOnIS, rising edges or HIGH level on pin PIOn_x trigger an interrupt.</description>
						<bitRange>[9:9]</bitRange>
					</field>
					<field>
						<name>IEV10</name>
						<description>Selects interrupt on pin PIOn_x to be triggered rising or falling edges. 0 = Depending on setting in register GPIOnIS, falling edges or LOW level on pin PIOn_x trigger an interrupt.  1 = Depending on setting in register GPIOnIS, rising edges or HIGH level on pin PIOn_x trigger an interrupt.</description>
						<bitRange>[10:10]</bitRange>
					</field>
					<field>
						<name>IEV11</name>
						<description>Selects interrupt on pin PIOn_x to be triggered rising or falling edges. 0 = Depending on setting in register GPIOnIS, falling edges or LOW level on pin PIOn_x trigger an interrupt.  1 = Depending on setting in register GPIOnIS, rising edges or HIGH level on pin PIOn_x trigger an interrupt.</description>
						<bitRange>[11:11]</bitRange>
					</field>
					<field>
						<name>IEV12</name>
						<description>Selects interrupt on pin PIOn_x to be triggered rising or falling edges. 0 = Depending on setting in register GPIOnIS, falling edges or LOW level on pin PIOn_x trigger an interrupt.  1 = Depending on setting in register GPIOnIS, rising edges or HIGH level on pin PIOn_x trigger an interrupt.</description>
						<bitRange>[12:12]</bitRange>
					</field>
					<field>
						<name>IEV13</name>
						<description>Selects interrupt on pin PIOn_x to be triggered rising or falling edges. 0 = Depending on setting in register GPIOnIS, falling edges or LOW level on pin PIOn_x trigger an interrupt.  1 = Depending on setting in register GPIOnIS, rising edges or HIGH level on pin PIOn_x trigger an interrupt.</description>
						<bitRange>[13:13]</bitRange>
					</field>
					<field>
						<name>IEV14</name>
						<description>Selects interrupt on pin PIOn_x to be triggered rising or falling edges. 0 = Depending on setting in register GPIOnIS, falling edges or LOW level on pin PIOn_x trigger an interrupt.  1 = Depending on setting in register GPIOnIS, rising edges or HIGH level on pin PIOn_x trigger an interrupt.</description>
						<bitRange>[14:14]</bitRange>
					</field>
					<field>
						<name>IEV15</name>
						<description>Selects interrupt on pin PIOn_x to be triggered rising or falling edges. 0 = Depending on setting in register GPIOnIS, falling edges or LOW level on pin PIOn_x trigger an interrupt.  1 = Depending on setting in register GPIOnIS, rising edges or HIGH level on pin PIOn_x trigger an interrupt.</description>
						<bitRange>[15:15]</bitRange>
					</field>
				</fields>
			</register>
			<register>
				<name>IE</name>
				<description>Interrupt mask register.</description>
				<addressOffset>0x030</addressOffset>
				<access>read-write</access>
				<resetValue>0x00000000</resetValue>
				<resetMask>0xFFFFFFFF</resetMask>
				<fields>
					<field>
						<name>MASK0</name>
						<description>Selects interrupt on pin PIOn_x to be masked. 0 = Interrupt on pin PIOn_x is masked.  1 = Interrupt on pin PIOn_x is not masked.</description>
						<bitRange>[0:0]</bitRange>
					</field>
					<field>
						<name>MASK1</name>
						<description>Selects interrupt on pin PIOn_x to be masked. 0 = Interrupt on pin PIOn_x is masked.  1 = Interrupt on pin PIOn_x is not masked.</description>
						<bitRange>[1:1]</bitRange>
					</field>
					<field>
						<name>MASK2</name>
						<description>Selects interrupt on pin PIOn_x to be masked. 0 = Interrupt on pin PIOn_x is masked.  1 = Interrupt on pin PIOn_x is not masked.</description>
						<bitRange>[2:2]</bitRange>
					</field>
					<field>
						<name>MASK3</name>
						<description>Selects interrupt on pin PIOn_x to be masked. 0 = Interrupt on pin PIOn_x is masked.  1 = Interrupt on pin PIOn_x is not masked.</description>
						<bitRange>[3:3]</bitRange>
					</field>
					<field>
						<name>MASK4</name>
						<description>Selects interrupt on pin PIOn_x to be masked. 0 = Interrupt on pin PIOn_x is masked.  1 = Interrupt on pin PIOn_x is not masked.</description>
						<bitRange>[4:4]</bitRange>
					</field>
					<field>
						<name>MASK5</name>
						<description>Selects interrupt on pin PIOn_x to be masked. 0 = Interrupt on pin PIOn_x is masked.  1 = Interrupt on pin PIOn_x is not masked.</description>
						<bitRange>[5:5]</bitRange>
					</field>
					<field>
						<name>MASK6</name>
						<description>Selects interrupt on pin PIOn_x to be masked. 0 = Interrupt on pin PIOn_x is masked.  1 = Interrupt on pin PIOn_x is not masked.</description>
						<bitRange>[6:6]</bitRange>
					</field>
					<field>
						<name>MASK7</name>
						<description>Selects interrupt on pin PIOn_x to be masked. 0 = Interrupt on pin PIOn_x is masked.  1 = Interrupt on pin PIOn_x is not masked.</description>
						<bitRange>[7:7]</bitRange>
					</field>
					<field>
						<name>MASK8</name>
						<description>Selects interrupt on pin PIOn_x to be masked. 0 = Interrupt on pin PIOn_x is masked.  1 = Interrupt on pin PIOn_x is not masked.</description>
						<bitRange>[8:8]</bitRange>
					</field>
					<field>
						<name>MASK9</name>
						<description>Selects interrupt on pin PIOn_x to be masked. 0 = Interrupt on pin PIOn_x is masked.  1 = Interrupt on pin PIOn_x is not masked.</description>
						<bitRange>[9:9]</bitRange>
					</field>
					<field>
						<name>MASK10</name>
						<description>Selects interrupt on pin PIOn_x to be masked. 0 = Interrupt on pin PIOn_x is masked.  1 = Interrupt on pin PIOn_x is not masked.</description>
						<bitRange>[10:10]</bitRange>
					</field>
					<field>
						<name>MASK11</name>
						<description>Selects interrupt on pin PIOn_x to be masked. 0 = Interrupt on pin PIOn_x is masked.  1 = Interrupt on pin PIOn_x is not masked.</description>
						<bitRange>[11:11]</bitRange>
					</field>
					<field>
						<name>MASK12</name>
						<description>Selects interrupt on pin PIOn_x to be masked. 0 = Interrupt on pin PIOn_x is masked.  1 = Interrupt on pin PIOn_x is not masked.</description>
						<bitRange>[12:12]</bitRange>
					</field>
					<field>
						<name>MASK13</name>
						<description>Selects interrupt on pin PIOn_x to be masked. 0 = Interrupt on pin PIOn_x is masked.  1 = Interrupt on pin PIOn_x is not masked.</description>
						<bitRange>[13:13]</bitRange>
					</field>
					<field>
						<name>MASK14</name>
						<description>Selects interrupt on pin PIOn_x to be masked. 0 = Interrupt on pin PIOn_x is masked.  1 = Interrupt on pin PIOn_x is not masked.</description>
						<bitRange>[14:14]</bitRange>
					</field>
					<field>
						<name>MASK15</name>
						<description>Selects interrupt on pin PIOn_x to be masked. 0 = Interrupt on pin PIOn_x is masked.  1 = Interrupt on pin PIOn_x is not masked.</description>
						<bitRange>[15:15]</bitRange>
					</field>
				</fields>
			</register>
			<register>
				<name>RIS</name>
				<description>Raw interrupt status register.</description>
				<addressOffset>0x034</addressOffset>
				<access>read-only</access>
				<resetValue>0x00000000</resetValue>
				<resetMask>0xFFFFFFFF</resetMask>
				<fields>
					<field>
						<name>RAWST0</name>
						<description>Raw interrupt status.  0 = No interrupt on pin PIOn_x.  1 = Interrupt requirements met on PIOn_x.</description>
						<bitRange>[0:0]</bitRange>
					</field>
					<field>
						<name>RAWST1</name>
						<description>Raw interrupt status.  0 = No interrupt on pin PIOn_x.  1 = Interrupt requirements met on PIOn_x.</description>
						<bitRange>[1:1]</bitRange>
					</field>
					<field>
						<name>RAWST2</name>
						<description>Raw interrupt status.  0 = No interrupt on pin PIOn_x.  1 = Interrupt requirements met on PIOn_x.</description>
						<bitRange>[2:2]</bitRange>
					</field>
					<field>
						<name>RAWST3</name>
						<description>Raw interrupt status.  0 = No interrupt on pin PIOn_x.  1 = Interrupt requirements met on PIOn_x.</description>
						<bitRange>[3:3]</bitRange>
					</field>
					<field>
						<name>RAWST4</name>
						<description>Raw interrupt status.  0 = No interrupt on pin PIOn_x.  1 = Interrupt requirements met on PIOn_x.</description>
						<bitRange>[4:4]</bitRange>
					</field>
					<field>
						<name>RAWST5</name>
						<description>Raw interrupt status.  0 = No interrupt on pin PIOn_x.  1 = Interrupt requirements met on PIOn_x.</description>
						<bitRange>[5:5]</bitRange>
					</field>
					<field>
						<name>RAWST6</name>
						<description>Raw interrupt status.  0 = No interrupt on pin PIOn_x.  1 = Interrupt requirements met on PIOn_x.</description>
						<bitRange>[6:6]</bitRange>
					</field>
					<field>
						<name>RAWST7</name>
						<description>Raw interrupt status.  0 = No interrupt on pin PIOn_x.  1 = Interrupt requirements met on PIOn_x.</description>
						<bitRange>[7:7]</bitRange>
					</field>
					<field>
						<name>RAWST8</name>
						<description>Raw interrupt status.  0 = No interrupt on pin PIOn_x.  1 = Interrupt requirements met on PIOn_x.</description>
						<bitRange>[8:8]</bitRange>
					</field>
					<field>
						<name>RAWST9</name>
						<description>Raw interrupt status.  0 = No interrupt on pin PIOn_x.  1 = Interrupt requirements met on PIOn_x.</description>
						<bitRange>[9:9]</bitRange>
					</field>
					<field>
						<name>RAWST10</name>
						<description>Raw interrupt status.  0 = No interrupt on pin PIOn_x.  1 = Interrupt requirements met on PIOn_x.</description>
						<bitRange>[10:10]</bitRange>
					</field>
					<field>
						<name>RAWST11</name>
						<description>Raw interrupt status.  0 = No interrupt on pin PIOn_x.  1 = Interrupt requirements met on PIOn_x.</description>
						<bitRange>[11:11]</bitRange>
					</field>
					<field>
						<name>RAWST12</name>
						<description>Raw interrupt status.  0 = No interrupt on pin PIOn_x.  1 = Interrupt requirements met on PIOn_x.</description>
						<bitRange>[12:12]</bitRange>
					</field>
					<field>
						<name>RAWST13</name>
						<description>Raw interrupt status.  0 = No interrupt on pin PIOn_x.  1 = Interrupt requirements met on PIOn_x.</description>
						<bitRange>[13:13]</bitRange>
					</field>
					<field>
						<name>RAWST14</name>
						<description>Raw interrupt status.  0 = No interrupt on pin PIOn_x.  1 = Interrupt requirements met on PIOn_x.</description>
						<bitRange>[14:14]</bitRange>
					</field>
					<field>
						<name>RAWST15</name>
						<description>Raw interrupt status.  0 = No interrupt on pin PIOn_x.  1 = Interrupt requirements met on PIOn_x.</description>
						<bitRange>[15:15]</bitRange>
					</field>
				</fields>
			</register>
			<register>
				<name>MIS</name>
				<description>Masked interrupt status register.</description>
				<addressOffset>0x038</addressOffset>
				<access>read-only</access>
				<resetValue>0x00000000</resetValue>
				<resetMask>0xFFFFFFFF</resetMask>
				<fields>
					<field>
						<name>MASK0</name>
						<description>Selects interrupt on pin PIOn_x to be masked. 0 = No interrupt or interrupt masked on pin PIOn_x.  1 = Interrupt on PIOn_x.</description>
						<bitRange>[0:0]</bitRange>
					</field>
					<field>
						<name>MASK1</name>
						<description>Selects interrupt on pin PIOn_x to be masked. 0 = No interrupt or interrupt masked on pin PIOn_x.  1 = Interrupt on PIOn_x.</description>
						<bitRange>[1:1]</bitRange>
					</field>
					<field>
						<name>MASK2</name>
						<description>Selects interrupt on pin PIOn_x to be masked. 0 = No interrupt or interrupt masked on pin PIOn_x.  1 = Interrupt on PIOn_x.</description>
						<bitRange>[2:2]</bitRange>
					</field>
					<field>
						<name>MASK3</name>
						<description>Selects interrupt on pin PIOn_x to be masked. 0 = No interrupt or interrupt masked on pin PIOn_x.  1 = Interrupt on PIOn_x.</description>
						<bitRange>[3:3]</bitRange>
					</field>
					<field>
						<name>MASK4</name>
						<description>Selects interrupt on pin PIOn_x to be masked. 0 = No interrupt or interrupt masked on pin PIOn_x.  1 = Interrupt on PIOn_x.</description>
						<bitRange>[4:4]</bitRange>
					</field>
					<field>
						<name>MASK5</name>
						<description>Selects interrupt on pin PIOn_x to be masked. 0 = No interrupt or interrupt masked on pin PIOn_x.  1 = Interrupt on PIOn_x.</description>
						<bitRange>[5:5]</bitRange>
					</field>
					<field>
						<name>MASK6</name>
						<description>Selects interrupt on pin PIOn_x to be masked. 0 = No interrupt or interrupt masked on pin PIOn_x.  1 = Interrupt on PIOn_x.</description>
						<bitRange>[6:6]</bitRange>
					</field>
					<field>
						<name>MASK7</name>
						<description>Selects interrupt on pin PIOn_x to be masked. 0 = No interrupt or interrupt masked on pin PIOn_x.  1 = Interrupt on PIOn_x.</description>
						<bitRange>[7:7]</bitRange>
					</field>
					<field>
						<name>MASK8</name>
						<description>Selects interrupt on pin PIOn_x to be masked. 0 = No interrupt or interrupt masked on pin PIOn_x.  1 = Interrupt on PIOn_x.</description>
						<bitRange>[8:8]</bitRange>
					</field>
					<field>
						<name>MASK9</name>
						<description>Selects interrupt on pin PIOn_x to be masked. 0 = No interrupt or interrupt masked on pin PIOn_x.  1 = Interrupt on PIOn_x.</description>
						<bitRange>[9:9]</bitRange>
					</field>
					<field>
						<name>MASK10</name>
						<description>Selects interrupt on pin PIOn_x to be masked. 0 = No interrupt or interrupt masked on pin PIOn_x.  1 = Interrupt on PIOn_x.</description>
						<bitRange>[10:10]</bitRange>
					</field>
					<field>
						<name>MASK11</name>
						<description>Selects interrupt on pin PIOn_x to be masked. 0 = No interrupt or interrupt masked on pin PIOn_x.  1 = Interrupt on PIOn_x.</description>
						<bitRange>[11:11]</bitRange>
					</field>
					<field>
						<name>MASK12</name>
						<description>Selects interrupt on pin PIOn_x to be masked. 0 = No interrupt or interrupt masked on pin PIOn_x.  1 = Interrupt on PIOn_x.</description>
						<bitRange>[12:12]</bitRange>
					</field>
					<field>
						<name>MASK13</name>
						<description>Selects interrupt on pin PIOn_x to be masked. 0 = No interrupt or interrupt masked on pin PIOn_x.  1 = Interrupt on PIOn_x.</description>
						<bitRange>[13:13]</bitRange>
					</field>
					<field>
						<name>MASK14</name>
						<description>Selects interrupt on pin PIOn_x to be masked. 0 = No interrupt or interrupt masked on pin PIOn_x.  1 = Interrupt on PIOn_x.</description>
						<bitRange>[14:14]</bitRange>
					</field>
					<field>
						<name>MASK15</name>
						<description>Selects interrupt on pin PIOn_x to be masked. 0 = No interrupt or interrupt masked on pin PIOn_x.  1 = Interrupt on PIOn_x.</description>
						<bitRange>[15:15]</bitRange>
					</field>
				</fields>
			</register>
			<register>
				<name>IC</name>
				<description>Interrupt clear register.</description>
				<addressOffset>0x03C</addressOffset>
				<access>write-only</access>
				<resetValue>0x00000000</resetValue>
				<resetMask>0xFFFFFFFF</resetMask>
				<fields>
					<field>
						<name>CLR0</name>
						<description>Selects interrupt on pin PIOn_x to be cleared. Clears the interrupt edge detection logic. 0 = No effect.  1 = Clears edge detection logic for pin PIOn_x.</description>
						<bitRange>[0:0]</bitRange>
					</field>
					<field>
						<name>CLR1</name>
						<description>Selects interrupt on pin PIOn_x to be cleared. Clears the interrupt edge detection logic. 0 = No effect.  1 = Clears edge detection logic for pin PIOn_x.</description>
						<bitRange>[1:1]</bitRange>
					</field>
					<field>
						<name>CLR2</name>
						<description>Selects interrupt on pin PIOn_x to be cleared. Clears the interrupt edge detection logic. 0 = No effect.  1 = Clears edge detection logic for pin PIOn_x.</description>
						<bitRange>[2:2]</bitRange>
					</field>
					<field>
						<name>CLR3</name>
						<description>Selects interrupt on pin PIOn_x to be cleared. Clears the interrupt edge detection logic. 0 = No effect.  1 = Clears edge detection logic for pin PIOn_x.</description>
						<bitRange>[3:3]</bitRange>
					</field>
					<field>
						<name>CLR4</name>
						<description>Selects interrupt on pin PIOn_x to be cleared. Clears the interrupt edge detection logic. 0 = No effect.  1 = Clears edge detection logic for pin PIOn_x.</description>
						<bitRange>[4:4]</bitRange>
					</field>
					<field>
						<name>CLR5</name>
						<description>Selects interrupt on pin PIOn_x to be cleared. Clears the interrupt edge detection logic. 0 = No effect.  1 = Clears edge detection logic for pin PIOn_x.</description>
						<bitRange>[5:5]</bitRange>
					</field>
					<field>
						<name>CLR6</name>
						<description>Selects interrupt on pin PIOn_x to be cleared. Clears the interrupt edge detection logic. 0 = No effect.  1 = Clears edge detection logic for pin PIOn_x.</description>
						<bitRange>[6:6]</bitRange>
					</field>
					<field>
						<name>CLR7</name>
						<description>Selects interrupt on pin PIOn_x to be cleared. Clears the interrupt edge detection logic. 0 = No effect.  1 = Clears edge detection logic for pin PIOn_x.</description>
						<bitRange>[7:7]</bitRange>
					</field>
					<field>
						<name>CLR8</name>
						<description>Selects interrupt on pin PIOn_x to be cleared. Clears the interrupt edge detection logic. 0 = No effect.  1 = Clears edge detection logic for pin PIOn_x.</description>
						<bitRange>[8:8]</bitRange>
					</field>
					<field>
						<name>CLR9</name>
						<description>Selects interrupt on pin PIOn_x to be cleared. Clears the interrupt edge detection logic. 0 = No effect.  1 = Clears edge detection logic for pin PIOn_x.</description>
						<bitRange>[9:9]</bitRange>
					</field>
					<field>
						<name>CLR10</name>
						<description>Selects interrupt on pin PIOn_x to be cleared. Clears the interrupt edge detection logic. 0 = No effect.  1 = Clears edge detection logic for pin PIOn_x.</description>
						<bitRange>[10:10]</bitRange>
					</field>
					<field>
						<name>CLR11</name>
						<description>Selects interrupt on pin PIOn_x to be cleared. Clears the interrupt edge detection logic. 0 = No effect.  1 = Clears edge detection logic for pin PIOn_x.</description>
						<bitRange>[11:11]</bitRange>
					</field>
					<field>
						<name>CLR12</name>
						<description>Selects interrupt on pin PIOn_x to be cleared. Clears the interrupt edge detection logic. 0 = No effect.  1 = Clears edge detection logic for pin PIOn_x.</description>
						<bitRange>[12:12]</bitRange>
					</field>
					<field>
						<name>CLR13</name>
						<description>Selects interrupt on pin PIOn_x to be cleared. Clears the interrupt edge detection logic. 0 = No effect.  1 = Clears edge detection logic for pin PIOn_x.</description>
						<bitRange>[13:13]</bitRange>
					</field>
					<field>
						<name>CLR14</name>
						<description>Selects interrupt on pin PIOn_x to be cleared. Clears the interrupt edge detection logic. 0 = No effect.  1 = Clears edge detection logic for pin PIOn_x.</description>
						<bitRange>[14:14]</bitRange>
					</field>
					<field>
						<name>CLR15</name>
						<description>Selects interrupt on pin PIOn_x to be cleared. Clears the interrupt edge detection logic. 0 = No effect.  1 = Clears edge detection logic for pin PIOn_x.</description>
						<bitRange>[15:15]</bitRange>
					</field>
				</fields>
			</register>
		</registers>
    </peripheral>
	<peripheral>
		<name>FLASHCTRL</name>
		<description>Product name title=UM10441 Chapter title=LPC122x System control (SYSCON) Modification date=2/16/2011 Major revision=1 Minor revision=0 </description>
		<groupName>FLASHCTRL</groupName>
		<baseAddress>0x50060000</baseAddress>
		<addressBlock>
        <offset>0</offset> 
		<size>0xFFF</size> 
		<usage>registers</usage> 
		</addressBlock>					
		<registers>
			<register>
				<name>FLASHCFG</name>
				<description>Flash read cycle configuration</description>
				<addressOffset>0x028</addressOffset>
				<access>read-write</access>
				
				<resetValue>0x00000000</resetValue>
				<resetMask>0xFFFFFFFF</resetMask>
				<fields>
					<field>
						<name>RDCFG</name>
						<description>Flash memory read access time</description>
						<bitRange>[1:0]</bitRange>
						<enumeratedValues>
						<name>test</name>
							<enumeratedValue>
								<name>2CYCLES</name>
								<description>2 system clock cycles flash access time</description>
								<value>0x0</value>
							</enumeratedValue>
							<enumeratedValue>
								<name>3CYCLES</name>
								<description>3 system clock cycles flash access time</description>
								<value>0x1</value>
							</enumeratedValue>
							<enumeratedValue>
								<name>4CYCLES</name>
								<description>4 system clock cycles flash access time</description>
								<value>0x2</value>
							</enumeratedValue>
							<enumeratedValue>
								<name>5CYCLES</name>
								<description>5 system clock cycles flash access time</description>
								<value>0x3</value>
							</enumeratedValue>							
						</enumeratedValues>
					</field>
					<field>
						<name>RESERVED</name>
						<description>Reserved</description>
						<bitRange>[31:2]</bitRange>
						
					</field>
				</fields>
			</register>
		</registers>
	</peripheral>			
			
			
	<peripheral>
		<name>CRC</name>
		<description>Product name title=UM10441 Chapter title=LPC122x CRC engine Modification date=2/11/2011 Major revision=0 Minor revision=17 </description>
		<groupName>CRC</groupName>
		<baseAddress>0x50070000</baseAddress>
		<addressBlock>
        <offset>0</offset> 
		<size>0xFFFF</size> 
		<usage>registers</usage> 
		</addressBlock>		
		<registers>
			<register>
				<name>MODE</name>
				<description>CRC mode register</description>
				<addressOffset>0x00</addressOffset>
				<access>read-write</access>
				<resetValue>0x00000000</resetValue>
				<resetMask>0xFFFFFFFF</resetMask>
				<fields>
					<field>
						<name>CRC_POLY</name>
						<description>CRC polynom 1X= CRC-32 polynomial 01= CRC-16 polynomial 00= CRC-CCITT polynomial</description>
						<bitRange>[1:0]</bitRange>
					</field>
					<field>
						<name>BIT_RVS_WR</name>
						<description>Data bit order: 1= Bit order reverse for CRC_WR_DATA (per byte) 0= No bit order reverse for CRC_WR_DATA (per byte)</description>
						<bitRange>[2:2]</bitRange>
					</field>
					<field>
						<name>CMPL_WR</name>
						<description>Data complement: 1= 1's complement for CRC_WR_DATA 0= No 1's complement for CRC_WR_DATA</description>
						<bitRange>[3:3]</bitRange>
					</field>
					<field>
						<name>BIT_RVS_SUM</name>
						<description>CRC sum bit order: 1= Bit order reverse for CRC_SUM 0= No bit order reverse for CRC_SUM</description>
						<bitRange>[4:4]</bitRange>
					</field>
					<field>
						<name>CMPL_SUM</name>
						<description>CRC sum complement: 1= 1's complement for CRC_SUM 0=No 1's complement for CRC_SUM</description>
						<bitRange>[5:5]</bitRange>
					</field>
					<field>
						<name>Reserved</name>
						<description>Always 0 when read</description>
						<bitRange>[31:6]</bitRange>
					</field>
				</fields>
			</register>
			<register>
				<name>SEED</name>
				<description>CRC seed register</description>
				<addressOffset>0x04</addressOffset>
				<access>read-write</access>
				<resetValue>0x0000FFFF</resetValue>
				<resetMask>0xFFFFFFFF</resetMask>
				<fields>
					<field>
						<name>CRC_SEED</name>
						<description>A write access to this register will load CRC seed value to CRC_SUM register with selected bit order and 1's complement pre-processes. A write access to this register will overrule the CRC calculation in progresses.</description>
						<bitRange>[31:0]</bitRange>
					</field>
				</fields>
			</register>
			<register>
				<name>SUM</name>
				<description>CRC checksum register</description>
				<addressOffset>0x08</addressOffset>
				<access>read-only</access>
				<resetValue>0x0000FFFF</resetValue>
				<resetMask>0xFFFFFFFF</resetMask>
				<fields>
					<field>
						<name>CRC_SUM</name>
						<description>The most recent CRC sum can be read through this register with selected bit order and 1's complement post-processes.</description>
						<bitRange>[31:0]</bitRange>
					</field>
				</fields>
			</register>
			<register>
				<name>WR_DATA</name>
				<description>CRC data register</description>
				<alternateRegister>SUM</alternateRegister>
				
				<addressOffset>0x08</addressOffset>
				<access>write-only</access>
				<resetValue>0</resetValue>
				<resetMask>0xFFFFFFFF</resetMask>
				<fields>
					<field>
						<name>CRC_WR_DATA</name>
						<description>Data written to this register will be taken to perform CRC calculation with selected bit order and 1's complement pre-process. Any write size 8, 16 or 32-bit are allowed and accept back-to-back transactions.</description>
						<bitRange>[31:0]</bitRange>
					</field>
				</fields>
			</register>
		</registers>
	</peripheral>






	
  </peripherals>
 </device>																				
																							
