

================================================================
== Vitis HLS Report for 'gradient_z_calc'
================================================================
* Date:           Fri Dec 13 11:12:52 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        project
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.579 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   446467|   446467|  4.465 ms|  4.465 ms|  446467|  446467|       no|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |                             |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip  |          |
        |          Loop Name          |   min   |   max   |  Latency |  achieved |   target  |  Count | Pipelined|
        +-----------------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |- GRAD_Z_OUTER_GRAD_Z_INNER  |   446465|   446465|         3|          1|          1|  446464|       yes|
        +-----------------------------+---------+---------+----------+-----------+-----------+--------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.18>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 6 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i17 %frame1_a_V, void @empty_9, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10, i32 4294967295, i32 0"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i17 %frame1_a_V, void @empty_9, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10, i32 4294967295, i32 0"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i17 %frame2_a_V, void @empty_9, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10, i32 4294967295, i32 0"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i17 %frame2_a_V, void @empty_9, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10, i32 4294967295, i32 0"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i17 %frame4_a_V, void @empty_9, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10, i32 4294967295, i32 0"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i17 %frame4_a_V, void @empty_9, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10, i32 4294967295, i32 0"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i17 %frame5_a_V, void @empty_9, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10, i32 4294967295, i32 0"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i17 %frame5_a_V, void @empty_9, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10, i32 4294967295, i32 0"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gradient_z_V, void @empty_9, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10, i32 4294967295, i32 0"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gradient_z_V, void @empty_9, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10, i32 4294967295, i32 0"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gradient_z_V, void @empty_9, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10, i32 4294967295, i32 0"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gradient_z_V, void @empty_9, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10, i32 4294967295, i32 0"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i17 %frame5_a_V, void @empty_9, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10, i32 4294967295, i32 0"   --->   Operation 19 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i17 %frame4_a_V, void @empty_9, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10, i32 4294967295, i32 0"   --->   Operation 20 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i17 %frame2_a_V, void @empty_9, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10, i32 4294967295, i32 0"   --->   Operation 21 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i17 %frame1_a_V, void @empty_9, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10, i32 4294967295, i32 0"   --->   Operation 22 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.38ns)   --->   "%store_ln116 = store i19 0, i19 %indvar_flatten" [optical_flow.cpp:116]   --->   Operation 23 'store' 'store_ln116' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%br_ln116 = br void %for.body4.i" [optical_flow.cpp:116]   --->   Operation 24 'br' 'br_ln116' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i19 %indvar_flatten" [optical_flow.cpp:116]   --->   Operation 25 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.71ns)   --->   "%icmp_ln116 = icmp_eq  i19 %indvar_flatten_load, i19 446464" [optical_flow.cpp:116]   --->   Operation 26 'icmp' 'icmp_ln116' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.80ns)   --->   "%add_ln116 = add i19 %indvar_flatten_load, i19 1" [optical_flow.cpp:116]   --->   Operation 27 'add' 'add_ln116' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%br_ln116 = br i1 %icmp_ln116, void %for.inc37.i, void %gradient_z_calc.exit" [optical_flow.cpp:116]   --->   Operation 28 'br' 'br_ln116' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.38ns)   --->   "%store_ln118 = store i19 %add_ln116, i19 %indvar_flatten" [optical_flow.cpp:118]   --->   Operation 29 'store' 'store_ln118' <Predicate = (!icmp_ln116)> <Delay = 0.38>

State 2 <SV = 1> <Delay = 2.67>
ST_2 : Operation 30 [1/1] (1.19ns)   --->   "%frame1_a_V_read = read i17 @_ssdm_op_Read.ap_fifo.volatile.i17P0A, i17 %frame1_a_V"   --->   Operation 30 'read' 'frame1_a_V_read' <Predicate = true> <Delay = 1.19> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 17> <Depth = 1024> <FIFO>
ST_2 : Operation 31 [1/1] (1.19ns)   --->   "%frame2_a_V_read = read i17 @_ssdm_op_Read.ap_fifo.volatile.i17P0A, i17 %frame2_a_V"   --->   Operation 31 'read' 'frame2_a_V_read' <Predicate = true> <Delay = 1.19> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 17> <Depth = 1024> <FIFO>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%sext_ln841 = sext i17 %frame2_a_V_read"   --->   Operation 32 'sext' 'sext_ln841' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%sext_ln841_1 = sext i17 %frame1_a_V_read"   --->   Operation 33 'sext' 'sext_ln841_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (1.19ns)   --->   "%frame4_a_V_read = read i17 @_ssdm_op_Read.ap_fifo.volatile.i17P0A, i17 %frame4_a_V"   --->   Operation 34 'read' 'frame4_a_V_read' <Predicate = true> <Delay = 1.19> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 17> <Depth = 1024> <FIFO>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%sext_ln841_2 = sext i17 %frame4_a_V_read"   --->   Operation 35 'sext' 'sext_ln841_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (1.19ns)   --->   "%frame5_a_V_read = read i17 @_ssdm_op_Read.ap_fifo.volatile.i17P0A, i17 %frame5_a_V"   --->   Operation 36 'read' 'frame5_a_V_read' <Predicate = true> <Delay = 1.19> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 17> <Depth = 1024> <FIFO>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%sext_ln841_3 = sext i17 %frame5_a_V_read"   --->   Operation 37 'sext' 'sext_ln841_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.79ns)   --->   "%sub_ln841 = sub i18 %sext_ln841_2, i18 %sext_ln841"   --->   Operation 38 'sub' 'sub_ln841' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i18.i3, i18 %sub_ln841, i3 0"   --->   Operation 39 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln841 = add i21 %shl_ln, i21 %sext_ln841_1"   --->   Operation 40 'add' 'add_ln841' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 41 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%sub_ln841_1 = sub i21 %add_ln841, i21 %sext_ln841_3"   --->   Operation 41 'sub' 'sub_ln841_1' <Predicate = true> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i21.i32, i21 %sub_ln841_1, i32 20"   --->   Operation 42 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 60 'ret' 'ret_ln0' <Predicate = (icmp_ln116)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 6.57>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @GRAD_Z_OUTER_GRAD_Z_INNER_str"   --->   Operation 43 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 446464, i64 446464, i64 446464"   --->   Operation 44 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%specpipeline_ln120 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_10" [optical_flow.cpp:120]   --->   Operation 45 'specpipeline' 'specpipeline_ln120' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%specloopname_ln118 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5" [optical_flow.cpp:118]   --->   Operation 46 'specloopname' 'specloopname_ln118' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%t_V = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i21.i11, i21 %sub_ln841_1, i11 0"   --->   Operation 47 'bitconcatenate' 't_V' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%sext_ln1303 = sext i32 %t_V"   --->   Operation 48 'sext' 'sext_ln1303' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (3.12ns)   --->   "%mul_ln1303 = mul i65 %sext_ln1303, i65 5726623062"   --->   Operation 49 'mul' 'mul_ln1303' <Predicate = true> <Delay = 3.12> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 50 [1/1] (1.15ns)   --->   "%sub_ln1303 = sub i65 0, i65 %mul_ln1303"   --->   Operation 50 'sub' 'sub_ln1303' <Predicate = (tmp)> <Delay = 1.15> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.15> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 51 [1/1] (0.00ns) (grouped into LUT with out node sub_ln1303_1)   --->   "%tmp_27 = partselect i29 @_ssdm_op_PartSelect.i29.i65.i32.i32, i65 %sub_ln1303, i32 36, i32 64"   --->   Operation 51 'partselect' 'tmp_27' <Predicate = (tmp)> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%tmp_28 = partselect i29 @_ssdm_op_PartSelect.i29.i65.i32.i32, i65 %mul_ln1303, i32 36, i32 64"   --->   Operation 52 'partselect' 'tmp_28' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%sext_ln1303_1 = sext i29 %tmp_28"   --->   Operation 53 'sext' 'sext_ln1303_1' <Predicate = (!tmp)> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.00ns) (grouped into LUT with out node sub_ln1303_1)   --->   "%select_ln1303_2 = select i1 %tmp, i29 %tmp_27, i29 %tmp_28"   --->   Operation 54 'select' 'select_ln1303_2' <Predicate = (tmp)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 55 [1/1] (0.00ns) (grouped into LUT with out node sub_ln1303_1)   --->   "%sext_ln1303_2 = sext i29 %select_ln1303_2"   --->   Operation 55 'sext' 'sext_ln1303_2' <Predicate = (tmp)> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (0.86ns) (out node of the LUT)   --->   "%sub_ln1303_1 = sub i32 0, i32 %sext_ln1303_2"   --->   Operation 56 'sub' 'sub_ln1303_1' <Predicate = (tmp)> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 57 [1/1] (0.25ns)   --->   "%select_ln1303_1 = select i1 %tmp, i32 %sub_ln1303_1, i32 %sext_ln1303_1"   --->   Operation 57 'select' 'select_ln1303_1' <Predicate = true> <Delay = 0.25> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 58 [1/1] (1.19ns)   --->   "%write_ln121 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %gradient_z_V, i32 %select_ln1303_1" [optical_flow.cpp:121]   --->   Operation 58 'write' 'write_ln121' <Predicate = true> <Delay = 1.19> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 4096> <FIFO>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%br_ln118 = br void %for.body4.i" [optical_flow.cpp:118]   --->   Operation 59 'br' 'br_ln118' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ frame1_a_V]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ frame2_a_V]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ frame4_a_V]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ frame5_a_V]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ gradient_z_V]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
indvar_flatten      (alloca           ) [ 0100]
specinterface_ln0   (specinterface    ) [ 0000]
specinterface_ln0   (specinterface    ) [ 0000]
specinterface_ln0   (specinterface    ) [ 0000]
specinterface_ln0   (specinterface    ) [ 0000]
specinterface_ln0   (specinterface    ) [ 0000]
specinterface_ln0   (specinterface    ) [ 0000]
specinterface_ln0   (specinterface    ) [ 0000]
specinterface_ln0   (specinterface    ) [ 0000]
specinterface_ln0   (specinterface    ) [ 0000]
specinterface_ln0   (specinterface    ) [ 0000]
specinterface_ln0   (specinterface    ) [ 0000]
specinterface_ln0   (specinterface    ) [ 0000]
specinterface_ln0   (specinterface    ) [ 0000]
specinterface_ln0   (specinterface    ) [ 0000]
specinterface_ln0   (specinterface    ) [ 0000]
specinterface_ln0   (specinterface    ) [ 0000]
store_ln116         (store            ) [ 0000]
br_ln116            (br               ) [ 0000]
indvar_flatten_load (load             ) [ 0000]
icmp_ln116          (icmp             ) [ 0110]
add_ln116           (add              ) [ 0000]
br_ln116            (br               ) [ 0000]
store_ln118         (store            ) [ 0000]
frame1_a_V_read     (read             ) [ 0000]
frame2_a_V_read     (read             ) [ 0000]
sext_ln841          (sext             ) [ 0000]
sext_ln841_1        (sext             ) [ 0000]
frame4_a_V_read     (read             ) [ 0000]
sext_ln841_2        (sext             ) [ 0000]
frame5_a_V_read     (read             ) [ 0000]
sext_ln841_3        (sext             ) [ 0000]
sub_ln841           (sub              ) [ 0000]
shl_ln              (bitconcatenate   ) [ 0000]
add_ln841           (add              ) [ 0000]
sub_ln841_1         (sub              ) [ 0101]
tmp                 (bitselect        ) [ 0101]
specloopname_ln0    (specloopname     ) [ 0000]
empty               (speclooptripcount) [ 0000]
specpipeline_ln120  (specpipeline     ) [ 0000]
specloopname_ln118  (specloopname     ) [ 0000]
t_V                 (bitconcatenate   ) [ 0000]
sext_ln1303         (sext             ) [ 0000]
mul_ln1303          (mul              ) [ 0000]
sub_ln1303          (sub              ) [ 0000]
tmp_27              (partselect       ) [ 0000]
tmp_28              (partselect       ) [ 0000]
sext_ln1303_1       (sext             ) [ 0000]
select_ln1303_2     (select           ) [ 0000]
sext_ln1303_2       (sext             ) [ 0000]
sub_ln1303_1        (sub              ) [ 0000]
select_ln1303_1     (select           ) [ 0000]
write_ln121         (write            ) [ 0000]
br_ln118            (br               ) [ 0000]
ret_ln0             (ret              ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="frame1_a_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="frame1_a_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="frame2_a_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="frame2_a_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="frame4_a_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="frame4_a_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="frame5_a_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="frame5_a_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="gradient_z_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gradient_z_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i17P0A"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i21.i18.i3"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i21.i32"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="GRAD_Z_OUTER_GRAD_Z_INNER_str"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i21.i11"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i29.i65.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="66" class="1004" name="indvar_flatten_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="1" slack="0"/>
<pin id="68" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="frame1_a_V_read_read_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="17" slack="0"/>
<pin id="72" dir="0" index="1" bw="17" slack="0"/>
<pin id="73" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="frame1_a_V_read/2 "/>
</bind>
</comp>

<comp id="76" class="1004" name="frame2_a_V_read_read_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="17" slack="0"/>
<pin id="78" dir="0" index="1" bw="17" slack="0"/>
<pin id="79" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="frame2_a_V_read/2 "/>
</bind>
</comp>

<comp id="82" class="1004" name="frame4_a_V_read_read_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="17" slack="0"/>
<pin id="84" dir="0" index="1" bw="17" slack="0"/>
<pin id="85" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="frame4_a_V_read/2 "/>
</bind>
</comp>

<comp id="88" class="1004" name="frame5_a_V_read_read_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="17" slack="0"/>
<pin id="90" dir="0" index="1" bw="17" slack="0"/>
<pin id="91" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="frame5_a_V_read/2 "/>
</bind>
</comp>

<comp id="94" class="1004" name="write_ln121_write_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="0" slack="0"/>
<pin id="96" dir="0" index="1" bw="32" slack="0"/>
<pin id="97" dir="0" index="2" bw="31" slack="0"/>
<pin id="98" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln121/3 "/>
</bind>
</comp>

<comp id="101" class="1004" name="store_ln116_store_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="1" slack="0"/>
<pin id="103" dir="0" index="1" bw="19" slack="0"/>
<pin id="104" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln116/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="indvar_flatten_load_load_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="19" slack="0"/>
<pin id="108" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten_load/1 "/>
</bind>
</comp>

<comp id="109" class="1004" name="icmp_ln116_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="19" slack="0"/>
<pin id="111" dir="0" index="1" bw="18" slack="0"/>
<pin id="112" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln116/1 "/>
</bind>
</comp>

<comp id="115" class="1004" name="add_ln116_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="19" slack="0"/>
<pin id="117" dir="0" index="1" bw="1" slack="0"/>
<pin id="118" dir="1" index="2" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln116/1 "/>
</bind>
</comp>

<comp id="121" class="1004" name="store_ln118_store_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="19" slack="0"/>
<pin id="123" dir="0" index="1" bw="19" slack="0"/>
<pin id="124" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln118/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="sext_ln841_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="17" slack="0"/>
<pin id="128" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln841/2 "/>
</bind>
</comp>

<comp id="130" class="1004" name="sext_ln841_1_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="17" slack="0"/>
<pin id="132" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln841_1/2 "/>
</bind>
</comp>

<comp id="134" class="1004" name="sext_ln841_2_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="17" slack="0"/>
<pin id="136" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln841_2/2 "/>
</bind>
</comp>

<comp id="138" class="1004" name="sext_ln841_3_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="17" slack="0"/>
<pin id="140" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln841_3/2 "/>
</bind>
</comp>

<comp id="142" class="1004" name="sub_ln841_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="17" slack="0"/>
<pin id="144" dir="0" index="1" bw="17" slack="0"/>
<pin id="145" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln841/2 "/>
</bind>
</comp>

<comp id="148" class="1004" name="shl_ln_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="21" slack="0"/>
<pin id="150" dir="0" index="1" bw="18" slack="0"/>
<pin id="151" dir="0" index="2" bw="1" slack="0"/>
<pin id="152" dir="1" index="3" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/2 "/>
</bind>
</comp>

<comp id="156" class="1004" name="add_ln841_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="21" slack="0"/>
<pin id="158" dir="0" index="1" bw="17" slack="0"/>
<pin id="159" dir="1" index="2" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln841/2 "/>
</bind>
</comp>

<comp id="162" class="1004" name="sub_ln841_1_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="21" slack="0"/>
<pin id="164" dir="0" index="1" bw="17" slack="0"/>
<pin id="165" dir="1" index="2" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln841_1/2 "/>
</bind>
</comp>

<comp id="168" class="1004" name="tmp_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="1" slack="0"/>
<pin id="170" dir="0" index="1" bw="21" slack="0"/>
<pin id="171" dir="0" index="2" bw="6" slack="0"/>
<pin id="172" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="176" class="1004" name="t_V_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="32" slack="0"/>
<pin id="178" dir="0" index="1" bw="21" slack="1"/>
<pin id="179" dir="0" index="2" bw="1" slack="0"/>
<pin id="180" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="t_V/3 "/>
</bind>
</comp>

<comp id="183" class="1004" name="sext_ln1303_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="32" slack="0"/>
<pin id="185" dir="1" index="1" bw="65" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1303/3 "/>
</bind>
</comp>

<comp id="187" class="1004" name="mul_ln1303_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="32" slack="0"/>
<pin id="189" dir="0" index="1" bw="34" slack="0"/>
<pin id="190" dir="1" index="2" bw="65" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1303/3 "/>
</bind>
</comp>

<comp id="193" class="1004" name="sub_ln1303_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="1" slack="0"/>
<pin id="195" dir="0" index="1" bw="65" slack="0"/>
<pin id="196" dir="1" index="2" bw="65" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1303/3 "/>
</bind>
</comp>

<comp id="199" class="1004" name="tmp_27_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="29" slack="0"/>
<pin id="201" dir="0" index="1" bw="65" slack="0"/>
<pin id="202" dir="0" index="2" bw="7" slack="0"/>
<pin id="203" dir="0" index="3" bw="8" slack="0"/>
<pin id="204" dir="1" index="4" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_27/3 "/>
</bind>
</comp>

<comp id="209" class="1004" name="tmp_28_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="29" slack="0"/>
<pin id="211" dir="0" index="1" bw="65" slack="0"/>
<pin id="212" dir="0" index="2" bw="7" slack="0"/>
<pin id="213" dir="0" index="3" bw="8" slack="0"/>
<pin id="214" dir="1" index="4" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_28/3 "/>
</bind>
</comp>

<comp id="219" class="1004" name="sext_ln1303_1_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="29" slack="0"/>
<pin id="221" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1303_1/3 "/>
</bind>
</comp>

<comp id="223" class="1004" name="select_ln1303_2_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="1" slack="1"/>
<pin id="225" dir="0" index="1" bw="29" slack="0"/>
<pin id="226" dir="0" index="2" bw="29" slack="0"/>
<pin id="227" dir="1" index="3" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1303_2/3 "/>
</bind>
</comp>

<comp id="230" class="1004" name="sext_ln1303_2_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="29" slack="0"/>
<pin id="232" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1303_2/3 "/>
</bind>
</comp>

<comp id="234" class="1004" name="sub_ln1303_1_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="1" slack="0"/>
<pin id="236" dir="0" index="1" bw="29" slack="0"/>
<pin id="237" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1303_1/3 "/>
</bind>
</comp>

<comp id="240" class="1004" name="select_ln1303_1_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="1" slack="1"/>
<pin id="242" dir="0" index="1" bw="31" slack="0"/>
<pin id="243" dir="0" index="2" bw="29" slack="0"/>
<pin id="244" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1303_1/3 "/>
</bind>
</comp>

<comp id="248" class="1005" name="indvar_flatten_reg_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="19" slack="0"/>
<pin id="250" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten "/>
</bind>
</comp>

<comp id="255" class="1005" name="icmp_ln116_reg_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="1" slack="1"/>
<pin id="257" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln116 "/>
</bind>
</comp>

<comp id="259" class="1005" name="sub_ln841_1_reg_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="21" slack="1"/>
<pin id="261" dir="1" index="1" bw="21" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln841_1 "/>
</bind>
</comp>

<comp id="264" class="1005" name="tmp_reg_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="1" slack="1"/>
<pin id="266" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="69"><net_src comp="10" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="74"><net_src comp="28" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="75"><net_src comp="0" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="80"><net_src comp="28" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="81"><net_src comp="2" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="86"><net_src comp="28" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="87"><net_src comp="4" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="92"><net_src comp="28" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="93"><net_src comp="6" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="99"><net_src comp="64" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="100"><net_src comp="8" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="105"><net_src comp="22" pin="0"/><net_sink comp="101" pin=0"/></net>

<net id="113"><net_src comp="106" pin="1"/><net_sink comp="109" pin=0"/></net>

<net id="114"><net_src comp="24" pin="0"/><net_sink comp="109" pin=1"/></net>

<net id="119"><net_src comp="106" pin="1"/><net_sink comp="115" pin=0"/></net>

<net id="120"><net_src comp="26" pin="0"/><net_sink comp="115" pin=1"/></net>

<net id="125"><net_src comp="115" pin="2"/><net_sink comp="121" pin=0"/></net>

<net id="129"><net_src comp="76" pin="2"/><net_sink comp="126" pin=0"/></net>

<net id="133"><net_src comp="70" pin="2"/><net_sink comp="130" pin=0"/></net>

<net id="137"><net_src comp="82" pin="2"/><net_sink comp="134" pin=0"/></net>

<net id="141"><net_src comp="88" pin="2"/><net_sink comp="138" pin=0"/></net>

<net id="146"><net_src comp="134" pin="1"/><net_sink comp="142" pin=0"/></net>

<net id="147"><net_src comp="126" pin="1"/><net_sink comp="142" pin=1"/></net>

<net id="153"><net_src comp="30" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="154"><net_src comp="142" pin="2"/><net_sink comp="148" pin=1"/></net>

<net id="155"><net_src comp="32" pin="0"/><net_sink comp="148" pin=2"/></net>

<net id="160"><net_src comp="148" pin="3"/><net_sink comp="156" pin=0"/></net>

<net id="161"><net_src comp="130" pin="1"/><net_sink comp="156" pin=1"/></net>

<net id="166"><net_src comp="156" pin="2"/><net_sink comp="162" pin=0"/></net>

<net id="167"><net_src comp="138" pin="1"/><net_sink comp="162" pin=1"/></net>

<net id="173"><net_src comp="34" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="174"><net_src comp="162" pin="2"/><net_sink comp="168" pin=1"/></net>

<net id="175"><net_src comp="36" pin="0"/><net_sink comp="168" pin=2"/></net>

<net id="181"><net_src comp="50" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="182"><net_src comp="52" pin="0"/><net_sink comp="176" pin=2"/></net>

<net id="186"><net_src comp="176" pin="3"/><net_sink comp="183" pin=0"/></net>

<net id="191"><net_src comp="183" pin="1"/><net_sink comp="187" pin=0"/></net>

<net id="192"><net_src comp="54" pin="0"/><net_sink comp="187" pin=1"/></net>

<net id="197"><net_src comp="56" pin="0"/><net_sink comp="193" pin=0"/></net>

<net id="198"><net_src comp="187" pin="2"/><net_sink comp="193" pin=1"/></net>

<net id="205"><net_src comp="58" pin="0"/><net_sink comp="199" pin=0"/></net>

<net id="206"><net_src comp="193" pin="2"/><net_sink comp="199" pin=1"/></net>

<net id="207"><net_src comp="60" pin="0"/><net_sink comp="199" pin=2"/></net>

<net id="208"><net_src comp="62" pin="0"/><net_sink comp="199" pin=3"/></net>

<net id="215"><net_src comp="58" pin="0"/><net_sink comp="209" pin=0"/></net>

<net id="216"><net_src comp="187" pin="2"/><net_sink comp="209" pin=1"/></net>

<net id="217"><net_src comp="60" pin="0"/><net_sink comp="209" pin=2"/></net>

<net id="218"><net_src comp="62" pin="0"/><net_sink comp="209" pin=3"/></net>

<net id="222"><net_src comp="209" pin="4"/><net_sink comp="219" pin=0"/></net>

<net id="228"><net_src comp="199" pin="4"/><net_sink comp="223" pin=1"/></net>

<net id="229"><net_src comp="209" pin="4"/><net_sink comp="223" pin=2"/></net>

<net id="233"><net_src comp="223" pin="3"/><net_sink comp="230" pin=0"/></net>

<net id="238"><net_src comp="16" pin="0"/><net_sink comp="234" pin=0"/></net>

<net id="239"><net_src comp="230" pin="1"/><net_sink comp="234" pin=1"/></net>

<net id="245"><net_src comp="234" pin="2"/><net_sink comp="240" pin=1"/></net>

<net id="246"><net_src comp="219" pin="1"/><net_sink comp="240" pin=2"/></net>

<net id="247"><net_src comp="240" pin="3"/><net_sink comp="94" pin=2"/></net>

<net id="251"><net_src comp="66" pin="1"/><net_sink comp="248" pin=0"/></net>

<net id="252"><net_src comp="248" pin="1"/><net_sink comp="101" pin=1"/></net>

<net id="253"><net_src comp="248" pin="1"/><net_sink comp="106" pin=0"/></net>

<net id="254"><net_src comp="248" pin="1"/><net_sink comp="121" pin=1"/></net>

<net id="258"><net_src comp="109" pin="2"/><net_sink comp="255" pin=0"/></net>

<net id="262"><net_src comp="162" pin="2"/><net_sink comp="259" pin=0"/></net>

<net id="263"><net_src comp="259" pin="1"/><net_sink comp="176" pin=1"/></net>

<net id="267"><net_src comp="168" pin="3"/><net_sink comp="264" pin=0"/></net>

<net id="268"><net_src comp="264" pin="1"/><net_sink comp="223" pin=0"/></net>

<net id="269"><net_src comp="264" pin="1"/><net_sink comp="240" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gradient_z_V | {3 }
 - Input state : 
	Port: gradient_z_calc : frame1_a_V | {2 }
	Port: gradient_z_calc : frame2_a_V | {2 }
	Port: gradient_z_calc : frame4_a_V | {2 }
	Port: gradient_z_calc : frame5_a_V | {2 }
  - Chain level:
	State 1
		store_ln116 : 1
		indvar_flatten_load : 1
		icmp_ln116 : 2
		add_ln116 : 2
		br_ln116 : 3
		store_ln118 : 3
	State 2
		sub_ln841 : 1
		shl_ln : 2
		add_ln841 : 3
		sub_ln841_1 : 4
		tmp : 5
	State 3
		sext_ln1303 : 1
		mul_ln1303 : 2
		sub_ln1303 : 3
		tmp_27 : 4
		tmp_28 : 3
		sext_ln1303_1 : 4
		select_ln1303_2 : 5
		sext_ln1303_2 : 6
		sub_ln1303_1 : 7
		select_ln1303_1 : 8
		write_ln121 : 9


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|---------|
| Operation|       Functional Unit      |   DSP   |    FF   |   LUT   |
|----------|----------------------------|---------|---------|---------|
|          |      sub_ln841_fu_142      |    0    |    0    |    24   |
|    sub   |     sub_ln841_1_fu_162     |    0    |    0    |    21   |
|          |      sub_ln1303_fu_193     |    0    |    0    |    72   |
|          |     sub_ln1303_1_fu_234    |    0    |    0    |    36   |
|----------|----------------------------|---------|---------|---------|
|  select  |   select_ln1303_2_fu_223   |    0    |    0    |    29   |
|          |   select_ln1303_1_fu_240   |    0    |    0    |    31   |
|----------|----------------------------|---------|---------|---------|
|    add   |      add_ln116_fu_115      |    0    |    0    |    26   |
|          |      add_ln841_fu_156      |    0    |    0    |    21   |
|----------|----------------------------|---------|---------|---------|
|    mul   |      mul_ln1303_fu_187     |    3    |    0    |    22   |
|----------|----------------------------|---------|---------|---------|
|   icmp   |      icmp_ln116_fu_109     |    0    |    0    |    14   |
|----------|----------------------------|---------|---------|---------|
|          | frame1_a_V_read_read_fu_70 |    0    |    0    |    0    |
|   read   | frame2_a_V_read_read_fu_76 |    0    |    0    |    0    |
|          | frame4_a_V_read_read_fu_82 |    0    |    0    |    0    |
|          | frame5_a_V_read_read_fu_88 |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|   write  |   write_ln121_write_fu_94  |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|          |      sext_ln841_fu_126     |    0    |    0    |    0    |
|          |     sext_ln841_1_fu_130    |    0    |    0    |    0    |
|          |     sext_ln841_2_fu_134    |    0    |    0    |    0    |
|   sext   |     sext_ln841_3_fu_138    |    0    |    0    |    0    |
|          |     sext_ln1303_fu_183     |    0    |    0    |    0    |
|          |    sext_ln1303_1_fu_219    |    0    |    0    |    0    |
|          |    sext_ln1303_2_fu_230    |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|bitconcatenate|        shl_ln_fu_148       |    0    |    0    |    0    |
|          |         t_V_fu_176         |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
| bitselect|         tmp_fu_168         |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|partselect|        tmp_27_fu_199       |    0    |    0    |    0    |
|          |        tmp_28_fu_209       |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|   Total  |                            |    3    |    0    |   296   |
|----------|----------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|  icmp_ln116_reg_255  |    1   |
|indvar_flatten_reg_248|   19   |
|  sub_ln841_1_reg_259 |   21   |
|      tmp_reg_264     |    1   |
+----------------------+--------+
|         Total        |   42   |
+----------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+
|           |   DSP  |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    3   |    0   |   296  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    -   |
|  Register |    -   |   42   |    -   |
+-----------+--------+--------+--------+
|   Total   |    3   |   42   |   296  |
+-----------+--------+--------+--------+
