// Seed: 2950972126
module module_0;
  wire id_1;
  wire id_3;
  tri1 id_4;
  assign id_2 = 1'b0;
  assign id_4 = 1;
  always #1;
  wire id_5;
  assign id_2 = id_4;
  tri1 id_6 = 1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  input wire id_3;
  input wire id_2;
  input wire id_1;
  wire id_5 = id_2;
  if (1) begin : LABEL_0
    wire id_6;
  end
  module_0 modCall_1 ();
  assign modCall_1.id_2 = 0;
endmodule
module module_2 (
    input  wor  id_0,
    input  wor  id_1,
    input  tri  id_2,
    output tri1 id_3
);
  wire id_5;
  module_0 modCall_1 ();
  assign modCall_1.type_9 = 0;
endmodule
