{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1665348799897 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1665348799908 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Oct 09 16:53:19 2022 " "Processing started: Sun Oct 09 16:53:19 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1665348799908 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665348799908 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off regfile -c regfile " "Command: quartus_map --read_settings_files=on --write_settings_files=off regfile -c regfile" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665348799908 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1665348800230 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1665348800230 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_write.v 1 1 " "Found 1 design units, including 1 entities, in source file reg_write.v" { { "Info" "ISGN_ENTITY_NAME" "1 REG_WRITE " "Found entity 1: REG_WRITE" {  } { { "REG_WRITE.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/REG_WRITE.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665348808081 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665348808081 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file regfile_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 regfile_tb " "Found entity 1: regfile_tb" {  } { { "regfile_tb.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665348808083 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665348808083 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile.v 1 1 " "Found 1 design units, including 1 entities, in source file regfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665348808085 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665348808085 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dffe.v 1 1 " "Found 1 design units, including 1 entities, in source file dffe.v" { { "Info" "ISGN_ENTITY_NAME" "1 dffeREG " "Found entity 1: dffeREG" {  } { { "dffe.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/dffe.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665348808086 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665348808086 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 decoder " "Found entity 1: decoder" {  } { { "decoder.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665348808087 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665348808087 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pre_tristate_buf.v 1 1 " "Found 1 design units, including 1 entities, in source file pre_tristate_buf.v" { { "Info" "ISGN_ENTITY_NAME" "1 PRE_TRISTATE_BUF " "Found entity 1: PRE_TRISTATE_BUF" {  } { { "PRE_TRISTATE_BUF.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/PRE_TRISTATE_BUF.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665348808089 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665348808089 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dffe0.v 1 1 " "Found 1 design units, including 1 entities, in source file dffe0.v" { { "Info" "ISGN_ENTITY_NAME" "1 dffe0 " "Found entity 1: dffe0" {  } { { "dffe0.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/dffe0.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665348808090 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665348808090 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "regfile " "Elaborating entity \"regfile\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1665348808119 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder decoder:decoder_0 " "Elaborating entity \"decoder\" for hierarchy \"decoder:decoder_0\"" {  } { { "regfile.v" "decoder_0" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665348808202 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffeREG dffeREG:DFFE_REG0 " "Elaborating entity \"dffeREG\" for hierarchy \"dffeREG:DFFE_REG0\"" {  } { { "regfile.v" "DFFE_REG0" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665348808204 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PRE_TRISTATE_BUF PRE_TRISTATE_BUF:PREA " "Elaborating entity \"PRE_TRISTATE_BUF\" for hierarchy \"PRE_TRISTATE_BUF:PREA\"" {  } { { "regfile.v" "PREA" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665348808209 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[31\]\[0\] " "Converted tri-state buffer \"REG_TMPB\[31\]\[0\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[31\]\[1\] " "Converted tri-state buffer \"REG_TMPB\[31\]\[1\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[31\]\[2\] " "Converted tri-state buffer \"REG_TMPB\[31\]\[2\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[31\]\[3\] " "Converted tri-state buffer \"REG_TMPB\[31\]\[3\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[31\]\[4\] " "Converted tri-state buffer \"REG_TMPB\[31\]\[4\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[31\]\[5\] " "Converted tri-state buffer \"REG_TMPB\[31\]\[5\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[31\]\[6\] " "Converted tri-state buffer \"REG_TMPB\[31\]\[6\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[31\]\[7\] " "Converted tri-state buffer \"REG_TMPB\[31\]\[7\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[31\]\[8\] " "Converted tri-state buffer \"REG_TMPB\[31\]\[8\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[31\]\[9\] " "Converted tri-state buffer \"REG_TMPB\[31\]\[9\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[31\]\[10\] " "Converted tri-state buffer \"REG_TMPB\[31\]\[10\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[31\]\[11\] " "Converted tri-state buffer \"REG_TMPB\[31\]\[11\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[31\]\[12\] " "Converted tri-state buffer \"REG_TMPB\[31\]\[12\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[31\]\[13\] " "Converted tri-state buffer \"REG_TMPB\[31\]\[13\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[31\]\[14\] " "Converted tri-state buffer \"REG_TMPB\[31\]\[14\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[31\]\[15\] " "Converted tri-state buffer \"REG_TMPB\[31\]\[15\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[31\]\[16\] " "Converted tri-state buffer \"REG_TMPB\[31\]\[16\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[31\]\[17\] " "Converted tri-state buffer \"REG_TMPB\[31\]\[17\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[31\]\[18\] " "Converted tri-state buffer \"REG_TMPB\[31\]\[18\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[31\]\[19\] " "Converted tri-state buffer \"REG_TMPB\[31\]\[19\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[31\]\[20\] " "Converted tri-state buffer \"REG_TMPB\[31\]\[20\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[31\]\[21\] " "Converted tri-state buffer \"REG_TMPB\[31\]\[21\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[31\]\[22\] " "Converted tri-state buffer \"REG_TMPB\[31\]\[22\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[31\]\[23\] " "Converted tri-state buffer \"REG_TMPB\[31\]\[23\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[31\]\[24\] " "Converted tri-state buffer \"REG_TMPB\[31\]\[24\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[31\]\[25\] " "Converted tri-state buffer \"REG_TMPB\[31\]\[25\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[31\]\[26\] " "Converted tri-state buffer \"REG_TMPB\[31\]\[26\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[31\]\[27\] " "Converted tri-state buffer \"REG_TMPB\[31\]\[27\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[31\]\[28\] " "Converted tri-state buffer \"REG_TMPB\[31\]\[28\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[31\]\[29\] " "Converted tri-state buffer \"REG_TMPB\[31\]\[29\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[31\]\[30\] " "Converted tri-state buffer \"REG_TMPB\[31\]\[30\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[31\]\[31\] " "Converted tri-state buffer \"REG_TMPB\[31\]\[31\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[31\]\[0\] " "Converted tri-state buffer \"REG_TMPA\[31\]\[0\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[31\]\[1\] " "Converted tri-state buffer \"REG_TMPA\[31\]\[1\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[31\]\[2\] " "Converted tri-state buffer \"REG_TMPA\[31\]\[2\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[31\]\[3\] " "Converted tri-state buffer \"REG_TMPA\[31\]\[3\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[31\]\[4\] " "Converted tri-state buffer \"REG_TMPA\[31\]\[4\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[31\]\[5\] " "Converted tri-state buffer \"REG_TMPA\[31\]\[5\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[31\]\[6\] " "Converted tri-state buffer \"REG_TMPA\[31\]\[6\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[31\]\[7\] " "Converted tri-state buffer \"REG_TMPA\[31\]\[7\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[31\]\[8\] " "Converted tri-state buffer \"REG_TMPA\[31\]\[8\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[31\]\[9\] " "Converted tri-state buffer \"REG_TMPA\[31\]\[9\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[31\]\[10\] " "Converted tri-state buffer \"REG_TMPA\[31\]\[10\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[31\]\[11\] " "Converted tri-state buffer \"REG_TMPA\[31\]\[11\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[31\]\[12\] " "Converted tri-state buffer \"REG_TMPA\[31\]\[12\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[31\]\[13\] " "Converted tri-state buffer \"REG_TMPA\[31\]\[13\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[31\]\[14\] " "Converted tri-state buffer \"REG_TMPA\[31\]\[14\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[31\]\[15\] " "Converted tri-state buffer \"REG_TMPA\[31\]\[15\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[31\]\[16\] " "Converted tri-state buffer \"REG_TMPA\[31\]\[16\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[31\]\[17\] " "Converted tri-state buffer \"REG_TMPA\[31\]\[17\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[31\]\[18\] " "Converted tri-state buffer \"REG_TMPA\[31\]\[18\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[31\]\[19\] " "Converted tri-state buffer \"REG_TMPA\[31\]\[19\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[31\]\[20\] " "Converted tri-state buffer \"REG_TMPA\[31\]\[20\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[31\]\[21\] " "Converted tri-state buffer \"REG_TMPA\[31\]\[21\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[31\]\[22\] " "Converted tri-state buffer \"REG_TMPA\[31\]\[22\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[31\]\[23\] " "Converted tri-state buffer \"REG_TMPA\[31\]\[23\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[31\]\[24\] " "Converted tri-state buffer \"REG_TMPA\[31\]\[24\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[31\]\[25\] " "Converted tri-state buffer \"REG_TMPA\[31\]\[25\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[31\]\[26\] " "Converted tri-state buffer \"REG_TMPA\[31\]\[26\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[31\]\[27\] " "Converted tri-state buffer \"REG_TMPA\[31\]\[27\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[31\]\[28\] " "Converted tri-state buffer \"REG_TMPA\[31\]\[28\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[31\]\[29\] " "Converted tri-state buffer \"REG_TMPA\[31\]\[29\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[31\]\[30\] " "Converted tri-state buffer \"REG_TMPA\[31\]\[30\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[31\]\[31\] " "Converted tri-state buffer \"REG_TMPA\[31\]\[31\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[30\]\[0\] " "Converted tri-state buffer \"REG_TMPB\[30\]\[0\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[30\]\[1\] " "Converted tri-state buffer \"REG_TMPB\[30\]\[1\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[30\]\[2\] " "Converted tri-state buffer \"REG_TMPB\[30\]\[2\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[30\]\[3\] " "Converted tri-state buffer \"REG_TMPB\[30\]\[3\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[30\]\[4\] " "Converted tri-state buffer \"REG_TMPB\[30\]\[4\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[30\]\[5\] " "Converted tri-state buffer \"REG_TMPB\[30\]\[5\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[30\]\[6\] " "Converted tri-state buffer \"REG_TMPB\[30\]\[6\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[30\]\[7\] " "Converted tri-state buffer \"REG_TMPB\[30\]\[7\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[30\]\[8\] " "Converted tri-state buffer \"REG_TMPB\[30\]\[8\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[30\]\[9\] " "Converted tri-state buffer \"REG_TMPB\[30\]\[9\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[30\]\[10\] " "Converted tri-state buffer \"REG_TMPB\[30\]\[10\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[30\]\[11\] " "Converted tri-state buffer \"REG_TMPB\[30\]\[11\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[30\]\[12\] " "Converted tri-state buffer \"REG_TMPB\[30\]\[12\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[30\]\[13\] " "Converted tri-state buffer \"REG_TMPB\[30\]\[13\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[30\]\[14\] " "Converted tri-state buffer \"REG_TMPB\[30\]\[14\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[30\]\[15\] " "Converted tri-state buffer \"REG_TMPB\[30\]\[15\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[30\]\[16\] " "Converted tri-state buffer \"REG_TMPB\[30\]\[16\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[30\]\[17\] " "Converted tri-state buffer \"REG_TMPB\[30\]\[17\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[30\]\[18\] " "Converted tri-state buffer \"REG_TMPB\[30\]\[18\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[30\]\[19\] " "Converted tri-state buffer \"REG_TMPB\[30\]\[19\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[30\]\[20\] " "Converted tri-state buffer \"REG_TMPB\[30\]\[20\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[30\]\[21\] " "Converted tri-state buffer \"REG_TMPB\[30\]\[21\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[30\]\[22\] " "Converted tri-state buffer \"REG_TMPB\[30\]\[22\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[30\]\[23\] " "Converted tri-state buffer \"REG_TMPB\[30\]\[23\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[30\]\[24\] " "Converted tri-state buffer \"REG_TMPB\[30\]\[24\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[30\]\[25\] " "Converted tri-state buffer \"REG_TMPB\[30\]\[25\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[30\]\[26\] " "Converted tri-state buffer \"REG_TMPB\[30\]\[26\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[30\]\[27\] " "Converted tri-state buffer \"REG_TMPB\[30\]\[27\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[30\]\[28\] " "Converted tri-state buffer \"REG_TMPB\[30\]\[28\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[30\]\[29\] " "Converted tri-state buffer \"REG_TMPB\[30\]\[29\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[30\]\[30\] " "Converted tri-state buffer \"REG_TMPB\[30\]\[30\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[30\]\[31\] " "Converted tri-state buffer \"REG_TMPB\[30\]\[31\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[30\]\[0\] " "Converted tri-state buffer \"REG_TMPA\[30\]\[0\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[30\]\[1\] " "Converted tri-state buffer \"REG_TMPA\[30\]\[1\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[30\]\[2\] " "Converted tri-state buffer \"REG_TMPA\[30\]\[2\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[30\]\[3\] " "Converted tri-state buffer \"REG_TMPA\[30\]\[3\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[30\]\[4\] " "Converted tri-state buffer \"REG_TMPA\[30\]\[4\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[30\]\[5\] " "Converted tri-state buffer \"REG_TMPA\[30\]\[5\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[30\]\[6\] " "Converted tri-state buffer \"REG_TMPA\[30\]\[6\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[30\]\[7\] " "Converted tri-state buffer \"REG_TMPA\[30\]\[7\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[30\]\[8\] " "Converted tri-state buffer \"REG_TMPA\[30\]\[8\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[30\]\[9\] " "Converted tri-state buffer \"REG_TMPA\[30\]\[9\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[30\]\[10\] " "Converted tri-state buffer \"REG_TMPA\[30\]\[10\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[30\]\[11\] " "Converted tri-state buffer \"REG_TMPA\[30\]\[11\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[30\]\[12\] " "Converted tri-state buffer \"REG_TMPA\[30\]\[12\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[30\]\[13\] " "Converted tri-state buffer \"REG_TMPA\[30\]\[13\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[30\]\[14\] " "Converted tri-state buffer \"REG_TMPA\[30\]\[14\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[30\]\[15\] " "Converted tri-state buffer \"REG_TMPA\[30\]\[15\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[30\]\[16\] " "Converted tri-state buffer \"REG_TMPA\[30\]\[16\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[30\]\[17\] " "Converted tri-state buffer \"REG_TMPA\[30\]\[17\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[30\]\[18\] " "Converted tri-state buffer \"REG_TMPA\[30\]\[18\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[30\]\[19\] " "Converted tri-state buffer \"REG_TMPA\[30\]\[19\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[30\]\[20\] " "Converted tri-state buffer \"REG_TMPA\[30\]\[20\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[30\]\[21\] " "Converted tri-state buffer \"REG_TMPA\[30\]\[21\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[30\]\[22\] " "Converted tri-state buffer \"REG_TMPA\[30\]\[22\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[30\]\[23\] " "Converted tri-state buffer \"REG_TMPA\[30\]\[23\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[30\]\[24\] " "Converted tri-state buffer \"REG_TMPA\[30\]\[24\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[30\]\[25\] " "Converted tri-state buffer \"REG_TMPA\[30\]\[25\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[30\]\[26\] " "Converted tri-state buffer \"REG_TMPA\[30\]\[26\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[30\]\[27\] " "Converted tri-state buffer \"REG_TMPA\[30\]\[27\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[30\]\[28\] " "Converted tri-state buffer \"REG_TMPA\[30\]\[28\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[30\]\[29\] " "Converted tri-state buffer \"REG_TMPA\[30\]\[29\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[30\]\[30\] " "Converted tri-state buffer \"REG_TMPA\[30\]\[30\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[30\]\[31\] " "Converted tri-state buffer \"REG_TMPA\[30\]\[31\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[29\]\[0\] " "Converted tri-state buffer \"REG_TMPB\[29\]\[0\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[29\]\[1\] " "Converted tri-state buffer \"REG_TMPB\[29\]\[1\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[29\]\[2\] " "Converted tri-state buffer \"REG_TMPB\[29\]\[2\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[29\]\[3\] " "Converted tri-state buffer \"REG_TMPB\[29\]\[3\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[29\]\[4\] " "Converted tri-state buffer \"REG_TMPB\[29\]\[4\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[29\]\[5\] " "Converted tri-state buffer \"REG_TMPB\[29\]\[5\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[29\]\[6\] " "Converted tri-state buffer \"REG_TMPB\[29\]\[6\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[29\]\[7\] " "Converted tri-state buffer \"REG_TMPB\[29\]\[7\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[29\]\[8\] " "Converted tri-state buffer \"REG_TMPB\[29\]\[8\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[29\]\[9\] " "Converted tri-state buffer \"REG_TMPB\[29\]\[9\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[29\]\[10\] " "Converted tri-state buffer \"REG_TMPB\[29\]\[10\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[29\]\[11\] " "Converted tri-state buffer \"REG_TMPB\[29\]\[11\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[29\]\[12\] " "Converted tri-state buffer \"REG_TMPB\[29\]\[12\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[29\]\[13\] " "Converted tri-state buffer \"REG_TMPB\[29\]\[13\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[29\]\[14\] " "Converted tri-state buffer \"REG_TMPB\[29\]\[14\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[29\]\[15\] " "Converted tri-state buffer \"REG_TMPB\[29\]\[15\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[29\]\[16\] " "Converted tri-state buffer \"REG_TMPB\[29\]\[16\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[29\]\[17\] " "Converted tri-state buffer \"REG_TMPB\[29\]\[17\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[29\]\[18\] " "Converted tri-state buffer \"REG_TMPB\[29\]\[18\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[29\]\[19\] " "Converted tri-state buffer \"REG_TMPB\[29\]\[19\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[29\]\[20\] " "Converted tri-state buffer \"REG_TMPB\[29\]\[20\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[29\]\[21\] " "Converted tri-state buffer \"REG_TMPB\[29\]\[21\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[29\]\[22\] " "Converted tri-state buffer \"REG_TMPB\[29\]\[22\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[29\]\[23\] " "Converted tri-state buffer \"REG_TMPB\[29\]\[23\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[29\]\[24\] " "Converted tri-state buffer \"REG_TMPB\[29\]\[24\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[29\]\[25\] " "Converted tri-state buffer \"REG_TMPB\[29\]\[25\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[29\]\[26\] " "Converted tri-state buffer \"REG_TMPB\[29\]\[26\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[29\]\[27\] " "Converted tri-state buffer \"REG_TMPB\[29\]\[27\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[29\]\[28\] " "Converted tri-state buffer \"REG_TMPB\[29\]\[28\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[29\]\[29\] " "Converted tri-state buffer \"REG_TMPB\[29\]\[29\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[29\]\[30\] " "Converted tri-state buffer \"REG_TMPB\[29\]\[30\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[29\]\[31\] " "Converted tri-state buffer \"REG_TMPB\[29\]\[31\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[29\]\[0\] " "Converted tri-state buffer \"REG_TMPA\[29\]\[0\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[29\]\[1\] " "Converted tri-state buffer \"REG_TMPA\[29\]\[1\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[29\]\[2\] " "Converted tri-state buffer \"REG_TMPA\[29\]\[2\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[29\]\[3\] " "Converted tri-state buffer \"REG_TMPA\[29\]\[3\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[29\]\[4\] " "Converted tri-state buffer \"REG_TMPA\[29\]\[4\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[29\]\[5\] " "Converted tri-state buffer \"REG_TMPA\[29\]\[5\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[29\]\[6\] " "Converted tri-state buffer \"REG_TMPA\[29\]\[6\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[29\]\[7\] " "Converted tri-state buffer \"REG_TMPA\[29\]\[7\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[29\]\[8\] " "Converted tri-state buffer \"REG_TMPA\[29\]\[8\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[29\]\[9\] " "Converted tri-state buffer \"REG_TMPA\[29\]\[9\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[29\]\[10\] " "Converted tri-state buffer \"REG_TMPA\[29\]\[10\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[29\]\[11\] " "Converted tri-state buffer \"REG_TMPA\[29\]\[11\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[29\]\[12\] " "Converted tri-state buffer \"REG_TMPA\[29\]\[12\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[29\]\[13\] " "Converted tri-state buffer \"REG_TMPA\[29\]\[13\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[29\]\[14\] " "Converted tri-state buffer \"REG_TMPA\[29\]\[14\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[29\]\[15\] " "Converted tri-state buffer \"REG_TMPA\[29\]\[15\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[29\]\[16\] " "Converted tri-state buffer \"REG_TMPA\[29\]\[16\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[29\]\[17\] " "Converted tri-state buffer \"REG_TMPA\[29\]\[17\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[29\]\[18\] " "Converted tri-state buffer \"REG_TMPA\[29\]\[18\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[29\]\[19\] " "Converted tri-state buffer \"REG_TMPA\[29\]\[19\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[29\]\[20\] " "Converted tri-state buffer \"REG_TMPA\[29\]\[20\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[29\]\[21\] " "Converted tri-state buffer \"REG_TMPA\[29\]\[21\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[29\]\[22\] " "Converted tri-state buffer \"REG_TMPA\[29\]\[22\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[29\]\[23\] " "Converted tri-state buffer \"REG_TMPA\[29\]\[23\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[29\]\[24\] " "Converted tri-state buffer \"REG_TMPA\[29\]\[24\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[29\]\[25\] " "Converted tri-state buffer \"REG_TMPA\[29\]\[25\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[29\]\[26\] " "Converted tri-state buffer \"REG_TMPA\[29\]\[26\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[29\]\[27\] " "Converted tri-state buffer \"REG_TMPA\[29\]\[27\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[29\]\[28\] " "Converted tri-state buffer \"REG_TMPA\[29\]\[28\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[29\]\[29\] " "Converted tri-state buffer \"REG_TMPA\[29\]\[29\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[29\]\[30\] " "Converted tri-state buffer \"REG_TMPA\[29\]\[30\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[29\]\[31\] " "Converted tri-state buffer \"REG_TMPA\[29\]\[31\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[28\]\[0\] " "Converted tri-state buffer \"REG_TMPB\[28\]\[0\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[28\]\[1\] " "Converted tri-state buffer \"REG_TMPB\[28\]\[1\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[28\]\[2\] " "Converted tri-state buffer \"REG_TMPB\[28\]\[2\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[28\]\[3\] " "Converted tri-state buffer \"REG_TMPB\[28\]\[3\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[28\]\[4\] " "Converted tri-state buffer \"REG_TMPB\[28\]\[4\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[28\]\[5\] " "Converted tri-state buffer \"REG_TMPB\[28\]\[5\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[28\]\[6\] " "Converted tri-state buffer \"REG_TMPB\[28\]\[6\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[28\]\[7\] " "Converted tri-state buffer \"REG_TMPB\[28\]\[7\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[28\]\[8\] " "Converted tri-state buffer \"REG_TMPB\[28\]\[8\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[28\]\[9\] " "Converted tri-state buffer \"REG_TMPB\[28\]\[9\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[28\]\[10\] " "Converted tri-state buffer \"REG_TMPB\[28\]\[10\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[28\]\[11\] " "Converted tri-state buffer \"REG_TMPB\[28\]\[11\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[28\]\[12\] " "Converted tri-state buffer \"REG_TMPB\[28\]\[12\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[28\]\[13\] " "Converted tri-state buffer \"REG_TMPB\[28\]\[13\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[28\]\[14\] " "Converted tri-state buffer \"REG_TMPB\[28\]\[14\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[28\]\[15\] " "Converted tri-state buffer \"REG_TMPB\[28\]\[15\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[28\]\[16\] " "Converted tri-state buffer \"REG_TMPB\[28\]\[16\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[28\]\[17\] " "Converted tri-state buffer \"REG_TMPB\[28\]\[17\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[28\]\[18\] " "Converted tri-state buffer \"REG_TMPB\[28\]\[18\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[28\]\[19\] " "Converted tri-state buffer \"REG_TMPB\[28\]\[19\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[28\]\[20\] " "Converted tri-state buffer \"REG_TMPB\[28\]\[20\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[28\]\[21\] " "Converted tri-state buffer \"REG_TMPB\[28\]\[21\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[28\]\[22\] " "Converted tri-state buffer \"REG_TMPB\[28\]\[22\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[28\]\[23\] " "Converted tri-state buffer \"REG_TMPB\[28\]\[23\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[28\]\[24\] " "Converted tri-state buffer \"REG_TMPB\[28\]\[24\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[28\]\[25\] " "Converted tri-state buffer \"REG_TMPB\[28\]\[25\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[28\]\[26\] " "Converted tri-state buffer \"REG_TMPB\[28\]\[26\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[28\]\[27\] " "Converted tri-state buffer \"REG_TMPB\[28\]\[27\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[28\]\[28\] " "Converted tri-state buffer \"REG_TMPB\[28\]\[28\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[28\]\[29\] " "Converted tri-state buffer \"REG_TMPB\[28\]\[29\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[28\]\[30\] " "Converted tri-state buffer \"REG_TMPB\[28\]\[30\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[28\]\[31\] " "Converted tri-state buffer \"REG_TMPB\[28\]\[31\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[28\]\[0\] " "Converted tri-state buffer \"REG_TMPA\[28\]\[0\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[28\]\[1\] " "Converted tri-state buffer \"REG_TMPA\[28\]\[1\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[28\]\[2\] " "Converted tri-state buffer \"REG_TMPA\[28\]\[2\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[28\]\[3\] " "Converted tri-state buffer \"REG_TMPA\[28\]\[3\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[28\]\[4\] " "Converted tri-state buffer \"REG_TMPA\[28\]\[4\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[28\]\[5\] " "Converted tri-state buffer \"REG_TMPA\[28\]\[5\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[28\]\[6\] " "Converted tri-state buffer \"REG_TMPA\[28\]\[6\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[28\]\[7\] " "Converted tri-state buffer \"REG_TMPA\[28\]\[7\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[28\]\[8\] " "Converted tri-state buffer \"REG_TMPA\[28\]\[8\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[28\]\[9\] " "Converted tri-state buffer \"REG_TMPA\[28\]\[9\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[28\]\[10\] " "Converted tri-state buffer \"REG_TMPA\[28\]\[10\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[28\]\[11\] " "Converted tri-state buffer \"REG_TMPA\[28\]\[11\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[28\]\[12\] " "Converted tri-state buffer \"REG_TMPA\[28\]\[12\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[28\]\[13\] " "Converted tri-state buffer \"REG_TMPA\[28\]\[13\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[28\]\[14\] " "Converted tri-state buffer \"REG_TMPA\[28\]\[14\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[28\]\[15\] " "Converted tri-state buffer \"REG_TMPA\[28\]\[15\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[28\]\[16\] " "Converted tri-state buffer \"REG_TMPA\[28\]\[16\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[28\]\[17\] " "Converted tri-state buffer \"REG_TMPA\[28\]\[17\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[28\]\[18\] " "Converted tri-state buffer \"REG_TMPA\[28\]\[18\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[28\]\[19\] " "Converted tri-state buffer \"REG_TMPA\[28\]\[19\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[28\]\[20\] " "Converted tri-state buffer \"REG_TMPA\[28\]\[20\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[28\]\[21\] " "Converted tri-state buffer \"REG_TMPA\[28\]\[21\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[28\]\[22\] " "Converted tri-state buffer \"REG_TMPA\[28\]\[22\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[28\]\[23\] " "Converted tri-state buffer \"REG_TMPA\[28\]\[23\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[28\]\[24\] " "Converted tri-state buffer \"REG_TMPA\[28\]\[24\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[28\]\[25\] " "Converted tri-state buffer \"REG_TMPA\[28\]\[25\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[28\]\[26\] " "Converted tri-state buffer \"REG_TMPA\[28\]\[26\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[28\]\[27\] " "Converted tri-state buffer \"REG_TMPA\[28\]\[27\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[28\]\[28\] " "Converted tri-state buffer \"REG_TMPA\[28\]\[28\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[28\]\[29\] " "Converted tri-state buffer \"REG_TMPA\[28\]\[29\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[28\]\[30\] " "Converted tri-state buffer \"REG_TMPA\[28\]\[30\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[28\]\[31\] " "Converted tri-state buffer \"REG_TMPA\[28\]\[31\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[27\]\[0\] " "Converted tri-state buffer \"REG_TMPB\[27\]\[0\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[27\]\[1\] " "Converted tri-state buffer \"REG_TMPB\[27\]\[1\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[27\]\[2\] " "Converted tri-state buffer \"REG_TMPB\[27\]\[2\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[27\]\[3\] " "Converted tri-state buffer \"REG_TMPB\[27\]\[3\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[27\]\[4\] " "Converted tri-state buffer \"REG_TMPB\[27\]\[4\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[27\]\[5\] " "Converted tri-state buffer \"REG_TMPB\[27\]\[5\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[27\]\[6\] " "Converted tri-state buffer \"REG_TMPB\[27\]\[6\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[27\]\[7\] " "Converted tri-state buffer \"REG_TMPB\[27\]\[7\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[27\]\[8\] " "Converted tri-state buffer \"REG_TMPB\[27\]\[8\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[27\]\[9\] " "Converted tri-state buffer \"REG_TMPB\[27\]\[9\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[27\]\[10\] " "Converted tri-state buffer \"REG_TMPB\[27\]\[10\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[27\]\[11\] " "Converted tri-state buffer \"REG_TMPB\[27\]\[11\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[27\]\[12\] " "Converted tri-state buffer \"REG_TMPB\[27\]\[12\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[27\]\[13\] " "Converted tri-state buffer \"REG_TMPB\[27\]\[13\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[27\]\[14\] " "Converted tri-state buffer \"REG_TMPB\[27\]\[14\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[27\]\[15\] " "Converted tri-state buffer \"REG_TMPB\[27\]\[15\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[27\]\[16\] " "Converted tri-state buffer \"REG_TMPB\[27\]\[16\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[27\]\[17\] " "Converted tri-state buffer \"REG_TMPB\[27\]\[17\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[27\]\[18\] " "Converted tri-state buffer \"REG_TMPB\[27\]\[18\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[27\]\[19\] " "Converted tri-state buffer \"REG_TMPB\[27\]\[19\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[27\]\[20\] " "Converted tri-state buffer \"REG_TMPB\[27\]\[20\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[27\]\[21\] " "Converted tri-state buffer \"REG_TMPB\[27\]\[21\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[27\]\[22\] " "Converted tri-state buffer \"REG_TMPB\[27\]\[22\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[27\]\[23\] " "Converted tri-state buffer \"REG_TMPB\[27\]\[23\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[27\]\[24\] " "Converted tri-state buffer \"REG_TMPB\[27\]\[24\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[27\]\[25\] " "Converted tri-state buffer \"REG_TMPB\[27\]\[25\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[27\]\[26\] " "Converted tri-state buffer \"REG_TMPB\[27\]\[26\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[27\]\[27\] " "Converted tri-state buffer \"REG_TMPB\[27\]\[27\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[27\]\[28\] " "Converted tri-state buffer \"REG_TMPB\[27\]\[28\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[27\]\[29\] " "Converted tri-state buffer \"REG_TMPB\[27\]\[29\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[27\]\[30\] " "Converted tri-state buffer \"REG_TMPB\[27\]\[30\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[27\]\[31\] " "Converted tri-state buffer \"REG_TMPB\[27\]\[31\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[27\]\[0\] " "Converted tri-state buffer \"REG_TMPA\[27\]\[0\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[27\]\[1\] " "Converted tri-state buffer \"REG_TMPA\[27\]\[1\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[27\]\[2\] " "Converted tri-state buffer \"REG_TMPA\[27\]\[2\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[27\]\[3\] " "Converted tri-state buffer \"REG_TMPA\[27\]\[3\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[27\]\[4\] " "Converted tri-state buffer \"REG_TMPA\[27\]\[4\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[27\]\[5\] " "Converted tri-state buffer \"REG_TMPA\[27\]\[5\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[27\]\[6\] " "Converted tri-state buffer \"REG_TMPA\[27\]\[6\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[27\]\[7\] " "Converted tri-state buffer \"REG_TMPA\[27\]\[7\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[27\]\[8\] " "Converted tri-state buffer \"REG_TMPA\[27\]\[8\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[27\]\[9\] " "Converted tri-state buffer \"REG_TMPA\[27\]\[9\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[27\]\[10\] " "Converted tri-state buffer \"REG_TMPA\[27\]\[10\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[27\]\[11\] " "Converted tri-state buffer \"REG_TMPA\[27\]\[11\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[27\]\[12\] " "Converted tri-state buffer \"REG_TMPA\[27\]\[12\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[27\]\[13\] " "Converted tri-state buffer \"REG_TMPA\[27\]\[13\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[27\]\[14\] " "Converted tri-state buffer \"REG_TMPA\[27\]\[14\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[27\]\[15\] " "Converted tri-state buffer \"REG_TMPA\[27\]\[15\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[27\]\[16\] " "Converted tri-state buffer \"REG_TMPA\[27\]\[16\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[27\]\[17\] " "Converted tri-state buffer \"REG_TMPA\[27\]\[17\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[27\]\[18\] " "Converted tri-state buffer \"REG_TMPA\[27\]\[18\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[27\]\[19\] " "Converted tri-state buffer \"REG_TMPA\[27\]\[19\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[27\]\[20\] " "Converted tri-state buffer \"REG_TMPA\[27\]\[20\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[27\]\[21\] " "Converted tri-state buffer \"REG_TMPA\[27\]\[21\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[27\]\[22\] " "Converted tri-state buffer \"REG_TMPA\[27\]\[22\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[27\]\[23\] " "Converted tri-state buffer \"REG_TMPA\[27\]\[23\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[27\]\[24\] " "Converted tri-state buffer \"REG_TMPA\[27\]\[24\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[27\]\[25\] " "Converted tri-state buffer \"REG_TMPA\[27\]\[25\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[27\]\[26\] " "Converted tri-state buffer \"REG_TMPA\[27\]\[26\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[27\]\[27\] " "Converted tri-state buffer \"REG_TMPA\[27\]\[27\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[27\]\[28\] " "Converted tri-state buffer \"REG_TMPA\[27\]\[28\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[27\]\[29\] " "Converted tri-state buffer \"REG_TMPA\[27\]\[29\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[27\]\[30\] " "Converted tri-state buffer \"REG_TMPA\[27\]\[30\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[27\]\[31\] " "Converted tri-state buffer \"REG_TMPA\[27\]\[31\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[26\]\[0\] " "Converted tri-state buffer \"REG_TMPB\[26\]\[0\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[26\]\[1\] " "Converted tri-state buffer \"REG_TMPB\[26\]\[1\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[26\]\[2\] " "Converted tri-state buffer \"REG_TMPB\[26\]\[2\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[26\]\[3\] " "Converted tri-state buffer \"REG_TMPB\[26\]\[3\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[26\]\[4\] " "Converted tri-state buffer \"REG_TMPB\[26\]\[4\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[26\]\[5\] " "Converted tri-state buffer \"REG_TMPB\[26\]\[5\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[26\]\[6\] " "Converted tri-state buffer \"REG_TMPB\[26\]\[6\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[26\]\[7\] " "Converted tri-state buffer \"REG_TMPB\[26\]\[7\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[26\]\[8\] " "Converted tri-state buffer \"REG_TMPB\[26\]\[8\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[26\]\[9\] " "Converted tri-state buffer \"REG_TMPB\[26\]\[9\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[26\]\[10\] " "Converted tri-state buffer \"REG_TMPB\[26\]\[10\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[26\]\[11\] " "Converted tri-state buffer \"REG_TMPB\[26\]\[11\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[26\]\[12\] " "Converted tri-state buffer \"REG_TMPB\[26\]\[12\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[26\]\[13\] " "Converted tri-state buffer \"REG_TMPB\[26\]\[13\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[26\]\[14\] " "Converted tri-state buffer \"REG_TMPB\[26\]\[14\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[26\]\[15\] " "Converted tri-state buffer \"REG_TMPB\[26\]\[15\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[26\]\[16\] " "Converted tri-state buffer \"REG_TMPB\[26\]\[16\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[26\]\[17\] " "Converted tri-state buffer \"REG_TMPB\[26\]\[17\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[26\]\[18\] " "Converted tri-state buffer \"REG_TMPB\[26\]\[18\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[26\]\[19\] " "Converted tri-state buffer \"REG_TMPB\[26\]\[19\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[26\]\[20\] " "Converted tri-state buffer \"REG_TMPB\[26\]\[20\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[26\]\[21\] " "Converted tri-state buffer \"REG_TMPB\[26\]\[21\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[26\]\[22\] " "Converted tri-state buffer \"REG_TMPB\[26\]\[22\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[26\]\[23\] " "Converted tri-state buffer \"REG_TMPB\[26\]\[23\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[26\]\[24\] " "Converted tri-state buffer \"REG_TMPB\[26\]\[24\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[26\]\[25\] " "Converted tri-state buffer \"REG_TMPB\[26\]\[25\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[26\]\[26\] " "Converted tri-state buffer \"REG_TMPB\[26\]\[26\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[26\]\[27\] " "Converted tri-state buffer \"REG_TMPB\[26\]\[27\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[26\]\[28\] " "Converted tri-state buffer \"REG_TMPB\[26\]\[28\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[26\]\[29\] " "Converted tri-state buffer \"REG_TMPB\[26\]\[29\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[26\]\[30\] " "Converted tri-state buffer \"REG_TMPB\[26\]\[30\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[26\]\[31\] " "Converted tri-state buffer \"REG_TMPB\[26\]\[31\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[26\]\[0\] " "Converted tri-state buffer \"REG_TMPA\[26\]\[0\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[26\]\[1\] " "Converted tri-state buffer \"REG_TMPA\[26\]\[1\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[26\]\[2\] " "Converted tri-state buffer \"REG_TMPA\[26\]\[2\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[26\]\[3\] " "Converted tri-state buffer \"REG_TMPA\[26\]\[3\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[26\]\[4\] " "Converted tri-state buffer \"REG_TMPA\[26\]\[4\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[26\]\[5\] " "Converted tri-state buffer \"REG_TMPA\[26\]\[5\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[26\]\[6\] " "Converted tri-state buffer \"REG_TMPA\[26\]\[6\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[26\]\[7\] " "Converted tri-state buffer \"REG_TMPA\[26\]\[7\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[26\]\[8\] " "Converted tri-state buffer \"REG_TMPA\[26\]\[8\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[26\]\[9\] " "Converted tri-state buffer \"REG_TMPA\[26\]\[9\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[26\]\[10\] " "Converted tri-state buffer \"REG_TMPA\[26\]\[10\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[26\]\[11\] " "Converted tri-state buffer \"REG_TMPA\[26\]\[11\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[26\]\[12\] " "Converted tri-state buffer \"REG_TMPA\[26\]\[12\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[26\]\[13\] " "Converted tri-state buffer \"REG_TMPA\[26\]\[13\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[26\]\[14\] " "Converted tri-state buffer \"REG_TMPA\[26\]\[14\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[26\]\[15\] " "Converted tri-state buffer \"REG_TMPA\[26\]\[15\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[26\]\[16\] " "Converted tri-state buffer \"REG_TMPA\[26\]\[16\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[26\]\[17\] " "Converted tri-state buffer \"REG_TMPA\[26\]\[17\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[26\]\[18\] " "Converted tri-state buffer \"REG_TMPA\[26\]\[18\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[26\]\[19\] " "Converted tri-state buffer \"REG_TMPA\[26\]\[19\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[26\]\[20\] " "Converted tri-state buffer \"REG_TMPA\[26\]\[20\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[26\]\[21\] " "Converted tri-state buffer \"REG_TMPA\[26\]\[21\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[26\]\[22\] " "Converted tri-state buffer \"REG_TMPA\[26\]\[22\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[26\]\[23\] " "Converted tri-state buffer \"REG_TMPA\[26\]\[23\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[26\]\[24\] " "Converted tri-state buffer \"REG_TMPA\[26\]\[24\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[26\]\[25\] " "Converted tri-state buffer \"REG_TMPA\[26\]\[25\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[26\]\[26\] " "Converted tri-state buffer \"REG_TMPA\[26\]\[26\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[26\]\[27\] " "Converted tri-state buffer \"REG_TMPA\[26\]\[27\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[26\]\[28\] " "Converted tri-state buffer \"REG_TMPA\[26\]\[28\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[26\]\[29\] " "Converted tri-state buffer \"REG_TMPA\[26\]\[29\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[26\]\[30\] " "Converted tri-state buffer \"REG_TMPA\[26\]\[30\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[26\]\[31\] " "Converted tri-state buffer \"REG_TMPA\[26\]\[31\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[25\]\[0\] " "Converted tri-state buffer \"REG_TMPB\[25\]\[0\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[25\]\[1\] " "Converted tri-state buffer \"REG_TMPB\[25\]\[1\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[25\]\[2\] " "Converted tri-state buffer \"REG_TMPB\[25\]\[2\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[25\]\[3\] " "Converted tri-state buffer \"REG_TMPB\[25\]\[3\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[25\]\[4\] " "Converted tri-state buffer \"REG_TMPB\[25\]\[4\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[25\]\[5\] " "Converted tri-state buffer \"REG_TMPB\[25\]\[5\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[25\]\[6\] " "Converted tri-state buffer \"REG_TMPB\[25\]\[6\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[25\]\[7\] " "Converted tri-state buffer \"REG_TMPB\[25\]\[7\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[25\]\[8\] " "Converted tri-state buffer \"REG_TMPB\[25\]\[8\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[25\]\[9\] " "Converted tri-state buffer \"REG_TMPB\[25\]\[9\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[25\]\[10\] " "Converted tri-state buffer \"REG_TMPB\[25\]\[10\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[25\]\[11\] " "Converted tri-state buffer \"REG_TMPB\[25\]\[11\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[25\]\[12\] " "Converted tri-state buffer \"REG_TMPB\[25\]\[12\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[25\]\[13\] " "Converted tri-state buffer \"REG_TMPB\[25\]\[13\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[25\]\[14\] " "Converted tri-state buffer \"REG_TMPB\[25\]\[14\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[25\]\[15\] " "Converted tri-state buffer \"REG_TMPB\[25\]\[15\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[25\]\[16\] " "Converted tri-state buffer \"REG_TMPB\[25\]\[16\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[25\]\[17\] " "Converted tri-state buffer \"REG_TMPB\[25\]\[17\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[25\]\[18\] " "Converted tri-state buffer \"REG_TMPB\[25\]\[18\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[25\]\[19\] " "Converted tri-state buffer \"REG_TMPB\[25\]\[19\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[25\]\[20\] " "Converted tri-state buffer \"REG_TMPB\[25\]\[20\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[25\]\[21\] " "Converted tri-state buffer \"REG_TMPB\[25\]\[21\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[25\]\[22\] " "Converted tri-state buffer \"REG_TMPB\[25\]\[22\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[25\]\[23\] " "Converted tri-state buffer \"REG_TMPB\[25\]\[23\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[25\]\[24\] " "Converted tri-state buffer \"REG_TMPB\[25\]\[24\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[25\]\[25\] " "Converted tri-state buffer \"REG_TMPB\[25\]\[25\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[25\]\[26\] " "Converted tri-state buffer \"REG_TMPB\[25\]\[26\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[25\]\[27\] " "Converted tri-state buffer \"REG_TMPB\[25\]\[27\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[25\]\[28\] " "Converted tri-state buffer \"REG_TMPB\[25\]\[28\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[25\]\[29\] " "Converted tri-state buffer \"REG_TMPB\[25\]\[29\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[25\]\[30\] " "Converted tri-state buffer \"REG_TMPB\[25\]\[30\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[25\]\[31\] " "Converted tri-state buffer \"REG_TMPB\[25\]\[31\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[25\]\[0\] " "Converted tri-state buffer \"REG_TMPA\[25\]\[0\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[25\]\[1\] " "Converted tri-state buffer \"REG_TMPA\[25\]\[1\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[25\]\[2\] " "Converted tri-state buffer \"REG_TMPA\[25\]\[2\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[25\]\[3\] " "Converted tri-state buffer \"REG_TMPA\[25\]\[3\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[25\]\[4\] " "Converted tri-state buffer \"REG_TMPA\[25\]\[4\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[25\]\[5\] " "Converted tri-state buffer \"REG_TMPA\[25\]\[5\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[25\]\[6\] " "Converted tri-state buffer \"REG_TMPA\[25\]\[6\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[25\]\[7\] " "Converted tri-state buffer \"REG_TMPA\[25\]\[7\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[25\]\[8\] " "Converted tri-state buffer \"REG_TMPA\[25\]\[8\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[25\]\[9\] " "Converted tri-state buffer \"REG_TMPA\[25\]\[9\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[25\]\[10\] " "Converted tri-state buffer \"REG_TMPA\[25\]\[10\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[25\]\[11\] " "Converted tri-state buffer \"REG_TMPA\[25\]\[11\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[25\]\[12\] " "Converted tri-state buffer \"REG_TMPA\[25\]\[12\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[25\]\[13\] " "Converted tri-state buffer \"REG_TMPA\[25\]\[13\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[25\]\[14\] " "Converted tri-state buffer \"REG_TMPA\[25\]\[14\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[25\]\[15\] " "Converted tri-state buffer \"REG_TMPA\[25\]\[15\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[25\]\[16\] " "Converted tri-state buffer \"REG_TMPA\[25\]\[16\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[25\]\[17\] " "Converted tri-state buffer \"REG_TMPA\[25\]\[17\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[25\]\[18\] " "Converted tri-state buffer \"REG_TMPA\[25\]\[18\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[25\]\[19\] " "Converted tri-state buffer \"REG_TMPA\[25\]\[19\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[25\]\[20\] " "Converted tri-state buffer \"REG_TMPA\[25\]\[20\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[25\]\[21\] " "Converted tri-state buffer \"REG_TMPA\[25\]\[21\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[25\]\[22\] " "Converted tri-state buffer \"REG_TMPA\[25\]\[22\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[25\]\[23\] " "Converted tri-state buffer \"REG_TMPA\[25\]\[23\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[25\]\[24\] " "Converted tri-state buffer \"REG_TMPA\[25\]\[24\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[25\]\[25\] " "Converted tri-state buffer \"REG_TMPA\[25\]\[25\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[25\]\[26\] " "Converted tri-state buffer \"REG_TMPA\[25\]\[26\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[25\]\[27\] " "Converted tri-state buffer \"REG_TMPA\[25\]\[27\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[25\]\[28\] " "Converted tri-state buffer \"REG_TMPA\[25\]\[28\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[25\]\[29\] " "Converted tri-state buffer \"REG_TMPA\[25\]\[29\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[25\]\[30\] " "Converted tri-state buffer \"REG_TMPA\[25\]\[30\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[25\]\[31\] " "Converted tri-state buffer \"REG_TMPA\[25\]\[31\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[24\]\[0\] " "Converted tri-state buffer \"REG_TMPB\[24\]\[0\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[24\]\[1\] " "Converted tri-state buffer \"REG_TMPB\[24\]\[1\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[24\]\[2\] " "Converted tri-state buffer \"REG_TMPB\[24\]\[2\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[24\]\[3\] " "Converted tri-state buffer \"REG_TMPB\[24\]\[3\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[24\]\[4\] " "Converted tri-state buffer \"REG_TMPB\[24\]\[4\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[24\]\[5\] " "Converted tri-state buffer \"REG_TMPB\[24\]\[5\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[24\]\[6\] " "Converted tri-state buffer \"REG_TMPB\[24\]\[6\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[24\]\[7\] " "Converted tri-state buffer \"REG_TMPB\[24\]\[7\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[24\]\[8\] " "Converted tri-state buffer \"REG_TMPB\[24\]\[8\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[24\]\[9\] " "Converted tri-state buffer \"REG_TMPB\[24\]\[9\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[24\]\[10\] " "Converted tri-state buffer \"REG_TMPB\[24\]\[10\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[24\]\[11\] " "Converted tri-state buffer \"REG_TMPB\[24\]\[11\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[24\]\[12\] " "Converted tri-state buffer \"REG_TMPB\[24\]\[12\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[24\]\[13\] " "Converted tri-state buffer \"REG_TMPB\[24\]\[13\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[24\]\[14\] " "Converted tri-state buffer \"REG_TMPB\[24\]\[14\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[24\]\[15\] " "Converted tri-state buffer \"REG_TMPB\[24\]\[15\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[24\]\[16\] " "Converted tri-state buffer \"REG_TMPB\[24\]\[16\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[24\]\[17\] " "Converted tri-state buffer \"REG_TMPB\[24\]\[17\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[24\]\[18\] " "Converted tri-state buffer \"REG_TMPB\[24\]\[18\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[24\]\[19\] " "Converted tri-state buffer \"REG_TMPB\[24\]\[19\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[24\]\[20\] " "Converted tri-state buffer \"REG_TMPB\[24\]\[20\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[24\]\[21\] " "Converted tri-state buffer \"REG_TMPB\[24\]\[21\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[24\]\[22\] " "Converted tri-state buffer \"REG_TMPB\[24\]\[22\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[24\]\[23\] " "Converted tri-state buffer \"REG_TMPB\[24\]\[23\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[24\]\[24\] " "Converted tri-state buffer \"REG_TMPB\[24\]\[24\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[24\]\[25\] " "Converted tri-state buffer \"REG_TMPB\[24\]\[25\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[24\]\[26\] " "Converted tri-state buffer \"REG_TMPB\[24\]\[26\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[24\]\[27\] " "Converted tri-state buffer \"REG_TMPB\[24\]\[27\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[24\]\[28\] " "Converted tri-state buffer \"REG_TMPB\[24\]\[28\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[24\]\[29\] " "Converted tri-state buffer \"REG_TMPB\[24\]\[29\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[24\]\[30\] " "Converted tri-state buffer \"REG_TMPB\[24\]\[30\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[24\]\[31\] " "Converted tri-state buffer \"REG_TMPB\[24\]\[31\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[24\]\[0\] " "Converted tri-state buffer \"REG_TMPA\[24\]\[0\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[24\]\[1\] " "Converted tri-state buffer \"REG_TMPA\[24\]\[1\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[24\]\[2\] " "Converted tri-state buffer \"REG_TMPA\[24\]\[2\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[24\]\[3\] " "Converted tri-state buffer \"REG_TMPA\[24\]\[3\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[24\]\[4\] " "Converted tri-state buffer \"REG_TMPA\[24\]\[4\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[24\]\[5\] " "Converted tri-state buffer \"REG_TMPA\[24\]\[5\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[24\]\[6\] " "Converted tri-state buffer \"REG_TMPA\[24\]\[6\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[24\]\[7\] " "Converted tri-state buffer \"REG_TMPA\[24\]\[7\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[24\]\[8\] " "Converted tri-state buffer \"REG_TMPA\[24\]\[8\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[24\]\[9\] " "Converted tri-state buffer \"REG_TMPA\[24\]\[9\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[24\]\[10\] " "Converted tri-state buffer \"REG_TMPA\[24\]\[10\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[24\]\[11\] " "Converted tri-state buffer \"REG_TMPA\[24\]\[11\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[24\]\[12\] " "Converted tri-state buffer \"REG_TMPA\[24\]\[12\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[24\]\[13\] " "Converted tri-state buffer \"REG_TMPA\[24\]\[13\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[24\]\[14\] " "Converted tri-state buffer \"REG_TMPA\[24\]\[14\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[24\]\[15\] " "Converted tri-state buffer \"REG_TMPA\[24\]\[15\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[24\]\[16\] " "Converted tri-state buffer \"REG_TMPA\[24\]\[16\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[24\]\[17\] " "Converted tri-state buffer \"REG_TMPA\[24\]\[17\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[24\]\[18\] " "Converted tri-state buffer \"REG_TMPA\[24\]\[18\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[24\]\[19\] " "Converted tri-state buffer \"REG_TMPA\[24\]\[19\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[24\]\[20\] " "Converted tri-state buffer \"REG_TMPA\[24\]\[20\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[24\]\[21\] " "Converted tri-state buffer \"REG_TMPA\[24\]\[21\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[24\]\[22\] " "Converted tri-state buffer \"REG_TMPA\[24\]\[22\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[24\]\[23\] " "Converted tri-state buffer \"REG_TMPA\[24\]\[23\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[24\]\[24\] " "Converted tri-state buffer \"REG_TMPA\[24\]\[24\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[24\]\[25\] " "Converted tri-state buffer \"REG_TMPA\[24\]\[25\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[24\]\[26\] " "Converted tri-state buffer \"REG_TMPA\[24\]\[26\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[24\]\[27\] " "Converted tri-state buffer \"REG_TMPA\[24\]\[27\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[24\]\[28\] " "Converted tri-state buffer \"REG_TMPA\[24\]\[28\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[24\]\[29\] " "Converted tri-state buffer \"REG_TMPA\[24\]\[29\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[24\]\[30\] " "Converted tri-state buffer \"REG_TMPA\[24\]\[30\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[24\]\[31\] " "Converted tri-state buffer \"REG_TMPA\[24\]\[31\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[23\]\[0\] " "Converted tri-state buffer \"REG_TMPB\[23\]\[0\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[23\]\[1\] " "Converted tri-state buffer \"REG_TMPB\[23\]\[1\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[23\]\[2\] " "Converted tri-state buffer \"REG_TMPB\[23\]\[2\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[23\]\[3\] " "Converted tri-state buffer \"REG_TMPB\[23\]\[3\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[23\]\[4\] " "Converted tri-state buffer \"REG_TMPB\[23\]\[4\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[23\]\[5\] " "Converted tri-state buffer \"REG_TMPB\[23\]\[5\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[23\]\[6\] " "Converted tri-state buffer \"REG_TMPB\[23\]\[6\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[23\]\[7\] " "Converted tri-state buffer \"REG_TMPB\[23\]\[7\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[23\]\[8\] " "Converted tri-state buffer \"REG_TMPB\[23\]\[8\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[23\]\[9\] " "Converted tri-state buffer \"REG_TMPB\[23\]\[9\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[23\]\[10\] " "Converted tri-state buffer \"REG_TMPB\[23\]\[10\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[23\]\[11\] " "Converted tri-state buffer \"REG_TMPB\[23\]\[11\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[23\]\[12\] " "Converted tri-state buffer \"REG_TMPB\[23\]\[12\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[23\]\[13\] " "Converted tri-state buffer \"REG_TMPB\[23\]\[13\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[23\]\[14\] " "Converted tri-state buffer \"REG_TMPB\[23\]\[14\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[23\]\[15\] " "Converted tri-state buffer \"REG_TMPB\[23\]\[15\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[23\]\[16\] " "Converted tri-state buffer \"REG_TMPB\[23\]\[16\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[23\]\[17\] " "Converted tri-state buffer \"REG_TMPB\[23\]\[17\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[23\]\[18\] " "Converted tri-state buffer \"REG_TMPB\[23\]\[18\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[23\]\[19\] " "Converted tri-state buffer \"REG_TMPB\[23\]\[19\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[23\]\[20\] " "Converted tri-state buffer \"REG_TMPB\[23\]\[20\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[23\]\[21\] " "Converted tri-state buffer \"REG_TMPB\[23\]\[21\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[23\]\[22\] " "Converted tri-state buffer \"REG_TMPB\[23\]\[22\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[23\]\[23\] " "Converted tri-state buffer \"REG_TMPB\[23\]\[23\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[23\]\[24\] " "Converted tri-state buffer \"REG_TMPB\[23\]\[24\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[23\]\[25\] " "Converted tri-state buffer \"REG_TMPB\[23\]\[25\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[23\]\[26\] " "Converted tri-state buffer \"REG_TMPB\[23\]\[26\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[23\]\[27\] " "Converted tri-state buffer \"REG_TMPB\[23\]\[27\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[23\]\[28\] " "Converted tri-state buffer \"REG_TMPB\[23\]\[28\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[23\]\[29\] " "Converted tri-state buffer \"REG_TMPB\[23\]\[29\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[23\]\[30\] " "Converted tri-state buffer \"REG_TMPB\[23\]\[30\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[23\]\[31\] " "Converted tri-state buffer \"REG_TMPB\[23\]\[31\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[23\]\[0\] " "Converted tri-state buffer \"REG_TMPA\[23\]\[0\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[23\]\[1\] " "Converted tri-state buffer \"REG_TMPA\[23\]\[1\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[23\]\[2\] " "Converted tri-state buffer \"REG_TMPA\[23\]\[2\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[23\]\[3\] " "Converted tri-state buffer \"REG_TMPA\[23\]\[3\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[23\]\[4\] " "Converted tri-state buffer \"REG_TMPA\[23\]\[4\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[23\]\[5\] " "Converted tri-state buffer \"REG_TMPA\[23\]\[5\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[23\]\[6\] " "Converted tri-state buffer \"REG_TMPA\[23\]\[6\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[23\]\[7\] " "Converted tri-state buffer \"REG_TMPA\[23\]\[7\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[23\]\[8\] " "Converted tri-state buffer \"REG_TMPA\[23\]\[8\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[23\]\[9\] " "Converted tri-state buffer \"REG_TMPA\[23\]\[9\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[23\]\[10\] " "Converted tri-state buffer \"REG_TMPA\[23\]\[10\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[23\]\[11\] " "Converted tri-state buffer \"REG_TMPA\[23\]\[11\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[23\]\[12\] " "Converted tri-state buffer \"REG_TMPA\[23\]\[12\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[23\]\[13\] " "Converted tri-state buffer \"REG_TMPA\[23\]\[13\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[23\]\[14\] " "Converted tri-state buffer \"REG_TMPA\[23\]\[14\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[23\]\[15\] " "Converted tri-state buffer \"REG_TMPA\[23\]\[15\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[23\]\[16\] " "Converted tri-state buffer \"REG_TMPA\[23\]\[16\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[23\]\[17\] " "Converted tri-state buffer \"REG_TMPA\[23\]\[17\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[23\]\[18\] " "Converted tri-state buffer \"REG_TMPA\[23\]\[18\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[23\]\[19\] " "Converted tri-state buffer \"REG_TMPA\[23\]\[19\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[23\]\[20\] " "Converted tri-state buffer \"REG_TMPA\[23\]\[20\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[23\]\[21\] " "Converted tri-state buffer \"REG_TMPA\[23\]\[21\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[23\]\[22\] " "Converted tri-state buffer \"REG_TMPA\[23\]\[22\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[23\]\[23\] " "Converted tri-state buffer \"REG_TMPA\[23\]\[23\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[23\]\[24\] " "Converted tri-state buffer \"REG_TMPA\[23\]\[24\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[23\]\[25\] " "Converted tri-state buffer \"REG_TMPA\[23\]\[25\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[23\]\[26\] " "Converted tri-state buffer \"REG_TMPA\[23\]\[26\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[23\]\[27\] " "Converted tri-state buffer \"REG_TMPA\[23\]\[27\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[23\]\[28\] " "Converted tri-state buffer \"REG_TMPA\[23\]\[28\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[23\]\[29\] " "Converted tri-state buffer \"REG_TMPA\[23\]\[29\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[23\]\[30\] " "Converted tri-state buffer \"REG_TMPA\[23\]\[30\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[23\]\[31\] " "Converted tri-state buffer \"REG_TMPA\[23\]\[31\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[22\]\[0\] " "Converted tri-state buffer \"REG_TMPB\[22\]\[0\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[22\]\[1\] " "Converted tri-state buffer \"REG_TMPB\[22\]\[1\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[22\]\[2\] " "Converted tri-state buffer \"REG_TMPB\[22\]\[2\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[22\]\[3\] " "Converted tri-state buffer \"REG_TMPB\[22\]\[3\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[22\]\[4\] " "Converted tri-state buffer \"REG_TMPB\[22\]\[4\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[22\]\[5\] " "Converted tri-state buffer \"REG_TMPB\[22\]\[5\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[22\]\[6\] " "Converted tri-state buffer \"REG_TMPB\[22\]\[6\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[22\]\[7\] " "Converted tri-state buffer \"REG_TMPB\[22\]\[7\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[22\]\[8\] " "Converted tri-state buffer \"REG_TMPB\[22\]\[8\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[22\]\[9\] " "Converted tri-state buffer \"REG_TMPB\[22\]\[9\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[22\]\[10\] " "Converted tri-state buffer \"REG_TMPB\[22\]\[10\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[22\]\[11\] " "Converted tri-state buffer \"REG_TMPB\[22\]\[11\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[22\]\[12\] " "Converted tri-state buffer \"REG_TMPB\[22\]\[12\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[22\]\[13\] " "Converted tri-state buffer \"REG_TMPB\[22\]\[13\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[22\]\[14\] " "Converted tri-state buffer \"REG_TMPB\[22\]\[14\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[22\]\[15\] " "Converted tri-state buffer \"REG_TMPB\[22\]\[15\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[22\]\[16\] " "Converted tri-state buffer \"REG_TMPB\[22\]\[16\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[22\]\[17\] " "Converted tri-state buffer \"REG_TMPB\[22\]\[17\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[22\]\[18\] " "Converted tri-state buffer \"REG_TMPB\[22\]\[18\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[22\]\[19\] " "Converted tri-state buffer \"REG_TMPB\[22\]\[19\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[22\]\[20\] " "Converted tri-state buffer \"REG_TMPB\[22\]\[20\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[22\]\[21\] " "Converted tri-state buffer \"REG_TMPB\[22\]\[21\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[22\]\[22\] " "Converted tri-state buffer \"REG_TMPB\[22\]\[22\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[22\]\[23\] " "Converted tri-state buffer \"REG_TMPB\[22\]\[23\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[22\]\[24\] " "Converted tri-state buffer \"REG_TMPB\[22\]\[24\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[22\]\[25\] " "Converted tri-state buffer \"REG_TMPB\[22\]\[25\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[22\]\[26\] " "Converted tri-state buffer \"REG_TMPB\[22\]\[26\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[22\]\[27\] " "Converted tri-state buffer \"REG_TMPB\[22\]\[27\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[22\]\[28\] " "Converted tri-state buffer \"REG_TMPB\[22\]\[28\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[22\]\[29\] " "Converted tri-state buffer \"REG_TMPB\[22\]\[29\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[22\]\[30\] " "Converted tri-state buffer \"REG_TMPB\[22\]\[30\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[22\]\[31\] " "Converted tri-state buffer \"REG_TMPB\[22\]\[31\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[22\]\[0\] " "Converted tri-state buffer \"REG_TMPA\[22\]\[0\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[22\]\[1\] " "Converted tri-state buffer \"REG_TMPA\[22\]\[1\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[22\]\[2\] " "Converted tri-state buffer \"REG_TMPA\[22\]\[2\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[22\]\[3\] " "Converted tri-state buffer \"REG_TMPA\[22\]\[3\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[22\]\[4\] " "Converted tri-state buffer \"REG_TMPA\[22\]\[4\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[22\]\[5\] " "Converted tri-state buffer \"REG_TMPA\[22\]\[5\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[22\]\[6\] " "Converted tri-state buffer \"REG_TMPA\[22\]\[6\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[22\]\[7\] " "Converted tri-state buffer \"REG_TMPA\[22\]\[7\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[22\]\[8\] " "Converted tri-state buffer \"REG_TMPA\[22\]\[8\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[22\]\[9\] " "Converted tri-state buffer \"REG_TMPA\[22\]\[9\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[22\]\[10\] " "Converted tri-state buffer \"REG_TMPA\[22\]\[10\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[22\]\[11\] " "Converted tri-state buffer \"REG_TMPA\[22\]\[11\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[22\]\[12\] " "Converted tri-state buffer \"REG_TMPA\[22\]\[12\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[22\]\[13\] " "Converted tri-state buffer \"REG_TMPA\[22\]\[13\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[22\]\[14\] " "Converted tri-state buffer \"REG_TMPA\[22\]\[14\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[22\]\[15\] " "Converted tri-state buffer \"REG_TMPA\[22\]\[15\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[22\]\[16\] " "Converted tri-state buffer \"REG_TMPA\[22\]\[16\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[22\]\[17\] " "Converted tri-state buffer \"REG_TMPA\[22\]\[17\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[22\]\[18\] " "Converted tri-state buffer \"REG_TMPA\[22\]\[18\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[22\]\[19\] " "Converted tri-state buffer \"REG_TMPA\[22\]\[19\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[22\]\[20\] " "Converted tri-state buffer \"REG_TMPA\[22\]\[20\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[22\]\[21\] " "Converted tri-state buffer \"REG_TMPA\[22\]\[21\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[22\]\[22\] " "Converted tri-state buffer \"REG_TMPA\[22\]\[22\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[22\]\[23\] " "Converted tri-state buffer \"REG_TMPA\[22\]\[23\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[22\]\[24\] " "Converted tri-state buffer \"REG_TMPA\[22\]\[24\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[22\]\[25\] " "Converted tri-state buffer \"REG_TMPA\[22\]\[25\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[22\]\[26\] " "Converted tri-state buffer \"REG_TMPA\[22\]\[26\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[22\]\[27\] " "Converted tri-state buffer \"REG_TMPA\[22\]\[27\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[22\]\[28\] " "Converted tri-state buffer \"REG_TMPA\[22\]\[28\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[22\]\[29\] " "Converted tri-state buffer \"REG_TMPA\[22\]\[29\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[22\]\[30\] " "Converted tri-state buffer \"REG_TMPA\[22\]\[30\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[22\]\[31\] " "Converted tri-state buffer \"REG_TMPA\[22\]\[31\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[21\]\[0\] " "Converted tri-state buffer \"REG_TMPB\[21\]\[0\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[21\]\[1\] " "Converted tri-state buffer \"REG_TMPB\[21\]\[1\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[21\]\[2\] " "Converted tri-state buffer \"REG_TMPB\[21\]\[2\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[21\]\[3\] " "Converted tri-state buffer \"REG_TMPB\[21\]\[3\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[21\]\[4\] " "Converted tri-state buffer \"REG_TMPB\[21\]\[4\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[21\]\[5\] " "Converted tri-state buffer \"REG_TMPB\[21\]\[5\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[21\]\[6\] " "Converted tri-state buffer \"REG_TMPB\[21\]\[6\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[21\]\[7\] " "Converted tri-state buffer \"REG_TMPB\[21\]\[7\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[21\]\[8\] " "Converted tri-state buffer \"REG_TMPB\[21\]\[8\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[21\]\[9\] " "Converted tri-state buffer \"REG_TMPB\[21\]\[9\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[21\]\[10\] " "Converted tri-state buffer \"REG_TMPB\[21\]\[10\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[21\]\[11\] " "Converted tri-state buffer \"REG_TMPB\[21\]\[11\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[21\]\[12\] " "Converted tri-state buffer \"REG_TMPB\[21\]\[12\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[21\]\[13\] " "Converted tri-state buffer \"REG_TMPB\[21\]\[13\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[21\]\[14\] " "Converted tri-state buffer \"REG_TMPB\[21\]\[14\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[21\]\[15\] " "Converted tri-state buffer \"REG_TMPB\[21\]\[15\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[21\]\[16\] " "Converted tri-state buffer \"REG_TMPB\[21\]\[16\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[21\]\[17\] " "Converted tri-state buffer \"REG_TMPB\[21\]\[17\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[21\]\[18\] " "Converted tri-state buffer \"REG_TMPB\[21\]\[18\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[21\]\[19\] " "Converted tri-state buffer \"REG_TMPB\[21\]\[19\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[21\]\[20\] " "Converted tri-state buffer \"REG_TMPB\[21\]\[20\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[21\]\[21\] " "Converted tri-state buffer \"REG_TMPB\[21\]\[21\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[21\]\[22\] " "Converted tri-state buffer \"REG_TMPB\[21\]\[22\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[21\]\[23\] " "Converted tri-state buffer \"REG_TMPB\[21\]\[23\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[21\]\[24\] " "Converted tri-state buffer \"REG_TMPB\[21\]\[24\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[21\]\[25\] " "Converted tri-state buffer \"REG_TMPB\[21\]\[25\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[21\]\[26\] " "Converted tri-state buffer \"REG_TMPB\[21\]\[26\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[21\]\[27\] " "Converted tri-state buffer \"REG_TMPB\[21\]\[27\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[21\]\[28\] " "Converted tri-state buffer \"REG_TMPB\[21\]\[28\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[21\]\[29\] " "Converted tri-state buffer \"REG_TMPB\[21\]\[29\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[21\]\[30\] " "Converted tri-state buffer \"REG_TMPB\[21\]\[30\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[21\]\[31\] " "Converted tri-state buffer \"REG_TMPB\[21\]\[31\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[21\]\[0\] " "Converted tri-state buffer \"REG_TMPA\[21\]\[0\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[21\]\[1\] " "Converted tri-state buffer \"REG_TMPA\[21\]\[1\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[21\]\[2\] " "Converted tri-state buffer \"REG_TMPA\[21\]\[2\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[21\]\[3\] " "Converted tri-state buffer \"REG_TMPA\[21\]\[3\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[21\]\[4\] " "Converted tri-state buffer \"REG_TMPA\[21\]\[4\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[21\]\[5\] " "Converted tri-state buffer \"REG_TMPA\[21\]\[5\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[21\]\[6\] " "Converted tri-state buffer \"REG_TMPA\[21\]\[6\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[21\]\[7\] " "Converted tri-state buffer \"REG_TMPA\[21\]\[7\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[21\]\[8\] " "Converted tri-state buffer \"REG_TMPA\[21\]\[8\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[21\]\[9\] " "Converted tri-state buffer \"REG_TMPA\[21\]\[9\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[21\]\[10\] " "Converted tri-state buffer \"REG_TMPA\[21\]\[10\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[21\]\[11\] " "Converted tri-state buffer \"REG_TMPA\[21\]\[11\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[21\]\[12\] " "Converted tri-state buffer \"REG_TMPA\[21\]\[12\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[21\]\[13\] " "Converted tri-state buffer \"REG_TMPA\[21\]\[13\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[21\]\[14\] " "Converted tri-state buffer \"REG_TMPA\[21\]\[14\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[21\]\[15\] " "Converted tri-state buffer \"REG_TMPA\[21\]\[15\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[21\]\[16\] " "Converted tri-state buffer \"REG_TMPA\[21\]\[16\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[21\]\[17\] " "Converted tri-state buffer \"REG_TMPA\[21\]\[17\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[21\]\[18\] " "Converted tri-state buffer \"REG_TMPA\[21\]\[18\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[21\]\[19\] " "Converted tri-state buffer \"REG_TMPA\[21\]\[19\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[21\]\[20\] " "Converted tri-state buffer \"REG_TMPA\[21\]\[20\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[21\]\[21\] " "Converted tri-state buffer \"REG_TMPA\[21\]\[21\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[21\]\[22\] " "Converted tri-state buffer \"REG_TMPA\[21\]\[22\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[21\]\[23\] " "Converted tri-state buffer \"REG_TMPA\[21\]\[23\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[21\]\[24\] " "Converted tri-state buffer \"REG_TMPA\[21\]\[24\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[21\]\[25\] " "Converted tri-state buffer \"REG_TMPA\[21\]\[25\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[21\]\[26\] " "Converted tri-state buffer \"REG_TMPA\[21\]\[26\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[21\]\[27\] " "Converted tri-state buffer \"REG_TMPA\[21\]\[27\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[21\]\[28\] " "Converted tri-state buffer \"REG_TMPA\[21\]\[28\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[21\]\[29\] " "Converted tri-state buffer \"REG_TMPA\[21\]\[29\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[21\]\[30\] " "Converted tri-state buffer \"REG_TMPA\[21\]\[30\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[21\]\[31\] " "Converted tri-state buffer \"REG_TMPA\[21\]\[31\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[20\]\[0\] " "Converted tri-state buffer \"REG_TMPB\[20\]\[0\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[20\]\[1\] " "Converted tri-state buffer \"REG_TMPB\[20\]\[1\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[20\]\[2\] " "Converted tri-state buffer \"REG_TMPB\[20\]\[2\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[20\]\[3\] " "Converted tri-state buffer \"REG_TMPB\[20\]\[3\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[20\]\[4\] " "Converted tri-state buffer \"REG_TMPB\[20\]\[4\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[20\]\[5\] " "Converted tri-state buffer \"REG_TMPB\[20\]\[5\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[20\]\[6\] " "Converted tri-state buffer \"REG_TMPB\[20\]\[6\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[20\]\[7\] " "Converted tri-state buffer \"REG_TMPB\[20\]\[7\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[20\]\[8\] " "Converted tri-state buffer \"REG_TMPB\[20\]\[8\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[20\]\[9\] " "Converted tri-state buffer \"REG_TMPB\[20\]\[9\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[20\]\[10\] " "Converted tri-state buffer \"REG_TMPB\[20\]\[10\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[20\]\[11\] " "Converted tri-state buffer \"REG_TMPB\[20\]\[11\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[20\]\[12\] " "Converted tri-state buffer \"REG_TMPB\[20\]\[12\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[20\]\[13\] " "Converted tri-state buffer \"REG_TMPB\[20\]\[13\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[20\]\[14\] " "Converted tri-state buffer \"REG_TMPB\[20\]\[14\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[20\]\[15\] " "Converted tri-state buffer \"REG_TMPB\[20\]\[15\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[20\]\[16\] " "Converted tri-state buffer \"REG_TMPB\[20\]\[16\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[20\]\[17\] " "Converted tri-state buffer \"REG_TMPB\[20\]\[17\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[20\]\[18\] " "Converted tri-state buffer \"REG_TMPB\[20\]\[18\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[20\]\[19\] " "Converted tri-state buffer \"REG_TMPB\[20\]\[19\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[20\]\[20\] " "Converted tri-state buffer \"REG_TMPB\[20\]\[20\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[20\]\[21\] " "Converted tri-state buffer \"REG_TMPB\[20\]\[21\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[20\]\[22\] " "Converted tri-state buffer \"REG_TMPB\[20\]\[22\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[20\]\[23\] " "Converted tri-state buffer \"REG_TMPB\[20\]\[23\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[20\]\[24\] " "Converted tri-state buffer \"REG_TMPB\[20\]\[24\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[20\]\[25\] " "Converted tri-state buffer \"REG_TMPB\[20\]\[25\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[20\]\[26\] " "Converted tri-state buffer \"REG_TMPB\[20\]\[26\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[20\]\[27\] " "Converted tri-state buffer \"REG_TMPB\[20\]\[27\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[20\]\[28\] " "Converted tri-state buffer \"REG_TMPB\[20\]\[28\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[20\]\[29\] " "Converted tri-state buffer \"REG_TMPB\[20\]\[29\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[20\]\[30\] " "Converted tri-state buffer \"REG_TMPB\[20\]\[30\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[20\]\[31\] " "Converted tri-state buffer \"REG_TMPB\[20\]\[31\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[20\]\[0\] " "Converted tri-state buffer \"REG_TMPA\[20\]\[0\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[20\]\[1\] " "Converted tri-state buffer \"REG_TMPA\[20\]\[1\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[20\]\[2\] " "Converted tri-state buffer \"REG_TMPA\[20\]\[2\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[20\]\[3\] " "Converted tri-state buffer \"REG_TMPA\[20\]\[3\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[20\]\[4\] " "Converted tri-state buffer \"REG_TMPA\[20\]\[4\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[20\]\[5\] " "Converted tri-state buffer \"REG_TMPA\[20\]\[5\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[20\]\[6\] " "Converted tri-state buffer \"REG_TMPA\[20\]\[6\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[20\]\[7\] " "Converted tri-state buffer \"REG_TMPA\[20\]\[7\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[20\]\[8\] " "Converted tri-state buffer \"REG_TMPA\[20\]\[8\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[20\]\[9\] " "Converted tri-state buffer \"REG_TMPA\[20\]\[9\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[20\]\[10\] " "Converted tri-state buffer \"REG_TMPA\[20\]\[10\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[20\]\[11\] " "Converted tri-state buffer \"REG_TMPA\[20\]\[11\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[20\]\[12\] " "Converted tri-state buffer \"REG_TMPA\[20\]\[12\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[20\]\[13\] " "Converted tri-state buffer \"REG_TMPA\[20\]\[13\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[20\]\[14\] " "Converted tri-state buffer \"REG_TMPA\[20\]\[14\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[20\]\[15\] " "Converted tri-state buffer \"REG_TMPA\[20\]\[15\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[20\]\[16\] " "Converted tri-state buffer \"REG_TMPA\[20\]\[16\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[20\]\[17\] " "Converted tri-state buffer \"REG_TMPA\[20\]\[17\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[20\]\[18\] " "Converted tri-state buffer \"REG_TMPA\[20\]\[18\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[20\]\[19\] " "Converted tri-state buffer \"REG_TMPA\[20\]\[19\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[20\]\[20\] " "Converted tri-state buffer \"REG_TMPA\[20\]\[20\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[20\]\[21\] " "Converted tri-state buffer \"REG_TMPA\[20\]\[21\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[20\]\[22\] " "Converted tri-state buffer \"REG_TMPA\[20\]\[22\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[20\]\[23\] " "Converted tri-state buffer \"REG_TMPA\[20\]\[23\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[20\]\[24\] " "Converted tri-state buffer \"REG_TMPA\[20\]\[24\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[20\]\[25\] " "Converted tri-state buffer \"REG_TMPA\[20\]\[25\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[20\]\[26\] " "Converted tri-state buffer \"REG_TMPA\[20\]\[26\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[20\]\[27\] " "Converted tri-state buffer \"REG_TMPA\[20\]\[27\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[20\]\[28\] " "Converted tri-state buffer \"REG_TMPA\[20\]\[28\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[20\]\[29\] " "Converted tri-state buffer \"REG_TMPA\[20\]\[29\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[20\]\[30\] " "Converted tri-state buffer \"REG_TMPA\[20\]\[30\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[20\]\[31\] " "Converted tri-state buffer \"REG_TMPA\[20\]\[31\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[19\]\[0\] " "Converted tri-state buffer \"REG_TMPB\[19\]\[0\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[19\]\[1\] " "Converted tri-state buffer \"REG_TMPB\[19\]\[1\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[19\]\[2\] " "Converted tri-state buffer \"REG_TMPB\[19\]\[2\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[19\]\[3\] " "Converted tri-state buffer \"REG_TMPB\[19\]\[3\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[19\]\[4\] " "Converted tri-state buffer \"REG_TMPB\[19\]\[4\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[19\]\[5\] " "Converted tri-state buffer \"REG_TMPB\[19\]\[5\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[19\]\[6\] " "Converted tri-state buffer \"REG_TMPB\[19\]\[6\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[19\]\[7\] " "Converted tri-state buffer \"REG_TMPB\[19\]\[7\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[19\]\[8\] " "Converted tri-state buffer \"REG_TMPB\[19\]\[8\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[19\]\[9\] " "Converted tri-state buffer \"REG_TMPB\[19\]\[9\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[19\]\[10\] " "Converted tri-state buffer \"REG_TMPB\[19\]\[10\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[19\]\[11\] " "Converted tri-state buffer \"REG_TMPB\[19\]\[11\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[19\]\[12\] " "Converted tri-state buffer \"REG_TMPB\[19\]\[12\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[19\]\[13\] " "Converted tri-state buffer \"REG_TMPB\[19\]\[13\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[19\]\[14\] " "Converted tri-state buffer \"REG_TMPB\[19\]\[14\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[19\]\[15\] " "Converted tri-state buffer \"REG_TMPB\[19\]\[15\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[19\]\[16\] " "Converted tri-state buffer \"REG_TMPB\[19\]\[16\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[19\]\[17\] " "Converted tri-state buffer \"REG_TMPB\[19\]\[17\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[19\]\[18\] " "Converted tri-state buffer \"REG_TMPB\[19\]\[18\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[19\]\[19\] " "Converted tri-state buffer \"REG_TMPB\[19\]\[19\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[19\]\[20\] " "Converted tri-state buffer \"REG_TMPB\[19\]\[20\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[19\]\[21\] " "Converted tri-state buffer \"REG_TMPB\[19\]\[21\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[19\]\[22\] " "Converted tri-state buffer \"REG_TMPB\[19\]\[22\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[19\]\[23\] " "Converted tri-state buffer \"REG_TMPB\[19\]\[23\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[19\]\[24\] " "Converted tri-state buffer \"REG_TMPB\[19\]\[24\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[19\]\[25\] " "Converted tri-state buffer \"REG_TMPB\[19\]\[25\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[19\]\[26\] " "Converted tri-state buffer \"REG_TMPB\[19\]\[26\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[19\]\[27\] " "Converted tri-state buffer \"REG_TMPB\[19\]\[27\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[19\]\[28\] " "Converted tri-state buffer \"REG_TMPB\[19\]\[28\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[19\]\[29\] " "Converted tri-state buffer \"REG_TMPB\[19\]\[29\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[19\]\[30\] " "Converted tri-state buffer \"REG_TMPB\[19\]\[30\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[19\]\[31\] " "Converted tri-state buffer \"REG_TMPB\[19\]\[31\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[19\]\[0\] " "Converted tri-state buffer \"REG_TMPA\[19\]\[0\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[19\]\[1\] " "Converted tri-state buffer \"REG_TMPA\[19\]\[1\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[19\]\[2\] " "Converted tri-state buffer \"REG_TMPA\[19\]\[2\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[19\]\[3\] " "Converted tri-state buffer \"REG_TMPA\[19\]\[3\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[19\]\[4\] " "Converted tri-state buffer \"REG_TMPA\[19\]\[4\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[19\]\[5\] " "Converted tri-state buffer \"REG_TMPA\[19\]\[5\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[19\]\[6\] " "Converted tri-state buffer \"REG_TMPA\[19\]\[6\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[19\]\[7\] " "Converted tri-state buffer \"REG_TMPA\[19\]\[7\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[19\]\[8\] " "Converted tri-state buffer \"REG_TMPA\[19\]\[8\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[19\]\[9\] " "Converted tri-state buffer \"REG_TMPA\[19\]\[9\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[19\]\[10\] " "Converted tri-state buffer \"REG_TMPA\[19\]\[10\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[19\]\[11\] " "Converted tri-state buffer \"REG_TMPA\[19\]\[11\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[19\]\[12\] " "Converted tri-state buffer \"REG_TMPA\[19\]\[12\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[19\]\[13\] " "Converted tri-state buffer \"REG_TMPA\[19\]\[13\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[19\]\[14\] " "Converted tri-state buffer \"REG_TMPA\[19\]\[14\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[19\]\[15\] " "Converted tri-state buffer \"REG_TMPA\[19\]\[15\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[19\]\[16\] " "Converted tri-state buffer \"REG_TMPA\[19\]\[16\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[19\]\[17\] " "Converted tri-state buffer \"REG_TMPA\[19\]\[17\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[19\]\[18\] " "Converted tri-state buffer \"REG_TMPA\[19\]\[18\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[19\]\[19\] " "Converted tri-state buffer \"REG_TMPA\[19\]\[19\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[19\]\[20\] " "Converted tri-state buffer \"REG_TMPA\[19\]\[20\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[19\]\[21\] " "Converted tri-state buffer \"REG_TMPA\[19\]\[21\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[19\]\[22\] " "Converted tri-state buffer \"REG_TMPA\[19\]\[22\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[19\]\[23\] " "Converted tri-state buffer \"REG_TMPA\[19\]\[23\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[19\]\[24\] " "Converted tri-state buffer \"REG_TMPA\[19\]\[24\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[19\]\[25\] " "Converted tri-state buffer \"REG_TMPA\[19\]\[25\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[19\]\[26\] " "Converted tri-state buffer \"REG_TMPA\[19\]\[26\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[19\]\[27\] " "Converted tri-state buffer \"REG_TMPA\[19\]\[27\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[19\]\[28\] " "Converted tri-state buffer \"REG_TMPA\[19\]\[28\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[19\]\[29\] " "Converted tri-state buffer \"REG_TMPA\[19\]\[29\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[19\]\[30\] " "Converted tri-state buffer \"REG_TMPA\[19\]\[30\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[19\]\[31\] " "Converted tri-state buffer \"REG_TMPA\[19\]\[31\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[18\]\[0\] " "Converted tri-state buffer \"REG_TMPB\[18\]\[0\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[18\]\[1\] " "Converted tri-state buffer \"REG_TMPB\[18\]\[1\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[18\]\[2\] " "Converted tri-state buffer \"REG_TMPB\[18\]\[2\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[18\]\[3\] " "Converted tri-state buffer \"REG_TMPB\[18\]\[3\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[18\]\[4\] " "Converted tri-state buffer \"REG_TMPB\[18\]\[4\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[18\]\[5\] " "Converted tri-state buffer \"REG_TMPB\[18\]\[5\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[18\]\[6\] " "Converted tri-state buffer \"REG_TMPB\[18\]\[6\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[18\]\[7\] " "Converted tri-state buffer \"REG_TMPB\[18\]\[7\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[18\]\[8\] " "Converted tri-state buffer \"REG_TMPB\[18\]\[8\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[18\]\[9\] " "Converted tri-state buffer \"REG_TMPB\[18\]\[9\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[18\]\[10\] " "Converted tri-state buffer \"REG_TMPB\[18\]\[10\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[18\]\[11\] " "Converted tri-state buffer \"REG_TMPB\[18\]\[11\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[18\]\[12\] " "Converted tri-state buffer \"REG_TMPB\[18\]\[12\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[18\]\[13\] " "Converted tri-state buffer \"REG_TMPB\[18\]\[13\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[18\]\[14\] " "Converted tri-state buffer \"REG_TMPB\[18\]\[14\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[18\]\[15\] " "Converted tri-state buffer \"REG_TMPB\[18\]\[15\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[18\]\[16\] " "Converted tri-state buffer \"REG_TMPB\[18\]\[16\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[18\]\[17\] " "Converted tri-state buffer \"REG_TMPB\[18\]\[17\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[18\]\[18\] " "Converted tri-state buffer \"REG_TMPB\[18\]\[18\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[18\]\[19\] " "Converted tri-state buffer \"REG_TMPB\[18\]\[19\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[18\]\[20\] " "Converted tri-state buffer \"REG_TMPB\[18\]\[20\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[18\]\[21\] " "Converted tri-state buffer \"REG_TMPB\[18\]\[21\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[18\]\[22\] " "Converted tri-state buffer \"REG_TMPB\[18\]\[22\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[18\]\[23\] " "Converted tri-state buffer \"REG_TMPB\[18\]\[23\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[18\]\[24\] " "Converted tri-state buffer \"REG_TMPB\[18\]\[24\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[18\]\[25\] " "Converted tri-state buffer \"REG_TMPB\[18\]\[25\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[18\]\[26\] " "Converted tri-state buffer \"REG_TMPB\[18\]\[26\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[18\]\[27\] " "Converted tri-state buffer \"REG_TMPB\[18\]\[27\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[18\]\[28\] " "Converted tri-state buffer \"REG_TMPB\[18\]\[28\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[18\]\[29\] " "Converted tri-state buffer \"REG_TMPB\[18\]\[29\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[18\]\[30\] " "Converted tri-state buffer \"REG_TMPB\[18\]\[30\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[18\]\[31\] " "Converted tri-state buffer \"REG_TMPB\[18\]\[31\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[18\]\[0\] " "Converted tri-state buffer \"REG_TMPA\[18\]\[0\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[18\]\[1\] " "Converted tri-state buffer \"REG_TMPA\[18\]\[1\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[18\]\[2\] " "Converted tri-state buffer \"REG_TMPA\[18\]\[2\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[18\]\[3\] " "Converted tri-state buffer \"REG_TMPA\[18\]\[3\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[18\]\[4\] " "Converted tri-state buffer \"REG_TMPA\[18\]\[4\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[18\]\[5\] " "Converted tri-state buffer \"REG_TMPA\[18\]\[5\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[18\]\[6\] " "Converted tri-state buffer \"REG_TMPA\[18\]\[6\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[18\]\[7\] " "Converted tri-state buffer \"REG_TMPA\[18\]\[7\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[18\]\[8\] " "Converted tri-state buffer \"REG_TMPA\[18\]\[8\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[18\]\[9\] " "Converted tri-state buffer \"REG_TMPA\[18\]\[9\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[18\]\[10\] " "Converted tri-state buffer \"REG_TMPA\[18\]\[10\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[18\]\[11\] " "Converted tri-state buffer \"REG_TMPA\[18\]\[11\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[18\]\[12\] " "Converted tri-state buffer \"REG_TMPA\[18\]\[12\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[18\]\[13\] " "Converted tri-state buffer \"REG_TMPA\[18\]\[13\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[18\]\[14\] " "Converted tri-state buffer \"REG_TMPA\[18\]\[14\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[18\]\[15\] " "Converted tri-state buffer \"REG_TMPA\[18\]\[15\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[18\]\[16\] " "Converted tri-state buffer \"REG_TMPA\[18\]\[16\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[18\]\[17\] " "Converted tri-state buffer \"REG_TMPA\[18\]\[17\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[18\]\[18\] " "Converted tri-state buffer \"REG_TMPA\[18\]\[18\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[18\]\[19\] " "Converted tri-state buffer \"REG_TMPA\[18\]\[19\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[18\]\[20\] " "Converted tri-state buffer \"REG_TMPA\[18\]\[20\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[18\]\[21\] " "Converted tri-state buffer \"REG_TMPA\[18\]\[21\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[18\]\[22\] " "Converted tri-state buffer \"REG_TMPA\[18\]\[22\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[18\]\[23\] " "Converted tri-state buffer \"REG_TMPA\[18\]\[23\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[18\]\[24\] " "Converted tri-state buffer \"REG_TMPA\[18\]\[24\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[18\]\[25\] " "Converted tri-state buffer \"REG_TMPA\[18\]\[25\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[18\]\[26\] " "Converted tri-state buffer \"REG_TMPA\[18\]\[26\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[18\]\[27\] " "Converted tri-state buffer \"REG_TMPA\[18\]\[27\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[18\]\[28\] " "Converted tri-state buffer \"REG_TMPA\[18\]\[28\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[18\]\[29\] " "Converted tri-state buffer \"REG_TMPA\[18\]\[29\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[18\]\[30\] " "Converted tri-state buffer \"REG_TMPA\[18\]\[30\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[18\]\[31\] " "Converted tri-state buffer \"REG_TMPA\[18\]\[31\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[17\]\[0\] " "Converted tri-state buffer \"REG_TMPB\[17\]\[0\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[17\]\[1\] " "Converted tri-state buffer \"REG_TMPB\[17\]\[1\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[17\]\[2\] " "Converted tri-state buffer \"REG_TMPB\[17\]\[2\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[17\]\[3\] " "Converted tri-state buffer \"REG_TMPB\[17\]\[3\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[17\]\[4\] " "Converted tri-state buffer \"REG_TMPB\[17\]\[4\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[17\]\[5\] " "Converted tri-state buffer \"REG_TMPB\[17\]\[5\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[17\]\[6\] " "Converted tri-state buffer \"REG_TMPB\[17\]\[6\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[17\]\[7\] " "Converted tri-state buffer \"REG_TMPB\[17\]\[7\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[17\]\[8\] " "Converted tri-state buffer \"REG_TMPB\[17\]\[8\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[17\]\[9\] " "Converted tri-state buffer \"REG_TMPB\[17\]\[9\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[17\]\[10\] " "Converted tri-state buffer \"REG_TMPB\[17\]\[10\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[17\]\[11\] " "Converted tri-state buffer \"REG_TMPB\[17\]\[11\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[17\]\[12\] " "Converted tri-state buffer \"REG_TMPB\[17\]\[12\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[17\]\[13\] " "Converted tri-state buffer \"REG_TMPB\[17\]\[13\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[17\]\[14\] " "Converted tri-state buffer \"REG_TMPB\[17\]\[14\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[17\]\[15\] " "Converted tri-state buffer \"REG_TMPB\[17\]\[15\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[17\]\[16\] " "Converted tri-state buffer \"REG_TMPB\[17\]\[16\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[17\]\[17\] " "Converted tri-state buffer \"REG_TMPB\[17\]\[17\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[17\]\[18\] " "Converted tri-state buffer \"REG_TMPB\[17\]\[18\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[17\]\[19\] " "Converted tri-state buffer \"REG_TMPB\[17\]\[19\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[17\]\[20\] " "Converted tri-state buffer \"REG_TMPB\[17\]\[20\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[17\]\[21\] " "Converted tri-state buffer \"REG_TMPB\[17\]\[21\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[17\]\[22\] " "Converted tri-state buffer \"REG_TMPB\[17\]\[22\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[17\]\[23\] " "Converted tri-state buffer \"REG_TMPB\[17\]\[23\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[17\]\[24\] " "Converted tri-state buffer \"REG_TMPB\[17\]\[24\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[17\]\[25\] " "Converted tri-state buffer \"REG_TMPB\[17\]\[25\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[17\]\[26\] " "Converted tri-state buffer \"REG_TMPB\[17\]\[26\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[17\]\[27\] " "Converted tri-state buffer \"REG_TMPB\[17\]\[27\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[17\]\[28\] " "Converted tri-state buffer \"REG_TMPB\[17\]\[28\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[17\]\[29\] " "Converted tri-state buffer \"REG_TMPB\[17\]\[29\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[17\]\[30\] " "Converted tri-state buffer \"REG_TMPB\[17\]\[30\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[17\]\[31\] " "Converted tri-state buffer \"REG_TMPB\[17\]\[31\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[17\]\[0\] " "Converted tri-state buffer \"REG_TMPA\[17\]\[0\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[17\]\[1\] " "Converted tri-state buffer \"REG_TMPA\[17\]\[1\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[17\]\[2\] " "Converted tri-state buffer \"REG_TMPA\[17\]\[2\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[17\]\[3\] " "Converted tri-state buffer \"REG_TMPA\[17\]\[3\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[17\]\[4\] " "Converted tri-state buffer \"REG_TMPA\[17\]\[4\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[17\]\[5\] " "Converted tri-state buffer \"REG_TMPA\[17\]\[5\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[17\]\[6\] " "Converted tri-state buffer \"REG_TMPA\[17\]\[6\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[17\]\[7\] " "Converted tri-state buffer \"REG_TMPA\[17\]\[7\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[17\]\[8\] " "Converted tri-state buffer \"REG_TMPA\[17\]\[8\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[17\]\[9\] " "Converted tri-state buffer \"REG_TMPA\[17\]\[9\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[17\]\[10\] " "Converted tri-state buffer \"REG_TMPA\[17\]\[10\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[17\]\[11\] " "Converted tri-state buffer \"REG_TMPA\[17\]\[11\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[17\]\[12\] " "Converted tri-state buffer \"REG_TMPA\[17\]\[12\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[17\]\[13\] " "Converted tri-state buffer \"REG_TMPA\[17\]\[13\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[17\]\[14\] " "Converted tri-state buffer \"REG_TMPA\[17\]\[14\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[17\]\[15\] " "Converted tri-state buffer \"REG_TMPA\[17\]\[15\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[17\]\[16\] " "Converted tri-state buffer \"REG_TMPA\[17\]\[16\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[17\]\[17\] " "Converted tri-state buffer \"REG_TMPA\[17\]\[17\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[17\]\[18\] " "Converted tri-state buffer \"REG_TMPA\[17\]\[18\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[17\]\[19\] " "Converted tri-state buffer \"REG_TMPA\[17\]\[19\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[17\]\[20\] " "Converted tri-state buffer \"REG_TMPA\[17\]\[20\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[17\]\[21\] " "Converted tri-state buffer \"REG_TMPA\[17\]\[21\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[17\]\[22\] " "Converted tri-state buffer \"REG_TMPA\[17\]\[22\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[17\]\[23\] " "Converted tri-state buffer \"REG_TMPA\[17\]\[23\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[17\]\[24\] " "Converted tri-state buffer \"REG_TMPA\[17\]\[24\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[17\]\[25\] " "Converted tri-state buffer \"REG_TMPA\[17\]\[25\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[17\]\[26\] " "Converted tri-state buffer \"REG_TMPA\[17\]\[26\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[17\]\[27\] " "Converted tri-state buffer \"REG_TMPA\[17\]\[27\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[17\]\[28\] " "Converted tri-state buffer \"REG_TMPA\[17\]\[28\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[17\]\[29\] " "Converted tri-state buffer \"REG_TMPA\[17\]\[29\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[17\]\[30\] " "Converted tri-state buffer \"REG_TMPA\[17\]\[30\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[17\]\[31\] " "Converted tri-state buffer \"REG_TMPA\[17\]\[31\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[16\]\[0\] " "Converted tri-state buffer \"REG_TMPB\[16\]\[0\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[16\]\[1\] " "Converted tri-state buffer \"REG_TMPB\[16\]\[1\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[16\]\[2\] " "Converted tri-state buffer \"REG_TMPB\[16\]\[2\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[16\]\[3\] " "Converted tri-state buffer \"REG_TMPB\[16\]\[3\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[16\]\[4\] " "Converted tri-state buffer \"REG_TMPB\[16\]\[4\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[16\]\[5\] " "Converted tri-state buffer \"REG_TMPB\[16\]\[5\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[16\]\[6\] " "Converted tri-state buffer \"REG_TMPB\[16\]\[6\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[16\]\[7\] " "Converted tri-state buffer \"REG_TMPB\[16\]\[7\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[16\]\[8\] " "Converted tri-state buffer \"REG_TMPB\[16\]\[8\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[16\]\[9\] " "Converted tri-state buffer \"REG_TMPB\[16\]\[9\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[16\]\[10\] " "Converted tri-state buffer \"REG_TMPB\[16\]\[10\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[16\]\[11\] " "Converted tri-state buffer \"REG_TMPB\[16\]\[11\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[16\]\[12\] " "Converted tri-state buffer \"REG_TMPB\[16\]\[12\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[16\]\[13\] " "Converted tri-state buffer \"REG_TMPB\[16\]\[13\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[16\]\[14\] " "Converted tri-state buffer \"REG_TMPB\[16\]\[14\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[16\]\[15\] " "Converted tri-state buffer \"REG_TMPB\[16\]\[15\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[16\]\[16\] " "Converted tri-state buffer \"REG_TMPB\[16\]\[16\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[16\]\[17\] " "Converted tri-state buffer \"REG_TMPB\[16\]\[17\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[16\]\[18\] " "Converted tri-state buffer \"REG_TMPB\[16\]\[18\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[16\]\[19\] " "Converted tri-state buffer \"REG_TMPB\[16\]\[19\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[16\]\[20\] " "Converted tri-state buffer \"REG_TMPB\[16\]\[20\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[16\]\[21\] " "Converted tri-state buffer \"REG_TMPB\[16\]\[21\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[16\]\[22\] " "Converted tri-state buffer \"REG_TMPB\[16\]\[22\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[16\]\[23\] " "Converted tri-state buffer \"REG_TMPB\[16\]\[23\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[16\]\[24\] " "Converted tri-state buffer \"REG_TMPB\[16\]\[24\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[16\]\[25\] " "Converted tri-state buffer \"REG_TMPB\[16\]\[25\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[16\]\[26\] " "Converted tri-state buffer \"REG_TMPB\[16\]\[26\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[16\]\[27\] " "Converted tri-state buffer \"REG_TMPB\[16\]\[27\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[16\]\[28\] " "Converted tri-state buffer \"REG_TMPB\[16\]\[28\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[16\]\[29\] " "Converted tri-state buffer \"REG_TMPB\[16\]\[29\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[16\]\[30\] " "Converted tri-state buffer \"REG_TMPB\[16\]\[30\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[16\]\[31\] " "Converted tri-state buffer \"REG_TMPB\[16\]\[31\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[16\]\[0\] " "Converted tri-state buffer \"REG_TMPA\[16\]\[0\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[16\]\[1\] " "Converted tri-state buffer \"REG_TMPA\[16\]\[1\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[16\]\[2\] " "Converted tri-state buffer \"REG_TMPA\[16\]\[2\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[16\]\[3\] " "Converted tri-state buffer \"REG_TMPA\[16\]\[3\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[16\]\[4\] " "Converted tri-state buffer \"REG_TMPA\[16\]\[4\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[16\]\[5\] " "Converted tri-state buffer \"REG_TMPA\[16\]\[5\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[16\]\[6\] " "Converted tri-state buffer \"REG_TMPA\[16\]\[6\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[16\]\[7\] " "Converted tri-state buffer \"REG_TMPA\[16\]\[7\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[16\]\[8\] " "Converted tri-state buffer \"REG_TMPA\[16\]\[8\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[16\]\[9\] " "Converted tri-state buffer \"REG_TMPA\[16\]\[9\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[16\]\[10\] " "Converted tri-state buffer \"REG_TMPA\[16\]\[10\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[16\]\[11\] " "Converted tri-state buffer \"REG_TMPA\[16\]\[11\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[16\]\[12\] " "Converted tri-state buffer \"REG_TMPA\[16\]\[12\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[16\]\[13\] " "Converted tri-state buffer \"REG_TMPA\[16\]\[13\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[16\]\[14\] " "Converted tri-state buffer \"REG_TMPA\[16\]\[14\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[16\]\[15\] " "Converted tri-state buffer \"REG_TMPA\[16\]\[15\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[16\]\[16\] " "Converted tri-state buffer \"REG_TMPA\[16\]\[16\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[16\]\[17\] " "Converted tri-state buffer \"REG_TMPA\[16\]\[17\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[16\]\[18\] " "Converted tri-state buffer \"REG_TMPA\[16\]\[18\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[16\]\[19\] " "Converted tri-state buffer \"REG_TMPA\[16\]\[19\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[16\]\[20\] " "Converted tri-state buffer \"REG_TMPA\[16\]\[20\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[16\]\[21\] " "Converted tri-state buffer \"REG_TMPA\[16\]\[21\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[16\]\[22\] " "Converted tri-state buffer \"REG_TMPA\[16\]\[22\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[16\]\[23\] " "Converted tri-state buffer \"REG_TMPA\[16\]\[23\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[16\]\[24\] " "Converted tri-state buffer \"REG_TMPA\[16\]\[24\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[16\]\[25\] " "Converted tri-state buffer \"REG_TMPA\[16\]\[25\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[16\]\[26\] " "Converted tri-state buffer \"REG_TMPA\[16\]\[26\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[16\]\[27\] " "Converted tri-state buffer \"REG_TMPA\[16\]\[27\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[16\]\[28\] " "Converted tri-state buffer \"REG_TMPA\[16\]\[28\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[16\]\[29\] " "Converted tri-state buffer \"REG_TMPA\[16\]\[29\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[16\]\[30\] " "Converted tri-state buffer \"REG_TMPA\[16\]\[30\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[16\]\[31\] " "Converted tri-state buffer \"REG_TMPA\[16\]\[31\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[15\]\[0\] " "Converted tri-state buffer \"REG_TMPB\[15\]\[0\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[15\]\[1\] " "Converted tri-state buffer \"REG_TMPB\[15\]\[1\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[15\]\[2\] " "Converted tri-state buffer \"REG_TMPB\[15\]\[2\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[15\]\[3\] " "Converted tri-state buffer \"REG_TMPB\[15\]\[3\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[15\]\[4\] " "Converted tri-state buffer \"REG_TMPB\[15\]\[4\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[15\]\[5\] " "Converted tri-state buffer \"REG_TMPB\[15\]\[5\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[15\]\[6\] " "Converted tri-state buffer \"REG_TMPB\[15\]\[6\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[15\]\[7\] " "Converted tri-state buffer \"REG_TMPB\[15\]\[7\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[15\]\[8\] " "Converted tri-state buffer \"REG_TMPB\[15\]\[8\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[15\]\[9\] " "Converted tri-state buffer \"REG_TMPB\[15\]\[9\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[15\]\[10\] " "Converted tri-state buffer \"REG_TMPB\[15\]\[10\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[15\]\[11\] " "Converted tri-state buffer \"REG_TMPB\[15\]\[11\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[15\]\[12\] " "Converted tri-state buffer \"REG_TMPB\[15\]\[12\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[15\]\[13\] " "Converted tri-state buffer \"REG_TMPB\[15\]\[13\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[15\]\[14\] " "Converted tri-state buffer \"REG_TMPB\[15\]\[14\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[15\]\[15\] " "Converted tri-state buffer \"REG_TMPB\[15\]\[15\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[15\]\[16\] " "Converted tri-state buffer \"REG_TMPB\[15\]\[16\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[15\]\[17\] " "Converted tri-state buffer \"REG_TMPB\[15\]\[17\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[15\]\[18\] " "Converted tri-state buffer \"REG_TMPB\[15\]\[18\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[15\]\[19\] " "Converted tri-state buffer \"REG_TMPB\[15\]\[19\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[15\]\[20\] " "Converted tri-state buffer \"REG_TMPB\[15\]\[20\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[15\]\[21\] " "Converted tri-state buffer \"REG_TMPB\[15\]\[21\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[15\]\[22\] " "Converted tri-state buffer \"REG_TMPB\[15\]\[22\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[15\]\[23\] " "Converted tri-state buffer \"REG_TMPB\[15\]\[23\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[15\]\[24\] " "Converted tri-state buffer \"REG_TMPB\[15\]\[24\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[15\]\[25\] " "Converted tri-state buffer \"REG_TMPB\[15\]\[25\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[15\]\[26\] " "Converted tri-state buffer \"REG_TMPB\[15\]\[26\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[15\]\[27\] " "Converted tri-state buffer \"REG_TMPB\[15\]\[27\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[15\]\[28\] " "Converted tri-state buffer \"REG_TMPB\[15\]\[28\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[15\]\[29\] " "Converted tri-state buffer \"REG_TMPB\[15\]\[29\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[15\]\[30\] " "Converted tri-state buffer \"REG_TMPB\[15\]\[30\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[15\]\[31\] " "Converted tri-state buffer \"REG_TMPB\[15\]\[31\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[15\]\[0\] " "Converted tri-state buffer \"REG_TMPA\[15\]\[0\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[15\]\[1\] " "Converted tri-state buffer \"REG_TMPA\[15\]\[1\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[15\]\[2\] " "Converted tri-state buffer \"REG_TMPA\[15\]\[2\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[15\]\[3\] " "Converted tri-state buffer \"REG_TMPA\[15\]\[3\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[15\]\[4\] " "Converted tri-state buffer \"REG_TMPA\[15\]\[4\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[15\]\[5\] " "Converted tri-state buffer \"REG_TMPA\[15\]\[5\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[15\]\[6\] " "Converted tri-state buffer \"REG_TMPA\[15\]\[6\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[15\]\[7\] " "Converted tri-state buffer \"REG_TMPA\[15\]\[7\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[15\]\[8\] " "Converted tri-state buffer \"REG_TMPA\[15\]\[8\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[15\]\[9\] " "Converted tri-state buffer \"REG_TMPA\[15\]\[9\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[15\]\[10\] " "Converted tri-state buffer \"REG_TMPA\[15\]\[10\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[15\]\[11\] " "Converted tri-state buffer \"REG_TMPA\[15\]\[11\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[15\]\[12\] " "Converted tri-state buffer \"REG_TMPA\[15\]\[12\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[15\]\[13\] " "Converted tri-state buffer \"REG_TMPA\[15\]\[13\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[15\]\[14\] " "Converted tri-state buffer \"REG_TMPA\[15\]\[14\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[15\]\[15\] " "Converted tri-state buffer \"REG_TMPA\[15\]\[15\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[15\]\[16\] " "Converted tri-state buffer \"REG_TMPA\[15\]\[16\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[15\]\[17\] " "Converted tri-state buffer \"REG_TMPA\[15\]\[17\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[15\]\[18\] " "Converted tri-state buffer \"REG_TMPA\[15\]\[18\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[15\]\[19\] " "Converted tri-state buffer \"REG_TMPA\[15\]\[19\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[15\]\[20\] " "Converted tri-state buffer \"REG_TMPA\[15\]\[20\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[15\]\[21\] " "Converted tri-state buffer \"REG_TMPA\[15\]\[21\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[15\]\[22\] " "Converted tri-state buffer \"REG_TMPA\[15\]\[22\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[15\]\[23\] " "Converted tri-state buffer \"REG_TMPA\[15\]\[23\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[15\]\[24\] " "Converted tri-state buffer \"REG_TMPA\[15\]\[24\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[15\]\[25\] " "Converted tri-state buffer \"REG_TMPA\[15\]\[25\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[15\]\[26\] " "Converted tri-state buffer \"REG_TMPA\[15\]\[26\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[15\]\[27\] " "Converted tri-state buffer \"REG_TMPA\[15\]\[27\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[15\]\[28\] " "Converted tri-state buffer \"REG_TMPA\[15\]\[28\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[15\]\[29\] " "Converted tri-state buffer \"REG_TMPA\[15\]\[29\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[15\]\[30\] " "Converted tri-state buffer \"REG_TMPA\[15\]\[30\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[15\]\[31\] " "Converted tri-state buffer \"REG_TMPA\[15\]\[31\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[14\]\[0\] " "Converted tri-state buffer \"REG_TMPB\[14\]\[0\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[14\]\[1\] " "Converted tri-state buffer \"REG_TMPB\[14\]\[1\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[14\]\[2\] " "Converted tri-state buffer \"REG_TMPB\[14\]\[2\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[14\]\[3\] " "Converted tri-state buffer \"REG_TMPB\[14\]\[3\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[14\]\[4\] " "Converted tri-state buffer \"REG_TMPB\[14\]\[4\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[14\]\[5\] " "Converted tri-state buffer \"REG_TMPB\[14\]\[5\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[14\]\[6\] " "Converted tri-state buffer \"REG_TMPB\[14\]\[6\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[14\]\[7\] " "Converted tri-state buffer \"REG_TMPB\[14\]\[7\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[14\]\[8\] " "Converted tri-state buffer \"REG_TMPB\[14\]\[8\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[14\]\[9\] " "Converted tri-state buffer \"REG_TMPB\[14\]\[9\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[14\]\[10\] " "Converted tri-state buffer \"REG_TMPB\[14\]\[10\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[14\]\[11\] " "Converted tri-state buffer \"REG_TMPB\[14\]\[11\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[14\]\[12\] " "Converted tri-state buffer \"REG_TMPB\[14\]\[12\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[14\]\[13\] " "Converted tri-state buffer \"REG_TMPB\[14\]\[13\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[14\]\[14\] " "Converted tri-state buffer \"REG_TMPB\[14\]\[14\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[14\]\[15\] " "Converted tri-state buffer \"REG_TMPB\[14\]\[15\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[14\]\[16\] " "Converted tri-state buffer \"REG_TMPB\[14\]\[16\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[14\]\[17\] " "Converted tri-state buffer \"REG_TMPB\[14\]\[17\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[14\]\[18\] " "Converted tri-state buffer \"REG_TMPB\[14\]\[18\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[14\]\[19\] " "Converted tri-state buffer \"REG_TMPB\[14\]\[19\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[14\]\[20\] " "Converted tri-state buffer \"REG_TMPB\[14\]\[20\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[14\]\[21\] " "Converted tri-state buffer \"REG_TMPB\[14\]\[21\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[14\]\[22\] " "Converted tri-state buffer \"REG_TMPB\[14\]\[22\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[14\]\[23\] " "Converted tri-state buffer \"REG_TMPB\[14\]\[23\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[14\]\[24\] " "Converted tri-state buffer \"REG_TMPB\[14\]\[24\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[14\]\[25\] " "Converted tri-state buffer \"REG_TMPB\[14\]\[25\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[14\]\[26\] " "Converted tri-state buffer \"REG_TMPB\[14\]\[26\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[14\]\[27\] " "Converted tri-state buffer \"REG_TMPB\[14\]\[27\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[14\]\[28\] " "Converted tri-state buffer \"REG_TMPB\[14\]\[28\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[14\]\[29\] " "Converted tri-state buffer \"REG_TMPB\[14\]\[29\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[14\]\[30\] " "Converted tri-state buffer \"REG_TMPB\[14\]\[30\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[14\]\[31\] " "Converted tri-state buffer \"REG_TMPB\[14\]\[31\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[14\]\[0\] " "Converted tri-state buffer \"REG_TMPA\[14\]\[0\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[14\]\[1\] " "Converted tri-state buffer \"REG_TMPA\[14\]\[1\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[14\]\[2\] " "Converted tri-state buffer \"REG_TMPA\[14\]\[2\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[14\]\[3\] " "Converted tri-state buffer \"REG_TMPA\[14\]\[3\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[14\]\[4\] " "Converted tri-state buffer \"REG_TMPA\[14\]\[4\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[14\]\[5\] " "Converted tri-state buffer \"REG_TMPA\[14\]\[5\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[14\]\[6\] " "Converted tri-state buffer \"REG_TMPA\[14\]\[6\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[14\]\[7\] " "Converted tri-state buffer \"REG_TMPA\[14\]\[7\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[14\]\[8\] " "Converted tri-state buffer \"REG_TMPA\[14\]\[8\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[14\]\[9\] " "Converted tri-state buffer \"REG_TMPA\[14\]\[9\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[14\]\[10\] " "Converted tri-state buffer \"REG_TMPA\[14\]\[10\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[14\]\[11\] " "Converted tri-state buffer \"REG_TMPA\[14\]\[11\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[14\]\[12\] " "Converted tri-state buffer \"REG_TMPA\[14\]\[12\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[14\]\[13\] " "Converted tri-state buffer \"REG_TMPA\[14\]\[13\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[14\]\[14\] " "Converted tri-state buffer \"REG_TMPA\[14\]\[14\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[14\]\[15\] " "Converted tri-state buffer \"REG_TMPA\[14\]\[15\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[14\]\[16\] " "Converted tri-state buffer \"REG_TMPA\[14\]\[16\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[14\]\[17\] " "Converted tri-state buffer \"REG_TMPA\[14\]\[17\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[14\]\[18\] " "Converted tri-state buffer \"REG_TMPA\[14\]\[18\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[14\]\[19\] " "Converted tri-state buffer \"REG_TMPA\[14\]\[19\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[14\]\[20\] " "Converted tri-state buffer \"REG_TMPA\[14\]\[20\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[14\]\[21\] " "Converted tri-state buffer \"REG_TMPA\[14\]\[21\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[14\]\[22\] " "Converted tri-state buffer \"REG_TMPA\[14\]\[22\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[14\]\[23\] " "Converted tri-state buffer \"REG_TMPA\[14\]\[23\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[14\]\[24\] " "Converted tri-state buffer \"REG_TMPA\[14\]\[24\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[14\]\[25\] " "Converted tri-state buffer \"REG_TMPA\[14\]\[25\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[14\]\[26\] " "Converted tri-state buffer \"REG_TMPA\[14\]\[26\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[14\]\[27\] " "Converted tri-state buffer \"REG_TMPA\[14\]\[27\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[14\]\[28\] " "Converted tri-state buffer \"REG_TMPA\[14\]\[28\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[14\]\[29\] " "Converted tri-state buffer \"REG_TMPA\[14\]\[29\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[14\]\[30\] " "Converted tri-state buffer \"REG_TMPA\[14\]\[30\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[14\]\[31\] " "Converted tri-state buffer \"REG_TMPA\[14\]\[31\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[13\]\[0\] " "Converted tri-state buffer \"REG_TMPB\[13\]\[0\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[13\]\[1\] " "Converted tri-state buffer \"REG_TMPB\[13\]\[1\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[13\]\[2\] " "Converted tri-state buffer \"REG_TMPB\[13\]\[2\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[13\]\[3\] " "Converted tri-state buffer \"REG_TMPB\[13\]\[3\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[13\]\[4\] " "Converted tri-state buffer \"REG_TMPB\[13\]\[4\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[13\]\[5\] " "Converted tri-state buffer \"REG_TMPB\[13\]\[5\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[13\]\[6\] " "Converted tri-state buffer \"REG_TMPB\[13\]\[6\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[13\]\[7\] " "Converted tri-state buffer \"REG_TMPB\[13\]\[7\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[13\]\[8\] " "Converted tri-state buffer \"REG_TMPB\[13\]\[8\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[13\]\[9\] " "Converted tri-state buffer \"REG_TMPB\[13\]\[9\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[13\]\[10\] " "Converted tri-state buffer \"REG_TMPB\[13\]\[10\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[13\]\[11\] " "Converted tri-state buffer \"REG_TMPB\[13\]\[11\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[13\]\[12\] " "Converted tri-state buffer \"REG_TMPB\[13\]\[12\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[13\]\[13\] " "Converted tri-state buffer \"REG_TMPB\[13\]\[13\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[13\]\[14\] " "Converted tri-state buffer \"REG_TMPB\[13\]\[14\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[13\]\[15\] " "Converted tri-state buffer \"REG_TMPB\[13\]\[15\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[13\]\[16\] " "Converted tri-state buffer \"REG_TMPB\[13\]\[16\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[13\]\[17\] " "Converted tri-state buffer \"REG_TMPB\[13\]\[17\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[13\]\[18\] " "Converted tri-state buffer \"REG_TMPB\[13\]\[18\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[13\]\[19\] " "Converted tri-state buffer \"REG_TMPB\[13\]\[19\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[13\]\[20\] " "Converted tri-state buffer \"REG_TMPB\[13\]\[20\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[13\]\[21\] " "Converted tri-state buffer \"REG_TMPB\[13\]\[21\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[13\]\[22\] " "Converted tri-state buffer \"REG_TMPB\[13\]\[22\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[13\]\[23\] " "Converted tri-state buffer \"REG_TMPB\[13\]\[23\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[13\]\[24\] " "Converted tri-state buffer \"REG_TMPB\[13\]\[24\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[13\]\[25\] " "Converted tri-state buffer \"REG_TMPB\[13\]\[25\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[13\]\[26\] " "Converted tri-state buffer \"REG_TMPB\[13\]\[26\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[13\]\[27\] " "Converted tri-state buffer \"REG_TMPB\[13\]\[27\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[13\]\[28\] " "Converted tri-state buffer \"REG_TMPB\[13\]\[28\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[13\]\[29\] " "Converted tri-state buffer \"REG_TMPB\[13\]\[29\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[13\]\[30\] " "Converted tri-state buffer \"REG_TMPB\[13\]\[30\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[13\]\[31\] " "Converted tri-state buffer \"REG_TMPB\[13\]\[31\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[13\]\[0\] " "Converted tri-state buffer \"REG_TMPA\[13\]\[0\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[13\]\[1\] " "Converted tri-state buffer \"REG_TMPA\[13\]\[1\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[13\]\[2\] " "Converted tri-state buffer \"REG_TMPA\[13\]\[2\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[13\]\[3\] " "Converted tri-state buffer \"REG_TMPA\[13\]\[3\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[13\]\[4\] " "Converted tri-state buffer \"REG_TMPA\[13\]\[4\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[13\]\[5\] " "Converted tri-state buffer \"REG_TMPA\[13\]\[5\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[13\]\[6\] " "Converted tri-state buffer \"REG_TMPA\[13\]\[6\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[13\]\[7\] " "Converted tri-state buffer \"REG_TMPA\[13\]\[7\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[13\]\[8\] " "Converted tri-state buffer \"REG_TMPA\[13\]\[8\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[13\]\[9\] " "Converted tri-state buffer \"REG_TMPA\[13\]\[9\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[13\]\[10\] " "Converted tri-state buffer \"REG_TMPA\[13\]\[10\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[13\]\[11\] " "Converted tri-state buffer \"REG_TMPA\[13\]\[11\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[13\]\[12\] " "Converted tri-state buffer \"REG_TMPA\[13\]\[12\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[13\]\[13\] " "Converted tri-state buffer \"REG_TMPA\[13\]\[13\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[13\]\[14\] " "Converted tri-state buffer \"REG_TMPA\[13\]\[14\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[13\]\[15\] " "Converted tri-state buffer \"REG_TMPA\[13\]\[15\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[13\]\[16\] " "Converted tri-state buffer \"REG_TMPA\[13\]\[16\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[13\]\[17\] " "Converted tri-state buffer \"REG_TMPA\[13\]\[17\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[13\]\[18\] " "Converted tri-state buffer \"REG_TMPA\[13\]\[18\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[13\]\[19\] " "Converted tri-state buffer \"REG_TMPA\[13\]\[19\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[13\]\[20\] " "Converted tri-state buffer \"REG_TMPA\[13\]\[20\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[13\]\[21\] " "Converted tri-state buffer \"REG_TMPA\[13\]\[21\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[13\]\[22\] " "Converted tri-state buffer \"REG_TMPA\[13\]\[22\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[13\]\[23\] " "Converted tri-state buffer \"REG_TMPA\[13\]\[23\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[13\]\[24\] " "Converted tri-state buffer \"REG_TMPA\[13\]\[24\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[13\]\[25\] " "Converted tri-state buffer \"REG_TMPA\[13\]\[25\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[13\]\[26\] " "Converted tri-state buffer \"REG_TMPA\[13\]\[26\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[13\]\[27\] " "Converted tri-state buffer \"REG_TMPA\[13\]\[27\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[13\]\[28\] " "Converted tri-state buffer \"REG_TMPA\[13\]\[28\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[13\]\[29\] " "Converted tri-state buffer \"REG_TMPA\[13\]\[29\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[13\]\[30\] " "Converted tri-state buffer \"REG_TMPA\[13\]\[30\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[13\]\[31\] " "Converted tri-state buffer \"REG_TMPA\[13\]\[31\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[12\]\[0\] " "Converted tri-state buffer \"REG_TMPB\[12\]\[0\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[12\]\[1\] " "Converted tri-state buffer \"REG_TMPB\[12\]\[1\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[12\]\[2\] " "Converted tri-state buffer \"REG_TMPB\[12\]\[2\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[12\]\[3\] " "Converted tri-state buffer \"REG_TMPB\[12\]\[3\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[12\]\[4\] " "Converted tri-state buffer \"REG_TMPB\[12\]\[4\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[12\]\[5\] " "Converted tri-state buffer \"REG_TMPB\[12\]\[5\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[12\]\[6\] " "Converted tri-state buffer \"REG_TMPB\[12\]\[6\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[12\]\[7\] " "Converted tri-state buffer \"REG_TMPB\[12\]\[7\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[12\]\[8\] " "Converted tri-state buffer \"REG_TMPB\[12\]\[8\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[12\]\[9\] " "Converted tri-state buffer \"REG_TMPB\[12\]\[9\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[12\]\[10\] " "Converted tri-state buffer \"REG_TMPB\[12\]\[10\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[12\]\[11\] " "Converted tri-state buffer \"REG_TMPB\[12\]\[11\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[12\]\[12\] " "Converted tri-state buffer \"REG_TMPB\[12\]\[12\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[12\]\[13\] " "Converted tri-state buffer \"REG_TMPB\[12\]\[13\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[12\]\[14\] " "Converted tri-state buffer \"REG_TMPB\[12\]\[14\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[12\]\[15\] " "Converted tri-state buffer \"REG_TMPB\[12\]\[15\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[12\]\[16\] " "Converted tri-state buffer \"REG_TMPB\[12\]\[16\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[12\]\[17\] " "Converted tri-state buffer \"REG_TMPB\[12\]\[17\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[12\]\[18\] " "Converted tri-state buffer \"REG_TMPB\[12\]\[18\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[12\]\[19\] " "Converted tri-state buffer \"REG_TMPB\[12\]\[19\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[12\]\[20\] " "Converted tri-state buffer \"REG_TMPB\[12\]\[20\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[12\]\[21\] " "Converted tri-state buffer \"REG_TMPB\[12\]\[21\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[12\]\[22\] " "Converted tri-state buffer \"REG_TMPB\[12\]\[22\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[12\]\[23\] " "Converted tri-state buffer \"REG_TMPB\[12\]\[23\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[12\]\[24\] " "Converted tri-state buffer \"REG_TMPB\[12\]\[24\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[12\]\[25\] " "Converted tri-state buffer \"REG_TMPB\[12\]\[25\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[12\]\[26\] " "Converted tri-state buffer \"REG_TMPB\[12\]\[26\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[12\]\[27\] " "Converted tri-state buffer \"REG_TMPB\[12\]\[27\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[12\]\[28\] " "Converted tri-state buffer \"REG_TMPB\[12\]\[28\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[12\]\[29\] " "Converted tri-state buffer \"REG_TMPB\[12\]\[29\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[12\]\[30\] " "Converted tri-state buffer \"REG_TMPB\[12\]\[30\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[12\]\[31\] " "Converted tri-state buffer \"REG_TMPB\[12\]\[31\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[12\]\[0\] " "Converted tri-state buffer \"REG_TMPA\[12\]\[0\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[12\]\[1\] " "Converted tri-state buffer \"REG_TMPA\[12\]\[1\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[12\]\[2\] " "Converted tri-state buffer \"REG_TMPA\[12\]\[2\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[12\]\[3\] " "Converted tri-state buffer \"REG_TMPA\[12\]\[3\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[12\]\[4\] " "Converted tri-state buffer \"REG_TMPA\[12\]\[4\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[12\]\[5\] " "Converted tri-state buffer \"REG_TMPA\[12\]\[5\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[12\]\[6\] " "Converted tri-state buffer \"REG_TMPA\[12\]\[6\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[12\]\[7\] " "Converted tri-state buffer \"REG_TMPA\[12\]\[7\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[12\]\[8\] " "Converted tri-state buffer \"REG_TMPA\[12\]\[8\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[12\]\[9\] " "Converted tri-state buffer \"REG_TMPA\[12\]\[9\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[12\]\[10\] " "Converted tri-state buffer \"REG_TMPA\[12\]\[10\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[12\]\[11\] " "Converted tri-state buffer \"REG_TMPA\[12\]\[11\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[12\]\[12\] " "Converted tri-state buffer \"REG_TMPA\[12\]\[12\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[12\]\[13\] " "Converted tri-state buffer \"REG_TMPA\[12\]\[13\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[12\]\[14\] " "Converted tri-state buffer \"REG_TMPA\[12\]\[14\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[12\]\[15\] " "Converted tri-state buffer \"REG_TMPA\[12\]\[15\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[12\]\[16\] " "Converted tri-state buffer \"REG_TMPA\[12\]\[16\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[12\]\[17\] " "Converted tri-state buffer \"REG_TMPA\[12\]\[17\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[12\]\[18\] " "Converted tri-state buffer \"REG_TMPA\[12\]\[18\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[12\]\[19\] " "Converted tri-state buffer \"REG_TMPA\[12\]\[19\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[12\]\[20\] " "Converted tri-state buffer \"REG_TMPA\[12\]\[20\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[12\]\[21\] " "Converted tri-state buffer \"REG_TMPA\[12\]\[21\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[12\]\[22\] " "Converted tri-state buffer \"REG_TMPA\[12\]\[22\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[12\]\[23\] " "Converted tri-state buffer \"REG_TMPA\[12\]\[23\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[12\]\[24\] " "Converted tri-state buffer \"REG_TMPA\[12\]\[24\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[12\]\[25\] " "Converted tri-state buffer \"REG_TMPA\[12\]\[25\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[12\]\[26\] " "Converted tri-state buffer \"REG_TMPA\[12\]\[26\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[12\]\[27\] " "Converted tri-state buffer \"REG_TMPA\[12\]\[27\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[12\]\[28\] " "Converted tri-state buffer \"REG_TMPA\[12\]\[28\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[12\]\[29\] " "Converted tri-state buffer \"REG_TMPA\[12\]\[29\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[12\]\[30\] " "Converted tri-state buffer \"REG_TMPA\[12\]\[30\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[12\]\[31\] " "Converted tri-state buffer \"REG_TMPA\[12\]\[31\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[11\]\[0\] " "Converted tri-state buffer \"REG_TMPB\[11\]\[0\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[11\]\[1\] " "Converted tri-state buffer \"REG_TMPB\[11\]\[1\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[11\]\[2\] " "Converted tri-state buffer \"REG_TMPB\[11\]\[2\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[11\]\[3\] " "Converted tri-state buffer \"REG_TMPB\[11\]\[3\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[11\]\[4\] " "Converted tri-state buffer \"REG_TMPB\[11\]\[4\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[11\]\[5\] " "Converted tri-state buffer \"REG_TMPB\[11\]\[5\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[11\]\[6\] " "Converted tri-state buffer \"REG_TMPB\[11\]\[6\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[11\]\[7\] " "Converted tri-state buffer \"REG_TMPB\[11\]\[7\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[11\]\[8\] " "Converted tri-state buffer \"REG_TMPB\[11\]\[8\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[11\]\[9\] " "Converted tri-state buffer \"REG_TMPB\[11\]\[9\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[11\]\[10\] " "Converted tri-state buffer \"REG_TMPB\[11\]\[10\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[11\]\[11\] " "Converted tri-state buffer \"REG_TMPB\[11\]\[11\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[11\]\[12\] " "Converted tri-state buffer \"REG_TMPB\[11\]\[12\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[11\]\[13\] " "Converted tri-state buffer \"REG_TMPB\[11\]\[13\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[11\]\[14\] " "Converted tri-state buffer \"REG_TMPB\[11\]\[14\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[11\]\[15\] " "Converted tri-state buffer \"REG_TMPB\[11\]\[15\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[11\]\[16\] " "Converted tri-state buffer \"REG_TMPB\[11\]\[16\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[11\]\[17\] " "Converted tri-state buffer \"REG_TMPB\[11\]\[17\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[11\]\[18\] " "Converted tri-state buffer \"REG_TMPB\[11\]\[18\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[11\]\[19\] " "Converted tri-state buffer \"REG_TMPB\[11\]\[19\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[11\]\[20\] " "Converted tri-state buffer \"REG_TMPB\[11\]\[20\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[11\]\[21\] " "Converted tri-state buffer \"REG_TMPB\[11\]\[21\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[11\]\[22\] " "Converted tri-state buffer \"REG_TMPB\[11\]\[22\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[11\]\[23\] " "Converted tri-state buffer \"REG_TMPB\[11\]\[23\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[11\]\[24\] " "Converted tri-state buffer \"REG_TMPB\[11\]\[24\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[11\]\[25\] " "Converted tri-state buffer \"REG_TMPB\[11\]\[25\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[11\]\[26\] " "Converted tri-state buffer \"REG_TMPB\[11\]\[26\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[11\]\[27\] " "Converted tri-state buffer \"REG_TMPB\[11\]\[27\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[11\]\[28\] " "Converted tri-state buffer \"REG_TMPB\[11\]\[28\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[11\]\[29\] " "Converted tri-state buffer \"REG_TMPB\[11\]\[29\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[11\]\[30\] " "Converted tri-state buffer \"REG_TMPB\[11\]\[30\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[11\]\[31\] " "Converted tri-state buffer \"REG_TMPB\[11\]\[31\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[11\]\[0\] " "Converted tri-state buffer \"REG_TMPA\[11\]\[0\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[11\]\[1\] " "Converted tri-state buffer \"REG_TMPA\[11\]\[1\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[11\]\[2\] " "Converted tri-state buffer \"REG_TMPA\[11\]\[2\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[11\]\[3\] " "Converted tri-state buffer \"REG_TMPA\[11\]\[3\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[11\]\[4\] " "Converted tri-state buffer \"REG_TMPA\[11\]\[4\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[11\]\[5\] " "Converted tri-state buffer \"REG_TMPA\[11\]\[5\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[11\]\[6\] " "Converted tri-state buffer \"REG_TMPA\[11\]\[6\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[11\]\[7\] " "Converted tri-state buffer \"REG_TMPA\[11\]\[7\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[11\]\[8\] " "Converted tri-state buffer \"REG_TMPA\[11\]\[8\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[11\]\[9\] " "Converted tri-state buffer \"REG_TMPA\[11\]\[9\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[11\]\[10\] " "Converted tri-state buffer \"REG_TMPA\[11\]\[10\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[11\]\[11\] " "Converted tri-state buffer \"REG_TMPA\[11\]\[11\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[11\]\[12\] " "Converted tri-state buffer \"REG_TMPA\[11\]\[12\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[11\]\[13\] " "Converted tri-state buffer \"REG_TMPA\[11\]\[13\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[11\]\[14\] " "Converted tri-state buffer \"REG_TMPA\[11\]\[14\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[11\]\[15\] " "Converted tri-state buffer \"REG_TMPA\[11\]\[15\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[11\]\[16\] " "Converted tri-state buffer \"REG_TMPA\[11\]\[16\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[11\]\[17\] " "Converted tri-state buffer \"REG_TMPA\[11\]\[17\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[11\]\[18\] " "Converted tri-state buffer \"REG_TMPA\[11\]\[18\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[11\]\[19\] " "Converted tri-state buffer \"REG_TMPA\[11\]\[19\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[11\]\[20\] " "Converted tri-state buffer \"REG_TMPA\[11\]\[20\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[11\]\[21\] " "Converted tri-state buffer \"REG_TMPA\[11\]\[21\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[11\]\[22\] " "Converted tri-state buffer \"REG_TMPA\[11\]\[22\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[11\]\[23\] " "Converted tri-state buffer \"REG_TMPA\[11\]\[23\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[11\]\[24\] " "Converted tri-state buffer \"REG_TMPA\[11\]\[24\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[11\]\[25\] " "Converted tri-state buffer \"REG_TMPA\[11\]\[25\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[11\]\[26\] " "Converted tri-state buffer \"REG_TMPA\[11\]\[26\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[11\]\[27\] " "Converted tri-state buffer \"REG_TMPA\[11\]\[27\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[11\]\[28\] " "Converted tri-state buffer \"REG_TMPA\[11\]\[28\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[11\]\[29\] " "Converted tri-state buffer \"REG_TMPA\[11\]\[29\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[11\]\[30\] " "Converted tri-state buffer \"REG_TMPA\[11\]\[30\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[11\]\[31\] " "Converted tri-state buffer \"REG_TMPA\[11\]\[31\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[10\]\[0\] " "Converted tri-state buffer \"REG_TMPB\[10\]\[0\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[10\]\[1\] " "Converted tri-state buffer \"REG_TMPB\[10\]\[1\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[10\]\[2\] " "Converted tri-state buffer \"REG_TMPB\[10\]\[2\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[10\]\[3\] " "Converted tri-state buffer \"REG_TMPB\[10\]\[3\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[10\]\[4\] " "Converted tri-state buffer \"REG_TMPB\[10\]\[4\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[10\]\[5\] " "Converted tri-state buffer \"REG_TMPB\[10\]\[5\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[10\]\[6\] " "Converted tri-state buffer \"REG_TMPB\[10\]\[6\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[10\]\[7\] " "Converted tri-state buffer \"REG_TMPB\[10\]\[7\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[10\]\[8\] " "Converted tri-state buffer \"REG_TMPB\[10\]\[8\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[10\]\[9\] " "Converted tri-state buffer \"REG_TMPB\[10\]\[9\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[10\]\[10\] " "Converted tri-state buffer \"REG_TMPB\[10\]\[10\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[10\]\[11\] " "Converted tri-state buffer \"REG_TMPB\[10\]\[11\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[10\]\[12\] " "Converted tri-state buffer \"REG_TMPB\[10\]\[12\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[10\]\[13\] " "Converted tri-state buffer \"REG_TMPB\[10\]\[13\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[10\]\[14\] " "Converted tri-state buffer \"REG_TMPB\[10\]\[14\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[10\]\[15\] " "Converted tri-state buffer \"REG_TMPB\[10\]\[15\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[10\]\[16\] " "Converted tri-state buffer \"REG_TMPB\[10\]\[16\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[10\]\[17\] " "Converted tri-state buffer \"REG_TMPB\[10\]\[17\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[10\]\[18\] " "Converted tri-state buffer \"REG_TMPB\[10\]\[18\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[10\]\[19\] " "Converted tri-state buffer \"REG_TMPB\[10\]\[19\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[10\]\[20\] " "Converted tri-state buffer \"REG_TMPB\[10\]\[20\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[10\]\[21\] " "Converted tri-state buffer \"REG_TMPB\[10\]\[21\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[10\]\[22\] " "Converted tri-state buffer \"REG_TMPB\[10\]\[22\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[10\]\[23\] " "Converted tri-state buffer \"REG_TMPB\[10\]\[23\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[10\]\[24\] " "Converted tri-state buffer \"REG_TMPB\[10\]\[24\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[10\]\[25\] " "Converted tri-state buffer \"REG_TMPB\[10\]\[25\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[10\]\[26\] " "Converted tri-state buffer \"REG_TMPB\[10\]\[26\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[10\]\[27\] " "Converted tri-state buffer \"REG_TMPB\[10\]\[27\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[10\]\[28\] " "Converted tri-state buffer \"REG_TMPB\[10\]\[28\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[10\]\[29\] " "Converted tri-state buffer \"REG_TMPB\[10\]\[29\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[10\]\[30\] " "Converted tri-state buffer \"REG_TMPB\[10\]\[30\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[10\]\[31\] " "Converted tri-state buffer \"REG_TMPB\[10\]\[31\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[10\]\[0\] " "Converted tri-state buffer \"REG_TMPA\[10\]\[0\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[10\]\[1\] " "Converted tri-state buffer \"REG_TMPA\[10\]\[1\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[10\]\[2\] " "Converted tri-state buffer \"REG_TMPA\[10\]\[2\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[10\]\[3\] " "Converted tri-state buffer \"REG_TMPA\[10\]\[3\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[10\]\[4\] " "Converted tri-state buffer \"REG_TMPA\[10\]\[4\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[10\]\[5\] " "Converted tri-state buffer \"REG_TMPA\[10\]\[5\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[10\]\[6\] " "Converted tri-state buffer \"REG_TMPA\[10\]\[6\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[10\]\[7\] " "Converted tri-state buffer \"REG_TMPA\[10\]\[7\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[10\]\[8\] " "Converted tri-state buffer \"REG_TMPA\[10\]\[8\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[10\]\[9\] " "Converted tri-state buffer \"REG_TMPA\[10\]\[9\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[10\]\[10\] " "Converted tri-state buffer \"REG_TMPA\[10\]\[10\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[10\]\[11\] " "Converted tri-state buffer \"REG_TMPA\[10\]\[11\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[10\]\[12\] " "Converted tri-state buffer \"REG_TMPA\[10\]\[12\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[10\]\[13\] " "Converted tri-state buffer \"REG_TMPA\[10\]\[13\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[10\]\[14\] " "Converted tri-state buffer \"REG_TMPA\[10\]\[14\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[10\]\[15\] " "Converted tri-state buffer \"REG_TMPA\[10\]\[15\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[10\]\[16\] " "Converted tri-state buffer \"REG_TMPA\[10\]\[16\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[10\]\[17\] " "Converted tri-state buffer \"REG_TMPA\[10\]\[17\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[10\]\[18\] " "Converted tri-state buffer \"REG_TMPA\[10\]\[18\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[10\]\[19\] " "Converted tri-state buffer \"REG_TMPA\[10\]\[19\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[10\]\[20\] " "Converted tri-state buffer \"REG_TMPA\[10\]\[20\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[10\]\[21\] " "Converted tri-state buffer \"REG_TMPA\[10\]\[21\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[10\]\[22\] " "Converted tri-state buffer \"REG_TMPA\[10\]\[22\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[10\]\[23\] " "Converted tri-state buffer \"REG_TMPA\[10\]\[23\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[10\]\[24\] " "Converted tri-state buffer \"REG_TMPA\[10\]\[24\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[10\]\[25\] " "Converted tri-state buffer \"REG_TMPA\[10\]\[25\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[10\]\[26\] " "Converted tri-state buffer \"REG_TMPA\[10\]\[26\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[10\]\[27\] " "Converted tri-state buffer \"REG_TMPA\[10\]\[27\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[10\]\[28\] " "Converted tri-state buffer \"REG_TMPA\[10\]\[28\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[10\]\[29\] " "Converted tri-state buffer \"REG_TMPA\[10\]\[29\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[10\]\[30\] " "Converted tri-state buffer \"REG_TMPA\[10\]\[30\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[10\]\[31\] " "Converted tri-state buffer \"REG_TMPA\[10\]\[31\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[9\]\[0\] " "Converted tri-state buffer \"REG_TMPB\[9\]\[0\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[9\]\[1\] " "Converted tri-state buffer \"REG_TMPB\[9\]\[1\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[9\]\[2\] " "Converted tri-state buffer \"REG_TMPB\[9\]\[2\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[9\]\[3\] " "Converted tri-state buffer \"REG_TMPB\[9\]\[3\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[9\]\[4\] " "Converted tri-state buffer \"REG_TMPB\[9\]\[4\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[9\]\[5\] " "Converted tri-state buffer \"REG_TMPB\[9\]\[5\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[9\]\[6\] " "Converted tri-state buffer \"REG_TMPB\[9\]\[6\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[9\]\[7\] " "Converted tri-state buffer \"REG_TMPB\[9\]\[7\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[9\]\[8\] " "Converted tri-state buffer \"REG_TMPB\[9\]\[8\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[9\]\[9\] " "Converted tri-state buffer \"REG_TMPB\[9\]\[9\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[9\]\[10\] " "Converted tri-state buffer \"REG_TMPB\[9\]\[10\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[9\]\[11\] " "Converted tri-state buffer \"REG_TMPB\[9\]\[11\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[9\]\[12\] " "Converted tri-state buffer \"REG_TMPB\[9\]\[12\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[9\]\[13\] " "Converted tri-state buffer \"REG_TMPB\[9\]\[13\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[9\]\[14\] " "Converted tri-state buffer \"REG_TMPB\[9\]\[14\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[9\]\[15\] " "Converted tri-state buffer \"REG_TMPB\[9\]\[15\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[9\]\[16\] " "Converted tri-state buffer \"REG_TMPB\[9\]\[16\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[9\]\[17\] " "Converted tri-state buffer \"REG_TMPB\[9\]\[17\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[9\]\[18\] " "Converted tri-state buffer \"REG_TMPB\[9\]\[18\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[9\]\[19\] " "Converted tri-state buffer \"REG_TMPB\[9\]\[19\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[9\]\[20\] " "Converted tri-state buffer \"REG_TMPB\[9\]\[20\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[9\]\[21\] " "Converted tri-state buffer \"REG_TMPB\[9\]\[21\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[9\]\[22\] " "Converted tri-state buffer \"REG_TMPB\[9\]\[22\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[9\]\[23\] " "Converted tri-state buffer \"REG_TMPB\[9\]\[23\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[9\]\[24\] " "Converted tri-state buffer \"REG_TMPB\[9\]\[24\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[9\]\[25\] " "Converted tri-state buffer \"REG_TMPB\[9\]\[25\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[9\]\[26\] " "Converted tri-state buffer \"REG_TMPB\[9\]\[26\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[9\]\[27\] " "Converted tri-state buffer \"REG_TMPB\[9\]\[27\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[9\]\[28\] " "Converted tri-state buffer \"REG_TMPB\[9\]\[28\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[9\]\[29\] " "Converted tri-state buffer \"REG_TMPB\[9\]\[29\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[9\]\[30\] " "Converted tri-state buffer \"REG_TMPB\[9\]\[30\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[9\]\[31\] " "Converted tri-state buffer \"REG_TMPB\[9\]\[31\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[9\]\[0\] " "Converted tri-state buffer \"REG_TMPA\[9\]\[0\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[9\]\[1\] " "Converted tri-state buffer \"REG_TMPA\[9\]\[1\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[9\]\[2\] " "Converted tri-state buffer \"REG_TMPA\[9\]\[2\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[9\]\[3\] " "Converted tri-state buffer \"REG_TMPA\[9\]\[3\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[9\]\[4\] " "Converted tri-state buffer \"REG_TMPA\[9\]\[4\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[9\]\[5\] " "Converted tri-state buffer \"REG_TMPA\[9\]\[5\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[9\]\[6\] " "Converted tri-state buffer \"REG_TMPA\[9\]\[6\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[9\]\[7\] " "Converted tri-state buffer \"REG_TMPA\[9\]\[7\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[9\]\[8\] " "Converted tri-state buffer \"REG_TMPA\[9\]\[8\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[9\]\[9\] " "Converted tri-state buffer \"REG_TMPA\[9\]\[9\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[9\]\[10\] " "Converted tri-state buffer \"REG_TMPA\[9\]\[10\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[9\]\[11\] " "Converted tri-state buffer \"REG_TMPA\[9\]\[11\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[9\]\[12\] " "Converted tri-state buffer \"REG_TMPA\[9\]\[12\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[9\]\[13\] " "Converted tri-state buffer \"REG_TMPA\[9\]\[13\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[9\]\[14\] " "Converted tri-state buffer \"REG_TMPA\[9\]\[14\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[9\]\[15\] " "Converted tri-state buffer \"REG_TMPA\[9\]\[15\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[9\]\[16\] " "Converted tri-state buffer \"REG_TMPA\[9\]\[16\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[9\]\[17\] " "Converted tri-state buffer \"REG_TMPA\[9\]\[17\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[9\]\[18\] " "Converted tri-state buffer \"REG_TMPA\[9\]\[18\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[9\]\[19\] " "Converted tri-state buffer \"REG_TMPA\[9\]\[19\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[9\]\[20\] " "Converted tri-state buffer \"REG_TMPA\[9\]\[20\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[9\]\[21\] " "Converted tri-state buffer \"REG_TMPA\[9\]\[21\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[9\]\[22\] " "Converted tri-state buffer \"REG_TMPA\[9\]\[22\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[9\]\[23\] " "Converted tri-state buffer \"REG_TMPA\[9\]\[23\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[9\]\[24\] " "Converted tri-state buffer \"REG_TMPA\[9\]\[24\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[9\]\[25\] " "Converted tri-state buffer \"REG_TMPA\[9\]\[25\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[9\]\[26\] " "Converted tri-state buffer \"REG_TMPA\[9\]\[26\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[9\]\[27\] " "Converted tri-state buffer \"REG_TMPA\[9\]\[27\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[9\]\[28\] " "Converted tri-state buffer \"REG_TMPA\[9\]\[28\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[9\]\[29\] " "Converted tri-state buffer \"REG_TMPA\[9\]\[29\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[9\]\[30\] " "Converted tri-state buffer \"REG_TMPA\[9\]\[30\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[9\]\[31\] " "Converted tri-state buffer \"REG_TMPA\[9\]\[31\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[8\]\[0\] " "Converted tri-state buffer \"REG_TMPB\[8\]\[0\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[8\]\[1\] " "Converted tri-state buffer \"REG_TMPB\[8\]\[1\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[8\]\[2\] " "Converted tri-state buffer \"REG_TMPB\[8\]\[2\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[8\]\[3\] " "Converted tri-state buffer \"REG_TMPB\[8\]\[3\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[8\]\[4\] " "Converted tri-state buffer \"REG_TMPB\[8\]\[4\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[8\]\[5\] " "Converted tri-state buffer \"REG_TMPB\[8\]\[5\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[8\]\[6\] " "Converted tri-state buffer \"REG_TMPB\[8\]\[6\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[8\]\[7\] " "Converted tri-state buffer \"REG_TMPB\[8\]\[7\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[8\]\[8\] " "Converted tri-state buffer \"REG_TMPB\[8\]\[8\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[8\]\[9\] " "Converted tri-state buffer \"REG_TMPB\[8\]\[9\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[8\]\[10\] " "Converted tri-state buffer \"REG_TMPB\[8\]\[10\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[8\]\[11\] " "Converted tri-state buffer \"REG_TMPB\[8\]\[11\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[8\]\[12\] " "Converted tri-state buffer \"REG_TMPB\[8\]\[12\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[8\]\[13\] " "Converted tri-state buffer \"REG_TMPB\[8\]\[13\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[8\]\[14\] " "Converted tri-state buffer \"REG_TMPB\[8\]\[14\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[8\]\[15\] " "Converted tri-state buffer \"REG_TMPB\[8\]\[15\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[8\]\[16\] " "Converted tri-state buffer \"REG_TMPB\[8\]\[16\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[8\]\[17\] " "Converted tri-state buffer \"REG_TMPB\[8\]\[17\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[8\]\[18\] " "Converted tri-state buffer \"REG_TMPB\[8\]\[18\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[8\]\[19\] " "Converted tri-state buffer \"REG_TMPB\[8\]\[19\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[8\]\[20\] " "Converted tri-state buffer \"REG_TMPB\[8\]\[20\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[8\]\[21\] " "Converted tri-state buffer \"REG_TMPB\[8\]\[21\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[8\]\[22\] " "Converted tri-state buffer \"REG_TMPB\[8\]\[22\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[8\]\[23\] " "Converted tri-state buffer \"REG_TMPB\[8\]\[23\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[8\]\[24\] " "Converted tri-state buffer \"REG_TMPB\[8\]\[24\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[8\]\[25\] " "Converted tri-state buffer \"REG_TMPB\[8\]\[25\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[8\]\[26\] " "Converted tri-state buffer \"REG_TMPB\[8\]\[26\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[8\]\[27\] " "Converted tri-state buffer \"REG_TMPB\[8\]\[27\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[8\]\[28\] " "Converted tri-state buffer \"REG_TMPB\[8\]\[28\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[8\]\[29\] " "Converted tri-state buffer \"REG_TMPB\[8\]\[29\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[8\]\[30\] " "Converted tri-state buffer \"REG_TMPB\[8\]\[30\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[8\]\[31\] " "Converted tri-state buffer \"REG_TMPB\[8\]\[31\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[8\]\[0\] " "Converted tri-state buffer \"REG_TMPA\[8\]\[0\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[8\]\[1\] " "Converted tri-state buffer \"REG_TMPA\[8\]\[1\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[8\]\[2\] " "Converted tri-state buffer \"REG_TMPA\[8\]\[2\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[8\]\[3\] " "Converted tri-state buffer \"REG_TMPA\[8\]\[3\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[8\]\[4\] " "Converted tri-state buffer \"REG_TMPA\[8\]\[4\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[8\]\[5\] " "Converted tri-state buffer \"REG_TMPA\[8\]\[5\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[8\]\[6\] " "Converted tri-state buffer \"REG_TMPA\[8\]\[6\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[8\]\[7\] " "Converted tri-state buffer \"REG_TMPA\[8\]\[7\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[8\]\[8\] " "Converted tri-state buffer \"REG_TMPA\[8\]\[8\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[8\]\[9\] " "Converted tri-state buffer \"REG_TMPA\[8\]\[9\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[8\]\[10\] " "Converted tri-state buffer \"REG_TMPA\[8\]\[10\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[8\]\[11\] " "Converted tri-state buffer \"REG_TMPA\[8\]\[11\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[8\]\[12\] " "Converted tri-state buffer \"REG_TMPA\[8\]\[12\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[8\]\[13\] " "Converted tri-state buffer \"REG_TMPA\[8\]\[13\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[8\]\[14\] " "Converted tri-state buffer \"REG_TMPA\[8\]\[14\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[8\]\[15\] " "Converted tri-state buffer \"REG_TMPA\[8\]\[15\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[8\]\[16\] " "Converted tri-state buffer \"REG_TMPA\[8\]\[16\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[8\]\[17\] " "Converted tri-state buffer \"REG_TMPA\[8\]\[17\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[8\]\[18\] " "Converted tri-state buffer \"REG_TMPA\[8\]\[18\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[8\]\[19\] " "Converted tri-state buffer \"REG_TMPA\[8\]\[19\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[8\]\[20\] " "Converted tri-state buffer \"REG_TMPA\[8\]\[20\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[8\]\[21\] " "Converted tri-state buffer \"REG_TMPA\[8\]\[21\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[8\]\[22\] " "Converted tri-state buffer \"REG_TMPA\[8\]\[22\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[8\]\[23\] " "Converted tri-state buffer \"REG_TMPA\[8\]\[23\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[8\]\[24\] " "Converted tri-state buffer \"REG_TMPA\[8\]\[24\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[8\]\[25\] " "Converted tri-state buffer \"REG_TMPA\[8\]\[25\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[8\]\[26\] " "Converted tri-state buffer \"REG_TMPA\[8\]\[26\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[8\]\[27\] " "Converted tri-state buffer \"REG_TMPA\[8\]\[27\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[8\]\[28\] " "Converted tri-state buffer \"REG_TMPA\[8\]\[28\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[8\]\[29\] " "Converted tri-state buffer \"REG_TMPA\[8\]\[29\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[8\]\[30\] " "Converted tri-state buffer \"REG_TMPA\[8\]\[30\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[8\]\[31\] " "Converted tri-state buffer \"REG_TMPA\[8\]\[31\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[7\]\[0\] " "Converted tri-state buffer \"REG_TMPB\[7\]\[0\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[7\]\[1\] " "Converted tri-state buffer \"REG_TMPB\[7\]\[1\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[7\]\[2\] " "Converted tri-state buffer \"REG_TMPB\[7\]\[2\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[7\]\[3\] " "Converted tri-state buffer \"REG_TMPB\[7\]\[3\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[7\]\[4\] " "Converted tri-state buffer \"REG_TMPB\[7\]\[4\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[7\]\[5\] " "Converted tri-state buffer \"REG_TMPB\[7\]\[5\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[7\]\[6\] " "Converted tri-state buffer \"REG_TMPB\[7\]\[6\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[7\]\[7\] " "Converted tri-state buffer \"REG_TMPB\[7\]\[7\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[7\]\[8\] " "Converted tri-state buffer \"REG_TMPB\[7\]\[8\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[7\]\[9\] " "Converted tri-state buffer \"REG_TMPB\[7\]\[9\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[7\]\[10\] " "Converted tri-state buffer \"REG_TMPB\[7\]\[10\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[7\]\[11\] " "Converted tri-state buffer \"REG_TMPB\[7\]\[11\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[7\]\[12\] " "Converted tri-state buffer \"REG_TMPB\[7\]\[12\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[7\]\[13\] " "Converted tri-state buffer \"REG_TMPB\[7\]\[13\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[7\]\[14\] " "Converted tri-state buffer \"REG_TMPB\[7\]\[14\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[7\]\[15\] " "Converted tri-state buffer \"REG_TMPB\[7\]\[15\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[7\]\[16\] " "Converted tri-state buffer \"REG_TMPB\[7\]\[16\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[7\]\[17\] " "Converted tri-state buffer \"REG_TMPB\[7\]\[17\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[7\]\[18\] " "Converted tri-state buffer \"REG_TMPB\[7\]\[18\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[7\]\[19\] " "Converted tri-state buffer \"REG_TMPB\[7\]\[19\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[7\]\[20\] " "Converted tri-state buffer \"REG_TMPB\[7\]\[20\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[7\]\[21\] " "Converted tri-state buffer \"REG_TMPB\[7\]\[21\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[7\]\[22\] " "Converted tri-state buffer \"REG_TMPB\[7\]\[22\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[7\]\[23\] " "Converted tri-state buffer \"REG_TMPB\[7\]\[23\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[7\]\[24\] " "Converted tri-state buffer \"REG_TMPB\[7\]\[24\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[7\]\[25\] " "Converted tri-state buffer \"REG_TMPB\[7\]\[25\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[7\]\[26\] " "Converted tri-state buffer \"REG_TMPB\[7\]\[26\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[7\]\[27\] " "Converted tri-state buffer \"REG_TMPB\[7\]\[27\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[7\]\[28\] " "Converted tri-state buffer \"REG_TMPB\[7\]\[28\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[7\]\[29\] " "Converted tri-state buffer \"REG_TMPB\[7\]\[29\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[7\]\[30\] " "Converted tri-state buffer \"REG_TMPB\[7\]\[30\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[7\]\[31\] " "Converted tri-state buffer \"REG_TMPB\[7\]\[31\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[7\]\[0\] " "Converted tri-state buffer \"REG_TMPA\[7\]\[0\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[7\]\[1\] " "Converted tri-state buffer \"REG_TMPA\[7\]\[1\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[7\]\[2\] " "Converted tri-state buffer \"REG_TMPA\[7\]\[2\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[7\]\[3\] " "Converted tri-state buffer \"REG_TMPA\[7\]\[3\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[7\]\[4\] " "Converted tri-state buffer \"REG_TMPA\[7\]\[4\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[7\]\[5\] " "Converted tri-state buffer \"REG_TMPA\[7\]\[5\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[7\]\[6\] " "Converted tri-state buffer \"REG_TMPA\[7\]\[6\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[7\]\[7\] " "Converted tri-state buffer \"REG_TMPA\[7\]\[7\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[7\]\[8\] " "Converted tri-state buffer \"REG_TMPA\[7\]\[8\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[7\]\[9\] " "Converted tri-state buffer \"REG_TMPA\[7\]\[9\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[7\]\[10\] " "Converted tri-state buffer \"REG_TMPA\[7\]\[10\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[7\]\[11\] " "Converted tri-state buffer \"REG_TMPA\[7\]\[11\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[7\]\[12\] " "Converted tri-state buffer \"REG_TMPA\[7\]\[12\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[7\]\[13\] " "Converted tri-state buffer \"REG_TMPA\[7\]\[13\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[7\]\[14\] " "Converted tri-state buffer \"REG_TMPA\[7\]\[14\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[7\]\[15\] " "Converted tri-state buffer \"REG_TMPA\[7\]\[15\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[7\]\[16\] " "Converted tri-state buffer \"REG_TMPA\[7\]\[16\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[7\]\[17\] " "Converted tri-state buffer \"REG_TMPA\[7\]\[17\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[7\]\[18\] " "Converted tri-state buffer \"REG_TMPA\[7\]\[18\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[7\]\[19\] " "Converted tri-state buffer \"REG_TMPA\[7\]\[19\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[7\]\[20\] " "Converted tri-state buffer \"REG_TMPA\[7\]\[20\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[7\]\[21\] " "Converted tri-state buffer \"REG_TMPA\[7\]\[21\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[7\]\[22\] " "Converted tri-state buffer \"REG_TMPA\[7\]\[22\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[7\]\[23\] " "Converted tri-state buffer \"REG_TMPA\[7\]\[23\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[7\]\[24\] " "Converted tri-state buffer \"REG_TMPA\[7\]\[24\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[7\]\[25\] " "Converted tri-state buffer \"REG_TMPA\[7\]\[25\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[7\]\[26\] " "Converted tri-state buffer \"REG_TMPA\[7\]\[26\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[7\]\[27\] " "Converted tri-state buffer \"REG_TMPA\[7\]\[27\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[7\]\[28\] " "Converted tri-state buffer \"REG_TMPA\[7\]\[28\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[7\]\[29\] " "Converted tri-state buffer \"REG_TMPA\[7\]\[29\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[7\]\[30\] " "Converted tri-state buffer \"REG_TMPA\[7\]\[30\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[7\]\[31\] " "Converted tri-state buffer \"REG_TMPA\[7\]\[31\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[6\]\[0\] " "Converted tri-state buffer \"REG_TMPB\[6\]\[0\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[6\]\[1\] " "Converted tri-state buffer \"REG_TMPB\[6\]\[1\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[6\]\[2\] " "Converted tri-state buffer \"REG_TMPB\[6\]\[2\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[6\]\[3\] " "Converted tri-state buffer \"REG_TMPB\[6\]\[3\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[6\]\[4\] " "Converted tri-state buffer \"REG_TMPB\[6\]\[4\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[6\]\[5\] " "Converted tri-state buffer \"REG_TMPB\[6\]\[5\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[6\]\[6\] " "Converted tri-state buffer \"REG_TMPB\[6\]\[6\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[6\]\[7\] " "Converted tri-state buffer \"REG_TMPB\[6\]\[7\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[6\]\[8\] " "Converted tri-state buffer \"REG_TMPB\[6\]\[8\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[6\]\[9\] " "Converted tri-state buffer \"REG_TMPB\[6\]\[9\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[6\]\[10\] " "Converted tri-state buffer \"REG_TMPB\[6\]\[10\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[6\]\[11\] " "Converted tri-state buffer \"REG_TMPB\[6\]\[11\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[6\]\[12\] " "Converted tri-state buffer \"REG_TMPB\[6\]\[12\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[6\]\[13\] " "Converted tri-state buffer \"REG_TMPB\[6\]\[13\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[6\]\[14\] " "Converted tri-state buffer \"REG_TMPB\[6\]\[14\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[6\]\[15\] " "Converted tri-state buffer \"REG_TMPB\[6\]\[15\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[6\]\[16\] " "Converted tri-state buffer \"REG_TMPB\[6\]\[16\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[6\]\[17\] " "Converted tri-state buffer \"REG_TMPB\[6\]\[17\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[6\]\[18\] " "Converted tri-state buffer \"REG_TMPB\[6\]\[18\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[6\]\[19\] " "Converted tri-state buffer \"REG_TMPB\[6\]\[19\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[6\]\[20\] " "Converted tri-state buffer \"REG_TMPB\[6\]\[20\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[6\]\[21\] " "Converted tri-state buffer \"REG_TMPB\[6\]\[21\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[6\]\[22\] " "Converted tri-state buffer \"REG_TMPB\[6\]\[22\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[6\]\[23\] " "Converted tri-state buffer \"REG_TMPB\[6\]\[23\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[6\]\[24\] " "Converted tri-state buffer \"REG_TMPB\[6\]\[24\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[6\]\[25\] " "Converted tri-state buffer \"REG_TMPB\[6\]\[25\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[6\]\[26\] " "Converted tri-state buffer \"REG_TMPB\[6\]\[26\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[6\]\[27\] " "Converted tri-state buffer \"REG_TMPB\[6\]\[27\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[6\]\[28\] " "Converted tri-state buffer \"REG_TMPB\[6\]\[28\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[6\]\[29\] " "Converted tri-state buffer \"REG_TMPB\[6\]\[29\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[6\]\[30\] " "Converted tri-state buffer \"REG_TMPB\[6\]\[30\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[6\]\[31\] " "Converted tri-state buffer \"REG_TMPB\[6\]\[31\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[6\]\[0\] " "Converted tri-state buffer \"REG_TMPA\[6\]\[0\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[6\]\[1\] " "Converted tri-state buffer \"REG_TMPA\[6\]\[1\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[6\]\[2\] " "Converted tri-state buffer \"REG_TMPA\[6\]\[2\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[6\]\[3\] " "Converted tri-state buffer \"REG_TMPA\[6\]\[3\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[6\]\[4\] " "Converted tri-state buffer \"REG_TMPA\[6\]\[4\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[6\]\[5\] " "Converted tri-state buffer \"REG_TMPA\[6\]\[5\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[6\]\[6\] " "Converted tri-state buffer \"REG_TMPA\[6\]\[6\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[6\]\[7\] " "Converted tri-state buffer \"REG_TMPA\[6\]\[7\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[6\]\[8\] " "Converted tri-state buffer \"REG_TMPA\[6\]\[8\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[6\]\[9\] " "Converted tri-state buffer \"REG_TMPA\[6\]\[9\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[6\]\[10\] " "Converted tri-state buffer \"REG_TMPA\[6\]\[10\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[6\]\[11\] " "Converted tri-state buffer \"REG_TMPA\[6\]\[11\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[6\]\[12\] " "Converted tri-state buffer \"REG_TMPA\[6\]\[12\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[6\]\[13\] " "Converted tri-state buffer \"REG_TMPA\[6\]\[13\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[6\]\[14\] " "Converted tri-state buffer \"REG_TMPA\[6\]\[14\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[6\]\[15\] " "Converted tri-state buffer \"REG_TMPA\[6\]\[15\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[6\]\[16\] " "Converted tri-state buffer \"REG_TMPA\[6\]\[16\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[6\]\[17\] " "Converted tri-state buffer \"REG_TMPA\[6\]\[17\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[6\]\[18\] " "Converted tri-state buffer \"REG_TMPA\[6\]\[18\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[6\]\[19\] " "Converted tri-state buffer \"REG_TMPA\[6\]\[19\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[6\]\[20\] " "Converted tri-state buffer \"REG_TMPA\[6\]\[20\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[6\]\[21\] " "Converted tri-state buffer \"REG_TMPA\[6\]\[21\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[6\]\[22\] " "Converted tri-state buffer \"REG_TMPA\[6\]\[22\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[6\]\[23\] " "Converted tri-state buffer \"REG_TMPA\[6\]\[23\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[6\]\[24\] " "Converted tri-state buffer \"REG_TMPA\[6\]\[24\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[6\]\[25\] " "Converted tri-state buffer \"REG_TMPA\[6\]\[25\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[6\]\[26\] " "Converted tri-state buffer \"REG_TMPA\[6\]\[26\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[6\]\[27\] " "Converted tri-state buffer \"REG_TMPA\[6\]\[27\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[6\]\[28\] " "Converted tri-state buffer \"REG_TMPA\[6\]\[28\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[6\]\[29\] " "Converted tri-state buffer \"REG_TMPA\[6\]\[29\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[6\]\[30\] " "Converted tri-state buffer \"REG_TMPA\[6\]\[30\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[6\]\[31\] " "Converted tri-state buffer \"REG_TMPA\[6\]\[31\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[5\]\[0\] " "Converted tri-state buffer \"REG_TMPB\[5\]\[0\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[5\]\[1\] " "Converted tri-state buffer \"REG_TMPB\[5\]\[1\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[5\]\[2\] " "Converted tri-state buffer \"REG_TMPB\[5\]\[2\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[5\]\[3\] " "Converted tri-state buffer \"REG_TMPB\[5\]\[3\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[5\]\[4\] " "Converted tri-state buffer \"REG_TMPB\[5\]\[4\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[5\]\[5\] " "Converted tri-state buffer \"REG_TMPB\[5\]\[5\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[5\]\[6\] " "Converted tri-state buffer \"REG_TMPB\[5\]\[6\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[5\]\[7\] " "Converted tri-state buffer \"REG_TMPB\[5\]\[7\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[5\]\[8\] " "Converted tri-state buffer \"REG_TMPB\[5\]\[8\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[5\]\[9\] " "Converted tri-state buffer \"REG_TMPB\[5\]\[9\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[5\]\[10\] " "Converted tri-state buffer \"REG_TMPB\[5\]\[10\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[5\]\[11\] " "Converted tri-state buffer \"REG_TMPB\[5\]\[11\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[5\]\[12\] " "Converted tri-state buffer \"REG_TMPB\[5\]\[12\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[5\]\[13\] " "Converted tri-state buffer \"REG_TMPB\[5\]\[13\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[5\]\[14\] " "Converted tri-state buffer \"REG_TMPB\[5\]\[14\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[5\]\[15\] " "Converted tri-state buffer \"REG_TMPB\[5\]\[15\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[5\]\[16\] " "Converted tri-state buffer \"REG_TMPB\[5\]\[16\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[5\]\[17\] " "Converted tri-state buffer \"REG_TMPB\[5\]\[17\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[5\]\[18\] " "Converted tri-state buffer \"REG_TMPB\[5\]\[18\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[5\]\[19\] " "Converted tri-state buffer \"REG_TMPB\[5\]\[19\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[5\]\[20\] " "Converted tri-state buffer \"REG_TMPB\[5\]\[20\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[5\]\[21\] " "Converted tri-state buffer \"REG_TMPB\[5\]\[21\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[5\]\[22\] " "Converted tri-state buffer \"REG_TMPB\[5\]\[22\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[5\]\[23\] " "Converted tri-state buffer \"REG_TMPB\[5\]\[23\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[5\]\[24\] " "Converted tri-state buffer \"REG_TMPB\[5\]\[24\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[5\]\[25\] " "Converted tri-state buffer \"REG_TMPB\[5\]\[25\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[5\]\[26\] " "Converted tri-state buffer \"REG_TMPB\[5\]\[26\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[5\]\[27\] " "Converted tri-state buffer \"REG_TMPB\[5\]\[27\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[5\]\[28\] " "Converted tri-state buffer \"REG_TMPB\[5\]\[28\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[5\]\[29\] " "Converted tri-state buffer \"REG_TMPB\[5\]\[29\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[5\]\[30\] " "Converted tri-state buffer \"REG_TMPB\[5\]\[30\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[5\]\[31\] " "Converted tri-state buffer \"REG_TMPB\[5\]\[31\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[5\]\[0\] " "Converted tri-state buffer \"REG_TMPA\[5\]\[0\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[5\]\[1\] " "Converted tri-state buffer \"REG_TMPA\[5\]\[1\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[5\]\[2\] " "Converted tri-state buffer \"REG_TMPA\[5\]\[2\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[5\]\[3\] " "Converted tri-state buffer \"REG_TMPA\[5\]\[3\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[5\]\[4\] " "Converted tri-state buffer \"REG_TMPA\[5\]\[4\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[5\]\[5\] " "Converted tri-state buffer \"REG_TMPA\[5\]\[5\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[5\]\[6\] " "Converted tri-state buffer \"REG_TMPA\[5\]\[6\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[5\]\[7\] " "Converted tri-state buffer \"REG_TMPA\[5\]\[7\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[5\]\[8\] " "Converted tri-state buffer \"REG_TMPA\[5\]\[8\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[5\]\[9\] " "Converted tri-state buffer \"REG_TMPA\[5\]\[9\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[5\]\[10\] " "Converted tri-state buffer \"REG_TMPA\[5\]\[10\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[5\]\[11\] " "Converted tri-state buffer \"REG_TMPA\[5\]\[11\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[5\]\[12\] " "Converted tri-state buffer \"REG_TMPA\[5\]\[12\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[5\]\[13\] " "Converted tri-state buffer \"REG_TMPA\[5\]\[13\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[5\]\[14\] " "Converted tri-state buffer \"REG_TMPA\[5\]\[14\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[5\]\[15\] " "Converted tri-state buffer \"REG_TMPA\[5\]\[15\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[5\]\[16\] " "Converted tri-state buffer \"REG_TMPA\[5\]\[16\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[5\]\[17\] " "Converted tri-state buffer \"REG_TMPA\[5\]\[17\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[5\]\[18\] " "Converted tri-state buffer \"REG_TMPA\[5\]\[18\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[5\]\[19\] " "Converted tri-state buffer \"REG_TMPA\[5\]\[19\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[5\]\[20\] " "Converted tri-state buffer \"REG_TMPA\[5\]\[20\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[5\]\[21\] " "Converted tri-state buffer \"REG_TMPA\[5\]\[21\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[5\]\[22\] " "Converted tri-state buffer \"REG_TMPA\[5\]\[22\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[5\]\[23\] " "Converted tri-state buffer \"REG_TMPA\[5\]\[23\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[5\]\[24\] " "Converted tri-state buffer \"REG_TMPA\[5\]\[24\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[5\]\[25\] " "Converted tri-state buffer \"REG_TMPA\[5\]\[25\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[5\]\[26\] " "Converted tri-state buffer \"REG_TMPA\[5\]\[26\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[5\]\[27\] " "Converted tri-state buffer \"REG_TMPA\[5\]\[27\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[5\]\[28\] " "Converted tri-state buffer \"REG_TMPA\[5\]\[28\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[5\]\[29\] " "Converted tri-state buffer \"REG_TMPA\[5\]\[29\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[5\]\[30\] " "Converted tri-state buffer \"REG_TMPA\[5\]\[30\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[5\]\[31\] " "Converted tri-state buffer \"REG_TMPA\[5\]\[31\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[4\]\[0\] " "Converted tri-state buffer \"REG_TMPB\[4\]\[0\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[4\]\[1\] " "Converted tri-state buffer \"REG_TMPB\[4\]\[1\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[4\]\[2\] " "Converted tri-state buffer \"REG_TMPB\[4\]\[2\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[4\]\[3\] " "Converted tri-state buffer \"REG_TMPB\[4\]\[3\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[4\]\[4\] " "Converted tri-state buffer \"REG_TMPB\[4\]\[4\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[4\]\[5\] " "Converted tri-state buffer \"REG_TMPB\[4\]\[5\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[4\]\[6\] " "Converted tri-state buffer \"REG_TMPB\[4\]\[6\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[4\]\[7\] " "Converted tri-state buffer \"REG_TMPB\[4\]\[7\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[4\]\[8\] " "Converted tri-state buffer \"REG_TMPB\[4\]\[8\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[4\]\[9\] " "Converted tri-state buffer \"REG_TMPB\[4\]\[9\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[4\]\[10\] " "Converted tri-state buffer \"REG_TMPB\[4\]\[10\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[4\]\[11\] " "Converted tri-state buffer \"REG_TMPB\[4\]\[11\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[4\]\[12\] " "Converted tri-state buffer \"REG_TMPB\[4\]\[12\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[4\]\[13\] " "Converted tri-state buffer \"REG_TMPB\[4\]\[13\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[4\]\[14\] " "Converted tri-state buffer \"REG_TMPB\[4\]\[14\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[4\]\[15\] " "Converted tri-state buffer \"REG_TMPB\[4\]\[15\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[4\]\[16\] " "Converted tri-state buffer \"REG_TMPB\[4\]\[16\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[4\]\[17\] " "Converted tri-state buffer \"REG_TMPB\[4\]\[17\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[4\]\[18\] " "Converted tri-state buffer \"REG_TMPB\[4\]\[18\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[4\]\[19\] " "Converted tri-state buffer \"REG_TMPB\[4\]\[19\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[4\]\[20\] " "Converted tri-state buffer \"REG_TMPB\[4\]\[20\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[4\]\[21\] " "Converted tri-state buffer \"REG_TMPB\[4\]\[21\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[4\]\[22\] " "Converted tri-state buffer \"REG_TMPB\[4\]\[22\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[4\]\[23\] " "Converted tri-state buffer \"REG_TMPB\[4\]\[23\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[4\]\[24\] " "Converted tri-state buffer \"REG_TMPB\[4\]\[24\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[4\]\[25\] " "Converted tri-state buffer \"REG_TMPB\[4\]\[25\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[4\]\[26\] " "Converted tri-state buffer \"REG_TMPB\[4\]\[26\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[4\]\[27\] " "Converted tri-state buffer \"REG_TMPB\[4\]\[27\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[4\]\[28\] " "Converted tri-state buffer \"REG_TMPB\[4\]\[28\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[4\]\[29\] " "Converted tri-state buffer \"REG_TMPB\[4\]\[29\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[4\]\[30\] " "Converted tri-state buffer \"REG_TMPB\[4\]\[30\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[4\]\[31\] " "Converted tri-state buffer \"REG_TMPB\[4\]\[31\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[4\]\[0\] " "Converted tri-state buffer \"REG_TMPA\[4\]\[0\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[4\]\[1\] " "Converted tri-state buffer \"REG_TMPA\[4\]\[1\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[4\]\[2\] " "Converted tri-state buffer \"REG_TMPA\[4\]\[2\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[4\]\[3\] " "Converted tri-state buffer \"REG_TMPA\[4\]\[3\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[4\]\[4\] " "Converted tri-state buffer \"REG_TMPA\[4\]\[4\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[4\]\[5\] " "Converted tri-state buffer \"REG_TMPA\[4\]\[5\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[4\]\[6\] " "Converted tri-state buffer \"REG_TMPA\[4\]\[6\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[4\]\[7\] " "Converted tri-state buffer \"REG_TMPA\[4\]\[7\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[4\]\[8\] " "Converted tri-state buffer \"REG_TMPA\[4\]\[8\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[4\]\[9\] " "Converted tri-state buffer \"REG_TMPA\[4\]\[9\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[4\]\[10\] " "Converted tri-state buffer \"REG_TMPA\[4\]\[10\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[4\]\[11\] " "Converted tri-state buffer \"REG_TMPA\[4\]\[11\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[4\]\[12\] " "Converted tri-state buffer \"REG_TMPA\[4\]\[12\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[4\]\[13\] " "Converted tri-state buffer \"REG_TMPA\[4\]\[13\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[4\]\[14\] " "Converted tri-state buffer \"REG_TMPA\[4\]\[14\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[4\]\[15\] " "Converted tri-state buffer \"REG_TMPA\[4\]\[15\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[4\]\[16\] " "Converted tri-state buffer \"REG_TMPA\[4\]\[16\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[4\]\[17\] " "Converted tri-state buffer \"REG_TMPA\[4\]\[17\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[4\]\[18\] " "Converted tri-state buffer \"REG_TMPA\[4\]\[18\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[4\]\[19\] " "Converted tri-state buffer \"REG_TMPA\[4\]\[19\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[4\]\[20\] " "Converted tri-state buffer \"REG_TMPA\[4\]\[20\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[4\]\[21\] " "Converted tri-state buffer \"REG_TMPA\[4\]\[21\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[4\]\[22\] " "Converted tri-state buffer \"REG_TMPA\[4\]\[22\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[4\]\[23\] " "Converted tri-state buffer \"REG_TMPA\[4\]\[23\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[4\]\[24\] " "Converted tri-state buffer \"REG_TMPA\[4\]\[24\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[4\]\[25\] " "Converted tri-state buffer \"REG_TMPA\[4\]\[25\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[4\]\[26\] " "Converted tri-state buffer \"REG_TMPA\[4\]\[26\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[4\]\[27\] " "Converted tri-state buffer \"REG_TMPA\[4\]\[27\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[4\]\[28\] " "Converted tri-state buffer \"REG_TMPA\[4\]\[28\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[4\]\[29\] " "Converted tri-state buffer \"REG_TMPA\[4\]\[29\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[4\]\[30\] " "Converted tri-state buffer \"REG_TMPA\[4\]\[30\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[4\]\[31\] " "Converted tri-state buffer \"REG_TMPA\[4\]\[31\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[3\]\[0\] " "Converted tri-state buffer \"REG_TMPB\[3\]\[0\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[3\]\[1\] " "Converted tri-state buffer \"REG_TMPB\[3\]\[1\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[3\]\[2\] " "Converted tri-state buffer \"REG_TMPB\[3\]\[2\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[3\]\[3\] " "Converted tri-state buffer \"REG_TMPB\[3\]\[3\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[3\]\[4\] " "Converted tri-state buffer \"REG_TMPB\[3\]\[4\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[3\]\[5\] " "Converted tri-state buffer \"REG_TMPB\[3\]\[5\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[3\]\[6\] " "Converted tri-state buffer \"REG_TMPB\[3\]\[6\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[3\]\[7\] " "Converted tri-state buffer \"REG_TMPB\[3\]\[7\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[3\]\[8\] " "Converted tri-state buffer \"REG_TMPB\[3\]\[8\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[3\]\[9\] " "Converted tri-state buffer \"REG_TMPB\[3\]\[9\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[3\]\[10\] " "Converted tri-state buffer \"REG_TMPB\[3\]\[10\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[3\]\[11\] " "Converted tri-state buffer \"REG_TMPB\[3\]\[11\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[3\]\[12\] " "Converted tri-state buffer \"REG_TMPB\[3\]\[12\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[3\]\[13\] " "Converted tri-state buffer \"REG_TMPB\[3\]\[13\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[3\]\[14\] " "Converted tri-state buffer \"REG_TMPB\[3\]\[14\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[3\]\[15\] " "Converted tri-state buffer \"REG_TMPB\[3\]\[15\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[3\]\[16\] " "Converted tri-state buffer \"REG_TMPB\[3\]\[16\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[3\]\[17\] " "Converted tri-state buffer \"REG_TMPB\[3\]\[17\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[3\]\[18\] " "Converted tri-state buffer \"REG_TMPB\[3\]\[18\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[3\]\[19\] " "Converted tri-state buffer \"REG_TMPB\[3\]\[19\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[3\]\[20\] " "Converted tri-state buffer \"REG_TMPB\[3\]\[20\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[3\]\[21\] " "Converted tri-state buffer \"REG_TMPB\[3\]\[21\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[3\]\[22\] " "Converted tri-state buffer \"REG_TMPB\[3\]\[22\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[3\]\[23\] " "Converted tri-state buffer \"REG_TMPB\[3\]\[23\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[3\]\[24\] " "Converted tri-state buffer \"REG_TMPB\[3\]\[24\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[3\]\[25\] " "Converted tri-state buffer \"REG_TMPB\[3\]\[25\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[3\]\[26\] " "Converted tri-state buffer \"REG_TMPB\[3\]\[26\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[3\]\[27\] " "Converted tri-state buffer \"REG_TMPB\[3\]\[27\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[3\]\[28\] " "Converted tri-state buffer \"REG_TMPB\[3\]\[28\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[3\]\[29\] " "Converted tri-state buffer \"REG_TMPB\[3\]\[29\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[3\]\[30\] " "Converted tri-state buffer \"REG_TMPB\[3\]\[30\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[3\]\[31\] " "Converted tri-state buffer \"REG_TMPB\[3\]\[31\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[3\]\[0\] " "Converted tri-state buffer \"REG_TMPA\[3\]\[0\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[3\]\[1\] " "Converted tri-state buffer \"REG_TMPA\[3\]\[1\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[3\]\[2\] " "Converted tri-state buffer \"REG_TMPA\[3\]\[2\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[3\]\[3\] " "Converted tri-state buffer \"REG_TMPA\[3\]\[3\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[3\]\[4\] " "Converted tri-state buffer \"REG_TMPA\[3\]\[4\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[3\]\[5\] " "Converted tri-state buffer \"REG_TMPA\[3\]\[5\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[3\]\[6\] " "Converted tri-state buffer \"REG_TMPA\[3\]\[6\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[3\]\[7\] " "Converted tri-state buffer \"REG_TMPA\[3\]\[7\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[3\]\[8\] " "Converted tri-state buffer \"REG_TMPA\[3\]\[8\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[3\]\[9\] " "Converted tri-state buffer \"REG_TMPA\[3\]\[9\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[3\]\[10\] " "Converted tri-state buffer \"REG_TMPA\[3\]\[10\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[3\]\[11\] " "Converted tri-state buffer \"REG_TMPA\[3\]\[11\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[3\]\[12\] " "Converted tri-state buffer \"REG_TMPA\[3\]\[12\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[3\]\[13\] " "Converted tri-state buffer \"REG_TMPA\[3\]\[13\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[3\]\[14\] " "Converted tri-state buffer \"REG_TMPA\[3\]\[14\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[3\]\[15\] " "Converted tri-state buffer \"REG_TMPA\[3\]\[15\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[3\]\[16\] " "Converted tri-state buffer \"REG_TMPA\[3\]\[16\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[3\]\[17\] " "Converted tri-state buffer \"REG_TMPA\[3\]\[17\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[3\]\[18\] " "Converted tri-state buffer \"REG_TMPA\[3\]\[18\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[3\]\[19\] " "Converted tri-state buffer \"REG_TMPA\[3\]\[19\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[3\]\[20\] " "Converted tri-state buffer \"REG_TMPA\[3\]\[20\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[3\]\[21\] " "Converted tri-state buffer \"REG_TMPA\[3\]\[21\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[3\]\[22\] " "Converted tri-state buffer \"REG_TMPA\[3\]\[22\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[3\]\[23\] " "Converted tri-state buffer \"REG_TMPA\[3\]\[23\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[3\]\[24\] " "Converted tri-state buffer \"REG_TMPA\[3\]\[24\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[3\]\[25\] " "Converted tri-state buffer \"REG_TMPA\[3\]\[25\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[3\]\[26\] " "Converted tri-state buffer \"REG_TMPA\[3\]\[26\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[3\]\[27\] " "Converted tri-state buffer \"REG_TMPA\[3\]\[27\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[3\]\[28\] " "Converted tri-state buffer \"REG_TMPA\[3\]\[28\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[3\]\[29\] " "Converted tri-state buffer \"REG_TMPA\[3\]\[29\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[3\]\[30\] " "Converted tri-state buffer \"REG_TMPA\[3\]\[30\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[3\]\[31\] " "Converted tri-state buffer \"REG_TMPA\[3\]\[31\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[2\]\[0\] " "Converted tri-state buffer \"REG_TMPB\[2\]\[0\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[2\]\[1\] " "Converted tri-state buffer \"REG_TMPB\[2\]\[1\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[2\]\[2\] " "Converted tri-state buffer \"REG_TMPB\[2\]\[2\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[2\]\[3\] " "Converted tri-state buffer \"REG_TMPB\[2\]\[3\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[2\]\[4\] " "Converted tri-state buffer \"REG_TMPB\[2\]\[4\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[2\]\[5\] " "Converted tri-state buffer \"REG_TMPB\[2\]\[5\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[2\]\[6\] " "Converted tri-state buffer \"REG_TMPB\[2\]\[6\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[2\]\[7\] " "Converted tri-state buffer \"REG_TMPB\[2\]\[7\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[2\]\[8\] " "Converted tri-state buffer \"REG_TMPB\[2\]\[8\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[2\]\[9\] " "Converted tri-state buffer \"REG_TMPB\[2\]\[9\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[2\]\[10\] " "Converted tri-state buffer \"REG_TMPB\[2\]\[10\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[2\]\[11\] " "Converted tri-state buffer \"REG_TMPB\[2\]\[11\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[2\]\[12\] " "Converted tri-state buffer \"REG_TMPB\[2\]\[12\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[2\]\[13\] " "Converted tri-state buffer \"REG_TMPB\[2\]\[13\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[2\]\[14\] " "Converted tri-state buffer \"REG_TMPB\[2\]\[14\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[2\]\[15\] " "Converted tri-state buffer \"REG_TMPB\[2\]\[15\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[2\]\[16\] " "Converted tri-state buffer \"REG_TMPB\[2\]\[16\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[2\]\[17\] " "Converted tri-state buffer \"REG_TMPB\[2\]\[17\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[2\]\[18\] " "Converted tri-state buffer \"REG_TMPB\[2\]\[18\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[2\]\[19\] " "Converted tri-state buffer \"REG_TMPB\[2\]\[19\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[2\]\[20\] " "Converted tri-state buffer \"REG_TMPB\[2\]\[20\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[2\]\[21\] " "Converted tri-state buffer \"REG_TMPB\[2\]\[21\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[2\]\[22\] " "Converted tri-state buffer \"REG_TMPB\[2\]\[22\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[2\]\[23\] " "Converted tri-state buffer \"REG_TMPB\[2\]\[23\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[2\]\[24\] " "Converted tri-state buffer \"REG_TMPB\[2\]\[24\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[2\]\[25\] " "Converted tri-state buffer \"REG_TMPB\[2\]\[25\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[2\]\[26\] " "Converted tri-state buffer \"REG_TMPB\[2\]\[26\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[2\]\[27\] " "Converted tri-state buffer \"REG_TMPB\[2\]\[27\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[2\]\[28\] " "Converted tri-state buffer \"REG_TMPB\[2\]\[28\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[2\]\[29\] " "Converted tri-state buffer \"REG_TMPB\[2\]\[29\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[2\]\[30\] " "Converted tri-state buffer \"REG_TMPB\[2\]\[30\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[2\]\[31\] " "Converted tri-state buffer \"REG_TMPB\[2\]\[31\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[2\]\[0\] " "Converted tri-state buffer \"REG_TMPA\[2\]\[0\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[2\]\[1\] " "Converted tri-state buffer \"REG_TMPA\[2\]\[1\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[2\]\[2\] " "Converted tri-state buffer \"REG_TMPA\[2\]\[2\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[2\]\[3\] " "Converted tri-state buffer \"REG_TMPA\[2\]\[3\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[2\]\[4\] " "Converted tri-state buffer \"REG_TMPA\[2\]\[4\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[2\]\[5\] " "Converted tri-state buffer \"REG_TMPA\[2\]\[5\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[2\]\[6\] " "Converted tri-state buffer \"REG_TMPA\[2\]\[6\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[2\]\[7\] " "Converted tri-state buffer \"REG_TMPA\[2\]\[7\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[2\]\[8\] " "Converted tri-state buffer \"REG_TMPA\[2\]\[8\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[2\]\[9\] " "Converted tri-state buffer \"REG_TMPA\[2\]\[9\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[2\]\[10\] " "Converted tri-state buffer \"REG_TMPA\[2\]\[10\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[2\]\[11\] " "Converted tri-state buffer \"REG_TMPA\[2\]\[11\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[2\]\[12\] " "Converted tri-state buffer \"REG_TMPA\[2\]\[12\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[2\]\[13\] " "Converted tri-state buffer \"REG_TMPA\[2\]\[13\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[2\]\[14\] " "Converted tri-state buffer \"REG_TMPA\[2\]\[14\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[2\]\[15\] " "Converted tri-state buffer \"REG_TMPA\[2\]\[15\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[2\]\[16\] " "Converted tri-state buffer \"REG_TMPA\[2\]\[16\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[2\]\[17\] " "Converted tri-state buffer \"REG_TMPA\[2\]\[17\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[2\]\[18\] " "Converted tri-state buffer \"REG_TMPA\[2\]\[18\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[2\]\[19\] " "Converted tri-state buffer \"REG_TMPA\[2\]\[19\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[2\]\[20\] " "Converted tri-state buffer \"REG_TMPA\[2\]\[20\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[2\]\[21\] " "Converted tri-state buffer \"REG_TMPA\[2\]\[21\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[2\]\[22\] " "Converted tri-state buffer \"REG_TMPA\[2\]\[22\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[2\]\[23\] " "Converted tri-state buffer \"REG_TMPA\[2\]\[23\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[2\]\[24\] " "Converted tri-state buffer \"REG_TMPA\[2\]\[24\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[2\]\[25\] " "Converted tri-state buffer \"REG_TMPA\[2\]\[25\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[2\]\[26\] " "Converted tri-state buffer \"REG_TMPA\[2\]\[26\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[2\]\[27\] " "Converted tri-state buffer \"REG_TMPA\[2\]\[27\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[2\]\[28\] " "Converted tri-state buffer \"REG_TMPA\[2\]\[28\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[2\]\[29\] " "Converted tri-state buffer \"REG_TMPA\[2\]\[29\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[2\]\[30\] " "Converted tri-state buffer \"REG_TMPA\[2\]\[30\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[2\]\[31\] " "Converted tri-state buffer \"REG_TMPA\[2\]\[31\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[1\]\[0\] " "Converted tri-state buffer \"REG_TMPB\[1\]\[0\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[1\]\[1\] " "Converted tri-state buffer \"REG_TMPB\[1\]\[1\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[1\]\[2\] " "Converted tri-state buffer \"REG_TMPB\[1\]\[2\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[1\]\[3\] " "Converted tri-state buffer \"REG_TMPB\[1\]\[3\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[1\]\[4\] " "Converted tri-state buffer \"REG_TMPB\[1\]\[4\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[1\]\[5\] " "Converted tri-state buffer \"REG_TMPB\[1\]\[5\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[1\]\[6\] " "Converted tri-state buffer \"REG_TMPB\[1\]\[6\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[1\]\[7\] " "Converted tri-state buffer \"REG_TMPB\[1\]\[7\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[1\]\[8\] " "Converted tri-state buffer \"REG_TMPB\[1\]\[8\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[1\]\[9\] " "Converted tri-state buffer \"REG_TMPB\[1\]\[9\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[1\]\[10\] " "Converted tri-state buffer \"REG_TMPB\[1\]\[10\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[1\]\[11\] " "Converted tri-state buffer \"REG_TMPB\[1\]\[11\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[1\]\[12\] " "Converted tri-state buffer \"REG_TMPB\[1\]\[12\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[1\]\[13\] " "Converted tri-state buffer \"REG_TMPB\[1\]\[13\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[1\]\[14\] " "Converted tri-state buffer \"REG_TMPB\[1\]\[14\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[1\]\[15\] " "Converted tri-state buffer \"REG_TMPB\[1\]\[15\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[1\]\[16\] " "Converted tri-state buffer \"REG_TMPB\[1\]\[16\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[1\]\[17\] " "Converted tri-state buffer \"REG_TMPB\[1\]\[17\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[1\]\[18\] " "Converted tri-state buffer \"REG_TMPB\[1\]\[18\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[1\]\[19\] " "Converted tri-state buffer \"REG_TMPB\[1\]\[19\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[1\]\[20\] " "Converted tri-state buffer \"REG_TMPB\[1\]\[20\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[1\]\[21\] " "Converted tri-state buffer \"REG_TMPB\[1\]\[21\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[1\]\[22\] " "Converted tri-state buffer \"REG_TMPB\[1\]\[22\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[1\]\[23\] " "Converted tri-state buffer \"REG_TMPB\[1\]\[23\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[1\]\[24\] " "Converted tri-state buffer \"REG_TMPB\[1\]\[24\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[1\]\[25\] " "Converted tri-state buffer \"REG_TMPB\[1\]\[25\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[1\]\[26\] " "Converted tri-state buffer \"REG_TMPB\[1\]\[26\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[1\]\[27\] " "Converted tri-state buffer \"REG_TMPB\[1\]\[27\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[1\]\[28\] " "Converted tri-state buffer \"REG_TMPB\[1\]\[28\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[1\]\[29\] " "Converted tri-state buffer \"REG_TMPB\[1\]\[29\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[1\]\[30\] " "Converted tri-state buffer \"REG_TMPB\[1\]\[30\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[1\]\[31\] " "Converted tri-state buffer \"REG_TMPB\[1\]\[31\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[1\]\[0\] " "Converted tri-state buffer \"REG_TMPA\[1\]\[0\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[1\]\[1\] " "Converted tri-state buffer \"REG_TMPA\[1\]\[1\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[1\]\[2\] " "Converted tri-state buffer \"REG_TMPA\[1\]\[2\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[1\]\[3\] " "Converted tri-state buffer \"REG_TMPA\[1\]\[3\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[1\]\[4\] " "Converted tri-state buffer \"REG_TMPA\[1\]\[4\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[1\]\[5\] " "Converted tri-state buffer \"REG_TMPA\[1\]\[5\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[1\]\[6\] " "Converted tri-state buffer \"REG_TMPA\[1\]\[6\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[1\]\[7\] " "Converted tri-state buffer \"REG_TMPA\[1\]\[7\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[1\]\[8\] " "Converted tri-state buffer \"REG_TMPA\[1\]\[8\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[1\]\[9\] " "Converted tri-state buffer \"REG_TMPA\[1\]\[9\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[1\]\[10\] " "Converted tri-state buffer \"REG_TMPA\[1\]\[10\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[1\]\[11\] " "Converted tri-state buffer \"REG_TMPA\[1\]\[11\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[1\]\[12\] " "Converted tri-state buffer \"REG_TMPA\[1\]\[12\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[1\]\[13\] " "Converted tri-state buffer \"REG_TMPA\[1\]\[13\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[1\]\[14\] " "Converted tri-state buffer \"REG_TMPA\[1\]\[14\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[1\]\[15\] " "Converted tri-state buffer \"REG_TMPA\[1\]\[15\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[1\]\[16\] " "Converted tri-state buffer \"REG_TMPA\[1\]\[16\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[1\]\[17\] " "Converted tri-state buffer \"REG_TMPA\[1\]\[17\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[1\]\[18\] " "Converted tri-state buffer \"REG_TMPA\[1\]\[18\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[1\]\[19\] " "Converted tri-state buffer \"REG_TMPA\[1\]\[19\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[1\]\[20\] " "Converted tri-state buffer \"REG_TMPA\[1\]\[20\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[1\]\[21\] " "Converted tri-state buffer \"REG_TMPA\[1\]\[21\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[1\]\[22\] " "Converted tri-state buffer \"REG_TMPA\[1\]\[22\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[1\]\[23\] " "Converted tri-state buffer \"REG_TMPA\[1\]\[23\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[1\]\[24\] " "Converted tri-state buffer \"REG_TMPA\[1\]\[24\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[1\]\[25\] " "Converted tri-state buffer \"REG_TMPA\[1\]\[25\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[1\]\[26\] " "Converted tri-state buffer \"REG_TMPA\[1\]\[26\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[1\]\[27\] " "Converted tri-state buffer \"REG_TMPA\[1\]\[27\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[1\]\[28\] " "Converted tri-state buffer \"REG_TMPA\[1\]\[28\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[1\]\[29\] " "Converted tri-state buffer \"REG_TMPA\[1\]\[29\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[1\]\[30\] " "Converted tri-state buffer \"REG_TMPA\[1\]\[30\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[1\]\[31\] " "Converted tri-state buffer \"REG_TMPA\[1\]\[31\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[0\]\[0\] " "Converted tri-state buffer \"REG_TMPB\[0\]\[0\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[0\]\[1\] " "Converted tri-state buffer \"REG_TMPB\[0\]\[1\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[0\]\[2\] " "Converted tri-state buffer \"REG_TMPB\[0\]\[2\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[0\]\[3\] " "Converted tri-state buffer \"REG_TMPB\[0\]\[3\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[0\]\[4\] " "Converted tri-state buffer \"REG_TMPB\[0\]\[4\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[0\]\[5\] " "Converted tri-state buffer \"REG_TMPB\[0\]\[5\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[0\]\[6\] " "Converted tri-state buffer \"REG_TMPB\[0\]\[6\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[0\]\[7\] " "Converted tri-state buffer \"REG_TMPB\[0\]\[7\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[0\]\[8\] " "Converted tri-state buffer \"REG_TMPB\[0\]\[8\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[0\]\[9\] " "Converted tri-state buffer \"REG_TMPB\[0\]\[9\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[0\]\[10\] " "Converted tri-state buffer \"REG_TMPB\[0\]\[10\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[0\]\[11\] " "Converted tri-state buffer \"REG_TMPB\[0\]\[11\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[0\]\[12\] " "Converted tri-state buffer \"REG_TMPB\[0\]\[12\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[0\]\[13\] " "Converted tri-state buffer \"REG_TMPB\[0\]\[13\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[0\]\[14\] " "Converted tri-state buffer \"REG_TMPB\[0\]\[14\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[0\]\[15\] " "Converted tri-state buffer \"REG_TMPB\[0\]\[15\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[0\]\[16\] " "Converted tri-state buffer \"REG_TMPB\[0\]\[16\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[0\]\[17\] " "Converted tri-state buffer \"REG_TMPB\[0\]\[17\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[0\]\[18\] " "Converted tri-state buffer \"REG_TMPB\[0\]\[18\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[0\]\[19\] " "Converted tri-state buffer \"REG_TMPB\[0\]\[19\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[0\]\[20\] " "Converted tri-state buffer \"REG_TMPB\[0\]\[20\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[0\]\[21\] " "Converted tri-state buffer \"REG_TMPB\[0\]\[21\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[0\]\[22\] " "Converted tri-state buffer \"REG_TMPB\[0\]\[22\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[0\]\[23\] " "Converted tri-state buffer \"REG_TMPB\[0\]\[23\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[0\]\[24\] " "Converted tri-state buffer \"REG_TMPB\[0\]\[24\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[0\]\[25\] " "Converted tri-state buffer \"REG_TMPB\[0\]\[25\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[0\]\[26\] " "Converted tri-state buffer \"REG_TMPB\[0\]\[26\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[0\]\[27\] " "Converted tri-state buffer \"REG_TMPB\[0\]\[27\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[0\]\[28\] " "Converted tri-state buffer \"REG_TMPB\[0\]\[28\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[0\]\[29\] " "Converted tri-state buffer \"REG_TMPB\[0\]\[29\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[0\]\[30\] " "Converted tri-state buffer \"REG_TMPB\[0\]\[30\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPB\[0\]\[31\] " "Converted tri-state buffer \"REG_TMPB\[0\]\[31\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[0\]\[0\] " "Converted tri-state buffer \"REG_TMPA\[0\]\[0\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[0\]\[1\] " "Converted tri-state buffer \"REG_TMPA\[0\]\[1\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[0\]\[2\] " "Converted tri-state buffer \"REG_TMPA\[0\]\[2\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[0\]\[3\] " "Converted tri-state buffer \"REG_TMPA\[0\]\[3\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[0\]\[4\] " "Converted tri-state buffer \"REG_TMPA\[0\]\[4\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[0\]\[5\] " "Converted tri-state buffer \"REG_TMPA\[0\]\[5\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[0\]\[6\] " "Converted tri-state buffer \"REG_TMPA\[0\]\[6\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[0\]\[7\] " "Converted tri-state buffer \"REG_TMPA\[0\]\[7\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[0\]\[8\] " "Converted tri-state buffer \"REG_TMPA\[0\]\[8\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[0\]\[9\] " "Converted tri-state buffer \"REG_TMPA\[0\]\[9\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[0\]\[10\] " "Converted tri-state buffer \"REG_TMPA\[0\]\[10\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[0\]\[11\] " "Converted tri-state buffer \"REG_TMPA\[0\]\[11\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[0\]\[12\] " "Converted tri-state buffer \"REG_TMPA\[0\]\[12\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[0\]\[13\] " "Converted tri-state buffer \"REG_TMPA\[0\]\[13\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[0\]\[14\] " "Converted tri-state buffer \"REG_TMPA\[0\]\[14\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[0\]\[15\] " "Converted tri-state buffer \"REG_TMPA\[0\]\[15\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[0\]\[16\] " "Converted tri-state buffer \"REG_TMPA\[0\]\[16\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[0\]\[17\] " "Converted tri-state buffer \"REG_TMPA\[0\]\[17\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[0\]\[18\] " "Converted tri-state buffer \"REG_TMPA\[0\]\[18\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[0\]\[19\] " "Converted tri-state buffer \"REG_TMPA\[0\]\[19\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[0\]\[20\] " "Converted tri-state buffer \"REG_TMPA\[0\]\[20\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[0\]\[21\] " "Converted tri-state buffer \"REG_TMPA\[0\]\[21\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[0\]\[22\] " "Converted tri-state buffer \"REG_TMPA\[0\]\[22\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[0\]\[23\] " "Converted tri-state buffer \"REG_TMPA\[0\]\[23\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[0\]\[24\] " "Converted tri-state buffer \"REG_TMPA\[0\]\[24\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[0\]\[25\] " "Converted tri-state buffer \"REG_TMPA\[0\]\[25\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[0\]\[26\] " "Converted tri-state buffer \"REG_TMPA\[0\]\[26\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[0\]\[27\] " "Converted tri-state buffer \"REG_TMPA\[0\]\[27\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[0\]\[28\] " "Converted tri-state buffer \"REG_TMPA\[0\]\[28\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[0\]\[29\] " "Converted tri-state buffer \"REG_TMPA\[0\]\[29\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[0\]\[30\] " "Converted tri-state buffer \"REG_TMPA\[0\]\[30\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_TMPA\[0\]\[31\] " "Converted tri-state buffer \"REG_TMPA\[0\]\[31\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665348808463 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1665348808463 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1665348809038 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1665348809380 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1665348811006 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665348811006 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2434 " "Implemented 2434 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "50 " "Implemented 50 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1665348811126 ""} { "Info" "ICUT_CUT_TM_OPINS" "64 " "Implemented 64 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1665348811126 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2320 " "Implemented 2320 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1665348811126 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1665348811126 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 2051 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 2051 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4776 " "Peak virtual memory: 4776 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1665348811168 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Oct 09 16:53:31 2022 " "Processing ended: Sun Oct 09 16:53:31 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1665348811168 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1665348811168 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1665348811168 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1665348811168 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1665348812595 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1665348812603 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Oct 09 16:53:32 2022 " "Processing started: Sun Oct 09 16:53:32 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1665348812603 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1665348812603 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off regfile -c regfile " "Command: quartus_fit --read_settings_files=off --write_settings_files=off regfile -c regfile" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1665348812603 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1665348812714 ""}
{ "Info" "0" "" "Project  = regfile" {  } {  } 0 0 "Project  = regfile" 0 0 "Fitter" 0 0 1665348812714 ""}
{ "Info" "0" "" "Revision = regfile" {  } {  } 0 0 "Revision = regfile" 0 0 "Fitter" 0 0 1665348812714 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1665348812777 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1665348812778 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "regfile EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"regfile\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1665348812796 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1665348812854 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1665348812854 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1665348813154 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1665348813158 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1665348813237 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1665348813237 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1665348813237 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1665348813237 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1665348813237 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1665348813237 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1665348813237 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1665348813237 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1665348813237 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1665348813237 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "d:/intelfpgalite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpgalite/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/" { { 0 { 0 ""} 0 2723 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1665348813245 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "d:/intelfpgalite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpgalite/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/" { { 0 { 0 ""} 0 2725 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1665348813245 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "d:/intelfpgalite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpgalite/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/" { { 0 { 0 ""} 0 2727 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1665348813245 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "d:/intelfpgalite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpgalite/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/" { { 0 { 0 ""} 0 2729 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1665348813245 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "d:/intelfpgalite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpgalite/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/" { { 0 { 0 ""} 0 2731 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1665348813245 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1665348813245 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1665348813248 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "114 114 " "No exact pin location assignment(s) for 114 pins of 114 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1665348814243 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "regfile.sdc " "Synopsys Design Constraints File file not found: 'regfile.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1665348814659 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1665348814660 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1665348814678 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1665348814678 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1665348814679 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clock~input (placed in PIN J1 (CLK1, DIFFCLK_0n)) " "Automatically promoted node clock~input (placed in PIN J1 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1665348814895 ""}  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 9 0 0 } } { "temporary_test_loc" "" { Generic "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/" { { 0 { 0 ""} 0 2680 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1665348814895 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ctrl_reset~input (placed in PIN Y2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node ctrl_reset~input (placed in PIN Y2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1665348814895 ""}  } { { "regfile.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/regfile.v" 9 0 0 } } { "temporary_test_loc" "" { Generic "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/" { { 0 { 0 ""} 0 2681 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1665348814895 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1665348815207 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1665348815209 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1665348815209 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1665348815211 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1665348815216 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1665348815219 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1665348815219 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1665348815221 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1665348815304 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1665348815306 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1665348815306 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "112 unused 2.5V 48 64 0 " "Number of I/O pins in group: 112 (unused VREF, 2.5V VCCIO, 48 input, 64 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1665348815312 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1665348815312 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1665348815312 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 5 51 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 5 total pin(s) used --  51 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1665348815313 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 1 62 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  62 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1665348815313 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 73 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  73 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1665348815313 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 71 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1665348815313 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 65 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  65 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1665348815313 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 57 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  57 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1665348815313 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 72 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  72 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1665348815313 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 71 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1665348815313 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1665348815313 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1665348815313 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1665348815654 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1665348815658 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1665348817683 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1665348817943 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1665348817982 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1665348820138 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1665348820138 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1665348820619 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "21 X46_Y49 X57_Y60 " "Router estimated peak interconnect usage is 21% of the available device resources in the region that extends from location X46_Y49 to location X57_Y60" {  } { { "loc" "" { Generic "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/" { { 1 { 0 "Router estimated peak interconnect usage is 21% of the available device resources in the region that extends from location X46_Y49 to location X57_Y60"} { { 12 { 0 ""} 46 49 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1665348823596 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1665348823596 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1665348824074 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1665348824074 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1665348824074 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1665348824076 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.12 " "Total time spent on timing analysis during the Fitter is 0.12 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1665348824208 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1665348824226 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1665348824520 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1665348824520 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1665348824811 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1665348825370 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/intelFPGALite/quartus/work_ece550/Checkpoint3/output_files/regfile.fit.smsg " "Generated suppressed messages file D:/intelFPGALite/quartus/work_ece550/Checkpoint3/output_files/regfile.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1665348826055 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5849 " "Peak virtual memory: 5849 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1665348826463 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Oct 09 16:53:46 2022 " "Processing ended: Sun Oct 09 16:53:46 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1665348826463 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1665348826463 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1665348826463 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1665348826463 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1665348828029 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1665348828039 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Oct 09 16:53:47 2022 " "Processing started: Sun Oct 09 16:53:47 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1665348828039 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1665348828039 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off regfile -c regfile " "Command: quartus_asm --read_settings_files=off --write_settings_files=off regfile -c regfile" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1665348828039 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1665348828366 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1665348830607 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1665348830696 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4681 " "Peak virtual memory: 4681 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1665348830972 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Oct 09 16:53:50 2022 " "Processing ended: Sun Oct 09 16:53:50 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1665348830972 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1665348830972 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1665348830972 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1665348830972 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1665348831680 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1665348832483 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1665348832492 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Oct 09 16:53:52 2022 " "Processing started: Sun Oct 09 16:53:52 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1665348832492 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1665348832492 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta regfile -c regfile " "Command: quartus_sta regfile -c regfile" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1665348832492 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "TimeQuest Timing Analyzer" 0 0 1665348832610 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "TimeQuest Timing Analyzer" 0 -1 1665348832740 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1665348832740 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1665348832790 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1665348832790 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "regfile.sdc " "Synopsys Design Constraints File file not found: 'regfile.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "TimeQuest Timing Analyzer" 0 -1 1665348833223 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1665348833223 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock clock " "create_clock -period 1.000 -name clock clock" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1665348833227 ""}  } {  } 0 332105 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1665348833227 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1665348833236 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "TimeQuest Timing Analyzer" 0 -1 1665348833236 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1665348833237 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1665348833248 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1665348833249 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1665348833258 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1665348833261 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1665348833264 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1665348833266 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1665348833266 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1665348833266 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665348833269 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665348833269 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000           -1277.720 clock  " "   -3.000           -1277.720 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665348833269 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1665348833269 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1665348833289 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1665348833307 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1665348833614 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "TimeQuest Timing Analyzer" 0 -1 1665348833718 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1665348833720 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1665348833725 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1665348833729 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1665348833732 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1665348833735 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1665348833735 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1665348833735 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665348833738 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665348833738 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000           -1277.720 clock  " "   -3.000           -1277.720 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665348833738 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1665348833738 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1665348833758 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "TimeQuest Timing Analyzer" 0 -1 1665348833845 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1665348833848 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1665348833851 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1665348833854 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1665348833856 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1665348833857 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1665348833857 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665348833859 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665348833859 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000           -1055.917 clock  " "   -3.000           -1055.917 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665348833859 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1665348833859 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1665348834234 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1665348834257 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 5 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4873 " "Peak virtual memory: 4873 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1665348834309 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Oct 09 16:53:54 2022 " "Processing ended: Sun Oct 09 16:53:54 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1665348834309 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1665348834309 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1665348834309 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1665348834309 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "TimeQuest Timing Analyzer" 0 -1 1665348835486 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1665348835495 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Oct 09 16:53:55 2022 " "Processing started: Sun Oct 09 16:53:55 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1665348835495 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1665348835495 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off regfile -c regfile " "Command: quartus_eda --read_settings_files=off --write_settings_files=off regfile -c regfile" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1665348835495 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1665348835910 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "regfile_7_1200mv_85c_slow.vo D:/intelFPGALite/quartus/work_ece550/Checkpoint3/simulation/modelsim/ simulation " "Generated file regfile_7_1200mv_85c_slow.vo in folder \"D:/intelFPGALite/quartus/work_ece550/Checkpoint3/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1665348836229 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "regfile_7_1200mv_0c_slow.vo D:/intelFPGALite/quartus/work_ece550/Checkpoint3/simulation/modelsim/ simulation " "Generated file regfile_7_1200mv_0c_slow.vo in folder \"D:/intelFPGALite/quartus/work_ece550/Checkpoint3/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1665348836413 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "regfile_min_1200mv_0c_fast.vo D:/intelFPGALite/quartus/work_ece550/Checkpoint3/simulation/modelsim/ simulation " "Generated file regfile_min_1200mv_0c_fast.vo in folder \"D:/intelFPGALite/quartus/work_ece550/Checkpoint3/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1665348836596 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "regfile.vo D:/intelFPGALite/quartus/work_ece550/Checkpoint3/simulation/modelsim/ simulation " "Generated file regfile.vo in folder \"D:/intelFPGALite/quartus/work_ece550/Checkpoint3/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1665348836779 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "regfile_7_1200mv_85c_v_slow.sdo D:/intelFPGALite/quartus/work_ece550/Checkpoint3/simulation/modelsim/ simulation " "Generated file regfile_7_1200mv_85c_v_slow.sdo in folder \"D:/intelFPGALite/quartus/work_ece550/Checkpoint3/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1665348836931 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "regfile_7_1200mv_0c_v_slow.sdo D:/intelFPGALite/quartus/work_ece550/Checkpoint3/simulation/modelsim/ simulation " "Generated file regfile_7_1200mv_0c_v_slow.sdo in folder \"D:/intelFPGALite/quartus/work_ece550/Checkpoint3/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1665348837081 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "regfile_min_1200mv_0c_v_fast.sdo D:/intelFPGALite/quartus/work_ece550/Checkpoint3/simulation/modelsim/ simulation " "Generated file regfile_min_1200mv_0c_v_fast.sdo in folder \"D:/intelFPGALite/quartus/work_ece550/Checkpoint3/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1665348837232 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "regfile_v.sdo D:/intelFPGALite/quartus/work_ece550/Checkpoint3/simulation/modelsim/ simulation " "Generated file regfile_v.sdo in folder \"D:/intelFPGALite/quartus/work_ece550/Checkpoint3/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1665348837415 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4662 " "Peak virtual memory: 4662 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1665348837458 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Oct 09 16:53:57 2022 " "Processing ended: Sun Oct 09 16:53:57 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1665348837458 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1665348837458 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1665348837458 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1665348837458 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 2063 s " "Quartus Prime Full Compilation was successful. 0 errors, 2063 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1665348838067 ""}
