# 
# ===============================================================================
#                               Allegro PCB Router                               
# Copyright 1990-2010 Cadence Design Systems, Inc.  All Rights Reserved.
# ===============================================================================
# 
# Software licensed for sale by Cadence Design Systems, Inc.
# Current time = Tue May 17 00:21:50 2022
# 
# Allegro PCB Router v17-2-51 made 2020/07/07 at 11:25:37
# Running on: laptop-m2sh2orp, OS Version: WindowsNT 6.2.9200, Architecture: Intel Pentium
# Licensing: The program will not obey any unlicensed rules
# No graphics will be displayed.
# Design Name D:/PKU/SmartPublicBathroom/Project/1_ShowerTerminal/Hardware/2_PCB\SHOWERTERMINAL.dsn
# Batch File Name: pasde.do
# Did File Name: D:/PKU/SmartPublicBathroom/Project/1_ShowerTerminal/Hardware/2_PCB/specctra.did
# Current time = Tue May 17 00:21:50 2022
# PCB D:/PKU/SmartPublicBathroom/Project/1_ShowerTerminal/Hardware/2_PCB
# Master Unit set up as: MIL 1000
# PCB Limits xlo=-70.8600 ylo=-110.2300 xhi=3220.4700 yhi=4047.2400
# Total 74 Images Consolidated.
# Via VIA z=1, 2 xlo=-12.0000 ylo=-12.0000 xhi= 12.0000 yhi= 12.0000
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# <<WARNING:>> Potential non fixed positive shape alignment with the host CAD system exists.
#              Allegro PCB Router does not perform any operations to remove or identify slivers and isolations.
#              If the host CAD system performs such an operation, the user may experience unrouted
#              or DRC alignment issues.
#              The user must perform final unrouted/DRC validation within the host CAD system.
# Wires Processed 444, Vias Processed 106
# Using colormap in design file.
# Layers Processed: Signal Layers 2
# Components Placed 119, Images Processed 145, Padstacks Processed 33
# Nets Processed 103, Net Terminals 459
# PCB Area=11308845.099  EIC=26  Area/EIC=434955.581  SMDs=91
# Total Pin Count: 375
# Signal Connections Created 10
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width= 8.0000, Clearance= 8.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width= 8.0000, Clearance= 8.0000
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Wiring Statistics ----------------- D:/PKU/SmartPublicBathroom/Project/1_ShowerTerminal/Hardware/2_PCB\SHOWERTERMINAL.dsn
# Nets 103 Connections 250 Unroutes 10
# Signal Layers 2 Power Layers 0
# Wire Junctions 115, at vias 40 Total Vias 106
# Percent Connected   93.60
# Manhattan Length 131654.4850 Horizontal 64733.9750 Vertical 66920.5100
# Routed Length 130050.6526 Horizontal 72991.1400 Vertical 69316.5900
# Ratio Actual / Manhattan   0.9878
# Unconnected Length 3098.5700 Horizontal 506.5500 Vertical 2592.0200
# Total Conflicts: 12 (Cross: 0, Clear: 12, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Loading Do File pasde.do ...
# Loading Do File D:/PKU/SmartPublicBathroom/Project/1_ShowerTerminal/Hardware/2_PCB\SHOWERTERMINAL_rules.do ...
# Colormap Written to File _notify.std
# Enter command <# Loading Do File C:/Users/Jessi_10/AppData/Local/Temp/#Taaaaam29400.tmp ...
# All Components Unselected.
# All Nets Unselected.
set route_diagonal 0
grid wire 0.010000 (direction x) (offset 0.000000)
grid wire 0.010000 (direction y) (offset 0.000000)
grid via 0.010000 (direction x) (offset 0.000000)
grid via 0.010000 (direction y) (offset 0.000000)
protect all wires
# All Wires Protected.
direction TOP horizontal
select layer TOP
unprotect layer_wires TOP
# Wires on layer TOP were Unprotected.
direction BOTTOM vertical
select layer BOTTOM
unprotect layer_wires BOTTOM
# Wires on layer BOTTOM were Unprotected.
cost via -1
# System default cost will be used.
set turbo_stagger off
limit outside -1
rule pcb (patterns_allowed  trombone accordion)
set pattern_stacking on
rule pcb (sawtooth_amplitude -1 -1)
rule pcb (sawtooth_gap -1)
rule pcb (accordion_amplitude -1 -1)
rule pcb (accordion_gap -1)
rule pcb (trombone_run_length -1)
rule pcb (trombone_gap -1)
unprotect selected
# All Selected Wires Unprotected.
route 25 1
# Current time = Tue May 17 00:22:07 2022
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width= 8.0000, Clearance= 8.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width= 8.0000, Clearance= 8.0000
# 
# Wiring Statistics ----------------- D:/PKU/SmartPublicBathroom/Project/1_ShowerTerminal/Hardware/2_PCB\SHOWERTERMINAL.dsn
# Nets 103 Connections 250 Unroutes 10
# Signal Layers 2 Power Layers 0
# Wire Junctions 115, at vias 40 Total Vias 106
# Percent Connected   93.60
# Manhattan Length 131654.4850 Horizontal 64733.9750 Vertical 66920.5100
# Routed Length 130050.6526 Horizontal 72991.1400 Vertical 69316.5900
# Ratio Actual / Manhattan   0.9878
# Unconnected Length 3098.5700 Horizontal 506.5500 Vertical 2592.0200
# Start Route Pass 1 of 25
# Routing 441 wires.
# 55 bend points have been removed.
# 0 bend points have been removed.
# 19 bend points have been removed.
# Total Conflicts: 11 (Cross: 4, Clear: 7, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 1
# Attempts 346 Successes 344 Failures 2 Vias 134
# Cpu Time = 0:00:00  Elapsed Time = 0:00:01
# End Pass 1 of 25
# 0 bend points have been removed.
# 0 bend points have been removed.
# 0 bend points have been removed.
# Start Route Pass 2 of 25
# Routing 28 wires.
# Total Conflicts: 1 (Cross: 1, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 27 Successes 27 Failures 0 Vias 135
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 2 of 25
# Start Route Pass 3 of 25
# Routing 2 wires.
# 7 bend points have been removed.
# 0 bend points have been removed.
# 2 bend points have been removed.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 2 Successes 2 Failures 0 Vias 136
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 3 of 25
# Cpu Time = 0:00:00  Elapsed Time = 0:00:01
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width= 8.0000, Clearance= 8.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width= 8.0000, Clearance= 8.0000
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Route    |  1|     4|     7|   2|    1|  134|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|     1|     0|   0|    0|  135|    0|   0| 90|  0:00:00|  0:00:00|
# Route    |  3|     0|     0|   0|    0|  136|    0|   0|100|  0:00:00|  0:00:00|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:00
# 
# Wiring Statistics ----------------- D:/PKU/SmartPublicBathroom/Project/1_ShowerTerminal/Hardware/2_PCB\SHOWERTERMINAL.dsn
# Nets 103 Connections 250 Unroutes 0
# Signal Layers 2 Power Layers 0
# Wire Junctions 113, at vias 34 Total Vias 136
# Percent Connected  100.00
# Manhattan Length 135626.7900 Horizontal 67557.6810 Vertical 68069.1090
# Routed Length 146854.6514 Horizontal 74793.6200 Vertical 72702.2450
# Ratio Actual / Manhattan   1.0828
# Unconnected Length   0.0000 Horizontal   0.0000 Vertical   0.0000
clean 2
# Current time = Tue May 17 00:22:08 2022
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width= 8.0000, Clearance= 8.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width= 8.0000, Clearance= 8.0000
# 
# Wiring Statistics ----------------- D:/PKU/SmartPublicBathroom/Project/1_ShowerTerminal/Hardware/2_PCB\SHOWERTERMINAL.dsn
# Nets 103 Connections 250 Unroutes 0
# Signal Layers 2 Power Layers 0
# Wire Junctions 113, at vias 34 Total Vias 136
# Percent Connected  100.00
# Manhattan Length 135626.7900 Horizontal 67557.6810 Vertical 68069.1090
# Routed Length 146854.6514 Horizontal 74793.6200 Vertical 72702.2450
# Ratio Actual / Manhattan   1.0828
# Unconnected Length   0.0000 Horizontal   0.0000 Vertical   0.0000
# Start Clean Pass 1 of 2
# Routing 463 wires.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 357 Successes 355 Failures 2 Vias 117
# Cpu Time = 0:00:01  Elapsed Time = 0:00:00
# End Pass 1 of 2
# Start Clean Pass 2 of 2
# Routing 470 wires.
# 4 bend points have been removed.
# 0 bend points have been removed.
# 6 bend points have been removed.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 359 Successes 356 Failures 3 Vias 118
# Cpu Time = 0:00:01  Elapsed Time = 0:00:00
# End Pass 2 of 2
# Cpu Time = 0:00:02  Elapsed Time = 0:00:00
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width= 8.0000, Clearance= 8.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width= 8.0000, Clearance= 8.0000
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Route    |  1|     4|     7|   2|    1|  134|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|     1|     0|   0|    0|  135|    0|   0| 90|  0:00:00|  0:00:00|
# Route    |  3|     0|     0|   0|    0|  136|    0|   0|100|  0:00:00|  0:00:00|
# Clean    |  4|     0|     0|   2|    0|  117|    0|   0|   |  0:00:01|  0:00:01|
# Clean    |  5|     0|     0|   3|    0|  118|    0|   0|   |  0:00:01|  0:00:02|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:02
# 
# Wiring Statistics ----------------- D:/PKU/SmartPublicBathroom/Project/1_ShowerTerminal/Hardware/2_PCB\SHOWERTERMINAL.dsn
# Nets 103 Connections 250 Unroutes 0
# Signal Layers 2 Power Layers 0
# Wire Junctions 118, at vias 37 Total Vias 118
# Percent Connected  100.00
# Manhattan Length 137037.9550 Horizontal 67981.6060 Vertical 69056.3490
# Routed Length 144748.2785 Horizontal 74998.0600 Vertical 70079.9460
# Ratio Actual / Manhattan   1.0563
# Unconnected Length   0.0000 Horizontal   0.0000 Vertical   0.0000
critic
# Current time = Tue May 17 00:22:08 2022
# 1 bend points have been removed.
# 0 bend points have been removed.
# 0 bend points have been removed.
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Wiring Statistics ----------------- D:/PKU/SmartPublicBathroom/Project/1_ShowerTerminal/Hardware/2_PCB\SHOWERTERMINAL.dsn
# Nets 103 Connections 250 Unroutes 0
# Signal Layers 2 Power Layers 0
# Wire Junctions 118, at vias 37 Total Vias 118
# Percent Connected  100.00
# Manhattan Length 137037.9550 Horizontal 67942.9520 Vertical 69095.0030
# Routed Length 144748.2785 Horizontal 74998.0600 Vertical 70079.9460
# Ratio Actual / Manhattan   1.0563
# Unconnected Length   0.0000 Horizontal   0.0000 Vertical   0.0000
miter 4 (style diagonal) (pin) (slant) (tjunction) (bend) (layer TOP BOTTOM)
# Diagonal wire corners are preferred.
# Current time = Tue May 17 00:22:08 2022
# 36 bend points have been removed.
# Convert orthogonal pin exit to diagonal...
# Convert wire segment to diagonal...
# Convert orthogonal corner to diagonal...
# 1 bend points have been removed.
# Corners changed 362
# 90 degree wire corners are preferred.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Cpu Time = 0:00:00  Elapsed Time = 0:00:01
# 
# Wiring Statistics ----------------- D:/PKU/SmartPublicBathroom/Project/1_ShowerTerminal/Hardware/2_PCB\SHOWERTERMINAL.dsn
# Nets 103 Connections 250 Unroutes 0
# Signal Layers 2 Power Layers 0
# Wire Junctions 113, at vias 39 Total Vias 118
# Percent Connected  100.00
# Manhattan Length 137037.9550 Horizontal 67942.9520 Vertical 69095.0030
# Routed Length 134083.5413 Horizontal 75328.9200 Vertical 70277.1460
# Ratio Actual / Manhattan   0.9784
# Unconnected Length   0.0000 Horizontal   0.0000 Vertical   0.0000
write routes (changed_only) (reset_changed) C:/Users/Jessi_10/AppData/Local/Temp/#Taaaaan29400.tmp
# <<WARNING:>> Non positive shape width (0) near the point 269340/2031100.
# <<WARNING:>> Non positive shape width (0) near the point 845320/2670000.
# <<WARNING:>> Non positive shape width (0) near the point 1663040/2409900.
# Routing Written to File C:/Users/Jessi_10/AppData/Local/Temp/#Taaaaan29400.tmp
quit
