{"vcs1":{"timestamp_begin":1729739356.715885209, "rt":1.60, "ut":0.33, "st":0.25}}
{"vcselab":{"timestamp_begin":1729739358.399010073, "rt":1.46, "ut":0.29, "st":0.19}}
{"link":{"timestamp_begin":1729739359.935297568, "rt":0.39, "ut":0.14, "st":0.20}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1729739356.091664563}
{"VCS_COMP_START_TIME": 1729739356.091664563}
{"VCS_COMP_END_TIME": 1729739361.515963849}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j4 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+SAMPLE +notimingchecks"}
{"vcs1": {"peak_mem": 329912}}
{"stitch_vcselab": {"peak_mem": 215160}}
