cocci_test_suite() {
	enum dc_irq_source cocci_id/* drivers/gpu/drm/amd/display/dc/irq/dcn20/irq_service_dcn20.c 43 */;
	struct irq_service_init_data *cocci_id/* drivers/gpu/drm/amd/display/dc/irq/dcn20/irq_service_dcn20.c 364 */;
	struct irq_service *cocci_id/* drivers/gpu/drm/amd/display/dc/irq/dcn20/irq_service_dcn20.c 363 */;
	void cocci_id/* drivers/gpu/drm/amd/display/dc/irq/dcn20/irq_service_dcn20.c 362 */;
	const struct irq_service_funcs cocci_id/* drivers/gpu/drm/amd/display/dc/irq/dcn20/irq_service_dcn20.c 358 */;
	const struct irq_source_info cocci_id/* drivers/gpu/drm/amd/display/dc/irq/dcn20/irq_service_dcn20.c 270 */[DAL_IRQ_SOURCES_NUMBER];
	const struct irq_source_info_funcs cocci_id/* drivers/gpu/drm/amd/display/dc/irq/dcn20/irq_service_dcn20.c 265 */;
	uint32_t cocci_id/* drivers/gpu/drm/amd/display/dc/irq/dcn20/irq_service_dcn20.c 127 */;
	const struct irq_source_info *cocci_id/* drivers/gpu/drm/amd/display/dc/irq/dcn20/irq_service_dcn20.c 125 */;
	bool cocci_id/* drivers/gpu/drm/amd/display/dc/irq/dcn20/irq_service_dcn20.c 123 */;
}
