{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1705208083279 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1705208083279 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jan 14 10:24:43 2024 " "Processing started: Sun Jan 14 10:24:43 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1705208083279 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705208083279 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off t2b_riscv_cpu -c t2b_riscv_cpu " "Command: quartus_map --read_settings_files=on --write_settings_files=off t2b_riscv_cpu -c t2b_riscv_cpu" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705208083279 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1705208083491 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1705208083491 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog_codes/pc.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog_codes/pc.v" { { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "verilog_codes/pc.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/pc.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705208091779 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705208091779 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog_codes/decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog_codes/decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 decoder " "Found entity 1: decoder" {  } { { "verilog_codes/decoder.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705208091780 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705208091780 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog_codes/control_unit.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog_codes/control_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 control_unit " "Found entity 1: control_unit" {  } { { "verilog_codes/control_unit.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/control_unit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705208091781 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705208091781 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog_codes/alu.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog_codes/alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "verilog_codes/alu.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/alu.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705208091782 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705208091782 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog_codes/registerfile.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog_codes/registerfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 registerfile " "Found entity 1: registerfile" {  } { { "verilog_codes/registerfile.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/registerfile.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705208091783 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705208091783 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instr_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file instr_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 instr_mem " "Found entity 1: instr_mem" {  } { { "instr_mem.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/instr_mem.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705208091783 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705208091783 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file data_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 data_mem " "Found entity 1: data_mem" {  } { { "data_mem.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/data_mem.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705208091784 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705208091784 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "riscv_cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file riscv_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 riscv_cpu " "Found entity 1: riscv_cpu" {  } { { "riscv_cpu.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/riscv_cpu.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705208091785 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705208091785 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "t2b_riscv_cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file t2b_riscv_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 t2b_riscv_cpu " "Found entity 1: t2b_riscv_cpu" {  } { { "t2b_riscv_cpu.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/t2b_riscv_cpu.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705208091785 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705208091785 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "t2b_riscv_cpu " "Elaborating entity \"t2b_riscv_cpu\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1705208091841 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 t2b_riscv_cpu.v(36) " "Verilog HDL assignment warning at t2b_riscv_cpu.v(36): truncated value with size 32 to match size of target (1)" {  } { { "t2b_riscv_cpu.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/t2b_riscv_cpu.v" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705208091842 "|t2b_riscv_cpu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "riscv_cpu riscv_cpu:rvsingle " "Elaborating entity \"riscv_cpu\" for hierarchy \"riscv_cpu:rvsingle\"" {  } { { "t2b_riscv_cpu.v" "rvsingle" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/t2b_riscv_cpu.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705208091844 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC riscv_cpu:rvsingle\|PC:b2v_inst " "Elaborating entity \"PC\" for hierarchy \"riscv_cpu:rvsingle\|PC:b2v_inst\"" {  } { { "riscv_cpu.v" "b2v_inst" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/riscv_cpu.v" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705208091846 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu riscv_cpu:rvsingle\|alu:b2v_inst1 " "Elaborating entity \"alu\" for hierarchy \"riscv_cpu:rvsingle\|alu:b2v_inst1\"" {  } { { "riscv_cpu.v" "b2v_inst1" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/riscv_cpu.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705208091848 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "72 32 alu.v(17) " "Verilog HDL assignment warning at alu.v(17): truncated value with size 72 to match size of target (32)" {  } { { "verilog_codes/alu.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/alu.v" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705208091850 "|t2b_riscv_cpu|riscv_cpu:rvsingle|alu:b2v_inst1"}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "alu.v(20) " "Verilog HDL Case Statement warning at alu.v(20): can't check case statement for completeness because the case expression has too many possible states" {  } { { "verilog_codes/alu.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/alu.v" 20 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Analysis & Synthesis" 0 -1 1705208091850 "|t2b_riscv_cpu|riscv_cpu:rvsingle|alu:b2v_inst1"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "alu.v(20) " "Verilog HDL Case Statement information at alu.v(20): all case item expressions in this case statement are onehot" {  } { { "verilog_codes/alu.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/alu.v" 20 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1705208091850 "|t2b_riscv_cpu|riscv_cpu:rvsingle|alu:b2v_inst1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_unit riscv_cpu:rvsingle\|control_unit:b2v_inst2 " "Elaborating entity \"control_unit\" for hierarchy \"riscv_cpu:rvsingle\|control_unit:b2v_inst2\"" {  } { { "riscv_cpu.v" "b2v_inst2" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/riscv_cpu.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705208091851 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "temp control_unit.v(22) " "Verilog HDL or VHDL warning at control_unit.v(22): object \"temp\" assigned a value but never read" {  } { { "verilog_codes/control_unit.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/control_unit.v" 22 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1705208091852 "|t2b_riscv_cpu|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 control_unit.v(40) " "Verilog HDL assignment warning at control_unit.v(40): truncated value with size 2 to match size of target (1)" {  } { { "verilog_codes/control_unit.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/control_unit.v" 40 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705208091853 "|t2b_riscv_cpu|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 control_unit.v(46) " "Verilog HDL assignment warning at control_unit.v(46): truncated value with size 32 to match size of target (2)" {  } { { "verilog_codes/control_unit.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/control_unit.v" 46 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705208091853 "|t2b_riscv_cpu|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "control_unit.v(57) " "Verilog HDL Case Statement warning at control_unit.v(57): incomplete case statement has no default case item" {  } { { "verilog_codes/control_unit.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/control_unit.v" 57 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1705208091854 "|t2b_riscv_cpu|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "control_unit.v(72) " "Verilog HDL Case Statement warning at control_unit.v(72): can't check case statement for completeness because the case expression has too many possible states" {  } { { "verilog_codes/control_unit.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/control_unit.v" 72 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Analysis & Synthesis" 0 -1 1705208091854 "|t2b_riscv_cpu|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "control_unit.v(72) " "Verilog HDL Case Statement warning at control_unit.v(72): incomplete case statement has no default case item" {  } { { "verilog_codes/control_unit.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/control_unit.v" 72 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1705208091854 "|t2b_riscv_cpu|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "control_unit.v(47) " "Verilog HDL Case Statement warning at control_unit.v(47): can't check case statement for completeness because the case expression has too many possible states" {  } { { "verilog_codes/control_unit.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/control_unit.v" 47 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Analysis & Synthesis" 0 -1 1705208091854 "|t2b_riscv_cpu|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "control_unit.v(47) " "Verilog HDL Case Statement warning at control_unit.v(47): incomplete case statement has no default case item" {  } { { "verilog_codes/control_unit.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/control_unit.v" 47 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1705208091854 "|t2b_riscv_cpu|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "control_unit.v(47) " "Verilog HDL Case Statement information at control_unit.v(47): all case item expressions in this case statement are onehot" {  } { { "verilog_codes/control_unit.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/control_unit.v" 47 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1705208091855 "|t2b_riscv_cpu|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 control_unit.v(83) " "Verilog HDL assignment warning at control_unit.v(83): truncated value with size 2 to match size of target (1)" {  } { { "verilog_codes/control_unit.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/control_unit.v" 83 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705208091855 "|t2b_riscv_cpu|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 control_unit.v(84) " "Verilog HDL assignment warning at control_unit.v(84): truncated value with size 32 to match size of target (2)" {  } { { "verilog_codes/control_unit.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/control_unit.v" 84 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705208091855 "|t2b_riscv_cpu|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "control_unit.v(95) " "Verilog HDL Case Statement warning at control_unit.v(95): incomplete case statement has no default case item" {  } { { "verilog_codes/control_unit.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/control_unit.v" 95 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1705208091856 "|t2b_riscv_cpu|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "control_unit.v(85) " "Verilog HDL Case Statement warning at control_unit.v(85): can't check case statement for completeness because the case expression has too many possible states" {  } { { "verilog_codes/control_unit.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/control_unit.v" 85 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Analysis & Synthesis" 0 -1 1705208091856 "|t2b_riscv_cpu|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "control_unit.v(85) " "Verilog HDL Case Statement warning at control_unit.v(85): incomplete case statement has no default case item" {  } { { "verilog_codes/control_unit.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/control_unit.v" 85 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1705208091856 "|t2b_riscv_cpu|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "control_unit.v(85) " "Verilog HDL Case Statement information at control_unit.v(85): all case item expressions in this case statement are onehot" {  } { { "verilog_codes/control_unit.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/control_unit.v" 85 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1705208091856 "|t2b_riscv_cpu|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 32 control_unit.v(108) " "Verilog HDL assignment warning at control_unit.v(108): truncated value with size 33 to match size of target (32)" {  } { { "verilog_codes/control_unit.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/control_unit.v" 108 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705208091857 "|t2b_riscv_cpu|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 control_unit.v(109) " "Verilog HDL assignment warning at control_unit.v(109): truncated value with size 2 to match size of target (1)" {  } { { "verilog_codes/control_unit.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/control_unit.v" 109 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705208091857 "|t2b_riscv_cpu|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 control_unit.v(112) " "Verilog HDL assignment warning at control_unit.v(112): truncated value with size 2 to match size of target (1)" {  } { { "verilog_codes/control_unit.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/control_unit.v" 112 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705208091857 "|t2b_riscv_cpu|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 32 control_unit.v(118) " "Verilog HDL assignment warning at control_unit.v(118): truncated value with size 33 to match size of target (32)" {  } { { "verilog_codes/control_unit.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/control_unit.v" 118 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705208091857 "|t2b_riscv_cpu|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 control_unit.v(119) " "Verilog HDL assignment warning at control_unit.v(119): truncated value with size 2 to match size of target (1)" {  } { { "verilog_codes/control_unit.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/control_unit.v" 119 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705208091857 "|t2b_riscv_cpu|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 control_unit.v(122) " "Verilog HDL assignment warning at control_unit.v(122): truncated value with size 2 to match size of target (1)" {  } { { "verilog_codes/control_unit.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/control_unit.v" 122 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705208091857 "|t2b_riscv_cpu|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 32 control_unit.v(128) " "Verilog HDL assignment warning at control_unit.v(128): truncated value with size 33 to match size of target (32)" {  } { { "verilog_codes/control_unit.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/control_unit.v" 128 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705208091858 "|t2b_riscv_cpu|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 control_unit.v(129) " "Verilog HDL assignment warning at control_unit.v(129): truncated value with size 2 to match size of target (1)" {  } { { "verilog_codes/control_unit.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/control_unit.v" 129 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705208091858 "|t2b_riscv_cpu|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 control_unit.v(132) " "Verilog HDL assignment warning at control_unit.v(132): truncated value with size 2 to match size of target (1)" {  } { { "verilog_codes/control_unit.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/control_unit.v" 132 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705208091858 "|t2b_riscv_cpu|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 32 control_unit.v(138) " "Verilog HDL assignment warning at control_unit.v(138): truncated value with size 33 to match size of target (32)" {  } { { "verilog_codes/control_unit.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/control_unit.v" 138 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705208091858 "|t2b_riscv_cpu|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 control_unit.v(139) " "Verilog HDL assignment warning at control_unit.v(139): truncated value with size 2 to match size of target (1)" {  } { { "verilog_codes/control_unit.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/control_unit.v" 139 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705208091858 "|t2b_riscv_cpu|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 control_unit.v(142) " "Verilog HDL assignment warning at control_unit.v(142): truncated value with size 2 to match size of target (1)" {  } { { "verilog_codes/control_unit.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/control_unit.v" 142 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705208091858 "|t2b_riscv_cpu|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 32 control_unit.v(148) " "Verilog HDL assignment warning at control_unit.v(148): truncated value with size 33 to match size of target (32)" {  } { { "verilog_codes/control_unit.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/control_unit.v" 148 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705208091859 "|t2b_riscv_cpu|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 control_unit.v(149) " "Verilog HDL assignment warning at control_unit.v(149): truncated value with size 2 to match size of target (1)" {  } { { "verilog_codes/control_unit.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/control_unit.v" 149 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705208091859 "|t2b_riscv_cpu|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 control_unit.v(152) " "Verilog HDL assignment warning at control_unit.v(152): truncated value with size 2 to match size of target (1)" {  } { { "verilog_codes/control_unit.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/control_unit.v" 152 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705208091859 "|t2b_riscv_cpu|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 32 control_unit.v(158) " "Verilog HDL assignment warning at control_unit.v(158): truncated value with size 33 to match size of target (32)" {  } { { "verilog_codes/control_unit.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/control_unit.v" 158 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705208091859 "|t2b_riscv_cpu|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 control_unit.v(159) " "Verilog HDL assignment warning at control_unit.v(159): truncated value with size 2 to match size of target (1)" {  } { { "verilog_codes/control_unit.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/control_unit.v" 159 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705208091859 "|t2b_riscv_cpu|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 control_unit.v(162) " "Verilog HDL assignment warning at control_unit.v(162): truncated value with size 2 to match size of target (1)" {  } { { "verilog_codes/control_unit.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/control_unit.v" 162 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705208091859 "|t2b_riscv_cpu|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "control_unit.v(105) " "Verilog HDL Case Statement warning at control_unit.v(105): can't check case statement for completeness because the case expression has too many possible states" {  } { { "verilog_codes/control_unit.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/control_unit.v" 105 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Analysis & Synthesis" 0 -1 1705208091859 "|t2b_riscv_cpu|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "control_unit.v(105) " "Verilog HDL Case Statement warning at control_unit.v(105): incomplete case statement has no default case item" {  } { { "verilog_codes/control_unit.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/control_unit.v" 105 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1705208091860 "|t2b_riscv_cpu|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "control_unit.v(105) " "Verilog HDL Case Statement information at control_unit.v(105): all case item expressions in this case statement are onehot" {  } { { "verilog_codes/control_unit.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/control_unit.v" 105 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1705208091860 "|t2b_riscv_cpu|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 control_unit.v(171) " "Verilog HDL assignment warning at control_unit.v(171): truncated value with size 2 to match size of target (1)" {  } { { "verilog_codes/control_unit.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/control_unit.v" 171 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705208091860 "|t2b_riscv_cpu|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 control_unit.v(179) " "Verilog HDL assignment warning at control_unit.v(179): truncated value with size 2 to match size of target (1)" {  } { { "verilog_codes/control_unit.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/control_unit.v" 179 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705208091861 "|t2b_riscv_cpu|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "control_unit.v(36) " "Verilog HDL Case Statement warning at control_unit.v(36): incomplete case statement has no default case item" {  } { { "verilog_codes/control_unit.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/control_unit.v" 36 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1705208091861 "|t2b_riscv_cpu|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "jump control_unit.v(36) " "Verilog HDL Always Construct warning at control_unit.v(36): inferring latch(es) for variable \"jump\", which holds its previous value in one or more paths through the always construct" {  } { { "verilog_codes/control_unit.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/control_unit.v" 36 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1705208091868 "|t2b_riscv_cpu|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "j_signal control_unit.v(36) " "Verilog HDL Always Construct warning at control_unit.v(36): inferring latch(es) for variable \"j_signal\", which holds its previous value in one or more paths through the always construct" {  } { { "verilog_codes/control_unit.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/control_unit.v" 36 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1705208091868 "|t2b_riscv_cpu|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "final_output control_unit.v(36) " "Verilog HDL Always Construct warning at control_unit.v(36): inferring latch(es) for variable \"final_output\", which holds its previous value in one or more paths through the always construct" {  } { { "verilog_codes/control_unit.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/control_unit.v" 36 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1705208091868 "|t2b_riscv_cpu|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "wr_en control_unit.v(36) " "Verilog HDL Always Construct warning at control_unit.v(36): inferring latch(es) for variable \"wr_en\", which holds its previous value in one or more paths through the always construct" {  } { { "verilog_codes/control_unit.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/control_unit.v" 36 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1705208091868 "|t2b_riscv_cpu|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "instructions control_unit.v(36) " "Verilog HDL Always Construct warning at control_unit.v(36): inferring latch(es) for variable \"instructions\", which holds its previous value in one or more paths through the always construct" {  } { { "verilog_codes/control_unit.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/control_unit.v" 36 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1705208091868 "|t2b_riscv_cpu|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "wr_en_rf control_unit.v(36) " "Verilog HDL Always Construct warning at control_unit.v(36): inferring latch(es) for variable \"wr_en_rf\", which holds its previous value in one or more paths through the always construct" {  } { { "verilog_codes/control_unit.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/control_unit.v" 36 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1705208091869 "|t2b_riscv_cpu|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "addr control_unit.v(36) " "Verilog HDL Always Construct warning at control_unit.v(36): inferring latch(es) for variable \"addr\", which holds its previous value in one or more paths through the always construct" {  } { { "verilog_codes/control_unit.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/control_unit.v" 36 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1705208091869 "|t2b_riscv_cpu|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "mem_count control_unit.v(36) " "Verilog HDL Always Construct warning at control_unit.v(36): inferring latch(es) for variable \"mem_count\", which holds its previous value in one or more paths through the always construct" {  } { { "verilog_codes/control_unit.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/control_unit.v" 36 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1705208091869 "|t2b_riscv_cpu|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "mem_write control_unit.v(36) " "Verilog HDL Always Construct warning at control_unit.v(36): inferring latch(es) for variable \"mem_write\", which holds its previous value in one or more paths through the always construct" {  } { { "verilog_codes/control_unit.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/control_unit.v" 36 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1705208091869 "|t2b_riscv_cpu|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_write\[0\] control_unit.v(36) " "Inferred latch for \"mem_write\[0\]\" at control_unit.v(36)" {  } { { "verilog_codes/control_unit.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/control_unit.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705208091878 "|t2b_riscv_cpu|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_write\[1\] control_unit.v(36) " "Inferred latch for \"mem_write\[1\]\" at control_unit.v(36)" {  } { { "verilog_codes/control_unit.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/control_unit.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705208091878 "|t2b_riscv_cpu|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_write\[2\] control_unit.v(36) " "Inferred latch for \"mem_write\[2\]\" at control_unit.v(36)" {  } { { "verilog_codes/control_unit.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/control_unit.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705208091878 "|t2b_riscv_cpu|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_write\[3\] control_unit.v(36) " "Inferred latch for \"mem_write\[3\]\" at control_unit.v(36)" {  } { { "verilog_codes/control_unit.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/control_unit.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705208091878 "|t2b_riscv_cpu|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_write\[4\] control_unit.v(36) " "Inferred latch for \"mem_write\[4\]\" at control_unit.v(36)" {  } { { "verilog_codes/control_unit.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/control_unit.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705208091878 "|t2b_riscv_cpu|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_write\[5\] control_unit.v(36) " "Inferred latch for \"mem_write\[5\]\" at control_unit.v(36)" {  } { { "verilog_codes/control_unit.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/control_unit.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705208091878 "|t2b_riscv_cpu|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_write\[6\] control_unit.v(36) " "Inferred latch for \"mem_write\[6\]\" at control_unit.v(36)" {  } { { "verilog_codes/control_unit.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/control_unit.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705208091878 "|t2b_riscv_cpu|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_write\[7\] control_unit.v(36) " "Inferred latch for \"mem_write\[7\]\" at control_unit.v(36)" {  } { { "verilog_codes/control_unit.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/control_unit.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705208091878 "|t2b_riscv_cpu|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_write\[8\] control_unit.v(36) " "Inferred latch for \"mem_write\[8\]\" at control_unit.v(36)" {  } { { "verilog_codes/control_unit.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/control_unit.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705208091879 "|t2b_riscv_cpu|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_write\[9\] control_unit.v(36) " "Inferred latch for \"mem_write\[9\]\" at control_unit.v(36)" {  } { { "verilog_codes/control_unit.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/control_unit.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705208091879 "|t2b_riscv_cpu|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_write\[10\] control_unit.v(36) " "Inferred latch for \"mem_write\[10\]\" at control_unit.v(36)" {  } { { "verilog_codes/control_unit.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/control_unit.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705208091879 "|t2b_riscv_cpu|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_write\[11\] control_unit.v(36) " "Inferred latch for \"mem_write\[11\]\" at control_unit.v(36)" {  } { { "verilog_codes/control_unit.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/control_unit.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705208091879 "|t2b_riscv_cpu|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_write\[12\] control_unit.v(36) " "Inferred latch for \"mem_write\[12\]\" at control_unit.v(36)" {  } { { "verilog_codes/control_unit.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/control_unit.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705208091879 "|t2b_riscv_cpu|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_write\[13\] control_unit.v(36) " "Inferred latch for \"mem_write\[13\]\" at control_unit.v(36)" {  } { { "verilog_codes/control_unit.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/control_unit.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705208091879 "|t2b_riscv_cpu|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_write\[14\] control_unit.v(36) " "Inferred latch for \"mem_write\[14\]\" at control_unit.v(36)" {  } { { "verilog_codes/control_unit.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/control_unit.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705208091879 "|t2b_riscv_cpu|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_write\[15\] control_unit.v(36) " "Inferred latch for \"mem_write\[15\]\" at control_unit.v(36)" {  } { { "verilog_codes/control_unit.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/control_unit.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705208091879 "|t2b_riscv_cpu|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_write\[16\] control_unit.v(36) " "Inferred latch for \"mem_write\[16\]\" at control_unit.v(36)" {  } { { "verilog_codes/control_unit.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/control_unit.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705208091879 "|t2b_riscv_cpu|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_write\[17\] control_unit.v(36) " "Inferred latch for \"mem_write\[17\]\" at control_unit.v(36)" {  } { { "verilog_codes/control_unit.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/control_unit.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705208091880 "|t2b_riscv_cpu|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_write\[18\] control_unit.v(36) " "Inferred latch for \"mem_write\[18\]\" at control_unit.v(36)" {  } { { "verilog_codes/control_unit.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/control_unit.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705208091880 "|t2b_riscv_cpu|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_write\[19\] control_unit.v(36) " "Inferred latch for \"mem_write\[19\]\" at control_unit.v(36)" {  } { { "verilog_codes/control_unit.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/control_unit.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705208091880 "|t2b_riscv_cpu|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_write\[20\] control_unit.v(36) " "Inferred latch for \"mem_write\[20\]\" at control_unit.v(36)" {  } { { "verilog_codes/control_unit.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/control_unit.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705208091880 "|t2b_riscv_cpu|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_write\[21\] control_unit.v(36) " "Inferred latch for \"mem_write\[21\]\" at control_unit.v(36)" {  } { { "verilog_codes/control_unit.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/control_unit.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705208091880 "|t2b_riscv_cpu|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_write\[22\] control_unit.v(36) " "Inferred latch for \"mem_write\[22\]\" at control_unit.v(36)" {  } { { "verilog_codes/control_unit.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/control_unit.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705208091880 "|t2b_riscv_cpu|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_write\[23\] control_unit.v(36) " "Inferred latch for \"mem_write\[23\]\" at control_unit.v(36)" {  } { { "verilog_codes/control_unit.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/control_unit.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705208091880 "|t2b_riscv_cpu|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_write\[24\] control_unit.v(36) " "Inferred latch for \"mem_write\[24\]\" at control_unit.v(36)" {  } { { "verilog_codes/control_unit.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/control_unit.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705208091880 "|t2b_riscv_cpu|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_write\[25\] control_unit.v(36) " "Inferred latch for \"mem_write\[25\]\" at control_unit.v(36)" {  } { { "verilog_codes/control_unit.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/control_unit.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705208091880 "|t2b_riscv_cpu|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_write\[26\] control_unit.v(36) " "Inferred latch for \"mem_write\[26\]\" at control_unit.v(36)" {  } { { "verilog_codes/control_unit.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/control_unit.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705208091880 "|t2b_riscv_cpu|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_write\[27\] control_unit.v(36) " "Inferred latch for \"mem_write\[27\]\" at control_unit.v(36)" {  } { { "verilog_codes/control_unit.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/control_unit.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705208091881 "|t2b_riscv_cpu|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_write\[28\] control_unit.v(36) " "Inferred latch for \"mem_write\[28\]\" at control_unit.v(36)" {  } { { "verilog_codes/control_unit.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/control_unit.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705208091881 "|t2b_riscv_cpu|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_write\[29\] control_unit.v(36) " "Inferred latch for \"mem_write\[29\]\" at control_unit.v(36)" {  } { { "verilog_codes/control_unit.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/control_unit.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705208091881 "|t2b_riscv_cpu|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_write\[30\] control_unit.v(36) " "Inferred latch for \"mem_write\[30\]\" at control_unit.v(36)" {  } { { "verilog_codes/control_unit.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/control_unit.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705208091881 "|t2b_riscv_cpu|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_write\[31\] control_unit.v(36) " "Inferred latch for \"mem_write\[31\]\" at control_unit.v(36)" {  } { { "verilog_codes/control_unit.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/control_unit.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705208091881 "|t2b_riscv_cpu|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_count\[0\] control_unit.v(36) " "Inferred latch for \"mem_count\[0\]\" at control_unit.v(36)" {  } { { "verilog_codes/control_unit.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/control_unit.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705208091881 "|t2b_riscv_cpu|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_count\[1\] control_unit.v(36) " "Inferred latch for \"mem_count\[1\]\" at control_unit.v(36)" {  } { { "verilog_codes/control_unit.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/control_unit.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705208091881 "|t2b_riscv_cpu|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr\[0\] control_unit.v(36) " "Inferred latch for \"addr\[0\]\" at control_unit.v(36)" {  } { { "verilog_codes/control_unit.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/control_unit.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705208091881 "|t2b_riscv_cpu|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr\[1\] control_unit.v(36) " "Inferred latch for \"addr\[1\]\" at control_unit.v(36)" {  } { { "verilog_codes/control_unit.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/control_unit.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705208091881 "|t2b_riscv_cpu|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr\[2\] control_unit.v(36) " "Inferred latch for \"addr\[2\]\" at control_unit.v(36)" {  } { { "verilog_codes/control_unit.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/control_unit.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705208091881 "|t2b_riscv_cpu|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr\[3\] control_unit.v(36) " "Inferred latch for \"addr\[3\]\" at control_unit.v(36)" {  } { { "verilog_codes/control_unit.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/control_unit.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705208091881 "|t2b_riscv_cpu|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr\[4\] control_unit.v(36) " "Inferred latch for \"addr\[4\]\" at control_unit.v(36)" {  } { { "verilog_codes/control_unit.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/control_unit.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705208091882 "|t2b_riscv_cpu|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr\[5\] control_unit.v(36) " "Inferred latch for \"addr\[5\]\" at control_unit.v(36)" {  } { { "verilog_codes/control_unit.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/control_unit.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705208091882 "|t2b_riscv_cpu|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr\[6\] control_unit.v(36) " "Inferred latch for \"addr\[6\]\" at control_unit.v(36)" {  } { { "verilog_codes/control_unit.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/control_unit.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705208091882 "|t2b_riscv_cpu|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr\[7\] control_unit.v(36) " "Inferred latch for \"addr\[7\]\" at control_unit.v(36)" {  } { { "verilog_codes/control_unit.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/control_unit.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705208091882 "|t2b_riscv_cpu|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr\[8\] control_unit.v(36) " "Inferred latch for \"addr\[8\]\" at control_unit.v(36)" {  } { { "verilog_codes/control_unit.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/control_unit.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705208091882 "|t2b_riscv_cpu|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr\[9\] control_unit.v(36) " "Inferred latch for \"addr\[9\]\" at control_unit.v(36)" {  } { { "verilog_codes/control_unit.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/control_unit.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705208091882 "|t2b_riscv_cpu|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr\[10\] control_unit.v(36) " "Inferred latch for \"addr\[10\]\" at control_unit.v(36)" {  } { { "verilog_codes/control_unit.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/control_unit.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705208091882 "|t2b_riscv_cpu|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr\[11\] control_unit.v(36) " "Inferred latch for \"addr\[11\]\" at control_unit.v(36)" {  } { { "verilog_codes/control_unit.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/control_unit.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705208091882 "|t2b_riscv_cpu|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr\[12\] control_unit.v(36) " "Inferred latch for \"addr\[12\]\" at control_unit.v(36)" {  } { { "verilog_codes/control_unit.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/control_unit.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705208091882 "|t2b_riscv_cpu|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr\[13\] control_unit.v(36) " "Inferred latch for \"addr\[13\]\" at control_unit.v(36)" {  } { { "verilog_codes/control_unit.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/control_unit.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705208091882 "|t2b_riscv_cpu|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr\[14\] control_unit.v(36) " "Inferred latch for \"addr\[14\]\" at control_unit.v(36)" {  } { { "verilog_codes/control_unit.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/control_unit.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705208091882 "|t2b_riscv_cpu|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr\[15\] control_unit.v(36) " "Inferred latch for \"addr\[15\]\" at control_unit.v(36)" {  } { { "verilog_codes/control_unit.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/control_unit.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705208091882 "|t2b_riscv_cpu|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr\[16\] control_unit.v(36) " "Inferred latch for \"addr\[16\]\" at control_unit.v(36)" {  } { { "verilog_codes/control_unit.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/control_unit.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705208091883 "|t2b_riscv_cpu|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr\[17\] control_unit.v(36) " "Inferred latch for \"addr\[17\]\" at control_unit.v(36)" {  } { { "verilog_codes/control_unit.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/control_unit.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705208091883 "|t2b_riscv_cpu|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr\[18\] control_unit.v(36) " "Inferred latch for \"addr\[18\]\" at control_unit.v(36)" {  } { { "verilog_codes/control_unit.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/control_unit.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705208091883 "|t2b_riscv_cpu|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr\[19\] control_unit.v(36) " "Inferred latch for \"addr\[19\]\" at control_unit.v(36)" {  } { { "verilog_codes/control_unit.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/control_unit.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705208091883 "|t2b_riscv_cpu|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr\[20\] control_unit.v(36) " "Inferred latch for \"addr\[20\]\" at control_unit.v(36)" {  } { { "verilog_codes/control_unit.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/control_unit.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705208091883 "|t2b_riscv_cpu|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr\[21\] control_unit.v(36) " "Inferred latch for \"addr\[21\]\" at control_unit.v(36)" {  } { { "verilog_codes/control_unit.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/control_unit.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705208091883 "|t2b_riscv_cpu|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr\[22\] control_unit.v(36) " "Inferred latch for \"addr\[22\]\" at control_unit.v(36)" {  } { { "verilog_codes/control_unit.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/control_unit.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705208091883 "|t2b_riscv_cpu|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr\[23\] control_unit.v(36) " "Inferred latch for \"addr\[23\]\" at control_unit.v(36)" {  } { { "verilog_codes/control_unit.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/control_unit.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705208091883 "|t2b_riscv_cpu|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr\[24\] control_unit.v(36) " "Inferred latch for \"addr\[24\]\" at control_unit.v(36)" {  } { { "verilog_codes/control_unit.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/control_unit.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705208091883 "|t2b_riscv_cpu|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr\[25\] control_unit.v(36) " "Inferred latch for \"addr\[25\]\" at control_unit.v(36)" {  } { { "verilog_codes/control_unit.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/control_unit.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705208091883 "|t2b_riscv_cpu|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr\[26\] control_unit.v(36) " "Inferred latch for \"addr\[26\]\" at control_unit.v(36)" {  } { { "verilog_codes/control_unit.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/control_unit.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705208091883 "|t2b_riscv_cpu|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr\[27\] control_unit.v(36) " "Inferred latch for \"addr\[27\]\" at control_unit.v(36)" {  } { { "verilog_codes/control_unit.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/control_unit.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705208091883 "|t2b_riscv_cpu|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr\[28\] control_unit.v(36) " "Inferred latch for \"addr\[28\]\" at control_unit.v(36)" {  } { { "verilog_codes/control_unit.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/control_unit.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705208091884 "|t2b_riscv_cpu|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr\[29\] control_unit.v(36) " "Inferred latch for \"addr\[29\]\" at control_unit.v(36)" {  } { { "verilog_codes/control_unit.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/control_unit.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705208091884 "|t2b_riscv_cpu|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr\[30\] control_unit.v(36) " "Inferred latch for \"addr\[30\]\" at control_unit.v(36)" {  } { { "verilog_codes/control_unit.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/control_unit.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705208091884 "|t2b_riscv_cpu|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr\[31\] control_unit.v(36) " "Inferred latch for \"addr\[31\]\" at control_unit.v(36)" {  } { { "verilog_codes/control_unit.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/control_unit.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705208091884 "|t2b_riscv_cpu|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wr_en_rf control_unit.v(36) " "Inferred latch for \"wr_en_rf\" at control_unit.v(36)" {  } { { "verilog_codes/control_unit.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/control_unit.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705208091884 "|t2b_riscv_cpu|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructions\[0\] control_unit.v(36) " "Inferred latch for \"instructions\[0\]\" at control_unit.v(36)" {  } { { "verilog_codes/control_unit.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/control_unit.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705208091884 "|t2b_riscv_cpu|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructions\[1\] control_unit.v(36) " "Inferred latch for \"instructions\[1\]\" at control_unit.v(36)" {  } { { "verilog_codes/control_unit.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/control_unit.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705208091884 "|t2b_riscv_cpu|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructions\[2\] control_unit.v(36) " "Inferred latch for \"instructions\[2\]\" at control_unit.v(36)" {  } { { "verilog_codes/control_unit.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/control_unit.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705208091884 "|t2b_riscv_cpu|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructions\[3\] control_unit.v(36) " "Inferred latch for \"instructions\[3\]\" at control_unit.v(36)" {  } { { "verilog_codes/control_unit.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/control_unit.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705208091884 "|t2b_riscv_cpu|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructions\[4\] control_unit.v(36) " "Inferred latch for \"instructions\[4\]\" at control_unit.v(36)" {  } { { "verilog_codes/control_unit.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/control_unit.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705208091884 "|t2b_riscv_cpu|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructions\[5\] control_unit.v(36) " "Inferred latch for \"instructions\[5\]\" at control_unit.v(36)" {  } { { "verilog_codes/control_unit.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/control_unit.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705208091884 "|t2b_riscv_cpu|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructions\[6\] control_unit.v(36) " "Inferred latch for \"instructions\[6\]\" at control_unit.v(36)" {  } { { "verilog_codes/control_unit.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/control_unit.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705208091884 "|t2b_riscv_cpu|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructions\[7\] control_unit.v(36) " "Inferred latch for \"instructions\[7\]\" at control_unit.v(36)" {  } { { "verilog_codes/control_unit.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/control_unit.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705208091885 "|t2b_riscv_cpu|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructions\[8\] control_unit.v(36) " "Inferred latch for \"instructions\[8\]\" at control_unit.v(36)" {  } { { "verilog_codes/control_unit.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/control_unit.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705208091885 "|t2b_riscv_cpu|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructions\[9\] control_unit.v(36) " "Inferred latch for \"instructions\[9\]\" at control_unit.v(36)" {  } { { "verilog_codes/control_unit.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/control_unit.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705208091885 "|t2b_riscv_cpu|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructions\[10\] control_unit.v(36) " "Inferred latch for \"instructions\[10\]\" at control_unit.v(36)" {  } { { "verilog_codes/control_unit.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/control_unit.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705208091885 "|t2b_riscv_cpu|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructions\[11\] control_unit.v(36) " "Inferred latch for \"instructions\[11\]\" at control_unit.v(36)" {  } { { "verilog_codes/control_unit.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/control_unit.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705208091885 "|t2b_riscv_cpu|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructions\[12\] control_unit.v(36) " "Inferred latch for \"instructions\[12\]\" at control_unit.v(36)" {  } { { "verilog_codes/control_unit.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/control_unit.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705208091885 "|t2b_riscv_cpu|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructions\[13\] control_unit.v(36) " "Inferred latch for \"instructions\[13\]\" at control_unit.v(36)" {  } { { "verilog_codes/control_unit.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/control_unit.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705208091885 "|t2b_riscv_cpu|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructions\[14\] control_unit.v(36) " "Inferred latch for \"instructions\[14\]\" at control_unit.v(36)" {  } { { "verilog_codes/control_unit.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/control_unit.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705208091885 "|t2b_riscv_cpu|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructions\[15\] control_unit.v(36) " "Inferred latch for \"instructions\[15\]\" at control_unit.v(36)" {  } { { "verilog_codes/control_unit.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/control_unit.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705208091885 "|t2b_riscv_cpu|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructions\[16\] control_unit.v(36) " "Inferred latch for \"instructions\[16\]\" at control_unit.v(36)" {  } { { "verilog_codes/control_unit.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/control_unit.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705208091885 "|t2b_riscv_cpu|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructions\[17\] control_unit.v(36) " "Inferred latch for \"instructions\[17\]\" at control_unit.v(36)" {  } { { "verilog_codes/control_unit.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/control_unit.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705208091885 "|t2b_riscv_cpu|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructions\[18\] control_unit.v(36) " "Inferred latch for \"instructions\[18\]\" at control_unit.v(36)" {  } { { "verilog_codes/control_unit.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/control_unit.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705208091885 "|t2b_riscv_cpu|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructions\[19\] control_unit.v(36) " "Inferred latch for \"instructions\[19\]\" at control_unit.v(36)" {  } { { "verilog_codes/control_unit.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/control_unit.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705208091885 "|t2b_riscv_cpu|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructions\[20\] control_unit.v(36) " "Inferred latch for \"instructions\[20\]\" at control_unit.v(36)" {  } { { "verilog_codes/control_unit.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/control_unit.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705208091885 "|t2b_riscv_cpu|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructions\[21\] control_unit.v(36) " "Inferred latch for \"instructions\[21\]\" at control_unit.v(36)" {  } { { "verilog_codes/control_unit.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/control_unit.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705208091886 "|t2b_riscv_cpu|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructions\[22\] control_unit.v(36) " "Inferred latch for \"instructions\[22\]\" at control_unit.v(36)" {  } { { "verilog_codes/control_unit.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/control_unit.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705208091886 "|t2b_riscv_cpu|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructions\[23\] control_unit.v(36) " "Inferred latch for \"instructions\[23\]\" at control_unit.v(36)" {  } { { "verilog_codes/control_unit.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/control_unit.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705208091886 "|t2b_riscv_cpu|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructions\[24\] control_unit.v(36) " "Inferred latch for \"instructions\[24\]\" at control_unit.v(36)" {  } { { "verilog_codes/control_unit.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/control_unit.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705208091886 "|t2b_riscv_cpu|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructions\[25\] control_unit.v(36) " "Inferred latch for \"instructions\[25\]\" at control_unit.v(36)" {  } { { "verilog_codes/control_unit.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/control_unit.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705208091886 "|t2b_riscv_cpu|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructions\[26\] control_unit.v(36) " "Inferred latch for \"instructions\[26\]\" at control_unit.v(36)" {  } { { "verilog_codes/control_unit.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/control_unit.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705208091886 "|t2b_riscv_cpu|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructions\[27\] control_unit.v(36) " "Inferred latch for \"instructions\[27\]\" at control_unit.v(36)" {  } { { "verilog_codes/control_unit.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/control_unit.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705208091886 "|t2b_riscv_cpu|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructions\[28\] control_unit.v(36) " "Inferred latch for \"instructions\[28\]\" at control_unit.v(36)" {  } { { "verilog_codes/control_unit.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/control_unit.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705208091886 "|t2b_riscv_cpu|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructions\[29\] control_unit.v(36) " "Inferred latch for \"instructions\[29\]\" at control_unit.v(36)" {  } { { "verilog_codes/control_unit.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/control_unit.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705208091886 "|t2b_riscv_cpu|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructions\[30\] control_unit.v(36) " "Inferred latch for \"instructions\[30\]\" at control_unit.v(36)" {  } { { "verilog_codes/control_unit.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/control_unit.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705208091886 "|t2b_riscv_cpu|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructions\[31\] control_unit.v(36) " "Inferred latch for \"instructions\[31\]\" at control_unit.v(36)" {  } { { "verilog_codes/control_unit.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/control_unit.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705208091886 "|t2b_riscv_cpu|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructions\[32\] control_unit.v(36) " "Inferred latch for \"instructions\[32\]\" at control_unit.v(36)" {  } { { "verilog_codes/control_unit.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/control_unit.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705208091886 "|t2b_riscv_cpu|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructions\[33\] control_unit.v(36) " "Inferred latch for \"instructions\[33\]\" at control_unit.v(36)" {  } { { "verilog_codes/control_unit.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/control_unit.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705208091886 "|t2b_riscv_cpu|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructions\[34\] control_unit.v(36) " "Inferred latch for \"instructions\[34\]\" at control_unit.v(36)" {  } { { "verilog_codes/control_unit.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/control_unit.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705208091887 "|t2b_riscv_cpu|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructions\[35\] control_unit.v(36) " "Inferred latch for \"instructions\[35\]\" at control_unit.v(36)" {  } { { "verilog_codes/control_unit.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/control_unit.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705208091887 "|t2b_riscv_cpu|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructions\[36\] control_unit.v(36) " "Inferred latch for \"instructions\[36\]\" at control_unit.v(36)" {  } { { "verilog_codes/control_unit.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/control_unit.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705208091887 "|t2b_riscv_cpu|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wr_en control_unit.v(36) " "Inferred latch for \"wr_en\" at control_unit.v(36)" {  } { { "verilog_codes/control_unit.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/control_unit.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705208091887 "|t2b_riscv_cpu|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_output\[0\] control_unit.v(36) " "Inferred latch for \"final_output\[0\]\" at control_unit.v(36)" {  } { { "verilog_codes/control_unit.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/control_unit.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705208091887 "|t2b_riscv_cpu|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_output\[1\] control_unit.v(36) " "Inferred latch for \"final_output\[1\]\" at control_unit.v(36)" {  } { { "verilog_codes/control_unit.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/control_unit.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705208091887 "|t2b_riscv_cpu|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_output\[2\] control_unit.v(36) " "Inferred latch for \"final_output\[2\]\" at control_unit.v(36)" {  } { { "verilog_codes/control_unit.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/control_unit.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705208091887 "|t2b_riscv_cpu|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_output\[3\] control_unit.v(36) " "Inferred latch for \"final_output\[3\]\" at control_unit.v(36)" {  } { { "verilog_codes/control_unit.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/control_unit.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705208091887 "|t2b_riscv_cpu|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_output\[4\] control_unit.v(36) " "Inferred latch for \"final_output\[4\]\" at control_unit.v(36)" {  } { { "verilog_codes/control_unit.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/control_unit.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705208091888 "|t2b_riscv_cpu|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_output\[5\] control_unit.v(36) " "Inferred latch for \"final_output\[5\]\" at control_unit.v(36)" {  } { { "verilog_codes/control_unit.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/control_unit.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705208091888 "|t2b_riscv_cpu|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_output\[6\] control_unit.v(36) " "Inferred latch for \"final_output\[6\]\" at control_unit.v(36)" {  } { { "verilog_codes/control_unit.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/control_unit.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705208091888 "|t2b_riscv_cpu|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_output\[7\] control_unit.v(36) " "Inferred latch for \"final_output\[7\]\" at control_unit.v(36)" {  } { { "verilog_codes/control_unit.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/control_unit.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705208091888 "|t2b_riscv_cpu|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_output\[8\] control_unit.v(36) " "Inferred latch for \"final_output\[8\]\" at control_unit.v(36)" {  } { { "verilog_codes/control_unit.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/control_unit.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705208091888 "|t2b_riscv_cpu|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_output\[9\] control_unit.v(36) " "Inferred latch for \"final_output\[9\]\" at control_unit.v(36)" {  } { { "verilog_codes/control_unit.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/control_unit.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705208091888 "|t2b_riscv_cpu|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_output\[10\] control_unit.v(36) " "Inferred latch for \"final_output\[10\]\" at control_unit.v(36)" {  } { { "verilog_codes/control_unit.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/control_unit.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705208091888 "|t2b_riscv_cpu|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_output\[11\] control_unit.v(36) " "Inferred latch for \"final_output\[11\]\" at control_unit.v(36)" {  } { { "verilog_codes/control_unit.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/control_unit.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705208091889 "|t2b_riscv_cpu|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_output\[12\] control_unit.v(36) " "Inferred latch for \"final_output\[12\]\" at control_unit.v(36)" {  } { { "verilog_codes/control_unit.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/control_unit.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705208091889 "|t2b_riscv_cpu|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_output\[13\] control_unit.v(36) " "Inferred latch for \"final_output\[13\]\" at control_unit.v(36)" {  } { { "verilog_codes/control_unit.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/control_unit.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705208091889 "|t2b_riscv_cpu|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_output\[14\] control_unit.v(36) " "Inferred latch for \"final_output\[14\]\" at control_unit.v(36)" {  } { { "verilog_codes/control_unit.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/control_unit.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705208091889 "|t2b_riscv_cpu|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_output\[15\] control_unit.v(36) " "Inferred latch for \"final_output\[15\]\" at control_unit.v(36)" {  } { { "verilog_codes/control_unit.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/control_unit.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705208091889 "|t2b_riscv_cpu|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_output\[16\] control_unit.v(36) " "Inferred latch for \"final_output\[16\]\" at control_unit.v(36)" {  } { { "verilog_codes/control_unit.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/control_unit.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705208091889 "|t2b_riscv_cpu|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_output\[17\] control_unit.v(36) " "Inferred latch for \"final_output\[17\]\" at control_unit.v(36)" {  } { { "verilog_codes/control_unit.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/control_unit.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705208091889 "|t2b_riscv_cpu|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_output\[18\] control_unit.v(36) " "Inferred latch for \"final_output\[18\]\" at control_unit.v(36)" {  } { { "verilog_codes/control_unit.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/control_unit.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705208091890 "|t2b_riscv_cpu|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_output\[19\] control_unit.v(36) " "Inferred latch for \"final_output\[19\]\" at control_unit.v(36)" {  } { { "verilog_codes/control_unit.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/control_unit.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705208091890 "|t2b_riscv_cpu|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_output\[20\] control_unit.v(36) " "Inferred latch for \"final_output\[20\]\" at control_unit.v(36)" {  } { { "verilog_codes/control_unit.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/control_unit.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705208091890 "|t2b_riscv_cpu|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_output\[21\] control_unit.v(36) " "Inferred latch for \"final_output\[21\]\" at control_unit.v(36)" {  } { { "verilog_codes/control_unit.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/control_unit.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705208091890 "|t2b_riscv_cpu|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_output\[22\] control_unit.v(36) " "Inferred latch for \"final_output\[22\]\" at control_unit.v(36)" {  } { { "verilog_codes/control_unit.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/control_unit.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705208091890 "|t2b_riscv_cpu|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_output\[23\] control_unit.v(36) " "Inferred latch for \"final_output\[23\]\" at control_unit.v(36)" {  } { { "verilog_codes/control_unit.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/control_unit.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705208091890 "|t2b_riscv_cpu|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_output\[24\] control_unit.v(36) " "Inferred latch for \"final_output\[24\]\" at control_unit.v(36)" {  } { { "verilog_codes/control_unit.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/control_unit.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705208091890 "|t2b_riscv_cpu|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_output\[25\] control_unit.v(36) " "Inferred latch for \"final_output\[25\]\" at control_unit.v(36)" {  } { { "verilog_codes/control_unit.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/control_unit.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705208091890 "|t2b_riscv_cpu|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_output\[26\] control_unit.v(36) " "Inferred latch for \"final_output\[26\]\" at control_unit.v(36)" {  } { { "verilog_codes/control_unit.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/control_unit.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705208091891 "|t2b_riscv_cpu|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_output\[27\] control_unit.v(36) " "Inferred latch for \"final_output\[27\]\" at control_unit.v(36)" {  } { { "verilog_codes/control_unit.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/control_unit.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705208091891 "|t2b_riscv_cpu|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_output\[28\] control_unit.v(36) " "Inferred latch for \"final_output\[28\]\" at control_unit.v(36)" {  } { { "verilog_codes/control_unit.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/control_unit.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705208091891 "|t2b_riscv_cpu|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_output\[29\] control_unit.v(36) " "Inferred latch for \"final_output\[29\]\" at control_unit.v(36)" {  } { { "verilog_codes/control_unit.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/control_unit.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705208091891 "|t2b_riscv_cpu|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_output\[30\] control_unit.v(36) " "Inferred latch for \"final_output\[30\]\" at control_unit.v(36)" {  } { { "verilog_codes/control_unit.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/control_unit.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705208091891 "|t2b_riscv_cpu|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_output\[31\] control_unit.v(36) " "Inferred latch for \"final_output\[31\]\" at control_unit.v(36)" {  } { { "verilog_codes/control_unit.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/control_unit.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705208091891 "|t2b_riscv_cpu|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "j_signal control_unit.v(36) " "Inferred latch for \"j_signal\" at control_unit.v(36)" {  } { { "verilog_codes/control_unit.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/control_unit.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705208091891 "|t2b_riscv_cpu|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump\[0\] control_unit.v(36) " "Inferred latch for \"jump\[0\]\" at control_unit.v(36)" {  } { { "verilog_codes/control_unit.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/control_unit.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705208091891 "|t2b_riscv_cpu|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump\[1\] control_unit.v(36) " "Inferred latch for \"jump\[1\]\" at control_unit.v(36)" {  } { { "verilog_codes/control_unit.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/control_unit.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705208091892 "|t2b_riscv_cpu|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump\[2\] control_unit.v(36) " "Inferred latch for \"jump\[2\]\" at control_unit.v(36)" {  } { { "verilog_codes/control_unit.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/control_unit.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705208091892 "|t2b_riscv_cpu|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump\[3\] control_unit.v(36) " "Inferred latch for \"jump\[3\]\" at control_unit.v(36)" {  } { { "verilog_codes/control_unit.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/control_unit.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705208091892 "|t2b_riscv_cpu|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump\[4\] control_unit.v(36) " "Inferred latch for \"jump\[4\]\" at control_unit.v(36)" {  } { { "verilog_codes/control_unit.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/control_unit.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705208091892 "|t2b_riscv_cpu|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump\[5\] control_unit.v(36) " "Inferred latch for \"jump\[5\]\" at control_unit.v(36)" {  } { { "verilog_codes/control_unit.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/control_unit.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705208091892 "|t2b_riscv_cpu|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump\[6\] control_unit.v(36) " "Inferred latch for \"jump\[6\]\" at control_unit.v(36)" {  } { { "verilog_codes/control_unit.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/control_unit.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705208091892 "|t2b_riscv_cpu|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump\[7\] control_unit.v(36) " "Inferred latch for \"jump\[7\]\" at control_unit.v(36)" {  } { { "verilog_codes/control_unit.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/control_unit.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705208091893 "|t2b_riscv_cpu|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump\[8\] control_unit.v(36) " "Inferred latch for \"jump\[8\]\" at control_unit.v(36)" {  } { { "verilog_codes/control_unit.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/control_unit.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705208091893 "|t2b_riscv_cpu|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump\[9\] control_unit.v(36) " "Inferred latch for \"jump\[9\]\" at control_unit.v(36)" {  } { { "verilog_codes/control_unit.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/control_unit.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705208091893 "|t2b_riscv_cpu|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump\[10\] control_unit.v(36) " "Inferred latch for \"jump\[10\]\" at control_unit.v(36)" {  } { { "verilog_codes/control_unit.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/control_unit.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705208091893 "|t2b_riscv_cpu|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump\[11\] control_unit.v(36) " "Inferred latch for \"jump\[11\]\" at control_unit.v(36)" {  } { { "verilog_codes/control_unit.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/control_unit.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705208091893 "|t2b_riscv_cpu|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump\[12\] control_unit.v(36) " "Inferred latch for \"jump\[12\]\" at control_unit.v(36)" {  } { { "verilog_codes/control_unit.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/control_unit.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705208091893 "|t2b_riscv_cpu|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump\[13\] control_unit.v(36) " "Inferred latch for \"jump\[13\]\" at control_unit.v(36)" {  } { { "verilog_codes/control_unit.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/control_unit.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705208091893 "|t2b_riscv_cpu|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump\[14\] control_unit.v(36) " "Inferred latch for \"jump\[14\]\" at control_unit.v(36)" {  } { { "verilog_codes/control_unit.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/control_unit.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705208091893 "|t2b_riscv_cpu|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump\[15\] control_unit.v(36) " "Inferred latch for \"jump\[15\]\" at control_unit.v(36)" {  } { { "verilog_codes/control_unit.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/control_unit.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705208091894 "|t2b_riscv_cpu|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump\[16\] control_unit.v(36) " "Inferred latch for \"jump\[16\]\" at control_unit.v(36)" {  } { { "verilog_codes/control_unit.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/control_unit.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705208091894 "|t2b_riscv_cpu|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump\[17\] control_unit.v(36) " "Inferred latch for \"jump\[17\]\" at control_unit.v(36)" {  } { { "verilog_codes/control_unit.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/control_unit.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705208091894 "|t2b_riscv_cpu|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump\[18\] control_unit.v(36) " "Inferred latch for \"jump\[18\]\" at control_unit.v(36)" {  } { { "verilog_codes/control_unit.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/control_unit.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705208091894 "|t2b_riscv_cpu|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump\[19\] control_unit.v(36) " "Inferred latch for \"jump\[19\]\" at control_unit.v(36)" {  } { { "verilog_codes/control_unit.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/control_unit.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705208091894 "|t2b_riscv_cpu|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump\[20\] control_unit.v(36) " "Inferred latch for \"jump\[20\]\" at control_unit.v(36)" {  } { { "verilog_codes/control_unit.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/control_unit.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705208091894 "|t2b_riscv_cpu|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump\[21\] control_unit.v(36) " "Inferred latch for \"jump\[21\]\" at control_unit.v(36)" {  } { { "verilog_codes/control_unit.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/control_unit.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705208091894 "|t2b_riscv_cpu|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump\[22\] control_unit.v(36) " "Inferred latch for \"jump\[22\]\" at control_unit.v(36)" {  } { { "verilog_codes/control_unit.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/control_unit.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705208091895 "|t2b_riscv_cpu|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump\[23\] control_unit.v(36) " "Inferred latch for \"jump\[23\]\" at control_unit.v(36)" {  } { { "verilog_codes/control_unit.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/control_unit.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705208091895 "|t2b_riscv_cpu|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump\[24\] control_unit.v(36) " "Inferred latch for \"jump\[24\]\" at control_unit.v(36)" {  } { { "verilog_codes/control_unit.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/control_unit.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705208091895 "|t2b_riscv_cpu|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump\[25\] control_unit.v(36) " "Inferred latch for \"jump\[25\]\" at control_unit.v(36)" {  } { { "verilog_codes/control_unit.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/control_unit.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705208091895 "|t2b_riscv_cpu|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump\[26\] control_unit.v(36) " "Inferred latch for \"jump\[26\]\" at control_unit.v(36)" {  } { { "verilog_codes/control_unit.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/control_unit.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705208091895 "|t2b_riscv_cpu|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump\[27\] control_unit.v(36) " "Inferred latch for \"jump\[27\]\" at control_unit.v(36)" {  } { { "verilog_codes/control_unit.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/control_unit.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705208091895 "|t2b_riscv_cpu|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump\[28\] control_unit.v(36) " "Inferred latch for \"jump\[28\]\" at control_unit.v(36)" {  } { { "verilog_codes/control_unit.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/control_unit.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705208091895 "|t2b_riscv_cpu|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump\[29\] control_unit.v(36) " "Inferred latch for \"jump\[29\]\" at control_unit.v(36)" {  } { { "verilog_codes/control_unit.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/control_unit.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705208091895 "|t2b_riscv_cpu|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump\[30\] control_unit.v(36) " "Inferred latch for \"jump\[30\]\" at control_unit.v(36)" {  } { { "verilog_codes/control_unit.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/control_unit.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705208091896 "|t2b_riscv_cpu|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump\[31\] control_unit.v(36) " "Inferred latch for \"jump\[31\]\" at control_unit.v(36)" {  } { { "verilog_codes/control_unit.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/control_unit.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705208091896 "|t2b_riscv_cpu|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder riscv_cpu:rvsingle\|decoder:b2v_inst3 " "Elaborating entity \"decoder\" for hierarchy \"riscv_cpu:rvsingle\|decoder:b2v_inst3\"" {  } { { "riscv_cpu.v" "b2v_inst3" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/riscv_cpu.v" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705208091939 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 decoder.v(29) " "Verilog HDL assignment warning at decoder.v(29): truncated value with size 32 to match size of target (5)" {  } { { "verilog_codes/decoder.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/decoder.v" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705208091940 "|t2b_riscv_cpu|riscv_cpu:rvsingle|decoder:b2v_inst3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 decoder.v(30) " "Verilog HDL assignment warning at decoder.v(30): truncated value with size 32 to match size of target (5)" {  } { { "verilog_codes/decoder.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/decoder.v" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705208091940 "|t2b_riscv_cpu|riscv_cpu:rvsingle|decoder:b2v_inst3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 decoder.v(32) " "Verilog HDL assignment warning at decoder.v(32): truncated value with size 32 to match size of target (3)" {  } { { "verilog_codes/decoder.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/decoder.v" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705208091940 "|t2b_riscv_cpu|riscv_cpu:rvsingle|decoder:b2v_inst3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 decoder.v(33) " "Verilog HDL assignment warning at decoder.v(33): truncated value with size 32 to match size of target (7)" {  } { { "verilog_codes/decoder.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/decoder.v" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705208091940 "|t2b_riscv_cpu|riscv_cpu:rvsingle|decoder:b2v_inst3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 32 decoder.v(42) " "Verilog HDL assignment warning at decoder.v(42): truncated value with size 33 to match size of target (32)" {  } { { "verilog_codes/decoder.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/decoder.v" 42 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705208091940 "|t2b_riscv_cpu|riscv_cpu:rvsingle|decoder:b2v_inst3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registerfile riscv_cpu:rvsingle\|registerfile:b2v_inst4 " "Elaborating entity \"registerfile\" for hierarchy \"riscv_cpu:rvsingle\|registerfile:b2v_inst4\"" {  } { { "riscv_cpu.v" "b2v_inst4" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/riscv_cpu.v" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705208091941 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rs1_value registerfile.v(53) " "Verilog HDL Always Construct warning at registerfile.v(53): inferring latch(es) for variable \"rs1_value\", which holds its previous value in one or more paths through the always construct" {  } { { "verilog_codes/registerfile.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/registerfile.v" 53 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1705208091949 "|t2b_riscv_cpu|riscv_cpu:rvsingle|registerfile:b2v_inst4"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rs2_value registerfile.v(53) " "Verilog HDL Always Construct warning at registerfile.v(53): inferring latch(es) for variable \"rs2_value\", which holds its previous value in one or more paths through the always construct" {  } { { "verilog_codes/registerfile.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/registerfile.v" 53 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1705208091949 "|t2b_riscv_cpu|riscv_cpu:rvsingle|registerfile:b2v_inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs2_value\[0\] registerfile.v(53) " "Inferred latch for \"rs2_value\[0\]\" at registerfile.v(53)" {  } { { "verilog_codes/registerfile.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/registerfile.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705208091949 "|t2b_riscv_cpu|riscv_cpu:rvsingle|registerfile:b2v_inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs2_value\[1\] registerfile.v(53) " "Inferred latch for \"rs2_value\[1\]\" at registerfile.v(53)" {  } { { "verilog_codes/registerfile.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/registerfile.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705208091949 "|t2b_riscv_cpu|riscv_cpu:rvsingle|registerfile:b2v_inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs2_value\[2\] registerfile.v(53) " "Inferred latch for \"rs2_value\[2\]\" at registerfile.v(53)" {  } { { "verilog_codes/registerfile.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/registerfile.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705208091949 "|t2b_riscv_cpu|riscv_cpu:rvsingle|registerfile:b2v_inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs2_value\[3\] registerfile.v(53) " "Inferred latch for \"rs2_value\[3\]\" at registerfile.v(53)" {  } { { "verilog_codes/registerfile.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/registerfile.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705208091949 "|t2b_riscv_cpu|riscv_cpu:rvsingle|registerfile:b2v_inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs2_value\[4\] registerfile.v(53) " "Inferred latch for \"rs2_value\[4\]\" at registerfile.v(53)" {  } { { "verilog_codes/registerfile.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/registerfile.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705208091949 "|t2b_riscv_cpu|riscv_cpu:rvsingle|registerfile:b2v_inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs2_value\[5\] registerfile.v(53) " "Inferred latch for \"rs2_value\[5\]\" at registerfile.v(53)" {  } { { "verilog_codes/registerfile.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/registerfile.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705208091949 "|t2b_riscv_cpu|riscv_cpu:rvsingle|registerfile:b2v_inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs2_value\[6\] registerfile.v(53) " "Inferred latch for \"rs2_value\[6\]\" at registerfile.v(53)" {  } { { "verilog_codes/registerfile.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/registerfile.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705208091949 "|t2b_riscv_cpu|riscv_cpu:rvsingle|registerfile:b2v_inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs2_value\[7\] registerfile.v(53) " "Inferred latch for \"rs2_value\[7\]\" at registerfile.v(53)" {  } { { "verilog_codes/registerfile.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/registerfile.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705208091949 "|t2b_riscv_cpu|riscv_cpu:rvsingle|registerfile:b2v_inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs2_value\[8\] registerfile.v(53) " "Inferred latch for \"rs2_value\[8\]\" at registerfile.v(53)" {  } { { "verilog_codes/registerfile.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/registerfile.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705208091950 "|t2b_riscv_cpu|riscv_cpu:rvsingle|registerfile:b2v_inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs2_value\[9\] registerfile.v(53) " "Inferred latch for \"rs2_value\[9\]\" at registerfile.v(53)" {  } { { "verilog_codes/registerfile.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/registerfile.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705208091950 "|t2b_riscv_cpu|riscv_cpu:rvsingle|registerfile:b2v_inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs2_value\[10\] registerfile.v(53) " "Inferred latch for \"rs2_value\[10\]\" at registerfile.v(53)" {  } { { "verilog_codes/registerfile.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/registerfile.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705208091950 "|t2b_riscv_cpu|riscv_cpu:rvsingle|registerfile:b2v_inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs2_value\[11\] registerfile.v(53) " "Inferred latch for \"rs2_value\[11\]\" at registerfile.v(53)" {  } { { "verilog_codes/registerfile.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/registerfile.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705208091950 "|t2b_riscv_cpu|riscv_cpu:rvsingle|registerfile:b2v_inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs2_value\[12\] registerfile.v(53) " "Inferred latch for \"rs2_value\[12\]\" at registerfile.v(53)" {  } { { "verilog_codes/registerfile.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/registerfile.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705208091950 "|t2b_riscv_cpu|riscv_cpu:rvsingle|registerfile:b2v_inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs2_value\[13\] registerfile.v(53) " "Inferred latch for \"rs2_value\[13\]\" at registerfile.v(53)" {  } { { "verilog_codes/registerfile.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/registerfile.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705208091950 "|t2b_riscv_cpu|riscv_cpu:rvsingle|registerfile:b2v_inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs2_value\[14\] registerfile.v(53) " "Inferred latch for \"rs2_value\[14\]\" at registerfile.v(53)" {  } { { "verilog_codes/registerfile.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/registerfile.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705208091950 "|t2b_riscv_cpu|riscv_cpu:rvsingle|registerfile:b2v_inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs2_value\[15\] registerfile.v(53) " "Inferred latch for \"rs2_value\[15\]\" at registerfile.v(53)" {  } { { "verilog_codes/registerfile.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/registerfile.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705208091950 "|t2b_riscv_cpu|riscv_cpu:rvsingle|registerfile:b2v_inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs2_value\[16\] registerfile.v(53) " "Inferred latch for \"rs2_value\[16\]\" at registerfile.v(53)" {  } { { "verilog_codes/registerfile.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/registerfile.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705208091950 "|t2b_riscv_cpu|riscv_cpu:rvsingle|registerfile:b2v_inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs2_value\[17\] registerfile.v(53) " "Inferred latch for \"rs2_value\[17\]\" at registerfile.v(53)" {  } { { "verilog_codes/registerfile.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/registerfile.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705208091950 "|t2b_riscv_cpu|riscv_cpu:rvsingle|registerfile:b2v_inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs2_value\[18\] registerfile.v(53) " "Inferred latch for \"rs2_value\[18\]\" at registerfile.v(53)" {  } { { "verilog_codes/registerfile.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/registerfile.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705208091950 "|t2b_riscv_cpu|riscv_cpu:rvsingle|registerfile:b2v_inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs2_value\[19\] registerfile.v(53) " "Inferred latch for \"rs2_value\[19\]\" at registerfile.v(53)" {  } { { "verilog_codes/registerfile.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/registerfile.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705208091950 "|t2b_riscv_cpu|riscv_cpu:rvsingle|registerfile:b2v_inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs2_value\[20\] registerfile.v(53) " "Inferred latch for \"rs2_value\[20\]\" at registerfile.v(53)" {  } { { "verilog_codes/registerfile.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/registerfile.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705208091950 "|t2b_riscv_cpu|riscv_cpu:rvsingle|registerfile:b2v_inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs2_value\[21\] registerfile.v(53) " "Inferred latch for \"rs2_value\[21\]\" at registerfile.v(53)" {  } { { "verilog_codes/registerfile.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/registerfile.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705208091950 "|t2b_riscv_cpu|riscv_cpu:rvsingle|registerfile:b2v_inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs2_value\[22\] registerfile.v(53) " "Inferred latch for \"rs2_value\[22\]\" at registerfile.v(53)" {  } { { "verilog_codes/registerfile.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/registerfile.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705208091950 "|t2b_riscv_cpu|riscv_cpu:rvsingle|registerfile:b2v_inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs2_value\[23\] registerfile.v(53) " "Inferred latch for \"rs2_value\[23\]\" at registerfile.v(53)" {  } { { "verilog_codes/registerfile.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/registerfile.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705208091950 "|t2b_riscv_cpu|riscv_cpu:rvsingle|registerfile:b2v_inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs2_value\[24\] registerfile.v(53) " "Inferred latch for \"rs2_value\[24\]\" at registerfile.v(53)" {  } { { "verilog_codes/registerfile.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/registerfile.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705208091950 "|t2b_riscv_cpu|riscv_cpu:rvsingle|registerfile:b2v_inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs2_value\[25\] registerfile.v(53) " "Inferred latch for \"rs2_value\[25\]\" at registerfile.v(53)" {  } { { "verilog_codes/registerfile.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/registerfile.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705208091950 "|t2b_riscv_cpu|riscv_cpu:rvsingle|registerfile:b2v_inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs2_value\[26\] registerfile.v(53) " "Inferred latch for \"rs2_value\[26\]\" at registerfile.v(53)" {  } { { "verilog_codes/registerfile.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/registerfile.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705208091950 "|t2b_riscv_cpu|riscv_cpu:rvsingle|registerfile:b2v_inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs2_value\[27\] registerfile.v(53) " "Inferred latch for \"rs2_value\[27\]\" at registerfile.v(53)" {  } { { "verilog_codes/registerfile.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/registerfile.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705208091950 "|t2b_riscv_cpu|riscv_cpu:rvsingle|registerfile:b2v_inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs2_value\[28\] registerfile.v(53) " "Inferred latch for \"rs2_value\[28\]\" at registerfile.v(53)" {  } { { "verilog_codes/registerfile.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/registerfile.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705208091950 "|t2b_riscv_cpu|riscv_cpu:rvsingle|registerfile:b2v_inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs2_value\[29\] registerfile.v(53) " "Inferred latch for \"rs2_value\[29\]\" at registerfile.v(53)" {  } { { "verilog_codes/registerfile.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/registerfile.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705208091950 "|t2b_riscv_cpu|riscv_cpu:rvsingle|registerfile:b2v_inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs2_value\[30\] registerfile.v(53) " "Inferred latch for \"rs2_value\[30\]\" at registerfile.v(53)" {  } { { "verilog_codes/registerfile.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/registerfile.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705208091950 "|t2b_riscv_cpu|riscv_cpu:rvsingle|registerfile:b2v_inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs2_value\[31\] registerfile.v(53) " "Inferred latch for \"rs2_value\[31\]\" at registerfile.v(53)" {  } { { "verilog_codes/registerfile.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/registerfile.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705208091950 "|t2b_riscv_cpu|riscv_cpu:rvsingle|registerfile:b2v_inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs1_value\[0\] registerfile.v(53) " "Inferred latch for \"rs1_value\[0\]\" at registerfile.v(53)" {  } { { "verilog_codes/registerfile.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/registerfile.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705208091950 "|t2b_riscv_cpu|riscv_cpu:rvsingle|registerfile:b2v_inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs1_value\[1\] registerfile.v(53) " "Inferred latch for \"rs1_value\[1\]\" at registerfile.v(53)" {  } { { "verilog_codes/registerfile.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/registerfile.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705208091950 "|t2b_riscv_cpu|riscv_cpu:rvsingle|registerfile:b2v_inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs1_value\[2\] registerfile.v(53) " "Inferred latch for \"rs1_value\[2\]\" at registerfile.v(53)" {  } { { "verilog_codes/registerfile.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/registerfile.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705208091950 "|t2b_riscv_cpu|riscv_cpu:rvsingle|registerfile:b2v_inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs1_value\[3\] registerfile.v(53) " "Inferred latch for \"rs1_value\[3\]\" at registerfile.v(53)" {  } { { "verilog_codes/registerfile.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/registerfile.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705208091950 "|t2b_riscv_cpu|riscv_cpu:rvsingle|registerfile:b2v_inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs1_value\[4\] registerfile.v(53) " "Inferred latch for \"rs1_value\[4\]\" at registerfile.v(53)" {  } { { "verilog_codes/registerfile.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/registerfile.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705208091950 "|t2b_riscv_cpu|riscv_cpu:rvsingle|registerfile:b2v_inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs1_value\[5\] registerfile.v(53) " "Inferred latch for \"rs1_value\[5\]\" at registerfile.v(53)" {  } { { "verilog_codes/registerfile.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/registerfile.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705208091950 "|t2b_riscv_cpu|riscv_cpu:rvsingle|registerfile:b2v_inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs1_value\[6\] registerfile.v(53) " "Inferred latch for \"rs1_value\[6\]\" at registerfile.v(53)" {  } { { "verilog_codes/registerfile.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/registerfile.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705208091950 "|t2b_riscv_cpu|riscv_cpu:rvsingle|registerfile:b2v_inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs1_value\[7\] registerfile.v(53) " "Inferred latch for \"rs1_value\[7\]\" at registerfile.v(53)" {  } { { "verilog_codes/registerfile.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/registerfile.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705208091950 "|t2b_riscv_cpu|riscv_cpu:rvsingle|registerfile:b2v_inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs1_value\[8\] registerfile.v(53) " "Inferred latch for \"rs1_value\[8\]\" at registerfile.v(53)" {  } { { "verilog_codes/registerfile.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/registerfile.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705208091951 "|t2b_riscv_cpu|riscv_cpu:rvsingle|registerfile:b2v_inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs1_value\[9\] registerfile.v(53) " "Inferred latch for \"rs1_value\[9\]\" at registerfile.v(53)" {  } { { "verilog_codes/registerfile.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/registerfile.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705208091951 "|t2b_riscv_cpu|riscv_cpu:rvsingle|registerfile:b2v_inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs1_value\[10\] registerfile.v(53) " "Inferred latch for \"rs1_value\[10\]\" at registerfile.v(53)" {  } { { "verilog_codes/registerfile.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/registerfile.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705208091951 "|t2b_riscv_cpu|riscv_cpu:rvsingle|registerfile:b2v_inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs1_value\[11\] registerfile.v(53) " "Inferred latch for \"rs1_value\[11\]\" at registerfile.v(53)" {  } { { "verilog_codes/registerfile.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/registerfile.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705208091951 "|t2b_riscv_cpu|riscv_cpu:rvsingle|registerfile:b2v_inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs1_value\[12\] registerfile.v(53) " "Inferred latch for \"rs1_value\[12\]\" at registerfile.v(53)" {  } { { "verilog_codes/registerfile.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/registerfile.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705208091951 "|t2b_riscv_cpu|riscv_cpu:rvsingle|registerfile:b2v_inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs1_value\[13\] registerfile.v(53) " "Inferred latch for \"rs1_value\[13\]\" at registerfile.v(53)" {  } { { "verilog_codes/registerfile.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/registerfile.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705208091951 "|t2b_riscv_cpu|riscv_cpu:rvsingle|registerfile:b2v_inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs1_value\[14\] registerfile.v(53) " "Inferred latch for \"rs1_value\[14\]\" at registerfile.v(53)" {  } { { "verilog_codes/registerfile.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/registerfile.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705208091951 "|t2b_riscv_cpu|riscv_cpu:rvsingle|registerfile:b2v_inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs1_value\[15\] registerfile.v(53) " "Inferred latch for \"rs1_value\[15\]\" at registerfile.v(53)" {  } { { "verilog_codes/registerfile.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/registerfile.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705208091951 "|t2b_riscv_cpu|riscv_cpu:rvsingle|registerfile:b2v_inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs1_value\[16\] registerfile.v(53) " "Inferred latch for \"rs1_value\[16\]\" at registerfile.v(53)" {  } { { "verilog_codes/registerfile.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/registerfile.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705208091951 "|t2b_riscv_cpu|riscv_cpu:rvsingle|registerfile:b2v_inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs1_value\[17\] registerfile.v(53) " "Inferred latch for \"rs1_value\[17\]\" at registerfile.v(53)" {  } { { "verilog_codes/registerfile.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/registerfile.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705208091951 "|t2b_riscv_cpu|riscv_cpu:rvsingle|registerfile:b2v_inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs1_value\[18\] registerfile.v(53) " "Inferred latch for \"rs1_value\[18\]\" at registerfile.v(53)" {  } { { "verilog_codes/registerfile.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/registerfile.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705208091951 "|t2b_riscv_cpu|riscv_cpu:rvsingle|registerfile:b2v_inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs1_value\[19\] registerfile.v(53) " "Inferred latch for \"rs1_value\[19\]\" at registerfile.v(53)" {  } { { "verilog_codes/registerfile.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/registerfile.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705208091951 "|t2b_riscv_cpu|riscv_cpu:rvsingle|registerfile:b2v_inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs1_value\[20\] registerfile.v(53) " "Inferred latch for \"rs1_value\[20\]\" at registerfile.v(53)" {  } { { "verilog_codes/registerfile.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/registerfile.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705208091951 "|t2b_riscv_cpu|riscv_cpu:rvsingle|registerfile:b2v_inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs1_value\[21\] registerfile.v(53) " "Inferred latch for \"rs1_value\[21\]\" at registerfile.v(53)" {  } { { "verilog_codes/registerfile.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/registerfile.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705208091951 "|t2b_riscv_cpu|riscv_cpu:rvsingle|registerfile:b2v_inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs1_value\[22\] registerfile.v(53) " "Inferred latch for \"rs1_value\[22\]\" at registerfile.v(53)" {  } { { "verilog_codes/registerfile.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/registerfile.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705208091951 "|t2b_riscv_cpu|riscv_cpu:rvsingle|registerfile:b2v_inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs1_value\[23\] registerfile.v(53) " "Inferred latch for \"rs1_value\[23\]\" at registerfile.v(53)" {  } { { "verilog_codes/registerfile.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/registerfile.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705208091951 "|t2b_riscv_cpu|riscv_cpu:rvsingle|registerfile:b2v_inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs1_value\[24\] registerfile.v(53) " "Inferred latch for \"rs1_value\[24\]\" at registerfile.v(53)" {  } { { "verilog_codes/registerfile.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/registerfile.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705208091951 "|t2b_riscv_cpu|riscv_cpu:rvsingle|registerfile:b2v_inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs1_value\[25\] registerfile.v(53) " "Inferred latch for \"rs1_value\[25\]\" at registerfile.v(53)" {  } { { "verilog_codes/registerfile.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/registerfile.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705208091951 "|t2b_riscv_cpu|riscv_cpu:rvsingle|registerfile:b2v_inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs1_value\[26\] registerfile.v(53) " "Inferred latch for \"rs1_value\[26\]\" at registerfile.v(53)" {  } { { "verilog_codes/registerfile.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/registerfile.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705208091951 "|t2b_riscv_cpu|riscv_cpu:rvsingle|registerfile:b2v_inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs1_value\[27\] registerfile.v(53) " "Inferred latch for \"rs1_value\[27\]\" at registerfile.v(53)" {  } { { "verilog_codes/registerfile.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/registerfile.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705208091951 "|t2b_riscv_cpu|riscv_cpu:rvsingle|registerfile:b2v_inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs1_value\[28\] registerfile.v(53) " "Inferred latch for \"rs1_value\[28\]\" at registerfile.v(53)" {  } { { "verilog_codes/registerfile.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/registerfile.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705208091951 "|t2b_riscv_cpu|riscv_cpu:rvsingle|registerfile:b2v_inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs1_value\[29\] registerfile.v(53) " "Inferred latch for \"rs1_value\[29\]\" at registerfile.v(53)" {  } { { "verilog_codes/registerfile.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/registerfile.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705208091951 "|t2b_riscv_cpu|riscv_cpu:rvsingle|registerfile:b2v_inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs1_value\[30\] registerfile.v(53) " "Inferred latch for \"rs1_value\[30\]\" at registerfile.v(53)" {  } { { "verilog_codes/registerfile.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/registerfile.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705208091951 "|t2b_riscv_cpu|riscv_cpu:rvsingle|registerfile:b2v_inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs1_value\[31\] registerfile.v(53) " "Inferred latch for \"rs1_value\[31\]\" at registerfile.v(53)" {  } { { "verilog_codes/registerfile.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/registerfile.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705208091951 "|t2b_riscv_cpu|riscv_cpu:rvsingle|registerfile:b2v_inst4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instr_mem instr_mem:imem " "Elaborating entity \"instr_mem\" for hierarchy \"instr_mem:imem\"" {  } { { "t2b_riscv_cpu.v" "imem" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/t2b_riscv_cpu.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705208091952 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "instr_ram.data_a 0 instr_mem.v(10) " "Net \"instr_ram.data_a\" at instr_mem.v(10) has no driver or initial value, using a default initial value '0'" {  } { { "instr_mem.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/instr_mem.v" 10 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1705208091954 "|t2b_riscv_cpu|instr_mem:imem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "instr_ram.waddr_a 0 instr_mem.v(10) " "Net \"instr_ram.waddr_a\" at instr_mem.v(10) has no driver or initial value, using a default initial value '0'" {  } { { "instr_mem.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/instr_mem.v" 10 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1705208091954 "|t2b_riscv_cpu|instr_mem:imem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "instr_ram.we_a 0 instr_mem.v(10) " "Net \"instr_ram.we_a\" at instr_mem.v(10) has no driver or initial value, using a default initial value '0'" {  } { { "instr_mem.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/instr_mem.v" 10 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1705208091954 "|t2b_riscv_cpu|instr_mem:imem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_mem data_mem:dmem " "Elaborating entity \"data_mem\" for hierarchy \"data_mem:dmem\"" {  } { { "t2b_riscv_cpu.v" "dmem" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/t2b_riscv_cpu.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705208091956 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "data_mem:dmem\|data_ram " "RAM logic \"data_mem:dmem\|data_ram\" is uninferred due to asynchronous read logic" {  } { { "data_mem.v" "data_ram" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/data_mem.v" 11 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1705208092901 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1705208092901 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "riscv_cpu:rvsingle\|control_unit:b2v_inst2\|wr_en " "Latch riscv_cpu:rvsingle\|control_unit:b2v_inst2\|wr_en has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[8\] " "Ports D and ENA on the latch are fed by the same signal riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[8\]" {  } { { "verilog_codes/pc.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/pc.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1705208099027 ""}  } { { "verilog_codes/control_unit.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/control_unit.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1705208099027 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "riscv_cpu:rvsingle\|control_unit:b2v_inst2\|mem_write\[0\] " "Latch riscv_cpu:rvsingle\|control_unit:b2v_inst2\|mem_write\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA riscv_cpu:rvsingle\|decoder:b2v_inst3\|out_signal\[25\] " "Ports D and ENA on the latch are fed by the same signal riscv_cpu:rvsingle\|decoder:b2v_inst3\|out_signal\[25\]" {  } { { "verilog_codes/decoder.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/decoder.v" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1705208099027 ""}  } { { "verilog_codes/control_unit.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/control_unit.v" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1705208099027 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "riscv_cpu:rvsingle\|control_unit:b2v_inst2\|mem_write\[1\] " "Latch riscv_cpu:rvsingle\|control_unit:b2v_inst2\|mem_write\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA riscv_cpu:rvsingle\|decoder:b2v_inst3\|out_signal\[25\] " "Ports D and ENA on the latch are fed by the same signal riscv_cpu:rvsingle\|decoder:b2v_inst3\|out_signal\[25\]" {  } { { "verilog_codes/decoder.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/decoder.v" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1705208099028 ""}  } { { "verilog_codes/control_unit.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/control_unit.v" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1705208099028 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "riscv_cpu:rvsingle\|control_unit:b2v_inst2\|mem_write\[2\] " "Latch riscv_cpu:rvsingle\|control_unit:b2v_inst2\|mem_write\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA riscv_cpu:rvsingle\|decoder:b2v_inst3\|out_signal\[25\] " "Ports D and ENA on the latch are fed by the same signal riscv_cpu:rvsingle\|decoder:b2v_inst3\|out_signal\[25\]" {  } { { "verilog_codes/decoder.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/decoder.v" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1705208099028 ""}  } { { "verilog_codes/control_unit.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/control_unit.v" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1705208099028 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "riscv_cpu:rvsingle\|control_unit:b2v_inst2\|mem_write\[3\] " "Latch riscv_cpu:rvsingle\|control_unit:b2v_inst2\|mem_write\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA riscv_cpu:rvsingle\|decoder:b2v_inst3\|out_signal\[25\] " "Ports D and ENA on the latch are fed by the same signal riscv_cpu:rvsingle\|decoder:b2v_inst3\|out_signal\[25\]" {  } { { "verilog_codes/decoder.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/decoder.v" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1705208099028 ""}  } { { "verilog_codes/control_unit.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/control_unit.v" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1705208099028 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "riscv_cpu:rvsingle\|control_unit:b2v_inst2\|mem_write\[4\] " "Latch riscv_cpu:rvsingle\|control_unit:b2v_inst2\|mem_write\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA riscv_cpu:rvsingle\|decoder:b2v_inst3\|out_signal\[25\] " "Ports D and ENA on the latch are fed by the same signal riscv_cpu:rvsingle\|decoder:b2v_inst3\|out_signal\[25\]" {  } { { "verilog_codes/decoder.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/decoder.v" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1705208099028 ""}  } { { "verilog_codes/control_unit.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/control_unit.v" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1705208099028 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "riscv_cpu:rvsingle\|control_unit:b2v_inst2\|mem_write\[5\] " "Latch riscv_cpu:rvsingle\|control_unit:b2v_inst2\|mem_write\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA riscv_cpu:rvsingle\|decoder:b2v_inst3\|out_signal\[25\] " "Ports D and ENA on the latch are fed by the same signal riscv_cpu:rvsingle\|decoder:b2v_inst3\|out_signal\[25\]" {  } { { "verilog_codes/decoder.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/decoder.v" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1705208099028 ""}  } { { "verilog_codes/control_unit.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/control_unit.v" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1705208099028 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "riscv_cpu:rvsingle\|control_unit:b2v_inst2\|mem_write\[6\] " "Latch riscv_cpu:rvsingle\|control_unit:b2v_inst2\|mem_write\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA riscv_cpu:rvsingle\|decoder:b2v_inst3\|out_signal\[25\] " "Ports D and ENA on the latch are fed by the same signal riscv_cpu:rvsingle\|decoder:b2v_inst3\|out_signal\[25\]" {  } { { "verilog_codes/decoder.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/decoder.v" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1705208099028 ""}  } { { "verilog_codes/control_unit.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/control_unit.v" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1705208099028 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "riscv_cpu:rvsingle\|control_unit:b2v_inst2\|mem_write\[7\] " "Latch riscv_cpu:rvsingle\|control_unit:b2v_inst2\|mem_write\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA riscv_cpu:rvsingle\|decoder:b2v_inst3\|out_signal\[25\] " "Ports D and ENA on the latch are fed by the same signal riscv_cpu:rvsingle\|decoder:b2v_inst3\|out_signal\[25\]" {  } { { "verilog_codes/decoder.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/decoder.v" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1705208099028 ""}  } { { "verilog_codes/control_unit.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/control_unit.v" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1705208099028 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "riscv_cpu:rvsingle\|control_unit:b2v_inst2\|mem_write\[8\] " "Latch riscv_cpu:rvsingle\|control_unit:b2v_inst2\|mem_write\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA riscv_cpu:rvsingle\|control_unit:b2v_inst2\|mem_count\[0\] " "Ports D and ENA on the latch are fed by the same signal riscv_cpu:rvsingle\|control_unit:b2v_inst2\|mem_count\[0\]" {  } { { "verilog_codes/control_unit.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/control_unit.v" 36 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1705208099028 ""}  } { { "verilog_codes/control_unit.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/control_unit.v" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1705208099028 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "riscv_cpu:rvsingle\|control_unit:b2v_inst2\|mem_write\[9\] " "Latch riscv_cpu:rvsingle\|control_unit:b2v_inst2\|mem_write\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA riscv_cpu:rvsingle\|control_unit:b2v_inst2\|mem_count\[0\] " "Ports D and ENA on the latch are fed by the same signal riscv_cpu:rvsingle\|control_unit:b2v_inst2\|mem_count\[0\]" {  } { { "verilog_codes/control_unit.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/control_unit.v" 36 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1705208099028 ""}  } { { "verilog_codes/control_unit.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/control_unit.v" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1705208099028 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "riscv_cpu:rvsingle\|control_unit:b2v_inst2\|mem_write\[10\] " "Latch riscv_cpu:rvsingle\|control_unit:b2v_inst2\|mem_write\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA riscv_cpu:rvsingle\|control_unit:b2v_inst2\|mem_count\[0\] " "Ports D and ENA on the latch are fed by the same signal riscv_cpu:rvsingle\|control_unit:b2v_inst2\|mem_count\[0\]" {  } { { "verilog_codes/control_unit.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/control_unit.v" 36 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1705208099028 ""}  } { { "verilog_codes/control_unit.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/control_unit.v" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1705208099028 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "riscv_cpu:rvsingle\|control_unit:b2v_inst2\|mem_write\[11\] " "Latch riscv_cpu:rvsingle\|control_unit:b2v_inst2\|mem_write\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA riscv_cpu:rvsingle\|control_unit:b2v_inst2\|mem_count\[0\] " "Ports D and ENA on the latch are fed by the same signal riscv_cpu:rvsingle\|control_unit:b2v_inst2\|mem_count\[0\]" {  } { { "verilog_codes/control_unit.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/control_unit.v" 36 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1705208099028 ""}  } { { "verilog_codes/control_unit.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/control_unit.v" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1705208099028 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "riscv_cpu:rvsingle\|control_unit:b2v_inst2\|mem_write\[12\] " "Latch riscv_cpu:rvsingle\|control_unit:b2v_inst2\|mem_write\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA riscv_cpu:rvsingle\|control_unit:b2v_inst2\|mem_count\[0\] " "Ports D and ENA on the latch are fed by the same signal riscv_cpu:rvsingle\|control_unit:b2v_inst2\|mem_count\[0\]" {  } { { "verilog_codes/control_unit.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/control_unit.v" 36 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1705208099028 ""}  } { { "verilog_codes/control_unit.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/control_unit.v" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1705208099028 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "riscv_cpu:rvsingle\|control_unit:b2v_inst2\|mem_write\[13\] " "Latch riscv_cpu:rvsingle\|control_unit:b2v_inst2\|mem_write\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA riscv_cpu:rvsingle\|control_unit:b2v_inst2\|mem_count\[0\] " "Ports D and ENA on the latch are fed by the same signal riscv_cpu:rvsingle\|control_unit:b2v_inst2\|mem_count\[0\]" {  } { { "verilog_codes/control_unit.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/control_unit.v" 36 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1705208099028 ""}  } { { "verilog_codes/control_unit.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/control_unit.v" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1705208099028 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "riscv_cpu:rvsingle\|control_unit:b2v_inst2\|mem_write\[14\] " "Latch riscv_cpu:rvsingle\|control_unit:b2v_inst2\|mem_write\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA riscv_cpu:rvsingle\|control_unit:b2v_inst2\|mem_count\[0\] " "Ports D and ENA on the latch are fed by the same signal riscv_cpu:rvsingle\|control_unit:b2v_inst2\|mem_count\[0\]" {  } { { "verilog_codes/control_unit.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/control_unit.v" 36 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1705208099028 ""}  } { { "verilog_codes/control_unit.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/control_unit.v" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1705208099028 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "riscv_cpu:rvsingle\|control_unit:b2v_inst2\|mem_write\[15\] " "Latch riscv_cpu:rvsingle\|control_unit:b2v_inst2\|mem_write\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA riscv_cpu:rvsingle\|control_unit:b2v_inst2\|mem_count\[0\] " "Ports D and ENA on the latch are fed by the same signal riscv_cpu:rvsingle\|control_unit:b2v_inst2\|mem_count\[0\]" {  } { { "verilog_codes/control_unit.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/control_unit.v" 36 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1705208099028 ""}  } { { "verilog_codes/control_unit.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/control_unit.v" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1705208099028 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "riscv_cpu:rvsingle\|control_unit:b2v_inst2\|mem_write\[16\] " "Latch riscv_cpu:rvsingle\|control_unit:b2v_inst2\|mem_write\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA riscv_cpu:rvsingle\|decoder:b2v_inst3\|out_signal\[26\] " "Ports D and ENA on the latch are fed by the same signal riscv_cpu:rvsingle\|decoder:b2v_inst3\|out_signal\[26\]" {  } { { "verilog_codes/decoder.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/decoder.v" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1705208099029 ""}  } { { "verilog_codes/control_unit.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/control_unit.v" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1705208099029 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "riscv_cpu:rvsingle\|control_unit:b2v_inst2\|mem_write\[17\] " "Latch riscv_cpu:rvsingle\|control_unit:b2v_inst2\|mem_write\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA riscv_cpu:rvsingle\|decoder:b2v_inst3\|out_signal\[26\] " "Ports D and ENA on the latch are fed by the same signal riscv_cpu:rvsingle\|decoder:b2v_inst3\|out_signal\[26\]" {  } { { "verilog_codes/decoder.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/decoder.v" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1705208099029 ""}  } { { "verilog_codes/control_unit.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/control_unit.v" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1705208099029 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "riscv_cpu:rvsingle\|control_unit:b2v_inst2\|mem_write\[18\] " "Latch riscv_cpu:rvsingle\|control_unit:b2v_inst2\|mem_write\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA riscv_cpu:rvsingle\|decoder:b2v_inst3\|out_signal\[26\] " "Ports D and ENA on the latch are fed by the same signal riscv_cpu:rvsingle\|decoder:b2v_inst3\|out_signal\[26\]" {  } { { "verilog_codes/decoder.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/decoder.v" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1705208099029 ""}  } { { "verilog_codes/control_unit.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/control_unit.v" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1705208099029 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "riscv_cpu:rvsingle\|control_unit:b2v_inst2\|mem_write\[19\] " "Latch riscv_cpu:rvsingle\|control_unit:b2v_inst2\|mem_write\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA riscv_cpu:rvsingle\|decoder:b2v_inst3\|out_signal\[26\] " "Ports D and ENA on the latch are fed by the same signal riscv_cpu:rvsingle\|decoder:b2v_inst3\|out_signal\[26\]" {  } { { "verilog_codes/decoder.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/decoder.v" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1705208099029 ""}  } { { "verilog_codes/control_unit.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/control_unit.v" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1705208099029 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "riscv_cpu:rvsingle\|control_unit:b2v_inst2\|mem_write\[20\] " "Latch riscv_cpu:rvsingle\|control_unit:b2v_inst2\|mem_write\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA riscv_cpu:rvsingle\|decoder:b2v_inst3\|out_signal\[26\] " "Ports D and ENA on the latch are fed by the same signal riscv_cpu:rvsingle\|decoder:b2v_inst3\|out_signal\[26\]" {  } { { "verilog_codes/decoder.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/decoder.v" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1705208099029 ""}  } { { "verilog_codes/control_unit.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/control_unit.v" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1705208099029 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "riscv_cpu:rvsingle\|control_unit:b2v_inst2\|mem_write\[21\] " "Latch riscv_cpu:rvsingle\|control_unit:b2v_inst2\|mem_write\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA riscv_cpu:rvsingle\|decoder:b2v_inst3\|out_signal\[26\] " "Ports D and ENA on the latch are fed by the same signal riscv_cpu:rvsingle\|decoder:b2v_inst3\|out_signal\[26\]" {  } { { "verilog_codes/decoder.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/decoder.v" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1705208099029 ""}  } { { "verilog_codes/control_unit.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/control_unit.v" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1705208099029 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "riscv_cpu:rvsingle\|control_unit:b2v_inst2\|mem_write\[22\] " "Latch riscv_cpu:rvsingle\|control_unit:b2v_inst2\|mem_write\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA riscv_cpu:rvsingle\|decoder:b2v_inst3\|out_signal\[26\] " "Ports D and ENA on the latch are fed by the same signal riscv_cpu:rvsingle\|decoder:b2v_inst3\|out_signal\[26\]" {  } { { "verilog_codes/decoder.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/decoder.v" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1705208099029 ""}  } { { "verilog_codes/control_unit.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/control_unit.v" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1705208099029 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "riscv_cpu:rvsingle\|control_unit:b2v_inst2\|mem_write\[23\] " "Latch riscv_cpu:rvsingle\|control_unit:b2v_inst2\|mem_write\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA riscv_cpu:rvsingle\|decoder:b2v_inst3\|out_signal\[26\] " "Ports D and ENA on the latch are fed by the same signal riscv_cpu:rvsingle\|decoder:b2v_inst3\|out_signal\[26\]" {  } { { "verilog_codes/decoder.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/decoder.v" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1705208099029 ""}  } { { "verilog_codes/control_unit.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/control_unit.v" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1705208099029 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "riscv_cpu:rvsingle\|control_unit:b2v_inst2\|mem_write\[24\] " "Latch riscv_cpu:rvsingle\|control_unit:b2v_inst2\|mem_write\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA riscv_cpu:rvsingle\|decoder:b2v_inst3\|out_signal\[26\] " "Ports D and ENA on the latch are fed by the same signal riscv_cpu:rvsingle\|decoder:b2v_inst3\|out_signal\[26\]" {  } { { "verilog_codes/decoder.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/decoder.v" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1705208099029 ""}  } { { "verilog_codes/control_unit.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/control_unit.v" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1705208099029 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "riscv_cpu:rvsingle\|control_unit:b2v_inst2\|mem_write\[25\] " "Latch riscv_cpu:rvsingle\|control_unit:b2v_inst2\|mem_write\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA riscv_cpu:rvsingle\|decoder:b2v_inst3\|out_signal\[26\] " "Ports D and ENA on the latch are fed by the same signal riscv_cpu:rvsingle\|decoder:b2v_inst3\|out_signal\[26\]" {  } { { "verilog_codes/decoder.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/decoder.v" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1705208099029 ""}  } { { "verilog_codes/control_unit.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/control_unit.v" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1705208099029 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "riscv_cpu:rvsingle\|control_unit:b2v_inst2\|mem_write\[26\] " "Latch riscv_cpu:rvsingle\|control_unit:b2v_inst2\|mem_write\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA riscv_cpu:rvsingle\|decoder:b2v_inst3\|out_signal\[26\] " "Ports D and ENA on the latch are fed by the same signal riscv_cpu:rvsingle\|decoder:b2v_inst3\|out_signal\[26\]" {  } { { "verilog_codes/decoder.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/decoder.v" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1705208099029 ""}  } { { "verilog_codes/control_unit.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/control_unit.v" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1705208099029 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "riscv_cpu:rvsingle\|control_unit:b2v_inst2\|mem_write\[27\] " "Latch riscv_cpu:rvsingle\|control_unit:b2v_inst2\|mem_write\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA riscv_cpu:rvsingle\|decoder:b2v_inst3\|out_signal\[26\] " "Ports D and ENA on the latch are fed by the same signal riscv_cpu:rvsingle\|decoder:b2v_inst3\|out_signal\[26\]" {  } { { "verilog_codes/decoder.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/decoder.v" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1705208099029 ""}  } { { "verilog_codes/control_unit.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/control_unit.v" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1705208099029 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "riscv_cpu:rvsingle\|control_unit:b2v_inst2\|mem_write\[28\] " "Latch riscv_cpu:rvsingle\|control_unit:b2v_inst2\|mem_write\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA riscv_cpu:rvsingle\|decoder:b2v_inst3\|out_signal\[26\] " "Ports D and ENA on the latch are fed by the same signal riscv_cpu:rvsingle\|decoder:b2v_inst3\|out_signal\[26\]" {  } { { "verilog_codes/decoder.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/decoder.v" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1705208099029 ""}  } { { "verilog_codes/control_unit.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/control_unit.v" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1705208099029 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "riscv_cpu:rvsingle\|control_unit:b2v_inst2\|mem_write\[29\] " "Latch riscv_cpu:rvsingle\|control_unit:b2v_inst2\|mem_write\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA riscv_cpu:rvsingle\|decoder:b2v_inst3\|out_signal\[26\] " "Ports D and ENA on the latch are fed by the same signal riscv_cpu:rvsingle\|decoder:b2v_inst3\|out_signal\[26\]" {  } { { "verilog_codes/decoder.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/decoder.v" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1705208099029 ""}  } { { "verilog_codes/control_unit.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/control_unit.v" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1705208099029 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "riscv_cpu:rvsingle\|control_unit:b2v_inst2\|mem_write\[30\] " "Latch riscv_cpu:rvsingle\|control_unit:b2v_inst2\|mem_write\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA riscv_cpu:rvsingle\|decoder:b2v_inst3\|out_signal\[26\] " "Ports D and ENA on the latch are fed by the same signal riscv_cpu:rvsingle\|decoder:b2v_inst3\|out_signal\[26\]" {  } { { "verilog_codes/decoder.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/decoder.v" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1705208099030 ""}  } { { "verilog_codes/control_unit.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/control_unit.v" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1705208099030 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "riscv_cpu:rvsingle\|control_unit:b2v_inst2\|mem_write\[31\] " "Latch riscv_cpu:rvsingle\|control_unit:b2v_inst2\|mem_write\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA riscv_cpu:rvsingle\|decoder:b2v_inst3\|out_signal\[26\] " "Ports D and ENA on the latch are fed by the same signal riscv_cpu:rvsingle\|decoder:b2v_inst3\|out_signal\[26\]" {  } { { "verilog_codes/decoder.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/decoder.v" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1705208099030 ""}  } { { "verilog_codes/control_unit.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/control_unit.v" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1705208099030 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "riscv_cpu:rvsingle\|registerfile:b2v_inst4\|rs2_value\[0\] " "Latch riscv_cpu:rvsingle\|registerfile:b2v_inst4\|rs2_value\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[10\] " "Ports D and ENA on the latch are fed by the same signal riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[10\]" {  } { { "verilog_codes/pc.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/pc.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1705208099030 ""}  } { { "verilog_codes/registerfile.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/registerfile.v" 53 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1705208099030 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "riscv_cpu:rvsingle\|registerfile:b2v_inst4\|rs2_value\[1\] " "Latch riscv_cpu:rvsingle\|registerfile:b2v_inst4\|rs2_value\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[10\] " "Ports D and ENA on the latch are fed by the same signal riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[10\]" {  } { { "verilog_codes/pc.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/pc.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1705208099030 ""}  } { { "verilog_codes/registerfile.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/registerfile.v" 53 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1705208099030 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "riscv_cpu:rvsingle\|registerfile:b2v_inst4\|rs2_value\[2\] " "Latch riscv_cpu:rvsingle\|registerfile:b2v_inst4\|rs2_value\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[10\] " "Ports D and ENA on the latch are fed by the same signal riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[10\]" {  } { { "verilog_codes/pc.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/pc.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1705208099030 ""}  } { { "verilog_codes/registerfile.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/registerfile.v" 53 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1705208099030 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "riscv_cpu:rvsingle\|registerfile:b2v_inst4\|rs2_value\[3\] " "Latch riscv_cpu:rvsingle\|registerfile:b2v_inst4\|rs2_value\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[10\] " "Ports D and ENA on the latch are fed by the same signal riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[10\]" {  } { { "verilog_codes/pc.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/pc.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1705208099030 ""}  } { { "verilog_codes/registerfile.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/registerfile.v" 53 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1705208099030 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "riscv_cpu:rvsingle\|registerfile:b2v_inst4\|rs2_value\[4\] " "Latch riscv_cpu:rvsingle\|registerfile:b2v_inst4\|rs2_value\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[10\] " "Ports D and ENA on the latch are fed by the same signal riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[10\]" {  } { { "verilog_codes/pc.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/pc.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1705208099030 ""}  } { { "verilog_codes/registerfile.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/registerfile.v" 53 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1705208099030 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "riscv_cpu:rvsingle\|registerfile:b2v_inst4\|rs2_value\[5\] " "Latch riscv_cpu:rvsingle\|registerfile:b2v_inst4\|rs2_value\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[10\] " "Ports D and ENA on the latch are fed by the same signal riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[10\]" {  } { { "verilog_codes/pc.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/pc.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1705208099030 ""}  } { { "verilog_codes/registerfile.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/registerfile.v" 53 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1705208099030 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "riscv_cpu:rvsingle\|registerfile:b2v_inst4\|rs2_value\[6\] " "Latch riscv_cpu:rvsingle\|registerfile:b2v_inst4\|rs2_value\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[10\] " "Ports D and ENA on the latch are fed by the same signal riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[10\]" {  } { { "verilog_codes/pc.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/pc.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1705208099030 ""}  } { { "verilog_codes/registerfile.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/registerfile.v" 53 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1705208099030 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "riscv_cpu:rvsingle\|registerfile:b2v_inst4\|rs2_value\[7\] " "Latch riscv_cpu:rvsingle\|registerfile:b2v_inst4\|rs2_value\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[10\] " "Ports D and ENA on the latch are fed by the same signal riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[10\]" {  } { { "verilog_codes/pc.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/pc.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1705208099030 ""}  } { { "verilog_codes/registerfile.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/registerfile.v" 53 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1705208099030 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "riscv_cpu:rvsingle\|registerfile:b2v_inst4\|rs2_value\[8\] " "Latch riscv_cpu:rvsingle\|registerfile:b2v_inst4\|rs2_value\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[10\] " "Ports D and ENA on the latch are fed by the same signal riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[10\]" {  } { { "verilog_codes/pc.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/pc.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1705208099031 ""}  } { { "verilog_codes/registerfile.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/registerfile.v" 53 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1705208099031 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "riscv_cpu:rvsingle\|registerfile:b2v_inst4\|rs2_value\[9\] " "Latch riscv_cpu:rvsingle\|registerfile:b2v_inst4\|rs2_value\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[10\] " "Ports D and ENA on the latch are fed by the same signal riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[10\]" {  } { { "verilog_codes/pc.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/pc.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1705208099031 ""}  } { { "verilog_codes/registerfile.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/registerfile.v" 53 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1705208099031 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "riscv_cpu:rvsingle\|registerfile:b2v_inst4\|rs2_value\[10\] " "Latch riscv_cpu:rvsingle\|registerfile:b2v_inst4\|rs2_value\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[10\] " "Ports D and ENA on the latch are fed by the same signal riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[10\]" {  } { { "verilog_codes/pc.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/pc.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1705208099031 ""}  } { { "verilog_codes/registerfile.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/registerfile.v" 53 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1705208099031 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "riscv_cpu:rvsingle\|registerfile:b2v_inst4\|rs2_value\[11\] " "Latch riscv_cpu:rvsingle\|registerfile:b2v_inst4\|rs2_value\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[10\] " "Ports D and ENA on the latch are fed by the same signal riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[10\]" {  } { { "verilog_codes/pc.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/pc.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1705208099031 ""}  } { { "verilog_codes/registerfile.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/registerfile.v" 53 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1705208099031 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "riscv_cpu:rvsingle\|registerfile:b2v_inst4\|rs2_value\[12\] " "Latch riscv_cpu:rvsingle\|registerfile:b2v_inst4\|rs2_value\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[10\] " "Ports D and ENA on the latch are fed by the same signal riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[10\]" {  } { { "verilog_codes/pc.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/pc.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1705208099031 ""}  } { { "verilog_codes/registerfile.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/registerfile.v" 53 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1705208099031 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "riscv_cpu:rvsingle\|registerfile:b2v_inst4\|rs2_value\[13\] " "Latch riscv_cpu:rvsingle\|registerfile:b2v_inst4\|rs2_value\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[10\] " "Ports D and ENA on the latch are fed by the same signal riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[10\]" {  } { { "verilog_codes/pc.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/pc.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1705208099031 ""}  } { { "verilog_codes/registerfile.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/registerfile.v" 53 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1705208099031 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "riscv_cpu:rvsingle\|registerfile:b2v_inst4\|rs2_value\[14\] " "Latch riscv_cpu:rvsingle\|registerfile:b2v_inst4\|rs2_value\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[10\] " "Ports D and ENA on the latch are fed by the same signal riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[10\]" {  } { { "verilog_codes/pc.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/pc.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1705208099031 ""}  } { { "verilog_codes/registerfile.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/registerfile.v" 53 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1705208099031 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "riscv_cpu:rvsingle\|registerfile:b2v_inst4\|rs2_value\[15\] " "Latch riscv_cpu:rvsingle\|registerfile:b2v_inst4\|rs2_value\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[10\] " "Ports D and ENA on the latch are fed by the same signal riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[10\]" {  } { { "verilog_codes/pc.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/pc.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1705208099031 ""}  } { { "verilog_codes/registerfile.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/registerfile.v" 53 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1705208099031 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "riscv_cpu:rvsingle\|registerfile:b2v_inst4\|rs2_value\[16\] " "Latch riscv_cpu:rvsingle\|registerfile:b2v_inst4\|rs2_value\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[10\] " "Ports D and ENA on the latch are fed by the same signal riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[10\]" {  } { { "verilog_codes/pc.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/pc.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1705208099031 ""}  } { { "verilog_codes/registerfile.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/registerfile.v" 53 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1705208099031 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "riscv_cpu:rvsingle\|registerfile:b2v_inst4\|rs2_value\[17\] " "Latch riscv_cpu:rvsingle\|registerfile:b2v_inst4\|rs2_value\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[10\] " "Ports D and ENA on the latch are fed by the same signal riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[10\]" {  } { { "verilog_codes/pc.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/pc.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1705208099031 ""}  } { { "verilog_codes/registerfile.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/registerfile.v" 53 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1705208099031 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "riscv_cpu:rvsingle\|registerfile:b2v_inst4\|rs2_value\[18\] " "Latch riscv_cpu:rvsingle\|registerfile:b2v_inst4\|rs2_value\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[10\] " "Ports D and ENA on the latch are fed by the same signal riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[10\]" {  } { { "verilog_codes/pc.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/pc.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1705208099031 ""}  } { { "verilog_codes/registerfile.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/registerfile.v" 53 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1705208099031 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "riscv_cpu:rvsingle\|registerfile:b2v_inst4\|rs2_value\[19\] " "Latch riscv_cpu:rvsingle\|registerfile:b2v_inst4\|rs2_value\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[10\] " "Ports D and ENA on the latch are fed by the same signal riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[10\]" {  } { { "verilog_codes/pc.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/pc.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1705208099031 ""}  } { { "verilog_codes/registerfile.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/registerfile.v" 53 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1705208099031 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "riscv_cpu:rvsingle\|registerfile:b2v_inst4\|rs2_value\[20\] " "Latch riscv_cpu:rvsingle\|registerfile:b2v_inst4\|rs2_value\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[10\] " "Ports D and ENA on the latch are fed by the same signal riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[10\]" {  } { { "verilog_codes/pc.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/pc.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1705208099031 ""}  } { { "verilog_codes/registerfile.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/registerfile.v" 53 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1705208099031 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "riscv_cpu:rvsingle\|registerfile:b2v_inst4\|rs2_value\[21\] " "Latch riscv_cpu:rvsingle\|registerfile:b2v_inst4\|rs2_value\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[10\] " "Ports D and ENA on the latch are fed by the same signal riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[10\]" {  } { { "verilog_codes/pc.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/pc.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1705208099031 ""}  } { { "verilog_codes/registerfile.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/registerfile.v" 53 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1705208099031 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "riscv_cpu:rvsingle\|registerfile:b2v_inst4\|rs2_value\[22\] " "Latch riscv_cpu:rvsingle\|registerfile:b2v_inst4\|rs2_value\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[10\] " "Ports D and ENA on the latch are fed by the same signal riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[10\]" {  } { { "verilog_codes/pc.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/pc.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1705208099032 ""}  } { { "verilog_codes/registerfile.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/registerfile.v" 53 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1705208099032 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "riscv_cpu:rvsingle\|registerfile:b2v_inst4\|rs2_value\[23\] " "Latch riscv_cpu:rvsingle\|registerfile:b2v_inst4\|rs2_value\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[10\] " "Ports D and ENA on the latch are fed by the same signal riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[10\]" {  } { { "verilog_codes/pc.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/pc.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1705208099032 ""}  } { { "verilog_codes/registerfile.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/registerfile.v" 53 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1705208099032 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "riscv_cpu:rvsingle\|registerfile:b2v_inst4\|rs2_value\[24\] " "Latch riscv_cpu:rvsingle\|registerfile:b2v_inst4\|rs2_value\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[10\] " "Ports D and ENA on the latch are fed by the same signal riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[10\]" {  } { { "verilog_codes/pc.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/pc.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1705208099032 ""}  } { { "verilog_codes/registerfile.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/registerfile.v" 53 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1705208099032 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "riscv_cpu:rvsingle\|registerfile:b2v_inst4\|rs2_value\[25\] " "Latch riscv_cpu:rvsingle\|registerfile:b2v_inst4\|rs2_value\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[10\] " "Ports D and ENA on the latch are fed by the same signal riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[10\]" {  } { { "verilog_codes/pc.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/pc.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1705208099032 ""}  } { { "verilog_codes/registerfile.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/registerfile.v" 53 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1705208099032 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "riscv_cpu:rvsingle\|registerfile:b2v_inst4\|rs2_value\[26\] " "Latch riscv_cpu:rvsingle\|registerfile:b2v_inst4\|rs2_value\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[10\] " "Ports D and ENA on the latch are fed by the same signal riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[10\]" {  } { { "verilog_codes/pc.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/pc.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1705208099032 ""}  } { { "verilog_codes/registerfile.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/registerfile.v" 53 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1705208099032 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "riscv_cpu:rvsingle\|registerfile:b2v_inst4\|rs2_value\[27\] " "Latch riscv_cpu:rvsingle\|registerfile:b2v_inst4\|rs2_value\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[10\] " "Ports D and ENA on the latch are fed by the same signal riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[10\]" {  } { { "verilog_codes/pc.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/pc.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1705208099032 ""}  } { { "verilog_codes/registerfile.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/registerfile.v" 53 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1705208099032 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "riscv_cpu:rvsingle\|registerfile:b2v_inst4\|rs2_value\[28\] " "Latch riscv_cpu:rvsingle\|registerfile:b2v_inst4\|rs2_value\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[10\] " "Ports D and ENA on the latch are fed by the same signal riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[10\]" {  } { { "verilog_codes/pc.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/pc.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1705208099032 ""}  } { { "verilog_codes/registerfile.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/registerfile.v" 53 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1705208099032 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "riscv_cpu:rvsingle\|registerfile:b2v_inst4\|rs2_value\[29\] " "Latch riscv_cpu:rvsingle\|registerfile:b2v_inst4\|rs2_value\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[10\] " "Ports D and ENA on the latch are fed by the same signal riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[10\]" {  } { { "verilog_codes/pc.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/pc.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1705208099032 ""}  } { { "verilog_codes/registerfile.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/registerfile.v" 53 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1705208099032 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "riscv_cpu:rvsingle\|registerfile:b2v_inst4\|rs2_value\[30\] " "Latch riscv_cpu:rvsingle\|registerfile:b2v_inst4\|rs2_value\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[10\] " "Ports D and ENA on the latch are fed by the same signal riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[10\]" {  } { { "verilog_codes/pc.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/pc.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1705208099032 ""}  } { { "verilog_codes/registerfile.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/registerfile.v" 53 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1705208099032 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "riscv_cpu:rvsingle\|registerfile:b2v_inst4\|rs2_value\[31\] " "Latch riscv_cpu:rvsingle\|registerfile:b2v_inst4\|rs2_value\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[10\] " "Ports D and ENA on the latch are fed by the same signal riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[10\]" {  } { { "verilog_codes/pc.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/pc.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1705208099032 ""}  } { { "verilog_codes/registerfile.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/registerfile.v" 53 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1705208099032 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "riscv_cpu:rvsingle\|registerfile:b2v_inst4\|rs1_value\[0\] " "Latch riscv_cpu:rvsingle\|registerfile:b2v_inst4\|rs1_value\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA riscv_cpu:rvsingle\|decoder:b2v_inst3\|is_i_instr " "Ports D and ENA on the latch are fed by the same signal riscv_cpu:rvsingle\|decoder:b2v_inst3\|is_i_instr" {  } { { "verilog_codes/decoder.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/decoder.v" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1705208099032 ""}  } { { "verilog_codes/registerfile.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/registerfile.v" 53 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1705208099032 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "riscv_cpu:rvsingle\|registerfile:b2v_inst4\|rs1_value\[1\] " "Latch riscv_cpu:rvsingle\|registerfile:b2v_inst4\|rs1_value\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA riscv_cpu:rvsingle\|decoder:b2v_inst3\|is_i_instr " "Ports D and ENA on the latch are fed by the same signal riscv_cpu:rvsingle\|decoder:b2v_inst3\|is_i_instr" {  } { { "verilog_codes/decoder.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/decoder.v" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1705208099032 ""}  } { { "verilog_codes/registerfile.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/registerfile.v" 53 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1705208099032 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "riscv_cpu:rvsingle\|registerfile:b2v_inst4\|rs1_value\[2\] " "Latch riscv_cpu:rvsingle\|registerfile:b2v_inst4\|rs1_value\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA riscv_cpu:rvsingle\|decoder:b2v_inst3\|is_i_instr " "Ports D and ENA on the latch are fed by the same signal riscv_cpu:rvsingle\|decoder:b2v_inst3\|is_i_instr" {  } { { "verilog_codes/decoder.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/decoder.v" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1705208099032 ""}  } { { "verilog_codes/registerfile.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/registerfile.v" 53 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1705208099032 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "riscv_cpu:rvsingle\|registerfile:b2v_inst4\|rs1_value\[3\] " "Latch riscv_cpu:rvsingle\|registerfile:b2v_inst4\|rs1_value\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA riscv_cpu:rvsingle\|decoder:b2v_inst3\|is_i_instr " "Ports D and ENA on the latch are fed by the same signal riscv_cpu:rvsingle\|decoder:b2v_inst3\|is_i_instr" {  } { { "verilog_codes/decoder.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/decoder.v" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1705208099032 ""}  } { { "verilog_codes/registerfile.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/registerfile.v" 53 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1705208099032 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "riscv_cpu:rvsingle\|registerfile:b2v_inst4\|rs1_value\[4\] " "Latch riscv_cpu:rvsingle\|registerfile:b2v_inst4\|rs1_value\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA riscv_cpu:rvsingle\|decoder:b2v_inst3\|is_i_instr " "Ports D and ENA on the latch are fed by the same signal riscv_cpu:rvsingle\|decoder:b2v_inst3\|is_i_instr" {  } { { "verilog_codes/decoder.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/decoder.v" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1705208099032 ""}  } { { "verilog_codes/registerfile.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/registerfile.v" 53 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1705208099032 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "riscv_cpu:rvsingle\|registerfile:b2v_inst4\|rs1_value\[5\] " "Latch riscv_cpu:rvsingle\|registerfile:b2v_inst4\|rs1_value\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA riscv_cpu:rvsingle\|decoder:b2v_inst3\|is_i_instr " "Ports D and ENA on the latch are fed by the same signal riscv_cpu:rvsingle\|decoder:b2v_inst3\|is_i_instr" {  } { { "verilog_codes/decoder.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/decoder.v" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1705208099033 ""}  } { { "verilog_codes/registerfile.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/registerfile.v" 53 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1705208099033 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "riscv_cpu:rvsingle\|registerfile:b2v_inst4\|rs1_value\[6\] " "Latch riscv_cpu:rvsingle\|registerfile:b2v_inst4\|rs1_value\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA riscv_cpu:rvsingle\|decoder:b2v_inst3\|is_i_instr " "Ports D and ENA on the latch are fed by the same signal riscv_cpu:rvsingle\|decoder:b2v_inst3\|is_i_instr" {  } { { "verilog_codes/decoder.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/decoder.v" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1705208099033 ""}  } { { "verilog_codes/registerfile.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/registerfile.v" 53 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1705208099033 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "riscv_cpu:rvsingle\|registerfile:b2v_inst4\|rs1_value\[7\] " "Latch riscv_cpu:rvsingle\|registerfile:b2v_inst4\|rs1_value\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA riscv_cpu:rvsingle\|decoder:b2v_inst3\|is_i_instr " "Ports D and ENA on the latch are fed by the same signal riscv_cpu:rvsingle\|decoder:b2v_inst3\|is_i_instr" {  } { { "verilog_codes/decoder.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/decoder.v" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1705208099033 ""}  } { { "verilog_codes/registerfile.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/registerfile.v" 53 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1705208099033 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "riscv_cpu:rvsingle\|registerfile:b2v_inst4\|rs1_value\[8\] " "Latch riscv_cpu:rvsingle\|registerfile:b2v_inst4\|rs1_value\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA riscv_cpu:rvsingle\|decoder:b2v_inst3\|is_i_instr " "Ports D and ENA on the latch are fed by the same signal riscv_cpu:rvsingle\|decoder:b2v_inst3\|is_i_instr" {  } { { "verilog_codes/decoder.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/decoder.v" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1705208099033 ""}  } { { "verilog_codes/registerfile.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/registerfile.v" 53 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1705208099033 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "riscv_cpu:rvsingle\|registerfile:b2v_inst4\|rs1_value\[9\] " "Latch riscv_cpu:rvsingle\|registerfile:b2v_inst4\|rs1_value\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA riscv_cpu:rvsingle\|decoder:b2v_inst3\|is_i_instr " "Ports D and ENA on the latch are fed by the same signal riscv_cpu:rvsingle\|decoder:b2v_inst3\|is_i_instr" {  } { { "verilog_codes/decoder.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/decoder.v" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1705208099033 ""}  } { { "verilog_codes/registerfile.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/registerfile.v" 53 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1705208099033 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "riscv_cpu:rvsingle\|registerfile:b2v_inst4\|rs1_value\[10\] " "Latch riscv_cpu:rvsingle\|registerfile:b2v_inst4\|rs1_value\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA riscv_cpu:rvsingle\|decoder:b2v_inst3\|is_i_instr " "Ports D and ENA on the latch are fed by the same signal riscv_cpu:rvsingle\|decoder:b2v_inst3\|is_i_instr" {  } { { "verilog_codes/decoder.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/decoder.v" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1705208099033 ""}  } { { "verilog_codes/registerfile.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/registerfile.v" 53 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1705208099033 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "riscv_cpu:rvsingle\|registerfile:b2v_inst4\|rs1_value\[11\] " "Latch riscv_cpu:rvsingle\|registerfile:b2v_inst4\|rs1_value\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA riscv_cpu:rvsingle\|decoder:b2v_inst3\|is_i_instr " "Ports D and ENA on the latch are fed by the same signal riscv_cpu:rvsingle\|decoder:b2v_inst3\|is_i_instr" {  } { { "verilog_codes/decoder.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/decoder.v" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1705208099033 ""}  } { { "verilog_codes/registerfile.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/registerfile.v" 53 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1705208099033 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "riscv_cpu:rvsingle\|registerfile:b2v_inst4\|rs1_value\[12\] " "Latch riscv_cpu:rvsingle\|registerfile:b2v_inst4\|rs1_value\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA riscv_cpu:rvsingle\|decoder:b2v_inst3\|is_i_instr " "Ports D and ENA on the latch are fed by the same signal riscv_cpu:rvsingle\|decoder:b2v_inst3\|is_i_instr" {  } { { "verilog_codes/decoder.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/decoder.v" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1705208099033 ""}  } { { "verilog_codes/registerfile.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/registerfile.v" 53 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1705208099033 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "riscv_cpu:rvsingle\|registerfile:b2v_inst4\|rs1_value\[13\] " "Latch riscv_cpu:rvsingle\|registerfile:b2v_inst4\|rs1_value\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA riscv_cpu:rvsingle\|decoder:b2v_inst3\|is_i_instr " "Ports D and ENA on the latch are fed by the same signal riscv_cpu:rvsingle\|decoder:b2v_inst3\|is_i_instr" {  } { { "verilog_codes/decoder.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/decoder.v" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1705208099033 ""}  } { { "verilog_codes/registerfile.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/registerfile.v" 53 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1705208099033 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "riscv_cpu:rvsingle\|registerfile:b2v_inst4\|rs1_value\[14\] " "Latch riscv_cpu:rvsingle\|registerfile:b2v_inst4\|rs1_value\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA riscv_cpu:rvsingle\|decoder:b2v_inst3\|is_i_instr " "Ports D and ENA on the latch are fed by the same signal riscv_cpu:rvsingle\|decoder:b2v_inst3\|is_i_instr" {  } { { "verilog_codes/decoder.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/decoder.v" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1705208099033 ""}  } { { "verilog_codes/registerfile.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/registerfile.v" 53 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1705208099033 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "riscv_cpu:rvsingle\|registerfile:b2v_inst4\|rs1_value\[15\] " "Latch riscv_cpu:rvsingle\|registerfile:b2v_inst4\|rs1_value\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA riscv_cpu:rvsingle\|decoder:b2v_inst3\|is_i_instr " "Ports D and ENA on the latch are fed by the same signal riscv_cpu:rvsingle\|decoder:b2v_inst3\|is_i_instr" {  } { { "verilog_codes/decoder.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/decoder.v" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1705208099033 ""}  } { { "verilog_codes/registerfile.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/registerfile.v" 53 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1705208099033 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "riscv_cpu:rvsingle\|registerfile:b2v_inst4\|rs1_value\[16\] " "Latch riscv_cpu:rvsingle\|registerfile:b2v_inst4\|rs1_value\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA riscv_cpu:rvsingle\|decoder:b2v_inst3\|is_i_instr " "Ports D and ENA on the latch are fed by the same signal riscv_cpu:rvsingle\|decoder:b2v_inst3\|is_i_instr" {  } { { "verilog_codes/decoder.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/decoder.v" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1705208099033 ""}  } { { "verilog_codes/registerfile.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/registerfile.v" 53 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1705208099033 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "riscv_cpu:rvsingle\|registerfile:b2v_inst4\|rs1_value\[17\] " "Latch riscv_cpu:rvsingle\|registerfile:b2v_inst4\|rs1_value\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA riscv_cpu:rvsingle\|decoder:b2v_inst3\|is_i_instr " "Ports D and ENA on the latch are fed by the same signal riscv_cpu:rvsingle\|decoder:b2v_inst3\|is_i_instr" {  } { { "verilog_codes/decoder.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/decoder.v" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1705208099033 ""}  } { { "verilog_codes/registerfile.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/registerfile.v" 53 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1705208099033 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "riscv_cpu:rvsingle\|registerfile:b2v_inst4\|rs1_value\[18\] " "Latch riscv_cpu:rvsingle\|registerfile:b2v_inst4\|rs1_value\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA riscv_cpu:rvsingle\|decoder:b2v_inst3\|is_i_instr " "Ports D and ENA on the latch are fed by the same signal riscv_cpu:rvsingle\|decoder:b2v_inst3\|is_i_instr" {  } { { "verilog_codes/decoder.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/decoder.v" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1705208099033 ""}  } { { "verilog_codes/registerfile.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/registerfile.v" 53 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1705208099033 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "riscv_cpu:rvsingle\|registerfile:b2v_inst4\|rs1_value\[19\] " "Latch riscv_cpu:rvsingle\|registerfile:b2v_inst4\|rs1_value\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA riscv_cpu:rvsingle\|decoder:b2v_inst3\|is_i_instr " "Ports D and ENA on the latch are fed by the same signal riscv_cpu:rvsingle\|decoder:b2v_inst3\|is_i_instr" {  } { { "verilog_codes/decoder.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/decoder.v" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1705208099033 ""}  } { { "verilog_codes/registerfile.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/registerfile.v" 53 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1705208099033 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "riscv_cpu:rvsingle\|registerfile:b2v_inst4\|rs1_value\[20\] " "Latch riscv_cpu:rvsingle\|registerfile:b2v_inst4\|rs1_value\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA riscv_cpu:rvsingle\|decoder:b2v_inst3\|is_i_instr " "Ports D and ENA on the latch are fed by the same signal riscv_cpu:rvsingle\|decoder:b2v_inst3\|is_i_instr" {  } { { "verilog_codes/decoder.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/decoder.v" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1705208099034 ""}  } { { "verilog_codes/registerfile.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/registerfile.v" 53 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1705208099034 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "riscv_cpu:rvsingle\|registerfile:b2v_inst4\|rs1_value\[21\] " "Latch riscv_cpu:rvsingle\|registerfile:b2v_inst4\|rs1_value\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA riscv_cpu:rvsingle\|decoder:b2v_inst3\|is_i_instr " "Ports D and ENA on the latch are fed by the same signal riscv_cpu:rvsingle\|decoder:b2v_inst3\|is_i_instr" {  } { { "verilog_codes/decoder.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/decoder.v" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1705208099034 ""}  } { { "verilog_codes/registerfile.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/registerfile.v" 53 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1705208099034 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "riscv_cpu:rvsingle\|registerfile:b2v_inst4\|rs1_value\[22\] " "Latch riscv_cpu:rvsingle\|registerfile:b2v_inst4\|rs1_value\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA riscv_cpu:rvsingle\|decoder:b2v_inst3\|is_i_instr " "Ports D and ENA on the latch are fed by the same signal riscv_cpu:rvsingle\|decoder:b2v_inst3\|is_i_instr" {  } { { "verilog_codes/decoder.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/decoder.v" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1705208099034 ""}  } { { "verilog_codes/registerfile.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/registerfile.v" 53 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1705208099034 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "riscv_cpu:rvsingle\|registerfile:b2v_inst4\|rs1_value\[23\] " "Latch riscv_cpu:rvsingle\|registerfile:b2v_inst4\|rs1_value\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA riscv_cpu:rvsingle\|decoder:b2v_inst3\|is_i_instr " "Ports D and ENA on the latch are fed by the same signal riscv_cpu:rvsingle\|decoder:b2v_inst3\|is_i_instr" {  } { { "verilog_codes/decoder.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/decoder.v" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1705208099034 ""}  } { { "verilog_codes/registerfile.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/registerfile.v" 53 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1705208099034 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "riscv_cpu:rvsingle\|registerfile:b2v_inst4\|rs1_value\[24\] " "Latch riscv_cpu:rvsingle\|registerfile:b2v_inst4\|rs1_value\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA riscv_cpu:rvsingle\|decoder:b2v_inst3\|is_i_instr " "Ports D and ENA on the latch are fed by the same signal riscv_cpu:rvsingle\|decoder:b2v_inst3\|is_i_instr" {  } { { "verilog_codes/decoder.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/decoder.v" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1705208099034 ""}  } { { "verilog_codes/registerfile.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/registerfile.v" 53 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1705208099034 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "riscv_cpu:rvsingle\|registerfile:b2v_inst4\|rs1_value\[25\] " "Latch riscv_cpu:rvsingle\|registerfile:b2v_inst4\|rs1_value\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA riscv_cpu:rvsingle\|decoder:b2v_inst3\|is_i_instr " "Ports D and ENA on the latch are fed by the same signal riscv_cpu:rvsingle\|decoder:b2v_inst3\|is_i_instr" {  } { { "verilog_codes/decoder.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/decoder.v" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1705208099034 ""}  } { { "verilog_codes/registerfile.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/registerfile.v" 53 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1705208099034 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "riscv_cpu:rvsingle\|registerfile:b2v_inst4\|rs1_value\[26\] " "Latch riscv_cpu:rvsingle\|registerfile:b2v_inst4\|rs1_value\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA riscv_cpu:rvsingle\|decoder:b2v_inst3\|is_i_instr " "Ports D and ENA on the latch are fed by the same signal riscv_cpu:rvsingle\|decoder:b2v_inst3\|is_i_instr" {  } { { "verilog_codes/decoder.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/decoder.v" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1705208099034 ""}  } { { "verilog_codes/registerfile.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/registerfile.v" 53 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1705208099034 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "riscv_cpu:rvsingle\|registerfile:b2v_inst4\|rs1_value\[27\] " "Latch riscv_cpu:rvsingle\|registerfile:b2v_inst4\|rs1_value\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA riscv_cpu:rvsingle\|decoder:b2v_inst3\|is_i_instr " "Ports D and ENA on the latch are fed by the same signal riscv_cpu:rvsingle\|decoder:b2v_inst3\|is_i_instr" {  } { { "verilog_codes/decoder.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/decoder.v" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1705208099034 ""}  } { { "verilog_codes/registerfile.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/registerfile.v" 53 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1705208099034 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "riscv_cpu:rvsingle\|registerfile:b2v_inst4\|rs1_value\[28\] " "Latch riscv_cpu:rvsingle\|registerfile:b2v_inst4\|rs1_value\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA riscv_cpu:rvsingle\|decoder:b2v_inst3\|is_i_instr " "Ports D and ENA on the latch are fed by the same signal riscv_cpu:rvsingle\|decoder:b2v_inst3\|is_i_instr" {  } { { "verilog_codes/decoder.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/decoder.v" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1705208099034 ""}  } { { "verilog_codes/registerfile.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/registerfile.v" 53 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1705208099034 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "riscv_cpu:rvsingle\|registerfile:b2v_inst4\|rs1_value\[29\] " "Latch riscv_cpu:rvsingle\|registerfile:b2v_inst4\|rs1_value\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA riscv_cpu:rvsingle\|decoder:b2v_inst3\|is_i_instr " "Ports D and ENA on the latch are fed by the same signal riscv_cpu:rvsingle\|decoder:b2v_inst3\|is_i_instr" {  } { { "verilog_codes/decoder.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/decoder.v" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1705208099034 ""}  } { { "verilog_codes/registerfile.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/registerfile.v" 53 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1705208099034 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "riscv_cpu:rvsingle\|registerfile:b2v_inst4\|rs1_value\[30\] " "Latch riscv_cpu:rvsingle\|registerfile:b2v_inst4\|rs1_value\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA riscv_cpu:rvsingle\|decoder:b2v_inst3\|is_i_instr " "Ports D and ENA on the latch are fed by the same signal riscv_cpu:rvsingle\|decoder:b2v_inst3\|is_i_instr" {  } { { "verilog_codes/decoder.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/decoder.v" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1705208099034 ""}  } { { "verilog_codes/registerfile.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/registerfile.v" 53 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1705208099034 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "riscv_cpu:rvsingle\|registerfile:b2v_inst4\|rs1_value\[31\] " "Latch riscv_cpu:rvsingle\|registerfile:b2v_inst4\|rs1_value\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA riscv_cpu:rvsingle\|decoder:b2v_inst3\|is_i_instr " "Ports D and ENA on the latch are fed by the same signal riscv_cpu:rvsingle\|decoder:b2v_inst3\|is_i_instr" {  } { { "verilog_codes/decoder.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/decoder.v" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1705208099034 ""}  } { { "verilog_codes/registerfile.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/registerfile.v" 53 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1705208099034 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "riscv_cpu:rvsingle\|control_unit:b2v_inst2\|jump\[2\] " "Latch riscv_cpu:rvsingle\|control_unit:b2v_inst2\|jump\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[7\] " "Ports D and ENA on the latch are fed by the same signal riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[7\]" {  } { { "verilog_codes/pc.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/pc.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1705208099034 ""}  } { { "verilog_codes/control_unit.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/control_unit.v" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1705208099034 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "riscv_cpu:rvsingle\|control_unit:b2v_inst2\|j_signal " "Latch riscv_cpu:rvsingle\|control_unit:b2v_inst2\|j_signal has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[10\] " "Ports D and ENA on the latch are fed by the same signal riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[10\]" {  } { { "verilog_codes/pc.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/pc.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1705208099034 ""}  } { { "verilog_codes/control_unit.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/control_unit.v" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1705208099034 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "riscv_cpu:rvsingle\|control_unit:b2v_inst2\|jump\[3\] " "Latch riscv_cpu:rvsingle\|control_unit:b2v_inst2\|jump\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[7\] " "Ports D and ENA on the latch are fed by the same signal riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[7\]" {  } { { "verilog_codes/pc.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/pc.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1705208099034 ""}  } { { "verilog_codes/control_unit.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/control_unit.v" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1705208099034 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "riscv_cpu:rvsingle\|control_unit:b2v_inst2\|jump\[4\] " "Latch riscv_cpu:rvsingle\|control_unit:b2v_inst2\|jump\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[7\] " "Ports D and ENA on the latch are fed by the same signal riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[7\]" {  } { { "verilog_codes/pc.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/pc.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1705208099035 ""}  } { { "verilog_codes/control_unit.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/control_unit.v" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1705208099035 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "riscv_cpu:rvsingle\|control_unit:b2v_inst2\|jump\[5\] " "Latch riscv_cpu:rvsingle\|control_unit:b2v_inst2\|jump\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[7\] " "Ports D and ENA on the latch are fed by the same signal riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[7\]" {  } { { "verilog_codes/pc.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/pc.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1705208099035 ""}  } { { "verilog_codes/control_unit.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/control_unit.v" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1705208099035 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "riscv_cpu:rvsingle\|control_unit:b2v_inst2\|jump\[6\] " "Latch riscv_cpu:rvsingle\|control_unit:b2v_inst2\|jump\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[7\] " "Ports D and ENA on the latch are fed by the same signal riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[7\]" {  } { { "verilog_codes/pc.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/pc.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1705208099035 ""}  } { { "verilog_codes/control_unit.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/control_unit.v" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1705208099035 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "riscv_cpu:rvsingle\|control_unit:b2v_inst2\|jump\[10\] " "Latch riscv_cpu:rvsingle\|control_unit:b2v_inst2\|jump\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[7\] " "Ports D and ENA on the latch are fed by the same signal riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[7\]" {  } { { "verilog_codes/pc.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/pc.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1705208099035 ""}  } { { "verilog_codes/control_unit.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/control_unit.v" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1705208099035 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "riscv_cpu:rvsingle\|control_unit:b2v_inst2\|jump\[9\] " "Latch riscv_cpu:rvsingle\|control_unit:b2v_inst2\|jump\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[7\] " "Ports D and ENA on the latch are fed by the same signal riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[7\]" {  } { { "verilog_codes/pc.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/pc.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1705208099035 ""}  } { { "verilog_codes/control_unit.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/control_unit.v" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1705208099035 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "riscv_cpu:rvsingle\|control_unit:b2v_inst2\|jump\[7\] " "Latch riscv_cpu:rvsingle\|control_unit:b2v_inst2\|jump\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[7\] " "Ports D and ENA on the latch are fed by the same signal riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[7\]" {  } { { "verilog_codes/pc.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/pc.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1705208099035 ""}  } { { "verilog_codes/control_unit.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/control_unit.v" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1705208099035 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "riscv_cpu:rvsingle\|control_unit:b2v_inst2\|jump\[8\] " "Latch riscv_cpu:rvsingle\|control_unit:b2v_inst2\|jump\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[7\] " "Ports D and ENA on the latch are fed by the same signal riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[7\]" {  } { { "verilog_codes/pc.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/pc.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1705208099035 ""}  } { { "verilog_codes/control_unit.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/control_unit.v" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1705208099035 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "riscv_cpu:rvsingle\|control_unit:b2v_inst2\|final_output\[0\] " "Latch riscv_cpu:rvsingle\|control_unit:b2v_inst2\|final_output\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[10\] " "Ports D and ENA on the latch are fed by the same signal riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[10\]" {  } { { "verilog_codes/pc.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/pc.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1705208099035 ""}  } { { "verilog_codes/control_unit.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/control_unit.v" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1705208099035 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "riscv_cpu:rvsingle\|control_unit:b2v_inst2\|final_output\[1\] " "Latch riscv_cpu:rvsingle\|control_unit:b2v_inst2\|final_output\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[10\] " "Ports D and ENA on the latch are fed by the same signal riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[10\]" {  } { { "verilog_codes/pc.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/pc.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1705208099035 ""}  } { { "verilog_codes/control_unit.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/control_unit.v" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1705208099035 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "riscv_cpu:rvsingle\|control_unit:b2v_inst2\|final_output\[2\] " "Latch riscv_cpu:rvsingle\|control_unit:b2v_inst2\|final_output\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[7\] " "Ports D and ENA on the latch are fed by the same signal riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[7\]" {  } { { "verilog_codes/pc.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/pc.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1705208099035 ""}  } { { "verilog_codes/control_unit.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/control_unit.v" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1705208099035 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "riscv_cpu:rvsingle\|control_unit:b2v_inst2\|final_output\[3\] " "Latch riscv_cpu:rvsingle\|control_unit:b2v_inst2\|final_output\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[7\] " "Ports D and ENA on the latch are fed by the same signal riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[7\]" {  } { { "verilog_codes/pc.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/pc.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1705208099035 ""}  } { { "verilog_codes/control_unit.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/control_unit.v" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1705208099035 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "riscv_cpu:rvsingle\|control_unit:b2v_inst2\|final_output\[4\] " "Latch riscv_cpu:rvsingle\|control_unit:b2v_inst2\|final_output\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[7\] " "Ports D and ENA on the latch are fed by the same signal riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[7\]" {  } { { "verilog_codes/pc.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/pc.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1705208099035 ""}  } { { "verilog_codes/control_unit.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/control_unit.v" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1705208099035 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "riscv_cpu:rvsingle\|control_unit:b2v_inst2\|final_output\[5\] " "Latch riscv_cpu:rvsingle\|control_unit:b2v_inst2\|final_output\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[7\] " "Ports D and ENA on the latch are fed by the same signal riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[7\]" {  } { { "verilog_codes/pc.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/pc.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1705208099035 ""}  } { { "verilog_codes/control_unit.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/control_unit.v" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1705208099035 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "riscv_cpu:rvsingle\|control_unit:b2v_inst2\|final_output\[6\] " "Latch riscv_cpu:rvsingle\|control_unit:b2v_inst2\|final_output\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[7\] " "Ports D and ENA on the latch are fed by the same signal riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[7\]" {  } { { "verilog_codes/pc.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/pc.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1705208099036 ""}  } { { "verilog_codes/control_unit.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/control_unit.v" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1705208099036 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "riscv_cpu:rvsingle\|control_unit:b2v_inst2\|final_output\[7\] " "Latch riscv_cpu:rvsingle\|control_unit:b2v_inst2\|final_output\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[10\] " "Ports D and ENA on the latch are fed by the same signal riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[10\]" {  } { { "verilog_codes/pc.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/pc.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1705208099036 ""}  } { { "verilog_codes/control_unit.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/control_unit.v" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1705208099036 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "riscv_cpu:rvsingle\|control_unit:b2v_inst2\|final_output\[8\] " "Latch riscv_cpu:rvsingle\|control_unit:b2v_inst2\|final_output\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[7\] " "Ports D and ENA on the latch are fed by the same signal riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[7\]" {  } { { "verilog_codes/pc.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/pc.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1705208099036 ""}  } { { "verilog_codes/control_unit.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/control_unit.v" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1705208099036 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "riscv_cpu:rvsingle\|control_unit:b2v_inst2\|final_output\[9\] " "Latch riscv_cpu:rvsingle\|control_unit:b2v_inst2\|final_output\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[7\] " "Ports D and ENA on the latch are fed by the same signal riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[7\]" {  } { { "verilog_codes/pc.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/pc.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1705208099036 ""}  } { { "verilog_codes/control_unit.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/control_unit.v" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1705208099036 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "riscv_cpu:rvsingle\|control_unit:b2v_inst2\|final_output\[10\] " "Latch riscv_cpu:rvsingle\|control_unit:b2v_inst2\|final_output\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[7\] " "Ports D and ENA on the latch are fed by the same signal riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[7\]" {  } { { "verilog_codes/pc.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/pc.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1705208099036 ""}  } { { "verilog_codes/control_unit.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/control_unit.v" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1705208099036 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "riscv_cpu:rvsingle\|control_unit:b2v_inst2\|final_output\[11\] " "Latch riscv_cpu:rvsingle\|control_unit:b2v_inst2\|final_output\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[7\] " "Ports D and ENA on the latch are fed by the same signal riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[7\]" {  } { { "verilog_codes/pc.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/pc.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1705208099036 ""}  } { { "verilog_codes/control_unit.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/control_unit.v" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1705208099036 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "riscv_cpu:rvsingle\|control_unit:b2v_inst2\|final_output\[12\] " "Latch riscv_cpu:rvsingle\|control_unit:b2v_inst2\|final_output\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[7\] " "Ports D and ENA on the latch are fed by the same signal riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[7\]" {  } { { "verilog_codes/pc.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/pc.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1705208099036 ""}  } { { "verilog_codes/control_unit.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/control_unit.v" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1705208099036 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "riscv_cpu:rvsingle\|control_unit:b2v_inst2\|final_output\[13\] " "Latch riscv_cpu:rvsingle\|control_unit:b2v_inst2\|final_output\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[7\] " "Ports D and ENA on the latch are fed by the same signal riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[7\]" {  } { { "verilog_codes/pc.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/pc.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1705208099036 ""}  } { { "verilog_codes/control_unit.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/control_unit.v" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1705208099036 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "riscv_cpu:rvsingle\|control_unit:b2v_inst2\|final_output\[14\] " "Latch riscv_cpu:rvsingle\|control_unit:b2v_inst2\|final_output\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[7\] " "Ports D and ENA on the latch are fed by the same signal riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[7\]" {  } { { "verilog_codes/pc.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/pc.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1705208099036 ""}  } { { "verilog_codes/control_unit.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/control_unit.v" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1705208099036 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "riscv_cpu:rvsingle\|control_unit:b2v_inst2\|final_output\[15\] " "Latch riscv_cpu:rvsingle\|control_unit:b2v_inst2\|final_output\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[10\] " "Ports D and ENA on the latch are fed by the same signal riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[10\]" {  } { { "verilog_codes/pc.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/pc.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1705208099036 ""}  } { { "verilog_codes/control_unit.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/control_unit.v" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1705208099036 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "riscv_cpu:rvsingle\|control_unit:b2v_inst2\|final_output\[16\] " "Latch riscv_cpu:rvsingle\|control_unit:b2v_inst2\|final_output\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[7\] " "Ports D and ENA on the latch are fed by the same signal riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[7\]" {  } { { "verilog_codes/pc.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/pc.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1705208099036 ""}  } { { "verilog_codes/control_unit.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/control_unit.v" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1705208099036 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "riscv_cpu:rvsingle\|control_unit:b2v_inst2\|final_output\[17\] " "Latch riscv_cpu:rvsingle\|control_unit:b2v_inst2\|final_output\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[7\] " "Ports D and ENA on the latch are fed by the same signal riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[7\]" {  } { { "verilog_codes/pc.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/pc.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1705208099037 ""}  } { { "verilog_codes/control_unit.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/control_unit.v" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1705208099037 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "riscv_cpu:rvsingle\|control_unit:b2v_inst2\|final_output\[18\] " "Latch riscv_cpu:rvsingle\|control_unit:b2v_inst2\|final_output\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[7\] " "Ports D and ENA on the latch are fed by the same signal riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[7\]" {  } { { "verilog_codes/pc.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/pc.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1705208099037 ""}  } { { "verilog_codes/control_unit.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/control_unit.v" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1705208099037 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "riscv_cpu:rvsingle\|control_unit:b2v_inst2\|final_output\[19\] " "Latch riscv_cpu:rvsingle\|control_unit:b2v_inst2\|final_output\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[7\] " "Ports D and ENA on the latch are fed by the same signal riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[7\]" {  } { { "verilog_codes/pc.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/pc.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1705208099037 ""}  } { { "verilog_codes/control_unit.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/control_unit.v" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1705208099037 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "riscv_cpu:rvsingle\|control_unit:b2v_inst2\|final_output\[20\] " "Latch riscv_cpu:rvsingle\|control_unit:b2v_inst2\|final_output\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[7\] " "Ports D and ENA on the latch are fed by the same signal riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[7\]" {  } { { "verilog_codes/pc.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/pc.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1705208099037 ""}  } { { "verilog_codes/control_unit.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/control_unit.v" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1705208099037 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "riscv_cpu:rvsingle\|control_unit:b2v_inst2\|final_output\[21\] " "Latch riscv_cpu:rvsingle\|control_unit:b2v_inst2\|final_output\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[7\] " "Ports D and ENA on the latch are fed by the same signal riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[7\]" {  } { { "verilog_codes/pc.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/pc.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1705208099037 ""}  } { { "verilog_codes/control_unit.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/control_unit.v" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1705208099037 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "riscv_cpu:rvsingle\|control_unit:b2v_inst2\|final_output\[22\] " "Latch riscv_cpu:rvsingle\|control_unit:b2v_inst2\|final_output\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[7\] " "Ports D and ENA on the latch are fed by the same signal riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[7\]" {  } { { "verilog_codes/pc.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/pc.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1705208099037 ""}  } { { "verilog_codes/control_unit.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/control_unit.v" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1705208099037 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "riscv_cpu:rvsingle\|control_unit:b2v_inst2\|final_output\[23\] " "Latch riscv_cpu:rvsingle\|control_unit:b2v_inst2\|final_output\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[7\] " "Ports D and ENA on the latch are fed by the same signal riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[7\]" {  } { { "verilog_codes/pc.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/pc.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1705208099037 ""}  } { { "verilog_codes/control_unit.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/control_unit.v" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1705208099037 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "riscv_cpu:rvsingle\|control_unit:b2v_inst2\|final_output\[24\] " "Latch riscv_cpu:rvsingle\|control_unit:b2v_inst2\|final_output\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[7\] " "Ports D and ENA on the latch are fed by the same signal riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[7\]" {  } { { "verilog_codes/pc.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/pc.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1705208099037 ""}  } { { "verilog_codes/control_unit.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/control_unit.v" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1705208099037 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "riscv_cpu:rvsingle\|control_unit:b2v_inst2\|final_output\[25\] " "Latch riscv_cpu:rvsingle\|control_unit:b2v_inst2\|final_output\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[7\] " "Ports D and ENA on the latch are fed by the same signal riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[7\]" {  } { { "verilog_codes/pc.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/pc.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1705208099037 ""}  } { { "verilog_codes/control_unit.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/control_unit.v" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1705208099037 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "riscv_cpu:rvsingle\|control_unit:b2v_inst2\|final_output\[26\] " "Latch riscv_cpu:rvsingle\|control_unit:b2v_inst2\|final_output\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[7\] " "Ports D and ENA on the latch are fed by the same signal riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[7\]" {  } { { "verilog_codes/pc.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/pc.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1705208099037 ""}  } { { "verilog_codes/control_unit.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/control_unit.v" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1705208099037 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "riscv_cpu:rvsingle\|control_unit:b2v_inst2\|final_output\[27\] " "Latch riscv_cpu:rvsingle\|control_unit:b2v_inst2\|final_output\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[7\] " "Ports D and ENA on the latch are fed by the same signal riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[7\]" {  } { { "verilog_codes/pc.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/pc.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1705208099037 ""}  } { { "verilog_codes/control_unit.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/control_unit.v" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1705208099037 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "riscv_cpu:rvsingle\|control_unit:b2v_inst2\|final_output\[28\] " "Latch riscv_cpu:rvsingle\|control_unit:b2v_inst2\|final_output\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[7\] " "Ports D and ENA on the latch are fed by the same signal riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[7\]" {  } { { "verilog_codes/pc.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/pc.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1705208099038 ""}  } { { "verilog_codes/control_unit.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/control_unit.v" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1705208099038 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "riscv_cpu:rvsingle\|control_unit:b2v_inst2\|final_output\[29\] " "Latch riscv_cpu:rvsingle\|control_unit:b2v_inst2\|final_output\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[7\] " "Ports D and ENA on the latch are fed by the same signal riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[7\]" {  } { { "verilog_codes/pc.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/pc.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1705208099038 ""}  } { { "verilog_codes/control_unit.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/control_unit.v" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1705208099038 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "riscv_cpu:rvsingle\|control_unit:b2v_inst2\|final_output\[30\] " "Latch riscv_cpu:rvsingle\|control_unit:b2v_inst2\|final_output\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[7\] " "Ports D and ENA on the latch are fed by the same signal riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[7\]" {  } { { "verilog_codes/pc.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/pc.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1705208099038 ""}  } { { "verilog_codes/control_unit.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/control_unit.v" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1705208099038 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "riscv_cpu:rvsingle\|control_unit:b2v_inst2\|final_output\[31\] " "Latch riscv_cpu:rvsingle\|control_unit:b2v_inst2\|final_output\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[7\] " "Ports D and ENA on the latch are fed by the same signal riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[7\]" {  } { { "verilog_codes/pc.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/pc.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1705208099038 ""}  } { { "verilog_codes/control_unit.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/control_unit.v" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1705208099038 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "riscv_cpu:rvsingle\|control_unit:b2v_inst2\|jump\[1\] " "Latch riscv_cpu:rvsingle\|control_unit:b2v_inst2\|jump\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[7\] " "Ports D and ENA on the latch are fed by the same signal riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[7\]" {  } { { "verilog_codes/pc.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/pc.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1705208099038 ""}  } { { "verilog_codes/control_unit.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/control_unit.v" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1705208099038 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "riscv_cpu:rvsingle\|control_unit:b2v_inst2\|jump\[0\] " "Latch riscv_cpu:rvsingle\|control_unit:b2v_inst2\|jump\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[10\] " "Ports D and ENA on the latch are fed by the same signal riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[10\]" {  } { { "verilog_codes/pc.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/pc.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1705208099038 ""}  } { { "verilog_codes/control_unit.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/control_unit.v" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1705208099038 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "riscv_cpu:rvsingle\|control_unit:b2v_inst2\|instructions\[0\] " "Latch riscv_cpu:rvsingle\|control_unit:b2v_inst2\|instructions\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[10\] " "Ports D and ENA on the latch are fed by the same signal riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[10\]" {  } { { "verilog_codes/pc.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/pc.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1705208099038 ""}  } { { "verilog_codes/control_unit.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/control_unit.v" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1705208099038 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "riscv_cpu:rvsingle\|control_unit:b2v_inst2\|instructions\[1\] " "Latch riscv_cpu:rvsingle\|control_unit:b2v_inst2\|instructions\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[10\] " "Ports D and ENA on the latch are fed by the same signal riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[10\]" {  } { { "verilog_codes/pc.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/pc.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1705208099038 ""}  } { { "verilog_codes/control_unit.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/control_unit.v" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1705208099038 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "riscv_cpu:rvsingle\|control_unit:b2v_inst2\|instructions\[2\] " "Latch riscv_cpu:rvsingle\|control_unit:b2v_inst2\|instructions\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[8\] " "Ports D and ENA on the latch are fed by the same signal riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[8\]" {  } { { "verilog_codes/pc.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/pc.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1705208099038 ""}  } { { "verilog_codes/control_unit.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/control_unit.v" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1705208099038 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "riscv_cpu:rvsingle\|control_unit:b2v_inst2\|instructions\[3\] " "Latch riscv_cpu:rvsingle\|control_unit:b2v_inst2\|instructions\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[8\] " "Ports D and ENA on the latch are fed by the same signal riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[8\]" {  } { { "verilog_codes/pc.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/pc.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1705208099038 ""}  } { { "verilog_codes/control_unit.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/control_unit.v" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1705208099038 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "riscv_cpu:rvsingle\|control_unit:b2v_inst2\|instructions\[4\] " "Latch riscv_cpu:rvsingle\|control_unit:b2v_inst2\|instructions\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[8\] " "Ports D and ENA on the latch are fed by the same signal riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[8\]" {  } { { "verilog_codes/pc.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/pc.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1705208099038 ""}  } { { "verilog_codes/control_unit.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/control_unit.v" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1705208099038 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "riscv_cpu:rvsingle\|control_unit:b2v_inst2\|instructions\[5\] " "Latch riscv_cpu:rvsingle\|control_unit:b2v_inst2\|instructions\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[8\] " "Ports D and ENA on the latch are fed by the same signal riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[8\]" {  } { { "verilog_codes/pc.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/pc.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1705208099038 ""}  } { { "verilog_codes/control_unit.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/control_unit.v" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1705208099038 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "riscv_cpu:rvsingle\|control_unit:b2v_inst2\|instructions\[6\] " "Latch riscv_cpu:rvsingle\|control_unit:b2v_inst2\|instructions\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[10\] " "Ports D and ENA on the latch are fed by the same signal riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[10\]" {  } { { "verilog_codes/pc.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/pc.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1705208099038 ""}  } { { "verilog_codes/control_unit.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/control_unit.v" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1705208099038 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "riscv_cpu:rvsingle\|control_unit:b2v_inst2\|instructions\[7\] " "Latch riscv_cpu:rvsingle\|control_unit:b2v_inst2\|instructions\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[10\] " "Ports D and ENA on the latch are fed by the same signal riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[10\]" {  } { { "verilog_codes/pc.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/pc.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1705208099039 ""}  } { { "verilog_codes/control_unit.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/control_unit.v" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1705208099039 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "riscv_cpu:rvsingle\|control_unit:b2v_inst2\|instructions\[8\] " "Latch riscv_cpu:rvsingle\|control_unit:b2v_inst2\|instructions\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[8\] " "Ports D and ENA on the latch are fed by the same signal riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[8\]" {  } { { "verilog_codes/pc.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/pc.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1705208099039 ""}  } { { "verilog_codes/control_unit.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/control_unit.v" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1705208099039 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "riscv_cpu:rvsingle\|control_unit:b2v_inst2\|instructions\[9\] " "Latch riscv_cpu:rvsingle\|control_unit:b2v_inst2\|instructions\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[8\] " "Ports D and ENA on the latch are fed by the same signal riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[8\]" {  } { { "verilog_codes/pc.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/pc.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1705208099039 ""}  } { { "verilog_codes/control_unit.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/control_unit.v" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1705208099039 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "riscv_cpu:rvsingle\|control_unit:b2v_inst2\|instructions\[10\] " "Latch riscv_cpu:rvsingle\|control_unit:b2v_inst2\|instructions\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[8\] " "Ports D and ENA on the latch are fed by the same signal riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[8\]" {  } { { "verilog_codes/pc.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/pc.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1705208099039 ""}  } { { "verilog_codes/control_unit.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/control_unit.v" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1705208099039 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "riscv_cpu:rvsingle\|control_unit:b2v_inst2\|instructions\[11\] " "Latch riscv_cpu:rvsingle\|control_unit:b2v_inst2\|instructions\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[8\] " "Ports D and ENA on the latch are fed by the same signal riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[8\]" {  } { { "verilog_codes/pc.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/pc.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1705208099039 ""}  } { { "verilog_codes/control_unit.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/control_unit.v" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1705208099039 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "riscv_cpu:rvsingle\|control_unit:b2v_inst2\|instructions\[12\] " "Latch riscv_cpu:rvsingle\|control_unit:b2v_inst2\|instructions\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[8\] " "Ports D and ENA on the latch are fed by the same signal riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[8\]" {  } { { "verilog_codes/pc.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/pc.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1705208099039 ""}  } { { "verilog_codes/control_unit.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/control_unit.v" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1705208099039 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "riscv_cpu:rvsingle\|control_unit:b2v_inst2\|instructions\[13\] " "Latch riscv_cpu:rvsingle\|control_unit:b2v_inst2\|instructions\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[8\] " "Ports D and ENA on the latch are fed by the same signal riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[8\]" {  } { { "verilog_codes/pc.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/pc.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1705208099039 ""}  } { { "verilog_codes/control_unit.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/control_unit.v" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1705208099039 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "riscv_cpu:rvsingle\|control_unit:b2v_inst2\|instructions\[14\] " "Latch riscv_cpu:rvsingle\|control_unit:b2v_inst2\|instructions\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[8\] " "Ports D and ENA on the latch are fed by the same signal riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[8\]" {  } { { "verilog_codes/pc.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/pc.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1705208099039 ""}  } { { "verilog_codes/control_unit.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/control_unit.v" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1705208099039 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "riscv_cpu:rvsingle\|control_unit:b2v_inst2\|instructions\[15\] " "Latch riscv_cpu:rvsingle\|control_unit:b2v_inst2\|instructions\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[8\] " "Ports D and ENA on the latch are fed by the same signal riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[8\]" {  } { { "verilog_codes/pc.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/pc.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1705208099039 ""}  } { { "verilog_codes/control_unit.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/control_unit.v" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1705208099039 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "riscv_cpu:rvsingle\|control_unit:b2v_inst2\|instructions\[16\] " "Latch riscv_cpu:rvsingle\|control_unit:b2v_inst2\|instructions\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[8\] " "Ports D and ENA on the latch are fed by the same signal riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[8\]" {  } { { "verilog_codes/pc.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/pc.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1705208099039 ""}  } { { "verilog_codes/control_unit.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/control_unit.v" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1705208099039 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "riscv_cpu:rvsingle\|control_unit:b2v_inst2\|instructions\[17\] " "Latch riscv_cpu:rvsingle\|control_unit:b2v_inst2\|instructions\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[8\] " "Ports D and ENA on the latch are fed by the same signal riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[8\]" {  } { { "verilog_codes/pc.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/pc.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1705208099039 ""}  } { { "verilog_codes/control_unit.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/control_unit.v" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1705208099039 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "riscv_cpu:rvsingle\|control_unit:b2v_inst2\|instructions\[18\] " "Latch riscv_cpu:rvsingle\|control_unit:b2v_inst2\|instructions\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[8\] " "Ports D and ENA on the latch are fed by the same signal riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[8\]" {  } { { "verilog_codes/pc.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/pc.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1705208099039 ""}  } { { "verilog_codes/control_unit.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/control_unit.v" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1705208099039 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "riscv_cpu:rvsingle\|control_unit:b2v_inst2\|instructions\[35\] " "Latch riscv_cpu:rvsingle\|control_unit:b2v_inst2\|instructions\[35\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[8\] " "Ports D and ENA on the latch are fed by the same signal riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[8\]" {  } { { "verilog_codes/pc.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/pc.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1705208099039 ""}  } { { "verilog_codes/control_unit.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/control_unit.v" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1705208099039 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "riscv_cpu:rvsingle\|control_unit:b2v_inst2\|instructions\[36\] " "Latch riscv_cpu:rvsingle\|control_unit:b2v_inst2\|instructions\[36\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[8\] " "Ports D and ENA on the latch are fed by the same signal riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[8\]" {  } { { "verilog_codes/pc.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/pc.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1705208099039 ""}  } { { "verilog_codes/control_unit.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/control_unit.v" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1705208099039 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "riscv_cpu:rvsingle\|control_unit:b2v_inst2\|jump\[11\] " "Latch riscv_cpu:rvsingle\|control_unit:b2v_inst2\|jump\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[7\] " "Ports D and ENA on the latch are fed by the same signal riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[7\]" {  } { { "verilog_codes/pc.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/pc.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1705208099039 ""}  } { { "verilog_codes/control_unit.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/control_unit.v" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1705208099039 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "riscv_cpu:rvsingle\|control_unit:b2v_inst2\|jump\[12\] " "Latch riscv_cpu:rvsingle\|control_unit:b2v_inst2\|jump\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[7\] " "Ports D and ENA on the latch are fed by the same signal riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[7\]" {  } { { "verilog_codes/pc.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/pc.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1705208099039 ""}  } { { "verilog_codes/control_unit.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/control_unit.v" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1705208099039 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "riscv_cpu:rvsingle\|control_unit:b2v_inst2\|jump\[13\] " "Latch riscv_cpu:rvsingle\|control_unit:b2v_inst2\|jump\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[7\] " "Ports D and ENA on the latch are fed by the same signal riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[7\]" {  } { { "verilog_codes/pc.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/pc.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1705208099040 ""}  } { { "verilog_codes/control_unit.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/control_unit.v" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1705208099040 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "riscv_cpu:rvsingle\|control_unit:b2v_inst2\|jump\[14\] " "Latch riscv_cpu:rvsingle\|control_unit:b2v_inst2\|jump\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[7\] " "Ports D and ENA on the latch are fed by the same signal riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[7\]" {  } { { "verilog_codes/pc.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/pc.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1705208099040 ""}  } { { "verilog_codes/control_unit.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/control_unit.v" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1705208099040 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "riscv_cpu:rvsingle\|control_unit:b2v_inst2\|jump\[15\] " "Latch riscv_cpu:rvsingle\|control_unit:b2v_inst2\|jump\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[7\] " "Ports D and ENA on the latch are fed by the same signal riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[7\]" {  } { { "verilog_codes/pc.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/pc.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1705208099040 ""}  } { { "verilog_codes/control_unit.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/control_unit.v" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1705208099040 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "riscv_cpu:rvsingle\|control_unit:b2v_inst2\|jump\[16\] " "Latch riscv_cpu:rvsingle\|control_unit:b2v_inst2\|jump\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[7\] " "Ports D and ENA on the latch are fed by the same signal riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[7\]" {  } { { "verilog_codes/pc.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/pc.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1705208099040 ""}  } { { "verilog_codes/control_unit.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/control_unit.v" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1705208099040 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "riscv_cpu:rvsingle\|control_unit:b2v_inst2\|jump\[17\] " "Latch riscv_cpu:rvsingle\|control_unit:b2v_inst2\|jump\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[7\] " "Ports D and ENA on the latch are fed by the same signal riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[7\]" {  } { { "verilog_codes/pc.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/pc.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1705208099040 ""}  } { { "verilog_codes/control_unit.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/control_unit.v" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1705208099040 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "riscv_cpu:rvsingle\|control_unit:b2v_inst2\|jump\[18\] " "Latch riscv_cpu:rvsingle\|control_unit:b2v_inst2\|jump\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[7\] " "Ports D and ENA on the latch are fed by the same signal riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[7\]" {  } { { "verilog_codes/pc.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/pc.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1705208099040 ""}  } { { "verilog_codes/control_unit.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/control_unit.v" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1705208099040 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "riscv_cpu:rvsingle\|control_unit:b2v_inst2\|jump\[19\] " "Latch riscv_cpu:rvsingle\|control_unit:b2v_inst2\|jump\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[7\] " "Ports D and ENA on the latch are fed by the same signal riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[7\]" {  } { { "verilog_codes/pc.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/pc.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1705208099040 ""}  } { { "verilog_codes/control_unit.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/control_unit.v" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1705208099040 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "riscv_cpu:rvsingle\|control_unit:b2v_inst2\|jump\[20\] " "Latch riscv_cpu:rvsingle\|control_unit:b2v_inst2\|jump\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[7\] " "Ports D and ENA on the latch are fed by the same signal riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[7\]" {  } { { "verilog_codes/pc.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/pc.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1705208099040 ""}  } { { "verilog_codes/control_unit.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/control_unit.v" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1705208099040 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "riscv_cpu:rvsingle\|control_unit:b2v_inst2\|jump\[21\] " "Latch riscv_cpu:rvsingle\|control_unit:b2v_inst2\|jump\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[7\] " "Ports D and ENA on the latch are fed by the same signal riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[7\]" {  } { { "verilog_codes/pc.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/pc.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1705208099040 ""}  } { { "verilog_codes/control_unit.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/control_unit.v" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1705208099040 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "riscv_cpu:rvsingle\|control_unit:b2v_inst2\|jump\[22\] " "Latch riscv_cpu:rvsingle\|control_unit:b2v_inst2\|jump\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[7\] " "Ports D and ENA on the latch are fed by the same signal riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[7\]" {  } { { "verilog_codes/pc.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/pc.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1705208099040 ""}  } { { "verilog_codes/control_unit.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/control_unit.v" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1705208099040 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "riscv_cpu:rvsingle\|control_unit:b2v_inst2\|jump\[23\] " "Latch riscv_cpu:rvsingle\|control_unit:b2v_inst2\|jump\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[7\] " "Ports D and ENA on the latch are fed by the same signal riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[7\]" {  } { { "verilog_codes/pc.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/pc.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1705208099040 ""}  } { { "verilog_codes/control_unit.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/control_unit.v" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1705208099040 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "riscv_cpu:rvsingle\|control_unit:b2v_inst2\|jump\[24\] " "Latch riscv_cpu:rvsingle\|control_unit:b2v_inst2\|jump\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[7\] " "Ports D and ENA on the latch are fed by the same signal riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[7\]" {  } { { "verilog_codes/pc.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/pc.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1705208099040 ""}  } { { "verilog_codes/control_unit.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/control_unit.v" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1705208099040 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "riscv_cpu:rvsingle\|control_unit:b2v_inst2\|jump\[25\] " "Latch riscv_cpu:rvsingle\|control_unit:b2v_inst2\|jump\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[7\] " "Ports D and ENA on the latch are fed by the same signal riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[7\]" {  } { { "verilog_codes/pc.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/pc.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1705208099040 ""}  } { { "verilog_codes/control_unit.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/control_unit.v" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1705208099040 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "riscv_cpu:rvsingle\|control_unit:b2v_inst2\|jump\[26\] " "Latch riscv_cpu:rvsingle\|control_unit:b2v_inst2\|jump\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[7\] " "Ports D and ENA on the latch are fed by the same signal riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[7\]" {  } { { "verilog_codes/pc.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/pc.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1705208099040 ""}  } { { "verilog_codes/control_unit.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/control_unit.v" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1705208099040 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "riscv_cpu:rvsingle\|control_unit:b2v_inst2\|jump\[27\] " "Latch riscv_cpu:rvsingle\|control_unit:b2v_inst2\|jump\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[7\] " "Ports D and ENA on the latch are fed by the same signal riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[7\]" {  } { { "verilog_codes/pc.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/pc.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1705208099040 ""}  } { { "verilog_codes/control_unit.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/control_unit.v" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1705208099040 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "riscv_cpu:rvsingle\|control_unit:b2v_inst2\|jump\[28\] " "Latch riscv_cpu:rvsingle\|control_unit:b2v_inst2\|jump\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[7\] " "Ports D and ENA on the latch are fed by the same signal riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[7\]" {  } { { "verilog_codes/pc.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/pc.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1705208099040 ""}  } { { "verilog_codes/control_unit.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/control_unit.v" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1705208099040 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "riscv_cpu:rvsingle\|control_unit:b2v_inst2\|jump\[29\] " "Latch riscv_cpu:rvsingle\|control_unit:b2v_inst2\|jump\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[7\] " "Ports D and ENA on the latch are fed by the same signal riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[7\]" {  } { { "verilog_codes/pc.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/pc.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1705208099041 ""}  } { { "verilog_codes/control_unit.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/control_unit.v" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1705208099041 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "riscv_cpu:rvsingle\|control_unit:b2v_inst2\|jump\[30\] " "Latch riscv_cpu:rvsingle\|control_unit:b2v_inst2\|jump\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[7\] " "Ports D and ENA on the latch are fed by the same signal riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[7\]" {  } { { "verilog_codes/pc.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/pc.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1705208099041 ""}  } { { "verilog_codes/control_unit.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/control_unit.v" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1705208099041 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "riscv_cpu:rvsingle\|control_unit:b2v_inst2\|jump\[31\] " "Latch riscv_cpu:rvsingle\|control_unit:b2v_inst2\|jump\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[7\] " "Ports D and ENA on the latch are fed by the same signal riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[7\]" {  } { { "verilog_codes/pc.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/pc.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1705208099041 ""}  } { { "verilog_codes/control_unit.v" "" { Text "/home/atharvak/E-yantra23/t2b_riscv_cpu/verilog_codes/control_unit.v" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1705208099041 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1705208102594 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1705208116785 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705208116785 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "8782 " "Implemented 8782 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "67 " "Implemented 67 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1705208117300 ""} { "Info" "ICUT_CUT_TM_OPINS" "97 " "Implemented 97 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1705208117300 ""} { "Info" "ICUT_CUT_TM_LCELLS" "8618 " "Implemented 8618 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1705208117300 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1705208117300 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 425 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 425 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "508 " "Peak virtual memory: 508 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1705208117330 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jan 14 10:25:17 2024 " "Processing ended: Sun Jan 14 10:25:17 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1705208117330 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:34 " "Elapsed time: 00:00:34" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1705208117330 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:50 " "Total CPU time (on all processors): 00:00:50" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1705208117330 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1705208117330 ""}
