b'::: : :,-:\n< : ::<::::!]<_:!<:: !<:_: !_::/!<::i: :\':i=::< :ii_\ni\no\n_i:iii:i_ _!-::_:::i: i_!:i\xc2\xb8\n:!::i!:<ii%1::<::_i\n_i_:_:i:i_\niii :i:_i_!:i_ii<i<<<< ;filial ii,i:ii,i<:1% iigi!:!i:!ii:ii!/\xc2\xa3i<ii:Lii :iii:i:ii!!ii<:!\ni\n_:_:;iili?:_ii:ii:\n_i_i:\ni\n>ili:!iiiill\ni?i\n:_il\nii:<\ni\niiii!ii!!iiiil\n(iiiiiiii!ii!iiiii!i!iiiii:iiiiiiiii!iiiiiiiiiiiiiiiiii\n_i_i_i:!_:i_i_!_i:!_i_!_!i_iiiii_i!i_iiiii\n+_\n\n:\n\nN A S A - C R- 197001\n\n.....\n\n=_.._,j\n\n:.."!\n;\n\n\xc2\xa2 &,G\n\nSODR\n\nMemory\n\nControl\nFinal\n\nBuffer\n\nPrincipal\n\nASIC\n\nReport\n\nInvestigator:\n\nDepartment\n\nControl\n\nDr. Robert\n\nof Physics\n\nand\n\nF. Hodson\n\nComputer\n\nScience\n./\n\nPeriod:\n\nMay\n\n18, 1992\n\nCHRISTOPHER\nNEWPORT\n\nNASA\n\nNEWPORT\nNEWS,\n\nResearch\n\nGrant\n\nSOOR\nCONTROL\n\nTechnica|\nReport,\n18\nJul.\n1994\n(Christopher\nColl.)\n5_\np\n\nJuly\n\n31,\n\n1994\n\nUNIVERSITY\n\nVIRGINIA\n\nNovember\n\n(NASA-CR-197001)\nCONTROL\nBUFFER\n\nthrough\n\n23606-2998\n\nNUMBER\n\nNAG-l-1439\n\n2, 1994\n\nN95-14514\n\nMEMORY\nASIC\nFinal\nMay\n\n1992Newport\n\n31\nUnclas\n\nG3/60\n\n0028466\n\n.......... :_: _:: :,_:_:_.............. :\n:_:_ _::_:_\n<_::\n\nTable\n\n,:,\n\n........... _ _,_ _:< _< < _ _\'_: ::<_ __!_!_!_i_i<i:_i_\n_\xc2\xb8\n!:_\n<<\n,_:_::_<i:_:_i:_,_:_i::!!_ii_ _ii_!_ii!_!i_ii_i;!i_i:_!_i;i_;_;i_i_ii_i!i_!_!!!_i_iii_i!iiii\n<_:\n<_i!_ < L!_zi!ii!!_:!_i\n! ::i\n_\n\nof Contents\n\nI. Summary\n\nof Research\n\nII. Project\n\nOrganization\n\nIII. System\n\nDesign\n\nIV. Memory\nV. ASIC\n\nBuffer\n\nData\n\nSheet\n\nVI. Functional\n\nTesting\n\nVII. Acceptance\n\nVIII.\n\nController\n\nTesting\n\nDAS Testing\n\nIX. Recommendations\n\nX. Conclusions\n\nXI. Acknowledgments\n\nAppendices\n\nA. Schematics\n\nB. Test Files\n\nC. Related\n\nPublications\n\nD. DAS Operating\nE. Related\n\nData\n\nProcedure\nSheets\n\nASIC\n\nDesign\n\nI. Summary\n\nThe\n\nSODR\n\nof Research\n\nMemory\n\nOptical\n\nDisk\n\nsystem\n\nfor future\n\nBuffer\n\nThe system\n2.4 GBit/sec\n\nRecorder\n\nControl\n\n(SODR).\n\nNASA\n\nThe\n\nspaceflight\n\nResearch\n\nSODR\n\nGrant\n\nsystem\n\nmissions\n\nis designed\n\nrequiring\n\n(HIPPI)\nto designing\n\ndata formats\n\nto a Small\n\nsystem\n\na Spacecraft\n\ncapacity\n\nstorage\n\nwith a 1.2 TByte\n\na system\n\nto meet\n\nfrom a High Performance\nSystems\n\nthe functional\nand\n\n1) Ten 144 pin, 50 MHz CMOS\nBuffer Control Function.\n\nof this research\n\nASICs were designed,\n\neffort\n\nwere\n\npublished\n\nspecifications\n\nare a direct\n\nstorage\nsystems.\n\ncapacity,\n\nStephen\n\nCampbell,\n\nAn ASIC\n\na High\n\nSpeed\n\nSystem,\n\n5th NASA\n\nSymposium\n\nOptical\n\nStephen\nDisk\n\nG. Jurczyk,\n\nSystem,\n\nof the\n\nSODR\n\nfor\n\nMemory\n\nand tested to implement\n\ntwo\n\nFormat\n\nII).\n\nsystem,\n\nof information\n\nMemory\n\nBuffer\n\non VLSI\n\nController\n\ndeveloppotential\n\nBuffer\n\nthe Memory\n\nfor\n\nDesign.\n\nRobert\n\nF. Hodson,\n\nA Spacecraft\n\nIEEE\n\nTwelfth\n\n(SCSI\n\na\n\nat two conferences:\n\nF. Hodson,\n\nD. Hines,\n\nFormat\n\nInterface\n\nof the SODR\n\nresult\n\nfabricated\n\nRobert\n\nDisk\n\nParallel\n\nInterface\n\nthe dissemination\n\nIn summary,\nthe following\nresults/activities/devices\nControl ASIC research\ngrant:\n\nStorage\n\nto build\n\nto be a state of the art mass\n\nhigh rate and large\n\nComputer\n\ning an ASIC design\ncapability\nat NASA,\ncommercial\napplications\nwere projects\ngoals.\n\nGlenn\n\nof an effort\n\nControl\n(MBC) ASIC is a component\nin the SODR system that performs\n(1) buffering\ndata to prevent loss of data during disk access times\n(2) converting\n\n2_) Results\n\nis part\n\ngoal for the SODR project is to design an expandable\ndata transfer rate and 250 msec access time.\n\nThe Memory\nBuffer\nprimary functions:\n\nIn addition\n\nASIC\n\nSymposium\n\non Mass\n\nMass\n\nStorage\n\nSystems.\n\n3) The\n\nstandard\n\ncell\n\n(US2) tools layout\nBranch.\n\nASIC\n\ndesign\n\nand fabrication,\n\nprocess,\n\nwith NASA\n\nwas worked\n\nthrough\n\ntools for front\n\nend design\n\nfor the first time in NASA\'s\n\nand United\nFlight\n\nSilicon\n\nElectronics\n\nII. Project\nThe SODR\n\nOrganization\n\nMemory\n\nworking\ntogether.\nlisted below.\n\nName\n\nBuffer\n\nController\n\nThe technical\n\nASIC project\n\nindividuals\n\nteam consisted\n\ninvolved,\n\nof several\n\ntheir affiliations,\n\ndifferent\n\nand primary\n\norganizations\n\ncontributions\n\nAffiliations\n\nRobert\n\nF. Hodson\n\nPrimary\n\nContributions\n\nCNU\n\nPrincipal\n\nInvestigator\n\nASIC\n\nSystem\n\nMaster\n\nController\n\nMemory\n\nCNU\n\n(grad. student)\n\nGroup\n\nDesign\n\nSimulations\n\nAcceptance\nCampbell\n\nDesign\n\nInterface\n\nFunctional\n\nStephen\n\nDesign\n\nTesting\n\nController\n\nInterface\n\nDesign\nFunctional\nDAS\nStephen\n\nJurczyk\n\nNASA\n\nSimulations\n\nTesting\n\nTechnical\n\nProject\n\nManagement\nGerry\n\nTucker\n\nNASA\n\nTechnical\n\nProject\n\nManagement\nGlenn\n\nHines\n\nNASA\n\nSystem\n\nLevel\n\nBoard\nEdward\n\nNaddeo\n\nLawerence\n\nCathy\n\nAbga\n\nMcGowan\n\nNASA\n\nNASA\n\nJOVE\n\nHIPPI\n\n(Co-op)\n\nSAIC\n\nProgram\n\nLevel\n\nDesign\n\nDevice\n\nIndependent\n\nHIPPI\n\nInterface\n\nFunctional\nKrieder\n\nUS2\n\nFoundry\nASIC\n\nModelling\n\nDesign\n\nSCSI Interface\n\nBrian\n\nModelling\n\nReview\n\nDesign\nDesign\n\nSimulations\n\nTechnical\n\nLayout\n\nContact\n\nare\n\nIII. System\n\nDesign\n\nThe SODR System has a modular,\nexpandable\ndesign which allows for multiple\ndata I]O ports\nmultiple optical disk drives under control of a centralized\nSystem Controller.\nFigure 1 is a block\ngram\n\nof a fully configured\n\nSODR\n\nand\ndia-\n\nSystem.\n\nGroup Controller\nData\n\nOptical Disk Drive\nPort\n\nJ Processor I\nDevice\nControl\nOptical\nDisk\n\nI Mem. Buf.\nControl\nDevice\nControl\nMem. Buf.\nControl\nData\n\nI/0\nPort\n\nGroup Controller\n\nOptical Disk Drive\n\nI Processor I\n\nDevice\nControl\n\nI, o u,\nI\n\nControl\n\nOptical\nDisk\n\nControl\n\nDevice\nControl\nSystem\nController\n\nMem. Buf.\nControl\n\n.J_\n\nControl\n\nFigure\n\nThe basis\n\nof the SODR\n\nsystem\n\nI\n\n_j\n\n1. Fully Configured\n\nis a high speed\n\noptical\n\nSODR\n\nSystem.\n\ndisk drive that supports\n\nMBit/sec\ntransfer rates, and 150 msec access times. Disks can be cascaded\nstorage requirement\nfor a particular\napplication.\nThe system was designed\nface\n\n(SCSI\n\n1/) so that any SCSI II disks\n\nThis standardized\ndisk interface\ncommercial\napplications.\n\nallows\n\nthat meet capacity\nfor multiple\n\n10 Gbytes\n\nand\n\n300\n\ntoachievetheappropriate\nwith a standard disk inter-\n\nand data rate requirements\n\ndisk vendors\n\ncapacity,\n\nopens\n\nthe door\n\ncould\n\nbe used.\n\nfor potential\n\n,: <\n\n:,\n\nThe System\n\nController\n\nmaintaining\n\nsystem\n\nOPEN WRITE,\ntroller allocates\nthe data transfer\n\nThe Group\n\nEach\n\ngroup\n\nthe overall\n\ninformation.\n\nHigh\n\nsystem\nlevel\n\noperation\nsystem\n\nby responding\ncommands\n\nlike\n\nto user commands\n\nperforms\n\nPorts\n\nwhich\n\nGroup\n\ncontroller\n\nthe low level data transfer\n\nuse a HIPPI\n\nController\n\nis striped\n\nconsists\n\nHIPPI I/O Port interface,\nof buffer memory.\n\nProtocol\n\nis designed\n\nacross\n\nand the disk drive\n\nto interface\n\nfour disk drives\n\nof a processor\n\nwhich\n\na SCSI II Disk Interface,\n\nand buffering\n\nfunctions\ninterface\n\nSystem Conthe details of\n\nincluding\n\nwhich\n\nthe con-\n\nuses a SCSI\n\nwith one I/O port and four disk drives.\n\nto maintain\n\nreceives\n\nthe high I/O Port bandwidth\n\ncommands\n\nfour Memory\n\nBuffer\n\nand\n\nINITIALIZESYSTEM,\n\nOPEN READ\nand others are received\nby the System Controller.\nThe\nresources\n(Data Ports, Group Controllers\nand Disk Drives) to perform\ntask.\n\nfrom the I/O Ports\nMBits/sec.\n\nEach\n\nstatus\n\nController\n\ntrol of the Data\nProtocol.\n\nmanages\n\nfrom\n\nthe system\n\nControl\n\nASICs\n\nII\n\nData\nof 600\n\ncontroller,\n\nand 16 Mbytes\n\na\n\nIV. Memory\nThe Group\nmemories\nis shown\n\nBuffer\n\nController\n\nController\n\nconsisting\n\n(4MBytes\neach),\nin Figure 2.\n\nASIC\n\nDesign\n\nof an I]O Port, four Memory\n\nfour\n\nBuffer\n\nSCSI II disk drive interfaces\n\nand and the Group\n\nMemory\n\nControl\n\nASiCs\n\nalong\n\nController\n\nBuffer Controller\n\nwith buffer\nprocessor\n\nASIC\n\n16 bits\nr\n\nII\nSCSI\n\nI\n\nII\nSCSI\n\nHPPI\nINPUT\nPORT\n\n32 bits\n\nMBC\n\n600 MBPS\nI/O PORT\n\n32 bits\n\nFOUR 150 MBPS\nDEVICE PORTS\n\nHPPI\nOUTPUT\nPORT\nMBC\n_- I\n\nSCSIII\n\n16 bits\n\nMBC\nI\n\n"_-\'-_1\n\nFigure\n\nThe MBC\n\nASIC\n\n1) AMCC\'s\n\n$2020/$2021\n\n2) EMULEX\'s\n3) Cypress\n\nThe\n\nwas designed\n\nFAS-366\n\ndesign.\n\nHIPPI\nSCSI\n\nIDT7MP4045\n\nbest/typical/worse\nPinout\n\nto interface\n\n256K\n\ncase\n\nof the MBC\n\n2. Group\n\nPROCESSOR\nGROUP CONTROLLER\n\nController\n\nwith a specific\n\nSource/Destination\n\nI_ 16 bits\n\nII\nSCSI\n\nchip set consisting\n\nInterface\n\nof:\n\nCircuits\n\nProcessor\nx 32 CMOS\n\ntiming\n\nfor these\n\nwas designed\n\nstatic\n\nRAM\n\ndevices\n\nto interface\n\nmemories\n\nwere\n\n....\n\nused for functional\n\nwith these devices\n\ntesting\n\nwith minimal\n\nof the MBC\nglue logic.\n\n....................................................\n\nFunctionally\nHIPPI\n\n\xe2\x80\xa2 ........................\n\nthe MBC\n\nto SCSI Mode,\n\n8-bit data are buffered\nmemory\nfor buffering.\nbeing\n\nsent\n\nMode.\n\nData\n\nmultiplexed\n\noff-chip\ncomes\n\nASIC\n8-bits\n\n....... \xe2\x80\xa2 .......\n\nperforms\n\n................. \xe2\x80\xa2 ::: \xe2\x80\xa2:::........ :\xe2\x80\xa2\xe2\x80\xa2_ \xe2\x80\xa2v:: _::: \xe2\x80\xa2_\xe2\x80\xa2\xe2\x80\xa2 i:i:i:_ :::i_\xe2\x80\xa2:_:: ::i_::i:::: ii:::_:\n<,\ni_#i::::::_:_:ii:!i;:ii::iiii::!:\xe2\x80\xa2_ii!i:i:_\ni!iiii_i:i:_:i_i_iiiii_i:_:i_i_i!i!i_i!i_i_ii_i_i\n\ndata conversion\n\nof a HIPPI data burst\n\nand data\n\narrive\n\nbuffering\n\nfrom the AMCC\n\nas shown\nHIPPI\n\nin Figure\n\ndestination\n\n3. In\n\nchip. The\n\nand de-multiplexed\ninto 32-bit data before it is sent off-chip\nto a 4 MByte\nData are read back from memory\nand multiplexed\ninto a 16-bit format before\n\nto the EMULEX\n\nSCSI\n\nProcessor.\n\nThe\n\ndata\n\ninto the MBC ASIC from the SCSI Processor,\n\nand sent out to the HIPPI\n\nsource\n\nchip.\n\nThe MBC\n\npath\n\nis reversed\n\nin SCSI\n\nit is de-multiplexed,\nASIC\n\nto HIPPI\n\nsent to memory,\n\ncan also function\n\nin a diagnostic\n\nmode where the Group Controller\ncan read and write the 4 MByte memory\nthrough\nthe ASIC. This\nmode is useful\nfor testing\nmemory\nand for checking\nout either\nthe HIPPI\nor SCSI interfaces\nindependently.\n\nFROM\nHPPI\n\nBUFFERING\n&\nDEMULTIPLEXIN_\n\n4 MBYTE\nMEMORY\nBUFFER\n\nr\n\nBUFFERING\n\nBUFFERING\n&\nMULTIPLEXING\n\nHPPI\n\n&\n\nMULTIPLEXING\n\n,,eh.-----\n\n4 MBYTE\nMEMORY\nBUFFER\n\n-_\n\nRFO\n\nBUFFERING\n\nD EM U LTIPLEXIN\n\nGC BUS\n\n4 MBYTE\nMEMORY\nBUFFER\n\nFigure\n\nThe MBC\n1) Memory\n\nASIC\n\nwas designed\n\nBuffer\n\n2) HIPPI\n\nII Interface\n\n4) Group\n5) Memory\n\nController\nInterface.\n\nas five major\n\nController\n\nInterface.\n\n3) SCSI\n\nMaster\n\n.......\nInterface.\n\n3. MBC ASIC\n\nfunctional\n\nData Paths.\n\nunits as shown\n\nin Figure\n\n4.\n\n_._\n\n& /\n\nl"ql\'----\'\n\nSCSl !1\nTO\n\nFROM\nSCSI II\n\nMemory\n\nThe\n\nBuffer\n\nMemory\n\nvarious\nmodes:\n\nMaster\n\nBuffer\n\ninterfaces\n\nController\n\nMaster\n\nwithin\n\n(MBMC)\n\nController\n\nthe MBC\n\n(MBMC)\n\nASIC.\n\nis designed\n\nIt is a large\n\nMode\n\n1: HIPPI\n\nMode\n\n4: Memory\n5: Memory\n\nthe\n\noperating\n\nto HIPPI\n\nMode\n\nthe has the following\n\nover\n\n3: GC to Memory\n\nMode\n\ncontrol\n\n2: SCSI to HIPPI\n\nMode\n\nmachine\n\ncentralized\n\n0: Reset\n\nMode\n\nstate\n\nto provide\n\nto SCSI\n\nto SCSI\n\nTO GC 8 BIT\nDATA & CONTROL\nGROUP\nCONTROLLER\nI/F\n\ni\nI\n\n=\ni\n\nTO/FROM HPPI\n8-BIT DATA &\nCONTROL\n\nHPPIt\nI/F I\n\nMEMORY\n\nI\nSCSI II I\n\nCONTROL\nBUFFER\n\nI/F\n\nTO/FROM SCSI II\n16-BIT DATA & CONTROL\n\nI-_.-...-_\n\nMEMORY I/F\n\nI\n\nTO/FROM\n32-BIT\n\nFigure\n\nFor each mode\n\nthe MBMC\n\nperforms\n\ninformation\nto the interfaces\ntiming between\nthe interfaces.\n\nabout\n\n4.Functional\n\nhigh level control\nthe directionoftransfer\n\nMEMORY\n\nBUFFER\n\nDATA & CONTROL\n\nView\n\nover the appropriate\nand controls\n\ndata transfers.\nthe high\n\nlevel\n\nIt provides\ndata-transfer\n\nHIPPI Interface\nThe HIPPI interfacecommunicates\nwith the AMCC HIPPI sourceanddestinationchip set. These\nchipsimplementthe High Performance\nParallelInterfaceStandard. chipsperform thehigh level\nThe\nchannelconnectprotocol as well as the low level datatransfers.The HIPPI channelis 32-bitswide.\nThis is 32-bit datapath is stripedacross MBC ASICs,eachcontrolling the transferof an 8-bit data\n4\npathto independent CSIII disk drives.TheMBC ASIC onlyimplements\nS\nthelow levelcontrolfor the\nAMCC chips. It also performs the data transfer functions (burst transfers). The Connect/Disconnect\nprotocol\n\nmust be implemented\n\nwith external\n\nlogic with the exception\n\nbetween the Connect/Disconnect\nand the burst\nreduce pinout on the MBC ASIC.\n\nThe function\n\nof the HIPPI\n\ninterface\n\ntransfers\n\nis to first issue\n\nof the I-field transfer.\n\nis not critical\n\nan I-field\n\nduring\n\nand therefore\n\nthe HIPPI\n\nThe timing\n\nwas de-coupled\n\nConnect\n\nphase\n\nto\n\nand then\n\nhandle the data transfer. This is accomplished\nby writing an I-field to the GC interface\nand placing the\nASIC in Memory\nto HIPPI Mode. After a connect is achieved,\nthe mode can be changed\nto SCSI to\nHIPPI\n\nand the HIPPI\n\nInterface\n\nwill buffer\n\ndata it receives\n\nfrom the Memory\n\nInterface\n\ninto burst\n\nof 256\n\nbytes. This is accomplished\nby using a 512x8 FIFO and monitoring\nits half full flag. As bursts become\navailable,\nthe data is sent to the AMCC source chip for transfer across the HIPPI channel. When the\nMBC ASIC is in HIPPI to SCSI Mode, the HIPPI interface\ncontrol to the HIPPI source/destination\nchips are performed\n\ntransfers data in the opposite\nby the HIPPI Interface.\n\ntiming\n\nand\n\nSCSI II Interface\n\nThe SCSI\ncontrols\n\nII interface\n\ncommunicates\n\nthe handshaking\n\nfor the DMA\n\nSCSI Processor.\nThe microprocessor\nshould be controlled\nby the Group\nfor data rate matching\nMemory\n\nInterface\n\nThe interface\nGroup\n\nThe\n\nController\n\nGroup\n\nSince\n\ninterface\n\ninterface\nController\n\nthe Memory\n\nto SCSI mode\n\nseveral\n\nsmall\n\nFAS366\n\nand provides\n\nto the FAS366\nmicroprocessor.\n\ninterface\n\na 16-bit\n\nProcessor.\n\nMBC\n\nASIC\n\ndata path\n\nto the\n\nby the MBC ASIC and\nconains a 256x16 FIFO\n\nand the SCSI interface.\nto control\n\nThe\n\nbidirectional\n\nis not controlled\nThis interface\n\nand sent to the Memory\n\nstate machines\n\nSCSI\n\nData is received\n\nInterface\n\nin SCSI\n\nthe data transfer\n\nfrom the\n\nto HIPPI\n\nMode.\n\ntiming.\n\nInterface\n\nController\n\nthe Group\n\ndesign\nregister\n\nbetween\n\nin HIPPI\n\ncontains\n\nwith the EMULEX\n\ninterface\n\nController\n\nconnects\n\nmicroprocessor\n\nthe MBC\n\nASIC\n\nto the Group\n\nhas not be chosen\n\nyet, a generic\n\nController\nmemory\n\nmicroprocessor.\nmapped\n\ninterface\n\nwas implemented\nwithin the MBC ASIC. This interface\nhas an 8-bit data path and five bits of\nselects. Read, Write, and an ASIC Select signal are used to control the data transfers to this\n\ninterface.\nThrough\nthe GC Interface\nthe MBC ASIC is controlled\nby setting modes, checking\nstatus or\ntransferring\ndata. Details of the GC Interface\'s\nregister mapping are given in ASIC Data Sheet Section\nof this report.\n\nMemory\n\nThe\n\nInterface\n\nMemory\n\noff-chip\n\nbuffer\n\nInterface\nmemory.\n\ncontrols\n\nthe the low\n\nThe memory\n\nlevel\n\nis organized\n\ntiming\n\nof data\n\ninto a 1MByte\n\ntransfers\n\nto or from\n\nby 32-bit\n\nmemory.\n\nthe 4 MByte\nThis requires\n\n4\n\nmemorychipswith anexternaldecoderlogic.The MemoryInterface\ncancontrolmemorytransfersto\nandfrom the HIPPIInterface,the SCSIInterfaceor theGCInterface\ndepending\nontheoperatingmode\nof the MBC ASIC. Thememoryfunctionsasacircular bufferusingreadandwrite addressegistersto\nr\npoint to headandtail of the buffer space. memory full status is also maintained by this interface and\nA\ncan be read via the GC Interface.\n\nV. SODR\n\nMBC\n\nData\n\nSheets\n\nDescription:\n\nSODR Memory\n\nPackage/Pins:\n\nCeramic PGA 144\n\nMaterial/Process:\n\nCMOS\n\nRatings:\n\nIndustrial\n\nPower Consumption:\n\n0.25W\n\nSheets\n\nBuffer Controller\n\nASIC\n\n1.0 micron Teclmology\n(-40 to 85C)\n\nincluded:\n1) Pinout\n\nDiagram\n\n2) Signal\n\nDescription\n\n3) ES2 Pinout\n\nReport\n\n4) ES2 I/O Cell Specifications\n5) ES2 I/O Cell Library\n6) Register\n7) SODR\n\nOperating\n\n8) US2 Power\n\n1\n\nQ\n\nSheets\n\nMap\nGuide\n\n2\n\nCalculation\n\nWorksheets\n\n4\n\n3\n\n5\n\n6\n\n7\n\ng\n\n9\n\n10\n\nII\n\n.tz\n\n13\n\n14\n\n15\n\nQ\n\nP\n\n._-_....._c-_._r-_\n\'\n\nHPPI\n\nHIF_I\n\n....._-_-=-_----_,_-----_,-_- ....._r---_ ......_--:_----_.,_;._;----i\n...._\n*\n\n,\n\n_\n\n\' OL_\n\nT\n\n,\n\nBt_T\n\n_\n\n,\'\nO_CII ,:\nData(63_. O_ .e\n,\'EST\nD\nPKTAV ,\'\n.__SF.._ - e_ ,\' :\n\'\nI\n:\n|\n:\n, C.lo_\n\n_,_,_\n.r,,\n\nC,\nNO\n\n_Zl, U(_\'_oj\n\nM\n\nIE_\n\n_\n\nHIR:\'I :\n\n_\n\n:\n\n, PAR0 ,\n\nDATAV:\n\n_\n\n,\n\nB4ST\n\n:\n\n: HRe_utt; _\'\n\n\'\n\n*\n\n: AStC \' OR\n: fiO_oll(:\nE_\n\n----\n\n,_\n\nVL._\n\nREX)_\n\nGNO ,-\'-_-\n\nSel\'l"\n\nReg..\n\n:\n\nsd.^, .\n\nR ....\n\n""\'_._\n\n,\n\n_\n\n_,_a_ ,\' ,_\n\n_6\n\n_---": M\n\nDat,iOl\n\n_,\n\nP\n\nASIC\ncLCCK:\n\n....._ ......_ .....,_ ...."_",_;o .....\'_ ...."_----_ N\n\ni\n\nHPPI i\nOota(_\n\n\xe2\x80\xa2\n\nL\n\n**\n\n\'\n\nGC\n_\n_ C-_D\nB_sC6) Bus(7) :\n\nBm("_\n\n"_-_._; ....._,_....."_ ...._i ...._._;_\n....._;;"_\n[)_taPPI-_^ HI_-P_-_\n\nGC\n\n: Data_\n\n.J\n\n,\n\xe2\x80\xa2\n\nK\n\n.....\n\n.....\n\n.,\n\nJ\n\nSEt.B1\n\ni oat6C41 _Oata(_)\n\n.......\n\nSB.I_\n\n[ _No i R_,,_Voo\n\n_--.-_._ ..... _:;_.....\nDTOEQ\n\n!\n\n_\n\ntM,_:tl_*\n\n_- ...._ ....._...._\n\n\'\n\n_\n\n_ss\n\n_\n\n,\n\n._---!_ ..... -----! H\n_\ni_, .=_ :_ .:\n!,_o_,o,i\nG\n_r-._--._---i\n\n_C_V,\'R_ v\'_\n_\n\nG\n\n!M_m_ :,,,.--, [v_._\n: Dal_(O) : I_c_h\'C1) OC_C2) a\n_ ......\n* ------J\n......\nt\n\nF\n\nF\n.....\n_----_----!\nVOO\n\nE\n\n.SCSL\nDala(l.5)_GND\n\nE\n._----_--,_-----!\ni\n\nMere\n\n,\n\n_\n\n:uem_\n\n,\n\n_m\n\nI_\'R- !\n\n_; ....._ .... _-r---_ ......\n\nD\n\nJ\n\n.,\n\nD\n: ,,e_(::t:_C_\n|,tt_k:_(4) * ,,t,\ndch\'q3],\n\n,\n\ni_ _\n_.,_ _.,, _,. _3, _,_ _\n:Mere_ Mere_\n:\n,\n\' Mere\n:\n;\n,\n\'DoI_9]\n\np(_XIO_ _ Mem-\'M\n\n\xe2\x80\xa2_\n\n,Morn_\n\n|\n\n,\n\n:\n\n,\n\n: c_c_,_):\n\n;[k_:_-I,11\xc2\xb0\n\n|Mere\n:_\'_o 4):_o_\n\n**\n,_uan_lvj\n\n*\n\nero_\n\n_MEM\n\n\'\n\n,,_\n\n_\n\n*\n\n_o_m_tzuJ\n\n\' ucnot\n\n_;----_;-_----_;---:,_---_----_,_----_,_---_\n:\n,\n_\n,\n,\n,\n|\n,*\n\n:\n_c_.._\n_\n\n, Mere_\n;r-z] ....\n\n:\n\n: v_\n\n,Men\',_ :Mere_ :Menu\nI_Me_-n_\n:,,_,_,m_,-_,_(_:,,,_(9_:,,,_1o_ dv_em\n\n,Mere_\n\n_\n\n_Meol_\n\n_M\n\n**Mete.\n\n_\n\n,......\n\n*A_12)\n\n_" --"\'_"_\n\n\'\' _"="J\n\n,\n\n,\nA(:k:ts(14]_\n\n........................\n.................... ............................ ....... ...... ............. ...\n.,\n_.\nj\n,,.\n;\n, .....\n\n:\n1\n\n2\n\n._\n\'_\n\n.\n\n,Da_oC26],\n4\n5\n\ntz/_ :\n6\n\n,\n7\n\nSODR\n\n, oo1_(\'2vI\n8\nq\n\nPinout\n\n(bottom\n\n,\n10\n\nt J:\n__\n\nview)\n\n,\n12\n\nt ev\n13\n\n:,_ac_ I,AdcN1Q_\nta ...... "t\'_.......\n\nA\n\nSignal\nPIN\n\nDescription\n\nNAME\n\n: I/O\n\n: #\n\n:\n\nType\n\n: Description\n\nClock25\n\n: I\n\n: I\n\nReset_\n\n: I\n\n: I : TrL\n\n: Chip\n\n: l\n\n: 1 : TTL\n\n: BISTTest\n\ninput\n\nBIST_HResult\n\n:O\n\n: 1 : T1L\n\n: BISTTest\n\nResult\n\n(HIPPI)\n\nBIST_SResult\n\n: O\n\n: I : TTL\n\n: BISTTest\n\nResult\n\n(SCSI)\n\nBIST\n\n: I\n\n: 1 : TrL\n\n: BISTTESTCIock\n\nBIST\n\nTest\n\nClock\n\n: CMOS\n\n: 25MHz\n\nAsic Clock\n\nReset\n\n(active\n\nlow)\n\nGC I/F:\nAsic\n\nSEL\n\n:1\n\n:1\n\n:TTL\n\n: Asic Select\n\nGC_Bus[7:0]\n\n:1/O\n\n:8\n\n: TTL\n\n: GC Data Bus\n\nGC WR\n\n: 1\n\n:\n\n;TrL\n\n: GC Write\n\nGC\n\n:I\n\n:TTL\n\n: GC Read (active\n\n: TTL\n\n: GC Register\n\nRD\n\n:\n\n(active\n\nlow)\n\n(active\n\nlow)\nlow)\n\n:I\n\n:5\n\nHPPI_Data[7:0]\n\n:I/O\n\n:8\n\n: TTL\n\n: HIPPI\n\nData Bus\n\nDTREQ\n\n: I\n\n:\n\n:TTL\n\n: HIPP!\n\nData\n\nRequest\n\nNRDEN\n\n:I\n\n:\n\n:TTL\n\n: HIPPI\n\nNOT\n\nRead Enabled\n\nRDCLK\n\n:I\n\n:\n\n:TrL\n\n: HIPPI\n\nRead\n\nClock\n\nSELB0\n\n:I\n\n:\n\n:TTL\n\n: HIPPI\n\nSELB\n\nReg_sel[4:0]\n\nHIPPI\n\nSelect\n\nI/F:\n\n-\n\nSELB 1\n\n:1\n\n:\n\n:TTL\n\n: HIPPI\n\nSELB\n\nSELB2\n\n:I\n\n:\n\n: "lq\'L\n\n: HIPPI\n\nSELB\n\nWRCLKD\n\n: I\n\n:\n\n:TTL\n\n: HIPPI\n\nWrite\n\nBSTAV\n\n:O\n\n:\n\n:TTL\n\n: HIPPI\n\nBurst Available\n\nDEST\n\nOE\n\nClock\n\n:O\n\n:\n\n:TI\'L\n\n: HIPPI\n\nDestination\n\nPAR0\n\n:O\n\n:\n\n:TTL\n\n: HIPPI\n\nParity\n\nPKTAV\n\n:O\n\n:\n\n:TTL\n\n: HIPPI\n\nPacket\n\nAvailable\n\nRDYIN\n\n: 0\n\n:\n\n: "I\'FL\n\n: HIPPI\n\nReady\n\nIn\nBurst\n\nOutput\n\nSHBST\n\n:O\n\n:\n\n:T\'fL\n\n: HIPPI\n\nShort\n\nSync\n\n: I\n\n:\n\n:TI\'L\n\n: HIPPI\n\nSynchronized\n\nMEM\n\nTrue\n\nI/F:\n\nMere_Data[31:0]\nMem_Addrs[\n\n:1/O\n19:0]\n\n:32:\n\n"ITL\n\n: Memory\n\nData Bus\n\n: O\n\n:20:\n\nTTI\n\n: Memory\n\nAddress\n\nWRITE_\n\n:O\n\n:1\n\n: TTL\n\n: Memroy\n\nWrite\n\nMEM_OE_\n\n:O\n\n:1\n\n: TTL\n\n: Memory\n\nOutput\n\n:I/O\n\n:16:\n\nSCSI\n\nEnable\n\n0\n\n(active\nEnable\n\nlow)\n(active\n\nlow)\n\nI/F:\n\nSCSI_Data[\nASIC\n\n50_clk\n\n! 5:0]\n\nTrL\n\n: SCSI Data\n\nBus\n\n:I\n\n:1\n\n: TTL\n\n: 50MHz\n\nDREQ\n\n:1\n\n:1\n\n: TTL\n\n: SCSI\n\nData Request\n\nDACKN_\n\n:O\n\n:1\n\n: TTL\n\n: SCSI\n\nData Acknowledge\n\nRDN_\n\n:O\n\n:1\n\n: TTL\n\n: SCSI\n\nRead (active\n\nWRN_\n\n:O\n\n:1\n\n:TTL\n\n: SCSI\n\nWrite\n\nSCSI\n\nClock\n\n(acitve\n\nlow)\nlow)\n\n(active\n\nlow)\n\n*\n\n"***\n\n"***\n\n***"\n\n*\n\n*\n\n****\n\n****\n\n****\n\n*\n\n*\n\nDATE:\n30/11/1993\n\nI\nD\n\n*\n\n*\n\nS\n\n*\n\n*BND:PAD:FT\n\n:PT\n\n:\n\nPIN\n\n*PIN:PIN:PIN:PIN:\n\nFUNC\n\nL\nE\n\nI\nV\n\nPACKAGE\n\nC 0\nI C\n\nN\nE\n\nTYPE:\n\nBGAI44S\n\n: ES2\n:\n\nW\nP\n\nO R\n\nI N\n*\n\n- 0\n\nO\nU T\n\nPRODUCT\n\n*\n\nDATA\n\nK\n\nR\nS H\n\nD\n\nE\nE\n\nR\nE\n\nS\n\n*\n\nT\n\n*\n\nNO:\n\n10248\n\n:\n\nPIN\n\n*\n\nCUST\n\n:PAD\n\nCENTRE\n\nSHEET\n\n:\n\nNAME\nData<8>\n\n*\n\n:COORDINATES*\n: 3279,-2827*\n\n*\n\ni:\n\n:\n\n:\n\n:\n\nI/O\n\n:\n\nIORIP\n\n: Mem\n\n*\n\n2:\n\n:\n\n:\n\n: I/O\n\n:\n\nIORIP\n\n: Mem_Data<10>\n\n: 3279,-2664*\n\n*\n\n3:\n\n:\n\n:\n\n: I/O\n\n:\n\nIORIP\n\n: Mem_Data<16>\n\n: 3279,-2461-\n\n*\n\n4:\n\n:\n\n:\n\n: I\n\n:\n\nIPS8G\n\n: GC\n\n: 3279,-2329*\n\n*\n*\n\n5:\n6:\n\n:\n:\n\n:\n:\n\n: VDDX\n: I/O\n\n: PWRPY\n: IORIP\n\n: pwr\n: Mem_Data<9>\n\n*\n\n7:\n\n:\n\n:\n\n: I/O\n\n: IORIP\n\n: Mem_Data<7>\n\n: 3279,-1933"\n\n*\n\n8:\n\n:\n\n:\n\n: GNDX\n\n: GNDPY\n\n: gnd\n\n: 3279,-1801"\n\n*\n\n9:\n\n:\n\n:\n\n: I/O\n\n: IORIP\n\n: Mem_Data<5>\n\n: 3279,-1669-\n\n*\n\ni0:\n\n:\n\n:\n\n: I/O\n\n:\n\nIORIP\n\n: Mem_Data<4>\n\n: 3279,-1537"\n\n*\n\nii:\n\n:\n\n:\n\n: I/O\n\n:\n\nIORIP\n\n: Mem\n\n: 3279,-1405"\n\n*\n\n12:\n\n:\n\n:\n\n: I/O\n\n: IORIP\n\n: Mem_Data<l>\n\n: 3279,-1273-\n\n* 13:\n\n:\n\n:\n\n: I/O\n\n: IORIP\n\n: Mem_Data<2>\n\n: 3279,-1141-\n\n*\n\n14:\n\n:\n\n:\n\n: I/O\n\n: IORIP\n\n: Mem_D@ta<3>\n\n: 3279,-i009,_\n\n*\n\n15:\n\n:\n\n:\n\n: I/O\n\n: IORIP\n\n: Mem_Data<0>\n\n: 3279,-877\n\n*\n\n*\n\n16:\n\n:\n\n:\n\n:\n\nI\n\n: IPS8G\n\n: GC\n\n: 3279,-745\n\n*\n\n*\n\n17:\n\n:\n\n:\n\n: GNDC\n\n: GNDCO\n\n: gnd\n\n: 3279,-613\n\n*\n\n*\n\n18:\n\n:\n\n:\n\n: VDDC\n\n: PWRCO\n\n: pwr\n\n: 3279,-481\n\n*\n\n* 19:\n* 20:\n\n:\n:\n\n:\n:\n\n: I\n: I\n\n: IPS8G\n: IPS8G\n\n: WRCLKD\n: DTREQ\n\n: 3279,-349\n: 3279,442\n\n*\n*\n\n* 21:\n\n:\n\n:\n\n: I\n\n: IPS8G\n\n: SELB0\n\n: 3279,574\n\n*\n\n* 22:\n\n:\n\n:\n\n: I\n\n: IPS8G\n\n: RDCLK\n\n: 3279,706\n\n*\n\n*\n\n23: _\n\n:\n\n:\n\n: I\n\n: IPS8G\n\n: SELBI\n\n: 3279,838\n\n*\n\n*\n\n24:\n\n:\n\n:\n\n: I\n\n: IPSSG\n\n: SELB2\n\n: 3279,970\n\n*\n\n*\n\n25:\n\n:\n\n:\n\n: GNDX\n\n: GNDPY\n\n: gnd\n\n: 3279,1102\n\n*\n\n*\n\n26:\n\n:\n\n:\n\n: I\n\n: IPS8G\n\n: NRDEN\n\n* 27:\n\n:\n\n:\n\n: I/O\n\n:\n\n\xe2\x80\xa2 HPPI\n\nIOSIP\n\nRD\n\n: 3279,-2197"\n: 3279,-2065"\n\nData<6>\n\nWR\n\n: 3279,1234\n\n*\n\n: 3279,1366\n\nData<3>\n\n*\n\n* 28:\n\n:\n\n:\n\n: I/O\n\n: IOSIP\n\n: HPPI_Data<2>\n\n: 3279,1498\n\n*\n\n* 29:\n\n:\n\n:\n\n: I/O\n\n: IOSIP\n\n: HPPI_Data<4>\n\n: 3279,1630\n\n*\n\n*\n\n30:\n\n:\n\n:\n\n: VDDX\n\n: PWRPY\n\n: pwr\n\n: 3279,1762\n\n*\n\n*\n\n31:\n\n:\n\n:\n\n: I/O\n\n: IOSIP\n\n: HPPI_Data<5>\n\n: 3279,1894\n\n*\n\n*\n\n32:\n\n:\n\n:\n\n: I/O\n\n: IOSIP\n\n: HPPI\n\n: 3279,2033\n\n*\n\n*\n\n33:\n\n:\n\n:\n\n: 0\n\n: OPRIU\n\n: BSTAV\n\n: 3279,2189\n\n*\n\n*\n\n34:\n\n:\n\n:\n\n: GNDX\n\n: GNDPY\n\n: gnd\n\n: 3279,2361\n\n*\n\n*\n\n35:\n\n:\n\n:\n\n: I/O\n\n: IOSIP\n\n: HPPI_Data<6>\n\n: 3279,2547\n\n*\n\n*\n\n36:\n\n:\n\n:\n\n: I/O\n\n: IOSIP\n\n: HPPI\n\n: 3279,2832\n\n*\n\n*\n\n37:\n\n:\n\n:\n\n: O\n\n: OPS4U\n\n: PAR0--\n\n: 2843,3242\n\n*\n\n* 38:\n* 39:\n\n:\n:\n\n:\n:\n\n: O\n: I/O\n\n: OPRIU\n: IOSIP\n\n: DEST_OE\n: HPPI\nData<7>\n\n: 2688,3242\n: 2467,3242\n\n*\n*\n\nData<l>\n\nData<0>\n\n************************_***************************_.*************************\n\n*\n\nPIN\n\nDISTRIBUTION:\n\nPIN\n\n: 0\n\nGNDC\n\n: 2\n\nGNDX\n\n: ii\n\n* VDD\n\n: 0\n\nVDDC\n\n: 2\n\nVDDX\n\n: I0\n\n* VDDP\n\n: 0\n\nVDCP\n\n: 0\n\nAVDR\n\n: 0\n\n* AVDD\n\n: 0\n\nAGND\n\n: 0\n\nAGNR\n\n: 0\n\n* I\n\n: 22\n\n0\n\n: 33\n\nI/O\n\n: 64\n\n*\n\nAIN\n\n: 0\n\nAOUT\n\n: 0\n\nAI/O\n\n: 0\n\n*\n\nTRI\n\n: 0\n\nVDXP\n\n: 0\n\nNC\n\n: 0\n\nDATA\n\nSHEET:\n\n*\n\nES2\n\nFOR\n\nINTERNAL\n\n**************************************************W****************************\n\nUSE\n\n: Digital\n\n: Core\n\ngnd\n\nGNDX\n\n: Periphery\n\ngnd\n\n*\n\nVDD\nVDDC\n\n: Dig.\n: Core\n\npwr\npower\n\nVDDX\nVDDP\n\n: Periphery\n: Power-on\n\npwr\nRst\n\n*\n*\n\nVDCP\n\n* GND\n\nGND\n\nGNDC\n\nFUNCTION:\n\n: Core\n\nPOR\n\nAI/O\n\n: Analog\n\nAVDD\nAVDR\n\n: Analog\npwr\n: Ref.\nhigh\n\nAGND\nAGNR\n\n: Analog\ngnd\n: Ref.\nlow\n\n*\n*\n\nAOUT\n0\nTRI\n\n: Analog\n: Output\n: Tristate\n\n*\n*\n*\n\nAIN\n: Analog\nI\n: Input\nI/O\n: Bidir\nBY ES2.\n\nin\n\ngnd\n\n*\n\nbidir\n\noutput\n\n*\n\n*BND:PAD:FT\n\n:PT\n\n*PIN:PIN:PIN:PIN:\n\n*\n\n:\n\nPIN\nFUNC\n\n: ES2\n:\n\nDATA\n\n:\n\nSHEET\n\nPIN\n\n:\n\nCUST\n\n:PAD\n\nNAME\n\nCENTRE\n\n*\n\n:COORDINATES*\n\n40:\n\n:\n\n:\n\n: O\n\n: OPRIU\n\n: PKTAV\n\n: 2335,3242\n\n* 41:\n\n:\n\n:\n\n: GNDX\n\n: GNDPYPOR\n\n: gnd\n\n: 2203,3242\n\n*\n\n* 42:\n* 43:\n\n:\n:\n\n:\n:\n\n: VDDX\n: I\n\n: PWRPY\n: IPS8G\n\n: pwr\n: ASIC\n\n: 2071,3242\n\n*\n\n: 1939,3242\n\n*\n\n* 44:\n\n:\n\n:\n\n: 0\n\n: OPRIU\n\n: RDYIN\n\n: 1807,3242\n\n*\n\n*\n\n45:\n\n:\n\n:\n\n: O\n\n: OPRIU\n\n: BIST\n\n: 1675,3242\n\n*\n\n*\n*\n\n46:\n47:\n\n:\n:\n\n:\n:\n\n: I\n: O\n\n: IPS8G\n: OPRIU\n\n: BIST--Test\n: SHBST\n\n: 1543,3242\n\n*\n\n: 1411,3242\n\n*\n\n*\n\n48:\n\n:\n\n:\n\n: I\n\n: IPS8G\n\n: BIST\n\nClock\n\n: 1279,3242\n\n*\n\n*\n\n49:\n\n:\n\n:\n\n: O\n\n: OPRIU\n\n: BIST\n\nSResult\n\n: 1147,3242\n\n*\n\n* 50:\n\n:\n\n:\n\n: I\n\n: IPS8G\n\n: sync\n\n: 1015,3242\n\n*\n\n* 51:\n* 52:\n\n:\n:\n\n:\n:\n\n: GNDC\n: I/O\n\n: GNDCO\n: IORIP\n\n: gnd\n: GC Bus<4>\n\n:\n\n883,\n\n3242\n\n*\n\n:\n\n751,\n\n3242\n\n* .......\n\n*\n\n53:\n\n:\n\n:\n\n: I/O\n\n: IORIP\n\n: GC\n\n:\n\n619,\n\n3242\n\n*\n\n*\n\n54:\n\n:\n\n:\n\n: VDDX\n\n: PWRPY\n\n: pwr\n\n" -172,3242\n\n*\n\n*\n*\n\n55:\n56:\n\n:\n:\n\n:\n:\n\n: GNDX\n: I/O\n\n: GNDPY\n: IORIP\n\n: gnd\n: GC Bus<2>\n\n" -304,3242\n\n*\n\n: -436,\n\n3242\n\n*\n\n*\n\n57:\n\n:\n\n:\n\n: I/O\n\n: IORIP\n\n: GC\n\nBus<l>\n\n" -568,\n\n3242\n\n*\n\n*\n\n58:\n\n:\n\n:\n\n: I/O\n\n: IORIP\n\n: GC--Bus<5>\n\n: -700,\n\n3242\n\n*\n\n*\n\n59:\n\n:\n\n:\n\n: I/O\n\n: IORIP\n\n: GC\n\n: -832,3242\n\n*\n\n*\n*\n\n60:\n61:-\n\n:\n:\n\n:\n:\n\n: I\n: I/O\n\n: IPS8G\n: IORIP\n\n: Reg\nsel<0>\n: GC Bus<0>\n\n\xe2\x80\xa2 -964,3242\n\n*\n\n:--1096,3242\n\n*\n\n*\n\n62:\n\n:\n\n:\n\n: I/O\n\n: IORIP\n\n: GC\n\n:-1228,\n\n3242\n\n*\n\n*\n*\n\n63:\n64:\n\n:\n:\n\n:\n:\n\n: VDDX\n: I\n\n: PWRPY\n: IPS8G\n\n: pwr\n: RESET\n\n:-1360,\n\n3242\n\n*\n\n:-1492,\n\n3242\n\n*\n\nSEL\n-HResult\n\nBus<3>\n\nBus<6>\n\nBus<7>\n\n*\n\n*\n\n65:\n\n:\n\n:\n\n: GNDX\n\n: GNDPY\n\n: gnd\n\n:-1624,\n\n3242\n\n*\n\n*\n*\n\n66:\n67:\n\n:\n:\n\n:\n:\n\n: I\n: I\n\n: IPS8G\n: IPS8G\n\n: Reg_sel<l>\n: ASIC\n50 clk\n\n:-1756,\n\n3242\n\n*\n\n:-1888,\n\n3242\n\n*\n\n*\n\n68:\n\n:\n\n:\n\n: 0\n\n: OPSIU\n\n: DACKN\n\n:-2020,\n\n3242\n\n*\n\n*\n\n69:\n\n:\n\n:\n\n: I\n\n: IPS8G\n\n: Reg_sel<2>\n\n:-2152,3242\n\n*\n\n*\n\n70:\n\n:\n\n:\n\n: I\n\n: IPS8G\n\n: Reg_sel<3>\n\n:-2315,3242\n\n*\n\n* 71:\n* 72:\n\n:\n:\n\n:\n:\n\n: I\n: 0\n\n: IPS8G\n: OPSIU\n\n: DREQ\n: WRN\n\n:-2687,3242\n\n*\n\n:-2862,3242\n\n*\n\n* 73:\n\n:\n\n:\n\n: I/O\n\n: IORIP\n\n: SCS_\n\n:-3279,2830\n\n*\n\n*\n*\n\n74:\n75:\n\n:\n:\n\n:\n:\n\n: I\n: I\n\n: IPS8G\n: IPS8G\n\n: Reg_sel<4>\n: ASIC\nCLOCK\n\n:-3279,2546\n\n*\n\n:-3279,2361\n\n*\n\n*\n\n76:\n\n:\n\n:\n\n: I/O\n\n: IORIP\n\n: SCSI\n\nData<l>\n\n:-3279,2189\n\n*\n\n*\n\n77:\n\n:\n\n:\n\n: I/O\n\n: IORIP\n\n: SCSI\n\nData<3>\n\n:-3279,2032\n:-3279,1893\n\n*\n*\n\nData<0>\n\nm\n\n* 78:\n:\n:\n: VDDC\n: PWRCO\n: pwr\n*******************************************************************************\n* PIN\n\nDISTRIBUTION:\n\nPIN\n\n*\n* GND\n\n: 0\n\nGNDC\n\n: 2\n\nGNDX\n\nGND\n\n: Digital\n\n: ii\n\nGNDC\nVDD\n\nFUNCTION:\n: Core\n: Dig.\n\ngnd\npwr\n\nGNDX\nVDDX\n\n: Periphery\n: Periphery\n\n* VDD\n\n: 0\n\nVDDC\n\n: 2\n\nVDDX\n\n: I0\n\nVDDC\n\n: Core\n\npower\n\nVDDP\n\n:\n\n* VDDP\n\n: 0\n\nVDCP\n\n: 0\n\nAVDR\n\n: 0\n\nVDCP\n\n: Core\n\nPOR\n\nAI/O\n\n: Analog\n\n* AVDD\n\n: 0\n\nAGND\n\n: 0\n\nAGNR\n\n: 0\n\nAVDD\n\n: Analog\n\nAGND\n\n: Analog\n\n*\n\n: 22\n\n0\n\n: 33\n\nI/O\n\n:\n\nAVDR\n\n: Ref.\n\nAGNR\n\n: Ref.\n\n: 0\n: 0\n\nAOUT\nVDXP\n\n: 0\n: 0\n\nAI/O\nNC\n\n: 0\n: 0\n\nAOUT\n0\nTRI\n\n: Analog\n: Output\n: Tristate\n\nDATA\n\nSHEET:\n\nI\n\n* AIN\n* TRI\n*\n*\nES2\n\nFOR\n\nINTERNAL\n\n64\n\nUSE\n\nAIN\n: Analog\nI\n: Input\nI/O\n: Bidir\nBY\nES2.\n\npwr\nhigh\nin\n\n*******************************************************************************\n\ngnd\ngnd\npwr\n\nPower-on\n\nRs%\n\n*\n*\n*\n*\n\nbidir\ngnd\nlow\noutput\n\n*\n*\n*\n*\n*\n.\n\n***********************************_***_********_******************************\n\n*\n\n:***\n\n"***\n\n***"\n\n*\n\n*\n\n****\n\n****\n\n****\n\n*\n\n*\n\nDATE:\n30/11/1993\n\nI\nD\n\n*\n\n*\n\nS\n\nE\n\n*\n\n*BND:PAD:FT\n\n:PT\n\n:\n\nPIN\n\n*PIN:PIN:PIN:PIN:\n\nI\nV\n\nPACKAGE\n\nC 0\nI C\n\nN\nE\n\nTYPE:\n\nBGAI44S\n\n: ES2\n\nFUNC\n\nL\n\n:\n\nW\n\nR\n\nK\n\nI N\n\nP\n\n0\n\n-\n\nO\n\n*\n\nDATA\n\nU\n\nPRODUCT\n\n*\n\nT\n\nR\nS\n\nD\nH\n\nE\nE\n\nR\nE\n\nS\n\n*\n\nT\n\n*\n\nNO:\n\n*\n\n10248\n\n:\n\nSHEET\n\nO\n\nPIN\n\n:\n\n*\n\nCUST\n\n:PAD\n\nNAME\n\n*\n\n79:\n\n:\n\n:\n\n: I/O\n\n: IORIP\n\n: SCSI\n\n80:\n\n:\n\n:\n\n: I/O\n\n: IORIP\n\n: SCSI\n\nData<2>\n\n* 81:\n* 82:\n\n:\n:\n\n:\n:\n\n: GNDX\n: 0\n\n: GNDPY\n: OPSIU\n\n: gnd\n: RDN\n\n*\n\n83:\n\n:\n\n:\n\n:\n\nI/O\n\n: IORIP\n\n: SCSI\n\n*\n\n84:\n\n:\n\n:\n\n: I/O\n\n: IORIP\n\n: SCSI--Data<7>\n\n*\n\n85:\n\n:\n\n:\n\n: I/O\n\n: IORIP\n\n: SCSI\n\nData<6>\n\n*\n*\n\n86:\n87:\n\n:\n:\n\n:\n:\n\n: VDDX\n: I/O\n\n: PWRPY\n: IORIP\n\n: pwr\n: SCSI\n\n-Data<8>\n\n*\n\n: SCSI\n\n*\n\nData<4>\n\n*\n\nCENTRE\n\n:COORDINATES*\n\nData<5>\n\n88:\n\n:\n\n:\n\n: I/O\n\n: IORIP\n\n* 89:\n* 90:\n\n:\n:\n\n:\n:\n\n: I/O\n: I/O\n\n: IORIP\n: IORIP\n\nData<10>\n\n*\n*\n\n91:\n92:\n\n:\n:\n\n:\n:\n\n: I/O\n: I/O\n\n: IORIP\n: IORIP\n\n: SCSI\n: SCSI\n\n*\n\n93:\n\n:\n\n:\n\n: GNDX\n\n: GNDPY\n\n:gnd\n\n*\n\n94:\n\n:\n\n:\n\n: I/O\n\n: IORIP\n\n: SCSI\n\n*\n\n95:\n\n:\n\n:\n\n: I/O\n\n: IORIP\n\n: SCSI\n\n*\n*\n\n96:\n97:\n\n:\n:\n\n:\n:\n\n: VDDX\n: O\n\n: PWRPY\n: OPRIU\n\n: pwr\n: Mem\n\n*\n\n98:\n\n:\n\n:\n\n: O\n\n: OPRIU\n\n: Mem\n\nAddrs<l>\n\n*\n\n99:"\n\n:\n\n:\n\n: 0\n\n: OPRIU\n\n: Mem\n\nAddrs<3>\n\n*i00:\n\n:\n\n:\n\n: 0\n\n: OPRIU\n\n: Mem\n\nAddrs<10>\n\n*i01:\n"102:\n\n:\n:\n\n:\n:\n\n: 0\n: O\n\n: OPRIU\n: OPRIU\n\n: Mem\n: Mem\n\nAddrs<4>\nAddrs<2>\n\n"103:\n\n:\n\n:\n\n: 0\n\n: OPRIU\n\n: Mem\n\nAddrs<9>\n\n"104:\n\n:\n\n:\n\n: 0\n\n: OPRIU\n\n: Mem\n\nAddrs<14>\n\n"105:\n\n:\n\n:\n\n: 0\n\n: OPRIU\n\n: Mem\n\nAddrs<5>\n\n"106:\n\n:\n\n:\n\n: 0\n\n: OPRIU\n\n: Mem\n\nAddrs<8>\n\n"107:\n\n:\n\n:\n\n: 0\n\n: OPRIU\n\n: Mem\n\nAddrs<13>\n\n"108:\n\n:\n\n:\n\n: O\n\n: OPRIU\n\n: Mem--Addrs<15>\n\n"109:\n\n:\n\n:\n\n: 0\n\n: OPRIU\n\n: Mem\n\nAddrs<7>\n\n*ii0:\n\n:\n\n:\n\n: 0\n\n: OPRIU\n\n: Mem\n\nAddrs<12>\n\n*iii:\n\n:\n\n:\n\n: 0\n\n: OPRIU\n\n: Mem--Addrs<16>\n\n"112:\n\n:\n\n:\n\n: 0\n\n: OPRIU\n\n: Mem\n\nAddrs<ll>\n\n"113:\n\n:\n\n:\n\n: 0\n\n: OPRIU\n\n: Mem\n\nAddrs<6>\n\n"114:\n"115:\n\n:\n:\n\n:\n:\n\n: 0\n: 0\n\n: OPRIU\n: OPRIU\n\n: Mem\nAddrs<17>\n: WRITE\n\n"116:\n\n:\n\n:\n\n: 0\n\n: OPRIU\n\n: Mem\n\n: SCSI\nData<ll>\n:\nSCSI--Data<9>\nData<12>\nData<14>\n-Data<13>\nData<15>\n-Addrs<0>\nm\n\n* PIN\n\nDISTRIBUTION:\n\nPIN\n\nAddrs<18>\n\n: 0\n: 0\n\nGNDC\nVDDC\n\n: 2\n: 2\n\nGNDX\nVDDX\n\n: ii\n: i0\n\n* VDDP\n\n: 0\n\nVDCP\n\n: 0\n\nAVDR\n\n: 0\n\n* AVDD\n\n: 0\n\nAGND\n\n: 0\n\nAGNR\n\n: 0\n\n* I\n* AIN\n\n: 22\n: 0\n\n0\nAOUT\n\n: 33\n: 0\n\nI/O\nAI/O\n\n: 64\n: 0\n\n*\n\n: 0\n\nVDXP\n\n: 0\n\nNC\n\n: 0\n\nDATA\n\nSHEET:\n\n*\n\nTRI\nES2\n\nFOR\n\nINTERNAL\n\n*******************************************************************************\n\nUSE\n\n: Digital\n\n: Core\n\ngnd\n\nGNDX\n\n: Periphery\n\ngnd\n\n*\n\nVDD\nVDDC\n\n: Dig.\n: Core\n\nPW<\npower\n\nVDDX\nVDDP\n\n: Periphery\n: Power-on\n\npwr\nRst\n\n*\n*\n\nVDCP\n\n* GND\n* VDD\n\nGND\n\nGNDC\n\nFUNCTION:\n\n: Core\n\nPOR\n\nAI/O\n\n: Analog\n\nAVDD\nAVDR\n\n: Analog\npwr\n: Ref.\nhigh\n\nAGND\nAGNR\n\n: Analog\ngnd\n: Ref.\nlow\n\n*\n*\n\nAIN\n\n: Analog\n\nAOUT\n\n: Analog\n\n*\n\n0\nTRI\n\n: Output\n: Tristate\n\nI\n: Input\nI/O\n: Bidir\nBY ES2.\n\nin\n\ngnd\n\nbidir\n\noutput\n\n*\n\n*\n\n*\n\n......................................... _ _ _ __>_\n............. < _<__ _ __ < __:__\n_.........\n_ _< _:_\n_\n_:_<__i_i_<_! _i_i_i_!_i_!_!_ii_i!_!_i_!i_ii_i_i_!_i_\ni\n_!_i_i<\n_ii_!_<i_\n_!_i!_i!ii_i\ni!_i:ii_iiiii!!ii!_!<!_\niiiii_ii\n_ii_i!_!ii!!_iiii_ii!iiiiiii\n_\n\n*\n\n"***\n\n"***\n\n***"\n\n*\n\n*\n\n****\n\n****\n\n****\n\n*\n\n*\n\nDATE:\n30/11/1993\n\nI L\nD\n\n*\n\n*\n\nS\n\n*\n\n*BND:PAD:FT\n\n:PT\n\n*PIN:PIN:PIN:PIN:\n\n:\n\nPIN\nFUNC\n\nE\n\nI C\nV\n\nPACKAGE\n\nO\n\nI C\n\nN\nE\n\nTYPE:\n\nBGAI44S\n\n: ES2\n:\n\nW\nP\n\nO\n\nI N\n*\n\nR K\n-\n\n0\n\nO\nU\n\nPRODUCT\n\n*\n\nT\n\nR\nS\n\nD\nH\n\nE\nE\n\nR\nE\n\nS\n\n*\n\nT\n\n*\n\nNO:\n\n*\n\n10248\n\nDATA\n\n:\n\nSHEET\n\nPIN\n\n*\n\nCUST\n\n:\n\n:PAD\n\nNAME\n\nCENTRE\n\n*\n\n:COORDINATES*\n\n"118:\n\n:\n\n:\n\n: I/O\n\n: IORIP\n\n: Mem\n\nData<24>\n\n:-1359,-3242"\n\n"119:\n\n:\n\n:\n\n: 0\n\n: OPRIU\n\n: Mem\n\nAddrs<19>\n\n:-1227,-3242"\n\n"120:\n\n:\n\n:\n\n: I/O\n\n: IORIP\n\n: Mem\n\nData<23>\n\n:-1095,-3242"\n\n"121:\n"122:\n\n:\n:\n\n:\n:\n\n: GNDX\n: I/O\n\n: GNDPY\n: IORIP\n\n: gnd\n: Mem\n\nData<31>\n\n: -831,-3242"\n\n"123:\n\n:\n\n:\n\n: I/O\n\n: IORIP\n\n: Mem\n\nData<30>\n\n: -699,-3242*\n\n"124:\n\n:\n\n:\n\n: I/O\n\n: IORIP\n\n: Mem\n\nData<22>\n\n: -567,-3242*\n\n"125:\n\n:\n\n:\n\n: I/O\n\n: IORIP\n\n: Mem\n\nData<29>\n\n: -435,-3242"\n\n"126:\n\n:\n\n:\n\n: O\n\n: OPRIU\n\n: MEM\n\nOE\n\n\xe2\x80\xa2 -303,\n\n-3242*\n\n"127:\n"128:\n\n:\n:\n\n:\n:\n\n: I/O\n: I/O\n\n: IORIP\n: IORIP\n\n: Mem\n: Mem\n\nData<15>\nData<28>\n\n" -171,\n\n-3242*\n\n"129:\n"130:\n\n:\n:\n\n:\n:\n\n: VDDX\n: I/O\n\n: PWRPY\n: IORIP\n\n: pwr\n: Mem\n\nData<21>\n\n"131:\n"132:\n\n:\n:\n\n:\n:\n\n: GNDX\n: I/O\n\n: GNDPY\n: IORIP\n\n: gnd\n: Mem\n\nData<14>\n\n: 1148,-3242"\n\n"133:\n\n:\n\n:\n\n: I/O\n\n: IORIP\n\n: Mem\n\nData<27>\n\n: 1280,-3242"\n\n"134:\n"135:\n\n:\n:\n\n:\n:\n\n: I/O\n: I/O\n\n: IORIP\n: IORIP\n\n: Mem\n: Mem\n\nData<20>\nData<26>\n\n: 1544,-3242"\n\n: -963,-3242*\n\n:\n\n620, -3242*\n\n:\n\n752,-3242*\n\n:\n\n884,-3242"\n\n: 1016,-3242"\n\n: 1412,-3242"\n\n"136:\n\n:\n\n:\n\n: I/O\n\n: IORIP\n\n: Mem\n\nData<25>\n\n: 1676,-3242"\n\n"137:"\n\n:\n\n:\n\n: I/O\n\n: IORIP\n\n: Mem\n\nData<f9>\n\n: 1808,-3242"\n\n"138:\n\n:\n\n:\n\n: I/O\n\n: IORIP\n\n: Mem\n\nData<13>\n\n: 1940,-3242"\n\n"139:\n\n:\n\n:\n\n: I/O\n\n: IORIP\n\n: Mem\n\nData<lS>\n\n: 2072,-3242"\n\n"140:\n"141:\n\n:\n:\n\n:\n:\n\n: VDDX\n: I/O\n\n: PWRPY\n: IORIP\n\n: pwr-: Mem\nData<12>\n\n: 2204,-3242"\n\n"142:\n\n:\n\n:\n\n: I/O\n\n: IORIP\n\n: Mem\n\nData<ll>\n\n: 2468,-3242*\n\n"143:\n\n:\n\n:\n\n: I/O\n\n: IORIP\n\n: Mem\n\nData<17>\n\n"144:\n\n:\n\n:\n\n: GNDX\n\n: GNDPY\n\n:gnd\n\n: 2707,-3242*\n: 2863,-3242*\n\n*\n\nPIN\n\nDISTRIBUTION:\n\nGND\n\n: Digital\n\nGNDC\n*\n\nPIN\n\nFUNCTION:\n\n: 2336,-3242*\n\n: Core\n\ngnd\n\nGNDX\n\n: Periphery\n\ngnd\n\n*\n\n: Dig.\n: Core\n\npwr\npower\n\nVDDX\nVDDP\n\n: Periphery\n: Power-on\n\npwr\nRst\n\n*\n*\n\nPOR\n\nGND\n\n: 0\n\nGNDC\n\n: 2\n\nGNDX\n\n: ii\n\n* VDD\n\n: 0\n\nVDDC\n\n: 2\n\nVDDX\n\n: i0\n\nVDD\nVDDC\n\n* VDDP\n\n: 0\n\nVDCP\n\n: 0\n\nAVDR\n\n: 0\n\nVDCP\n\n: Core\n\n* AVDD\n\n: 0\n\nAGND\n\n:\n\nAGNR\n\n: 0\n\n*\n\n: 22\n\nO\n\n: 33\n\nI/O\n\n: 64\n\nAVDD\nAVDR\n\n: Analog\npwr\n: Ref.\nhigh\n\n* AIN\n\n: 0\n\nAOUT\n\n: 0\n\nAI/O\n\n: 0\n\n* TRI\n\n: 0\n\nVDXP\n\n: 0\n\nNC\n\n: 0\n\n*\n\nDATA\n\nSHEET:\n\nI\n\nES2\n\n0\n\nFOR\n\nINTERNAL\n\nUSE\n\nAIN\n: Analog\nI\n: Input\nI/O\n: Bidir\nBY ES2.\n\nin\n\ngnd\n\nbidir\n\n*\n\nAI/O\n\n: Analog\n\nAGND\nAGNR\n\n: Analog\ngnd\n: Ref.\nlow\n\n*\n*\n\nAOUT\n0\nTRI\n\n: Analog\n: Output\n: Tristate\n\n*\n*\n*\n\noutput\n\n*\n\n......... _\n\n.... ,\n\n_\n\n_ _\n\nES2 ECPDIO\n\n_\n\n_:,/z_,_\n\nLibrary\n\n_\n\n_ _ __ :_ _:i \xc2\xb8 !\n\n_ _: _!_:_ii!i:!_i_iii_i_/_!/!!i/!_i!iiii:!\n!/i_ii_/!_!_iL_ii_i_:_i_!i_/i_i_i:_i_i_:!_ii_!i_!_iiii\n\nDatabook\n\n1.2\n\nStandard\n\nCell Libraries\n\nFamily Specifications\ni\n\nThese\nspecifications\nECPD 10.\n\n1.2.1\n\nElectrical\n\n1,2.1.1\n\napply to the following\n\nRecommended\n\nOperating\nfor which\n\ntion of a device\noutside\nsome of its specifications.\n\nI\nI\n\nvo\n\nlibrary\n\nrange\n\ncells have\n\nmay\n\nresult\n\nI .......\nI .......\nI uz,\nI rYP\nI--I .....\nI =.5\nI 5.0\nI\nI\nI .......\nI .......\nI\no\nI\nI\nI\nI .......\nI .......\nI\no\nI\nI\nI\nI .......\nI .......\n\nDc output\nvoltage\n\nair\n\nECPD12\n\nand\n\nConditions\n\nES2\'s\nthis\n\nI ...............\nI P^zx=rr_\nI\nI DC supply\nI\nvoltage\nI ...............\nDO input\nvoltage\n\nOpera-\n\nfailing\n\nto\n\n_\n\nC\nC\n\nIndustrial\n\nI\n\nns\n\nmeet\n\nMilitary\n\n_\n\n55\n\n_\n\nI\n\n+125\n\n-\n\n40\n\n_\n\n[\n\n+\n\n_\n\n_\n\n[\n\nI\n\n[\n\nI\n\nrange[\n\ncharacterised.\ndevice\n\nI .....................\nI UNIT\nCONDITIONS\nt ....................\nI v\nI\nI .....................\nI v\nI\nI\nI .......\nf V\nI\nI .....................\n\n-\n\nfree\ntemp\n\nbeen\n\nin the\n\nI .....\nI _x\nI....\nI s.s\nI\nI .......\nI VDD\nI\nI......\nI VDD\nI\nI .......\n\n_\n\nOperating\n\nI\n\nECPD15,\n\nCharacteristics\n\nThis is the range\n\nI .......\nIS_WSOL\nI .......\nI VDD\nI\nI.......\n[ vI\nI\n\nprocesses:\n\n85\n\nI\nI\nt\n\nI .......\n\nI\n\nTR\n\nI\nI\nI\nI\n\nInput\n\nrise\n\ntime\n\n............... I\n.....\nTR\n\nInput\n\nrise\n\n300\n\n10w_-%0_\nC_OS\n\n_\n\n(\n\n[\n\n_\n\nNo\n\n_\n\nTTL\n\ntriggers\n\n[\n\ntime\n\nand\n\nI....... I....... I....................\n[\n\nI\n\nLimit\n\nI\n\nCUOS\n\nand\n\nTTL\n\n..............\nI\n.......\nI\n.......\nI\n.......\nl.......\n#\nI\nI\nI\nI\n\nTF\n\nTF\n\nInput\n\nfall\n\n_\n\nl\n\nl\n\n300\n\nl\n\nna\n\n@0%-i0_\n\ntime\nJ\nJ\nI\nl\nCMOS and TTL\n............... I....... I...... l....... I....... ..............\nInput tall\nt\nI\nJ No\n_\ntriggers\ntime\n\n[\n\n[\n\nI\n\n............... i....... I......\n\nSee the characterisation\ninformation\nditions\nused in this table.\n\nLimit\n\ni\n\ntwos\n\nand\n\nTTL\n\nJ....... i\n....... \'\n.............\n\nin Section\n\n1.2.2\n\nfor definitions\n\nof the con-\n\nStandard\n\n1.2.1.2\n\nCell\n\nLibraries\n\nES2\n\nAbsolute\n\nMaximum\n\nECPDIO\n\nLibrary\n\nDatabook\n\nRatings\n\nOperation of a device outside this range may cause\ndevice and/or affect reliability,\n\npermanent\n\n.......\n\nI...............\n\nI.......\n\nt .......\n\nI.......\n\nI\n\nI\n\nI\n\nI\n\n1\n\nto the\n\nI ..............\n\nSYMBOL\n\ndamage\n\nPARAMETER\n\nMIN\n\nMAX\n\n.......I\n............... .......I\nI\nVDD\nDC supply\n_\n-0.5\nI v.o\nvoltage\nJ\nI\n......................\nI.......\nI.......\nVI\n\ninput\n\nDC\n\n-0.5\n\nDE:\n\noutput\n\nj\n\nDC\n\nI\n\ndiode\n\nI\n\ninput\n\nDC\n\n+-Ilk\n\nOr\n\nsee\n\n+-lOk\n\noutput\n\n[\n\nI......\nI 2o\n\nI.......\nI =^\n\n.I\n\ncurrent\n\nvi\n\n<-o.sv\n\nVI\n\nJ\n\ncurrent\n\ndiode\n\nsee\n\nV\n\n1\n\nOr\n\nI\nI\n.......I ...... I......\nI.....\nI lo\nI =^\n.......\n\n+-IOk\n\nI\nI\nI..............\n\nI\n\nJVDD+0.5\n\n-0.5\n\nCONDITIONS\n\nV\n\nI\n\nvoltage\n\n+-Ilk\n\nI v\nI\nI.......\n\nIVDD+O.SJ\n\nvoltage\nVO\n\nUNIT\n\n>\n\nVDD+O.SV\n\nI..............\nI vo<-o._v\n\n.1 __.\n\nI\n\nVO\n\n>\n\nI\n\nVDD+O.SV\n\nI\n\nI\n\nI Output\n\nI\n\n.......\nIOLMAZ(\n\nContinuous\noutput\n\n\xe2\x80\xa2\n\ni\n\nt\n\nI.......\n\nI ...............\n\nI.......\n\nI.......\n\nI\n\nI\n\nJIOLX2.0[\n\nmA\n\nI\n\nIIOLXI.5[\n\nm^\n\nI Military\n\ncurrentJ\n\ntristate\n\nIndustrial\n\n.......I\n............... .......I\nl\n.......I\n.......I\nIORIL_XI\nContinuous\n[\nlIo_x2.ol mA\nI Industrial\nI\n\noutput\n\ncurrent\n\nI\n\nIIOHX1.51\n\nI\n\nmA\n\nMilitary\n\n.......I\n............... .......I\nI\n...... I\n.......I\nTSG\n\nStorage\n\n-\n\n65\n\ntemperature\n\nTime\n\nC\n\nJ\n\nJ\n\nJ\n\nI\n\nJ\n\n5\n\nJ\n\nsec\n\nI\n\nJ\n\nOperating\nair\n\ntemp\n\nfree\nrange\n\nJ\n\nI.......\n\nshorted\n\n..............\n\nI.......\n\nI\n\nI\n.......I.......[\n..............\n\nOf\n\nOUtputs\n\nTA\n\n+150\n\nJ\n\n..............\nTSH\n\nJ\n\nt.......\n\nI.....\nJ\n\nMilitary\n\nI\n\nIndustrial\n\n-\n\n55\n\nJ\n\n+125\n\nI\n\nC\n\n-\n\n40\n\nJ\n\n+\n\nI\n\nC\n\n85\n\n...............\nI.......I\n.......I\n.....\n\nApplies to external\nIOH.\n\noutput or bi-directional\n\nSee the characterisation\ninformation\nditions used in this table.\n\npads.\n\nin Section\n\n=........\n\nI..............\n\nSee datasheets\n\n1.2.2\n\nfor definitions\n\nfor IOL and\n\nof the con-\n\nES2 ECPDIO\n\nLibrary\n\nDatabook\n\n1.2.1.3\n\nStandard\n\nInput/Output\n\nCharacteristics\n\n(Industrial temperature\n\n(Padlib2\n\nLibrary\n\nran0e \' VDD = 4.5 to 5.5V,\n\nCeil Libraries\n\nOnly)\n\nTA = -40 to +85 C)\n\nI.......\n\nt...............\n\nI.......\n\n_.......\n\nI.......\n\nI.......\n\nI SYMBOL\n\nI PARAMETER\n\n[\n\n[\n\n[\n\n{ UNIT\n\n_IN\n\nTYP\n\nMAX\n\n..............\nCONDITIONS\n\nI\n\nI\n.......\nI\n..............\nI\n.......\nI\n......................\nI\nI\n..............\n{\n\nVOH\n\nHizh\n\n[\n\nlevel\n\noutput\n\nIVDD-O.0b\n\nI\nI\n\nI\n\nI......\nI\nv\n\nvoltagel\n\n_\n\nI\n\nV\n\nI\n\nIOH.=\n\n0\n\n=A\n\nI\n\nI......................\nI VOL\nLo. level\n\n_.......\n1\n\nI.......\nI\n\nI.......\nI o.o_\n\n[\n\nI\n\nI\n\nI\n\nI\n\nI.......\nI\nI\n\nI......\nI\nv\nI\n\nI.......\n\nI....................\nI\n\noutput\n\nI.......\nI vo.\n\nvoltege\n\nI...............\nI.......\nI.......\n_i_h level\nIVDD-O._I\noutput voltagel\nI\n\nI.....................\n[\n\nVOL\n\nI.......\n\nLo.\n\nJ\n\nI\n\nI\n\nI\n\nI\n\nlevel\n\noutput\n\nI.......\n\nJ\n\nvoltage(\n\n0.5\n\n..............\nIOL\n\n0\n\nI\n\nHich\n\nIOZ\n\nimpedence_\n\nI\n\nOUtput\n\nI\n\nIOH\n\n=\n\nI\n\noutput\n\nIOL\n\n=\n\nrated\ncurrent\n\nZIH\n\nI\n\n=\n\n_.OV\n\nI\n\n[\n\n_\n\n[\n\n[-\n\nI.......\n\nI......\n\nI.....................\n\nI\n\nI\n\nI\n\nI\n\nI\n\nI.......\n\nI .......\n\nI.......\n\nl\n\nI\n\n_\n\nI\n\nI\n\nI\n\nI\n\n70%VDD[\n\nvoltege I\nlevel\n\nSi_h\n\nvoltegel\n\nV\n\nCWOS\n\nI.....................\n\n30_VDD\n\nI\n\nV\n\nI.......\n\nI.......\n\nI\n\nt\n\nI\n\nI\n\n[\n\nCMOS\n\nI.......\n\nI\n\nl\n\nlevel\n\ninput\n\nvoltage(\n\n2.O0V\n\n-. ............\nTTL\n\nV\n\n{\n\nl\n.......\n{\n......{\n......{\n....\n\nI VIL\nI\n[\n\nVDD\n\n[\n\nI......\n\nI vi.\nI\n\nI.......\n\n_\n\ni\n\n5.5V\n\n_ 1.0\n\n...............\ninput\n\n=\n\n_\n\nlevel\n\nLOw\n\nVDD\n\nI.......\n\ninput\n\nvzu\n\n_\n\n_\n\ncells)\n\nHigh\n\nI\n\n[\n\n[...............\n\nVIH\n\nI\n\ncurrent\n\nJoutput\n\n_\n\nleakage[\n\n(bidir\n\n.......\n\nI\n\nrated\n\nI 2.0\n\n_\n\ncurrent\n\ni\n\nmA\n\n..............\n\nV\n\nI\n\n=\n\nI\n....... ...............\nI\n...... I\n.......I\n...... I\n..................\n\n[\n\nI\n\nLow\ninput\n\nlevel\n\n{\n\n{\n\n[\n\n[\n\n[\n\nI\n\n{\n\n[\n\n1.00\n\n[\n\n_IA\n\nVIN=VDD=5.SV\n\n{\n\n_\n\n{ 0.50\n\n{\n\n_A\n\nVIN=VDD=3.0V\n\nvoltage_\n\nO.m0\n\n[\n\nV\n\nTTL\n\n{\n\ni\nInput\nwlo\n\nleakage\npull-up\n\n...............\nI\n.......\nI\n.............I\nI\n.......\n[\n\nI\n\nZIL\n\nInput\nw/O\n\nleakage\npull-up\n\n{\n\nl\n\nI\n\n[\n\n{\n\n{ 0.50\n\nI.O0\n\n{\n\n{J.A\n\n!VIN=O\n\nVDD=5.SV\n\nI\n\n_LA\n\nVIN=O\n\nVDD=3.0V\n\n..............\nI\n.......\nI\n......i\n............................\nI\n\nSee the characterisation\ninformation in Section\nditions used in this table.\n\n1.2.2 for. definitions\n\nof the con-\n\n/ ES2\n\nPadLib2\n\nl,.\nFEB\n\nBidirectional\n4mA\ntri-state\nwith\nhalf\nTTL inverting\n\ni/0\ncell\nbuffer\noutput\ndi/dt\nbuffer\ninput\n\n91\n\nIOR1P\n\nIORIP\n\nPARAMETER\nSize\nC_PAD\nCin_ENB\nCIn_OUT\nFonouLlN\nFonout_PAD\ntotal\ncop\ntransistors\n\nPARAMETER\n\nVALUE\n\nUNIT\n\n130.5"399.8\n: 4\n0.086\n0.085\n0.91\n100.0\n6.73\n30\n\n-\n\num2\npF\npF\npF\npF\npF\npF\n\nCONDmONS\nl\n\nIIH\nIlL\nV]L\n_3H\nIOZ\nVOL\nVOL\nVOH\nVOH\n\nPARAMETER\ntplh\ntphl\ntphz\ntplz\ntpzl\ntplz\ntplh\ntphl\n6tplh\nAtphl\nAtplh\nAtphl\n\nV]=VCC,\ntemp=full\nrange\nV]=O, temp=full\nrange\nVCC worst case VCC=4.5V\nVCC worst\ncase VCC=5.SV\nVOZ= VCC or 0V\n]OL=+5.SmA\n& VCC=4.5V\nIOL=+4.0mA\n& VCC=4.SV\n]OH=--5.5mA\n& VCC=4.SV\n]OH=-4.0mA\n& VCC=4.5V\n\nMIN\nMAX\nMILITARY\n-10\n-10\n2.0\n-10\n\n10\n10\n0.8\n\n-\n\nINDUSTRIAL\nMIN\nMAX\n\n0.5\n\n10\n\n-10\n-10\n2.0\n-10\n-\n\n10\n10\n0.8\n10\n0.5\n\n4.0\n\nm\n\n4.0\n\nFROM\n\nTO\n\nMIN\n\nTYP\n\nMAX\n\nOUT\nOUT\nENB\nENB\nENB\nENB\nPAD\nPAD\nOUT\nOUT\nPAD\nPAD\n\nPAD\nPAD\nPAD\nPAD\nPAD\nPAD\nIN\nIN\nPAD\nPAD\nIN\nIN\n\n1.40\n1.11\n1.58\n1.30\n1.08\n1.32\n\n3.50\n2.79\n3.96\n3.24\n2.78\n3.30\n\n7.71\n6.13\n8.71\n7.13\n5.94\n7.26\n\n9.29\n7.38\n10.5\n8.59\n7.15\n8.74\n\n0.18\n0.10\n0.036\n0.040\n1.04\n0.27\n\n0.40\n0.23\n0.080\n0.089\n2.28\n0.59\n\n0.48\n0.28\n0.096\n0.11\n2.75\n0.71\n\n_ 0.073\n-0.042\n0.Q15\n0.016\n0.41\n0.11\n\nMIL\n\nUNIT\n\nuA\nuA\nV\nV\nuA\nV\nV\nV\nV\n\nUNIT\n\nns\nns\nns\nns\nns\n\nns\nas\nas\n\nns/pF\nns/pY\nns/pF\nns/pF\n\nES2\n\nP a d Li b 2\n\nREV.\n\n1.1\nFEB 91\n\nBidirectional\n\n4mA\nTTL\n\nI/0\n\ntri-state\n\ncell\n\noutput\n\ninverting\n\ninput\n\nI0\nbuffer\nbuffer\n\n_ 1P\n._"-----.\n\n10S1P\n\nPARAMETER\nSize\nC_PAD\nCin_ENB\nCin_OUT\nFonout._lN\nFonout_ PAD\ntotol cop\ntransistors\n\n=ARAMETER\n\nIIH\nIlL\nVIL\nVIH\nIOZ\nVOL\nVOL\nVOH\nVOH\n\nUNIT\n\n130.5"399.8\n4\n0.086\n0.085\n0.91\n100.0\n6.76\n30\n\num2\npF\npF\npF\npF\npF\npF\n\nMILITARY\nMIN\nMAX\n\nCONDITIONS\n\nINDUSTRIAL\nMIN\nMAX\n\nUNIT\n\nI\n\nPARAMETER\ntplh\ntphl\ntphz\ntplz\ntpzl\ntplz\ntplh\ntphl\nt_tplh\n_tphl\n5tplh\n_tphl\n\nVALUE\n\nV]=VCC,\ntemp=full\nronge\nV1=0, temp=full\nronge\nVCC worst\ncose VCC=4.5V\nVCC worst cose VCC=5.5V\nVOZ=\nVCC or OV\nIOL=+5.SmA\n& VCC=4.5V\nIOL=+4.0mA\n& VCC=4.SV\nIOH=-5.5mA\n& vec=4.5V.\nIOH=-4.0mA\n& VCC=4.5V\n\n-10\n-10\n2.0\n-10\n\n10\n10\n0.8\n10\n\nw\n\n-\n\n-10\n-10\n-2.0\n-10\n-\n\n10\n10\n0.8\n10\n0.5\n\n0.5\n4.0\n\n4.0\n\nFROM\n\nTO\n\nMIN\n\nTYP\n\nMAX\n\nM]L\n\nOUT\nOUT\nENB\nENB\nENB\nENB\nPAD\nPAD\'\nOUT\nOUT\nPAD\nPAD\n\nPAD\nPAD\nPAD\nPAD\nPAD\nPAD\nIN\nIN\nPAD\nPAD\nIN\nIN\n\n0.63\n0.61\n0.65\n0.58\n0.48\n0.54\n0.07.3\n0.042\n0.012\n0.013\n0.41\n0.11\n\n1.57\n1.54\n1.63\n1.45\n1.21\n1.36\n0.18\n0.10\n0.031\n0.0,33\n1.04\n0.27\n\n3.45\n3.38\n3.59\n3.19\n2.66\n2.99\n0.40\n0.2,3\n0.068\n0.07,.3\n2.28\n0.59\n\n4.16\n4.07\n4.32\n3.84\n3.20\n3.60\n0.48\n0.28\n0.082\n0.088\n2.75\n0.71\n\nuA\nuA\nV\nV\nuA\nV\nV\nV\nV\n\nUNIT\nns\nns\nns\nns\nns\nns\nns\nns\nns/pF\nns/pF\nns/pF\nn s/p F\n\nES2\n\nPadLib2\nFEB\n\nTTL\n\ninput\n\nPARAMETER\n\nIPSSG\n\nbuffer\n\nVALUE\n\nSize\nC_PAD\nFonouLIN\nIota! cap\ntransistors\n\nUNIT\num2\npF\npF\npF\n\n130.5"399.8\n3\n3.24\n2,59\n13\n\n_ARAMETER\n\nCONDITIONS\n\nIIH\nIlL\nV1L\nVIH\n\ntplh\ntphl\nAtplh\nAtphl\n\nMILITARY\nMIN\nMAX\n\nM]=VCC, tamp=full\nrange\nVI=O. tamp=full\nrange\nVCC worst case VCC=4.5V\nVCC worst case VCC=5.5V\n\nPARAMETER\n\n91\n\nINDUSTRIAL\nMIN\nMAX\n\n-10\n-10\n2.0\n\n10\n10\n0.8\n\n-10\n-10\n2.0\n\nFROM\n\nTO\n\nMIN\n\nTYP\n\nMAX\n\nPAD\nPAD\nPAD\nPAD\n\nIN\nIN\nIN\nIN\n\n0.10\n0.23\n0.13\n0.10\n\n0.25\n0.56\n0.33\n0.26\n\n0.56\n1.24\n0.73\n0.57\n\n10\n10\n0.8\n\nMIL\n0.67\n1.49\n0.88\n0.69\n\nUNIT\n\nuA\nuA\nV\nV\n\nUNIT\nns\nns\n\nns/pF\nns/pF\n\nES2\n\nPadLib2\n\nprocess\n\nECPD10\nREV.\n\n1.1\n\nFEB 91\n\n4mA\noutput\nwith\nhalf\n\nPARAMETER\n\n0PRIU\n\nbuffer\ndi/dt\n\nVALUE\n\nUNIT\n\nSize\nC_PAD\nCin_OUT\nFanout_PAD\ntotol\ncap\ntronsistors\n\n130.5"399.8\n4\n0.085\n100.0\n5.44\n14\n\n=ARAMETER\n\nCONDITIONS\n\nVOL\nVOL\nVOH\nVOH\n\nPARAMETER\ntplh\ntphl\nAtplh\nAtphl\n\nIOL=+5.5mA\nIOL=+4.0mA\nIOH=-5.SmA\n]OH=-4.0rnA\n\n&\n&\n&\n&\n\nurn2\npF\npF\npF\npF\n\nMILIIARY\nMIN\nMAX\n\nVCC=4.5V\nVCC=4.5V\nVCC=4.5V\nVCC=4.5V\n\nINDUSTRIAL\nMIN\nMAX\n\n-\n\n0.5\n\n4.0\n\n-\n\n-\n\n0.5\n\n4.0\n\nFROM\n\nTO\n\nMIN\n\nOUT\nOUT\nOUT\nOUT\n\nPAD\nPAD\nPAD\nPAD\n\n1.46\n1.1,3\n0.015\n0.017\n\nTYP\n\nMAX\n\n,.3.65\n8.0,5\n2.83\n6.23\n0,037\n0.081\n0.041\n0.091\n\nMIL\n9.67\n7.50\n0.098\n0.11\n\nUNIT\n\nV\nV\nV\nV\n\nUNIT\nns\nns\nns/pF\nns/pF\n\n............. :: :_ ............\n__:_:_:_: :,:.........<::\n:_\n\n_: _\n\n_ <:: : :: \xe2\x80\xa2 :_ _<<_:: i\xe2\x80\xa2_\xe2\x80\xa2\xe2\x80\xa2_ \xe2\x80\xa2:_ _ _? _,< :i>: :\xc2\xb8<_!\n_\n%:_:_:_>1%:::_\n!ii:i!<_!\n:ii!!>:Y!<!ii<ii:iilz::\n_!i!_!<:_<:!!i_!i!i_!i_iiiiii_i_i_i_i_iii_i_i_i_iiiii_i_\n_\n\nFEB 91\n\n4mA\n\noutput\n\nOPS1 U\n\nbuffer\n\nPARAMETER\n\nVALUE\n\nSize\nC_PAD\nCin_OUT\nFonouLPAD\ntotal\ncop\ntransistors\n\n130.5"399.8\n4\n0.085.\n100.0\n5.18\n12\n\n=ARAMETER\n\nUN]T\n\nCONDITIONS\n\nVOL\nVOL\nVOH\nVOH\n\nPARAMETER\ntplh\ntphl\nAtplh\nAtphl\n\n]OL=+5.5mA\nIOL=+4.0mA\n]OH=-5.5mA\n]OH=-4.0mA\n\n&\n&\n&\n&\n\n....\n\num2\npF\npF\npF\npF\n\nMILITARY\nMIN\nMAX\n\nVCC=4.SV\nVCC=4.5V\nVCC=4.5V\nVCC=4.5V\n\nINDUSTRIAL\nMIN\nMAX\n-\n\n-\n\n0.5\n\n0.5\n4.0\n\n4.0\n\nFROM\n\nTO\n\nM1N\n\nTYP\n\nMAX\n\nOUT\nOUT\nOUT\nOUT\n\nPAD\nPAD\nPAD\nPAD\n\n0.46\n0.49\n0.013\n0.014\n\n1.14\n1.23\n0.032\n0.034\n\n2.51\n2.71\n0,0701\n0.075\n\nMIL\n\n3.02\n3.26\n0.084\n0.090\n\nUNIT\nV\nV\nV\nV\n\nUNK\nns\nns\nns/pF\nns/pF\n\nRegister\n\nMap\n\nDescription:\nThis file lists\nBuffer\nController\nASIC.\nDec.\n\n" Addrs\n\nnames\n\nand\n\naddresses\n\nfor the registers\n\nHex\n\nAddrs\n\nthe\n\n\xe2\x80\xa2 Register\n\n\xe2\x80\xa2\n\nType\n\n\xe2\x80\xa2 Comments\n\n0\n\n- 00\n\n-None\n\nN/A\n\n:NOTUSED\n\n1\n\n: 01\n\n: HPPI STATUS\n\n: Read\n\n: Tfi-state\n\noutputs\n\n2\n\n: 02\n\n: HPPI CONTROL\n\n: Write\n\n: Register\n\noutputs\n\n3\n\n: 03\n\n: HPPI Interrupt\n\n: Read\n\n: Tri-state\n\noutputs\n\n4\n\n: 04\n\n: IFIELD\n\n: Write\n\n: Register\n\noutputs\n\n5\n\n" 05\n\n\xe2\x80\xa2 Transfer\n\nCounter\n\n6\n\n: 06\n\n\xe2\x80\xa2 Transfer\n\nCounter\n\n7\n\n\xe2\x80\xa2 07\n\nTransfer\n\nCounter\n\n8\n\n\xe2\x80\xa2 08\n\n- Transfer\n\nCounter\n\n9\n\n" 09\n\n[LSB]\n\nRead/Write\n\n-\n\n\xe2\x80\xa2 Read/Write\n\n"\n\nRead/Write\n\n-\n\n: Read/Write\n\n-\n\n: Read/Write\n\n-\n\n"Read/Write\n\n-\n\n/\n\n\xe2\x80\xa2 Transfer\n\nCounter\n\n10 - 0A\n\n\xe2\x80\xa2 Transfer\n\nCounter\n\n11 " 0B\n\nSystem\n\nStatus Read\n\nRead\n\n\xe2\x80\xa2 Tri-state/ASIC\n\n12 " 0C\n\n\xe2\x80\xa2 System\n\nMode\n\nWrite\n\n: Register\n\noutputs\n\nWrite\n\nRegister\n\noutputs\n\n\xe2\x80\xa2 Write\n\n\xe2\x80\xa2 Register\n\noutputs\n\n[MSB]\n\nWrite\n\n\xe2\x80\xa2 Register\n\noutputs\n\n[LSB]\n\n[MSB]\n\nWrite\n\n[LSB]\n\nclock\n\n13. \xe2\x80\xa2 0D\n\n: Address\n\nto G.C.\n\n14 \xe2\x80\xa2 0E\n\n"Address\n\nto G.C.\n\n15 \xe2\x80\xa2 OF\n\n\xe2\x80\xa2 Address\n\nto G.C.\n\n16 : 10\n\n: Mem to GC Data\n\n: Read\n\n: Tri-state/ASIC\n\n17 : 11\n\n:MemtoGCData\n\n:Read\n\n: Tri-state/ASIC\n\nclock\n\n18 : 12\n\n: Mem\n\nto GC Data\n\n: Read\n\n: Tri-state/ASIC\n\nclock\n\n19 : 13\n\n: Mem\n\nto GC Data [MSB]\n\n: Read\n\n: Tri-state/ASIC\n\nclock\n\n20\n\n: 14\n\n: GC to Mem Data\n\n: Write\n\n: Register\n\noutputs\n\n21 : 15\n\n: GC to Mem Data\n\n: Write\n\n: Register\n\noutputs\n\n22 : 16\n\n: GC to Mem Data\n\n: Write\n\n: Register\n\noutputs\n\n23\n\n: 17\n\n: GC to Mere Data [MSB]\n\n: Write\n\n: Register\n\noutputs\n\n24\n\n" 18\n\n\xe2\x80\xa2 GC Address\n\nload\n\n: Signal\n\n\xe2\x80\xa2 F/F ASIC clock\n\n25\n\n\xe2\x80\xa2 19\n\n"GC Address\n\nread\n\n\xe2\x80\xa2 Signal\n\n\xe2\x80\xa2 F/F ASIC clock\n\nwrite\n\n\xe2\x80\xa2 Signal\n\n\xe2\x80\xa2 F/F ASIC clock\n\n26 \xe2\x80\xa2 1A : GC Address\n\n[LSB]\n\n27\n\n"-IB\n\n\xe2\x80\xa2None\n\n"N/A\n\n: NOT USED\n\n28\n\nt lC\n\n\xe2\x80\xa2None\n\n"N/A\n\n: NOT USED\n\n29\n\n\xe2\x80\xa2 1D\n\n"None\n\n"N/A\n\n: NOT USED\n\n30\n\n\xe2\x80\xa2 1E\n\n"None\n\nN/A\n\n: NOT USED\n\n31\n\n" IF\n\n"None\n\n"N/A\n\n: NOT USED\n\nclock\n\nused\n\nin the SODR\n\nMemory\n\nOperational\n\nDescription\n\nThe following\nsection describes\nmodes of the MBC ASIC.\n\nHIPPI\n\nto SCSI\n\nReset\n\n2) Write\n\na starting\n\nto setup\n\nthe various\n\noperating\n\nTransfer:\n\n1) Write\n\nthe steps required\n\nto the Mode\n\nThis consists\nload.\n3) Establish\nchip\n\naddress\n\nto the memory\n\nof writing\n\na HIPPI\n\n(refer\n\n4) Write\n\nRegister.\n\nconnection\n\nto HIPPI\n\nHIPPI\n\nregisters\n\naddress\n\nregister\n\n(if desired).\n\n13, 14, 15 with data and writing\n\nby externally\n\ncontrolling\n\n24 to\n\nthe destination\n\ndata sheet).\n\nto SCSI\n\nto the Mode\n\nRegister.\n\nThis causes\n\nthe transfer\n\nto begin.\n5) Disconnect\n\nSCSI\n\nto HIPPI\n\nHIPPI\n\nchannel\n\nTransfer:\n\n1) Write\n\nReset\n\n2) Write\n\na starting\n\nto the Mode\n\nThis consists\nload.\n\nto the memory\n\nof writing\n\ntransfer\n\n4) Write\n\nthe I-Field\n\n5) Write\n\nregisters\n\nMemory_to_HIPPI\n\n6) Establish\n\nto SCSI\n\ncounter\n\na HIPPI\n\nSCSI\n\nHIPPI\n\naddress\n\nto register\n\nregister\n\n(if desired).\n\n13, 14, 15 with data and writing\n\n(248 - number\n\nwith\n\nof bytes)\n\n24 to\n\nto be transferred.\n\n4.\nto the Mode\n\nconnection\n\nto HIPPI\n\n8) Disconnect\nGC\n\nRegister.\n\naddress\n\n3) Write\n\n7) Write\n\n(if desired).\n\nby externally\n\nto Mode\n\nchannel\n\nRegister.\n\nRegister.\n\ncontrolling\nThis causes\n\nthe source\nthe transfer\n\nchip.\nto begin.\n\n(if desired).\n\nTransfer:\n\n1) Write\n\nReset\n\nto the Mode\n\n2) Write\n\nGC\n\n3) Write\n\nAddress\n\n4) Write\n\nData\n\nto Memory\n\n5) Repeat\n6) Write\n\nto registers\n\n13, 14, 15 and load with a write\n\nto register\n\n24.\n\nto register\n\n26.\n\ndata will be written\n\nstep 3 and 4 for each\n\nfrom memory\n\nRegister.\n\n20, 21, 22, 23 and load with a write\n\nMemory_to_SCSI\n\ntransfer\n\nGC to HIPPI\n\nto the Mode\n\nto registers\n\n(At this point\n\nRegister.\n\nto memory\n\nword\n\nReset\n\nto the Mode\n\nResister.\n\nto the SCSI Processor.\n\n2) Write\n\nGC\n\nto the Mode\nto Memory\n\nRegister.\nto the Mode\n\naddress.)\n\nwritten.\n\nTransfer:\n\n1) Write\n\nat the specified\n\nRegister.\n\nThis will start the data\nNote:\n\nthe data will be inverted.\n\n3) Write\n\nAddress\n\n4) Write\n\nData\n\nto registers\n\n(At this point data\n5) Repeat\n\n26.\n\nwill be written\n\nto memory\n\nstep 3 and 4 for each word\n\n6) Write\n\ntransfer\n\n7) Write\n\nthe I-Field\n\n8) Write\n\nMemory_to_HIPPI\n\n9) Establish\n\ncounter\n\nto register\n\na HIPPI\n\nConnection\n\ndata\n\nwill be the inversion\n\n10) Disconnect\n\nHIPPI\n\naddress.)\n\nof bytes)\n\nto be transferred.\n\n4.\nto Mode\n\nwill be sent from\n\nat the specified\n\nwritten.\n\nwith (248 - number\n\nData\n\nHIPPI\n\n24.\n\n20, 21, 22, 23 and load with a write to register\n\nto registers\n\n13, 14, 15 and load with a write to register\n\nby externally\n\nthe MBC\n\nASIC\n\nof what\n\nchannel\n\nRegister.\ncontrolling\n\nto the HIPPI\n\nwas written\n\nthe source\n\nSource\n\nchip.\n\nchip.\n\nNote the\n\nto memory.\n\n(if desired).\n\nto GC Transfer:\n1) Write\n\nReset\n\nto the Mode\n\n2) Write\n\nGC\n\n3) Write\n\nstarting\n\nto Memory\n\nto the Mode\n\naddress\n\nThis consists\nload.\n4) Establish\n\nRegister.\n\nto the memory\n\nof writing\n.\n\na HIPPI\n\nRegister.\n\nregisters\n\nConnection\n\naddress\n\nregister.\n\n13, 14, 15 with data and writing\n\nby externally\n\ncontrolling\n\n24 to\n\nthe destination\n\nchip.\n5) Write\n\nHIPPI\n\nbegin.\n\nData\n\nto SCSI to the Mode\nwill be transferred\n\nfrom\n\n6) To read the data out of memory\nMode\n\nRegister.\n\nThis causes\n\nthe HIPPI\n\nvia the GC,\n\ninterface\n\nwrite GC\n\nthe transfer\n\nto\n\nto memory.\nto Memory\n\nto the\n\nRegister.\n\n7) Write\n\nthe starting\n\naddress\n\nregister\n\n24 to load.\n\nwriting\n\nby writing\n\nregisters\n\n13, 14, and\n\n15 with data\n\nand\n\n8) Load the data into the GC interface data by writing register 24.\n9) Read the data from registers 16, 17, 18, 19. Note: this data will be the\ninversion\n\nof what\n\n10) Repeat\n\nsteps\n\n11) Disconnect\n\nSCSI\n\nis sent from the HIPPI\n\ndestination\n\n7, 8 and 9 to read each word\nHIPPI\n\nchannel\n\nchip.\n\nof memory.\n\n(if desired).\n\nto GC Transfer:\n1) Write\n\nReset\n\n2) Write\n\nGC\n\n3) Write\n\nstarting\n\nThis\n\nto Memory\n\nconsists\n\n4) Write\n\nto the Mode\n\nSCSI\n\naccept\nSCSI\n\naddress\nof writing\nto HIPPI\n\ndata from\ninterface\n\n5) To read\n\nthe data\n\nRegister.\nto the Mode\n\nto the memory\nregiste_\n\nRegister\naddress\n\nregister.\n\n13, 14, 15 with data and writing\n\nto the Mode\n\nthe SCSI Processor.\n\nRegister.\n\nThe MBC ASIC\n\n24 to load.\n\nis now ready\n\nThe data will be transferred\n\nfrom\n\nto\n\nthe\n\nto the memory.\nout of memory\n\nvia the GC,\n\nwrite GC\n\nto Memory\n\nto the Mode\n\nRegister.\n\n6) Write the startingaddress writing registers13, 14,and 15with dataand\nby\nwriting register24 to load.\n7) Load the datainto the GCinterfacedataby writing register24.\n8) Readthedatafrom registers16, 17, 18, 19.Note: thisdatawill bethe\ninversionof what is sentfrom the SCSIProcessor.\n9) Repeat teps6, 7 and8 to readeachwordof memory.\ns\nGC to\n\nMemory\n\nTransfer:\n\n1) Write\n\nReset\n\nto the Mode\n\n2) Write\n\nGC\n\n3) Write\n\nan address\n\n4) Write\n\ndata to registers\n\nto Memory\n\n(At this point\n5) Repeat\n\nRegister.\nto the Mode\n\nto registers\n\n13, 14, 15 and load with a write\n\n20, 21, 22, 23 and load with write\n\ndata will be written\n\nto memory\n\nstep 3 and 4 for each word\n\n6) To read data back,\nwith a write\n\nwrite\n\nto register\n\nRegister.\n\nagain\n\na memory\n\n8) The data\n\nReading\n\ncan then be read back via registers\n\nMBC\n1) Read\n\nregister\n\nsteps 6, 7 and 8 to read each word.\n\nASIC\nregister\n\nat the specified\n\nto registers\n\nStatus:\n11.\nbit 0: Transfer\n\nCounter\n\nbit 1: HIPPI FIFO\n\n= 0.\n\nEmpty\n\nbit 2: Memory\n\nFull.\n\nbit 3. Memory\n\nEmpty.\n\n26.\n\naddress.)\n\n13, 14, 15 and load\n\n24.\n\n7) Perform\n\n9) Repeat\n\nto register\n\n24.\n\nwritten.\n\nthe address\n\nread by writing\n\nto register\n\nFlag.\n\n25.\n16, 17, 18, 19.\n\n::; >y\n\n_./::\n\n:\n\n: _< ::>: [\n\n.>\n\n/\n\nU\n\n. i[\n\xc2\xb8\xc2\xb8\n\n_\n\nS\n\nC\n\n2\n\n:\n\n_\n\nu\n\n\xe2\x80\xa2 _ .....\n\n:\n\ns\n\nt\n\nO\n\nme\n\nStatic\n\nr\n\nDesign\n\nUS2\n\nProduct\n\nUS2\n\nDatabook\n\nSupply\n\ne\n\n_-\n\nused:\n\n_-_-\n\nVDD\n\n"-_D\n\n=\n\noutput\n\ncells\n\nleakage\n\ncurrent\n\nNumber\nTotal\n\nof bl-directlonal\nleakage\ncurrent\n\nthe\n\nfor\n\nfor\n\nAnalogue\nAnalogue\nTotal\nTotal\nITOT\n\n=\n\n_\n_%_\n\nanalogue\ncell:\ncell:\n\ncurrent\n\nstatic\n\npower\n\nAll\nAll\n\nReport\n\nPLAs\ninputs\n\n*\n\ndevice:\nIBDR\n\nt\n\n_tq)\n\n| _\n\nO_\n\n--_O\n\n"_"\n\n_-_\n\n=\n\nC\n\n__\n\n\'_.W\n\nuA\n\n:\n\n_\n\nuA\n\nIBDR\n\n=\n\nL,\n\ndesign:\nl?-_ _,\n\nuA\n\n_. _\n_. _\n\nuA\nuA\nuA\nuA\n\ncurrent:\ncurrent:\ncurrent:\ncurrent:\nIMG\n\n=\n\n_-7\n\nuA\n\nby\n\nstandby\npullup\n\n:\n\ncells:\n\ncurrent:\ncurrent:\ncurrent:\ncurrent:\nIAN\n\nuA\n\n=\n=\n\n37.\n\nISOUT\nPSOUT\n\n=\n=\n\nO.Z..\n\nuA\n\n_.\n\nmW\n\nPTOUT\n\n=\n\n%2_0.\n\n( ___\n\nmW\n\nPSTA\n\n=\n\nIZO,\n\n3"7__-\n\nmW\n\nITOT\n+\n\nIMG\n\nper\noutput\n/ IOL\n\n+\n\noutput\ncell:\n* 0.001\n\n7\n\nuA\n\nIAN\n\ncell:\n_\n\noutput\n\n_I_\n\ncells:\n\n_q\n\nPTOUT\n\nis only\nnodes\n\nachieved\nare\nbiased.\n\nif:\n\nmode\nand\nall\noscillators\nare\nturned\nare\nat VDD,\nall\nother\ninputs\nare\nat\n\n_/_J\n\nuA\nuA\nuA\nuA\n\n_\'_\n\nSignature\n\n0\n\noff.\nor\n\nVDD.\n\n:\n\n_\'-/_.\nDate\n\nUS2\n\napproval\n\nby:\n\nSignature:\n......\n\nAG8-IINI7\n\n.-_%_\n\nuA\n\nIOUT\n\nin\nthe\nI/O\ncells:\n\nfor\n\ndissipation:\n0.001\n+\n\nleakaqe\ntri-states\n\nin\nwith\n\ngenerated\n\n+\n\ndissipation\n\npower\nITOT\n\nare\n\nn\n\nIINP :\n\ncells:\n\nanalogue\n\ncurrent\nper\n* VOL\n\nTotal\n\n*\n*\n\ne\n\nEO\n\nIGA\n\nmegacells:\n\nfor\n\nNote\nthat\nminimum\n*\nAll\ninternal\n\nm\n\ntT_.C.._.\'b\n\nrange:\n\nLeakage\nLeakage\nLeakage\nLeakage\n\ncurrent\nIINP\n+IOUT\n\n*\n\nu\n\ndesign:\n\nI/O\ncells\nbi-dir\n\nfor\n\noutput\ndissipation\n* ISOUT\n\nstatic\nVDD\n\nc\n\nUsed:\n\nTemperature\n\nLeakage\nLeakage\nLeakage\nLeakage\n\nstatic\npower\n=\nISOUT\n\n=\n\no\n\ncells:\n\nAverage\nStatic\nPSOUT\n\nTotal\nPSTA\n\nD\n\nA\n\n,a _4/%_\n\noutput\n\nfor\n\nf\n\nVersion:\n\ncell:\ncell:\n\nleakage\nIGA\n+\n\nf\n\nSheet\n\nmegacells:\n< |_\xc2\xb0\n\ncurrent\n\nleakage\n\no\n\nthe\ndesign:\ninput\ncells:\n\nin\n\nTotal\n\nMegacell\ntype:\nMegacell\ntype:\nTotal\nleakage\n\nn\n\nRevision\n\nV\n\nin\nfor\n\ncompiled\ntype:\ntype:\n\ng\n\n|o\n\n_.O\n\nof\ninput\ncells\nleakage\ncurrent\n\nof\n\ni\n\nTechnology\n\nNumber\nTotal\n\nNumber\n_Analogue\nAnalogue\n\nS\n\nCode:\n\ndesign:\nfor\ngates:\n\nof\n\nn\n\n: 17_\xc2\xb8\xe2\x80\xa2_ : iiiTiiiii_i\n!i? :_:i!_!i_:_ii_/_!!_!i_ii!_!_ii!_\n_ii!ii!_\n\n_(\n\nof\ngates"\nin\nthe\nleakage\ncurrent\n\nNumber\nMegacell\nMegacell\n\ng\n\nAG8-1INI7\n\nNumber\nTotal\n\nof\n\ni\n\ni_ _\n\xe2\x80\xa2\n\nCalculation\nNo:\n\nName:\n\nvoltage:\n\nNumber\n\ns\n\nPower\nSpec\n\nCustomer\n\nD\n\ni\xe2\x80\xa2\n\n-\n\nStatic\n\n.- ,\nPower\n\nCalculation\n\nSheet\n\nDate\n-\n\nRevision\n\nA\n\n_2\n\nU S 2 C u s t o me r\nDynamic\n\nPower\nSpec\n\nCustomer\n\nDesign\n\nUS2\n\nProduct\n\nP\nP\n\n9\n7\n\n=\n_\n\nNo:\n\nRevision\n\nfor\nfor\n\nECPDI5\nECPDI2\n\nVDD\n\n=\n\nNumber\n\nof\n\nin\n\nthe\n\ngates\nfraction\n0.20)\n\nDynamic\nPGA\n=\n\nP\n\npower\n* F\n\nTotal\n\ndynamic\n\nmegacells\n\nn\n\nt\n\ngates\n\nuW/gate/MHz\nuW/gate/MHz\n\nfor\nfor\n\nOperating\n\nECPDI0\nECPD07\n\n(all\n\nfrequency:\n\n_--C_\nat\n\n_ O\nVDD\n\n=\n\n5V)\n\nF\n\n=\n\nS\n\n=\n\nO,\n\nPGA\n\nswitching\n\n_-_--\n\nMH z\n\nby\n\n=\n\n_ 6)(9\n\nmW\n\nPMG\n\n=\n\n5"_\n\nmW\n\nsimultaneously\n\ngates:\n\n_O\n\n0.001\n\nfor\n\ngenerated\n\npower\nPMG\n\n5\n4\nV\n\ndissipation\n\n(consult\n\n=\n=\n\nUsed:\n\ndesign:\n\nof\n\npower\n\nP\nP\n\n_. O\n\ndissipation\nS * G\n*\n\n*\n\ndynamic\nPGA\n+\n\ne\n\nA\n\nTechnology\n\nvoltage:\n\n=\n\nAG8-HNI7\n\num\n\nSheet\n\nCode:\n\nSupply\n\nTotal\nPCOR\n\nCalculation\n\nc\n\nName:\n\nuW/gate/MHz\nuW/gate/Mllz\n\nEstimated\n(typical\n\nDe s i g n S i g n o f f D o\n\ncompiled\n\ndatasheets):\n\ndissipation\n\nin\n\n/_:\'_\n\nPCOR=\n\ncore:\n\nf\n\nAverage\noutput\nEstimated\nnumber\nI/Os)\nswitching\nOperating\nTotal\nPOUT\n\n=\n\ncapacitance\nof\noutput\nsimultaneously:\n\nfrequency\noutput\nVDD\n\nTotal\ninput\n(typical\n0\n\nfor\n\ndynamic\nVDD\n*\n\n*\n\nCL\n\ndynamic\nif\ninput\n\nload:\npads\n\n=\n\nTotal\n(from\n\ndynamic\n( PCOR\n\npower\n* SP\n\npower\ncells\n\npower\n+ POUT\n\n(including\n\ndissipation:\nare\nincluded\n\nanalogue\n\nPAN\n\n=\n\ndevice\nPDYN\n\n+\n\noperatinq\n\nPackage\n\ntype:\n\nJunction\nReport\n\n[_q\n\ntemperature:\ngenerated\n\n*\n\n{_7_ 5_\n\n=\n\nmW\n\nmW\n\ncount)\ncells:\n\n--\n\nPDYN\n\n=\n\n_, 17\n\n=\n\nmW\n\nw\n\n/\'2-_)\n\n0.001\nmW\n\nSheet_\n\n_. _f_\n\nw\n\nT_ =\n\n_b_\n\nc\n\nTP\n\n(%W)\n\nTheta\n=\n\n_Z\n\n=\n\nPAN\n\n_\'---\n\n_- PSTA\n\n)\n\n5\nTJ\n\npF\n0\n\n_\n\n)\n\ntemperature:\n_\n\nI\n\nPTOT =\n\npower\ndissipation:\n( PSTA\n* 0.001\n\nAmbient\n\n=\n\nPINP\n\n<_)\nin gate\n\ni\n\ndissipation:\n+ PINP\n+\n\n=\n\nPOUT\n\ndissipation:\n* FP\n/ 2000\n\nfor\n\n=\n\nsP _\nFP\n\nstatic\npower\ndissipation:\nUS2\nStatic\nPower\nCalculation\n\nTotal\nPTOT\n\nbi-dir\n\noutputs:\n\nTotal\ndynamic\npower\ndissipation\n(consult\nanalogue\ndatasheets)\nTotal\nPDYN\n\nCL\n\n(\n\nPTOT\n\n*\n\nWP\n\nJA\n)\n\nof\n\npackage:\n\n=\n\n5-\'--\n\nC/W\n\nc\n\n4- T\n\nby:\n\nSignature:\nDate\n\nUS2\n\napproval\n\nby:\n\nSignature:\nDate\n\nAG8-HNI7\n\n-\n\nDynamic\n\nPower\n\nCalculation\n\nSheet\n\n-\n\nRevision\n\nA\n\nVI. Functional\nExtensive\n\nTesting\n\nsimulations\n\nwere\n\nperformed\n\ntests were performed\nfor minimum,\nformed before and after layout. The\nestimate\nwire delays for more accurate\nand the Verilog-XL\nsimulator.\n\nto verify\n\ncorrect\n\nlogical\n\noperation\n\ntypical and maximum\npropagation\npost layout tests included extracted\nsimulations.\n\nAll simulations\n\nof the MBC\n\nASIC.\n\nThese\n\ndelays.\nAll tests were percapacitance\nvalues used to\n\nused the US2 standard\n\ncell library\n\nTest Limitations\n\nAll simulations\ndelay\n\nare limited\n\nestimations.\n\nextensively\n\nWe have\n\na relatively\n\nof the timing\n\nhigh level\n\ntiming\n\nthe FIFO\n\nfor the FIFO\n\nproblem\n\nModels.\n\nby designing\n\nmodels\n\nfor the standard\n\nof confidence\n\nin these models\nwith the timing\n\nThe I]O cell timing\nour own FIFO\n\nwas corrected\n\nmodels\n\nhave\n\nSimilar\n\ntiming\n\nwas gleamed\n\nto the HIPPI\n\ninterface,\n\nAnother\nkeep\n\nlimitation\n\nexecution\n\nthe SCSI interface\n\ntime reasonable.\n\nsimulations\n\norganization\n\nby a NASA co-op.\nto the MBC ASIC\n\nThese\nmodel\n\nused,and\n\ntheir timing\n\nfrom data sheets\n\nFor example,\n\nin testing\n\nof test patterns\n\nthe SCSI to HIPPI\n\nand writing\n\nthe entire\n\ndeter-\n\nand modelled\ndue\n\nwritten\n\nwas\n\nto the rela-\n\nmust be limited\n\ndata path only a couple\n\nmemory\n\nwere prohibitive\n\nof\ndue\n\nOrganization.\n\nThe\n\nbeen\n\nis that the number\n\ndata bursts were written. Certain test like reading\nto extremely\nlong execution\ntimes.\n\nSimulation\n\nby US2 and we worked\n\nalways involves risk but in this case the risk is minimal\nin the SCSI interface.\n\nof functional\n\nbeen\n\nThe timing of HIPPI signals is critical for correct operation.\nAlexamined\nby several individuals\nthere is some risk involved\nin this\n\ninterface\nsince this is the first time these HIPPI\nmined by interpreting\nthe HIPPI Data Sheet.\n\nin Verilog-XL.\nThis process\ntively simple timing involved\n\nsince they have\n\nof one of the I]O cells\n\nflag logic,\n\nThe HIPPI source and destinations\nchips were modelled\nin Verilog\nXL\nmodels are relatively\ncomplex.\nThese models are used to provide stimulus\nfor testing of the HIPPI interface.\nthough these signals were carefully\n\ncells and for the wire\n\nfind some problems\n\nused by US2. We did, however,\n\nand the flag\naround\n\nby the accuracy\n\nlogical\n\nChannels,\nmonitors\n\nThe MBC\nsignal\n\nthe Cwaves\n\nof the simulation\n\nASIC,\n\nresponses\n\nprogram\n\nwhich\n\nis shown\n\nand the Memory.\nto verify\n\ncorrect\n\ngraphically\n\nin Figure\n\nThe Test Driver\noperations.\n\ndisplays\n\nselected\n\n5. Verilog\nprovides\n\nDetailed\nsignals.\n\nsignal\n\nmodels\n\nexist\n\nfor the HIPPI\n\nthe stimulus\n\nto this circuit\n\ntiming\n\nalso verified\n\nA copy\n\nwas\n\nof the Test Driver\n\nand\nwith\n\nis given\n\nAppendix\nB. This test driver shows the detailed timing of all the controls signals required\nfor correct\ncircuit operation.\nThe Test Driver is organized\ninto eight main tasks which are each described\nin the\nfollowing\nsections.\n\nTest Driver\nProvides stimulus and verifies\ncorrect signal responses.\n\nHIPPI CHANNEL\n\nSOURCE\n\nMBC ASIC\n\n=____\n\nDEST.\n\nFigure\n\nTest\n\n1: GC to Memory\n\nThe GC to Memory\nmemory\n\ninterface\n\nmemory\n\nand\n\nRead/Write\n\nthen reads\n\nto verify\n\nas the memory\nthem\n\nback\n\ntest organization.\n\nTest\n\nTest is designed\nas well\n\n5. Functional\n\ncorrect\n\nchip timing.\n\nand verifies\n\nwhich controls\nthis test is fairly straight\napproach.\nThe following\ncode is an exerpt\n\noperation\n\nof the data path\n\nThis test writes\n\nthe patterns\n\nread back\n\nthree\n\nare correct.\n\nforward.\nAll code is organized\nfrom the test driver.\n\nbegin\nSdisplay("-\n\n.............................................\n\n$display("Starting\nSdisplay("-\n\nGC to Memory\n\nin");\nRead/Write\n\n.............................................\n\nwrite_GC(mode_reg,\n\n\\n");\n\nRESET_mode);\n\nwrite_GC(mode_reg,\n\nTest - test l\\n");\n\nGCtoM_mode);\n\nwrite_data(patternl,tl_start_addr,tl_end_addr);\ncheck_mem_data(pattern\n$display("\n\nFirst pattern\n\n1 ,tl_start_addr,tl_end_addr,\ntest complete.\\n");\n\nnoninvert);\n\nfrom the GC to the\n\ndifferent\n\ndata patterns\nThe\n\ninto tasks\n\nverilog\n\nto\n\ncode\n\nm a top down\n\nwrite_data(pattern2,tl_sta___addr,tl_end_addr);\ncheck_mem_data(pattern2,tl_sta__addr,tl_end_addr,\nSdisplay("\n\nSecond\n\nnoninvert);\n\npattern test complete.\\n");\n\nwrite_data(pattern3,tl\n\nstart\n\naddr,tl_end_addr);\n\ncheck_mem_data(pattern3,tl_start_addr,tl_end_addr,\n$display("\n$display("-\n\nnoninvert);\n\nThird pattern test complete.\\n");\n...........................................\n\n$display("GC\nto Memory Read/Write\n$display("- ...........................................\n\n\\n");\nTest Complete.\\n");\n\\n");\n\nend\n\nChip timing constraints\n\ncan also be verified within the test driver or within verilog models. The fol-\n\nlowing code segment shows how timing for the memory chips was verified by testing the timing\nrequirements\ngiven in the memory data sheet, ff a setup, width, or recovery time violation occurs and\nerror message is reported by the test.\nspecify\nspecparam\nTcw = 40,\nTaw = 40,.\n\n//chip select to end of write\n//address valid to end of write\n\nTwp = 35,\n\n//write\n\nTwr = 2,\nTdw = 25,\n\n//write recovery time\n//data to end of write\n\nTasu = 5,\n\n//derived\n\nTaa = 45,\nTacs = 40;\n\n//insures address doesn\'t change\n//address access time for read\n//cs access time\n\n$setup(csl_,\n\nposedge\n\noe_, Tacs);\n\n$setup(cs2_,\n\nposedge\n\noe_, Tacs);\n\n$setup(cs3_,\n\nposedge\n\noe__,Tacs);\n\n$setup(cs4_,\n\nposedge\n\noe__,Tacs);\n\npulse width\n\ntiming req., address to start of write,\n\n$width(negedge\n\ncsl_,\n\nTcw);\n\n$width(negedge\n\ncs2_,\n\nTcw);\n\n$width(negedge\n\ncs3_,\n\nTcw);\n\n$width(negedge\n\ncs4_,\n\nTcw);\n\nduring write\n\n........................... _: _ ,_\n_: :_:_:_:::\n_\n\n_:, ..........::_ :, _: __:__:::: __: _:__ , _:_ _:_i \xc2\xb8:!_\n::_\n:_:__\n_ !_i_:_ _:_/::: _:i_ :_ _:_:_i:!_!!_i_!_!:!iii_i!:i!:\n:i\xc2\xb8_i_ _ _!_!:\nii!_:!\n_:_!ii!!!\n!_!_i_iii_!_ii_i_i_!i_!_:ii_!_i_i_!!i!iiiiiiiii_i_i_i!iii_iiii\n\n$setup(addr,\n\nposedge\n\n$width(negedge\n\nwrite_,\n\nwrite_,\n\n$recovery(posedge\n\nTaw);\n\nTwp);\n\nwrite_,\n\naddr,\n\nTwr);\n\n$setup(data,\n\nposedge\n\nwrite_,\n\nTdw);\n\n$setup(addr,\n\nnegedge\n\nwrite_,\n\nTasu);\n\nendspecify\n\nTest 2: HIPPI\n\nThe HIPPI\nusing\nFirst\n\nto SCSI\n\nto SCSI\n\nthe memory\nthe MBC\n\nfrom\n\nASIC\n\ninterface\nmemory\n\nis reset\n\noperation\n\nand the address\n\na connection\n\nDriver.\n\nof the\n\ncorrect\n\nThis test sends\n\nof the data path from\n\na single\n\npacket\n\nregisters\n\nof data\n\nto the memory\n\nis established,\n\nThis pattern\n\nMBC\n\nASIC.\n\nData\n\nan incrementing\n\nis transferred\ngoes\n\nand sent to the SCSI interface.\n\nthrough\n\nthrough\n\nthe MBC\n\nThe Test Driver\n\npattern\n\nthe HIPPI\n\nto HIPPI\n\nthe\n\nconnection\nhigh level\n\nmemory\n\naddress\n\nrequires\nHIPPI\n\nburst\n\nASIC\n\nperforms\n\nis written\n\n(256\n\nThe high\n\nto the HIPPI\n\nand\n\nthe necessary\nFinally,\n\nlevel\n\nindependent\nof\nto the HIPPI\n\nand stimulates\n\nto memory\n\nbytes).\n\nis read\n\nhandshake\na HIPPI\n\nSource\n\nthe HIPPI\nback\n\nfrom\n\nto acquire\ndisconnect\n\nis\n\nTest\n\nThe SCSI to HIPPI test verifies correct operation\nHIPPI interface\nusing the memory\nand a buffer.\nizes\n\nto SCSI interfaces,\n\nare initialized.\n\nchannel\n\nthe data from the SCSI interface.\nThe data is then verified as correct.\np_erformed closing the HIPPI channel and the test terminates.\n\nTest 3: SCSI\n\nthe HIPPI\nwith a single\n\nthe HIPPI channel is performed.\nThe connect function is performed\nand simply\nestablishes\na HIPPI channel\nfrom the HIPPI Source\n\nAfter\n\nthe Test\n\ntest verifies\nas a buffer.\n\ncontrol to connect\nthe MBC ASIC\nDestination.\n\nTest\n\nwriting\ncontrol.\n\nregisters.\n\nof the data path from the SCSI interface,\nthrough the\nThis test first resets the MBC ASIC and then initial-\n\nA connection\n\nthe transfer\nThe transfer\n\ncounter\ncounter\n\nis then\n\nestablished\n\nand the I-Field\nis setup\n\non the HIPPI\n\nto the MBC\n\nto transfer\n\nASIC\n\ntwo bursts\n\nchannel.\n\nThe\n\nand performing\n\nof data\n\nthe\n\n(512 bytes).\n\nAn\n\nincrementing\npattern is then written to the SCSI interface\nfrom the Test Driver. This data goes through\nthe MBC ASIC and then through the HIPPI Channel. Data is acquired by the Test Driver at the HIPPI\nDestination\nterminated.\n\nchip\n\nand\n\nTest 4: GC to SCSI\n\nThe GC to SCSI\nfers that data\nthe MBC\n\nASIC\n\nverified\n\nA HIPPI\n\ndisconnect\n\nis then\n\nperformed\n\nand\n\nthe\n\ntest is\n\nTest\n\ntest writes\n\nto the SCSI\nmight\n\nas correct.\n\na datapattern\ninterface\n\nbe used\n\ntest acquires\nthe data from\nwritten in this test to verify\n\nto memory\n\nby changing\n\nto check\n\nwhile\n\nin GC\n\nto Memory\n\nout the SCSI interface\n\nto Memory\n\nto_SCSI\n\nmode.\n\nwith no HIPPI\n\nthe SCSI interface\nand verifies that it is correct.\ncorrect operation independent\nof data.\n\nmode\n\nand then trans-\n\nThis test simulates\ndevice\nSeveral\n\nhow\n\nconnected.\n\nThe\n\ndata patterns\n\nare\n\nAfter multiple patternshavebeenwritten,readandverified,thetestwrites enough\ndatato fill theSCSI\nFIFO andthenteststhat theFIFO full flag is setproperly.This conditioncanoccurif the SCSIdrive\nis blockingor not handshaking\nproperlywith theMBC ASIC.\nTest 5: SCSI\n\nThe\n\nSCSI\n\npatterns\n\nto GC Test\n\nto GC\n\nout is verified\nSCSI interface\n\nTest\n\ntest writes\n\nare then written\n\nThe GC to HIPPI\n\nsignals\nmode.\n\ndata patterns\n\nData\nare also\n\nof the MBC\n\nThis test simulates\n\na setup\n\nthat could\n\nASIC.\n\nThese\n\nThe data read\ncheck\n\nout the\n\nTest\n\ntest verifies\n\ncorrect\n\nis also transferred\nsimulated.\n\nA connection\n\ninto the SCSI interface\n\nand then are read back out via the GC interface.\n\nas correct and the test terminates.\nin the absence\nof a HIPPI drive.\n\n6: GC to HIPPI\n\nInterface.\n\nseveral\n\ninto memory\n\noperation\n\nthrough\n\nof the MBC ASIC from the GC interface\n\nthe simulated\n\nThis test first writes\n\non the HIPPI\n\nchannel\n\na data\n\nHIPPI\npattern\n\nis established.\n\nchannel\n\nso all the high level\n\nto memory\n\nThis connection\n\nto the HIPPI\nconnect\n\nwhile\n\nin GC\n\nto Memory\n\nincludes\n\nwriting\n\nthe transfer\n\ncounter and the I-Field to the MBC ASIC and switching to Memory_to_HIPPI\nmode. A request_verify\ntask acquires\ndata at the HIPPI destination\nafter data travels through the MB C ASIC and the HIPPI\nchannel.\nData is verified as correct and the test terminates.\n\nTest 7: HIPPI\n\nto GC Test\n\nIn this test data\n\nare sent to the HIPPI\n\nsource\n\nchip from the Test Driver.\n\nData\n\ntravels\n\nacross\n\nthe HIPPI\n\nChannel to the destination\nchip. Data then goes into the HIPPI interface of the MBC and into memory.\nData is read out of memory via the GC interface.\nMemory address registers\nare first initialized\nand a\nHIPPI\n\nconnection\n\nis established\n\non the channel.\n\nAn incrementing\n\ndata pattern\n\nis written\n\nto the HIPPI\n\nSource chip while in HIPPI\nto SCSI mode. The data burst is transferred\nto memory\nby the MBC\nASIC. The mode is then changed\nto GC to Memory\nmode and the data as addressed\nand read from\nmemory.\nThe data is then verified as correct and the test terminates.\n\nTest 8: Memory\n\nStatus\n\nThis test was design\nthe flag logic\nwould\n\nto write\n\nworked\n\ntake days.\n\nTest\n\nmemory\n\nproperly.\n\nInstead\n\nuntil it was full and read back the memory\n\nUnfortunately\n\nthe Patch\n\nwriting\n\n4MBytes\n\nMost\n\nno guarantee\n\nto increment\n\nthat\n\nin the simulation\n\nword counter\n\nand decrement\n\nand the\n\ncorrectly\n\nby\n\nOne facet\n\nof\n\nTest\n\nof the functionality\n\nthe chip cannot,\n\nfull flag to verify\n\nto memory\n\nTool was used to force a value in the memory\n\nflag was verified. The memory\nword counter was also shown\ngraphically\nviewing its operations\nwith CWaves.\n\nSynchronization\n\nof data\n\nof the MBC\n\nhowever,\nthe data\n\nbe tested\n\narriving\n\nfrom\n\nASIC can be tested\n\nstand\n\nalone.\n\nmultiple\n\nWhen\nSCSI\n\nby simulating\n\ndata is travelling\nDrives\n\nwill arrive\n\na single\nfrom\n\ndevice.\n\nSCSI to HIPPI,\n\nin sync.\n\nIn fact,\n\nthere\n\nis\n\nit is highly\n\nunlikely thatit will. Therefore,the MBC ASICsmustsyncupdatafrom multiple SCSIDrivesbefore\nsendingit throughthe HIPPI channel. ememberhatfour MBC ASICsareusedfor one32-bit HIPPI\nR\nt\nchannel.In this configuration,oneMBC ASIC is a masterandcontrolsthe HIPPI signalswhile the\nothersimply providesdata.Figure6 showsthe organization theSynchronization\nof\nTest.\n\nProvides\ncorrect\nTest\n\nHIPPI\n\nstimulus\nsignal\nDriver\n\nand\n\nverifies\n\nresponses.\n/\n\nCHANNEL\n\nSOURC_\n\nMBC\n\nASIC\n\nSOURCE\n\n8YNC\n\nLOGIC\nMBO\n\nFigure\n\nTo verify\n\n6. Synchronization\n\nTest Organization.\n\nproperly,\n\nMBC ASICs working\nin a master/slave\nmode\nAND gate and a flip-flop).\nThis test establishes\nSCSI interfaces\nHIPPI channel.\n\nAdditional\n\ntest was\n\ndevised\n\nwith two\n\nand the external\nsynchronization\nlogic (a four input\na connection\non HIPPI channel and sends data to both\n\n1) HIPPI\n\nTiming\nTiming\n\n3) Memory\n\nseveral other checks are performed\nof the addtional\ntest are as follows:\n\nchecks\nchecks\n\nTiming\nErrors\n\nthe\n\nTesting\n\nIn addtion\nto the testing stated,\ntiming of the MBC ASIC. Some\n\n4) HIPPI\n\na separate\n\nout of sync. The MBC ASICs must then synchronize\nthe data and send it through\nThe data is verified as correct and then the test terminates.\n\nMiscellaneous\n\n2) SCSI\n\n_]\n\nASIC\n\nlogic was working\n\nthat the synchronization\n\n/\n\nto insure\n\n(from data sheets).\n(from\n\ncheck\n\ndata sheets).\n\n(from\n\ntest (moriitoring\n\ndata sheets).\nof HIPPI\n\nsource/destination\n\nerrors).\n\ncorrect\n\noperation\n\nand\n\n.................................... _::_"_ _:_:_ _ :::_ _,_, < _-::_!___:_::_J_ ::_:_\n:_ _- :_:::..............:_ :_ _:_ _::: ::_,_ _: :\n......... _: _::, _ _\n_:_:: :,_ ::_::\n_:_\n_:_i_,:_:\n:_:::_::::_:_!:_!_!: i!:f_ii!i!i_i_i_i!iiiii!ii_\n_i_!_i\niii:_:i_\n_ii_!_ill ili_!iiiii!_iiiiii_iiiii!_i!_i_:!ii\n_i_!!:iiiii_i_:_i_i_i:iiii!_!ii_i_iiiii_!_ii_!_i_!i\n_\n\nVII. Acceptance\nAcceptance\ndefects.\n\nThese\n\nthe foundry.\nTest\n\ntests\n\nTesting\n\nare post\n\ntests were\nAll samples\n\nfabrication\ndesigned\n\ntests that are used\nby the NASA/CNU\n\nreturned\n\nto NASA\n\ndesign\n\nafter fabrication\n\nteam,\npassed\n\nthat parts\n\nare fabricated\n\nwithout\n\nas correct\n\nby US2 at\n\nbut verified\nacceptance\n\ntesting.\n\nLimitations\n\nIdeally,\n\nacceptance\n\npossible\n\nstuck-at\n\ntesting\nfaults\n\nguarantees\n\nin a circuit.\n\na fault free design\n\nUnfortunately,\n\napproach\nwas taken. The acceptance\ntests were\nASIC and verify correct data at the outputs.\n\nOther\n\nto ensure\n\nlimitations\n\nof the acceptance\n\n1) The total number\n\ntest vectors\n\ndesign\n\nto exercise\n\nwhich\n\nidentify\n\ntools wereavailable,\n\nall major\n\ndata\n\npaths\n\nall\n\nanother\nthrough\n\nthe\n\ntests were:\n\nof test vectors\n\n2) The data rate was limited\n3) The data timing\n\nby providing\n\nsince no fault analysis\n\nwas limited\n\nto 65,535.\n\nto 1MHz.\n\nand sampling\n\nwas limited\n\nas shown\n\nin Figure\n\n7 below.\n\nclock\n\ninput\ndata\n\nInput data changes ./\non inactive clock edge\n\n/\n\noutput\ndata\n\nData is stobed at 90% of period\nFigure\n\n7. Test vector\n\ntiming.\n\nTests\n\nThe Acceptance\nvectors\ncalled\n\ntests were written\n\nand to verify\n$get_design\n\nVerilog\nAcceptance\ntests were performed\n\nin Verilog\n\nthat the extracted\nand $check_design\n\n-XL. Two tasks\n\nvectors\n\nwould\n\nand are called\n\ntest is a file of test vectors\nalong with BIST.\n\nwere provided\n\nmeet US2"s\n\ntiming\n\nfrom the test fixture.\n\nwith expected\n\nresponses.\n\nby US2 to extract\n\nrequirements.\nThe result\n\nthe test\n\nThese_task\n\nare\n\nof running\n\nthe\n\nA total of seven\n\ndata\n\npath\n\nTheMemory to SCSItestwrites five differentpatterns the memorywhile in GC to Memorymode\nto\nandthentransferthe datato the SCSIinterfaceby switchingtoMemory to SCSImode.The following datapatterns(hex) arewritten: 33221100, FFFFFFF, 0000000, AAAAAAA, 55555555.\nF\n0\nA\nThe GC to Memory test writes.four differenttestpatternsto memory.Thesepatternsareverified as\ncorrectat the memoryinterface.Thepatterns testwritesare:55555555, AAAAAAA, 00000000,\nthe\nA\n11111111.\nThe SCSIto Memory Testwrites four differentpatternsto into the SCSIinterfaceandthesepatterns\nare verified at the memory interface as correct.The patternswritten were: 33221100,00000000,\n55555555, AAAAAAA.\nA\nThe Memory to GC test setsthe datainputsto the memoryinterfaceto five different patterns. hese\nT\npatternsare read via the GC interfaceandverified as correct.The patternsusedm this test were:\n99887766,(X)(X)(K)_, FFFFFFF,A_,\nF\n55555555.\nThe HIPPI to Memory testwrites four differentpatternsto the HIPPI interfaceandverifies that the\ndataarecorrectat the memoryinterface.Thepatternswrittenare:FF,00, AA, 55.\nThe TransferCountertestwritesfive differentdatapatternsto the transfercounterandthenreadsthe\ndata back. The patterns written were: FF00AABBCC55, FFFFFFFFFFFF, 000000000000,\nAAAAAA_AAAAAA, 555555555555.\nT-he\nMemory to HIPPI testsetsthe datainputson thememoryinterfaceto five different testpatterns.\nThe systemis put into Memory to HIPPI modeandtestpatternsarereadfrom the HIPPI interface\nand verified as correct. The patternswrite were: FFFFFFFF,00000000,AAAAAAAA, 55555555,\nFF00AA55.\nIn addition to the data path checkingperformed,all FIFOs weredesignedwith Built in Self Test\n(BIST). The BIST test wasexercisedat the foundryandall chipsprovidedby US2passed\nBIST for\nboth the HIPPI andSCSIFIFOs.\n\n........\n:_<\n\n_, ::_:: :_: :::_:<_:\n_,:_:_ _:_:_<::: :_::_::< _ <_\n:_::\n\nVIII.\n\nDAS\n\nTesting\n\nIn order\nDAS9200\n\nto test the\n\nis a Digital\n\ncapabilities\nin a variety\n\n_< _: :<_:\n_ :_<_:_i:_:_:<_<i_<_ <:!<,:i!!_i_i_!_!<_i_\n\xc2\xb8_!<!_:\n\xc2\xb8<!i_!_i!\n\xc2\xb8_iiii!!i!_<!_ii:_iiii!ii!:<i<!_\n<i!ii__!i_!!i___!ii___i!__i!ii_i!i!i_iiiiiiiiiii_i_!ii\n\nnew\n\nASICs,\n\nAcquisition\n\nNASA/Langley\n\nSystem\n\nwhich\n\npurchased\n\ncan provide\n\nis equipped\n\n96-channel\n\nby 8K, 100MHz\n\n1 92A16\n\n16-channel\n16-channel\n\nby 1K, 50MHz\n\n1 92S32T\ncan be grouped\n\nSODR\n\n32-channel\n\nMBC\n\ngenerator\nASIC\n\nand output\n\nThe\n\nacquisition\n\nThe DAS can be configured\ncards installed. The DAS at\n\ntogether\n\nto behave\n\ncards\n\npattern\n\nbuffer\n\nmemory.\n\ngenerator\n\nindividually.\n\nto the Device\n\nwith a 4MB\n\nalong\n\ncard\n\nof equipment\n\nor stopped\n\ninputs\n\ncard\n\ngenerator\n\npattern\n\nas one piece\n\nsupply\n\ncard\n\nacquisition\n\nby 8K, 50MHz\n\nas a cluster),\nor each card may be started\nand the 92S32T cards as a single cluster.\nPattem\n\nacquisition\n\nby 4K, 200MHz\n\n1 92S 16\n\ncards\n\nDAS9200.\n\nwith:\n\n1 92A96\n\n(known\n92A96,\n\ninput stimulus\n\nto a complex\ndigital system or chip such as the SODR ASIC.\nof ways depending\non the acquisition and pattern generation\n\nNASA/Langley\n\nThese\n\na Tektronix\n\nUnder\n\nTest\n\nThe 92S16\n\ncard.\noperating\n\nsynchronously\n\nThis SODR\n\n(DUT),\n\nsetup\n\nuses the\n\nin this case\n\ncard is an algorithmic\n\na single\n\ncard\n\nwhich\n\ncan be programmed\nto follow a user-defined\nset of instructions.\nThe 92S32T,\non the other hand, supplies vectors (patterns\nof logical l\'s and O\'s) to the DUT. These vectors are generated external to the\nDAS, configured\nfor the DAS, and then imported\nto the DAS. These vectors are available in two\nformats:\n\nSwave\n\nand Ewave.\n\nThe Swave\n\nsuch as every edge of the 50MHz\nclock\nvector only when a single input changes\nThe DAS9200\nare limited.\n\ncan be used stand\n\nThe primary\n\nlimitation\n\nformat provides\n\na vector\n\nfor every\n\ninput at a regular\n\nused by the SODR ASIC. The Ewave\nor when multiple inputs change.\nalone with a 92020XT\n\nis that the Programmatic\n\nX-terminal\n\nCommand\n\ninterval\n\nformat provides\n\na new\n\nas a front end, but it\'s uses\nLanguage\n\n(PCL) tools\n\nare not\n\naccessible.\nThis means input stimulus\nand machine configuration\nfiles (Swave and device map files)\nmust be entered by hand. Other control and configuration\ncapabilities\ninclude connection\nto a RS-232\nhost, a LAN-connected\n\nhost,\n\nor a GPIB-connected\n\nDAS indicated\na need for a network\npurchased)\nin order to communicate\n\nhost. Preliminary\n\ninvestigation\n\ninto setting\n\nup the\n\nconnection\nfor the DAS and 92LANP\nsoftware\n(not originally\nand connect\nto the DAS using the CAEDE\nLab\'s Sun\n\nWorkstations.\nAfter a conference\nbetween\nTektronix\nquests for a DAS network IP address, and the 92LANP\nDAS can now be accessed\nand controlled\nused to transfer files between\nthe CAEDE\n\nengineers\nsoftware\n\nand NASA\nwere issued.\n\npersonnel,\npurchase\nreThe network connected\n\nfrom a SUN workstation\non the CAEDE\nworkstation\nand the DAS.\n\nnetwork.\n\nFTP is\n\nTest Stand\nIn order\nrequired.\n\nTime\n\nto connect\nconstraints\n\nInstead,\na standard\nmarily due to the\nprobes\n\ndata\n\nwas also designed\nASIC\n\nThis\n\npath,\n\ntest stand\n\nprecluded\n\nparticular\n\nan 8-bit\n\nwith the associated\n\nulus and output\n\ntest\n\nthe SODR\n\nASICs,\n\na test stand\n\nthe design\n\nand fabrication\n\nor custom\n\nof a custom\n\ncircuit\n\nprinted\n\nboard\ncircuit\n\nwas\nboard.\n\nIBM-AT\nexpansion\ncard was selected as the basis for a test stand. This was prilarge number\nand physical\nsize of the connectors\nrequired\nto attach the various\n\nof the DAS.\n\n16-bit SCSI\nalong\n\nand\n\nconnections\n\ncontrol\n\nHIPPI\n\nhas\n\n12 power\n\ndata path,\n\nand handshake\n\nand ground\n\nand a 32-bit\nsignals.\n\nmemory\n\nA fulllength\n\nfor all of the pins, as well as a custom\n\nfor the SODR\nis shown\n\nASIC\n\nASIC\n\nin Figure\n\nteststand.\nTESTSTAND.\n\nA diagram\nThe\n\nshowing\ndaughter\n\n0.05" spacing\nof the 64-pin SIMM memory module sockets\nwell as providing\nexternal chip-select\nlogic for the four 256k\n\npairs,\n\nan 8-bit\n\ndata path\n\nGC data\n\npath,\n\n20-bit\n\naddress)\n\n(with\n\ncard can hold the ASIC,\n\n4M memory\n\ndaughter\n\nthe physical\nboard\n\nconverts\n\nlayout\n\nboard\n\na\n\nstimwhich\n\nof the SODR\n\nthe non-standard\n\nto standard\n0.1" peff-board\nspacing,\nas\nx 32b SIMM memories.\nThis board was\n\n................... _:_ :,: :::_:: :__: _;::,_:_:::_:_\n_: :_:: :,_:_ ::_::: _:_ _: __\n_,\n_::: _\n\nlaid out and fabricated\nis connected\nthe testing\n\nDAS emulate\n\nbetween\n\ntors for the GC,\nof all possible\n\npre-load\nSCSI\n\nSCSI,\n\nreason\n\ninterface.\n\nto the memory\n\nand memory\n\nfor using\n\ncard\n\ncontroller\n\nBy using\n\nboard,\n\nCowling.\n\na memory\n\nof rewiring\n\nresulted\n\nfrom\n\nand then perform\nbeneficial\n\nincludes\n\nfacilitates\n\nthe development\n\nwire-wrap\nconnec-\n\nverification\n\nof a PC-interface\n\nThis interface\n\noutput\n\nduring\n\nthe\n\nthe test stand.\n\nASIC.\n\na block\n\nboard,.\n\nto make\n\nand the input/output\n\nThis type of setup\n\ninstead\n\nThe board\n\ndaughter\n\nof trying\n\nthe test stand\n\nfor the ASICs\n\nfor the SODR\n\nto be extremely\n\nby Vince\n\ncan be used instead\n\npins of the chip.\n\na PC type\n\nprove\n\nsocket\n\nthe DAS\n\nvia the GC interface\n\nThis should\n\nconnector.\ndaughter\n\nForce)\n\nby reconfiguring\n\nthrough\n\nsubsequent\n\nenables\n\neither\n\na PC to\n\nthe HIPPI\n\nor\n\ntesting.\n\nGeneration\nThe attached\n\nsamples\n\nof the vector\n\nfiles (*.Swav)\nwere produced\nVector generation\nwas broken\nfunctional\n\ntests\nuser\n\nto select\n\ngenerator\n\nproduce\n\nvectors,\nare seven\n\nDASgen.v,\n\nthere\n\nThe vector\n\ngenerator\n\nteract\n\ndifferent\n\nwith\n\nGwave\n\nheaders,\nmajor\n\nfile\n\n(data\n\nand other information\nas well as tasks\n\nemulates\n\ninterfaces\n\noutput\n\n(Appendix\n\nto be included\nvect.or\n\ntests,\n\nartificially\n\nthe necessary\n\ngraphical\n\ndata paths\n\nthe appropriate\n\nused in the simulational\n\nator created\n\ngenerator\n\nusing Cadence\'s\nVerilog-XL\ndown into modular, reusable\n\nfor all possible\n\ngenerator\n\ncode\n\nVME-type\n\nFab Shop\n\nsince real memory\n\nInsertion\n\na PC to act as the group\n\nthe memory\n\nVector\n\nIn addition\n\nHIPPI,\n\nAnother\nallows\n\nsimplified,\n\na LIF (Low\n\ndata paths\n\nMicroelectronic\n\nwith a 96-pin\n\nis greatly\n\nmemory.\n\nconnections\n\nwhich\n\nat NASA/Langley\'s\n\nto the test stand\nprocess\n\n:_: :::_ _:_ :::i i_: :!_!:_<_ii_!i_!_i:_i_i ;!i_ii!_ii!i2\n_ _ i_:_::::_: :::_:!_\n_:_\n_\n:_!_:_i:,_:i\n_i,i\n_i!\nii_iii!!i!!iii_ili!i_!i\n_/i_\n_i:i:?_i_!;!i::_ii!:i_i_!ii:ii;_i\n_:i_iii_i:!_!iiii!!_i;ii_i_i_i_iii_ii_!_ii_i_iii_ii_i!\ni!:\xc2\xb8\ni!i\n!!_i_ii:i!\n_i_\n\nthe required\n\nof the SODR\ntesting\n\nvectors\n\nASIC.\n\nof the SODR\n\nin the Tektronix\n\ntools of Composer\n\nto vector\n\nfiles,\n\nwithin\n\nrequires\n\noutput\n\nlanguage\n(HDL).\nThis allowed the\n\noutput\n\nselection\n\nallows\n\nthe\n\nStatements\n\nto be created.\n\nwithin\n\nthe\n\nfile. As can be seen in\n\nto read and write data at each of the interfaces.\nhandshake\n\nMuch\n\nchip during\nSwave\n\nand control\n\ntiming\n\nnecessary\n\nof this test is an extension\nthe design\n\nformat,\n\nto view the vectors\n\nthe DAS\n\nand the resultant\n\none file. Menu\n\npath)\n\nto the desired\n\nthemselves\nare created by sampling\nthe inputs and outputs\nclock. This means that the finest separation\nbetween events\nIn addition\n\nB DASgen.v)\n\nhardware\ndescriptive\ntasks within DASgen.v.\n\nprocess.\n\nwhile\n\nThis vector\n\nMap\n\nfile (DMF).\n\ngener-\n\nthe use of the\n\nas waveforms.\n\nof DASgen.v\nat every\nis 10 time units(ns).\n\na Device\n\nof the Verilog\n\nalso allowing\n\nand outputs\n\nto in-\n\nedge\n\nDevice\n\nThe vectors\nof a 50MHz\n\nmap files in-\n\nstruct the DAS translator\nhow associate\nvector signals with specific DAS generation\nand acquisition\nprobes. A sample device map file and a sample portion of an Swave file for the H2S test are included.\nThis file along with a vector file are then sent via FFP to the DAS.\n\nCADTRANS\nOnce\nLanguage\n\nthe necessary\n\ntranslator\n\nfiles have\n\nCADTRANS\n\nbeen transferred\n\nis invoked.\n\nto the DAS,\n\nThis translator\n\npreforms\n\nvice Map file and the Swave vector files as indicated\nearlier.\nstored and used within the DAS. After CADTRANS\nsuccessfully\ndevice\nThe\n\nmap\n\nmaster\n\nmapped\n\nfile, the DAS\n\nuser must\n\nclock\n\nis adjustable\n\ninternally\n\nperiod\n\nby CADTRANS\n\nset up the clock\nfrom\n\nspeed\n\n10ns to lms.\n\nthe DAS\n\nthe mapping\n\nCommand\n\nbetween\n\nthe De-\n\nCADTRANS\ngenerates\nseveral files\ncompiles\nboth the vector file and the\n\nand viewing\nThe\n\nProgrammatic\n\ninput\n\nformat\nand\n\non the DAS, but they must also be defined\n\ndisplay terminal.\nThe display format (binary/decimal/hex)\nand the relative\ngenerators\nand acquisition\nsignals is done in this manner. _This ability was\n\noutput\n\nfor the DAS\nsignals\n\nfor viewing\n\nsignals.\n\nhave\n\nbeen\n\non the DAS\n\ngrouping\nof both pattern\ncrucial diie to the number\n\nof different\nphysical\nconnections\nfor each of the specific tests. Once the functionality\nhad been verified,\nacquisition\nsignals could be remapped\nto different duties monitoring\ncontrol signals used in testing the major functional\ndata paths.\n\nof the memory\nother data and\n\n.... __, :_ _: _ : _:_::\n\n_:_:_:::_::_:::_:_: :: _:__ : _!:::i_ ::_ _!_:_?i:_i_ :::_::\n:::_::_:\n:_:_i\n!::_i!: _:\n\nSample\nDevice\n\nMap\n\nDevice\n\nMap\n\nand\n\nSwave\n\nFile Device\n\nFile\n\nzeroDelayFilter\n\n= on;\n\nbidir\n\nreference\n\n"PGC"rd_"\n\nbidir\n\nreference\n\n"PDTREQ"\n\nmodule\n\n0 pos {signal\n0 neg\n\n"BiGCBus"\n\n{signal\n\n"BiHIPPI"\n\n[7:0];\n[7:0];\n\n"92S32-1"{\n\ntype = s32;\nfirststot\nnum\n\n= 7;\n\ncards\n\n= 1;\n\nsignal\n\n"BiGCBus"[7:0]\n\n{testchannel\n\n= 1 A [7:0];\n\nsignal\n\n"Clock25"\n\n{testchannel\n\n= 1B\n\n8;\n\n}\n\nssgnal "DTREQ"\n\n{testchannel\n\n= 1C\n\n8;\n\n}\n\nslgnal"NRDEN"\n\n{testchanncl=\n\n1D\n\n8;\n\n}\n\nsignal\n\n{t_stchann\xc2\xa2l=\n\n1 B [4:0];\n\n]\n\nmgnal"PGCwr_"\n\n[testchannel=\n\nI B\n\n5;\n\n}\n\nslgn,q\n\n"PGCrd__"\n\n{tcstchannel\n\n= 1B\n\n6;\n\n}\n\nstgnal\n\n"PRc_t._"\n\n{ testchannel\n\n= 1B\n\n7;\n\n}\n\n[7:0];\n\n}\n\n"PRegSel"[4:0]\n\nm nal"BiHIPPr\'\n\nmodulo\n\n[7:0]\n\n"92A96-1"\n\n{_hannel=\n\n1C\n\n}\n\n{\n\ntype = a96;\nfi.rst\n\nslot = 3;\n\nnum._cards\ndelay\n\n= 1;\n\n= 2ns;\n\nsetup = 0ps;\nhold = Ins;\nsignal\n\n"BiGCBus"[7:0]\n\n{testchannel\n\n= I A0 [7:0];\n\nsignal\n\n"BiHIPPI"[7:0]\n\n{testchannel\n\n= 1 D3 [7:0];\n\n}\n\nSwave\n\nVector\nversion\n\nFile\nstate\n\n0 1 0 ;\n\nsignal\n\nCio0k25\n\ninput;\n\nsignal\n\nPReset_\n\ninput;\n\nsignal\n\nPGCrd_\n\ninput;\n\nsignal\n\nPGCwr_\n\ninput;\n\nsignal\n\nPRegSel\n\n[4:0]\n\nslgnal\n\nBiGCBus\n\n[7:0]\n\nsignal\n\nPDTREQ\n\ninput;\n\nsignal\n\nPNRDEN\n\nsignal\n\nPDREQ\n\nsignal\n\nPSELB\n\nsignal\n\nBiHIPPI\n\nO:\n\ninput;\nbidir,\n\ninput;\noutput;\n[2:0]\n\ninput;\n\n[7:0]\n\nbidir,\n\n0 1 1 1 xxxxx\n\nzzzzzzzz\n\nxxxxxxxx\n\n0 1 0 101\n\nzzzzzzzz\n\nxxxxxxxx;\n\n1:1\n\n1 1 1 xxxxx\n\nzzzzzzzz\n\nxxxxxxxx\n\n0 1 0 i01\n\nzzzzzzzz\n\nxxxxxxxx;\n\n2:0\n\n1 1 1 xxxxx\n\nzzzzzzzz\n\nxxxxxxxx\n\n0 1 0 101\n\nzzzzzzzz\n\nxxxxxxxx;\n\n3:1\n\n1 1 1 xxxxx\n\nzzzzzzz__\n\nxxxxxxxx\n\n0 1 0 I01\n\nzzzzzzzz\n\nxxxxxxxx;\n\n4:0\n\n1 1 1 xxxxx\n\n_\n\nxxxxxxxx\n\n0 1 0 101\n\nzzzzzzzz\n\nxxxxxxxx;\n\n5:1\n\n1 1 1 xxxxx\n\nzzzz__zz\n\nxxxxxxxx\n\n0 1 0 t01\n\nzzzzzz_\n\nxxxxxxxx;\n\n6:0\n\nI 1 1 xxxxx\n\nzzzzzzzz\n\nxxxxxxxx\n\n0 1 0 101\n\nzzzzzzzz\n\nxxxxxxxx;\n\n7:1\n\n1 1 1 xxxxx\n\nzzzzzzzz\n\nxxxxxxxx\n\n0 1 0 101\n\nzzzzzzzz\n\nxxxxxxxx;\n\n8:0\n\n1 1 1 xxxxx\n\nzzzzzzzz\n\nxxxxxxxx\n\n0 1 0 101\n\nzzzzzz_\n\nxxxxxxxx;\n\n9:1\n\n1 1 1 xxxxx\n\nzzzzzzzz\n\nxxxxxxxx\n\n0 1 0 101\n\nzzzzzzzz\n\nxxxxxxxx;\n\n10:0\n\n1 1 1 xxxxx\n\nzzzzzzzz\n\nxxxxxxxx\n\n0 1 0101\n\nzzzzzzzzz\n\nxxxxxxxx;\n\n!_i\n\nMap\n\n:/_:!iii!i!::ii_:!_!i_i:ii!:!iiii_?\nii:i!i_!i_i_;i_i_!i_i!_!iii_i!_ii_i_i_iiiii_i!\n\xc2\xb8\n\nFiles\n\nTesting\nEight\n\nmajor\n\ntests\n\nwere\n\nconducted.\n\nThese\n\nGC and Memory:\n\nGC to Memory,\n\nGC and SCSI:\n\nGC to SCSI,\n\nSCSI\n\nand HIPPI:\n\nSCSI\n\nHIPPI\n\nand SCSI:\n\nHIPPI\n\nIn order\npossible.\n\nto simplify\n\nand Memory\n\ninterfaces\n\nducted\n\nnumber\n\nand specifics\n\ntested\n\ntesting,\n\nto verify\n\nGC interface,\n\n(and to simplify\n\nwhich\n\nindividually\n\nwhenever\n\nsubsequent\n\nfunctional,\n\ntests)\n\nthe-SCSI\n\nhad to be sent through\n\nto test this non critical\n\nMemory\n\nthe GC\n\nI/F (working\n\nany HIPPI\n\npath precluded\n\nDASgen.v\n\nfurther\n\ndata transfer.\n\ntesting.\n\nThe details\n\nfile.\n\nfunctional\n\nto GC, GC Read/Write,\n\noperation\n\nand\n\nthe memory\n\ninterface.\n\naddress\n\nranges.\n\nand speed\n\nIn addition,\n\nstatus\n\nregister\n\nis tested.\nareas:\n\noperation\n\nThese\n\nThese\n\ntests write\n\nat page\n\ninterface\n\noperation\n\nrelative\n\nand read different\n\nthat the memory\n\nto bits indicating\n\nmemory\n\ndaughter\n\ndata\n\nregister\n\ntests were\n\ndone\n\nboard,\n\nthe\n\nat a variety\n\nof ad-\n\noperation\n\nof the\n\nand\n\nand GC performed\n\nfull and memory\n\nsuitably\n\nnot empty,\n\nboundaries,\n\nmemory\n\nCounter\n\nof the memory\n\nof the status\n\ntests showed\n\nwith respect\n\noperation\n\nand Transfer\n\nlimitations\n\nthe operation\n\nmemory\n\nGC interface\ntransfer\nThe\n\nGC\n\nmapped\n\noperation.\n\ninterface\n\nis used\n\nregister\n\n(RegSel\n\nGC2M[a]\n\n-> 0x0B),\nFigure\n\n0x00000.\n\nThe\n\nregister,\n\nand then issuing\n\nregister\n\nshows\n\n0x15,\nshows\n\naddress\n\nspecified.\n\na hardware\n\nsoftware\n\nmemory\n\n(ASIC\n\nresets\n\n(RegSel\n\n0x16, 0x17)\n\nthe last part of a write\nregisters\n\n(0x0D,\n\n0x0E,\n\na preliminary\n\n-> 0x0C),\n\nto address\n\nshow\n\nand\n\n0x00000\n\nto address\n0x0F)\n\nare loaded\n\nin this\n\nthree\n\nof the memory\n\nsample\n\n8-bit\ndata\n\nread/write\n\nopera-\n\nof the status\n\nregister\n\na memory\n\n(RegSel->0x0D,\n\n0x00004,\n\nis a\n\nthe Reset_\n\ndata register,\n\nread\n\nthen\n\ninterface\n\nis included\n\nthe contents\n\nGC2M[a:c]\n\n(Reset__),\n\nThe\n\nor by sending\n\nMtoGC\n\na code to write\n\nFigures\n\nreset\n\nto a 32-bit\n\nchip.\n\nDataSheets)\n\nfour 8-bit patterns\n\nthree\n\nGC2M[b]\n\nmap, regmap.sodr,\n\nthe SODR\n\na reset code to the GC mode register,\n\n(RegSel->0xl4,\n\n0x04030201\n\nand monitor\n\nby writing\n\nis written\naddress\n\nA register\n\ncontrol,\n\nby writing\n\nregister at the memory\naddress\ntions of the GC interface.\nFigure\n\nto setup,\n\ndesign.\n\nThe chip can be reset\nto a 20-bit\n\nto use with the GC,\n\noperations,*\n\ncounter\n\npin low. Memory\npatterns\n\nof the chip were tested\nboard\n\nthey had been proven\n\n(256 words)\n\nrequired\n\nmemory at page boundaries\nat 50MHz in the following\n\nmemory\n\nCounter\n\nTesting\n\nfirst in order\n\nreport.\n\nsections\ndaughter\n\nfirst. Once\n\nof the burst\n\nof vectors\n\nThe GC to Memory,\n\nand\n\nTransfer\n\nto SCSI.\n\nof each test can be seen in the attached\n\nGC / Memory\n\ndresses\n\nto GC, GC Read/Write,\n\ntested. Lastly the HIPPI I/F was tested in combination\nwith the SCSI I/F by\nand SCSI->HIPPI\ntests. Tests of GCtoHIPPI\nand HIPPItoGC\nwere not con-\n\ndue to the size\n\nThe large\n\ndata paths:\n\nto HIPPI\n\nof the memory\n\nwere\n\nwith the GC I/F) was\nmeans of HIPPI->SCSI\n\nMemory\n\nfour major\n\nSCSI to GC\n\noperational\n\nTo test the operation\n\ntests checked\n\nwrite\n0x0E,\n\nand then a read\n\nwith address\n\nof data\n0x0F).\n\nof address\n\n0x00000,\n\nthen a\n\nGC interface\nload code\ndata registers(RegSel->0x\n\nfor the MtoGC register is issued (RegSel->0xl9),\nand finally the four MtoGC\n10, 0xl 1, 0x12, 0x13) _e read out one by one. The data bus reflects inverted\n\ndata values\n\nbeen\n\ncontains\n\nwhich\n\ninverting\n\nconfigurations:\ninversion\n\nhave\noutput\n\nstored\n\npads.\n\nHIPPI->SCSI\n\nis not visible.\n\nWhen\n\nin memory.\n\nThis inversion\n\nThis is not a problem\nor SCSI->HIPPI.\n\nis due to the fact that the SODR\n\nwhen the chip is used\n\nIn these two modes\n\nthe GC is used as either\n\na input\n\nin one of it\'s two primary\n\nthe memory\nor output\n\nASIC\n\npath\n\nis transparent\nthe data\n\nwill\n\nand the\nappear\n\n:\n\n............. ::::_:,: _ :_::::: :;_\n.: :_:_\nv:::\n::_::_:\n................ _:::i;::_::_; __\'i: ;:_:;;_;::; ;_ii i_;;_i: :_:_i.: iiiiii;_<ii:ii!;:!:_i_ :!//!;:::i!;;h:i:\n:_:;..........\ni\n;::,:_._: _\n;,;./_ _ ;!i!<_,:i:_;;_i;!,:\ni\n!-::;FI ii_;\n:i!\n_!\nI!F/:i!!/!il;:\n\xc2\xb8i!i;_iiii!_iiii!i\n;!iii;!ii_:iiii!ii!iiii:ii!/i!i\ni;i;!! i!iliiii;i;il;iii:!;ii_i_i_i_i!i_iiii_%iiiiiiiiiii\n;i!ii!ili iiiiiiliiii;i;iiiii\ni\n\nreversed\nmemory\n\nat the memory.\nThis feature\nis not a problem\nis phmarily\na debugging\nfeature\nof this chip.\nFigure\n\nIn addition\n(Mere\n\nshows\n\naddress\n\n) signals\n\nwr\n\n_eque_ce:\n\nGC2M[c]\nto the\n\ncan\n\nthe\n\nwrite\n\nchanging;\nalso\n\n0\n\nof data\n\nthe\n\nbe seen\n\nthe use\n\n0x04030201\n\nmemory\n\ntoggling\n\nsince\n\nat addresses\n\noutput\n\nduring\n\nof the\n\nenable\n\neach\n\nGC as a data\n\n0x00000\n\n(Mem_oe)\n\nof the five\n\n\xe2\x80\xa2\n\nwrites\n\nport\n\nthrough\n\nand\nin this\n\nthe\n\nto access\n\n0x00004.\n\nmemory\n\nwrite\n\nfigure.\n\n370\n\n\xe2\x80\xa2\n\n508\n\n$\nT\n\nItEG_eo\n\nnesst_\nGD\n\nB_t,_\n\n:\n\n0c\n\n0c\n\n0C\n\n0C\n\n\xe2\x80\xa2\n\n5J\n\nwr\n\nGC\n\n,_--_g_\n\n_\n\nGC\n\nI\n\n_::::>_:Nol\n\noi\n\noi\n\nNg_ZCCXoo\n\n0o\n\noo\n\noo\n\nt\nAddress\n\nbooo4\n\n00004\n\n00004\n\n00004\n\n00004\n\n_ooooo\n\no0ooo\n\nooooo\n\nooooo\n\nData\n\n:_n\n\nMEMoe\n\n11\n\nMEMWr\n\n25\n\nolk\n\nFigure\nS_qlle_ce:\n\nGC2M[a]\n\nGC/Memory\n\n2000\n\ntest\n\nstartup\n\n"\n\nand\n\n"\n\nmemory\n\n2126\n\nwrite\n\n"\n\n\xe2\x80\xa2\n\n2200\n\nneg_s41\n_eset\nl_d\nGC\n\nWrite\n\n__n\n\nW___J--[__j\n\n00\n\nGc__ue\n\nO0\n\n_ddress\n\n00\n\nO0\n\n00001\n\n00\n\n00\n\nO0\n\nO0\xe2\x80\xa2..XO000_\n\nO_\n\nO000N\n\n0000_\n\n00003\n\nO000N\n\n0000_\n\nData\nMere\n\noe\n\nFigure\nSequenoe:\n\n0\n\nGC2M[b]\n\xe2\x80\xa2\n\nGC/Memory\n\xe2\x80\xa2\n\n\xe2\x80\xa2\n\ntest\n\xe2\x80\xa2\n\ndata\n\nreadout\n\n\xe2\x80\xa2\n\n\xe2\x80\xa2\n\n"\n\nT\n\nNeff_Sol\nReset\nGC\n\nR_d\n\nGC\n\nWrite\n\nGO\n\nB\'L_\n\nAddre_o\nData\n_lem\n\nI\n\noe\n\nI\n\nI1\n\nI\n\nI._\n\nNem_wr_\n\n25\n\nclk\n\n_K_E__K_::=:::::::::::\n\n.........=:::::=:\'---:_:.-.:-.-.-:::::\n\nI\n\nFigure\n\nGC2M[c]\n\nGC/Memory\nFigures\n\nwrite\n\nGC2M[a:c]\n\nof four\n\naddresses\n\n16B8\n\nO_\n0000_\n\n*Ringing\ninterface\'s\n\nproblems\n\nMemtoGC\n\nwere encountered\n\nregisters.\n\nThese\n\nintermittently\n\noscillations\n\nduring\n\nappear\n\nsome\n\nREAD\n\nto be related\n\noperations\n\nto the test stand\n\nof the GC\n\nand the DAS.\n\nExhaustive\ndebugging\nwas done to find the cause of this tinging. The noise seemed tooccur\nduring a read of MemtoGC\naddress 0x13, but was also observed\nduring READ operations\ntoGC\n\naddresses\n\ncaptured\n\n0xl0,\n\non the\n\nGC_Bus\n\n0xl 1, and 0x12\n\nDAS\n\nduring\n\nto appear\n\n0x76543210.\n\nto see the proper\n\na ,_ariety\n\nto be 0x00\n\nFigure\n\nNOSIE[b]\n\nvalue\n\nas well.\nof tests.\n\nwhen\n\n0x76\n\nappear\nscope.\n\nFigures\n\nthe GC_Bus\n\non the bottom.\n\nThese\n\nfour\n\nand all four\n\nDAS\n\n(0x10-0x13).\n\nin a static\n\nwhile\n\ntime were spent\n\ntrying\n\nstate even\n\nthe chip\n\noscillate\n\nwith\n\nthrough\n\nintact\n\nwithin\n\nsoquGnc_:\n\nFigure\n\nall input and output\nregisters,\n\nfurther\n\n"\n\n2690\n\nprobes\n\ndetailed\n\n-\n\nas captured\n\nby\n\non top and a bit of\nthe read\n\non both one READ\n\nas they\nwithout\n\nany noise.\n\nchanging),\n\nremain\n\n-\n\n"\n\nthe\n\nhours\n\nof\n\nin this ringing\ncontinue\n\nto\n\nthe reading\n\nSince\n\nand the,data\n\nof this phenomenon\n\nwith\n\nMany\n\nand would\n\nfrom the teststand.\nof this chip\n\nof the four\n\nwere captured\n\nthat the chip would\n\nfeature\n\n=\n\nthe noise\nsignal\n\nwas\n\nlong enough\n\noccurs\n\n(no inputs\n\nanalysis\n\nwritten\n\nduring\n\nremoved\n\na debug\n\nshow\n\non\n\nhow the noise\n\nfour READs\n\nmode\n\npattern\n\nas\n\ndata\n\nhas caused\n\ndata\n\nthe GC_RD_\n\nnoise\n\nwere captured\n\nIt was found\n\nin a static\n\nThe\n\nof the\n\nthe GC_B us data is stable\n\nthe oscillations\n\nshows\n\nthis problem.\n\nis primarily\n\nsignals\n\nthe results\n\nthe noise\n\nNOISE[c:f]\n\nshow\n\nshows\n\nNOISE[f]\n\nand the DAS\n\nthe GC interface\nthe affected\n\nbe 0x76.\n\nNOISE[c:d]\n\nNOISE[e]\n\nFigure\n\nto resolve\n\nwith practically\n\ndata\n\nlow READ\n\nshow\n\nNOISE[a]\n\nwhere\n\nFigures\n\nNOISE[c:f]\n\nNote in Figures\n\nREADs.\n\nstate,\n\nreally\n\nmomentarily.\n\nstorage\n\n(0x13)\n\nIn Figure\n\nit should\n\ndigital\n\nregisters\n\nNOISE[a:b]\n\non the other hand, shows\n\nthe 200MHz\nM2GC\n\nFigures\n\nprimarily\nat Mem-\n\nof\n\nappeared\n\nto be\n\nwas not continued.\n\n"\n\n"\n\n9446\n\n$\n\n$\n\n_eg_sel\nRo_et\n\n_c\n\nR_ad\n\nGC\n\nwrit\n\nGc\n\n_u_\n\nu_fq_CL/q_\no\n\nL/---L_3-O0\n\n_00\n\nAddres_\n\n0000_\n\nO0\n\no0004\n\nO0\n\nO0\n\n00004\n\n...\n\n_00000\n\n00000\n\n00000\n\nDa_a\n\n25\n\nclk\n\nFigure\n_ G q110_C0\n\n:\n\n5230\n\n-\n\nNOISE[a]\n\xe2\x80\xa2\n\nIncorrect\n\n\xe2\x80\xa2\n\n\xe2\x80\xa2\n\ndata from\n\xe2\x80\xa2\n\nregister\n"\n\n0x13 (should\n\nbe 0x76).\n\n5_\n\n\xe2\x80\xa2\n\n"\n\n5_00\n\n\xc2\xa2\n\nltog_sol\nReset\nC__.Ksa\nGc..Wrlt\n\nt____F----I__A--L______3----q__I\n\nd__\n\nL_I\n\n_\n\n_cBu,\nAddxc_s\nData\n\n_00\n\n00\n_F_t\'F\n\nCDEF\n\n00\n\n00\n\n00\n\n_-_40000\n\n]IITFF\n0$_ECDEF\n\nL__\n00\n\n00\n40000\n\n0$&ECDEF\n\n.....\n40000\n0$A_CDgF\n\n40000\n\n40000\n\n0_aECDgF\n\n_-a4._o__\nf\',T_.H wr\n\n25\n\nc.lk\n\nFigure\n\nNOISE[b]\n\nCorrect\n\ndata 0x76\n\nfor brief time.\n\n40000\nQ$_CD_F\n\n40000\n09_\n\n0\n\n.\n\n-\n\n\xe2\x80\xa2\n\nII\n--\n\n-,..j\n\ni\n\nPm\n\n\'\n\nI\n\nI\n\nI\n\nI1\nI\n\ni\n\ni\xe2\x80\xa2\n\n1\n}\n\n_i\n\ni,\n\n_,\n\n,i\n\n[ ....\n\n=\n\n;\n\n|\n\n-\n\n_ ii\n\n!\n\n++H-m--H _\n_:I. ........ _-\n\nII:_III,H-\n\n,\n\nI\n\ni...............\niI\n\n...... []\n,\n\n!\'\n\n!\n\n:.,_\n\ni\n\n::,gel,\n\n_-.._\n\ni!\n\n!\n\n_.._,,_\n\n,,\n\ni\n\ni\n\n\'\n\nI\n\n1\n\xe2\x80\xa2\n\n.\n\n"\n\n_\n\ni:il\n\n|\n\n}h\n\n-,;\n\n/\n\xe2\x80\xa2 f ..\n\nFigure\n\n\' :\'i::\ni\n\n[\n1...\n\n-..\n\n= .......\n\nNOISE[c]\n\nFigure\n\nNOISE[d]\n\n11/t\n"\n\ni\n;\n\n,\ni\n\ni\n\ni\n\nt_+_,.-,..,\n....\n\xe2\x80\xa2 r,\n\n-\n\n,._,.,_,.,_\n\ni\'\n!\n\n\'\n\n: \xc2\xa2-] t\n;\ni\n\n"\'\n\nJ\n\nII\n\xe2\x80\xa2\n\n(_j\n\n,_\n\n\xe2\x80\xa2 "..t;p.\n\n\'\n\n.... ,,____\n......\n-_\n\nL_\n\n,\n\n-\n\n\'\n\nFigure\n\n: \'\n\ni\n\n" _ ;\n\ni\n\n:.,\n\n_..--_,, _\n- * _\n.i_:.:\'_ _.li\n=_ ._j"\nI - _ li_|_:_ ......\n. :._ -.|_.]-_\n,\n\n\'_\xc2\xb0 _ _\'\'"\'"\n\n-\'\n\n\xc2\xa2\'\n\ni\n|L!\n\ni\n\nNOISE[e]\n\n!\n\nI\n\nFigure\n\n_.,:I-:_-:_\n\n-r"!\n!\n\n;\n\n&\n\n.\n\ni\ni\n\n!\n\ni\n\nNOISE[f]\n\nFigure XFER[a] shows the WRITE and READ of the five transfer counter registers (RegSel->\n0x0A-0x05). The transfer counter keeps track of the number of words transferred during HIPPI->SCSI\nand SCSI->HIPPI\ndata transfers.\nand automatic\nincrementation.\n\nGC___\n\nrit\n\nAddress\n\n--IiJ\n\n0 O 0_/.\n\nThis counter\n\nwas functional\n\nwith respect\n\nto writing,\n\n_\n\nUUU04\n\nreading,\n\nL_j\nI\n\nUUO04\n\nOOOU_L\n\nD_ta\n\n25\n\nat speed\n\nclk\n\nFigure\n\nXFER[a]\n\nUUU\n\nO_l.\n\nUOUU4\n\nUU\n\nUOdL\n\nGC / SCSI\n\nTesting\n\nAfter\nthree\n\nthe functional\n\nGC/Memory\n\noperation\n\nused by the SCSI interface\nwas\nsingle-bit,\ninterfacing/handshaking\nGCtoSCSI\n\nand SCSItoGC\n\nchip.\n\nBy allowing\n\nwrite\n\nrequests\n\nportion\n\n(DREQ)\n\ntests were written\nfrom\n\nThe GCtoSCSI\n\nthrough\n\nand GC interfaces\n\ntest was developed.\n\nresponse\n\noutside\n\nthe chip,\n\n(Some\n\ntest involved\n\nso that the tests reflected\ntime for acknowledgment\nthe read\n\nand\n\nsimple\n\nthe resultant\n\nat 50MHz\n\nfrom\n\nI/F. This\n\nthe SCSI\n\nnoise problems\n\nresetting\n\nthe chip,\n\nSCSI\n\noutput\n\ndata\n\nwhich\n\nwere\n\nnot actually\n\nother than the occasional\nmay\n\ncapabilities\n\nwere noted\nloading\n\nagain\n\n357\n\nInternal\n\nalong\n\nwith\n\nassociated\n\nSCSI\n\n-\n\nof the\n\nto read\n\nof the SCSI\n\nduring\n\ninterface\n\nsetting\n\nthe chip into\n\nthe DREQ,\n\nDACKN,\n\nduring\n\naccess\n\n=\n\nthe read\nand\n\nis directly\n\nof the last word\nDACKN\n\ncontrolled\n\ntrigger the appropriate\nproblem.\n\n=\n\nWRN\n\nprint-out showing a\nThe GCtoSCSI\ntest\n\nwith the DREQ\n\nI/F FIFO\n\nand\n\n"\n\nsignals\nby these\nresponse\n\n1995\n\n"\n\n220\n\n\xc2\xa2\nm\n\naddress\n\no\n\n: oooooKoooo,\n\n_ooooa\n\n_o0oo_\n\n_0ooo4\n\no_\n\nm\n\n, l-I\n\n11\n[d\n\n,.\n,.\n\n!\n!\n\n.I\nII\n\nII.\n|"\n__\n\ni\nIDACKI_\n\n&l_mL\nSCS\n\nI\n\n25\n\nclk\n\nm\n\nFigure\nSsquence\n\n:\n\nGC2S[a]\n\nLoading\n\nof the GC2S\n\n2160\n\ndata into memory.\n\n2243\n\nAddress\nData\n\nrE\n\nrDFE\n\n-_IS_F\n\nlb_\n\nl_r\n\n155r\n\n1"55F\n\n155_\n\nlh_F\n\nI_F\n\nMEmos\nMEM_wr_\n\nD_Xq\nDACKN\n_DN\n_BN\nSCSX\n\n25\n\nelk\n\nFigure\n\nGC2S[b]\n\nReading\n\ndata\n\nand\n\nGC read operations.)\n\ndata into memory,\n\nloss of a half word\n\nbe due to the timing\n\nhandshaking.\n\n=\n\nthe\n\ninterface\n\noutput from the SCSI interface.\nFigure\n0xFBFCFDFE)\nat addresses\n0x00000\n\nsignals so failure to issue a DACKN for a data request (DREQ) would\nfrom the SCSI DMA interface.\nThis is not believed to be a functional\nSequence:\n\nusing\n\ncapabilities\n\n(DACKN)\n\nsignals used by the SCSI interface\nis show in Figure GC2S[b].\nAn oscilloscope\ndetail of the DREQ and DACKN\ntiming at 1Mhz is included\nas Figure GC2S[c].\nwas functional\n\nverified\n\nDMA-style\n\nthe response\nsignals\n\nand write\n\nmode, and then monitoring\nthe data subsequently\nshows\nthe loading\nof data 0x04030201\n(inverted\n0x00004,\n\nhad been\n\nThe relatively\n\nthe next logical feature to be tested. Instead\nof using the special\npod for the DAS (which was delivered\nlate to the project),\nthe\n\nthe appropriate\n\nof the chip were verified.\n\nGCtoSCSI\nGC2S[a]\n\nof the memory\n\ntests, the GCtoSCSI\n\nout of SCSI I/F on GC2S\n\ntest:\n\n1_5_\n\nI_sr\n\nI\na\n\n]\n\nj_\n\nr\n\nt4\n;\n\n.t\nT\nl\n\nT\n\ni\nIi\n\ni\n\n;\n\nL\n\n! "_\'\n\n_\n\n1\n\n4.\n\n!\n\n"\n\nT\n\n\'\n\ni\ni\n\nFigure\n\nGC2S[c]\n\nDetails\n\nand DACKN\n\nThe SCSItoGC\ninto SCSItoGC\nSltoGC\nthe\n\nmode\n\nHIPPI\n\nFigure\n\nThis\n\ntests.\n\nAgain\n\nboth by the DAS\nS2GC[a]\n\nthe SCSI\n\nalso\n\nthe data\n\n(DREQ,\n\nbe viewed as the data travels\nlower half-word\nof the value\n\nReg\n\nsel\n\nSCSI\n\nI/F DREQ\n\nthe same\n\nthe SCSI//F\n\nread operations\nin anticipation\n\nintermittent\n\n(0x04030201)\n\nDACKN,\n\nread-out\n\nbeing\n\nRDN_)\n\nwith data, setting\nfrom\n\nthe memory.\n\nof outputting\n\nnoise\n\nthat the data was successfully\nduring\n\n(top)\n\n(oscilloscope).\n\nthe chip, writing\n\ndata in memory\n\ndisplayed\n\nit appeared\n\nsignals\n\nGC/Memory-style\n\nand an oscilloscope\n\nshows\n\nI/F signals\n\nplaces\n\ntest\n\n(bottom)\n\nresetting\n\nand then doing\n\nof operation\n\nI/F.\n\nGC/Memory\nitored\n\ntest involved\n\nmode,\n\nof the SCSI\n\nwritten\n\ntransferred\n\ninto memory\n\nand Memory\n\nI/F signals\n\ninto the SCSI I/F and out the Memory\nwritten into memory.\n\nthe data through\n\nproblems\n\nseen\n\ndespite\n\nof the SCSI data through\nthrough\nData\n\nduring\n\nthe noise\n\nthe\nmon-\n\nthe GC interface.\nthe SCSI I/F. Both\n\n(Mem_oe_,\n\nI/F. The\n\nthe chip\nThe SC-\n\nMem\nsignal\n\nwr .) can\nreflects\n\nthe\n\nO0\n\nO0\n\nO0\n\nO0\n\nO0\n\nO0\n\nO0\n\nO0\n\nO0\n\nO0\n\nO0\n\nO0\n\nO0\n\nO0\n\nO0\n\nO0\n\nO0\n\nO0\n\nO0\n\nO0\n\nO0\n\nO0\n\n0tl\n\nIPO\n\nOO\n\n0O\n\nO0\n\n0O\n\nO0\n\n00\n\n00\n\nO0\n\n0q\n\nO0\n\nOO\n\nO0\n\nO0\n\n00\n\nRe 9 ell:.\n\nc___d\nGC\n\nWrlte\n\n(1_\n\n]_L_\n\n_\n\n_\n\n_\n\n_\nL___l\n\nAddr_e\nDE_a\n\nooooo\n_\n\nooooo\n\nooooo\n--_U301\n\n_m_a\n\n_\n_\n\nooooo\nU3UI\n\nooooo\n0_U/\n\n0_01\n\nr-L_J\n\n_I_1--_0oooo\n020_\n\noo-_)\'l)\'l)-_--_ooooo\n0_01\n\n0_01\n\noo-X-_]5"5"/-U3UI\n\n0_01\n\nF-\n\n_CSI\n\n25\n\nelk\n\nFigure\n\nS2GC[a]\n\nLoading\n\nmemory\n\nduring\n\nS2GC\n\ntest.\n\nHIPPI\n\n/ SCSI\nOnce\n\nTesting\nthe GC,\n\nMemory,\n\nand SCSI interfaces\n\nwas to implement\na test of the HIPPI\ndata paths used by the SODR ASIC\n\nhad been\n\nThe\nHIPPI\n\nH2S test appears\n\nand\nbyte.\n\na clock\n\nthe\n\n50MHz\n\nThese\n\noscillator\n\nWRCLK\ncircuit.\n\nclock\nchip\n\nsignals\n\nclock)\n\nproblems\ninstead\n\nwould\n\nThe resolution\n\nproblems\n\nto be very\n\nSCSI\n\nencountered\n\nall that remained\n\nprobably\n\nof the DAS\n\nclock\n\nsupplied\n\n(25MHz\n\nWRCLK,\n\nand\n\nat the probes.\n\nand the DAS\n\nthis test. Finer\n\nsignals\n\nof the SELB,\n\nup using a ground\n\nHIPPI\n\nsource\n\nand\n\nacquisition\n\nresolution\n\nwould\n\nplane circuit\n\nof the SELB\n\nThe timing\ndestination\n\nand\nand\n\nchips\n\ntwo clocks\n\nmay have played\n\nmoved\n\nevents\n\nat 1MHz\n\nFigure\ndata\n\n(clean),\n\nand\n\n10MHz\n\nH2S[a]\n\nshow\n\nclocked\n\nincrease\n\nwritten\n\nto memory\n\nby one for each\n\nHIPPI\n\n(spikes)\n\nthe beginning\n\nbeing\n\nbeing\n\ndata was dropped\n\nin which\naddress\n\na role in\n\noff of clock\n\nedges.\n\nthe first byte\nall of the data\n\npassed through the chip. Successful\ndata transfers were obtained at clock speeds up\nthe clock appeared\nto have a significant\neffect upon the transfer\nof data. Details of the\n\nthe data pattern\n\nshows\n\nin an actual\n\ntiming\n\nhave\n\nASIC\nthe first\n\nbomd\n\nThere were some successes\nwith HIPH->Mem\nand Mem->SCSI\ntransfers,\nand although\nwas occasionally\ndropped\nbefore getting to memory there were successful\ntests in which\nwas successfully\nto 1MHz. Again\n\nthe chip into\n\nof the two clock\n\ntiming\n\nbe cleared\n\nby the actual\nvectors\n\nor SCSI port and then setting\n\nto the shape\n\nto the relative\n\ncould\n\nbe provided\nduring\n\nsensitive\n\nand\n\nof the DAS\n\nincrementally,\n\nI/F and to integrate\nthe tests to finally test out the two primary\n(HIPPI->SCSI\nand SCSI->HIPPI).\nBoth of these tests involve\n\nresetting\nthe chip, loading the data through either the HIPPI\nthe appropriate\nmode to read data at the other port.\n\nclock\n\ntested\n\nthe first\n0x00000\n\nbyte\n\nbyte\n\nof the loading\n\ninto the HPPPI\n\nstarting\n\n0x02,\n\nwhich\n\n0x03\n\n(This\n\ntomemoi-y.\n\nshows\nwere\n\nin the lower\n\nsignal\n\nHIPPI\n\n...). This figure\n\nH2S[b]\n\ncan be seen\n\nleft 0x0201\n\nThe\n\nH2Sclock[a,b].\n\ndata\n\nthe Data\n\n0x00000.\n\nI/F. Figure\n\nwas not dropped,\n\nof HIPPI\n\nI/F while\n\nat address\n\n(ie. 0x01,\n\nby the HIPPI\n\nare 0x0403\n\ncan be seen in Figures\n\ndata\n\nalso\n\nshows\n\nbytes.)\n\nhow\n\nwhose\n\nvalue\n\nthe first byte of\n\nof a HIPPI->SCSI\nbytes\n\nFigure\n\nsignal\n\nthe lower half of\n\nare bytes\n\nthe beginning\nthe upper\n\nThe HIPPI\n\nshows\n\nof memory\n\nH2S[c]\n\nshows\n\ntest\ndata\n\nat\n\nthe begin-\n\nning of the data output through the SCSI 1/I7. The SCSI data can be seen incrementing\nproperly\n(other\nthan the first byte) in this figure. The address does not change during this portion of the test since the\nSCSI data is being read from the SCSI UF FIFO.\n_equence\n\n:\n\n_03\n,L\n\n240\n\n_,\n_eg__l.\n\nu\'cwrit\n\no\'.\n\ne\n\nOiC__\n\nI\n\n_\n____\n]pata\n\n00\n\n0b\n\no0\n\nO0\n\nO0\n\nO0\n\nO0\n\nO0\n\nO0\n\nO0\n\nO0\n\nO0\n\nO0\n\nO0\n\nO0\n\nO0\n\nO0\n\nO0\n\nO0\n\n,,\n, O0\n\nXdd:_\n\n"r\n\n_\n\n\'\nI\n\n\'\noloa\n\nOO\n\n,\n\nO0\n\nooooo i\n\nO0\n\nOO\n\nooooo\n\nO0\n\nO0\n\nO0\n\nooooo\n\nO0\n\nO0\n\nooooo\n\n\'\n\'\noi_)a\n\nozoa\n\no_oa\n\nozoa\n\n0000\n\n0000\n\n--\n\nL__.J\nozoa\n\n0000\n\nO0\n\nOO\n\nooooo kooool\n\n_\n\ni\n\nO0\n\nO0\n\nO0\n\noo-koooo:_\n\n._I--_\nI__.J\n-Xo\'_o6\n\nO0\n\nO0\n\nO0\n\noo-koooo_\n--\n\nt___l\noYo_ _oro_.\n\nO0\n\noo-)(][])][_l[]\n\nJ--t._.._.______J_\nL__I\nozo,,o_oa\n_\n\n1___\noa=o):,\n\nl)Rl_:q\nI\n.\n\nDAC_\'N\n_)C$I\n\nI\n,\n\ni\n\xe2\x80\xa2\n\ngO00\ni\n\xc2\xb0\n\n\xc2\xa2\n\n_\'IPP\n\n0000\n\ni\n\nI\n\nO00O\n\nOOO0\n\n0000\n\n0000\n\nI\n\nI\n\n25 elk\n\nFigure\n\nH2S[a]\n\nHIPPI\n\ndata\n\ninput and\n\nMemory\n\nWRITE.\n\nOOO0\n\n0000\n\n0000\n\n")l:)OF) ZHIAI0[ .(s!ou\n\npu_ q_op\n\n\xe2\x80\xa2]nd]no\n\n00\n\n00\n\n00\n\n00\n\n00\n\n00\n\n00\n\n00\n\nISDS\n\n00\n\nZHIAI I UUOlD [q\'u])l_oPsz:\n\nH soan_ H\n\n]so] SZH [_]SZH oan3H\n\n00\n\n00\n\n00\n\n00\n\n00\n\n00\n\n0fl\n\n00\n\n00\n\n00\n\nco_o\xc3\x97\n\n00\n\n01_00\n\nO0\n\n0_,00\n\nOO\n\nO0\n\nO0\n\nOt\'O0\n\nO0\n\n01_00\n\nO0\n\nO0\n\n01PO0\n\nO0\n\n0_\'0o\n\nOO\n\nO@\n\n01POO\n\nO0\n\nO0\n\n01"00\n\nO@\n\nOt\'OO\n\nO0\n\nO0\n\noooQ\n\nO0\n\n00\n\nISD$\n\n0_0o\n\n01_00\n\nOO\n\nQ0\n\n"_:l.l_a\n\nO0\n\nO.\n\n1_I]{t_3PD\ne_T_X--OD\n\nOO-_\n\n:--.O0\n\nO0 "\n\nO0\n\nOO\n\nO0\n\nOO\n\n00=;,\n\nO0 - -.\n\nO0 ....\n\nO0\n\n.\'--GO\n\n:\'"\n\n.@O\n\nO@ \xe2\x80\xa2\n\nOO\n\n-\n\nO0\n\nO0\n\nOO\n\nO0\n\nOil\n\n?\n\xe2\x80\xa2\n\n\xe2\x80\xa2\n\n\xe2\x80\xa2\n\n\xe2\x80\xa2\n\n\xe2\x80\xa2\n\n?\n\n$9_\n\n\xe2\x80\xa2\n\n\xe2\x80\xa2\n\n"a]\xc2\xa3q ]sag jo sso i o N "_nd}no ISDS jo ]a_ls aadoad\n\nl\n\nGO\n\n0o\n,_o\n\n"1[\n\nTqOT\n\nTgOT\n\n0o\n\n"[_Ol\n\n_0ooo\n\nEOOOO\nn0\n\n00\n\n[q]SZH\n\n_" l_{[\n\n_oooo\nOo\n\n00\n\n: OI>I=BI_BI_\n\noan3H\n\nTGOT\n\neoo00\nO0\n\n00_\n\ns_xppv\nI _II\n\n_\n\nHT o--_;\n\noo\n\n"[el_;--Jl_O\'_I\n\n00\n\nZ\n\nHTO--G_\n\nO0\n\n[_0000\n\n_OOO0\n\n_0000\n\n_0000\n\n_ s_\n\n511DPV\n\nT\n\nT\n6_,T;, =\n\nT\n.\n\nOO_\n\n: ooxx_rul:)os\n\niii!_i_i_i_i_[i!i[_!i[iii[_iii_iiii_ii_i[_iiii_i_i_ii!_iii_[!_iiii_!_ii_:i!ii!!_iii_!_i_i!_i_ii_i_i_i_ii_i_!_[;!i!!i_;i!i_!ii!_!i!_ii: :_:::::,__::.:: :_:_:_::-::::._::_: ::: :_:_: ::_:_._:_..\n_i:iiiTiil;_:iiiii!!ii_i!_i!iii:i:i!iii_i_iii_ii! i._! ii:i:i\n\xc2\xb8!_I!IT71_:5\n2 7T::!i\xc2\xb8i :_: :: 7 i::_:i/:!\n:\n::_:::; _: ::: \'_::\n_\n::._::_:_:::_:\n:::: ;\n_:\n_:_ _ _:_: :_.:: :\n.:_:\n_ :._\n.\n\n..... ............ :: ,>:\n_\n\',::_\n\n.... _:_ _ :\'__: :> : _ : .... _ :\n\nThe SCSItoHIPPI\nI/F and then emulating\nS2H[a] shows\nFigure S2H[b]\n\n:: \xe2\x80\xa2\n\ntiming\n\n!.......\n\nat 50MHz.\n\nof the HIPPI\n\n:_:_:! ::0! _/;: :_:v\xe2\x80\xa2:_f:::_:::il\n!i!\n\xc2\xb8!_!_!:_:_:_!_i!i&_;_ii_!!;_:_!_;_!;/!i_;_iii_i_;i_\n\nThis test involves\n\nSource/Dest\n\nchipsto\n\nwriting\n\ndata into the SCSI\n\nread data out of the HIPPI\n\nO0\n\nas bytes\n\nO0\n\n0x01,\n\nO0\n\n0x02, 0x03,.\n\nO0\n\nO0\n\nO0\n\n0x04. This test perfromed\n\nO0\n\nO0\n\nO0\n\nO0\n\nI/F. Figure\n\nthe SCSI I/F.\nthe read out of\n\nsuitably\n\nat a speed\n\nO0\n\n00.\n\nO0\n\nO0\n\nO0\n\nO0\n\nO0\n\nO0\n\nof\n\nRead\n\nGC\n\n\xe2\x80\xa2\n\nthe last part of data 0x04030201\nbeing written into memory\nthrough\nshows the IFIELD value 0x49 (0xB6) on the HIPPI data bus and then\n\nO0\n\nCG\n\n: -\n\ntest was successful\n\nHIPPI data which appears\n50MHz without problems.\n\n_egSel\n\n_\n\nK tit\n\nGCBu9\n\nO0\n\nDat_\n\nO0\n\nO0\n\n0_01\n\nO0\n\nO0\n\nOaOZ\n\nO0\n\nO_Ol\n\nO0\n\n.\n\nO0\n\nOQOI\n\nO0\n\nO0\n\n0301\n\n0\n\n0301\n\nO_Ol\n\nOaOl\n\n0\n\nOa01\n\noe\nwr\nSCSI\nD_Q\nDACI_N\n\n25\n\nclk\n\nHI\'fi\nnxPF__ln-00\ngIPPl\n\nin-Ol\n\nHIPPIo_t\n\n0\n\n20\n\n20\n\n20\n\nFigure\n\n_0\n\nS2H[a]\n\n_0\n\n30\n\nLoading\n\n_0\n\n20\n\n30\n\ndata into memory\n\n2U\n\n20\n\n_0\n\nthrough\n\nSCSI\n\n30\n\n30\n\nI/F.\n\n_\n\nRegSe_\n\n.\n\n00\n\n00\n\n00\n\n0o\n\n0o\n\n00\n\n00\n\n00\n\n00\n\n00\n\n00\n\n0o\n\n00\n\n0o\n\n00\n\n00\n\n00\n\n0{\n\nO0\n\nO0\n\nO0\n\nO0\n\nO0\n\nO0\n\nO0\n\nO0\n\nO0\n\nO0\n\nO0\n\nO0\n\nO0\n\nO0\n\nO0\n\nO0\n\nO0\n\nO0\n\nO_\n\nRead\n\nGC\n\n00\n\nO0\n\nCG\n\n00\n\n_rlt\n\nGC,,...._\n\nD&t&\n\n_291\n\nO2Ol\n\n0201\n\n0201\n\n0301.\n\n0301\n\n020).\n\n_0_.\n\n020_,\n\n020),\n\nU201\n\nO?\n\n000_\n\n000_\n\n000_\n\n0000\n\n0000\n\n0000\n\nQO00\n\n_OOU\n\nO00U\n\nO00U\n\nUO00\n\nO0\n\n-X_o\n\nao\n\n_oe_\n_wr\nS_SI\n\nm_zq\nDACKN\n\n25\n\nelk\n\nHIPFI\n_IPPI\n_IPP\nwIppIout\n\n_\n\n_6\n\nE6\n\n30\n\nao\n\nin-00\nI_tn-O\n\n1--\'_\n30\n\nao\n\n_o\n\n_o\n\n-_o\n\n=o\n\n--_Xao\n\n_o\n\n-_o\n\nS2H\n\ntest.\n\ni\n\nFigure\n\nS2H[b]\n\nReading\n\nHIPPI\n\ndata\n\nout during\n\n30\n\n-_30\n\n\'30\n\ni\n\nResults\nThe\n\nDAS\n\noperational\nand setup\n\ntest results\n\nat speeds\nlimitations\n\npaths. Many\n\nof the DAS,\n\ncards\n\ncurrently\nInstead,\n\ntests, this may mean\n(32b)\n\nplane\n\nwas\n\ncycle in order\n\nteststand,\n\nclock circuitry\n\n(8Kx36b)\n\nSince\ntiming\n\nof the DAS\nin functionally\n\ndata\n\nand a custom\n\nthat the\n\npaths\nprinted\n\nof such\n\nIdeally\n\n(and\ntesting\n\nchips.\n\n: Best\n\nSpeed\n\n:\n\nfrom\n\nmemory,\n\nthe DAS\n\nThe memory\ntests\n\nlimitations\n\ncannot\n\nASIC\'s\n\nfastest\n\nspeed\n\ndesign\nshould\n\ndata\n\nas well\n\nor eliminated\non the\n\nbe captured\n\nof test can be captured.\n\npopulated\n\nof it), and\nResults\n\ndesign\n\nfrom\nspeed\n\nwith the actual\n\nnation chips. Noise problems\nencountered\nduring tests involving\ninconsequential.\nA table of results is included below.\n\nTest\n\nto be\n\nFor large\n\nat which\n\nspeed,\n\nwide\n\nour sampling\n\nbe taken\n\nevery\n\nclock\n\ninterfaces.\n\nat the 50MHz\n\nboard\n\nASIC\n\nas timing,\n\ncan be reduced\n\nsamples\n\nour knowledge\nthese\n\nderived\n\ntests. The\n\nmore\n\nMBC\n\nas well\n\nof long\n\nportions\n\nof the SODR\n\nwill operate\ncircuit\n\nresults\n\nSODR\n\nfor most tests of the major\n\ncircuit.\n\nthis was the SODR\ncycle.\n\nprobes,\n\nconnections\n\noscillator\n\nall portions\n\nper clock\n\nthe response\n\nwas made\nASIC\'s\n\nmeans\n\nDAS\n\ntests at 50MHz\n\nbe set so that the desired\n\nis 50MHz.\nsamples\n\nthe limitations\n\nsuccess\n\nall of the SODR\n\nand clock\n\nin the\n\ndue to the clocks\n\nof wire-wrap\n\nboard\n\nruns to verify\n\nonthe\n\nsuccessful\n\nnumber\n\nseveral\n\nto monitor\n\nDespite\n\nand\n\nmust\n\nonly two\n\nnoise\n\nwith the noise\n\ntriggers\n\ndata can be acquired\n\nresolution\n\nprevented\n\ncircuit\n\ninstalled\n\nthat all of the interfaces\nClock\n\nassociated\n\nby the length\n\nwith the use of a ground\ncompletely.\n\nshown\n\nup to lus (1MHz).\n\nof the problems\n\nas that introduced\nDAS\n\nhave\n\nProblems\n\nthese\nHIPPI\n\nthe GC interface\n\n:\n\nSTATUS\n\n:\n\n50MHz\n\n: NONE\n\nMtoGC\n\n:\n\n50MHz\n\n: Intermittent\n\nnoise\n\n: Functional\n\nGC Read/Write\n\n:\n\n50MHz\n\n: Intermittent\n\nnoise\n\n: Functional\n\nXfer\n\n:\n\n50MHz\n\n: NONE\n\n: Functional\n\nGCtoSCSI\n\n:\n\n50MHz\n\n: NONE\n\n: Functional\n\nSCSItoGC\n\n:\n\n50MHz\n\n: Intermittent\n\nHIPPItoSCSI\n\n:\n\n1 MHz\n\n: Lost first byte,\n\nSCSItoHIPPI\n\n:\n\n50MHz\n\n: NONE\n\n: Functional\n\nclock noise\n\nproblems\n\nwith\n\ntests indicate\n\nthe\nthat\n\nwith the use of dedicated\n\nGCtoMem\n\nnoise\n\nthe\n\n: Functional\n: Functional\n: Functional\n\nSource\n\nand Desti-\n\nare believed\n\nto be\n\nIX. Recommendations\n1) The\n\ndesign\n\nperformed\n\nprocess\n\nwith\n\nby US2 was\n\nthe front\n\nshown\n\nend work\n\nto be viable.\n\nprovided\n\nAlthough,\n\nby NASA\n\ntwo tools could\n\nto provided\ngreater confidence-in\nthe final devices.\nA fault\nand a critical timing tool for identifying\ncritical data paths.\n\n2) When\nearly\n\nworking\n\nclosely\n\non. Phone,\n\nwith a West\n\nfax, express\n\nmail,\n\nElectronic\ncommunications\nthis project.\n\n3) It is important\nthere\nseem\n\nis a compelling\nto always result\n\n4) Technical\n\ne-mail,\n\nare very\n\nto freeze\n\ncoast company\n\nit is important\n\nfor information\n\nversion\n\nmanagement\n\nmust\n\nbe setup\n\nto establish\n\nbefore\n\nwork starts\n\nover\n\nsystems\n\nupgrades\n\nand\n\nfabrications\n\ninto the design\n\ntool for generating\n\nexchange,\n\nand operating\n\nreason to do otherwise.\nSystems\nin at least a week of down time.\n\nthe layout\n\nbe added\n\ncoverage\n\nand ftp will all be required\n\nimportant\n\nthe software\n\nand\n\ngood communication\nthe course\n\nof a design.\n\nand were a problem\n\nversion\n\nare never\n\non the project.\n\nduring\n\nof the system\n\neasy\n\nwith EDA\n\nIt should\n\nresponsibility\nfor what portions\nof the design work and who has authority\ntechnical\ndecisions.\nTechnical\nreviews should also be regularly\nscheduled.\n\nflow\n\ntest vectors\n\nover\n\nunless\n\ntools\n\nbe clear\n\nand\n\nwho has\n\nthe designers\n\nfor\n\nX. Conclusions\nAll work\ncompleted.\n\nassociated\nwith\nSpecifically:\n\nthe\n\n1) A 144 pin CMOS\n2) Ten prototypes\n3) Independent\n\nwere\n\ndesign\n\nend design\n\n5) All work\n\nASIC\n\nMemory\n\nfabricated\n\nprocess\n\nControl\n\nby US2 and passed\n\nand US2 for layout\n\nusing\n\nResearch\n\nGrant\n\nhas\n\nbeen\n\nacceptance\n\na Textonics\nexercised\n\ntesting.\n\nDAS.\nusing\n\nNASA\n\ntools\n\nfor\n\nand fabrication.\n\ninternally\n\nwas completed\n\nASIC\n\nand simulated.\n\nwas effectively\n\nwas was document\n\n6) This final report\n\nBuffer\n\nwas designed\n\ntest were run at NASA\n\n4) The ASIC\nfront\n\nSODR\n\nand through\n\nand submitted\n\npublication.\n\nto NASA.\n\nXI. Acknowledgments\nThis\n\nwork\n\norganizations.\nHines,\n\nSteve\n\nwas\n\na collaborative\n\nI would\n\nlike to give\n\nCampbell\n\nand Steve\n\neffort\nspecial\nComer\n\nwith\n\npersonnel\n\nthanks\n\nto Tom\n\nfrom\nShull,\n\nNASA,\nJerry\n\nfor their help and support\n\nCNU,\n\nTucker,\n\nthroughout\n\nUS2,\nSteve\n\nSAIC\n\nJmczyk,\n\nthis project.\n\nother\nGlenn\n\nAppendicies\nA) Schematics\n1) SODR\n\nMBC\n\n2) HIPPI\n\nAsic (Hierarchical)\n\nVerilog\n\nModels\n\nB) Test Files\n1) SODR\n\nFunctional\n\n2) SODR\n\nAcceptance\n\n3) SODR\n\nDAS\n\nC) Related\n\nTest Stimulus\nTest Stimulus\n\nPublications\n\n2) An ASIC\n\nData\n\n2) AMCC\n\nInterested\ncontacting:\nOffice\n\nhereby\n\npersons\n\nNews,\n\nTelephone:\nWhen\nRobert\n\n(804)\n\n5th NASA\n\nomitted\n\nto their\n\nSymposium\n\nCMOS\n\nHIPPI\n\nFAS366\n\nStatic\n\nRAM\n\nModule\n\nSource/Destination\n\nSCSI II Processor\n\ninformed\n\nthat\n\navail\n\nappendices\n\nthemselves\n\nhave\n\nbeen\n\nof a copy\n\nof the\n\ndue\n\nappendices,\n\naggregate\n\nif needed,\n\nby\n\nPrograms\n\nChristopher\nNewport\n50 Shoe Lane\nNewport\n\n256Kx32\n\nshould\n\nof Sponsored\n\nDisk System,\n\nStorage\n\nSheets\n\n$2020/$2021\n\n3) EMULEX\n\non Mass\n\nOverview\n\n1) IDT 7MP4045\n\nare\n\nStorage Optical Disk System, 12th IEEE Symposium\nG. Hines, S. Jurczyk, R. Hodson\n\nMemory Buffer Controller for a High Speed\non VLSI Design, R. Hodson, S. Campbell\n\nOperation\n\nE) Related\n\nReaders\nbulk.\n\nFile (US2)\n\nTest File\n\n1) A Spacecraft\nMass\nSystems,\n\nD) DAS\n\nFile\n\nUniversity\n\nVirginia\n594-7266\n\n23606-2998\nFacsimile\n\n(804)\n\n594-7713\n\nrequesting\na copy please\nrefer to NASA\nF. Hodson,\naccount\nnumber\n33170\n\nGRANT\n\nNUMBER\n\nNAG-l-1439,\n\nPI Dr.\n\n'