# Reading C:/intelFPGA/17.0/modelsim_ase/tcl/vsim/pref.tcl
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:49:18 on Nov 20,2017
# vlog -reportprogress 300 ./forwardingUnit.sv 
# -- Compiling module forwardingUnit
# -- Compiling module forwardingUnit_testbench
# 
# Top level modules:
# 	forwardingUnit_testbench
# End time: 15:49:18 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:49:18 on Nov 20,2017
# vlog -reportprogress 300 ./PipelinedProcessor.sv 
# -- Compiling module PipelinedProcessor
# -- Compiling module PipelinedProcessor_testbench
# 
# Top level modules:
# 	PipelinedProcessor_testbench
# End time: 15:49:18 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:49:18 on Nov 20,2017
# vlog -reportprogress 300 ./CPUControl.sv 
# -- Compiling module CPUControl
# -- Compiling module CPUControl_testbench
# 
# Top level modules:
# 	CPUControl_testbench
# End time: 15:49:18 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:49:18 on Nov 20,2017
# vlog -reportprogress 300 ./IFETCH.sv 
# -- Compiling module IFETCH
# -- Compiling module IFETCH_testbench
# 
# Top level modules:
# 	IFETCH_testbench
# End time: 15:49:18 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:49:18 on Nov 20,2017
# vlog -reportprogress 300 ./REGDEC.sv 
# -- Compiling module REGDEC
# -- Compiling module REGDEC_testbench
# 
# Top level modules:
# 	REGDEC_testbench
# End time: 15:49:18 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:49:18 on Nov 20,2017
# vlog -reportprogress 300 ./EX.sv 
# -- Compiling module EX
# -- Compiling module EX_testbench
# 
# Top level modules:
# 	EX_testbench
# End time: 15:49:18 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:49:18 on Nov 20,2017
# vlog -reportprogress 300 ./MEM.sv 
# -- Compiling module MEM
# -- Compiling module MEM_testbench
# 
# Top level modules:
# 	MEM_testbench
# End time: 15:49:18 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:49:18 on Nov 20,2017
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 15:49:19 on Nov 20,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:49:19 on Nov 20,2017
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# -- Compiling module regstim
# 
# Top level modules:
# 	regstim
# End time: 15:49:19 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work PipelinedProcessor_testbench 
# Start time: 15:49:19 on Nov 20,2017
# Loading sv_std.std
# Loading work.PipelinedProcessor_testbench
# Loading work.PipelinedProcessor
# Loading work.IFETCH
# Loading work.programCounter
# Loading work.instructmem
# Loading work.register
# Loading work.signExtend
# Loading work.adder64Bit
# Loading work.full_adder
# Loading work.REGDEC
# Loading work.regfile
# Loading work.decoder5to32
# Loading work.decoder2to4
# Loading work.nor64to1
# Loading work.nor16to1
# Loading work.zeroPad
# Loading work.EX
# Loading work.alu
# Loading work.flags
# Loading work.MEM
# Loading work.datamem
# Loading work.MOVUNIT
# Loading work.MOVCntrl
# Loading work.CPUControl
# Loading work.forwardingUnit
# Loading work.D_FF
# Loading work.D_FF_Enable
# Loading work.mux2to1
# Loading work.decoder3to8
# Loading work.mux32to1
# Loading work.mux16to1
# Loading work.mux8to1
# Loading work.mux4to1
# ** Warning: (vsim-PLI-3003) ./PipelinedProcessor.sv(72): [TOFD] - System task or function '$diplay' is not defined.
#    Time: 0 ps  Iteration: 0  Instance: /PipelinedProcessor_testbench File: ./PipelinedProcessor.sv
# ** Warning: Design size of 13538 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Megan Swanson  Hostname: DESKTOP-HLF79EF  ProcessID: 1468
#           Attempting to use alternate WLF file "./wlftqkytr1".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftqkytr1
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ../benchmarks/test11_Sort.arm
# ** Error (suppressible): (vsim-12023) ./PipelinedProcessor.sv(72): Cannot execute undefined system task/function '$diplay'
# ** Note: $stop    : ./PipelinedProcessor.sv(75)
#    Time: 330250 ns  Iteration: 1  Instance: /PipelinedProcessor_testbench
# Break in Module PipelinedProcessor_testbench at ./PipelinedProcessor.sv line 75
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:01:03 on Nov 20,2017
# vlog -reportprogress 300 ./forwardingUnit.sv 
# -- Compiling module forwardingUnit
# -- Compiling module forwardingUnit_testbench
# 
# Top level modules:
# 	forwardingUnit_testbench
# End time: 16:01:03 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:01:03 on Nov 20,2017
# vlog -reportprogress 300 ./PipelinedProcessor.sv 
# -- Compiling module PipelinedProcessor
# -- Compiling module PipelinedProcessor_testbench
# 
# Top level modules:
# 	PipelinedProcessor_testbench
# End time: 16:01:03 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:01:03 on Nov 20,2017
# vlog -reportprogress 300 ./CPUControl.sv 
# -- Compiling module CPUControl
# -- Compiling module CPUControl_testbench
# 
# Top level modules:
# 	CPUControl_testbench
# End time: 16:01:03 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:01:03 on Nov 20,2017
# vlog -reportprogress 300 ./IFETCH.sv 
# -- Compiling module IFETCH
# -- Compiling module IFETCH_testbench
# 
# Top level modules:
# 	IFETCH_testbench
# End time: 16:01:03 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:01:03 on Nov 20,2017
# vlog -reportprogress 300 ./REGDEC.sv 
# -- Compiling module REGDEC
# -- Compiling module REGDEC_testbench
# 
# Top level modules:
# 	REGDEC_testbench
# End time: 16:01:03 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:01:03 on Nov 20,2017
# vlog -reportprogress 300 ./EX.sv 
# -- Compiling module EX
# -- Compiling module EX_testbench
# 
# Top level modules:
# 	EX_testbench
# End time: 16:01:03 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:01:03 on Nov 20,2017
# vlog -reportprogress 300 ./MEM.sv 
# -- Compiling module MEM
# -- Compiling module MEM_testbench
# 
# Top level modules:
# 	MEM_testbench
# End time: 16:01:03 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:01:03 on Nov 20,2017
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 16:01:03 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:01:03 on Nov 20,2017
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# -- Compiling module regstim
# 
# Top level modules:
# 	regstim
# End time: 16:01:04 on Nov 20,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 16:01:05 on Nov 20,2017, Elapsed time: 0:11:46
# Errors: 1, Warnings: 4
# vsim -voptargs=""+acc"" -t 1ps -lib work PipelinedProcessor_testbench 
# Start time: 16:01:05 on Nov 20,2017
# Loading sv_std.std
# Loading work.PipelinedProcessor_testbench
# Loading work.PipelinedProcessor
# Loading work.IFETCH
# Loading work.programCounter
# Loading work.instructmem
# Loading work.register
# Loading work.signExtend
# Loading work.adder64Bit
# Loading work.full_adder
# Loading work.REGDEC
# Loading work.regfile
# Loading work.decoder5to32
# Loading work.decoder2to4
# Loading work.nor64to1
# Loading work.nor16to1
# Loading work.zeroPad
# Loading work.EX
# Loading work.alu
# Loading work.flags
# Loading work.MEM
# Loading work.datamem
# Loading work.MOVUNIT
# Loading work.MOVCntrl
# Loading work.CPUControl
# Loading work.forwardingUnit
# Loading work.D_FF
# Loading work.D_FF_Enable
# Loading work.mux2to1
# Loading work.decoder3to8
# Loading work.mux32to1
# Loading work.mux16to1
# Loading work.mux8to1
# Loading work.mux4to1
# ** Warning: (vsim-PLI-3003) ./PipelinedProcessor.sv(72): [TOFD] - System task or function '$diplay' is not defined.
#    Time: 0 ps  Iteration: 0  Instance: /PipelinedProcessor_testbench File: ./PipelinedProcessor.sv
# ** Warning: Design size of 13538 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Megan Swanson  Hostname: DESKTOP-HLF79EF  ProcessID: 1468
#           Attempting to use alternate WLF file "./wlftn9gmn3".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftn9gmn3
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ../benchmarks/test06_MovkMovz.arm
# ** Error (suppressible): (vsim-12023) ./PipelinedProcessor.sv(72): Cannot execute undefined system task/function '$diplay'
# ** Note: $stop    : ./PipelinedProcessor.sv(75)
#    Time: 11750 ns  Iteration: 1  Instance: /PipelinedProcessor_testbench
# Break in Module PipelinedProcessor_testbench at ./PipelinedProcessor.sv line 75
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:35:54 on Nov 20,2017
# vlog -reportprogress 300 ./forwardingUnit.sv 
# -- Compiling module forwardingUnit
# -- Compiling module forwardingUnit_testbench
# 
# Top level modules:
# 	forwardingUnit_testbench
# End time: 16:35:54 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:35:54 on Nov 20,2017
# vlog -reportprogress 300 ./PipelinedProcessor.sv 
# -- Compiling module PipelinedProcessor
# -- Compiling module PipelinedProcessor_testbench
# 
# Top level modules:
# 	PipelinedProcessor_testbench
# End time: 16:35:54 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:35:54 on Nov 20,2017
# vlog -reportprogress 300 ./CPUControl.sv 
# -- Compiling module CPUControl
# -- Compiling module CPUControl_testbench
# 
# Top level modules:
# 	CPUControl_testbench
# End time: 16:35:55 on Nov 20,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:35:55 on Nov 20,2017
# vlog -reportprogress 300 ./IFETCH.sv 
# -- Compiling module IFETCH
# -- Compiling module IFETCH_testbench
# 
# Top level modules:
# 	IFETCH_testbench
# End time: 16:35:55 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:35:55 on Nov 20,2017
# vlog -reportprogress 300 ./REGDEC.sv 
# -- Compiling module REGDEC
# -- Compiling module REGDEC_testbench
# 
# Top level modules:
# 	REGDEC_testbench
# End time: 16:35:55 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:35:55 on Nov 20,2017
# vlog -reportprogress 300 ./EX.sv 
# -- Compiling module EX
# ** Error: ./EX.sv(33): (vlog-2730) Undefined variable: 'DELAY'.
# -- Compiling module EX_testbench
# End time: 16:35:55 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: C:/intelFPGA/17.0/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runlab.do line 12
# C:/intelFPGA/17.0/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog "./EX.sv""
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:36:59 on Nov 20,2017
# vlog -reportprogress 300 ./forwardingUnit.sv 
# -- Compiling module forwardingUnit
# -- Compiling module forwardingUnit_testbench
# 
# Top level modules:
# 	forwardingUnit_testbench
# End time: 16:36:59 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:36:59 on Nov 20,2017
# vlog -reportprogress 300 ./PipelinedProcessor.sv 
# -- Compiling module PipelinedProcessor
# -- Compiling module PipelinedProcessor_testbench
# 
# Top level modules:
# 	PipelinedProcessor_testbench
# End time: 16:36:59 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:36:59 on Nov 20,2017
# vlog -reportprogress 300 ./CPUControl.sv 
# -- Compiling module CPUControl
# -- Compiling module CPUControl_testbench
# 
# Top level modules:
# 	CPUControl_testbench
# End time: 16:36:59 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:36:59 on Nov 20,2017
# vlog -reportprogress 300 ./IFETCH.sv 
# -- Compiling module IFETCH
# -- Compiling module IFETCH_testbench
# 
# Top level modules:
# 	IFETCH_testbench
# End time: 16:36:59 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:36:59 on Nov 20,2017
# vlog -reportprogress 300 ./REGDEC.sv 
# -- Compiling module REGDEC
# -- Compiling module REGDEC_testbench
# 
# Top level modules:
# 	REGDEC_testbench
# End time: 16:36:59 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:36:59 on Nov 20,2017
# vlog -reportprogress 300 ./EX.sv 
# -- Compiling module EX
# ** Error (suppressible): (vlog-10008) ./EX.sv(43): Too many indices (1) for array type ALUOut (dimensionality 0).
# -- Compiling module EX_testbench
# End time: 16:36:59 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: C:/intelFPGA/17.0/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runlab.do line 12
# C:/intelFPGA/17.0/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog "./EX.sv""
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:40:18 on Nov 20,2017
# vlog -reportprogress 300 ./forwardingUnit.sv 
# -- Compiling module forwardingUnit
# -- Compiling module forwardingUnit_testbench
# 
# Top level modules:
# 	forwardingUnit_testbench
# End time: 16:40:18 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:40:18 on Nov 20,2017
# vlog -reportprogress 300 ./PipelinedProcessor.sv 
# -- Compiling module PipelinedProcessor
# -- Compiling module PipelinedProcessor_testbench
# 
# Top level modules:
# 	PipelinedProcessor_testbench
# End time: 16:40:18 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:40:18 on Nov 20,2017
# vlog -reportprogress 300 ./CPUControl.sv 
# -- Compiling module CPUControl
# -- Compiling module CPUControl_testbench
# 
# Top level modules:
# 	CPUControl_testbench
# End time: 16:40:18 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:40:18 on Nov 20,2017
# vlog -reportprogress 300 ./IFETCH.sv 
# -- Compiling module IFETCH
# -- Compiling module IFETCH_testbench
# 
# Top level modules:
# 	IFETCH_testbench
# End time: 16:40:18 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:40:18 on Nov 20,2017
# vlog -reportprogress 300 ./REGDEC.sv 
# -- Compiling module REGDEC
# -- Compiling module REGDEC_testbench
# 
# Top level modules:
# 	REGDEC_testbench
# End time: 16:40:18 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:40:18 on Nov 20,2017
# vlog -reportprogress 300 ./EX.sv 
# -- Compiling module EX
# ** Error (suppressible): (vlog-10008) ./EX.sv(43): Too many indices (1) for array type ALUOut (dimensionality 0).
# -- Compiling module EX_testbench
# ** Error: ./EX.sv(66): (vlog-2730) Undefined variable: 'ALUOut'.
# End time: 16:40:18 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# ** Error: C:/intelFPGA/17.0/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runlab.do line 12
# C:/intelFPGA/17.0/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog "./EX.sv""
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:40:53 on Nov 20,2017
# vlog -reportprogress 300 ./forwardingUnit.sv 
# -- Compiling module forwardingUnit
# -- Compiling module forwardingUnit_testbench
# 
# Top level modules:
# 	forwardingUnit_testbench
# End time: 16:40:53 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:40:53 on Nov 20,2017
# vlog -reportprogress 300 ./PipelinedProcessor.sv 
# -- Compiling module PipelinedProcessor
# -- Compiling module PipelinedProcessor_testbench
# 
# Top level modules:
# 	PipelinedProcessor_testbench
# End time: 16:40:53 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:40:53 on Nov 20,2017
# vlog -reportprogress 300 ./CPUControl.sv 
# -- Compiling module CPUControl
# -- Compiling module CPUControl_testbench
# 
# Top level modules:
# 	CPUControl_testbench
# End time: 16:40:53 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:40:53 on Nov 20,2017
# vlog -reportprogress 300 ./IFETCH.sv 
# -- Compiling module IFETCH
# -- Compiling module IFETCH_testbench
# 
# Top level modules:
# 	IFETCH_testbench
# End time: 16:40:53 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:40:53 on Nov 20,2017
# vlog -reportprogress 300 ./REGDEC.sv 
# -- Compiling module REGDEC
# -- Compiling module REGDEC_testbench
# 
# Top level modules:
# 	REGDEC_testbench
# End time: 16:40:53 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:40:53 on Nov 20,2017
# vlog -reportprogress 300 ./EX.sv 
# -- Compiling module EX
# ** Error (suppressible): (vlog-10008) ./EX.sv(43): Too many indices (1) for array type ALUOut (dimensionality 0).
# -- Compiling module EX_testbench
# End time: 16:40:53 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: C:/intelFPGA/17.0/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runlab.do line 12
# C:/intelFPGA/17.0/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog "./EX.sv""
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:43:17 on Nov 20,2017
# vlog -reportprogress 300 ./forwardingUnit.sv 
# -- Compiling module forwardingUnit
# -- Compiling module forwardingUnit_testbench
# 
# Top level modules:
# 	forwardingUnit_testbench
# End time: 16:43:17 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:43:17 on Nov 20,2017
# vlog -reportprogress 300 ./PipelinedProcessor.sv 
# -- Compiling module PipelinedProcessor
# -- Compiling module PipelinedProcessor_testbench
# 
# Top level modules:
# 	PipelinedProcessor_testbench
# End time: 16:43:17 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:43:17 on Nov 20,2017
# vlog -reportprogress 300 ./CPUControl.sv 
# -- Compiling module CPUControl
# -- Compiling module CPUControl_testbench
# 
# Top level modules:
# 	CPUControl_testbench
# End time: 16:43:17 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:43:17 on Nov 20,2017
# vlog -reportprogress 300 ./IFETCH.sv 
# -- Compiling module IFETCH
# -- Compiling module IFETCH_testbench
# 
# Top level modules:
# 	IFETCH_testbench
# End time: 16:43:17 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:43:17 on Nov 20,2017
# vlog -reportprogress 300 ./REGDEC.sv 
# -- Compiling module REGDEC
# -- Compiling module REGDEC_testbench
# 
# Top level modules:
# 	REGDEC_testbench
# End time: 16:43:17 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:43:18 on Nov 20,2017
# vlog -reportprogress 300 ./EX.sv 
# -- Compiling module EX
# ** Error (suppressible): (vlog-10008) ./EX.sv(43): Too many indices (1) for array type ALUOut (dimensionality 0).
# -- Compiling module EX_testbench
# End time: 16:43:18 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: C:/intelFPGA/17.0/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runlab.do line 12
# C:/intelFPGA/17.0/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog "./EX.sv""
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:44:05 on Nov 20,2017
# vlog -reportprogress 300 ./forwardingUnit.sv 
# -- Compiling module forwardingUnit
# -- Compiling module forwardingUnit_testbench
# 
# Top level modules:
# 	forwardingUnit_testbench
# End time: 16:44:05 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:44:05 on Nov 20,2017
# vlog -reportprogress 300 ./PipelinedProcessor.sv 
# -- Compiling module PipelinedProcessor
# -- Compiling module PipelinedProcessor_testbench
# 
# Top level modules:
# 	PipelinedProcessor_testbench
# End time: 16:44:05 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:44:05 on Nov 20,2017
# vlog -reportprogress 300 ./CPUControl.sv 
# -- Compiling module CPUControl
# -- Compiling module CPUControl_testbench
# 
# Top level modules:
# 	CPUControl_testbench
# End time: 16:44:05 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:44:05 on Nov 20,2017
# vlog -reportprogress 300 ./IFETCH.sv 
# -- Compiling module IFETCH
# -- Compiling module IFETCH_testbench
# 
# Top level modules:
# 	IFETCH_testbench
# End time: 16:44:05 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:44:06 on Nov 20,2017
# vlog -reportprogress 300 ./REGDEC.sv 
# -- Compiling module REGDEC
# -- Compiling module REGDEC_testbench
# 
# Top level modules:
# 	REGDEC_testbench
# End time: 16:44:06 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:44:06 on Nov 20,2017
# vlog -reportprogress 300 ./EX.sv 
# -- Compiling module EX
# -- Compiling module EX_testbench
# 
# Top level modules:
# 	EX_testbench
# End time: 16:44:06 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:44:06 on Nov 20,2017
# vlog -reportprogress 300 ./MEM.sv 
# -- Compiling module MEM
# -- Compiling module MEM_testbench
# ** Error: ./MEM.sv(72): (vlog-2730) Undefined variable: 'ALUOut'.
# End time: 16:44:06 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: C:/intelFPGA/17.0/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runlab.do line 13
# C:/intelFPGA/17.0/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog "./MEM.sv""
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:44:49 on Nov 20,2017
# vlog -reportprogress 300 ./forwardingUnit.sv 
# -- Compiling module forwardingUnit
# -- Compiling module forwardingUnit_testbench
# 
# Top level modules:
# 	forwardingUnit_testbench
# End time: 16:44:49 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:44:49 on Nov 20,2017
# vlog -reportprogress 300 ./PipelinedProcessor.sv 
# -- Compiling module PipelinedProcessor
# -- Compiling module PipelinedProcessor_testbench
# 
# Top level modules:
# 	PipelinedProcessor_testbench
# End time: 16:44:49 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:44:49 on Nov 20,2017
# vlog -reportprogress 300 ./CPUControl.sv 
# -- Compiling module CPUControl
# -- Compiling module CPUControl_testbench
# 
# Top level modules:
# 	CPUControl_testbench
# End time: 16:44:49 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:44:49 on Nov 20,2017
# vlog -reportprogress 300 ./IFETCH.sv 
# -- Compiling module IFETCH
# -- Compiling module IFETCH_testbench
# 
# Top level modules:
# 	IFETCH_testbench
# End time: 16:44:49 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:44:49 on Nov 20,2017
# vlog -reportprogress 300 ./REGDEC.sv 
# -- Compiling module REGDEC
# -- Compiling module REGDEC_testbench
# 
# Top level modules:
# 	REGDEC_testbench
# End time: 16:44:49 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:44:49 on Nov 20,2017
# vlog -reportprogress 300 ./EX.sv 
# -- Compiling module EX
# -- Compiling module EX_testbench
# 
# Top level modules:
# 	EX_testbench
# End time: 16:44:49 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:44:49 on Nov 20,2017
# vlog -reportprogress 300 ./MEM.sv 
# -- Compiling module MEM
# -- Compiling module MEM_testbench
# 
# Top level modules:
# 	MEM_testbench
# End time: 16:44:50 on Nov 20,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:44:50 on Nov 20,2017
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 16:44:50 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:44:50 on Nov 20,2017
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# -- Compiling module regstim
# 
# Top level modules:
# 	regstim
# End time: 16:44:50 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 16:44:51 on Nov 20,2017, Elapsed time: 0:43:46
# Errors: 22, Warnings: 4
# vsim -voptargs=""+acc"" -t 1ps -lib work PipelinedProcessor_testbench 
# Start time: 16:44:51 on Nov 20,2017
# Loading sv_std.std
# Loading work.PipelinedProcessor_testbench
# Loading work.PipelinedProcessor
# Loading work.IFETCH
# Loading work.programCounter
# Loading work.instructmem
# Loading work.register
# Loading work.signExtend
# Loading work.adder64Bit
# Loading work.full_adder
# Loading work.REGDEC
# Loading work.regfile
# Loading work.decoder5to32
# Loading work.decoder2to4
# Loading work.nor64to1
# Loading work.nor16to1
# Loading work.zeroPad
# Loading work.EX
# Loading work.alu
# Loading work.flags
# Loading work.MOVUNIT
# Loading work.MOVCntrl
# Loading work.MEM
# Loading work.datamem
# Loading work.CPUControl
# Loading work.forwardingUnit
# Loading work.D_FF
# Loading work.D_FF_Enable
# Loading work.mux2to1
# Loading work.decoder3to8
# Loading work.mux32to1
# Loading work.mux16to1
# Loading work.mux8to1
# Loading work.mux4to1
# ** Error: (vsim-3063) ./PipelinedProcessor.sv(36): Port 'ALUOut' not found in the connected module (1st connection).
#    Time: 0 ps  Iteration: 0  Instance: /PipelinedProcessor_testbench/dut/execution File: ./EX.sv
# ** Error: (vsim-3389) ./PipelinedProcessor.sv(42): Port 'ALUOut' not found in the connected module (6th connection).
#    Time: 0 ps  Iteration: 0  Instance: /PipelinedProcessor_testbench/dut/memory File: ./MEM.sv
# ** Error: (vsim-3389) ./PipelinedProcessor.sv(42): Port 'DbIn' not found in the connected module (7th connection).
#    Time: 0 ps  Iteration: 0  Instance: /PipelinedProcessor_testbench/dut/memory File: ./MEM.sv
# ** Fatal: (vsim-3365) ./PipelinedProcessor.sv(42): Too many port connections. Expected 16, found 17.
#    Time: 0 ps  Iteration: 0  Instance: /PipelinedProcessor_testbench/dut/memory File: ./MEM.sv
# FATAL ERROR while loading design
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./runlab.do PAUSED at line 20
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:45:05 on Nov 20,2017
# vlog -reportprogress 300 ./forwardingUnit.sv 
# -- Compiling module forwardingUnit
# -- Compiling module forwardingUnit_testbench
# 
# Top level modules:
# 	forwardingUnit_testbench
# End time: 16:45:05 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:45:05 on Nov 20,2017
# vlog -reportprogress 300 ./PipelinedProcessor.sv 
# -- Compiling module PipelinedProcessor
# -- Compiling module PipelinedProcessor_testbench
# 
# Top level modules:
# 	PipelinedProcessor_testbench
# End time: 16:45:05 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:45:05 on Nov 20,2017
# vlog -reportprogress 300 ./CPUControl.sv 
# -- Compiling module CPUControl
# -- Compiling module CPUControl_testbench
# 
# Top level modules:
# 	CPUControl_testbench
# End time: 16:45:05 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:45:05 on Nov 20,2017
# vlog -reportprogress 300 ./IFETCH.sv 
# -- Compiling module IFETCH
# -- Compiling module IFETCH_testbench
# 
# Top level modules:
# 	IFETCH_testbench
# End time: 16:45:05 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:45:05 on Nov 20,2017
# vlog -reportprogress 300 ./REGDEC.sv 
# -- Compiling module REGDEC
# -- Compiling module REGDEC_testbench
# 
# Top level modules:
# 	REGDEC_testbench
# End time: 16:45:05 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:45:05 on Nov 20,2017
# vlog -reportprogress 300 ./EX.sv 
# -- Compiling module EX
# -- Compiling module EX_testbench
# 
# Top level modules:
# 	EX_testbench
# End time: 16:45:05 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:45:05 on Nov 20,2017
# vlog -reportprogress 300 ./MEM.sv 
# -- Compiling module MEM
# -- Compiling module MEM_testbench
# 
# Top level modules:
# 	MEM_testbench
# End time: 16:45:05 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:45:05 on Nov 20,2017
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 16:45:05 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:45:05 on Nov 20,2017
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# -- Compiling module regstim
# 
# Top level modules:
# 	regstim
# End time: 16:45:06 on Nov 20,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work PipelinedProcessor_testbench 
# Start time: 16:44:51 on Nov 20,2017
# Loading sv_std.std
# Loading work.PipelinedProcessor_testbench
# Loading work.PipelinedProcessor
# Loading work.IFETCH
# Loading work.programCounter
# Loading work.instructmem
# Loading work.register
# Loading work.signExtend
# Loading work.adder64Bit
# Loading work.full_adder
# Loading work.REGDEC
# Loading work.regfile
# Loading work.decoder5to32
# Loading work.decoder2to4
# Loading work.nor64to1
# Loading work.nor16to1
# Loading work.zeroPad
# Loading work.EX
# Loading work.alu
# Loading work.flags
# Loading work.MOVUNIT
# Loading work.MOVCntrl
# Loading work.MEM
# Loading work.datamem
# Loading work.CPUControl
# Loading work.forwardingUnit
# Loading work.D_FF
# Loading work.D_FF_Enable
# Loading work.mux2to1
# Loading work.decoder3to8
# Loading work.mux32to1
# Loading work.mux16to1
# Loading work.mux8to1
# Loading work.mux4to1
# ** Error: (vsim-3063) ./PipelinedProcessor.sv(36): Port 'ALUOut' not found in the connected module (1st connection).
#    Time: 0 ps  Iteration: 0  Instance: /PipelinedProcessor_testbench/dut/execution File: ./EX.sv
# ** Error: (vsim-3389) ./PipelinedProcessor.sv(42): Port 'ALUOut' not found in the connected module (6th connection).
#    Time: 0 ps  Iteration: 0  Instance: /PipelinedProcessor_testbench/dut/memory File: ./MEM.sv
# ** Error: (vsim-3389) ./PipelinedProcessor.sv(42): Port 'DbIn' not found in the connected module (7th connection).
#    Time: 0 ps  Iteration: 0  Instance: /PipelinedProcessor_testbench/dut/memory File: ./MEM.sv
# ** Fatal: (vsim-3365) ./PipelinedProcessor.sv(42): Too many port connections. Expected 16, found 17.
#    Time: 0 ps  Iteration: 0  Instance: /PipelinedProcessor_testbench/dut/memory File: ./MEM.sv
# FATAL ERROR while loading design
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./runlab.do PAUSED at line 20
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:47:13 on Nov 20,2017
# vlog -reportprogress 300 ./forwardingUnit.sv 
# -- Compiling module forwardingUnit
# -- Compiling module forwardingUnit_testbench
# 
# Top level modules:
# 	forwardingUnit_testbench
# End time: 16:47:14 on Nov 20,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:47:14 on Nov 20,2017
# vlog -reportprogress 300 ./PipelinedProcessor.sv 
# -- Compiling module PipelinedProcessor
# -- Compiling module PipelinedProcessor_testbench
# 
# Top level modules:
# 	PipelinedProcessor_testbench
# End time: 16:47:14 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:47:14 on Nov 20,2017
# vlog -reportprogress 300 ./CPUControl.sv 
# -- Compiling module CPUControl
# -- Compiling module CPUControl_testbench
# 
# Top level modules:
# 	CPUControl_testbench
# End time: 16:47:14 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:47:14 on Nov 20,2017
# vlog -reportprogress 300 ./IFETCH.sv 
# -- Compiling module IFETCH
# -- Compiling module IFETCH_testbench
# 
# Top level modules:
# 	IFETCH_testbench
# End time: 16:47:14 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:47:14 on Nov 20,2017
# vlog -reportprogress 300 ./REGDEC.sv 
# -- Compiling module REGDEC
# -- Compiling module REGDEC_testbench
# 
# Top level modules:
# 	REGDEC_testbench
# End time: 16:47:14 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:47:14 on Nov 20,2017
# vlog -reportprogress 300 ./EX.sv 
# -- Compiling module EX
# -- Compiling module EX_testbench
# 
# Top level modules:
# 	EX_testbench
# End time: 16:47:14 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:47:14 on Nov 20,2017
# vlog -reportprogress 300 ./MEM.sv 
# -- Compiling module MEM
# -- Compiling module MEM_testbench
# 
# Top level modules:
# 	MEM_testbench
# End time: 16:47:14 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:47:14 on Nov 20,2017
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 16:47:14 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:47:14 on Nov 20,2017
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# -- Compiling module regstim
# 
# Top level modules:
# 	regstim
# End time: 16:47:14 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work PipelinedProcessor_testbench 
# Start time: 16:44:51 on Nov 20,2017
# Loading sv_std.std
# Loading work.PipelinedProcessor_testbench
# Loading work.PipelinedProcessor
# Loading work.IFETCH
# Loading work.programCounter
# Loading work.instructmem
# Loading work.register
# Loading work.signExtend
# Loading work.adder64Bit
# Loading work.full_adder
# Loading work.REGDEC
# Loading work.regfile
# Loading work.decoder5to32
# Loading work.decoder2to4
# Loading work.nor64to1
# Loading work.nor16to1
# Loading work.zeroPad
# Loading work.EX
# Loading work.alu
# Loading work.flags
# Loading work.MOVUNIT
# Loading work.MOVCntrl
# Loading work.MEM
# Loading work.datamem
# Loading work.CPUControl
# Loading work.forwardingUnit
# Loading work.D_FF
# Loading work.D_FF_Enable
# Loading work.mux2to1
# Loading work.decoder3to8
# Loading work.mux32to1
# Loading work.mux16to1
# Loading work.mux8to1
# Loading work.mux4to1
# ** Error: (vsim-3389) ./PipelinedProcessor.sv(42): Port 'DbIn' not found in the connected module (7th connection).
#    Time: 0 ps  Iteration: 0  Instance: /PipelinedProcessor_testbench/dut/memory File: ./MEM.sv
# ** Fatal: (vsim-3365) ./PipelinedProcessor.sv(42): Too many port connections. Expected 16, found 17.
#    Time: 0 ps  Iteration: 0  Instance: /PipelinedProcessor_testbench/dut/memory File: ./MEM.sv
# FATAL ERROR while loading design
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./runlab.do PAUSED at line 20
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:49:41 on Nov 20,2017
# vlog -reportprogress 300 ./forwardingUnit.sv 
# -- Compiling module forwardingUnit
# -- Compiling module forwardingUnit_testbench
# 
# Top level modules:
# 	forwardingUnit_testbench
# End time: 16:49:41 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:49:41 on Nov 20,2017
# vlog -reportprogress 300 ./PipelinedProcessor.sv 
# -- Compiling module PipelinedProcessor
# -- Compiling module PipelinedProcessor_testbench
# 
# Top level modules:
# 	PipelinedProcessor_testbench
# End time: 16:49:41 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:49:41 on Nov 20,2017
# vlog -reportprogress 300 ./CPUControl.sv 
# -- Compiling module CPUControl
# -- Compiling module CPUControl_testbench
# 
# Top level modules:
# 	CPUControl_testbench
# End time: 16:49:41 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:49:42 on Nov 20,2017
# vlog -reportprogress 300 ./IFETCH.sv 
# -- Compiling module IFETCH
# -- Compiling module IFETCH_testbench
# 
# Top level modules:
# 	IFETCH_testbench
# End time: 16:49:42 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:49:42 on Nov 20,2017
# vlog -reportprogress 300 ./REGDEC.sv 
# -- Compiling module REGDEC
# -- Compiling module REGDEC_testbench
# 
# Top level modules:
# 	REGDEC_testbench
# End time: 16:49:42 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:49:42 on Nov 20,2017
# vlog -reportprogress 300 ./EX.sv 
# -- Compiling module EX
# -- Compiling module EX_testbench
# ** Error: ./EX.sv(65): (vlog-2730) Undefined variable: 'Db'.
# End time: 16:49:42 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: C:/intelFPGA/17.0/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runlab.do line 12
# C:/intelFPGA/17.0/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog "./EX.sv""
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:50:02 on Nov 20,2017
# vlog -reportprogress 300 ./forwardingUnit.sv 
# -- Compiling module forwardingUnit
# -- Compiling module forwardingUnit_testbench
# 
# Top level modules:
# 	forwardingUnit_testbench
# End time: 16:50:02 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:50:02 on Nov 20,2017
# vlog -reportprogress 300 ./PipelinedProcessor.sv 
# -- Compiling module PipelinedProcessor
# -- Compiling module PipelinedProcessor_testbench
# 
# Top level modules:
# 	PipelinedProcessor_testbench
# End time: 16:50:02 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:50:02 on Nov 20,2017
# vlog -reportprogress 300 ./CPUControl.sv 
# -- Compiling module CPUControl
# -- Compiling module CPUControl_testbench
# 
# Top level modules:
# 	CPUControl_testbench
# End time: 16:50:02 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:50:02 on Nov 20,2017
# vlog -reportprogress 300 ./IFETCH.sv 
# -- Compiling module IFETCH
# -- Compiling module IFETCH_testbench
# 
# Top level modules:
# 	IFETCH_testbench
# End time: 16:50:02 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:50:02 on Nov 20,2017
# vlog -reportprogress 300 ./REGDEC.sv 
# -- Compiling module REGDEC
# -- Compiling module REGDEC_testbench
# 
# Top level modules:
# 	REGDEC_testbench
# End time: 16:50:02 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:50:02 on Nov 20,2017
# vlog -reportprogress 300 ./EX.sv 
# -- Compiling module EX
# -- Compiling module EX_testbench
# 
# Top level modules:
# 	EX_testbench
# End time: 16:50:02 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:50:02 on Nov 20,2017
# vlog -reportprogress 300 ./MEM.sv 
# -- Compiling module MEM
# -- Compiling module MEM_testbench
# ** Error: ./MEM.sv(73): (vlog-2730) Undefined variable: 'DbIn'.
# End time: 16:50:02 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: C:/intelFPGA/17.0/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runlab.do line 13
# C:/intelFPGA/17.0/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog "./MEM.sv""
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:53:36 on Nov 20,2017
# vlog -reportprogress 300 ./forwardingUnit.sv 
# -- Compiling module forwardingUnit
# -- Compiling module forwardingUnit_testbench
# 
# Top level modules:
# 	forwardingUnit_testbench
# End time: 16:53:37 on Nov 20,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:53:37 on Nov 20,2017
# vlog -reportprogress 300 ./PipelinedProcessor.sv 
# -- Compiling module PipelinedProcessor
# -- Compiling module PipelinedProcessor_testbench
# 
# Top level modules:
# 	PipelinedProcessor_testbench
# End time: 16:53:37 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:53:37 on Nov 20,2017
# vlog -reportprogress 300 ./CPUControl.sv 
# -- Compiling module CPUControl
# -- Compiling module CPUControl_testbench
# 
# Top level modules:
# 	CPUControl_testbench
# End time: 16:53:37 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:53:37 on Nov 20,2017
# vlog -reportprogress 300 ./IFETCH.sv 
# -- Compiling module IFETCH
# -- Compiling module IFETCH_testbench
# 
# Top level modules:
# 	IFETCH_testbench
# End time: 16:53:37 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:53:37 on Nov 20,2017
# vlog -reportprogress 300 ./REGDEC.sv 
# -- Compiling module REGDEC
# -- Compiling module REGDEC_testbench
# 
# Top level modules:
# 	REGDEC_testbench
# End time: 16:53:37 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:53:37 on Nov 20,2017
# vlog -reportprogress 300 ./EX.sv 
# -- Compiling module EX
# -- Compiling module EX_testbench
# 
# Top level modules:
# 	EX_testbench
# End time: 16:53:37 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:53:37 on Nov 20,2017
# vlog -reportprogress 300 ./MEM.sv 
# -- Compiling module MEM
# -- Compiling module MEM_testbench
# 
# Top level modules:
# 	MEM_testbench
# End time: 16:53:37 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:53:37 on Nov 20,2017
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 16:53:37 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:53:37 on Nov 20,2017
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# -- Compiling module regstim
# 
# Top level modules:
# 	regstim
# End time: 16:53:37 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work PipelinedProcessor_testbench 
# Start time: 16:44:51 on Nov 20,2017
# Loading sv_std.std
# Loading work.PipelinedProcessor_testbench
# Loading work.PipelinedProcessor
# Loading work.IFETCH
# Loading work.programCounter
# Loading work.instructmem
# Loading work.register
# Loading work.signExtend
# Loading work.adder64Bit
# Loading work.full_adder
# Loading work.REGDEC
# Loading work.regfile
# Loading work.decoder5to32
# Loading work.decoder2to4
# Loading work.nor64to1
# Loading work.nor16to1
# Loading work.zeroPad
# Loading work.EX
# Loading work.alu
# Loading work.flags
# Loading work.MOVUNIT
# Loading work.MOVCntrl
# Loading work.MEM
# Loading work.datamem
# Loading work.CPUControl
# Loading work.forwardingUnit
# Loading work.D_FF
# Loading work.D_FF_Enable
# Loading work.mux2to1
# Loading work.decoder3to8
# Loading work.mux32to1
# Loading work.mux16to1
# Loading work.mux8to1
# Loading work.mux4to1
# ** Warning: (vsim-3017) ./PipelinedProcessor.sv(36): [TFMPC] - Too few port connections. Expected 29, found 28.
#    Time: 0 ps  Iteration: 0  Instance: /PipelinedProcessor_testbench/dut/execution File: ./EX.sv
# ** Warning: (vsim-3722) ./PipelinedProcessor.sv(36): [TFMPC] - Missing connection for port 'Db'.
# ** Warning: (vsim-3017) ./PipelinedProcessor.sv(42): [TFMPC] - Too few port connections. Expected 17, found 16.
#    Time: 0 ps  Iteration: 0  Instance: /PipelinedProcessor_testbench/dut/memory File: ./MEM.sv
# ** Warning: (vsim-3722) ./PipelinedProcessor.sv(42): [TFMPC] - Missing connection for port 'DbIn'.
# ** Warning: (vsim-PLI-3003) ./PipelinedProcessor.sv(72): [TOFD] - System task or function '$diplay' is not defined.
#    Time: 0 ps  Iteration: 0  Instance: /PipelinedProcessor_testbench File: ./PipelinedProcessor.sv
# ** Warning: Design size of 13538 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Megan Swanson  Hostname: DESKTOP-HLF79EF  ProcessID: 1468
#           Attempting to use alternate WLF file "./wlft6r5fd6".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft6r5fd6
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ../benchmarks/test06_MovkMovz.arm
# ** Error (suppressible): (vsim-12023) ./PipelinedProcessor.sv(72): Cannot execute undefined system task/function '$diplay'
# ** Note: $stop    : ./PipelinedProcessor.sv(75)
#    Time: 11750 ns  Iteration: 1  Instance: /PipelinedProcessor_testbench
# Break in Module PipelinedProcessor_testbench at ./PipelinedProcessor.sv line 75
# A time value could not be extracted from the current line
# A time value could not be extracted from the current line
# A time value could not be extracted from the current line
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:55:39 on Nov 20,2017
# vlog -reportprogress 300 ./forwardingUnit.sv 
# -- Compiling module forwardingUnit
# -- Compiling module forwardingUnit_testbench
# 
# Top level modules:
# 	forwardingUnit_testbench
# End time: 16:55:39 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:55:39 on Nov 20,2017
# vlog -reportprogress 300 ./PipelinedProcessor.sv 
# -- Compiling module PipelinedProcessor
# -- Compiling module PipelinedProcessor_testbench
# 
# Top level modules:
# 	PipelinedProcessor_testbench
# End time: 16:55:39 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:55:39 on Nov 20,2017
# vlog -reportprogress 300 ./CPUControl.sv 
# -- Compiling module CPUControl
# -- Compiling module CPUControl_testbench
# 
# Top level modules:
# 	CPUControl_testbench
# End time: 16:55:39 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:55:39 on Nov 20,2017
# vlog -reportprogress 300 ./IFETCH.sv 
# -- Compiling module IFETCH
# -- Compiling module IFETCH_testbench
# 
# Top level modules:
# 	IFETCH_testbench
# End time: 16:55:39 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:55:39 on Nov 20,2017
# vlog -reportprogress 300 ./REGDEC.sv 
# -- Compiling module REGDEC
# -- Compiling module REGDEC_testbench
# 
# Top level modules:
# 	REGDEC_testbench
# End time: 16:55:39 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:55:39 on Nov 20,2017
# vlog -reportprogress 300 ./EX.sv 
# -- Compiling module EX
# -- Compiling module EX_testbench
# 
# Top level modules:
# 	EX_testbench
# End time: 16:55:39 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:55:39 on Nov 20,2017
# vlog -reportprogress 300 ./MEM.sv 
# -- Compiling module MEM
# -- Compiling module MEM_testbench
# 
# Top level modules:
# 	MEM_testbench
# End time: 16:55:39 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:55:39 on Nov 20,2017
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 16:55:39 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:55:40 on Nov 20,2017
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# -- Compiling module regstim
# 
# Top level modules:
# 	regstim
# End time: 16:55:40 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 16:55:41 on Nov 20,2017, Elapsed time: 0:10:50
# Errors: 11, Warnings: 8
# vsim -voptargs=""+acc"" -t 1ps -lib work PipelinedProcessor_testbench 
# Start time: 16:55:41 on Nov 20,2017
# Loading sv_std.std
# Loading work.PipelinedProcessor_testbench
# Loading work.PipelinedProcessor
# Loading work.IFETCH
# Loading work.programCounter
# Loading work.instructmem
# Loading work.register
# Loading work.signExtend
# Loading work.adder64Bit
# Loading work.full_adder
# Loading work.REGDEC
# Loading work.regfile
# Loading work.decoder5to32
# Loading work.decoder2to4
# Loading work.nor64to1
# Loading work.nor16to1
# Loading work.zeroPad
# Loading work.EX
# Loading work.alu
# Loading work.flags
# Loading work.MOVUNIT
# Loading work.MOVCntrl
# Loading work.MEM
# Loading work.datamem
# Loading work.CPUControl
# Loading work.forwardingUnit
# Loading work.D_FF
# Loading work.D_FF_Enable
# Loading work.mux2to1
# Loading work.decoder3to8
# Loading work.mux32to1
# Loading work.mux16to1
# Loading work.mux8to1
# Loading work.mux4to1
# ** Warning: (vsim-PLI-3003) ./PipelinedProcessor.sv(72): [TOFD] - System task or function '$diplay' is not defined.
#    Time: 0 ps  Iteration: 0  Instance: /PipelinedProcessor_testbench File: ./PipelinedProcessor.sv
# ** Warning: Design size of 13538 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Megan Swanson  Hostname: DESKTOP-HLF79EF  ProcessID: 1468
#           Attempting to use alternate WLF file "./wlftz4dnhg".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftz4dnhg
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ../benchmarks/test06_MovkMovz.arm
# ** Error (suppressible): (vsim-12023) ./PipelinedProcessor.sv(72): Cannot execute undefined system task/function '$diplay'
# ** Note: $stop    : ./PipelinedProcessor.sv(75)
#    Time: 11750 ns  Iteration: 1  Instance: /PipelinedProcessor_testbench
# Break in Module PipelinedProcessor_testbench at ./PipelinedProcessor.sv line 75
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:55:54 on Nov 20,2017
# vlog -reportprogress 300 ./forwardingUnit.sv 
# -- Compiling module forwardingUnit
# -- Compiling module forwardingUnit_testbench
# 
# Top level modules:
# 	forwardingUnit_testbench
# End time: 16:55:54 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:55:54 on Nov 20,2017
# vlog -reportprogress 300 ./PipelinedProcessor.sv 
# -- Compiling module PipelinedProcessor
# -- Compiling module PipelinedProcessor_testbench
# 
# Top level modules:
# 	PipelinedProcessor_testbench
# End time: 16:55:54 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:55:54 on Nov 20,2017
# vlog -reportprogress 300 ./CPUControl.sv 
# -- Compiling module CPUControl
# -- Compiling module CPUControl_testbench
# 
# Top level modules:
# 	CPUControl_testbench
# End time: 16:55:54 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:55:54 on Nov 20,2017
# vlog -reportprogress 300 ./IFETCH.sv 
# -- Compiling module IFETCH
# -- Compiling module IFETCH_testbench
# 
# Top level modules:
# 	IFETCH_testbench
# End time: 16:55:55 on Nov 20,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:55:55 on Nov 20,2017
# vlog -reportprogress 300 ./REGDEC.sv 
# -- Compiling module REGDEC
# -- Compiling module REGDEC_testbench
# 
# Top level modules:
# 	REGDEC_testbench
# End time: 16:55:55 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:55:55 on Nov 20,2017
# vlog -reportprogress 300 ./EX.sv 
# -- Compiling module EX
# -- Compiling module EX_testbench
# 
# Top level modules:
# 	EX_testbench
# End time: 16:55:55 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:55:55 on Nov 20,2017
# vlog -reportprogress 300 ./MEM.sv 
# -- Compiling module MEM
# -- Compiling module MEM_testbench
# 
# Top level modules:
# 	MEM_testbench
# End time: 16:55:55 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:55:55 on Nov 20,2017
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 16:55:55 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:55:55 on Nov 20,2017
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# -- Compiling module regstim
# 
# Top level modules:
# 	regstim
# End time: 16:55:55 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 16:55:56 on Nov 20,2017, Elapsed time: 0:00:15
# Errors: 1, Warnings: 4
# vsim -voptargs=""+acc"" -t 1ps -lib work PipelinedProcessor_testbench 
# Start time: 16:55:56 on Nov 20,2017
# Loading sv_std.std
# Loading work.PipelinedProcessor_testbench
# Loading work.PipelinedProcessor
# Loading work.IFETCH
# Loading work.programCounter
# Loading work.instructmem
# Loading work.register
# Loading work.signExtend
# Loading work.adder64Bit
# Loading work.full_adder
# Loading work.REGDEC
# Loading work.regfile
# Loading work.decoder5to32
# Loading work.decoder2to4
# Loading work.nor64to1
# Loading work.nor16to1
# Loading work.zeroPad
# Loading work.EX
# Loading work.alu
# Loading work.flags
# Loading work.MOVUNIT
# Loading work.MOVCntrl
# Loading work.MEM
# Loading work.datamem
# Loading work.CPUControl
# Loading work.forwardingUnit
# Loading work.D_FF
# Loading work.D_FF_Enable
# Loading work.mux2to1
# Loading work.decoder3to8
# Loading work.mux32to1
# Loading work.mux16to1
# Loading work.mux8to1
# Loading work.mux4to1
# ** Warning: Design size of 13538 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Megan Swanson  Hostname: DESKTOP-HLF79EF  ProcessID: 1468
#           Attempting to use alternate WLF file "./wlft26m0ix".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft26m0ix
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ../benchmarks/test06_MovkMovz.arm
# end reached at:             10750000
# ** Note: $stop    : ./PipelinedProcessor.sv(75)
#    Time: 11750 ns  Iteration: 1  Instance: /PipelinedProcessor_testbench
# Break in Module PipelinedProcessor_testbench at ./PipelinedProcessor.sv line 75
write format wave -window .main_pane.wave.interior.cs.body.pw.wf {C:/Users/Megan Swanson/Desktop/EE469/lab4/PipelinedProcessor.do}
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:58:34 on Nov 20,2017
# vlog -reportprogress 300 ./forwardingUnit.sv 
# -- Compiling module forwardingUnit
# -- Compiling module forwardingUnit_testbench
# 
# Top level modules:
# 	forwardingUnit_testbench
# End time: 16:58:34 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:58:34 on Nov 20,2017
# vlog -reportprogress 300 ./PipelinedProcessor.sv 
# -- Compiling module PipelinedProcessor
# -- Compiling module PipelinedProcessor_testbench
# 
# Top level modules:
# 	PipelinedProcessor_testbench
# End time: 16:58:34 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:58:34 on Nov 20,2017
# vlog -reportprogress 300 ./CPUControl.sv 
# -- Compiling module CPUControl
# -- Compiling module CPUControl_testbench
# 
# Top level modules:
# 	CPUControl_testbench
# End time: 16:58:34 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:58:34 on Nov 20,2017
# vlog -reportprogress 300 ./IFETCH.sv 
# -- Compiling module IFETCH
# -- Compiling module IFETCH_testbench
# 
# Top level modules:
# 	IFETCH_testbench
# End time: 16:58:34 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:58:34 on Nov 20,2017
# vlog -reportprogress 300 ./REGDEC.sv 
# -- Compiling module REGDEC
# -- Compiling module REGDEC_testbench
# 
# Top level modules:
# 	REGDEC_testbench
# End time: 16:58:34 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:58:34 on Nov 20,2017
# vlog -reportprogress 300 ./EX.sv 
# -- Compiling module EX
# -- Compiling module EX_testbench
# 
# Top level modules:
# 	EX_testbench
# End time: 16:58:34 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:58:34 on Nov 20,2017
# vlog -reportprogress 300 ./MEM.sv 
# -- Compiling module MEM
# -- Compiling module MEM_testbench
# 
# Top level modules:
# 	MEM_testbench
# End time: 16:58:34 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:58:34 on Nov 20,2017
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 16:58:34 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:58:34 on Nov 20,2017
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# -- Compiling module regstim
# 
# Top level modules:
# 	regstim
# End time: 16:58:34 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 16:58:35 on Nov 20,2017, Elapsed time: 0:02:39
# Errors: 0, Warnings: 3
# vsim -voptargs=""+acc"" -t 1ps -lib work PipelinedProcessor_testbench 
# Start time: 16:58:35 on Nov 20,2017
# Loading sv_std.std
# Loading work.PipelinedProcessor_testbench
# Loading work.PipelinedProcessor
# Loading work.IFETCH
# Loading work.programCounter
# Loading work.instructmem
# Loading work.register
# Loading work.signExtend
# Loading work.adder64Bit
# Loading work.full_adder
# Loading work.REGDEC
# Loading work.regfile
# Loading work.decoder5to32
# Loading work.decoder2to4
# Loading work.nor64to1
# Loading work.nor16to1
# Loading work.zeroPad
# Loading work.EX
# Loading work.alu
# Loading work.flags
# Loading work.MOVUNIT
# Loading work.MOVCntrl
# Loading work.MEM
# Loading work.datamem
# Loading work.CPUControl
# Loading work.forwardingUnit
# Loading work.D_FF
# Loading work.D_FF_Enable
# Loading work.mux2to1
# Loading work.decoder3to8
# Loading work.mux32to1
# Loading work.mux16to1
# Loading work.mux8to1
# Loading work.mux4to1
# ** Warning: Design size of 13538 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Megan Swanson  Hostname: DESKTOP-HLF79EF  ProcessID: 1468
#           Attempting to use alternate WLF file "./wlftx1rndj".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftx1rndj
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ../benchmarks/test07_LdurbSturb.arm
# ** Error: Assertion error.
#    Time: 2750 ns  Scope: PipelinedProcessor_testbench.dut.memory.memory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 3250 ns  Scope: PipelinedProcessor_testbench.dut.memory.memory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 4250 ns  Scope: PipelinedProcessor_testbench.dut.memory.memory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 4750 ns  Scope: PipelinedProcessor_testbench.dut.memory.memory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 5750 ns  Scope: PipelinedProcessor_testbench.dut.memory.memory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 6750 ns  Scope: PipelinedProcessor_testbench.dut.memory.memory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 7750 ns  Scope: PipelinedProcessor_testbench.dut.memory.memory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 8750 ns  Scope: PipelinedProcessor_testbench.dut.memory.memory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 10250 ns  Scope: PipelinedProcessor_testbench.dut.memory.memory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 10250 ns  Scope: PipelinedProcessor_testbench.dut.memory.memory File: ./datamem.sv Line: 33
# end reached at:             14750000
# ** Note: $stop    : ./PipelinedProcessor.sv(75)
#    Time: 15750 ns  Iteration: 1  Instance: /PipelinedProcessor_testbench
# Break in Module PipelinedProcessor_testbench at ./PipelinedProcessor.sv line 75
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:53:49 on Nov 20,2017
# vlog -reportprogress 300 ./forwardingUnit.sv 
# -- Compiling module forwardingUnit
# -- Compiling module forwardingUnit_testbench
# 
# Top level modules:
# 	forwardingUnit_testbench
# End time: 17:53:49 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:53:49 on Nov 20,2017
# vlog -reportprogress 300 ./PipelinedProcessor.sv 
# -- Compiling module PipelinedProcessor
# -- Compiling module PipelinedProcessor_testbench
# 
# Top level modules:
# 	PipelinedProcessor_testbench
# End time: 17:53:49 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:53:49 on Nov 20,2017
# vlog -reportprogress 300 ./CPUControl.sv 
# -- Compiling module CPUControl
# -- Compiling module CPUControl_testbench
# 
# Top level modules:
# 	CPUControl_testbench
# End time: 17:53:49 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:53:49 on Nov 20,2017
# vlog -reportprogress 300 ./IFETCH.sv 
# -- Compiling module IFETCH
# -- Compiling module IFETCH_testbench
# 
# Top level modules:
# 	IFETCH_testbench
# End time: 17:53:49 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:53:49 on Nov 20,2017
# vlog -reportprogress 300 ./REGDEC.sv 
# -- Compiling module REGDEC
# -- Compiling module REGDEC_testbench
# 
# Top level modules:
# 	REGDEC_testbench
# End time: 17:53:49 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:53:49 on Nov 20,2017
# vlog -reportprogress 300 ./EX.sv 
# -- Compiling module EX
# -- Compiling module EX_testbench
# 
# Top level modules:
# 	EX_testbench
# End time: 17:53:49 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:53:49 on Nov 20,2017
# vlog -reportprogress 300 ./MEM.sv 
# -- Compiling module MEM
# -- Compiling module MEM_testbench
# 
# Top level modules:
# 	MEM_testbench
# End time: 17:53:49 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:53:49 on Nov 20,2017
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 17:53:49 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:53:49 on Nov 20,2017
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# -- Compiling module regstim
# 
# Top level modules:
# 	regstim
# End time: 17:53:49 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 17:53:50 on Nov 20,2017, Elapsed time: 0:55:15
# Errors: 10, Warnings: 3
# vsim -voptargs=""+acc"" -t 1ps -lib work PipelinedProcessor_testbench 
# Start time: 17:53:50 on Nov 20,2017
# Loading sv_std.std
# Loading work.PipelinedProcessor_testbench
# Loading work.PipelinedProcessor
# Loading work.IFETCH
# Loading work.programCounter
# Loading work.instructmem
# Loading work.register
# Loading work.signExtend
# Loading work.adder64Bit
# Loading work.full_adder
# Loading work.REGDEC
# Loading work.regfile
# Loading work.decoder5to32
# Loading work.decoder2to4
# Loading work.nor64to1
# Loading work.nor16to1
# Loading work.zeroPad
# Loading work.EX
# Loading work.alu
# Loading work.flags
# Loading work.MOVUNIT
# Loading work.MOVCntrl
# Loading work.MEM
# Loading work.datamem
# Loading work.CPUControl
# Loading work.forwardingUnit
# Loading work.D_FF
# Loading work.D_FF_Enable
# Loading work.mux2to1
# Loading work.decoder3to8
# Loading work.mux32to1
# Loading work.mux16to1
# Loading work.mux8to1
# Loading work.mux4to1
# ** Warning: Design size of 13538 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Megan Swanson  Hostname: DESKTOP-HLF79EF  ProcessID: 1468
#           Attempting to use alternate WLF file "./wlftc95ciy".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftc95ciy
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ../benchmarks/test07_LdurbSturb.arm
# ** Error: Assertion error.
#    Time: 2750 ns  Scope: PipelinedProcessor_testbench.dut.memory.memory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 3250 ns  Scope: PipelinedProcessor_testbench.dut.memory.memory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 4250 ns  Scope: PipelinedProcessor_testbench.dut.memory.memory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 4750 ns  Scope: PipelinedProcessor_testbench.dut.memory.memory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 5750 ns  Scope: PipelinedProcessor_testbench.dut.memory.memory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 6750 ns  Scope: PipelinedProcessor_testbench.dut.memory.memory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 7750 ns  Scope: PipelinedProcessor_testbench.dut.memory.memory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 8750 ns  Scope: PipelinedProcessor_testbench.dut.memory.memory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 10250 ns  Scope: PipelinedProcessor_testbench.dut.memory.memory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 10250 ns  Scope: PipelinedProcessor_testbench.dut.memory.memory File: ./datamem.sv Line: 33
# end reached at:             14750000
# ** Note: $stop    : ./PipelinedProcessor.sv(75)
#    Time: 15750 ns  Iteration: 1  Instance: /PipelinedProcessor_testbench
# Break in Module PipelinedProcessor_testbench at ./PipelinedProcessor.sv line 75
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:55:28 on Nov 20,2017
# vlog -reportprogress 300 ./forwardingUnit.sv 
# -- Compiling module forwardingUnit
# -- Compiling module forwardingUnit_testbench
# 
# Top level modules:
# 	forwardingUnit_testbench
# End time: 17:55:29 on Nov 20,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:55:29 on Nov 20,2017
# vlog -reportprogress 300 ./PipelinedProcessor.sv 
# -- Compiling module PipelinedProcessor
# -- Compiling module PipelinedProcessor_testbench
# 
# Top level modules:
# 	PipelinedProcessor_testbench
# End time: 17:55:29 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:55:29 on Nov 20,2017
# vlog -reportprogress 300 ./CPUControl.sv 
# -- Compiling module CPUControl
# -- Compiling module CPUControl_testbench
# 
# Top level modules:
# 	CPUControl_testbench
# End time: 17:55:29 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:55:29 on Nov 20,2017
# vlog -reportprogress 300 ./IFETCH.sv 
# -- Compiling module IFETCH
# -- Compiling module IFETCH_testbench
# 
# Top level modules:
# 	IFETCH_testbench
# End time: 17:55:29 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:55:29 on Nov 20,2017
# vlog -reportprogress 300 ./REGDEC.sv 
# -- Compiling module REGDEC
# -- Compiling module REGDEC_testbench
# 
# Top level modules:
# 	REGDEC_testbench
# End time: 17:55:29 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:55:29 on Nov 20,2017
# vlog -reportprogress 300 ./EX.sv 
# -- Compiling module EX
# -- Compiling module EX_testbench
# 
# Top level modules:
# 	EX_testbench
# End time: 17:55:29 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:55:29 on Nov 20,2017
# vlog -reportprogress 300 ./MEM.sv 
# -- Compiling module MEM
# -- Compiling module MEM_testbench
# 
# Top level modules:
# 	MEM_testbench
# End time: 17:55:29 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:55:29 on Nov 20,2017
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 17:55:29 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:55:29 on Nov 20,2017
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# -- Compiling module regstim
# 
# Top level modules:
# 	regstim
# End time: 17:55:29 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 17:55:30 on Nov 20,2017, Elapsed time: 0:01:40
# Errors: 10, Warnings: 3
# vsim -voptargs=""+acc"" -t 1ps -lib work PipelinedProcessor_testbench 
# Start time: 17:55:30 on Nov 20,2017
# Loading sv_std.std
# Loading work.PipelinedProcessor_testbench
# Loading work.PipelinedProcessor
# Loading work.IFETCH
# Loading work.programCounter
# Loading work.instructmem
# Loading work.register
# Loading work.signExtend
# Loading work.adder64Bit
# Loading work.full_adder
# Loading work.REGDEC
# Loading work.regfile
# Loading work.decoder5to32
# Loading work.decoder2to4
# Loading work.nor64to1
# Loading work.nor16to1
# Loading work.zeroPad
# Loading work.EX
# Loading work.alu
# Loading work.flags
# Loading work.MOVUNIT
# Loading work.MOVCntrl
# Loading work.MEM
# Loading work.datamem
# Loading work.CPUControl
# Loading work.forwardingUnit
# Loading work.D_FF
# Loading work.D_FF_Enable
# Loading work.mux2to1
# Loading work.decoder3to8
# Loading work.mux32to1
# Loading work.mux16to1
# Loading work.mux8to1
# Loading work.mux4to1
# ** Warning: Design size of 13538 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Megan Swanson  Hostname: DESKTOP-HLF79EF  ProcessID: 1468
#           Attempting to use alternate WLF file "./wlftbhsw69".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftbhsw69
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ../benchmarks/test07_LdurbSturb.arm
# end reached at:             14750000
# ** Note: $stop    : ./PipelinedProcessor.sv(75)
#    Time: 15750 ns  Iteration: 1  Instance: /PipelinedProcessor_testbench
# Break in Module PipelinedProcessor_testbench at ./PipelinedProcessor.sv line 75
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:04:53 on Nov 20,2017
# vlog -reportprogress 300 ./forwardingUnit.sv 
# -- Compiling module forwardingUnit
# -- Compiling module forwardingUnit_testbench
# 
# Top level modules:
# 	forwardingUnit_testbench
# End time: 18:04:53 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:04:53 on Nov 20,2017
# vlog -reportprogress 300 ./PipelinedProcessor.sv 
# -- Compiling module PipelinedProcessor
# -- Compiling module PipelinedProcessor_testbench
# 
# Top level modules:
# 	PipelinedProcessor_testbench
# End time: 18:04:53 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:04:53 on Nov 20,2017
# vlog -reportprogress 300 ./CPUControl.sv 
# -- Compiling module CPUControl
# -- Compiling module CPUControl_testbench
# 
# Top level modules:
# 	CPUControl_testbench
# End time: 18:04:53 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:04:53 on Nov 20,2017
# vlog -reportprogress 300 ./IFETCH.sv 
# -- Compiling module IFETCH
# -- Compiling module IFETCH_testbench
# 
# Top level modules:
# 	IFETCH_testbench
# End time: 18:04:54 on Nov 20,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:04:54 on Nov 20,2017
# vlog -reportprogress 300 ./REGDEC.sv 
# -- Compiling module REGDEC
# -- Compiling module REGDEC_testbench
# 
# Top level modules:
# 	REGDEC_testbench
# End time: 18:04:54 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:04:54 on Nov 20,2017
# vlog -reportprogress 300 ./EX.sv 
# -- Compiling module EX
# -- Compiling module EX_testbench
# 
# Top level modules:
# 	EX_testbench
# End time: 18:04:54 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:04:54 on Nov 20,2017
# vlog -reportprogress 300 ./MEM.sv 
# -- Compiling module MEM
# -- Compiling module MEM_testbench
# 
# Top level modules:
# 	MEM_testbench
# End time: 18:04:54 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:04:54 on Nov 20,2017
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 18:04:54 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:04:54 on Nov 20,2017
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# -- Compiling module regstim
# 
# Top level modules:
# 	regstim
# End time: 18:04:54 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 18:04:55 on Nov 20,2017, Elapsed time: 0:09:25
# Errors: 0, Warnings: 3
# vsim -voptargs=""+acc"" -t 1ps -lib work PipelinedProcessor_testbench 
# Start time: 18:04:55 on Nov 20,2017
# Loading sv_std.std
# Loading work.PipelinedProcessor_testbench
# Loading work.PipelinedProcessor
# Loading work.IFETCH
# Loading work.programCounter
# Loading work.instructmem
# Loading work.register
# Loading work.signExtend
# Loading work.adder64Bit
# Loading work.full_adder
# Loading work.REGDEC
# Loading work.regfile
# Loading work.decoder5to32
# Loading work.decoder2to4
# Loading work.nor64to1
# Loading work.nor16to1
# Loading work.zeroPad
# Loading work.EX
# Loading work.alu
# Loading work.flags
# Loading work.MOVUNIT
# Loading work.MOVCntrl
# Loading work.MEM
# Loading work.datamem
# Loading work.CPUControl
# Loading work.forwardingUnit
# Loading work.D_FF
# Loading work.D_FF_Enable
# Loading work.mux2to1
# Loading work.decoder3to8
# Loading work.mux32to1
# Loading work.mux16to1
# Loading work.mux8to1
# Loading work.mux4to1
# ** Warning: Design size of 13538 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Megan Swanson  Hostname: DESKTOP-HLF79EF  ProcessID: 1468
#           Attempting to use alternate WLF file "./wlftyi6e5j".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftyi6e5j
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ../benchmarks/test12_toUpper.arm
# end reached at:            520250000
# ** Note: $stop    : ./PipelinedProcessor.sv(75)
#    Time: 521250 ns  Iteration: 1  Instance: /PipelinedProcessor_testbench
# Break in Module PipelinedProcessor_testbench at ./PipelinedProcessor.sv line 75
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:23:07 on Nov 20,2017
# vlog -reportprogress 300 ./forwardingUnit.sv 
# -- Compiling module forwardingUnit
# -- Compiling module forwardingUnit_testbench
# 
# Top level modules:
# 	forwardingUnit_testbench
# End time: 18:23:07 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:23:07 on Nov 20,2017
# vlog -reportprogress 300 ./PipelinedProcessor.sv 
# -- Compiling module PipelinedProcessor
# -- Compiling module PipelinedProcessor_testbench
# 
# Top level modules:
# 	PipelinedProcessor_testbench
# End time: 18:23:07 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:23:07 on Nov 20,2017
# vlog -reportprogress 300 ./CPUControl.sv 
# -- Compiling module CPUControl
# -- Compiling module CPUControl_testbench
# 
# Top level modules:
# 	CPUControl_testbench
# End time: 18:23:07 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:23:07 on Nov 20,2017
# vlog -reportprogress 300 ./IFETCH.sv 
# -- Compiling module IFETCH
# -- Compiling module IFETCH_testbench
# 
# Top level modules:
# 	IFETCH_testbench
# End time: 18:23:08 on Nov 20,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:23:08 on Nov 20,2017
# vlog -reportprogress 300 ./REGDEC.sv 
# -- Compiling module REGDEC
# -- Compiling module REGDEC_testbench
# 
# Top level modules:
# 	REGDEC_testbench
# End time: 18:23:08 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:23:08 on Nov 20,2017
# vlog -reportprogress 300 ./EX.sv 
# -- Compiling module EX
# -- Compiling module EX_testbench
# 
# Top level modules:
# 	EX_testbench
# End time: 18:23:08 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:23:08 on Nov 20,2017
# vlog -reportprogress 300 ./MEM.sv 
# -- Compiling module MEM
# -- Compiling module MEM_testbench
# 
# Top level modules:
# 	MEM_testbench
# End time: 18:23:08 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:23:08 on Nov 20,2017
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 18:23:08 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:23:08 on Nov 20,2017
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# -- Compiling module regstim
# 
# Top level modules:
# 	regstim
# End time: 18:23:08 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 18:23:09 on Nov 20,2017, Elapsed time: 0:18:14
# Errors: 0, Warnings: 3
# vsim -voptargs=""+acc"" -t 1ps -lib work PipelinedProcessor_testbench 
# Start time: 18:23:09 on Nov 20,2017
# Loading sv_std.std
# Loading work.PipelinedProcessor_testbench
# Loading work.PipelinedProcessor
# Loading work.IFETCH
# Loading work.programCounter
# Loading work.instructmem
# Loading work.register
# Loading work.signExtend
# Loading work.adder64Bit
# Loading work.full_adder
# Loading work.REGDEC
# Loading work.regfile
# Loading work.decoder5to32
# Loading work.decoder2to4
# Loading work.nor64to1
# Loading work.nor16to1
# Loading work.zeroPad
# Loading work.EX
# Loading work.alu
# Loading work.flags
# Loading work.MOVUNIT
# Loading work.MOVCntrl
# Loading work.MEM
# Loading work.datamem
# Loading work.CPUControl
# Loading work.forwardingUnit
# Loading work.D_FF
# Loading work.D_FF_Enable
# Loading work.mux2to1
# Loading work.decoder3to8
# Loading work.mux32to1
# Loading work.mux16to1
# Loading work.mux8to1
# Loading work.mux4to1
# ** Warning: Design size of 13538 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Megan Swanson  Hostname: DESKTOP-HLF79EF  ProcessID: 1468
#           Attempting to use alternate WLF file "./wlft33swdt".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft33swdt
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ../benchmarks/test04_LdurStur.arm
# end reached at:              7750000
# ** Note: $stop    : ./PipelinedProcessor.sv(75)
#    Time: 8750 ns  Iteration: 1  Instance: /PipelinedProcessor_testbench
# Break in Module PipelinedProcessor_testbench at ./PipelinedProcessor.sv line 75
add wave -position 11  sim:/PipelinedProcessor_testbench/dut/memory/memory/mem[15]
add wave -position 12  sim:/PipelinedProcessor_testbench/dut/memory/memory/mem[14]
add wave -position 13  sim:/PipelinedProcessor_testbench/dut/memory/memory/mem[13]
add wave -position 14  sim:/PipelinedProcessor_testbench/dut/memory/memory/mem[12]
add wave -position 15  sim:/PipelinedProcessor_testbench/dut/memory/memory/mem[11]
add wave -position 16  sim:/PipelinedProcessor_testbench/dut/memory/memory/mem[10]
add wave -position 17  sim:/PipelinedProcessor_testbench/dut/memory/memory/mem[9]
add wave -position 18  sim:/PipelinedProcessor_testbench/dut/memory/memory/mem[8]
add wave -position 19  sim:/PipelinedProcessor_testbench/dut/memory/memory/mem[7]
add wave -position 20  sim:/PipelinedProcessor_testbench/dut/memory/memory/mem[6]
add wave -position 21  sim:/PipelinedProcessor_testbench/dut/memory/memory/mem[5]
add wave -position 22  sim:/PipelinedProcessor_testbench/dut/memory/memory/mem[4]
add wave -position 23  sim:/PipelinedProcessor_testbench/dut/memory/memory/mem[3]
add wave -position 24  sim:/PipelinedProcessor_testbench/dut/memory/memory/mem[2]
add wave -position 25  sim:/PipelinedProcessor_testbench/dut/memory/memory/mem[1]
add wave -position 26  sim:/PipelinedProcessor_testbench/dut/memory/memory/mem[0]
add wave -position 2  sim:/PipelinedProcessor_testbench/dut/memory/memory/mem[133]
add wave -position 3  sim:/PipelinedProcessor_testbench/dut/memory/memory/mem[132]
add wave -position 4  sim:/PipelinedProcessor_testbench/dut/memory/memory/mem[131]
add wave -position 5  sim:/PipelinedProcessor_testbench/dut/memory/memory/mem[130]
add wave -position 6  sim:/PipelinedProcessor_testbench/dut/memory/memory/mem[129]
add wave -position 7  sim:/PipelinedProcessor_testbench/dut/memory/memory/mem[128]
add wave -position 8  sim:/PipelinedProcessor_testbench/dut/memory/memory/mem[127]
add wave -position 9  sim:/PipelinedProcessor_testbench/dut/memory/memory/mem[126]
add wave -position 10  sim:/PipelinedProcessor_testbench/dut/memory/memory/mem[125]
add wave -position 11  sim:/PipelinedProcessor_testbench/dut/memory/memory/mem[124]
add wave -position 12  sim:/PipelinedProcessor_testbench/dut/memory/memory/mem[123]
add wave -position 13  sim:/PipelinedProcessor_testbench/dut/memory/memory/mem[122]
add wave -position 14  sim:/PipelinedProcessor_testbench/dut/memory/memory/mem[121]
add wave -position 15  sim:/PipelinedProcessor_testbench/dut/memory/memory/mem[120]
add wave -position 16  sim:/PipelinedProcessor_testbench/dut/memory/memory/mem[119]
add wave -position 17  sim:/PipelinedProcessor_testbench/dut/memory/memory/mem[118]
add wave -position 18  sim:/PipelinedProcessor_testbench/dut/memory/memory/mem[117]
add wave -position 19  sim:/PipelinedProcessor_testbench/dut/memory/memory/mem[116]
add wave -position 20  sim:/PipelinedProcessor_testbench/dut/memory/memory/mem[115]
add wave -position 21  sim:/PipelinedProcessor_testbench/dut/memory/memory/mem[114]
add wave -position 22  sim:/PipelinedProcessor_testbench/dut/memory/memory/mem[113]
add wave -position 23  sim:/PipelinedProcessor_testbench/dut/memory/memory/mem[112]
add wave -position 24  sim:/PipelinedProcessor_testbench/dut/memory/memory/mem[111]
add wave -position 25  sim:/PipelinedProcessor_testbench/dut/memory/memory/mem[110]
add wave -position 26  sim:/PipelinedProcessor_testbench/dut/memory/memory/mem[109]
add wave -position 27  sim:/PipelinedProcessor_testbench/dut/memory/memory/mem[108]
add wave -position 28  sim:/PipelinedProcessor_testbench/dut/memory/memory/mem[107]
add wave -position 29  sim:/PipelinedProcessor_testbench/dut/memory/memory/mem[106]
add wave -position 30  sim:/PipelinedProcessor_testbench/dut/memory/memory/mem[105]
add wave -position 31  sim:/PipelinedProcessor_testbench/dut/memory/memory/mem[104]
add wave -position 32  sim:/PipelinedProcessor_testbench/dut/memory/memory/mem[103]
add wave -position 33  sim:/PipelinedProcessor_testbench/dut/memory/memory/mem[102]
add wave -position 34  sim:/PipelinedProcessor_testbench/dut/memory/memory/mem[101]
add wave -position 35  sim:/PipelinedProcessor_testbench/dut/memory/memory/mem[100]
add wave -position 36  sim:/PipelinedProcessor_testbench/dut/memory/memory/mem[99]
add wave -position 37  sim:/PipelinedProcessor_testbench/dut/memory/memory/mem[98]
add wave -position 38  sim:/PipelinedProcessor_testbench/dut/memory/memory/mem[97]
add wave -position 39  sim:/PipelinedProcessor_testbench/dut/memory/memory/mem[96]
add wave -position 40  sim:/PipelinedProcessor_testbench/dut/memory/memory/mem[95]
add wave -position 41  sim:/PipelinedProcessor_testbench/dut/memory/memory/mem[94]
add wave -position 42  sim:/PipelinedProcessor_testbench/dut/memory/memory/mem[93]
add wave -position 43  sim:/PipelinedProcessor_testbench/dut/memory/memory/mem[92]
add wave -position 44  sim:/PipelinedProcessor_testbench/dut/memory/memory/mem[91]
add wave -position 45  sim:/PipelinedProcessor_testbench/dut/memory/memory/mem[90]
add wave -position 46  sim:/PipelinedProcessor_testbench/dut/memory/memory/mem[89]
add wave -position 47  sim:/PipelinedProcessor_testbench/dut/memory/memory/mem[88]
add wave -position 48  sim:/PipelinedProcessor_testbench/dut/memory/memory/mem[87]
add wave -position 49  sim:/PipelinedProcessor_testbench/dut/memory/memory/mem[86]
add wave -position 50  sim:/PipelinedProcessor_testbench/dut/memory/memory/mem[85]
add wave -position 51  sim:/PipelinedProcessor_testbench/dut/memory/memory/mem[84]
add wave -position 52  sim:/PipelinedProcessor_testbench/dut/memory/memory/mem[83]
add wave -position 53  sim:/PipelinedProcessor_testbench/dut/memory/memory/mem[82]
add wave -position 54  sim:/PipelinedProcessor_testbench/dut/memory/memory/mem[81]
add wave -position 55  sim:/PipelinedProcessor_testbench/dut/memory/memory/mem[80]
write format wave -window .main_pane.wave.interior.cs.body.pw.wf {C:/Users/Megan Swanson/Desktop/EE469/lab4/PipelinedProcessor.do}
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:31:33 on Nov 20,2017
# vlog -reportprogress 300 ./forwardingUnit.sv 
# -- Compiling module forwardingUnit
# -- Compiling module forwardingUnit_testbench
# 
# Top level modules:
# 	forwardingUnit_testbench
# End time: 18:31:33 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:31:33 on Nov 20,2017
# vlog -reportprogress 300 ./PipelinedProcessor.sv 
# -- Compiling module PipelinedProcessor
# -- Compiling module PipelinedProcessor_testbench
# 
# Top level modules:
# 	PipelinedProcessor_testbench
# End time: 18:31:33 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:31:33 on Nov 20,2017
# vlog -reportprogress 300 ./CPUControl.sv 
# -- Compiling module CPUControl
# -- Compiling module CPUControl_testbench
# 
# Top level modules:
# 	CPUControl_testbench
# End time: 18:31:34 on Nov 20,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:31:34 on Nov 20,2017
# vlog -reportprogress 300 ./IFETCH.sv 
# -- Compiling module IFETCH
# -- Compiling module IFETCH_testbench
# 
# Top level modules:
# 	IFETCH_testbench
# End time: 18:31:34 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:31:34 on Nov 20,2017
# vlog -reportprogress 300 ./REGDEC.sv 
# -- Compiling module REGDEC
# -- Compiling module REGDEC_testbench
# 
# Top level modules:
# 	REGDEC_testbench
# End time: 18:31:34 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:31:34 on Nov 20,2017
# vlog -reportprogress 300 ./EX.sv 
# -- Compiling module EX
# -- Compiling module EX_testbench
# 
# Top level modules:
# 	EX_testbench
# End time: 18:31:34 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:31:34 on Nov 20,2017
# vlog -reportprogress 300 ./MEM.sv 
# -- Compiling module MEM
# -- Compiling module MEM_testbench
# 
# Top level modules:
# 	MEM_testbench
# End time: 18:31:34 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:31:34 on Nov 20,2017
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 18:31:34 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:31:34 on Nov 20,2017
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# -- Compiling module regstim
# 
# Top level modules:
# 	regstim
# End time: 18:31:34 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 18:31:35 on Nov 20,2017, Elapsed time: 0:08:26
# Errors: 0, Warnings: 3
# vsim -voptargs=""+acc"" -t 1ps -lib work PipelinedProcessor_testbench 
# Start time: 18:31:35 on Nov 20,2017
# Loading sv_std.std
# Loading work.PipelinedProcessor_testbench
# Loading work.PipelinedProcessor
# Loading work.IFETCH
# Loading work.programCounter
# Loading work.instructmem
# Loading work.register
# Loading work.signExtend
# Loading work.adder64Bit
# Loading work.full_adder
# Loading work.REGDEC
# Loading work.regfile
# Loading work.decoder5to32
# Loading work.decoder2to4
# Loading work.nor64to1
# Loading work.nor16to1
# Loading work.zeroPad
# Loading work.EX
# Loading work.alu
# Loading work.flags
# Loading work.MOVUNIT
# Loading work.MOVCntrl
# Loading work.MEM
# Loading work.datamem
# Loading work.CPUControl
# Loading work.forwardingUnit
# Loading work.D_FF
# Loading work.D_FF_Enable
# Loading work.mux2to1
# Loading work.decoder3to8
# Loading work.mux32to1
# Loading work.mux16to1
# Loading work.mux8to1
# Loading work.mux4to1
# ** Warning: Design size of 13538 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Megan Swanson  Hostname: DESKTOP-HLF79EF  ProcessID: 1468
#           Attempting to use alternate WLF file "./wlft8xjgwx".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft8xjgwx
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ../benchmarks/test12_toUpper.arm
# end reached at:            520250000
# ** Note: $stop    : ./PipelinedProcessor.sv(75)
#    Time: 521250 ns  Iteration: 1  Instance: /PipelinedProcessor_testbench
# Break in Module PipelinedProcessor_testbench at ./PipelinedProcessor.sv line 75
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:50:59 on Nov 20,2017
# vlog -reportprogress 300 ./forwardingUnit.sv 
# -- Compiling module forwardingUnit
# -- Compiling module forwardingUnit_testbench
# 
# Top level modules:
# 	forwardingUnit_testbench
# End time: 18:50:59 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:50:59 on Nov 20,2017
# vlog -reportprogress 300 ./PipelinedProcessor.sv 
# -- Compiling module PipelinedProcessor
# -- Compiling module PipelinedProcessor_testbench
# 
# Top level modules:
# 	PipelinedProcessor_testbench
# End time: 18:50:59 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:50:59 on Nov 20,2017
# vlog -reportprogress 300 ./CPUControl.sv 
# -- Compiling module CPUControl
# -- Compiling module CPUControl_testbench
# 
# Top level modules:
# 	CPUControl_testbench
# End time: 18:50:59 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:51:00 on Nov 20,2017
# vlog -reportprogress 300 ./IFETCH.sv 
# -- Compiling module IFETCH
# -- Compiling module IFETCH_testbench
# 
# Top level modules:
# 	IFETCH_testbench
# End time: 18:51:00 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:51:00 on Nov 20,2017
# vlog -reportprogress 300 ./REGDEC.sv 
# -- Compiling module REGDEC
# -- Compiling module REGDEC_testbench
# 
# Top level modules:
# 	REGDEC_testbench
# End time: 18:51:00 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:51:00 on Nov 20,2017
# vlog -reportprogress 300 ./EX.sv 
# -- Compiling module EX
# -- Compiling module EX_testbench
# 
# Top level modules:
# 	EX_testbench
# End time: 18:51:00 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:51:00 on Nov 20,2017
# vlog -reportprogress 300 ./MEM.sv 
# -- Compiling module MEM
# -- Compiling module MEM_testbench
# 
# Top level modules:
# 	MEM_testbench
# End time: 18:51:00 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:51:00 on Nov 20,2017
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 18:51:00 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:51:00 on Nov 20,2017
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# -- Compiling module regstim
# 
# Top level modules:
# 	regstim
# End time: 18:51:00 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 18:51:01 on Nov 20,2017, Elapsed time: 0:19:26
# Errors: 0, Warnings: 3
# vsim -voptargs=""+acc"" -t 1ps -lib work PipelinedProcessor_testbench 
# Start time: 18:51:01 on Nov 20,2017
# Loading sv_std.std
# Loading work.PipelinedProcessor_testbench
# Loading work.PipelinedProcessor
# Loading work.IFETCH
# Loading work.programCounter
# Loading work.instructmem
# Loading work.register
# Loading work.signExtend
# Loading work.adder64Bit
# Loading work.full_adder
# Loading work.REGDEC
# Loading work.regfile
# Loading work.decoder5to32
# Loading work.decoder2to4
# Loading work.nor64to1
# Loading work.nor16to1
# Loading work.zeroPad
# Loading work.EX
# Loading work.alu
# Loading work.flags
# Loading work.MOVUNIT
# Loading work.MOVCntrl
# Loading work.MEM
# Loading work.datamem
# Loading work.CPUControl
# Loading work.forwardingUnit
# Loading work.D_FF
# Loading work.D_FF_Enable
# Loading work.mux2to1
# Loading work.decoder3to8
# Loading work.mux32to1
# Loading work.mux16to1
# Loading work.mux8to1
# Loading work.mux4to1
# ** Warning: Design size of 13538 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Megan Swanson  Hostname: DESKTOP-HLF79EF  ProcessID: 1468
#           Attempting to use alternate WLF file "./wlftzyk6ei".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftzyk6ei
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ../benchmarks/test12_toUpper.arm
# end reached at:            520250000
# ** Note: $stop    : ./PipelinedProcessor.sv(75)
#    Time: 521250 ns  Iteration: 1  Instance: /PipelinedProcessor_testbench
# Break in Module PipelinedProcessor_testbench at ./PipelinedProcessor.sv line 75
write format wave -window .main_pane.wave.interior.cs.body.pw.wf {C:/Users/Megan Swanson/Desktop/EE469/lab4/PipelinedProcessor.do}
