<stg><name>myproject</name>


<trans_list>

<trans id="92" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="3" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="0" op_0_bw="0" op_1_bw="1280" op_2_bw="1280" op_3_bw="33" op_4_bw="33" op_5_bw="33" op_6_bw="33" op_7_bw="33" op_8_bw="33" op_9_bw="33" op_10_bw="33" op_11_bw="33" op_12_bw="33" op_13_bw="33" op_14_bw="33" op_15_bw="33" op_16_bw="33" op_17_bw="33" op_18_bw="33" op_19_bw="33" op_20_bw="33" op_21_bw="33" op_22_bw="33" op_23_bw="33" op_24_bw="33" op_25_bw="33" op_26_bw="33" op_27_bw="33" op_28_bw="33" op_29_bw="33" op_30_bw="33" op_31_bw="33" op_32_bw="33" op_33_bw="33" op_34_bw="33" op_35_bw="33" op_36_bw="33" op_37_bw="33" op_38_bw="33" op_39_bw="33" op_40_bw="33" op_41_bw="33" op_42_bw="33" op_43_bw="33" op_44_bw="33" op_45_bw="33" op_46_bw="33" op_47_bw="33" op_48_bw="33" op_49_bw="33" op_50_bw="33" op_51_bw="33" op_52_bw="33" op_53_bw="33" op_54_bw="33" op_55_bw="33" op_56_bw="33" op_57_bw="33" op_58_bw="33" op_59_bw="33" op_60_bw="33" op_61_bw="33" op_62_bw="33" op_63_bw="33" op_64_bw="33" op_65_bw="33" op_66_bw="33" op_67_bw="33" op_68_bw="33" op_69_bw="33" op_70_bw="33" op_71_bw="33" op_72_bw="33" op_73_bw="33" op_74_bw="33" op_75_bw="33" op_76_bw="33" op_77_bw="33" op_78_bw="33" op_79_bw="33" op_80_bw="33" op_81_bw="33" op_82_bw="33" op_83_bw="16" op_84_bw="16" op_85_bw="16" op_86_bw="16" op_87_bw="16" op_88_bw="16" op_89_bw="24" op_90_bw="21">
<![CDATA[
:86  call fastcc void @"multiheadattention<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>"(i1280* %input_1_V, i1280* %input_2_V, i33* %layer3_out_0_V, i33* %layer3_out_1_V, i33* %layer3_out_2_V, i33* %layer3_out_3_V, i33* %layer3_out_4_V, i33* %layer3_out_5_V, i33* %layer3_out_6_V, i33* %layer3_out_7_V, i33* %layer3_out_8_V, i33* %layer3_out_9_V, i33* %layer3_out_10_V, i33* %layer3_out_11_V, i33* %layer3_out_12_V, i33* %layer3_out_13_V, i33* %layer3_out_14_V, i33* %layer3_out_15_V, i33* %layer3_out_16_V, i33* %layer3_out_17_V, i33* %layer3_out_18_V, i33* %layer3_out_19_V, i33* %layer3_out_20_V, i33* %layer3_out_21_V, i33* %layer3_out_22_V, i33* %layer3_out_23_V, i33* %layer3_out_24_V, i33* %layer3_out_25_V, i33* %layer3_out_26_V, i33* %layer3_out_27_V, i33* %layer3_out_28_V, i33* %layer3_out_29_V, i33* %layer3_out_30_V, i33* %layer3_out_31_V, i33* %layer3_out_32_V, i33* %layer3_out_33_V, i33* %layer3_out_34_V, i33* %layer3_out_35_V, i33* %layer3_out_36_V, i33* %layer3_out_37_V, i33* %layer3_out_38_V, i33* %layer3_out_39_V, i33* %layer3_out_40_V, i33* %layer3_out_41_V, i33* %layer3_out_42_V, i33* %layer3_out_43_V, i33* %layer3_out_44_V, i33* %layer3_out_45_V, i33* %layer3_out_46_V, i33* %layer3_out_47_V, i33* %layer3_out_48_V, i33* %layer3_out_49_V, i33* %layer3_out_50_V, i33* %layer3_out_51_V, i33* %layer3_out_52_V, i33* %layer3_out_53_V, i33* %layer3_out_54_V, i33* %layer3_out_55_V, i33* %layer3_out_56_V, i33* %layer3_out_57_V, i33* %layer3_out_58_V, i33* %layer3_out_59_V, i33* %layer3_out_60_V, i33* %layer3_out_61_V, i33* %layer3_out_62_V, i33* %layer3_out_63_V, i33* %layer3_out_64_V, i33* %layer3_out_65_V, i33* %layer3_out_66_V, i33* %layer3_out_67_V, i33* %layer3_out_68_V, i33* %layer3_out_69_V, i33* %layer3_out_70_V, i33* %layer3_out_71_V, i33* %layer3_out_72_V, i33* %layer3_out_73_V, i33* %layer3_out_74_V, i33* %layer3_out_75_V, i33* %layer3_out_76_V, i33* %layer3_out_77_V, i33* %layer3_out_78_V, i33* %layer3_out_79_V)

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="4" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="0" op_0_bw="0" op_1_bw="33">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecBitsMap(i33* %layer3_out_79_V), !map !184

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="5" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="0" op_0_bw="0" op_1_bw="33">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecBitsMap(i33* %layer3_out_78_V), !map !190

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="6" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="0" op_0_bw="0" op_1_bw="33">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecBitsMap(i33* %layer3_out_77_V), !map !196

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="7" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="0" op_1_bw="33">
<![CDATA[
:3  call void (...)* @_ssdm_op_SpecBitsMap(i33* %layer3_out_76_V), !map !202

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="8" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="0" op_0_bw="0" op_1_bw="33">
<![CDATA[
:4  call void (...)* @_ssdm_op_SpecBitsMap(i33* %layer3_out_75_V), !map !208

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="9" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="0" op_0_bw="0" op_1_bw="33">
<![CDATA[
:5  call void (...)* @_ssdm_op_SpecBitsMap(i33* %layer3_out_74_V), !map !214

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="10" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="0" op_0_bw="0" op_1_bw="33">
<![CDATA[
:6  call void (...)* @_ssdm_op_SpecBitsMap(i33* %layer3_out_73_V), !map !220

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="11" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="0" op_0_bw="0" op_1_bw="33">
<![CDATA[
:7  call void (...)* @_ssdm_op_SpecBitsMap(i33* %layer3_out_72_V), !map !226

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="12" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="0" op_0_bw="0" op_1_bw="33">
<![CDATA[
:8  call void (...)* @_ssdm_op_SpecBitsMap(i33* %layer3_out_71_V), !map !232

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="13" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="0" op_0_bw="0" op_1_bw="33">
<![CDATA[
:9  call void (...)* @_ssdm_op_SpecBitsMap(i33* %layer3_out_70_V), !map !238

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="14" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="0" op_0_bw="0" op_1_bw="33">
<![CDATA[
:10  call void (...)* @_ssdm_op_SpecBitsMap(i33* %layer3_out_69_V), !map !244

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="15" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="0" op_0_bw="0" op_1_bw="33">
<![CDATA[
:11  call void (...)* @_ssdm_op_SpecBitsMap(i33* %layer3_out_68_V), !map !250

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="16" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="0" op_0_bw="0" op_1_bw="33">
<![CDATA[
:12  call void (...)* @_ssdm_op_SpecBitsMap(i33* %layer3_out_67_V), !map !256

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="17" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="0" op_0_bw="0" op_1_bw="33">
<![CDATA[
:13  call void (...)* @_ssdm_op_SpecBitsMap(i33* %layer3_out_66_V), !map !262

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="0" op_0_bw="0" op_1_bw="33">
<![CDATA[
:14  call void (...)* @_ssdm_op_SpecBitsMap(i33* %layer3_out_65_V), !map !268

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="0" op_0_bw="0" op_1_bw="33">
<![CDATA[
:15  call void (...)* @_ssdm_op_SpecBitsMap(i33* %layer3_out_64_V), !map !274

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="0" op_0_bw="0" op_1_bw="33">
<![CDATA[
:16  call void (...)* @_ssdm_op_SpecBitsMap(i33* %layer3_out_63_V), !map !280

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="0" op_0_bw="0" op_1_bw="33">
<![CDATA[
:17  call void (...)* @_ssdm_op_SpecBitsMap(i33* %layer3_out_62_V), !map !286

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="0" op_0_bw="0" op_1_bw="33">
<![CDATA[
:18  call void (...)* @_ssdm_op_SpecBitsMap(i33* %layer3_out_61_V), !map !292

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="0" op_0_bw="0" op_1_bw="33">
<![CDATA[
:19  call void (...)* @_ssdm_op_SpecBitsMap(i33* %layer3_out_60_V), !map !298

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="0" op_0_bw="0" op_1_bw="33">
<![CDATA[
:20  call void (...)* @_ssdm_op_SpecBitsMap(i33* %layer3_out_59_V), !map !304

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="0" op_0_bw="0" op_1_bw="33">
<![CDATA[
:21  call void (...)* @_ssdm_op_SpecBitsMap(i33* %layer3_out_58_V), !map !310

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="0" op_0_bw="0" op_1_bw="33">
<![CDATA[
:22  call void (...)* @_ssdm_op_SpecBitsMap(i33* %layer3_out_57_V), !map !316

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="0" op_0_bw="0" op_1_bw="33">
<![CDATA[
:23  call void (...)* @_ssdm_op_SpecBitsMap(i33* %layer3_out_56_V), !map !322

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="0" op_0_bw="0" op_1_bw="33">
<![CDATA[
:24  call void (...)* @_ssdm_op_SpecBitsMap(i33* %layer3_out_55_V), !map !328

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="0" op_0_bw="0" op_1_bw="33">
<![CDATA[
:25  call void (...)* @_ssdm_op_SpecBitsMap(i33* %layer3_out_54_V), !map !334

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="0" op_0_bw="0" op_1_bw="33">
<![CDATA[
:26  call void (...)* @_ssdm_op_SpecBitsMap(i33* %layer3_out_53_V), !map !340

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="0" op_0_bw="0" op_1_bw="33">
<![CDATA[
:27  call void (...)* @_ssdm_op_SpecBitsMap(i33* %layer3_out_52_V), !map !346

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="0" op_0_bw="0" op_1_bw="33">
<![CDATA[
:28  call void (...)* @_ssdm_op_SpecBitsMap(i33* %layer3_out_51_V), !map !352

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="0" op_0_bw="0" op_1_bw="33">
<![CDATA[
:29  call void (...)* @_ssdm_op_SpecBitsMap(i33* %layer3_out_50_V), !map !358

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="0" op_0_bw="0" op_1_bw="33">
<![CDATA[
:30  call void (...)* @_ssdm_op_SpecBitsMap(i33* %layer3_out_49_V), !map !364

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="0" op_0_bw="0" op_1_bw="33">
<![CDATA[
:31  call void (...)* @_ssdm_op_SpecBitsMap(i33* %layer3_out_48_V), !map !370

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="0" op_0_bw="0" op_1_bw="33">
<![CDATA[
:32  call void (...)* @_ssdm_op_SpecBitsMap(i33* %layer3_out_47_V), !map !376

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="0" op_0_bw="0" op_1_bw="33">
<![CDATA[
:33  call void (...)* @_ssdm_op_SpecBitsMap(i33* %layer3_out_46_V), !map !382

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="0" op_0_bw="0" op_1_bw="33">
<![CDATA[
:34  call void (...)* @_ssdm_op_SpecBitsMap(i33* %layer3_out_45_V), !map !388

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="0" op_0_bw="0" op_1_bw="33">
<![CDATA[
:35  call void (...)* @_ssdm_op_SpecBitsMap(i33* %layer3_out_44_V), !map !394

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="0" op_0_bw="0" op_1_bw="33">
<![CDATA[
:36  call void (...)* @_ssdm_op_SpecBitsMap(i33* %layer3_out_43_V), !map !400

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="0" op_0_bw="0" op_1_bw="33">
<![CDATA[
:37  call void (...)* @_ssdm_op_SpecBitsMap(i33* %layer3_out_42_V), !map !406

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="0" op_0_bw="0" op_1_bw="33">
<![CDATA[
:38  call void (...)* @_ssdm_op_SpecBitsMap(i33* %layer3_out_41_V), !map !412

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="0" op_0_bw="0" op_1_bw="33">
<![CDATA[
:39  call void (...)* @_ssdm_op_SpecBitsMap(i33* %layer3_out_40_V), !map !418

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="0" op_0_bw="0" op_1_bw="33">
<![CDATA[
:40  call void (...)* @_ssdm_op_SpecBitsMap(i33* %layer3_out_39_V), !map !424

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="0" op_0_bw="0" op_1_bw="33">
<![CDATA[
:41  call void (...)* @_ssdm_op_SpecBitsMap(i33* %layer3_out_38_V), !map !430

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="0" op_0_bw="0" op_1_bw="33">
<![CDATA[
:42  call void (...)* @_ssdm_op_SpecBitsMap(i33* %layer3_out_37_V), !map !436

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="0" op_0_bw="0" op_1_bw="33">
<![CDATA[
:43  call void (...)* @_ssdm_op_SpecBitsMap(i33* %layer3_out_36_V), !map !442

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="0" op_0_bw="0" op_1_bw="33">
<![CDATA[
:44  call void (...)* @_ssdm_op_SpecBitsMap(i33* %layer3_out_35_V), !map !448

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="0" op_0_bw="0" op_1_bw="33">
<![CDATA[
:45  call void (...)* @_ssdm_op_SpecBitsMap(i33* %layer3_out_34_V), !map !454

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="0" op_0_bw="0" op_1_bw="33">
<![CDATA[
:46  call void (...)* @_ssdm_op_SpecBitsMap(i33* %layer3_out_33_V), !map !460

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="0" op_0_bw="0" op_1_bw="33">
<![CDATA[
:47  call void (...)* @_ssdm_op_SpecBitsMap(i33* %layer3_out_32_V), !map !466

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="0" op_0_bw="0" op_1_bw="33">
<![CDATA[
:48  call void (...)* @_ssdm_op_SpecBitsMap(i33* %layer3_out_31_V), !map !472

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="0" op_0_bw="0" op_1_bw="33">
<![CDATA[
:49  call void (...)* @_ssdm_op_SpecBitsMap(i33* %layer3_out_30_V), !map !478

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="0" op_0_bw="0" op_1_bw="33">
<![CDATA[
:50  call void (...)* @_ssdm_op_SpecBitsMap(i33* %layer3_out_29_V), !map !484

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="0" op_0_bw="0" op_1_bw="33">
<![CDATA[
:51  call void (...)* @_ssdm_op_SpecBitsMap(i33* %layer3_out_28_V), !map !490

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="0" op_0_bw="0" op_1_bw="33">
<![CDATA[
:52  call void (...)* @_ssdm_op_SpecBitsMap(i33* %layer3_out_27_V), !map !496

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="0" op_0_bw="0" op_1_bw="33">
<![CDATA[
:53  call void (...)* @_ssdm_op_SpecBitsMap(i33* %layer3_out_26_V), !map !502

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="0" op_0_bw="0" op_1_bw="33">
<![CDATA[
:54  call void (...)* @_ssdm_op_SpecBitsMap(i33* %layer3_out_25_V), !map !508

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="0" op_0_bw="0" op_1_bw="33">
<![CDATA[
:55  call void (...)* @_ssdm_op_SpecBitsMap(i33* %layer3_out_24_V), !map !514

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="0" op_0_bw="0" op_1_bw="33">
<![CDATA[
:56  call void (...)* @_ssdm_op_SpecBitsMap(i33* %layer3_out_23_V), !map !520

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="0" op_0_bw="0" op_1_bw="33">
<![CDATA[
:57  call void (...)* @_ssdm_op_SpecBitsMap(i33* %layer3_out_22_V), !map !526

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="0" op_0_bw="0" op_1_bw="33">
<![CDATA[
:58  call void (...)* @_ssdm_op_SpecBitsMap(i33* %layer3_out_21_V), !map !532

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="0" op_0_bw="0" op_1_bw="33">
<![CDATA[
:59  call void (...)* @_ssdm_op_SpecBitsMap(i33* %layer3_out_20_V), !map !538

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="0" op_0_bw="0" op_1_bw="33">
<![CDATA[
:60  call void (...)* @_ssdm_op_SpecBitsMap(i33* %layer3_out_19_V), !map !544

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="0" op_0_bw="0" op_1_bw="33">
<![CDATA[
:61  call void (...)* @_ssdm_op_SpecBitsMap(i33* %layer3_out_18_V), !map !550

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="0" op_0_bw="0" op_1_bw="33">
<![CDATA[
:62  call void (...)* @_ssdm_op_SpecBitsMap(i33* %layer3_out_17_V), !map !556

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="67" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="0" op_0_bw="0" op_1_bw="33">
<![CDATA[
:63  call void (...)* @_ssdm_op_SpecBitsMap(i33* %layer3_out_16_V), !map !562

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="68" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="0" op_0_bw="0" op_1_bw="33">
<![CDATA[
:64  call void (...)* @_ssdm_op_SpecBitsMap(i33* %layer3_out_15_V), !map !568

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="69" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="0" op_0_bw="0" op_1_bw="33">
<![CDATA[
:65  call void (...)* @_ssdm_op_SpecBitsMap(i33* %layer3_out_14_V), !map !574

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="70" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="0" op_0_bw="0" op_1_bw="33">
<![CDATA[
:66  call void (...)* @_ssdm_op_SpecBitsMap(i33* %layer3_out_13_V), !map !580

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="71" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="0" op_0_bw="0" op_1_bw="33">
<![CDATA[
:67  call void (...)* @_ssdm_op_SpecBitsMap(i33* %layer3_out_12_V), !map !586

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="72" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="0" op_0_bw="0" op_1_bw="33">
<![CDATA[
:68  call void (...)* @_ssdm_op_SpecBitsMap(i33* %layer3_out_11_V), !map !592

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="73" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="0" op_0_bw="0" op_1_bw="33">
<![CDATA[
:69  call void (...)* @_ssdm_op_SpecBitsMap(i33* %layer3_out_10_V), !map !598

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="74" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="0" op_0_bw="0" op_1_bw="33">
<![CDATA[
:70  call void (...)* @_ssdm_op_SpecBitsMap(i33* %layer3_out_9_V), !map !604

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="75" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="0" op_0_bw="0" op_1_bw="33">
<![CDATA[
:71  call void (...)* @_ssdm_op_SpecBitsMap(i33* %layer3_out_8_V), !map !610

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="76" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="0" op_0_bw="0" op_1_bw="33">
<![CDATA[
:72  call void (...)* @_ssdm_op_SpecBitsMap(i33* %layer3_out_7_V), !map !616

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="77" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="0" op_0_bw="0" op_1_bw="33">
<![CDATA[
:73  call void (...)* @_ssdm_op_SpecBitsMap(i33* %layer3_out_6_V), !map !622

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="78" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="0" op_0_bw="0" op_1_bw="33">
<![CDATA[
:74  call void (...)* @_ssdm_op_SpecBitsMap(i33* %layer3_out_5_V), !map !628

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="79" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="0" op_0_bw="0" op_1_bw="33">
<![CDATA[
:75  call void (...)* @_ssdm_op_SpecBitsMap(i33* %layer3_out_4_V), !map !634

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="80" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="0" op_0_bw="0" op_1_bw="33">
<![CDATA[
:76  call void (...)* @_ssdm_op_SpecBitsMap(i33* %layer3_out_3_V), !map !640

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="81" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="0" op_0_bw="0" op_1_bw="33">
<![CDATA[
:77  call void (...)* @_ssdm_op_SpecBitsMap(i33* %layer3_out_2_V), !map !646

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="82" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="0" op_0_bw="0" op_1_bw="33">
<![CDATA[
:78  call void (...)* @_ssdm_op_SpecBitsMap(i33* %layer3_out_1_V), !map !652

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="83" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="0" op_0_bw="0" op_1_bw="33">
<![CDATA[
:79  call void (...)* @_ssdm_op_SpecBitsMap(i33* %layer3_out_0_V), !map !658

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="84" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="0" op_0_bw="0" op_1_bw="1280">
<![CDATA[
:80  call void (...)* @_ssdm_op_SpecBitsMap(i1280* %input_2_V), !map !664

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="85" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="0" op_0_bw="0" op_1_bw="1280">
<![CDATA[
:81  call void (...)* @_ssdm_op_SpecBitsMap(i1280* %input_1_V), !map !905

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="86" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:82  call void (...)* @_ssdm_op_SpecTopModule([10 x i8]* @myproject_str) nounwind

]]></Node>
<StgValue><ssdm name="spectopmodule_ln0"/></StgValue>
</operation>

<operation id="87" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="0" op_0_bw="0" op_1_bw="1280" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:83  call void (...)* @_ssdm_op_SpecInterface(i1280* %input_1_V, [7 x i8]* @p_str10, i32 0, i32 0, [1 x i8]* @p_str9, i32 0, i32 0, [1 x i8]* @p_str9, [1 x i8]* @p_str9, [1 x i8]* @p_str9, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str9, [1 x i8]* @p_str9) nounwind

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="88" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="0" op_0_bw="0" op_1_bw="1280" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:84  call void (...)* @_ssdm_op_SpecInterface(i1280* %input_2_V, [7 x i8]* @p_str10, i32 0, i32 0, [1 x i8]* @p_str9, i32 0, i32 0, [1 x i8]* @p_str9, [1 x i8]* @p_str9, [1 x i8]* @p_str9, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str9, [1 x i8]* @p_str9) nounwind

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="89" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="0" op_0_bw="0" op_1_bw="33" op_2_bw="33" op_3_bw="33" op_4_bw="33" op_5_bw="33" op_6_bw="33" op_7_bw="33" op_8_bw="33" op_9_bw="33" op_10_bw="33" op_11_bw="33" op_12_bw="33" op_13_bw="33" op_14_bw="33" op_15_bw="33" op_16_bw="33" op_17_bw="33" op_18_bw="33" op_19_bw="33" op_20_bw="33" op_21_bw="33" op_22_bw="33" op_23_bw="33" op_24_bw="33" op_25_bw="33" op_26_bw="33" op_27_bw="33" op_28_bw="33" op_29_bw="33" op_30_bw="33" op_31_bw="33" op_32_bw="33" op_33_bw="33" op_34_bw="33" op_35_bw="33" op_36_bw="33" op_37_bw="33" op_38_bw="33" op_39_bw="33" op_40_bw="33" op_41_bw="33" op_42_bw="33" op_43_bw="33" op_44_bw="33" op_45_bw="33" op_46_bw="33" op_47_bw="33" op_48_bw="33" op_49_bw="33" op_50_bw="33" op_51_bw="33" op_52_bw="33" op_53_bw="33" op_54_bw="33" op_55_bw="33" op_56_bw="33" op_57_bw="33" op_58_bw="33" op_59_bw="33" op_60_bw="33" op_61_bw="33" op_62_bw="33" op_63_bw="33" op_64_bw="33" op_65_bw="33" op_66_bw="33" op_67_bw="33" op_68_bw="33" op_69_bw="33" op_70_bw="33" op_71_bw="33" op_72_bw="33" op_73_bw="33" op_74_bw="33" op_75_bw="33" op_76_bw="33" op_77_bw="33" op_78_bw="33" op_79_bw="33" op_80_bw="33" op_81_bw="0" op_82_bw="32" op_83_bw="32" op_84_bw="0" op_85_bw="32" op_86_bw="32" op_87_bw="0" op_88_bw="0" op_89_bw="0" op_90_bw="32" op_91_bw="32" op_92_bw="32" op_93_bw="32" op_94_bw="0" op_95_bw="0">
<![CDATA[
:85  call void (...)* @_ssdm_op_SpecInterface(i33* %layer3_out_0_V, i33* %layer3_out_1_V, i33* %layer3_out_2_V, i33* %layer3_out_3_V, i33* %layer3_out_4_V, i33* %layer3_out_5_V, i33* %layer3_out_6_V, i33* %layer3_out_7_V, i33* %layer3_out_8_V, i33* %layer3_out_9_V, i33* %layer3_out_10_V, i33* %layer3_out_11_V, i33* %layer3_out_12_V, i33* %layer3_out_13_V, i33* %layer3_out_14_V, i33* %layer3_out_15_V, i33* %layer3_out_16_V, i33* %layer3_out_17_V, i33* %layer3_out_18_V, i33* %layer3_out_19_V, i33* %layer3_out_20_V, i33* %layer3_out_21_V, i33* %layer3_out_22_V, i33* %layer3_out_23_V, i33* %layer3_out_24_V, i33* %layer3_out_25_V, i33* %layer3_out_26_V, i33* %layer3_out_27_V, i33* %layer3_out_28_V, i33* %layer3_out_29_V, i33* %layer3_out_30_V, i33* %layer3_out_31_V, i33* %layer3_out_32_V, i33* %layer3_out_33_V, i33* %layer3_out_34_V, i33* %layer3_out_35_V, i33* %layer3_out_36_V, i33* %layer3_out_37_V, i33* %layer3_out_38_V, i33* %layer3_out_39_V, i33* %layer3_out_40_V, i33* %layer3_out_41_V, i33* %layer3_out_42_V, i33* %layer3_out_43_V, i33* %layer3_out_44_V, i33* %layer3_out_45_V, i33* %layer3_out_46_V, i33* %layer3_out_47_V, i33* %layer3_out_48_V, i33* %layer3_out_49_V, i33* %layer3_out_50_V, i33* %layer3_out_51_V, i33* %layer3_out_52_V, i33* %layer3_out_53_V, i33* %layer3_out_54_V, i33* %layer3_out_55_V, i33* %layer3_out_56_V, i33* %layer3_out_57_V, i33* %layer3_out_58_V, i33* %layer3_out_59_V, i33* %layer3_out_60_V, i33* %layer3_out_61_V, i33* %layer3_out_62_V, i33* %layer3_out_63_V, i33* %layer3_out_64_V, i33* %layer3_out_65_V, i33* %layer3_out_66_V, i33* %layer3_out_67_V, i33* %layer3_out_68_V, i33* %layer3_out_69_V, i33* %layer3_out_70_V, i33* %layer3_out_71_V, i33* %layer3_out_72_V, i33* %layer3_out_73_V, i33* %layer3_out_74_V, i33* %layer3_out_75_V, i33* %layer3_out_76_V, i33* %layer3_out_77_V, i33* %layer3_out_78_V, i33* %layer3_out_79_V, [7 x i8]* @p_str10, i32 0, i32 0, [1 x i8]* @p_str9, i32 0, i32 0, [1 x i8]* @p_str9, [1 x i8]* @p_str9, [1 x i8]* @p_str9, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str9, [1 x i8]* @p_str9) nounwind

]]></Node>
<StgValue><ssdm name="specinterface_ln16"/></StgValue>
</operation>

<operation id="90" st_id="2" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="0" op_0_bw="0" op_1_bw="1280" op_2_bw="1280" op_3_bw="33" op_4_bw="33" op_5_bw="33" op_6_bw="33" op_7_bw="33" op_8_bw="33" op_9_bw="33" op_10_bw="33" op_11_bw="33" op_12_bw="33" op_13_bw="33" op_14_bw="33" op_15_bw="33" op_16_bw="33" op_17_bw="33" op_18_bw="33" op_19_bw="33" op_20_bw="33" op_21_bw="33" op_22_bw="33" op_23_bw="33" op_24_bw="33" op_25_bw="33" op_26_bw="33" op_27_bw="33" op_28_bw="33" op_29_bw="33" op_30_bw="33" op_31_bw="33" op_32_bw="33" op_33_bw="33" op_34_bw="33" op_35_bw="33" op_36_bw="33" op_37_bw="33" op_38_bw="33" op_39_bw="33" op_40_bw="33" op_41_bw="33" op_42_bw="33" op_43_bw="33" op_44_bw="33" op_45_bw="33" op_46_bw="33" op_47_bw="33" op_48_bw="33" op_49_bw="33" op_50_bw="33" op_51_bw="33" op_52_bw="33" op_53_bw="33" op_54_bw="33" op_55_bw="33" op_56_bw="33" op_57_bw="33" op_58_bw="33" op_59_bw="33" op_60_bw="33" op_61_bw="33" op_62_bw="33" op_63_bw="33" op_64_bw="33" op_65_bw="33" op_66_bw="33" op_67_bw="33" op_68_bw="33" op_69_bw="33" op_70_bw="33" op_71_bw="33" op_72_bw="33" op_73_bw="33" op_74_bw="33" op_75_bw="33" op_76_bw="33" op_77_bw="33" op_78_bw="33" op_79_bw="33" op_80_bw="33" op_81_bw="33" op_82_bw="33" op_83_bw="16" op_84_bw="16" op_85_bw="16" op_86_bw="16" op_87_bw="16" op_88_bw="16" op_89_bw="24" op_90_bw="21">
<![CDATA[
:86  call fastcc void @"multiheadattention<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>"(i1280* %input_1_V, i1280* %input_2_V, i33* %layer3_out_0_V, i33* %layer3_out_1_V, i33* %layer3_out_2_V, i33* %layer3_out_3_V, i33* %layer3_out_4_V, i33* %layer3_out_5_V, i33* %layer3_out_6_V, i33* %layer3_out_7_V, i33* %layer3_out_8_V, i33* %layer3_out_9_V, i33* %layer3_out_10_V, i33* %layer3_out_11_V, i33* %layer3_out_12_V, i33* %layer3_out_13_V, i33* %layer3_out_14_V, i33* %layer3_out_15_V, i33* %layer3_out_16_V, i33* %layer3_out_17_V, i33* %layer3_out_18_V, i33* %layer3_out_19_V, i33* %layer3_out_20_V, i33* %layer3_out_21_V, i33* %layer3_out_22_V, i33* %layer3_out_23_V, i33* %layer3_out_24_V, i33* %layer3_out_25_V, i33* %layer3_out_26_V, i33* %layer3_out_27_V, i33* %layer3_out_28_V, i33* %layer3_out_29_V, i33* %layer3_out_30_V, i33* %layer3_out_31_V, i33* %layer3_out_32_V, i33* %layer3_out_33_V, i33* %layer3_out_34_V, i33* %layer3_out_35_V, i33* %layer3_out_36_V, i33* %layer3_out_37_V, i33* %layer3_out_38_V, i33* %layer3_out_39_V, i33* %layer3_out_40_V, i33* %layer3_out_41_V, i33* %layer3_out_42_V, i33* %layer3_out_43_V, i33* %layer3_out_44_V, i33* %layer3_out_45_V, i33* %layer3_out_46_V, i33* %layer3_out_47_V, i33* %layer3_out_48_V, i33* %layer3_out_49_V, i33* %layer3_out_50_V, i33* %layer3_out_51_V, i33* %layer3_out_52_V, i33* %layer3_out_53_V, i33* %layer3_out_54_V, i33* %layer3_out_55_V, i33* %layer3_out_56_V, i33* %layer3_out_57_V, i33* %layer3_out_58_V, i33* %layer3_out_59_V, i33* %layer3_out_60_V, i33* %layer3_out_61_V, i33* %layer3_out_62_V, i33* %layer3_out_63_V, i33* %layer3_out_64_V, i33* %layer3_out_65_V, i33* %layer3_out_66_V, i33* %layer3_out_67_V, i33* %layer3_out_68_V, i33* %layer3_out_69_V, i33* %layer3_out_70_V, i33* %layer3_out_71_V, i33* %layer3_out_72_V, i33* %layer3_out_73_V, i33* %layer3_out_74_V, i33* %layer3_out_75_V, i33* %layer3_out_76_V, i33* %layer3_out_77_V, i33* %layer3_out_78_V, i33* %layer3_out_79_V)

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="91" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="0">
<![CDATA[
:87  ret void

]]></Node>
<StgValue><ssdm name="ret_ln42"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
