module stepper(
	input clk,
	output [3:0] IN
	);

reg cnt = 0;
reg [3:0] led = 4'b0000;

always @(posedge clk)
begin
	cnt <= cnt + 1;
	case (cnt)
	12_500_000 : led <= 4'b0001;
	25_000_000 : led <= 4'b0010;
	37_500_000 : led <= 4'b0100;
	50_000_000 : begin
						led <= 4'b1000;
						cnt <= 0;
					 end
	endcase
end

assign IN = led;

endmodule