// Seed: 603024862
module module_0 (
    input tri id_0,
    output wand id_1,
    input supply1 id_2,
    output wor id_3,
    input tri id_4,
    input supply1 id_5,
    input supply0 id_6,
    input supply1 id_7,
    output tri1 id_8,
    input wand id_9,
    output wire id_10,
    input wand id_11,
    output tri id_12
);
endmodule
module module_1 (
    output supply1 id_0,
    output wor id_1,
    output wand id_2,
    output wor id_3,
    output wor id_4,
    input tri1 id_5,
    output wire id_6,
    output wire id_7,
    input tri0 id_8,
    input tri1 id_9,
    input tri id_10,
    output supply1 id_11,
    input tri0 id_12,
    input supply0 id_13,
    output tri id_14
);
  wor id_16;
  assign id_0 = 1'b0 ? id_16 : 1 + id_12;
  module_0(
      id_16, id_2, id_10, id_3, id_5, id_16, id_8, id_12, id_14, id_16, id_3, id_8, id_6
  );
endmodule
