/* SPDX-License-Identifier: BSD-3-Clause
* Copyright 2022 NXP
*/

#ifndef __LA9310_REGS_H__
#define __IQ_STREAMER_H__

#define VSPA_VCPU_DMEM_OFF 0x400000
#define VSPA_IPPU_DMEM_OFF 0x500000
#define VSPA_CCSR 0x1000000
#define CYC_COUNTER_MSB 0x98
#define CYC_COUNTER_LSB 0x9C
#define DMA_DMEM_PRAM_ADDR 0xB0
#define GP_IN0 0x500
#define GP_OUT0 0x580

#endif


