$date
	Sun Oct 23 07:02:53 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#857397
b1101 !
1"
#857398
b1101 &
b1101 %
1$
#857399
0"
#857402
b101000 &
b101000 %
#857406
b10100 &
b10100 %
#857410
b1010 &
b1010 %
#857414
b101 &
b101 %
#857418
b10000 &
b10000 %
#857422
b1000 &
b1000 %
#857426
b100 &
b100 %
#857430
b10 &
b10 %
#857434
b1 &
b1 %
1#
#857438
b0 &
0#
b0 %
0$
#1818892
1"
#1818894
b1101 &
b1101 %
1$
#1818895
0"
#1818898
b101000 &
b101000 %
#1818902
b10100 &
b10100 %
#1818906
b1010 &
b1010 %
#1818910
b101 &
b101 %
#1818914
b10000 &
b10000 %
#1818918
b1000 &
b1000 %
#1818922
b100 &
b100 %
#1818926
b10 &
b10 %
#1818930
b1 &
b1 %
1#
#1818934
b0 &
0#
b0 %
0$
#2808296
b10111 !
1"
#2808298
b10111 &
b10111 %
1$
#2808299
0"
#2808302
b1000110 &
b1000110 %
#2808306
b100011 &
b100011 %
#2808310
b1101010 &
b1101010 %
#2808314
b110101 &
b110101 %
#2808318
b10100000 &
b10100000 %
#2808322
b1010000 &
b1010000 %
#2808326
b101000 &
b101000 %
#2808330
b10100 &
b10100 %
#2808334
b1010 &
b1010 %
#2808338
b101 &
b101 %
#2808342
b10000 &
b10000 %
#2808346
b1000 &
b1000 %
#2808350
b100 &
b100 %
#2808354
b10 &
b10 %
#2808358
b1 &
1#
b1 %
#2808362
b0 &
b0 %
0#
0$
#4500012
