// Seed: 618980862
module module_0 (
    id_1
);
  input wire id_1;
  localparam id_2 = 1;
endmodule
module module_1 (
    output wor   id_0,
    output tri0  id_1,
    input  uwire id_2,
    input  tri0  id_3,
    input  uwire id_4
);
  localparam id_6 = 1;
  module_0 modCall_1 (id_6);
endmodule
module module_2 #(
    parameter id_0 = 32'd9,
    parameter id_1 = 32'd96,
    parameter id_4 = 32'd40
) (
    input  wire  _id_0,
    input  tri0  _id_1,
    output logic id_2,
    input  tri1  id_3,
    input  uwire _id_4
);
  always begin : LABEL_0
    id_2 <= 1;
    id_2 <= -1;
  end
  always id_2 = id_1;
  always_comb id_2 <= -1;
  buf primCall (id_2, id_3);
  assign id_2 = id_0;
  wire [id_0 : this] id_6[id_1 : -1  ||  id_4];
  module_0 modCall_1 (id_6);
  wire  id_7;
  logic id_8 = id_4;
  assign id_8 = -1 == -1'b0;
  parameter id_9 = 1 * "";
  always id_8 = -1;
  logic id_10;
endmodule
