<stg><name>sw_compute_Pipeline_VITIS_LOOP_107_9</name>


<trans_list>

<trans id="40" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="53" from="2" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln107" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="54" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln107" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="51" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="52" from="4" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="46" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="47" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="48" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="49" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="7" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:1 %out_r3 = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %out_r

]]></Node>
<StgValue><ssdm name="out_r3"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="62" op_0_bw="62" op_1_bw="62">
<![CDATA[
newFuncRoot:2 %sext_ln108_1_read = read i62 @_ssdm_op_Read.ap_auto.i62, i62 %sext_ln108_1

]]></Node>
<StgValue><ssdm name="sext_ln108_1_read"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="64" op_0_bw="62">
<![CDATA[
newFuncRoot:3 %sext_ln108_1_cast = sext i62 %sext_ln108_1_read

]]></Node>
<StgValue><ssdm name="sext_ln108_1_cast"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:4 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 125, void @empty_1, void @empty_2, void @empty_0, i32 16, i32 16, i32 16, i32 16, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
newFuncRoot:5 %gmem_addr = getelementptr i32 %gmem, i64 %sext_ln108_1_cast

]]></Node>
<StgValue><ssdm name="gmem_addr"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
newFuncRoot:6 %p_wr_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i32P1A, i32 %gmem_addr, i32 120

]]></Node>
<StgValue><ssdm name="p_wr_req"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="7" op_1_bw="7">
<![CDATA[
newFuncRoot:7 %store_ln0 = store i7 0, i7 %i

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:8 %br_ln0 = br void %for.inc129

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="19" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
for.inc129:0 %i_4 = load i7 %i

]]></Node>
<StgValue><ssdm name="i_4"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
for.inc129:1 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc129:2 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc129:3 %icmp_ln107 = icmp_eq  i7 %i_4, i7 120

]]></Node>
<StgValue><ssdm name="icmp_ln107"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc129:4 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 120, i64 120, i64 120

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc129:5 %add_ln107 = add i7 %i_4, i7 1

]]></Node>
<StgValue><ssdm name="add_ln107"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc129:6 %br_ln107 = br i1 %icmp_ln107, void %for.inc129.split, void %for.end131.exitStub

]]></Node>
<StgValue><ssdm name="br_ln107"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln107" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="64" op_0_bw="7">
<![CDATA[
for.inc129.split:0 %i_4_cast11 = zext i7 %i_4

]]></Node>
<StgValue><ssdm name="i_4_cast11"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln107" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc129.split:2 %acc_addr_4 = getelementptr i32 %acc, i64 0, i64 %i_4_cast11

]]></Node>
<StgValue><ssdm name="acc_addr_4"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln107" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="7">
<![CDATA[
for.inc129.split:3 %acc_load_4 = load i7 %acc_addr_4

]]></Node>
<StgValue><ssdm name="acc_load_4"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln107" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="7" op_1_bw="7" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc129.split:5 %store_ln107 = store i7 %add_ln107, i7 %i

]]></Node>
<StgValue><ssdm name="store_ln107"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="30" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="7">
<![CDATA[
for.inc129.split:3 %acc_load_4 = load i7 %acc_addr_4

]]></Node>
<StgValue><ssdm name="acc_load_4"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="31" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc129.split:1 %specloopname_ln107 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10

]]></Node>
<StgValue><ssdm name="specloopname_ln107"/></StgValue>
</operation>

<operation id="32" st_id="4" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="0">
<![CDATA[
for.inc129.split:4 %write_ln108 = write void @_ssdm_op_Write.m_axi.i32P1A, i32 %gmem_addr, i32 %acc_load_4, i4 15

]]></Node>
<StgValue><ssdm name="write_ln108"/></StgValue>
</operation>

<operation id="33" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0">
<![CDATA[
for.inc129.split:6 %br_ln107 = br void %for.inc129

]]></Node>
<StgValue><ssdm name="br_ln107"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="34" st_id="5" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
for.end131.exitStub:0 %p_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr

]]></Node>
<StgValue><ssdm name="p_wr_resp"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="35" st_id="6" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
for.end131.exitStub:0 %p_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr

]]></Node>
<StgValue><ssdm name="p_wr_resp"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="36" st_id="7" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
for.end131.exitStub:0 %p_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr

]]></Node>
<StgValue><ssdm name="p_wr_resp"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="37" st_id="8" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
for.end131.exitStub:0 %p_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr

]]></Node>
<StgValue><ssdm name="p_wr_resp"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="38" st_id="9" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
for.end131.exitStub:0 %p_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr

]]></Node>
<StgValue><ssdm name="p_wr_resp"/></StgValue>
</operation>

<operation id="39" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0">
<![CDATA[
for.end131.exitStub:1 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="55" name="gmem" dir="1" iftype="4">
<core>NULL</core><StgValue><ssdm name="gmem"/></StgValue>
</port>
<port id="56" name="sext_ln108_1" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="sext_ln108_1"/></StgValue>
</port>
<port id="57" name="acc" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="acc"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="58" name="out_r" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="out_r"/></StgValue>
</port>
</ports>


<dataflows>
<dataflow id="60" from="StgValue_59" to="i" fromId="59" toId="10">
</dataflow>
<dataflow id="62" from="_ssdm_op_Read.ap_auto.i64" to="out_r3" fromId="61" toId="11">
</dataflow>
<dataflow id="63" from="out_r" to="out_r3" fromId="58" toId="11">
</dataflow>
<dataflow id="65" from="_ssdm_op_Read.ap_auto.i62" to="sext_ln108_1_read" fromId="64" toId="12">
</dataflow>
<dataflow id="66" from="sext_ln108_1" to="sext_ln108_1_read" fromId="56" toId="12">
</dataflow>
<dataflow id="67" from="sext_ln108_1_read" to="sext_ln108_1_cast" fromId="12" toId="13">
</dataflow>
<dataflow id="69" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="68" toId="14">
</dataflow>
<dataflow id="70" from="gmem" to="specinterface_ln0" fromId="55" toId="14">
</dataflow>
<dataflow id="72" from="empty" to="specinterface_ln0" fromId="71" toId="14">
</dataflow>
<dataflow id="74" from="StgValue_73" to="specinterface_ln0" fromId="73" toId="14">
</dataflow>
<dataflow id="75" from="StgValue_73" to="specinterface_ln0" fromId="73" toId="14">
</dataflow>
<dataflow id="77" from="empty_0" to="specinterface_ln0" fromId="76" toId="14">
</dataflow>
<dataflow id="78" from="StgValue_73" to="specinterface_ln0" fromId="73" toId="14">
</dataflow>
<dataflow id="80" from="StgValue_79" to="specinterface_ln0" fromId="79" toId="14">
</dataflow>
<dataflow id="82" from="empty_1" to="specinterface_ln0" fromId="81" toId="14">
</dataflow>
<dataflow id="84" from="empty_2" to="specinterface_ln0" fromId="83" toId="14">
</dataflow>
<dataflow id="85" from="empty_0" to="specinterface_ln0" fromId="76" toId="14">
</dataflow>
<dataflow id="87" from="StgValue_86" to="specinterface_ln0" fromId="86" toId="14">
</dataflow>
<dataflow id="88" from="StgValue_86" to="specinterface_ln0" fromId="86" toId="14">
</dataflow>
<dataflow id="89" from="StgValue_86" to="specinterface_ln0" fromId="86" toId="14">
</dataflow>
<dataflow id="90" from="StgValue_86" to="specinterface_ln0" fromId="86" toId="14">
</dataflow>
<dataflow id="91" from="empty_0" to="specinterface_ln0" fromId="76" toId="14">
</dataflow>
<dataflow id="92" from="empty_0" to="specinterface_ln0" fromId="76" toId="14">
</dataflow>
<dataflow id="94" from="StgValue_93" to="specinterface_ln0" fromId="93" toId="14">
</dataflow>
<dataflow id="95" from="StgValue_73" to="specinterface_ln0" fromId="73" toId="14">
</dataflow>
<dataflow id="96" from="gmem" to="gmem_addr" fromId="55" toId="15">
</dataflow>
<dataflow id="97" from="sext_ln108_1_cast" to="gmem_addr" fromId="13" toId="15">
</dataflow>
<dataflow id="99" from="_ssdm_op_WriteReq.m_axi.i32P1A" to="p_wr_req" fromId="98" toId="16">
</dataflow>
<dataflow id="100" from="gmem_addr" to="p_wr_req" fromId="15" toId="16">
</dataflow>
<dataflow id="102" from="StgValue_101" to="p_wr_req" fromId="101" toId="16">
</dataflow>
<dataflow id="104" from="StgValue_103" to="store_ln0" fromId="103" toId="17">
</dataflow>
<dataflow id="105" from="i" to="store_ln0" fromId="10" toId="17">
</dataflow>
<dataflow id="106" from="i" to="i_4" fromId="10" toId="19">
</dataflow>
<dataflow id="108" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="107" toId="20">
</dataflow>
<dataflow id="109" from="gmem" to="specbitsmap_ln0" fromId="55" toId="20">
</dataflow>
<dataflow id="111" from="_ssdm_op_SpecPipeline" to="specpipeline_ln0" fromId="110" toId="21">
</dataflow>
<dataflow id="112" from="StgValue_93" to="specpipeline_ln0" fromId="93" toId="21">
</dataflow>
<dataflow id="113" from="StgValue_73" to="specpipeline_ln0" fromId="73" toId="21">
</dataflow>
<dataflow id="114" from="StgValue_59" to="specpipeline_ln0" fromId="59" toId="21">
</dataflow>
<dataflow id="115" from="StgValue_73" to="specpipeline_ln0" fromId="73" toId="21">
</dataflow>
<dataflow id="117" from="p_str" to="specpipeline_ln0" fromId="116" toId="21">
</dataflow>
<dataflow id="118" from="i_4" to="icmp_ln107" fromId="19" toId="22">
</dataflow>
<dataflow id="120" from="StgValue_119" to="icmp_ln107" fromId="119" toId="22">
</dataflow>
<dataflow id="122" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="121" toId="23">
</dataflow>
<dataflow id="124" from="StgValue_123" to="empty" fromId="123" toId="23">
</dataflow>
<dataflow id="125" from="StgValue_123" to="empty" fromId="123" toId="23">
</dataflow>
<dataflow id="126" from="StgValue_123" to="empty" fromId="123" toId="23">
</dataflow>
<dataflow id="127" from="i_4" to="add_ln107" fromId="19" toId="24">
</dataflow>
<dataflow id="129" from="StgValue_128" to="add_ln107" fromId="128" toId="24">
</dataflow>
<dataflow id="130" from="icmp_ln107" to="br_ln107" fromId="22" toId="25">
</dataflow>
<dataflow id="131" from="i_4" to="i_4_cast11" fromId="19" toId="26">
</dataflow>
<dataflow id="132" from="acc" to="acc_addr_4" fromId="57" toId="27">
</dataflow>
<dataflow id="134" from="StgValue_133" to="acc_addr_4" fromId="133" toId="27">
</dataflow>
<dataflow id="135" from="i_4_cast11" to="acc_addr_4" fromId="26" toId="27">
</dataflow>
<dataflow id="136" from="acc_addr_4" to="acc_load_4" fromId="27" toId="28">
</dataflow>
<dataflow id="137" from="add_ln107" to="store_ln107" fromId="24" toId="29">
</dataflow>
<dataflow id="138" from="i" to="store_ln107" fromId="10" toId="29">
</dataflow>
<dataflow id="139" from="acc_addr_4" to="acc_load_4" fromId="27" toId="30">
</dataflow>
<dataflow id="141" from="_ssdm_op_SpecLoopName" to="specloopname_ln107" fromId="140" toId="31">
</dataflow>
<dataflow id="143" from="empty_10" to="specloopname_ln107" fromId="142" toId="31">
</dataflow>
<dataflow id="145" from="_ssdm_op_Write.m_axi.i32P1A" to="write_ln108" fromId="144" toId="32">
</dataflow>
<dataflow id="146" from="gmem_addr" to="write_ln108" fromId="15" toId="32">
</dataflow>
<dataflow id="147" from="acc_load_4" to="write_ln108" fromId="30" toId="32">
</dataflow>
<dataflow id="149" from="StgValue_148" to="write_ln108" fromId="148" toId="32">
</dataflow>
<dataflow id="151" from="_ssdm_op_WriteResp.m_axi.i32P1A" to="p_wr_resp" fromId="150" toId="34">
</dataflow>
<dataflow id="152" from="gmem_addr" to="p_wr_resp" fromId="15" toId="34">
</dataflow>
<dataflow id="153" from="_ssdm_op_WriteResp.m_axi.i32P1A" to="p_wr_resp" fromId="150" toId="35">
</dataflow>
<dataflow id="154" from="gmem_addr" to="p_wr_resp" fromId="15" toId="35">
</dataflow>
<dataflow id="155" from="_ssdm_op_WriteResp.m_axi.i32P1A" to="p_wr_resp" fromId="150" toId="36">
</dataflow>
<dataflow id="156" from="gmem_addr" to="p_wr_resp" fromId="15" toId="36">
</dataflow>
<dataflow id="157" from="_ssdm_op_WriteResp.m_axi.i32P1A" to="p_wr_resp" fromId="150" toId="37">
</dataflow>
<dataflow id="158" from="gmem_addr" to="p_wr_resp" fromId="15" toId="37">
</dataflow>
<dataflow id="159" from="_ssdm_op_WriteResp.m_axi.i32P1A" to="p_wr_resp" fromId="150" toId="38">
</dataflow>
<dataflow id="160" from="gmem_addr" to="p_wr_resp" fromId="15" toId="38">
</dataflow>
<dataflow id="161" from="icmp_ln107" to="StgValue_2" fromId="22" toId="2">
</dataflow>
</dataflows>


</stg>
