{"metadata":{"name":"","language":"ocaml"},"worksheets":[{"cells":[{"metadata":{},"cell_type":"heading","source":"Guarded module","level":1},{"metadata":{},"input":"open HardCaml\nopen Signal.Comb\nopen Signal.Seq\nopen Signal.Guarded\nopen Signal.Types","cell_type":"code","prompt_number":1,"outputs":[],"language":"python","collapsed":false},{"metadata":{},"cell_type":"markdown","source":"The guarded module provides a small DSL to describe something similar to VHDL `processes` or Verilog `always` blocks.\n\nHere's the up-down counter from an earlier tutorial described this way."},{"metadata":{},"input":"let up_down_counter clear up down = \n    let counter = g_reg  { r_sync with reg_clear = clear } empty 8 in\n    let () = compile [\n        g_when (up ^: down) [\n            g_when (up) [ counter $== counter#q +:. 1 ];\n            g_when (down) [ counter $== counter#q -:. 1 ];\n        ]\n    ] in\n    counter#q","cell_type":"code","prompt_number":2,"outputs":[{"output_type":"pyout","prompt_number":2,"html":"<pre style=\"color:slategray;max-height:100px;overflow:hidden\" onclick=\"if (this.style.maxHeight === 'none') this.style.maxHeight = '100px'; else this.style.maxHeight = 'none'; \">val up_down_counter : t -&gt; t -&gt; t -&gt; t = &lt;fun&gt;\n</pre>","metadata":{}}],"language":"python","collapsed":false},{"metadata":{},"cell_type":"markdown","source":"This compares to VHDL as follows\n\n```vhdl\narchitecture rtl ...\n    signal counter : unsigned(7 downto 0);\nbegin\n    process (clock) \n    begin\n        if rising_edge(clock) then\n            if clear='1' then\n                counter <= (others=>'0');\n            else\n                if up xor down then\n                    if up then \n                        counter <= counter + 1;\n                    end if;\n                    if down then \n                        counter <= counter - 1;\n                    end if;\n                end if;\n            end if;\n        end if;\n    end process;\nend architecture;\n```\n\nThe first difference to note is in HardCaml the type of a `guarded variable` is specified before the assignments section.  In VHDL (and Verilog) this is inferred using a template (sensitivity list and rising_edge).  The two main functions for constructing these guarded values are `g_reg` and `g_wire`.  The former describes a register which holds it's value between clock cycles.  The later is for combinatorial values (a default value is provided for when there is no assignment).  Here lies a useful distinction between HardCaml and VHDL/Verilog - registered and combinatorial values may be updated in the same code block.\n\nThe logic in HardCaml is specified within the list passed to the compile function.  What goes into this list constitutes the `Guarded DSL`.  The compile function takes the DSL and turns it back into structural RTL.\n\nThe main idea is to provide if/switch like statements to control when assignments occur to guarded variables."},{"metadata":{},"input":"g_if","cell_type":"code","prompt_number":3,"outputs":[{"output_type":"pyout","prompt_number":3,"html":"<pre style=\"color:slategray;max-height:100px;overflow:hidden\" onclick=\"if (this.style.maxHeight === 'none') this.style.maxHeight = '100px'; else this.style.maxHeight = 'none'; \">- : t -&gt; statements -&gt; statements -&gt; statement = &lt;fun&gt;\n</pre>","metadata":{}}],"language":"python","collapsed":false},{"metadata":{},"cell_type":"markdown","source":"`g_if` takes a control signal and 2 lists of guarded statements to execute dependant on the control signal.  `g_switch` is similar except it allows multiple paths of control flow."},{"metadata":{},"input":"g_switch","cell_type":"code","prompt_number":4,"outputs":[{"output_type":"pyout","prompt_number":4,"html":"<pre style=\"color:slategray;max-height:100px;overflow:hidden\" onclick=\"if (this.style.maxHeight === 'none') this.style.maxHeight = '100px'; else this.style.maxHeight = 'none'; \">- : t -&gt; t cases -&gt; statement = &lt;fun&gt;\n</pre>","metadata":{}}],"language":"python","collapsed":false},{"metadata":{},"cell_type":"markdown","source":"To actually perform assignments we use this operator."},{"metadata":{},"input":"($==)","cell_type":"code","prompt_number":5,"outputs":[{"output_type":"pyout","prompt_number":5,"html":"<pre style=\"color:slategray;max-height:100px;overflow:hidden\" onclick=\"if (this.style.maxHeight === 'none') this.style.maxHeight = '100px'; else this.style.maxHeight = 'none'; \">- : variable -&gt; t -&gt; statement = &lt;fun&gt;\n</pre>","metadata":{}}],"language":"python","collapsed":false},{"metadata":{},"cell_type":"markdown","source":"The final thing to note is the only place where a guarded variable is actually allowed is the on the left hand side of an assignment.  Everywhere else you use either standard HardCaml signals or other statement types.  You can read guarded variables from code blocks (or outside them) using the **#q** method."},{"metadata":{},"input":"let x = g_wire gnd","cell_type":"code","prompt_number":6,"outputs":[{"output_type":"pyout","prompt_number":6,"html":"<pre style=\"color:slategray;max-height:100px;overflow:hidden\" onclick=\"if (this.style.maxHeight === 'none') this.style.maxHeight = '100px'; else this.style.maxHeight = 'none'; \">val x : variable = &lt;obj&gt;\n</pre>","metadata":{}}],"language":"python","collapsed":false},{"metadata":{},"input":"x#q","cell_type":"code","prompt_number":7,"outputs":[{"output_type":"pyout","prompt_number":7,"html":"<pre style=\"color:slategray;max-height:100px;overflow:hidden\" onclick=\"if (this.style.maxHeight === 'none') this.style.maxHeight = '100px'; else this.style.maxHeight = 'none'; \">- : t =\nSignal_wire ({s_id = 37L; s_names = []; s_width = 1; s_deps = []},\n {contents = Signal_empty})\n</pre>","metadata":{}}],"language":"python","collapsed":false},{"metadata":{},"cell_type":"heading","source":"How values update","level":2},{"metadata":{},"cell_type":"markdown","source":"`guarded variables` are not variables in the traditional sense.  The semantics are closer to signals in VHDL (or non-blocking assignments in Verilog).\n\nWhen multiple assignments are executed in a particular control flow within a code block the last one *wins*.  Say we execute the following with x currently set to 1.\n\n```\nx = x + 2\nif (true) x = x + 3\n```\n\nWith *normal* variables we would expect a result of 6 (1+2+3).  In actual fact we get 4 (1+3) - the `x = x + 3` is the (only) statement that affects the final result.\n\nThe basic rule is the input value of x is the same for all statements in a code block.  The output value (or next value of a wire or register) is the last assignment statement to execute."},{"metadata":{},"cell_type":"heading","source":"Statemachines","level":2},{"metadata":{},"cell_type":"markdown","source":"One of the main purposes of the guarded module is to describe statemachines.  As per VHDL/Verilog this is done with a switch like statement.\n\nFor convenience this is wrapped up in a special set of functions.\n\nFirst here are a couple of interface signals used below."},{"metadata":{},"input":"let start, stall = vdd, gnd\nlet x = g_wire (consti 8 0)","cell_type":"code","prompt_number":8,"outputs":[{"output_type":"pyout","prompt_number":8,"html":"<pre style=\"color:slategray;max-height:100px;overflow:hidden\" onclick=\"if (this.style.maxHeight === 'none') this.style.maxHeight = '100px'; else this.style.maxHeight = 'none'; \">val start : t =\n  Signal_const ({s_id = 1L; s_names = [&quot;vdd&quot;]; s_width = 1; s_deps = []},\n   &quot;1&quot;)\nval stall : t =\n  Signal_const ({s_id = 2L; s_names = [&quot;gnd&quot;]; s_width = 1; s_deps = []},\n   &quot;0&quot;)\n</pre>","metadata":{}},{"output_type":"pyout","prompt_number":8,"html":"<pre style=\"color:slategray;max-height:100px;overflow:hidden\" onclick=\"if (this.style.maxHeight === 'none') this.style.maxHeight = '100px'; else this.style.maxHeight = 'none'; \">val x : variable = &lt;obj&gt;\n</pre>","metadata":{}}],"language":"python","collapsed":false},{"metadata":{},"cell_type":"markdown","source":"This statement defines the statemachine.  It returns the function `machine` used to declare the statemachine and `state` used to set the next state.  The hidden value is the state register itself (not all that useful in most cases)."},{"metadata":{},"input":"let _,machine,state = statemachine r_sync enable [ `One; `Two; `Three ] ","cell_type":"code","prompt_number":9,"outputs":[{"output_type":"pyout","prompt_number":9,"html":"<pre style=\"color:slategray;max-height:100px;overflow:hidden\" onclick=\"if (this.style.maxHeight === 'none') this.style.maxHeight = '100px'; else this.style.maxHeight = 'none'; \">val machine : _[&gt; `One | `Three | `Two ] cases -&gt; statement = &lt;fun&gt;\nval state : _[&gt; `One | `Three | `Two ] -&gt; statement = &lt;fun&gt;\n</pre>","metadata":{}}],"language":"python","collapsed":false},{"metadata":{},"cell_type":"markdown","source":"Now for the statemachine.  Note that the result of the machine function is just a guarded statement and it can be surrounded by arbitrary other statements (or other statemachines)."},{"metadata":{},"input":"compile [\n    machine [\n        `One, [\n            x $==. 10;\n            g_when start [ state `Two; ];\n        ];\n        `Two, [\n            x $==. 20;\n            state `Three;\n        ];\n        `Three, [\n            x $==. 30;\n            g_when stall [ state `One; ];\n        ];\n    ];\n]","cell_type":"code","prompt_number":10,"outputs":[{"output_type":"pyout","prompt_number":10,"html":"<pre style=\"color:slategray;max-height:100px;overflow:hidden\" onclick=\"if (this.style.maxHeight === 'none') this.style.maxHeight = '100px'; else this.style.maxHeight = 'none'; \">- : unit = ()\n</pre>","metadata":{}}],"language":"python","collapsed":false}],"metadata":{}}],"nbformat":3,"nbformat_minor":0}