#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Sat Mar  3 00:05:44 2018
# Process ID: 2044
# Current directory: C:/Users/Jake/Engineering/ZYNQ/Custom-PL
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent12656 C:\Users\Jake\Engineering\ZYNQ\Custom-PL\Custom-PL.xpr
# Log file: C:/Users/Jake/Engineering/ZYNQ/Custom-PL/vivado.log
# Journal file: C:/Users/Jake/Engineering/ZYNQ/Custom-PL\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Jake/Engineering/ZYNQ/Custom-PL/Custom-PL.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.4/data/ip'.
open_project: Time (s): cpu = 00:00:22 ; elapsed = 00:00:13 . Memory (MB): peak = 784.859 ; gain = 112.977
update_compile_order -fileset sources_1
open_bd_design {C:/Users/Jake/Engineering/ZYNQ/Custom-PL/Custom-PL.srcs/sources_1/bd/design_1/design_1.bd}
Adding cell -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_50M
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Successfully read diagram <design_1> from BD file <C:/Users/Jake/Engineering/ZYNQ/Custom-PL/Custom-PL.srcs/sources_1/bd/design_1/design_1.bd>
open_bd_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:15 . Memory (MB): peak = 852.145 ; gain = 66.551
exit
INFO: [Common 17-206] Exiting Vivado at Sat Mar  3 00:25:11 2018...
