strict digraph  {
"0 /nncf_model_input_0" [id=0, label="nncf_model_input_#0", style=filled, type=nncf_model_input];
"1 AsymmetricQuantizer/asymmetric_quantize_0" [color=green, id=1, label="AFQ_[B:8 M:A SGN:S PC:N]_#1_G0", style=filled, type=asymmetric_quantize];
"2 SSD_VGG/__getitem___0" [id=2, label="__getitem___#2", style=filled, type=__getitem__];
"3 SSD_VGG/unsqueeze_0" [id=3, label="unsqueeze_#3", style=filled, type=unsqueeze];
"4 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[0]/ModuleDict[pre_ops]/UpdateWeight[0]/SymmetricQuantizer[op]/symmetric_quantize_0" [color=green, id=4, label="WFQ_[B:8 M:S SGN:S PC:Y]_#4_G0", style=filled, type=symmetric_quantize];
"5 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[0]/conv2d_0" [color=lightblue, id=5, label="conv2d_k3x3_PAD_#5", style=filled, type=conv2d];
"6 SSD_VGG/MultiOutputSequential[basenet]/ReLU[1]/relu__0" [id=6, label="relu__#6", style=filled, type=relu_];
"7 SSD_VGG/MultiOutputSequential[basenet]/ReLU[1]/SymmetricQuantizer/symmetric_quantize_0" [color=red, id=7, label="AFQ_[B:4 M:S SGN:U PC:N]_#7_G1", style=filled, type=symmetric_quantize];
"8 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[2]/ModuleDict[pre_ops]/UpdateWeight[1]/SymmetricQuantizer[op]/symmetric_quantize_0" [color=red, id=8, label="WFQ_[B:4 M:S SGN:S PC:Y]_#8_G1", style=filled, type=symmetric_quantize];
"9 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[2]/pad_0" [color=lightblue, id=9, label="pad_k3x3_PAD_#9", style=filled, type=pad];
"10 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[2]/conv2d_0" [color=lightblue, id=10, label="conv2d_k3x3_PAD_#10", style=filled, type=conv2d];
"11 SSD_VGG/MultiOutputSequential[basenet]/ReLU[3]/relu__0" [id=11, label="relu__#11", style=filled, type=relu_];
"12 SSD_VGG/MultiOutputSequential[basenet]/ReLU[3]/AsymmetricQuantizer/asymmetric_quantize_0" [color=green, id=12, label="AFQ_[B:8 M:A SGN:S PC:N]_#12_G2", style=filled, type=asymmetric_quantize];
"13 SSD_VGG/MultiOutputSequential[basenet]/MaxPool2d[4]/max_pool2d_0" [id=13, label="max_pool2d_#13", style=filled, type=max_pool2d];
"14 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[5]/ModuleDict[pre_ops]/UpdateWeight[0]/SymmetricQuantizer[op]/symmetric_quantize_0" [color=green, id=14, label="WFQ_[B:8 M:S SGN:S PC:Y]_#14_G2", style=filled, type=symmetric_quantize];
"15 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[5]/conv2d_0" [color=lightblue, id=15, label="conv2d_k3x3_PAD_#15", style=filled, type=conv2d];
"16 SSD_VGG/MultiOutputSequential[basenet]/ReLU[6]/relu__0" [id=16, label="relu__#16", style=filled, type=relu_];
"17 SSD_VGG/MultiOutputSequential[basenet]/ReLU[6]/SymmetricQuantizer/symmetric_quantize_0" [color=red, id=17, label="AFQ_[B:4 M:S SGN:U PC:N]_#17_G3", style=filled, type=symmetric_quantize];
"18 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[7]/ModuleDict[pre_ops]/UpdateWeight[1]/SymmetricQuantizer[op]/symmetric_quantize_0" [color=red, id=18, label="WFQ_[B:4 M:S SGN:S PC:Y]_#18_G3", style=filled, type=symmetric_quantize];
"19 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[7]/pad_0" [color=lightblue, id=19, label="pad_k3x3_PAD_#19", style=filled, type=pad];
"20 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[7]/conv2d_0" [color=lightblue, id=20, label="conv2d_k3x3_PAD_#20", style=filled, type=conv2d];
"21 SSD_VGG/MultiOutputSequential[basenet]/ReLU[8]/relu__0" [id=21, label="relu__#21", style=filled, type=relu_];
"22 SSD_VGG/MultiOutputSequential[basenet]/ReLU[8]/SymmetricQuantizer/symmetric_quantize_0" [color=red, id=22, label="AFQ_[B:4 M:S SGN:U PC:N]_#22_G4", style=filled, type=symmetric_quantize];
"23 SSD_VGG/MultiOutputSequential[basenet]/MaxPool2d[9]/max_pool2d_0" [id=23, label="max_pool2d_#23", style=filled, type=max_pool2d];
"24 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[10]/ModuleDict[pre_ops]/UpdateWeight[1]/SymmetricQuantizer[op]/symmetric_quantize_0" [color=red, id=24, label="WFQ_[B:4 M:S SGN:S PC:Y]_#24_G4", style=filled, type=symmetric_quantize];
"25 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[10]/pad_0" [color=lightblue, id=25, label="pad_k3x3_PAD_#25", style=filled, type=pad];
"26 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[10]/conv2d_0" [color=lightblue, id=26, label="conv2d_k3x3_PAD_#26", style=filled, type=conv2d];
"27 SSD_VGG/MultiOutputSequential[basenet]/ReLU[11]/relu__0" [id=27, label="relu__#27", style=filled, type=relu_];
"28 SSD_VGG/MultiOutputSequential[basenet]/ReLU[11]/AsymmetricQuantizer/asymmetric_quantize_0" [color=green, id=28, label="AFQ_[B:8 M:A SGN:S PC:N]_#28_G5", style=filled, type=asymmetric_quantize];
"29 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[12]/ModuleDict[pre_ops]/UpdateWeight[0]/SymmetricQuantizer[op]/symmetric_quantize_0" [color=green, id=29, label="WFQ_[B:8 M:S SGN:S PC:Y]_#29_G5", style=filled, type=symmetric_quantize];
"30 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[12]/conv2d_0" [color=lightblue, id=30, label="conv2d_k3x3_PAD_#30", style=filled, type=conv2d];
"31 SSD_VGG/MultiOutputSequential[basenet]/ReLU[13]/relu__0" [id=31, label="relu__#31", style=filled, type=relu_];
"32 SSD_VGG/MultiOutputSequential[basenet]/ReLU[13]/SymmetricQuantizer/symmetric_quantize_0" [color=red, id=32, label="AFQ_[B:4 M:S SGN:U PC:N]_#32_G6", style=filled, type=symmetric_quantize];
"33 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[14]/ModuleDict[pre_ops]/UpdateWeight[1]/SymmetricQuantizer[op]/symmetric_quantize_0" [color=red, id=33, label="WFQ_[B:4 M:S SGN:S PC:Y]_#33_G6", style=filled, type=symmetric_quantize];
"34 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[14]/pad_0" [color=lightblue, id=34, label="pad_k3x3_PAD_#34", style=filled, type=pad];
"35 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[14]/conv2d_0" [color=lightblue, id=35, label="conv2d_k3x3_PAD_#35", style=filled, type=conv2d];
"36 SSD_VGG/MultiOutputSequential[basenet]/ReLU[15]/relu__0" [id=36, label="relu__#36", style=filled, type=relu_];
"37 SSD_VGG/MultiOutputSequential[basenet]/ReLU[15]/SymmetricQuantizer/symmetric_quantize_0" [color=red, id=37, label="AFQ_[B:4 M:S SGN:U PC:N]_#37_G7", style=filled, type=symmetric_quantize];
"38 SSD_VGG/MultiOutputSequential[basenet]/MaxPool2d[16]/max_pool2d_0" [id=38, label="max_pool2d_#38", style=filled, type=max_pool2d];
"39 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[17]/ModuleDict[pre_ops]/UpdateWeight[1]/SymmetricQuantizer[op]/symmetric_quantize_0" [color=red, id=39, label="WFQ_[B:4 M:S SGN:S PC:Y]_#39_G7", style=filled, type=symmetric_quantize];
"40 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[17]/pad_0" [color=lightblue, id=40, label="pad_k3x3_PAD_#40", style=filled, type=pad];
"41 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[17]/conv2d_0" [color=lightblue, id=41, label="conv2d_k3x3_PAD_#41", style=filled, type=conv2d];
"42 SSD_VGG/MultiOutputSequential[basenet]/ReLU[18]/relu__0" [id=42, label="relu__#42", style=filled, type=relu_];
"43 SSD_VGG/MultiOutputSequential[basenet]/ReLU[18]/SymmetricQuantizer/symmetric_quantize_0" [color=red, id=43, label="AFQ_[B:4 M:S SGN:U PC:N]_#43_G8", style=filled, type=symmetric_quantize];
"44 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[19]/ModuleDict[pre_ops]/UpdateWeight[1]/SymmetricQuantizer[op]/symmetric_quantize_0" [color=red, id=44, label="WFQ_[B:4 M:S SGN:S PC:Y]_#44_G8", style=filled, type=symmetric_quantize];
"45 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[19]/pad_0" [color=lightblue, id=45, label="pad_k3x3_PAD_#45", style=filled, type=pad];
"46 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[19]/conv2d_0" [color=lightblue, id=46, label="conv2d_k3x3_PAD_#46", style=filled, type=conv2d];
"47 SSD_VGG/MultiOutputSequential[basenet]/ReLU[20]/relu__0" [id=47, label="relu__#47", style=filled, type=relu_];
"48 SSD_VGG/MultiOutputSequential[basenet]/ReLU[20]/SymmetricQuantizer/symmetric_quantize_0" [color=red, id=48, label="AFQ_[B:4 M:S SGN:U PC:N]_#48_G9", style=filled, type=symmetric_quantize];
"49 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[21]/ModuleDict[pre_ops]/UpdateWeight[1]/SymmetricQuantizer[op]/symmetric_quantize_0" [color=red, id=49, label="WFQ_[B:4 M:S SGN:S PC:Y]_#49_G9", style=filled, type=symmetric_quantize];
"50 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[21]/pad_0" [color=lightblue, id=50, label="pad_k3x3_PAD_#50", style=filled, type=pad];
"51 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[21]/conv2d_0" [color=lightblue, id=51, label="conv2d_k3x3_PAD_#51", style=filled, type=conv2d];
"52 SSD_VGG/MultiOutputSequential[basenet]/ReLU[22]/relu__0" [id=52, label="relu__#52", style=filled, type=relu_];
"53 SSD_VGG/MultiOutputSequential[basenet]/ReLU[22]/AsymmetricQuantizer/asymmetric_quantize_0" [color=green, id=53, label="AFQ_[B:8 M:A SGN:S PC:N]_#53_G27", style=filled, type=asymmetric_quantize];
"54 SSD_VGG/MultiOutputSequential[basenet]/MaxPool2d[23]/max_pool2d_0" [id=54, label="max_pool2d_#54", style=filled, type=max_pool2d];
"55 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[24]/ModuleDict[pre_ops]/UpdateWeight[0]/SymmetricQuantizer[op]/symmetric_quantize_0" [color=red, id=55, label="WFQ_[B:4 M:S SGN:S PC:Y]_#55_G27", style=filled, type=symmetric_quantize];
"56 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[24]/conv2d_0" [color=lightblue, id=56, label="conv2d_k3x3_PAD_#56", style=filled, type=conv2d];
"57 SSD_VGG/MultiOutputSequential[basenet]/ReLU[25]/relu__0" [id=57, label="relu__#57", style=filled, type=relu_];
"58 SSD_VGG/MultiOutputSequential[basenet]/ReLU[25]/SymmetricQuantizer/symmetric_quantize_0" [color=red, id=58, label="AFQ_[B:4 M:S SGN:U PC:N]_#58_G10", style=filled, type=symmetric_quantize];
"59 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[26]/ModuleDict[pre_ops]/UpdateWeight[1]/SymmetricQuantizer[op]/symmetric_quantize_0" [color=red, id=59, label="WFQ_[B:4 M:S SGN:S PC:Y]_#59_G10", style=filled, type=symmetric_quantize];
"60 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[26]/pad_0" [color=lightblue, id=60, label="pad_k3x3_PAD_#60", style=filled, type=pad];
"61 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[26]/conv2d_0" [color=lightblue, id=61, label="conv2d_k3x3_PAD_#61", style=filled, type=conv2d];
"62 SSD_VGG/MultiOutputSequential[basenet]/ReLU[27]/relu__0" [id=62, label="relu__#62", style=filled, type=relu_];
"63 SSD_VGG/MultiOutputSequential[basenet]/ReLU[27]/SymmetricQuantizer/symmetric_quantize_0" [color=red, id=63, label="AFQ_[B:4 M:S SGN:U PC:N]_#63_G11", style=filled, type=symmetric_quantize];
"64 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[28]/ModuleDict[pre_ops]/UpdateWeight[1]/SymmetricQuantizer[op]/symmetric_quantize_0" [color=red, id=64, label="WFQ_[B:4 M:S SGN:S PC:Y]_#64_G11", style=filled, type=symmetric_quantize];
"65 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[28]/pad_0" [color=lightblue, id=65, label="pad_k3x3_PAD_#65", style=filled, type=pad];
"66 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[28]/conv2d_0" [color=lightblue, id=66, label="conv2d_k3x3_PAD_#66", style=filled, type=conv2d];
"67 SSD_VGG/MultiOutputSequential[basenet]/ReLU[29]/relu__0" [id=67, label="relu__#67", style=filled, type=relu_];
"68 SSD_VGG/MultiOutputSequential[basenet]/ReLU[29]/AsymmetricQuantizer/asymmetric_quantize_0" [color=green, id=68, label="AFQ_[B:8 M:A SGN:S PC:N]_#68_G12", style=filled, type=asymmetric_quantize];
"69 SSD_VGG/MultiOutputSequential[basenet]/MaxPool2d[30]/max_pool2d_0" [id=69, label="max_pool2d_#69", style=filled, type=max_pool2d];
"70 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[31]/ModuleDict[pre_ops]/UpdateWeight[0]/SymmetricQuantizer[op]/symmetric_quantize_0" [color=green, id=70, label="WFQ_[B:8 M:S SGN:S PC:Y]_#70_G12", style=filled, type=symmetric_quantize];
"71 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[31]/conv2d_0" [color=lightblue, id=71, label="conv2d_k3x3_PAD_#71", style=filled, type=conv2d];
"72 SSD_VGG/MultiOutputSequential[basenet]/ReLU[32]/relu__0" [id=72, label="relu__#72", style=filled, type=relu_];
"73 SSD_VGG/MultiOutputSequential[basenet]/ReLU[32]/AsymmetricQuantizer/asymmetric_quantize_0" [color=green, id=73, label="AFQ_[B:8 M:A SGN:S PC:N]_#73_G13", style=filled, type=asymmetric_quantize];
"74 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[33]/ModuleDict[pre_ops]/UpdateWeight[0]/SymmetricQuantizer[op]/symmetric_quantize_0" [color=green, id=74, label="WFQ_[B:8 M:S SGN:S PC:Y]_#74_G13", style=filled, type=symmetric_quantize];
"75 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[33]/conv2d_0" [color=lightblue, id=75, label="conv2d_k1x1_PAD_#75", style=filled, type=conv2d];
"76 SSD_VGG/MultiOutputSequential[basenet]/ReLU[34]/relu__0" [id=76, label="relu__#76", style=filled, type=relu_];
"77 SSD_VGG/MultiOutputSequential[basenet]/ReLU[34]/SymmetricQuantizer/symmetric_quantize_0" [color=red, id=77, label="AFQ_[B:4 M:S SGN:U PC:N]_#77_G20", style=filled, type=symmetric_quantize];
"78 SSD_VGG/NNCFUserL2Norm[L2Norm]/div_0" [id=78, label="div_#78", style=filled, type=div];
"79 SSD_VGG/NNCFUserL2Norm[L2Norm]/SymmetricQuantizer/symmetric_quantize_0" [color=red, id=79, label="AFQ_[B:4 M:S SGN:U PC:N]_#79_G14", style=filled, type=symmetric_quantize];
"80 SSD_VGG/NNCFUserL2Norm[L2Norm]/__rmul___0" [id=80, label="__rmul___#80", style=filled, type=__rmul__];
"81 SSD_VGG/NNCFUserL2Norm[L2Norm]/AsymmetricQuantizer/asymmetric_quantize_0" [color=green, id=81, label="AFQ_[B:8 M:A SGN:S PC:N]_#81_G25", style=filled, type=asymmetric_quantize];
"82 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[0]/ModuleDict[pre_ops]/UpdateWeight[0]/SymmetricQuantizer[op]/symmetric_quantize_0" [color=red, id=82, label="WFQ_[B:4 M:S SGN:S PC:Y]_#82_G20", style=filled, type=symmetric_quantize];
"83 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[0]/conv2d_0" [color=lightblue, id=83, label="conv2d_k1x1_#83", style=filled, type=conv2d];
"84 SSD_VGG/MultiOutputSequential[extras]/ReLU[1]/relu__0" [id=84, label="relu__#84", style=filled, type=relu_];
"85 SSD_VGG/MultiOutputSequential[extras]/ReLU[1]/AsymmetricQuantizer/asymmetric_quantize_0" [color=green, id=85, label="AFQ_[B:8 M:A SGN:S PC:N]_#85_G15", style=filled, type=asymmetric_quantize];
"86 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[2]/ModuleDict[pre_ops]/UpdateWeight[0]/SymmetricQuantizer[op]/symmetric_quantize_0" [color=green, id=86, label="WFQ_[B:8 M:S SGN:S PC:Y]_#86_G15", style=filled, type=symmetric_quantize];
"87 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[2]/conv2d_0" [color=lightblue, id=87, label="conv2d_k1x1_PAD_#87", style=filled, type=conv2d];
"88 SSD_VGG/MultiOutputSequential[extras]/ReLU[3]/relu__0" [id=88, label="relu__#88", style=filled, type=relu_];
"89 SSD_VGG/MultiOutputSequential[extras]/ReLU[3]/SymmetricQuantizer/symmetric_quantize_0" [color=red, id=89, label="AFQ_[B:4 M:S SGN:U PC:N]_#89_G21", style=filled, type=symmetric_quantize];
"90 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[4]/ModuleDict[pre_ops]/UpdateWeight[0]/SymmetricQuantizer[op]/symmetric_quantize_0" [color=green, id=90, label="WFQ_[B:8 M:S SGN:S PC:Y]_#90_G21", style=filled, type=symmetric_quantize];
"91 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[4]/conv2d_0" [color=lightblue, id=91, label="conv2d_k1x1_#91", style=filled, type=conv2d];
"92 SSD_VGG/MultiOutputSequential[extras]/ReLU[5]/relu__0" [id=92, label="relu__#92", style=filled, type=relu_];
"93 SSD_VGG/MultiOutputSequential[extras]/ReLU[5]/SymmetricQuantizer/symmetric_quantize_0" [color=red, id=93, label="AFQ_[B:4 M:S SGN:U PC:N]_#93_G16", style=filled, type=symmetric_quantize];
"94 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[6]/ModuleDict[pre_ops]/UpdateWeight[1]/SymmetricQuantizer[op]/symmetric_quantize_0" [color=red, id=94, label="WFQ_[B:4 M:S SGN:S PC:Y]_#94_G16", style=filled, type=symmetric_quantize];
"95 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[6]/pad_0" [color=lightblue, id=95, label="pad_k1x1_PAD_#95", style=filled, type=pad];
"96 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[6]/conv2d_0" [color=lightblue, id=96, label="conv2d_k1x1_PAD_#96", style=filled, type=conv2d];
"97 SSD_VGG/MultiOutputSequential[extras]/ReLU[7]/relu__0" [id=97, label="relu__#97", style=filled, type=relu_];
"98 SSD_VGG/MultiOutputSequential[extras]/ReLU[7]/SymmetricQuantizer/symmetric_quantize_0" [color=red, id=98, label="AFQ_[B:4 M:S SGN:U PC:N]_#98_G22", style=filled, type=symmetric_quantize];
"99 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[8]/ModuleDict[pre_ops]/UpdateWeight[0]/SymmetricQuantizer[op]/symmetric_quantize_0" [color=green, id=99, label="WFQ_[B:8 M:S SGN:S PC:Y]_#99_G22", style=filled, type=symmetric_quantize];
"100 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[8]/conv2d_0" [color=lightblue, id=100, label="conv2d_k1x1_#100", style=filled, type=conv2d];
"101 SSD_VGG/MultiOutputSequential[extras]/ReLU[9]/relu__0" [id=101, label="relu__#101", style=filled, type=relu_];
"102 SSD_VGG/MultiOutputSequential[extras]/ReLU[9]/SymmetricQuantizer/symmetric_quantize_0" [color=red, id=102, label="AFQ_[B:4 M:S SGN:U PC:N]_#102_G17", style=filled, type=symmetric_quantize];
"103 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[10]/ModuleDict[pre_ops]/UpdateWeight[1]/SymmetricQuantizer[op]/symmetric_quantize_0" [color=red, id=103, label="WFQ_[B:4 M:S SGN:S PC:Y]_#103_G17", style=filled, type=symmetric_quantize];
"104 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[10]/pad_0" [color=lightblue, id=104, label="pad_k1x1_PAD_#104", style=filled, type=pad];
"105 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[10]/conv2d_0" [color=lightblue, id=105, label="conv2d_k1x1_PAD_#105", style=filled, type=conv2d];
"106 SSD_VGG/MultiOutputSequential[extras]/ReLU[11]/relu__0" [id=106, label="relu__#106", style=filled, type=relu_];
"107 SSD_VGG/MultiOutputSequential[extras]/ReLU[11]/SymmetricQuantizer/symmetric_quantize_0" [color=red, id=107, label="AFQ_[B:4 M:S SGN:U PC:N]_#107_G23", style=filled, type=symmetric_quantize];
"108 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[12]/ModuleDict[pre_ops]/UpdateWeight[0]/SymmetricQuantizer[op]/symmetric_quantize_0" [color=red, id=108, label="WFQ_[B:4 M:S SGN:S PC:Y]_#108_G23", style=filled, type=symmetric_quantize];
"109 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[12]/conv2d_0" [color=lightblue, id=109, label="conv2d_k1x1_#109", style=filled, type=conv2d];
"110 SSD_VGG/MultiOutputSequential[extras]/ReLU[13]/relu__0" [id=110, label="relu__#110", style=filled, type=relu_];
"111 SSD_VGG/MultiOutputSequential[extras]/ReLU[13]/AsymmetricQuantizer/asymmetric_quantize_0" [color=green, id=111, label="AFQ_[B:8 M:A SGN:S PC:N]_#111_G18", style=filled, type=asymmetric_quantize];
"112 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[14]/ModuleDict[pre_ops]/UpdateWeight[0]/SymmetricQuantizer[op]/symmetric_quantize_0" [color=green, id=112, label="WFQ_[B:8 M:S SGN:S PC:Y]_#112_G18", style=filled, type=symmetric_quantize];
"113 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[14]/conv2d_0" [color=lightblue, id=113, label="conv2d_k1x1_PAD_#113", style=filled, type=conv2d];
"114 SSD_VGG/MultiOutputSequential[extras]/ReLU[15]/relu__0" [id=114, label="relu__#114", style=filled, type=relu_];
"115 SSD_VGG/MultiOutputSequential[extras]/ReLU[15]/SymmetricQuantizer/symmetric_quantize_0" [color=red, id=115, label="AFQ_[B:4 M:S SGN:U PC:N]_#115_G24", style=filled, type=symmetric_quantize];
"116 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[16]/ModuleDict[pre_ops]/UpdateWeight[0]/SymmetricQuantizer[op]/symmetric_quantize_0" [color=red, id=116, label="WFQ_[B:4 M:S SGN:S PC:Y]_#116_G24", style=filled, type=symmetric_quantize];
"117 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[16]/conv2d_0" [color=lightblue, id=117, label="conv2d_k1x1_#117", style=filled, type=conv2d];
"118 SSD_VGG/MultiOutputSequential[extras]/ReLU[17]/relu__0" [id=118, label="relu__#118", style=filled, type=relu_];
"119 SSD_VGG/MultiOutputSequential[extras]/ReLU[17]/SymmetricQuantizer/symmetric_quantize_0" [color=red, id=119, label="AFQ_[B:4 M:S SGN:U PC:N]_#119_G19", style=filled, type=symmetric_quantize];
"120 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[18]/ModuleDict[pre_ops]/UpdateWeight[1]/SymmetricQuantizer[op]/symmetric_quantize_0" [color=red, id=120, label="WFQ_[B:4 M:S SGN:S PC:Y]_#120_G19", style=filled, type=symmetric_quantize];
"121 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[18]/pad_0" [color=lightblue, id=121, label="pad_k4x4_PAD_#121", style=filled, type=pad];
"122 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[18]/conv2d_0" [color=lightblue, id=122, label="conv2d_k4x4_PAD_#122", style=filled, type=conv2d];
"123 SSD_VGG/MultiOutputSequential[extras]/ReLU[19]/relu__0" [id=123, label="relu__#123", style=filled, type=relu_];
"124 SSD_VGG/MultiOutputSequential[extras]/ReLU[19]/SymmetricQuantizer/symmetric_quantize_0" [color=red, id=124, label="AFQ_[B:4 M:S SGN:U PC:N]_#124_G26", style=filled, type=symmetric_quantize];
"125 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[0]/NNCFConv2d[loc]/ModuleDict[pre_ops]/UpdateWeight[0]/SymmetricQuantizer[op]/symmetric_quantize_0" [color=green, id=125, label="WFQ_[B:8 M:S SGN:S PC:Y]_#125_G25", style=filled, type=symmetric_quantize];
"126 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[0]/NNCFConv2d[loc]/conv2d_0" [color=lightblue, id=126, label="conv2d_k3x3_PAD_#126", style=filled, type=conv2d];
"127 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[0]/NNCFConv2d[conf]/ModuleDict[pre_ops]/UpdateWeight[0]/SymmetricQuantizer[op]/symmetric_quantize_0" [color=green, id=127, label="WFQ_[B:8 M:S SGN:S PC:Y]_#127_G25", style=filled, type=symmetric_quantize];
"128 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[0]/NNCFConv2d[conf]/conv2d_0" [color=lightblue, id=128, label="conv2d_k3x3_PAD_#128", style=filled, type=conv2d];
"129 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[0]/permute_0" [id=129, label="permute_#129", style=filled, type=permute];
"130 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[0]/permute_1" [id=130, label="permute_#130", style=filled, type=permute];
"131 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[1]/NNCFConv2d[loc]/ModuleDict[pre_ops]/UpdateWeight[1]/SymmetricQuantizer[op]/symmetric_quantize_0" [color=red, id=131, label="WFQ_[B:4 M:S SGN:S PC:Y]_#131_G20", style=filled, type=symmetric_quantize];
"132 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[1]/NNCFConv2d[loc]/pad_0" [color=lightblue, id=132, label="pad_k3x3_PAD_#132", style=filled, type=pad];
"133 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[1]/NNCFConv2d[loc]/conv2d_0" [color=lightblue, id=133, label="conv2d_k3x3_PAD_#133", style=filled, type=conv2d];
"134 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[1]/NNCFConv2d[conf]/ModuleDict[pre_ops]/UpdateWeight[1]/SymmetricQuantizer[op]/symmetric_quantize_0" [color=red, id=134, label="WFQ_[B:4 M:S SGN:S PC:Y]_#134_G20", style=filled, type=symmetric_quantize];
"135 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[1]/NNCFConv2d[conf]/pad_0" [color=lightblue, id=135, label="pad_k3x3_PAD_#135", style=filled, type=pad];
"136 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[1]/NNCFConv2d[conf]/conv2d_0" [color=lightblue, id=136, label="conv2d_k3x3_PAD_#136", style=filled, type=conv2d];
"137 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[1]/permute_0" [id=137, label="permute_#137", style=filled, type=permute];
"138 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[1]/permute_1" [id=138, label="permute_#138", style=filled, type=permute];
"139 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[2]/NNCFConv2d[loc]/ModuleDict[pre_ops]/UpdateWeight[1]/SymmetricQuantizer[op]/symmetric_quantize_0" [color=red, id=139, label="WFQ_[B:4 M:S SGN:S PC:Y]_#139_G21", style=filled, type=symmetric_quantize];
"140 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[2]/NNCFConv2d[loc]/pad_0" [color=lightblue, id=140, label="pad_k3x3_PAD_#140", style=filled, type=pad];
"141 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[2]/NNCFConv2d[loc]/conv2d_0" [color=lightblue, id=141, label="conv2d_k3x3_PAD_#141", style=filled, type=conv2d];
"142 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[2]/NNCFConv2d[conf]/ModuleDict[pre_ops]/UpdateWeight[1]/SymmetricQuantizer[op]/symmetric_quantize_0" [color=red, id=142, label="WFQ_[B:4 M:S SGN:S PC:Y]_#142_G21", style=filled, type=symmetric_quantize];
"143 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[2]/NNCFConv2d[conf]/pad_0" [color=lightblue, id=143, label="pad_k3x3_PAD_#143", style=filled, type=pad];
"144 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[2]/NNCFConv2d[conf]/conv2d_0" [color=lightblue, id=144, label="conv2d_k3x3_PAD_#144", style=filled, type=conv2d];
"145 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[2]/permute_0" [id=145, label="permute_#145", style=filled, type=permute];
"146 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[2]/permute_1" [id=146, label="permute_#146", style=filled, type=permute];
"147 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[3]/NNCFConv2d[loc]/ModuleDict[pre_ops]/UpdateWeight[1]/SymmetricQuantizer[op]/symmetric_quantize_0" [color=red, id=147, label="WFQ_[B:4 M:S SGN:S PC:Y]_#147_G22", style=filled, type=symmetric_quantize];
"148 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[3]/NNCFConv2d[loc]/pad_0" [color=lightblue, id=148, label="pad_k3x3_PAD_#148", style=filled, type=pad];
"149 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[3]/NNCFConv2d[loc]/conv2d_0" [color=lightblue, id=149, label="conv2d_k3x3_PAD_#149", style=filled, type=conv2d];
"150 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[3]/NNCFConv2d[conf]/ModuleDict[pre_ops]/UpdateWeight[0]/SymmetricQuantizer[op]/symmetric_quantize_0" [color=green, id=150, label="WFQ_[B:8 M:S SGN:S PC:Y]_#150_G22", style=filled, type=symmetric_quantize];
"151 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[3]/NNCFConv2d[conf]/conv2d_0" [color=lightblue, id=151, label="conv2d_k3x3_PAD_#151", style=filled, type=conv2d];
"152 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[3]/permute_0" [id=152, label="permute_#152", style=filled, type=permute];
"153 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[3]/permute_1" [id=153, label="permute_#153", style=filled, type=permute];
"154 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[4]/NNCFConv2d[loc]/ModuleDict[pre_ops]/UpdateWeight[0]/SymmetricQuantizer[op]/symmetric_quantize_0" [color=green, id=154, label="WFQ_[B:8 M:S SGN:S PC:Y]_#154_G23", style=filled, type=symmetric_quantize];
"155 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[4]/NNCFConv2d[loc]/conv2d_0" [color=lightblue, id=155, label="conv2d_k3x3_PAD_#155", style=filled, type=conv2d];
"156 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[4]/NNCFConv2d[conf]/ModuleDict[pre_ops]/UpdateWeight[1]/SymmetricQuantizer[op]/symmetric_quantize_0" [color=red, id=156, label="WFQ_[B:4 M:S SGN:S PC:Y]_#156_G23", style=filled, type=symmetric_quantize];
"157 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[4]/NNCFConv2d[conf]/pad_0" [color=lightblue, id=157, label="pad_k3x3_PAD_#157", style=filled, type=pad];
"158 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[4]/NNCFConv2d[conf]/conv2d_0" [color=lightblue, id=158, label="conv2d_k3x3_PAD_#158", style=filled, type=conv2d];
"159 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[4]/permute_0" [id=159, label="permute_#159", style=filled, type=permute];
"160 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[4]/permute_1" [id=160, label="permute_#160", style=filled, type=permute];
"161 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[5]/NNCFConv2d[loc]/ModuleDict[pre_ops]/UpdateWeight[1]/SymmetricQuantizer[op]/symmetric_quantize_0" [color=red, id=161, label="WFQ_[B:4 M:S SGN:S PC:Y]_#161_G24", style=filled, type=symmetric_quantize];
"162 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[5]/NNCFConv2d[loc]/pad_0" [color=lightblue, id=162, label="pad_k3x3_PAD_#162", style=filled, type=pad];
"163 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[5]/NNCFConv2d[loc]/conv2d_0" [color=lightblue, id=163, label="conv2d_k3x3_PAD_#163", style=filled, type=conv2d];
"164 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[5]/NNCFConv2d[conf]/ModuleDict[pre_ops]/UpdateWeight[0]/SymmetricQuantizer[op]/symmetric_quantize_0" [color=green, id=164, label="WFQ_[B:8 M:S SGN:S PC:Y]_#164_G24", style=filled, type=symmetric_quantize];
"165 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[5]/NNCFConv2d[conf]/conv2d_0" [color=lightblue, id=165, label="conv2d_k3x3_PAD_#165", style=filled, type=conv2d];
"166 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[5]/permute_0" [id=166, label="permute_#166", style=filled, type=permute];
"167 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[5]/permute_1" [id=167, label="permute_#167", style=filled, type=permute];
"168 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[6]/NNCFConv2d[loc]/ModuleDict[pre_ops]/UpdateWeight[0]/SymmetricQuantizer[op]/symmetric_quantize_0" [color=green, id=168, label="WFQ_[B:8 M:S SGN:S PC:Y]_#168_G26", style=filled, type=symmetric_quantize];
"169 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[6]/NNCFConv2d[loc]/conv2d_0" [color=lightblue, id=169, label="conv2d_k3x3_PAD_#169", style=filled, type=conv2d];
"170 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[6]/NNCFConv2d[conf]/ModuleDict[pre_ops]/UpdateWeight[1]/SymmetricQuantizer[op]/symmetric_quantize_0" [color=red, id=170, label="WFQ_[B:4 M:S SGN:S PC:Y]_#170_G26", style=filled, type=symmetric_quantize];
"171 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[6]/NNCFConv2d[conf]/pad_0" [color=lightblue, id=171, label="pad_k3x3_PAD_#171", style=filled, type=pad];
"172 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[6]/NNCFConv2d[conf]/conv2d_0" [color=lightblue, id=172, label="conv2d_k3x3_PAD_#172", style=filled, type=conv2d];
"173 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[6]/permute_0" [id=173, label="permute_#173", style=filled, type=permute];
"174 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[6]/permute_1" [id=174, label="permute_#174", style=filled, type=permute];
"175 SSD_VGG/SSDDetectionOutput[detection_head]/view_0" [id=175, label="view_#175", style=filled, type=view];
"176 SSD_VGG/SSDDetectionOutput[detection_head]/view_1" [id=176, label="view_#176", style=filled, type=view];
"177 SSD_VGG/SSDDetectionOutput[detection_head]/view_2" [id=177, label="view_#177", style=filled, type=view];
"178 SSD_VGG/SSDDetectionOutput[detection_head]/view_3" [id=178, label="view_#178", style=filled, type=view];
"179 SSD_VGG/SSDDetectionOutput[detection_head]/view_4" [id=179, label="view_#179", style=filled, type=view];
"180 SSD_VGG/SSDDetectionOutput[detection_head]/view_5" [id=180, label="view_#180", style=filled, type=view];
"181 SSD_VGG/SSDDetectionOutput[detection_head]/view_6" [id=181, label="view_#181", style=filled, type=view];
"182 SSD_VGG/SSDDetectionOutput[detection_head]/cat_0" [id=182, label="cat_#182", style=filled, type=cat];
"183 SSD_VGG/SSDDetectionOutput[detection_head]/view_7" [id=183, label="view_#183", style=filled, type=view];
"184 SSD_VGG/SSDDetectionOutput[detection_head]/view_8" [id=184, label="view_#184", style=filled, type=view];
"185 SSD_VGG/SSDDetectionOutput[detection_head]/view_9" [id=185, label="view_#185", style=filled, type=view];
"186 SSD_VGG/SSDDetectionOutput[detection_head]/view_10" [id=186, label="view_#186", style=filled, type=view];
"187 SSD_VGG/SSDDetectionOutput[detection_head]/view_11" [id=187, label="view_#187", style=filled, type=view];
"188 SSD_VGG/SSDDetectionOutput[detection_head]/view_12" [id=188, label="view_#188", style=filled, type=view];
"189 SSD_VGG/SSDDetectionOutput[detection_head]/view_13" [id=189, label="view_#189", style=filled, type=view];
"190 SSD_VGG/SSDDetectionOutput[detection_head]/cat_1" [id=190, label="cat_#190", style=filled, type=cat];
"191 SSD_VGG/SSDDetectionOutput[detection_head]/view_14" [id=191, label="view_#191", style=filled, type=view];
"192 SSD_VGG/SSDDetectionOutput[detection_head]/softmax_0" [id=192, label="softmax_#192", style=filled, type=softmax];
"193 SSD_VGG/SSDDetectionOutput[detection_head]/view_15" [id=193, label="view_#193", style=filled, type=view];
"194 SSD_VGG/SSDDetectionOutput[detection_head]/view_16" [id=194, label="view_#194", style=filled, type=view];
"195 /nncf_model_output_0" [id=195, label="nncf_model_output_#195", style=filled, type=nncf_model_output];
"196 /nncf_model_output_1" [id=196, label="nncf_model_output_#196", style=filled, type=nncf_model_output];
"9 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[2]/pad_0_apad" [color=yellow, label=adjust_padding_value, style=filled, type=""];
"10 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[2]/conv2d_0_apad" [color=yellow, label=adjust_padding_value, style=filled, type=""];
"19 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[7]/pad_0_apad" [color=yellow, label=adjust_padding_value, style=filled, type=""];
"20 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[7]/conv2d_0_apad" [color=yellow, label=adjust_padding_value, style=filled, type=""];
"25 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[10]/pad_0_apad" [color=yellow, label=adjust_padding_value, style=filled, type=""];
"26 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[10]/conv2d_0_apad" [color=yellow, label=adjust_padding_value, style=filled, type=""];
"34 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[14]/pad_0_apad" [color=yellow, label=adjust_padding_value, style=filled, type=""];
"35 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[14]/conv2d_0_apad" [color=yellow, label=adjust_padding_value, style=filled, type=""];
"40 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[17]/pad_0_apad" [color=yellow, label=adjust_padding_value, style=filled, type=""];
"41 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[17]/conv2d_0_apad" [color=yellow, label=adjust_padding_value, style=filled, type=""];
"45 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[19]/pad_0_apad" [color=yellow, label=adjust_padding_value, style=filled, type=""];
"46 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[19]/conv2d_0_apad" [color=yellow, label=adjust_padding_value, style=filled, type=""];
"50 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[21]/pad_0_apad" [color=yellow, label=adjust_padding_value, style=filled, type=""];
"51 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[21]/conv2d_0_apad" [color=yellow, label=adjust_padding_value, style=filled, type=""];
"60 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[26]/pad_0_apad" [color=yellow, label=adjust_padding_value, style=filled, type=""];
"61 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[26]/conv2d_0_apad" [color=yellow, label=adjust_padding_value, style=filled, type=""];
"65 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[28]/pad_0_apad" [color=yellow, label=adjust_padding_value, style=filled, type=""];
"66 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[28]/conv2d_0_apad" [color=yellow, label=adjust_padding_value, style=filled, type=""];
"95 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[6]/pad_0_apad" [color=yellow, label=adjust_padding_value, style=filled, type=""];
"96 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[6]/conv2d_0_apad" [color=yellow, label=adjust_padding_value, style=filled, type=""];
"104 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[10]/pad_0_apad" [color=yellow, label=adjust_padding_value, style=filled, type=""];
"105 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[10]/conv2d_0_apad" [color=yellow, label=adjust_padding_value, style=filled, type=""];
"121 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[18]/pad_0_apad" [color=yellow, label=adjust_padding_value, style=filled, type=""];
"122 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[18]/conv2d_0_apad" [color=yellow, label=adjust_padding_value, style=filled, type=""];
"132 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[1]/NNCFConv2d[loc]/pad_0_apad" [color=yellow, label=adjust_padding_value, style=filled, type=""];
"133 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[1]/NNCFConv2d[loc]/conv2d_0_apad" [color=yellow, label=adjust_padding_value, style=filled, type=""];
"135 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[1]/NNCFConv2d[conf]/pad_0_apad" [color=yellow, label=adjust_padding_value, style=filled, type=""];
"136 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[1]/NNCFConv2d[conf]/conv2d_0_apad" [color=yellow, label=adjust_padding_value, style=filled, type=""];
"140 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[2]/NNCFConv2d[loc]/pad_0_apad" [color=yellow, label=adjust_padding_value, style=filled, type=""];
"141 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[2]/NNCFConv2d[loc]/conv2d_0_apad" [color=yellow, label=adjust_padding_value, style=filled, type=""];
"143 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[2]/NNCFConv2d[conf]/pad_0_apad" [color=yellow, label=adjust_padding_value, style=filled, type=""];
"144 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[2]/NNCFConv2d[conf]/conv2d_0_apad" [color=yellow, label=adjust_padding_value, style=filled, type=""];
"148 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[3]/NNCFConv2d[loc]/pad_0_apad" [color=yellow, label=adjust_padding_value, style=filled, type=""];
"149 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[3]/NNCFConv2d[loc]/conv2d_0_apad" [color=yellow, label=adjust_padding_value, style=filled, type=""];
"157 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[4]/NNCFConv2d[conf]/pad_0_apad" [color=yellow, label=adjust_padding_value, style=filled, type=""];
"158 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[4]/NNCFConv2d[conf]/conv2d_0_apad" [color=yellow, label=adjust_padding_value, style=filled, type=""];
"162 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[5]/NNCFConv2d[loc]/pad_0_apad" [color=yellow, label=adjust_padding_value, style=filled, type=""];
"163 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[5]/NNCFConv2d[loc]/conv2d_0_apad" [color=yellow, label=adjust_padding_value, style=filled, type=""];
"171 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[6]/NNCFConv2d[conf]/pad_0_apad" [color=yellow, label=adjust_padding_value, style=filled, type=""];
"172 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[6]/NNCFConv2d[conf]/conv2d_0_apad" [color=yellow, label=adjust_padding_value, style=filled, type=""];
"0 /nncf_model_input_0" -> "1 AsymmetricQuantizer/asymmetric_quantize_0";
"1 AsymmetricQuantizer/asymmetric_quantize_0" -> "2 SSD_VGG/__getitem___0";
"1 AsymmetricQuantizer/asymmetric_quantize_0" -> "5 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[0]/conv2d_0";
"2 SSD_VGG/__getitem___0" -> "3 SSD_VGG/unsqueeze_0";
"4 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[0]/ModuleDict[pre_ops]/UpdateWeight[0]/SymmetricQuantizer[op]/symmetric_quantize_0" -> "5 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[0]/conv2d_0";
"5 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[0]/conv2d_0" -> "6 SSD_VGG/MultiOutputSequential[basenet]/ReLU[1]/relu__0";
"6 SSD_VGG/MultiOutputSequential[basenet]/ReLU[1]/relu__0" -> "7 SSD_VGG/MultiOutputSequential[basenet]/ReLU[1]/SymmetricQuantizer/symmetric_quantize_0";
"7 SSD_VGG/MultiOutputSequential[basenet]/ReLU[1]/SymmetricQuantizer/symmetric_quantize_0" -> "9 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[2]/pad_0";
"8 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[2]/ModuleDict[pre_ops]/UpdateWeight[1]/SymmetricQuantizer[op]/symmetric_quantize_0" -> "10 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[2]/conv2d_0";
"9 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[2]/pad_0" -> "10 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[2]/conv2d_0";
"10 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[2]/conv2d_0" -> "11 SSD_VGG/MultiOutputSequential[basenet]/ReLU[3]/relu__0";
"11 SSD_VGG/MultiOutputSequential[basenet]/ReLU[3]/relu__0" -> "12 SSD_VGG/MultiOutputSequential[basenet]/ReLU[3]/AsymmetricQuantizer/asymmetric_quantize_0";
"12 SSD_VGG/MultiOutputSequential[basenet]/ReLU[3]/AsymmetricQuantizer/asymmetric_quantize_0" -> "13 SSD_VGG/MultiOutputSequential[basenet]/MaxPool2d[4]/max_pool2d_0";
"13 SSD_VGG/MultiOutputSequential[basenet]/MaxPool2d[4]/max_pool2d_0" -> "15 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[5]/conv2d_0";
"14 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[5]/ModuleDict[pre_ops]/UpdateWeight[0]/SymmetricQuantizer[op]/symmetric_quantize_0" -> "15 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[5]/conv2d_0";
"15 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[5]/conv2d_0" -> "16 SSD_VGG/MultiOutputSequential[basenet]/ReLU[6]/relu__0";
"16 SSD_VGG/MultiOutputSequential[basenet]/ReLU[6]/relu__0" -> "17 SSD_VGG/MultiOutputSequential[basenet]/ReLU[6]/SymmetricQuantizer/symmetric_quantize_0";
"17 SSD_VGG/MultiOutputSequential[basenet]/ReLU[6]/SymmetricQuantizer/symmetric_quantize_0" -> "19 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[7]/pad_0";
"18 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[7]/ModuleDict[pre_ops]/UpdateWeight[1]/SymmetricQuantizer[op]/symmetric_quantize_0" -> "20 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[7]/conv2d_0";
"19 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[7]/pad_0" -> "20 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[7]/conv2d_0";
"20 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[7]/conv2d_0" -> "21 SSD_VGG/MultiOutputSequential[basenet]/ReLU[8]/relu__0";
"21 SSD_VGG/MultiOutputSequential[basenet]/ReLU[8]/relu__0" -> "22 SSD_VGG/MultiOutputSequential[basenet]/ReLU[8]/SymmetricQuantizer/symmetric_quantize_0";
"22 SSD_VGG/MultiOutputSequential[basenet]/ReLU[8]/SymmetricQuantizer/symmetric_quantize_0" -> "23 SSD_VGG/MultiOutputSequential[basenet]/MaxPool2d[9]/max_pool2d_0";
"23 SSD_VGG/MultiOutputSequential[basenet]/MaxPool2d[9]/max_pool2d_0" -> "25 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[10]/pad_0";
"24 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[10]/ModuleDict[pre_ops]/UpdateWeight[1]/SymmetricQuantizer[op]/symmetric_quantize_0" -> "26 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[10]/conv2d_0";
"25 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[10]/pad_0" -> "26 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[10]/conv2d_0";
"26 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[10]/conv2d_0" -> "27 SSD_VGG/MultiOutputSequential[basenet]/ReLU[11]/relu__0";
"27 SSD_VGG/MultiOutputSequential[basenet]/ReLU[11]/relu__0" -> "28 SSD_VGG/MultiOutputSequential[basenet]/ReLU[11]/AsymmetricQuantizer/asymmetric_quantize_0";
"28 SSD_VGG/MultiOutputSequential[basenet]/ReLU[11]/AsymmetricQuantizer/asymmetric_quantize_0" -> "30 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[12]/conv2d_0";
"29 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[12]/ModuleDict[pre_ops]/UpdateWeight[0]/SymmetricQuantizer[op]/symmetric_quantize_0" -> "30 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[12]/conv2d_0";
"30 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[12]/conv2d_0" -> "31 SSD_VGG/MultiOutputSequential[basenet]/ReLU[13]/relu__0";
"31 SSD_VGG/MultiOutputSequential[basenet]/ReLU[13]/relu__0" -> "32 SSD_VGG/MultiOutputSequential[basenet]/ReLU[13]/SymmetricQuantizer/symmetric_quantize_0";
"32 SSD_VGG/MultiOutputSequential[basenet]/ReLU[13]/SymmetricQuantizer/symmetric_quantize_0" -> "34 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[14]/pad_0";
"33 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[14]/ModuleDict[pre_ops]/UpdateWeight[1]/SymmetricQuantizer[op]/symmetric_quantize_0" -> "35 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[14]/conv2d_0";
"34 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[14]/pad_0" -> "35 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[14]/conv2d_0";
"35 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[14]/conv2d_0" -> "36 SSD_VGG/MultiOutputSequential[basenet]/ReLU[15]/relu__0";
"36 SSD_VGG/MultiOutputSequential[basenet]/ReLU[15]/relu__0" -> "37 SSD_VGG/MultiOutputSequential[basenet]/ReLU[15]/SymmetricQuantizer/symmetric_quantize_0";
"37 SSD_VGG/MultiOutputSequential[basenet]/ReLU[15]/SymmetricQuantizer/symmetric_quantize_0" -> "38 SSD_VGG/MultiOutputSequential[basenet]/MaxPool2d[16]/max_pool2d_0";
"38 SSD_VGG/MultiOutputSequential[basenet]/MaxPool2d[16]/max_pool2d_0" -> "40 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[17]/pad_0";
"39 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[17]/ModuleDict[pre_ops]/UpdateWeight[1]/SymmetricQuantizer[op]/symmetric_quantize_0" -> "41 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[17]/conv2d_0";
"40 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[17]/pad_0" -> "41 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[17]/conv2d_0";
"41 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[17]/conv2d_0" -> "42 SSD_VGG/MultiOutputSequential[basenet]/ReLU[18]/relu__0";
"42 SSD_VGG/MultiOutputSequential[basenet]/ReLU[18]/relu__0" -> "43 SSD_VGG/MultiOutputSequential[basenet]/ReLU[18]/SymmetricQuantizer/symmetric_quantize_0";
"43 SSD_VGG/MultiOutputSequential[basenet]/ReLU[18]/SymmetricQuantizer/symmetric_quantize_0" -> "45 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[19]/pad_0";
"44 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[19]/ModuleDict[pre_ops]/UpdateWeight[1]/SymmetricQuantizer[op]/symmetric_quantize_0" -> "46 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[19]/conv2d_0";
"45 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[19]/pad_0" -> "46 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[19]/conv2d_0";
"46 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[19]/conv2d_0" -> "47 SSD_VGG/MultiOutputSequential[basenet]/ReLU[20]/relu__0";
"47 SSD_VGG/MultiOutputSequential[basenet]/ReLU[20]/relu__0" -> "48 SSD_VGG/MultiOutputSequential[basenet]/ReLU[20]/SymmetricQuantizer/symmetric_quantize_0";
"48 SSD_VGG/MultiOutputSequential[basenet]/ReLU[20]/SymmetricQuantizer/symmetric_quantize_0" -> "50 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[21]/pad_0";
"49 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[21]/ModuleDict[pre_ops]/UpdateWeight[1]/SymmetricQuantizer[op]/symmetric_quantize_0" -> "51 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[21]/conv2d_0";
"50 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[21]/pad_0" -> "51 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[21]/conv2d_0";
"51 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[21]/conv2d_0" -> "52 SSD_VGG/MultiOutputSequential[basenet]/ReLU[22]/relu__0";
"52 SSD_VGG/MultiOutputSequential[basenet]/ReLU[22]/relu__0" -> "53 SSD_VGG/MultiOutputSequential[basenet]/ReLU[22]/AsymmetricQuantizer/asymmetric_quantize_0";
"53 SSD_VGG/MultiOutputSequential[basenet]/ReLU[22]/AsymmetricQuantizer/asymmetric_quantize_0" -> "54 SSD_VGG/MultiOutputSequential[basenet]/MaxPool2d[23]/max_pool2d_0";
"53 SSD_VGG/MultiOutputSequential[basenet]/ReLU[22]/AsymmetricQuantizer/asymmetric_quantize_0" -> "78 SSD_VGG/NNCFUserL2Norm[L2Norm]/div_0";
"54 SSD_VGG/MultiOutputSequential[basenet]/MaxPool2d[23]/max_pool2d_0" -> "56 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[24]/conv2d_0";
"55 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[24]/ModuleDict[pre_ops]/UpdateWeight[0]/SymmetricQuantizer[op]/symmetric_quantize_0" -> "56 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[24]/conv2d_0";
"56 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[24]/conv2d_0" -> "57 SSD_VGG/MultiOutputSequential[basenet]/ReLU[25]/relu__0";
"57 SSD_VGG/MultiOutputSequential[basenet]/ReLU[25]/relu__0" -> "58 SSD_VGG/MultiOutputSequential[basenet]/ReLU[25]/SymmetricQuantizer/symmetric_quantize_0";
"58 SSD_VGG/MultiOutputSequential[basenet]/ReLU[25]/SymmetricQuantizer/symmetric_quantize_0" -> "60 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[26]/pad_0";
"59 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[26]/ModuleDict[pre_ops]/UpdateWeight[1]/SymmetricQuantizer[op]/symmetric_quantize_0" -> "61 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[26]/conv2d_0";
"60 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[26]/pad_0" -> "61 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[26]/conv2d_0";
"61 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[26]/conv2d_0" -> "62 SSD_VGG/MultiOutputSequential[basenet]/ReLU[27]/relu__0";
"62 SSD_VGG/MultiOutputSequential[basenet]/ReLU[27]/relu__0" -> "63 SSD_VGG/MultiOutputSequential[basenet]/ReLU[27]/SymmetricQuantizer/symmetric_quantize_0";
"63 SSD_VGG/MultiOutputSequential[basenet]/ReLU[27]/SymmetricQuantizer/symmetric_quantize_0" -> "65 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[28]/pad_0";
"64 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[28]/ModuleDict[pre_ops]/UpdateWeight[1]/SymmetricQuantizer[op]/symmetric_quantize_0" -> "66 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[28]/conv2d_0";
"65 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[28]/pad_0" -> "66 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[28]/conv2d_0";
"66 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[28]/conv2d_0" -> "67 SSD_VGG/MultiOutputSequential[basenet]/ReLU[29]/relu__0";
"67 SSD_VGG/MultiOutputSequential[basenet]/ReLU[29]/relu__0" -> "68 SSD_VGG/MultiOutputSequential[basenet]/ReLU[29]/AsymmetricQuantizer/asymmetric_quantize_0";
"68 SSD_VGG/MultiOutputSequential[basenet]/ReLU[29]/AsymmetricQuantizer/asymmetric_quantize_0" -> "69 SSD_VGG/MultiOutputSequential[basenet]/MaxPool2d[30]/max_pool2d_0";
"69 SSD_VGG/MultiOutputSequential[basenet]/MaxPool2d[30]/max_pool2d_0" -> "71 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[31]/conv2d_0";
"70 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[31]/ModuleDict[pre_ops]/UpdateWeight[0]/SymmetricQuantizer[op]/symmetric_quantize_0" -> "71 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[31]/conv2d_0";
"71 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[31]/conv2d_0" -> "72 SSD_VGG/MultiOutputSequential[basenet]/ReLU[32]/relu__0";
"72 SSD_VGG/MultiOutputSequential[basenet]/ReLU[32]/relu__0" -> "73 SSD_VGG/MultiOutputSequential[basenet]/ReLU[32]/AsymmetricQuantizer/asymmetric_quantize_0";
"73 SSD_VGG/MultiOutputSequential[basenet]/ReLU[32]/AsymmetricQuantizer/asymmetric_quantize_0" -> "75 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[33]/conv2d_0";
"74 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[33]/ModuleDict[pre_ops]/UpdateWeight[0]/SymmetricQuantizer[op]/symmetric_quantize_0" -> "75 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[33]/conv2d_0";
"75 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[33]/conv2d_0" -> "76 SSD_VGG/MultiOutputSequential[basenet]/ReLU[34]/relu__0";
"76 SSD_VGG/MultiOutputSequential[basenet]/ReLU[34]/relu__0" -> "77 SSD_VGG/MultiOutputSequential[basenet]/ReLU[34]/SymmetricQuantizer/symmetric_quantize_0";
"77 SSD_VGG/MultiOutputSequential[basenet]/ReLU[34]/SymmetricQuantizer/symmetric_quantize_0" -> "83 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[0]/conv2d_0";
"77 SSD_VGG/MultiOutputSequential[basenet]/ReLU[34]/SymmetricQuantizer/symmetric_quantize_0" -> "132 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[1]/NNCFConv2d[loc]/pad_0";
"77 SSD_VGG/MultiOutputSequential[basenet]/ReLU[34]/SymmetricQuantizer/symmetric_quantize_0" -> "135 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[1]/NNCFConv2d[conf]/pad_0";
"78 SSD_VGG/NNCFUserL2Norm[L2Norm]/div_0" -> "79 SSD_VGG/NNCFUserL2Norm[L2Norm]/SymmetricQuantizer/symmetric_quantize_0";
"79 SSD_VGG/NNCFUserL2Norm[L2Norm]/SymmetricQuantizer/symmetric_quantize_0" -> "80 SSD_VGG/NNCFUserL2Norm[L2Norm]/__rmul___0";
"80 SSD_VGG/NNCFUserL2Norm[L2Norm]/__rmul___0" -> "81 SSD_VGG/NNCFUserL2Norm[L2Norm]/AsymmetricQuantizer/asymmetric_quantize_0";
"81 SSD_VGG/NNCFUserL2Norm[L2Norm]/AsymmetricQuantizer/asymmetric_quantize_0" -> "126 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[0]/NNCFConv2d[loc]/conv2d_0";
"81 SSD_VGG/NNCFUserL2Norm[L2Norm]/AsymmetricQuantizer/asymmetric_quantize_0" -> "128 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[0]/NNCFConv2d[conf]/conv2d_0";
"82 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[0]/ModuleDict[pre_ops]/UpdateWeight[0]/SymmetricQuantizer[op]/symmetric_quantize_0" -> "83 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[0]/conv2d_0";
"83 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[0]/conv2d_0" -> "84 SSD_VGG/MultiOutputSequential[extras]/ReLU[1]/relu__0";
"84 SSD_VGG/MultiOutputSequential[extras]/ReLU[1]/relu__0" -> "85 SSD_VGG/MultiOutputSequential[extras]/ReLU[1]/AsymmetricQuantizer/asymmetric_quantize_0";
"85 SSD_VGG/MultiOutputSequential[extras]/ReLU[1]/AsymmetricQuantizer/asymmetric_quantize_0" -> "87 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[2]/conv2d_0";
"86 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[2]/ModuleDict[pre_ops]/UpdateWeight[0]/SymmetricQuantizer[op]/symmetric_quantize_0" -> "87 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[2]/conv2d_0";
"87 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[2]/conv2d_0" -> "88 SSD_VGG/MultiOutputSequential[extras]/ReLU[3]/relu__0";
"88 SSD_VGG/MultiOutputSequential[extras]/ReLU[3]/relu__0" -> "89 SSD_VGG/MultiOutputSequential[extras]/ReLU[3]/SymmetricQuantizer/symmetric_quantize_0";
"89 SSD_VGG/MultiOutputSequential[extras]/ReLU[3]/SymmetricQuantizer/symmetric_quantize_0" -> "91 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[4]/conv2d_0";
"89 SSD_VGG/MultiOutputSequential[extras]/ReLU[3]/SymmetricQuantizer/symmetric_quantize_0" -> "140 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[2]/NNCFConv2d[loc]/pad_0";
"89 SSD_VGG/MultiOutputSequential[extras]/ReLU[3]/SymmetricQuantizer/symmetric_quantize_0" -> "143 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[2]/NNCFConv2d[conf]/pad_0";
"90 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[4]/ModuleDict[pre_ops]/UpdateWeight[0]/SymmetricQuantizer[op]/symmetric_quantize_0" -> "91 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[4]/conv2d_0";
"91 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[4]/conv2d_0" -> "92 SSD_VGG/MultiOutputSequential[extras]/ReLU[5]/relu__0";
"92 SSD_VGG/MultiOutputSequential[extras]/ReLU[5]/relu__0" -> "93 SSD_VGG/MultiOutputSequential[extras]/ReLU[5]/SymmetricQuantizer/symmetric_quantize_0";
"93 SSD_VGG/MultiOutputSequential[extras]/ReLU[5]/SymmetricQuantizer/symmetric_quantize_0" -> "95 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[6]/pad_0";
"94 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[6]/ModuleDict[pre_ops]/UpdateWeight[1]/SymmetricQuantizer[op]/symmetric_quantize_0" -> "96 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[6]/conv2d_0";
"95 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[6]/pad_0" -> "96 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[6]/conv2d_0";
"96 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[6]/conv2d_0" -> "97 SSD_VGG/MultiOutputSequential[extras]/ReLU[7]/relu__0";
"97 SSD_VGG/MultiOutputSequential[extras]/ReLU[7]/relu__0" -> "98 SSD_VGG/MultiOutputSequential[extras]/ReLU[7]/SymmetricQuantizer/symmetric_quantize_0";
"98 SSD_VGG/MultiOutputSequential[extras]/ReLU[7]/SymmetricQuantizer/symmetric_quantize_0" -> "100 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[8]/conv2d_0";
"98 SSD_VGG/MultiOutputSequential[extras]/ReLU[7]/SymmetricQuantizer/symmetric_quantize_0" -> "148 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[3]/NNCFConv2d[loc]/pad_0";
"98 SSD_VGG/MultiOutputSequential[extras]/ReLU[7]/SymmetricQuantizer/symmetric_quantize_0" -> "151 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[3]/NNCFConv2d[conf]/conv2d_0";
"99 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[8]/ModuleDict[pre_ops]/UpdateWeight[0]/SymmetricQuantizer[op]/symmetric_quantize_0" -> "100 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[8]/conv2d_0";
"100 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[8]/conv2d_0" -> "101 SSD_VGG/MultiOutputSequential[extras]/ReLU[9]/relu__0";
"101 SSD_VGG/MultiOutputSequential[extras]/ReLU[9]/relu__0" -> "102 SSD_VGG/MultiOutputSequential[extras]/ReLU[9]/SymmetricQuantizer/symmetric_quantize_0";
"102 SSD_VGG/MultiOutputSequential[extras]/ReLU[9]/SymmetricQuantizer/symmetric_quantize_0" -> "104 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[10]/pad_0";
"103 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[10]/ModuleDict[pre_ops]/UpdateWeight[1]/SymmetricQuantizer[op]/symmetric_quantize_0" -> "105 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[10]/conv2d_0";
"104 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[10]/pad_0" -> "105 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[10]/conv2d_0";
"105 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[10]/conv2d_0" -> "106 SSD_VGG/MultiOutputSequential[extras]/ReLU[11]/relu__0";
"106 SSD_VGG/MultiOutputSequential[extras]/ReLU[11]/relu__0" -> "107 SSD_VGG/MultiOutputSequential[extras]/ReLU[11]/SymmetricQuantizer/symmetric_quantize_0";
"107 SSD_VGG/MultiOutputSequential[extras]/ReLU[11]/SymmetricQuantizer/symmetric_quantize_0" -> "109 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[12]/conv2d_0";
"107 SSD_VGG/MultiOutputSequential[extras]/ReLU[11]/SymmetricQuantizer/symmetric_quantize_0" -> "155 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[4]/NNCFConv2d[loc]/conv2d_0";
"107 SSD_VGG/MultiOutputSequential[extras]/ReLU[11]/SymmetricQuantizer/symmetric_quantize_0" -> "157 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[4]/NNCFConv2d[conf]/pad_0";
"108 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[12]/ModuleDict[pre_ops]/UpdateWeight[0]/SymmetricQuantizer[op]/symmetric_quantize_0" -> "109 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[12]/conv2d_0";
"109 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[12]/conv2d_0" -> "110 SSD_VGG/MultiOutputSequential[extras]/ReLU[13]/relu__0";
"110 SSD_VGG/MultiOutputSequential[extras]/ReLU[13]/relu__0" -> "111 SSD_VGG/MultiOutputSequential[extras]/ReLU[13]/AsymmetricQuantizer/asymmetric_quantize_0";
"111 SSD_VGG/MultiOutputSequential[extras]/ReLU[13]/AsymmetricQuantizer/asymmetric_quantize_0" -> "113 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[14]/conv2d_0";
"112 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[14]/ModuleDict[pre_ops]/UpdateWeight[0]/SymmetricQuantizer[op]/symmetric_quantize_0" -> "113 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[14]/conv2d_0";
"113 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[14]/conv2d_0" -> "114 SSD_VGG/MultiOutputSequential[extras]/ReLU[15]/relu__0";
"114 SSD_VGG/MultiOutputSequential[extras]/ReLU[15]/relu__0" -> "115 SSD_VGG/MultiOutputSequential[extras]/ReLU[15]/SymmetricQuantizer/symmetric_quantize_0";
"115 SSD_VGG/MultiOutputSequential[extras]/ReLU[15]/SymmetricQuantizer/symmetric_quantize_0" -> "117 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[16]/conv2d_0";
"115 SSD_VGG/MultiOutputSequential[extras]/ReLU[15]/SymmetricQuantizer/symmetric_quantize_0" -> "162 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[5]/NNCFConv2d[loc]/pad_0";
"115 SSD_VGG/MultiOutputSequential[extras]/ReLU[15]/SymmetricQuantizer/symmetric_quantize_0" -> "165 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[5]/NNCFConv2d[conf]/conv2d_0";
"116 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[16]/ModuleDict[pre_ops]/UpdateWeight[0]/SymmetricQuantizer[op]/symmetric_quantize_0" -> "117 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[16]/conv2d_0";
"117 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[16]/conv2d_0" -> "118 SSD_VGG/MultiOutputSequential[extras]/ReLU[17]/relu__0";
"118 SSD_VGG/MultiOutputSequential[extras]/ReLU[17]/relu__0" -> "119 SSD_VGG/MultiOutputSequential[extras]/ReLU[17]/SymmetricQuantizer/symmetric_quantize_0";
"119 SSD_VGG/MultiOutputSequential[extras]/ReLU[17]/SymmetricQuantizer/symmetric_quantize_0" -> "121 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[18]/pad_0";
"120 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[18]/ModuleDict[pre_ops]/UpdateWeight[1]/SymmetricQuantizer[op]/symmetric_quantize_0" -> "122 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[18]/conv2d_0";
"121 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[18]/pad_0" -> "122 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[18]/conv2d_0";
"122 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[18]/conv2d_0" -> "123 SSD_VGG/MultiOutputSequential[extras]/ReLU[19]/relu__0";
"123 SSD_VGG/MultiOutputSequential[extras]/ReLU[19]/relu__0" -> "124 SSD_VGG/MultiOutputSequential[extras]/ReLU[19]/SymmetricQuantizer/symmetric_quantize_0";
"124 SSD_VGG/MultiOutputSequential[extras]/ReLU[19]/SymmetricQuantizer/symmetric_quantize_0" -> "169 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[6]/NNCFConv2d[loc]/conv2d_0";
"124 SSD_VGG/MultiOutputSequential[extras]/ReLU[19]/SymmetricQuantizer/symmetric_quantize_0" -> "171 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[6]/NNCFConv2d[conf]/pad_0";
"125 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[0]/NNCFConv2d[loc]/ModuleDict[pre_ops]/UpdateWeight[0]/SymmetricQuantizer[op]/symmetric_quantize_0" -> "126 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[0]/NNCFConv2d[loc]/conv2d_0";
"126 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[0]/NNCFConv2d[loc]/conv2d_0" -> "129 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[0]/permute_0";
"127 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[0]/NNCFConv2d[conf]/ModuleDict[pre_ops]/UpdateWeight[0]/SymmetricQuantizer[op]/symmetric_quantize_0" -> "128 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[0]/NNCFConv2d[conf]/conv2d_0";
"128 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[0]/NNCFConv2d[conf]/conv2d_0" -> "130 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[0]/permute_1";
"129 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[0]/permute_0" -> "175 SSD_VGG/SSDDetectionOutput[detection_head]/view_0";
"130 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[0]/permute_1" -> "183 SSD_VGG/SSDDetectionOutput[detection_head]/view_7";
"131 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[1]/NNCFConv2d[loc]/ModuleDict[pre_ops]/UpdateWeight[1]/SymmetricQuantizer[op]/symmetric_quantize_0" -> "133 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[1]/NNCFConv2d[loc]/conv2d_0";
"132 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[1]/NNCFConv2d[loc]/pad_0" -> "133 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[1]/NNCFConv2d[loc]/conv2d_0";
"133 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[1]/NNCFConv2d[loc]/conv2d_0" -> "137 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[1]/permute_0";
"134 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[1]/NNCFConv2d[conf]/ModuleDict[pre_ops]/UpdateWeight[1]/SymmetricQuantizer[op]/symmetric_quantize_0" -> "136 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[1]/NNCFConv2d[conf]/conv2d_0";
"135 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[1]/NNCFConv2d[conf]/pad_0" -> "136 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[1]/NNCFConv2d[conf]/conv2d_0";
"136 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[1]/NNCFConv2d[conf]/conv2d_0" -> "138 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[1]/permute_1";
"137 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[1]/permute_0" -> "176 SSD_VGG/SSDDetectionOutput[detection_head]/view_1";
"138 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[1]/permute_1" -> "184 SSD_VGG/SSDDetectionOutput[detection_head]/view_8";
"139 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[2]/NNCFConv2d[loc]/ModuleDict[pre_ops]/UpdateWeight[1]/SymmetricQuantizer[op]/symmetric_quantize_0" -> "141 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[2]/NNCFConv2d[loc]/conv2d_0";
"140 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[2]/NNCFConv2d[loc]/pad_0" -> "141 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[2]/NNCFConv2d[loc]/conv2d_0";
"141 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[2]/NNCFConv2d[loc]/conv2d_0" -> "145 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[2]/permute_0";
"142 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[2]/NNCFConv2d[conf]/ModuleDict[pre_ops]/UpdateWeight[1]/SymmetricQuantizer[op]/symmetric_quantize_0" -> "144 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[2]/NNCFConv2d[conf]/conv2d_0";
"143 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[2]/NNCFConv2d[conf]/pad_0" -> "144 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[2]/NNCFConv2d[conf]/conv2d_0";
"144 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[2]/NNCFConv2d[conf]/conv2d_0" -> "146 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[2]/permute_1";
"145 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[2]/permute_0" -> "177 SSD_VGG/SSDDetectionOutput[detection_head]/view_2";
"146 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[2]/permute_1" -> "185 SSD_VGG/SSDDetectionOutput[detection_head]/view_9";
"147 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[3]/NNCFConv2d[loc]/ModuleDict[pre_ops]/UpdateWeight[1]/SymmetricQuantizer[op]/symmetric_quantize_0" -> "149 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[3]/NNCFConv2d[loc]/conv2d_0";
"148 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[3]/NNCFConv2d[loc]/pad_0" -> "149 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[3]/NNCFConv2d[loc]/conv2d_0";
"149 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[3]/NNCFConv2d[loc]/conv2d_0" -> "152 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[3]/permute_0";
"150 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[3]/NNCFConv2d[conf]/ModuleDict[pre_ops]/UpdateWeight[0]/SymmetricQuantizer[op]/symmetric_quantize_0" -> "151 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[3]/NNCFConv2d[conf]/conv2d_0";
"151 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[3]/NNCFConv2d[conf]/conv2d_0" -> "153 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[3]/permute_1";
"152 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[3]/permute_0" -> "178 SSD_VGG/SSDDetectionOutput[detection_head]/view_3";
"153 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[3]/permute_1" -> "186 SSD_VGG/SSDDetectionOutput[detection_head]/view_10";
"154 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[4]/NNCFConv2d[loc]/ModuleDict[pre_ops]/UpdateWeight[0]/SymmetricQuantizer[op]/symmetric_quantize_0" -> "155 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[4]/NNCFConv2d[loc]/conv2d_0";
"155 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[4]/NNCFConv2d[loc]/conv2d_0" -> "159 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[4]/permute_0";
"156 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[4]/NNCFConv2d[conf]/ModuleDict[pre_ops]/UpdateWeight[1]/SymmetricQuantizer[op]/symmetric_quantize_0" -> "158 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[4]/NNCFConv2d[conf]/conv2d_0";
"157 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[4]/NNCFConv2d[conf]/pad_0" -> "158 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[4]/NNCFConv2d[conf]/conv2d_0";
"158 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[4]/NNCFConv2d[conf]/conv2d_0" -> "160 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[4]/permute_1";
"159 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[4]/permute_0" -> "179 SSD_VGG/SSDDetectionOutput[detection_head]/view_4";
"160 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[4]/permute_1" -> "187 SSD_VGG/SSDDetectionOutput[detection_head]/view_11";
"161 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[5]/NNCFConv2d[loc]/ModuleDict[pre_ops]/UpdateWeight[1]/SymmetricQuantizer[op]/symmetric_quantize_0" -> "163 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[5]/NNCFConv2d[loc]/conv2d_0";
"162 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[5]/NNCFConv2d[loc]/pad_0" -> "163 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[5]/NNCFConv2d[loc]/conv2d_0";
"163 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[5]/NNCFConv2d[loc]/conv2d_0" -> "166 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[5]/permute_0";
"164 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[5]/NNCFConv2d[conf]/ModuleDict[pre_ops]/UpdateWeight[0]/SymmetricQuantizer[op]/symmetric_quantize_0" -> "165 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[5]/NNCFConv2d[conf]/conv2d_0";
"165 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[5]/NNCFConv2d[conf]/conv2d_0" -> "167 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[5]/permute_1";
"166 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[5]/permute_0" -> "180 SSD_VGG/SSDDetectionOutput[detection_head]/view_5";
"167 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[5]/permute_1" -> "188 SSD_VGG/SSDDetectionOutput[detection_head]/view_12";
"168 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[6]/NNCFConv2d[loc]/ModuleDict[pre_ops]/UpdateWeight[0]/SymmetricQuantizer[op]/symmetric_quantize_0" -> "169 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[6]/NNCFConv2d[loc]/conv2d_0";
"169 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[6]/NNCFConv2d[loc]/conv2d_0" -> "173 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[6]/permute_0";
"170 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[6]/NNCFConv2d[conf]/ModuleDict[pre_ops]/UpdateWeight[1]/SymmetricQuantizer[op]/symmetric_quantize_0" -> "172 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[6]/NNCFConv2d[conf]/conv2d_0";
"171 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[6]/NNCFConv2d[conf]/pad_0" -> "172 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[6]/NNCFConv2d[conf]/conv2d_0";
"172 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[6]/NNCFConv2d[conf]/conv2d_0" -> "174 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[6]/permute_1";
"173 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[6]/permute_0" -> "181 SSD_VGG/SSDDetectionOutput[detection_head]/view_6";
"174 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[6]/permute_1" -> "189 SSD_VGG/SSDDetectionOutput[detection_head]/view_13";
"175 SSD_VGG/SSDDetectionOutput[detection_head]/view_0" -> "182 SSD_VGG/SSDDetectionOutput[detection_head]/cat_0";
"176 SSD_VGG/SSDDetectionOutput[detection_head]/view_1" -> "182 SSD_VGG/SSDDetectionOutput[detection_head]/cat_0";
"177 SSD_VGG/SSDDetectionOutput[detection_head]/view_2" -> "182 SSD_VGG/SSDDetectionOutput[detection_head]/cat_0";
"178 SSD_VGG/SSDDetectionOutput[detection_head]/view_3" -> "182 SSD_VGG/SSDDetectionOutput[detection_head]/cat_0";
"179 SSD_VGG/SSDDetectionOutput[detection_head]/view_4" -> "182 SSD_VGG/SSDDetectionOutput[detection_head]/cat_0";
"180 SSD_VGG/SSDDetectionOutput[detection_head]/view_5" -> "182 SSD_VGG/SSDDetectionOutput[detection_head]/cat_0";
"181 SSD_VGG/SSDDetectionOutput[detection_head]/view_6" -> "182 SSD_VGG/SSDDetectionOutput[detection_head]/cat_0";
"182 SSD_VGG/SSDDetectionOutput[detection_head]/cat_0" -> "193 SSD_VGG/SSDDetectionOutput[detection_head]/view_15";
"183 SSD_VGG/SSDDetectionOutput[detection_head]/view_7" -> "190 SSD_VGG/SSDDetectionOutput[detection_head]/cat_1";
"184 SSD_VGG/SSDDetectionOutput[detection_head]/view_8" -> "190 SSD_VGG/SSDDetectionOutput[detection_head]/cat_1";
"185 SSD_VGG/SSDDetectionOutput[detection_head]/view_9" -> "190 SSD_VGG/SSDDetectionOutput[detection_head]/cat_1";
"186 SSD_VGG/SSDDetectionOutput[detection_head]/view_10" -> "190 SSD_VGG/SSDDetectionOutput[detection_head]/cat_1";
"187 SSD_VGG/SSDDetectionOutput[detection_head]/view_11" -> "190 SSD_VGG/SSDDetectionOutput[detection_head]/cat_1";
"188 SSD_VGG/SSDDetectionOutput[detection_head]/view_12" -> "190 SSD_VGG/SSDDetectionOutput[detection_head]/cat_1";
"189 SSD_VGG/SSDDetectionOutput[detection_head]/view_13" -> "190 SSD_VGG/SSDDetectionOutput[detection_head]/cat_1";
"190 SSD_VGG/SSDDetectionOutput[detection_head]/cat_1" -> "191 SSD_VGG/SSDDetectionOutput[detection_head]/view_14";
"190 SSD_VGG/SSDDetectionOutput[detection_head]/cat_1" -> "194 SSD_VGG/SSDDetectionOutput[detection_head]/view_16";
"191 SSD_VGG/SSDDetectionOutput[detection_head]/view_14" -> "192 SSD_VGG/SSDDetectionOutput[detection_head]/softmax_0";
"193 SSD_VGG/SSDDetectionOutput[detection_head]/view_15" -> "195 /nncf_model_output_0";
"194 SSD_VGG/SSDDetectionOutput[detection_head]/view_16" -> "196 /nncf_model_output_1";
"9 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[2]/pad_0_apad" -> "9 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[2]/pad_0";
"10 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[2]/conv2d_0_apad" -> "10 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[2]/conv2d_0";
"19 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[7]/pad_0_apad" -> "19 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[7]/pad_0";
"20 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[7]/conv2d_0_apad" -> "20 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[7]/conv2d_0";
"25 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[10]/pad_0_apad" -> "25 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[10]/pad_0";
"26 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[10]/conv2d_0_apad" -> "26 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[10]/conv2d_0";
"34 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[14]/pad_0_apad" -> "34 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[14]/pad_0";
"35 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[14]/conv2d_0_apad" -> "35 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[14]/conv2d_0";
"40 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[17]/pad_0_apad" -> "40 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[17]/pad_0";
"41 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[17]/conv2d_0_apad" -> "41 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[17]/conv2d_0";
"45 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[19]/pad_0_apad" -> "45 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[19]/pad_0";
"46 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[19]/conv2d_0_apad" -> "46 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[19]/conv2d_0";
"50 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[21]/pad_0_apad" -> "50 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[21]/pad_0";
"51 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[21]/conv2d_0_apad" -> "51 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[21]/conv2d_0";
"60 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[26]/pad_0_apad" -> "60 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[26]/pad_0";
"61 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[26]/conv2d_0_apad" -> "61 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[26]/conv2d_0";
"65 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[28]/pad_0_apad" -> "65 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[28]/pad_0";
"66 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[28]/conv2d_0_apad" -> "66 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[28]/conv2d_0";
"95 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[6]/pad_0_apad" -> "95 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[6]/pad_0";
"96 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[6]/conv2d_0_apad" -> "96 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[6]/conv2d_0";
"104 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[10]/pad_0_apad" -> "104 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[10]/pad_0";
"105 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[10]/conv2d_0_apad" -> "105 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[10]/conv2d_0";
"121 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[18]/pad_0_apad" -> "121 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[18]/pad_0";
"122 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[18]/conv2d_0_apad" -> "122 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[18]/conv2d_0";
"132 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[1]/NNCFConv2d[loc]/pad_0_apad" -> "132 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[1]/NNCFConv2d[loc]/pad_0";
"133 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[1]/NNCFConv2d[loc]/conv2d_0_apad" -> "133 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[1]/NNCFConv2d[loc]/conv2d_0";
"135 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[1]/NNCFConv2d[conf]/pad_0_apad" -> "135 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[1]/NNCFConv2d[conf]/pad_0";
"136 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[1]/NNCFConv2d[conf]/conv2d_0_apad" -> "136 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[1]/NNCFConv2d[conf]/conv2d_0";
"140 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[2]/NNCFConv2d[loc]/pad_0_apad" -> "140 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[2]/NNCFConv2d[loc]/pad_0";
"141 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[2]/NNCFConv2d[loc]/conv2d_0_apad" -> "141 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[2]/NNCFConv2d[loc]/conv2d_0";
"143 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[2]/NNCFConv2d[conf]/pad_0_apad" -> "143 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[2]/NNCFConv2d[conf]/pad_0";
"144 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[2]/NNCFConv2d[conf]/conv2d_0_apad" -> "144 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[2]/NNCFConv2d[conf]/conv2d_0";
"148 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[3]/NNCFConv2d[loc]/pad_0_apad" -> "148 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[3]/NNCFConv2d[loc]/pad_0";
"149 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[3]/NNCFConv2d[loc]/conv2d_0_apad" -> "149 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[3]/NNCFConv2d[loc]/conv2d_0";
"157 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[4]/NNCFConv2d[conf]/pad_0_apad" -> "157 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[4]/NNCFConv2d[conf]/pad_0";
"158 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[4]/NNCFConv2d[conf]/conv2d_0_apad" -> "158 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[4]/NNCFConv2d[conf]/conv2d_0";
"162 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[5]/NNCFConv2d[loc]/pad_0_apad" -> "162 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[5]/NNCFConv2d[loc]/pad_0";
"163 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[5]/NNCFConv2d[loc]/conv2d_0_apad" -> "163 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[5]/NNCFConv2d[loc]/conv2d_0";
"171 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[6]/NNCFConv2d[conf]/pad_0_apad" -> "171 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[6]/NNCFConv2d[conf]/pad_0";
"172 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[6]/NNCFConv2d[conf]/conv2d_0_apad" -> "172 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[6]/NNCFConv2d[conf]/conv2d_0";
}
