
*** Running vivado
    with args -log rp_top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source rp_top.tcl


****** Vivado v2019.2.1 (64-bit)
  **** SW Build 2729669 on Thu Dec  5 04:49:17 MST 2019
  **** IP Build 2729494 on Thu Dec  5 07:38:25 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source rp_top.tcl -notrace
Command: synth_design -top rp_top -part xc7z010clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 12392 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 891.730 ; gain = 236.664
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'rp_top' [D:/Documents/xjasek15/MPC-PLD/07_PC/uart_transmitter/uart_transmitter.srcs/sources_1/new/rp_top.vhd:17]
INFO: [Synth 8-3491] module 'seg_disp_driver' declared at 'D:/Documents/xjasek15/MPC-PLD/07_PC/uart_transmitter/uart_transmitter.runs/synth_1/.Xil/Vivado-8344-PC-096/realtime/seg_disp_driver_stub.vhdl:5' bound to instance 'seg_disp_driver_i' of component 'seg_disp_driver' [D:/Documents/xjasek15/MPC-PLD/07_PC/uart_transmitter/uart_transmitter.srcs/sources_1/new/rp_top.vhd:94]
INFO: [Synth 8-638] synthesizing module 'seg_disp_driver' [D:/Documents/xjasek15/MPC-PLD/07_PC/uart_transmitter/uart_transmitter.runs/synth_1/.Xil/Vivado-8344-PC-096/realtime/seg_disp_driver_stub.vhdl:20]
INFO: [Synth 8-3491] module 'UART_Tx_block' declared at 'D:/Documents/xjasek15/MPC-PLD/07_PC/PC_07_Templates/Templates/UART_Tx_block.vhd:5' bound to instance 'UART_Tx_block_i' of component 'UART_Tx_block' [D:/Documents/xjasek15/MPC-PLD/07_PC/uart_transmitter/uart_transmitter.srcs/sources_1/new/rp_top.vhd:108]
INFO: [Synth 8-638] synthesizing module 'UART_Tx_block' [D:/Documents/xjasek15/MPC-PLD/07_PC/PC_07_Templates/Templates/UART_Tx_block.vhd:16]
WARNING: [Synth 8-614] signal 'UART_tx_busy_reg' is read in the process but is not in the sensitivity list [D:/Documents/xjasek15/MPC-PLD/07_PC/PC_07_Templates/Templates/UART_Tx_block.vhd:40]
WARNING: [Synth 8-614] signal 'bits_cnt' is read in the process but is not in the sensitivity list [D:/Documents/xjasek15/MPC-PLD/07_PC/PC_07_Templates/Templates/UART_Tx_block.vhd:40]
WARNING: [Synth 8-614] signal 'UART_Data_in_reg' is read in the process but is not in the sensitivity list [D:/Documents/xjasek15/MPC-PLD/07_PC/PC_07_Templates/Templates/UART_Tx_block.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'UART_Tx_block' (1#1) [D:/Documents/xjasek15/MPC-PLD/07_PC/PC_07_Templates/Templates/UART_Tx_block.vhd:16]
	Parameter DIV_FACT bound to: 434 - type: integer 
INFO: [Synth 8-3491] module 'ce_gen' declared at 'D:/Documents/xjasek15/MPC-PLD/07_PC/PC_07_Templates/Templates/ce_gen.vhd:27' bound to instance 'ce_gen_i' of component 'ce_gen' [D:/Documents/xjasek15/MPC-PLD/07_PC/uart_transmitter/uart_transmitter.srcs/sources_1/new/rp_top.vhd:118]
INFO: [Synth 8-638] synthesizing module 'ce_gen' [D:/Documents/xjasek15/MPC-PLD/07_PC/PC_07_Templates/Templates/ce_gen.vhd:42]
	Parameter DIV_FACT bound to: 434 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ce_gen' (2#1) [D:/Documents/xjasek15/MPC-PLD/07_PC/PC_07_Templates/Templates/ce_gen.vhd:42]
	Parameter DEB_PERIOD bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'btn_in' declared at 'D:/Documents/xjasek15/MPC-PLD/07_PC/uart_transmitter/uart_transmitter.srcs/sources_1/new/btn_in.vhd:34' bound to instance 'btn_in_inst' of component 'btn_in' [D:/Documents/xjasek15/MPC-PLD/07_PC/uart_transmitter/uart_transmitter.srcs/sources_1/new/rp_top.vhd:131]
INFO: [Synth 8-638] synthesizing module 'btn_in' [D:/Documents/xjasek15/MPC-PLD/07_PC/uart_transmitter/uart_transmitter.srcs/sources_1/new/btn_in.vhd:47]
	Parameter DEB_PERIOD bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'sync_reg' declared at 'D:/Documents/xjasek15/MPC-PLD/07_PC/uart_transmitter/uart_transmitter.srcs/sources_1/new/sync_reg.vhd:35' bound to instance 'sync_reg_i' of component 'sync_reg' [D:/Documents/xjasek15/MPC-PLD/07_PC/uart_transmitter/uart_transmitter.srcs/sources_1/new/btn_in.vhd:75]
INFO: [Synth 8-638] synthesizing module 'sync_reg' [D:/Documents/xjasek15/MPC-PLD/07_PC/uart_transmitter/uart_transmitter.srcs/sources_1/new/sync_reg.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'sync_reg' (3#1) [D:/Documents/xjasek15/MPC-PLD/07_PC/uart_transmitter/uart_transmitter.srcs/sources_1/new/sync_reg.vhd:41]
	Parameter DEB_PERIOD bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'debouncer' declared at 'D:/Documents/xjasek15/MPC-PLD/07_PC/uart_transmitter/uart_transmitter.srcs/sources_1/new/debouncer.vhd:34' bound to instance 'debouncer_i' of component 'debouncer' [D:/Documents/xjasek15/MPC-PLD/07_PC/uart_transmitter/uart_transmitter.srcs/sources_1/new/btn_in.vhd:82]
INFO: [Synth 8-638] synthesizing module 'debouncer' [D:/Documents/xjasek15/MPC-PLD/07_PC/uart_transmitter/uart_transmitter.srcs/sources_1/new/debouncer.vhd:44]
	Parameter DEB_PERIOD bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'debouncer' (4#1) [D:/Documents/xjasek15/MPC-PLD/07_PC/uart_transmitter/uart_transmitter.srcs/sources_1/new/debouncer.vhd:44]
INFO: [Synth 8-3491] module 'edge_detector' declared at 'D:/Documents/xjasek15/MPC-PLD/07_PC/uart_transmitter/uart_transmitter.srcs/sources_1/new/edge_detector.vhd:34' bound to instance 'edge_detector_i' of component 'edge_detector' [D:/Documents/xjasek15/MPC-PLD/07_PC/uart_transmitter/uart_transmitter.srcs/sources_1/new/btn_in.vhd:93]
INFO: [Synth 8-638] synthesizing module 'edge_detector' [D:/Documents/xjasek15/MPC-PLD/07_PC/uart_transmitter/uart_transmitter.srcs/sources_1/new/edge_detector.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'edge_detector' (5#1) [D:/Documents/xjasek15/MPC-PLD/07_PC/uart_transmitter/uart_transmitter.srcs/sources_1/new/edge_detector.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'btn_in' (6#1) [D:/Documents/xjasek15/MPC-PLD/07_PC/uart_transmitter/uart_transmitter.srcs/sources_1/new/btn_in.vhd:47]
	Parameter DEB_PERIOD bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'btn_in' declared at 'D:/Documents/xjasek15/MPC-PLD/07_PC/uart_transmitter/uart_transmitter.srcs/sources_1/new/btn_in.vhd:34' bound to instance 'btn_in_inst' of component 'btn_in' [D:/Documents/xjasek15/MPC-PLD/07_PC/uart_transmitter/uart_transmitter.srcs/sources_1/new/rp_top.vhd:131]
	Parameter DEB_PERIOD bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'btn_in' declared at 'D:/Documents/xjasek15/MPC-PLD/07_PC/uart_transmitter/uart_transmitter.srcs/sources_1/new/btn_in.vhd:34' bound to instance 'btn_in_inst' of component 'btn_in' [D:/Documents/xjasek15/MPC-PLD/07_PC/uart_transmitter/uart_transmitter.srcs/sources_1/new/rp_top.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'rp_top' (7#1) [D:/Documents/xjasek15/MPC-PLD/07_PC/uart_transmitter/uart_transmitter.srcs/sources_1/new/rp_top.vhd:17]
WARNING: [Synth 8-3331] design rp_top has unconnected port LED[7]
WARNING: [Synth 8-3331] design rp_top has unconnected port LED[6]
WARNING: [Synth 8-3331] design rp_top has unconnected port LED[5]
WARNING: [Synth 8-3331] design rp_top has unconnected port LED[3]
WARNING: [Synth 8-3331] design rp_top has unconnected port LED[2]
WARNING: [Synth 8-3331] design rp_top has unconnected port LED[1]
WARNING: [Synth 8-3331] design rp_top has unconnected port LED[0]
WARNING: [Synth 8-3331] design rp_top has unconnected port BTN[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 964.855 ; gain = 309.789
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 964.855 ; gain = 309.789
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 964.855 ; gain = 309.789
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 964.855 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/Documents/xjasek15/MPC-PLD/07_PC/PC_07_Templates/Templates/seg_disp_driver/seg_disp_driver_in_context.xdc] for cell 'seg_disp_driver_i'
Finished Parsing XDC File [D:/Documents/xjasek15/MPC-PLD/07_PC/PC_07_Templates/Templates/seg_disp_driver/seg_disp_driver_in_context.xdc] for cell 'seg_disp_driver_i'
Parsing XDC File [D:/Documents/xjasek15/MPC-PLD/07_PC/PC_07_Templates/Templates/rp_top.xdc]
WARNING: [Vivado 12-584] No ports matched 'clk'. [D:/Documents/xjasek15/MPC-PLD/07_PC/PC_07_Templates/Templates/rp_top.xdc:55]
WARNING: [Vivado 12-584] No ports matched 'clk'. [D:/Documents/xjasek15/MPC-PLD/07_PC/PC_07_Templates/Templates/rp_top.xdc:56]
WARNING: [Vivado 12-584] No ports matched 'clk'. [D:/Documents/xjasek15/MPC-PLD/07_PC/PC_07_Templates/Templates/rp_top.xdc:59]
Finished Parsing XDC File [D:/Documents/xjasek15/MPC-PLD/07_PC/PC_07_Templates/Templates/rp_top.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [D:/Documents/xjasek15/MPC-PLD/07_PC/PC_07_Templates/Templates/rp_top.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/rp_top_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/Documents/xjasek15/MPC-PLD/07_PC/PC_07_Templates/Templates/rp_top.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/rp_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/rp_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1043.723 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1043.723 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1043.723 ; gain = 388.656
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1043.723 ; gain = 388.656
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1043.723 ; gain = 388.656
---------------------------------------------------------------------------------
WARNING: [Synth 8-327] inferring latch for variable 'tx_done_reg' [D:/Documents/xjasek15/MPC-PLD/07_PC/PC_07_Templates/Templates/UART_Tx_block.vhd:32]
WARNING: [Synth 8-327] inferring latch for variable 'UART_Tx_Data_out_reg_reg' [D:/Documents/xjasek15/MPC-PLD/07_PC/PC_07_Templates/Templates/UART_Tx_block.vhd:35]
WARNING: [Synth 8-327] inferring latch for variable 'bits_cnt_reg' [D:/Documents/xjasek15/MPC-PLD/07_PC/PC_07_Templates/Templates/UART_Tx_block.vhd:44]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 1043.723 ; gain = 388.656
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 3     
+---Registers : 
	               10 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 22    
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 6     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module UART_Tx_block 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module ce_gen 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sync_reg 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module debouncer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module edge_detector 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design rp_top has unconnected port LED[7]
WARNING: [Synth 8-3331] design rp_top has unconnected port LED[6]
WARNING: [Synth 8-3331] design rp_top has unconnected port LED[5]
WARNING: [Synth 8-3331] design rp_top has unconnected port LED[3]
WARNING: [Synth 8-3331] design rp_top has unconnected port LED[2]
WARNING: [Synth 8-3331] design rp_top has unconnected port LED[1]
WARNING: [Synth 8-3331] design rp_top has unconnected port LED[0]
WARNING: [Synth 8-3331] design rp_top has unconnected port BTN[0]
INFO: [Synth 8-3886] merging instance 'UART_Tx_block_i/UART_Data_in_reg_reg[9]' (FDE) to 'UART_Tx_block_i/UART_Data_in_reg_reg[5]'
INFO: [Synth 8-3886] merging instance 'UART_Tx_block_i/UART_Data_in_reg_reg[8]' (FDE) to 'UART_Tx_block_i/UART_Data_in_reg_reg[5]'
INFO: [Synth 8-3886] merging instance 'UART_Tx_block_i/UART_Data_in_reg_reg[7]' (FDE) to 'UART_Tx_block_i/UART_Data_in_reg_reg[5]'
INFO: [Synth 8-3886] merging instance 'UART_Tx_block_i/UART_Data_in_reg_reg[6]' (FDE) to 'UART_Tx_block_i/UART_Data_in_reg_reg[5]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\UART_Tx_block_i/UART_Data_in_reg_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\UART_Tx_block_i/UART_Data_in_reg_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\UART_Tx_block_i/UART_Data_in_reg_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\UART_Tx_block_i/UART_Data_in_reg_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\UART_Tx_block_i/UART_Data_in_reg_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\UART_Tx_block_i/UART_Data_in_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\UART_Tx_block_i/UART_tx_busy_reg_reg )
WARNING: [Synth 8-264] enable of latch \UART_Tx_block_i/bits_cnt_reg[0]  is always disabled
WARNING: [Synth 8-264] enable of latch \UART_Tx_block_i/bits_cnt_reg[0]  is always disabled
WARNING: [Synth 8-264] enable of latch \UART_Tx_block_i/bits_cnt_reg[1]  is always disabled
WARNING: [Synth 8-264] enable of latch \UART_Tx_block_i/bits_cnt_reg[1]  is always disabled
WARNING: [Synth 8-264] enable of latch \UART_Tx_block_i/bits_cnt_reg[2]  is always disabled
WARNING: [Synth 8-264] enable of latch \UART_Tx_block_i/bits_cnt_reg[2]  is always disabled
WARNING: [Synth 8-264] enable of latch \UART_Tx_block_i/bits_cnt_reg[3]  is always disabled
WARNING: [Synth 8-264] enable of latch \UART_Tx_block_i/bits_cnt_reg[3]  is always disabled
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\UART_Tx_block_i/UART_Tx_Data_out_reg_reg )
INFO: [Synth 8-3886] merging instance 'UART_Tx_block_i/UART_Tx_Data_out_reg' (FD) to 'UART_Tx_block_i/UART_Tx_busy_reg'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\UART_Tx_block_i/UART_Tx_busy_reg )
WARNING: [Synth 8-3332] Sequential element (UART_Tx_block_i/tx_done_reg) is unused and will be removed from module rp_top.
WARNING: [Synth 8-3332] Sequential element (UART_Tx_block_i/UART_Tx_Data_out_reg_reg) is unused and will be removed from module rp_top.
WARNING: [Synth 8-3332] Sequential element (UART_Tx_block_i/bits_cnt_reg[3]) is unused and will be removed from module rp_top.
WARNING: [Synth 8-3332] Sequential element (UART_Tx_block_i/bits_cnt_reg[2]) is unused and will be removed from module rp_top.
WARNING: [Synth 8-3332] Sequential element (UART_Tx_block_i/bits_cnt_reg[1]) is unused and will be removed from module rp_top.
WARNING: [Synth 8-3332] Sequential element (UART_Tx_block_i/bits_cnt_reg[0]) is unused and will be removed from module rp_top.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1043.723 ; gain = 388.656
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 1043.723 ; gain = 388.656
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 1043.723 ; gain = 388.656
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 1046.395 ; gain = 391.328
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 1062.207 ; gain = 407.141
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 1062.207 ; gain = 407.141
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 1062.207 ; gain = 407.141
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 1062.207 ; gain = 407.141
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 1062.207 ; gain = 407.141
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 1062.207 ; gain = 407.141
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+----------------+----------+
|      |BlackBox name   |Instances |
+------+----------------+----------+
|1     |seg_disp_driver |         1|
+------+----------------+----------+

Report Cell Usage: 
+------+-----------------------+------+
|      |Cell                   |Count |
+------+-----------------------+------+
|1     |seg_disp_driver_bbox_0 |     1|
|2     |IBUF                   |     1|
|3     |OBUF                   |    15|
|4     |OBUFT                  |     7|
+------+-----------------------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |    36|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 1062.207 ; gain = 407.141
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 25 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:22 ; elapsed = 00:00:29 . Memory (MB): peak = 1062.207 ; gain = 328.273
Synthesis Optimization Complete : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 1062.207 ; gain = 407.141
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1062.207 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1072.059 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
48 Infos, 40 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:36 ; elapsed = 00:00:39 . Memory (MB): peak = 1072.059 ; gain = 709.359
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1072.059 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/Documents/xjasek15/MPC-PLD/07_PC/uart_transmitter/uart_transmitter.runs/synth_1/rp_top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file rp_top_utilization_synth.rpt -pb rp_top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Mar 21 10:59:43 2022...
