Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.27 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.27 secs
 
--> Reading design: transmitter.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "transmitter.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "transmitter"
Output Format                      : NGC
Target Device                      : xc6slx45-3-csg324

---- Source Options
Top Module Name                    : transmitter
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "E:\my_files\course\term8\FPGA\project\phase4\verilog\transmitter\Scrambler.v" into library work
Parsing module <Scrambler>.
Analyzing Verilog file "E:\my_files\course\term8\FPGA\project\phase4\verilog\transmitter\data_interleaver.v" into library work
Parsing module <data_interleaver>.
Analyzing Verilog file "E:\my_files\course\term8\FPGA\project\phase4\verilog\transmitter\conv_encoder.v" into library work
Parsing module <conv_encoder>.
Analyzing Verilog file "E:\my_files\course\term8\FPGA\project\phase4\verilog\transmitter\transmitter.v" into library work
Parsing module <transmitter>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <transmitter>.

Elaborating module <Scrambler>.

Elaborating module <conv_encoder>.

Elaborating module <data_interleaver>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <transmitter>.
    Related source file is "E:\my_files\course\term8\FPGA\project\phase4\verilog\transmitter\transmitter.v".
INFO:Xst:3210 - "E:\my_files\course\term8\FPGA\project\phase4\verilog\transmitter\transmitter.v" line 28: Output port <length> of the instance <scrambling> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\my_files\course\term8\FPGA\project\phase4\verilog\transmitter\transmitter.v" line 39: Output port <valid_out> of the instance <convlutional_coding> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <reset_interleaver>.
    Found 1-bit register for signal <reset_encoder>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <transmitter> synthesized.

Synthesizing Unit <Scrambler>.
    Related source file is "E:\my_files\course\term8\FPGA\project\phase4\verilog\transmitter\Scrambler.v".
        signal_R = 2'b00
        data_R = 2'b01
        tail_pad_R = 2'b11
        waiting = 2'b10
    Found 7-bit register for signal <seed>.
    Found 2-bit register for signal <state>.
    Found 1-bit register for signal <data_out>.
    Found 4-bit register for signal <rate>.
    Found 12-bit register for signal <length>.
    Found 16-bit register for signal <counter>.
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 7                                              |
    | Inputs             | 3                                              |
    | Outputs            | 2                                              |
    | Clock              | Clk (rising_edge)                              |
    | Reset              | Reset_INV_1_o (positive)                       |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 16-bit adder for signal <n0071> created at line 26.
    Found 16-bit adder for signal <counter[15]_GND_2_o_add_16_OUT> created at line 69.
    Found 16-bit comparator greater for signal <counter[15]_GND_2_o_LessThan_3_o> created at line 40
    Found 16-bit comparator lessequal for signal <counter[15]_GND_2_o_LessThan_7_o> created at line 47
    Found 16-bit comparator greater for signal <GND_2_o_counter[15]_LessThan_9_o> created at line 50
    Found 16-bit comparator greater for signal <counter[15]_GND_2_o_LessThan_10_o> created at line 50
    Found 16-bit comparator greater for signal <counter[15]_data_len_bit[15]_LessThan_12_o> created at line 55
    Found 16-bit comparator greater for signal <counter[15]_GND_2_o_LessThan_16_o> created at line 68
    Found 16-bit comparator greater for signal <counter[15]_GND_2_o_LessThan_20_o> created at line 74
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  40 D-type flip-flop(s).
	inferred   7 Comparator(s).
	inferred   8 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <Scrambler> synthesized.

Synthesizing Unit <conv_encoder>.
    Related source file is "E:\my_files\course\term8\FPGA\project\phase4\verilog\transmitter\conv_encoder.v".
    Found 2-bit register for signal <AB>.
    Found 6-bit register for signal <state>.
    Summary:
	inferred   8 D-type flip-flop(s).
Unit <conv_encoder> synthesized.

Synthesizing Unit <data_interleaver>.
    Related source file is "E:\my_files\course\term8\FPGA\project\phase4\verilog\transmitter\data_interleaver.v".
        preamble = 2'b00
        signal = 2'b01
        data = 2'b11
        waiting = 2'b10
    Found 192-bit register for signal <SRL>.
    Found 3-bit register for signal <counter16>.
    Found 4-bit register for signal <counter_rate>.
    Found 2-bit register for signal <state_receive>.
    Found 2-bit register for signal <state_send>.
    Found 7-bit register for signal <counter_send>.
    Found 1-bit register for signal <AB_out_valid>.
    Found 1-bit register for signal <second_permution>.
    Found 3-bit register for signal <counter>.
    Found 1-bit register for signal <A_out>.
    Found 1-bit register for signal <B_out>.
    Found 192-bit register for signal <SRL_out>.
    Found finite state machine <FSM_1> for signal <state_receive>.
    -----------------------------------------------------------------------
    | States             | 2                                              |
    | Transitions        | 6                                              |
    | Inputs             | 3                                              |
    | Outputs            | 2                                              |
    | Clock              | Clk (rising_edge)                              |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 4-bit subtractor for signal <counter_rate_high[3]_GND_4_o_sub_47_OUT> created at line 86.
    Found 7-bit adder for signal <n0786[6:0]> created at line 41.
    Found 8-bit adder for signal <n0774> created at line 41.
    Found 8-bit adder for signal <n0793> created at line 43.
    Found 8-bit adder for signal <BUS_0005_GND_4_o_add_16_OUT> created at line 43.
    Found 6-bit adder for signal <n0798[5:0]> created at line 44.
    Found 7-bit adder for signal <n0801[6:0]> created at line 44.
    Found 8-bit adder for signal <i[7]_GND_4_o_add_24_OUT> created at line 61.
    Found 4-bit adder for signal <counter_rate[3]_GND_4_o_add_31_OUT> created at line 73.
    Found 3-bit adder for signal <counter16[3]_GND_4_o_add_36_OUT> created at line 77.
    Found 8-bit adder for signal <i[7]_GND_4_o_add_43_OUT> created at line 83.
    Found 7-bit adder for signal <counter_send[7]_GND_4_o_add_106_OUT> created at line 155.
    Found 3-bit adder for signal <counter[2]_GND_4_o_add_110_OUT> created at line 164.
    Found 1-bit 192-to-1 multiplexer for signal <counter_send[7]_X_4_o_Mux_100_o> created at line 143.
    Found 1-bit 192-to-1 multiplexer for signal <counter_send[7]_X_4_o_Mux_102_o> created at line 147.
    Found 4-bit comparator equal for signal <counter_rate[3]_counter_rate_high[3]_equal_48_o> created at line 86
    Found 7-bit comparator lessequal for signal <n0648> created at line 118
    Found 7-bit comparator greater for signal <counter_send[7]_GND_4_o_LessThan_92_o> created at line 122
    Found 7-bit comparator lessequal for signal <n0652> created at line 131
    Found 8-bit comparator lessequal for signal <n0658> created at line 150
    Found 8-bit comparator greater for signal <GND_4_o_N_CBPS_2[7]_LessThan_106_o> created at line 154
    Summary:
	inferred  12 Adder/Subtractor(s).
	inferred 407 D-type flip-flop(s).
	inferred   6 Comparator(s).
	inferred 605 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <data_interleaver> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 14
 16-bit adder                                          : 2
 3-bit adder                                           : 2
 4-bit adder                                           : 1
 4-bit subtractor                                      : 1
 6-bit adder                                           : 1
 7-bit adder                                           : 3
 8-bit adder                                           : 4
# Registers                                            : 20
 1-bit register                                        : 7
 12-bit register                                       : 1
 16-bit register                                       : 1
 192-bit register                                      : 2
 2-bit register                                        : 2
 3-bit register                                        : 2
 4-bit register                                        : 2
 6-bit register                                        : 1
 7-bit register                                        : 2
# Comparators                                          : 13
 16-bit comparator greater                             : 6
 16-bit comparator lessequal                           : 1
 4-bit comparator equal                                : 1
 7-bit comparator greater                              : 1
 7-bit comparator lessequal                            : 2
 8-bit comparator greater                              : 1
 8-bit comparator lessequal                            : 1
# Multiplexers                                         : 613
 1-bit 192-to-1 multiplexer                            : 2
 1-bit 2-to-1 multiplexer                              : 585
 16-bit 2-to-1 multiplexer                             : 4
 2-bit 2-to-1 multiplexer                              : 4
 3-bit 2-to-1 multiplexer                              : 2
 4-bit 2-to-1 multiplexer                              : 5
 7-bit 2-to-1 multiplexer                              : 5
 8-bit 2-to-1 multiplexer                              : 6
# FSMs                                                 : 2
# Xors                                                 : 5
 1-bit xor2                                            : 3
 1-bit xor5                                            : 2

=========================================================================
INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <data_interleaver>.
The following registers are absorbed into counter <counter>: 1 register on signal <counter>.
The following registers are absorbed into counter <counter16>: 1 register on signal <counter16>.
Unit <data_interleaver> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 12
 16-bit adder                                          : 2
 4-bit adder                                           : 1
 4-bit subtractor                                      : 1
 6-bit adder                                           : 1
 7-bit adder                                           : 3
 8-bit adder                                           : 4
# Counters                                             : 2
 3-bit up counter                                      : 2
# Registers                                            : 451
 Flip-Flops                                            : 451
# Comparators                                          : 13
 16-bit comparator greater                             : 6
 16-bit comparator lessequal                           : 1
 4-bit comparator equal                                : 1
 7-bit comparator greater                              : 1
 7-bit comparator lessequal                            : 2
 8-bit comparator greater                              : 1
 8-bit comparator lessequal                            : 1
# Multiplexers                                         : 617
 1-bit 192-to-1 multiplexer                            : 2
 1-bit 2-to-1 multiplexer                              : 592
 16-bit 2-to-1 multiplexer                             : 4
 2-bit 2-to-1 multiplexer                              : 4
 4-bit 2-to-1 multiplexer                              : 5
 7-bit 2-to-1 multiplexer                              : 4
 8-bit 2-to-1 multiplexer                              : 6
# FSMs                                                 : 2
# Xors                                                 : 5
 1-bit xor2                                            : 3
 1-bit xor5                                            : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <scrambling/FSM_0> on signal <state[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 11    | 11
 10    | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <interleaving/FSM_1> on signal <state_receive[1:1]> with sequential encoding.
-------------------
 State | Encoding
-------------------
 11    | 0
 01    | 1
-------------------

Optimizing unit <transmitter> ...

Optimizing unit <Scrambler> ...

Optimizing unit <conv_encoder> ...

Optimizing unit <data_interleaver> ...
INFO:Xst:2261 - The FF/Latch <interleaving/SRL_179> in Unit <transmitter> is equivalent to the following FF/Latch, which will be removed : <interleaving/SRL_out_179> 
INFO:Xst:2261 - The FF/Latch <interleaving/SRL_191> in Unit <transmitter> is equivalent to the following FF/Latch, which will be removed : <interleaving/SRL_out_191> 

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block transmitter, actual ratio is 5.
FlipFlop interleaving/counter16_1 has been replicated 2 time(s)
FlipFlop interleaving/counter16_2 has been replicated 2 time(s)
FlipFlop interleaving/counter16_3 has been replicated 2 time(s)
FlipFlop interleaving/counter_rate_0 has been replicated 1 time(s)
FlipFlop interleaving/counter_rate_1 has been replicated 2 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 467
 Flip-Flops                                            : 467

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : transmitter.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 2516
#      GND                         : 1
#      INV                         : 9
#      LUT1                        : 28
#      LUT2                        : 11
#      LUT3                        : 147
#      LUT4                        : 39
#      LUT5                        : 232
#      LUT6                        : 1857
#      MUXCY                       : 55
#      MUXF7                       : 92
#      VCC                         : 1
#      XORCY                       : 44
# FlipFlops/Latches                : 467
#      FD                          : 193
#      FDE                         : 28
#      FDR                         : 209
#      FDRE                        : 37
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 20
#      IBUF                        : 17
#      OBUF                        : 3

Device utilization summary:
---------------------------

Selected Device : 6slx45csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:             467  out of  54576     0%  
 Number of Slice LUTs:                 2323  out of  27288     8%  
    Number used as Logic:              2323  out of  27288     8%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   2344
   Number with an unused Flip Flop:    1877  out of   2344    80%  
   Number with an unused LUT:            21  out of   2344     0%  
   Number of fully used LUT-FF pairs:   446  out of   2344    19%  
   Number of unique control sets:        15

IO Utilization: 
 Number of IOs:                          21
 Number of bonded IOBs:                  21  out of    218     9%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
Clk                                | BUFGP                  | 467   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 11.045ns (Maximum Frequency: 90.537MHz)
   Minimum input arrival time before clock: 5.021ns
   Maximum output required time after clock: 3.597ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'Clk'
  Clock period: 11.045ns (frequency: 90.537MHz)
  Total number of paths / destination ports: 1847150 / 748
-------------------------------------------------------------------------
Delay:               11.045ns (Levels of Logic = 13)
  Source:            scrambling/rate_2 (FF)
  Destination:       interleaving/SRL_129 (FF)
  Source Clock:      Clk rising
  Destination Clock: Clk rising

  Data Path: scrambling/rate_2 to interleaving/SRL_129
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q             16   0.447   1.233  scrambling/rate_2 (scrambling/rate_2)
     LUT4:I1->O            8   0.205   0.907  interleaving/rate[3]_PWR_4_o_equal_2_o<3>1 (interleaving/rate[3]_PWR_4_o_equal_2_o)
     LUT6:I4->O            1   0.203   0.580  interleaving/Mmux_GND_4_o_BUS_0004_mux_20_OUT_A4 (interleaving/Mmux_GND_4_o_BUS_0004_mux_20_OUT_rs_A<3>)
     LUT6:I5->O            1   0.205   0.000  interleaving/Mmux_GND_4_o_BUS_0004_mux_20_OUT_rs_lut<3> (interleaving/Mmux_GND_4_o_BUS_0004_mux_20_OUT_rs_lut<3>)
     MUXCY:S->O            1   0.172   0.000  interleaving/Mmux_GND_4_o_BUS_0004_mux_20_OUT_rs_cy<3> (interleaving/Mmux_GND_4_o_BUS_0004_mux_20_OUT_rs_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  interleaving/Mmux_GND_4_o_BUS_0004_mux_20_OUT_rs_cy<4> (interleaving/Mmux_GND_4_o_BUS_0004_mux_20_OUT_rs_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  interleaving/Mmux_GND_4_o_BUS_0004_mux_20_OUT_rs_cy<5> (interleaving/Mmux_GND_4_o_BUS_0004_mux_20_OUT_rs_cy<5>)
     XORCY:CI->O         193   0.180   2.047  interleaving/Mmux_GND_4_o_BUS_0004_mux_20_OUT_rs_xor<6> (interleaving/GND_4_o_BUS_0004_mux_20_OUT<6>)
     LUT2:I1->O            1   0.205   0.000  interleaving/Mmux_i711 (interleaving/Mmux_i71)
     MUXCY:S->O            0   0.172   0.000  interleaving/Madd_i[7]_GND_4_o_add_43_OUT_cy<6> (interleaving/Madd_i[7]_GND_4_o_add_43_OUT_cy<6>)
     XORCY:CI->O         172   0.180   2.029  interleaving/Madd_i[7]_GND_4_o_add_43_OUT_xor<7> (interleaving/i[7]_GND_4_o_add_43_OUT<7>)
     LUT5:I4->O           12   0.205   0.909  interleaving/i[7]_Decoder_44_OUT<129><7>21 (interleaving/i[7]_Decoder_44_OUT<129><7>2)
     LUT6:I5->O            2   0.205   0.617  interleaving/Mmux_SRL[129]_B_in_MUX_1294_o11 (interleaving/SRL[129]_B_in_MUX_1294_o)
     LUT6:I5->O            1   0.205   0.000  interleaving/SRL[0]_state_receive[1]_mux_69_OUT<129>1 (interleaving/SRL[0]_state_receive[1]_mux_69_OUT<62>)
     FDR:D                     0.102          interleaving/SRL_129
    ----------------------------------------
    Total                     11.045ns (2.724ns logic, 8.321ns route)
                                       (24.7% logic, 75.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Clk'
  Total number of paths / destination ports: 333 / 70
-------------------------------------------------------------------------
Offset:              5.021ns (Levels of Logic = 5)
  Source:            tail_pad_length<6> (PAD)
  Destination:       scrambling/counter_15 (FF)
  Destination Clock: Clk rising

  Data Path: tail_pad_length<6> to scrambling/counter_15
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   1.222   0.961  tail_pad_length_6_IBUF (tail_pad_length_6_IBUF)
     LUT5:I0->O            1   0.203   0.000  scrambling/Mcompar_counter[15]_GND_2_o_LessThan_16_o_lut<3> (scrambling/Mcompar_counter[15]_GND_2_o_LessThan_16_o_lut<3>)
     MUXCY:S->O            1   0.172   0.000  scrambling/Mcompar_counter[15]_GND_2_o_LessThan_16_o_cy<3> (scrambling/Mcompar_counter[15]_GND_2_o_LessThan_16_o_cy<3>)
     MUXCY:CI->O           2   0.213   0.721  scrambling/Mcompar_counter[15]_GND_2_o_LessThan_16_o_cy<4> (scrambling/Mcompar_counter[15]_GND_2_o_LessThan_16_o_cy<4>)
     LUT5:I3->O           16   0.203   1.004  scrambling/_n0131_inv1 (scrambling/_n0131_inv)
     FDRE:CE                   0.322          scrambling/counter_0
    ----------------------------------------
    Total                      5.021ns (2.335ns logic, 2.686ns route)
                                       (46.5% logic, 53.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Clk'
  Total number of paths / destination ports: 3 / 3
-------------------------------------------------------------------------
Offset:              3.597ns (Levels of Logic = 1)
  Source:            interleaving/A_out (FF)
  Destination:       A_out (PAD)
  Source Clock:      Clk rising

  Data Path: interleaving/A_out to A_out
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              1   0.447   0.579  interleaving/A_out (interleaving/A_out)
     OBUF:I->O                 2.571          A_out_OBUF (A_out)
    ----------------------------------------
    Total                      3.597ns (3.018ns logic, 0.579ns route)
                                       (83.9% logic, 16.1% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock Clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Clk            |   11.045|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 66.00 secs
Total CPU time to Xst completion: 66.71 secs
 
--> 

Total memory usage is 313188 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    0 (   0 filtered)
Number of infos    :    5 (   0 filtered)

