<!DOCTYPE html>
<html>
<head>
<meta charset="UTF-8">
<meta name="viewport" content="width=device-width, initial-scale=1">
<link rel="stylesheet" type="text/css" href="style.css">
<script src="script.js"></script>
<title>VCVTPS2PHX - Convert Packed Single Precision Floating-Point Values to Packed FP16 Values </title></head>
<body>
<div id="head">
<a href="index.html">x86doc</a> › VCVTPS2PHX - Convert Packed Single Precision Floating-Point Values to Packed FP16 Values </div>
<div id="body">
<h1>VCVTPS2PHX—Convert Packed Single Precision Floating-Point Values to Packed FP16 Values</h1>
<table>
<tr>
<th>Opcode/Instruction</th>
<th>Op /En</th>
<th>64/32 bit Mode Support</th>
<th>CPUID Feature Flag</th>
<th>Description</th></tr>
<tr>
<td>EVEX.128.66.MAP5.W0  1D  /r VCVTPS2PHX  xmm1{k1}{z}, xmm2/m128/m32bcst</td>
<td>A</td>
<td>V/V</td>
<td>AVX512-FP16 AVX512VL</td>
<td>Convert four packed single precision floating-point values in xmm2/m128/m32bcst to packed FP16 values, and store the result in xmm1 subject to writemask k1.</td></tr>
<tr>
<td>EVEX.256.66.MAP5.W0  1D  /r VCVTPS2PHX  xmm1{k1}{z}, ymm2/m256/m32bcst</td>
<td>A</td>
<td>V/V</td>
<td>AVX512-FP16 AVX512VL</td>
<td>Convert eight packed single precision floating-point values in ymm2/m256/m32bcst to packed FP16 values, and store the result in xmm1 subject to writemask k1.</td></tr>
<tr>
<td>EVEX.512.66.MAP5.W0  1D  /r VCVTPS2PHX  ymm1{k1}{z}, zmm2/m512/m32bcst  {er}</td>
<td>A</td>
<td>V/V</td>
<td>AVX512-FP16</td>
<td>Convert sixteen packed single precision floating-point values in zmm2 /m512/m32bcst to packed FP16 values, and store the result in ymm1 subject to writemask k1.</td></tr></table>
<h3>Instruction Operand Encoding</h3>
<table>
<tr>
<th>Op/En</th>
<th>Tuple Type</th>
<th>Operand 1</th>
<th>Operand 2</th>
<th>Operand 3</th>
<th>Operand 4</th></tr>
<tr>
<td>A</td>
<td>Full</td>
<td>ModRM:reg (w)</td>
<td>ModRM:r/m (r)</td>
<td>N/A</td>
<td>N/A</td></tr></table>
<p><strong>Description</strong></p>
<p>This instruction converts packed single precision floating values in the source operand to FP16 values and stores to the destination operand.</p>
<p>The VCVTPS2PHX instruction supports broadcasting.</p>
<p>This instruction uses MXCSR.DAZ for handling FP32 inputs. FP16 outputs can be normal or denormal numbers, and are not conditionally flushed based on MXCSR settings.</p>
<p><strong>Operation</strong></p>
<p><strong>VCVTPS2PHX DEST, SRC (AVX512_FP16 Load Version With Broadcast Support)</strong></p>
<p>VL = 128, 256, or 512</p>
<p>KL := VL / 32</p>
<p>IF *SRC is a register* and (VL == 512) and (EVEX.b = 1):</p>
<p>SET_RM(EVEX.RC)</p>
<p>ELSE:</p>
<p>SET_RM(MXCSR.RC)</p>
<p>FOR j := 0 TO KL-1:</p>
<p>IF k1[j] OR *no writemask*:</p>
<p>IF *SRC is memory* and EVEX.b = 1:</p>
<p>tsrc := SRC.fp32[0]</p>
<p>ELSE</p>
<p>tsrc := SRC.fp32[j]</p>
<p>DEST.fp16[j] := Convert_fp32_to_fp16(tsrc)</p>
<p>ELSE IF *zeroing*:</p>
<p>DEST.fp16[j] := 0</p>
<p>// else dest.fp16[j] remains unchanged</p>
<p>DEST[MAXVL-1:VL/2] := 0</p>
<p><strong>Flags Affected</strong></p>
<p>None.</p>
<p><strong>Intel C/C++ Compiler Intrinsic Equivalent</strong></p>
<p>VCVTPS2PHX __m256h _mm512_cvtx_roundps_ph (__m512 a, int rounding);</p>
<p>VCVTPS2PHX __m256h _mm512_mask_cvtx_roundps_ph (__m256h src, __mmask16 k, __m512 a, int rounding);</p>
<p>VCVTPS2PHX __m256h _mm512_maskz_cvtx_roundps_ph (__mmask16 k, __m512 a, int rounding);</p>
<p>VCVTPS2PHX __m128h _mm_cvtxps_ph (__m128 a);</p>
<p>VCVTPS2PHX __m128h _mm_mask_cvtxps_ph (__m128h src, __mmask8 k, __m128 a);</p>
<p>VCVTPS2PHX __m128h _mm_maskz_cvtxps_ph (__mmask8 k, __m128 a);</p>
<p>VCVTPS2PHX __m128h _mm256_cvtxps_ph (__m256 a);</p>
<p>VCVTPS2PHX __m128h _mm256_mask_cvtxps_ph (__m128h src, __mmask8 k, __m256 a);</p>
<p>VCVTPS2PHX __m128h _mm256_maskz_cvtxps_ph (__mmask8 k, __m256 a);</p>
<p>VCVTPS2PHX __m256h _mm512_cvtxps_ph (__m512 a);</p>
<p>VCVTPS2PHX __m256h _mm512_mask_cvtxps_ph (__m256h src, __mmask16 k, __m512 a);</p>
<p>VCVTPS2PHX __m256h _mm512_maskz_cvtxps_ph (__mmask16 k, __m512 a);</p>
<p><strong>SIMD Floating-Point Exceptions</strong></p>
<p>Invalid, Underflow, Overflow, Precision, Denormal (if MXCSR.DAZ=0).</p>
<p><strong>Other Exceptions</strong></p>
<p>EVEX-encoded instructions, see Table 2-46, “Type E2 Class Exception Conditions.”</p>
<p>Additionally:</p>
<table>
<tr>
<td>#UD</td>
<td>If VEX.W=1.</td></tr>
<tr>
<td>#UD</td>
<td>If VEX.vvvv != 1111B or EVEX.vvvv != 1111B.</td></tr></table></div></body></html>