
<html><head><title>Reference Verilog Modules Form</title><meta http-equiv="Content-Type" content="text/html; charset=utf-8" />
<meta name="Approver" content="Technical Publications" />
<meta name="Author" content="dishika" />
<meta name="CreateDate" content="2023-08-31" />
<meta name="CreateTime" content="1693486436" />
<meta name="DataType" content="Manuals" />
<meta name="Description" content="Describes how to use the Virtuoso Hierarchy Editor" />
<meta name="DocTitle" content="Virtuoso Hierarchy Editor User Guide" />
<meta name="DocType" content="User Guide" />
<meta name="FileTitle" content="Reference Verilog Modules Form" />
<meta name="FileType" content="Chapter" />
<meta name="FMWikiRelease" content="FM-Wiki-4.0.0" />
<meta name="Keyword" content="cdshiereditor" />
<meta name="Language" content="English" />
<meta name="ModifiedDate" content="2023-08-31" />
<meta name="ModifiedTime" content="1693486436" />
<meta name="NextFile" content="appB_re_Traverse_config_Form.html" />
<meta name="Group" content="" />
<meta name="Platform" content="Cadence Shared Tools" />
<meta name="PrevFile" content="appB_re_Populate_Library_with_Verilog_Modules_Form.html" />
<meta name="c_product" content="Virtuoso Layout Suite,Virtuoso Schematic Editor,Virtuoso Analog Design Environment" />
<meta name="Product" content="Virtuoso Shared Tools" />
<meta name="ProductFamily" content="Virtuoso Shared Tools" />
<meta name="ProductVersion" content="IC23.1" />
<meta name="RightsManagement" content="Copyright 2023 Cadence Design Systems Inc." />
<meta name="Title" content="Virtuoso Hierarchy Editor User Guide -- Reference Verilog Modules Form" />
<meta name="Keywords" content="" />
<meta name="topic_type" content="reference" />
<meta name="reference_type" content="user interface reference" />
<meta name="prod_feature" content="Cadence Library Structure" />
<meta name="prod_subfeature" content="Hierarchy Editor" />
<meta name="new_topic" content="No" />
<meta name="spotlight_topic" content="0" />
<meta name="Version" content="IC23.1" />
<meta name="SpaceKey" content="cdshiereditorIC231" />
<meta name="webflare-version" content="2.5" />
<link rel="stylesheet" href="styles/webflare.css" type="text/css" />


  <script>/*<![CDATA[*/
 document.addEventListener("DOMContentLoaded", function(event) {  document.querySelectorAll("img").forEach((img, index) => {
if (img.hasAttribute("usemap")){return;}else{img.classList.add("cursorclass");} img.addEventListener("click", (e) => {if(img.hasAttribute("usemap")){            img.setAttribute("style","cursor:none;");return;};document.querySelector("#cad_image_modal").classList.add("opac");document.querySelector("#cad_image_modal_center").innerHTML = `<img style="position:absolute;top:0;bottom:0;left:0;right:0;margin: auto;max-height:95%;"  src="${e.target.src}">`;});});});
/*]]>*/</script> 




 <style>/*<![CDATA[*/
.cursorclass{cursor:pointer;}#cad_image_modal{position:fixed;left:0;top:0;width:100%;background:#00000099;overflow:hidden;height:0;opacity:0;transition: height 0ms 1s, opacity 1s 0ms;}#cad_image_modal.opac{height: 100%;opacity: 1;transition: height 0ms 0ms, opacity 1s 0ms;}#cad_image_modal span{position:fixed;right:10px;top:10px;cursor:pointer;color:#fff;}
/*]]>*/</style> 
</head><body style="background-color: #FFFFFF;"><a name="pagetop"></a>
<!-- Begin Buttons -->
<header><div class="docHeadr">Product Documentation<img src="icons/Cadence-Logo.jpg" /></div><nav class="blueHead"><ul><li><a class="content" href="cdshiereditorTOC.html">Contents</a></li><li><a class="prev" href="appB_re_Populate_Library_with_Verilog_Modules_Form.html" title="Populate Library with Verilog Modules Form">Populate Library with Verilog  ...</a></li><li style="float: right;"><a class="viewPrint" href="cdshiereditor.pdf">View/Print PDF</a></li><li style="float: right;margin-right: 25px;"><a class="nextd" href="appB_re_Traverse_config_Form.html" title="Traverse config Form">Traverse config Form</a></li></ul></nav></header>
<!-- End Buttons -->
<h5><center>Virtuoso Hierarchy Editor User Guide<br />Product Version IC23.1, August 2023</center></h5><div id="main-content" style="min-height: 50vh; margin-left: 5%; margin-right: 2%;"><a name="#firstpage"></a>

<a id="Filename:re_Reference_Verilog_Modules_Form" title="Reference Verilog Modules Form"></a><h2>
<a id="pgfId-1052351"></a><a id="41018"></a>Reference Verilog Modules Form</h2>

<p>
<a id="pgfId-1052986"></a>Use this form to reference a Verilog file for a cell, instance, or occurrence.</p>
<table class="webflareTable" id="#id1052945">
<tbody><tr>
<th class="webflareTh" colspan="1" rowspan="1">
<span class="tbl-head" id="#id1052947">
<a id="pgfId-1052947"></a>Field</span>
</th>
<th class="webflareTh" colspan="1" rowspan="1">
<span class="tbl-head" id="#id1052949">
<a id="pgfId-1052949"></a>Description</span>
</th>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1052951"></a><strong><em>From</em></strong> </p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1052953"></a>Specifies the source file of the Verilog modules.</p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1052955"></a><em>File</em></p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1052957"></a>Specifies the path to the file. </p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1052960"></a><em>Browse</em></p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1052962"></a>Selects the files one at a time.</p>
<p>
<a id="pgfId-1053208"></a>The Verilog file you select must have one of the following extensions: <code>.vams</code> or <code>.v</code> because most Cadence applications recognize only files with these extensions as Verilog files.</p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1052964"></a><strong><em>To</em></strong></p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1052966"></a>Specifies the destination files of the Verilog modules.</p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1052968"></a> <em>Library</em></p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1053010"></a>Selects the library in which you want to place the cellviews when the Verilog file is compiled. The cellviews are present in the implicit temporary directory, not in the master library. </p>
<p>
<a id="pgfId-1053011"></a>If the library is fixed by some other rules in the design data, you won&#8217;t be able to edit the <em>Library</em> field. For example, design data created by the Virtuoso schematic editor typically does not allow you to change the library. </p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1052973"></a><em>View</em></p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1052975"></a>Specifies a name for the Verilog view. You can choose any name; the default name is <code>module</code>. </p>
<p>
<a id="pgfId-1053037"></a>The view gets implemented later with the modules in the Verilog file by other applications in the flow. For example, in the design preparation step, AMS creates cellviews for the modules in the implicit temporary directory. </p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1052977"></a><em>Update library list</em></p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1053082"></a>Adds the specified library to the inherited library list of the cell, instance, or occurrence. If you select this option, the library is added as the first library in the inherited library list.</p>
<p>
<a id="pgfId-1053083"></a>If the library is already in the inherited library list, this field is grayed-out.</p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1052982"></a><em>Update view list</em></p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1053137"></a>Adds the specified views to the inherited view list for the cell, instance, or occurrence. If you select this option, the view is added as the first view in the inherited view list.</p>
<p>
<a id="pgfId-1053138"></a>If the view is already in the inherited view list, this field is grayed-out.</p>
</td>
</tr>
</tbody></table>

<h4><em>
<a id="pgfId-1053295"></a>Related topics</em></h4>

<p>
<a id="pgfId-1053340"></a><a href="chap3_tk_Using_Text_Files_in_Configuration.html#66728">Using Text Files in Configuration</a></p>
<p>
<a id="pgfId-1053299"></a><a href="chap3_tk_Using_Verilog_Files_in_Configuration.html#55803">Using Verilog Files in Configuration</a></p>
<p>
<a id="pgfId-1053315"></a><a href="appB_re_Populate_Library_with_Verilog_Modules_Form.html#83943">Populate Library with Verilog Modules Form</a></p>

<br /><a href="#pagetop">Return to top</a><br /></div>
<!-- Begin Buttons --><!-- End Buttons -->
<footer><nav class="navigation"><b><em><a href="appB_re_Populate_Library_with_Verilog_Modules_Form.html" id="prev" title="Populate Library with Verilog Modules Form">Populate Library with Verilog  ...</a></em></b><b><em><a href="appB_re_Traverse_config_Form.html" id="nex" title="Traverse config Form">Traverse config Form</a></em></b></nav><div>
            For further assistance, contact <a href="https://support.cadence.com">Cadence Online Support</a>. Copyright &#169; 2023, <a href="https://www.cadence.com">Cadence Design Systems, Inc.</a> All rights reserved. 
          </div></footer>
 

 <div id="cad_image_modal" style="background-color: rgba(0, 0, 0, 0.6);"><center id="cad_image_modal_center">&#160;â € </center><span style="margin-right:50px;margin-top:100px;font-weight:bold;font-size:20px;background:#e5e5e5;border:1px solid #e5e5e5;border-radius:25px;height:30px;width:20px;padding-left:6px;padding-top:2px;color: black;" onclick="document.querySelector('#cad_image_modal').classList.remove('opac');">X</span></div> 

</body></html>