{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1591807398395 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1591807398402 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 10 18:43:18 2020 " "Processing started: Wed Jun 10 18:43:18 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1591807398402 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591807398402 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off e_my_coffee_maker_FSM -c e_my_coffee_maker_FSM " "Command: quartus_map --read_settings_files=on --write_settings_files=off e_my_coffee_maker_FSM -c e_my_coffee_maker_FSM" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591807398402 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1591807402308 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1591807402308 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "e_my_coffee_maker_fsm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file e_my_coffee_maker_fsm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 e_my_coffee_maker_FSM-a_my_coffee_maker_FSM " "Found design unit 1: e_my_coffee_maker_FSM-a_my_coffee_maker_FSM" {  } { { "e_my_coffee_maker_FSM.vhd" "" { Text "C:/FPGA/FPGA_Excercises/07_Exercise_Sheet/07_Task_05/e_my_coffee_maker_FSM.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591807439511 ""} { "Info" "ISGN_ENTITY_NAME" "1 e_my_coffee_maker_FSM " "Found entity 1: e_my_coffee_maker_FSM" {  } { { "e_my_coffee_maker_FSM.vhd" "" { Text "C:/FPGA/FPGA_Excercises/07_Exercise_Sheet/07_Task_05/e_my_coffee_maker_FSM.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591807439511 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591807439511 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "e_modulo_counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file e_modulo_counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 e_modulo_counter-a_modulo_counter " "Found design unit 1: e_modulo_counter-a_modulo_counter" {  } { { "e_modulo_counter.vhd" "" { Text "C:/FPGA/FPGA_Excercises/07_Exercise_Sheet/07_Task_05/e_modulo_counter.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591807439524 ""} { "Info" "ISGN_ENTITY_NAME" "1 e_modulo_counter " "Found entity 1: e_modulo_counter" {  } { { "e_modulo_counter.vhd" "" { Text "C:/FPGA/FPGA_Excercises/07_Exercise_Sheet/07_Task_05/e_modulo_counter.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591807439524 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591807439524 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "e_my_coffee_maker_FSM " "Elaborating entity \"e_my_coffee_maker_FSM\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1591807439671 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "e_modulo_counter e_modulo_counter:I_count3 " "Elaborating entity \"e_modulo_counter\" for hierarchy \"e_modulo_counter:I_count3\"" {  } { { "e_my_coffee_maker_FSM.vhd" "I_count3" { Text "C:/FPGA/FPGA_Excercises/07_Exercise_Sheet/07_Task_05/e_my_coffee_maker_FSM.vhd" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591807439794 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "e_modulo_counter e_modulo_counter:I_count6 " "Elaborating entity \"e_modulo_counter\" for hierarchy \"e_modulo_counter:I_count6\"" {  } { { "e_my_coffee_maker_FSM.vhd" "I_count6" { Text "C:/FPGA/FPGA_Excercises/07_Exercise_Sheet/07_Task_05/e_my_coffee_maker_FSM.vhd" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591807439852 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "e_my_coffee_maker_FSM.vhd" "" { Text "C:/FPGA/FPGA_Excercises/07_Exercise_Sheet/07_Task_05/e_my_coffee_maker_FSM.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1591807441998 "|e_my_coffee_maker_FSM|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "e_my_coffee_maker_FSM.vhd" "" { Text "C:/FPGA/FPGA_Excercises/07_Exercise_Sheet/07_Task_05/e_my_coffee_maker_FSM.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1591807441998 "|e_my_coffee_maker_FSM|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "e_my_coffee_maker_FSM.vhd" "" { Text "C:/FPGA/FPGA_Excercises/07_Exercise_Sheet/07_Task_05/e_my_coffee_maker_FSM.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1591807441998 "|e_my_coffee_maker_FSM|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[1\] VCC " "Pin \"HEX0\[1\]\" is stuck at VCC" {  } { { "e_my_coffee_maker_FSM.vhd" "" { Text "C:/FPGA/FPGA_Excercises/07_Exercise_Sheet/07_Task_05/e_my_coffee_maker_FSM.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1591807441998 "|e_my_coffee_maker_FSM|HEX0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[2\] VCC " "Pin \"HEX5\[2\]\" is stuck at VCC" {  } { { "e_my_coffee_maker_FSM.vhd" "" { Text "C:/FPGA/FPGA_Excercises/07_Exercise_Sheet/07_Task_05/e_my_coffee_maker_FSM.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1591807441998 "|e_my_coffee_maker_FSM|HEX5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[1\] VCC " "Pin \"HEX5\[1\]\" is stuck at VCC" {  } { { "e_my_coffee_maker_FSM.vhd" "" { Text "C:/FPGA/FPGA_Excercises/07_Exercise_Sheet/07_Task_05/e_my_coffee_maker_FSM.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1591807441998 "|e_my_coffee_maker_FSM|HEX5[1]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1591807441998 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1591807442229 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1591807443593 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591807443593 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "184 " "Implemented 184 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1591807444077 ""} { "Info" "ICUT_CUT_TM_OPINS" "52 " "Implemented 52 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1591807444077 ""} { "Info" "ICUT_CUT_TM_LCELLS" "126 " "Implemented 126 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1591807444077 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1591807444077 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 8 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4879 " "Peak virtual memory: 4879 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1591807444219 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 10 18:44:04 2020 " "Processing ended: Wed Jun 10 18:44:04 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1591807444219 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:46 " "Elapsed time: 00:00:46" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1591807444219 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:50 " "Total CPU time (on all processors): 00:00:50" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1591807444219 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1591807444219 ""}
