// Seed: 2000799394
module module_0 ();
  assign id_1 = (1);
  wire id_2;
endmodule
module module_1 (
    input tri id_0,
    output tri1 id_1,
    input wor id_2,
    output wand id_3,
    output supply1 id_4,
    output wand id_5,
    output wire id_6
);
  assign id_5 = id_0;
  module_0();
endmodule
module module_2 (
    output wire id_0,
    output wand id_1,
    input tri0 id_2,
    input tri0 id_3,
    input supply0 id_4,
    input uwire id_5,
    output wire id_6,
    output wire id_7
);
  always @(1 == 1 or negedge id_3) begin
    id_7 = 1;
    id_6 = 1;
  end
  module_0();
endmodule
