Release 14.7 - par P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Thu Oct 16 11:57:14 2014

All signals are completely routed.

WARNING:ParHelpers:361 - There are 94 loadless signals in this design. This design will cause Bitgen to issue DRC
   warnings.

   DDR_rdc_Shift
   DDR_rdc_din<0>
   DDR_rdc_din<10>
   DDR_rdc_din<11>
   DDR_rdc_din<12>
   DDR_rdc_din<13>
   DDR_rdc_din<14>
   DDR_rdc_din<15>
   DDR_rdc_din<16>
   DDR_rdc_din<17>
   DDR_rdc_din<18>
   DDR_rdc_din<19>
   DDR_rdc_din<1>
   DDR_rdc_din<20>
   DDR_rdc_din<21>
   DDR_rdc_din<22>
   DDR_rdc_din<23>
   DDR_rdc_din<24>
   DDR_rdc_din<25>
   DDR_rdc_din<26>
   DDR_rdc_din<27>
   DDR_rdc_din<28>
   DDR_rdc_din<29>
   DDR_rdc_din<2>
   DDR_rdc_din<30>
   DDR_rdc_din<31>
   DDR_rdc_din<34>
   DDR_rdc_din<35>
   DDR_rdc_din<36>
   DDR_rdc_din<37>
   DDR_rdc_din<38>
   DDR_rdc_din<39>
   DDR_rdc_din<3>
   DDR_rdc_din<40>
   DDR_rdc_din<41>
   DDR_rdc_din<42>
   DDR_rdc_din<43>
   DDR_rdc_din<4>
   DDR_rdc_din<5>
   DDR_rdc_din<6>
   DDR_rdc_din<7>
   DDR_rdc_din<8>
   DDR_rdc_din<9>
   DDRs_ctrl_module/DDR_Ready_i
   theTlpControl/rx_Itf/Downstream_DMA_Engine/dsDMA_PA_Loaded<10>
   theTlpControl/rx_Itf/Downstream_DMA_Engine/dsDMA_PA_Loaded<11>
   theTlpControl/rx_Itf/Downstream_DMA_Engine/dsDMA_PA_Loaded<12>
   theTlpControl/rx_Itf/Downstream_DMA_Engine/dsDMA_PA_Loaded<13>
   theTlpControl/rx_Itf/Downstream_DMA_Engine/dsDMA_PA_Loaded<14>
   theTlpControl/rx_Itf/Downstream_DMA_Engine/dsDMA_PA_Loaded<15>
   theTlpControl/rx_Itf/Downstream_DMA_Engine/dsDMA_PA_Loaded<16>
   theTlpControl/rx_Itf/Downstream_DMA_Engine/dsDMA_PA_Loaded<17>
   theTlpControl/rx_Itf/Downstream_DMA_Engine/dsDMA_PA_Loaded<18>
   theTlpControl/rx_Itf/Downstream_DMA_Engine/dsDMA_PA_Loaded<19>
   theTlpControl/rx_Itf/Downstream_DMA_Engine/dsDMA_PA_Loaded<20>
   theTlpControl/rx_Itf/Downstream_DMA_Engine/dsDMA_PA_Loaded<21>
   theTlpControl/rx_Itf/Downstream_DMA_Engine/dsDMA_PA_Loaded<22>
   theTlpControl/rx_Itf/Downstream_DMA_Engine/dsDMA_PA_Loaded<23>
   theTlpControl/rx_Itf/Downstream_DMA_Engine/dsDMA_PA_Loaded<24>
   theTlpControl/rx_Itf/Downstream_DMA_Engine/dsDMA_PA_Loaded<25>
   theTlpControl/rx_Itf/Downstream_DMA_Engine/dsDMA_PA_Loaded<2>
   theTlpControl/rx_Itf/Downstream_DMA_Engine/dsDMA_PA_Loaded<3>
   theTlpControl/rx_Itf/Downstream_DMA_Engine/dsDMA_PA_Loaded<4>
   theTlpControl/rx_Itf/Downstream_DMA_Engine/dsDMA_PA_Loaded<5>
   theTlpControl/rx_Itf/Downstream_DMA_Engine/dsDMA_PA_Loaded<6>
   theTlpControl/rx_Itf/Downstream_DMA_Engine/dsDMA_PA_Loaded<7>
   theTlpControl/rx_Itf/Downstream_DMA_Engine/dsDMA_PA_Loaded<8>
   theTlpControl/rx_Itf/Downstream_DMA_Engine/dsDMA_PA_Loaded<9>
   v7_pcie_i/gt_top_i/pipe_wrapper_i/gt_do<11>
   v7_pcie_i/gt_top_i/pipe_wrapper_i/gt_do<27>
   v7_pcie_i/gt_top_i/pipe_wrapper_i/gt_do<43>
   v7_pcie_i/gt_top_i/pipe_wrapper_i/gt_do<59>
   v7_pcie_i/gt_top_i/pipe_wrapper_i/gt_rxsyncdone<0>
   v7_pcie_i/gt_top_i/pipe_wrapper_i/gt_rxsyncdone<1>
   v7_pcie_i/gt_top_i/pipe_wrapper_i/gt_rxsyncdone<2>
   v7_pcie_i/gt_top_i/pipe_wrapper_i/gt_rxsyncdone<3>
   v7_pcie_i/gt_top_i/pipe_wrapper_i/gt_txsyncdone<0>
   v7_pcie_i/gt_top_i/pipe_wrapper_i/gt_txsyncdone<1>
   v7_pcie_i/gt_top_i/pipe_wrapper_i/gt_txsyncdone<2>
   v7_pcie_i/gt_top_i/pipe_wrapper_i/gt_txsyncdone<3>
   v7_pcie_i/gt_top_i/pipe_wrapper_i/rxdlysresetdone<0>
   v7_pcie_i/gt_top_i/pipe_wrapper_i/rxphaligndone_s<0>
   v7_pcie_i/gt_top_i/pipe_wrapper_i/user_rxcdrlock<0>
   v7_pcie_i/gt_top_i/pipe_wrapper_i/user_rxcdrlock<1>
   v7_pcie_i/gt_top_i/pipe_wrapper_i/user_rxcdrlock<2>
   v7_pcie_i/gt_top_i/pipe_wrapper_i/user_rxcdrlock<3>
   v7_pcie_i/pcie_top_i/pcie_7x_i/mim_rx_raddr<11>
   v7_pcie_i/pcie_top_i/pcie_7x_i/mim_rx_raddr<12>
   v7_pcie_i/pcie_top_i/pcie_7x_i/mim_rx_waddr<11>
   v7_pcie_i/pcie_top_i/pcie_7x_i/mim_rx_waddr<12>
   v7_pcie_i/pcie_top_i/pcie_7x_i/mim_tx_raddr<11>
   v7_pcie_i/pcie_top_i/pcie_7x_i/mim_tx_raddr<12>
   v7_pcie_i/pcie_top_i/pcie_7x_i/mim_tx_waddr<11>
   v7_pcie_i/pcie_top_i/pcie_7x_i/mim_tx_waddr<12>


