// Seed: 2264725988
module module_0 ();
  assign module_1.id_2 = 0;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  output wire id_7;
  output wire id_6;
  inout wire id_5;
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  module_0 modCall_1 ();
  id_8 :
  assert property (@(1 or posedge id_1) 1)
  else;
  always
  fork : SymbolIdentifier
    id_2 <= 1'b0;
    if (1) begin : LABEL_0
      id_1 <= id_3;
    end else @(posedge 1'b0) id_6 <= 1;
  join : SymbolIdentifier
  assign id_8 = 1'b0;
endmodule
