{"vcs1":{"timestamp_begin":1685717761.289156522, "rt":1.66, "ut":0.22, "st":0.20}}
{"vcselab":{"timestamp_begin":1685717763.187865353, "rt":1.62, "ut":0.28, "st":0.05}}
{"link":{"timestamp_begin":1685717764.987054879, "rt":1.10, "ut":0.28, "st":0.20}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1685717760.034747596}
{"VCS_COMP_START_TIME": 1685717760.034747596}
{"VCS_COMP_END_TIME": 1685717768.191511694}
{"VCS_USER_OPTIONS": "testbench.v SRAM.v -full64 -R -debug_access+all +v2k +neg_tchk"}
{"vcs1": {"peak_mem": 347008}}
{"stitch_vcselab": {"peak_mem": 230448}}
