

================================================================
== Vitis HLS Report for 'ode_fpga'
================================================================
* Date:           Mon Jun 26 11:08:20 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        rk45_vitis
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+-----------+------------+
    |  Clock |  Target | Estimated | Uncertainty|
    +--------+---------+-----------+------------+
    |ap_clk  |  0.10 us|  60.064 ns|    27.00 ns|
    +--------+---------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+------+------+---------+
    |  Latency (cycles) |  Latency (absolute) |   Interval  | Pipeline|
    |   min   |   max   |    min   |    max   |  min |  max |   Type  |
    +---------+---------+----------+----------+------+------+---------+
    |     1293|     1293|  0.129 ms|  0.129 ms|  1293|  1293|       no|
    +---------+---------+----------+----------+------+------+---------+

    + Detail: 
        * Instance: 
        +--------------------------------+---------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |                                |                     |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
        |            Instance            |        Module       |   min   |   max   |    min    |    max    | min | max |   Type  |
        +--------------------------------+---------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |grp_vel_der_fu_210              |vel_der              |      415|      415|  41.500 us|  41.500 us|  415|  415|       no|
        |grp_ode_fpga_Pipeline_1_fu_222  |ode_fpga_Pipeline_1  |        5|        5|   0.500 us|   0.500 us|    5|    5|       no|
        |grp_ode_fpga_Pipeline_2_fu_232  |ode_fpga_Pipeline_2  |        5|        5|   0.500 us|   0.500 us|    5|    5|       no|
        +--------------------------------+---------------------+---------+---------+-----------+-----------+-----+-----+---------+

        * Loop: 
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1          |        6|        6|         2|          -|          -|     3|        no|
        |- Loop 2          |        6|        6|         2|          -|          -|     3|        no|
        |- Loop 3          |        6|        6|         2|          -|          -|     3|        no|
        |- Loop 4          |        6|        6|         2|          -|          -|     3|        no|
        |- update_vel_pos  |     1251|     1251|       417|          -|          -|     3|        no|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 14
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 4 
3 --> 2 
4 --> 5 6 
5 --> 4 
6 --> 7 8 
7 --> 6 
8 --> 9 10 
9 --> 8 
10 --> 11 12 
11 --> 10 
12 --> 13 
13 --> 14 
14 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.94>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%loop_index29_t = alloca i32 1"   --->   Operation 15 'alloca' 'loop_index29_t' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%r_in_V_2 = alloca i32 1"   --->   Operation 16 'alloca' 'r_in_V_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%r_in_V_2_1 = alloca i32 1"   --->   Operation 17 'alloca' 'r_in_V_2_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%r_in_V_2_2 = alloca i32 1"   --->   Operation 18 'alloca' 'r_in_V_2_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%mu_V_read_2 = read i85 @_ssdm_op_Read.ap_auto.i85, i85 %mu_V_read"   --->   Operation 19 'read' 'mu_V_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%in_offset_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %in_offset"   --->   Operation 20 'read' 'in_offset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%out_offset_read = read i3 @_ssdm_op_Read.ap_auto.i3, i3 %out_offset"   --->   Operation 21 'read' 'out_offset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i12.i3, i12 %in_offset_read, i3 0"   --->   Operation 22 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%tmp_14 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i12.i1, i12 %in_offset_read, i1 0"   --->   Operation 23 'bitconcatenate' 'tmp_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%tmp_53_cast = zext i13 %tmp_14"   --->   Operation 24 'zext' 'tmp_53_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (1.94ns)   --->   "%empty = sub i15 %tmp_s, i15 %tmp_53_cast"   --->   Operation 25 'sub' 'empty' <Predicate = true> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%tmp_15 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %out_offset_read, i3 0"   --->   Operation 26 'bitconcatenate' 'tmp_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%tmp_16 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i3.i1, i3 %out_offset_read, i1 0"   --->   Operation 27 'bitconcatenate' 'tmp_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%tmp_55_cast = zext i4 %tmp_16"   --->   Operation 28 'zext' 'tmp_55_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (1.82ns)   --->   "%empty_74 = sub i6 %tmp_15, i6 %tmp_55_cast"   --->   Operation 29 'sub' 'empty_74' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (1.58ns)   --->   "%store_ln57 = store i2 0, i2 %loop_index29_t" [src/runge_kutta_45.cpp:57]   --->   Operation 30 'store' 'store_ln57' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%br_ln57 = br void %load-store-loop28" [src/runge_kutta_45.cpp:57]   --->   Operation 31 'br' 'br_ln57' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 5.19>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%loop_index29_t_load = load i2 %loop_index29_t"   --->   Operation 32 'load' 'loop_index29_t_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%loop_index29_t_cast5 = zext i2 %loop_index29_t_load"   --->   Operation 33 'zext' 'loop_index29_t_cast5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (1.94ns)   --->   "%empty_75 = add i15 %empty, i15 %loop_index29_t_cast5"   --->   Operation 34 'add' 'empty_75' <Predicate = true> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%p_cast = zext i15 %empty_75"   --->   Operation 35 'zext' 'p_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%in_addr = getelementptr i85 %in_r, i64 0, i64 %p_cast"   --->   Operation 36 'getelementptr' 'in_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.95ns)   --->   "%exitcond116 = icmp_eq  i2 %loop_index29_t_load, i2 3"   --->   Operation 37 'icmp' 'exitcond116' <Predicate = true> <Delay = 0.95> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 3, i64 3, i64 3"   --->   Operation 38 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (1.56ns)   --->   "%empty_76 = add i2 %loop_index29_t_load, i2 1"   --->   Operation 39 'add' 'empty_76' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %exitcond116, void %load-store-loop28.split, void %load-store-loop25.preheader"   --->   Operation 40 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [2/2] (3.25ns)   --->   "%r_in_V_0 = load i15 %in_addr"   --->   Operation 41 'load' 'r_in_V_0' <Predicate = (!exitcond116)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 85> <Depth = 24576> <RAM>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%loop_index26_t = alloca i32 1"   --->   Operation 42 'alloca' 'loop_index26_t' <Predicate = (exitcond116)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%v_in_V_2 = alloca i32 1"   --->   Operation 43 'alloca' 'v_in_V_2' <Predicate = (exitcond116)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%v_in_V_2_1 = alloca i32 1"   --->   Operation 44 'alloca' 'v_in_V_2_1' <Predicate = (exitcond116)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%v_in_V_2_2 = alloca i32 1"   --->   Operation 45 'alloca' 'v_in_V_2_2' <Predicate = (exitcond116)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (1.58ns)   --->   "%store_ln0 = store i2 0, i2 %loop_index26_t"   --->   Operation 46 'store' 'store_ln0' <Predicate = (exitcond116)> <Delay = 1.58>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%br_ln0 = br void %load-store-loop25"   --->   Operation 47 'br' 'br_ln0' <Predicate = (exitcond116)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.25>
ST_3 : Operation 48 [1/2] (3.25ns)   --->   "%r_in_V_0 = load i15 %in_addr"   --->   Operation 48 'load' 'r_in_V_0' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 85> <Depth = 24576> <RAM>
ST_3 : Operation 49 [1/1] (0.95ns)   --->   "%switch_ln0 = switch i2 %loop_index29_t_load, void %branch2, i2 0, void %load-store-loop28.split.load-store-loop28.split13_crit_edge, i2 1, void %branch1"   --->   Operation 49 'switch' 'switch_ln0' <Predicate = true> <Delay = 0.95>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%store_ln0 = store i85 %r_in_V_0, i85 %r_in_V_2_1"   --->   Operation 50 'store' 'store_ln0' <Predicate = (loop_index29_t_load == 1)> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%br_ln0 = br void %load-store-loop28.split13"   --->   Operation 51 'br' 'br_ln0' <Predicate = (loop_index29_t_load == 1)> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%store_ln0 = store i85 %r_in_V_0, i85 %r_in_V_2"   --->   Operation 52 'store' 'store_ln0' <Predicate = (loop_index29_t_load == 0)> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%br_ln0 = br void %load-store-loop28.split13"   --->   Operation 53 'br' 'br_ln0' <Predicate = (loop_index29_t_load == 0)> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%store_ln0 = store i85 %r_in_V_0, i85 %r_in_V_2_2"   --->   Operation 54 'store' 'store_ln0' <Predicate = (loop_index29_t_load != 0 & loop_index29_t_load != 1)> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%br_ln0 = br void %load-store-loop28.split13"   --->   Operation 55 'br' 'br_ln0' <Predicate = (loop_index29_t_load != 0 & loop_index29_t_load != 1)> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (1.58ns)   --->   "%store_ln0 = store i2 %empty_76, i2 %loop_index29_t"   --->   Operation 56 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%br_ln0 = br void %load-store-loop28"   --->   Operation 57 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 4 <SV = 2> <Delay = 6.84>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "%loop_index26_t_load = load i2 %loop_index26_t"   --->   Operation 58 'load' 'loop_index26_t_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "%loop_index26_cast = zext i2 %loop_index26_t_load"   --->   Operation 59 'zext' 'loop_index26_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 60 [1/1] (0.95ns)   --->   "%exitcond105 = icmp_eq  i2 %loop_index26_t_load, i2 3"   --->   Operation 60 'icmp' 'exitcond105' <Predicate = true> <Delay = 0.95> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 3, i64 3, i64 3"   --->   Operation 61 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 62 [1/1] (1.56ns)   --->   "%empty_77 = add i2 %loop_index26_t_load, i2 1"   --->   Operation 62 'add' 'empty_77' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 63 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %exitcond105, void %load-store-loop25.split, void %load-store-loop22.preheader"   --->   Operation 63 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 64 [1/1] (1.65ns)   --->   "%add_ptr_sum = add i3 %loop_index26_cast, i3 3"   --->   Operation 64 'add' 'add_ptr_sum' <Predicate = (!exitcond105)> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 65 [1/1] (0.00ns)   --->   "%add_ptr_sum_cast6 = zext i3 %add_ptr_sum"   --->   Operation 65 'zext' 'add_ptr_sum_cast6' <Predicate = (!exitcond105)> <Delay = 0.00>
ST_4 : Operation 66 [1/1] (1.94ns)   --->   "%empty_78 = add i15 %empty, i15 %add_ptr_sum_cast6"   --->   Operation 66 'add' 'empty_78' <Predicate = (!exitcond105)> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 67 [1/1] (0.00ns)   --->   "%p_cast7 = zext i15 %empty_78"   --->   Operation 67 'zext' 'p_cast7' <Predicate = (!exitcond105)> <Delay = 0.00>
ST_4 : Operation 68 [1/1] (0.00ns)   --->   "%in_addr_1 = getelementptr i85 %in_r, i64 0, i64 %p_cast7"   --->   Operation 68 'getelementptr' 'in_addr_1' <Predicate = (!exitcond105)> <Delay = 0.00>
ST_4 : Operation 69 [2/2] (3.25ns)   --->   "%v_in_V_0 = load i15 %in_addr_1"   --->   Operation 69 'load' 'v_in_V_0' <Predicate = (!exitcond105)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 85> <Depth = 24576> <RAM>
ST_4 : Operation 70 [1/1] (0.00ns)   --->   "%loop_index23_t = alloca i32 1"   --->   Operation 70 'alloca' 'loop_index23_t' <Predicate = (exitcond105)> <Delay = 0.00>
ST_4 : Operation 71 [1/1] (0.00ns)   --->   "%cr_V_2 = alloca i32 1"   --->   Operation 71 'alloca' 'cr_V_2' <Predicate = (exitcond105)> <Delay = 0.00>
ST_4 : Operation 72 [1/1] (0.00ns)   --->   "%cr_V_2_1 = alloca i32 1"   --->   Operation 72 'alloca' 'cr_V_2_1' <Predicate = (exitcond105)> <Delay = 0.00>
ST_4 : Operation 73 [1/1] (0.00ns)   --->   "%cr_V_2_2 = alloca i32 1"   --->   Operation 73 'alloca' 'cr_V_2_2' <Predicate = (exitcond105)> <Delay = 0.00>
ST_4 : Operation 74 [1/1] (1.58ns)   --->   "%store_ln0 = store i2 0, i2 %loop_index23_t"   --->   Operation 74 'store' 'store_ln0' <Predicate = (exitcond105)> <Delay = 1.58>
ST_4 : Operation 75 [1/1] (0.00ns)   --->   "%br_ln0 = br void %load-store-loop22"   --->   Operation 75 'br' 'br_ln0' <Predicate = (exitcond105)> <Delay = 0.00>

State 5 <SV = 3> <Delay = 3.25>
ST_5 : Operation 76 [1/2] (3.25ns)   --->   "%v_in_V_0 = load i15 %in_addr_1"   --->   Operation 76 'load' 'v_in_V_0' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 85> <Depth = 24576> <RAM>
ST_5 : Operation 77 [1/1] (0.95ns)   --->   "%switch_ln0 = switch i2 %loop_index26_t_load, void %branch5, i2 0, void %load-store-loop25.split.load-store-loop25.split20_crit_edge, i2 1, void %branch4"   --->   Operation 77 'switch' 'switch_ln0' <Predicate = true> <Delay = 0.95>
ST_5 : Operation 78 [1/1] (0.00ns)   --->   "%store_ln0 = store i85 %v_in_V_0, i85 %v_in_V_2_1"   --->   Operation 78 'store' 'store_ln0' <Predicate = (loop_index26_t_load == 1)> <Delay = 0.00>
ST_5 : Operation 79 [1/1] (0.00ns)   --->   "%br_ln0 = br void %load-store-loop25.split20"   --->   Operation 79 'br' 'br_ln0' <Predicate = (loop_index26_t_load == 1)> <Delay = 0.00>
ST_5 : Operation 80 [1/1] (0.00ns)   --->   "%store_ln0 = store i85 %v_in_V_0, i85 %v_in_V_2"   --->   Operation 80 'store' 'store_ln0' <Predicate = (loop_index26_t_load == 0)> <Delay = 0.00>
ST_5 : Operation 81 [1/1] (0.00ns)   --->   "%br_ln0 = br void %load-store-loop25.split20"   --->   Operation 81 'br' 'br_ln0' <Predicate = (loop_index26_t_load == 0)> <Delay = 0.00>
ST_5 : Operation 82 [1/1] (0.00ns)   --->   "%store_ln0 = store i85 %v_in_V_0, i85 %v_in_V_2_2"   --->   Operation 82 'store' 'store_ln0' <Predicate = (loop_index26_t_load != 0 & loop_index26_t_load != 1)> <Delay = 0.00>
ST_5 : Operation 83 [1/1] (0.00ns)   --->   "%br_ln0 = br void %load-store-loop25.split20"   --->   Operation 83 'br' 'br_ln0' <Predicate = (loop_index26_t_load != 0 & loop_index26_t_load != 1)> <Delay = 0.00>
ST_5 : Operation 84 [1/1] (1.58ns)   --->   "%store_ln0 = store i2 %empty_77, i2 %loop_index26_t"   --->   Operation 84 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_5 : Operation 85 [1/1] (0.00ns)   --->   "%br_ln0 = br void %load-store-loop25"   --->   Operation 85 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 6 <SV = 3> <Delay = 2.54>
ST_6 : Operation 86 [1/1] (0.00ns)   --->   "%loop_index23_t_load = load i2 %loop_index23_t"   --->   Operation 86 'load' 'loop_index23_t_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 87 [1/1] (0.00ns)   --->   "%loop_index23_t_cast = zext i2 %loop_index23_t_load"   --->   Operation 87 'zext' 'loop_index23_t_cast' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 88 [1/1] (0.95ns)   --->   "%exitcond94 = icmp_eq  i2 %loop_index23_t_load, i2 3"   --->   Operation 88 'icmp' 'exitcond94' <Predicate = true> <Delay = 0.95> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 89 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 3, i64 3, i64 3"   --->   Operation 89 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 90 [1/1] (1.56ns)   --->   "%empty_79 = add i2 %loop_index23_t_load, i2 1"   --->   Operation 90 'add' 'empty_79' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 91 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %exitcond94, void %load-store-loop22.split, void %load-store-loop19.preheader"   --->   Operation 91 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 92 [1/1] (0.00ns)   --->   "%c_addr = getelementptr i85 %c, i64 0, i64 %loop_index23_t_cast"   --->   Operation 92 'getelementptr' 'c_addr' <Predicate = (!exitcond94)> <Delay = 0.00>
ST_6 : Operation 93 [2/2] (2.31ns)   --->   "%cr_V_0 = load i3 %c_addr"   --->   Operation 93 'load' 'cr_V_0' <Predicate = (!exitcond94)> <Delay = 2.31> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.31> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 85> <Depth = 6> <RAM>
ST_6 : Operation 94 [1/1] (0.00ns)   --->   "%loop_index20_t = alloca i32 1"   --->   Operation 94 'alloca' 'loop_index20_t' <Predicate = (exitcond94)> <Delay = 0.00>
ST_6 : Operation 95 [1/1] (0.00ns)   --->   "%cv_V_2 = alloca i32 1"   --->   Operation 95 'alloca' 'cv_V_2' <Predicate = (exitcond94)> <Delay = 0.00>
ST_6 : Operation 96 [1/1] (0.00ns)   --->   "%cv_V_2_1 = alloca i32 1"   --->   Operation 96 'alloca' 'cv_V_2_1' <Predicate = (exitcond94)> <Delay = 0.00>
ST_6 : Operation 97 [1/1] (0.00ns)   --->   "%cv_V_2_2 = alloca i32 1"   --->   Operation 97 'alloca' 'cv_V_2_2' <Predicate = (exitcond94)> <Delay = 0.00>
ST_6 : Operation 98 [1/1] (1.58ns)   --->   "%store_ln0 = store i2 0, i2 %loop_index20_t"   --->   Operation 98 'store' 'store_ln0' <Predicate = (exitcond94)> <Delay = 1.58>
ST_6 : Operation 99 [1/1] (0.00ns)   --->   "%br_ln0 = br void %load-store-loop19"   --->   Operation 99 'br' 'br_ln0' <Predicate = (exitcond94)> <Delay = 0.00>

State 7 <SV = 4> <Delay = 2.31>
ST_7 : Operation 100 [1/2] (2.31ns)   --->   "%cr_V_0 = load i3 %c_addr"   --->   Operation 100 'load' 'cr_V_0' <Predicate = true> <Delay = 2.31> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.31> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 85> <Depth = 6> <RAM>
ST_7 : Operation 101 [1/1] (0.95ns)   --->   "%switch_ln0 = switch i2 %loop_index23_t_load, void %branch14, i2 0, void %load-store-loop22.split.load-store-loop22.split40_crit_edge, i2 1, void %branch13"   --->   Operation 101 'switch' 'switch_ln0' <Predicate = true> <Delay = 0.95>
ST_7 : Operation 102 [1/1] (0.00ns)   --->   "%store_ln0 = store i85 %cr_V_0, i85 %cr_V_2_1"   --->   Operation 102 'store' 'store_ln0' <Predicate = (loop_index23_t_load == 1)> <Delay = 0.00>
ST_7 : Operation 103 [1/1] (0.00ns)   --->   "%br_ln0 = br void %load-store-loop22.split40"   --->   Operation 103 'br' 'br_ln0' <Predicate = (loop_index23_t_load == 1)> <Delay = 0.00>
ST_7 : Operation 104 [1/1] (0.00ns)   --->   "%store_ln0 = store i85 %cr_V_0, i85 %cr_V_2"   --->   Operation 104 'store' 'store_ln0' <Predicate = (loop_index23_t_load == 0)> <Delay = 0.00>
ST_7 : Operation 105 [1/1] (0.00ns)   --->   "%br_ln0 = br void %load-store-loop22.split40"   --->   Operation 105 'br' 'br_ln0' <Predicate = (loop_index23_t_load == 0)> <Delay = 0.00>
ST_7 : Operation 106 [1/1] (0.00ns)   --->   "%store_ln0 = store i85 %cr_V_0, i85 %cr_V_2_2"   --->   Operation 106 'store' 'store_ln0' <Predicate = (loop_index23_t_load != 0 & loop_index23_t_load != 1)> <Delay = 0.00>
ST_7 : Operation 107 [1/1] (0.00ns)   --->   "%br_ln0 = br void %load-store-loop22.split40"   --->   Operation 107 'br' 'br_ln0' <Predicate = (loop_index23_t_load != 0 & loop_index23_t_load != 1)> <Delay = 0.00>
ST_7 : Operation 108 [1/1] (1.58ns)   --->   "%store_ln0 = store i2 %empty_79, i2 %loop_index23_t"   --->   Operation 108 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_7 : Operation 109 [1/1] (0.00ns)   --->   "%br_ln0 = br void %load-store-loop22"   --->   Operation 109 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 8 <SV = 4> <Delay = 3.96>
ST_8 : Operation 110 [1/1] (0.00ns)   --->   "%loop_index20_t_load = load i2 %loop_index20_t"   --->   Operation 110 'load' 'loop_index20_t_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 111 [1/1] (0.00ns)   --->   "%loop_index20_cast = zext i2 %loop_index20_t_load"   --->   Operation 111 'zext' 'loop_index20_cast' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 112 [1/1] (0.95ns)   --->   "%exitcond83 = icmp_eq  i2 %loop_index20_t_load, i2 3"   --->   Operation 112 'icmp' 'exitcond83' <Predicate = true> <Delay = 0.95> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 113 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 3, i64 3, i64 3"   --->   Operation 113 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 114 [1/1] (1.56ns)   --->   "%empty_80 = add i2 %loop_index20_t_load, i2 1"   --->   Operation 114 'add' 'empty_80' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 115 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %exitcond83, void %load-store-loop19.split, void %for.cond.preheader"   --->   Operation 115 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 116 [1/1] (1.65ns)   --->   "%sum2 = add i3 %loop_index20_cast, i3 3"   --->   Operation 116 'add' 'sum2' <Predicate = (!exitcond83)> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 117 [1/1] (0.00ns)   --->   "%sum2_cast = zext i3 %sum2"   --->   Operation 117 'zext' 'sum2_cast' <Predicate = (!exitcond83)> <Delay = 0.00>
ST_8 : Operation 118 [1/1] (0.00ns)   --->   "%c_addr_1 = getelementptr i85 %c, i64 0, i64 %sum2_cast"   --->   Operation 118 'getelementptr' 'c_addr_1' <Predicate = (!exitcond83)> <Delay = 0.00>
ST_8 : Operation 119 [2/2] (2.31ns)   --->   "%cv_V_0 = load i3 %c_addr_1"   --->   Operation 119 'load' 'cv_V_0' <Predicate = (!exitcond83)> <Delay = 2.31> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.31> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 85> <Depth = 6> <RAM>
ST_8 : Operation 120 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 120 'alloca' 'i' <Predicate = (exitcond83)> <Delay = 0.00>
ST_8 : Operation 121 [1/1] (0.00ns)   --->   "%dr_dt_V_2 = alloca i32 1"   --->   Operation 121 'alloca' 'dr_dt_V_2' <Predicate = (exitcond83)> <Delay = 0.00>
ST_8 : Operation 122 [1/1] (0.00ns)   --->   "%dr_dt_V_2_1 = alloca i32 1"   --->   Operation 122 'alloca' 'dr_dt_V_2_1' <Predicate = (exitcond83)> <Delay = 0.00>
ST_8 : Operation 123 [1/1] (0.00ns)   --->   "%dr_dt_V_2_2 = alloca i32 1"   --->   Operation 123 'alloca' 'dr_dt_V_2_2' <Predicate = (exitcond83)> <Delay = 0.00>
ST_8 : Operation 124 [1/1] (0.00ns)   --->   "%dv_dt_V_2 = alloca i32 1"   --->   Operation 124 'alloca' 'dv_dt_V_2' <Predicate = (exitcond83)> <Delay = 0.00>
ST_8 : Operation 125 [1/1] (0.00ns)   --->   "%dv_dt_V_2_1 = alloca i32 1"   --->   Operation 125 'alloca' 'dv_dt_V_2_1' <Predicate = (exitcond83)> <Delay = 0.00>
ST_8 : Operation 126 [1/1] (0.00ns)   --->   "%dv_dt_V_2_2 = alloca i32 1"   --->   Operation 126 'alloca' 'dv_dt_V_2_2' <Predicate = (exitcond83)> <Delay = 0.00>
ST_8 : Operation 127 [1/1] (1.58ns)   --->   "%store_ln63 = store i2 0, i2 %i" [src/runge_kutta_45.cpp:63]   --->   Operation 127 'store' 'store_ln63' <Predicate = (exitcond83)> <Delay = 1.58>
ST_8 : Operation 128 [1/1] (0.00ns)   --->   "%br_ln63 = br void %for.cond" [src/runge_kutta_45.cpp:63]   --->   Operation 128 'br' 'br_ln63' <Predicate = (exitcond83)> <Delay = 0.00>

State 9 <SV = 5> <Delay = 2.31>
ST_9 : Operation 129 [1/2] (2.31ns)   --->   "%cv_V_0 = load i3 %c_addr_1"   --->   Operation 129 'load' 'cv_V_0' <Predicate = true> <Delay = 2.31> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.31> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 85> <Depth = 6> <RAM>
ST_9 : Operation 130 [1/1] (0.95ns)   --->   "%switch_ln0 = switch i2 %loop_index20_t_load, void %branch17, i2 0, void %load-store-loop19.split.load-store-loop19.split48_crit_edge, i2 1, void %branch16"   --->   Operation 130 'switch' 'switch_ln0' <Predicate = true> <Delay = 0.95>
ST_9 : Operation 131 [1/1] (0.00ns)   --->   "%store_ln0 = store i85 %cv_V_0, i85 %cv_V_2_1"   --->   Operation 131 'store' 'store_ln0' <Predicate = (loop_index20_t_load == 1)> <Delay = 0.00>
ST_9 : Operation 132 [1/1] (0.00ns)   --->   "%br_ln0 = br void %load-store-loop19.split48"   --->   Operation 132 'br' 'br_ln0' <Predicate = (loop_index20_t_load == 1)> <Delay = 0.00>
ST_9 : Operation 133 [1/1] (0.00ns)   --->   "%store_ln0 = store i85 %cv_V_0, i85 %cv_V_2"   --->   Operation 133 'store' 'store_ln0' <Predicate = (loop_index20_t_load == 0)> <Delay = 0.00>
ST_9 : Operation 134 [1/1] (0.00ns)   --->   "%br_ln0 = br void %load-store-loop19.split48"   --->   Operation 134 'br' 'br_ln0' <Predicate = (loop_index20_t_load == 0)> <Delay = 0.00>
ST_9 : Operation 135 [1/1] (0.00ns)   --->   "%store_ln0 = store i85 %cv_V_0, i85 %cv_V_2_2"   --->   Operation 135 'store' 'store_ln0' <Predicate = (loop_index20_t_load != 0 & loop_index20_t_load != 1)> <Delay = 0.00>
ST_9 : Operation 136 [1/1] (0.00ns)   --->   "%br_ln0 = br void %load-store-loop19.split48"   --->   Operation 136 'br' 'br_ln0' <Predicate = (loop_index20_t_load != 0 & loop_index20_t_load != 1)> <Delay = 0.00>
ST_9 : Operation 137 [1/1] (1.58ns)   --->   "%store_ln0 = store i2 %empty_80, i2 %loop_index20_t"   --->   Operation 137 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_9 : Operation 138 [1/1] (0.00ns)   --->   "%br_ln0 = br void %load-store-loop19"   --->   Operation 138 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 10 <SV = 5> <Delay = 6.78>
ST_10 : Operation 139 [1/1] (0.00ns)   --->   "%i_9 = load i2 %i" [src/runge_kutta_45.cpp:63]   --->   Operation 139 'load' 'i_9' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 140 [1/1] (0.95ns)   --->   "%icmp_ln63 = icmp_eq  i2 %i_9, i2 3" [src/runge_kutta_45.cpp:63]   --->   Operation 140 'icmp' 'icmp_ln63' <Predicate = true> <Delay = 0.95> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 141 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 3, i64 3, i64 3"   --->   Operation 141 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 142 [1/1] (1.56ns)   --->   "%i_10 = add i2 %i_9, i2 1" [src/runge_kutta_45.cpp:63]   --->   Operation 142 'add' 'i_10' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 143 [1/1] (0.00ns)   --->   "%br_ln63 = br i1 %icmp_ln63, void %update_pos, void %load-store-loop16.preheader" [src/runge_kutta_45.cpp:63]   --->   Operation 143 'br' 'br_ln63' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 144 [1/1] (0.00ns)   --->   "%cr_V_2_load = load i85 %cr_V_2" [src/runge_kutta_45.cpp:65]   --->   Operation 144 'load' 'cr_V_2_load' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_10 : Operation 145 [1/1] (0.00ns)   --->   "%cr_V_2_1_load = load i85 %cr_V_2_1" [src/runge_kutta_45.cpp:65]   --->   Operation 145 'load' 'cr_V_2_1_load' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_10 : Operation 146 [1/1] (0.00ns)   --->   "%cr_V_2_2_load = load i85 %cr_V_2_2" [src/runge_kutta_45.cpp:65]   --->   Operation 146 'load' 'cr_V_2_2_load' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_10 : Operation 147 [1/1] (0.00ns)   --->   "%r_in_V_2_load = load i85 %r_in_V_2" [src/runge_kutta_45.cpp:65]   --->   Operation 147 'load' 'r_in_V_2_load' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_10 : Operation 148 [1/1] (0.00ns)   --->   "%r_in_V_2_1_load = load i85 %r_in_V_2_1" [src/runge_kutta_45.cpp:65]   --->   Operation 148 'load' 'r_in_V_2_1_load' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_10 : Operation 149 [1/1] (0.00ns)   --->   "%r_in_V_2_2_load = load i85 %r_in_V_2_2" [src/runge_kutta_45.cpp:65]   --->   Operation 149 'load' 'r_in_V_2_2_load' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_10 : Operation 150 [2/2] (5.82ns)   --->   "%dv_dt_V_0 = call i85 @vel_der, i85 %r_in_V_2_load, i85 %r_in_V_2_1_load, i85 %r_in_V_2_2_load, i2 %i_9, i85 %mu_V_read_2, i85 %cr_V_2_load, i85 %cr_V_2_1_load, i85 %cr_V_2_2_load" [src/runge_kutta_45.cpp:65]   --->   Operation 150 'call' 'dv_dt_V_0' <Predicate = (!icmp_ln63)> <Delay = 5.82> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 151 [1/1] (0.00ns)   --->   "%dr_dt_V_2_load = load i85 %dr_dt_V_2"   --->   Operation 151 'load' 'dr_dt_V_2_load' <Predicate = (icmp_ln63)> <Delay = 0.00>
ST_10 : Operation 152 [1/1] (0.00ns)   --->   "%dr_dt_V_2_1_load = load i85 %dr_dt_V_2_1"   --->   Operation 152 'load' 'dr_dt_V_2_1_load' <Predicate = (icmp_ln63)> <Delay = 0.00>
ST_10 : Operation 153 [1/1] (0.00ns)   --->   "%dr_dt_V_2_2_load = load i85 %dr_dt_V_2_2"   --->   Operation 153 'load' 'dr_dt_V_2_2_load' <Predicate = (icmp_ln63)> <Delay = 0.00>
ST_10 : Operation 154 [2/2] (5.07ns)   --->   "%call_ln0 = call void @ode_fpga_Pipeline_1, i6 %empty_74, i85 %out_r, i85 %dr_dt_V_2_load, i85 %dr_dt_V_2_1_load, i85 %dr_dt_V_2_2_load"   --->   Operation 154 'call' 'call_ln0' <Predicate = (icmp_ln63)> <Delay = 5.07> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 6> <Delay = 60.0>
ST_11 : Operation 155 [1/1] (0.00ns)   --->   "%cv_V_2_load = load i85 %cv_V_2"   --->   Operation 155 'load' 'cv_V_2_load' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 156 [1/1] (0.00ns)   --->   "%cv_V_2_1_load = load i85 %cv_V_2_1"   --->   Operation 156 'load' 'cv_V_2_1_load' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 157 [1/1] (0.00ns)   --->   "%cv_V_2_2_load = load i85 %cv_V_2_2"   --->   Operation 157 'load' 'cv_V_2_2_load' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 158 [1/1] (0.00ns)   --->   "%v_in_V_2_load = load i85 %v_in_V_2"   --->   Operation 158 'load' 'v_in_V_2_load' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 159 [1/1] (0.00ns)   --->   "%v_in_V_2_1_load = load i85 %v_in_V_2_1"   --->   Operation 159 'load' 'v_in_V_2_1_load' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 160 [1/1] (0.00ns)   --->   "%v_in_V_2_2_load = load i85 %v_in_V_2_2"   --->   Operation 160 'load' 'v_in_V_2_2_load' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 161 [1/1] (0.00ns)   --->   "%specloopname_ln1393 = specloopname void @_ssdm_op_SpecLoopName, void @empty_31"   --->   Operation 161 'specloopname' 'specloopname_ln1393' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 162 [1/1] (1.70ns)   --->   "%tmp = mux i85 @_ssdm_op_Mux.ap_auto.3i85.i2, i85 %v_in_V_2_load, i85 %v_in_V_2_1_load, i85 %v_in_V_2_2_load, i2 %i_9"   --->   Operation 162 'mux' 'tmp' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 163 [1/1] (1.70ns)   --->   "%tmp_5 = mux i85 @_ssdm_op_Mux.ap_auto.3i85.i2, i85 %cv_V_2_load, i85 %cv_V_2_1_load, i85 %cv_V_2_2_load, i2 %i_9"   --->   Operation 163 'mux' 'tmp_5' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 164 [1/1] (4.12ns)   --->   "%dr_dt_V_0 = add i85 %tmp_5, i85 %tmp"   --->   Operation 164 'add' 'dr_dt_V_0' <Predicate = true> <Delay = 4.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 4.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 165 [1/2] (60.0ns)   --->   "%dv_dt_V_0 = call i85 @vel_der, i85 %r_in_V_2_load, i85 %r_in_V_2_1_load, i85 %r_in_V_2_2_load, i2 %i_9, i85 %mu_V_read_2, i85 %cr_V_2_load, i85 %cr_V_2_1_load, i85 %cr_V_2_2_load" [src/runge_kutta_45.cpp:65]   --->   Operation 165 'call' 'dv_dt_V_0' <Predicate = true> <Delay = 60.0> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 166 [1/1] (0.95ns)   --->   "%switch_ln64 = switch i2 %i_9, void %branch8, i2 0, void %update_pos.update_pos2836_crit_edge, i2 1, void %branch7" [src/runge_kutta_45.cpp:64]   --->   Operation 166 'switch' 'switch_ln64' <Predicate = true> <Delay = 0.95>
ST_11 : Operation 167 [1/1] (0.00ns)   --->   "%store_ln65 = store i85 %dv_dt_V_0, i85 %dv_dt_V_2_1" [src/runge_kutta_45.cpp:65]   --->   Operation 167 'store' 'store_ln65' <Predicate = (i_9 == 1)> <Delay = 0.00>
ST_11 : Operation 168 [1/1] (0.00ns)   --->   "%store_ln859 = store i85 %dr_dt_V_0, i85 %dr_dt_V_2_1"   --->   Operation 168 'store' 'store_ln859' <Predicate = (i_9 == 1)> <Delay = 0.00>
ST_11 : Operation 169 [1/1] (0.00ns)   --->   "%br_ln0 = br void %update_pos2836"   --->   Operation 169 'br' 'br_ln0' <Predicate = (i_9 == 1)> <Delay = 0.00>
ST_11 : Operation 170 [1/1] (0.00ns)   --->   "%store_ln64 = store i85 %dv_dt_V_0, i85 %dv_dt_V_2" [src/runge_kutta_45.cpp:64]   --->   Operation 170 'store' 'store_ln64' <Predicate = (i_9 == 0)> <Delay = 0.00>
ST_11 : Operation 171 [1/1] (0.00ns)   --->   "%store_ln64 = store i85 %dr_dt_V_0, i85 %dr_dt_V_2" [src/runge_kutta_45.cpp:64]   --->   Operation 171 'store' 'store_ln64' <Predicate = (i_9 == 0)> <Delay = 0.00>
ST_11 : Operation 172 [1/1] (0.00ns)   --->   "%br_ln64 = br void %update_pos2836" [src/runge_kutta_45.cpp:64]   --->   Operation 172 'br' 'br_ln64' <Predicate = (i_9 == 0)> <Delay = 0.00>
ST_11 : Operation 173 [1/1] (0.00ns)   --->   "%store_ln65 = store i85 %dv_dt_V_0, i85 %dv_dt_V_2_2" [src/runge_kutta_45.cpp:65]   --->   Operation 173 'store' 'store_ln65' <Predicate = (i_9 != 0 & i_9 != 1)> <Delay = 0.00>
ST_11 : Operation 174 [1/1] (0.00ns)   --->   "%store_ln859 = store i85 %dr_dt_V_0, i85 %dr_dt_V_2_2"   --->   Operation 174 'store' 'store_ln859' <Predicate = (i_9 != 0 & i_9 != 1)> <Delay = 0.00>
ST_11 : Operation 175 [1/1] (0.00ns)   --->   "%br_ln0 = br void %update_pos2836"   --->   Operation 175 'br' 'br_ln0' <Predicate = (i_9 != 0 & i_9 != 1)> <Delay = 0.00>
ST_11 : Operation 176 [1/1] (1.58ns)   --->   "%store_ln63 = store i2 %i_10, i2 %i" [src/runge_kutta_45.cpp:63]   --->   Operation 176 'store' 'store_ln63' <Predicate = true> <Delay = 1.58>
ST_11 : Operation 177 [1/1] (0.00ns)   --->   "%br_ln63 = br void %for.cond" [src/runge_kutta_45.cpp:63]   --->   Operation 177 'br' 'br_ln63' <Predicate = true> <Delay = 0.00>

State 12 <SV = 6> <Delay = 0.00>
ST_12 : Operation 178 [1/2] (0.00ns)   --->   "%call_ln0 = call void @ode_fpga_Pipeline_1, i6 %empty_74, i85 %out_r, i85 %dr_dt_V_2_load, i85 %dr_dt_V_2_1_load, i85 %dr_dt_V_2_2_load"   --->   Operation 178 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 13 <SV = 7> <Delay = 5.07>
ST_13 : Operation 179 [1/1] (0.00ns)   --->   "%dv_dt_V_2_load = load i85 %dv_dt_V_2"   --->   Operation 179 'load' 'dv_dt_V_2_load' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 180 [1/1] (0.00ns)   --->   "%dv_dt_V_2_1_load = load i85 %dv_dt_V_2_1"   --->   Operation 180 'load' 'dv_dt_V_2_1_load' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 181 [1/1] (0.00ns)   --->   "%dv_dt_V_2_2_load = load i85 %dv_dt_V_2_2"   --->   Operation 181 'load' 'dv_dt_V_2_2_load' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 182 [2/2] (5.07ns)   --->   "%call_ln0 = call void @ode_fpga_Pipeline_2, i85 %dv_dt_V_2_load, i85 %dv_dt_V_2_1_load, i85 %dv_dt_V_2_2_load, i6 %empty_74, i85 %out_r"   --->   Operation 182 'call' 'call_ln0' <Predicate = true> <Delay = 5.07> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 14 <SV = 8> <Delay = 0.00>
ST_14 : Operation 183 [1/2] (0.00ns)   --->   "%call_ln0 = call void @ode_fpga_Pipeline_2, i85 %dv_dt_V_2_load, i85 %dv_dt_V_2_1_load, i85 %dv_dt_V_2_2_load, i6 %empty_74, i85 %out_r"   --->   Operation 183 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_14 : Operation 184 [1/1] (0.00ns)   --->   "%ret_ln70 = ret" [src/runge_kutta_45.cpp:70]   --->   Operation 184 'ret' 'ret_ln70' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ out_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ out_offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ in_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ in_offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ c]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ mu_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
loop_index29_t        (alloca           ) [ 011100000000000]
r_in_V_2              (alloca           ) [ 001111111111000]
r_in_V_2_1            (alloca           ) [ 001111111111000]
r_in_V_2_2            (alloca           ) [ 001111111111000]
mu_V_read_2           (read             ) [ 001111111111000]
in_offset_read        (read             ) [ 000000000000000]
out_offset_read       (read             ) [ 000000000000000]
tmp_s                 (bitconcatenate   ) [ 000000000000000]
tmp_14                (bitconcatenate   ) [ 000000000000000]
tmp_53_cast           (zext             ) [ 000000000000000]
empty                 (sub              ) [ 001111000000000]
tmp_15                (bitconcatenate   ) [ 000000000000000]
tmp_16                (bitconcatenate   ) [ 000000000000000]
tmp_55_cast           (zext             ) [ 000000000000000]
empty_74              (sub              ) [ 001111111111111]
store_ln57            (store            ) [ 000000000000000]
br_ln57               (br               ) [ 000000000000000]
loop_index29_t_load   (load             ) [ 000100000000000]
loop_index29_t_cast5  (zext             ) [ 000000000000000]
empty_75              (add              ) [ 000000000000000]
p_cast                (zext             ) [ 000000000000000]
in_addr               (getelementptr    ) [ 000100000000000]
exitcond116           (icmp             ) [ 001100000000000]
speclooptripcount_ln0 (speclooptripcount) [ 000000000000000]
empty_76              (add              ) [ 000100000000000]
br_ln0                (br               ) [ 000000000000000]
loop_index26_t        (alloca           ) [ 001111000000000]
v_in_V_2              (alloca           ) [ 000011111111000]
v_in_V_2_1            (alloca           ) [ 000011111111000]
v_in_V_2_2            (alloca           ) [ 000011111111000]
store_ln0             (store            ) [ 000000000000000]
br_ln0                (br               ) [ 000000000000000]
r_in_V_0              (load             ) [ 000000000000000]
switch_ln0            (switch           ) [ 000000000000000]
store_ln0             (store            ) [ 000000000000000]
br_ln0                (br               ) [ 000000000000000]
store_ln0             (store            ) [ 000000000000000]
br_ln0                (br               ) [ 000000000000000]
store_ln0             (store            ) [ 000000000000000]
br_ln0                (br               ) [ 000000000000000]
store_ln0             (store            ) [ 000000000000000]
br_ln0                (br               ) [ 000000000000000]
loop_index26_t_load   (load             ) [ 000001000000000]
loop_index26_cast     (zext             ) [ 000000000000000]
exitcond105           (icmp             ) [ 000011000000000]
speclooptripcount_ln0 (speclooptripcount) [ 000000000000000]
empty_77              (add              ) [ 000001000000000]
br_ln0                (br               ) [ 000000000000000]
add_ptr_sum           (add              ) [ 000000000000000]
add_ptr_sum_cast6     (zext             ) [ 000000000000000]
empty_78              (add              ) [ 000000000000000]
p_cast7               (zext             ) [ 000000000000000]
in_addr_1             (getelementptr    ) [ 000001000000000]
loop_index23_t        (alloca           ) [ 000011110000000]
cr_V_2                (alloca           ) [ 000000111111000]
cr_V_2_1              (alloca           ) [ 000000111111000]
cr_V_2_2              (alloca           ) [ 000000111111000]
store_ln0             (store            ) [ 000000000000000]
br_ln0                (br               ) [ 000000000000000]
v_in_V_0              (load             ) [ 000000000000000]
switch_ln0            (switch           ) [ 000000000000000]
store_ln0             (store            ) [ 000000000000000]
br_ln0                (br               ) [ 000000000000000]
store_ln0             (store            ) [ 000000000000000]
br_ln0                (br               ) [ 000000000000000]
store_ln0             (store            ) [ 000000000000000]
br_ln0                (br               ) [ 000000000000000]
store_ln0             (store            ) [ 000000000000000]
br_ln0                (br               ) [ 000000000000000]
loop_index23_t_load   (load             ) [ 000000010000000]
loop_index23_t_cast   (zext             ) [ 000000000000000]
exitcond94            (icmp             ) [ 000000110000000]
speclooptripcount_ln0 (speclooptripcount) [ 000000000000000]
empty_79              (add              ) [ 000000010000000]
br_ln0                (br               ) [ 000000000000000]
c_addr                (getelementptr    ) [ 000000010000000]
loop_index20_t        (alloca           ) [ 000000111100000]
cv_V_2                (alloca           ) [ 000000001111000]
cv_V_2_1              (alloca           ) [ 000000001111000]
cv_V_2_2              (alloca           ) [ 000000001111000]
store_ln0             (store            ) [ 000000000000000]
br_ln0                (br               ) [ 000000000000000]
cr_V_0                (load             ) [ 000000000000000]
switch_ln0            (switch           ) [ 000000000000000]
store_ln0             (store            ) [ 000000000000000]
br_ln0                (br               ) [ 000000000000000]
store_ln0             (store            ) [ 000000000000000]
br_ln0                (br               ) [ 000000000000000]
store_ln0             (store            ) [ 000000000000000]
br_ln0                (br               ) [ 000000000000000]
store_ln0             (store            ) [ 000000000000000]
br_ln0                (br               ) [ 000000000000000]
loop_index20_t_load   (load             ) [ 000000000100000]
loop_index20_cast     (zext             ) [ 000000000000000]
exitcond83            (icmp             ) [ 000000001100000]
speclooptripcount_ln0 (speclooptripcount) [ 000000000000000]
empty_80              (add              ) [ 000000000100000]
br_ln0                (br               ) [ 000000000000000]
sum2                  (add              ) [ 000000000000000]
sum2_cast             (zext             ) [ 000000000000000]
c_addr_1              (getelementptr    ) [ 000000000100000]
i                     (alloca           ) [ 000000001111000]
dr_dt_V_2             (alloca           ) [ 000000000011000]
dr_dt_V_2_1           (alloca           ) [ 000000000011000]
dr_dt_V_2_2           (alloca           ) [ 000000000011000]
dv_dt_V_2             (alloca           ) [ 000000000011110]
dv_dt_V_2_1           (alloca           ) [ 000000000011110]
dv_dt_V_2_2           (alloca           ) [ 000000000011110]
store_ln63            (store            ) [ 000000000000000]
br_ln63               (br               ) [ 000000000000000]
cv_V_0                (load             ) [ 000000000000000]
switch_ln0            (switch           ) [ 000000000000000]
store_ln0             (store            ) [ 000000000000000]
br_ln0                (br               ) [ 000000000000000]
store_ln0             (store            ) [ 000000000000000]
br_ln0                (br               ) [ 000000000000000]
store_ln0             (store            ) [ 000000000000000]
br_ln0                (br               ) [ 000000000000000]
store_ln0             (store            ) [ 000000000000000]
br_ln0                (br               ) [ 000000000000000]
i_9                   (load             ) [ 000000000001000]
icmp_ln63             (icmp             ) [ 000000000011000]
speclooptripcount_ln0 (speclooptripcount) [ 000000000000000]
i_10                  (add              ) [ 000000000001000]
br_ln63               (br               ) [ 000000000000000]
cr_V_2_load           (load             ) [ 000000000001000]
cr_V_2_1_load         (load             ) [ 000000000001000]
cr_V_2_2_load         (load             ) [ 000000000001000]
r_in_V_2_load         (load             ) [ 000000000001000]
r_in_V_2_1_load       (load             ) [ 000000000001000]
r_in_V_2_2_load       (load             ) [ 000000000001000]
dr_dt_V_2_load        (load             ) [ 000000000000100]
dr_dt_V_2_1_load      (load             ) [ 000000000000100]
dr_dt_V_2_2_load      (load             ) [ 000000000000100]
cv_V_2_load           (load             ) [ 000000000000000]
cv_V_2_1_load         (load             ) [ 000000000000000]
cv_V_2_2_load         (load             ) [ 000000000000000]
v_in_V_2_load         (load             ) [ 000000000000000]
v_in_V_2_1_load       (load             ) [ 000000000000000]
v_in_V_2_2_load       (load             ) [ 000000000000000]
specloopname_ln1393   (specloopname     ) [ 000000000000000]
tmp                   (mux              ) [ 000000000000000]
tmp_5                 (mux              ) [ 000000000000000]
dr_dt_V_0             (add              ) [ 000000000000000]
dv_dt_V_0             (call             ) [ 000000000000000]
switch_ln64           (switch           ) [ 000000000000000]
store_ln65            (store            ) [ 000000000000000]
store_ln859           (store            ) [ 000000000000000]
br_ln0                (br               ) [ 000000000000000]
store_ln64            (store            ) [ 000000000000000]
store_ln64            (store            ) [ 000000000000000]
br_ln64               (br               ) [ 000000000000000]
store_ln65            (store            ) [ 000000000000000]
store_ln859           (store            ) [ 000000000000000]
br_ln0                (br               ) [ 000000000000000]
store_ln63            (store            ) [ 000000000000000]
br_ln63               (br               ) [ 000000000000000]
call_ln0              (call             ) [ 000000000000000]
dv_dt_V_2_load        (load             ) [ 000000000000001]
dv_dt_V_2_1_load      (load             ) [ 000000000000001]
dv_dt_V_2_2_load      (load             ) [ 000000000000001]
call_ln0              (call             ) [ 000000000000000]
ret_ln70              (ret              ) [ 000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="out_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_r"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="out_offset">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_offset"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="in_r">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_r"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="in_offset">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_offset"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="c">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="c"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="mu_V_read">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mu_V_read"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i85"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i12"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i3"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i15.i12.i3"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i13.i12.i1"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i3.i3"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i4.i3.i1"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="vel_der"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ode_fpga_Pipeline_1"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_31"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.3i85.i2"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ode_fpga_Pipeline_2"/></StgValue>
</bind>
</comp>

<comp id="58" class="1004" name="loop_index29_t_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="1" slack="0"/>
<pin id="60" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="loop_index29_t/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="r_in_V_2_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="1" slack="0"/>
<pin id="64" dir="1" index="1" bw="85" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="r_in_V_2/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="r_in_V_2_1_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="1" slack="0"/>
<pin id="68" dir="1" index="1" bw="85" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="r_in_V_2_1/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="r_in_V_2_2_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="1" slack="0"/>
<pin id="72" dir="1" index="1" bw="85" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="r_in_V_2_2/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="loop_index26_t_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="1" slack="0"/>
<pin id="76" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="loop_index26_t/2 "/>
</bind>
</comp>

<comp id="78" class="1004" name="v_in_V_2_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="1" slack="0"/>
<pin id="80" dir="1" index="1" bw="85" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="v_in_V_2/2 "/>
</bind>
</comp>

<comp id="82" class="1004" name="v_in_V_2_1_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="1" slack="0"/>
<pin id="84" dir="1" index="1" bw="85" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="v_in_V_2_1/2 "/>
</bind>
</comp>

<comp id="86" class="1004" name="v_in_V_2_2_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="1" slack="0"/>
<pin id="88" dir="1" index="1" bw="85" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="v_in_V_2_2/2 "/>
</bind>
</comp>

<comp id="90" class="1004" name="loop_index23_t_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="1" slack="0"/>
<pin id="92" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="loop_index23_t/4 "/>
</bind>
</comp>

<comp id="94" class="1004" name="cr_V_2_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="1" slack="0"/>
<pin id="96" dir="1" index="1" bw="85" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="cr_V_2/4 "/>
</bind>
</comp>

<comp id="98" class="1004" name="cr_V_2_1_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="1" slack="0"/>
<pin id="100" dir="1" index="1" bw="85" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="cr_V_2_1/4 "/>
</bind>
</comp>

<comp id="102" class="1004" name="cr_V_2_2_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="1" slack="0"/>
<pin id="104" dir="1" index="1" bw="85" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="cr_V_2_2/4 "/>
</bind>
</comp>

<comp id="106" class="1004" name="loop_index20_t_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="1" slack="0"/>
<pin id="108" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="loop_index20_t/6 "/>
</bind>
</comp>

<comp id="110" class="1004" name="cv_V_2_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="1" slack="0"/>
<pin id="112" dir="1" index="1" bw="85" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="cv_V_2/6 "/>
</bind>
</comp>

<comp id="114" class="1004" name="cv_V_2_1_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="1" slack="0"/>
<pin id="116" dir="1" index="1" bw="85" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="cv_V_2_1/6 "/>
</bind>
</comp>

<comp id="118" class="1004" name="cv_V_2_2_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="1" slack="0"/>
<pin id="120" dir="1" index="1" bw="85" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="cv_V_2_2/6 "/>
</bind>
</comp>

<comp id="122" class="1004" name="i_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="1" slack="0"/>
<pin id="124" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/8 "/>
</bind>
</comp>

<comp id="126" class="1004" name="dr_dt_V_2_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="1" slack="0"/>
<pin id="128" dir="1" index="1" bw="85" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="dr_dt_V_2/8 "/>
</bind>
</comp>

<comp id="130" class="1004" name="dr_dt_V_2_1_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="1" slack="0"/>
<pin id="132" dir="1" index="1" bw="85" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="dr_dt_V_2_1/8 "/>
</bind>
</comp>

<comp id="134" class="1004" name="dr_dt_V_2_2_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="1" slack="0"/>
<pin id="136" dir="1" index="1" bw="85" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="dr_dt_V_2_2/8 "/>
</bind>
</comp>

<comp id="138" class="1004" name="dv_dt_V_2_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="1" slack="0"/>
<pin id="140" dir="1" index="1" bw="85" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="dv_dt_V_2/8 "/>
</bind>
</comp>

<comp id="142" class="1004" name="dv_dt_V_2_1_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="1" slack="0"/>
<pin id="144" dir="1" index="1" bw="85" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="dv_dt_V_2_1/8 "/>
</bind>
</comp>

<comp id="146" class="1004" name="dv_dt_V_2_2_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="1" slack="0"/>
<pin id="148" dir="1" index="1" bw="85" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="dv_dt_V_2_2/8 "/>
</bind>
</comp>

<comp id="150" class="1004" name="mu_V_read_2_read_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="85" slack="0"/>
<pin id="152" dir="0" index="1" bw="85" slack="0"/>
<pin id="153" dir="1" index="2" bw="85" slack="5"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="mu_V_read_2/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="in_offset_read_read_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="12" slack="0"/>
<pin id="158" dir="0" index="1" bw="12" slack="0"/>
<pin id="159" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in_offset_read/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="out_offset_read_read_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="3" slack="0"/>
<pin id="164" dir="0" index="1" bw="3" slack="0"/>
<pin id="165" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="out_offset_read/1 "/>
</bind>
</comp>

<comp id="168" class="1004" name="in_addr_gep_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="85" slack="0"/>
<pin id="170" dir="0" index="1" bw="1" slack="0"/>
<pin id="171" dir="0" index="2" bw="15" slack="0"/>
<pin id="172" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="in_addr/2 "/>
</bind>
</comp>

<comp id="175" class="1004" name="grp_access_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="15" slack="0"/>
<pin id="177" dir="0" index="1" bw="85" slack="2147483647"/>
<pin id="178" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="179" dir="1" index="3" bw="85" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="r_in_V_0/2 v_in_V_0/4 "/>
</bind>
</comp>

<comp id="181" class="1004" name="in_addr_1_gep_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="85" slack="0"/>
<pin id="183" dir="0" index="1" bw="1" slack="0"/>
<pin id="184" dir="0" index="2" bw="15" slack="0"/>
<pin id="185" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="in_addr_1/4 "/>
</bind>
</comp>

<comp id="189" class="1004" name="c_addr_gep_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="85" slack="0"/>
<pin id="191" dir="0" index="1" bw="1" slack="0"/>
<pin id="192" dir="0" index="2" bw="2" slack="0"/>
<pin id="193" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="c_addr/6 "/>
</bind>
</comp>

<comp id="196" class="1004" name="grp_access_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="3" slack="0"/>
<pin id="198" dir="0" index="1" bw="85" slack="2147483647"/>
<pin id="199" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="200" dir="1" index="3" bw="85" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="cr_V_0/6 cv_V_0/8 "/>
</bind>
</comp>

<comp id="202" class="1004" name="c_addr_1_gep_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="85" slack="0"/>
<pin id="204" dir="0" index="1" bw="1" slack="0"/>
<pin id="205" dir="0" index="2" bw="3" slack="0"/>
<pin id="206" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="c_addr_1/8 "/>
</bind>
</comp>

<comp id="210" class="1004" name="grp_vel_der_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="85" slack="0"/>
<pin id="212" dir="0" index="1" bw="85" slack="0"/>
<pin id="213" dir="0" index="2" bw="85" slack="0"/>
<pin id="214" dir="0" index="3" bw="85" slack="0"/>
<pin id="215" dir="0" index="4" bw="2" slack="0"/>
<pin id="216" dir="0" index="5" bw="85" slack="5"/>
<pin id="217" dir="0" index="6" bw="85" slack="0"/>
<pin id="218" dir="0" index="7" bw="85" slack="0"/>
<pin id="219" dir="0" index="8" bw="85" slack="0"/>
<pin id="220" dir="1" index="9" bw="85" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="dv_dt_V_0/10 "/>
</bind>
</comp>

<comp id="222" class="1004" name="grp_ode_fpga_Pipeline_1_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="0" slack="0"/>
<pin id="224" dir="0" index="1" bw="6" slack="5"/>
<pin id="225" dir="0" index="2" bw="85" slack="0"/>
<pin id="226" dir="0" index="3" bw="85" slack="0"/>
<pin id="227" dir="0" index="4" bw="85" slack="0"/>
<pin id="228" dir="0" index="5" bw="85" slack="0"/>
<pin id="229" dir="1" index="6" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/10 "/>
</bind>
</comp>

<comp id="232" class="1004" name="grp_ode_fpga_Pipeline_2_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="0" slack="0"/>
<pin id="234" dir="0" index="1" bw="85" slack="0"/>
<pin id="235" dir="0" index="2" bw="85" slack="0"/>
<pin id="236" dir="0" index="3" bw="85" slack="0"/>
<pin id="237" dir="0" index="4" bw="6" slack="7"/>
<pin id="238" dir="0" index="5" bw="85" slack="0"/>
<pin id="239" dir="1" index="6" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/13 "/>
</bind>
</comp>

<comp id="242" class="1004" name="tmp_s_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="15" slack="0"/>
<pin id="244" dir="0" index="1" bw="12" slack="0"/>
<pin id="245" dir="0" index="2" bw="1" slack="0"/>
<pin id="246" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/1 "/>
</bind>
</comp>

<comp id="250" class="1004" name="tmp_14_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="13" slack="0"/>
<pin id="252" dir="0" index="1" bw="12" slack="0"/>
<pin id="253" dir="0" index="2" bw="1" slack="0"/>
<pin id="254" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_14/1 "/>
</bind>
</comp>

<comp id="258" class="1004" name="tmp_53_cast_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="13" slack="0"/>
<pin id="260" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_53_cast/1 "/>
</bind>
</comp>

<comp id="262" class="1004" name="empty_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="15" slack="0"/>
<pin id="264" dir="0" index="1" bw="13" slack="0"/>
<pin id="265" dir="1" index="2" bw="15" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="268" class="1004" name="tmp_15_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="6" slack="0"/>
<pin id="270" dir="0" index="1" bw="3" slack="0"/>
<pin id="271" dir="0" index="2" bw="1" slack="0"/>
<pin id="272" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_15/1 "/>
</bind>
</comp>

<comp id="276" class="1004" name="tmp_16_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="4" slack="0"/>
<pin id="278" dir="0" index="1" bw="3" slack="0"/>
<pin id="279" dir="0" index="2" bw="1" slack="0"/>
<pin id="280" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_16/1 "/>
</bind>
</comp>

<comp id="284" class="1004" name="tmp_55_cast_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="4" slack="0"/>
<pin id="286" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_55_cast/1 "/>
</bind>
</comp>

<comp id="288" class="1004" name="empty_74_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="6" slack="0"/>
<pin id="290" dir="0" index="1" bw="4" slack="0"/>
<pin id="291" dir="1" index="2" bw="6" slack="5"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="empty_74/1 "/>
</bind>
</comp>

<comp id="294" class="1004" name="store_ln57_store_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="1" slack="0"/>
<pin id="296" dir="0" index="1" bw="2" slack="0"/>
<pin id="297" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln57/1 "/>
</bind>
</comp>

<comp id="299" class="1004" name="loop_index29_t_load_load_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="2" slack="1"/>
<pin id="301" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="loop_index29_t_load/2 "/>
</bind>
</comp>

<comp id="302" class="1004" name="loop_index29_t_cast5_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="2" slack="0"/>
<pin id="304" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="loop_index29_t_cast5/2 "/>
</bind>
</comp>

<comp id="306" class="1004" name="empty_75_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="15" slack="1"/>
<pin id="308" dir="0" index="1" bw="2" slack="0"/>
<pin id="309" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_75/2 "/>
</bind>
</comp>

<comp id="311" class="1004" name="p_cast_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="15" slack="0"/>
<pin id="313" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast/2 "/>
</bind>
</comp>

<comp id="316" class="1004" name="exitcond116_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="2" slack="0"/>
<pin id="318" dir="0" index="1" bw="1" slack="0"/>
<pin id="319" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond116/2 "/>
</bind>
</comp>

<comp id="322" class="1004" name="empty_76_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="2" slack="0"/>
<pin id="324" dir="0" index="1" bw="1" slack="0"/>
<pin id="325" dir="1" index="2" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_76/2 "/>
</bind>
</comp>

<comp id="328" class="1004" name="store_ln0_store_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="1" slack="0"/>
<pin id="330" dir="0" index="1" bw="2" slack="0"/>
<pin id="331" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/2 "/>
</bind>
</comp>

<comp id="333" class="1004" name="store_ln0_store_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="85" slack="0"/>
<pin id="335" dir="0" index="1" bw="85" slack="2"/>
<pin id="336" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/3 "/>
</bind>
</comp>

<comp id="338" class="1004" name="store_ln0_store_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="85" slack="0"/>
<pin id="340" dir="0" index="1" bw="85" slack="2"/>
<pin id="341" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/3 "/>
</bind>
</comp>

<comp id="343" class="1004" name="store_ln0_store_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="85" slack="0"/>
<pin id="345" dir="0" index="1" bw="85" slack="2"/>
<pin id="346" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/3 "/>
</bind>
</comp>

<comp id="348" class="1004" name="store_ln0_store_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="2" slack="1"/>
<pin id="350" dir="0" index="1" bw="2" slack="2"/>
<pin id="351" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/3 "/>
</bind>
</comp>

<comp id="352" class="1004" name="loop_index26_t_load_load_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="2" slack="1"/>
<pin id="354" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="loop_index26_t_load/4 "/>
</bind>
</comp>

<comp id="355" class="1004" name="loop_index26_cast_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="2" slack="0"/>
<pin id="357" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="loop_index26_cast/4 "/>
</bind>
</comp>

<comp id="359" class="1004" name="exitcond105_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="2" slack="0"/>
<pin id="361" dir="0" index="1" bw="1" slack="0"/>
<pin id="362" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond105/4 "/>
</bind>
</comp>

<comp id="365" class="1004" name="empty_77_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="2" slack="0"/>
<pin id="367" dir="0" index="1" bw="1" slack="0"/>
<pin id="368" dir="1" index="2" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_77/4 "/>
</bind>
</comp>

<comp id="371" class="1004" name="add_ptr_sum_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="2" slack="0"/>
<pin id="373" dir="0" index="1" bw="3" slack="0"/>
<pin id="374" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ptr_sum/4 "/>
</bind>
</comp>

<comp id="377" class="1004" name="add_ptr_sum_cast6_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="3" slack="0"/>
<pin id="379" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="add_ptr_sum_cast6/4 "/>
</bind>
</comp>

<comp id="381" class="1004" name="empty_78_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="15" slack="2"/>
<pin id="383" dir="0" index="1" bw="3" slack="0"/>
<pin id="384" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_78/4 "/>
</bind>
</comp>

<comp id="386" class="1004" name="p_cast7_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="15" slack="0"/>
<pin id="388" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast7/4 "/>
</bind>
</comp>

<comp id="391" class="1004" name="store_ln0_store_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="1" slack="0"/>
<pin id="393" dir="0" index="1" bw="2" slack="0"/>
<pin id="394" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/4 "/>
</bind>
</comp>

<comp id="396" class="1004" name="store_ln0_store_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="85" slack="0"/>
<pin id="398" dir="0" index="1" bw="85" slack="2"/>
<pin id="399" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/5 "/>
</bind>
</comp>

<comp id="401" class="1004" name="store_ln0_store_fu_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="85" slack="0"/>
<pin id="403" dir="0" index="1" bw="85" slack="2"/>
<pin id="404" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/5 "/>
</bind>
</comp>

<comp id="406" class="1004" name="store_ln0_store_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="85" slack="0"/>
<pin id="408" dir="0" index="1" bw="85" slack="2"/>
<pin id="409" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/5 "/>
</bind>
</comp>

<comp id="411" class="1004" name="store_ln0_store_fu_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="2" slack="1"/>
<pin id="413" dir="0" index="1" bw="2" slack="2"/>
<pin id="414" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/5 "/>
</bind>
</comp>

<comp id="415" class="1004" name="loop_index23_t_load_load_fu_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="2" slack="1"/>
<pin id="417" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="loop_index23_t_load/6 "/>
</bind>
</comp>

<comp id="418" class="1004" name="loop_index23_t_cast_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="2" slack="0"/>
<pin id="420" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="loop_index23_t_cast/6 "/>
</bind>
</comp>

<comp id="423" class="1004" name="exitcond94_fu_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="2" slack="0"/>
<pin id="425" dir="0" index="1" bw="1" slack="0"/>
<pin id="426" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond94/6 "/>
</bind>
</comp>

<comp id="429" class="1004" name="empty_79_fu_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="2" slack="0"/>
<pin id="431" dir="0" index="1" bw="1" slack="0"/>
<pin id="432" dir="1" index="2" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_79/6 "/>
</bind>
</comp>

<comp id="435" class="1004" name="store_ln0_store_fu_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="1" slack="0"/>
<pin id="437" dir="0" index="1" bw="2" slack="0"/>
<pin id="438" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/6 "/>
</bind>
</comp>

<comp id="440" class="1004" name="store_ln0_store_fu_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="85" slack="0"/>
<pin id="442" dir="0" index="1" bw="85" slack="2"/>
<pin id="443" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/7 "/>
</bind>
</comp>

<comp id="445" class="1004" name="store_ln0_store_fu_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="85" slack="0"/>
<pin id="447" dir="0" index="1" bw="85" slack="2"/>
<pin id="448" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/7 "/>
</bind>
</comp>

<comp id="450" class="1004" name="store_ln0_store_fu_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="85" slack="0"/>
<pin id="452" dir="0" index="1" bw="85" slack="2"/>
<pin id="453" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/7 "/>
</bind>
</comp>

<comp id="455" class="1004" name="store_ln0_store_fu_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="2" slack="1"/>
<pin id="457" dir="0" index="1" bw="2" slack="2"/>
<pin id="458" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/7 "/>
</bind>
</comp>

<comp id="459" class="1004" name="loop_index20_t_load_load_fu_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="2" slack="1"/>
<pin id="461" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="loop_index20_t_load/8 "/>
</bind>
</comp>

<comp id="462" class="1004" name="loop_index20_cast_fu_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="2" slack="0"/>
<pin id="464" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="loop_index20_cast/8 "/>
</bind>
</comp>

<comp id="466" class="1004" name="exitcond83_fu_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="2" slack="0"/>
<pin id="468" dir="0" index="1" bw="1" slack="0"/>
<pin id="469" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond83/8 "/>
</bind>
</comp>

<comp id="472" class="1004" name="empty_80_fu_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="2" slack="0"/>
<pin id="474" dir="0" index="1" bw="1" slack="0"/>
<pin id="475" dir="1" index="2" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_80/8 "/>
</bind>
</comp>

<comp id="478" class="1004" name="sum2_fu_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="2" slack="0"/>
<pin id="480" dir="0" index="1" bw="3" slack="0"/>
<pin id="481" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sum2/8 "/>
</bind>
</comp>

<comp id="484" class="1004" name="sum2_cast_fu_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="3" slack="0"/>
<pin id="486" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="sum2_cast/8 "/>
</bind>
</comp>

<comp id="489" class="1004" name="store_ln63_store_fu_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="1" slack="0"/>
<pin id="491" dir="0" index="1" bw="2" slack="0"/>
<pin id="492" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln63/8 "/>
</bind>
</comp>

<comp id="494" class="1004" name="store_ln0_store_fu_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="85" slack="0"/>
<pin id="496" dir="0" index="1" bw="85" slack="2"/>
<pin id="497" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/9 "/>
</bind>
</comp>

<comp id="499" class="1004" name="store_ln0_store_fu_499">
<pin_list>
<pin id="500" dir="0" index="0" bw="85" slack="0"/>
<pin id="501" dir="0" index="1" bw="85" slack="2"/>
<pin id="502" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/9 "/>
</bind>
</comp>

<comp id="504" class="1004" name="store_ln0_store_fu_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="85" slack="0"/>
<pin id="506" dir="0" index="1" bw="85" slack="2"/>
<pin id="507" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/9 "/>
</bind>
</comp>

<comp id="509" class="1004" name="store_ln0_store_fu_509">
<pin_list>
<pin id="510" dir="0" index="0" bw="2" slack="1"/>
<pin id="511" dir="0" index="1" bw="2" slack="2"/>
<pin id="512" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/9 "/>
</bind>
</comp>

<comp id="513" class="1004" name="i_9_load_fu_513">
<pin_list>
<pin id="514" dir="0" index="0" bw="2" slack="1"/>
<pin id="515" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_9/10 "/>
</bind>
</comp>

<comp id="517" class="1004" name="icmp_ln63_fu_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="2" slack="0"/>
<pin id="519" dir="0" index="1" bw="1" slack="0"/>
<pin id="520" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln63/10 "/>
</bind>
</comp>

<comp id="523" class="1004" name="i_10_fu_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="2" slack="0"/>
<pin id="525" dir="0" index="1" bw="1" slack="0"/>
<pin id="526" dir="1" index="2" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_10/10 "/>
</bind>
</comp>

<comp id="529" class="1004" name="cr_V_2_load_load_fu_529">
<pin_list>
<pin id="530" dir="0" index="0" bw="85" slack="3"/>
<pin id="531" dir="1" index="1" bw="85" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="cr_V_2_load/10 "/>
</bind>
</comp>

<comp id="533" class="1004" name="cr_V_2_1_load_load_fu_533">
<pin_list>
<pin id="534" dir="0" index="0" bw="85" slack="3"/>
<pin id="535" dir="1" index="1" bw="85" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="cr_V_2_1_load/10 "/>
</bind>
</comp>

<comp id="537" class="1004" name="cr_V_2_2_load_load_fu_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="85" slack="3"/>
<pin id="539" dir="1" index="1" bw="85" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="cr_V_2_2_load/10 "/>
</bind>
</comp>

<comp id="541" class="1004" name="r_in_V_2_load_load_fu_541">
<pin_list>
<pin id="542" dir="0" index="0" bw="85" slack="5"/>
<pin id="543" dir="1" index="1" bw="85" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="r_in_V_2_load/10 "/>
</bind>
</comp>

<comp id="545" class="1004" name="r_in_V_2_1_load_load_fu_545">
<pin_list>
<pin id="546" dir="0" index="0" bw="85" slack="5"/>
<pin id="547" dir="1" index="1" bw="85" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="r_in_V_2_1_load/10 "/>
</bind>
</comp>

<comp id="549" class="1004" name="r_in_V_2_2_load_load_fu_549">
<pin_list>
<pin id="550" dir="0" index="0" bw="85" slack="5"/>
<pin id="551" dir="1" index="1" bw="85" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="r_in_V_2_2_load/10 "/>
</bind>
</comp>

<comp id="553" class="1004" name="dr_dt_V_2_load_load_fu_553">
<pin_list>
<pin id="554" dir="0" index="0" bw="85" slack="1"/>
<pin id="555" dir="1" index="1" bw="85" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="dr_dt_V_2_load/10 "/>
</bind>
</comp>

<comp id="557" class="1004" name="dr_dt_V_2_1_load_load_fu_557">
<pin_list>
<pin id="558" dir="0" index="0" bw="85" slack="1"/>
<pin id="559" dir="1" index="1" bw="85" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="dr_dt_V_2_1_load/10 "/>
</bind>
</comp>

<comp id="561" class="1004" name="dr_dt_V_2_2_load_load_fu_561">
<pin_list>
<pin id="562" dir="0" index="0" bw="85" slack="1"/>
<pin id="563" dir="1" index="1" bw="85" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="dr_dt_V_2_2_load/10 "/>
</bind>
</comp>

<comp id="565" class="1004" name="cv_V_2_load_load_fu_565">
<pin_list>
<pin id="566" dir="0" index="0" bw="85" slack="3"/>
<pin id="567" dir="1" index="1" bw="85" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="cv_V_2_load/11 "/>
</bind>
</comp>

<comp id="568" class="1004" name="cv_V_2_1_load_load_fu_568">
<pin_list>
<pin id="569" dir="0" index="0" bw="85" slack="3"/>
<pin id="570" dir="1" index="1" bw="85" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="cv_V_2_1_load/11 "/>
</bind>
</comp>

<comp id="571" class="1004" name="cv_V_2_2_load_load_fu_571">
<pin_list>
<pin id="572" dir="0" index="0" bw="85" slack="3"/>
<pin id="573" dir="1" index="1" bw="85" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="cv_V_2_2_load/11 "/>
</bind>
</comp>

<comp id="574" class="1004" name="v_in_V_2_load_load_fu_574">
<pin_list>
<pin id="575" dir="0" index="0" bw="85" slack="5"/>
<pin id="576" dir="1" index="1" bw="85" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="v_in_V_2_load/11 "/>
</bind>
</comp>

<comp id="577" class="1004" name="v_in_V_2_1_load_load_fu_577">
<pin_list>
<pin id="578" dir="0" index="0" bw="85" slack="5"/>
<pin id="579" dir="1" index="1" bw="85" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="v_in_V_2_1_load/11 "/>
</bind>
</comp>

<comp id="580" class="1004" name="v_in_V_2_2_load_load_fu_580">
<pin_list>
<pin id="581" dir="0" index="0" bw="85" slack="5"/>
<pin id="582" dir="1" index="1" bw="85" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="v_in_V_2_2_load/11 "/>
</bind>
</comp>

<comp id="583" class="1004" name="tmp_fu_583">
<pin_list>
<pin id="584" dir="0" index="0" bw="85" slack="0"/>
<pin id="585" dir="0" index="1" bw="85" slack="0"/>
<pin id="586" dir="0" index="2" bw="85" slack="0"/>
<pin id="587" dir="0" index="3" bw="85" slack="0"/>
<pin id="588" dir="0" index="4" bw="2" slack="2147483647"/>
<pin id="589" dir="1" index="5" bw="85" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp/11 "/>
</bind>
</comp>

<comp id="594" class="1004" name="tmp_5_fu_594">
<pin_list>
<pin id="595" dir="0" index="0" bw="85" slack="0"/>
<pin id="596" dir="0" index="1" bw="85" slack="0"/>
<pin id="597" dir="0" index="2" bw="85" slack="0"/>
<pin id="598" dir="0" index="3" bw="85" slack="0"/>
<pin id="599" dir="0" index="4" bw="2" slack="2147483647"/>
<pin id="600" dir="1" index="5" bw="85" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_5/11 "/>
</bind>
</comp>

<comp id="605" class="1004" name="dr_dt_V_0_fu_605">
<pin_list>
<pin id="606" dir="0" index="0" bw="85" slack="0"/>
<pin id="607" dir="0" index="1" bw="85" slack="0"/>
<pin id="608" dir="1" index="2" bw="85" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="dr_dt_V_0/11 "/>
</bind>
</comp>

<comp id="611" class="1004" name="store_ln65_store_fu_611">
<pin_list>
<pin id="612" dir="0" index="0" bw="85" slack="0"/>
<pin id="613" dir="0" index="1" bw="85" slack="2"/>
<pin id="614" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln65/11 "/>
</bind>
</comp>

<comp id="616" class="1004" name="store_ln859_store_fu_616">
<pin_list>
<pin id="617" dir="0" index="0" bw="85" slack="0"/>
<pin id="618" dir="0" index="1" bw="85" slack="2"/>
<pin id="619" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln859/11 "/>
</bind>
</comp>

<comp id="621" class="1004" name="store_ln64_store_fu_621">
<pin_list>
<pin id="622" dir="0" index="0" bw="85" slack="0"/>
<pin id="623" dir="0" index="1" bw="85" slack="2"/>
<pin id="624" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln64/11 "/>
</bind>
</comp>

<comp id="626" class="1004" name="store_ln64_store_fu_626">
<pin_list>
<pin id="627" dir="0" index="0" bw="85" slack="0"/>
<pin id="628" dir="0" index="1" bw="85" slack="2"/>
<pin id="629" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln64/11 "/>
</bind>
</comp>

<comp id="631" class="1004" name="store_ln65_store_fu_631">
<pin_list>
<pin id="632" dir="0" index="0" bw="85" slack="0"/>
<pin id="633" dir="0" index="1" bw="85" slack="2"/>
<pin id="634" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln65/11 "/>
</bind>
</comp>

<comp id="636" class="1004" name="store_ln859_store_fu_636">
<pin_list>
<pin id="637" dir="0" index="0" bw="85" slack="0"/>
<pin id="638" dir="0" index="1" bw="85" slack="2"/>
<pin id="639" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln859/11 "/>
</bind>
</comp>

<comp id="641" class="1004" name="store_ln63_store_fu_641">
<pin_list>
<pin id="642" dir="0" index="0" bw="2" slack="1"/>
<pin id="643" dir="0" index="1" bw="2" slack="2"/>
<pin id="644" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln63/11 "/>
</bind>
</comp>

<comp id="645" class="1004" name="dv_dt_V_2_load_load_fu_645">
<pin_list>
<pin id="646" dir="0" index="0" bw="85" slack="3"/>
<pin id="647" dir="1" index="1" bw="85" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="dv_dt_V_2_load/13 "/>
</bind>
</comp>

<comp id="649" class="1004" name="dv_dt_V_2_1_load_load_fu_649">
<pin_list>
<pin id="650" dir="0" index="0" bw="85" slack="3"/>
<pin id="651" dir="1" index="1" bw="85" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="dv_dt_V_2_1_load/13 "/>
</bind>
</comp>

<comp id="653" class="1004" name="dv_dt_V_2_2_load_load_fu_653">
<pin_list>
<pin id="654" dir="0" index="0" bw="85" slack="3"/>
<pin id="655" dir="1" index="1" bw="85" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="dv_dt_V_2_2_load/13 "/>
</bind>
</comp>

<comp id="657" class="1005" name="loop_index29_t_reg_657">
<pin_list>
<pin id="658" dir="0" index="0" bw="2" slack="0"/>
<pin id="659" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="loop_index29_t "/>
</bind>
</comp>

<comp id="664" class="1005" name="r_in_V_2_reg_664">
<pin_list>
<pin id="665" dir="0" index="0" bw="85" slack="2"/>
<pin id="666" dir="1" index="1" bw="85" slack="2"/>
</pin_list>
<bind>
<opset="r_in_V_2 "/>
</bind>
</comp>

<comp id="670" class="1005" name="r_in_V_2_1_reg_670">
<pin_list>
<pin id="671" dir="0" index="0" bw="85" slack="2"/>
<pin id="672" dir="1" index="1" bw="85" slack="2"/>
</pin_list>
<bind>
<opset="r_in_V_2_1 "/>
</bind>
</comp>

<comp id="676" class="1005" name="r_in_V_2_2_reg_676">
<pin_list>
<pin id="677" dir="0" index="0" bw="85" slack="2"/>
<pin id="678" dir="1" index="1" bw="85" slack="2"/>
</pin_list>
<bind>
<opset="r_in_V_2_2 "/>
</bind>
</comp>

<comp id="682" class="1005" name="mu_V_read_2_reg_682">
<pin_list>
<pin id="683" dir="0" index="0" bw="85" slack="5"/>
<pin id="684" dir="1" index="1" bw="85" slack="5"/>
</pin_list>
<bind>
<opset="mu_V_read_2 "/>
</bind>
</comp>

<comp id="687" class="1005" name="empty_reg_687">
<pin_list>
<pin id="688" dir="0" index="0" bw="15" slack="1"/>
<pin id="689" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="empty "/>
</bind>
</comp>

<comp id="693" class="1005" name="empty_74_reg_693">
<pin_list>
<pin id="694" dir="0" index="0" bw="6" slack="5"/>
<pin id="695" dir="1" index="1" bw="6" slack="5"/>
</pin_list>
<bind>
<opset="empty_74 "/>
</bind>
</comp>

<comp id="699" class="1005" name="loop_index29_t_load_reg_699">
<pin_list>
<pin id="700" dir="0" index="0" bw="2" slack="1"/>
<pin id="701" dir="1" index="1" bw="2" slack="2147483647"/>
</pin_list>
<bind>
<opset="loop_index29_t_load "/>
</bind>
</comp>

<comp id="703" class="1005" name="in_addr_reg_703">
<pin_list>
<pin id="704" dir="0" index="0" bw="15" slack="1"/>
<pin id="705" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="in_addr "/>
</bind>
</comp>

<comp id="711" class="1005" name="empty_76_reg_711">
<pin_list>
<pin id="712" dir="0" index="0" bw="2" slack="1"/>
<pin id="713" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="empty_76 "/>
</bind>
</comp>

<comp id="716" class="1005" name="loop_index26_t_reg_716">
<pin_list>
<pin id="717" dir="0" index="0" bw="2" slack="0"/>
<pin id="718" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="loop_index26_t "/>
</bind>
</comp>

<comp id="723" class="1005" name="v_in_V_2_reg_723">
<pin_list>
<pin id="724" dir="0" index="0" bw="85" slack="2"/>
<pin id="725" dir="1" index="1" bw="85" slack="2"/>
</pin_list>
<bind>
<opset="v_in_V_2 "/>
</bind>
</comp>

<comp id="729" class="1005" name="v_in_V_2_1_reg_729">
<pin_list>
<pin id="730" dir="0" index="0" bw="85" slack="2"/>
<pin id="731" dir="1" index="1" bw="85" slack="2"/>
</pin_list>
<bind>
<opset="v_in_V_2_1 "/>
</bind>
</comp>

<comp id="735" class="1005" name="v_in_V_2_2_reg_735">
<pin_list>
<pin id="736" dir="0" index="0" bw="85" slack="2"/>
<pin id="737" dir="1" index="1" bw="85" slack="2"/>
</pin_list>
<bind>
<opset="v_in_V_2_2 "/>
</bind>
</comp>

<comp id="741" class="1005" name="loop_index26_t_load_reg_741">
<pin_list>
<pin id="742" dir="0" index="0" bw="2" slack="1"/>
<pin id="743" dir="1" index="1" bw="2" slack="2147483647"/>
</pin_list>
<bind>
<opset="loop_index26_t_load "/>
</bind>
</comp>

<comp id="748" class="1005" name="empty_77_reg_748">
<pin_list>
<pin id="749" dir="0" index="0" bw="2" slack="1"/>
<pin id="750" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="empty_77 "/>
</bind>
</comp>

<comp id="753" class="1005" name="in_addr_1_reg_753">
<pin_list>
<pin id="754" dir="0" index="0" bw="15" slack="1"/>
<pin id="755" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="in_addr_1 "/>
</bind>
</comp>

<comp id="758" class="1005" name="loop_index23_t_reg_758">
<pin_list>
<pin id="759" dir="0" index="0" bw="2" slack="0"/>
<pin id="760" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="loop_index23_t "/>
</bind>
</comp>

<comp id="765" class="1005" name="cr_V_2_reg_765">
<pin_list>
<pin id="766" dir="0" index="0" bw="85" slack="2"/>
<pin id="767" dir="1" index="1" bw="85" slack="2"/>
</pin_list>
<bind>
<opset="cr_V_2 "/>
</bind>
</comp>

<comp id="771" class="1005" name="cr_V_2_1_reg_771">
<pin_list>
<pin id="772" dir="0" index="0" bw="85" slack="2"/>
<pin id="773" dir="1" index="1" bw="85" slack="2"/>
</pin_list>
<bind>
<opset="cr_V_2_1 "/>
</bind>
</comp>

<comp id="777" class="1005" name="cr_V_2_2_reg_777">
<pin_list>
<pin id="778" dir="0" index="0" bw="85" slack="2"/>
<pin id="779" dir="1" index="1" bw="85" slack="2"/>
</pin_list>
<bind>
<opset="cr_V_2_2 "/>
</bind>
</comp>

<comp id="783" class="1005" name="loop_index23_t_load_reg_783">
<pin_list>
<pin id="784" dir="0" index="0" bw="2" slack="1"/>
<pin id="785" dir="1" index="1" bw="2" slack="2147483647"/>
</pin_list>
<bind>
<opset="loop_index23_t_load "/>
</bind>
</comp>

<comp id="790" class="1005" name="empty_79_reg_790">
<pin_list>
<pin id="791" dir="0" index="0" bw="2" slack="1"/>
<pin id="792" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="empty_79 "/>
</bind>
</comp>

<comp id="795" class="1005" name="c_addr_reg_795">
<pin_list>
<pin id="796" dir="0" index="0" bw="3" slack="1"/>
<pin id="797" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="c_addr "/>
</bind>
</comp>

<comp id="800" class="1005" name="loop_index20_t_reg_800">
<pin_list>
<pin id="801" dir="0" index="0" bw="2" slack="0"/>
<pin id="802" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="loop_index20_t "/>
</bind>
</comp>

<comp id="807" class="1005" name="cv_V_2_reg_807">
<pin_list>
<pin id="808" dir="0" index="0" bw="85" slack="2"/>
<pin id="809" dir="1" index="1" bw="85" slack="2"/>
</pin_list>
<bind>
<opset="cv_V_2 "/>
</bind>
</comp>

<comp id="813" class="1005" name="cv_V_2_1_reg_813">
<pin_list>
<pin id="814" dir="0" index="0" bw="85" slack="2"/>
<pin id="815" dir="1" index="1" bw="85" slack="2"/>
</pin_list>
<bind>
<opset="cv_V_2_1 "/>
</bind>
</comp>

<comp id="819" class="1005" name="cv_V_2_2_reg_819">
<pin_list>
<pin id="820" dir="0" index="0" bw="85" slack="2"/>
<pin id="821" dir="1" index="1" bw="85" slack="2"/>
</pin_list>
<bind>
<opset="cv_V_2_2 "/>
</bind>
</comp>

<comp id="825" class="1005" name="loop_index20_t_load_reg_825">
<pin_list>
<pin id="826" dir="0" index="0" bw="2" slack="1"/>
<pin id="827" dir="1" index="1" bw="2" slack="2147483647"/>
</pin_list>
<bind>
<opset="loop_index20_t_load "/>
</bind>
</comp>

<comp id="832" class="1005" name="empty_80_reg_832">
<pin_list>
<pin id="833" dir="0" index="0" bw="2" slack="1"/>
<pin id="834" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="empty_80 "/>
</bind>
</comp>

<comp id="837" class="1005" name="c_addr_1_reg_837">
<pin_list>
<pin id="838" dir="0" index="0" bw="3" slack="1"/>
<pin id="839" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="c_addr_1 "/>
</bind>
</comp>

<comp id="842" class="1005" name="i_reg_842">
<pin_list>
<pin id="843" dir="0" index="0" bw="2" slack="0"/>
<pin id="844" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="849" class="1005" name="dr_dt_V_2_reg_849">
<pin_list>
<pin id="850" dir="0" index="0" bw="85" slack="1"/>
<pin id="851" dir="1" index="1" bw="85" slack="1"/>
</pin_list>
<bind>
<opset="dr_dt_V_2 "/>
</bind>
</comp>

<comp id="855" class="1005" name="dr_dt_V_2_1_reg_855">
<pin_list>
<pin id="856" dir="0" index="0" bw="85" slack="1"/>
<pin id="857" dir="1" index="1" bw="85" slack="1"/>
</pin_list>
<bind>
<opset="dr_dt_V_2_1 "/>
</bind>
</comp>

<comp id="861" class="1005" name="dr_dt_V_2_2_reg_861">
<pin_list>
<pin id="862" dir="0" index="0" bw="85" slack="1"/>
<pin id="863" dir="1" index="1" bw="85" slack="1"/>
</pin_list>
<bind>
<opset="dr_dt_V_2_2 "/>
</bind>
</comp>

<comp id="867" class="1005" name="dv_dt_V_2_reg_867">
<pin_list>
<pin id="868" dir="0" index="0" bw="85" slack="2"/>
<pin id="869" dir="1" index="1" bw="85" slack="2"/>
</pin_list>
<bind>
<opset="dv_dt_V_2 "/>
</bind>
</comp>

<comp id="873" class="1005" name="dv_dt_V_2_1_reg_873">
<pin_list>
<pin id="874" dir="0" index="0" bw="85" slack="2"/>
<pin id="875" dir="1" index="1" bw="85" slack="2"/>
</pin_list>
<bind>
<opset="dv_dt_V_2_1 "/>
</bind>
</comp>

<comp id="879" class="1005" name="dv_dt_V_2_2_reg_879">
<pin_list>
<pin id="880" dir="0" index="0" bw="85" slack="2"/>
<pin id="881" dir="1" index="1" bw="85" slack="2"/>
</pin_list>
<bind>
<opset="dv_dt_V_2_2 "/>
</bind>
</comp>

<comp id="885" class="1005" name="i_9_reg_885">
<pin_list>
<pin id="886" dir="0" index="0" bw="2" slack="1"/>
<pin id="887" dir="1" index="1" bw="2" slack="2147483647"/>
</pin_list>
<bind>
<opset="i_9 "/>
</bind>
</comp>

<comp id="892" class="1005" name="i_10_reg_892">
<pin_list>
<pin id="893" dir="0" index="0" bw="2" slack="1"/>
<pin id="894" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="i_10 "/>
</bind>
</comp>

<comp id="915" class="1005" name="dr_dt_V_2_load_reg_915">
<pin_list>
<pin id="916" dir="0" index="0" bw="85" slack="1"/>
<pin id="917" dir="1" index="1" bw="85" slack="1"/>
</pin_list>
<bind>
<opset="dr_dt_V_2_load "/>
</bind>
</comp>

<comp id="920" class="1005" name="dr_dt_V_2_1_load_reg_920">
<pin_list>
<pin id="921" dir="0" index="0" bw="85" slack="1"/>
<pin id="922" dir="1" index="1" bw="85" slack="1"/>
</pin_list>
<bind>
<opset="dr_dt_V_2_1_load "/>
</bind>
</comp>

<comp id="925" class="1005" name="dr_dt_V_2_2_load_reg_925">
<pin_list>
<pin id="926" dir="0" index="0" bw="85" slack="1"/>
<pin id="927" dir="1" index="1" bw="85" slack="1"/>
</pin_list>
<bind>
<opset="dr_dt_V_2_2_load "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="61"><net_src comp="12" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="65"><net_src comp="12" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="69"><net_src comp="12" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="73"><net_src comp="12" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="77"><net_src comp="12" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="81"><net_src comp="12" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="85"><net_src comp="12" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="89"><net_src comp="12" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="93"><net_src comp="12" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="97"><net_src comp="12" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="101"><net_src comp="12" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="105"><net_src comp="12" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="109"><net_src comp="12" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="113"><net_src comp="12" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="117"><net_src comp="12" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="121"><net_src comp="12" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="125"><net_src comp="12" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="129"><net_src comp="12" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="133"><net_src comp="12" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="137"><net_src comp="12" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="141"><net_src comp="12" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="145"><net_src comp="12" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="149"><net_src comp="12" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="154"><net_src comp="14" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="155"><net_src comp="10" pin="0"/><net_sink comp="150" pin=1"/></net>

<net id="160"><net_src comp="16" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="161"><net_src comp="6" pin="0"/><net_sink comp="156" pin=1"/></net>

<net id="166"><net_src comp="18" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="167"><net_src comp="2" pin="0"/><net_sink comp="162" pin=1"/></net>

<net id="173"><net_src comp="4" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="174"><net_src comp="34" pin="0"/><net_sink comp="168" pin=1"/></net>

<net id="180"><net_src comp="168" pin="3"/><net_sink comp="175" pin=0"/></net>

<net id="186"><net_src comp="4" pin="0"/><net_sink comp="181" pin=0"/></net>

<net id="187"><net_src comp="34" pin="0"/><net_sink comp="181" pin=1"/></net>

<net id="188"><net_src comp="181" pin="3"/><net_sink comp="175" pin=0"/></net>

<net id="194"><net_src comp="8" pin="0"/><net_sink comp="189" pin=0"/></net>

<net id="195"><net_src comp="34" pin="0"/><net_sink comp="189" pin=1"/></net>

<net id="201"><net_src comp="189" pin="3"/><net_sink comp="196" pin=0"/></net>

<net id="207"><net_src comp="8" pin="0"/><net_sink comp="202" pin=0"/></net>

<net id="208"><net_src comp="34" pin="0"/><net_sink comp="202" pin=1"/></net>

<net id="209"><net_src comp="202" pin="3"/><net_sink comp="196" pin=0"/></net>

<net id="221"><net_src comp="46" pin="0"/><net_sink comp="210" pin=0"/></net>

<net id="230"><net_src comp="48" pin="0"/><net_sink comp="222" pin=0"/></net>

<net id="231"><net_src comp="0" pin="0"/><net_sink comp="222" pin=2"/></net>

<net id="240"><net_src comp="56" pin="0"/><net_sink comp="232" pin=0"/></net>

<net id="241"><net_src comp="0" pin="0"/><net_sink comp="232" pin=5"/></net>

<net id="247"><net_src comp="20" pin="0"/><net_sink comp="242" pin=0"/></net>

<net id="248"><net_src comp="156" pin="2"/><net_sink comp="242" pin=1"/></net>

<net id="249"><net_src comp="22" pin="0"/><net_sink comp="242" pin=2"/></net>

<net id="255"><net_src comp="24" pin="0"/><net_sink comp="250" pin=0"/></net>

<net id="256"><net_src comp="156" pin="2"/><net_sink comp="250" pin=1"/></net>

<net id="257"><net_src comp="26" pin="0"/><net_sink comp="250" pin=2"/></net>

<net id="261"><net_src comp="250" pin="3"/><net_sink comp="258" pin=0"/></net>

<net id="266"><net_src comp="242" pin="3"/><net_sink comp="262" pin=0"/></net>

<net id="267"><net_src comp="258" pin="1"/><net_sink comp="262" pin=1"/></net>

<net id="273"><net_src comp="28" pin="0"/><net_sink comp="268" pin=0"/></net>

<net id="274"><net_src comp="162" pin="2"/><net_sink comp="268" pin=1"/></net>

<net id="275"><net_src comp="22" pin="0"/><net_sink comp="268" pin=2"/></net>

<net id="281"><net_src comp="30" pin="0"/><net_sink comp="276" pin=0"/></net>

<net id="282"><net_src comp="162" pin="2"/><net_sink comp="276" pin=1"/></net>

<net id="283"><net_src comp="26" pin="0"/><net_sink comp="276" pin=2"/></net>

<net id="287"><net_src comp="276" pin="3"/><net_sink comp="284" pin=0"/></net>

<net id="292"><net_src comp="268" pin="3"/><net_sink comp="288" pin=0"/></net>

<net id="293"><net_src comp="284" pin="1"/><net_sink comp="288" pin=1"/></net>

<net id="298"><net_src comp="32" pin="0"/><net_sink comp="294" pin=0"/></net>

<net id="305"><net_src comp="299" pin="1"/><net_sink comp="302" pin=0"/></net>

<net id="310"><net_src comp="302" pin="1"/><net_sink comp="306" pin=1"/></net>

<net id="314"><net_src comp="306" pin="2"/><net_sink comp="311" pin=0"/></net>

<net id="315"><net_src comp="311" pin="1"/><net_sink comp="168" pin=2"/></net>

<net id="320"><net_src comp="299" pin="1"/><net_sink comp="316" pin=0"/></net>

<net id="321"><net_src comp="36" pin="0"/><net_sink comp="316" pin=1"/></net>

<net id="326"><net_src comp="299" pin="1"/><net_sink comp="322" pin=0"/></net>

<net id="327"><net_src comp="42" pin="0"/><net_sink comp="322" pin=1"/></net>

<net id="332"><net_src comp="32" pin="0"/><net_sink comp="328" pin=0"/></net>

<net id="337"><net_src comp="175" pin="3"/><net_sink comp="333" pin=0"/></net>

<net id="342"><net_src comp="175" pin="3"/><net_sink comp="338" pin=0"/></net>

<net id="347"><net_src comp="175" pin="3"/><net_sink comp="343" pin=0"/></net>

<net id="358"><net_src comp="352" pin="1"/><net_sink comp="355" pin=0"/></net>

<net id="363"><net_src comp="352" pin="1"/><net_sink comp="359" pin=0"/></net>

<net id="364"><net_src comp="36" pin="0"/><net_sink comp="359" pin=1"/></net>

<net id="369"><net_src comp="352" pin="1"/><net_sink comp="365" pin=0"/></net>

<net id="370"><net_src comp="42" pin="0"/><net_sink comp="365" pin=1"/></net>

<net id="375"><net_src comp="355" pin="1"/><net_sink comp="371" pin=0"/></net>

<net id="376"><net_src comp="44" pin="0"/><net_sink comp="371" pin=1"/></net>

<net id="380"><net_src comp="371" pin="2"/><net_sink comp="377" pin=0"/></net>

<net id="385"><net_src comp="377" pin="1"/><net_sink comp="381" pin=1"/></net>

<net id="389"><net_src comp="381" pin="2"/><net_sink comp="386" pin=0"/></net>

<net id="390"><net_src comp="386" pin="1"/><net_sink comp="181" pin=2"/></net>

<net id="395"><net_src comp="32" pin="0"/><net_sink comp="391" pin=0"/></net>

<net id="400"><net_src comp="175" pin="3"/><net_sink comp="396" pin=0"/></net>

<net id="405"><net_src comp="175" pin="3"/><net_sink comp="401" pin=0"/></net>

<net id="410"><net_src comp="175" pin="3"/><net_sink comp="406" pin=0"/></net>

<net id="421"><net_src comp="415" pin="1"/><net_sink comp="418" pin=0"/></net>

<net id="422"><net_src comp="418" pin="1"/><net_sink comp="189" pin=2"/></net>

<net id="427"><net_src comp="415" pin="1"/><net_sink comp="423" pin=0"/></net>

<net id="428"><net_src comp="36" pin="0"/><net_sink comp="423" pin=1"/></net>

<net id="433"><net_src comp="415" pin="1"/><net_sink comp="429" pin=0"/></net>

<net id="434"><net_src comp="42" pin="0"/><net_sink comp="429" pin=1"/></net>

<net id="439"><net_src comp="32" pin="0"/><net_sink comp="435" pin=0"/></net>

<net id="444"><net_src comp="196" pin="3"/><net_sink comp="440" pin=0"/></net>

<net id="449"><net_src comp="196" pin="3"/><net_sink comp="445" pin=0"/></net>

<net id="454"><net_src comp="196" pin="3"/><net_sink comp="450" pin=0"/></net>

<net id="465"><net_src comp="459" pin="1"/><net_sink comp="462" pin=0"/></net>

<net id="470"><net_src comp="459" pin="1"/><net_sink comp="466" pin=0"/></net>

<net id="471"><net_src comp="36" pin="0"/><net_sink comp="466" pin=1"/></net>

<net id="476"><net_src comp="459" pin="1"/><net_sink comp="472" pin=0"/></net>

<net id="477"><net_src comp="42" pin="0"/><net_sink comp="472" pin=1"/></net>

<net id="482"><net_src comp="462" pin="1"/><net_sink comp="478" pin=0"/></net>

<net id="483"><net_src comp="44" pin="0"/><net_sink comp="478" pin=1"/></net>

<net id="487"><net_src comp="478" pin="2"/><net_sink comp="484" pin=0"/></net>

<net id="488"><net_src comp="484" pin="1"/><net_sink comp="202" pin=2"/></net>

<net id="493"><net_src comp="32" pin="0"/><net_sink comp="489" pin=0"/></net>

<net id="498"><net_src comp="196" pin="3"/><net_sink comp="494" pin=0"/></net>

<net id="503"><net_src comp="196" pin="3"/><net_sink comp="499" pin=0"/></net>

<net id="508"><net_src comp="196" pin="3"/><net_sink comp="504" pin=0"/></net>

<net id="516"><net_src comp="513" pin="1"/><net_sink comp="210" pin=4"/></net>

<net id="521"><net_src comp="513" pin="1"/><net_sink comp="517" pin=0"/></net>

<net id="522"><net_src comp="36" pin="0"/><net_sink comp="517" pin=1"/></net>

<net id="527"><net_src comp="513" pin="1"/><net_sink comp="523" pin=0"/></net>

<net id="528"><net_src comp="42" pin="0"/><net_sink comp="523" pin=1"/></net>

<net id="532"><net_src comp="529" pin="1"/><net_sink comp="210" pin=6"/></net>

<net id="536"><net_src comp="533" pin="1"/><net_sink comp="210" pin=7"/></net>

<net id="540"><net_src comp="537" pin="1"/><net_sink comp="210" pin=8"/></net>

<net id="544"><net_src comp="541" pin="1"/><net_sink comp="210" pin=1"/></net>

<net id="548"><net_src comp="545" pin="1"/><net_sink comp="210" pin=2"/></net>

<net id="552"><net_src comp="549" pin="1"/><net_sink comp="210" pin=3"/></net>

<net id="556"><net_src comp="553" pin="1"/><net_sink comp="222" pin=3"/></net>

<net id="560"><net_src comp="557" pin="1"/><net_sink comp="222" pin=4"/></net>

<net id="564"><net_src comp="561" pin="1"/><net_sink comp="222" pin=5"/></net>

<net id="590"><net_src comp="54" pin="0"/><net_sink comp="583" pin=0"/></net>

<net id="591"><net_src comp="574" pin="1"/><net_sink comp="583" pin=1"/></net>

<net id="592"><net_src comp="577" pin="1"/><net_sink comp="583" pin=2"/></net>

<net id="593"><net_src comp="580" pin="1"/><net_sink comp="583" pin=3"/></net>

<net id="601"><net_src comp="54" pin="0"/><net_sink comp="594" pin=0"/></net>

<net id="602"><net_src comp="565" pin="1"/><net_sink comp="594" pin=1"/></net>

<net id="603"><net_src comp="568" pin="1"/><net_sink comp="594" pin=2"/></net>

<net id="604"><net_src comp="571" pin="1"/><net_sink comp="594" pin=3"/></net>

<net id="609"><net_src comp="594" pin="5"/><net_sink comp="605" pin=0"/></net>

<net id="610"><net_src comp="583" pin="5"/><net_sink comp="605" pin=1"/></net>

<net id="615"><net_src comp="210" pin="9"/><net_sink comp="611" pin=0"/></net>

<net id="620"><net_src comp="605" pin="2"/><net_sink comp="616" pin=0"/></net>

<net id="625"><net_src comp="210" pin="9"/><net_sink comp="621" pin=0"/></net>

<net id="630"><net_src comp="605" pin="2"/><net_sink comp="626" pin=0"/></net>

<net id="635"><net_src comp="210" pin="9"/><net_sink comp="631" pin=0"/></net>

<net id="640"><net_src comp="605" pin="2"/><net_sink comp="636" pin=0"/></net>

<net id="648"><net_src comp="645" pin="1"/><net_sink comp="232" pin=1"/></net>

<net id="652"><net_src comp="649" pin="1"/><net_sink comp="232" pin=2"/></net>

<net id="656"><net_src comp="653" pin="1"/><net_sink comp="232" pin=3"/></net>

<net id="660"><net_src comp="58" pin="1"/><net_sink comp="657" pin=0"/></net>

<net id="661"><net_src comp="657" pin="1"/><net_sink comp="294" pin=1"/></net>

<net id="662"><net_src comp="657" pin="1"/><net_sink comp="299" pin=0"/></net>

<net id="663"><net_src comp="657" pin="1"/><net_sink comp="348" pin=1"/></net>

<net id="667"><net_src comp="62" pin="1"/><net_sink comp="664" pin=0"/></net>

<net id="668"><net_src comp="664" pin="1"/><net_sink comp="338" pin=1"/></net>

<net id="669"><net_src comp="664" pin="1"/><net_sink comp="541" pin=0"/></net>

<net id="673"><net_src comp="66" pin="1"/><net_sink comp="670" pin=0"/></net>

<net id="674"><net_src comp="670" pin="1"/><net_sink comp="333" pin=1"/></net>

<net id="675"><net_src comp="670" pin="1"/><net_sink comp="545" pin=0"/></net>

<net id="679"><net_src comp="70" pin="1"/><net_sink comp="676" pin=0"/></net>

<net id="680"><net_src comp="676" pin="1"/><net_sink comp="343" pin=1"/></net>

<net id="681"><net_src comp="676" pin="1"/><net_sink comp="549" pin=0"/></net>

<net id="685"><net_src comp="150" pin="2"/><net_sink comp="682" pin=0"/></net>

<net id="686"><net_src comp="682" pin="1"/><net_sink comp="210" pin=5"/></net>

<net id="690"><net_src comp="262" pin="2"/><net_sink comp="687" pin=0"/></net>

<net id="691"><net_src comp="687" pin="1"/><net_sink comp="306" pin=0"/></net>

<net id="692"><net_src comp="687" pin="1"/><net_sink comp="381" pin=0"/></net>

<net id="696"><net_src comp="288" pin="2"/><net_sink comp="693" pin=0"/></net>

<net id="697"><net_src comp="693" pin="1"/><net_sink comp="222" pin=1"/></net>

<net id="698"><net_src comp="693" pin="1"/><net_sink comp="232" pin=4"/></net>

<net id="702"><net_src comp="299" pin="1"/><net_sink comp="699" pin=0"/></net>

<net id="706"><net_src comp="168" pin="3"/><net_sink comp="703" pin=0"/></net>

<net id="707"><net_src comp="703" pin="1"/><net_sink comp="175" pin=0"/></net>

<net id="714"><net_src comp="322" pin="2"/><net_sink comp="711" pin=0"/></net>

<net id="715"><net_src comp="711" pin="1"/><net_sink comp="348" pin=0"/></net>

<net id="719"><net_src comp="74" pin="1"/><net_sink comp="716" pin=0"/></net>

<net id="720"><net_src comp="716" pin="1"/><net_sink comp="328" pin=1"/></net>

<net id="721"><net_src comp="716" pin="1"/><net_sink comp="352" pin=0"/></net>

<net id="722"><net_src comp="716" pin="1"/><net_sink comp="411" pin=1"/></net>

<net id="726"><net_src comp="78" pin="1"/><net_sink comp="723" pin=0"/></net>

<net id="727"><net_src comp="723" pin="1"/><net_sink comp="401" pin=1"/></net>

<net id="728"><net_src comp="723" pin="1"/><net_sink comp="574" pin=0"/></net>

<net id="732"><net_src comp="82" pin="1"/><net_sink comp="729" pin=0"/></net>

<net id="733"><net_src comp="729" pin="1"/><net_sink comp="396" pin=1"/></net>

<net id="734"><net_src comp="729" pin="1"/><net_sink comp="577" pin=0"/></net>

<net id="738"><net_src comp="86" pin="1"/><net_sink comp="735" pin=0"/></net>

<net id="739"><net_src comp="735" pin="1"/><net_sink comp="406" pin=1"/></net>

<net id="740"><net_src comp="735" pin="1"/><net_sink comp="580" pin=0"/></net>

<net id="744"><net_src comp="352" pin="1"/><net_sink comp="741" pin=0"/></net>

<net id="751"><net_src comp="365" pin="2"/><net_sink comp="748" pin=0"/></net>

<net id="752"><net_src comp="748" pin="1"/><net_sink comp="411" pin=0"/></net>

<net id="756"><net_src comp="181" pin="3"/><net_sink comp="753" pin=0"/></net>

<net id="757"><net_src comp="753" pin="1"/><net_sink comp="175" pin=0"/></net>

<net id="761"><net_src comp="90" pin="1"/><net_sink comp="758" pin=0"/></net>

<net id="762"><net_src comp="758" pin="1"/><net_sink comp="391" pin=1"/></net>

<net id="763"><net_src comp="758" pin="1"/><net_sink comp="415" pin=0"/></net>

<net id="764"><net_src comp="758" pin="1"/><net_sink comp="455" pin=1"/></net>

<net id="768"><net_src comp="94" pin="1"/><net_sink comp="765" pin=0"/></net>

<net id="769"><net_src comp="765" pin="1"/><net_sink comp="445" pin=1"/></net>

<net id="770"><net_src comp="765" pin="1"/><net_sink comp="529" pin=0"/></net>

<net id="774"><net_src comp="98" pin="1"/><net_sink comp="771" pin=0"/></net>

<net id="775"><net_src comp="771" pin="1"/><net_sink comp="440" pin=1"/></net>

<net id="776"><net_src comp="771" pin="1"/><net_sink comp="533" pin=0"/></net>

<net id="780"><net_src comp="102" pin="1"/><net_sink comp="777" pin=0"/></net>

<net id="781"><net_src comp="777" pin="1"/><net_sink comp="450" pin=1"/></net>

<net id="782"><net_src comp="777" pin="1"/><net_sink comp="537" pin=0"/></net>

<net id="786"><net_src comp="415" pin="1"/><net_sink comp="783" pin=0"/></net>

<net id="793"><net_src comp="429" pin="2"/><net_sink comp="790" pin=0"/></net>

<net id="794"><net_src comp="790" pin="1"/><net_sink comp="455" pin=0"/></net>

<net id="798"><net_src comp="189" pin="3"/><net_sink comp="795" pin=0"/></net>

<net id="799"><net_src comp="795" pin="1"/><net_sink comp="196" pin=0"/></net>

<net id="803"><net_src comp="106" pin="1"/><net_sink comp="800" pin=0"/></net>

<net id="804"><net_src comp="800" pin="1"/><net_sink comp="435" pin=1"/></net>

<net id="805"><net_src comp="800" pin="1"/><net_sink comp="459" pin=0"/></net>

<net id="806"><net_src comp="800" pin="1"/><net_sink comp="509" pin=1"/></net>

<net id="810"><net_src comp="110" pin="1"/><net_sink comp="807" pin=0"/></net>

<net id="811"><net_src comp="807" pin="1"/><net_sink comp="499" pin=1"/></net>

<net id="812"><net_src comp="807" pin="1"/><net_sink comp="565" pin=0"/></net>

<net id="816"><net_src comp="114" pin="1"/><net_sink comp="813" pin=0"/></net>

<net id="817"><net_src comp="813" pin="1"/><net_sink comp="494" pin=1"/></net>

<net id="818"><net_src comp="813" pin="1"/><net_sink comp="568" pin=0"/></net>

<net id="822"><net_src comp="118" pin="1"/><net_sink comp="819" pin=0"/></net>

<net id="823"><net_src comp="819" pin="1"/><net_sink comp="504" pin=1"/></net>

<net id="824"><net_src comp="819" pin="1"/><net_sink comp="571" pin=0"/></net>

<net id="828"><net_src comp="459" pin="1"/><net_sink comp="825" pin=0"/></net>

<net id="835"><net_src comp="472" pin="2"/><net_sink comp="832" pin=0"/></net>

<net id="836"><net_src comp="832" pin="1"/><net_sink comp="509" pin=0"/></net>

<net id="840"><net_src comp="202" pin="3"/><net_sink comp="837" pin=0"/></net>

<net id="841"><net_src comp="837" pin="1"/><net_sink comp="196" pin=0"/></net>

<net id="845"><net_src comp="122" pin="1"/><net_sink comp="842" pin=0"/></net>

<net id="846"><net_src comp="842" pin="1"/><net_sink comp="489" pin=1"/></net>

<net id="847"><net_src comp="842" pin="1"/><net_sink comp="513" pin=0"/></net>

<net id="848"><net_src comp="842" pin="1"/><net_sink comp="641" pin=1"/></net>

<net id="852"><net_src comp="126" pin="1"/><net_sink comp="849" pin=0"/></net>

<net id="853"><net_src comp="849" pin="1"/><net_sink comp="553" pin=0"/></net>

<net id="854"><net_src comp="849" pin="1"/><net_sink comp="626" pin=1"/></net>

<net id="858"><net_src comp="130" pin="1"/><net_sink comp="855" pin=0"/></net>

<net id="859"><net_src comp="855" pin="1"/><net_sink comp="557" pin=0"/></net>

<net id="860"><net_src comp="855" pin="1"/><net_sink comp="616" pin=1"/></net>

<net id="864"><net_src comp="134" pin="1"/><net_sink comp="861" pin=0"/></net>

<net id="865"><net_src comp="861" pin="1"/><net_sink comp="561" pin=0"/></net>

<net id="866"><net_src comp="861" pin="1"/><net_sink comp="636" pin=1"/></net>

<net id="870"><net_src comp="138" pin="1"/><net_sink comp="867" pin=0"/></net>

<net id="871"><net_src comp="867" pin="1"/><net_sink comp="621" pin=1"/></net>

<net id="872"><net_src comp="867" pin="1"/><net_sink comp="645" pin=0"/></net>

<net id="876"><net_src comp="142" pin="1"/><net_sink comp="873" pin=0"/></net>

<net id="877"><net_src comp="873" pin="1"/><net_sink comp="611" pin=1"/></net>

<net id="878"><net_src comp="873" pin="1"/><net_sink comp="649" pin=0"/></net>

<net id="882"><net_src comp="146" pin="1"/><net_sink comp="879" pin=0"/></net>

<net id="883"><net_src comp="879" pin="1"/><net_sink comp="631" pin=1"/></net>

<net id="884"><net_src comp="879" pin="1"/><net_sink comp="653" pin=0"/></net>

<net id="888"><net_src comp="513" pin="1"/><net_sink comp="885" pin=0"/></net>

<net id="895"><net_src comp="523" pin="2"/><net_sink comp="892" pin=0"/></net>

<net id="896"><net_src comp="892" pin="1"/><net_sink comp="641" pin=0"/></net>

<net id="918"><net_src comp="553" pin="1"/><net_sink comp="915" pin=0"/></net>

<net id="919"><net_src comp="915" pin="1"/><net_sink comp="222" pin=3"/></net>

<net id="923"><net_src comp="557" pin="1"/><net_sink comp="920" pin=0"/></net>

<net id="924"><net_src comp="920" pin="1"/><net_sink comp="222" pin=4"/></net>

<net id="928"><net_src comp="561" pin="1"/><net_sink comp="925" pin=0"/></net>

<net id="929"><net_src comp="925" pin="1"/><net_sink comp="222" pin=5"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: out_r | {10 12 13 14 }
 - Input state : 
	Port: ode_fpga : out_offset | {1 }
	Port: ode_fpga : in_r | {2 3 4 5 }
	Port: ode_fpga : in_offset | {1 }
	Port: ode_fpga : c | {6 7 8 9 }
	Port: ode_fpga : mu_V_read | {1 }
  - Chain level:
	State 1
		tmp_53_cast : 1
		empty : 2
		tmp_55_cast : 1
		empty_74 : 2
		store_ln57 : 1
	State 2
		loop_index29_t_cast5 : 1
		empty_75 : 2
		p_cast : 3
		in_addr : 4
		exitcond116 : 1
		empty_76 : 1
		br_ln0 : 2
		r_in_V_0 : 5
		store_ln0 : 1
	State 3
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
	State 4
		loop_index26_cast : 1
		exitcond105 : 1
		empty_77 : 1
		br_ln0 : 2
		add_ptr_sum : 2
		add_ptr_sum_cast6 : 3
		empty_78 : 4
		p_cast7 : 5
		in_addr_1 : 6
		v_in_V_0 : 7
		store_ln0 : 1
	State 5
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
	State 6
		loop_index23_t_cast : 1
		exitcond94 : 1
		empty_79 : 1
		br_ln0 : 2
		c_addr : 2
		cr_V_0 : 3
		store_ln0 : 1
	State 7
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
	State 8
		loop_index20_cast : 1
		exitcond83 : 1
		empty_80 : 1
		br_ln0 : 2
		sum2 : 2
		sum2_cast : 3
		c_addr_1 : 4
		cv_V_0 : 5
		store_ln63 : 1
	State 9
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
	State 10
		icmp_ln63 : 1
		i_10 : 1
		br_ln63 : 2
		dv_dt_V_0 : 1
		call_ln0 : 1
	State 11
		tmp : 1
		tmp_5 : 1
		dr_dt_V_0 : 2
		store_ln65 : 1
		store_ln859 : 3
		store_ln64 : 1
		store_ln64 : 3
		store_ln65 : 1
		store_ln859 : 3
	State 12
	State 13
		call_ln0 : 1
	State 14


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------|---------|---------|---------|---------|
| Operation|         Functional Unit        |   DSP   |  Delay  |    FF   |   LUT   |
|----------|--------------------------------|---------|---------|---------|---------|
|          |       grp_vel_der_fu_210       |    61   | 16.1186 |   3823  |  16501  |
|   call   | grp_ode_fpga_Pipeline_1_fu_222 |    0    |    0    |    2    |    46   |
|          | grp_ode_fpga_Pipeline_2_fu_232 |    0    |    0    |    2    |    57   |
|----------|--------------------------------|---------|---------|---------|---------|
|          |         empty_75_fu_306        |    0    |    0    |    0    |    20   |
|          |         empty_76_fu_322        |    0    |    0    |    0    |    10   |
|          |         empty_77_fu_365        |    0    |    0    |    0    |    10   |
|          |       add_ptr_sum_fu_371       |    0    |    0    |    0    |    11   |
|    add   |         empty_78_fu_381        |    0    |    0    |    0    |    20   |
|          |         empty_79_fu_429        |    0    |    0    |    0    |    10   |
|          |         empty_80_fu_472        |    0    |    0    |    0    |    10   |
|          |           sum2_fu_478          |    0    |    0    |    0    |    11   |
|          |           i_10_fu_523          |    0    |    0    |    0    |    10   |
|          |        dr_dt_V_0_fu_605        |    0    |    0    |    0    |    92   |
|----------|--------------------------------|---------|---------|---------|---------|
|          |       exitcond116_fu_316       |    0    |    0    |    0    |    8    |
|          |       exitcond105_fu_359       |    0    |    0    |    0    |    8    |
|   icmp   |        exitcond94_fu_423       |    0    |    0    |    0    |    8    |
|          |        exitcond83_fu_466       |    0    |    0    |    0    |    8    |
|          |        icmp_ln63_fu_517        |    0    |    0    |    0    |    8    |
|----------|--------------------------------|---------|---------|---------|---------|
|    sub   |          empty_fu_262          |    0    |    0    |    0    |    20   |
|          |         empty_74_fu_288        |    0    |    0    |    0    |    14   |
|----------|--------------------------------|---------|---------|---------|---------|
|    mux   |           tmp_fu_583           |    0    |    0    |    0    |    14   |
|          |          tmp_5_fu_594          |    0    |    0    |    0    |    14   |
|----------|--------------------------------|---------|---------|---------|---------|
|          |     mu_V_read_2_read_fu_150    |    0    |    0    |    0    |    0    |
|   read   |   in_offset_read_read_fu_156   |    0    |    0    |    0    |    0    |
|          |   out_offset_read_read_fu_162  |    0    |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|---------|
|          |          tmp_s_fu_242          |    0    |    0    |    0    |    0    |
|bitconcatenate|          tmp_14_fu_250         |    0    |    0    |    0    |    0    |
|          |          tmp_15_fu_268         |    0    |    0    |    0    |    0    |
|          |          tmp_16_fu_276         |    0    |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|---------|
|          |       tmp_53_cast_fu_258       |    0    |    0    |    0    |    0    |
|          |       tmp_55_cast_fu_284       |    0    |    0    |    0    |    0    |
|          |   loop_index29_t_cast5_fu_302  |    0    |    0    |    0    |    0    |
|          |          p_cast_fu_311         |    0    |    0    |    0    |    0    |
|   zext   |    loop_index26_cast_fu_355    |    0    |    0    |    0    |    0    |
|          |    add_ptr_sum_cast6_fu_377    |    0    |    0    |    0    |    0    |
|          |         p_cast7_fu_386         |    0    |    0    |    0    |    0    |
|          |   loop_index23_t_cast_fu_418   |    0    |    0    |    0    |    0    |
|          |    loop_index20_cast_fu_462    |    0    |    0    |    0    |    0    |
|          |        sum2_cast_fu_484        |    0    |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|---------|
|   Total  |                                |    61   | 16.1186 |   3827  |  16910  |
|----------|--------------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+---------------------------+--------+
|                           |   FF   |
+---------------------------+--------+
|      c_addr_1_reg_837     |    3   |
|       c_addr_reg_795      |    3   |
|      cr_V_2_1_reg_771     |   85   |
|      cr_V_2_2_reg_777     |   85   |
|       cr_V_2_reg_765      |   85   |
|      cv_V_2_1_reg_813     |   85   |
|      cv_V_2_2_reg_819     |   85   |
|       cv_V_2_reg_807      |   85   |
|  dr_dt_V_2_1_load_reg_920 |   85   |
|    dr_dt_V_2_1_reg_855    |   85   |
|  dr_dt_V_2_2_load_reg_925 |   85   |
|    dr_dt_V_2_2_reg_861    |   85   |
|   dr_dt_V_2_load_reg_915  |   85   |
|     dr_dt_V_2_reg_849     |   85   |
|    dv_dt_V_2_1_reg_873    |   85   |
|    dv_dt_V_2_2_reg_879    |   85   |
|     dv_dt_V_2_reg_867     |   85   |
|      empty_74_reg_693     |    6   |
|      empty_76_reg_711     |    2   |
|      empty_77_reg_748     |    2   |
|      empty_79_reg_790     |    2   |
|      empty_80_reg_832     |    2   |
|       empty_reg_687       |   15   |
|        i_10_reg_892       |    2   |
|        i_9_reg_885        |    2   |
|         i_reg_842         |    2   |
|     in_addr_1_reg_753     |   15   |
|      in_addr_reg_703      |   15   |
|loop_index20_t_load_reg_825|    2   |
|   loop_index20_t_reg_800  |    2   |
|loop_index23_t_load_reg_783|    2   |
|   loop_index23_t_reg_758  |    2   |
|loop_index26_t_load_reg_741|    2   |
|   loop_index26_t_reg_716  |    2   |
|loop_index29_t_load_reg_699|    2   |
|   loop_index29_t_reg_657  |    2   |
|    mu_V_read_2_reg_682    |   85   |
|     r_in_V_2_1_reg_670    |   85   |
|     r_in_V_2_2_reg_676    |   85   |
|      r_in_V_2_reg_664     |   85   |
|     v_in_V_2_1_reg_729    |   85   |
|     v_in_V_2_2_reg_735    |   85   |
|      v_in_V_2_reg_723     |   85   |
+---------------------------+--------+
|           Total           |  1957  |
+---------------------------+--------+

* Multiplexer (MUX) list: 
|--------------------------------|------|------|------|--------||---------||---------|
|              Comp              |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|--------------------------------|------|------|------|--------||---------||---------|
|        grp_access_fu_175       |  p0  |   4  |  15  |   60   ||    20   |
|        grp_access_fu_196       |  p0  |   4  |   3  |   12   ||    20   |
| grp_ode_fpga_Pipeline_1_fu_222 |  p3  |   2  |  85  |   170  ||    9    |
| grp_ode_fpga_Pipeline_1_fu_222 |  p4  |   2  |  85  |   170  ||    9    |
| grp_ode_fpga_Pipeline_1_fu_222 |  p5  |   2  |  85  |   170  ||    9    |
|--------------------------------|------|------|------|--------||---------||---------|
|              Total             |      |      |      |   582  ||  8.4172 ||    67   |
|--------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   61   |   16   |  3827  |  16910 |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    8   |    -   |   67   |
|  Register |    -   |    -   |  1957  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   61   |   24   |  5784  |  16977 |
+-----------+--------+--------+--------+--------+
