// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2016.3
// Copyright (C) 1986-2016 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module read_data (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        input_r_address0,
        input_r_ce0,
        input_r_q0,
        buf_r_address0,
        buf_r_ce0,
        buf_r_we0,
        buf_r_d0,
        buf_r_q0
);

parameter    ap_ST_fsm_state1 = 4'b1;
parameter    ap_ST_fsm_pp0_stage0 = 4'b10;
parameter    ap_ST_fsm_pp0_stage1 = 4'b100;
parameter    ap_ST_fsm_state5 = 4'b1000;
parameter    ap_const_lv32_0 = 32'b00000000000000000000000000000000;
parameter    ap_const_lv32_1 = 32'b1;
parameter    ap_const_lv32_2 = 32'b10;
parameter    ap_const_lv7_0 = 7'b0000000;
parameter    ap_const_lv4_0 = 4'b0000;
parameter    ap_const_lv7_40 = 7'b1000000;
parameter    ap_const_lv7_1 = 7'b1;
parameter    ap_const_lv4_1 = 4'b1;
parameter    ap_const_lv4_8 = 4'b1000;
parameter    ap_const_lv3_0 = 3'b000;
parameter    ap_const_lv7_F = 7'b1111;
parameter    ap_const_lv8_7F = 8'b1111111;
parameter    ap_const_lv32_7F = 32'b1111111;
parameter    ap_const_lv128_lc_1 = 128'b11111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111;
parameter    ap_const_lv32_3 = 32'b11;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
output  [5:0] input_r_address0;
output   input_r_ce0;
input  [15:0] input_r_q0;
output  [2:0] buf_r_address0;
output   buf_r_ce0;
output   buf_r_we0;
output  [127:0] buf_r_d0;
input  [127:0] buf_r_q0;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg input_r_ce0;
reg buf_r_ce0;
reg buf_r_we0;

reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [3:0] ap_CS_fsm;
wire   [0:0] ap_CS_fsm_state1;
reg   [6:0] indvar_flatten_reg_79;
reg   [3:0] r_reg_90;
reg   [3:0] c_reg_101;
wire   [0:0] exitcond_flatten_fu_112_p2;
reg   [0:0] exitcond_flatten_reg_332;
wire   [0:0] ap_CS_fsm_pp0_stage0;
wire   [6:0] indvar_flatten_next_fu_118_p2;
reg   [6:0] indvar_flatten_next_reg_336;
reg    ap_enable_reg_pp0_iter0;
wire   [3:0] r_cast4_mid2_v_fu_144_p3;
reg   [3:0] r_cast4_mid2_v_reg_341;
reg   [2:0] buf_addr_reg_351;
wire   [2:0] tmp_2_fu_184_p1;
reg   [2:0] tmp_2_reg_356;
wire   [3:0] c_2_fu_188_p2;
reg   [3:0] c_2_reg_361;
wire   [6:0] tmp_8_fu_201_p2;
reg   [6:0] tmp_8_reg_366;
wire   [0:0] ap_CS_fsm_pp0_stage1;
wire   [0:0] tmp_3_fu_207_p2;
reg   [0:0] tmp_3_reg_371;
wire   [7:0] tmp_5_fu_213_p1;
reg   [7:0] tmp_5_reg_378;
wire   [127:0] tmp_18_fu_239_p2;
reg   [127:0] tmp_18_reg_384;
reg    ap_enable_reg_pp0_iter1;
reg   [6:0] indvar_flatten_phi_fu_83_p4;
reg   [3:0] r_phi_fu_94_p4;
reg   [3:0] c_phi_fu_105_p4;
wire   [31:0] sum_cast_fu_179_p1;
wire   [31:0] r_cast4_mid2_fu_152_p1;
wire   [0:0] exitcond5_fu_130_p2;
wire   [3:0] r_2_fu_124_p2;
wire   [2:0] tmp_fu_157_p1;
wire   [3:0] c_mid2_fu_136_p3;
wire   [5:0] c_cast2_fu_169_p1;
wire   [5:0] tmp_mid2_fu_161_p3;
wire   [5:0] sum_fu_173_p2;
wire   [6:0] tmp_7_fu_194_p3;
wire   [7:0] tmp_10_fu_221_p2;
wire   [7:0] tmp_13_fu_227_p3;
wire   [127:0] tmp_9_fu_217_p1;
wire   [127:0] tmp_15_fu_235_p1;
wire   [7:0] tmp_6_fu_245_p1;
wire   [7:0] tmp_11_fu_248_p3;
wire   [7:0] tmp_12_fu_254_p3;
wire   [7:0] tmp_14_fu_260_p2;
reg   [127:0] tmp_19_fu_274_p4;
wire   [127:0] tmp_16_fu_266_p1;
wire   [127:0] tmp_17_fu_270_p1;
wire   [127:0] tmp_21_fu_289_p2;
wire   [127:0] tmp_22_fu_295_p2;
wire   [127:0] p_demorgan_fu_301_p2;
wire   [127:0] tmp_23_fu_307_p2;
wire   [127:0] tmp_20_fu_283_p3;
wire   [127:0] tmp_24_fu_313_p2;
wire   [127:0] tmp_25_fu_319_p2;
wire   [0:0] ap_CS_fsm_state5;
reg   [3:0] ap_NS_fsm;

// power-on initialization
initial begin
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 4'b1;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_continue)) begin
            ap_done_reg <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_state5)) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & ~(exitcond_flatten_fu_112_p2 == 1'b0))) begin
            ap_enable_reg_pp0_iter0 <= 1'b0;
        end else if (((ap_CS_fsm_state1 == 1'b1) & ~((ap_start == 1'b0) | (ap_done_reg == 1'b1)))) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage1) & (exitcond_flatten_reg_332 == 1'b0))) begin
            ap_enable_reg_pp0_iter1 <= 1'b1;
        end else if ((((ap_CS_fsm_state1 == 1'b1) & ~((ap_start == 1'b0) | (ap_done_reg == 1'b1))) | ((1'b1 == ap_CS_fsm_pp0_stage1) & ~(exitcond_flatten_reg_332 == 1'b0)))) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (exitcond_flatten_reg_332 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        c_reg_101 <= c_2_reg_361;
    end else if (((ap_CS_fsm_state1 == 1'b1) & ~((ap_start == 1'b0) | (ap_done_reg == 1'b1)))) begin
        c_reg_101 <= ap_const_lv4_0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (exitcond_flatten_reg_332 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        indvar_flatten_reg_79 <= indvar_flatten_next_reg_336;
    end else if (((ap_CS_fsm_state1 == 1'b1) & ~((ap_start == 1'b0) | (ap_done_reg == 1'b1)))) begin
        indvar_flatten_reg_79 <= ap_const_lv7_0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (exitcond_flatten_reg_332 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        r_reg_90 <= r_cast4_mid2_v_reg_341;
    end else if (((ap_CS_fsm_state1 == 1'b1) & ~((ap_start == 1'b0) | (ap_done_reg == 1'b1)))) begin
        r_reg_90 <= ap_const_lv4_0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (exitcond_flatten_fu_112_p2 == 1'b0))) begin
        buf_addr_reg_351 <= r_cast4_mid2_fu_152_p1;
        tmp_2_reg_356 <= tmp_2_fu_184_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_fu_112_p2 == 1'b0))) begin
        c_2_reg_361 <= c_2_fu_188_p2;
        r_cast4_mid2_v_reg_341 <= r_cast4_mid2_v_fu_144_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
        exitcond_flatten_reg_332 <= exitcond_flatten_fu_112_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter0))) begin
        indvar_flatten_next_reg_336 <= indvar_flatten_next_fu_118_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage1) & (exitcond_flatten_reg_332 == 1'b0))) begin
        tmp_18_reg_384 <= tmp_18_fu_239_p2;
        tmp_3_reg_371 <= tmp_3_fu_207_p2;
        tmp_5_reg_378[6 : 4] <= tmp_5_fu_213_p1[6 : 4];
        tmp_8_reg_366[6 : 4] <= tmp_8_fu_201_p2[6 : 4];
    end
end

always @ (*) begin
    if (((1'b1 == ap_done_reg) | (1'b1 == ap_CS_fsm_state5))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_start) & (ap_CS_fsm_state1 == 1'b1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        buf_r_ce0 = 1'b1;
    end else begin
        buf_r_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (exitcond_flatten_reg_332 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        buf_r_we0 = 1'b1;
    end else begin
        buf_r_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (exitcond_flatten_reg_332 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        c_phi_fu_105_p4 = c_2_reg_361;
    end else begin
        c_phi_fu_105_p4 = c_reg_101;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (exitcond_flatten_reg_332 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        indvar_flatten_phi_fu_83_p4 = indvar_flatten_next_reg_336;
    end else begin
        indvar_flatten_phi_fu_83_p4 = indvar_flatten_reg_79;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter0))) begin
        input_r_ce0 = 1'b1;
    end else begin
        input_r_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (exitcond_flatten_reg_332 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        r_phi_fu_94_p4 = r_cast4_mid2_v_reg_341;
    end else begin
        r_phi_fu_94_p4 = r_reg_90;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (~((ap_start == 1'b0) | (ap_done_reg == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_pp0_stage0 : begin
            if (~((1'b1 == ap_enable_reg_pp0_iter0) & ~(exitcond_flatten_fu_112_p2 == 1'b0))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end
        end
        ap_ST_fsm_pp0_stage1 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[ap_const_lv32_1];

assign ap_CS_fsm_pp0_stage1 = ap_CS_fsm[ap_const_lv32_2];

assign ap_CS_fsm_state1 = ap_CS_fsm[ap_const_lv32_0];

assign ap_CS_fsm_state5 = ap_CS_fsm[ap_const_lv32_3];

assign buf_r_address0 = buf_addr_reg_351;

assign buf_r_d0 = (tmp_24_fu_313_p2 | tmp_25_fu_319_p2);

assign c_2_fu_188_p2 = (ap_const_lv4_1 + c_mid2_fu_136_p3);

assign c_cast2_fu_169_p1 = c_mid2_fu_136_p3;

assign c_mid2_fu_136_p3 = ((exitcond5_fu_130_p2[0:0] === 1'b1) ? ap_const_lv4_0 : c_phi_fu_105_p4);

assign exitcond5_fu_130_p2 = ((c_phi_fu_105_p4 == ap_const_lv4_8) ? 1'b1 : 1'b0);

assign exitcond_flatten_fu_112_p2 = ((indvar_flatten_phi_fu_83_p4 == ap_const_lv7_40) ? 1'b1 : 1'b0);

assign indvar_flatten_next_fu_118_p2 = (indvar_flatten_phi_fu_83_p4 + ap_const_lv7_1);

assign input_r_address0 = sum_cast_fu_179_p1;

assign p_demorgan_fu_301_p2 = (tmp_21_fu_289_p2 & tmp_22_fu_295_p2);

assign r_2_fu_124_p2 = (ap_const_lv4_1 + r_phi_fu_94_p4);

assign r_cast4_mid2_fu_152_p1 = r_cast4_mid2_v_fu_144_p3;

assign r_cast4_mid2_v_fu_144_p3 = ((exitcond5_fu_130_p2[0:0] === 1'b1) ? r_2_fu_124_p2 : r_phi_fu_94_p4);

assign sum_cast_fu_179_p1 = sum_fu_173_p2;

assign sum_fu_173_p2 = (c_cast2_fu_169_p1 + tmp_mid2_fu_161_p3);

assign tmp_10_fu_221_p2 = (tmp_5_fu_213_p1 ^ ap_const_lv8_7F);

assign tmp_11_fu_248_p3 = ((tmp_3_reg_371[0:0] === 1'b1) ? tmp_5_reg_378 : tmp_6_fu_245_p1);

assign tmp_12_fu_254_p3 = ((tmp_3_reg_371[0:0] === 1'b1) ? tmp_6_fu_245_p1 : tmp_5_reg_378);

assign tmp_13_fu_227_p3 = ((tmp_3_fu_207_p2[0:0] === 1'b1) ? tmp_10_fu_221_p2 : tmp_5_fu_213_p1);

assign tmp_14_fu_260_p2 = (tmp_11_fu_248_p3 ^ ap_const_lv8_7F);

assign tmp_15_fu_235_p1 = tmp_13_fu_227_p3;

assign tmp_16_fu_266_p1 = tmp_12_fu_254_p3;

assign tmp_17_fu_270_p1 = tmp_14_fu_260_p2;

assign tmp_18_fu_239_p2 = tmp_9_fu_217_p1 << tmp_15_fu_235_p1;

integer ap_tvar_int_0;

always @ (tmp_18_reg_384) begin
    for (ap_tvar_int_0 = 128 - 1; ap_tvar_int_0 >= 0; ap_tvar_int_0 = ap_tvar_int_0 - 1) begin
        if (ap_tvar_int_0 > ap_const_lv32_7F - ap_const_lv32_0) begin
            tmp_19_fu_274_p4[ap_tvar_int_0] = 1'b0;
        end else begin
            tmp_19_fu_274_p4[ap_tvar_int_0] = tmp_18_reg_384[ap_const_lv32_7F - ap_tvar_int_0];
        end
    end
end

assign tmp_20_fu_283_p3 = ((tmp_3_reg_371[0:0] === 1'b1) ? tmp_19_fu_274_p4 : tmp_18_reg_384);

assign tmp_21_fu_289_p2 = ap_const_lv128_lc_1 << tmp_16_fu_266_p1;

assign tmp_22_fu_295_p2 = ap_const_lv128_lc_1 >> tmp_17_fu_270_p1;

assign tmp_23_fu_307_p2 = (p_demorgan_fu_301_p2 ^ ap_const_lv128_lc_1);

assign tmp_24_fu_313_p2 = (buf_r_q0 & tmp_23_fu_307_p2);

assign tmp_25_fu_319_p2 = (tmp_20_fu_283_p3 & p_demorgan_fu_301_p2);

assign tmp_2_fu_184_p1 = c_mid2_fu_136_p3[2:0];

assign tmp_3_fu_207_p2 = ((tmp_7_fu_194_p3 > tmp_8_fu_201_p2) ? 1'b1 : 1'b0);

assign tmp_5_fu_213_p1 = tmp_7_fu_194_p3;

assign tmp_6_fu_245_p1 = tmp_8_reg_366;

assign tmp_7_fu_194_p3 = {{tmp_2_reg_356}, {ap_const_lv4_0}};

assign tmp_8_fu_201_p2 = (tmp_7_fu_194_p3 | ap_const_lv7_F);

assign tmp_9_fu_217_p1 = input_r_q0;

assign tmp_fu_157_p1 = r_cast4_mid2_v_fu_144_p3[2:0];

assign tmp_mid2_fu_161_p3 = {{tmp_fu_157_p1}, {ap_const_lv3_0}};

always @ (posedge ap_clk) begin
    tmp_8_reg_366[3:0] <= 4'b1111;
    tmp_5_reg_378[3:0] <= 4'b0000;
    tmp_5_reg_378[7] <= 1'b0;
end

endmodule //read_data
