Analysis & Elaboration report for varint_encoder
Mon Feb 13 15:18:10 2017
Quartus Prime Version 16.0.0 Build 211 04/27/2016 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Elaboration Summary
  3. Parallel Compilation
  4. Analysis & Elaboration IP Cores Summary
  5. Source assignments for in_fifo:in0|in_fifo_fifo_160_2524una:fifo_0|scfifo:scfifo_component|scfifo_off1:auto_generated|a_dpfifo_5ad1:dpfifo|altsyncram_afp1:FIFOram
  6. Source assignments for out_fifo:out0|out_fifo_fifo_160_sbgry4a:fifo_0|scfifo:scfifo_component|scfifo_pef1:auto_generated|a_dpfifo_69d1:dpfifo|altsyncram_cdp1:FIFOram
  7. Parameter Settings for User Entity Instance: in_fifo:in0|in_fifo_fifo_160_2524una:fifo_0|scfifo:scfifo_component
  8. Parameter Settings for User Entity Instance: out_fifo:out0|out_fifo_fifo_160_sbgry4a:fifo_0|scfifo:scfifo_component
  9. scfifo Parameter Settings by Entity Instance
 10. Analysis & Elaboration Settings
 11. Analysis & Elaboration Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2016 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+---------------------------------------------------------------------------------+
; Analysis & Elaboration Summary                                                  ;
+-------------------------------+-------------------------------------------------+
; Analysis & Elaboration Status ; Successful - Mon Feb 13 15:18:10 2017           ;
; Quartus Prime Version         ; 16.0.0 Build 211 04/27/2016 SJ Standard Edition ;
; Revision Name                 ; varint_encoder                                  ;
; Top-level Entity Name         ; varint_encoder_top                              ;
; Family                        ; Arria 10                                        ;
; Logic utilization (in ALMs)   ; N/A until Partition Merge                       ;
; Total registers               ; N/A until Partition Merge                       ;
; Total pins                    ; N/A until Partition Merge                       ;
; Total virtual pins            ; N/A until Partition Merge                       ;
; Total block memory bits       ; N/A until Partition Merge                       ;
; Total PLLs                    ; N/A until Partition Merge                       ;
+-------------------------------+-------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 32          ;
; Maximum allowed            ; 16          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------+
; Analysis & Elaboration IP Cores Summary                                                                             ;
+--------+--------------+---------+--------------+--------------+-----------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                   ; IP Include File ;
+--------+--------------+---------+--------------+--------------+-----------------------------------+-----------------+
; N/A    ; fifo         ; 16.0    ; N/A          ; N/A          ; |varint_encoder_top|in_fifo:in0   ; in_fifo.qsys    ;
; N/A    ; fifo         ; 16.0    ; N/A          ; N/A          ; |varint_encoder_top|out_fifo:out0 ; out_fifo.qsys   ;
+--------+--------------+---------+--------------+--------------+-----------------------------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for in_fifo:in0|in_fifo_fifo_160_2524una:fifo_0|scfifo:scfifo_component|scfifo_off1:auto_generated|a_dpfifo_5ad1:dpfifo|altsyncram_afp1:FIFOram ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                   ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                    ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for out_fifo:out0|out_fifo_fifo_160_sbgry4a:fifo_0|scfifo:scfifo_component|scfifo_pef1:auto_generated|a_dpfifo_69d1:dpfifo|altsyncram_cdp1:FIFOram ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                      ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                       ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: in_fifo:in0|in_fifo_fifo_160_2524una:fifo_0|scfifo:scfifo_component ;
+-------------------------+-------------+--------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                     ;
+-------------------------+-------------+--------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                               ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                             ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                             ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                           ;
; lpm_width               ; 32          ; Signed Integer                                                           ;
; LPM_NUMWORDS            ; 1024        ; Signed Integer                                                           ;
; LPM_WIDTHU              ; 10          ; Signed Integer                                                           ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                  ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                                  ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                                  ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                  ;
; ADD_RAM_OUTPUT_REGISTER ; ON          ; Untyped                                                                  ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                  ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                  ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                  ;
; USE_EAB                 ; ON          ; Untyped                                                                  ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                  ;
; DEVICE_FAMILY           ; Arria 10    ; Untyped                                                                  ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                  ;
; CBXI_PARAMETER          ; scfifo_off1 ; Untyped                                                                  ;
+-------------------------+-------------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: out_fifo:out0|out_fifo_fifo_160_sbgry4a:fifo_0|scfifo:scfifo_component ;
+-------------------------+-------------+-----------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                        ;
+-------------------------+-------------+-----------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                  ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                              ;
; lpm_width               ; 8           ; Signed Integer                                                              ;
; LPM_NUMWORDS            ; 4096        ; Signed Integer                                                              ;
; LPM_WIDTHU              ; 12          ; Signed Integer                                                              ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                     ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                                     ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                                     ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                     ;
; ADD_RAM_OUTPUT_REGISTER ; ON          ; Untyped                                                                     ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                     ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                     ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                     ;
; USE_EAB                 ; ON          ; Untyped                                                                     ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                     ;
; DEVICE_FAMILY           ; Arria 10    ; Untyped                                                                     ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                     ;
; CBXI_PARAMETER          ; scfifo_pef1 ; Untyped                                                                     ;
+-------------------------+-------------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; scfifo Parameter Settings by Entity Instance                                                        ;
+----------------------------+------------------------------------------------------------------------+
; Name                       ; Value                                                                  ;
+----------------------------+------------------------------------------------------------------------+
; Number of entity instances ; 2                                                                      ;
; Entity Instance            ; in_fifo:in0|in_fifo_fifo_160_2524una:fifo_0|scfifo:scfifo_component    ;
;     -- FIFO Type           ; Single Clock                                                           ;
;     -- lpm_width           ; 32                                                                     ;
;     -- LPM_NUMWORDS        ; 1024                                                                   ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                    ;
;     -- USE_EAB             ; ON                                                                     ;
; Entity Instance            ; out_fifo:out0|out_fifo_fifo_160_sbgry4a:fifo_0|scfifo:scfifo_component ;
;     -- FIFO Type           ; Single Clock                                                           ;
;     -- lpm_width           ; 8                                                                      ;
;     -- LPM_NUMWORDS        ; 4096                                                                   ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                    ;
;     -- USE_EAB             ; ON                                                                     ;
+----------------------------+------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Elaboration Settings                                                                                           ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 10AS066N3F40E2SGE2 ;                    ;
; Top-level entity name                                                           ; varint_encoder_top ; varint_encoder     ;
; Family name                                                                     ; Arria 10           ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                       ; Off                ; Off                ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; PowerPlay Power Optimization During Synthesis                                   ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Rows Reported in Synthesis Migration Checks                           ; 5000               ; 5000               ;
; Synthesis Migration Checks for Stratix 10                                       ; Off                ; Off                ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Synthesis Seed                                                                  ; 1                  ; 1                  ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
; Disable DSP Negate Inferencing                                                  ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+---------------------------------+
; Analysis & Elaboration Messages ;
+---------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Elaboration
    Info: Version 16.0.0 Build 211 04/27/2016 SJ Standard Edition
    Info: Processing started: Mon Feb 13 15:17:59 2017
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off varint_encoder -c varint_encoder --analysis_and_elaboration
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 16 of the 16 processors detected
Info (16260): Previously generated files were detected in the Qsys file generation directory ("/home/mladmon/workspace/firework/varint_encoder/in_fifo/").
Info (16261): Skipped generation of the Qsys file "/home/mladmon/workspace/firework/varint_encoder/in_fifo.qsys" based on the current IP regeneration policy. You can review your IP regeneration policy in the IP Settings page of the Settings dialog box.
Info (16260): Previously generated files were detected in the Qsys file generation directory ("/home/mladmon/workspace/firework/varint_encoder/out_fifo/").
Info (16261): Skipped generation of the Qsys file "/home/mladmon/workspace/firework/varint_encoder/out_fifo.qsys" based on the current IP regeneration policy. You can review your IP regeneration policy in the IP Settings page of the Settings dialog box.
Info (12021): Found 1 design units, including 1 entities, in source file varint_encoder_top.v
    Info (12023): Found entity 1: varint_encoder_top File: /home/mladmon/workspace/firework/varint_encoder/varint_encoder_top.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file in_fifo/synth/in_fifo.v
    Info (12023): Found entity 1: in_fifo File: /home/mladmon/workspace/firework/varint_encoder/in_fifo/synth/in_fifo.v Line: 6
Info (12021): Found 1 design units, including 0 entities, in source file in_fifo/synth/in_fifo_cfg.v
    Info (12022): Found design unit 1: in_fifo_cfg:config File: /home/mladmon/workspace/firework/varint_encoder/in_fifo/synth/in_fifo_cfg.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file in_fifo/fifo_160/synth/in_fifo_fifo_160_2524una.v
    Info (12023): Found entity 1: in_fifo_fifo_160_2524una File: /home/mladmon/workspace/firework/varint_encoder/in_fifo/fifo_160/synth/in_fifo_fifo_160_2524una.v Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file out_fifo/synth/out_fifo.v
    Info (12023): Found entity 1: out_fifo File: /home/mladmon/workspace/firework/varint_encoder/out_fifo/synth/out_fifo.v Line: 6
Info (12021): Found 1 design units, including 0 entities, in source file out_fifo/synth/out_fifo_cfg.v
    Info (12022): Found design unit 1: out_fifo_cfg:config File: /home/mladmon/workspace/firework/varint_encoder/out_fifo/synth/out_fifo_cfg.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file out_fifo/fifo_160/synth/out_fifo_fifo_160_sbgry4a.v
    Info (12023): Found entity 1: out_fifo_fifo_160_sbgry4a File: /home/mladmon/workspace/firework/varint_encoder/out_fifo/fifo_160/synth/out_fifo_fifo_160_sbgry4a.v Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file controller.v
    Info (12023): Found entity 1: controller File: /home/mladmon/workspace/firework/varint_encoder/controller.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file datapath.v
    Info (12023): Found entity 1: datapath File: /home/mladmon/workspace/firework/varint_encoder/datapath.v Line: 3
Warning (12019): Can't analyze file -- file extender_8to32.v is missing
Info (12127): Elaborating entity "varint_encoder_top" for the top level hierarchy
Info (12128): Elaborating entity "in_fifo" for hierarchy "in_fifo:in0" File: /home/mladmon/workspace/firework/varint_encoder/varint_encoder_top.v Line: 57
Info (12128): Elaborating entity "in_fifo_fifo_160_2524una" for hierarchy "in_fifo:in0|in_fifo_fifo_160_2524una:fifo_0" File: /home/mladmon/workspace/firework/varint_encoder/in_fifo/synth/in_fifo.v Line: 26
Info (12128): Elaborating entity "scfifo" for hierarchy "in_fifo:in0|in_fifo_fifo_160_2524una:fifo_0|scfifo:scfifo_component" File: /home/mladmon/workspace/firework/varint_encoder/in_fifo/fifo_160/synth/in_fifo_fifo_160_2524una.v Line: 57
Info (12130): Elaborated megafunction instantiation "in_fifo:in0|in_fifo_fifo_160_2524una:fifo_0|scfifo:scfifo_component" File: /home/mladmon/workspace/firework/varint_encoder/in_fifo/fifo_160/synth/in_fifo_fifo_160_2524una.v Line: 57
Info (12133): Instantiated megafunction "in_fifo:in0|in_fifo_fifo_160_2524una:fifo_0|scfifo:scfifo_component" with the following parameter: File: /home/mladmon/workspace/firework/varint_encoder/in_fifo/fifo_160/synth/in_fifo_fifo_160_2524una.v Line: 57
    Info (12134): Parameter "add_ram_output_register" = "ON"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "intended_device_family" = "Arria 10"
    Info (12134): Parameter "lpm_hint" = "RAM_BLOCK_TYPE=M20K"
    Info (12134): Parameter "lpm_numwords" = "1024"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "32"
    Info (12134): Parameter "lpm_widthu" = "10"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_off1.tdf
    Info (12023): Found entity 1: scfifo_off1 File: /home/mladmon/workspace/firework/varint_encoder/db/scfifo_off1.tdf Line: 25
Info (12128): Elaborating entity "scfifo_off1" for hierarchy "in_fifo:in0|in_fifo_fifo_160_2524una:fifo_0|scfifo:scfifo_component|scfifo_off1:auto_generated" File: /home/mladmon/workspace/altera/16.0/quartus/libraries/megafunctions/scfifo.tdf Line: 300
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_5ad1.tdf
    Info (12023): Found entity 1: a_dpfifo_5ad1 File: /home/mladmon/workspace/firework/varint_encoder/db/a_dpfifo_5ad1.tdf Line: 33
Info (12128): Elaborating entity "a_dpfifo_5ad1" for hierarchy "in_fifo:in0|in_fifo_fifo_160_2524una:fifo_0|scfifo:scfifo_component|scfifo_off1:auto_generated|a_dpfifo_5ad1:dpfifo" File: /home/mladmon/workspace/firework/varint_encoder/db/scfifo_off1.tdf Line: 37
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_afp1.tdf
    Info (12023): Found entity 1: altsyncram_afp1 File: /home/mladmon/workspace/firework/varint_encoder/db/altsyncram_afp1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_afp1" for hierarchy "in_fifo:in0|in_fifo_fifo_160_2524una:fifo_0|scfifo:scfifo_component|scfifo_off1:auto_generated|a_dpfifo_5ad1:dpfifo|altsyncram_afp1:FIFOram" File: /home/mladmon/workspace/firework/varint_encoder/db/a_dpfifo_5ad1.tdf Line: 45
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_te8.tdf
    Info (12023): Found entity 1: cmpr_te8 File: /home/mladmon/workspace/firework/varint_encoder/db/cmpr_te8.tdf Line: 23
Info (12128): Elaborating entity "cmpr_te8" for hierarchy "in_fifo:in0|in_fifo_fifo_160_2524una:fifo_0|scfifo:scfifo_component|scfifo_off1:auto_generated|a_dpfifo_5ad1:dpfifo|cmpr_te8:almost_full_comparer" File: /home/mladmon/workspace/firework/varint_encoder/db/a_dpfifo_5ad1.tdf Line: 53
Info (12128): Elaborating entity "cmpr_te8" for hierarchy "in_fifo:in0|in_fifo_fifo_160_2524una:fifo_0|scfifo:scfifo_component|scfifo_off1:auto_generated|a_dpfifo_5ad1:dpfifo|cmpr_te8:two_comparison" File: /home/mladmon/workspace/firework/varint_encoder/db/a_dpfifo_5ad1.tdf Line: 54
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_1ra.tdf
    Info (12023): Found entity 1: cntr_1ra File: /home/mladmon/workspace/firework/varint_encoder/db/cntr_1ra.tdf Line: 26
Info (12128): Elaborating entity "cntr_1ra" for hierarchy "in_fifo:in0|in_fifo_fifo_160_2524una:fifo_0|scfifo:scfifo_component|scfifo_off1:auto_generated|a_dpfifo_5ad1:dpfifo|cntr_1ra:rd_ptr_msb" File: /home/mladmon/workspace/firework/varint_encoder/db/a_dpfifo_5ad1.tdf Line: 55
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_ls6.tdf
    Info (12023): Found entity 1: cntr_ls6 File: /home/mladmon/workspace/firework/varint_encoder/db/cntr_ls6.tdf Line: 26
Info (12128): Elaborating entity "cntr_ls6" for hierarchy "in_fifo:in0|in_fifo_fifo_160_2524una:fifo_0|scfifo:scfifo_component|scfifo_off1:auto_generated|a_dpfifo_5ad1:dpfifo|cntr_ls6:usedw_counter" File: /home/mladmon/workspace/firework/varint_encoder/db/a_dpfifo_5ad1.tdf Line: 56
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_9sa.tdf
    Info (12023): Found entity 1: cntr_9sa File: /home/mladmon/workspace/firework/varint_encoder/db/cntr_9sa.tdf Line: 26
Info (12128): Elaborating entity "cntr_9sa" for hierarchy "in_fifo:in0|in_fifo_fifo_160_2524una:fifo_0|scfifo:scfifo_component|scfifo_off1:auto_generated|a_dpfifo_5ad1:dpfifo|cntr_9sa:wr_ptr" File: /home/mladmon/workspace/firework/varint_encoder/db/a_dpfifo_5ad1.tdf Line: 57
Info (12128): Elaborating entity "controller" for hierarchy "controller:c0" File: /home/mladmon/workspace/firework/varint_encoder/varint_encoder_top.v Line: 103
Warning (10034): Output port "axs_s0_bid" at controller.v(22) has no driver File: /home/mladmon/workspace/firework/varint_encoder/controller.v Line: 22
Warning (10034): Output port "axs_s0_rid" at controller.v(34) has no driver File: /home/mladmon/workspace/firework/varint_encoder/controller.v Line: 34
Warning (10034): Output port "raw_data_sel" at controller.v(52) has no driver File: /home/mladmon/workspace/firework/varint_encoder/controller.v Line: 52
Warning (10034): Output port "axs_s0_awready" at controller.v(15) has no driver File: /home/mladmon/workspace/firework/varint_encoder/controller.v Line: 15
Warning (10034): Output port "axs_s0_wready" at controller.v(19) has no driver File: /home/mladmon/workspace/firework/varint_encoder/controller.v Line: 19
Warning (10034): Output port "axs_s0_bvalid" at controller.v(23) has no driver File: /home/mladmon/workspace/firework/varint_encoder/controller.v Line: 23
Warning (10034): Output port "axs_s0_arready" at controller.v(31) has no driver File: /home/mladmon/workspace/firework/varint_encoder/controller.v Line: 31
Warning (10034): Output port "axs_s0_rlast" at controller.v(35) has no driver File: /home/mladmon/workspace/firework/varint_encoder/controller.v Line: 35
Warning (10034): Output port "axs_s0_rvalid" at controller.v(36) has no driver File: /home/mladmon/workspace/firework/varint_encoder/controller.v Line: 36
Warning (10034): Output port "in_pop" at controller.v(41) has no driver File: /home/mladmon/workspace/firework/varint_encoder/controller.v Line: 41
Warning (10034): Output port "in_push" at controller.v(42) has no driver File: /home/mladmon/workspace/firework/varint_encoder/controller.v Line: 42
Warning (10034): Output port "varint_in_sel" at controller.v(44) has no driver File: /home/mladmon/workspace/firework/varint_encoder/controller.v Line: 44
Warning (10034): Output port "varint_clr" at controller.v(45) has no driver File: /home/mladmon/workspace/firework/varint_encoder/controller.v Line: 45
Warning (10034): Output port "varint_ld" at controller.v(46) has no driver File: /home/mladmon/workspace/firework/varint_encoder/controller.v Line: 46
Warning (10034): Output port "varint_out_sel" at controller.v(47) has no driver File: /home/mladmon/workspace/firework/varint_encoder/controller.v Line: 47
Warning (10034): Output port "raw_data_clr" at controller.v(50) has no driver File: /home/mladmon/workspace/firework/varint_encoder/controller.v Line: 50
Warning (10034): Output port "raw_data_ld" at controller.v(51) has no driver File: /home/mladmon/workspace/firework/varint_encoder/controller.v Line: 51
Warning (10034): Output port "byte_sel" at controller.v(54) has no driver File: /home/mladmon/workspace/firework/varint_encoder/controller.v Line: 54
Warning (10034): Output port "out_pop" at controller.v(58) has no driver File: /home/mladmon/workspace/firework/varint_encoder/controller.v Line: 58
Warning (10034): Output port "out_push" at controller.v(60) has no driver File: /home/mladmon/workspace/firework/varint_encoder/controller.v Line: 60
Info (12128): Elaborating entity "datapath" for hierarchy "datapath:d0" File: /home/mladmon/workspace/firework/varint_encoder/varint_encoder_top.v Line: 120
Warning (10034): Output port "out" at datapath.v(11) has no driver File: /home/mladmon/workspace/firework/varint_encoder/datapath.v Line: 11
Warning (10034): Output port "gt_eq_128" at datapath.v(18) has no driver File: /home/mladmon/workspace/firework/varint_encoder/datapath.v Line: 18
Info (12128): Elaborating entity "out_fifo" for hierarchy "out_fifo:out0" File: /home/mladmon/workspace/firework/varint_encoder/varint_encoder_top.v Line: 131
Info (12128): Elaborating entity "out_fifo_fifo_160_sbgry4a" for hierarchy "out_fifo:out0|out_fifo_fifo_160_sbgry4a:fifo_0" File: /home/mladmon/workspace/firework/varint_encoder/out_fifo/synth/out_fifo.v Line: 26
Info (12128): Elaborating entity "scfifo" for hierarchy "out_fifo:out0|out_fifo_fifo_160_sbgry4a:fifo_0|scfifo:scfifo_component" File: /home/mladmon/workspace/firework/varint_encoder/out_fifo/fifo_160/synth/out_fifo_fifo_160_sbgry4a.v Line: 57
Info (12130): Elaborated megafunction instantiation "out_fifo:out0|out_fifo_fifo_160_sbgry4a:fifo_0|scfifo:scfifo_component" File: /home/mladmon/workspace/firework/varint_encoder/out_fifo/fifo_160/synth/out_fifo_fifo_160_sbgry4a.v Line: 57
Info (12133): Instantiated megafunction "out_fifo:out0|out_fifo_fifo_160_sbgry4a:fifo_0|scfifo:scfifo_component" with the following parameter: File: /home/mladmon/workspace/firework/varint_encoder/out_fifo/fifo_160/synth/out_fifo_fifo_160_sbgry4a.v Line: 57
    Info (12134): Parameter "add_ram_output_register" = "ON"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "intended_device_family" = "Arria 10"
    Info (12134): Parameter "lpm_hint" = "RAM_BLOCK_TYPE=M20K"
    Info (12134): Parameter "lpm_numwords" = "4096"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "8"
    Info (12134): Parameter "lpm_widthu" = "12"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_pef1.tdf
    Info (12023): Found entity 1: scfifo_pef1 File: /home/mladmon/workspace/firework/varint_encoder/db/scfifo_pef1.tdf Line: 25
Info (12128): Elaborating entity "scfifo_pef1" for hierarchy "out_fifo:out0|out_fifo_fifo_160_sbgry4a:fifo_0|scfifo:scfifo_component|scfifo_pef1:auto_generated" File: /home/mladmon/workspace/altera/16.0/quartus/libraries/megafunctions/scfifo.tdf Line: 300
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_69d1.tdf
    Info (12023): Found entity 1: a_dpfifo_69d1 File: /home/mladmon/workspace/firework/varint_encoder/db/a_dpfifo_69d1.tdf Line: 33
Info (12128): Elaborating entity "a_dpfifo_69d1" for hierarchy "out_fifo:out0|out_fifo_fifo_160_sbgry4a:fifo_0|scfifo:scfifo_component|scfifo_pef1:auto_generated|a_dpfifo_69d1:dpfifo" File: /home/mladmon/workspace/firework/varint_encoder/db/scfifo_pef1.tdf Line: 37
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_cdp1.tdf
    Info (12023): Found entity 1: altsyncram_cdp1 File: /home/mladmon/workspace/firework/varint_encoder/db/altsyncram_cdp1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_cdp1" for hierarchy "out_fifo:out0|out_fifo_fifo_160_sbgry4a:fifo_0|scfifo:scfifo_component|scfifo_pef1:auto_generated|a_dpfifo_69d1:dpfifo|altsyncram_cdp1:FIFOram" File: /home/mladmon/workspace/firework/varint_encoder/db/a_dpfifo_69d1.tdf Line: 45
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_ve8.tdf
    Info (12023): Found entity 1: cmpr_ve8 File: /home/mladmon/workspace/firework/varint_encoder/db/cmpr_ve8.tdf Line: 23
Info (12128): Elaborating entity "cmpr_ve8" for hierarchy "out_fifo:out0|out_fifo_fifo_160_sbgry4a:fifo_0|scfifo:scfifo_component|scfifo_pef1:auto_generated|a_dpfifo_69d1:dpfifo|cmpr_ve8:almost_full_comparer" File: /home/mladmon/workspace/firework/varint_encoder/db/a_dpfifo_69d1.tdf Line: 53
Info (12128): Elaborating entity "cmpr_ve8" for hierarchy "out_fifo:out0|out_fifo_fifo_160_sbgry4a:fifo_0|scfifo:scfifo_component|scfifo_pef1:auto_generated|a_dpfifo_69d1:dpfifo|cmpr_ve8:two_comparison" File: /home/mladmon/workspace/firework/varint_encoder/db/a_dpfifo_69d1.tdf Line: 54
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_asa.tdf
    Info (12023): Found entity 1: cntr_asa File: /home/mladmon/workspace/firework/varint_encoder/db/cntr_asa.tdf Line: 26
Info (12128): Elaborating entity "cntr_asa" for hierarchy "out_fifo:out0|out_fifo_fifo_160_sbgry4a:fifo_0|scfifo:scfifo_component|scfifo_pef1:auto_generated|a_dpfifo_69d1:dpfifo|cntr_asa:rd_ptr_msb" File: /home/mladmon/workspace/firework/varint_encoder/db/a_dpfifo_69d1.tdf Line: 55
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_ns6.tdf
    Info (12023): Found entity 1: cntr_ns6 File: /home/mladmon/workspace/firework/varint_encoder/db/cntr_ns6.tdf Line: 26
Info (12128): Elaborating entity "cntr_ns6" for hierarchy "out_fifo:out0|out_fifo_fifo_160_sbgry4a:fifo_0|scfifo:scfifo_component|scfifo_pef1:auto_generated|a_dpfifo_69d1:dpfifo|cntr_ns6:usedw_counter" File: /home/mladmon/workspace/firework/varint_encoder/db/a_dpfifo_69d1.tdf Line: 56
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_bsa.tdf
    Info (12023): Found entity 1: cntr_bsa File: /home/mladmon/workspace/firework/varint_encoder/db/cntr_bsa.tdf Line: 26
Info (12128): Elaborating entity "cntr_bsa" for hierarchy "out_fifo:out0|out_fifo_fifo_160_sbgry4a:fifo_0|scfifo:scfifo_component|scfifo_pef1:auto_generated|a_dpfifo_69d1:dpfifo|cntr_bsa:wr_ptr" File: /home/mladmon/workspace/firework/varint_encoder/db/a_dpfifo_69d1.tdf Line: 57
Info: Quartus Prime Analysis & Elaboration was successful. 0 errors, 24 warnings
    Info: Peak virtual memory: 1662 megabytes
    Info: Processing ended: Mon Feb 13 15:18:10 2017
    Info: Elapsed time: 00:00:11
    Info: Total CPU time (on all processors): 00:00:32


