// Seed: 1474365777
module module_0;
  wire id_2, id_3;
  wire \id_4 ;
  assign module_1.id_4 = 0;
endmodule
program module_1;
  wor id_2;
  wire id_3, id_4;
  assign id_1 = 1;
  assign id_2 = 1;
  module_0 modCall_1 ();
  id_7(
      id_3
  );
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18
);
  inout wire id_18;
  inout wire id_17;
  input wire id_16;
  output wire id_15;
  output wire id_14;
  output wire id_13;
  input wire id_12;
  inout wire id_11;
  inout wire id_10;
  output wire id_9;
  output wire id_8;
  inout wire id_7;
  input wire id_6;
  output wire id_5;
  input wire id_4;
  output wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_19, id_20;
  wire id_21, id_22, id_23, id_24;
  module_0 modCall_1 ();
endmodule
