

================================================================
== Vitis HLS Report for 'top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1331'
================================================================
* Date:           Mon Jan 26 23:11:31 2026

* Version:        2025.1.1 (Build 6214317 on Sep 11 2025)
* Project:        project_1
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.277 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+------------------------------------------------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  |                    Pipeline                    |
    |   min   |   max   |    min    |    max    |  min |  max |                      Type                      |
    +---------+---------+-----------+-----------+------+------+------------------------------------------------+
    |     1027|     1027|  10.270 us|  10.270 us|  1025|  1025|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+-----------+-----------+------+------+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                       |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |               Loop Name               |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_109_12_VITIS_LOOP_110_13  |     1025|     1025|         3|          1|          1|  1024|       yes|
        +---------------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    238|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    2|       0|    261|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|     72|    -|
|Register         |        -|    -|     100|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    2|     100|    571|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      432|  360|  141120|  70560|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|   ~0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------+-----------------------+---------+----+---+-----+-----+
    |           Instance          |         Module        | BRAM_18K| DSP| FF| LUT | URAM|
    +-----------------------------+-----------------------+---------+----+---+-----+-----+
    |mul_24s_24s_48_1_1_U5237     |mul_24s_24s_48_1_1     |        0|   2|  0|   39|    0|
    |sparsemux_99_6_24_1_1_U5238  |sparsemux_99_6_24_1_1  |        0|   0|  0|  222|    0|
    +-----------------------------+-----------------------+---------+----+---+-----+-----+
    |Total                        |                       |        0|   2|  0|  261|    0|
    +-----------------------------+-----------------------+---------+----+---+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln109_1_fu_706_p2      |         +|   0|  0|  16|           9|           1|
    |add_ln109_fu_690_p2        |         +|   0|  0|  18|          11|           1|
    |add_ln110_fu_971_p2        |         +|   0|  0|  14|           7|           5|
    |add_ln112_fu_1039_p2       |         +|   0|  0|  31|          24|          24|
    |and_ln112_10_fu_1165_p2    |       and|   0|  0|   2|           1|           1|
    |and_ln112_11_fu_1183_p2    |       and|   0|  0|   2|           1|           1|
    |and_ln112_6_fu_1059_p2     |       and|   0|  0|   2|           1|           1|
    |and_ln112_7_fu_1121_p2     |       and|   0|  0|   2|           1|           1|
    |and_ln112_8_fu_1135_p2     |       and|   0|  0|   2|           1|           1|
    |and_ln112_9_fu_1159_p2     |       and|   0|  0|   2|           1|           1|
    |icmp_ln109_fu_684_p2       |      icmp|   0|  0|  19|          11|          12|
    |icmp_ln112_3_fu_1081_p2    |      icmp|   0|  0|  14|           7|           2|
    |icmp_ln112_4_fu_1095_p2    |      icmp|   0|  0|  15|           8|           2|
    |icmp_ln112_5_fu_1101_p2    |      icmp|   0|  0|  15|           8|           1|
    |or_ln112_2_fu_1147_p2      |        or|   0|  0|   2|           1|           1|
    |or_ln112_3_fu_1197_p2      |        or|   0|  0|   2|           1|           1|
    |or_ln112_fu_1171_p2        |        or|   0|  0|   2|           1|           1|
    |select_ln109_fu_732_p3     |    select|   0|  0|   8|           1|           9|
    |select_ln110_fu_720_p3     |    select|   0|  0|   6|           1|           1|
    |select_ln112_4_fu_1107_p3  |    select|   0|  0|   2|           1|           1|
    |select_ln112_5_fu_1127_p3  |    select|   0|  0|   2|           1|           1|
    |select_ln112_6_fu_1189_p3  |    select|   0|  0|  24|           1|          23|
    |select_ln112_7_fu_1203_p3  |    select|   0|  0|  24|           1|          24|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    |xor_ln112_5_fu_1053_p2     |       xor|   0|  0|   2|           1|           2|
    |xor_ln112_6_fu_1115_p2     |       xor|   0|  0|   2|           1|           2|
    |xor_ln112_7_fu_1141_p2     |       xor|   0|  0|   2|           1|           2|
    |xor_ln112_8_fu_1153_p2     |       xor|   0|  0|   2|           1|           2|
    |xor_ln112_9_fu_1177_p2     |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0| 238|         106|         128|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------------+----+-----------+-----+-----------+
    |                   Name                  | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_load                  |   9|          2|    9|         18|
    |ap_sig_allocacmp_indvar_flatten230_load  |   9|          2|   11|         22|
    |ap_sig_allocacmp_j_load                  |   9|          2|    7|         14|
    |i_fu_334                                 |   9|          2|    9|         18|
    |indvar_flatten230_fu_338                 |   9|          2|   11|         22|
    |j_fu_330                                 |   9|          2|    7|         14|
    +-----------------------------------------+----+-----------+-----+-----------+
    |Total                                    |  72|         16|   56|        112|
    +-----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                          |   1|   0|    1|          0|
    |ap_done_reg                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg   |   1|   0|    1|          0|
    |i_fu_334                           |   9|   0|    9|          0|
    |indvar_flatten230_fu_338           |  11|   0|   11|          0|
    |j_fu_330                           |   7|   0|    7|          0|
    |select_ln112_7_reg_1251            |  24|   0|   24|          0|
    |tmp_70_reg_1246                    |  24|   0|   24|          0|
    |zext_ln112_reg_1236                |  10|   0|   64|         54|
    |zext_ln112_reg_1236_pp0_iter1_reg  |  10|   0|   64|         54|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              | 100|   0|  208|        108|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------------------------------------------+-----+-----+------------+-----------------------------------------------------------+--------------+
|                           RTL Ports                          | Dir | Bits|  Protocol  |                       Source Object                       |    C Type    |
+--------------------------------------------------------------+-----+-----+------------+-----------------------------------------------------------+--------------+
|ap_clk                                                        |   in|    1|  ap_ctrl_hs|  top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1331|  return value|
|ap_rst                                                        |   in|    1|  ap_ctrl_hs|  top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1331|  return value|
|ap_start                                                      |   in|    1|  ap_ctrl_hs|  top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1331|  return value|
|ap_done                                                       |  out|    1|  ap_ctrl_hs|  top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1331|  return value|
|ap_idle                                                       |  out|    1|  ap_ctrl_hs|  top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1331|  return value|
|ap_ready                                                      |  out|    1|  ap_ctrl_hs|  top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1331|  return value|
|C_1_address0                                                  |  out|   10|   ap_memory|                                                        C_1|         array|
|C_1_ce0                                                       |  out|    1|   ap_memory|                                                        C_1|         array|
|C_1_we0                                                       |  out|    1|   ap_memory|                                                        C_1|         array|
|C_1_d0                                                        |  out|   24|   ap_memory|                                                        C_1|         array|
|scale_1_reload                                                |   in|   24|     ap_none|                                             scale_1_reload|        scalar|
|scale_2_reload                                                |   in|   24|     ap_none|                                             scale_2_reload|        scalar|
|scale_3_reload                                                |   in|   24|     ap_none|                                             scale_3_reload|        scalar|
|scale_4_reload                                                |   in|   24|     ap_none|                                             scale_4_reload|        scalar|
|scale_5_reload                                                |   in|   24|     ap_none|                                             scale_5_reload|        scalar|
|scale_6_reload                                                |   in|   24|     ap_none|                                             scale_6_reload|        scalar|
|scale_7_reload                                                |   in|   24|     ap_none|                                             scale_7_reload|        scalar|
|scale_8_reload                                                |   in|   24|     ap_none|                                             scale_8_reload|        scalar|
|scale_9_reload                                                |   in|   24|     ap_none|                                             scale_9_reload|        scalar|
|scale_10_reload                                               |   in|   24|     ap_none|                                            scale_10_reload|        scalar|
|scale_11_reload                                               |   in|   24|     ap_none|                                            scale_11_reload|        scalar|
|scale_12_reload                                               |   in|   24|     ap_none|                                            scale_12_reload|        scalar|
|scale_13_reload                                               |   in|   24|     ap_none|                                            scale_13_reload|        scalar|
|scale_14_reload                                               |   in|   24|     ap_none|                                            scale_14_reload|        scalar|
|scale_15_reload                                               |   in|   24|     ap_none|                                            scale_15_reload|        scalar|
|scale_16_reload                                               |   in|   24|     ap_none|                                            scale_16_reload|        scalar|
|scale_17_reload                                               |   in|   24|     ap_none|                                            scale_17_reload|        scalar|
|scale_18_reload                                               |   in|   24|     ap_none|                                            scale_18_reload|        scalar|
|scale_19_reload                                               |   in|   24|     ap_none|                                            scale_19_reload|        scalar|
|scale_20_reload                                               |   in|   24|     ap_none|                                            scale_20_reload|        scalar|
|scale_21_reload                                               |   in|   24|     ap_none|                                            scale_21_reload|        scalar|
|scale_22_reload                                               |   in|   24|     ap_none|                                            scale_22_reload|        scalar|
|scale_23_reload                                               |   in|   24|     ap_none|                                            scale_23_reload|        scalar|
|scale_24_reload                                               |   in|   24|     ap_none|                                            scale_24_reload|        scalar|
|scale_25_reload                                               |   in|   24|     ap_none|                                            scale_25_reload|        scalar|
|scale_26_reload                                               |   in|   24|     ap_none|                                            scale_26_reload|        scalar|
|scale_27_reload                                               |   in|   24|     ap_none|                                            scale_27_reload|        scalar|
|scale_28_reload                                               |   in|   24|     ap_none|                                            scale_28_reload|        scalar|
|scale_29_reload                                               |   in|   24|     ap_none|                                            scale_29_reload|        scalar|
|scale_30_reload                                               |   in|   24|     ap_none|                                            scale_30_reload|        scalar|
|scale_31_reload                                               |   in|   24|     ap_none|                                            scale_31_reload|        scalar|
|scale_32_reload                                               |   in|   24|     ap_none|                                            scale_32_reload|        scalar|
|scale_33_reload                                               |   in|   24|     ap_none|                                            scale_33_reload|        scalar|
|scale_34_reload                                               |   in|   24|     ap_none|                                            scale_34_reload|        scalar|
|scale_35_reload                                               |   in|   24|     ap_none|                                            scale_35_reload|        scalar|
|scale_36_reload                                               |   in|   24|     ap_none|                                            scale_36_reload|        scalar|
|scale_37_reload                                               |   in|   24|     ap_none|                                            scale_37_reload|        scalar|
|scale_38_reload                                               |   in|   24|     ap_none|                                            scale_38_reload|        scalar|
|scale_39_reload                                               |   in|   24|     ap_none|                                            scale_39_reload|        scalar|
|scale_40_reload                                               |   in|   24|     ap_none|                                            scale_40_reload|        scalar|
|scale_41_reload                                               |   in|   24|     ap_none|                                            scale_41_reload|        scalar|
|scale_42_reload                                               |   in|   24|     ap_none|                                            scale_42_reload|        scalar|
|scale_43_reload                                               |   in|   24|     ap_none|                                            scale_43_reload|        scalar|
|scale_44_reload                                               |   in|   24|     ap_none|                                            scale_44_reload|        scalar|
|scale_45_reload                                               |   in|   24|     ap_none|                                            scale_45_reload|        scalar|
|scale_46_reload                                               |   in|   24|     ap_none|                                            scale_46_reload|        scalar|
|scale_47_reload                                               |   in|   24|     ap_none|                                            scale_47_reload|        scalar|
|scale_48_reload                                               |   in|   24|     ap_none|                                            scale_48_reload|        scalar|
|scale_49_reload                                               |   in|   24|     ap_none|                                            scale_49_reload|        scalar|
|top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_8_address0  |  out|   10|   ap_memory|        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_8|         array|
|top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_8_ce0       |  out|    1|   ap_memory|        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_8|         array|
|top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_8_q0        |   in|   24|   ap_memory|        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_8|         array|
+--------------------------------------------------------------+-----+-----+------------+-----------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.21>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%j = alloca i32 1" [top.cpp:110]   --->   Operation 6 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [top.cpp:109]   --->   Operation 7 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%indvar_flatten230 = alloca i32 1"   --->   Operation 8 'alloca' 'indvar_flatten230' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_8, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 9 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %C_15, void @empty_7, i32 0, i32 0, void @empty_8, i32 4294967295, i32 0, void @empty_8, void @empty_8, void @empty_8, i32 0, i32 0, i32 0, i32 0, void @empty_8, void @empty_8, i32 4294967295, i32 0, i32 0"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %C_14, void @empty_7, i32 0, i32 0, void @empty_8, i32 4294967295, i32 0, void @empty_8, void @empty_8, void @empty_8, i32 0, i32 0, i32 0, i32 0, void @empty_8, void @empty_8, i32 4294967295, i32 0, i32 0"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %C_13, void @empty_7, i32 0, i32 0, void @empty_8, i32 4294967295, i32 0, void @empty_8, void @empty_8, void @empty_8, i32 0, i32 0, i32 0, i32 0, void @empty_8, void @empty_8, i32 4294967295, i32 0, i32 0"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %C_12, void @empty_7, i32 0, i32 0, void @empty_8, i32 4294967295, i32 0, void @empty_8, void @empty_8, void @empty_8, i32 0, i32 0, i32 0, i32 0, void @empty_8, void @empty_8, i32 4294967295, i32 0, i32 0"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %C_11, void @empty_7, i32 0, i32 0, void @empty_8, i32 4294967295, i32 0, void @empty_8, void @empty_8, void @empty_8, i32 0, i32 0, i32 0, i32 0, void @empty_8, void @empty_8, i32 4294967295, i32 0, i32 0"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %C_10, void @empty_7, i32 0, i32 0, void @empty_8, i32 4294967295, i32 0, void @empty_8, void @empty_8, void @empty_8, i32 0, i32 0, i32 0, i32 0, void @empty_8, void @empty_8, i32 4294967295, i32 0, i32 0"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %C_9, void @empty_7, i32 0, i32 0, void @empty_8, i32 4294967295, i32 0, void @empty_8, void @empty_8, void @empty_8, i32 0, i32 0, i32 0, i32 0, void @empty_8, void @empty_8, i32 4294967295, i32 0, i32 0"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %C_8, void @empty_7, i32 0, i32 0, void @empty_8, i32 4294967295, i32 0, void @empty_8, void @empty_8, void @empty_8, i32 0, i32 0, i32 0, i32 0, void @empty_8, void @empty_8, i32 4294967295, i32 0, i32 0"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %C_7, void @empty_7, i32 0, i32 0, void @empty_8, i32 4294967295, i32 0, void @empty_8, void @empty_8, void @empty_8, i32 0, i32 0, i32 0, i32 0, void @empty_8, void @empty_8, i32 4294967295, i32 0, i32 0"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %C_6, void @empty_7, i32 0, i32 0, void @empty_8, i32 4294967295, i32 0, void @empty_8, void @empty_8, void @empty_8, i32 0, i32 0, i32 0, i32 0, void @empty_8, void @empty_8, i32 4294967295, i32 0, i32 0"   --->   Operation 19 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %C_5, void @empty_7, i32 0, i32 0, void @empty_8, i32 4294967295, i32 0, void @empty_8, void @empty_8, void @empty_8, i32 0, i32 0, i32 0, i32 0, void @empty_8, void @empty_8, i32 4294967295, i32 0, i32 0"   --->   Operation 20 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %C_4, void @empty_7, i32 0, i32 0, void @empty_8, i32 4294967295, i32 0, void @empty_8, void @empty_8, void @empty_8, i32 0, i32 0, i32 0, i32 0, void @empty_8, void @empty_8, i32 4294967295, i32 0, i32 0"   --->   Operation 21 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %C_3, void @empty_7, i32 0, i32 0, void @empty_8, i32 4294967295, i32 0, void @empty_8, void @empty_8, void @empty_8, i32 0, i32 0, i32 0, i32 0, void @empty_8, void @empty_8, i32 4294967295, i32 0, i32 0"   --->   Operation 22 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %C_2, void @empty_7, i32 0, i32 0, void @empty_8, i32 4294967295, i32 0, void @empty_8, void @empty_8, void @empty_8, i32 0, i32 0, i32 0, i32 0, void @empty_8, void @empty_8, i32 4294967295, i32 0, i32 0"   --->   Operation 23 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %C_1, void @empty_7, i32 0, i32 0, void @empty_8, i32 4294967295, i32 0, void @empty_8, void @empty_8, void @empty_8, i32 0, i32 0, i32 0, i32 0, void @empty_8, void @empty_8, i32 4294967295, i32 0, i32 0"   --->   Operation 24 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %C_0, void @empty_7, i32 0, i32 0, void @empty_8, i32 4294967295, i32 0, void @empty_8, void @empty_8, void @empty_8, i32 0, i32 0, i32 0, i32 0, void @empty_8, void @empty_8, i32 4294967295, i32 0, i32 0"   --->   Operation 25 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%scale_49_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_49_reload"   --->   Operation 26 'read' 'scale_49_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%scale_48_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_48_reload"   --->   Operation 27 'read' 'scale_48_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%scale_47_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_47_reload"   --->   Operation 28 'read' 'scale_47_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%scale_46_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_46_reload"   --->   Operation 29 'read' 'scale_46_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%scale_45_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_45_reload"   --->   Operation 30 'read' 'scale_45_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%scale_44_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_44_reload"   --->   Operation 31 'read' 'scale_44_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%scale_43_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_43_reload"   --->   Operation 32 'read' 'scale_43_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%scale_42_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_42_reload"   --->   Operation 33 'read' 'scale_42_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%scale_41_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_41_reload"   --->   Operation 34 'read' 'scale_41_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%scale_40_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_40_reload"   --->   Operation 35 'read' 'scale_40_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%scale_39_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_39_reload"   --->   Operation 36 'read' 'scale_39_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%scale_38_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_38_reload"   --->   Operation 37 'read' 'scale_38_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%scale_37_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_37_reload"   --->   Operation 38 'read' 'scale_37_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%scale_36_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_36_reload"   --->   Operation 39 'read' 'scale_36_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%scale_35_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_35_reload"   --->   Operation 40 'read' 'scale_35_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%scale_34_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_34_reload"   --->   Operation 41 'read' 'scale_34_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%scale_33_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_33_reload"   --->   Operation 42 'read' 'scale_33_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%scale_32_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_32_reload"   --->   Operation 43 'read' 'scale_32_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%scale_31_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_31_reload"   --->   Operation 44 'read' 'scale_31_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%scale_30_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_30_reload"   --->   Operation 45 'read' 'scale_30_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%scale_29_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_29_reload"   --->   Operation 46 'read' 'scale_29_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%scale_28_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_28_reload"   --->   Operation 47 'read' 'scale_28_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%scale_27_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_27_reload"   --->   Operation 48 'read' 'scale_27_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%scale_26_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_26_reload"   --->   Operation 49 'read' 'scale_26_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%scale_25_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_25_reload"   --->   Operation 50 'read' 'scale_25_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%scale_24_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_24_reload"   --->   Operation 51 'read' 'scale_24_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%scale_23_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_23_reload"   --->   Operation 52 'read' 'scale_23_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%scale_22_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_22_reload"   --->   Operation 53 'read' 'scale_22_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%scale_21_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_21_reload"   --->   Operation 54 'read' 'scale_21_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%scale_20_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_20_reload"   --->   Operation 55 'read' 'scale_20_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%scale_19_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_19_reload"   --->   Operation 56 'read' 'scale_19_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%scale_18_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_18_reload"   --->   Operation 57 'read' 'scale_18_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%scale_17_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_17_reload"   --->   Operation 58 'read' 'scale_17_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%scale_16_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_16_reload"   --->   Operation 59 'read' 'scale_16_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%scale_15_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_15_reload"   --->   Operation 60 'read' 'scale_15_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%scale_14_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_14_reload"   --->   Operation 61 'read' 'scale_14_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%scale_13_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_13_reload"   --->   Operation 62 'read' 'scale_13_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%scale_12_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_12_reload"   --->   Operation 63 'read' 'scale_12_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%scale_11_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_11_reload"   --->   Operation 64 'read' 'scale_11_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%scale_10_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_10_reload"   --->   Operation 65 'read' 'scale_10_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%scale_9_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_9_reload"   --->   Operation 66 'read' 'scale_9_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%scale_8_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_8_reload"   --->   Operation 67 'read' 'scale_8_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%scale_7_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_7_reload"   --->   Operation 68 'read' 'scale_7_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%scale_6_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_6_reload"   --->   Operation 69 'read' 'scale_6_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%scale_5_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_5_reload"   --->   Operation 70 'read' 'scale_5_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%scale_4_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_4_reload"   --->   Operation 71 'read' 'scale_4_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%scale_3_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_3_reload"   --->   Operation 72 'read' 'scale_3_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%scale_2_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_2_reload"   --->   Operation 73 'read' 'scale_2_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%scale_1_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_1_reload"   --->   Operation 74 'read' 'scale_1_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.48ns)   --->   "%store_ln0 = store i11 0, i11 %indvar_flatten230"   --->   Operation 75 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 76 [1/1] (0.48ns)   --->   "%store_ln109 = store i9 0, i9 %i" [top.cpp:109]   --->   Operation 76 'store' 'store_ln109' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 77 [1/1] (0.48ns)   --->   "%store_ln110 = store i7 1, i7 %j" [top.cpp:110]   --->   Operation 77 'store' 'store_ln110' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body119.1"   --->   Operation 78 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%indvar_flatten230_load = load i11 %indvar_flatten230" [top.cpp:109]   --->   Operation 79 'load' 'indvar_flatten230_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.94ns)   --->   "%icmp_ln109 = icmp_eq  i11 %indvar_flatten230_load, i11 1024" [top.cpp:109]   --->   Operation 80 'icmp' 'icmp_ln109' <Predicate = true> <Delay = 0.94> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 81 [1/1] (0.94ns)   --->   "%add_ln109 = add i11 %indvar_flatten230_load, i11 1" [top.cpp:109]   --->   Operation 81 'add' 'add_ln109' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%br_ln109 = br i1 %icmp_ln109, void %for.inc135.1, void %for.body119.2.preheader.exitStub" [top.cpp:109]   --->   Operation 82 'br' 'br_ln109' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%j_load = load i7 %j" [top.cpp:109]   --->   Operation 83 'load' 'j_load' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%i_load = load i9 %i" [top.cpp:109]   --->   Operation 84 'load' 'i_load' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%trunc_ln109 = trunc i7 %j_load" [top.cpp:109]   --->   Operation 85 'trunc' 'trunc_ln109' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.92ns)   --->   "%add_ln109_1 = add i9 %i_load, i9 1" [top.cpp:109]   --->   Operation 86 'add' 'add_ln109_1' <Predicate = (!icmp_ln109)> <Delay = 0.92> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i7.i32, i7 %j_load, i32 6" [top.cpp:110]   --->   Operation 87 'bitselect' 'tmp' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.44ns)   --->   "%select_ln110 = select i1 %tmp, i6 1, i6 %trunc_ln109" [top.cpp:110]   --->   Operation 88 'select' 'select_ln110' <Predicate = (!icmp_ln109)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%zext_ln109 = zext i6 %select_ln110" [top.cpp:109]   --->   Operation 89 'zext' 'zext_ln109' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.45ns)   --->   "%select_ln109 = select i1 %tmp, i9 %add_ln109_1, i9 %i_load" [top.cpp:109]   --->   Operation 90 'select' 'select_ln109' <Predicate = (!icmp_ln109)> <Delay = 0.45> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%trunc_ln110 = trunc i9 %select_ln109" [top.cpp:110]   --->   Operation 91 'trunc' 'trunc_ln110' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%lshr_ln110_1 = partselect i2 @_ssdm_op_PartSelect.i2.i6.i32.i32, i6 %select_ln110, i32 4, i32 5" [top.cpp:110]   --->   Operation 92 'partselect' 'lshr_ln110_1' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %trunc_ln110, i2 %lshr_ln110_1" [top.cpp:112]   --->   Operation 93 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%zext_ln112 = zext i10 %tmp_s" [top.cpp:112]   --->   Operation 94 'zext' 'zext_ln112' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_8_addr = getelementptr i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_8, i64 0, i64 %zext_ln112" [top.cpp:112]   --->   Operation 95 'getelementptr' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_8_addr' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_1 : Operation 96 [2/2] (1.35ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_8_load = load i10 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_8_addr" [top.cpp:112]   --->   Operation 96 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_8_load' <Predicate = (!icmp_ln109)> <Delay = 1.35> <CoreInst = "RAM_T2P_BRAM">   --->   Core 98 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1024> <RAM>
ST_1 : Operation 97 [1/1] (1.16ns)   --->   "%tmp_70 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.49i24.i24.i6, i6 1, i24 %scale_1_reload_read, i6 2, i24 %scale_2_reload_read, i6 3, i24 %scale_3_reload_read, i6 4, i24 %scale_4_reload_read, i6 5, i24 %scale_5_reload_read, i6 6, i24 %scale_6_reload_read, i6 7, i24 %scale_7_reload_read, i6 8, i24 %scale_8_reload_read, i6 9, i24 %scale_9_reload_read, i6 10, i24 %scale_10_reload_read, i6 11, i24 %scale_11_reload_read, i6 12, i24 %scale_12_reload_read, i6 13, i24 %scale_13_reload_read, i6 14, i24 %scale_14_reload_read, i6 15, i24 %scale_15_reload_read, i6 16, i24 %scale_16_reload_read, i6 17, i24 %scale_17_reload_read, i6 18, i24 %scale_18_reload_read, i6 19, i24 %scale_19_reload_read, i6 20, i24 %scale_20_reload_read, i6 21, i24 %scale_21_reload_read, i6 22, i24 %scale_22_reload_read, i6 23, i24 %scale_23_reload_read, i6 24, i24 %scale_24_reload_read, i6 25, i24 %scale_25_reload_read, i6 26, i24 %scale_26_reload_read, i6 27, i24 %scale_27_reload_read, i6 28, i24 %scale_28_reload_read, i6 29, i24 %scale_29_reload_read, i6 30, i24 %scale_30_reload_read, i6 31, i24 %scale_31_reload_read, i6 32, i24 %scale_32_reload_read, i6 33, i24 %scale_33_reload_read, i6 34, i24 %scale_34_reload_read, i6 35, i24 %scale_35_reload_read, i6 36, i24 %scale_36_reload_read, i6 37, i24 %scale_37_reload_read, i6 38, i24 %scale_38_reload_read, i6 39, i24 %scale_39_reload_read, i6 40, i24 %scale_40_reload_read, i6 41, i24 %scale_41_reload_read, i6 42, i24 %scale_42_reload_read, i6 43, i24 %scale_43_reload_read, i6 44, i24 %scale_44_reload_read, i6 45, i24 %scale_45_reload_read, i6 46, i24 %scale_46_reload_read, i6 47, i24 %scale_47_reload_read, i6 48, i24 %scale_48_reload_read, i6 49, i24 %scale_49_reload_read, i24 0, i6 %select_ln110" [top.cpp:112]   --->   Operation 97 'sparsemux' 'tmp_70' <Predicate = (!icmp_ln109)> <Delay = 1.16> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 98 [1/1] (0.88ns)   --->   "%add_ln110 = add i7 %zext_ln109, i7 16" [top.cpp:110]   --->   Operation 98 'add' 'add_ln110' <Predicate = (!icmp_ln109)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 99 [1/1] (0.48ns)   --->   "%store_ln109 = store i11 %add_ln109, i11 %indvar_flatten230" [top.cpp:109]   --->   Operation 99 'store' 'store_ln109' <Predicate = (!icmp_ln109)> <Delay = 0.48>
ST_1 : Operation 100 [1/1] (0.48ns)   --->   "%store_ln109 = store i9 %select_ln109, i9 %i" [top.cpp:109]   --->   Operation 100 'store' 'store_ln109' <Predicate = (!icmp_ln109)> <Delay = 0.48>
ST_1 : Operation 101 [1/1] (0.48ns)   --->   "%store_ln110 = store i7 %add_ln110, i7 %j" [top.cpp:110]   --->   Operation 101 'store' 'store_ln110' <Predicate = (!icmp_ln109)> <Delay = 0.48>

State 2 <SV = 1> <Delay = 7.27>
ST_2 : Operation 102 [1/2] ( I:1.35ns O:1.35ns )   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_8_load = load i10 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_8_addr" [top.cpp:112]   --->   Operation 102 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_8_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_T2P_BRAM">   --->   Core 98 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1024> <RAM>
ST_2 : Operation 103 [1/1] (0.00ns)   --->   "%sext_ln112_2 = sext i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_8_load" [top.cpp:112]   --->   Operation 103 'sext' 'sext_ln112_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 104 [1/1] (0.00ns)   --->   "%sext_ln112_3 = sext i24 %tmp_70" [top.cpp:112]   --->   Operation 104 'sext' 'sext_ln112_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 105 [1/1] (3.38ns)   --->   "%mul_ln112 = mul i48 %sext_ln112_3, i48 %sext_ln112_2" [top.cpp:112]   --->   Operation 105 'mul' 'mul_ln112' <Predicate = true> <Delay = 3.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 106 [1/1] (0.00ns)   --->   "%tmp_139 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln112, i32 47" [top.cpp:112]   --->   Operation 106 'bitselect' 'tmp_139' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 107 [1/1] (0.00ns)   --->   "%trunc_ln112_1 = partselect i24 @_ssdm_op_PartSelect.i24.i48.i32.i32, i48 %mul_ln112, i32 16, i32 39" [top.cpp:112]   --->   Operation 107 'partselect' 'trunc_ln112_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 108 [1/1] (0.00ns)   --->   "%tmp_140 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln112, i32 15" [top.cpp:112]   --->   Operation 108 'bitselect' 'tmp_140' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 109 [1/1] (0.00ns) (grouped into LUT with out node and_ln112_6)   --->   "%tmp_141 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln112, i32 39" [top.cpp:112]   --->   Operation 109 'bitselect' 'tmp_141' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 110 [1/1] (0.00ns)   --->   "%zext_ln112_1 = zext i1 %tmp_140" [top.cpp:112]   --->   Operation 110 'zext' 'zext_ln112_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 111 [1/1] (1.10ns)   --->   "%add_ln112 = add i24 %trunc_ln112_1, i24 %zext_ln112_1" [top.cpp:112]   --->   Operation 111 'add' 'add_ln112' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 112 [1/1] (0.00ns)   --->   "%tmp_142 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln112, i32 23" [top.cpp:112]   --->   Operation 112 'bitselect' 'tmp_142' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 113 [1/1] (0.00ns) (grouped into LUT with out node and_ln112_6)   --->   "%xor_ln112_5 = xor i1 %tmp_142, i1 1" [top.cpp:112]   --->   Operation 113 'xor' 'xor_ln112_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 114 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln112_6 = and i1 %tmp_141, i1 %xor_ln112_5" [top.cpp:112]   --->   Operation 114 'and' 'and_ln112_6' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 115 [1/1] (0.00ns) (grouped into LUT with out node and_ln112_10)   --->   "%tmp_143 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln112, i32 40" [top.cpp:112]   --->   Operation 115 'bitselect' 'tmp_143' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 116 [1/1] (0.00ns)   --->   "%tmp_71 = partselect i7 @_ssdm_op_PartSelect.i7.i48.i32, i48 %mul_ln112, i32 41" [top.cpp:112]   --->   Operation 116 'partselect' 'tmp_71' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 117 [1/1] (0.89ns)   --->   "%icmp_ln112_3 = icmp_eq  i7 %tmp_71, i7 127" [top.cpp:112]   --->   Operation 117 'icmp' 'icmp_ln112_3' <Predicate = true> <Delay = 0.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 118 [1/1] (0.00ns)   --->   "%tmp_72 = partselect i8 @_ssdm_op_PartSelect.i8.i48.i32, i48 %mul_ln112, i32 40" [top.cpp:112]   --->   Operation 118 'partselect' 'tmp_72' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 119 [1/1] (0.90ns)   --->   "%icmp_ln112_4 = icmp_eq  i8 %tmp_72, i8 255" [top.cpp:112]   --->   Operation 119 'icmp' 'icmp_ln112_4' <Predicate = true> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 120 [1/1] (0.90ns)   --->   "%icmp_ln112_5 = icmp_eq  i8 %tmp_72, i8 0" [top.cpp:112]   --->   Operation 120 'icmp' 'icmp_ln112_5' <Predicate = true> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 121 [1/1] (0.00ns) (grouped into LUT with out node and_ln112_9)   --->   "%select_ln112_4 = select i1 %and_ln112_6, i1 %icmp_ln112_4, i1 %icmp_ln112_5" [top.cpp:112]   --->   Operation 121 'select' 'select_ln112_4' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 122 [1/1] (0.00ns) (grouped into LUT with out node and_ln112_10)   --->   "%xor_ln112_6 = xor i1 %tmp_143, i1 1" [top.cpp:112]   --->   Operation 122 'xor' 'xor_ln112_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 123 [1/1] (0.00ns) (grouped into LUT with out node and_ln112_10)   --->   "%and_ln112_7 = and i1 %icmp_ln112_3, i1 %xor_ln112_6" [top.cpp:112]   --->   Operation 123 'and' 'and_ln112_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 124 [1/1] (0.00ns) (grouped into LUT with out node and_ln112_10)   --->   "%select_ln112_5 = select i1 %and_ln112_6, i1 %and_ln112_7, i1 %icmp_ln112_4" [top.cpp:112]   --->   Operation 124 'select' 'select_ln112_5' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 125 [1/1] (0.00ns) (grouped into LUT with out node or_ln112_3)   --->   "%and_ln112_8 = and i1 %and_ln112_6, i1 %icmp_ln112_4" [top.cpp:112]   --->   Operation 125 'and' 'and_ln112_8' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 126 [1/1] (0.00ns) (grouped into LUT with out node and_ln112_9)   --->   "%xor_ln112_7 = xor i1 %select_ln112_4, i1 1" [top.cpp:112]   --->   Operation 126 'xor' 'xor_ln112_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 127 [1/1] (0.00ns) (grouped into LUT with out node and_ln112_9)   --->   "%or_ln112_2 = or i1 %tmp_142, i1 %xor_ln112_7" [top.cpp:112]   --->   Operation 127 'or' 'or_ln112_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 128 [1/1] (0.00ns) (grouped into LUT with out node and_ln112_9)   --->   "%xor_ln112_8 = xor i1 %tmp_139, i1 1" [top.cpp:112]   --->   Operation 128 'xor' 'xor_ln112_8' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 129 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln112_9 = and i1 %or_ln112_2, i1 %xor_ln112_8" [top.cpp:112]   --->   Operation 129 'and' 'and_ln112_9' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 130 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln112_10 = and i1 %tmp_142, i1 %select_ln112_5" [top.cpp:112]   --->   Operation 130 'and' 'and_ln112_10' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 131 [1/1] (0.00ns) (grouped into LUT with out node or_ln112_3)   --->   "%or_ln112 = or i1 %and_ln112_8, i1 %and_ln112_10" [top.cpp:112]   --->   Operation 131 'or' 'or_ln112' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 132 [1/1] (0.00ns) (grouped into LUT with out node or_ln112_3)   --->   "%xor_ln112_9 = xor i1 %or_ln112, i1 1" [top.cpp:112]   --->   Operation 132 'xor' 'xor_ln112_9' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 133 [1/1] (0.00ns) (grouped into LUT with out node or_ln112_3)   --->   "%and_ln112_11 = and i1 %tmp_139, i1 %xor_ln112_9" [top.cpp:112]   --->   Operation 133 'and' 'and_ln112_11' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 134 [1/1] (0.00ns) (grouped into LUT with out node select_ln112_7)   --->   "%select_ln112_6 = select i1 %and_ln112_9, i24 8388607, i24 8388608" [top.cpp:112]   --->   Operation 134 'select' 'select_ln112_6' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 135 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln112_3 = or i1 %and_ln112_9, i1 %and_ln112_11" [top.cpp:112]   --->   Operation 135 'or' 'or_ln112_3' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 136 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln112_7 = select i1 %or_ln112_3, i24 %select_ln112_6, i24 %add_ln112" [top.cpp:112]   --->   Operation 136 'select' 'select_ln112_7' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 143 [1/1] (0.48ns)   --->   "%ret_ln0 = ret"   --->   Operation 143 'ret' 'ret_ln0' <Predicate = (icmp_ln109)> <Delay = 0.48>

State 3 <SV = 2> <Delay = 1.35>
ST_3 : Operation 137 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_109_12_VITIS_LOOP_110_13_str"   --->   Operation 137 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 138 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1024, i64 1024, i64 1024"   --->   Operation 138 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 139 [1/1] (0.00ns)   --->   "%specpipeline_ln111 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_8" [top.cpp:111]   --->   Operation 139 'specpipeline' 'specpipeline_ln111' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 140 [1/1] (0.00ns)   --->   "%C_1_addr = getelementptr i24 %C_1, i64 0, i64 %zext_ln112" [top.cpp:112]   --->   Operation 140 'getelementptr' 'C_1_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 141 [1/1] ( I:1.35ns O:1.35ns )   --->   "%store_ln112 = store i24 %select_ln112_7, i10 %C_1_addr" [top.cpp:112]   --->   Operation 141 'store' 'store_ln112' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1024> <RAM>
ST_3 : Operation 142 [1/1] (0.00ns)   --->   "%br_ln110 = br void %for.body119.1" [top.cpp:110]   --->   Operation 142 'br' 'br_ln110' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ C_15]:  wired=1; compound=1; hidden=1; nouse=1; global=0; static=0; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[]; IO mode=ap_memory:ce=0
Port [ C_14]:  wired=1; compound=1; hidden=1; nouse=1; global=0; static=0; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[]; IO mode=ap_memory:ce=0
Port [ C_13]:  wired=1; compound=1; hidden=1; nouse=1; global=0; static=0; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[]; IO mode=ap_memory:ce=0
Port [ C_12]:  wired=1; compound=1; hidden=1; nouse=1; global=0; static=0; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[]; IO mode=ap_memory:ce=0
Port [ C_11]:  wired=1; compound=1; hidden=1; nouse=1; global=0; static=0; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[]; IO mode=ap_memory:ce=0
Port [ C_10]:  wired=1; compound=1; hidden=1; nouse=1; global=0; static=0; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[]; IO mode=ap_memory:ce=0
Port [ C_9]:  wired=1; compound=1; hidden=1; nouse=1; global=0; static=0; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[]; IO mode=ap_memory:ce=0
Port [ C_8]:  wired=1; compound=1; hidden=1; nouse=1; global=0; static=0; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[]; IO mode=ap_memory:ce=0
Port [ C_7]:  wired=1; compound=1; hidden=1; nouse=1; global=0; static=0; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[]; IO mode=ap_memory:ce=0
Port [ C_6]:  wired=1; compound=1; hidden=1; nouse=1; global=0; static=0; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[]; IO mode=ap_memory:ce=0
Port [ C_5]:  wired=1; compound=1; hidden=1; nouse=1; global=0; static=0; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[]; IO mode=ap_memory:ce=0
Port [ C_4]:  wired=1; compound=1; hidden=1; nouse=1; global=0; static=0; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[]; IO mode=ap_memory:ce=0
Port [ C_3]:  wired=1; compound=1; hidden=1; nouse=1; global=0; static=0; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[]; IO mode=ap_memory:ce=0
Port [ C_2]:  wired=1; compound=1; hidden=1; nouse=1; global=0; static=0; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[]; IO mode=ap_memory:ce=0
Port [ C_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ C_0]:  wired=1; compound=1; hidden=1; nouse=1; global=0; static=0; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[]; IO mode=ap_memory:ce=0
Port [ scale_1_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ scale_2_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ scale_3_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ scale_4_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ scale_5_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ scale_6_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ scale_7_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ scale_8_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ scale_9_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ scale_10_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ scale_11_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ scale_12_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ scale_13_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ scale_14_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ scale_15_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ scale_16_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ scale_17_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ scale_18_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ scale_19_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ scale_20_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ scale_21_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ scale_22_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ scale_23_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ scale_24_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ scale_25_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ scale_26_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ scale_27_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ scale_28_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ scale_29_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ scale_30_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ scale_31_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ scale_32_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ scale_33_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ scale_34_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ scale_35_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ scale_36_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ scale_37_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ scale_38_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ scale_39_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ scale_40_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ scale_41_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ scale_42_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ scale_43_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ scale_44_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ scale_45_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ scale_46_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ scale_47_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ scale_48_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ scale_49_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_8]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
j                                                        (alloca           ) [ 0100]
i                                                        (alloca           ) [ 0100]
indvar_flatten230                                        (alloca           ) [ 0100]
specmemcore_ln0                                          (specmemcore      ) [ 0000]
specinterface_ln0                                        (specinterface    ) [ 0000]
specinterface_ln0                                        (specinterface    ) [ 0000]
specinterface_ln0                                        (specinterface    ) [ 0000]
specinterface_ln0                                        (specinterface    ) [ 0000]
specinterface_ln0                                        (specinterface    ) [ 0000]
specinterface_ln0                                        (specinterface    ) [ 0000]
specinterface_ln0                                        (specinterface    ) [ 0000]
specinterface_ln0                                        (specinterface    ) [ 0000]
specinterface_ln0                                        (specinterface    ) [ 0000]
specinterface_ln0                                        (specinterface    ) [ 0000]
specinterface_ln0                                        (specinterface    ) [ 0000]
specinterface_ln0                                        (specinterface    ) [ 0000]
specinterface_ln0                                        (specinterface    ) [ 0000]
specinterface_ln0                                        (specinterface    ) [ 0000]
specinterface_ln0                                        (specinterface    ) [ 0000]
specinterface_ln0                                        (specinterface    ) [ 0000]
scale_49_reload_read                                     (read             ) [ 0000]
scale_48_reload_read                                     (read             ) [ 0000]
scale_47_reload_read                                     (read             ) [ 0000]
scale_46_reload_read                                     (read             ) [ 0000]
scale_45_reload_read                                     (read             ) [ 0000]
scale_44_reload_read                                     (read             ) [ 0000]
scale_43_reload_read                                     (read             ) [ 0000]
scale_42_reload_read                                     (read             ) [ 0000]
scale_41_reload_read                                     (read             ) [ 0000]
scale_40_reload_read                                     (read             ) [ 0000]
scale_39_reload_read                                     (read             ) [ 0000]
scale_38_reload_read                                     (read             ) [ 0000]
scale_37_reload_read                                     (read             ) [ 0000]
scale_36_reload_read                                     (read             ) [ 0000]
scale_35_reload_read                                     (read             ) [ 0000]
scale_34_reload_read                                     (read             ) [ 0000]
scale_33_reload_read                                     (read             ) [ 0000]
scale_32_reload_read                                     (read             ) [ 0000]
scale_31_reload_read                                     (read             ) [ 0000]
scale_30_reload_read                                     (read             ) [ 0000]
scale_29_reload_read                                     (read             ) [ 0000]
scale_28_reload_read                                     (read             ) [ 0000]
scale_27_reload_read                                     (read             ) [ 0000]
scale_26_reload_read                                     (read             ) [ 0000]
scale_25_reload_read                                     (read             ) [ 0000]
scale_24_reload_read                                     (read             ) [ 0000]
scale_23_reload_read                                     (read             ) [ 0000]
scale_22_reload_read                                     (read             ) [ 0000]
scale_21_reload_read                                     (read             ) [ 0000]
scale_20_reload_read                                     (read             ) [ 0000]
scale_19_reload_read                                     (read             ) [ 0000]
scale_18_reload_read                                     (read             ) [ 0000]
scale_17_reload_read                                     (read             ) [ 0000]
scale_16_reload_read                                     (read             ) [ 0000]
scale_15_reload_read                                     (read             ) [ 0000]
scale_14_reload_read                                     (read             ) [ 0000]
scale_13_reload_read                                     (read             ) [ 0000]
scale_12_reload_read                                     (read             ) [ 0000]
scale_11_reload_read                                     (read             ) [ 0000]
scale_10_reload_read                                     (read             ) [ 0000]
scale_9_reload_read                                      (read             ) [ 0000]
scale_8_reload_read                                      (read             ) [ 0000]
scale_7_reload_read                                      (read             ) [ 0000]
scale_6_reload_read                                      (read             ) [ 0000]
scale_5_reload_read                                      (read             ) [ 0000]
scale_4_reload_read                                      (read             ) [ 0000]
scale_3_reload_read                                      (read             ) [ 0000]
scale_2_reload_read                                      (read             ) [ 0000]
scale_1_reload_read                                      (read             ) [ 0000]
store_ln0                                                (store            ) [ 0000]
store_ln109                                              (store            ) [ 0000]
store_ln110                                              (store            ) [ 0000]
br_ln0                                                   (br               ) [ 0000]
indvar_flatten230_load                                   (load             ) [ 0000]
icmp_ln109                                               (icmp             ) [ 0110]
add_ln109                                                (add              ) [ 0000]
br_ln109                                                 (br               ) [ 0000]
j_load                                                   (load             ) [ 0000]
i_load                                                   (load             ) [ 0000]
trunc_ln109                                              (trunc            ) [ 0000]
add_ln109_1                                              (add              ) [ 0000]
tmp                                                      (bitselect        ) [ 0000]
select_ln110                                             (select           ) [ 0000]
zext_ln109                                               (zext             ) [ 0000]
select_ln109                                             (select           ) [ 0000]
trunc_ln110                                              (trunc            ) [ 0000]
lshr_ln110_1                                             (partselect       ) [ 0000]
tmp_s                                                    (bitconcatenate   ) [ 0000]
zext_ln112                                               (zext             ) [ 0111]
top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_8_addr (getelementptr    ) [ 0110]
tmp_70                                                   (sparsemux        ) [ 0110]
add_ln110                                                (add              ) [ 0000]
store_ln109                                              (store            ) [ 0000]
store_ln109                                              (store            ) [ 0000]
store_ln110                                              (store            ) [ 0000]
top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_8_load (load             ) [ 0000]
sext_ln112_2                                             (sext             ) [ 0000]
sext_ln112_3                                             (sext             ) [ 0000]
mul_ln112                                                (mul              ) [ 0000]
tmp_139                                                  (bitselect        ) [ 0000]
trunc_ln112_1                                            (partselect       ) [ 0000]
tmp_140                                                  (bitselect        ) [ 0000]
tmp_141                                                  (bitselect        ) [ 0000]
zext_ln112_1                                             (zext             ) [ 0000]
add_ln112                                                (add              ) [ 0000]
tmp_142                                                  (bitselect        ) [ 0000]
xor_ln112_5                                              (xor              ) [ 0000]
and_ln112_6                                              (and              ) [ 0000]
tmp_143                                                  (bitselect        ) [ 0000]
tmp_71                                                   (partselect       ) [ 0000]
icmp_ln112_3                                             (icmp             ) [ 0000]
tmp_72                                                   (partselect       ) [ 0000]
icmp_ln112_4                                             (icmp             ) [ 0000]
icmp_ln112_5                                             (icmp             ) [ 0000]
select_ln112_4                                           (select           ) [ 0000]
xor_ln112_6                                              (xor              ) [ 0000]
and_ln112_7                                              (and              ) [ 0000]
select_ln112_5                                           (select           ) [ 0000]
and_ln112_8                                              (and              ) [ 0000]
xor_ln112_7                                              (xor              ) [ 0000]
or_ln112_2                                               (or               ) [ 0000]
xor_ln112_8                                              (xor              ) [ 0000]
and_ln112_9                                              (and              ) [ 0000]
and_ln112_10                                             (and              ) [ 0000]
or_ln112                                                 (or               ) [ 0000]
xor_ln112_9                                              (xor              ) [ 0000]
and_ln112_11                                             (and              ) [ 0000]
select_ln112_6                                           (select           ) [ 0000]
or_ln112_3                                               (or               ) [ 0000]
select_ln112_7                                           (select           ) [ 0101]
specloopname_ln0                                         (specloopname     ) [ 0000]
speclooptripcount_ln0                                    (speclooptripcount) [ 0000]
specpipeline_ln111                                       (specpipeline     ) [ 0000]
C_1_addr                                                 (getelementptr    ) [ 0000]
store_ln112                                              (store            ) [ 0000]
br_ln110                                                 (br               ) [ 0000]
ret_ln0                                                  (ret              ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="C_15">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="C_15"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="C_14">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="C_14"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="C_13">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="C_13"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="C_12">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="C_12"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="C_11">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="C_11"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="C_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="C_10"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="C_9">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="C_9"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="C_8">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="C_8"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="C_7">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="C_7"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="C_6">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="C_6"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="C_5">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="C_5"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="C_4">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="C_4"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="C_3">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="C_3"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="C_2">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="C_2"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="C_1">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="C_1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="C_0">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="C_0"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="scale_1_reload">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="scale_1_reload"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="scale_2_reload">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="scale_2_reload"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="scale_3_reload">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="scale_3_reload"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="scale_4_reload">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="scale_4_reload"/></StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="scale_5_reload">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="scale_5_reload"/></StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="scale_6_reload">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="scale_6_reload"/></StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="scale_7_reload">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="scale_7_reload"/></StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="scale_8_reload">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="scale_8_reload"/></StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="scale_9_reload">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="scale_9_reload"/></StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="scale_10_reload">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="scale_10_reload"/></StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="scale_11_reload">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="scale_11_reload"/></StgValue>
</bind>
</comp>

<comp id="54" class="1000" name="scale_12_reload">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="scale_12_reload"/></StgValue>
</bind>
</comp>

<comp id="56" class="1000" name="scale_13_reload">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="scale_13_reload"/></StgValue>
</bind>
</comp>

<comp id="58" class="1000" name="scale_14_reload">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="scale_14_reload"/></StgValue>
</bind>
</comp>

<comp id="60" class="1000" name="scale_15_reload">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="scale_15_reload"/></StgValue>
</bind>
</comp>

<comp id="62" class="1000" name="scale_16_reload">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="scale_16_reload"/></StgValue>
</bind>
</comp>

<comp id="64" class="1000" name="scale_17_reload">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="scale_17_reload"/></StgValue>
</bind>
</comp>

<comp id="66" class="1000" name="scale_18_reload">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="scale_18_reload"/></StgValue>
</bind>
</comp>

<comp id="68" class="1000" name="scale_19_reload">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="scale_19_reload"/></StgValue>
</bind>
</comp>

<comp id="70" class="1000" name="scale_20_reload">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="scale_20_reload"/></StgValue>
</bind>
</comp>

<comp id="72" class="1000" name="scale_21_reload">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="scale_21_reload"/></StgValue>
</bind>
</comp>

<comp id="74" class="1000" name="scale_22_reload">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="scale_22_reload"/></StgValue>
</bind>
</comp>

<comp id="76" class="1000" name="scale_23_reload">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="scale_23_reload"/></StgValue>
</bind>
</comp>

<comp id="78" class="1000" name="scale_24_reload">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="scale_24_reload"/></StgValue>
</bind>
</comp>

<comp id="80" class="1000" name="scale_25_reload">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="scale_25_reload"/></StgValue>
</bind>
</comp>

<comp id="82" class="1000" name="scale_26_reload">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="scale_26_reload"/></StgValue>
</bind>
</comp>

<comp id="84" class="1000" name="scale_27_reload">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="scale_27_reload"/></StgValue>
</bind>
</comp>

<comp id="86" class="1000" name="scale_28_reload">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="scale_28_reload"/></StgValue>
</bind>
</comp>

<comp id="88" class="1000" name="scale_29_reload">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="scale_29_reload"/></StgValue>
</bind>
</comp>

<comp id="90" class="1000" name="scale_30_reload">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="scale_30_reload"/></StgValue>
</bind>
</comp>

<comp id="92" class="1000" name="scale_31_reload">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="scale_31_reload"/></StgValue>
</bind>
</comp>

<comp id="94" class="1000" name="scale_32_reload">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="scale_32_reload"/></StgValue>
</bind>
</comp>

<comp id="96" class="1000" name="scale_33_reload">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="scale_33_reload"/></StgValue>
</bind>
</comp>

<comp id="98" class="1000" name="scale_34_reload">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="scale_34_reload"/></StgValue>
</bind>
</comp>

<comp id="100" class="1000" name="scale_35_reload">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="scale_35_reload"/></StgValue>
</bind>
</comp>

<comp id="102" class="1000" name="scale_36_reload">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="scale_36_reload"/></StgValue>
</bind>
</comp>

<comp id="104" class="1000" name="scale_37_reload">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="scale_37_reload"/></StgValue>
</bind>
</comp>

<comp id="106" class="1000" name="scale_38_reload">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="scale_38_reload"/></StgValue>
</bind>
</comp>

<comp id="108" class="1000" name="scale_39_reload">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="scale_39_reload"/></StgValue>
</bind>
</comp>

<comp id="110" class="1000" name="scale_40_reload">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="scale_40_reload"/></StgValue>
</bind>
</comp>

<comp id="112" class="1000" name="scale_41_reload">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="scale_41_reload"/></StgValue>
</bind>
</comp>

<comp id="114" class="1000" name="scale_42_reload">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="scale_42_reload"/></StgValue>
</bind>
</comp>

<comp id="116" class="1000" name="scale_43_reload">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="scale_43_reload"/></StgValue>
</bind>
</comp>

<comp id="118" class="1000" name="scale_44_reload">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="scale_44_reload"/></StgValue>
</bind>
</comp>

<comp id="120" class="1000" name="scale_45_reload">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="scale_45_reload"/></StgValue>
</bind>
</comp>

<comp id="122" class="1000" name="scale_46_reload">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="scale_46_reload"/></StgValue>
</bind>
</comp>

<comp id="124" class="1000" name="scale_47_reload">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="scale_47_reload"/></StgValue>
</bind>
</comp>

<comp id="126" class="1000" name="scale_48_reload">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="scale_48_reload"/></StgValue>
</bind>
</comp>

<comp id="128" class="1000" name="scale_49_reload">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="scale_49_reload"/></StgValue>
</bind>
</comp>

<comp id="130" class="1000" name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_8">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_8"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i24"/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="164" class="1001" name="const_164">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="166" class="1001" name="const_166">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i7.i32"/></StgValue>
</bind>
</comp>

<comp id="168" class="1001" name="const_168">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="170" class="1001" name="const_170">
<pin_list>
<pin id="171" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="172" class="1001" name="const_172">
<pin_list>
<pin id="173" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i6.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="174" class="1001" name="const_174">
<pin_list>
<pin id="175" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="176" class="1001" name="const_176">
<pin_list>
<pin id="177" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="178" class="1001" name="const_178">
<pin_list>
<pin id="179" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i8.i2"/></StgValue>
</bind>
</comp>

<comp id="180" class="1001" name="const_180">
<pin_list>
<pin id="181" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="182" class="1001" name="const_182">
<pin_list>
<pin id="183" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SparseMux.ap_auto.49i24.i24.i6"/></StgValue>
</bind>
</comp>

<comp id="184" class="1001" name="const_184">
<pin_list>
<pin id="185" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="186" class="1001" name="const_186">
<pin_list>
<pin id="187" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="188" class="1001" name="const_188">
<pin_list>
<pin id="189" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="190" class="1001" name="const_190">
<pin_list>
<pin id="191" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="192" class="1001" name="const_192">
<pin_list>
<pin id="193" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="194" class="1001" name="const_194">
<pin_list>
<pin id="195" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="196" class="1001" name="const_196">
<pin_list>
<pin id="197" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="198" class="1001" name="const_198">
<pin_list>
<pin id="199" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="200" class="1001" name="const_200">
<pin_list>
<pin id="201" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="202" class="1001" name="const_202">
<pin_list>
<pin id="203" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="204" class="1001" name="const_204">
<pin_list>
<pin id="205" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="206" class="1001" name="const_206">
<pin_list>
<pin id="207" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="208" class="1001" name="const_208">
<pin_list>
<pin id="209" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="210" class="1001" name="const_210">
<pin_list>
<pin id="211" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="212" class="1001" name="const_212">
<pin_list>
<pin id="213" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="214" class="1001" name="const_214">
<pin_list>
<pin id="215" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="216" class="1001" name="const_216">
<pin_list>
<pin id="217" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="218" class="1001" name="const_218">
<pin_list>
<pin id="219" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="220" class="1001" name="const_220">
<pin_list>
<pin id="221" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="222" class="1001" name="const_222">
<pin_list>
<pin id="223" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="224" class="1001" name="const_224">
<pin_list>
<pin id="225" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="226" class="1001" name="const_226">
<pin_list>
<pin id="227" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="228" class="1001" name="const_228">
<pin_list>
<pin id="229" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="230" class="1001" name="const_230">
<pin_list>
<pin id="231" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="232" class="1001" name="const_232">
<pin_list>
<pin id="233" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="234" class="1001" name="const_234">
<pin_list>
<pin id="235" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="236" class="1001" name="const_236">
<pin_list>
<pin id="237" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="238" class="1001" name="const_238">
<pin_list>
<pin id="239" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="240" class="1001" name="const_240">
<pin_list>
<pin id="241" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="242" class="1001" name="const_242">
<pin_list>
<pin id="243" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="244" class="1001" name="const_244">
<pin_list>
<pin id="245" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="246" class="1001" name="const_246">
<pin_list>
<pin id="247" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="248" class="1001" name="const_248">
<pin_list>
<pin id="249" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="250" class="1001" name="const_250">
<pin_list>
<pin id="251" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="252" class="1001" name="const_252">
<pin_list>
<pin id="253" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="254" class="1001" name="const_254">
<pin_list>
<pin id="255" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="256" class="1001" name="const_256">
<pin_list>
<pin id="257" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="258" class="1001" name="const_258">
<pin_list>
<pin id="259" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="260" class="1001" name="const_260">
<pin_list>
<pin id="261" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="262" class="1001" name="const_262">
<pin_list>
<pin id="263" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="264" class="1001" name="const_264">
<pin_list>
<pin id="265" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="266" class="1001" name="const_266">
<pin_list>
<pin id="267" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="268" class="1001" name="const_268">
<pin_list>
<pin id="269" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="270" class="1001" name="const_270">
<pin_list>
<pin id="271" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="272" class="1001" name="const_272">
<pin_list>
<pin id="273" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="274" class="1001" name="const_274">
<pin_list>
<pin id="275" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="276" class="1001" name="const_276">
<pin_list>
<pin id="277" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="278" class="1001" name="const_278">
<pin_list>
<pin id="279" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="280" class="1001" name="const_280">
<pin_list>
<pin id="281" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="282" class="1001" name="const_282">
<pin_list>
<pin id="283" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="284" class="1001" name="const_284">
<pin_list>
<pin id="285" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i48.i32"/></StgValue>
</bind>
</comp>

<comp id="286" class="1001" name="const_286">
<pin_list>
<pin id="287" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="288" class="1001" name="const_288">
<pin_list>
<pin id="289" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i24.i48.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="290" class="1001" name="const_290">
<pin_list>
<pin id="291" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="292" class="1001" name="const_292">
<pin_list>
<pin id="293" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="294" class="1001" name="const_294">
<pin_list>
<pin id="295" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="296" class="1001" name="const_296">
<pin_list>
<pin id="297" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i24.i32"/></StgValue>
</bind>
</comp>

<comp id="298" class="1001" name="const_298">
<pin_list>
<pin id="299" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="300" class="1001" name="const_300">
<pin_list>
<pin id="301" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="302" class="1001" name="const_302">
<pin_list>
<pin id="303" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="304" class="1001" name="const_304">
<pin_list>
<pin id="305" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i7.i48.i32"/></StgValue>
</bind>
</comp>

<comp id="306" class="1001" name="const_306">
<pin_list>
<pin id="307" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="308" class="1001" name="const_308">
<pin_list>
<pin id="309" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="310" class="1001" name="const_310">
<pin_list>
<pin id="311" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i48.i32"/></StgValue>
</bind>
</comp>

<comp id="312" class="1001" name="const_312">
<pin_list>
<pin id="313" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="314" class="1001" name="const_314">
<pin_list>
<pin id="315" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="316" class="1001" name="const_316">
<pin_list>
<pin id="317" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="318" class="1001" name="const_318">
<pin_list>
<pin id="319" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="320" class="1001" name="const_320">
<pin_list>
<pin id="321" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="322" class="1001" name="const_322">
<pin_list>
<pin id="323" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_109_12_VITIS_LOOP_110_13_str"/></StgValue>
</bind>
</comp>

<comp id="324" class="1001" name="const_324">
<pin_list>
<pin id="325" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="326" class="1001" name="const_326">
<pin_list>
<pin id="327" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="328" class="1001" name="const_328">
<pin_list>
<pin id="329" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="330" class="1004" name="j_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="1" slack="0"/>
<pin id="332" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="334" class="1004" name="i_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="1" slack="0"/>
<pin id="336" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="338" class="1004" name="indvar_flatten230_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="1" slack="0"/>
<pin id="340" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten230/1 "/>
</bind>
</comp>

<comp id="342" class="1004" name="scale_49_reload_read_read_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="24" slack="0"/>
<pin id="344" dir="0" index="1" bw="24" slack="0"/>
<pin id="345" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="scale_49_reload_read/1 "/>
</bind>
</comp>

<comp id="348" class="1004" name="scale_48_reload_read_read_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="24" slack="0"/>
<pin id="350" dir="0" index="1" bw="24" slack="0"/>
<pin id="351" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="scale_48_reload_read/1 "/>
</bind>
</comp>

<comp id="354" class="1004" name="scale_47_reload_read_read_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="24" slack="0"/>
<pin id="356" dir="0" index="1" bw="24" slack="0"/>
<pin id="357" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="scale_47_reload_read/1 "/>
</bind>
</comp>

<comp id="360" class="1004" name="scale_46_reload_read_read_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="24" slack="0"/>
<pin id="362" dir="0" index="1" bw="24" slack="0"/>
<pin id="363" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="scale_46_reload_read/1 "/>
</bind>
</comp>

<comp id="366" class="1004" name="scale_45_reload_read_read_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="24" slack="0"/>
<pin id="368" dir="0" index="1" bw="24" slack="0"/>
<pin id="369" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="scale_45_reload_read/1 "/>
</bind>
</comp>

<comp id="372" class="1004" name="scale_44_reload_read_read_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="24" slack="0"/>
<pin id="374" dir="0" index="1" bw="24" slack="0"/>
<pin id="375" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="scale_44_reload_read/1 "/>
</bind>
</comp>

<comp id="378" class="1004" name="scale_43_reload_read_read_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="24" slack="0"/>
<pin id="380" dir="0" index="1" bw="24" slack="0"/>
<pin id="381" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="scale_43_reload_read/1 "/>
</bind>
</comp>

<comp id="384" class="1004" name="scale_42_reload_read_read_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="24" slack="0"/>
<pin id="386" dir="0" index="1" bw="24" slack="0"/>
<pin id="387" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="scale_42_reload_read/1 "/>
</bind>
</comp>

<comp id="390" class="1004" name="scale_41_reload_read_read_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="24" slack="0"/>
<pin id="392" dir="0" index="1" bw="24" slack="0"/>
<pin id="393" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="scale_41_reload_read/1 "/>
</bind>
</comp>

<comp id="396" class="1004" name="scale_40_reload_read_read_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="24" slack="0"/>
<pin id="398" dir="0" index="1" bw="24" slack="0"/>
<pin id="399" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="scale_40_reload_read/1 "/>
</bind>
</comp>

<comp id="402" class="1004" name="scale_39_reload_read_read_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="24" slack="0"/>
<pin id="404" dir="0" index="1" bw="24" slack="0"/>
<pin id="405" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="scale_39_reload_read/1 "/>
</bind>
</comp>

<comp id="408" class="1004" name="scale_38_reload_read_read_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="24" slack="0"/>
<pin id="410" dir="0" index="1" bw="24" slack="0"/>
<pin id="411" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="scale_38_reload_read/1 "/>
</bind>
</comp>

<comp id="414" class="1004" name="scale_37_reload_read_read_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="24" slack="0"/>
<pin id="416" dir="0" index="1" bw="24" slack="0"/>
<pin id="417" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="scale_37_reload_read/1 "/>
</bind>
</comp>

<comp id="420" class="1004" name="scale_36_reload_read_read_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="24" slack="0"/>
<pin id="422" dir="0" index="1" bw="24" slack="0"/>
<pin id="423" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="scale_36_reload_read/1 "/>
</bind>
</comp>

<comp id="426" class="1004" name="scale_35_reload_read_read_fu_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="24" slack="0"/>
<pin id="428" dir="0" index="1" bw="24" slack="0"/>
<pin id="429" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="scale_35_reload_read/1 "/>
</bind>
</comp>

<comp id="432" class="1004" name="scale_34_reload_read_read_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="24" slack="0"/>
<pin id="434" dir="0" index="1" bw="24" slack="0"/>
<pin id="435" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="scale_34_reload_read/1 "/>
</bind>
</comp>

<comp id="438" class="1004" name="scale_33_reload_read_read_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="24" slack="0"/>
<pin id="440" dir="0" index="1" bw="24" slack="0"/>
<pin id="441" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="scale_33_reload_read/1 "/>
</bind>
</comp>

<comp id="444" class="1004" name="scale_32_reload_read_read_fu_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="24" slack="0"/>
<pin id="446" dir="0" index="1" bw="24" slack="0"/>
<pin id="447" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="scale_32_reload_read/1 "/>
</bind>
</comp>

<comp id="450" class="1004" name="scale_31_reload_read_read_fu_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="24" slack="0"/>
<pin id="452" dir="0" index="1" bw="24" slack="0"/>
<pin id="453" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="scale_31_reload_read/1 "/>
</bind>
</comp>

<comp id="456" class="1004" name="scale_30_reload_read_read_fu_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="24" slack="0"/>
<pin id="458" dir="0" index="1" bw="24" slack="0"/>
<pin id="459" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="scale_30_reload_read/1 "/>
</bind>
</comp>

<comp id="462" class="1004" name="scale_29_reload_read_read_fu_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="24" slack="0"/>
<pin id="464" dir="0" index="1" bw="24" slack="0"/>
<pin id="465" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="scale_29_reload_read/1 "/>
</bind>
</comp>

<comp id="468" class="1004" name="scale_28_reload_read_read_fu_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="24" slack="0"/>
<pin id="470" dir="0" index="1" bw="24" slack="0"/>
<pin id="471" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="scale_28_reload_read/1 "/>
</bind>
</comp>

<comp id="474" class="1004" name="scale_27_reload_read_read_fu_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="24" slack="0"/>
<pin id="476" dir="0" index="1" bw="24" slack="0"/>
<pin id="477" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="scale_27_reload_read/1 "/>
</bind>
</comp>

<comp id="480" class="1004" name="scale_26_reload_read_read_fu_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="24" slack="0"/>
<pin id="482" dir="0" index="1" bw="24" slack="0"/>
<pin id="483" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="scale_26_reload_read/1 "/>
</bind>
</comp>

<comp id="486" class="1004" name="scale_25_reload_read_read_fu_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="24" slack="0"/>
<pin id="488" dir="0" index="1" bw="24" slack="0"/>
<pin id="489" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="scale_25_reload_read/1 "/>
</bind>
</comp>

<comp id="492" class="1004" name="scale_24_reload_read_read_fu_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="24" slack="0"/>
<pin id="494" dir="0" index="1" bw="24" slack="0"/>
<pin id="495" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="scale_24_reload_read/1 "/>
</bind>
</comp>

<comp id="498" class="1004" name="scale_23_reload_read_read_fu_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="24" slack="0"/>
<pin id="500" dir="0" index="1" bw="24" slack="0"/>
<pin id="501" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="scale_23_reload_read/1 "/>
</bind>
</comp>

<comp id="504" class="1004" name="scale_22_reload_read_read_fu_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="24" slack="0"/>
<pin id="506" dir="0" index="1" bw="24" slack="0"/>
<pin id="507" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="scale_22_reload_read/1 "/>
</bind>
</comp>

<comp id="510" class="1004" name="scale_21_reload_read_read_fu_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="24" slack="0"/>
<pin id="512" dir="0" index="1" bw="24" slack="0"/>
<pin id="513" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="scale_21_reload_read/1 "/>
</bind>
</comp>

<comp id="516" class="1004" name="scale_20_reload_read_read_fu_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="24" slack="0"/>
<pin id="518" dir="0" index="1" bw="24" slack="0"/>
<pin id="519" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="scale_20_reload_read/1 "/>
</bind>
</comp>

<comp id="522" class="1004" name="scale_19_reload_read_read_fu_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="24" slack="0"/>
<pin id="524" dir="0" index="1" bw="24" slack="0"/>
<pin id="525" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="scale_19_reload_read/1 "/>
</bind>
</comp>

<comp id="528" class="1004" name="scale_18_reload_read_read_fu_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="24" slack="0"/>
<pin id="530" dir="0" index="1" bw="24" slack="0"/>
<pin id="531" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="scale_18_reload_read/1 "/>
</bind>
</comp>

<comp id="534" class="1004" name="scale_17_reload_read_read_fu_534">
<pin_list>
<pin id="535" dir="0" index="0" bw="24" slack="0"/>
<pin id="536" dir="0" index="1" bw="24" slack="0"/>
<pin id="537" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="scale_17_reload_read/1 "/>
</bind>
</comp>

<comp id="540" class="1004" name="scale_16_reload_read_read_fu_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="24" slack="0"/>
<pin id="542" dir="0" index="1" bw="24" slack="0"/>
<pin id="543" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="scale_16_reload_read/1 "/>
</bind>
</comp>

<comp id="546" class="1004" name="scale_15_reload_read_read_fu_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="24" slack="0"/>
<pin id="548" dir="0" index="1" bw="24" slack="0"/>
<pin id="549" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="scale_15_reload_read/1 "/>
</bind>
</comp>

<comp id="552" class="1004" name="scale_14_reload_read_read_fu_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="24" slack="0"/>
<pin id="554" dir="0" index="1" bw="24" slack="0"/>
<pin id="555" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="scale_14_reload_read/1 "/>
</bind>
</comp>

<comp id="558" class="1004" name="scale_13_reload_read_read_fu_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="24" slack="0"/>
<pin id="560" dir="0" index="1" bw="24" slack="0"/>
<pin id="561" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="scale_13_reload_read/1 "/>
</bind>
</comp>

<comp id="564" class="1004" name="scale_12_reload_read_read_fu_564">
<pin_list>
<pin id="565" dir="0" index="0" bw="24" slack="0"/>
<pin id="566" dir="0" index="1" bw="24" slack="0"/>
<pin id="567" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="scale_12_reload_read/1 "/>
</bind>
</comp>

<comp id="570" class="1004" name="scale_11_reload_read_read_fu_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="24" slack="0"/>
<pin id="572" dir="0" index="1" bw="24" slack="0"/>
<pin id="573" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="scale_11_reload_read/1 "/>
</bind>
</comp>

<comp id="576" class="1004" name="scale_10_reload_read_read_fu_576">
<pin_list>
<pin id="577" dir="0" index="0" bw="24" slack="0"/>
<pin id="578" dir="0" index="1" bw="24" slack="0"/>
<pin id="579" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="scale_10_reload_read/1 "/>
</bind>
</comp>

<comp id="582" class="1004" name="scale_9_reload_read_read_fu_582">
<pin_list>
<pin id="583" dir="0" index="0" bw="24" slack="0"/>
<pin id="584" dir="0" index="1" bw="24" slack="0"/>
<pin id="585" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="scale_9_reload_read/1 "/>
</bind>
</comp>

<comp id="588" class="1004" name="scale_8_reload_read_read_fu_588">
<pin_list>
<pin id="589" dir="0" index="0" bw="24" slack="0"/>
<pin id="590" dir="0" index="1" bw="24" slack="0"/>
<pin id="591" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="scale_8_reload_read/1 "/>
</bind>
</comp>

<comp id="594" class="1004" name="scale_7_reload_read_read_fu_594">
<pin_list>
<pin id="595" dir="0" index="0" bw="24" slack="0"/>
<pin id="596" dir="0" index="1" bw="24" slack="0"/>
<pin id="597" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="scale_7_reload_read/1 "/>
</bind>
</comp>

<comp id="600" class="1004" name="scale_6_reload_read_read_fu_600">
<pin_list>
<pin id="601" dir="0" index="0" bw="24" slack="0"/>
<pin id="602" dir="0" index="1" bw="24" slack="0"/>
<pin id="603" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="scale_6_reload_read/1 "/>
</bind>
</comp>

<comp id="606" class="1004" name="scale_5_reload_read_read_fu_606">
<pin_list>
<pin id="607" dir="0" index="0" bw="24" slack="0"/>
<pin id="608" dir="0" index="1" bw="24" slack="0"/>
<pin id="609" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="scale_5_reload_read/1 "/>
</bind>
</comp>

<comp id="612" class="1004" name="scale_4_reload_read_read_fu_612">
<pin_list>
<pin id="613" dir="0" index="0" bw="24" slack="0"/>
<pin id="614" dir="0" index="1" bw="24" slack="0"/>
<pin id="615" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="scale_4_reload_read/1 "/>
</bind>
</comp>

<comp id="618" class="1004" name="scale_3_reload_read_read_fu_618">
<pin_list>
<pin id="619" dir="0" index="0" bw="24" slack="0"/>
<pin id="620" dir="0" index="1" bw="24" slack="0"/>
<pin id="621" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="scale_3_reload_read/1 "/>
</bind>
</comp>

<comp id="624" class="1004" name="scale_2_reload_read_read_fu_624">
<pin_list>
<pin id="625" dir="0" index="0" bw="24" slack="0"/>
<pin id="626" dir="0" index="1" bw="24" slack="0"/>
<pin id="627" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="scale_2_reload_read/1 "/>
</bind>
</comp>

<comp id="630" class="1004" name="scale_1_reload_read_read_fu_630">
<pin_list>
<pin id="631" dir="0" index="0" bw="24" slack="0"/>
<pin id="632" dir="0" index="1" bw="24" slack="0"/>
<pin id="633" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="scale_1_reload_read/1 "/>
</bind>
</comp>

<comp id="636" class="1004" name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_8_addr_gep_fu_636">
<pin_list>
<pin id="637" dir="0" index="0" bw="24" slack="0"/>
<pin id="638" dir="0" index="1" bw="1" slack="0"/>
<pin id="639" dir="0" index="2" bw="10" slack="0"/>
<pin id="640" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_8_addr/1 "/>
</bind>
</comp>

<comp id="643" class="1004" name="grp_access_fu_643">
<pin_list>
<pin id="644" dir="0" index="0" bw="10" slack="0"/>
<pin id="645" dir="0" index="1" bw="24" slack="2147483647"/>
<pin id="646" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="647" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_8_load/1 "/>
</bind>
</comp>

<comp id="649" class="1004" name="C_1_addr_gep_fu_649">
<pin_list>
<pin id="650" dir="0" index="0" bw="24" slack="0"/>
<pin id="651" dir="0" index="1" bw="1" slack="0"/>
<pin id="652" dir="0" index="2" bw="10" slack="2"/>
<pin id="653" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="C_1_addr/3 "/>
</bind>
</comp>

<comp id="656" class="1004" name="store_ln112_access_fu_656">
<pin_list>
<pin id="657" dir="0" index="0" bw="10" slack="0"/>
<pin id="658" dir="0" index="1" bw="24" slack="1"/>
<pin id="659" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="660" dir="1" index="3" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln112/3 "/>
</bind>
</comp>

<comp id="662" class="1004" name="mul_ln112_fu_662">
<pin_list>
<pin id="663" dir="0" index="0" bw="24" slack="0"/>
<pin id="664" dir="0" index="1" bw="24" slack="0"/>
<pin id="665" dir="1" index="2" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln112/2 "/>
</bind>
</comp>

<comp id="666" class="1004" name="store_ln0_store_fu_666">
<pin_list>
<pin id="667" dir="0" index="0" bw="1" slack="0"/>
<pin id="668" dir="0" index="1" bw="11" slack="0"/>
<pin id="669" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="671" class="1004" name="store_ln109_store_fu_671">
<pin_list>
<pin id="672" dir="0" index="0" bw="1" slack="0"/>
<pin id="673" dir="0" index="1" bw="9" slack="0"/>
<pin id="674" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln109/1 "/>
</bind>
</comp>

<comp id="676" class="1004" name="store_ln110_store_fu_676">
<pin_list>
<pin id="677" dir="0" index="0" bw="1" slack="0"/>
<pin id="678" dir="0" index="1" bw="7" slack="0"/>
<pin id="679" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln110/1 "/>
</bind>
</comp>

<comp id="681" class="1004" name="indvar_flatten230_load_load_fu_681">
<pin_list>
<pin id="682" dir="0" index="0" bw="11" slack="0"/>
<pin id="683" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten230_load/1 "/>
</bind>
</comp>

<comp id="684" class="1004" name="icmp_ln109_fu_684">
<pin_list>
<pin id="685" dir="0" index="0" bw="11" slack="0"/>
<pin id="686" dir="0" index="1" bw="11" slack="0"/>
<pin id="687" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln109/1 "/>
</bind>
</comp>

<comp id="690" class="1004" name="add_ln109_fu_690">
<pin_list>
<pin id="691" dir="0" index="0" bw="11" slack="0"/>
<pin id="692" dir="0" index="1" bw="1" slack="0"/>
<pin id="693" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln109/1 "/>
</bind>
</comp>

<comp id="696" class="1004" name="j_load_load_fu_696">
<pin_list>
<pin id="697" dir="0" index="0" bw="7" slack="0"/>
<pin id="698" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_load/1 "/>
</bind>
</comp>

<comp id="699" class="1004" name="i_load_load_fu_699">
<pin_list>
<pin id="700" dir="0" index="0" bw="9" slack="0"/>
<pin id="701" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_load/1 "/>
</bind>
</comp>

<comp id="702" class="1004" name="trunc_ln109_fu_702">
<pin_list>
<pin id="703" dir="0" index="0" bw="7" slack="0"/>
<pin id="704" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln109/1 "/>
</bind>
</comp>

<comp id="706" class="1004" name="add_ln109_1_fu_706">
<pin_list>
<pin id="707" dir="0" index="0" bw="9" slack="0"/>
<pin id="708" dir="0" index="1" bw="1" slack="0"/>
<pin id="709" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln109_1/1 "/>
</bind>
</comp>

<comp id="712" class="1004" name="tmp_fu_712">
<pin_list>
<pin id="713" dir="0" index="0" bw="1" slack="0"/>
<pin id="714" dir="0" index="1" bw="7" slack="0"/>
<pin id="715" dir="0" index="2" bw="4" slack="0"/>
<pin id="716" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="720" class="1004" name="select_ln110_fu_720">
<pin_list>
<pin id="721" dir="0" index="0" bw="1" slack="0"/>
<pin id="722" dir="0" index="1" bw="6" slack="0"/>
<pin id="723" dir="0" index="2" bw="6" slack="0"/>
<pin id="724" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln110/1 "/>
</bind>
</comp>

<comp id="728" class="1004" name="zext_ln109_fu_728">
<pin_list>
<pin id="729" dir="0" index="0" bw="6" slack="0"/>
<pin id="730" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln109/1 "/>
</bind>
</comp>

<comp id="732" class="1004" name="select_ln109_fu_732">
<pin_list>
<pin id="733" dir="0" index="0" bw="1" slack="0"/>
<pin id="734" dir="0" index="1" bw="9" slack="0"/>
<pin id="735" dir="0" index="2" bw="9" slack="0"/>
<pin id="736" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln109/1 "/>
</bind>
</comp>

<comp id="740" class="1004" name="trunc_ln110_fu_740">
<pin_list>
<pin id="741" dir="0" index="0" bw="9" slack="0"/>
<pin id="742" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln110/1 "/>
</bind>
</comp>

<comp id="744" class="1004" name="lshr_ln110_1_fu_744">
<pin_list>
<pin id="745" dir="0" index="0" bw="2" slack="0"/>
<pin id="746" dir="0" index="1" bw="6" slack="0"/>
<pin id="747" dir="0" index="2" bw="4" slack="0"/>
<pin id="748" dir="0" index="3" bw="4" slack="0"/>
<pin id="749" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln110_1/1 "/>
</bind>
</comp>

<comp id="754" class="1004" name="tmp_s_fu_754">
<pin_list>
<pin id="755" dir="0" index="0" bw="10" slack="0"/>
<pin id="756" dir="0" index="1" bw="8" slack="0"/>
<pin id="757" dir="0" index="2" bw="2" slack="0"/>
<pin id="758" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/1 "/>
</bind>
</comp>

<comp id="762" class="1004" name="zext_ln112_fu_762">
<pin_list>
<pin id="763" dir="0" index="0" bw="10" slack="0"/>
<pin id="764" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln112/1 "/>
</bind>
</comp>

<comp id="767" class="1004" name="tmp_70_fu_767">
<pin_list>
<pin id="768" dir="0" index="0" bw="24" slack="0"/>
<pin id="769" dir="0" index="1" bw="6" slack="0"/>
<pin id="770" dir="0" index="2" bw="24" slack="0"/>
<pin id="771" dir="0" index="3" bw="6" slack="0"/>
<pin id="772" dir="0" index="4" bw="24" slack="0"/>
<pin id="773" dir="0" index="5" bw="6" slack="0"/>
<pin id="774" dir="0" index="6" bw="24" slack="0"/>
<pin id="775" dir="0" index="7" bw="6" slack="0"/>
<pin id="776" dir="0" index="8" bw="24" slack="0"/>
<pin id="777" dir="0" index="9" bw="6" slack="0"/>
<pin id="778" dir="0" index="10" bw="24" slack="0"/>
<pin id="779" dir="0" index="11" bw="6" slack="0"/>
<pin id="780" dir="0" index="12" bw="24" slack="0"/>
<pin id="781" dir="0" index="13" bw="6" slack="0"/>
<pin id="782" dir="0" index="14" bw="24" slack="0"/>
<pin id="783" dir="0" index="15" bw="6" slack="0"/>
<pin id="784" dir="0" index="16" bw="24" slack="0"/>
<pin id="785" dir="0" index="17" bw="6" slack="0"/>
<pin id="786" dir="0" index="18" bw="24" slack="0"/>
<pin id="787" dir="0" index="19" bw="6" slack="0"/>
<pin id="788" dir="0" index="20" bw="24" slack="0"/>
<pin id="789" dir="0" index="21" bw="6" slack="0"/>
<pin id="790" dir="0" index="22" bw="24" slack="0"/>
<pin id="791" dir="0" index="23" bw="6" slack="0"/>
<pin id="792" dir="0" index="24" bw="24" slack="0"/>
<pin id="793" dir="0" index="25" bw="6" slack="0"/>
<pin id="794" dir="0" index="26" bw="24" slack="0"/>
<pin id="795" dir="0" index="27" bw="6" slack="0"/>
<pin id="796" dir="0" index="28" bw="24" slack="0"/>
<pin id="797" dir="0" index="29" bw="6" slack="0"/>
<pin id="798" dir="0" index="30" bw="24" slack="0"/>
<pin id="799" dir="0" index="31" bw="6" slack="0"/>
<pin id="800" dir="0" index="32" bw="24" slack="0"/>
<pin id="801" dir="0" index="33" bw="6" slack="0"/>
<pin id="802" dir="0" index="34" bw="24" slack="0"/>
<pin id="803" dir="0" index="35" bw="6" slack="0"/>
<pin id="804" dir="0" index="36" bw="24" slack="0"/>
<pin id="805" dir="0" index="37" bw="6" slack="0"/>
<pin id="806" dir="0" index="38" bw="24" slack="0"/>
<pin id="807" dir="0" index="39" bw="6" slack="0"/>
<pin id="808" dir="0" index="40" bw="24" slack="0"/>
<pin id="809" dir="0" index="41" bw="6" slack="0"/>
<pin id="810" dir="0" index="42" bw="24" slack="0"/>
<pin id="811" dir="0" index="43" bw="6" slack="0"/>
<pin id="812" dir="0" index="44" bw="24" slack="0"/>
<pin id="813" dir="0" index="45" bw="6" slack="0"/>
<pin id="814" dir="0" index="46" bw="24" slack="0"/>
<pin id="815" dir="0" index="47" bw="6" slack="0"/>
<pin id="816" dir="0" index="48" bw="24" slack="0"/>
<pin id="817" dir="0" index="49" bw="6" slack="0"/>
<pin id="818" dir="0" index="50" bw="24" slack="0"/>
<pin id="819" dir="0" index="51" bw="6" slack="0"/>
<pin id="820" dir="0" index="52" bw="24" slack="0"/>
<pin id="821" dir="0" index="53" bw="6" slack="0"/>
<pin id="822" dir="0" index="54" bw="24" slack="0"/>
<pin id="823" dir="0" index="55" bw="6" slack="0"/>
<pin id="824" dir="0" index="56" bw="24" slack="0"/>
<pin id="825" dir="0" index="57" bw="6" slack="0"/>
<pin id="826" dir="0" index="58" bw="24" slack="0"/>
<pin id="827" dir="0" index="59" bw="6" slack="0"/>
<pin id="828" dir="0" index="60" bw="24" slack="0"/>
<pin id="829" dir="0" index="61" bw="6" slack="0"/>
<pin id="830" dir="0" index="62" bw="24" slack="0"/>
<pin id="831" dir="0" index="63" bw="6" slack="0"/>
<pin id="832" dir="0" index="64" bw="24" slack="0"/>
<pin id="833" dir="0" index="65" bw="6" slack="0"/>
<pin id="834" dir="0" index="66" bw="24" slack="0"/>
<pin id="835" dir="0" index="67" bw="6" slack="0"/>
<pin id="836" dir="0" index="68" bw="24" slack="0"/>
<pin id="837" dir="0" index="69" bw="6" slack="0"/>
<pin id="838" dir="0" index="70" bw="24" slack="0"/>
<pin id="839" dir="0" index="71" bw="6" slack="0"/>
<pin id="840" dir="0" index="72" bw="24" slack="0"/>
<pin id="841" dir="0" index="73" bw="6" slack="0"/>
<pin id="842" dir="0" index="74" bw="24" slack="0"/>
<pin id="843" dir="0" index="75" bw="6" slack="0"/>
<pin id="844" dir="0" index="76" bw="24" slack="0"/>
<pin id="845" dir="0" index="77" bw="6" slack="0"/>
<pin id="846" dir="0" index="78" bw="24" slack="0"/>
<pin id="847" dir="0" index="79" bw="6" slack="0"/>
<pin id="848" dir="0" index="80" bw="24" slack="0"/>
<pin id="849" dir="0" index="81" bw="6" slack="0"/>
<pin id="850" dir="0" index="82" bw="24" slack="0"/>
<pin id="851" dir="0" index="83" bw="6" slack="0"/>
<pin id="852" dir="0" index="84" bw="24" slack="0"/>
<pin id="853" dir="0" index="85" bw="6" slack="0"/>
<pin id="854" dir="0" index="86" bw="24" slack="0"/>
<pin id="855" dir="0" index="87" bw="6" slack="0"/>
<pin id="856" dir="0" index="88" bw="24" slack="0"/>
<pin id="857" dir="0" index="89" bw="6" slack="0"/>
<pin id="858" dir="0" index="90" bw="24" slack="0"/>
<pin id="859" dir="0" index="91" bw="6" slack="0"/>
<pin id="860" dir="0" index="92" bw="24" slack="0"/>
<pin id="861" dir="0" index="93" bw="6" slack="0"/>
<pin id="862" dir="0" index="94" bw="24" slack="0"/>
<pin id="863" dir="0" index="95" bw="6" slack="0"/>
<pin id="864" dir="0" index="96" bw="24" slack="0"/>
<pin id="865" dir="0" index="97" bw="6" slack="0"/>
<pin id="866" dir="0" index="98" bw="24" slack="0"/>
<pin id="867" dir="0" index="99" bw="24" slack="0"/>
<pin id="868" dir="0" index="100" bw="6" slack="0"/>
<pin id="869" dir="1" index="101" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="sparsemux(1197) " fcode="sparsemux"/>
<opset="tmp_70/1 "/>
</bind>
</comp>

<comp id="971" class="1004" name="add_ln110_fu_971">
<pin_list>
<pin id="972" dir="0" index="0" bw="6" slack="0"/>
<pin id="973" dir="0" index="1" bw="6" slack="0"/>
<pin id="974" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln110/1 "/>
</bind>
</comp>

<comp id="977" class="1004" name="store_ln109_store_fu_977">
<pin_list>
<pin id="978" dir="0" index="0" bw="11" slack="0"/>
<pin id="979" dir="0" index="1" bw="11" slack="0"/>
<pin id="980" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln109/1 "/>
</bind>
</comp>

<comp id="982" class="1004" name="store_ln109_store_fu_982">
<pin_list>
<pin id="983" dir="0" index="0" bw="9" slack="0"/>
<pin id="984" dir="0" index="1" bw="9" slack="0"/>
<pin id="985" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln109/1 "/>
</bind>
</comp>

<comp id="987" class="1004" name="store_ln110_store_fu_987">
<pin_list>
<pin id="988" dir="0" index="0" bw="7" slack="0"/>
<pin id="989" dir="0" index="1" bw="7" slack="0"/>
<pin id="990" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln110/1 "/>
</bind>
</comp>

<comp id="992" class="1004" name="sext_ln112_2_fu_992">
<pin_list>
<pin id="993" dir="0" index="0" bw="24" slack="0"/>
<pin id="994" dir="1" index="1" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln112_2/2 "/>
</bind>
</comp>

<comp id="997" class="1004" name="sext_ln112_3_fu_997">
<pin_list>
<pin id="998" dir="0" index="0" bw="24" slack="1"/>
<pin id="999" dir="1" index="1" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln112_3/2 "/>
</bind>
</comp>

<comp id="1001" class="1004" name="tmp_139_fu_1001">
<pin_list>
<pin id="1002" dir="0" index="0" bw="1" slack="0"/>
<pin id="1003" dir="0" index="1" bw="48" slack="0"/>
<pin id="1004" dir="0" index="2" bw="7" slack="0"/>
<pin id="1005" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_139/2 "/>
</bind>
</comp>

<comp id="1009" class="1004" name="trunc_ln112_1_fu_1009">
<pin_list>
<pin id="1010" dir="0" index="0" bw="24" slack="0"/>
<pin id="1011" dir="0" index="1" bw="48" slack="0"/>
<pin id="1012" dir="0" index="2" bw="6" slack="0"/>
<pin id="1013" dir="0" index="3" bw="7" slack="0"/>
<pin id="1014" dir="1" index="4" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln112_1/2 "/>
</bind>
</comp>

<comp id="1019" class="1004" name="tmp_140_fu_1019">
<pin_list>
<pin id="1020" dir="0" index="0" bw="1" slack="0"/>
<pin id="1021" dir="0" index="1" bw="48" slack="0"/>
<pin id="1022" dir="0" index="2" bw="5" slack="0"/>
<pin id="1023" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_140/2 "/>
</bind>
</comp>

<comp id="1027" class="1004" name="tmp_141_fu_1027">
<pin_list>
<pin id="1028" dir="0" index="0" bw="1" slack="0"/>
<pin id="1029" dir="0" index="1" bw="48" slack="0"/>
<pin id="1030" dir="0" index="2" bw="7" slack="0"/>
<pin id="1031" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_141/2 "/>
</bind>
</comp>

<comp id="1035" class="1004" name="zext_ln112_1_fu_1035">
<pin_list>
<pin id="1036" dir="0" index="0" bw="1" slack="0"/>
<pin id="1037" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln112_1/2 "/>
</bind>
</comp>

<comp id="1039" class="1004" name="add_ln112_fu_1039">
<pin_list>
<pin id="1040" dir="0" index="0" bw="24" slack="0"/>
<pin id="1041" dir="0" index="1" bw="1" slack="0"/>
<pin id="1042" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln112/2 "/>
</bind>
</comp>

<comp id="1045" class="1004" name="tmp_142_fu_1045">
<pin_list>
<pin id="1046" dir="0" index="0" bw="1" slack="0"/>
<pin id="1047" dir="0" index="1" bw="24" slack="0"/>
<pin id="1048" dir="0" index="2" bw="6" slack="0"/>
<pin id="1049" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_142/2 "/>
</bind>
</comp>

<comp id="1053" class="1004" name="xor_ln112_5_fu_1053">
<pin_list>
<pin id="1054" dir="0" index="0" bw="1" slack="0"/>
<pin id="1055" dir="0" index="1" bw="1" slack="0"/>
<pin id="1056" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln112_5/2 "/>
</bind>
</comp>

<comp id="1059" class="1004" name="and_ln112_6_fu_1059">
<pin_list>
<pin id="1060" dir="0" index="0" bw="1" slack="0"/>
<pin id="1061" dir="0" index="1" bw="1" slack="0"/>
<pin id="1062" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln112_6/2 "/>
</bind>
</comp>

<comp id="1065" class="1004" name="tmp_143_fu_1065">
<pin_list>
<pin id="1066" dir="0" index="0" bw="1" slack="0"/>
<pin id="1067" dir="0" index="1" bw="48" slack="0"/>
<pin id="1068" dir="0" index="2" bw="7" slack="0"/>
<pin id="1069" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_143/2 "/>
</bind>
</comp>

<comp id="1073" class="1004" name="tmp_71_fu_1073">
<pin_list>
<pin id="1074" dir="0" index="0" bw="7" slack="0"/>
<pin id="1075" dir="0" index="1" bw="48" slack="0"/>
<pin id="1076" dir="0" index="2" bw="7" slack="0"/>
<pin id="1077" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_71/2 "/>
</bind>
</comp>

<comp id="1081" class="1004" name="icmp_ln112_3_fu_1081">
<pin_list>
<pin id="1082" dir="0" index="0" bw="7" slack="0"/>
<pin id="1083" dir="0" index="1" bw="7" slack="0"/>
<pin id="1084" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln112_3/2 "/>
</bind>
</comp>

<comp id="1087" class="1004" name="tmp_72_fu_1087">
<pin_list>
<pin id="1088" dir="0" index="0" bw="8" slack="0"/>
<pin id="1089" dir="0" index="1" bw="48" slack="0"/>
<pin id="1090" dir="0" index="2" bw="7" slack="0"/>
<pin id="1091" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_72/2 "/>
</bind>
</comp>

<comp id="1095" class="1004" name="icmp_ln112_4_fu_1095">
<pin_list>
<pin id="1096" dir="0" index="0" bw="8" slack="0"/>
<pin id="1097" dir="0" index="1" bw="8" slack="0"/>
<pin id="1098" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln112_4/2 "/>
</bind>
</comp>

<comp id="1101" class="1004" name="icmp_ln112_5_fu_1101">
<pin_list>
<pin id="1102" dir="0" index="0" bw="8" slack="0"/>
<pin id="1103" dir="0" index="1" bw="8" slack="0"/>
<pin id="1104" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln112_5/2 "/>
</bind>
</comp>

<comp id="1107" class="1004" name="select_ln112_4_fu_1107">
<pin_list>
<pin id="1108" dir="0" index="0" bw="1" slack="0"/>
<pin id="1109" dir="0" index="1" bw="1" slack="0"/>
<pin id="1110" dir="0" index="2" bw="1" slack="0"/>
<pin id="1111" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln112_4/2 "/>
</bind>
</comp>

<comp id="1115" class="1004" name="xor_ln112_6_fu_1115">
<pin_list>
<pin id="1116" dir="0" index="0" bw="1" slack="0"/>
<pin id="1117" dir="0" index="1" bw="1" slack="0"/>
<pin id="1118" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln112_6/2 "/>
</bind>
</comp>

<comp id="1121" class="1004" name="and_ln112_7_fu_1121">
<pin_list>
<pin id="1122" dir="0" index="0" bw="1" slack="0"/>
<pin id="1123" dir="0" index="1" bw="1" slack="0"/>
<pin id="1124" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln112_7/2 "/>
</bind>
</comp>

<comp id="1127" class="1004" name="select_ln112_5_fu_1127">
<pin_list>
<pin id="1128" dir="0" index="0" bw="1" slack="0"/>
<pin id="1129" dir="0" index="1" bw="1" slack="0"/>
<pin id="1130" dir="0" index="2" bw="1" slack="0"/>
<pin id="1131" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln112_5/2 "/>
</bind>
</comp>

<comp id="1135" class="1004" name="and_ln112_8_fu_1135">
<pin_list>
<pin id="1136" dir="0" index="0" bw="1" slack="0"/>
<pin id="1137" dir="0" index="1" bw="1" slack="0"/>
<pin id="1138" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln112_8/2 "/>
</bind>
</comp>

<comp id="1141" class="1004" name="xor_ln112_7_fu_1141">
<pin_list>
<pin id="1142" dir="0" index="0" bw="1" slack="0"/>
<pin id="1143" dir="0" index="1" bw="1" slack="0"/>
<pin id="1144" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln112_7/2 "/>
</bind>
</comp>

<comp id="1147" class="1004" name="or_ln112_2_fu_1147">
<pin_list>
<pin id="1148" dir="0" index="0" bw="1" slack="0"/>
<pin id="1149" dir="0" index="1" bw="1" slack="0"/>
<pin id="1150" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln112_2/2 "/>
</bind>
</comp>

<comp id="1153" class="1004" name="xor_ln112_8_fu_1153">
<pin_list>
<pin id="1154" dir="0" index="0" bw="1" slack="0"/>
<pin id="1155" dir="0" index="1" bw="1" slack="0"/>
<pin id="1156" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln112_8/2 "/>
</bind>
</comp>

<comp id="1159" class="1004" name="and_ln112_9_fu_1159">
<pin_list>
<pin id="1160" dir="0" index="0" bw="1" slack="0"/>
<pin id="1161" dir="0" index="1" bw="1" slack="0"/>
<pin id="1162" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln112_9/2 "/>
</bind>
</comp>

<comp id="1165" class="1004" name="and_ln112_10_fu_1165">
<pin_list>
<pin id="1166" dir="0" index="0" bw="1" slack="0"/>
<pin id="1167" dir="0" index="1" bw="1" slack="0"/>
<pin id="1168" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln112_10/2 "/>
</bind>
</comp>

<comp id="1171" class="1004" name="or_ln112_fu_1171">
<pin_list>
<pin id="1172" dir="0" index="0" bw="1" slack="0"/>
<pin id="1173" dir="0" index="1" bw="1" slack="0"/>
<pin id="1174" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln112/2 "/>
</bind>
</comp>

<comp id="1177" class="1004" name="xor_ln112_9_fu_1177">
<pin_list>
<pin id="1178" dir="0" index="0" bw="1" slack="0"/>
<pin id="1179" dir="0" index="1" bw="1" slack="0"/>
<pin id="1180" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln112_9/2 "/>
</bind>
</comp>

<comp id="1183" class="1004" name="and_ln112_11_fu_1183">
<pin_list>
<pin id="1184" dir="0" index="0" bw="1" slack="0"/>
<pin id="1185" dir="0" index="1" bw="1" slack="0"/>
<pin id="1186" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln112_11/2 "/>
</bind>
</comp>

<comp id="1189" class="1004" name="select_ln112_6_fu_1189">
<pin_list>
<pin id="1190" dir="0" index="0" bw="1" slack="0"/>
<pin id="1191" dir="0" index="1" bw="24" slack="0"/>
<pin id="1192" dir="0" index="2" bw="24" slack="0"/>
<pin id="1193" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln112_6/2 "/>
</bind>
</comp>

<comp id="1197" class="1004" name="or_ln112_3_fu_1197">
<pin_list>
<pin id="1198" dir="0" index="0" bw="1" slack="0"/>
<pin id="1199" dir="0" index="1" bw="1" slack="0"/>
<pin id="1200" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln112_3/2 "/>
</bind>
</comp>

<comp id="1203" class="1004" name="select_ln112_7_fu_1203">
<pin_list>
<pin id="1204" dir="0" index="0" bw="1" slack="0"/>
<pin id="1205" dir="0" index="1" bw="24" slack="0"/>
<pin id="1206" dir="0" index="2" bw="24" slack="0"/>
<pin id="1207" dir="1" index="3" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln112_7/2 "/>
</bind>
</comp>

<comp id="1211" class="1005" name="j_reg_1211">
<pin_list>
<pin id="1212" dir="0" index="0" bw="7" slack="0"/>
<pin id="1213" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="1218" class="1005" name="i_reg_1218">
<pin_list>
<pin id="1219" dir="0" index="0" bw="9" slack="0"/>
<pin id="1220" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="1225" class="1005" name="indvar_flatten230_reg_1225">
<pin_list>
<pin id="1226" dir="0" index="0" bw="11" slack="0"/>
<pin id="1227" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten230 "/>
</bind>
</comp>

<comp id="1232" class="1005" name="icmp_ln109_reg_1232">
<pin_list>
<pin id="1233" dir="0" index="0" bw="1" slack="1"/>
<pin id="1234" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln109 "/>
</bind>
</comp>

<comp id="1236" class="1005" name="zext_ln112_reg_1236">
<pin_list>
<pin id="1237" dir="0" index="0" bw="64" slack="2"/>
<pin id="1238" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln112 "/>
</bind>
</comp>

<comp id="1241" class="1005" name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_8_addr_reg_1241">
<pin_list>
<pin id="1242" dir="0" index="0" bw="10" slack="1"/>
<pin id="1243" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_8_addr "/>
</bind>
</comp>

<comp id="1246" class="1005" name="tmp_70_reg_1246">
<pin_list>
<pin id="1247" dir="0" index="0" bw="24" slack="1"/>
<pin id="1248" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="tmp_70 "/>
</bind>
</comp>

<comp id="1251" class="1005" name="select_ln112_7_reg_1251">
<pin_list>
<pin id="1252" dir="0" index="0" bw="24" slack="1"/>
<pin id="1253" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="select_ln112_7 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="333"><net_src comp="132" pin="0"/><net_sink comp="330" pin=0"/></net>

<net id="337"><net_src comp="132" pin="0"/><net_sink comp="334" pin=0"/></net>

<net id="341"><net_src comp="132" pin="0"/><net_sink comp="338" pin=0"/></net>

<net id="346"><net_src comp="152" pin="0"/><net_sink comp="342" pin=0"/></net>

<net id="347"><net_src comp="128" pin="0"/><net_sink comp="342" pin=1"/></net>

<net id="352"><net_src comp="152" pin="0"/><net_sink comp="348" pin=0"/></net>

<net id="353"><net_src comp="126" pin="0"/><net_sink comp="348" pin=1"/></net>

<net id="358"><net_src comp="152" pin="0"/><net_sink comp="354" pin=0"/></net>

<net id="359"><net_src comp="124" pin="0"/><net_sink comp="354" pin=1"/></net>

<net id="364"><net_src comp="152" pin="0"/><net_sink comp="360" pin=0"/></net>

<net id="365"><net_src comp="122" pin="0"/><net_sink comp="360" pin=1"/></net>

<net id="370"><net_src comp="152" pin="0"/><net_sink comp="366" pin=0"/></net>

<net id="371"><net_src comp="120" pin="0"/><net_sink comp="366" pin=1"/></net>

<net id="376"><net_src comp="152" pin="0"/><net_sink comp="372" pin=0"/></net>

<net id="377"><net_src comp="118" pin="0"/><net_sink comp="372" pin=1"/></net>

<net id="382"><net_src comp="152" pin="0"/><net_sink comp="378" pin=0"/></net>

<net id="383"><net_src comp="116" pin="0"/><net_sink comp="378" pin=1"/></net>

<net id="388"><net_src comp="152" pin="0"/><net_sink comp="384" pin=0"/></net>

<net id="389"><net_src comp="114" pin="0"/><net_sink comp="384" pin=1"/></net>

<net id="394"><net_src comp="152" pin="0"/><net_sink comp="390" pin=0"/></net>

<net id="395"><net_src comp="112" pin="0"/><net_sink comp="390" pin=1"/></net>

<net id="400"><net_src comp="152" pin="0"/><net_sink comp="396" pin=0"/></net>

<net id="401"><net_src comp="110" pin="0"/><net_sink comp="396" pin=1"/></net>

<net id="406"><net_src comp="152" pin="0"/><net_sink comp="402" pin=0"/></net>

<net id="407"><net_src comp="108" pin="0"/><net_sink comp="402" pin=1"/></net>

<net id="412"><net_src comp="152" pin="0"/><net_sink comp="408" pin=0"/></net>

<net id="413"><net_src comp="106" pin="0"/><net_sink comp="408" pin=1"/></net>

<net id="418"><net_src comp="152" pin="0"/><net_sink comp="414" pin=0"/></net>

<net id="419"><net_src comp="104" pin="0"/><net_sink comp="414" pin=1"/></net>

<net id="424"><net_src comp="152" pin="0"/><net_sink comp="420" pin=0"/></net>

<net id="425"><net_src comp="102" pin="0"/><net_sink comp="420" pin=1"/></net>

<net id="430"><net_src comp="152" pin="0"/><net_sink comp="426" pin=0"/></net>

<net id="431"><net_src comp="100" pin="0"/><net_sink comp="426" pin=1"/></net>

<net id="436"><net_src comp="152" pin="0"/><net_sink comp="432" pin=0"/></net>

<net id="437"><net_src comp="98" pin="0"/><net_sink comp="432" pin=1"/></net>

<net id="442"><net_src comp="152" pin="0"/><net_sink comp="438" pin=0"/></net>

<net id="443"><net_src comp="96" pin="0"/><net_sink comp="438" pin=1"/></net>

<net id="448"><net_src comp="152" pin="0"/><net_sink comp="444" pin=0"/></net>

<net id="449"><net_src comp="94" pin="0"/><net_sink comp="444" pin=1"/></net>

<net id="454"><net_src comp="152" pin="0"/><net_sink comp="450" pin=0"/></net>

<net id="455"><net_src comp="92" pin="0"/><net_sink comp="450" pin=1"/></net>

<net id="460"><net_src comp="152" pin="0"/><net_sink comp="456" pin=0"/></net>

<net id="461"><net_src comp="90" pin="0"/><net_sink comp="456" pin=1"/></net>

<net id="466"><net_src comp="152" pin="0"/><net_sink comp="462" pin=0"/></net>

<net id="467"><net_src comp="88" pin="0"/><net_sink comp="462" pin=1"/></net>

<net id="472"><net_src comp="152" pin="0"/><net_sink comp="468" pin=0"/></net>

<net id="473"><net_src comp="86" pin="0"/><net_sink comp="468" pin=1"/></net>

<net id="478"><net_src comp="152" pin="0"/><net_sink comp="474" pin=0"/></net>

<net id="479"><net_src comp="84" pin="0"/><net_sink comp="474" pin=1"/></net>

<net id="484"><net_src comp="152" pin="0"/><net_sink comp="480" pin=0"/></net>

<net id="485"><net_src comp="82" pin="0"/><net_sink comp="480" pin=1"/></net>

<net id="490"><net_src comp="152" pin="0"/><net_sink comp="486" pin=0"/></net>

<net id="491"><net_src comp="80" pin="0"/><net_sink comp="486" pin=1"/></net>

<net id="496"><net_src comp="152" pin="0"/><net_sink comp="492" pin=0"/></net>

<net id="497"><net_src comp="78" pin="0"/><net_sink comp="492" pin=1"/></net>

<net id="502"><net_src comp="152" pin="0"/><net_sink comp="498" pin=0"/></net>

<net id="503"><net_src comp="76" pin="0"/><net_sink comp="498" pin=1"/></net>

<net id="508"><net_src comp="152" pin="0"/><net_sink comp="504" pin=0"/></net>

<net id="509"><net_src comp="74" pin="0"/><net_sink comp="504" pin=1"/></net>

<net id="514"><net_src comp="152" pin="0"/><net_sink comp="510" pin=0"/></net>

<net id="515"><net_src comp="72" pin="0"/><net_sink comp="510" pin=1"/></net>

<net id="520"><net_src comp="152" pin="0"/><net_sink comp="516" pin=0"/></net>

<net id="521"><net_src comp="70" pin="0"/><net_sink comp="516" pin=1"/></net>

<net id="526"><net_src comp="152" pin="0"/><net_sink comp="522" pin=0"/></net>

<net id="527"><net_src comp="68" pin="0"/><net_sink comp="522" pin=1"/></net>

<net id="532"><net_src comp="152" pin="0"/><net_sink comp="528" pin=0"/></net>

<net id="533"><net_src comp="66" pin="0"/><net_sink comp="528" pin=1"/></net>

<net id="538"><net_src comp="152" pin="0"/><net_sink comp="534" pin=0"/></net>

<net id="539"><net_src comp="64" pin="0"/><net_sink comp="534" pin=1"/></net>

<net id="544"><net_src comp="152" pin="0"/><net_sink comp="540" pin=0"/></net>

<net id="545"><net_src comp="62" pin="0"/><net_sink comp="540" pin=1"/></net>

<net id="550"><net_src comp="152" pin="0"/><net_sink comp="546" pin=0"/></net>

<net id="551"><net_src comp="60" pin="0"/><net_sink comp="546" pin=1"/></net>

<net id="556"><net_src comp="152" pin="0"/><net_sink comp="552" pin=0"/></net>

<net id="557"><net_src comp="58" pin="0"/><net_sink comp="552" pin=1"/></net>

<net id="562"><net_src comp="152" pin="0"/><net_sink comp="558" pin=0"/></net>

<net id="563"><net_src comp="56" pin="0"/><net_sink comp="558" pin=1"/></net>

<net id="568"><net_src comp="152" pin="0"/><net_sink comp="564" pin=0"/></net>

<net id="569"><net_src comp="54" pin="0"/><net_sink comp="564" pin=1"/></net>

<net id="574"><net_src comp="152" pin="0"/><net_sink comp="570" pin=0"/></net>

<net id="575"><net_src comp="52" pin="0"/><net_sink comp="570" pin=1"/></net>

<net id="580"><net_src comp="152" pin="0"/><net_sink comp="576" pin=0"/></net>

<net id="581"><net_src comp="50" pin="0"/><net_sink comp="576" pin=1"/></net>

<net id="586"><net_src comp="152" pin="0"/><net_sink comp="582" pin=0"/></net>

<net id="587"><net_src comp="48" pin="0"/><net_sink comp="582" pin=1"/></net>

<net id="592"><net_src comp="152" pin="0"/><net_sink comp="588" pin=0"/></net>

<net id="593"><net_src comp="46" pin="0"/><net_sink comp="588" pin=1"/></net>

<net id="598"><net_src comp="152" pin="0"/><net_sink comp="594" pin=0"/></net>

<net id="599"><net_src comp="44" pin="0"/><net_sink comp="594" pin=1"/></net>

<net id="604"><net_src comp="152" pin="0"/><net_sink comp="600" pin=0"/></net>

<net id="605"><net_src comp="42" pin="0"/><net_sink comp="600" pin=1"/></net>

<net id="610"><net_src comp="152" pin="0"/><net_sink comp="606" pin=0"/></net>

<net id="611"><net_src comp="40" pin="0"/><net_sink comp="606" pin=1"/></net>

<net id="616"><net_src comp="152" pin="0"/><net_sink comp="612" pin=0"/></net>

<net id="617"><net_src comp="38" pin="0"/><net_sink comp="612" pin=1"/></net>

<net id="622"><net_src comp="152" pin="0"/><net_sink comp="618" pin=0"/></net>

<net id="623"><net_src comp="36" pin="0"/><net_sink comp="618" pin=1"/></net>

<net id="628"><net_src comp="152" pin="0"/><net_sink comp="624" pin=0"/></net>

<net id="629"><net_src comp="34" pin="0"/><net_sink comp="624" pin=1"/></net>

<net id="634"><net_src comp="152" pin="0"/><net_sink comp="630" pin=0"/></net>

<net id="635"><net_src comp="32" pin="0"/><net_sink comp="630" pin=1"/></net>

<net id="641"><net_src comp="130" pin="0"/><net_sink comp="636" pin=0"/></net>

<net id="642"><net_src comp="180" pin="0"/><net_sink comp="636" pin=1"/></net>

<net id="648"><net_src comp="636" pin="3"/><net_sink comp="643" pin=0"/></net>

<net id="654"><net_src comp="28" pin="0"/><net_sink comp="649" pin=0"/></net>

<net id="655"><net_src comp="180" pin="0"/><net_sink comp="649" pin=1"/></net>

<net id="661"><net_src comp="649" pin="3"/><net_sink comp="656" pin=0"/></net>

<net id="670"><net_src comp="154" pin="0"/><net_sink comp="666" pin=0"/></net>

<net id="675"><net_src comp="156" pin="0"/><net_sink comp="671" pin=0"/></net>

<net id="680"><net_src comp="158" pin="0"/><net_sink comp="676" pin=0"/></net>

<net id="688"><net_src comp="681" pin="1"/><net_sink comp="684" pin=0"/></net>

<net id="689"><net_src comp="160" pin="0"/><net_sink comp="684" pin=1"/></net>

<net id="694"><net_src comp="681" pin="1"/><net_sink comp="690" pin=0"/></net>

<net id="695"><net_src comp="162" pin="0"/><net_sink comp="690" pin=1"/></net>

<net id="705"><net_src comp="696" pin="1"/><net_sink comp="702" pin=0"/></net>

<net id="710"><net_src comp="699" pin="1"/><net_sink comp="706" pin=0"/></net>

<net id="711"><net_src comp="164" pin="0"/><net_sink comp="706" pin=1"/></net>

<net id="717"><net_src comp="166" pin="0"/><net_sink comp="712" pin=0"/></net>

<net id="718"><net_src comp="696" pin="1"/><net_sink comp="712" pin=1"/></net>

<net id="719"><net_src comp="168" pin="0"/><net_sink comp="712" pin=2"/></net>

<net id="725"><net_src comp="712" pin="3"/><net_sink comp="720" pin=0"/></net>

<net id="726"><net_src comp="170" pin="0"/><net_sink comp="720" pin=1"/></net>

<net id="727"><net_src comp="702" pin="1"/><net_sink comp="720" pin=2"/></net>

<net id="731"><net_src comp="720" pin="3"/><net_sink comp="728" pin=0"/></net>

<net id="737"><net_src comp="712" pin="3"/><net_sink comp="732" pin=0"/></net>

<net id="738"><net_src comp="706" pin="2"/><net_sink comp="732" pin=1"/></net>

<net id="739"><net_src comp="699" pin="1"/><net_sink comp="732" pin=2"/></net>

<net id="743"><net_src comp="732" pin="3"/><net_sink comp="740" pin=0"/></net>

<net id="750"><net_src comp="172" pin="0"/><net_sink comp="744" pin=0"/></net>

<net id="751"><net_src comp="720" pin="3"/><net_sink comp="744" pin=1"/></net>

<net id="752"><net_src comp="174" pin="0"/><net_sink comp="744" pin=2"/></net>

<net id="753"><net_src comp="176" pin="0"/><net_sink comp="744" pin=3"/></net>

<net id="759"><net_src comp="178" pin="0"/><net_sink comp="754" pin=0"/></net>

<net id="760"><net_src comp="740" pin="1"/><net_sink comp="754" pin=1"/></net>

<net id="761"><net_src comp="744" pin="4"/><net_sink comp="754" pin=2"/></net>

<net id="765"><net_src comp="754" pin="3"/><net_sink comp="762" pin=0"/></net>

<net id="766"><net_src comp="762" pin="1"/><net_sink comp="636" pin=2"/></net>

<net id="870"><net_src comp="182" pin="0"/><net_sink comp="767" pin=0"/></net>

<net id="871"><net_src comp="170" pin="0"/><net_sink comp="767" pin=1"/></net>

<net id="872"><net_src comp="630" pin="2"/><net_sink comp="767" pin=2"/></net>

<net id="873"><net_src comp="184" pin="0"/><net_sink comp="767" pin=3"/></net>

<net id="874"><net_src comp="624" pin="2"/><net_sink comp="767" pin=4"/></net>

<net id="875"><net_src comp="186" pin="0"/><net_sink comp="767" pin=5"/></net>

<net id="876"><net_src comp="618" pin="2"/><net_sink comp="767" pin=6"/></net>

<net id="877"><net_src comp="188" pin="0"/><net_sink comp="767" pin=7"/></net>

<net id="878"><net_src comp="612" pin="2"/><net_sink comp="767" pin=8"/></net>

<net id="879"><net_src comp="190" pin="0"/><net_sink comp="767" pin=9"/></net>

<net id="880"><net_src comp="606" pin="2"/><net_sink comp="767" pin=10"/></net>

<net id="881"><net_src comp="192" pin="0"/><net_sink comp="767" pin=11"/></net>

<net id="882"><net_src comp="600" pin="2"/><net_sink comp="767" pin=12"/></net>

<net id="883"><net_src comp="194" pin="0"/><net_sink comp="767" pin=13"/></net>

<net id="884"><net_src comp="594" pin="2"/><net_sink comp="767" pin=14"/></net>

<net id="885"><net_src comp="196" pin="0"/><net_sink comp="767" pin=15"/></net>

<net id="886"><net_src comp="588" pin="2"/><net_sink comp="767" pin=16"/></net>

<net id="887"><net_src comp="198" pin="0"/><net_sink comp="767" pin=17"/></net>

<net id="888"><net_src comp="582" pin="2"/><net_sink comp="767" pin=18"/></net>

<net id="889"><net_src comp="200" pin="0"/><net_sink comp="767" pin=19"/></net>

<net id="890"><net_src comp="576" pin="2"/><net_sink comp="767" pin=20"/></net>

<net id="891"><net_src comp="202" pin="0"/><net_sink comp="767" pin=21"/></net>

<net id="892"><net_src comp="570" pin="2"/><net_sink comp="767" pin=22"/></net>

<net id="893"><net_src comp="204" pin="0"/><net_sink comp="767" pin=23"/></net>

<net id="894"><net_src comp="564" pin="2"/><net_sink comp="767" pin=24"/></net>

<net id="895"><net_src comp="206" pin="0"/><net_sink comp="767" pin=25"/></net>

<net id="896"><net_src comp="558" pin="2"/><net_sink comp="767" pin=26"/></net>

<net id="897"><net_src comp="208" pin="0"/><net_sink comp="767" pin=27"/></net>

<net id="898"><net_src comp="552" pin="2"/><net_sink comp="767" pin=28"/></net>

<net id="899"><net_src comp="210" pin="0"/><net_sink comp="767" pin=29"/></net>

<net id="900"><net_src comp="546" pin="2"/><net_sink comp="767" pin=30"/></net>

<net id="901"><net_src comp="212" pin="0"/><net_sink comp="767" pin=31"/></net>

<net id="902"><net_src comp="540" pin="2"/><net_sink comp="767" pin=32"/></net>

<net id="903"><net_src comp="214" pin="0"/><net_sink comp="767" pin=33"/></net>

<net id="904"><net_src comp="534" pin="2"/><net_sink comp="767" pin=34"/></net>

<net id="905"><net_src comp="216" pin="0"/><net_sink comp="767" pin=35"/></net>

<net id="906"><net_src comp="528" pin="2"/><net_sink comp="767" pin=36"/></net>

<net id="907"><net_src comp="218" pin="0"/><net_sink comp="767" pin=37"/></net>

<net id="908"><net_src comp="522" pin="2"/><net_sink comp="767" pin=38"/></net>

<net id="909"><net_src comp="220" pin="0"/><net_sink comp="767" pin=39"/></net>

<net id="910"><net_src comp="516" pin="2"/><net_sink comp="767" pin=40"/></net>

<net id="911"><net_src comp="222" pin="0"/><net_sink comp="767" pin=41"/></net>

<net id="912"><net_src comp="510" pin="2"/><net_sink comp="767" pin=42"/></net>

<net id="913"><net_src comp="224" pin="0"/><net_sink comp="767" pin=43"/></net>

<net id="914"><net_src comp="504" pin="2"/><net_sink comp="767" pin=44"/></net>

<net id="915"><net_src comp="226" pin="0"/><net_sink comp="767" pin=45"/></net>

<net id="916"><net_src comp="498" pin="2"/><net_sink comp="767" pin=46"/></net>

<net id="917"><net_src comp="228" pin="0"/><net_sink comp="767" pin=47"/></net>

<net id="918"><net_src comp="492" pin="2"/><net_sink comp="767" pin=48"/></net>

<net id="919"><net_src comp="230" pin="0"/><net_sink comp="767" pin=49"/></net>

<net id="920"><net_src comp="486" pin="2"/><net_sink comp="767" pin=50"/></net>

<net id="921"><net_src comp="232" pin="0"/><net_sink comp="767" pin=51"/></net>

<net id="922"><net_src comp="480" pin="2"/><net_sink comp="767" pin=52"/></net>

<net id="923"><net_src comp="234" pin="0"/><net_sink comp="767" pin=53"/></net>

<net id="924"><net_src comp="474" pin="2"/><net_sink comp="767" pin=54"/></net>

<net id="925"><net_src comp="236" pin="0"/><net_sink comp="767" pin=55"/></net>

<net id="926"><net_src comp="468" pin="2"/><net_sink comp="767" pin=56"/></net>

<net id="927"><net_src comp="238" pin="0"/><net_sink comp="767" pin=57"/></net>

<net id="928"><net_src comp="462" pin="2"/><net_sink comp="767" pin=58"/></net>

<net id="929"><net_src comp="240" pin="0"/><net_sink comp="767" pin=59"/></net>

<net id="930"><net_src comp="456" pin="2"/><net_sink comp="767" pin=60"/></net>

<net id="931"><net_src comp="242" pin="0"/><net_sink comp="767" pin=61"/></net>

<net id="932"><net_src comp="450" pin="2"/><net_sink comp="767" pin=62"/></net>

<net id="933"><net_src comp="244" pin="0"/><net_sink comp="767" pin=63"/></net>

<net id="934"><net_src comp="444" pin="2"/><net_sink comp="767" pin=64"/></net>

<net id="935"><net_src comp="246" pin="0"/><net_sink comp="767" pin=65"/></net>

<net id="936"><net_src comp="438" pin="2"/><net_sink comp="767" pin=66"/></net>

<net id="937"><net_src comp="248" pin="0"/><net_sink comp="767" pin=67"/></net>

<net id="938"><net_src comp="432" pin="2"/><net_sink comp="767" pin=68"/></net>

<net id="939"><net_src comp="250" pin="0"/><net_sink comp="767" pin=69"/></net>

<net id="940"><net_src comp="426" pin="2"/><net_sink comp="767" pin=70"/></net>

<net id="941"><net_src comp="252" pin="0"/><net_sink comp="767" pin=71"/></net>

<net id="942"><net_src comp="420" pin="2"/><net_sink comp="767" pin=72"/></net>

<net id="943"><net_src comp="254" pin="0"/><net_sink comp="767" pin=73"/></net>

<net id="944"><net_src comp="414" pin="2"/><net_sink comp="767" pin=74"/></net>

<net id="945"><net_src comp="256" pin="0"/><net_sink comp="767" pin=75"/></net>

<net id="946"><net_src comp="408" pin="2"/><net_sink comp="767" pin=76"/></net>

<net id="947"><net_src comp="258" pin="0"/><net_sink comp="767" pin=77"/></net>

<net id="948"><net_src comp="402" pin="2"/><net_sink comp="767" pin=78"/></net>

<net id="949"><net_src comp="260" pin="0"/><net_sink comp="767" pin=79"/></net>

<net id="950"><net_src comp="396" pin="2"/><net_sink comp="767" pin=80"/></net>

<net id="951"><net_src comp="262" pin="0"/><net_sink comp="767" pin=81"/></net>

<net id="952"><net_src comp="390" pin="2"/><net_sink comp="767" pin=82"/></net>

<net id="953"><net_src comp="264" pin="0"/><net_sink comp="767" pin=83"/></net>

<net id="954"><net_src comp="384" pin="2"/><net_sink comp="767" pin=84"/></net>

<net id="955"><net_src comp="266" pin="0"/><net_sink comp="767" pin=85"/></net>

<net id="956"><net_src comp="378" pin="2"/><net_sink comp="767" pin=86"/></net>

<net id="957"><net_src comp="268" pin="0"/><net_sink comp="767" pin=87"/></net>

<net id="958"><net_src comp="372" pin="2"/><net_sink comp="767" pin=88"/></net>

<net id="959"><net_src comp="270" pin="0"/><net_sink comp="767" pin=89"/></net>

<net id="960"><net_src comp="366" pin="2"/><net_sink comp="767" pin=90"/></net>

<net id="961"><net_src comp="272" pin="0"/><net_sink comp="767" pin=91"/></net>

<net id="962"><net_src comp="360" pin="2"/><net_sink comp="767" pin=92"/></net>

<net id="963"><net_src comp="274" pin="0"/><net_sink comp="767" pin=93"/></net>

<net id="964"><net_src comp="354" pin="2"/><net_sink comp="767" pin=94"/></net>

<net id="965"><net_src comp="276" pin="0"/><net_sink comp="767" pin=95"/></net>

<net id="966"><net_src comp="348" pin="2"/><net_sink comp="767" pin=96"/></net>

<net id="967"><net_src comp="278" pin="0"/><net_sink comp="767" pin=97"/></net>

<net id="968"><net_src comp="342" pin="2"/><net_sink comp="767" pin=98"/></net>

<net id="969"><net_src comp="280" pin="0"/><net_sink comp="767" pin=99"/></net>

<net id="970"><net_src comp="720" pin="3"/><net_sink comp="767" pin=100"/></net>

<net id="975"><net_src comp="728" pin="1"/><net_sink comp="971" pin=0"/></net>

<net id="976"><net_src comp="282" pin="0"/><net_sink comp="971" pin=1"/></net>

<net id="981"><net_src comp="690" pin="2"/><net_sink comp="977" pin=0"/></net>

<net id="986"><net_src comp="732" pin="3"/><net_sink comp="982" pin=0"/></net>

<net id="991"><net_src comp="971" pin="2"/><net_sink comp="987" pin=0"/></net>

<net id="995"><net_src comp="643" pin="3"/><net_sink comp="992" pin=0"/></net>

<net id="996"><net_src comp="992" pin="1"/><net_sink comp="662" pin=1"/></net>

<net id="1000"><net_src comp="997" pin="1"/><net_sink comp="662" pin=0"/></net>

<net id="1006"><net_src comp="284" pin="0"/><net_sink comp="1001" pin=0"/></net>

<net id="1007"><net_src comp="662" pin="2"/><net_sink comp="1001" pin=1"/></net>

<net id="1008"><net_src comp="286" pin="0"/><net_sink comp="1001" pin=2"/></net>

<net id="1015"><net_src comp="288" pin="0"/><net_sink comp="1009" pin=0"/></net>

<net id="1016"><net_src comp="662" pin="2"/><net_sink comp="1009" pin=1"/></net>

<net id="1017"><net_src comp="290" pin="0"/><net_sink comp="1009" pin=2"/></net>

<net id="1018"><net_src comp="292" pin="0"/><net_sink comp="1009" pin=3"/></net>

<net id="1024"><net_src comp="284" pin="0"/><net_sink comp="1019" pin=0"/></net>

<net id="1025"><net_src comp="662" pin="2"/><net_sink comp="1019" pin=1"/></net>

<net id="1026"><net_src comp="294" pin="0"/><net_sink comp="1019" pin=2"/></net>

<net id="1032"><net_src comp="284" pin="0"/><net_sink comp="1027" pin=0"/></net>

<net id="1033"><net_src comp="662" pin="2"/><net_sink comp="1027" pin=1"/></net>

<net id="1034"><net_src comp="292" pin="0"/><net_sink comp="1027" pin=2"/></net>

<net id="1038"><net_src comp="1019" pin="3"/><net_sink comp="1035" pin=0"/></net>

<net id="1043"><net_src comp="1009" pin="4"/><net_sink comp="1039" pin=0"/></net>

<net id="1044"><net_src comp="1035" pin="1"/><net_sink comp="1039" pin=1"/></net>

<net id="1050"><net_src comp="296" pin="0"/><net_sink comp="1045" pin=0"/></net>

<net id="1051"><net_src comp="1039" pin="2"/><net_sink comp="1045" pin=1"/></net>

<net id="1052"><net_src comp="298" pin="0"/><net_sink comp="1045" pin=2"/></net>

<net id="1057"><net_src comp="1045" pin="3"/><net_sink comp="1053" pin=0"/></net>

<net id="1058"><net_src comp="300" pin="0"/><net_sink comp="1053" pin=1"/></net>

<net id="1063"><net_src comp="1027" pin="3"/><net_sink comp="1059" pin=0"/></net>

<net id="1064"><net_src comp="1053" pin="2"/><net_sink comp="1059" pin=1"/></net>

<net id="1070"><net_src comp="284" pin="0"/><net_sink comp="1065" pin=0"/></net>

<net id="1071"><net_src comp="662" pin="2"/><net_sink comp="1065" pin=1"/></net>

<net id="1072"><net_src comp="302" pin="0"/><net_sink comp="1065" pin=2"/></net>

<net id="1078"><net_src comp="304" pin="0"/><net_sink comp="1073" pin=0"/></net>

<net id="1079"><net_src comp="662" pin="2"/><net_sink comp="1073" pin=1"/></net>

<net id="1080"><net_src comp="306" pin="0"/><net_sink comp="1073" pin=2"/></net>

<net id="1085"><net_src comp="1073" pin="3"/><net_sink comp="1081" pin=0"/></net>

<net id="1086"><net_src comp="308" pin="0"/><net_sink comp="1081" pin=1"/></net>

<net id="1092"><net_src comp="310" pin="0"/><net_sink comp="1087" pin=0"/></net>

<net id="1093"><net_src comp="662" pin="2"/><net_sink comp="1087" pin=1"/></net>

<net id="1094"><net_src comp="302" pin="0"/><net_sink comp="1087" pin=2"/></net>

<net id="1099"><net_src comp="1087" pin="3"/><net_sink comp="1095" pin=0"/></net>

<net id="1100"><net_src comp="312" pin="0"/><net_sink comp="1095" pin=1"/></net>

<net id="1105"><net_src comp="1087" pin="3"/><net_sink comp="1101" pin=0"/></net>

<net id="1106"><net_src comp="314" pin="0"/><net_sink comp="1101" pin=1"/></net>

<net id="1112"><net_src comp="1059" pin="2"/><net_sink comp="1107" pin=0"/></net>

<net id="1113"><net_src comp="1095" pin="2"/><net_sink comp="1107" pin=1"/></net>

<net id="1114"><net_src comp="1101" pin="2"/><net_sink comp="1107" pin=2"/></net>

<net id="1119"><net_src comp="1065" pin="3"/><net_sink comp="1115" pin=0"/></net>

<net id="1120"><net_src comp="300" pin="0"/><net_sink comp="1115" pin=1"/></net>

<net id="1125"><net_src comp="1081" pin="2"/><net_sink comp="1121" pin=0"/></net>

<net id="1126"><net_src comp="1115" pin="2"/><net_sink comp="1121" pin=1"/></net>

<net id="1132"><net_src comp="1059" pin="2"/><net_sink comp="1127" pin=0"/></net>

<net id="1133"><net_src comp="1121" pin="2"/><net_sink comp="1127" pin=1"/></net>

<net id="1134"><net_src comp="1095" pin="2"/><net_sink comp="1127" pin=2"/></net>

<net id="1139"><net_src comp="1059" pin="2"/><net_sink comp="1135" pin=0"/></net>

<net id="1140"><net_src comp="1095" pin="2"/><net_sink comp="1135" pin=1"/></net>

<net id="1145"><net_src comp="1107" pin="3"/><net_sink comp="1141" pin=0"/></net>

<net id="1146"><net_src comp="300" pin="0"/><net_sink comp="1141" pin=1"/></net>

<net id="1151"><net_src comp="1045" pin="3"/><net_sink comp="1147" pin=0"/></net>

<net id="1152"><net_src comp="1141" pin="2"/><net_sink comp="1147" pin=1"/></net>

<net id="1157"><net_src comp="1001" pin="3"/><net_sink comp="1153" pin=0"/></net>

<net id="1158"><net_src comp="300" pin="0"/><net_sink comp="1153" pin=1"/></net>

<net id="1163"><net_src comp="1147" pin="2"/><net_sink comp="1159" pin=0"/></net>

<net id="1164"><net_src comp="1153" pin="2"/><net_sink comp="1159" pin=1"/></net>

<net id="1169"><net_src comp="1045" pin="3"/><net_sink comp="1165" pin=0"/></net>

<net id="1170"><net_src comp="1127" pin="3"/><net_sink comp="1165" pin=1"/></net>

<net id="1175"><net_src comp="1135" pin="2"/><net_sink comp="1171" pin=0"/></net>

<net id="1176"><net_src comp="1165" pin="2"/><net_sink comp="1171" pin=1"/></net>

<net id="1181"><net_src comp="1171" pin="2"/><net_sink comp="1177" pin=0"/></net>

<net id="1182"><net_src comp="300" pin="0"/><net_sink comp="1177" pin=1"/></net>

<net id="1187"><net_src comp="1001" pin="3"/><net_sink comp="1183" pin=0"/></net>

<net id="1188"><net_src comp="1177" pin="2"/><net_sink comp="1183" pin=1"/></net>

<net id="1194"><net_src comp="1159" pin="2"/><net_sink comp="1189" pin=0"/></net>

<net id="1195"><net_src comp="316" pin="0"/><net_sink comp="1189" pin=1"/></net>

<net id="1196"><net_src comp="318" pin="0"/><net_sink comp="1189" pin=2"/></net>

<net id="1201"><net_src comp="1159" pin="2"/><net_sink comp="1197" pin=0"/></net>

<net id="1202"><net_src comp="1183" pin="2"/><net_sink comp="1197" pin=1"/></net>

<net id="1208"><net_src comp="1197" pin="2"/><net_sink comp="1203" pin=0"/></net>

<net id="1209"><net_src comp="1189" pin="3"/><net_sink comp="1203" pin=1"/></net>

<net id="1210"><net_src comp="1039" pin="2"/><net_sink comp="1203" pin=2"/></net>

<net id="1214"><net_src comp="330" pin="1"/><net_sink comp="1211" pin=0"/></net>

<net id="1215"><net_src comp="1211" pin="1"/><net_sink comp="676" pin=1"/></net>

<net id="1216"><net_src comp="1211" pin="1"/><net_sink comp="696" pin=0"/></net>

<net id="1217"><net_src comp="1211" pin="1"/><net_sink comp="987" pin=1"/></net>

<net id="1221"><net_src comp="334" pin="1"/><net_sink comp="1218" pin=0"/></net>

<net id="1222"><net_src comp="1218" pin="1"/><net_sink comp="671" pin=1"/></net>

<net id="1223"><net_src comp="1218" pin="1"/><net_sink comp="699" pin=0"/></net>

<net id="1224"><net_src comp="1218" pin="1"/><net_sink comp="982" pin=1"/></net>

<net id="1228"><net_src comp="338" pin="1"/><net_sink comp="1225" pin=0"/></net>

<net id="1229"><net_src comp="1225" pin="1"/><net_sink comp="666" pin=1"/></net>

<net id="1230"><net_src comp="1225" pin="1"/><net_sink comp="681" pin=0"/></net>

<net id="1231"><net_src comp="1225" pin="1"/><net_sink comp="977" pin=1"/></net>

<net id="1235"><net_src comp="684" pin="2"/><net_sink comp="1232" pin=0"/></net>

<net id="1239"><net_src comp="762" pin="1"/><net_sink comp="1236" pin=0"/></net>

<net id="1240"><net_src comp="1236" pin="1"/><net_sink comp="649" pin=2"/></net>

<net id="1244"><net_src comp="636" pin="3"/><net_sink comp="1241" pin=0"/></net>

<net id="1245"><net_src comp="1241" pin="1"/><net_sink comp="643" pin=0"/></net>

<net id="1249"><net_src comp="767" pin="101"/><net_sink comp="1246" pin=0"/></net>

<net id="1250"><net_src comp="1246" pin="1"/><net_sink comp="997" pin=0"/></net>

<net id="1254"><net_src comp="1203" pin="3"/><net_sink comp="1251" pin=0"/></net>

<net id="1255"><net_src comp="1251" pin="1"/><net_sink comp="656" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: C_15 | {}
	Port: C_14 | {}
	Port: C_13 | {}
	Port: C_12 | {}
	Port: C_11 | {}
	Port: C_10 | {}
	Port: C_9 | {}
	Port: C_8 | {}
	Port: C_7 | {}
	Port: C_6 | {}
	Port: C_5 | {}
	Port: C_4 | {}
	Port: C_3 | {}
	Port: C_2 | {}
	Port: C_1 | {3 }
	Port: C_0 | {}
	Port: top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_8 | {}
 - Input state : 
	Port: top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1331 : C_15 | {}
	Port: top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1331 : C_14 | {}
	Port: top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1331 : C_13 | {}
	Port: top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1331 : C_12 | {}
	Port: top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1331 : C_11 | {}
	Port: top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1331 : C_10 | {}
	Port: top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1331 : C_9 | {}
	Port: top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1331 : C_8 | {}
	Port: top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1331 : C_7 | {}
	Port: top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1331 : C_6 | {}
	Port: top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1331 : C_5 | {}
	Port: top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1331 : C_4 | {}
	Port: top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1331 : C_3 | {}
	Port: top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1331 : C_2 | {}
	Port: top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1331 : C_1 | {}
	Port: top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1331 : C_0 | {}
	Port: top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1331 : scale_1_reload | {1 }
	Port: top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1331 : scale_2_reload | {1 }
	Port: top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1331 : scale_3_reload | {1 }
	Port: top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1331 : scale_4_reload | {1 }
	Port: top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1331 : scale_5_reload | {1 }
	Port: top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1331 : scale_6_reload | {1 }
	Port: top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1331 : scale_7_reload | {1 }
	Port: top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1331 : scale_8_reload | {1 }
	Port: top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1331 : scale_9_reload | {1 }
	Port: top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1331 : scale_10_reload | {1 }
	Port: top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1331 : scale_11_reload | {1 }
	Port: top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1331 : scale_12_reload | {1 }
	Port: top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1331 : scale_13_reload | {1 }
	Port: top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1331 : scale_14_reload | {1 }
	Port: top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1331 : scale_15_reload | {1 }
	Port: top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1331 : scale_16_reload | {1 }
	Port: top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1331 : scale_17_reload | {1 }
	Port: top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1331 : scale_18_reload | {1 }
	Port: top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1331 : scale_19_reload | {1 }
	Port: top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1331 : scale_20_reload | {1 }
	Port: top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1331 : scale_21_reload | {1 }
	Port: top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1331 : scale_22_reload | {1 }
	Port: top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1331 : scale_23_reload | {1 }
	Port: top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1331 : scale_24_reload | {1 }
	Port: top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1331 : scale_25_reload | {1 }
	Port: top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1331 : scale_26_reload | {1 }
	Port: top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1331 : scale_27_reload | {1 }
	Port: top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1331 : scale_28_reload | {1 }
	Port: top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1331 : scale_29_reload | {1 }
	Port: top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1331 : scale_30_reload | {1 }
	Port: top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1331 : scale_31_reload | {1 }
	Port: top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1331 : scale_32_reload | {1 }
	Port: top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1331 : scale_33_reload | {1 }
	Port: top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1331 : scale_34_reload | {1 }
	Port: top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1331 : scale_35_reload | {1 }
	Port: top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1331 : scale_36_reload | {1 }
	Port: top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1331 : scale_37_reload | {1 }
	Port: top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1331 : scale_38_reload | {1 }
	Port: top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1331 : scale_39_reload | {1 }
	Port: top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1331 : scale_40_reload | {1 }
	Port: top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1331 : scale_41_reload | {1 }
	Port: top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1331 : scale_42_reload | {1 }
	Port: top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1331 : scale_43_reload | {1 }
	Port: top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1331 : scale_44_reload | {1 }
	Port: top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1331 : scale_45_reload | {1 }
	Port: top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1331 : scale_46_reload | {1 }
	Port: top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1331 : scale_47_reload | {1 }
	Port: top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1331 : scale_48_reload | {1 }
	Port: top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1331 : scale_49_reload | {1 }
	Port: top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1331 : top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_8 | {1 2 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln109 : 1
		store_ln110 : 1
		indvar_flatten230_load : 1
		icmp_ln109 : 2
		add_ln109 : 2
		br_ln109 : 3
		j_load : 1
		i_load : 1
		trunc_ln109 : 2
		add_ln109_1 : 2
		tmp : 2
		select_ln110 : 3
		zext_ln109 : 4
		select_ln109 : 3
		trunc_ln110 : 4
		lshr_ln110_1 : 4
		tmp_s : 5
		zext_ln112 : 6
		top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_8_addr : 7
		top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_8_load : 8
		tmp_70 : 4
		add_ln110 : 5
		store_ln109 : 3
		store_ln109 : 4
		store_ln110 : 6
	State 2
		sext_ln112_2 : 1
		mul_ln112 : 2
		tmp_139 : 3
		trunc_ln112_1 : 3
		tmp_140 : 3
		tmp_141 : 3
		zext_ln112_1 : 4
		add_ln112 : 5
		tmp_142 : 6
		xor_ln112_5 : 7
		and_ln112_6 : 7
		tmp_143 : 3
		tmp_71 : 3
		icmp_ln112_3 : 4
		tmp_72 : 3
		icmp_ln112_4 : 4
		icmp_ln112_5 : 4
		select_ln112_4 : 7
		xor_ln112_6 : 4
		and_ln112_7 : 5
		select_ln112_5 : 7
		and_ln112_8 : 7
		xor_ln112_7 : 8
		or_ln112_2 : 8
		xor_ln112_8 : 4
		and_ln112_9 : 8
		and_ln112_10 : 8
		or_ln112 : 8
		xor_ln112_9 : 8
		and_ln112_11 : 8
		select_ln112_6 : 8
		or_ln112_3 : 8
		select_ln112_7 : 8
	State 3
		store_ln112 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------|---------|---------|---------|
| Operation|          Functional Unit         |   DSP   |    FF   |   LUT   |
|----------|----------------------------------|---------|---------|---------|
| sparsemux|           tmp_70_fu_767          |    0    |    0    |   222   |
|----------|----------------------------------|---------|---------|---------|
|          |         add_ln109_fu_690         |    0    |    0    |    18   |
|    add   |        add_ln109_1_fu_706        |    0    |    0    |    16   |
|          |         add_ln110_fu_971         |    0    |    0    |    13   |
|          |         add_ln112_fu_1039        |    0    |    0    |    31   |
|----------|----------------------------------|---------|---------|---------|
|          |        select_ln110_fu_720       |    0    |    0    |    6    |
|          |        select_ln109_fu_732       |    0    |    0    |    8    |
|  select  |      select_ln112_4_fu_1107      |    0    |    0    |    2    |
|          |      select_ln112_5_fu_1127      |    0    |    0    |    2    |
|          |      select_ln112_6_fu_1189      |    0    |    0    |    24   |
|          |      select_ln112_7_fu_1203      |    0    |    0    |    24   |
|----------|----------------------------------|---------|---------|---------|
|          |         icmp_ln109_fu_684        |    0    |    0    |    18   |
|   icmp   |       icmp_ln112_3_fu_1081       |    0    |    0    |    14   |
|          |       icmp_ln112_4_fu_1095       |    0    |    0    |    15   |
|          |       icmp_ln112_5_fu_1101       |    0    |    0    |    15   |
|----------|----------------------------------|---------|---------|---------|
|    mul   |         mul_ln112_fu_662         |    2    |    0    |    39   |
|----------|----------------------------------|---------|---------|---------|
|          |        and_ln112_6_fu_1059       |    0    |    0    |    2    |
|          |        and_ln112_7_fu_1121       |    0    |    0    |    2    |
|    and   |        and_ln112_8_fu_1135       |    0    |    0    |    2    |
|          |        and_ln112_9_fu_1159       |    0    |    0    |    2    |
|          |       and_ln112_10_fu_1165       |    0    |    0    |    2    |
|          |       and_ln112_11_fu_1183       |    0    |    0    |    2    |
|----------|----------------------------------|---------|---------|---------|
|          |        xor_ln112_5_fu_1053       |    0    |    0    |    2    |
|          |        xor_ln112_6_fu_1115       |    0    |    0    |    2    |
|    xor   |        xor_ln112_7_fu_1141       |    0    |    0    |    2    |
|          |        xor_ln112_8_fu_1153       |    0    |    0    |    2    |
|          |        xor_ln112_9_fu_1177       |    0    |    0    |    2    |
|----------|----------------------------------|---------|---------|---------|
|          |        or_ln112_2_fu_1147        |    0    |    0    |    2    |
|    or    |         or_ln112_fu_1171         |    0    |    0    |    2    |
|          |        or_ln112_3_fu_1197        |    0    |    0    |    2    |
|----------|----------------------------------|---------|---------|---------|
|          | scale_49_reload_read_read_fu_342 |    0    |    0    |    0    |
|          | scale_48_reload_read_read_fu_348 |    0    |    0    |    0    |
|          | scale_47_reload_read_read_fu_354 |    0    |    0    |    0    |
|          | scale_46_reload_read_read_fu_360 |    0    |    0    |    0    |
|          | scale_45_reload_read_read_fu_366 |    0    |    0    |    0    |
|          | scale_44_reload_read_read_fu_372 |    0    |    0    |    0    |
|          | scale_43_reload_read_read_fu_378 |    0    |    0    |    0    |
|          | scale_42_reload_read_read_fu_384 |    0    |    0    |    0    |
|          | scale_41_reload_read_read_fu_390 |    0    |    0    |    0    |
|          | scale_40_reload_read_read_fu_396 |    0    |    0    |    0    |
|          | scale_39_reload_read_read_fu_402 |    0    |    0    |    0    |
|          | scale_38_reload_read_read_fu_408 |    0    |    0    |    0    |
|          | scale_37_reload_read_read_fu_414 |    0    |    0    |    0    |
|          | scale_36_reload_read_read_fu_420 |    0    |    0    |    0    |
|          | scale_35_reload_read_read_fu_426 |    0    |    0    |    0    |
|          | scale_34_reload_read_read_fu_432 |    0    |    0    |    0    |
|          | scale_33_reload_read_read_fu_438 |    0    |    0    |    0    |
|          | scale_32_reload_read_read_fu_444 |    0    |    0    |    0    |
|          | scale_31_reload_read_read_fu_450 |    0    |    0    |    0    |
|          | scale_30_reload_read_read_fu_456 |    0    |    0    |    0    |
|          | scale_29_reload_read_read_fu_462 |    0    |    0    |    0    |
|          | scale_28_reload_read_read_fu_468 |    0    |    0    |    0    |
|          | scale_27_reload_read_read_fu_474 |    0    |    0    |    0    |
|          | scale_26_reload_read_read_fu_480 |    0    |    0    |    0    |
|   read   | scale_25_reload_read_read_fu_486 |    0    |    0    |    0    |
|          | scale_24_reload_read_read_fu_492 |    0    |    0    |    0    |
|          | scale_23_reload_read_read_fu_498 |    0    |    0    |    0    |
|          | scale_22_reload_read_read_fu_504 |    0    |    0    |    0    |
|          | scale_21_reload_read_read_fu_510 |    0    |    0    |    0    |
|          | scale_20_reload_read_read_fu_516 |    0    |    0    |    0    |
|          | scale_19_reload_read_read_fu_522 |    0    |    0    |    0    |
|          | scale_18_reload_read_read_fu_528 |    0    |    0    |    0    |
|          | scale_17_reload_read_read_fu_534 |    0    |    0    |    0    |
|          | scale_16_reload_read_read_fu_540 |    0    |    0    |    0    |
|          | scale_15_reload_read_read_fu_546 |    0    |    0    |    0    |
|          | scale_14_reload_read_read_fu_552 |    0    |    0    |    0    |
|          | scale_13_reload_read_read_fu_558 |    0    |    0    |    0    |
|          | scale_12_reload_read_read_fu_564 |    0    |    0    |    0    |
|          | scale_11_reload_read_read_fu_570 |    0    |    0    |    0    |
|          | scale_10_reload_read_read_fu_576 |    0    |    0    |    0    |
|          |  scale_9_reload_read_read_fu_582 |    0    |    0    |    0    |
|          |  scale_8_reload_read_read_fu_588 |    0    |    0    |    0    |
|          |  scale_7_reload_read_read_fu_594 |    0    |    0    |    0    |
|          |  scale_6_reload_read_read_fu_600 |    0    |    0    |    0    |
|          |  scale_5_reload_read_read_fu_606 |    0    |    0    |    0    |
|          |  scale_4_reload_read_read_fu_612 |    0    |    0    |    0    |
|          |  scale_3_reload_read_read_fu_618 |    0    |    0    |    0    |
|          |  scale_2_reload_read_read_fu_624 |    0    |    0    |    0    |
|          |  scale_1_reload_read_read_fu_630 |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|   trunc  |        trunc_ln109_fu_702        |    0    |    0    |    0    |
|          |        trunc_ln110_fu_740        |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|          |            tmp_fu_712            |    0    |    0    |    0    |
|          |          tmp_139_fu_1001         |    0    |    0    |    0    |
| bitselect|          tmp_140_fu_1019         |    0    |    0    |    0    |
|          |          tmp_141_fu_1027         |    0    |    0    |    0    |
|          |          tmp_142_fu_1045         |    0    |    0    |    0    |
|          |          tmp_143_fu_1065         |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|          |         zext_ln109_fu_728        |    0    |    0    |    0    |
|   zext   |         zext_ln112_fu_762        |    0    |    0    |    0    |
|          |       zext_ln112_1_fu_1035       |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|          |        lshr_ln110_1_fu_744       |    0    |    0    |    0    |
|partselect|       trunc_ln112_1_fu_1009      |    0    |    0    |    0    |
|          |          tmp_71_fu_1073          |    0    |    0    |    0    |
|          |          tmp_72_fu_1087          |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|bitconcatenate|           tmp_s_fu_754           |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|   sext   |        sext_ln112_2_fu_992       |    0    |    0    |    0    |
|          |        sext_ln112_3_fu_997       |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|   Total  |                                  |    2    |    0    |   495   |
|----------|----------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------------------------------------------------+--------+
|                                                                 |   FF   |
+-----------------------------------------------------------------+--------+
|                            i_reg_1218                           |    9   |
|                       icmp_ln109_reg_1232                       |    1   |
|                    indvar_flatten230_reg_1225                   |   11   |
|                            j_reg_1211                           |    7   |
|                     select_ln112_7_reg_1251                     |   24   |
|                         tmp_70_reg_1246                         |   24   |
|top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_8_addr_reg_1241|   10   |
|                       zext_ln112_reg_1236                       |   64   |
+-----------------------------------------------------------------+--------+
|                              Total                              |   150  |
+-----------------------------------------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|-------------------|------|------|------|--------||---------||---------||---------|
| grp_access_fu_643 |  p0  |   2  |  10  |   20   ||    0    ||    9    |
|-------------------|------|------|------|--------||---------||---------||---------|
|       Total       |      |      |      |   20   ||  0.489  ||    0    ||    9    |
|-------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    2   |    -   |    0   |   495  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    0   |    0   |    9   |
|  Register |    -   |    -   |   150  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    2   |    0   |   150  |   504  |
+-----------+--------+--------+--------+--------+
