
STM_Licenta.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00009b70  080001a0  080001a0  000011a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000012c  08009d10  08009d10  0000ad10  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08009e3c  08009e3c  0000b074  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08009e3c  08009e3c  0000ae3c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08009e44  08009e44  0000b074  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08009e44  08009e44  0000ae44  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08009e48  08009e48  0000ae48  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000074  20000000  08009e4c  0000b000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001fe4  20000074  08009ec0  0000b074  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20002058  08009ec0  0000c058  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000b074  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001f60f  00000000  00000000  0000b0a4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003fe3  00000000  00000000  0002a6b3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000018b0  00000000  00000000  0002e698  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00001353  00000000  00000000  0002ff48  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00003d1d  00000000  00000000  0003129b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001b902  00000000  00000000  00034fb8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000e58a4  00000000  00000000  000508ba  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0013615e  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006c40  00000000  00000000  001361a4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000040  00000000  00000000  0013cde4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	@ (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	@ (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	@ (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	20000074 	.word	0x20000074
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08009cf8 	.word	0x08009cf8

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	@ (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	@ (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	@ (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	20000078 	.word	0x20000078
 80001dc:	08009cf8 	.word	0x08009cf8

080001e0 <strlen>:
 80001e0:	4603      	mov	r3, r0
 80001e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001e6:	2a00      	cmp	r2, #0
 80001e8:	d1fb      	bne.n	80001e2 <strlen+0x2>
 80001ea:	1a18      	subs	r0, r3, r0
 80001ec:	3801      	subs	r0, #1
 80001ee:	4770      	bx	lr

080001f0 <__aeabi_dmul>:
 80001f0:	b570      	push	{r4, r5, r6, lr}
 80001f2:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80001f6:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80001fa:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80001fe:	bf1d      	ittte	ne
 8000200:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000204:	ea94 0f0c 	teqne	r4, ip
 8000208:	ea95 0f0c 	teqne	r5, ip
 800020c:	f000 f8de 	bleq	80003cc <__aeabi_dmul+0x1dc>
 8000210:	442c      	add	r4, r5
 8000212:	ea81 0603 	eor.w	r6, r1, r3
 8000216:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800021a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800021e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000222:	bf18      	it	ne
 8000224:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000228:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 800022c:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000230:	d038      	beq.n	80002a4 <__aeabi_dmul+0xb4>
 8000232:	fba0 ce02 	umull	ip, lr, r0, r2
 8000236:	f04f 0500 	mov.w	r5, #0
 800023a:	fbe1 e502 	umlal	lr, r5, r1, r2
 800023e:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 8000242:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000246:	f04f 0600 	mov.w	r6, #0
 800024a:	fbe1 5603 	umlal	r5, r6, r1, r3
 800024e:	f09c 0f00 	teq	ip, #0
 8000252:	bf18      	it	ne
 8000254:	f04e 0e01 	orrne.w	lr, lr, #1
 8000258:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 800025c:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000260:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 8000264:	d204      	bcs.n	8000270 <__aeabi_dmul+0x80>
 8000266:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 800026a:	416d      	adcs	r5, r5
 800026c:	eb46 0606 	adc.w	r6, r6, r6
 8000270:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000274:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000278:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 800027c:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000280:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000284:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000288:	bf88      	it	hi
 800028a:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 800028e:	d81e      	bhi.n	80002ce <__aeabi_dmul+0xde>
 8000290:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 8000294:	bf08      	it	eq
 8000296:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 800029a:	f150 0000 	adcs.w	r0, r0, #0
 800029e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80002a2:	bd70      	pop	{r4, r5, r6, pc}
 80002a4:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80002a8:	ea46 0101 	orr.w	r1, r6, r1
 80002ac:	ea40 0002 	orr.w	r0, r0, r2
 80002b0:	ea81 0103 	eor.w	r1, r1, r3
 80002b4:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80002b8:	bfc2      	ittt	gt
 80002ba:	ebd4 050c 	rsbsgt	r5, r4, ip
 80002be:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80002c2:	bd70      	popgt	{r4, r5, r6, pc}
 80002c4:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80002c8:	f04f 0e00 	mov.w	lr, #0
 80002cc:	3c01      	subs	r4, #1
 80002ce:	f300 80ab 	bgt.w	8000428 <__aeabi_dmul+0x238>
 80002d2:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80002d6:	bfde      	ittt	le
 80002d8:	2000      	movle	r0, #0
 80002da:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80002de:	bd70      	pople	{r4, r5, r6, pc}
 80002e0:	f1c4 0400 	rsb	r4, r4, #0
 80002e4:	3c20      	subs	r4, #32
 80002e6:	da35      	bge.n	8000354 <__aeabi_dmul+0x164>
 80002e8:	340c      	adds	r4, #12
 80002ea:	dc1b      	bgt.n	8000324 <__aeabi_dmul+0x134>
 80002ec:	f104 0414 	add.w	r4, r4, #20
 80002f0:	f1c4 0520 	rsb	r5, r4, #32
 80002f4:	fa00 f305 	lsl.w	r3, r0, r5
 80002f8:	fa20 f004 	lsr.w	r0, r0, r4
 80002fc:	fa01 f205 	lsl.w	r2, r1, r5
 8000300:	ea40 0002 	orr.w	r0, r0, r2
 8000304:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000308:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 800030c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000310:	fa21 f604 	lsr.w	r6, r1, r4
 8000314:	eb42 0106 	adc.w	r1, r2, r6
 8000318:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800031c:	bf08      	it	eq
 800031e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000322:	bd70      	pop	{r4, r5, r6, pc}
 8000324:	f1c4 040c 	rsb	r4, r4, #12
 8000328:	f1c4 0520 	rsb	r5, r4, #32
 800032c:	fa00 f304 	lsl.w	r3, r0, r4
 8000330:	fa20 f005 	lsr.w	r0, r0, r5
 8000334:	fa01 f204 	lsl.w	r2, r1, r4
 8000338:	ea40 0002 	orr.w	r0, r0, r2
 800033c:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000340:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000344:	f141 0100 	adc.w	r1, r1, #0
 8000348:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800034c:	bf08      	it	eq
 800034e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000352:	bd70      	pop	{r4, r5, r6, pc}
 8000354:	f1c4 0520 	rsb	r5, r4, #32
 8000358:	fa00 f205 	lsl.w	r2, r0, r5
 800035c:	ea4e 0e02 	orr.w	lr, lr, r2
 8000360:	fa20 f304 	lsr.w	r3, r0, r4
 8000364:	fa01 f205 	lsl.w	r2, r1, r5
 8000368:	ea43 0302 	orr.w	r3, r3, r2
 800036c:	fa21 f004 	lsr.w	r0, r1, r4
 8000370:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000374:	fa21 f204 	lsr.w	r2, r1, r4
 8000378:	ea20 0002 	bic.w	r0, r0, r2
 800037c:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000380:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000384:	bf08      	it	eq
 8000386:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800038a:	bd70      	pop	{r4, r5, r6, pc}
 800038c:	f094 0f00 	teq	r4, #0
 8000390:	d10f      	bne.n	80003b2 <__aeabi_dmul+0x1c2>
 8000392:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 8000396:	0040      	lsls	r0, r0, #1
 8000398:	eb41 0101 	adc.w	r1, r1, r1
 800039c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80003a0:	bf08      	it	eq
 80003a2:	3c01      	subeq	r4, #1
 80003a4:	d0f7      	beq.n	8000396 <__aeabi_dmul+0x1a6>
 80003a6:	ea41 0106 	orr.w	r1, r1, r6
 80003aa:	f095 0f00 	teq	r5, #0
 80003ae:	bf18      	it	ne
 80003b0:	4770      	bxne	lr
 80003b2:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80003b6:	0052      	lsls	r2, r2, #1
 80003b8:	eb43 0303 	adc.w	r3, r3, r3
 80003bc:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80003c0:	bf08      	it	eq
 80003c2:	3d01      	subeq	r5, #1
 80003c4:	d0f7      	beq.n	80003b6 <__aeabi_dmul+0x1c6>
 80003c6:	ea43 0306 	orr.w	r3, r3, r6
 80003ca:	4770      	bx	lr
 80003cc:	ea94 0f0c 	teq	r4, ip
 80003d0:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80003d4:	bf18      	it	ne
 80003d6:	ea95 0f0c 	teqne	r5, ip
 80003da:	d00c      	beq.n	80003f6 <__aeabi_dmul+0x206>
 80003dc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80003e0:	bf18      	it	ne
 80003e2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80003e6:	d1d1      	bne.n	800038c <__aeabi_dmul+0x19c>
 80003e8:	ea81 0103 	eor.w	r1, r1, r3
 80003ec:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80003f0:	f04f 0000 	mov.w	r0, #0
 80003f4:	bd70      	pop	{r4, r5, r6, pc}
 80003f6:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80003fa:	bf06      	itte	eq
 80003fc:	4610      	moveq	r0, r2
 80003fe:	4619      	moveq	r1, r3
 8000400:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000404:	d019      	beq.n	800043a <__aeabi_dmul+0x24a>
 8000406:	ea94 0f0c 	teq	r4, ip
 800040a:	d102      	bne.n	8000412 <__aeabi_dmul+0x222>
 800040c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000410:	d113      	bne.n	800043a <__aeabi_dmul+0x24a>
 8000412:	ea95 0f0c 	teq	r5, ip
 8000416:	d105      	bne.n	8000424 <__aeabi_dmul+0x234>
 8000418:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800041c:	bf1c      	itt	ne
 800041e:	4610      	movne	r0, r2
 8000420:	4619      	movne	r1, r3
 8000422:	d10a      	bne.n	800043a <__aeabi_dmul+0x24a>
 8000424:	ea81 0103 	eor.w	r1, r1, r3
 8000428:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800042c:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000430:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000434:	f04f 0000 	mov.w	r0, #0
 8000438:	bd70      	pop	{r4, r5, r6, pc}
 800043a:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 800043e:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 8000442:	bd70      	pop	{r4, r5, r6, pc}

08000444 <__aeabi_drsub>:
 8000444:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000448:	e002      	b.n	8000450 <__adddf3>
 800044a:	bf00      	nop

0800044c <__aeabi_dsub>:
 800044c:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

08000450 <__adddf3>:
 8000450:	b530      	push	{r4, r5, lr}
 8000452:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000456:	ea4f 0543 	mov.w	r5, r3, lsl #1
 800045a:	ea94 0f05 	teq	r4, r5
 800045e:	bf08      	it	eq
 8000460:	ea90 0f02 	teqeq	r0, r2
 8000464:	bf1f      	itttt	ne
 8000466:	ea54 0c00 	orrsne.w	ip, r4, r0
 800046a:	ea55 0c02 	orrsne.w	ip, r5, r2
 800046e:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8000472:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000476:	f000 80e2 	beq.w	800063e <__adddf3+0x1ee>
 800047a:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800047e:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000482:	bfb8      	it	lt
 8000484:	426d      	neglt	r5, r5
 8000486:	dd0c      	ble.n	80004a2 <__adddf3+0x52>
 8000488:	442c      	add	r4, r5
 800048a:	ea80 0202 	eor.w	r2, r0, r2
 800048e:	ea81 0303 	eor.w	r3, r1, r3
 8000492:	ea82 0000 	eor.w	r0, r2, r0
 8000496:	ea83 0101 	eor.w	r1, r3, r1
 800049a:	ea80 0202 	eor.w	r2, r0, r2
 800049e:	ea81 0303 	eor.w	r3, r1, r3
 80004a2:	2d36      	cmp	r5, #54	@ 0x36
 80004a4:	bf88      	it	hi
 80004a6:	bd30      	pophi	{r4, r5, pc}
 80004a8:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80004ac:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80004b0:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80004b4:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80004b8:	d002      	beq.n	80004c0 <__adddf3+0x70>
 80004ba:	4240      	negs	r0, r0
 80004bc:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80004c0:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 80004c4:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80004c8:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80004cc:	d002      	beq.n	80004d4 <__adddf3+0x84>
 80004ce:	4252      	negs	r2, r2
 80004d0:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80004d4:	ea94 0f05 	teq	r4, r5
 80004d8:	f000 80a7 	beq.w	800062a <__adddf3+0x1da>
 80004dc:	f1a4 0401 	sub.w	r4, r4, #1
 80004e0:	f1d5 0e20 	rsbs	lr, r5, #32
 80004e4:	db0d      	blt.n	8000502 <__adddf3+0xb2>
 80004e6:	fa02 fc0e 	lsl.w	ip, r2, lr
 80004ea:	fa22 f205 	lsr.w	r2, r2, r5
 80004ee:	1880      	adds	r0, r0, r2
 80004f0:	f141 0100 	adc.w	r1, r1, #0
 80004f4:	fa03 f20e 	lsl.w	r2, r3, lr
 80004f8:	1880      	adds	r0, r0, r2
 80004fa:	fa43 f305 	asr.w	r3, r3, r5
 80004fe:	4159      	adcs	r1, r3
 8000500:	e00e      	b.n	8000520 <__adddf3+0xd0>
 8000502:	f1a5 0520 	sub.w	r5, r5, #32
 8000506:	f10e 0e20 	add.w	lr, lr, #32
 800050a:	2a01      	cmp	r2, #1
 800050c:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000510:	bf28      	it	cs
 8000512:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000516:	fa43 f305 	asr.w	r3, r3, r5
 800051a:	18c0      	adds	r0, r0, r3
 800051c:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 8000520:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000524:	d507      	bpl.n	8000536 <__adddf3+0xe6>
 8000526:	f04f 0e00 	mov.w	lr, #0
 800052a:	f1dc 0c00 	rsbs	ip, ip, #0
 800052e:	eb7e 0000 	sbcs.w	r0, lr, r0
 8000532:	eb6e 0101 	sbc.w	r1, lr, r1
 8000536:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 800053a:	d31b      	bcc.n	8000574 <__adddf3+0x124>
 800053c:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 8000540:	d30c      	bcc.n	800055c <__adddf3+0x10c>
 8000542:	0849      	lsrs	r1, r1, #1
 8000544:	ea5f 0030 	movs.w	r0, r0, rrx
 8000548:	ea4f 0c3c 	mov.w	ip, ip, rrx
 800054c:	f104 0401 	add.w	r4, r4, #1
 8000550:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000554:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000558:	f080 809a 	bcs.w	8000690 <__adddf3+0x240>
 800055c:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000560:	bf08      	it	eq
 8000562:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000566:	f150 0000 	adcs.w	r0, r0, #0
 800056a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800056e:	ea41 0105 	orr.w	r1, r1, r5
 8000572:	bd30      	pop	{r4, r5, pc}
 8000574:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000578:	4140      	adcs	r0, r0
 800057a:	eb41 0101 	adc.w	r1, r1, r1
 800057e:	3c01      	subs	r4, #1
 8000580:	bf28      	it	cs
 8000582:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000586:	d2e9      	bcs.n	800055c <__adddf3+0x10c>
 8000588:	f091 0f00 	teq	r1, #0
 800058c:	bf04      	itt	eq
 800058e:	4601      	moveq	r1, r0
 8000590:	2000      	moveq	r0, #0
 8000592:	fab1 f381 	clz	r3, r1
 8000596:	bf08      	it	eq
 8000598:	3320      	addeq	r3, #32
 800059a:	f1a3 030b 	sub.w	r3, r3, #11
 800059e:	f1b3 0220 	subs.w	r2, r3, #32
 80005a2:	da0c      	bge.n	80005be <__adddf3+0x16e>
 80005a4:	320c      	adds	r2, #12
 80005a6:	dd08      	ble.n	80005ba <__adddf3+0x16a>
 80005a8:	f102 0c14 	add.w	ip, r2, #20
 80005ac:	f1c2 020c 	rsb	r2, r2, #12
 80005b0:	fa01 f00c 	lsl.w	r0, r1, ip
 80005b4:	fa21 f102 	lsr.w	r1, r1, r2
 80005b8:	e00c      	b.n	80005d4 <__adddf3+0x184>
 80005ba:	f102 0214 	add.w	r2, r2, #20
 80005be:	bfd8      	it	le
 80005c0:	f1c2 0c20 	rsble	ip, r2, #32
 80005c4:	fa01 f102 	lsl.w	r1, r1, r2
 80005c8:	fa20 fc0c 	lsr.w	ip, r0, ip
 80005cc:	bfdc      	itt	le
 80005ce:	ea41 010c 	orrle.w	r1, r1, ip
 80005d2:	4090      	lslle	r0, r2
 80005d4:	1ae4      	subs	r4, r4, r3
 80005d6:	bfa2      	ittt	ge
 80005d8:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80005dc:	4329      	orrge	r1, r5
 80005de:	bd30      	popge	{r4, r5, pc}
 80005e0:	ea6f 0404 	mvn.w	r4, r4
 80005e4:	3c1f      	subs	r4, #31
 80005e6:	da1c      	bge.n	8000622 <__adddf3+0x1d2>
 80005e8:	340c      	adds	r4, #12
 80005ea:	dc0e      	bgt.n	800060a <__adddf3+0x1ba>
 80005ec:	f104 0414 	add.w	r4, r4, #20
 80005f0:	f1c4 0220 	rsb	r2, r4, #32
 80005f4:	fa20 f004 	lsr.w	r0, r0, r4
 80005f8:	fa01 f302 	lsl.w	r3, r1, r2
 80005fc:	ea40 0003 	orr.w	r0, r0, r3
 8000600:	fa21 f304 	lsr.w	r3, r1, r4
 8000604:	ea45 0103 	orr.w	r1, r5, r3
 8000608:	bd30      	pop	{r4, r5, pc}
 800060a:	f1c4 040c 	rsb	r4, r4, #12
 800060e:	f1c4 0220 	rsb	r2, r4, #32
 8000612:	fa20 f002 	lsr.w	r0, r0, r2
 8000616:	fa01 f304 	lsl.w	r3, r1, r4
 800061a:	ea40 0003 	orr.w	r0, r0, r3
 800061e:	4629      	mov	r1, r5
 8000620:	bd30      	pop	{r4, r5, pc}
 8000622:	fa21 f004 	lsr.w	r0, r1, r4
 8000626:	4629      	mov	r1, r5
 8000628:	bd30      	pop	{r4, r5, pc}
 800062a:	f094 0f00 	teq	r4, #0
 800062e:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 8000632:	bf06      	itte	eq
 8000634:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000638:	3401      	addeq	r4, #1
 800063a:	3d01      	subne	r5, #1
 800063c:	e74e      	b.n	80004dc <__adddf3+0x8c>
 800063e:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000642:	bf18      	it	ne
 8000644:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000648:	d029      	beq.n	800069e <__adddf3+0x24e>
 800064a:	ea94 0f05 	teq	r4, r5
 800064e:	bf08      	it	eq
 8000650:	ea90 0f02 	teqeq	r0, r2
 8000654:	d005      	beq.n	8000662 <__adddf3+0x212>
 8000656:	ea54 0c00 	orrs.w	ip, r4, r0
 800065a:	bf04      	itt	eq
 800065c:	4619      	moveq	r1, r3
 800065e:	4610      	moveq	r0, r2
 8000660:	bd30      	pop	{r4, r5, pc}
 8000662:	ea91 0f03 	teq	r1, r3
 8000666:	bf1e      	ittt	ne
 8000668:	2100      	movne	r1, #0
 800066a:	2000      	movne	r0, #0
 800066c:	bd30      	popne	{r4, r5, pc}
 800066e:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8000672:	d105      	bne.n	8000680 <__adddf3+0x230>
 8000674:	0040      	lsls	r0, r0, #1
 8000676:	4149      	adcs	r1, r1
 8000678:	bf28      	it	cs
 800067a:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800067e:	bd30      	pop	{r4, r5, pc}
 8000680:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000684:	bf3c      	itt	cc
 8000686:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 800068a:	bd30      	popcc	{r4, r5, pc}
 800068c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000690:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000694:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000698:	f04f 0000 	mov.w	r0, #0
 800069c:	bd30      	pop	{r4, r5, pc}
 800069e:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80006a2:	bf1a      	itte	ne
 80006a4:	4619      	movne	r1, r3
 80006a6:	4610      	movne	r0, r2
 80006a8:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80006ac:	bf1c      	itt	ne
 80006ae:	460b      	movne	r3, r1
 80006b0:	4602      	movne	r2, r0
 80006b2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80006b6:	bf06      	itte	eq
 80006b8:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80006bc:	ea91 0f03 	teqeq	r1, r3
 80006c0:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 80006c4:	bd30      	pop	{r4, r5, pc}
 80006c6:	bf00      	nop

080006c8 <__aeabi_ui2d>:
 80006c8:	f090 0f00 	teq	r0, #0
 80006cc:	bf04      	itt	eq
 80006ce:	2100      	moveq	r1, #0
 80006d0:	4770      	bxeq	lr
 80006d2:	b530      	push	{r4, r5, lr}
 80006d4:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80006d8:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80006dc:	f04f 0500 	mov.w	r5, #0
 80006e0:	f04f 0100 	mov.w	r1, #0
 80006e4:	e750      	b.n	8000588 <__adddf3+0x138>
 80006e6:	bf00      	nop

080006e8 <__aeabi_i2d>:
 80006e8:	f090 0f00 	teq	r0, #0
 80006ec:	bf04      	itt	eq
 80006ee:	2100      	moveq	r1, #0
 80006f0:	4770      	bxeq	lr
 80006f2:	b530      	push	{r4, r5, lr}
 80006f4:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80006f8:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80006fc:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 8000700:	bf48      	it	mi
 8000702:	4240      	negmi	r0, r0
 8000704:	f04f 0100 	mov.w	r1, #0
 8000708:	e73e      	b.n	8000588 <__adddf3+0x138>
 800070a:	bf00      	nop

0800070c <__aeabi_f2d>:
 800070c:	0042      	lsls	r2, r0, #1
 800070e:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8000712:	ea4f 0131 	mov.w	r1, r1, rrx
 8000716:	ea4f 7002 	mov.w	r0, r2, lsl #28
 800071a:	bf1f      	itttt	ne
 800071c:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 8000720:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000724:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000728:	4770      	bxne	lr
 800072a:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800072e:	bf08      	it	eq
 8000730:	4770      	bxeq	lr
 8000732:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000736:	bf04      	itt	eq
 8000738:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 800073c:	4770      	bxeq	lr
 800073e:	b530      	push	{r4, r5, lr}
 8000740:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000744:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000748:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 800074c:	e71c      	b.n	8000588 <__adddf3+0x138>
 800074e:	bf00      	nop

08000750 <__aeabi_ul2d>:
 8000750:	ea50 0201 	orrs.w	r2, r0, r1
 8000754:	bf08      	it	eq
 8000756:	4770      	bxeq	lr
 8000758:	b530      	push	{r4, r5, lr}
 800075a:	f04f 0500 	mov.w	r5, #0
 800075e:	e00a      	b.n	8000776 <__aeabi_l2d+0x16>

08000760 <__aeabi_l2d>:
 8000760:	ea50 0201 	orrs.w	r2, r0, r1
 8000764:	bf08      	it	eq
 8000766:	4770      	bxeq	lr
 8000768:	b530      	push	{r4, r5, lr}
 800076a:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 800076e:	d502      	bpl.n	8000776 <__aeabi_l2d+0x16>
 8000770:	4240      	negs	r0, r0
 8000772:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000776:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 800077a:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800077e:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000782:	f43f aed8 	beq.w	8000536 <__adddf3+0xe6>
 8000786:	f04f 0203 	mov.w	r2, #3
 800078a:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800078e:	bf18      	it	ne
 8000790:	3203      	addne	r2, #3
 8000792:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000796:	bf18      	it	ne
 8000798:	3203      	addne	r2, #3
 800079a:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800079e:	f1c2 0320 	rsb	r3, r2, #32
 80007a2:	fa00 fc03 	lsl.w	ip, r0, r3
 80007a6:	fa20 f002 	lsr.w	r0, r0, r2
 80007aa:	fa01 fe03 	lsl.w	lr, r1, r3
 80007ae:	ea40 000e 	orr.w	r0, r0, lr
 80007b2:	fa21 f102 	lsr.w	r1, r1, r2
 80007b6:	4414      	add	r4, r2
 80007b8:	e6bd      	b.n	8000536 <__adddf3+0xe6>
 80007ba:	bf00      	nop

080007bc <__aeabi_d2f>:
 80007bc:	ea4f 0241 	mov.w	r2, r1, lsl #1
 80007c0:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 80007c4:	bf24      	itt	cs
 80007c6:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 80007ca:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 80007ce:	d90d      	bls.n	80007ec <__aeabi_d2f+0x30>
 80007d0:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 80007d4:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 80007d8:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 80007dc:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 80007e0:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 80007e4:	bf08      	it	eq
 80007e6:	f020 0001 	biceq.w	r0, r0, #1
 80007ea:	4770      	bx	lr
 80007ec:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 80007f0:	d121      	bne.n	8000836 <__aeabi_d2f+0x7a>
 80007f2:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 80007f6:	bfbc      	itt	lt
 80007f8:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 80007fc:	4770      	bxlt	lr
 80007fe:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000802:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000806:	f1c2 0218 	rsb	r2, r2, #24
 800080a:	f1c2 0c20 	rsb	ip, r2, #32
 800080e:	fa10 f30c 	lsls.w	r3, r0, ip
 8000812:	fa20 f002 	lsr.w	r0, r0, r2
 8000816:	bf18      	it	ne
 8000818:	f040 0001 	orrne.w	r0, r0, #1
 800081c:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000820:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000824:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000828:	ea40 000c 	orr.w	r0, r0, ip
 800082c:	fa23 f302 	lsr.w	r3, r3, r2
 8000830:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000834:	e7cc      	b.n	80007d0 <__aeabi_d2f+0x14>
 8000836:	ea7f 5362 	mvns.w	r3, r2, asr #21
 800083a:	d107      	bne.n	800084c <__aeabi_d2f+0x90>
 800083c:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000840:	bf1e      	ittt	ne
 8000842:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000846:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 800084a:	4770      	bxne	lr
 800084c:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000850:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000854:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000858:	4770      	bx	lr
 800085a:	bf00      	nop

0800085c <__aeabi_uldivmod>:
 800085c:	b953      	cbnz	r3, 8000874 <__aeabi_uldivmod+0x18>
 800085e:	b94a      	cbnz	r2, 8000874 <__aeabi_uldivmod+0x18>
 8000860:	2900      	cmp	r1, #0
 8000862:	bf08      	it	eq
 8000864:	2800      	cmpeq	r0, #0
 8000866:	bf1c      	itt	ne
 8000868:	f04f 31ff 	movne.w	r1, #4294967295
 800086c:	f04f 30ff 	movne.w	r0, #4294967295
 8000870:	f000 b988 	b.w	8000b84 <__aeabi_idiv0>
 8000874:	f1ad 0c08 	sub.w	ip, sp, #8
 8000878:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 800087c:	f000 f806 	bl	800088c <__udivmoddi4>
 8000880:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000884:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000888:	b004      	add	sp, #16
 800088a:	4770      	bx	lr

0800088c <__udivmoddi4>:
 800088c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000890:	9d08      	ldr	r5, [sp, #32]
 8000892:	468e      	mov	lr, r1
 8000894:	4604      	mov	r4, r0
 8000896:	4688      	mov	r8, r1
 8000898:	2b00      	cmp	r3, #0
 800089a:	d14a      	bne.n	8000932 <__udivmoddi4+0xa6>
 800089c:	428a      	cmp	r2, r1
 800089e:	4617      	mov	r7, r2
 80008a0:	d962      	bls.n	8000968 <__udivmoddi4+0xdc>
 80008a2:	fab2 f682 	clz	r6, r2
 80008a6:	b14e      	cbz	r6, 80008bc <__udivmoddi4+0x30>
 80008a8:	f1c6 0320 	rsb	r3, r6, #32
 80008ac:	fa01 f806 	lsl.w	r8, r1, r6
 80008b0:	fa20 f303 	lsr.w	r3, r0, r3
 80008b4:	40b7      	lsls	r7, r6
 80008b6:	ea43 0808 	orr.w	r8, r3, r8
 80008ba:	40b4      	lsls	r4, r6
 80008bc:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80008c0:	fa1f fc87 	uxth.w	ip, r7
 80008c4:	fbb8 f1fe 	udiv	r1, r8, lr
 80008c8:	0c23      	lsrs	r3, r4, #16
 80008ca:	fb0e 8811 	mls	r8, lr, r1, r8
 80008ce:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80008d2:	fb01 f20c 	mul.w	r2, r1, ip
 80008d6:	429a      	cmp	r2, r3
 80008d8:	d909      	bls.n	80008ee <__udivmoddi4+0x62>
 80008da:	18fb      	adds	r3, r7, r3
 80008dc:	f101 30ff 	add.w	r0, r1, #4294967295
 80008e0:	f080 80ea 	bcs.w	8000ab8 <__udivmoddi4+0x22c>
 80008e4:	429a      	cmp	r2, r3
 80008e6:	f240 80e7 	bls.w	8000ab8 <__udivmoddi4+0x22c>
 80008ea:	3902      	subs	r1, #2
 80008ec:	443b      	add	r3, r7
 80008ee:	1a9a      	subs	r2, r3, r2
 80008f0:	b2a3      	uxth	r3, r4
 80008f2:	fbb2 f0fe 	udiv	r0, r2, lr
 80008f6:	fb0e 2210 	mls	r2, lr, r0, r2
 80008fa:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80008fe:	fb00 fc0c 	mul.w	ip, r0, ip
 8000902:	459c      	cmp	ip, r3
 8000904:	d909      	bls.n	800091a <__udivmoddi4+0x8e>
 8000906:	18fb      	adds	r3, r7, r3
 8000908:	f100 32ff 	add.w	r2, r0, #4294967295
 800090c:	f080 80d6 	bcs.w	8000abc <__udivmoddi4+0x230>
 8000910:	459c      	cmp	ip, r3
 8000912:	f240 80d3 	bls.w	8000abc <__udivmoddi4+0x230>
 8000916:	443b      	add	r3, r7
 8000918:	3802      	subs	r0, #2
 800091a:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 800091e:	eba3 030c 	sub.w	r3, r3, ip
 8000922:	2100      	movs	r1, #0
 8000924:	b11d      	cbz	r5, 800092e <__udivmoddi4+0xa2>
 8000926:	40f3      	lsrs	r3, r6
 8000928:	2200      	movs	r2, #0
 800092a:	e9c5 3200 	strd	r3, r2, [r5]
 800092e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000932:	428b      	cmp	r3, r1
 8000934:	d905      	bls.n	8000942 <__udivmoddi4+0xb6>
 8000936:	b10d      	cbz	r5, 800093c <__udivmoddi4+0xb0>
 8000938:	e9c5 0100 	strd	r0, r1, [r5]
 800093c:	2100      	movs	r1, #0
 800093e:	4608      	mov	r0, r1
 8000940:	e7f5      	b.n	800092e <__udivmoddi4+0xa2>
 8000942:	fab3 f183 	clz	r1, r3
 8000946:	2900      	cmp	r1, #0
 8000948:	d146      	bne.n	80009d8 <__udivmoddi4+0x14c>
 800094a:	4573      	cmp	r3, lr
 800094c:	d302      	bcc.n	8000954 <__udivmoddi4+0xc8>
 800094e:	4282      	cmp	r2, r0
 8000950:	f200 8105 	bhi.w	8000b5e <__udivmoddi4+0x2d2>
 8000954:	1a84      	subs	r4, r0, r2
 8000956:	eb6e 0203 	sbc.w	r2, lr, r3
 800095a:	2001      	movs	r0, #1
 800095c:	4690      	mov	r8, r2
 800095e:	2d00      	cmp	r5, #0
 8000960:	d0e5      	beq.n	800092e <__udivmoddi4+0xa2>
 8000962:	e9c5 4800 	strd	r4, r8, [r5]
 8000966:	e7e2      	b.n	800092e <__udivmoddi4+0xa2>
 8000968:	2a00      	cmp	r2, #0
 800096a:	f000 8090 	beq.w	8000a8e <__udivmoddi4+0x202>
 800096e:	fab2 f682 	clz	r6, r2
 8000972:	2e00      	cmp	r6, #0
 8000974:	f040 80a4 	bne.w	8000ac0 <__udivmoddi4+0x234>
 8000978:	1a8a      	subs	r2, r1, r2
 800097a:	0c03      	lsrs	r3, r0, #16
 800097c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000980:	b280      	uxth	r0, r0
 8000982:	b2bc      	uxth	r4, r7
 8000984:	2101      	movs	r1, #1
 8000986:	fbb2 fcfe 	udiv	ip, r2, lr
 800098a:	fb0e 221c 	mls	r2, lr, ip, r2
 800098e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000992:	fb04 f20c 	mul.w	r2, r4, ip
 8000996:	429a      	cmp	r2, r3
 8000998:	d907      	bls.n	80009aa <__udivmoddi4+0x11e>
 800099a:	18fb      	adds	r3, r7, r3
 800099c:	f10c 38ff 	add.w	r8, ip, #4294967295
 80009a0:	d202      	bcs.n	80009a8 <__udivmoddi4+0x11c>
 80009a2:	429a      	cmp	r2, r3
 80009a4:	f200 80e0 	bhi.w	8000b68 <__udivmoddi4+0x2dc>
 80009a8:	46c4      	mov	ip, r8
 80009aa:	1a9b      	subs	r3, r3, r2
 80009ac:	fbb3 f2fe 	udiv	r2, r3, lr
 80009b0:	fb0e 3312 	mls	r3, lr, r2, r3
 80009b4:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80009b8:	fb02 f404 	mul.w	r4, r2, r4
 80009bc:	429c      	cmp	r4, r3
 80009be:	d907      	bls.n	80009d0 <__udivmoddi4+0x144>
 80009c0:	18fb      	adds	r3, r7, r3
 80009c2:	f102 30ff 	add.w	r0, r2, #4294967295
 80009c6:	d202      	bcs.n	80009ce <__udivmoddi4+0x142>
 80009c8:	429c      	cmp	r4, r3
 80009ca:	f200 80ca 	bhi.w	8000b62 <__udivmoddi4+0x2d6>
 80009ce:	4602      	mov	r2, r0
 80009d0:	1b1b      	subs	r3, r3, r4
 80009d2:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 80009d6:	e7a5      	b.n	8000924 <__udivmoddi4+0x98>
 80009d8:	f1c1 0620 	rsb	r6, r1, #32
 80009dc:	408b      	lsls	r3, r1
 80009de:	fa22 f706 	lsr.w	r7, r2, r6
 80009e2:	431f      	orrs	r7, r3
 80009e4:	fa0e f401 	lsl.w	r4, lr, r1
 80009e8:	fa20 f306 	lsr.w	r3, r0, r6
 80009ec:	fa2e fe06 	lsr.w	lr, lr, r6
 80009f0:	ea4f 4917 	mov.w	r9, r7, lsr #16
 80009f4:	4323      	orrs	r3, r4
 80009f6:	fa00 f801 	lsl.w	r8, r0, r1
 80009fa:	fa1f fc87 	uxth.w	ip, r7
 80009fe:	fbbe f0f9 	udiv	r0, lr, r9
 8000a02:	0c1c      	lsrs	r4, r3, #16
 8000a04:	fb09 ee10 	mls	lr, r9, r0, lr
 8000a08:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000a0c:	fb00 fe0c 	mul.w	lr, r0, ip
 8000a10:	45a6      	cmp	lr, r4
 8000a12:	fa02 f201 	lsl.w	r2, r2, r1
 8000a16:	d909      	bls.n	8000a2c <__udivmoddi4+0x1a0>
 8000a18:	193c      	adds	r4, r7, r4
 8000a1a:	f100 3aff 	add.w	sl, r0, #4294967295
 8000a1e:	f080 809c 	bcs.w	8000b5a <__udivmoddi4+0x2ce>
 8000a22:	45a6      	cmp	lr, r4
 8000a24:	f240 8099 	bls.w	8000b5a <__udivmoddi4+0x2ce>
 8000a28:	3802      	subs	r0, #2
 8000a2a:	443c      	add	r4, r7
 8000a2c:	eba4 040e 	sub.w	r4, r4, lr
 8000a30:	fa1f fe83 	uxth.w	lr, r3
 8000a34:	fbb4 f3f9 	udiv	r3, r4, r9
 8000a38:	fb09 4413 	mls	r4, r9, r3, r4
 8000a3c:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000a40:	fb03 fc0c 	mul.w	ip, r3, ip
 8000a44:	45a4      	cmp	ip, r4
 8000a46:	d908      	bls.n	8000a5a <__udivmoddi4+0x1ce>
 8000a48:	193c      	adds	r4, r7, r4
 8000a4a:	f103 3eff 	add.w	lr, r3, #4294967295
 8000a4e:	f080 8082 	bcs.w	8000b56 <__udivmoddi4+0x2ca>
 8000a52:	45a4      	cmp	ip, r4
 8000a54:	d97f      	bls.n	8000b56 <__udivmoddi4+0x2ca>
 8000a56:	3b02      	subs	r3, #2
 8000a58:	443c      	add	r4, r7
 8000a5a:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000a5e:	eba4 040c 	sub.w	r4, r4, ip
 8000a62:	fba0 ec02 	umull	lr, ip, r0, r2
 8000a66:	4564      	cmp	r4, ip
 8000a68:	4673      	mov	r3, lr
 8000a6a:	46e1      	mov	r9, ip
 8000a6c:	d362      	bcc.n	8000b34 <__udivmoddi4+0x2a8>
 8000a6e:	d05f      	beq.n	8000b30 <__udivmoddi4+0x2a4>
 8000a70:	b15d      	cbz	r5, 8000a8a <__udivmoddi4+0x1fe>
 8000a72:	ebb8 0203 	subs.w	r2, r8, r3
 8000a76:	eb64 0409 	sbc.w	r4, r4, r9
 8000a7a:	fa04 f606 	lsl.w	r6, r4, r6
 8000a7e:	fa22 f301 	lsr.w	r3, r2, r1
 8000a82:	431e      	orrs	r6, r3
 8000a84:	40cc      	lsrs	r4, r1
 8000a86:	e9c5 6400 	strd	r6, r4, [r5]
 8000a8a:	2100      	movs	r1, #0
 8000a8c:	e74f      	b.n	800092e <__udivmoddi4+0xa2>
 8000a8e:	fbb1 fcf2 	udiv	ip, r1, r2
 8000a92:	0c01      	lsrs	r1, r0, #16
 8000a94:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000a98:	b280      	uxth	r0, r0
 8000a9a:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000a9e:	463b      	mov	r3, r7
 8000aa0:	4638      	mov	r0, r7
 8000aa2:	463c      	mov	r4, r7
 8000aa4:	46b8      	mov	r8, r7
 8000aa6:	46be      	mov	lr, r7
 8000aa8:	2620      	movs	r6, #32
 8000aaa:	fbb1 f1f7 	udiv	r1, r1, r7
 8000aae:	eba2 0208 	sub.w	r2, r2, r8
 8000ab2:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000ab6:	e766      	b.n	8000986 <__udivmoddi4+0xfa>
 8000ab8:	4601      	mov	r1, r0
 8000aba:	e718      	b.n	80008ee <__udivmoddi4+0x62>
 8000abc:	4610      	mov	r0, r2
 8000abe:	e72c      	b.n	800091a <__udivmoddi4+0x8e>
 8000ac0:	f1c6 0220 	rsb	r2, r6, #32
 8000ac4:	fa2e f302 	lsr.w	r3, lr, r2
 8000ac8:	40b7      	lsls	r7, r6
 8000aca:	40b1      	lsls	r1, r6
 8000acc:	fa20 f202 	lsr.w	r2, r0, r2
 8000ad0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000ad4:	430a      	orrs	r2, r1
 8000ad6:	fbb3 f8fe 	udiv	r8, r3, lr
 8000ada:	b2bc      	uxth	r4, r7
 8000adc:	fb0e 3318 	mls	r3, lr, r8, r3
 8000ae0:	0c11      	lsrs	r1, r2, #16
 8000ae2:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000ae6:	fb08 f904 	mul.w	r9, r8, r4
 8000aea:	40b0      	lsls	r0, r6
 8000aec:	4589      	cmp	r9, r1
 8000aee:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000af2:	b280      	uxth	r0, r0
 8000af4:	d93e      	bls.n	8000b74 <__udivmoddi4+0x2e8>
 8000af6:	1879      	adds	r1, r7, r1
 8000af8:	f108 3cff 	add.w	ip, r8, #4294967295
 8000afc:	d201      	bcs.n	8000b02 <__udivmoddi4+0x276>
 8000afe:	4589      	cmp	r9, r1
 8000b00:	d81f      	bhi.n	8000b42 <__udivmoddi4+0x2b6>
 8000b02:	eba1 0109 	sub.w	r1, r1, r9
 8000b06:	fbb1 f9fe 	udiv	r9, r1, lr
 8000b0a:	fb09 f804 	mul.w	r8, r9, r4
 8000b0e:	fb0e 1119 	mls	r1, lr, r9, r1
 8000b12:	b292      	uxth	r2, r2
 8000b14:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000b18:	4542      	cmp	r2, r8
 8000b1a:	d229      	bcs.n	8000b70 <__udivmoddi4+0x2e4>
 8000b1c:	18ba      	adds	r2, r7, r2
 8000b1e:	f109 31ff 	add.w	r1, r9, #4294967295
 8000b22:	d2c4      	bcs.n	8000aae <__udivmoddi4+0x222>
 8000b24:	4542      	cmp	r2, r8
 8000b26:	d2c2      	bcs.n	8000aae <__udivmoddi4+0x222>
 8000b28:	f1a9 0102 	sub.w	r1, r9, #2
 8000b2c:	443a      	add	r2, r7
 8000b2e:	e7be      	b.n	8000aae <__udivmoddi4+0x222>
 8000b30:	45f0      	cmp	r8, lr
 8000b32:	d29d      	bcs.n	8000a70 <__udivmoddi4+0x1e4>
 8000b34:	ebbe 0302 	subs.w	r3, lr, r2
 8000b38:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000b3c:	3801      	subs	r0, #1
 8000b3e:	46e1      	mov	r9, ip
 8000b40:	e796      	b.n	8000a70 <__udivmoddi4+0x1e4>
 8000b42:	eba7 0909 	sub.w	r9, r7, r9
 8000b46:	4449      	add	r1, r9
 8000b48:	f1a8 0c02 	sub.w	ip, r8, #2
 8000b4c:	fbb1 f9fe 	udiv	r9, r1, lr
 8000b50:	fb09 f804 	mul.w	r8, r9, r4
 8000b54:	e7db      	b.n	8000b0e <__udivmoddi4+0x282>
 8000b56:	4673      	mov	r3, lr
 8000b58:	e77f      	b.n	8000a5a <__udivmoddi4+0x1ce>
 8000b5a:	4650      	mov	r0, sl
 8000b5c:	e766      	b.n	8000a2c <__udivmoddi4+0x1a0>
 8000b5e:	4608      	mov	r0, r1
 8000b60:	e6fd      	b.n	800095e <__udivmoddi4+0xd2>
 8000b62:	443b      	add	r3, r7
 8000b64:	3a02      	subs	r2, #2
 8000b66:	e733      	b.n	80009d0 <__udivmoddi4+0x144>
 8000b68:	f1ac 0c02 	sub.w	ip, ip, #2
 8000b6c:	443b      	add	r3, r7
 8000b6e:	e71c      	b.n	80009aa <__udivmoddi4+0x11e>
 8000b70:	4649      	mov	r1, r9
 8000b72:	e79c      	b.n	8000aae <__udivmoddi4+0x222>
 8000b74:	eba1 0109 	sub.w	r1, r1, r9
 8000b78:	46c4      	mov	ip, r8
 8000b7a:	fbb1 f9fe 	udiv	r9, r1, lr
 8000b7e:	fb09 f804 	mul.w	r8, r9, r4
 8000b82:	e7c4      	b.n	8000b0e <__udivmoddi4+0x282>

08000b84 <__aeabi_idiv0>:
 8000b84:	4770      	bx	lr
 8000b86:	bf00      	nop

08000b88 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000b88:	b580      	push	{r7, lr}
 8000b8a:	b082      	sub	sp, #8
 8000b8c:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000b8e:	f001 f9e3 	bl	8001f58 <HAL_Init>

  /* USER CODE BEGIN Init */

  CoreDebug->DEMCR |= CoreDebug_DEMCR_TRCENA_Msk;
 8000b92:	4b31      	ldr	r3, [pc, #196]	@ (8000c58 <main+0xd0>)
 8000b94:	68db      	ldr	r3, [r3, #12]
 8000b96:	4a30      	ldr	r2, [pc, #192]	@ (8000c58 <main+0xd0>)
 8000b98:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8000b9c:	60d3      	str	r3, [r2, #12]
  DWT->CYCCNT = 0;
 8000b9e:	4b2f      	ldr	r3, [pc, #188]	@ (8000c5c <main+0xd4>)
 8000ba0:	2200      	movs	r2, #0
 8000ba2:	605a      	str	r2, [r3, #4]
  DWT->CTRL |= DWT_CTRL_CYCCNTENA_Msk;
 8000ba4:	4b2d      	ldr	r3, [pc, #180]	@ (8000c5c <main+0xd4>)
 8000ba6:	681b      	ldr	r3, [r3, #0]
 8000ba8:	4a2c      	ldr	r2, [pc, #176]	@ (8000c5c <main+0xd4>)
 8000baa:	f043 0301 	orr.w	r3, r3, #1
 8000bae:	6013      	str	r3, [r2, #0]

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000bb0:	f000 f870 	bl	8000c94 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000bb4:	f000 fa8c 	bl	80010d0 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8000bb8:	f000 fa5a 	bl	8001070 <MX_USART2_UART_Init>
  MX_TIM1_Init();
 8000bbc:	f000 f8bc 	bl	8000d38 <MX_TIM1_Init>
  MX_UART4_Init();
 8000bc0:	f000 fa26 	bl	8001010 <MX_UART4_Init>
  MX_TIM2_Init();
 8000bc4:	f000 f988 	bl	8000ed8 <MX_TIM2_Init>
  MX_TIM3_Init();
 8000bc8:	f000 f9d4 	bl	8000f74 <MX_TIM3_Init>
  /* USER CODE BEGIN 2 */
  __HAL_RCC_TIM2_CLK_ENABLE();
 8000bcc:	4b24      	ldr	r3, [pc, #144]	@ (8000c60 <main+0xd8>)
 8000bce:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000bd0:	4a23      	ldr	r2, [pc, #140]	@ (8000c60 <main+0xd8>)
 8000bd2:	f043 0301 	orr.w	r3, r3, #1
 8000bd6:	6593      	str	r3, [r2, #88]	@ 0x58
 8000bd8:	4b21      	ldr	r3, [pc, #132]	@ (8000c60 <main+0xd8>)
 8000bda:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000bdc:	f003 0301 	and.w	r3, r3, #1
 8000be0:	607b      	str	r3, [r7, #4]
 8000be2:	687b      	ldr	r3, [r7, #4]

  CoreDebug->DEMCR |= CoreDebug_DEMCR_TRCENA_Msk;
 8000be4:	4b1c      	ldr	r3, [pc, #112]	@ (8000c58 <main+0xd0>)
 8000be6:	68db      	ldr	r3, [r3, #12]
 8000be8:	4a1b      	ldr	r2, [pc, #108]	@ (8000c58 <main+0xd0>)
 8000bea:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8000bee:	60d3      	str	r3, [r2, #12]
  ITM->LAR = 0xC5ACCE55;
 8000bf0:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 8000bf4:	4a1b      	ldr	r2, [pc, #108]	@ (8000c64 <main+0xdc>)
 8000bf6:	f8c3 2fb0 	str.w	r2, [r3, #4016]	@ 0xfb0
  ITM->TCR = ITM_TCR_ITMENA_Msk | ITM_TCR_TSENA_Msk;
 8000bfa:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 8000bfe:	2203      	movs	r2, #3
 8000c00:	f8c3 2e80 	str.w	r2, [r3, #3712]	@ 0xe80
  ITM->TER = 1;
 8000c04:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 8000c08:	2201      	movs	r2, #1
 8000c0a:	f8c3 2e00 	str.w	r2, [r3, #3584]	@ 0xe00

  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 8000c0e:	f005 fefd 	bl	8006a0c <osKernelInitialize>
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of defaultTask */
  defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 8000c12:	4a15      	ldr	r2, [pc, #84]	@ (8000c68 <main+0xe0>)
 8000c14:	2100      	movs	r1, #0
 8000c16:	4815      	ldr	r0, [pc, #84]	@ (8000c6c <main+0xe4>)
 8000c18:	f005 ff42 	bl	8006aa0 <osThreadNew>
 8000c1c:	4603      	mov	r3, r0
 8000c1e:	4a14      	ldr	r2, [pc, #80]	@ (8000c70 <main+0xe8>)
 8000c20:	6013      	str	r3, [r2, #0]

  /* creation of transmitTask */
  transmitTaskHandle = osThreadNew(TransmitTask, NULL, &transmitTask_attributes);
 8000c22:	4a14      	ldr	r2, [pc, #80]	@ (8000c74 <main+0xec>)
 8000c24:	2100      	movs	r1, #0
 8000c26:	4814      	ldr	r0, [pc, #80]	@ (8000c78 <main+0xf0>)
 8000c28:	f005 ff3a 	bl	8006aa0 <osThreadNew>
 8000c2c:	4603      	mov	r3, r0
 8000c2e:	4a13      	ldr	r2, [pc, #76]	@ (8000c7c <main+0xf4>)
 8000c30:	6013      	str	r3, [r2, #0]

  /* creation of readDistanceTas */
  readDistanceTasHandle = osThreadNew(ReadDistanceTask, NULL, &readDistanceTas_attributes);
 8000c32:	4a13      	ldr	r2, [pc, #76]	@ (8000c80 <main+0xf8>)
 8000c34:	2100      	movs	r1, #0
 8000c36:	4813      	ldr	r0, [pc, #76]	@ (8000c84 <main+0xfc>)
 8000c38:	f005 ff32 	bl	8006aa0 <osThreadNew>
 8000c3c:	4603      	mov	r3, r0
 8000c3e:	4a12      	ldr	r2, [pc, #72]	@ (8000c88 <main+0x100>)
 8000c40:	6013      	str	r3, [r2, #0]
  /* add threads, ... */
  /* USER CODE END RTOS_THREADS */

  /* Create the event(s) */
  /* creation of distanceFlag */
  distanceFlagHandle = osEventFlagsNew(&distanceFlag_attributes);
 8000c42:	4812      	ldr	r0, [pc, #72]	@ (8000c8c <main+0x104>)
 8000c44:	f005 ffd9 	bl	8006bfa <osEventFlagsNew>
 8000c48:	4603      	mov	r3, r0
 8000c4a:	4a11      	ldr	r2, [pc, #68]	@ (8000c90 <main+0x108>)
 8000c4c:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

  /* Start scheduler */
  osKernelStart();
 8000c4e:	f005 ff01 	bl	8006a54 <osKernelStart>
  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */

  while (1)
 8000c52:	bf00      	nop
 8000c54:	e7fd      	b.n	8000c52 <main+0xca>
 8000c56:	bf00      	nop
 8000c58:	e000edf0 	.word	0xe000edf0
 8000c5c:	e0001000 	.word	0xe0001000
 8000c60:	40021000 	.word	0x40021000
 8000c64:	c5acce55 	.word	0xc5acce55
 8000c68:	08009d78 	.word	0x08009d78
 8000c6c:	0800173d 	.word	0x0800173d
 8000c70:	20000434 	.word	0x20000434
 8000c74:	08009d9c 	.word	0x08009d9c
 8000c78:	080017f5 	.word	0x080017f5
 8000c7c:	20000438 	.word	0x20000438
 8000c80:	08009dc0 	.word	0x08009dc0
 8000c84:	08001911 	.word	0x08001911
 8000c88:	2000043c 	.word	0x2000043c
 8000c8c:	08009de4 	.word	0x08009de4
 8000c90:	20000440 	.word	0x20000440

08000c94 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000c94:	b580      	push	{r7, lr}
 8000c96:	b096      	sub	sp, #88	@ 0x58
 8000c98:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000c9a:	f107 0314 	add.w	r3, r7, #20
 8000c9e:	2244      	movs	r2, #68	@ 0x44
 8000ca0:	2100      	movs	r1, #0
 8000ca2:	4618      	mov	r0, r3
 8000ca4:	f008 ff38 	bl	8009b18 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000ca8:	463b      	mov	r3, r7
 8000caa:	2200      	movs	r2, #0
 8000cac:	601a      	str	r2, [r3, #0]
 8000cae:	605a      	str	r2, [r3, #4]
 8000cb0:	609a      	str	r2, [r3, #8]
 8000cb2:	60da      	str	r2, [r3, #12]
 8000cb4:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8000cb6:	f44f 7000 	mov.w	r0, #512	@ 0x200
 8000cba:	f001 fcdb 	bl	8002674 <HAL_PWREx_ControlVoltageScaling>
 8000cbe:	4603      	mov	r3, r0
 8000cc0:	2b00      	cmp	r3, #0
 8000cc2:	d001      	beq.n	8000cc8 <SystemClock_Config+0x34>
  {
    Error_Handler();
 8000cc4:	f000 fee0 	bl	8001a88 <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000cc8:	2302      	movs	r3, #2
 8000cca:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000ccc:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000cd0:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSICalibrationValue = 64;
 8000cd2:	2340      	movs	r3, #64	@ 0x40
 8000cd4:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000cd6:	2302      	movs	r3, #2
 8000cd8:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000cda:	2302      	movs	r3, #2
 8000cdc:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 8000cde:	2301      	movs	r3, #1
 8000ce0:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLN = 10;
 8000ce2:	230a      	movs	r3, #10
 8000ce4:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 8000ce6:	2307      	movs	r3, #7
 8000ce8:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8000cea:	2302      	movs	r3, #2
 8000cec:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8000cee:	2302      	movs	r3, #2
 8000cf0:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000cf2:	f107 0314 	add.w	r3, r7, #20
 8000cf6:	4618      	mov	r0, r3
 8000cf8:	f001 fd12 	bl	8002720 <HAL_RCC_OscConfig>
 8000cfc:	4603      	mov	r3, r0
 8000cfe:	2b00      	cmp	r3, #0
 8000d00:	d001      	beq.n	8000d06 <SystemClock_Config+0x72>
  {
    Error_Handler();
 8000d02:	f000 fec1 	bl	8001a88 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000d06:	230f      	movs	r3, #15
 8000d08:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000d0a:	2303      	movs	r3, #3
 8000d0c:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000d0e:	2300      	movs	r3, #0
 8000d10:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000d12:	2300      	movs	r3, #0
 8000d14:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000d16:	2300      	movs	r3, #0
 8000d18:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8000d1a:	463b      	mov	r3, r7
 8000d1c:	2104      	movs	r1, #4
 8000d1e:	4618      	mov	r0, r3
 8000d20:	f002 f912 	bl	8002f48 <HAL_RCC_ClockConfig>
 8000d24:	4603      	mov	r3, r0
 8000d26:	2b00      	cmp	r3, #0
 8000d28:	d001      	beq.n	8000d2e <SystemClock_Config+0x9a>
  {
    Error_Handler();
 8000d2a:	f000 fead 	bl	8001a88 <Error_Handler>
  }
}
 8000d2e:	bf00      	nop
 8000d30:	3758      	adds	r7, #88	@ 0x58
 8000d32:	46bd      	mov	sp, r7
 8000d34:	bd80      	pop	{r7, pc}
	...

08000d38 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8000d38:	b580      	push	{r7, lr}
 8000d3a:	b09a      	sub	sp, #104	@ 0x68
 8000d3c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000d3e:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 8000d42:	2200      	movs	r2, #0
 8000d44:	601a      	str	r2, [r3, #0]
 8000d46:	605a      	str	r2, [r3, #4]
 8000d48:	609a      	str	r2, [r3, #8]
 8000d4a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000d4c:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 8000d50:	2200      	movs	r2, #0
 8000d52:	601a      	str	r2, [r3, #0]
 8000d54:	605a      	str	r2, [r3, #4]
 8000d56:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000d58:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8000d5c:	2200      	movs	r2, #0
 8000d5e:	601a      	str	r2, [r3, #0]
 8000d60:	605a      	str	r2, [r3, #4]
 8000d62:	609a      	str	r2, [r3, #8]
 8000d64:	60da      	str	r2, [r3, #12]
 8000d66:	611a      	str	r2, [r3, #16]
 8000d68:	615a      	str	r2, [r3, #20]
 8000d6a:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8000d6c:	1d3b      	adds	r3, r7, #4
 8000d6e:	222c      	movs	r2, #44	@ 0x2c
 8000d70:	2100      	movs	r1, #0
 8000d72:	4618      	mov	r0, r3
 8000d74:	f008 fed0 	bl	8009b18 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8000d78:	4b55      	ldr	r3, [pc, #340]	@ (8000ed0 <MX_TIM1_Init+0x198>)
 8000d7a:	4a56      	ldr	r2, [pc, #344]	@ (8000ed4 <MX_TIM1_Init+0x19c>)
 8000d7c:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 8000d7e:	4b54      	ldr	r3, [pc, #336]	@ (8000ed0 <MX_TIM1_Init+0x198>)
 8000d80:	2200      	movs	r2, #0
 8000d82:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000d84:	4b52      	ldr	r3, [pc, #328]	@ (8000ed0 <MX_TIM1_Init+0x198>)
 8000d86:	2200      	movs	r2, #0
 8000d88:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 8000d8a:	4b51      	ldr	r3, [pc, #324]	@ (8000ed0 <MX_TIM1_Init+0x198>)
 8000d8c:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8000d90:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000d92:	4b4f      	ldr	r3, [pc, #316]	@ (8000ed0 <MX_TIM1_Init+0x198>)
 8000d94:	2200      	movs	r2, #0
 8000d96:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8000d98:	4b4d      	ldr	r3, [pc, #308]	@ (8000ed0 <MX_TIM1_Init+0x198>)
 8000d9a:	2200      	movs	r2, #0
 8000d9c:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8000d9e:	4b4c      	ldr	r3, [pc, #304]	@ (8000ed0 <MX_TIM1_Init+0x198>)
 8000da0:	2280      	movs	r2, #128	@ 0x80
 8000da2:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8000da4:	484a      	ldr	r0, [pc, #296]	@ (8000ed0 <MX_TIM1_Init+0x198>)
 8000da6:	f002 fe83 	bl	8003ab0 <HAL_TIM_Base_Init>
 8000daa:	4603      	mov	r3, r0
 8000dac:	2b00      	cmp	r3, #0
 8000dae:	d001      	beq.n	8000db4 <MX_TIM1_Init+0x7c>
  {
    Error_Handler();
 8000db0:	f000 fe6a 	bl	8001a88 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000db4:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000db8:	65bb      	str	r3, [r7, #88]	@ 0x58
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8000dba:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 8000dbe:	4619      	mov	r1, r3
 8000dc0:	4843      	ldr	r0, [pc, #268]	@ (8000ed0 <MX_TIM1_Init+0x198>)
 8000dc2:	f003 fb1b 	bl	80043fc <HAL_TIM_ConfigClockSource>
 8000dc6:	4603      	mov	r3, r0
 8000dc8:	2b00      	cmp	r3, #0
 8000dca:	d001      	beq.n	8000dd0 <MX_TIM1_Init+0x98>
  {
    Error_Handler();
 8000dcc:	f000 fe5c 	bl	8001a88 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8000dd0:	483f      	ldr	r0, [pc, #252]	@ (8000ed0 <MX_TIM1_Init+0x198>)
 8000dd2:	f002 ff81 	bl	8003cd8 <HAL_TIM_PWM_Init>
 8000dd6:	4603      	mov	r3, r0
 8000dd8:	2b00      	cmp	r3, #0
 8000dda:	d001      	beq.n	8000de0 <MX_TIM1_Init+0xa8>
  {
    Error_Handler();
 8000ddc:	f000 fe54 	bl	8001a88 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000de0:	2300      	movs	r3, #0
 8000de2:	64fb      	str	r3, [r7, #76]	@ 0x4c
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8000de4:	2300      	movs	r3, #0
 8000de6:	653b      	str	r3, [r7, #80]	@ 0x50
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000de8:	2300      	movs	r3, #0
 8000dea:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8000dec:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 8000df0:	4619      	mov	r1, r3
 8000df2:	4837      	ldr	r0, [pc, #220]	@ (8000ed0 <MX_TIM1_Init+0x198>)
 8000df4:	f004 f860 	bl	8004eb8 <HAL_TIMEx_MasterConfigSynchronization>
 8000df8:	4603      	mov	r3, r0
 8000dfa:	2b00      	cmp	r3, #0
 8000dfc:	d001      	beq.n	8000e02 <MX_TIM1_Init+0xca>
  {
    Error_Handler();
 8000dfe:	f000 fe43 	bl	8001a88 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000e02:	2360      	movs	r3, #96	@ 0x60
 8000e04:	633b      	str	r3, [r7, #48]	@ 0x30
  sConfigOC.Pulse = 0;
 8000e06:	2300      	movs	r3, #0
 8000e08:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000e0a:	2300      	movs	r3, #0
 8000e0c:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8000e0e:	2300      	movs	r3, #0
 8000e10:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000e12:	2300      	movs	r3, #0
 8000e14:	643b      	str	r3, [r7, #64]	@ 0x40
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8000e16:	2300      	movs	r3, #0
 8000e18:	647b      	str	r3, [r7, #68]	@ 0x44
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8000e1a:	2300      	movs	r3, #0
 8000e1c:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8000e1e:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8000e22:	2200      	movs	r2, #0
 8000e24:	4619      	mov	r1, r3
 8000e26:	482a      	ldr	r0, [pc, #168]	@ (8000ed0 <MX_TIM1_Init+0x198>)
 8000e28:	f003 f9d4 	bl	80041d4 <HAL_TIM_PWM_ConfigChannel>
 8000e2c:	4603      	mov	r3, r0
 8000e2e:	2b00      	cmp	r3, #0
 8000e30:	d001      	beq.n	8000e36 <MX_TIM1_Init+0xfe>
  {
    Error_Handler();
 8000e32:	f000 fe29 	bl	8001a88 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8000e36:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8000e3a:	2204      	movs	r2, #4
 8000e3c:	4619      	mov	r1, r3
 8000e3e:	4824      	ldr	r0, [pc, #144]	@ (8000ed0 <MX_TIM1_Init+0x198>)
 8000e40:	f003 f9c8 	bl	80041d4 <HAL_TIM_PWM_ConfigChannel>
 8000e44:	4603      	mov	r3, r0
 8000e46:	2b00      	cmp	r3, #0
 8000e48:	d001      	beq.n	8000e4e <MX_TIM1_Init+0x116>
  {
    Error_Handler();
 8000e4a:	f000 fe1d 	bl	8001a88 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8000e4e:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8000e52:	2208      	movs	r2, #8
 8000e54:	4619      	mov	r1, r3
 8000e56:	481e      	ldr	r0, [pc, #120]	@ (8000ed0 <MX_TIM1_Init+0x198>)
 8000e58:	f003 f9bc 	bl	80041d4 <HAL_TIM_PWM_ConfigChannel>
 8000e5c:	4603      	mov	r3, r0
 8000e5e:	2b00      	cmp	r3, #0
 8000e60:	d001      	beq.n	8000e66 <MX_TIM1_Init+0x12e>
  {
    Error_Handler();
 8000e62:	f000 fe11 	bl	8001a88 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8000e66:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8000e6a:	220c      	movs	r2, #12
 8000e6c:	4619      	mov	r1, r3
 8000e6e:	4818      	ldr	r0, [pc, #96]	@ (8000ed0 <MX_TIM1_Init+0x198>)
 8000e70:	f003 f9b0 	bl	80041d4 <HAL_TIM_PWM_ConfigChannel>
 8000e74:	4603      	mov	r3, r0
 8000e76:	2b00      	cmp	r3, #0
 8000e78:	d001      	beq.n	8000e7e <MX_TIM1_Init+0x146>
  {
    Error_Handler();
 8000e7a:	f000 fe05 	bl	8001a88 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8000e7e:	2300      	movs	r3, #0
 8000e80:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8000e82:	2300      	movs	r3, #0
 8000e84:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8000e86:	2300      	movs	r3, #0
 8000e88:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8000e8a:	2300      	movs	r3, #0
 8000e8c:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8000e8e:	2300      	movs	r3, #0
 8000e90:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8000e92:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000e96:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 8000e98:	2300      	movs	r3, #0
 8000e9a:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 8000e9c:	2300      	movs	r3, #0
 8000e9e:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 8000ea0:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8000ea4:	627b      	str	r3, [r7, #36]	@ 0x24
  sBreakDeadTimeConfig.Break2Filter = 0;
 8000ea6:	2300      	movs	r3, #0
 8000ea8:	62bb      	str	r3, [r7, #40]	@ 0x28
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8000eaa:	2300      	movs	r3, #0
 8000eac:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8000eae:	1d3b      	adds	r3, r7, #4
 8000eb0:	4619      	mov	r1, r3
 8000eb2:	4807      	ldr	r0, [pc, #28]	@ (8000ed0 <MX_TIM1_Init+0x198>)
 8000eb4:	f004 f86e 	bl	8004f94 <HAL_TIMEx_ConfigBreakDeadTime>
 8000eb8:	4603      	mov	r3, r0
 8000eba:	2b00      	cmp	r3, #0
 8000ebc:	d001      	beq.n	8000ec2 <MX_TIM1_Init+0x18a>
  {
    Error_Handler();
 8000ebe:	f000 fde3 	bl	8001a88 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8000ec2:	4803      	ldr	r0, [pc, #12]	@ (8000ed0 <MX_TIM1_Init+0x198>)
 8000ec4:	f000 fe5a 	bl	8001b7c <HAL_TIM_MspPostInit>

}
 8000ec8:	bf00      	nop
 8000eca:	3768      	adds	r7, #104	@ 0x68
 8000ecc:	46bd      	mov	sp, r7
 8000ece:	bd80      	pop	{r7, pc}
 8000ed0:	20000090 	.word	0x20000090
 8000ed4:	40012c00 	.word	0x40012c00

08000ed8 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8000ed8:	b580      	push	{r7, lr}
 8000eda:	b088      	sub	sp, #32
 8000edc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000ede:	f107 0310 	add.w	r3, r7, #16
 8000ee2:	2200      	movs	r2, #0
 8000ee4:	601a      	str	r2, [r3, #0]
 8000ee6:	605a      	str	r2, [r3, #4]
 8000ee8:	609a      	str	r2, [r3, #8]
 8000eea:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000eec:	1d3b      	adds	r3, r7, #4
 8000eee:	2200      	movs	r2, #0
 8000ef0:	601a      	str	r2, [r3, #0]
 8000ef2:	605a      	str	r2, [r3, #4]
 8000ef4:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8000ef6:	4b1e      	ldr	r3, [pc, #120]	@ (8000f70 <MX_TIM2_Init+0x98>)
 8000ef8:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8000efc:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 8000-1;
 8000efe:	4b1c      	ldr	r3, [pc, #112]	@ (8000f70 <MX_TIM2_Init+0x98>)
 8000f00:	f641 723f 	movw	r2, #7999	@ 0x1f3f
 8000f04:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000f06:	4b1a      	ldr	r3, [pc, #104]	@ (8000f70 <MX_TIM2_Init+0x98>)
 8000f08:	2200      	movs	r2, #0
 8000f0a:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 1001-1;
 8000f0c:	4b18      	ldr	r3, [pc, #96]	@ (8000f70 <MX_TIM2_Init+0x98>)
 8000f0e:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8000f12:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000f14:	4b16      	ldr	r3, [pc, #88]	@ (8000f70 <MX_TIM2_Init+0x98>)
 8000f16:	2200      	movs	r2, #0
 8000f18:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000f1a:	4b15      	ldr	r3, [pc, #84]	@ (8000f70 <MX_TIM2_Init+0x98>)
 8000f1c:	2200      	movs	r2, #0
 8000f1e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8000f20:	4813      	ldr	r0, [pc, #76]	@ (8000f70 <MX_TIM2_Init+0x98>)
 8000f22:	f002 fdc5 	bl	8003ab0 <HAL_TIM_Base_Init>
 8000f26:	4603      	mov	r3, r0
 8000f28:	2b00      	cmp	r3, #0
 8000f2a:	d001      	beq.n	8000f30 <MX_TIM2_Init+0x58>
  {
    Error_Handler();
 8000f2c:	f000 fdac 	bl	8001a88 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000f30:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000f34:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8000f36:	f107 0310 	add.w	r3, r7, #16
 8000f3a:	4619      	mov	r1, r3
 8000f3c:	480c      	ldr	r0, [pc, #48]	@ (8000f70 <MX_TIM2_Init+0x98>)
 8000f3e:	f003 fa5d 	bl	80043fc <HAL_TIM_ConfigClockSource>
 8000f42:	4603      	mov	r3, r0
 8000f44:	2b00      	cmp	r3, #0
 8000f46:	d001      	beq.n	8000f4c <MX_TIM2_Init+0x74>
  {
    Error_Handler();
 8000f48:	f000 fd9e 	bl	8001a88 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000f4c:	2300      	movs	r3, #0
 8000f4e:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000f50:	2300      	movs	r3, #0
 8000f52:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8000f54:	1d3b      	adds	r3, r7, #4
 8000f56:	4619      	mov	r1, r3
 8000f58:	4805      	ldr	r0, [pc, #20]	@ (8000f70 <MX_TIM2_Init+0x98>)
 8000f5a:	f003 ffad 	bl	8004eb8 <HAL_TIMEx_MasterConfigSynchronization>
 8000f5e:	4603      	mov	r3, r0
 8000f60:	2b00      	cmp	r3, #0
 8000f62:	d001      	beq.n	8000f68 <MX_TIM2_Init+0x90>
  {
    Error_Handler();
 8000f64:	f000 fd90 	bl	8001a88 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8000f68:	bf00      	nop
 8000f6a:	3720      	adds	r7, #32
 8000f6c:	46bd      	mov	sp, r7
 8000f6e:	bd80      	pop	{r7, pc}
 8000f70:	2000014c 	.word	0x2000014c

08000f74 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8000f74:	b580      	push	{r7, lr}
 8000f76:	b088      	sub	sp, #32
 8000f78:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000f7a:	f107 0310 	add.w	r3, r7, #16
 8000f7e:	2200      	movs	r2, #0
 8000f80:	601a      	str	r2, [r3, #0]
 8000f82:	605a      	str	r2, [r3, #4]
 8000f84:	609a      	str	r2, [r3, #8]
 8000f86:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000f88:	1d3b      	adds	r3, r7, #4
 8000f8a:	2200      	movs	r2, #0
 8000f8c:	601a      	str	r2, [r3, #0]
 8000f8e:	605a      	str	r2, [r3, #4]
 8000f90:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8000f92:	4b1d      	ldr	r3, [pc, #116]	@ (8001008 <MX_TIM3_Init+0x94>)
 8000f94:	4a1d      	ldr	r2, [pc, #116]	@ (800100c <MX_TIM3_Init+0x98>)
 8000f96:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 79;
 8000f98:	4b1b      	ldr	r3, [pc, #108]	@ (8001008 <MX_TIM3_Init+0x94>)
 8000f9a:	224f      	movs	r2, #79	@ 0x4f
 8000f9c:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000f9e:	4b1a      	ldr	r3, [pc, #104]	@ (8001008 <MX_TIM3_Init+0x94>)
 8000fa0:	2200      	movs	r2, #0
 8000fa2:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 8000fa4:	4b18      	ldr	r3, [pc, #96]	@ (8001008 <MX_TIM3_Init+0x94>)
 8000fa6:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8000faa:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000fac:	4b16      	ldr	r3, [pc, #88]	@ (8001008 <MX_TIM3_Init+0x94>)
 8000fae:	2200      	movs	r2, #0
 8000fb0:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000fb2:	4b15      	ldr	r3, [pc, #84]	@ (8001008 <MX_TIM3_Init+0x94>)
 8000fb4:	2200      	movs	r2, #0
 8000fb6:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8000fb8:	4813      	ldr	r0, [pc, #76]	@ (8001008 <MX_TIM3_Init+0x94>)
 8000fba:	f002 fd79 	bl	8003ab0 <HAL_TIM_Base_Init>
 8000fbe:	4603      	mov	r3, r0
 8000fc0:	2b00      	cmp	r3, #0
 8000fc2:	d001      	beq.n	8000fc8 <MX_TIM3_Init+0x54>
  {
    Error_Handler();
 8000fc4:	f000 fd60 	bl	8001a88 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000fc8:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000fcc:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8000fce:	f107 0310 	add.w	r3, r7, #16
 8000fd2:	4619      	mov	r1, r3
 8000fd4:	480c      	ldr	r0, [pc, #48]	@ (8001008 <MX_TIM3_Init+0x94>)
 8000fd6:	f003 fa11 	bl	80043fc <HAL_TIM_ConfigClockSource>
 8000fda:	4603      	mov	r3, r0
 8000fdc:	2b00      	cmp	r3, #0
 8000fde:	d001      	beq.n	8000fe4 <MX_TIM3_Init+0x70>
  {
    Error_Handler();
 8000fe0:	f000 fd52 	bl	8001a88 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000fe4:	2300      	movs	r3, #0
 8000fe6:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000fe8:	2300      	movs	r3, #0
 8000fea:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8000fec:	1d3b      	adds	r3, r7, #4
 8000fee:	4619      	mov	r1, r3
 8000ff0:	4805      	ldr	r0, [pc, #20]	@ (8001008 <MX_TIM3_Init+0x94>)
 8000ff2:	f003 ff61 	bl	8004eb8 <HAL_TIMEx_MasterConfigSynchronization>
 8000ff6:	4603      	mov	r3, r0
 8000ff8:	2b00      	cmp	r3, #0
 8000ffa:	d001      	beq.n	8001000 <MX_TIM3_Init+0x8c>
  {
    Error_Handler();
 8000ffc:	f000 fd44 	bl	8001a88 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8001000:	bf00      	nop
 8001002:	3720      	adds	r7, #32
 8001004:	46bd      	mov	sp, r7
 8001006:	bd80      	pop	{r7, pc}
 8001008:	20000208 	.word	0x20000208
 800100c:	40000400 	.word	0x40000400

08001010 <MX_UART4_Init>:
  * @brief UART4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_UART4_Init(void)
{
 8001010:	b580      	push	{r7, lr}
 8001012:	af00      	add	r7, sp, #0
  /* USER CODE END UART4_Init 0 */

  /* USER CODE BEGIN UART4_Init 1 */

  /* USER CODE END UART4_Init 1 */
  huart4.Instance = UART4;
 8001014:	4b14      	ldr	r3, [pc, #80]	@ (8001068 <MX_UART4_Init+0x58>)
 8001016:	4a15      	ldr	r2, [pc, #84]	@ (800106c <MX_UART4_Init+0x5c>)
 8001018:	601a      	str	r2, [r3, #0]
  huart4.Init.BaudRate = 115200;
 800101a:	4b13      	ldr	r3, [pc, #76]	@ (8001068 <MX_UART4_Init+0x58>)
 800101c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001020:	605a      	str	r2, [r3, #4]
  huart4.Init.WordLength = UART_WORDLENGTH_8B;
 8001022:	4b11      	ldr	r3, [pc, #68]	@ (8001068 <MX_UART4_Init+0x58>)
 8001024:	2200      	movs	r2, #0
 8001026:	609a      	str	r2, [r3, #8]
  huart4.Init.StopBits = UART_STOPBITS_1;
 8001028:	4b0f      	ldr	r3, [pc, #60]	@ (8001068 <MX_UART4_Init+0x58>)
 800102a:	2200      	movs	r2, #0
 800102c:	60da      	str	r2, [r3, #12]
  huart4.Init.Parity = UART_PARITY_NONE;
 800102e:	4b0e      	ldr	r3, [pc, #56]	@ (8001068 <MX_UART4_Init+0x58>)
 8001030:	2200      	movs	r2, #0
 8001032:	611a      	str	r2, [r3, #16]
  huart4.Init.Mode = UART_MODE_TX_RX;
 8001034:	4b0c      	ldr	r3, [pc, #48]	@ (8001068 <MX_UART4_Init+0x58>)
 8001036:	220c      	movs	r2, #12
 8001038:	615a      	str	r2, [r3, #20]
  huart4.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800103a:	4b0b      	ldr	r3, [pc, #44]	@ (8001068 <MX_UART4_Init+0x58>)
 800103c:	2200      	movs	r2, #0
 800103e:	619a      	str	r2, [r3, #24]
  huart4.Init.OverSampling = UART_OVERSAMPLING_16;
 8001040:	4b09      	ldr	r3, [pc, #36]	@ (8001068 <MX_UART4_Init+0x58>)
 8001042:	2200      	movs	r2, #0
 8001044:	61da      	str	r2, [r3, #28]
  huart4.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001046:	4b08      	ldr	r3, [pc, #32]	@ (8001068 <MX_UART4_Init+0x58>)
 8001048:	2200      	movs	r2, #0
 800104a:	621a      	str	r2, [r3, #32]
  huart4.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800104c:	4b06      	ldr	r3, [pc, #24]	@ (8001068 <MX_UART4_Init+0x58>)
 800104e:	2200      	movs	r2, #0
 8001050:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart4) != HAL_OK)
 8001052:	4805      	ldr	r0, [pc, #20]	@ (8001068 <MX_UART4_Init+0x58>)
 8001054:	f004 f83e 	bl	80050d4 <HAL_UART_Init>
 8001058:	4603      	mov	r3, r0
 800105a:	2b00      	cmp	r3, #0
 800105c:	d001      	beq.n	8001062 <MX_UART4_Init+0x52>
  {
    Error_Handler();
 800105e:	f000 fd13 	bl	8001a88 <Error_Handler>
  }
  /* USER CODE BEGIN UART4_Init 2 */

  /* USER CODE END UART4_Init 2 */

}
 8001062:	bf00      	nop
 8001064:	bd80      	pop	{r7, pc}
 8001066:	bf00      	nop
 8001068:	200002c4 	.word	0x200002c4
 800106c:	40004c00 	.word	0x40004c00

08001070 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8001070:	b580      	push	{r7, lr}
 8001072:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001074:	4b14      	ldr	r3, [pc, #80]	@ (80010c8 <MX_USART2_UART_Init+0x58>)
 8001076:	4a15      	ldr	r2, [pc, #84]	@ (80010cc <MX_USART2_UART_Init+0x5c>)
 8001078:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800107a:	4b13      	ldr	r3, [pc, #76]	@ (80010c8 <MX_USART2_UART_Init+0x58>)
 800107c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001080:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001082:	4b11      	ldr	r3, [pc, #68]	@ (80010c8 <MX_USART2_UART_Init+0x58>)
 8001084:	2200      	movs	r2, #0
 8001086:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001088:	4b0f      	ldr	r3, [pc, #60]	@ (80010c8 <MX_USART2_UART_Init+0x58>)
 800108a:	2200      	movs	r2, #0
 800108c:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800108e:	4b0e      	ldr	r3, [pc, #56]	@ (80010c8 <MX_USART2_UART_Init+0x58>)
 8001090:	2200      	movs	r2, #0
 8001092:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001094:	4b0c      	ldr	r3, [pc, #48]	@ (80010c8 <MX_USART2_UART_Init+0x58>)
 8001096:	220c      	movs	r2, #12
 8001098:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800109a:	4b0b      	ldr	r3, [pc, #44]	@ (80010c8 <MX_USART2_UART_Init+0x58>)
 800109c:	2200      	movs	r2, #0
 800109e:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80010a0:	4b09      	ldr	r3, [pc, #36]	@ (80010c8 <MX_USART2_UART_Init+0x58>)
 80010a2:	2200      	movs	r2, #0
 80010a4:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80010a6:	4b08      	ldr	r3, [pc, #32]	@ (80010c8 <MX_USART2_UART_Init+0x58>)
 80010a8:	2200      	movs	r2, #0
 80010aa:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80010ac:	4b06      	ldr	r3, [pc, #24]	@ (80010c8 <MX_USART2_UART_Init+0x58>)
 80010ae:	2200      	movs	r2, #0
 80010b0:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80010b2:	4805      	ldr	r0, [pc, #20]	@ (80010c8 <MX_USART2_UART_Init+0x58>)
 80010b4:	f004 f80e 	bl	80050d4 <HAL_UART_Init>
 80010b8:	4603      	mov	r3, r0
 80010ba:	2b00      	cmp	r3, #0
 80010bc:	d001      	beq.n	80010c2 <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 80010be:	f000 fce3 	bl	8001a88 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80010c2:	bf00      	nop
 80010c4:	bd80      	pop	{r7, pc}
 80010c6:	bf00      	nop
 80010c8:	2000037c 	.word	0x2000037c
 80010cc:	40004400 	.word	0x40004400

080010d0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80010d0:	b580      	push	{r7, lr}
 80010d2:	b08a      	sub	sp, #40	@ 0x28
 80010d4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80010d6:	f107 0314 	add.w	r3, r7, #20
 80010da:	2200      	movs	r2, #0
 80010dc:	601a      	str	r2, [r3, #0]
 80010de:	605a      	str	r2, [r3, #4]
 80010e0:	609a      	str	r2, [r3, #8]
 80010e2:	60da      	str	r2, [r3, #12]
 80010e4:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80010e6:	4b60      	ldr	r3, [pc, #384]	@ (8001268 <MX_GPIO_Init+0x198>)
 80010e8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80010ea:	4a5f      	ldr	r2, [pc, #380]	@ (8001268 <MX_GPIO_Init+0x198>)
 80010ec:	f043 0304 	orr.w	r3, r3, #4
 80010f0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80010f2:	4b5d      	ldr	r3, [pc, #372]	@ (8001268 <MX_GPIO_Init+0x198>)
 80010f4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80010f6:	f003 0304 	and.w	r3, r3, #4
 80010fa:	613b      	str	r3, [r7, #16]
 80010fc:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80010fe:	4b5a      	ldr	r3, [pc, #360]	@ (8001268 <MX_GPIO_Init+0x198>)
 8001100:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001102:	4a59      	ldr	r2, [pc, #356]	@ (8001268 <MX_GPIO_Init+0x198>)
 8001104:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001108:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800110a:	4b57      	ldr	r3, [pc, #348]	@ (8001268 <MX_GPIO_Init+0x198>)
 800110c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800110e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001112:	60fb      	str	r3, [r7, #12]
 8001114:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001116:	4b54      	ldr	r3, [pc, #336]	@ (8001268 <MX_GPIO_Init+0x198>)
 8001118:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800111a:	4a53      	ldr	r2, [pc, #332]	@ (8001268 <MX_GPIO_Init+0x198>)
 800111c:	f043 0301 	orr.w	r3, r3, #1
 8001120:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001122:	4b51      	ldr	r3, [pc, #324]	@ (8001268 <MX_GPIO_Init+0x198>)
 8001124:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001126:	f003 0301 	and.w	r3, r3, #1
 800112a:	60bb      	str	r3, [r7, #8]
 800112c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800112e:	4b4e      	ldr	r3, [pc, #312]	@ (8001268 <MX_GPIO_Init+0x198>)
 8001130:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001132:	4a4d      	ldr	r2, [pc, #308]	@ (8001268 <MX_GPIO_Init+0x198>)
 8001134:	f043 0302 	orr.w	r3, r3, #2
 8001138:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800113a:	4b4b      	ldr	r3, [pc, #300]	@ (8001268 <MX_GPIO_Init+0x198>)
 800113c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800113e:	f003 0302 	and.w	r3, r3, #2
 8001142:	607b      	str	r3, [r7, #4]
 8001144:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, M3_IN1_Pin|M3_IN2_Pin|M4_IN3_Pin|M4_IN4_Pin
 8001146:	2200      	movs	r2, #0
 8001148:	f240 31cf 	movw	r1, #975	@ 0x3cf
 800114c:	4847      	ldr	r0, [pc, #284]	@ (800126c <MX_GPIO_Init+0x19c>)
 800114e:	f001 fa39 	bl	80025c4 <HAL_GPIO_WritePin>
                          |M2_IN4_Pin|M2_IN3_Pin|M1_IN2_Pin|M1_IN1_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, SMPS_EN_Pin|SMPS_V1_Pin|SMPS_SW_Pin, GPIO_PIN_RESET);
 8001152:	2200      	movs	r2, #0
 8001154:	21b0      	movs	r1, #176	@ 0xb0
 8001156:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800115a:	f001 fa33 	bl	80025c4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LD4_Pin|HC_Trig_Pin, GPIO_PIN_RESET);
 800115e:	2200      	movs	r2, #0
 8001160:	f44f 5108 	mov.w	r1, #8704	@ 0x2200
 8001164:	4842      	ldr	r0, [pc, #264]	@ (8001270 <MX_GPIO_Init+0x1a0>)
 8001166:	f001 fa2d 	bl	80025c4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 800116a:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800116e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8001170:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 8001174:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001176:	2300      	movs	r3, #0
 8001178:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 800117a:	f107 0314 	add.w	r3, r7, #20
 800117e:	4619      	mov	r1, r3
 8001180:	483a      	ldr	r0, [pc, #232]	@ (800126c <MX_GPIO_Init+0x19c>)
 8001182:	f001 f88d 	bl	80022a0 <HAL_GPIO_Init>

  /*Configure GPIO pins : M3_IN1_Pin M3_IN2_Pin M4_IN3_Pin M4_IN4_Pin
                           M2_IN4_Pin M2_IN3_Pin M1_IN2_Pin M1_IN1_Pin */
  GPIO_InitStruct.Pin = M3_IN1_Pin|M3_IN2_Pin|M4_IN3_Pin|M4_IN4_Pin
 8001186:	f240 33cf 	movw	r3, #975	@ 0x3cf
 800118a:	617b      	str	r3, [r7, #20]
                          |M2_IN4_Pin|M2_IN3_Pin|M1_IN2_Pin|M1_IN1_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800118c:	2301      	movs	r3, #1
 800118e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001190:	2300      	movs	r3, #0
 8001192:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001194:	2300      	movs	r3, #0
 8001196:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001198:	f107 0314 	add.w	r3, r7, #20
 800119c:	4619      	mov	r1, r3
 800119e:	4833      	ldr	r0, [pc, #204]	@ (800126c <MX_GPIO_Init+0x19c>)
 80011a0:	f001 f87e 	bl	80022a0 <HAL_GPIO_Init>

  /*Configure GPIO pins : SMPS_EN_Pin SMPS_V1_Pin SMPS_SW_Pin */
  GPIO_InitStruct.Pin = SMPS_EN_Pin|SMPS_V1_Pin|SMPS_SW_Pin;
 80011a4:	23b0      	movs	r3, #176	@ 0xb0
 80011a6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80011a8:	2301      	movs	r3, #1
 80011aa:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011ac:	2300      	movs	r3, #0
 80011ae:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80011b0:	2300      	movs	r3, #0
 80011b2:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80011b4:	f107 0314 	add.w	r3, r7, #20
 80011b8:	4619      	mov	r1, r3
 80011ba:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80011be:	f001 f86f 	bl	80022a0 <HAL_GPIO_Init>

  /*Configure GPIO pin : SMPS_PG_Pin */
  GPIO_InitStruct.Pin = SMPS_PG_Pin;
 80011c2:	2340      	movs	r3, #64	@ 0x40
 80011c4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80011c6:	2300      	movs	r3, #0
 80011c8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80011ca:	2301      	movs	r3, #1
 80011cc:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(SMPS_PG_GPIO_Port, &GPIO_InitStruct);
 80011ce:	f107 0314 	add.w	r3, r7, #20
 80011d2:	4619      	mov	r1, r3
 80011d4:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80011d8:	f001 f862 	bl	80022a0 <HAL_GPIO_Init>

  /*Configure GPIO pins : M1_ENC_Pin M2_ENC_Pin M3_ENC_Pin M4_ENC_Pin */
  GPIO_InitStruct.Pin = M1_ENC_Pin|M2_ENC_Pin|M3_ENC_Pin|M4_ENC_Pin;
 80011dc:	f640 4306 	movw	r3, #3078	@ 0xc06
 80011e0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80011e2:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 80011e6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011e8:	2300      	movs	r3, #0
 80011ea:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80011ec:	f107 0314 	add.w	r3, r7, #20
 80011f0:	4619      	mov	r1, r3
 80011f2:	481f      	ldr	r0, [pc, #124]	@ (8001270 <MX_GPIO_Init+0x1a0>)
 80011f4:	f001 f854 	bl	80022a0 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD4_Pin HC_Trig_Pin */
  GPIO_InitStruct.Pin = LD4_Pin|HC_Trig_Pin;
 80011f8:	f44f 5308 	mov.w	r3, #8704	@ 0x2200
 80011fc:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80011fe:	2301      	movs	r3, #1
 8001200:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001202:	2300      	movs	r3, #0
 8001204:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001206:	2300      	movs	r3, #0
 8001208:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800120a:	f107 0314 	add.w	r3, r7, #20
 800120e:	4619      	mov	r1, r3
 8001210:	4817      	ldr	r0, [pc, #92]	@ (8001270 <MX_GPIO_Init+0x1a0>)
 8001212:	f001 f845 	bl	80022a0 <HAL_GPIO_Init>

  /*Configure GPIO pin : HC_Echo_Pin */
  GPIO_InitStruct.Pin = HC_Echo_Pin;
 8001216:	2310      	movs	r3, #16
 8001218:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800121a:	2300      	movs	r3, #0
 800121c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800121e:	2300      	movs	r3, #0
 8001220:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(HC_Echo_GPIO_Port, &GPIO_InitStruct);
 8001222:	f107 0314 	add.w	r3, r7, #20
 8001226:	4619      	mov	r1, r3
 8001228:	4811      	ldr	r0, [pc, #68]	@ (8001270 <MX_GPIO_Init+0x1a0>)
 800122a:	f001 f839 	bl	80022a0 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI1_IRQn, 10, 0);
 800122e:	2200      	movs	r2, #0
 8001230:	210a      	movs	r1, #10
 8001232:	2007      	movs	r0, #7
 8001234:	f000 ff88 	bl	8002148 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI1_IRQn);
 8001238:	2007      	movs	r0, #7
 800123a:	f000 ffa1 	bl	8002180 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI2_IRQn, 10, 0);
 800123e:	2200      	movs	r2, #0
 8001240:	210a      	movs	r1, #10
 8001242:	2008      	movs	r0, #8
 8001244:	f000 ff80 	bl	8002148 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI2_IRQn);
 8001248:	2008      	movs	r0, #8
 800124a:	f000 ff99 	bl	8002180 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 10, 0);
 800124e:	2200      	movs	r2, #0
 8001250:	210a      	movs	r1, #10
 8001252:	2028      	movs	r0, #40	@ 0x28
 8001254:	f000 ff78 	bl	8002148 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8001258:	2028      	movs	r0, #40	@ 0x28
 800125a:	f000 ff91 	bl	8002180 <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 800125e:	bf00      	nop
 8001260:	3728      	adds	r7, #40	@ 0x28
 8001262:	46bd      	mov	sp, r7
 8001264:	bd80      	pop	{r7, pc}
 8001266:	bf00      	nop
 8001268:	40021000 	.word	0x40021000
 800126c:	48000800 	.word	0x48000800
 8001270:	48000400 	.word	0x48000400

08001274 <InitializeMotorAtts>:
} MOTOR;

MOTOR M1, M2, M3, M4;

void InitializeMotorAtts()
{
 8001274:	b480      	push	{r7}
 8001276:	af00      	add	r7, sp, #0
	M1.MOTOR_PIN1 = M1_IN1_Pin;
 8001278:	4b38      	ldr	r3, [pc, #224]	@ (800135c <InitializeMotorAtts+0xe8>)
 800127a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800127e:	801a      	strh	r2, [r3, #0]
	M1.MOTOR_PIN2 = M1_IN2_Pin;
 8001280:	4b36      	ldr	r3, [pc, #216]	@ (800135c <InitializeMotorAtts+0xe8>)
 8001282:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8001286:	805a      	strh	r2, [r3, #2]
	M1.MOTOR_PIN_PORT = M1_IN1_GPIO_Port;
 8001288:	4b34      	ldr	r3, [pc, #208]	@ (800135c <InitializeMotorAtts+0xe8>)
 800128a:	4a35      	ldr	r2, [pc, #212]	@ (8001360 <InitializeMotorAtts+0xec>)
 800128c:	605a      	str	r2, [r3, #4]
	M1.MOTOR_PIN_ENC = M1_ENC_Pin;
 800128e:	4b33      	ldr	r3, [pc, #204]	@ (800135c <InitializeMotorAtts+0xe8>)
 8001290:	2202      	movs	r2, #2
 8001292:	811a      	strh	r2, [r3, #8]
	M1.MOTOR_PIN_ENC_PORT = M1_ENC_GPIO_Port;
 8001294:	4b31      	ldr	r3, [pc, #196]	@ (800135c <InitializeMotorAtts+0xe8>)
 8001296:	4a33      	ldr	r2, [pc, #204]	@ (8001364 <InitializeMotorAtts+0xf0>)
 8001298:	60da      	str	r2, [r3, #12]
	M1.MOTOR_PIN_PWM = M1_PWM_GEN_Pin;
 800129a:	4b30      	ldr	r3, [pc, #192]	@ (800135c <InitializeMotorAtts+0xe8>)
 800129c:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80012a0:	821a      	strh	r2, [r3, #16]
	M1.MOTOR_PIN_PWM_PORT = M1_PWM_GEN_GPIO_Port;
 80012a2:	4b2e      	ldr	r3, [pc, #184]	@ (800135c <InitializeMotorAtts+0xe8>)
 80012a4:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 80012a8:	615a      	str	r2, [r3, #20]
	M1.MOTOR_ROTATIONS = 0;
 80012aa:	4b2c      	ldr	r3, [pc, #176]	@ (800135c <InitializeMotorAtts+0xe8>)
 80012ac:	2200      	movs	r2, #0
 80012ae:	831a      	strh	r2, [r3, #24]

	M2.MOTOR_PIN1 = M2_IN3_Pin;
 80012b0:	4b2d      	ldr	r3, [pc, #180]	@ (8001368 <InitializeMotorAtts+0xf4>)
 80012b2:	2280      	movs	r2, #128	@ 0x80
 80012b4:	801a      	strh	r2, [r3, #0]
	M2.MOTOR_PIN2 = M2_IN4_Pin;
 80012b6:	4b2c      	ldr	r3, [pc, #176]	@ (8001368 <InitializeMotorAtts+0xf4>)
 80012b8:	2240      	movs	r2, #64	@ 0x40
 80012ba:	805a      	strh	r2, [r3, #2]
	M2.MOTOR_PIN_PORT = M2_IN3_GPIO_Port;
 80012bc:	4b2a      	ldr	r3, [pc, #168]	@ (8001368 <InitializeMotorAtts+0xf4>)
 80012be:	4a28      	ldr	r2, [pc, #160]	@ (8001360 <InitializeMotorAtts+0xec>)
 80012c0:	605a      	str	r2, [r3, #4]
	M2.MOTOR_PIN_ENC = M2_ENC_Pin;
 80012c2:	4b29      	ldr	r3, [pc, #164]	@ (8001368 <InitializeMotorAtts+0xf4>)
 80012c4:	2204      	movs	r2, #4
 80012c6:	811a      	strh	r2, [r3, #8]
	M2.MOTOR_PIN_ENC_PORT = M2_ENC_GPIO_Port;
 80012c8:	4b27      	ldr	r3, [pc, #156]	@ (8001368 <InitializeMotorAtts+0xf4>)
 80012ca:	4a26      	ldr	r2, [pc, #152]	@ (8001364 <InitializeMotorAtts+0xf0>)
 80012cc:	60da      	str	r2, [r3, #12]
	M2.MOTOR_PIN_PWM = M2_PWM_GEN_Pin;
 80012ce:	4b26      	ldr	r3, [pc, #152]	@ (8001368 <InitializeMotorAtts+0xf4>)
 80012d0:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80012d4:	821a      	strh	r2, [r3, #16]
	M2.MOTOR_PIN_PWM_PORT = M2_PWM_GEN_GPIO_Port;
 80012d6:	4b24      	ldr	r3, [pc, #144]	@ (8001368 <InitializeMotorAtts+0xf4>)
 80012d8:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 80012dc:	615a      	str	r2, [r3, #20]
	M2.MOTOR_ROTATIONS = 0;
 80012de:	4b22      	ldr	r3, [pc, #136]	@ (8001368 <InitializeMotorAtts+0xf4>)
 80012e0:	2200      	movs	r2, #0
 80012e2:	831a      	strh	r2, [r3, #24]

	M3.MOTOR_PIN1 = M3_IN1_Pin;
 80012e4:	4b21      	ldr	r3, [pc, #132]	@ (800136c <InitializeMotorAtts+0xf8>)
 80012e6:	2201      	movs	r2, #1
 80012e8:	801a      	strh	r2, [r3, #0]
	M3.MOTOR_PIN2 = M3_IN2_Pin;
 80012ea:	4b20      	ldr	r3, [pc, #128]	@ (800136c <InitializeMotorAtts+0xf8>)
 80012ec:	2202      	movs	r2, #2
 80012ee:	805a      	strh	r2, [r3, #2]
	M3.MOTOR_PIN_PORT = M3_IN1_GPIO_Port;
 80012f0:	4b1e      	ldr	r3, [pc, #120]	@ (800136c <InitializeMotorAtts+0xf8>)
 80012f2:	4a1b      	ldr	r2, [pc, #108]	@ (8001360 <InitializeMotorAtts+0xec>)
 80012f4:	605a      	str	r2, [r3, #4]
	M3.MOTOR_PIN_ENC = M3_ENC_Pin;
 80012f6:	4b1d      	ldr	r3, [pc, #116]	@ (800136c <InitializeMotorAtts+0xf8>)
 80012f8:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80012fc:	811a      	strh	r2, [r3, #8]
	M3.MOTOR_PIN_ENC_PORT = M3_ENC_GPIO_Port;
 80012fe:	4b1b      	ldr	r3, [pc, #108]	@ (800136c <InitializeMotorAtts+0xf8>)
 8001300:	4a18      	ldr	r2, [pc, #96]	@ (8001364 <InitializeMotorAtts+0xf0>)
 8001302:	60da      	str	r2, [r3, #12]
	M3.MOTOR_PIN_PWM = M3_PWM_GEN_Pin;
 8001304:	4b19      	ldr	r3, [pc, #100]	@ (800136c <InitializeMotorAtts+0xf8>)
 8001306:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800130a:	821a      	strh	r2, [r3, #16]
	M3.MOTOR_PIN_PWM_PORT = M3_PWM_GEN_GPIO_Port;
 800130c:	4b17      	ldr	r3, [pc, #92]	@ (800136c <InitializeMotorAtts+0xf8>)
 800130e:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 8001312:	615a      	str	r2, [r3, #20]
	M3.MOTOR_ROTATIONS = 0;
 8001314:	4b15      	ldr	r3, [pc, #84]	@ (800136c <InitializeMotorAtts+0xf8>)
 8001316:	2200      	movs	r2, #0
 8001318:	831a      	strh	r2, [r3, #24]

	M4.MOTOR_PIN1 = M4_IN3_Pin;
 800131a:	4b15      	ldr	r3, [pc, #84]	@ (8001370 <InitializeMotorAtts+0xfc>)
 800131c:	2204      	movs	r2, #4
 800131e:	801a      	strh	r2, [r3, #0]
	M4.MOTOR_PIN2 = M4_IN4_Pin;
 8001320:	4b13      	ldr	r3, [pc, #76]	@ (8001370 <InitializeMotorAtts+0xfc>)
 8001322:	2208      	movs	r2, #8
 8001324:	805a      	strh	r2, [r3, #2]
	M4.MOTOR_PIN_PORT = M4_IN3_GPIO_Port;
 8001326:	4b12      	ldr	r3, [pc, #72]	@ (8001370 <InitializeMotorAtts+0xfc>)
 8001328:	4a0d      	ldr	r2, [pc, #52]	@ (8001360 <InitializeMotorAtts+0xec>)
 800132a:	605a      	str	r2, [r3, #4]
	M4.MOTOR_PIN_ENC = M4_ENC_Pin;
 800132c:	4b10      	ldr	r3, [pc, #64]	@ (8001370 <InitializeMotorAtts+0xfc>)
 800132e:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8001332:	811a      	strh	r2, [r3, #8]
	M4.MOTOR_PIN_ENC_PORT = M4_ENC_GPIO_Port;
 8001334:	4b0e      	ldr	r3, [pc, #56]	@ (8001370 <InitializeMotorAtts+0xfc>)
 8001336:	4a0b      	ldr	r2, [pc, #44]	@ (8001364 <InitializeMotorAtts+0xf0>)
 8001338:	60da      	str	r2, [r3, #12]
	M4.MOTOR_PIN_PWM = M4_PWM_GEN_Pin;
 800133a:	4b0d      	ldr	r3, [pc, #52]	@ (8001370 <InitializeMotorAtts+0xfc>)
 800133c:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8001340:	821a      	strh	r2, [r3, #16]
	M4.MOTOR_PIN_PWM_PORT = M4_PWM_GEN_GPIO_Port;
 8001342:	4b0b      	ldr	r3, [pc, #44]	@ (8001370 <InitializeMotorAtts+0xfc>)
 8001344:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 8001348:	615a      	str	r2, [r3, #20]
	M4.MOTOR_ROTATIONS = 0;
 800134a:	4b09      	ldr	r3, [pc, #36]	@ (8001370 <InitializeMotorAtts+0xfc>)
 800134c:	2200      	movs	r2, #0
 800134e:	831a      	strh	r2, [r3, #24]
}
 8001350:	bf00      	nop
 8001352:	46bd      	mov	sp, r7
 8001354:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001358:	4770      	bx	lr
 800135a:	bf00      	nop
 800135c:	20000448 	.word	0x20000448
 8001360:	48000800 	.word	0x48000800
 8001364:	48000400 	.word	0x48000400
 8001368:	20000464 	.word	0x20000464
 800136c:	20000480 	.word	0x20000480
 8001370:	2000049c 	.word	0x2000049c

08001374 <HAL_GPIO_EXTI_Callback>:

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8001374:	b480      	push	{r7}
 8001376:	b083      	sub	sp, #12
 8001378:	af00      	add	r7, sp, #0
 800137a:	4603      	mov	r3, r0
 800137c:	80fb      	strh	r3, [r7, #6]
	if(GPIO_Pin == M1.MOTOR_PIN_ENC)
 800137e:	4b1a      	ldr	r3, [pc, #104]	@ (80013e8 <HAL_GPIO_EXTI_Callback+0x74>)
 8001380:	891b      	ldrh	r3, [r3, #8]
 8001382:	88fa      	ldrh	r2, [r7, #6]
 8001384:	429a      	cmp	r2, r3
 8001386:	d106      	bne.n	8001396 <HAL_GPIO_EXTI_Callback+0x22>
	{
		M1.MOTOR_ROTATIONS ++;
 8001388:	4b17      	ldr	r3, [pc, #92]	@ (80013e8 <HAL_GPIO_EXTI_Callback+0x74>)
 800138a:	8b1b      	ldrh	r3, [r3, #24]
 800138c:	3301      	adds	r3, #1
 800138e:	b29a      	uxth	r2, r3
 8001390:	4b15      	ldr	r3, [pc, #84]	@ (80013e8 <HAL_GPIO_EXTI_Callback+0x74>)
 8001392:	831a      	strh	r2, [r3, #24]
	}
	else if(GPIO_Pin == M4.MOTOR_PIN_ENC)
	{
		M4.MOTOR_ROTATIONS ++;
	}
}
 8001394:	e022      	b.n	80013dc <HAL_GPIO_EXTI_Callback+0x68>
	else if(GPIO_Pin == M2.MOTOR_PIN_ENC)
 8001396:	4b15      	ldr	r3, [pc, #84]	@ (80013ec <HAL_GPIO_EXTI_Callback+0x78>)
 8001398:	891b      	ldrh	r3, [r3, #8]
 800139a:	88fa      	ldrh	r2, [r7, #6]
 800139c:	429a      	cmp	r2, r3
 800139e:	d106      	bne.n	80013ae <HAL_GPIO_EXTI_Callback+0x3a>
		M2.MOTOR_ROTATIONS ++;
 80013a0:	4b12      	ldr	r3, [pc, #72]	@ (80013ec <HAL_GPIO_EXTI_Callback+0x78>)
 80013a2:	8b1b      	ldrh	r3, [r3, #24]
 80013a4:	3301      	adds	r3, #1
 80013a6:	b29a      	uxth	r2, r3
 80013a8:	4b10      	ldr	r3, [pc, #64]	@ (80013ec <HAL_GPIO_EXTI_Callback+0x78>)
 80013aa:	831a      	strh	r2, [r3, #24]
}
 80013ac:	e016      	b.n	80013dc <HAL_GPIO_EXTI_Callback+0x68>
	else if(GPIO_Pin == M3.MOTOR_PIN_ENC)
 80013ae:	4b10      	ldr	r3, [pc, #64]	@ (80013f0 <HAL_GPIO_EXTI_Callback+0x7c>)
 80013b0:	891b      	ldrh	r3, [r3, #8]
 80013b2:	88fa      	ldrh	r2, [r7, #6]
 80013b4:	429a      	cmp	r2, r3
 80013b6:	d106      	bne.n	80013c6 <HAL_GPIO_EXTI_Callback+0x52>
		M3.MOTOR_ROTATIONS ++;
 80013b8:	4b0d      	ldr	r3, [pc, #52]	@ (80013f0 <HAL_GPIO_EXTI_Callback+0x7c>)
 80013ba:	8b1b      	ldrh	r3, [r3, #24]
 80013bc:	3301      	adds	r3, #1
 80013be:	b29a      	uxth	r2, r3
 80013c0:	4b0b      	ldr	r3, [pc, #44]	@ (80013f0 <HAL_GPIO_EXTI_Callback+0x7c>)
 80013c2:	831a      	strh	r2, [r3, #24]
}
 80013c4:	e00a      	b.n	80013dc <HAL_GPIO_EXTI_Callback+0x68>
	else if(GPIO_Pin == M4.MOTOR_PIN_ENC)
 80013c6:	4b0b      	ldr	r3, [pc, #44]	@ (80013f4 <HAL_GPIO_EXTI_Callback+0x80>)
 80013c8:	891b      	ldrh	r3, [r3, #8]
 80013ca:	88fa      	ldrh	r2, [r7, #6]
 80013cc:	429a      	cmp	r2, r3
 80013ce:	d105      	bne.n	80013dc <HAL_GPIO_EXTI_Callback+0x68>
		M4.MOTOR_ROTATIONS ++;
 80013d0:	4b08      	ldr	r3, [pc, #32]	@ (80013f4 <HAL_GPIO_EXTI_Callback+0x80>)
 80013d2:	8b1b      	ldrh	r3, [r3, #24]
 80013d4:	3301      	adds	r3, #1
 80013d6:	b29a      	uxth	r2, r3
 80013d8:	4b06      	ldr	r3, [pc, #24]	@ (80013f4 <HAL_GPIO_EXTI_Callback+0x80>)
 80013da:	831a      	strh	r2, [r3, #24]
}
 80013dc:	bf00      	nop
 80013de:	370c      	adds	r7, #12
 80013e0:	46bd      	mov	sp, r7
 80013e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013e6:	4770      	bx	lr
 80013e8:	20000448 	.word	0x20000448
 80013ec:	20000464 	.word	0x20000464
 80013f0:	20000480 	.word	0x20000480
 80013f4:	2000049c 	.word	0x2000049c

080013f8 <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 80013f8:	b580      	push	{r7, lr}
 80013fa:	b084      	sub	sp, #16
 80013fc:	af00      	add	r7, sp, #0
 80013fe:	6078      	str	r0, [r7, #4]
  if (huart->Instance == UART4)
 8001400:	687b      	ldr	r3, [r7, #4]
 8001402:	681b      	ldr	r3, [r3, #0]
 8001404:	4a9b      	ldr	r2, [pc, #620]	@ (8001674 <HAL_UART_RxCpltCallback+0x27c>)
 8001406:	4293      	cmp	r3, r2
 8001408:	f040 818e 	bne.w	8001728 <HAL_UART_RxCpltCallback+0x330>
  {
    HAL_UART_Receive_IT(&huart4, &message, 1);
 800140c:	2201      	movs	r2, #1
 800140e:	499a      	ldr	r1, [pc, #616]	@ (8001678 <HAL_UART_RxCpltCallback+0x280>)
 8001410:	489a      	ldr	r0, [pc, #616]	@ (800167c <HAL_UART_RxCpltCallback+0x284>)
 8001412:	f003 ff51 	bl	80052b8 <HAL_UART_Receive_IT>
    HAL_GPIO_TogglePin(LD4_GPIO_Port, LD4_Pin);
 8001416:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 800141a:	4899      	ldr	r0, [pc, #612]	@ (8001680 <HAL_UART_RxCpltCallback+0x288>)
 800141c:	f001 f8ea 	bl	80025f4 <HAL_GPIO_TogglePin>

    uint8_t PWM_DC_VAL = 0 |
    		(message & (1 << 1)) |
			(message & (1 << 2)) |
 8001420:	4b95      	ldr	r3, [pc, #596]	@ (8001678 <HAL_UART_RxCpltCallback+0x280>)
 8001422:	781b      	ldrb	r3, [r3, #0]
    uint8_t PWM_DC_VAL = 0 |
 8001424:	f003 030e 	and.w	r3, r3, #14
 8001428:	73fb      	strb	r3, [r7, #15]
			(message & (1 << 3));
    PWM_DC_VAL = PWM_DC_VAL >> 1;
 800142a:	7bfb      	ldrb	r3, [r7, #15]
 800142c:	085b      	lsrs	r3, r3, #1
 800142e:	73fb      	strb	r3, [r7, #15]
    switch(PWM_DC_VAL) {
 8001430:	7bfb      	ldrb	r3, [r7, #15]
 8001432:	2b04      	cmp	r3, #4
 8001434:	d871      	bhi.n	800151a <HAL_UART_RxCpltCallback+0x122>
 8001436:	a201      	add	r2, pc, #4	@ (adr r2, 800143c <HAL_UART_RxCpltCallback+0x44>)
 8001438:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800143c:	08001451 	.word	0x08001451
 8001440:	08001473 	.word	0x08001473
 8001444:	0800149d 	.word	0x0800149d
 8001448:	080014c7 	.word	0x080014c7
 800144c:	080014f1 	.word	0x080014f1
		case 0:
			__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1, 0);
 8001450:	4b8c      	ldr	r3, [pc, #560]	@ (8001684 <HAL_UART_RxCpltCallback+0x28c>)
 8001452:	681b      	ldr	r3, [r3, #0]
 8001454:	2200      	movs	r2, #0
 8001456:	635a      	str	r2, [r3, #52]	@ 0x34
			__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_2, 0);
 8001458:	4b8a      	ldr	r3, [pc, #552]	@ (8001684 <HAL_UART_RxCpltCallback+0x28c>)
 800145a:	681b      	ldr	r3, [r3, #0]
 800145c:	2200      	movs	r2, #0
 800145e:	639a      	str	r2, [r3, #56]	@ 0x38
			__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_3, 0);
 8001460:	4b88      	ldr	r3, [pc, #544]	@ (8001684 <HAL_UART_RxCpltCallback+0x28c>)
 8001462:	681b      	ldr	r3, [r3, #0]
 8001464:	2200      	movs	r2, #0
 8001466:	63da      	str	r2, [r3, #60]	@ 0x3c
			__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_4, 0);
 8001468:	4b86      	ldr	r3, [pc, #536]	@ (8001684 <HAL_UART_RxCpltCallback+0x28c>)
 800146a:	681b      	ldr	r3, [r3, #0]
 800146c:	2200      	movs	r2, #0
 800146e:	641a      	str	r2, [r3, #64]	@ 0x40
			break;
 8001470:	e054      	b.n	800151c <HAL_UART_RxCpltCallback+0x124>
    	case 1:
    		__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1, (uint16_t) 65535 * 0.4);
 8001472:	4b84      	ldr	r3, [pc, #528]	@ (8001684 <HAL_UART_RxCpltCallback+0x28c>)
 8001474:	681b      	ldr	r3, [r3, #0]
 8001476:	f246 6266 	movw	r2, #26214	@ 0x6666
 800147a:	635a      	str	r2, [r3, #52]	@ 0x34
			__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_2, (uint16_t) 65535 * 0.4);
 800147c:	4b81      	ldr	r3, [pc, #516]	@ (8001684 <HAL_UART_RxCpltCallback+0x28c>)
 800147e:	681b      	ldr	r3, [r3, #0]
 8001480:	f246 6266 	movw	r2, #26214	@ 0x6666
 8001484:	639a      	str	r2, [r3, #56]	@ 0x38
			__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_3, (uint16_t) 65535 * 0.4);
 8001486:	4b7f      	ldr	r3, [pc, #508]	@ (8001684 <HAL_UART_RxCpltCallback+0x28c>)
 8001488:	681b      	ldr	r3, [r3, #0]
 800148a:	f246 6266 	movw	r2, #26214	@ 0x6666
 800148e:	63da      	str	r2, [r3, #60]	@ 0x3c
			__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_4, (uint16_t) 65535 * 0.4);
 8001490:	4b7c      	ldr	r3, [pc, #496]	@ (8001684 <HAL_UART_RxCpltCallback+0x28c>)
 8001492:	681b      	ldr	r3, [r3, #0]
 8001494:	f246 6266 	movw	r2, #26214	@ 0x6666
 8001498:	641a      	str	r2, [r3, #64]	@ 0x40
			break;
 800149a:	e03f      	b.n	800151c <HAL_UART_RxCpltCallback+0x124>
    	case 2:
			__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1, (uint16_t) 65535 * 0.6);
 800149c:	4b79      	ldr	r3, [pc, #484]	@ (8001684 <HAL_UART_RxCpltCallback+0x28c>)
 800149e:	681b      	ldr	r3, [r3, #0]
 80014a0:	f649 1299 	movw	r2, #39321	@ 0x9999
 80014a4:	635a      	str	r2, [r3, #52]	@ 0x34
			__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_2, (uint16_t) 65535 * 0.6);
 80014a6:	4b77      	ldr	r3, [pc, #476]	@ (8001684 <HAL_UART_RxCpltCallback+0x28c>)
 80014a8:	681b      	ldr	r3, [r3, #0]
 80014aa:	f649 1299 	movw	r2, #39321	@ 0x9999
 80014ae:	639a      	str	r2, [r3, #56]	@ 0x38
			__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_3, (uint16_t) 65535 * 0.6);
 80014b0:	4b74      	ldr	r3, [pc, #464]	@ (8001684 <HAL_UART_RxCpltCallback+0x28c>)
 80014b2:	681b      	ldr	r3, [r3, #0]
 80014b4:	f649 1299 	movw	r2, #39321	@ 0x9999
 80014b8:	63da      	str	r2, [r3, #60]	@ 0x3c
			__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_4, (uint16_t) 65535 * 0.6);
 80014ba:	4b72      	ldr	r3, [pc, #456]	@ (8001684 <HAL_UART_RxCpltCallback+0x28c>)
 80014bc:	681b      	ldr	r3, [r3, #0]
 80014be:	f649 1299 	movw	r2, #39321	@ 0x9999
 80014c2:	641a      	str	r2, [r3, #64]	@ 0x40
			break;
 80014c4:	e02a      	b.n	800151c <HAL_UART_RxCpltCallback+0x124>
    	case 3:
			__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1, (uint16_t) 65535 * 0.8);
 80014c6:	4b6f      	ldr	r3, [pc, #444]	@ (8001684 <HAL_UART_RxCpltCallback+0x28c>)
 80014c8:	681b      	ldr	r3, [r3, #0]
 80014ca:	f64c 42cc 	movw	r2, #52428	@ 0xcccc
 80014ce:	635a      	str	r2, [r3, #52]	@ 0x34
			__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_2, (uint16_t) 65535 * 0.8);
 80014d0:	4b6c      	ldr	r3, [pc, #432]	@ (8001684 <HAL_UART_RxCpltCallback+0x28c>)
 80014d2:	681b      	ldr	r3, [r3, #0]
 80014d4:	f64c 42cc 	movw	r2, #52428	@ 0xcccc
 80014d8:	639a      	str	r2, [r3, #56]	@ 0x38
			__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_3, (uint16_t) 65535 * 0.8);
 80014da:	4b6a      	ldr	r3, [pc, #424]	@ (8001684 <HAL_UART_RxCpltCallback+0x28c>)
 80014dc:	681b      	ldr	r3, [r3, #0]
 80014de:	f64c 42cc 	movw	r2, #52428	@ 0xcccc
 80014e2:	63da      	str	r2, [r3, #60]	@ 0x3c
			__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_4, (uint16_t) 65535 * 0.8);
 80014e4:	4b67      	ldr	r3, [pc, #412]	@ (8001684 <HAL_UART_RxCpltCallback+0x28c>)
 80014e6:	681b      	ldr	r3, [r3, #0]
 80014e8:	f64c 42cc 	movw	r2, #52428	@ 0xcccc
 80014ec:	641a      	str	r2, [r3, #64]	@ 0x40
			break;
 80014ee:	e015      	b.n	800151c <HAL_UART_RxCpltCallback+0x124>
    	case 4:
    		__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1, 65535);
 80014f0:	4b64      	ldr	r3, [pc, #400]	@ (8001684 <HAL_UART_RxCpltCallback+0x28c>)
 80014f2:	681b      	ldr	r3, [r3, #0]
 80014f4:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80014f8:	635a      	str	r2, [r3, #52]	@ 0x34
    		__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_2, 65535);
 80014fa:	4b62      	ldr	r3, [pc, #392]	@ (8001684 <HAL_UART_RxCpltCallback+0x28c>)
 80014fc:	681b      	ldr	r3, [r3, #0]
 80014fe:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001502:	639a      	str	r2, [r3, #56]	@ 0x38
    		__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_3, 65535);
 8001504:	4b5f      	ldr	r3, [pc, #380]	@ (8001684 <HAL_UART_RxCpltCallback+0x28c>)
 8001506:	681b      	ldr	r3, [r3, #0]
 8001508:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800150c:	63da      	str	r2, [r3, #60]	@ 0x3c
    		__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_4, 65535);
 800150e:	4b5d      	ldr	r3, [pc, #372]	@ (8001684 <HAL_UART_RxCpltCallback+0x28c>)
 8001510:	681b      	ldr	r3, [r3, #0]
 8001512:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001516:	641a      	str	r2, [r3, #64]	@ 0x40
    		break;
 8001518:	e000      	b.n	800151c <HAL_UART_RxCpltCallback+0x124>
    	default: break;
 800151a:	bf00      	nop
    }

    uint8_t MOVE_FORWARD = !(message & (1 << 0));
 800151c:	4b56      	ldr	r3, [pc, #344]	@ (8001678 <HAL_UART_RxCpltCallback+0x280>)
 800151e:	781b      	ldrb	r3, [r3, #0]
 8001520:	f003 0301 	and.w	r3, r3, #1
 8001524:	2b00      	cmp	r3, #0
 8001526:	bf0c      	ite	eq
 8001528:	2301      	moveq	r3, #1
 800152a:	2300      	movne	r3, #0
 800152c:	b2db      	uxtb	r3, r3
 800152e:	73bb      	strb	r3, [r7, #14]

    if (message & (1 << 4)) {
 8001530:	4b51      	ldr	r3, [pc, #324]	@ (8001678 <HAL_UART_RxCpltCallback+0x280>)
 8001532:	781b      	ldrb	r3, [r3, #0]
 8001534:	f003 0310 	and.w	r3, r3, #16
 8001538:	2b00      	cmp	r3, #0
 800153a:	d024      	beq.n	8001586 <HAL_UART_RxCpltCallback+0x18e>
    	if (MOVE_FORWARD) {
 800153c:	7bbb      	ldrb	r3, [r7, #14]
 800153e:	2b00      	cmp	r3, #0
 8001540:	d010      	beq.n	8001564 <HAL_UART_RxCpltCallback+0x16c>
    		HAL_GPIO_WritePin(M1.MOTOR_PIN_PORT, M1.MOTOR_PIN1, GPIO_PIN_RESET);
 8001542:	4b51      	ldr	r3, [pc, #324]	@ (8001688 <HAL_UART_RxCpltCallback+0x290>)
 8001544:	685b      	ldr	r3, [r3, #4]
 8001546:	4a50      	ldr	r2, [pc, #320]	@ (8001688 <HAL_UART_RxCpltCallback+0x290>)
 8001548:	8811      	ldrh	r1, [r2, #0]
 800154a:	2200      	movs	r2, #0
 800154c:	4618      	mov	r0, r3
 800154e:	f001 f839 	bl	80025c4 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(M1.MOTOR_PIN_PORT, M1.MOTOR_PIN2, GPIO_PIN_SET);
 8001552:	4b4d      	ldr	r3, [pc, #308]	@ (8001688 <HAL_UART_RxCpltCallback+0x290>)
 8001554:	685b      	ldr	r3, [r3, #4]
 8001556:	4a4c      	ldr	r2, [pc, #304]	@ (8001688 <HAL_UART_RxCpltCallback+0x290>)
 8001558:	8851      	ldrh	r1, [r2, #2]
 800155a:	2201      	movs	r2, #1
 800155c:	4618      	mov	r0, r3
 800155e:	f001 f831 	bl	80025c4 <HAL_GPIO_WritePin>
 8001562:	e020      	b.n	80015a6 <HAL_UART_RxCpltCallback+0x1ae>
    	}
    	else {
    		HAL_GPIO_WritePin(M1.MOTOR_PIN_PORT, M1.MOTOR_PIN1, GPIO_PIN_SET);
 8001564:	4b48      	ldr	r3, [pc, #288]	@ (8001688 <HAL_UART_RxCpltCallback+0x290>)
 8001566:	685b      	ldr	r3, [r3, #4]
 8001568:	4a47      	ldr	r2, [pc, #284]	@ (8001688 <HAL_UART_RxCpltCallback+0x290>)
 800156a:	8811      	ldrh	r1, [r2, #0]
 800156c:	2201      	movs	r2, #1
 800156e:	4618      	mov	r0, r3
 8001570:	f001 f828 	bl	80025c4 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(M1.MOTOR_PIN_PORT, M1.MOTOR_PIN2, GPIO_PIN_RESET);
 8001574:	4b44      	ldr	r3, [pc, #272]	@ (8001688 <HAL_UART_RxCpltCallback+0x290>)
 8001576:	685b      	ldr	r3, [r3, #4]
 8001578:	4a43      	ldr	r2, [pc, #268]	@ (8001688 <HAL_UART_RxCpltCallback+0x290>)
 800157a:	8851      	ldrh	r1, [r2, #2]
 800157c:	2200      	movs	r2, #0
 800157e:	4618      	mov	r0, r3
 8001580:	f001 f820 	bl	80025c4 <HAL_GPIO_WritePin>
 8001584:	e00f      	b.n	80015a6 <HAL_UART_RxCpltCallback+0x1ae>
    	}
    }
    else {
    	HAL_GPIO_WritePin(M1.MOTOR_PIN_PORT, M1.MOTOR_PIN1, GPIO_PIN_RESET);
 8001586:	4b40      	ldr	r3, [pc, #256]	@ (8001688 <HAL_UART_RxCpltCallback+0x290>)
 8001588:	685b      	ldr	r3, [r3, #4]
 800158a:	4a3f      	ldr	r2, [pc, #252]	@ (8001688 <HAL_UART_RxCpltCallback+0x290>)
 800158c:	8811      	ldrh	r1, [r2, #0]
 800158e:	2200      	movs	r2, #0
 8001590:	4618      	mov	r0, r3
 8001592:	f001 f817 	bl	80025c4 <HAL_GPIO_WritePin>
    	HAL_GPIO_WritePin(M1.MOTOR_PIN_PORT, M1.MOTOR_PIN2, GPIO_PIN_RESET);
 8001596:	4b3c      	ldr	r3, [pc, #240]	@ (8001688 <HAL_UART_RxCpltCallback+0x290>)
 8001598:	685b      	ldr	r3, [r3, #4]
 800159a:	4a3b      	ldr	r2, [pc, #236]	@ (8001688 <HAL_UART_RxCpltCallback+0x290>)
 800159c:	8851      	ldrh	r1, [r2, #2]
 800159e:	2200      	movs	r2, #0
 80015a0:	4618      	mov	r0, r3
 80015a2:	f001 f80f 	bl	80025c4 <HAL_GPIO_WritePin>
    }

    if (message & (1 << 5)) {
 80015a6:	4b34      	ldr	r3, [pc, #208]	@ (8001678 <HAL_UART_RxCpltCallback+0x280>)
 80015a8:	781b      	ldrb	r3, [r3, #0]
 80015aa:	f003 0320 	and.w	r3, r3, #32
 80015ae:	2b00      	cmp	r3, #0
 80015b0:	d024      	beq.n	80015fc <HAL_UART_RxCpltCallback+0x204>
		if (MOVE_FORWARD) {
 80015b2:	7bbb      	ldrb	r3, [r7, #14]
 80015b4:	2b00      	cmp	r3, #0
 80015b6:	d010      	beq.n	80015da <HAL_UART_RxCpltCallback+0x1e2>
			HAL_GPIO_WritePin(M2.MOTOR_PIN_PORT, M2.MOTOR_PIN1, GPIO_PIN_RESET);
 80015b8:	4b34      	ldr	r3, [pc, #208]	@ (800168c <HAL_UART_RxCpltCallback+0x294>)
 80015ba:	685b      	ldr	r3, [r3, #4]
 80015bc:	4a33      	ldr	r2, [pc, #204]	@ (800168c <HAL_UART_RxCpltCallback+0x294>)
 80015be:	8811      	ldrh	r1, [r2, #0]
 80015c0:	2200      	movs	r2, #0
 80015c2:	4618      	mov	r0, r3
 80015c4:	f000 fffe 	bl	80025c4 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(M2.MOTOR_PIN_PORT, M2.MOTOR_PIN2, GPIO_PIN_SET);
 80015c8:	4b30      	ldr	r3, [pc, #192]	@ (800168c <HAL_UART_RxCpltCallback+0x294>)
 80015ca:	685b      	ldr	r3, [r3, #4]
 80015cc:	4a2f      	ldr	r2, [pc, #188]	@ (800168c <HAL_UART_RxCpltCallback+0x294>)
 80015ce:	8851      	ldrh	r1, [r2, #2]
 80015d0:	2201      	movs	r2, #1
 80015d2:	4618      	mov	r0, r3
 80015d4:	f000 fff6 	bl	80025c4 <HAL_GPIO_WritePin>
 80015d8:	e020      	b.n	800161c <HAL_UART_RxCpltCallback+0x224>
		}
		else {
			HAL_GPIO_WritePin(M2.MOTOR_PIN_PORT, M2.MOTOR_PIN1, GPIO_PIN_SET);
 80015da:	4b2c      	ldr	r3, [pc, #176]	@ (800168c <HAL_UART_RxCpltCallback+0x294>)
 80015dc:	685b      	ldr	r3, [r3, #4]
 80015de:	4a2b      	ldr	r2, [pc, #172]	@ (800168c <HAL_UART_RxCpltCallback+0x294>)
 80015e0:	8811      	ldrh	r1, [r2, #0]
 80015e2:	2201      	movs	r2, #1
 80015e4:	4618      	mov	r0, r3
 80015e6:	f000 ffed 	bl	80025c4 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(M2.MOTOR_PIN_PORT, M2.MOTOR_PIN2, GPIO_PIN_RESET);
 80015ea:	4b28      	ldr	r3, [pc, #160]	@ (800168c <HAL_UART_RxCpltCallback+0x294>)
 80015ec:	685b      	ldr	r3, [r3, #4]
 80015ee:	4a27      	ldr	r2, [pc, #156]	@ (800168c <HAL_UART_RxCpltCallback+0x294>)
 80015f0:	8851      	ldrh	r1, [r2, #2]
 80015f2:	2200      	movs	r2, #0
 80015f4:	4618      	mov	r0, r3
 80015f6:	f000 ffe5 	bl	80025c4 <HAL_GPIO_WritePin>
 80015fa:	e00f      	b.n	800161c <HAL_UART_RxCpltCallback+0x224>
		}
	}
	else {
		HAL_GPIO_WritePin(M2.MOTOR_PIN_PORT, M2.MOTOR_PIN1, GPIO_PIN_RESET);
 80015fc:	4b23      	ldr	r3, [pc, #140]	@ (800168c <HAL_UART_RxCpltCallback+0x294>)
 80015fe:	685b      	ldr	r3, [r3, #4]
 8001600:	4a22      	ldr	r2, [pc, #136]	@ (800168c <HAL_UART_RxCpltCallback+0x294>)
 8001602:	8811      	ldrh	r1, [r2, #0]
 8001604:	2200      	movs	r2, #0
 8001606:	4618      	mov	r0, r3
 8001608:	f000 ffdc 	bl	80025c4 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(M2.MOTOR_PIN_PORT, M2.MOTOR_PIN2, GPIO_PIN_RESET);
 800160c:	4b1f      	ldr	r3, [pc, #124]	@ (800168c <HAL_UART_RxCpltCallback+0x294>)
 800160e:	685b      	ldr	r3, [r3, #4]
 8001610:	4a1e      	ldr	r2, [pc, #120]	@ (800168c <HAL_UART_RxCpltCallback+0x294>)
 8001612:	8851      	ldrh	r1, [r2, #2]
 8001614:	2200      	movs	r2, #0
 8001616:	4618      	mov	r0, r3
 8001618:	f000 ffd4 	bl	80025c4 <HAL_GPIO_WritePin>
	}

	if (message & (1 << 6)) {
 800161c:	4b16      	ldr	r3, [pc, #88]	@ (8001678 <HAL_UART_RxCpltCallback+0x280>)
 800161e:	781b      	ldrb	r3, [r3, #0]
 8001620:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001624:	2b00      	cmp	r3, #0
 8001626:	d035      	beq.n	8001694 <HAL_UART_RxCpltCallback+0x29c>
		if (MOVE_FORWARD) {
 8001628:	7bbb      	ldrb	r3, [r7, #14]
 800162a:	2b00      	cmp	r3, #0
 800162c:	d010      	beq.n	8001650 <HAL_UART_RxCpltCallback+0x258>
			HAL_GPIO_WritePin(M3.MOTOR_PIN_PORT, M3.MOTOR_PIN1, GPIO_PIN_RESET);
 800162e:	4b18      	ldr	r3, [pc, #96]	@ (8001690 <HAL_UART_RxCpltCallback+0x298>)
 8001630:	685b      	ldr	r3, [r3, #4]
 8001632:	4a17      	ldr	r2, [pc, #92]	@ (8001690 <HAL_UART_RxCpltCallback+0x298>)
 8001634:	8811      	ldrh	r1, [r2, #0]
 8001636:	2200      	movs	r2, #0
 8001638:	4618      	mov	r0, r3
 800163a:	f000 ffc3 	bl	80025c4 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(M3.MOTOR_PIN_PORT, M3.MOTOR_PIN2, GPIO_PIN_SET);
 800163e:	4b14      	ldr	r3, [pc, #80]	@ (8001690 <HAL_UART_RxCpltCallback+0x298>)
 8001640:	685b      	ldr	r3, [r3, #4]
 8001642:	4a13      	ldr	r2, [pc, #76]	@ (8001690 <HAL_UART_RxCpltCallback+0x298>)
 8001644:	8851      	ldrh	r1, [r2, #2]
 8001646:	2201      	movs	r2, #1
 8001648:	4618      	mov	r0, r3
 800164a:	f000 ffbb 	bl	80025c4 <HAL_GPIO_WritePin>
 800164e:	e031      	b.n	80016b4 <HAL_UART_RxCpltCallback+0x2bc>
		}
		else {
			HAL_GPIO_WritePin(M3.MOTOR_PIN_PORT, M3.MOTOR_PIN1, GPIO_PIN_SET);
 8001650:	4b0f      	ldr	r3, [pc, #60]	@ (8001690 <HAL_UART_RxCpltCallback+0x298>)
 8001652:	685b      	ldr	r3, [r3, #4]
 8001654:	4a0e      	ldr	r2, [pc, #56]	@ (8001690 <HAL_UART_RxCpltCallback+0x298>)
 8001656:	8811      	ldrh	r1, [r2, #0]
 8001658:	2201      	movs	r2, #1
 800165a:	4618      	mov	r0, r3
 800165c:	f000 ffb2 	bl	80025c4 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(M3.MOTOR_PIN_PORT, M3.MOTOR_PIN2, GPIO_PIN_RESET);
 8001660:	4b0b      	ldr	r3, [pc, #44]	@ (8001690 <HAL_UART_RxCpltCallback+0x298>)
 8001662:	685b      	ldr	r3, [r3, #4]
 8001664:	4a0a      	ldr	r2, [pc, #40]	@ (8001690 <HAL_UART_RxCpltCallback+0x298>)
 8001666:	8851      	ldrh	r1, [r2, #2]
 8001668:	2200      	movs	r2, #0
 800166a:	4618      	mov	r0, r3
 800166c:	f000 ffaa 	bl	80025c4 <HAL_GPIO_WritePin>
 8001670:	e020      	b.n	80016b4 <HAL_UART_RxCpltCallback+0x2bc>
 8001672:	bf00      	nop
 8001674:	40004c00 	.word	0x40004c00
 8001678:	20000444 	.word	0x20000444
 800167c:	200002c4 	.word	0x200002c4
 8001680:	48000400 	.word	0x48000400
 8001684:	20000090 	.word	0x20000090
 8001688:	20000448 	.word	0x20000448
 800168c:	20000464 	.word	0x20000464
 8001690:	20000480 	.word	0x20000480
		}
	}
	else {
		HAL_GPIO_WritePin(M3.MOTOR_PIN_PORT, M3.MOTOR_PIN1, GPIO_PIN_RESET);
 8001694:	4b26      	ldr	r3, [pc, #152]	@ (8001730 <HAL_UART_RxCpltCallback+0x338>)
 8001696:	685b      	ldr	r3, [r3, #4]
 8001698:	4a25      	ldr	r2, [pc, #148]	@ (8001730 <HAL_UART_RxCpltCallback+0x338>)
 800169a:	8811      	ldrh	r1, [r2, #0]
 800169c:	2200      	movs	r2, #0
 800169e:	4618      	mov	r0, r3
 80016a0:	f000 ff90 	bl	80025c4 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(M3.MOTOR_PIN_PORT, M3.MOTOR_PIN2, GPIO_PIN_RESET);
 80016a4:	4b22      	ldr	r3, [pc, #136]	@ (8001730 <HAL_UART_RxCpltCallback+0x338>)
 80016a6:	685b      	ldr	r3, [r3, #4]
 80016a8:	4a21      	ldr	r2, [pc, #132]	@ (8001730 <HAL_UART_RxCpltCallback+0x338>)
 80016aa:	8851      	ldrh	r1, [r2, #2]
 80016ac:	2200      	movs	r2, #0
 80016ae:	4618      	mov	r0, r3
 80016b0:	f000 ff88 	bl	80025c4 <HAL_GPIO_WritePin>
	}

	if (message & (1 << 7)) {
 80016b4:	4b1f      	ldr	r3, [pc, #124]	@ (8001734 <HAL_UART_RxCpltCallback+0x33c>)
 80016b6:	781b      	ldrb	r3, [r3, #0]
 80016b8:	b25b      	sxtb	r3, r3
 80016ba:	2b00      	cmp	r3, #0
 80016bc:	da24      	bge.n	8001708 <HAL_UART_RxCpltCallback+0x310>
		if (MOVE_FORWARD) {
 80016be:	7bbb      	ldrb	r3, [r7, #14]
 80016c0:	2b00      	cmp	r3, #0
 80016c2:	d010      	beq.n	80016e6 <HAL_UART_RxCpltCallback+0x2ee>
			HAL_GPIO_WritePin(M4.MOTOR_PIN_PORT, M4.MOTOR_PIN1, GPIO_PIN_RESET);
 80016c4:	4b1c      	ldr	r3, [pc, #112]	@ (8001738 <HAL_UART_RxCpltCallback+0x340>)
 80016c6:	685b      	ldr	r3, [r3, #4]
 80016c8:	4a1b      	ldr	r2, [pc, #108]	@ (8001738 <HAL_UART_RxCpltCallback+0x340>)
 80016ca:	8811      	ldrh	r1, [r2, #0]
 80016cc:	2200      	movs	r2, #0
 80016ce:	4618      	mov	r0, r3
 80016d0:	f000 ff78 	bl	80025c4 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(M4.MOTOR_PIN_PORT, M4.MOTOR_PIN2, GPIO_PIN_SET);
 80016d4:	4b18      	ldr	r3, [pc, #96]	@ (8001738 <HAL_UART_RxCpltCallback+0x340>)
 80016d6:	685b      	ldr	r3, [r3, #4]
 80016d8:	4a17      	ldr	r2, [pc, #92]	@ (8001738 <HAL_UART_RxCpltCallback+0x340>)
 80016da:	8851      	ldrh	r1, [r2, #2]
 80016dc:	2201      	movs	r2, #1
 80016de:	4618      	mov	r0, r3
 80016e0:	f000 ff70 	bl	80025c4 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(M4.MOTOR_PIN_PORT, M4.MOTOR_PIN1, GPIO_PIN_RESET);
		HAL_GPIO_WritePin(M4.MOTOR_PIN_PORT, M4.MOTOR_PIN2, GPIO_PIN_RESET);
	}

}
}
 80016e4:	e020      	b.n	8001728 <HAL_UART_RxCpltCallback+0x330>
			HAL_GPIO_WritePin(M4.MOTOR_PIN_PORT, M4.MOTOR_PIN1, GPIO_PIN_SET);
 80016e6:	4b14      	ldr	r3, [pc, #80]	@ (8001738 <HAL_UART_RxCpltCallback+0x340>)
 80016e8:	685b      	ldr	r3, [r3, #4]
 80016ea:	4a13      	ldr	r2, [pc, #76]	@ (8001738 <HAL_UART_RxCpltCallback+0x340>)
 80016ec:	8811      	ldrh	r1, [r2, #0]
 80016ee:	2201      	movs	r2, #1
 80016f0:	4618      	mov	r0, r3
 80016f2:	f000 ff67 	bl	80025c4 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(M4.MOTOR_PIN_PORT, M4.MOTOR_PIN2, GPIO_PIN_RESET);
 80016f6:	4b10      	ldr	r3, [pc, #64]	@ (8001738 <HAL_UART_RxCpltCallback+0x340>)
 80016f8:	685b      	ldr	r3, [r3, #4]
 80016fa:	4a0f      	ldr	r2, [pc, #60]	@ (8001738 <HAL_UART_RxCpltCallback+0x340>)
 80016fc:	8851      	ldrh	r1, [r2, #2]
 80016fe:	2200      	movs	r2, #0
 8001700:	4618      	mov	r0, r3
 8001702:	f000 ff5f 	bl	80025c4 <HAL_GPIO_WritePin>
}
 8001706:	e00f      	b.n	8001728 <HAL_UART_RxCpltCallback+0x330>
		HAL_GPIO_WritePin(M4.MOTOR_PIN_PORT, M4.MOTOR_PIN1, GPIO_PIN_RESET);
 8001708:	4b0b      	ldr	r3, [pc, #44]	@ (8001738 <HAL_UART_RxCpltCallback+0x340>)
 800170a:	685b      	ldr	r3, [r3, #4]
 800170c:	4a0a      	ldr	r2, [pc, #40]	@ (8001738 <HAL_UART_RxCpltCallback+0x340>)
 800170e:	8811      	ldrh	r1, [r2, #0]
 8001710:	2200      	movs	r2, #0
 8001712:	4618      	mov	r0, r3
 8001714:	f000 ff56 	bl	80025c4 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(M4.MOTOR_PIN_PORT, M4.MOTOR_PIN2, GPIO_PIN_RESET);
 8001718:	4b07      	ldr	r3, [pc, #28]	@ (8001738 <HAL_UART_RxCpltCallback+0x340>)
 800171a:	685b      	ldr	r3, [r3, #4]
 800171c:	4a06      	ldr	r2, [pc, #24]	@ (8001738 <HAL_UART_RxCpltCallback+0x340>)
 800171e:	8851      	ldrh	r1, [r2, #2]
 8001720:	2200      	movs	r2, #0
 8001722:	4618      	mov	r0, r3
 8001724:	f000 ff4e 	bl	80025c4 <HAL_GPIO_WritePin>
}
 8001728:	bf00      	nop
 800172a:	3710      	adds	r7, #16
 800172c:	46bd      	mov	sp, r7
 800172e:	bd80      	pop	{r7, pc}
 8001730:	20000480 	.word	0x20000480
 8001734:	20000444 	.word	0x20000444
 8001738:	2000049c 	.word	0x2000049c

0800173c <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void *argument)
{
 800173c:	b580      	push	{r7, lr}
 800173e:	b084      	sub	sp, #16
 8001740:	af00      	add	r7, sp, #0
 8001742:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */

	HAL_UART_Receive_IT(&huart4, &message, 1);
 8001744:	2201      	movs	r2, #1
 8001746:	4921      	ldr	r1, [pc, #132]	@ (80017cc <StartDefaultTask+0x90>)
 8001748:	4821      	ldr	r0, [pc, #132]	@ (80017d0 <StartDefaultTask+0x94>)
 800174a:	f003 fdb5 	bl	80052b8 <HAL_UART_Receive_IT>
  	__HAL_RCC_TIM2_CLK_ENABLE();
 800174e:	4b21      	ldr	r3, [pc, #132]	@ (80017d4 <StartDefaultTask+0x98>)
 8001750:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001752:	4a20      	ldr	r2, [pc, #128]	@ (80017d4 <StartDefaultTask+0x98>)
 8001754:	f043 0301 	orr.w	r3, r3, #1
 8001758:	6593      	str	r3, [r2, #88]	@ 0x58
 800175a:	4b1e      	ldr	r3, [pc, #120]	@ (80017d4 <StartDefaultTask+0x98>)
 800175c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800175e:	f003 0301 	and.w	r3, r3, #1
 8001762:	60bb      	str	r3, [r7, #8]
 8001764:	68bb      	ldr	r3, [r7, #8]
  	HAL_TIM_Base_Start(&htim2);
 8001766:	481c      	ldr	r0, [pc, #112]	@ (80017d8 <StartDefaultTask+0x9c>)
 8001768:	f002 fa06 	bl	8003b78 <HAL_TIM_Base_Start>
	HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 800176c:	2100      	movs	r1, #0
 800176e:	481b      	ldr	r0, [pc, #108]	@ (80017dc <StartDefaultTask+0xa0>)
 8001770:	f002 fb20 	bl	8003db4 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_2);
 8001774:	2104      	movs	r1, #4
 8001776:	4819      	ldr	r0, [pc, #100]	@ (80017dc <StartDefaultTask+0xa0>)
 8001778:	f002 fb1c 	bl	8003db4 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_3);
 800177c:	2108      	movs	r1, #8
 800177e:	4817      	ldr	r0, [pc, #92]	@ (80017dc <StartDefaultTask+0xa0>)
 8001780:	f002 fb18 	bl	8003db4 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_4);
 8001784:	210c      	movs	r1, #12
 8001786:	4815      	ldr	r0, [pc, #84]	@ (80017dc <StartDefaultTask+0xa0>)
 8001788:	f002 fb14 	bl	8003db4 <HAL_TIM_PWM_Start>
	InitializeMotorAtts();
 800178c:	f7ff fd72 	bl	8001274 <InitializeMotorAtts>
	uint32_t cnt;

  /* Infinite loop */
	  for(;;)
	  {
		  cnt = __HAL_TIM_GET_COUNTER(&htim2);
 8001790:	4b11      	ldr	r3, [pc, #68]	@ (80017d8 <StartDefaultTask+0x9c>)
 8001792:	681b      	ldr	r3, [r3, #0]
 8001794:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001796:	60fb      	str	r3, [r7, #12]

		  if(cnt >= 999)
 8001798:	68fb      	ldr	r3, [r7, #12]
 800179a:	f240 32e6 	movw	r2, #998	@ 0x3e6
 800179e:	4293      	cmp	r3, r2
 80017a0:	d910      	bls.n	80017c4 <StartDefaultTask+0x88>
		  {
			  HAL_GPIO_TogglePin(LD4_GPIO_Port, LD4_Pin);
 80017a2:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80017a6:	480e      	ldr	r0, [pc, #56]	@ (80017e0 <StartDefaultTask+0xa4>)
 80017a8:	f000 ff24 	bl	80025f4 <HAL_GPIO_TogglePin>
			  M1.MOTOR_ROTATIONS = 0;
 80017ac:	4b0d      	ldr	r3, [pc, #52]	@ (80017e4 <StartDefaultTask+0xa8>)
 80017ae:	2200      	movs	r2, #0
 80017b0:	831a      	strh	r2, [r3, #24]
			  M2.MOTOR_ROTATIONS = 0;
 80017b2:	4b0d      	ldr	r3, [pc, #52]	@ (80017e8 <StartDefaultTask+0xac>)
 80017b4:	2200      	movs	r2, #0
 80017b6:	831a      	strh	r2, [r3, #24]
			  M3.MOTOR_ROTATIONS = 0;
 80017b8:	4b0c      	ldr	r3, [pc, #48]	@ (80017ec <StartDefaultTask+0xb0>)
 80017ba:	2200      	movs	r2, #0
 80017bc:	831a      	strh	r2, [r3, #24]
			  M4.MOTOR_ROTATIONS = 0;
 80017be:	4b0c      	ldr	r3, [pc, #48]	@ (80017f0 <StartDefaultTask+0xb4>)
 80017c0:	2200      	movs	r2, #0
 80017c2:	831a      	strh	r2, [r3, #24]
		  }

		  osDelay(1);
 80017c4:	2001      	movs	r0, #1
 80017c6:	f005 f9fd 	bl	8006bc4 <osDelay>
		  cnt = __HAL_TIM_GET_COUNTER(&htim2);
 80017ca:	e7e1      	b.n	8001790 <StartDefaultTask+0x54>
 80017cc:	20000444 	.word	0x20000444
 80017d0:	200002c4 	.word	0x200002c4
 80017d4:	40021000 	.word	0x40021000
 80017d8:	2000014c 	.word	0x2000014c
 80017dc:	20000090 	.word	0x20000090
 80017e0:	48000400 	.word	0x48000400
 80017e4:	20000448 	.word	0x20000448
 80017e8:	20000464 	.word	0x20000464
 80017ec:	20000480 	.word	0x20000480
 80017f0:	2000049c 	.word	0x2000049c

080017f4 <TransmitTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_TransmitTask */
void TransmitTask(void *argument)
{
 80017f4:	b580      	push	{r7, lr}
 80017f6:	b08a      	sub	sp, #40	@ 0x28
 80017f8:	af00      	add	r7, sp, #0
 80017fa:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN TransmitTask */
  /* Infinite loop */
	for(;;)
	{
		uint32_t flags = osEventFlagsGet(distanceFlagHandle);
 80017fc:	4b3b      	ldr	r3, [pc, #236]	@ (80018ec <TransmitTask+0xf8>)
 80017fe:	681b      	ldr	r3, [r3, #0]
 8001800:	4618      	mov	r0, r3
 8001802:	f005 faac 	bl	8006d5e <osEventFlagsGet>
 8001806:	6278      	str	r0, [r7, #36]	@ 0x24

		if(flags & DISTANCE_TOO_CLOSE)
 8001808:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800180a:	f003 0301 	and.w	r3, r3, #1
 800180e:	2b00      	cmp	r3, #0
 8001810:	d01b      	beq.n	800184a <TransmitTask+0x56>
		{
			char msg[] = "too close\n";
 8001812:	4a37      	ldr	r2, [pc, #220]	@ (80018f0 <TransmitTask+0xfc>)
 8001814:	f107 0318 	add.w	r3, r7, #24
 8001818:	ca07      	ldmia	r2, {r0, r1, r2}
 800181a:	c303      	stmia	r3!, {r0, r1}
 800181c:	801a      	strh	r2, [r3, #0]
 800181e:	3302      	adds	r3, #2
 8001820:	0c12      	lsrs	r2, r2, #16
 8001822:	701a      	strb	r2, [r3, #0]
			HAL_UART_Transmit(&huart4, (uint8_t*)msg, strlen(msg), 10);
 8001824:	f107 0318 	add.w	r3, r7, #24
 8001828:	4618      	mov	r0, r3
 800182a:	f7fe fcd9 	bl	80001e0 <strlen>
 800182e:	4603      	mov	r3, r0
 8001830:	b29a      	uxth	r2, r3
 8001832:	f107 0118 	add.w	r1, r7, #24
 8001836:	230a      	movs	r3, #10
 8001838:	482e      	ldr	r0, [pc, #184]	@ (80018f4 <TransmitTask+0x100>)
 800183a:	f003 fca9 	bl	8005190 <HAL_UART_Transmit>
			HAL_GPIO_TogglePin(LD4_GPIO_Port, LD4_Pin);
 800183e:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001842:	482d      	ldr	r0, [pc, #180]	@ (80018f8 <TransmitTask+0x104>)
 8001844:	f000 fed6 	bl	80025f4 <HAL_GPIO_TogglePin>
 8001848:	e04c      	b.n	80018e4 <TransmitTask+0xf0>
		}
		else {
			char msg1[] = "start\n";
 800184a:	4a2c      	ldr	r2, [pc, #176]	@ (80018fc <TransmitTask+0x108>)
 800184c:	f107 0310 	add.w	r3, r7, #16
 8001850:	e892 0003 	ldmia.w	r2, {r0, r1}
 8001854:	6018      	str	r0, [r3, #0]
 8001856:	3304      	adds	r3, #4
 8001858:	8019      	strh	r1, [r3, #0]
 800185a:	3302      	adds	r3, #2
 800185c:	0c0a      	lsrs	r2, r1, #16
 800185e:	701a      	strb	r2, [r3, #0]
			HAL_UART_Transmit(&huart4, (uint8_t*)msg1, strlen(msg1), 10);
 8001860:	f107 0310 	add.w	r3, r7, #16
 8001864:	4618      	mov	r0, r3
 8001866:	f7fe fcbb 	bl	80001e0 <strlen>
 800186a:	4603      	mov	r3, r0
 800186c:	b29a      	uxth	r2, r3
 800186e:	f107 0110 	add.w	r1, r7, #16
 8001872:	230a      	movs	r3, #10
 8001874:	481f      	ldr	r0, [pc, #124]	@ (80018f4 <TransmitTask+0x100>)
 8001876:	f003 fc8b 	bl	8005190 <HAL_UART_Transmit>
			HAL_UART_Transmit(&huart4, &M1.MOTOR_ROTATIONS, sizeof(uint16_t), 10);
 800187a:	230a      	movs	r3, #10
 800187c:	2202      	movs	r2, #2
 800187e:	4920      	ldr	r1, [pc, #128]	@ (8001900 <TransmitTask+0x10c>)
 8001880:	481c      	ldr	r0, [pc, #112]	@ (80018f4 <TransmitTask+0x100>)
 8001882:	f003 fc85 	bl	8005190 <HAL_UART_Transmit>
			HAL_UART_Transmit(&huart4, &M2.MOTOR_ROTATIONS, sizeof(uint16_t), 10);
 8001886:	230a      	movs	r3, #10
 8001888:	2202      	movs	r2, #2
 800188a:	491e      	ldr	r1, [pc, #120]	@ (8001904 <TransmitTask+0x110>)
 800188c:	4819      	ldr	r0, [pc, #100]	@ (80018f4 <TransmitTask+0x100>)
 800188e:	f003 fc7f 	bl	8005190 <HAL_UART_Transmit>
			HAL_UART_Transmit(&huart4, &M3.MOTOR_ROTATIONS, sizeof(uint16_t), 10);
 8001892:	230a      	movs	r3, #10
 8001894:	2202      	movs	r2, #2
 8001896:	491c      	ldr	r1, [pc, #112]	@ (8001908 <TransmitTask+0x114>)
 8001898:	4816      	ldr	r0, [pc, #88]	@ (80018f4 <TransmitTask+0x100>)
 800189a:	f003 fc79 	bl	8005190 <HAL_UART_Transmit>
			HAL_UART_Transmit(&huart4, &M4.MOTOR_ROTATIONS, sizeof(uint16_t), 10);
 800189e:	230a      	movs	r3, #10
 80018a0:	2202      	movs	r2, #2
 80018a2:	491a      	ldr	r1, [pc, #104]	@ (800190c <TransmitTask+0x118>)
 80018a4:	4813      	ldr	r0, [pc, #76]	@ (80018f4 <TransmitTask+0x100>)
 80018a6:	f003 fc73 	bl	8005190 <HAL_UART_Transmit>
			char msg2[] = "start\n";
 80018aa:	4a14      	ldr	r2, [pc, #80]	@ (80018fc <TransmitTask+0x108>)
 80018ac:	f107 0308 	add.w	r3, r7, #8
 80018b0:	e892 0003 	ldmia.w	r2, {r0, r1}
 80018b4:	6018      	str	r0, [r3, #0]
 80018b6:	3304      	adds	r3, #4
 80018b8:	8019      	strh	r1, [r3, #0]
 80018ba:	3302      	adds	r3, #2
 80018bc:	0c0a      	lsrs	r2, r1, #16
 80018be:	701a      	strb	r2, [r3, #0]
			HAL_UART_Transmit(&huart4, (uint8_t*)msg2, strlen(msg2), 10);
 80018c0:	f107 0308 	add.w	r3, r7, #8
 80018c4:	4618      	mov	r0, r3
 80018c6:	f7fe fc8b 	bl	80001e0 <strlen>
 80018ca:	4603      	mov	r3, r0
 80018cc:	b29a      	uxth	r2, r3
 80018ce:	f107 0108 	add.w	r1, r7, #8
 80018d2:	230a      	movs	r3, #10
 80018d4:	4807      	ldr	r0, [pc, #28]	@ (80018f4 <TransmitTask+0x100>)
 80018d6:	f003 fc5b 	bl	8005190 <HAL_UART_Transmit>
			HAL_GPIO_TogglePin(LD4_GPIO_Port, LD4_Pin);
 80018da:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80018de:	4806      	ldr	r0, [pc, #24]	@ (80018f8 <TransmitTask+0x104>)
 80018e0:	f000 fe88 	bl	80025f4 <HAL_GPIO_TogglePin>
		}

		osDelay(100);
 80018e4:	2064      	movs	r0, #100	@ 0x64
 80018e6:	f005 f96d 	bl	8006bc4 <osDelay>
	{
 80018ea:	e787      	b.n	80017fc <TransmitTask+0x8>
 80018ec:	20000440 	.word	0x20000440
 80018f0:	08009d4c 	.word	0x08009d4c
 80018f4:	200002c4 	.word	0x200002c4
 80018f8:	48000400 	.word	0x48000400
 80018fc:	08009d58 	.word	0x08009d58
 8001900:	20000460 	.word	0x20000460
 8001904:	2000047c 	.word	0x2000047c
 8001908:	20000498 	.word	0x20000498
 800190c:	200004b4 	.word	0x200004b4

08001910 <ReadDistanceTask>:

HC_04 sensor = {HC_Echo_Pin, HC_Echo_GPIO_Port, HC_Trig_Pin, HC_Trig_GPIO_Port, 0};

/* USER CODE END Header_ReadDistanceTask */
void ReadDistanceTask(void *argument)
{
 8001910:	b580      	push	{r7, lr}
 8001912:	b086      	sub	sp, #24
 8001914:	af00      	add	r7, sp, #0
 8001916:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN ReadDistanceTask */
	uint32_t cnt;
	__HAL_RCC_TIM3_CLK_ENABLE();
 8001918:	4b4d      	ldr	r3, [pc, #308]	@ (8001a50 <ReadDistanceTask+0x140>)
 800191a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800191c:	4a4c      	ldr	r2, [pc, #304]	@ (8001a50 <ReadDistanceTask+0x140>)
 800191e:	f043 0302 	orr.w	r3, r3, #2
 8001922:	6593      	str	r3, [r2, #88]	@ 0x58
 8001924:	4b4a      	ldr	r3, [pc, #296]	@ (8001a50 <ReadDistanceTask+0x140>)
 8001926:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001928:	f003 0302 	and.w	r3, r3, #2
 800192c:	60fb      	str	r3, [r7, #12]
 800192e:	68fb      	ldr	r3, [r7, #12]
	HAL_TIM_Base_Start(&htim3);
 8001930:	4848      	ldr	r0, [pc, #288]	@ (8001a54 <ReadDistanceTask+0x144>)
 8001932:	f002 f921 	bl	8003b78 <HAL_TIM_Base_Start>
  /* Infinite loop */
	for(;;)
	{
		HAL_GPIO_WritePin(sensor.Trig_Pin_PORT, sensor.Trig_Pin, GPIO_PIN_RESET);
 8001936:	4b48      	ldr	r3, [pc, #288]	@ (8001a58 <ReadDistanceTask+0x148>)
 8001938:	68db      	ldr	r3, [r3, #12]
 800193a:	4a47      	ldr	r2, [pc, #284]	@ (8001a58 <ReadDistanceTask+0x148>)
 800193c:	8911      	ldrh	r1, [r2, #8]
 800193e:	2200      	movs	r2, #0
 8001940:	4618      	mov	r0, r3
 8001942:	f000 fe3f 	bl	80025c4 <HAL_GPIO_WritePin>
		osDelay(2);
 8001946:	2002      	movs	r0, #2
 8001948:	f005 f93c 	bl	8006bc4 <osDelay>
		HAL_GPIO_WritePin(sensor.Trig_Pin_PORT, sensor.Trig_Pin, GPIO_PIN_SET);
 800194c:	4b42      	ldr	r3, [pc, #264]	@ (8001a58 <ReadDistanceTask+0x148>)
 800194e:	68db      	ldr	r3, [r3, #12]
 8001950:	4a41      	ldr	r2, [pc, #260]	@ (8001a58 <ReadDistanceTask+0x148>)
 8001952:	8911      	ldrh	r1, [r2, #8]
 8001954:	2201      	movs	r2, #1
 8001956:	4618      	mov	r0, r3
 8001958:	f000 fe34 	bl	80025c4 <HAL_GPIO_WritePin>
		osDelay(10);
 800195c:	200a      	movs	r0, #10
 800195e:	f005 f931 	bl	8006bc4 <osDelay>
		HAL_GPIO_WritePin(sensor.Trig_Pin_PORT, sensor.Trig_Pin, GPIO_PIN_RESET);
 8001962:	4b3d      	ldr	r3, [pc, #244]	@ (8001a58 <ReadDistanceTask+0x148>)
 8001964:	68db      	ldr	r3, [r3, #12]
 8001966:	4a3c      	ldr	r2, [pc, #240]	@ (8001a58 <ReadDistanceTask+0x148>)
 8001968:	8911      	ldrh	r1, [r2, #8]
 800196a:	2200      	movs	r2, #0
 800196c:	4618      	mov	r0, r3
 800196e:	f000 fe29 	bl	80025c4 <HAL_GPIO_WritePin>
		__HAL_TIM_SET_COUNTER(&htim3, 0);
 8001972:	4b38      	ldr	r3, [pc, #224]	@ (8001a54 <ReadDistanceTask+0x144>)
 8001974:	681b      	ldr	r3, [r3, #0]
 8001976:	2200      	movs	r2, #0
 8001978:	625a      	str	r2, [r3, #36]	@ 0x24

		uint32_t t0 = __HAL_TIM_GET_COUNTER(&htim3);
 800197a:	4b36      	ldr	r3, [pc, #216]	@ (8001a54 <ReadDistanceTask+0x144>)
 800197c:	681b      	ldr	r3, [r3, #0]
 800197e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001980:	617b      	str	r3, [r7, #20]
		while(HAL_GPIO_ReadPin(sensor.Echo_Pin_PORT, sensor.Echo_Pin) == GPIO_PIN_RESET)
 8001982:	e008      	b.n	8001996 <ReadDistanceTask+0x86>
		{
			if((__HAL_TIM_GET_COUNTER(&htim3) - t0) > 30000)
 8001984:	4b33      	ldr	r3, [pc, #204]	@ (8001a54 <ReadDistanceTask+0x144>)
 8001986:	681b      	ldr	r3, [r3, #0]
 8001988:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800198a:	697b      	ldr	r3, [r7, #20]
 800198c:	1ad3      	subs	r3, r2, r3
 800198e:	f247 5230 	movw	r2, #30000	@ 0x7530
 8001992:	4293      	cmp	r3, r2
 8001994:	d852      	bhi.n	8001a3c <ReadDistanceTask+0x12c>
		while(HAL_GPIO_ReadPin(sensor.Echo_Pin_PORT, sensor.Echo_Pin) == GPIO_PIN_RESET)
 8001996:	4b30      	ldr	r3, [pc, #192]	@ (8001a58 <ReadDistanceTask+0x148>)
 8001998:	685b      	ldr	r3, [r3, #4]
 800199a:	4a2f      	ldr	r2, [pc, #188]	@ (8001a58 <ReadDistanceTask+0x148>)
 800199c:	8812      	ldrh	r2, [r2, #0]
 800199e:	4611      	mov	r1, r2
 80019a0:	4618      	mov	r0, r3
 80019a2:	f000 fdf7 	bl	8002594 <HAL_GPIO_ReadPin>
 80019a6:	4603      	mov	r3, r0
 80019a8:	2b00      	cmp	r3, #0
 80019aa:	d0eb      	beq.n	8001984 <ReadDistanceTask+0x74>
				goto end;
		}

		__HAL_TIM_SET_COUNTER(&htim3, 0);
 80019ac:	4b29      	ldr	r3, [pc, #164]	@ (8001a54 <ReadDistanceTask+0x144>)
 80019ae:	681b      	ldr	r3, [r3, #0]
 80019b0:	2200      	movs	r2, #0
 80019b2:	625a      	str	r2, [r3, #36]	@ 0x24
		while(HAL_GPIO_ReadPin(sensor.Echo_Pin_PORT, sensor.Echo_Pin) == GPIO_PIN_SET);
 80019b4:	bf00      	nop
 80019b6:	4b28      	ldr	r3, [pc, #160]	@ (8001a58 <ReadDistanceTask+0x148>)
 80019b8:	685b      	ldr	r3, [r3, #4]
 80019ba:	4a27      	ldr	r2, [pc, #156]	@ (8001a58 <ReadDistanceTask+0x148>)
 80019bc:	8812      	ldrh	r2, [r2, #0]
 80019be:	4611      	mov	r1, r2
 80019c0:	4618      	mov	r0, r3
 80019c2:	f000 fde7 	bl	8002594 <HAL_GPIO_ReadPin>
 80019c6:	4603      	mov	r3, r0
 80019c8:	2b01      	cmp	r3, #1
 80019ca:	d0f4      	beq.n	80019b6 <ReadDistanceTask+0xa6>

		cnt = __HAL_TIM_GET_COUNTER(&htim3);
 80019cc:	4b21      	ldr	r3, [pc, #132]	@ (8001a54 <ReadDistanceTask+0x144>)
 80019ce:	681b      	ldr	r3, [r3, #0]
 80019d0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80019d2:	613b      	str	r3, [r7, #16]
		sensor.LAST_DISTANCE_MEASURED = CONVERT_TO_DISTANCE(cnt);
 80019d4:	6938      	ldr	r0, [r7, #16]
 80019d6:	f7fe fe77 	bl	80006c8 <__aeabi_ui2d>
 80019da:	a31b      	add	r3, pc, #108	@ (adr r3, 8001a48 <ReadDistanceTask+0x138>)
 80019dc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80019e0:	f7fe fc06 	bl	80001f0 <__aeabi_dmul>
 80019e4:	4602      	mov	r2, r0
 80019e6:	460b      	mov	r3, r1
 80019e8:	4610      	mov	r0, r2
 80019ea:	4619      	mov	r1, r3
 80019ec:	f7fe fee6 	bl	80007bc <__aeabi_d2f>
 80019f0:	ee06 0a90 	vmov	s13, r0
 80019f4:	eeb0 7a00 	vmov.f32	s14, #0	@ 0x40000000  2.0
 80019f8:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80019fc:	4b16      	ldr	r3, [pc, #88]	@ (8001a58 <ReadDistanceTask+0x148>)
 80019fe:	edc3 7a04 	vstr	s15, [r3, #16]

		if(sensor.LAST_DISTANCE_MEASURED < 20)
 8001a02:	4b15      	ldr	r3, [pc, #84]	@ (8001a58 <ReadDistanceTask+0x148>)
 8001a04:	edd3 7a04 	vldr	s15, [r3, #16]
 8001a08:	eeb3 7a04 	vmov.f32	s14, #52	@ 0x41a00000  20.0
 8001a0c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001a10:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001a14:	d506      	bpl.n	8001a24 <ReadDistanceTask+0x114>
		{
			osEventFlagsSet(distanceFlagHandle, DISTANCE_TOO_CLOSE);
 8001a16:	4b11      	ldr	r3, [pc, #68]	@ (8001a5c <ReadDistanceTask+0x14c>)
 8001a18:	681b      	ldr	r3, [r3, #0]
 8001a1a:	2101      	movs	r1, #1
 8001a1c:	4618      	mov	r0, r3
 8001a1e:	f005 f92b 	bl	8006c78 <osEventFlagsSet>
 8001a22:	e005      	b.n	8001a30 <ReadDistanceTask+0x120>
		}
		else
		{
			osEventFlagsClear(distanceFlagHandle, DISTANCE_TOO_CLOSE);
 8001a24:	4b0d      	ldr	r3, [pc, #52]	@ (8001a5c <ReadDistanceTask+0x14c>)
 8001a26:	681b      	ldr	r3, [r3, #0]
 8001a28:	2101      	movs	r1, #1
 8001a2a:	4618      	mov	r0, r3
 8001a2c:	f005 f966 	bl	8006cfc <osEventFlagsClear>
		}

		HAL_GPIO_TogglePin(LD4_GPIO_Port, LD4_Pin);
 8001a30:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001a34:	480a      	ldr	r0, [pc, #40]	@ (8001a60 <ReadDistanceTask+0x150>)
 8001a36:	f000 fddd 	bl	80025f4 <HAL_GPIO_TogglePin>
 8001a3a:	e000      	b.n	8001a3e <ReadDistanceTask+0x12e>
				goto end;
 8001a3c:	bf00      	nop

		end:
			osDelay(60);
 8001a3e:	203c      	movs	r0, #60	@ 0x3c
 8001a40:	f005 f8c0 	bl	8006bc4 <osDelay>
	{
 8001a44:	e777      	b.n	8001936 <ReadDistanceTask+0x26>
 8001a46:	bf00      	nop
 8001a48:	04816f00 	.word	0x04816f00
 8001a4c:	3fa18fc5 	.word	0x3fa18fc5
 8001a50:	40021000 	.word	0x40021000
 8001a54:	20000208 	.word	0x20000208
 8001a58:	20000000 	.word	0x20000000
 8001a5c:	20000440 	.word	0x20000440
 8001a60:	48000400 	.word	0x48000400

08001a64 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001a64:	b580      	push	{r7, lr}
 8001a66:	b082      	sub	sp, #8
 8001a68:	af00      	add	r7, sp, #0
 8001a6a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6)
 8001a6c:	687b      	ldr	r3, [r7, #4]
 8001a6e:	681b      	ldr	r3, [r3, #0]
 8001a70:	4a04      	ldr	r2, [pc, #16]	@ (8001a84 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8001a72:	4293      	cmp	r3, r2
 8001a74:	d101      	bne.n	8001a7a <HAL_TIM_PeriodElapsedCallback+0x16>
  {
    HAL_IncTick();
 8001a76:	f000 fa8f 	bl	8001f98 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8001a7a:	bf00      	nop
 8001a7c:	3708      	adds	r7, #8
 8001a7e:	46bd      	mov	sp, r7
 8001a80:	bd80      	pop	{r7, pc}
 8001a82:	bf00      	nop
 8001a84:	40001000 	.word	0x40001000

08001a88 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001a88:	b480      	push	{r7}
 8001a8a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001a8c:	b672      	cpsid	i
}
 8001a8e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001a90:	bf00      	nop
 8001a92:	e7fd      	b.n	8001a90 <Error_Handler+0x8>

08001a94 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001a94:	b580      	push	{r7, lr}
 8001a96:	b082      	sub	sp, #8
 8001a98:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001a9a:	4b11      	ldr	r3, [pc, #68]	@ (8001ae0 <HAL_MspInit+0x4c>)
 8001a9c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001a9e:	4a10      	ldr	r2, [pc, #64]	@ (8001ae0 <HAL_MspInit+0x4c>)
 8001aa0:	f043 0301 	orr.w	r3, r3, #1
 8001aa4:	6613      	str	r3, [r2, #96]	@ 0x60
 8001aa6:	4b0e      	ldr	r3, [pc, #56]	@ (8001ae0 <HAL_MspInit+0x4c>)
 8001aa8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001aaa:	f003 0301 	and.w	r3, r3, #1
 8001aae:	607b      	str	r3, [r7, #4]
 8001ab0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001ab2:	4b0b      	ldr	r3, [pc, #44]	@ (8001ae0 <HAL_MspInit+0x4c>)
 8001ab4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001ab6:	4a0a      	ldr	r2, [pc, #40]	@ (8001ae0 <HAL_MspInit+0x4c>)
 8001ab8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001abc:	6593      	str	r3, [r2, #88]	@ 0x58
 8001abe:	4b08      	ldr	r3, [pc, #32]	@ (8001ae0 <HAL_MspInit+0x4c>)
 8001ac0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001ac2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001ac6:	603b      	str	r3, [r7, #0]
 8001ac8:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8001aca:	2200      	movs	r2, #0
 8001acc:	210f      	movs	r1, #15
 8001ace:	f06f 0001 	mvn.w	r0, #1
 8001ad2:	f000 fb39 	bl	8002148 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001ad6:	bf00      	nop
 8001ad8:	3708      	adds	r7, #8
 8001ada:	46bd      	mov	sp, r7
 8001adc:	bd80      	pop	{r7, pc}
 8001ade:	bf00      	nop
 8001ae0:	40021000 	.word	0x40021000

08001ae4 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001ae4:	b580      	push	{r7, lr}
 8001ae6:	b086      	sub	sp, #24
 8001ae8:	af00      	add	r7, sp, #0
 8001aea:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 8001aec:	687b      	ldr	r3, [r7, #4]
 8001aee:	681b      	ldr	r3, [r3, #0]
 8001af0:	4a1f      	ldr	r2, [pc, #124]	@ (8001b70 <HAL_TIM_Base_MspInit+0x8c>)
 8001af2:	4293      	cmp	r3, r2
 8001af4:	d114      	bne.n	8001b20 <HAL_TIM_Base_MspInit+0x3c>
  {
    /* USER CODE BEGIN TIM1_MspInit 0 */

    /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8001af6:	4b1f      	ldr	r3, [pc, #124]	@ (8001b74 <HAL_TIM_Base_MspInit+0x90>)
 8001af8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001afa:	4a1e      	ldr	r2, [pc, #120]	@ (8001b74 <HAL_TIM_Base_MspInit+0x90>)
 8001afc:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8001b00:	6613      	str	r3, [r2, #96]	@ 0x60
 8001b02:	4b1c      	ldr	r3, [pc, #112]	@ (8001b74 <HAL_TIM_Base_MspInit+0x90>)
 8001b04:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001b06:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8001b0a:	617b      	str	r3, [r7, #20]
 8001b0c:	697b      	ldr	r3, [r7, #20]
    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_CC_IRQn, 5, 0);
 8001b0e:	2200      	movs	r2, #0
 8001b10:	2105      	movs	r1, #5
 8001b12:	201b      	movs	r0, #27
 8001b14:	f000 fb18 	bl	8002148 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_CC_IRQn);
 8001b18:	201b      	movs	r0, #27
 8001b1a:	f000 fb31 	bl	8002180 <HAL_NVIC_EnableIRQ>
    /* USER CODE BEGIN TIM3_MspInit 1 */

    /* USER CODE END TIM3_MspInit 1 */
  }

}
 8001b1e:	e022      	b.n	8001b66 <HAL_TIM_Base_MspInit+0x82>
  else if(htim_base->Instance==TIM2)
 8001b20:	687b      	ldr	r3, [r7, #4]
 8001b22:	681b      	ldr	r3, [r3, #0]
 8001b24:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001b28:	d10c      	bne.n	8001b44 <HAL_TIM_Base_MspInit+0x60>
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001b2a:	4b12      	ldr	r3, [pc, #72]	@ (8001b74 <HAL_TIM_Base_MspInit+0x90>)
 8001b2c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001b2e:	4a11      	ldr	r2, [pc, #68]	@ (8001b74 <HAL_TIM_Base_MspInit+0x90>)
 8001b30:	f043 0301 	orr.w	r3, r3, #1
 8001b34:	6593      	str	r3, [r2, #88]	@ 0x58
 8001b36:	4b0f      	ldr	r3, [pc, #60]	@ (8001b74 <HAL_TIM_Base_MspInit+0x90>)
 8001b38:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001b3a:	f003 0301 	and.w	r3, r3, #1
 8001b3e:	613b      	str	r3, [r7, #16]
 8001b40:	693b      	ldr	r3, [r7, #16]
}
 8001b42:	e010      	b.n	8001b66 <HAL_TIM_Base_MspInit+0x82>
  else if(htim_base->Instance==TIM3)
 8001b44:	687b      	ldr	r3, [r7, #4]
 8001b46:	681b      	ldr	r3, [r3, #0]
 8001b48:	4a0b      	ldr	r2, [pc, #44]	@ (8001b78 <HAL_TIM_Base_MspInit+0x94>)
 8001b4a:	4293      	cmp	r3, r2
 8001b4c:	d10b      	bne.n	8001b66 <HAL_TIM_Base_MspInit+0x82>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8001b4e:	4b09      	ldr	r3, [pc, #36]	@ (8001b74 <HAL_TIM_Base_MspInit+0x90>)
 8001b50:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001b52:	4a08      	ldr	r2, [pc, #32]	@ (8001b74 <HAL_TIM_Base_MspInit+0x90>)
 8001b54:	f043 0302 	orr.w	r3, r3, #2
 8001b58:	6593      	str	r3, [r2, #88]	@ 0x58
 8001b5a:	4b06      	ldr	r3, [pc, #24]	@ (8001b74 <HAL_TIM_Base_MspInit+0x90>)
 8001b5c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001b5e:	f003 0302 	and.w	r3, r3, #2
 8001b62:	60fb      	str	r3, [r7, #12]
 8001b64:	68fb      	ldr	r3, [r7, #12]
}
 8001b66:	bf00      	nop
 8001b68:	3718      	adds	r7, #24
 8001b6a:	46bd      	mov	sp, r7
 8001b6c:	bd80      	pop	{r7, pc}
 8001b6e:	bf00      	nop
 8001b70:	40012c00 	.word	0x40012c00
 8001b74:	40021000 	.word	0x40021000
 8001b78:	40000400 	.word	0x40000400

08001b7c <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8001b7c:	b580      	push	{r7, lr}
 8001b7e:	b088      	sub	sp, #32
 8001b80:	af00      	add	r7, sp, #0
 8001b82:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001b84:	f107 030c 	add.w	r3, r7, #12
 8001b88:	2200      	movs	r2, #0
 8001b8a:	601a      	str	r2, [r3, #0]
 8001b8c:	605a      	str	r2, [r3, #4]
 8001b8e:	609a      	str	r2, [r3, #8]
 8001b90:	60da      	str	r2, [r3, #12]
 8001b92:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 8001b94:	687b      	ldr	r3, [r7, #4]
 8001b96:	681b      	ldr	r3, [r3, #0]
 8001b98:	4a12      	ldr	r2, [pc, #72]	@ (8001be4 <HAL_TIM_MspPostInit+0x68>)
 8001b9a:	4293      	cmp	r3, r2
 8001b9c:	d11d      	bne.n	8001bda <HAL_TIM_MspPostInit+0x5e>
  {
    /* USER CODE BEGIN TIM1_MspPostInit 0 */

    /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001b9e:	4b12      	ldr	r3, [pc, #72]	@ (8001be8 <HAL_TIM_MspPostInit+0x6c>)
 8001ba0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001ba2:	4a11      	ldr	r2, [pc, #68]	@ (8001be8 <HAL_TIM_MspPostInit+0x6c>)
 8001ba4:	f043 0301 	orr.w	r3, r3, #1
 8001ba8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001baa:	4b0f      	ldr	r3, [pc, #60]	@ (8001be8 <HAL_TIM_MspPostInit+0x6c>)
 8001bac:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001bae:	f003 0301 	and.w	r3, r3, #1
 8001bb2:	60bb      	str	r3, [r7, #8]
 8001bb4:	68bb      	ldr	r3, [r7, #8]
    PA8     ------> TIM1_CH1
    PA9     ------> TIM1_CH2
    PA10     ------> TIM1_CH3
    PA11     ------> TIM1_CH4
    */
    GPIO_InitStruct.Pin = M4_PWM_GEN_Pin|M3_PWM_GEN_Pin|M2_PWM_GEN_Pin|M1_PWM_GEN_Pin;
 8001bb6:	f44f 6370 	mov.w	r3, #3840	@ 0xf00
 8001bba:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001bbc:	2302      	movs	r3, #2
 8001bbe:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001bc0:	2300      	movs	r3, #0
 8001bc2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001bc4:	2300      	movs	r3, #0
 8001bc6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8001bc8:	2301      	movs	r3, #1
 8001bca:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001bcc:	f107 030c 	add.w	r3, r7, #12
 8001bd0:	4619      	mov	r1, r3
 8001bd2:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001bd6:	f000 fb63 	bl	80022a0 <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM1_MspPostInit 1 */

    /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 8001bda:	bf00      	nop
 8001bdc:	3720      	adds	r7, #32
 8001bde:	46bd      	mov	sp, r7
 8001be0:	bd80      	pop	{r7, pc}
 8001be2:	bf00      	nop
 8001be4:	40012c00 	.word	0x40012c00
 8001be8:	40021000 	.word	0x40021000

08001bec <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001bec:	b580      	push	{r7, lr}
 8001bee:	b0a6      	sub	sp, #152	@ 0x98
 8001bf0:	af00      	add	r7, sp, #0
 8001bf2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001bf4:	f107 0384 	add.w	r3, r7, #132	@ 0x84
 8001bf8:	2200      	movs	r2, #0
 8001bfa:	601a      	str	r2, [r3, #0]
 8001bfc:	605a      	str	r2, [r3, #4]
 8001bfe:	609a      	str	r2, [r3, #8]
 8001c00:	60da      	str	r2, [r3, #12]
 8001c02:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001c04:	f107 031c 	add.w	r3, r7, #28
 8001c08:	2268      	movs	r2, #104	@ 0x68
 8001c0a:	2100      	movs	r1, #0
 8001c0c:	4618      	mov	r0, r3
 8001c0e:	f007 ff83 	bl	8009b18 <memset>
  if(huart->Instance==UART4)
 8001c12:	687b      	ldr	r3, [r7, #4]
 8001c14:	681b      	ldr	r3, [r3, #0]
 8001c16:	4a46      	ldr	r2, [pc, #280]	@ (8001d30 <HAL_UART_MspInit+0x144>)
 8001c18:	4293      	cmp	r3, r2
 8001c1a:	d144      	bne.n	8001ca6 <HAL_UART_MspInit+0xba>

    /* USER CODE END UART4_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_UART4;
 8001c1c:	2308      	movs	r3, #8
 8001c1e:	61fb      	str	r3, [r7, #28]
    PeriphClkInit.Uart4ClockSelection = RCC_UART4CLKSOURCE_PCLK1;
 8001c20:	2300      	movs	r3, #0
 8001c22:	64bb      	str	r3, [r7, #72]	@ 0x48
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001c24:	f107 031c 	add.w	r3, r7, #28
 8001c28:	4618      	mov	r0, r3
 8001c2a:	f001 fbe3 	bl	80033f4 <HAL_RCCEx_PeriphCLKConfig>
 8001c2e:	4603      	mov	r3, r0
 8001c30:	2b00      	cmp	r3, #0
 8001c32:	d001      	beq.n	8001c38 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8001c34:	f7ff ff28 	bl	8001a88 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_UART4_CLK_ENABLE();
 8001c38:	4b3e      	ldr	r3, [pc, #248]	@ (8001d34 <HAL_UART_MspInit+0x148>)
 8001c3a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001c3c:	4a3d      	ldr	r2, [pc, #244]	@ (8001d34 <HAL_UART_MspInit+0x148>)
 8001c3e:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8001c42:	6593      	str	r3, [r2, #88]	@ 0x58
 8001c44:	4b3b      	ldr	r3, [pc, #236]	@ (8001d34 <HAL_UART_MspInit+0x148>)
 8001c46:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001c48:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8001c4c:	61bb      	str	r3, [r7, #24]
 8001c4e:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001c50:	4b38      	ldr	r3, [pc, #224]	@ (8001d34 <HAL_UART_MspInit+0x148>)
 8001c52:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001c54:	4a37      	ldr	r2, [pc, #220]	@ (8001d34 <HAL_UART_MspInit+0x148>)
 8001c56:	f043 0301 	orr.w	r3, r3, #1
 8001c5a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001c5c:	4b35      	ldr	r3, [pc, #212]	@ (8001d34 <HAL_UART_MspInit+0x148>)
 8001c5e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001c60:	f003 0301 	and.w	r3, r3, #1
 8001c64:	617b      	str	r3, [r7, #20]
 8001c66:	697b      	ldr	r3, [r7, #20]
    /**UART4 GPIO Configuration
    PA0     ------> UART4_TX
    PA1     ------> UART4_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8001c68:	2303      	movs	r3, #3
 8001c6a:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001c6e:	2302      	movs	r3, #2
 8001c70:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c74:	2300      	movs	r3, #0
 8001c76:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001c7a:	2303      	movs	r3, #3
 8001c7c:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
    GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 8001c80:	2308      	movs	r3, #8
 8001c82:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001c86:	f107 0384 	add.w	r3, r7, #132	@ 0x84
 8001c8a:	4619      	mov	r1, r3
 8001c8c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001c90:	f000 fb06 	bl	80022a0 <HAL_GPIO_Init>

    /* UART4 interrupt Init */
    HAL_NVIC_SetPriority(UART4_IRQn, 10, 0);
 8001c94:	2200      	movs	r2, #0
 8001c96:	210a      	movs	r1, #10
 8001c98:	2034      	movs	r0, #52	@ 0x34
 8001c9a:	f000 fa55 	bl	8002148 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(UART4_IRQn);
 8001c9e:	2034      	movs	r0, #52	@ 0x34
 8001ca0:	f000 fa6e 	bl	8002180 <HAL_NVIC_EnableIRQ>
    /* USER CODE BEGIN USART2_MspInit 1 */

    /* USER CODE END USART2_MspInit 1 */
  }

}
 8001ca4:	e040      	b.n	8001d28 <HAL_UART_MspInit+0x13c>
  else if(huart->Instance==USART2)
 8001ca6:	687b      	ldr	r3, [r7, #4]
 8001ca8:	681b      	ldr	r3, [r3, #0]
 8001caa:	4a23      	ldr	r2, [pc, #140]	@ (8001d38 <HAL_UART_MspInit+0x14c>)
 8001cac:	4293      	cmp	r3, r2
 8001cae:	d13b      	bne.n	8001d28 <HAL_UART_MspInit+0x13c>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8001cb0:	2302      	movs	r3, #2
 8001cb2:	61fb      	str	r3, [r7, #28]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8001cb4:	2300      	movs	r3, #0
 8001cb6:	643b      	str	r3, [r7, #64]	@ 0x40
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001cb8:	f107 031c 	add.w	r3, r7, #28
 8001cbc:	4618      	mov	r0, r3
 8001cbe:	f001 fb99 	bl	80033f4 <HAL_RCCEx_PeriphCLKConfig>
 8001cc2:	4603      	mov	r3, r0
 8001cc4:	2b00      	cmp	r3, #0
 8001cc6:	d001      	beq.n	8001ccc <HAL_UART_MspInit+0xe0>
      Error_Handler();
 8001cc8:	f7ff fede 	bl	8001a88 <Error_Handler>
    __HAL_RCC_USART2_CLK_ENABLE();
 8001ccc:	4b19      	ldr	r3, [pc, #100]	@ (8001d34 <HAL_UART_MspInit+0x148>)
 8001cce:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001cd0:	4a18      	ldr	r2, [pc, #96]	@ (8001d34 <HAL_UART_MspInit+0x148>)
 8001cd2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001cd6:	6593      	str	r3, [r2, #88]	@ 0x58
 8001cd8:	4b16      	ldr	r3, [pc, #88]	@ (8001d34 <HAL_UART_MspInit+0x148>)
 8001cda:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001cdc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001ce0:	613b      	str	r3, [r7, #16]
 8001ce2:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001ce4:	4b13      	ldr	r3, [pc, #76]	@ (8001d34 <HAL_UART_MspInit+0x148>)
 8001ce6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001ce8:	4a12      	ldr	r2, [pc, #72]	@ (8001d34 <HAL_UART_MspInit+0x148>)
 8001cea:	f043 0301 	orr.w	r3, r3, #1
 8001cee:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001cf0:	4b10      	ldr	r3, [pc, #64]	@ (8001d34 <HAL_UART_MspInit+0x148>)
 8001cf2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001cf4:	f003 0301 	and.w	r3, r3, #1
 8001cf8:	60fb      	str	r3, [r7, #12]
 8001cfa:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8001cfc:	230c      	movs	r3, #12
 8001cfe:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d02:	2302      	movs	r3, #2
 8001d04:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d08:	2300      	movs	r3, #0
 8001d0a:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001d0e:	2303      	movs	r3, #3
 8001d10:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001d14:	2307      	movs	r3, #7
 8001d16:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001d1a:	f107 0384 	add.w	r3, r7, #132	@ 0x84
 8001d1e:	4619      	mov	r1, r3
 8001d20:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001d24:	f000 fabc 	bl	80022a0 <HAL_GPIO_Init>
}
 8001d28:	bf00      	nop
 8001d2a:	3798      	adds	r7, #152	@ 0x98
 8001d2c:	46bd      	mov	sp, r7
 8001d2e:	bd80      	pop	{r7, pc}
 8001d30:	40004c00 	.word	0x40004c00
 8001d34:	40021000 	.word	0x40021000
 8001d38:	40004400 	.word	0x40004400

08001d3c <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001d3c:	b580      	push	{r7, lr}
 8001d3e:	b08e      	sub	sp, #56	@ 0x38
 8001d40:	af00      	add	r7, sp, #0
 8001d42:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler;
  uint32_t              uwPrescalerValue;
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status = HAL_OK;
 8001d44:	2300      	movs	r3, #0
 8001d46:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 8001d4a:	4b34      	ldr	r3, [pc, #208]	@ (8001e1c <HAL_InitTick+0xe0>)
 8001d4c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001d4e:	4a33      	ldr	r2, [pc, #204]	@ (8001e1c <HAL_InitTick+0xe0>)
 8001d50:	f043 0310 	orr.w	r3, r3, #16
 8001d54:	6593      	str	r3, [r2, #88]	@ 0x58
 8001d56:	4b31      	ldr	r3, [pc, #196]	@ (8001e1c <HAL_InitTick+0xe0>)
 8001d58:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001d5a:	f003 0310 	and.w	r3, r3, #16
 8001d5e:	60fb      	str	r3, [r7, #12]
 8001d60:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8001d62:	f107 0210 	add.w	r2, r7, #16
 8001d66:	f107 0314 	add.w	r3, r7, #20
 8001d6a:	4611      	mov	r1, r2
 8001d6c:	4618      	mov	r0, r3
 8001d6e:	f001 faaf 	bl	80032d0 <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 8001d72:	6a3b      	ldr	r3, [r7, #32]
 8001d74:	62fb      	str	r3, [r7, #44]	@ 0x2c
  /* Compute TIM6 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 8001d76:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001d78:	2b00      	cmp	r3, #0
 8001d7a:	d103      	bne.n	8001d84 <HAL_InitTick+0x48>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 8001d7c:	f001 fa7c 	bl	8003278 <HAL_RCC_GetPCLK1Freq>
 8001d80:	6378      	str	r0, [r7, #52]	@ 0x34
 8001d82:	e004      	b.n	8001d8e <HAL_InitTick+0x52>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 8001d84:	f001 fa78 	bl	8003278 <HAL_RCC_GetPCLK1Freq>
 8001d88:	4603      	mov	r3, r0
 8001d8a:	005b      	lsls	r3, r3, #1
 8001d8c:	637b      	str	r3, [r7, #52]	@ 0x34
  }

  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8001d8e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001d90:	4a23      	ldr	r2, [pc, #140]	@ (8001e20 <HAL_InitTick+0xe4>)
 8001d92:	fba2 2303 	umull	r2, r3, r2, r3
 8001d96:	0c9b      	lsrs	r3, r3, #18
 8001d98:	3b01      	subs	r3, #1
 8001d9a:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 8001d9c:	4b21      	ldr	r3, [pc, #132]	@ (8001e24 <HAL_InitTick+0xe8>)
 8001d9e:	4a22      	ldr	r2, [pc, #136]	@ (8001e28 <HAL_InitTick+0xec>)
 8001da0:	601a      	str	r2, [r3, #0]
   * Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 8001da2:	4b20      	ldr	r3, [pc, #128]	@ (8001e24 <HAL_InitTick+0xe8>)
 8001da4:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8001da8:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 8001daa:	4a1e      	ldr	r2, [pc, #120]	@ (8001e24 <HAL_InitTick+0xe8>)
 8001dac:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001dae:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 8001db0:	4b1c      	ldr	r3, [pc, #112]	@ (8001e24 <HAL_InitTick+0xe8>)
 8001db2:	2200      	movs	r2, #0
 8001db4:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001db6:	4b1b      	ldr	r3, [pc, #108]	@ (8001e24 <HAL_InitTick+0xe8>)
 8001db8:	2200      	movs	r2, #0
 8001dba:	609a      	str	r2, [r3, #8]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001dbc:	4b19      	ldr	r3, [pc, #100]	@ (8001e24 <HAL_InitTick+0xe8>)
 8001dbe:	2200      	movs	r2, #0
 8001dc0:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim6);
 8001dc2:	4818      	ldr	r0, [pc, #96]	@ (8001e24 <HAL_InitTick+0xe8>)
 8001dc4:	f001 fe74 	bl	8003ab0 <HAL_TIM_Base_Init>
 8001dc8:	4603      	mov	r3, r0
 8001dca:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
  if (status == HAL_OK)
 8001dce:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8001dd2:	2b00      	cmp	r3, #0
 8001dd4:	d11b      	bne.n	8001e0e <HAL_InitTick+0xd2>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim6);
 8001dd6:	4813      	ldr	r0, [pc, #76]	@ (8001e24 <HAL_InitTick+0xe8>)
 8001dd8:	f001 ff22 	bl	8003c20 <HAL_TIM_Base_Start_IT>
 8001ddc:	4603      	mov	r3, r0
 8001dde:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
    if (status == HAL_OK)
 8001de2:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8001de6:	2b00      	cmp	r3, #0
 8001de8:	d111      	bne.n	8001e0e <HAL_InitTick+0xd2>
    {
    /* Enable the TIM6 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8001dea:	2036      	movs	r0, #54	@ 0x36
 8001dec:	f000 f9c8 	bl	8002180 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001df0:	687b      	ldr	r3, [r7, #4]
 8001df2:	2b0f      	cmp	r3, #15
 8001df4:	d808      	bhi.n	8001e08 <HAL_InitTick+0xcc>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority, 0U);
 8001df6:	2200      	movs	r2, #0
 8001df8:	6879      	ldr	r1, [r7, #4]
 8001dfa:	2036      	movs	r0, #54	@ 0x36
 8001dfc:	f000 f9a4 	bl	8002148 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001e00:	4a0a      	ldr	r2, [pc, #40]	@ (8001e2c <HAL_InitTick+0xf0>)
 8001e02:	687b      	ldr	r3, [r7, #4]
 8001e04:	6013      	str	r3, [r2, #0]
 8001e06:	e002      	b.n	8001e0e <HAL_InitTick+0xd2>
      }
      else
      {
        status = HAL_ERROR;
 8001e08:	2301      	movs	r3, #1
 8001e0a:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
      }
    }
  }

 /* Return function status */
  return status;
 8001e0e:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
}
 8001e12:	4618      	mov	r0, r3
 8001e14:	3738      	adds	r7, #56	@ 0x38
 8001e16:	46bd      	mov	sp, r7
 8001e18:	bd80      	pop	{r7, pc}
 8001e1a:	bf00      	nop
 8001e1c:	40021000 	.word	0x40021000
 8001e20:	431bde83 	.word	0x431bde83
 8001e24:	200004b8 	.word	0x200004b8
 8001e28:	40001000 	.word	0x40001000
 8001e2c:	20000018 	.word	0x20000018

08001e30 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001e30:	b480      	push	{r7}
 8001e32:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001e34:	bf00      	nop
 8001e36:	e7fd      	b.n	8001e34 <NMI_Handler+0x4>

08001e38 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001e38:	b480      	push	{r7}
 8001e3a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001e3c:	bf00      	nop
 8001e3e:	e7fd      	b.n	8001e3c <HardFault_Handler+0x4>

08001e40 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001e40:	b480      	push	{r7}
 8001e42:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001e44:	bf00      	nop
 8001e46:	e7fd      	b.n	8001e44 <MemManage_Handler+0x4>

08001e48 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001e48:	b480      	push	{r7}
 8001e4a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001e4c:	bf00      	nop
 8001e4e:	e7fd      	b.n	8001e4c <BusFault_Handler+0x4>

08001e50 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001e50:	b480      	push	{r7}
 8001e52:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001e54:	bf00      	nop
 8001e56:	e7fd      	b.n	8001e54 <UsageFault_Handler+0x4>

08001e58 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001e58:	b480      	push	{r7}
 8001e5a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001e5c:	bf00      	nop
 8001e5e:	46bd      	mov	sp, r7
 8001e60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e64:	4770      	bx	lr

08001e66 <EXTI1_IRQHandler>:

/**
  * @brief This function handles EXTI line1 interrupt.
  */
void EXTI1_IRQHandler(void)
{
 8001e66:	b580      	push	{r7, lr}
 8001e68:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI1_IRQn 0 */

  /* USER CODE END EXTI1_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(M1_ENC_Pin);
 8001e6a:	2002      	movs	r0, #2
 8001e6c:	f000 fbdc 	bl	8002628 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI1_IRQn 1 */

  /* USER CODE END EXTI1_IRQn 1 */
}
 8001e70:	bf00      	nop
 8001e72:	bd80      	pop	{r7, pc}

08001e74 <EXTI2_IRQHandler>:

/**
  * @brief This function handles EXTI line2 interrupt.
  */
void EXTI2_IRQHandler(void)
{
 8001e74:	b580      	push	{r7, lr}
 8001e76:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI2_IRQn 0 */

  /* USER CODE END EXTI2_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(M2_ENC_Pin);
 8001e78:	2004      	movs	r0, #4
 8001e7a:	f000 fbd5 	bl	8002628 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI2_IRQn 1 */

  /* USER CODE END EXTI2_IRQn 1 */
}
 8001e7e:	bf00      	nop
 8001e80:	bd80      	pop	{r7, pc}
	...

08001e84 <TIM1_CC_IRQHandler>:

/**
  * @brief This function handles TIM1 capture compare interrupt.
  */
void TIM1_CC_IRQHandler(void)
{
 8001e84:	b580      	push	{r7, lr}
 8001e86:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_CC_IRQn 0 */

  /* USER CODE END TIM1_CC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8001e88:	4802      	ldr	r0, [pc, #8]	@ (8001e94 <TIM1_CC_IRQHandler+0x10>)
 8001e8a:	f002 f879 	bl	8003f80 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_CC_IRQn 1 */

  /* USER CODE END TIM1_CC_IRQn 1 */
}
 8001e8e:	bf00      	nop
 8001e90:	bd80      	pop	{r7, pc}
 8001e92:	bf00      	nop
 8001e94:	20000090 	.word	0x20000090

08001e98 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8001e98:	b580      	push	{r7, lr}
 8001e9a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(M3_ENC_Pin);
 8001e9c:	f44f 6080 	mov.w	r0, #1024	@ 0x400
 8001ea0:	f000 fbc2 	bl	8002628 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(M4_ENC_Pin);
 8001ea4:	f44f 6000 	mov.w	r0, #2048	@ 0x800
 8001ea8:	f000 fbbe 	bl	8002628 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(B1_Pin);
 8001eac:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 8001eb0:	f000 fbba 	bl	8002628 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8001eb4:	bf00      	nop
 8001eb6:	bd80      	pop	{r7, pc}

08001eb8 <UART4_IRQHandler>:

/**
  * @brief This function handles UART4 global interrupt.
  */
void UART4_IRQHandler(void)
{
 8001eb8:	b580      	push	{r7, lr}
 8001eba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UART4_IRQn 0 */

  /* USER CODE END UART4_IRQn 0 */
  HAL_UART_IRQHandler(&huart4);
 8001ebc:	4802      	ldr	r0, [pc, #8]	@ (8001ec8 <UART4_IRQHandler+0x10>)
 8001ebe:	f003 fa47 	bl	8005350 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN UART4_IRQn 1 */

  /* USER CODE END UART4_IRQn 1 */
}
 8001ec2:	bf00      	nop
 8001ec4:	bd80      	pop	{r7, pc}
 8001ec6:	bf00      	nop
 8001ec8:	200002c4 	.word	0x200002c4

08001ecc <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC channel1 underrun error interrupt.
  */
void TIM6_DAC_IRQHandler(void)
{
 8001ecc:	b580      	push	{r7, lr}
 8001ece:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8001ed0:	4802      	ldr	r0, [pc, #8]	@ (8001edc <TIM6_DAC_IRQHandler+0x10>)
 8001ed2:	f002 f855 	bl	8003f80 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8001ed6:	bf00      	nop
 8001ed8:	bd80      	pop	{r7, pc}
 8001eda:	bf00      	nop
 8001edc:	200004b8 	.word	0x200004b8

08001ee0 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8001ee0:	b480      	push	{r7}
 8001ee2:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8001ee4:	4b06      	ldr	r3, [pc, #24]	@ (8001f00 <SystemInit+0x20>)
 8001ee6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001eea:	4a05      	ldr	r2, [pc, #20]	@ (8001f00 <SystemInit+0x20>)
 8001eec:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001ef0:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 8001ef4:	bf00      	nop
 8001ef6:	46bd      	mov	sp, r7
 8001ef8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001efc:	4770      	bx	lr
 8001efe:	bf00      	nop
 8001f00:	e000ed00 	.word	0xe000ed00

08001f04 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8001f04:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001f3c <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001f08:	f7ff ffea 	bl	8001ee0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001f0c:	480c      	ldr	r0, [pc, #48]	@ (8001f40 <LoopForever+0x6>)
  ldr r1, =_edata
 8001f0e:	490d      	ldr	r1, [pc, #52]	@ (8001f44 <LoopForever+0xa>)
  ldr r2, =_sidata
 8001f10:	4a0d      	ldr	r2, [pc, #52]	@ (8001f48 <LoopForever+0xe>)
  movs r3, #0
 8001f12:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001f14:	e002      	b.n	8001f1c <LoopCopyDataInit>

08001f16 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001f16:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001f18:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001f1a:	3304      	adds	r3, #4

08001f1c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001f1c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001f1e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001f20:	d3f9      	bcc.n	8001f16 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001f22:	4a0a      	ldr	r2, [pc, #40]	@ (8001f4c <LoopForever+0x12>)
  ldr r4, =_ebss
 8001f24:	4c0a      	ldr	r4, [pc, #40]	@ (8001f50 <LoopForever+0x16>)
  movs r3, #0
 8001f26:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001f28:	e001      	b.n	8001f2e <LoopFillZerobss>

08001f2a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001f2a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001f2c:	3204      	adds	r2, #4

08001f2e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001f2e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001f30:	d3fb      	bcc.n	8001f2a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001f32:	f007 fe57 	bl	8009be4 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8001f36:	f7fe fe27 	bl	8000b88 <main>

08001f3a <LoopForever>:

LoopForever:
    b LoopForever
 8001f3a:	e7fe      	b.n	8001f3a <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8001f3c:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001f40:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001f44:	20000074 	.word	0x20000074
  ldr r2, =_sidata
 8001f48:	08009e4c 	.word	0x08009e4c
  ldr r2, =_sbss
 8001f4c:	20000074 	.word	0x20000074
  ldr r4, =_ebss
 8001f50:	20002058 	.word	0x20002058

08001f54 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001f54:	e7fe      	b.n	8001f54 <ADC1_IRQHandler>
	...

08001f58 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001f58:	b580      	push	{r7, lr}
 8001f5a:	b082      	sub	sp, #8
 8001f5c:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8001f5e:	2300      	movs	r3, #0
 8001f60:	71fb      	strb	r3, [r7, #7]
#if (DATA_CACHE_ENABLE == 0)
   __HAL_FLASH_DATA_CACHE_DISABLE();
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001f62:	4b0c      	ldr	r3, [pc, #48]	@ (8001f94 <HAL_Init+0x3c>)
 8001f64:	681b      	ldr	r3, [r3, #0]
 8001f66:	4a0b      	ldr	r2, [pc, #44]	@ (8001f94 <HAL_Init+0x3c>)
 8001f68:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001f6c:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001f6e:	2003      	movs	r0, #3
 8001f70:	f000 f8df 	bl	8002132 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001f74:	200f      	movs	r0, #15
 8001f76:	f7ff fee1 	bl	8001d3c <HAL_InitTick>
 8001f7a:	4603      	mov	r3, r0
 8001f7c:	2b00      	cmp	r3, #0
 8001f7e:	d002      	beq.n	8001f86 <HAL_Init+0x2e>
  {
    status = HAL_ERROR;
 8001f80:	2301      	movs	r3, #1
 8001f82:	71fb      	strb	r3, [r7, #7]
 8001f84:	e001      	b.n	8001f8a <HAL_Init+0x32>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8001f86:	f7ff fd85 	bl	8001a94 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8001f8a:	79fb      	ldrb	r3, [r7, #7]
}
 8001f8c:	4618      	mov	r0, r3
 8001f8e:	3708      	adds	r7, #8
 8001f90:	46bd      	mov	sp, r7
 8001f92:	bd80      	pop	{r7, pc}
 8001f94:	40022000 	.word	0x40022000

08001f98 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001f98:	b480      	push	{r7}
 8001f9a:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001f9c:	4b06      	ldr	r3, [pc, #24]	@ (8001fb8 <HAL_IncTick+0x20>)
 8001f9e:	781b      	ldrb	r3, [r3, #0]
 8001fa0:	461a      	mov	r2, r3
 8001fa2:	4b06      	ldr	r3, [pc, #24]	@ (8001fbc <HAL_IncTick+0x24>)
 8001fa4:	681b      	ldr	r3, [r3, #0]
 8001fa6:	4413      	add	r3, r2
 8001fa8:	4a04      	ldr	r2, [pc, #16]	@ (8001fbc <HAL_IncTick+0x24>)
 8001faa:	6013      	str	r3, [r2, #0]
}
 8001fac:	bf00      	nop
 8001fae:	46bd      	mov	sp, r7
 8001fb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fb4:	4770      	bx	lr
 8001fb6:	bf00      	nop
 8001fb8:	2000001c 	.word	0x2000001c
 8001fbc:	20000574 	.word	0x20000574

08001fc0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001fc0:	b480      	push	{r7}
 8001fc2:	af00      	add	r7, sp, #0
  return uwTick;
 8001fc4:	4b03      	ldr	r3, [pc, #12]	@ (8001fd4 <HAL_GetTick+0x14>)
 8001fc6:	681b      	ldr	r3, [r3, #0]
}
 8001fc8:	4618      	mov	r0, r3
 8001fca:	46bd      	mov	sp, r7
 8001fcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fd0:	4770      	bx	lr
 8001fd2:	bf00      	nop
 8001fd4:	20000574 	.word	0x20000574

08001fd8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001fd8:	b480      	push	{r7}
 8001fda:	b085      	sub	sp, #20
 8001fdc:	af00      	add	r7, sp, #0
 8001fde:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001fe0:	687b      	ldr	r3, [r7, #4]
 8001fe2:	f003 0307 	and.w	r3, r3, #7
 8001fe6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001fe8:	4b0c      	ldr	r3, [pc, #48]	@ (800201c <__NVIC_SetPriorityGrouping+0x44>)
 8001fea:	68db      	ldr	r3, [r3, #12]
 8001fec:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001fee:	68ba      	ldr	r2, [r7, #8]
 8001ff0:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001ff4:	4013      	ands	r3, r2
 8001ff6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001ff8:	68fb      	ldr	r3, [r7, #12]
 8001ffa:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001ffc:	68bb      	ldr	r3, [r7, #8]
 8001ffe:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002000:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002004:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002008:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800200a:	4a04      	ldr	r2, [pc, #16]	@ (800201c <__NVIC_SetPriorityGrouping+0x44>)
 800200c:	68bb      	ldr	r3, [r7, #8]
 800200e:	60d3      	str	r3, [r2, #12]
}
 8002010:	bf00      	nop
 8002012:	3714      	adds	r7, #20
 8002014:	46bd      	mov	sp, r7
 8002016:	f85d 7b04 	ldr.w	r7, [sp], #4
 800201a:	4770      	bx	lr
 800201c:	e000ed00 	.word	0xe000ed00

08002020 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002020:	b480      	push	{r7}
 8002022:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002024:	4b04      	ldr	r3, [pc, #16]	@ (8002038 <__NVIC_GetPriorityGrouping+0x18>)
 8002026:	68db      	ldr	r3, [r3, #12]
 8002028:	0a1b      	lsrs	r3, r3, #8
 800202a:	f003 0307 	and.w	r3, r3, #7
}
 800202e:	4618      	mov	r0, r3
 8002030:	46bd      	mov	sp, r7
 8002032:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002036:	4770      	bx	lr
 8002038:	e000ed00 	.word	0xe000ed00

0800203c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800203c:	b480      	push	{r7}
 800203e:	b083      	sub	sp, #12
 8002040:	af00      	add	r7, sp, #0
 8002042:	4603      	mov	r3, r0
 8002044:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002046:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800204a:	2b00      	cmp	r3, #0
 800204c:	db0b      	blt.n	8002066 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800204e:	79fb      	ldrb	r3, [r7, #7]
 8002050:	f003 021f 	and.w	r2, r3, #31
 8002054:	4907      	ldr	r1, [pc, #28]	@ (8002074 <__NVIC_EnableIRQ+0x38>)
 8002056:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800205a:	095b      	lsrs	r3, r3, #5
 800205c:	2001      	movs	r0, #1
 800205e:	fa00 f202 	lsl.w	r2, r0, r2
 8002062:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8002066:	bf00      	nop
 8002068:	370c      	adds	r7, #12
 800206a:	46bd      	mov	sp, r7
 800206c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002070:	4770      	bx	lr
 8002072:	bf00      	nop
 8002074:	e000e100 	.word	0xe000e100

08002078 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002078:	b480      	push	{r7}
 800207a:	b083      	sub	sp, #12
 800207c:	af00      	add	r7, sp, #0
 800207e:	4603      	mov	r3, r0
 8002080:	6039      	str	r1, [r7, #0]
 8002082:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002084:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002088:	2b00      	cmp	r3, #0
 800208a:	db0a      	blt.n	80020a2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800208c:	683b      	ldr	r3, [r7, #0]
 800208e:	b2da      	uxtb	r2, r3
 8002090:	490c      	ldr	r1, [pc, #48]	@ (80020c4 <__NVIC_SetPriority+0x4c>)
 8002092:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002096:	0112      	lsls	r2, r2, #4
 8002098:	b2d2      	uxtb	r2, r2
 800209a:	440b      	add	r3, r1
 800209c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80020a0:	e00a      	b.n	80020b8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80020a2:	683b      	ldr	r3, [r7, #0]
 80020a4:	b2da      	uxtb	r2, r3
 80020a6:	4908      	ldr	r1, [pc, #32]	@ (80020c8 <__NVIC_SetPriority+0x50>)
 80020a8:	79fb      	ldrb	r3, [r7, #7]
 80020aa:	f003 030f 	and.w	r3, r3, #15
 80020ae:	3b04      	subs	r3, #4
 80020b0:	0112      	lsls	r2, r2, #4
 80020b2:	b2d2      	uxtb	r2, r2
 80020b4:	440b      	add	r3, r1
 80020b6:	761a      	strb	r2, [r3, #24]
}
 80020b8:	bf00      	nop
 80020ba:	370c      	adds	r7, #12
 80020bc:	46bd      	mov	sp, r7
 80020be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020c2:	4770      	bx	lr
 80020c4:	e000e100 	.word	0xe000e100
 80020c8:	e000ed00 	.word	0xe000ed00

080020cc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80020cc:	b480      	push	{r7}
 80020ce:	b089      	sub	sp, #36	@ 0x24
 80020d0:	af00      	add	r7, sp, #0
 80020d2:	60f8      	str	r0, [r7, #12]
 80020d4:	60b9      	str	r1, [r7, #8]
 80020d6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80020d8:	68fb      	ldr	r3, [r7, #12]
 80020da:	f003 0307 	and.w	r3, r3, #7
 80020de:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80020e0:	69fb      	ldr	r3, [r7, #28]
 80020e2:	f1c3 0307 	rsb	r3, r3, #7
 80020e6:	2b04      	cmp	r3, #4
 80020e8:	bf28      	it	cs
 80020ea:	2304      	movcs	r3, #4
 80020ec:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80020ee:	69fb      	ldr	r3, [r7, #28]
 80020f0:	3304      	adds	r3, #4
 80020f2:	2b06      	cmp	r3, #6
 80020f4:	d902      	bls.n	80020fc <NVIC_EncodePriority+0x30>
 80020f6:	69fb      	ldr	r3, [r7, #28]
 80020f8:	3b03      	subs	r3, #3
 80020fa:	e000      	b.n	80020fe <NVIC_EncodePriority+0x32>
 80020fc:	2300      	movs	r3, #0
 80020fe:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002100:	f04f 32ff 	mov.w	r2, #4294967295
 8002104:	69bb      	ldr	r3, [r7, #24]
 8002106:	fa02 f303 	lsl.w	r3, r2, r3
 800210a:	43da      	mvns	r2, r3
 800210c:	68bb      	ldr	r3, [r7, #8]
 800210e:	401a      	ands	r2, r3
 8002110:	697b      	ldr	r3, [r7, #20]
 8002112:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002114:	f04f 31ff 	mov.w	r1, #4294967295
 8002118:	697b      	ldr	r3, [r7, #20]
 800211a:	fa01 f303 	lsl.w	r3, r1, r3
 800211e:	43d9      	mvns	r1, r3
 8002120:	687b      	ldr	r3, [r7, #4]
 8002122:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002124:	4313      	orrs	r3, r2
         );
}
 8002126:	4618      	mov	r0, r3
 8002128:	3724      	adds	r7, #36	@ 0x24
 800212a:	46bd      	mov	sp, r7
 800212c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002130:	4770      	bx	lr

08002132 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002132:	b580      	push	{r7, lr}
 8002134:	b082      	sub	sp, #8
 8002136:	af00      	add	r7, sp, #0
 8002138:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800213a:	6878      	ldr	r0, [r7, #4]
 800213c:	f7ff ff4c 	bl	8001fd8 <__NVIC_SetPriorityGrouping>
}
 8002140:	bf00      	nop
 8002142:	3708      	adds	r7, #8
 8002144:	46bd      	mov	sp, r7
 8002146:	bd80      	pop	{r7, pc}

08002148 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002148:	b580      	push	{r7, lr}
 800214a:	b086      	sub	sp, #24
 800214c:	af00      	add	r7, sp, #0
 800214e:	4603      	mov	r3, r0
 8002150:	60b9      	str	r1, [r7, #8]
 8002152:	607a      	str	r2, [r7, #4]
 8002154:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8002156:	2300      	movs	r3, #0
 8002158:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 800215a:	f7ff ff61 	bl	8002020 <__NVIC_GetPriorityGrouping>
 800215e:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002160:	687a      	ldr	r2, [r7, #4]
 8002162:	68b9      	ldr	r1, [r7, #8]
 8002164:	6978      	ldr	r0, [r7, #20]
 8002166:	f7ff ffb1 	bl	80020cc <NVIC_EncodePriority>
 800216a:	4602      	mov	r2, r0
 800216c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002170:	4611      	mov	r1, r2
 8002172:	4618      	mov	r0, r3
 8002174:	f7ff ff80 	bl	8002078 <__NVIC_SetPriority>
}
 8002178:	bf00      	nop
 800217a:	3718      	adds	r7, #24
 800217c:	46bd      	mov	sp, r7
 800217e:	bd80      	pop	{r7, pc}

08002180 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002180:	b580      	push	{r7, lr}
 8002182:	b082      	sub	sp, #8
 8002184:	af00      	add	r7, sp, #0
 8002186:	4603      	mov	r3, r0
 8002188:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800218a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800218e:	4618      	mov	r0, r3
 8002190:	f7ff ff54 	bl	800203c <__NVIC_EnableIRQ>
}
 8002194:	bf00      	nop
 8002196:	3708      	adds	r7, #8
 8002198:	46bd      	mov	sp, r7
 800219a:	bd80      	pop	{r7, pc}

0800219c <HAL_DMA_Abort>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800219c:	b480      	push	{r7}
 800219e:	b083      	sub	sp, #12
 80021a0:	af00      	add	r7, sp, #0
 80021a2:	6078      	str	r0, [r7, #4]
  /* Check the DMA peripheral handle */
  if (NULL == hdma)
 80021a4:	687b      	ldr	r3, [r7, #4]
 80021a6:	2b00      	cmp	r3, #0
 80021a8:	d101      	bne.n	80021ae <HAL_DMA_Abort+0x12>
  {
    return HAL_ERROR;
 80021aa:	2301      	movs	r3, #1
 80021ac:	e031      	b.n	8002212 <HAL_DMA_Abort+0x76>
  }

  /* Check the DMA peripheral state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
 80021ae:	687b      	ldr	r3, [r7, #4]
 80021b0:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 80021b4:	b2db      	uxtb	r3, r3
 80021b6:	2b02      	cmp	r3, #2
 80021b8:	d008      	beq.n	80021cc <HAL_DMA_Abort+0x30>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80021ba:	687b      	ldr	r3, [r7, #4]
 80021bc:	2204      	movs	r2, #4
 80021be:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80021c0:	687b      	ldr	r3, [r7, #4]
 80021c2:	2200      	movs	r2, #0
 80021c4:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 80021c8:	2301      	movs	r3, #1
 80021ca:	e022      	b.n	8002212 <HAL_DMA_Abort+0x76>
  }
  else
  {
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80021cc:	687b      	ldr	r3, [r7, #4]
 80021ce:	681b      	ldr	r3, [r3, #0]
 80021d0:	681a      	ldr	r2, [r3, #0]
 80021d2:	687b      	ldr	r3, [r7, #4]
 80021d4:	681b      	ldr	r3, [r3, #0]
 80021d6:	f022 0201 	bic.w	r2, r2, #1
 80021da:	601a      	str	r2, [r3, #0]

    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80021dc:	687b      	ldr	r3, [r7, #4]
 80021de:	681b      	ldr	r3, [r3, #0]
 80021e0:	681a      	ldr	r2, [r3, #0]
 80021e2:	687b      	ldr	r3, [r7, #4]
 80021e4:	681b      	ldr	r3, [r3, #0]
 80021e6:	f022 020e 	bic.w	r2, r2, #14
 80021ea:	601a      	str	r2, [r3, #0]
    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
#endif /* DMAMUX1 */

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 80021ec:	687b      	ldr	r3, [r7, #4]
 80021ee:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80021f0:	f003 021c 	and.w	r2, r3, #28
 80021f4:	687b      	ldr	r3, [r7, #4]
 80021f6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80021f8:	2101      	movs	r1, #1
 80021fa:	fa01 f202 	lsl.w	r2, r1, r2
 80021fe:	605a      	str	r2, [r3, #4]
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
    }
#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002200:	687b      	ldr	r3, [r7, #4]
 8002202:	2201      	movs	r2, #1
 8002204:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002208:	687b      	ldr	r3, [r7, #4]
 800220a:	2200      	movs	r2, #0
 800220c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  }

  return HAL_OK;
 8002210:	2300      	movs	r3, #0
}
 8002212:	4618      	mov	r0, r3
 8002214:	370c      	adds	r7, #12
 8002216:	46bd      	mov	sp, r7
 8002218:	f85d 7b04 	ldr.w	r7, [sp], #4
 800221c:	4770      	bx	lr

0800221e <HAL_DMA_Abort_IT>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 800221e:	b580      	push	{r7, lr}
 8002220:	b084      	sub	sp, #16
 8002222:	af00      	add	r7, sp, #0
 8002224:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002226:	2300      	movs	r3, #0
 8002228:	73fb      	strb	r3, [r7, #15]

  if (hdma->State != HAL_DMA_STATE_BUSY)
 800222a:	687b      	ldr	r3, [r7, #4]
 800222c:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8002230:	b2db      	uxtb	r3, r3
 8002232:	2b02      	cmp	r3, #2
 8002234:	d005      	beq.n	8002242 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002236:	687b      	ldr	r3, [r7, #4]
 8002238:	2204      	movs	r2, #4
 800223a:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 800223c:	2301      	movs	r3, #1
 800223e:	73fb      	strb	r3, [r7, #15]
 8002240:	e029      	b.n	8002296 <HAL_DMA_Abort_IT+0x78>
  }
  else
  {
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8002242:	687b      	ldr	r3, [r7, #4]
 8002244:	681b      	ldr	r3, [r3, #0]
 8002246:	681a      	ldr	r2, [r3, #0]
 8002248:	687b      	ldr	r3, [r7, #4]
 800224a:	681b      	ldr	r3, [r3, #0]
 800224c:	f022 0201 	bic.w	r2, r2, #1
 8002250:	601a      	str	r2, [r3, #0]

    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002252:	687b      	ldr	r3, [r7, #4]
 8002254:	681b      	ldr	r3, [r3, #0]
 8002256:	681a      	ldr	r2, [r3, #0]
 8002258:	687b      	ldr	r3, [r7, #4]
 800225a:	681b      	ldr	r3, [r3, #0]
 800225c:	f022 020e 	bic.w	r2, r2, #14
 8002260:	601a      	str	r2, [r3, #0]
      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
    }
#else
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8002262:	687b      	ldr	r3, [r7, #4]
 8002264:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002266:	f003 021c 	and.w	r2, r3, #28
 800226a:	687b      	ldr	r3, [r7, #4]
 800226c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800226e:	2101      	movs	r1, #1
 8002270:	fa01 f202 	lsl.w	r2, r1, r2
 8002274:	605a      	str	r2, [r3, #4]
#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002276:	687b      	ldr	r3, [r7, #4]
 8002278:	2201      	movs	r2, #1
 800227a:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800227e:	687b      	ldr	r3, [r7, #4]
 8002280:	2200      	movs	r2, #0
 8002282:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 8002286:	687b      	ldr	r3, [r7, #4]
 8002288:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800228a:	2b00      	cmp	r3, #0
 800228c:	d003      	beq.n	8002296 <HAL_DMA_Abort_IT+0x78>
    {
      hdma->XferAbortCallback(hdma);
 800228e:	687b      	ldr	r3, [r7, #4]
 8002290:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002292:	6878      	ldr	r0, [r7, #4]
 8002294:	4798      	blx	r3
    }
  }
  return status;
 8002296:	7bfb      	ldrb	r3, [r7, #15]
}
 8002298:	4618      	mov	r0, r3
 800229a:	3710      	adds	r7, #16
 800229c:	46bd      	mov	sp, r7
 800229e:	bd80      	pop	{r7, pc}

080022a0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80022a0:	b480      	push	{r7}
 80022a2:	b087      	sub	sp, #28
 80022a4:	af00      	add	r7, sp, #0
 80022a6:	6078      	str	r0, [r7, #4]
 80022a8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80022aa:	2300      	movs	r3, #0
 80022ac:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80022ae:	e154      	b.n	800255a <HAL_GPIO_Init+0x2ba>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80022b0:	683b      	ldr	r3, [r7, #0]
 80022b2:	681a      	ldr	r2, [r3, #0]
 80022b4:	2101      	movs	r1, #1
 80022b6:	697b      	ldr	r3, [r7, #20]
 80022b8:	fa01 f303 	lsl.w	r3, r1, r3
 80022bc:	4013      	ands	r3, r2
 80022be:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80022c0:	68fb      	ldr	r3, [r7, #12]
 80022c2:	2b00      	cmp	r3, #0
 80022c4:	f000 8146 	beq.w	8002554 <HAL_GPIO_Init+0x2b4>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80022c8:	683b      	ldr	r3, [r7, #0]
 80022ca:	685b      	ldr	r3, [r3, #4]
 80022cc:	f003 0303 	and.w	r3, r3, #3
 80022d0:	2b01      	cmp	r3, #1
 80022d2:	d005      	beq.n	80022e0 <HAL_GPIO_Init+0x40>
 80022d4:	683b      	ldr	r3, [r7, #0]
 80022d6:	685b      	ldr	r3, [r3, #4]
 80022d8:	f003 0303 	and.w	r3, r3, #3
 80022dc:	2b02      	cmp	r3, #2
 80022de:	d130      	bne.n	8002342 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80022e0:	687b      	ldr	r3, [r7, #4]
 80022e2:	689b      	ldr	r3, [r3, #8]
 80022e4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 80022e6:	697b      	ldr	r3, [r7, #20]
 80022e8:	005b      	lsls	r3, r3, #1
 80022ea:	2203      	movs	r2, #3
 80022ec:	fa02 f303 	lsl.w	r3, r2, r3
 80022f0:	43db      	mvns	r3, r3
 80022f2:	693a      	ldr	r2, [r7, #16]
 80022f4:	4013      	ands	r3, r2
 80022f6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 80022f8:	683b      	ldr	r3, [r7, #0]
 80022fa:	68da      	ldr	r2, [r3, #12]
 80022fc:	697b      	ldr	r3, [r7, #20]
 80022fe:	005b      	lsls	r3, r3, #1
 8002300:	fa02 f303 	lsl.w	r3, r2, r3
 8002304:	693a      	ldr	r2, [r7, #16]
 8002306:	4313      	orrs	r3, r2
 8002308:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800230a:	687b      	ldr	r3, [r7, #4]
 800230c:	693a      	ldr	r2, [r7, #16]
 800230e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002310:	687b      	ldr	r3, [r7, #4]
 8002312:	685b      	ldr	r3, [r3, #4]
 8002314:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8002316:	2201      	movs	r2, #1
 8002318:	697b      	ldr	r3, [r7, #20]
 800231a:	fa02 f303 	lsl.w	r3, r2, r3
 800231e:	43db      	mvns	r3, r3
 8002320:	693a      	ldr	r2, [r7, #16]
 8002322:	4013      	ands	r3, r2
 8002324:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002326:	683b      	ldr	r3, [r7, #0]
 8002328:	685b      	ldr	r3, [r3, #4]
 800232a:	091b      	lsrs	r3, r3, #4
 800232c:	f003 0201 	and.w	r2, r3, #1
 8002330:	697b      	ldr	r3, [r7, #20]
 8002332:	fa02 f303 	lsl.w	r3, r2, r3
 8002336:	693a      	ldr	r2, [r7, #16]
 8002338:	4313      	orrs	r3, r2
 800233a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 800233c:	687b      	ldr	r3, [r7, #4]
 800233e:	693a      	ldr	r2, [r7, #16]
 8002340:	605a      	str	r2, [r3, #4]
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002342:	683b      	ldr	r3, [r7, #0]
 8002344:	685b      	ldr	r3, [r3, #4]
 8002346:	f003 0303 	and.w	r3, r3, #3
 800234a:	2b03      	cmp	r3, #3
 800234c:	d017      	beq.n	800237e <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 800234e:	687b      	ldr	r3, [r7, #4]
 8002350:	68db      	ldr	r3, [r3, #12]
 8002352:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8002354:	697b      	ldr	r3, [r7, #20]
 8002356:	005b      	lsls	r3, r3, #1
 8002358:	2203      	movs	r2, #3
 800235a:	fa02 f303 	lsl.w	r3, r2, r3
 800235e:	43db      	mvns	r3, r3
 8002360:	693a      	ldr	r2, [r7, #16]
 8002362:	4013      	ands	r3, r2
 8002364:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002366:	683b      	ldr	r3, [r7, #0]
 8002368:	689a      	ldr	r2, [r3, #8]
 800236a:	697b      	ldr	r3, [r7, #20]
 800236c:	005b      	lsls	r3, r3, #1
 800236e:	fa02 f303 	lsl.w	r3, r2, r3
 8002372:	693a      	ldr	r2, [r7, #16]
 8002374:	4313      	orrs	r3, r2
 8002376:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8002378:	687b      	ldr	r3, [r7, #4]
 800237a:	693a      	ldr	r2, [r7, #16]
 800237c:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800237e:	683b      	ldr	r3, [r7, #0]
 8002380:	685b      	ldr	r3, [r3, #4]
 8002382:	f003 0303 	and.w	r3, r3, #3
 8002386:	2b02      	cmp	r3, #2
 8002388:	d123      	bne.n	80023d2 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 800238a:	697b      	ldr	r3, [r7, #20]
 800238c:	08da      	lsrs	r2, r3, #3
 800238e:	687b      	ldr	r3, [r7, #4]
 8002390:	3208      	adds	r2, #8
 8002392:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002396:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFul << ((position & 0x07u) * 4u));
 8002398:	697b      	ldr	r3, [r7, #20]
 800239a:	f003 0307 	and.w	r3, r3, #7
 800239e:	009b      	lsls	r3, r3, #2
 80023a0:	220f      	movs	r2, #15
 80023a2:	fa02 f303 	lsl.w	r3, r2, r3
 80023a6:	43db      	mvns	r3, r3
 80023a8:	693a      	ldr	r2, [r7, #16]
 80023aa:	4013      	ands	r3, r2
 80023ac:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80023ae:	683b      	ldr	r3, [r7, #0]
 80023b0:	691a      	ldr	r2, [r3, #16]
 80023b2:	697b      	ldr	r3, [r7, #20]
 80023b4:	f003 0307 	and.w	r3, r3, #7
 80023b8:	009b      	lsls	r3, r3, #2
 80023ba:	fa02 f303 	lsl.w	r3, r2, r3
 80023be:	693a      	ldr	r2, [r7, #16]
 80023c0:	4313      	orrs	r3, r2
 80023c2:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 80023c4:	697b      	ldr	r3, [r7, #20]
 80023c6:	08da      	lsrs	r2, r3, #3
 80023c8:	687b      	ldr	r3, [r7, #4]
 80023ca:	3208      	adds	r2, #8
 80023cc:	6939      	ldr	r1, [r7, #16]
 80023ce:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80023d2:	687b      	ldr	r3, [r7, #4]
 80023d4:	681b      	ldr	r3, [r3, #0]
 80023d6:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 80023d8:	697b      	ldr	r3, [r7, #20]
 80023da:	005b      	lsls	r3, r3, #1
 80023dc:	2203      	movs	r2, #3
 80023de:	fa02 f303 	lsl.w	r3, r2, r3
 80023e2:	43db      	mvns	r3, r3
 80023e4:	693a      	ldr	r2, [r7, #16]
 80023e6:	4013      	ands	r3, r2
 80023e8:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80023ea:	683b      	ldr	r3, [r7, #0]
 80023ec:	685b      	ldr	r3, [r3, #4]
 80023ee:	f003 0203 	and.w	r2, r3, #3
 80023f2:	697b      	ldr	r3, [r7, #20]
 80023f4:	005b      	lsls	r3, r3, #1
 80023f6:	fa02 f303 	lsl.w	r3, r2, r3
 80023fa:	693a      	ldr	r2, [r7, #16]
 80023fc:	4313      	orrs	r3, r2
 80023fe:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8002400:	687b      	ldr	r3, [r7, #4]
 8002402:	693a      	ldr	r2, [r7, #16]
 8002404:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8002406:	683b      	ldr	r3, [r7, #0]
 8002408:	685b      	ldr	r3, [r3, #4]
 800240a:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800240e:	2b00      	cmp	r3, #0
 8002410:	f000 80a0 	beq.w	8002554 <HAL_GPIO_Init+0x2b4>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002414:	4b58      	ldr	r3, [pc, #352]	@ (8002578 <HAL_GPIO_Init+0x2d8>)
 8002416:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002418:	4a57      	ldr	r2, [pc, #348]	@ (8002578 <HAL_GPIO_Init+0x2d8>)
 800241a:	f043 0301 	orr.w	r3, r3, #1
 800241e:	6613      	str	r3, [r2, #96]	@ 0x60
 8002420:	4b55      	ldr	r3, [pc, #340]	@ (8002578 <HAL_GPIO_Init+0x2d8>)
 8002422:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002424:	f003 0301 	and.w	r3, r3, #1
 8002428:	60bb      	str	r3, [r7, #8]
 800242a:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 800242c:	4a53      	ldr	r2, [pc, #332]	@ (800257c <HAL_GPIO_Init+0x2dc>)
 800242e:	697b      	ldr	r3, [r7, #20]
 8002430:	089b      	lsrs	r3, r3, #2
 8002432:	3302      	adds	r3, #2
 8002434:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002438:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 800243a:	697b      	ldr	r3, [r7, #20]
 800243c:	f003 0303 	and.w	r3, r3, #3
 8002440:	009b      	lsls	r3, r3, #2
 8002442:	220f      	movs	r2, #15
 8002444:	fa02 f303 	lsl.w	r3, r2, r3
 8002448:	43db      	mvns	r3, r3
 800244a:	693a      	ldr	r2, [r7, #16]
 800244c:	4013      	ands	r3, r2
 800244e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8002450:	687b      	ldr	r3, [r7, #4]
 8002452:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8002456:	d019      	beq.n	800248c <HAL_GPIO_Init+0x1ec>
 8002458:	687b      	ldr	r3, [r7, #4]
 800245a:	4a49      	ldr	r2, [pc, #292]	@ (8002580 <HAL_GPIO_Init+0x2e0>)
 800245c:	4293      	cmp	r3, r2
 800245e:	d013      	beq.n	8002488 <HAL_GPIO_Init+0x1e8>
 8002460:	687b      	ldr	r3, [r7, #4]
 8002462:	4a48      	ldr	r2, [pc, #288]	@ (8002584 <HAL_GPIO_Init+0x2e4>)
 8002464:	4293      	cmp	r3, r2
 8002466:	d00d      	beq.n	8002484 <HAL_GPIO_Init+0x1e4>
 8002468:	687b      	ldr	r3, [r7, #4]
 800246a:	4a47      	ldr	r2, [pc, #284]	@ (8002588 <HAL_GPIO_Init+0x2e8>)
 800246c:	4293      	cmp	r3, r2
 800246e:	d007      	beq.n	8002480 <HAL_GPIO_Init+0x1e0>
 8002470:	687b      	ldr	r3, [r7, #4]
 8002472:	4a46      	ldr	r2, [pc, #280]	@ (800258c <HAL_GPIO_Init+0x2ec>)
 8002474:	4293      	cmp	r3, r2
 8002476:	d101      	bne.n	800247c <HAL_GPIO_Init+0x1dc>
 8002478:	2304      	movs	r3, #4
 800247a:	e008      	b.n	800248e <HAL_GPIO_Init+0x1ee>
 800247c:	2307      	movs	r3, #7
 800247e:	e006      	b.n	800248e <HAL_GPIO_Init+0x1ee>
 8002480:	2303      	movs	r3, #3
 8002482:	e004      	b.n	800248e <HAL_GPIO_Init+0x1ee>
 8002484:	2302      	movs	r3, #2
 8002486:	e002      	b.n	800248e <HAL_GPIO_Init+0x1ee>
 8002488:	2301      	movs	r3, #1
 800248a:	e000      	b.n	800248e <HAL_GPIO_Init+0x1ee>
 800248c:	2300      	movs	r3, #0
 800248e:	697a      	ldr	r2, [r7, #20]
 8002490:	f002 0203 	and.w	r2, r2, #3
 8002494:	0092      	lsls	r2, r2, #2
 8002496:	4093      	lsls	r3, r2
 8002498:	693a      	ldr	r2, [r7, #16]
 800249a:	4313      	orrs	r3, r2
 800249c:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 800249e:	4937      	ldr	r1, [pc, #220]	@ (800257c <HAL_GPIO_Init+0x2dc>)
 80024a0:	697b      	ldr	r3, [r7, #20]
 80024a2:	089b      	lsrs	r3, r3, #2
 80024a4:	3302      	adds	r3, #2
 80024a6:	693a      	ldr	r2, [r7, #16]
 80024a8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80024ac:	4b38      	ldr	r3, [pc, #224]	@ (8002590 <HAL_GPIO_Init+0x2f0>)
 80024ae:	689b      	ldr	r3, [r3, #8]
 80024b0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80024b2:	68fb      	ldr	r3, [r7, #12]
 80024b4:	43db      	mvns	r3, r3
 80024b6:	693a      	ldr	r2, [r7, #16]
 80024b8:	4013      	ands	r3, r2
 80024ba:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80024bc:	683b      	ldr	r3, [r7, #0]
 80024be:	685b      	ldr	r3, [r3, #4]
 80024c0:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80024c4:	2b00      	cmp	r3, #0
 80024c6:	d003      	beq.n	80024d0 <HAL_GPIO_Init+0x230>
        {
          temp |= iocurrent;
 80024c8:	693a      	ldr	r2, [r7, #16]
 80024ca:	68fb      	ldr	r3, [r7, #12]
 80024cc:	4313      	orrs	r3, r2
 80024ce:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 80024d0:	4a2f      	ldr	r2, [pc, #188]	@ (8002590 <HAL_GPIO_Init+0x2f0>)
 80024d2:	693b      	ldr	r3, [r7, #16]
 80024d4:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 80024d6:	4b2e      	ldr	r3, [pc, #184]	@ (8002590 <HAL_GPIO_Init+0x2f0>)
 80024d8:	68db      	ldr	r3, [r3, #12]
 80024da:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80024dc:	68fb      	ldr	r3, [r7, #12]
 80024de:	43db      	mvns	r3, r3
 80024e0:	693a      	ldr	r2, [r7, #16]
 80024e2:	4013      	ands	r3, r2
 80024e4:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80024e6:	683b      	ldr	r3, [r7, #0]
 80024e8:	685b      	ldr	r3, [r3, #4]
 80024ea:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80024ee:	2b00      	cmp	r3, #0
 80024f0:	d003      	beq.n	80024fa <HAL_GPIO_Init+0x25a>
        {
          temp |= iocurrent;
 80024f2:	693a      	ldr	r2, [r7, #16]
 80024f4:	68fb      	ldr	r3, [r7, #12]
 80024f6:	4313      	orrs	r3, r2
 80024f8:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 80024fa:	4a25      	ldr	r2, [pc, #148]	@ (8002590 <HAL_GPIO_Init+0x2f0>)
 80024fc:	693b      	ldr	r3, [r7, #16]
 80024fe:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8002500:	4b23      	ldr	r3, [pc, #140]	@ (8002590 <HAL_GPIO_Init+0x2f0>)
 8002502:	685b      	ldr	r3, [r3, #4]
 8002504:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002506:	68fb      	ldr	r3, [r7, #12]
 8002508:	43db      	mvns	r3, r3
 800250a:	693a      	ldr	r2, [r7, #16]
 800250c:	4013      	ands	r3, r2
 800250e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8002510:	683b      	ldr	r3, [r7, #0]
 8002512:	685b      	ldr	r3, [r3, #4]
 8002514:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002518:	2b00      	cmp	r3, #0
 800251a:	d003      	beq.n	8002524 <HAL_GPIO_Init+0x284>
        {
          temp |= iocurrent;
 800251c:	693a      	ldr	r2, [r7, #16]
 800251e:	68fb      	ldr	r3, [r7, #12]
 8002520:	4313      	orrs	r3, r2
 8002522:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8002524:	4a1a      	ldr	r2, [pc, #104]	@ (8002590 <HAL_GPIO_Init+0x2f0>)
 8002526:	693b      	ldr	r3, [r7, #16]
 8002528:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 800252a:	4b19      	ldr	r3, [pc, #100]	@ (8002590 <HAL_GPIO_Init+0x2f0>)
 800252c:	681b      	ldr	r3, [r3, #0]
 800252e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002530:	68fb      	ldr	r3, [r7, #12]
 8002532:	43db      	mvns	r3, r3
 8002534:	693a      	ldr	r2, [r7, #16]
 8002536:	4013      	ands	r3, r2
 8002538:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 800253a:	683b      	ldr	r3, [r7, #0]
 800253c:	685b      	ldr	r3, [r3, #4]
 800253e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002542:	2b00      	cmp	r3, #0
 8002544:	d003      	beq.n	800254e <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 8002546:	693a      	ldr	r2, [r7, #16]
 8002548:	68fb      	ldr	r3, [r7, #12]
 800254a:	4313      	orrs	r3, r2
 800254c:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 800254e:	4a10      	ldr	r2, [pc, #64]	@ (8002590 <HAL_GPIO_Init+0x2f0>)
 8002550:	693b      	ldr	r3, [r7, #16]
 8002552:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8002554:	697b      	ldr	r3, [r7, #20]
 8002556:	3301      	adds	r3, #1
 8002558:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800255a:	683b      	ldr	r3, [r7, #0]
 800255c:	681a      	ldr	r2, [r3, #0]
 800255e:	697b      	ldr	r3, [r7, #20]
 8002560:	fa22 f303 	lsr.w	r3, r2, r3
 8002564:	2b00      	cmp	r3, #0
 8002566:	f47f aea3 	bne.w	80022b0 <HAL_GPIO_Init+0x10>
  }
}
 800256a:	bf00      	nop
 800256c:	bf00      	nop
 800256e:	371c      	adds	r7, #28
 8002570:	46bd      	mov	sp, r7
 8002572:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002576:	4770      	bx	lr
 8002578:	40021000 	.word	0x40021000
 800257c:	40010000 	.word	0x40010000
 8002580:	48000400 	.word	0x48000400
 8002584:	48000800 	.word	0x48000800
 8002588:	48000c00 	.word	0x48000c00
 800258c:	48001000 	.word	0x48001000
 8002590:	40010400 	.word	0x40010400

08002594 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8002594:	b480      	push	{r7}
 8002596:	b085      	sub	sp, #20
 8002598:	af00      	add	r7, sp, #0
 800259a:	6078      	str	r0, [r7, #4]
 800259c:	460b      	mov	r3, r1
 800259e:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00u)
 80025a0:	687b      	ldr	r3, [r7, #4]
 80025a2:	691a      	ldr	r2, [r3, #16]
 80025a4:	887b      	ldrh	r3, [r7, #2]
 80025a6:	4013      	ands	r3, r2
 80025a8:	2b00      	cmp	r3, #0
 80025aa:	d002      	beq.n	80025b2 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80025ac:	2301      	movs	r3, #1
 80025ae:	73fb      	strb	r3, [r7, #15]
 80025b0:	e001      	b.n	80025b6 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80025b2:	2300      	movs	r3, #0
 80025b4:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80025b6:	7bfb      	ldrb	r3, [r7, #15]
}
 80025b8:	4618      	mov	r0, r3
 80025ba:	3714      	adds	r7, #20
 80025bc:	46bd      	mov	sp, r7
 80025be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025c2:	4770      	bx	lr

080025c4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80025c4:	b480      	push	{r7}
 80025c6:	b083      	sub	sp, #12
 80025c8:	af00      	add	r7, sp, #0
 80025ca:	6078      	str	r0, [r7, #4]
 80025cc:	460b      	mov	r3, r1
 80025ce:	807b      	strh	r3, [r7, #2]
 80025d0:	4613      	mov	r3, r2
 80025d2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80025d4:	787b      	ldrb	r3, [r7, #1]
 80025d6:	2b00      	cmp	r3, #0
 80025d8:	d003      	beq.n	80025e2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80025da:	887a      	ldrh	r2, [r7, #2]
 80025dc:	687b      	ldr	r3, [r7, #4]
 80025de:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80025e0:	e002      	b.n	80025e8 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80025e2:	887a      	ldrh	r2, [r7, #2]
 80025e4:	687b      	ldr	r3, [r7, #4]
 80025e6:	629a      	str	r2, [r3, #40]	@ 0x28
}
 80025e8:	bf00      	nop
 80025ea:	370c      	adds	r7, #12
 80025ec:	46bd      	mov	sp, r7
 80025ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025f2:	4770      	bx	lr

080025f4 <HAL_GPIO_TogglePin>:
  * @param  GPIOx where x can be (A..H) to select the GPIO peripheral for STM32L4 family
  * @param  GPIO_Pin specifies the pin to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80025f4:	b480      	push	{r7}
 80025f6:	b085      	sub	sp, #20
 80025f8:	af00      	add	r7, sp, #0
 80025fa:	6078      	str	r0, [r7, #4]
 80025fc:	460b      	mov	r3, r1
 80025fe:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8002600:	687b      	ldr	r3, [r7, #4]
 8002602:	695b      	ldr	r3, [r3, #20]
 8002604:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8002606:	887a      	ldrh	r2, [r7, #2]
 8002608:	68fb      	ldr	r3, [r7, #12]
 800260a:	4013      	ands	r3, r2
 800260c:	041a      	lsls	r2, r3, #16
 800260e:	68fb      	ldr	r3, [r7, #12]
 8002610:	43d9      	mvns	r1, r3
 8002612:	887b      	ldrh	r3, [r7, #2]
 8002614:	400b      	ands	r3, r1
 8002616:	431a      	orrs	r2, r3
 8002618:	687b      	ldr	r3, [r7, #4]
 800261a:	619a      	str	r2, [r3, #24]
}
 800261c:	bf00      	nop
 800261e:	3714      	adds	r7, #20
 8002620:	46bd      	mov	sp, r7
 8002622:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002626:	4770      	bx	lr

08002628 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8002628:	b580      	push	{r7, lr}
 800262a:	b082      	sub	sp, #8
 800262c:	af00      	add	r7, sp, #0
 800262e:	4603      	mov	r3, r0
 8002630:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8002632:	4b08      	ldr	r3, [pc, #32]	@ (8002654 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002634:	695a      	ldr	r2, [r3, #20]
 8002636:	88fb      	ldrh	r3, [r7, #6]
 8002638:	4013      	ands	r3, r2
 800263a:	2b00      	cmp	r3, #0
 800263c:	d006      	beq.n	800264c <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800263e:	4a05      	ldr	r2, [pc, #20]	@ (8002654 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002640:	88fb      	ldrh	r3, [r7, #6]
 8002642:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8002644:	88fb      	ldrh	r3, [r7, #6]
 8002646:	4618      	mov	r0, r3
 8002648:	f7fe fe94 	bl	8001374 <HAL_GPIO_EXTI_Callback>
  }
}
 800264c:	bf00      	nop
 800264e:	3708      	adds	r7, #8
 8002650:	46bd      	mov	sp, r7
 8002652:	bd80      	pop	{r7, pc}
 8002654:	40010400 	.word	0x40010400

08002658 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8002658:	b480      	push	{r7}
 800265a:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 800265c:	4b04      	ldr	r3, [pc, #16]	@ (8002670 <HAL_PWREx_GetVoltageRange+0x18>)
 800265e:	681b      	ldr	r3, [r3, #0]
 8002660:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
#endif
}
 8002664:	4618      	mov	r0, r3
 8002666:	46bd      	mov	sp, r7
 8002668:	f85d 7b04 	ldr.w	r7, [sp], #4
 800266c:	4770      	bx	lr
 800266e:	bf00      	nop
 8002670:	40007000 	.word	0x40007000

08002674 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8002674:	b480      	push	{r7}
 8002676:	b085      	sub	sp, #20
 8002678:	af00      	add	r7, sp, #0
 800267a:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 800267c:	687b      	ldr	r3, [r7, #4]
 800267e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002682:	d130      	bne.n	80026e6 <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8002684:	4b23      	ldr	r3, [pc, #140]	@ (8002714 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002686:	681b      	ldr	r3, [r3, #0]
 8002688:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800268c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002690:	d038      	beq.n	8002704 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8002692:	4b20      	ldr	r3, [pc, #128]	@ (8002714 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002694:	681b      	ldr	r3, [r3, #0]
 8002696:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800269a:	4a1e      	ldr	r2, [pc, #120]	@ (8002714 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800269c:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80026a0:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80026a2:	4b1d      	ldr	r3, [pc, #116]	@ (8002718 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 80026a4:	681b      	ldr	r3, [r3, #0]
 80026a6:	2232      	movs	r2, #50	@ 0x32
 80026a8:	fb02 f303 	mul.w	r3, r2, r3
 80026ac:	4a1b      	ldr	r2, [pc, #108]	@ (800271c <HAL_PWREx_ControlVoltageScaling+0xa8>)
 80026ae:	fba2 2303 	umull	r2, r3, r2, r3
 80026b2:	0c9b      	lsrs	r3, r3, #18
 80026b4:	3301      	adds	r3, #1
 80026b6:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80026b8:	e002      	b.n	80026c0 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 80026ba:	68fb      	ldr	r3, [r7, #12]
 80026bc:	3b01      	subs	r3, #1
 80026be:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80026c0:	4b14      	ldr	r3, [pc, #80]	@ (8002714 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80026c2:	695b      	ldr	r3, [r3, #20]
 80026c4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80026c8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80026cc:	d102      	bne.n	80026d4 <HAL_PWREx_ControlVoltageScaling+0x60>
 80026ce:	68fb      	ldr	r3, [r7, #12]
 80026d0:	2b00      	cmp	r3, #0
 80026d2:	d1f2      	bne.n	80026ba <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80026d4:	4b0f      	ldr	r3, [pc, #60]	@ (8002714 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80026d6:	695b      	ldr	r3, [r3, #20]
 80026d8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80026dc:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80026e0:	d110      	bne.n	8002704 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 80026e2:	2303      	movs	r3, #3
 80026e4:	e00f      	b.n	8002706 <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 80026e6:	4b0b      	ldr	r3, [pc, #44]	@ (8002714 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80026e8:	681b      	ldr	r3, [r3, #0]
 80026ea:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80026ee:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80026f2:	d007      	beq.n	8002704 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 80026f4:	4b07      	ldr	r3, [pc, #28]	@ (8002714 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80026f6:	681b      	ldr	r3, [r3, #0]
 80026f8:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80026fc:	4a05      	ldr	r2, [pc, #20]	@ (8002714 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80026fe:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8002702:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8002704:	2300      	movs	r3, #0
}
 8002706:	4618      	mov	r0, r3
 8002708:	3714      	adds	r7, #20
 800270a:	46bd      	mov	sp, r7
 800270c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002710:	4770      	bx	lr
 8002712:	bf00      	nop
 8002714:	40007000 	.word	0x40007000
 8002718:	20000014 	.word	0x20000014
 800271c:	431bde83 	.word	0x431bde83

08002720 <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002720:	b580      	push	{r7, lr}
 8002722:	b088      	sub	sp, #32
 8002724:	af00      	add	r7, sp, #0
 8002726:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8002728:	687b      	ldr	r3, [r7, #4]
 800272a:	2b00      	cmp	r3, #0
 800272c:	d102      	bne.n	8002734 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 800272e:	2301      	movs	r3, #1
 8002730:	f000 bc02 	b.w	8002f38 <HAL_RCC_OscConfig+0x818>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002734:	4b96      	ldr	r3, [pc, #600]	@ (8002990 <HAL_RCC_OscConfig+0x270>)
 8002736:	689b      	ldr	r3, [r3, #8]
 8002738:	f003 030c 	and.w	r3, r3, #12
 800273c:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 800273e:	4b94      	ldr	r3, [pc, #592]	@ (8002990 <HAL_RCC_OscConfig+0x270>)
 8002740:	68db      	ldr	r3, [r3, #12]
 8002742:	f003 0303 	and.w	r3, r3, #3
 8002746:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8002748:	687b      	ldr	r3, [r7, #4]
 800274a:	681b      	ldr	r3, [r3, #0]
 800274c:	f003 0310 	and.w	r3, r3, #16
 8002750:	2b00      	cmp	r3, #0
 8002752:	f000 80e4 	beq.w	800291e <HAL_RCC_OscConfig+0x1fe>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8002756:	69bb      	ldr	r3, [r7, #24]
 8002758:	2b00      	cmp	r3, #0
 800275a:	d007      	beq.n	800276c <HAL_RCC_OscConfig+0x4c>
 800275c:	69bb      	ldr	r3, [r7, #24]
 800275e:	2b0c      	cmp	r3, #12
 8002760:	f040 808b 	bne.w	800287a <HAL_RCC_OscConfig+0x15a>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8002764:	697b      	ldr	r3, [r7, #20]
 8002766:	2b01      	cmp	r3, #1
 8002768:	f040 8087 	bne.w	800287a <HAL_RCC_OscConfig+0x15a>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 800276c:	4b88      	ldr	r3, [pc, #544]	@ (8002990 <HAL_RCC_OscConfig+0x270>)
 800276e:	681b      	ldr	r3, [r3, #0]
 8002770:	f003 0302 	and.w	r3, r3, #2
 8002774:	2b00      	cmp	r3, #0
 8002776:	d005      	beq.n	8002784 <HAL_RCC_OscConfig+0x64>
 8002778:	687b      	ldr	r3, [r7, #4]
 800277a:	699b      	ldr	r3, [r3, #24]
 800277c:	2b00      	cmp	r3, #0
 800277e:	d101      	bne.n	8002784 <HAL_RCC_OscConfig+0x64>
      {
        return HAL_ERROR;
 8002780:	2301      	movs	r3, #1
 8002782:	e3d9      	b.n	8002f38 <HAL_RCC_OscConfig+0x818>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8002784:	687b      	ldr	r3, [r7, #4]
 8002786:	6a1a      	ldr	r2, [r3, #32]
 8002788:	4b81      	ldr	r3, [pc, #516]	@ (8002990 <HAL_RCC_OscConfig+0x270>)
 800278a:	681b      	ldr	r3, [r3, #0]
 800278c:	f003 0308 	and.w	r3, r3, #8
 8002790:	2b00      	cmp	r3, #0
 8002792:	d004      	beq.n	800279e <HAL_RCC_OscConfig+0x7e>
 8002794:	4b7e      	ldr	r3, [pc, #504]	@ (8002990 <HAL_RCC_OscConfig+0x270>)
 8002796:	681b      	ldr	r3, [r3, #0]
 8002798:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800279c:	e005      	b.n	80027aa <HAL_RCC_OscConfig+0x8a>
 800279e:	4b7c      	ldr	r3, [pc, #496]	@ (8002990 <HAL_RCC_OscConfig+0x270>)
 80027a0:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80027a4:	091b      	lsrs	r3, r3, #4
 80027a6:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80027aa:	4293      	cmp	r3, r2
 80027ac:	d223      	bcs.n	80027f6 <HAL_RCC_OscConfig+0xd6>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80027ae:	687b      	ldr	r3, [r7, #4]
 80027b0:	6a1b      	ldr	r3, [r3, #32]
 80027b2:	4618      	mov	r0, r3
 80027b4:	f000 fdbe 	bl	8003334 <RCC_SetFlashLatencyFromMSIRange>
 80027b8:	4603      	mov	r3, r0
 80027ba:	2b00      	cmp	r3, #0
 80027bc:	d001      	beq.n	80027c2 <HAL_RCC_OscConfig+0xa2>
          {
            return HAL_ERROR;
 80027be:	2301      	movs	r3, #1
 80027c0:	e3ba      	b.n	8002f38 <HAL_RCC_OscConfig+0x818>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80027c2:	4b73      	ldr	r3, [pc, #460]	@ (8002990 <HAL_RCC_OscConfig+0x270>)
 80027c4:	681b      	ldr	r3, [r3, #0]
 80027c6:	4a72      	ldr	r2, [pc, #456]	@ (8002990 <HAL_RCC_OscConfig+0x270>)
 80027c8:	f043 0308 	orr.w	r3, r3, #8
 80027cc:	6013      	str	r3, [r2, #0]
 80027ce:	4b70      	ldr	r3, [pc, #448]	@ (8002990 <HAL_RCC_OscConfig+0x270>)
 80027d0:	681b      	ldr	r3, [r3, #0]
 80027d2:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80027d6:	687b      	ldr	r3, [r7, #4]
 80027d8:	6a1b      	ldr	r3, [r3, #32]
 80027da:	496d      	ldr	r1, [pc, #436]	@ (8002990 <HAL_RCC_OscConfig+0x270>)
 80027dc:	4313      	orrs	r3, r2
 80027de:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80027e0:	4b6b      	ldr	r3, [pc, #428]	@ (8002990 <HAL_RCC_OscConfig+0x270>)
 80027e2:	685b      	ldr	r3, [r3, #4]
 80027e4:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 80027e8:	687b      	ldr	r3, [r7, #4]
 80027ea:	69db      	ldr	r3, [r3, #28]
 80027ec:	021b      	lsls	r3, r3, #8
 80027ee:	4968      	ldr	r1, [pc, #416]	@ (8002990 <HAL_RCC_OscConfig+0x270>)
 80027f0:	4313      	orrs	r3, r2
 80027f2:	604b      	str	r3, [r1, #4]
 80027f4:	e025      	b.n	8002842 <HAL_RCC_OscConfig+0x122>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80027f6:	4b66      	ldr	r3, [pc, #408]	@ (8002990 <HAL_RCC_OscConfig+0x270>)
 80027f8:	681b      	ldr	r3, [r3, #0]
 80027fa:	4a65      	ldr	r2, [pc, #404]	@ (8002990 <HAL_RCC_OscConfig+0x270>)
 80027fc:	f043 0308 	orr.w	r3, r3, #8
 8002800:	6013      	str	r3, [r2, #0]
 8002802:	4b63      	ldr	r3, [pc, #396]	@ (8002990 <HAL_RCC_OscConfig+0x270>)
 8002804:	681b      	ldr	r3, [r3, #0]
 8002806:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800280a:	687b      	ldr	r3, [r7, #4]
 800280c:	6a1b      	ldr	r3, [r3, #32]
 800280e:	4960      	ldr	r1, [pc, #384]	@ (8002990 <HAL_RCC_OscConfig+0x270>)
 8002810:	4313      	orrs	r3, r2
 8002812:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002814:	4b5e      	ldr	r3, [pc, #376]	@ (8002990 <HAL_RCC_OscConfig+0x270>)
 8002816:	685b      	ldr	r3, [r3, #4]
 8002818:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 800281c:	687b      	ldr	r3, [r7, #4]
 800281e:	69db      	ldr	r3, [r3, #28]
 8002820:	021b      	lsls	r3, r3, #8
 8002822:	495b      	ldr	r1, [pc, #364]	@ (8002990 <HAL_RCC_OscConfig+0x270>)
 8002824:	4313      	orrs	r3, r2
 8002826:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8002828:	69bb      	ldr	r3, [r7, #24]
 800282a:	2b00      	cmp	r3, #0
 800282c:	d109      	bne.n	8002842 <HAL_RCC_OscConfig+0x122>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800282e:	687b      	ldr	r3, [r7, #4]
 8002830:	6a1b      	ldr	r3, [r3, #32]
 8002832:	4618      	mov	r0, r3
 8002834:	f000 fd7e 	bl	8003334 <RCC_SetFlashLatencyFromMSIRange>
 8002838:	4603      	mov	r3, r0
 800283a:	2b00      	cmp	r3, #0
 800283c:	d001      	beq.n	8002842 <HAL_RCC_OscConfig+0x122>
            {
              return HAL_ERROR;
 800283e:	2301      	movs	r3, #1
 8002840:	e37a      	b.n	8002f38 <HAL_RCC_OscConfig+0x818>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8002842:	f000 fc81 	bl	8003148 <HAL_RCC_GetSysClockFreq>
 8002846:	4602      	mov	r2, r0
 8002848:	4b51      	ldr	r3, [pc, #324]	@ (8002990 <HAL_RCC_OscConfig+0x270>)
 800284a:	689b      	ldr	r3, [r3, #8]
 800284c:	091b      	lsrs	r3, r3, #4
 800284e:	f003 030f 	and.w	r3, r3, #15
 8002852:	4950      	ldr	r1, [pc, #320]	@ (8002994 <HAL_RCC_OscConfig+0x274>)
 8002854:	5ccb      	ldrb	r3, [r1, r3]
 8002856:	f003 031f 	and.w	r3, r3, #31
 800285a:	fa22 f303 	lsr.w	r3, r2, r3
 800285e:	4a4e      	ldr	r2, [pc, #312]	@ (8002998 <HAL_RCC_OscConfig+0x278>)
 8002860:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8002862:	4b4e      	ldr	r3, [pc, #312]	@ (800299c <HAL_RCC_OscConfig+0x27c>)
 8002864:	681b      	ldr	r3, [r3, #0]
 8002866:	4618      	mov	r0, r3
 8002868:	f7ff fa68 	bl	8001d3c <HAL_InitTick>
 800286c:	4603      	mov	r3, r0
 800286e:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8002870:	7bfb      	ldrb	r3, [r7, #15]
 8002872:	2b00      	cmp	r3, #0
 8002874:	d052      	beq.n	800291c <HAL_RCC_OscConfig+0x1fc>
        {
          return status;
 8002876:	7bfb      	ldrb	r3, [r7, #15]
 8002878:	e35e      	b.n	8002f38 <HAL_RCC_OscConfig+0x818>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 800287a:	687b      	ldr	r3, [r7, #4]
 800287c:	699b      	ldr	r3, [r3, #24]
 800287e:	2b00      	cmp	r3, #0
 8002880:	d032      	beq.n	80028e8 <HAL_RCC_OscConfig+0x1c8>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8002882:	4b43      	ldr	r3, [pc, #268]	@ (8002990 <HAL_RCC_OscConfig+0x270>)
 8002884:	681b      	ldr	r3, [r3, #0]
 8002886:	4a42      	ldr	r2, [pc, #264]	@ (8002990 <HAL_RCC_OscConfig+0x270>)
 8002888:	f043 0301 	orr.w	r3, r3, #1
 800288c:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 800288e:	f7ff fb97 	bl	8001fc0 <HAL_GetTick>
 8002892:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8002894:	e008      	b.n	80028a8 <HAL_RCC_OscConfig+0x188>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8002896:	f7ff fb93 	bl	8001fc0 <HAL_GetTick>
 800289a:	4602      	mov	r2, r0
 800289c:	693b      	ldr	r3, [r7, #16]
 800289e:	1ad3      	subs	r3, r2, r3
 80028a0:	2b02      	cmp	r3, #2
 80028a2:	d901      	bls.n	80028a8 <HAL_RCC_OscConfig+0x188>
          {
            return HAL_TIMEOUT;
 80028a4:	2303      	movs	r3, #3
 80028a6:	e347      	b.n	8002f38 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80028a8:	4b39      	ldr	r3, [pc, #228]	@ (8002990 <HAL_RCC_OscConfig+0x270>)
 80028aa:	681b      	ldr	r3, [r3, #0]
 80028ac:	f003 0302 	and.w	r3, r3, #2
 80028b0:	2b00      	cmp	r3, #0
 80028b2:	d0f0      	beq.n	8002896 <HAL_RCC_OscConfig+0x176>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80028b4:	4b36      	ldr	r3, [pc, #216]	@ (8002990 <HAL_RCC_OscConfig+0x270>)
 80028b6:	681b      	ldr	r3, [r3, #0]
 80028b8:	4a35      	ldr	r2, [pc, #212]	@ (8002990 <HAL_RCC_OscConfig+0x270>)
 80028ba:	f043 0308 	orr.w	r3, r3, #8
 80028be:	6013      	str	r3, [r2, #0]
 80028c0:	4b33      	ldr	r3, [pc, #204]	@ (8002990 <HAL_RCC_OscConfig+0x270>)
 80028c2:	681b      	ldr	r3, [r3, #0]
 80028c4:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80028c8:	687b      	ldr	r3, [r7, #4]
 80028ca:	6a1b      	ldr	r3, [r3, #32]
 80028cc:	4930      	ldr	r1, [pc, #192]	@ (8002990 <HAL_RCC_OscConfig+0x270>)
 80028ce:	4313      	orrs	r3, r2
 80028d0:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80028d2:	4b2f      	ldr	r3, [pc, #188]	@ (8002990 <HAL_RCC_OscConfig+0x270>)
 80028d4:	685b      	ldr	r3, [r3, #4]
 80028d6:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 80028da:	687b      	ldr	r3, [r7, #4]
 80028dc:	69db      	ldr	r3, [r3, #28]
 80028de:	021b      	lsls	r3, r3, #8
 80028e0:	492b      	ldr	r1, [pc, #172]	@ (8002990 <HAL_RCC_OscConfig+0x270>)
 80028e2:	4313      	orrs	r3, r2
 80028e4:	604b      	str	r3, [r1, #4]
 80028e6:	e01a      	b.n	800291e <HAL_RCC_OscConfig+0x1fe>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 80028e8:	4b29      	ldr	r3, [pc, #164]	@ (8002990 <HAL_RCC_OscConfig+0x270>)
 80028ea:	681b      	ldr	r3, [r3, #0]
 80028ec:	4a28      	ldr	r2, [pc, #160]	@ (8002990 <HAL_RCC_OscConfig+0x270>)
 80028ee:	f023 0301 	bic.w	r3, r3, #1
 80028f2:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80028f4:	f7ff fb64 	bl	8001fc0 <HAL_GetTick>
 80028f8:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80028fa:	e008      	b.n	800290e <HAL_RCC_OscConfig+0x1ee>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80028fc:	f7ff fb60 	bl	8001fc0 <HAL_GetTick>
 8002900:	4602      	mov	r2, r0
 8002902:	693b      	ldr	r3, [r7, #16]
 8002904:	1ad3      	subs	r3, r2, r3
 8002906:	2b02      	cmp	r3, #2
 8002908:	d901      	bls.n	800290e <HAL_RCC_OscConfig+0x1ee>
          {
            return HAL_TIMEOUT;
 800290a:	2303      	movs	r3, #3
 800290c:	e314      	b.n	8002f38 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 800290e:	4b20      	ldr	r3, [pc, #128]	@ (8002990 <HAL_RCC_OscConfig+0x270>)
 8002910:	681b      	ldr	r3, [r3, #0]
 8002912:	f003 0302 	and.w	r3, r3, #2
 8002916:	2b00      	cmp	r3, #0
 8002918:	d1f0      	bne.n	80028fc <HAL_RCC_OscConfig+0x1dc>
 800291a:	e000      	b.n	800291e <HAL_RCC_OscConfig+0x1fe>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 800291c:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800291e:	687b      	ldr	r3, [r7, #4]
 8002920:	681b      	ldr	r3, [r3, #0]
 8002922:	f003 0301 	and.w	r3, r3, #1
 8002926:	2b00      	cmp	r3, #0
 8002928:	d073      	beq.n	8002a12 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 800292a:	69bb      	ldr	r3, [r7, #24]
 800292c:	2b08      	cmp	r3, #8
 800292e:	d005      	beq.n	800293c <HAL_RCC_OscConfig+0x21c>
 8002930:	69bb      	ldr	r3, [r7, #24]
 8002932:	2b0c      	cmp	r3, #12
 8002934:	d10e      	bne.n	8002954 <HAL_RCC_OscConfig+0x234>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8002936:	697b      	ldr	r3, [r7, #20]
 8002938:	2b03      	cmp	r3, #3
 800293a:	d10b      	bne.n	8002954 <HAL_RCC_OscConfig+0x234>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800293c:	4b14      	ldr	r3, [pc, #80]	@ (8002990 <HAL_RCC_OscConfig+0x270>)
 800293e:	681b      	ldr	r3, [r3, #0]
 8002940:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002944:	2b00      	cmp	r3, #0
 8002946:	d063      	beq.n	8002a10 <HAL_RCC_OscConfig+0x2f0>
 8002948:	687b      	ldr	r3, [r7, #4]
 800294a:	685b      	ldr	r3, [r3, #4]
 800294c:	2b00      	cmp	r3, #0
 800294e:	d15f      	bne.n	8002a10 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8002950:	2301      	movs	r3, #1
 8002952:	e2f1      	b.n	8002f38 <HAL_RCC_OscConfig+0x818>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002954:	687b      	ldr	r3, [r7, #4]
 8002956:	685b      	ldr	r3, [r3, #4]
 8002958:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800295c:	d106      	bne.n	800296c <HAL_RCC_OscConfig+0x24c>
 800295e:	4b0c      	ldr	r3, [pc, #48]	@ (8002990 <HAL_RCC_OscConfig+0x270>)
 8002960:	681b      	ldr	r3, [r3, #0]
 8002962:	4a0b      	ldr	r2, [pc, #44]	@ (8002990 <HAL_RCC_OscConfig+0x270>)
 8002964:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002968:	6013      	str	r3, [r2, #0]
 800296a:	e025      	b.n	80029b8 <HAL_RCC_OscConfig+0x298>
 800296c:	687b      	ldr	r3, [r7, #4]
 800296e:	685b      	ldr	r3, [r3, #4]
 8002970:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002974:	d114      	bne.n	80029a0 <HAL_RCC_OscConfig+0x280>
 8002976:	4b06      	ldr	r3, [pc, #24]	@ (8002990 <HAL_RCC_OscConfig+0x270>)
 8002978:	681b      	ldr	r3, [r3, #0]
 800297a:	4a05      	ldr	r2, [pc, #20]	@ (8002990 <HAL_RCC_OscConfig+0x270>)
 800297c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002980:	6013      	str	r3, [r2, #0]
 8002982:	4b03      	ldr	r3, [pc, #12]	@ (8002990 <HAL_RCC_OscConfig+0x270>)
 8002984:	681b      	ldr	r3, [r3, #0]
 8002986:	4a02      	ldr	r2, [pc, #8]	@ (8002990 <HAL_RCC_OscConfig+0x270>)
 8002988:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800298c:	6013      	str	r3, [r2, #0]
 800298e:	e013      	b.n	80029b8 <HAL_RCC_OscConfig+0x298>
 8002990:	40021000 	.word	0x40021000
 8002994:	08009df4 	.word	0x08009df4
 8002998:	20000014 	.word	0x20000014
 800299c:	20000018 	.word	0x20000018
 80029a0:	4ba0      	ldr	r3, [pc, #640]	@ (8002c24 <HAL_RCC_OscConfig+0x504>)
 80029a2:	681b      	ldr	r3, [r3, #0]
 80029a4:	4a9f      	ldr	r2, [pc, #636]	@ (8002c24 <HAL_RCC_OscConfig+0x504>)
 80029a6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80029aa:	6013      	str	r3, [r2, #0]
 80029ac:	4b9d      	ldr	r3, [pc, #628]	@ (8002c24 <HAL_RCC_OscConfig+0x504>)
 80029ae:	681b      	ldr	r3, [r3, #0]
 80029b0:	4a9c      	ldr	r2, [pc, #624]	@ (8002c24 <HAL_RCC_OscConfig+0x504>)
 80029b2:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80029b6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80029b8:	687b      	ldr	r3, [r7, #4]
 80029ba:	685b      	ldr	r3, [r3, #4]
 80029bc:	2b00      	cmp	r3, #0
 80029be:	d013      	beq.n	80029e8 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80029c0:	f7ff fafe 	bl	8001fc0 <HAL_GetTick>
 80029c4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80029c6:	e008      	b.n	80029da <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80029c8:	f7ff fafa 	bl	8001fc0 <HAL_GetTick>
 80029cc:	4602      	mov	r2, r0
 80029ce:	693b      	ldr	r3, [r7, #16]
 80029d0:	1ad3      	subs	r3, r2, r3
 80029d2:	2b64      	cmp	r3, #100	@ 0x64
 80029d4:	d901      	bls.n	80029da <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 80029d6:	2303      	movs	r3, #3
 80029d8:	e2ae      	b.n	8002f38 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80029da:	4b92      	ldr	r3, [pc, #584]	@ (8002c24 <HAL_RCC_OscConfig+0x504>)
 80029dc:	681b      	ldr	r3, [r3, #0]
 80029de:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80029e2:	2b00      	cmp	r3, #0
 80029e4:	d0f0      	beq.n	80029c8 <HAL_RCC_OscConfig+0x2a8>
 80029e6:	e014      	b.n	8002a12 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80029e8:	f7ff faea 	bl	8001fc0 <HAL_GetTick>
 80029ec:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80029ee:	e008      	b.n	8002a02 <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80029f0:	f7ff fae6 	bl	8001fc0 <HAL_GetTick>
 80029f4:	4602      	mov	r2, r0
 80029f6:	693b      	ldr	r3, [r7, #16]
 80029f8:	1ad3      	subs	r3, r2, r3
 80029fa:	2b64      	cmp	r3, #100	@ 0x64
 80029fc:	d901      	bls.n	8002a02 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 80029fe:	2303      	movs	r3, #3
 8002a00:	e29a      	b.n	8002f38 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002a02:	4b88      	ldr	r3, [pc, #544]	@ (8002c24 <HAL_RCC_OscConfig+0x504>)
 8002a04:	681b      	ldr	r3, [r3, #0]
 8002a06:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002a0a:	2b00      	cmp	r3, #0
 8002a0c:	d1f0      	bne.n	80029f0 <HAL_RCC_OscConfig+0x2d0>
 8002a0e:	e000      	b.n	8002a12 <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002a10:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002a12:	687b      	ldr	r3, [r7, #4]
 8002a14:	681b      	ldr	r3, [r3, #0]
 8002a16:	f003 0302 	and.w	r3, r3, #2
 8002a1a:	2b00      	cmp	r3, #0
 8002a1c:	d060      	beq.n	8002ae0 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8002a1e:	69bb      	ldr	r3, [r7, #24]
 8002a20:	2b04      	cmp	r3, #4
 8002a22:	d005      	beq.n	8002a30 <HAL_RCC_OscConfig+0x310>
 8002a24:	69bb      	ldr	r3, [r7, #24]
 8002a26:	2b0c      	cmp	r3, #12
 8002a28:	d119      	bne.n	8002a5e <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8002a2a:	697b      	ldr	r3, [r7, #20]
 8002a2c:	2b02      	cmp	r3, #2
 8002a2e:	d116      	bne.n	8002a5e <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002a30:	4b7c      	ldr	r3, [pc, #496]	@ (8002c24 <HAL_RCC_OscConfig+0x504>)
 8002a32:	681b      	ldr	r3, [r3, #0]
 8002a34:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002a38:	2b00      	cmp	r3, #0
 8002a3a:	d005      	beq.n	8002a48 <HAL_RCC_OscConfig+0x328>
 8002a3c:	687b      	ldr	r3, [r7, #4]
 8002a3e:	68db      	ldr	r3, [r3, #12]
 8002a40:	2b00      	cmp	r3, #0
 8002a42:	d101      	bne.n	8002a48 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8002a44:	2301      	movs	r3, #1
 8002a46:	e277      	b.n	8002f38 <HAL_RCC_OscConfig+0x818>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002a48:	4b76      	ldr	r3, [pc, #472]	@ (8002c24 <HAL_RCC_OscConfig+0x504>)
 8002a4a:	685b      	ldr	r3, [r3, #4]
 8002a4c:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8002a50:	687b      	ldr	r3, [r7, #4]
 8002a52:	691b      	ldr	r3, [r3, #16]
 8002a54:	061b      	lsls	r3, r3, #24
 8002a56:	4973      	ldr	r1, [pc, #460]	@ (8002c24 <HAL_RCC_OscConfig+0x504>)
 8002a58:	4313      	orrs	r3, r2
 8002a5a:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002a5c:	e040      	b.n	8002ae0 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002a5e:	687b      	ldr	r3, [r7, #4]
 8002a60:	68db      	ldr	r3, [r3, #12]
 8002a62:	2b00      	cmp	r3, #0
 8002a64:	d023      	beq.n	8002aae <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002a66:	4b6f      	ldr	r3, [pc, #444]	@ (8002c24 <HAL_RCC_OscConfig+0x504>)
 8002a68:	681b      	ldr	r3, [r3, #0]
 8002a6a:	4a6e      	ldr	r2, [pc, #440]	@ (8002c24 <HAL_RCC_OscConfig+0x504>)
 8002a6c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002a70:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002a72:	f7ff faa5 	bl	8001fc0 <HAL_GetTick>
 8002a76:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002a78:	e008      	b.n	8002a8c <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002a7a:	f7ff faa1 	bl	8001fc0 <HAL_GetTick>
 8002a7e:	4602      	mov	r2, r0
 8002a80:	693b      	ldr	r3, [r7, #16]
 8002a82:	1ad3      	subs	r3, r2, r3
 8002a84:	2b02      	cmp	r3, #2
 8002a86:	d901      	bls.n	8002a8c <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8002a88:	2303      	movs	r3, #3
 8002a8a:	e255      	b.n	8002f38 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002a8c:	4b65      	ldr	r3, [pc, #404]	@ (8002c24 <HAL_RCC_OscConfig+0x504>)
 8002a8e:	681b      	ldr	r3, [r3, #0]
 8002a90:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002a94:	2b00      	cmp	r3, #0
 8002a96:	d0f0      	beq.n	8002a7a <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002a98:	4b62      	ldr	r3, [pc, #392]	@ (8002c24 <HAL_RCC_OscConfig+0x504>)
 8002a9a:	685b      	ldr	r3, [r3, #4]
 8002a9c:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8002aa0:	687b      	ldr	r3, [r7, #4]
 8002aa2:	691b      	ldr	r3, [r3, #16]
 8002aa4:	061b      	lsls	r3, r3, #24
 8002aa6:	495f      	ldr	r1, [pc, #380]	@ (8002c24 <HAL_RCC_OscConfig+0x504>)
 8002aa8:	4313      	orrs	r3, r2
 8002aaa:	604b      	str	r3, [r1, #4]
 8002aac:	e018      	b.n	8002ae0 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002aae:	4b5d      	ldr	r3, [pc, #372]	@ (8002c24 <HAL_RCC_OscConfig+0x504>)
 8002ab0:	681b      	ldr	r3, [r3, #0]
 8002ab2:	4a5c      	ldr	r2, [pc, #368]	@ (8002c24 <HAL_RCC_OscConfig+0x504>)
 8002ab4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8002ab8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002aba:	f7ff fa81 	bl	8001fc0 <HAL_GetTick>
 8002abe:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002ac0:	e008      	b.n	8002ad4 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002ac2:	f7ff fa7d 	bl	8001fc0 <HAL_GetTick>
 8002ac6:	4602      	mov	r2, r0
 8002ac8:	693b      	ldr	r3, [r7, #16]
 8002aca:	1ad3      	subs	r3, r2, r3
 8002acc:	2b02      	cmp	r3, #2
 8002ace:	d901      	bls.n	8002ad4 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8002ad0:	2303      	movs	r3, #3
 8002ad2:	e231      	b.n	8002f38 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002ad4:	4b53      	ldr	r3, [pc, #332]	@ (8002c24 <HAL_RCC_OscConfig+0x504>)
 8002ad6:	681b      	ldr	r3, [r3, #0]
 8002ad8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002adc:	2b00      	cmp	r3, #0
 8002ade:	d1f0      	bne.n	8002ac2 <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002ae0:	687b      	ldr	r3, [r7, #4]
 8002ae2:	681b      	ldr	r3, [r3, #0]
 8002ae4:	f003 0308 	and.w	r3, r3, #8
 8002ae8:	2b00      	cmp	r3, #0
 8002aea:	d03c      	beq.n	8002b66 <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002aec:	687b      	ldr	r3, [r7, #4]
 8002aee:	695b      	ldr	r3, [r3, #20]
 8002af0:	2b00      	cmp	r3, #0
 8002af2:	d01c      	beq.n	8002b2e <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002af4:	4b4b      	ldr	r3, [pc, #300]	@ (8002c24 <HAL_RCC_OscConfig+0x504>)
 8002af6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002afa:	4a4a      	ldr	r2, [pc, #296]	@ (8002c24 <HAL_RCC_OscConfig+0x504>)
 8002afc:	f043 0301 	orr.w	r3, r3, #1
 8002b00:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002b04:	f7ff fa5c 	bl	8001fc0 <HAL_GetTick>
 8002b08:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002b0a:	e008      	b.n	8002b1e <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002b0c:	f7ff fa58 	bl	8001fc0 <HAL_GetTick>
 8002b10:	4602      	mov	r2, r0
 8002b12:	693b      	ldr	r3, [r7, #16]
 8002b14:	1ad3      	subs	r3, r2, r3
 8002b16:	2b02      	cmp	r3, #2
 8002b18:	d901      	bls.n	8002b1e <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8002b1a:	2303      	movs	r3, #3
 8002b1c:	e20c      	b.n	8002f38 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002b1e:	4b41      	ldr	r3, [pc, #260]	@ (8002c24 <HAL_RCC_OscConfig+0x504>)
 8002b20:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002b24:	f003 0302 	and.w	r3, r3, #2
 8002b28:	2b00      	cmp	r3, #0
 8002b2a:	d0ef      	beq.n	8002b0c <HAL_RCC_OscConfig+0x3ec>
 8002b2c:	e01b      	b.n	8002b66 <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002b2e:	4b3d      	ldr	r3, [pc, #244]	@ (8002c24 <HAL_RCC_OscConfig+0x504>)
 8002b30:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002b34:	4a3b      	ldr	r2, [pc, #236]	@ (8002c24 <HAL_RCC_OscConfig+0x504>)
 8002b36:	f023 0301 	bic.w	r3, r3, #1
 8002b3a:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002b3e:	f7ff fa3f 	bl	8001fc0 <HAL_GetTick>
 8002b42:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002b44:	e008      	b.n	8002b58 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002b46:	f7ff fa3b 	bl	8001fc0 <HAL_GetTick>
 8002b4a:	4602      	mov	r2, r0
 8002b4c:	693b      	ldr	r3, [r7, #16]
 8002b4e:	1ad3      	subs	r3, r2, r3
 8002b50:	2b02      	cmp	r3, #2
 8002b52:	d901      	bls.n	8002b58 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8002b54:	2303      	movs	r3, #3
 8002b56:	e1ef      	b.n	8002f38 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002b58:	4b32      	ldr	r3, [pc, #200]	@ (8002c24 <HAL_RCC_OscConfig+0x504>)
 8002b5a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002b5e:	f003 0302 	and.w	r3, r3, #2
 8002b62:	2b00      	cmp	r3, #0
 8002b64:	d1ef      	bne.n	8002b46 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002b66:	687b      	ldr	r3, [r7, #4]
 8002b68:	681b      	ldr	r3, [r3, #0]
 8002b6a:	f003 0304 	and.w	r3, r3, #4
 8002b6e:	2b00      	cmp	r3, #0
 8002b70:	f000 80a6 	beq.w	8002cc0 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002b74:	2300      	movs	r3, #0
 8002b76:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8002b78:	4b2a      	ldr	r3, [pc, #168]	@ (8002c24 <HAL_RCC_OscConfig+0x504>)
 8002b7a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002b7c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002b80:	2b00      	cmp	r3, #0
 8002b82:	d10d      	bne.n	8002ba0 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002b84:	4b27      	ldr	r3, [pc, #156]	@ (8002c24 <HAL_RCC_OscConfig+0x504>)
 8002b86:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002b88:	4a26      	ldr	r2, [pc, #152]	@ (8002c24 <HAL_RCC_OscConfig+0x504>)
 8002b8a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002b8e:	6593      	str	r3, [r2, #88]	@ 0x58
 8002b90:	4b24      	ldr	r3, [pc, #144]	@ (8002c24 <HAL_RCC_OscConfig+0x504>)
 8002b92:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002b94:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002b98:	60bb      	str	r3, [r7, #8]
 8002b9a:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002b9c:	2301      	movs	r3, #1
 8002b9e:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002ba0:	4b21      	ldr	r3, [pc, #132]	@ (8002c28 <HAL_RCC_OscConfig+0x508>)
 8002ba2:	681b      	ldr	r3, [r3, #0]
 8002ba4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002ba8:	2b00      	cmp	r3, #0
 8002baa:	d118      	bne.n	8002bde <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002bac:	4b1e      	ldr	r3, [pc, #120]	@ (8002c28 <HAL_RCC_OscConfig+0x508>)
 8002bae:	681b      	ldr	r3, [r3, #0]
 8002bb0:	4a1d      	ldr	r2, [pc, #116]	@ (8002c28 <HAL_RCC_OscConfig+0x508>)
 8002bb2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002bb6:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002bb8:	f7ff fa02 	bl	8001fc0 <HAL_GetTick>
 8002bbc:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002bbe:	e008      	b.n	8002bd2 <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002bc0:	f7ff f9fe 	bl	8001fc0 <HAL_GetTick>
 8002bc4:	4602      	mov	r2, r0
 8002bc6:	693b      	ldr	r3, [r7, #16]
 8002bc8:	1ad3      	subs	r3, r2, r3
 8002bca:	2b02      	cmp	r3, #2
 8002bcc:	d901      	bls.n	8002bd2 <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8002bce:	2303      	movs	r3, #3
 8002bd0:	e1b2      	b.n	8002f38 <HAL_RCC_OscConfig+0x818>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002bd2:	4b15      	ldr	r3, [pc, #84]	@ (8002c28 <HAL_RCC_OscConfig+0x508>)
 8002bd4:	681b      	ldr	r3, [r3, #0]
 8002bd6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002bda:	2b00      	cmp	r3, #0
 8002bdc:	d0f0      	beq.n	8002bc0 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002bde:	687b      	ldr	r3, [r7, #4]
 8002be0:	689b      	ldr	r3, [r3, #8]
 8002be2:	2b01      	cmp	r3, #1
 8002be4:	d108      	bne.n	8002bf8 <HAL_RCC_OscConfig+0x4d8>
 8002be6:	4b0f      	ldr	r3, [pc, #60]	@ (8002c24 <HAL_RCC_OscConfig+0x504>)
 8002be8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002bec:	4a0d      	ldr	r2, [pc, #52]	@ (8002c24 <HAL_RCC_OscConfig+0x504>)
 8002bee:	f043 0301 	orr.w	r3, r3, #1
 8002bf2:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8002bf6:	e029      	b.n	8002c4c <HAL_RCC_OscConfig+0x52c>
 8002bf8:	687b      	ldr	r3, [r7, #4]
 8002bfa:	689b      	ldr	r3, [r3, #8]
 8002bfc:	2b05      	cmp	r3, #5
 8002bfe:	d115      	bne.n	8002c2c <HAL_RCC_OscConfig+0x50c>
 8002c00:	4b08      	ldr	r3, [pc, #32]	@ (8002c24 <HAL_RCC_OscConfig+0x504>)
 8002c02:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002c06:	4a07      	ldr	r2, [pc, #28]	@ (8002c24 <HAL_RCC_OscConfig+0x504>)
 8002c08:	f043 0304 	orr.w	r3, r3, #4
 8002c0c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8002c10:	4b04      	ldr	r3, [pc, #16]	@ (8002c24 <HAL_RCC_OscConfig+0x504>)
 8002c12:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002c16:	4a03      	ldr	r2, [pc, #12]	@ (8002c24 <HAL_RCC_OscConfig+0x504>)
 8002c18:	f043 0301 	orr.w	r3, r3, #1
 8002c1c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8002c20:	e014      	b.n	8002c4c <HAL_RCC_OscConfig+0x52c>
 8002c22:	bf00      	nop
 8002c24:	40021000 	.word	0x40021000
 8002c28:	40007000 	.word	0x40007000
 8002c2c:	4b9a      	ldr	r3, [pc, #616]	@ (8002e98 <HAL_RCC_OscConfig+0x778>)
 8002c2e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002c32:	4a99      	ldr	r2, [pc, #612]	@ (8002e98 <HAL_RCC_OscConfig+0x778>)
 8002c34:	f023 0301 	bic.w	r3, r3, #1
 8002c38:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8002c3c:	4b96      	ldr	r3, [pc, #600]	@ (8002e98 <HAL_RCC_OscConfig+0x778>)
 8002c3e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002c42:	4a95      	ldr	r2, [pc, #596]	@ (8002e98 <HAL_RCC_OscConfig+0x778>)
 8002c44:	f023 0304 	bic.w	r3, r3, #4
 8002c48:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002c4c:	687b      	ldr	r3, [r7, #4]
 8002c4e:	689b      	ldr	r3, [r3, #8]
 8002c50:	2b00      	cmp	r3, #0
 8002c52:	d016      	beq.n	8002c82 <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002c54:	f7ff f9b4 	bl	8001fc0 <HAL_GetTick>
 8002c58:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002c5a:	e00a      	b.n	8002c72 <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002c5c:	f7ff f9b0 	bl	8001fc0 <HAL_GetTick>
 8002c60:	4602      	mov	r2, r0
 8002c62:	693b      	ldr	r3, [r7, #16]
 8002c64:	1ad3      	subs	r3, r2, r3
 8002c66:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002c6a:	4293      	cmp	r3, r2
 8002c6c:	d901      	bls.n	8002c72 <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 8002c6e:	2303      	movs	r3, #3
 8002c70:	e162      	b.n	8002f38 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002c72:	4b89      	ldr	r3, [pc, #548]	@ (8002e98 <HAL_RCC_OscConfig+0x778>)
 8002c74:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002c78:	f003 0302 	and.w	r3, r3, #2
 8002c7c:	2b00      	cmp	r3, #0
 8002c7e:	d0ed      	beq.n	8002c5c <HAL_RCC_OscConfig+0x53c>
 8002c80:	e015      	b.n	8002cae <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002c82:	f7ff f99d 	bl	8001fc0 <HAL_GetTick>
 8002c86:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002c88:	e00a      	b.n	8002ca0 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002c8a:	f7ff f999 	bl	8001fc0 <HAL_GetTick>
 8002c8e:	4602      	mov	r2, r0
 8002c90:	693b      	ldr	r3, [r7, #16]
 8002c92:	1ad3      	subs	r3, r2, r3
 8002c94:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002c98:	4293      	cmp	r3, r2
 8002c9a:	d901      	bls.n	8002ca0 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8002c9c:	2303      	movs	r3, #3
 8002c9e:	e14b      	b.n	8002f38 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002ca0:	4b7d      	ldr	r3, [pc, #500]	@ (8002e98 <HAL_RCC_OscConfig+0x778>)
 8002ca2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002ca6:	f003 0302 	and.w	r3, r3, #2
 8002caa:	2b00      	cmp	r3, #0
 8002cac:	d1ed      	bne.n	8002c8a <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002cae:	7ffb      	ldrb	r3, [r7, #31]
 8002cb0:	2b01      	cmp	r3, #1
 8002cb2:	d105      	bne.n	8002cc0 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002cb4:	4b78      	ldr	r3, [pc, #480]	@ (8002e98 <HAL_RCC_OscConfig+0x778>)
 8002cb6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002cb8:	4a77      	ldr	r2, [pc, #476]	@ (8002e98 <HAL_RCC_OscConfig+0x778>)
 8002cba:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002cbe:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8002cc0:	687b      	ldr	r3, [r7, #4]
 8002cc2:	681b      	ldr	r3, [r3, #0]
 8002cc4:	f003 0320 	and.w	r3, r3, #32
 8002cc8:	2b00      	cmp	r3, #0
 8002cca:	d03c      	beq.n	8002d46 <HAL_RCC_OscConfig+0x626>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8002ccc:	687b      	ldr	r3, [r7, #4]
 8002cce:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002cd0:	2b00      	cmp	r3, #0
 8002cd2:	d01c      	beq.n	8002d0e <HAL_RCC_OscConfig+0x5ee>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8002cd4:	4b70      	ldr	r3, [pc, #448]	@ (8002e98 <HAL_RCC_OscConfig+0x778>)
 8002cd6:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8002cda:	4a6f      	ldr	r2, [pc, #444]	@ (8002e98 <HAL_RCC_OscConfig+0x778>)
 8002cdc:	f043 0301 	orr.w	r3, r3, #1
 8002ce0:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002ce4:	f7ff f96c 	bl	8001fc0 <HAL_GetTick>
 8002ce8:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8002cea:	e008      	b.n	8002cfe <HAL_RCC_OscConfig+0x5de>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8002cec:	f7ff f968 	bl	8001fc0 <HAL_GetTick>
 8002cf0:	4602      	mov	r2, r0
 8002cf2:	693b      	ldr	r3, [r7, #16]
 8002cf4:	1ad3      	subs	r3, r2, r3
 8002cf6:	2b02      	cmp	r3, #2
 8002cf8:	d901      	bls.n	8002cfe <HAL_RCC_OscConfig+0x5de>
        {
          return HAL_TIMEOUT;
 8002cfa:	2303      	movs	r3, #3
 8002cfc:	e11c      	b.n	8002f38 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8002cfe:	4b66      	ldr	r3, [pc, #408]	@ (8002e98 <HAL_RCC_OscConfig+0x778>)
 8002d00:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8002d04:	f003 0302 	and.w	r3, r3, #2
 8002d08:	2b00      	cmp	r3, #0
 8002d0a:	d0ef      	beq.n	8002cec <HAL_RCC_OscConfig+0x5cc>
 8002d0c:	e01b      	b.n	8002d46 <HAL_RCC_OscConfig+0x626>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8002d0e:	4b62      	ldr	r3, [pc, #392]	@ (8002e98 <HAL_RCC_OscConfig+0x778>)
 8002d10:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8002d14:	4a60      	ldr	r2, [pc, #384]	@ (8002e98 <HAL_RCC_OscConfig+0x778>)
 8002d16:	f023 0301 	bic.w	r3, r3, #1
 8002d1a:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002d1e:	f7ff f94f 	bl	8001fc0 <HAL_GetTick>
 8002d22:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8002d24:	e008      	b.n	8002d38 <HAL_RCC_OscConfig+0x618>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8002d26:	f7ff f94b 	bl	8001fc0 <HAL_GetTick>
 8002d2a:	4602      	mov	r2, r0
 8002d2c:	693b      	ldr	r3, [r7, #16]
 8002d2e:	1ad3      	subs	r3, r2, r3
 8002d30:	2b02      	cmp	r3, #2
 8002d32:	d901      	bls.n	8002d38 <HAL_RCC_OscConfig+0x618>
        {
          return HAL_TIMEOUT;
 8002d34:	2303      	movs	r3, #3
 8002d36:	e0ff      	b.n	8002f38 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8002d38:	4b57      	ldr	r3, [pc, #348]	@ (8002e98 <HAL_RCC_OscConfig+0x778>)
 8002d3a:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8002d3e:	f003 0302 	and.w	r3, r3, #2
 8002d42:	2b00      	cmp	r3, #0
 8002d44:	d1ef      	bne.n	8002d26 <HAL_RCC_OscConfig+0x606>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8002d46:	687b      	ldr	r3, [r7, #4]
 8002d48:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002d4a:	2b00      	cmp	r3, #0
 8002d4c:	f000 80f3 	beq.w	8002f36 <HAL_RCC_OscConfig+0x816>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8002d50:	687b      	ldr	r3, [r7, #4]
 8002d52:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002d54:	2b02      	cmp	r3, #2
 8002d56:	f040 80c9 	bne.w	8002eec <HAL_RCC_OscConfig+0x7cc>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8002d5a:	4b4f      	ldr	r3, [pc, #316]	@ (8002e98 <HAL_RCC_OscConfig+0x778>)
 8002d5c:	68db      	ldr	r3, [r3, #12]
 8002d5e:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8002d60:	697b      	ldr	r3, [r7, #20]
 8002d62:	f003 0203 	and.w	r2, r3, #3
 8002d66:	687b      	ldr	r3, [r7, #4]
 8002d68:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002d6a:	429a      	cmp	r2, r3
 8002d6c:	d12c      	bne.n	8002dc8 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8002d6e:	697b      	ldr	r3, [r7, #20]
 8002d70:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 8002d74:	687b      	ldr	r3, [r7, #4]
 8002d76:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002d78:	3b01      	subs	r3, #1
 8002d7a:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8002d7c:	429a      	cmp	r2, r3
 8002d7e:	d123      	bne.n	8002dc8 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002d80:	697b      	ldr	r3, [r7, #20]
 8002d82:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8002d86:	687b      	ldr	r3, [r7, #4]
 8002d88:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002d8a:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8002d8c:	429a      	cmp	r2, r3
 8002d8e:	d11b      	bne.n	8002dc8 <HAL_RCC_OscConfig+0x6a8>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8002d90:	697b      	ldr	r3, [r7, #20]
 8002d92:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 8002d96:	687b      	ldr	r3, [r7, #4]
 8002d98:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002d9a:	06db      	lsls	r3, r3, #27
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002d9c:	429a      	cmp	r2, r3
 8002d9e:	d113      	bne.n	8002dc8 <HAL_RCC_OscConfig+0x6a8>
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002da0:	697b      	ldr	r3, [r7, #20]
 8002da2:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8002da6:	687b      	ldr	r3, [r7, #4]
 8002da8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002daa:	085b      	lsrs	r3, r3, #1
 8002dac:	3b01      	subs	r3, #1
 8002dae:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8002db0:	429a      	cmp	r2, r3
 8002db2:	d109      	bne.n	8002dc8 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8002db4:	697b      	ldr	r3, [r7, #20]
 8002db6:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8002dba:	687b      	ldr	r3, [r7, #4]
 8002dbc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002dbe:	085b      	lsrs	r3, r3, #1
 8002dc0:	3b01      	subs	r3, #1
 8002dc2:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002dc4:	429a      	cmp	r2, r3
 8002dc6:	d06b      	beq.n	8002ea0 <HAL_RCC_OscConfig+0x780>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8002dc8:	69bb      	ldr	r3, [r7, #24]
 8002dca:	2b0c      	cmp	r3, #12
 8002dcc:	d062      	beq.n	8002e94 <HAL_RCC_OscConfig+0x774>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8002dce:	4b32      	ldr	r3, [pc, #200]	@ (8002e98 <HAL_RCC_OscConfig+0x778>)
 8002dd0:	681b      	ldr	r3, [r3, #0]
 8002dd2:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8002dd6:	2b00      	cmp	r3, #0
 8002dd8:	d001      	beq.n	8002dde <HAL_RCC_OscConfig+0x6be>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
#endif
            )
          {
            return HAL_ERROR;
 8002dda:	2301      	movs	r3, #1
 8002ddc:	e0ac      	b.n	8002f38 <HAL_RCC_OscConfig+0x818>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8002dde:	4b2e      	ldr	r3, [pc, #184]	@ (8002e98 <HAL_RCC_OscConfig+0x778>)
 8002de0:	681b      	ldr	r3, [r3, #0]
 8002de2:	4a2d      	ldr	r2, [pc, #180]	@ (8002e98 <HAL_RCC_OscConfig+0x778>)
 8002de4:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8002de8:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8002dea:	f7ff f8e9 	bl	8001fc0 <HAL_GetTick>
 8002dee:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002df0:	e008      	b.n	8002e04 <HAL_RCC_OscConfig+0x6e4>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002df2:	f7ff f8e5 	bl	8001fc0 <HAL_GetTick>
 8002df6:	4602      	mov	r2, r0
 8002df8:	693b      	ldr	r3, [r7, #16]
 8002dfa:	1ad3      	subs	r3, r2, r3
 8002dfc:	2b02      	cmp	r3, #2
 8002dfe:	d901      	bls.n	8002e04 <HAL_RCC_OscConfig+0x6e4>
              {
                return HAL_TIMEOUT;
 8002e00:	2303      	movs	r3, #3
 8002e02:	e099      	b.n	8002f38 <HAL_RCC_OscConfig+0x818>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002e04:	4b24      	ldr	r3, [pc, #144]	@ (8002e98 <HAL_RCC_OscConfig+0x778>)
 8002e06:	681b      	ldr	r3, [r3, #0]
 8002e08:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002e0c:	2b00      	cmp	r3, #0
 8002e0e:	d1f0      	bne.n	8002df2 <HAL_RCC_OscConfig+0x6d2>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002e10:	4b21      	ldr	r3, [pc, #132]	@ (8002e98 <HAL_RCC_OscConfig+0x778>)
 8002e12:	68da      	ldr	r2, [r3, #12]
 8002e14:	4b21      	ldr	r3, [pc, #132]	@ (8002e9c <HAL_RCC_OscConfig+0x77c>)
 8002e16:	4013      	ands	r3, r2
 8002e18:	687a      	ldr	r2, [r7, #4]
 8002e1a:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 8002e1c:	687a      	ldr	r2, [r7, #4]
 8002e1e:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8002e20:	3a01      	subs	r2, #1
 8002e22:	0112      	lsls	r2, r2, #4
 8002e24:	4311      	orrs	r1, r2
 8002e26:	687a      	ldr	r2, [r7, #4]
 8002e28:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8002e2a:	0212      	lsls	r2, r2, #8
 8002e2c:	4311      	orrs	r1, r2
 8002e2e:	687a      	ldr	r2, [r7, #4]
 8002e30:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8002e32:	0852      	lsrs	r2, r2, #1
 8002e34:	3a01      	subs	r2, #1
 8002e36:	0552      	lsls	r2, r2, #21
 8002e38:	4311      	orrs	r1, r2
 8002e3a:	687a      	ldr	r2, [r7, #4]
 8002e3c:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8002e3e:	0852      	lsrs	r2, r2, #1
 8002e40:	3a01      	subs	r2, #1
 8002e42:	0652      	lsls	r2, r2, #25
 8002e44:	4311      	orrs	r1, r2
 8002e46:	687a      	ldr	r2, [r7, #4]
 8002e48:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8002e4a:	06d2      	lsls	r2, r2, #27
 8002e4c:	430a      	orrs	r2, r1
 8002e4e:	4912      	ldr	r1, [pc, #72]	@ (8002e98 <HAL_RCC_OscConfig+0x778>)
 8002e50:	4313      	orrs	r3, r2
 8002e52:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8002e54:	4b10      	ldr	r3, [pc, #64]	@ (8002e98 <HAL_RCC_OscConfig+0x778>)
 8002e56:	681b      	ldr	r3, [r3, #0]
 8002e58:	4a0f      	ldr	r2, [pc, #60]	@ (8002e98 <HAL_RCC_OscConfig+0x778>)
 8002e5a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002e5e:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8002e60:	4b0d      	ldr	r3, [pc, #52]	@ (8002e98 <HAL_RCC_OscConfig+0x778>)
 8002e62:	68db      	ldr	r3, [r3, #12]
 8002e64:	4a0c      	ldr	r2, [pc, #48]	@ (8002e98 <HAL_RCC_OscConfig+0x778>)
 8002e66:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002e6a:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8002e6c:	f7ff f8a8 	bl	8001fc0 <HAL_GetTick>
 8002e70:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002e72:	e008      	b.n	8002e86 <HAL_RCC_OscConfig+0x766>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002e74:	f7ff f8a4 	bl	8001fc0 <HAL_GetTick>
 8002e78:	4602      	mov	r2, r0
 8002e7a:	693b      	ldr	r3, [r7, #16]
 8002e7c:	1ad3      	subs	r3, r2, r3
 8002e7e:	2b02      	cmp	r3, #2
 8002e80:	d901      	bls.n	8002e86 <HAL_RCC_OscConfig+0x766>
              {
                return HAL_TIMEOUT;
 8002e82:	2303      	movs	r3, #3
 8002e84:	e058      	b.n	8002f38 <HAL_RCC_OscConfig+0x818>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002e86:	4b04      	ldr	r3, [pc, #16]	@ (8002e98 <HAL_RCC_OscConfig+0x778>)
 8002e88:	681b      	ldr	r3, [r3, #0]
 8002e8a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002e8e:	2b00      	cmp	r3, #0
 8002e90:	d0f0      	beq.n	8002e74 <HAL_RCC_OscConfig+0x754>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8002e92:	e050      	b.n	8002f36 <HAL_RCC_OscConfig+0x816>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8002e94:	2301      	movs	r3, #1
 8002e96:	e04f      	b.n	8002f38 <HAL_RCC_OscConfig+0x818>
 8002e98:	40021000 	.word	0x40021000
 8002e9c:	019d808c 	.word	0x019d808c
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002ea0:	4b27      	ldr	r3, [pc, #156]	@ (8002f40 <HAL_RCC_OscConfig+0x820>)
 8002ea2:	681b      	ldr	r3, [r3, #0]
 8002ea4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002ea8:	2b00      	cmp	r3, #0
 8002eaa:	d144      	bne.n	8002f36 <HAL_RCC_OscConfig+0x816>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8002eac:	4b24      	ldr	r3, [pc, #144]	@ (8002f40 <HAL_RCC_OscConfig+0x820>)
 8002eae:	681b      	ldr	r3, [r3, #0]
 8002eb0:	4a23      	ldr	r2, [pc, #140]	@ (8002f40 <HAL_RCC_OscConfig+0x820>)
 8002eb2:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002eb6:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8002eb8:	4b21      	ldr	r3, [pc, #132]	@ (8002f40 <HAL_RCC_OscConfig+0x820>)
 8002eba:	68db      	ldr	r3, [r3, #12]
 8002ebc:	4a20      	ldr	r2, [pc, #128]	@ (8002f40 <HAL_RCC_OscConfig+0x820>)
 8002ebe:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002ec2:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8002ec4:	f7ff f87c 	bl	8001fc0 <HAL_GetTick>
 8002ec8:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002eca:	e008      	b.n	8002ede <HAL_RCC_OscConfig+0x7be>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002ecc:	f7ff f878 	bl	8001fc0 <HAL_GetTick>
 8002ed0:	4602      	mov	r2, r0
 8002ed2:	693b      	ldr	r3, [r7, #16]
 8002ed4:	1ad3      	subs	r3, r2, r3
 8002ed6:	2b02      	cmp	r3, #2
 8002ed8:	d901      	bls.n	8002ede <HAL_RCC_OscConfig+0x7be>
            {
              return HAL_TIMEOUT;
 8002eda:	2303      	movs	r3, #3
 8002edc:	e02c      	b.n	8002f38 <HAL_RCC_OscConfig+0x818>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002ede:	4b18      	ldr	r3, [pc, #96]	@ (8002f40 <HAL_RCC_OscConfig+0x820>)
 8002ee0:	681b      	ldr	r3, [r3, #0]
 8002ee2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002ee6:	2b00      	cmp	r3, #0
 8002ee8:	d0f0      	beq.n	8002ecc <HAL_RCC_OscConfig+0x7ac>
 8002eea:	e024      	b.n	8002f36 <HAL_RCC_OscConfig+0x816>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8002eec:	69bb      	ldr	r3, [r7, #24]
 8002eee:	2b0c      	cmp	r3, #12
 8002ef0:	d01f      	beq.n	8002f32 <HAL_RCC_OscConfig+0x812>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002ef2:	4b13      	ldr	r3, [pc, #76]	@ (8002f40 <HAL_RCC_OscConfig+0x820>)
 8002ef4:	681b      	ldr	r3, [r3, #0]
 8002ef6:	4a12      	ldr	r2, [pc, #72]	@ (8002f40 <HAL_RCC_OscConfig+0x820>)
 8002ef8:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8002efc:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002efe:	f7ff f85f 	bl	8001fc0 <HAL_GetTick>
 8002f02:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002f04:	e008      	b.n	8002f18 <HAL_RCC_OscConfig+0x7f8>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002f06:	f7ff f85b 	bl	8001fc0 <HAL_GetTick>
 8002f0a:	4602      	mov	r2, r0
 8002f0c:	693b      	ldr	r3, [r7, #16]
 8002f0e:	1ad3      	subs	r3, r2, r3
 8002f10:	2b02      	cmp	r3, #2
 8002f12:	d901      	bls.n	8002f18 <HAL_RCC_OscConfig+0x7f8>
          {
            return HAL_TIMEOUT;
 8002f14:	2303      	movs	r3, #3
 8002f16:	e00f      	b.n	8002f38 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002f18:	4b09      	ldr	r3, [pc, #36]	@ (8002f40 <HAL_RCC_OscConfig+0x820>)
 8002f1a:	681b      	ldr	r3, [r3, #0]
 8002f1c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002f20:	2b00      	cmp	r3, #0
 8002f22:	d1f0      	bne.n	8002f06 <HAL_RCC_OscConfig+0x7e6>
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
#elif defined(RCC_PLLSAI1_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI2CLK);
 8002f24:	4b06      	ldr	r3, [pc, #24]	@ (8002f40 <HAL_RCC_OscConfig+0x820>)
 8002f26:	68da      	ldr	r2, [r3, #12]
 8002f28:	4905      	ldr	r1, [pc, #20]	@ (8002f40 <HAL_RCC_OscConfig+0x820>)
 8002f2a:	4b06      	ldr	r3, [pc, #24]	@ (8002f44 <HAL_RCC_OscConfig+0x824>)
 8002f2c:	4013      	ands	r3, r2
 8002f2e:	60cb      	str	r3, [r1, #12]
 8002f30:	e001      	b.n	8002f36 <HAL_RCC_OscConfig+0x816>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8002f32:	2301      	movs	r3, #1
 8002f34:	e000      	b.n	8002f38 <HAL_RCC_OscConfig+0x818>
      }
    }
  }
  return HAL_OK;
 8002f36:	2300      	movs	r3, #0
}
 8002f38:	4618      	mov	r0, r3
 8002f3a:	3720      	adds	r7, #32
 8002f3c:	46bd      	mov	sp, r7
 8002f3e:	bd80      	pop	{r7, pc}
 8002f40:	40021000 	.word	0x40021000
 8002f44:	feeefffc 	.word	0xfeeefffc

08002f48 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002f48:	b580      	push	{r7, lr}
 8002f4a:	b084      	sub	sp, #16
 8002f4c:	af00      	add	r7, sp, #0
 8002f4e:	6078      	str	r0, [r7, #4]
 8002f50:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8002f52:	687b      	ldr	r3, [r7, #4]
 8002f54:	2b00      	cmp	r3, #0
 8002f56:	d101      	bne.n	8002f5c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002f58:	2301      	movs	r3, #1
 8002f5a:	e0e7      	b.n	800312c <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002f5c:	4b75      	ldr	r3, [pc, #468]	@ (8003134 <HAL_RCC_ClockConfig+0x1ec>)
 8002f5e:	681b      	ldr	r3, [r3, #0]
 8002f60:	f003 0307 	and.w	r3, r3, #7
 8002f64:	683a      	ldr	r2, [r7, #0]
 8002f66:	429a      	cmp	r2, r3
 8002f68:	d910      	bls.n	8002f8c <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002f6a:	4b72      	ldr	r3, [pc, #456]	@ (8003134 <HAL_RCC_ClockConfig+0x1ec>)
 8002f6c:	681b      	ldr	r3, [r3, #0]
 8002f6e:	f023 0207 	bic.w	r2, r3, #7
 8002f72:	4970      	ldr	r1, [pc, #448]	@ (8003134 <HAL_RCC_ClockConfig+0x1ec>)
 8002f74:	683b      	ldr	r3, [r7, #0]
 8002f76:	4313      	orrs	r3, r2
 8002f78:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002f7a:	4b6e      	ldr	r3, [pc, #440]	@ (8003134 <HAL_RCC_ClockConfig+0x1ec>)
 8002f7c:	681b      	ldr	r3, [r3, #0]
 8002f7e:	f003 0307 	and.w	r3, r3, #7
 8002f82:	683a      	ldr	r2, [r7, #0]
 8002f84:	429a      	cmp	r2, r3
 8002f86:	d001      	beq.n	8002f8c <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8002f88:	2301      	movs	r3, #1
 8002f8a:	e0cf      	b.n	800312c <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002f8c:	687b      	ldr	r3, [r7, #4]
 8002f8e:	681b      	ldr	r3, [r3, #0]
 8002f90:	f003 0302 	and.w	r3, r3, #2
 8002f94:	2b00      	cmp	r3, #0
 8002f96:	d010      	beq.n	8002fba <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8002f98:	687b      	ldr	r3, [r7, #4]
 8002f9a:	689a      	ldr	r2, [r3, #8]
 8002f9c:	4b66      	ldr	r3, [pc, #408]	@ (8003138 <HAL_RCC_ClockConfig+0x1f0>)
 8002f9e:	689b      	ldr	r3, [r3, #8]
 8002fa0:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002fa4:	429a      	cmp	r2, r3
 8002fa6:	d908      	bls.n	8002fba <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002fa8:	4b63      	ldr	r3, [pc, #396]	@ (8003138 <HAL_RCC_ClockConfig+0x1f0>)
 8002faa:	689b      	ldr	r3, [r3, #8]
 8002fac:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002fb0:	687b      	ldr	r3, [r7, #4]
 8002fb2:	689b      	ldr	r3, [r3, #8]
 8002fb4:	4960      	ldr	r1, [pc, #384]	@ (8003138 <HAL_RCC_ClockConfig+0x1f0>)
 8002fb6:	4313      	orrs	r3, r2
 8002fb8:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002fba:	687b      	ldr	r3, [r7, #4]
 8002fbc:	681b      	ldr	r3, [r3, #0]
 8002fbe:	f003 0301 	and.w	r3, r3, #1
 8002fc2:	2b00      	cmp	r3, #0
 8002fc4:	d04c      	beq.n	8003060 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002fc6:	687b      	ldr	r3, [r7, #4]
 8002fc8:	685b      	ldr	r3, [r3, #4]
 8002fca:	2b03      	cmp	r3, #3
 8002fcc:	d107      	bne.n	8002fde <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002fce:	4b5a      	ldr	r3, [pc, #360]	@ (8003138 <HAL_RCC_ClockConfig+0x1f0>)
 8002fd0:	681b      	ldr	r3, [r3, #0]
 8002fd2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002fd6:	2b00      	cmp	r3, #0
 8002fd8:	d121      	bne.n	800301e <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 8002fda:	2301      	movs	r3, #1
 8002fdc:	e0a6      	b.n	800312c <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002fde:	687b      	ldr	r3, [r7, #4]
 8002fe0:	685b      	ldr	r3, [r3, #4]
 8002fe2:	2b02      	cmp	r3, #2
 8002fe4:	d107      	bne.n	8002ff6 <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002fe6:	4b54      	ldr	r3, [pc, #336]	@ (8003138 <HAL_RCC_ClockConfig+0x1f0>)
 8002fe8:	681b      	ldr	r3, [r3, #0]
 8002fea:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002fee:	2b00      	cmp	r3, #0
 8002ff0:	d115      	bne.n	800301e <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8002ff2:	2301      	movs	r3, #1
 8002ff4:	e09a      	b.n	800312c <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8002ff6:	687b      	ldr	r3, [r7, #4]
 8002ff8:	685b      	ldr	r3, [r3, #4]
 8002ffa:	2b00      	cmp	r3, #0
 8002ffc:	d107      	bne.n	800300e <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8002ffe:	4b4e      	ldr	r3, [pc, #312]	@ (8003138 <HAL_RCC_ClockConfig+0x1f0>)
 8003000:	681b      	ldr	r3, [r3, #0]
 8003002:	f003 0302 	and.w	r3, r3, #2
 8003006:	2b00      	cmp	r3, #0
 8003008:	d109      	bne.n	800301e <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 800300a:	2301      	movs	r3, #1
 800300c:	e08e      	b.n	800312c <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800300e:	4b4a      	ldr	r3, [pc, #296]	@ (8003138 <HAL_RCC_ClockConfig+0x1f0>)
 8003010:	681b      	ldr	r3, [r3, #0]
 8003012:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003016:	2b00      	cmp	r3, #0
 8003018:	d101      	bne.n	800301e <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 800301a:	2301      	movs	r3, #1
 800301c:	e086      	b.n	800312c <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800301e:	4b46      	ldr	r3, [pc, #280]	@ (8003138 <HAL_RCC_ClockConfig+0x1f0>)
 8003020:	689b      	ldr	r3, [r3, #8]
 8003022:	f023 0203 	bic.w	r2, r3, #3
 8003026:	687b      	ldr	r3, [r7, #4]
 8003028:	685b      	ldr	r3, [r3, #4]
 800302a:	4943      	ldr	r1, [pc, #268]	@ (8003138 <HAL_RCC_ClockConfig+0x1f0>)
 800302c:	4313      	orrs	r3, r2
 800302e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003030:	f7fe ffc6 	bl	8001fc0 <HAL_GetTick>
 8003034:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003036:	e00a      	b.n	800304e <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003038:	f7fe ffc2 	bl	8001fc0 <HAL_GetTick>
 800303c:	4602      	mov	r2, r0
 800303e:	68fb      	ldr	r3, [r7, #12]
 8003040:	1ad3      	subs	r3, r2, r3
 8003042:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003046:	4293      	cmp	r3, r2
 8003048:	d901      	bls.n	800304e <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 800304a:	2303      	movs	r3, #3
 800304c:	e06e      	b.n	800312c <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800304e:	4b3a      	ldr	r3, [pc, #232]	@ (8003138 <HAL_RCC_ClockConfig+0x1f0>)
 8003050:	689b      	ldr	r3, [r3, #8]
 8003052:	f003 020c 	and.w	r2, r3, #12
 8003056:	687b      	ldr	r3, [r7, #4]
 8003058:	685b      	ldr	r3, [r3, #4]
 800305a:	009b      	lsls	r3, r3, #2
 800305c:	429a      	cmp	r2, r3
 800305e:	d1eb      	bne.n	8003038 <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003060:	687b      	ldr	r3, [r7, #4]
 8003062:	681b      	ldr	r3, [r3, #0]
 8003064:	f003 0302 	and.w	r3, r3, #2
 8003068:	2b00      	cmp	r3, #0
 800306a:	d010      	beq.n	800308e <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 800306c:	687b      	ldr	r3, [r7, #4]
 800306e:	689a      	ldr	r2, [r3, #8]
 8003070:	4b31      	ldr	r3, [pc, #196]	@ (8003138 <HAL_RCC_ClockConfig+0x1f0>)
 8003072:	689b      	ldr	r3, [r3, #8]
 8003074:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003078:	429a      	cmp	r2, r3
 800307a:	d208      	bcs.n	800308e <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800307c:	4b2e      	ldr	r3, [pc, #184]	@ (8003138 <HAL_RCC_ClockConfig+0x1f0>)
 800307e:	689b      	ldr	r3, [r3, #8]
 8003080:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003084:	687b      	ldr	r3, [r7, #4]
 8003086:	689b      	ldr	r3, [r3, #8]
 8003088:	492b      	ldr	r1, [pc, #172]	@ (8003138 <HAL_RCC_ClockConfig+0x1f0>)
 800308a:	4313      	orrs	r3, r2
 800308c:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800308e:	4b29      	ldr	r3, [pc, #164]	@ (8003134 <HAL_RCC_ClockConfig+0x1ec>)
 8003090:	681b      	ldr	r3, [r3, #0]
 8003092:	f003 0307 	and.w	r3, r3, #7
 8003096:	683a      	ldr	r2, [r7, #0]
 8003098:	429a      	cmp	r2, r3
 800309a:	d210      	bcs.n	80030be <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800309c:	4b25      	ldr	r3, [pc, #148]	@ (8003134 <HAL_RCC_ClockConfig+0x1ec>)
 800309e:	681b      	ldr	r3, [r3, #0]
 80030a0:	f023 0207 	bic.w	r2, r3, #7
 80030a4:	4923      	ldr	r1, [pc, #140]	@ (8003134 <HAL_RCC_ClockConfig+0x1ec>)
 80030a6:	683b      	ldr	r3, [r7, #0]
 80030a8:	4313      	orrs	r3, r2
 80030aa:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80030ac:	4b21      	ldr	r3, [pc, #132]	@ (8003134 <HAL_RCC_ClockConfig+0x1ec>)
 80030ae:	681b      	ldr	r3, [r3, #0]
 80030b0:	f003 0307 	and.w	r3, r3, #7
 80030b4:	683a      	ldr	r2, [r7, #0]
 80030b6:	429a      	cmp	r2, r3
 80030b8:	d001      	beq.n	80030be <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 80030ba:	2301      	movs	r3, #1
 80030bc:	e036      	b.n	800312c <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80030be:	687b      	ldr	r3, [r7, #4]
 80030c0:	681b      	ldr	r3, [r3, #0]
 80030c2:	f003 0304 	and.w	r3, r3, #4
 80030c6:	2b00      	cmp	r3, #0
 80030c8:	d008      	beq.n	80030dc <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80030ca:	4b1b      	ldr	r3, [pc, #108]	@ (8003138 <HAL_RCC_ClockConfig+0x1f0>)
 80030cc:	689b      	ldr	r3, [r3, #8]
 80030ce:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80030d2:	687b      	ldr	r3, [r7, #4]
 80030d4:	68db      	ldr	r3, [r3, #12]
 80030d6:	4918      	ldr	r1, [pc, #96]	@ (8003138 <HAL_RCC_ClockConfig+0x1f0>)
 80030d8:	4313      	orrs	r3, r2
 80030da:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80030dc:	687b      	ldr	r3, [r7, #4]
 80030de:	681b      	ldr	r3, [r3, #0]
 80030e0:	f003 0308 	and.w	r3, r3, #8
 80030e4:	2b00      	cmp	r3, #0
 80030e6:	d009      	beq.n	80030fc <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80030e8:	4b13      	ldr	r3, [pc, #76]	@ (8003138 <HAL_RCC_ClockConfig+0x1f0>)
 80030ea:	689b      	ldr	r3, [r3, #8]
 80030ec:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 80030f0:	687b      	ldr	r3, [r7, #4]
 80030f2:	691b      	ldr	r3, [r3, #16]
 80030f4:	00db      	lsls	r3, r3, #3
 80030f6:	4910      	ldr	r1, [pc, #64]	@ (8003138 <HAL_RCC_ClockConfig+0x1f0>)
 80030f8:	4313      	orrs	r3, r2
 80030fa:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80030fc:	f000 f824 	bl	8003148 <HAL_RCC_GetSysClockFreq>
 8003100:	4602      	mov	r2, r0
 8003102:	4b0d      	ldr	r3, [pc, #52]	@ (8003138 <HAL_RCC_ClockConfig+0x1f0>)
 8003104:	689b      	ldr	r3, [r3, #8]
 8003106:	091b      	lsrs	r3, r3, #4
 8003108:	f003 030f 	and.w	r3, r3, #15
 800310c:	490b      	ldr	r1, [pc, #44]	@ (800313c <HAL_RCC_ClockConfig+0x1f4>)
 800310e:	5ccb      	ldrb	r3, [r1, r3]
 8003110:	f003 031f 	and.w	r3, r3, #31
 8003114:	fa22 f303 	lsr.w	r3, r2, r3
 8003118:	4a09      	ldr	r2, [pc, #36]	@ (8003140 <HAL_RCC_ClockConfig+0x1f8>)
 800311a:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 800311c:	4b09      	ldr	r3, [pc, #36]	@ (8003144 <HAL_RCC_ClockConfig+0x1fc>)
 800311e:	681b      	ldr	r3, [r3, #0]
 8003120:	4618      	mov	r0, r3
 8003122:	f7fe fe0b 	bl	8001d3c <HAL_InitTick>
 8003126:	4603      	mov	r3, r0
 8003128:	72fb      	strb	r3, [r7, #11]

  return status;
 800312a:	7afb      	ldrb	r3, [r7, #11]
}
 800312c:	4618      	mov	r0, r3
 800312e:	3710      	adds	r7, #16
 8003130:	46bd      	mov	sp, r7
 8003132:	bd80      	pop	{r7, pc}
 8003134:	40022000 	.word	0x40022000
 8003138:	40021000 	.word	0x40021000
 800313c:	08009df4 	.word	0x08009df4
 8003140:	20000014 	.word	0x20000014
 8003144:	20000018 	.word	0x20000018

08003148 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003148:	b480      	push	{r7}
 800314a:	b089      	sub	sp, #36	@ 0x24
 800314c:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 800314e:	2300      	movs	r3, #0
 8003150:	61fb      	str	r3, [r7, #28]
 8003152:	2300      	movs	r3, #0
 8003154:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003156:	4b3e      	ldr	r3, [pc, #248]	@ (8003250 <HAL_RCC_GetSysClockFreq+0x108>)
 8003158:	689b      	ldr	r3, [r3, #8]
 800315a:	f003 030c 	and.w	r3, r3, #12
 800315e:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003160:	4b3b      	ldr	r3, [pc, #236]	@ (8003250 <HAL_RCC_GetSysClockFreq+0x108>)
 8003162:	68db      	ldr	r3, [r3, #12]
 8003164:	f003 0303 	and.w	r3, r3, #3
 8003168:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 800316a:	693b      	ldr	r3, [r7, #16]
 800316c:	2b00      	cmp	r3, #0
 800316e:	d005      	beq.n	800317c <HAL_RCC_GetSysClockFreq+0x34>
 8003170:	693b      	ldr	r3, [r7, #16]
 8003172:	2b0c      	cmp	r3, #12
 8003174:	d121      	bne.n	80031ba <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8003176:	68fb      	ldr	r3, [r7, #12]
 8003178:	2b01      	cmp	r3, #1
 800317a:	d11e      	bne.n	80031ba <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 800317c:	4b34      	ldr	r3, [pc, #208]	@ (8003250 <HAL_RCC_GetSysClockFreq+0x108>)
 800317e:	681b      	ldr	r3, [r3, #0]
 8003180:	f003 0308 	and.w	r3, r3, #8
 8003184:	2b00      	cmp	r3, #0
 8003186:	d107      	bne.n	8003198 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8003188:	4b31      	ldr	r3, [pc, #196]	@ (8003250 <HAL_RCC_GetSysClockFreq+0x108>)
 800318a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800318e:	0a1b      	lsrs	r3, r3, #8
 8003190:	f003 030f 	and.w	r3, r3, #15
 8003194:	61fb      	str	r3, [r7, #28]
 8003196:	e005      	b.n	80031a4 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8003198:	4b2d      	ldr	r3, [pc, #180]	@ (8003250 <HAL_RCC_GetSysClockFreq+0x108>)
 800319a:	681b      	ldr	r3, [r3, #0]
 800319c:	091b      	lsrs	r3, r3, #4
 800319e:	f003 030f 	and.w	r3, r3, #15
 80031a2:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 80031a4:	4a2b      	ldr	r2, [pc, #172]	@ (8003254 <HAL_RCC_GetSysClockFreq+0x10c>)
 80031a6:	69fb      	ldr	r3, [r7, #28]
 80031a8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80031ac:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80031ae:	693b      	ldr	r3, [r7, #16]
 80031b0:	2b00      	cmp	r3, #0
 80031b2:	d10d      	bne.n	80031d0 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 80031b4:	69fb      	ldr	r3, [r7, #28]
 80031b6:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80031b8:	e00a      	b.n	80031d0 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 80031ba:	693b      	ldr	r3, [r7, #16]
 80031bc:	2b04      	cmp	r3, #4
 80031be:	d102      	bne.n	80031c6 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 80031c0:	4b25      	ldr	r3, [pc, #148]	@ (8003258 <HAL_RCC_GetSysClockFreq+0x110>)
 80031c2:	61bb      	str	r3, [r7, #24]
 80031c4:	e004      	b.n	80031d0 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 80031c6:	693b      	ldr	r3, [r7, #16]
 80031c8:	2b08      	cmp	r3, #8
 80031ca:	d101      	bne.n	80031d0 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 80031cc:	4b23      	ldr	r3, [pc, #140]	@ (800325c <HAL_RCC_GetSysClockFreq+0x114>)
 80031ce:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 80031d0:	693b      	ldr	r3, [r7, #16]
 80031d2:	2b0c      	cmp	r3, #12
 80031d4:	d134      	bne.n	8003240 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80031d6:	4b1e      	ldr	r3, [pc, #120]	@ (8003250 <HAL_RCC_GetSysClockFreq+0x108>)
 80031d8:	68db      	ldr	r3, [r3, #12]
 80031da:	f003 0303 	and.w	r3, r3, #3
 80031de:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 80031e0:	68bb      	ldr	r3, [r7, #8]
 80031e2:	2b02      	cmp	r3, #2
 80031e4:	d003      	beq.n	80031ee <HAL_RCC_GetSysClockFreq+0xa6>
 80031e6:	68bb      	ldr	r3, [r7, #8]
 80031e8:	2b03      	cmp	r3, #3
 80031ea:	d003      	beq.n	80031f4 <HAL_RCC_GetSysClockFreq+0xac>
 80031ec:	e005      	b.n	80031fa <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 80031ee:	4b1a      	ldr	r3, [pc, #104]	@ (8003258 <HAL_RCC_GetSysClockFreq+0x110>)
 80031f0:	617b      	str	r3, [r7, #20]
      break;
 80031f2:	e005      	b.n	8003200 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 80031f4:	4b19      	ldr	r3, [pc, #100]	@ (800325c <HAL_RCC_GetSysClockFreq+0x114>)
 80031f6:	617b      	str	r3, [r7, #20]
      break;
 80031f8:	e002      	b.n	8003200 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 80031fa:	69fb      	ldr	r3, [r7, #28]
 80031fc:	617b      	str	r3, [r7, #20]
      break;
 80031fe:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8003200:	4b13      	ldr	r3, [pc, #76]	@ (8003250 <HAL_RCC_GetSysClockFreq+0x108>)
 8003202:	68db      	ldr	r3, [r3, #12]
 8003204:	091b      	lsrs	r3, r3, #4
 8003206:	f003 0307 	and.w	r3, r3, #7
 800320a:	3301      	adds	r3, #1
 800320c:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 800320e:	4b10      	ldr	r3, [pc, #64]	@ (8003250 <HAL_RCC_GetSysClockFreq+0x108>)
 8003210:	68db      	ldr	r3, [r3, #12]
 8003212:	0a1b      	lsrs	r3, r3, #8
 8003214:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8003218:	697a      	ldr	r2, [r7, #20]
 800321a:	fb03 f202 	mul.w	r2, r3, r2
 800321e:	687b      	ldr	r3, [r7, #4]
 8003220:	fbb2 f3f3 	udiv	r3, r2, r3
 8003224:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8003226:	4b0a      	ldr	r3, [pc, #40]	@ (8003250 <HAL_RCC_GetSysClockFreq+0x108>)
 8003228:	68db      	ldr	r3, [r3, #12]
 800322a:	0e5b      	lsrs	r3, r3, #25
 800322c:	f003 0303 	and.w	r3, r3, #3
 8003230:	3301      	adds	r3, #1
 8003232:	005b      	lsls	r3, r3, #1
 8003234:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8003236:	697a      	ldr	r2, [r7, #20]
 8003238:	683b      	ldr	r3, [r7, #0]
 800323a:	fbb2 f3f3 	udiv	r3, r2, r3
 800323e:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8003240:	69bb      	ldr	r3, [r7, #24]
}
 8003242:	4618      	mov	r0, r3
 8003244:	3724      	adds	r7, #36	@ 0x24
 8003246:	46bd      	mov	sp, r7
 8003248:	f85d 7b04 	ldr.w	r7, [sp], #4
 800324c:	4770      	bx	lr
 800324e:	bf00      	nop
 8003250:	40021000 	.word	0x40021000
 8003254:	08009e0c 	.word	0x08009e0c
 8003258:	00f42400 	.word	0x00f42400
 800325c:	007a1200 	.word	0x007a1200

08003260 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003260:	b480      	push	{r7}
 8003262:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003264:	4b03      	ldr	r3, [pc, #12]	@ (8003274 <HAL_RCC_GetHCLKFreq+0x14>)
 8003266:	681b      	ldr	r3, [r3, #0]
}
 8003268:	4618      	mov	r0, r3
 800326a:	46bd      	mov	sp, r7
 800326c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003270:	4770      	bx	lr
 8003272:	bf00      	nop
 8003274:	20000014 	.word	0x20000014

08003278 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003278:	b580      	push	{r7, lr}
 800327a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 800327c:	f7ff fff0 	bl	8003260 <HAL_RCC_GetHCLKFreq>
 8003280:	4602      	mov	r2, r0
 8003282:	4b06      	ldr	r3, [pc, #24]	@ (800329c <HAL_RCC_GetPCLK1Freq+0x24>)
 8003284:	689b      	ldr	r3, [r3, #8]
 8003286:	0a1b      	lsrs	r3, r3, #8
 8003288:	f003 0307 	and.w	r3, r3, #7
 800328c:	4904      	ldr	r1, [pc, #16]	@ (80032a0 <HAL_RCC_GetPCLK1Freq+0x28>)
 800328e:	5ccb      	ldrb	r3, [r1, r3]
 8003290:	f003 031f 	and.w	r3, r3, #31
 8003294:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003298:	4618      	mov	r0, r3
 800329a:	bd80      	pop	{r7, pc}
 800329c:	40021000 	.word	0x40021000
 80032a0:	08009e04 	.word	0x08009e04

080032a4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80032a4:	b580      	push	{r7, lr}
 80032a6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 80032a8:	f7ff ffda 	bl	8003260 <HAL_RCC_GetHCLKFreq>
 80032ac:	4602      	mov	r2, r0
 80032ae:	4b06      	ldr	r3, [pc, #24]	@ (80032c8 <HAL_RCC_GetPCLK2Freq+0x24>)
 80032b0:	689b      	ldr	r3, [r3, #8]
 80032b2:	0adb      	lsrs	r3, r3, #11
 80032b4:	f003 0307 	and.w	r3, r3, #7
 80032b8:	4904      	ldr	r1, [pc, #16]	@ (80032cc <HAL_RCC_GetPCLK2Freq+0x28>)
 80032ba:	5ccb      	ldrb	r3, [r1, r3]
 80032bc:	f003 031f 	and.w	r3, r3, #31
 80032c0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80032c4:	4618      	mov	r0, r3
 80032c6:	bd80      	pop	{r7, pc}
 80032c8:	40021000 	.word	0x40021000
 80032cc:	08009e04 	.word	0x08009e04

080032d0 <HAL_RCC_GetClockConfig>:
  *         will be configured.
  * @param  pFLatency  Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 80032d0:	b480      	push	{r7}
 80032d2:	b083      	sub	sp, #12
 80032d4:	af00      	add	r7, sp, #0
 80032d6:	6078      	str	r0, [r7, #4]
 80032d8:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != (void  *)NULL);
  assert_param(pFLatency != (void *)NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 80032da:	687b      	ldr	r3, [r7, #4]
 80032dc:	220f      	movs	r2, #15
 80032de:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = READ_BIT(RCC->CFGR, RCC_CFGR_SW);
 80032e0:	4b12      	ldr	r3, [pc, #72]	@ (800332c <HAL_RCC_GetClockConfig+0x5c>)
 80032e2:	689b      	ldr	r3, [r3, #8]
 80032e4:	f003 0203 	and.w	r2, r3, #3
 80032e8:	687b      	ldr	r3, [r7, #4]
 80032ea:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_HPRE);
 80032ec:	4b0f      	ldr	r3, [pc, #60]	@ (800332c <HAL_RCC_GetClockConfig+0x5c>)
 80032ee:	689b      	ldr	r3, [r3, #8]
 80032f0:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 80032f4:	687b      	ldr	r3, [r7, #4]
 80032f6:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1);
 80032f8:	4b0c      	ldr	r3, [pc, #48]	@ (800332c <HAL_RCC_GetClockConfig+0x5c>)
 80032fa:	689b      	ldr	r3, [r3, #8]
 80032fc:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8003300:	687b      	ldr	r3, [r7, #4]
 8003302:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> 3U);
 8003304:	4b09      	ldr	r3, [pc, #36]	@ (800332c <HAL_RCC_GetClockConfig+0x5c>)
 8003306:	689b      	ldr	r3, [r3, #8]
 8003308:	08db      	lsrs	r3, r3, #3
 800330a:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 800330e:	687b      	ldr	r3, [r7, #4]
 8003310:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = __HAL_FLASH_GET_LATENCY();
 8003312:	4b07      	ldr	r3, [pc, #28]	@ (8003330 <HAL_RCC_GetClockConfig+0x60>)
 8003314:	681b      	ldr	r3, [r3, #0]
 8003316:	f003 0207 	and.w	r2, r3, #7
 800331a:	683b      	ldr	r3, [r7, #0]
 800331c:	601a      	str	r2, [r3, #0]
}
 800331e:	bf00      	nop
 8003320:	370c      	adds	r7, #12
 8003322:	46bd      	mov	sp, r7
 8003324:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003328:	4770      	bx	lr
 800332a:	bf00      	nop
 800332c:	40021000 	.word	0x40021000
 8003330:	40022000 	.word	0x40022000

08003334 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8003334:	b580      	push	{r7, lr}
 8003336:	b086      	sub	sp, #24
 8003338:	af00      	add	r7, sp, #0
 800333a:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 800333c:	2300      	movs	r3, #0
 800333e:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8003340:	4b2a      	ldr	r3, [pc, #168]	@ (80033ec <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003342:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003344:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003348:	2b00      	cmp	r3, #0
 800334a:	d003      	beq.n	8003354 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 800334c:	f7ff f984 	bl	8002658 <HAL_PWREx_GetVoltageRange>
 8003350:	6178      	str	r0, [r7, #20]
 8003352:	e014      	b.n	800337e <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8003354:	4b25      	ldr	r3, [pc, #148]	@ (80033ec <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003356:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003358:	4a24      	ldr	r2, [pc, #144]	@ (80033ec <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800335a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800335e:	6593      	str	r3, [r2, #88]	@ 0x58
 8003360:	4b22      	ldr	r3, [pc, #136]	@ (80033ec <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003362:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003364:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003368:	60fb      	str	r3, [r7, #12]
 800336a:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 800336c:	f7ff f974 	bl	8002658 <HAL_PWREx_GetVoltageRange>
 8003370:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8003372:	4b1e      	ldr	r3, [pc, #120]	@ (80033ec <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003374:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003376:	4a1d      	ldr	r2, [pc, #116]	@ (80033ec <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003378:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800337c:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 800337e:	697b      	ldr	r3, [r7, #20]
 8003380:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003384:	d10b      	bne.n	800339e <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8003386:	687b      	ldr	r3, [r7, #4]
 8003388:	2b80      	cmp	r3, #128	@ 0x80
 800338a:	d919      	bls.n	80033c0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 800338c:	687b      	ldr	r3, [r7, #4]
 800338e:	2ba0      	cmp	r3, #160	@ 0xa0
 8003390:	d902      	bls.n	8003398 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8003392:	2302      	movs	r3, #2
 8003394:	613b      	str	r3, [r7, #16]
 8003396:	e013      	b.n	80033c0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8003398:	2301      	movs	r3, #1
 800339a:	613b      	str	r3, [r7, #16]
 800339c:	e010      	b.n	80033c0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 800339e:	687b      	ldr	r3, [r7, #4]
 80033a0:	2b80      	cmp	r3, #128	@ 0x80
 80033a2:	d902      	bls.n	80033aa <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 80033a4:	2303      	movs	r3, #3
 80033a6:	613b      	str	r3, [r7, #16]
 80033a8:	e00a      	b.n	80033c0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 80033aa:	687b      	ldr	r3, [r7, #4]
 80033ac:	2b80      	cmp	r3, #128	@ 0x80
 80033ae:	d102      	bne.n	80033b6 <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 80033b0:	2302      	movs	r3, #2
 80033b2:	613b      	str	r3, [r7, #16]
 80033b4:	e004      	b.n	80033c0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 80033b6:	687b      	ldr	r3, [r7, #4]
 80033b8:	2b70      	cmp	r3, #112	@ 0x70
 80033ba:	d101      	bne.n	80033c0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80033bc:	2301      	movs	r3, #1
 80033be:	613b      	str	r3, [r7, #16]
      }
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 80033c0:	4b0b      	ldr	r3, [pc, #44]	@ (80033f0 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80033c2:	681b      	ldr	r3, [r3, #0]
 80033c4:	f023 0207 	bic.w	r2, r3, #7
 80033c8:	4909      	ldr	r1, [pc, #36]	@ (80033f0 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80033ca:	693b      	ldr	r3, [r7, #16]
 80033cc:	4313      	orrs	r3, r2
 80033ce:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 80033d0:	4b07      	ldr	r3, [pc, #28]	@ (80033f0 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80033d2:	681b      	ldr	r3, [r3, #0]
 80033d4:	f003 0307 	and.w	r3, r3, #7
 80033d8:	693a      	ldr	r2, [r7, #16]
 80033da:	429a      	cmp	r2, r3
 80033dc:	d001      	beq.n	80033e2 <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 80033de:	2301      	movs	r3, #1
 80033e0:	e000      	b.n	80033e4 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 80033e2:	2300      	movs	r3, #0
}
 80033e4:	4618      	mov	r0, r3
 80033e6:	3718      	adds	r7, #24
 80033e8:	46bd      	mov	sp, r7
 80033ea:	bd80      	pop	{r7, pc}
 80033ec:	40021000 	.word	0x40021000
 80033f0:	40022000 	.word	0x40022000

080033f4 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80033f4:	b580      	push	{r7, lr}
 80033f6:	b086      	sub	sp, #24
 80033f8:	af00      	add	r7, sp, #0
 80033fa:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 80033fc:	2300      	movs	r3, #0
 80033fe:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8003400:	2300      	movs	r3, #0
 8003402:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8003404:	687b      	ldr	r3, [r7, #4]
 8003406:	681b      	ldr	r3, [r3, #0]
 8003408:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800340c:	2b00      	cmp	r3, #0
 800340e:	d031      	beq.n	8003474 <HAL_RCCEx_PeriphCLKConfig+0x80>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8003410:	687b      	ldr	r3, [r7, #4]
 8003412:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003414:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8003418:	d01a      	beq.n	8003450 <HAL_RCCEx_PeriphCLKConfig+0x5c>
 800341a:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 800341e:	d814      	bhi.n	800344a <HAL_RCCEx_PeriphCLKConfig+0x56>
 8003420:	2b00      	cmp	r3, #0
 8003422:	d009      	beq.n	8003438 <HAL_RCCEx_PeriphCLKConfig+0x44>
 8003424:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8003428:	d10f      	bne.n	800344a <HAL_RCCEx_PeriphCLKConfig+0x56>
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
 800342a:	4b5d      	ldr	r3, [pc, #372]	@ (80035a0 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800342c:	68db      	ldr	r3, [r3, #12]
 800342e:	4a5c      	ldr	r2, [pc, #368]	@ (80035a0 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8003430:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003434:	60d3      	str	r3, [r2, #12]
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8003436:	e00c      	b.n	8003452 <HAL_RCCEx_PeriphCLKConfig+0x5e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8003438:	687b      	ldr	r3, [r7, #4]
 800343a:	3304      	adds	r3, #4
 800343c:	2100      	movs	r1, #0
 800343e:	4618      	mov	r0, r3
 8003440:	f000 fa44 	bl	80038cc <RCCEx_PLLSAI1_Config>
 8003444:	4603      	mov	r3, r0
 8003446:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8003448:	e003      	b.n	8003452 <HAL_RCCEx_PeriphCLKConfig+0x5e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800344a:	2301      	movs	r3, #1
 800344c:	74fb      	strb	r3, [r7, #19]
      break;
 800344e:	e000      	b.n	8003452 <HAL_RCCEx_PeriphCLKConfig+0x5e>
      break;
 8003450:	bf00      	nop
    }

    if(ret == HAL_OK)
 8003452:	7cfb      	ldrb	r3, [r7, #19]
 8003454:	2b00      	cmp	r3, #0
 8003456:	d10b      	bne.n	8003470 <HAL_RCCEx_PeriphCLKConfig+0x7c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8003458:	4b51      	ldr	r3, [pc, #324]	@ (80035a0 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800345a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800345e:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8003462:	687b      	ldr	r3, [r7, #4]
 8003464:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003466:	494e      	ldr	r1, [pc, #312]	@ (80035a0 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8003468:	4313      	orrs	r3, r2
 800346a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 800346e:	e001      	b.n	8003474 <HAL_RCCEx_PeriphCLKConfig+0x80>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003470:	7cfb      	ldrb	r3, [r7, #19]
 8003472:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8003474:	687b      	ldr	r3, [r7, #4]
 8003476:	681b      	ldr	r3, [r3, #0]
 8003478:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800347c:	2b00      	cmp	r3, #0
 800347e:	f000 809e 	beq.w	80035be <HAL_RCCEx_PeriphCLKConfig+0x1ca>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003482:	2300      	movs	r3, #0
 8003484:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8003486:	4b46      	ldr	r3, [pc, #280]	@ (80035a0 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8003488:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800348a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800348e:	2b00      	cmp	r3, #0
 8003490:	d101      	bne.n	8003496 <HAL_RCCEx_PeriphCLKConfig+0xa2>
 8003492:	2301      	movs	r3, #1
 8003494:	e000      	b.n	8003498 <HAL_RCCEx_PeriphCLKConfig+0xa4>
 8003496:	2300      	movs	r3, #0
 8003498:	2b00      	cmp	r3, #0
 800349a:	d00d      	beq.n	80034b8 <HAL_RCCEx_PeriphCLKConfig+0xc4>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800349c:	4b40      	ldr	r3, [pc, #256]	@ (80035a0 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800349e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80034a0:	4a3f      	ldr	r2, [pc, #252]	@ (80035a0 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80034a2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80034a6:	6593      	str	r3, [r2, #88]	@ 0x58
 80034a8:	4b3d      	ldr	r3, [pc, #244]	@ (80035a0 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80034aa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80034ac:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80034b0:	60bb      	str	r3, [r7, #8]
 80034b2:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80034b4:	2301      	movs	r3, #1
 80034b6:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80034b8:	4b3a      	ldr	r3, [pc, #232]	@ (80035a4 <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 80034ba:	681b      	ldr	r3, [r3, #0]
 80034bc:	4a39      	ldr	r2, [pc, #228]	@ (80035a4 <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 80034be:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80034c2:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80034c4:	f7fe fd7c 	bl	8001fc0 <HAL_GetTick>
 80034c8:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 80034ca:	e009      	b.n	80034e0 <HAL_RCCEx_PeriphCLKConfig+0xec>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80034cc:	f7fe fd78 	bl	8001fc0 <HAL_GetTick>
 80034d0:	4602      	mov	r2, r0
 80034d2:	68fb      	ldr	r3, [r7, #12]
 80034d4:	1ad3      	subs	r3, r2, r3
 80034d6:	2b02      	cmp	r3, #2
 80034d8:	d902      	bls.n	80034e0 <HAL_RCCEx_PeriphCLKConfig+0xec>
      {
        ret = HAL_TIMEOUT;
 80034da:	2303      	movs	r3, #3
 80034dc:	74fb      	strb	r3, [r7, #19]
        break;
 80034de:	e005      	b.n	80034ec <HAL_RCCEx_PeriphCLKConfig+0xf8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 80034e0:	4b30      	ldr	r3, [pc, #192]	@ (80035a4 <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 80034e2:	681b      	ldr	r3, [r3, #0]
 80034e4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80034e8:	2b00      	cmp	r3, #0
 80034ea:	d0ef      	beq.n	80034cc <HAL_RCCEx_PeriphCLKConfig+0xd8>
      }
    }

    if(ret == HAL_OK)
 80034ec:	7cfb      	ldrb	r3, [r7, #19]
 80034ee:	2b00      	cmp	r3, #0
 80034f0:	d15a      	bne.n	80035a8 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 80034f2:	4b2b      	ldr	r3, [pc, #172]	@ (80035a0 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80034f4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80034f8:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80034fc:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 80034fe:	697b      	ldr	r3, [r7, #20]
 8003500:	2b00      	cmp	r3, #0
 8003502:	d01e      	beq.n	8003542 <HAL_RCCEx_PeriphCLKConfig+0x14e>
 8003504:	687b      	ldr	r3, [r7, #4]
 8003506:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8003508:	697a      	ldr	r2, [r7, #20]
 800350a:	429a      	cmp	r2, r3
 800350c:	d019      	beq.n	8003542 <HAL_RCCEx_PeriphCLKConfig+0x14e>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 800350e:	4b24      	ldr	r3, [pc, #144]	@ (80035a0 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8003510:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003514:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003518:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800351a:	4b21      	ldr	r3, [pc, #132]	@ (80035a0 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800351c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003520:	4a1f      	ldr	r2, [pc, #124]	@ (80035a0 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8003522:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003526:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 800352a:	4b1d      	ldr	r3, [pc, #116]	@ (80035a0 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800352c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003530:	4a1b      	ldr	r2, [pc, #108]	@ (80035a0 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8003532:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003536:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 800353a:	4a19      	ldr	r2, [pc, #100]	@ (80035a0 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800353c:	697b      	ldr	r3, [r7, #20]
 800353e:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8003542:	697b      	ldr	r3, [r7, #20]
 8003544:	f003 0301 	and.w	r3, r3, #1
 8003548:	2b00      	cmp	r3, #0
 800354a:	d016      	beq.n	800357a <HAL_RCCEx_PeriphCLKConfig+0x186>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800354c:	f7fe fd38 	bl	8001fc0 <HAL_GetTick>
 8003550:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003552:	e00b      	b.n	800356c <HAL_RCCEx_PeriphCLKConfig+0x178>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003554:	f7fe fd34 	bl	8001fc0 <HAL_GetTick>
 8003558:	4602      	mov	r2, r0
 800355a:	68fb      	ldr	r3, [r7, #12]
 800355c:	1ad3      	subs	r3, r2, r3
 800355e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003562:	4293      	cmp	r3, r2
 8003564:	d902      	bls.n	800356c <HAL_RCCEx_PeriphCLKConfig+0x178>
          {
            ret = HAL_TIMEOUT;
 8003566:	2303      	movs	r3, #3
 8003568:	74fb      	strb	r3, [r7, #19]
            break;
 800356a:	e006      	b.n	800357a <HAL_RCCEx_PeriphCLKConfig+0x186>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800356c:	4b0c      	ldr	r3, [pc, #48]	@ (80035a0 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800356e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003572:	f003 0302 	and.w	r3, r3, #2
 8003576:	2b00      	cmp	r3, #0
 8003578:	d0ec      	beq.n	8003554 <HAL_RCCEx_PeriphCLKConfig+0x160>
          }
        }
      }

      if(ret == HAL_OK)
 800357a:	7cfb      	ldrb	r3, [r7, #19]
 800357c:	2b00      	cmp	r3, #0
 800357e:	d10b      	bne.n	8003598 <HAL_RCCEx_PeriphCLKConfig+0x1a4>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003580:	4b07      	ldr	r3, [pc, #28]	@ (80035a0 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8003582:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003586:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800358a:	687b      	ldr	r3, [r7, #4]
 800358c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800358e:	4904      	ldr	r1, [pc, #16]	@ (80035a0 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8003590:	4313      	orrs	r3, r2
 8003592:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8003596:	e009      	b.n	80035ac <HAL_RCCEx_PeriphCLKConfig+0x1b8>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8003598:	7cfb      	ldrb	r3, [r7, #19]
 800359a:	74bb      	strb	r3, [r7, #18]
 800359c:	e006      	b.n	80035ac <HAL_RCCEx_PeriphCLKConfig+0x1b8>
 800359e:	bf00      	nop
 80035a0:	40021000 	.word	0x40021000
 80035a4:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80035a8:	7cfb      	ldrb	r3, [r7, #19]
 80035aa:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80035ac:	7c7b      	ldrb	r3, [r7, #17]
 80035ae:	2b01      	cmp	r3, #1
 80035b0:	d105      	bne.n	80035be <HAL_RCCEx_PeriphCLKConfig+0x1ca>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80035b2:	4b9e      	ldr	r3, [pc, #632]	@ (800382c <HAL_RCCEx_PeriphCLKConfig+0x438>)
 80035b4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80035b6:	4a9d      	ldr	r2, [pc, #628]	@ (800382c <HAL_RCCEx_PeriphCLKConfig+0x438>)
 80035b8:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80035bc:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80035be:	687b      	ldr	r3, [r7, #4]
 80035c0:	681b      	ldr	r3, [r3, #0]
 80035c2:	f003 0301 	and.w	r3, r3, #1
 80035c6:	2b00      	cmp	r3, #0
 80035c8:	d00a      	beq.n	80035e0 <HAL_RCCEx_PeriphCLKConfig+0x1ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80035ca:	4b98      	ldr	r3, [pc, #608]	@ (800382c <HAL_RCCEx_PeriphCLKConfig+0x438>)
 80035cc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80035d0:	f023 0203 	bic.w	r2, r3, #3
 80035d4:	687b      	ldr	r3, [r7, #4]
 80035d6:	6a1b      	ldr	r3, [r3, #32]
 80035d8:	4994      	ldr	r1, [pc, #592]	@ (800382c <HAL_RCCEx_PeriphCLKConfig+0x438>)
 80035da:	4313      	orrs	r3, r2
 80035dc:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80035e0:	687b      	ldr	r3, [r7, #4]
 80035e2:	681b      	ldr	r3, [r3, #0]
 80035e4:	f003 0302 	and.w	r3, r3, #2
 80035e8:	2b00      	cmp	r3, #0
 80035ea:	d00a      	beq.n	8003602 <HAL_RCCEx_PeriphCLKConfig+0x20e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80035ec:	4b8f      	ldr	r3, [pc, #572]	@ (800382c <HAL_RCCEx_PeriphCLKConfig+0x438>)
 80035ee:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80035f2:	f023 020c 	bic.w	r2, r3, #12
 80035f6:	687b      	ldr	r3, [r7, #4]
 80035f8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80035fa:	498c      	ldr	r1, [pc, #560]	@ (800382c <HAL_RCCEx_PeriphCLKConfig+0x438>)
 80035fc:	4313      	orrs	r3, r2
 80035fe:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8003602:	687b      	ldr	r3, [r7, #4]
 8003604:	681b      	ldr	r3, [r3, #0]
 8003606:	f003 0304 	and.w	r3, r3, #4
 800360a:	2b00      	cmp	r3, #0
 800360c:	d00a      	beq.n	8003624 <HAL_RCCEx_PeriphCLKConfig+0x230>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800360e:	4b87      	ldr	r3, [pc, #540]	@ (800382c <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8003610:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003614:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8003618:	687b      	ldr	r3, [r7, #4]
 800361a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800361c:	4983      	ldr	r1, [pc, #524]	@ (800382c <HAL_RCCEx_PeriphCLKConfig+0x438>)
 800361e:	4313      	orrs	r3, r2
 8003620:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8003624:	687b      	ldr	r3, [r7, #4]
 8003626:	681b      	ldr	r3, [r3, #0]
 8003628:	f003 0308 	and.w	r3, r3, #8
 800362c:	2b00      	cmp	r3, #0
 800362e:	d00a      	beq.n	8003646 <HAL_RCCEx_PeriphCLKConfig+0x252>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8003630:	4b7e      	ldr	r3, [pc, #504]	@ (800382c <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8003632:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003636:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 800363a:	687b      	ldr	r3, [r7, #4]
 800363c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800363e:	497b      	ldr	r1, [pc, #492]	@ (800382c <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8003640:	4313      	orrs	r3, r2
 8003642:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8003646:	687b      	ldr	r3, [r7, #4]
 8003648:	681b      	ldr	r3, [r3, #0]
 800364a:	f003 0320 	and.w	r3, r3, #32
 800364e:	2b00      	cmp	r3, #0
 8003650:	d00a      	beq.n	8003668 <HAL_RCCEx_PeriphCLKConfig+0x274>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8003652:	4b76      	ldr	r3, [pc, #472]	@ (800382c <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8003654:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003658:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 800365c:	687b      	ldr	r3, [r7, #4]
 800365e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003660:	4972      	ldr	r1, [pc, #456]	@ (800382c <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8003662:	4313      	orrs	r3, r2
 8003664:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8003668:	687b      	ldr	r3, [r7, #4]
 800366a:	681b      	ldr	r3, [r3, #0]
 800366c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003670:	2b00      	cmp	r3, #0
 8003672:	d00a      	beq.n	800368a <HAL_RCCEx_PeriphCLKConfig+0x296>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8003674:	4b6d      	ldr	r3, [pc, #436]	@ (800382c <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8003676:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800367a:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 800367e:	687b      	ldr	r3, [r7, #4]
 8003680:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003682:	496a      	ldr	r1, [pc, #424]	@ (800382c <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8003684:	4313      	orrs	r3, r2
 8003686:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 800368a:	687b      	ldr	r3, [r7, #4]
 800368c:	681b      	ldr	r3, [r3, #0]
 800368e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003692:	2b00      	cmp	r3, #0
 8003694:	d00a      	beq.n	80036ac <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8003696:	4b65      	ldr	r3, [pc, #404]	@ (800382c <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8003698:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800369c:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80036a0:	687b      	ldr	r3, [r7, #4]
 80036a2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80036a4:	4961      	ldr	r1, [pc, #388]	@ (800382c <HAL_RCCEx_PeriphCLKConfig+0x438>)
 80036a6:	4313      	orrs	r3, r2
 80036a8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80036ac:	687b      	ldr	r3, [r7, #4]
 80036ae:	681b      	ldr	r3, [r3, #0]
 80036b0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80036b4:	2b00      	cmp	r3, #0
 80036b6:	d00a      	beq.n	80036ce <HAL_RCCEx_PeriphCLKConfig+0x2da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80036b8:	4b5c      	ldr	r3, [pc, #368]	@ (800382c <HAL_RCCEx_PeriphCLKConfig+0x438>)
 80036ba:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80036be:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 80036c2:	687b      	ldr	r3, [r7, #4]
 80036c4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80036c6:	4959      	ldr	r1, [pc, #356]	@ (800382c <HAL_RCCEx_PeriphCLKConfig+0x438>)
 80036c8:	4313      	orrs	r3, r2
 80036ca:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80036ce:	687b      	ldr	r3, [r7, #4]
 80036d0:	681b      	ldr	r3, [r3, #0]
 80036d2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80036d6:	2b00      	cmp	r3, #0
 80036d8:	d00a      	beq.n	80036f0 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80036da:	4b54      	ldr	r3, [pc, #336]	@ (800382c <HAL_RCCEx_PeriphCLKConfig+0x438>)
 80036dc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80036e0:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 80036e4:	687b      	ldr	r3, [r7, #4]
 80036e6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80036e8:	4950      	ldr	r1, [pc, #320]	@ (800382c <HAL_RCCEx_PeriphCLKConfig+0x438>)
 80036ea:	4313      	orrs	r3, r2
 80036ec:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80036f0:	687b      	ldr	r3, [r7, #4]
 80036f2:	681b      	ldr	r3, [r3, #0]
 80036f4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80036f8:	2b00      	cmp	r3, #0
 80036fa:	d00a      	beq.n	8003712 <HAL_RCCEx_PeriphCLKConfig+0x31e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80036fc:	4b4b      	ldr	r3, [pc, #300]	@ (800382c <HAL_RCCEx_PeriphCLKConfig+0x438>)
 80036fe:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003702:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8003706:	687b      	ldr	r3, [r7, #4]
 8003708:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800370a:	4948      	ldr	r1, [pc, #288]	@ (800382c <HAL_RCCEx_PeriphCLKConfig+0x438>)
 800370c:	4313      	orrs	r3, r2
 800370e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C4)

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8003712:	687b      	ldr	r3, [r7, #4]
 8003714:	681b      	ldr	r3, [r3, #0]
 8003716:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800371a:	2b00      	cmp	r3, #0
 800371c:	d00a      	beq.n	8003734 <HAL_RCCEx_PeriphCLKConfig+0x340>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 800371e:	4b43      	ldr	r3, [pc, #268]	@ (800382c <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8003720:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8003724:	f023 0203 	bic.w	r2, r3, #3
 8003728:	687b      	ldr	r3, [r7, #4]
 800372a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800372c:	493f      	ldr	r1, [pc, #252]	@ (800382c <HAL_RCCEx_PeriphCLKConfig+0x438>)
 800372e:	4313      	orrs	r3, r2
 8003730:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8003734:	687b      	ldr	r3, [r7, #4]
 8003736:	681b      	ldr	r3, [r3, #0]
 8003738:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800373c:	2b00      	cmp	r3, #0
 800373e:	d028      	beq.n	8003792 <HAL_RCCEx_PeriphCLKConfig+0x39e>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8003740:	4b3a      	ldr	r3, [pc, #232]	@ (800382c <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8003742:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003746:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800374a:	687b      	ldr	r3, [r7, #4]
 800374c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800374e:	4937      	ldr	r1, [pc, #220]	@ (800382c <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8003750:	4313      	orrs	r3, r2
 8003752:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8003756:	687b      	ldr	r3, [r7, #4]
 8003758:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800375a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800375e:	d106      	bne.n	800376e <HAL_RCCEx_PeriphCLKConfig+0x37a>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003760:	4b32      	ldr	r3, [pc, #200]	@ (800382c <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8003762:	68db      	ldr	r3, [r3, #12]
 8003764:	4a31      	ldr	r2, [pc, #196]	@ (800382c <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8003766:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800376a:	60d3      	str	r3, [r2, #12]
 800376c:	e011      	b.n	8003792 <HAL_RCCEx_PeriphCLKConfig+0x39e>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 800376e:	687b      	ldr	r3, [r7, #4]
 8003770:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003772:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8003776:	d10c      	bne.n	8003792 <HAL_RCCEx_PeriphCLKConfig+0x39e>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8003778:	687b      	ldr	r3, [r7, #4]
 800377a:	3304      	adds	r3, #4
 800377c:	2101      	movs	r1, #1
 800377e:	4618      	mov	r0, r3
 8003780:	f000 f8a4 	bl	80038cc <RCCEx_PLLSAI1_Config>
 8003784:	4603      	mov	r3, r0
 8003786:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8003788:	7cfb      	ldrb	r3, [r7, #19]
 800378a:	2b00      	cmp	r3, #0
 800378c:	d001      	beq.n	8003792 <HAL_RCCEx_PeriphCLKConfig+0x39e>
        {
          /* set overall return value */
          status = ret;
 800378e:	7cfb      	ldrb	r3, [r7, #19]
 8003790:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8003792:	687b      	ldr	r3, [r7, #4]
 8003794:	681b      	ldr	r3, [r3, #0]
 8003796:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800379a:	2b00      	cmp	r3, #0
 800379c:	d028      	beq.n	80037f0 <HAL_RCCEx_PeriphCLKConfig+0x3fc>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 800379e:	4b23      	ldr	r3, [pc, #140]	@ (800382c <HAL_RCCEx_PeriphCLKConfig+0x438>)
 80037a0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80037a4:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80037a8:	687b      	ldr	r3, [r7, #4]
 80037aa:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80037ac:	491f      	ldr	r1, [pc, #124]	@ (800382c <HAL_RCCEx_PeriphCLKConfig+0x438>)
 80037ae:	4313      	orrs	r3, r2
 80037b0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 80037b4:	687b      	ldr	r3, [r7, #4]
 80037b6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80037b8:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80037bc:	d106      	bne.n	80037cc <HAL_RCCEx_PeriphCLKConfig+0x3d8>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80037be:	4b1b      	ldr	r3, [pc, #108]	@ (800382c <HAL_RCCEx_PeriphCLKConfig+0x438>)
 80037c0:	68db      	ldr	r3, [r3, #12]
 80037c2:	4a1a      	ldr	r2, [pc, #104]	@ (800382c <HAL_RCCEx_PeriphCLKConfig+0x438>)
 80037c4:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80037c8:	60d3      	str	r3, [r2, #12]
 80037ca:	e011      	b.n	80037f0 <HAL_RCCEx_PeriphCLKConfig+0x3fc>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 80037cc:	687b      	ldr	r3, [r7, #4]
 80037ce:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80037d0:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80037d4:	d10c      	bne.n	80037f0 <HAL_RCCEx_PeriphCLKConfig+0x3fc>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80037d6:	687b      	ldr	r3, [r7, #4]
 80037d8:	3304      	adds	r3, #4
 80037da:	2101      	movs	r1, #1
 80037dc:	4618      	mov	r0, r3
 80037de:	f000 f875 	bl	80038cc <RCCEx_PLLSAI1_Config>
 80037e2:	4603      	mov	r3, r0
 80037e4:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80037e6:	7cfb      	ldrb	r3, [r7, #19]
 80037e8:	2b00      	cmp	r3, #0
 80037ea:	d001      	beq.n	80037f0 <HAL_RCCEx_PeriphCLKConfig+0x3fc>
      {
        /* set overall return value */
        status = ret;
 80037ec:	7cfb      	ldrb	r3, [r7, #19]
 80037ee:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 80037f0:	687b      	ldr	r3, [r7, #4]
 80037f2:	681b      	ldr	r3, [r3, #0]
 80037f4:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80037f8:	2b00      	cmp	r3, #0
 80037fa:	d02b      	beq.n	8003854 <HAL_RCCEx_PeriphCLKConfig+0x460>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80037fc:	4b0b      	ldr	r3, [pc, #44]	@ (800382c <HAL_RCCEx_PeriphCLKConfig+0x438>)
 80037fe:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003802:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8003806:	687b      	ldr	r3, [r7, #4]
 8003808:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800380a:	4908      	ldr	r1, [pc, #32]	@ (800382c <HAL_RCCEx_PeriphCLKConfig+0x438>)
 800380c:	4313      	orrs	r3, r2
 800380e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8003812:	687b      	ldr	r3, [r7, #4]
 8003814:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003816:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800381a:	d109      	bne.n	8003830 <HAL_RCCEx_PeriphCLKConfig+0x43c>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800381c:	4b03      	ldr	r3, [pc, #12]	@ (800382c <HAL_RCCEx_PeriphCLKConfig+0x438>)
 800381e:	68db      	ldr	r3, [r3, #12]
 8003820:	4a02      	ldr	r2, [pc, #8]	@ (800382c <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8003822:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8003826:	60d3      	str	r3, [r2, #12]
 8003828:	e014      	b.n	8003854 <HAL_RCCEx_PeriphCLKConfig+0x460>
 800382a:	bf00      	nop
 800382c:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8003830:	687b      	ldr	r3, [r7, #4]
 8003832:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003834:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8003838:	d10c      	bne.n	8003854 <HAL_RCCEx_PeriphCLKConfig+0x460>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800383a:	687b      	ldr	r3, [r7, #4]
 800383c:	3304      	adds	r3, #4
 800383e:	2101      	movs	r1, #1
 8003840:	4618      	mov	r0, r3
 8003842:	f000 f843 	bl	80038cc <RCCEx_PLLSAI1_Config>
 8003846:	4603      	mov	r3, r0
 8003848:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800384a:	7cfb      	ldrb	r3, [r7, #19]
 800384c:	2b00      	cmp	r3, #0
 800384e:	d001      	beq.n	8003854 <HAL_RCCEx_PeriphCLKConfig+0x460>
      {
        /* set overall return value */
        status = ret;
 8003850:	7cfb      	ldrb	r3, [r7, #19]
 8003852:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8003854:	687b      	ldr	r3, [r7, #4]
 8003856:	681b      	ldr	r3, [r3, #0]
 8003858:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800385c:	2b00      	cmp	r3, #0
 800385e:	d01c      	beq.n	800389a <HAL_RCCEx_PeriphCLKConfig+0x4a6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8003860:	4b19      	ldr	r3, [pc, #100]	@ (80038c8 <HAL_RCCEx_PeriphCLKConfig+0x4d4>)
 8003862:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003866:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 800386a:	687b      	ldr	r3, [r7, #4]
 800386c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800386e:	4916      	ldr	r1, [pc, #88]	@ (80038c8 <HAL_RCCEx_PeriphCLKConfig+0x4d4>)
 8003870:	4313      	orrs	r3, r2
 8003872:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8003876:	687b      	ldr	r3, [r7, #4]
 8003878:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800387a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800387e:	d10c      	bne.n	800389a <HAL_RCCEx_PeriphCLKConfig+0x4a6>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8003880:	687b      	ldr	r3, [r7, #4]
 8003882:	3304      	adds	r3, #4
 8003884:	2102      	movs	r1, #2
 8003886:	4618      	mov	r0, r3
 8003888:	f000 f820 	bl	80038cc <RCCEx_PLLSAI1_Config>
 800388c:	4603      	mov	r3, r0
 800388e:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8003890:	7cfb      	ldrb	r3, [r7, #19]
 8003892:	2b00      	cmp	r3, #0
 8003894:	d001      	beq.n	800389a <HAL_RCCEx_PeriphCLKConfig+0x4a6>
      {
        /* set overall return value */
        status = ret;
 8003896:	7cfb      	ldrb	r3, [r7, #19]
 8003898:	74bb      	strb	r3, [r7, #18]
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 800389a:	687b      	ldr	r3, [r7, #4]
 800389c:	681b      	ldr	r3, [r3, #0]
 800389e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80038a2:	2b00      	cmp	r3, #0
 80038a4:	d00a      	beq.n	80038bc <HAL_RCCEx_PeriphCLKConfig+0x4c8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 80038a6:	4b08      	ldr	r3, [pc, #32]	@ (80038c8 <HAL_RCCEx_PeriphCLKConfig+0x4d4>)
 80038a8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80038ac:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 80038b0:	687b      	ldr	r3, [r7, #4]
 80038b2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80038b4:	4904      	ldr	r1, [pc, #16]	@ (80038c8 <HAL_RCCEx_PeriphCLKConfig+0x4d4>)
 80038b6:	4313      	orrs	r3, r2
 80038b8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 80038bc:	7cbb      	ldrb	r3, [r7, #18]
}
 80038be:	4618      	mov	r0, r3
 80038c0:	3718      	adds	r7, #24
 80038c2:	46bd      	mov	sp, r7
 80038c4:	bd80      	pop	{r7, pc}
 80038c6:	bf00      	nop
 80038c8:	40021000 	.word	0x40021000

080038cc <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 80038cc:	b580      	push	{r7, lr}
 80038ce:	b084      	sub	sp, #16
 80038d0:	af00      	add	r7, sp, #0
 80038d2:	6078      	str	r0, [r7, #4]
 80038d4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80038d6:	2300      	movs	r3, #0
 80038d8:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 80038da:	4b74      	ldr	r3, [pc, #464]	@ (8003aac <RCCEx_PLLSAI1_Config+0x1e0>)
 80038dc:	68db      	ldr	r3, [r3, #12]
 80038de:	f003 0303 	and.w	r3, r3, #3
 80038e2:	2b00      	cmp	r3, #0
 80038e4:	d018      	beq.n	8003918 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 80038e6:	4b71      	ldr	r3, [pc, #452]	@ (8003aac <RCCEx_PLLSAI1_Config+0x1e0>)
 80038e8:	68db      	ldr	r3, [r3, #12]
 80038ea:	f003 0203 	and.w	r2, r3, #3
 80038ee:	687b      	ldr	r3, [r7, #4]
 80038f0:	681b      	ldr	r3, [r3, #0]
 80038f2:	429a      	cmp	r2, r3
 80038f4:	d10d      	bne.n	8003912 <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 80038f6:	687b      	ldr	r3, [r7, #4]
 80038f8:	681b      	ldr	r3, [r3, #0]
       ||
 80038fa:	2b00      	cmp	r3, #0
 80038fc:	d009      	beq.n	8003912 <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 80038fe:	4b6b      	ldr	r3, [pc, #428]	@ (8003aac <RCCEx_PLLSAI1_Config+0x1e0>)
 8003900:	68db      	ldr	r3, [r3, #12]
 8003902:	091b      	lsrs	r3, r3, #4
 8003904:	f003 0307 	and.w	r3, r3, #7
 8003908:	1c5a      	adds	r2, r3, #1
 800390a:	687b      	ldr	r3, [r7, #4]
 800390c:	685b      	ldr	r3, [r3, #4]
       ||
 800390e:	429a      	cmp	r2, r3
 8003910:	d047      	beq.n	80039a2 <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8003912:	2301      	movs	r3, #1
 8003914:	73fb      	strb	r3, [r7, #15]
 8003916:	e044      	b.n	80039a2 <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8003918:	687b      	ldr	r3, [r7, #4]
 800391a:	681b      	ldr	r3, [r3, #0]
 800391c:	2b03      	cmp	r3, #3
 800391e:	d018      	beq.n	8003952 <RCCEx_PLLSAI1_Config+0x86>
 8003920:	2b03      	cmp	r3, #3
 8003922:	d825      	bhi.n	8003970 <RCCEx_PLLSAI1_Config+0xa4>
 8003924:	2b01      	cmp	r3, #1
 8003926:	d002      	beq.n	800392e <RCCEx_PLLSAI1_Config+0x62>
 8003928:	2b02      	cmp	r3, #2
 800392a:	d009      	beq.n	8003940 <RCCEx_PLLSAI1_Config+0x74>
 800392c:	e020      	b.n	8003970 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 800392e:	4b5f      	ldr	r3, [pc, #380]	@ (8003aac <RCCEx_PLLSAI1_Config+0x1e0>)
 8003930:	681b      	ldr	r3, [r3, #0]
 8003932:	f003 0302 	and.w	r3, r3, #2
 8003936:	2b00      	cmp	r3, #0
 8003938:	d11d      	bne.n	8003976 <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 800393a:	2301      	movs	r3, #1
 800393c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800393e:	e01a      	b.n	8003976 <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8003940:	4b5a      	ldr	r3, [pc, #360]	@ (8003aac <RCCEx_PLLSAI1_Config+0x1e0>)
 8003942:	681b      	ldr	r3, [r3, #0]
 8003944:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003948:	2b00      	cmp	r3, #0
 800394a:	d116      	bne.n	800397a <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 800394c:	2301      	movs	r3, #1
 800394e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003950:	e013      	b.n	800397a <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8003952:	4b56      	ldr	r3, [pc, #344]	@ (8003aac <RCCEx_PLLSAI1_Config+0x1e0>)
 8003954:	681b      	ldr	r3, [r3, #0]
 8003956:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800395a:	2b00      	cmp	r3, #0
 800395c:	d10f      	bne.n	800397e <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 800395e:	4b53      	ldr	r3, [pc, #332]	@ (8003aac <RCCEx_PLLSAI1_Config+0x1e0>)
 8003960:	681b      	ldr	r3, [r3, #0]
 8003962:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003966:	2b00      	cmp	r3, #0
 8003968:	d109      	bne.n	800397e <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 800396a:	2301      	movs	r3, #1
 800396c:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800396e:	e006      	b.n	800397e <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 8003970:	2301      	movs	r3, #1
 8003972:	73fb      	strb	r3, [r7, #15]
      break;
 8003974:	e004      	b.n	8003980 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8003976:	bf00      	nop
 8003978:	e002      	b.n	8003980 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 800397a:	bf00      	nop
 800397c:	e000      	b.n	8003980 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 800397e:	bf00      	nop
    }

    if(status == HAL_OK)
 8003980:	7bfb      	ldrb	r3, [r7, #15]
 8003982:	2b00      	cmp	r3, #0
 8003984:	d10d      	bne.n	80039a2 <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8003986:	4b49      	ldr	r3, [pc, #292]	@ (8003aac <RCCEx_PLLSAI1_Config+0x1e0>)
 8003988:	68db      	ldr	r3, [r3, #12]
 800398a:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 800398e:	687b      	ldr	r3, [r7, #4]
 8003990:	6819      	ldr	r1, [r3, #0]
 8003992:	687b      	ldr	r3, [r7, #4]
 8003994:	685b      	ldr	r3, [r3, #4]
 8003996:	3b01      	subs	r3, #1
 8003998:	011b      	lsls	r3, r3, #4
 800399a:	430b      	orrs	r3, r1
 800399c:	4943      	ldr	r1, [pc, #268]	@ (8003aac <RCCEx_PLLSAI1_Config+0x1e0>)
 800399e:	4313      	orrs	r3, r2
 80039a0:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 80039a2:	7bfb      	ldrb	r3, [r7, #15]
 80039a4:	2b00      	cmp	r3, #0
 80039a6:	d17c      	bne.n	8003aa2 <RCCEx_PLLSAI1_Config+0x1d6>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 80039a8:	4b40      	ldr	r3, [pc, #256]	@ (8003aac <RCCEx_PLLSAI1_Config+0x1e0>)
 80039aa:	681b      	ldr	r3, [r3, #0]
 80039ac:	4a3f      	ldr	r2, [pc, #252]	@ (8003aac <RCCEx_PLLSAI1_Config+0x1e0>)
 80039ae:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 80039b2:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80039b4:	f7fe fb04 	bl	8001fc0 <HAL_GetTick>
 80039b8:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 80039ba:	e009      	b.n	80039d0 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80039bc:	f7fe fb00 	bl	8001fc0 <HAL_GetTick>
 80039c0:	4602      	mov	r2, r0
 80039c2:	68bb      	ldr	r3, [r7, #8]
 80039c4:	1ad3      	subs	r3, r2, r3
 80039c6:	2b02      	cmp	r3, #2
 80039c8:	d902      	bls.n	80039d0 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 80039ca:	2303      	movs	r3, #3
 80039cc:	73fb      	strb	r3, [r7, #15]
        break;
 80039ce:	e005      	b.n	80039dc <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 80039d0:	4b36      	ldr	r3, [pc, #216]	@ (8003aac <RCCEx_PLLSAI1_Config+0x1e0>)
 80039d2:	681b      	ldr	r3, [r3, #0]
 80039d4:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80039d8:	2b00      	cmp	r3, #0
 80039da:	d1ef      	bne.n	80039bc <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 80039dc:	7bfb      	ldrb	r3, [r7, #15]
 80039de:	2b00      	cmp	r3, #0
 80039e0:	d15f      	bne.n	8003aa2 <RCCEx_PLLSAI1_Config+0x1d6>
    {
      if(Divider == DIVIDER_P_UPDATE)
 80039e2:	683b      	ldr	r3, [r7, #0]
 80039e4:	2b00      	cmp	r3, #0
 80039e6:	d110      	bne.n	8003a0a <RCCEx_PLLSAI1_Config+0x13e>
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#else
        /* Configure the PLLSAI1 Division factor P and Multiplication factor N*/
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80039e8:	4b30      	ldr	r3, [pc, #192]	@ (8003aac <RCCEx_PLLSAI1_Config+0x1e0>)
 80039ea:	691b      	ldr	r3, [r3, #16]
 80039ec:	f023 4378 	bic.w	r3, r3, #4160749568	@ 0xf8000000
 80039f0:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 80039f4:	687a      	ldr	r2, [r7, #4]
 80039f6:	6892      	ldr	r2, [r2, #8]
 80039f8:	0211      	lsls	r1, r2, #8
 80039fa:	687a      	ldr	r2, [r7, #4]
 80039fc:	68d2      	ldr	r2, [r2, #12]
 80039fe:	06d2      	lsls	r2, r2, #27
 8003a00:	430a      	orrs	r2, r1
 8003a02:	492a      	ldr	r1, [pc, #168]	@ (8003aac <RCCEx_PLLSAI1_Config+0x1e0>)
 8003a04:	4313      	orrs	r3, r2
 8003a06:	610b      	str	r3, [r1, #16]
 8003a08:	e027      	b.n	8003a5a <RCCEx_PLLSAI1_Config+0x18e>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8003a0a:	683b      	ldr	r3, [r7, #0]
 8003a0c:	2b01      	cmp	r3, #1
 8003a0e:	d112      	bne.n	8003a36 <RCCEx_PLLSAI1_Config+0x16a>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8003a10:	4b26      	ldr	r3, [pc, #152]	@ (8003aac <RCCEx_PLLSAI1_Config+0x1e0>)
 8003a12:	691b      	ldr	r3, [r3, #16]
 8003a14:	f423 03c0 	bic.w	r3, r3, #6291456	@ 0x600000
 8003a18:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8003a1c:	687a      	ldr	r2, [r7, #4]
 8003a1e:	6892      	ldr	r2, [r2, #8]
 8003a20:	0211      	lsls	r1, r2, #8
 8003a22:	687a      	ldr	r2, [r7, #4]
 8003a24:	6912      	ldr	r2, [r2, #16]
 8003a26:	0852      	lsrs	r2, r2, #1
 8003a28:	3a01      	subs	r2, #1
 8003a2a:	0552      	lsls	r2, r2, #21
 8003a2c:	430a      	orrs	r2, r1
 8003a2e:	491f      	ldr	r1, [pc, #124]	@ (8003aac <RCCEx_PLLSAI1_Config+0x1e0>)
 8003a30:	4313      	orrs	r3, r2
 8003a32:	610b      	str	r3, [r1, #16]
 8003a34:	e011      	b.n	8003a5a <RCCEx_PLLSAI1_Config+0x18e>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8003a36:	4b1d      	ldr	r3, [pc, #116]	@ (8003aac <RCCEx_PLLSAI1_Config+0x1e0>)
 8003a38:	691b      	ldr	r3, [r3, #16]
 8003a3a:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 8003a3e:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8003a42:	687a      	ldr	r2, [r7, #4]
 8003a44:	6892      	ldr	r2, [r2, #8]
 8003a46:	0211      	lsls	r1, r2, #8
 8003a48:	687a      	ldr	r2, [r7, #4]
 8003a4a:	6952      	ldr	r2, [r2, #20]
 8003a4c:	0852      	lsrs	r2, r2, #1
 8003a4e:	3a01      	subs	r2, #1
 8003a50:	0652      	lsls	r2, r2, #25
 8003a52:	430a      	orrs	r2, r1
 8003a54:	4915      	ldr	r1, [pc, #84]	@ (8003aac <RCCEx_PLLSAI1_Config+0x1e0>)
 8003a56:	4313      	orrs	r3, r2
 8003a58:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8003a5a:	4b14      	ldr	r3, [pc, #80]	@ (8003aac <RCCEx_PLLSAI1_Config+0x1e0>)
 8003a5c:	681b      	ldr	r3, [r3, #0]
 8003a5e:	4a13      	ldr	r2, [pc, #76]	@ (8003aac <RCCEx_PLLSAI1_Config+0x1e0>)
 8003a60:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8003a64:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003a66:	f7fe faab 	bl	8001fc0 <HAL_GetTick>
 8003a6a:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8003a6c:	e009      	b.n	8003a82 <RCCEx_PLLSAI1_Config+0x1b6>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8003a6e:	f7fe faa7 	bl	8001fc0 <HAL_GetTick>
 8003a72:	4602      	mov	r2, r0
 8003a74:	68bb      	ldr	r3, [r7, #8]
 8003a76:	1ad3      	subs	r3, r2, r3
 8003a78:	2b02      	cmp	r3, #2
 8003a7a:	d902      	bls.n	8003a82 <RCCEx_PLLSAI1_Config+0x1b6>
        {
          status = HAL_TIMEOUT;
 8003a7c:	2303      	movs	r3, #3
 8003a7e:	73fb      	strb	r3, [r7, #15]
          break;
 8003a80:	e005      	b.n	8003a8e <RCCEx_PLLSAI1_Config+0x1c2>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8003a82:	4b0a      	ldr	r3, [pc, #40]	@ (8003aac <RCCEx_PLLSAI1_Config+0x1e0>)
 8003a84:	681b      	ldr	r3, [r3, #0]
 8003a86:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8003a8a:	2b00      	cmp	r3, #0
 8003a8c:	d0ef      	beq.n	8003a6e <RCCEx_PLLSAI1_Config+0x1a2>
        }
      }

      if(status == HAL_OK)
 8003a8e:	7bfb      	ldrb	r3, [r7, #15]
 8003a90:	2b00      	cmp	r3, #0
 8003a92:	d106      	bne.n	8003aa2 <RCCEx_PLLSAI1_Config+0x1d6>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8003a94:	4b05      	ldr	r3, [pc, #20]	@ (8003aac <RCCEx_PLLSAI1_Config+0x1e0>)
 8003a96:	691a      	ldr	r2, [r3, #16]
 8003a98:	687b      	ldr	r3, [r7, #4]
 8003a9a:	699b      	ldr	r3, [r3, #24]
 8003a9c:	4903      	ldr	r1, [pc, #12]	@ (8003aac <RCCEx_PLLSAI1_Config+0x1e0>)
 8003a9e:	4313      	orrs	r3, r2
 8003aa0:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8003aa2:	7bfb      	ldrb	r3, [r7, #15]
}
 8003aa4:	4618      	mov	r0, r3
 8003aa6:	3710      	adds	r7, #16
 8003aa8:	46bd      	mov	sp, r7
 8003aaa:	bd80      	pop	{r7, pc}
 8003aac:	40021000 	.word	0x40021000

08003ab0 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003ab0:	b580      	push	{r7, lr}
 8003ab2:	b082      	sub	sp, #8
 8003ab4:	af00      	add	r7, sp, #0
 8003ab6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003ab8:	687b      	ldr	r3, [r7, #4]
 8003aba:	2b00      	cmp	r3, #0
 8003abc:	d101      	bne.n	8003ac2 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8003abe:	2301      	movs	r3, #1
 8003ac0:	e054      	b.n	8003b6c <HAL_TIM_Base_Init+0xbc>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003ac2:	687b      	ldr	r3, [r7, #4]
 8003ac4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003ac8:	b2db      	uxtb	r3, r3
 8003aca:	2b00      	cmp	r3, #0
 8003acc:	d111      	bne.n	8003af2 <HAL_TIM_Base_Init+0x42>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003ace:	687b      	ldr	r3, [r7, #4]
 8003ad0:	2200      	movs	r2, #0
 8003ad2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
    /* Reset interrupt callbacks to legacy weak callbacks */
    TIM_ResetCallback(htim);
 8003ad6:	6878      	ldr	r0, [r7, #4]
 8003ad8:	f001 f990 	bl	8004dfc <TIM_ResetCallback>

    if (htim->Base_MspInitCallback == NULL)
 8003adc:	687b      	ldr	r3, [r7, #4]
 8003ade:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003ae0:	2b00      	cmp	r3, #0
 8003ae2:	d102      	bne.n	8003aea <HAL_TIM_Base_Init+0x3a>
    {
      htim->Base_MspInitCallback = HAL_TIM_Base_MspInit;
 8003ae4:	687b      	ldr	r3, [r7, #4]
 8003ae6:	4a23      	ldr	r2, [pc, #140]	@ (8003b74 <HAL_TIM_Base_Init+0xc4>)
 8003ae8:	64da      	str	r2, [r3, #76]	@ 0x4c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
 8003aea:	687b      	ldr	r3, [r7, #4]
 8003aec:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003aee:	6878      	ldr	r0, [r7, #4]
 8003af0:	4798      	blx	r3
    HAL_TIM_Base_MspInit(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003af2:	687b      	ldr	r3, [r7, #4]
 8003af4:	2202      	movs	r2, #2
 8003af6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003afa:	687b      	ldr	r3, [r7, #4]
 8003afc:	681a      	ldr	r2, [r3, #0]
 8003afe:	687b      	ldr	r3, [r7, #4]
 8003b00:	3304      	adds	r3, #4
 8003b02:	4619      	mov	r1, r3
 8003b04:	4610      	mov	r0, r2
 8003b06:	f000 fd9d 	bl	8004644 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003b0a:	687b      	ldr	r3, [r7, #4]
 8003b0c:	2201      	movs	r2, #1
 8003b0e:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003b12:	687b      	ldr	r3, [r7, #4]
 8003b14:	2201      	movs	r2, #1
 8003b16:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8003b1a:	687b      	ldr	r3, [r7, #4]
 8003b1c:	2201      	movs	r2, #1
 8003b1e:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8003b22:	687b      	ldr	r3, [r7, #4]
 8003b24:	2201      	movs	r2, #1
 8003b26:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8003b2a:	687b      	ldr	r3, [r7, #4]
 8003b2c:	2201      	movs	r2, #1
 8003b2e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8003b32:	687b      	ldr	r3, [r7, #4]
 8003b34:	2201      	movs	r2, #1
 8003b36:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8003b3a:	687b      	ldr	r3, [r7, #4]
 8003b3c:	2201      	movs	r2, #1
 8003b3e:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003b42:	687b      	ldr	r3, [r7, #4]
 8003b44:	2201      	movs	r2, #1
 8003b46:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8003b4a:	687b      	ldr	r3, [r7, #4]
 8003b4c:	2201      	movs	r2, #1
 8003b4e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8003b52:	687b      	ldr	r3, [r7, #4]
 8003b54:	2201      	movs	r2, #1
 8003b56:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8003b5a:	687b      	ldr	r3, [r7, #4]
 8003b5c:	2201      	movs	r2, #1
 8003b5e:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003b62:	687b      	ldr	r3, [r7, #4]
 8003b64:	2201      	movs	r2, #1
 8003b66:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8003b6a:	2300      	movs	r3, #0
}
 8003b6c:	4618      	mov	r0, r3
 8003b6e:	3708      	adds	r7, #8
 8003b70:	46bd      	mov	sp, r7
 8003b72:	bd80      	pop	{r7, pc}
 8003b74:	08001ae5 	.word	0x08001ae5

08003b78 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8003b78:	b480      	push	{r7}
 8003b7a:	b085      	sub	sp, #20
 8003b7c:	af00      	add	r7, sp, #0
 8003b7e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8003b80:	687b      	ldr	r3, [r7, #4]
 8003b82:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003b86:	b2db      	uxtb	r3, r3
 8003b88:	2b01      	cmp	r3, #1
 8003b8a:	d001      	beq.n	8003b90 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8003b8c:	2301      	movs	r3, #1
 8003b8e:	e038      	b.n	8003c02 <HAL_TIM_Base_Start+0x8a>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003b90:	687b      	ldr	r3, [r7, #4]
 8003b92:	2202      	movs	r2, #2
 8003b94:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003b98:	687b      	ldr	r3, [r7, #4]
 8003b9a:	681b      	ldr	r3, [r3, #0]
 8003b9c:	4a1c      	ldr	r2, [pc, #112]	@ (8003c10 <HAL_TIM_Base_Start+0x98>)
 8003b9e:	4293      	cmp	r3, r2
 8003ba0:	d00e      	beq.n	8003bc0 <HAL_TIM_Base_Start+0x48>
 8003ba2:	687b      	ldr	r3, [r7, #4]
 8003ba4:	681b      	ldr	r3, [r3, #0]
 8003ba6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003baa:	d009      	beq.n	8003bc0 <HAL_TIM_Base_Start+0x48>
 8003bac:	687b      	ldr	r3, [r7, #4]
 8003bae:	681b      	ldr	r3, [r3, #0]
 8003bb0:	4a18      	ldr	r2, [pc, #96]	@ (8003c14 <HAL_TIM_Base_Start+0x9c>)
 8003bb2:	4293      	cmp	r3, r2
 8003bb4:	d004      	beq.n	8003bc0 <HAL_TIM_Base_Start+0x48>
 8003bb6:	687b      	ldr	r3, [r7, #4]
 8003bb8:	681b      	ldr	r3, [r3, #0]
 8003bba:	4a17      	ldr	r2, [pc, #92]	@ (8003c18 <HAL_TIM_Base_Start+0xa0>)
 8003bbc:	4293      	cmp	r3, r2
 8003bbe:	d115      	bne.n	8003bec <HAL_TIM_Base_Start+0x74>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003bc0:	687b      	ldr	r3, [r7, #4]
 8003bc2:	681b      	ldr	r3, [r3, #0]
 8003bc4:	689a      	ldr	r2, [r3, #8]
 8003bc6:	4b15      	ldr	r3, [pc, #84]	@ (8003c1c <HAL_TIM_Base_Start+0xa4>)
 8003bc8:	4013      	ands	r3, r2
 8003bca:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003bcc:	68fb      	ldr	r3, [r7, #12]
 8003bce:	2b06      	cmp	r3, #6
 8003bd0:	d015      	beq.n	8003bfe <HAL_TIM_Base_Start+0x86>
 8003bd2:	68fb      	ldr	r3, [r7, #12]
 8003bd4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003bd8:	d011      	beq.n	8003bfe <HAL_TIM_Base_Start+0x86>
    {
      __HAL_TIM_ENABLE(htim);
 8003bda:	687b      	ldr	r3, [r7, #4]
 8003bdc:	681b      	ldr	r3, [r3, #0]
 8003bde:	681a      	ldr	r2, [r3, #0]
 8003be0:	687b      	ldr	r3, [r7, #4]
 8003be2:	681b      	ldr	r3, [r3, #0]
 8003be4:	f042 0201 	orr.w	r2, r2, #1
 8003be8:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003bea:	e008      	b.n	8003bfe <HAL_TIM_Base_Start+0x86>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003bec:	687b      	ldr	r3, [r7, #4]
 8003bee:	681b      	ldr	r3, [r3, #0]
 8003bf0:	681a      	ldr	r2, [r3, #0]
 8003bf2:	687b      	ldr	r3, [r7, #4]
 8003bf4:	681b      	ldr	r3, [r3, #0]
 8003bf6:	f042 0201 	orr.w	r2, r2, #1
 8003bfa:	601a      	str	r2, [r3, #0]
 8003bfc:	e000      	b.n	8003c00 <HAL_TIM_Base_Start+0x88>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003bfe:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8003c00:	2300      	movs	r3, #0
}
 8003c02:	4618      	mov	r0, r3
 8003c04:	3714      	adds	r7, #20
 8003c06:	46bd      	mov	sp, r7
 8003c08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c0c:	4770      	bx	lr
 8003c0e:	bf00      	nop
 8003c10:	40012c00 	.word	0x40012c00
 8003c14:	40000400 	.word	0x40000400
 8003c18:	40014000 	.word	0x40014000
 8003c1c:	00010007 	.word	0x00010007

08003c20 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8003c20:	b480      	push	{r7}
 8003c22:	b085      	sub	sp, #20
 8003c24:	af00      	add	r7, sp, #0
 8003c26:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8003c28:	687b      	ldr	r3, [r7, #4]
 8003c2a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003c2e:	b2db      	uxtb	r3, r3
 8003c30:	2b01      	cmp	r3, #1
 8003c32:	d001      	beq.n	8003c38 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8003c34:	2301      	movs	r3, #1
 8003c36:	e040      	b.n	8003cba <HAL_TIM_Base_Start_IT+0x9a>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003c38:	687b      	ldr	r3, [r7, #4]
 8003c3a:	2202      	movs	r2, #2
 8003c3c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8003c40:	687b      	ldr	r3, [r7, #4]
 8003c42:	681b      	ldr	r3, [r3, #0]
 8003c44:	68da      	ldr	r2, [r3, #12]
 8003c46:	687b      	ldr	r3, [r7, #4]
 8003c48:	681b      	ldr	r3, [r3, #0]
 8003c4a:	f042 0201 	orr.w	r2, r2, #1
 8003c4e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003c50:	687b      	ldr	r3, [r7, #4]
 8003c52:	681b      	ldr	r3, [r3, #0]
 8003c54:	4a1c      	ldr	r2, [pc, #112]	@ (8003cc8 <HAL_TIM_Base_Start_IT+0xa8>)
 8003c56:	4293      	cmp	r3, r2
 8003c58:	d00e      	beq.n	8003c78 <HAL_TIM_Base_Start_IT+0x58>
 8003c5a:	687b      	ldr	r3, [r7, #4]
 8003c5c:	681b      	ldr	r3, [r3, #0]
 8003c5e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003c62:	d009      	beq.n	8003c78 <HAL_TIM_Base_Start_IT+0x58>
 8003c64:	687b      	ldr	r3, [r7, #4]
 8003c66:	681b      	ldr	r3, [r3, #0]
 8003c68:	4a18      	ldr	r2, [pc, #96]	@ (8003ccc <HAL_TIM_Base_Start_IT+0xac>)
 8003c6a:	4293      	cmp	r3, r2
 8003c6c:	d004      	beq.n	8003c78 <HAL_TIM_Base_Start_IT+0x58>
 8003c6e:	687b      	ldr	r3, [r7, #4]
 8003c70:	681b      	ldr	r3, [r3, #0]
 8003c72:	4a17      	ldr	r2, [pc, #92]	@ (8003cd0 <HAL_TIM_Base_Start_IT+0xb0>)
 8003c74:	4293      	cmp	r3, r2
 8003c76:	d115      	bne.n	8003ca4 <HAL_TIM_Base_Start_IT+0x84>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003c78:	687b      	ldr	r3, [r7, #4]
 8003c7a:	681b      	ldr	r3, [r3, #0]
 8003c7c:	689a      	ldr	r2, [r3, #8]
 8003c7e:	4b15      	ldr	r3, [pc, #84]	@ (8003cd4 <HAL_TIM_Base_Start_IT+0xb4>)
 8003c80:	4013      	ands	r3, r2
 8003c82:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003c84:	68fb      	ldr	r3, [r7, #12]
 8003c86:	2b06      	cmp	r3, #6
 8003c88:	d015      	beq.n	8003cb6 <HAL_TIM_Base_Start_IT+0x96>
 8003c8a:	68fb      	ldr	r3, [r7, #12]
 8003c8c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003c90:	d011      	beq.n	8003cb6 <HAL_TIM_Base_Start_IT+0x96>
    {
      __HAL_TIM_ENABLE(htim);
 8003c92:	687b      	ldr	r3, [r7, #4]
 8003c94:	681b      	ldr	r3, [r3, #0]
 8003c96:	681a      	ldr	r2, [r3, #0]
 8003c98:	687b      	ldr	r3, [r7, #4]
 8003c9a:	681b      	ldr	r3, [r3, #0]
 8003c9c:	f042 0201 	orr.w	r2, r2, #1
 8003ca0:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003ca2:	e008      	b.n	8003cb6 <HAL_TIM_Base_Start_IT+0x96>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003ca4:	687b      	ldr	r3, [r7, #4]
 8003ca6:	681b      	ldr	r3, [r3, #0]
 8003ca8:	681a      	ldr	r2, [r3, #0]
 8003caa:	687b      	ldr	r3, [r7, #4]
 8003cac:	681b      	ldr	r3, [r3, #0]
 8003cae:	f042 0201 	orr.w	r2, r2, #1
 8003cb2:	601a      	str	r2, [r3, #0]
 8003cb4:	e000      	b.n	8003cb8 <HAL_TIM_Base_Start_IT+0x98>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003cb6:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8003cb8:	2300      	movs	r3, #0
}
 8003cba:	4618      	mov	r0, r3
 8003cbc:	3714      	adds	r7, #20
 8003cbe:	46bd      	mov	sp, r7
 8003cc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cc4:	4770      	bx	lr
 8003cc6:	bf00      	nop
 8003cc8:	40012c00 	.word	0x40012c00
 8003ccc:	40000400 	.word	0x40000400
 8003cd0:	40014000 	.word	0x40014000
 8003cd4:	00010007 	.word	0x00010007

08003cd8 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8003cd8:	b580      	push	{r7, lr}
 8003cda:	b082      	sub	sp, #8
 8003cdc:	af00      	add	r7, sp, #0
 8003cde:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003ce0:	687b      	ldr	r3, [r7, #4]
 8003ce2:	2b00      	cmp	r3, #0
 8003ce4:	d101      	bne.n	8003cea <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8003ce6:	2301      	movs	r3, #1
 8003ce8:	e054      	b.n	8003d94 <HAL_TIM_PWM_Init+0xbc>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003cea:	687b      	ldr	r3, [r7, #4]
 8003cec:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003cf0:	b2db      	uxtb	r3, r3
 8003cf2:	2b00      	cmp	r3, #0
 8003cf4:	d111      	bne.n	8003d1a <HAL_TIM_PWM_Init+0x42>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003cf6:	687b      	ldr	r3, [r7, #4]
 8003cf8:	2200      	movs	r2, #0
 8003cfa:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
    /* Reset interrupt callbacks to legacy weak callbacks */
    TIM_ResetCallback(htim);
 8003cfe:	6878      	ldr	r0, [r7, #4]
 8003d00:	f001 f87c 	bl	8004dfc <TIM_ResetCallback>

    if (htim->PWM_MspInitCallback == NULL)
 8003d04:	687b      	ldr	r3, [r7, #4]
 8003d06:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8003d08:	2b00      	cmp	r3, #0
 8003d0a:	d102      	bne.n	8003d12 <HAL_TIM_PWM_Init+0x3a>
    {
      htim->PWM_MspInitCallback = HAL_TIM_PWM_MspInit;
 8003d0c:	687b      	ldr	r3, [r7, #4]
 8003d0e:	4a23      	ldr	r2, [pc, #140]	@ (8003d9c <HAL_TIM_PWM_Init+0xc4>)
 8003d10:	665a      	str	r2, [r3, #100]	@ 0x64
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
 8003d12:	687b      	ldr	r3, [r7, #4]
 8003d14:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8003d16:	6878      	ldr	r0, [r7, #4]
 8003d18:	4798      	blx	r3
    HAL_TIM_PWM_MspInit(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003d1a:	687b      	ldr	r3, [r7, #4]
 8003d1c:	2202      	movs	r2, #2
 8003d1e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003d22:	687b      	ldr	r3, [r7, #4]
 8003d24:	681a      	ldr	r2, [r3, #0]
 8003d26:	687b      	ldr	r3, [r7, #4]
 8003d28:	3304      	adds	r3, #4
 8003d2a:	4619      	mov	r1, r3
 8003d2c:	4610      	mov	r0, r2
 8003d2e:	f000 fc89 	bl	8004644 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003d32:	687b      	ldr	r3, [r7, #4]
 8003d34:	2201      	movs	r2, #1
 8003d36:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003d3a:	687b      	ldr	r3, [r7, #4]
 8003d3c:	2201      	movs	r2, #1
 8003d3e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8003d42:	687b      	ldr	r3, [r7, #4]
 8003d44:	2201      	movs	r2, #1
 8003d46:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8003d4a:	687b      	ldr	r3, [r7, #4]
 8003d4c:	2201      	movs	r2, #1
 8003d4e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8003d52:	687b      	ldr	r3, [r7, #4]
 8003d54:	2201      	movs	r2, #1
 8003d56:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8003d5a:	687b      	ldr	r3, [r7, #4]
 8003d5c:	2201      	movs	r2, #1
 8003d5e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8003d62:	687b      	ldr	r3, [r7, #4]
 8003d64:	2201      	movs	r2, #1
 8003d66:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003d6a:	687b      	ldr	r3, [r7, #4]
 8003d6c:	2201      	movs	r2, #1
 8003d6e:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8003d72:	687b      	ldr	r3, [r7, #4]
 8003d74:	2201      	movs	r2, #1
 8003d76:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8003d7a:	687b      	ldr	r3, [r7, #4]
 8003d7c:	2201      	movs	r2, #1
 8003d7e:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8003d82:	687b      	ldr	r3, [r7, #4]
 8003d84:	2201      	movs	r2, #1
 8003d86:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003d8a:	687b      	ldr	r3, [r7, #4]
 8003d8c:	2201      	movs	r2, #1
 8003d8e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8003d92:	2300      	movs	r3, #0
}
 8003d94:	4618      	mov	r0, r3
 8003d96:	3708      	adds	r7, #8
 8003d98:	46bd      	mov	sp, r7
 8003d9a:	bd80      	pop	{r7, pc}
 8003d9c:	08003da1 	.word	0x08003da1

08003da0 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8003da0:	b480      	push	{r7}
 8003da2:	b083      	sub	sp, #12
 8003da4:	af00      	add	r7, sp, #0
 8003da6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8003da8:	bf00      	nop
 8003daa:	370c      	adds	r7, #12
 8003dac:	46bd      	mov	sp, r7
 8003dae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003db2:	4770      	bx	lr

08003db4 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8003db4:	b580      	push	{r7, lr}
 8003db6:	b084      	sub	sp, #16
 8003db8:	af00      	add	r7, sp, #0
 8003dba:	6078      	str	r0, [r7, #4]
 8003dbc:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8003dbe:	683b      	ldr	r3, [r7, #0]
 8003dc0:	2b00      	cmp	r3, #0
 8003dc2:	d109      	bne.n	8003dd8 <HAL_TIM_PWM_Start+0x24>
 8003dc4:	687b      	ldr	r3, [r7, #4]
 8003dc6:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8003dca:	b2db      	uxtb	r3, r3
 8003dcc:	2b01      	cmp	r3, #1
 8003dce:	bf14      	ite	ne
 8003dd0:	2301      	movne	r3, #1
 8003dd2:	2300      	moveq	r3, #0
 8003dd4:	b2db      	uxtb	r3, r3
 8003dd6:	e03c      	b.n	8003e52 <HAL_TIM_PWM_Start+0x9e>
 8003dd8:	683b      	ldr	r3, [r7, #0]
 8003dda:	2b04      	cmp	r3, #4
 8003ddc:	d109      	bne.n	8003df2 <HAL_TIM_PWM_Start+0x3e>
 8003dde:	687b      	ldr	r3, [r7, #4]
 8003de0:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8003de4:	b2db      	uxtb	r3, r3
 8003de6:	2b01      	cmp	r3, #1
 8003de8:	bf14      	ite	ne
 8003dea:	2301      	movne	r3, #1
 8003dec:	2300      	moveq	r3, #0
 8003dee:	b2db      	uxtb	r3, r3
 8003df0:	e02f      	b.n	8003e52 <HAL_TIM_PWM_Start+0x9e>
 8003df2:	683b      	ldr	r3, [r7, #0]
 8003df4:	2b08      	cmp	r3, #8
 8003df6:	d109      	bne.n	8003e0c <HAL_TIM_PWM_Start+0x58>
 8003df8:	687b      	ldr	r3, [r7, #4]
 8003dfa:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8003dfe:	b2db      	uxtb	r3, r3
 8003e00:	2b01      	cmp	r3, #1
 8003e02:	bf14      	ite	ne
 8003e04:	2301      	movne	r3, #1
 8003e06:	2300      	moveq	r3, #0
 8003e08:	b2db      	uxtb	r3, r3
 8003e0a:	e022      	b.n	8003e52 <HAL_TIM_PWM_Start+0x9e>
 8003e0c:	683b      	ldr	r3, [r7, #0]
 8003e0e:	2b0c      	cmp	r3, #12
 8003e10:	d109      	bne.n	8003e26 <HAL_TIM_PWM_Start+0x72>
 8003e12:	687b      	ldr	r3, [r7, #4]
 8003e14:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003e18:	b2db      	uxtb	r3, r3
 8003e1a:	2b01      	cmp	r3, #1
 8003e1c:	bf14      	ite	ne
 8003e1e:	2301      	movne	r3, #1
 8003e20:	2300      	moveq	r3, #0
 8003e22:	b2db      	uxtb	r3, r3
 8003e24:	e015      	b.n	8003e52 <HAL_TIM_PWM_Start+0x9e>
 8003e26:	683b      	ldr	r3, [r7, #0]
 8003e28:	2b10      	cmp	r3, #16
 8003e2a:	d109      	bne.n	8003e40 <HAL_TIM_PWM_Start+0x8c>
 8003e2c:	687b      	ldr	r3, [r7, #4]
 8003e2e:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8003e32:	b2db      	uxtb	r3, r3
 8003e34:	2b01      	cmp	r3, #1
 8003e36:	bf14      	ite	ne
 8003e38:	2301      	movne	r3, #1
 8003e3a:	2300      	moveq	r3, #0
 8003e3c:	b2db      	uxtb	r3, r3
 8003e3e:	e008      	b.n	8003e52 <HAL_TIM_PWM_Start+0x9e>
 8003e40:	687b      	ldr	r3, [r7, #4]
 8003e42:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8003e46:	b2db      	uxtb	r3, r3
 8003e48:	2b01      	cmp	r3, #1
 8003e4a:	bf14      	ite	ne
 8003e4c:	2301      	movne	r3, #1
 8003e4e:	2300      	moveq	r3, #0
 8003e50:	b2db      	uxtb	r3, r3
 8003e52:	2b00      	cmp	r3, #0
 8003e54:	d001      	beq.n	8003e5a <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 8003e56:	2301      	movs	r3, #1
 8003e58:	e083      	b.n	8003f62 <HAL_TIM_PWM_Start+0x1ae>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8003e5a:	683b      	ldr	r3, [r7, #0]
 8003e5c:	2b00      	cmp	r3, #0
 8003e5e:	d104      	bne.n	8003e6a <HAL_TIM_PWM_Start+0xb6>
 8003e60:	687b      	ldr	r3, [r7, #4]
 8003e62:	2202      	movs	r2, #2
 8003e64:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8003e68:	e023      	b.n	8003eb2 <HAL_TIM_PWM_Start+0xfe>
 8003e6a:	683b      	ldr	r3, [r7, #0]
 8003e6c:	2b04      	cmp	r3, #4
 8003e6e:	d104      	bne.n	8003e7a <HAL_TIM_PWM_Start+0xc6>
 8003e70:	687b      	ldr	r3, [r7, #4]
 8003e72:	2202      	movs	r2, #2
 8003e74:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8003e78:	e01b      	b.n	8003eb2 <HAL_TIM_PWM_Start+0xfe>
 8003e7a:	683b      	ldr	r3, [r7, #0]
 8003e7c:	2b08      	cmp	r3, #8
 8003e7e:	d104      	bne.n	8003e8a <HAL_TIM_PWM_Start+0xd6>
 8003e80:	687b      	ldr	r3, [r7, #4]
 8003e82:	2202      	movs	r2, #2
 8003e84:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8003e88:	e013      	b.n	8003eb2 <HAL_TIM_PWM_Start+0xfe>
 8003e8a:	683b      	ldr	r3, [r7, #0]
 8003e8c:	2b0c      	cmp	r3, #12
 8003e8e:	d104      	bne.n	8003e9a <HAL_TIM_PWM_Start+0xe6>
 8003e90:	687b      	ldr	r3, [r7, #4]
 8003e92:	2202      	movs	r2, #2
 8003e94:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8003e98:	e00b      	b.n	8003eb2 <HAL_TIM_PWM_Start+0xfe>
 8003e9a:	683b      	ldr	r3, [r7, #0]
 8003e9c:	2b10      	cmp	r3, #16
 8003e9e:	d104      	bne.n	8003eaa <HAL_TIM_PWM_Start+0xf6>
 8003ea0:	687b      	ldr	r3, [r7, #4]
 8003ea2:	2202      	movs	r2, #2
 8003ea4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8003ea8:	e003      	b.n	8003eb2 <HAL_TIM_PWM_Start+0xfe>
 8003eaa:	687b      	ldr	r3, [r7, #4]
 8003eac:	2202      	movs	r2, #2
 8003eae:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8003eb2:	687b      	ldr	r3, [r7, #4]
 8003eb4:	681b      	ldr	r3, [r3, #0]
 8003eb6:	2201      	movs	r2, #1
 8003eb8:	6839      	ldr	r1, [r7, #0]
 8003eba:	4618      	mov	r0, r3
 8003ebc:	f000 ff79 	bl	8004db2 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8003ec0:	687b      	ldr	r3, [r7, #4]
 8003ec2:	681b      	ldr	r3, [r3, #0]
 8003ec4:	4a29      	ldr	r2, [pc, #164]	@ (8003f6c <HAL_TIM_PWM_Start+0x1b8>)
 8003ec6:	4293      	cmp	r3, r2
 8003ec8:	d009      	beq.n	8003ede <HAL_TIM_PWM_Start+0x12a>
 8003eca:	687b      	ldr	r3, [r7, #4]
 8003ecc:	681b      	ldr	r3, [r3, #0]
 8003ece:	4a28      	ldr	r2, [pc, #160]	@ (8003f70 <HAL_TIM_PWM_Start+0x1bc>)
 8003ed0:	4293      	cmp	r3, r2
 8003ed2:	d004      	beq.n	8003ede <HAL_TIM_PWM_Start+0x12a>
 8003ed4:	687b      	ldr	r3, [r7, #4]
 8003ed6:	681b      	ldr	r3, [r3, #0]
 8003ed8:	4a26      	ldr	r2, [pc, #152]	@ (8003f74 <HAL_TIM_PWM_Start+0x1c0>)
 8003eda:	4293      	cmp	r3, r2
 8003edc:	d101      	bne.n	8003ee2 <HAL_TIM_PWM_Start+0x12e>
 8003ede:	2301      	movs	r3, #1
 8003ee0:	e000      	b.n	8003ee4 <HAL_TIM_PWM_Start+0x130>
 8003ee2:	2300      	movs	r3, #0
 8003ee4:	2b00      	cmp	r3, #0
 8003ee6:	d007      	beq.n	8003ef8 <HAL_TIM_PWM_Start+0x144>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8003ee8:	687b      	ldr	r3, [r7, #4]
 8003eea:	681b      	ldr	r3, [r3, #0]
 8003eec:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8003eee:	687b      	ldr	r3, [r7, #4]
 8003ef0:	681b      	ldr	r3, [r3, #0]
 8003ef2:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8003ef6:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003ef8:	687b      	ldr	r3, [r7, #4]
 8003efa:	681b      	ldr	r3, [r3, #0]
 8003efc:	4a1b      	ldr	r2, [pc, #108]	@ (8003f6c <HAL_TIM_PWM_Start+0x1b8>)
 8003efe:	4293      	cmp	r3, r2
 8003f00:	d00e      	beq.n	8003f20 <HAL_TIM_PWM_Start+0x16c>
 8003f02:	687b      	ldr	r3, [r7, #4]
 8003f04:	681b      	ldr	r3, [r3, #0]
 8003f06:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003f0a:	d009      	beq.n	8003f20 <HAL_TIM_PWM_Start+0x16c>
 8003f0c:	687b      	ldr	r3, [r7, #4]
 8003f0e:	681b      	ldr	r3, [r3, #0]
 8003f10:	4a19      	ldr	r2, [pc, #100]	@ (8003f78 <HAL_TIM_PWM_Start+0x1c4>)
 8003f12:	4293      	cmp	r3, r2
 8003f14:	d004      	beq.n	8003f20 <HAL_TIM_PWM_Start+0x16c>
 8003f16:	687b      	ldr	r3, [r7, #4]
 8003f18:	681b      	ldr	r3, [r3, #0]
 8003f1a:	4a15      	ldr	r2, [pc, #84]	@ (8003f70 <HAL_TIM_PWM_Start+0x1bc>)
 8003f1c:	4293      	cmp	r3, r2
 8003f1e:	d115      	bne.n	8003f4c <HAL_TIM_PWM_Start+0x198>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003f20:	687b      	ldr	r3, [r7, #4]
 8003f22:	681b      	ldr	r3, [r3, #0]
 8003f24:	689a      	ldr	r2, [r3, #8]
 8003f26:	4b15      	ldr	r3, [pc, #84]	@ (8003f7c <HAL_TIM_PWM_Start+0x1c8>)
 8003f28:	4013      	ands	r3, r2
 8003f2a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003f2c:	68fb      	ldr	r3, [r7, #12]
 8003f2e:	2b06      	cmp	r3, #6
 8003f30:	d015      	beq.n	8003f5e <HAL_TIM_PWM_Start+0x1aa>
 8003f32:	68fb      	ldr	r3, [r7, #12]
 8003f34:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003f38:	d011      	beq.n	8003f5e <HAL_TIM_PWM_Start+0x1aa>
    {
      __HAL_TIM_ENABLE(htim);
 8003f3a:	687b      	ldr	r3, [r7, #4]
 8003f3c:	681b      	ldr	r3, [r3, #0]
 8003f3e:	681a      	ldr	r2, [r3, #0]
 8003f40:	687b      	ldr	r3, [r7, #4]
 8003f42:	681b      	ldr	r3, [r3, #0]
 8003f44:	f042 0201 	orr.w	r2, r2, #1
 8003f48:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003f4a:	e008      	b.n	8003f5e <HAL_TIM_PWM_Start+0x1aa>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003f4c:	687b      	ldr	r3, [r7, #4]
 8003f4e:	681b      	ldr	r3, [r3, #0]
 8003f50:	681a      	ldr	r2, [r3, #0]
 8003f52:	687b      	ldr	r3, [r7, #4]
 8003f54:	681b      	ldr	r3, [r3, #0]
 8003f56:	f042 0201 	orr.w	r2, r2, #1
 8003f5a:	601a      	str	r2, [r3, #0]
 8003f5c:	e000      	b.n	8003f60 <HAL_TIM_PWM_Start+0x1ac>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003f5e:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8003f60:	2300      	movs	r3, #0
}
 8003f62:	4618      	mov	r0, r3
 8003f64:	3710      	adds	r7, #16
 8003f66:	46bd      	mov	sp, r7
 8003f68:	bd80      	pop	{r7, pc}
 8003f6a:	bf00      	nop
 8003f6c:	40012c00 	.word	0x40012c00
 8003f70:	40014000 	.word	0x40014000
 8003f74:	40014400 	.word	0x40014400
 8003f78:	40000400 	.word	0x40000400
 8003f7c:	00010007 	.word	0x00010007

08003f80 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8003f80:	b580      	push	{r7, lr}
 8003f82:	b084      	sub	sp, #16
 8003f84:	af00      	add	r7, sp, #0
 8003f86:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8003f88:	687b      	ldr	r3, [r7, #4]
 8003f8a:	681b      	ldr	r3, [r3, #0]
 8003f8c:	68db      	ldr	r3, [r3, #12]
 8003f8e:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8003f90:	687b      	ldr	r3, [r7, #4]
 8003f92:	681b      	ldr	r3, [r3, #0]
 8003f94:	691b      	ldr	r3, [r3, #16]
 8003f96:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8003f98:	68bb      	ldr	r3, [r7, #8]
 8003f9a:	f003 0302 	and.w	r3, r3, #2
 8003f9e:	2b00      	cmp	r3, #0
 8003fa0:	d026      	beq.n	8003ff0 <HAL_TIM_IRQHandler+0x70>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8003fa2:	68fb      	ldr	r3, [r7, #12]
 8003fa4:	f003 0302 	and.w	r3, r3, #2
 8003fa8:	2b00      	cmp	r3, #0
 8003faa:	d021      	beq.n	8003ff0 <HAL_TIM_IRQHandler+0x70>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8003fac:	687b      	ldr	r3, [r7, #4]
 8003fae:	681b      	ldr	r3, [r3, #0]
 8003fb0:	f06f 0202 	mvn.w	r2, #2
 8003fb4:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8003fb6:	687b      	ldr	r3, [r7, #4]
 8003fb8:	2201      	movs	r2, #1
 8003fba:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8003fbc:	687b      	ldr	r3, [r7, #4]
 8003fbe:	681b      	ldr	r3, [r3, #0]
 8003fc0:	699b      	ldr	r3, [r3, #24]
 8003fc2:	f003 0303 	and.w	r3, r3, #3
 8003fc6:	2b00      	cmp	r3, #0
 8003fc8:	d005      	beq.n	8003fd6 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
 8003fca:	687b      	ldr	r3, [r7, #4]
 8003fcc:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003fd0:	6878      	ldr	r0, [r7, #4]
 8003fd2:	4798      	blx	r3
 8003fd4:	e009      	b.n	8003fea <HAL_TIM_IRQHandler+0x6a>
        }
        /* Output compare event */
        else
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
 8003fd6:	687b      	ldr	r3, [r7, #4]
 8003fd8:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8003fdc:	6878      	ldr	r0, [r7, #4]
 8003fde:	4798      	blx	r3
          htim->PWM_PulseFinishedCallback(htim);
 8003fe0:	687b      	ldr	r3, [r7, #4]
 8003fe2:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8003fe6:	6878      	ldr	r0, [r7, #4]
 8003fe8:	4798      	blx	r3
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
          HAL_TIM_PWM_PulseFinishedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003fea:	687b      	ldr	r3, [r7, #4]
 8003fec:	2200      	movs	r2, #0
 8003fee:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8003ff0:	68bb      	ldr	r3, [r7, #8]
 8003ff2:	f003 0304 	and.w	r3, r3, #4
 8003ff6:	2b00      	cmp	r3, #0
 8003ff8:	d026      	beq.n	8004048 <HAL_TIM_IRQHandler+0xc8>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8003ffa:	68fb      	ldr	r3, [r7, #12]
 8003ffc:	f003 0304 	and.w	r3, r3, #4
 8004000:	2b00      	cmp	r3, #0
 8004002:	d021      	beq.n	8004048 <HAL_TIM_IRQHandler+0xc8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8004004:	687b      	ldr	r3, [r7, #4]
 8004006:	681b      	ldr	r3, [r3, #0]
 8004008:	f06f 0204 	mvn.w	r2, #4
 800400c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800400e:	687b      	ldr	r3, [r7, #4]
 8004010:	2202      	movs	r2, #2
 8004012:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8004014:	687b      	ldr	r3, [r7, #4]
 8004016:	681b      	ldr	r3, [r3, #0]
 8004018:	699b      	ldr	r3, [r3, #24]
 800401a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800401e:	2b00      	cmp	r3, #0
 8004020:	d005      	beq.n	800402e <HAL_TIM_IRQHandler+0xae>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
 8004022:	687b      	ldr	r3, [r7, #4]
 8004024:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004028:	6878      	ldr	r0, [r7, #4]
 800402a:	4798      	blx	r3
 800402c:	e009      	b.n	8004042 <HAL_TIM_IRQHandler+0xc2>
      }
      /* Output compare event */
      else
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
 800402e:	687b      	ldr	r3, [r7, #4]
 8004030:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8004034:	6878      	ldr	r0, [r7, #4]
 8004036:	4798      	blx	r3
        htim->PWM_PulseFinishedCallback(htim);
 8004038:	687b      	ldr	r3, [r7, #4]
 800403a:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800403e:	6878      	ldr	r0, [r7, #4]
 8004040:	4798      	blx	r3
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
        HAL_TIM_PWM_PulseFinishedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004042:	687b      	ldr	r3, [r7, #4]
 8004044:	2200      	movs	r2, #0
 8004046:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8004048:	68bb      	ldr	r3, [r7, #8]
 800404a:	f003 0308 	and.w	r3, r3, #8
 800404e:	2b00      	cmp	r3, #0
 8004050:	d026      	beq.n	80040a0 <HAL_TIM_IRQHandler+0x120>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8004052:	68fb      	ldr	r3, [r7, #12]
 8004054:	f003 0308 	and.w	r3, r3, #8
 8004058:	2b00      	cmp	r3, #0
 800405a:	d021      	beq.n	80040a0 <HAL_TIM_IRQHandler+0x120>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 800405c:	687b      	ldr	r3, [r7, #4]
 800405e:	681b      	ldr	r3, [r3, #0]
 8004060:	f06f 0208 	mvn.w	r2, #8
 8004064:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8004066:	687b      	ldr	r3, [r7, #4]
 8004068:	2204      	movs	r2, #4
 800406a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800406c:	687b      	ldr	r3, [r7, #4]
 800406e:	681b      	ldr	r3, [r3, #0]
 8004070:	69db      	ldr	r3, [r3, #28]
 8004072:	f003 0303 	and.w	r3, r3, #3
 8004076:	2b00      	cmp	r3, #0
 8004078:	d005      	beq.n	8004086 <HAL_TIM_IRQHandler+0x106>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
 800407a:	687b      	ldr	r3, [r7, #4]
 800407c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004080:	6878      	ldr	r0, [r7, #4]
 8004082:	4798      	blx	r3
 8004084:	e009      	b.n	800409a <HAL_TIM_IRQHandler+0x11a>
      }
      /* Output compare event */
      else
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
 8004086:	687b      	ldr	r3, [r7, #4]
 8004088:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800408c:	6878      	ldr	r0, [r7, #4]
 800408e:	4798      	blx	r3
        htim->PWM_PulseFinishedCallback(htim);
 8004090:	687b      	ldr	r3, [r7, #4]
 8004092:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8004096:	6878      	ldr	r0, [r7, #4]
 8004098:	4798      	blx	r3
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
        HAL_TIM_PWM_PulseFinishedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800409a:	687b      	ldr	r3, [r7, #4]
 800409c:	2200      	movs	r2, #0
 800409e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 80040a0:	68bb      	ldr	r3, [r7, #8]
 80040a2:	f003 0310 	and.w	r3, r3, #16
 80040a6:	2b00      	cmp	r3, #0
 80040a8:	d026      	beq.n	80040f8 <HAL_TIM_IRQHandler+0x178>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 80040aa:	68fb      	ldr	r3, [r7, #12]
 80040ac:	f003 0310 	and.w	r3, r3, #16
 80040b0:	2b00      	cmp	r3, #0
 80040b2:	d021      	beq.n	80040f8 <HAL_TIM_IRQHandler+0x178>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 80040b4:	687b      	ldr	r3, [r7, #4]
 80040b6:	681b      	ldr	r3, [r3, #0]
 80040b8:	f06f 0210 	mvn.w	r2, #16
 80040bc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80040be:	687b      	ldr	r3, [r7, #4]
 80040c0:	2208      	movs	r2, #8
 80040c2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80040c4:	687b      	ldr	r3, [r7, #4]
 80040c6:	681b      	ldr	r3, [r3, #0]
 80040c8:	69db      	ldr	r3, [r3, #28]
 80040ca:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80040ce:	2b00      	cmp	r3, #0
 80040d0:	d005      	beq.n	80040de <HAL_TIM_IRQHandler+0x15e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
 80040d2:	687b      	ldr	r3, [r7, #4]
 80040d4:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80040d8:	6878      	ldr	r0, [r7, #4]
 80040da:	4798      	blx	r3
 80040dc:	e009      	b.n	80040f2 <HAL_TIM_IRQHandler+0x172>
      }
      /* Output compare event */
      else
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
 80040de:	687b      	ldr	r3, [r7, #4]
 80040e0:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80040e4:	6878      	ldr	r0, [r7, #4]
 80040e6:	4798      	blx	r3
        htim->PWM_PulseFinishedCallback(htim);
 80040e8:	687b      	ldr	r3, [r7, #4]
 80040ea:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 80040ee:	6878      	ldr	r0, [r7, #4]
 80040f0:	4798      	blx	r3
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
        HAL_TIM_PWM_PulseFinishedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80040f2:	687b      	ldr	r3, [r7, #4]
 80040f4:	2200      	movs	r2, #0
 80040f6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 80040f8:	68bb      	ldr	r3, [r7, #8]
 80040fa:	f003 0301 	and.w	r3, r3, #1
 80040fe:	2b00      	cmp	r3, #0
 8004100:	d00e      	beq.n	8004120 <HAL_TIM_IRQHandler+0x1a0>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8004102:	68fb      	ldr	r3, [r7, #12]
 8004104:	f003 0301 	and.w	r3, r3, #1
 8004108:	2b00      	cmp	r3, #0
 800410a:	d009      	beq.n	8004120 <HAL_TIM_IRQHandler+0x1a0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 800410c:	687b      	ldr	r3, [r7, #4]
 800410e:	681b      	ldr	r3, [r3, #0]
 8004110:	f06f 0201 	mvn.w	r2, #1
 8004114:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
 8004116:	687b      	ldr	r3, [r7, #4]
 8004118:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800411c:	6878      	ldr	r0, [r7, #4]
 800411e:	4798      	blx	r3
      HAL_TIM_PeriodElapsedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8004120:	68bb      	ldr	r3, [r7, #8]
 8004122:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004126:	2b00      	cmp	r3, #0
 8004128:	d104      	bne.n	8004134 <HAL_TIM_IRQHandler+0x1b4>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 800412a:	68bb      	ldr	r3, [r7, #8]
 800412c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8004130:	2b00      	cmp	r3, #0
 8004132:	d00e      	beq.n	8004152 <HAL_TIM_IRQHandler+0x1d2>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8004134:	68fb      	ldr	r3, [r7, #12]
 8004136:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800413a:	2b00      	cmp	r3, #0
 800413c:	d009      	beq.n	8004152 <HAL_TIM_IRQHandler+0x1d2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 800413e:	687b      	ldr	r3, [r7, #4]
 8004140:	681b      	ldr	r3, [r3, #0]
 8004142:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 8004146:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
 8004148:	687b      	ldr	r3, [r7, #4]
 800414a:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 800414e:	6878      	ldr	r0, [r7, #4]
 8004150:	4798      	blx	r3
      HAL_TIMEx_BreakCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 8004152:	68bb      	ldr	r3, [r7, #8]
 8004154:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004158:	2b00      	cmp	r3, #0
 800415a:	d00e      	beq.n	800417a <HAL_TIM_IRQHandler+0x1fa>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800415c:	68fb      	ldr	r3, [r7, #12]
 800415e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004162:	2b00      	cmp	r3, #0
 8004164:	d009      	beq.n	800417a <HAL_TIM_IRQHandler+0x1fa>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8004166:	687b      	ldr	r3, [r7, #4]
 8004168:	681b      	ldr	r3, [r3, #0]
 800416a:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 800416e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
 8004170:	687b      	ldr	r3, [r7, #4]
 8004172:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 8004176:	6878      	ldr	r0, [r7, #4]
 8004178:	4798      	blx	r3
      HAL_TIMEx_Break2Callback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800417a:	68bb      	ldr	r3, [r7, #8]
 800417c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004180:	2b00      	cmp	r3, #0
 8004182:	d00e      	beq.n	80041a2 <HAL_TIM_IRQHandler+0x222>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8004184:	68fb      	ldr	r3, [r7, #12]
 8004186:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800418a:	2b00      	cmp	r3, #0
 800418c:	d009      	beq.n	80041a2 <HAL_TIM_IRQHandler+0x222>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 800418e:	687b      	ldr	r3, [r7, #4]
 8004190:	681b      	ldr	r3, [r3, #0]
 8004192:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8004196:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
 8004198:	687b      	ldr	r3, [r7, #4]
 800419a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800419e:	6878      	ldr	r0, [r7, #4]
 80041a0:	4798      	blx	r3
      HAL_TIM_TriggerCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 80041a2:	68bb      	ldr	r3, [r7, #8]
 80041a4:	f003 0320 	and.w	r3, r3, #32
 80041a8:	2b00      	cmp	r3, #0
 80041aa:	d00e      	beq.n	80041ca <HAL_TIM_IRQHandler+0x24a>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 80041ac:	68fb      	ldr	r3, [r7, #12]
 80041ae:	f003 0320 	and.w	r3, r3, #32
 80041b2:	2b00      	cmp	r3, #0
 80041b4:	d009      	beq.n	80041ca <HAL_TIM_IRQHandler+0x24a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 80041b6:	687b      	ldr	r3, [r7, #4]
 80041b8:	681b      	ldr	r3, [r3, #0]
 80041ba:	f06f 0220 	mvn.w	r2, #32
 80041be:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
 80041c0:	687b      	ldr	r3, [r7, #4]
 80041c2:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 80041c6:	6878      	ldr	r0, [r7, #4]
 80041c8:	4798      	blx	r3
#else
      HAL_TIMEx_CommutCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80041ca:	bf00      	nop
 80041cc:	3710      	adds	r7, #16
 80041ce:	46bd      	mov	sp, r7
 80041d0:	bd80      	pop	{r7, pc}
	...

080041d4 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80041d4:	b580      	push	{r7, lr}
 80041d6:	b086      	sub	sp, #24
 80041d8:	af00      	add	r7, sp, #0
 80041da:	60f8      	str	r0, [r7, #12]
 80041dc:	60b9      	str	r1, [r7, #8]
 80041de:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80041e0:	2300      	movs	r3, #0
 80041e2:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80041e4:	68fb      	ldr	r3, [r7, #12]
 80041e6:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80041ea:	2b01      	cmp	r3, #1
 80041ec:	d101      	bne.n	80041f2 <HAL_TIM_PWM_ConfigChannel+0x1e>
 80041ee:	2302      	movs	r3, #2
 80041f0:	e0ff      	b.n	80043f2 <HAL_TIM_PWM_ConfigChannel+0x21e>
 80041f2:	68fb      	ldr	r3, [r7, #12]
 80041f4:	2201      	movs	r2, #1
 80041f6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 80041fa:	687b      	ldr	r3, [r7, #4]
 80041fc:	2b14      	cmp	r3, #20
 80041fe:	f200 80f0 	bhi.w	80043e2 <HAL_TIM_PWM_ConfigChannel+0x20e>
 8004202:	a201      	add	r2, pc, #4	@ (adr r2, 8004208 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8004204:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004208:	0800425d 	.word	0x0800425d
 800420c:	080043e3 	.word	0x080043e3
 8004210:	080043e3 	.word	0x080043e3
 8004214:	080043e3 	.word	0x080043e3
 8004218:	0800429d 	.word	0x0800429d
 800421c:	080043e3 	.word	0x080043e3
 8004220:	080043e3 	.word	0x080043e3
 8004224:	080043e3 	.word	0x080043e3
 8004228:	080042df 	.word	0x080042df
 800422c:	080043e3 	.word	0x080043e3
 8004230:	080043e3 	.word	0x080043e3
 8004234:	080043e3 	.word	0x080043e3
 8004238:	0800431f 	.word	0x0800431f
 800423c:	080043e3 	.word	0x080043e3
 8004240:	080043e3 	.word	0x080043e3
 8004244:	080043e3 	.word	0x080043e3
 8004248:	08004361 	.word	0x08004361
 800424c:	080043e3 	.word	0x080043e3
 8004250:	080043e3 	.word	0x080043e3
 8004254:	080043e3 	.word	0x080043e3
 8004258:	080043a1 	.word	0x080043a1
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800425c:	68fb      	ldr	r3, [r7, #12]
 800425e:	681b      	ldr	r3, [r3, #0]
 8004260:	68b9      	ldr	r1, [r7, #8]
 8004262:	4618      	mov	r0, r3
 8004264:	f000 fa62 	bl	800472c <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8004268:	68fb      	ldr	r3, [r7, #12]
 800426a:	681b      	ldr	r3, [r3, #0]
 800426c:	699a      	ldr	r2, [r3, #24]
 800426e:	68fb      	ldr	r3, [r7, #12]
 8004270:	681b      	ldr	r3, [r3, #0]
 8004272:	f042 0208 	orr.w	r2, r2, #8
 8004276:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8004278:	68fb      	ldr	r3, [r7, #12]
 800427a:	681b      	ldr	r3, [r3, #0]
 800427c:	699a      	ldr	r2, [r3, #24]
 800427e:	68fb      	ldr	r3, [r7, #12]
 8004280:	681b      	ldr	r3, [r3, #0]
 8004282:	f022 0204 	bic.w	r2, r2, #4
 8004286:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8004288:	68fb      	ldr	r3, [r7, #12]
 800428a:	681b      	ldr	r3, [r3, #0]
 800428c:	6999      	ldr	r1, [r3, #24]
 800428e:	68bb      	ldr	r3, [r7, #8]
 8004290:	691a      	ldr	r2, [r3, #16]
 8004292:	68fb      	ldr	r3, [r7, #12]
 8004294:	681b      	ldr	r3, [r3, #0]
 8004296:	430a      	orrs	r2, r1
 8004298:	619a      	str	r2, [r3, #24]
      break;
 800429a:	e0a5      	b.n	80043e8 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800429c:	68fb      	ldr	r3, [r7, #12]
 800429e:	681b      	ldr	r3, [r3, #0]
 80042a0:	68b9      	ldr	r1, [r7, #8]
 80042a2:	4618      	mov	r0, r3
 80042a4:	f000 fac0 	bl	8004828 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80042a8:	68fb      	ldr	r3, [r7, #12]
 80042aa:	681b      	ldr	r3, [r3, #0]
 80042ac:	699a      	ldr	r2, [r3, #24]
 80042ae:	68fb      	ldr	r3, [r7, #12]
 80042b0:	681b      	ldr	r3, [r3, #0]
 80042b2:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80042b6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80042b8:	68fb      	ldr	r3, [r7, #12]
 80042ba:	681b      	ldr	r3, [r3, #0]
 80042bc:	699a      	ldr	r2, [r3, #24]
 80042be:	68fb      	ldr	r3, [r7, #12]
 80042c0:	681b      	ldr	r3, [r3, #0]
 80042c2:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80042c6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80042c8:	68fb      	ldr	r3, [r7, #12]
 80042ca:	681b      	ldr	r3, [r3, #0]
 80042cc:	6999      	ldr	r1, [r3, #24]
 80042ce:	68bb      	ldr	r3, [r7, #8]
 80042d0:	691b      	ldr	r3, [r3, #16]
 80042d2:	021a      	lsls	r2, r3, #8
 80042d4:	68fb      	ldr	r3, [r7, #12]
 80042d6:	681b      	ldr	r3, [r3, #0]
 80042d8:	430a      	orrs	r2, r1
 80042da:	619a      	str	r2, [r3, #24]
      break;
 80042dc:	e084      	b.n	80043e8 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80042de:	68fb      	ldr	r3, [r7, #12]
 80042e0:	681b      	ldr	r3, [r3, #0]
 80042e2:	68b9      	ldr	r1, [r7, #8]
 80042e4:	4618      	mov	r0, r3
 80042e6:	f000 fb1b 	bl	8004920 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80042ea:	68fb      	ldr	r3, [r7, #12]
 80042ec:	681b      	ldr	r3, [r3, #0]
 80042ee:	69da      	ldr	r2, [r3, #28]
 80042f0:	68fb      	ldr	r3, [r7, #12]
 80042f2:	681b      	ldr	r3, [r3, #0]
 80042f4:	f042 0208 	orr.w	r2, r2, #8
 80042f8:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80042fa:	68fb      	ldr	r3, [r7, #12]
 80042fc:	681b      	ldr	r3, [r3, #0]
 80042fe:	69da      	ldr	r2, [r3, #28]
 8004300:	68fb      	ldr	r3, [r7, #12]
 8004302:	681b      	ldr	r3, [r3, #0]
 8004304:	f022 0204 	bic.w	r2, r2, #4
 8004308:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800430a:	68fb      	ldr	r3, [r7, #12]
 800430c:	681b      	ldr	r3, [r3, #0]
 800430e:	69d9      	ldr	r1, [r3, #28]
 8004310:	68bb      	ldr	r3, [r7, #8]
 8004312:	691a      	ldr	r2, [r3, #16]
 8004314:	68fb      	ldr	r3, [r7, #12]
 8004316:	681b      	ldr	r3, [r3, #0]
 8004318:	430a      	orrs	r2, r1
 800431a:	61da      	str	r2, [r3, #28]
      break;
 800431c:	e064      	b.n	80043e8 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800431e:	68fb      	ldr	r3, [r7, #12]
 8004320:	681b      	ldr	r3, [r3, #0]
 8004322:	68b9      	ldr	r1, [r7, #8]
 8004324:	4618      	mov	r0, r3
 8004326:	f000 fb75 	bl	8004a14 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800432a:	68fb      	ldr	r3, [r7, #12]
 800432c:	681b      	ldr	r3, [r3, #0]
 800432e:	69da      	ldr	r2, [r3, #28]
 8004330:	68fb      	ldr	r3, [r7, #12]
 8004332:	681b      	ldr	r3, [r3, #0]
 8004334:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004338:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800433a:	68fb      	ldr	r3, [r7, #12]
 800433c:	681b      	ldr	r3, [r3, #0]
 800433e:	69da      	ldr	r2, [r3, #28]
 8004340:	68fb      	ldr	r3, [r7, #12]
 8004342:	681b      	ldr	r3, [r3, #0]
 8004344:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004348:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800434a:	68fb      	ldr	r3, [r7, #12]
 800434c:	681b      	ldr	r3, [r3, #0]
 800434e:	69d9      	ldr	r1, [r3, #28]
 8004350:	68bb      	ldr	r3, [r7, #8]
 8004352:	691b      	ldr	r3, [r3, #16]
 8004354:	021a      	lsls	r2, r3, #8
 8004356:	68fb      	ldr	r3, [r7, #12]
 8004358:	681b      	ldr	r3, [r3, #0]
 800435a:	430a      	orrs	r2, r1
 800435c:	61da      	str	r2, [r3, #28]
      break;
 800435e:	e043      	b.n	80043e8 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8004360:	68fb      	ldr	r3, [r7, #12]
 8004362:	681b      	ldr	r3, [r3, #0]
 8004364:	68b9      	ldr	r1, [r7, #8]
 8004366:	4618      	mov	r0, r3
 8004368:	f000 fbb2 	bl	8004ad0 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 800436c:	68fb      	ldr	r3, [r7, #12]
 800436e:	681b      	ldr	r3, [r3, #0]
 8004370:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8004372:	68fb      	ldr	r3, [r7, #12]
 8004374:	681b      	ldr	r3, [r3, #0]
 8004376:	f042 0208 	orr.w	r2, r2, #8
 800437a:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 800437c:	68fb      	ldr	r3, [r7, #12]
 800437e:	681b      	ldr	r3, [r3, #0]
 8004380:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8004382:	68fb      	ldr	r3, [r7, #12]
 8004384:	681b      	ldr	r3, [r3, #0]
 8004386:	f022 0204 	bic.w	r2, r2, #4
 800438a:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 800438c:	68fb      	ldr	r3, [r7, #12]
 800438e:	681b      	ldr	r3, [r3, #0]
 8004390:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 8004392:	68bb      	ldr	r3, [r7, #8]
 8004394:	691a      	ldr	r2, [r3, #16]
 8004396:	68fb      	ldr	r3, [r7, #12]
 8004398:	681b      	ldr	r3, [r3, #0]
 800439a:	430a      	orrs	r2, r1
 800439c:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 800439e:	e023      	b.n	80043e8 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 80043a0:	68fb      	ldr	r3, [r7, #12]
 80043a2:	681b      	ldr	r3, [r3, #0]
 80043a4:	68b9      	ldr	r1, [r7, #8]
 80043a6:	4618      	mov	r0, r3
 80043a8:	f000 fbea 	bl	8004b80 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 80043ac:	68fb      	ldr	r3, [r7, #12]
 80043ae:	681b      	ldr	r3, [r3, #0]
 80043b0:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80043b2:	68fb      	ldr	r3, [r7, #12]
 80043b4:	681b      	ldr	r3, [r3, #0]
 80043b6:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80043ba:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 80043bc:	68fb      	ldr	r3, [r7, #12]
 80043be:	681b      	ldr	r3, [r3, #0]
 80043c0:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80043c2:	68fb      	ldr	r3, [r7, #12]
 80043c4:	681b      	ldr	r3, [r3, #0]
 80043c6:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80043ca:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 80043cc:	68fb      	ldr	r3, [r7, #12]
 80043ce:	681b      	ldr	r3, [r3, #0]
 80043d0:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 80043d2:	68bb      	ldr	r3, [r7, #8]
 80043d4:	691b      	ldr	r3, [r3, #16]
 80043d6:	021a      	lsls	r2, r3, #8
 80043d8:	68fb      	ldr	r3, [r7, #12]
 80043da:	681b      	ldr	r3, [r3, #0]
 80043dc:	430a      	orrs	r2, r1
 80043de:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 80043e0:	e002      	b.n	80043e8 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 80043e2:	2301      	movs	r3, #1
 80043e4:	75fb      	strb	r3, [r7, #23]
      break;
 80043e6:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80043e8:	68fb      	ldr	r3, [r7, #12]
 80043ea:	2200      	movs	r2, #0
 80043ec:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80043f0:	7dfb      	ldrb	r3, [r7, #23]
}
 80043f2:	4618      	mov	r0, r3
 80043f4:	3718      	adds	r7, #24
 80043f6:	46bd      	mov	sp, r7
 80043f8:	bd80      	pop	{r7, pc}
 80043fa:	bf00      	nop

080043fc <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80043fc:	b580      	push	{r7, lr}
 80043fe:	b084      	sub	sp, #16
 8004400:	af00      	add	r7, sp, #0
 8004402:	6078      	str	r0, [r7, #4]
 8004404:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004406:	2300      	movs	r3, #0
 8004408:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800440a:	687b      	ldr	r3, [r7, #4]
 800440c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004410:	2b01      	cmp	r3, #1
 8004412:	d101      	bne.n	8004418 <HAL_TIM_ConfigClockSource+0x1c>
 8004414:	2302      	movs	r3, #2
 8004416:	e0b6      	b.n	8004586 <HAL_TIM_ConfigClockSource+0x18a>
 8004418:	687b      	ldr	r3, [r7, #4]
 800441a:	2201      	movs	r2, #1
 800441c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8004420:	687b      	ldr	r3, [r7, #4]
 8004422:	2202      	movs	r2, #2
 8004424:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8004428:	687b      	ldr	r3, [r7, #4]
 800442a:	681b      	ldr	r3, [r3, #0]
 800442c:	689b      	ldr	r3, [r3, #8]
 800442e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8004430:	68bb      	ldr	r3, [r7, #8]
 8004432:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004436:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 800443a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800443c:	68bb      	ldr	r3, [r7, #8]
 800443e:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8004442:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8004444:	687b      	ldr	r3, [r7, #4]
 8004446:	681b      	ldr	r3, [r3, #0]
 8004448:	68ba      	ldr	r2, [r7, #8]
 800444a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800444c:	683b      	ldr	r3, [r7, #0]
 800444e:	681b      	ldr	r3, [r3, #0]
 8004450:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004454:	d03e      	beq.n	80044d4 <HAL_TIM_ConfigClockSource+0xd8>
 8004456:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800445a:	f200 8087 	bhi.w	800456c <HAL_TIM_ConfigClockSource+0x170>
 800445e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004462:	f000 8086 	beq.w	8004572 <HAL_TIM_ConfigClockSource+0x176>
 8004466:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800446a:	d87f      	bhi.n	800456c <HAL_TIM_ConfigClockSource+0x170>
 800446c:	2b70      	cmp	r3, #112	@ 0x70
 800446e:	d01a      	beq.n	80044a6 <HAL_TIM_ConfigClockSource+0xaa>
 8004470:	2b70      	cmp	r3, #112	@ 0x70
 8004472:	d87b      	bhi.n	800456c <HAL_TIM_ConfigClockSource+0x170>
 8004474:	2b60      	cmp	r3, #96	@ 0x60
 8004476:	d050      	beq.n	800451a <HAL_TIM_ConfigClockSource+0x11e>
 8004478:	2b60      	cmp	r3, #96	@ 0x60
 800447a:	d877      	bhi.n	800456c <HAL_TIM_ConfigClockSource+0x170>
 800447c:	2b50      	cmp	r3, #80	@ 0x50
 800447e:	d03c      	beq.n	80044fa <HAL_TIM_ConfigClockSource+0xfe>
 8004480:	2b50      	cmp	r3, #80	@ 0x50
 8004482:	d873      	bhi.n	800456c <HAL_TIM_ConfigClockSource+0x170>
 8004484:	2b40      	cmp	r3, #64	@ 0x40
 8004486:	d058      	beq.n	800453a <HAL_TIM_ConfigClockSource+0x13e>
 8004488:	2b40      	cmp	r3, #64	@ 0x40
 800448a:	d86f      	bhi.n	800456c <HAL_TIM_ConfigClockSource+0x170>
 800448c:	2b30      	cmp	r3, #48	@ 0x30
 800448e:	d064      	beq.n	800455a <HAL_TIM_ConfigClockSource+0x15e>
 8004490:	2b30      	cmp	r3, #48	@ 0x30
 8004492:	d86b      	bhi.n	800456c <HAL_TIM_ConfigClockSource+0x170>
 8004494:	2b20      	cmp	r3, #32
 8004496:	d060      	beq.n	800455a <HAL_TIM_ConfigClockSource+0x15e>
 8004498:	2b20      	cmp	r3, #32
 800449a:	d867      	bhi.n	800456c <HAL_TIM_ConfigClockSource+0x170>
 800449c:	2b00      	cmp	r3, #0
 800449e:	d05c      	beq.n	800455a <HAL_TIM_ConfigClockSource+0x15e>
 80044a0:	2b10      	cmp	r3, #16
 80044a2:	d05a      	beq.n	800455a <HAL_TIM_ConfigClockSource+0x15e>
 80044a4:	e062      	b.n	800456c <HAL_TIM_ConfigClockSource+0x170>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80044a6:	687b      	ldr	r3, [r7, #4]
 80044a8:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80044aa:	683b      	ldr	r3, [r7, #0]
 80044ac:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80044ae:	683b      	ldr	r3, [r7, #0]
 80044b0:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80044b2:	683b      	ldr	r3, [r7, #0]
 80044b4:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80044b6:	f000 fc5c 	bl	8004d72 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80044ba:	687b      	ldr	r3, [r7, #4]
 80044bc:	681b      	ldr	r3, [r3, #0]
 80044be:	689b      	ldr	r3, [r3, #8]
 80044c0:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80044c2:	68bb      	ldr	r3, [r7, #8]
 80044c4:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 80044c8:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80044ca:	687b      	ldr	r3, [r7, #4]
 80044cc:	681b      	ldr	r3, [r3, #0]
 80044ce:	68ba      	ldr	r2, [r7, #8]
 80044d0:	609a      	str	r2, [r3, #8]
      break;
 80044d2:	e04f      	b.n	8004574 <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80044d4:	687b      	ldr	r3, [r7, #4]
 80044d6:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80044d8:	683b      	ldr	r3, [r7, #0]
 80044da:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80044dc:	683b      	ldr	r3, [r7, #0]
 80044de:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80044e0:	683b      	ldr	r3, [r7, #0]
 80044e2:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80044e4:	f000 fc45 	bl	8004d72 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80044e8:	687b      	ldr	r3, [r7, #4]
 80044ea:	681b      	ldr	r3, [r3, #0]
 80044ec:	689a      	ldr	r2, [r3, #8]
 80044ee:	687b      	ldr	r3, [r7, #4]
 80044f0:	681b      	ldr	r3, [r3, #0]
 80044f2:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80044f6:	609a      	str	r2, [r3, #8]
      break;
 80044f8:	e03c      	b.n	8004574 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80044fa:	687b      	ldr	r3, [r7, #4]
 80044fc:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80044fe:	683b      	ldr	r3, [r7, #0]
 8004500:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004502:	683b      	ldr	r3, [r7, #0]
 8004504:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004506:	461a      	mov	r2, r3
 8004508:	f000 fb94 	bl	8004c34 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800450c:	687b      	ldr	r3, [r7, #4]
 800450e:	681b      	ldr	r3, [r3, #0]
 8004510:	2150      	movs	r1, #80	@ 0x50
 8004512:	4618      	mov	r0, r3
 8004514:	f000 fc12 	bl	8004d3c <TIM_ITRx_SetConfig>
      break;
 8004518:	e02c      	b.n	8004574 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800451a:	687b      	ldr	r3, [r7, #4]
 800451c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800451e:	683b      	ldr	r3, [r7, #0]
 8004520:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004522:	683b      	ldr	r3, [r7, #0]
 8004524:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8004526:	461a      	mov	r2, r3
 8004528:	f000 fbcc 	bl	8004cc4 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800452c:	687b      	ldr	r3, [r7, #4]
 800452e:	681b      	ldr	r3, [r3, #0]
 8004530:	2160      	movs	r1, #96	@ 0x60
 8004532:	4618      	mov	r0, r3
 8004534:	f000 fc02 	bl	8004d3c <TIM_ITRx_SetConfig>
      break;
 8004538:	e01c      	b.n	8004574 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800453a:	687b      	ldr	r3, [r7, #4]
 800453c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800453e:	683b      	ldr	r3, [r7, #0]
 8004540:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004542:	683b      	ldr	r3, [r7, #0]
 8004544:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004546:	461a      	mov	r2, r3
 8004548:	f000 fb74 	bl	8004c34 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800454c:	687b      	ldr	r3, [r7, #4]
 800454e:	681b      	ldr	r3, [r3, #0]
 8004550:	2140      	movs	r1, #64	@ 0x40
 8004552:	4618      	mov	r0, r3
 8004554:	f000 fbf2 	bl	8004d3c <TIM_ITRx_SetConfig>
      break;
 8004558:	e00c      	b.n	8004574 <HAL_TIM_ConfigClockSource+0x178>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800455a:	687b      	ldr	r3, [r7, #4]
 800455c:	681a      	ldr	r2, [r3, #0]
 800455e:	683b      	ldr	r3, [r7, #0]
 8004560:	681b      	ldr	r3, [r3, #0]
 8004562:	4619      	mov	r1, r3
 8004564:	4610      	mov	r0, r2
 8004566:	f000 fbe9 	bl	8004d3c <TIM_ITRx_SetConfig>
      break;
 800456a:	e003      	b.n	8004574 <HAL_TIM_ConfigClockSource+0x178>
    }

    default:
      status = HAL_ERROR;
 800456c:	2301      	movs	r3, #1
 800456e:	73fb      	strb	r3, [r7, #15]
      break;
 8004570:	e000      	b.n	8004574 <HAL_TIM_ConfigClockSource+0x178>
      break;
 8004572:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8004574:	687b      	ldr	r3, [r7, #4]
 8004576:	2201      	movs	r2, #1
 8004578:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800457c:	687b      	ldr	r3, [r7, #4]
 800457e:	2200      	movs	r2, #0
 8004580:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8004584:	7bfb      	ldrb	r3, [r7, #15]
}
 8004586:	4618      	mov	r0, r3
 8004588:	3710      	adds	r7, #16
 800458a:	46bd      	mov	sp, r7
 800458c:	bd80      	pop	{r7, pc}

0800458e <HAL_TIM_PeriodElapsedHalfCpltCallback>:
  * @brief  Period elapsed half complete callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 800458e:	b480      	push	{r7}
 8004590:	b083      	sub	sp, #12
 8004592:	af00      	add	r7, sp, #0
 8004594:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedHalfCpltCallback could be implemented in the user file
   */
}
 8004596:	bf00      	nop
 8004598:	370c      	adds	r7, #12
 800459a:	46bd      	mov	sp, r7
 800459c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045a0:	4770      	bx	lr

080045a2 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80045a2:	b480      	push	{r7}
 80045a4:	b083      	sub	sp, #12
 80045a6:	af00      	add	r7, sp, #0
 80045a8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80045aa:	bf00      	nop
 80045ac:	370c      	adds	r7, #12
 80045ae:	46bd      	mov	sp, r7
 80045b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045b4:	4770      	bx	lr

080045b6 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80045b6:	b480      	push	{r7}
 80045b8:	b083      	sub	sp, #12
 80045ba:	af00      	add	r7, sp, #0
 80045bc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80045be:	bf00      	nop
 80045c0:	370c      	adds	r7, #12
 80045c2:	46bd      	mov	sp, r7
 80045c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045c8:	4770      	bx	lr

080045ca <HAL_TIM_IC_CaptureHalfCpltCallback>:
  * @brief  Input Capture half complete callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 80045ca:	b480      	push	{r7}
 80045cc:	b083      	sub	sp, #12
 80045ce:	af00      	add	r7, sp, #0
 80045d0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureHalfCpltCallback could be implemented in the user file
   */
}
 80045d2:	bf00      	nop
 80045d4:	370c      	adds	r7, #12
 80045d6:	46bd      	mov	sp, r7
 80045d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045dc:	4770      	bx	lr

080045de <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80045de:	b480      	push	{r7}
 80045e0:	b083      	sub	sp, #12
 80045e2:	af00      	add	r7, sp, #0
 80045e4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80045e6:	bf00      	nop
 80045e8:	370c      	adds	r7, #12
 80045ea:	46bd      	mov	sp, r7
 80045ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045f0:	4770      	bx	lr

080045f2 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback>:
  * @brief  PWM Pulse finished half complete callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 80045f2:	b480      	push	{r7}
 80045f4:	b083      	sub	sp, #12
 80045f6:	af00      	add	r7, sp, #0
 80045f8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedHalfCpltCallback could be implemented in the user file
   */
}
 80045fa:	bf00      	nop
 80045fc:	370c      	adds	r7, #12
 80045fe:	46bd      	mov	sp, r7
 8004600:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004604:	4770      	bx	lr

08004606 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8004606:	b480      	push	{r7}
 8004608:	b083      	sub	sp, #12
 800460a:	af00      	add	r7, sp, #0
 800460c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800460e:	bf00      	nop
 8004610:	370c      	adds	r7, #12
 8004612:	46bd      	mov	sp, r7
 8004614:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004618:	4770      	bx	lr

0800461a <HAL_TIM_TriggerHalfCpltCallback>:
  * @brief  Hall Trigger detection half complete callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 800461a:	b480      	push	{r7}
 800461c:	b083      	sub	sp, #12
 800461e:	af00      	add	r7, sp, #0
 8004620:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerHalfCpltCallback could be implemented in the user file
   */
}
 8004622:	bf00      	nop
 8004624:	370c      	adds	r7, #12
 8004626:	46bd      	mov	sp, r7
 8004628:	f85d 7b04 	ldr.w	r7, [sp], #4
 800462c:	4770      	bx	lr

0800462e <HAL_TIM_ErrorCallback>:
  * @brief  Timer error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_ErrorCallback(TIM_HandleTypeDef *htim)
{
 800462e:	b480      	push	{r7}
 8004630:	b083      	sub	sp, #12
 8004632:	af00      	add	r7, sp, #0
 8004634:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_ErrorCallback could be implemented in the user file
   */
}
 8004636:	bf00      	nop
 8004638:	370c      	adds	r7, #12
 800463a:	46bd      	mov	sp, r7
 800463c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004640:	4770      	bx	lr
	...

08004644 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8004644:	b480      	push	{r7}
 8004646:	b085      	sub	sp, #20
 8004648:	af00      	add	r7, sp, #0
 800464a:	6078      	str	r0, [r7, #4]
 800464c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800464e:	687b      	ldr	r3, [r7, #4]
 8004650:	681b      	ldr	r3, [r3, #0]
 8004652:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004654:	687b      	ldr	r3, [r7, #4]
 8004656:	4a31      	ldr	r2, [pc, #196]	@ (800471c <TIM_Base_SetConfig+0xd8>)
 8004658:	4293      	cmp	r3, r2
 800465a:	d007      	beq.n	800466c <TIM_Base_SetConfig+0x28>
 800465c:	687b      	ldr	r3, [r7, #4]
 800465e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004662:	d003      	beq.n	800466c <TIM_Base_SetConfig+0x28>
 8004664:	687b      	ldr	r3, [r7, #4]
 8004666:	4a2e      	ldr	r2, [pc, #184]	@ (8004720 <TIM_Base_SetConfig+0xdc>)
 8004668:	4293      	cmp	r3, r2
 800466a:	d108      	bne.n	800467e <TIM_Base_SetConfig+0x3a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800466c:	68fb      	ldr	r3, [r7, #12]
 800466e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004672:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004674:	683b      	ldr	r3, [r7, #0]
 8004676:	685b      	ldr	r3, [r3, #4]
 8004678:	68fa      	ldr	r2, [r7, #12]
 800467a:	4313      	orrs	r3, r2
 800467c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800467e:	687b      	ldr	r3, [r7, #4]
 8004680:	4a26      	ldr	r2, [pc, #152]	@ (800471c <TIM_Base_SetConfig+0xd8>)
 8004682:	4293      	cmp	r3, r2
 8004684:	d00f      	beq.n	80046a6 <TIM_Base_SetConfig+0x62>
 8004686:	687b      	ldr	r3, [r7, #4]
 8004688:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800468c:	d00b      	beq.n	80046a6 <TIM_Base_SetConfig+0x62>
 800468e:	687b      	ldr	r3, [r7, #4]
 8004690:	4a23      	ldr	r2, [pc, #140]	@ (8004720 <TIM_Base_SetConfig+0xdc>)
 8004692:	4293      	cmp	r3, r2
 8004694:	d007      	beq.n	80046a6 <TIM_Base_SetConfig+0x62>
 8004696:	687b      	ldr	r3, [r7, #4]
 8004698:	4a22      	ldr	r2, [pc, #136]	@ (8004724 <TIM_Base_SetConfig+0xe0>)
 800469a:	4293      	cmp	r3, r2
 800469c:	d003      	beq.n	80046a6 <TIM_Base_SetConfig+0x62>
 800469e:	687b      	ldr	r3, [r7, #4]
 80046a0:	4a21      	ldr	r2, [pc, #132]	@ (8004728 <TIM_Base_SetConfig+0xe4>)
 80046a2:	4293      	cmp	r3, r2
 80046a4:	d108      	bne.n	80046b8 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80046a6:	68fb      	ldr	r3, [r7, #12]
 80046a8:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80046ac:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80046ae:	683b      	ldr	r3, [r7, #0]
 80046b0:	68db      	ldr	r3, [r3, #12]
 80046b2:	68fa      	ldr	r2, [r7, #12]
 80046b4:	4313      	orrs	r3, r2
 80046b6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80046b8:	68fb      	ldr	r3, [r7, #12]
 80046ba:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80046be:	683b      	ldr	r3, [r7, #0]
 80046c0:	695b      	ldr	r3, [r3, #20]
 80046c2:	4313      	orrs	r3, r2
 80046c4:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80046c6:	683b      	ldr	r3, [r7, #0]
 80046c8:	689a      	ldr	r2, [r3, #8]
 80046ca:	687b      	ldr	r3, [r7, #4]
 80046cc:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80046ce:	683b      	ldr	r3, [r7, #0]
 80046d0:	681a      	ldr	r2, [r3, #0]
 80046d2:	687b      	ldr	r3, [r7, #4]
 80046d4:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80046d6:	687b      	ldr	r3, [r7, #4]
 80046d8:	4a10      	ldr	r2, [pc, #64]	@ (800471c <TIM_Base_SetConfig+0xd8>)
 80046da:	4293      	cmp	r3, r2
 80046dc:	d007      	beq.n	80046ee <TIM_Base_SetConfig+0xaa>
 80046de:	687b      	ldr	r3, [r7, #4]
 80046e0:	4a10      	ldr	r2, [pc, #64]	@ (8004724 <TIM_Base_SetConfig+0xe0>)
 80046e2:	4293      	cmp	r3, r2
 80046e4:	d003      	beq.n	80046ee <TIM_Base_SetConfig+0xaa>
 80046e6:	687b      	ldr	r3, [r7, #4]
 80046e8:	4a0f      	ldr	r2, [pc, #60]	@ (8004728 <TIM_Base_SetConfig+0xe4>)
 80046ea:	4293      	cmp	r3, r2
 80046ec:	d103      	bne.n	80046f6 <TIM_Base_SetConfig+0xb2>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80046ee:	683b      	ldr	r3, [r7, #0]
 80046f0:	691a      	ldr	r2, [r3, #16]
 80046f2:	687b      	ldr	r3, [r7, #4]
 80046f4:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 80046f6:	687b      	ldr	r3, [r7, #4]
 80046f8:	681b      	ldr	r3, [r3, #0]
 80046fa:	f043 0204 	orr.w	r2, r3, #4
 80046fe:	687b      	ldr	r3, [r7, #4]
 8004700:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004702:	687b      	ldr	r3, [r7, #4]
 8004704:	2201      	movs	r2, #1
 8004706:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8004708:	687b      	ldr	r3, [r7, #4]
 800470a:	68fa      	ldr	r2, [r7, #12]
 800470c:	601a      	str	r2, [r3, #0]
}
 800470e:	bf00      	nop
 8004710:	3714      	adds	r7, #20
 8004712:	46bd      	mov	sp, r7
 8004714:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004718:	4770      	bx	lr
 800471a:	bf00      	nop
 800471c:	40012c00 	.word	0x40012c00
 8004720:	40000400 	.word	0x40000400
 8004724:	40014000 	.word	0x40014000
 8004728:	40014400 	.word	0x40014400

0800472c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800472c:	b480      	push	{r7}
 800472e:	b087      	sub	sp, #28
 8004730:	af00      	add	r7, sp, #0
 8004732:	6078      	str	r0, [r7, #4]
 8004734:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004736:	687b      	ldr	r3, [r7, #4]
 8004738:	6a1b      	ldr	r3, [r3, #32]
 800473a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800473c:	687b      	ldr	r3, [r7, #4]
 800473e:	6a1b      	ldr	r3, [r3, #32]
 8004740:	f023 0201 	bic.w	r2, r3, #1
 8004744:	687b      	ldr	r3, [r7, #4]
 8004746:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004748:	687b      	ldr	r3, [r7, #4]
 800474a:	685b      	ldr	r3, [r3, #4]
 800474c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800474e:	687b      	ldr	r3, [r7, #4]
 8004750:	699b      	ldr	r3, [r3, #24]
 8004752:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8004754:	68fb      	ldr	r3, [r7, #12]
 8004756:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800475a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800475e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8004760:	68fb      	ldr	r3, [r7, #12]
 8004762:	f023 0303 	bic.w	r3, r3, #3
 8004766:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004768:	683b      	ldr	r3, [r7, #0]
 800476a:	681b      	ldr	r3, [r3, #0]
 800476c:	68fa      	ldr	r2, [r7, #12]
 800476e:	4313      	orrs	r3, r2
 8004770:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8004772:	697b      	ldr	r3, [r7, #20]
 8004774:	f023 0302 	bic.w	r3, r3, #2
 8004778:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800477a:	683b      	ldr	r3, [r7, #0]
 800477c:	689b      	ldr	r3, [r3, #8]
 800477e:	697a      	ldr	r2, [r7, #20]
 8004780:	4313      	orrs	r3, r2
 8004782:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8004784:	687b      	ldr	r3, [r7, #4]
 8004786:	4a25      	ldr	r2, [pc, #148]	@ (800481c <TIM_OC1_SetConfig+0xf0>)
 8004788:	4293      	cmp	r3, r2
 800478a:	d007      	beq.n	800479c <TIM_OC1_SetConfig+0x70>
 800478c:	687b      	ldr	r3, [r7, #4]
 800478e:	4a24      	ldr	r2, [pc, #144]	@ (8004820 <TIM_OC1_SetConfig+0xf4>)
 8004790:	4293      	cmp	r3, r2
 8004792:	d003      	beq.n	800479c <TIM_OC1_SetConfig+0x70>
 8004794:	687b      	ldr	r3, [r7, #4]
 8004796:	4a23      	ldr	r2, [pc, #140]	@ (8004824 <TIM_OC1_SetConfig+0xf8>)
 8004798:	4293      	cmp	r3, r2
 800479a:	d10e      	bne.n	80047ba <TIM_OC1_SetConfig+0x8e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Disable the Channel 1N: Reset the CC1NE Bit */
    TIMx->CCER &= ~TIM_CCER_CC1NE;
 800479c:	687b      	ldr	r3, [r7, #4]
 800479e:	6a1b      	ldr	r3, [r3, #32]
 80047a0:	f023 0204 	bic.w	r2, r3, #4
 80047a4:	687b      	ldr	r3, [r7, #4]
 80047a6:	621a      	str	r2, [r3, #32]

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80047a8:	697b      	ldr	r3, [r7, #20]
 80047aa:	f023 0308 	bic.w	r3, r3, #8
 80047ae:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80047b0:	683b      	ldr	r3, [r7, #0]
 80047b2:	68db      	ldr	r3, [r3, #12]
 80047b4:	697a      	ldr	r2, [r7, #20]
 80047b6:	4313      	orrs	r3, r2
 80047b8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80047ba:	687b      	ldr	r3, [r7, #4]
 80047bc:	4a17      	ldr	r2, [pc, #92]	@ (800481c <TIM_OC1_SetConfig+0xf0>)
 80047be:	4293      	cmp	r3, r2
 80047c0:	d007      	beq.n	80047d2 <TIM_OC1_SetConfig+0xa6>
 80047c2:	687b      	ldr	r3, [r7, #4]
 80047c4:	4a16      	ldr	r2, [pc, #88]	@ (8004820 <TIM_OC1_SetConfig+0xf4>)
 80047c6:	4293      	cmp	r3, r2
 80047c8:	d003      	beq.n	80047d2 <TIM_OC1_SetConfig+0xa6>
 80047ca:	687b      	ldr	r3, [r7, #4]
 80047cc:	4a15      	ldr	r2, [pc, #84]	@ (8004824 <TIM_OC1_SetConfig+0xf8>)
 80047ce:	4293      	cmp	r3, r2
 80047d0:	d111      	bne.n	80047f6 <TIM_OC1_SetConfig+0xca>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80047d2:	693b      	ldr	r3, [r7, #16]
 80047d4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80047d8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80047da:	693b      	ldr	r3, [r7, #16]
 80047dc:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80047e0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80047e2:	683b      	ldr	r3, [r7, #0]
 80047e4:	695b      	ldr	r3, [r3, #20]
 80047e6:	693a      	ldr	r2, [r7, #16]
 80047e8:	4313      	orrs	r3, r2
 80047ea:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80047ec:	683b      	ldr	r3, [r7, #0]
 80047ee:	699b      	ldr	r3, [r3, #24]
 80047f0:	693a      	ldr	r2, [r7, #16]
 80047f2:	4313      	orrs	r3, r2
 80047f4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80047f6:	687b      	ldr	r3, [r7, #4]
 80047f8:	693a      	ldr	r2, [r7, #16]
 80047fa:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80047fc:	687b      	ldr	r3, [r7, #4]
 80047fe:	68fa      	ldr	r2, [r7, #12]
 8004800:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8004802:	683b      	ldr	r3, [r7, #0]
 8004804:	685a      	ldr	r2, [r3, #4]
 8004806:	687b      	ldr	r3, [r7, #4]
 8004808:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800480a:	687b      	ldr	r3, [r7, #4]
 800480c:	697a      	ldr	r2, [r7, #20]
 800480e:	621a      	str	r2, [r3, #32]
}
 8004810:	bf00      	nop
 8004812:	371c      	adds	r7, #28
 8004814:	46bd      	mov	sp, r7
 8004816:	f85d 7b04 	ldr.w	r7, [sp], #4
 800481a:	4770      	bx	lr
 800481c:	40012c00 	.word	0x40012c00
 8004820:	40014000 	.word	0x40014000
 8004824:	40014400 	.word	0x40014400

08004828 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004828:	b480      	push	{r7}
 800482a:	b087      	sub	sp, #28
 800482c:	af00      	add	r7, sp, #0
 800482e:	6078      	str	r0, [r7, #4]
 8004830:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004832:	687b      	ldr	r3, [r7, #4]
 8004834:	6a1b      	ldr	r3, [r3, #32]
 8004836:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004838:	687b      	ldr	r3, [r7, #4]
 800483a:	6a1b      	ldr	r3, [r3, #32]
 800483c:	f023 0210 	bic.w	r2, r3, #16
 8004840:	687b      	ldr	r3, [r7, #4]
 8004842:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004844:	687b      	ldr	r3, [r7, #4]
 8004846:	685b      	ldr	r3, [r3, #4]
 8004848:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800484a:	687b      	ldr	r3, [r7, #4]
 800484c:	699b      	ldr	r3, [r3, #24]
 800484e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8004850:	68fb      	ldr	r3, [r7, #12]
 8004852:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8004856:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800485a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800485c:	68fb      	ldr	r3, [r7, #12]
 800485e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004862:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004864:	683b      	ldr	r3, [r7, #0]
 8004866:	681b      	ldr	r3, [r3, #0]
 8004868:	021b      	lsls	r3, r3, #8
 800486a:	68fa      	ldr	r2, [r7, #12]
 800486c:	4313      	orrs	r3, r2
 800486e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8004870:	697b      	ldr	r3, [r7, #20]
 8004872:	f023 0320 	bic.w	r3, r3, #32
 8004876:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8004878:	683b      	ldr	r3, [r7, #0]
 800487a:	689b      	ldr	r3, [r3, #8]
 800487c:	011b      	lsls	r3, r3, #4
 800487e:	697a      	ldr	r2, [r7, #20]
 8004880:	4313      	orrs	r3, r2
 8004882:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8004884:	687b      	ldr	r3, [r7, #4]
 8004886:	4a23      	ldr	r2, [pc, #140]	@ (8004914 <TIM_OC2_SetConfig+0xec>)
 8004888:	4293      	cmp	r3, r2
 800488a:	d10f      	bne.n	80048ac <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Disable the Channel 2N: Reset the CC2NE Bit */
    TIMx->CCER &= ~TIM_CCER_CC2NE;
 800488c:	687b      	ldr	r3, [r7, #4]
 800488e:	6a1b      	ldr	r3, [r3, #32]
 8004890:	f023 0240 	bic.w	r2, r3, #64	@ 0x40
 8004894:	687b      	ldr	r3, [r7, #4]
 8004896:	621a      	str	r2, [r3, #32]

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8004898:	697b      	ldr	r3, [r7, #20]
 800489a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800489e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80048a0:	683b      	ldr	r3, [r7, #0]
 80048a2:	68db      	ldr	r3, [r3, #12]
 80048a4:	011b      	lsls	r3, r3, #4
 80048a6:	697a      	ldr	r2, [r7, #20]
 80048a8:	4313      	orrs	r3, r2
 80048aa:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80048ac:	687b      	ldr	r3, [r7, #4]
 80048ae:	4a19      	ldr	r2, [pc, #100]	@ (8004914 <TIM_OC2_SetConfig+0xec>)
 80048b0:	4293      	cmp	r3, r2
 80048b2:	d007      	beq.n	80048c4 <TIM_OC2_SetConfig+0x9c>
 80048b4:	687b      	ldr	r3, [r7, #4]
 80048b6:	4a18      	ldr	r2, [pc, #96]	@ (8004918 <TIM_OC2_SetConfig+0xf0>)
 80048b8:	4293      	cmp	r3, r2
 80048ba:	d003      	beq.n	80048c4 <TIM_OC2_SetConfig+0x9c>
 80048bc:	687b      	ldr	r3, [r7, #4]
 80048be:	4a17      	ldr	r2, [pc, #92]	@ (800491c <TIM_OC2_SetConfig+0xf4>)
 80048c0:	4293      	cmp	r3, r2
 80048c2:	d113      	bne.n	80048ec <TIM_OC2_SetConfig+0xc4>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80048c4:	693b      	ldr	r3, [r7, #16]
 80048c6:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80048ca:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80048cc:	693b      	ldr	r3, [r7, #16]
 80048ce:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80048d2:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80048d4:	683b      	ldr	r3, [r7, #0]
 80048d6:	695b      	ldr	r3, [r3, #20]
 80048d8:	009b      	lsls	r3, r3, #2
 80048da:	693a      	ldr	r2, [r7, #16]
 80048dc:	4313      	orrs	r3, r2
 80048de:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80048e0:	683b      	ldr	r3, [r7, #0]
 80048e2:	699b      	ldr	r3, [r3, #24]
 80048e4:	009b      	lsls	r3, r3, #2
 80048e6:	693a      	ldr	r2, [r7, #16]
 80048e8:	4313      	orrs	r3, r2
 80048ea:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80048ec:	687b      	ldr	r3, [r7, #4]
 80048ee:	693a      	ldr	r2, [r7, #16]
 80048f0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80048f2:	687b      	ldr	r3, [r7, #4]
 80048f4:	68fa      	ldr	r2, [r7, #12]
 80048f6:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80048f8:	683b      	ldr	r3, [r7, #0]
 80048fa:	685a      	ldr	r2, [r3, #4]
 80048fc:	687b      	ldr	r3, [r7, #4]
 80048fe:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004900:	687b      	ldr	r3, [r7, #4]
 8004902:	697a      	ldr	r2, [r7, #20]
 8004904:	621a      	str	r2, [r3, #32]
}
 8004906:	bf00      	nop
 8004908:	371c      	adds	r7, #28
 800490a:	46bd      	mov	sp, r7
 800490c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004910:	4770      	bx	lr
 8004912:	bf00      	nop
 8004914:	40012c00 	.word	0x40012c00
 8004918:	40014000 	.word	0x40014000
 800491c:	40014400 	.word	0x40014400

08004920 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004920:	b480      	push	{r7}
 8004922:	b087      	sub	sp, #28
 8004924:	af00      	add	r7, sp, #0
 8004926:	6078      	str	r0, [r7, #4]
 8004928:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800492a:	687b      	ldr	r3, [r7, #4]
 800492c:	6a1b      	ldr	r3, [r3, #32]
 800492e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8004930:	687b      	ldr	r3, [r7, #4]
 8004932:	6a1b      	ldr	r3, [r3, #32]
 8004934:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8004938:	687b      	ldr	r3, [r7, #4]
 800493a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800493c:	687b      	ldr	r3, [r7, #4]
 800493e:	685b      	ldr	r3, [r3, #4]
 8004940:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004942:	687b      	ldr	r3, [r7, #4]
 8004944:	69db      	ldr	r3, [r3, #28]
 8004946:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8004948:	68fb      	ldr	r3, [r7, #12]
 800494a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800494e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004952:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8004954:	68fb      	ldr	r3, [r7, #12]
 8004956:	f023 0303 	bic.w	r3, r3, #3
 800495a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800495c:	683b      	ldr	r3, [r7, #0]
 800495e:	681b      	ldr	r3, [r3, #0]
 8004960:	68fa      	ldr	r2, [r7, #12]
 8004962:	4313      	orrs	r3, r2
 8004964:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8004966:	697b      	ldr	r3, [r7, #20]
 8004968:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800496c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800496e:	683b      	ldr	r3, [r7, #0]
 8004970:	689b      	ldr	r3, [r3, #8]
 8004972:	021b      	lsls	r3, r3, #8
 8004974:	697a      	ldr	r2, [r7, #20]
 8004976:	4313      	orrs	r3, r2
 8004978:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800497a:	687b      	ldr	r3, [r7, #4]
 800497c:	4a22      	ldr	r2, [pc, #136]	@ (8004a08 <TIM_OC3_SetConfig+0xe8>)
 800497e:	4293      	cmp	r3, r2
 8004980:	d10f      	bne.n	80049a2 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Disable the Channel 3N: Reset the CC3NE Bit */
    TIMx->CCER &= ~TIM_CCER_CC3NE;
 8004982:	687b      	ldr	r3, [r7, #4]
 8004984:	6a1b      	ldr	r3, [r3, #32]
 8004986:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 800498a:	687b      	ldr	r3, [r7, #4]
 800498c:	621a      	str	r2, [r3, #32]

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800498e:	697b      	ldr	r3, [r7, #20]
 8004990:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8004994:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8004996:	683b      	ldr	r3, [r7, #0]
 8004998:	68db      	ldr	r3, [r3, #12]
 800499a:	021b      	lsls	r3, r3, #8
 800499c:	697a      	ldr	r2, [r7, #20]
 800499e:	4313      	orrs	r3, r2
 80049a0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80049a2:	687b      	ldr	r3, [r7, #4]
 80049a4:	4a18      	ldr	r2, [pc, #96]	@ (8004a08 <TIM_OC3_SetConfig+0xe8>)
 80049a6:	4293      	cmp	r3, r2
 80049a8:	d007      	beq.n	80049ba <TIM_OC3_SetConfig+0x9a>
 80049aa:	687b      	ldr	r3, [r7, #4]
 80049ac:	4a17      	ldr	r2, [pc, #92]	@ (8004a0c <TIM_OC3_SetConfig+0xec>)
 80049ae:	4293      	cmp	r3, r2
 80049b0:	d003      	beq.n	80049ba <TIM_OC3_SetConfig+0x9a>
 80049b2:	687b      	ldr	r3, [r7, #4]
 80049b4:	4a16      	ldr	r2, [pc, #88]	@ (8004a10 <TIM_OC3_SetConfig+0xf0>)
 80049b6:	4293      	cmp	r3, r2
 80049b8:	d113      	bne.n	80049e2 <TIM_OC3_SetConfig+0xc2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80049ba:	693b      	ldr	r3, [r7, #16]
 80049bc:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80049c0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80049c2:	693b      	ldr	r3, [r7, #16]
 80049c4:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80049c8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80049ca:	683b      	ldr	r3, [r7, #0]
 80049cc:	695b      	ldr	r3, [r3, #20]
 80049ce:	011b      	lsls	r3, r3, #4
 80049d0:	693a      	ldr	r2, [r7, #16]
 80049d2:	4313      	orrs	r3, r2
 80049d4:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80049d6:	683b      	ldr	r3, [r7, #0]
 80049d8:	699b      	ldr	r3, [r3, #24]
 80049da:	011b      	lsls	r3, r3, #4
 80049dc:	693a      	ldr	r2, [r7, #16]
 80049de:	4313      	orrs	r3, r2
 80049e0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80049e2:	687b      	ldr	r3, [r7, #4]
 80049e4:	693a      	ldr	r2, [r7, #16]
 80049e6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80049e8:	687b      	ldr	r3, [r7, #4]
 80049ea:	68fa      	ldr	r2, [r7, #12]
 80049ec:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80049ee:	683b      	ldr	r3, [r7, #0]
 80049f0:	685a      	ldr	r2, [r3, #4]
 80049f2:	687b      	ldr	r3, [r7, #4]
 80049f4:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80049f6:	687b      	ldr	r3, [r7, #4]
 80049f8:	697a      	ldr	r2, [r7, #20]
 80049fa:	621a      	str	r2, [r3, #32]
}
 80049fc:	bf00      	nop
 80049fe:	371c      	adds	r7, #28
 8004a00:	46bd      	mov	sp, r7
 8004a02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a06:	4770      	bx	lr
 8004a08:	40012c00 	.word	0x40012c00
 8004a0c:	40014000 	.word	0x40014000
 8004a10:	40014400 	.word	0x40014400

08004a14 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004a14:	b480      	push	{r7}
 8004a16:	b087      	sub	sp, #28
 8004a18:	af00      	add	r7, sp, #0
 8004a1a:	6078      	str	r0, [r7, #4]
 8004a1c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004a1e:	687b      	ldr	r3, [r7, #4]
 8004a20:	6a1b      	ldr	r3, [r3, #32]
 8004a22:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8004a24:	687b      	ldr	r3, [r7, #4]
 8004a26:	6a1b      	ldr	r3, [r3, #32]
 8004a28:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8004a2c:	687b      	ldr	r3, [r7, #4]
 8004a2e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004a30:	687b      	ldr	r3, [r7, #4]
 8004a32:	685b      	ldr	r3, [r3, #4]
 8004a34:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004a36:	687b      	ldr	r3, [r7, #4]
 8004a38:	69db      	ldr	r3, [r3, #28]
 8004a3a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8004a3c:	68fb      	ldr	r3, [r7, #12]
 8004a3e:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8004a42:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004a46:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8004a48:	68fb      	ldr	r3, [r7, #12]
 8004a4a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004a4e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004a50:	683b      	ldr	r3, [r7, #0]
 8004a52:	681b      	ldr	r3, [r3, #0]
 8004a54:	021b      	lsls	r3, r3, #8
 8004a56:	68fa      	ldr	r2, [r7, #12]
 8004a58:	4313      	orrs	r3, r2
 8004a5a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8004a5c:	693b      	ldr	r3, [r7, #16]
 8004a5e:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8004a62:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8004a64:	683b      	ldr	r3, [r7, #0]
 8004a66:	689b      	ldr	r3, [r3, #8]
 8004a68:	031b      	lsls	r3, r3, #12
 8004a6a:	693a      	ldr	r2, [r7, #16]
 8004a6c:	4313      	orrs	r3, r2
 8004a6e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004a70:	687b      	ldr	r3, [r7, #4]
 8004a72:	4a14      	ldr	r2, [pc, #80]	@ (8004ac4 <TIM_OC4_SetConfig+0xb0>)
 8004a74:	4293      	cmp	r3, r2
 8004a76:	d007      	beq.n	8004a88 <TIM_OC4_SetConfig+0x74>
 8004a78:	687b      	ldr	r3, [r7, #4]
 8004a7a:	4a13      	ldr	r2, [pc, #76]	@ (8004ac8 <TIM_OC4_SetConfig+0xb4>)
 8004a7c:	4293      	cmp	r3, r2
 8004a7e:	d003      	beq.n	8004a88 <TIM_OC4_SetConfig+0x74>
 8004a80:	687b      	ldr	r3, [r7, #4]
 8004a82:	4a12      	ldr	r2, [pc, #72]	@ (8004acc <TIM_OC4_SetConfig+0xb8>)
 8004a84:	4293      	cmp	r3, r2
 8004a86:	d109      	bne.n	8004a9c <TIM_OC4_SetConfig+0x88>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8004a88:	697b      	ldr	r3, [r7, #20]
 8004a8a:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8004a8e:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8004a90:	683b      	ldr	r3, [r7, #0]
 8004a92:	695b      	ldr	r3, [r3, #20]
 8004a94:	019b      	lsls	r3, r3, #6
 8004a96:	697a      	ldr	r2, [r7, #20]
 8004a98:	4313      	orrs	r3, r2
 8004a9a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004a9c:	687b      	ldr	r3, [r7, #4]
 8004a9e:	697a      	ldr	r2, [r7, #20]
 8004aa0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004aa2:	687b      	ldr	r3, [r7, #4]
 8004aa4:	68fa      	ldr	r2, [r7, #12]
 8004aa6:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8004aa8:	683b      	ldr	r3, [r7, #0]
 8004aaa:	685a      	ldr	r2, [r3, #4]
 8004aac:	687b      	ldr	r3, [r7, #4]
 8004aae:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004ab0:	687b      	ldr	r3, [r7, #4]
 8004ab2:	693a      	ldr	r2, [r7, #16]
 8004ab4:	621a      	str	r2, [r3, #32]
}
 8004ab6:	bf00      	nop
 8004ab8:	371c      	adds	r7, #28
 8004aba:	46bd      	mov	sp, r7
 8004abc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ac0:	4770      	bx	lr
 8004ac2:	bf00      	nop
 8004ac4:	40012c00 	.word	0x40012c00
 8004ac8:	40014000 	.word	0x40014000
 8004acc:	40014400 	.word	0x40014400

08004ad0 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8004ad0:	b480      	push	{r7}
 8004ad2:	b087      	sub	sp, #28
 8004ad4:	af00      	add	r7, sp, #0
 8004ad6:	6078      	str	r0, [r7, #4]
 8004ad8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004ada:	687b      	ldr	r3, [r7, #4]
 8004adc:	6a1b      	ldr	r3, [r3, #32]
 8004ade:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8004ae0:	687b      	ldr	r3, [r7, #4]
 8004ae2:	6a1b      	ldr	r3, [r3, #32]
 8004ae4:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8004ae8:	687b      	ldr	r3, [r7, #4]
 8004aea:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004aec:	687b      	ldr	r3, [r7, #4]
 8004aee:	685b      	ldr	r3, [r3, #4]
 8004af0:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8004af2:	687b      	ldr	r3, [r7, #4]
 8004af4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004af6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8004af8:	68fb      	ldr	r3, [r7, #12]
 8004afa:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004afe:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004b02:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004b04:	683b      	ldr	r3, [r7, #0]
 8004b06:	681b      	ldr	r3, [r3, #0]
 8004b08:	68fa      	ldr	r2, [r7, #12]
 8004b0a:	4313      	orrs	r3, r2
 8004b0c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8004b0e:	693b      	ldr	r3, [r7, #16]
 8004b10:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 8004b14:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8004b16:	683b      	ldr	r3, [r7, #0]
 8004b18:	689b      	ldr	r3, [r3, #8]
 8004b1a:	041b      	lsls	r3, r3, #16
 8004b1c:	693a      	ldr	r2, [r7, #16]
 8004b1e:	4313      	orrs	r3, r2
 8004b20:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004b22:	687b      	ldr	r3, [r7, #4]
 8004b24:	4a13      	ldr	r2, [pc, #76]	@ (8004b74 <TIM_OC5_SetConfig+0xa4>)
 8004b26:	4293      	cmp	r3, r2
 8004b28:	d007      	beq.n	8004b3a <TIM_OC5_SetConfig+0x6a>
 8004b2a:	687b      	ldr	r3, [r7, #4]
 8004b2c:	4a12      	ldr	r2, [pc, #72]	@ (8004b78 <TIM_OC5_SetConfig+0xa8>)
 8004b2e:	4293      	cmp	r3, r2
 8004b30:	d003      	beq.n	8004b3a <TIM_OC5_SetConfig+0x6a>
 8004b32:	687b      	ldr	r3, [r7, #4]
 8004b34:	4a11      	ldr	r2, [pc, #68]	@ (8004b7c <TIM_OC5_SetConfig+0xac>)
 8004b36:	4293      	cmp	r3, r2
 8004b38:	d109      	bne.n	8004b4e <TIM_OC5_SetConfig+0x7e>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8004b3a:	697b      	ldr	r3, [r7, #20]
 8004b3c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004b40:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8004b42:	683b      	ldr	r3, [r7, #0]
 8004b44:	695b      	ldr	r3, [r3, #20]
 8004b46:	021b      	lsls	r3, r3, #8
 8004b48:	697a      	ldr	r2, [r7, #20]
 8004b4a:	4313      	orrs	r3, r2
 8004b4c:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004b4e:	687b      	ldr	r3, [r7, #4]
 8004b50:	697a      	ldr	r2, [r7, #20]
 8004b52:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8004b54:	687b      	ldr	r3, [r7, #4]
 8004b56:	68fa      	ldr	r2, [r7, #12]
 8004b58:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8004b5a:	683b      	ldr	r3, [r7, #0]
 8004b5c:	685a      	ldr	r2, [r3, #4]
 8004b5e:	687b      	ldr	r3, [r7, #4]
 8004b60:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004b62:	687b      	ldr	r3, [r7, #4]
 8004b64:	693a      	ldr	r2, [r7, #16]
 8004b66:	621a      	str	r2, [r3, #32]
}
 8004b68:	bf00      	nop
 8004b6a:	371c      	adds	r7, #28
 8004b6c:	46bd      	mov	sp, r7
 8004b6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b72:	4770      	bx	lr
 8004b74:	40012c00 	.word	0x40012c00
 8004b78:	40014000 	.word	0x40014000
 8004b7c:	40014400 	.word	0x40014400

08004b80 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8004b80:	b480      	push	{r7}
 8004b82:	b087      	sub	sp, #28
 8004b84:	af00      	add	r7, sp, #0
 8004b86:	6078      	str	r0, [r7, #4]
 8004b88:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004b8a:	687b      	ldr	r3, [r7, #4]
 8004b8c:	6a1b      	ldr	r3, [r3, #32]
 8004b8e:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8004b90:	687b      	ldr	r3, [r7, #4]
 8004b92:	6a1b      	ldr	r3, [r3, #32]
 8004b94:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8004b98:	687b      	ldr	r3, [r7, #4]
 8004b9a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004b9c:	687b      	ldr	r3, [r7, #4]
 8004b9e:	685b      	ldr	r3, [r3, #4]
 8004ba0:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8004ba2:	687b      	ldr	r3, [r7, #4]
 8004ba4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004ba6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8004ba8:	68fb      	ldr	r3, [r7, #12]
 8004baa:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8004bae:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004bb2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004bb4:	683b      	ldr	r3, [r7, #0]
 8004bb6:	681b      	ldr	r3, [r3, #0]
 8004bb8:	021b      	lsls	r3, r3, #8
 8004bba:	68fa      	ldr	r2, [r7, #12]
 8004bbc:	4313      	orrs	r3, r2
 8004bbe:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8004bc0:	693b      	ldr	r3, [r7, #16]
 8004bc2:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8004bc6:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8004bc8:	683b      	ldr	r3, [r7, #0]
 8004bca:	689b      	ldr	r3, [r3, #8]
 8004bcc:	051b      	lsls	r3, r3, #20
 8004bce:	693a      	ldr	r2, [r7, #16]
 8004bd0:	4313      	orrs	r3, r2
 8004bd2:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004bd4:	687b      	ldr	r3, [r7, #4]
 8004bd6:	4a14      	ldr	r2, [pc, #80]	@ (8004c28 <TIM_OC6_SetConfig+0xa8>)
 8004bd8:	4293      	cmp	r3, r2
 8004bda:	d007      	beq.n	8004bec <TIM_OC6_SetConfig+0x6c>
 8004bdc:	687b      	ldr	r3, [r7, #4]
 8004bde:	4a13      	ldr	r2, [pc, #76]	@ (8004c2c <TIM_OC6_SetConfig+0xac>)
 8004be0:	4293      	cmp	r3, r2
 8004be2:	d003      	beq.n	8004bec <TIM_OC6_SetConfig+0x6c>
 8004be4:	687b      	ldr	r3, [r7, #4]
 8004be6:	4a12      	ldr	r2, [pc, #72]	@ (8004c30 <TIM_OC6_SetConfig+0xb0>)
 8004be8:	4293      	cmp	r3, r2
 8004bea:	d109      	bne.n	8004c00 <TIM_OC6_SetConfig+0x80>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8004bec:	697b      	ldr	r3, [r7, #20]
 8004bee:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8004bf2:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8004bf4:	683b      	ldr	r3, [r7, #0]
 8004bf6:	695b      	ldr	r3, [r3, #20]
 8004bf8:	029b      	lsls	r3, r3, #10
 8004bfa:	697a      	ldr	r2, [r7, #20]
 8004bfc:	4313      	orrs	r3, r2
 8004bfe:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004c00:	687b      	ldr	r3, [r7, #4]
 8004c02:	697a      	ldr	r2, [r7, #20]
 8004c04:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8004c06:	687b      	ldr	r3, [r7, #4]
 8004c08:	68fa      	ldr	r2, [r7, #12]
 8004c0a:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8004c0c:	683b      	ldr	r3, [r7, #0]
 8004c0e:	685a      	ldr	r2, [r3, #4]
 8004c10:	687b      	ldr	r3, [r7, #4]
 8004c12:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004c14:	687b      	ldr	r3, [r7, #4]
 8004c16:	693a      	ldr	r2, [r7, #16]
 8004c18:	621a      	str	r2, [r3, #32]
}
 8004c1a:	bf00      	nop
 8004c1c:	371c      	adds	r7, #28
 8004c1e:	46bd      	mov	sp, r7
 8004c20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c24:	4770      	bx	lr
 8004c26:	bf00      	nop
 8004c28:	40012c00 	.word	0x40012c00
 8004c2c:	40014000 	.word	0x40014000
 8004c30:	40014400 	.word	0x40014400

08004c34 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004c34:	b480      	push	{r7}
 8004c36:	b087      	sub	sp, #28
 8004c38:	af00      	add	r7, sp, #0
 8004c3a:	60f8      	str	r0, [r7, #12]
 8004c3c:	60b9      	str	r1, [r7, #8]
 8004c3e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004c40:	68fb      	ldr	r3, [r7, #12]
 8004c42:	6a1b      	ldr	r3, [r3, #32]
 8004c44:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004c46:	68fb      	ldr	r3, [r7, #12]
 8004c48:	6a1b      	ldr	r3, [r3, #32]
 8004c4a:	f023 0201 	bic.w	r2, r3, #1
 8004c4e:	68fb      	ldr	r3, [r7, #12]
 8004c50:	621a      	str	r2, [r3, #32]
  /* Disable the Channel 1N: Reset the CC1NE Bit */
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8004c52:	68fb      	ldr	r3, [r7, #12]
 8004c54:	4a18      	ldr	r2, [pc, #96]	@ (8004cb8 <TIM_TI1_ConfigInputStage+0x84>)
 8004c56:	4293      	cmp	r3, r2
 8004c58:	d007      	beq.n	8004c6a <TIM_TI1_ConfigInputStage+0x36>
 8004c5a:	68fb      	ldr	r3, [r7, #12]
 8004c5c:	4a17      	ldr	r2, [pc, #92]	@ (8004cbc <TIM_TI1_ConfigInputStage+0x88>)
 8004c5e:	4293      	cmp	r3, r2
 8004c60:	d003      	beq.n	8004c6a <TIM_TI1_ConfigInputStage+0x36>
 8004c62:	68fb      	ldr	r3, [r7, #12]
 8004c64:	4a16      	ldr	r2, [pc, #88]	@ (8004cc0 <TIM_TI1_ConfigInputStage+0x8c>)
 8004c66:	4293      	cmp	r3, r2
 8004c68:	d105      	bne.n	8004c76 <TIM_TI1_ConfigInputStage+0x42>
  {
    TIMx->CCER &= ~TIM_CCER_CC1NE;
 8004c6a:	68fb      	ldr	r3, [r7, #12]
 8004c6c:	6a1b      	ldr	r3, [r3, #32]
 8004c6e:	f023 0204 	bic.w	r2, r3, #4
 8004c72:	68fb      	ldr	r3, [r7, #12]
 8004c74:	621a      	str	r2, [r3, #32]
  }

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = TIMx->CCMR1;
 8004c76:	68fb      	ldr	r3, [r7, #12]
 8004c78:	699b      	ldr	r3, [r3, #24]
 8004c7a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004c7c:	693b      	ldr	r3, [r7, #16]
 8004c7e:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8004c82:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8004c84:	687b      	ldr	r3, [r7, #4]
 8004c86:	011b      	lsls	r3, r3, #4
 8004c88:	693a      	ldr	r2, [r7, #16]
 8004c8a:	4313      	orrs	r3, r2
 8004c8c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004c8e:	697b      	ldr	r3, [r7, #20]
 8004c90:	f023 030a 	bic.w	r3, r3, #10
 8004c94:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8004c96:	697a      	ldr	r2, [r7, #20]
 8004c98:	68bb      	ldr	r3, [r7, #8]
 8004c9a:	4313      	orrs	r3, r2
 8004c9c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8004c9e:	68fb      	ldr	r3, [r7, #12]
 8004ca0:	693a      	ldr	r2, [r7, #16]
 8004ca2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004ca4:	68fb      	ldr	r3, [r7, #12]
 8004ca6:	697a      	ldr	r2, [r7, #20]
 8004ca8:	621a      	str	r2, [r3, #32]
}
 8004caa:	bf00      	nop
 8004cac:	371c      	adds	r7, #28
 8004cae:	46bd      	mov	sp, r7
 8004cb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cb4:	4770      	bx	lr
 8004cb6:	bf00      	nop
 8004cb8:	40012c00 	.word	0x40012c00
 8004cbc:	40014000 	.word	0x40014000
 8004cc0:	40014400 	.word	0x40014400

08004cc4 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004cc4:	b480      	push	{r7}
 8004cc6:	b087      	sub	sp, #28
 8004cc8:	af00      	add	r7, sp, #0
 8004cca:	60f8      	str	r0, [r7, #12]
 8004ccc:	60b9      	str	r1, [r7, #8]
 8004cce:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004cd0:	68fb      	ldr	r3, [r7, #12]
 8004cd2:	6a1b      	ldr	r3, [r3, #32]
 8004cd4:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004cd6:	68fb      	ldr	r3, [r7, #12]
 8004cd8:	6a1b      	ldr	r3, [r3, #32]
 8004cda:	f023 0210 	bic.w	r2, r3, #16
 8004cde:	68fb      	ldr	r3, [r7, #12]
 8004ce0:	621a      	str	r2, [r3, #32]
  /* Disable the Channel 2N: Reset the CC2NE Bit */
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8004ce2:	68fb      	ldr	r3, [r7, #12]
 8004ce4:	4a14      	ldr	r2, [pc, #80]	@ (8004d38 <TIM_TI2_ConfigInputStage+0x74>)
 8004ce6:	4293      	cmp	r3, r2
 8004ce8:	d105      	bne.n	8004cf6 <TIM_TI2_ConfigInputStage+0x32>
  {
    TIMx->CCER &= ~TIM_CCER_CC2NE;
 8004cea:	68fb      	ldr	r3, [r7, #12]
 8004cec:	6a1b      	ldr	r3, [r3, #32]
 8004cee:	f023 0240 	bic.w	r2, r3, #64	@ 0x40
 8004cf2:	68fb      	ldr	r3, [r7, #12]
 8004cf4:	621a      	str	r2, [r3, #32]
  }

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = TIMx->CCMR1;
 8004cf6:	68fb      	ldr	r3, [r7, #12]
 8004cf8:	699b      	ldr	r3, [r3, #24]
 8004cfa:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8004cfc:	693b      	ldr	r3, [r7, #16]
 8004cfe:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8004d02:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8004d04:	687b      	ldr	r3, [r7, #4]
 8004d06:	031b      	lsls	r3, r3, #12
 8004d08:	693a      	ldr	r2, [r7, #16]
 8004d0a:	4313      	orrs	r3, r2
 8004d0c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8004d0e:	697b      	ldr	r3, [r7, #20]
 8004d10:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8004d14:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8004d16:	68bb      	ldr	r3, [r7, #8]
 8004d18:	011b      	lsls	r3, r3, #4
 8004d1a:	697a      	ldr	r2, [r7, #20]
 8004d1c:	4313      	orrs	r3, r2
 8004d1e:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8004d20:	68fb      	ldr	r3, [r7, #12]
 8004d22:	693a      	ldr	r2, [r7, #16]
 8004d24:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004d26:	68fb      	ldr	r3, [r7, #12]
 8004d28:	697a      	ldr	r2, [r7, #20]
 8004d2a:	621a      	str	r2, [r3, #32]
}
 8004d2c:	bf00      	nop
 8004d2e:	371c      	adds	r7, #28
 8004d30:	46bd      	mov	sp, r7
 8004d32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d36:	4770      	bx	lr
 8004d38:	40012c00 	.word	0x40012c00

08004d3c <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8004d3c:	b480      	push	{r7}
 8004d3e:	b085      	sub	sp, #20
 8004d40:	af00      	add	r7, sp, #0
 8004d42:	6078      	str	r0, [r7, #4]
 8004d44:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8004d46:	687b      	ldr	r3, [r7, #4]
 8004d48:	689b      	ldr	r3, [r3, #8]
 8004d4a:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8004d4c:	68fb      	ldr	r3, [r7, #12]
 8004d4e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004d52:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8004d54:	683a      	ldr	r2, [r7, #0]
 8004d56:	68fb      	ldr	r3, [r7, #12]
 8004d58:	4313      	orrs	r3, r2
 8004d5a:	f043 0307 	orr.w	r3, r3, #7
 8004d5e:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004d60:	687b      	ldr	r3, [r7, #4]
 8004d62:	68fa      	ldr	r2, [r7, #12]
 8004d64:	609a      	str	r2, [r3, #8]
}
 8004d66:	bf00      	nop
 8004d68:	3714      	adds	r7, #20
 8004d6a:	46bd      	mov	sp, r7
 8004d6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d70:	4770      	bx	lr

08004d72 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8004d72:	b480      	push	{r7}
 8004d74:	b087      	sub	sp, #28
 8004d76:	af00      	add	r7, sp, #0
 8004d78:	60f8      	str	r0, [r7, #12]
 8004d7a:	60b9      	str	r1, [r7, #8]
 8004d7c:	607a      	str	r2, [r7, #4]
 8004d7e:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8004d80:	68fb      	ldr	r3, [r7, #12]
 8004d82:	689b      	ldr	r3, [r3, #8]
 8004d84:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004d86:	697b      	ldr	r3, [r7, #20]
 8004d88:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8004d8c:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8004d8e:	683b      	ldr	r3, [r7, #0]
 8004d90:	021a      	lsls	r2, r3, #8
 8004d92:	687b      	ldr	r3, [r7, #4]
 8004d94:	431a      	orrs	r2, r3
 8004d96:	68bb      	ldr	r3, [r7, #8]
 8004d98:	4313      	orrs	r3, r2
 8004d9a:	697a      	ldr	r2, [r7, #20]
 8004d9c:	4313      	orrs	r3, r2
 8004d9e:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004da0:	68fb      	ldr	r3, [r7, #12]
 8004da2:	697a      	ldr	r2, [r7, #20]
 8004da4:	609a      	str	r2, [r3, #8]
}
 8004da6:	bf00      	nop
 8004da8:	371c      	adds	r7, #28
 8004daa:	46bd      	mov	sp, r7
 8004dac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004db0:	4770      	bx	lr

08004db2 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8004db2:	b480      	push	{r7}
 8004db4:	b087      	sub	sp, #28
 8004db6:	af00      	add	r7, sp, #0
 8004db8:	60f8      	str	r0, [r7, #12]
 8004dba:	60b9      	str	r1, [r7, #8]
 8004dbc:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8004dbe:	68bb      	ldr	r3, [r7, #8]
 8004dc0:	f003 031f 	and.w	r3, r3, #31
 8004dc4:	2201      	movs	r2, #1
 8004dc6:	fa02 f303 	lsl.w	r3, r2, r3
 8004dca:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8004dcc:	68fb      	ldr	r3, [r7, #12]
 8004dce:	6a1a      	ldr	r2, [r3, #32]
 8004dd0:	697b      	ldr	r3, [r7, #20]
 8004dd2:	43db      	mvns	r3, r3
 8004dd4:	401a      	ands	r2, r3
 8004dd6:	68fb      	ldr	r3, [r7, #12]
 8004dd8:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8004dda:	68fb      	ldr	r3, [r7, #12]
 8004ddc:	6a1a      	ldr	r2, [r3, #32]
 8004dde:	68bb      	ldr	r3, [r7, #8]
 8004de0:	f003 031f 	and.w	r3, r3, #31
 8004de4:	6879      	ldr	r1, [r7, #4]
 8004de6:	fa01 f303 	lsl.w	r3, r1, r3
 8004dea:	431a      	orrs	r2, r3
 8004dec:	68fb      	ldr	r3, [r7, #12]
 8004dee:	621a      	str	r2, [r3, #32]
}
 8004df0:	bf00      	nop
 8004df2:	371c      	adds	r7, #28
 8004df4:	46bd      	mov	sp, r7
 8004df6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dfa:	4770      	bx	lr

08004dfc <TIM_ResetCallback>:
  * @param  htim pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval None
  */
void TIM_ResetCallback(TIM_HandleTypeDef *htim)
{
 8004dfc:	b480      	push	{r7}
 8004dfe:	b083      	sub	sp, #12
 8004e00:	af00      	add	r7, sp, #0
 8004e02:	6078      	str	r0, [r7, #4]
  /* Reset the TIM callback to the legacy weak callbacks */
  htim->PeriodElapsedCallback             = HAL_TIM_PeriodElapsedCallback;
 8004e04:	687b      	ldr	r3, [r7, #4]
 8004e06:	4a1e      	ldr	r2, [pc, #120]	@ (8004e80 <TIM_ResetCallback+0x84>)
 8004e08:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  htim->PeriodElapsedHalfCpltCallback     = HAL_TIM_PeriodElapsedHalfCpltCallback;
 8004e0c:	687b      	ldr	r3, [r7, #4]
 8004e0e:	4a1d      	ldr	r2, [pc, #116]	@ (8004e84 <TIM_ResetCallback+0x88>)
 8004e10:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  htim->TriggerCallback                   = HAL_TIM_TriggerCallback;
 8004e14:	687b      	ldr	r3, [r7, #4]
 8004e16:	4a1c      	ldr	r2, [pc, #112]	@ (8004e88 <TIM_ResetCallback+0x8c>)
 8004e18:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  htim->TriggerHalfCpltCallback           = HAL_TIM_TriggerHalfCpltCallback;
 8004e1c:	687b      	ldr	r3, [r7, #4]
 8004e1e:	4a1b      	ldr	r2, [pc, #108]	@ (8004e8c <TIM_ResetCallback+0x90>)
 8004e20:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  htim->IC_CaptureCallback                = HAL_TIM_IC_CaptureCallback;
 8004e24:	687b      	ldr	r3, [r7, #4]
 8004e26:	4a1a      	ldr	r2, [pc, #104]	@ (8004e90 <TIM_ResetCallback+0x94>)
 8004e28:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
  htim->IC_CaptureHalfCpltCallback        = HAL_TIM_IC_CaptureHalfCpltCallback;
 8004e2c:	687b      	ldr	r3, [r7, #4]
 8004e2e:	4a19      	ldr	r2, [pc, #100]	@ (8004e94 <TIM_ResetCallback+0x98>)
 8004e30:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
  htim->OC_DelayElapsedCallback           = HAL_TIM_OC_DelayElapsedCallback;
 8004e34:	687b      	ldr	r3, [r7, #4]
 8004e36:	4a18      	ldr	r2, [pc, #96]	@ (8004e98 <TIM_ResetCallback+0x9c>)
 8004e38:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
  htim->PWM_PulseFinishedCallback         = HAL_TIM_PWM_PulseFinishedCallback;
 8004e3c:	687b      	ldr	r3, [r7, #4]
 8004e3e:	4a17      	ldr	r2, [pc, #92]	@ (8004e9c <TIM_ResetCallback+0xa0>)
 8004e40:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
  htim->PWM_PulseFinishedHalfCpltCallback = HAL_TIM_PWM_PulseFinishedHalfCpltCallback;
 8004e44:	687b      	ldr	r3, [r7, #4]
 8004e46:	4a16      	ldr	r2, [pc, #88]	@ (8004ea0 <TIM_ResetCallback+0xa4>)
 8004e48:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4
  htim->ErrorCallback                     = HAL_TIM_ErrorCallback;
 8004e4c:	687b      	ldr	r3, [r7, #4]
 8004e4e:	4a15      	ldr	r2, [pc, #84]	@ (8004ea4 <TIM_ResetCallback+0xa8>)
 8004e50:	f8c3 20a8 	str.w	r2, [r3, #168]	@ 0xa8
  htim->CommutationCallback               = HAL_TIMEx_CommutCallback;
 8004e54:	687b      	ldr	r3, [r7, #4]
 8004e56:	4a14      	ldr	r2, [pc, #80]	@ (8004ea8 <TIM_ResetCallback+0xac>)
 8004e58:	f8c3 20ac 	str.w	r2, [r3, #172]	@ 0xac
  htim->CommutationHalfCpltCallback       = HAL_TIMEx_CommutHalfCpltCallback;
 8004e5c:	687b      	ldr	r3, [r7, #4]
 8004e5e:	4a13      	ldr	r2, [pc, #76]	@ (8004eac <TIM_ResetCallback+0xb0>)
 8004e60:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
  htim->BreakCallback                     = HAL_TIMEx_BreakCallback;
 8004e64:	687b      	ldr	r3, [r7, #4]
 8004e66:	4a12      	ldr	r2, [pc, #72]	@ (8004eb0 <TIM_ResetCallback+0xb4>)
 8004e68:	f8c3 20b4 	str.w	r2, [r3, #180]	@ 0xb4
  htim->Break2Callback                    = HAL_TIMEx_Break2Callback;
 8004e6c:	687b      	ldr	r3, [r7, #4]
 8004e6e:	4a11      	ldr	r2, [pc, #68]	@ (8004eb4 <TIM_ResetCallback+0xb8>)
 8004e70:	f8c3 20b8 	str.w	r2, [r3, #184]	@ 0xb8
}
 8004e74:	bf00      	nop
 8004e76:	370c      	adds	r7, #12
 8004e78:	46bd      	mov	sp, r7
 8004e7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e7e:	4770      	bx	lr
 8004e80:	08001a65 	.word	0x08001a65
 8004e84:	0800458f 	.word	0x0800458f
 8004e88:	08004607 	.word	0x08004607
 8004e8c:	0800461b 	.word	0x0800461b
 8004e90:	080045b7 	.word	0x080045b7
 8004e94:	080045cb 	.word	0x080045cb
 8004e98:	080045a3 	.word	0x080045a3
 8004e9c:	080045df 	.word	0x080045df
 8004ea0:	080045f3 	.word	0x080045f3
 8004ea4:	0800462f 	.word	0x0800462f
 8004ea8:	08005085 	.word	0x08005085
 8004eac:	08005099 	.word	0x08005099
 8004eb0:	080050ad 	.word	0x080050ad
 8004eb4:	080050c1 	.word	0x080050c1

08004eb8 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004eb8:	b480      	push	{r7}
 8004eba:	b085      	sub	sp, #20
 8004ebc:	af00      	add	r7, sp, #0
 8004ebe:	6078      	str	r0, [r7, #4]
 8004ec0:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8004ec2:	687b      	ldr	r3, [r7, #4]
 8004ec4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004ec8:	2b01      	cmp	r3, #1
 8004eca:	d101      	bne.n	8004ed0 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8004ecc:	2302      	movs	r3, #2
 8004ece:	e054      	b.n	8004f7a <HAL_TIMEx_MasterConfigSynchronization+0xc2>
 8004ed0:	687b      	ldr	r3, [r7, #4]
 8004ed2:	2201      	movs	r2, #1
 8004ed4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004ed8:	687b      	ldr	r3, [r7, #4]
 8004eda:	2202      	movs	r2, #2
 8004edc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004ee0:	687b      	ldr	r3, [r7, #4]
 8004ee2:	681b      	ldr	r3, [r3, #0]
 8004ee4:	685b      	ldr	r3, [r3, #4]
 8004ee6:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004ee8:	687b      	ldr	r3, [r7, #4]
 8004eea:	681b      	ldr	r3, [r3, #0]
 8004eec:	689b      	ldr	r3, [r3, #8]
 8004eee:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8004ef0:	687b      	ldr	r3, [r7, #4]
 8004ef2:	681b      	ldr	r3, [r3, #0]
 8004ef4:	4a24      	ldr	r2, [pc, #144]	@ (8004f88 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 8004ef6:	4293      	cmp	r3, r2
 8004ef8:	d108      	bne.n	8004f0c <HAL_TIMEx_MasterConfigSynchronization+0x54>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8004efa:	68fb      	ldr	r3, [r7, #12]
 8004efc:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 8004f00:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8004f02:	683b      	ldr	r3, [r7, #0]
 8004f04:	685b      	ldr	r3, [r3, #4]
 8004f06:	68fa      	ldr	r2, [r7, #12]
 8004f08:	4313      	orrs	r3, r2
 8004f0a:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8004f0c:	68fb      	ldr	r3, [r7, #12]
 8004f0e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004f12:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004f14:	683b      	ldr	r3, [r7, #0]
 8004f16:	681b      	ldr	r3, [r3, #0]
 8004f18:	68fa      	ldr	r2, [r7, #12]
 8004f1a:	4313      	orrs	r3, r2
 8004f1c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8004f1e:	687b      	ldr	r3, [r7, #4]
 8004f20:	681b      	ldr	r3, [r3, #0]
 8004f22:	68fa      	ldr	r2, [r7, #12]
 8004f24:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004f26:	687b      	ldr	r3, [r7, #4]
 8004f28:	681b      	ldr	r3, [r3, #0]
 8004f2a:	4a17      	ldr	r2, [pc, #92]	@ (8004f88 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 8004f2c:	4293      	cmp	r3, r2
 8004f2e:	d00e      	beq.n	8004f4e <HAL_TIMEx_MasterConfigSynchronization+0x96>
 8004f30:	687b      	ldr	r3, [r7, #4]
 8004f32:	681b      	ldr	r3, [r3, #0]
 8004f34:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004f38:	d009      	beq.n	8004f4e <HAL_TIMEx_MasterConfigSynchronization+0x96>
 8004f3a:	687b      	ldr	r3, [r7, #4]
 8004f3c:	681b      	ldr	r3, [r3, #0]
 8004f3e:	4a13      	ldr	r2, [pc, #76]	@ (8004f8c <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 8004f40:	4293      	cmp	r3, r2
 8004f42:	d004      	beq.n	8004f4e <HAL_TIMEx_MasterConfigSynchronization+0x96>
 8004f44:	687b      	ldr	r3, [r7, #4]
 8004f46:	681b      	ldr	r3, [r3, #0]
 8004f48:	4a11      	ldr	r2, [pc, #68]	@ (8004f90 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 8004f4a:	4293      	cmp	r3, r2
 8004f4c:	d10c      	bne.n	8004f68 <HAL_TIMEx_MasterConfigSynchronization+0xb0>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8004f4e:	68bb      	ldr	r3, [r7, #8]
 8004f50:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004f54:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004f56:	683b      	ldr	r3, [r7, #0]
 8004f58:	689b      	ldr	r3, [r3, #8]
 8004f5a:	68ba      	ldr	r2, [r7, #8]
 8004f5c:	4313      	orrs	r3, r2
 8004f5e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004f60:	687b      	ldr	r3, [r7, #4]
 8004f62:	681b      	ldr	r3, [r3, #0]
 8004f64:	68ba      	ldr	r2, [r7, #8]
 8004f66:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004f68:	687b      	ldr	r3, [r7, #4]
 8004f6a:	2201      	movs	r2, #1
 8004f6c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8004f70:	687b      	ldr	r3, [r7, #4]
 8004f72:	2200      	movs	r2, #0
 8004f74:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8004f78:	2300      	movs	r3, #0
}
 8004f7a:	4618      	mov	r0, r3
 8004f7c:	3714      	adds	r7, #20
 8004f7e:	46bd      	mov	sp, r7
 8004f80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f84:	4770      	bx	lr
 8004f86:	bf00      	nop
 8004f88:	40012c00 	.word	0x40012c00
 8004f8c:	40000400 	.word	0x40000400
 8004f90:	40014000 	.word	0x40014000

08004f94 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8004f94:	b480      	push	{r7}
 8004f96:	b085      	sub	sp, #20
 8004f98:	af00      	add	r7, sp, #0
 8004f9a:	6078      	str	r0, [r7, #4]
 8004f9c:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8004f9e:	2300      	movs	r3, #0
 8004fa0:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8004fa2:	687b      	ldr	r3, [r7, #4]
 8004fa4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004fa8:	2b01      	cmp	r3, #1
 8004faa:	d101      	bne.n	8004fb0 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8004fac:	2302      	movs	r3, #2
 8004fae:	e060      	b.n	8005072 <HAL_TIMEx_ConfigBreakDeadTime+0xde>
 8004fb0:	687b      	ldr	r3, [r7, #4]
 8004fb2:	2201      	movs	r2, #1
 8004fb4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8004fb8:	68fb      	ldr	r3, [r7, #12]
 8004fba:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 8004fbe:	683b      	ldr	r3, [r7, #0]
 8004fc0:	68db      	ldr	r3, [r3, #12]
 8004fc2:	4313      	orrs	r3, r2
 8004fc4:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8004fc6:	68fb      	ldr	r3, [r7, #12]
 8004fc8:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8004fcc:	683b      	ldr	r3, [r7, #0]
 8004fce:	689b      	ldr	r3, [r3, #8]
 8004fd0:	4313      	orrs	r3, r2
 8004fd2:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8004fd4:	68fb      	ldr	r3, [r7, #12]
 8004fd6:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 8004fda:	683b      	ldr	r3, [r7, #0]
 8004fdc:	685b      	ldr	r3, [r3, #4]
 8004fde:	4313      	orrs	r3, r2
 8004fe0:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8004fe2:	68fb      	ldr	r3, [r7, #12]
 8004fe4:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 8004fe8:	683b      	ldr	r3, [r7, #0]
 8004fea:	681b      	ldr	r3, [r3, #0]
 8004fec:	4313      	orrs	r3, r2
 8004fee:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8004ff0:	68fb      	ldr	r3, [r7, #12]
 8004ff2:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8004ff6:	683b      	ldr	r3, [r7, #0]
 8004ff8:	691b      	ldr	r3, [r3, #16]
 8004ffa:	4313      	orrs	r3, r2
 8004ffc:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8004ffe:	68fb      	ldr	r3, [r7, #12]
 8005000:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 8005004:	683b      	ldr	r3, [r7, #0]
 8005006:	695b      	ldr	r3, [r3, #20]
 8005008:	4313      	orrs	r3, r2
 800500a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 800500c:	68fb      	ldr	r3, [r7, #12]
 800500e:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 8005012:	683b      	ldr	r3, [r7, #0]
 8005014:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005016:	4313      	orrs	r3, r2
 8005018:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 800501a:	68fb      	ldr	r3, [r7, #12]
 800501c:	f423 2270 	bic.w	r2, r3, #983040	@ 0xf0000
 8005020:	683b      	ldr	r3, [r7, #0]
 8005022:	699b      	ldr	r3, [r3, #24]
 8005024:	041b      	lsls	r3, r3, #16
 8005026:	4313      	orrs	r3, r2
 8005028:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 800502a:	687b      	ldr	r3, [r7, #4]
 800502c:	681b      	ldr	r3, [r3, #0]
 800502e:	4a14      	ldr	r2, [pc, #80]	@ (8005080 <HAL_TIMEx_ConfigBreakDeadTime+0xec>)
 8005030:	4293      	cmp	r3, r2
 8005032:	d115      	bne.n	8005060 <HAL_TIMEx_ConfigBreakDeadTime+0xcc>
    assert_param(IS_TIM_BREAK2_STATE(sBreakDeadTimeConfig->Break2State));
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 8005034:	68fb      	ldr	r3, [r7, #12]
 8005036:	f423 0270 	bic.w	r2, r3, #15728640	@ 0xf00000
 800503a:	683b      	ldr	r3, [r7, #0]
 800503c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800503e:	051b      	lsls	r3, r3, #20
 8005040:	4313      	orrs	r3, r2
 8005042:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 8005044:	68fb      	ldr	r3, [r7, #12]
 8005046:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 800504a:	683b      	ldr	r3, [r7, #0]
 800504c:	69db      	ldr	r3, [r3, #28]
 800504e:	4313      	orrs	r3, r2
 8005050:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 8005052:	68fb      	ldr	r3, [r7, #12]
 8005054:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 8005058:	683b      	ldr	r3, [r7, #0]
 800505a:	6a1b      	ldr	r3, [r3, #32]
 800505c:	4313      	orrs	r3, r2
 800505e:	60fb      	str	r3, [r7, #12]
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8005060:	687b      	ldr	r3, [r7, #4]
 8005062:	681b      	ldr	r3, [r3, #0]
 8005064:	68fa      	ldr	r2, [r7, #12]
 8005066:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 8005068:	687b      	ldr	r3, [r7, #4]
 800506a:	2200      	movs	r2, #0
 800506c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8005070:	2300      	movs	r3, #0
}
 8005072:	4618      	mov	r0, r3
 8005074:	3714      	adds	r7, #20
 8005076:	46bd      	mov	sp, r7
 8005078:	f85d 7b04 	ldr.w	r7, [sp], #4
 800507c:	4770      	bx	lr
 800507e:	bf00      	nop
 8005080:	40012c00 	.word	0x40012c00

08005084 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8005084:	b480      	push	{r7}
 8005086:	b083      	sub	sp, #12
 8005088:	af00      	add	r7, sp, #0
 800508a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800508c:	bf00      	nop
 800508e:	370c      	adds	r7, #12
 8005090:	46bd      	mov	sp, r7
 8005092:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005096:	4770      	bx	lr

08005098 <HAL_TIMEx_CommutHalfCpltCallback>:
  * @brief  Commutation half complete callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 8005098:	b480      	push	{r7}
 800509a:	b083      	sub	sp, #12
 800509c:	af00      	add	r7, sp, #0
 800509e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutHalfCpltCallback could be implemented in the user file
   */
}
 80050a0:	bf00      	nop
 80050a2:	370c      	adds	r7, #12
 80050a4:	46bd      	mov	sp, r7
 80050a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050aa:	4770      	bx	lr

080050ac <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80050ac:	b480      	push	{r7}
 80050ae:	b083      	sub	sp, #12
 80050b0:	af00      	add	r7, sp, #0
 80050b2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80050b4:	bf00      	nop
 80050b6:	370c      	adds	r7, #12
 80050b8:	46bd      	mov	sp, r7
 80050ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050be:	4770      	bx	lr

080050c0 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 80050c0:	b480      	push	{r7}
 80050c2:	b083      	sub	sp, #12
 80050c4:	af00      	add	r7, sp, #0
 80050c6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 80050c8:	bf00      	nop
 80050ca:	370c      	adds	r7, #12
 80050cc:	46bd      	mov	sp, r7
 80050ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050d2:	4770      	bx	lr

080050d4 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80050d4:	b580      	push	{r7, lr}
 80050d6:	b082      	sub	sp, #8
 80050d8:	af00      	add	r7, sp, #0
 80050da:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80050dc:	687b      	ldr	r3, [r7, #4]
 80050de:	2b00      	cmp	r3, #0
 80050e0:	d101      	bne.n	80050e6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80050e2:	2301      	movs	r3, #1
 80050e4:	e04e      	b.n	8005184 <HAL_UART_Init+0xb0>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80050e6:	687b      	ldr	r3, [r7, #4]
 80050e8:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80050ea:	2b00      	cmp	r3, #0
 80050ec:	d114      	bne.n	8005118 <HAL_UART_Init+0x44>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80050ee:	687b      	ldr	r3, [r7, #4]
 80050f0:	2200      	movs	r2, #0
 80050f2:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    UART_InitCallbacksToDefault(huart);
 80050f6:	6878      	ldr	r0, [r7, #4]
 80050f8:	f000 fc90 	bl	8005a1c <UART_InitCallbacksToDefault>

    if (huart->MspInitCallback == NULL)
 80050fc:	687b      	ldr	r3, [r7, #4]
 80050fe:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8005102:	2b00      	cmp	r3, #0
 8005104:	d103      	bne.n	800510e <HAL_UART_Init+0x3a>
    {
      huart->MspInitCallback = HAL_UART_MspInit;
 8005106:	687b      	ldr	r3, [r7, #4]
 8005108:	4a20      	ldr	r2, [pc, #128]	@ (800518c <HAL_UART_Init+0xb8>)
 800510a:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
    }

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
 800510e:	687b      	ldr	r3, [r7, #4]
 8005110:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8005114:	6878      	ldr	r0, [r7, #4]
 8005116:	4798      	blx	r3
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005118:	687b      	ldr	r3, [r7, #4]
 800511a:	2224      	movs	r2, #36	@ 0x24
 800511c:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 800511e:	687b      	ldr	r3, [r7, #4]
 8005120:	681b      	ldr	r3, [r3, #0]
 8005122:	681a      	ldr	r2, [r3, #0]
 8005124:	687b      	ldr	r3, [r7, #4]
 8005126:	681b      	ldr	r3, [r3, #0]
 8005128:	f022 0201 	bic.w	r2, r2, #1
 800512c:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800512e:	687b      	ldr	r3, [r7, #4]
 8005130:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005132:	2b00      	cmp	r3, #0
 8005134:	d002      	beq.n	800513c <HAL_UART_Init+0x68>
  {
    UART_AdvFeatureConfig(huart);
 8005136:	6878      	ldr	r0, [r7, #4]
 8005138:	f000 ff3c 	bl	8005fb4 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800513c:	6878      	ldr	r0, [r7, #4]
 800513e:	f000 fcb3 	bl	8005aa8 <UART_SetConfig>
 8005142:	4603      	mov	r3, r0
 8005144:	2b01      	cmp	r3, #1
 8005146:	d101      	bne.n	800514c <HAL_UART_Init+0x78>
  {
    return HAL_ERROR;
 8005148:	2301      	movs	r3, #1
 800514a:	e01b      	b.n	8005184 <HAL_UART_Init+0xb0>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800514c:	687b      	ldr	r3, [r7, #4]
 800514e:	681b      	ldr	r3, [r3, #0]
 8005150:	685a      	ldr	r2, [r3, #4]
 8005152:	687b      	ldr	r3, [r7, #4]
 8005154:	681b      	ldr	r3, [r3, #0]
 8005156:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800515a:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800515c:	687b      	ldr	r3, [r7, #4]
 800515e:	681b      	ldr	r3, [r3, #0]
 8005160:	689a      	ldr	r2, [r3, #8]
 8005162:	687b      	ldr	r3, [r7, #4]
 8005164:	681b      	ldr	r3, [r3, #0]
 8005166:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800516a:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800516c:	687b      	ldr	r3, [r7, #4]
 800516e:	681b      	ldr	r3, [r3, #0]
 8005170:	681a      	ldr	r2, [r3, #0]
 8005172:	687b      	ldr	r3, [r7, #4]
 8005174:	681b      	ldr	r3, [r3, #0]
 8005176:	f042 0201 	orr.w	r2, r2, #1
 800517a:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800517c:	6878      	ldr	r0, [r7, #4]
 800517e:	f000 ffbb 	bl	80060f8 <UART_CheckIdleState>
 8005182:	4603      	mov	r3, r0
}
 8005184:	4618      	mov	r0, r3
 8005186:	3708      	adds	r7, #8
 8005188:	46bd      	mov	sp, r7
 800518a:	bd80      	pop	{r7, pc}
 800518c:	08001bed 	.word	0x08001bed

08005190 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005190:	b580      	push	{r7, lr}
 8005192:	b08a      	sub	sp, #40	@ 0x28
 8005194:	af02      	add	r7, sp, #8
 8005196:	60f8      	str	r0, [r7, #12]
 8005198:	60b9      	str	r1, [r7, #8]
 800519a:	603b      	str	r3, [r7, #0]
 800519c:	4613      	mov	r3, r2
 800519e:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80051a0:	68fb      	ldr	r3, [r7, #12]
 80051a2:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80051a4:	2b20      	cmp	r3, #32
 80051a6:	f040 8081 	bne.w	80052ac <HAL_UART_Transmit+0x11c>
  {
    if ((pData == NULL) || (Size == 0U))
 80051aa:	68bb      	ldr	r3, [r7, #8]
 80051ac:	2b00      	cmp	r3, #0
 80051ae:	d002      	beq.n	80051b6 <HAL_UART_Transmit+0x26>
 80051b0:	88fb      	ldrh	r3, [r7, #6]
 80051b2:	2b00      	cmp	r3, #0
 80051b4:	d101      	bne.n	80051ba <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 80051b6:	2301      	movs	r3, #1
 80051b8:	e079      	b.n	80052ae <HAL_UART_Transmit+0x11e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80051ba:	68fb      	ldr	r3, [r7, #12]
 80051bc:	2200      	movs	r2, #0
 80051be:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80051c2:	68fb      	ldr	r3, [r7, #12]
 80051c4:	2221      	movs	r2, #33	@ 0x21
 80051c6:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80051c8:	f7fc fefa 	bl	8001fc0 <HAL_GetTick>
 80051cc:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 80051ce:	68fb      	ldr	r3, [r7, #12]
 80051d0:	88fa      	ldrh	r2, [r7, #6]
 80051d2:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
    huart->TxXferCount = Size;
 80051d6:	68fb      	ldr	r3, [r7, #12]
 80051d8:	88fa      	ldrh	r2, [r7, #6]
 80051da:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80051de:	68fb      	ldr	r3, [r7, #12]
 80051e0:	689b      	ldr	r3, [r3, #8]
 80051e2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80051e6:	d108      	bne.n	80051fa <HAL_UART_Transmit+0x6a>
 80051e8:	68fb      	ldr	r3, [r7, #12]
 80051ea:	691b      	ldr	r3, [r3, #16]
 80051ec:	2b00      	cmp	r3, #0
 80051ee:	d104      	bne.n	80051fa <HAL_UART_Transmit+0x6a>
    {
      pdata8bits  = NULL;
 80051f0:	2300      	movs	r3, #0
 80051f2:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80051f4:	68bb      	ldr	r3, [r7, #8]
 80051f6:	61bb      	str	r3, [r7, #24]
 80051f8:	e003      	b.n	8005202 <HAL_UART_Transmit+0x72>
    }
    else
    {
      pdata8bits  = pData;
 80051fa:	68bb      	ldr	r3, [r7, #8]
 80051fc:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80051fe:	2300      	movs	r3, #0
 8005200:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8005202:	e038      	b.n	8005276 <HAL_UART_Transmit+0xe6>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8005204:	683b      	ldr	r3, [r7, #0]
 8005206:	9300      	str	r3, [sp, #0]
 8005208:	697b      	ldr	r3, [r7, #20]
 800520a:	2200      	movs	r2, #0
 800520c:	2180      	movs	r1, #128	@ 0x80
 800520e:	68f8      	ldr	r0, [r7, #12]
 8005210:	f001 f81a 	bl	8006248 <UART_WaitOnFlagUntilTimeout>
 8005214:	4603      	mov	r3, r0
 8005216:	2b00      	cmp	r3, #0
 8005218:	d004      	beq.n	8005224 <HAL_UART_Transmit+0x94>
      {

        huart->gState = HAL_UART_STATE_READY;
 800521a:	68fb      	ldr	r3, [r7, #12]
 800521c:	2220      	movs	r2, #32
 800521e:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 8005220:	2303      	movs	r3, #3
 8005222:	e044      	b.n	80052ae <HAL_UART_Transmit+0x11e>
      }
      if (pdata8bits == NULL)
 8005224:	69fb      	ldr	r3, [r7, #28]
 8005226:	2b00      	cmp	r3, #0
 8005228:	d10b      	bne.n	8005242 <HAL_UART_Transmit+0xb2>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800522a:	69bb      	ldr	r3, [r7, #24]
 800522c:	881b      	ldrh	r3, [r3, #0]
 800522e:	461a      	mov	r2, r3
 8005230:	68fb      	ldr	r3, [r7, #12]
 8005232:	681b      	ldr	r3, [r3, #0]
 8005234:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005238:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 800523a:	69bb      	ldr	r3, [r7, #24]
 800523c:	3302      	adds	r3, #2
 800523e:	61bb      	str	r3, [r7, #24]
 8005240:	e007      	b.n	8005252 <HAL_UART_Transmit+0xc2>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8005242:	69fb      	ldr	r3, [r7, #28]
 8005244:	781a      	ldrb	r2, [r3, #0]
 8005246:	68fb      	ldr	r3, [r7, #12]
 8005248:	681b      	ldr	r3, [r3, #0]
 800524a:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 800524c:	69fb      	ldr	r3, [r7, #28]
 800524e:	3301      	adds	r3, #1
 8005250:	61fb      	str	r3, [r7, #28]
      }
      if ((huart->gState & HAL_UART_STATE_BUSY_TX) == HAL_UART_STATE_BUSY_TX)
 8005252:	68fb      	ldr	r3, [r7, #12]
 8005254:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8005256:	f003 0321 	and.w	r3, r3, #33	@ 0x21
 800525a:	2b21      	cmp	r3, #33	@ 0x21
 800525c:	d109      	bne.n	8005272 <HAL_UART_Transmit+0xe2>
      {
        huart->TxXferCount--;
 800525e:	68fb      	ldr	r3, [r7, #12]
 8005260:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8005264:	b29b      	uxth	r3, r3
 8005266:	3b01      	subs	r3, #1
 8005268:	b29a      	uxth	r2, r3
 800526a:	68fb      	ldr	r3, [r7, #12]
 800526c:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
 8005270:	e001      	b.n	8005276 <HAL_UART_Transmit+0xe6>
      }
      else
      {
        /* Process was aborted during the transmission */
        return HAL_ERROR;
 8005272:	2301      	movs	r3, #1
 8005274:	e01b      	b.n	80052ae <HAL_UART_Transmit+0x11e>
    while (huart->TxXferCount > 0U)
 8005276:	68fb      	ldr	r3, [r7, #12]
 8005278:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 800527c:	b29b      	uxth	r3, r3
 800527e:	2b00      	cmp	r3, #0
 8005280:	d1c0      	bne.n	8005204 <HAL_UART_Transmit+0x74>
      }
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8005282:	683b      	ldr	r3, [r7, #0]
 8005284:	9300      	str	r3, [sp, #0]
 8005286:	697b      	ldr	r3, [r7, #20]
 8005288:	2200      	movs	r2, #0
 800528a:	2140      	movs	r1, #64	@ 0x40
 800528c:	68f8      	ldr	r0, [r7, #12]
 800528e:	f000 ffdb 	bl	8006248 <UART_WaitOnFlagUntilTimeout>
 8005292:	4603      	mov	r3, r0
 8005294:	2b00      	cmp	r3, #0
 8005296:	d004      	beq.n	80052a2 <HAL_UART_Transmit+0x112>
    {
      huart->gState = HAL_UART_STATE_READY;
 8005298:	68fb      	ldr	r3, [r7, #12]
 800529a:	2220      	movs	r2, #32
 800529c:	67da      	str	r2, [r3, #124]	@ 0x7c

      return HAL_TIMEOUT;
 800529e:	2303      	movs	r3, #3
 80052a0:	e005      	b.n	80052ae <HAL_UART_Transmit+0x11e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80052a2:	68fb      	ldr	r3, [r7, #12]
 80052a4:	2220      	movs	r2, #32
 80052a6:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 80052a8:	2300      	movs	r3, #0
 80052aa:	e000      	b.n	80052ae <HAL_UART_Transmit+0x11e>
  }
  else
  {
    return HAL_BUSY;
 80052ac:	2302      	movs	r3, #2
  }
}
 80052ae:	4618      	mov	r0, r3
 80052b0:	3720      	adds	r7, #32
 80052b2:	46bd      	mov	sp, r7
 80052b4:	bd80      	pop	{r7, pc}
	...

080052b8 <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80052b8:	b580      	push	{r7, lr}
 80052ba:	b08a      	sub	sp, #40	@ 0x28
 80052bc:	af00      	add	r7, sp, #0
 80052be:	60f8      	str	r0, [r7, #12]
 80052c0:	60b9      	str	r1, [r7, #8]
 80052c2:	4613      	mov	r3, r2
 80052c4:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80052c6:	68fb      	ldr	r3, [r7, #12]
 80052c8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80052cc:	2b20      	cmp	r3, #32
 80052ce:	d137      	bne.n	8005340 <HAL_UART_Receive_IT+0x88>
  {
    if ((pData == NULL) || (Size == 0U))
 80052d0:	68bb      	ldr	r3, [r7, #8]
 80052d2:	2b00      	cmp	r3, #0
 80052d4:	d002      	beq.n	80052dc <HAL_UART_Receive_IT+0x24>
 80052d6:	88fb      	ldrh	r3, [r7, #6]
 80052d8:	2b00      	cmp	r3, #0
 80052da:	d101      	bne.n	80052e0 <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 80052dc:	2301      	movs	r3, #1
 80052de:	e030      	b.n	8005342 <HAL_UART_Receive_IT+0x8a>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80052e0:	68fb      	ldr	r3, [r7, #12]
 80052e2:	2200      	movs	r2, #0
 80052e4:	661a      	str	r2, [r3, #96]	@ 0x60

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 80052e6:	68fb      	ldr	r3, [r7, #12]
 80052e8:	681b      	ldr	r3, [r3, #0]
 80052ea:	4a18      	ldr	r2, [pc, #96]	@ (800534c <HAL_UART_Receive_IT+0x94>)
 80052ec:	4293      	cmp	r3, r2
 80052ee:	d01f      	beq.n	8005330 <HAL_UART_Receive_IT+0x78>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 80052f0:	68fb      	ldr	r3, [r7, #12]
 80052f2:	681b      	ldr	r3, [r3, #0]
 80052f4:	685b      	ldr	r3, [r3, #4]
 80052f6:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80052fa:	2b00      	cmp	r3, #0
 80052fc:	d018      	beq.n	8005330 <HAL_UART_Receive_IT+0x78>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 80052fe:	68fb      	ldr	r3, [r7, #12]
 8005300:	681b      	ldr	r3, [r3, #0]
 8005302:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005304:	697b      	ldr	r3, [r7, #20]
 8005306:	e853 3f00 	ldrex	r3, [r3]
 800530a:	613b      	str	r3, [r7, #16]
   return(result);
 800530c:	693b      	ldr	r3, [r7, #16]
 800530e:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8005312:	627b      	str	r3, [r7, #36]	@ 0x24
 8005314:	68fb      	ldr	r3, [r7, #12]
 8005316:	681b      	ldr	r3, [r3, #0]
 8005318:	461a      	mov	r2, r3
 800531a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800531c:	623b      	str	r3, [r7, #32]
 800531e:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005320:	69f9      	ldr	r1, [r7, #28]
 8005322:	6a3a      	ldr	r2, [r7, #32]
 8005324:	e841 2300 	strex	r3, r2, [r1]
 8005328:	61bb      	str	r3, [r7, #24]
   return(result);
 800532a:	69bb      	ldr	r3, [r7, #24]
 800532c:	2b00      	cmp	r3, #0
 800532e:	d1e6      	bne.n	80052fe <HAL_UART_Receive_IT+0x46>
      }
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 8005330:	88fb      	ldrh	r3, [r7, #6]
 8005332:	461a      	mov	r2, r3
 8005334:	68b9      	ldr	r1, [r7, #8]
 8005336:	68f8      	ldr	r0, [r7, #12]
 8005338:	f000 fff4 	bl	8006324 <UART_Start_Receive_IT>
 800533c:	4603      	mov	r3, r0
 800533e:	e000      	b.n	8005342 <HAL_UART_Receive_IT+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8005340:	2302      	movs	r3, #2
  }
}
 8005342:	4618      	mov	r0, r3
 8005344:	3728      	adds	r7, #40	@ 0x28
 8005346:	46bd      	mov	sp, r7
 8005348:	bd80      	pop	{r7, pc}
 800534a:	bf00      	nop
 800534c:	40008000 	.word	0x40008000

08005350 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8005350:	b580      	push	{r7, lr}
 8005352:	b0ba      	sub	sp, #232	@ 0xe8
 8005354:	af00      	add	r7, sp, #0
 8005356:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8005358:	687b      	ldr	r3, [r7, #4]
 800535a:	681b      	ldr	r3, [r3, #0]
 800535c:	69db      	ldr	r3, [r3, #28]
 800535e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8005362:	687b      	ldr	r3, [r7, #4]
 8005364:	681b      	ldr	r3, [r3, #0]
 8005366:	681b      	ldr	r3, [r3, #0]
 8005368:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800536c:	687b      	ldr	r3, [r7, #4]
 800536e:	681b      	ldr	r3, [r3, #0]
 8005370:	689b      	ldr	r3, [r3, #8]
 8005372:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8005376:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 800537a:	f640 030f 	movw	r3, #2063	@ 0x80f
 800537e:	4013      	ands	r3, r2
 8005380:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 8005384:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8005388:	2b00      	cmp	r3, #0
 800538a:	d115      	bne.n	80053b8 <HAL_UART_IRQHandler+0x68>
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
    if (((isrflags & USART_ISR_RXNE) != 0U)
 800538c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005390:	f003 0320 	and.w	r3, r3, #32
 8005394:	2b00      	cmp	r3, #0
 8005396:	d00f      	beq.n	80053b8 <HAL_UART_IRQHandler+0x68>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8005398:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800539c:	f003 0320 	and.w	r3, r3, #32
 80053a0:	2b00      	cmp	r3, #0
 80053a2:	d009      	beq.n	80053b8 <HAL_UART_IRQHandler+0x68>
#endif /* USART_CR1_FIFOEN */
    {
      if (huart->RxISR != NULL)
 80053a4:	687b      	ldr	r3, [r7, #4]
 80053a6:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80053a8:	2b00      	cmp	r3, #0
 80053aa:	f000 82d8 	beq.w	800595e <HAL_UART_IRQHandler+0x60e>
      {
        huart->RxISR(huart);
 80053ae:	687b      	ldr	r3, [r7, #4]
 80053b0:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80053b2:	6878      	ldr	r0, [r7, #4]
 80053b4:	4798      	blx	r3
      }
      return;
 80053b6:	e2d2      	b.n	800595e <HAL_UART_IRQHandler+0x60e>
#if defined(USART_CR1_FIFOEN)
  if ((errorflags != 0U)
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
#else
  if ((errorflags != 0U)
 80053b8:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80053bc:	2b00      	cmp	r3, #0
 80053be:	f000 811d 	beq.w	80055fc <HAL_UART_IRQHandler+0x2ac>
      && (((cr3its & USART_CR3_EIE) != 0U)
 80053c2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80053c6:	f003 0301 	and.w	r3, r3, #1
 80053ca:	2b00      	cmp	r3, #0
 80053cc:	d106      	bne.n	80053dc <HAL_UART_IRQHandler+0x8c>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 80053ce:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 80053d2:	4b88      	ldr	r3, [pc, #544]	@ (80055f4 <HAL_UART_IRQHandler+0x2a4>)
 80053d4:	4013      	ands	r3, r2
 80053d6:	2b00      	cmp	r3, #0
 80053d8:	f000 8110 	beq.w	80055fc <HAL_UART_IRQHandler+0x2ac>
#endif /* USART_CR1_FIFOEN */
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 80053dc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80053e0:	f003 0301 	and.w	r3, r3, #1
 80053e4:	2b00      	cmp	r3, #0
 80053e6:	d011      	beq.n	800540c <HAL_UART_IRQHandler+0xbc>
 80053e8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80053ec:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80053f0:	2b00      	cmp	r3, #0
 80053f2:	d00b      	beq.n	800540c <HAL_UART_IRQHandler+0xbc>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 80053f4:	687b      	ldr	r3, [r7, #4]
 80053f6:	681b      	ldr	r3, [r3, #0]
 80053f8:	2201      	movs	r2, #1
 80053fa:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80053fc:	687b      	ldr	r3, [r7, #4]
 80053fe:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005402:	f043 0201 	orr.w	r2, r3, #1
 8005406:	687b      	ldr	r3, [r7, #4]
 8005408:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800540c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005410:	f003 0302 	and.w	r3, r3, #2
 8005414:	2b00      	cmp	r3, #0
 8005416:	d011      	beq.n	800543c <HAL_UART_IRQHandler+0xec>
 8005418:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800541c:	f003 0301 	and.w	r3, r3, #1
 8005420:	2b00      	cmp	r3, #0
 8005422:	d00b      	beq.n	800543c <HAL_UART_IRQHandler+0xec>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8005424:	687b      	ldr	r3, [r7, #4]
 8005426:	681b      	ldr	r3, [r3, #0]
 8005428:	2202      	movs	r2, #2
 800542a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800542c:	687b      	ldr	r3, [r7, #4]
 800542e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005432:	f043 0204 	orr.w	r2, r3, #4
 8005436:	687b      	ldr	r3, [r7, #4]
 8005438:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800543c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005440:	f003 0304 	and.w	r3, r3, #4
 8005444:	2b00      	cmp	r3, #0
 8005446:	d011      	beq.n	800546c <HAL_UART_IRQHandler+0x11c>
 8005448:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800544c:	f003 0301 	and.w	r3, r3, #1
 8005450:	2b00      	cmp	r3, #0
 8005452:	d00b      	beq.n	800546c <HAL_UART_IRQHandler+0x11c>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8005454:	687b      	ldr	r3, [r7, #4]
 8005456:	681b      	ldr	r3, [r3, #0]
 8005458:	2204      	movs	r2, #4
 800545a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800545c:	687b      	ldr	r3, [r7, #4]
 800545e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005462:	f043 0202 	orr.w	r2, r3, #2
 8005466:	687b      	ldr	r3, [r7, #4]
 8005468:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_ORE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
#else
    if (((isrflags & USART_ISR_ORE) != 0U)
 800546c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005470:	f003 0308 	and.w	r3, r3, #8
 8005474:	2b00      	cmp	r3, #0
 8005476:	d017      	beq.n	80054a8 <HAL_UART_IRQHandler+0x158>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8005478:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800547c:	f003 0320 	and.w	r3, r3, #32
 8005480:	2b00      	cmp	r3, #0
 8005482:	d105      	bne.n	8005490 <HAL_UART_IRQHandler+0x140>
            ((cr3its & USART_CR3_EIE) != 0U)))
 8005484:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005488:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 800548c:	2b00      	cmp	r3, #0
 800548e:	d00b      	beq.n	80054a8 <HAL_UART_IRQHandler+0x158>
#endif /* USART_CR1_FIFOEN */
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8005490:	687b      	ldr	r3, [r7, #4]
 8005492:	681b      	ldr	r3, [r3, #0]
 8005494:	2208      	movs	r2, #8
 8005496:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8005498:	687b      	ldr	r3, [r7, #4]
 800549a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800549e:	f043 0208 	orr.w	r2, r3, #8
 80054a2:	687b      	ldr	r3, [r7, #4]
 80054a4:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 80054a8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80054ac:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80054b0:	2b00      	cmp	r3, #0
 80054b2:	d012      	beq.n	80054da <HAL_UART_IRQHandler+0x18a>
 80054b4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80054b8:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80054bc:	2b00      	cmp	r3, #0
 80054be:	d00c      	beq.n	80054da <HAL_UART_IRQHandler+0x18a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80054c0:	687b      	ldr	r3, [r7, #4]
 80054c2:	681b      	ldr	r3, [r3, #0]
 80054c4:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80054c8:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 80054ca:	687b      	ldr	r3, [r7, #4]
 80054cc:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80054d0:	f043 0220 	orr.w	r2, r3, #32
 80054d4:	687b      	ldr	r3, [r7, #4]
 80054d6:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80054da:	687b      	ldr	r3, [r7, #4]
 80054dc:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80054e0:	2b00      	cmp	r3, #0
 80054e2:	f000 823e 	beq.w	8005962 <HAL_UART_IRQHandler+0x612>
#if defined(USART_CR1_FIFOEN)
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
      if (((isrflags & USART_ISR_RXNE) != 0U)
 80054e6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80054ea:	f003 0320 	and.w	r3, r3, #32
 80054ee:	2b00      	cmp	r3, #0
 80054f0:	d00d      	beq.n	800550e <HAL_UART_IRQHandler+0x1be>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 80054f2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80054f6:	f003 0320 	and.w	r3, r3, #32
 80054fa:	2b00      	cmp	r3, #0
 80054fc:	d007      	beq.n	800550e <HAL_UART_IRQHandler+0x1be>
#endif /* USART_CR1_FIFOEN */
      {
        if (huart->RxISR != NULL)
 80054fe:	687b      	ldr	r3, [r7, #4]
 8005500:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8005502:	2b00      	cmp	r3, #0
 8005504:	d003      	beq.n	800550e <HAL_UART_IRQHandler+0x1be>
        {
          huart->RxISR(huart);
 8005506:	687b      	ldr	r3, [r7, #4]
 8005508:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800550a:	6878      	ldr	r0, [r7, #4]
 800550c:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 800550e:	687b      	ldr	r3, [r7, #4]
 8005510:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005514:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8005518:	687b      	ldr	r3, [r7, #4]
 800551a:	681b      	ldr	r3, [r3, #0]
 800551c:	689b      	ldr	r3, [r3, #8]
 800551e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005522:	2b40      	cmp	r3, #64	@ 0x40
 8005524:	d005      	beq.n	8005532 <HAL_UART_IRQHandler+0x1e2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8005526:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800552a:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800552e:	2b00      	cmp	r3, #0
 8005530:	d053      	beq.n	80055da <HAL_UART_IRQHandler+0x28a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8005532:	6878      	ldr	r0, [r7, #4]
 8005534:	f000 ffbc 	bl	80064b0 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005538:	687b      	ldr	r3, [r7, #4]
 800553a:	681b      	ldr	r3, [r3, #0]
 800553c:	689b      	ldr	r3, [r3, #8]
 800553e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005542:	2b40      	cmp	r3, #64	@ 0x40
 8005544:	d143      	bne.n	80055ce <HAL_UART_IRQHandler+0x27e>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005546:	687b      	ldr	r3, [r7, #4]
 8005548:	681b      	ldr	r3, [r3, #0]
 800554a:	3308      	adds	r3, #8
 800554c:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005550:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8005554:	e853 3f00 	ldrex	r3, [r3]
 8005558:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 800555c:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8005560:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005564:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8005568:	687b      	ldr	r3, [r7, #4]
 800556a:	681b      	ldr	r3, [r3, #0]
 800556c:	3308      	adds	r3, #8
 800556e:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8005572:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8005576:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800557a:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 800557e:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8005582:	e841 2300 	strex	r3, r2, [r1]
 8005586:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 800558a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800558e:	2b00      	cmp	r3, #0
 8005590:	d1d9      	bne.n	8005546 <HAL_UART_IRQHandler+0x1f6>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8005592:	687b      	ldr	r3, [r7, #4]
 8005594:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005596:	2b00      	cmp	r3, #0
 8005598:	d013      	beq.n	80055c2 <HAL_UART_IRQHandler+0x272>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800559a:	687b      	ldr	r3, [r7, #4]
 800559c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800559e:	4a16      	ldr	r2, [pc, #88]	@ (80055f8 <HAL_UART_IRQHandler+0x2a8>)
 80055a0:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80055a2:	687b      	ldr	r3, [r7, #4]
 80055a4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80055a6:	4618      	mov	r0, r3
 80055a8:	f7fc fe39 	bl	800221e <HAL_DMA_Abort_IT>
 80055ac:	4603      	mov	r3, r0
 80055ae:	2b00      	cmp	r3, #0
 80055b0:	d01d      	beq.n	80055ee <HAL_UART_IRQHandler+0x29e>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80055b2:	687b      	ldr	r3, [r7, #4]
 80055b4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80055b6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80055b8:	687a      	ldr	r2, [r7, #4]
 80055ba:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 80055bc:	4610      	mov	r0, r2
 80055be:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80055c0:	e015      	b.n	80055ee <HAL_UART_IRQHandler+0x29e>
          else
          {
            /* Call user error callback */
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
 80055c2:	687b      	ldr	r3, [r7, #4]
 80055c4:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80055c8:	6878      	ldr	r0, [r7, #4]
 80055ca:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80055cc:	e00f      	b.n	80055ee <HAL_UART_IRQHandler+0x29e>
        else
        {
          /* Call user error callback */
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
 80055ce:	687b      	ldr	r3, [r7, #4]
 80055d0:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80055d4:	6878      	ldr	r0, [r7, #4]
 80055d6:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80055d8:	e009      	b.n	80055ee <HAL_UART_IRQHandler+0x29e>
      {
        /* Non Blocking error : transfer could go on.
           Error is notified to user through user error callback */
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
 80055da:	687b      	ldr	r3, [r7, #4]
 80055dc:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80055e0:	6878      	ldr	r0, [r7, #4]
 80055e2:	4798      	blx	r3
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80055e4:	687b      	ldr	r3, [r7, #4]
 80055e6:	2200      	movs	r2, #0
 80055e8:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      }
    }
    return;
 80055ec:	e1b9      	b.n	8005962 <HAL_UART_IRQHandler+0x612>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80055ee:	bf00      	nop
    return;
 80055f0:	e1b7      	b.n	8005962 <HAL_UART_IRQHandler+0x612>
 80055f2:	bf00      	nop
 80055f4:	04000120 	.word	0x04000120
 80055f8:	08006579 	.word	0x08006579

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80055fc:	687b      	ldr	r3, [r7, #4]
 80055fe:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005600:	2b01      	cmp	r3, #1
 8005602:	f040 8170 	bne.w	80058e6 <HAL_UART_IRQHandler+0x596>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8005606:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800560a:	f003 0310 	and.w	r3, r3, #16
 800560e:	2b00      	cmp	r3, #0
 8005610:	f000 8169 	beq.w	80058e6 <HAL_UART_IRQHandler+0x596>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8005614:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005618:	f003 0310 	and.w	r3, r3, #16
 800561c:	2b00      	cmp	r3, #0
 800561e:	f000 8162 	beq.w	80058e6 <HAL_UART_IRQHandler+0x596>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8005622:	687b      	ldr	r3, [r7, #4]
 8005624:	681b      	ldr	r3, [r3, #0]
 8005626:	2210      	movs	r2, #16
 8005628:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800562a:	687b      	ldr	r3, [r7, #4]
 800562c:	681b      	ldr	r3, [r3, #0]
 800562e:	689b      	ldr	r3, [r3, #8]
 8005630:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005634:	2b40      	cmp	r3, #64	@ 0x40
 8005636:	f040 80d8 	bne.w	80057ea <HAL_UART_IRQHandler+0x49a>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800563a:	687b      	ldr	r3, [r7, #4]
 800563c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800563e:	681b      	ldr	r3, [r3, #0]
 8005640:	685b      	ldr	r3, [r3, #4]
 8005642:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8005646:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 800564a:	2b00      	cmp	r3, #0
 800564c:	f000 80af 	beq.w	80057ae <HAL_UART_IRQHandler+0x45e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8005650:	687b      	ldr	r3, [r7, #4]
 8005652:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8005656:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800565a:	429a      	cmp	r2, r3
 800565c:	f080 80a7 	bcs.w	80057ae <HAL_UART_IRQHandler+0x45e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8005660:	687b      	ldr	r3, [r7, #4]
 8005662:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8005666:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 800566a:	687b      	ldr	r3, [r7, #4]
 800566c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800566e:	681b      	ldr	r3, [r3, #0]
 8005670:	681b      	ldr	r3, [r3, #0]
 8005672:	f003 0320 	and.w	r3, r3, #32
 8005676:	2b00      	cmp	r3, #0
 8005678:	f040 8086 	bne.w	8005788 <HAL_UART_IRQHandler+0x438>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800567c:	687b      	ldr	r3, [r7, #4]
 800567e:	681b      	ldr	r3, [r3, #0]
 8005680:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005684:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8005688:	e853 3f00 	ldrex	r3, [r3]
 800568c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8005690:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8005694:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005698:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800569c:	687b      	ldr	r3, [r7, #4]
 800569e:	681b      	ldr	r3, [r3, #0]
 80056a0:	461a      	mov	r2, r3
 80056a2:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 80056a6:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 80056aa:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80056ae:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 80056b2:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 80056b6:	e841 2300 	strex	r3, r2, [r1]
 80056ba:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 80056be:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80056c2:	2b00      	cmp	r3, #0
 80056c4:	d1da      	bne.n	800567c <HAL_UART_IRQHandler+0x32c>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80056c6:	687b      	ldr	r3, [r7, #4]
 80056c8:	681b      	ldr	r3, [r3, #0]
 80056ca:	3308      	adds	r3, #8
 80056cc:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80056ce:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80056d0:	e853 3f00 	ldrex	r3, [r3]
 80056d4:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 80056d6:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80056d8:	f023 0301 	bic.w	r3, r3, #1
 80056dc:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80056e0:	687b      	ldr	r3, [r7, #4]
 80056e2:	681b      	ldr	r3, [r3, #0]
 80056e4:	3308      	adds	r3, #8
 80056e6:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 80056ea:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 80056ee:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80056f0:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 80056f2:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 80056f6:	e841 2300 	strex	r3, r2, [r1]
 80056fa:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 80056fc:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80056fe:	2b00      	cmp	r3, #0
 8005700:	d1e1      	bne.n	80056c6 <HAL_UART_IRQHandler+0x376>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005702:	687b      	ldr	r3, [r7, #4]
 8005704:	681b      	ldr	r3, [r3, #0]
 8005706:	3308      	adds	r3, #8
 8005708:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800570a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800570c:	e853 3f00 	ldrex	r3, [r3]
 8005710:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8005712:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8005714:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005718:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800571c:	687b      	ldr	r3, [r7, #4]
 800571e:	681b      	ldr	r3, [r3, #0]
 8005720:	3308      	adds	r3, #8
 8005722:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8005726:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8005728:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800572a:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 800572c:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800572e:	e841 2300 	strex	r3, r2, [r1]
 8005732:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8005734:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8005736:	2b00      	cmp	r3, #0
 8005738:	d1e3      	bne.n	8005702 <HAL_UART_IRQHandler+0x3b2>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800573a:	687b      	ldr	r3, [r7, #4]
 800573c:	2220      	movs	r2, #32
 800573e:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005742:	687b      	ldr	r3, [r7, #4]
 8005744:	2200      	movs	r2, #0
 8005746:	661a      	str	r2, [r3, #96]	@ 0x60

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005748:	687b      	ldr	r3, [r7, #4]
 800574a:	681b      	ldr	r3, [r3, #0]
 800574c:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800574e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005750:	e853 3f00 	ldrex	r3, [r3]
 8005754:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8005756:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005758:	f023 0310 	bic.w	r3, r3, #16
 800575c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8005760:	687b      	ldr	r3, [r7, #4]
 8005762:	681b      	ldr	r3, [r3, #0]
 8005764:	461a      	mov	r2, r3
 8005766:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800576a:	65bb      	str	r3, [r7, #88]	@ 0x58
 800576c:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800576e:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8005770:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8005772:	e841 2300 	strex	r3, r2, [r1]
 8005776:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8005778:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800577a:	2b00      	cmp	r3, #0
 800577c:	d1e4      	bne.n	8005748 <HAL_UART_IRQHandler+0x3f8>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800577e:	687b      	ldr	r3, [r7, #4]
 8005780:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005782:	4618      	mov	r0, r3
 8005784:	f7fc fd0a 	bl	800219c <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8005788:	687b      	ldr	r3, [r7, #4]
 800578a:	2202      	movs	r2, #2
 800578c:	665a      	str	r2, [r3, #100]	@ 0x64

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800578e:	687b      	ldr	r3, [r7, #4]
 8005790:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8005794:	687a      	ldr	r2, [r7, #4]
 8005796:	f8b2 1058 	ldrh.w	r1, [r2, #88]	@ 0x58
 800579a:	687a      	ldr	r2, [r7, #4]
 800579c:	f8b2 205a 	ldrh.w	r2, [r2, #90]	@ 0x5a
 80057a0:	b292      	uxth	r2, r2
 80057a2:	1a8a      	subs	r2, r1, r2
 80057a4:	b292      	uxth	r2, r2
 80057a6:	4611      	mov	r1, r2
 80057a8:	6878      	ldr	r0, [r7, #4]
 80057aa:	4798      	blx	r3
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 80057ac:	e0db      	b.n	8005966 <HAL_UART_IRQHandler+0x616>
        if (nb_remaining_rx_data == huart->RxXferSize)
 80057ae:	687b      	ldr	r3, [r7, #4]
 80057b0:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 80057b4:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80057b8:	429a      	cmp	r2, r3
 80057ba:	f040 80d4 	bne.w	8005966 <HAL_UART_IRQHandler+0x616>
          if (HAL_IS_BIT_SET(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 80057be:	687b      	ldr	r3, [r7, #4]
 80057c0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80057c2:	681b      	ldr	r3, [r3, #0]
 80057c4:	681b      	ldr	r3, [r3, #0]
 80057c6:	f003 0320 	and.w	r3, r3, #32
 80057ca:	2b20      	cmp	r3, #32
 80057cc:	f040 80cb 	bne.w	8005966 <HAL_UART_IRQHandler+0x616>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80057d0:	687b      	ldr	r3, [r7, #4]
 80057d2:	2202      	movs	r2, #2
 80057d4:	665a      	str	r2, [r3, #100]	@ 0x64
            huart->RxEventCallback(huart, huart->RxXferSize);
 80057d6:	687b      	ldr	r3, [r7, #4]
 80057d8:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 80057dc:	687a      	ldr	r2, [r7, #4]
 80057de:	f8b2 2058 	ldrh.w	r2, [r2, #88]	@ 0x58
 80057e2:	4611      	mov	r1, r2
 80057e4:	6878      	ldr	r0, [r7, #4]
 80057e6:	4798      	blx	r3
      return;
 80057e8:	e0bd      	b.n	8005966 <HAL_UART_IRQHandler+0x616>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80057ea:	687b      	ldr	r3, [r7, #4]
 80057ec:	f8b3 2058 	ldrh.w	r2, [r3, #88]	@ 0x58
 80057f0:	687b      	ldr	r3, [r7, #4]
 80057f2:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 80057f6:	b29b      	uxth	r3, r3
 80057f8:	1ad3      	subs	r3, r2, r3
 80057fa:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 80057fe:	687b      	ldr	r3, [r7, #4]
 8005800:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8005804:	b29b      	uxth	r3, r3
 8005806:	2b00      	cmp	r3, #0
 8005808:	f000 80af 	beq.w	800596a <HAL_UART_IRQHandler+0x61a>
          && (nb_rx_data > 0U))
 800580c:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8005810:	2b00      	cmp	r3, #0
 8005812:	f000 80aa 	beq.w	800596a <HAL_UART_IRQHandler+0x61a>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005816:	687b      	ldr	r3, [r7, #4]
 8005818:	681b      	ldr	r3, [r3, #0]
 800581a:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800581c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800581e:	e853 3f00 	ldrex	r3, [r3]
 8005822:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8005824:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005826:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800582a:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800582e:	687b      	ldr	r3, [r7, #4]
 8005830:	681b      	ldr	r3, [r3, #0]
 8005832:	461a      	mov	r2, r3
 8005834:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8005838:	647b      	str	r3, [r7, #68]	@ 0x44
 800583a:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800583c:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800583e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8005840:	e841 2300 	strex	r3, r2, [r1]
 8005844:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8005846:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005848:	2b00      	cmp	r3, #0
 800584a:	d1e4      	bne.n	8005816 <HAL_UART_IRQHandler+0x4c6>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800584c:	687b      	ldr	r3, [r7, #4]
 800584e:	681b      	ldr	r3, [r3, #0]
 8005850:	3308      	adds	r3, #8
 8005852:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005854:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005856:	e853 3f00 	ldrex	r3, [r3]
 800585a:	623b      	str	r3, [r7, #32]
   return(result);
 800585c:	6a3b      	ldr	r3, [r7, #32]
 800585e:	f023 0301 	bic.w	r3, r3, #1
 8005862:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8005866:	687b      	ldr	r3, [r7, #4]
 8005868:	681b      	ldr	r3, [r3, #0]
 800586a:	3308      	adds	r3, #8
 800586c:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8005870:	633a      	str	r2, [r7, #48]	@ 0x30
 8005872:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005874:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8005876:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005878:	e841 2300 	strex	r3, r2, [r1]
 800587c:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800587e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005880:	2b00      	cmp	r3, #0
 8005882:	d1e3      	bne.n	800584c <HAL_UART_IRQHandler+0x4fc>
#endif /* USART_CR1_FIFOEN */

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8005884:	687b      	ldr	r3, [r7, #4]
 8005886:	2220      	movs	r2, #32
 8005888:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800588c:	687b      	ldr	r3, [r7, #4]
 800588e:	2200      	movs	r2, #0
 8005890:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8005892:	687b      	ldr	r3, [r7, #4]
 8005894:	2200      	movs	r2, #0
 8005896:	669a      	str	r2, [r3, #104]	@ 0x68

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005898:	687b      	ldr	r3, [r7, #4]
 800589a:	681b      	ldr	r3, [r3, #0]
 800589c:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800589e:	693b      	ldr	r3, [r7, #16]
 80058a0:	e853 3f00 	ldrex	r3, [r3]
 80058a4:	60fb      	str	r3, [r7, #12]
   return(result);
 80058a6:	68fb      	ldr	r3, [r7, #12]
 80058a8:	f023 0310 	bic.w	r3, r3, #16
 80058ac:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80058b0:	687b      	ldr	r3, [r7, #4]
 80058b2:	681b      	ldr	r3, [r3, #0]
 80058b4:	461a      	mov	r2, r3
 80058b6:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 80058ba:	61fb      	str	r3, [r7, #28]
 80058bc:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80058be:	69b9      	ldr	r1, [r7, #24]
 80058c0:	69fa      	ldr	r2, [r7, #28]
 80058c2:	e841 2300 	strex	r3, r2, [r1]
 80058c6:	617b      	str	r3, [r7, #20]
   return(result);
 80058c8:	697b      	ldr	r3, [r7, #20]
 80058ca:	2b00      	cmp	r3, #0
 80058cc:	d1e4      	bne.n	8005898 <HAL_UART_IRQHandler+0x548>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80058ce:	687b      	ldr	r3, [r7, #4]
 80058d0:	2202      	movs	r2, #2
 80058d2:	665a      	str	r2, [r3, #100]	@ 0x64

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
 80058d4:	687b      	ldr	r3, [r7, #4]
 80058d6:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 80058da:	f8b7 20ce 	ldrh.w	r2, [r7, #206]	@ 0xce
 80058de:	4611      	mov	r1, r2
 80058e0:	6878      	ldr	r0, [r7, #4]
 80058e2:	4798      	blx	r3
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 80058e4:	e041      	b.n	800596a <HAL_UART_IRQHandler+0x61a>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 80058e6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80058ea:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80058ee:	2b00      	cmp	r3, #0
 80058f0:	d010      	beq.n	8005914 <HAL_UART_IRQHandler+0x5c4>
 80058f2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80058f6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80058fa:	2b00      	cmp	r3, #0
 80058fc:	d00a      	beq.n	8005914 <HAL_UART_IRQHandler+0x5c4>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 80058fe:	687b      	ldr	r3, [r7, #4]
 8005900:	681b      	ldr	r3, [r3, #0]
 8005902:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8005906:	621a      	str	r2, [r3, #32]
    /* UART Rx state is not reset as a reception process might be ongoing.
       If UART handle state fields need to be reset to READY, this could be done in Wakeup callback */

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
 8005908:	687b      	ldr	r3, [r7, #4]
 800590a:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 800590e:	6878      	ldr	r0, [r7, #4]
 8005910:	4798      	blx	r3
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8005912:	e02d      	b.n	8005970 <HAL_UART_IRQHandler+0x620>
#if defined(USART_CR1_FIFOEN)
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
#else
  if (((isrflags & USART_ISR_TXE) != 0U)
 8005914:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005918:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800591c:	2b00      	cmp	r3, #0
 800591e:	d00e      	beq.n	800593e <HAL_UART_IRQHandler+0x5ee>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 8005920:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005924:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005928:	2b00      	cmp	r3, #0
 800592a:	d008      	beq.n	800593e <HAL_UART_IRQHandler+0x5ee>
#endif /* USART_CR1_FIFOEN */
  {
    if (huart->TxISR != NULL)
 800592c:	687b      	ldr	r3, [r7, #4]
 800592e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005930:	2b00      	cmp	r3, #0
 8005932:	d01c      	beq.n	800596e <HAL_UART_IRQHandler+0x61e>
    {
      huart->TxISR(huart);
 8005934:	687b      	ldr	r3, [r7, #4]
 8005936:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005938:	6878      	ldr	r0, [r7, #4]
 800593a:	4798      	blx	r3
    }
    return;
 800593c:	e017      	b.n	800596e <HAL_UART_IRQHandler+0x61e>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 800593e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005942:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005946:	2b00      	cmp	r3, #0
 8005948:	d012      	beq.n	8005970 <HAL_UART_IRQHandler+0x620>
 800594a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800594e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005952:	2b00      	cmp	r3, #0
 8005954:	d00c      	beq.n	8005970 <HAL_UART_IRQHandler+0x620>
  {
    UART_EndTransmit_IT(huart);
 8005956:	6878      	ldr	r0, [r7, #4]
 8005958:	f000 fe1e 	bl	8006598 <UART_EndTransmit_IT>
    return;
 800595c:	e008      	b.n	8005970 <HAL_UART_IRQHandler+0x620>
      return;
 800595e:	bf00      	nop
 8005960:	e006      	b.n	8005970 <HAL_UART_IRQHandler+0x620>
    return;
 8005962:	bf00      	nop
 8005964:	e004      	b.n	8005970 <HAL_UART_IRQHandler+0x620>
      return;
 8005966:	bf00      	nop
 8005968:	e002      	b.n	8005970 <HAL_UART_IRQHandler+0x620>
      return;
 800596a:	bf00      	nop
 800596c:	e000      	b.n	8005970 <HAL_UART_IRQHandler+0x620>
    return;
 800596e:	bf00      	nop
    HAL_UARTEx_RxFifoFullCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
  }
#endif /* USART_CR1_FIFOEN */
}
 8005970:	37e8      	adds	r7, #232	@ 0xe8
 8005972:	46bd      	mov	sp, r7
 8005974:	bd80      	pop	{r7, pc}
 8005976:	bf00      	nop

08005978 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8005978:	b480      	push	{r7}
 800597a:	b083      	sub	sp, #12
 800597c:	af00      	add	r7, sp, #0
 800597e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8005980:	bf00      	nop
 8005982:	370c      	adds	r7, #12
 8005984:	46bd      	mov	sp, r7
 8005986:	f85d 7b04 	ldr.w	r7, [sp], #4
 800598a:	4770      	bx	lr

0800598c <HAL_UART_TxHalfCpltCallback>:
  * @brief  Tx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 800598c:	b480      	push	{r7}
 800598e:	b083      	sub	sp, #12
 8005990:	af00      	add	r7, sp, #0
 8005992:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback can be implemented in the user file.
   */
}
 8005994:	bf00      	nop
 8005996:	370c      	adds	r7, #12
 8005998:	46bd      	mov	sp, r7
 800599a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800599e:	4770      	bx	lr

080059a0 <HAL_UART_RxHalfCpltCallback>:
  * @brief  Rx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 80059a0:	b480      	push	{r7}
 80059a2:	b083      	sub	sp, #12
 80059a4:	af00      	add	r7, sp, #0
 80059a6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback can be implemented in the user file.
   */
}
 80059a8:	bf00      	nop
 80059aa:	370c      	adds	r7, #12
 80059ac:	46bd      	mov	sp, r7
 80059ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059b2:	4770      	bx	lr

080059b4 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80059b4:	b480      	push	{r7}
 80059b6:	b083      	sub	sp, #12
 80059b8:	af00      	add	r7, sp, #0
 80059ba:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 80059bc:	bf00      	nop
 80059be:	370c      	adds	r7, #12
 80059c0:	46bd      	mov	sp, r7
 80059c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059c6:	4770      	bx	lr

080059c8 <HAL_UART_AbortCpltCallback>:
  * @brief  UART Abort Complete callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_AbortCpltCallback(UART_HandleTypeDef *huart)
{
 80059c8:	b480      	push	{r7}
 80059ca:	b083      	sub	sp, #12
 80059cc:	af00      	add	r7, sp, #0
 80059ce:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_AbortCpltCallback can be implemented in the user file.
   */
}
 80059d0:	bf00      	nop
 80059d2:	370c      	adds	r7, #12
 80059d4:	46bd      	mov	sp, r7
 80059d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059da:	4770      	bx	lr

080059dc <HAL_UART_AbortTransmitCpltCallback>:
  * @brief  UART Abort Complete callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_AbortTransmitCpltCallback(UART_HandleTypeDef *huart)
{
 80059dc:	b480      	push	{r7}
 80059de:	b083      	sub	sp, #12
 80059e0:	af00      	add	r7, sp, #0
 80059e2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_AbortTransmitCpltCallback can be implemented in the user file.
   */
}
 80059e4:	bf00      	nop
 80059e6:	370c      	adds	r7, #12
 80059e8:	46bd      	mov	sp, r7
 80059ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059ee:	4770      	bx	lr

080059f0 <HAL_UART_AbortReceiveCpltCallback>:
  * @brief  UART Abort Receive Complete callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_AbortReceiveCpltCallback(UART_HandleTypeDef *huart)
{
 80059f0:	b480      	push	{r7}
 80059f2:	b083      	sub	sp, #12
 80059f4:	af00      	add	r7, sp, #0
 80059f6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_AbortReceiveCpltCallback can be implemented in the user file.
   */
}
 80059f8:	bf00      	nop
 80059fa:	370c      	adds	r7, #12
 80059fc:	46bd      	mov	sp, r7
 80059fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a02:	4770      	bx	lr

08005a04 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8005a04:	b480      	push	{r7}
 8005a06:	b083      	sub	sp, #12
 8005a08:	af00      	add	r7, sp, #0
 8005a0a:	6078      	str	r0, [r7, #4]
 8005a0c:	460b      	mov	r3, r1
 8005a0e:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8005a10:	bf00      	nop
 8005a12:	370c      	adds	r7, #12
 8005a14:	46bd      	mov	sp, r7
 8005a16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a1a:	4770      	bx	lr

08005a1c <UART_InitCallbacksToDefault>:
  * @param  huart UART handle.
  * @retval none
  */
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
void UART_InitCallbacksToDefault(UART_HandleTypeDef *huart)
{
 8005a1c:	b480      	push	{r7}
 8005a1e:	b083      	sub	sp, #12
 8005a20:	af00      	add	r7, sp, #0
 8005a22:	6078      	str	r0, [r7, #4]
  /* Init the UART Callback settings */
  huart->TxHalfCpltCallback        = HAL_UART_TxHalfCpltCallback;        /* Legacy weak TxHalfCpltCallback        */
 8005a24:	687b      	ldr	r3, [r7, #4]
 8005a26:	4a16      	ldr	r2, [pc, #88]	@ (8005a80 <UART_InitCallbacksToDefault+0x64>)
 8005a28:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->TxCpltCallback            = HAL_UART_TxCpltCallback;            /* Legacy weak TxCpltCallback            */
 8005a2c:	687b      	ldr	r3, [r7, #4]
 8005a2e:	4a15      	ldr	r2, [pc, #84]	@ (8005a84 <UART_InitCallbacksToDefault+0x68>)
 8005a30:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->RxHalfCpltCallback        = HAL_UART_RxHalfCpltCallback;        /* Legacy weak RxHalfCpltCallback        */
 8005a34:	687b      	ldr	r3, [r7, #4]
 8005a36:	4a14      	ldr	r2, [pc, #80]	@ (8005a88 <UART_InitCallbacksToDefault+0x6c>)
 8005a38:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  huart->RxCpltCallback            = HAL_UART_RxCpltCallback;            /* Legacy weak RxCpltCallback            */
 8005a3c:	687b      	ldr	r3, [r7, #4]
 8005a3e:	4a13      	ldr	r2, [pc, #76]	@ (8005a8c <UART_InitCallbacksToDefault+0x70>)
 8005a40:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
  huart->ErrorCallback             = HAL_UART_ErrorCallback;             /* Legacy weak ErrorCallback             */
 8005a44:	687b      	ldr	r3, [r7, #4]
 8005a46:	4a12      	ldr	r2, [pc, #72]	@ (8005a90 <UART_InitCallbacksToDefault+0x74>)
 8005a48:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
  huart->AbortCpltCallback         = HAL_UART_AbortCpltCallback;         /* Legacy weak AbortCpltCallback         */
 8005a4c:	687b      	ldr	r3, [r7, #4]
 8005a4e:	4a11      	ldr	r2, [pc, #68]	@ (8005a94 <UART_InitCallbacksToDefault+0x78>)
 8005a50:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
  huart->AbortTransmitCpltCallback = HAL_UART_AbortTransmitCpltCallback; /* Legacy weak AbortTransmitCpltCallback */
 8005a54:	687b      	ldr	r3, [r7, #4]
 8005a56:	4a10      	ldr	r2, [pc, #64]	@ (8005a98 <UART_InitCallbacksToDefault+0x7c>)
 8005a58:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
  huart->AbortReceiveCpltCallback  = HAL_UART_AbortReceiveCpltCallback;  /* Legacy weak AbortReceiveCpltCallback  */
 8005a5c:	687b      	ldr	r3, [r7, #4]
 8005a5e:	4a0f      	ldr	r2, [pc, #60]	@ (8005a9c <UART_InitCallbacksToDefault+0x80>)
 8005a60:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4
  huart->WakeupCallback            = HAL_UARTEx_WakeupCallback;          /* Legacy weak WakeupCallback            */
 8005a64:	687b      	ldr	r3, [r7, #4]
 8005a66:	4a0e      	ldr	r2, [pc, #56]	@ (8005aa0 <UART_InitCallbacksToDefault+0x84>)
 8005a68:	f8c3 20a8 	str.w	r2, [r3, #168]	@ 0xa8
#if defined(USART_CR1_FIFOEN)
  huart->RxFifoFullCallback        = HAL_UARTEx_RxFifoFullCallback;      /* Legacy weak RxFifoFullCallback        */
  huart->TxFifoEmptyCallback       = HAL_UARTEx_TxFifoEmptyCallback;     /* Legacy weak TxFifoEmptyCallback       */
#endif /* USART_CR1_FIFOEN */
  huart->RxEventCallback           = HAL_UARTEx_RxEventCallback;         /* Legacy weak RxEventCallback           */
 8005a6c:	687b      	ldr	r3, [r7, #4]
 8005a6e:	4a0d      	ldr	r2, [pc, #52]	@ (8005aa4 <UART_InitCallbacksToDefault+0x88>)
 8005a70:	f8c3 20ac 	str.w	r2, [r3, #172]	@ 0xac

}
 8005a74:	bf00      	nop
 8005a76:	370c      	adds	r7, #12
 8005a78:	46bd      	mov	sp, r7
 8005a7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a7e:	4770      	bx	lr
 8005a80:	0800598d 	.word	0x0800598d
 8005a84:	08005979 	.word	0x08005979
 8005a88:	080059a1 	.word	0x080059a1
 8005a8c:	080013f9 	.word	0x080013f9
 8005a90:	080059b5 	.word	0x080059b5
 8005a94:	080059c9 	.word	0x080059c9
 8005a98:	080059dd 	.word	0x080059dd
 8005a9c:	080059f1 	.word	0x080059f1
 8005aa0:	08006971 	.word	0x08006971
 8005aa4:	08005a05 	.word	0x08005a05

08005aa8 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005aa8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005aac:	b08a      	sub	sp, #40	@ 0x28
 8005aae:	af00      	add	r7, sp, #0
 8005ab0:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8005ab2:	2300      	movs	r3, #0
 8005ab4:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8005ab8:	68fb      	ldr	r3, [r7, #12]
 8005aba:	689a      	ldr	r2, [r3, #8]
 8005abc:	68fb      	ldr	r3, [r7, #12]
 8005abe:	691b      	ldr	r3, [r3, #16]
 8005ac0:	431a      	orrs	r2, r3
 8005ac2:	68fb      	ldr	r3, [r7, #12]
 8005ac4:	695b      	ldr	r3, [r3, #20]
 8005ac6:	431a      	orrs	r2, r3
 8005ac8:	68fb      	ldr	r3, [r7, #12]
 8005aca:	69db      	ldr	r3, [r3, #28]
 8005acc:	4313      	orrs	r3, r2
 8005ace:	627b      	str	r3, [r7, #36]	@ 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8005ad0:	68fb      	ldr	r3, [r7, #12]
 8005ad2:	681b      	ldr	r3, [r3, #0]
 8005ad4:	681a      	ldr	r2, [r3, #0]
 8005ad6:	4ba5      	ldr	r3, [pc, #660]	@ (8005d6c <UART_SetConfig+0x2c4>)
 8005ad8:	4013      	ands	r3, r2
 8005ada:	68fa      	ldr	r2, [r7, #12]
 8005adc:	6812      	ldr	r2, [r2, #0]
 8005ade:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8005ae0:	430b      	orrs	r3, r1
 8005ae2:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005ae4:	68fb      	ldr	r3, [r7, #12]
 8005ae6:	681b      	ldr	r3, [r3, #0]
 8005ae8:	685b      	ldr	r3, [r3, #4]
 8005aea:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8005aee:	68fb      	ldr	r3, [r7, #12]
 8005af0:	68da      	ldr	r2, [r3, #12]
 8005af2:	68fb      	ldr	r3, [r7, #12]
 8005af4:	681b      	ldr	r3, [r3, #0]
 8005af6:	430a      	orrs	r2, r1
 8005af8:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8005afa:	68fb      	ldr	r3, [r7, #12]
 8005afc:	699b      	ldr	r3, [r3, #24]
 8005afe:	627b      	str	r3, [r7, #36]	@ 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8005b00:	68fb      	ldr	r3, [r7, #12]
 8005b02:	681b      	ldr	r3, [r3, #0]
 8005b04:	4a9a      	ldr	r2, [pc, #616]	@ (8005d70 <UART_SetConfig+0x2c8>)
 8005b06:	4293      	cmp	r3, r2
 8005b08:	d004      	beq.n	8005b14 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8005b0a:	68fb      	ldr	r3, [r7, #12]
 8005b0c:	6a1b      	ldr	r3, [r3, #32]
 8005b0e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005b10:	4313      	orrs	r3, r2
 8005b12:	627b      	str	r3, [r7, #36]	@ 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8005b14:	68fb      	ldr	r3, [r7, #12]
 8005b16:	681b      	ldr	r3, [r3, #0]
 8005b18:	689b      	ldr	r3, [r3, #8]
 8005b1a:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 8005b1e:	68fb      	ldr	r3, [r7, #12]
 8005b20:	681b      	ldr	r3, [r3, #0]
 8005b22:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005b24:	430a      	orrs	r2, r1
 8005b26:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8005b28:	68fb      	ldr	r3, [r7, #12]
 8005b2a:	681b      	ldr	r3, [r3, #0]
 8005b2c:	4a91      	ldr	r2, [pc, #580]	@ (8005d74 <UART_SetConfig+0x2cc>)
 8005b2e:	4293      	cmp	r3, r2
 8005b30:	d126      	bne.n	8005b80 <UART_SetConfig+0xd8>
 8005b32:	4b91      	ldr	r3, [pc, #580]	@ (8005d78 <UART_SetConfig+0x2d0>)
 8005b34:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005b38:	f003 0303 	and.w	r3, r3, #3
 8005b3c:	2b03      	cmp	r3, #3
 8005b3e:	d81b      	bhi.n	8005b78 <UART_SetConfig+0xd0>
 8005b40:	a201      	add	r2, pc, #4	@ (adr r2, 8005b48 <UART_SetConfig+0xa0>)
 8005b42:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005b46:	bf00      	nop
 8005b48:	08005b59 	.word	0x08005b59
 8005b4c:	08005b69 	.word	0x08005b69
 8005b50:	08005b61 	.word	0x08005b61
 8005b54:	08005b71 	.word	0x08005b71
 8005b58:	2301      	movs	r3, #1
 8005b5a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005b5e:	e0d6      	b.n	8005d0e <UART_SetConfig+0x266>
 8005b60:	2302      	movs	r3, #2
 8005b62:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005b66:	e0d2      	b.n	8005d0e <UART_SetConfig+0x266>
 8005b68:	2304      	movs	r3, #4
 8005b6a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005b6e:	e0ce      	b.n	8005d0e <UART_SetConfig+0x266>
 8005b70:	2308      	movs	r3, #8
 8005b72:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005b76:	e0ca      	b.n	8005d0e <UART_SetConfig+0x266>
 8005b78:	2310      	movs	r3, #16
 8005b7a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005b7e:	e0c6      	b.n	8005d0e <UART_SetConfig+0x266>
 8005b80:	68fb      	ldr	r3, [r7, #12]
 8005b82:	681b      	ldr	r3, [r3, #0]
 8005b84:	4a7d      	ldr	r2, [pc, #500]	@ (8005d7c <UART_SetConfig+0x2d4>)
 8005b86:	4293      	cmp	r3, r2
 8005b88:	d138      	bne.n	8005bfc <UART_SetConfig+0x154>
 8005b8a:	4b7b      	ldr	r3, [pc, #492]	@ (8005d78 <UART_SetConfig+0x2d0>)
 8005b8c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005b90:	f003 030c 	and.w	r3, r3, #12
 8005b94:	2b0c      	cmp	r3, #12
 8005b96:	d82d      	bhi.n	8005bf4 <UART_SetConfig+0x14c>
 8005b98:	a201      	add	r2, pc, #4	@ (adr r2, 8005ba0 <UART_SetConfig+0xf8>)
 8005b9a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005b9e:	bf00      	nop
 8005ba0:	08005bd5 	.word	0x08005bd5
 8005ba4:	08005bf5 	.word	0x08005bf5
 8005ba8:	08005bf5 	.word	0x08005bf5
 8005bac:	08005bf5 	.word	0x08005bf5
 8005bb0:	08005be5 	.word	0x08005be5
 8005bb4:	08005bf5 	.word	0x08005bf5
 8005bb8:	08005bf5 	.word	0x08005bf5
 8005bbc:	08005bf5 	.word	0x08005bf5
 8005bc0:	08005bdd 	.word	0x08005bdd
 8005bc4:	08005bf5 	.word	0x08005bf5
 8005bc8:	08005bf5 	.word	0x08005bf5
 8005bcc:	08005bf5 	.word	0x08005bf5
 8005bd0:	08005bed 	.word	0x08005bed
 8005bd4:	2300      	movs	r3, #0
 8005bd6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005bda:	e098      	b.n	8005d0e <UART_SetConfig+0x266>
 8005bdc:	2302      	movs	r3, #2
 8005bde:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005be2:	e094      	b.n	8005d0e <UART_SetConfig+0x266>
 8005be4:	2304      	movs	r3, #4
 8005be6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005bea:	e090      	b.n	8005d0e <UART_SetConfig+0x266>
 8005bec:	2308      	movs	r3, #8
 8005bee:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005bf2:	e08c      	b.n	8005d0e <UART_SetConfig+0x266>
 8005bf4:	2310      	movs	r3, #16
 8005bf6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005bfa:	e088      	b.n	8005d0e <UART_SetConfig+0x266>
 8005bfc:	68fb      	ldr	r3, [r7, #12]
 8005bfe:	681b      	ldr	r3, [r3, #0]
 8005c00:	4a5f      	ldr	r2, [pc, #380]	@ (8005d80 <UART_SetConfig+0x2d8>)
 8005c02:	4293      	cmp	r3, r2
 8005c04:	d125      	bne.n	8005c52 <UART_SetConfig+0x1aa>
 8005c06:	4b5c      	ldr	r3, [pc, #368]	@ (8005d78 <UART_SetConfig+0x2d0>)
 8005c08:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005c0c:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8005c10:	2b30      	cmp	r3, #48	@ 0x30
 8005c12:	d016      	beq.n	8005c42 <UART_SetConfig+0x19a>
 8005c14:	2b30      	cmp	r3, #48	@ 0x30
 8005c16:	d818      	bhi.n	8005c4a <UART_SetConfig+0x1a2>
 8005c18:	2b20      	cmp	r3, #32
 8005c1a:	d00a      	beq.n	8005c32 <UART_SetConfig+0x18a>
 8005c1c:	2b20      	cmp	r3, #32
 8005c1e:	d814      	bhi.n	8005c4a <UART_SetConfig+0x1a2>
 8005c20:	2b00      	cmp	r3, #0
 8005c22:	d002      	beq.n	8005c2a <UART_SetConfig+0x182>
 8005c24:	2b10      	cmp	r3, #16
 8005c26:	d008      	beq.n	8005c3a <UART_SetConfig+0x192>
 8005c28:	e00f      	b.n	8005c4a <UART_SetConfig+0x1a2>
 8005c2a:	2300      	movs	r3, #0
 8005c2c:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005c30:	e06d      	b.n	8005d0e <UART_SetConfig+0x266>
 8005c32:	2302      	movs	r3, #2
 8005c34:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005c38:	e069      	b.n	8005d0e <UART_SetConfig+0x266>
 8005c3a:	2304      	movs	r3, #4
 8005c3c:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005c40:	e065      	b.n	8005d0e <UART_SetConfig+0x266>
 8005c42:	2308      	movs	r3, #8
 8005c44:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005c48:	e061      	b.n	8005d0e <UART_SetConfig+0x266>
 8005c4a:	2310      	movs	r3, #16
 8005c4c:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005c50:	e05d      	b.n	8005d0e <UART_SetConfig+0x266>
 8005c52:	68fb      	ldr	r3, [r7, #12]
 8005c54:	681b      	ldr	r3, [r3, #0]
 8005c56:	4a4b      	ldr	r2, [pc, #300]	@ (8005d84 <UART_SetConfig+0x2dc>)
 8005c58:	4293      	cmp	r3, r2
 8005c5a:	d125      	bne.n	8005ca8 <UART_SetConfig+0x200>
 8005c5c:	4b46      	ldr	r3, [pc, #280]	@ (8005d78 <UART_SetConfig+0x2d0>)
 8005c5e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005c62:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8005c66:	2bc0      	cmp	r3, #192	@ 0xc0
 8005c68:	d016      	beq.n	8005c98 <UART_SetConfig+0x1f0>
 8005c6a:	2bc0      	cmp	r3, #192	@ 0xc0
 8005c6c:	d818      	bhi.n	8005ca0 <UART_SetConfig+0x1f8>
 8005c6e:	2b80      	cmp	r3, #128	@ 0x80
 8005c70:	d00a      	beq.n	8005c88 <UART_SetConfig+0x1e0>
 8005c72:	2b80      	cmp	r3, #128	@ 0x80
 8005c74:	d814      	bhi.n	8005ca0 <UART_SetConfig+0x1f8>
 8005c76:	2b00      	cmp	r3, #0
 8005c78:	d002      	beq.n	8005c80 <UART_SetConfig+0x1d8>
 8005c7a:	2b40      	cmp	r3, #64	@ 0x40
 8005c7c:	d008      	beq.n	8005c90 <UART_SetConfig+0x1e8>
 8005c7e:	e00f      	b.n	8005ca0 <UART_SetConfig+0x1f8>
 8005c80:	2300      	movs	r3, #0
 8005c82:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005c86:	e042      	b.n	8005d0e <UART_SetConfig+0x266>
 8005c88:	2302      	movs	r3, #2
 8005c8a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005c8e:	e03e      	b.n	8005d0e <UART_SetConfig+0x266>
 8005c90:	2304      	movs	r3, #4
 8005c92:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005c96:	e03a      	b.n	8005d0e <UART_SetConfig+0x266>
 8005c98:	2308      	movs	r3, #8
 8005c9a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005c9e:	e036      	b.n	8005d0e <UART_SetConfig+0x266>
 8005ca0:	2310      	movs	r3, #16
 8005ca2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005ca6:	e032      	b.n	8005d0e <UART_SetConfig+0x266>
 8005ca8:	68fb      	ldr	r3, [r7, #12]
 8005caa:	681b      	ldr	r3, [r3, #0]
 8005cac:	4a30      	ldr	r2, [pc, #192]	@ (8005d70 <UART_SetConfig+0x2c8>)
 8005cae:	4293      	cmp	r3, r2
 8005cb0:	d12a      	bne.n	8005d08 <UART_SetConfig+0x260>
 8005cb2:	4b31      	ldr	r3, [pc, #196]	@ (8005d78 <UART_SetConfig+0x2d0>)
 8005cb4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005cb8:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8005cbc:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8005cc0:	d01a      	beq.n	8005cf8 <UART_SetConfig+0x250>
 8005cc2:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8005cc6:	d81b      	bhi.n	8005d00 <UART_SetConfig+0x258>
 8005cc8:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005ccc:	d00c      	beq.n	8005ce8 <UART_SetConfig+0x240>
 8005cce:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005cd2:	d815      	bhi.n	8005d00 <UART_SetConfig+0x258>
 8005cd4:	2b00      	cmp	r3, #0
 8005cd6:	d003      	beq.n	8005ce0 <UART_SetConfig+0x238>
 8005cd8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005cdc:	d008      	beq.n	8005cf0 <UART_SetConfig+0x248>
 8005cde:	e00f      	b.n	8005d00 <UART_SetConfig+0x258>
 8005ce0:	2300      	movs	r3, #0
 8005ce2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005ce6:	e012      	b.n	8005d0e <UART_SetConfig+0x266>
 8005ce8:	2302      	movs	r3, #2
 8005cea:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005cee:	e00e      	b.n	8005d0e <UART_SetConfig+0x266>
 8005cf0:	2304      	movs	r3, #4
 8005cf2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005cf6:	e00a      	b.n	8005d0e <UART_SetConfig+0x266>
 8005cf8:	2308      	movs	r3, #8
 8005cfa:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005cfe:	e006      	b.n	8005d0e <UART_SetConfig+0x266>
 8005d00:	2310      	movs	r3, #16
 8005d02:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005d06:	e002      	b.n	8005d0e <UART_SetConfig+0x266>
 8005d08:	2310      	movs	r3, #16
 8005d0a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8005d0e:	68fb      	ldr	r3, [r7, #12]
 8005d10:	681b      	ldr	r3, [r3, #0]
 8005d12:	4a17      	ldr	r2, [pc, #92]	@ (8005d70 <UART_SetConfig+0x2c8>)
 8005d14:	4293      	cmp	r3, r2
 8005d16:	f040 808b 	bne.w	8005e30 <UART_SetConfig+0x388>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8005d1a:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8005d1e:	2b08      	cmp	r3, #8
 8005d20:	d834      	bhi.n	8005d8c <UART_SetConfig+0x2e4>
 8005d22:	a201      	add	r2, pc, #4	@ (adr r2, 8005d28 <UART_SetConfig+0x280>)
 8005d24:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005d28:	08005d4d 	.word	0x08005d4d
 8005d2c:	08005d8d 	.word	0x08005d8d
 8005d30:	08005d55 	.word	0x08005d55
 8005d34:	08005d8d 	.word	0x08005d8d
 8005d38:	08005d5b 	.word	0x08005d5b
 8005d3c:	08005d8d 	.word	0x08005d8d
 8005d40:	08005d8d 	.word	0x08005d8d
 8005d44:	08005d8d 	.word	0x08005d8d
 8005d48:	08005d63 	.word	0x08005d63
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005d4c:	f7fd fa94 	bl	8003278 <HAL_RCC_GetPCLK1Freq>
 8005d50:	61f8      	str	r0, [r7, #28]
        break;
 8005d52:	e021      	b.n	8005d98 <UART_SetConfig+0x2f0>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005d54:	4b0c      	ldr	r3, [pc, #48]	@ (8005d88 <UART_SetConfig+0x2e0>)
 8005d56:	61fb      	str	r3, [r7, #28]
        break;
 8005d58:	e01e      	b.n	8005d98 <UART_SetConfig+0x2f0>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005d5a:	f7fd f9f5 	bl	8003148 <HAL_RCC_GetSysClockFreq>
 8005d5e:	61f8      	str	r0, [r7, #28]
        break;
 8005d60:	e01a      	b.n	8005d98 <UART_SetConfig+0x2f0>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005d62:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005d66:	61fb      	str	r3, [r7, #28]
        break;
 8005d68:	e016      	b.n	8005d98 <UART_SetConfig+0x2f0>
 8005d6a:	bf00      	nop
 8005d6c:	efff69f3 	.word	0xefff69f3
 8005d70:	40008000 	.word	0x40008000
 8005d74:	40013800 	.word	0x40013800
 8005d78:	40021000 	.word	0x40021000
 8005d7c:	40004400 	.word	0x40004400
 8005d80:	40004800 	.word	0x40004800
 8005d84:	40004c00 	.word	0x40004c00
 8005d88:	00f42400 	.word	0x00f42400
      default:
        pclk = 0U;
 8005d8c:	2300      	movs	r3, #0
 8005d8e:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8005d90:	2301      	movs	r3, #1
 8005d92:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8005d96:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8005d98:	69fb      	ldr	r3, [r7, #28]
 8005d9a:	2b00      	cmp	r3, #0
 8005d9c:	f000 80fa 	beq.w	8005f94 <UART_SetConfig+0x4ec>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8005da0:	68fb      	ldr	r3, [r7, #12]
 8005da2:	685a      	ldr	r2, [r3, #4]
 8005da4:	4613      	mov	r3, r2
 8005da6:	005b      	lsls	r3, r3, #1
 8005da8:	4413      	add	r3, r2
 8005daa:	69fa      	ldr	r2, [r7, #28]
 8005dac:	429a      	cmp	r2, r3
 8005dae:	d305      	bcc.n	8005dbc <UART_SetConfig+0x314>
          (pclk > (4096U * huart->Init.BaudRate)))
 8005db0:	68fb      	ldr	r3, [r7, #12]
 8005db2:	685b      	ldr	r3, [r3, #4]
 8005db4:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8005db6:	69fa      	ldr	r2, [r7, #28]
 8005db8:	429a      	cmp	r2, r3
 8005dba:	d903      	bls.n	8005dc4 <UART_SetConfig+0x31c>
      {
        ret = HAL_ERROR;
 8005dbc:	2301      	movs	r3, #1
 8005dbe:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8005dc2:	e0e7      	b.n	8005f94 <UART_SetConfig+0x4ec>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 8005dc4:	69fb      	ldr	r3, [r7, #28]
 8005dc6:	2200      	movs	r2, #0
 8005dc8:	461c      	mov	r4, r3
 8005dca:	4615      	mov	r5, r2
 8005dcc:	f04f 0200 	mov.w	r2, #0
 8005dd0:	f04f 0300 	mov.w	r3, #0
 8005dd4:	022b      	lsls	r3, r5, #8
 8005dd6:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 8005dda:	0222      	lsls	r2, r4, #8
 8005ddc:	68f9      	ldr	r1, [r7, #12]
 8005dde:	6849      	ldr	r1, [r1, #4]
 8005de0:	0849      	lsrs	r1, r1, #1
 8005de2:	2000      	movs	r0, #0
 8005de4:	4688      	mov	r8, r1
 8005de6:	4681      	mov	r9, r0
 8005de8:	eb12 0a08 	adds.w	sl, r2, r8
 8005dec:	eb43 0b09 	adc.w	fp, r3, r9
 8005df0:	68fb      	ldr	r3, [r7, #12]
 8005df2:	685b      	ldr	r3, [r3, #4]
 8005df4:	2200      	movs	r2, #0
 8005df6:	603b      	str	r3, [r7, #0]
 8005df8:	607a      	str	r2, [r7, #4]
 8005dfa:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005dfe:	4650      	mov	r0, sl
 8005e00:	4659      	mov	r1, fp
 8005e02:	f7fa fd2b 	bl	800085c <__aeabi_uldivmod>
 8005e06:	4602      	mov	r2, r0
 8005e08:	460b      	mov	r3, r1
 8005e0a:	4613      	mov	r3, r2
 8005e0c:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8005e0e:	69bb      	ldr	r3, [r7, #24]
 8005e10:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8005e14:	d308      	bcc.n	8005e28 <UART_SetConfig+0x380>
 8005e16:	69bb      	ldr	r3, [r7, #24]
 8005e18:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8005e1c:	d204      	bcs.n	8005e28 <UART_SetConfig+0x380>
        {
          huart->Instance->BRR = usartdiv;
 8005e1e:	68fb      	ldr	r3, [r7, #12]
 8005e20:	681b      	ldr	r3, [r3, #0]
 8005e22:	69ba      	ldr	r2, [r7, #24]
 8005e24:	60da      	str	r2, [r3, #12]
 8005e26:	e0b5      	b.n	8005f94 <UART_SetConfig+0x4ec>
        }
        else
        {
          ret = HAL_ERROR;
 8005e28:	2301      	movs	r3, #1
 8005e2a:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8005e2e:	e0b1      	b.n	8005f94 <UART_SetConfig+0x4ec>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005e30:	68fb      	ldr	r3, [r7, #12]
 8005e32:	69db      	ldr	r3, [r3, #28]
 8005e34:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005e38:	d15d      	bne.n	8005ef6 <UART_SetConfig+0x44e>
  {
    switch (clocksource)
 8005e3a:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8005e3e:	2b08      	cmp	r3, #8
 8005e40:	d827      	bhi.n	8005e92 <UART_SetConfig+0x3ea>
 8005e42:	a201      	add	r2, pc, #4	@ (adr r2, 8005e48 <UART_SetConfig+0x3a0>)
 8005e44:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005e48:	08005e6d 	.word	0x08005e6d
 8005e4c:	08005e75 	.word	0x08005e75
 8005e50:	08005e7d 	.word	0x08005e7d
 8005e54:	08005e93 	.word	0x08005e93
 8005e58:	08005e83 	.word	0x08005e83
 8005e5c:	08005e93 	.word	0x08005e93
 8005e60:	08005e93 	.word	0x08005e93
 8005e64:	08005e93 	.word	0x08005e93
 8005e68:	08005e8b 	.word	0x08005e8b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005e6c:	f7fd fa04 	bl	8003278 <HAL_RCC_GetPCLK1Freq>
 8005e70:	61f8      	str	r0, [r7, #28]
        break;
 8005e72:	e014      	b.n	8005e9e <UART_SetConfig+0x3f6>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8005e74:	f7fd fa16 	bl	80032a4 <HAL_RCC_GetPCLK2Freq>
 8005e78:	61f8      	str	r0, [r7, #28]
        break;
 8005e7a:	e010      	b.n	8005e9e <UART_SetConfig+0x3f6>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005e7c:	4b4c      	ldr	r3, [pc, #304]	@ (8005fb0 <UART_SetConfig+0x508>)
 8005e7e:	61fb      	str	r3, [r7, #28]
        break;
 8005e80:	e00d      	b.n	8005e9e <UART_SetConfig+0x3f6>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005e82:	f7fd f961 	bl	8003148 <HAL_RCC_GetSysClockFreq>
 8005e86:	61f8      	str	r0, [r7, #28]
        break;
 8005e88:	e009      	b.n	8005e9e <UART_SetConfig+0x3f6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005e8a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005e8e:	61fb      	str	r3, [r7, #28]
        break;
 8005e90:	e005      	b.n	8005e9e <UART_SetConfig+0x3f6>
      default:
        pclk = 0U;
 8005e92:	2300      	movs	r3, #0
 8005e94:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8005e96:	2301      	movs	r3, #1
 8005e98:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8005e9c:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8005e9e:	69fb      	ldr	r3, [r7, #28]
 8005ea0:	2b00      	cmp	r3, #0
 8005ea2:	d077      	beq.n	8005f94 <UART_SetConfig+0x4ec>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8005ea4:	69fb      	ldr	r3, [r7, #28]
 8005ea6:	005a      	lsls	r2, r3, #1
 8005ea8:	68fb      	ldr	r3, [r7, #12]
 8005eaa:	685b      	ldr	r3, [r3, #4]
 8005eac:	085b      	lsrs	r3, r3, #1
 8005eae:	441a      	add	r2, r3
 8005eb0:	68fb      	ldr	r3, [r7, #12]
 8005eb2:	685b      	ldr	r3, [r3, #4]
 8005eb4:	fbb2 f3f3 	udiv	r3, r2, r3
 8005eb8:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005eba:	69bb      	ldr	r3, [r7, #24]
 8005ebc:	2b0f      	cmp	r3, #15
 8005ebe:	d916      	bls.n	8005eee <UART_SetConfig+0x446>
 8005ec0:	69bb      	ldr	r3, [r7, #24]
 8005ec2:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005ec6:	d212      	bcs.n	8005eee <UART_SetConfig+0x446>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8005ec8:	69bb      	ldr	r3, [r7, #24]
 8005eca:	b29b      	uxth	r3, r3
 8005ecc:	f023 030f 	bic.w	r3, r3, #15
 8005ed0:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8005ed2:	69bb      	ldr	r3, [r7, #24]
 8005ed4:	085b      	lsrs	r3, r3, #1
 8005ed6:	b29b      	uxth	r3, r3
 8005ed8:	f003 0307 	and.w	r3, r3, #7
 8005edc:	b29a      	uxth	r2, r3
 8005ede:	8afb      	ldrh	r3, [r7, #22]
 8005ee0:	4313      	orrs	r3, r2
 8005ee2:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 8005ee4:	68fb      	ldr	r3, [r7, #12]
 8005ee6:	681b      	ldr	r3, [r3, #0]
 8005ee8:	8afa      	ldrh	r2, [r7, #22]
 8005eea:	60da      	str	r2, [r3, #12]
 8005eec:	e052      	b.n	8005f94 <UART_SetConfig+0x4ec>
      }
      else
      {
        ret = HAL_ERROR;
 8005eee:	2301      	movs	r3, #1
 8005ef0:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8005ef4:	e04e      	b.n	8005f94 <UART_SetConfig+0x4ec>
      }
    }
  }
  else
  {
    switch (clocksource)
 8005ef6:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8005efa:	2b08      	cmp	r3, #8
 8005efc:	d827      	bhi.n	8005f4e <UART_SetConfig+0x4a6>
 8005efe:	a201      	add	r2, pc, #4	@ (adr r2, 8005f04 <UART_SetConfig+0x45c>)
 8005f00:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005f04:	08005f29 	.word	0x08005f29
 8005f08:	08005f31 	.word	0x08005f31
 8005f0c:	08005f39 	.word	0x08005f39
 8005f10:	08005f4f 	.word	0x08005f4f
 8005f14:	08005f3f 	.word	0x08005f3f
 8005f18:	08005f4f 	.word	0x08005f4f
 8005f1c:	08005f4f 	.word	0x08005f4f
 8005f20:	08005f4f 	.word	0x08005f4f
 8005f24:	08005f47 	.word	0x08005f47
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005f28:	f7fd f9a6 	bl	8003278 <HAL_RCC_GetPCLK1Freq>
 8005f2c:	61f8      	str	r0, [r7, #28]
        break;
 8005f2e:	e014      	b.n	8005f5a <UART_SetConfig+0x4b2>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8005f30:	f7fd f9b8 	bl	80032a4 <HAL_RCC_GetPCLK2Freq>
 8005f34:	61f8      	str	r0, [r7, #28]
        break;
 8005f36:	e010      	b.n	8005f5a <UART_SetConfig+0x4b2>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005f38:	4b1d      	ldr	r3, [pc, #116]	@ (8005fb0 <UART_SetConfig+0x508>)
 8005f3a:	61fb      	str	r3, [r7, #28]
        break;
 8005f3c:	e00d      	b.n	8005f5a <UART_SetConfig+0x4b2>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005f3e:	f7fd f903 	bl	8003148 <HAL_RCC_GetSysClockFreq>
 8005f42:	61f8      	str	r0, [r7, #28]
        break;
 8005f44:	e009      	b.n	8005f5a <UART_SetConfig+0x4b2>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005f46:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005f4a:	61fb      	str	r3, [r7, #28]
        break;
 8005f4c:	e005      	b.n	8005f5a <UART_SetConfig+0x4b2>
      default:
        pclk = 0U;
 8005f4e:	2300      	movs	r3, #0
 8005f50:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8005f52:	2301      	movs	r3, #1
 8005f54:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8005f58:	bf00      	nop
    }

    if (pclk != 0U)
 8005f5a:	69fb      	ldr	r3, [r7, #28]
 8005f5c:	2b00      	cmp	r3, #0
 8005f5e:	d019      	beq.n	8005f94 <UART_SetConfig+0x4ec>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8005f60:	68fb      	ldr	r3, [r7, #12]
 8005f62:	685b      	ldr	r3, [r3, #4]
 8005f64:	085a      	lsrs	r2, r3, #1
 8005f66:	69fb      	ldr	r3, [r7, #28]
 8005f68:	441a      	add	r2, r3
 8005f6a:	68fb      	ldr	r3, [r7, #12]
 8005f6c:	685b      	ldr	r3, [r3, #4]
 8005f6e:	fbb2 f3f3 	udiv	r3, r2, r3
 8005f72:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005f74:	69bb      	ldr	r3, [r7, #24]
 8005f76:	2b0f      	cmp	r3, #15
 8005f78:	d909      	bls.n	8005f8e <UART_SetConfig+0x4e6>
 8005f7a:	69bb      	ldr	r3, [r7, #24]
 8005f7c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005f80:	d205      	bcs.n	8005f8e <UART_SetConfig+0x4e6>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8005f82:	69bb      	ldr	r3, [r7, #24]
 8005f84:	b29a      	uxth	r2, r3
 8005f86:	68fb      	ldr	r3, [r7, #12]
 8005f88:	681b      	ldr	r3, [r3, #0]
 8005f8a:	60da      	str	r2, [r3, #12]
 8005f8c:	e002      	b.n	8005f94 <UART_SetConfig+0x4ec>
      }
      else
      {
        ret = HAL_ERROR;
 8005f8e:	2301      	movs	r3, #1
 8005f90:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8005f94:	68fb      	ldr	r3, [r7, #12]
 8005f96:	2200      	movs	r2, #0
 8005f98:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 8005f9a:	68fb      	ldr	r3, [r7, #12]
 8005f9c:	2200      	movs	r2, #0
 8005f9e:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 8005fa0:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
}
 8005fa4:	4618      	mov	r0, r3
 8005fa6:	3728      	adds	r7, #40	@ 0x28
 8005fa8:	46bd      	mov	sp, r7
 8005faa:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005fae:	bf00      	nop
 8005fb0:	00f42400 	.word	0x00f42400

08005fb4 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8005fb4:	b480      	push	{r7}
 8005fb6:	b083      	sub	sp, #12
 8005fb8:	af00      	add	r7, sp, #0
 8005fba:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8005fbc:	687b      	ldr	r3, [r7, #4]
 8005fbe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005fc0:	f003 0308 	and.w	r3, r3, #8
 8005fc4:	2b00      	cmp	r3, #0
 8005fc6:	d00a      	beq.n	8005fde <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8005fc8:	687b      	ldr	r3, [r7, #4]
 8005fca:	681b      	ldr	r3, [r3, #0]
 8005fcc:	685b      	ldr	r3, [r3, #4]
 8005fce:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8005fd2:	687b      	ldr	r3, [r7, #4]
 8005fd4:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8005fd6:	687b      	ldr	r3, [r7, #4]
 8005fd8:	681b      	ldr	r3, [r3, #0]
 8005fda:	430a      	orrs	r2, r1
 8005fdc:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8005fde:	687b      	ldr	r3, [r7, #4]
 8005fe0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005fe2:	f003 0301 	and.w	r3, r3, #1
 8005fe6:	2b00      	cmp	r3, #0
 8005fe8:	d00a      	beq.n	8006000 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8005fea:	687b      	ldr	r3, [r7, #4]
 8005fec:	681b      	ldr	r3, [r3, #0]
 8005fee:	685b      	ldr	r3, [r3, #4]
 8005ff0:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8005ff4:	687b      	ldr	r3, [r7, #4]
 8005ff6:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8005ff8:	687b      	ldr	r3, [r7, #4]
 8005ffa:	681b      	ldr	r3, [r3, #0]
 8005ffc:	430a      	orrs	r2, r1
 8005ffe:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8006000:	687b      	ldr	r3, [r7, #4]
 8006002:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006004:	f003 0302 	and.w	r3, r3, #2
 8006008:	2b00      	cmp	r3, #0
 800600a:	d00a      	beq.n	8006022 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800600c:	687b      	ldr	r3, [r7, #4]
 800600e:	681b      	ldr	r3, [r3, #0]
 8006010:	685b      	ldr	r3, [r3, #4]
 8006012:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8006016:	687b      	ldr	r3, [r7, #4]
 8006018:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800601a:	687b      	ldr	r3, [r7, #4]
 800601c:	681b      	ldr	r3, [r3, #0]
 800601e:	430a      	orrs	r2, r1
 8006020:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8006022:	687b      	ldr	r3, [r7, #4]
 8006024:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006026:	f003 0304 	and.w	r3, r3, #4
 800602a:	2b00      	cmp	r3, #0
 800602c:	d00a      	beq.n	8006044 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800602e:	687b      	ldr	r3, [r7, #4]
 8006030:	681b      	ldr	r3, [r3, #0]
 8006032:	685b      	ldr	r3, [r3, #4]
 8006034:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8006038:	687b      	ldr	r3, [r7, #4]
 800603a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800603c:	687b      	ldr	r3, [r7, #4]
 800603e:	681b      	ldr	r3, [r3, #0]
 8006040:	430a      	orrs	r2, r1
 8006042:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8006044:	687b      	ldr	r3, [r7, #4]
 8006046:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006048:	f003 0310 	and.w	r3, r3, #16
 800604c:	2b00      	cmp	r3, #0
 800604e:	d00a      	beq.n	8006066 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8006050:	687b      	ldr	r3, [r7, #4]
 8006052:	681b      	ldr	r3, [r3, #0]
 8006054:	689b      	ldr	r3, [r3, #8]
 8006056:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800605a:	687b      	ldr	r3, [r7, #4]
 800605c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800605e:	687b      	ldr	r3, [r7, #4]
 8006060:	681b      	ldr	r3, [r3, #0]
 8006062:	430a      	orrs	r2, r1
 8006064:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8006066:	687b      	ldr	r3, [r7, #4]
 8006068:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800606a:	f003 0320 	and.w	r3, r3, #32
 800606e:	2b00      	cmp	r3, #0
 8006070:	d00a      	beq.n	8006088 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8006072:	687b      	ldr	r3, [r7, #4]
 8006074:	681b      	ldr	r3, [r3, #0]
 8006076:	689b      	ldr	r3, [r3, #8]
 8006078:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 800607c:	687b      	ldr	r3, [r7, #4]
 800607e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8006080:	687b      	ldr	r3, [r7, #4]
 8006082:	681b      	ldr	r3, [r3, #0]
 8006084:	430a      	orrs	r2, r1
 8006086:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8006088:	687b      	ldr	r3, [r7, #4]
 800608a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800608c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006090:	2b00      	cmp	r3, #0
 8006092:	d01a      	beq.n	80060ca <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8006094:	687b      	ldr	r3, [r7, #4]
 8006096:	681b      	ldr	r3, [r3, #0]
 8006098:	685b      	ldr	r3, [r3, #4]
 800609a:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800609e:	687b      	ldr	r3, [r7, #4]
 80060a0:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80060a2:	687b      	ldr	r3, [r7, #4]
 80060a4:	681b      	ldr	r3, [r3, #0]
 80060a6:	430a      	orrs	r2, r1
 80060a8:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80060aa:	687b      	ldr	r3, [r7, #4]
 80060ac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80060ae:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80060b2:	d10a      	bne.n	80060ca <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80060b4:	687b      	ldr	r3, [r7, #4]
 80060b6:	681b      	ldr	r3, [r3, #0]
 80060b8:	685b      	ldr	r3, [r3, #4]
 80060ba:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 80060be:	687b      	ldr	r3, [r7, #4]
 80060c0:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80060c2:	687b      	ldr	r3, [r7, #4]
 80060c4:	681b      	ldr	r3, [r3, #0]
 80060c6:	430a      	orrs	r2, r1
 80060c8:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80060ca:	687b      	ldr	r3, [r7, #4]
 80060cc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80060ce:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80060d2:	2b00      	cmp	r3, #0
 80060d4:	d00a      	beq.n	80060ec <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80060d6:	687b      	ldr	r3, [r7, #4]
 80060d8:	681b      	ldr	r3, [r3, #0]
 80060da:	685b      	ldr	r3, [r3, #4]
 80060dc:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 80060e0:	687b      	ldr	r3, [r7, #4]
 80060e2:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 80060e4:	687b      	ldr	r3, [r7, #4]
 80060e6:	681b      	ldr	r3, [r3, #0]
 80060e8:	430a      	orrs	r2, r1
 80060ea:	605a      	str	r2, [r3, #4]
  }
}
 80060ec:	bf00      	nop
 80060ee:	370c      	adds	r7, #12
 80060f0:	46bd      	mov	sp, r7
 80060f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060f6:	4770      	bx	lr

080060f8 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80060f8:	b580      	push	{r7, lr}
 80060fa:	b098      	sub	sp, #96	@ 0x60
 80060fc:	af02      	add	r7, sp, #8
 80060fe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006100:	687b      	ldr	r3, [r7, #4]
 8006102:	2200      	movs	r2, #0
 8006104:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8006108:	f7fb ff5a 	bl	8001fc0 <HAL_GetTick>
 800610c:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800610e:	687b      	ldr	r3, [r7, #4]
 8006110:	681b      	ldr	r3, [r3, #0]
 8006112:	681b      	ldr	r3, [r3, #0]
 8006114:	f003 0308 	and.w	r3, r3, #8
 8006118:	2b08      	cmp	r3, #8
 800611a:	d12e      	bne.n	800617a <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800611c:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8006120:	9300      	str	r3, [sp, #0]
 8006122:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8006124:	2200      	movs	r2, #0
 8006126:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800612a:	6878      	ldr	r0, [r7, #4]
 800612c:	f000 f88c 	bl	8006248 <UART_WaitOnFlagUntilTimeout>
 8006130:	4603      	mov	r3, r0
 8006132:	2b00      	cmp	r3, #0
 8006134:	d021      	beq.n	800617a <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8006136:	687b      	ldr	r3, [r7, #4]
 8006138:	681b      	ldr	r3, [r3, #0]
 800613a:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800613c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800613e:	e853 3f00 	ldrex	r3, [r3]
 8006142:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8006144:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006146:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800614a:	653b      	str	r3, [r7, #80]	@ 0x50
 800614c:	687b      	ldr	r3, [r7, #4]
 800614e:	681b      	ldr	r3, [r3, #0]
 8006150:	461a      	mov	r2, r3
 8006152:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8006154:	647b      	str	r3, [r7, #68]	@ 0x44
 8006156:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006158:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800615a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800615c:	e841 2300 	strex	r3, r2, [r1]
 8006160:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8006162:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006164:	2b00      	cmp	r3, #0
 8006166:	d1e6      	bne.n	8006136 <UART_CheckIdleState+0x3e>
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 8006168:	687b      	ldr	r3, [r7, #4]
 800616a:	2220      	movs	r2, #32
 800616c:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 800616e:	687b      	ldr	r3, [r7, #4]
 8006170:	2200      	movs	r2, #0
 8006172:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8006176:	2303      	movs	r3, #3
 8006178:	e062      	b.n	8006240 <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800617a:	687b      	ldr	r3, [r7, #4]
 800617c:	681b      	ldr	r3, [r3, #0]
 800617e:	681b      	ldr	r3, [r3, #0]
 8006180:	f003 0304 	and.w	r3, r3, #4
 8006184:	2b04      	cmp	r3, #4
 8006186:	d149      	bne.n	800621c <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006188:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800618c:	9300      	str	r3, [sp, #0]
 800618e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8006190:	2200      	movs	r2, #0
 8006192:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8006196:	6878      	ldr	r0, [r7, #4]
 8006198:	f000 f856 	bl	8006248 <UART_WaitOnFlagUntilTimeout>
 800619c:	4603      	mov	r3, r0
 800619e:	2b00      	cmp	r3, #0
 80061a0:	d03c      	beq.n	800621c <UART_CheckIdleState+0x124>
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80061a2:	687b      	ldr	r3, [r7, #4]
 80061a4:	681b      	ldr	r3, [r3, #0]
 80061a6:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80061a8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80061aa:	e853 3f00 	ldrex	r3, [r3]
 80061ae:	623b      	str	r3, [r7, #32]
   return(result);
 80061b0:	6a3b      	ldr	r3, [r7, #32]
 80061b2:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80061b6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80061b8:	687b      	ldr	r3, [r7, #4]
 80061ba:	681b      	ldr	r3, [r3, #0]
 80061bc:	461a      	mov	r2, r3
 80061be:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80061c0:	633b      	str	r3, [r7, #48]	@ 0x30
 80061c2:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80061c4:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80061c6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80061c8:	e841 2300 	strex	r3, r2, [r1]
 80061cc:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80061ce:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80061d0:	2b00      	cmp	r3, #0
 80061d2:	d1e6      	bne.n	80061a2 <UART_CheckIdleState+0xaa>
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80061d4:	687b      	ldr	r3, [r7, #4]
 80061d6:	681b      	ldr	r3, [r3, #0]
 80061d8:	3308      	adds	r3, #8
 80061da:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80061dc:	693b      	ldr	r3, [r7, #16]
 80061de:	e853 3f00 	ldrex	r3, [r3]
 80061e2:	60fb      	str	r3, [r7, #12]
   return(result);
 80061e4:	68fb      	ldr	r3, [r7, #12]
 80061e6:	f023 0301 	bic.w	r3, r3, #1
 80061ea:	64bb      	str	r3, [r7, #72]	@ 0x48
 80061ec:	687b      	ldr	r3, [r7, #4]
 80061ee:	681b      	ldr	r3, [r3, #0]
 80061f0:	3308      	adds	r3, #8
 80061f2:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80061f4:	61fa      	str	r2, [r7, #28]
 80061f6:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80061f8:	69b9      	ldr	r1, [r7, #24]
 80061fa:	69fa      	ldr	r2, [r7, #28]
 80061fc:	e841 2300 	strex	r3, r2, [r1]
 8006200:	617b      	str	r3, [r7, #20]
   return(result);
 8006202:	697b      	ldr	r3, [r7, #20]
 8006204:	2b00      	cmp	r3, #0
 8006206:	d1e5      	bne.n	80061d4 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 8006208:	687b      	ldr	r3, [r7, #4]
 800620a:	2220      	movs	r2, #32
 800620c:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      __HAL_UNLOCK(huart);
 8006210:	687b      	ldr	r3, [r7, #4]
 8006212:	2200      	movs	r2, #0
 8006214:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8006218:	2303      	movs	r3, #3
 800621a:	e011      	b.n	8006240 <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800621c:	687b      	ldr	r3, [r7, #4]
 800621e:	2220      	movs	r2, #32
 8006220:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8006222:	687b      	ldr	r3, [r7, #4]
 8006224:	2220      	movs	r2, #32
 8006226:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800622a:	687b      	ldr	r3, [r7, #4]
 800622c:	2200      	movs	r2, #0
 800622e:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006230:	687b      	ldr	r3, [r7, #4]
 8006232:	2200      	movs	r2, #0
 8006234:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 8006236:	687b      	ldr	r3, [r7, #4]
 8006238:	2200      	movs	r2, #0
 800623a:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 800623e:	2300      	movs	r3, #0
}
 8006240:	4618      	mov	r0, r3
 8006242:	3758      	adds	r7, #88	@ 0x58
 8006244:	46bd      	mov	sp, r7
 8006246:	bd80      	pop	{r7, pc}

08006248 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8006248:	b580      	push	{r7, lr}
 800624a:	b084      	sub	sp, #16
 800624c:	af00      	add	r7, sp, #0
 800624e:	60f8      	str	r0, [r7, #12]
 8006250:	60b9      	str	r1, [r7, #8]
 8006252:	603b      	str	r3, [r7, #0]
 8006254:	4613      	mov	r3, r2
 8006256:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006258:	e04f      	b.n	80062fa <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800625a:	69bb      	ldr	r3, [r7, #24]
 800625c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006260:	d04b      	beq.n	80062fa <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006262:	f7fb fead 	bl	8001fc0 <HAL_GetTick>
 8006266:	4602      	mov	r2, r0
 8006268:	683b      	ldr	r3, [r7, #0]
 800626a:	1ad3      	subs	r3, r2, r3
 800626c:	69ba      	ldr	r2, [r7, #24]
 800626e:	429a      	cmp	r2, r3
 8006270:	d302      	bcc.n	8006278 <UART_WaitOnFlagUntilTimeout+0x30>
 8006272:	69bb      	ldr	r3, [r7, #24]
 8006274:	2b00      	cmp	r3, #0
 8006276:	d101      	bne.n	800627c <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8006278:	2303      	movs	r3, #3
 800627a:	e04e      	b.n	800631a <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800627c:	68fb      	ldr	r3, [r7, #12]
 800627e:	681b      	ldr	r3, [r3, #0]
 8006280:	681b      	ldr	r3, [r3, #0]
 8006282:	f003 0304 	and.w	r3, r3, #4
 8006286:	2b00      	cmp	r3, #0
 8006288:	d037      	beq.n	80062fa <UART_WaitOnFlagUntilTimeout+0xb2>
 800628a:	68bb      	ldr	r3, [r7, #8]
 800628c:	2b80      	cmp	r3, #128	@ 0x80
 800628e:	d034      	beq.n	80062fa <UART_WaitOnFlagUntilTimeout+0xb2>
 8006290:	68bb      	ldr	r3, [r7, #8]
 8006292:	2b40      	cmp	r3, #64	@ 0x40
 8006294:	d031      	beq.n	80062fa <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8006296:	68fb      	ldr	r3, [r7, #12]
 8006298:	681b      	ldr	r3, [r3, #0]
 800629a:	69db      	ldr	r3, [r3, #28]
 800629c:	f003 0308 	and.w	r3, r3, #8
 80062a0:	2b08      	cmp	r3, #8
 80062a2:	d110      	bne.n	80062c6 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80062a4:	68fb      	ldr	r3, [r7, #12]
 80062a6:	681b      	ldr	r3, [r3, #0]
 80062a8:	2208      	movs	r2, #8
 80062aa:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80062ac:	68f8      	ldr	r0, [r7, #12]
 80062ae:	f000 f8ff 	bl	80064b0 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80062b2:	68fb      	ldr	r3, [r7, #12]
 80062b4:	2208      	movs	r2, #8
 80062b6:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80062ba:	68fb      	ldr	r3, [r7, #12]
 80062bc:	2200      	movs	r2, #0
 80062be:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 80062c2:	2301      	movs	r3, #1
 80062c4:	e029      	b.n	800631a <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80062c6:	68fb      	ldr	r3, [r7, #12]
 80062c8:	681b      	ldr	r3, [r3, #0]
 80062ca:	69db      	ldr	r3, [r3, #28]
 80062cc:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80062d0:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80062d4:	d111      	bne.n	80062fa <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80062d6:	68fb      	ldr	r3, [r7, #12]
 80062d8:	681b      	ldr	r3, [r3, #0]
 80062da:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80062de:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80062e0:	68f8      	ldr	r0, [r7, #12]
 80062e2:	f000 f8e5 	bl	80064b0 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80062e6:	68fb      	ldr	r3, [r7, #12]
 80062e8:	2220      	movs	r2, #32
 80062ea:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80062ee:	68fb      	ldr	r3, [r7, #12]
 80062f0:	2200      	movs	r2, #0
 80062f2:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 80062f6:	2303      	movs	r3, #3
 80062f8:	e00f      	b.n	800631a <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80062fa:	68fb      	ldr	r3, [r7, #12]
 80062fc:	681b      	ldr	r3, [r3, #0]
 80062fe:	69da      	ldr	r2, [r3, #28]
 8006300:	68bb      	ldr	r3, [r7, #8]
 8006302:	4013      	ands	r3, r2
 8006304:	68ba      	ldr	r2, [r7, #8]
 8006306:	429a      	cmp	r2, r3
 8006308:	bf0c      	ite	eq
 800630a:	2301      	moveq	r3, #1
 800630c:	2300      	movne	r3, #0
 800630e:	b2db      	uxtb	r3, r3
 8006310:	461a      	mov	r2, r3
 8006312:	79fb      	ldrb	r3, [r7, #7]
 8006314:	429a      	cmp	r2, r3
 8006316:	d0a0      	beq.n	800625a <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8006318:	2300      	movs	r3, #0
}
 800631a:	4618      	mov	r0, r3
 800631c:	3710      	adds	r7, #16
 800631e:	46bd      	mov	sp, r7
 8006320:	bd80      	pop	{r7, pc}
	...

08006324 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8006324:	b480      	push	{r7}
 8006326:	b097      	sub	sp, #92	@ 0x5c
 8006328:	af00      	add	r7, sp, #0
 800632a:	60f8      	str	r0, [r7, #12]
 800632c:	60b9      	str	r1, [r7, #8]
 800632e:	4613      	mov	r3, r2
 8006330:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 8006332:	68fb      	ldr	r3, [r7, #12]
 8006334:	68ba      	ldr	r2, [r7, #8]
 8006336:	655a      	str	r2, [r3, #84]	@ 0x54
  huart->RxXferSize  = Size;
 8006338:	68fb      	ldr	r3, [r7, #12]
 800633a:	88fa      	ldrh	r2, [r7, #6]
 800633c:	f8a3 2058 	strh.w	r2, [r3, #88]	@ 0x58
  huart->RxXferCount = Size;
 8006340:	68fb      	ldr	r3, [r7, #12]
 8006342:	88fa      	ldrh	r2, [r7, #6]
 8006344:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
  huart->RxISR       = NULL;
 8006348:	68fb      	ldr	r3, [r7, #12]
 800634a:	2200      	movs	r2, #0
 800634c:	669a      	str	r2, [r3, #104]	@ 0x68

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 800634e:	68fb      	ldr	r3, [r7, #12]
 8006350:	689b      	ldr	r3, [r3, #8]
 8006352:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006356:	d10e      	bne.n	8006376 <UART_Start_Receive_IT+0x52>
 8006358:	68fb      	ldr	r3, [r7, #12]
 800635a:	691b      	ldr	r3, [r3, #16]
 800635c:	2b00      	cmp	r3, #0
 800635e:	d105      	bne.n	800636c <UART_Start_Receive_IT+0x48>
 8006360:	68fb      	ldr	r3, [r7, #12]
 8006362:	f240 12ff 	movw	r2, #511	@ 0x1ff
 8006366:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 800636a:	e02d      	b.n	80063c8 <UART_Start_Receive_IT+0xa4>
 800636c:	68fb      	ldr	r3, [r7, #12]
 800636e:	22ff      	movs	r2, #255	@ 0xff
 8006370:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8006374:	e028      	b.n	80063c8 <UART_Start_Receive_IT+0xa4>
 8006376:	68fb      	ldr	r3, [r7, #12]
 8006378:	689b      	ldr	r3, [r3, #8]
 800637a:	2b00      	cmp	r3, #0
 800637c:	d10d      	bne.n	800639a <UART_Start_Receive_IT+0x76>
 800637e:	68fb      	ldr	r3, [r7, #12]
 8006380:	691b      	ldr	r3, [r3, #16]
 8006382:	2b00      	cmp	r3, #0
 8006384:	d104      	bne.n	8006390 <UART_Start_Receive_IT+0x6c>
 8006386:	68fb      	ldr	r3, [r7, #12]
 8006388:	22ff      	movs	r2, #255	@ 0xff
 800638a:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 800638e:	e01b      	b.n	80063c8 <UART_Start_Receive_IT+0xa4>
 8006390:	68fb      	ldr	r3, [r7, #12]
 8006392:	227f      	movs	r2, #127	@ 0x7f
 8006394:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8006398:	e016      	b.n	80063c8 <UART_Start_Receive_IT+0xa4>
 800639a:	68fb      	ldr	r3, [r7, #12]
 800639c:	689b      	ldr	r3, [r3, #8]
 800639e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80063a2:	d10d      	bne.n	80063c0 <UART_Start_Receive_IT+0x9c>
 80063a4:	68fb      	ldr	r3, [r7, #12]
 80063a6:	691b      	ldr	r3, [r3, #16]
 80063a8:	2b00      	cmp	r3, #0
 80063aa:	d104      	bne.n	80063b6 <UART_Start_Receive_IT+0x92>
 80063ac:	68fb      	ldr	r3, [r7, #12]
 80063ae:	227f      	movs	r2, #127	@ 0x7f
 80063b0:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 80063b4:	e008      	b.n	80063c8 <UART_Start_Receive_IT+0xa4>
 80063b6:	68fb      	ldr	r3, [r7, #12]
 80063b8:	223f      	movs	r2, #63	@ 0x3f
 80063ba:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 80063be:	e003      	b.n	80063c8 <UART_Start_Receive_IT+0xa4>
 80063c0:	68fb      	ldr	r3, [r7, #12]
 80063c2:	2200      	movs	r2, #0
 80063c4:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80063c8:	68fb      	ldr	r3, [r7, #12]
 80063ca:	2200      	movs	r2, #0
 80063cc:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 80063d0:	68fb      	ldr	r3, [r7, #12]
 80063d2:	2222      	movs	r2, #34	@ 0x22
 80063d4:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80063d8:	68fb      	ldr	r3, [r7, #12]
 80063da:	681b      	ldr	r3, [r3, #0]
 80063dc:	3308      	adds	r3, #8
 80063de:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80063e0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80063e2:	e853 3f00 	ldrex	r3, [r3]
 80063e6:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80063e8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80063ea:	f043 0301 	orr.w	r3, r3, #1
 80063ee:	657b      	str	r3, [r7, #84]	@ 0x54
 80063f0:	68fb      	ldr	r3, [r7, #12]
 80063f2:	681b      	ldr	r3, [r3, #0]
 80063f4:	3308      	adds	r3, #8
 80063f6:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 80063f8:	64ba      	str	r2, [r7, #72]	@ 0x48
 80063fa:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80063fc:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 80063fe:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8006400:	e841 2300 	strex	r3, r2, [r1]
 8006404:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 8006406:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006408:	2b00      	cmp	r3, #0
 800640a:	d1e5      	bne.n	80063d8 <UART_Start_Receive_IT+0xb4>
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
    }
  }
#else
  /* Set the Rx ISR function pointer according to the data word length */
  if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800640c:	68fb      	ldr	r3, [r7, #12]
 800640e:	689b      	ldr	r3, [r3, #8]
 8006410:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006414:	d107      	bne.n	8006426 <UART_Start_Receive_IT+0x102>
 8006416:	68fb      	ldr	r3, [r7, #12]
 8006418:	691b      	ldr	r3, [r3, #16]
 800641a:	2b00      	cmp	r3, #0
 800641c:	d103      	bne.n	8006426 <UART_Start_Receive_IT+0x102>
  {
    huart->RxISR = UART_RxISR_16BIT;
 800641e:	68fb      	ldr	r3, [r7, #12]
 8006420:	4a21      	ldr	r2, [pc, #132]	@ (80064a8 <UART_Start_Receive_IT+0x184>)
 8006422:	669a      	str	r2, [r3, #104]	@ 0x68
 8006424:	e002      	b.n	800642c <UART_Start_Receive_IT+0x108>
  }
  else
  {
    huart->RxISR = UART_RxISR_8BIT;
 8006426:	68fb      	ldr	r3, [r7, #12]
 8006428:	4a20      	ldr	r2, [pc, #128]	@ (80064ac <UART_Start_Receive_IT+0x188>)
 800642a:	669a      	str	r2, [r3, #104]	@ 0x68
  }

  /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 800642c:	68fb      	ldr	r3, [r7, #12]
 800642e:	691b      	ldr	r3, [r3, #16]
 8006430:	2b00      	cmp	r3, #0
 8006432:	d019      	beq.n	8006468 <UART_Start_Receive_IT+0x144>
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE);
 8006434:	68fb      	ldr	r3, [r7, #12]
 8006436:	681b      	ldr	r3, [r3, #0]
 8006438:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800643a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800643c:	e853 3f00 	ldrex	r3, [r3]
 8006440:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8006442:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006444:	f443 7390 	orr.w	r3, r3, #288	@ 0x120
 8006448:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800644a:	68fb      	ldr	r3, [r7, #12]
 800644c:	681b      	ldr	r3, [r3, #0]
 800644e:	461a      	mov	r2, r3
 8006450:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006452:	637b      	str	r3, [r7, #52]	@ 0x34
 8006454:	633a      	str	r2, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006456:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8006458:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800645a:	e841 2300 	strex	r3, r2, [r1]
 800645e:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 8006460:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006462:	2b00      	cmp	r3, #0
 8006464:	d1e6      	bne.n	8006434 <UART_Start_Receive_IT+0x110>
 8006466:	e018      	b.n	800649a <UART_Start_Receive_IT+0x176>
  }
  else
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE);
 8006468:	68fb      	ldr	r3, [r7, #12]
 800646a:	681b      	ldr	r3, [r3, #0]
 800646c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800646e:	697b      	ldr	r3, [r7, #20]
 8006470:	e853 3f00 	ldrex	r3, [r3]
 8006474:	613b      	str	r3, [r7, #16]
   return(result);
 8006476:	693b      	ldr	r3, [r7, #16]
 8006478:	f043 0320 	orr.w	r3, r3, #32
 800647c:	653b      	str	r3, [r7, #80]	@ 0x50
 800647e:	68fb      	ldr	r3, [r7, #12]
 8006480:	681b      	ldr	r3, [r3, #0]
 8006482:	461a      	mov	r2, r3
 8006484:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8006486:	623b      	str	r3, [r7, #32]
 8006488:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800648a:	69f9      	ldr	r1, [r7, #28]
 800648c:	6a3a      	ldr	r2, [r7, #32]
 800648e:	e841 2300 	strex	r3, r2, [r1]
 8006492:	61bb      	str	r3, [r7, #24]
   return(result);
 8006494:	69bb      	ldr	r3, [r7, #24]
 8006496:	2b00      	cmp	r3, #0
 8006498:	d1e6      	bne.n	8006468 <UART_Start_Receive_IT+0x144>
  }
#endif /* USART_CR1_FIFOEN */
  return HAL_OK;
 800649a:	2300      	movs	r3, #0
}
 800649c:	4618      	mov	r0, r3
 800649e:	375c      	adds	r7, #92	@ 0x5c
 80064a0:	46bd      	mov	sp, r7
 80064a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064a6:	4770      	bx	lr
 80064a8:	080067b1 	.word	0x080067b1
 80064ac:	080065f1 	.word	0x080065f1

080064b0 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80064b0:	b480      	push	{r7}
 80064b2:	b095      	sub	sp, #84	@ 0x54
 80064b4:	af00      	add	r7, sp, #0
 80064b6:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80064b8:	687b      	ldr	r3, [r7, #4]
 80064ba:	681b      	ldr	r3, [r3, #0]
 80064bc:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80064be:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80064c0:	e853 3f00 	ldrex	r3, [r3]
 80064c4:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80064c6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80064c8:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80064cc:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80064ce:	687b      	ldr	r3, [r7, #4]
 80064d0:	681b      	ldr	r3, [r3, #0]
 80064d2:	461a      	mov	r2, r3
 80064d4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80064d6:	643b      	str	r3, [r7, #64]	@ 0x40
 80064d8:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80064da:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80064dc:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80064de:	e841 2300 	strex	r3, r2, [r1]
 80064e2:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80064e4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80064e6:	2b00      	cmp	r3, #0
 80064e8:	d1e6      	bne.n	80064b8 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80064ea:	687b      	ldr	r3, [r7, #4]
 80064ec:	681b      	ldr	r3, [r3, #0]
 80064ee:	3308      	adds	r3, #8
 80064f0:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80064f2:	6a3b      	ldr	r3, [r7, #32]
 80064f4:	e853 3f00 	ldrex	r3, [r3]
 80064f8:	61fb      	str	r3, [r7, #28]
   return(result);
 80064fa:	69fb      	ldr	r3, [r7, #28]
 80064fc:	f023 0301 	bic.w	r3, r3, #1
 8006500:	64bb      	str	r3, [r7, #72]	@ 0x48
 8006502:	687b      	ldr	r3, [r7, #4]
 8006504:	681b      	ldr	r3, [r3, #0]
 8006506:	3308      	adds	r3, #8
 8006508:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800650a:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800650c:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800650e:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8006510:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006512:	e841 2300 	strex	r3, r2, [r1]
 8006516:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8006518:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800651a:	2b00      	cmp	r3, #0
 800651c:	d1e5      	bne.n	80064ea <UART_EndRxTransfer+0x3a>
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800651e:	687b      	ldr	r3, [r7, #4]
 8006520:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006522:	2b01      	cmp	r3, #1
 8006524:	d118      	bne.n	8006558 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006526:	687b      	ldr	r3, [r7, #4]
 8006528:	681b      	ldr	r3, [r3, #0]
 800652a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800652c:	68fb      	ldr	r3, [r7, #12]
 800652e:	e853 3f00 	ldrex	r3, [r3]
 8006532:	60bb      	str	r3, [r7, #8]
   return(result);
 8006534:	68bb      	ldr	r3, [r7, #8]
 8006536:	f023 0310 	bic.w	r3, r3, #16
 800653a:	647b      	str	r3, [r7, #68]	@ 0x44
 800653c:	687b      	ldr	r3, [r7, #4]
 800653e:	681b      	ldr	r3, [r3, #0]
 8006540:	461a      	mov	r2, r3
 8006542:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006544:	61bb      	str	r3, [r7, #24]
 8006546:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006548:	6979      	ldr	r1, [r7, #20]
 800654a:	69ba      	ldr	r2, [r7, #24]
 800654c:	e841 2300 	strex	r3, r2, [r1]
 8006550:	613b      	str	r3, [r7, #16]
   return(result);
 8006552:	693b      	ldr	r3, [r7, #16]
 8006554:	2b00      	cmp	r3, #0
 8006556:	d1e6      	bne.n	8006526 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8006558:	687b      	ldr	r3, [r7, #4]
 800655a:	2220      	movs	r2, #32
 800655c:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006560:	687b      	ldr	r3, [r7, #4]
 8006562:	2200      	movs	r2, #0
 8006564:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8006566:	687b      	ldr	r3, [r7, #4]
 8006568:	2200      	movs	r2, #0
 800656a:	669a      	str	r2, [r3, #104]	@ 0x68
}
 800656c:	bf00      	nop
 800656e:	3754      	adds	r7, #84	@ 0x54
 8006570:	46bd      	mov	sp, r7
 8006572:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006576:	4770      	bx	lr

08006578 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8006578:	b580      	push	{r7, lr}
 800657a:	b084      	sub	sp, #16
 800657c:	af00      	add	r7, sp, #0
 800657e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8006580:	687b      	ldr	r3, [r7, #4]
 8006582:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006584:	60fb      	str	r3, [r7, #12]

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
 8006586:	68fb      	ldr	r3, [r7, #12]
 8006588:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800658c:	68f8      	ldr	r0, [r7, #12]
 800658e:	4798      	blx	r3
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8006590:	bf00      	nop
 8006592:	3710      	adds	r7, #16
 8006594:	46bd      	mov	sp, r7
 8006596:	bd80      	pop	{r7, pc}

08006598 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8006598:	b580      	push	{r7, lr}
 800659a:	b088      	sub	sp, #32
 800659c:	af00      	add	r7, sp, #0
 800659e:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80065a0:	687b      	ldr	r3, [r7, #4]
 80065a2:	681b      	ldr	r3, [r3, #0]
 80065a4:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80065a6:	68fb      	ldr	r3, [r7, #12]
 80065a8:	e853 3f00 	ldrex	r3, [r3]
 80065ac:	60bb      	str	r3, [r7, #8]
   return(result);
 80065ae:	68bb      	ldr	r3, [r7, #8]
 80065b0:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80065b4:	61fb      	str	r3, [r7, #28]
 80065b6:	687b      	ldr	r3, [r7, #4]
 80065b8:	681b      	ldr	r3, [r3, #0]
 80065ba:	461a      	mov	r2, r3
 80065bc:	69fb      	ldr	r3, [r7, #28]
 80065be:	61bb      	str	r3, [r7, #24]
 80065c0:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80065c2:	6979      	ldr	r1, [r7, #20]
 80065c4:	69ba      	ldr	r2, [r7, #24]
 80065c6:	e841 2300 	strex	r3, r2, [r1]
 80065ca:	613b      	str	r3, [r7, #16]
   return(result);
 80065cc:	693b      	ldr	r3, [r7, #16]
 80065ce:	2b00      	cmp	r3, #0
 80065d0:	d1e6      	bne.n	80065a0 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80065d2:	687b      	ldr	r3, [r7, #4]
 80065d4:	2220      	movs	r2, #32
 80065d6:	67da      	str	r2, [r3, #124]	@ 0x7c

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 80065d8:	687b      	ldr	r3, [r7, #4]
 80065da:	2200      	movs	r2, #0
 80065dc:	66da      	str	r2, [r3, #108]	@ 0x6c

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
 80065de:	687b      	ldr	r3, [r7, #4]
 80065e0:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80065e4:	6878      	ldr	r0, [r7, #4]
 80065e6:	4798      	blx	r3
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80065e8:	bf00      	nop
 80065ea:	3720      	adds	r7, #32
 80065ec:	46bd      	mov	sp, r7
 80065ee:	bd80      	pop	{r7, pc}

080065f0 <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 80065f0:	b580      	push	{r7, lr}
 80065f2:	b09c      	sub	sp, #112	@ 0x70
 80065f4:	af00      	add	r7, sp, #0
 80065f6:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 80065f8:	687b      	ldr	r3, [r7, #4]
 80065fa:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 80065fe:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8006602:	687b      	ldr	r3, [r7, #4]
 8006604:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006608:	2b22      	cmp	r3, #34	@ 0x22
 800660a:	f040 80c2 	bne.w	8006792 <UART_RxISR_8BIT+0x1a2>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800660e:	687b      	ldr	r3, [r7, #4]
 8006610:	681b      	ldr	r3, [r3, #0]
 8006612:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006614:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8006618:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 800661c:	b2d9      	uxtb	r1, r3
 800661e:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 8006622:	b2da      	uxtb	r2, r3
 8006624:	687b      	ldr	r3, [r7, #4]
 8006626:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006628:	400a      	ands	r2, r1
 800662a:	b2d2      	uxtb	r2, r2
 800662c:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 800662e:	687b      	ldr	r3, [r7, #4]
 8006630:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006632:	1c5a      	adds	r2, r3, #1
 8006634:	687b      	ldr	r3, [r7, #4]
 8006636:	655a      	str	r2, [r3, #84]	@ 0x54
    huart->RxXferCount--;
 8006638:	687b      	ldr	r3, [r7, #4]
 800663a:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 800663e:	b29b      	uxth	r3, r3
 8006640:	3b01      	subs	r3, #1
 8006642:	b29a      	uxth	r2, r3
 8006644:	687b      	ldr	r3, [r7, #4]
 8006646:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

    if (huart->RxXferCount == 0U)
 800664a:	687b      	ldr	r3, [r7, #4]
 800664c:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8006650:	b29b      	uxth	r3, r3
 8006652:	2b00      	cmp	r3, #0
 8006654:	f040 80a5 	bne.w	80067a2 <UART_RxISR_8BIT+0x1b2>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006658:	687b      	ldr	r3, [r7, #4]
 800665a:	681b      	ldr	r3, [r3, #0]
 800665c:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800665e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006660:	e853 3f00 	ldrex	r3, [r3]
 8006664:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8006666:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8006668:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800666c:	66bb      	str	r3, [r7, #104]	@ 0x68
 800666e:	687b      	ldr	r3, [r7, #4]
 8006670:	681b      	ldr	r3, [r3, #0]
 8006672:	461a      	mov	r2, r3
 8006674:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8006676:	65bb      	str	r3, [r7, #88]	@ 0x58
 8006678:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800667a:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800667c:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800667e:	e841 2300 	strex	r3, r2, [r1]
 8006682:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8006684:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8006686:	2b00      	cmp	r3, #0
 8006688:	d1e6      	bne.n	8006658 <UART_RxISR_8BIT+0x68>
#endif /* USART_CR1_FIFOEN */

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800668a:	687b      	ldr	r3, [r7, #4]
 800668c:	681b      	ldr	r3, [r3, #0]
 800668e:	3308      	adds	r3, #8
 8006690:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006692:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006694:	e853 3f00 	ldrex	r3, [r3]
 8006698:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800669a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800669c:	f023 0301 	bic.w	r3, r3, #1
 80066a0:	667b      	str	r3, [r7, #100]	@ 0x64
 80066a2:	687b      	ldr	r3, [r7, #4]
 80066a4:	681b      	ldr	r3, [r3, #0]
 80066a6:	3308      	adds	r3, #8
 80066a8:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 80066aa:	647a      	str	r2, [r7, #68]	@ 0x44
 80066ac:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80066ae:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80066b0:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80066b2:	e841 2300 	strex	r3, r2, [r1]
 80066b6:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80066b8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80066ba:	2b00      	cmp	r3, #0
 80066bc:	d1e5      	bne.n	800668a <UART_RxISR_8BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80066be:	687b      	ldr	r3, [r7, #4]
 80066c0:	2220      	movs	r2, #32
 80066c2:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 80066c6:	687b      	ldr	r3, [r7, #4]
 80066c8:	2200      	movs	r2, #0
 80066ca:	669a      	str	r2, [r3, #104]	@ 0x68

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 80066cc:	687b      	ldr	r3, [r7, #4]
 80066ce:	2200      	movs	r2, #0
 80066d0:	665a      	str	r2, [r3, #100]	@ 0x64

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 80066d2:	687b      	ldr	r3, [r7, #4]
 80066d4:	681b      	ldr	r3, [r3, #0]
 80066d6:	4a35      	ldr	r2, [pc, #212]	@ (80067ac <UART_RxISR_8BIT+0x1bc>)
 80066d8:	4293      	cmp	r3, r2
 80066da:	d01f      	beq.n	800671c <UART_RxISR_8BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 80066dc:	687b      	ldr	r3, [r7, #4]
 80066de:	681b      	ldr	r3, [r3, #0]
 80066e0:	685b      	ldr	r3, [r3, #4]
 80066e2:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80066e6:	2b00      	cmp	r3, #0
 80066e8:	d018      	beq.n	800671c <UART_RxISR_8BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 80066ea:	687b      	ldr	r3, [r7, #4]
 80066ec:	681b      	ldr	r3, [r3, #0]
 80066ee:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80066f0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80066f2:	e853 3f00 	ldrex	r3, [r3]
 80066f6:	623b      	str	r3, [r7, #32]
   return(result);
 80066f8:	6a3b      	ldr	r3, [r7, #32]
 80066fa:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 80066fe:	663b      	str	r3, [r7, #96]	@ 0x60
 8006700:	687b      	ldr	r3, [r7, #4]
 8006702:	681b      	ldr	r3, [r3, #0]
 8006704:	461a      	mov	r2, r3
 8006706:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8006708:	633b      	str	r3, [r7, #48]	@ 0x30
 800670a:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800670c:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800670e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006710:	e841 2300 	strex	r3, r2, [r1]
 8006714:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8006716:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006718:	2b00      	cmp	r3, #0
 800671a:	d1e6      	bne.n	80066ea <UART_RxISR_8BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800671c:	687b      	ldr	r3, [r7, #4]
 800671e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006720:	2b01      	cmp	r3, #1
 8006722:	d130      	bne.n	8006786 <UART_RxISR_8BIT+0x196>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006724:	687b      	ldr	r3, [r7, #4]
 8006726:	2200      	movs	r2, #0
 8006728:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800672a:	687b      	ldr	r3, [r7, #4]
 800672c:	681b      	ldr	r3, [r3, #0]
 800672e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006730:	693b      	ldr	r3, [r7, #16]
 8006732:	e853 3f00 	ldrex	r3, [r3]
 8006736:	60fb      	str	r3, [r7, #12]
   return(result);
 8006738:	68fb      	ldr	r3, [r7, #12]
 800673a:	f023 0310 	bic.w	r3, r3, #16
 800673e:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8006740:	687b      	ldr	r3, [r7, #4]
 8006742:	681b      	ldr	r3, [r3, #0]
 8006744:	461a      	mov	r2, r3
 8006746:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8006748:	61fb      	str	r3, [r7, #28]
 800674a:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800674c:	69b9      	ldr	r1, [r7, #24]
 800674e:	69fa      	ldr	r2, [r7, #28]
 8006750:	e841 2300 	strex	r3, r2, [r1]
 8006754:	617b      	str	r3, [r7, #20]
   return(result);
 8006756:	697b      	ldr	r3, [r7, #20]
 8006758:	2b00      	cmp	r3, #0
 800675a:	d1e6      	bne.n	800672a <UART_RxISR_8BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800675c:	687b      	ldr	r3, [r7, #4]
 800675e:	681b      	ldr	r3, [r3, #0]
 8006760:	69db      	ldr	r3, [r3, #28]
 8006762:	f003 0310 	and.w	r3, r3, #16
 8006766:	2b10      	cmp	r3, #16
 8006768:	d103      	bne.n	8006772 <UART_RxISR_8BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800676a:	687b      	ldr	r3, [r7, #4]
 800676c:	681b      	ldr	r3, [r3, #0]
 800676e:	2210      	movs	r2, #16
 8006770:	621a      	str	r2, [r3, #32]
        }

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
 8006772:	687b      	ldr	r3, [r7, #4]
 8006774:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8006778:	687a      	ldr	r2, [r7, #4]
 800677a:	f8b2 2058 	ldrh.w	r2, [r2, #88]	@ 0x58
 800677e:	4611      	mov	r1, r2
 8006780:	6878      	ldr	r0, [r7, #4]
 8006782:	4798      	blx	r3
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8006784:	e00d      	b.n	80067a2 <UART_RxISR_8BIT+0x1b2>
        huart->RxCpltCallback(huart);
 8006786:	687b      	ldr	r3, [r7, #4]
 8006788:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800678c:	6878      	ldr	r0, [r7, #4]
 800678e:	4798      	blx	r3
}
 8006790:	e007      	b.n	80067a2 <UART_RxISR_8BIT+0x1b2>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8006792:	687b      	ldr	r3, [r7, #4]
 8006794:	681b      	ldr	r3, [r3, #0]
 8006796:	699a      	ldr	r2, [r3, #24]
 8006798:	687b      	ldr	r3, [r7, #4]
 800679a:	681b      	ldr	r3, [r3, #0]
 800679c:	f042 0208 	orr.w	r2, r2, #8
 80067a0:	619a      	str	r2, [r3, #24]
}
 80067a2:	bf00      	nop
 80067a4:	3770      	adds	r7, #112	@ 0x70
 80067a6:	46bd      	mov	sp, r7
 80067a8:	bd80      	pop	{r7, pc}
 80067aa:	bf00      	nop
 80067ac:	40008000 	.word	0x40008000

080067b0 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 80067b0:	b580      	push	{r7, lr}
 80067b2:	b09c      	sub	sp, #112	@ 0x70
 80067b4:	af00      	add	r7, sp, #0
 80067b6:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 80067b8:	687b      	ldr	r3, [r7, #4]
 80067ba:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 80067be:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80067c2:	687b      	ldr	r3, [r7, #4]
 80067c4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80067c8:	2b22      	cmp	r3, #34	@ 0x22
 80067ca:	f040 80c2 	bne.w	8006952 <UART_RxISR_16BIT+0x1a2>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 80067ce:	687b      	ldr	r3, [r7, #4]
 80067d0:	681b      	ldr	r3, [r3, #0]
 80067d2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80067d4:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 80067d8:	687b      	ldr	r3, [r7, #4]
 80067da:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80067dc:	66bb      	str	r3, [r7, #104]	@ 0x68
    *tmp = (uint16_t)(uhdata & uhMask);
 80067de:	f8b7 206c 	ldrh.w	r2, [r7, #108]	@ 0x6c
 80067e2:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 80067e6:	4013      	ands	r3, r2
 80067e8:	b29a      	uxth	r2, r3
 80067ea:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80067ec:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 80067ee:	687b      	ldr	r3, [r7, #4]
 80067f0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80067f2:	1c9a      	adds	r2, r3, #2
 80067f4:	687b      	ldr	r3, [r7, #4]
 80067f6:	655a      	str	r2, [r3, #84]	@ 0x54
    huart->RxXferCount--;
 80067f8:	687b      	ldr	r3, [r7, #4]
 80067fa:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 80067fe:	b29b      	uxth	r3, r3
 8006800:	3b01      	subs	r3, #1
 8006802:	b29a      	uxth	r2, r3
 8006804:	687b      	ldr	r3, [r7, #4]
 8006806:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

    if (huart->RxXferCount == 0U)
 800680a:	687b      	ldr	r3, [r7, #4]
 800680c:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8006810:	b29b      	uxth	r3, r3
 8006812:	2b00      	cmp	r3, #0
 8006814:	f040 80a5 	bne.w	8006962 <UART_RxISR_16BIT+0x1b2>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006818:	687b      	ldr	r3, [r7, #4]
 800681a:	681b      	ldr	r3, [r3, #0]
 800681c:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800681e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8006820:	e853 3f00 	ldrex	r3, [r3]
 8006824:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 8006826:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006828:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800682c:	667b      	str	r3, [r7, #100]	@ 0x64
 800682e:	687b      	ldr	r3, [r7, #4]
 8006830:	681b      	ldr	r3, [r3, #0]
 8006832:	461a      	mov	r2, r3
 8006834:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8006836:	657b      	str	r3, [r7, #84]	@ 0x54
 8006838:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800683a:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800683c:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800683e:	e841 2300 	strex	r3, r2, [r1]
 8006842:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 8006844:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006846:	2b00      	cmp	r3, #0
 8006848:	d1e6      	bne.n	8006818 <UART_RxISR_16BIT+0x68>
#endif /* USART_CR1_FIFOEN */

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800684a:	687b      	ldr	r3, [r7, #4]
 800684c:	681b      	ldr	r3, [r3, #0]
 800684e:	3308      	adds	r3, #8
 8006850:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006852:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006854:	e853 3f00 	ldrex	r3, [r3]
 8006858:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800685a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800685c:	f023 0301 	bic.w	r3, r3, #1
 8006860:	663b      	str	r3, [r7, #96]	@ 0x60
 8006862:	687b      	ldr	r3, [r7, #4]
 8006864:	681b      	ldr	r3, [r3, #0]
 8006866:	3308      	adds	r3, #8
 8006868:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 800686a:	643a      	str	r2, [r7, #64]	@ 0x40
 800686c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800686e:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8006870:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8006872:	e841 2300 	strex	r3, r2, [r1]
 8006876:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8006878:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800687a:	2b00      	cmp	r3, #0
 800687c:	d1e5      	bne.n	800684a <UART_RxISR_16BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800687e:	687b      	ldr	r3, [r7, #4]
 8006880:	2220      	movs	r2, #32
 8006882:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8006886:	687b      	ldr	r3, [r7, #4]
 8006888:	2200      	movs	r2, #0
 800688a:	669a      	str	r2, [r3, #104]	@ 0x68

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 800688c:	687b      	ldr	r3, [r7, #4]
 800688e:	2200      	movs	r2, #0
 8006890:	665a      	str	r2, [r3, #100]	@ 0x64

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8006892:	687b      	ldr	r3, [r7, #4]
 8006894:	681b      	ldr	r3, [r3, #0]
 8006896:	4a35      	ldr	r2, [pc, #212]	@ (800696c <UART_RxISR_16BIT+0x1bc>)
 8006898:	4293      	cmp	r3, r2
 800689a:	d01f      	beq.n	80068dc <UART_RxISR_16BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800689c:	687b      	ldr	r3, [r7, #4]
 800689e:	681b      	ldr	r3, [r3, #0]
 80068a0:	685b      	ldr	r3, [r3, #4]
 80068a2:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80068a6:	2b00      	cmp	r3, #0
 80068a8:	d018      	beq.n	80068dc <UART_RxISR_16BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 80068aa:	687b      	ldr	r3, [r7, #4]
 80068ac:	681b      	ldr	r3, [r3, #0]
 80068ae:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80068b0:	6a3b      	ldr	r3, [r7, #32]
 80068b2:	e853 3f00 	ldrex	r3, [r3]
 80068b6:	61fb      	str	r3, [r7, #28]
   return(result);
 80068b8:	69fb      	ldr	r3, [r7, #28]
 80068ba:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 80068be:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80068c0:	687b      	ldr	r3, [r7, #4]
 80068c2:	681b      	ldr	r3, [r3, #0]
 80068c4:	461a      	mov	r2, r3
 80068c6:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80068c8:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80068ca:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80068cc:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80068ce:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80068d0:	e841 2300 	strex	r3, r2, [r1]
 80068d4:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80068d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80068d8:	2b00      	cmp	r3, #0
 80068da:	d1e6      	bne.n	80068aa <UART_RxISR_16BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80068dc:	687b      	ldr	r3, [r7, #4]
 80068de:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80068e0:	2b01      	cmp	r3, #1
 80068e2:	d130      	bne.n	8006946 <UART_RxISR_16BIT+0x196>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80068e4:	687b      	ldr	r3, [r7, #4]
 80068e6:	2200      	movs	r2, #0
 80068e8:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80068ea:	687b      	ldr	r3, [r7, #4]
 80068ec:	681b      	ldr	r3, [r3, #0]
 80068ee:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80068f0:	68fb      	ldr	r3, [r7, #12]
 80068f2:	e853 3f00 	ldrex	r3, [r3]
 80068f6:	60bb      	str	r3, [r7, #8]
   return(result);
 80068f8:	68bb      	ldr	r3, [r7, #8]
 80068fa:	f023 0310 	bic.w	r3, r3, #16
 80068fe:	65bb      	str	r3, [r7, #88]	@ 0x58
 8006900:	687b      	ldr	r3, [r7, #4]
 8006902:	681b      	ldr	r3, [r3, #0]
 8006904:	461a      	mov	r2, r3
 8006906:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8006908:	61bb      	str	r3, [r7, #24]
 800690a:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800690c:	6979      	ldr	r1, [r7, #20]
 800690e:	69ba      	ldr	r2, [r7, #24]
 8006910:	e841 2300 	strex	r3, r2, [r1]
 8006914:	613b      	str	r3, [r7, #16]
   return(result);
 8006916:	693b      	ldr	r3, [r7, #16]
 8006918:	2b00      	cmp	r3, #0
 800691a:	d1e6      	bne.n	80068ea <UART_RxISR_16BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800691c:	687b      	ldr	r3, [r7, #4]
 800691e:	681b      	ldr	r3, [r3, #0]
 8006920:	69db      	ldr	r3, [r3, #28]
 8006922:	f003 0310 	and.w	r3, r3, #16
 8006926:	2b10      	cmp	r3, #16
 8006928:	d103      	bne.n	8006932 <UART_RxISR_16BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800692a:	687b      	ldr	r3, [r7, #4]
 800692c:	681b      	ldr	r3, [r3, #0]
 800692e:	2210      	movs	r2, #16
 8006930:	621a      	str	r2, [r3, #32]
        }

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
 8006932:	687b      	ldr	r3, [r7, #4]
 8006934:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8006938:	687a      	ldr	r2, [r7, #4]
 800693a:	f8b2 2058 	ldrh.w	r2, [r2, #88]	@ 0x58
 800693e:	4611      	mov	r1, r2
 8006940:	6878      	ldr	r0, [r7, #4]
 8006942:	4798      	blx	r3
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8006944:	e00d      	b.n	8006962 <UART_RxISR_16BIT+0x1b2>
        huart->RxCpltCallback(huart);
 8006946:	687b      	ldr	r3, [r7, #4]
 8006948:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800694c:	6878      	ldr	r0, [r7, #4]
 800694e:	4798      	blx	r3
}
 8006950:	e007      	b.n	8006962 <UART_RxISR_16BIT+0x1b2>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8006952:	687b      	ldr	r3, [r7, #4]
 8006954:	681b      	ldr	r3, [r3, #0]
 8006956:	699a      	ldr	r2, [r3, #24]
 8006958:	687b      	ldr	r3, [r7, #4]
 800695a:	681b      	ldr	r3, [r3, #0]
 800695c:	f042 0208 	orr.w	r2, r2, #8
 8006960:	619a      	str	r2, [r3, #24]
}
 8006962:	bf00      	nop
 8006964:	3770      	adds	r7, #112	@ 0x70
 8006966:	46bd      	mov	sp, r7
 8006968:	bd80      	pop	{r7, pc}
 800696a:	bf00      	nop
 800696c:	40008000 	.word	0x40008000

08006970 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8006970:	b480      	push	{r7}
 8006972:	b083      	sub	sp, #12
 8006974:	af00      	add	r7, sp, #0
 8006976:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8006978:	bf00      	nop
 800697a:	370c      	adds	r7, #12
 800697c:	46bd      	mov	sp, r7
 800697e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006982:	4770      	bx	lr

08006984 <__NVIC_SetPriority>:
{
 8006984:	b480      	push	{r7}
 8006986:	b083      	sub	sp, #12
 8006988:	af00      	add	r7, sp, #0
 800698a:	4603      	mov	r3, r0
 800698c:	6039      	str	r1, [r7, #0]
 800698e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8006990:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006994:	2b00      	cmp	r3, #0
 8006996:	db0a      	blt.n	80069ae <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8006998:	683b      	ldr	r3, [r7, #0]
 800699a:	b2da      	uxtb	r2, r3
 800699c:	490c      	ldr	r1, [pc, #48]	@ (80069d0 <__NVIC_SetPriority+0x4c>)
 800699e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80069a2:	0112      	lsls	r2, r2, #4
 80069a4:	b2d2      	uxtb	r2, r2
 80069a6:	440b      	add	r3, r1
 80069a8:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 80069ac:	e00a      	b.n	80069c4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80069ae:	683b      	ldr	r3, [r7, #0]
 80069b0:	b2da      	uxtb	r2, r3
 80069b2:	4908      	ldr	r1, [pc, #32]	@ (80069d4 <__NVIC_SetPriority+0x50>)
 80069b4:	79fb      	ldrb	r3, [r7, #7]
 80069b6:	f003 030f 	and.w	r3, r3, #15
 80069ba:	3b04      	subs	r3, #4
 80069bc:	0112      	lsls	r2, r2, #4
 80069be:	b2d2      	uxtb	r2, r2
 80069c0:	440b      	add	r3, r1
 80069c2:	761a      	strb	r2, [r3, #24]
}
 80069c4:	bf00      	nop
 80069c6:	370c      	adds	r7, #12
 80069c8:	46bd      	mov	sp, r7
 80069ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069ce:	4770      	bx	lr
 80069d0:	e000e100 	.word	0xe000e100
 80069d4:	e000ed00 	.word	0xe000ed00

080069d8 <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 80069d8:	b580      	push	{r7, lr}
 80069da:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 80069dc:	4b05      	ldr	r3, [pc, #20]	@ (80069f4 <SysTick_Handler+0x1c>)
 80069de:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 80069e0:	f001 fffa 	bl	80089d8 <xTaskGetSchedulerState>
 80069e4:	4603      	mov	r3, r0
 80069e6:	2b01      	cmp	r3, #1
 80069e8:	d001      	beq.n	80069ee <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 80069ea:	f002 fe15 	bl	8009618 <xPortSysTickHandler>
  }
}
 80069ee:	bf00      	nop
 80069f0:	bd80      	pop	{r7, pc}
 80069f2:	bf00      	nop
 80069f4:	e000e010 	.word	0xe000e010

080069f8 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 80069f8:	b580      	push	{r7, lr}
 80069fa:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 80069fc:	2100      	movs	r1, #0
 80069fe:	f06f 0004 	mvn.w	r0, #4
 8006a02:	f7ff ffbf 	bl	8006984 <__NVIC_SetPriority>
#endif
}
 8006a06:	bf00      	nop
 8006a08:	bd80      	pop	{r7, pc}
	...

08006a0c <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 8006a0c:	b480      	push	{r7}
 8006a0e:	b083      	sub	sp, #12
 8006a10:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8006a12:	f3ef 8305 	mrs	r3, IPSR
 8006a16:	603b      	str	r3, [r7, #0]
  return(result);
 8006a18:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8006a1a:	2b00      	cmp	r3, #0
 8006a1c:	d003      	beq.n	8006a26 <osKernelInitialize+0x1a>
    stat = osErrorISR;
 8006a1e:	f06f 0305 	mvn.w	r3, #5
 8006a22:	607b      	str	r3, [r7, #4]
 8006a24:	e00c      	b.n	8006a40 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 8006a26:	4b0a      	ldr	r3, [pc, #40]	@ (8006a50 <osKernelInitialize+0x44>)
 8006a28:	681b      	ldr	r3, [r3, #0]
 8006a2a:	2b00      	cmp	r3, #0
 8006a2c:	d105      	bne.n	8006a3a <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 8006a2e:	4b08      	ldr	r3, [pc, #32]	@ (8006a50 <osKernelInitialize+0x44>)
 8006a30:	2201      	movs	r2, #1
 8006a32:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8006a34:	2300      	movs	r3, #0
 8006a36:	607b      	str	r3, [r7, #4]
 8006a38:	e002      	b.n	8006a40 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 8006a3a:	f04f 33ff 	mov.w	r3, #4294967295
 8006a3e:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8006a40:	687b      	ldr	r3, [r7, #4]
}
 8006a42:	4618      	mov	r0, r3
 8006a44:	370c      	adds	r7, #12
 8006a46:	46bd      	mov	sp, r7
 8006a48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a4c:	4770      	bx	lr
 8006a4e:	bf00      	nop
 8006a50:	20000578 	.word	0x20000578

08006a54 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 8006a54:	b580      	push	{r7, lr}
 8006a56:	b082      	sub	sp, #8
 8006a58:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8006a5a:	f3ef 8305 	mrs	r3, IPSR
 8006a5e:	603b      	str	r3, [r7, #0]
  return(result);
 8006a60:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8006a62:	2b00      	cmp	r3, #0
 8006a64:	d003      	beq.n	8006a6e <osKernelStart+0x1a>
    stat = osErrorISR;
 8006a66:	f06f 0305 	mvn.w	r3, #5
 8006a6a:	607b      	str	r3, [r7, #4]
 8006a6c:	e010      	b.n	8006a90 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 8006a6e:	4b0b      	ldr	r3, [pc, #44]	@ (8006a9c <osKernelStart+0x48>)
 8006a70:	681b      	ldr	r3, [r3, #0]
 8006a72:	2b01      	cmp	r3, #1
 8006a74:	d109      	bne.n	8006a8a <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 8006a76:	f7ff ffbf 	bl	80069f8 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 8006a7a:	4b08      	ldr	r3, [pc, #32]	@ (8006a9c <osKernelStart+0x48>)
 8006a7c:	2202      	movs	r2, #2
 8006a7e:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 8006a80:	f001 fae2 	bl	8008048 <vTaskStartScheduler>
      stat = osOK;
 8006a84:	2300      	movs	r3, #0
 8006a86:	607b      	str	r3, [r7, #4]
 8006a88:	e002      	b.n	8006a90 <osKernelStart+0x3c>
    } else {
      stat = osError;
 8006a8a:	f04f 33ff 	mov.w	r3, #4294967295
 8006a8e:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8006a90:	687b      	ldr	r3, [r7, #4]
}
 8006a92:	4618      	mov	r0, r3
 8006a94:	3708      	adds	r7, #8
 8006a96:	46bd      	mov	sp, r7
 8006a98:	bd80      	pop	{r7, pc}
 8006a9a:	bf00      	nop
 8006a9c:	20000578 	.word	0x20000578

08006aa0 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8006aa0:	b580      	push	{r7, lr}
 8006aa2:	b08e      	sub	sp, #56	@ 0x38
 8006aa4:	af04      	add	r7, sp, #16
 8006aa6:	60f8      	str	r0, [r7, #12]
 8006aa8:	60b9      	str	r1, [r7, #8]
 8006aaa:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 8006aac:	2300      	movs	r3, #0
 8006aae:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8006ab0:	f3ef 8305 	mrs	r3, IPSR
 8006ab4:	617b      	str	r3, [r7, #20]
  return(result);
 8006ab6:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 8006ab8:	2b00      	cmp	r3, #0
 8006aba:	d17e      	bne.n	8006bba <osThreadNew+0x11a>
 8006abc:	68fb      	ldr	r3, [r7, #12]
 8006abe:	2b00      	cmp	r3, #0
 8006ac0:	d07b      	beq.n	8006bba <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 8006ac2:	2380      	movs	r3, #128	@ 0x80
 8006ac4:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 8006ac6:	2318      	movs	r3, #24
 8006ac8:	61fb      	str	r3, [r7, #28]

    name = NULL;
 8006aca:	2300      	movs	r3, #0
 8006acc:	627b      	str	r3, [r7, #36]	@ 0x24
    mem  = -1;
 8006ace:	f04f 33ff 	mov.w	r3, #4294967295
 8006ad2:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8006ad4:	687b      	ldr	r3, [r7, #4]
 8006ad6:	2b00      	cmp	r3, #0
 8006ad8:	d045      	beq.n	8006b66 <osThreadNew+0xc6>
      if (attr->name != NULL) {
 8006ada:	687b      	ldr	r3, [r7, #4]
 8006adc:	681b      	ldr	r3, [r3, #0]
 8006ade:	2b00      	cmp	r3, #0
 8006ae0:	d002      	beq.n	8006ae8 <osThreadNew+0x48>
        name = attr->name;
 8006ae2:	687b      	ldr	r3, [r7, #4]
 8006ae4:	681b      	ldr	r3, [r3, #0]
 8006ae6:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (attr->priority != osPriorityNone) {
 8006ae8:	687b      	ldr	r3, [r7, #4]
 8006aea:	699b      	ldr	r3, [r3, #24]
 8006aec:	2b00      	cmp	r3, #0
 8006aee:	d002      	beq.n	8006af6 <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 8006af0:	687b      	ldr	r3, [r7, #4]
 8006af2:	699b      	ldr	r3, [r3, #24]
 8006af4:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 8006af6:	69fb      	ldr	r3, [r7, #28]
 8006af8:	2b00      	cmp	r3, #0
 8006afa:	d008      	beq.n	8006b0e <osThreadNew+0x6e>
 8006afc:	69fb      	ldr	r3, [r7, #28]
 8006afe:	2b38      	cmp	r3, #56	@ 0x38
 8006b00:	d805      	bhi.n	8006b0e <osThreadNew+0x6e>
 8006b02:	687b      	ldr	r3, [r7, #4]
 8006b04:	685b      	ldr	r3, [r3, #4]
 8006b06:	f003 0301 	and.w	r3, r3, #1
 8006b0a:	2b00      	cmp	r3, #0
 8006b0c:	d001      	beq.n	8006b12 <osThreadNew+0x72>
        return (NULL);
 8006b0e:	2300      	movs	r3, #0
 8006b10:	e054      	b.n	8006bbc <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 8006b12:	687b      	ldr	r3, [r7, #4]
 8006b14:	695b      	ldr	r3, [r3, #20]
 8006b16:	2b00      	cmp	r3, #0
 8006b18:	d003      	beq.n	8006b22 <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 8006b1a:	687b      	ldr	r3, [r7, #4]
 8006b1c:	695b      	ldr	r3, [r3, #20]
 8006b1e:	089b      	lsrs	r3, r3, #2
 8006b20:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8006b22:	687b      	ldr	r3, [r7, #4]
 8006b24:	689b      	ldr	r3, [r3, #8]
 8006b26:	2b00      	cmp	r3, #0
 8006b28:	d00e      	beq.n	8006b48 <osThreadNew+0xa8>
 8006b2a:	687b      	ldr	r3, [r7, #4]
 8006b2c:	68db      	ldr	r3, [r3, #12]
 8006b2e:	2ba7      	cmp	r3, #167	@ 0xa7
 8006b30:	d90a      	bls.n	8006b48 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8006b32:	687b      	ldr	r3, [r7, #4]
 8006b34:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8006b36:	2b00      	cmp	r3, #0
 8006b38:	d006      	beq.n	8006b48 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8006b3a:	687b      	ldr	r3, [r7, #4]
 8006b3c:	695b      	ldr	r3, [r3, #20]
 8006b3e:	2b00      	cmp	r3, #0
 8006b40:	d002      	beq.n	8006b48 <osThreadNew+0xa8>
        mem = 1;
 8006b42:	2301      	movs	r3, #1
 8006b44:	61bb      	str	r3, [r7, #24]
 8006b46:	e010      	b.n	8006b6a <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8006b48:	687b      	ldr	r3, [r7, #4]
 8006b4a:	689b      	ldr	r3, [r3, #8]
 8006b4c:	2b00      	cmp	r3, #0
 8006b4e:	d10c      	bne.n	8006b6a <osThreadNew+0xca>
 8006b50:	687b      	ldr	r3, [r7, #4]
 8006b52:	68db      	ldr	r3, [r3, #12]
 8006b54:	2b00      	cmp	r3, #0
 8006b56:	d108      	bne.n	8006b6a <osThreadNew+0xca>
 8006b58:	687b      	ldr	r3, [r7, #4]
 8006b5a:	691b      	ldr	r3, [r3, #16]
 8006b5c:	2b00      	cmp	r3, #0
 8006b5e:	d104      	bne.n	8006b6a <osThreadNew+0xca>
          mem = 0;
 8006b60:	2300      	movs	r3, #0
 8006b62:	61bb      	str	r3, [r7, #24]
 8006b64:	e001      	b.n	8006b6a <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 8006b66:	2300      	movs	r3, #0
 8006b68:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 8006b6a:	69bb      	ldr	r3, [r7, #24]
 8006b6c:	2b01      	cmp	r3, #1
 8006b6e:	d110      	bne.n	8006b92 <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8006b70:	687b      	ldr	r3, [r7, #4]
 8006b72:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 8006b74:	687a      	ldr	r2, [r7, #4]
 8006b76:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8006b78:	9202      	str	r2, [sp, #8]
 8006b7a:	9301      	str	r3, [sp, #4]
 8006b7c:	69fb      	ldr	r3, [r7, #28]
 8006b7e:	9300      	str	r3, [sp, #0]
 8006b80:	68bb      	ldr	r3, [r7, #8]
 8006b82:	6a3a      	ldr	r2, [r7, #32]
 8006b84:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8006b86:	68f8      	ldr	r0, [r7, #12]
 8006b88:	f001 f86a 	bl	8007c60 <xTaskCreateStatic>
 8006b8c:	4603      	mov	r3, r0
 8006b8e:	613b      	str	r3, [r7, #16]
 8006b90:	e013      	b.n	8006bba <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 8006b92:	69bb      	ldr	r3, [r7, #24]
 8006b94:	2b00      	cmp	r3, #0
 8006b96:	d110      	bne.n	8006bba <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8006b98:	6a3b      	ldr	r3, [r7, #32]
 8006b9a:	b29a      	uxth	r2, r3
 8006b9c:	f107 0310 	add.w	r3, r7, #16
 8006ba0:	9301      	str	r3, [sp, #4]
 8006ba2:	69fb      	ldr	r3, [r7, #28]
 8006ba4:	9300      	str	r3, [sp, #0]
 8006ba6:	68bb      	ldr	r3, [r7, #8]
 8006ba8:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8006baa:	68f8      	ldr	r0, [r7, #12]
 8006bac:	f001 f8b8 	bl	8007d20 <xTaskCreate>
 8006bb0:	4603      	mov	r3, r0
 8006bb2:	2b01      	cmp	r3, #1
 8006bb4:	d001      	beq.n	8006bba <osThreadNew+0x11a>
            hTask = NULL;
 8006bb6:	2300      	movs	r3, #0
 8006bb8:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 8006bba:	693b      	ldr	r3, [r7, #16]
}
 8006bbc:	4618      	mov	r0, r3
 8006bbe:	3728      	adds	r7, #40	@ 0x28
 8006bc0:	46bd      	mov	sp, r7
 8006bc2:	bd80      	pop	{r7, pc}

08006bc4 <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 8006bc4:	b580      	push	{r7, lr}
 8006bc6:	b084      	sub	sp, #16
 8006bc8:	af00      	add	r7, sp, #0
 8006bca:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8006bcc:	f3ef 8305 	mrs	r3, IPSR
 8006bd0:	60bb      	str	r3, [r7, #8]
  return(result);
 8006bd2:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8006bd4:	2b00      	cmp	r3, #0
 8006bd6:	d003      	beq.n	8006be0 <osDelay+0x1c>
    stat = osErrorISR;
 8006bd8:	f06f 0305 	mvn.w	r3, #5
 8006bdc:	60fb      	str	r3, [r7, #12]
 8006bde:	e007      	b.n	8006bf0 <osDelay+0x2c>
  }
  else {
    stat = osOK;
 8006be0:	2300      	movs	r3, #0
 8006be2:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 8006be4:	687b      	ldr	r3, [r7, #4]
 8006be6:	2b00      	cmp	r3, #0
 8006be8:	d002      	beq.n	8006bf0 <osDelay+0x2c>
      vTaskDelay(ticks);
 8006bea:	6878      	ldr	r0, [r7, #4]
 8006bec:	f001 f9f6 	bl	8007fdc <vTaskDelay>
    }
  }

  return (stat);
 8006bf0:	68fb      	ldr	r3, [r7, #12]
}
 8006bf2:	4618      	mov	r0, r3
 8006bf4:	3710      	adds	r7, #16
 8006bf6:	46bd      	mov	sp, r7
 8006bf8:	bd80      	pop	{r7, pc}

08006bfa <osEventFlagsNew>:
}
#endif /* (configUSE_OS2_TIMER == 1) */

/*---------------------------------------------------------------------------*/

osEventFlagsId_t osEventFlagsNew (const osEventFlagsAttr_t *attr) {
 8006bfa:	b580      	push	{r7, lr}
 8006bfc:	b086      	sub	sp, #24
 8006bfe:	af00      	add	r7, sp, #0
 8006c00:	6078      	str	r0, [r7, #4]
  EventGroupHandle_t hEventGroup;
  int32_t mem;

  hEventGroup = NULL;
 8006c02:	2300      	movs	r3, #0
 8006c04:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8006c06:	f3ef 8305 	mrs	r3, IPSR
 8006c0a:	60fb      	str	r3, [r7, #12]
  return(result);
 8006c0c:	68fb      	ldr	r3, [r7, #12]

  if (!IS_IRQ()) {
 8006c0e:	2b00      	cmp	r3, #0
 8006c10:	d12d      	bne.n	8006c6e <osEventFlagsNew+0x74>
    mem = -1;
 8006c12:	f04f 33ff 	mov.w	r3, #4294967295
 8006c16:	613b      	str	r3, [r7, #16]

    if (attr != NULL) {
 8006c18:	687b      	ldr	r3, [r7, #4]
 8006c1a:	2b00      	cmp	r3, #0
 8006c1c:	d015      	beq.n	8006c4a <osEventFlagsNew+0x50>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticEventGroup_t))) {
 8006c1e:	687b      	ldr	r3, [r7, #4]
 8006c20:	689b      	ldr	r3, [r3, #8]
 8006c22:	2b00      	cmp	r3, #0
 8006c24:	d006      	beq.n	8006c34 <osEventFlagsNew+0x3a>
 8006c26:	687b      	ldr	r3, [r7, #4]
 8006c28:	68db      	ldr	r3, [r3, #12]
 8006c2a:	2b1f      	cmp	r3, #31
 8006c2c:	d902      	bls.n	8006c34 <osEventFlagsNew+0x3a>
        mem = 1;
 8006c2e:	2301      	movs	r3, #1
 8006c30:	613b      	str	r3, [r7, #16]
 8006c32:	e00c      	b.n	8006c4e <osEventFlagsNew+0x54>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 8006c34:	687b      	ldr	r3, [r7, #4]
 8006c36:	689b      	ldr	r3, [r3, #8]
 8006c38:	2b00      	cmp	r3, #0
 8006c3a:	d108      	bne.n	8006c4e <osEventFlagsNew+0x54>
 8006c3c:	687b      	ldr	r3, [r7, #4]
 8006c3e:	68db      	ldr	r3, [r3, #12]
 8006c40:	2b00      	cmp	r3, #0
 8006c42:	d104      	bne.n	8006c4e <osEventFlagsNew+0x54>
          mem = 0;
 8006c44:	2300      	movs	r3, #0
 8006c46:	613b      	str	r3, [r7, #16]
 8006c48:	e001      	b.n	8006c4e <osEventFlagsNew+0x54>
        }
      }
    }
    else {
      mem = 0;
 8006c4a:	2300      	movs	r3, #0
 8006c4c:	613b      	str	r3, [r7, #16]
    }

    if (mem == 1) {
 8006c4e:	693b      	ldr	r3, [r7, #16]
 8006c50:	2b01      	cmp	r3, #1
 8006c52:	d106      	bne.n	8006c62 <osEventFlagsNew+0x68>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
      hEventGroup = xEventGroupCreateStatic (attr->cb_mem);
 8006c54:	687b      	ldr	r3, [r7, #4]
 8006c56:	689b      	ldr	r3, [r3, #8]
 8006c58:	4618      	mov	r0, r3
 8006c5a:	f000 f8d5 	bl	8006e08 <xEventGroupCreateStatic>
 8006c5e:	6178      	str	r0, [r7, #20]
 8006c60:	e005      	b.n	8006c6e <osEventFlagsNew+0x74>
      #endif
    }
    else {
      if (mem == 0) {
 8006c62:	693b      	ldr	r3, [r7, #16]
 8006c64:	2b00      	cmp	r3, #0
 8006c66:	d102      	bne.n	8006c6e <osEventFlagsNew+0x74>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          hEventGroup = xEventGroupCreate();
 8006c68:	f000 f907 	bl	8006e7a <xEventGroupCreate>
 8006c6c:	6178      	str	r0, [r7, #20]
        #endif
      }
    }
  }

  return ((osEventFlagsId_t)hEventGroup);
 8006c6e:	697b      	ldr	r3, [r7, #20]
}
 8006c70:	4618      	mov	r0, r3
 8006c72:	3718      	adds	r7, #24
 8006c74:	46bd      	mov	sp, r7
 8006c76:	bd80      	pop	{r7, pc}

08006c78 <osEventFlagsSet>:

uint32_t osEventFlagsSet (osEventFlagsId_t ef_id, uint32_t flags) {
 8006c78:	b580      	push	{r7, lr}
 8006c7a:	b086      	sub	sp, #24
 8006c7c:	af00      	add	r7, sp, #0
 8006c7e:	6078      	str	r0, [r7, #4]
 8006c80:	6039      	str	r1, [r7, #0]
  EventGroupHandle_t hEventGroup = (EventGroupHandle_t)ef_id;
 8006c82:	687b      	ldr	r3, [r7, #4]
 8006c84:	613b      	str	r3, [r7, #16]
  uint32_t rflags;
  BaseType_t yield;

  if ((hEventGroup == NULL) || ((flags & EVENT_FLAGS_INVALID_BITS) != 0U)) {
 8006c86:	693b      	ldr	r3, [r7, #16]
 8006c88:	2b00      	cmp	r3, #0
 8006c8a:	d003      	beq.n	8006c94 <osEventFlagsSet+0x1c>
 8006c8c:	683b      	ldr	r3, [r7, #0]
 8006c8e:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8006c92:	d303      	bcc.n	8006c9c <osEventFlagsSet+0x24>
    rflags = (uint32_t)osErrorParameter;
 8006c94:	f06f 0303 	mvn.w	r3, #3
 8006c98:	617b      	str	r3, [r7, #20]
 8006c9a:	e028      	b.n	8006cee <osEventFlagsSet+0x76>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8006c9c:	f3ef 8305 	mrs	r3, IPSR
 8006ca0:	60fb      	str	r3, [r7, #12]
  return(result);
 8006ca2:	68fb      	ldr	r3, [r7, #12]
  }
  else if (IS_IRQ()) {
 8006ca4:	2b00      	cmp	r3, #0
 8006ca6:	d01d      	beq.n	8006ce4 <osEventFlagsSet+0x6c>
  #if (configUSE_OS2_EVENTFLAGS_FROM_ISR == 0)
    (void)yield;
    /* Enable timers and xTimerPendFunctionCall function to support osEventFlagsSet from ISR */
    rflags = (uint32_t)osErrorResource;
  #else
    yield = pdFALSE;
 8006ca8:	2300      	movs	r3, #0
 8006caa:	60bb      	str	r3, [r7, #8]

    if (xEventGroupSetBitsFromISR (hEventGroup, (EventBits_t)flags, &yield) == pdFAIL) {
 8006cac:	f107 0308 	add.w	r3, r7, #8
 8006cb0:	461a      	mov	r2, r3
 8006cb2:	6839      	ldr	r1, [r7, #0]
 8006cb4:	6938      	ldr	r0, [r7, #16]
 8006cb6:	f000 fa11 	bl	80070dc <xEventGroupSetBitsFromISR>
 8006cba:	4603      	mov	r3, r0
 8006cbc:	2b00      	cmp	r3, #0
 8006cbe:	d103      	bne.n	8006cc8 <osEventFlagsSet+0x50>
      rflags = (uint32_t)osErrorResource;
 8006cc0:	f06f 0302 	mvn.w	r3, #2
 8006cc4:	617b      	str	r3, [r7, #20]
 8006cc6:	e012      	b.n	8006cee <osEventFlagsSet+0x76>
    } else {
      rflags = flags;
 8006cc8:	683b      	ldr	r3, [r7, #0]
 8006cca:	617b      	str	r3, [r7, #20]
      portYIELD_FROM_ISR (yield);
 8006ccc:	68bb      	ldr	r3, [r7, #8]
 8006cce:	2b00      	cmp	r3, #0
 8006cd0:	d00d      	beq.n	8006cee <osEventFlagsSet+0x76>
 8006cd2:	4b09      	ldr	r3, [pc, #36]	@ (8006cf8 <osEventFlagsSet+0x80>)
 8006cd4:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006cd8:	601a      	str	r2, [r3, #0]
 8006cda:	f3bf 8f4f 	dsb	sy
 8006cde:	f3bf 8f6f 	isb	sy
 8006ce2:	e004      	b.n	8006cee <osEventFlagsSet+0x76>
    }
  #endif
  }
  else {
    rflags = xEventGroupSetBits (hEventGroup, (EventBits_t)flags);
 8006ce4:	6839      	ldr	r1, [r7, #0]
 8006ce6:	6938      	ldr	r0, [r7, #16]
 8006ce8:	f000 f952 	bl	8006f90 <xEventGroupSetBits>
 8006cec:	6178      	str	r0, [r7, #20]
  }

  return (rflags);
 8006cee:	697b      	ldr	r3, [r7, #20]
}
 8006cf0:	4618      	mov	r0, r3
 8006cf2:	3718      	adds	r7, #24
 8006cf4:	46bd      	mov	sp, r7
 8006cf6:	bd80      	pop	{r7, pc}
 8006cf8:	e000ed04 	.word	0xe000ed04

08006cfc <osEventFlagsClear>:

uint32_t osEventFlagsClear (osEventFlagsId_t ef_id, uint32_t flags) {
 8006cfc:	b580      	push	{r7, lr}
 8006cfe:	b086      	sub	sp, #24
 8006d00:	af00      	add	r7, sp, #0
 8006d02:	6078      	str	r0, [r7, #4]
 8006d04:	6039      	str	r1, [r7, #0]
  EventGroupHandle_t hEventGroup = (EventGroupHandle_t)ef_id;
 8006d06:	687b      	ldr	r3, [r7, #4]
 8006d08:	613b      	str	r3, [r7, #16]
  uint32_t rflags;

  if ((hEventGroup == NULL) || ((flags & EVENT_FLAGS_INVALID_BITS) != 0U)) {
 8006d0a:	693b      	ldr	r3, [r7, #16]
 8006d0c:	2b00      	cmp	r3, #0
 8006d0e:	d003      	beq.n	8006d18 <osEventFlagsClear+0x1c>
 8006d10:	683b      	ldr	r3, [r7, #0]
 8006d12:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8006d16:	d303      	bcc.n	8006d20 <osEventFlagsClear+0x24>
    rflags = (uint32_t)osErrorParameter;
 8006d18:	f06f 0303 	mvn.w	r3, #3
 8006d1c:	617b      	str	r3, [r7, #20]
 8006d1e:	e019      	b.n	8006d54 <osEventFlagsClear+0x58>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8006d20:	f3ef 8305 	mrs	r3, IPSR
 8006d24:	60fb      	str	r3, [r7, #12]
  return(result);
 8006d26:	68fb      	ldr	r3, [r7, #12]
  }
  else if (IS_IRQ()) {
 8006d28:	2b00      	cmp	r3, #0
 8006d2a:	d00e      	beq.n	8006d4a <osEventFlagsClear+0x4e>
  #if (configUSE_OS2_EVENTFLAGS_FROM_ISR == 0)
    /* Enable timers and xTimerPendFunctionCall function to support osEventFlagsSet from ISR */
    rflags = (uint32_t)osErrorResource;
  #else
    rflags = xEventGroupGetBitsFromISR (hEventGroup);
 8006d2c:	6938      	ldr	r0, [r7, #16]
 8006d2e:	f000 f90b 	bl	8006f48 <xEventGroupGetBitsFromISR>
 8006d32:	6178      	str	r0, [r7, #20]

    if (xEventGroupClearBitsFromISR (hEventGroup, (EventBits_t)flags) == pdFAIL) {
 8006d34:	6839      	ldr	r1, [r7, #0]
 8006d36:	6938      	ldr	r0, [r7, #16]
 8006d38:	f000 f8f2 	bl	8006f20 <xEventGroupClearBitsFromISR>
 8006d3c:	4603      	mov	r3, r0
 8006d3e:	2b00      	cmp	r3, #0
 8006d40:	d108      	bne.n	8006d54 <osEventFlagsClear+0x58>
      rflags = (uint32_t)osErrorResource;
 8006d42:	f06f 0302 	mvn.w	r3, #2
 8006d46:	617b      	str	r3, [r7, #20]
 8006d48:	e004      	b.n	8006d54 <osEventFlagsClear+0x58>
    }
  #endif
  }
  else {
    rflags = xEventGroupClearBits (hEventGroup, (EventBits_t)flags);
 8006d4a:	6839      	ldr	r1, [r7, #0]
 8006d4c:	6938      	ldr	r0, [r7, #16]
 8006d4e:	f000 f8ae 	bl	8006eae <xEventGroupClearBits>
 8006d52:	6178      	str	r0, [r7, #20]
  }

  return (rflags);
 8006d54:	697b      	ldr	r3, [r7, #20]
}
 8006d56:	4618      	mov	r0, r3
 8006d58:	3718      	adds	r7, #24
 8006d5a:	46bd      	mov	sp, r7
 8006d5c:	bd80      	pop	{r7, pc}

08006d5e <osEventFlagsGet>:

uint32_t osEventFlagsGet (osEventFlagsId_t ef_id) {
 8006d5e:	b580      	push	{r7, lr}
 8006d60:	b086      	sub	sp, #24
 8006d62:	af00      	add	r7, sp, #0
 8006d64:	6078      	str	r0, [r7, #4]
  EventGroupHandle_t hEventGroup = (EventGroupHandle_t)ef_id;
 8006d66:	687b      	ldr	r3, [r7, #4]
 8006d68:	613b      	str	r3, [r7, #16]
  uint32_t rflags;

  if (ef_id == NULL) {
 8006d6a:	687b      	ldr	r3, [r7, #4]
 8006d6c:	2b00      	cmp	r3, #0
 8006d6e:	d102      	bne.n	8006d76 <osEventFlagsGet+0x18>
    rflags = 0U;
 8006d70:	2300      	movs	r3, #0
 8006d72:	617b      	str	r3, [r7, #20]
 8006d74:	e00f      	b.n	8006d96 <osEventFlagsGet+0x38>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8006d76:	f3ef 8305 	mrs	r3, IPSR
 8006d7a:	60fb      	str	r3, [r7, #12]
  return(result);
 8006d7c:	68fb      	ldr	r3, [r7, #12]
  }
  else if (IS_IRQ()) {
 8006d7e:	2b00      	cmp	r3, #0
 8006d80:	d004      	beq.n	8006d8c <osEventFlagsGet+0x2e>
    rflags = xEventGroupGetBitsFromISR (hEventGroup);
 8006d82:	6938      	ldr	r0, [r7, #16]
 8006d84:	f000 f8e0 	bl	8006f48 <xEventGroupGetBitsFromISR>
 8006d88:	6178      	str	r0, [r7, #20]
 8006d8a:	e004      	b.n	8006d96 <osEventFlagsGet+0x38>
  }
  else {
    rflags = xEventGroupGetBits (hEventGroup);
 8006d8c:	2100      	movs	r1, #0
 8006d8e:	6938      	ldr	r0, [r7, #16]
 8006d90:	f000 f88d 	bl	8006eae <xEventGroupClearBits>
 8006d94:	6178      	str	r0, [r7, #20]
  }

  return (rflags);
 8006d96:	697b      	ldr	r3, [r7, #20]
}
 8006d98:	4618      	mov	r0, r3
 8006d9a:	3718      	adds	r7, #24
 8006d9c:	46bd      	mov	sp, r7
 8006d9e:	bd80      	pop	{r7, pc}

08006da0 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8006da0:	b480      	push	{r7}
 8006da2:	b085      	sub	sp, #20
 8006da4:	af00      	add	r7, sp, #0
 8006da6:	60f8      	str	r0, [r7, #12]
 8006da8:	60b9      	str	r1, [r7, #8]
 8006daa:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8006dac:	68fb      	ldr	r3, [r7, #12]
 8006dae:	4a07      	ldr	r2, [pc, #28]	@ (8006dcc <vApplicationGetIdleTaskMemory+0x2c>)
 8006db0:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 8006db2:	68bb      	ldr	r3, [r7, #8]
 8006db4:	4a06      	ldr	r2, [pc, #24]	@ (8006dd0 <vApplicationGetIdleTaskMemory+0x30>)
 8006db6:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8006db8:	687b      	ldr	r3, [r7, #4]
 8006dba:	2280      	movs	r2, #128	@ 0x80
 8006dbc:	601a      	str	r2, [r3, #0]
}
 8006dbe:	bf00      	nop
 8006dc0:	3714      	adds	r7, #20
 8006dc2:	46bd      	mov	sp, r7
 8006dc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006dc8:	4770      	bx	lr
 8006dca:	bf00      	nop
 8006dcc:	2000057c 	.word	0x2000057c
 8006dd0:	20000624 	.word	0x20000624

08006dd4 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8006dd4:	b480      	push	{r7}
 8006dd6:	b085      	sub	sp, #20
 8006dd8:	af00      	add	r7, sp, #0
 8006dda:	60f8      	str	r0, [r7, #12]
 8006ddc:	60b9      	str	r1, [r7, #8]
 8006dde:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8006de0:	68fb      	ldr	r3, [r7, #12]
 8006de2:	4a07      	ldr	r2, [pc, #28]	@ (8006e00 <vApplicationGetTimerTaskMemory+0x2c>)
 8006de4:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 8006de6:	68bb      	ldr	r3, [r7, #8]
 8006de8:	4a06      	ldr	r2, [pc, #24]	@ (8006e04 <vApplicationGetTimerTaskMemory+0x30>)
 8006dea:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8006dec:	687b      	ldr	r3, [r7, #4]
 8006dee:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8006df2:	601a      	str	r2, [r3, #0]
}
 8006df4:	bf00      	nop
 8006df6:	3714      	adds	r7, #20
 8006df8:	46bd      	mov	sp, r7
 8006dfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006dfe:	4770      	bx	lr
 8006e00:	20000824 	.word	0x20000824
 8006e04:	200008cc 	.word	0x200008cc

08006e08 <xEventGroupCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	EventGroupHandle_t xEventGroupCreateStatic( StaticEventGroup_t *pxEventGroupBuffer )
	{
 8006e08:	b580      	push	{r7, lr}
 8006e0a:	b086      	sub	sp, #24
 8006e0c:	af00      	add	r7, sp, #0
 8006e0e:	6078      	str	r0, [r7, #4]
	EventGroup_t *pxEventBits;

		/* A StaticEventGroup_t object must be provided. */
		configASSERT( pxEventGroupBuffer );
 8006e10:	687b      	ldr	r3, [r7, #4]
 8006e12:	2b00      	cmp	r3, #0
 8006e14:	d10b      	bne.n	8006e2e <xEventGroupCreateStatic+0x26>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8006e16:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006e1a:	f383 8811 	msr	BASEPRI, r3
 8006e1e:	f3bf 8f6f 	isb	sy
 8006e22:	f3bf 8f4f 	dsb	sy
 8006e26:	613b      	str	r3, [r7, #16]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8006e28:	bf00      	nop
 8006e2a:	bf00      	nop
 8006e2c:	e7fd      	b.n	8006e2a <xEventGroupCreateStatic+0x22>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticEventGroup_t equals the size of the real
			event group structure. */
			volatile size_t xSize = sizeof( StaticEventGroup_t );
 8006e2e:	2320      	movs	r3, #32
 8006e30:	60bb      	str	r3, [r7, #8]
			configASSERT( xSize == sizeof( EventGroup_t ) );
 8006e32:	68bb      	ldr	r3, [r7, #8]
 8006e34:	2b20      	cmp	r3, #32
 8006e36:	d00b      	beq.n	8006e50 <xEventGroupCreateStatic+0x48>
	__asm volatile
 8006e38:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006e3c:	f383 8811 	msr	BASEPRI, r3
 8006e40:	f3bf 8f6f 	isb	sy
 8006e44:	f3bf 8f4f 	dsb	sy
 8006e48:	60fb      	str	r3, [r7, #12]
}
 8006e4a:	bf00      	nop
 8006e4c:	bf00      	nop
 8006e4e:	e7fd      	b.n	8006e4c <xEventGroupCreateStatic+0x44>
		} /*lint !e529 xSize is referenced if configASSERT() is defined. */
		#endif /* configASSERT_DEFINED */

		/* The user has provided a statically allocated event group - use it. */
		pxEventBits = ( EventGroup_t * ) pxEventGroupBuffer; /*lint !e740 !e9087 EventGroup_t and StaticEventGroup_t are deliberately aliased for data hiding purposes and guaranteed to have the same size and alignment requirement - checked by configASSERT(). */
 8006e50:	687b      	ldr	r3, [r7, #4]
 8006e52:	617b      	str	r3, [r7, #20]

		if( pxEventBits != NULL )
 8006e54:	697b      	ldr	r3, [r7, #20]
 8006e56:	2b00      	cmp	r3, #0
 8006e58:	d00a      	beq.n	8006e70 <xEventGroupCreateStatic+0x68>
		{
			pxEventBits->uxEventBits = 0;
 8006e5a:	697b      	ldr	r3, [r7, #20]
 8006e5c:	2200      	movs	r2, #0
 8006e5e:	601a      	str	r2, [r3, #0]
			vListInitialise( &( pxEventBits->xTasksWaitingForBits ) );
 8006e60:	697b      	ldr	r3, [r7, #20]
 8006e62:	3304      	adds	r3, #4
 8006e64:	4618      	mov	r0, r3
 8006e66:	f000 f94d 	bl	8007104 <vListInitialise>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Both static and dynamic allocation can be used, so note that
				this event group was created statically in case the event group
				is later deleted. */
				pxEventBits->ucStaticallyAllocated = pdTRUE;
 8006e6a:	697b      	ldr	r3, [r7, #20]
 8006e6c:	2201      	movs	r2, #1
 8006e6e:	771a      	strb	r2, [r3, #28]
			pxEventGroupBuffer pointing to a pre-allocated (compile time
			allocated) StaticEventGroup_t variable. */
			traceEVENT_GROUP_CREATE_FAILED();
		}

		return pxEventBits;
 8006e70:	697b      	ldr	r3, [r7, #20]
	}
 8006e72:	4618      	mov	r0, r3
 8006e74:	3718      	adds	r7, #24
 8006e76:	46bd      	mov	sp, r7
 8006e78:	bd80      	pop	{r7, pc}

08006e7a <xEventGroupCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	EventGroupHandle_t xEventGroupCreate( void )
	{
 8006e7a:	b580      	push	{r7, lr}
 8006e7c:	b082      	sub	sp, #8
 8006e7e:	af00      	add	r7, sp, #0
		TickType_t alignment requirements the cast is safe.  In other cases,
		where the natural word size of the architecture is less than
		sizeof( TickType_t ), the TickType_t variables will be accessed in two
		or more reads operations, and the alignment requirements is only that
		of each individual read. */
		pxEventBits = ( EventGroup_t * ) pvPortMalloc( sizeof( EventGroup_t ) ); /*lint !e9087 !e9079 see comment above. */
 8006e80:	2020      	movs	r0, #32
 8006e82:	f002 fc5b 	bl	800973c <pvPortMalloc>
 8006e86:	6078      	str	r0, [r7, #4]

		if( pxEventBits != NULL )
 8006e88:	687b      	ldr	r3, [r7, #4]
 8006e8a:	2b00      	cmp	r3, #0
 8006e8c:	d00a      	beq.n	8006ea4 <xEventGroupCreate+0x2a>
		{
			pxEventBits->uxEventBits = 0;
 8006e8e:	687b      	ldr	r3, [r7, #4]
 8006e90:	2200      	movs	r2, #0
 8006e92:	601a      	str	r2, [r3, #0]
			vListInitialise( &( pxEventBits->xTasksWaitingForBits ) );
 8006e94:	687b      	ldr	r3, [r7, #4]
 8006e96:	3304      	adds	r3, #4
 8006e98:	4618      	mov	r0, r3
 8006e9a:	f000 f933 	bl	8007104 <vListInitialise>
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Both static and dynamic allocation can be used, so note this
				event group was allocated statically in case the event group is
				later deleted. */
				pxEventBits->ucStaticallyAllocated = pdFALSE;
 8006e9e:	687b      	ldr	r3, [r7, #4]
 8006ea0:	2200      	movs	r2, #0
 8006ea2:	771a      	strb	r2, [r3, #28]
		else
		{
			traceEVENT_GROUP_CREATE_FAILED(); /*lint !e9063 Else branch only exists to allow tracing and does not generate code if trace macros are not defined. */
		}

		return pxEventBits;
 8006ea4:	687b      	ldr	r3, [r7, #4]
	}
 8006ea6:	4618      	mov	r0, r3
 8006ea8:	3708      	adds	r7, #8
 8006eaa:	46bd      	mov	sp, r7
 8006eac:	bd80      	pop	{r7, pc}

08006eae <xEventGroupClearBits>:
	return uxReturn;
}
/*-----------------------------------------------------------*/

EventBits_t xEventGroupClearBits( EventGroupHandle_t xEventGroup, const EventBits_t uxBitsToClear )
{
 8006eae:	b580      	push	{r7, lr}
 8006eb0:	b086      	sub	sp, #24
 8006eb2:	af00      	add	r7, sp, #0
 8006eb4:	6078      	str	r0, [r7, #4]
 8006eb6:	6039      	str	r1, [r7, #0]
EventGroup_t *pxEventBits = xEventGroup;
 8006eb8:	687b      	ldr	r3, [r7, #4]
 8006eba:	617b      	str	r3, [r7, #20]
EventBits_t uxReturn;

	/* Check the user is not attempting to clear the bits used by the kernel
	itself. */
	configASSERT( xEventGroup );
 8006ebc:	687b      	ldr	r3, [r7, #4]
 8006ebe:	2b00      	cmp	r3, #0
 8006ec0:	d10b      	bne.n	8006eda <xEventGroupClearBits+0x2c>
	__asm volatile
 8006ec2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006ec6:	f383 8811 	msr	BASEPRI, r3
 8006eca:	f3bf 8f6f 	isb	sy
 8006ece:	f3bf 8f4f 	dsb	sy
 8006ed2:	60fb      	str	r3, [r7, #12]
}
 8006ed4:	bf00      	nop
 8006ed6:	bf00      	nop
 8006ed8:	e7fd      	b.n	8006ed6 <xEventGroupClearBits+0x28>
	configASSERT( ( uxBitsToClear & eventEVENT_BITS_CONTROL_BYTES ) == 0 );
 8006eda:	683b      	ldr	r3, [r7, #0]
 8006edc:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8006ee0:	d30b      	bcc.n	8006efa <xEventGroupClearBits+0x4c>
	__asm volatile
 8006ee2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006ee6:	f383 8811 	msr	BASEPRI, r3
 8006eea:	f3bf 8f6f 	isb	sy
 8006eee:	f3bf 8f4f 	dsb	sy
 8006ef2:	60bb      	str	r3, [r7, #8]
}
 8006ef4:	bf00      	nop
 8006ef6:	bf00      	nop
 8006ef8:	e7fd      	b.n	8006ef6 <xEventGroupClearBits+0x48>

	taskENTER_CRITICAL();
 8006efa:	f002 fafd 	bl	80094f8 <vPortEnterCritical>
	{
		traceEVENT_GROUP_CLEAR_BITS( xEventGroup, uxBitsToClear );

		/* The value returned is the event group value prior to the bits being
		cleared. */
		uxReturn = pxEventBits->uxEventBits;
 8006efe:	697b      	ldr	r3, [r7, #20]
 8006f00:	681b      	ldr	r3, [r3, #0]
 8006f02:	613b      	str	r3, [r7, #16]

		/* Clear the bits. */
		pxEventBits->uxEventBits &= ~uxBitsToClear;
 8006f04:	697b      	ldr	r3, [r7, #20]
 8006f06:	681a      	ldr	r2, [r3, #0]
 8006f08:	683b      	ldr	r3, [r7, #0]
 8006f0a:	43db      	mvns	r3, r3
 8006f0c:	401a      	ands	r2, r3
 8006f0e:	697b      	ldr	r3, [r7, #20]
 8006f10:	601a      	str	r2, [r3, #0]
	}
	taskEXIT_CRITICAL();
 8006f12:	f002 fb23 	bl	800955c <vPortExitCritical>

	return uxReturn;
 8006f16:	693b      	ldr	r3, [r7, #16]
}
 8006f18:	4618      	mov	r0, r3
 8006f1a:	3718      	adds	r7, #24
 8006f1c:	46bd      	mov	sp, r7
 8006f1e:	bd80      	pop	{r7, pc}

08006f20 <xEventGroupClearBitsFromISR>:
/*-----------------------------------------------------------*/

#if ( ( configUSE_TRACE_FACILITY == 1 ) && ( INCLUDE_xTimerPendFunctionCall == 1 ) && ( configUSE_TIMERS == 1 ) )

	BaseType_t xEventGroupClearBitsFromISR( EventGroupHandle_t xEventGroup, const EventBits_t uxBitsToClear )
	{
 8006f20:	b580      	push	{r7, lr}
 8006f22:	b084      	sub	sp, #16
 8006f24:	af00      	add	r7, sp, #0
 8006f26:	6078      	str	r0, [r7, #4]
 8006f28:	6039      	str	r1, [r7, #0]
		BaseType_t xReturn;

		traceEVENT_GROUP_CLEAR_BITS_FROM_ISR( xEventGroup, uxBitsToClear );
		xReturn = xTimerPendFunctionCallFromISR( vEventGroupClearBitsCallback, ( void * ) xEventGroup, ( uint32_t ) uxBitsToClear, NULL ); /*lint !e9087 Can't avoid cast to void* as a generic callback function not specific to this use case. Callback casts back to original type so safe. */
 8006f2a:	2300      	movs	r3, #0
 8006f2c:	683a      	ldr	r2, [r7, #0]
 8006f2e:	6879      	ldr	r1, [r7, #4]
 8006f30:	4804      	ldr	r0, [pc, #16]	@ (8006f44 <xEventGroupClearBitsFromISR+0x24>)
 8006f32:	f002 f98d 	bl	8009250 <xTimerPendFunctionCallFromISR>
 8006f36:	60f8      	str	r0, [r7, #12]

		return xReturn;
 8006f38:	68fb      	ldr	r3, [r7, #12]
	}
 8006f3a:	4618      	mov	r0, r3
 8006f3c:	3710      	adds	r7, #16
 8006f3e:	46bd      	mov	sp, r7
 8006f40:	bd80      	pop	{r7, pc}
 8006f42:	bf00      	nop
 8006f44:	080070c3 	.word	0x080070c3

08006f48 <xEventGroupGetBitsFromISR>:

#endif
/*-----------------------------------------------------------*/

EventBits_t xEventGroupGetBitsFromISR( EventGroupHandle_t xEventGroup )
{
 8006f48:	b480      	push	{r7}
 8006f4a:	b089      	sub	sp, #36	@ 0x24
 8006f4c:	af00      	add	r7, sp, #0
 8006f4e:	6078      	str	r0, [r7, #4]
UBaseType_t uxSavedInterruptStatus;
EventGroup_t const * const pxEventBits = xEventGroup;
 8006f50:	687b      	ldr	r3, [r7, #4]
 8006f52:	61fb      	str	r3, [r7, #28]

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8006f54:	f3ef 8211 	mrs	r2, BASEPRI
 8006f58:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006f5c:	f383 8811 	msr	BASEPRI, r3
 8006f60:	f3bf 8f6f 	isb	sy
 8006f64:	f3bf 8f4f 	dsb	sy
 8006f68:	60fa      	str	r2, [r7, #12]
 8006f6a:	60bb      	str	r3, [r7, #8]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8006f6c:	68fb      	ldr	r3, [r7, #12]
EventBits_t uxReturn;

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8006f6e:	61bb      	str	r3, [r7, #24]
	{
		uxReturn = pxEventBits->uxEventBits;
 8006f70:	69fb      	ldr	r3, [r7, #28]
 8006f72:	681b      	ldr	r3, [r3, #0]
 8006f74:	617b      	str	r3, [r7, #20]
 8006f76:	69bb      	ldr	r3, [r7, #24]
 8006f78:	613b      	str	r3, [r7, #16]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8006f7a:	693b      	ldr	r3, [r7, #16]
 8006f7c:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8006f80:	bf00      	nop
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return uxReturn;
 8006f82:	697b      	ldr	r3, [r7, #20]
} /*lint !e818 EventGroupHandle_t is a typedef used in other functions to so can't be pointer to const. */
 8006f84:	4618      	mov	r0, r3
 8006f86:	3724      	adds	r7, #36	@ 0x24
 8006f88:	46bd      	mov	sp, r7
 8006f8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f8e:	4770      	bx	lr

08006f90 <xEventGroupSetBits>:
/*-----------------------------------------------------------*/

EventBits_t xEventGroupSetBits( EventGroupHandle_t xEventGroup, const EventBits_t uxBitsToSet )
{
 8006f90:	b580      	push	{r7, lr}
 8006f92:	b08e      	sub	sp, #56	@ 0x38
 8006f94:	af00      	add	r7, sp, #0
 8006f96:	6078      	str	r0, [r7, #4]
 8006f98:	6039      	str	r1, [r7, #0]
ListItem_t *pxListItem, *pxNext;
ListItem_t const *pxListEnd;
List_t const * pxList;
EventBits_t uxBitsToClear = 0, uxBitsWaitedFor, uxControlBits;
 8006f9a:	2300      	movs	r3, #0
 8006f9c:	633b      	str	r3, [r7, #48]	@ 0x30
EventGroup_t *pxEventBits = xEventGroup;
 8006f9e:	687b      	ldr	r3, [r7, #4]
 8006fa0:	62bb      	str	r3, [r7, #40]	@ 0x28
BaseType_t xMatchFound = pdFALSE;
 8006fa2:	2300      	movs	r3, #0
 8006fa4:	62fb      	str	r3, [r7, #44]	@ 0x2c

	/* Check the user is not attempting to set the bits used by the kernel
	itself. */
	configASSERT( xEventGroup );
 8006fa6:	687b      	ldr	r3, [r7, #4]
 8006fa8:	2b00      	cmp	r3, #0
 8006faa:	d10b      	bne.n	8006fc4 <xEventGroupSetBits+0x34>
	__asm volatile
 8006fac:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006fb0:	f383 8811 	msr	BASEPRI, r3
 8006fb4:	f3bf 8f6f 	isb	sy
 8006fb8:	f3bf 8f4f 	dsb	sy
 8006fbc:	613b      	str	r3, [r7, #16]
}
 8006fbe:	bf00      	nop
 8006fc0:	bf00      	nop
 8006fc2:	e7fd      	b.n	8006fc0 <xEventGroupSetBits+0x30>
	configASSERT( ( uxBitsToSet & eventEVENT_BITS_CONTROL_BYTES ) == 0 );
 8006fc4:	683b      	ldr	r3, [r7, #0]
 8006fc6:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8006fca:	d30b      	bcc.n	8006fe4 <xEventGroupSetBits+0x54>
	__asm volatile
 8006fcc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006fd0:	f383 8811 	msr	BASEPRI, r3
 8006fd4:	f3bf 8f6f 	isb	sy
 8006fd8:	f3bf 8f4f 	dsb	sy
 8006fdc:	60fb      	str	r3, [r7, #12]
}
 8006fde:	bf00      	nop
 8006fe0:	bf00      	nop
 8006fe2:	e7fd      	b.n	8006fe0 <xEventGroupSetBits+0x50>

	pxList = &( pxEventBits->xTasksWaitingForBits );
 8006fe4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006fe6:	3304      	adds	r3, #4
 8006fe8:	627b      	str	r3, [r7, #36]	@ 0x24
	pxListEnd = listGET_END_MARKER( pxList ); /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8006fea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006fec:	3308      	adds	r3, #8
 8006fee:	623b      	str	r3, [r7, #32]
	vTaskSuspendAll();
 8006ff0:	f001 f89a 	bl	8008128 <vTaskSuspendAll>
	{
		traceEVENT_GROUP_SET_BITS( xEventGroup, uxBitsToSet );

		pxListItem = listGET_HEAD_ENTRY( pxList );
 8006ff4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006ff6:	68db      	ldr	r3, [r3, #12]
 8006ff8:	637b      	str	r3, [r7, #52]	@ 0x34

		/* Set the bits. */
		pxEventBits->uxEventBits |= uxBitsToSet;
 8006ffa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006ffc:	681a      	ldr	r2, [r3, #0]
 8006ffe:	683b      	ldr	r3, [r7, #0]
 8007000:	431a      	orrs	r2, r3
 8007002:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007004:	601a      	str	r2, [r3, #0]

		/* See if the new bit value should unblock any tasks. */
		while( pxListItem != pxListEnd )
 8007006:	e03c      	b.n	8007082 <xEventGroupSetBits+0xf2>
		{
			pxNext = listGET_NEXT( pxListItem );
 8007008:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800700a:	685b      	ldr	r3, [r3, #4]
 800700c:	61fb      	str	r3, [r7, #28]
			uxBitsWaitedFor = listGET_LIST_ITEM_VALUE( pxListItem );
 800700e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007010:	681b      	ldr	r3, [r3, #0]
 8007012:	61bb      	str	r3, [r7, #24]
			xMatchFound = pdFALSE;
 8007014:	2300      	movs	r3, #0
 8007016:	62fb      	str	r3, [r7, #44]	@ 0x2c

			/* Split the bits waited for from the control bits. */
			uxControlBits = uxBitsWaitedFor & eventEVENT_BITS_CONTROL_BYTES;
 8007018:	69bb      	ldr	r3, [r7, #24]
 800701a:	f003 437f 	and.w	r3, r3, #4278190080	@ 0xff000000
 800701e:	617b      	str	r3, [r7, #20]
			uxBitsWaitedFor &= ~eventEVENT_BITS_CONTROL_BYTES;
 8007020:	69bb      	ldr	r3, [r7, #24]
 8007022:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 8007026:	61bb      	str	r3, [r7, #24]

			if( ( uxControlBits & eventWAIT_FOR_ALL_BITS ) == ( EventBits_t ) 0 )
 8007028:	697b      	ldr	r3, [r7, #20]
 800702a:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800702e:	2b00      	cmp	r3, #0
 8007030:	d108      	bne.n	8007044 <xEventGroupSetBits+0xb4>
			{
				/* Just looking for single bit being set. */
				if( ( uxBitsWaitedFor & pxEventBits->uxEventBits ) != ( EventBits_t ) 0 )
 8007032:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007034:	681a      	ldr	r2, [r3, #0]
 8007036:	69bb      	ldr	r3, [r7, #24]
 8007038:	4013      	ands	r3, r2
 800703a:	2b00      	cmp	r3, #0
 800703c:	d00b      	beq.n	8007056 <xEventGroupSetBits+0xc6>
				{
					xMatchFound = pdTRUE;
 800703e:	2301      	movs	r3, #1
 8007040:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8007042:	e008      	b.n	8007056 <xEventGroupSetBits+0xc6>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}
			}
			else if( ( uxBitsWaitedFor & pxEventBits->uxEventBits ) == uxBitsWaitedFor )
 8007044:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007046:	681a      	ldr	r2, [r3, #0]
 8007048:	69bb      	ldr	r3, [r7, #24]
 800704a:	4013      	ands	r3, r2
 800704c:	69ba      	ldr	r2, [r7, #24]
 800704e:	429a      	cmp	r2, r3
 8007050:	d101      	bne.n	8007056 <xEventGroupSetBits+0xc6>
			{
				/* All bits are set. */
				xMatchFound = pdTRUE;
 8007052:	2301      	movs	r3, #1
 8007054:	62fb      	str	r3, [r7, #44]	@ 0x2c
			else
			{
				/* Need all bits to be set, but not all the bits were set. */
			}

			if( xMatchFound != pdFALSE )
 8007056:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007058:	2b00      	cmp	r3, #0
 800705a:	d010      	beq.n	800707e <xEventGroupSetBits+0xee>
			{
				/* The bits match.  Should the bits be cleared on exit? */
				if( ( uxControlBits & eventCLEAR_EVENTS_ON_EXIT_BIT ) != ( EventBits_t ) 0 )
 800705c:	697b      	ldr	r3, [r7, #20]
 800705e:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8007062:	2b00      	cmp	r3, #0
 8007064:	d003      	beq.n	800706e <xEventGroupSetBits+0xde>
				{
					uxBitsToClear |= uxBitsWaitedFor;
 8007066:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007068:	69bb      	ldr	r3, [r7, #24]
 800706a:	4313      	orrs	r3, r2
 800706c:	633b      	str	r3, [r7, #48]	@ 0x30
				/* Store the actual event flag value in the task's event list
				item before removing the task from the event list.  The
				eventUNBLOCKED_DUE_TO_BIT_SET bit is set so the task knows
				that is was unblocked due to its required bits matching, rather
				than because it timed out. */
				vTaskRemoveFromUnorderedEventList( pxListItem, pxEventBits->uxEventBits | eventUNBLOCKED_DUE_TO_BIT_SET );
 800706e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007070:	681b      	ldr	r3, [r3, #0]
 8007072:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8007076:	4619      	mov	r1, r3
 8007078:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 800707a:	f001 fae7 	bl	800864c <vTaskRemoveFromUnorderedEventList>
			}

			/* Move onto the next list item.  Note pxListItem->pxNext is not
			used here as the list item may have been removed from the event list
			and inserted into the ready/pending reading list. */
			pxListItem = pxNext;
 800707e:	69fb      	ldr	r3, [r7, #28]
 8007080:	637b      	str	r3, [r7, #52]	@ 0x34
		while( pxListItem != pxListEnd )
 8007082:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8007084:	6a3b      	ldr	r3, [r7, #32]
 8007086:	429a      	cmp	r2, r3
 8007088:	d1be      	bne.n	8007008 <xEventGroupSetBits+0x78>
		}

		/* Clear any bits that matched when the eventCLEAR_EVENTS_ON_EXIT_BIT
		bit was set in the control word. */
		pxEventBits->uxEventBits &= ~uxBitsToClear;
 800708a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800708c:	681a      	ldr	r2, [r3, #0]
 800708e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007090:	43db      	mvns	r3, r3
 8007092:	401a      	ands	r2, r3
 8007094:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007096:	601a      	str	r2, [r3, #0]
	}
	( void ) xTaskResumeAll();
 8007098:	f001 f854 	bl	8008144 <xTaskResumeAll>

	return pxEventBits->uxEventBits;
 800709c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800709e:	681b      	ldr	r3, [r3, #0]
}
 80070a0:	4618      	mov	r0, r3
 80070a2:	3738      	adds	r7, #56	@ 0x38
 80070a4:	46bd      	mov	sp, r7
 80070a6:	bd80      	pop	{r7, pc}

080070a8 <vEventGroupSetBitsCallback>:
/*-----------------------------------------------------------*/

/* For internal use only - execute a 'set bits' command that was pended from
an interrupt. */
void vEventGroupSetBitsCallback( void *pvEventGroup, const uint32_t ulBitsToSet )
{
 80070a8:	b580      	push	{r7, lr}
 80070aa:	b082      	sub	sp, #8
 80070ac:	af00      	add	r7, sp, #0
 80070ae:	6078      	str	r0, [r7, #4]
 80070b0:	6039      	str	r1, [r7, #0]
	( void ) xEventGroupSetBits( pvEventGroup, ( EventBits_t ) ulBitsToSet ); /*lint !e9079 Can't avoid cast to void* as a generic timer callback prototype. Callback casts back to original type so safe. */
 80070b2:	6839      	ldr	r1, [r7, #0]
 80070b4:	6878      	ldr	r0, [r7, #4]
 80070b6:	f7ff ff6b 	bl	8006f90 <xEventGroupSetBits>
}
 80070ba:	bf00      	nop
 80070bc:	3708      	adds	r7, #8
 80070be:	46bd      	mov	sp, r7
 80070c0:	bd80      	pop	{r7, pc}

080070c2 <vEventGroupClearBitsCallback>:
/*-----------------------------------------------------------*/

/* For internal use only - execute a 'clear bits' command that was pended from
an interrupt. */
void vEventGroupClearBitsCallback( void *pvEventGroup, const uint32_t ulBitsToClear )
{
 80070c2:	b580      	push	{r7, lr}
 80070c4:	b082      	sub	sp, #8
 80070c6:	af00      	add	r7, sp, #0
 80070c8:	6078      	str	r0, [r7, #4]
 80070ca:	6039      	str	r1, [r7, #0]
	( void ) xEventGroupClearBits( pvEventGroup, ( EventBits_t ) ulBitsToClear ); /*lint !e9079 Can't avoid cast to void* as a generic timer callback prototype. Callback casts back to original type so safe. */
 80070cc:	6839      	ldr	r1, [r7, #0]
 80070ce:	6878      	ldr	r0, [r7, #4]
 80070d0:	f7ff feed 	bl	8006eae <xEventGroupClearBits>
}
 80070d4:	bf00      	nop
 80070d6:	3708      	adds	r7, #8
 80070d8:	46bd      	mov	sp, r7
 80070da:	bd80      	pop	{r7, pc}

080070dc <xEventGroupSetBitsFromISR>:
/*-----------------------------------------------------------*/

#if ( ( configUSE_TRACE_FACILITY == 1 ) && ( INCLUDE_xTimerPendFunctionCall == 1 ) && ( configUSE_TIMERS == 1 ) )

	BaseType_t xEventGroupSetBitsFromISR( EventGroupHandle_t xEventGroup, const EventBits_t uxBitsToSet, BaseType_t *pxHigherPriorityTaskWoken )
	{
 80070dc:	b580      	push	{r7, lr}
 80070de:	b086      	sub	sp, #24
 80070e0:	af00      	add	r7, sp, #0
 80070e2:	60f8      	str	r0, [r7, #12]
 80070e4:	60b9      	str	r1, [r7, #8]
 80070e6:	607a      	str	r2, [r7, #4]
	BaseType_t xReturn;

		traceEVENT_GROUP_SET_BITS_FROM_ISR( xEventGroup, uxBitsToSet );
		xReturn = xTimerPendFunctionCallFromISR( vEventGroupSetBitsCallback, ( void * ) xEventGroup, ( uint32_t ) uxBitsToSet, pxHigherPriorityTaskWoken ); /*lint !e9087 Can't avoid cast to void* as a generic callback function not specific to this use case. Callback casts back to original type so safe. */
 80070e8:	687b      	ldr	r3, [r7, #4]
 80070ea:	68ba      	ldr	r2, [r7, #8]
 80070ec:	68f9      	ldr	r1, [r7, #12]
 80070ee:	4804      	ldr	r0, [pc, #16]	@ (8007100 <xEventGroupSetBitsFromISR+0x24>)
 80070f0:	f002 f8ae 	bl	8009250 <xTimerPendFunctionCallFromISR>
 80070f4:	6178      	str	r0, [r7, #20]

		return xReturn;
 80070f6:	697b      	ldr	r3, [r7, #20]
	}
 80070f8:	4618      	mov	r0, r3
 80070fa:	3718      	adds	r7, #24
 80070fc:	46bd      	mov	sp, r7
 80070fe:	bd80      	pop	{r7, pc}
 8007100:	080070a9 	.word	0x080070a9

08007104 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8007104:	b480      	push	{r7}
 8007106:	b083      	sub	sp, #12
 8007108:	af00      	add	r7, sp, #0
 800710a:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800710c:	687b      	ldr	r3, [r7, #4]
 800710e:	f103 0208 	add.w	r2, r3, #8
 8007112:	687b      	ldr	r3, [r7, #4]
 8007114:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8007116:	687b      	ldr	r3, [r7, #4]
 8007118:	f04f 32ff 	mov.w	r2, #4294967295
 800711c:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800711e:	687b      	ldr	r3, [r7, #4]
 8007120:	f103 0208 	add.w	r2, r3, #8
 8007124:	687b      	ldr	r3, [r7, #4]
 8007126:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8007128:	687b      	ldr	r3, [r7, #4]
 800712a:	f103 0208 	add.w	r2, r3, #8
 800712e:	687b      	ldr	r3, [r7, #4]
 8007130:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8007132:	687b      	ldr	r3, [r7, #4]
 8007134:	2200      	movs	r2, #0
 8007136:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8007138:	bf00      	nop
 800713a:	370c      	adds	r7, #12
 800713c:	46bd      	mov	sp, r7
 800713e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007142:	4770      	bx	lr

08007144 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8007144:	b480      	push	{r7}
 8007146:	b083      	sub	sp, #12
 8007148:	af00      	add	r7, sp, #0
 800714a:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 800714c:	687b      	ldr	r3, [r7, #4]
 800714e:	2200      	movs	r2, #0
 8007150:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8007152:	bf00      	nop
 8007154:	370c      	adds	r7, #12
 8007156:	46bd      	mov	sp, r7
 8007158:	f85d 7b04 	ldr.w	r7, [sp], #4
 800715c:	4770      	bx	lr

0800715e <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800715e:	b480      	push	{r7}
 8007160:	b085      	sub	sp, #20
 8007162:	af00      	add	r7, sp, #0
 8007164:	6078      	str	r0, [r7, #4]
 8007166:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8007168:	687b      	ldr	r3, [r7, #4]
 800716a:	685b      	ldr	r3, [r3, #4]
 800716c:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800716e:	683b      	ldr	r3, [r7, #0]
 8007170:	68fa      	ldr	r2, [r7, #12]
 8007172:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8007174:	68fb      	ldr	r3, [r7, #12]
 8007176:	689a      	ldr	r2, [r3, #8]
 8007178:	683b      	ldr	r3, [r7, #0]
 800717a:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 800717c:	68fb      	ldr	r3, [r7, #12]
 800717e:	689b      	ldr	r3, [r3, #8]
 8007180:	683a      	ldr	r2, [r7, #0]
 8007182:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8007184:	68fb      	ldr	r3, [r7, #12]
 8007186:	683a      	ldr	r2, [r7, #0]
 8007188:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 800718a:	683b      	ldr	r3, [r7, #0]
 800718c:	687a      	ldr	r2, [r7, #4]
 800718e:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8007190:	687b      	ldr	r3, [r7, #4]
 8007192:	681b      	ldr	r3, [r3, #0]
 8007194:	1c5a      	adds	r2, r3, #1
 8007196:	687b      	ldr	r3, [r7, #4]
 8007198:	601a      	str	r2, [r3, #0]
}
 800719a:	bf00      	nop
 800719c:	3714      	adds	r7, #20
 800719e:	46bd      	mov	sp, r7
 80071a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071a4:	4770      	bx	lr

080071a6 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80071a6:	b480      	push	{r7}
 80071a8:	b085      	sub	sp, #20
 80071aa:	af00      	add	r7, sp, #0
 80071ac:	6078      	str	r0, [r7, #4]
 80071ae:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 80071b0:	683b      	ldr	r3, [r7, #0]
 80071b2:	681b      	ldr	r3, [r3, #0]
 80071b4:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 80071b6:	68bb      	ldr	r3, [r7, #8]
 80071b8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80071bc:	d103      	bne.n	80071c6 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 80071be:	687b      	ldr	r3, [r7, #4]
 80071c0:	691b      	ldr	r3, [r3, #16]
 80071c2:	60fb      	str	r3, [r7, #12]
 80071c4:	e00c      	b.n	80071e0 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 80071c6:	687b      	ldr	r3, [r7, #4]
 80071c8:	3308      	adds	r3, #8
 80071ca:	60fb      	str	r3, [r7, #12]
 80071cc:	e002      	b.n	80071d4 <vListInsert+0x2e>
 80071ce:	68fb      	ldr	r3, [r7, #12]
 80071d0:	685b      	ldr	r3, [r3, #4]
 80071d2:	60fb      	str	r3, [r7, #12]
 80071d4:	68fb      	ldr	r3, [r7, #12]
 80071d6:	685b      	ldr	r3, [r3, #4]
 80071d8:	681b      	ldr	r3, [r3, #0]
 80071da:	68ba      	ldr	r2, [r7, #8]
 80071dc:	429a      	cmp	r2, r3
 80071de:	d2f6      	bcs.n	80071ce <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 80071e0:	68fb      	ldr	r3, [r7, #12]
 80071e2:	685a      	ldr	r2, [r3, #4]
 80071e4:	683b      	ldr	r3, [r7, #0]
 80071e6:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 80071e8:	683b      	ldr	r3, [r7, #0]
 80071ea:	685b      	ldr	r3, [r3, #4]
 80071ec:	683a      	ldr	r2, [r7, #0]
 80071ee:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 80071f0:	683b      	ldr	r3, [r7, #0]
 80071f2:	68fa      	ldr	r2, [r7, #12]
 80071f4:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 80071f6:	68fb      	ldr	r3, [r7, #12]
 80071f8:	683a      	ldr	r2, [r7, #0]
 80071fa:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 80071fc:	683b      	ldr	r3, [r7, #0]
 80071fe:	687a      	ldr	r2, [r7, #4]
 8007200:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8007202:	687b      	ldr	r3, [r7, #4]
 8007204:	681b      	ldr	r3, [r3, #0]
 8007206:	1c5a      	adds	r2, r3, #1
 8007208:	687b      	ldr	r3, [r7, #4]
 800720a:	601a      	str	r2, [r3, #0]
}
 800720c:	bf00      	nop
 800720e:	3714      	adds	r7, #20
 8007210:	46bd      	mov	sp, r7
 8007212:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007216:	4770      	bx	lr

08007218 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8007218:	b480      	push	{r7}
 800721a:	b085      	sub	sp, #20
 800721c:	af00      	add	r7, sp, #0
 800721e:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8007220:	687b      	ldr	r3, [r7, #4]
 8007222:	691b      	ldr	r3, [r3, #16]
 8007224:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8007226:	687b      	ldr	r3, [r7, #4]
 8007228:	685b      	ldr	r3, [r3, #4]
 800722a:	687a      	ldr	r2, [r7, #4]
 800722c:	6892      	ldr	r2, [r2, #8]
 800722e:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8007230:	687b      	ldr	r3, [r7, #4]
 8007232:	689b      	ldr	r3, [r3, #8]
 8007234:	687a      	ldr	r2, [r7, #4]
 8007236:	6852      	ldr	r2, [r2, #4]
 8007238:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800723a:	68fb      	ldr	r3, [r7, #12]
 800723c:	685b      	ldr	r3, [r3, #4]
 800723e:	687a      	ldr	r2, [r7, #4]
 8007240:	429a      	cmp	r2, r3
 8007242:	d103      	bne.n	800724c <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8007244:	687b      	ldr	r3, [r7, #4]
 8007246:	689a      	ldr	r2, [r3, #8]
 8007248:	68fb      	ldr	r3, [r7, #12]
 800724a:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 800724c:	687b      	ldr	r3, [r7, #4]
 800724e:	2200      	movs	r2, #0
 8007250:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8007252:	68fb      	ldr	r3, [r7, #12]
 8007254:	681b      	ldr	r3, [r3, #0]
 8007256:	1e5a      	subs	r2, r3, #1
 8007258:	68fb      	ldr	r3, [r7, #12]
 800725a:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 800725c:	68fb      	ldr	r3, [r7, #12]
 800725e:	681b      	ldr	r3, [r3, #0]
}
 8007260:	4618      	mov	r0, r3
 8007262:	3714      	adds	r7, #20
 8007264:	46bd      	mov	sp, r7
 8007266:	f85d 7b04 	ldr.w	r7, [sp], #4
 800726a:	4770      	bx	lr

0800726c <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 800726c:	b580      	push	{r7, lr}
 800726e:	b084      	sub	sp, #16
 8007270:	af00      	add	r7, sp, #0
 8007272:	6078      	str	r0, [r7, #4]
 8007274:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8007276:	687b      	ldr	r3, [r7, #4]
 8007278:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800727a:	68fb      	ldr	r3, [r7, #12]
 800727c:	2b00      	cmp	r3, #0
 800727e:	d10b      	bne.n	8007298 <xQueueGenericReset+0x2c>
	__asm volatile
 8007280:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007284:	f383 8811 	msr	BASEPRI, r3
 8007288:	f3bf 8f6f 	isb	sy
 800728c:	f3bf 8f4f 	dsb	sy
 8007290:	60bb      	str	r3, [r7, #8]
}
 8007292:	bf00      	nop
 8007294:	bf00      	nop
 8007296:	e7fd      	b.n	8007294 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8007298:	f002 f92e 	bl	80094f8 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800729c:	68fb      	ldr	r3, [r7, #12]
 800729e:	681a      	ldr	r2, [r3, #0]
 80072a0:	68fb      	ldr	r3, [r7, #12]
 80072a2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80072a4:	68f9      	ldr	r1, [r7, #12]
 80072a6:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 80072a8:	fb01 f303 	mul.w	r3, r1, r3
 80072ac:	441a      	add	r2, r3
 80072ae:	68fb      	ldr	r3, [r7, #12]
 80072b0:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 80072b2:	68fb      	ldr	r3, [r7, #12]
 80072b4:	2200      	movs	r2, #0
 80072b6:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 80072b8:	68fb      	ldr	r3, [r7, #12]
 80072ba:	681a      	ldr	r2, [r3, #0]
 80072bc:	68fb      	ldr	r3, [r7, #12]
 80072be:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80072c0:	68fb      	ldr	r3, [r7, #12]
 80072c2:	681a      	ldr	r2, [r3, #0]
 80072c4:	68fb      	ldr	r3, [r7, #12]
 80072c6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80072c8:	3b01      	subs	r3, #1
 80072ca:	68f9      	ldr	r1, [r7, #12]
 80072cc:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 80072ce:	fb01 f303 	mul.w	r3, r1, r3
 80072d2:	441a      	add	r2, r3
 80072d4:	68fb      	ldr	r3, [r7, #12]
 80072d6:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 80072d8:	68fb      	ldr	r3, [r7, #12]
 80072da:	22ff      	movs	r2, #255	@ 0xff
 80072dc:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 80072e0:	68fb      	ldr	r3, [r7, #12]
 80072e2:	22ff      	movs	r2, #255	@ 0xff
 80072e4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 80072e8:	683b      	ldr	r3, [r7, #0]
 80072ea:	2b00      	cmp	r3, #0
 80072ec:	d114      	bne.n	8007318 <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80072ee:	68fb      	ldr	r3, [r7, #12]
 80072f0:	691b      	ldr	r3, [r3, #16]
 80072f2:	2b00      	cmp	r3, #0
 80072f4:	d01a      	beq.n	800732c <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80072f6:	68fb      	ldr	r3, [r7, #12]
 80072f8:	3310      	adds	r3, #16
 80072fa:	4618      	mov	r0, r3
 80072fc:	f001 f942 	bl	8008584 <xTaskRemoveFromEventList>
 8007300:	4603      	mov	r3, r0
 8007302:	2b00      	cmp	r3, #0
 8007304:	d012      	beq.n	800732c <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8007306:	4b0d      	ldr	r3, [pc, #52]	@ (800733c <xQueueGenericReset+0xd0>)
 8007308:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800730c:	601a      	str	r2, [r3, #0]
 800730e:	f3bf 8f4f 	dsb	sy
 8007312:	f3bf 8f6f 	isb	sy
 8007316:	e009      	b.n	800732c <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8007318:	68fb      	ldr	r3, [r7, #12]
 800731a:	3310      	adds	r3, #16
 800731c:	4618      	mov	r0, r3
 800731e:	f7ff fef1 	bl	8007104 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8007322:	68fb      	ldr	r3, [r7, #12]
 8007324:	3324      	adds	r3, #36	@ 0x24
 8007326:	4618      	mov	r0, r3
 8007328:	f7ff feec 	bl	8007104 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 800732c:	f002 f916 	bl	800955c <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8007330:	2301      	movs	r3, #1
}
 8007332:	4618      	mov	r0, r3
 8007334:	3710      	adds	r7, #16
 8007336:	46bd      	mov	sp, r7
 8007338:	bd80      	pop	{r7, pc}
 800733a:	bf00      	nop
 800733c:	e000ed04 	.word	0xe000ed04

08007340 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8007340:	b580      	push	{r7, lr}
 8007342:	b08e      	sub	sp, #56	@ 0x38
 8007344:	af02      	add	r7, sp, #8
 8007346:	60f8      	str	r0, [r7, #12]
 8007348:	60b9      	str	r1, [r7, #8]
 800734a:	607a      	str	r2, [r7, #4]
 800734c:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800734e:	68fb      	ldr	r3, [r7, #12]
 8007350:	2b00      	cmp	r3, #0
 8007352:	d10b      	bne.n	800736c <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 8007354:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007358:	f383 8811 	msr	BASEPRI, r3
 800735c:	f3bf 8f6f 	isb	sy
 8007360:	f3bf 8f4f 	dsb	sy
 8007364:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8007366:	bf00      	nop
 8007368:	bf00      	nop
 800736a:	e7fd      	b.n	8007368 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 800736c:	683b      	ldr	r3, [r7, #0]
 800736e:	2b00      	cmp	r3, #0
 8007370:	d10b      	bne.n	800738a <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 8007372:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007376:	f383 8811 	msr	BASEPRI, r3
 800737a:	f3bf 8f6f 	isb	sy
 800737e:	f3bf 8f4f 	dsb	sy
 8007382:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8007384:	bf00      	nop
 8007386:	bf00      	nop
 8007388:	e7fd      	b.n	8007386 <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 800738a:	687b      	ldr	r3, [r7, #4]
 800738c:	2b00      	cmp	r3, #0
 800738e:	d002      	beq.n	8007396 <xQueueGenericCreateStatic+0x56>
 8007390:	68bb      	ldr	r3, [r7, #8]
 8007392:	2b00      	cmp	r3, #0
 8007394:	d001      	beq.n	800739a <xQueueGenericCreateStatic+0x5a>
 8007396:	2301      	movs	r3, #1
 8007398:	e000      	b.n	800739c <xQueueGenericCreateStatic+0x5c>
 800739a:	2300      	movs	r3, #0
 800739c:	2b00      	cmp	r3, #0
 800739e:	d10b      	bne.n	80073b8 <xQueueGenericCreateStatic+0x78>
	__asm volatile
 80073a0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80073a4:	f383 8811 	msr	BASEPRI, r3
 80073a8:	f3bf 8f6f 	isb	sy
 80073ac:	f3bf 8f4f 	dsb	sy
 80073b0:	623b      	str	r3, [r7, #32]
}
 80073b2:	bf00      	nop
 80073b4:	bf00      	nop
 80073b6:	e7fd      	b.n	80073b4 <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 80073b8:	687b      	ldr	r3, [r7, #4]
 80073ba:	2b00      	cmp	r3, #0
 80073bc:	d102      	bne.n	80073c4 <xQueueGenericCreateStatic+0x84>
 80073be:	68bb      	ldr	r3, [r7, #8]
 80073c0:	2b00      	cmp	r3, #0
 80073c2:	d101      	bne.n	80073c8 <xQueueGenericCreateStatic+0x88>
 80073c4:	2301      	movs	r3, #1
 80073c6:	e000      	b.n	80073ca <xQueueGenericCreateStatic+0x8a>
 80073c8:	2300      	movs	r3, #0
 80073ca:	2b00      	cmp	r3, #0
 80073cc:	d10b      	bne.n	80073e6 <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 80073ce:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80073d2:	f383 8811 	msr	BASEPRI, r3
 80073d6:	f3bf 8f6f 	isb	sy
 80073da:	f3bf 8f4f 	dsb	sy
 80073de:	61fb      	str	r3, [r7, #28]
}
 80073e0:	bf00      	nop
 80073e2:	bf00      	nop
 80073e4:	e7fd      	b.n	80073e2 <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 80073e6:	2350      	movs	r3, #80	@ 0x50
 80073e8:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 80073ea:	697b      	ldr	r3, [r7, #20]
 80073ec:	2b50      	cmp	r3, #80	@ 0x50
 80073ee:	d00b      	beq.n	8007408 <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 80073f0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80073f4:	f383 8811 	msr	BASEPRI, r3
 80073f8:	f3bf 8f6f 	isb	sy
 80073fc:	f3bf 8f4f 	dsb	sy
 8007400:	61bb      	str	r3, [r7, #24]
}
 8007402:	bf00      	nop
 8007404:	bf00      	nop
 8007406:	e7fd      	b.n	8007404 <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8007408:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800740a:	683b      	ldr	r3, [r7, #0]
 800740c:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 800740e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007410:	2b00      	cmp	r3, #0
 8007412:	d00d      	beq.n	8007430 <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8007414:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007416:	2201      	movs	r2, #1
 8007418:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800741c:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 8007420:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007422:	9300      	str	r3, [sp, #0]
 8007424:	4613      	mov	r3, r2
 8007426:	687a      	ldr	r2, [r7, #4]
 8007428:	68b9      	ldr	r1, [r7, #8]
 800742a:	68f8      	ldr	r0, [r7, #12]
 800742c:	f000 f805 	bl	800743a <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8007430:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 8007432:	4618      	mov	r0, r3
 8007434:	3730      	adds	r7, #48	@ 0x30
 8007436:	46bd      	mov	sp, r7
 8007438:	bd80      	pop	{r7, pc}

0800743a <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 800743a:	b580      	push	{r7, lr}
 800743c:	b084      	sub	sp, #16
 800743e:	af00      	add	r7, sp, #0
 8007440:	60f8      	str	r0, [r7, #12]
 8007442:	60b9      	str	r1, [r7, #8]
 8007444:	607a      	str	r2, [r7, #4]
 8007446:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8007448:	68bb      	ldr	r3, [r7, #8]
 800744a:	2b00      	cmp	r3, #0
 800744c:	d103      	bne.n	8007456 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 800744e:	69bb      	ldr	r3, [r7, #24]
 8007450:	69ba      	ldr	r2, [r7, #24]
 8007452:	601a      	str	r2, [r3, #0]
 8007454:	e002      	b.n	800745c <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8007456:	69bb      	ldr	r3, [r7, #24]
 8007458:	687a      	ldr	r2, [r7, #4]
 800745a:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 800745c:	69bb      	ldr	r3, [r7, #24]
 800745e:	68fa      	ldr	r2, [r7, #12]
 8007460:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8007462:	69bb      	ldr	r3, [r7, #24]
 8007464:	68ba      	ldr	r2, [r7, #8]
 8007466:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8007468:	2101      	movs	r1, #1
 800746a:	69b8      	ldr	r0, [r7, #24]
 800746c:	f7ff fefe 	bl	800726c <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 8007470:	69bb      	ldr	r3, [r7, #24]
 8007472:	78fa      	ldrb	r2, [r7, #3]
 8007474:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8007478:	bf00      	nop
 800747a:	3710      	adds	r7, #16
 800747c:	46bd      	mov	sp, r7
 800747e:	bd80      	pop	{r7, pc}

08007480 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8007480:	b580      	push	{r7, lr}
 8007482:	b08e      	sub	sp, #56	@ 0x38
 8007484:	af00      	add	r7, sp, #0
 8007486:	60f8      	str	r0, [r7, #12]
 8007488:	60b9      	str	r1, [r7, #8]
 800748a:	607a      	str	r2, [r7, #4]
 800748c:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 800748e:	2300      	movs	r3, #0
 8007490:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8007492:	68fb      	ldr	r3, [r7, #12]
 8007494:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 8007496:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007498:	2b00      	cmp	r3, #0
 800749a:	d10b      	bne.n	80074b4 <xQueueGenericSend+0x34>
	__asm volatile
 800749c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80074a0:	f383 8811 	msr	BASEPRI, r3
 80074a4:	f3bf 8f6f 	isb	sy
 80074a8:	f3bf 8f4f 	dsb	sy
 80074ac:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 80074ae:	bf00      	nop
 80074b0:	bf00      	nop
 80074b2:	e7fd      	b.n	80074b0 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80074b4:	68bb      	ldr	r3, [r7, #8]
 80074b6:	2b00      	cmp	r3, #0
 80074b8:	d103      	bne.n	80074c2 <xQueueGenericSend+0x42>
 80074ba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80074bc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80074be:	2b00      	cmp	r3, #0
 80074c0:	d101      	bne.n	80074c6 <xQueueGenericSend+0x46>
 80074c2:	2301      	movs	r3, #1
 80074c4:	e000      	b.n	80074c8 <xQueueGenericSend+0x48>
 80074c6:	2300      	movs	r3, #0
 80074c8:	2b00      	cmp	r3, #0
 80074ca:	d10b      	bne.n	80074e4 <xQueueGenericSend+0x64>
	__asm volatile
 80074cc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80074d0:	f383 8811 	msr	BASEPRI, r3
 80074d4:	f3bf 8f6f 	isb	sy
 80074d8:	f3bf 8f4f 	dsb	sy
 80074dc:	627b      	str	r3, [r7, #36]	@ 0x24
}
 80074de:	bf00      	nop
 80074e0:	bf00      	nop
 80074e2:	e7fd      	b.n	80074e0 <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80074e4:	683b      	ldr	r3, [r7, #0]
 80074e6:	2b02      	cmp	r3, #2
 80074e8:	d103      	bne.n	80074f2 <xQueueGenericSend+0x72>
 80074ea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80074ec:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80074ee:	2b01      	cmp	r3, #1
 80074f0:	d101      	bne.n	80074f6 <xQueueGenericSend+0x76>
 80074f2:	2301      	movs	r3, #1
 80074f4:	e000      	b.n	80074f8 <xQueueGenericSend+0x78>
 80074f6:	2300      	movs	r3, #0
 80074f8:	2b00      	cmp	r3, #0
 80074fa:	d10b      	bne.n	8007514 <xQueueGenericSend+0x94>
	__asm volatile
 80074fc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007500:	f383 8811 	msr	BASEPRI, r3
 8007504:	f3bf 8f6f 	isb	sy
 8007508:	f3bf 8f4f 	dsb	sy
 800750c:	623b      	str	r3, [r7, #32]
}
 800750e:	bf00      	nop
 8007510:	bf00      	nop
 8007512:	e7fd      	b.n	8007510 <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8007514:	f001 fa60 	bl	80089d8 <xTaskGetSchedulerState>
 8007518:	4603      	mov	r3, r0
 800751a:	2b00      	cmp	r3, #0
 800751c:	d102      	bne.n	8007524 <xQueueGenericSend+0xa4>
 800751e:	687b      	ldr	r3, [r7, #4]
 8007520:	2b00      	cmp	r3, #0
 8007522:	d101      	bne.n	8007528 <xQueueGenericSend+0xa8>
 8007524:	2301      	movs	r3, #1
 8007526:	e000      	b.n	800752a <xQueueGenericSend+0xaa>
 8007528:	2300      	movs	r3, #0
 800752a:	2b00      	cmp	r3, #0
 800752c:	d10b      	bne.n	8007546 <xQueueGenericSend+0xc6>
	__asm volatile
 800752e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007532:	f383 8811 	msr	BASEPRI, r3
 8007536:	f3bf 8f6f 	isb	sy
 800753a:	f3bf 8f4f 	dsb	sy
 800753e:	61fb      	str	r3, [r7, #28]
}
 8007540:	bf00      	nop
 8007542:	bf00      	nop
 8007544:	e7fd      	b.n	8007542 <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8007546:	f001 ffd7 	bl	80094f8 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800754a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800754c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800754e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007550:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007552:	429a      	cmp	r2, r3
 8007554:	d302      	bcc.n	800755c <xQueueGenericSend+0xdc>
 8007556:	683b      	ldr	r3, [r7, #0]
 8007558:	2b02      	cmp	r3, #2
 800755a:	d129      	bne.n	80075b0 <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800755c:	683a      	ldr	r2, [r7, #0]
 800755e:	68b9      	ldr	r1, [r7, #8]
 8007560:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8007562:	f000 fa0f 	bl	8007984 <prvCopyDataToQueue>
 8007566:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8007568:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800756a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800756c:	2b00      	cmp	r3, #0
 800756e:	d010      	beq.n	8007592 <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8007570:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007572:	3324      	adds	r3, #36	@ 0x24
 8007574:	4618      	mov	r0, r3
 8007576:	f001 f805 	bl	8008584 <xTaskRemoveFromEventList>
 800757a:	4603      	mov	r3, r0
 800757c:	2b00      	cmp	r3, #0
 800757e:	d013      	beq.n	80075a8 <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8007580:	4b3f      	ldr	r3, [pc, #252]	@ (8007680 <xQueueGenericSend+0x200>)
 8007582:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007586:	601a      	str	r2, [r3, #0]
 8007588:	f3bf 8f4f 	dsb	sy
 800758c:	f3bf 8f6f 	isb	sy
 8007590:	e00a      	b.n	80075a8 <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8007592:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007594:	2b00      	cmp	r3, #0
 8007596:	d007      	beq.n	80075a8 <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8007598:	4b39      	ldr	r3, [pc, #228]	@ (8007680 <xQueueGenericSend+0x200>)
 800759a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800759e:	601a      	str	r2, [r3, #0]
 80075a0:	f3bf 8f4f 	dsb	sy
 80075a4:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 80075a8:	f001 ffd8 	bl	800955c <vPortExitCritical>
				return pdPASS;
 80075ac:	2301      	movs	r3, #1
 80075ae:	e063      	b.n	8007678 <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80075b0:	687b      	ldr	r3, [r7, #4]
 80075b2:	2b00      	cmp	r3, #0
 80075b4:	d103      	bne.n	80075be <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 80075b6:	f001 ffd1 	bl	800955c <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 80075ba:	2300      	movs	r3, #0
 80075bc:	e05c      	b.n	8007678 <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 80075be:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80075c0:	2b00      	cmp	r3, #0
 80075c2:	d106      	bne.n	80075d2 <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80075c4:	f107 0314 	add.w	r3, r7, #20
 80075c8:	4618      	mov	r0, r3
 80075ca:	f001 f8a3 	bl	8008714 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80075ce:	2301      	movs	r3, #1
 80075d0:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80075d2:	f001 ffc3 	bl	800955c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 80075d6:	f000 fda7 	bl	8008128 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80075da:	f001 ff8d 	bl	80094f8 <vPortEnterCritical>
 80075de:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80075e0:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80075e4:	b25b      	sxtb	r3, r3
 80075e6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80075ea:	d103      	bne.n	80075f4 <xQueueGenericSend+0x174>
 80075ec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80075ee:	2200      	movs	r2, #0
 80075f0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80075f4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80075f6:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80075fa:	b25b      	sxtb	r3, r3
 80075fc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007600:	d103      	bne.n	800760a <xQueueGenericSend+0x18a>
 8007602:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007604:	2200      	movs	r2, #0
 8007606:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800760a:	f001 ffa7 	bl	800955c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800760e:	1d3a      	adds	r2, r7, #4
 8007610:	f107 0314 	add.w	r3, r7, #20
 8007614:	4611      	mov	r1, r2
 8007616:	4618      	mov	r0, r3
 8007618:	f001 f892 	bl	8008740 <xTaskCheckForTimeOut>
 800761c:	4603      	mov	r3, r0
 800761e:	2b00      	cmp	r3, #0
 8007620:	d124      	bne.n	800766c <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8007622:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8007624:	f000 faa6 	bl	8007b74 <prvIsQueueFull>
 8007628:	4603      	mov	r3, r0
 800762a:	2b00      	cmp	r3, #0
 800762c:	d018      	beq.n	8007660 <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 800762e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007630:	3310      	adds	r3, #16
 8007632:	687a      	ldr	r2, [r7, #4]
 8007634:	4611      	mov	r1, r2
 8007636:	4618      	mov	r0, r3
 8007638:	f000 ff52 	bl	80084e0 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 800763c:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800763e:	f000 fa31 	bl	8007aa4 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8007642:	f000 fd7f 	bl	8008144 <xTaskResumeAll>
 8007646:	4603      	mov	r3, r0
 8007648:	2b00      	cmp	r3, #0
 800764a:	f47f af7c 	bne.w	8007546 <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 800764e:	4b0c      	ldr	r3, [pc, #48]	@ (8007680 <xQueueGenericSend+0x200>)
 8007650:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007654:	601a      	str	r2, [r3, #0]
 8007656:	f3bf 8f4f 	dsb	sy
 800765a:	f3bf 8f6f 	isb	sy
 800765e:	e772      	b.n	8007546 <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8007660:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8007662:	f000 fa1f 	bl	8007aa4 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8007666:	f000 fd6d 	bl	8008144 <xTaskResumeAll>
 800766a:	e76c      	b.n	8007546 <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 800766c:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800766e:	f000 fa19 	bl	8007aa4 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8007672:	f000 fd67 	bl	8008144 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8007676:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8007678:	4618      	mov	r0, r3
 800767a:	3738      	adds	r7, #56	@ 0x38
 800767c:	46bd      	mov	sp, r7
 800767e:	bd80      	pop	{r7, pc}
 8007680:	e000ed04 	.word	0xe000ed04

08007684 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8007684:	b580      	push	{r7, lr}
 8007686:	b090      	sub	sp, #64	@ 0x40
 8007688:	af00      	add	r7, sp, #0
 800768a:	60f8      	str	r0, [r7, #12]
 800768c:	60b9      	str	r1, [r7, #8]
 800768e:	607a      	str	r2, [r7, #4]
 8007690:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8007692:	68fb      	ldr	r3, [r7, #12]
 8007694:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 8007696:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007698:	2b00      	cmp	r3, #0
 800769a:	d10b      	bne.n	80076b4 <xQueueGenericSendFromISR+0x30>
	__asm volatile
 800769c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80076a0:	f383 8811 	msr	BASEPRI, r3
 80076a4:	f3bf 8f6f 	isb	sy
 80076a8:	f3bf 8f4f 	dsb	sy
 80076ac:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 80076ae:	bf00      	nop
 80076b0:	bf00      	nop
 80076b2:	e7fd      	b.n	80076b0 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80076b4:	68bb      	ldr	r3, [r7, #8]
 80076b6:	2b00      	cmp	r3, #0
 80076b8:	d103      	bne.n	80076c2 <xQueueGenericSendFromISR+0x3e>
 80076ba:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80076bc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80076be:	2b00      	cmp	r3, #0
 80076c0:	d101      	bne.n	80076c6 <xQueueGenericSendFromISR+0x42>
 80076c2:	2301      	movs	r3, #1
 80076c4:	e000      	b.n	80076c8 <xQueueGenericSendFromISR+0x44>
 80076c6:	2300      	movs	r3, #0
 80076c8:	2b00      	cmp	r3, #0
 80076ca:	d10b      	bne.n	80076e4 <xQueueGenericSendFromISR+0x60>
	__asm volatile
 80076cc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80076d0:	f383 8811 	msr	BASEPRI, r3
 80076d4:	f3bf 8f6f 	isb	sy
 80076d8:	f3bf 8f4f 	dsb	sy
 80076dc:	627b      	str	r3, [r7, #36]	@ 0x24
}
 80076de:	bf00      	nop
 80076e0:	bf00      	nop
 80076e2:	e7fd      	b.n	80076e0 <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80076e4:	683b      	ldr	r3, [r7, #0]
 80076e6:	2b02      	cmp	r3, #2
 80076e8:	d103      	bne.n	80076f2 <xQueueGenericSendFromISR+0x6e>
 80076ea:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80076ec:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80076ee:	2b01      	cmp	r3, #1
 80076f0:	d101      	bne.n	80076f6 <xQueueGenericSendFromISR+0x72>
 80076f2:	2301      	movs	r3, #1
 80076f4:	e000      	b.n	80076f8 <xQueueGenericSendFromISR+0x74>
 80076f6:	2300      	movs	r3, #0
 80076f8:	2b00      	cmp	r3, #0
 80076fa:	d10b      	bne.n	8007714 <xQueueGenericSendFromISR+0x90>
	__asm volatile
 80076fc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007700:	f383 8811 	msr	BASEPRI, r3
 8007704:	f3bf 8f6f 	isb	sy
 8007708:	f3bf 8f4f 	dsb	sy
 800770c:	623b      	str	r3, [r7, #32]
}
 800770e:	bf00      	nop
 8007710:	bf00      	nop
 8007712:	e7fd      	b.n	8007710 <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8007714:	f001 ffd0 	bl	80096b8 <vPortValidateInterruptPriority>
	__asm volatile
 8007718:	f3ef 8211 	mrs	r2, BASEPRI
 800771c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007720:	f383 8811 	msr	BASEPRI, r3
 8007724:	f3bf 8f6f 	isb	sy
 8007728:	f3bf 8f4f 	dsb	sy
 800772c:	61fa      	str	r2, [r7, #28]
 800772e:	61bb      	str	r3, [r7, #24]
	return ulOriginalBASEPRI;
 8007730:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8007732:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8007734:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007736:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8007738:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800773a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800773c:	429a      	cmp	r2, r3
 800773e:	d302      	bcc.n	8007746 <xQueueGenericSendFromISR+0xc2>
 8007740:	683b      	ldr	r3, [r7, #0]
 8007742:	2b02      	cmp	r3, #2
 8007744:	d12f      	bne.n	80077a6 <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8007746:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007748:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800774c:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8007750:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007752:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007754:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8007756:	683a      	ldr	r2, [r7, #0]
 8007758:	68b9      	ldr	r1, [r7, #8]
 800775a:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 800775c:	f000 f912 	bl	8007984 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8007760:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 8007764:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007768:	d112      	bne.n	8007790 <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800776a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800776c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800776e:	2b00      	cmp	r3, #0
 8007770:	d016      	beq.n	80077a0 <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8007772:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007774:	3324      	adds	r3, #36	@ 0x24
 8007776:	4618      	mov	r0, r3
 8007778:	f000 ff04 	bl	8008584 <xTaskRemoveFromEventList>
 800777c:	4603      	mov	r3, r0
 800777e:	2b00      	cmp	r3, #0
 8007780:	d00e      	beq.n	80077a0 <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8007782:	687b      	ldr	r3, [r7, #4]
 8007784:	2b00      	cmp	r3, #0
 8007786:	d00b      	beq.n	80077a0 <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8007788:	687b      	ldr	r3, [r7, #4]
 800778a:	2201      	movs	r2, #1
 800778c:	601a      	str	r2, [r3, #0]
 800778e:	e007      	b.n	80077a0 <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8007790:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8007794:	3301      	adds	r3, #1
 8007796:	b2db      	uxtb	r3, r3
 8007798:	b25a      	sxtb	r2, r3
 800779a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800779c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 80077a0:	2301      	movs	r3, #1
 80077a2:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 80077a4:	e001      	b.n	80077aa <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 80077a6:	2300      	movs	r3, #0
 80077a8:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80077aa:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80077ac:	617b      	str	r3, [r7, #20]
	__asm volatile
 80077ae:	697b      	ldr	r3, [r7, #20]
 80077b0:	f383 8811 	msr	BASEPRI, r3
}
 80077b4:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 80077b6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 80077b8:	4618      	mov	r0, r3
 80077ba:	3740      	adds	r7, #64	@ 0x40
 80077bc:	46bd      	mov	sp, r7
 80077be:	bd80      	pop	{r7, pc}

080077c0 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 80077c0:	b580      	push	{r7, lr}
 80077c2:	b08c      	sub	sp, #48	@ 0x30
 80077c4:	af00      	add	r7, sp, #0
 80077c6:	60f8      	str	r0, [r7, #12]
 80077c8:	60b9      	str	r1, [r7, #8]
 80077ca:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 80077cc:	2300      	movs	r3, #0
 80077ce:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 80077d0:	68fb      	ldr	r3, [r7, #12]
 80077d2:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 80077d4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80077d6:	2b00      	cmp	r3, #0
 80077d8:	d10b      	bne.n	80077f2 <xQueueReceive+0x32>
	__asm volatile
 80077da:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80077de:	f383 8811 	msr	BASEPRI, r3
 80077e2:	f3bf 8f6f 	isb	sy
 80077e6:	f3bf 8f4f 	dsb	sy
 80077ea:	623b      	str	r3, [r7, #32]
}
 80077ec:	bf00      	nop
 80077ee:	bf00      	nop
 80077f0:	e7fd      	b.n	80077ee <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80077f2:	68bb      	ldr	r3, [r7, #8]
 80077f4:	2b00      	cmp	r3, #0
 80077f6:	d103      	bne.n	8007800 <xQueueReceive+0x40>
 80077f8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80077fa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80077fc:	2b00      	cmp	r3, #0
 80077fe:	d101      	bne.n	8007804 <xQueueReceive+0x44>
 8007800:	2301      	movs	r3, #1
 8007802:	e000      	b.n	8007806 <xQueueReceive+0x46>
 8007804:	2300      	movs	r3, #0
 8007806:	2b00      	cmp	r3, #0
 8007808:	d10b      	bne.n	8007822 <xQueueReceive+0x62>
	__asm volatile
 800780a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800780e:	f383 8811 	msr	BASEPRI, r3
 8007812:	f3bf 8f6f 	isb	sy
 8007816:	f3bf 8f4f 	dsb	sy
 800781a:	61fb      	str	r3, [r7, #28]
}
 800781c:	bf00      	nop
 800781e:	bf00      	nop
 8007820:	e7fd      	b.n	800781e <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8007822:	f001 f8d9 	bl	80089d8 <xTaskGetSchedulerState>
 8007826:	4603      	mov	r3, r0
 8007828:	2b00      	cmp	r3, #0
 800782a:	d102      	bne.n	8007832 <xQueueReceive+0x72>
 800782c:	687b      	ldr	r3, [r7, #4]
 800782e:	2b00      	cmp	r3, #0
 8007830:	d101      	bne.n	8007836 <xQueueReceive+0x76>
 8007832:	2301      	movs	r3, #1
 8007834:	e000      	b.n	8007838 <xQueueReceive+0x78>
 8007836:	2300      	movs	r3, #0
 8007838:	2b00      	cmp	r3, #0
 800783a:	d10b      	bne.n	8007854 <xQueueReceive+0x94>
	__asm volatile
 800783c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007840:	f383 8811 	msr	BASEPRI, r3
 8007844:	f3bf 8f6f 	isb	sy
 8007848:	f3bf 8f4f 	dsb	sy
 800784c:	61bb      	str	r3, [r7, #24]
}
 800784e:	bf00      	nop
 8007850:	bf00      	nop
 8007852:	e7fd      	b.n	8007850 <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8007854:	f001 fe50 	bl	80094f8 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8007858:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800785a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800785c:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800785e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007860:	2b00      	cmp	r3, #0
 8007862:	d01f      	beq.n	80078a4 <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8007864:	68b9      	ldr	r1, [r7, #8]
 8007866:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8007868:	f000 f8f6 	bl	8007a58 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800786c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800786e:	1e5a      	subs	r2, r3, #1
 8007870:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007872:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8007874:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007876:	691b      	ldr	r3, [r3, #16]
 8007878:	2b00      	cmp	r3, #0
 800787a:	d00f      	beq.n	800789c <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800787c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800787e:	3310      	adds	r3, #16
 8007880:	4618      	mov	r0, r3
 8007882:	f000 fe7f 	bl	8008584 <xTaskRemoveFromEventList>
 8007886:	4603      	mov	r3, r0
 8007888:	2b00      	cmp	r3, #0
 800788a:	d007      	beq.n	800789c <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800788c:	4b3c      	ldr	r3, [pc, #240]	@ (8007980 <xQueueReceive+0x1c0>)
 800788e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007892:	601a      	str	r2, [r3, #0]
 8007894:	f3bf 8f4f 	dsb	sy
 8007898:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800789c:	f001 fe5e 	bl	800955c <vPortExitCritical>
				return pdPASS;
 80078a0:	2301      	movs	r3, #1
 80078a2:	e069      	b.n	8007978 <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80078a4:	687b      	ldr	r3, [r7, #4]
 80078a6:	2b00      	cmp	r3, #0
 80078a8:	d103      	bne.n	80078b2 <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 80078aa:	f001 fe57 	bl	800955c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 80078ae:	2300      	movs	r3, #0
 80078b0:	e062      	b.n	8007978 <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 80078b2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80078b4:	2b00      	cmp	r3, #0
 80078b6:	d106      	bne.n	80078c6 <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80078b8:	f107 0310 	add.w	r3, r7, #16
 80078bc:	4618      	mov	r0, r3
 80078be:	f000 ff29 	bl	8008714 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80078c2:	2301      	movs	r3, #1
 80078c4:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80078c6:	f001 fe49 	bl	800955c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 80078ca:	f000 fc2d 	bl	8008128 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80078ce:	f001 fe13 	bl	80094f8 <vPortEnterCritical>
 80078d2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80078d4:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80078d8:	b25b      	sxtb	r3, r3
 80078da:	f1b3 3fff 	cmp.w	r3, #4294967295
 80078de:	d103      	bne.n	80078e8 <xQueueReceive+0x128>
 80078e0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80078e2:	2200      	movs	r2, #0
 80078e4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80078e8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80078ea:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80078ee:	b25b      	sxtb	r3, r3
 80078f0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80078f4:	d103      	bne.n	80078fe <xQueueReceive+0x13e>
 80078f6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80078f8:	2200      	movs	r2, #0
 80078fa:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80078fe:	f001 fe2d 	bl	800955c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8007902:	1d3a      	adds	r2, r7, #4
 8007904:	f107 0310 	add.w	r3, r7, #16
 8007908:	4611      	mov	r1, r2
 800790a:	4618      	mov	r0, r3
 800790c:	f000 ff18 	bl	8008740 <xTaskCheckForTimeOut>
 8007910:	4603      	mov	r3, r0
 8007912:	2b00      	cmp	r3, #0
 8007914:	d123      	bne.n	800795e <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8007916:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8007918:	f000 f916 	bl	8007b48 <prvIsQueueEmpty>
 800791c:	4603      	mov	r3, r0
 800791e:	2b00      	cmp	r3, #0
 8007920:	d017      	beq.n	8007952 <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8007922:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007924:	3324      	adds	r3, #36	@ 0x24
 8007926:	687a      	ldr	r2, [r7, #4]
 8007928:	4611      	mov	r1, r2
 800792a:	4618      	mov	r0, r3
 800792c:	f000 fdd8 	bl	80084e0 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8007930:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8007932:	f000 f8b7 	bl	8007aa4 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8007936:	f000 fc05 	bl	8008144 <xTaskResumeAll>
 800793a:	4603      	mov	r3, r0
 800793c:	2b00      	cmp	r3, #0
 800793e:	d189      	bne.n	8007854 <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 8007940:	4b0f      	ldr	r3, [pc, #60]	@ (8007980 <xQueueReceive+0x1c0>)
 8007942:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007946:	601a      	str	r2, [r3, #0]
 8007948:	f3bf 8f4f 	dsb	sy
 800794c:	f3bf 8f6f 	isb	sy
 8007950:	e780      	b.n	8007854 <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8007952:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8007954:	f000 f8a6 	bl	8007aa4 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8007958:	f000 fbf4 	bl	8008144 <xTaskResumeAll>
 800795c:	e77a      	b.n	8007854 <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 800795e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8007960:	f000 f8a0 	bl	8007aa4 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8007964:	f000 fbee 	bl	8008144 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8007968:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800796a:	f000 f8ed 	bl	8007b48 <prvIsQueueEmpty>
 800796e:	4603      	mov	r3, r0
 8007970:	2b00      	cmp	r3, #0
 8007972:	f43f af6f 	beq.w	8007854 <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8007976:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8007978:	4618      	mov	r0, r3
 800797a:	3730      	adds	r7, #48	@ 0x30
 800797c:	46bd      	mov	sp, r7
 800797e:	bd80      	pop	{r7, pc}
 8007980:	e000ed04 	.word	0xe000ed04

08007984 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8007984:	b580      	push	{r7, lr}
 8007986:	b086      	sub	sp, #24
 8007988:	af00      	add	r7, sp, #0
 800798a:	60f8      	str	r0, [r7, #12]
 800798c:	60b9      	str	r1, [r7, #8]
 800798e:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8007990:	2300      	movs	r3, #0
 8007992:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8007994:	68fb      	ldr	r3, [r7, #12]
 8007996:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007998:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800799a:	68fb      	ldr	r3, [r7, #12]
 800799c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800799e:	2b00      	cmp	r3, #0
 80079a0:	d10d      	bne.n	80079be <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80079a2:	68fb      	ldr	r3, [r7, #12]
 80079a4:	681b      	ldr	r3, [r3, #0]
 80079a6:	2b00      	cmp	r3, #0
 80079a8:	d14d      	bne.n	8007a46 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 80079aa:	68fb      	ldr	r3, [r7, #12]
 80079ac:	689b      	ldr	r3, [r3, #8]
 80079ae:	4618      	mov	r0, r3
 80079b0:	f001 f830 	bl	8008a14 <xTaskPriorityDisinherit>
 80079b4:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 80079b6:	68fb      	ldr	r3, [r7, #12]
 80079b8:	2200      	movs	r2, #0
 80079ba:	609a      	str	r2, [r3, #8]
 80079bc:	e043      	b.n	8007a46 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 80079be:	687b      	ldr	r3, [r7, #4]
 80079c0:	2b00      	cmp	r3, #0
 80079c2:	d119      	bne.n	80079f8 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80079c4:	68fb      	ldr	r3, [r7, #12]
 80079c6:	6858      	ldr	r0, [r3, #4]
 80079c8:	68fb      	ldr	r3, [r7, #12]
 80079ca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80079cc:	461a      	mov	r2, r3
 80079ce:	68b9      	ldr	r1, [r7, #8]
 80079d0:	f002 f92e 	bl	8009c30 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80079d4:	68fb      	ldr	r3, [r7, #12]
 80079d6:	685a      	ldr	r2, [r3, #4]
 80079d8:	68fb      	ldr	r3, [r7, #12]
 80079da:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80079dc:	441a      	add	r2, r3
 80079de:	68fb      	ldr	r3, [r7, #12]
 80079e0:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80079e2:	68fb      	ldr	r3, [r7, #12]
 80079e4:	685a      	ldr	r2, [r3, #4]
 80079e6:	68fb      	ldr	r3, [r7, #12]
 80079e8:	689b      	ldr	r3, [r3, #8]
 80079ea:	429a      	cmp	r2, r3
 80079ec:	d32b      	bcc.n	8007a46 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 80079ee:	68fb      	ldr	r3, [r7, #12]
 80079f0:	681a      	ldr	r2, [r3, #0]
 80079f2:	68fb      	ldr	r3, [r7, #12]
 80079f4:	605a      	str	r2, [r3, #4]
 80079f6:	e026      	b.n	8007a46 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 80079f8:	68fb      	ldr	r3, [r7, #12]
 80079fa:	68d8      	ldr	r0, [r3, #12]
 80079fc:	68fb      	ldr	r3, [r7, #12]
 80079fe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007a00:	461a      	mov	r2, r3
 8007a02:	68b9      	ldr	r1, [r7, #8]
 8007a04:	f002 f914 	bl	8009c30 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8007a08:	68fb      	ldr	r3, [r7, #12]
 8007a0a:	68da      	ldr	r2, [r3, #12]
 8007a0c:	68fb      	ldr	r3, [r7, #12]
 8007a0e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007a10:	425b      	negs	r3, r3
 8007a12:	441a      	add	r2, r3
 8007a14:	68fb      	ldr	r3, [r7, #12]
 8007a16:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8007a18:	68fb      	ldr	r3, [r7, #12]
 8007a1a:	68da      	ldr	r2, [r3, #12]
 8007a1c:	68fb      	ldr	r3, [r7, #12]
 8007a1e:	681b      	ldr	r3, [r3, #0]
 8007a20:	429a      	cmp	r2, r3
 8007a22:	d207      	bcs.n	8007a34 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8007a24:	68fb      	ldr	r3, [r7, #12]
 8007a26:	689a      	ldr	r2, [r3, #8]
 8007a28:	68fb      	ldr	r3, [r7, #12]
 8007a2a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007a2c:	425b      	negs	r3, r3
 8007a2e:	441a      	add	r2, r3
 8007a30:	68fb      	ldr	r3, [r7, #12]
 8007a32:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8007a34:	687b      	ldr	r3, [r7, #4]
 8007a36:	2b02      	cmp	r3, #2
 8007a38:	d105      	bne.n	8007a46 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8007a3a:	693b      	ldr	r3, [r7, #16]
 8007a3c:	2b00      	cmp	r3, #0
 8007a3e:	d002      	beq.n	8007a46 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8007a40:	693b      	ldr	r3, [r7, #16]
 8007a42:	3b01      	subs	r3, #1
 8007a44:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8007a46:	693b      	ldr	r3, [r7, #16]
 8007a48:	1c5a      	adds	r2, r3, #1
 8007a4a:	68fb      	ldr	r3, [r7, #12]
 8007a4c:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 8007a4e:	697b      	ldr	r3, [r7, #20]
}
 8007a50:	4618      	mov	r0, r3
 8007a52:	3718      	adds	r7, #24
 8007a54:	46bd      	mov	sp, r7
 8007a56:	bd80      	pop	{r7, pc}

08007a58 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8007a58:	b580      	push	{r7, lr}
 8007a5a:	b082      	sub	sp, #8
 8007a5c:	af00      	add	r7, sp, #0
 8007a5e:	6078      	str	r0, [r7, #4]
 8007a60:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8007a62:	687b      	ldr	r3, [r7, #4]
 8007a64:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007a66:	2b00      	cmp	r3, #0
 8007a68:	d018      	beq.n	8007a9c <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8007a6a:	687b      	ldr	r3, [r7, #4]
 8007a6c:	68da      	ldr	r2, [r3, #12]
 8007a6e:	687b      	ldr	r3, [r7, #4]
 8007a70:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007a72:	441a      	add	r2, r3
 8007a74:	687b      	ldr	r3, [r7, #4]
 8007a76:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8007a78:	687b      	ldr	r3, [r7, #4]
 8007a7a:	68da      	ldr	r2, [r3, #12]
 8007a7c:	687b      	ldr	r3, [r7, #4]
 8007a7e:	689b      	ldr	r3, [r3, #8]
 8007a80:	429a      	cmp	r2, r3
 8007a82:	d303      	bcc.n	8007a8c <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8007a84:	687b      	ldr	r3, [r7, #4]
 8007a86:	681a      	ldr	r2, [r3, #0]
 8007a88:	687b      	ldr	r3, [r7, #4]
 8007a8a:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8007a8c:	687b      	ldr	r3, [r7, #4]
 8007a8e:	68d9      	ldr	r1, [r3, #12]
 8007a90:	687b      	ldr	r3, [r7, #4]
 8007a92:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007a94:	461a      	mov	r2, r3
 8007a96:	6838      	ldr	r0, [r7, #0]
 8007a98:	f002 f8ca 	bl	8009c30 <memcpy>
	}
}
 8007a9c:	bf00      	nop
 8007a9e:	3708      	adds	r7, #8
 8007aa0:	46bd      	mov	sp, r7
 8007aa2:	bd80      	pop	{r7, pc}

08007aa4 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8007aa4:	b580      	push	{r7, lr}
 8007aa6:	b084      	sub	sp, #16
 8007aa8:	af00      	add	r7, sp, #0
 8007aaa:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8007aac:	f001 fd24 	bl	80094f8 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8007ab0:	687b      	ldr	r3, [r7, #4]
 8007ab2:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8007ab6:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8007ab8:	e011      	b.n	8007ade <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8007aba:	687b      	ldr	r3, [r7, #4]
 8007abc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007abe:	2b00      	cmp	r3, #0
 8007ac0:	d012      	beq.n	8007ae8 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8007ac2:	687b      	ldr	r3, [r7, #4]
 8007ac4:	3324      	adds	r3, #36	@ 0x24
 8007ac6:	4618      	mov	r0, r3
 8007ac8:	f000 fd5c 	bl	8008584 <xTaskRemoveFromEventList>
 8007acc:	4603      	mov	r3, r0
 8007ace:	2b00      	cmp	r3, #0
 8007ad0:	d001      	beq.n	8007ad6 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8007ad2:	f000 fe99 	bl	8008808 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8007ad6:	7bfb      	ldrb	r3, [r7, #15]
 8007ad8:	3b01      	subs	r3, #1
 8007ada:	b2db      	uxtb	r3, r3
 8007adc:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8007ade:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8007ae2:	2b00      	cmp	r3, #0
 8007ae4:	dce9      	bgt.n	8007aba <prvUnlockQueue+0x16>
 8007ae6:	e000      	b.n	8007aea <prvUnlockQueue+0x46>
					break;
 8007ae8:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8007aea:	687b      	ldr	r3, [r7, #4]
 8007aec:	22ff      	movs	r2, #255	@ 0xff
 8007aee:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 8007af2:	f001 fd33 	bl	800955c <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8007af6:	f001 fcff 	bl	80094f8 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8007afa:	687b      	ldr	r3, [r7, #4]
 8007afc:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8007b00:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8007b02:	e011      	b.n	8007b28 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8007b04:	687b      	ldr	r3, [r7, #4]
 8007b06:	691b      	ldr	r3, [r3, #16]
 8007b08:	2b00      	cmp	r3, #0
 8007b0a:	d012      	beq.n	8007b32 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8007b0c:	687b      	ldr	r3, [r7, #4]
 8007b0e:	3310      	adds	r3, #16
 8007b10:	4618      	mov	r0, r3
 8007b12:	f000 fd37 	bl	8008584 <xTaskRemoveFromEventList>
 8007b16:	4603      	mov	r3, r0
 8007b18:	2b00      	cmp	r3, #0
 8007b1a:	d001      	beq.n	8007b20 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8007b1c:	f000 fe74 	bl	8008808 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8007b20:	7bbb      	ldrb	r3, [r7, #14]
 8007b22:	3b01      	subs	r3, #1
 8007b24:	b2db      	uxtb	r3, r3
 8007b26:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8007b28:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8007b2c:	2b00      	cmp	r3, #0
 8007b2e:	dce9      	bgt.n	8007b04 <prvUnlockQueue+0x60>
 8007b30:	e000      	b.n	8007b34 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8007b32:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8007b34:	687b      	ldr	r3, [r7, #4]
 8007b36:	22ff      	movs	r2, #255	@ 0xff
 8007b38:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 8007b3c:	f001 fd0e 	bl	800955c <vPortExitCritical>
}
 8007b40:	bf00      	nop
 8007b42:	3710      	adds	r7, #16
 8007b44:	46bd      	mov	sp, r7
 8007b46:	bd80      	pop	{r7, pc}

08007b48 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8007b48:	b580      	push	{r7, lr}
 8007b4a:	b084      	sub	sp, #16
 8007b4c:	af00      	add	r7, sp, #0
 8007b4e:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8007b50:	f001 fcd2 	bl	80094f8 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8007b54:	687b      	ldr	r3, [r7, #4]
 8007b56:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007b58:	2b00      	cmp	r3, #0
 8007b5a:	d102      	bne.n	8007b62 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8007b5c:	2301      	movs	r3, #1
 8007b5e:	60fb      	str	r3, [r7, #12]
 8007b60:	e001      	b.n	8007b66 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8007b62:	2300      	movs	r3, #0
 8007b64:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8007b66:	f001 fcf9 	bl	800955c <vPortExitCritical>

	return xReturn;
 8007b6a:	68fb      	ldr	r3, [r7, #12]
}
 8007b6c:	4618      	mov	r0, r3
 8007b6e:	3710      	adds	r7, #16
 8007b70:	46bd      	mov	sp, r7
 8007b72:	bd80      	pop	{r7, pc}

08007b74 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8007b74:	b580      	push	{r7, lr}
 8007b76:	b084      	sub	sp, #16
 8007b78:	af00      	add	r7, sp, #0
 8007b7a:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8007b7c:	f001 fcbc 	bl	80094f8 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8007b80:	687b      	ldr	r3, [r7, #4]
 8007b82:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8007b84:	687b      	ldr	r3, [r7, #4]
 8007b86:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007b88:	429a      	cmp	r2, r3
 8007b8a:	d102      	bne.n	8007b92 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8007b8c:	2301      	movs	r3, #1
 8007b8e:	60fb      	str	r3, [r7, #12]
 8007b90:	e001      	b.n	8007b96 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8007b92:	2300      	movs	r3, #0
 8007b94:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8007b96:	f001 fce1 	bl	800955c <vPortExitCritical>

	return xReturn;
 8007b9a:	68fb      	ldr	r3, [r7, #12]
}
 8007b9c:	4618      	mov	r0, r3
 8007b9e:	3710      	adds	r7, #16
 8007ba0:	46bd      	mov	sp, r7
 8007ba2:	bd80      	pop	{r7, pc}

08007ba4 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8007ba4:	b480      	push	{r7}
 8007ba6:	b085      	sub	sp, #20
 8007ba8:	af00      	add	r7, sp, #0
 8007baa:	6078      	str	r0, [r7, #4]
 8007bac:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8007bae:	2300      	movs	r3, #0
 8007bb0:	60fb      	str	r3, [r7, #12]
 8007bb2:	e014      	b.n	8007bde <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8007bb4:	4a0f      	ldr	r2, [pc, #60]	@ (8007bf4 <vQueueAddToRegistry+0x50>)
 8007bb6:	68fb      	ldr	r3, [r7, #12]
 8007bb8:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8007bbc:	2b00      	cmp	r3, #0
 8007bbe:	d10b      	bne.n	8007bd8 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8007bc0:	490c      	ldr	r1, [pc, #48]	@ (8007bf4 <vQueueAddToRegistry+0x50>)
 8007bc2:	68fb      	ldr	r3, [r7, #12]
 8007bc4:	683a      	ldr	r2, [r7, #0]
 8007bc6:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 8007bca:	4a0a      	ldr	r2, [pc, #40]	@ (8007bf4 <vQueueAddToRegistry+0x50>)
 8007bcc:	68fb      	ldr	r3, [r7, #12]
 8007bce:	00db      	lsls	r3, r3, #3
 8007bd0:	4413      	add	r3, r2
 8007bd2:	687a      	ldr	r2, [r7, #4]
 8007bd4:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 8007bd6:	e006      	b.n	8007be6 <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8007bd8:	68fb      	ldr	r3, [r7, #12]
 8007bda:	3301      	adds	r3, #1
 8007bdc:	60fb      	str	r3, [r7, #12]
 8007bde:	68fb      	ldr	r3, [r7, #12]
 8007be0:	2b07      	cmp	r3, #7
 8007be2:	d9e7      	bls.n	8007bb4 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8007be4:	bf00      	nop
 8007be6:	bf00      	nop
 8007be8:	3714      	adds	r7, #20
 8007bea:	46bd      	mov	sp, r7
 8007bec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007bf0:	4770      	bx	lr
 8007bf2:	bf00      	nop
 8007bf4:	20000ccc 	.word	0x20000ccc

08007bf8 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8007bf8:	b580      	push	{r7, lr}
 8007bfa:	b086      	sub	sp, #24
 8007bfc:	af00      	add	r7, sp, #0
 8007bfe:	60f8      	str	r0, [r7, #12]
 8007c00:	60b9      	str	r1, [r7, #8]
 8007c02:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 8007c04:	68fb      	ldr	r3, [r7, #12]
 8007c06:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8007c08:	f001 fc76 	bl	80094f8 <vPortEnterCritical>
 8007c0c:	697b      	ldr	r3, [r7, #20]
 8007c0e:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8007c12:	b25b      	sxtb	r3, r3
 8007c14:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007c18:	d103      	bne.n	8007c22 <vQueueWaitForMessageRestricted+0x2a>
 8007c1a:	697b      	ldr	r3, [r7, #20]
 8007c1c:	2200      	movs	r2, #0
 8007c1e:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8007c22:	697b      	ldr	r3, [r7, #20]
 8007c24:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8007c28:	b25b      	sxtb	r3, r3
 8007c2a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007c2e:	d103      	bne.n	8007c38 <vQueueWaitForMessageRestricted+0x40>
 8007c30:	697b      	ldr	r3, [r7, #20]
 8007c32:	2200      	movs	r2, #0
 8007c34:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8007c38:	f001 fc90 	bl	800955c <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8007c3c:	697b      	ldr	r3, [r7, #20]
 8007c3e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007c40:	2b00      	cmp	r3, #0
 8007c42:	d106      	bne.n	8007c52 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8007c44:	697b      	ldr	r3, [r7, #20]
 8007c46:	3324      	adds	r3, #36	@ 0x24
 8007c48:	687a      	ldr	r2, [r7, #4]
 8007c4a:	68b9      	ldr	r1, [r7, #8]
 8007c4c:	4618      	mov	r0, r3
 8007c4e:	f000 fc6d 	bl	800852c <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 8007c52:	6978      	ldr	r0, [r7, #20]
 8007c54:	f7ff ff26 	bl	8007aa4 <prvUnlockQueue>
	}
 8007c58:	bf00      	nop
 8007c5a:	3718      	adds	r7, #24
 8007c5c:	46bd      	mov	sp, r7
 8007c5e:	bd80      	pop	{r7, pc}

08007c60 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8007c60:	b580      	push	{r7, lr}
 8007c62:	b08e      	sub	sp, #56	@ 0x38
 8007c64:	af04      	add	r7, sp, #16
 8007c66:	60f8      	str	r0, [r7, #12]
 8007c68:	60b9      	str	r1, [r7, #8]
 8007c6a:	607a      	str	r2, [r7, #4]
 8007c6c:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8007c6e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007c70:	2b00      	cmp	r3, #0
 8007c72:	d10b      	bne.n	8007c8c <xTaskCreateStatic+0x2c>
	__asm volatile
 8007c74:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007c78:	f383 8811 	msr	BASEPRI, r3
 8007c7c:	f3bf 8f6f 	isb	sy
 8007c80:	f3bf 8f4f 	dsb	sy
 8007c84:	623b      	str	r3, [r7, #32]
}
 8007c86:	bf00      	nop
 8007c88:	bf00      	nop
 8007c8a:	e7fd      	b.n	8007c88 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8007c8c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007c8e:	2b00      	cmp	r3, #0
 8007c90:	d10b      	bne.n	8007caa <xTaskCreateStatic+0x4a>
	__asm volatile
 8007c92:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007c96:	f383 8811 	msr	BASEPRI, r3
 8007c9a:	f3bf 8f6f 	isb	sy
 8007c9e:	f3bf 8f4f 	dsb	sy
 8007ca2:	61fb      	str	r3, [r7, #28]
}
 8007ca4:	bf00      	nop
 8007ca6:	bf00      	nop
 8007ca8:	e7fd      	b.n	8007ca6 <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8007caa:	23a8      	movs	r3, #168	@ 0xa8
 8007cac:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8007cae:	693b      	ldr	r3, [r7, #16]
 8007cb0:	2ba8      	cmp	r3, #168	@ 0xa8
 8007cb2:	d00b      	beq.n	8007ccc <xTaskCreateStatic+0x6c>
	__asm volatile
 8007cb4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007cb8:	f383 8811 	msr	BASEPRI, r3
 8007cbc:	f3bf 8f6f 	isb	sy
 8007cc0:	f3bf 8f4f 	dsb	sy
 8007cc4:	61bb      	str	r3, [r7, #24]
}
 8007cc6:	bf00      	nop
 8007cc8:	bf00      	nop
 8007cca:	e7fd      	b.n	8007cc8 <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8007ccc:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8007cce:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007cd0:	2b00      	cmp	r3, #0
 8007cd2:	d01e      	beq.n	8007d12 <xTaskCreateStatic+0xb2>
 8007cd4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007cd6:	2b00      	cmp	r3, #0
 8007cd8:	d01b      	beq.n	8007d12 <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8007cda:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007cdc:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8007cde:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007ce0:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8007ce2:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8007ce4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007ce6:	2202      	movs	r2, #2
 8007ce8:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8007cec:	2300      	movs	r3, #0
 8007cee:	9303      	str	r3, [sp, #12]
 8007cf0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007cf2:	9302      	str	r3, [sp, #8]
 8007cf4:	f107 0314 	add.w	r3, r7, #20
 8007cf8:	9301      	str	r3, [sp, #4]
 8007cfa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007cfc:	9300      	str	r3, [sp, #0]
 8007cfe:	683b      	ldr	r3, [r7, #0]
 8007d00:	687a      	ldr	r2, [r7, #4]
 8007d02:	68b9      	ldr	r1, [r7, #8]
 8007d04:	68f8      	ldr	r0, [r7, #12]
 8007d06:	f000 f851 	bl	8007dac <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8007d0a:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8007d0c:	f000 f8f6 	bl	8007efc <prvAddNewTaskToReadyList>
 8007d10:	e001      	b.n	8007d16 <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 8007d12:	2300      	movs	r3, #0
 8007d14:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8007d16:	697b      	ldr	r3, [r7, #20]
	}
 8007d18:	4618      	mov	r0, r3
 8007d1a:	3728      	adds	r7, #40	@ 0x28
 8007d1c:	46bd      	mov	sp, r7
 8007d1e:	bd80      	pop	{r7, pc}

08007d20 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8007d20:	b580      	push	{r7, lr}
 8007d22:	b08c      	sub	sp, #48	@ 0x30
 8007d24:	af04      	add	r7, sp, #16
 8007d26:	60f8      	str	r0, [r7, #12]
 8007d28:	60b9      	str	r1, [r7, #8]
 8007d2a:	603b      	str	r3, [r7, #0]
 8007d2c:	4613      	mov	r3, r2
 8007d2e:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8007d30:	88fb      	ldrh	r3, [r7, #6]
 8007d32:	009b      	lsls	r3, r3, #2
 8007d34:	4618      	mov	r0, r3
 8007d36:	f001 fd01 	bl	800973c <pvPortMalloc>
 8007d3a:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8007d3c:	697b      	ldr	r3, [r7, #20]
 8007d3e:	2b00      	cmp	r3, #0
 8007d40:	d00e      	beq.n	8007d60 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8007d42:	20a8      	movs	r0, #168	@ 0xa8
 8007d44:	f001 fcfa 	bl	800973c <pvPortMalloc>
 8007d48:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8007d4a:	69fb      	ldr	r3, [r7, #28]
 8007d4c:	2b00      	cmp	r3, #0
 8007d4e:	d003      	beq.n	8007d58 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8007d50:	69fb      	ldr	r3, [r7, #28]
 8007d52:	697a      	ldr	r2, [r7, #20]
 8007d54:	631a      	str	r2, [r3, #48]	@ 0x30
 8007d56:	e005      	b.n	8007d64 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8007d58:	6978      	ldr	r0, [r7, #20]
 8007d5a:	f001 fdbd 	bl	80098d8 <vPortFree>
 8007d5e:	e001      	b.n	8007d64 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8007d60:	2300      	movs	r3, #0
 8007d62:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8007d64:	69fb      	ldr	r3, [r7, #28]
 8007d66:	2b00      	cmp	r3, #0
 8007d68:	d017      	beq.n	8007d9a <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8007d6a:	69fb      	ldr	r3, [r7, #28]
 8007d6c:	2200      	movs	r2, #0
 8007d6e:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8007d72:	88fa      	ldrh	r2, [r7, #6]
 8007d74:	2300      	movs	r3, #0
 8007d76:	9303      	str	r3, [sp, #12]
 8007d78:	69fb      	ldr	r3, [r7, #28]
 8007d7a:	9302      	str	r3, [sp, #8]
 8007d7c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007d7e:	9301      	str	r3, [sp, #4]
 8007d80:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007d82:	9300      	str	r3, [sp, #0]
 8007d84:	683b      	ldr	r3, [r7, #0]
 8007d86:	68b9      	ldr	r1, [r7, #8]
 8007d88:	68f8      	ldr	r0, [r7, #12]
 8007d8a:	f000 f80f 	bl	8007dac <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8007d8e:	69f8      	ldr	r0, [r7, #28]
 8007d90:	f000 f8b4 	bl	8007efc <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8007d94:	2301      	movs	r3, #1
 8007d96:	61bb      	str	r3, [r7, #24]
 8007d98:	e002      	b.n	8007da0 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8007d9a:	f04f 33ff 	mov.w	r3, #4294967295
 8007d9e:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8007da0:	69bb      	ldr	r3, [r7, #24]
	}
 8007da2:	4618      	mov	r0, r3
 8007da4:	3720      	adds	r7, #32
 8007da6:	46bd      	mov	sp, r7
 8007da8:	bd80      	pop	{r7, pc}
	...

08007dac <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8007dac:	b580      	push	{r7, lr}
 8007dae:	b088      	sub	sp, #32
 8007db0:	af00      	add	r7, sp, #0
 8007db2:	60f8      	str	r0, [r7, #12]
 8007db4:	60b9      	str	r1, [r7, #8]
 8007db6:	607a      	str	r2, [r7, #4]
 8007db8:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8007dba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007dbc:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 8007dbe:	687b      	ldr	r3, [r7, #4]
 8007dc0:	009b      	lsls	r3, r3, #2
 8007dc2:	461a      	mov	r2, r3
 8007dc4:	21a5      	movs	r1, #165	@ 0xa5
 8007dc6:	f001 fea7 	bl	8009b18 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8007dca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007dcc:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8007dce:	687b      	ldr	r3, [r7, #4]
 8007dd0:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8007dd4:	3b01      	subs	r3, #1
 8007dd6:	009b      	lsls	r3, r3, #2
 8007dd8:	4413      	add	r3, r2
 8007dda:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8007ddc:	69bb      	ldr	r3, [r7, #24]
 8007dde:	f023 0307 	bic.w	r3, r3, #7
 8007de2:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8007de4:	69bb      	ldr	r3, [r7, #24]
 8007de6:	f003 0307 	and.w	r3, r3, #7
 8007dea:	2b00      	cmp	r3, #0
 8007dec:	d00b      	beq.n	8007e06 <prvInitialiseNewTask+0x5a>
	__asm volatile
 8007dee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007df2:	f383 8811 	msr	BASEPRI, r3
 8007df6:	f3bf 8f6f 	isb	sy
 8007dfa:	f3bf 8f4f 	dsb	sy
 8007dfe:	617b      	str	r3, [r7, #20]
}
 8007e00:	bf00      	nop
 8007e02:	bf00      	nop
 8007e04:	e7fd      	b.n	8007e02 <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8007e06:	68bb      	ldr	r3, [r7, #8]
 8007e08:	2b00      	cmp	r3, #0
 8007e0a:	d01f      	beq.n	8007e4c <prvInitialiseNewTask+0xa0>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8007e0c:	2300      	movs	r3, #0
 8007e0e:	61fb      	str	r3, [r7, #28]
 8007e10:	e012      	b.n	8007e38 <prvInitialiseNewTask+0x8c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8007e12:	68ba      	ldr	r2, [r7, #8]
 8007e14:	69fb      	ldr	r3, [r7, #28]
 8007e16:	4413      	add	r3, r2
 8007e18:	7819      	ldrb	r1, [r3, #0]
 8007e1a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007e1c:	69fb      	ldr	r3, [r7, #28]
 8007e1e:	4413      	add	r3, r2
 8007e20:	3334      	adds	r3, #52	@ 0x34
 8007e22:	460a      	mov	r2, r1
 8007e24:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8007e26:	68ba      	ldr	r2, [r7, #8]
 8007e28:	69fb      	ldr	r3, [r7, #28]
 8007e2a:	4413      	add	r3, r2
 8007e2c:	781b      	ldrb	r3, [r3, #0]
 8007e2e:	2b00      	cmp	r3, #0
 8007e30:	d006      	beq.n	8007e40 <prvInitialiseNewTask+0x94>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8007e32:	69fb      	ldr	r3, [r7, #28]
 8007e34:	3301      	adds	r3, #1
 8007e36:	61fb      	str	r3, [r7, #28]
 8007e38:	69fb      	ldr	r3, [r7, #28]
 8007e3a:	2b0f      	cmp	r3, #15
 8007e3c:	d9e9      	bls.n	8007e12 <prvInitialiseNewTask+0x66>
 8007e3e:	e000      	b.n	8007e42 <prvInitialiseNewTask+0x96>
			{
				break;
 8007e40:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8007e42:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007e44:	2200      	movs	r2, #0
 8007e46:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8007e4a:	e003      	b.n	8007e54 <prvInitialiseNewTask+0xa8>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8007e4c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007e4e:	2200      	movs	r2, #0
 8007e50:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8007e54:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007e56:	2b37      	cmp	r3, #55	@ 0x37
 8007e58:	d901      	bls.n	8007e5e <prvInitialiseNewTask+0xb2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8007e5a:	2337      	movs	r3, #55	@ 0x37
 8007e5c:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8007e5e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007e60:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8007e62:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8007e64:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007e66:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8007e68:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 8007e6a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007e6c:	2200      	movs	r2, #0
 8007e6e:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8007e70:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007e72:	3304      	adds	r3, #4
 8007e74:	4618      	mov	r0, r3
 8007e76:	f7ff f965 	bl	8007144 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8007e7a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007e7c:	3318      	adds	r3, #24
 8007e7e:	4618      	mov	r0, r3
 8007e80:	f7ff f960 	bl	8007144 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8007e84:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007e86:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007e88:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007e8a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007e8c:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8007e90:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007e92:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8007e94:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007e96:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007e98:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8007e9a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007e9c:	2200      	movs	r2, #0
 8007e9e:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8007ea2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007ea4:	2200      	movs	r2, #0
 8007ea6:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 8007eaa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007eac:	3354      	adds	r3, #84	@ 0x54
 8007eae:	224c      	movs	r2, #76	@ 0x4c
 8007eb0:	2100      	movs	r1, #0
 8007eb2:	4618      	mov	r0, r3
 8007eb4:	f001 fe30 	bl	8009b18 <memset>
 8007eb8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007eba:	4a0d      	ldr	r2, [pc, #52]	@ (8007ef0 <prvInitialiseNewTask+0x144>)
 8007ebc:	659a      	str	r2, [r3, #88]	@ 0x58
 8007ebe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007ec0:	4a0c      	ldr	r2, [pc, #48]	@ (8007ef4 <prvInitialiseNewTask+0x148>)
 8007ec2:	65da      	str	r2, [r3, #92]	@ 0x5c
 8007ec4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007ec6:	4a0c      	ldr	r2, [pc, #48]	@ (8007ef8 <prvInitialiseNewTask+0x14c>)
 8007ec8:	661a      	str	r2, [r3, #96]	@ 0x60
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8007eca:	683a      	ldr	r2, [r7, #0]
 8007ecc:	68f9      	ldr	r1, [r7, #12]
 8007ece:	69b8      	ldr	r0, [r7, #24]
 8007ed0:	f001 f9de 	bl	8009290 <pxPortInitialiseStack>
 8007ed4:	4602      	mov	r2, r0
 8007ed6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007ed8:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8007eda:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007edc:	2b00      	cmp	r3, #0
 8007ede:	d002      	beq.n	8007ee6 <prvInitialiseNewTask+0x13a>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8007ee0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007ee2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007ee4:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8007ee6:	bf00      	nop
 8007ee8:	3720      	adds	r7, #32
 8007eea:	46bd      	mov	sp, r7
 8007eec:	bd80      	pop	{r7, pc}
 8007eee:	bf00      	nop
 8007ef0:	20001f18 	.word	0x20001f18
 8007ef4:	20001f80 	.word	0x20001f80
 8007ef8:	20001fe8 	.word	0x20001fe8

08007efc <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8007efc:	b580      	push	{r7, lr}
 8007efe:	b082      	sub	sp, #8
 8007f00:	af00      	add	r7, sp, #0
 8007f02:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8007f04:	f001 faf8 	bl	80094f8 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8007f08:	4b2d      	ldr	r3, [pc, #180]	@ (8007fc0 <prvAddNewTaskToReadyList+0xc4>)
 8007f0a:	681b      	ldr	r3, [r3, #0]
 8007f0c:	3301      	adds	r3, #1
 8007f0e:	4a2c      	ldr	r2, [pc, #176]	@ (8007fc0 <prvAddNewTaskToReadyList+0xc4>)
 8007f10:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8007f12:	4b2c      	ldr	r3, [pc, #176]	@ (8007fc4 <prvAddNewTaskToReadyList+0xc8>)
 8007f14:	681b      	ldr	r3, [r3, #0]
 8007f16:	2b00      	cmp	r3, #0
 8007f18:	d109      	bne.n	8007f2e <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8007f1a:	4a2a      	ldr	r2, [pc, #168]	@ (8007fc4 <prvAddNewTaskToReadyList+0xc8>)
 8007f1c:	687b      	ldr	r3, [r7, #4]
 8007f1e:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8007f20:	4b27      	ldr	r3, [pc, #156]	@ (8007fc0 <prvAddNewTaskToReadyList+0xc4>)
 8007f22:	681b      	ldr	r3, [r3, #0]
 8007f24:	2b01      	cmp	r3, #1
 8007f26:	d110      	bne.n	8007f4a <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8007f28:	f000 fc92 	bl	8008850 <prvInitialiseTaskLists>
 8007f2c:	e00d      	b.n	8007f4a <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8007f2e:	4b26      	ldr	r3, [pc, #152]	@ (8007fc8 <prvAddNewTaskToReadyList+0xcc>)
 8007f30:	681b      	ldr	r3, [r3, #0]
 8007f32:	2b00      	cmp	r3, #0
 8007f34:	d109      	bne.n	8007f4a <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8007f36:	4b23      	ldr	r3, [pc, #140]	@ (8007fc4 <prvAddNewTaskToReadyList+0xc8>)
 8007f38:	681b      	ldr	r3, [r3, #0]
 8007f3a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007f3c:	687b      	ldr	r3, [r7, #4]
 8007f3e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007f40:	429a      	cmp	r2, r3
 8007f42:	d802      	bhi.n	8007f4a <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8007f44:	4a1f      	ldr	r2, [pc, #124]	@ (8007fc4 <prvAddNewTaskToReadyList+0xc8>)
 8007f46:	687b      	ldr	r3, [r7, #4]
 8007f48:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8007f4a:	4b20      	ldr	r3, [pc, #128]	@ (8007fcc <prvAddNewTaskToReadyList+0xd0>)
 8007f4c:	681b      	ldr	r3, [r3, #0]
 8007f4e:	3301      	adds	r3, #1
 8007f50:	4a1e      	ldr	r2, [pc, #120]	@ (8007fcc <prvAddNewTaskToReadyList+0xd0>)
 8007f52:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8007f54:	4b1d      	ldr	r3, [pc, #116]	@ (8007fcc <prvAddNewTaskToReadyList+0xd0>)
 8007f56:	681a      	ldr	r2, [r3, #0]
 8007f58:	687b      	ldr	r3, [r7, #4]
 8007f5a:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8007f5c:	687b      	ldr	r3, [r7, #4]
 8007f5e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007f60:	4b1b      	ldr	r3, [pc, #108]	@ (8007fd0 <prvAddNewTaskToReadyList+0xd4>)
 8007f62:	681b      	ldr	r3, [r3, #0]
 8007f64:	429a      	cmp	r2, r3
 8007f66:	d903      	bls.n	8007f70 <prvAddNewTaskToReadyList+0x74>
 8007f68:	687b      	ldr	r3, [r7, #4]
 8007f6a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007f6c:	4a18      	ldr	r2, [pc, #96]	@ (8007fd0 <prvAddNewTaskToReadyList+0xd4>)
 8007f6e:	6013      	str	r3, [r2, #0]
 8007f70:	687b      	ldr	r3, [r7, #4]
 8007f72:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007f74:	4613      	mov	r3, r2
 8007f76:	009b      	lsls	r3, r3, #2
 8007f78:	4413      	add	r3, r2
 8007f7a:	009b      	lsls	r3, r3, #2
 8007f7c:	4a15      	ldr	r2, [pc, #84]	@ (8007fd4 <prvAddNewTaskToReadyList+0xd8>)
 8007f7e:	441a      	add	r2, r3
 8007f80:	687b      	ldr	r3, [r7, #4]
 8007f82:	3304      	adds	r3, #4
 8007f84:	4619      	mov	r1, r3
 8007f86:	4610      	mov	r0, r2
 8007f88:	f7ff f8e9 	bl	800715e <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8007f8c:	f001 fae6 	bl	800955c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8007f90:	4b0d      	ldr	r3, [pc, #52]	@ (8007fc8 <prvAddNewTaskToReadyList+0xcc>)
 8007f92:	681b      	ldr	r3, [r3, #0]
 8007f94:	2b00      	cmp	r3, #0
 8007f96:	d00e      	beq.n	8007fb6 <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8007f98:	4b0a      	ldr	r3, [pc, #40]	@ (8007fc4 <prvAddNewTaskToReadyList+0xc8>)
 8007f9a:	681b      	ldr	r3, [r3, #0]
 8007f9c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007f9e:	687b      	ldr	r3, [r7, #4]
 8007fa0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007fa2:	429a      	cmp	r2, r3
 8007fa4:	d207      	bcs.n	8007fb6 <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8007fa6:	4b0c      	ldr	r3, [pc, #48]	@ (8007fd8 <prvAddNewTaskToReadyList+0xdc>)
 8007fa8:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007fac:	601a      	str	r2, [r3, #0]
 8007fae:	f3bf 8f4f 	dsb	sy
 8007fb2:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8007fb6:	bf00      	nop
 8007fb8:	3708      	adds	r7, #8
 8007fba:	46bd      	mov	sp, r7
 8007fbc:	bd80      	pop	{r7, pc}
 8007fbe:	bf00      	nop
 8007fc0:	200011e0 	.word	0x200011e0
 8007fc4:	20000d0c 	.word	0x20000d0c
 8007fc8:	200011ec 	.word	0x200011ec
 8007fcc:	200011fc 	.word	0x200011fc
 8007fd0:	200011e8 	.word	0x200011e8
 8007fd4:	20000d10 	.word	0x20000d10
 8007fd8:	e000ed04 	.word	0xe000ed04

08007fdc <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8007fdc:	b580      	push	{r7, lr}
 8007fde:	b084      	sub	sp, #16
 8007fe0:	af00      	add	r7, sp, #0
 8007fe2:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8007fe4:	2300      	movs	r3, #0
 8007fe6:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8007fe8:	687b      	ldr	r3, [r7, #4]
 8007fea:	2b00      	cmp	r3, #0
 8007fec:	d018      	beq.n	8008020 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8007fee:	4b14      	ldr	r3, [pc, #80]	@ (8008040 <vTaskDelay+0x64>)
 8007ff0:	681b      	ldr	r3, [r3, #0]
 8007ff2:	2b00      	cmp	r3, #0
 8007ff4:	d00b      	beq.n	800800e <vTaskDelay+0x32>
	__asm volatile
 8007ff6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007ffa:	f383 8811 	msr	BASEPRI, r3
 8007ffe:	f3bf 8f6f 	isb	sy
 8008002:	f3bf 8f4f 	dsb	sy
 8008006:	60bb      	str	r3, [r7, #8]
}
 8008008:	bf00      	nop
 800800a:	bf00      	nop
 800800c:	e7fd      	b.n	800800a <vTaskDelay+0x2e>
			vTaskSuspendAll();
 800800e:	f000 f88b 	bl	8008128 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8008012:	2100      	movs	r1, #0
 8008014:	6878      	ldr	r0, [r7, #4]
 8008016:	f000 fd6d 	bl	8008af4 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 800801a:	f000 f893 	bl	8008144 <xTaskResumeAll>
 800801e:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8008020:	68fb      	ldr	r3, [r7, #12]
 8008022:	2b00      	cmp	r3, #0
 8008024:	d107      	bne.n	8008036 <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 8008026:	4b07      	ldr	r3, [pc, #28]	@ (8008044 <vTaskDelay+0x68>)
 8008028:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800802c:	601a      	str	r2, [r3, #0]
 800802e:	f3bf 8f4f 	dsb	sy
 8008032:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8008036:	bf00      	nop
 8008038:	3710      	adds	r7, #16
 800803a:	46bd      	mov	sp, r7
 800803c:	bd80      	pop	{r7, pc}
 800803e:	bf00      	nop
 8008040:	20001208 	.word	0x20001208
 8008044:	e000ed04 	.word	0xe000ed04

08008048 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8008048:	b580      	push	{r7, lr}
 800804a:	b08a      	sub	sp, #40	@ 0x28
 800804c:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800804e:	2300      	movs	r3, #0
 8008050:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8008052:	2300      	movs	r3, #0
 8008054:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8008056:	463a      	mov	r2, r7
 8008058:	1d39      	adds	r1, r7, #4
 800805a:	f107 0308 	add.w	r3, r7, #8
 800805e:	4618      	mov	r0, r3
 8008060:	f7fe fe9e 	bl	8006da0 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8008064:	6839      	ldr	r1, [r7, #0]
 8008066:	687b      	ldr	r3, [r7, #4]
 8008068:	68ba      	ldr	r2, [r7, #8]
 800806a:	9202      	str	r2, [sp, #8]
 800806c:	9301      	str	r3, [sp, #4]
 800806e:	2300      	movs	r3, #0
 8008070:	9300      	str	r3, [sp, #0]
 8008072:	2300      	movs	r3, #0
 8008074:	460a      	mov	r2, r1
 8008076:	4924      	ldr	r1, [pc, #144]	@ (8008108 <vTaskStartScheduler+0xc0>)
 8008078:	4824      	ldr	r0, [pc, #144]	@ (800810c <vTaskStartScheduler+0xc4>)
 800807a:	f7ff fdf1 	bl	8007c60 <xTaskCreateStatic>
 800807e:	4603      	mov	r3, r0
 8008080:	4a23      	ldr	r2, [pc, #140]	@ (8008110 <vTaskStartScheduler+0xc8>)
 8008082:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8008084:	4b22      	ldr	r3, [pc, #136]	@ (8008110 <vTaskStartScheduler+0xc8>)
 8008086:	681b      	ldr	r3, [r3, #0]
 8008088:	2b00      	cmp	r3, #0
 800808a:	d002      	beq.n	8008092 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 800808c:	2301      	movs	r3, #1
 800808e:	617b      	str	r3, [r7, #20]
 8008090:	e001      	b.n	8008096 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8008092:	2300      	movs	r3, #0
 8008094:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 8008096:	697b      	ldr	r3, [r7, #20]
 8008098:	2b01      	cmp	r3, #1
 800809a:	d102      	bne.n	80080a2 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 800809c:	f000 fd7e 	bl	8008b9c <xTimerCreateTimerTask>
 80080a0:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 80080a2:	697b      	ldr	r3, [r7, #20]
 80080a4:	2b01      	cmp	r3, #1
 80080a6:	d11b      	bne.n	80080e0 <vTaskStartScheduler+0x98>
	__asm volatile
 80080a8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80080ac:	f383 8811 	msr	BASEPRI, r3
 80080b0:	f3bf 8f6f 	isb	sy
 80080b4:	f3bf 8f4f 	dsb	sy
 80080b8:	613b      	str	r3, [r7, #16]
}
 80080ba:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 80080bc:	4b15      	ldr	r3, [pc, #84]	@ (8008114 <vTaskStartScheduler+0xcc>)
 80080be:	681b      	ldr	r3, [r3, #0]
 80080c0:	3354      	adds	r3, #84	@ 0x54
 80080c2:	4a15      	ldr	r2, [pc, #84]	@ (8008118 <vTaskStartScheduler+0xd0>)
 80080c4:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 80080c6:	4b15      	ldr	r3, [pc, #84]	@ (800811c <vTaskStartScheduler+0xd4>)
 80080c8:	f04f 32ff 	mov.w	r2, #4294967295
 80080cc:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 80080ce:	4b14      	ldr	r3, [pc, #80]	@ (8008120 <vTaskStartScheduler+0xd8>)
 80080d0:	2201      	movs	r2, #1
 80080d2:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 80080d4:	4b13      	ldr	r3, [pc, #76]	@ (8008124 <vTaskStartScheduler+0xdc>)
 80080d6:	2200      	movs	r2, #0
 80080d8:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 80080da:	f001 f969 	bl	80093b0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 80080de:	e00f      	b.n	8008100 <vTaskStartScheduler+0xb8>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 80080e0:	697b      	ldr	r3, [r7, #20]
 80080e2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80080e6:	d10b      	bne.n	8008100 <vTaskStartScheduler+0xb8>
	__asm volatile
 80080e8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80080ec:	f383 8811 	msr	BASEPRI, r3
 80080f0:	f3bf 8f6f 	isb	sy
 80080f4:	f3bf 8f4f 	dsb	sy
 80080f8:	60fb      	str	r3, [r7, #12]
}
 80080fa:	bf00      	nop
 80080fc:	bf00      	nop
 80080fe:	e7fd      	b.n	80080fc <vTaskStartScheduler+0xb4>
}
 8008100:	bf00      	nop
 8008102:	3718      	adds	r7, #24
 8008104:	46bd      	mov	sp, r7
 8008106:	bd80      	pop	{r7, pc}
 8008108:	08009d60 	.word	0x08009d60
 800810c:	08008821 	.word	0x08008821
 8008110:	20001204 	.word	0x20001204
 8008114:	20000d0c 	.word	0x20000d0c
 8008118:	20000024 	.word	0x20000024
 800811c:	20001200 	.word	0x20001200
 8008120:	200011ec 	.word	0x200011ec
 8008124:	200011e4 	.word	0x200011e4

08008128 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8008128:	b480      	push	{r7}
 800812a:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 800812c:	4b04      	ldr	r3, [pc, #16]	@ (8008140 <vTaskSuspendAll+0x18>)
 800812e:	681b      	ldr	r3, [r3, #0]
 8008130:	3301      	adds	r3, #1
 8008132:	4a03      	ldr	r2, [pc, #12]	@ (8008140 <vTaskSuspendAll+0x18>)
 8008134:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8008136:	bf00      	nop
 8008138:	46bd      	mov	sp, r7
 800813a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800813e:	4770      	bx	lr
 8008140:	20001208 	.word	0x20001208

08008144 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8008144:	b580      	push	{r7, lr}
 8008146:	b084      	sub	sp, #16
 8008148:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800814a:	2300      	movs	r3, #0
 800814c:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800814e:	2300      	movs	r3, #0
 8008150:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8008152:	4b42      	ldr	r3, [pc, #264]	@ (800825c <xTaskResumeAll+0x118>)
 8008154:	681b      	ldr	r3, [r3, #0]
 8008156:	2b00      	cmp	r3, #0
 8008158:	d10b      	bne.n	8008172 <xTaskResumeAll+0x2e>
	__asm volatile
 800815a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800815e:	f383 8811 	msr	BASEPRI, r3
 8008162:	f3bf 8f6f 	isb	sy
 8008166:	f3bf 8f4f 	dsb	sy
 800816a:	603b      	str	r3, [r7, #0]
}
 800816c:	bf00      	nop
 800816e:	bf00      	nop
 8008170:	e7fd      	b.n	800816e <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8008172:	f001 f9c1 	bl	80094f8 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8008176:	4b39      	ldr	r3, [pc, #228]	@ (800825c <xTaskResumeAll+0x118>)
 8008178:	681b      	ldr	r3, [r3, #0]
 800817a:	3b01      	subs	r3, #1
 800817c:	4a37      	ldr	r2, [pc, #220]	@ (800825c <xTaskResumeAll+0x118>)
 800817e:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8008180:	4b36      	ldr	r3, [pc, #216]	@ (800825c <xTaskResumeAll+0x118>)
 8008182:	681b      	ldr	r3, [r3, #0]
 8008184:	2b00      	cmp	r3, #0
 8008186:	d162      	bne.n	800824e <xTaskResumeAll+0x10a>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8008188:	4b35      	ldr	r3, [pc, #212]	@ (8008260 <xTaskResumeAll+0x11c>)
 800818a:	681b      	ldr	r3, [r3, #0]
 800818c:	2b00      	cmp	r3, #0
 800818e:	d05e      	beq.n	800824e <xTaskResumeAll+0x10a>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8008190:	e02f      	b.n	80081f2 <xTaskResumeAll+0xae>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008192:	4b34      	ldr	r3, [pc, #208]	@ (8008264 <xTaskResumeAll+0x120>)
 8008194:	68db      	ldr	r3, [r3, #12]
 8008196:	68db      	ldr	r3, [r3, #12]
 8008198:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800819a:	68fb      	ldr	r3, [r7, #12]
 800819c:	3318      	adds	r3, #24
 800819e:	4618      	mov	r0, r3
 80081a0:	f7ff f83a 	bl	8007218 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80081a4:	68fb      	ldr	r3, [r7, #12]
 80081a6:	3304      	adds	r3, #4
 80081a8:	4618      	mov	r0, r3
 80081aa:	f7ff f835 	bl	8007218 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 80081ae:	68fb      	ldr	r3, [r7, #12]
 80081b0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80081b2:	4b2d      	ldr	r3, [pc, #180]	@ (8008268 <xTaskResumeAll+0x124>)
 80081b4:	681b      	ldr	r3, [r3, #0]
 80081b6:	429a      	cmp	r2, r3
 80081b8:	d903      	bls.n	80081c2 <xTaskResumeAll+0x7e>
 80081ba:	68fb      	ldr	r3, [r7, #12]
 80081bc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80081be:	4a2a      	ldr	r2, [pc, #168]	@ (8008268 <xTaskResumeAll+0x124>)
 80081c0:	6013      	str	r3, [r2, #0]
 80081c2:	68fb      	ldr	r3, [r7, #12]
 80081c4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80081c6:	4613      	mov	r3, r2
 80081c8:	009b      	lsls	r3, r3, #2
 80081ca:	4413      	add	r3, r2
 80081cc:	009b      	lsls	r3, r3, #2
 80081ce:	4a27      	ldr	r2, [pc, #156]	@ (800826c <xTaskResumeAll+0x128>)
 80081d0:	441a      	add	r2, r3
 80081d2:	68fb      	ldr	r3, [r7, #12]
 80081d4:	3304      	adds	r3, #4
 80081d6:	4619      	mov	r1, r3
 80081d8:	4610      	mov	r0, r2
 80081da:	f7fe ffc0 	bl	800715e <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80081de:	68fb      	ldr	r3, [r7, #12]
 80081e0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80081e2:	4b23      	ldr	r3, [pc, #140]	@ (8008270 <xTaskResumeAll+0x12c>)
 80081e4:	681b      	ldr	r3, [r3, #0]
 80081e6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80081e8:	429a      	cmp	r2, r3
 80081ea:	d302      	bcc.n	80081f2 <xTaskResumeAll+0xae>
					{
						xYieldPending = pdTRUE;
 80081ec:	4b21      	ldr	r3, [pc, #132]	@ (8008274 <xTaskResumeAll+0x130>)
 80081ee:	2201      	movs	r2, #1
 80081f0:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80081f2:	4b1c      	ldr	r3, [pc, #112]	@ (8008264 <xTaskResumeAll+0x120>)
 80081f4:	681b      	ldr	r3, [r3, #0]
 80081f6:	2b00      	cmp	r3, #0
 80081f8:	d1cb      	bne.n	8008192 <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 80081fa:	68fb      	ldr	r3, [r7, #12]
 80081fc:	2b00      	cmp	r3, #0
 80081fe:	d001      	beq.n	8008204 <xTaskResumeAll+0xc0>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8008200:	f000 fbca 	bl	8008998 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8008204:	4b1c      	ldr	r3, [pc, #112]	@ (8008278 <xTaskResumeAll+0x134>)
 8008206:	681b      	ldr	r3, [r3, #0]
 8008208:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 800820a:	687b      	ldr	r3, [r7, #4]
 800820c:	2b00      	cmp	r3, #0
 800820e:	d010      	beq.n	8008232 <xTaskResumeAll+0xee>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8008210:	f000 f846 	bl	80082a0 <xTaskIncrementTick>
 8008214:	4603      	mov	r3, r0
 8008216:	2b00      	cmp	r3, #0
 8008218:	d002      	beq.n	8008220 <xTaskResumeAll+0xdc>
							{
								xYieldPending = pdTRUE;
 800821a:	4b16      	ldr	r3, [pc, #88]	@ (8008274 <xTaskResumeAll+0x130>)
 800821c:	2201      	movs	r2, #1
 800821e:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8008220:	687b      	ldr	r3, [r7, #4]
 8008222:	3b01      	subs	r3, #1
 8008224:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8008226:	687b      	ldr	r3, [r7, #4]
 8008228:	2b00      	cmp	r3, #0
 800822a:	d1f1      	bne.n	8008210 <xTaskResumeAll+0xcc>

						xPendedTicks = 0;
 800822c:	4b12      	ldr	r3, [pc, #72]	@ (8008278 <xTaskResumeAll+0x134>)
 800822e:	2200      	movs	r2, #0
 8008230:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8008232:	4b10      	ldr	r3, [pc, #64]	@ (8008274 <xTaskResumeAll+0x130>)
 8008234:	681b      	ldr	r3, [r3, #0]
 8008236:	2b00      	cmp	r3, #0
 8008238:	d009      	beq.n	800824e <xTaskResumeAll+0x10a>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800823a:	2301      	movs	r3, #1
 800823c:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800823e:	4b0f      	ldr	r3, [pc, #60]	@ (800827c <xTaskResumeAll+0x138>)
 8008240:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008244:	601a      	str	r2, [r3, #0]
 8008246:	f3bf 8f4f 	dsb	sy
 800824a:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800824e:	f001 f985 	bl	800955c <vPortExitCritical>

	return xAlreadyYielded;
 8008252:	68bb      	ldr	r3, [r7, #8]
}
 8008254:	4618      	mov	r0, r3
 8008256:	3710      	adds	r7, #16
 8008258:	46bd      	mov	sp, r7
 800825a:	bd80      	pop	{r7, pc}
 800825c:	20001208 	.word	0x20001208
 8008260:	200011e0 	.word	0x200011e0
 8008264:	200011a0 	.word	0x200011a0
 8008268:	200011e8 	.word	0x200011e8
 800826c:	20000d10 	.word	0x20000d10
 8008270:	20000d0c 	.word	0x20000d0c
 8008274:	200011f4 	.word	0x200011f4
 8008278:	200011f0 	.word	0x200011f0
 800827c:	e000ed04 	.word	0xe000ed04

08008280 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8008280:	b480      	push	{r7}
 8008282:	b083      	sub	sp, #12
 8008284:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8008286:	4b05      	ldr	r3, [pc, #20]	@ (800829c <xTaskGetTickCount+0x1c>)
 8008288:	681b      	ldr	r3, [r3, #0]
 800828a:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 800828c:	687b      	ldr	r3, [r7, #4]
}
 800828e:	4618      	mov	r0, r3
 8008290:	370c      	adds	r7, #12
 8008292:	46bd      	mov	sp, r7
 8008294:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008298:	4770      	bx	lr
 800829a:	bf00      	nop
 800829c:	200011e4 	.word	0x200011e4

080082a0 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 80082a0:	b580      	push	{r7, lr}
 80082a2:	b086      	sub	sp, #24
 80082a4:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 80082a6:	2300      	movs	r3, #0
 80082a8:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80082aa:	4b4f      	ldr	r3, [pc, #316]	@ (80083e8 <xTaskIncrementTick+0x148>)
 80082ac:	681b      	ldr	r3, [r3, #0]
 80082ae:	2b00      	cmp	r3, #0
 80082b0:	f040 8090 	bne.w	80083d4 <xTaskIncrementTick+0x134>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 80082b4:	4b4d      	ldr	r3, [pc, #308]	@ (80083ec <xTaskIncrementTick+0x14c>)
 80082b6:	681b      	ldr	r3, [r3, #0]
 80082b8:	3301      	adds	r3, #1
 80082ba:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 80082bc:	4a4b      	ldr	r2, [pc, #300]	@ (80083ec <xTaskIncrementTick+0x14c>)
 80082be:	693b      	ldr	r3, [r7, #16]
 80082c0:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 80082c2:	693b      	ldr	r3, [r7, #16]
 80082c4:	2b00      	cmp	r3, #0
 80082c6:	d121      	bne.n	800830c <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 80082c8:	4b49      	ldr	r3, [pc, #292]	@ (80083f0 <xTaskIncrementTick+0x150>)
 80082ca:	681b      	ldr	r3, [r3, #0]
 80082cc:	681b      	ldr	r3, [r3, #0]
 80082ce:	2b00      	cmp	r3, #0
 80082d0:	d00b      	beq.n	80082ea <xTaskIncrementTick+0x4a>
	__asm volatile
 80082d2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80082d6:	f383 8811 	msr	BASEPRI, r3
 80082da:	f3bf 8f6f 	isb	sy
 80082de:	f3bf 8f4f 	dsb	sy
 80082e2:	603b      	str	r3, [r7, #0]
}
 80082e4:	bf00      	nop
 80082e6:	bf00      	nop
 80082e8:	e7fd      	b.n	80082e6 <xTaskIncrementTick+0x46>
 80082ea:	4b41      	ldr	r3, [pc, #260]	@ (80083f0 <xTaskIncrementTick+0x150>)
 80082ec:	681b      	ldr	r3, [r3, #0]
 80082ee:	60fb      	str	r3, [r7, #12]
 80082f0:	4b40      	ldr	r3, [pc, #256]	@ (80083f4 <xTaskIncrementTick+0x154>)
 80082f2:	681b      	ldr	r3, [r3, #0]
 80082f4:	4a3e      	ldr	r2, [pc, #248]	@ (80083f0 <xTaskIncrementTick+0x150>)
 80082f6:	6013      	str	r3, [r2, #0]
 80082f8:	4a3e      	ldr	r2, [pc, #248]	@ (80083f4 <xTaskIncrementTick+0x154>)
 80082fa:	68fb      	ldr	r3, [r7, #12]
 80082fc:	6013      	str	r3, [r2, #0]
 80082fe:	4b3e      	ldr	r3, [pc, #248]	@ (80083f8 <xTaskIncrementTick+0x158>)
 8008300:	681b      	ldr	r3, [r3, #0]
 8008302:	3301      	adds	r3, #1
 8008304:	4a3c      	ldr	r2, [pc, #240]	@ (80083f8 <xTaskIncrementTick+0x158>)
 8008306:	6013      	str	r3, [r2, #0]
 8008308:	f000 fb46 	bl	8008998 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800830c:	4b3b      	ldr	r3, [pc, #236]	@ (80083fc <xTaskIncrementTick+0x15c>)
 800830e:	681b      	ldr	r3, [r3, #0]
 8008310:	693a      	ldr	r2, [r7, #16]
 8008312:	429a      	cmp	r2, r3
 8008314:	d349      	bcc.n	80083aa <xTaskIncrementTick+0x10a>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8008316:	4b36      	ldr	r3, [pc, #216]	@ (80083f0 <xTaskIncrementTick+0x150>)
 8008318:	681b      	ldr	r3, [r3, #0]
 800831a:	681b      	ldr	r3, [r3, #0]
 800831c:	2b00      	cmp	r3, #0
 800831e:	d104      	bne.n	800832a <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8008320:	4b36      	ldr	r3, [pc, #216]	@ (80083fc <xTaskIncrementTick+0x15c>)
 8008322:	f04f 32ff 	mov.w	r2, #4294967295
 8008326:	601a      	str	r2, [r3, #0]
					break;
 8008328:	e03f      	b.n	80083aa <xTaskIncrementTick+0x10a>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800832a:	4b31      	ldr	r3, [pc, #196]	@ (80083f0 <xTaskIncrementTick+0x150>)
 800832c:	681b      	ldr	r3, [r3, #0]
 800832e:	68db      	ldr	r3, [r3, #12]
 8008330:	68db      	ldr	r3, [r3, #12]
 8008332:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8008334:	68bb      	ldr	r3, [r7, #8]
 8008336:	685b      	ldr	r3, [r3, #4]
 8008338:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800833a:	693a      	ldr	r2, [r7, #16]
 800833c:	687b      	ldr	r3, [r7, #4]
 800833e:	429a      	cmp	r2, r3
 8008340:	d203      	bcs.n	800834a <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8008342:	4a2e      	ldr	r2, [pc, #184]	@ (80083fc <xTaskIncrementTick+0x15c>)
 8008344:	687b      	ldr	r3, [r7, #4]
 8008346:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8008348:	e02f      	b.n	80083aa <xTaskIncrementTick+0x10a>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800834a:	68bb      	ldr	r3, [r7, #8]
 800834c:	3304      	adds	r3, #4
 800834e:	4618      	mov	r0, r3
 8008350:	f7fe ff62 	bl	8007218 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8008354:	68bb      	ldr	r3, [r7, #8]
 8008356:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008358:	2b00      	cmp	r3, #0
 800835a:	d004      	beq.n	8008366 <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800835c:	68bb      	ldr	r3, [r7, #8]
 800835e:	3318      	adds	r3, #24
 8008360:	4618      	mov	r0, r3
 8008362:	f7fe ff59 	bl	8007218 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8008366:	68bb      	ldr	r3, [r7, #8]
 8008368:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800836a:	4b25      	ldr	r3, [pc, #148]	@ (8008400 <xTaskIncrementTick+0x160>)
 800836c:	681b      	ldr	r3, [r3, #0]
 800836e:	429a      	cmp	r2, r3
 8008370:	d903      	bls.n	800837a <xTaskIncrementTick+0xda>
 8008372:	68bb      	ldr	r3, [r7, #8]
 8008374:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008376:	4a22      	ldr	r2, [pc, #136]	@ (8008400 <xTaskIncrementTick+0x160>)
 8008378:	6013      	str	r3, [r2, #0]
 800837a:	68bb      	ldr	r3, [r7, #8]
 800837c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800837e:	4613      	mov	r3, r2
 8008380:	009b      	lsls	r3, r3, #2
 8008382:	4413      	add	r3, r2
 8008384:	009b      	lsls	r3, r3, #2
 8008386:	4a1f      	ldr	r2, [pc, #124]	@ (8008404 <xTaskIncrementTick+0x164>)
 8008388:	441a      	add	r2, r3
 800838a:	68bb      	ldr	r3, [r7, #8]
 800838c:	3304      	adds	r3, #4
 800838e:	4619      	mov	r1, r3
 8008390:	4610      	mov	r0, r2
 8008392:	f7fe fee4 	bl	800715e <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8008396:	68bb      	ldr	r3, [r7, #8]
 8008398:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800839a:	4b1b      	ldr	r3, [pc, #108]	@ (8008408 <xTaskIncrementTick+0x168>)
 800839c:	681b      	ldr	r3, [r3, #0]
 800839e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80083a0:	429a      	cmp	r2, r3
 80083a2:	d3b8      	bcc.n	8008316 <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 80083a4:	2301      	movs	r3, #1
 80083a6:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80083a8:	e7b5      	b.n	8008316 <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 80083aa:	4b17      	ldr	r3, [pc, #92]	@ (8008408 <xTaskIncrementTick+0x168>)
 80083ac:	681b      	ldr	r3, [r3, #0]
 80083ae:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80083b0:	4914      	ldr	r1, [pc, #80]	@ (8008404 <xTaskIncrementTick+0x164>)
 80083b2:	4613      	mov	r3, r2
 80083b4:	009b      	lsls	r3, r3, #2
 80083b6:	4413      	add	r3, r2
 80083b8:	009b      	lsls	r3, r3, #2
 80083ba:	440b      	add	r3, r1
 80083bc:	681b      	ldr	r3, [r3, #0]
 80083be:	2b01      	cmp	r3, #1
 80083c0:	d901      	bls.n	80083c6 <xTaskIncrementTick+0x126>
			{
				xSwitchRequired = pdTRUE;
 80083c2:	2301      	movs	r3, #1
 80083c4:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 80083c6:	4b11      	ldr	r3, [pc, #68]	@ (800840c <xTaskIncrementTick+0x16c>)
 80083c8:	681b      	ldr	r3, [r3, #0]
 80083ca:	2b00      	cmp	r3, #0
 80083cc:	d007      	beq.n	80083de <xTaskIncrementTick+0x13e>
			{
				xSwitchRequired = pdTRUE;
 80083ce:	2301      	movs	r3, #1
 80083d0:	617b      	str	r3, [r7, #20]
 80083d2:	e004      	b.n	80083de <xTaskIncrementTick+0x13e>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 80083d4:	4b0e      	ldr	r3, [pc, #56]	@ (8008410 <xTaskIncrementTick+0x170>)
 80083d6:	681b      	ldr	r3, [r3, #0]
 80083d8:	3301      	adds	r3, #1
 80083da:	4a0d      	ldr	r2, [pc, #52]	@ (8008410 <xTaskIncrementTick+0x170>)
 80083dc:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 80083de:	697b      	ldr	r3, [r7, #20]
}
 80083e0:	4618      	mov	r0, r3
 80083e2:	3718      	adds	r7, #24
 80083e4:	46bd      	mov	sp, r7
 80083e6:	bd80      	pop	{r7, pc}
 80083e8:	20001208 	.word	0x20001208
 80083ec:	200011e4 	.word	0x200011e4
 80083f0:	20001198 	.word	0x20001198
 80083f4:	2000119c 	.word	0x2000119c
 80083f8:	200011f8 	.word	0x200011f8
 80083fc:	20001200 	.word	0x20001200
 8008400:	200011e8 	.word	0x200011e8
 8008404:	20000d10 	.word	0x20000d10
 8008408:	20000d0c 	.word	0x20000d0c
 800840c:	200011f4 	.word	0x200011f4
 8008410:	200011f0 	.word	0x200011f0

08008414 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8008414:	b480      	push	{r7}
 8008416:	b085      	sub	sp, #20
 8008418:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800841a:	4b2b      	ldr	r3, [pc, #172]	@ (80084c8 <vTaskSwitchContext+0xb4>)
 800841c:	681b      	ldr	r3, [r3, #0]
 800841e:	2b00      	cmp	r3, #0
 8008420:	d003      	beq.n	800842a <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8008422:	4b2a      	ldr	r3, [pc, #168]	@ (80084cc <vTaskSwitchContext+0xb8>)
 8008424:	2201      	movs	r2, #1
 8008426:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8008428:	e047      	b.n	80084ba <vTaskSwitchContext+0xa6>
		xYieldPending = pdFALSE;
 800842a:	4b28      	ldr	r3, [pc, #160]	@ (80084cc <vTaskSwitchContext+0xb8>)
 800842c:	2200      	movs	r2, #0
 800842e:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008430:	4b27      	ldr	r3, [pc, #156]	@ (80084d0 <vTaskSwitchContext+0xbc>)
 8008432:	681b      	ldr	r3, [r3, #0]
 8008434:	60fb      	str	r3, [r7, #12]
 8008436:	e011      	b.n	800845c <vTaskSwitchContext+0x48>
 8008438:	68fb      	ldr	r3, [r7, #12]
 800843a:	2b00      	cmp	r3, #0
 800843c:	d10b      	bne.n	8008456 <vTaskSwitchContext+0x42>
	__asm volatile
 800843e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008442:	f383 8811 	msr	BASEPRI, r3
 8008446:	f3bf 8f6f 	isb	sy
 800844a:	f3bf 8f4f 	dsb	sy
 800844e:	607b      	str	r3, [r7, #4]
}
 8008450:	bf00      	nop
 8008452:	bf00      	nop
 8008454:	e7fd      	b.n	8008452 <vTaskSwitchContext+0x3e>
 8008456:	68fb      	ldr	r3, [r7, #12]
 8008458:	3b01      	subs	r3, #1
 800845a:	60fb      	str	r3, [r7, #12]
 800845c:	491d      	ldr	r1, [pc, #116]	@ (80084d4 <vTaskSwitchContext+0xc0>)
 800845e:	68fa      	ldr	r2, [r7, #12]
 8008460:	4613      	mov	r3, r2
 8008462:	009b      	lsls	r3, r3, #2
 8008464:	4413      	add	r3, r2
 8008466:	009b      	lsls	r3, r3, #2
 8008468:	440b      	add	r3, r1
 800846a:	681b      	ldr	r3, [r3, #0]
 800846c:	2b00      	cmp	r3, #0
 800846e:	d0e3      	beq.n	8008438 <vTaskSwitchContext+0x24>
 8008470:	68fa      	ldr	r2, [r7, #12]
 8008472:	4613      	mov	r3, r2
 8008474:	009b      	lsls	r3, r3, #2
 8008476:	4413      	add	r3, r2
 8008478:	009b      	lsls	r3, r3, #2
 800847a:	4a16      	ldr	r2, [pc, #88]	@ (80084d4 <vTaskSwitchContext+0xc0>)
 800847c:	4413      	add	r3, r2
 800847e:	60bb      	str	r3, [r7, #8]
 8008480:	68bb      	ldr	r3, [r7, #8]
 8008482:	685b      	ldr	r3, [r3, #4]
 8008484:	685a      	ldr	r2, [r3, #4]
 8008486:	68bb      	ldr	r3, [r7, #8]
 8008488:	605a      	str	r2, [r3, #4]
 800848a:	68bb      	ldr	r3, [r7, #8]
 800848c:	685a      	ldr	r2, [r3, #4]
 800848e:	68bb      	ldr	r3, [r7, #8]
 8008490:	3308      	adds	r3, #8
 8008492:	429a      	cmp	r2, r3
 8008494:	d104      	bne.n	80084a0 <vTaskSwitchContext+0x8c>
 8008496:	68bb      	ldr	r3, [r7, #8]
 8008498:	685b      	ldr	r3, [r3, #4]
 800849a:	685a      	ldr	r2, [r3, #4]
 800849c:	68bb      	ldr	r3, [r7, #8]
 800849e:	605a      	str	r2, [r3, #4]
 80084a0:	68bb      	ldr	r3, [r7, #8]
 80084a2:	685b      	ldr	r3, [r3, #4]
 80084a4:	68db      	ldr	r3, [r3, #12]
 80084a6:	4a0c      	ldr	r2, [pc, #48]	@ (80084d8 <vTaskSwitchContext+0xc4>)
 80084a8:	6013      	str	r3, [r2, #0]
 80084aa:	4a09      	ldr	r2, [pc, #36]	@ (80084d0 <vTaskSwitchContext+0xbc>)
 80084ac:	68fb      	ldr	r3, [r7, #12]
 80084ae:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 80084b0:	4b09      	ldr	r3, [pc, #36]	@ (80084d8 <vTaskSwitchContext+0xc4>)
 80084b2:	681b      	ldr	r3, [r3, #0]
 80084b4:	3354      	adds	r3, #84	@ 0x54
 80084b6:	4a09      	ldr	r2, [pc, #36]	@ (80084dc <vTaskSwitchContext+0xc8>)
 80084b8:	6013      	str	r3, [r2, #0]
}
 80084ba:	bf00      	nop
 80084bc:	3714      	adds	r7, #20
 80084be:	46bd      	mov	sp, r7
 80084c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084c4:	4770      	bx	lr
 80084c6:	bf00      	nop
 80084c8:	20001208 	.word	0x20001208
 80084cc:	200011f4 	.word	0x200011f4
 80084d0:	200011e8 	.word	0x200011e8
 80084d4:	20000d10 	.word	0x20000d10
 80084d8:	20000d0c 	.word	0x20000d0c
 80084dc:	20000024 	.word	0x20000024

080084e0 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 80084e0:	b580      	push	{r7, lr}
 80084e2:	b084      	sub	sp, #16
 80084e4:	af00      	add	r7, sp, #0
 80084e6:	6078      	str	r0, [r7, #4]
 80084e8:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 80084ea:	687b      	ldr	r3, [r7, #4]
 80084ec:	2b00      	cmp	r3, #0
 80084ee:	d10b      	bne.n	8008508 <vTaskPlaceOnEventList+0x28>
	__asm volatile
 80084f0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80084f4:	f383 8811 	msr	BASEPRI, r3
 80084f8:	f3bf 8f6f 	isb	sy
 80084fc:	f3bf 8f4f 	dsb	sy
 8008500:	60fb      	str	r3, [r7, #12]
}
 8008502:	bf00      	nop
 8008504:	bf00      	nop
 8008506:	e7fd      	b.n	8008504 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8008508:	4b07      	ldr	r3, [pc, #28]	@ (8008528 <vTaskPlaceOnEventList+0x48>)
 800850a:	681b      	ldr	r3, [r3, #0]
 800850c:	3318      	adds	r3, #24
 800850e:	4619      	mov	r1, r3
 8008510:	6878      	ldr	r0, [r7, #4]
 8008512:	f7fe fe48 	bl	80071a6 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8008516:	2101      	movs	r1, #1
 8008518:	6838      	ldr	r0, [r7, #0]
 800851a:	f000 faeb 	bl	8008af4 <prvAddCurrentTaskToDelayedList>
}
 800851e:	bf00      	nop
 8008520:	3710      	adds	r7, #16
 8008522:	46bd      	mov	sp, r7
 8008524:	bd80      	pop	{r7, pc}
 8008526:	bf00      	nop
 8008528:	20000d0c 	.word	0x20000d0c

0800852c <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800852c:	b580      	push	{r7, lr}
 800852e:	b086      	sub	sp, #24
 8008530:	af00      	add	r7, sp, #0
 8008532:	60f8      	str	r0, [r7, #12]
 8008534:	60b9      	str	r1, [r7, #8]
 8008536:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8008538:	68fb      	ldr	r3, [r7, #12]
 800853a:	2b00      	cmp	r3, #0
 800853c:	d10b      	bne.n	8008556 <vTaskPlaceOnEventListRestricted+0x2a>
	__asm volatile
 800853e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008542:	f383 8811 	msr	BASEPRI, r3
 8008546:	f3bf 8f6f 	isb	sy
 800854a:	f3bf 8f4f 	dsb	sy
 800854e:	617b      	str	r3, [r7, #20]
}
 8008550:	bf00      	nop
 8008552:	bf00      	nop
 8008554:	e7fd      	b.n	8008552 <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8008556:	4b0a      	ldr	r3, [pc, #40]	@ (8008580 <vTaskPlaceOnEventListRestricted+0x54>)
 8008558:	681b      	ldr	r3, [r3, #0]
 800855a:	3318      	adds	r3, #24
 800855c:	4619      	mov	r1, r3
 800855e:	68f8      	ldr	r0, [r7, #12]
 8008560:	f7fe fdfd 	bl	800715e <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 8008564:	687b      	ldr	r3, [r7, #4]
 8008566:	2b00      	cmp	r3, #0
 8008568:	d002      	beq.n	8008570 <vTaskPlaceOnEventListRestricted+0x44>
		{
			xTicksToWait = portMAX_DELAY;
 800856a:	f04f 33ff 	mov.w	r3, #4294967295
 800856e:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8008570:	6879      	ldr	r1, [r7, #4]
 8008572:	68b8      	ldr	r0, [r7, #8]
 8008574:	f000 fabe 	bl	8008af4 <prvAddCurrentTaskToDelayedList>
	}
 8008578:	bf00      	nop
 800857a:	3718      	adds	r7, #24
 800857c:	46bd      	mov	sp, r7
 800857e:	bd80      	pop	{r7, pc}
 8008580:	20000d0c 	.word	0x20000d0c

08008584 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8008584:	b580      	push	{r7, lr}
 8008586:	b086      	sub	sp, #24
 8008588:	af00      	add	r7, sp, #0
 800858a:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800858c:	687b      	ldr	r3, [r7, #4]
 800858e:	68db      	ldr	r3, [r3, #12]
 8008590:	68db      	ldr	r3, [r3, #12]
 8008592:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8008594:	693b      	ldr	r3, [r7, #16]
 8008596:	2b00      	cmp	r3, #0
 8008598:	d10b      	bne.n	80085b2 <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 800859a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800859e:	f383 8811 	msr	BASEPRI, r3
 80085a2:	f3bf 8f6f 	isb	sy
 80085a6:	f3bf 8f4f 	dsb	sy
 80085aa:	60fb      	str	r3, [r7, #12]
}
 80085ac:	bf00      	nop
 80085ae:	bf00      	nop
 80085b0:	e7fd      	b.n	80085ae <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 80085b2:	693b      	ldr	r3, [r7, #16]
 80085b4:	3318      	adds	r3, #24
 80085b6:	4618      	mov	r0, r3
 80085b8:	f7fe fe2e 	bl	8007218 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80085bc:	4b1d      	ldr	r3, [pc, #116]	@ (8008634 <xTaskRemoveFromEventList+0xb0>)
 80085be:	681b      	ldr	r3, [r3, #0]
 80085c0:	2b00      	cmp	r3, #0
 80085c2:	d11d      	bne.n	8008600 <xTaskRemoveFromEventList+0x7c>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 80085c4:	693b      	ldr	r3, [r7, #16]
 80085c6:	3304      	adds	r3, #4
 80085c8:	4618      	mov	r0, r3
 80085ca:	f7fe fe25 	bl	8007218 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 80085ce:	693b      	ldr	r3, [r7, #16]
 80085d0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80085d2:	4b19      	ldr	r3, [pc, #100]	@ (8008638 <xTaskRemoveFromEventList+0xb4>)
 80085d4:	681b      	ldr	r3, [r3, #0]
 80085d6:	429a      	cmp	r2, r3
 80085d8:	d903      	bls.n	80085e2 <xTaskRemoveFromEventList+0x5e>
 80085da:	693b      	ldr	r3, [r7, #16]
 80085dc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80085de:	4a16      	ldr	r2, [pc, #88]	@ (8008638 <xTaskRemoveFromEventList+0xb4>)
 80085e0:	6013      	str	r3, [r2, #0]
 80085e2:	693b      	ldr	r3, [r7, #16]
 80085e4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80085e6:	4613      	mov	r3, r2
 80085e8:	009b      	lsls	r3, r3, #2
 80085ea:	4413      	add	r3, r2
 80085ec:	009b      	lsls	r3, r3, #2
 80085ee:	4a13      	ldr	r2, [pc, #76]	@ (800863c <xTaskRemoveFromEventList+0xb8>)
 80085f0:	441a      	add	r2, r3
 80085f2:	693b      	ldr	r3, [r7, #16]
 80085f4:	3304      	adds	r3, #4
 80085f6:	4619      	mov	r1, r3
 80085f8:	4610      	mov	r0, r2
 80085fa:	f7fe fdb0 	bl	800715e <vListInsertEnd>
 80085fe:	e005      	b.n	800860c <xTaskRemoveFromEventList+0x88>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8008600:	693b      	ldr	r3, [r7, #16]
 8008602:	3318      	adds	r3, #24
 8008604:	4619      	mov	r1, r3
 8008606:	480e      	ldr	r0, [pc, #56]	@ (8008640 <xTaskRemoveFromEventList+0xbc>)
 8008608:	f7fe fda9 	bl	800715e <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800860c:	693b      	ldr	r3, [r7, #16]
 800860e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008610:	4b0c      	ldr	r3, [pc, #48]	@ (8008644 <xTaskRemoveFromEventList+0xc0>)
 8008612:	681b      	ldr	r3, [r3, #0]
 8008614:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008616:	429a      	cmp	r2, r3
 8008618:	d905      	bls.n	8008626 <xTaskRemoveFromEventList+0xa2>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 800861a:	2301      	movs	r3, #1
 800861c:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 800861e:	4b0a      	ldr	r3, [pc, #40]	@ (8008648 <xTaskRemoveFromEventList+0xc4>)
 8008620:	2201      	movs	r2, #1
 8008622:	601a      	str	r2, [r3, #0]
 8008624:	e001      	b.n	800862a <xTaskRemoveFromEventList+0xa6>
	}
	else
	{
		xReturn = pdFALSE;
 8008626:	2300      	movs	r3, #0
 8008628:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 800862a:	697b      	ldr	r3, [r7, #20]
}
 800862c:	4618      	mov	r0, r3
 800862e:	3718      	adds	r7, #24
 8008630:	46bd      	mov	sp, r7
 8008632:	bd80      	pop	{r7, pc}
 8008634:	20001208 	.word	0x20001208
 8008638:	200011e8 	.word	0x200011e8
 800863c:	20000d10 	.word	0x20000d10
 8008640:	200011a0 	.word	0x200011a0
 8008644:	20000d0c 	.word	0x20000d0c
 8008648:	200011f4 	.word	0x200011f4

0800864c <vTaskRemoveFromUnorderedEventList>:
/*-----------------------------------------------------------*/

void vTaskRemoveFromUnorderedEventList( ListItem_t * pxEventListItem, const TickType_t xItemValue )
{
 800864c:	b580      	push	{r7, lr}
 800864e:	b086      	sub	sp, #24
 8008650:	af00      	add	r7, sp, #0
 8008652:	6078      	str	r0, [r7, #4]
 8008654:	6039      	str	r1, [r7, #0]
TCB_t *pxUnblockedTCB;

	/* THIS FUNCTION MUST BE CALLED WITH THE SCHEDULER SUSPENDED.  It is used by
	the event flags implementation. */
	configASSERT( uxSchedulerSuspended != pdFALSE );
 8008656:	4b2a      	ldr	r3, [pc, #168]	@ (8008700 <vTaskRemoveFromUnorderedEventList+0xb4>)
 8008658:	681b      	ldr	r3, [r3, #0]
 800865a:	2b00      	cmp	r3, #0
 800865c:	d10b      	bne.n	8008676 <vTaskRemoveFromUnorderedEventList+0x2a>
	__asm volatile
 800865e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008662:	f383 8811 	msr	BASEPRI, r3
 8008666:	f3bf 8f6f 	isb	sy
 800866a:	f3bf 8f4f 	dsb	sy
 800866e:	613b      	str	r3, [r7, #16]
}
 8008670:	bf00      	nop
 8008672:	bf00      	nop
 8008674:	e7fd      	b.n	8008672 <vTaskRemoveFromUnorderedEventList+0x26>

	/* Store the new item value in the event list. */
	listSET_LIST_ITEM_VALUE( pxEventListItem, xItemValue | taskEVENT_LIST_ITEM_VALUE_IN_USE );
 8008676:	683b      	ldr	r3, [r7, #0]
 8008678:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 800867c:	687b      	ldr	r3, [r7, #4]
 800867e:	601a      	str	r2, [r3, #0]

	/* Remove the event list form the event flag.  Interrupts do not access
	event flags. */
	pxUnblockedTCB = listGET_LIST_ITEM_OWNER( pxEventListItem ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008680:	687b      	ldr	r3, [r7, #4]
 8008682:	68db      	ldr	r3, [r3, #12]
 8008684:	617b      	str	r3, [r7, #20]
	configASSERT( pxUnblockedTCB );
 8008686:	697b      	ldr	r3, [r7, #20]
 8008688:	2b00      	cmp	r3, #0
 800868a:	d10b      	bne.n	80086a4 <vTaskRemoveFromUnorderedEventList+0x58>
	__asm volatile
 800868c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008690:	f383 8811 	msr	BASEPRI, r3
 8008694:	f3bf 8f6f 	isb	sy
 8008698:	f3bf 8f4f 	dsb	sy
 800869c:	60fb      	str	r3, [r7, #12]
}
 800869e:	bf00      	nop
 80086a0:	bf00      	nop
 80086a2:	e7fd      	b.n	80086a0 <vTaskRemoveFromUnorderedEventList+0x54>
	( void ) uxListRemove( pxEventListItem );
 80086a4:	6878      	ldr	r0, [r7, #4]
 80086a6:	f7fe fdb7 	bl	8007218 <uxListRemove>
	#endif

	/* Remove the task from the delayed list and add it to the ready list.  The
	scheduler is suspended so interrupts will not be accessing the ready
	lists. */
	( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 80086aa:	697b      	ldr	r3, [r7, #20]
 80086ac:	3304      	adds	r3, #4
 80086ae:	4618      	mov	r0, r3
 80086b0:	f7fe fdb2 	bl	8007218 <uxListRemove>
	prvAddTaskToReadyList( pxUnblockedTCB );
 80086b4:	697b      	ldr	r3, [r7, #20]
 80086b6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80086b8:	4b12      	ldr	r3, [pc, #72]	@ (8008704 <vTaskRemoveFromUnorderedEventList+0xb8>)
 80086ba:	681b      	ldr	r3, [r3, #0]
 80086bc:	429a      	cmp	r2, r3
 80086be:	d903      	bls.n	80086c8 <vTaskRemoveFromUnorderedEventList+0x7c>
 80086c0:	697b      	ldr	r3, [r7, #20]
 80086c2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80086c4:	4a0f      	ldr	r2, [pc, #60]	@ (8008704 <vTaskRemoveFromUnorderedEventList+0xb8>)
 80086c6:	6013      	str	r3, [r2, #0]
 80086c8:	697b      	ldr	r3, [r7, #20]
 80086ca:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80086cc:	4613      	mov	r3, r2
 80086ce:	009b      	lsls	r3, r3, #2
 80086d0:	4413      	add	r3, r2
 80086d2:	009b      	lsls	r3, r3, #2
 80086d4:	4a0c      	ldr	r2, [pc, #48]	@ (8008708 <vTaskRemoveFromUnorderedEventList+0xbc>)
 80086d6:	441a      	add	r2, r3
 80086d8:	697b      	ldr	r3, [r7, #20]
 80086da:	3304      	adds	r3, #4
 80086dc:	4619      	mov	r1, r3
 80086de:	4610      	mov	r0, r2
 80086e0:	f7fe fd3d 	bl	800715e <vListInsertEnd>

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 80086e4:	697b      	ldr	r3, [r7, #20]
 80086e6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80086e8:	4b08      	ldr	r3, [pc, #32]	@ (800870c <vTaskRemoveFromUnorderedEventList+0xc0>)
 80086ea:	681b      	ldr	r3, [r3, #0]
 80086ec:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80086ee:	429a      	cmp	r2, r3
 80086f0:	d902      	bls.n	80086f8 <vTaskRemoveFromUnorderedEventList+0xac>
	{
		/* The unblocked task has a priority above that of the calling task, so
		a context switch is required.  This function is called with the
		scheduler suspended so xYieldPending is set so the context switch
		occurs immediately that the scheduler is resumed (unsuspended). */
		xYieldPending = pdTRUE;
 80086f2:	4b07      	ldr	r3, [pc, #28]	@ (8008710 <vTaskRemoveFromUnorderedEventList+0xc4>)
 80086f4:	2201      	movs	r2, #1
 80086f6:	601a      	str	r2, [r3, #0]
	}
}
 80086f8:	bf00      	nop
 80086fa:	3718      	adds	r7, #24
 80086fc:	46bd      	mov	sp, r7
 80086fe:	bd80      	pop	{r7, pc}
 8008700:	20001208 	.word	0x20001208
 8008704:	200011e8 	.word	0x200011e8
 8008708:	20000d10 	.word	0x20000d10
 800870c:	20000d0c 	.word	0x20000d0c
 8008710:	200011f4 	.word	0x200011f4

08008714 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8008714:	b480      	push	{r7}
 8008716:	b083      	sub	sp, #12
 8008718:	af00      	add	r7, sp, #0
 800871a:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 800871c:	4b06      	ldr	r3, [pc, #24]	@ (8008738 <vTaskInternalSetTimeOutState+0x24>)
 800871e:	681a      	ldr	r2, [r3, #0]
 8008720:	687b      	ldr	r3, [r7, #4]
 8008722:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8008724:	4b05      	ldr	r3, [pc, #20]	@ (800873c <vTaskInternalSetTimeOutState+0x28>)
 8008726:	681a      	ldr	r2, [r3, #0]
 8008728:	687b      	ldr	r3, [r7, #4]
 800872a:	605a      	str	r2, [r3, #4]
}
 800872c:	bf00      	nop
 800872e:	370c      	adds	r7, #12
 8008730:	46bd      	mov	sp, r7
 8008732:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008736:	4770      	bx	lr
 8008738:	200011f8 	.word	0x200011f8
 800873c:	200011e4 	.word	0x200011e4

08008740 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8008740:	b580      	push	{r7, lr}
 8008742:	b088      	sub	sp, #32
 8008744:	af00      	add	r7, sp, #0
 8008746:	6078      	str	r0, [r7, #4]
 8008748:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800874a:	687b      	ldr	r3, [r7, #4]
 800874c:	2b00      	cmp	r3, #0
 800874e:	d10b      	bne.n	8008768 <xTaskCheckForTimeOut+0x28>
	__asm volatile
 8008750:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008754:	f383 8811 	msr	BASEPRI, r3
 8008758:	f3bf 8f6f 	isb	sy
 800875c:	f3bf 8f4f 	dsb	sy
 8008760:	613b      	str	r3, [r7, #16]
}
 8008762:	bf00      	nop
 8008764:	bf00      	nop
 8008766:	e7fd      	b.n	8008764 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 8008768:	683b      	ldr	r3, [r7, #0]
 800876a:	2b00      	cmp	r3, #0
 800876c:	d10b      	bne.n	8008786 <xTaskCheckForTimeOut+0x46>
	__asm volatile
 800876e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008772:	f383 8811 	msr	BASEPRI, r3
 8008776:	f3bf 8f6f 	isb	sy
 800877a:	f3bf 8f4f 	dsb	sy
 800877e:	60fb      	str	r3, [r7, #12]
}
 8008780:	bf00      	nop
 8008782:	bf00      	nop
 8008784:	e7fd      	b.n	8008782 <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 8008786:	f000 feb7 	bl	80094f8 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800878a:	4b1d      	ldr	r3, [pc, #116]	@ (8008800 <xTaskCheckForTimeOut+0xc0>)
 800878c:	681b      	ldr	r3, [r3, #0]
 800878e:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8008790:	687b      	ldr	r3, [r7, #4]
 8008792:	685b      	ldr	r3, [r3, #4]
 8008794:	69ba      	ldr	r2, [r7, #24]
 8008796:	1ad3      	subs	r3, r2, r3
 8008798:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800879a:	683b      	ldr	r3, [r7, #0]
 800879c:	681b      	ldr	r3, [r3, #0]
 800879e:	f1b3 3fff 	cmp.w	r3, #4294967295
 80087a2:	d102      	bne.n	80087aa <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 80087a4:	2300      	movs	r3, #0
 80087a6:	61fb      	str	r3, [r7, #28]
 80087a8:	e023      	b.n	80087f2 <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 80087aa:	687b      	ldr	r3, [r7, #4]
 80087ac:	681a      	ldr	r2, [r3, #0]
 80087ae:	4b15      	ldr	r3, [pc, #84]	@ (8008804 <xTaskCheckForTimeOut+0xc4>)
 80087b0:	681b      	ldr	r3, [r3, #0]
 80087b2:	429a      	cmp	r2, r3
 80087b4:	d007      	beq.n	80087c6 <xTaskCheckForTimeOut+0x86>
 80087b6:	687b      	ldr	r3, [r7, #4]
 80087b8:	685b      	ldr	r3, [r3, #4]
 80087ba:	69ba      	ldr	r2, [r7, #24]
 80087bc:	429a      	cmp	r2, r3
 80087be:	d302      	bcc.n	80087c6 <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 80087c0:	2301      	movs	r3, #1
 80087c2:	61fb      	str	r3, [r7, #28]
 80087c4:	e015      	b.n	80087f2 <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 80087c6:	683b      	ldr	r3, [r7, #0]
 80087c8:	681b      	ldr	r3, [r3, #0]
 80087ca:	697a      	ldr	r2, [r7, #20]
 80087cc:	429a      	cmp	r2, r3
 80087ce:	d20b      	bcs.n	80087e8 <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 80087d0:	683b      	ldr	r3, [r7, #0]
 80087d2:	681a      	ldr	r2, [r3, #0]
 80087d4:	697b      	ldr	r3, [r7, #20]
 80087d6:	1ad2      	subs	r2, r2, r3
 80087d8:	683b      	ldr	r3, [r7, #0]
 80087da:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 80087dc:	6878      	ldr	r0, [r7, #4]
 80087de:	f7ff ff99 	bl	8008714 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 80087e2:	2300      	movs	r3, #0
 80087e4:	61fb      	str	r3, [r7, #28]
 80087e6:	e004      	b.n	80087f2 <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 80087e8:	683b      	ldr	r3, [r7, #0]
 80087ea:	2200      	movs	r2, #0
 80087ec:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 80087ee:	2301      	movs	r3, #1
 80087f0:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 80087f2:	f000 feb3 	bl	800955c <vPortExitCritical>

	return xReturn;
 80087f6:	69fb      	ldr	r3, [r7, #28]
}
 80087f8:	4618      	mov	r0, r3
 80087fa:	3720      	adds	r7, #32
 80087fc:	46bd      	mov	sp, r7
 80087fe:	bd80      	pop	{r7, pc}
 8008800:	200011e4 	.word	0x200011e4
 8008804:	200011f8 	.word	0x200011f8

08008808 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8008808:	b480      	push	{r7}
 800880a:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 800880c:	4b03      	ldr	r3, [pc, #12]	@ (800881c <vTaskMissedYield+0x14>)
 800880e:	2201      	movs	r2, #1
 8008810:	601a      	str	r2, [r3, #0]
}
 8008812:	bf00      	nop
 8008814:	46bd      	mov	sp, r7
 8008816:	f85d 7b04 	ldr.w	r7, [sp], #4
 800881a:	4770      	bx	lr
 800881c:	200011f4 	.word	0x200011f4

08008820 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8008820:	b580      	push	{r7, lr}
 8008822:	b082      	sub	sp, #8
 8008824:	af00      	add	r7, sp, #0
 8008826:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8008828:	f000 f852 	bl	80088d0 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800882c:	4b06      	ldr	r3, [pc, #24]	@ (8008848 <prvIdleTask+0x28>)
 800882e:	681b      	ldr	r3, [r3, #0]
 8008830:	2b01      	cmp	r3, #1
 8008832:	d9f9      	bls.n	8008828 <prvIdleTask+0x8>
			{
				taskYIELD();
 8008834:	4b05      	ldr	r3, [pc, #20]	@ (800884c <prvIdleTask+0x2c>)
 8008836:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800883a:	601a      	str	r2, [r3, #0]
 800883c:	f3bf 8f4f 	dsb	sy
 8008840:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8008844:	e7f0      	b.n	8008828 <prvIdleTask+0x8>
 8008846:	bf00      	nop
 8008848:	20000d10 	.word	0x20000d10
 800884c:	e000ed04 	.word	0xe000ed04

08008850 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8008850:	b580      	push	{r7, lr}
 8008852:	b082      	sub	sp, #8
 8008854:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8008856:	2300      	movs	r3, #0
 8008858:	607b      	str	r3, [r7, #4]
 800885a:	e00c      	b.n	8008876 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800885c:	687a      	ldr	r2, [r7, #4]
 800885e:	4613      	mov	r3, r2
 8008860:	009b      	lsls	r3, r3, #2
 8008862:	4413      	add	r3, r2
 8008864:	009b      	lsls	r3, r3, #2
 8008866:	4a12      	ldr	r2, [pc, #72]	@ (80088b0 <prvInitialiseTaskLists+0x60>)
 8008868:	4413      	add	r3, r2
 800886a:	4618      	mov	r0, r3
 800886c:	f7fe fc4a 	bl	8007104 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8008870:	687b      	ldr	r3, [r7, #4]
 8008872:	3301      	adds	r3, #1
 8008874:	607b      	str	r3, [r7, #4]
 8008876:	687b      	ldr	r3, [r7, #4]
 8008878:	2b37      	cmp	r3, #55	@ 0x37
 800887a:	d9ef      	bls.n	800885c <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 800887c:	480d      	ldr	r0, [pc, #52]	@ (80088b4 <prvInitialiseTaskLists+0x64>)
 800887e:	f7fe fc41 	bl	8007104 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8008882:	480d      	ldr	r0, [pc, #52]	@ (80088b8 <prvInitialiseTaskLists+0x68>)
 8008884:	f7fe fc3e 	bl	8007104 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8008888:	480c      	ldr	r0, [pc, #48]	@ (80088bc <prvInitialiseTaskLists+0x6c>)
 800888a:	f7fe fc3b 	bl	8007104 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800888e:	480c      	ldr	r0, [pc, #48]	@ (80088c0 <prvInitialiseTaskLists+0x70>)
 8008890:	f7fe fc38 	bl	8007104 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8008894:	480b      	ldr	r0, [pc, #44]	@ (80088c4 <prvInitialiseTaskLists+0x74>)
 8008896:	f7fe fc35 	bl	8007104 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800889a:	4b0b      	ldr	r3, [pc, #44]	@ (80088c8 <prvInitialiseTaskLists+0x78>)
 800889c:	4a05      	ldr	r2, [pc, #20]	@ (80088b4 <prvInitialiseTaskLists+0x64>)
 800889e:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 80088a0:	4b0a      	ldr	r3, [pc, #40]	@ (80088cc <prvInitialiseTaskLists+0x7c>)
 80088a2:	4a05      	ldr	r2, [pc, #20]	@ (80088b8 <prvInitialiseTaskLists+0x68>)
 80088a4:	601a      	str	r2, [r3, #0]
}
 80088a6:	bf00      	nop
 80088a8:	3708      	adds	r7, #8
 80088aa:	46bd      	mov	sp, r7
 80088ac:	bd80      	pop	{r7, pc}
 80088ae:	bf00      	nop
 80088b0:	20000d10 	.word	0x20000d10
 80088b4:	20001170 	.word	0x20001170
 80088b8:	20001184 	.word	0x20001184
 80088bc:	200011a0 	.word	0x200011a0
 80088c0:	200011b4 	.word	0x200011b4
 80088c4:	200011cc 	.word	0x200011cc
 80088c8:	20001198 	.word	0x20001198
 80088cc:	2000119c 	.word	0x2000119c

080088d0 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 80088d0:	b580      	push	{r7, lr}
 80088d2:	b082      	sub	sp, #8
 80088d4:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80088d6:	e019      	b.n	800890c <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 80088d8:	f000 fe0e 	bl	80094f8 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80088dc:	4b10      	ldr	r3, [pc, #64]	@ (8008920 <prvCheckTasksWaitingTermination+0x50>)
 80088de:	68db      	ldr	r3, [r3, #12]
 80088e0:	68db      	ldr	r3, [r3, #12]
 80088e2:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80088e4:	687b      	ldr	r3, [r7, #4]
 80088e6:	3304      	adds	r3, #4
 80088e8:	4618      	mov	r0, r3
 80088ea:	f7fe fc95 	bl	8007218 <uxListRemove>
				--uxCurrentNumberOfTasks;
 80088ee:	4b0d      	ldr	r3, [pc, #52]	@ (8008924 <prvCheckTasksWaitingTermination+0x54>)
 80088f0:	681b      	ldr	r3, [r3, #0]
 80088f2:	3b01      	subs	r3, #1
 80088f4:	4a0b      	ldr	r2, [pc, #44]	@ (8008924 <prvCheckTasksWaitingTermination+0x54>)
 80088f6:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 80088f8:	4b0b      	ldr	r3, [pc, #44]	@ (8008928 <prvCheckTasksWaitingTermination+0x58>)
 80088fa:	681b      	ldr	r3, [r3, #0]
 80088fc:	3b01      	subs	r3, #1
 80088fe:	4a0a      	ldr	r2, [pc, #40]	@ (8008928 <prvCheckTasksWaitingTermination+0x58>)
 8008900:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8008902:	f000 fe2b 	bl	800955c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8008906:	6878      	ldr	r0, [r7, #4]
 8008908:	f000 f810 	bl	800892c <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800890c:	4b06      	ldr	r3, [pc, #24]	@ (8008928 <prvCheckTasksWaitingTermination+0x58>)
 800890e:	681b      	ldr	r3, [r3, #0]
 8008910:	2b00      	cmp	r3, #0
 8008912:	d1e1      	bne.n	80088d8 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8008914:	bf00      	nop
 8008916:	bf00      	nop
 8008918:	3708      	adds	r7, #8
 800891a:	46bd      	mov	sp, r7
 800891c:	bd80      	pop	{r7, pc}
 800891e:	bf00      	nop
 8008920:	200011b4 	.word	0x200011b4
 8008924:	200011e0 	.word	0x200011e0
 8008928:	200011c8 	.word	0x200011c8

0800892c <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800892c:	b580      	push	{r7, lr}
 800892e:	b084      	sub	sp, #16
 8008930:	af00      	add	r7, sp, #0
 8008932:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 8008934:	687b      	ldr	r3, [r7, #4]
 8008936:	3354      	adds	r3, #84	@ 0x54
 8008938:	4618      	mov	r0, r3
 800893a:	f001 f8f5 	bl	8009b28 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800893e:	687b      	ldr	r3, [r7, #4]
 8008940:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 8008944:	2b00      	cmp	r3, #0
 8008946:	d108      	bne.n	800895a <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8008948:	687b      	ldr	r3, [r7, #4]
 800894a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800894c:	4618      	mov	r0, r3
 800894e:	f000 ffc3 	bl	80098d8 <vPortFree>
				vPortFree( pxTCB );
 8008952:	6878      	ldr	r0, [r7, #4]
 8008954:	f000 ffc0 	bl	80098d8 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8008958:	e019      	b.n	800898e <prvDeleteTCB+0x62>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800895a:	687b      	ldr	r3, [r7, #4]
 800895c:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 8008960:	2b01      	cmp	r3, #1
 8008962:	d103      	bne.n	800896c <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 8008964:	6878      	ldr	r0, [r7, #4]
 8008966:	f000 ffb7 	bl	80098d8 <vPortFree>
	}
 800896a:	e010      	b.n	800898e <prvDeleteTCB+0x62>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800896c:	687b      	ldr	r3, [r7, #4]
 800896e:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 8008972:	2b02      	cmp	r3, #2
 8008974:	d00b      	beq.n	800898e <prvDeleteTCB+0x62>
	__asm volatile
 8008976:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800897a:	f383 8811 	msr	BASEPRI, r3
 800897e:	f3bf 8f6f 	isb	sy
 8008982:	f3bf 8f4f 	dsb	sy
 8008986:	60fb      	str	r3, [r7, #12]
}
 8008988:	bf00      	nop
 800898a:	bf00      	nop
 800898c:	e7fd      	b.n	800898a <prvDeleteTCB+0x5e>
	}
 800898e:	bf00      	nop
 8008990:	3710      	adds	r7, #16
 8008992:	46bd      	mov	sp, r7
 8008994:	bd80      	pop	{r7, pc}
	...

08008998 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8008998:	b480      	push	{r7}
 800899a:	b083      	sub	sp, #12
 800899c:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800899e:	4b0c      	ldr	r3, [pc, #48]	@ (80089d0 <prvResetNextTaskUnblockTime+0x38>)
 80089a0:	681b      	ldr	r3, [r3, #0]
 80089a2:	681b      	ldr	r3, [r3, #0]
 80089a4:	2b00      	cmp	r3, #0
 80089a6:	d104      	bne.n	80089b2 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 80089a8:	4b0a      	ldr	r3, [pc, #40]	@ (80089d4 <prvResetNextTaskUnblockTime+0x3c>)
 80089aa:	f04f 32ff 	mov.w	r2, #4294967295
 80089ae:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 80089b0:	e008      	b.n	80089c4 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80089b2:	4b07      	ldr	r3, [pc, #28]	@ (80089d0 <prvResetNextTaskUnblockTime+0x38>)
 80089b4:	681b      	ldr	r3, [r3, #0]
 80089b6:	68db      	ldr	r3, [r3, #12]
 80089b8:	68db      	ldr	r3, [r3, #12]
 80089ba:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 80089bc:	687b      	ldr	r3, [r7, #4]
 80089be:	685b      	ldr	r3, [r3, #4]
 80089c0:	4a04      	ldr	r2, [pc, #16]	@ (80089d4 <prvResetNextTaskUnblockTime+0x3c>)
 80089c2:	6013      	str	r3, [r2, #0]
}
 80089c4:	bf00      	nop
 80089c6:	370c      	adds	r7, #12
 80089c8:	46bd      	mov	sp, r7
 80089ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089ce:	4770      	bx	lr
 80089d0:	20001198 	.word	0x20001198
 80089d4:	20001200 	.word	0x20001200

080089d8 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 80089d8:	b480      	push	{r7}
 80089da:	b083      	sub	sp, #12
 80089dc:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 80089de:	4b0b      	ldr	r3, [pc, #44]	@ (8008a0c <xTaskGetSchedulerState+0x34>)
 80089e0:	681b      	ldr	r3, [r3, #0]
 80089e2:	2b00      	cmp	r3, #0
 80089e4:	d102      	bne.n	80089ec <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 80089e6:	2301      	movs	r3, #1
 80089e8:	607b      	str	r3, [r7, #4]
 80089ea:	e008      	b.n	80089fe <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80089ec:	4b08      	ldr	r3, [pc, #32]	@ (8008a10 <xTaskGetSchedulerState+0x38>)
 80089ee:	681b      	ldr	r3, [r3, #0]
 80089f0:	2b00      	cmp	r3, #0
 80089f2:	d102      	bne.n	80089fa <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 80089f4:	2302      	movs	r3, #2
 80089f6:	607b      	str	r3, [r7, #4]
 80089f8:	e001      	b.n	80089fe <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 80089fa:	2300      	movs	r3, #0
 80089fc:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 80089fe:	687b      	ldr	r3, [r7, #4]
	}
 8008a00:	4618      	mov	r0, r3
 8008a02:	370c      	adds	r7, #12
 8008a04:	46bd      	mov	sp, r7
 8008a06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a0a:	4770      	bx	lr
 8008a0c:	200011ec 	.word	0x200011ec
 8008a10:	20001208 	.word	0x20001208

08008a14 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8008a14:	b580      	push	{r7, lr}
 8008a16:	b086      	sub	sp, #24
 8008a18:	af00      	add	r7, sp, #0
 8008a1a:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8008a1c:	687b      	ldr	r3, [r7, #4]
 8008a1e:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8008a20:	2300      	movs	r3, #0
 8008a22:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8008a24:	687b      	ldr	r3, [r7, #4]
 8008a26:	2b00      	cmp	r3, #0
 8008a28:	d058      	beq.n	8008adc <xTaskPriorityDisinherit+0xc8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8008a2a:	4b2f      	ldr	r3, [pc, #188]	@ (8008ae8 <xTaskPriorityDisinherit+0xd4>)
 8008a2c:	681b      	ldr	r3, [r3, #0]
 8008a2e:	693a      	ldr	r2, [r7, #16]
 8008a30:	429a      	cmp	r2, r3
 8008a32:	d00b      	beq.n	8008a4c <xTaskPriorityDisinherit+0x38>
	__asm volatile
 8008a34:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008a38:	f383 8811 	msr	BASEPRI, r3
 8008a3c:	f3bf 8f6f 	isb	sy
 8008a40:	f3bf 8f4f 	dsb	sy
 8008a44:	60fb      	str	r3, [r7, #12]
}
 8008a46:	bf00      	nop
 8008a48:	bf00      	nop
 8008a4a:	e7fd      	b.n	8008a48 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 8008a4c:	693b      	ldr	r3, [r7, #16]
 8008a4e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008a50:	2b00      	cmp	r3, #0
 8008a52:	d10b      	bne.n	8008a6c <xTaskPriorityDisinherit+0x58>
	__asm volatile
 8008a54:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008a58:	f383 8811 	msr	BASEPRI, r3
 8008a5c:	f3bf 8f6f 	isb	sy
 8008a60:	f3bf 8f4f 	dsb	sy
 8008a64:	60bb      	str	r3, [r7, #8]
}
 8008a66:	bf00      	nop
 8008a68:	bf00      	nop
 8008a6a:	e7fd      	b.n	8008a68 <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 8008a6c:	693b      	ldr	r3, [r7, #16]
 8008a6e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008a70:	1e5a      	subs	r2, r3, #1
 8008a72:	693b      	ldr	r3, [r7, #16]
 8008a74:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8008a76:	693b      	ldr	r3, [r7, #16]
 8008a78:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008a7a:	693b      	ldr	r3, [r7, #16]
 8008a7c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008a7e:	429a      	cmp	r2, r3
 8008a80:	d02c      	beq.n	8008adc <xTaskPriorityDisinherit+0xc8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8008a82:	693b      	ldr	r3, [r7, #16]
 8008a84:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008a86:	2b00      	cmp	r3, #0
 8008a88:	d128      	bne.n	8008adc <xTaskPriorityDisinherit+0xc8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8008a8a:	693b      	ldr	r3, [r7, #16]
 8008a8c:	3304      	adds	r3, #4
 8008a8e:	4618      	mov	r0, r3
 8008a90:	f7fe fbc2 	bl	8007218 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8008a94:	693b      	ldr	r3, [r7, #16]
 8008a96:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8008a98:	693b      	ldr	r3, [r7, #16]
 8008a9a:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8008a9c:	693b      	ldr	r3, [r7, #16]
 8008a9e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008aa0:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8008aa4:	693b      	ldr	r3, [r7, #16]
 8008aa6:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8008aa8:	693b      	ldr	r3, [r7, #16]
 8008aaa:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008aac:	4b0f      	ldr	r3, [pc, #60]	@ (8008aec <xTaskPriorityDisinherit+0xd8>)
 8008aae:	681b      	ldr	r3, [r3, #0]
 8008ab0:	429a      	cmp	r2, r3
 8008ab2:	d903      	bls.n	8008abc <xTaskPriorityDisinherit+0xa8>
 8008ab4:	693b      	ldr	r3, [r7, #16]
 8008ab6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008ab8:	4a0c      	ldr	r2, [pc, #48]	@ (8008aec <xTaskPriorityDisinherit+0xd8>)
 8008aba:	6013      	str	r3, [r2, #0]
 8008abc:	693b      	ldr	r3, [r7, #16]
 8008abe:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008ac0:	4613      	mov	r3, r2
 8008ac2:	009b      	lsls	r3, r3, #2
 8008ac4:	4413      	add	r3, r2
 8008ac6:	009b      	lsls	r3, r3, #2
 8008ac8:	4a09      	ldr	r2, [pc, #36]	@ (8008af0 <xTaskPriorityDisinherit+0xdc>)
 8008aca:	441a      	add	r2, r3
 8008acc:	693b      	ldr	r3, [r7, #16]
 8008ace:	3304      	adds	r3, #4
 8008ad0:	4619      	mov	r1, r3
 8008ad2:	4610      	mov	r0, r2
 8008ad4:	f7fe fb43 	bl	800715e <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8008ad8:	2301      	movs	r3, #1
 8008ada:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8008adc:	697b      	ldr	r3, [r7, #20]
	}
 8008ade:	4618      	mov	r0, r3
 8008ae0:	3718      	adds	r7, #24
 8008ae2:	46bd      	mov	sp, r7
 8008ae4:	bd80      	pop	{r7, pc}
 8008ae6:	bf00      	nop
 8008ae8:	20000d0c 	.word	0x20000d0c
 8008aec:	200011e8 	.word	0x200011e8
 8008af0:	20000d10 	.word	0x20000d10

08008af4 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8008af4:	b580      	push	{r7, lr}
 8008af6:	b084      	sub	sp, #16
 8008af8:	af00      	add	r7, sp, #0
 8008afa:	6078      	str	r0, [r7, #4]
 8008afc:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8008afe:	4b21      	ldr	r3, [pc, #132]	@ (8008b84 <prvAddCurrentTaskToDelayedList+0x90>)
 8008b00:	681b      	ldr	r3, [r3, #0]
 8008b02:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8008b04:	4b20      	ldr	r3, [pc, #128]	@ (8008b88 <prvAddCurrentTaskToDelayedList+0x94>)
 8008b06:	681b      	ldr	r3, [r3, #0]
 8008b08:	3304      	adds	r3, #4
 8008b0a:	4618      	mov	r0, r3
 8008b0c:	f7fe fb84 	bl	8007218 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8008b10:	687b      	ldr	r3, [r7, #4]
 8008b12:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008b16:	d10a      	bne.n	8008b2e <prvAddCurrentTaskToDelayedList+0x3a>
 8008b18:	683b      	ldr	r3, [r7, #0]
 8008b1a:	2b00      	cmp	r3, #0
 8008b1c:	d007      	beq.n	8008b2e <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8008b1e:	4b1a      	ldr	r3, [pc, #104]	@ (8008b88 <prvAddCurrentTaskToDelayedList+0x94>)
 8008b20:	681b      	ldr	r3, [r3, #0]
 8008b22:	3304      	adds	r3, #4
 8008b24:	4619      	mov	r1, r3
 8008b26:	4819      	ldr	r0, [pc, #100]	@ (8008b8c <prvAddCurrentTaskToDelayedList+0x98>)
 8008b28:	f7fe fb19 	bl	800715e <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8008b2c:	e026      	b.n	8008b7c <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8008b2e:	68fa      	ldr	r2, [r7, #12]
 8008b30:	687b      	ldr	r3, [r7, #4]
 8008b32:	4413      	add	r3, r2
 8008b34:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8008b36:	4b14      	ldr	r3, [pc, #80]	@ (8008b88 <prvAddCurrentTaskToDelayedList+0x94>)
 8008b38:	681b      	ldr	r3, [r3, #0]
 8008b3a:	68ba      	ldr	r2, [r7, #8]
 8008b3c:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8008b3e:	68ba      	ldr	r2, [r7, #8]
 8008b40:	68fb      	ldr	r3, [r7, #12]
 8008b42:	429a      	cmp	r2, r3
 8008b44:	d209      	bcs.n	8008b5a <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8008b46:	4b12      	ldr	r3, [pc, #72]	@ (8008b90 <prvAddCurrentTaskToDelayedList+0x9c>)
 8008b48:	681a      	ldr	r2, [r3, #0]
 8008b4a:	4b0f      	ldr	r3, [pc, #60]	@ (8008b88 <prvAddCurrentTaskToDelayedList+0x94>)
 8008b4c:	681b      	ldr	r3, [r3, #0]
 8008b4e:	3304      	adds	r3, #4
 8008b50:	4619      	mov	r1, r3
 8008b52:	4610      	mov	r0, r2
 8008b54:	f7fe fb27 	bl	80071a6 <vListInsert>
}
 8008b58:	e010      	b.n	8008b7c <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8008b5a:	4b0e      	ldr	r3, [pc, #56]	@ (8008b94 <prvAddCurrentTaskToDelayedList+0xa0>)
 8008b5c:	681a      	ldr	r2, [r3, #0]
 8008b5e:	4b0a      	ldr	r3, [pc, #40]	@ (8008b88 <prvAddCurrentTaskToDelayedList+0x94>)
 8008b60:	681b      	ldr	r3, [r3, #0]
 8008b62:	3304      	adds	r3, #4
 8008b64:	4619      	mov	r1, r3
 8008b66:	4610      	mov	r0, r2
 8008b68:	f7fe fb1d 	bl	80071a6 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8008b6c:	4b0a      	ldr	r3, [pc, #40]	@ (8008b98 <prvAddCurrentTaskToDelayedList+0xa4>)
 8008b6e:	681b      	ldr	r3, [r3, #0]
 8008b70:	68ba      	ldr	r2, [r7, #8]
 8008b72:	429a      	cmp	r2, r3
 8008b74:	d202      	bcs.n	8008b7c <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 8008b76:	4a08      	ldr	r2, [pc, #32]	@ (8008b98 <prvAddCurrentTaskToDelayedList+0xa4>)
 8008b78:	68bb      	ldr	r3, [r7, #8]
 8008b7a:	6013      	str	r3, [r2, #0]
}
 8008b7c:	bf00      	nop
 8008b7e:	3710      	adds	r7, #16
 8008b80:	46bd      	mov	sp, r7
 8008b82:	bd80      	pop	{r7, pc}
 8008b84:	200011e4 	.word	0x200011e4
 8008b88:	20000d0c 	.word	0x20000d0c
 8008b8c:	200011cc 	.word	0x200011cc
 8008b90:	2000119c 	.word	0x2000119c
 8008b94:	20001198 	.word	0x20001198
 8008b98:	20001200 	.word	0x20001200

08008b9c <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8008b9c:	b580      	push	{r7, lr}
 8008b9e:	b08a      	sub	sp, #40	@ 0x28
 8008ba0:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 8008ba2:	2300      	movs	r3, #0
 8008ba4:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 8008ba6:	f000 fb13 	bl	80091d0 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 8008baa:	4b1d      	ldr	r3, [pc, #116]	@ (8008c20 <xTimerCreateTimerTask+0x84>)
 8008bac:	681b      	ldr	r3, [r3, #0]
 8008bae:	2b00      	cmp	r3, #0
 8008bb0:	d021      	beq.n	8008bf6 <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 8008bb2:	2300      	movs	r3, #0
 8008bb4:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 8008bb6:	2300      	movs	r3, #0
 8008bb8:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 8008bba:	1d3a      	adds	r2, r7, #4
 8008bbc:	f107 0108 	add.w	r1, r7, #8
 8008bc0:	f107 030c 	add.w	r3, r7, #12
 8008bc4:	4618      	mov	r0, r3
 8008bc6:	f7fe f905 	bl	8006dd4 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 8008bca:	6879      	ldr	r1, [r7, #4]
 8008bcc:	68bb      	ldr	r3, [r7, #8]
 8008bce:	68fa      	ldr	r2, [r7, #12]
 8008bd0:	9202      	str	r2, [sp, #8]
 8008bd2:	9301      	str	r3, [sp, #4]
 8008bd4:	2302      	movs	r3, #2
 8008bd6:	9300      	str	r3, [sp, #0]
 8008bd8:	2300      	movs	r3, #0
 8008bda:	460a      	mov	r2, r1
 8008bdc:	4911      	ldr	r1, [pc, #68]	@ (8008c24 <xTimerCreateTimerTask+0x88>)
 8008bde:	4812      	ldr	r0, [pc, #72]	@ (8008c28 <xTimerCreateTimerTask+0x8c>)
 8008be0:	f7ff f83e 	bl	8007c60 <xTaskCreateStatic>
 8008be4:	4603      	mov	r3, r0
 8008be6:	4a11      	ldr	r2, [pc, #68]	@ (8008c2c <xTimerCreateTimerTask+0x90>)
 8008be8:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 8008bea:	4b10      	ldr	r3, [pc, #64]	@ (8008c2c <xTimerCreateTimerTask+0x90>)
 8008bec:	681b      	ldr	r3, [r3, #0]
 8008bee:	2b00      	cmp	r3, #0
 8008bf0:	d001      	beq.n	8008bf6 <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 8008bf2:	2301      	movs	r3, #1
 8008bf4:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 8008bf6:	697b      	ldr	r3, [r7, #20]
 8008bf8:	2b00      	cmp	r3, #0
 8008bfa:	d10b      	bne.n	8008c14 <xTimerCreateTimerTask+0x78>
	__asm volatile
 8008bfc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008c00:	f383 8811 	msr	BASEPRI, r3
 8008c04:	f3bf 8f6f 	isb	sy
 8008c08:	f3bf 8f4f 	dsb	sy
 8008c0c:	613b      	str	r3, [r7, #16]
}
 8008c0e:	bf00      	nop
 8008c10:	bf00      	nop
 8008c12:	e7fd      	b.n	8008c10 <xTimerCreateTimerTask+0x74>
	return xReturn;
 8008c14:	697b      	ldr	r3, [r7, #20]
}
 8008c16:	4618      	mov	r0, r3
 8008c18:	3718      	adds	r7, #24
 8008c1a:	46bd      	mov	sp, r7
 8008c1c:	bd80      	pop	{r7, pc}
 8008c1e:	bf00      	nop
 8008c20:	2000123c 	.word	0x2000123c
 8008c24:	08009d68 	.word	0x08009d68
 8008c28:	08008d69 	.word	0x08008d69
 8008c2c:	20001240 	.word	0x20001240

08008c30 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 8008c30:	b580      	push	{r7, lr}
 8008c32:	b08a      	sub	sp, #40	@ 0x28
 8008c34:	af00      	add	r7, sp, #0
 8008c36:	60f8      	str	r0, [r7, #12]
 8008c38:	60b9      	str	r1, [r7, #8]
 8008c3a:	607a      	str	r2, [r7, #4]
 8008c3c:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 8008c3e:	2300      	movs	r3, #0
 8008c40:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 8008c42:	68fb      	ldr	r3, [r7, #12]
 8008c44:	2b00      	cmp	r3, #0
 8008c46:	d10b      	bne.n	8008c60 <xTimerGenericCommand+0x30>
	__asm volatile
 8008c48:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008c4c:	f383 8811 	msr	BASEPRI, r3
 8008c50:	f3bf 8f6f 	isb	sy
 8008c54:	f3bf 8f4f 	dsb	sy
 8008c58:	623b      	str	r3, [r7, #32]
}
 8008c5a:	bf00      	nop
 8008c5c:	bf00      	nop
 8008c5e:	e7fd      	b.n	8008c5c <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 8008c60:	4b19      	ldr	r3, [pc, #100]	@ (8008cc8 <xTimerGenericCommand+0x98>)
 8008c62:	681b      	ldr	r3, [r3, #0]
 8008c64:	2b00      	cmp	r3, #0
 8008c66:	d02a      	beq.n	8008cbe <xTimerGenericCommand+0x8e>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 8008c68:	68bb      	ldr	r3, [r7, #8]
 8008c6a:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8008c6c:	687b      	ldr	r3, [r7, #4]
 8008c6e:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 8008c70:	68fb      	ldr	r3, [r7, #12]
 8008c72:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8008c74:	68bb      	ldr	r3, [r7, #8]
 8008c76:	2b05      	cmp	r3, #5
 8008c78:	dc18      	bgt.n	8008cac <xTimerGenericCommand+0x7c>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8008c7a:	f7ff fead 	bl	80089d8 <xTaskGetSchedulerState>
 8008c7e:	4603      	mov	r3, r0
 8008c80:	2b02      	cmp	r3, #2
 8008c82:	d109      	bne.n	8008c98 <xTimerGenericCommand+0x68>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8008c84:	4b10      	ldr	r3, [pc, #64]	@ (8008cc8 <xTimerGenericCommand+0x98>)
 8008c86:	6818      	ldr	r0, [r3, #0]
 8008c88:	f107 0110 	add.w	r1, r7, #16
 8008c8c:	2300      	movs	r3, #0
 8008c8e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008c90:	f7fe fbf6 	bl	8007480 <xQueueGenericSend>
 8008c94:	6278      	str	r0, [r7, #36]	@ 0x24
 8008c96:	e012      	b.n	8008cbe <xTimerGenericCommand+0x8e>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8008c98:	4b0b      	ldr	r3, [pc, #44]	@ (8008cc8 <xTimerGenericCommand+0x98>)
 8008c9a:	6818      	ldr	r0, [r3, #0]
 8008c9c:	f107 0110 	add.w	r1, r7, #16
 8008ca0:	2300      	movs	r3, #0
 8008ca2:	2200      	movs	r2, #0
 8008ca4:	f7fe fbec 	bl	8007480 <xQueueGenericSend>
 8008ca8:	6278      	str	r0, [r7, #36]	@ 0x24
 8008caa:	e008      	b.n	8008cbe <xTimerGenericCommand+0x8e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8008cac:	4b06      	ldr	r3, [pc, #24]	@ (8008cc8 <xTimerGenericCommand+0x98>)
 8008cae:	6818      	ldr	r0, [r3, #0]
 8008cb0:	f107 0110 	add.w	r1, r7, #16
 8008cb4:	2300      	movs	r3, #0
 8008cb6:	683a      	ldr	r2, [r7, #0]
 8008cb8:	f7fe fce4 	bl	8007684 <xQueueGenericSendFromISR>
 8008cbc:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 8008cbe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8008cc0:	4618      	mov	r0, r3
 8008cc2:	3728      	adds	r7, #40	@ 0x28
 8008cc4:	46bd      	mov	sp, r7
 8008cc6:	bd80      	pop	{r7, pc}
 8008cc8:	2000123c 	.word	0x2000123c

08008ccc <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8008ccc:	b580      	push	{r7, lr}
 8008cce:	b088      	sub	sp, #32
 8008cd0:	af02      	add	r7, sp, #8
 8008cd2:	6078      	str	r0, [r7, #4]
 8008cd4:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008cd6:	4b23      	ldr	r3, [pc, #140]	@ (8008d64 <prvProcessExpiredTimer+0x98>)
 8008cd8:	681b      	ldr	r3, [r3, #0]
 8008cda:	68db      	ldr	r3, [r3, #12]
 8008cdc:	68db      	ldr	r3, [r3, #12]
 8008cde:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8008ce0:	697b      	ldr	r3, [r7, #20]
 8008ce2:	3304      	adds	r3, #4
 8008ce4:	4618      	mov	r0, r3
 8008ce6:	f7fe fa97 	bl	8007218 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8008cea:	697b      	ldr	r3, [r7, #20]
 8008cec:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8008cf0:	f003 0304 	and.w	r3, r3, #4
 8008cf4:	2b00      	cmp	r3, #0
 8008cf6:	d023      	beq.n	8008d40 <prvProcessExpiredTimer+0x74>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8008cf8:	697b      	ldr	r3, [r7, #20]
 8008cfa:	699a      	ldr	r2, [r3, #24]
 8008cfc:	687b      	ldr	r3, [r7, #4]
 8008cfe:	18d1      	adds	r1, r2, r3
 8008d00:	687b      	ldr	r3, [r7, #4]
 8008d02:	683a      	ldr	r2, [r7, #0]
 8008d04:	6978      	ldr	r0, [r7, #20]
 8008d06:	f000 f8d5 	bl	8008eb4 <prvInsertTimerInActiveList>
 8008d0a:	4603      	mov	r3, r0
 8008d0c:	2b00      	cmp	r3, #0
 8008d0e:	d020      	beq.n	8008d52 <prvProcessExpiredTimer+0x86>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8008d10:	2300      	movs	r3, #0
 8008d12:	9300      	str	r3, [sp, #0]
 8008d14:	2300      	movs	r3, #0
 8008d16:	687a      	ldr	r2, [r7, #4]
 8008d18:	2100      	movs	r1, #0
 8008d1a:	6978      	ldr	r0, [r7, #20]
 8008d1c:	f7ff ff88 	bl	8008c30 <xTimerGenericCommand>
 8008d20:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 8008d22:	693b      	ldr	r3, [r7, #16]
 8008d24:	2b00      	cmp	r3, #0
 8008d26:	d114      	bne.n	8008d52 <prvProcessExpiredTimer+0x86>
	__asm volatile
 8008d28:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008d2c:	f383 8811 	msr	BASEPRI, r3
 8008d30:	f3bf 8f6f 	isb	sy
 8008d34:	f3bf 8f4f 	dsb	sy
 8008d38:	60fb      	str	r3, [r7, #12]
}
 8008d3a:	bf00      	nop
 8008d3c:	bf00      	nop
 8008d3e:	e7fd      	b.n	8008d3c <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8008d40:	697b      	ldr	r3, [r7, #20]
 8008d42:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8008d46:	f023 0301 	bic.w	r3, r3, #1
 8008d4a:	b2da      	uxtb	r2, r3
 8008d4c:	697b      	ldr	r3, [r7, #20]
 8008d4e:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8008d52:	697b      	ldr	r3, [r7, #20]
 8008d54:	6a1b      	ldr	r3, [r3, #32]
 8008d56:	6978      	ldr	r0, [r7, #20]
 8008d58:	4798      	blx	r3
}
 8008d5a:	bf00      	nop
 8008d5c:	3718      	adds	r7, #24
 8008d5e:	46bd      	mov	sp, r7
 8008d60:	bd80      	pop	{r7, pc}
 8008d62:	bf00      	nop
 8008d64:	20001234 	.word	0x20001234

08008d68 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 8008d68:	b580      	push	{r7, lr}
 8008d6a:	b084      	sub	sp, #16
 8008d6c:	af00      	add	r7, sp, #0
 8008d6e:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8008d70:	f107 0308 	add.w	r3, r7, #8
 8008d74:	4618      	mov	r0, r3
 8008d76:	f000 f859 	bl	8008e2c <prvGetNextExpireTime>
 8008d7a:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8008d7c:	68bb      	ldr	r3, [r7, #8]
 8008d7e:	4619      	mov	r1, r3
 8008d80:	68f8      	ldr	r0, [r7, #12]
 8008d82:	f000 f805 	bl	8008d90 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 8008d86:	f000 f8d7 	bl	8008f38 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8008d8a:	bf00      	nop
 8008d8c:	e7f0      	b.n	8008d70 <prvTimerTask+0x8>
	...

08008d90 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8008d90:	b580      	push	{r7, lr}
 8008d92:	b084      	sub	sp, #16
 8008d94:	af00      	add	r7, sp, #0
 8008d96:	6078      	str	r0, [r7, #4]
 8008d98:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 8008d9a:	f7ff f9c5 	bl	8008128 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8008d9e:	f107 0308 	add.w	r3, r7, #8
 8008da2:	4618      	mov	r0, r3
 8008da4:	f000 f866 	bl	8008e74 <prvSampleTimeNow>
 8008da8:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 8008daa:	68bb      	ldr	r3, [r7, #8]
 8008dac:	2b00      	cmp	r3, #0
 8008dae:	d130      	bne.n	8008e12 <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8008db0:	683b      	ldr	r3, [r7, #0]
 8008db2:	2b00      	cmp	r3, #0
 8008db4:	d10a      	bne.n	8008dcc <prvProcessTimerOrBlockTask+0x3c>
 8008db6:	687a      	ldr	r2, [r7, #4]
 8008db8:	68fb      	ldr	r3, [r7, #12]
 8008dba:	429a      	cmp	r2, r3
 8008dbc:	d806      	bhi.n	8008dcc <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 8008dbe:	f7ff f9c1 	bl	8008144 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8008dc2:	68f9      	ldr	r1, [r7, #12]
 8008dc4:	6878      	ldr	r0, [r7, #4]
 8008dc6:	f7ff ff81 	bl	8008ccc <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 8008dca:	e024      	b.n	8008e16 <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 8008dcc:	683b      	ldr	r3, [r7, #0]
 8008dce:	2b00      	cmp	r3, #0
 8008dd0:	d008      	beq.n	8008de4 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8008dd2:	4b13      	ldr	r3, [pc, #76]	@ (8008e20 <prvProcessTimerOrBlockTask+0x90>)
 8008dd4:	681b      	ldr	r3, [r3, #0]
 8008dd6:	681b      	ldr	r3, [r3, #0]
 8008dd8:	2b00      	cmp	r3, #0
 8008dda:	d101      	bne.n	8008de0 <prvProcessTimerOrBlockTask+0x50>
 8008ddc:	2301      	movs	r3, #1
 8008dde:	e000      	b.n	8008de2 <prvProcessTimerOrBlockTask+0x52>
 8008de0:	2300      	movs	r3, #0
 8008de2:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8008de4:	4b0f      	ldr	r3, [pc, #60]	@ (8008e24 <prvProcessTimerOrBlockTask+0x94>)
 8008de6:	6818      	ldr	r0, [r3, #0]
 8008de8:	687a      	ldr	r2, [r7, #4]
 8008dea:	68fb      	ldr	r3, [r7, #12]
 8008dec:	1ad3      	subs	r3, r2, r3
 8008dee:	683a      	ldr	r2, [r7, #0]
 8008df0:	4619      	mov	r1, r3
 8008df2:	f7fe ff01 	bl	8007bf8 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 8008df6:	f7ff f9a5 	bl	8008144 <xTaskResumeAll>
 8008dfa:	4603      	mov	r3, r0
 8008dfc:	2b00      	cmp	r3, #0
 8008dfe:	d10a      	bne.n	8008e16 <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 8008e00:	4b09      	ldr	r3, [pc, #36]	@ (8008e28 <prvProcessTimerOrBlockTask+0x98>)
 8008e02:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008e06:	601a      	str	r2, [r3, #0]
 8008e08:	f3bf 8f4f 	dsb	sy
 8008e0c:	f3bf 8f6f 	isb	sy
}
 8008e10:	e001      	b.n	8008e16 <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 8008e12:	f7ff f997 	bl	8008144 <xTaskResumeAll>
}
 8008e16:	bf00      	nop
 8008e18:	3710      	adds	r7, #16
 8008e1a:	46bd      	mov	sp, r7
 8008e1c:	bd80      	pop	{r7, pc}
 8008e1e:	bf00      	nop
 8008e20:	20001238 	.word	0x20001238
 8008e24:	2000123c 	.word	0x2000123c
 8008e28:	e000ed04 	.word	0xe000ed04

08008e2c <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 8008e2c:	b480      	push	{r7}
 8008e2e:	b085      	sub	sp, #20
 8008e30:	af00      	add	r7, sp, #0
 8008e32:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8008e34:	4b0e      	ldr	r3, [pc, #56]	@ (8008e70 <prvGetNextExpireTime+0x44>)
 8008e36:	681b      	ldr	r3, [r3, #0]
 8008e38:	681b      	ldr	r3, [r3, #0]
 8008e3a:	2b00      	cmp	r3, #0
 8008e3c:	d101      	bne.n	8008e42 <prvGetNextExpireTime+0x16>
 8008e3e:	2201      	movs	r2, #1
 8008e40:	e000      	b.n	8008e44 <prvGetNextExpireTime+0x18>
 8008e42:	2200      	movs	r2, #0
 8008e44:	687b      	ldr	r3, [r7, #4]
 8008e46:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 8008e48:	687b      	ldr	r3, [r7, #4]
 8008e4a:	681b      	ldr	r3, [r3, #0]
 8008e4c:	2b00      	cmp	r3, #0
 8008e4e:	d105      	bne.n	8008e5c <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8008e50:	4b07      	ldr	r3, [pc, #28]	@ (8008e70 <prvGetNextExpireTime+0x44>)
 8008e52:	681b      	ldr	r3, [r3, #0]
 8008e54:	68db      	ldr	r3, [r3, #12]
 8008e56:	681b      	ldr	r3, [r3, #0]
 8008e58:	60fb      	str	r3, [r7, #12]
 8008e5a:	e001      	b.n	8008e60 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8008e5c:	2300      	movs	r3, #0
 8008e5e:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 8008e60:	68fb      	ldr	r3, [r7, #12]
}
 8008e62:	4618      	mov	r0, r3
 8008e64:	3714      	adds	r7, #20
 8008e66:	46bd      	mov	sp, r7
 8008e68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e6c:	4770      	bx	lr
 8008e6e:	bf00      	nop
 8008e70:	20001234 	.word	0x20001234

08008e74 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8008e74:	b580      	push	{r7, lr}
 8008e76:	b084      	sub	sp, #16
 8008e78:	af00      	add	r7, sp, #0
 8008e7a:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8008e7c:	f7ff fa00 	bl	8008280 <xTaskGetTickCount>
 8008e80:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 8008e82:	4b0b      	ldr	r3, [pc, #44]	@ (8008eb0 <prvSampleTimeNow+0x3c>)
 8008e84:	681b      	ldr	r3, [r3, #0]
 8008e86:	68fa      	ldr	r2, [r7, #12]
 8008e88:	429a      	cmp	r2, r3
 8008e8a:	d205      	bcs.n	8008e98 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 8008e8c:	f000 f93a 	bl	8009104 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8008e90:	687b      	ldr	r3, [r7, #4]
 8008e92:	2201      	movs	r2, #1
 8008e94:	601a      	str	r2, [r3, #0]
 8008e96:	e002      	b.n	8008e9e <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8008e98:	687b      	ldr	r3, [r7, #4]
 8008e9a:	2200      	movs	r2, #0
 8008e9c:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 8008e9e:	4a04      	ldr	r2, [pc, #16]	@ (8008eb0 <prvSampleTimeNow+0x3c>)
 8008ea0:	68fb      	ldr	r3, [r7, #12]
 8008ea2:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 8008ea4:	68fb      	ldr	r3, [r7, #12]
}
 8008ea6:	4618      	mov	r0, r3
 8008ea8:	3710      	adds	r7, #16
 8008eaa:	46bd      	mov	sp, r7
 8008eac:	bd80      	pop	{r7, pc}
 8008eae:	bf00      	nop
 8008eb0:	20001244 	.word	0x20001244

08008eb4 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8008eb4:	b580      	push	{r7, lr}
 8008eb6:	b086      	sub	sp, #24
 8008eb8:	af00      	add	r7, sp, #0
 8008eba:	60f8      	str	r0, [r7, #12]
 8008ebc:	60b9      	str	r1, [r7, #8]
 8008ebe:	607a      	str	r2, [r7, #4]
 8008ec0:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 8008ec2:	2300      	movs	r3, #0
 8008ec4:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8008ec6:	68fb      	ldr	r3, [r7, #12]
 8008ec8:	68ba      	ldr	r2, [r7, #8]
 8008eca:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8008ecc:	68fb      	ldr	r3, [r7, #12]
 8008ece:	68fa      	ldr	r2, [r7, #12]
 8008ed0:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 8008ed2:	68ba      	ldr	r2, [r7, #8]
 8008ed4:	687b      	ldr	r3, [r7, #4]
 8008ed6:	429a      	cmp	r2, r3
 8008ed8:	d812      	bhi.n	8008f00 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8008eda:	687a      	ldr	r2, [r7, #4]
 8008edc:	683b      	ldr	r3, [r7, #0]
 8008ede:	1ad2      	subs	r2, r2, r3
 8008ee0:	68fb      	ldr	r3, [r7, #12]
 8008ee2:	699b      	ldr	r3, [r3, #24]
 8008ee4:	429a      	cmp	r2, r3
 8008ee6:	d302      	bcc.n	8008eee <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8008ee8:	2301      	movs	r3, #1
 8008eea:	617b      	str	r3, [r7, #20]
 8008eec:	e01b      	b.n	8008f26 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8008eee:	4b10      	ldr	r3, [pc, #64]	@ (8008f30 <prvInsertTimerInActiveList+0x7c>)
 8008ef0:	681a      	ldr	r2, [r3, #0]
 8008ef2:	68fb      	ldr	r3, [r7, #12]
 8008ef4:	3304      	adds	r3, #4
 8008ef6:	4619      	mov	r1, r3
 8008ef8:	4610      	mov	r0, r2
 8008efa:	f7fe f954 	bl	80071a6 <vListInsert>
 8008efe:	e012      	b.n	8008f26 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8008f00:	687a      	ldr	r2, [r7, #4]
 8008f02:	683b      	ldr	r3, [r7, #0]
 8008f04:	429a      	cmp	r2, r3
 8008f06:	d206      	bcs.n	8008f16 <prvInsertTimerInActiveList+0x62>
 8008f08:	68ba      	ldr	r2, [r7, #8]
 8008f0a:	683b      	ldr	r3, [r7, #0]
 8008f0c:	429a      	cmp	r2, r3
 8008f0e:	d302      	bcc.n	8008f16 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8008f10:	2301      	movs	r3, #1
 8008f12:	617b      	str	r3, [r7, #20]
 8008f14:	e007      	b.n	8008f26 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8008f16:	4b07      	ldr	r3, [pc, #28]	@ (8008f34 <prvInsertTimerInActiveList+0x80>)
 8008f18:	681a      	ldr	r2, [r3, #0]
 8008f1a:	68fb      	ldr	r3, [r7, #12]
 8008f1c:	3304      	adds	r3, #4
 8008f1e:	4619      	mov	r1, r3
 8008f20:	4610      	mov	r0, r2
 8008f22:	f7fe f940 	bl	80071a6 <vListInsert>
		}
	}

	return xProcessTimerNow;
 8008f26:	697b      	ldr	r3, [r7, #20]
}
 8008f28:	4618      	mov	r0, r3
 8008f2a:	3718      	adds	r7, #24
 8008f2c:	46bd      	mov	sp, r7
 8008f2e:	bd80      	pop	{r7, pc}
 8008f30:	20001238 	.word	0x20001238
 8008f34:	20001234 	.word	0x20001234

08008f38 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8008f38:	b580      	push	{r7, lr}
 8008f3a:	b08e      	sub	sp, #56	@ 0x38
 8008f3c:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8008f3e:	e0ce      	b.n	80090de <prvProcessReceivedCommands+0x1a6>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8008f40:	687b      	ldr	r3, [r7, #4]
 8008f42:	2b00      	cmp	r3, #0
 8008f44:	da19      	bge.n	8008f7a <prvProcessReceivedCommands+0x42>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 8008f46:	1d3b      	adds	r3, r7, #4
 8008f48:	3304      	adds	r3, #4
 8008f4a:	62fb      	str	r3, [r7, #44]	@ 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 8008f4c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008f4e:	2b00      	cmp	r3, #0
 8008f50:	d10b      	bne.n	8008f6a <prvProcessReceivedCommands+0x32>
	__asm volatile
 8008f52:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008f56:	f383 8811 	msr	BASEPRI, r3
 8008f5a:	f3bf 8f6f 	isb	sy
 8008f5e:	f3bf 8f4f 	dsb	sy
 8008f62:	61fb      	str	r3, [r7, #28]
}
 8008f64:	bf00      	nop
 8008f66:	bf00      	nop
 8008f68:	e7fd      	b.n	8008f66 <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 8008f6a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008f6c:	681b      	ldr	r3, [r3, #0]
 8008f6e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8008f70:	6850      	ldr	r0, [r2, #4]
 8008f72:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8008f74:	6892      	ldr	r2, [r2, #8]
 8008f76:	4611      	mov	r1, r2
 8008f78:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8008f7a:	687b      	ldr	r3, [r7, #4]
 8008f7c:	2b00      	cmp	r3, #0
 8008f7e:	f2c0 80ae 	blt.w	80090de <prvProcessReceivedCommands+0x1a6>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8008f82:	68fb      	ldr	r3, [r7, #12]
 8008f84:	62bb      	str	r3, [r7, #40]	@ 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8008f86:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008f88:	695b      	ldr	r3, [r3, #20]
 8008f8a:	2b00      	cmp	r3, #0
 8008f8c:	d004      	beq.n	8008f98 <prvProcessReceivedCommands+0x60>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8008f8e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008f90:	3304      	adds	r3, #4
 8008f92:	4618      	mov	r0, r3
 8008f94:	f7fe f940 	bl	8007218 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8008f98:	463b      	mov	r3, r7
 8008f9a:	4618      	mov	r0, r3
 8008f9c:	f7ff ff6a 	bl	8008e74 <prvSampleTimeNow>
 8008fa0:	6278      	str	r0, [r7, #36]	@ 0x24

			switch( xMessage.xMessageID )
 8008fa2:	687b      	ldr	r3, [r7, #4]
 8008fa4:	2b09      	cmp	r3, #9
 8008fa6:	f200 8097 	bhi.w	80090d8 <prvProcessReceivedCommands+0x1a0>
 8008faa:	a201      	add	r2, pc, #4	@ (adr r2, 8008fb0 <prvProcessReceivedCommands+0x78>)
 8008fac:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008fb0:	08008fd9 	.word	0x08008fd9
 8008fb4:	08008fd9 	.word	0x08008fd9
 8008fb8:	08008fd9 	.word	0x08008fd9
 8008fbc:	0800904f 	.word	0x0800904f
 8008fc0:	08009063 	.word	0x08009063
 8008fc4:	080090af 	.word	0x080090af
 8008fc8:	08008fd9 	.word	0x08008fd9
 8008fcc:	08008fd9 	.word	0x08008fd9
 8008fd0:	0800904f 	.word	0x0800904f
 8008fd4:	08009063 	.word	0x08009063
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8008fd8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008fda:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8008fde:	f043 0301 	orr.w	r3, r3, #1
 8008fe2:	b2da      	uxtb	r2, r3
 8008fe4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008fe6:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8008fea:	68ba      	ldr	r2, [r7, #8]
 8008fec:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008fee:	699b      	ldr	r3, [r3, #24]
 8008ff0:	18d1      	adds	r1, r2, r3
 8008ff2:	68bb      	ldr	r3, [r7, #8]
 8008ff4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008ff6:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8008ff8:	f7ff ff5c 	bl	8008eb4 <prvInsertTimerInActiveList>
 8008ffc:	4603      	mov	r3, r0
 8008ffe:	2b00      	cmp	r3, #0
 8009000:	d06c      	beq.n	80090dc <prvProcessReceivedCommands+0x1a4>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8009002:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009004:	6a1b      	ldr	r3, [r3, #32]
 8009006:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8009008:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800900a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800900c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8009010:	f003 0304 	and.w	r3, r3, #4
 8009014:	2b00      	cmp	r3, #0
 8009016:	d061      	beq.n	80090dc <prvProcessReceivedCommands+0x1a4>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8009018:	68ba      	ldr	r2, [r7, #8]
 800901a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800901c:	699b      	ldr	r3, [r3, #24]
 800901e:	441a      	add	r2, r3
 8009020:	2300      	movs	r3, #0
 8009022:	9300      	str	r3, [sp, #0]
 8009024:	2300      	movs	r3, #0
 8009026:	2100      	movs	r1, #0
 8009028:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800902a:	f7ff fe01 	bl	8008c30 <xTimerGenericCommand>
 800902e:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 8009030:	6a3b      	ldr	r3, [r7, #32]
 8009032:	2b00      	cmp	r3, #0
 8009034:	d152      	bne.n	80090dc <prvProcessReceivedCommands+0x1a4>
	__asm volatile
 8009036:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800903a:	f383 8811 	msr	BASEPRI, r3
 800903e:	f3bf 8f6f 	isb	sy
 8009042:	f3bf 8f4f 	dsb	sy
 8009046:	61bb      	str	r3, [r7, #24]
}
 8009048:	bf00      	nop
 800904a:	bf00      	nop
 800904c:	e7fd      	b.n	800904a <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800904e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009050:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8009054:	f023 0301 	bic.w	r3, r3, #1
 8009058:	b2da      	uxtb	r2, r3
 800905a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800905c:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 8009060:	e03d      	b.n	80090de <prvProcessReceivedCommands+0x1a6>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8009062:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009064:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8009068:	f043 0301 	orr.w	r3, r3, #1
 800906c:	b2da      	uxtb	r2, r3
 800906e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009070:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8009074:	68ba      	ldr	r2, [r7, #8]
 8009076:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009078:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 800907a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800907c:	699b      	ldr	r3, [r3, #24]
 800907e:	2b00      	cmp	r3, #0
 8009080:	d10b      	bne.n	800909a <prvProcessReceivedCommands+0x162>
	__asm volatile
 8009082:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009086:	f383 8811 	msr	BASEPRI, r3
 800908a:	f3bf 8f6f 	isb	sy
 800908e:	f3bf 8f4f 	dsb	sy
 8009092:	617b      	str	r3, [r7, #20]
}
 8009094:	bf00      	nop
 8009096:	bf00      	nop
 8009098:	e7fd      	b.n	8009096 <prvProcessReceivedCommands+0x15e>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 800909a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800909c:	699a      	ldr	r2, [r3, #24]
 800909e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80090a0:	18d1      	adds	r1, r2, r3
 80090a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80090a4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80090a6:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80090a8:	f7ff ff04 	bl	8008eb4 <prvInsertTimerInActiveList>
					break;
 80090ac:	e017      	b.n	80090de <prvProcessReceivedCommands+0x1a6>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 80090ae:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80090b0:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80090b4:	f003 0302 	and.w	r3, r3, #2
 80090b8:	2b00      	cmp	r3, #0
 80090ba:	d103      	bne.n	80090c4 <prvProcessReceivedCommands+0x18c>
						{
							vPortFree( pxTimer );
 80090bc:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80090be:	f000 fc0b 	bl	80098d8 <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 80090c2:	e00c      	b.n	80090de <prvProcessReceivedCommands+0x1a6>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 80090c4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80090c6:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80090ca:	f023 0301 	bic.w	r3, r3, #1
 80090ce:	b2da      	uxtb	r2, r3
 80090d0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80090d2:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 80090d6:	e002      	b.n	80090de <prvProcessReceivedCommands+0x1a6>

				default	:
					/* Don't expect to get here. */
					break;
 80090d8:	bf00      	nop
 80090da:	e000      	b.n	80090de <prvProcessReceivedCommands+0x1a6>
					break;
 80090dc:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 80090de:	4b08      	ldr	r3, [pc, #32]	@ (8009100 <prvProcessReceivedCommands+0x1c8>)
 80090e0:	681b      	ldr	r3, [r3, #0]
 80090e2:	1d39      	adds	r1, r7, #4
 80090e4:	2200      	movs	r2, #0
 80090e6:	4618      	mov	r0, r3
 80090e8:	f7fe fb6a 	bl	80077c0 <xQueueReceive>
 80090ec:	4603      	mov	r3, r0
 80090ee:	2b00      	cmp	r3, #0
 80090f0:	f47f af26 	bne.w	8008f40 <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 80090f4:	bf00      	nop
 80090f6:	bf00      	nop
 80090f8:	3730      	adds	r7, #48	@ 0x30
 80090fa:	46bd      	mov	sp, r7
 80090fc:	bd80      	pop	{r7, pc}
 80090fe:	bf00      	nop
 8009100:	2000123c 	.word	0x2000123c

08009104 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 8009104:	b580      	push	{r7, lr}
 8009106:	b088      	sub	sp, #32
 8009108:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800910a:	e049      	b.n	80091a0 <prvSwitchTimerLists+0x9c>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800910c:	4b2e      	ldr	r3, [pc, #184]	@ (80091c8 <prvSwitchTimerLists+0xc4>)
 800910e:	681b      	ldr	r3, [r3, #0]
 8009110:	68db      	ldr	r3, [r3, #12]
 8009112:	681b      	ldr	r3, [r3, #0]
 8009114:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009116:	4b2c      	ldr	r3, [pc, #176]	@ (80091c8 <prvSwitchTimerLists+0xc4>)
 8009118:	681b      	ldr	r3, [r3, #0]
 800911a:	68db      	ldr	r3, [r3, #12]
 800911c:	68db      	ldr	r3, [r3, #12]
 800911e:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8009120:	68fb      	ldr	r3, [r7, #12]
 8009122:	3304      	adds	r3, #4
 8009124:	4618      	mov	r0, r3
 8009126:	f7fe f877 	bl	8007218 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800912a:	68fb      	ldr	r3, [r7, #12]
 800912c:	6a1b      	ldr	r3, [r3, #32]
 800912e:	68f8      	ldr	r0, [r7, #12]
 8009130:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8009132:	68fb      	ldr	r3, [r7, #12]
 8009134:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8009138:	f003 0304 	and.w	r3, r3, #4
 800913c:	2b00      	cmp	r3, #0
 800913e:	d02f      	beq.n	80091a0 <prvSwitchTimerLists+0x9c>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8009140:	68fb      	ldr	r3, [r7, #12]
 8009142:	699b      	ldr	r3, [r3, #24]
 8009144:	693a      	ldr	r2, [r7, #16]
 8009146:	4413      	add	r3, r2
 8009148:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 800914a:	68ba      	ldr	r2, [r7, #8]
 800914c:	693b      	ldr	r3, [r7, #16]
 800914e:	429a      	cmp	r2, r3
 8009150:	d90e      	bls.n	8009170 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8009152:	68fb      	ldr	r3, [r7, #12]
 8009154:	68ba      	ldr	r2, [r7, #8]
 8009156:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8009158:	68fb      	ldr	r3, [r7, #12]
 800915a:	68fa      	ldr	r2, [r7, #12]
 800915c:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800915e:	4b1a      	ldr	r3, [pc, #104]	@ (80091c8 <prvSwitchTimerLists+0xc4>)
 8009160:	681a      	ldr	r2, [r3, #0]
 8009162:	68fb      	ldr	r3, [r7, #12]
 8009164:	3304      	adds	r3, #4
 8009166:	4619      	mov	r1, r3
 8009168:	4610      	mov	r0, r2
 800916a:	f7fe f81c 	bl	80071a6 <vListInsert>
 800916e:	e017      	b.n	80091a0 <prvSwitchTimerLists+0x9c>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8009170:	2300      	movs	r3, #0
 8009172:	9300      	str	r3, [sp, #0]
 8009174:	2300      	movs	r3, #0
 8009176:	693a      	ldr	r2, [r7, #16]
 8009178:	2100      	movs	r1, #0
 800917a:	68f8      	ldr	r0, [r7, #12]
 800917c:	f7ff fd58 	bl	8008c30 <xTimerGenericCommand>
 8009180:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 8009182:	687b      	ldr	r3, [r7, #4]
 8009184:	2b00      	cmp	r3, #0
 8009186:	d10b      	bne.n	80091a0 <prvSwitchTimerLists+0x9c>
	__asm volatile
 8009188:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800918c:	f383 8811 	msr	BASEPRI, r3
 8009190:	f3bf 8f6f 	isb	sy
 8009194:	f3bf 8f4f 	dsb	sy
 8009198:	603b      	str	r3, [r7, #0]
}
 800919a:	bf00      	nop
 800919c:	bf00      	nop
 800919e:	e7fd      	b.n	800919c <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 80091a0:	4b09      	ldr	r3, [pc, #36]	@ (80091c8 <prvSwitchTimerLists+0xc4>)
 80091a2:	681b      	ldr	r3, [r3, #0]
 80091a4:	681b      	ldr	r3, [r3, #0]
 80091a6:	2b00      	cmp	r3, #0
 80091a8:	d1b0      	bne.n	800910c <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 80091aa:	4b07      	ldr	r3, [pc, #28]	@ (80091c8 <prvSwitchTimerLists+0xc4>)
 80091ac:	681b      	ldr	r3, [r3, #0]
 80091ae:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 80091b0:	4b06      	ldr	r3, [pc, #24]	@ (80091cc <prvSwitchTimerLists+0xc8>)
 80091b2:	681b      	ldr	r3, [r3, #0]
 80091b4:	4a04      	ldr	r2, [pc, #16]	@ (80091c8 <prvSwitchTimerLists+0xc4>)
 80091b6:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 80091b8:	4a04      	ldr	r2, [pc, #16]	@ (80091cc <prvSwitchTimerLists+0xc8>)
 80091ba:	697b      	ldr	r3, [r7, #20]
 80091bc:	6013      	str	r3, [r2, #0]
}
 80091be:	bf00      	nop
 80091c0:	3718      	adds	r7, #24
 80091c2:	46bd      	mov	sp, r7
 80091c4:	bd80      	pop	{r7, pc}
 80091c6:	bf00      	nop
 80091c8:	20001234 	.word	0x20001234
 80091cc:	20001238 	.word	0x20001238

080091d0 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 80091d0:	b580      	push	{r7, lr}
 80091d2:	b082      	sub	sp, #8
 80091d4:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 80091d6:	f000 f98f 	bl	80094f8 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 80091da:	4b15      	ldr	r3, [pc, #84]	@ (8009230 <prvCheckForValidListAndQueue+0x60>)
 80091dc:	681b      	ldr	r3, [r3, #0]
 80091de:	2b00      	cmp	r3, #0
 80091e0:	d120      	bne.n	8009224 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 80091e2:	4814      	ldr	r0, [pc, #80]	@ (8009234 <prvCheckForValidListAndQueue+0x64>)
 80091e4:	f7fd ff8e 	bl	8007104 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 80091e8:	4813      	ldr	r0, [pc, #76]	@ (8009238 <prvCheckForValidListAndQueue+0x68>)
 80091ea:	f7fd ff8b 	bl	8007104 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 80091ee:	4b13      	ldr	r3, [pc, #76]	@ (800923c <prvCheckForValidListAndQueue+0x6c>)
 80091f0:	4a10      	ldr	r2, [pc, #64]	@ (8009234 <prvCheckForValidListAndQueue+0x64>)
 80091f2:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 80091f4:	4b12      	ldr	r3, [pc, #72]	@ (8009240 <prvCheckForValidListAndQueue+0x70>)
 80091f6:	4a10      	ldr	r2, [pc, #64]	@ (8009238 <prvCheckForValidListAndQueue+0x68>)
 80091f8:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 80091fa:	2300      	movs	r3, #0
 80091fc:	9300      	str	r3, [sp, #0]
 80091fe:	4b11      	ldr	r3, [pc, #68]	@ (8009244 <prvCheckForValidListAndQueue+0x74>)
 8009200:	4a11      	ldr	r2, [pc, #68]	@ (8009248 <prvCheckForValidListAndQueue+0x78>)
 8009202:	2110      	movs	r1, #16
 8009204:	200a      	movs	r0, #10
 8009206:	f7fe f89b 	bl	8007340 <xQueueGenericCreateStatic>
 800920a:	4603      	mov	r3, r0
 800920c:	4a08      	ldr	r2, [pc, #32]	@ (8009230 <prvCheckForValidListAndQueue+0x60>)
 800920e:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 8009210:	4b07      	ldr	r3, [pc, #28]	@ (8009230 <prvCheckForValidListAndQueue+0x60>)
 8009212:	681b      	ldr	r3, [r3, #0]
 8009214:	2b00      	cmp	r3, #0
 8009216:	d005      	beq.n	8009224 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8009218:	4b05      	ldr	r3, [pc, #20]	@ (8009230 <prvCheckForValidListAndQueue+0x60>)
 800921a:	681b      	ldr	r3, [r3, #0]
 800921c:	490b      	ldr	r1, [pc, #44]	@ (800924c <prvCheckForValidListAndQueue+0x7c>)
 800921e:	4618      	mov	r0, r3
 8009220:	f7fe fcc0 	bl	8007ba4 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8009224:	f000 f99a 	bl	800955c <vPortExitCritical>
}
 8009228:	bf00      	nop
 800922a:	46bd      	mov	sp, r7
 800922c:	bd80      	pop	{r7, pc}
 800922e:	bf00      	nop
 8009230:	2000123c 	.word	0x2000123c
 8009234:	2000120c 	.word	0x2000120c
 8009238:	20001220 	.word	0x20001220
 800923c:	20001234 	.word	0x20001234
 8009240:	20001238 	.word	0x20001238
 8009244:	200012e8 	.word	0x200012e8
 8009248:	20001248 	.word	0x20001248
 800924c:	08009d70 	.word	0x08009d70

08009250 <xTimerPendFunctionCallFromISR>:
/*-----------------------------------------------------------*/

#if( INCLUDE_xTimerPendFunctionCall == 1 )

	BaseType_t xTimerPendFunctionCallFromISR( PendedFunction_t xFunctionToPend, void *pvParameter1, uint32_t ulParameter2, BaseType_t *pxHigherPriorityTaskWoken )
	{
 8009250:	b580      	push	{r7, lr}
 8009252:	b08a      	sub	sp, #40	@ 0x28
 8009254:	af00      	add	r7, sp, #0
 8009256:	60f8      	str	r0, [r7, #12]
 8009258:	60b9      	str	r1, [r7, #8]
 800925a:	607a      	str	r2, [r7, #4]
 800925c:	603b      	str	r3, [r7, #0]
	DaemonTaskMessage_t xMessage;
	BaseType_t xReturn;

		/* Complete the message with the function parameters and post it to the
		daemon task. */
		xMessage.xMessageID = tmrCOMMAND_EXECUTE_CALLBACK_FROM_ISR;
 800925e:	f06f 0301 	mvn.w	r3, #1
 8009262:	617b      	str	r3, [r7, #20]
		xMessage.u.xCallbackParameters.pxCallbackFunction = xFunctionToPend;
 8009264:	68fb      	ldr	r3, [r7, #12]
 8009266:	61bb      	str	r3, [r7, #24]
		xMessage.u.xCallbackParameters.pvParameter1 = pvParameter1;
 8009268:	68bb      	ldr	r3, [r7, #8]
 800926a:	61fb      	str	r3, [r7, #28]
		xMessage.u.xCallbackParameters.ulParameter2 = ulParameter2;
 800926c:	687b      	ldr	r3, [r7, #4]
 800926e:	623b      	str	r3, [r7, #32]

		xReturn = xQueueSendFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8009270:	4b06      	ldr	r3, [pc, #24]	@ (800928c <xTimerPendFunctionCallFromISR+0x3c>)
 8009272:	6818      	ldr	r0, [r3, #0]
 8009274:	f107 0114 	add.w	r1, r7, #20
 8009278:	2300      	movs	r3, #0
 800927a:	683a      	ldr	r2, [r7, #0]
 800927c:	f7fe fa02 	bl	8007684 <xQueueGenericSendFromISR>
 8009280:	6278      	str	r0, [r7, #36]	@ 0x24

		tracePEND_FUNC_CALL_FROM_ISR( xFunctionToPend, pvParameter1, ulParameter2, xReturn );

		return xReturn;
 8009282:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
	}
 8009284:	4618      	mov	r0, r3
 8009286:	3728      	adds	r7, #40	@ 0x28
 8009288:	46bd      	mov	sp, r7
 800928a:	bd80      	pop	{r7, pc}
 800928c:	2000123c 	.word	0x2000123c

08009290 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8009290:	b480      	push	{r7}
 8009292:	b085      	sub	sp, #20
 8009294:	af00      	add	r7, sp, #0
 8009296:	60f8      	str	r0, [r7, #12]
 8009298:	60b9      	str	r1, [r7, #8]
 800929a:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 800929c:	68fb      	ldr	r3, [r7, #12]
 800929e:	3b04      	subs	r3, #4
 80092a0:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 80092a2:	68fb      	ldr	r3, [r7, #12]
 80092a4:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 80092a8:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80092aa:	68fb      	ldr	r3, [r7, #12]
 80092ac:	3b04      	subs	r3, #4
 80092ae:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 80092b0:	68bb      	ldr	r3, [r7, #8]
 80092b2:	f023 0201 	bic.w	r2, r3, #1
 80092b6:	68fb      	ldr	r3, [r7, #12]
 80092b8:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80092ba:	68fb      	ldr	r3, [r7, #12]
 80092bc:	3b04      	subs	r3, #4
 80092be:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 80092c0:	4a0c      	ldr	r2, [pc, #48]	@ (80092f4 <pxPortInitialiseStack+0x64>)
 80092c2:	68fb      	ldr	r3, [r7, #12]
 80092c4:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 80092c6:	68fb      	ldr	r3, [r7, #12]
 80092c8:	3b14      	subs	r3, #20
 80092ca:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 80092cc:	687a      	ldr	r2, [r7, #4]
 80092ce:	68fb      	ldr	r3, [r7, #12]
 80092d0:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 80092d2:	68fb      	ldr	r3, [r7, #12]
 80092d4:	3b04      	subs	r3, #4
 80092d6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 80092d8:	68fb      	ldr	r3, [r7, #12]
 80092da:	f06f 0202 	mvn.w	r2, #2
 80092de:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 80092e0:	68fb      	ldr	r3, [r7, #12]
 80092e2:	3b20      	subs	r3, #32
 80092e4:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 80092e6:	68fb      	ldr	r3, [r7, #12]
}
 80092e8:	4618      	mov	r0, r3
 80092ea:	3714      	adds	r7, #20
 80092ec:	46bd      	mov	sp, r7
 80092ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80092f2:	4770      	bx	lr
 80092f4:	080092f9 	.word	0x080092f9

080092f8 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 80092f8:	b480      	push	{r7}
 80092fa:	b085      	sub	sp, #20
 80092fc:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 80092fe:	2300      	movs	r3, #0
 8009300:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8009302:	4b13      	ldr	r3, [pc, #76]	@ (8009350 <prvTaskExitError+0x58>)
 8009304:	681b      	ldr	r3, [r3, #0]
 8009306:	f1b3 3fff 	cmp.w	r3, #4294967295
 800930a:	d00b      	beq.n	8009324 <prvTaskExitError+0x2c>
	__asm volatile
 800930c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009310:	f383 8811 	msr	BASEPRI, r3
 8009314:	f3bf 8f6f 	isb	sy
 8009318:	f3bf 8f4f 	dsb	sy
 800931c:	60fb      	str	r3, [r7, #12]
}
 800931e:	bf00      	nop
 8009320:	bf00      	nop
 8009322:	e7fd      	b.n	8009320 <prvTaskExitError+0x28>
	__asm volatile
 8009324:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009328:	f383 8811 	msr	BASEPRI, r3
 800932c:	f3bf 8f6f 	isb	sy
 8009330:	f3bf 8f4f 	dsb	sy
 8009334:	60bb      	str	r3, [r7, #8]
}
 8009336:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8009338:	bf00      	nop
 800933a:	687b      	ldr	r3, [r7, #4]
 800933c:	2b00      	cmp	r3, #0
 800933e:	d0fc      	beq.n	800933a <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8009340:	bf00      	nop
 8009342:	bf00      	nop
 8009344:	3714      	adds	r7, #20
 8009346:	46bd      	mov	sp, r7
 8009348:	f85d 7b04 	ldr.w	r7, [sp], #4
 800934c:	4770      	bx	lr
 800934e:	bf00      	nop
 8009350:	20000020 	.word	0x20000020
	...

08009360 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8009360:	4b07      	ldr	r3, [pc, #28]	@ (8009380 <pxCurrentTCBConst2>)
 8009362:	6819      	ldr	r1, [r3, #0]
 8009364:	6808      	ldr	r0, [r1, #0]
 8009366:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800936a:	f380 8809 	msr	PSP, r0
 800936e:	f3bf 8f6f 	isb	sy
 8009372:	f04f 0000 	mov.w	r0, #0
 8009376:	f380 8811 	msr	BASEPRI, r0
 800937a:	4770      	bx	lr
 800937c:	f3af 8000 	nop.w

08009380 <pxCurrentTCBConst2>:
 8009380:	20000d0c 	.word	0x20000d0c
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8009384:	bf00      	nop
 8009386:	bf00      	nop

08009388 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8009388:	4808      	ldr	r0, [pc, #32]	@ (80093ac <prvPortStartFirstTask+0x24>)
 800938a:	6800      	ldr	r0, [r0, #0]
 800938c:	6800      	ldr	r0, [r0, #0]
 800938e:	f380 8808 	msr	MSP, r0
 8009392:	f04f 0000 	mov.w	r0, #0
 8009396:	f380 8814 	msr	CONTROL, r0
 800939a:	b662      	cpsie	i
 800939c:	b661      	cpsie	f
 800939e:	f3bf 8f4f 	dsb	sy
 80093a2:	f3bf 8f6f 	isb	sy
 80093a6:	df00      	svc	0
 80093a8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 80093aa:	bf00      	nop
 80093ac:	e000ed08 	.word	0xe000ed08

080093b0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 80093b0:	b580      	push	{r7, lr}
 80093b2:	b086      	sub	sp, #24
 80093b4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 80093b6:	4b47      	ldr	r3, [pc, #284]	@ (80094d4 <xPortStartScheduler+0x124>)
 80093b8:	681b      	ldr	r3, [r3, #0]
 80093ba:	4a47      	ldr	r2, [pc, #284]	@ (80094d8 <xPortStartScheduler+0x128>)
 80093bc:	4293      	cmp	r3, r2
 80093be:	d10b      	bne.n	80093d8 <xPortStartScheduler+0x28>
	__asm volatile
 80093c0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80093c4:	f383 8811 	msr	BASEPRI, r3
 80093c8:	f3bf 8f6f 	isb	sy
 80093cc:	f3bf 8f4f 	dsb	sy
 80093d0:	60fb      	str	r3, [r7, #12]
}
 80093d2:	bf00      	nop
 80093d4:	bf00      	nop
 80093d6:	e7fd      	b.n	80093d4 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 80093d8:	4b3e      	ldr	r3, [pc, #248]	@ (80094d4 <xPortStartScheduler+0x124>)
 80093da:	681b      	ldr	r3, [r3, #0]
 80093dc:	4a3f      	ldr	r2, [pc, #252]	@ (80094dc <xPortStartScheduler+0x12c>)
 80093de:	4293      	cmp	r3, r2
 80093e0:	d10b      	bne.n	80093fa <xPortStartScheduler+0x4a>
	__asm volatile
 80093e2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80093e6:	f383 8811 	msr	BASEPRI, r3
 80093ea:	f3bf 8f6f 	isb	sy
 80093ee:	f3bf 8f4f 	dsb	sy
 80093f2:	613b      	str	r3, [r7, #16]
}
 80093f4:	bf00      	nop
 80093f6:	bf00      	nop
 80093f8:	e7fd      	b.n	80093f6 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 80093fa:	4b39      	ldr	r3, [pc, #228]	@ (80094e0 <xPortStartScheduler+0x130>)
 80093fc:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 80093fe:	697b      	ldr	r3, [r7, #20]
 8009400:	781b      	ldrb	r3, [r3, #0]
 8009402:	b2db      	uxtb	r3, r3
 8009404:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8009406:	697b      	ldr	r3, [r7, #20]
 8009408:	22ff      	movs	r2, #255	@ 0xff
 800940a:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800940c:	697b      	ldr	r3, [r7, #20]
 800940e:	781b      	ldrb	r3, [r3, #0]
 8009410:	b2db      	uxtb	r3, r3
 8009412:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8009414:	78fb      	ldrb	r3, [r7, #3]
 8009416:	b2db      	uxtb	r3, r3
 8009418:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 800941c:	b2da      	uxtb	r2, r3
 800941e:	4b31      	ldr	r3, [pc, #196]	@ (80094e4 <xPortStartScheduler+0x134>)
 8009420:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8009422:	4b31      	ldr	r3, [pc, #196]	@ (80094e8 <xPortStartScheduler+0x138>)
 8009424:	2207      	movs	r2, #7
 8009426:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8009428:	e009      	b.n	800943e <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 800942a:	4b2f      	ldr	r3, [pc, #188]	@ (80094e8 <xPortStartScheduler+0x138>)
 800942c:	681b      	ldr	r3, [r3, #0]
 800942e:	3b01      	subs	r3, #1
 8009430:	4a2d      	ldr	r2, [pc, #180]	@ (80094e8 <xPortStartScheduler+0x138>)
 8009432:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8009434:	78fb      	ldrb	r3, [r7, #3]
 8009436:	b2db      	uxtb	r3, r3
 8009438:	005b      	lsls	r3, r3, #1
 800943a:	b2db      	uxtb	r3, r3
 800943c:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800943e:	78fb      	ldrb	r3, [r7, #3]
 8009440:	b2db      	uxtb	r3, r3
 8009442:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009446:	2b80      	cmp	r3, #128	@ 0x80
 8009448:	d0ef      	beq.n	800942a <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800944a:	4b27      	ldr	r3, [pc, #156]	@ (80094e8 <xPortStartScheduler+0x138>)
 800944c:	681b      	ldr	r3, [r3, #0]
 800944e:	f1c3 0307 	rsb	r3, r3, #7
 8009452:	2b04      	cmp	r3, #4
 8009454:	d00b      	beq.n	800946e <xPortStartScheduler+0xbe>
	__asm volatile
 8009456:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800945a:	f383 8811 	msr	BASEPRI, r3
 800945e:	f3bf 8f6f 	isb	sy
 8009462:	f3bf 8f4f 	dsb	sy
 8009466:	60bb      	str	r3, [r7, #8]
}
 8009468:	bf00      	nop
 800946a:	bf00      	nop
 800946c:	e7fd      	b.n	800946a <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800946e:	4b1e      	ldr	r3, [pc, #120]	@ (80094e8 <xPortStartScheduler+0x138>)
 8009470:	681b      	ldr	r3, [r3, #0]
 8009472:	021b      	lsls	r3, r3, #8
 8009474:	4a1c      	ldr	r2, [pc, #112]	@ (80094e8 <xPortStartScheduler+0x138>)
 8009476:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8009478:	4b1b      	ldr	r3, [pc, #108]	@ (80094e8 <xPortStartScheduler+0x138>)
 800947a:	681b      	ldr	r3, [r3, #0]
 800947c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8009480:	4a19      	ldr	r2, [pc, #100]	@ (80094e8 <xPortStartScheduler+0x138>)
 8009482:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8009484:	687b      	ldr	r3, [r7, #4]
 8009486:	b2da      	uxtb	r2, r3
 8009488:	697b      	ldr	r3, [r7, #20]
 800948a:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800948c:	4b17      	ldr	r3, [pc, #92]	@ (80094ec <xPortStartScheduler+0x13c>)
 800948e:	681b      	ldr	r3, [r3, #0]
 8009490:	4a16      	ldr	r2, [pc, #88]	@ (80094ec <xPortStartScheduler+0x13c>)
 8009492:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8009496:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8009498:	4b14      	ldr	r3, [pc, #80]	@ (80094ec <xPortStartScheduler+0x13c>)
 800949a:	681b      	ldr	r3, [r3, #0]
 800949c:	4a13      	ldr	r2, [pc, #76]	@ (80094ec <xPortStartScheduler+0x13c>)
 800949e:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 80094a2:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 80094a4:	f000 f8da 	bl	800965c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 80094a8:	4b11      	ldr	r3, [pc, #68]	@ (80094f0 <xPortStartScheduler+0x140>)
 80094aa:	2200      	movs	r2, #0
 80094ac:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 80094ae:	f000 f8f9 	bl	80096a4 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 80094b2:	4b10      	ldr	r3, [pc, #64]	@ (80094f4 <xPortStartScheduler+0x144>)
 80094b4:	681b      	ldr	r3, [r3, #0]
 80094b6:	4a0f      	ldr	r2, [pc, #60]	@ (80094f4 <xPortStartScheduler+0x144>)
 80094b8:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 80094bc:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 80094be:	f7ff ff63 	bl	8009388 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 80094c2:	f7fe ffa7 	bl	8008414 <vTaskSwitchContext>
	prvTaskExitError();
 80094c6:	f7ff ff17 	bl	80092f8 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 80094ca:	2300      	movs	r3, #0
}
 80094cc:	4618      	mov	r0, r3
 80094ce:	3718      	adds	r7, #24
 80094d0:	46bd      	mov	sp, r7
 80094d2:	bd80      	pop	{r7, pc}
 80094d4:	e000ed00 	.word	0xe000ed00
 80094d8:	410fc271 	.word	0x410fc271
 80094dc:	410fc270 	.word	0x410fc270
 80094e0:	e000e400 	.word	0xe000e400
 80094e4:	20001338 	.word	0x20001338
 80094e8:	2000133c 	.word	0x2000133c
 80094ec:	e000ed20 	.word	0xe000ed20
 80094f0:	20000020 	.word	0x20000020
 80094f4:	e000ef34 	.word	0xe000ef34

080094f8 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 80094f8:	b480      	push	{r7}
 80094fa:	b083      	sub	sp, #12
 80094fc:	af00      	add	r7, sp, #0
	__asm volatile
 80094fe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009502:	f383 8811 	msr	BASEPRI, r3
 8009506:	f3bf 8f6f 	isb	sy
 800950a:	f3bf 8f4f 	dsb	sy
 800950e:	607b      	str	r3, [r7, #4]
}
 8009510:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8009512:	4b10      	ldr	r3, [pc, #64]	@ (8009554 <vPortEnterCritical+0x5c>)
 8009514:	681b      	ldr	r3, [r3, #0]
 8009516:	3301      	adds	r3, #1
 8009518:	4a0e      	ldr	r2, [pc, #56]	@ (8009554 <vPortEnterCritical+0x5c>)
 800951a:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800951c:	4b0d      	ldr	r3, [pc, #52]	@ (8009554 <vPortEnterCritical+0x5c>)
 800951e:	681b      	ldr	r3, [r3, #0]
 8009520:	2b01      	cmp	r3, #1
 8009522:	d110      	bne.n	8009546 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8009524:	4b0c      	ldr	r3, [pc, #48]	@ (8009558 <vPortEnterCritical+0x60>)
 8009526:	681b      	ldr	r3, [r3, #0]
 8009528:	b2db      	uxtb	r3, r3
 800952a:	2b00      	cmp	r3, #0
 800952c:	d00b      	beq.n	8009546 <vPortEnterCritical+0x4e>
	__asm volatile
 800952e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009532:	f383 8811 	msr	BASEPRI, r3
 8009536:	f3bf 8f6f 	isb	sy
 800953a:	f3bf 8f4f 	dsb	sy
 800953e:	603b      	str	r3, [r7, #0]
}
 8009540:	bf00      	nop
 8009542:	bf00      	nop
 8009544:	e7fd      	b.n	8009542 <vPortEnterCritical+0x4a>
	}
}
 8009546:	bf00      	nop
 8009548:	370c      	adds	r7, #12
 800954a:	46bd      	mov	sp, r7
 800954c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009550:	4770      	bx	lr
 8009552:	bf00      	nop
 8009554:	20000020 	.word	0x20000020
 8009558:	e000ed04 	.word	0xe000ed04

0800955c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800955c:	b480      	push	{r7}
 800955e:	b083      	sub	sp, #12
 8009560:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8009562:	4b12      	ldr	r3, [pc, #72]	@ (80095ac <vPortExitCritical+0x50>)
 8009564:	681b      	ldr	r3, [r3, #0]
 8009566:	2b00      	cmp	r3, #0
 8009568:	d10b      	bne.n	8009582 <vPortExitCritical+0x26>
	__asm volatile
 800956a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800956e:	f383 8811 	msr	BASEPRI, r3
 8009572:	f3bf 8f6f 	isb	sy
 8009576:	f3bf 8f4f 	dsb	sy
 800957a:	607b      	str	r3, [r7, #4]
}
 800957c:	bf00      	nop
 800957e:	bf00      	nop
 8009580:	e7fd      	b.n	800957e <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8009582:	4b0a      	ldr	r3, [pc, #40]	@ (80095ac <vPortExitCritical+0x50>)
 8009584:	681b      	ldr	r3, [r3, #0]
 8009586:	3b01      	subs	r3, #1
 8009588:	4a08      	ldr	r2, [pc, #32]	@ (80095ac <vPortExitCritical+0x50>)
 800958a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800958c:	4b07      	ldr	r3, [pc, #28]	@ (80095ac <vPortExitCritical+0x50>)
 800958e:	681b      	ldr	r3, [r3, #0]
 8009590:	2b00      	cmp	r3, #0
 8009592:	d105      	bne.n	80095a0 <vPortExitCritical+0x44>
 8009594:	2300      	movs	r3, #0
 8009596:	603b      	str	r3, [r7, #0]
	__asm volatile
 8009598:	683b      	ldr	r3, [r7, #0]
 800959a:	f383 8811 	msr	BASEPRI, r3
}
 800959e:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 80095a0:	bf00      	nop
 80095a2:	370c      	adds	r7, #12
 80095a4:	46bd      	mov	sp, r7
 80095a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80095aa:	4770      	bx	lr
 80095ac:	20000020 	.word	0x20000020

080095b0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 80095b0:	f3ef 8009 	mrs	r0, PSP
 80095b4:	f3bf 8f6f 	isb	sy
 80095b8:	4b15      	ldr	r3, [pc, #84]	@ (8009610 <pxCurrentTCBConst>)
 80095ba:	681a      	ldr	r2, [r3, #0]
 80095bc:	f01e 0f10 	tst.w	lr, #16
 80095c0:	bf08      	it	eq
 80095c2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 80095c6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80095ca:	6010      	str	r0, [r2, #0]
 80095cc:	e92d 0009 	stmdb	sp!, {r0, r3}
 80095d0:	f04f 0050 	mov.w	r0, #80	@ 0x50
 80095d4:	f380 8811 	msr	BASEPRI, r0
 80095d8:	f3bf 8f4f 	dsb	sy
 80095dc:	f3bf 8f6f 	isb	sy
 80095e0:	f7fe ff18 	bl	8008414 <vTaskSwitchContext>
 80095e4:	f04f 0000 	mov.w	r0, #0
 80095e8:	f380 8811 	msr	BASEPRI, r0
 80095ec:	bc09      	pop	{r0, r3}
 80095ee:	6819      	ldr	r1, [r3, #0]
 80095f0:	6808      	ldr	r0, [r1, #0]
 80095f2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80095f6:	f01e 0f10 	tst.w	lr, #16
 80095fa:	bf08      	it	eq
 80095fc:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8009600:	f380 8809 	msr	PSP, r0
 8009604:	f3bf 8f6f 	isb	sy
 8009608:	4770      	bx	lr
 800960a:	bf00      	nop
 800960c:	f3af 8000 	nop.w

08009610 <pxCurrentTCBConst>:
 8009610:	20000d0c 	.word	0x20000d0c
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8009614:	bf00      	nop
 8009616:	bf00      	nop

08009618 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8009618:	b580      	push	{r7, lr}
 800961a:	b082      	sub	sp, #8
 800961c:	af00      	add	r7, sp, #0
	__asm volatile
 800961e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009622:	f383 8811 	msr	BASEPRI, r3
 8009626:	f3bf 8f6f 	isb	sy
 800962a:	f3bf 8f4f 	dsb	sy
 800962e:	607b      	str	r3, [r7, #4]
}
 8009630:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8009632:	f7fe fe35 	bl	80082a0 <xTaskIncrementTick>
 8009636:	4603      	mov	r3, r0
 8009638:	2b00      	cmp	r3, #0
 800963a:	d003      	beq.n	8009644 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800963c:	4b06      	ldr	r3, [pc, #24]	@ (8009658 <xPortSysTickHandler+0x40>)
 800963e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009642:	601a      	str	r2, [r3, #0]
 8009644:	2300      	movs	r3, #0
 8009646:	603b      	str	r3, [r7, #0]
	__asm volatile
 8009648:	683b      	ldr	r3, [r7, #0]
 800964a:	f383 8811 	msr	BASEPRI, r3
}
 800964e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8009650:	bf00      	nop
 8009652:	3708      	adds	r7, #8
 8009654:	46bd      	mov	sp, r7
 8009656:	bd80      	pop	{r7, pc}
 8009658:	e000ed04 	.word	0xe000ed04

0800965c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800965c:	b480      	push	{r7}
 800965e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8009660:	4b0b      	ldr	r3, [pc, #44]	@ (8009690 <vPortSetupTimerInterrupt+0x34>)
 8009662:	2200      	movs	r2, #0
 8009664:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8009666:	4b0b      	ldr	r3, [pc, #44]	@ (8009694 <vPortSetupTimerInterrupt+0x38>)
 8009668:	2200      	movs	r2, #0
 800966a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800966c:	4b0a      	ldr	r3, [pc, #40]	@ (8009698 <vPortSetupTimerInterrupt+0x3c>)
 800966e:	681b      	ldr	r3, [r3, #0]
 8009670:	4a0a      	ldr	r2, [pc, #40]	@ (800969c <vPortSetupTimerInterrupt+0x40>)
 8009672:	fba2 2303 	umull	r2, r3, r2, r3
 8009676:	099b      	lsrs	r3, r3, #6
 8009678:	4a09      	ldr	r2, [pc, #36]	@ (80096a0 <vPortSetupTimerInterrupt+0x44>)
 800967a:	3b01      	subs	r3, #1
 800967c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800967e:	4b04      	ldr	r3, [pc, #16]	@ (8009690 <vPortSetupTimerInterrupt+0x34>)
 8009680:	2207      	movs	r2, #7
 8009682:	601a      	str	r2, [r3, #0]
}
 8009684:	bf00      	nop
 8009686:	46bd      	mov	sp, r7
 8009688:	f85d 7b04 	ldr.w	r7, [sp], #4
 800968c:	4770      	bx	lr
 800968e:	bf00      	nop
 8009690:	e000e010 	.word	0xe000e010
 8009694:	e000e018 	.word	0xe000e018
 8009698:	20000014 	.word	0x20000014
 800969c:	10624dd3 	.word	0x10624dd3
 80096a0:	e000e014 	.word	0xe000e014

080096a4 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 80096a4:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 80096b4 <vPortEnableVFP+0x10>
 80096a8:	6801      	ldr	r1, [r0, #0]
 80096aa:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80096ae:	6001      	str	r1, [r0, #0]
 80096b0:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 80096b2:	bf00      	nop
 80096b4:	e000ed88 	.word	0xe000ed88

080096b8 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 80096b8:	b480      	push	{r7}
 80096ba:	b085      	sub	sp, #20
 80096bc:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 80096be:	f3ef 8305 	mrs	r3, IPSR
 80096c2:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 80096c4:	68fb      	ldr	r3, [r7, #12]
 80096c6:	2b0f      	cmp	r3, #15
 80096c8:	d915      	bls.n	80096f6 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 80096ca:	4a18      	ldr	r2, [pc, #96]	@ (800972c <vPortValidateInterruptPriority+0x74>)
 80096cc:	68fb      	ldr	r3, [r7, #12]
 80096ce:	4413      	add	r3, r2
 80096d0:	781b      	ldrb	r3, [r3, #0]
 80096d2:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 80096d4:	4b16      	ldr	r3, [pc, #88]	@ (8009730 <vPortValidateInterruptPriority+0x78>)
 80096d6:	781b      	ldrb	r3, [r3, #0]
 80096d8:	7afa      	ldrb	r2, [r7, #11]
 80096da:	429a      	cmp	r2, r3
 80096dc:	d20b      	bcs.n	80096f6 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 80096de:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80096e2:	f383 8811 	msr	BASEPRI, r3
 80096e6:	f3bf 8f6f 	isb	sy
 80096ea:	f3bf 8f4f 	dsb	sy
 80096ee:	607b      	str	r3, [r7, #4]
}
 80096f0:	bf00      	nop
 80096f2:	bf00      	nop
 80096f4:	e7fd      	b.n	80096f2 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 80096f6:	4b0f      	ldr	r3, [pc, #60]	@ (8009734 <vPortValidateInterruptPriority+0x7c>)
 80096f8:	681b      	ldr	r3, [r3, #0]
 80096fa:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 80096fe:	4b0e      	ldr	r3, [pc, #56]	@ (8009738 <vPortValidateInterruptPriority+0x80>)
 8009700:	681b      	ldr	r3, [r3, #0]
 8009702:	429a      	cmp	r2, r3
 8009704:	d90b      	bls.n	800971e <vPortValidateInterruptPriority+0x66>
	__asm volatile
 8009706:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800970a:	f383 8811 	msr	BASEPRI, r3
 800970e:	f3bf 8f6f 	isb	sy
 8009712:	f3bf 8f4f 	dsb	sy
 8009716:	603b      	str	r3, [r7, #0]
}
 8009718:	bf00      	nop
 800971a:	bf00      	nop
 800971c:	e7fd      	b.n	800971a <vPortValidateInterruptPriority+0x62>
	}
 800971e:	bf00      	nop
 8009720:	3714      	adds	r7, #20
 8009722:	46bd      	mov	sp, r7
 8009724:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009728:	4770      	bx	lr
 800972a:	bf00      	nop
 800972c:	e000e3f0 	.word	0xe000e3f0
 8009730:	20001338 	.word	0x20001338
 8009734:	e000ed0c 	.word	0xe000ed0c
 8009738:	2000133c 	.word	0x2000133c

0800973c <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800973c:	b580      	push	{r7, lr}
 800973e:	b08a      	sub	sp, #40	@ 0x28
 8009740:	af00      	add	r7, sp, #0
 8009742:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8009744:	2300      	movs	r3, #0
 8009746:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8009748:	f7fe fcee 	bl	8008128 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800974c:	4b5c      	ldr	r3, [pc, #368]	@ (80098c0 <pvPortMalloc+0x184>)
 800974e:	681b      	ldr	r3, [r3, #0]
 8009750:	2b00      	cmp	r3, #0
 8009752:	d101      	bne.n	8009758 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8009754:	f000 f924 	bl	80099a0 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8009758:	4b5a      	ldr	r3, [pc, #360]	@ (80098c4 <pvPortMalloc+0x188>)
 800975a:	681a      	ldr	r2, [r3, #0]
 800975c:	687b      	ldr	r3, [r7, #4]
 800975e:	4013      	ands	r3, r2
 8009760:	2b00      	cmp	r3, #0
 8009762:	f040 8095 	bne.w	8009890 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8009766:	687b      	ldr	r3, [r7, #4]
 8009768:	2b00      	cmp	r3, #0
 800976a:	d01e      	beq.n	80097aa <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 800976c:	2208      	movs	r2, #8
 800976e:	687b      	ldr	r3, [r7, #4]
 8009770:	4413      	add	r3, r2
 8009772:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8009774:	687b      	ldr	r3, [r7, #4]
 8009776:	f003 0307 	and.w	r3, r3, #7
 800977a:	2b00      	cmp	r3, #0
 800977c:	d015      	beq.n	80097aa <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800977e:	687b      	ldr	r3, [r7, #4]
 8009780:	f023 0307 	bic.w	r3, r3, #7
 8009784:	3308      	adds	r3, #8
 8009786:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8009788:	687b      	ldr	r3, [r7, #4]
 800978a:	f003 0307 	and.w	r3, r3, #7
 800978e:	2b00      	cmp	r3, #0
 8009790:	d00b      	beq.n	80097aa <pvPortMalloc+0x6e>
	__asm volatile
 8009792:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009796:	f383 8811 	msr	BASEPRI, r3
 800979a:	f3bf 8f6f 	isb	sy
 800979e:	f3bf 8f4f 	dsb	sy
 80097a2:	617b      	str	r3, [r7, #20]
}
 80097a4:	bf00      	nop
 80097a6:	bf00      	nop
 80097a8:	e7fd      	b.n	80097a6 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 80097aa:	687b      	ldr	r3, [r7, #4]
 80097ac:	2b00      	cmp	r3, #0
 80097ae:	d06f      	beq.n	8009890 <pvPortMalloc+0x154>
 80097b0:	4b45      	ldr	r3, [pc, #276]	@ (80098c8 <pvPortMalloc+0x18c>)
 80097b2:	681b      	ldr	r3, [r3, #0]
 80097b4:	687a      	ldr	r2, [r7, #4]
 80097b6:	429a      	cmp	r2, r3
 80097b8:	d86a      	bhi.n	8009890 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 80097ba:	4b44      	ldr	r3, [pc, #272]	@ (80098cc <pvPortMalloc+0x190>)
 80097bc:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 80097be:	4b43      	ldr	r3, [pc, #268]	@ (80098cc <pvPortMalloc+0x190>)
 80097c0:	681b      	ldr	r3, [r3, #0]
 80097c2:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80097c4:	e004      	b.n	80097d0 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 80097c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80097c8:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 80097ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80097cc:	681b      	ldr	r3, [r3, #0]
 80097ce:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80097d0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80097d2:	685b      	ldr	r3, [r3, #4]
 80097d4:	687a      	ldr	r2, [r7, #4]
 80097d6:	429a      	cmp	r2, r3
 80097d8:	d903      	bls.n	80097e2 <pvPortMalloc+0xa6>
 80097da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80097dc:	681b      	ldr	r3, [r3, #0]
 80097de:	2b00      	cmp	r3, #0
 80097e0:	d1f1      	bne.n	80097c6 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 80097e2:	4b37      	ldr	r3, [pc, #220]	@ (80098c0 <pvPortMalloc+0x184>)
 80097e4:	681b      	ldr	r3, [r3, #0]
 80097e6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80097e8:	429a      	cmp	r2, r3
 80097ea:	d051      	beq.n	8009890 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 80097ec:	6a3b      	ldr	r3, [r7, #32]
 80097ee:	681b      	ldr	r3, [r3, #0]
 80097f0:	2208      	movs	r2, #8
 80097f2:	4413      	add	r3, r2
 80097f4:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 80097f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80097f8:	681a      	ldr	r2, [r3, #0]
 80097fa:	6a3b      	ldr	r3, [r7, #32]
 80097fc:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 80097fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009800:	685a      	ldr	r2, [r3, #4]
 8009802:	687b      	ldr	r3, [r7, #4]
 8009804:	1ad2      	subs	r2, r2, r3
 8009806:	2308      	movs	r3, #8
 8009808:	005b      	lsls	r3, r3, #1
 800980a:	429a      	cmp	r2, r3
 800980c:	d920      	bls.n	8009850 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800980e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8009810:	687b      	ldr	r3, [r7, #4]
 8009812:	4413      	add	r3, r2
 8009814:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8009816:	69bb      	ldr	r3, [r7, #24]
 8009818:	f003 0307 	and.w	r3, r3, #7
 800981c:	2b00      	cmp	r3, #0
 800981e:	d00b      	beq.n	8009838 <pvPortMalloc+0xfc>
	__asm volatile
 8009820:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009824:	f383 8811 	msr	BASEPRI, r3
 8009828:	f3bf 8f6f 	isb	sy
 800982c:	f3bf 8f4f 	dsb	sy
 8009830:	613b      	str	r3, [r7, #16]
}
 8009832:	bf00      	nop
 8009834:	bf00      	nop
 8009836:	e7fd      	b.n	8009834 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8009838:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800983a:	685a      	ldr	r2, [r3, #4]
 800983c:	687b      	ldr	r3, [r7, #4]
 800983e:	1ad2      	subs	r2, r2, r3
 8009840:	69bb      	ldr	r3, [r7, #24]
 8009842:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8009844:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009846:	687a      	ldr	r2, [r7, #4]
 8009848:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800984a:	69b8      	ldr	r0, [r7, #24]
 800984c:	f000 f90a 	bl	8009a64 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8009850:	4b1d      	ldr	r3, [pc, #116]	@ (80098c8 <pvPortMalloc+0x18c>)
 8009852:	681a      	ldr	r2, [r3, #0]
 8009854:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009856:	685b      	ldr	r3, [r3, #4]
 8009858:	1ad3      	subs	r3, r2, r3
 800985a:	4a1b      	ldr	r2, [pc, #108]	@ (80098c8 <pvPortMalloc+0x18c>)
 800985c:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800985e:	4b1a      	ldr	r3, [pc, #104]	@ (80098c8 <pvPortMalloc+0x18c>)
 8009860:	681a      	ldr	r2, [r3, #0]
 8009862:	4b1b      	ldr	r3, [pc, #108]	@ (80098d0 <pvPortMalloc+0x194>)
 8009864:	681b      	ldr	r3, [r3, #0]
 8009866:	429a      	cmp	r2, r3
 8009868:	d203      	bcs.n	8009872 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800986a:	4b17      	ldr	r3, [pc, #92]	@ (80098c8 <pvPortMalloc+0x18c>)
 800986c:	681b      	ldr	r3, [r3, #0]
 800986e:	4a18      	ldr	r2, [pc, #96]	@ (80098d0 <pvPortMalloc+0x194>)
 8009870:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8009872:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009874:	685a      	ldr	r2, [r3, #4]
 8009876:	4b13      	ldr	r3, [pc, #76]	@ (80098c4 <pvPortMalloc+0x188>)
 8009878:	681b      	ldr	r3, [r3, #0]
 800987a:	431a      	orrs	r2, r3
 800987c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800987e:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8009880:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009882:	2200      	movs	r2, #0
 8009884:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 8009886:	4b13      	ldr	r3, [pc, #76]	@ (80098d4 <pvPortMalloc+0x198>)
 8009888:	681b      	ldr	r3, [r3, #0]
 800988a:	3301      	adds	r3, #1
 800988c:	4a11      	ldr	r2, [pc, #68]	@ (80098d4 <pvPortMalloc+0x198>)
 800988e:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8009890:	f7fe fc58 	bl	8008144 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8009894:	69fb      	ldr	r3, [r7, #28]
 8009896:	f003 0307 	and.w	r3, r3, #7
 800989a:	2b00      	cmp	r3, #0
 800989c:	d00b      	beq.n	80098b6 <pvPortMalloc+0x17a>
	__asm volatile
 800989e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80098a2:	f383 8811 	msr	BASEPRI, r3
 80098a6:	f3bf 8f6f 	isb	sy
 80098aa:	f3bf 8f4f 	dsb	sy
 80098ae:	60fb      	str	r3, [r7, #12]
}
 80098b0:	bf00      	nop
 80098b2:	bf00      	nop
 80098b4:	e7fd      	b.n	80098b2 <pvPortMalloc+0x176>
	return pvReturn;
 80098b6:	69fb      	ldr	r3, [r7, #28]
}
 80098b8:	4618      	mov	r0, r3
 80098ba:	3728      	adds	r7, #40	@ 0x28
 80098bc:	46bd      	mov	sp, r7
 80098be:	bd80      	pop	{r7, pc}
 80098c0:	20001f00 	.word	0x20001f00
 80098c4:	20001f14 	.word	0x20001f14
 80098c8:	20001f04 	.word	0x20001f04
 80098cc:	20001ef8 	.word	0x20001ef8
 80098d0:	20001f08 	.word	0x20001f08
 80098d4:	20001f0c 	.word	0x20001f0c

080098d8 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 80098d8:	b580      	push	{r7, lr}
 80098da:	b086      	sub	sp, #24
 80098dc:	af00      	add	r7, sp, #0
 80098de:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 80098e0:	687b      	ldr	r3, [r7, #4]
 80098e2:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 80098e4:	687b      	ldr	r3, [r7, #4]
 80098e6:	2b00      	cmp	r3, #0
 80098e8:	d04f      	beq.n	800998a <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 80098ea:	2308      	movs	r3, #8
 80098ec:	425b      	negs	r3, r3
 80098ee:	697a      	ldr	r2, [r7, #20]
 80098f0:	4413      	add	r3, r2
 80098f2:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 80098f4:	697b      	ldr	r3, [r7, #20]
 80098f6:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 80098f8:	693b      	ldr	r3, [r7, #16]
 80098fa:	685a      	ldr	r2, [r3, #4]
 80098fc:	4b25      	ldr	r3, [pc, #148]	@ (8009994 <vPortFree+0xbc>)
 80098fe:	681b      	ldr	r3, [r3, #0]
 8009900:	4013      	ands	r3, r2
 8009902:	2b00      	cmp	r3, #0
 8009904:	d10b      	bne.n	800991e <vPortFree+0x46>
	__asm volatile
 8009906:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800990a:	f383 8811 	msr	BASEPRI, r3
 800990e:	f3bf 8f6f 	isb	sy
 8009912:	f3bf 8f4f 	dsb	sy
 8009916:	60fb      	str	r3, [r7, #12]
}
 8009918:	bf00      	nop
 800991a:	bf00      	nop
 800991c:	e7fd      	b.n	800991a <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800991e:	693b      	ldr	r3, [r7, #16]
 8009920:	681b      	ldr	r3, [r3, #0]
 8009922:	2b00      	cmp	r3, #0
 8009924:	d00b      	beq.n	800993e <vPortFree+0x66>
	__asm volatile
 8009926:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800992a:	f383 8811 	msr	BASEPRI, r3
 800992e:	f3bf 8f6f 	isb	sy
 8009932:	f3bf 8f4f 	dsb	sy
 8009936:	60bb      	str	r3, [r7, #8]
}
 8009938:	bf00      	nop
 800993a:	bf00      	nop
 800993c:	e7fd      	b.n	800993a <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800993e:	693b      	ldr	r3, [r7, #16]
 8009940:	685a      	ldr	r2, [r3, #4]
 8009942:	4b14      	ldr	r3, [pc, #80]	@ (8009994 <vPortFree+0xbc>)
 8009944:	681b      	ldr	r3, [r3, #0]
 8009946:	4013      	ands	r3, r2
 8009948:	2b00      	cmp	r3, #0
 800994a:	d01e      	beq.n	800998a <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800994c:	693b      	ldr	r3, [r7, #16]
 800994e:	681b      	ldr	r3, [r3, #0]
 8009950:	2b00      	cmp	r3, #0
 8009952:	d11a      	bne.n	800998a <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8009954:	693b      	ldr	r3, [r7, #16]
 8009956:	685a      	ldr	r2, [r3, #4]
 8009958:	4b0e      	ldr	r3, [pc, #56]	@ (8009994 <vPortFree+0xbc>)
 800995a:	681b      	ldr	r3, [r3, #0]
 800995c:	43db      	mvns	r3, r3
 800995e:	401a      	ands	r2, r3
 8009960:	693b      	ldr	r3, [r7, #16]
 8009962:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8009964:	f7fe fbe0 	bl	8008128 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8009968:	693b      	ldr	r3, [r7, #16]
 800996a:	685a      	ldr	r2, [r3, #4]
 800996c:	4b0a      	ldr	r3, [pc, #40]	@ (8009998 <vPortFree+0xc0>)
 800996e:	681b      	ldr	r3, [r3, #0]
 8009970:	4413      	add	r3, r2
 8009972:	4a09      	ldr	r2, [pc, #36]	@ (8009998 <vPortFree+0xc0>)
 8009974:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8009976:	6938      	ldr	r0, [r7, #16]
 8009978:	f000 f874 	bl	8009a64 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 800997c:	4b07      	ldr	r3, [pc, #28]	@ (800999c <vPortFree+0xc4>)
 800997e:	681b      	ldr	r3, [r3, #0]
 8009980:	3301      	adds	r3, #1
 8009982:	4a06      	ldr	r2, [pc, #24]	@ (800999c <vPortFree+0xc4>)
 8009984:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 8009986:	f7fe fbdd 	bl	8008144 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800998a:	bf00      	nop
 800998c:	3718      	adds	r7, #24
 800998e:	46bd      	mov	sp, r7
 8009990:	bd80      	pop	{r7, pc}
 8009992:	bf00      	nop
 8009994:	20001f14 	.word	0x20001f14
 8009998:	20001f04 	.word	0x20001f04
 800999c:	20001f10 	.word	0x20001f10

080099a0 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 80099a0:	b480      	push	{r7}
 80099a2:	b085      	sub	sp, #20
 80099a4:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 80099a6:	f640 33b8 	movw	r3, #3000	@ 0xbb8
 80099aa:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 80099ac:	4b27      	ldr	r3, [pc, #156]	@ (8009a4c <prvHeapInit+0xac>)
 80099ae:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 80099b0:	68fb      	ldr	r3, [r7, #12]
 80099b2:	f003 0307 	and.w	r3, r3, #7
 80099b6:	2b00      	cmp	r3, #0
 80099b8:	d00c      	beq.n	80099d4 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 80099ba:	68fb      	ldr	r3, [r7, #12]
 80099bc:	3307      	adds	r3, #7
 80099be:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80099c0:	68fb      	ldr	r3, [r7, #12]
 80099c2:	f023 0307 	bic.w	r3, r3, #7
 80099c6:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 80099c8:	68ba      	ldr	r2, [r7, #8]
 80099ca:	68fb      	ldr	r3, [r7, #12]
 80099cc:	1ad3      	subs	r3, r2, r3
 80099ce:	4a1f      	ldr	r2, [pc, #124]	@ (8009a4c <prvHeapInit+0xac>)
 80099d0:	4413      	add	r3, r2
 80099d2:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 80099d4:	68fb      	ldr	r3, [r7, #12]
 80099d6:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 80099d8:	4a1d      	ldr	r2, [pc, #116]	@ (8009a50 <prvHeapInit+0xb0>)
 80099da:	687b      	ldr	r3, [r7, #4]
 80099dc:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 80099de:	4b1c      	ldr	r3, [pc, #112]	@ (8009a50 <prvHeapInit+0xb0>)
 80099e0:	2200      	movs	r2, #0
 80099e2:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 80099e4:	687b      	ldr	r3, [r7, #4]
 80099e6:	68ba      	ldr	r2, [r7, #8]
 80099e8:	4413      	add	r3, r2
 80099ea:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 80099ec:	2208      	movs	r2, #8
 80099ee:	68fb      	ldr	r3, [r7, #12]
 80099f0:	1a9b      	subs	r3, r3, r2
 80099f2:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80099f4:	68fb      	ldr	r3, [r7, #12]
 80099f6:	f023 0307 	bic.w	r3, r3, #7
 80099fa:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 80099fc:	68fb      	ldr	r3, [r7, #12]
 80099fe:	4a15      	ldr	r2, [pc, #84]	@ (8009a54 <prvHeapInit+0xb4>)
 8009a00:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8009a02:	4b14      	ldr	r3, [pc, #80]	@ (8009a54 <prvHeapInit+0xb4>)
 8009a04:	681b      	ldr	r3, [r3, #0]
 8009a06:	2200      	movs	r2, #0
 8009a08:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8009a0a:	4b12      	ldr	r3, [pc, #72]	@ (8009a54 <prvHeapInit+0xb4>)
 8009a0c:	681b      	ldr	r3, [r3, #0]
 8009a0e:	2200      	movs	r2, #0
 8009a10:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8009a12:	687b      	ldr	r3, [r7, #4]
 8009a14:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8009a16:	683b      	ldr	r3, [r7, #0]
 8009a18:	68fa      	ldr	r2, [r7, #12]
 8009a1a:	1ad2      	subs	r2, r2, r3
 8009a1c:	683b      	ldr	r3, [r7, #0]
 8009a1e:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8009a20:	4b0c      	ldr	r3, [pc, #48]	@ (8009a54 <prvHeapInit+0xb4>)
 8009a22:	681a      	ldr	r2, [r3, #0]
 8009a24:	683b      	ldr	r3, [r7, #0]
 8009a26:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8009a28:	683b      	ldr	r3, [r7, #0]
 8009a2a:	685b      	ldr	r3, [r3, #4]
 8009a2c:	4a0a      	ldr	r2, [pc, #40]	@ (8009a58 <prvHeapInit+0xb8>)
 8009a2e:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8009a30:	683b      	ldr	r3, [r7, #0]
 8009a32:	685b      	ldr	r3, [r3, #4]
 8009a34:	4a09      	ldr	r2, [pc, #36]	@ (8009a5c <prvHeapInit+0xbc>)
 8009a36:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8009a38:	4b09      	ldr	r3, [pc, #36]	@ (8009a60 <prvHeapInit+0xc0>)
 8009a3a:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 8009a3e:	601a      	str	r2, [r3, #0]
}
 8009a40:	bf00      	nop
 8009a42:	3714      	adds	r7, #20
 8009a44:	46bd      	mov	sp, r7
 8009a46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a4a:	4770      	bx	lr
 8009a4c:	20001340 	.word	0x20001340
 8009a50:	20001ef8 	.word	0x20001ef8
 8009a54:	20001f00 	.word	0x20001f00
 8009a58:	20001f08 	.word	0x20001f08
 8009a5c:	20001f04 	.word	0x20001f04
 8009a60:	20001f14 	.word	0x20001f14

08009a64 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8009a64:	b480      	push	{r7}
 8009a66:	b085      	sub	sp, #20
 8009a68:	af00      	add	r7, sp, #0
 8009a6a:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8009a6c:	4b28      	ldr	r3, [pc, #160]	@ (8009b10 <prvInsertBlockIntoFreeList+0xac>)
 8009a6e:	60fb      	str	r3, [r7, #12]
 8009a70:	e002      	b.n	8009a78 <prvInsertBlockIntoFreeList+0x14>
 8009a72:	68fb      	ldr	r3, [r7, #12]
 8009a74:	681b      	ldr	r3, [r3, #0]
 8009a76:	60fb      	str	r3, [r7, #12]
 8009a78:	68fb      	ldr	r3, [r7, #12]
 8009a7a:	681b      	ldr	r3, [r3, #0]
 8009a7c:	687a      	ldr	r2, [r7, #4]
 8009a7e:	429a      	cmp	r2, r3
 8009a80:	d8f7      	bhi.n	8009a72 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8009a82:	68fb      	ldr	r3, [r7, #12]
 8009a84:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8009a86:	68fb      	ldr	r3, [r7, #12]
 8009a88:	685b      	ldr	r3, [r3, #4]
 8009a8a:	68ba      	ldr	r2, [r7, #8]
 8009a8c:	4413      	add	r3, r2
 8009a8e:	687a      	ldr	r2, [r7, #4]
 8009a90:	429a      	cmp	r2, r3
 8009a92:	d108      	bne.n	8009aa6 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8009a94:	68fb      	ldr	r3, [r7, #12]
 8009a96:	685a      	ldr	r2, [r3, #4]
 8009a98:	687b      	ldr	r3, [r7, #4]
 8009a9a:	685b      	ldr	r3, [r3, #4]
 8009a9c:	441a      	add	r2, r3
 8009a9e:	68fb      	ldr	r3, [r7, #12]
 8009aa0:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8009aa2:	68fb      	ldr	r3, [r7, #12]
 8009aa4:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8009aa6:	687b      	ldr	r3, [r7, #4]
 8009aa8:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8009aaa:	687b      	ldr	r3, [r7, #4]
 8009aac:	685b      	ldr	r3, [r3, #4]
 8009aae:	68ba      	ldr	r2, [r7, #8]
 8009ab0:	441a      	add	r2, r3
 8009ab2:	68fb      	ldr	r3, [r7, #12]
 8009ab4:	681b      	ldr	r3, [r3, #0]
 8009ab6:	429a      	cmp	r2, r3
 8009ab8:	d118      	bne.n	8009aec <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8009aba:	68fb      	ldr	r3, [r7, #12]
 8009abc:	681a      	ldr	r2, [r3, #0]
 8009abe:	4b15      	ldr	r3, [pc, #84]	@ (8009b14 <prvInsertBlockIntoFreeList+0xb0>)
 8009ac0:	681b      	ldr	r3, [r3, #0]
 8009ac2:	429a      	cmp	r2, r3
 8009ac4:	d00d      	beq.n	8009ae2 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8009ac6:	687b      	ldr	r3, [r7, #4]
 8009ac8:	685a      	ldr	r2, [r3, #4]
 8009aca:	68fb      	ldr	r3, [r7, #12]
 8009acc:	681b      	ldr	r3, [r3, #0]
 8009ace:	685b      	ldr	r3, [r3, #4]
 8009ad0:	441a      	add	r2, r3
 8009ad2:	687b      	ldr	r3, [r7, #4]
 8009ad4:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8009ad6:	68fb      	ldr	r3, [r7, #12]
 8009ad8:	681b      	ldr	r3, [r3, #0]
 8009ada:	681a      	ldr	r2, [r3, #0]
 8009adc:	687b      	ldr	r3, [r7, #4]
 8009ade:	601a      	str	r2, [r3, #0]
 8009ae0:	e008      	b.n	8009af4 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8009ae2:	4b0c      	ldr	r3, [pc, #48]	@ (8009b14 <prvInsertBlockIntoFreeList+0xb0>)
 8009ae4:	681a      	ldr	r2, [r3, #0]
 8009ae6:	687b      	ldr	r3, [r7, #4]
 8009ae8:	601a      	str	r2, [r3, #0]
 8009aea:	e003      	b.n	8009af4 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8009aec:	68fb      	ldr	r3, [r7, #12]
 8009aee:	681a      	ldr	r2, [r3, #0]
 8009af0:	687b      	ldr	r3, [r7, #4]
 8009af2:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8009af4:	68fa      	ldr	r2, [r7, #12]
 8009af6:	687b      	ldr	r3, [r7, #4]
 8009af8:	429a      	cmp	r2, r3
 8009afa:	d002      	beq.n	8009b02 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8009afc:	68fb      	ldr	r3, [r7, #12]
 8009afe:	687a      	ldr	r2, [r7, #4]
 8009b00:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8009b02:	bf00      	nop
 8009b04:	3714      	adds	r7, #20
 8009b06:	46bd      	mov	sp, r7
 8009b08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b0c:	4770      	bx	lr
 8009b0e:	bf00      	nop
 8009b10:	20001ef8 	.word	0x20001ef8
 8009b14:	20001f00 	.word	0x20001f00

08009b18 <memset>:
 8009b18:	4402      	add	r2, r0
 8009b1a:	4603      	mov	r3, r0
 8009b1c:	4293      	cmp	r3, r2
 8009b1e:	d100      	bne.n	8009b22 <memset+0xa>
 8009b20:	4770      	bx	lr
 8009b22:	f803 1b01 	strb.w	r1, [r3], #1
 8009b26:	e7f9      	b.n	8009b1c <memset+0x4>

08009b28 <_reclaim_reent>:
 8009b28:	4b2d      	ldr	r3, [pc, #180]	@ (8009be0 <_reclaim_reent+0xb8>)
 8009b2a:	681b      	ldr	r3, [r3, #0]
 8009b2c:	4283      	cmp	r3, r0
 8009b2e:	b570      	push	{r4, r5, r6, lr}
 8009b30:	4604      	mov	r4, r0
 8009b32:	d053      	beq.n	8009bdc <_reclaim_reent+0xb4>
 8009b34:	69c3      	ldr	r3, [r0, #28]
 8009b36:	b31b      	cbz	r3, 8009b80 <_reclaim_reent+0x58>
 8009b38:	68db      	ldr	r3, [r3, #12]
 8009b3a:	b163      	cbz	r3, 8009b56 <_reclaim_reent+0x2e>
 8009b3c:	2500      	movs	r5, #0
 8009b3e:	69e3      	ldr	r3, [r4, #28]
 8009b40:	68db      	ldr	r3, [r3, #12]
 8009b42:	5959      	ldr	r1, [r3, r5]
 8009b44:	b9b1      	cbnz	r1, 8009b74 <_reclaim_reent+0x4c>
 8009b46:	3504      	adds	r5, #4
 8009b48:	2d80      	cmp	r5, #128	@ 0x80
 8009b4a:	d1f8      	bne.n	8009b3e <_reclaim_reent+0x16>
 8009b4c:	69e3      	ldr	r3, [r4, #28]
 8009b4e:	4620      	mov	r0, r4
 8009b50:	68d9      	ldr	r1, [r3, #12]
 8009b52:	f000 f87b 	bl	8009c4c <_free_r>
 8009b56:	69e3      	ldr	r3, [r4, #28]
 8009b58:	6819      	ldr	r1, [r3, #0]
 8009b5a:	b111      	cbz	r1, 8009b62 <_reclaim_reent+0x3a>
 8009b5c:	4620      	mov	r0, r4
 8009b5e:	f000 f875 	bl	8009c4c <_free_r>
 8009b62:	69e3      	ldr	r3, [r4, #28]
 8009b64:	689d      	ldr	r5, [r3, #8]
 8009b66:	b15d      	cbz	r5, 8009b80 <_reclaim_reent+0x58>
 8009b68:	4629      	mov	r1, r5
 8009b6a:	4620      	mov	r0, r4
 8009b6c:	682d      	ldr	r5, [r5, #0]
 8009b6e:	f000 f86d 	bl	8009c4c <_free_r>
 8009b72:	e7f8      	b.n	8009b66 <_reclaim_reent+0x3e>
 8009b74:	680e      	ldr	r6, [r1, #0]
 8009b76:	4620      	mov	r0, r4
 8009b78:	f000 f868 	bl	8009c4c <_free_r>
 8009b7c:	4631      	mov	r1, r6
 8009b7e:	e7e1      	b.n	8009b44 <_reclaim_reent+0x1c>
 8009b80:	6961      	ldr	r1, [r4, #20]
 8009b82:	b111      	cbz	r1, 8009b8a <_reclaim_reent+0x62>
 8009b84:	4620      	mov	r0, r4
 8009b86:	f000 f861 	bl	8009c4c <_free_r>
 8009b8a:	69e1      	ldr	r1, [r4, #28]
 8009b8c:	b111      	cbz	r1, 8009b94 <_reclaim_reent+0x6c>
 8009b8e:	4620      	mov	r0, r4
 8009b90:	f000 f85c 	bl	8009c4c <_free_r>
 8009b94:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 8009b96:	b111      	cbz	r1, 8009b9e <_reclaim_reent+0x76>
 8009b98:	4620      	mov	r0, r4
 8009b9a:	f000 f857 	bl	8009c4c <_free_r>
 8009b9e:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8009ba0:	b111      	cbz	r1, 8009ba8 <_reclaim_reent+0x80>
 8009ba2:	4620      	mov	r0, r4
 8009ba4:	f000 f852 	bl	8009c4c <_free_r>
 8009ba8:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 8009baa:	b111      	cbz	r1, 8009bb2 <_reclaim_reent+0x8a>
 8009bac:	4620      	mov	r0, r4
 8009bae:	f000 f84d 	bl	8009c4c <_free_r>
 8009bb2:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 8009bb4:	b111      	cbz	r1, 8009bbc <_reclaim_reent+0x94>
 8009bb6:	4620      	mov	r0, r4
 8009bb8:	f000 f848 	bl	8009c4c <_free_r>
 8009bbc:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 8009bbe:	b111      	cbz	r1, 8009bc6 <_reclaim_reent+0x9e>
 8009bc0:	4620      	mov	r0, r4
 8009bc2:	f000 f843 	bl	8009c4c <_free_r>
 8009bc6:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 8009bc8:	b111      	cbz	r1, 8009bd0 <_reclaim_reent+0xa8>
 8009bca:	4620      	mov	r0, r4
 8009bcc:	f000 f83e 	bl	8009c4c <_free_r>
 8009bd0:	6a23      	ldr	r3, [r4, #32]
 8009bd2:	b11b      	cbz	r3, 8009bdc <_reclaim_reent+0xb4>
 8009bd4:	4620      	mov	r0, r4
 8009bd6:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8009bda:	4718      	bx	r3
 8009bdc:	bd70      	pop	{r4, r5, r6, pc}
 8009bde:	bf00      	nop
 8009be0:	20000024 	.word	0x20000024

08009be4 <__libc_init_array>:
 8009be4:	b570      	push	{r4, r5, r6, lr}
 8009be6:	4d0d      	ldr	r5, [pc, #52]	@ (8009c1c <__libc_init_array+0x38>)
 8009be8:	4c0d      	ldr	r4, [pc, #52]	@ (8009c20 <__libc_init_array+0x3c>)
 8009bea:	1b64      	subs	r4, r4, r5
 8009bec:	10a4      	asrs	r4, r4, #2
 8009bee:	2600      	movs	r6, #0
 8009bf0:	42a6      	cmp	r6, r4
 8009bf2:	d109      	bne.n	8009c08 <__libc_init_array+0x24>
 8009bf4:	4d0b      	ldr	r5, [pc, #44]	@ (8009c24 <__libc_init_array+0x40>)
 8009bf6:	4c0c      	ldr	r4, [pc, #48]	@ (8009c28 <__libc_init_array+0x44>)
 8009bf8:	f000 f87e 	bl	8009cf8 <_init>
 8009bfc:	1b64      	subs	r4, r4, r5
 8009bfe:	10a4      	asrs	r4, r4, #2
 8009c00:	2600      	movs	r6, #0
 8009c02:	42a6      	cmp	r6, r4
 8009c04:	d105      	bne.n	8009c12 <__libc_init_array+0x2e>
 8009c06:	bd70      	pop	{r4, r5, r6, pc}
 8009c08:	f855 3b04 	ldr.w	r3, [r5], #4
 8009c0c:	4798      	blx	r3
 8009c0e:	3601      	adds	r6, #1
 8009c10:	e7ee      	b.n	8009bf0 <__libc_init_array+0xc>
 8009c12:	f855 3b04 	ldr.w	r3, [r5], #4
 8009c16:	4798      	blx	r3
 8009c18:	3601      	adds	r6, #1
 8009c1a:	e7f2      	b.n	8009c02 <__libc_init_array+0x1e>
 8009c1c:	08009e44 	.word	0x08009e44
 8009c20:	08009e44 	.word	0x08009e44
 8009c24:	08009e44 	.word	0x08009e44
 8009c28:	08009e48 	.word	0x08009e48

08009c2c <__retarget_lock_acquire_recursive>:
 8009c2c:	4770      	bx	lr

08009c2e <__retarget_lock_release_recursive>:
 8009c2e:	4770      	bx	lr

08009c30 <memcpy>:
 8009c30:	440a      	add	r2, r1
 8009c32:	4291      	cmp	r1, r2
 8009c34:	f100 33ff 	add.w	r3, r0, #4294967295
 8009c38:	d100      	bne.n	8009c3c <memcpy+0xc>
 8009c3a:	4770      	bx	lr
 8009c3c:	b510      	push	{r4, lr}
 8009c3e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8009c42:	f803 4f01 	strb.w	r4, [r3, #1]!
 8009c46:	4291      	cmp	r1, r2
 8009c48:	d1f9      	bne.n	8009c3e <memcpy+0xe>
 8009c4a:	bd10      	pop	{r4, pc}

08009c4c <_free_r>:
 8009c4c:	b538      	push	{r3, r4, r5, lr}
 8009c4e:	4605      	mov	r5, r0
 8009c50:	2900      	cmp	r1, #0
 8009c52:	d041      	beq.n	8009cd8 <_free_r+0x8c>
 8009c54:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009c58:	1f0c      	subs	r4, r1, #4
 8009c5a:	2b00      	cmp	r3, #0
 8009c5c:	bfb8      	it	lt
 8009c5e:	18e4      	addlt	r4, r4, r3
 8009c60:	f000 f83e 	bl	8009ce0 <__malloc_lock>
 8009c64:	4a1d      	ldr	r2, [pc, #116]	@ (8009cdc <_free_r+0x90>)
 8009c66:	6813      	ldr	r3, [r2, #0]
 8009c68:	b933      	cbnz	r3, 8009c78 <_free_r+0x2c>
 8009c6a:	6063      	str	r3, [r4, #4]
 8009c6c:	6014      	str	r4, [r2, #0]
 8009c6e:	4628      	mov	r0, r5
 8009c70:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8009c74:	f000 b83a 	b.w	8009cec <__malloc_unlock>
 8009c78:	42a3      	cmp	r3, r4
 8009c7a:	d908      	bls.n	8009c8e <_free_r+0x42>
 8009c7c:	6820      	ldr	r0, [r4, #0]
 8009c7e:	1821      	adds	r1, r4, r0
 8009c80:	428b      	cmp	r3, r1
 8009c82:	bf01      	itttt	eq
 8009c84:	6819      	ldreq	r1, [r3, #0]
 8009c86:	685b      	ldreq	r3, [r3, #4]
 8009c88:	1809      	addeq	r1, r1, r0
 8009c8a:	6021      	streq	r1, [r4, #0]
 8009c8c:	e7ed      	b.n	8009c6a <_free_r+0x1e>
 8009c8e:	461a      	mov	r2, r3
 8009c90:	685b      	ldr	r3, [r3, #4]
 8009c92:	b10b      	cbz	r3, 8009c98 <_free_r+0x4c>
 8009c94:	42a3      	cmp	r3, r4
 8009c96:	d9fa      	bls.n	8009c8e <_free_r+0x42>
 8009c98:	6811      	ldr	r1, [r2, #0]
 8009c9a:	1850      	adds	r0, r2, r1
 8009c9c:	42a0      	cmp	r0, r4
 8009c9e:	d10b      	bne.n	8009cb8 <_free_r+0x6c>
 8009ca0:	6820      	ldr	r0, [r4, #0]
 8009ca2:	4401      	add	r1, r0
 8009ca4:	1850      	adds	r0, r2, r1
 8009ca6:	4283      	cmp	r3, r0
 8009ca8:	6011      	str	r1, [r2, #0]
 8009caa:	d1e0      	bne.n	8009c6e <_free_r+0x22>
 8009cac:	6818      	ldr	r0, [r3, #0]
 8009cae:	685b      	ldr	r3, [r3, #4]
 8009cb0:	6053      	str	r3, [r2, #4]
 8009cb2:	4408      	add	r0, r1
 8009cb4:	6010      	str	r0, [r2, #0]
 8009cb6:	e7da      	b.n	8009c6e <_free_r+0x22>
 8009cb8:	d902      	bls.n	8009cc0 <_free_r+0x74>
 8009cba:	230c      	movs	r3, #12
 8009cbc:	602b      	str	r3, [r5, #0]
 8009cbe:	e7d6      	b.n	8009c6e <_free_r+0x22>
 8009cc0:	6820      	ldr	r0, [r4, #0]
 8009cc2:	1821      	adds	r1, r4, r0
 8009cc4:	428b      	cmp	r3, r1
 8009cc6:	bf04      	itt	eq
 8009cc8:	6819      	ldreq	r1, [r3, #0]
 8009cca:	685b      	ldreq	r3, [r3, #4]
 8009ccc:	6063      	str	r3, [r4, #4]
 8009cce:	bf04      	itt	eq
 8009cd0:	1809      	addeq	r1, r1, r0
 8009cd2:	6021      	streq	r1, [r4, #0]
 8009cd4:	6054      	str	r4, [r2, #4]
 8009cd6:	e7ca      	b.n	8009c6e <_free_r+0x22>
 8009cd8:	bd38      	pop	{r3, r4, r5, pc}
 8009cda:	bf00      	nop
 8009cdc:	20002054 	.word	0x20002054

08009ce0 <__malloc_lock>:
 8009ce0:	4801      	ldr	r0, [pc, #4]	@ (8009ce8 <__malloc_lock+0x8>)
 8009ce2:	f7ff bfa3 	b.w	8009c2c <__retarget_lock_acquire_recursive>
 8009ce6:	bf00      	nop
 8009ce8:	20002050 	.word	0x20002050

08009cec <__malloc_unlock>:
 8009cec:	4801      	ldr	r0, [pc, #4]	@ (8009cf4 <__malloc_unlock+0x8>)
 8009cee:	f7ff bf9e 	b.w	8009c2e <__retarget_lock_release_recursive>
 8009cf2:	bf00      	nop
 8009cf4:	20002050 	.word	0x20002050

08009cf8 <_init>:
 8009cf8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009cfa:	bf00      	nop
 8009cfc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009cfe:	bc08      	pop	{r3}
 8009d00:	469e      	mov	lr, r3
 8009d02:	4770      	bx	lr

08009d04 <_fini>:
 8009d04:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009d06:	bf00      	nop
 8009d08:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009d0a:	bc08      	pop	{r3}
 8009d0c:	469e      	mov	lr, r3
 8009d0e:	4770      	bx	lr
