# Synchronous-FIFO
The provided SystemVerilog testbench validates a synchronous FIFO module design with 8-bit data and a 32-word memory. It simulates clocked operations including reset, write, and read actions.
