# Hi there, I'm Euan Wang ğŸ‘‹

**FPGA Engineer | MSE @ Institute of Electronic Design Automation, Peking University**

Currently focusing on:
- RISC-V SoC design & Tape-out flow
- FPGA prototyping (Xilinx Zynq/Versal)
- High-performance digital circuit design

### ğŸ”§ Tech Stack
![Verilog](https://img.shields.io/badge/-Verilog-1990?style=flat&logo=verilog&logoColor=white)
![SystemVerilog](https://img.shields.io/badge/-SystemVerilog-1995?style=flat&logo=verilog&logoColor=white)
![SpinalHDL](https://img.shields.io/badge/SpinalHDL-1.10.x-0066CC?style=flat&logo=scala&logoColor=white)
![Vitis](https://img.shields.io/badge/Vitis-2024.1-EE1C25?style=flat&logo=xilinx)
![Vivado](https://img.shields.io/badge/-Vivado-2396?style=flat&logo=xilinx&logoColor=white)
![Python](https://img.shields.io/badge/-Python-3776AB?style=flat&logo=python&logoColor=white)
![C/C++](https://img.shields.io/badge/-C/C++-00599C?style=flat&logo=c%2B%2B&logoColor=white)
![PyTorch](https://img.shields.io/badge/PyTorch-2.3-EE4C2C?style=flat&logo=pytorch)

### ğŸ”¥ Key Projects
| é¡¹ç›® | æè¿° | æŠ€æœ¯ | Stars |
|------|------|------|-------|
| [SoC_Demo](link) | ä»0åˆ°1å®ŒæˆRISC-V CPUè®¾è®¡ + FPGAä¸Šæ¿éªŒè¯ | Verilog, Vivado, Zynq | â­ 1 |
| ... | ... | ... | ... |

### ğŸ“Š GitHub Stats
![](https://github-readme-stats.vercel.app/api?username=wyp7788&show_icons=true&theme=tokyonight&hide_border=true)
![](https://github-readme-stats.vercel.app/api/top-langs/?username=wyp7788&layout=compact&theme=tokyonight&hide_border=true)

### ğŸ“« Contact
- Email: ypwang0905@gmail.com
- Blog :https://wyp7788.github.io
- X: 

