

================================================================
== Vitis HLS Report for 'compute_norm'
================================================================
* Date:           Wed Jul 31 17:03:26 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        Deit_cpp
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     3196|     3198|  31.960 us|  31.980 us|  3196|  3198|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        +------------------------------------------+---------------------------------------+---------+---------+----------+----------+-----+-----+----------+
        |                                          |                                       |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
        |                 Instance                 |                 Module                |   min   |   max   |    min   |    max   | min | max |   Type   |
        +------------------------------------------+---------------------------------------+---------+---------+----------+----------+-----+-----+----------+
        |dataflow_in_loop_ln131_for_each_patch_U0  |dataflow_in_loop_ln131_for_each_patch  |      122|      124|  1.220 us|  1.240 us|   24|   24|  dataflow|
        +------------------------------------------+---------------------------------------+---------+---------+----------+----------+-----+-----+----------+

        * Loop: 
        +-------------------------+---------+---------+-----------+-----------+-----------+------+----------+
        |                         |  Latency (cycles) | Iteration |  Initiation Interval  | Trip |          |
        |        Loop Name        |   min   |   max   |  Latency  |  achieved |   target  | Count| Pipelined|
        +-------------------------+---------+---------+-----------+-----------+-----------+------+----------+
        |- _ln131_for_each_patch  |     3195|     3197|  124 ~ 126|          -|          -|   129|        no|
        +-------------------------+---------+---------+-----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|     120|      30|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        8|    91|   10625|   13180|    0|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      18|    -|
|Register         |        -|     -|      16|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        8|    91|   10761|   13228|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        2|     7|       4|      11|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------------+---------------------------------------+---------+----+-------+-------+-----+
    |                 Instance                 |                 Module                | BRAM_18K| DSP|   FF  |  LUT  | URAM|
    +------------------------------------------+---------------------------------------+---------+----+-------+-------+-----+
    |dataflow_in_loop_ln131_for_each_patch_U0  |dataflow_in_loop_ln131_for_each_patch  |        8|  91|  10625|  13180|    0|
    +------------------------------------------+---------------------------------------+---------+----+-------+-------+-----+
    |Total                                     |                                       |        8|  91|  10625|  13180|    0|
    +------------------------------------------+---------------------------------------+---------+----+-------+-------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------+----------+----+----+----+------------+------------+
    |        Variable Name       | Operation| DSP| FF | LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------+----------+----+----+----+------------+------------+
    |loop_dataflow_input_count   |         +|   0|  40|  10|           8|           1|
    |loop_dataflow_output_count  |         +|   0|  40|  10|           8|           1|
    |bound_minus_1               |         -|   0|  40|  10|           8|           1|
    +----------------------------+----------+----+----+----+------------+------------+
    |Total                       |          |   0| 120|  30|          24|           3|
    +----------------------------+----------+----+----+----+------------+------------+

    * Multiplexer: 
    +----------------------------+----+-----------+-----+-----------+
    |            Name            | LUT| Input Size| Bits| Total Bits|
    +----------------------------+----+-----------+-----+-----------+
    |loop_dataflow_input_count   |   9|          2|    8|         16|
    |loop_dataflow_output_count  |   9|          2|    8|         16|
    +----------------------------+----+-----------+-----+-----------+
    |Total                       |  18|          4|   16|         32|
    +----------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------+---+----+-----+-----------+
    |            Name            | FF| LUT| Bits| Const Bits|
    +----------------------------+---+----+-----+-----------+
    |loop_dataflow_input_count   |  8|   0|    8|          0|
    |loop_dataflow_output_count  |  8|   0|    8|          0|
    +----------------------------+---+----+-----+-----------+
    |Total                       | 16|   0|   16|          0|
    +----------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------------+-----+-----+------------+--------------+--------------+
|m_axi_inout2_AWVALID   |  out|    1|       m_axi|        inout2|       pointer|
|m_axi_inout2_AWREADY   |   in|    1|       m_axi|        inout2|       pointer|
|m_axi_inout2_AWADDR    |  out|   64|       m_axi|        inout2|       pointer|
|m_axi_inout2_AWID      |  out|    1|       m_axi|        inout2|       pointer|
|m_axi_inout2_AWLEN     |  out|   32|       m_axi|        inout2|       pointer|
|m_axi_inout2_AWSIZE    |  out|    3|       m_axi|        inout2|       pointer|
|m_axi_inout2_AWBURST   |  out|    2|       m_axi|        inout2|       pointer|
|m_axi_inout2_AWLOCK    |  out|    2|       m_axi|        inout2|       pointer|
|m_axi_inout2_AWCACHE   |  out|    4|       m_axi|        inout2|       pointer|
|m_axi_inout2_AWPROT    |  out|    3|       m_axi|        inout2|       pointer|
|m_axi_inout2_AWQOS     |  out|    4|       m_axi|        inout2|       pointer|
|m_axi_inout2_AWREGION  |  out|    4|       m_axi|        inout2|       pointer|
|m_axi_inout2_AWUSER    |  out|    1|       m_axi|        inout2|       pointer|
|m_axi_inout2_WVALID    |  out|    1|       m_axi|        inout2|       pointer|
|m_axi_inout2_WREADY    |   in|    1|       m_axi|        inout2|       pointer|
|m_axi_inout2_WDATA     |  out|  256|       m_axi|        inout2|       pointer|
|m_axi_inout2_WSTRB     |  out|   32|       m_axi|        inout2|       pointer|
|m_axi_inout2_WLAST     |  out|    1|       m_axi|        inout2|       pointer|
|m_axi_inout2_WID       |  out|    1|       m_axi|        inout2|       pointer|
|m_axi_inout2_WUSER     |  out|    1|       m_axi|        inout2|       pointer|
|m_axi_inout2_ARVALID   |  out|    1|       m_axi|        inout2|       pointer|
|m_axi_inout2_ARREADY   |   in|    1|       m_axi|        inout2|       pointer|
|m_axi_inout2_ARADDR    |  out|   64|       m_axi|        inout2|       pointer|
|m_axi_inout2_ARID      |  out|    1|       m_axi|        inout2|       pointer|
|m_axi_inout2_ARLEN     |  out|   32|       m_axi|        inout2|       pointer|
|m_axi_inout2_ARSIZE    |  out|    3|       m_axi|        inout2|       pointer|
|m_axi_inout2_ARBURST   |  out|    2|       m_axi|        inout2|       pointer|
|m_axi_inout2_ARLOCK    |  out|    2|       m_axi|        inout2|       pointer|
|m_axi_inout2_ARCACHE   |  out|    4|       m_axi|        inout2|       pointer|
|m_axi_inout2_ARPROT    |  out|    3|       m_axi|        inout2|       pointer|
|m_axi_inout2_ARQOS     |  out|    4|       m_axi|        inout2|       pointer|
|m_axi_inout2_ARREGION  |  out|    4|       m_axi|        inout2|       pointer|
|m_axi_inout2_ARUSER    |  out|    1|       m_axi|        inout2|       pointer|
|m_axi_inout2_RVALID    |   in|    1|       m_axi|        inout2|       pointer|
|m_axi_inout2_RREADY    |  out|    1|       m_axi|        inout2|       pointer|
|m_axi_inout2_RDATA     |   in|  256|       m_axi|        inout2|       pointer|
|m_axi_inout2_RLAST     |   in|    1|       m_axi|        inout2|       pointer|
|m_axi_inout2_RID       |   in|    1|       m_axi|        inout2|       pointer|
|m_axi_inout2_RFIFONUM  |   in|    9|       m_axi|        inout2|       pointer|
|m_axi_inout2_RUSER     |   in|    1|       m_axi|        inout2|       pointer|
|m_axi_inout2_RRESP     |   in|    2|       m_axi|        inout2|       pointer|
|m_axi_inout2_BVALID    |   in|    1|       m_axi|        inout2|       pointer|
|m_axi_inout2_BREADY    |  out|    1|       m_axi|        inout2|       pointer|
|m_axi_inout2_BRESP     |   in|    2|       m_axi|        inout2|       pointer|
|m_axi_inout2_BID       |   in|    1|       m_axi|        inout2|       pointer|
|m_axi_inout2_BUSER     |   in|    1|       m_axi|        inout2|       pointer|
|x                      |   in|   64|     ap_none|             x|        scalar|
|x_ap_vld               |   in|    1|     ap_none|             x|        scalar|
|m_axi_inout1_AWVALID   |  out|    1|       m_axi|        inout1|       pointer|
|m_axi_inout1_AWREADY   |   in|    1|       m_axi|        inout1|       pointer|
|m_axi_inout1_AWADDR    |  out|   64|       m_axi|        inout1|       pointer|
|m_axi_inout1_AWID      |  out|    1|       m_axi|        inout1|       pointer|
|m_axi_inout1_AWLEN     |  out|   32|       m_axi|        inout1|       pointer|
|m_axi_inout1_AWSIZE    |  out|    3|       m_axi|        inout1|       pointer|
|m_axi_inout1_AWBURST   |  out|    2|       m_axi|        inout1|       pointer|
|m_axi_inout1_AWLOCK    |  out|    2|       m_axi|        inout1|       pointer|
|m_axi_inout1_AWCACHE   |  out|    4|       m_axi|        inout1|       pointer|
|m_axi_inout1_AWPROT    |  out|    3|       m_axi|        inout1|       pointer|
|m_axi_inout1_AWQOS     |  out|    4|       m_axi|        inout1|       pointer|
|m_axi_inout1_AWREGION  |  out|    4|       m_axi|        inout1|       pointer|
|m_axi_inout1_AWUSER    |  out|    1|       m_axi|        inout1|       pointer|
|m_axi_inout1_WVALID    |  out|    1|       m_axi|        inout1|       pointer|
|m_axi_inout1_WREADY    |   in|    1|       m_axi|        inout1|       pointer|
|m_axi_inout1_WDATA     |  out|  256|       m_axi|        inout1|       pointer|
|m_axi_inout1_WSTRB     |  out|   32|       m_axi|        inout1|       pointer|
|m_axi_inout1_WLAST     |  out|    1|       m_axi|        inout1|       pointer|
|m_axi_inout1_WID       |  out|    1|       m_axi|        inout1|       pointer|
|m_axi_inout1_WUSER     |  out|    1|       m_axi|        inout1|       pointer|
|m_axi_inout1_ARVALID   |  out|    1|       m_axi|        inout1|       pointer|
|m_axi_inout1_ARREADY   |   in|    1|       m_axi|        inout1|       pointer|
|m_axi_inout1_ARADDR    |  out|   64|       m_axi|        inout1|       pointer|
|m_axi_inout1_ARID      |  out|    1|       m_axi|        inout1|       pointer|
|m_axi_inout1_ARLEN     |  out|   32|       m_axi|        inout1|       pointer|
|m_axi_inout1_ARSIZE    |  out|    3|       m_axi|        inout1|       pointer|
|m_axi_inout1_ARBURST   |  out|    2|       m_axi|        inout1|       pointer|
|m_axi_inout1_ARLOCK    |  out|    2|       m_axi|        inout1|       pointer|
|m_axi_inout1_ARCACHE   |  out|    4|       m_axi|        inout1|       pointer|
|m_axi_inout1_ARPROT    |  out|    3|       m_axi|        inout1|       pointer|
|m_axi_inout1_ARQOS     |  out|    4|       m_axi|        inout1|       pointer|
|m_axi_inout1_ARREGION  |  out|    4|       m_axi|        inout1|       pointer|
|m_axi_inout1_ARUSER    |  out|    1|       m_axi|        inout1|       pointer|
|m_axi_inout1_RVALID    |   in|    1|       m_axi|        inout1|       pointer|
|m_axi_inout1_RREADY    |  out|    1|       m_axi|        inout1|       pointer|
|m_axi_inout1_RDATA     |   in|  256|       m_axi|        inout1|       pointer|
|m_axi_inout1_RLAST     |   in|    1|       m_axi|        inout1|       pointer|
|m_axi_inout1_RID       |   in|    1|       m_axi|        inout1|       pointer|
|m_axi_inout1_RFIFONUM  |   in|    9|       m_axi|        inout1|       pointer|
|m_axi_inout1_RUSER     |   in|    1|       m_axi|        inout1|       pointer|
|m_axi_inout1_RRESP     |   in|    2|       m_axi|        inout1|       pointer|
|m_axi_inout1_BVALID    |   in|    1|       m_axi|        inout1|       pointer|
|m_axi_inout1_BREADY    |  out|    1|       m_axi|        inout1|       pointer|
|m_axi_inout1_BRESP     |   in|    2|       m_axi|        inout1|       pointer|
|m_axi_inout1_BID       |   in|    1|       m_axi|        inout1|       pointer|
|m_axi_inout1_BUSER     |   in|    1|       m_axi|        inout1|       pointer|
|out_r                  |   in|   64|     ap_none|         out_r|        scalar|
|out_r_ap_vld           |   in|    1|     ap_none|         out_r|        scalar|
|weights_address0       |  out|    5|   ap_memory|       weights|         array|
|weights_ce0            |  out|    1|   ap_memory|       weights|         array|
|weights_d0             |  out|  128|   ap_memory|       weights|         array|
|weights_q0             |   in|  128|   ap_memory|       weights|         array|
|weights_we0            |  out|    1|   ap_memory|       weights|         array|
|weights_address1       |  out|    5|   ap_memory|       weights|         array|
|weights_ce1            |  out|    1|   ap_memory|       weights|         array|
|weights_d1             |  out|  128|   ap_memory|       weights|         array|
|weights_q1             |   in|  128|   ap_memory|       weights|         array|
|weights_we1            |  out|    1|   ap_memory|       weights|         array|
|bias_address0          |  out|    5|   ap_memory|          bias|         array|
|bias_ce0               |  out|    1|   ap_memory|          bias|         array|
|bias_d0                |  out|  128|   ap_memory|          bias|         array|
|bias_q0                |   in|  128|   ap_memory|          bias|         array|
|bias_we0               |  out|    1|   ap_memory|          bias|         array|
|bias_address1          |  out|    5|   ap_memory|          bias|         array|
|bias_ce1               |  out|    1|   ap_memory|          bias|         array|
|bias_d1                |  out|  128|   ap_memory|          bias|         array|
|bias_q1                |   in|  128|   ap_memory|          bias|         array|
|bias_we1               |  out|    1|   ap_memory|          bias|         array|
|norm_eps_V             |   in|    3|     ap_none|    norm_eps_V|       pointer|
|norm_eps_V_ap_vld      |   in|    1|     ap_none|    norm_eps_V|       pointer|
|ap_clk                 |   in|    1|  ap_ctrl_hs|  compute_norm|  return value|
|ap_rst                 |   in|    1|  ap_ctrl_hs|  compute_norm|  return value|
|ap_start               |   in|    1|  ap_ctrl_hs|  compute_norm|  return value|
|ap_done                |  out|    1|  ap_ctrl_hs|  compute_norm|  return value|
|ap_ready               |  out|    1|  ap_ctrl_hs|  compute_norm|  return value|
|ap_idle                |  out|    1|  ap_ctrl_hs|  compute_norm|  return value|
|ap_continue            |   in|    1|  ap_ctrl_hs|  compute_norm|  return value|
+-----------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 2, States = { 2 3 }

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.42>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %inout2, void @empty_6, i32 0, i32 0, void @empty_24, i32 0, i32 1, void @empty_8, void @empty_7, void @empty_24, i32 16, i32 16, i32 16, i32 16, void @empty_24, void @empty_24, i32 4294967295, i32 0"   --->   Operation 4 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %inout1, void @empty_6, i32 0, i32 0, void @empty_24, i32 0, i32 1, void @empty_14, void @empty_7, void @empty_24, i32 16, i32 16, i32 16, i32 16, void @empty_24, void @empty_24, i32 4294967295, i32 0"   --->   Operation 5 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%out_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %out_r"   --->   Operation 6 'read' 'out_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%x_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %x"   --->   Operation 7 'read' 'x_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.42ns)   --->   "%br_ln0 = br void %for.cond.i.i"   --->   Operation 8 'br' 'br_ln0' <Predicate = true> <Delay = 0.42>

State 2 <SV = 1> <Delay = 6.83>
ST_2 : Operation 9 [1/1] (0.00ns)   --->   "%patch = phi i8 %add_ln131, void %for.inc.i.i, i8 0, void %entry" [Deit_cpp/src/layernorm.cpp:131]   --->   Operation 9 'phi' 'patch' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10 [1/1] (0.84ns)   --->   "%icmp_ln131 = icmp_eq  i8 %patch, i8 129" [Deit_cpp/src/layernorm.cpp:131]   --->   Operation 10 'icmp' 'icmp_ln131' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 129, i64 129, i64 129"   --->   Operation 11 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%specdataflowpipeline_ln131 = specdataflowpipeline void @_ssdm_op_SpecDataflowPipeline, i32 4294967295, i32 0, void @dataflow_parent_loop_str, i8 %patch, i8 129, i32 0" [Deit_cpp/src/layernorm.cpp:131]   --->   Operation 12 'specdataflowpipeline' 'specdataflowpipeline_ln131' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.76ns)   --->   "%add_ln131 = add i8 %patch, i8 1" [Deit_cpp/src/layernorm.cpp:131]   --->   Operation 13 'add' 'add_ln131' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%br_ln131 = br i1 %icmp_ln131, void %for.inc.i.i, void %compute_norm_for.cond.i.exit" [Deit_cpp/src/layernorm.cpp:131]   --->   Operation 14 'br' 'br_ln131' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [2/2] (5.98ns)   --->   "%call_ln139 = call void @dataflow_in_loop__ln131_for_each_patch, i256 %inout2, i8 %patch, i64 %x_read, i256 %inout1, i64 %out_read, i128 %weights, i128 %bias, i3 %norm_eps_V" [Deit_cpp/src/layernorm.cpp:139]   --->   Operation 15 'call' 'call_ln139' <Predicate = (!icmp_ln131)> <Delay = 5.98> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%ret_ln142 = ret" [Deit_cpp/src/layernorm.cpp:142]   --->   Operation 16 'ret' 'ret_ln142' <Predicate = (icmp_ln131)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 17 [1/1] (0.00ns)   --->   "%specloopname_ln134 = specloopname void @_ssdm_op_SpecLoopName, void @empty_29" [Deit_cpp/src/layernorm.cpp:134]   --->   Operation 17 'specloopname' 'specloopname_ln134' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_3 : Operation 18 [1/2] (0.00ns)   --->   "%call_ln139 = call void @dataflow_in_loop__ln131_for_each_patch, i256 %inout2, i8 %patch, i64 %x_read, i256 %inout1, i64 %out_read, i128 %weights, i128 %bias, i3 %norm_eps_V" [Deit_cpp/src/layernorm.cpp:139]   --->   Operation 18 'call' 'call_ln139' <Predicate = (!icmp_ln131)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 19 [1/1] (0.00ns)   --->   "%br_ln131 = br void %for.cond.i.i" [Deit_cpp/src/layernorm.cpp:131]   --->   Operation 19 'br' 'br_ln131' <Predicate = (!icmp_ln131)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ inout2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ x]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ inout1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ out_r]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ weights]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ bias]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ norm_eps_V]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specinterface_ln0          (specinterface       ) [ 0000]
specinterface_ln0          (specinterface       ) [ 0000]
out_read                   (read                ) [ 0011]
x_read                     (read                ) [ 0011]
br_ln0                     (br                  ) [ 0111]
patch                      (phi                 ) [ 0011]
icmp_ln131                 (icmp                ) [ 0011]
speclooptripcount_ln0      (speclooptripcount   ) [ 0000]
specdataflowpipeline_ln131 (specdataflowpipeline) [ 0000]
add_ln131                  (add                 ) [ 0111]
br_ln131                   (br                  ) [ 0000]
ret_ln142                  (ret                 ) [ 0000]
specloopname_ln134         (specloopname        ) [ 0000]
call_ln139                 (call                ) [ 0000]
br_ln131                   (br                  ) [ 0111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="inout2">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inout2"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="x">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="inout1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inout1"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="out_r">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_r"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="weights">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="bias">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bias"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="norm_eps_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="norm_eps_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_24"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_14"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecDataflowPipeline"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="dataflow_parent_loop_str"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dataflow_in_loop__ln131_for_each_patch"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_29"/></StgValue>
</bind>
</comp>

<comp id="56" class="1004" name="out_read_read_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="64" slack="0"/>
<pin id="58" dir="0" index="1" bw="64" slack="0"/>
<pin id="59" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="out_read/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="x_read_read_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="64" slack="0"/>
<pin id="64" dir="0" index="1" bw="64" slack="0"/>
<pin id="65" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_read/1 "/>
</bind>
</comp>

<comp id="68" class="1005" name="patch_reg_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="8" slack="1"/>
<pin id="70" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="patch (phireg) "/>
</bind>
</comp>

<comp id="72" class="1004" name="patch_phi_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="8" slack="0"/>
<pin id="74" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="75" dir="0" index="2" bw="1" slack="1"/>
<pin id="76" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="77" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="patch/2 "/>
</bind>
</comp>

<comp id="80" class="1004" name="grp_dataflow_in_loop_ln131_for_each_patch_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="0" slack="0"/>
<pin id="82" dir="0" index="1" bw="256" slack="0"/>
<pin id="83" dir="0" index="2" bw="8" slack="0"/>
<pin id="84" dir="0" index="3" bw="64" slack="1"/>
<pin id="85" dir="0" index="4" bw="256" slack="0"/>
<pin id="86" dir="0" index="5" bw="64" slack="1"/>
<pin id="87" dir="0" index="6" bw="128" slack="0"/>
<pin id="88" dir="0" index="7" bw="128" slack="0"/>
<pin id="89" dir="0" index="8" bw="3" slack="0"/>
<pin id="90" dir="1" index="9" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln139/2 "/>
</bind>
</comp>

<comp id="98" class="1004" name="icmp_ln131_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="8" slack="0"/>
<pin id="100" dir="0" index="1" bw="8" slack="0"/>
<pin id="101" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln131/2 "/>
</bind>
</comp>

<comp id="104" class="1004" name="add_ln131_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="8" slack="0"/>
<pin id="106" dir="0" index="1" bw="1" slack="0"/>
<pin id="107" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln131/2 "/>
</bind>
</comp>

<comp id="110" class="1005" name="out_read_reg_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="64" slack="1"/>
<pin id="112" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="out_read "/>
</bind>
</comp>

<comp id="115" class="1005" name="x_read_reg_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="64" slack="1"/>
<pin id="117" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="x_read "/>
</bind>
</comp>

<comp id="120" class="1005" name="icmp_ln131_reg_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="1" slack="1"/>
<pin id="122" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln131 "/>
</bind>
</comp>

<comp id="124" class="1005" name="add_ln131_reg_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="8" slack="0"/>
<pin id="126" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="add_ln131 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="60"><net_src comp="34" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="61"><net_src comp="6" pin="0"/><net_sink comp="56" pin=1"/></net>

<net id="66"><net_src comp="34" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="67"><net_src comp="2" pin="0"/><net_sink comp="62" pin=1"/></net>

<net id="71"><net_src comp="36" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="78"><net_src comp="68" pin="1"/><net_sink comp="72" pin=2"/></net>

<net id="79"><net_src comp="72" pin="4"/><net_sink comp="68" pin=0"/></net>

<net id="91"><net_src comp="50" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="92"><net_src comp="0" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="93"><net_src comp="72" pin="4"/><net_sink comp="80" pin=2"/></net>

<net id="94"><net_src comp="4" pin="0"/><net_sink comp="80" pin=4"/></net>

<net id="95"><net_src comp="8" pin="0"/><net_sink comp="80" pin=6"/></net>

<net id="96"><net_src comp="10" pin="0"/><net_sink comp="80" pin=7"/></net>

<net id="97"><net_src comp="12" pin="0"/><net_sink comp="80" pin=8"/></net>

<net id="102"><net_src comp="72" pin="4"/><net_sink comp="98" pin=0"/></net>

<net id="103"><net_src comp="38" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="108"><net_src comp="72" pin="4"/><net_sink comp="104" pin=0"/></net>

<net id="109"><net_src comp="48" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="113"><net_src comp="56" pin="2"/><net_sink comp="110" pin=0"/></net>

<net id="114"><net_src comp="110" pin="1"/><net_sink comp="80" pin=5"/></net>

<net id="118"><net_src comp="62" pin="2"/><net_sink comp="115" pin=0"/></net>

<net id="119"><net_src comp="115" pin="1"/><net_sink comp="80" pin=3"/></net>

<net id="123"><net_src comp="98" pin="2"/><net_sink comp="120" pin=0"/></net>

<net id="127"><net_src comp="104" pin="2"/><net_sink comp="124" pin=0"/></net>

<net id="128"><net_src comp="124" pin="1"/><net_sink comp="72" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: inout2 | {}
	Port: inout1 | {2 3 }
	Port: weights | {}
	Port: bias | {}
	Port: norm_eps_V | {}
 - Input state : 
	Port: compute_norm : inout2 | {2 3 }
	Port: compute_norm : x | {1 }
	Port: compute_norm : inout1 | {}
	Port: compute_norm : out_r | {1 }
	Port: compute_norm : weights | {2 3 }
	Port: compute_norm : bias | {2 3 }
	Port: compute_norm : norm_eps_V | {2 3 }
  - Chain level:
	State 1
	State 2
		icmp_ln131 : 1
		specdataflowpipeline_ln131 : 1
		add_ln131 : 1
		br_ln131 : 2
		call_ln139 : 1
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------------------------|---------|---------|---------|---------|---------|---------|
| Operation|                 Functional Unit                 |   BRAM  |   DSP   |  Delay  |    FF   |   LUT   |   URAM  |
|----------|-------------------------------------------------|---------|---------|---------|---------|---------|---------|
|   call   | grp_dataflow_in_loop_ln131_for_each_patch_fu_80 |    8    |    91   |  7.686  |   8542  |  11252  |    0    |
|----------|-------------------------------------------------|---------|---------|---------|---------|---------|---------|
|    add   |                 add_ln131_fu_104                |    0    |    0    |    0    |    0    |    15   |    0    |
|----------|-------------------------------------------------|---------|---------|---------|---------|---------|---------|
|   icmp   |                 icmp_ln131_fu_98                |    0    |    0    |    0    |    0    |    11   |    0    |
|----------|-------------------------------------------------|---------|---------|---------|---------|---------|---------|
|   read   |               out_read_read_fu_56               |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                x_read_read_fu_62                |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|-------------------------------------------------|---------|---------|---------|---------|---------|---------|
|   Total  |                                                 |    8    |    91   |  7.686  |   8542  |  11278  |    0    |
|----------|-------------------------------------------------|---------|---------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------+--------+
|                  |   FF   |
+------------------+--------+
| add_ln131_reg_124|    8   |
|icmp_ln131_reg_120|    1   |
| out_read_reg_110 |   64   |
|   patch_reg_68   |    8   |
|  x_read_reg_115  |   64   |
+------------------+--------+
|       Total      |   145  |
+------------------+--------+

* Multiplexer (MUX) list: 
|--------------|------|------|------|--------||---------||---------|
|     Comp     |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|--------------|------|------|------|--------||---------||---------|
| patch_reg_68 |  p0  |   2  |   8  |   16   ||    9    |
|--------------|------|------|------|--------||---------||---------|
|     Total    |      |      |      |   16   ||  0.427  ||    9    |
|--------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    8   |   91   |    7   |  8542  |  11278 |    0   |
|   Memory  |    -   |    -   |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    0   |    -   |    9   |    -   |
|  Register |    -   |    -   |    -   |   145  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |    8   |   91   |    8   |  8687  |  11287 |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
