{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Full Version " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Aug 30 23:38:32 2010 " "Info: Processing started: Mon Aug 30 23:38:32 2010" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off serial_1 -c serial_1 " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off serial_1 -c serial_1" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "serial_1.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file serial_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 serial_1 " "Info: Found entity 1: serial_1" {  } { { "serial_1.v" "" { Text "E:/ep2c8q208/demo7-uart/serial_1.v" 12 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "serial_1 " "Info: Elaborating entity \"serial_1\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 serial_1.v(66) " "Warning (10230): Verilog HDL assignment warning at serial_1.v(66): truncated value with size 32 to match size of target (20)" {  } { { "serial_1.v" "" { Text "E:/ep2c8q208/demo7-uart/serial_1.v" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 serial_1.v(101) " "Warning (10230): Verilog HDL assignment warning at serial_1.v(101): truncated value with size 32 to match size of target (16)" {  } { { "serial_1.v" "" { Text "E:/ep2c8q208/demo7-uart/serial_1.v" 101 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 serial_1.v(119) " "Warning (10230): Verilog HDL assignment warning at serial_1.v(119): truncated value with size 32 to match size of target (3)" {  } { { "serial_1.v" "" { Text "E:/ep2c8q208/demo7-uart/serial_1.v" 119 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 serial_1.v(127) " "Warning (10230): Verilog HDL assignment warning at serial_1.v(127): truncated value with size 32 to match size of target (3)" {  } { { "serial_1.v" "" { Text "E:/ep2c8q208/demo7-uart/serial_1.v" 127 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 serial_1.v(171) " "Warning (10230): Verilog HDL assignment warning at serial_1.v(171): truncated value with size 32 to match size of target (4)" {  } { { "serial_1.v" "" { Text "E:/ep2c8q208/demo7-uart/serial_1.v" 171 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 serial_1.v(183) " "Warning (10230): Verilog HDL assignment warning at serial_1.v(183): truncated value with size 32 to match size of target (4)" {  } { { "serial_1.v" "" { Text "E:/ep2c8q208/demo7-uart/serial_1.v" 183 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 serial_1.v(190) " "Warning (10230): Verilog HDL assignment warning at serial_1.v(190): truncated value with size 32 to match size of target (4)" {  } { { "serial_1.v" "" { Text "E:/ep2c8q208/demo7-uart/serial_1.v" 190 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 serial_1.v(197) " "Warning (10230): Verilog HDL assignment warning at serial_1.v(197): truncated value with size 32 to match size of target (4)" {  } { { "serial_1.v" "" { Text "E:/ep2c8q208/demo7-uart/serial_1.v" 197 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 serial_1.v(204) " "Warning (10230): Verilog HDL assignment warning at serial_1.v(204): truncated value with size 32 to match size of target (4)" {  } { { "serial_1.v" "" { Text "E:/ep2c8q208/demo7-uart/serial_1.v" 204 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 serial_1.v(211) " "Warning (10230): Verilog HDL assignment warning at serial_1.v(211): truncated value with size 32 to match size of target (4)" {  } { { "serial_1.v" "" { Text "E:/ep2c8q208/demo7-uart/serial_1.v" 211 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 serial_1.v(218) " "Warning (10230): Verilog HDL assignment warning at serial_1.v(218): truncated value with size 32 to match size of target (4)" {  } { { "serial_1.v" "" { Text "E:/ep2c8q208/demo7-uart/serial_1.v" 218 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 serial_1.v(225) " "Warning (10230): Verilog HDL assignment warning at serial_1.v(225): truncated value with size 32 to match size of target (4)" {  } { { "serial_1.v" "" { Text "E:/ep2c8q208/demo7-uart/serial_1.v" 225 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 serial_1.v(232) " "Warning (10230): Verilog HDL assignment warning at serial_1.v(232): truncated value with size 32 to match size of target (4)" {  } { { "serial_1.v" "" { Text "E:/ep2c8q208/demo7-uart/serial_1.v" 232 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 serial_1.v(239) " "Warning (10230): Verilog HDL assignment warning at serial_1.v(239): truncated value with size 32 to match size of target (4)" {  } { { "serial_1.v" "" { Text "E:/ep2c8q208/demo7-uart/serial_1.v" 239 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 serial_1.v(244) " "Warning (10230): Verilog HDL assignment warning at serial_1.v(244): truncated value with size 32 to match size of target (4)" {  } { { "serial_1.v" "" { Text "E:/ep2c8q208/demo7-uart/serial_1.v" 244 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 serial_1.v(245) " "Warning (10230): Verilog HDL assignment warning at serial_1.v(245): truncated value with size 32 to match size of target (3)" {  } { { "serial_1.v" "" { Text "E:/ep2c8q208/demo7-uart/serial_1.v" 245 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 serial_1.v(267) " "Warning (10230): Verilog HDL assignment warning at serial_1.v(267): truncated value with size 32 to match size of target (4)" {  } { { "serial_1.v" "" { Text "E:/ep2c8q208/demo7-uart/serial_1.v" 267 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 serial_1.v(293) " "Warning (10230): Verilog HDL assignment warning at serial_1.v(293): truncated value with size 32 to match size of target (4)" {  } { { "serial_1.v" "" { Text "E:/ep2c8q208/demo7-uart/serial_1.v" 293 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 serial_1.v(302) " "Warning (10230): Verilog HDL assignment warning at serial_1.v(302): truncated value with size 32 to match size of target (4)" {  } { { "serial_1.v" "" { Text "E:/ep2c8q208/demo7-uart/serial_1.v" 302 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_PRESET_POWER_UP" "" "Info: Registers with preset signals will power-up high" {  } { { "serial_1.v" "" { Text "E:/ep2c8q208/demo7-uart/serial_1.v" 157 -1 0 } }  } 0 0 "Registers with preset signals will power-up high" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_DEV_CLRN_SETS_REGISTERS" "" "Info: DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 0 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "en\[0\] GND " "Warning (13410): Pin \"en\[0\]\" is stuck at GND" {  } { { "serial_1.v" "" { Text "E:/ep2c8q208/demo7-uart/serial_1.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "en\[1\] GND " "Warning (13410): Pin \"en\[1\]\" is stuck at GND" {  } { { "serial_1.v" "" { Text "E:/ep2c8q208/demo7-uart/serial_1.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "en\[2\] GND " "Warning (13410): Pin \"en\[2\]\" is stuck at GND" {  } { { "serial_1.v" "" { Text "E:/ep2c8q208/demo7-uart/serial_1.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "en\[3\] GND " "Warning (13410): Pin \"en\[3\]\" is stuck at GND" {  } { { "serial_1.v" "" { Text "E:/ep2c8q208/demo7-uart/serial_1.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "en\[4\] GND " "Warning (13410): Pin \"en\[4\]\" is stuck at GND" {  } { { "serial_1.v" "" { Text "E:/ep2c8q208/demo7-uart/serial_1.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "en\[5\] GND " "Warning (13410): Pin \"en\[5\]\" is stuck at GND" {  } { { "serial_1.v" "" { Text "E:/ep2c8q208/demo7-uart/serial_1.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "en\[6\] GND " "Warning (13410): Pin \"en\[6\]\" is stuck at GND" {  } { { "serial_1.v" "" { Text "E:/ep2c8q208/demo7-uart/serial_1.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "en\[7\] GND " "Warning (13410): Pin \"en\[7\]\" is stuck at GND" {  } { { "serial_1.v" "" { Text "E:/ep2c8q208/demo7-uart/serial_1.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "188 " "Info: Implemented 188 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Info: Implemented 4 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "17 " "Info: Implemented 17 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "167 " "Info: Implemented 167 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 28 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 28 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "184 " "Info: Peak virtual memory: 184 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Aug 30 23:38:36 2010 " "Info: Processing ended: Mon Aug 30 23:38:36 2010" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Info: Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Info: Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
