// Seed: 1476922616
module module_0;
  logic id_1, id_2;
endmodule
module module_0 (
    input wire id_0,
    output wire module_1,
    input tri1 id_2,
    output supply0 id_3,
    output supply0 id_4,
    input supply0 id_5,
    output tri1 id_6,
    input supply1 id_7,
    input supply1 id_8,
    input supply1 id_9,
    input tri1 id_10,
    input supply1 id_11,
    input uwire id_12,
    input wire id_13,
    input uwire id_14,
    input uwire id_15,
    input wor id_16,
    input wand id_17,
    output tri id_18,
    output uwire id_19,
    input tri0 id_20,
    input tri0 id_21,
    output tri0 id_22,
    output supply1 id_23
);
  wire id_25;
  module_0 modCall_1 ();
endmodule
