#-----------------------------------------------------------
# PlanAhead v14.7 (64-bit)
# Build 321239 by xbuild on Fri Sep 27 19:29:51 MDT 2013
# Start of session at: Wed Apr 20 09:41:59 2016
# Process ID: 1972
# Log file: C:/Users/TM/Desktop/FPGA/Total/Total_link/planAhead_run_4/planAhead.log
# Journal file: C:/Users/TM/Desktop/FPGA/Total/Total_link/planAhead_run_4/planAhead.jou
#-----------------------------------------------------------
INFO: [Common 17-78] Attempting to get a license: PlanAhead
INFO: [Common 17-290] Got license for PlanAhead
INFO: [Device 21-36] Loading parts and site information from C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
source C:/Users/TM/Desktop/FPGA/Total/Total_link/pa.fromNetlist.tcl
# create_project -name Total_link -dir "C:/Users/TM/Desktop/FPGA/Total/Total_link/planAhead_run_4" -part xc6slx9tqg144-3
ERROR: [Common 17-53] User Exception: Project already exists on disk, please use '-force' option to overwrite: 
     C:/Users/TM/Desktop/FPGA/Total/Total_link/planAhead_run_4/Total_link.ppr
     C:/Users/TM/Desktop/FPGA/Total/Total_link/planAhead_run_4/Total_link.data

    while executing
"create_project -name Total_link -dir "C:/Users/TM/Desktop/FPGA/Total/Total_link/planAhead_run_4" -part xc6slx9tqg144-3"
    (file "C:/Users/TM/Desktop/FPGA/Total/Total_link/pa.fromNetlist.tcl" line 4)
exit
INFO: [Common 17-206] Exiting PlanAhead at Wed Apr 20 09:42:13 2016...
INFO: [Common 17-83] Releasing license: PlanAhead
