// Seed: 3972333861
module module_0 (
    output wire id_0,
    input tri id_1,
    output uwire id_2,
    output tri0 id_3,
    input tri id_4,
    input tri0 id_5,
    input tri id_6,
    input supply0 id_7
);
endmodule
module module_0 (
    input supply1 id_0,
    input supply0 id_1
    , id_12,
    input supply0 id_2,
    output logic id_3,
    input tri1 id_4,
    output tri0 id_5,
    output tri1 id_6,
    output wand module_1,
    input wand id_8,
    input wire id_9,
    input tri id_10
);
  assign id_6 = {id_9 - 1, -1'b0};
  module_0 modCall_1 (
      id_6,
      id_2,
      id_6,
      id_6,
      id_9,
      id_1,
      id_10,
      id_8
  );
  bit id_13, id_14, id_15;
  logic id_16;
  ;
  always @(negedge id_12) begin : LABEL_0
    id_3 <= id_9;
    if (~&1 & 1) begin : LABEL_1
      $clog2(77);
      ;
      id_14 = id_12;
    end else id_16 <= -1;
  end
endmodule
