---
vendor: "ESPRESSIF SYSTEMS (SHANGHAI) CO., LTD."
vendorID: ESPRESSIF
name: ESP32-C3
series: ESP32 C-Series
version: "18"
description: 32-bit RISC-V MCU & 2.4 GHz Wi-Fi & Bluetooth 5 (LE)
licenseText: "Copyright 2024 Espressif Systems (Shanghai) PTE LTD\n\n    Licensed under the Apache License, Version 2.0 (the \"License\");\n    you may not use this file except in compliance with the License.\n    You may obtain a copy of the License at\n\n        http://www.apache.org/licenses/LICENSE-2.0\n\n    Unless required by applicable law or agreed to in writing, software\n    distributed under the License is distributed on an \"AS IS\" BASIS,\n    WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.\n    See the License for the specific language governing permissions and\n    limitations under the License."
cpu:
  name: RV32IMC
  revision: r0p0
  endian: little
  mpuPresent: false
  fpuPresent: false
  nvicPrioBits: 0
  vendorSystickConfig: false
addressUnitBits: 32
width: 32
resetValue: 0
resetMask: 4294967295
peripherals:
  - name: AES
    description: AES (Advanced Encryption Standard) Accelerator
    groupName: AES
    baseAddress: 1610850304
    addressBlock:
      - offset: 0
        size: 188
        usage: registers
    interrupt:
      - name: AES
        value: 48
    registers:
      - register:
          name: KEY_0
          description: Key material key_0 configure register
          addressOffset: 0
          size: 32
          fields:
            - name: KEY_0
              description: This bits stores key_0 that is a part of key material.
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: KEY_1
          description: Key material key_1 configure register
          addressOffset: 4
          size: 32
          fields:
            - name: KEY_1
              description: This bits stores key_1 that is a part of key material.
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: KEY_2
          description: Key material key_2 configure register
          addressOffset: 8
          size: 32
          fields:
            - name: KEY_2
              description: This bits stores key_2 that is a part of key material.
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: KEY_3
          description: Key material key_3 configure register
          addressOffset: 12
          size: 32
          fields:
            - name: KEY_3
              description: This bits stores key_3 that is a part of key material.
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: KEY_4
          description: Key material key_4 configure register
          addressOffset: 16
          size: 32
          fields:
            - name: KEY_4
              description: This bits stores key_4 that is a part of key material.
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: KEY_5
          description: Key material key_5 configure register
          addressOffset: 20
          size: 32
          fields:
            - name: KEY_5
              description: This bits stores key_5 that is a part of key material.
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: KEY_6
          description: Key material key_6 configure register
          addressOffset: 24
          size: 32
          fields:
            - name: KEY_6
              description: This bits stores key_6 that is a part of key material.
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: KEY_7
          description: Key material key_7 configure register
          addressOffset: 28
          size: 32
          fields:
            - name: KEY_7
              description: This bits stores key_7 that is a part of key material.
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: TEXT_IN_0
          description: source text material text_in_0 configure register
          addressOffset: 32
          size: 32
          fields:
            - name: TEXT_IN_0
              description: This bits stores text_in_0 that is a part of source text material.
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: TEXT_IN_1
          description: source text material text_in_1 configure register
          addressOffset: 36
          size: 32
          fields:
            - name: TEXT_IN_1
              description: This bits stores text_in_1 that is a part of source text material.
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: TEXT_IN_2
          description: source text material text_in_2 configure register
          addressOffset: 40
          size: 32
          fields:
            - name: TEXT_IN_2
              description: This bits stores text_in_2 that is a part of source text material.
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: TEXT_IN_3
          description: source text material text_in_3 configure register
          addressOffset: 44
          size: 32
          fields:
            - name: TEXT_IN_3
              description: This bits stores text_in_3 that is a part of source text material.
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: TEXT_OUT_0
          description: result text material text_out_0 configure register
          addressOffset: 48
          size: 32
          fields:
            - name: TEXT_OUT_0
              description: This bits stores text_out_0 that is a part of result text material.
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: TEXT_OUT_1
          description: result text material text_out_1 configure register
          addressOffset: 52
          size: 32
          fields:
            - name: TEXT_OUT_1
              description: This bits stores text_out_1 that is a part of result text material.
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: TEXT_OUT_2
          description: result text material text_out_2 configure register
          addressOffset: 56
          size: 32
          fields:
            - name: TEXT_OUT_2
              description: This bits stores text_out_2 that is a part of result text material.
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: TEXT_OUT_3
          description: result text material text_out_3 configure register
          addressOffset: 60
          size: 32
          fields:
            - name: TEXT_OUT_3
              description: This bits stores text_out_3 that is a part of result text material.
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: MODE
          description: AES Mode register
          addressOffset: 64
          size: 32
          fields:
            - name: MODE
              description: "This bits decides which one operation mode will be used. 3'd0: AES-EN-128, 3'd1: AES-EN-192, 3'd2: AES-EN-256, 3'd4: AES-DE-128, 3'd5: AES-DE-192, 3'd6: AES-DE-256."
              bitOffset: 0
              bitWidth: 3
              access: read-write
      - register:
          name: ENDIAN
          description: AES Endian configure register
          addressOffset: 68
          size: 32
          fields:
            - name: ENDIAN
              description: "endian. [1:0] key endian, [3:2] text_in endian or in_stream endian,  [5:4] text_out endian or out_stream endian"
              bitOffset: 0
              bitWidth: 6
              access: read-write
      - register:
          name: TRIGGER
          description: AES trigger register
          addressOffset: 72
          size: 32
          fields:
            - name: TRIGGER
              description: Set this bit to start AES calculation.
              bitOffset: 0
              bitWidth: 1
              access: write-only
      - register:
          name: STATE
          description: AES state register
          addressOffset: 76
          size: 32
          fields:
            - name: STATE
              description: "Those bits shows AES status. For typical AES, 0: idle, 1: busy. For DMA-AES, 0: idle, 1: busy, 2: calculation_done."
              bitOffset: 0
              bitWidth: 2
              access: read-only
      - register:
          dim: 4
          dimIncrement: 4
          name: "IV_MEM[%s]"
          description: The memory that stores initialization vector
          addressOffset: 80
          size: 32
      - register:
          dim: 4
          dimIncrement: 4
          name: "H_MEM[%s]"
          description: The memory that stores GCM hash subkey
          addressOffset: 96
          size: 32
      - register:
          dim: 4
          dimIncrement: 4
          name: "J0_MEM[%s]"
          description: The memory that stores J0
          addressOffset: 112
          size: 32
      - register:
          dim: 4
          dimIncrement: 4
          name: "T0_MEM[%s]"
          description: The memory that stores T0
          addressOffset: 128
          size: 32
      - register:
          name: DMA_ENABLE
          description: DMA-AES working mode register
          addressOffset: 144
          size: 32
          fields:
            - name: DMA_ENABLE
              description: "1'b0: typical AES working mode, 1'b1: DMA-AES working mode."
              bitOffset: 0
              bitWidth: 1
              access: read-write
      - register:
          name: BLOCK_MODE
          description: AES cipher block mode register
          addressOffset: 148
          size: 32
          fields:
            - name: BLOCK_MODE
              description: "Those bits decides which block mode will be used. 0x0: ECB, 0x1: CBC, 0x2: OFB, 0x3: CTR, 0x4: CFB-8, 0x5: CFB-128, 0x6: GCM, 0x7: reserved."
              bitOffset: 0
              bitWidth: 3
              access: read-write
      - register:
          name: BLOCK_NUM
          description: AES block number register
          addressOffset: 152
          size: 32
          fields:
            - name: BLOCK_NUM
              description: Those bits stores the number of Plaintext/ciphertext block.
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: INC_SEL
          description: Standard incrementing function configure register
          addressOffset: 156
          size: 32
          fields:
            - name: INC_SEL
              description: "This bit decides the standard incrementing function. 0: INC32. 1: INC128."
              bitOffset: 0
              bitWidth: 1
              access: read-write
      - register:
          name: AAD_BLOCK_NUM
          description: Additional Authential Data block number register
          addressOffset: 160
          size: 32
          fields:
            - name: AAD_BLOCK_NUM
              description: Those bits stores the number of AAD block.
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: REMAINDER_BIT_NUM
          description: AES remainder bit number register
          addressOffset: 164
          size: 32
          fields:
            - name: REMAINDER_BIT_NUM
              description: Those bits stores the number of remainder bit.
              bitOffset: 0
              bitWidth: 7
              access: read-write
      - register:
          name: CONTINUE
          description: AES continue register
          addressOffset: 168
          size: 32
          fields:
            - name: CONTINUE
              description: Set this bit to continue GCM operation.
              bitOffset: 0
              bitWidth: 1
              access: write-only
      - register:
          name: INT_CLEAR
          description: AES Interrupt clear register
          addressOffset: 172
          size: 32
          fields:
            - name: INT_CLEAR
              description: Set this bit to clear the AES interrupt.
              bitOffset: 0
              bitWidth: 1
              access: write-only
      - register:
          name: INT_ENA
          description: AES Interrupt enable register
          addressOffset: 176
          size: 32
          fields:
            - name: INT_ENA
              description: Set this bit to enable interrupt that occurs when DMA-AES calculation is done.
              bitOffset: 0
              bitWidth: 1
              access: read-write
      - register:
          name: DATE
          description: AES version control register
          addressOffset: 180
          size: 32
          resetValue: 538513936
          fields:
            - name: DATE
              description: This bits stores the version information of AES.
              bitOffset: 0
              bitWidth: 30
              access: read-write
      - register:
          name: DMA_EXIT
          description: AES-DMA exit config
          addressOffset: 184
          size: 32
          fields:
            - name: DMA_EXIT
              description: "Set this register to leave calculation done stage. Recommend to use it after software finishes reading DMA's output buffer."
              bitOffset: 0
              bitWidth: 1
              access: write-only
  - name: APB_CTRL
    description: APB (Advanced Peripheral Bus) Controller
    groupName: APB_CTRL
    baseAddress: 1610768384
    addressBlock:
      - offset: 0
        size: 160
        usage: registers
    interrupt:
      - name: APB_CTRL
        value: 14
    registers:
      - register:
          name: SYSCLK_CONF
          description: APB_CTRL_SYSCLK_CONF_REG
          addressOffset: 0
          size: 32
          resetValue: 1
          fields:
            - name: PRE_DIV_CNT
              description: reg_pre_div_cnt
              bitOffset: 0
              bitWidth: 10
              access: read-write
            - name: CLK_320M_EN
              description: reg_clk_320m_en
              bitOffset: 10
              bitWidth: 1
              access: read-write
            - name: CLK_EN
              description: reg_clk_en
              bitOffset: 11
              bitWidth: 1
              access: read-write
            - name: RST_TICK_CNT
              description: reg_rst_tick_cnt
              bitOffset: 12
              bitWidth: 1
              access: read-write
      - register:
          name: TICK_CONF
          description: APB_CTRL_TICK_CONF_REG
          addressOffset: 4
          size: 32
          resetValue: 67367
          fields:
            - name: XTAL_TICK_NUM
              description: reg_xtal_tick_num
              bitOffset: 0
              bitWidth: 8
              access: read-write
            - name: CK8M_TICK_NUM
              description: reg_ck8m_tick_num
              bitOffset: 8
              bitWidth: 8
              access: read-write
            - name: TICK_ENABLE
              description: reg_tick_enable
              bitOffset: 16
              bitWidth: 1
              access: read-write
      - register:
          name: CLK_OUT_EN
          description: APB_CTRL_CLK_OUT_EN_REG
          addressOffset: 8
          size: 32
          resetValue: 2047
          fields:
            - name: CLK20_OEN
              description: reg_clk20_oen
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: CLK22_OEN
              description: reg_clk22_oen
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: CLK44_OEN
              description: reg_clk44_oen
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: CLK_BB_OEN
              description: reg_clk_bb_oen
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: CLK80_OEN
              description: reg_clk80_oen
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: CLK160_OEN
              description: reg_clk160_oen
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: CLK_320M_OEN
              description: reg_clk_320m_oen
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: CLK_ADC_INF_OEN
              description: reg_clk_adc_inf_oen
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: CLK_DAC_CPU_OEN
              description: reg_clk_dac_cpu_oen
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: CLK40X_BB_OEN
              description: reg_clk40x_bb_oen
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: CLK_XTAL_OEN
              description: reg_clk_xtal_oen
              bitOffset: 10
              bitWidth: 1
              access: read-write
      - register:
          name: WIFI_BB_CFG
          description: APB_CTRL_WIFI_BB_CFG_REG
          addressOffset: 12
          size: 32
          fields:
            - name: WIFI_BB_CFG
              description: reg_wifi_bb_cfg
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: WIFI_BB_CFG_2
          description: APB_CTRL_WIFI_BB_CFG_2_REG
          addressOffset: 16
          size: 32
          fields:
            - name: WIFI_BB_CFG_2
              description: reg_wifi_bb_cfg_2
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: WIFI_CLK_EN
          description: APB_CTRL_WIFI_CLK_EN_REG
          addressOffset: 20
          size: 32
          resetValue: 4294762544
          fields:
            - name: WIFI_CLK_EN
              description: reg_wifi_clk_en
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: WIFI_RST_EN
          description: APB_CTRL_WIFI_RST_EN_REG
          addressOffset: 24
          size: 32
          fields:
            - name: WIFI_RST
              description: reg_wifi_rst
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: HOST_INF_SEL
          description: APB_CTRL_HOST_INF_SEL_REG
          addressOffset: 28
          size: 32
          fields:
            - name: PERI_IO_SWAP
              description: reg_peri_io_swap
              bitOffset: 0
              bitWidth: 8
              access: read-write
      - register:
          name: EXT_MEM_PMS_LOCK
          description: APB_CTRL_EXT_MEM_PMS_LOCK_REG
          addressOffset: 32
          size: 32
          fields:
            - name: EXT_MEM_PMS_LOCK
              description: reg_ext_mem_pms_lock
              bitOffset: 0
              bitWidth: 1
              access: read-write
      - register:
          name: FLASH_ACE0_ATTR
          description: APB_CTRL_FLASH_ACE0_ATTR_REG
          addressOffset: 40
          size: 32
          resetValue: 3
          fields:
            - name: FLASH_ACE0_ATTR
              description: reg_flash_ace0_attr
              bitOffset: 0
              bitWidth: 2
              access: read-write
      - register:
          name: FLASH_ACE1_ATTR
          description: APB_CTRL_FLASH_ACE1_ATTR_REG
          addressOffset: 44
          size: 32
          resetValue: 3
          fields:
            - name: FLASH_ACE1_ATTR
              description: reg_flash_ace1_attr
              bitOffset: 0
              bitWidth: 2
              access: read-write
      - register:
          name: FLASH_ACE2_ATTR
          description: APB_CTRL_FLASH_ACE2_ATTR_REG
          addressOffset: 48
          size: 32
          resetValue: 3
          fields:
            - name: FLASH_ACE2_ATTR
              description: reg_flash_ace2_attr
              bitOffset: 0
              bitWidth: 2
              access: read-write
      - register:
          name: FLASH_ACE3_ATTR
          description: APB_CTRL_FLASH_ACE3_ATTR_REG
          addressOffset: 52
          size: 32
          resetValue: 3
          fields:
            - name: FLASH_ACE3_ATTR
              description: reg_flash_ace3_attr
              bitOffset: 0
              bitWidth: 2
              access: read-write
      - register:
          name: FLASH_ACE0_ADDR
          description: APB_CTRL_FLASH_ACE0_ADDR_REG
          addressOffset: 56
          size: 32
          fields:
            - name: S
              description: reg_flash_ace0_addr_s
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: FLASH_ACE1_ADDR
          description: APB_CTRL_FLASH_ACE1_ADDR_REG
          addressOffset: 60
          size: 32
          resetValue: 4194304
          fields:
            - name: S
              description: reg_flash_ace1_addr_s
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: FLASH_ACE2_ADDR
          description: APB_CTRL_FLASH_ACE2_ADDR_REG
          addressOffset: 64
          size: 32
          resetValue: 8388608
          fields:
            - name: S
              description: reg_flash_ace2_addr_s
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: FLASH_ACE3_ADDR
          description: APB_CTRL_FLASH_ACE3_ADDR_REG
          addressOffset: 68
          size: 32
          resetValue: 12582912
          fields:
            - name: S
              description: reg_flash_ace3_addr_s
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: FLASH_ACE0_SIZE
          description: APB_CTRL_FLASH_ACE0_SIZE_REG
          addressOffset: 72
          size: 32
          resetValue: 1024
          fields:
            - name: FLASH_ACE0_SIZE
              description: reg_flash_ace0_size
              bitOffset: 0
              bitWidth: 13
              access: read-write
      - register:
          name: FLASH_ACE1_SIZE
          description: APB_CTRL_FLASH_ACE1_SIZE_REG
          addressOffset: 76
          size: 32
          resetValue: 1024
          fields:
            - name: FLASH_ACE1_SIZE
              description: reg_flash_ace1_size
              bitOffset: 0
              bitWidth: 13
              access: read-write
      - register:
          name: FLASH_ACE2_SIZE
          description: APB_CTRL_FLASH_ACE2_SIZE_REG
          addressOffset: 80
          size: 32
          resetValue: 1024
          fields:
            - name: FLASH_ACE2_SIZE
              description: reg_flash_ace2_size
              bitOffset: 0
              bitWidth: 13
              access: read-write
      - register:
          name: FLASH_ACE3_SIZE
          description: APB_CTRL_FLASH_ACE3_SIZE_REG
          addressOffset: 84
          size: 32
          resetValue: 1024
          fields:
            - name: FLASH_ACE3_SIZE
              description: reg_flash_ace3_size
              bitOffset: 0
              bitWidth: 13
              access: read-write
      - register:
          name: SPI_MEM_PMS_CTRL
          description: APB_CTRL_SPI_MEM_PMS_CTRL_REG
          addressOffset: 136
          size: 32
          fields:
            - name: SPI_MEM_REJECT_INT
              description: reg_spi_mem_reject_int
              bitOffset: 0
              bitWidth: 1
              access: read-only
            - name: SPI_MEM_REJECT_CLR
              description: reg_spi_mem_reject_clr
              bitOffset: 1
              bitWidth: 1
              access: write-only
            - name: SPI_MEM_REJECT_CDE
              description: reg_spi_mem_reject_cde
              bitOffset: 2
              bitWidth: 5
              access: read-only
      - register:
          name: SPI_MEM_REJECT_ADDR
          description: APB_CTRL_SPI_MEM_REJECT_ADDR_REG
          addressOffset: 140
          size: 32
          fields:
            - name: SPI_MEM_REJECT_ADDR
              description: reg_spi_mem_reject_addr
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: SDIO_CTRL
          description: APB_CTRL_SDIO_CTRL_REG
          addressOffset: 144
          size: 32
          fields:
            - name: SDIO_WIN_ACCESS_EN
              description: reg_sdio_win_access_en
              bitOffset: 0
              bitWidth: 1
              access: read-write
      - register:
          name: REDCY_SIG0
          description: APB_CTRL_REDCY_SIG0_REG_REG
          addressOffset: 148
          size: 32
          fields:
            - name: REDCY_SIG0
              description: reg_redcy_sig0
              bitOffset: 0
              bitWidth: 31
              access: read-write
            - name: REDCY_ANDOR
              description: reg_redcy_andor
              bitOffset: 31
              bitWidth: 1
              access: read-only
      - register:
          name: REDCY_SIG1
          description: APB_CTRL_REDCY_SIG1_REG_REG
          addressOffset: 152
          size: 32
          fields:
            - name: REDCY_SIG1
              description: reg_redcy_sig1
              bitOffset: 0
              bitWidth: 31
              access: read-write
            - name: REDCY_NANDOR
              description: reg_redcy_nandor
              bitOffset: 31
              bitWidth: 1
              access: read-only
      - register:
          name: FRONT_END_MEM_PD
          description: APB_CTRL_FRONT_END_MEM_PD_REG
          addressOffset: 156
          size: 32
          resetValue: 21
          fields:
            - name: AGC_MEM_FORCE_PU
              description: reg_agc_mem_force_pu
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: AGC_MEM_FORCE_PD
              description: reg_agc_mem_force_pd
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: PBUS_MEM_FORCE_PU
              description: reg_pbus_mem_force_pu
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: PBUS_MEM_FORCE_PD
              description: reg_pbus_mem_force_pd
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: DC_MEM_FORCE_PU
              description: reg_dc_mem_force_pu
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: DC_MEM_FORCE_PD
              description: reg_dc_mem_force_pd
              bitOffset: 5
              bitWidth: 1
              access: read-write
      - register:
          name: RETENTION_CTRL
          description: APB_CTRL_RETENTION_CTRL_REG
          addressOffset: 160
          size: 32
          fields:
            - name: RETENTION_LINK_ADDR
              description: reg_retention_link_addr
              bitOffset: 0
              bitWidth: 27
              access: read-write
            - name: NOBYPASS_CPU_ISO_RST
              description: reg_nobypass_cpu_iso_rst
              bitOffset: 27
              bitWidth: 1
              access: read-write
      - register:
          name: CLKGATE_FORCE_ON
          description: APB_CTRL_CLKGATE_FORCE_ON_REG
          addressOffset: 164
          size: 32
          resetValue: 63
          fields:
            - name: ROM_CLKGATE_FORCE_ON
              description: reg_rom_clkgate_force_on
              bitOffset: 0
              bitWidth: 2
              access: read-write
            - name: SRAM_CLKGATE_FORCE_ON
              description: reg_sram_clkgate_force_on
              bitOffset: 2
              bitWidth: 4
              access: read-write
      - register:
          name: MEM_POWER_DOWN
          description: APB_CTRL_MEM_POWER_DOWN_REG
          addressOffset: 168
          size: 32
          fields:
            - name: ROM_POWER_DOWN
              description: reg_rom_power_down
              bitOffset: 0
              bitWidth: 2
              access: read-write
            - name: SRAM_POWER_DOWN
              description: reg_sram_power_down
              bitOffset: 2
              bitWidth: 4
              access: read-write
      - register:
          name: MEM_POWER_UP
          description: APB_CTRL_MEM_POWER_UP_REG
          addressOffset: 172
          size: 32
          resetValue: 63
          fields:
            - name: ROM_POWER_UP
              description: reg_rom_power_up
              bitOffset: 0
              bitWidth: 2
              access: read-write
            - name: SRAM_POWER_UP
              description: reg_sram_power_up
              bitOffset: 2
              bitWidth: 4
              access: read-write
      - register:
          name: RND_DATA
          description: APB_CTRL_RND_DATA_REG
          addressOffset: 176
          size: 32
          fields:
            - name: RND_DATA
              description: reg_rnd_data
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: PERI_BACKUP_CONFIG
          description: APB_CTRL_PERI_BACKUP_CONFIG_REG_REG
          addressOffset: 180
          size: 32
          resetValue: 25728
          fields:
            - name: PERI_BACKUP_FLOW_ERR
              description: reg_peri_backup_flow_err
              bitOffset: 1
              bitWidth: 2
              access: read-only
            - name: PERI_BACKUP_BURST_LIMIT
              description: reg_peri_backup_burst_limit
              bitOffset: 4
              bitWidth: 5
              access: read-write
            - name: PERI_BACKUP_TOUT_THRES
              description: reg_peri_backup_tout_thres
              bitOffset: 9
              bitWidth: 10
              access: read-write
            - name: PERI_BACKUP_SIZE
              description: reg_peri_backup_size
              bitOffset: 19
              bitWidth: 10
              access: read-write
            - name: PERI_BACKUP_START
              description: reg_peri_backup_start
              bitOffset: 29
              bitWidth: 1
              access: write-only
            - name: PERI_BACKUP_TO_MEM
              description: reg_peri_backup_to_mem
              bitOffset: 30
              bitWidth: 1
              access: read-write
            - name: PERI_BACKUP_ENA
              description: reg_peri_backup_ena
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: PERI_BACKUP_APB_ADDR
          description: APB_CTRL_PERI_BACKUP_APB_ADDR_REG_REG
          addressOffset: 184
          size: 32
          fields:
            - name: BACKUP_APB_START_ADDR
              description: reg_backup_apb_start_addr
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: PERI_BACKUP_MEM_ADDR
          description: APB_CTRL_PERI_BACKUP_MEM_ADDR_REG_REG
          addressOffset: 188
          size: 32
          fields:
            - name: BACKUP_MEM_START_ADDR
              description: reg_backup_mem_start_addr
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: PERI_BACKUP_INT_RAW
          description: APB_CTRL_PERI_BACKUP_INT_RAW_REG
          addressOffset: 192
          size: 32
          fields:
            - name: PERI_BACKUP_DONE_INT_RAW
              description: reg_peri_backup_done_int_raw
              bitOffset: 0
              bitWidth: 1
              access: read-only
            - name: PERI_BACKUP_ERR_INT_RAW
              description: reg_peri_backup_err_int_raw
              bitOffset: 1
              bitWidth: 1
              access: read-only
      - register:
          name: PERI_BACKUP_INT_ST
          description: APB_CTRL_PERI_BACKUP_INT_ST_REG
          addressOffset: 196
          size: 32
          fields:
            - name: PERI_BACKUP_DONE_INT_ST
              description: reg_peri_backup_done_int_st
              bitOffset: 0
              bitWidth: 1
              access: read-only
            - name: PERI_BACKUP_ERR_INT_ST
              description: reg_peri_backup_err_int_st
              bitOffset: 1
              bitWidth: 1
              access: read-only
      - register:
          name: PERI_BACKUP_INT_ENA
          description: APB_CTRL_PERI_BACKUP_INT_ENA_REG
          addressOffset: 200
          size: 32
          fields:
            - name: PERI_BACKUP_DONE_INT_ENA
              description: reg_peri_backup_done_int_ena
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: PERI_BACKUP_ERR_INT_ENA
              description: reg_peri_backup_err_int_ena
              bitOffset: 1
              bitWidth: 1
              access: read-write
      - register:
          name: PERI_BACKUP_INT_CLR
          description: APB_CTRL_PERI_BACKUP_INT_CLR_REG
          addressOffset: 208
          size: 32
          fields:
            - name: PERI_BACKUP_DONE_INT_CLR
              description: reg_peri_backup_done_int_clr
              bitOffset: 0
              bitWidth: 1
              access: write-only
            - name: PERI_BACKUP_ERR_INT_CLR
              description: reg_peri_backup_err_int_clr
              bitOffset: 1
              bitWidth: 1
              access: write-only
      - register:
          name: DATE
          description: APB_CTRL_DATE_REG
          addressOffset: 1020
          size: 32
          resetValue: 33583632
          fields:
            - name: DATE
              description: reg_dateVersion control
              bitOffset: 0
              bitWidth: 32
              access: read-write
  - name: APB_SARADC
    description: SAR (Successive Approximation Register) Analog-to-Digital Converter
    groupName: APB_SARADC
    baseAddress: 1610874880
    addressBlock:
      - offset: 0
        size: 104
        usage: registers
    interrupt:
      - name: APB_ADC
        value: 43
    registers:
      - register:
          name: CTRL
          description: digital saradc configure register
          addressOffset: 0
          size: 32
          resetValue: 1073971776
          fields:
            - name: SARADC_START_FORCE
              description: select software enable saradc sample
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: SARADC_START
              description: software enable saradc sample
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: SARADC_SAR_CLK_GATED
              description: SAR clock gated
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: SARADC_SAR_CLK_DIV
              description: SAR clock divider
              bitOffset: 7
              bitWidth: 8
              access: read-write
            - name: SARADC_SAR_PATT_LEN
              description: 0 ~ 15 means length 1 ~ 16
              bitOffset: 15
              bitWidth: 3
              access: read-write
            - name: SARADC_SAR_PATT_P_CLEAR
              description: clear the pointer of pattern table for DIG ADC1 CTRL
              bitOffset: 23
              bitWidth: 1
              access: read-write
            - name: SARADC_XPD_SAR_FORCE
              description: force option to xpd sar blocks
              bitOffset: 27
              bitWidth: 2
              access: read-write
            - name: SARADC_WAIT_ARB_CYCLE
              description: wait arbit signal stable after sar_done
              bitOffset: 30
              bitWidth: 2
              access: read-write
      - register:
          name: CTRL2
          description: digital saradc configure register
          addressOffset: 4
          size: 32
          resetValue: 41470
          fields:
            - name: SARADC_MEAS_NUM_LIMIT
              description: enable max meas num
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: SARADC_MAX_MEAS_NUM
              description: max conversion number
              bitOffset: 1
              bitWidth: 8
              access: read-write
            - name: SARADC_SAR1_INV
              description: "1: data to DIG ADC1 CTRL is inverted, otherwise not"
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: SARADC_SAR2_INV
              description: "1: data to DIG ADC2 CTRL is inverted, otherwise not"
              bitOffset: 10
              bitWidth: 1
              access: read-write
            - name: SARADC_TIMER_TARGET
              description: to set saradc timer target
              bitOffset: 12
              bitWidth: 12
              access: read-write
            - name: SARADC_TIMER_EN
              description: to enable saradc timer trigger
              bitOffset: 24
              bitWidth: 1
              access: read-write
      - register:
          name: FILTER_CTRL1
          description: digital saradc configure register
          addressOffset: 8
          size: 32
          fields:
            - name: APB_SARADC_FILTER_FACTOR1
              description: Factor of saradc filter1
              bitOffset: 26
              bitWidth: 3
              access: read-write
            - name: APB_SARADC_FILTER_FACTOR0
              description: Factor of saradc filter0
              bitOffset: 29
              bitWidth: 3
              access: read-write
      - register:
          name: FSM_WAIT
          description: digital saradc configure register
          addressOffset: 12
          size: 32
          resetValue: 16713736
          fields:
            - name: SARADC_XPD_WAIT
              description: saradc_xpd_wait
              bitOffset: 0
              bitWidth: 8
              access: read-write
            - name: SARADC_RSTB_WAIT
              description: saradc_rstb_wait
              bitOffset: 8
              bitWidth: 8
              access: read-write
            - name: SARADC_STANDBY_WAIT
              description: saradc_standby_wait
              bitOffset: 16
              bitWidth: 8
              access: read-write
      - register:
          name: SAR1_STATUS
          description: digital saradc configure register
          addressOffset: 16
          size: 32
          fields:
            - name: SARADC_SAR1_STATUS
              description: saradc1 status about data and channel
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: SAR2_STATUS
          description: digital saradc configure register
          addressOffset: 20
          size: 32
          fields:
            - name: SARADC_SAR2_STATUS
              description: saradc2 status about data and channel
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: SAR_PATT_TAB1
          description: digital saradc configure register
          addressOffset: 24
          size: 32
          fields:
            - name: SARADC_SAR_PATT_TAB1
              description: item 0 ~ 3 for pattern table 1 (each item one byte)
              bitOffset: 0
              bitWidth: 24
              access: read-write
      - register:
          name: SAR_PATT_TAB2
          description: digital saradc configure register
          addressOffset: 28
          size: 32
          fields:
            - name: SARADC_SAR_PATT_TAB2
              description: Item 4 ~ 7 for pattern table 1 (each item one byte)
              bitOffset: 0
              bitWidth: 24
              access: read-write
      - register:
          name: ONETIME_SAMPLE
          description: digital saradc configure register
          addressOffset: 32
          size: 32
          resetValue: 436207616
          fields:
            - name: SARADC_ONETIME_ATTEN
              description: configure onetime atten
              bitOffset: 23
              bitWidth: 2
              access: read-write
            - name: SARADC_ONETIME_CHANNEL
              description: configure onetime channel
              bitOffset: 25
              bitWidth: 4
              access: read-write
            - name: SARADC_ONETIME_START
              description: trigger adc onetime sample
              bitOffset: 29
              bitWidth: 1
              access: read-write
            - name: SARADC2_ONETIME_SAMPLE
              description: enable adc2 onetime sample
              bitOffset: 30
              bitWidth: 1
              access: read-write
            - name: SARADC1_ONETIME_SAMPLE
              description: enable adc1 onetime sample
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: ARB_CTRL
          description: digital saradc configure register
          addressOffset: 36
          size: 32
          resetValue: 2304
          fields:
            - name: ADC_ARB_APB_FORCE
              description: adc2 arbiter force to enableapb controller
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: ADC_ARB_RTC_FORCE
              description: adc2 arbiter force to enable rtc controller
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: ADC_ARB_WIFI_FORCE
              description: adc2 arbiter force to enable wifi controller
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: ADC_ARB_GRANT_FORCE
              description: adc2 arbiter force grant
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: ADC_ARB_APB_PRIORITY
              description: Set adc2 arbiterapb priority
              bitOffset: 6
              bitWidth: 2
              access: read-write
            - name: ADC_ARB_RTC_PRIORITY
              description: Set adc2 arbiter rtc priority
              bitOffset: 8
              bitWidth: 2
              access: read-write
            - name: ADC_ARB_WIFI_PRIORITY
              description: Set adc2 arbiter wifi priority
              bitOffset: 10
              bitWidth: 2
              access: read-write
            - name: ADC_ARB_FIX_PRIORITY
              description: adc2 arbiter uses fixed priority
              bitOffset: 12
              bitWidth: 1
              access: read-write
      - register:
          name: FILTER_CTRL0
          description: digital saradc configure register
          addressOffset: 40
          size: 32
          resetValue: 57933824
          fields:
            - name: APB_SARADC_FILTER_CHANNEL1
              description: configure filter1 to adc channel
              bitOffset: 18
              bitWidth: 4
              access: read-write
            - name: APB_SARADC_FILTER_CHANNEL0
              description: configure filter0 to adc channel
              bitOffset: 22
              bitWidth: 4
              access: read-write
            - name: APB_SARADC_FILTER_RESET
              description: enable apb_adc1_filter
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: SAR1DATA_STATUS
          description: digital saradc configure register
          addressOffset: 44
          size: 32
          fields:
            - name: APB_SARADC1_DATA
              description: saradc1 data
              bitOffset: 0
              bitWidth: 17
              access: read-only
      - register:
          name: SAR2DATA_STATUS
          description: digital saradc configure register
          addressOffset: 48
          size: 32
          fields:
            - name: APB_SARADC2_DATA
              description: saradc2 data
              bitOffset: 0
              bitWidth: 17
              access: read-only
      - register:
          name: THRES0_CTRL
          description: digital saradc configure register
          addressOffset: 52
          size: 32
          resetValue: 262125
          fields:
            - name: APB_SARADC_THRES0_CHANNEL
              description: configure thres0 to adc channel
              bitOffset: 0
              bitWidth: 4
              access: read-write
            - name: APB_SARADC_THRES0_HIGH
              description: saradc thres0 monitor thres
              bitOffset: 5
              bitWidth: 13
              access: read-write
            - name: APB_SARADC_THRES0_LOW
              description: saradc thres0 monitor thres
              bitOffset: 18
              bitWidth: 13
              access: read-write
      - register:
          name: THRES1_CTRL
          description: digital saradc configure register
          addressOffset: 56
          size: 32
          resetValue: 262125
          fields:
            - name: APB_SARADC_THRES1_CHANNEL
              description: configure thres1 to adc channel
              bitOffset: 0
              bitWidth: 4
              access: read-write
            - name: APB_SARADC_THRES1_HIGH
              description: saradc thres1 monitor thres
              bitOffset: 5
              bitWidth: 13
              access: read-write
            - name: APB_SARADC_THRES1_LOW
              description: saradc thres1 monitor thres
              bitOffset: 18
              bitWidth: 13
              access: read-write
      - register:
          name: THRES_CTRL
          description: digital saradc configure register
          addressOffset: 60
          size: 32
          fields:
            - name: APB_SARADC_THRES_ALL_EN
              description: enable thres to all channel
              bitOffset: 27
              bitWidth: 1
              access: read-write
            - name: APB_SARADC_THRES1_EN
              description: enable thres1
              bitOffset: 30
              bitWidth: 1
              access: read-write
            - name: APB_SARADC_THRES0_EN
              description: enable thres0
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: INT_ENA
          description: digital saradc int register
          addressOffset: 64
          size: 32
          fields:
            - name: APB_SARADC_THRES1_LOW_INT_ENA
              description: saradc thres1 low  interrupt enable
              bitOffset: 26
              bitWidth: 1
              access: read-write
            - name: APB_SARADC_THRES0_LOW_INT_ENA
              description: saradc thres0 low interrupt enable
              bitOffset: 27
              bitWidth: 1
              access: read-write
            - name: APB_SARADC_THRES1_HIGH_INT_ENA
              description: saradc thres1 high interrupt enable
              bitOffset: 28
              bitWidth: 1
              access: read-write
            - name: APB_SARADC_THRES0_HIGH_INT_ENA
              description: saradc thres0 high interrupt enable
              bitOffset: 29
              bitWidth: 1
              access: read-write
            - name: APB_SARADC2_DONE_INT_ENA
              description: saradc2 done interrupt enable
              bitOffset: 30
              bitWidth: 1
              access: read-write
            - name: APB_SARADC1_DONE_INT_ENA
              description: saradc1 done interrupt enable
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: INT_RAW
          description: digital saradc int register
          addressOffset: 68
          size: 32
          fields:
            - name: APB_SARADC_THRES1_LOW_INT_RAW
              description: saradc thres1 low  interrupt raw
              bitOffset: 26
              bitWidth: 1
              access: read-only
            - name: APB_SARADC_THRES0_LOW_INT_RAW
              description: saradc thres0 low interrupt raw
              bitOffset: 27
              bitWidth: 1
              access: read-only
            - name: APB_SARADC_THRES1_HIGH_INT_RAW
              description: saradc thres1 high interrupt raw
              bitOffset: 28
              bitWidth: 1
              access: read-only
            - name: APB_SARADC_THRES0_HIGH_INT_RAW
              description: saradc thres0 high interrupt raw
              bitOffset: 29
              bitWidth: 1
              access: read-only
            - name: APB_SARADC2_DONE_INT_RAW
              description: saradc2 done interrupt raw
              bitOffset: 30
              bitWidth: 1
              access: read-only
            - name: APB_SARADC1_DONE_INT_RAW
              description: saradc1 done interrupt raw
              bitOffset: 31
              bitWidth: 1
              access: read-only
      - register:
          name: INT_ST
          description: digital saradc int register
          addressOffset: 72
          size: 32
          fields:
            - name: APB_SARADC_THRES1_LOW_INT_ST
              description: saradc thres1 low  interrupt state
              bitOffset: 26
              bitWidth: 1
              access: read-only
            - name: APB_SARADC_THRES0_LOW_INT_ST
              description: saradc thres0 low interrupt state
              bitOffset: 27
              bitWidth: 1
              access: read-only
            - name: APB_SARADC_THRES1_HIGH_INT_ST
              description: saradc thres1 high interrupt state
              bitOffset: 28
              bitWidth: 1
              access: read-only
            - name: APB_SARADC_THRES0_HIGH_INT_ST
              description: saradc thres0 high interrupt state
              bitOffset: 29
              bitWidth: 1
              access: read-only
            - name: APB_SARADC2_DONE_INT_ST
              description: saradc2 done interrupt state
              bitOffset: 30
              bitWidth: 1
              access: read-only
            - name: APB_SARADC1_DONE_INT_ST
              description: saradc1 done interrupt state
              bitOffset: 31
              bitWidth: 1
              access: read-only
      - register:
          name: INT_CLR
          description: digital saradc int register
          addressOffset: 76
          size: 32
          fields:
            - name: APB_SARADC_THRES1_LOW_INT_CLR
              description: saradc thres1 low  interrupt clear
              bitOffset: 26
              bitWidth: 1
              access: write-only
            - name: APB_SARADC_THRES0_LOW_INT_CLR
              description: saradc thres0 low interrupt clear
              bitOffset: 27
              bitWidth: 1
              access: write-only
            - name: APB_SARADC_THRES1_HIGH_INT_CLR
              description: saradc thres1 high interrupt clear
              bitOffset: 28
              bitWidth: 1
              access: write-only
            - name: APB_SARADC_THRES0_HIGH_INT_CLR
              description: saradc thres0 high interrupt clear
              bitOffset: 29
              bitWidth: 1
              access: write-only
            - name: APB_SARADC2_DONE_INT_CLR
              description: saradc2 done interrupt clear
              bitOffset: 30
              bitWidth: 1
              access: write-only
            - name: APB_SARADC1_DONE_INT_CLR
              description: saradc1 done interrupt clear
              bitOffset: 31
              bitWidth: 1
              access: write-only
      - register:
          name: DMA_CONF
          description: digital saradc configure register
          addressOffset: 80
          size: 32
          resetValue: 255
          fields:
            - name: APB_ADC_EOF_NUM
              description: the dma_in_suc_eof gen when sample cnt = spi_eof_num
              bitOffset: 0
              bitWidth: 16
              access: read-write
            - name: APB_ADC_RESET_FSM
              description: reset_apb_adc_state
              bitOffset: 30
              bitWidth: 1
              access: read-write
            - name: APB_ADC_TRANS
              description: enable apb_adc use spi_dma
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: CLKM_CONF
          description: digital saradc configure register
          addressOffset: 84
          size: 32
          resetValue: 4
          fields:
            - name: CLKM_DIV_NUM
              description: Integral I2S clock divider value
              bitOffset: 0
              bitWidth: 8
              access: read-write
            - name: CLKM_DIV_B
              description: Fractional clock divider numerator value
              bitOffset: 8
              bitWidth: 6
              access: read-write
            - name: CLKM_DIV_A
              description: Fractional clock divider denominator value
              bitOffset: 14
              bitWidth: 6
              access: read-write
            - name: CLK_EN
              description: reg clk en
              bitOffset: 20
              bitWidth: 1
              access: read-write
            - name: CLK_SEL
              description: Set this bit to enable clk_apll
              bitOffset: 21
              bitWidth: 2
              access: read-write
      - register:
          name: APB_TSENS_CTRL
          description: digital tsens configure register
          addressOffset: 88
          size: 32
          resetValue: 98304
          fields:
            - name: TSENS_OUT
              description: temperature sensor data out
              bitOffset: 0
              bitWidth: 8
              access: read-only
            - name: TSENS_IN_INV
              description: invert temperature sensor data
              bitOffset: 13
              bitWidth: 1
              access: read-write
            - name: TSENS_CLK_DIV
              description: temperature sensor clock divider
              bitOffset: 14
              bitWidth: 8
              access: read-write
            - name: TSENS_PU
              description: temperature sensor power up
              bitOffset: 22
              bitWidth: 1
              access: read-write
      - register:
          name: TSENS_CTRL2
          description: digital tsens configure register
          addressOffset: 92
          size: 32
          resetValue: 16386
          fields:
            - name: TSENS_XPD_WAIT
              description: the time that power up tsens need wait
              bitOffset: 0
              bitWidth: 12
              access: read-write
            - name: TSENS_XPD_FORCE
              description: force power up tsens
              bitOffset: 12
              bitWidth: 2
              access: read-write
            - name: TSENS_CLK_INV
              description: inv tsens clk
              bitOffset: 14
              bitWidth: 1
              access: read-write
            - name: TSENS_CLK_SEL
              description: tsens clk select
              bitOffset: 15
              bitWidth: 1
              access: read-write
      - register:
          name: CALI
          description: digital saradc configure register
          addressOffset: 96
          size: 32
          resetValue: 32768
          fields:
            - name: APB_SARADC_CALI_CFG
              description: saradc cali factor
              bitOffset: 0
              bitWidth: 17
              access: read-write
      - register:
          name: CTRL_DATE
          description: version
          addressOffset: 1020
          size: 32
          resetValue: 33583473
          fields:
            - name: DATE
              description: version
              bitOffset: 0
              bitWidth: 32
              access: read-write
  - name: ASSIST_DEBUG
    description: Debug Assist
    groupName: ASSIST_DEBUG
    baseAddress: 1611456512
    addressBlock:
      - offset: 0
        size: 160
        usage: registers
    interrupt:
      - name: ASSIST_DEBUG
        value: 54
    registers:
      - register:
          name: CORE_0_MONTR_ENA
          description: ASSIST_DEBUG_C0RE_0_MONTR_ENA_REG
          addressOffset: 0
          size: 32
          fields:
            - name: CORE_0_AREA_DRAM0_0_RD_ENA
              description: reg_core_0_area_dram0_0_rd_ena
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: CORE_0_AREA_DRAM0_0_WR_ENA
              description: reg_core_0_area_dram0_0_wr_ena
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: CORE_0_AREA_DRAM0_1_RD_ENA
              description: reg_core_0_area_dram0_1_rd_ena
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: CORE_0_AREA_DRAM0_1_WR_ENA
              description: reg_core_0_area_dram0_1_wr_ena
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: CORE_0_AREA_PIF_0_RD_ENA
              description: reg_core_0_area_pif_0_rd_ena
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: CORE_0_AREA_PIF_0_WR_ENA
              description: reg_core_0_area_pif_0_wr_ena
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: CORE_0_AREA_PIF_1_RD_ENA
              description: reg_core_0_area_pif_1_rd_ena
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: CORE_0_AREA_PIF_1_WR_ENA
              description: reg_core_0_area_pif_1_wr_ena
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: CORE_0_SP_SPILL_MIN_ENA
              description: reg_core_0_sp_spill_min_ena
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: CORE_0_SP_SPILL_MAX_ENA
              description: reg_core_0_sp_spill_max_ena
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: CORE_0_IRAM0_EXCEPTION_MONITOR_ENA
              description: reg_core_0_iram0_exception_monitor_ena
              bitOffset: 10
              bitWidth: 1
              access: read-write
            - name: CORE_0_DRAM0_EXCEPTION_MONITOR_ENA
              description: reg_core_0_dram0_exception_monitor_ena
              bitOffset: 11
              bitWidth: 1
              access: read-write
      - register:
          name: CORE_0_INTR_RAW
          description: ASSIST_DEBUG_CORE_0_INTR_RAW_REG
          addressOffset: 4
          size: 32
          fields:
            - name: CORE_0_AREA_DRAM0_0_RD_RAW
              description: reg_core_0_area_dram0_0_rd_raw
              bitOffset: 0
              bitWidth: 1
              access: read-only
            - name: CORE_0_AREA_DRAM0_0_WR_RAW
              description: reg_core_0_area_dram0_0_wr_raw
              bitOffset: 1
              bitWidth: 1
              access: read-only
            - name: CORE_0_AREA_DRAM0_1_RD_RAW
              description: reg_core_0_area_dram0_1_rd_raw
              bitOffset: 2
              bitWidth: 1
              access: read-only
            - name: CORE_0_AREA_DRAM0_1_WR_RAW
              description: reg_core_0_area_dram0_1_wr_raw
              bitOffset: 3
              bitWidth: 1
              access: read-only
            - name: CORE_0_AREA_PIF_0_RD_RAW
              description: reg_core_0_area_pif_0_rd_raw
              bitOffset: 4
              bitWidth: 1
              access: read-only
            - name: CORE_0_AREA_PIF_0_WR_RAW
              description: reg_core_0_area_pif_0_wr_raw
              bitOffset: 5
              bitWidth: 1
              access: read-only
            - name: CORE_0_AREA_PIF_1_RD_RAW
              description: reg_core_0_area_pif_1_rd_raw
              bitOffset: 6
              bitWidth: 1
              access: read-only
            - name: CORE_0_AREA_PIF_1_WR_RAW
              description: reg_core_0_area_pif_1_wr_raw
              bitOffset: 7
              bitWidth: 1
              access: read-only
            - name: CORE_0_SP_SPILL_MIN_RAW
              description: reg_core_0_sp_spill_min_raw
              bitOffset: 8
              bitWidth: 1
              access: read-only
            - name: CORE_0_SP_SPILL_MAX_RAW
              description: reg_core_0_sp_spill_max_raw
              bitOffset: 9
              bitWidth: 1
              access: read-only
            - name: CORE_0_IRAM0_EXCEPTION_MONITOR_RAW
              description: reg_core_0_iram0_exception_monitor_raw
              bitOffset: 10
              bitWidth: 1
              access: read-only
            - name: CORE_0_DRAM0_EXCEPTION_MONITOR_RAW
              description: reg_core_0_dram0_exception_monitor_raw
              bitOffset: 11
              bitWidth: 1
              access: read-only
      - register:
          name: CORE_0_INTR_ENA
          description: ASSIST_DEBUG_CORE_0_INTR_ENA_REG
          addressOffset: 8
          size: 32
          fields:
            - name: CORE_0_AREA_DRAM0_0_RD_INTR_ENA
              description: reg_core_0_area_dram0_0_rd_intr_ena
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: CORE_0_AREA_DRAM0_0_WR_INTR_ENA
              description: reg_core_0_area_dram0_0_wr_intr_ena
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: CORE_0_AREA_DRAM0_1_RD_INTR_ENA
              description: reg_core_0_area_dram0_1_rd_intr_ena
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: CORE_0_AREA_DRAM0_1_WR_INTR_ENA
              description: reg_core_0_area_dram0_1_wr_intr_ena
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: CORE_0_AREA_PIF_0_RD_INTR_ENA
              description: reg_core_0_area_pif_0_rd_intr_ena
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: CORE_0_AREA_PIF_0_WR_INTR_ENA
              description: reg_core_0_area_pif_0_wr_intr_ena
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: CORE_0_AREA_PIF_1_RD_INTR_ENA
              description: reg_core_0_area_pif_1_rd_intr_ena
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: CORE_0_AREA_PIF_1_WR_INTR_ENA
              description: reg_core_0_area_pif_1_wr_intr_ena
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: CORE_0_SP_SPILL_MIN_INTR_ENA
              description: reg_core_0_sp_spill_min_intr_ena
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: CORE_0_SP_SPILL_MAX_INTR_ENA
              description: reg_core_0_sp_spill_max_intr_ena
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: CORE_0_IRAM0_EXCEPTION_MONITOR_RLS
              description: reg_core_0_iram0_exception_monitor_ena
              bitOffset: 10
              bitWidth: 1
              access: read-write
            - name: CORE_0_DRAM0_EXCEPTION_MONITOR_RLS
              description: reg_core_0_dram0_exception_monitor_ena
              bitOffset: 11
              bitWidth: 1
              access: read-write
      - register:
          name: CORE_0_INTR_CLR
          description: ASSIST_DEBUG_CORE_0_INTR_CLR_REG
          addressOffset: 12
          size: 32
          fields:
            - name: CORE_0_AREA_DRAM0_0_RD_CLR
              description: reg_core_0_area_dram0_0_rd_clr
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: CORE_0_AREA_DRAM0_0_WR_CLR
              description: reg_core_0_area_dram0_0_wr_clr
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: CORE_0_AREA_DRAM0_1_RD_CLR
              description: reg_core_0_area_dram0_1_rd_clr
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: CORE_0_AREA_DRAM0_1_WR_CLR
              description: reg_core_0_area_dram0_1_wr_clr
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: CORE_0_AREA_PIF_0_RD_CLR
              description: reg_core_0_area_pif_0_rd_clr
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: CORE_0_AREA_PIF_0_WR_CLR
              description: reg_core_0_area_pif_0_wr_clr
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: CORE_0_AREA_PIF_1_RD_CLR
              description: reg_core_0_area_pif_1_rd_clr
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: CORE_0_AREA_PIF_1_WR_CLR
              description: reg_core_0_area_pif_1_wr_clr
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: CORE_0_SP_SPILL_MIN_CLR
              description: reg_core_0_sp_spill_min_clr
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: CORE_0_SP_SPILL_MAX_CLR
              description: reg_core_0_sp_spill_max_clr
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: CORE_0_IRAM0_EXCEPTION_MONITOR_CLR
              description: reg_core_0_iram0_exception_monitor_clr
              bitOffset: 10
              bitWidth: 1
              access: read-write
            - name: CORE_0_DRAM0_EXCEPTION_MONITOR_CLR
              description: reg_core_0_dram0_exception_monitor_clr
              bitOffset: 11
              bitWidth: 1
              access: read-write
      - register:
          name: CORE_0_AREA_DRAM0_0_MIN
          description: ASSIST_DEBUG_CORE_0_AREA_DRAM0_0_MIN_REG
          addressOffset: 16
          size: 32
          resetValue: 4294967295
          fields:
            - name: CORE_0_AREA_DRAM0_0_MIN
              description: reg_core_0_area_dram0_0_min
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: CORE_0_AREA_DRAM0_0_MAX
          description: ASSIST_DEBUG_CORE_0_AREA_DRAM0_0_MAX_REG
          addressOffset: 20
          size: 32
          fields:
            - name: CORE_0_AREA_DRAM0_0_MAX
              description: reg_core_0_area_dram0_0_max
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: CORE_0_AREA_DRAM0_1_MIN
          description: ASSIST_DEBUG_CORE_0_AREA_DRAM0_1_MIN_REG
          addressOffset: 24
          size: 32
          resetValue: 4294967295
          fields:
            - name: CORE_0_AREA_DRAM0_1_MIN
              description: reg_core_0_area_dram0_1_min
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: CORE_0_AREA_DRAM0_1_MAX
          description: ASSIST_DEBUG_CORE_0_AREA_DRAM0_1_MAX_REG
          addressOffset: 28
          size: 32
          fields:
            - name: CORE_0_AREA_DRAM0_1_MAX
              description: reg_core_0_area_dram0_1_max
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: CORE_0_AREA_PIF_0_MIN
          description: ASSIST_DEBUG_CORE_0_AREA_PIF_0_MIN_REG
          addressOffset: 32
          size: 32
          resetValue: 4294967295
          fields:
            - name: CORE_0_AREA_PIF_0_MIN
              description: reg_core_0_area_pif_0_min
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: CORE_0_AREA_PIF_0_MAX
          description: ASSIST_DEBUG_CORE_0_AREA_PIF_0_MAX_REG
          addressOffset: 36
          size: 32
          fields:
            - name: CORE_0_AREA_PIF_0_MAX
              description: reg_core_0_area_pif_0_max
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: CORE_0_AREA_PIF_1_MIN
          description: ASSIST_DEBUG_CORE_0_AREA_PIF_1_MIN_REG
          addressOffset: 40
          size: 32
          resetValue: 4294967295
          fields:
            - name: CORE_0_AREA_PIF_1_MIN
              description: reg_core_0_area_pif_1_min
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: CORE_0_AREA_PIF_1_MAX
          description: ASSIST_DEBUG_CORE_0_AREA_PIF_1_MAX_REG
          addressOffset: 44
          size: 32
          fields:
            - name: CORE_0_AREA_PIF_1_MAX
              description: reg_core_0_area_pif_1_max
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: CORE_0_AREA_PC
          description: ASSIST_DEBUG_CORE_0_AREA_PC_REG
          addressOffset: 48
          size: 32
          fields:
            - name: CORE_0_AREA_PC
              description: reg_core_0_area_pc
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: CORE_0_AREA_SP
          description: ASSIST_DEBUG_CORE_0_AREA_SP_REG
          addressOffset: 52
          size: 32
          fields:
            - name: CORE_0_AREA_SP
              description: reg_core_0_area_sp
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: CORE_0_SP_MIN
          description: ASSIST_DEBUG_CORE_0_SP_MIN_REG
          addressOffset: 56
          size: 32
          fields:
            - name: CORE_0_SP_MIN
              description: reg_core_0_sp_min
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: CORE_0_SP_MAX
          description: ASSIST_DEBUG_CORE_0_SP_MAX_REG
          addressOffset: 60
          size: 32
          resetValue: 4294967295
          fields:
            - name: CORE_0_SP_MAX
              description: reg_core_0_sp_max
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: CORE_0_SP_PC
          description: ASSIST_DEBUG_CORE_0_SP_PC_REG
          addressOffset: 64
          size: 32
          fields:
            - name: CORE_0_SP_PC
              description: reg_core_0_sp_pc
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: CORE_0_RCD_EN
          description: ASSIST_DEBUG_CORE_0_RCD_EN_REG
          addressOffset: 68
          size: 32
          fields:
            - name: CORE_0_RCD_RECORDEN
              description: reg_core_0_rcd_recorden
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: CORE_0_RCD_PDEBUGEN
              description: reg_core_0_rcd_pdebugen
              bitOffset: 1
              bitWidth: 1
              access: read-write
      - register:
          name: CORE_0_RCD_PDEBUGPC
          description: ASSIST_DEBUG_CORE_0_RCD_PDEBUGPC_REG
          addressOffset: 72
          size: 32
          fields:
            - name: CORE_0_RCD_PDEBUGPC
              description: reg_core_0_rcd_pdebugpc
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: CORE_0_RCD_PDEBUGSP
          description: ASSIST_DEBUG_CORE_0_RCD_PDEBUGSP_REG
          addressOffset: 76
          size: 32
          fields:
            - name: CORE_0_RCD_PDEBUGSP
              description: reg_core_0_rcd_pdebugsp
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: CORE_0_IRAM0_EXCEPTION_MONITOR_0
          description: ASSIST_DEBUG_CORE_0_RCD_PDEBUGSP_REG
          addressOffset: 80
          size: 32
          fields:
            - name: CORE_0_IRAM0_RECORDING_ADDR_0
              description: reg_core_0_iram0_recording_addr_0
              bitOffset: 0
              bitWidth: 24
              access: read-only
            - name: CORE_0_IRAM0_RECORDING_WR_0
              description: reg_core_0_iram0_recording_wr_0
              bitOffset: 24
              bitWidth: 1
              access: read-only
            - name: CORE_0_IRAM0_RECORDING_LOADSTORE_0
              description: reg_core_0_iram0_recording_loadstore_0
              bitOffset: 25
              bitWidth: 1
              access: read-only
      - register:
          name: CORE_0_IRAM0_EXCEPTION_MONITOR_1
          description: ASSIST_DEBUG_CORE_0_IRAM0_EXCEPTION_MONITOR_1_REG
          addressOffset: 84
          size: 32
          fields:
            - name: CORE_0_IRAM0_RECORDING_ADDR_1
              description: reg_core_0_iram0_recording_addr_1
              bitOffset: 0
              bitWidth: 24
              access: read-only
            - name: CORE_0_IRAM0_RECORDING_WR_1
              description: reg_core_0_iram0_recording_wr_1
              bitOffset: 24
              bitWidth: 1
              access: read-only
            - name: CORE_0_IRAM0_RECORDING_LOADSTORE_1
              description: reg_core_0_iram0_recording_loadstore_1
              bitOffset: 25
              bitWidth: 1
              access: read-only
      - register:
          name: CORE_0_DRAM0_EXCEPTION_MONITOR_0
          description: ASSIST_DEBUG_CORE_0_DRAM0_EXCEPTION_MONITOR_0_REG
          addressOffset: 88
          size: 32
          fields:
            - name: CORE_0_DRAM0_RECORDING_ADDR_0
              description: reg_core_0_dram0_recording_addr_0
              bitOffset: 0
              bitWidth: 24
              access: read-only
            - name: CORE_0_DRAM0_RECORDING_WR_0
              description: reg_core_0_dram0_recording_wr_0
              bitOffset: 24
              bitWidth: 1
              access: read-only
            - name: CORE_0_DRAM0_RECORDING_BYTEEN_0
              description: reg_core_0_dram0_recording_byteen_0
              bitOffset: 25
              bitWidth: 4
              access: read-only
      - register:
          name: CORE_0_DRAM0_EXCEPTION_MONITOR_1
          description: ASSIST_DEBUG_CORE_0_DRAM0_EXCEPTION_MONITOR_1_REG
          addressOffset: 92
          size: 32
          fields:
            - name: CORE_0_DRAM0_RECORDING_PC_0
              description: reg_core_0_dram0_recording_pc_0
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: CORE_0_DRAM0_EXCEPTION_MONITOR_2
          description: ASSIST_DEBUG_CORE_0_DRAM0_EXCEPTION_MONITOR_1_REG
          addressOffset: 96
          size: 32
          fields:
            - name: CORE_0_DRAM0_RECORDING_ADDR_1
              description: reg_core_0_dram0_recording_addr_1
              bitOffset: 0
              bitWidth: 24
              access: read-only
            - name: CORE_0_DRAM0_RECORDING_WR_1
              description: reg_core_0_dram0_recording_wr_1
              bitOffset: 24
              bitWidth: 1
              access: read-only
            - name: CORE_0_DRAM0_RECORDING_BYTEEN_1
              description: reg_core_0_dram0_recording_byteen_1
              bitOffset: 25
              bitWidth: 4
              access: read-only
      - register:
          name: CORE_0_DRAM0_EXCEPTION_MONITOR_3
          description: ASSIST_DEBUG_CORE_0_DRAM0_EXCEPTION_MONITOR_3_REG
          addressOffset: 100
          size: 32
          fields:
            - name: CORE_0_DRAM0_RECORDING_PC_1
              description: reg_core_0_dram0_recording_pc_1
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: CORE_X_IRAM0_DRAM0_EXCEPTION_MONITOR_0
          description: ASSIST_DEBUG_CORE_X_IRAM0_DRAM0_EXCEPTION_MONITOR_0_REG
          addressOffset: 104
          size: 32
          fields:
            - name: CORE_X_IRAM0_DRAM0_LIMIT_CYCLE_0
              description: reg_core_x_iram0_dram0_limit_cycle_0
              bitOffset: 0
              bitWidth: 20
              access: read-write
      - register:
          name: CORE_X_IRAM0_DRAM0_EXCEPTION_MONITOR_1
          description: ASSIST_DEBUG_CORE_X_IRAM0_DRAM0_EXCEPTION_MONITOR_1_REG
          addressOffset: 108
          size: 32
          fields:
            - name: CORE_X_IRAM0_DRAM0_LIMIT_CYCLE_1
              description: reg_core_x_iram0_dram0_limit_cycle_1
              bitOffset: 0
              bitWidth: 20
              access: read-write
      - register:
          name: LOG_SETTING
          description: ASSIST_DEBUG_LOG_SETTING
          addressOffset: 112
          size: 32
          resetValue: 128
          fields:
            - name: LOG_ENA
              description: reg_log_ena
              bitOffset: 0
              bitWidth: 3
              access: read-write
            - name: LOG_MODE
              description: reg_log_mode
              bitOffset: 3
              bitWidth: 4
              access: read-write
            - name: LOG_MEM_LOOP_ENABLE
              description: reg_log_mem_loop_enable
              bitOffset: 7
              bitWidth: 1
              access: read-write
      - register:
          name: LOG_DATA_0
          description: ASSIST_DEBUG_LOG_DATA_0_REG
          addressOffset: 116
          size: 32
          fields:
            - name: LOG_DATA_0
              description: reg_log_data_0
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: LOG_DATA_MASK
          description: ASSIST_DEBUG_LOG_DATA_MASK_REG
          addressOffset: 120
          size: 32
          fields:
            - name: LOG_DATA_SIZE
              description: reg_log_data_size
              bitOffset: 0
              bitWidth: 16
              access: read-write
      - register:
          name: LOG_MIN
          description: ASSIST_DEBUG_LOG_MIN_REG
          addressOffset: 124
          size: 32
          fields:
            - name: LOG_MIN
              description: reg_log_min
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: LOG_MAX
          description: ASSIST_DEBUG_LOG_MAX_REG
          addressOffset: 128
          size: 32
          fields:
            - name: LOG_MAX
              description: reg_log_max
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: LOG_MEM_START
          description: ASSIST_DEBUG_LOG_MEM_START_REG
          addressOffset: 132
          size: 32
          fields:
            - name: LOG_MEM_START
              description: reg_log_mem_start
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: LOG_MEM_END
          description: ASSIST_DEBUG_LOG_MEM_END_REG
          addressOffset: 136
          size: 32
          fields:
            - name: LOG_MEM_END
              description: reg_log_mem_end
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: LOG_MEM_WRITING_ADDR
          description: ASSIST_DEBUG_LOG_MEM_WRITING_ADDR_REG
          addressOffset: 140
          size: 32
          fields:
            - name: LOG_MEM_WRITING_ADDR
              description: reg_log_mem_writing_addr
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: LOG_MEM_FULL_FLAG
          description: ASSIST_DEBUG_LOG_MEM_FULL_FLAG_REG
          addressOffset: 144
          size: 32
          fields:
            - name: LOG_MEM_FULL_FLAG
              description: reg_log_mem_full_flag
              bitOffset: 0
              bitWidth: 1
              access: read-only
            - name: CLR_LOG_MEM_FULL_FLAG
              description: reg_clr_log_mem_full_flag
              bitOffset: 1
              bitWidth: 1
              access: read-write
      - register:
          name: C0RE_0_LASTPC_BEFORE_EXCEPTION
          description: ASSIST_DEBUG_C0RE_0_LASTPC_BEFORE_EXCEPTION
          addressOffset: 148
          size: 32
          fields:
            - name: CORE_0_LASTPC_BEFORE_EXC
              description: reg_core_0_lastpc_before_exc
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: C0RE_0_DEBUG_MODE
          description: ASSIST_DEBUG_C0RE_0_DEBUG_MODE
          addressOffset: 152
          size: 32
          fields:
            - name: CORE_0_DEBUG_MODE
              description: reg_core_0_debug_mode
              bitOffset: 0
              bitWidth: 1
              access: read-only
            - name: CORE_0_DEBUG_MODULE_ACTIVE
              description: reg_core_0_debug_module_active
              bitOffset: 1
              bitWidth: 1
              access: read-only
      - register:
          name: DATE
          description: ASSIST_DEBUG_DATE_REG
          addressOffset: 508
          size: 32
          resetValue: 33587216
          fields:
            - name: ASSIST_DEBUG_DATE
              description: reg_assist_debug_date
              bitOffset: 0
              bitWidth: 28
              access: read-write
  - name: BB
    description: BB Peripheral
    groupName: BB
    baseAddress: 1610731520
    addressBlock:
      - offset: 0
        size: 4
        usage: registers
    registers:
      - register:
          name: BBPD_CTRL
          description: Baseband control register
          addressOffset: 84
          size: 32
          fields:
            - name: DC_EST_FORCE_PD
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: DC_EST_FORCE_PU
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: FFT_FORCE_PD
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: FFT_FORCE_PU
              bitOffset: 3
              bitWidth: 1
              access: read-write
  - name: DMA
    description: DMA (Direct Memory Access) Controller
    groupName: DMA
    baseAddress: 1610870784
    addressBlock:
      - offset: 0
        size: 372
        usage: registers
    interrupt:
      - name: DMA_CH0
        value: 44
      - name: DMA_CH1
        value: 45
      - name: DMA_CH2
        value: 46
      - name: DMA_APBPERI_PMS
        value: 55
    registers:
      - cluster:
          dim: 3
          dimIncrement: 16
          dimIndex: "0,1,2"
          name: INT_CH%s
          description: "Cluster INT_CH%s, containing INT_RAW_CH?, INT_ST_CH?, INT_ENA_CH?, INT_CLR_CH?"
          addressOffset: 0
          children:
            - register:
                name: RAW
                description: DMA_INT_RAW_CH0_REG.
                addressOffset: 0
                size: 32
                fields:
                  - name: IN_DONE
                    description: The raw interrupt bit turns to high level when the last data pointed by one inlink descriptor has been received for Rx channel 0.
                    bitOffset: 0
                    bitWidth: 1
                    access: read-write
                  - name: IN_SUC_EOF
                    description: "The raw interrupt bit turns to high level when the last data pointed by one inlink descriptor has been received for Rx channel 0. For UHCI0, the raw interrupt bit turns to high level when the last data pointed by one inlink descriptor has been received and no data error is detected for Rx channel 0."
                    bitOffset: 1
                    bitWidth: 1
                    access: read-write
                  - name: IN_ERR_EOF
                    description: "The raw interrupt bit turns to high level when data error is detected only in the case that the peripheral is UHCI0 for Rx channel 0. For other peripherals, this raw interrupt is reserved."
                    bitOffset: 2
                    bitWidth: 1
                    access: read-write
                  - name: OUT_DONE
                    description: The raw interrupt bit turns to high level when the last data pointed by one outlink descriptor has been transmitted to peripherals for Tx channel 0.
                    bitOffset: 3
                    bitWidth: 1
                    access: read-write
                  - name: OUT_EOF
                    description: The raw interrupt bit turns to high level when the last data pointed by one outlink descriptor has been read from memory for Tx channel 0.
                    bitOffset: 4
                    bitWidth: 1
                    access: read-write
                  - name: IN_DSCR_ERR
                    description: "The raw interrupt bit turns to high level when detecting inlink descriptor error, including owner error, the second and third word error of inlink descriptor for Rx channel 0."
                    bitOffset: 5
                    bitWidth: 1
                    access: read-write
                  - name: OUT_DSCR_ERR
                    description: "The raw interrupt bit turns to high level when detecting outlink descriptor error, including owner error, the second and third word error of outlink descriptor for Tx channel 0."
                    bitOffset: 6
                    bitWidth: 1
                    access: read-write
                  - name: IN_DSCR_EMPTY
                    description: "The raw interrupt bit turns to high level when Rx buffer pointed by inlink is full and receiving data is not completed, but there is no more inlink for Rx channel 0."
                    bitOffset: 7
                    bitWidth: 1
                    access: read-write
                  - name: OUT_TOTAL_EOF
                    description: The raw interrupt bit turns to high level when data corresponding a outlink (includes one link descriptor or few link descriptors) is transmitted out for Tx channel 0.
                    bitOffset: 8
                    bitWidth: 1
                    access: read-write
                  - name: INFIFO_OVF
                    description: This raw interrupt bit turns to high level when level 1 fifo of Rx channel 0 is overflow.
                    bitOffset: 9
                    bitWidth: 1
                    access: read-write
                  - name: INFIFO_UDF
                    description: This raw interrupt bit turns to high level when level 1 fifo of Rx channel 0 is underflow.
                    bitOffset: 10
                    bitWidth: 1
                    access: read-write
                  - name: OUTFIFO_OVF
                    description: This raw interrupt bit turns to high level when level 1 fifo of Tx channel 0 is overflow.
                    bitOffset: 11
                    bitWidth: 1
                    access: read-write
                  - name: OUTFIFO_UDF
                    description: This raw interrupt bit turns to high level when level 1 fifo of Tx channel 0 is underflow.
                    bitOffset: 12
                    bitWidth: 1
                    access: read-write
            - register:
                name: ST
                description: DMA_INT_ST_CH0_REG.
                addressOffset: 4
                size: 32
                fields:
                  - name: IN_DONE
                    description: The raw interrupt status bit for the IN_DONE_CH_INT interrupt.
                    bitOffset: 0
                    bitWidth: 1
                    access: read-only
                  - name: IN_SUC_EOF
                    description: The raw interrupt status bit for the IN_SUC_EOF_CH_INT interrupt.
                    bitOffset: 1
                    bitWidth: 1
                    access: read-only
                  - name: IN_ERR_EOF
                    description: The raw interrupt status bit for the IN_ERR_EOF_CH_INT interrupt.
                    bitOffset: 2
                    bitWidth: 1
                    access: read-only
                  - name: OUT_DONE
                    description: The raw interrupt status bit for the OUT_DONE_CH_INT interrupt.
                    bitOffset: 3
                    bitWidth: 1
                    access: read-only
                  - name: OUT_EOF
                    description: The raw interrupt status bit for the OUT_EOF_CH_INT interrupt.
                    bitOffset: 4
                    bitWidth: 1
                    access: read-only
                  - name: IN_DSCR_ERR
                    description: The raw interrupt status bit for the IN_DSCR_ERR_CH_INT interrupt.
                    bitOffset: 5
                    bitWidth: 1
                    access: read-only
                  - name: OUT_DSCR_ERR
                    description: The raw interrupt status bit for the OUT_DSCR_ERR_CH_INT interrupt.
                    bitOffset: 6
                    bitWidth: 1
                    access: read-only
                  - name: IN_DSCR_EMPTY
                    description: The raw interrupt status bit for the IN_DSCR_EMPTY_CH_INT interrupt.
                    bitOffset: 7
                    bitWidth: 1
                    access: read-only
                  - name: OUT_TOTAL_EOF
                    description: The raw interrupt status bit for the OUT_TOTAL_EOF_CH_INT interrupt.
                    bitOffset: 8
                    bitWidth: 1
                    access: read-only
                  - name: INFIFO_OVF
                    description: The raw interrupt status bit for the INFIFO_OVF_L1_CH_INT interrupt.
                    bitOffset: 9
                    bitWidth: 1
                    access: read-only
                  - name: INFIFO_UDF
                    description: The raw interrupt status bit for the INFIFO_UDF_L1_CH_INT interrupt.
                    bitOffset: 10
                    bitWidth: 1
                    access: read-only
                  - name: OUTFIFO_OVF
                    description: The raw interrupt status bit for the OUTFIFO_OVF_L1_CH_INT interrupt.
                    bitOffset: 11
                    bitWidth: 1
                    access: read-only
                  - name: OUTFIFO_UDF
                    description: The raw interrupt status bit for the OUTFIFO_UDF_L1_CH_INT interrupt.
                    bitOffset: 12
                    bitWidth: 1
                    access: read-only
            - register:
                name: ENA
                description: DMA_INT_ENA_CH0_REG.
                addressOffset: 8
                size: 32
                fields:
                  - name: IN_DONE
                    description: The interrupt enable bit for the IN_DONE_CH_INT interrupt.
                    bitOffset: 0
                    bitWidth: 1
                    access: read-write
                  - name: IN_SUC_EOF
                    description: The interrupt enable bit for the IN_SUC_EOF_CH_INT interrupt.
                    bitOffset: 1
                    bitWidth: 1
                    access: read-write
                  - name: IN_ERR_EOF
                    description: The interrupt enable bit for the IN_ERR_EOF_CH_INT interrupt.
                    bitOffset: 2
                    bitWidth: 1
                    access: read-write
                  - name: OUT_DONE
                    description: The interrupt enable bit for the OUT_DONE_CH_INT interrupt.
                    bitOffset: 3
                    bitWidth: 1
                    access: read-write
                  - name: OUT_EOF
                    description: The interrupt enable bit for the OUT_EOF_CH_INT interrupt.
                    bitOffset: 4
                    bitWidth: 1
                    access: read-write
                  - name: IN_DSCR_ERR
                    description: The interrupt enable bit for the IN_DSCR_ERR_CH_INT interrupt.
                    bitOffset: 5
                    bitWidth: 1
                    access: read-write
                  - name: OUT_DSCR_ERR
                    description: The interrupt enable bit for the OUT_DSCR_ERR_CH_INT interrupt.
                    bitOffset: 6
                    bitWidth: 1
                    access: read-write
                  - name: IN_DSCR_EMPTY
                    description: The interrupt enable bit for the IN_DSCR_EMPTY_CH_INT interrupt.
                    bitOffset: 7
                    bitWidth: 1
                    access: read-write
                  - name: OUT_TOTAL_EOF
                    description: The interrupt enable bit for the OUT_TOTAL_EOF_CH_INT interrupt.
                    bitOffset: 8
                    bitWidth: 1
                    access: read-write
                  - name: INFIFO_OVF
                    description: The interrupt enable bit for the INFIFO_OVF_L1_CH_INT interrupt.
                    bitOffset: 9
                    bitWidth: 1
                    access: read-write
                  - name: INFIFO_UDF
                    description: The interrupt enable bit for the INFIFO_UDF_L1_CH_INT interrupt.
                    bitOffset: 10
                    bitWidth: 1
                    access: read-write
                  - name: OUTFIFO_OVF
                    description: The interrupt enable bit for the OUTFIFO_OVF_L1_CH_INT interrupt.
                    bitOffset: 11
                    bitWidth: 1
                    access: read-write
                  - name: OUTFIFO_UDF
                    description: The interrupt enable bit for the OUTFIFO_UDF_L1_CH_INT interrupt.
                    bitOffset: 12
                    bitWidth: 1
                    access: read-write
            - register:
                name: CLR
                description: DMA_INT_CLR_CH0_REG.
                addressOffset: 12
                size: 32
                fields:
                  - name: IN_DONE
                    description: Set this bit to clear the IN_DONE_CH_INT interrupt.
                    bitOffset: 0
                    bitWidth: 1
                    access: write-only
                  - name: IN_SUC_EOF
                    description: Set this bit to clear the IN_SUC_EOF_CH_INT interrupt.
                    bitOffset: 1
                    bitWidth: 1
                    access: write-only
                  - name: IN_ERR_EOF
                    description: Set this bit to clear the IN_ERR_EOF_CH_INT interrupt.
                    bitOffset: 2
                    bitWidth: 1
                    access: write-only
                  - name: OUT_DONE
                    description: Set this bit to clear the OUT_DONE_CH_INT interrupt.
                    bitOffset: 3
                    bitWidth: 1
                    access: write-only
                  - name: OUT_EOF
                    description: Set this bit to clear the OUT_EOF_CH_INT interrupt.
                    bitOffset: 4
                    bitWidth: 1
                    access: write-only
                  - name: IN_DSCR_ERR
                    description: Set this bit to clear the IN_DSCR_ERR_CH_INT interrupt.
                    bitOffset: 5
                    bitWidth: 1
                    access: write-only
                  - name: OUT_DSCR_ERR
                    description: Set this bit to clear the OUT_DSCR_ERR_CH_INT interrupt.
                    bitOffset: 6
                    bitWidth: 1
                    access: write-only
                  - name: IN_DSCR_EMPTY
                    description: Set this bit to clear the IN_DSCR_EMPTY_CH_INT interrupt.
                    bitOffset: 7
                    bitWidth: 1
                    access: write-only
                  - name: OUT_TOTAL_EOF
                    description: Set this bit to clear the OUT_TOTAL_EOF_CH_INT interrupt.
                    bitOffset: 8
                    bitWidth: 1
                    access: write-only
                  - name: INFIFO_OVF
                    description: Set this bit to clear the INFIFO_OVF_L1_CH_INT interrupt.
                    bitOffset: 9
                    bitWidth: 1
                    access: write-only
                  - name: INFIFO_UDF
                    description: Set this bit to clear the INFIFO_UDF_L1_CH_INT interrupt.
                    bitOffset: 10
                    bitWidth: 1
                    access: write-only
                  - name: OUTFIFO_OVF
                    description: Set this bit to clear the OUTFIFO_OVF_L1_CH_INT interrupt.
                    bitOffset: 11
                    bitWidth: 1
                    access: write-only
                  - name: OUTFIFO_UDF
                    description: Set this bit to clear the OUTFIFO_UDF_L1_CH_INT interrupt.
                    bitOffset: 12
                    bitWidth: 1
                    access: write-only
      - register:
          name: AHB_TEST
          description: DMA_AHB_TEST_REG.
          addressOffset: 64
          size: 32
          fields:
            - name: AHB_TESTMODE
              description: reserved
              bitOffset: 0
              bitWidth: 3
              access: read-write
            - name: AHB_TESTADDR
              description: reserved
              bitOffset: 4
              bitWidth: 2
              access: read-write
      - register:
          name: MISC_CONF
          description: DMA_MISC_CONF_REG.
          addressOffset: 68
          size: 32
          fields:
            - name: AHBM_RST_INTER
              description: "Set this bit, then clear this bit to reset the internal ahb FSM."
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: ARB_PRI_DIS
              description: Set this bit to disable priority arbitration function.
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: CLK_EN
              description: reg_clk_en
              bitOffset: 3
              bitWidth: 1
              access: read-write
      - register:
          name: DATE
          description: DMA_DATE_REG.
          addressOffset: 72
          size: 32
          resetValue: 33587792
          fields:
            - name: DATE
              description: register version.
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - cluster:
          dim: 3
          dimIncrement: 192
          dimIndex: "0,1,2"
          name: CH%s
          description: "Cluster CH%s, containing IN_CONF0_CH?, IN_CONF1_CH?, INFIFO_STATUS_CH?, IN_POP_CH?, IN_LINK_CH?, IN_STATE_CH?, IN_SUC_EOF_DES_ADDR_CH?, IN_ERR_EOF_DES_ADDR_CH?, IN_DSCR_CH?, IN_DSCR_BF0_CH?, IN_DSCR_BF1_CH?, IN_PRI_CH?, IN_PERI_SEL_CH?, OUT_CONF0_CH?, OUT_CONF1_CH?, OUTFIFO_STATUS_CH?, OUT_PUSH_CH?, OUT_LINK_CH?, OUT_STATE_CH?, OUT_EOF_DES_ADDR_CH?, OUT_EOF_BFR_DES_ADDR_CH?, OUT_DSCR_CH?, OUT_DSCR_BF0_CH?, OUT_DSCR_BF1_CH?, OUT_PRI_CH?, OUT_PERI_SEL_CH?"
          addressOffset: 112
          children:
            - register:
                name: IN_CONF0
                description: DMA_IN_CONF0_CH0_REG.
                addressOffset: 0
                size: 32
                fields:
                  - name: IN_RST
                    description: This bit is used to reset DMA channel 0 Rx FSM and Rx FIFO pointer.
                    bitOffset: 0
                    bitWidth: 1
                    access: read-write
                  - name: IN_LOOP_TEST
                    description: reserved
                    bitOffset: 1
                    bitWidth: 1
                    access: read-write
                  - name: INDSCR_BURST_EN
                    description: Set this bit to 1 to enable INCR burst transfer for Rx channel 0 reading link descriptor when accessing internal SRAM.
                    bitOffset: 2
                    bitWidth: 1
                    access: read-write
                  - name: IN_DATA_BURST_EN
                    description: Set this bit to 1 to enable INCR burst transfer for Rx channel 0 receiving data when accessing internal SRAM.
                    bitOffset: 3
                    bitWidth: 1
                    access: read-write
                  - name: MEM_TRANS_EN
                    description: Set this bit 1 to enable automatic transmitting data from memory to memory via DMA.
                    bitOffset: 4
                    bitWidth: 1
                    access: read-write
            - register:
                name: IN_CONF1
                description: DMA_IN_CONF1_CH0_REG.
                addressOffset: 4
                size: 32
                fields:
                  - name: IN_CHECK_OWNER
                    description: Set this bit to enable checking the owner attribute of the link descriptor.
                    bitOffset: 12
                    bitWidth: 1
                    access: read-write
            - register:
                name: INFIFO_STATUS
                description: DMA_INFIFO_STATUS_CH0_REG.
                addressOffset: 8
                size: 32
                resetValue: 125829123
                fields:
                  - name: INFIFO_FULL
                    description: L1 Rx FIFO full signal for Rx channel 0.
                    bitOffset: 0
                    bitWidth: 1
                    access: read-only
                  - name: INFIFO_EMPTY
                    description: L1 Rx FIFO empty signal for Rx channel 0.
                    bitOffset: 1
                    bitWidth: 1
                    access: read-only
                  - name: INFIFO_CNT
                    description: The register stores the byte number of the data in L1 Rx FIFO for Rx channel 0.
                    bitOffset: 2
                    bitWidth: 6
                    access: read-only
                  - name: IN_REMAIN_UNDER_1B
                    description: reserved
                    bitOffset: 23
                    bitWidth: 1
                    access: read-only
                  - name: IN_REMAIN_UNDER_2B
                    description: reserved
                    bitOffset: 24
                    bitWidth: 1
                    access: read-only
                  - name: IN_REMAIN_UNDER_3B
                    description: reserved
                    bitOffset: 25
                    bitWidth: 1
                    access: read-only
                  - name: IN_REMAIN_UNDER_4B
                    description: reserved
                    bitOffset: 26
                    bitWidth: 1
                    access: read-only
                  - name: IN_BUF_HUNGRY
                    description: reserved
                    bitOffset: 27
                    bitWidth: 1
                    access: read-only
            - register:
                name: IN_POP
                description: DMA_IN_POP_CH0_REG.
                addressOffset: 12
                size: 32
                resetValue: 2048
                fields:
                  - name: INFIFO_RDATA
                    description: This register stores the data popping from DMA FIFO.
                    bitOffset: 0
                    bitWidth: 12
                    access: read-only
                  - name: INFIFO_POP
                    description: Set this bit to pop data from DMA FIFO.
                    bitOffset: 12
                    bitWidth: 1
                    access: read-write
            - register:
                name: IN_LINK
                description: DMA_IN_LINK_CH0_REG.
                addressOffset: 16
                size: 32
                resetValue: 17825792
                fields:
                  - name: INLINK_ADDR
                    description: "This register stores the 20 least significant bits of the first inlink descriptor's address."
                    bitOffset: 0
                    bitWidth: 20
                    access: read-write
                  - name: INLINK_AUTO_RET
                    description: "Set this bit to return to current inlink descriptor's address, when there are some errors in current receiving data."
                    bitOffset: 20
                    bitWidth: 1
                    access: read-write
                  - name: INLINK_STOP
                    description: Set this bit to stop dealing with the inlink descriptors.
                    bitOffset: 21
                    bitWidth: 1
                    access: read-write
                  - name: INLINK_START
                    description: Set this bit to start dealing with the inlink descriptors.
                    bitOffset: 22
                    bitWidth: 1
                    access: read-write
                  - name: INLINK_RESTART
                    description: Set this bit to mount a new inlink descriptor.
                    bitOffset: 23
                    bitWidth: 1
                    access: read-write
                  - name: INLINK_PARK
                    description: "1: the inlink descriptor's FSM is in idle state.  0: the inlink descriptor's FSM is working."
                    bitOffset: 24
                    bitWidth: 1
                    access: read-only
            - register:
                name: IN_STATE
                description: DMA_IN_STATE_CH0_REG.
                addressOffset: 20
                size: 32
                fields:
                  - name: INLINK_DSCR_ADDR
                    description: "This register stores the current inlink descriptor's address."
                    bitOffset: 0
                    bitWidth: 18
                    access: read-only
                  - name: IN_DSCR_STATE
                    description: reserved
                    bitOffset: 18
                    bitWidth: 2
                    access: read-only
                  - name: IN_STATE
                    description: reserved
                    bitOffset: 20
                    bitWidth: 3
                    access: read-only
            - register:
                name: IN_SUC_EOF_DES_ADDR
                description: DMA_IN_SUC_EOF_DES_ADDR_CH0_REG.
                addressOffset: 24
                size: 32
                fields:
                  - name: IN_SUC_EOF_DES_ADDR
                    description: This register stores the address of the inlink descriptor when the EOF bit in this descriptor is 1.
                    bitOffset: 0
                    bitWidth: 32
                    access: read-only
            - register:
                name: IN_ERR_EOF_DES_ADDR
                description: DMA_IN_ERR_EOF_DES_ADDR_CH0_REG.
                addressOffset: 28
                size: 32
                fields:
                  - name: IN_ERR_EOF_DES_ADDR
                    description: This register stores the address of the inlink descriptor when there are some errors in current receiving data. Only used when peripheral is UHCI0.
                    bitOffset: 0
                    bitWidth: 32
                    access: read-only
            - register:
                name: IN_DSCR
                description: DMA_IN_DSCR_CH0_REG.
                addressOffset: 32
                size: 32
                fields:
                  - name: INLINK_DSCR
                    description: The address of the current inlink descriptor x.
                    bitOffset: 0
                    bitWidth: 32
                    access: read-only
            - register:
                name: IN_DSCR_BF0
                description: DMA_IN_DSCR_BF0_CH0_REG.
                addressOffset: 36
                size: 32
                fields:
                  - name: INLINK_DSCR_BF0
                    description: The address of the last inlink descriptor x-1.
                    bitOffset: 0
                    bitWidth: 32
                    access: read-only
            - register:
                name: IN_DSCR_BF1
                description: DMA_IN_DSCR_BF1_CH0_REG.
                addressOffset: 40
                size: 32
                fields:
                  - name: INLINK_DSCR_BF1
                    description: The address of the second-to-last inlink descriptor x-2.
                    bitOffset: 0
                    bitWidth: 32
                    access: read-only
            - register:
                name: IN_PRI
                description: DMA_IN_PRI_CH0_REG.
                addressOffset: 44
                size: 32
                fields:
                  - name: RX_PRI
                    description: "The priority of Rx channel 0. The larger of the value, the higher of the priority."
                    bitOffset: 0
                    bitWidth: 4
                    access: read-write
            - register:
                name: IN_PERI_SEL
                description: DMA_IN_PERI_SEL_CH0_REG.
                addressOffset: 48
                size: 32
                resetValue: 63
                fields:
                  - name: PERI_IN_SEL
                    description: "This register is used to select peripheral for Rx channel 0. 0:SPI2. 1: reserved. 2: UHCI0. 3: I2S0. 4: reserved. 5: reserved. 6: AES. 7: SHA. 8: ADC_DAC."
                    bitOffset: 0
                    bitWidth: 6
                    access: read-write
            - register:
                name: OUT_CONF0
                description: DMA_OUT_CONF0_CH0_REG.
                addressOffset: 96
                size: 32
                resetValue: 8
                fields:
                  - name: OUT_RST
                    description: This bit is used to reset DMA channel 0 Tx FSM and Tx FIFO pointer.
                    bitOffset: 0
                    bitWidth: 1
                    access: read-write
                  - name: OUT_LOOP_TEST
                    description: reserved
                    bitOffset: 1
                    bitWidth: 1
                    access: read-write
                  - name: OUT_AUTO_WRBACK
                    description: Set this bit to enable automatic outlink-writeback when all the data in tx buffer has been transmitted.
                    bitOffset: 2
                    bitWidth: 1
                    access: read-write
                  - name: OUT_EOF_MODE
                    description: "EOF flag generation mode when transmitting data. 1: EOF flag for Tx channel 0 is generated when data need to transmit has been popped from FIFO in DMA"
                    bitOffset: 3
                    bitWidth: 1
                    access: read-write
                  - name: OUTDSCR_BURST_EN
                    description: Set this bit to 1 to enable INCR burst transfer for Tx channel 0 reading link descriptor when accessing internal SRAM.
                    bitOffset: 4
                    bitWidth: 1
                    access: read-write
                  - name: OUT_DATA_BURST_EN
                    description: Set this bit to 1 to enable INCR burst transfer for Tx channel 0 transmitting data when accessing internal SRAM.
                    bitOffset: 5
                    bitWidth: 1
                    access: read-write
            - register:
                name: OUT_CONF1
                description: DMA_OUT_CONF1_CH0_REG.
                addressOffset: 100
                size: 32
                fields:
                  - name: OUT_CHECK_OWNER
                    description: Set this bit to enable checking the owner attribute of the link descriptor.
                    bitOffset: 12
                    bitWidth: 1
                    access: read-write
            - register:
                name: OUTFIFO_STATUS
                description: DMA_OUTFIFO_STATUS_CH0_REG.
                addressOffset: 104
                size: 32
                resetValue: 125829122
                fields:
                  - name: OUTFIFO_FULL
                    description: L1 Tx FIFO full signal for Tx channel 0.
                    bitOffset: 0
                    bitWidth: 1
                    access: read-only
                  - name: OUTFIFO_EMPTY
                    description: L1 Tx FIFO empty signal for Tx channel 0.
                    bitOffset: 1
                    bitWidth: 1
                    access: read-only
                  - name: OUTFIFO_CNT
                    description: The register stores the byte number of the data in L1 Tx FIFO for Tx channel 0.
                    bitOffset: 2
                    bitWidth: 6
                    access: read-only
                  - name: OUT_REMAIN_UNDER_1B
                    description: reserved
                    bitOffset: 23
                    bitWidth: 1
                    access: read-only
                  - name: OUT_REMAIN_UNDER_2B
                    description: reserved
                    bitOffset: 24
                    bitWidth: 1
                    access: read-only
                  - name: OUT_REMAIN_UNDER_3B
                    description: reserved
                    bitOffset: 25
                    bitWidth: 1
                    access: read-only
                  - name: OUT_REMAIN_UNDER_4B
                    description: reserved
                    bitOffset: 26
                    bitWidth: 1
                    access: read-only
            - register:
                name: OUT_PUSH
                description: DMA_OUT_PUSH_CH0_REG.
                addressOffset: 108
                size: 32
                fields:
                  - name: OUTFIFO_WDATA
                    description: This register stores the data that need to be pushed into DMA FIFO.
                    bitOffset: 0
                    bitWidth: 9
                    access: read-write
                  - name: OUTFIFO_PUSH
                    description: Set this bit to push data into DMA FIFO.
                    bitOffset: 9
                    bitWidth: 1
                    access: read-write
            - register:
                name: OUT_LINK
                description: DMA_OUT_LINK_CH0_REG.
                addressOffset: 112
                size: 32
                resetValue: 8388608
                fields:
                  - name: OUTLINK_ADDR
                    description: "This register stores the 20 least significant bits of the first outlink descriptor's address."
                    bitOffset: 0
                    bitWidth: 20
                    access: read-write
                  - name: OUTLINK_STOP
                    description: Set this bit to stop dealing with the outlink descriptors.
                    bitOffset: 20
                    bitWidth: 1
                    access: read-write
                  - name: OUTLINK_START
                    description: Set this bit to start dealing with the outlink descriptors.
                    bitOffset: 21
                    bitWidth: 1
                    access: read-write
                  - name: OUTLINK_RESTART
                    description: Set this bit to restart a new outlink from the last address.
                    bitOffset: 22
                    bitWidth: 1
                    access: read-write
                  - name: OUTLINK_PARK
                    description: "1: the outlink descriptor's FSM is in idle state.  0: the outlink descriptor's FSM is working."
                    bitOffset: 23
                    bitWidth: 1
                    access: read-only
            - register:
                name: OUT_STATE
                description: DMA_OUT_STATE_CH0_REG.
                addressOffset: 116
                size: 32
                fields:
                  - name: OUTLINK_DSCR_ADDR
                    description: "This register stores the current outlink descriptor's address."
                    bitOffset: 0
                    bitWidth: 18
                    access: read-only
                  - name: OUT_DSCR_STATE
                    description: reserved
                    bitOffset: 18
                    bitWidth: 2
                    access: read-only
                  - name: OUT_STATE
                    description: reserved
                    bitOffset: 20
                    bitWidth: 3
                    access: read-only
            - register:
                name: OUT_EOF_DES_ADDR
                description: DMA_OUT_EOF_DES_ADDR_CH0_REG.
                addressOffset: 120
                size: 32
                fields:
                  - name: OUT_EOF_DES_ADDR
                    description: This register stores the address of the outlink descriptor when the EOF bit in this descriptor is 1.
                    bitOffset: 0
                    bitWidth: 32
                    access: read-only
            - register:
                name: OUT_EOF_BFR_DES_ADDR
                description: DMA_OUT_EOF_BFR_DES_ADDR_CH0_REG.
                addressOffset: 124
                size: 32
                fields:
                  - name: OUT_EOF_BFR_DES_ADDR
                    description: This register stores the address of the outlink descriptor before the last outlink descriptor.
                    bitOffset: 0
                    bitWidth: 32
                    access: read-only
            - register:
                name: OUT_DSCR
                description: DMA_OUT_DSCR_CH0_REG.
                addressOffset: 128
                size: 32
                fields:
                  - name: OUTLINK_DSCR
                    description: The address of the current outlink descriptor y.
                    bitOffset: 0
                    bitWidth: 32
                    access: read-only
            - register:
                name: OUT_DSCR_BF0
                description: DMA_OUT_DSCR_BF0_CH0_REG.
                addressOffset: 132
                size: 32
                fields:
                  - name: OUTLINK_DSCR_BF0
                    description: The address of the last outlink descriptor y-1.
                    bitOffset: 0
                    bitWidth: 32
                    access: read-only
            - register:
                name: OUT_DSCR_BF1
                description: DMA_OUT_DSCR_BF1_CH0_REG.
                addressOffset: 136
                size: 32
                fields:
                  - name: OUTLINK_DSCR_BF1
                    description: The address of the second-to-last inlink descriptor x-2.
                    bitOffset: 0
                    bitWidth: 32
                    access: read-only
            - register:
                name: OUT_PRI
                description: DMA_OUT_PRI_CH0_REG.
                addressOffset: 140
                size: 32
                fields:
                  - name: TX_PRI
                    description: "The priority of Tx channel 0. The larger of the value, the higher of the priority."
                    bitOffset: 0
                    bitWidth: 4
                    access: read-write
            - register:
                name: OUT_PERI_SEL
                description: DMA_OUT_PERI_SEL_CH0_REG.
                addressOffset: 144
                size: 32
                resetValue: 63
                fields:
                  - name: PERI_OUT_SEL
                    description: "This register is used to select peripheral for Tx channel 0. 0:SPI2. 1: reserved. 2: UHCI0. 3: I2S0. 4: reserved. 5: reserved. 6: AES. 7: SHA. 8: ADC_DAC."
                    bitOffset: 0
                    bitWidth: 6
                    access: read-write
  - name: DS
    description: Digital Signature
    groupName: DS
    baseAddress: 1610862592
    addressBlock:
      - offset: 0
        size: 4236
        usage: registers
    registers:
      - register:
          dim: 128
          dimIncrement: 4
          name: "Y_MEM[%s]"
          description: memory that stores Y
          addressOffset: 0
          size: 32
      - register:
          dim: 128
          dimIncrement: 4
          name: "M_MEM[%s]"
          description: memory that stores M
          addressOffset: 512
          size: 32
      - register:
          dim: 128
          dimIncrement: 4
          name: "RB_MEM[%s]"
          description: memory that stores Rb
          addressOffset: 1024
          size: 32
      - register:
          dim: 12
          dimIncrement: 4
          name: "BOX_MEM[%s]"
          description: memory that stores BOX
          addressOffset: 1536
          size: 32
      - register:
          dim: 128
          dimIncrement: 4
          name: "X_MEM[%s]"
          description: memory that stores X
          addressOffset: 2048
          size: 32
      - register:
          dim: 128
          dimIncrement: 4
          name: "Z_MEM[%s]"
          description: memory that stores Z
          addressOffset: 2560
          size: 32
      - register:
          name: SET_START
          description: DS start control register
          addressOffset: 3584
          size: 32
          fields:
            - name: SET_START
              description: set this bit to start DS operation.
              bitOffset: 0
              bitWidth: 1
              access: write-only
      - register:
          name: SET_CONTINUE
          description: DS continue control register
          addressOffset: 3588
          size: 32
          fields:
            - name: SET_CONTINUE
              description: set this bit to continue DS operation.
              bitOffset: 0
              bitWidth: 1
              access: write-only
      - register:
          name: SET_FINISH
          description: DS finish control register
          addressOffset: 3592
          size: 32
          fields:
            - name: SET_FINISH
              description: Set this bit to finish DS process.
              bitOffset: 0
              bitWidth: 1
              access: write-only
      - register:
          name: QUERY_BUSY
          description: DS query busy register
          addressOffset: 3596
          size: 32
          fields:
            - name: QUERY_BUSY
              description: "digital signature state. 1'b0: idle, 1'b1: busy"
              bitOffset: 0
              bitWidth: 1
              access: read-only
      - register:
          name: QUERY_KEY_WRONG
          description: DS query key-wrong counter register
          addressOffset: 3600
          size: 32
          fields:
            - name: QUERY_KEY_WRONG
              description: digital signature key wrong counter
              bitOffset: 0
              bitWidth: 4
              access: read-only
      - register:
          name: QUERY_CHECK
          description: DS query check result register
          addressOffset: 3604
          size: 32
          fields:
            - name: MD_ERROR
              description: "MD checkout result. 1'b0: MD check pass, 1'b1: MD check fail"
              bitOffset: 0
              bitWidth: 1
              access: read-only
            - name: PADDING_BAD
              description: "padding checkout result. 1'b0: a good padding, 1'b1: a bad padding"
              bitOffset: 1
              bitWidth: 1
              access: read-only
      - register:
          name: DATE
          description: DS version control register
          addressOffset: 3616
          size: 32
          resetValue: 538969624
          fields:
            - name: DATE
              description: ds version information
              bitOffset: 0
              bitWidth: 30
              access: read-write
      - register:
          dim: 4
          dimIncrement: 4
          name: IV_MEM%s
          description: IV block data
          addressOffset: 1584
          size: 32
  - name: EFUSE
    description: eFuse Controller
    groupName: EFUSE
    baseAddress: 1610647552
    addressBlock:
      - offset: 0
        size: 460
        usage: registers
    interrupt:
      - name: EFUSE
        value: 24
    registers:
      - register:
          name: PGM_DATA0
          description: Register 0 that stores data to be programmed.
          addressOffset: 0
          size: 32
          fields:
            - name: PGM_DATA_0
              description: The content of the 0th 32-bit data to be programmed.
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: PGM_DATA1
          description: Register 1 that stores data to be programmed.
          addressOffset: 4
          size: 32
          fields:
            - name: PGM_DATA_1
              description: The content of the 1st 32-bit data to be programmed.
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: PGM_DATA2
          description: Register 2 that stores data to be programmed.
          addressOffset: 8
          size: 32
          fields:
            - name: PGM_DATA_2
              description: The content of the 2nd 32-bit data to be programmed.
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: PGM_DATA3
          description: Register 3 that stores data to be programmed.
          addressOffset: 12
          size: 32
          fields:
            - name: PGM_DATA_3
              description: The content of the 3rd 32-bit data to be programmed.
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: PGM_DATA4
          description: Register 4 that stores data to be programmed.
          addressOffset: 16
          size: 32
          fields:
            - name: PGM_DATA_4
              description: The content of the 4th 32-bit data to be programmed.
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: PGM_DATA5
          description: Register 5 that stores data to be programmed.
          addressOffset: 20
          size: 32
          fields:
            - name: PGM_DATA_5
              description: The content of the 5th 32-bit data to be programmed.
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: PGM_DATA6
          description: Register 6 that stores data to be programmed.
          addressOffset: 24
          size: 32
          fields:
            - name: PGM_DATA_6
              description: The content of the 6th 32-bit data to be programmed.
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: PGM_DATA7
          description: Register 7 that stores data to be programmed.
          addressOffset: 28
          size: 32
          fields:
            - name: PGM_DATA_7
              description: The content of the 7th 32-bit data to be programmed.
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: PGM_CHECK_VALUE0
          description: Register 0 that stores the RS code to be programmed.
          addressOffset: 32
          size: 32
          fields:
            - name: PGM_RS_DATA_0
              description: The content of the 0th 32-bit RS code to be programmed.
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: PGM_CHECK_VALUE1
          description: Register 1 that stores the RS code to be programmed.
          addressOffset: 36
          size: 32
          fields:
            - name: PGM_RS_DATA_1
              description: The content of the 1st 32-bit RS code to be programmed.
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: PGM_CHECK_VALUE2
          description: Register 2 that stores the RS code to be programmed.
          addressOffset: 40
          size: 32
          fields:
            - name: PGM_RS_DATA_2
              description: The content of the 2nd 32-bit RS code to be programmed.
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: RD_WR_DIS
          description: BLOCK0 data register 0.
          addressOffset: 44
          size: 32
          fields:
            - name: WR_DIS
              description: Disable programming of individual eFuses.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: RD_REPEAT_DATA0
          description: BLOCK0 data register 1.
          addressOffset: 48
          size: 32
          fields:
            - name: RD_DIS
              description: Set this bit to disable reading from BlOCK4-10.
              bitOffset: 0
              bitWidth: 7
              access: read-only
            - name: DIS_RTC_RAM_BOOT
              description: Set this bit to disable boot from RTC RAM.
              bitOffset: 7
              bitWidth: 1
              access: read-only
            - name: DIS_ICACHE
              description: Set this bit to disable Icache.
              bitOffset: 8
              bitWidth: 1
              access: read-only
            - name: DIS_USB_JTAG
              description: Set this bit to disable function of usb switch to jtag in module of usb device.
              bitOffset: 9
              bitWidth: 1
              access: read-only
            - name: DIS_DOWNLOAD_ICACHE
              description: "Set this bit to disable Icache in download mode (boot_mode[3:0] is 0, 1, 2, 3, 6, 7)."
              bitOffset: 10
              bitWidth: 1
              access: read-only
            - name: DIS_USB_DEVICE
              description: Set this bit to disable usb device.
              bitOffset: 11
              bitWidth: 1
              access: read-only
            - name: DIS_FORCE_DOWNLOAD
              description: Set this bit to disable the function that forces chip into download mode.
              bitOffset: 12
              bitWidth: 1
              access: read-only
            - name: RPT4_RESERVED6
              description: Reserved (used for four backups method).
              bitOffset: 13
              bitWidth: 1
              access: read-only
            - name: DIS_CAN
              description: Set this bit to disable CAN function.
              bitOffset: 14
              bitWidth: 1
              access: read-only
            - name: JTAG_SEL_ENABLE
              description: Set this bit to enable selection between usb_to_jtag and pad_to_jtag through strapping gpio10 when both reg_dis_usb_jtag and reg_dis_pad_jtag are equal to 0.
              bitOffset: 15
              bitWidth: 1
              access: read-only
            - name: SOFT_DIS_JTAG
              description: Set these bits to disable JTAG in the soft way (odd number 1 means disable ). JTAG can be enabled in HMAC module.
              bitOffset: 16
              bitWidth: 3
              access: read-only
            - name: DIS_PAD_JTAG
              description: Set this bit to disable JTAG in the hard way. JTAG is disabled permanently.
              bitOffset: 19
              bitWidth: 1
              access: read-only
            - name: DIS_DOWNLOAD_MANUAL_ENCRYPT
              description: Set this bit to disable flash encryption when in download boot modes.
              bitOffset: 20
              bitWidth: 1
              access: read-only
            - name: USB_DREFH
              description: "Controls single-end input threshold vrefh, 1.76 V to 2 V with step of 80 mV, stored in eFuse."
              bitOffset: 21
              bitWidth: 2
              access: read-only
            - name: USB_DREFL
              description: "Controls single-end input threshold vrefl, 0.8 V to 1.04 V with step of 80 mV, stored in eFuse."
              bitOffset: 23
              bitWidth: 2
              access: read-only
            - name: USB_EXCHG_PINS
              description: Set this bit to exchange USB D+ and D- pins.
              bitOffset: 25
              bitWidth: 1
              access: read-only
            - name: VDD_SPI_AS_GPIO
              description: Set this bit to vdd spi pin function as gpio.
              bitOffset: 26
              bitWidth: 1
              access: read-only
            - name: BTLC_GPIO_ENABLE
              description: Enable btlc gpio.
              bitOffset: 27
              bitWidth: 2
              access: read-only
            - name: POWERGLITCH_EN
              description: Set this bit to enable power glitch function.
              bitOffset: 29
              bitWidth: 1
              access: read-only
            - name: POWER_GLITCH_DSENSE
              description: Sample delay configuration of power glitch.
              bitOffset: 30
              bitWidth: 2
              access: read-only
      - register:
          name: RD_REPEAT_DATA1
          description: BLOCK0 data register 2.
          addressOffset: 52
          size: 32
          fields:
            - name: RPT4_RESERVED2
              description: Reserved (used for four backups method).
              bitOffset: 0
              bitWidth: 16
              access: read-only
            - name: WDT_DELAY_SEL
              description: "Selects RTC watchdog timeout threshold, in unit of slow clock cycle. 0: 40000. 1: 80000. 2: 160000. 3:320000."
              bitOffset: 16
              bitWidth: 2
              access: read-only
            - name: SPI_BOOT_CRYPT_CNT
              description: "Set this bit to enable SPI boot encrypt/decrypt. Odd number of 1: enable. even number of 1: disable."
              bitOffset: 18
              bitWidth: 3
              access: read-only
            - name: SECURE_BOOT_KEY_REVOKE0
              description: Set this bit to enable revoking first secure boot key.
              bitOffset: 21
              bitWidth: 1
              access: read-only
            - name: SECURE_BOOT_KEY_REVOKE1
              description: Set this bit to enable revoking second secure boot key.
              bitOffset: 22
              bitWidth: 1
              access: read-only
            - name: SECURE_BOOT_KEY_REVOKE2
              description: Set this bit to enable revoking third secure boot key.
              bitOffset: 23
              bitWidth: 1
              access: read-only
            - name: KEY_PURPOSE_0
              description: Purpose of Key0.
              bitOffset: 24
              bitWidth: 4
              access: read-only
            - name: KEY_PURPOSE_1
              description: Purpose of Key1.
              bitOffset: 28
              bitWidth: 4
              access: read-only
      - register:
          name: RD_REPEAT_DATA2
          description: BLOCK0 data register 3.
          addressOffset: 56
          size: 32
          fields:
            - name: KEY_PURPOSE_2
              description: Purpose of Key2.
              bitOffset: 0
              bitWidth: 4
              access: read-only
            - name: KEY_PURPOSE_3
              description: Purpose of Key3.
              bitOffset: 4
              bitWidth: 4
              access: read-only
            - name: KEY_PURPOSE_4
              description: Purpose of Key4.
              bitOffset: 8
              bitWidth: 4
              access: read-only
            - name: KEY_PURPOSE_5
              description: Purpose of Key5.
              bitOffset: 12
              bitWidth: 4
              access: read-only
            - name: RPT4_RESERVED3
              description: Reserved (used for four backups method).
              bitOffset: 16
              bitWidth: 4
              access: read-only
            - name: SECURE_BOOT_EN
              description: Set this bit to enable secure boot.
              bitOffset: 20
              bitWidth: 1
              access: read-only
            - name: SECURE_BOOT_AGGRESSIVE_REVOKE
              description: Set this bit to enable revoking aggressive secure boot.
              bitOffset: 21
              bitWidth: 1
              access: read-only
            - name: RPT4_RESERVED0
              description: Reserved (used for four backups method).
              bitOffset: 22
              bitWidth: 6
              access: read-only
            - name: FLASH_TPUW
              description: "Configures flash waiting time after power-up, in unit of ms. If the value is less than 15, the waiting time is the configurable value; Otherwise, the waiting time is twice the configurable value."
              bitOffset: 28
              bitWidth: 4
              access: read-only
      - register:
          name: RD_REPEAT_DATA3
          description: BLOCK0 data register 4.
          addressOffset: 60
          size: 32
          fields:
            - name: DIS_DOWNLOAD_MODE
              description: "Set this bit to disable download mode (boot_mode[3:0] = 0, 1, 2, 3, 6, 7)."
              bitOffset: 0
              bitWidth: 1
              access: read-only
            - name: DIS_LEGACY_SPI_BOOT
              description: "Set this bit to disable Legacy SPI boot mode (boot_mode[3:0] = 4)."
              bitOffset: 1
              bitWidth: 1
              access: read-only
            - name: UART_PRINT_CHANNEL
              description: "Selectes the default UART print channel. 0: UART0. 1: UART1."
              bitOffset: 2
              bitWidth: 1
              access: read-only
            - name: FLASH_ECC_MODE
              description: "Set ECC mode in ROM, 0: ROM would Enable Flash ECC 16to18 byte mode. 1:ROM would use 16to17 byte mode."
              bitOffset: 3
              bitWidth: 1
              access: read-only
            - name: DIS_USB_DOWNLOAD_MODE
              description: Set this bit to disable UART download mode through USB.
              bitOffset: 4
              bitWidth: 1
              access: read-only
            - name: ENABLE_SECURITY_DOWNLOAD
              description: Set this bit to enable secure UART download mode.
              bitOffset: 5
              bitWidth: 1
              access: read-only
            - name: UART_PRINT_CONTROL
              description: "Set the default UARTboot message output mode. 00: Enabled. 01: Enabled when GPIO8 is low at reset. 10: Enabled when GPIO8 is high at reset. 11:disabled."
              bitOffset: 6
              bitWidth: 2
              access: read-only
            - name: PIN_POWER_SELECTION
              description: "GPIO33-GPIO37 power supply selection in ROM code. 0: VDD3P3_CPU. 1: VDD_SPI."
              bitOffset: 8
              bitWidth: 1
              access: read-only
            - name: FLASH_TYPE
              description: "Set the maximum lines of SPI flash. 0: four lines. 1: eight lines."
              bitOffset: 9
              bitWidth: 1
              access: read-only
            - name: FLASH_PAGE_SIZE
              description: Set Flash page size.
              bitOffset: 10
              bitWidth: 2
              access: read-only
            - name: FLASH_ECC_EN
              description: Set 1 to enable ECC for flash boot.
              bitOffset: 12
              bitWidth: 1
              access: read-only
            - name: FORCE_SEND_RESUME
              description: Set this bit to force ROM code to send a resume command during SPI boot.
              bitOffset: 13
              bitWidth: 1
              access: read-only
            - name: SECURE_VERSION
              description: Secure version (used by ESP-IDF anti-rollback feature).
              bitOffset: 14
              bitWidth: 16
              access: read-only
            - name: RPT4_RESERVED1
              description: Reserved (used for four backups method).
              bitOffset: 30
              bitWidth: 2
              access: read-only
      - register:
          name: RD_REPEAT_DATA4
          description: BLOCK0 data register 5.
          addressOffset: 64
          size: 32
          fields:
            - name: RPT4_RESERVED4
              description: Reserved (used for four backups method).
              bitOffset: 0
              bitWidth: 24
              access: read-only
      - register:
          name: RD_MAC_SPI_SYS_0
          description: BLOCK1 data register 0.
          addressOffset: 68
          size: 32
          fields:
            - name: MAC_0
              description: Stores the low 32 bits of MAC address.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: RD_MAC_SPI_SYS_1
          description: BLOCK1 data register 1.
          addressOffset: 72
          size: 32
          fields:
            - name: MAC_1
              description: Stores the high 16 bits of MAC address.
              bitOffset: 0
              bitWidth: 16
              access: read-only
            - name: SPI_PAD_CONF_0
              description: Stores the zeroth part of SPI_PAD_CONF.
              bitOffset: 16
              bitWidth: 16
              access: read-only
      - register:
          name: RD_MAC_SPI_SYS_2
          description: BLOCK1 data register 2.
          addressOffset: 76
          size: 32
          fields:
            - name: SPI_PAD_CONF_1
              description: Stores the first part of SPI_PAD_CONF.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: RD_MAC_SPI_SYS_3
          description: BLOCK1 data register 3.
          addressOffset: 80
          size: 32
          fields:
            - name: SPI_PAD_CONF_2
              description: Stores the second part of SPI_PAD_CONF.
              bitOffset: 0
              bitWidth: 18
              access: read-only
            - name: SYS_DATA_PART0_0
              description: Stores the fist 14 bits of the zeroth part of system data.
              bitOffset: 18
              bitWidth: 14
              access: read-only
      - register:
          name: RD_MAC_SPI_SYS_4
          description: BLOCK1 data register 4.
          addressOffset: 84
          size: 32
          fields:
            - name: SYS_DATA_PART0_1
              description: Stores the fist 32 bits of the zeroth part of system data.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: RD_MAC_SPI_SYS_5
          description: BLOCK1 data register 5.
          addressOffset: 88
          size: 32
          fields:
            - name: SYS_DATA_PART0_2
              description: Stores the second 32 bits of the zeroth part of system data.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: RD_SYS_PART1_DATA0
          description: Register 0 of BLOCK2 (system).
          addressOffset: 92
          size: 32
          fields:
            - name: SYS_DATA_PART1_0
              description: Stores the zeroth 32 bits of the first part of system data.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: RD_SYS_PART1_DATA1
          description: Register 1 of BLOCK2 (system).
          addressOffset: 96
          size: 32
          fields:
            - name: SYS_DATA_PART1_1
              description: Stores the first 32 bits of the first part of system data.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: RD_SYS_PART1_DATA2
          description: Register 2 of BLOCK2 (system).
          addressOffset: 100
          size: 32
          fields:
            - name: SYS_DATA_PART1_2
              description: Stores the second 32 bits of the first part of system data.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: RD_SYS_PART1_DATA3
          description: Register 3 of BLOCK2 (system).
          addressOffset: 104
          size: 32
          fields:
            - name: SYS_DATA_PART1_3
              description: Stores the third 32 bits of the first part of system data.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: RD_SYS_PART1_DATA4
          description: Register 4 of BLOCK2 (system).
          addressOffset: 108
          size: 32
          fields:
            - name: SYS_DATA_PART1_4
              description: Stores the fourth 32 bits of the first part of system data.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: RD_SYS_PART1_DATA5
          description: Register 5 of BLOCK2 (system).
          addressOffset: 112
          size: 32
          fields:
            - name: SYS_DATA_PART1_5
              description: Stores the fifth 32 bits of the first part of system data.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: RD_SYS_PART1_DATA6
          description: Register 6 of BLOCK2 (system).
          addressOffset: 116
          size: 32
          fields:
            - name: SYS_DATA_PART1_6
              description: Stores the sixth 32 bits of the first part of system data.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: RD_SYS_PART1_DATA7
          description: Register 7 of BLOCK2 (system).
          addressOffset: 120
          size: 32
          fields:
            - name: SYS_DATA_PART1_7
              description: Stores the seventh 32 bits of the first part of system data.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: RD_USR_DATA0
          description: Register 0 of BLOCK3 (user).
          addressOffset: 124
          size: 32
          fields:
            - name: USR_DATA0
              description: Stores the zeroth 32 bits of BLOCK3 (user).
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: RD_USR_DATA1
          description: Register 1 of BLOCK3 (user).
          addressOffset: 128
          size: 32
          fields:
            - name: USR_DATA1
              description: Stores the first 32 bits of BLOCK3 (user).
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: RD_USR_DATA2
          description: Register 2 of BLOCK3 (user).
          addressOffset: 132
          size: 32
          fields:
            - name: USR_DATA2
              description: Stores the second 32 bits of BLOCK3 (user).
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: RD_USR_DATA3
          description: Register 3 of BLOCK3 (user).
          addressOffset: 136
          size: 32
          fields:
            - name: USR_DATA3
              description: Stores the third 32 bits of BLOCK3 (user).
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: RD_USR_DATA4
          description: Register 4 of BLOCK3 (user).
          addressOffset: 140
          size: 32
          fields:
            - name: USR_DATA4
              description: Stores the fourth 32 bits of BLOCK3 (user).
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: RD_USR_DATA5
          description: Register 5 of BLOCK3 (user).
          addressOffset: 144
          size: 32
          fields:
            - name: USR_DATA5
              description: Stores the fifth 32 bits of BLOCK3 (user).
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: RD_USR_DATA6
          description: Register 6 of BLOCK3 (user).
          addressOffset: 148
          size: 32
          fields:
            - name: USR_DATA6
              description: Stores the sixth 32 bits of BLOCK3 (user).
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: RD_USR_DATA7
          description: Register 7 of BLOCK3 (user).
          addressOffset: 152
          size: 32
          fields:
            - name: USR_DATA7
              description: Stores the seventh 32 bits of BLOCK3 (user).
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: RD_KEY0_DATA0
          description: Register 0 of BLOCK4 (KEY0).
          addressOffset: 156
          size: 32
          fields:
            - name: KEY0_DATA0
              description: Stores the zeroth 32 bits of KEY0.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: RD_KEY0_DATA1
          description: Register 1 of BLOCK4 (KEY0).
          addressOffset: 160
          size: 32
          fields:
            - name: KEY0_DATA1
              description: Stores the first 32 bits of KEY0.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: RD_KEY0_DATA2
          description: Register 2 of BLOCK4 (KEY0).
          addressOffset: 164
          size: 32
          fields:
            - name: KEY0_DATA2
              description: Stores the second 32 bits of KEY0.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: RD_KEY0_DATA3
          description: Register 3 of BLOCK4 (KEY0).
          addressOffset: 168
          size: 32
          fields:
            - name: KEY0_DATA3
              description: Stores the third 32 bits of KEY0.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: RD_KEY0_DATA4
          description: Register 4 of BLOCK4 (KEY0).
          addressOffset: 172
          size: 32
          fields:
            - name: KEY0_DATA4
              description: Stores the fourth 32 bits of KEY0.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: RD_KEY0_DATA5
          description: Register 5 of BLOCK4 (KEY0).
          addressOffset: 176
          size: 32
          fields:
            - name: KEY0_DATA5
              description: Stores the fifth 32 bits of KEY0.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: RD_KEY0_DATA6
          description: Register 6 of BLOCK4 (KEY0).
          addressOffset: 180
          size: 32
          fields:
            - name: KEY0_DATA6
              description: Stores the sixth 32 bits of KEY0.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: RD_KEY0_DATA7
          description: Register 7 of BLOCK4 (KEY0).
          addressOffset: 184
          size: 32
          fields:
            - name: KEY0_DATA7
              description: Stores the seventh 32 bits of KEY0.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: RD_KEY1_DATA0
          description: Register 0 of BLOCK5 (KEY1).
          addressOffset: 188
          size: 32
          fields:
            - name: KEY1_DATA0
              description: Stores the zeroth 32 bits of KEY1.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: RD_KEY1_DATA1
          description: Register 1 of BLOCK5 (KEY1).
          addressOffset: 192
          size: 32
          fields:
            - name: KEY1_DATA1
              description: Stores the first 32 bits of KEY1.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: RD_KEY1_DATA2
          description: Register 2 of BLOCK5 (KEY1).
          addressOffset: 196
          size: 32
          fields:
            - name: KEY1_DATA2
              description: Stores the second 32 bits of KEY1.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: RD_KEY1_DATA3
          description: Register 3 of BLOCK5 (KEY1).
          addressOffset: 200
          size: 32
          fields:
            - name: KEY1_DATA3
              description: Stores the third 32 bits of KEY1.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: RD_KEY1_DATA4
          description: Register 4 of BLOCK5 (KEY1).
          addressOffset: 204
          size: 32
          fields:
            - name: KEY1_DATA4
              description: Stores the fourth 32 bits of KEY1.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: RD_KEY1_DATA5
          description: Register 5 of BLOCK5 (KEY1).
          addressOffset: 208
          size: 32
          fields:
            - name: KEY1_DATA5
              description: Stores the fifth 32 bits of KEY1.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: RD_KEY1_DATA6
          description: Register 6 of BLOCK5 (KEY1).
          addressOffset: 212
          size: 32
          fields:
            - name: KEY1_DATA6
              description: Stores the sixth 32 bits of KEY1.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: RD_KEY1_DATA7
          description: Register 7 of BLOCK5 (KEY1).
          addressOffset: 216
          size: 32
          fields:
            - name: KEY1_DATA7
              description: Stores the seventh 32 bits of KEY1.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: RD_KEY2_DATA0
          description: Register 0 of BLOCK6 (KEY2).
          addressOffset: 220
          size: 32
          fields:
            - name: KEY2_DATA0
              description: Stores the zeroth 32 bits of KEY2.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: RD_KEY2_DATA1
          description: Register 1 of BLOCK6 (KEY2).
          addressOffset: 224
          size: 32
          fields:
            - name: KEY2_DATA1
              description: Stores the first 32 bits of KEY2.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: RD_KEY2_DATA2
          description: Register 2 of BLOCK6 (KEY2).
          addressOffset: 228
          size: 32
          fields:
            - name: KEY2_DATA2
              description: Stores the second 32 bits of KEY2.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: RD_KEY2_DATA3
          description: Register 3 of BLOCK6 (KEY2).
          addressOffset: 232
          size: 32
          fields:
            - name: KEY2_DATA3
              description: Stores the third 32 bits of KEY2.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: RD_KEY2_DATA4
          description: Register 4 of BLOCK6 (KEY2).
          addressOffset: 236
          size: 32
          fields:
            - name: KEY2_DATA4
              description: Stores the fourth 32 bits of KEY2.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: RD_KEY2_DATA5
          description: Register 5 of BLOCK6 (KEY2).
          addressOffset: 240
          size: 32
          fields:
            - name: KEY2_DATA5
              description: Stores the fifth 32 bits of KEY2.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: RD_KEY2_DATA6
          description: Register 6 of BLOCK6 (KEY2).
          addressOffset: 244
          size: 32
          fields:
            - name: KEY2_DATA6
              description: Stores the sixth 32 bits of KEY2.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: RD_KEY2_DATA7
          description: Register 7 of BLOCK6 (KEY2).
          addressOffset: 248
          size: 32
          fields:
            - name: KEY2_DATA7
              description: Stores the seventh 32 bits of KEY2.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: RD_KEY3_DATA0
          description: Register 0 of BLOCK7 (KEY3).
          addressOffset: 252
          size: 32
          fields:
            - name: KEY3_DATA0
              description: Stores the zeroth 32 bits of KEY3.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: RD_KEY3_DATA1
          description: Register 1 of BLOCK7 (KEY3).
          addressOffset: 256
          size: 32
          fields:
            - name: KEY3_DATA1
              description: Stores the first 32 bits of KEY3.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: RD_KEY3_DATA2
          description: Register 2 of BLOCK7 (KEY3).
          addressOffset: 260
          size: 32
          fields:
            - name: KEY3_DATA2
              description: Stores the second 32 bits of KEY3.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: RD_KEY3_DATA3
          description: Register 3 of BLOCK7 (KEY3).
          addressOffset: 264
          size: 32
          fields:
            - name: KEY3_DATA3
              description: Stores the third 32 bits of KEY3.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: RD_KEY3_DATA4
          description: Register 4 of BLOCK7 (KEY3).
          addressOffset: 268
          size: 32
          fields:
            - name: KEY3_DATA4
              description: Stores the fourth 32 bits of KEY3.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: RD_KEY3_DATA5
          description: Register 5 of BLOCK7 (KEY3).
          addressOffset: 272
          size: 32
          fields:
            - name: KEY3_DATA5
              description: Stores the fifth 32 bits of KEY3.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: RD_KEY3_DATA6
          description: Register 6 of BLOCK7 (KEY3).
          addressOffset: 276
          size: 32
          fields:
            - name: KEY3_DATA6
              description: Stores the sixth 32 bits of KEY3.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: RD_KEY3_DATA7
          description: Register 7 of BLOCK7 (KEY3).
          addressOffset: 280
          size: 32
          fields:
            - name: KEY3_DATA7
              description: Stores the seventh 32 bits of KEY3.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: RD_KEY4_DATA0
          description: Register 0 of BLOCK8 (KEY4).
          addressOffset: 284
          size: 32
          fields:
            - name: KEY4_DATA0
              description: Stores the zeroth 32 bits of KEY4.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: RD_KEY4_DATA1
          description: Register 1 of BLOCK8 (KEY4).
          addressOffset: 288
          size: 32
          fields:
            - name: KEY4_DATA1
              description: Stores the first 32 bits of KEY4.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: RD_KEY4_DATA2
          description: Register 2 of BLOCK8 (KEY4).
          addressOffset: 292
          size: 32
          fields:
            - name: KEY4_DATA2
              description: Stores the second 32 bits of KEY4.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: RD_KEY4_DATA3
          description: Register 3 of BLOCK8 (KEY4).
          addressOffset: 296
          size: 32
          fields:
            - name: KEY4_DATA3
              description: Stores the third 32 bits of KEY4.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: RD_KEY4_DATA4
          description: Register 4 of BLOCK8 (KEY4).
          addressOffset: 300
          size: 32
          fields:
            - name: KEY4_DATA4
              description: Stores the fourth 32 bits of KEY4.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: RD_KEY4_DATA5
          description: Register 5 of BLOCK8 (KEY4).
          addressOffset: 304
          size: 32
          fields:
            - name: KEY4_DATA5
              description: Stores the fifth 32 bits of KEY4.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: RD_KEY4_DATA6
          description: Register 6 of BLOCK8 (KEY4).
          addressOffset: 308
          size: 32
          fields:
            - name: KEY4_DATA6
              description: Stores the sixth 32 bits of KEY4.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: RD_KEY4_DATA7
          description: Register 7 of BLOCK8 (KEY4).
          addressOffset: 312
          size: 32
          fields:
            - name: KEY4_DATA7
              description: Stores the seventh 32 bits of KEY4.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: RD_KEY5_DATA0
          description: Register 0 of BLOCK9 (KEY5).
          addressOffset: 316
          size: 32
          fields:
            - name: KEY5_DATA0
              description: Stores the zeroth 32 bits of KEY5.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: RD_KEY5_DATA1
          description: Register 1 of BLOCK9 (KEY5).
          addressOffset: 320
          size: 32
          fields:
            - name: KEY5_DATA1
              description: Stores the first 32 bits of KEY5.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: RD_KEY5_DATA2
          description: Register 2 of BLOCK9 (KEY5).
          addressOffset: 324
          size: 32
          fields:
            - name: KEY5_DATA2
              description: Stores the second 32 bits of KEY5.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: RD_KEY5_DATA3
          description: Register 3 of BLOCK9 (KEY5).
          addressOffset: 328
          size: 32
          fields:
            - name: KEY5_DATA3
              description: Stores the third 32 bits of KEY5.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: RD_KEY5_DATA4
          description: Register 4 of BLOCK9 (KEY5).
          addressOffset: 332
          size: 32
          fields:
            - name: KEY5_DATA4
              description: Stores the fourth 32 bits of KEY5.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: RD_KEY5_DATA5
          description: Register 5 of BLOCK9 (KEY5).
          addressOffset: 336
          size: 32
          fields:
            - name: KEY5_DATA5
              description: Stores the fifth 32 bits of KEY5.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: RD_KEY5_DATA6
          description: Register 6 of BLOCK9 (KEY5).
          addressOffset: 340
          size: 32
          fields:
            - name: KEY5_DATA6
              description: Stores the sixth 32 bits of KEY5.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: RD_KEY5_DATA7
          description: Register 7 of BLOCK9 (KEY5).
          addressOffset: 344
          size: 32
          fields:
            - name: KEY5_DATA7
              description: Stores the seventh 32 bits of KEY5.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: RD_SYS_PART2_DATA0
          description: Register 0 of BLOCK10 (system).
          addressOffset: 348
          size: 32
          fields:
            - name: SYS_DATA_PART2_0
              description: Stores the 0th 32 bits of the 2nd part of system data.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: RD_SYS_PART2_DATA1
          description: Register 1 of BLOCK9 (KEY5).
          addressOffset: 352
          size: 32
          fields:
            - name: SYS_DATA_PART2_1
              description: Stores the 1st 32 bits of the 2nd part of system data.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: RD_SYS_PART2_DATA2
          description: Register 2 of BLOCK10 (system).
          addressOffset: 356
          size: 32
          fields:
            - name: SYS_DATA_PART2_2
              description: Stores the 2nd 32 bits of the 2nd part of system data.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: RD_SYS_PART2_DATA3
          description: Register 3 of BLOCK10 (system).
          addressOffset: 360
          size: 32
          fields:
            - name: SYS_DATA_PART2_3
              description: Stores the 3rd 32 bits of the 2nd part of system data.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: RD_SYS_PART2_DATA4
          description: Register 4 of BLOCK10 (system).
          addressOffset: 364
          size: 32
          fields:
            - name: SYS_DATA_PART2_4
              description: Stores the 4th 32 bits of the 2nd part of system data.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: RD_SYS_PART2_DATA5
          description: Register 5 of BLOCK10 (system).
          addressOffset: 368
          size: 32
          fields:
            - name: SYS_DATA_PART2_5
              description: Stores the 5th 32 bits of the 2nd part of system data.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: RD_SYS_PART2_DATA6
          description: Register 6 of BLOCK10 (system).
          addressOffset: 372
          size: 32
          fields:
            - name: SYS_DATA_PART2_6
              description: Stores the 6th 32 bits of the 2nd part of system data.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: RD_SYS_PART2_DATA7
          description: Register 7 of BLOCK10 (system).
          addressOffset: 376
          size: 32
          fields:
            - name: SYS_DATA_PART2_7
              description: Stores the 7th 32 bits of the 2nd part of system data.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: RD_REPEAT_ERR0
          description: Programming error record register 0 of BLOCK0.
          addressOffset: 380
          size: 32
          fields:
            - name: RD_DIS_ERR
              description: "If any bit in RD_DIS is 1, then it indicates a programming error."
              bitOffset: 0
              bitWidth: 7
              access: read-only
            - name: DIS_RTC_RAM_BOOT_ERR
              description: "If DIS_RTC_RAM_BOOT is 1, then it indicates a programming error."
              bitOffset: 7
              bitWidth: 1
              access: read-only
            - name: DIS_ICACHE_ERR
              description: "If DIS_ICACHE is 1, then it indicates a programming error."
              bitOffset: 8
              bitWidth: 1
              access: read-only
            - name: DIS_USB_JTAG_ERR
              description: "If DIS_USB_JTAG is 1, then it indicates a programming error."
              bitOffset: 9
              bitWidth: 1
              access: read-only
            - name: DIS_DOWNLOAD_ICACHE_ERR
              description: "If DIS_DOWNLOAD_ICACHE is 1, then it indicates a programming error."
              bitOffset: 10
              bitWidth: 1
              access: read-only
            - name: DIS_USB_DEVICE_ERR
              description: "If DIS_USB_DEVICE is 1, then it indicates a programming error."
              bitOffset: 11
              bitWidth: 1
              access: read-only
            - name: DIS_FORCE_DOWNLOAD_ERR
              description: "If DIS_FORCE_DOWNLOAD is 1, then it indicates a programming error."
              bitOffset: 12
              bitWidth: 1
              access: read-only
            - name: RPT4_RESERVED6_ERR
              description: Reserved.
              bitOffset: 13
              bitWidth: 1
              access: read-only
            - name: DIS_CAN_ERR
              description: "If DIS_CAN is 1, then it indicates a programming error."
              bitOffset: 14
              bitWidth: 1
              access: read-only
            - name: JTAG_SEL_ENABLE_ERR
              description: "If JTAG_SEL_ENABLE is 1, then it indicates a programming error."
              bitOffset: 15
              bitWidth: 1
              access: read-only
            - name: SOFT_DIS_JTAG_ERR
              description: "If SOFT_DIS_JTAG is 1, then it indicates a programming error."
              bitOffset: 16
              bitWidth: 3
              access: read-only
            - name: DIS_PAD_JTAG_ERR
              description: "If DIS_PAD_JTAG is 1, then it indicates a programming error."
              bitOffset: 19
              bitWidth: 1
              access: read-only
            - name: DIS_DOWNLOAD_MANUAL_ENCRYPT_ERR
              description: "If DIS_DOWNLOAD_MANUAL_ENCRYPT is 1, then it indicates a programming error."
              bitOffset: 20
              bitWidth: 1
              access: read-only
            - name: USB_DREFH_ERR
              description: "If any bit in USB_DREFH is 1, then it indicates a programming error."
              bitOffset: 21
              bitWidth: 2
              access: read-only
            - name: USB_DREFL_ERR
              description: "If any bit in USB_DREFL is 1, then it indicates a programming error."
              bitOffset: 23
              bitWidth: 2
              access: read-only
            - name: USB_EXCHG_PINS_ERR
              description: "If USB_EXCHG_PINS is 1, then it indicates a programming error."
              bitOffset: 25
              bitWidth: 1
              access: read-only
            - name: VDD_SPI_AS_GPIO_ERR
              description: "If VDD_SPI_AS_GPIO is 1, then it indicates a programming error."
              bitOffset: 26
              bitWidth: 1
              access: read-only
            - name: BTLC_GPIO_ENABLE_ERR
              description: "If any bit in BTLC_GPIO_ENABLE is 1, then it indicates a programming error."
              bitOffset: 27
              bitWidth: 2
              access: read-only
            - name: POWERGLITCH_EN_ERR
              description: "If POWERGLITCH_EN is 1, then it indicates a programming error."
              bitOffset: 29
              bitWidth: 1
              access: read-only
            - name: POWER_GLITCH_DSENSE_ERR
              description: "If any bit in POWER_GLITCH_DSENSE is 1, then it indicates a programming error."
              bitOffset: 30
              bitWidth: 2
              access: read-only
      - register:
          name: RD_REPEAT_ERR1
          description: Programming error record register 1 of BLOCK0.
          addressOffset: 384
          size: 32
          fields:
            - name: RPT4_RESERVED2_ERR
              description: Reserved.
              bitOffset: 0
              bitWidth: 16
              access: read-only
            - name: WDT_DELAY_SEL_ERR
              description: "If any bit in WDT_DELAY_SEL is 1, then it indicates a programming error."
              bitOffset: 16
              bitWidth: 2
              access: read-only
            - name: SPI_BOOT_CRYPT_CNT_ERR
              description: "If any bit in SPI_BOOT_CRYPT_CNT is 1, then it indicates a programming error."
              bitOffset: 18
              bitWidth: 3
              access: read-only
            - name: SECURE_BOOT_KEY_REVOKE0_ERR
              description: "If SECURE_BOOT_KEY_REVOKE0 is 1, then it indicates a programming error."
              bitOffset: 21
              bitWidth: 1
              access: read-only
            - name: SECURE_BOOT_KEY_REVOKE1_ERR
              description: "If SECURE_BOOT_KEY_REVOKE1 is 1, then it indicates a programming error."
              bitOffset: 22
              bitWidth: 1
              access: read-only
            - name: SECURE_BOOT_KEY_REVOKE2_ERR
              description: "If SECURE_BOOT_KEY_REVOKE2 is 1, then it indicates a programming error."
              bitOffset: 23
              bitWidth: 1
              access: read-only
            - name: KEY_PURPOSE_0_ERR
              description: "If any bit in KEY_PURPOSE_0 is 1, then it indicates a programming error."
              bitOffset: 24
              bitWidth: 4
              access: read-only
            - name: KEY_PURPOSE_1_ERR
              description: "If any bit in KEY_PURPOSE_1 is 1, then it indicates a programming error."
              bitOffset: 28
              bitWidth: 4
              access: read-only
      - register:
          name: RD_REPEAT_ERR2
          description: Programming error record register 2 of BLOCK0.
          addressOffset: 388
          size: 32
          fields:
            - name: KEY_PURPOSE_2_ERR
              description: "If any bit in KEY_PURPOSE_2 is 1, then it indicates a programming error."
              bitOffset: 0
              bitWidth: 4
              access: read-only
            - name: KEY_PURPOSE_3_ERR
              description: "If any bit in KEY_PURPOSE_3 is 1, then it indicates a programming error."
              bitOffset: 4
              bitWidth: 4
              access: read-only
            - name: KEY_PURPOSE_4_ERR
              description: "If any bit in KEY_PURPOSE_4 is 1, then it indicates a programming error."
              bitOffset: 8
              bitWidth: 4
              access: read-only
            - name: KEY_PURPOSE_5_ERR
              description: "If any bit in KEY_PURPOSE_5 is 1, then it indicates a programming error."
              bitOffset: 12
              bitWidth: 4
              access: read-only
            - name: RPT4_RESERVED3_ERR
              description: Reserved.
              bitOffset: 16
              bitWidth: 4
              access: read-only
            - name: SECURE_BOOT_EN_ERR
              description: "If SECURE_BOOT_EN is 1, then it indicates a programming error."
              bitOffset: 20
              bitWidth: 1
              access: read-only
            - name: SECURE_BOOT_AGGRESSIVE_REVOKE_ERR
              description: "If SECURE_BOOT_AGGRESSIVE_REVOKE is 1, then it indicates a programming error."
              bitOffset: 21
              bitWidth: 1
              access: read-only
            - name: RPT4_RESERVED0_ERR
              description: Reserved.
              bitOffset: 22
              bitWidth: 6
              access: read-only
            - name: FLASH_TPUW_ERR
              description: "If any bit in FLASH_TPUM is 1, then it indicates a programming error."
              bitOffset: 28
              bitWidth: 4
              access: read-only
      - register:
          name: RD_REPEAT_ERR3
          description: Programming error record register 3 of BLOCK0.
          addressOffset: 392
          size: 32
          fields:
            - name: DIS_DOWNLOAD_MODE_ERR
              description: "If DIS_DOWNLOAD_MODE is 1, then it indicates a programming error."
              bitOffset: 0
              bitWidth: 1
              access: read-only
            - name: DIS_LEGACY_SPI_BOOT_ERR
              description: "If DIS_LEGACY_SPI_BOOT is 1, then it indicates a programming error."
              bitOffset: 1
              bitWidth: 1
              access: read-only
            - name: UART_PRINT_CHANNEL_ERR
              description: "If UART_PRINT_CHANNEL is 1, then it indicates a programming error."
              bitOffset: 2
              bitWidth: 1
              access: read-only
            - name: FLASH_ECC_MODE_ERR
              description: "If FLASH_ECC_MODE is 1, then it indicates a programming error."
              bitOffset: 3
              bitWidth: 1
              access: read-only
            - name: DIS_USB_DOWNLOAD_MODE_ERR
              description: "If DIS_USB_DOWNLOAD_MODE is 1, then it indicates a programming error."
              bitOffset: 4
              bitWidth: 1
              access: read-only
            - name: ENABLE_SECURITY_DOWNLOAD_ERR
              description: "If ENABLE_SECURITY_DOWNLOAD is 1, then it indicates a programming error."
              bitOffset: 5
              bitWidth: 1
              access: read-only
            - name: UART_PRINT_CONTROL_ERR
              description: "If any bit in UART_PRINT_CONTROL is 1, then it indicates a programming error."
              bitOffset: 6
              bitWidth: 2
              access: read-only
            - name: PIN_POWER_SELECTION_ERR
              description: "If PIN_POWER_SELECTION is 1, then it indicates a programming error."
              bitOffset: 8
              bitWidth: 1
              access: read-only
            - name: FLASH_TYPE_ERR
              description: "If FLASH_TYPE is 1, then it indicates a programming error."
              bitOffset: 9
              bitWidth: 1
              access: read-only
            - name: FLASH_PAGE_SIZE_ERR
              description: "If any bits in FLASH_PAGE_SIZE is 1, then it indicates a programming error."
              bitOffset: 10
              bitWidth: 2
              access: read-only
            - name: FLASH_ECC_EN_ERR
              description: "If FLASH_ECC_EN_ERR is 1, then it indicates a programming error."
              bitOffset: 12
              bitWidth: 1
              access: read-only
            - name: FORCE_SEND_RESUME_ERR
              description: "If FORCE_SEND_RESUME is 1, then it indicates a programming error."
              bitOffset: 13
              bitWidth: 1
              access: read-only
            - name: SECURE_VERSION_ERR
              description: "If any bit in SECURE_VERSION is 1, then it indicates a programming error."
              bitOffset: 14
              bitWidth: 16
              access: read-only
            - name: RPT4_RESERVED1_ERR
              description: Reserved.
              bitOffset: 30
              bitWidth: 2
              access: read-only
      - register:
          name: RD_REPEAT_ERR4
          description: Programming error record register 4 of BLOCK0.
          addressOffset: 400
          size: 32
          fields:
            - name: RPT4_RESERVED4_ERR
              description: Reserved.
              bitOffset: 0
              bitWidth: 24
              access: read-only
      - register:
          name: RD_RS_ERR0
          description: Programming error record register 0 of BLOCK1-10.
          addressOffset: 448
          size: 32
          fields:
            - name: MAC_SPI_8M_ERR_NUM
              description: The value of this signal means the number of error bytes.
              bitOffset: 0
              bitWidth: 3
              access: read-only
            - name: MAC_SPI_8M_FAIL
              description: "0: Means no failure and that the data of MAC_SPI_8M is reliable 1: Means that programming user data failed and the number of error bytes is over 6."
              bitOffset: 3
              bitWidth: 1
              access: read-only
            - name: SYS_PART1_NUM
              description: The value of this signal means the number of error bytes.
              bitOffset: 4
              bitWidth: 3
              access: read-only
            - name: SYS_PART1_FAIL
              description: "0: Means no failure and that the data of system part1 is reliable 1: Means that programming user data failed and the number of error bytes is over 6."
              bitOffset: 7
              bitWidth: 1
              access: read-only
            - name: USR_DATA_ERR_NUM
              description: The value of this signal means the number of error bytes.
              bitOffset: 8
              bitWidth: 3
              access: read-only
            - name: USR_DATA_FAIL
              description: "0: Means no failure and that the user data is reliable 1: Means that programming user data failed and the number of error bytes is over 6."
              bitOffset: 11
              bitWidth: 1
              access: read-only
            - name: KEY0_ERR_NUM
              description: The value of this signal means the number of error bytes.
              bitOffset: 12
              bitWidth: 3
              access: read-only
            - name: KEY0_FAIL
              description: "0: Means no failure and that the data of key0 is reliable 1: Means that programming key0 failed and the number of error bytes is over 6."
              bitOffset: 15
              bitWidth: 1
              access: read-only
            - name: KEY1_ERR_NUM
              description: The value of this signal means the number of error bytes.
              bitOffset: 16
              bitWidth: 3
              access: read-only
            - name: KEY1_FAIL
              description: "0: Means no failure and that the data of key1 is reliable 1: Means that programming key1 failed and the number of error bytes is over 6."
              bitOffset: 19
              bitWidth: 1
              access: read-only
            - name: KEY2_ERR_NUM
              description: The value of this signal means the number of error bytes.
              bitOffset: 20
              bitWidth: 3
              access: read-only
            - name: KEY2_FAIL
              description: "0: Means no failure and that the data of key2 is reliable 1: Means that programming key2 failed and the number of error bytes is over 6."
              bitOffset: 23
              bitWidth: 1
              access: read-only
            - name: KEY3_ERR_NUM
              description: The value of this signal means the number of error bytes.
              bitOffset: 24
              bitWidth: 3
              access: read-only
            - name: KEY3_FAIL
              description: "0: Means no failure and that the data of key3 is reliable 1: Means that programming key3 failed and the number of error bytes is over 6."
              bitOffset: 27
              bitWidth: 1
              access: read-only
            - name: KEY4_ERR_NUM
              description: The value of this signal means the number of error bytes.
              bitOffset: 28
              bitWidth: 3
              access: read-only
            - name: KEY4_FAIL
              description: "0: Means no failure and that the data of key4 is reliable 1: Means that programming key4 failed and the number of error bytes is over 6."
              bitOffset: 31
              bitWidth: 1
              access: read-only
      - register:
          name: RD_RS_ERR1
          description: Programming error record register 1 of BLOCK1-10.
          addressOffset: 452
          size: 32
          fields:
            - name: KEY5_ERR_NUM
              description: The value of this signal means the number of error bytes.
              bitOffset: 0
              bitWidth: 3
              access: read-only
            - name: KEY5_FAIL
              description: "0: Means no failure and that the data of KEY5 is reliable 1: Means that programming user data failed and the number of error bytes is over 6."
              bitOffset: 3
              bitWidth: 1
              access: read-only
            - name: SYS_PART2_ERR_NUM
              description: The value of this signal means the number of error bytes.
              bitOffset: 4
              bitWidth: 3
              access: read-only
            - name: SYS_PART2_FAIL
              description: "0: Means no failure and that the data of system part2 is reliable 1: Means that programming user data failed and the number of error bytes is over 6."
              bitOffset: 7
              bitWidth: 1
              access: read-only
      - register:
          name: CLK
          description: eFuse clock configuration register.
          addressOffset: 456
          size: 32
          resetValue: 2
          fields:
            - name: EFUSE_MEM_FORCE_PD
              description: Set this bit to force eFuse SRAM into power-saving mode.
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: MEM_CLK_FORCE_ON
              description: Set this bit and force to activate clock signal of eFuse SRAM.
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: EFUSE_MEM_FORCE_PU
              description: Set this bit to force eFuse SRAM into working mode.
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: EN
              description: Set this bit and force to enable clock signal of eFuse memory.
              bitOffset: 16
              bitWidth: 1
              access: read-write
      - register:
          name: CONF
          description: eFuse operation mode configuration register.
          addressOffset: 460
          size: 32
          fields:
            - name: OP_CODE
              description: "0x5A5A: Operate programming command 0x5AA5: Operate read command."
              bitOffset: 0
              bitWidth: 16
              access: read-write
      - register:
          name: STATUS
          description: eFuse status register.
          addressOffset: 464
          size: 32
          fields:
            - name: STATE
              description: Indicates the state of the eFuse state machine.
              bitOffset: 0
              bitWidth: 4
              access: read-only
            - name: OTP_LOAD_SW
              description: The value of OTP_LOAD_SW.
              bitOffset: 4
              bitWidth: 1
              access: read-only
            - name: OTP_VDDQ_C_SYNC2
              description: The value of OTP_VDDQ_C_SYNC2.
              bitOffset: 5
              bitWidth: 1
              access: read-only
            - name: OTP_STROBE_SW
              description: The value of OTP_STROBE_SW.
              bitOffset: 6
              bitWidth: 1
              access: read-only
            - name: OTP_CSB_SW
              description: The value of OTP_CSB_SW.
              bitOffset: 7
              bitWidth: 1
              access: read-only
            - name: OTP_PGENB_SW
              description: The value of OTP_PGENB_SW.
              bitOffset: 8
              bitWidth: 1
              access: read-only
            - name: OTP_VDDQ_IS_SW
              description: The value of OTP_VDDQ_IS_SW.
              bitOffset: 9
              bitWidth: 1
              access: read-only
            - name: REPEAT_ERR_CNT
              description: Indicates the number of error bits during programming BLOCK0.
              bitOffset: 10
              bitWidth: 8
              access: read-only
      - register:
          name: CMD
          description: eFuse command register.
          addressOffset: 468
          size: 32
          fields:
            - name: READ_CMD
              description: Set this bit to send read command.
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: PGM_CMD
              description: Set this bit to send programming command.
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: BLK_NUM
              description: "The serial number of the block to be programmed. Value 0-10 corresponds to block number 0-10, respectively."
              bitOffset: 2
              bitWidth: 4
              access: read-write
      - register:
          name: INT_RAW
          description: eFuse raw interrupt register.
          addressOffset: 472
          size: 32
          fields:
            - name: READ_DONE_INT_RAW
              description: The raw bit signal for read_done interrupt.
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: PGM_DONE_INT_RAW
              description: The raw bit signal for pgm_done interrupt.
              bitOffset: 1
              bitWidth: 1
              access: read-write
      - register:
          name: INT_ST
          description: eFuse interrupt status register.
          addressOffset: 476
          size: 32
          fields:
            - name: READ_DONE_INT_ST
              description: The status signal for read_done interrupt.
              bitOffset: 0
              bitWidth: 1
              access: read-only
            - name: PGM_DONE_INT_ST
              description: The status signal for pgm_done interrupt.
              bitOffset: 1
              bitWidth: 1
              access: read-only
      - register:
          name: INT_ENA
          description: eFuse interrupt enable register.
          addressOffset: 480
          size: 32
          fields:
            - name: READ_DONE_INT_ENA
              description: The enable signal for read_done interrupt.
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: PGM_DONE_INT_ENA
              description: The enable signal for pgm_done interrupt.
              bitOffset: 1
              bitWidth: 1
              access: read-write
      - register:
          name: INT_CLR
          description: eFuse interrupt clear register.
          addressOffset: 484
          size: 32
          fields:
            - name: READ_DONE_INT_CLR
              description: The clear signal for read_done interrupt.
              bitOffset: 0
              bitWidth: 1
              access: write-only
            - name: PGM_DONE_INT_CLR
              description: The clear signal for pgm_done interrupt.
              bitOffset: 1
              bitWidth: 1
              access: write-only
      - register:
          name: DAC_CONF
          description: Controls the eFuse programming voltage.
          addressOffset: 488
          size: 32
          resetValue: 130588
          fields:
            - name: DAC_CLK_DIV
              description: Controls the division factor of the rising clock of the programming voltage.
              bitOffset: 0
              bitWidth: 8
              access: read-write
            - name: DAC_CLK_PAD_SEL
              description: "Don't care."
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: DAC_NUM
              description: Controls the rising period of the programming voltage.
              bitOffset: 9
              bitWidth: 8
              access: read-write
            - name: OE_CLR
              description: Reduces the power supply of the programming voltage.
              bitOffset: 17
              bitWidth: 1
              access: read-write
      - register:
          name: RD_TIM_CONF
          description: Configures read timing parameters.
          addressOffset: 492
          size: 32
          resetValue: 301989888
          fields:
            - name: READ_INIT_NUM
              description: Configures the initial read time of eFuse.
              bitOffset: 24
              bitWidth: 8
              access: read-write
      - register:
          name: WR_TIM_CONF1
          description: Configuration register 1 of eFuse programming timing parameters.
          addressOffset: 496
          size: 32
          resetValue: 2654208
          fields:
            - name: PWR_ON_NUM
              description: Configures the power up time for VDDQ.
              bitOffset: 8
              bitWidth: 16
              access: read-write
      - register:
          name: WR_TIM_CONF2
          description: Configuration register 2 of eFuse programming timing parameters.
          addressOffset: 500
          size: 32
          resetValue: 400
          fields:
            - name: PWR_OFF_NUM
              description: Configures the power outage time for VDDQ.
              bitOffset: 0
              bitWidth: 16
              access: read-write
      - register:
          name: DATE
          description: eFuse version register.
          addressOffset: 508
          size: 32
          resetValue: 33583616
          fields:
            - name: DATE
              description: Stores eFuse version.
              bitOffset: 0
              bitWidth: 28
              access: read-write
  - name: EXTMEM
    description: External Memory
    groupName: EXTMEM
    baseAddress: 1611415552
    addressBlock:
      - offset: 0
        size: 264
        usage: registers
    registers:
      - register:
          name: ICACHE_CTRL
          description: This description will be updated in the near future.
          addressOffset: 0
          size: 32
          fields:
            - name: ICACHE_ENABLE
              description: "The bit is used to activate the data cache. 0: disable, 1: enable"
              bitOffset: 0
              bitWidth: 1
              access: read-write
      - register:
          name: ICACHE_CTRL1
          description: This description will be updated in the near future.
          addressOffset: 4
          size: 32
          resetValue: 3
          fields:
            - name: ICACHE_SHUT_IBUS
              description: "The bit is used to disable core0 ibus, 0: enable, 1: disable"
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: ICACHE_SHUT_DBUS
              description: "The bit is used to disable core1 ibus, 0: enable, 1: disable"
              bitOffset: 1
              bitWidth: 1
              access: read-write
      - register:
          name: ICACHE_TAG_POWER_CTRL
          description: This description will be updated in the near future.
          addressOffset: 8
          size: 32
          resetValue: 5
          fields:
            - name: ICACHE_TAG_MEM_FORCE_ON
              description: "The bit is used to close clock gating of  icache tag memory. 1: close gating, 0: open clock gating."
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: ICACHE_TAG_MEM_FORCE_PD
              description: "The bit is used to power  icache tag memory down, 0: follow rtc_lslp, 1: power down"
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: ICACHE_TAG_MEM_FORCE_PU
              description: "The bit is used to power  icache tag memory up, 0: follow rtc_lslp, 1: power up"
              bitOffset: 2
              bitWidth: 1
              access: read-write
      - register:
          name: ICACHE_PRELOCK_CTRL
          description: This description will be updated in the near future.
          addressOffset: 12
          size: 32
          fields:
            - name: ICACHE_PRELOCK_SCT0_EN
              description: The bit is used to enable the first section of prelock function.
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: ICACHE_PRELOCK_SCT1_EN
              description: The bit is used to enable the second section of prelock function.
              bitOffset: 1
              bitWidth: 1
              access: read-write
      - register:
          name: ICACHE_PRELOCK_SCT0_ADDR
          description: This description will be updated in the near future.
          addressOffset: 16
          size: 32
          fields:
            - name: ICACHE_PRELOCK_SCT0_ADDR
              description: "The bits are used to configure the first start virtual address of data prelock, which is combined with ICACHE_PRELOCK_SCT0_SIZE_REG"
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: ICACHE_PRELOCK_SCT1_ADDR
          description: This description will be updated in the near future.
          addressOffset: 20
          size: 32
          fields:
            - name: ICACHE_PRELOCK_SCT1_ADDR
              description: "The bits are used to configure the second start virtual address of data prelock, which is combined with ICACHE_PRELOCK_SCT1_SIZE_REG"
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: ICACHE_PRELOCK_SCT_SIZE
          description: This description will be updated in the near future.
          addressOffset: 24
          size: 32
          fields:
            - name: ICACHE_PRELOCK_SCT1_SIZE
              description: "The bits are used to configure the second length of data locking, which is combined with ICACHE_PRELOCK_SCT1_ADDR_REG"
              bitOffset: 0
              bitWidth: 16
              access: read-write
            - name: ICACHE_PRELOCK_SCT0_SIZE
              description: "The bits are used to configure the first length of data locking, which is combined with ICACHE_PRELOCK_SCT0_ADDR_REG"
              bitOffset: 16
              bitWidth: 16
              access: read-write
      - register:
          name: ICACHE_LOCK_CTRL
          description: This description will be updated in the near future.
          addressOffset: 28
          size: 32
          resetValue: 4
          fields:
            - name: ICACHE_LOCK_ENA
              description: The bit is used to enable lock operation. It will be cleared by hardware after lock operation done.
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: ICACHE_UNLOCK_ENA
              description: The bit is used to enable unlock operation. It will be cleared by hardware after unlock operation done.
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: ICACHE_LOCK_DONE
              description: The bit is used to indicate unlock/lock operation is finished.
              bitOffset: 2
              bitWidth: 1
              access: read-only
      - register:
          name: ICACHE_LOCK_ADDR
          description: This description will be updated in the near future.
          addressOffset: 32
          size: 32
          fields:
            - name: ICACHE_LOCK_ADDR
              description: The bits are used to configure the start virtual address for lock operations. It should be combined with ICACHE_LOCK_SIZE_REG.
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: ICACHE_LOCK_SIZE
          description: This description will be updated in the near future.
          addressOffset: 36
          size: 32
          fields:
            - name: ICACHE_LOCK_SIZE
              description: The bits are used to configure the length for lock operations. The bits are the counts of cache block. It should be combined with ICACHE_LOCK_ADDR_REG.
              bitOffset: 0
              bitWidth: 16
              access: read-write
      - register:
          name: ICACHE_SYNC_CTRL
          description: This description will be updated in the near future.
          addressOffset: 40
          size: 32
          resetValue: 1
          fields:
            - name: ICACHE_INVALIDATE_ENA
              description: The bit is used to enable invalidate operation. It will be cleared by hardware after invalidate operation done.
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: ICACHE_SYNC_DONE
              description: The bit is used to indicate invalidate operation is finished.
              bitOffset: 1
              bitWidth: 1
              access: read-only
      - register:
          name: ICACHE_SYNC_ADDR
          description: This description will be updated in the near future.
          addressOffset: 44
          size: 32
          fields:
            - name: ICACHE_SYNC_ADDR
              description: The bits are used to configure the start virtual address for clean operations. It should be combined with ICACHE_SYNC_SIZE_REG.
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: ICACHE_SYNC_SIZE
          description: This description will be updated in the near future.
          addressOffset: 48
          size: 32
          fields:
            - name: ICACHE_SYNC_SIZE
              description: The bits are used to configure the length for sync operations. The bits are the counts of cache block. It should be combined with ICACHE_SYNC_ADDR_REG.
              bitOffset: 0
              bitWidth: 23
              access: read-write
      - register:
          name: ICACHE_PRELOAD_CTRL
          description: This description will be updated in the near future.
          addressOffset: 52
          size: 32
          resetValue: 2
          fields:
            - name: ICACHE_PRELOAD_ENA
              description: The bit is used to enable preload operation. It will be cleared by hardware after preload operation done.
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: ICACHE_PRELOAD_DONE
              description: The bit is used to indicate preload operation is finished.
              bitOffset: 1
              bitWidth: 1
              access: read-only
            - name: ICACHE_PRELOAD_ORDER
              description: "The bit is used to configure the direction of preload operation. 1: descending, 0: ascending."
              bitOffset: 2
              bitWidth: 1
              access: read-write
      - register:
          name: ICACHE_PRELOAD_ADDR
          description: This description will be updated in the near future.
          addressOffset: 56
          size: 32
          fields:
            - name: ICACHE_PRELOAD_ADDR
              description: The bits are used to configure the start virtual address for preload operation. It should be combined with ICACHE_PRELOAD_SIZE_REG.
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: ICACHE_PRELOAD_SIZE
          description: This description will be updated in the near future.
          addressOffset: 60
          size: 32
          fields:
            - name: ICACHE_PRELOAD_SIZE
              description: The bits are used to configure the length for preload operation. The bits are the counts of cache block. It should be combined with ICACHE_PRELOAD_ADDR_REG..
              bitOffset: 0
              bitWidth: 16
              access: read-write
      - register:
          name: ICACHE_AUTOLOAD_CTRL
          description: This description will be updated in the near future.
          addressOffset: 64
          size: 32
          resetValue: 8
          fields:
            - name: ICACHE_AUTOLOAD_SCT0_ENA
              description: The bits are used to enable the first section for autoload operation.
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: ICACHE_AUTOLOAD_SCT1_ENA
              description: The bits are used to enable the second section for autoload operation.
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: ICACHE_AUTOLOAD_ENA
              description: "The bit is used to enable and disable autoload operation. It is combined with icache_autoload_done. 1: enable, 0: disable."
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: ICACHE_AUTOLOAD_DONE
              description: The bit is used to indicate autoload operation is finished.
              bitOffset: 3
              bitWidth: 1
              access: read-only
            - name: ICACHE_AUTOLOAD_ORDER
              description: "The bits are used to configure the direction of autoload. 1: descending, 0: ascending."
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: ICACHE_AUTOLOAD_RQST
              description: "The bits are used to configure trigger conditions for autoload. 0/3: cache miss, 1: cache hit, 2: both cache miss and hit."
              bitOffset: 5
              bitWidth: 2
              access: read-write
      - register:
          name: ICACHE_AUTOLOAD_SCT0_ADDR
          description: This description will be updated in the near future.
          addressOffset: 68
          size: 32
          fields:
            - name: ICACHE_AUTOLOAD_SCT0_ADDR
              description: The bits are used to configure the start virtual address of the first section for autoload operation. It should be combined with icache_autoload_sct0_ena.
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: ICACHE_AUTOLOAD_SCT0_SIZE
          description: This description will be updated in the near future.
          addressOffset: 72
          size: 32
          fields:
            - name: ICACHE_AUTOLOAD_SCT0_SIZE
              description: The bits are used to configure the length of the first section for autoload operation. It should be combined with icache_autoload_sct0_ena.
              bitOffset: 0
              bitWidth: 27
              access: read-write
      - register:
          name: ICACHE_AUTOLOAD_SCT1_ADDR
          description: This description will be updated in the near future.
          addressOffset: 76
          size: 32
          fields:
            - name: ICACHE_AUTOLOAD_SCT1_ADDR
              description: The bits are used to configure the start virtual address of the second section for autoload operation. It should be combined with icache_autoload_sct1_ena.
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: ICACHE_AUTOLOAD_SCT1_SIZE
          description: This description will be updated in the near future.
          addressOffset: 80
          size: 32
          fields:
            - name: ICACHE_AUTOLOAD_SCT1_SIZE
              description: The bits are used to configure the length of the second section for autoload operation. It should be combined with icache_autoload_sct1_ena.
              bitOffset: 0
              bitWidth: 27
              access: read-write
      - register:
          name: IBUS_TO_FLASH_START_VADDR
          description: This description will be updated in the near future.
          addressOffset: 84
          size: 32
          resetValue: 1107296256
          fields:
            - name: IBUS_TO_FLASH_START_VADDR
              description: The bits are used to configure the start virtual address of ibus to access flash. The register is used to give constraints to ibus access counter.
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: IBUS_TO_FLASH_END_VADDR
          description: This description will be updated in the near future.
          addressOffset: 88
          size: 32
          resetValue: 1115684863
          fields:
            - name: IBUS_TO_FLASH_END_VADDR
              description: The bits are used to configure the end virtual address of ibus to access flash. The register is used to give constraints to ibus access counter.
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: DBUS_TO_FLASH_START_VADDR
          description: This description will be updated in the near future.
          addressOffset: 92
          size: 32
          resetValue: 1006632960
          fields:
            - name: DBUS_TO_FLASH_START_VADDR
              description: The bits are used to configure the start virtual address of dbus to access flash. The register is used to give constraints to dbus access counter.
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: DBUS_TO_FLASH_END_VADDR
          description: This description will be updated in the near future.
          addressOffset: 96
          size: 32
          resetValue: 1015021567
          fields:
            - name: DBUS_TO_FLASH_END_VADDR
              description: The bits are used to configure the end virtual address of dbus to access flash. The register is used to give constraints to dbus access counter.
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: CACHE_ACS_CNT_CLR
          description: This description will be updated in the near future.
          addressOffset: 100
          size: 32
          fields:
            - name: IBUS_ACS_CNT_CLR
              description: The bit is used to clear ibus counter.
              bitOffset: 0
              bitWidth: 1
              access: write-only
            - name: DBUS_ACS_CNT_CLR
              description: The bit is used to clear dbus counter.
              bitOffset: 1
              bitWidth: 1
              access: write-only
      - register:
          name: IBUS_ACS_MISS_CNT
          description: This description will be updated in the near future.
          addressOffset: 104
          size: 32
          fields:
            - name: IBUS_ACS_MISS_CNT
              description: The bits are used to count the number of the cache miss caused by ibus access flash.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: IBUS_ACS_CNT
          description: This description will be updated in the near future.
          addressOffset: 108
          size: 32
          fields:
            - name: IBUS_ACS_CNT
              description: The bits are used to count the number of ibus access flash through icache.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: DBUS_ACS_FLASH_MISS_CNT
          description: This description will be updated in the near future.
          addressOffset: 112
          size: 32
          fields:
            - name: DBUS_ACS_FLASH_MISS_CNT
              description: The bits are used to count the number of the cache miss caused by dbus access flash.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: DBUS_ACS_CNT
          description: This description will be updated in the near future.
          addressOffset: 116
          size: 32
          fields:
            - name: DBUS_ACS_CNT
              description: The bits are used to count the number of dbus access flash through icache.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: CACHE_ILG_INT_ENA
          description: This description will be updated in the near future.
          addressOffset: 120
          size: 32
          fields:
            - name: ICACHE_SYNC_OP_FAULT_INT_ENA
              description: The bit is used to enable interrupt by sync configurations fault.
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: ICACHE_PRELOAD_OP_FAULT_INT_ENA
              description: The bit is used to enable interrupt by preload configurations fault.
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: MMU_ENTRY_FAULT_INT_ENA
              description: The bit is used to enable interrupt by mmu entry fault.
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: IBUS_CNT_OVF_INT_ENA
              description: The bit is used to enable interrupt by ibus counter overflow.
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: DBUS_CNT_OVF_INT_ENA
              description: The bit is used to enable interrupt by dbus counter overflow.
              bitOffset: 8
              bitWidth: 1
              access: read-write
      - register:
          name: CACHE_ILG_INT_CLR
          description: This description will be updated in the near future.
          addressOffset: 124
          size: 32
          fields:
            - name: ICACHE_SYNC_OP_FAULT_INT_CLR
              description: The bit is used to clear interrupt by sync configurations fault.
              bitOffset: 0
              bitWidth: 1
              access: write-only
            - name: ICACHE_PRELOAD_OP_FAULT_INT_CLR
              description: The bit is used to clear interrupt by preload configurations fault.
              bitOffset: 1
              bitWidth: 1
              access: write-only
            - name: MMU_ENTRY_FAULT_INT_CLR
              description: The bit is used to clear interrupt by mmu entry fault.
              bitOffset: 5
              bitWidth: 1
              access: write-only
            - name: IBUS_CNT_OVF_INT_CLR
              description: The bit is used to clear interrupt by ibus counter overflow.
              bitOffset: 7
              bitWidth: 1
              access: write-only
            - name: DBUS_CNT_OVF_INT_CLR
              description: The bit is used to clear interrupt by dbus counter overflow.
              bitOffset: 8
              bitWidth: 1
              access: write-only
      - register:
          name: CACHE_ILG_INT_ST
          description: This description will be updated in the near future.
          addressOffset: 128
          size: 32
          fields:
            - name: ICACHE_SYNC_OP_FAULT_ST
              description: The bit is used to indicate interrupt by sync configurations fault.
              bitOffset: 0
              bitWidth: 1
              access: read-only
            - name: ICACHE_PRELOAD_OP_FAULT_ST
              description: The bit is used to indicate interrupt by preload configurations fault.
              bitOffset: 1
              bitWidth: 1
              access: read-only
            - name: MMU_ENTRY_FAULT_ST
              description: The bit is used to indicate interrupt by mmu entry fault.
              bitOffset: 5
              bitWidth: 1
              access: read-only
            - name: IBUS_ACS_CNT_OVF_ST
              description: The bit is used to indicate interrupt by ibus access flash/spiram counter overflow.
              bitOffset: 7
              bitWidth: 1
              access: read-only
            - name: IBUS_ACS_MISS_CNT_OVF_ST
              description: The bit is used to indicate interrupt by ibus access flash/spiram miss counter overflow.
              bitOffset: 8
              bitWidth: 1
              access: read-only
            - name: DBUS_ACS_CNT_OVF_ST
              description: The bit is used to indicate interrupt by dbus access flash/spiram counter overflow.
              bitOffset: 9
              bitWidth: 1
              access: read-only
            - name: DBUS_ACS_FLASH_MISS_CNT_OVF_ST
              description: The bit is used to indicate interrupt by dbus access flash miss counter overflow.
              bitOffset: 10
              bitWidth: 1
              access: read-only
      - register:
          name: CORE0_ACS_CACHE_INT_ENA
          description: This description will be updated in the near future.
          addressOffset: 132
          size: 32
          fields:
            - name: CORE0_IBUS_ACS_MSK_IC_INT_ENA
              description: The bit is used to enable interrupt by cpu access icache while the corresponding ibus is disabled which include speculative access.
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: CORE0_IBUS_WR_IC_INT_ENA
              description: The bit is used to enable interrupt by ibus trying to write icache
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: CORE0_IBUS_REJECT_INT_ENA
              description: The bit is used to enable interrupt by authentication fail.
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: CORE0_DBUS_ACS_MSK_IC_INT_ENA
              description: The bit is used to enable interrupt by cpu access icache while the corresponding dbus is disabled which include speculative access.
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: CORE0_DBUS_REJECT_INT_ENA
              description: The bit is used to enable interrupt by authentication fail.
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: CORE0_DBUS_WR_IC_INT_ENA
              description: The bit is used to enable interrupt by dbus trying to write icache
              bitOffset: 5
              bitWidth: 1
              access: read-write
      - register:
          name: CORE0_ACS_CACHE_INT_CLR
          description: This description will be updated in the near future.
          addressOffset: 136
          size: 32
          fields:
            - name: CORE0_IBUS_ACS_MSK_IC_INT_CLR
              description: The bit is used to clear interrupt by cpu access icache while the corresponding ibus is disabled or icache is disabled which include speculative access.
              bitOffset: 0
              bitWidth: 1
              access: write-only
            - name: CORE0_IBUS_WR_IC_INT_CLR
              description: The bit is used to clear interrupt by ibus trying to write icache
              bitOffset: 1
              bitWidth: 1
              access: write-only
            - name: CORE0_IBUS_REJECT_INT_CLR
              description: The bit is used to clear interrupt by authentication fail.
              bitOffset: 2
              bitWidth: 1
              access: write-only
            - name: CORE0_DBUS_ACS_MSK_IC_INT_CLR
              description: The bit is used to clear interrupt by cpu access icache while the corresponding dbus is disabled or icache is disabled which include speculative access.
              bitOffset: 3
              bitWidth: 1
              access: write-only
            - name: CORE0_DBUS_REJECT_INT_CLR
              description: The bit is used to clear interrupt by authentication fail.
              bitOffset: 4
              bitWidth: 1
              access: write-only
            - name: CORE0_DBUS_WR_IC_INT_CLR
              description: The bit is used to clear interrupt by dbus trying to write icache
              bitOffset: 5
              bitWidth: 1
              access: write-only
      - register:
          name: CORE0_ACS_CACHE_INT_ST
          description: This description will be updated in the near future.
          addressOffset: 140
          size: 32
          fields:
            - name: CORE0_IBUS_ACS_MSK_ICACHE_ST
              description: The bit is used to indicate interrupt by cpu access  icache while the core0_ibus is disabled or icache is disabled which include speculative access.
              bitOffset: 0
              bitWidth: 1
              access: read-only
            - name: CORE0_IBUS_WR_ICACHE_ST
              description: The bit is used to indicate interrupt by ibus trying to write icache
              bitOffset: 1
              bitWidth: 1
              access: read-only
            - name: CORE0_IBUS_REJECT_ST
              description: The bit is used to indicate interrupt by authentication fail.
              bitOffset: 2
              bitWidth: 1
              access: read-only
            - name: CORE0_DBUS_ACS_MSK_ICACHE_ST
              description: The bit is used to indicate interrupt by cpu access icache while the core0_dbus is disabled or icache is disabled which include speculative access.
              bitOffset: 3
              bitWidth: 1
              access: read-only
            - name: CORE0_DBUS_REJECT_ST
              description: The bit is used to indicate interrupt by authentication fail.
              bitOffset: 4
              bitWidth: 1
              access: read-only
            - name: CORE0_DBUS_WR_ICACHE_ST
              description: The bit is used to indicate interrupt by dbus trying to write icache
              bitOffset: 5
              bitWidth: 1
              access: read-only
      - register:
          name: CORE0_DBUS_REJECT_ST
          description: This description will be updated in the near future.
          addressOffset: 144
          size: 32
          fields:
            - name: CORE0_DBUS_ATTR
              description: "The bits are used to indicate the attribute of CPU access dbus when authentication fail. 0: invalidate, 1: execute-able, 2: read-able, 4: write-able."
              bitOffset: 0
              bitWidth: 3
              access: read-only
            - name: CORE0_DBUS_WORLD
              description: "The bit is used to indicate the world of CPU access dbus when authentication fail. 0: WORLD0, 1: WORLD1"
              bitOffset: 3
              bitWidth: 1
              access: read-only
      - register:
          name: CORE0_DBUS_REJECT_VADDR
          description: This description will be updated in the near future.
          addressOffset: 148
          size: 32
          resetValue: 4294967295
          fields:
            - name: CORE0_DBUS_VADDR
              description: The bits are used to indicate the virtual address of CPU access dbus when authentication fail.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: CORE0_IBUS_REJECT_ST
          description: This description will be updated in the near future.
          addressOffset: 152
          size: 32
          fields:
            - name: CORE0_IBUS_ATTR
              description: "The bits are used to indicate the attribute of CPU access ibus when authentication fail. 0: invalidate, 1: execute-able, 2: read-able"
              bitOffset: 0
              bitWidth: 3
              access: read-only
            - name: CORE0_IBUS_WORLD
              description: "The bit is used to indicate the world of CPU access ibus when authentication fail. 0: WORLD0, 1: WORLD1"
              bitOffset: 3
              bitWidth: 1
              access: read-only
      - register:
          name: CORE0_IBUS_REJECT_VADDR
          description: This description will be updated in the near future.
          addressOffset: 156
          size: 32
          resetValue: 4294967295
          fields:
            - name: CORE0_IBUS_VADDR
              description: The bits are used to indicate the virtual address of CPU access  ibus when authentication fail.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: CACHE_MMU_FAULT_CONTENT
          description: This description will be updated in the near future.
          addressOffset: 160
          size: 32
          fields:
            - name: CACHE_MMU_FAULT_CONTENT
              description: The bits are used to indicate the content of mmu entry which cause mmu fault..
              bitOffset: 0
              bitWidth: 10
              access: read-only
            - name: CACHE_MMU_FAULT_CODE
              description: "The right-most 3 bits are used to indicate the operations which cause mmu fault occurrence. 0: default, 1: cpu miss, 2: preload miss, 3: writeback, 4: cpu miss evict recovery address, 5: load miss evict recovery address, 6: external dma tx, 7: external dma rx. The most significant bit is used to indicate this operation occurs in which one icache."
              bitOffset: 10
              bitWidth: 4
              access: read-only
      - register:
          name: CACHE_MMU_FAULT_VADDR
          description: This description will be updated in the near future.
          addressOffset: 164
          size: 32
          fields:
            - name: CACHE_MMU_FAULT_VADDR
              description: The bits are used to indicate the virtual address which cause mmu fault..
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: CACHE_WRAP_AROUND_CTRL
          description: This description will be updated in the near future.
          addressOffset: 168
          size: 32
          fields:
            - name: CACHE_FLASH_WRAP_AROUND
              description: The bit is used to enable wrap around mode when read data from flash.
              bitOffset: 0
              bitWidth: 1
              access: read-write
      - register:
          name: CACHE_MMU_POWER_CTRL
          description: This description will be updated in the near future.
          addressOffset: 172
          size: 32
          resetValue: 5
          fields:
            - name: CACHE_MMU_MEM_FORCE_ON
              description: "The bit is used to enable clock gating to save power when access mmu memory, 0: enable, 1: disable"
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: CACHE_MMU_MEM_FORCE_PD
              description: "The bit is used to power mmu memory down, 0: follow_rtc_lslp_pd, 1: power down"
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: CACHE_MMU_MEM_FORCE_PU
              description: "The bit is used to power mmu memory down, 0: follow_rtc_lslp_pd, 1: power up"
              bitOffset: 2
              bitWidth: 1
              access: read-write
      - register:
          name: CACHE_STATE
          description: This description will be updated in the near future.
          addressOffset: 176
          size: 32
          resetValue: 1
          fields:
            - name: ICACHE_STATE
              description: "The bit is used to indicate whether  icache main fsm is in idle state or not. 1: in idle state,  0: not in idle state"
              bitOffset: 0
              bitWidth: 12
              access: read-only
      - register:
          name: CACHE_ENCRYPT_DECRYPT_RECORD_DISABLE
          description: This description will be updated in the near future.
          addressOffset: 180
          size: 32
          fields:
            - name: RECORD_DISABLE_DB_ENCRYPT
              description: Reserved.
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: RECORD_DISABLE_G0CB_DECRYPT
              description: Reserved.
              bitOffset: 1
              bitWidth: 1
              access: read-write
      - register:
          name: CACHE_ENCRYPT_DECRYPT_CLK_FORCE_ON
          description: This description will be updated in the near future.
          addressOffset: 184
          size: 32
          resetValue: 7
          fields:
            - name: CLK_FORCE_ON_MANUAL_CRYPT
              description: "The bit is used to close clock gating of manual crypt clock. 1: close gating, 0: open clock gating."
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: CLK_FORCE_ON_AUTO_CRYPT
              description: "The bit is used to close clock gating of automatic crypt clock. 1: close gating, 0: open clock gating."
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: CLK_FORCE_ON_CRYPT
              description: "The bit is used to close clock gating of external memory encrypt and decrypt clock. 1: close gating, 0: open clock gating."
              bitOffset: 2
              bitWidth: 1
              access: read-write
      - register:
          name: CACHE_PRELOAD_INT_CTRL
          description: This description will be updated in the near future.
          addressOffset: 188
          size: 32
          fields:
            - name: ICACHE_PRELOAD_INT_ST
              description: The bit is used to indicate the interrupt by  icache pre-load done.
              bitOffset: 0
              bitWidth: 1
              access: read-only
            - name: ICACHE_PRELOAD_INT_ENA
              description: The bit is used to enable the interrupt by  icache pre-load done.
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: ICACHE_PRELOAD_INT_CLR
              description: The bit is used to clear the interrupt by  icache pre-load done.
              bitOffset: 2
              bitWidth: 1
              access: write-only
      - register:
          name: CACHE_SYNC_INT_CTRL
          description: This description will be updated in the near future.
          addressOffset: 192
          size: 32
          fields:
            - name: ICACHE_SYNC_INT_ST
              description: The bit is used to indicate the interrupt by  icache sync done.
              bitOffset: 0
              bitWidth: 1
              access: read-only
            - name: ICACHE_SYNC_INT_ENA
              description: The bit is used to enable the interrupt by  icache sync done.
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: ICACHE_SYNC_INT_CLR
              description: The bit is used to clear the interrupt by  icache sync done.
              bitOffset: 2
              bitWidth: 1
              access: write-only
      - register:
          name: CACHE_MMU_OWNER
          description: This description will be updated in the near future.
          addressOffset: 196
          size: 32
          fields:
            - name: CACHE_MMU_OWNER
              description: "The bits are used to specify the owner of MMU.bit0/bit2: ibus, bit1/bit3: dbus"
              bitOffset: 0
              bitWidth: 4
              access: read-write
      - register:
          name: CACHE_CONF_MISC
          description: This description will be updated in the near future.
          addressOffset: 200
          size: 32
          resetValue: 7
          fields:
            - name: CACHE_IGNORE_PRELOAD_MMU_ENTRY_FAULT
              description: The bit is used to disable checking mmu entry fault by preload operation.
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: CACHE_IGNORE_SYNC_MMU_ENTRY_FAULT
              description: The bit is used to disable checking mmu entry fault by sync operation.
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: CACHE_TRACE_ENA
              description: The bit is used to enable cache trace function.
              bitOffset: 2
              bitWidth: 1
              access: read-write
      - register:
          name: ICACHE_FREEZE
          description: This description will be updated in the near future.
          addressOffset: 204
          size: 32
          fields:
            - name: ENA
              description: The bit is used to enable icache freeze mode
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: MODE
              description: "The bit is used to configure freeze mode, 0:  assert busy if CPU miss 1: assert hit if CPU miss"
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: DONE
              description: The bit is used to indicate icache freeze success
              bitOffset: 2
              bitWidth: 1
              access: read-only
      - register:
          name: ICACHE_ATOMIC_OPERATE_ENA
          description: This description will be updated in the near future.
          addressOffset: 208
          size: 32
          resetValue: 1
          fields:
            - name: ICACHE_ATOMIC_OPERATE_ENA
              description: "The bit is used to activate icache atomic operation protection. In this case, sync/lock operation can not interrupt miss-work. This feature does not work during invalidateAll operation."
              bitOffset: 0
              bitWidth: 1
              access: read-write
      - register:
          name: CACHE_REQUEST
          description: This description will be updated in the near future.
          addressOffset: 212
          size: 32
          fields:
            - name: BYPASS
              description: The bit is used to disable request recording which could cause performance issue
              bitOffset: 0
              bitWidth: 1
              access: read-write
      - register:
          name: IBUS_PMS_TBL_LOCK
          description: This description will be updated in the near future.
          addressOffset: 216
          size: 32
          fields:
            - name: IBUS_PMS_LOCK
              description: The bit is used to configure the ibus permission control section boundary0
              bitOffset: 0
              bitWidth: 1
              access: read-write
      - register:
          name: IBUS_PMS_TBL_BOUNDARY0
          description: This description will be updated in the near future.
          addressOffset: 220
          size: 32
          fields:
            - name: IBUS_PMS_BOUNDARY0
              description: The bit is used to configure the ibus permission control section boundary0
              bitOffset: 0
              bitWidth: 12
              access: read-write
      - register:
          name: IBUS_PMS_TBL_BOUNDARY1
          description: This description will be updated in the near future.
          addressOffset: 224
          size: 32
          resetValue: 2048
          fields:
            - name: IBUS_PMS_BOUNDARY1
              description: The bit is used to configure the ibus permission control section boundary1
              bitOffset: 0
              bitWidth: 12
              access: read-write
      - register:
          name: IBUS_PMS_TBL_BOUNDARY2
          description: This description will be updated in the near future.
          addressOffset: 228
          size: 32
          resetValue: 2048
          fields:
            - name: IBUS_PMS_BOUNDARY2
              description: The bit is used to configure the ibus permission control section boundary2
              bitOffset: 0
              bitWidth: 12
              access: read-write
      - register:
          name: IBUS_PMS_TBL_ATTR
          description: This description will be updated in the near future.
          addressOffset: 232
          size: 32
          resetValue: 255
          fields:
            - name: IBUS_PMS_SCT1_ATTR
              description: "The bit is used to configure attribute of the ibus permission control section1, bit0: fetch in world0, bit1: load in world0, bit2: fetch in world1, bit3: load in world1"
              bitOffset: 0
              bitWidth: 4
              access: read-write
            - name: IBUS_PMS_SCT2_ATTR
              description: "The bit is used to configure attribute of the ibus permission control section2, bit0: fetch in world0, bit1: load in world0, bit2: fetch in world1, bit3: load in world1"
              bitOffset: 4
              bitWidth: 4
              access: read-write
      - register:
          name: DBUS_PMS_TBL_LOCK
          description: This description will be updated in the near future.
          addressOffset: 236
          size: 32
          fields:
            - name: DBUS_PMS_LOCK
              description: The bit is used to configure the ibus permission control section boundary0
              bitOffset: 0
              bitWidth: 1
              access: read-write
      - register:
          name: DBUS_PMS_TBL_BOUNDARY0
          description: This description will be updated in the near future.
          addressOffset: 240
          size: 32
          fields:
            - name: DBUS_PMS_BOUNDARY0
              description: The bit is used to configure the dbus permission control section boundary0
              bitOffset: 0
              bitWidth: 12
              access: read-write
      - register:
          name: DBUS_PMS_TBL_BOUNDARY1
          description: This description will be updated in the near future.
          addressOffset: 244
          size: 32
          resetValue: 2048
          fields:
            - name: DBUS_PMS_BOUNDARY1
              description: The bit is used to configure the dbus permission control section boundary1
              bitOffset: 0
              bitWidth: 12
              access: read-write
      - register:
          name: DBUS_PMS_TBL_BOUNDARY2
          description: This description will be updated in the near future.
          addressOffset: 248
          size: 32
          resetValue: 2048
          fields:
            - name: DBUS_PMS_BOUNDARY2
              description: The bit is used to configure the dbus permission control section boundary2
              bitOffset: 0
              bitWidth: 12
              access: read-write
      - register:
          name: DBUS_PMS_TBL_ATTR
          description: This description will be updated in the near future.
          addressOffset: 252
          size: 32
          resetValue: 15
          fields:
            - name: DBUS_PMS_SCT1_ATTR
              description: "The bit is used to configure attribute of the dbus permission control section1, bit0: load in world0, bit2: load in world1"
              bitOffset: 0
              bitWidth: 2
              access: read-write
            - name: DBUS_PMS_SCT2_ATTR
              description: "The bit is used to configure attribute of the dbus permission control section2, bit0: load in world0, bit2: load in world1"
              bitOffset: 2
              bitWidth: 2
              access: read-write
      - register:
          name: CLOCK_GATE
          description: This description will be updated in the near future.
          addressOffset: 256
          size: 32
          resetValue: 1
          fields:
            - name: CLK_EN
              description: clock gate enable.
              bitOffset: 0
              bitWidth: 1
              access: read-write
      - register:
          name: REG_DATE
          description: This description will be updated in the near future.
          addressOffset: 1020
          size: 32
          resetValue: 33583456
          fields:
            - name: DATE
              description: version information
              bitOffset: 0
              bitWidth: 28
              access: read-write
  - name: GPIO
    description: General Purpose Input/Output
    groupName: GPIO
    baseAddress: 1610629120
    addressBlock:
      - offset: 0
        size: 796
        usage: registers
    interrupt:
      - name: GPIO
        value: 16
      - name: GPIO_NMI
        value: 17
    registers:
      - register:
          name: BT_SELECT
          description: GPIO bit select register
          addressOffset: 0
          size: 32
          fields:
            - name: BT_SEL
              description: GPIO bit select register
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: OUT
          description: GPIO output register
          addressOffset: 4
          size: 32
          fields:
            - name: DATA_ORIG
              description: GPIO output register for GPIO0-25
              bitOffset: 0
              bitWidth: 26
              access: read-write
      - register:
          name: OUT_W1TS
          description: GPIO output set register
          addressOffset: 8
          size: 32
          fields:
            - name: OUT_W1TS
              description: GPIO output set register for GPIO0-25
              bitOffset: 0
              bitWidth: 26
              access: write-only
      - register:
          name: OUT_W1TC
          description: GPIO output clear register
          addressOffset: 12
          size: 32
          fields:
            - name: OUT_W1TC
              description: GPIO output clear register for GPIO0-25
              bitOffset: 0
              bitWidth: 26
              access: write-only
      - register:
          name: SDIO_SELECT
          description: GPIO sdio select register
          addressOffset: 28
          size: 32
          fields:
            - name: SDIO_SEL
              description: GPIO sdio select register
              bitOffset: 0
              bitWidth: 8
              access: read-write
      - register:
          name: ENABLE
          description: GPIO output enable register
          addressOffset: 32
          size: 32
          fields:
            - name: DATA
              description: GPIO output enable register for GPIO0-25
              bitOffset: 0
              bitWidth: 26
              access: read-write
      - register:
          name: ENABLE_W1TS
          description: GPIO output enable set register
          addressOffset: 36
          size: 32
          fields:
            - name: ENABLE_W1TS
              description: GPIO output enable set register for GPIO0-25
              bitOffset: 0
              bitWidth: 26
              access: write-only
      - register:
          name: ENABLE_W1TC
          description: GPIO output enable clear register
          addressOffset: 40
          size: 32
          fields:
            - name: ENABLE_W1TC
              description: GPIO output enable clear register for GPIO0-25
              bitOffset: 0
              bitWidth: 26
              access: write-only
      - register:
          name: STRAP
          description: pad strapping register
          addressOffset: 56
          size: 32
          fields:
            - name: STRAPPING
              description: pad strapping register
              bitOffset: 0
              bitWidth: 16
              access: read-only
      - register:
          name: IN
          description: GPIO input register
          addressOffset: 60
          size: 32
          fields:
            - name: DATA_NEXT
              description: GPIO input register for GPIO0-25
              bitOffset: 0
              bitWidth: 26
              access: read-only
      - register:
          name: STATUS
          description: GPIO interrupt status register
          addressOffset: 68
          size: 32
          fields:
            - name: INTERRUPT
              description: GPIO interrupt status register for GPIO0-25
              bitOffset: 0
              bitWidth: 26
              access: read-write
      - register:
          name: STATUS_W1TS
          description: GPIO interrupt status set register
          addressOffset: 72
          size: 32
          fields:
            - name: STATUS_W1TS
              description: GPIO interrupt status set register for GPIO0-25
              bitOffset: 0
              bitWidth: 26
              access: write-only
      - register:
          name: STATUS_W1TC
          description: GPIO interrupt status clear register
          addressOffset: 76
          size: 32
          fields:
            - name: STATUS_W1TC
              description: GPIO interrupt status clear register for GPIO0-25
              bitOffset: 0
              bitWidth: 26
              access: write-only
      - register:
          name: PCPU_INT
          description: GPIO PRO_CPU interrupt status register
          addressOffset: 92
          size: 32
          fields:
            - name: PROCPU_INT
              description: GPIO PRO_CPU interrupt status register for GPIO0-25
              bitOffset: 0
              bitWidth: 26
              access: read-only
      - register:
          name: PCPU_NMI_INT
          description: GPIO PRO_CPU(not shielded) interrupt status register
          addressOffset: 96
          size: 32
          fields:
            - name: PROCPU_NMI_INT
              description: GPIO PRO_CPU(not shielded) interrupt status register for GPIO0-25
              bitOffset: 0
              bitWidth: 26
              access: read-only
      - register:
          name: CPUSDIO_INT
          description: GPIO CPUSDIO interrupt status register
          addressOffset: 100
          size: 32
          fields:
            - name: SDIO_INT
              description: GPIO CPUSDIO interrupt status register for GPIO0-25
              bitOffset: 0
              bitWidth: 26
              access: read-only
      - register:
          dim: 26
          dimIncrement: 4
          dimIndex: "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25"
          name: PIN%s
          description: GPIO pin configuration register
          addressOffset: 116
          size: 32
          fields:
            - name: SYNC2_BYPASS
              description: "set GPIO input_sync2 signal mode. 0:disable. 1:trigger at negedge. 2or3:trigger at posedge."
              bitOffset: 0
              bitWidth: 2
              access: read-write
            - name: PAD_DRIVER
              description: "set this bit to select pad driver. 1:open-drain. 0:normal."
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: SYNC1_BYPASS
              description: "set GPIO input_sync1 signal mode. 0:disable. 1:trigger at negedge. 2or3:trigger at posedge."
              bitOffset: 3
              bitWidth: 2
              access: read-write
            - name: INT_TYPE
              description: "set this value to choose interrupt mode. 0:disable GPIO interrupt. 1:trigger at posedge. 2:trigger at negedge. 3:trigger at any edge. 4:valid at low level. 5:valid at high level"
              bitOffset: 7
              bitWidth: 3
              access: read-write
            - name: WAKEUP_ENABLE
              description: set this bit to enable GPIO wakeup.(can only wakeup CPU from Light-sleep Mode)
              bitOffset: 10
              bitWidth: 1
              access: read-write
            - name: CONFIG
              description: reserved
              bitOffset: 11
              bitWidth: 2
              access: read-write
            - name: INT_ENA
              description: set bit 13 to enable CPU interrupt. set bit 14 to enable CPU(not shielded) interrupt.
              bitOffset: 13
              bitWidth: 5
              access: read-write
      - register:
          name: STATUS_NEXT
          description: GPIO interrupt source register
          addressOffset: 332
          size: 32
          fields:
            - name: STATUS_INTERRUPT_NEXT
              description: GPIO interrupt source register for GPIO0-25
              bitOffset: 0
              bitWidth: 26
              access: read-only
      - register:
          dim: 128
          dimIncrement: 4
          dimIndex: "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31,32,33,34,35,36,37,38,39,40,41,42,43,44,45,46,47,48,49,50,51,52,53,54,55,56,57,58,59,60,61,62,63,64,65,66,67,68,69,70,71,72,73,74,75,76,77,78,79,80,81,82,83,84,85,86,87,88,89,90,91,92,93,94,95,96,97,98,99,100,101,102,103,104,105,106,107,108,109,110,111,112,113,114,115,116,117,118,119,120,121,122,123,124,125,126,127"
          name: FUNC%s_IN_SEL_CFG
          description: GPIO input function configuration register
          addressOffset: 340
          size: 32
          fields:
            - name: IN_SEL
              description: "set this value: s=0-53: connect GPIO[s] to this port. s=0x38: set this port always high level. s=0x3C: set this port always low level."
              bitOffset: 0
              bitWidth: 5
              access: read-write
            - name: IN_INV_SEL
              description: "set this bit to invert input signal. 1:invert. 0:not invert."
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: SEL
              description: "set this bit to bypass GPIO. 1:do not bypass GPIO. 0:bypass GPIO."
              bitOffset: 6
              bitWidth: 1
              access: read-write
      - register:
          dim: 26
          dimIncrement: 4
          dimIndex: "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25"
          name: FUNC%s_OUT_SEL_CFG
          description: GPIO output function select register
          addressOffset: 1364
          size: 32
          resetValue: 128
          fields:
            - name: OUT_SEL
              description: "The value of the bits: 0<=s<=256. Set the value to select output signal. s=0-255: output of GPIO[n] equals input of peripheral[s]. s=256: output of GPIO[n] equals GPIO_OUT_REG[n]."
              bitOffset: 0
              bitWidth: 8
              access: read-write
            - name: INV_SEL
              description: "set this bit to invert output signal.1:invert.0:not invert."
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: OEN_SEL
              description: "set this bit to select output enable signal.1:use GPIO_ENABLE_REG[n] as output enable signal.0:use peripheral output enable signal."
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: OEN_INV_SEL
              description: "set this bit to invert output enable signal.1:invert.0:not invert."
              bitOffset: 10
              bitWidth: 1
              access: read-write
      - register:
          name: CLOCK_GATE
          description: GPIO clock gate register
          addressOffset: 1580
          size: 32
          resetValue: 1
          fields:
            - name: CLK_EN
              description: set this bit to enable GPIO clock gate
              bitOffset: 0
              bitWidth: 1
              access: read-write
      - register:
          name: REG_DATE
          description: GPIO version register
          addressOffset: 1788
          size: 32
          resetValue: 33579312
          fields:
            - name: REG_DATE
              description: version register
              bitOffset: 0
              bitWidth: 28
              access: read-write
  - name: GPIO_SD
    description: Sigma-Delta Modulation
    groupName: GPIOSD
    baseAddress: 1610632960
    addressBlock:
      - offset: 0
        size: 28
        usage: registers
    registers:
      - register:
          dim: 4
          dimIncrement: 4
          name: SIGMADELTA%s
          description: Duty Cycle Configure Register of SDM%s
          addressOffset: 0
          size: 32
          resetValue: 65280
          fields:
            - name: SD0_IN
              description: This field is used to configure the duty cycle of sigma delta modulation output.
              bitOffset: 0
              bitWidth: 8
              access: read-write
            - name: SD0_PRESCALE
              description: This field is used to set a divider value to divide APB clock.
              bitOffset: 8
              bitWidth: 8
              access: read-write
      - register:
          name: SIGMADELTA_CG
          description: Clock Gating Configure Register
          addressOffset: 32
          size: 32
          fields:
            - name: CLK_EN
              description: Clock enable bit of configuration registers for sigma delta modulation.
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: SIGMADELTA_MISC
          description: MISC Register
          addressOffset: 36
          size: 32
          fields:
            - name: FUNCTION_CLK_EN
              description: Clock enable bit of sigma delta modulation.
              bitOffset: 30
              bitWidth: 1
              access: read-write
            - name: SPI_SWAP
              description: Reserved.
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: SIGMADELTA_VERSION
          description: Version Control Register
          addressOffset: 40
          size: 32
          resetValue: 33579568
          fields:
            - name: GPIO_SD_DATE
              description: Version control register.
              bitOffset: 0
              bitWidth: 28
              access: read-write
  - name: HMAC
    description: HMAC (Hash-based Message Authentication Code) Accelerator
    groupName: HMAC
    baseAddress: 1610866688
    addressBlock:
      - offset: 0
        size: 164
        usage: registers
    registers:
      - register:
          name: SET_START
          description: Process control register 0.
          addressOffset: 64
          size: 32
          fields:
            - name: SET_START
              description: Start hmac operation.
              bitOffset: 0
              bitWidth: 1
              access: write-only
      - register:
          name: SET_PARA_PURPOSE
          description: Configure purpose.
          addressOffset: 68
          size: 32
          fields:
            - name: PURPOSE_SET
              description: Set hmac parameter purpose.
              bitOffset: 0
              bitWidth: 4
              access: write-only
      - register:
          name: SET_PARA_KEY
          description: Configure key.
          addressOffset: 72
          size: 32
          fields:
            - name: KEY_SET
              description: Set hmac parameter key.
              bitOffset: 0
              bitWidth: 3
              access: write-only
      - register:
          name: SET_PARA_FINISH
          description: Finish initial configuration.
          addressOffset: 76
          size: 32
          fields:
            - name: SET_PARA_END
              description: Finish hmac configuration.
              bitOffset: 0
              bitWidth: 1
              access: write-only
      - register:
          name: SET_MESSAGE_ONE
          description: Process control register 1.
          addressOffset: 80
          size: 32
          fields:
            - name: SET_TEXT_ONE
              description: Call SHA to calculate one message block.
              bitOffset: 0
              bitWidth: 1
              access: write-only
      - register:
          name: SET_MESSAGE_ING
          description: Process control register 2.
          addressOffset: 84
          size: 32
          fields:
            - name: SET_TEXT_ING
              description: Continue typical hmac.
              bitOffset: 0
              bitWidth: 1
              access: write-only
      - register:
          name: SET_MESSAGE_END
          description: Process control register 3.
          addressOffset: 88
          size: 32
          fields:
            - name: SET_TEXT_END
              description: Start hardware padding.
              bitOffset: 0
              bitWidth: 1
              access: write-only
      - register:
          name: SET_RESULT_FINISH
          description: Process control register 4.
          addressOffset: 92
          size: 32
          fields:
            - name: SET_RESULT_END
              description: "After read result from upstream, then let hmac back to idle."
              bitOffset: 0
              bitWidth: 1
              access: write-only
      - register:
          name: SET_INVALIDATE_JTAG
          description: Invalidate register 0.
          addressOffset: 96
          size: 32
          fields:
            - name: SET_INVALIDATE_JTAG
              description: Clear result from hmac downstream JTAG.
              bitOffset: 0
              bitWidth: 1
              access: write-only
      - register:
          name: SET_INVALIDATE_DS
          description: Invalidate register 1.
          addressOffset: 100
          size: 32
          fields:
            - name: SET_INVALIDATE_DS
              description: Clear result from hmac downstream DS.
              bitOffset: 0
              bitWidth: 1
              access: write-only
      - register:
          name: QUERY_ERROR
          description: Error register.
          addressOffset: 104
          size: 32
          fields:
            - name: QUERY_CHECK
              description: "Hmac configuration state. 0: key are agree with purpose. 1: error"
              bitOffset: 0
              bitWidth: 1
              access: read-only
      - register:
          name: QUERY_BUSY
          description: Busy register.
          addressOffset: 108
          size: 32
          fields:
            - name: BUSY_STATE
              description: "Hmac state. 1'b0: idle. 1'b1: busy"
              bitOffset: 0
              bitWidth: 1
              access: read-only
      - register:
          dim: 16
          dimIncrement: 4
          name: "WR_MESSAGE_MEM[%s]"
          description: Message block memory.
          addressOffset: 128
          size: 32
      - register:
          dim: 8
          dimIncrement: 4
          name: "RD_RESULT_MEM[%s]"
          description: Result from upstream.
          addressOffset: 192
          size: 32
      - register:
          name: SET_MESSAGE_PAD
          description: Process control register 5.
          addressOffset: 240
          size: 32
          fields:
            - name: SET_TEXT_PAD
              description: Start software padding.
              bitOffset: 0
              bitWidth: 1
              access: write-only
      - register:
          name: ONE_BLOCK
          description: Process control register 6.
          addressOffset: 244
          size: 32
          fields:
            - name: SET_ONE_BLOCK
              description: "Don't have to do padding."
              bitOffset: 0
              bitWidth: 1
              access: write-only
      - register:
          name: SOFT_JTAG_CTRL
          description: Jtag register 0.
          addressOffset: 248
          size: 32
          fields:
            - name: SOFT_JTAG_CTRL
              description: Turn on JTAG verification.
              bitOffset: 0
              bitWidth: 1
              access: write-only
      - register:
          name: WR_JTAG
          description: Jtag register 1.
          addressOffset: 252
          size: 32
          fields:
            - name: WR_JTAG
              description: 32-bit of key to be compared.
              bitOffset: 0
              bitWidth: 32
              access: write-only
  - name: I2C0
    description: I2C (Inter-Integrated Circuit) Controller 0
    groupName: I2C
    baseAddress: 1610690560
    addressBlock:
      - offset: 0
        size: 144
        usage: registers
    interrupt:
      - name: I2C_MASTER
        value: 11
      - name: I2C_EXT0
        value: 29
    registers:
      - register:
          name: SCL_LOW_PERIOD
          description: I2C_SCL_LOW_PERIOD_REG
          addressOffset: 0
          size: 32
          fields:
            - name: SCL_LOW_PERIOD
              description: reg_scl_low_period
              bitOffset: 0
              bitWidth: 9
              access: read-write
      - register:
          name: CTR
          description: I2C_CTR_REG
          addressOffset: 4
          size: 32
          resetValue: 523
          fields:
            - name: SDA_FORCE_OUT
              description: reg_sda_force_out
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: SCL_FORCE_OUT
              description: reg_scl_force_out
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: SAMPLE_SCL_LEVEL
              description: reg_sample_scl_level
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: RX_FULL_ACK_LEVEL
              description: reg_rx_full_ack_level
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: MS_MODE
              description: reg_ms_mode
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: TRANS_START
              description: reg_trans_start
              bitOffset: 5
              bitWidth: 1
              access: write-only
            - name: TX_LSB_FIRST
              description: reg_tx_lsb_first
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: RX_LSB_FIRST
              description: reg_rx_lsb_first
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: CLK_EN
              description: reg_clk_en
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: ARBITRATION_EN
              description: reg_arbitration_en
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: FSM_RST
              description: reg_fsm_rst
              bitOffset: 10
              bitWidth: 1
              access: write-only
            - name: CONF_UPGATE
              description: reg_conf_upgate
              bitOffset: 11
              bitWidth: 1
              access: write-only
            - name: SLV_TX_AUTO_START_EN
              description: reg_slv_tx_auto_start_en
              bitOffset: 12
              bitWidth: 1
              access: read-write
            - name: ADDR_10BIT_RW_CHECK_EN
              description: reg_addr_10bit_rw_check_en
              bitOffset: 13
              bitWidth: 1
              access: read-write
            - name: ADDR_BROADCASTING_EN
              description: reg_addr_broadcasting_en
              bitOffset: 14
              bitWidth: 1
              access: read-write
      - register:
          name: SR
          description: I2C_SR_REG
          addressOffset: 8
          size: 32
          resetValue: 49152
          fields:
            - name: RESP_REC
              description: reg_resp_rec
              bitOffset: 0
              bitWidth: 1
              access: read-only
            - name: SLAVE_RW
              description: reg_slave_rw
              bitOffset: 1
              bitWidth: 1
              access: read-only
            - name: ARB_LOST
              description: reg_arb_lost
              bitOffset: 3
              bitWidth: 1
              access: read-only
            - name: BUS_BUSY
              description: reg_bus_busy
              bitOffset: 4
              bitWidth: 1
              access: read-only
            - name: SLAVE_ADDRESSED
              description: reg_slave_addressed
              bitOffset: 5
              bitWidth: 1
              access: read-only
            - name: RXFIFO_CNT
              description: reg_rxfifo_cnt
              bitOffset: 8
              bitWidth: 6
              access: read-only
            - name: STRETCH_CAUSE
              description: reg_stretch_cause
              bitOffset: 14
              bitWidth: 2
              access: read-only
            - name: TXFIFO_CNT
              description: reg_txfifo_cnt
              bitOffset: 18
              bitWidth: 6
              access: read-only
            - name: SCL_MAIN_STATE_LAST
              description: reg_scl_main_state_last
              bitOffset: 24
              bitWidth: 3
              access: read-only
            - name: SCL_STATE_LAST
              description: reg_scl_state_last
              bitOffset: 28
              bitWidth: 3
              access: read-only
      - register:
          name: TO
          description: I2C_TO_REG
          addressOffset: 12
          size: 32
          resetValue: 16
          fields:
            - name: TIME_OUT_VALUE
              description: reg_time_out_value
              bitOffset: 0
              bitWidth: 5
              access: read-write
            - name: TIME_OUT_EN
              description: reg_time_out_en
              bitOffset: 5
              bitWidth: 1
              access: read-write
      - register:
          name: SLAVE_ADDR
          description: I2C_SLAVE_ADDR_REG
          addressOffset: 16
          size: 32
          fields:
            - name: SLAVE_ADDR
              description: reg_slave_addr
              bitOffset: 0
              bitWidth: 15
              access: read-write
            - name: ADDR_10BIT_EN
              description: reg_addr_10bit_en
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: FIFO_ST
          description: I2C_FIFO_ST_REG
          addressOffset: 20
          size: 32
          fields:
            - name: RXFIFO_RADDR
              description: reg_rxfifo_raddr
              bitOffset: 0
              bitWidth: 5
              access: read-only
            - name: RXFIFO_WADDR
              description: reg_rxfifo_waddr
              bitOffset: 5
              bitWidth: 5
              access: read-only
            - name: TXFIFO_RADDR
              description: reg_txfifo_raddr
              bitOffset: 10
              bitWidth: 5
              access: read-only
            - name: TXFIFO_WADDR
              description: reg_txfifo_waddr
              bitOffset: 15
              bitWidth: 5
              access: read-only
            - name: SLAVE_RW_POINT
              description: reg_slave_rw_point
              bitOffset: 22
              bitWidth: 8
              access: read-only
      - register:
          name: FIFO_CONF
          description: I2C_FIFO_CONF_REG
          addressOffset: 24
          size: 32
          resetValue: 16523
          fields:
            - name: RXFIFO_WM_THRHD
              description: reg_rxfifo_wm_thrhd
              bitOffset: 0
              bitWidth: 5
              access: read-write
            - name: TXFIFO_WM_THRHD
              description: reg_txfifo_wm_thrhd
              bitOffset: 5
              bitWidth: 5
              access: read-write
            - name: NONFIFO_EN
              description: reg_nonfifo_en
              bitOffset: 10
              bitWidth: 1
              access: read-write
            - name: FIFO_ADDR_CFG_EN
              description: reg_fifo_addr_cfg_en
              bitOffset: 11
              bitWidth: 1
              access: read-write
            - name: RX_FIFO_RST
              description: reg_rx_fifo_rst
              bitOffset: 12
              bitWidth: 1
              access: read-write
            - name: TX_FIFO_RST
              description: reg_tx_fifo_rst
              bitOffset: 13
              bitWidth: 1
              access: read-write
            - name: FIFO_PRT_EN
              description: reg_fifo_prt_en
              bitOffset: 14
              bitWidth: 1
              access: read-write
      - register:
          name: DATA
          description: I2C_FIFO_DATA_REG
          addressOffset: 28
          size: 32
          fields:
            - name: FIFO_RDATA
              description: reg_fifo_rdata
              bitOffset: 0
              bitWidth: 8
              access: read-write
      - register:
          name: INT_RAW
          description: I2C_INT_RAW_REG
          addressOffset: 32
          size: 32
          resetValue: 2
          fields:
            - name: RXFIFO_WM_INT_RAW
              description: reg_rxfifo_wm_int_raw
              bitOffset: 0
              bitWidth: 1
              access: read-only
            - name: TXFIFO_WM_INT_RAW
              description: reg_txfifo_wm_int_raw
              bitOffset: 1
              bitWidth: 1
              access: read-only
            - name: RXFIFO_OVF_INT_RAW
              description: reg_rxfifo_ovf_int_raw
              bitOffset: 2
              bitWidth: 1
              access: read-only
            - name: END_DETECT_INT_RAW
              description: reg_end_detect_int_raw
              bitOffset: 3
              bitWidth: 1
              access: read-only
            - name: BYTE_TRANS_DONE_INT_RAW
              description: reg_byte_trans_done_int_raw
              bitOffset: 4
              bitWidth: 1
              access: read-only
            - name: ARBITRATION_LOST_INT_RAW
              description: reg_arbitration_lost_int_raw
              bitOffset: 5
              bitWidth: 1
              access: read-only
            - name: MST_TXFIFO_UDF_INT_RAW
              description: reg_mst_txfifo_udf_int_raw
              bitOffset: 6
              bitWidth: 1
              access: read-only
            - name: TRANS_COMPLETE_INT_RAW
              description: reg_trans_complete_int_raw
              bitOffset: 7
              bitWidth: 1
              access: read-only
            - name: TIME_OUT_INT_RAW
              description: reg_time_out_int_raw
              bitOffset: 8
              bitWidth: 1
              access: read-only
            - name: TRANS_START_INT_RAW
              description: reg_trans_start_int_raw
              bitOffset: 9
              bitWidth: 1
              access: read-only
            - name: NACK_INT_RAW
              description: reg_nack_int_raw
              bitOffset: 10
              bitWidth: 1
              access: read-only
            - name: TXFIFO_OVF_INT_RAW
              description: reg_txfifo_ovf_int_raw
              bitOffset: 11
              bitWidth: 1
              access: read-only
            - name: RXFIFO_UDF_INT_RAW
              description: reg_rxfifo_udf_int_raw
              bitOffset: 12
              bitWidth: 1
              access: read-only
            - name: SCL_ST_TO_INT_RAW
              description: reg_scl_st_to_int_raw
              bitOffset: 13
              bitWidth: 1
              access: read-only
            - name: SCL_MAIN_ST_TO_INT_RAW
              description: reg_scl_main_st_to_int_raw
              bitOffset: 14
              bitWidth: 1
              access: read-only
            - name: DET_START_INT_RAW
              description: reg_det_start_int_raw
              bitOffset: 15
              bitWidth: 1
              access: read-only
            - name: SLAVE_STRETCH_INT_RAW
              description: reg_slave_stretch_int_raw
              bitOffset: 16
              bitWidth: 1
              access: read-only
            - name: GENERAL_CALL_INT_RAW
              description: reg_general_call_int_raw
              bitOffset: 17
              bitWidth: 1
              access: read-only
      - register:
          name: INT_CLR
          description: I2C_INT_CLR_REG
          addressOffset: 36
          size: 32
          fields:
            - name: RXFIFO_WM_INT_CLR
              description: reg_rxfifo_wm_int_clr
              bitOffset: 0
              bitWidth: 1
              access: write-only
            - name: TXFIFO_WM_INT_CLR
              description: reg_txfifo_wm_int_clr
              bitOffset: 1
              bitWidth: 1
              access: write-only
            - name: RXFIFO_OVF_INT_CLR
              description: reg_rxfifo_ovf_int_clr
              bitOffset: 2
              bitWidth: 1
              access: write-only
            - name: END_DETECT_INT_CLR
              description: reg_end_detect_int_clr
              bitOffset: 3
              bitWidth: 1
              access: write-only
            - name: BYTE_TRANS_DONE_INT_CLR
              description: reg_byte_trans_done_int_clr
              bitOffset: 4
              bitWidth: 1
              access: write-only
            - name: ARBITRATION_LOST_INT_CLR
              description: reg_arbitration_lost_int_clr
              bitOffset: 5
              bitWidth: 1
              access: write-only
            - name: MST_TXFIFO_UDF_INT_CLR
              description: reg_mst_txfifo_udf_int_clr
              bitOffset: 6
              bitWidth: 1
              access: write-only
            - name: TRANS_COMPLETE_INT_CLR
              description: reg_trans_complete_int_clr
              bitOffset: 7
              bitWidth: 1
              access: write-only
            - name: TIME_OUT_INT_CLR
              description: reg_time_out_int_clr
              bitOffset: 8
              bitWidth: 1
              access: write-only
            - name: TRANS_START_INT_CLR
              description: reg_trans_start_int_clr
              bitOffset: 9
              bitWidth: 1
              access: write-only
            - name: NACK_INT_CLR
              description: reg_nack_int_clr
              bitOffset: 10
              bitWidth: 1
              access: write-only
            - name: TXFIFO_OVF_INT_CLR
              description: reg_txfifo_ovf_int_clr
              bitOffset: 11
              bitWidth: 1
              access: write-only
            - name: RXFIFO_UDF_INT_CLR
              description: reg_rxfifo_udf_int_clr
              bitOffset: 12
              bitWidth: 1
              access: write-only
            - name: SCL_ST_TO_INT_CLR
              description: reg_scl_st_to_int_clr
              bitOffset: 13
              bitWidth: 1
              access: write-only
            - name: SCL_MAIN_ST_TO_INT_CLR
              description: reg_scl_main_st_to_int_clr
              bitOffset: 14
              bitWidth: 1
              access: write-only
            - name: DET_START_INT_CLR
              description: reg_det_start_int_clr
              bitOffset: 15
              bitWidth: 1
              access: write-only
            - name: SLAVE_STRETCH_INT_CLR
              description: reg_slave_stretch_int_clr
              bitOffset: 16
              bitWidth: 1
              access: write-only
            - name: GENERAL_CALL_INT_CLR
              description: reg_general_call_int_clr
              bitOffset: 17
              bitWidth: 1
              access: write-only
      - register:
          name: INT_ENA
          description: I2C_INT_ENA_REG
          addressOffset: 40
          size: 32
          fields:
            - name: RXFIFO_WM_INT_ENA
              description: reg_rxfifo_wm_int_ena
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: TXFIFO_WM_INT_ENA
              description: reg_txfifo_wm_int_ena
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: RXFIFO_OVF_INT_ENA
              description: reg_rxfifo_ovf_int_ena
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: END_DETECT_INT_ENA
              description: reg_end_detect_int_ena
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: BYTE_TRANS_DONE_INT_ENA
              description: reg_byte_trans_done_int_ena
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: ARBITRATION_LOST_INT_ENA
              description: reg_arbitration_lost_int_ena
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: MST_TXFIFO_UDF_INT_ENA
              description: reg_mst_txfifo_udf_int_ena
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: TRANS_COMPLETE_INT_ENA
              description: reg_trans_complete_int_ena
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: TIME_OUT_INT_ENA
              description: reg_time_out_int_ena
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: TRANS_START_INT_ENA
              description: reg_trans_start_int_ena
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: NACK_INT_ENA
              description: reg_nack_int_ena
              bitOffset: 10
              bitWidth: 1
              access: read-write
            - name: TXFIFO_OVF_INT_ENA
              description: reg_txfifo_ovf_int_ena
              bitOffset: 11
              bitWidth: 1
              access: read-write
            - name: RXFIFO_UDF_INT_ENA
              description: reg_rxfifo_udf_int_ena
              bitOffset: 12
              bitWidth: 1
              access: read-write
            - name: SCL_ST_TO_INT_ENA
              description: reg_scl_st_to_int_ena
              bitOffset: 13
              bitWidth: 1
              access: read-write
            - name: SCL_MAIN_ST_TO_INT_ENA
              description: reg_scl_main_st_to_int_ena
              bitOffset: 14
              bitWidth: 1
              access: read-write
            - name: DET_START_INT_ENA
              description: reg_det_start_int_ena
              bitOffset: 15
              bitWidth: 1
              access: read-write
            - name: SLAVE_STRETCH_INT_ENA
              description: reg_slave_stretch_int_ena
              bitOffset: 16
              bitWidth: 1
              access: read-write
            - name: GENERAL_CALL_INT_ENA
              description: reg_general_call_int_ena
              bitOffset: 17
              bitWidth: 1
              access: read-write
      - register:
          name: INT_STATUS
          description: I2C_INT_STATUS_REG
          addressOffset: 44
          size: 32
          fields:
            - name: RXFIFO_WM_INT_ST
              description: reg_rxfifo_wm_int_st
              bitOffset: 0
              bitWidth: 1
              access: read-only
            - name: TXFIFO_WM_INT_ST
              description: reg_txfifo_wm_int_st
              bitOffset: 1
              bitWidth: 1
              access: read-only
            - name: RXFIFO_OVF_INT_ST
              description: reg_rxfifo_ovf_int_st
              bitOffset: 2
              bitWidth: 1
              access: read-only
            - name: END_DETECT_INT_ST
              description: reg_end_detect_int_st
              bitOffset: 3
              bitWidth: 1
              access: read-only
            - name: BYTE_TRANS_DONE_INT_ST
              description: reg_byte_trans_done_int_st
              bitOffset: 4
              bitWidth: 1
              access: read-only
            - name: ARBITRATION_LOST_INT_ST
              description: reg_arbitration_lost_int_st
              bitOffset: 5
              bitWidth: 1
              access: read-only
            - name: MST_TXFIFO_UDF_INT_ST
              description: reg_mst_txfifo_udf_int_st
              bitOffset: 6
              bitWidth: 1
              access: read-only
            - name: TRANS_COMPLETE_INT_ST
              description: reg_trans_complete_int_st
              bitOffset: 7
              bitWidth: 1
              access: read-only
            - name: TIME_OUT_INT_ST
              description: reg_time_out_int_st
              bitOffset: 8
              bitWidth: 1
              access: read-only
            - name: TRANS_START_INT_ST
              description: reg_trans_start_int_st
              bitOffset: 9
              bitWidth: 1
              access: read-only
            - name: NACK_INT_ST
              description: reg_nack_int_st
              bitOffset: 10
              bitWidth: 1
              access: read-only
            - name: TXFIFO_OVF_INT_ST
              description: reg_txfifo_ovf_int_st
              bitOffset: 11
              bitWidth: 1
              access: read-only
            - name: RXFIFO_UDF_INT_ST
              description: reg_rxfifo_udf_int_st
              bitOffset: 12
              bitWidth: 1
              access: read-only
            - name: SCL_ST_TO_INT_ST
              description: reg_scl_st_to_int_st
              bitOffset: 13
              bitWidth: 1
              access: read-only
            - name: SCL_MAIN_ST_TO_INT_ST
              description: reg_scl_main_st_to_int_st
              bitOffset: 14
              bitWidth: 1
              access: read-only
            - name: DET_START_INT_ST
              description: reg_det_start_int_st
              bitOffset: 15
              bitWidth: 1
              access: read-only
            - name: SLAVE_STRETCH_INT_ST
              description: reg_slave_stretch_int_st
              bitOffset: 16
              bitWidth: 1
              access: read-only
            - name: GENERAL_CALL_INT_ST
              description: reg_general_call_int_st
              bitOffset: 17
              bitWidth: 1
              access: read-only
      - register:
          name: SDA_HOLD
          description: I2C_SDA_HOLD_REG
          addressOffset: 48
          size: 32
          fields:
            - name: TIME
              description: reg_sda_hold_time
              bitOffset: 0
              bitWidth: 9
              access: read-write
      - register:
          name: SDA_SAMPLE
          description: I2C_SDA_SAMPLE_REG
          addressOffset: 52
          size: 32
          fields:
            - name: TIME
              description: reg_sda_sample_time
              bitOffset: 0
              bitWidth: 9
              access: read-write
      - register:
          name: SCL_HIGH_PERIOD
          description: I2C_SCL_HIGH_PERIOD_REG
          addressOffset: 56
          size: 32
          fields:
            - name: SCL_HIGH_PERIOD
              description: reg_scl_high_period
              bitOffset: 0
              bitWidth: 9
              access: read-write
            - name: SCL_WAIT_HIGH_PERIOD
              description: reg_scl_wait_high_period
              bitOffset: 9
              bitWidth: 7
              access: read-write
      - register:
          name: SCL_START_HOLD
          description: I2C_SCL_START_HOLD_REG
          addressOffset: 64
          size: 32
          resetValue: 8
          fields:
            - name: TIME
              description: reg_scl_start_hold_time
              bitOffset: 0
              bitWidth: 9
              access: read-write
      - register:
          name: SCL_RSTART_SETUP
          description: I2C_SCL_RSTART_SETUP_REG
          addressOffset: 68
          size: 32
          resetValue: 8
          fields:
            - name: TIME
              description: reg_scl_rstart_setup_time
              bitOffset: 0
              bitWidth: 9
              access: read-write
      - register:
          name: SCL_STOP_HOLD
          description: I2C_SCL_STOP_HOLD_REG
          addressOffset: 72
          size: 32
          resetValue: 8
          fields:
            - name: TIME
              description: reg_scl_stop_hold_time
              bitOffset: 0
              bitWidth: 9
              access: read-write
      - register:
          name: SCL_STOP_SETUP
          description: I2C_SCL_STOP_SETUP_REG
          addressOffset: 76
          size: 32
          resetValue: 8
          fields:
            - name: TIME
              description: reg_scl_stop_setup_time
              bitOffset: 0
              bitWidth: 9
              access: read-write
      - register:
          name: FILTER_CFG
          description: I2C_FILTER_CFG_REG
          addressOffset: 80
          size: 32
          resetValue: 768
          fields:
            - name: SCL_FILTER_THRES
              description: reg_scl_filter_thres
              bitOffset: 0
              bitWidth: 4
              access: read-write
            - name: SDA_FILTER_THRES
              description: reg_sda_filter_thres
              bitOffset: 4
              bitWidth: 4
              access: read-write
            - name: SCL_FILTER_EN
              description: reg_scl_filter_en
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: SDA_FILTER_EN
              description: reg_sda_filter_en
              bitOffset: 9
              bitWidth: 1
              access: read-write
      - register:
          name: CLK_CONF
          description: I2C_CLK_CONF_REG
          addressOffset: 84
          size: 32
          resetValue: 2097152
          fields:
            - name: SCLK_DIV_NUM
              description: reg_sclk_div_num
              bitOffset: 0
              bitWidth: 8
              access: read-write
            - name: SCLK_DIV_A
              description: reg_sclk_div_a
              bitOffset: 8
              bitWidth: 6
              access: read-write
            - name: SCLK_DIV_B
              description: reg_sclk_div_b
              bitOffset: 14
              bitWidth: 6
              access: read-write
            - name: SCLK_SEL
              description: reg_sclk_sel
              bitOffset: 20
              bitWidth: 1
              access: read-write
            - name: SCLK_ACTIVE
              description: reg_sclk_active
              bitOffset: 21
              bitWidth: 1
              access: read-write
      - register:
          dim: 8
          dimIncrement: 4
          dimIndex: "0,1,2,3,4,5,6,7"
          name: COMD%s
          description: I2C_COMD%s_REG
          addressOffset: 88
          size: 32
          fields:
            - name: COMMAND
              description: reg_command
              bitOffset: 0
              bitWidth: 14
              access: read-write
            - name: COMMAND_DONE
              description: reg_command_done
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: SCL_ST_TIME_OUT
          description: I2C_SCL_ST_TIME_OUT_REG
          addressOffset: 120
          size: 32
          resetValue: 16
          fields:
            - name: SCL_ST_TO_I2C
              description: reg_scl_st_to_regno more than 23
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: SCL_MAIN_ST_TIME_OUT
          description: I2C_SCL_MAIN_ST_TIME_OUT_REG
          addressOffset: 124
          size: 32
          resetValue: 16
          fields:
            - name: SCL_MAIN_ST_TO_I2C
              description: reg_scl_main_st_to_regno more than 23
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: SCL_SP_CONF
          description: I2C_SCL_SP_CONF_REG
          addressOffset: 128
          size: 32
          fields:
            - name: SCL_RST_SLV_EN
              description: reg_scl_rst_slv_en
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: SCL_RST_SLV_NUM
              description: reg_scl_rst_slv_num
              bitOffset: 1
              bitWidth: 5
              access: read-write
            - name: SCL_PD_EN
              description: reg_scl_pd_en
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: SDA_PD_EN
              description: reg_sda_pd_en
              bitOffset: 7
              bitWidth: 1
              access: read-write
      - register:
          name: SCL_STRETCH_CONF
          description: I2C_SCL_STRETCH_CONF_REG
          addressOffset: 132
          size: 32
          fields:
            - name: STRETCH_PROTECT_NUM
              description: reg_stretch_protect_num
              bitOffset: 0
              bitWidth: 10
              access: read-write
            - name: SLAVE_SCL_STRETCH_EN
              description: reg_slave_scl_stretch_en
              bitOffset: 10
              bitWidth: 1
              access: read-write
            - name: SLAVE_SCL_STRETCH_CLR
              description: reg_slave_scl_stretch_clr
              bitOffset: 11
              bitWidth: 1
              access: write-only
            - name: SLAVE_BYTE_ACK_CTL_EN
              description: reg_slave_byte_ack_ctl_en
              bitOffset: 12
              bitWidth: 1
              access: read-write
            - name: SLAVE_BYTE_ACK_LVL
              description: reg_slave_byte_ack_lvl
              bitOffset: 13
              bitWidth: 1
              access: read-write
      - register:
          name: DATE
          description: I2C_DATE_REG
          addressOffset: 248
          size: 32
          resetValue: 537330177
          fields:
            - name: DATE
              description: reg_date
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: TXFIFO_START_ADDR
          description: I2C_TXFIFO_START_ADDR_REG
          addressOffset: 256
          size: 32
          fields:
            - name: TXFIFO_START_ADDR
              description: reg_txfifo_start_addr.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: RXFIFO_START_ADDR
          description: I2C_RXFIFO_START_ADDR_REG
          addressOffset: 384
          size: 32
          fields:
            - name: RXFIFO_START_ADDR
              description: reg_rxfifo_start_addr.
              bitOffset: 0
              bitWidth: 32
              access: read-only
  - name: I2S0
    description: I2S (Inter-IC Sound) Controller 0
    groupName: I2S
    baseAddress: 1610797056
    addressBlock:
      - offset: 0
        size: 92
        usage: registers
    interrupt:
      - name: I2S0
        value: 20
    registers:
      - register:
          name: INT_RAW
          description: "I2S interrupt raw register, valid in level."
          addressOffset: 12
          size: 32
          fields:
            - name: RX_DONE_INT_RAW
              description: The raw interrupt status bit  for the i2s_rx_done_int interrupt
              bitOffset: 0
              bitWidth: 1
              access: read-only
            - name: TX_DONE_INT_RAW
              description: The raw interrupt status bit  for the i2s_tx_done_int interrupt
              bitOffset: 1
              bitWidth: 1
              access: read-only
            - name: RX_HUNG_INT_RAW
              description: The raw interrupt status bit  for the i2s_rx_hung_int interrupt
              bitOffset: 2
              bitWidth: 1
              access: read-only
            - name: TX_HUNG_INT_RAW
              description: The raw interrupt status bit  for the i2s_tx_hung_int interrupt
              bitOffset: 3
              bitWidth: 1
              access: read-only
      - register:
          name: INT_ST
          description: I2S interrupt status register.
          addressOffset: 16
          size: 32
          fields:
            - name: RX_DONE_INT_ST
              description: The masked interrupt status bit  for the i2s_rx_done_int interrupt
              bitOffset: 0
              bitWidth: 1
              access: read-only
            - name: TX_DONE_INT_ST
              description: The masked interrupt status bit  for the i2s_tx_done_int interrupt
              bitOffset: 1
              bitWidth: 1
              access: read-only
            - name: RX_HUNG_INT_ST
              description: The masked interrupt status bit  for the i2s_rx_hung_int interrupt
              bitOffset: 2
              bitWidth: 1
              access: read-only
            - name: TX_HUNG_INT_ST
              description: The masked interrupt status bit  for the i2s_tx_hung_int interrupt
              bitOffset: 3
              bitWidth: 1
              access: read-only
      - register:
          name: INT_ENA
          description: I2S interrupt enable register.
          addressOffset: 20
          size: 32
          fields:
            - name: RX_DONE_INT_ENA
              description: The interrupt enable bit  for the i2s_rx_done_int interrupt
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: TX_DONE_INT_ENA
              description: The interrupt enable bit  for the i2s_tx_done_int interrupt
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: RX_HUNG_INT_ENA
              description: The interrupt enable bit  for the i2s_rx_hung_int interrupt
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: TX_HUNG_INT_ENA
              description: The interrupt enable bit  for the i2s_tx_hung_int interrupt
              bitOffset: 3
              bitWidth: 1
              access: read-write
      - register:
          name: INT_CLR
          description: I2S interrupt clear register.
          addressOffset: 24
          size: 32
          fields:
            - name: RX_DONE_INT_CLR
              description: Set this bit to clear the i2s_rx_done_int interrupt
              bitOffset: 0
              bitWidth: 1
              access: write-only
            - name: TX_DONE_INT_CLR
              description: Set this bit to clear the i2s_tx_done_int interrupt
              bitOffset: 1
              bitWidth: 1
              access: write-only
            - name: RX_HUNG_INT_CLR
              description: Set this bit to clear the i2s_rx_hung_int interrupt
              bitOffset: 2
              bitWidth: 1
              access: write-only
            - name: TX_HUNG_INT_CLR
              description: Set this bit to clear the i2s_tx_hung_int interrupt
              bitOffset: 3
              bitWidth: 1
              access: write-only
      - register:
          name: RX_CONF
          description: I2S RX configure register
          addressOffset: 32
          size: 32
          resetValue: 38400
          fields:
            - name: RX_RESET
              description: Set this bit to reset receiver
              bitOffset: 0
              bitWidth: 1
              access: write-only
            - name: RX_FIFO_RESET
              description: Set this bit to reset Rx AFIFO
              bitOffset: 1
              bitWidth: 1
              access: write-only
            - name: RX_START
              description: Set this bit to start receiving data
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: RX_SLAVE_MOD
              description: Set this bit to enable slave receiver mode
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: RX_MONO
              description: Set this bit to enable receiver  in mono mode
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: RX_BIG_ENDIAN
              description: "I2S Rx byte endian, 1: low addr value to high addr. 0: low addr with low addr value."
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: RX_UPDATE
              description: Set 1 to update I2S RX registers from APB clock domain to I2S RX clock domain. This bit will be cleared by hardware after update register done.
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: RX_MONO_FST_VLD
              description: "1: The first channel data value is valid in I2S RX mono mode.   0: The second channel data value is valid in I2S RX mono mode."
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: RX_PCM_CONF
              description: "I2S RX compress/decompress configuration bit. & 0 (atol): A-Law decompress, 1 (ltoa) : A-Law compress, 2 (utol) : u-Law decompress, 3 (ltou) : u-Law compress. &"
              bitOffset: 10
              bitWidth: 2
              access: read-write
            - name: RX_PCM_BYPASS
              description: Set this bit to bypass Compress/Decompress module for received data.
              bitOffset: 12
              bitWidth: 1
              access: read-write
            - name: RX_STOP_MODE
              description: "0  : I2S Rx only stop when reg_rx_start is cleared.   1: Stop when reg_rx_start is 0 or in_suc_eof is 1.   2:  Stop I2S RX when reg_rx_start is 0 or RX FIFO is full."
              bitOffset: 13
              bitWidth: 2
              access: read-write
            - name: RX_LEFT_ALIGN
              description: "1: I2S RX left alignment mode. 0: I2S RX right alignment mode."
              bitOffset: 15
              bitWidth: 1
              access: read-write
            - name: RX_24_FILL_EN
              description: "1: store 24 channel bits to 32 bits. 0:store 24 channel bits to 24 bits."
              bitOffset: 16
              bitWidth: 1
              access: read-write
            - name: RX_WS_IDLE_POL
              description: "0: WS should be 0 when receiving left channel data, and WS is 1in right channel.  1: WS should be 1 when receiving left channel data, and WS is 0in right channel."
              bitOffset: 17
              bitWidth: 1
              access: read-write
            - name: RX_BIT_ORDER
              description: "I2S Rx bit endian. 1:small endian, the LSB is received first. 0:big endian, the MSB is received first."
              bitOffset: 18
              bitWidth: 1
              access: read-write
            - name: RX_TDM_EN
              description: "1: Enable I2S TDM Rx mode . 0: Disable."
              bitOffset: 19
              bitWidth: 1
              access: read-write
            - name: RX_PDM_EN
              description: "1: Enable I2S PDM Rx mode . 0: Disable."
              bitOffset: 20
              bitWidth: 1
              access: read-write
      - register:
          name: TX_CONF
          description: I2S TX configure register
          addressOffset: 36
          size: 32
          resetValue: 45568
          fields:
            - name: TX_RESET
              description: Set this bit to reset transmitter
              bitOffset: 0
              bitWidth: 1
              access: write-only
            - name: TX_FIFO_RESET
              description: Set this bit to reset Tx AFIFO
              bitOffset: 1
              bitWidth: 1
              access: write-only
            - name: TX_START
              description: Set this bit to start transmitting data
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: TX_SLAVE_MOD
              description: Set this bit to enable slave transmitter mode
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: TX_MONO
              description: Set this bit to enable transmitter in mono mode
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: TX_CHAN_EQUAL
              description: "1: The value of Left channel data is equal to the value of right channel data in I2S TX mono mode or TDM channel select mode. 0: The invalid channel data is reg_i2s_single_data in I2S TX mono mode or TDM channel select mode."
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: TX_BIG_ENDIAN
              description: "I2S Tx byte endian, 1: low addr value to high addr.  0: low addr with low addr value."
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: TX_UPDATE
              description: Set 1 to update I2S TX registers from APB clock domain to I2S TX clock domain. This bit will be cleared by hardware after update register done.
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: TX_MONO_FST_VLD
              description: "1: The first channel data value is valid in I2S TX mono mode.   0: The second channel data value is valid in I2S TX mono mode."
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: TX_PCM_CONF
              description: "I2S TX compress/decompress configuration bit. & 0 (atol): A-Law decompress, 1 (ltoa) : A-Law compress, 2 (utol) : u-Law decompress, 3 (ltou) : u-Law compress. &"
              bitOffset: 10
              bitWidth: 2
              access: read-write
            - name: TX_PCM_BYPASS
              description: Set this bit to bypass  Compress/Decompress module for transmitted data.
              bitOffset: 12
              bitWidth: 1
              access: read-write
            - name: TX_STOP_EN
              description: Set this bit to stop disable output BCK signal and WS signal when tx FIFO is emtpy
              bitOffset: 13
              bitWidth: 1
              access: read-write
            - name: TX_LEFT_ALIGN
              description: "1: I2S TX left alignment mode. 0: I2S TX right alignment mode."
              bitOffset: 15
              bitWidth: 1
              access: read-write
            - name: TX_24_FILL_EN
              description: "1: Sent 32 bits in 24 channel bits mode. 0: Sent 24 bits in 24 channel bits mode"
              bitOffset: 16
              bitWidth: 1
              access: read-write
            - name: TX_WS_IDLE_POL
              description: "0: WS should be 0 when sending left channel data, and WS is 1in right channel.  1: WS should be 1 when sending left channel data, and WS is 0in right channel."
              bitOffset: 17
              bitWidth: 1
              access: read-write
            - name: TX_BIT_ORDER
              description: "I2S Tx bit endian. 1:small endian, the LSB is sent first. 0:big endian, the MSB is sent first."
              bitOffset: 18
              bitWidth: 1
              access: read-write
            - name: TX_TDM_EN
              description: "1: Enable I2S TDM Tx mode . 0: Disable."
              bitOffset: 19
              bitWidth: 1
              access: read-write
            - name: TX_PDM_EN
              description: "1: Enable I2S PDM Tx mode . 0: Disable."
              bitOffset: 20
              bitWidth: 1
              access: read-write
            - name: TX_CHAN_MOD
              description: I2S transmitter channel mode configuration bits.
              bitOffset: 24
              bitWidth: 3
              access: read-write
            - name: SIG_LOOPBACK
              description: Enable signal loop back mode with transmitter module and receiver module sharing the same WS and BCK signals.
              bitOffset: 27
              bitWidth: 1
              access: read-write
      - register:
          name: RX_CONF1
          description: I2S RX configure register 1
          addressOffset: 40
          size: 32
          resetValue: 792584960
          fields:
            - name: RX_TDM_WS_WIDTH
              description: "The width of rx_ws_out in TDM mode is (I2S_RX_TDM_WS_WIDTH[6:0] +1) * T_bck"
              bitOffset: 0
              bitWidth: 7
              access: read-write
            - name: RX_BCK_DIV_NUM
              description: Bit clock configuration bits in receiver mode.
              bitOffset: 7
              bitWidth: 6
              access: read-write
            - name: RX_BITS_MOD
              description: "Set the bits to configure the valid data bit length of I2S receiver channel. 7: all the valid channel data is in 8-bit-mode. 15: all the valid channel data is in 16-bit-mode. 23: all the valid channel data is in 24-bit-mode. 31:all the valid channel data is in 32-bit-mode."
              bitOffset: 13
              bitWidth: 5
              access: read-write
            - name: RX_HALF_SAMPLE_BITS
              description: I2S Rx half sample bits -1.
              bitOffset: 18
              bitWidth: 6
              access: read-write
            - name: RX_TDM_CHAN_BITS
              description: The Rx bit number for each channel minus 1in TDM mode.
              bitOffset: 24
              bitWidth: 5
              access: read-write
            - name: RX_MSB_SHIFT
              description: Set this bit to enable receiver in Phillips standard mode
              bitOffset: 29
              bitWidth: 1
              access: read-write
      - register:
          name: TX_CONF1
          description: I2S TX configure register 1
          addressOffset: 44
          size: 32
          resetValue: 1866326784
          fields:
            - name: TX_TDM_WS_WIDTH
              description: "The width of tx_ws_out in TDM mode is (I2S_TX_TDM_WS_WIDTH[6:0] +1) * T_bck"
              bitOffset: 0
              bitWidth: 7
              access: read-write
            - name: TX_BCK_DIV_NUM
              description: Bit clock configuration bits in transmitter mode.
              bitOffset: 7
              bitWidth: 6
              access: read-write
            - name: TX_BITS_MOD
              description: "Set the bits to configure the valid data bit length of I2S transmitter channel. 7: all the valid channel data is in 8-bit-mode. 15: all the valid channel data is in 16-bit-mode. 23: all the valid channel data is in 24-bit-mode. 31:all the valid channel data is in 32-bit-mode."
              bitOffset: 13
              bitWidth: 5
              access: read-write
            - name: TX_HALF_SAMPLE_BITS
              description: I2S Tx half sample bits -1.
              bitOffset: 18
              bitWidth: 6
              access: read-write
            - name: TX_TDM_CHAN_BITS
              description: The Tx bit number for each channel minus 1in TDM mode.
              bitOffset: 24
              bitWidth: 5
              access: read-write
            - name: TX_MSB_SHIFT
              description: Set this bit to enable transmitter in Phillips standard mode
              bitOffset: 29
              bitWidth: 1
              access: read-write
            - name: TX_BCK_NO_DLY
              description: "1: BCK is not delayed to generate pos/neg edge in master mode. 0: BCK is delayed to generate pos/neg edge in master mode."
              bitOffset: 30
              bitWidth: 1
              access: read-write
      - register:
          name: RX_CLKM_CONF
          description: I2S RX clock configure register
          addressOffset: 48
          size: 32
          resetValue: 2
          fields:
            - name: RX_CLKM_DIV_NUM
              description: Integral I2S clock divider value
              bitOffset: 0
              bitWidth: 8
              access: read-write
            - name: RX_CLK_ACTIVE
              description: I2S Rx module clock enable signal.
              bitOffset: 26
              bitWidth: 1
              access: read-write
            - name: RX_CLK_SEL
              description: "Select I2S Rx module source clock. 0: no clock. 1: APLL. 2: CLK160. 3: I2S_MCLK_in."
              bitOffset: 27
              bitWidth: 2
              access: read-write
            - name: MCLK_SEL
              description: "0: UseI2S Tx module clock as I2S_MCLK_OUT.  1: UseI2S Rx module clock as I2S_MCLK_OUT."
              bitOffset: 29
              bitWidth: 1
              access: read-write
      - register:
          name: TX_CLKM_CONF
          description: I2S TX clock configure register
          addressOffset: 52
          size: 32
          resetValue: 2
          fields:
            - name: TX_CLKM_DIV_NUM
              description: "Integral I2S TX clock divider value. f_I2S_CLK = f_I2S_CLK_S/(N+b/a). There will be (a-b) * n-div and b * (n+1)-div.  So the average combination will be:  for b <= a/2, z * [x * n-div + (n+1)-div] + y * n-div. For b > a/2, z * [n-div + x * (n+1)-div] + y * (n+1)-div."
              bitOffset: 0
              bitWidth: 8
              access: read-write
            - name: TX_CLK_ACTIVE
              description: I2S Tx module clock enable signal.
              bitOffset: 26
              bitWidth: 1
              access: read-write
            - name: TX_CLK_SEL
              description: "Select I2S Tx module source clock. 0: XTAL clock. 1: APLL. 2: CLK160. 3: I2S_MCLK_in."
              bitOffset: 27
              bitWidth: 2
              access: read-write
            - name: CLK_EN
              description: Set this bit to enable clk gate
              bitOffset: 29
              bitWidth: 1
              access: read-write
      - register:
          name: RX_CLKM_DIV_CONF
          description: I2S RX module clock divider configure register
          addressOffset: 56
          size: 32
          resetValue: 512
          fields:
            - name: RX_CLKM_DIV_Z
              description: "For b <= a/2, the value of I2S_RX_CLKM_DIV_Z is b. For b > a/2, the value of I2S_RX_CLKM_DIV_Z is (a-b)."
              bitOffset: 0
              bitWidth: 9
              access: read-write
            - name: RX_CLKM_DIV_Y
              description: "For b <= a/2, the value of I2S_RX_CLKM_DIV_Y is (a%b) . For b > a/2, the value of I2S_RX_CLKM_DIV_Y is (a%(a-b))."
              bitOffset: 9
              bitWidth: 9
              access: read-write
            - name: RX_CLKM_DIV_X
              description: "For b <= a/2, the value of I2S_RX_CLKM_DIV_X is (a/b) - 1. For b > a/2, the value of I2S_RX_CLKM_DIV_X is (a/(a-b)) - 1."
              bitOffset: 18
              bitWidth: 9
              access: read-write
            - name: RX_CLKM_DIV_YN1
              description: "For b <= a/2, the value of I2S_RX_CLKM_DIV_YN1 is 0 . For b > a/2, the value of I2S_RX_CLKM_DIV_YN1 is 1."
              bitOffset: 27
              bitWidth: 1
              access: read-write
      - register:
          name: TX_CLKM_DIV_CONF
          description: I2S TX module clock divider configure register
          addressOffset: 60
          size: 32
          resetValue: 512
          fields:
            - name: TX_CLKM_DIV_Z
              description: "For b <= a/2, the value of I2S_TX_CLKM_DIV_Z is b. For b > a/2, the value of I2S_TX_CLKM_DIV_Z is (a-b)."
              bitOffset: 0
              bitWidth: 9
              access: read-write
            - name: TX_CLKM_DIV_Y
              description: "For b <= a/2, the value of I2S_TX_CLKM_DIV_Y is (a%b) . For b > a/2, the value of I2S_TX_CLKM_DIV_Y is (a%(a-b))."
              bitOffset: 9
              bitWidth: 9
              access: read-write
            - name: TX_CLKM_DIV_X
              description: "For b <= a/2, the value of I2S_TX_CLKM_DIV_X is (a/b) - 1. For b > a/2, the value of I2S_TX_CLKM_DIV_X is (a/(a-b)) - 1."
              bitOffset: 18
              bitWidth: 9
              access: read-write
            - name: TX_CLKM_DIV_YN1
              description: "For b <= a/2, the value of I2S_TX_CLKM_DIV_YN1 is 0 . For b > a/2, the value of I2S_TX_CLKM_DIV_YN1 is 1."
              bitOffset: 27
              bitWidth: 1
              access: read-write
      - register:
          name: TX_PCM2PDM_CONF
          description: I2S TX PCM2PDM configuration register
          addressOffset: 64
          size: 32
          resetValue: 4890628
          fields:
            - name: TX_PDM_HP_BYPASS
              description: I2S TX PDM bypass hp filter or not. The option has been removed.
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: TX_PDM_SINC_OSR2
              description: I2S TX PDM OSR2 value
              bitOffset: 1
              bitWidth: 4
              access: read-write
            - name: TX_PDM_PRESCALE
              description: I2S TX PDM prescale for sigmadelta
              bitOffset: 5
              bitWidth: 8
              access: read-write
            - name: TX_PDM_HP_IN_SHIFT
              description: "I2S TX PDM sigmadelta scale shift number: 0:/2 , 1:x1 , 2:x2 , 3: x4"
              bitOffset: 13
              bitWidth: 2
              access: read-write
            - name: TX_PDM_LP_IN_SHIFT
              description: "I2S TX PDM sigmadelta scale shift number: 0:/2 , 1:x1 , 2:x2 , 3: x4"
              bitOffset: 15
              bitWidth: 2
              access: read-write
            - name: TX_PDM_SINC_IN_SHIFT
              description: "I2S TX PDM sigmadelta scale shift number: 0:/2 , 1:x1 , 2:x2 , 3: x4"
              bitOffset: 17
              bitWidth: 2
              access: read-write
            - name: TX_PDM_SIGMADELTA_IN_SHIFT
              description: "I2S TX PDM sigmadelta scale shift number: 0:/2 , 1:x1 , 2:x2 , 3: x4"
              bitOffset: 19
              bitWidth: 2
              access: read-write
            - name: TX_PDM_SIGMADELTA_DITHER2
              description: I2S TX PDM sigmadelta dither2 value
              bitOffset: 21
              bitWidth: 1
              access: read-write
            - name: TX_PDM_SIGMADELTA_DITHER
              description: I2S TX PDM sigmadelta dither value
              bitOffset: 22
              bitWidth: 1
              access: read-write
            - name: TX_PDM_DAC_2OUT_EN
              description: I2S TX PDM dac mode enable
              bitOffset: 23
              bitWidth: 1
              access: read-write
            - name: TX_PDM_DAC_MODE_EN
              description: I2S TX PDM dac 2channel enable
              bitOffset: 24
              bitWidth: 1
              access: read-write
            - name: PCM2PDM_CONV_EN
              description: I2S TX PDM Converter enable
              bitOffset: 25
              bitWidth: 1
              access: read-write
      - register:
          name: TX_PCM2PDM_CONF1
          description: I2S TX PCM2PDM configuration register
          addressOffset: 68
          size: 32
          resetValue: 66552768
          fields:
            - name: TX_PDM_FP
              description: I2S TX PDM Fp
              bitOffset: 0
              bitWidth: 10
              access: read-write
            - name: TX_PDM_FS
              description: I2S TX PDM Fs
              bitOffset: 10
              bitWidth: 10
              access: read-write
            - name: TX_IIR_HP_MULT12_5
              description: "The fourth parameter of PDM TX IIR_HP filter stage 2 is (504 + I2S_TX_IIR_HP_MULT12_5[2:0])"
              bitOffset: 20
              bitWidth: 3
              access: read-write
            - name: TX_IIR_HP_MULT12_0
              description: "The fourth parameter of PDM TX IIR_HP filter stage 1 is (504 + I2S_TX_IIR_HP_MULT12_0[2:0])"
              bitOffset: 23
              bitWidth: 3
              access: read-write
      - register:
          name: RX_TDM_CTRL
          description: I2S TX TDM mode control register
          addressOffset: 80
          size: 32
          resetValue: 65535
          fields:
            - name: RX_TDM_PDM_CHAN0_EN
              description: "1: Enable the valid data input of I2S RX TDM or PDM channel 0. 0:  Disable, just input 0 in this channel."
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: RX_TDM_PDM_CHAN1_EN
              description: "1: Enable the valid data input of I2S RX TDM or PDM channel 1. 0:  Disable, just input 0 in this channel."
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: RX_TDM_PDM_CHAN2_EN
              description: "1: Enable the valid data input of I2S RX TDM or PDM channel 2. 0:  Disable, just input 0 in this channel."
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: RX_TDM_PDM_CHAN3_EN
              description: "1: Enable the valid data input of I2S RX TDM or PDM channel 3. 0:  Disable, just input 0 in this channel."
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: RX_TDM_PDM_CHAN4_EN
              description: "1: Enable the valid data input of I2S RX TDM or PDM channel 4. 0:  Disable, just input 0 in this channel."
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: RX_TDM_PDM_CHAN5_EN
              description: "1: Enable the valid data input of I2S RX TDM or PDM channel 5. 0:  Disable, just input 0 in this channel."
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: RX_TDM_PDM_CHAN6_EN
              description: "1: Enable the valid data input of I2S RX TDM or PDM channel 6. 0:  Disable, just input 0 in this channel."
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: RX_TDM_PDM_CHAN7_EN
              description: "1: Enable the valid data input of I2S RX TDM or PDM channel 7. 0:  Disable, just input 0 in this channel."
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: RX_TDM_CHAN8_EN
              description: "1: Enable the valid data input of I2S RX TDM channel 8. 0:  Disable, just input 0 in this channel."
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: RX_TDM_CHAN9_EN
              description: "1: Enable the valid data input of I2S RX TDM channel 9. 0:  Disable, just input 0 in this channel."
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: RX_TDM_CHAN10_EN
              description: "1: Enable the valid data input of I2S RX TDM channel 10. 0:  Disable, just input 0 in this channel."
              bitOffset: 10
              bitWidth: 1
              access: read-write
            - name: RX_TDM_CHAN11_EN
              description: "1: Enable the valid data input of I2S RX TDM channel 11. 0:  Disable, just input 0 in this channel."
              bitOffset: 11
              bitWidth: 1
              access: read-write
            - name: RX_TDM_CHAN12_EN
              description: "1: Enable the valid data input of I2S RX TDM channel 12. 0:  Disable, just input 0 in this channel."
              bitOffset: 12
              bitWidth: 1
              access: read-write
            - name: RX_TDM_CHAN13_EN
              description: "1: Enable the valid data input of I2S RX TDM channel 13. 0:  Disable, just input 0 in this channel."
              bitOffset: 13
              bitWidth: 1
              access: read-write
            - name: RX_TDM_CHAN14_EN
              description: "1: Enable the valid data input of I2S RX TDM channel 14. 0:  Disable, just input 0 in this channel."
              bitOffset: 14
              bitWidth: 1
              access: read-write
            - name: RX_TDM_CHAN15_EN
              description: "1: Enable the valid data input of I2S RX TDM channel 15. 0:  Disable, just input 0 in this channel."
              bitOffset: 15
              bitWidth: 1
              access: read-write
            - name: RX_TDM_TOT_CHAN_NUM
              description: The total channel number of I2S TX TDM mode.
              bitOffset: 16
              bitWidth: 4
              access: read-write
      - register:
          name: TX_TDM_CTRL
          description: I2S TX TDM mode control register
          addressOffset: 84
          size: 32
          resetValue: 65535
          fields:
            - name: TX_TDM_CHAN0_EN
              description: "1: Enable the valid data output of I2S TX TDM channel 0. 0:  Disable, just output 0 in this channel."
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: TX_TDM_CHAN1_EN
              description: "1: Enable the valid data output of I2S TX TDM channel 1. 0:  Disable, just output 0 in this channel."
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: TX_TDM_CHAN2_EN
              description: "1: Enable the valid data output of I2S TX TDM channel 2. 0:  Disable, just output 0 in this channel."
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: TX_TDM_CHAN3_EN
              description: "1: Enable the valid data output of I2S TX TDM channel 3. 0:  Disable, just output 0 in this channel."
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: TX_TDM_CHAN4_EN
              description: "1: Enable the valid data output of I2S TX TDM channel 4. 0:  Disable, just output 0 in this channel."
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: TX_TDM_CHAN5_EN
              description: "1: Enable the valid data output of I2S TX TDM channel 5. 0:  Disable, just output 0 in this channel."
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: TX_TDM_CHAN6_EN
              description: "1: Enable the valid data output of I2S TX TDM channel 6. 0:  Disable, just output 0 in this channel."
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: TX_TDM_CHAN7_EN
              description: "1: Enable the valid data output of I2S TX TDM channel 7. 0:  Disable, just output 0 in this channel."
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: TX_TDM_CHAN8_EN
              description: "1: Enable the valid data output of I2S TX TDM channel 8. 0:  Disable, just output 0 in this channel."
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: TX_TDM_CHAN9_EN
              description: "1: Enable the valid data output of I2S TX TDM channel 9. 0:  Disable, just output 0 in this channel."
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: TX_TDM_CHAN10_EN
              description: "1: Enable the valid data output of I2S TX TDM channel 10. 0:  Disable, just output 0 in this channel."
              bitOffset: 10
              bitWidth: 1
              access: read-write
            - name: TX_TDM_CHAN11_EN
              description: "1: Enable the valid data output of I2S TX TDM channel 11. 0:  Disable, just output 0 in this channel."
              bitOffset: 11
              bitWidth: 1
              access: read-write
            - name: TX_TDM_CHAN12_EN
              description: "1: Enable the valid data output of I2S TX TDM channel 12. 0:  Disable, just output 0 in this channel."
              bitOffset: 12
              bitWidth: 1
              access: read-write
            - name: TX_TDM_CHAN13_EN
              description: "1: Enable the valid data output of I2S TX TDM channel 13. 0:  Disable, just output 0 in this channel."
              bitOffset: 13
              bitWidth: 1
              access: read-write
            - name: TX_TDM_CHAN14_EN
              description: "1: Enable the valid data output of I2S TX TDM channel 14. 0:  Disable, just output 0 in this channel."
              bitOffset: 14
              bitWidth: 1
              access: read-write
            - name: TX_TDM_CHAN15_EN
              description: "1: Enable the valid data output of I2S TX TDM channel 15. 0:  Disable, just output 0 in this channel."
              bitOffset: 15
              bitWidth: 1
              access: read-write
            - name: TX_TDM_TOT_CHAN_NUM
              description: The total channel number of I2S TX TDM mode.
              bitOffset: 16
              bitWidth: 4
              access: read-write
            - name: TX_TDM_SKIP_MSK_EN
              description: "When DMA TX buffer stores the data of (REG_TX_TDM_TOT_CHAN_NUM + 1)  channels, and only the data of the enabled channels is sent, then this bit should be set. Clear it when all the data stored in DMA TX buffer is for enabled channels."
              bitOffset: 20
              bitWidth: 1
              access: read-write
      - register:
          name: RX_TIMING
          description: I2S RX timing control register
          addressOffset: 88
          size: 32
          fields:
            - name: RX_SD_IN_DM
              description: "The delay mode of I2S Rx SD input signal. 0: bypass. 1: delay by pos edge.  2: delay by neg edge. 3: not used."
              bitOffset: 0
              bitWidth: 2
              access: read-write
            - name: RX_WS_OUT_DM
              description: "The delay mode of I2S Rx WS output signal. 0: bypass. 1: delay by pos edge.  2: delay by neg edge. 3: not used."
              bitOffset: 16
              bitWidth: 2
              access: read-write
            - name: RX_BCK_OUT_DM
              description: "The delay mode of I2S Rx BCK output signal. 0: bypass. 1: delay by pos edge.  2: delay by neg edge. 3: not used."
              bitOffset: 20
              bitWidth: 2
              access: read-write
            - name: RX_WS_IN_DM
              description: "The delay mode of I2S Rx WS input signal. 0: bypass. 1: delay by pos edge.  2: delay by neg edge. 3: not used."
              bitOffset: 24
              bitWidth: 2
              access: read-write
            - name: RX_BCK_IN_DM
              description: "The delay mode of I2S Rx BCK input signal. 0: bypass. 1: delay by pos edge.  2: delay by neg edge. 3: not used."
              bitOffset: 28
              bitWidth: 2
              access: read-write
      - register:
          name: TX_TIMING
          description: I2S TX timing control register
          addressOffset: 92
          size: 32
          fields:
            - name: TX_SD_OUT_DM
              description: "The delay mode of I2S TX SD output signal. 0: bypass. 1: delay by pos edge.  2: delay by neg edge. 3: not used."
              bitOffset: 0
              bitWidth: 2
              access: read-write
            - name: TX_SD1_OUT_DM
              description: "The delay mode of I2S TX SD1 output signal. 0: bypass. 1: delay by pos edge.  2: delay by neg edge. 3: not used."
              bitOffset: 4
              bitWidth: 2
              access: read-write
            - name: TX_WS_OUT_DM
              description: "The delay mode of I2S TX WS output signal. 0: bypass. 1: delay by pos edge.  2: delay by neg edge. 3: not used."
              bitOffset: 16
              bitWidth: 2
              access: read-write
            - name: TX_BCK_OUT_DM
              description: "The delay mode of I2S TX BCK output signal. 0: bypass. 1: delay by pos edge.  2: delay by neg edge. 3: not used."
              bitOffset: 20
              bitWidth: 2
              access: read-write
            - name: TX_WS_IN_DM
              description: "The delay mode of I2S TX WS input signal. 0: bypass. 1: delay by pos edge.  2: delay by neg edge. 3: not used."
              bitOffset: 24
              bitWidth: 2
              access: read-write
            - name: TX_BCK_IN_DM
              description: "The delay mode of I2S TX BCK input signal. 0: bypass. 1: delay by pos edge.  2: delay by neg edge. 3: not used."
              bitOffset: 28
              bitWidth: 2
              access: read-write
      - register:
          name: LC_HUNG_CONF
          description: I2S HUNG configure register.
          addressOffset: 96
          size: 32
          resetValue: 2064
          fields:
            - name: LC_FIFO_TIMEOUT
              description: the i2s_tx_hung_int interrupt or the i2s_rx_hung_int interrupt will be triggered when fifo hung counter is equal to this value
              bitOffset: 0
              bitWidth: 8
              access: read-write
            - name: LC_FIFO_TIMEOUT_SHIFT
              description: The bits are used to scale tick counter threshold. The tick counter is reset when counter value >= 88000/2^i2s_lc_fifo_timeout_shift
              bitOffset: 8
              bitWidth: 3
              access: read-write
            - name: LC_FIFO_TIMEOUT_ENA
              description: The enable bit for FIFO timeout
              bitOffset: 11
              bitWidth: 1
              access: read-write
      - register:
          name: RXEOF_NUM
          description: I2S RX data number control register.
          addressOffset: 100
          size: 32
          resetValue: 64
          fields:
            - name: RX_EOF_NUM
              description: "The receive data bit length is (I2S_RX_BITS_MOD[4:0] + 1) * (REG_RX_EOF_NUM[11:0] + 1) . It will trigger in_suc_eof interrupt in the configured DMA RX channel."
              bitOffset: 0
              bitWidth: 12
              access: read-write
      - register:
          name: CONF_SIGLE_DATA
          description: I2S signal data register
          addressOffset: 104
          size: 32
          fields:
            - name: SINGLE_DATA
              description: The configured constant channel data to be sent out.
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: STATE
          description: I2S TX status register
          addressOffset: 108
          size: 32
          resetValue: 1
          fields:
            - name: TX_IDLE
              description: "1: i2s_tx is idle state. 0: i2s_tx is working."
              bitOffset: 0
              bitWidth: 1
              access: read-only
      - register:
          name: DATE
          description: Version control register
          addressOffset: 128
          size: 32
          resetValue: 33583648
          fields:
            - name: DATE
              description: I2S version control register
              bitOffset: 0
              bitWidth: 28
              access: read-write
  - name: INTERRUPT_CORE0
    description: Interrupt Controller (Core 0)
    groupName: INTERRUPT_CORE0
    baseAddress: 1611407360
    addressBlock:
      - offset: 0
        size: 412
        usage: registers
    interrupt:
      - name: WIFI_MAC
        value: 0
      - name: WIFI_MAC_NMI
        value: 1
      - name: WIFI_PWR
        value: 2
      - name: WIFI_BB
        value: 3
      - name: BT_MAC
        value: 4
      - name: BT_BB
        value: 5
      - name: BT_BB_NMI
        value: 6
      - name: RWBT
        value: 7
      - name: RWBLE
        value: 8
      - name: RWBT_NMI
        value: 9
      - name: RWBLE_NMI
        value: 10
      - name: SLC0
        value: 12
      - name: SLC1
        value: 13
      - name: CACHE_IA
        value: 36
      - name: ICACHE_PRELOAD0
        value: 41
      - name: ICACHE_SYNC0
        value: 42
      - name: FROM_CPU_INTR0
        value: 50
      - name: FROM_CPU_INTR1
        value: 51
      - name: FROM_CPU_INTR2
        value: 52
      - name: FROM_CPU_INTR3
        value: 53
      - name: CORE0_IRAM0_PMS
        value: 56
      - name: CORE0_DRAM0_PMS
        value: 57
      - name: CORE0_PIF_PMS
        value: 58
      - name: CORE0_PIF_PMS_SIZE
        value: 59
      - name: BAK_PMS_VIOLATE
        value: 60
      - name: CACHE_CORE0_ACS
        value: 61
    registers:
      - register:
          name: MAC_INTR_MAP
          description: mac intr map register
          addressOffset: 0
          size: 32
          fields:
            - name: MAC_INTR_MAP
              description: core0_mac_intr_map
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: MAC_NMI_MAP
          description: mac nmi_intr map register
          addressOffset: 4
          size: 32
          fields:
            - name: MAC_NMI_MAP
              description: reg_core0_mac_nmi_map
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: PWR_INTR_MAP
          description: pwr intr map register
          addressOffset: 8
          size: 32
          fields:
            - name: PWR_INTR_MAP
              description: reg_core0_pwr_intr_map
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: BB_INT_MAP
          description: bb intr map register
          addressOffset: 12
          size: 32
          fields:
            - name: BB_INT_MAP
              description: reg_core0_bb_int_map
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: BT_MAC_INT_MAP
          description: bt intr map register
          addressOffset: 16
          size: 32
          fields:
            - name: BT_MAC_INT_MAP
              description: reg_core0_bt_mac_int_map
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: BT_BB_INT_MAP
          description: bb_bt intr map register
          addressOffset: 20
          size: 32
          fields:
            - name: BT_BB_INT_MAP
              description: reg_core0_bt_bb_int_map
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: BT_BB_NMI_MAP
          description: bb_bt_nmi intr map register
          addressOffset: 24
          size: 32
          fields:
            - name: BT_BB_NMI_MAP
              description: reg_core0_bt_bb_nmi_map
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: RWBT_IRQ_MAP
          description: rwbt intr map register
          addressOffset: 28
          size: 32
          fields:
            - name: RWBT_IRQ_MAP
              description: reg_core0_rwbt_irq_map
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: RWBLE_IRQ_MAP
          description: rwble intr map register
          addressOffset: 32
          size: 32
          fields:
            - name: RWBLE_IRQ_MAP
              description: reg_core0_rwble_irq_map
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: RWBT_NMI_MAP
          description: rwbt_nmi intr map register
          addressOffset: 36
          size: 32
          fields:
            - name: RWBT_NMI_MAP
              description: reg_core0_rwbt_nmi_map
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: RWBLE_NMI_MAP
          description: rwble_nmi intr map register
          addressOffset: 40
          size: 32
          fields:
            - name: RWBLE_NMI_MAP
              description: reg_core0_rwble_nmi_map
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: I2C_MST_INT_MAP
          description: i2c intr map register
          addressOffset: 44
          size: 32
          fields:
            - name: I2C_MST_INT_MAP
              description: reg_core0_i2c_mst_int_map
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: SLC0_INTR_MAP
          description: slc0 intr map register
          addressOffset: 48
          size: 32
          fields:
            - name: SLC0_INTR_MAP
              description: reg_core0_slc0_intr_map
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: SLC1_INTR_MAP
          description: slc1 intr map register
          addressOffset: 52
          size: 32
          fields:
            - name: SLC1_INTR_MAP
              description: reg_core0_slc1_intr_map
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: APB_CTRL_INTR_MAP
          description: apb_ctrl intr map register
          addressOffset: 56
          size: 32
          fields:
            - name: APB_CTRL_INTR_MAP
              description: reg_core0_apb_ctrl_intr_map
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: UHCI0_INTR_MAP
          description: uchi0 intr map register
          addressOffset: 60
          size: 32
          fields:
            - name: UHCI0_INTR_MAP
              description: reg_core0_uhci0_intr_map
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: GPIO_INTERRUPT_PRO_MAP
          description: gpio intr map register
          addressOffset: 64
          size: 32
          fields:
            - name: GPIO_INTERRUPT_PRO_MAP
              description: reg_core0_gpio_interrupt_pro_map
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: GPIO_INTERRUPT_PRO_NMI_MAP
          description: gpio_pro intr map register
          addressOffset: 68
          size: 32
          fields:
            - name: GPIO_INTERRUPT_PRO_NMI_MAP
              description: reg_core0_gpio_interrupt_pro_nmi_map
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: SPI_INTR_1_MAP
          description: gpio_pro_nmi intr map register
          addressOffset: 72
          size: 32
          fields:
            - name: SPI_INTR_1_MAP
              description: reg_core0_spi_intr_1_map
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: SPI_INTR_2_MAP
          description: spi1 intr map register
          addressOffset: 76
          size: 32
          fields:
            - name: SPI_INTR_2_MAP
              description: reg_core0_spi_intr_2_map
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: I2S1_INT_MAP
          description: spi2 intr map register
          addressOffset: 80
          size: 32
          fields:
            - name: I2S1_INT_MAP
              description: reg_core0_i2s1_int_map
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: UART_INTR_MAP
          description: i2s1 intr map register
          addressOffset: 84
          size: 32
          fields:
            - name: UART_INTR_MAP
              description: reg_core0_uart_intr_map
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: UART1_INTR_MAP
          description: uart1 intr map register
          addressOffset: 88
          size: 32
          fields:
            - name: UART1_INTR_MAP
              description: reg_core0_uart1_intr_map
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: LEDC_INT_MAP
          description: ledc intr map register
          addressOffset: 92
          size: 32
          fields:
            - name: LEDC_INT_MAP
              description: reg_core0_ledc_int_map
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: EFUSE_INT_MAP
          description: efuse intr map register
          addressOffset: 96
          size: 32
          fields:
            - name: EFUSE_INT_MAP
              description: reg_core0_efuse_int_map
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: CAN_INT_MAP
          description: can intr map register
          addressOffset: 100
          size: 32
          fields:
            - name: CAN_INT_MAP
              description: reg_core0_can_int_map
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: USB_INTR_MAP
          description: usb intr map register
          addressOffset: 104
          size: 32
          fields:
            - name: USB_INTR_MAP
              description: reg_core0_usb_intr_map
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: RTC_CORE_INTR_MAP
          description: rtc intr map register
          addressOffset: 108
          size: 32
          fields:
            - name: RTC_CORE_INTR_MAP
              description: reg_core0_rtc_core_intr_map
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: RMT_INTR_MAP
          description: rmt intr map register
          addressOffset: 112
          size: 32
          fields:
            - name: RMT_INTR_MAP
              description: reg_core0_rmt_intr_map
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: I2C_EXT0_INTR_MAP
          description: i2c intr map register
          addressOffset: 116
          size: 32
          fields:
            - name: I2C_EXT0_INTR_MAP
              description: reg_core0_i2c_ext0_intr_map
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: TIMER_INT1_MAP
          description: timer1 intr map register
          addressOffset: 120
          size: 32
          fields:
            - name: TIMER_INT1_MAP
              description: reg_core0_timer_int1_map
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: TIMER_INT2_MAP
          description: timer2 intr map register
          addressOffset: 124
          size: 32
          fields:
            - name: TIMER_INT2_MAP
              description: reg_core0_timer_int2_map
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: TG_T0_INT_MAP
          description: tg to intr map register
          addressOffset: 128
          size: 32
          fields:
            - name: TG_T0_INT_MAP
              description: reg_core0_tg_t0_int_map
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: TG_WDT_INT_MAP
          description: tg wdt intr map register
          addressOffset: 132
          size: 32
          fields:
            - name: TG_WDT_INT_MAP
              description: reg_core0_tg_wdt_int_map
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: TG1_T0_INT_MAP
          description: tg1 to intr map register
          addressOffset: 136
          size: 32
          fields:
            - name: TG1_T0_INT_MAP
              description: reg_core0_tg1_t0_int_map
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: TG1_WDT_INT_MAP
          description: tg1 wdt intr map register
          addressOffset: 140
          size: 32
          fields:
            - name: TG1_WDT_INT_MAP
              description: reg_core0_tg1_wdt_int_map
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: CACHE_IA_INT_MAP
          description: cache ia intr map register
          addressOffset: 144
          size: 32
          fields:
            - name: CACHE_IA_INT_MAP
              description: reg_core0_cache_ia_int_map
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: SYSTIMER_TARGET0_INT_MAP
          description: systimer intr map register
          addressOffset: 148
          size: 32
          fields:
            - name: SYSTIMER_TARGET0_INT_MAP
              description: reg_core0_systimer_target0_int_map
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: SYSTIMER_TARGET1_INT_MAP
          description: systimer target1 intr map register
          addressOffset: 152
          size: 32
          fields:
            - name: SYSTIMER_TARGET1_INT_MAP
              description: reg_core0_systimer_target1_int_map
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: SYSTIMER_TARGET2_INT_MAP
          description: systimer target2 intr map register
          addressOffset: 156
          size: 32
          fields:
            - name: SYSTIMER_TARGET2_INT_MAP
              description: reg_core0_systimer_target2_int_map
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: SPI_MEM_REJECT_INTR_MAP
          description: spi mem reject intr map register
          addressOffset: 160
          size: 32
          fields:
            - name: SPI_MEM_REJECT_INTR_MAP
              description: reg_core0_spi_mem_reject_intr_map
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: ICACHE_PRELOAD_INT_MAP
          description: icache perload intr map register
          addressOffset: 164
          size: 32
          fields:
            - name: ICACHE_PRELOAD_INT_MAP
              description: reg_core0_icache_preload_int_map
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: ICACHE_SYNC_INT_MAP
          description: icache sync intr map register
          addressOffset: 168
          size: 32
          fields:
            - name: ICACHE_SYNC_INT_MAP
              description: reg_core0_icache_sync_int_map
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: APB_ADC_INT_MAP
          description: adc intr map register
          addressOffset: 172
          size: 32
          fields:
            - name: APB_ADC_INT_MAP
              description: reg_core0_apb_adc_int_map
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: DMA_CH0_INT_MAP
          description: dma ch0 intr map register
          addressOffset: 176
          size: 32
          fields:
            - name: DMA_CH0_INT_MAP
              description: reg_core0_dma_ch0_int_map
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: DMA_CH1_INT_MAP
          description: dma ch1 intr map register
          addressOffset: 180
          size: 32
          fields:
            - name: DMA_CH1_INT_MAP
              description: reg_core0_dma_ch1_int_map
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: DMA_CH2_INT_MAP
          description: dma ch2 intr map register
          addressOffset: 184
          size: 32
          fields:
            - name: DMA_CH2_INT_MAP
              description: reg_core0_dma_ch2_int_map
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: RSA_INT_MAP
          description: rsa intr map register
          addressOffset: 188
          size: 32
          fields:
            - name: RSA_INT_MAP
              description: reg_core0_rsa_int_map
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: AES_INT_MAP
          description: aes intr map register
          addressOffset: 192
          size: 32
          fields:
            - name: AES_INT_MAP
              description: reg_core0_aes_int_map
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: SHA_INT_MAP
          description: sha intr map register
          addressOffset: 196
          size: 32
          fields:
            - name: SHA_INT_MAP
              description: reg_core0_sha_int_map
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: CPU_INTR_FROM_CPU_0_MAP
          description: cpu from cpu 0 intr map register
          addressOffset: 200
          size: 32
          fields:
            - name: CPU_INTR_FROM_CPU_0_MAP
              description: reg_core0_cpu_intr_from_cpu_0_map
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: CPU_INTR_FROM_CPU_1_MAP
          description: cpu from cpu 0 intr map register
          addressOffset: 204
          size: 32
          fields:
            - name: CPU_INTR_FROM_CPU_1_MAP
              description: reg_core0_cpu_intr_from_cpu_1_map
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: CPU_INTR_FROM_CPU_2_MAP
          description: cpu from cpu 1 intr map register
          addressOffset: 208
          size: 32
          fields:
            - name: CPU_INTR_FROM_CPU_2_MAP
              description: reg_core0_cpu_intr_from_cpu_2_map
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: CPU_INTR_FROM_CPU_3_MAP
          description: cpu from cpu 3 intr map register
          addressOffset: 212
          size: 32
          fields:
            - name: CPU_INTR_FROM_CPU_3_MAP
              description: reg_core0_cpu_intr_from_cpu_3_map
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: ASSIST_DEBUG_INTR_MAP
          description: assist debug intr map register
          addressOffset: 216
          size: 32
          fields:
            - name: ASSIST_DEBUG_INTR_MAP
              description: reg_core0_assist_debug_intr_map
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: DMA_APBPERI_PMS_MONITOR_VIOLATE_INTR_MAP
          description: dma pms violatile intr map register
          addressOffset: 220
          size: 32
          fields:
            - name: DMA_APBPERI_PMS_MONITOR_VIOLATE_INTR_MAP
              description: reg_core0_dma_apbperi_pms_monitor_violate_intr_map
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: CORE_0_IRAM0_PMS_MONITOR_VIOLATE_INTR_MAP
          description: iram0 pms violatile intr map register
          addressOffset: 224
          size: 32
          fields:
            - name: CORE_0_IRAM0_PMS_MONITOR_VIOLATE_INTR_MAP
              description: reg_core0_core_0_iram0_pms_monitor_violate_intr_map
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: CORE_0_DRAM0_PMS_MONITOR_VIOLATE_INTR_MAP
          description: mac intr map register
          addressOffset: 228
          size: 32
          fields:
            - name: CORE_0_DRAM0_PMS_MONITOR_VIOLATE_INTR_MAP
              description: reg_core0_core_0_dram0_pms_monitor_violate_intr_map
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: CORE_0_PIF_PMS_MONITOR_VIOLATE_INTR_MAP
          description: mac intr map register
          addressOffset: 232
          size: 32
          fields:
            - name: CORE_0_PIF_PMS_MONITOR_VIOLATE_INTR_MAP
              description: reg_core0_core_0_pif_pms_monitor_violate_intr_map
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: CORE_0_PIF_PMS_MONITOR_VIOLATE_SIZE_INTR_MAP
          description: mac intr map register
          addressOffset: 236
          size: 32
          fields:
            - name: CORE_0_PIF_PMS_MONITOR_VIOLATE_SIZE_INTR_MAP
              description: reg_core0_core_0_pif_pms_monitor_violate_size_intr_map
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: BACKUP_PMS_VIOLATE_INTR_MAP
          description: mac intr map register
          addressOffset: 240
          size: 32
          fields:
            - name: BACKUP_PMS_VIOLATE_INTR_MAP
              description: reg_core0_backup_pms_violate_intr_map
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: CACHE_CORE0_ACS_INT_MAP
          description: mac intr map register
          addressOffset: 244
          size: 32
          fields:
            - name: CACHE_CORE0_ACS_INT_MAP
              description: reg_core0_cache_core0_acs_int_map
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: INTR_STATUS_REG_0
          description: mac intr map register
          addressOffset: 248
          size: 32
          fields:
            - name: INTR_STATUS_0
              description: reg_core0_intr_status_0
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: INTR_STATUS_REG_1
          description: mac intr map register
          addressOffset: 252
          size: 32
          fields:
            - name: INTR_STATUS_1
              description: reg_core0_intr_status_1
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: CLOCK_GATE
          description: mac intr map register
          addressOffset: 256
          size: 32
          resetValue: 1
          fields:
            - name: REG_CLK_EN
              description: reg_core0_reg_clk_en
              bitOffset: 0
              bitWidth: 1
              access: read-write
      - register:
          name: CPU_INT_ENABLE
          description: mac intr map register
          addressOffset: 260
          size: 32
          fields:
            - name: CPU_INT_ENABLE
              description: reg_core0_cpu_int_enable
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: CPU_INT_TYPE
          description: mac intr map register
          addressOffset: 264
          size: 32
          fields:
            - name: CPU_INT_TYPE
              description: reg_core0_cpu_int_type
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: CPU_INT_CLEAR
          description: mac intr map register
          addressOffset: 268
          size: 32
          fields:
            - name: CPU_INT_CLEAR
              description: reg_core0_cpu_int_clear
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: CPU_INT_EIP_STATUS
          description: mac intr map register
          addressOffset: 272
          size: 32
          fields:
            - name: CPU_INT_EIP_STATUS
              description: reg_core0_cpu_int_eip_status
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: CPU_INT_PRI_0
          description: mac intr map register
          addressOffset: 276
          size: 32
          fields:
            - name: CPU_PRI_0_MAP
              description: reg_core0_cpu_pri_0_map
              bitOffset: 0
              bitWidth: 4
              access: read-write
      - register:
          name: CPU_INT_PRI_1
          description: mac intr map register
          addressOffset: 280
          size: 32
          fields:
            - name: CPU_PRI_1_MAP
              description: reg_core0_cpu_pri_1_map
              bitOffset: 0
              bitWidth: 4
              access: read-write
      - register:
          name: CPU_INT_PRI_2
          description: mac intr map register
          addressOffset: 284
          size: 32
          fields:
            - name: CPU_PRI_2_MAP
              description: reg_core0_cpu_pri_2_map
              bitOffset: 0
              bitWidth: 4
              access: read-write
      - register:
          name: CPU_INT_PRI_3
          description: mac intr map register
          addressOffset: 288
          size: 32
          fields:
            - name: CPU_PRI_3_MAP
              description: reg_core0_cpu_pri_3_map
              bitOffset: 0
              bitWidth: 4
              access: read-write
      - register:
          name: CPU_INT_PRI_4
          description: mac intr map register
          addressOffset: 292
          size: 32
          fields:
            - name: CPU_PRI_4_MAP
              description: reg_core0_cpu_pri_4_map
              bitOffset: 0
              bitWidth: 4
              access: read-write
      - register:
          name: CPU_INT_PRI_5
          description: mac intr map register
          addressOffset: 296
          size: 32
          fields:
            - name: CPU_PRI_5_MAP
              description: reg_core0_cpu_pri_5_map
              bitOffset: 0
              bitWidth: 4
              access: read-write
      - register:
          name: CPU_INT_PRI_6
          description: mac intr map register
          addressOffset: 300
          size: 32
          fields:
            - name: CPU_PRI_6_MAP
              description: reg_core0_cpu_pri_6_map
              bitOffset: 0
              bitWidth: 4
              access: read-write
      - register:
          name: CPU_INT_PRI_7
          description: mac intr map register
          addressOffset: 304
          size: 32
          fields:
            - name: CPU_PRI_7_MAP
              description: reg_core0_cpu_pri_7_map
              bitOffset: 0
              bitWidth: 4
              access: read-write
      - register:
          name: CPU_INT_PRI_8
          description: mac intr map register
          addressOffset: 308
          size: 32
          fields:
            - name: CPU_PRI_8_MAP
              description: reg_core0_cpu_pri_8_map
              bitOffset: 0
              bitWidth: 4
              access: read-write
      - register:
          name: CPU_INT_PRI_9
          description: mac intr map register
          addressOffset: 312
          size: 32
          fields:
            - name: CPU_PRI_9_MAP
              description: reg_core0_cpu_pri_9_map
              bitOffset: 0
              bitWidth: 4
              access: read-write
      - register:
          name: CPU_INT_PRI_10
          description: mac intr map register
          addressOffset: 316
          size: 32
          fields:
            - name: CPU_PRI_10_MAP
              description: reg_core0_cpu_pri_10_map
              bitOffset: 0
              bitWidth: 4
              access: read-write
      - register:
          name: CPU_INT_PRI_11
          description: mac intr map register
          addressOffset: 320
          size: 32
          fields:
            - name: CPU_PRI_11_MAP
              description: reg_core0_cpu_pri_11_map
              bitOffset: 0
              bitWidth: 4
              access: read-write
      - register:
          name: CPU_INT_PRI_12
          description: mac intr map register
          addressOffset: 324
          size: 32
          fields:
            - name: CPU_PRI_12_MAP
              description: reg_core0_cpu_pri_12_map
              bitOffset: 0
              bitWidth: 4
              access: read-write
      - register:
          name: CPU_INT_PRI_13
          description: mac intr map register
          addressOffset: 328
          size: 32
          fields:
            - name: CPU_PRI_13_MAP
              description: reg_core0_cpu_pri_13_map
              bitOffset: 0
              bitWidth: 4
              access: read-write
      - register:
          name: CPU_INT_PRI_14
          description: mac intr map register
          addressOffset: 332
          size: 32
          fields:
            - name: CPU_PRI_14_MAP
              description: reg_core0_cpu_pri_14_map
              bitOffset: 0
              bitWidth: 4
              access: read-write
      - register:
          name: CPU_INT_PRI_15
          description: mac intr map register
          addressOffset: 336
          size: 32
          fields:
            - name: CPU_PRI_15_MAP
              description: reg_core0_cpu_pri_15_map
              bitOffset: 0
              bitWidth: 4
              access: read-write
      - register:
          name: CPU_INT_PRI_16
          description: mac intr map register
          addressOffset: 340
          size: 32
          fields:
            - name: CPU_PRI_16_MAP
              description: reg_core0_cpu_pri_16_map
              bitOffset: 0
              bitWidth: 4
              access: read-write
      - register:
          name: CPU_INT_PRI_17
          description: mac intr map register
          addressOffset: 344
          size: 32
          fields:
            - name: CPU_PRI_17_MAP
              description: reg_core0_cpu_pri_17_map
              bitOffset: 0
              bitWidth: 4
              access: read-write
      - register:
          name: CPU_INT_PRI_18
          description: mac intr map register
          addressOffset: 348
          size: 32
          fields:
            - name: CPU_PRI_18_MAP
              description: reg_core0_cpu_pri_18_map
              bitOffset: 0
              bitWidth: 4
              access: read-write
      - register:
          name: CPU_INT_PRI_19
          description: mac intr map register
          addressOffset: 352
          size: 32
          fields:
            - name: CPU_PRI_19_MAP
              description: reg_core0_cpu_pri_19_map
              bitOffset: 0
              bitWidth: 4
              access: read-write
      - register:
          name: CPU_INT_PRI_20
          description: mac intr map register
          addressOffset: 356
          size: 32
          fields:
            - name: CPU_PRI_20_MAP
              description: reg_core0_cpu_pri_20_map
              bitOffset: 0
              bitWidth: 4
              access: read-write
      - register:
          name: CPU_INT_PRI_21
          description: mac intr map register
          addressOffset: 360
          size: 32
          fields:
            - name: CPU_PRI_21_MAP
              description: reg_core0_cpu_pri_21_map
              bitOffset: 0
              bitWidth: 4
              access: read-write
      - register:
          name: CPU_INT_PRI_22
          description: mac intr map register
          addressOffset: 364
          size: 32
          fields:
            - name: CPU_PRI_22_MAP
              description: reg_core0_cpu_pri_22_map
              bitOffset: 0
              bitWidth: 4
              access: read-write
      - register:
          name: CPU_INT_PRI_23
          description: mac intr map register
          addressOffset: 368
          size: 32
          fields:
            - name: CPU_PRI_23_MAP
              description: reg_core0_cpu_pri_23_map
              bitOffset: 0
              bitWidth: 4
              access: read-write
      - register:
          name: CPU_INT_PRI_24
          description: mac intr map register
          addressOffset: 372
          size: 32
          fields:
            - name: CPU_PRI_24_MAP
              description: reg_core0_cpu_pri_24_map
              bitOffset: 0
              bitWidth: 4
              access: read-write
      - register:
          name: CPU_INT_PRI_25
          description: mac intr map register
          addressOffset: 376
          size: 32
          fields:
            - name: CPU_PRI_25_MAP
              description: reg_core0_cpu_pri_25_map
              bitOffset: 0
              bitWidth: 4
              access: read-write
      - register:
          name: CPU_INT_PRI_26
          description: mac intr map register
          addressOffset: 380
          size: 32
          fields:
            - name: CPU_PRI_26_MAP
              description: reg_core0_cpu_pri_26_map
              bitOffset: 0
              bitWidth: 4
              access: read-write
      - register:
          name: CPU_INT_PRI_27
          description: mac intr map register
          addressOffset: 384
          size: 32
          fields:
            - name: CPU_PRI_27_MAP
              description: reg_core0_cpu_pri_27_map
              bitOffset: 0
              bitWidth: 4
              access: read-write
      - register:
          name: CPU_INT_PRI_28
          description: mac intr map register
          addressOffset: 388
          size: 32
          fields:
            - name: CPU_PRI_28_MAP
              description: reg_core0_cpu_pri_28_map
              bitOffset: 0
              bitWidth: 4
              access: read-write
      - register:
          name: CPU_INT_PRI_29
          description: mac intr map register
          addressOffset: 392
          size: 32
          fields:
            - name: CPU_PRI_29_MAP
              description: reg_core0_cpu_pri_29_map
              bitOffset: 0
              bitWidth: 4
              access: read-write
      - register:
          name: CPU_INT_PRI_30
          description: mac intr map register
          addressOffset: 396
          size: 32
          fields:
            - name: CPU_PRI_30_MAP
              description: reg_core0_cpu_pri_30_map
              bitOffset: 0
              bitWidth: 4
              access: read-write
      - register:
          name: CPU_INT_PRI_31
          description: mac intr map register
          addressOffset: 400
          size: 32
          fields:
            - name: CPU_PRI_31_MAP
              description: reg_core0_cpu_pri_31_map
              bitOffset: 0
              bitWidth: 4
              access: read-write
      - register:
          name: CPU_INT_THRESH
          description: mac intr map register
          addressOffset: 404
          size: 32
          fields:
            - name: CPU_INT_THRESH
              description: reg_core0_cpu_int_thresh
              bitOffset: 0
              bitWidth: 4
              access: read-write
      - register:
          name: INTERRUPT_REG_DATE
          description: mac intr map register
          addressOffset: 2044
          size: 32
          resetValue: 33583632
          fields:
            - name: INTERRUPT_REG_DATE
              description: reg_core0_interrupt_reg_date
              bitOffset: 0
              bitWidth: 28
              access: read-write
  - name: IO_MUX
    description: Input/Output Multiplexer
    groupName: IO_MUX
    baseAddress: 1610649600
    addressBlock:
      - offset: 0
        size: 96
        usage: registers
    registers:
      - register:
          name: PIN_CTRL
          description: Clock Output Configuration Register
          addressOffset: 0
          size: 32
          resetValue: 2047
          fields:
            - name: CLK_OUT1
              description: "If you want to output clock for I2S to CLK_OUT_out1, set this register to 0x0. CLK_OUT_out1 can be found in peripheral output signals."
              bitOffset: 0
              bitWidth: 4
              access: read-write
            - name: CLK_OUT2
              description: "If you want to output clock for I2S to CLK_OUT_out2, set this register to 0x0. CLK_OUT_out2 can be found in peripheral output signals."
              bitOffset: 4
              bitWidth: 4
              access: read-write
            - name: CLK_OUT3
              description: "If you want to output clock for I2S to CLK_OUT_out3, set this register to 0x0. CLK_OUT_out3 can be found in peripheral output signals."
              bitOffset: 8
              bitWidth: 4
              access: read-write
      - register:
          dim: 22
          dimIncrement: 4
          name: GPIO%s
          description: IO MUX Configure Register for pad XTAL_32K_P
          addressOffset: 4
          size: 32
          resetValue: 2816
          fields:
            - name: MCU_OE
              description: "Output enable of the pad in sleep mode. 1: output enabled; 0: output disabled."
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: SLP_SEL
              description: Sleep mode selection of this pad. Set to 1 to put the pad in pad mode.
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: MCU_WPD
              description: "Pull-down enable of the pad in sleep mode. 1: internal pull-down enabled; 0: internal pull-down disabled."
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: MCU_WPU
              description: "Pull-up enable of the pad during sleep mode. 1: internal pull-up enabled; 0: internal pull-up disabled."
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: MCU_IE
              description: "Input enable of the pad during sleep mode. 1: input enabled; 0: input disabled."
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: FUN_WPD
              description: "Pull-down enable of the pad. 1: internal pull-down enabled; 0: internal pull-down disabled."
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: FUN_WPU
              description: "Pull-up enable of the pad. 1: internal pull-up enabled; 0: internal pull-up disabled."
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: FUN_IE
              description: "Input enable of the pad. 1: input enabled; 0: input disabled."
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: FUN_DRV
              description: "Select the drive strength of the pad. 0: ~5 mA; 1: ~10mA; 2: ~20mA; 3: ~40mA."
              bitOffset: 10
              bitWidth: 2
              access: read-write
            - name: MCU_SEL
              description: "Select IO MUX function for this signal. 0: Select Function 1; 1: Select Function 2; etc."
              bitOffset: 12
              bitWidth: 3
              access: read-write
            - name: FILTER_EN
              description: "Enable filter for pin input signals. 1: Filter enabled; 2: Filter disabled."
              bitOffset: 15
              bitWidth: 1
              access: read-write
      - register:
          name: DATE
          description: IO MUX Version Control Register
          addressOffset: 252
          size: 32
          resetValue: 33579088
          fields:
            - name: REG_DATE
              description: Version control register
              bitOffset: 0
              bitWidth: 28
              access: read-write
  - name: LEDC
    description: LED Control PWM (Pulse Width Modulation)
    groupName: LEDC
    baseAddress: 1610715136
    addressBlock:
      - offset: 0
        size: 176
        usage: registers
    interrupt:
      - name: LEDC
        value: 23
      - name: TIMER1
        value: 30
      - name: TIMER2
        value: 31
    registers:
      - register:
          dim: 6
          dimIncrement: 20
          dimIndex: "0,1,2,3,4,5"
          name: CH%s_CONF0
          description: LEDC_LSCH%s_CONF%s.
          addressOffset: 0
          size: 32
          fields:
            - name: TIMER_SEL
              description: reg_timer_sel_lsch0.
              bitOffset: 0
              bitWidth: 2
              access: read-write
            - name: SIG_OUT_EN
              description: reg_sig_out_en_lsch0.
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: IDLE_LV
              description: reg_idle_lv_lsch0.
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: PARA_UP
              description: reg_para_up_lsch0.
              bitOffset: 4
              bitWidth: 1
              access: write-only
            - name: OVF_NUM
              description: reg_ovf_num_lsch0.
              bitOffset: 5
              bitWidth: 10
              access: read-write
            - name: OVF_CNT_EN
              description: reg_ovf_cnt_en_lsch0.
              bitOffset: 15
              bitWidth: 1
              access: read-write
            - name: OVF_CNT_RESET
              description: reg_ovf_cnt_reset_lsch0.
              bitOffset: 16
              bitWidth: 1
              access: write-only
      - register:
          dim: 6
          dimIncrement: 20
          dimIndex: "0,1,2,3,4,5"
          name: CH%s_HPOINT
          description: LEDC_LSCH%s_HPOINT.
          addressOffset: 4
          size: 32
          fields:
            - name: HPOINT
              description: reg_hpoint_lsch0.
              bitOffset: 0
              bitWidth: 14
              access: read-write
      - register:
          dim: 6
          dimIncrement: 20
          dimIndex: "0,1,2,3,4,5"
          name: CH%s_DUTY
          description: LEDC_LSCH%s_DUTY.
          addressOffset: 8
          size: 32
          fields:
            - name: DUTY
              description: reg_duty_lsch0.
              bitOffset: 0
              bitWidth: 19
              access: read-write
      - register:
          dim: 6
          dimIncrement: 20
          dimIndex: "0,1,2,3,4,5"
          name: CH%s_CONF1
          description: LEDC_LSCH%s_CONF1.
          addressOffset: 12
          size: 32
          resetValue: 1073741824
          fields:
            - name: DUTY_SCALE
              description: reg_duty_scale_lsch0.
              bitOffset: 0
              bitWidth: 10
              access: read-write
            - name: DUTY_CYCLE
              description: reg_duty_cycle_lsch0.
              bitOffset: 10
              bitWidth: 10
              access: read-write
            - name: DUTY_NUM
              description: reg_duty_num_lsch0.
              bitOffset: 20
              bitWidth: 10
              access: read-write
            - name: DUTY_INC
              description: reg_duty_inc_lsch0.
              bitOffset: 30
              bitWidth: 1
              access: read-write
            - name: DUTY_START
              description: reg_duty_start_lsch0.
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          dim: 6
          dimIncrement: 20
          dimIndex: "0,1,2,3,4,5"
          name: CH%s_DUTY_R
          description: LEDC_LSCH%s_DUTY_R.
          addressOffset: 16
          size: 32
          fields:
            - name: DUTY_R
              description: reg_duty_lsch0_r.
              bitOffset: 0
              bitWidth: 19
              access: read-only
      - register:
          dim: 4
          dimIncrement: 8
          dimIndex: "0,1,2,3"
          name: TIMER%s_CONF
          description: LEDC_LSTIMER%s_CONF.
          addressOffset: 160
          size: 32
          resetValue: 8388608
          fields:
            - name: DUTY_RES
              description: reg_lstimer0_duty_res.
              bitOffset: 0
              bitWidth: 4
              access: read-write
            - name: CLK_DIV
              description: reg_clk_div_lstimer0.
              bitOffset: 4
              bitWidth: 18
              access: read-write
            - name: PAUSE
              description: reg_lstimer0_pause.
              bitOffset: 22
              bitWidth: 1
              access: read-write
            - name: RST
              description: reg_lstimer0_rst.
              bitOffset: 23
              bitWidth: 1
              access: read-write
            - name: TICK_SEL
              description: reg_tick_sel_lstimer0.
              bitOffset: 24
              bitWidth: 1
              access: read-write
            - name: PARA_UP
              description: reg_lstimer0_para_up.
              bitOffset: 25
              bitWidth: 1
              access: write-only
      - register:
          dim: 4
          dimIncrement: 8
          dimIndex: "0,1,2,3"
          name: TIMER%s_VALUE
          description: LEDC_LSTIMER%s_VALUE.
          addressOffset: 164
          size: 32
          fields:
            - name: CNT
              description: reg_lstimer0_cnt.
              bitOffset: 0
              bitWidth: 14
              access: read-only
      - register:
          name: INT_RAW
          description: LEDC_INT_RAW.
          addressOffset: 192
          size: 32
          fields:
            - name: LSTIMER0_OVF_INT_RAW
              description: reg_lstimer0_ovf_int_raw.
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: LSTIMER1_OVF_INT_RAW
              description: reg_lstimer1_ovf_int_raw.
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: LSTIMER2_OVF_INT_RAW
              description: reg_lstimer2_ovf_int_raw.
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: LSTIMER3_OVF_INT_RAW
              description: reg_lstimer3_ovf_int_raw.
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: DUTY_CHNG_END_LSCH0_INT_RAW
              description: reg_duty_chng_end_lsch0_int_raw.
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: DUTY_CHNG_END_LSCH1_INT_RAW
              description: reg_duty_chng_end_lsch1_int_raw.
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: DUTY_CHNG_END_LSCH2_INT_RAW
              description: reg_duty_chng_end_lsch2_int_raw.
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: DUTY_CHNG_END_LSCH3_INT_RAW
              description: reg_duty_chng_end_lsch3_int_raw.
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: DUTY_CHNG_END_LSCH4_INT_RAW
              description: reg_duty_chng_end_lsch4_int_raw.
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: DUTY_CHNG_END_LSCH5_INT_RAW
              description: reg_duty_chng_end_lsch5_int_raw.
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: OVF_CNT_LSCH0_INT_RAW
              description: reg_ovf_cnt_lsch0_int_raw.
              bitOffset: 10
              bitWidth: 1
              access: read-write
            - name: OVF_CNT_LSCH1_INT_RAW
              description: reg_ovf_cnt_lsch1_int_raw.
              bitOffset: 11
              bitWidth: 1
              access: read-write
            - name: OVF_CNT_LSCH2_INT_RAW
              description: reg_ovf_cnt_lsch2_int_raw.
              bitOffset: 12
              bitWidth: 1
              access: read-write
            - name: OVF_CNT_LSCH3_INT_RAW
              description: reg_ovf_cnt_lsch3_int_raw.
              bitOffset: 13
              bitWidth: 1
              access: read-write
            - name: OVF_CNT_LSCH4_INT_RAW
              description: reg_ovf_cnt_lsch4_int_raw.
              bitOffset: 14
              bitWidth: 1
              access: read-write
            - name: OVF_CNT_LSCH5_INT_RAW
              description: reg_ovf_cnt_lsch5_int_raw.
              bitOffset: 15
              bitWidth: 1
              access: read-write
      - register:
          name: INT_ST
          description: LEDC_INT_ST.
          addressOffset: 196
          size: 32
          fields:
            - name: LSTIMER0_OVF_INT_ST
              description: reg_lstimer0_ovf_int_st.
              bitOffset: 0
              bitWidth: 1
              access: read-only
            - name: LSTIMER1_OVF_INT_ST
              description: reg_lstimer1_ovf_int_st.
              bitOffset: 1
              bitWidth: 1
              access: read-only
            - name: LSTIMER2_OVF_INT_ST
              description: reg_lstimer2_ovf_int_st.
              bitOffset: 2
              bitWidth: 1
              access: read-only
            - name: LSTIMER3_OVF_INT_ST
              description: reg_lstimer3_ovf_int_st.
              bitOffset: 3
              bitWidth: 1
              access: read-only
            - name: DUTY_CHNG_END_LSCH0_INT_ST
              description: reg_duty_chng_end_lsch0_int_st.
              bitOffset: 4
              bitWidth: 1
              access: read-only
            - name: DUTY_CHNG_END_LSCH1_INT_ST
              description: reg_duty_chng_end_lsch1_int_st.
              bitOffset: 5
              bitWidth: 1
              access: read-only
            - name: DUTY_CHNG_END_LSCH2_INT_ST
              description: reg_duty_chng_end_lsch2_int_st.
              bitOffset: 6
              bitWidth: 1
              access: read-only
            - name: DUTY_CHNG_END_LSCH3_INT_ST
              description: reg_duty_chng_end_lsch3_int_st.
              bitOffset: 7
              bitWidth: 1
              access: read-only
            - name: DUTY_CHNG_END_LSCH4_INT_ST
              description: reg_duty_chng_end_lsch4_int_st.
              bitOffset: 8
              bitWidth: 1
              access: read-only
            - name: DUTY_CHNG_END_LSCH5_INT_ST
              description: reg_duty_chng_end_lsch5_int_st.
              bitOffset: 9
              bitWidth: 1
              access: read-only
            - name: OVF_CNT_LSCH0_INT_ST
              description: reg_ovf_cnt_lsch0_int_st.
              bitOffset: 10
              bitWidth: 1
              access: read-only
            - name: OVF_CNT_LSCH1_INT_ST
              description: reg_ovf_cnt_lsch1_int_st.
              bitOffset: 11
              bitWidth: 1
              access: read-only
            - name: OVF_CNT_LSCH2_INT_ST
              description: reg_ovf_cnt_lsch2_int_st.
              bitOffset: 12
              bitWidth: 1
              access: read-only
            - name: OVF_CNT_LSCH3_INT_ST
              description: reg_ovf_cnt_lsch3_int_st.
              bitOffset: 13
              bitWidth: 1
              access: read-only
            - name: OVF_CNT_LSCH4_INT_ST
              description: reg_ovf_cnt_lsch4_int_st.
              bitOffset: 14
              bitWidth: 1
              access: read-only
            - name: OVF_CNT_LSCH5_INT_ST
              description: reg_ovf_cnt_lsch5_int_st.
              bitOffset: 15
              bitWidth: 1
              access: read-only
      - register:
          name: INT_ENA
          description: LEDC_INT_ENA.
          addressOffset: 200
          size: 32
          fields:
            - name: LSTIMER0_OVF_INT_ENA
              description: reg_lstimer0_ovf_int_ena.
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: LSTIMER1_OVF_INT_ENA
              description: reg_lstimer1_ovf_int_ena.
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: LSTIMER2_OVF_INT_ENA
              description: reg_lstimer2_ovf_int_ena.
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: LSTIMER3_OVF_INT_ENA
              description: reg_lstimer3_ovf_int_ena.
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: DUTY_CHNG_END_LSCH0_INT_ENA
              description: reg_duty_chng_end_lsch0_int_ena.
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: DUTY_CHNG_END_LSCH1_INT_ENA
              description: reg_duty_chng_end_lsch1_int_ena.
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: DUTY_CHNG_END_LSCH2_INT_ENA
              description: reg_duty_chng_end_lsch2_int_ena.
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: DUTY_CHNG_END_LSCH3_INT_ENA
              description: reg_duty_chng_end_lsch3_int_ena.
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: DUTY_CHNG_END_LSCH4_INT_ENA
              description: reg_duty_chng_end_lsch4_int_ena.
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: DUTY_CHNG_END_LSCH5_INT_ENA
              description: reg_duty_chng_end_lsch5_int_ena.
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: OVF_CNT_LSCH0_INT_ENA
              description: reg_ovf_cnt_lsch0_int_ena.
              bitOffset: 10
              bitWidth: 1
              access: read-write
            - name: OVF_CNT_LSCH1_INT_ENA
              description: reg_ovf_cnt_lsch1_int_ena.
              bitOffset: 11
              bitWidth: 1
              access: read-write
            - name: OVF_CNT_LSCH2_INT_ENA
              description: reg_ovf_cnt_lsch2_int_ena.
              bitOffset: 12
              bitWidth: 1
              access: read-write
            - name: OVF_CNT_LSCH3_INT_ENA
              description: reg_ovf_cnt_lsch3_int_ena.
              bitOffset: 13
              bitWidth: 1
              access: read-write
            - name: OVF_CNT_LSCH4_INT_ENA
              description: reg_ovf_cnt_lsch4_int_ena.
              bitOffset: 14
              bitWidth: 1
              access: read-write
            - name: OVF_CNT_LSCH5_INT_ENA
              description: reg_ovf_cnt_lsch5_int_ena.
              bitOffset: 15
              bitWidth: 1
              access: read-write
      - register:
          name: INT_CLR
          description: LEDC_INT_CLR.
          addressOffset: 204
          size: 32
          fields:
            - name: LSTIMER0_OVF_INT_CLR
              description: reg_lstimer0_ovf_int_clr.
              bitOffset: 0
              bitWidth: 1
              access: write-only
            - name: LSTIMER1_OVF_INT_CLR
              description: reg_lstimer1_ovf_int_clr.
              bitOffset: 1
              bitWidth: 1
              access: write-only
            - name: LSTIMER2_OVF_INT_CLR
              description: reg_lstimer2_ovf_int_clr.
              bitOffset: 2
              bitWidth: 1
              access: write-only
            - name: LSTIMER3_OVF_INT_CLR
              description: reg_lstimer3_ovf_int_clr.
              bitOffset: 3
              bitWidth: 1
              access: write-only
            - name: DUTY_CHNG_END_LSCH0_INT_CLR
              description: reg_duty_chng_end_lsch0_int_clr.
              bitOffset: 4
              bitWidth: 1
              access: write-only
            - name: DUTY_CHNG_END_LSCH1_INT_CLR
              description: reg_duty_chng_end_lsch1_int_clr.
              bitOffset: 5
              bitWidth: 1
              access: write-only
            - name: DUTY_CHNG_END_LSCH2_INT_CLR
              description: reg_duty_chng_end_lsch2_int_clr.
              bitOffset: 6
              bitWidth: 1
              access: write-only
            - name: DUTY_CHNG_END_LSCH3_INT_CLR
              description: reg_duty_chng_end_lsch3_int_clr.
              bitOffset: 7
              bitWidth: 1
              access: write-only
            - name: DUTY_CHNG_END_LSCH4_INT_CLR
              description: reg_duty_chng_end_lsch4_int_clr.
              bitOffset: 8
              bitWidth: 1
              access: write-only
            - name: DUTY_CHNG_END_LSCH5_INT_CLR
              description: reg_duty_chng_end_lsch5_int_clr.
              bitOffset: 9
              bitWidth: 1
              access: write-only
            - name: OVF_CNT_LSCH0_INT_CLR
              description: reg_ovf_cnt_lsch0_int_clr.
              bitOffset: 10
              bitWidth: 1
              access: write-only
            - name: OVF_CNT_LSCH1_INT_CLR
              description: reg_ovf_cnt_lsch1_int_clr.
              bitOffset: 11
              bitWidth: 1
              access: write-only
            - name: OVF_CNT_LSCH2_INT_CLR
              description: reg_ovf_cnt_lsch2_int_clr.
              bitOffset: 12
              bitWidth: 1
              access: write-only
            - name: OVF_CNT_LSCH3_INT_CLR
              description: reg_ovf_cnt_lsch3_int_clr.
              bitOffset: 13
              bitWidth: 1
              access: write-only
            - name: OVF_CNT_LSCH4_INT_CLR
              description: reg_ovf_cnt_lsch4_int_clr.
              bitOffset: 14
              bitWidth: 1
              access: write-only
            - name: OVF_CNT_LSCH5_INT_CLR
              description: reg_ovf_cnt_lsch5_int_clr.
              bitOffset: 15
              bitWidth: 1
              access: write-only
      - register:
          name: CONF
          description: LEDC_CONF.
          addressOffset: 208
          size: 32
          fields:
            - name: APB_CLK_SEL
              description: reg_apb_clk_sel.
              bitOffset: 0
              bitWidth: 2
              access: read-write
            - name: CLK_EN
              description: reg_clk_en.
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: DATE
          description: LEDC_DATE.
          addressOffset: 252
          size: 32
          resetValue: 419829504
          fields:
            - name: LEDC_DATE
              description: reg_ledc_date.
              bitOffset: 0
              bitWidth: 32
              access: read-write
  - name: RMT
    description: Remote Control
    groupName: RMT
    baseAddress: 1610702848
    addressBlock:
      - offset: 0
        size: 120
        usage: registers
    interrupt:
      - name: RMT
        value: 28
    registers:
      - register:
          dim: 4
          dimIncrement: 4
          dimIndex: "0,1,2,3"
          name: CH%sDATA
          description: RMT_CH%sDATA_REG.
          addressOffset: 0
          size: 32
          fields:
            - name: DATA
              description: Reserved.
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          dim: 2
          dimIncrement: 4
          dimIndex: "0,1"
          name: CH%s_TX_CONF0
          description: RMT_CH%sCONF%s_REG.
          addressOffset: 16
          size: 32
          resetValue: 7406080
          fields:
            - name: TX_START
              description: reg_tx_start_ch0.
              bitOffset: 0
              bitWidth: 1
              access: write-only
            - name: MEM_RD_RST
              description: reg_mem_rd_rst_ch0.
              bitOffset: 1
              bitWidth: 1
              access: write-only
            - name: APB_MEM_RST
              description: reg_apb_mem_rst_ch0.
              bitOffset: 2
              bitWidth: 1
              access: write-only
            - name: TX_CONTI_MODE
              description: reg_tx_conti_mode_ch0.
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: MEM_TX_WRAP_EN
              description: reg_mem_tx_wrap_en_ch0.
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: IDLE_OUT_LV
              description: reg_idle_out_lv_ch0.
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: IDLE_OUT_EN
              description: reg_idle_out_en_ch0.
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: TX_STOP
              description: reg_tx_stop_ch0.
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: DIV_CNT
              description: reg_div_cnt_ch0.
              bitOffset: 8
              bitWidth: 8
              access: read-write
            - name: MEM_SIZE
              description: reg_mem_size_ch0.
              bitOffset: 16
              bitWidth: 3
              access: read-write
            - name: CARRIER_EFF_EN
              description: reg_carrier_eff_en_ch0.
              bitOffset: 20
              bitWidth: 1
              access: read-write
            - name: CARRIER_EN
              description: reg_carrier_en_ch0.
              bitOffset: 21
              bitWidth: 1
              access: read-write
            - name: CARRIER_OUT_LV
              description: reg_carrier_out_lv_ch0.
              bitOffset: 22
              bitWidth: 1
              access: read-write
            - name: AFIFO_RST
              description: reg_afifo_rst_ch0.
              bitOffset: 23
              bitWidth: 1
              access: write-only
            - name: CONF_UPDATE
              description: reg_reg_conf_update_ch0.
              bitOffset: 24
              bitWidth: 1
              access: write-only
      - register:
          dim: 2
          dimIncrement: 8
          dimIndex: "2,3"
          name: CH%s_RX_CONF0
          description: RMT_CH2CONF0_REG.
          addressOffset: 24
          size: 32
          resetValue: 822083330
          fields:
            - name: DIV_CNT
              description: reg_div_cnt_ch2.
              bitOffset: 0
              bitWidth: 8
              access: read-write
            - name: IDLE_THRES
              description: reg_idle_thres_ch2.
              bitOffset: 8
              bitWidth: 15
              access: read-write
            - name: MEM_SIZE
              description: reg_mem_size_ch2.
              bitOffset: 23
              bitWidth: 3
              access: read-write
            - name: CARRIER_EN
              description: reg_carrier_en_ch2.
              bitOffset: 28
              bitWidth: 1
              access: read-write
            - name: CARRIER_OUT_LV
              description: reg_carrier_out_lv_ch2.
              bitOffset: 29
              bitWidth: 1
              access: read-write
      - register:
          dim: 2
          dimIncrement: 8
          dimIndex: "2,3"
          name: CH%s_RX_CONF1
          description: RMT_CH2CONF1_REG.
          addressOffset: 28
          size: 32
          resetValue: 488
          fields:
            - name: RX_EN
              description: reg_rx_en_ch2.
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: MEM_WR_RST
              description: reg_mem_wr_rst_ch2.
              bitOffset: 1
              bitWidth: 1
              access: write-only
            - name: APB_MEM_RST
              description: reg_apb_mem_rst_ch2.
              bitOffset: 2
              bitWidth: 1
              access: write-only
            - name: MEM_OWNER
              description: reg_mem_owner_ch2.
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: RX_FILTER_EN
              description: reg_rx_filter_en_ch2.
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: RX_FILTER_THRES
              description: reg_rx_filter_thres_ch2.
              bitOffset: 5
              bitWidth: 8
              access: read-write
            - name: MEM_RX_WRAP_EN
              description: reg_mem_rx_wrap_en_ch2.
              bitOffset: 13
              bitWidth: 1
              access: read-write
            - name: AFIFO_RST
              description: reg_afifo_rst_ch2.
              bitOffset: 14
              bitWidth: 1
              access: write-only
            - name: CONF_UPDATE
              description: reg_conf_update_ch2.
              bitOffset: 15
              bitWidth: 1
              access: write-only
      - register:
          dim: 2
          dimIncrement: 4
          dimIndex: "0,1"
          name: CH%s_TX_STATUS
          description: RMT_CH%sSTATUS_REG.
          addressOffset: 40
          size: 32
          fields:
            - name: MEM_RADDR_EX
              description: reg_mem_raddr_ex_ch0.
              bitOffset: 0
              bitWidth: 9
              access: read-only
            - name: STATE
              description: reg_state_ch0.
              bitOffset: 9
              bitWidth: 3
              access: read-only
            - name: APB_MEM_WADDR
              description: reg_apb_mem_waddr_ch0.
              bitOffset: 12
              bitWidth: 9
              access: read-only
            - name: APB_MEM_RD_ERR
              description: reg_apb_mem_rd_err_ch0.
              bitOffset: 21
              bitWidth: 1
              access: read-only
            - name: MEM_EMPTY
              description: reg_mem_empty_ch0.
              bitOffset: 22
              bitWidth: 1
              access: read-only
            - name: APB_MEM_WR_ERR
              description: reg_apb_mem_wr_err_ch0.
              bitOffset: 23
              bitWidth: 1
              access: read-only
            - name: APB_MEM_RADDR
              description: reg_apb_mem_raddr_ch0.
              bitOffset: 24
              bitWidth: 8
              access: read-only
      - register:
          dim: 2
          dimIncrement: 4
          dimIndex: "2,3"
          name: CH%s_RX_STATUS
          description: RMT_CH2STATUS_REG.
          addressOffset: 48
          size: 32
          fields:
            - name: MEM_WADDR_EX
              description: reg_mem_waddr_ex_ch2.
              bitOffset: 0
              bitWidth: 9
              access: read-only
            - name: APB_MEM_RADDR
              description: reg_apb_mem_raddr_ch2.
              bitOffset: 12
              bitWidth: 9
              access: read-only
            - name: STATE
              description: reg_state_ch2.
              bitOffset: 22
              bitWidth: 3
              access: read-only
            - name: MEM_OWNER_ERR
              description: reg_mem_owner_err_ch2.
              bitOffset: 25
              bitWidth: 1
              access: read-only
            - name: MEM_FULL
              description: reg_mem_full_ch2.
              bitOffset: 26
              bitWidth: 1
              access: read-only
            - name: APB_MEM_RD_ERR
              description: reg_apb_mem_rd_err_ch2.
              bitOffset: 27
              bitWidth: 1
              access: read-only
      - register:
          name: INT_RAW
          description: RMT_INT_RAW_REG.
          addressOffset: 56
          size: 32
          fields:
            - dim: 2
              dimIncrement: 1
              dimIndex: "0,1"
              name: CH%s_TX_END
              description: reg_ch%s_tx_end_int_raw.
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - dim: 2
              dimIncrement: 1
              dimIndex: "2,3"
              name: CH%s_RX_END
              description: reg_ch2_rx_end_int_raw.
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - dim: 2
              dimIncrement: 1
              dimIndex: "0,1"
              name: CH%s_TX_ERR
              description: reg_ch%s_err_int_raw.
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - dim: 2
              dimIncrement: 1
              dimIndex: "2,3"
              name: CH%s_RX_ERR
              description: reg_ch2_err_int_raw.
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - dim: 2
              dimIncrement: 1
              dimIndex: "0,1"
              name: CH%s_TX_THR_EVENT
              description: reg_ch%s_tx_thr_event_int_raw.
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - dim: 2
              dimIncrement: 1
              dimIndex: "2,3"
              name: CH%s_RX_THR_EVENT
              description: reg_ch2_rx_thr_event_int_raw.
              bitOffset: 10
              bitWidth: 1
              access: read-write
            - dim: 2
              dimIncrement: 1
              dimIndex: "0,1"
              name: CH%s_TX_LOOP
              description: reg_ch%s_tx_loop_int_raw.
              bitOffset: 12
              bitWidth: 1
              access: read-write
      - register:
          name: INT_ST
          description: RMT_INT_ST_REG.
          addressOffset: 60
          size: 32
          fields:
            - dim: 2
              dimIncrement: 1
              dimIndex: "0,1"
              name: CH%s_TX_END
              description: reg_ch%s_tx_end_int_st.
              bitOffset: 0
              bitWidth: 1
              access: read-only
            - dim: 2
              dimIncrement: 1
              dimIndex: "2,3"
              name: CH%s_RX_END
              description: reg_ch2_rx_end_int_st.
              bitOffset: 2
              bitWidth: 1
              access: read-only
            - dim: 2
              dimIncrement: 1
              dimIndex: "0,1"
              name: CH%s_TX_ERR
              description: reg_ch%s_err_int_st.
              bitOffset: 4
              bitWidth: 1
              access: read-only
            - dim: 2
              dimIncrement: 1
              dimIndex: "2,3"
              name: CH%s_RX_ERR
              description: reg_ch2_err_int_st.
              bitOffset: 6
              bitWidth: 1
              access: read-only
            - dim: 2
              dimIncrement: 1
              dimIndex: "0,1"
              name: CH%s_TX_THR_EVENT
              description: reg_ch%s_tx_thr_event_int_st.
              bitOffset: 8
              bitWidth: 1
              access: read-only
            - dim: 2
              dimIncrement: 1
              dimIndex: "2,3"
              name: CH%s_RX_THR_EVENT
              description: reg_ch2_rx_thr_event_int_st.
              bitOffset: 10
              bitWidth: 1
              access: read-only
            - dim: 2
              dimIncrement: 1
              dimIndex: "0,1"
              name: CH%s_TX_LOOP
              description: reg_ch%s_tx_loop_int_st.
              bitOffset: 12
              bitWidth: 1
              access: read-only
      - register:
          name: INT_ENA
          description: RMT_INT_ENA_REG.
          addressOffset: 64
          size: 32
          fields:
            - dim: 2
              dimIncrement: 1
              dimIndex: "0,1"
              name: CH%s_TX_END
              description: reg_ch%s_tx_end_int_ena.
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - dim: 2
              dimIncrement: 1
              dimIndex: "2,3"
              name: CH%s_RX_END
              description: reg_ch2_rx_end_int_ena.
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - dim: 2
              dimIncrement: 1
              dimIndex: "0,1"
              name: CH%s_TX_ERR
              description: reg_ch%s_err_int_ena.
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - dim: 2
              dimIncrement: 1
              dimIndex: "2,3"
              name: CH%s_RX_ERR
              description: reg_ch2_err_int_ena.
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - dim: 2
              dimIncrement: 1
              dimIndex: "0,1"
              name: CH%s_TX_THR_EVENT
              description: reg_ch%s_tx_thr_event_int_ena.
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - dim: 2
              dimIncrement: 1
              dimIndex: "2,3"
              name: CH%s_RX_THR_EVENT
              description: reg_ch2_rx_thr_event_int_ena.
              bitOffset: 10
              bitWidth: 1
              access: read-write
            - dim: 2
              dimIncrement: 1
              dimIndex: "0,1"
              name: CH%s_TX_LOOP
              description: reg_ch%s_tx_loop_int_ena.
              bitOffset: 12
              bitWidth: 1
              access: read-write
      - register:
          name: INT_CLR
          description: RMT_INT_CLR_REG.
          addressOffset: 68
          size: 32
          fields:
            - dim: 2
              dimIncrement: 1
              dimIndex: "0,1"
              name: CH%s_TX_END
              description: reg_ch%s_tx_end_int_clr.
              bitOffset: 0
              bitWidth: 1
              access: write-only
            - dim: 2
              dimIncrement: 1
              dimIndex: "2,3"
              name: CH%s_RX_END
              description: reg_ch2_rx_end_int_clr.
              bitOffset: 2
              bitWidth: 1
              access: write-only
            - dim: 2
              dimIncrement: 1
              dimIndex: "0,1"
              name: CH%s_TX_ERR
              description: reg_ch%s_err_int_clr.
              bitOffset: 4
              bitWidth: 1
              access: write-only
            - dim: 2
              dimIncrement: 1
              dimIndex: "2,3"
              name: CH%s_RX_ERR
              description: reg_ch2_err_int_clr.
              bitOffset: 6
              bitWidth: 1
              access: write-only
            - dim: 2
              dimIncrement: 1
              dimIndex: "0,1"
              name: CH%s_TX_THR_EVENT
              description: reg_ch%s_tx_thr_event_int_clr.
              bitOffset: 8
              bitWidth: 1
              access: write-only
            - dim: 2
              dimIncrement: 1
              dimIndex: "2,3"
              name: CH%s_RX_THR_EVENT
              description: reg_ch2_rx_thr_event_int_clr.
              bitOffset: 10
              bitWidth: 1
              access: write-only
            - dim: 2
              dimIncrement: 1
              dimIndex: "0,1"
              name: CH%s_TX_LOOP
              description: reg_ch%s_tx_loop_int_clr.
              bitOffset: 12
              bitWidth: 1
              access: write-only
      - register:
          dim: 2
          dimIncrement: 4
          dimIndex: "0,1"
          name: CH%sCARRIER_DUTY
          description: RMT_CH%sCARRIER_DUTY_REG.
          addressOffset: 72
          size: 32
          resetValue: 4194368
          fields:
            - name: CARRIER_LOW
              description: reg_carrier_low_ch0.
              bitOffset: 0
              bitWidth: 16
              access: read-write
            - name: CARRIER_HIGH
              description: reg_carrier_high_ch0.
              bitOffset: 16
              bitWidth: 16
              access: read-write
      - register:
          dim: 2
          dimIncrement: 4
          dimIndex: "2,3"
          name: CH%s_RX_CARRIER_RM
          description: RMT_CH2_RX_CARRIER_RM_REG.
          addressOffset: 80
          size: 32
          fields:
            - name: CARRIER_LOW_THRES
              description: reg_carrier_low_thres_ch2.
              bitOffset: 0
              bitWidth: 16
              access: read-write
            - name: CARRIER_HIGH_THRES
              description: reg_carrier_high_thres_ch2.
              bitOffset: 16
              bitWidth: 16
              access: read-write
      - register:
          dim: 2
          dimIncrement: 4
          dimIndex: "0,1"
          name: CH%s_TX_LIM
          description: RMT_CH%s_TX_LIM_REG.
          addressOffset: 88
          size: 32
          resetValue: 128
          fields:
            - name: TX_LIM
              description: reg_rmt_tx_lim_ch0.
              bitOffset: 0
              bitWidth: 9
              access: read-write
            - name: TX_LOOP_NUM
              description: reg_rmt_tx_loop_num_ch0.
              bitOffset: 9
              bitWidth: 10
              access: read-write
            - name: TX_LOOP_CNT_EN
              description: reg_rmt_tx_loop_cnt_en_ch0.
              bitOffset: 19
              bitWidth: 1
              access: read-write
            - name: LOOP_COUNT_RESET
              description: reg_loop_count_reset_ch0.
              bitOffset: 20
              bitWidth: 1
              access: write-only
      - register:
          dim: 2
          dimIncrement: 4
          dimIndex: "2,3"
          name: CH%s_RX_LIM
          description: RMT_CH2_RX_LIM_REG.
          addressOffset: 96
          size: 32
          resetValue: 128
          fields:
            - name: RX_LIM
              description: reg_rmt_rx_lim_ch2.
              bitOffset: 0
              bitWidth: 9
              access: read-write
      - register:
          name: SYS_CONF
          description: RMT_SYS_CONF_REG.
          addressOffset: 104
          size: 32
          resetValue: 83886096
          fields:
            - name: APB_FIFO_MASK
              description: reg_apb_fifo_mask.
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: MEM_CLK_FORCE_ON
              description: reg_mem_clk_force_on.
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: MEM_FORCE_PD
              description: reg_rmt_mem_force_pd.
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: MEM_FORCE_PU
              description: reg_rmt_mem_force_pu.
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: SCLK_DIV_NUM
              description: reg_rmt_sclk_div_num.
              bitOffset: 4
              bitWidth: 8
              access: read-write
            - name: SCLK_DIV_A
              description: reg_rmt_sclk_div_a.
              bitOffset: 12
              bitWidth: 6
              access: read-write
            - name: SCLK_DIV_B
              description: reg_rmt_sclk_div_b.
              bitOffset: 18
              bitWidth: 6
              access: read-write
            - name: SCLK_SEL
              description: reg_rmt_sclk_sel.
              bitOffset: 24
              bitWidth: 2
              access: read-write
            - name: SCLK_ACTIVE
              description: reg_rmt_sclk_active.
              bitOffset: 26
              bitWidth: 1
              access: read-write
            - name: CLK_EN
              description: reg_clk_en.
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: TX_SIM
          description: RMT_TX_SIM_REG.
          addressOffset: 108
          size: 32
          fields:
            - name: TX_SIM_CH0
              description: reg_rmt_tx_sim_ch0.
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: TX_SIM_CH1
              description: reg_rmt_tx_sim_ch1.
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: TX_SIM_EN
              description: reg_rmt_tx_sim_en.
              bitOffset: 2
              bitWidth: 1
              access: read-write
      - register:
          name: REF_CNT_RST
          description: RMT_REF_CNT_RST_REG.
          addressOffset: 112
          size: 32
          fields:
            - name: CH0
              description: reg_ref_cnt_rst_ch0.
              bitOffset: 0
              bitWidth: 1
              access: write-only
            - name: CH1
              description: reg_ref_cnt_rst_ch1.
              bitOffset: 1
              bitWidth: 1
              access: write-only
            - name: CH2
              description: reg_ref_cnt_rst_ch2.
              bitOffset: 2
              bitWidth: 1
              access: write-only
            - name: CH3
              description: reg_ref_cnt_rst_ch3.
              bitOffset: 3
              bitWidth: 1
              access: write-only
      - register:
          name: DATE
          description: RMT_DATE_REG.
          addressOffset: 204
          size: 32
          resetValue: 33579569
          fields:
            - name: DATE
              description: reg_rmt_date.
              bitOffset: 0
              bitWidth: 28
              access: read-write
  - name: RNG
    description: Hardware Random Number Generator
    groupName: RNG
    baseAddress: 1610768384
    addressBlock:
      - offset: 0
        size: 4
        usage: registers
    registers:
      - register:
          name: DATA
          description: Random number data
          addressOffset: 176
          size: 32
          access: read-only
  - name: RSA
    description: RSA (Rivest Shamir Adleman) Accelerator
    groupName: RSA
    baseAddress: 1610858496
    addressBlock:
      - offset: 0
        size: 116
        usage: registers
    interrupt:
      - name: RSA
        value: 47
    registers:
      - register:
          dim: 96
          dimIncrement: 4
          name: "M_MEM[%s]"
          description: The memory that stores M
          addressOffset: 0
          size: 32
          access: read-write
      - register:
          dim: 96
          dimIncrement: 4
          name: "Z_MEM[%s]"
          description: The memory that stores Z
          addressOffset: 512
          size: 32
          access: read-write
      - register:
          dim: 96
          dimIncrement: 4
          name: "Y_MEM[%s]"
          description: The memory that stores Y
          addressOffset: 1024
          size: 32
          access: read-write
      - register:
          dim: 96
          dimIncrement: 4
          name: "X_MEM[%s]"
          description: The memory that stores X
          addressOffset: 1536
          size: 32
          access: read-write
      - register:
          name: M_PRIME
          description: RSA M_prime register
          addressOffset: 2048
          size: 32
          fields:
            - name: M_PRIME
              description: "Those bits stores m'"
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: MODE
          description: RSA mode register
          addressOffset: 2052
          size: 32
          fields:
            - name: MODE
              description: rsa mode (rsa length).
              bitOffset: 0
              bitWidth: 7
              access: read-write
      - register:
          name: QUERY_CLEAN
          description: RSA query clean register
          addressOffset: 2056
          size: 32
          fields:
            - name: QUERY_CLEAN
              description: query clean
              bitOffset: 0
              bitWidth: 1
              access: read-only
      - register:
          name: SET_START_MODEXP
          description: RSA modular exponentiation trigger register.
          addressOffset: 2060
          size: 32
          fields:
            - name: SET_START_MODEXP
              description: start modular exponentiation
              bitOffset: 0
              bitWidth: 1
              access: write-only
      - register:
          name: SET_START_MODMULT
          description: RSA modular multiplication trigger register.
          addressOffset: 2064
          size: 32
          fields:
            - name: SET_START_MODMULT
              description: start modular multiplication
              bitOffset: 0
              bitWidth: 1
              access: write-only
      - register:
          name: SET_START_MULT
          description: RSA normal multiplication trigger register.
          addressOffset: 2068
          size: 32
          fields:
            - name: SET_START_MULT
              description: start multiplicaiton
              bitOffset: 0
              bitWidth: 1
              access: write-only
      - register:
          name: QUERY_IDLE
          description: RSA query idle register
          addressOffset: 2072
          size: 32
          fields:
            - name: QUERY_IDLE
              description: "query rsa idle. 1'b0: busy, 1'b1: idle"
              bitOffset: 0
              bitWidth: 1
              access: read-only
      - register:
          name: INT_CLR
          description: RSA interrupt clear register
          addressOffset: 2076
          size: 32
          fields:
            - name: CLEAR_INTERRUPT
              description: set this bit to clear RSA interrupt.
              bitOffset: 0
              bitWidth: 1
              access: write-only
      - register:
          name: CONSTANT_TIME
          description: RSA constant time option register
          addressOffset: 2080
          size: 32
          resetValue: 1
          fields:
            - name: CONSTANT_TIME
              description: "Configure this bit to 0 for acceleration. 0: with acceleration, 1: without acceleration(defalut)."
              bitOffset: 0
              bitWidth: 1
              access: read-write
      - register:
          name: SEARCH_ENABLE
          description: RSA search option
          addressOffset: 2084
          size: 32
          fields:
            - name: SEARCH_ENABLE
              description: "Configure this bit to 1 for acceleration. 1: with acceleration, 0: without acceleration(default). This option should be used together with RSA_SEARCH_POS."
              bitOffset: 0
              bitWidth: 1
              access: read-write
      - register:
          name: SEARCH_POS
          description: RSA search position configure register
          addressOffset: 2088
          size: 32
          fields:
            - name: SEARCH_POS
              description: Configure this field to set search position. This field should be used together with RSA_SEARCH_ENABLE. The field is only meaningful when RSA_SEARCH_ENABLE is high.
              bitOffset: 0
              bitWidth: 12
              access: read-write
      - register:
          name: INT_ENA
          description: RSA interrupt enable register
          addressOffset: 2092
          size: 32
          fields:
            - name: INT_ENA
              description: "Set this bit to enable interrupt that occurs when rsa calculation is done. 1'b0: disable, 1'b1: enable(default)."
              bitOffset: 0
              bitWidth: 1
              access: read-write
      - register:
          name: DATE
          description: RSA version control register
          addressOffset: 2096
          size: 32
          resetValue: 538969624
          fields:
            - name: DATE
              description: rsa version information
              bitOffset: 0
              bitWidth: 30
              access: read-write
  - name: RTC_CNTL
    description: Real-Time Clock Control
    groupName: RTC_CNTL
    baseAddress: 1610645504
    addressBlock:
      - offset: 0
        size: 300
        usage: registers
    interrupt:
      - name: RTC_CORE
        value: 27
    registers:
      - register:
          name: OPTIONS0
          description: rtc configure register
          addressOffset: 0
          size: 32
          resetValue: 469803008
          fields:
            - name: SW_STALL_APPCPU_C0
              description: "{reg_sw_stall_appcpu_c1[5:0],  reg_sw_stall_appcpu_c0[1:0]} == 0x86 will stall APP CPU"
              bitOffset: 0
              bitWidth: 2
              access: read-write
            - name: SW_STALL_PROCPU_C0
              description: "{reg_sw_stall_procpu_c1[5:0],  reg_sw_stall_procpu_c0[1:0]} == 0x86 will stall PRO CPU"
              bitOffset: 2
              bitWidth: 2
              access: read-write
            - name: SW_APPCPU_RST
              description: APP CPU SW reset
              bitOffset: 4
              bitWidth: 1
              access: write-only
            - name: SW_PROCPU_RST
              description: PRO CPU SW reset
              bitOffset: 5
              bitWidth: 1
              access: write-only
            - name: BB_I2C_FORCE_PD
              description: BB_I2C force power down
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: BB_I2C_FORCE_PU
              description: BB_I2C force power up
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: BBPLL_I2C_FORCE_PD
              description: BB_PLL _I2C force power down
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: BBPLL_I2C_FORCE_PU
              description: BB_PLL_I2C force power up
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: BBPLL_FORCE_PD
              description: BB_PLL force power down
              bitOffset: 10
              bitWidth: 1
              access: read-write
            - name: BBPLL_FORCE_PU
              description: BB_PLL force power up
              bitOffset: 11
              bitWidth: 1
              access: read-write
            - name: XTL_FORCE_PD
              description: crystall force power down
              bitOffset: 12
              bitWidth: 1
              access: read-write
            - name: XTL_FORCE_PU
              description: crystall force power up
              bitOffset: 13
              bitWidth: 1
              access: read-write
            - name: XTL_EN_WAIT
              description: wait bias_sleep and current source wakeup
              bitOffset: 14
              bitWidth: 4
              access: read-write
            - name: XTL_EXT_CTR_SEL
              description: analog configure
              bitOffset: 20
              bitWidth: 3
              access: read-write
            - name: XTL_FORCE_ISO
              description: analog configure
              bitOffset: 23
              bitWidth: 1
              access: read-write
            - name: PLL_FORCE_ISO
              description: analog configure
              bitOffset: 24
              bitWidth: 1
              access: read-write
            - name: ANALOG_FORCE_ISO
              description: analog configure
              bitOffset: 25
              bitWidth: 1
              access: read-write
            - name: XTL_FORCE_NOISO
              description: analog configure
              bitOffset: 26
              bitWidth: 1
              access: read-write
            - name: PLL_FORCE_NOISO
              description: analog configure
              bitOffset: 27
              bitWidth: 1
              access: read-write
            - name: ANALOG_FORCE_NOISO
              description: analog configure
              bitOffset: 28
              bitWidth: 1
              access: read-write
            - name: DG_WRAP_FORCE_RST
              description: digital wrap force reset in deep sleep
              bitOffset: 29
              bitWidth: 1
              access: read-write
            - name: DG_WRAP_FORCE_NORST
              description: digital core force no reset in deep sleep
              bitOffset: 30
              bitWidth: 1
              access: read-write
            - name: SW_SYS_RST
              description: SW system reset
              bitOffset: 31
              bitWidth: 1
              access: write-only
      - register:
          name: SLP_TIMER0
          description: rtc configure register
          addressOffset: 4
          size: 32
          fields:
            - name: SLP_VAL_LO
              description: configure the  sleep time
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: SLP_TIMER1
          description: rtc configure register
          addressOffset: 8
          size: 32
          fields:
            - name: SLP_VAL_HI
              description: RTC sleep timer high 16 bits
              bitOffset: 0
              bitWidth: 16
              access: read-write
            - name: MAIN_TIMER_ALARM_EN
              description: timer alarm enable bit
              bitOffset: 16
              bitWidth: 1
              access: write-only
      - register:
          name: TIME_UPDATE
          description: rtc configure register
          addressOffset: 12
          size: 32
          fields:
            - name: TIMER_SYS_STALL
              description: Enable to record system stall time
              bitOffset: 27
              bitWidth: 1
              access: read-write
            - name: TIMER_XTL_OFF
              description: Enable to record 40M XTAL OFF time
              bitOffset: 28
              bitWidth: 1
              access: read-write
            - name: TIMER_SYS_RST
              description: enable to record system reset time
              bitOffset: 29
              bitWidth: 1
              access: read-write
            - name: TIME_UPDATE
              description: "Set 1: to update register with RTC timer"
              bitOffset: 31
              bitWidth: 1
              access: write-only
      - register:
          name: TIME_LOW0
          description: rtc configure register
          addressOffset: 16
          size: 32
          fields:
            - name: TIMER_VALUE0_LOW
              description: RTC timer low 32 bits
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: TIME_HIGH0
          description: rtc configure register
          addressOffset: 20
          size: 32
          fields:
            - name: TIMER_VALUE0_HIGH
              description: RTC timer high 16 bits
              bitOffset: 0
              bitWidth: 16
              access: read-only
      - register:
          name: STATE0
          description: rtc configure register
          addressOffset: 24
          size: 32
          fields:
            - name: SW_CPU_INT
              description: rtc software interrupt to main cpu
              bitOffset: 0
              bitWidth: 1
              access: write-only
            - name: SLP_REJECT_CAUSE_CLR
              description: clear rtc sleep reject cause
              bitOffset: 1
              bitWidth: 1
              access: write-only
            - name: APB2RTC_BRIDGE_SEL
              description: "1: APB to RTC using bridge"
              bitOffset: 22
              bitWidth: 1
              access: read-write
            - name: SDIO_ACTIVE_IND
              description: SDIO active indication
              bitOffset: 28
              bitWidth: 1
              access: read-only
            - name: SLP_WAKEUP
              description: leep wakeup bit
              bitOffset: 29
              bitWidth: 1
              access: read-write
            - name: SLP_REJECT
              description: leep reject bit
              bitOffset: 30
              bitWidth: 1
              access: read-write
            - name: SLEEP_EN
              description: sleep enable bit
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: TIMER1
          description: rtc configure register
          addressOffset: 28
          size: 32
          resetValue: 672400387
          fields:
            - name: CPU_STALL_EN
              description: CPU stall enable bit
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: CPU_STALL_WAIT
              description: CPU stall wait cycles in fast_clk_rtc
              bitOffset: 1
              bitWidth: 5
              access: read-write
            - name: CK8M_WAIT
              description: CK8M wait cycles in slow_clk_rtc
              bitOffset: 6
              bitWidth: 8
              access: read-write
            - name: XTL_BUF_WAIT
              description: XTAL wait cycles in slow_clk_rtc
              bitOffset: 14
              bitWidth: 10
              access: read-write
            - name: PLL_BUF_WAIT
              description: PLL wait cycles in slow_clk_rtc
              bitOffset: 24
              bitWidth: 8
              access: read-write
      - register:
          name: TIMER2
          description: rtc configure register
          addressOffset: 32
          size: 32
          resetValue: 16777216
          fields:
            - name: MIN_TIME_CK8M_OFF
              description: minimal cycles in slow_clk_rtc for CK8M in power down state
              bitOffset: 24
              bitWidth: 8
              access: read-write
      - register:
          name: TIMER3
          description: rtc configure register
          addressOffset: 36
          size: 32
          resetValue: 168299016
          fields:
            - name: WIFI_WAIT_TIMER
              description: wifi power domain wakeup time
              bitOffset: 0
              bitWidth: 9
              access: read-write
            - name: WIFI_POWERUP_TIMER
              description: wifi power domain power on time
              bitOffset: 9
              bitWidth: 7
              access: read-write
            - name: BT_WAIT_TIMER
              description: bt power domain wakeup time
              bitOffset: 16
              bitWidth: 9
              access: read-write
            - name: BT_POWERUP_TIMER
              description: bt power domain power on time
              bitOffset: 25
              bitWidth: 7
              access: read-write
      - register:
          name: TIMER4
          description: rtc configure register
          addressOffset: 40
          size: 32
          resetValue: 270535176
          fields:
            - name: CPU_TOP_WAIT_TIMER
              description: cpu top power domain wakeup time
              bitOffset: 0
              bitWidth: 9
              access: read-write
            - name: CPU_TOP_POWERUP_TIMER
              description: cpu top power domain power on time
              bitOffset: 9
              bitWidth: 7
              access: read-write
            - name: DG_WRAP_WAIT_TIMER
              description: digital wrap power domain wakeup time
              bitOffset: 16
              bitWidth: 9
              access: read-write
            - name: DG_WRAP_POWERUP_TIMER
              description: digital wrap power domain power on time
              bitOffset: 25
              bitWidth: 7
              access: read-write
      - register:
          name: TIMER5
          description: rtc configure register
          addressOffset: 44
          size: 32
          resetValue: 32768
          fields:
            - name: MIN_SLP_VAL
              description: minimal sleep cycles in slow_clk_rtc
              bitOffset: 8
              bitWidth: 8
              access: read-write
      - register:
          name: TIMER6
          description: rtc configure register
          addressOffset: 48
          size: 32
          resetValue: 168296448
          fields:
            - name: DG_PERI_WAIT_TIMER
              description: digital peri power domain wakeup time
              bitOffset: 16
              bitWidth: 9
              access: read-write
            - name: DG_PERI_POWERUP_TIMER
              description: digital peri power domain power on time
              bitOffset: 25
              bitWidth: 7
              access: read-write
      - register:
          name: ANA_CONF
          description: rtc configure register
          addressOffset: 52
          size: 32
          resetValue: 12845056
          fields:
            - name: RESET_POR_FORCE_PD
              description: force no bypass i2c power on reset
              bitOffset: 18
              bitWidth: 1
              access: read-write
            - name: RESET_POR_FORCE_PU
              description: force bypass i2c power on reset
              bitOffset: 19
              bitWidth: 1
              access: read-write
            - name: GLITCH_RST_EN
              description: enable glitch reset
              bitOffset: 20
              bitWidth: 1
              access: read-write
            - name: SAR_I2C_PU
              description: PLLA force power up
              bitOffset: 22
              bitWidth: 1
              access: read-write
            - name: PLLA_FORCE_PD
              description: PLLA force power down
              bitOffset: 23
              bitWidth: 1
              access: read-write
            - name: PLLA_FORCE_PU
              description: PLLA force power up
              bitOffset: 24
              bitWidth: 1
              access: read-write
            - name: BBPLL_CAL_SLP_START
              description: start BBPLL calibration during sleep
              bitOffset: 25
              bitWidth: 1
              access: read-write
            - name: PVTMON_PU
              description: "1: PVTMON power up"
              bitOffset: 26
              bitWidth: 1
              access: read-write
            - name: TXRF_I2C_PU
              description: "1: TXRF_I2C power up"
              bitOffset: 27
              bitWidth: 1
              access: read-write
            - name: RFRX_PBUS_PU
              description: "1: RFRX_PBUS power up"
              bitOffset: 28
              bitWidth: 1
              access: read-write
            - name: CKGEN_I2C_PU
              description: "1: CKGEN_I2C power up"
              bitOffset: 30
              bitWidth: 1
              access: read-write
            - name: PLL_I2C_PU
              description: power up pll i2c
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: RESET_STATE
          description: rtc configure register
          addressOffset: 56
          size: 32
          resetValue: 12288
          fields:
            - name: RESET_CAUSE_PROCPU
              description: reset cause of PRO CPU
              bitOffset: 0
              bitWidth: 6
              access: read-only
            - name: RESET_CAUSE_APPCPU
              description: reset cause of APP CPU
              bitOffset: 6
              bitWidth: 6
              access: read-only
            - name: STAT_VECTOR_SEL_APPCPU
              description: APP CPU state vector sel
              bitOffset: 12
              bitWidth: 1
              access: read-write
            - name: STAT_VECTOR_SEL_PROCPU
              description: PRO CPU state vector sel
              bitOffset: 13
              bitWidth: 1
              access: read-write
            - name: ALL_RESET_FLAG_PROCPU
              description: PRO CPU reset_flag
              bitOffset: 14
              bitWidth: 1
              access: read-only
            - name: ALL_RESET_FLAG_APPCPU
              description: APP CPU reset flag
              bitOffset: 15
              bitWidth: 1
              access: read-only
            - name: ALL_RESET_FLAG_CLR_PROCPU
              description: clear PRO CPU reset_flag
              bitOffset: 16
              bitWidth: 1
              access: write-only
            - name: ALL_RESET_FLAG_CLR_APPCPU
              description: clear APP CPU reset flag
              bitOffset: 17
              bitWidth: 1
              access: write-only
            - name: OCD_HALT_ON_RESET_APPCPU
              description: APPCPU OcdHaltOnReset
              bitOffset: 18
              bitWidth: 1
              access: read-write
            - name: OCD_HALT_ON_RESET_PROCPU
              description: PROCPU OcdHaltOnReset
              bitOffset: 19
              bitWidth: 1
              access: read-write
            - name: JTAG_RESET_FLAG_PROCPU
              description: configure jtag reset configure
              bitOffset: 20
              bitWidth: 1
              access: read-only
            - name: JTAG_RESET_FLAG_APPCPU
              description: configure jtag reset configure
              bitOffset: 21
              bitWidth: 1
              access: read-only
            - name: JTAG_RESET_FLAG_CLR_PROCPU
              description: configure jtag reset configure
              bitOffset: 22
              bitWidth: 1
              access: write-only
            - name: JTAG_RESET_FLAG_CLR_APPCPU
              description: configure jtag reset configure
              bitOffset: 23
              bitWidth: 1
              access: write-only
            - name: DRESET_MASK_APPCPU
              description: configure dreset configure
              bitOffset: 24
              bitWidth: 1
              access: read-write
            - name: DRESET_MASK_PROCPU
              description: configure dreset configure
              bitOffset: 25
              bitWidth: 1
              access: read-write
      - register:
          name: WAKEUP_STATE
          description: rtc configure register
          addressOffset: 60
          size: 32
          resetValue: 393216
          fields:
            - name: WAKEUP_ENA
              description: wakeup enable bitmap
              bitOffset: 15
              bitWidth: 17
              access: read-write
      - register:
          name: INT_ENA_RTC
          description: rtc configure register
          addressOffset: 64
          size: 32
          fields:
            - name: SLP_WAKEUP_INT_ENA
              description: enable sleep wakeup interrupt
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: SLP_REJECT_INT_ENA
              description: enable sleep reject interrupt
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: WDT_INT_ENA
              description: enable RTC WDT interrupt
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: BROWN_OUT_INT_ENA
              description: enable brown out interrupt
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: MAIN_TIMER_INT_ENA
              description: enable RTC main timer interrupt
              bitOffset: 10
              bitWidth: 1
              access: read-write
            - name: SWD_INT_ENA
              description: enable super watch dog interrupt
              bitOffset: 15
              bitWidth: 1
              access: read-write
            - name: XTAL32K_DEAD_INT_ENA
              description: enable xtal32k_dead  interrupt
              bitOffset: 16
              bitWidth: 1
              access: read-write
            - name: GLITCH_DET_INT_ENA
              description: enbale gitch det interrupt
              bitOffset: 19
              bitWidth: 1
              access: read-write
            - name: BBPLL_CAL_INT_ENA
              description: enbale bbpll cal end interrupt
              bitOffset: 20
              bitWidth: 1
              access: read-write
      - register:
          name: INT_RAW_RTC
          description: rtc configure register
          addressOffset: 68
          size: 32
          fields:
            - name: SLP_WAKEUP_INT_RAW
              description: sleep wakeup interrupt raw
              bitOffset: 0
              bitWidth: 1
              access: read-only
            - name: SLP_REJECT_INT_RAW
              description: sleep reject interrupt raw
              bitOffset: 1
              bitWidth: 1
              access: read-only
            - name: WDT_INT_RAW
              description: RTC WDT interrupt raw
              bitOffset: 3
              bitWidth: 1
              access: read-only
            - name: BROWN_OUT_INT_RAW
              description: brown out interrupt raw
              bitOffset: 9
              bitWidth: 1
              access: read-only
            - name: MAIN_TIMER_INT_RAW
              description: RTC main timer interrupt raw
              bitOffset: 10
              bitWidth: 1
              access: read-only
            - name: SWD_INT_RAW
              description: super watch dog interrupt raw
              bitOffset: 15
              bitWidth: 1
              access: read-only
            - name: XTAL32K_DEAD_INT_RAW
              description: xtal32k dead detection interrupt raw
              bitOffset: 16
              bitWidth: 1
              access: read-only
            - name: GLITCH_DET_INT_RAW
              description: glitch_det_interrupt_raw
              bitOffset: 19
              bitWidth: 1
              access: read-only
            - name: BBPLL_CAL_INT_RAW
              description: bbpll cal end interrupt state
              bitOffset: 20
              bitWidth: 1
              access: read-only
      - register:
          name: INT_ST_RTC
          description: rtc configure register
          addressOffset: 72
          size: 32
          fields:
            - name: SLP_WAKEUP_INT_ST
              description: sleep wakeup interrupt state
              bitOffset: 0
              bitWidth: 1
              access: read-only
            - name: SLP_REJECT_INT_ST
              description: sleep reject interrupt state
              bitOffset: 1
              bitWidth: 1
              access: read-only
            - name: WDT_INT_ST
              description: RTC WDT interrupt state
              bitOffset: 3
              bitWidth: 1
              access: read-only
            - name: BROWN_OUT_INT_ST
              description: brown out interrupt state
              bitOffset: 9
              bitWidth: 1
              access: read-only
            - name: MAIN_TIMER_INT_ST
              description: RTC main timer interrupt state
              bitOffset: 10
              bitWidth: 1
              access: read-only
            - name: SWD_INT_ST
              description: super watch dog interrupt state
              bitOffset: 15
              bitWidth: 1
              access: read-only
            - name: XTAL32K_DEAD_INT_ST
              description: xtal32k dead detection interrupt state
              bitOffset: 16
              bitWidth: 1
              access: read-only
            - name: GLITCH_DET_INT_ST
              description: glitch_det_interrupt state
              bitOffset: 19
              bitWidth: 1
              access: read-only
            - name: BBPLL_CAL_INT_ST
              description: bbpll cal end interrupt state
              bitOffset: 20
              bitWidth: 1
              access: read-only
      - register:
          name: INT_CLR_RTC
          description: rtc configure register
          addressOffset: 76
          size: 32
          fields:
            - name: SLP_WAKEUP_INT_CLR
              description: Clear sleep wakeup interrupt state
              bitOffset: 0
              bitWidth: 1
              access: write-only
            - name: SLP_REJECT_INT_CLR
              description: Clear sleep reject interrupt state
              bitOffset: 1
              bitWidth: 1
              access: write-only
            - name: WDT_INT_CLR
              description: Clear RTC WDT interrupt state
              bitOffset: 3
              bitWidth: 1
              access: write-only
            - name: BROWN_OUT_INT_CLR
              description: Clear brown out interrupt state
              bitOffset: 9
              bitWidth: 1
              access: write-only
            - name: MAIN_TIMER_INT_CLR
              description: Clear RTC main timer interrupt state
              bitOffset: 10
              bitWidth: 1
              access: write-only
            - name: SWD_INT_CLR
              description: Clear super watch dog interrupt state
              bitOffset: 15
              bitWidth: 1
              access: write-only
            - name: XTAL32K_DEAD_INT_CLR
              description: Clear RTC WDT interrupt state
              bitOffset: 16
              bitWidth: 1
              access: write-only
            - name: GLITCH_DET_INT_CLR
              description: Clear glitch det interrupt state
              bitOffset: 19
              bitWidth: 1
              access: write-only
            - name: BBPLL_CAL_INT_CLR
              description: clear bbpll cal end interrupt state
              bitOffset: 20
              bitWidth: 1
              access: write-only
      - register:
          name: STORE0
          description: rtc configure register
          addressOffset: 80
          size: 32
          fields:
            - name: SCRATCH0
              description: reserved register
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: STORE1
          description: rtc configure register
          addressOffset: 84
          size: 32
          fields:
            - name: SCRATCH1
              description: reserved register
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: STORE2
          description: rtc configure register
          addressOffset: 88
          size: 32
          fields:
            - name: SCRATCH2
              description: reserved register
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: STORE3
          description: rtc configure register
          addressOffset: 92
          size: 32
          fields:
            - name: SCRATCH3
              description: reserved register
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: EXT_XTL_CONF
          description: rtc configure register
          addressOffset: 96
          size: 32
          resetValue: 420992
          fields:
            - name: XTAL32K_WDT_EN
              description: xtal 32k watch dog enable
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: XTAL32K_WDT_CLK_FO
              description: xtal 32k watch dog clock force on
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: XTAL32K_WDT_RESET
              description: xtal 32k watch dog sw reset
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: XTAL32K_EXT_CLK_FO
              description: xtal 32k external xtal clock force on
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: XTAL32K_AUTO_BACKUP
              description: xtal 32k switch to back up clock when xtal is dead
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: XTAL32K_AUTO_RESTART
              description: xtal 32k restart xtal when xtal is dead
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: XTAL32K_AUTO_RETURN
              description: xtal 32k switch back xtal when xtal is restarted
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: XTAL32K_XPD_FORCE
              description: Xtal 32k xpd control by sw or fsm
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: ENCKINIT_XTAL_32K
              description: apply an internal clock to help xtal 32k to start
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: DBUF_XTAL_32K
              description: "0: single-end buffer 1: differential buffer"
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: DGM_XTAL_32K
              description: xtal_32k gm control
              bitOffset: 10
              bitWidth: 3
              access: read-write
            - name: DRES_XTAL_32K
              description: DRES_XTAL_32K
              bitOffset: 13
              bitWidth: 3
              access: read-write
            - name: XPD_XTAL_32K
              description: XPD_XTAL_32K
              bitOffset: 16
              bitWidth: 1
              access: read-write
            - name: DAC_XTAL_32K
              description: DAC_XTAL_32K
              bitOffset: 17
              bitWidth: 3
              access: read-write
            - name: WDT_STATE
              description: state of 32k_wdt
              bitOffset: 20
              bitWidth: 3
              access: read-only
            - name: XTAL32K_GPIO_SEL
              description: "XTAL_32K sel. 0: external XTAL_32K"
              bitOffset: 23
              bitWidth: 1
              access: read-write
            - name: XTL_EXT_CTR_LV
              description: "0: power down XTAL at high level"
              bitOffset: 30
              bitWidth: 1
              access: read-write
            - name: XTL_EXT_CTR_EN
              description: enable gpio configure xtal power on
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: EXT_WAKEUP_CONF
          description: rtc configure register
          addressOffset: 100
          size: 32
          fields:
            - name: GPIO_WAKEUP_FILTER
              description: enable filter for gpio wakeup event
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: SLP_REJECT_CONF
          description: rtc configure register
          addressOffset: 104
          size: 32
          fields:
            - name: SLEEP_REJECT_ENA
              description: sleep reject enable
              bitOffset: 12
              bitWidth: 18
              access: read-write
            - name: LIGHT_SLP_REJECT_EN
              description: enable reject for light sleep
              bitOffset: 30
              bitWidth: 1
              access: read-write
            - name: DEEP_SLP_REJECT_EN
              description: enable reject for deep sleep
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: CPU_PERIOD_CONF
          description: rtc configure register
          addressOffset: 108
          size: 32
          fields:
            - name: CPUSEL_CONF
              description: CPU sel option
              bitOffset: 29
              bitWidth: 1
              access: read-write
            - name: CPUPERIOD_SEL
              description: CPU clk sel option
              bitOffset: 30
              bitWidth: 2
              access: read-write
      - register:
          name: CLK_CONF
          description: rtc configure register
          addressOffset: 112
          size: 32
          resetValue: 290992664
          fields:
            - name: EFUSE_CLK_FORCE_GATING
              description: efuse_clk_force_gating
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: EFUSE_CLK_FORCE_NOGATING
              description: efuse_clk_force_nogating
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: CK8M_DIV_SEL_VLD
              description: used to sync reg_ck8m_div_sel bus. Clear vld before set reg_ck8m_div_sel
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: CK8M_DIV
              description: "CK8M_D256_OUT divider. 00: div128"
              bitOffset: 4
              bitWidth: 2
              access: read-write
            - name: ENB_CK8M
              description: disable CK8M and CK8M_D256_OUT
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: ENB_CK8M_DIV
              description: "1: CK8M_D256_OUT is actually CK8M"
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: DIG_XTAL32K_EN
              description: enable CK_XTAL_32K for digital core (no relationship with RTC core)
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: DIG_CLK8M_D256_EN
              description: enable CK8M_D256_OUT for digital core (no relationship with RTC core)
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: DIG_CLK8M_EN
              description: enable CK8M for digital core (no relationship with RTC core)
              bitOffset: 10
              bitWidth: 1
              access: read-write
            - name: CK8M_DIV_SEL
              description: divider = reg_ck8m_div_sel + 1
              bitOffset: 12
              bitWidth: 3
              access: read-write
            - name: XTAL_FORCE_NOGATING
              description: XTAL force no gating during sleep
              bitOffset: 15
              bitWidth: 1
              access: read-write
            - name: CK8M_FORCE_NOGATING
              description: CK8M force no gating during sleep
              bitOffset: 16
              bitWidth: 1
              access: read-write
            - name: CK8M_DFREQ
              description: CK8M_DFREQ
              bitOffset: 17
              bitWidth: 8
              access: read-write
            - name: CK8M_FORCE_PD
              description: CK8M force power down
              bitOffset: 25
              bitWidth: 1
              access: read-write
            - name: CK8M_FORCE_PU
              description: CK8M force power up
              bitOffset: 26
              bitWidth: 1
              access: read-write
            - name: XTAL_GLOBAL_FORCE_GATING
              description: force enable xtal clk gating
              bitOffset: 27
              bitWidth: 1
              access: read-write
            - name: XTAL_GLOBAL_FORCE_NOGATING
              description: force bypass xtal clk gating
              bitOffset: 28
              bitWidth: 1
              access: read-write
            - name: FAST_CLK_RTC_SEL
              description: "fast_clk_rtc sel. 0: XTAL div 4"
              bitOffset: 29
              bitWidth: 1
              access: read-write
            - name: ANA_CLK_RTC_SEL
              description: slelect rtc slow clk
              bitOffset: 30
              bitWidth: 2
              access: read-write
      - register:
          name: SLOW_CLK_CONF
          description: rtc configure register
          addressOffset: 116
          size: 32
          resetValue: 4194304
          fields:
            - name: ANA_CLK_DIV_VLD
              description: used to sync div bus. clear vld before set reg_rtc_ana_clk_div
              bitOffset: 22
              bitWidth: 1
              access: read-write
            - name: ANA_CLK_DIV
              description: the clk divider num of RTC_CLK
              bitOffset: 23
              bitWidth: 8
              access: read-write
            - name: SLOW_CLK_NEXT_EDGE
              description: flag rtc_slow_clk_next_edge
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: SDIO_CONF
          description: rtc configure register
          addressOffset: 120
          size: 32
          resetValue: 179355146
          fields:
            - name: SDIO_TIMER_TARGET
              description: timer count to apply reg_sdio_dcap after sdio power on
              bitOffset: 0
              bitWidth: 8
              access: read-write
            - name: SDIO_DTHDRV
              description: Tieh = 1 mode drive ability. Initially set to 0 to limit charge current
              bitOffset: 9
              bitWidth: 2
              access: read-write
            - name: SDIO_DCAP
              description: ability to prevent LDO from overshoot
              bitOffset: 11
              bitWidth: 2
              access: read-write
            - name: SDIO_INITI
              description: "add resistor from ldo output to ground. 0: no res"
              bitOffset: 13
              bitWidth: 2
              access: read-write
            - name: SDIO_EN_INITI
              description: "0 to set init[1:0]=0"
              bitOffset: 15
              bitWidth: 1
              access: read-write
            - name: SDIO_DCURLIM
              description: tune current limit threshold when tieh = 0. About 800mA/(8+d)
              bitOffset: 16
              bitWidth: 3
              access: read-write
            - name: SDIO_MODECURLIM
              description: select current limit mode
              bitOffset: 19
              bitWidth: 1
              access: read-write
            - name: SDIO_ENCURLIM
              description: enable current limit
              bitOffset: 20
              bitWidth: 1
              access: read-write
            - name: SDIO_REG_PD_EN
              description: power down SDIO_REG in sleep. Only active when reg_sdio_force = 0
              bitOffset: 21
              bitWidth: 1
              access: read-write
            - name: SDIO_FORCE
              description: "1: use SW option to control SDIO_REG"
              bitOffset: 22
              bitWidth: 1
              access: read-write
            - name: SDIO_TIEH
              description: SW option for SDIO_TIEH. Only active when reg_sdio_force = 1
              bitOffset: 23
              bitWidth: 1
              access: read-write
            - name: _1P8_READY
              description: read only register for REG1P8_READY
              bitOffset: 24
              bitWidth: 1
              access: read-only
            - name: DREFL_SDIO
              description: SW option for DREFL_SDIO. Only active when reg_sdio_force = 1
              bitOffset: 25
              bitWidth: 2
              access: read-write
            - name: DREFM_SDIO
              description: SW option for DREFM_SDIO. Only active when reg_sdio_force = 1
              bitOffset: 27
              bitWidth: 2
              access: read-write
            - name: DREFH_SDIO
              description: SW option for DREFH_SDIO. Only active when reg_sdio_force = 1
              bitOffset: 29
              bitWidth: 2
              access: read-write
            - name: XPD_SDIO
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: BIAS_CONF
          description: rtc configure register
          addressOffset: 124
          size: 32
          resetValue: 67584
          fields:
            - name: DG_VDD_DRV_B_SLP
              bitOffset: 0
              bitWidth: 8
              access: read-write
            - name: DG_VDD_DRV_B_SLP_EN
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: BIAS_BUF_IDLE
              description: bias buf when rtc in normal work state
              bitOffset: 10
              bitWidth: 1
              access: read-write
            - name: BIAS_BUF_WAKE
              description: bias buf when rtc in wakeup state
              bitOffset: 11
              bitWidth: 1
              access: read-write
            - name: BIAS_BUF_DEEP_SLP
              description: bias buf when rtc in sleep state
              bitOffset: 12
              bitWidth: 1
              access: read-write
            - name: BIAS_BUF_MONITOR
              description: bias buf when rtc in monitor state
              bitOffset: 13
              bitWidth: 1
              access: read-write
            - name: PD_CUR_DEEP_SLP
              description: xpd cur when rtc in sleep_state
              bitOffset: 14
              bitWidth: 1
              access: read-write
            - name: PD_CUR_MONITOR
              description: xpd cur when rtc in monitor state
              bitOffset: 15
              bitWidth: 1
              access: read-write
            - name: BIAS_SLEEP_DEEP_SLP
              description: bias_sleep when rtc in sleep_state
              bitOffset: 16
              bitWidth: 1
              access: read-write
            - name: BIAS_SLEEP_MONITOR
              description: bias_sleep when rtc in monitor state
              bitOffset: 17
              bitWidth: 1
              access: read-write
            - name: DBG_ATTEN_DEEP_SLP
              description: DBG_ATTEN when rtc in sleep state
              bitOffset: 18
              bitWidth: 4
              access: read-write
            - name: DBG_ATTEN_MONITOR
              description: DBG_ATTEN when rtc in monitor state
              bitOffset: 22
              bitWidth: 4
              access: read-write
      - register:
          name: RTC_CNTL
          description: rtc configure register
          addressOffset: 128
          size: 32
          resetValue: 2684354560
          fields:
            - name: DIG_REG_CAL_EN
              description: software enable digital regulator cali
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: SCK_DCAP
              description: SCK_DCAP
              bitOffset: 14
              bitWidth: 8
              access: read-write
            - name: DBOOST_FORCE_PD
              description: RTC_DBOOST force power down
              bitOffset: 28
              bitWidth: 1
              access: read-write
            - name: DBOOST_FORCE_PU
              description: RTC_DBOOST force power up
              bitOffset: 29
              bitWidth: 1
              access: read-write
            - name: REGULATOR_FORCE_PD
              description: RTC_REG force power down (for RTC_REG power down means decrease the voltage to 0.8v or lower )
              bitOffset: 30
              bitWidth: 1
              access: read-write
            - name: REGULATOR_FORCE_PU
              description: RTC_REG force power up
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: PWC
          description: rtc configure register
          addressOffset: 132
          size: 32
          fields:
            - name: PAD_FORCE_HOLD
              description: rtc pad force hold
              bitOffset: 21
              bitWidth: 1
              access: read-write
      - register:
          name: DIG_PWC
          description: rtc configure register
          addressOffset: 136
          size: 32
          resetValue: 5591056
          fields:
            - name: VDD_SPI_PWR_DRV
              description: "vdd_spi drv's software value"
              bitOffset: 0
              bitWidth: 2
              access: read-write
            - name: VDD_SPI_PWR_FORCE
              description: vdd_spi drv use software value
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: LSLP_MEM_FORCE_PD
              description: memories in digital core force PD in sleep
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: LSLP_MEM_FORCE_PU
              description: memories in digital core force PU in sleep
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: BT_FORCE_PD
              description: bt force power down
              bitOffset: 11
              bitWidth: 1
              access: read-write
            - name: BT_FORCE_PU
              description: bt force power up
              bitOffset: 12
              bitWidth: 1
              access: read-write
            - name: DG_PERI_FORCE_PD
              description: digital peri force power down
              bitOffset: 13
              bitWidth: 1
              access: read-write
            - name: DG_PERI_FORCE_PU
              description: digital peri force power up
              bitOffset: 14
              bitWidth: 1
              access: read-write
            - name: FASTMEM_FORCE_LPD
              description: fastmemory  retention mode in sleep
              bitOffset: 15
              bitWidth: 1
              access: read-write
            - name: FASTMEM_FORCE_LPU
              description: fastmemory donlt entry retention mode in sleep
              bitOffset: 16
              bitWidth: 1
              access: read-write
            - name: WIFI_FORCE_PD
              description: wifi force power down
              bitOffset: 17
              bitWidth: 1
              access: read-write
            - name: WIFI_FORCE_PU
              description: wifi force power up
              bitOffset: 18
              bitWidth: 1
              access: read-write
            - name: DG_WRAP_FORCE_PD
              description: digital core force power down
              bitOffset: 19
              bitWidth: 1
              access: read-write
            - name: DG_WRAP_FORCE_PU
              description: digital core force power up
              bitOffset: 20
              bitWidth: 1
              access: read-write
            - name: CPU_TOP_FORCE_PD
              description: cpu core force power down
              bitOffset: 21
              bitWidth: 1
              access: read-write
            - name: CPU_TOP_FORCE_PU
              description: cpu force power up
              bitOffset: 22
              bitWidth: 1
              access: read-write
            - name: BT_PD_EN
              description: enable power down bt in sleep
              bitOffset: 27
              bitWidth: 1
              access: read-write
            - name: DG_PERI_PD_EN
              description: enable power down digital peri in sleep
              bitOffset: 28
              bitWidth: 1
              access: read-write
            - name: CPU_TOP_PD_EN
              description: enable power down cpu in sleep
              bitOffset: 29
              bitWidth: 1
              access: read-write
            - name: WIFI_PD_EN
              description: enable power down wifi in sleep
              bitOffset: 30
              bitWidth: 1
              access: read-write
            - name: DG_WRAP_PD_EN
              description: enable power down digital wrap in sleep
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: DIG_ISO
          description: rtc configure register
          addressOffset: 140
          size: 32
          resetValue: 2860535936
          fields:
            - name: FORCE_OFF
              description: DIG_ISO force off
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: FORCE_ON
              description: DIG_ISO force on
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: DG_PAD_AUTOHOLD
              description: read only register to indicate digital pad auto-hold status
              bitOffset: 9
              bitWidth: 1
              access: read-only
            - name: CLR_DG_PAD_AUTOHOLD
              description: wtite only register to clear digital pad auto-hold
              bitOffset: 10
              bitWidth: 1
              access: write-only
            - name: DG_PAD_AUTOHOLD_EN
              description: digital pad enable auto-hold
              bitOffset: 11
              bitWidth: 1
              access: read-write
            - name: DG_PAD_FORCE_NOISO
              description: digital pad force no ISO
              bitOffset: 12
              bitWidth: 1
              access: read-write
            - name: DG_PAD_FORCE_ISO
              description: digital pad force ISO
              bitOffset: 13
              bitWidth: 1
              access: read-write
            - name: DG_PAD_FORCE_UNHOLD
              description: digital pad force un-hold
              bitOffset: 14
              bitWidth: 1
              access: read-write
            - name: DG_PAD_FORCE_HOLD
              description: digital pad force hold
              bitOffset: 15
              bitWidth: 1
              access: read-write
            - name: BT_FORCE_ISO
              description: bt force ISO
              bitOffset: 22
              bitWidth: 1
              access: read-write
            - name: BT_FORCE_NOISO
              description: bt force no ISO
              bitOffset: 23
              bitWidth: 1
              access: read-write
            - name: DG_PERI_FORCE_ISO
              description: Digital peri force ISO
              bitOffset: 24
              bitWidth: 1
              access: read-write
            - name: DG_PERI_FORCE_NOISO
              description: digital peri force no ISO
              bitOffset: 25
              bitWidth: 1
              access: read-write
            - name: CPU_TOP_FORCE_ISO
              description: cpu force ISO
              bitOffset: 26
              bitWidth: 1
              access: read-write
            - name: CPU_TOP_FORCE_NOISO
              description: cpu force no ISO
              bitOffset: 27
              bitWidth: 1
              access: read-write
            - name: WIFI_FORCE_ISO
              description: wifi force ISO
              bitOffset: 28
              bitWidth: 1
              access: read-write
            - name: WIFI_FORCE_NOISO
              description: wifi force no ISO
              bitOffset: 29
              bitWidth: 1
              access: read-write
            - name: DG_WRAP_FORCE_ISO
              description: digital core force ISO
              bitOffset: 30
              bitWidth: 1
              access: read-write
            - name: DG_WRAP_FORCE_NOISO
              description: digital core force no ISO
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: WDTCONFIG0
          description: rtc configure register
          addressOffset: 144
          size: 32
          resetValue: 78356
          fields:
            - name: WDT_CHIP_RESET_WIDTH
              description: chip reset siginal pulse width
              bitOffset: 0
              bitWidth: 8
              access: read-write
            - name: WDT_CHIP_RESET_EN
              description: wdt reset whole chip enable
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: WDT_PAUSE_IN_SLP
              description: pause WDT in sleep
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: WDT_APPCPU_RESET_EN
              description: enable WDT reset APP CPU
              bitOffset: 10
              bitWidth: 1
              access: read-write
            - name: WDT_PROCPU_RESET_EN
              description: enable WDT reset PRO CPU
              bitOffset: 11
              bitWidth: 1
              access: read-write
            - name: WDT_FLASHBOOT_MOD_EN
              description: enable WDT in flash boot
              bitOffset: 12
              bitWidth: 1
              access: read-write
            - name: WDT_SYS_RESET_LENGTH
              description: system reset counter length
              bitOffset: 13
              bitWidth: 3
              access: read-write
            - name: WDT_CPU_RESET_LENGTH
              description: CPU reset counter length
              bitOffset: 16
              bitWidth: 3
              access: read-write
            - name: WDT_STG3
              description: "1: interrupt stage en"
              bitOffset: 19
              bitWidth: 3
              access: read-write
            - name: WDT_STG2
              description: "1: interrupt stage en"
              bitOffset: 22
              bitWidth: 3
              access: read-write
            - name: WDT_STG1
              description: "1: interrupt stage en"
              bitOffset: 25
              bitWidth: 3
              access: read-write
            - name: WDT_STG0
              description: "1: interrupt stage en"
              bitOffset: 28
              bitWidth: 3
              access: read-write
            - name: WDT_EN
              description: enable rtc wdt
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: WDTCONFIG1
          description: rtc configure register
          addressOffset: 148
          size: 32
          resetValue: 200000
          fields:
            - name: WDT_STG0_HOLD
              description: the hold time of stage0
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: WDTCONFIG2
          description: rtc configure register
          addressOffset: 152
          size: 32
          resetValue: 80000
          fields:
            - name: WDT_STG1_HOLD
              description: the hold time of stage1
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: WDTCONFIG3
          description: rtc configure register
          addressOffset: 156
          size: 32
          resetValue: 4095
          fields:
            - name: WDT_STG2_HOLD
              description: the hold time of stage2
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: WDTCONFIG4
          description: rtc configure register
          addressOffset: 160
          size: 32
          resetValue: 4095
          fields:
            - name: WDT_STG3_HOLD
              description: the hold time of stage3
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: WDTFEED
          description: rtc configure register
          addressOffset: 164
          size: 32
          fields:
            - name: WDT_FEED
              description: sw feed rtc wdt
              bitOffset: 31
              bitWidth: 1
              access: write-only
      - register:
          name: WDTWPROTECT
          description: rtc configure register
          addressOffset: 168
          size: 32
          fields:
            - name: WDT_WKEY
              description: the key of rtc wdt
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: SWD_CONF
          description: rtc configure register
          addressOffset: 172
          size: 32
          resetValue: 78643200
          fields:
            - name: SWD_RESET_FLAG
              description: swd reset flag
              bitOffset: 0
              bitWidth: 1
              access: read-only
            - name: SWD_FEED_INT
              description: swd interrupt for feeding
              bitOffset: 1
              bitWidth: 1
              access: read-only
            - name: SWD_BYPASS_RST
              description: Bypass swd rst
              bitOffset: 17
              bitWidth: 1
              access: read-write
            - name: SWD_SIGNAL_WIDTH
              description: adjust signal width send to swd
              bitOffset: 18
              bitWidth: 10
              access: read-write
            - name: SWD_RST_FLAG_CLR
              description: reset swd reset flag
              bitOffset: 28
              bitWidth: 1
              access: write-only
            - name: SWD_FEED
              description: Sw feed swd
              bitOffset: 29
              bitWidth: 1
              access: write-only
            - name: SWD_DISABLE
              description: disabel SWD
              bitOffset: 30
              bitWidth: 1
              access: read-write
            - name: SWD_AUTO_FEED_EN
              description: automatically feed swd when int comes
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: SWD_WPROTECT
          description: rtc configure register
          addressOffset: 176
          size: 32
          fields:
            - name: SWD_WKEY
              description: the key of super wdt
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: SW_CPU_STALL
          description: rtc configure register
          addressOffset: 180
          size: 32
          fields:
            - name: SW_STALL_APPCPU_C1
              description: "{reg_sw_stall_appcpu_c1[5:0]"
              bitOffset: 20
              bitWidth: 6
              access: read-write
            - name: SW_STALL_PROCPU_C1
              description: stall cpu by software
              bitOffset: 26
              bitWidth: 6
              access: read-write
      - register:
          name: STORE4
          description: rtc configure register
          addressOffset: 184
          size: 32
          fields:
            - name: SCRATCH4
              description: reserved register
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: STORE5
          description: rtc configure register
          addressOffset: 188
          size: 32
          fields:
            - name: SCRATCH5
              description: reserved register
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: STORE6
          description: rtc configure register
          addressOffset: 192
          size: 32
          fields:
            - name: SCRATCH6
              description: reserved register
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: STORE7
          description: rtc configure register
          addressOffset: 196
          size: 32
          fields:
            - name: SCRATCH7
              description: reserved register
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: LOW_POWER_ST
          description: rtc configure register
          addressOffset: 200
          size: 32
          fields:
            - name: XPD_ROM0
              description: rom0 power down
              bitOffset: 0
              bitWidth: 1
              access: read-only
            - name: XPD_DIG_DCDC
              description: External DCDC power down
              bitOffset: 2
              bitWidth: 1
              access: read-only
            - name: PERI_ISO
              description: rtc peripheral iso
              bitOffset: 3
              bitWidth: 1
              access: read-only
            - name: XPD_RTC_PERI
              description: rtc peripheral power down
              bitOffset: 4
              bitWidth: 1
              access: read-only
            - name: WIFI_ISO
              description: wifi iso
              bitOffset: 5
              bitWidth: 1
              access: read-only
            - name: XPD_WIFI
              description: wifi wrap power down
              bitOffset: 6
              bitWidth: 1
              access: read-only
            - name: DIG_ISO
              description: digital wrap iso
              bitOffset: 7
              bitWidth: 1
              access: read-only
            - name: XPD_DIG
              description: digital wrap power down
              bitOffset: 8
              bitWidth: 1
              access: read-only
            - name: TOUCH_STATE_START
              description: touch should start to work
              bitOffset: 9
              bitWidth: 1
              access: read-only
            - name: TOUCH_STATE_SWITCH
              description: touch is about to working. Switch rtc main state
              bitOffset: 10
              bitWidth: 1
              access: read-only
            - name: TOUCH_STATE_SLP
              description: touch is in sleep state
              bitOffset: 11
              bitWidth: 1
              access: read-only
            - name: TOUCH_STATE_DONE
              description: touch is done
              bitOffset: 12
              bitWidth: 1
              access: read-only
            - name: COCPU_STATE_START
              description: ulp/cocpu should start to work
              bitOffset: 13
              bitWidth: 1
              access: read-only
            - name: COCPU_STATE_SWITCH
              description: ulp/cocpu is about to working. Switch rtc main state
              bitOffset: 14
              bitWidth: 1
              access: read-only
            - name: COCPU_STATE_SLP
              description: ulp/cocpu is in sleep state
              bitOffset: 15
              bitWidth: 1
              access: read-only
            - name: COCPU_STATE_DONE
              description: ulp/cocpu is done
              bitOffset: 16
              bitWidth: 1
              access: read-only
            - name: MAIN_STATE_XTAL_ISO
              description: no use any more
              bitOffset: 17
              bitWidth: 1
              access: read-only
            - name: MAIN_STATE_PLL_ON
              description: rtc main state machine is in states that pll should be running
              bitOffset: 18
              bitWidth: 1
              access: read-only
            - name: RDY_FOR_WAKEUP
              description: rtc is ready to receive wake up trigger from wake up source
              bitOffset: 19
              bitWidth: 1
              access: read-only
            - name: MAIN_STATE_WAIT_END
              description: rtc main state machine has been waited for some cycles
              bitOffset: 20
              bitWidth: 1
              access: read-only
            - name: IN_WAKEUP_STATE
              description: rtc main state machine is in the states of wakeup process
              bitOffset: 21
              bitWidth: 1
              access: read-only
            - name: IN_LOW_POWER_STATE
              description: rtc main state machine is in the states of low power
              bitOffset: 22
              bitWidth: 1
              access: read-only
            - name: MAIN_STATE_IN_WAIT_8M
              description: rtc main state machine is in wait 8m state
              bitOffset: 23
              bitWidth: 1
              access: read-only
            - name: MAIN_STATE_IN_WAIT_PLL
              description: rtc main state machine is in wait pll state
              bitOffset: 24
              bitWidth: 1
              access: read-only
            - name: MAIN_STATE_IN_WAIT_XTL
              description: rtc main state machine is in wait xtal state
              bitOffset: 25
              bitWidth: 1
              access: read-only
            - name: MAIN_STATE_IN_SLP
              description: rtc main state machine is in sleep state
              bitOffset: 26
              bitWidth: 1
              access: read-only
            - name: MAIN_STATE_IN_IDLE
              description: rtc main state machine is in idle state
              bitOffset: 27
              bitWidth: 1
              access: read-only
            - name: MAIN_STATE
              description: rtc main state machine status
              bitOffset: 28
              bitWidth: 4
              access: read-only
      - register:
          name: DIAG0
          description: rtc configure register
          addressOffset: 204
          size: 32
          fields:
            - name: LOW_POWER_DIAG1
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: PAD_HOLD
          description: rtc configure register
          addressOffset: 208
          size: 32
          fields:
            - name: GPIO_PIN0_HOLD
              description: the hold configure of rtc gpio0
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: GPIO_PIN1_HOLD
              description: the hold configure of rtc gpio1
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: GPIO_PIN2_HOLD
              description: the hold configure of rtc gpio2
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: GPIO_PIN3_HOLD
              description: the hold configure of rtc gpio3
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: GPIO_PIN4_HOLD
              description: the hold configure of rtc gpio4
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: GPIO_PIN5_HOLD
              description: the hold configure of rtc gpio5
              bitOffset: 5
              bitWidth: 1
              access: read-write
      - register:
          name: DIG_PAD_HOLD
          description: rtc configure register
          addressOffset: 212
          size: 32
          fields:
            - name: DIG_PAD_HOLD
              description: the configure of digital pad
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: BROWN_OUT
          description: rtc configure register
          addressOffset: 216
          size: 32
          resetValue: 1140785168
          fields:
            - name: BROWN_OUT_INT_WAIT
              description: brown out interrupt wait cycles
              bitOffset: 4
              bitWidth: 10
              access: read-write
            - name: BROWN_OUT_CLOSE_FLASH_ENA
              description: enable close flash when brown out happens
              bitOffset: 14
              bitWidth: 1
              access: read-write
            - name: BROWN_OUT_PD_RF_ENA
              description: enable power down RF when brown out happens
              bitOffset: 15
              bitWidth: 1
              access: read-write
            - name: BROWN_OUT_RST_WAIT
              description: brown out reset wait cycles
              bitOffset: 16
              bitWidth: 10
              access: read-write
            - name: BROWN_OUT_RST_ENA
              description: enable brown out reset
              bitOffset: 26
              bitWidth: 1
              access: read-write
            - name: BROWN_OUT_RST_SEL
              description: "1:  4-pos reset"
              bitOffset: 27
              bitWidth: 1
              access: read-write
            - name: BROWN_OUT_ANA_RST_EN
              description: brown_out origin reset enable
              bitOffset: 28
              bitWidth: 1
              access: read-write
            - name: BROWN_OUT_CNT_CLR
              description: clear brown out counter
              bitOffset: 29
              bitWidth: 1
              access: write-only
            - name: BROWN_OUT_ENA
              description: enable brown out
              bitOffset: 30
              bitWidth: 1
              access: read-write
            - name: DET
              description: the flag of brown det from analog
              bitOffset: 31
              bitWidth: 1
              access: read-only
      - register:
          name: TIME_LOW1
          description: rtc configure register
          addressOffset: 220
          size: 32
          fields:
            - name: TIMER_VALUE1_LOW
              description: RTC timer low 32 bits
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: TIME_HIGH1
          description: rtc configure register
          addressOffset: 224
          size: 32
          fields:
            - name: TIMER_VALUE1_HIGH
              description: RTC timer high 16 bits
              bitOffset: 0
              bitWidth: 16
              access: read-only
      - register:
          name: XTAL32K_CLK_FACTOR
          description: rtc configure register
          addressOffset: 228
          size: 32
          fields:
            - name: XTAL32K_CLK_FACTOR
              description: xtal 32k watch dog backup clock factor
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: XTAL32K_CONF
          description: rtc configure register
          addressOffset: 232
          size: 32
          resetValue: 267386880
          fields:
            - name: XTAL32K_RETURN_WAIT
              description: cycles to wait to return noral xtal 32k
              bitOffset: 0
              bitWidth: 4
              access: read-write
            - name: XTAL32K_RESTART_WAIT
              description: cycles to wait to repower on xtal 32k
              bitOffset: 4
              bitWidth: 16
              access: read-write
            - name: XTAL32K_WDT_TIMEOUT
              description: If no clock detected for this amount of time
              bitOffset: 20
              bitWidth: 8
              access: read-write
            - name: XTAL32K_STABLE_THRES
              description: if restarted xtal32k period is smaller than this
              bitOffset: 28
              bitWidth: 4
              access: read-write
      - register:
          name: USB_CONF
          description: rtc configure register
          addressOffset: 236
          size: 32
          fields:
            - name: IO_MUX_RESET_DISABLE
              description: disable io_mux reset
              bitOffset: 18
              bitWidth: 1
              access: read-write
      - register:
          name: SLP_REJECT_CAUSE
          description: RTC_CNTL_RTC_SLP_REJECT_CAUSE_REG
          addressOffset: 240
          size: 32
          fields:
            - name: REJECT_CAUSE
              description: sleep reject cause
              bitOffset: 0
              bitWidth: 18
              access: read-only
      - register:
          name: OPTION1
          description: rtc configure register
          addressOffset: 244
          size: 32
          fields:
            - name: FORCE_DOWNLOAD_BOOT
              description: force chip entry download mode
              bitOffset: 0
              bitWidth: 1
              access: read-write
      - register:
          name: SLP_WAKEUP_CAUSE
          description: RTC_CNTL_RTC_SLP_WAKEUP_CAUSE_REG
          addressOffset: 248
          size: 32
          fields:
            - name: WAKEUP_CAUSE
              description: sleep wakeup cause
              bitOffset: 0
              bitWidth: 17
              access: read-only
      - register:
          name: ULP_CP_TIMER_1
          description: rtc configure register
          addressOffset: 252
          size: 32
          resetValue: 51200
          fields:
            - name: ULP_CP_TIMER_SLP_CYCLE
              description: sleep cycles for ULP-coprocessor timer
              bitOffset: 8
              bitWidth: 24
              access: read-write
      - register:
          name: INT_ENA_RTC_W1TS
          description: rtc configure register
          addressOffset: 256
          size: 32
          fields:
            - name: SLP_WAKEUP_INT_ENA_W1TS
              description: enable sleep wakeup interrupt
              bitOffset: 0
              bitWidth: 1
              access: write-only
            - name: SLP_REJECT_INT_ENA_W1TS
              description: enable sleep reject interrupt
              bitOffset: 1
              bitWidth: 1
              access: write-only
            - name: WDT_INT_ENA_W1TS
              description: enable RTC WDT interrupt
              bitOffset: 3
              bitWidth: 1
              access: write-only
            - name: BROWN_OUT_INT_ENA_W1TS
              description: enable brown out interrupt
              bitOffset: 9
              bitWidth: 1
              access: write-only
            - name: MAIN_TIMER_INT_ENA_W1TS
              description: enable RTC main timer interrupt
              bitOffset: 10
              bitWidth: 1
              access: write-only
            - name: SWD_INT_ENA_W1TS
              description: enable super watch dog interrupt
              bitOffset: 15
              bitWidth: 1
              access: write-only
            - name: XTAL32K_DEAD_INT_ENA_W1TS
              description: enable xtal32k_dead  interrupt
              bitOffset: 16
              bitWidth: 1
              access: write-only
            - name: GLITCH_DET_INT_ENA_W1TS
              description: enbale gitch det interrupt
              bitOffset: 19
              bitWidth: 1
              access: write-only
            - name: BBPLL_CAL_INT_ENA_W1TS
              description: enbale bbpll cal interrupt
              bitOffset: 20
              bitWidth: 1
              access: write-only
      - register:
          name: INT_ENA_RTC_W1TC
          description: rtc configure register
          addressOffset: 260
          size: 32
          fields:
            - name: SLP_WAKEUP_INT_ENA_W1TC
              description: clear sleep wakeup interrupt enable
              bitOffset: 0
              bitWidth: 1
              access: write-only
            - name: SLP_REJECT_INT_ENA_W1TC
              description: clear sleep reject interrupt enable
              bitOffset: 1
              bitWidth: 1
              access: write-only
            - name: WDT_INT_ENA_W1TC
              description: clear RTC WDT interrupt enable
              bitOffset: 3
              bitWidth: 1
              access: write-only
            - name: BROWN_OUT_INT_ENA_W1TC
              description: clear brown out interrupt enable
              bitOffset: 9
              bitWidth: 1
              access: write-only
            - name: MAIN_TIMER_INT_ENA_W1TC
              description: Clear RTC main timer interrupt enable
              bitOffset: 10
              bitWidth: 1
              access: write-only
            - name: SWD_INT_ENA_W1TC
              description: clear super watch dog interrupt enable
              bitOffset: 15
              bitWidth: 1
              access: write-only
            - name: XTAL32K_DEAD_INT_ENA_W1TC
              description: clear xtal32k_dead  interrupt enable
              bitOffset: 16
              bitWidth: 1
              access: write-only
            - name: GLITCH_DET_INT_ENA_W1TC
              description: clear gitch det interrupt enable
              bitOffset: 19
              bitWidth: 1
              access: write-only
            - name: BBPLL_CAL_INT_ENA_W1TC
              description: clear bbpll cal interrupt enable
              bitOffset: 20
              bitWidth: 1
              access: write-only
      - register:
          name: RETENTION_CTRL
          description: rtc configure register
          addressOffset: 264
          size: 32
          resetValue: 2697986048
          fields:
            - name: RETENTION_CLK_SEL
              description: Retention clk sel
              bitOffset: 18
              bitWidth: 1
              access: read-write
            - name: RETENTION_DONE_WAIT
              description: Retention done wait time
              bitOffset: 19
              bitWidth: 3
              access: read-write
            - name: RETENTION_CLKOFF_WAIT
              description: Retention clkoff wait time
              bitOffset: 22
              bitWidth: 4
              access: read-write
            - name: RETENTION_EN
              description: enable cpu retention when light sleep
              bitOffset: 26
              bitWidth: 1
              access: read-write
            - name: RETENTION_WAIT
              description: wait cycles for rention operation
              bitOffset: 27
              bitWidth: 5
              access: read-write
      - register:
          name: FIB_SEL
          description: rtc configure register
          addressOffset: 268
          size: 32
          resetValue: 7
          fields:
            - name: FIB_SEL
              description: select use analog fib signal
              bitOffset: 0
              bitWidth: 3
              access: read-write
      - register:
          name: GPIO_WAKEUP
          description: rtc configure register
          addressOffset: 272
          size: 32
          fields:
            - name: GPIO_WAKEUP_STATUS
              description: rtc gpio wakeup flag
              bitOffset: 0
              bitWidth: 6
              access: read-only
            - name: GPIO_WAKEUP_STATUS_CLR
              description: clear rtc gpio wakeup flag
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: GPIO_PIN_CLK_GATE
              description: enable rtc io clk gate
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: GPIO_PIN5_INT_TYPE
              description: configure gpio wakeup type
              bitOffset: 8
              bitWidth: 3
              access: read-write
            - name: GPIO_PIN4_INT_TYPE
              description: configure gpio wakeup type
              bitOffset: 11
              bitWidth: 3
              access: read-write
            - name: GPIO_PIN3_INT_TYPE
              description: configure gpio wakeup type
              bitOffset: 14
              bitWidth: 3
              access: read-write
            - name: GPIO_PIN2_INT_TYPE
              description: configure gpio wakeup type
              bitOffset: 17
              bitWidth: 3
              access: read-write
            - name: GPIO_PIN1_INT_TYPE
              description: configure gpio wakeup type
              bitOffset: 20
              bitWidth: 3
              access: read-write
            - name: GPIO_PIN0_INT_TYPE
              description: configure gpio wakeup type
              bitOffset: 23
              bitWidth: 3
              access: read-write
            - name: GPIO_PIN5_WAKEUP_ENABLE
              description: enable wakeup from rtc gpio5
              bitOffset: 26
              bitWidth: 1
              access: read-write
            - name: GPIO_PIN4_WAKEUP_ENABLE
              description: enable wakeup from rtc gpio4
              bitOffset: 27
              bitWidth: 1
              access: read-write
            - name: GPIO_PIN3_WAKEUP_ENABLE
              description: enable wakeup from rtc gpio3
              bitOffset: 28
              bitWidth: 1
              access: read-write
            - name: GPIO_PIN2_WAKEUP_ENABLE
              description: enable wakeup from rtc gpio2
              bitOffset: 29
              bitWidth: 1
              access: read-write
            - name: GPIO_PIN1_WAKEUP_ENABLE
              description: enable wakeup from rtc gpio1
              bitOffset: 30
              bitWidth: 1
              access: read-write
            - name: GPIO_PIN0_WAKEUP_ENABLE
              description: enable wakeup from rtc gpio0
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: DBG_SEL
          description: rtc configure register
          addressOffset: 276
          size: 32
          fields:
            - name: DEBUG_12M_NO_GATING
              description: use for debug
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: DEBUG_BIT_SEL
              description: use for debug
              bitOffset: 2
              bitWidth: 5
              access: read-write
            - name: DEBUG_SEL0
              description: use for debug
              bitOffset: 7
              bitWidth: 5
              access: read-write
            - name: DEBUG_SEL1
              description: use for debug
              bitOffset: 12
              bitWidth: 5
              access: read-write
            - name: DEBUG_SEL2
              description: use for debug
              bitOffset: 17
              bitWidth: 5
              access: read-write
            - name: DEBUG_SEL3
              description: use for debug
              bitOffset: 22
              bitWidth: 5
              access: read-write
            - name: DEBUG_SEL4
              description: use for debug
              bitOffset: 27
              bitWidth: 5
              access: read-write
      - register:
          name: DBG_MAP
          description: rtc configure register
          addressOffset: 280
          size: 32
          fields:
            - name: GPIO_PIN5_MUX_SEL
              description: use for debug
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: GPIO_PIN4_MUX_SEL
              description: use for debug
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: GPIO_PIN3_MUX_SEL
              description: use for debug
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: GPIO_PIN2_MUX_SEL
              description: use for debug
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: GPIO_PIN1_MUX_SEL
              description: use for debug
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: GPIO_PIN0_MUX_SEL
              description: use for debug
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: GPIO_PIN5_FUN_SEL
              description: use for debug
              bitOffset: 8
              bitWidth: 4
              access: read-write
            - name: GPIO_PIN4_FUN_SEL
              description: use for debug
              bitOffset: 12
              bitWidth: 4
              access: read-write
            - name: GPIO_PIN3_FUN_SEL
              description: use for debug
              bitOffset: 16
              bitWidth: 4
              access: read-write
            - name: GPIO_PIN2_FUN_SEL
              description: use for debug
              bitOffset: 20
              bitWidth: 4
              access: read-write
            - name: GPIO_PIN1_FUN_SEL
              description: use for debug
              bitOffset: 24
              bitWidth: 4
              access: read-write
            - name: GPIO_PIN0_FUN_SEL
              description: use for debug
              bitOffset: 28
              bitWidth: 4
              access: read-write
      - register:
          name: SENSOR_CTRL
          description: rtc configure register
          addressOffset: 284
          size: 32
          fields:
            - name: SAR2_PWDET_CCT
              description: reg_sar2_pwdet_cct
              bitOffset: 27
              bitWidth: 3
              access: read-write
            - name: FORCE_XPD_SAR
              description: force power up SAR
              bitOffset: 30
              bitWidth: 2
              access: read-write
      - register:
          name: DBG_SAR_SEL
          description: rtc configure register
          addressOffset: 288
          size: 32
          fields:
            - name: SAR_DEBUG_SEL
              description: use for debug
              bitOffset: 27
              bitWidth: 5
              access: read-write
      - register:
          name: PG_CTRL
          description: rtc configure register
          addressOffset: 292
          size: 32
          fields:
            - name: POWER_GLITCH_DSENSE
              description: power glitch desense
              bitOffset: 26
              bitWidth: 2
              access: read-write
            - name: POWER_GLITCH_FORCE_PD
              description: force disable power glitch
              bitOffset: 28
              bitWidth: 1
              access: read-write
            - name: POWER_GLITCH_FORCE_PU
              description: force enable power glitch
              bitOffset: 29
              bitWidth: 1
              access: read-write
            - name: POWER_GLITCH_EFUSE_SEL
              description: use efuse value control power glitch enable
              bitOffset: 30
              bitWidth: 1
              access: read-write
            - name: POWER_GLITCH_EN
              description: enable power glitch
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: DATE
          description: rtc configure register
          addressOffset: 508
          size: 32
          resetValue: 33583728
          fields:
            - name: DATE
              description: verision
              bitOffset: 0
              bitWidth: 28
              access: read-write
  - name: SENSITIVE
    description: SENSITIVE Peripheral
    groupName: SENSITIVE
    baseAddress: 1611403264
    addressBlock:
      - offset: 0
        size: 376
        usage: registers
    registers:
      - register:
          name: ROM_TABLE_LOCK
          description: SENSITIVE_ROM_TABLE_LOCK_REG
          addressOffset: 0
          size: 32
          fields:
            - name: ROM_TABLE_LOCK
              description: rom_table_lock
              bitOffset: 0
              bitWidth: 1
              access: read-write
      - register:
          name: ROM_TABLE
          description: SENSITIVE_ROM_TABLE_REG
          addressOffset: 4
          size: 32
          fields:
            - name: ROM_TABLE
              description: rom_table
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: PRIVILEGE_MODE_SEL_LOCK
          description: SENSITIVE_PRIVILEGE_MODE_SEL_LOCK_REG
          addressOffset: 8
          size: 32
          fields:
            - name: PRIVILEGE_MODE_SEL_LOCK
              description: privilege_mode_sel_lock
              bitOffset: 0
              bitWidth: 1
              access: read-write
      - register:
          name: PRIVILEGE_MODE_SEL
          description: SENSITIVE_PRIVILEGE_MODE_SEL_REG
          addressOffset: 12
          size: 32
          fields:
            - name: PRIVILEGE_MODE_SEL
              description: privilege_mode_sel
              bitOffset: 0
              bitWidth: 1
              access: read-write
      - register:
          name: APB_PERIPHERAL_ACCESS_0
          description: SENSITIVE_APB_PERIPHERAL_ACCESS_0_REG
          addressOffset: 16
          size: 32
          fields:
            - name: APB_PERIPHERAL_ACCESS_LOCK
              description: apb_peripheral_access_lock
              bitOffset: 0
              bitWidth: 1
              access: read-write
      - register:
          name: APB_PERIPHERAL_ACCESS_1
          description: SENSITIVE_APB_PERIPHERAL_ACCESS_1_REG
          addressOffset: 20
          size: 32
          resetValue: 1
          fields:
            - name: APB_PERIPHERAL_ACCESS_SPLIT_BURST
              description: apb_peripheral_access_split_burst
              bitOffset: 0
              bitWidth: 1
              access: read-write
      - register:
          name: INTERNAL_SRAM_USAGE_0
          description: SENSITIVE_INTERNAL_SRAM_USAGE_0_REG
          addressOffset: 24
          size: 32
          fields:
            - name: INTERNAL_SRAM_USAGE_LOCK
              description: internal_sram_usage_lock
              bitOffset: 0
              bitWidth: 1
              access: read-write
      - register:
          name: INTERNAL_SRAM_USAGE_1
          description: SENSITIVE_INTERNAL_SRAM_USAGE_1_REG
          addressOffset: 28
          size: 32
          resetValue: 15
          fields:
            - name: INTERNAL_SRAM_USAGE_CPU_CACHE
              description: internal_sram_usage_cpu_cache
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: INTERNAL_SRAM_USAGE_CPU_SRAM
              description: internal_sram_usage_cpu_sram
              bitOffset: 1
              bitWidth: 3
              access: read-write
      - register:
          name: INTERNAL_SRAM_USAGE_3
          description: SENSITIVE_INTERNAL_SRAM_USAGE_3_REG
          addressOffset: 32
          size: 32
          fields:
            - name: INTERNAL_SRAM_USAGE_MAC_DUMP_SRAM
              description: internal_sram_usage_mac_dump_sram
              bitOffset: 0
              bitWidth: 3
              access: read-write
            - name: INTERNAL_SRAM_ALLOC_MAC_DUMP
              description: internal_sram_alloc_mac_dump
              bitOffset: 3
              bitWidth: 1
              access: read-write
      - register:
          name: INTERNAL_SRAM_USAGE_4
          description: SENSITIVE_INTERNAL_SRAM_USAGE_4_REG
          addressOffset: 36
          size: 32
          fields:
            - name: INTERNAL_SRAM_USAGE_LOG_SRAM
              description: internal_sram_usage_log_sram
              bitOffset: 0
              bitWidth: 1
              access: read-write
      - register:
          name: CACHE_TAG_ACCESS_0
          description: SENSITIVE_CACHE_TAG_ACCESS_0_REG
          addressOffset: 40
          size: 32
          fields:
            - name: CACHE_TAG_ACCESS_LOCK
              description: cache_tag_access_lock
              bitOffset: 0
              bitWidth: 1
              access: read-write
      - register:
          name: CACHE_TAG_ACCESS_1
          description: SENSITIVE_CACHE_TAG_ACCESS_1_REG
          addressOffset: 44
          size: 32
          resetValue: 15
          fields:
            - name: PRO_I_TAG_RD_ACS
              description: pro_i_tag_rd_acs
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: PRO_I_TAG_WR_ACS
              description: pro_i_tag_wr_acs
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: PRO_D_TAG_RD_ACS
              description: pro_d_tag_rd_acs
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: PRO_D_TAG_WR_ACS
              description: pro_d_tag_wr_acs
              bitOffset: 3
              bitWidth: 1
              access: read-write
      - register:
          name: CACHE_MMU_ACCESS_0
          description: SENSITIVE_CACHE_MMU_ACCESS_0_REG
          addressOffset: 48
          size: 32
          fields:
            - name: CACHE_MMU_ACCESS_LOCK
              description: cache_mmu_access_lock
              bitOffset: 0
              bitWidth: 1
              access: read-write
      - register:
          name: CACHE_MMU_ACCESS_1
          description: SENSITIVE_CACHE_MMU_ACCESS_1_REG
          addressOffset: 52
          size: 32
          resetValue: 3
          fields:
            - name: PRO_MMU_RD_ACS
              description: pro_mmu_rd_acs
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: PRO_MMU_WR_ACS
              description: pro_mmu_wr_acs
              bitOffset: 1
              bitWidth: 1
              access: read-write
      - register:
          name: DMA_APBPERI_SPI2_PMS_CONSTRAIN_0
          description: SENSITIVE_DMA_APBPERI_SPI2_PMS_CONSTRAIN_0_REG
          addressOffset: 56
          size: 32
          fields:
            - name: DMA_APBPERI_SPI2_PMS_CONSTRAIN_LOCK
              description: dma_apbperi_spi2_pms_constrain_lock
              bitOffset: 0
              bitWidth: 1
              access: read-write
      - register:
          name: DMA_APBPERI_SPI2_PMS_CONSTRAIN_1
          description: SENSITIVE_DMA_APBPERI_SPI2_PMS_CONSTRAIN_1_REG
          addressOffset: 60
          size: 32
          resetValue: 1044735
          fields:
            - name: DMA_APBPERI_SPI2_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_0
              description: dma_apbperi_spi2_pms_constrain_sram_world_0_pms_0
              bitOffset: 0
              bitWidth: 2
              access: read-write
            - name: DMA_APBPERI_SPI2_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_1
              description: dma_apbperi_spi2_pms_constrain_sram_world_0_pms_1
              bitOffset: 2
              bitWidth: 2
              access: read-write
            - name: DMA_APBPERI_SPI2_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_2
              description: dma_apbperi_spi2_pms_constrain_sram_world_0_pms_2
              bitOffset: 4
              bitWidth: 2
              access: read-write
            - name: DMA_APBPERI_SPI2_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_3
              description: dma_apbperi_spi2_pms_constrain_sram_world_0_pms_3
              bitOffset: 6
              bitWidth: 2
              access: read-write
            - name: DMA_APBPERI_SPI2_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_0
              description: dma_apbperi_spi2_pms_constrain_sram_world_1_pms_0
              bitOffset: 12
              bitWidth: 2
              access: read-write
            - name: DMA_APBPERI_SPI2_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_1
              description: dma_apbperi_spi2_pms_constrain_sram_world_1_pms_1
              bitOffset: 14
              bitWidth: 2
              access: read-write
            - name: DMA_APBPERI_SPI2_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_2
              description: dma_apbperi_spi2_pms_constrain_sram_world_1_pms_2
              bitOffset: 16
              bitWidth: 2
              access: read-write
            - name: DMA_APBPERI_SPI2_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_3
              description: dma_apbperi_spi2_pms_constrain_sram_world_1_pms_3
              bitOffset: 18
              bitWidth: 2
              access: read-write
      - register:
          name: DMA_APBPERI_UCHI0_PMS_CONSTRAIN_0
          description: SENSITIVE_DMA_APBPERI_UCHI0_PMS_CONSTRAIN_0_REG
          addressOffset: 64
          size: 32
          fields:
            - name: DMA_APBPERI_UCHI0_PMS_CONSTRAIN_LOCK
              description: dma_apbperi_uchi0_pms_constrain_lock
              bitOffset: 0
              bitWidth: 1
              access: read-write
      - register:
          name: DMA_APBPERI_UCHI0_PMS_CONSTRAIN_1
          description: SENSITIVE_DMA_APBPERI_UCHI0_PMS_CONSTRAIN_1_REG
          addressOffset: 68
          size: 32
          resetValue: 1044735
          fields:
            - name: DMA_APBPERI_UCHI0_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_0
              description: dma_apbperi_uchi0_pms_constrain_sram_world_0_pms_0
              bitOffset: 0
              bitWidth: 2
              access: read-write
            - name: DMA_APBPERI_UCHI0_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_1
              description: dma_apbperi_uchi0_pms_constrain_sram_world_0_pms_1
              bitOffset: 2
              bitWidth: 2
              access: read-write
            - name: DMA_APBPERI_UCHI0_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_2
              description: dma_apbperi_uchi0_pms_constrain_sram_world_0_pms_2
              bitOffset: 4
              bitWidth: 2
              access: read-write
            - name: DMA_APBPERI_UCHI0_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_3
              description: dma_apbperi_uchi0_pms_constrain_sram_world_0_pms_3
              bitOffset: 6
              bitWidth: 2
              access: read-write
            - name: DMA_APBPERI_UCHI0_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_0
              description: dma_apbperi_uchi0_pms_constrain_sram_world_1_pms_0
              bitOffset: 12
              bitWidth: 2
              access: read-write
            - name: DMA_APBPERI_UCHI0_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_1
              description: dma_apbperi_uchi0_pms_constrain_sram_world_1_pms_1
              bitOffset: 14
              bitWidth: 2
              access: read-write
            - name: DMA_APBPERI_UCHI0_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_2
              description: dma_apbperi_uchi0_pms_constrain_sram_world_1_pms_2
              bitOffset: 16
              bitWidth: 2
              access: read-write
            - name: DMA_APBPERI_UCHI0_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_3
              description: dma_apbperi_uchi0_pms_constrain_sram_world_1_pms_3
              bitOffset: 18
              bitWidth: 2
              access: read-write
      - register:
          name: DMA_APBPERI_I2S0_PMS_CONSTRAIN_0
          description: SENSITIVE_DMA_APBPERI_I2S0_PMS_CONSTRAIN_0_REG
          addressOffset: 72
          size: 32
          fields:
            - name: DMA_APBPERI_I2S0_PMS_CONSTRAIN_LOCK
              description: dma_apbperi_i2s0_pms_constrain_lock
              bitOffset: 0
              bitWidth: 1
              access: read-write
      - register:
          name: DMA_APBPERI_I2S0_PMS_CONSTRAIN_1
          description: SENSITIVE_DMA_APBPERI_I2S0_PMS_CONSTRAIN_1_REG
          addressOffset: 76
          size: 32
          resetValue: 1044735
          fields:
            - name: DMA_APBPERI_I2S0_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_0
              description: dma_apbperi_i2s0_pms_constrain_sram_world_0_pms_0
              bitOffset: 0
              bitWidth: 2
              access: read-write
            - name: DMA_APBPERI_I2S0_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_1
              description: dma_apbperi_i2s0_pms_constrain_sram_world_0_pms_1
              bitOffset: 2
              bitWidth: 2
              access: read-write
            - name: DMA_APBPERI_I2S0_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_2
              description: dma_apbperi_i2s0_pms_constrain_sram_world_0_pms_2
              bitOffset: 4
              bitWidth: 2
              access: read-write
            - name: DMA_APBPERI_I2S0_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_3
              description: dma_apbperi_i2s0_pms_constrain_sram_world_0_pms_3
              bitOffset: 6
              bitWidth: 2
              access: read-write
            - name: DMA_APBPERI_I2S0_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_0
              description: dma_apbperi_i2s0_pms_constrain_sram_world_1_pms_0
              bitOffset: 12
              bitWidth: 2
              access: read-write
            - name: DMA_APBPERI_I2S0_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_1
              description: dma_apbperi_i2s0_pms_constrain_sram_world_1_pms_1
              bitOffset: 14
              bitWidth: 2
              access: read-write
            - name: DMA_APBPERI_I2S0_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_2
              description: dma_apbperi_i2s0_pms_constrain_sram_world_1_pms_2
              bitOffset: 16
              bitWidth: 2
              access: read-write
            - name: DMA_APBPERI_I2S0_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_3
              description: dma_apbperi_i2s0_pms_constrain_sram_world_1_pms_3
              bitOffset: 18
              bitWidth: 2
              access: read-write
      - register:
          name: DMA_APBPERI_MAC_PMS_CONSTRAIN_0
          description: SENSITIVE_DMA_APBPERI_MAC_PMS_CONSTRAIN_0_REG
          addressOffset: 80
          size: 32
          fields:
            - name: DMA_APBPERI_MAC_PMS_CONSTRAIN_LOCK
              description: dma_apbperi_mac_pms_constrain_lock
              bitOffset: 0
              bitWidth: 1
              access: read-write
      - register:
          name: DMA_APBPERI_MAC_PMS_CONSTRAIN_1
          description: SENSITIVE_DMA_APBPERI_MAC_PMS_CONSTRAIN_1_REG
          addressOffset: 84
          size: 32
          resetValue: 1044735
          fields:
            - name: DMA_APBPERI_MAC_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_0
              description: dma_apbperi_mac_pms_constrain_sram_world_0_pms_0
              bitOffset: 0
              bitWidth: 2
              access: read-write
            - name: DMA_APBPERI_MAC_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_1
              description: dma_apbperi_mac_pms_constrain_sram_world_0_pms_1
              bitOffset: 2
              bitWidth: 2
              access: read-write
            - name: DMA_APBPERI_MAC_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_2
              description: dma_apbperi_mac_pms_constrain_sram_world_0_pms_2
              bitOffset: 4
              bitWidth: 2
              access: read-write
            - name: DMA_APBPERI_MAC_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_3
              description: dma_apbperi_mac_pms_constrain_sram_world_0_pms_3
              bitOffset: 6
              bitWidth: 2
              access: read-write
            - name: DMA_APBPERI_MAC_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_0
              description: dma_apbperi_mac_pms_constrain_sram_world_1_pms_0
              bitOffset: 12
              bitWidth: 2
              access: read-write
            - name: DMA_APBPERI_MAC_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_1
              description: dma_apbperi_mac_pms_constrain_sram_world_1_pms_1
              bitOffset: 14
              bitWidth: 2
              access: read-write
            - name: DMA_APBPERI_MAC_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_2
              description: dma_apbperi_mac_pms_constrain_sram_world_1_pms_2
              bitOffset: 16
              bitWidth: 2
              access: read-write
            - name: DMA_APBPERI_MAC_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_3
              description: dma_apbperi_mac_pms_constrain_sram_world_1_pms_3
              bitOffset: 18
              bitWidth: 2
              access: read-write
      - register:
          name: DMA_APBPERI_BACKUP_PMS_CONSTRAIN_0
          description: SENSITIVE_DMA_APBPERI_BACKUP_PMS_CONSTRAIN_0_REG
          addressOffset: 88
          size: 32
          fields:
            - name: DMA_APBPERI_BACKUP_PMS_CONSTRAIN_LOCK
              description: dma_apbperi_backup_pms_constrain_lock
              bitOffset: 0
              bitWidth: 1
              access: read-write
      - register:
          name: DMA_APBPERI_BACKUP_PMS_CONSTRAIN_1
          description: SENSITIVE_DMA_APBPERI_BACKUP_PMS_CONSTRAIN_1_REG
          addressOffset: 92
          size: 32
          resetValue: 1044735
          fields:
            - name: DMA_APBPERI_BACKUP_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_0
              description: dma_apbperi_backup_pms_constrain_sram_world_0_pms_0
              bitOffset: 0
              bitWidth: 2
              access: read-write
            - name: DMA_APBPERI_BACKUP_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_1
              description: dma_apbperi_backup_pms_constrain_sram_world_0_pms_1
              bitOffset: 2
              bitWidth: 2
              access: read-write
            - name: DMA_APBPERI_BACKUP_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_2
              description: dma_apbperi_backup_pms_constrain_sram_world_0_pms_2
              bitOffset: 4
              bitWidth: 2
              access: read-write
            - name: DMA_APBPERI_BACKUP_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_3
              description: dma_apbperi_backup_pms_constrain_sram_world_0_pms_3
              bitOffset: 6
              bitWidth: 2
              access: read-write
            - name: DMA_APBPERI_BACKUP_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_0
              description: dma_apbperi_backup_pms_constrain_sram_world_1_pms_0
              bitOffset: 12
              bitWidth: 2
              access: read-write
            - name: DMA_APBPERI_BACKUP_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_1
              description: dma_apbperi_backup_pms_constrain_sram_world_1_pms_1
              bitOffset: 14
              bitWidth: 2
              access: read-write
            - name: DMA_APBPERI_BACKUP_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_2
              description: dma_apbperi_backup_pms_constrain_sram_world_1_pms_2
              bitOffset: 16
              bitWidth: 2
              access: read-write
            - name: DMA_APBPERI_BACKUP_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_3
              description: dma_apbperi_backup_pms_constrain_sram_world_1_pms_3
              bitOffset: 18
              bitWidth: 2
              access: read-write
      - register:
          name: DMA_APBPERI_LC_PMS_CONSTRAIN_0
          description: SENSITIVE_DMA_APBPERI_LC_PMS_CONSTRAIN_0_REG
          addressOffset: 96
          size: 32
          fields:
            - name: DMA_APBPERI_LC_PMS_CONSTRAIN_LOCK
              description: dma_apbperi_lc_pms_constrain_lock
              bitOffset: 0
              bitWidth: 1
              access: read-write
      - register:
          name: DMA_APBPERI_LC_PMS_CONSTRAIN_1
          description: SENSITIVE_DMA_APBPERI_LC_PMS_CONSTRAIN_1_REG
          addressOffset: 100
          size: 32
          resetValue: 1044735
          fields:
            - name: DMA_APBPERI_LC_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_0
              description: dma_apbperi_lc_pms_constrain_sram_world_0_pms_0
              bitOffset: 0
              bitWidth: 2
              access: read-write
            - name: DMA_APBPERI_LC_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_1
              description: dma_apbperi_lc_pms_constrain_sram_world_0_pms_1
              bitOffset: 2
              bitWidth: 2
              access: read-write
            - name: DMA_APBPERI_LC_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_2
              description: dma_apbperi_lc_pms_constrain_sram_world_0_pms_2
              bitOffset: 4
              bitWidth: 2
              access: read-write
            - name: DMA_APBPERI_LC_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_3
              description: dma_apbperi_lc_pms_constrain_sram_world_0_pms_3
              bitOffset: 6
              bitWidth: 2
              access: read-write
            - name: DMA_APBPERI_LC_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_0
              description: dma_apbperi_lc_pms_constrain_sram_world_1_pms_0
              bitOffset: 12
              bitWidth: 2
              access: read-write
            - name: DMA_APBPERI_LC_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_1
              description: dma_apbperi_lc_pms_constrain_sram_world_1_pms_1
              bitOffset: 14
              bitWidth: 2
              access: read-write
            - name: DMA_APBPERI_LC_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_2
              description: dma_apbperi_lc_pms_constrain_sram_world_1_pms_2
              bitOffset: 16
              bitWidth: 2
              access: read-write
            - name: DMA_APBPERI_LC_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_3
              description: dma_apbperi_lc_pms_constrain_sram_world_1_pms_3
              bitOffset: 18
              bitWidth: 2
              access: read-write
      - register:
          name: DMA_APBPERI_AES_PMS_CONSTRAIN_0
          description: SENSITIVE_DMA_APBPERI_AES_PMS_CONSTRAIN_0_REG
          addressOffset: 104
          size: 32
          fields:
            - name: DMA_APBPERI_AES_PMS_CONSTRAIN_LOCK
              description: dma_apbperi_aes_pms_constrain_lock
              bitOffset: 0
              bitWidth: 1
              access: read-write
      - register:
          name: DMA_APBPERI_AES_PMS_CONSTRAIN_1
          description: SENSITIVE_DMA_APBPERI_AES_PMS_CONSTRAIN_1_REG
          addressOffset: 108
          size: 32
          resetValue: 1044735
          fields:
            - name: DMA_APBPERI_AES_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_0
              description: dma_apbperi_aes_pms_constrain_sram_world_0_pms_0
              bitOffset: 0
              bitWidth: 2
              access: read-write
            - name: DMA_APBPERI_AES_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_1
              description: dma_apbperi_aes_pms_constrain_sram_world_0_pms_1
              bitOffset: 2
              bitWidth: 2
              access: read-write
            - name: DMA_APBPERI_AES_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_2
              description: dma_apbperi_aes_pms_constrain_sram_world_0_pms_2
              bitOffset: 4
              bitWidth: 2
              access: read-write
            - name: DMA_APBPERI_AES_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_3
              description: dma_apbperi_aes_pms_constrain_sram_world_0_pms_3
              bitOffset: 6
              bitWidth: 2
              access: read-write
            - name: DMA_APBPERI_AES_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_0
              description: dma_apbperi_aes_pms_constrain_sram_world_1_pms_0
              bitOffset: 12
              bitWidth: 2
              access: read-write
            - name: DMA_APBPERI_AES_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_1
              description: dma_apbperi_aes_pms_constrain_sram_world_1_pms_1
              bitOffset: 14
              bitWidth: 2
              access: read-write
            - name: DMA_APBPERI_AES_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_2
              description: dma_apbperi_aes_pms_constrain_sram_world_1_pms_2
              bitOffset: 16
              bitWidth: 2
              access: read-write
            - name: DMA_APBPERI_AES_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_3
              description: dma_apbperi_aes_pms_constrain_sram_world_1_pms_3
              bitOffset: 18
              bitWidth: 2
              access: read-write
      - register:
          name: DMA_APBPERI_SHA_PMS_CONSTRAIN_0
          description: SENSITIVE_DMA_APBPERI_SHA_PMS_CONSTRAIN_0_REG
          addressOffset: 112
          size: 32
          fields:
            - name: DMA_APBPERI_SHA_PMS_CONSTRAIN_LOCK
              description: dma_apbperi_sha_pms_constrain_lock
              bitOffset: 0
              bitWidth: 1
              access: read-write
      - register:
          name: DMA_APBPERI_SHA_PMS_CONSTRAIN_1
          description: SENSITIVE_DMA_APBPERI_SHA_PMS_CONSTRAIN_1_REG
          addressOffset: 116
          size: 32
          resetValue: 1044735
          fields:
            - name: DMA_APBPERI_SHA_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_0
              description: dma_apbperi_sha_pms_constrain_sram_world_0_pms_0
              bitOffset: 0
              bitWidth: 2
              access: read-write
            - name: DMA_APBPERI_SHA_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_1
              description: dma_apbperi_sha_pms_constrain_sram_world_0_pms_1
              bitOffset: 2
              bitWidth: 2
              access: read-write
            - name: DMA_APBPERI_SHA_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_2
              description: dma_apbperi_sha_pms_constrain_sram_world_0_pms_2
              bitOffset: 4
              bitWidth: 2
              access: read-write
            - name: DMA_APBPERI_SHA_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_3
              description: dma_apbperi_sha_pms_constrain_sram_world_0_pms_3
              bitOffset: 6
              bitWidth: 2
              access: read-write
            - name: DMA_APBPERI_SHA_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_0
              description: dma_apbperi_sha_pms_constrain_sram_world_1_pms_0
              bitOffset: 12
              bitWidth: 2
              access: read-write
            - name: DMA_APBPERI_SHA_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_1
              description: dma_apbperi_sha_pms_constrain_sram_world_1_pms_1
              bitOffset: 14
              bitWidth: 2
              access: read-write
            - name: DMA_APBPERI_SHA_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_2
              description: dma_apbperi_sha_pms_constrain_sram_world_1_pms_2
              bitOffset: 16
              bitWidth: 2
              access: read-write
            - name: DMA_APBPERI_SHA_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_3
              description: dma_apbperi_sha_pms_constrain_sram_world_1_pms_3
              bitOffset: 18
              bitWidth: 2
              access: read-write
      - register:
          name: DMA_APBPERI_ADC_DAC_PMS_CONSTRAIN_0
          description: SENSITIVE_DMA_APBPERI_ADC_DAC_PMS_CONSTRAIN_0_REG
          addressOffset: 120
          size: 32
          fields:
            - name: DMA_APBPERI_ADC_DAC_PMS_CONSTRAIN_LOCK
              description: dma_apbperi_adc_dac_pms_constrain_lock
              bitOffset: 0
              bitWidth: 1
              access: read-write
      - register:
          name: DMA_APBPERI_ADC_DAC_PMS_CONSTRAIN_1
          description: SENSITIVE_DMA_APBPERI_ADC_DAC_PMS_CONSTRAIN_1_REG
          addressOffset: 124
          size: 32
          resetValue: 1044735
          fields:
            - name: DMA_APBPERI_ADC_DAC_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_0
              description: dma_apbperi_adc_dac_pms_constrain_sram_world_0_pms_0
              bitOffset: 0
              bitWidth: 2
              access: read-write
            - name: DMA_APBPERI_ADC_DAC_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_1
              description: dma_apbperi_adc_dac_pms_constrain_sram_world_0_pms_1
              bitOffset: 2
              bitWidth: 2
              access: read-write
            - name: DMA_APBPERI_ADC_DAC_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_2
              description: dma_apbperi_adc_dac_pms_constrain_sram_world_0_pms_2
              bitOffset: 4
              bitWidth: 2
              access: read-write
            - name: DMA_APBPERI_ADC_DAC_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_3
              description: dma_apbperi_adc_dac_pms_constrain_sram_world_0_pms_3
              bitOffset: 6
              bitWidth: 2
              access: read-write
            - name: DMA_APBPERI_ADC_DAC_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_0
              description: dma_apbperi_adc_dac_pms_constrain_sram_world_1_pms_0
              bitOffset: 12
              bitWidth: 2
              access: read-write
            - name: DMA_APBPERI_ADC_DAC_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_1
              description: dma_apbperi_adc_dac_pms_constrain_sram_world_1_pms_1
              bitOffset: 14
              bitWidth: 2
              access: read-write
            - name: DMA_APBPERI_ADC_DAC_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_2
              description: dma_apbperi_adc_dac_pms_constrain_sram_world_1_pms_2
              bitOffset: 16
              bitWidth: 2
              access: read-write
            - name: DMA_APBPERI_ADC_DAC_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_3
              description: dma_apbperi_adc_dac_pms_constrain_sram_world_1_pms_3
              bitOffset: 18
              bitWidth: 2
              access: read-write
      - register:
          name: DMA_APBPERI_PMS_MONITOR_0
          description: SENSITIVE_DMA_APBPERI_PMS_MONITOR_0_REG
          addressOffset: 128
          size: 32
          fields:
            - name: DMA_APBPERI_PMS_MONITOR_LOCK
              description: dma_apbperi_pms_monitor_lock
              bitOffset: 0
              bitWidth: 1
              access: read-write
      - register:
          name: DMA_APBPERI_PMS_MONITOR_1
          description: SENSITIVE_DMA_APBPERI_PMS_MONITOR_1_REG
          addressOffset: 132
          size: 32
          resetValue: 3
          fields:
            - name: DMA_APBPERI_PMS_MONITOR_VIOLATE_CLR
              description: dma_apbperi_pms_monitor_violate_clr
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: DMA_APBPERI_PMS_MONITOR_VIOLATE_EN
              description: dma_apbperi_pms_monitor_violate_en
              bitOffset: 1
              bitWidth: 1
              access: read-write
      - register:
          name: DMA_APBPERI_PMS_MONITOR_2
          description: SENSITIVE_DMA_APBPERI_PMS_MONITOR_2_REG
          addressOffset: 136
          size: 32
          fields:
            - name: DMA_APBPERI_PMS_MONITOR_VIOLATE_INTR
              description: dma_apbperi_pms_monitor_violate_intr
              bitOffset: 0
              bitWidth: 1
              access: read-only
            - name: DMA_APBPERI_PMS_MONITOR_VIOLATE_STATUS_WORLD
              description: dma_apbperi_pms_monitor_violate_status_world
              bitOffset: 1
              bitWidth: 2
              access: read-only
            - name: DMA_APBPERI_PMS_MONITOR_VIOLATE_STATUS_ADDR
              description: dma_apbperi_pms_monitor_violate_status_addr
              bitOffset: 3
              bitWidth: 24
              access: read-only
      - register:
          name: DMA_APBPERI_PMS_MONITOR_3
          description: SENSITIVE_DMA_APBPERI_PMS_MONITOR_3_REG
          addressOffset: 140
          size: 32
          fields:
            - name: DMA_APBPERI_PMS_MONITOR_VIOLATE_STATUS_WR
              description: dma_apbperi_pms_monitor_violate_status_wr
              bitOffset: 0
              bitWidth: 1
              access: read-only
            - name: DMA_APBPERI_PMS_MONITOR_VIOLATE_STATUS_BYTEEN
              description: dma_apbperi_pms_monitor_violate_status_byteen
              bitOffset: 1
              bitWidth: 4
              access: read-only
      - register:
          name: CORE_X_IRAM0_DRAM0_DMA_SPLIT_LINE_CONSTRAIN_0
          description: SENSITIVE_CORE_X_IRAM0_DRAM0_DMA_SPLIT_LINE_CONSTRAIN_0_REG
          addressOffset: 144
          size: 32
          fields:
            - name: CORE_X_IRAM0_DRAM0_DMA_SPLIT_LINE_CONSTRAIN_LOCK
              description: core_x_iram0_dram0_dma_split_line_constrain_lock
              bitOffset: 0
              bitWidth: 1
              access: read-write
      - register:
          name: CORE_X_IRAM0_DRAM0_DMA_SPLIT_LINE_CONSTRAIN_1
          description: SENSITIVE_CORE_X_IRAM0_DRAM0_DMA_SPLIT_LINE_CONSTRAIN_1_REG
          addressOffset: 148
          size: 32
          fields:
            - name: CORE_X_IRAM0_DRAM0_DMA_SRAM_CATEGORY_0
              description: core_x_iram0_dram0_dma_sram_category_0
              bitOffset: 0
              bitWidth: 2
              access: read-write
            - name: CORE_X_IRAM0_DRAM0_DMA_SRAM_CATEGORY_1
              description: core_x_iram0_dram0_dma_sram_category_1
              bitOffset: 2
              bitWidth: 2
              access: read-write
            - name: CORE_X_IRAM0_DRAM0_DMA_SRAM_CATEGORY_2
              description: core_x_iram0_dram0_dma_sram_category_2
              bitOffset: 4
              bitWidth: 2
              access: read-write
            - name: CORE_X_IRAM0_DRAM0_DMA_SRAM_SPLITADDR
              description: core_x_iram0_dram0_dma_sram_splitaddr
              bitOffset: 14
              bitWidth: 8
              access: read-write
      - register:
          name: CORE_X_IRAM0_DRAM0_DMA_SPLIT_LINE_CONSTRAIN_2
          description: SENSITIVE_CORE_X_IRAM0_DRAM0_DMA_SPLIT_LINE_CONSTRAIN_2_REG
          addressOffset: 152
          size: 32
          fields:
            - name: CORE_X_IRAM0_SRAM_LINE_0_CATEGORY_0
              description: core_x_iram0_sram_line_0_category_0
              bitOffset: 0
              bitWidth: 2
              access: read-write
            - name: CORE_X_IRAM0_SRAM_LINE_0_CATEGORY_1
              description: core_x_iram0_sram_line_0_category_1
              bitOffset: 2
              bitWidth: 2
              access: read-write
            - name: CORE_X_IRAM0_SRAM_LINE_0_CATEGORY_2
              description: core_x_iram0_sram_line_0_category_2
              bitOffset: 4
              bitWidth: 2
              access: read-write
            - name: CORE_X_IRAM0_SRAM_LINE_0_SPLITADDR
              description: core_x_iram0_sram_line_0_splitaddr
              bitOffset: 14
              bitWidth: 8
              access: read-write
      - register:
          name: CORE_X_IRAM0_DRAM0_DMA_SPLIT_LINE_CONSTRAIN_3
          description: SENSITIVE_CORE_X_IRAM0_DRAM0_DMA_SPLIT_LINE_CONSTRAIN_3_REG
          addressOffset: 156
          size: 32
          fields:
            - name: CORE_X_IRAM0_SRAM_LINE_1_CATEGORY_0
              description: core_x_iram0_sram_line_1_category_0
              bitOffset: 0
              bitWidth: 2
              access: read-write
            - name: CORE_X_IRAM0_SRAM_LINE_1_CATEGORY_1
              description: core_x_iram0_sram_line_1_category_1
              bitOffset: 2
              bitWidth: 2
              access: read-write
            - name: CORE_X_IRAM0_SRAM_LINE_1_CATEGORY_2
              description: core_x_iram0_sram_line_1_category_2
              bitOffset: 4
              bitWidth: 2
              access: read-write
            - name: CORE_X_IRAM0_SRAM_LINE_1_SPLITADDR
              description: core_x_iram0_sram_line_1_splitaddr
              bitOffset: 14
              bitWidth: 8
              access: read-write
      - register:
          name: CORE_X_IRAM0_DRAM0_DMA_SPLIT_LINE_CONSTRAIN_4
          description: SENSITIVE_CORE_X_IRAM0_DRAM0_DMA_SPLIT_LINE_CONSTRAIN_4_REG
          addressOffset: 160
          size: 32
          fields:
            - name: CORE_X_DRAM0_DMA_SRAM_LINE_0_CATEGORY_0
              description: core_x_dram0_dma_sram_line_0_category_0
              bitOffset: 0
              bitWidth: 2
              access: read-write
            - name: CORE_X_DRAM0_DMA_SRAM_LINE_0_CATEGORY_1
              description: core_x_dram0_dma_sram_line_0_category_1
              bitOffset: 2
              bitWidth: 2
              access: read-write
            - name: CORE_X_DRAM0_DMA_SRAM_LINE_0_CATEGORY_2
              description: core_x_dram0_dma_sram_line_0_category_2
              bitOffset: 4
              bitWidth: 2
              access: read-write
            - name: CORE_X_DRAM0_DMA_SRAM_LINE_0_SPLITADDR
              description: core_x_dram0_dma_sram_line_0_splitaddr
              bitOffset: 14
              bitWidth: 8
              access: read-write
      - register:
          name: CORE_X_IRAM0_DRAM0_DMA_SPLIT_LINE_CONSTRAIN_5
          description: SENSITIVE_CORE_X_IRAM0_DRAM0_DMA_SPLIT_LINE_CONSTRAIN_5_REG
          addressOffset: 164
          size: 32
          fields:
            - name: CORE_X_DRAM0_DMA_SRAM_LINE_1_CATEGORY_0
              description: core_x_dram0_dma_sram_line_1_category_0
              bitOffset: 0
              bitWidth: 2
              access: read-write
            - name: CORE_X_DRAM0_DMA_SRAM_LINE_1_CATEGORY_1
              description: core_x_dram0_dma_sram_line_1_category_1
              bitOffset: 2
              bitWidth: 2
              access: read-write
            - name: CORE_X_DRAM0_DMA_SRAM_LINE_1_CATEGORY_2
              description: core_x_dram0_dma_sram_line_1_category_2
              bitOffset: 4
              bitWidth: 2
              access: read-write
            - name: CORE_X_DRAM0_DMA_SRAM_LINE_1_SPLITADDR
              description: core_x_dram0_dma_sram_line_1_splitaddr
              bitOffset: 14
              bitWidth: 8
              access: read-write
      - register:
          name: CORE_X_IRAM0_PMS_CONSTRAIN_0
          description: SENSITIVE_CORE_X_IRAM0_PMS_CONSTRAIN_0_REG
          addressOffset: 168
          size: 32
          fields:
            - name: CORE_X_IRAM0_PMS_CONSTRAIN_LOCK
              description: core_x_iram0_pms_constrain_lock
              bitOffset: 0
              bitWidth: 1
              access: read-write
      - register:
          name: CORE_X_IRAM0_PMS_CONSTRAIN_1
          description: SENSITIVE_CORE_X_IRAM0_PMS_CONSTRAIN_1_REG
          addressOffset: 172
          size: 32
          resetValue: 1867775
          fields:
            - name: CORE_X_IRAM0_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_0
              description: core_x_iram0_pms_constrain_sram_world_1_pms_0
              bitOffset: 0
              bitWidth: 3
              access: read-write
            - name: CORE_X_IRAM0_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_1
              description: core_x_iram0_pms_constrain_sram_world_1_pms_1
              bitOffset: 3
              bitWidth: 3
              access: read-write
            - name: CORE_X_IRAM0_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_2
              description: core_x_iram0_pms_constrain_sram_world_1_pms_2
              bitOffset: 6
              bitWidth: 3
              access: read-write
            - name: CORE_X_IRAM0_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_3
              description: core_x_iram0_pms_constrain_sram_world_1_pms_3
              bitOffset: 9
              bitWidth: 3
              access: read-write
            - name: CORE_X_IRAM0_PMS_CONSTRAIN_SRAM_WORLD_1_CACHEDATAARRAY_PMS_0
              description: core_x_iram0_pms_constrain_sram_world_1_cachedataarray_pms_0
              bitOffset: 12
              bitWidth: 3
              access: read-write
            - name: CORE_X_IRAM0_PMS_CONSTRAIN_ROM_WORLD_1_PMS
              description: core_x_iram0_pms_constrain_rom_world_1_pms
              bitOffset: 18
              bitWidth: 3
              access: read-write
      - register:
          name: CORE_X_IRAM0_PMS_CONSTRAIN_2
          description: SENSITIVE_CORE_X_IRAM0_PMS_CONSTRAIN_2_REG
          addressOffset: 176
          size: 32
          resetValue: 1867775
          fields:
            - name: CORE_X_IRAM0_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_0
              description: core_x_iram0_pms_constrain_sram_world_0_pms_0
              bitOffset: 0
              bitWidth: 3
              access: read-write
            - name: CORE_X_IRAM0_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_1
              description: core_x_iram0_pms_constrain_sram_world_0_pms_1
              bitOffset: 3
              bitWidth: 3
              access: read-write
            - name: CORE_X_IRAM0_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_2
              description: core_x_iram0_pms_constrain_sram_world_0_pms_2
              bitOffset: 6
              bitWidth: 3
              access: read-write
            - name: CORE_X_IRAM0_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_3
              description: core_x_iram0_pms_constrain_sram_world_0_pms_3
              bitOffset: 9
              bitWidth: 3
              access: read-write
            - name: CORE_X_IRAM0_PMS_CONSTRAIN_SRAM_WORLD_0_CACHEDATAARRAY_PMS_0
              description: core_x_iram0_pms_constrain_sram_world_0_cachedataarray_pms_0
              bitOffset: 12
              bitWidth: 3
              access: read-write
            - name: CORE_X_IRAM0_PMS_CONSTRAIN_ROM_WORLD_0_PMS
              description: core_x_iram0_pms_constrain_rom_world_0_pms
              bitOffset: 18
              bitWidth: 3
              access: read-write
      - register:
          name: CORE_0_IRAM0_PMS_MONITOR_0
          description: SENSITIVE_CORE_0_IRAM0_PMS_MONITOR_0_REG
          addressOffset: 180
          size: 32
          fields:
            - name: CORE_0_IRAM0_PMS_MONITOR_LOCK
              description: core_0_iram0_pms_monitor_lock
              bitOffset: 0
              bitWidth: 1
              access: read-write
      - register:
          name: CORE_0_IRAM0_PMS_MONITOR_1
          description: SENSITIVE_CORE_0_IRAM0_PMS_MONITOR_1_REG
          addressOffset: 184
          size: 32
          resetValue: 3
          fields:
            - name: CORE_0_IRAM0_PMS_MONITOR_VIOLATE_CLR
              description: core_0_iram0_pms_monitor_violate_clr
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: CORE_0_IRAM0_PMS_MONITOR_VIOLATE_EN
              description: core_0_iram0_pms_monitor_violate_en
              bitOffset: 1
              bitWidth: 1
              access: read-write
      - register:
          name: CORE_0_IRAM0_PMS_MONITOR_2
          description: SENSITIVE_CORE_0_IRAM0_PMS_MONITOR_2_REG
          addressOffset: 188
          size: 32
          fields:
            - name: CORE_0_IRAM0_PMS_MONITOR_VIOLATE_INTR
              description: core_0_iram0_pms_monitor_violate_intr
              bitOffset: 0
              bitWidth: 1
              access: read-only
            - name: CORE_0_IRAM0_PMS_MONITOR_VIOLATE_STATUS_WR
              description: core_0_iram0_pms_monitor_violate_status_wr
              bitOffset: 1
              bitWidth: 1
              access: read-only
            - name: CORE_0_IRAM0_PMS_MONITOR_VIOLATE_STATUS_LOADSTORE
              description: core_0_iram0_pms_monitor_violate_status_loadstore
              bitOffset: 2
              bitWidth: 1
              access: read-only
            - name: CORE_0_IRAM0_PMS_MONITOR_VIOLATE_STATUS_WORLD
              description: core_0_iram0_pms_monitor_violate_status_world
              bitOffset: 3
              bitWidth: 2
              access: read-only
            - name: CORE_0_IRAM0_PMS_MONITOR_VIOLATE_STATUS_ADDR
              description: core_0_iram0_pms_monitor_violate_status_addr
              bitOffset: 5
              bitWidth: 24
              access: read-only
      - register:
          name: CORE_X_DRAM0_PMS_CONSTRAIN_0
          description: SENSITIVE_CORE_X_DRAM0_PMS_CONSTRAIN_0_REG
          addressOffset: 192
          size: 32
          fields:
            - name: CORE_X_DRAM0_PMS_CONSTRAIN_LOCK
              description: core_x_dram0_pms_constrain_lock
              bitOffset: 0
              bitWidth: 1
              access: read-write
      - register:
          name: CORE_X_DRAM0_PMS_CONSTRAIN_1
          description: SENSITIVE_CORE_X_DRAM0_PMS_CONSTRAIN_1_REG
          addressOffset: 196
          size: 32
          resetValue: 252702975
          fields:
            - name: CORE_X_DRAM0_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_0
              description: core_x_dram0_pms_constrain_sram_world_0_pms_0
              bitOffset: 0
              bitWidth: 2
              access: read-write
            - name: CORE_X_DRAM0_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_1
              description: core_x_dram0_pms_constrain_sram_world_0_pms_1
              bitOffset: 2
              bitWidth: 2
              access: read-write
            - name: CORE_X_DRAM0_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_2
              description: core_x_dram0_pms_constrain_sram_world_0_pms_2
              bitOffset: 4
              bitWidth: 2
              access: read-write
            - name: CORE_X_DRAM0_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_3
              description: core_x_dram0_pms_constrain_sram_world_0_pms_3
              bitOffset: 6
              bitWidth: 2
              access: read-write
            - name: CORE_X_DRAM0_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_0
              description: core_x_dram0_pms_constrain_sram_world_1_pms_0
              bitOffset: 12
              bitWidth: 2
              access: read-write
            - name: CORE_X_DRAM0_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_1
              description: core_x_dram0_pms_constrain_sram_world_1_pms_1
              bitOffset: 14
              bitWidth: 2
              access: read-write
            - name: CORE_X_DRAM0_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_2
              description: core_x_dram0_pms_constrain_sram_world_1_pms_2
              bitOffset: 16
              bitWidth: 2
              access: read-write
            - name: CORE_X_DRAM0_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_3
              description: core_x_dram0_pms_constrain_sram_world_1_pms_3
              bitOffset: 18
              bitWidth: 2
              access: read-write
            - name: CORE_X_DRAM0_PMS_CONSTRAIN_ROM_WORLD_0_PMS
              description: core_x_dram0_pms_constrain_rom_world_0_pms
              bitOffset: 24
              bitWidth: 2
              access: read-write
            - name: CORE_X_DRAM0_PMS_CONSTRAIN_ROM_WORLD_1_PMS
              description: core_x_dram0_pms_constrain_rom_world_1_pms
              bitOffset: 26
              bitWidth: 2
              access: read-write
      - register:
          name: CORE_0_DRAM0_PMS_MONITOR_0
          description: SENSITIVE_CORE_0_DRAM0_PMS_MONITOR_0_REG
          addressOffset: 200
          size: 32
          fields:
            - name: CORE_0_DRAM0_PMS_MONITOR_LOCK
              description: core_0_dram0_pms_monitor_lock
              bitOffset: 0
              bitWidth: 1
              access: read-write
      - register:
          name: CORE_0_DRAM0_PMS_MONITOR_1
          description: SENSITIVE_CORE_0_DRAM0_PMS_MONITOR_1_REG
          addressOffset: 204
          size: 32
          resetValue: 3
          fields:
            - name: CORE_0_DRAM0_PMS_MONITOR_VIOLATE_CLR
              description: core_0_dram0_pms_monitor_violate_clr
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: CORE_0_DRAM0_PMS_MONITOR_VIOLATE_EN
              description: core_0_dram0_pms_monitor_violate_en
              bitOffset: 1
              bitWidth: 1
              access: read-write
      - register:
          name: CORE_0_DRAM0_PMS_MONITOR_2
          description: SENSITIVE_CORE_0_DRAM0_PMS_MONITOR_2_REG
          addressOffset: 208
          size: 32
          fields:
            - name: CORE_0_DRAM0_PMS_MONITOR_VIOLATE_INTR
              description: core_0_dram0_pms_monitor_violate_intr
              bitOffset: 0
              bitWidth: 1
              access: read-only
            - name: CORE_0_DRAM0_PMS_MONITOR_VIOLATE_STATUS_LOCK
              description: core_0_dram0_pms_monitor_violate_status_lock
              bitOffset: 1
              bitWidth: 1
              access: read-only
            - name: CORE_0_DRAM0_PMS_MONITOR_VIOLATE_STATUS_WORLD
              description: core_0_dram0_pms_monitor_violate_status_world
              bitOffset: 2
              bitWidth: 2
              access: read-only
            - name: CORE_0_DRAM0_PMS_MONITOR_VIOLATE_STATUS_ADDR
              description: core_0_dram0_pms_monitor_violate_status_addr
              bitOffset: 4
              bitWidth: 24
              access: read-only
      - register:
          name: CORE_0_DRAM0_PMS_MONITOR_3
          description: SENSITIVE_CORE_0_DRAM0_PMS_MONITOR_3_REG
          addressOffset: 212
          size: 32
          fields:
            - name: CORE_0_DRAM0_PMS_MONITOR_VIOLATE_STATUS_WR
              description: core_0_dram0_pms_monitor_violate_status_wr
              bitOffset: 0
              bitWidth: 1
              access: read-only
            - name: CORE_0_DRAM0_PMS_MONITOR_VIOLATE_STATUS_BYTEEN
              description: core_0_dram0_pms_monitor_violate_status_byteen
              bitOffset: 1
              bitWidth: 4
              access: read-only
      - register:
          name: CORE_0_PIF_PMS_CONSTRAIN_0
          description: SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_0_REG
          addressOffset: 216
          size: 32
          fields:
            - name: CORE_0_PIF_PMS_CONSTRAIN_LOCK
              description: core_0_pif_pms_constrain_lock
              bitOffset: 0
              bitWidth: 1
              access: read-write
      - register:
          name: CORE_0_PIF_PMS_CONSTRAIN_1
          description: SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_1_REG
          addressOffset: 220
          size: 32
          resetValue: 3473932287
          fields:
            - name: CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_UART
              description: core_0_pif_pms_constrain_world_0_uart
              bitOffset: 0
              bitWidth: 2
              access: read-write
            - name: CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_G0SPI_1
              description: core_0_pif_pms_constrain_world_0_g0spi_1
              bitOffset: 2
              bitWidth: 2
              access: read-write
            - name: CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_G0SPI_0
              description: core_0_pif_pms_constrain_world_0_g0spi_0
              bitOffset: 4
              bitWidth: 2
              access: read-write
            - name: CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_GPIO
              description: core_0_pif_pms_constrain_world_0_gpio
              bitOffset: 6
              bitWidth: 2
              access: read-write
            - name: CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_FE2
              description: core_0_pif_pms_constrain_world_0_fe2
              bitOffset: 8
              bitWidth: 2
              access: read-write
            - name: CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_FE
              description: core_0_pif_pms_constrain_world_0_fe
              bitOffset: 10
              bitWidth: 2
              access: read-write
            - name: CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_TIMER
              description: core_0_pif_pms_constrain_world_0_timer
              bitOffset: 12
              bitWidth: 2
              access: read-write
            - name: CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_RTC
              description: core_0_pif_pms_constrain_world_0_rtc
              bitOffset: 14
              bitWidth: 2
              access: read-write
            - name: CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_IO_MUX
              description: core_0_pif_pms_constrain_world_0_io_mux
              bitOffset: 16
              bitWidth: 2
              access: read-write
            - name: CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_WDG
              description: core_0_pif_pms_constrain_world_0_wdg
              bitOffset: 18
              bitWidth: 2
              access: read-write
            - name: CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_MISC
              description: core_0_pif_pms_constrain_world_0_misc
              bitOffset: 24
              bitWidth: 2
              access: read-write
            - name: CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_I2C
              description: core_0_pif_pms_constrain_world_0_i2c
              bitOffset: 26
              bitWidth: 2
              access: read-write
            - name: CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_UART1
              description: core_0_pif_pms_constrain_world_0_uart1
              bitOffset: 30
              bitWidth: 2
              access: read-write
      - register:
          name: CORE_0_PIF_PMS_CONSTRAIN_2
          description: SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_2_REG
          addressOffset: 224
          size: 32
          resetValue: 4240641267
          fields:
            - name: CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_BT
              description: core_0_pif_pms_constrain_world_0_bt
              bitOffset: 0
              bitWidth: 2
              access: read-write
            - name: CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_I2C_EXT0
              description: core_0_pif_pms_constrain_world_0_i2c_ext0
              bitOffset: 4
              bitWidth: 2
              access: read-write
            - name: CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_UHCI0
              description: core_0_pif_pms_constrain_world_0_uhci0
              bitOffset: 6
              bitWidth: 2
              access: read-write
            - name: CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_RMT
              description: core_0_pif_pms_constrain_world_0_rmt
              bitOffset: 10
              bitWidth: 2
              access: read-write
            - name: CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_LEDC
              description: core_0_pif_pms_constrain_world_0_ledc
              bitOffset: 16
              bitWidth: 2
              access: read-write
            - name: CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_BB
              description: core_0_pif_pms_constrain_world_0_bb
              bitOffset: 22
              bitWidth: 2
              access: read-write
            - name: CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_TIMERGROUP
              description: core_0_pif_pms_constrain_world_0_timergroup
              bitOffset: 26
              bitWidth: 2
              access: read-write
            - name: CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_TIMERGROUP1
              description: core_0_pif_pms_constrain_world_0_timergroup1
              bitOffset: 28
              bitWidth: 2
              access: read-write
            - name: CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_SYSTIMER
              description: core_0_pif_pms_constrain_world_0_systimer
              bitOffset: 30
              bitWidth: 2
              access: read-write
      - register:
          name: CORE_0_PIF_PMS_CONSTRAIN_3
          description: SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_3_REG
          addressOffset: 228
          size: 32
          resetValue: 1019268147
          fields:
            - name: CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_SPI_2
              description: core_0_pif_pms_constrain_world_0_spi_2
              bitOffset: 0
              bitWidth: 2
              access: read-write
            - name: CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_APB_CTRL
              description: core_0_pif_pms_constrain_world_0_apb_ctrl
              bitOffset: 4
              bitWidth: 2
              access: read-write
            - name: CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_CAN
              description: core_0_pif_pms_constrain_world_0_can
              bitOffset: 10
              bitWidth: 2
              access: read-write
            - name: CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_I2S1
              description: core_0_pif_pms_constrain_world_0_i2s1
              bitOffset: 14
              bitWidth: 2
              access: read-write
            - name: CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_RWBT
              description: core_0_pif_pms_constrain_world_0_rwbt
              bitOffset: 22
              bitWidth: 2
              access: read-write
            - name: CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_WIFIMAC
              description: core_0_pif_pms_constrain_world_0_wifimac
              bitOffset: 26
              bitWidth: 2
              access: read-write
            - name: CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_PWR
              description: core_0_pif_pms_constrain_world_0_pwr
              bitOffset: 28
              bitWidth: 2
              access: read-write
      - register:
          name: CORE_0_PIF_PMS_CONSTRAIN_4
          description: SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_4_REG
          addressOffset: 232
          size: 32
          resetValue: 4294964220
          fields:
            - name: CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_USB_WRAP
              description: core_0_pif_pms_constrain_world_0_usb_wrap
              bitOffset: 2
              bitWidth: 2
              access: read-write
            - name: CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_CRYPTO_PERI
              description: core_0_pif_pms_constrain_world_0_crypto_peri
              bitOffset: 4
              bitWidth: 2
              access: read-write
            - name: CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_CRYPTO_DMA
              description: core_0_pif_pms_constrain_world_0_crypto_dma
              bitOffset: 6
              bitWidth: 2
              access: read-write
            - name: CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_APB_ADC
              description: core_0_pif_pms_constrain_world_0_apb_adc
              bitOffset: 8
              bitWidth: 2
              access: read-write
            - name: CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_BT_PWR
              description: core_0_pif_pms_constrain_world_0_bt_pwr
              bitOffset: 12
              bitWidth: 2
              access: read-write
            - name: CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_USB_DEVICE
              description: core_0_pif_pms_constrain_world_0_usb_device
              bitOffset: 14
              bitWidth: 2
              access: read-write
            - name: CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_SYSTEM
              description: core_0_pif_pms_constrain_world_0_system
              bitOffset: 16
              bitWidth: 2
              access: read-write
            - name: CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_SENSITIVE
              description: core_0_pif_pms_constrain_world_0_sensitive
              bitOffset: 18
              bitWidth: 2
              access: read-write
            - name: CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_INTERRUPT
              description: core_0_pif_pms_constrain_world_0_interrupt
              bitOffset: 20
              bitWidth: 2
              access: read-write
            - name: CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_DMA_COPY
              description: core_0_pif_pms_constrain_world_0_dma_copy
              bitOffset: 22
              bitWidth: 2
              access: read-write
            - name: CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_CACHE_CONFIG
              description: core_0_pif_pms_constrain_world_0_cache_config
              bitOffset: 24
              bitWidth: 2
              access: read-write
            - name: CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_AD
              description: core_0_pif_pms_constrain_world_0_ad
              bitOffset: 26
              bitWidth: 2
              access: read-write
            - name: CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_DIO
              description: core_0_pif_pms_constrain_world_0_dio
              bitOffset: 28
              bitWidth: 2
              access: read-write
            - name: CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_WORLD_CONTROLLER
              description: core_0_pif_pms_constrain_world_0_world_controller
              bitOffset: 30
              bitWidth: 2
              access: read-write
      - register:
          name: CORE_0_PIF_PMS_CONSTRAIN_5
          description: SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_5_REG
          addressOffset: 236
          size: 32
          resetValue: 3473932287
          fields:
            - name: CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_UART
              description: core_0_pif_pms_constrain_world_1_uart
              bitOffset: 0
              bitWidth: 2
              access: read-write
            - name: CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_G0SPI_1
              description: core_0_pif_pms_constrain_world_1_g0spi_1
              bitOffset: 2
              bitWidth: 2
              access: read-write
            - name: CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_G0SPI_0
              description: core_0_pif_pms_constrain_world_1_g0spi_0
              bitOffset: 4
              bitWidth: 2
              access: read-write
            - name: CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_GPIO
              description: core_0_pif_pms_constrain_world_1_gpio
              bitOffset: 6
              bitWidth: 2
              access: read-write
            - name: CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_FE2
              description: core_0_pif_pms_constrain_world_1_fe2
              bitOffset: 8
              bitWidth: 2
              access: read-write
            - name: CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_FE
              description: core_0_pif_pms_constrain_world_1_fe
              bitOffset: 10
              bitWidth: 2
              access: read-write
            - name: CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_TIMER
              description: core_0_pif_pms_constrain_world_1_timer
              bitOffset: 12
              bitWidth: 2
              access: read-write
            - name: CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_RTC
              description: core_0_pif_pms_constrain_world_1_rtc
              bitOffset: 14
              bitWidth: 2
              access: read-write
            - name: CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_IO_MUX
              description: core_0_pif_pms_constrain_world_1_io_mux
              bitOffset: 16
              bitWidth: 2
              access: read-write
            - name: CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_WDG
              description: core_0_pif_pms_constrain_world_1_wdg
              bitOffset: 18
              bitWidth: 2
              access: read-write
            - name: CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_MISC
              description: core_0_pif_pms_constrain_world_1_misc
              bitOffset: 24
              bitWidth: 2
              access: read-write
            - name: CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_I2C
              description: core_0_pif_pms_constrain_world_1_i2c
              bitOffset: 26
              bitWidth: 2
              access: read-write
            - name: CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_UART1
              description: core_0_pif_pms_constrain_world_1_uart1
              bitOffset: 30
              bitWidth: 2
              access: read-write
      - register:
          name: CORE_0_PIF_PMS_CONSTRAIN_6
          description: SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_6_REG
          addressOffset: 240
          size: 32
          resetValue: 4240641267
          fields:
            - name: CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_BT
              description: core_0_pif_pms_constrain_world_1_bt
              bitOffset: 0
              bitWidth: 2
              access: read-write
            - name: CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_I2C_EXT0
              description: core_0_pif_pms_constrain_world_1_i2c_ext0
              bitOffset: 4
              bitWidth: 2
              access: read-write
            - name: CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_UHCI0
              description: core_0_pif_pms_constrain_world_1_uhci0
              bitOffset: 6
              bitWidth: 2
              access: read-write
            - name: CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_RMT
              description: core_0_pif_pms_constrain_world_1_rmt
              bitOffset: 10
              bitWidth: 2
              access: read-write
            - name: CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_LEDC
              description: core_0_pif_pms_constrain_world_1_ledc
              bitOffset: 16
              bitWidth: 2
              access: read-write
            - name: CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_BB
              description: core_0_pif_pms_constrain_world_1_bb
              bitOffset: 22
              bitWidth: 2
              access: read-write
            - name: CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_TIMERGROUP
              description: core_0_pif_pms_constrain_world_1_timergroup
              bitOffset: 26
              bitWidth: 2
              access: read-write
            - name: CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_TIMERGROUP1
              description: core_0_pif_pms_constrain_world_1_timergroup1
              bitOffset: 28
              bitWidth: 2
              access: read-write
            - name: CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_SYSTIMER
              description: core_0_pif_pms_constrain_world_1_systimer
              bitOffset: 30
              bitWidth: 2
              access: read-write
      - register:
          name: CORE_0_PIF_PMS_CONSTRAIN_7
          description: SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_7_REG
          addressOffset: 244
          size: 32
          resetValue: 1019268147
          fields:
            - name: CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_SPI_2
              description: core_0_pif_pms_constrain_world_1_spi_2
              bitOffset: 0
              bitWidth: 2
              access: read-write
            - name: CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_APB_CTRL
              description: core_0_pif_pms_constrain_world_1_apb_ctrl
              bitOffset: 4
              bitWidth: 2
              access: read-write
            - name: CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_CAN
              description: core_0_pif_pms_constrain_world_1_can
              bitOffset: 10
              bitWidth: 2
              access: read-write
            - name: CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_I2S1
              description: core_0_pif_pms_constrain_world_1_i2s1
              bitOffset: 14
              bitWidth: 2
              access: read-write
            - name: CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_RWBT
              description: core_0_pif_pms_constrain_world_1_rwbt
              bitOffset: 22
              bitWidth: 2
              access: read-write
            - name: CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_WIFIMAC
              description: core_0_pif_pms_constrain_world_1_wifimac
              bitOffset: 26
              bitWidth: 2
              access: read-write
            - name: CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_PWR
              description: core_0_pif_pms_constrain_world_1_pwr
              bitOffset: 28
              bitWidth: 2
              access: read-write
      - register:
          name: CORE_0_PIF_PMS_CONSTRAIN_8
          description: SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_8_REG
          addressOffset: 248
          size: 32
          resetValue: 4294964220
          fields:
            - name: CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_USB_WRAP
              description: core_0_pif_pms_constrain_world_1_usb_wrap
              bitOffset: 2
              bitWidth: 2
              access: read-write
            - name: CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_CRYPTO_PERI
              description: core_0_pif_pms_constrain_world_1_crypto_peri
              bitOffset: 4
              bitWidth: 2
              access: read-write
            - name: CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_CRYPTO_DMA
              description: core_0_pif_pms_constrain_world_1_crypto_dma
              bitOffset: 6
              bitWidth: 2
              access: read-write
            - name: CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_APB_ADC
              description: core_0_pif_pms_constrain_world_1_apb_adc
              bitOffset: 8
              bitWidth: 2
              access: read-write
            - name: CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_BT_PWR
              description: core_0_pif_pms_constrain_world_1_bt_pwr
              bitOffset: 12
              bitWidth: 2
              access: read-write
            - name: CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_USB_DEVICE
              description: core_0_pif_pms_constrain_world_1_usb_device
              bitOffset: 14
              bitWidth: 2
              access: read-write
            - name: CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_SYSTEM
              description: core_0_pif_pms_constrain_world_1_system
              bitOffset: 16
              bitWidth: 2
              access: read-write
            - name: CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_SENSITIVE
              description: core_0_pif_pms_constrain_world_1_sensitive
              bitOffset: 18
              bitWidth: 2
              access: read-write
            - name: CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_INTERRUPT
              description: core_0_pif_pms_constrain_world_1_interrupt
              bitOffset: 20
              bitWidth: 2
              access: read-write
            - name: CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_DMA_COPY
              description: core_0_pif_pms_constrain_world_1_dma_copy
              bitOffset: 22
              bitWidth: 2
              access: read-write
            - name: CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_CACHE_CONFIG
              description: core_0_pif_pms_constrain_world_1_cache_config
              bitOffset: 24
              bitWidth: 2
              access: read-write
            - name: CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_AD
              description: core_0_pif_pms_constrain_world_1_ad
              bitOffset: 26
              bitWidth: 2
              access: read-write
            - name: CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_DIO
              description: core_0_pif_pms_constrain_world_1_dio
              bitOffset: 28
              bitWidth: 2
              access: read-write
            - name: CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_WORLD_CONTROLLER
              description: core_0_pif_pms_constrain_world_1_world_controller
              bitOffset: 30
              bitWidth: 2
              access: read-write
      - register:
          name: CORE_0_PIF_PMS_CONSTRAIN_9
          description: SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_9_REG
          addressOffset: 252
          size: 32
          resetValue: 4194303
          fields:
            - name: CORE_0_PIF_PMS_CONSTRAIN_RTCFAST_SPLTADDR_WORLD_0
              description: core_0_pif_pms_constrain_rtcfast_spltaddr_world_0
              bitOffset: 0
              bitWidth: 11
              access: read-write
            - name: CORE_0_PIF_PMS_CONSTRAIN_RTCFAST_SPLTADDR_WORLD_1
              description: core_0_pif_pms_constrain_rtcfast_spltaddr_world_1
              bitOffset: 11
              bitWidth: 11
              access: read-write
      - register:
          name: CORE_0_PIF_PMS_CONSTRAIN_10
          description: SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_10_REG
          addressOffset: 256
          size: 32
          resetValue: 4095
          fields:
            - name: CORE_0_PIF_PMS_CONSTRAIN_RTCFAST_WORLD_0_L
              description: core_0_pif_pms_constrain_rtcfast_world_0_l
              bitOffset: 0
              bitWidth: 3
              access: read-write
            - name: CORE_0_PIF_PMS_CONSTRAIN_RTCFAST_WORLD_0_H
              description: core_0_pif_pms_constrain_rtcfast_world_0_h
              bitOffset: 3
              bitWidth: 3
              access: read-write
            - name: CORE_0_PIF_PMS_CONSTRAIN_RTCFAST_WORLD_1_L
              description: core_0_pif_pms_constrain_rtcfast_world_1_l
              bitOffset: 6
              bitWidth: 3
              access: read-write
            - name: CORE_0_PIF_PMS_CONSTRAIN_RTCFAST_WORLD_1_H
              description: core_0_pif_pms_constrain_rtcfast_world_1_h
              bitOffset: 9
              bitWidth: 3
              access: read-write
      - register:
          name: REGION_PMS_CONSTRAIN_0
          description: SENSITIVE_REGION_PMS_CONSTRAIN_0_REG
          addressOffset: 260
          size: 32
          fields:
            - name: REGION_PMS_CONSTRAIN_LOCK
              description: region_pms_constrain_lock
              bitOffset: 0
              bitWidth: 1
              access: read-write
      - register:
          name: REGION_PMS_CONSTRAIN_1
          description: SENSITIVE_REGION_PMS_CONSTRAIN_1_REG
          addressOffset: 264
          size: 32
          resetValue: 16383
          fields:
            - name: REGION_PMS_CONSTRAIN_WORLD_0_AREA_0
              description: region_pms_constrain_world_0_area_0
              bitOffset: 0
              bitWidth: 2
              access: read-write
            - name: REGION_PMS_CONSTRAIN_WORLD_0_AREA_1
              description: region_pms_constrain_world_0_area_1
              bitOffset: 2
              bitWidth: 2
              access: read-write
            - name: REGION_PMS_CONSTRAIN_WORLD_0_AREA_2
              description: region_pms_constrain_world_0_area_2
              bitOffset: 4
              bitWidth: 2
              access: read-write
            - name: REGION_PMS_CONSTRAIN_WORLD_0_AREA_3
              description: region_pms_constrain_world_0_area_3
              bitOffset: 6
              bitWidth: 2
              access: read-write
            - name: REGION_PMS_CONSTRAIN_WORLD_0_AREA_4
              description: region_pms_constrain_world_0_area_4
              bitOffset: 8
              bitWidth: 2
              access: read-write
            - name: REGION_PMS_CONSTRAIN_WORLD_0_AREA_5
              description: region_pms_constrain_world_0_area_5
              bitOffset: 10
              bitWidth: 2
              access: read-write
            - name: REGION_PMS_CONSTRAIN_WORLD_0_AREA_6
              description: region_pms_constrain_world_0_area_6
              bitOffset: 12
              bitWidth: 2
              access: read-write
      - register:
          name: REGION_PMS_CONSTRAIN_2
          description: SENSITIVE_REGION_PMS_CONSTRAIN_2_REG
          addressOffset: 268
          size: 32
          resetValue: 16383
          fields:
            - name: REGION_PMS_CONSTRAIN_WORLD_1_AREA_0
              description: region_pms_constrain_world_1_area_0
              bitOffset: 0
              bitWidth: 2
              access: read-write
            - name: REGION_PMS_CONSTRAIN_WORLD_1_AREA_1
              description: region_pms_constrain_world_1_area_1
              bitOffset: 2
              bitWidth: 2
              access: read-write
            - name: REGION_PMS_CONSTRAIN_WORLD_1_AREA_2
              description: region_pms_constrain_world_1_area_2
              bitOffset: 4
              bitWidth: 2
              access: read-write
            - name: REGION_PMS_CONSTRAIN_WORLD_1_AREA_3
              description: region_pms_constrain_world_1_area_3
              bitOffset: 6
              bitWidth: 2
              access: read-write
            - name: REGION_PMS_CONSTRAIN_WORLD_1_AREA_4
              description: region_pms_constrain_world_1_area_4
              bitOffset: 8
              bitWidth: 2
              access: read-write
            - name: REGION_PMS_CONSTRAIN_WORLD_1_AREA_5
              description: region_pms_constrain_world_1_area_5
              bitOffset: 10
              bitWidth: 2
              access: read-write
            - name: REGION_PMS_CONSTRAIN_WORLD_1_AREA_6
              description: region_pms_constrain_world_1_area_6
              bitOffset: 12
              bitWidth: 2
              access: read-write
      - register:
          name: REGION_PMS_CONSTRAIN_3
          description: SENSITIVE_REGION_PMS_CONSTRAIN_3_REG
          addressOffset: 272
          size: 32
          fields:
            - name: REGION_PMS_CONSTRAIN_ADDR_0
              description: region_pms_constrain_addr_0
              bitOffset: 0
              bitWidth: 30
              access: read-write
      - register:
          name: REGION_PMS_CONSTRAIN_4
          description: SENSITIVE_REGION_PMS_CONSTRAIN_4_REG
          addressOffset: 276
          size: 32
          fields:
            - name: REGION_PMS_CONSTRAIN_ADDR_1
              description: region_pms_constrain_addr_1
              bitOffset: 0
              bitWidth: 30
              access: read-write
      - register:
          name: REGION_PMS_CONSTRAIN_5
          description: SENSITIVE_REGION_PMS_CONSTRAIN_5_REG
          addressOffset: 280
          size: 32
          fields:
            - name: REGION_PMS_CONSTRAIN_ADDR_2
              description: region_pms_constrain_addr_2
              bitOffset: 0
              bitWidth: 30
              access: read-write
      - register:
          name: REGION_PMS_CONSTRAIN_6
          description: SENSITIVE_REGION_PMS_CONSTRAIN_6_REG
          addressOffset: 284
          size: 32
          fields:
            - name: REGION_PMS_CONSTRAIN_ADDR_3
              description: region_pms_constrain_addr_3
              bitOffset: 0
              bitWidth: 30
              access: read-write
      - register:
          name: REGION_PMS_CONSTRAIN_7
          description: SENSITIVE_REGION_PMS_CONSTRAIN_7_REG
          addressOffset: 288
          size: 32
          fields:
            - name: REGION_PMS_CONSTRAIN_ADDR_4
              description: region_pms_constrain_addr_4
              bitOffset: 0
              bitWidth: 30
              access: read-write
      - register:
          name: REGION_PMS_CONSTRAIN_8
          description: SENSITIVE_REGION_PMS_CONSTRAIN_8_REG
          addressOffset: 292
          size: 32
          fields:
            - name: REGION_PMS_CONSTRAIN_ADDR_5
              description: region_pms_constrain_addr_5
              bitOffset: 0
              bitWidth: 30
              access: read-write
      - register:
          name: REGION_PMS_CONSTRAIN_9
          description: SENSITIVE_REGION_PMS_CONSTRAIN_9_REG
          addressOffset: 296
          size: 32
          fields:
            - name: REGION_PMS_CONSTRAIN_ADDR_6
              description: region_pms_constrain_addr_6
              bitOffset: 0
              bitWidth: 30
              access: read-write
      - register:
          name: REGION_PMS_CONSTRAIN_10
          description: SENSITIVE_REGION_PMS_CONSTRAIN_10_REG
          addressOffset: 300
          size: 32
          fields:
            - name: REGION_PMS_CONSTRAIN_ADDR_7
              description: region_pms_constrain_addr_7
              bitOffset: 0
              bitWidth: 30
              access: read-write
      - register:
          name: CORE_0_PIF_PMS_MONITOR_0
          description: SENSITIVE_CORE_0_PIF_PMS_MONITOR_0_REG
          addressOffset: 304
          size: 32
          fields:
            - name: CORE_0_PIF_PMS_MONITOR_LOCK
              description: core_0_pif_pms_monitor_lock
              bitOffset: 0
              bitWidth: 1
              access: read-write
      - register:
          name: CORE_0_PIF_PMS_MONITOR_1
          description: SENSITIVE_CORE_0_PIF_PMS_MONITOR_1_REG
          addressOffset: 308
          size: 32
          resetValue: 3
          fields:
            - name: CORE_0_PIF_PMS_MONITOR_VIOLATE_CLR
              description: core_0_pif_pms_monitor_violate_clr
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: CORE_0_PIF_PMS_MONITOR_VIOLATE_EN
              description: core_0_pif_pms_monitor_violate_en
              bitOffset: 1
              bitWidth: 1
              access: read-write
      - register:
          name: CORE_0_PIF_PMS_MONITOR_2
          description: SENSITIVE_CORE_0_PIF_PMS_MONITOR_2_REG
          addressOffset: 312
          size: 32
          fields:
            - name: CORE_0_PIF_PMS_MONITOR_VIOLATE_INTR
              description: core_0_pif_pms_monitor_violate_intr
              bitOffset: 0
              bitWidth: 1
              access: read-only
            - name: CORE_0_PIF_PMS_MONITOR_VIOLATE_STATUS_HPORT_0
              description: core_0_pif_pms_monitor_violate_status_hport_0
              bitOffset: 1
              bitWidth: 1
              access: read-only
            - name: CORE_0_PIF_PMS_MONITOR_VIOLATE_STATUS_HSIZE
              description: core_0_pif_pms_monitor_violate_status_hsize
              bitOffset: 2
              bitWidth: 3
              access: read-only
            - name: CORE_0_PIF_PMS_MONITOR_VIOLATE_STATUS_HWRITE
              description: core_0_pif_pms_monitor_violate_status_hwrite
              bitOffset: 5
              bitWidth: 1
              access: read-only
            - name: CORE_0_PIF_PMS_MONITOR_VIOLATE_STATUS_HWORLD
              description: core_0_pif_pms_monitor_violate_status_hworld
              bitOffset: 6
              bitWidth: 2
              access: read-only
      - register:
          name: CORE_0_PIF_PMS_MONITOR_3
          description: SENSITIVE_CORE_0_PIF_PMS_MONITOR_3_REG
          addressOffset: 316
          size: 32
          fields:
            - name: CORE_0_PIF_PMS_MONITOR_VIOLATE_STATUS_HADDR
              description: core_0_pif_pms_monitor_violate_status_haddr
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: CORE_0_PIF_PMS_MONITOR_4
          description: SENSITIVE_CORE_0_PIF_PMS_MONITOR_4_REG
          addressOffset: 320
          size: 32
          resetValue: 3
          fields:
            - name: CORE_0_PIF_PMS_MONITOR_NONWORD_VIOLATE_CLR
              description: core_0_pif_pms_monitor_nonword_violate_clr
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: CORE_0_PIF_PMS_MONITOR_NONWORD_VIOLATE_EN
              description: core_0_pif_pms_monitor_nonword_violate_en
              bitOffset: 1
              bitWidth: 1
              access: read-write
      - register:
          name: CORE_0_PIF_PMS_MONITOR_5
          description: SENSITIVE_CORE_0_PIF_PMS_MONITOR_5_REG
          addressOffset: 324
          size: 32
          fields:
            - name: CORE_0_PIF_PMS_MONITOR_NONWORD_VIOLATE_INTR
              description: core_0_pif_pms_monitor_nonword_violate_intr
              bitOffset: 0
              bitWidth: 1
              access: read-only
            - name: CORE_0_PIF_PMS_MONITOR_NONWORD_VIOLATE_STATUS_HSIZE
              description: core_0_pif_pms_monitor_nonword_violate_status_hsize
              bitOffset: 1
              bitWidth: 2
              access: read-only
            - name: CORE_0_PIF_PMS_MONITOR_NONWORD_VIOLATE_STATUS_HWORLD
              description: core_0_pif_pms_monitor_nonword_violate_status_hworld
              bitOffset: 3
              bitWidth: 2
              access: read-only
      - register:
          name: CORE_0_PIF_PMS_MONITOR_6
          description: SENSITIVE_CORE_0_PIF_PMS_MONITOR_6_REG
          addressOffset: 328
          size: 32
          fields:
            - name: CORE_0_PIF_PMS_MONITOR_NONWORD_VIOLATE_STATUS_HADDR
              description: core_0_pif_pms_monitor_nonword_violate_status_haddr
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: BACKUP_BUS_PMS_CONSTRAIN_0
          description: SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_0_REG
          addressOffset: 332
          size: 32
          fields:
            - name: BACKUP_BUS_PMS_CONSTRAIN_LOCK
              description: backup_bus_pms_constrain_lock
              bitOffset: 0
              bitWidth: 1
              access: read-write
      - register:
          name: BACKUP_BUS_PMS_CONSTRAIN_1
          description: SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_1_REG
          addressOffset: 336
          size: 32
          resetValue: 3473932287
          fields:
            - name: BACKUP_BUS_PMS_CONSTRAIN_UART
              description: backup_bus_pms_constrain_uart
              bitOffset: 0
              bitWidth: 2
              access: read-write
            - name: BACKUP_BUS_PMS_CONSTRAIN_G0SPI_1
              description: backup_bus_pms_constrain_g0spi_1
              bitOffset: 2
              bitWidth: 2
              access: read-write
            - name: BACKUP_BUS_PMS_CONSTRAIN_G0SPI_0
              description: backup_bus_pms_constrain_g0spi_0
              bitOffset: 4
              bitWidth: 2
              access: read-write
            - name: BACKUP_BUS_PMS_CONSTRAIN_GPIO
              description: backup_bus_pms_constrain_gpio
              bitOffset: 6
              bitWidth: 2
              access: read-write
            - name: BACKUP_BUS_PMS_CONSTRAIN_FE2
              description: backup_bus_pms_constrain_fe2
              bitOffset: 8
              bitWidth: 2
              access: read-write
            - name: BACKUP_BUS_PMS_CONSTRAIN_FE
              description: backup_bus_pms_constrain_fe
              bitOffset: 10
              bitWidth: 2
              access: read-write
            - name: BACKUP_BUS_PMS_CONSTRAIN_TIMER
              description: backup_bus_pms_constrain_timer
              bitOffset: 12
              bitWidth: 2
              access: read-write
            - name: BACKUP_BUS_PMS_CONSTRAIN_RTC
              description: backup_bus_pms_constrain_rtc
              bitOffset: 14
              bitWidth: 2
              access: read-write
            - name: BACKUP_BUS_PMS_CONSTRAIN_IO_MUX
              description: backup_bus_pms_constrain_io_mux
              bitOffset: 16
              bitWidth: 2
              access: read-write
            - name: BACKUP_BUS_PMS_CONSTRAIN_WDG
              description: backup_bus_pms_constrain_wdg
              bitOffset: 18
              bitWidth: 2
              access: read-write
            - name: BACKUP_BUS_PMS_CONSTRAIN_MISC
              description: backup_bus_pms_constrain_misc
              bitOffset: 24
              bitWidth: 2
              access: read-write
            - name: BACKUP_BUS_PMS_CONSTRAIN_I2C
              description: backup_bus_pms_constrain_i2c
              bitOffset: 26
              bitWidth: 2
              access: read-write
            - name: BACKUP_BUS_PMS_CONSTRAIN_UART1
              description: backup_bus_pms_constrain_uart1
              bitOffset: 30
              bitWidth: 2
              access: read-write
      - register:
          name: BACKUP_BUS_PMS_CONSTRAIN_2
          description: SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_2_REG
          addressOffset: 340
          size: 32
          resetValue: 4240641267
          fields:
            - name: BACKUP_BUS_PMS_CONSTRAIN_BT
              description: backup_bus_pms_constrain_bt
              bitOffset: 0
              bitWidth: 2
              access: read-write
            - name: BACKUP_BUS_PMS_CONSTRAIN_I2C_EXT0
              description: backup_bus_pms_constrain_i2c_ext0
              bitOffset: 4
              bitWidth: 2
              access: read-write
            - name: BACKUP_BUS_PMS_CONSTRAIN_UHCI0
              description: backup_bus_pms_constrain_uhci0
              bitOffset: 6
              bitWidth: 2
              access: read-write
            - name: BACKUP_BUS_PMS_CONSTRAIN_RMT
              description: backup_bus_pms_constrain_rmt
              bitOffset: 10
              bitWidth: 2
              access: read-write
            - name: BACKUP_BUS_PMS_CONSTRAIN_LEDC
              description: backup_bus_pms_constrain_ledc
              bitOffset: 16
              bitWidth: 2
              access: read-write
            - name: BACKUP_BUS_PMS_CONSTRAIN_BB
              description: backup_bus_pms_constrain_bb
              bitOffset: 22
              bitWidth: 2
              access: read-write
            - name: BACKUP_BUS_PMS_CONSTRAIN_TIMERGROUP
              description: backup_bus_pms_constrain_timergroup
              bitOffset: 26
              bitWidth: 2
              access: read-write
            - name: BACKUP_BUS_PMS_CONSTRAIN_TIMERGROUP1
              description: backup_bus_pms_constrain_timergroup1
              bitOffset: 28
              bitWidth: 2
              access: read-write
            - name: BACKUP_BUS_PMS_CONSTRAIN_SYSTIMER
              description: backup_bus_pms_constrain_systimer
              bitOffset: 30
              bitWidth: 2
              access: read-write
      - register:
          name: BACKUP_BUS_PMS_CONSTRAIN_3
          description: SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_3_REG
          addressOffset: 344
          size: 32
          resetValue: 1019268147
          fields:
            - name: BACKUP_BUS_PMS_CONSTRAIN_SPI_2
              description: backup_bus_pms_constrain_spi_2
              bitOffset: 0
              bitWidth: 2
              access: read-write
            - name: BACKUP_BUS_PMS_CONSTRAIN_APB_CTRL
              description: backup_bus_pms_constrain_apb_ctrl
              bitOffset: 4
              bitWidth: 2
              access: read-write
            - name: BACKUP_BUS_PMS_CONSTRAIN_CAN
              description: backup_bus_pms_constrain_can
              bitOffset: 10
              bitWidth: 2
              access: read-write
            - name: BACKUP_BUS_PMS_CONSTRAIN_I2S1
              description: backup_bus_pms_constrain_i2s1
              bitOffset: 14
              bitWidth: 2
              access: read-write
            - name: BACKUP_BUS_PMS_CONSTRAIN_RWBT
              description: backup_bus_pms_constrain_rwbt
              bitOffset: 22
              bitWidth: 2
              access: read-write
            - name: BACKUP_BUS_PMS_CONSTRAIN_WIFIMAC
              description: backup_bus_pms_constrain_wifimac
              bitOffset: 26
              bitWidth: 2
              access: read-write
            - name: BACKUP_BUS_PMS_CONSTRAIN_PWR
              description: backup_bus_pms_constrain_pwr
              bitOffset: 28
              bitWidth: 2
              access: read-write
      - register:
          name: BACKUP_BUS_PMS_CONSTRAIN_4
          description: SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_4_REG
          addressOffset: 348
          size: 32
          resetValue: 62460
          fields:
            - name: BACKUP_BUS_PMS_CONSTRAIN_USB_WRAP
              description: backup_bus_pms_constrain_usb_wrap
              bitOffset: 2
              bitWidth: 2
              access: read-write
            - name: BACKUP_BUS_PMS_CONSTRAIN_CRYPTO_PERI
              description: backup_bus_pms_constrain_crypto_peri
              bitOffset: 4
              bitWidth: 2
              access: read-write
            - name: BACKUP_BUS_PMS_CONSTRAIN_CRYPTO_DMA
              description: backup_bus_pms_constrain_crypto_dma
              bitOffset: 6
              bitWidth: 2
              access: read-write
            - name: BACKUP_BUS_PMS_CONSTRAIN_APB_ADC
              description: backup_bus_pms_constrain_apb_adc
              bitOffset: 8
              bitWidth: 2
              access: read-write
            - name: BACKUP_BUS_PMS_CONSTRAIN_BT_PWR
              description: backup_bus_pms_constrain_bt_pwr
              bitOffset: 12
              bitWidth: 2
              access: read-write
            - name: BACKUP_BUS_PMS_CONSTRAIN_USB_DEVICE
              description: backup_bus_pms_constrain_usb_device
              bitOffset: 14
              bitWidth: 2
              access: read-write
      - register:
          name: BACKUP_BUS_PMS_MONITOR_0
          description: SENSITIVE_BACKUP_BUS_PMS_MONITOR_0_REG
          addressOffset: 352
          size: 32
          fields:
            - name: BACKUP_BUS_PMS_MONITOR_LOCK
              description: backup_bus_pms_monitor_lock
              bitOffset: 0
              bitWidth: 1
              access: read-write
      - register:
          name: BACKUP_BUS_PMS_MONITOR_1
          description: SENSITIVE_BACKUP_BUS_PMS_MONITOR_1_REG
          addressOffset: 356
          size: 32
          resetValue: 3
          fields:
            - name: BACKUP_BUS_PMS_MONITOR_VIOLATE_CLR
              description: backup_bus_pms_monitor_violate_clr
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: BACKUP_BUS_PMS_MONITOR_VIOLATE_EN
              description: backup_bus_pms_monitor_violate_en
              bitOffset: 1
              bitWidth: 1
              access: read-write
      - register:
          name: BACKUP_BUS_PMS_MONITOR_2
          description: SENSITIVE_BACKUP_BUS_PMS_MONITOR_2_REG
          addressOffset: 360
          size: 32
          fields:
            - name: BACKUP_BUS_PMS_MONITOR_VIOLATE_INTR
              description: backup_bus_pms_monitor_violate_intr
              bitOffset: 0
              bitWidth: 1
              access: read-only
            - name: BACKUP_BUS_PMS_MONITOR_VIOLATE_STATUS_HTRANS
              description: backup_bus_pms_monitor_violate_status_htrans
              bitOffset: 1
              bitWidth: 2
              access: read-only
            - name: BACKUP_BUS_PMS_MONITOR_VIOLATE_STATUS_HSIZE
              description: backup_bus_pms_monitor_violate_status_hsize
              bitOffset: 3
              bitWidth: 3
              access: read-only
            - name: BACKUP_BUS_PMS_MONITOR_VIOLATE_STATUS_HWRITE
              description: backup_bus_pms_monitor_violate_status_hwrite
              bitOffset: 6
              bitWidth: 1
              access: read-only
      - register:
          name: BACKUP_BUS_PMS_MONITOR_3
          description: SENSITIVE_BACKUP_BUS_PMS_MONITOR_3_REG
          addressOffset: 364
          size: 32
          fields:
            - name: BACKUP_BUS_PMS_MONITOR_VIOLATE_HADDR
              description: backup_bus_pms_monitor_violate_haddr
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: CLOCK_GATE
          description: SENSITIVE_CLOCK_GATE_REG_REG
          addressOffset: 368
          size: 32
          resetValue: 1
          fields:
            - name: CLK_EN
              description: clk_en
              bitOffset: 0
              bitWidth: 1
              access: read-write
      - register:
          name: DATE
          description: SENSITIVE_DATE_REG
          addressOffset: 4092
          size: 32
          resetValue: 33620480
          fields:
            - name: DATE
              description: reg_date
              bitOffset: 0
              bitWidth: 28
              access: read-write
  - name: SHA
    description: SHA (Secure Hash Algorithm) Accelerator
    groupName: SHA
    baseAddress: 1610854400
    addressBlock:
      - offset: 0
        size: 176
        usage: registers
    interrupt:
      - name: SHA
        value: 49
    registers:
      - register:
          name: MODE
          description: Initial configuration register.
          addressOffset: 0
          size: 32
          fields:
            - name: MODE
              description: Sha mode.
              bitOffset: 0
              bitWidth: 3
              access: read-write
      - register:
          name: T_STRING
          description: SHA 512/t configuration register 0.
          addressOffset: 4
          size: 32
          fields:
            - name: T_STRING
              description: Sha t_string (used if and only if mode == SHA_512/t).
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: T_LENGTH
          description: SHA 512/t configuration register 1.
          addressOffset: 8
          size: 32
          fields:
            - name: T_LENGTH
              description: Sha t_length (used if and only if mode == SHA_512/t).
              bitOffset: 0
              bitWidth: 6
              access: read-write
      - register:
          name: DMA_BLOCK_NUM
          description: DMA configuration register 0.
          addressOffset: 12
          size: 32
          fields:
            - name: DMA_BLOCK_NUM
              description: Dma-sha block number.
              bitOffset: 0
              bitWidth: 6
              access: read-write
      - register:
          name: START
          description: Typical SHA configuration register 0.
          addressOffset: 16
          size: 32
          fields:
            - name: START
              description: Reserved.
              bitOffset: 1
              bitWidth: 31
              access: write-only
      - register:
          name: CONTINUE
          description: Typical SHA configuration register 1.
          addressOffset: 20
          size: 32
          fields:
            - name: CONTINUE
              description: Reserved.
              bitOffset: 1
              bitWidth: 31
              access: write-only
      - register:
          name: BUSY
          description: Busy register.
          addressOffset: 24
          size: 32
          fields:
            - name: STATE
              description: "Sha busy state. 1'b0: idle. 1'b1: busy."
              bitOffset: 0
              bitWidth: 1
              access: read-only
      - register:
          name: DMA_START
          description: DMA configuration register 1.
          addressOffset: 28
          size: 32
          fields:
            - name: DMA_START
              description: Start dma-sha.
              bitOffset: 0
              bitWidth: 1
              access: write-only
      - register:
          name: DMA_CONTINUE
          description: DMA configuration register 2.
          addressOffset: 32
          size: 32
          fields:
            - name: DMA_CONTINUE
              description: Continue dma-sha.
              bitOffset: 0
              bitWidth: 1
              access: write-only
      - register:
          name: CLEAR_IRQ
          description: Interrupt clear register.
          addressOffset: 36
          size: 32
          fields:
            - name: CLEAR_INTERRUPT
              description: Clear sha interrupt.
              bitOffset: 0
              bitWidth: 1
              access: write-only
      - register:
          name: IRQ_ENA
          description: Interrupt enable register.
          addressOffset: 40
          size: 32
          fields:
            - name: INTERRUPT_ENA
              description: "Sha interrupt enable register. 1'b0: disable(default). 1'b1: enable."
              bitOffset: 0
              bitWidth: 1
              access: read-write
      - register:
          name: DATE
          description: Date register.
          addressOffset: 44
          size: 32
          resetValue: 538969622
          fields:
            - name: DATE
              description: Sha date information/ sha version information.
              bitOffset: 0
              bitWidth: 30
              access: read-write
      - register:
          dim: 8
          dimIncrement: 4
          name: "H_MEM[%s]"
          description: Sha H memory which contains intermediate hash or finial hash.
          addressOffset: 64
          size: 32
      - register:
          dim: 16
          dimIncrement: 4
          name: "M_MEM[%s]"
          description: Sha M memory which contains message.
          addressOffset: 128
          size: 32
  - name: SPI0
    description: SPI (Serial Peripheral Interface) Controller 0
    groupName: SPI0
    baseAddress: 1610625024
    addressBlock:
      - offset: 0
        size: 72
        usage: registers
    interrupt:
      - name: SPI_MEM_REJECT_CACHE
        value: 40
    registers:
      - register:
          name: CTRL
          description: SPI0 control register.
          addressOffset: 8
          size: 32
          resetValue: 2891776
          fields:
            - name: FDUMMY_OUT
              description: In the dummy phase the signal level of spi is output by the spi controller.
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: FCMD_DUAL
              description: "Apply 2 signals during command phase 1:enable 0: disable"
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: FCMD_QUAD
              description: "Apply 4 signals during command phase 1:enable 0: disable"
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: FASTRD_MODE
              description: "This bit enable the bits: spi_mem_fread_qio, spi_mem_fread_dio, spi_mem_fread_qout and spi_mem_fread_dout. 1: enable 0: disable."
              bitOffset: 13
              bitWidth: 1
              access: read-write
            - name: FREAD_DUAL
              description: "In the read operations, read-data phase apply 2 signals. 1: enable 0: disable."
              bitOffset: 14
              bitWidth: 1
              access: read-write
            - name: Q_POL
              description: "The bit is used to set MISO line polarity, 1: high 0, low"
              bitOffset: 18
              bitWidth: 1
              access: read-write
            - name: D_POL
              description: "The bit is used to set MOSI line polarity, 1: high 0, low"
              bitOffset: 19
              bitWidth: 1
              access: read-write
            - name: FREAD_QUAD
              description: "In the read operations read-data phase apply 4 signals. 1: enable 0: disable."
              bitOffset: 20
              bitWidth: 1
              access: read-write
            - name: WP
              description: "Write protect signal output when SPI is idle.  1: output high, 0: output low."
              bitOffset: 21
              bitWidth: 1
              access: read-write
            - name: FREAD_DIO
              description: "In the read operations address phase and read-data phase apply 2 signals. 1: enable 0: disable."
              bitOffset: 23
              bitWidth: 1
              access: read-write
            - name: FREAD_QIO
              description: "In the read operations address phase and read-data phase apply 4 signals. 1: enable 0: disable."
              bitOffset: 24
              bitWidth: 1
              access: read-write
      - register:
          name: CTRL1
          description: SPI0 control1 register.
          addressOffset: 12
          size: 32
          fields:
            - name: CLK_MODE
              description: "SPI clock mode bits. 0: SPI clock is off when CS inactive 1: SPI clock is delayed one cycle after CS inactive 2: SPI clock is delayed two cycles after CS inactive 3: SPI clock is alwasy on."
              bitOffset: 0
              bitWidth: 2
              access: read-write
            - name: RXFIFO_RST
              description: SPI0 RX FIFO reset signal.
              bitOffset: 30
              bitWidth: 1
              access: write-only
      - register:
          name: CTRL2
          description: SPI0 control2 register.
          addressOffset: 16
          size: 32
          resetValue: 33
          fields:
            - name: CS_SETUP_TIME
              description: (cycles-1) of prepare phase by spi clock this bits are combined with spi_mem_cs_setup bit.
              bitOffset: 0
              bitWidth: 5
              access: read-write
            - name: CS_HOLD_TIME
              description: Spi cs signal is delayed to inactive by spi clock this bits are combined with spi_mem_cs_hold bit.
              bitOffset: 5
              bitWidth: 5
              access: read-write
            - name: CS_HOLD_DELAY
              description: "These bits are used to set the minimum CS high time tSHSL between SPI burst transfer when accesses to flash. tSHSL is (SPI_MEM_CS_HOLD_DELAY[5:0] + 1) MSPI core clock cycles."
              bitOffset: 25
              bitWidth: 6
              access: read-write
            - name: SYNC_RESET
              description: The FSM will be reset.
              bitOffset: 31
              bitWidth: 1
              access: write-only
      - register:
          name: CLOCK
          description: SPI clock division control register.
          addressOffset: 20
          size: 32
          resetValue: 196867
          fields:
            - name: CLKCNT_L
              description: In the master mode it must be equal to spi_mem_clkcnt_N.
              bitOffset: 0
              bitWidth: 8
              access: read-write
            - name: CLKCNT_H
              description: In the master mode it must be floor((spi_mem_clkcnt_N+1)/2-1).
              bitOffset: 8
              bitWidth: 8
              access: read-write
            - name: CLKCNT_N
              description: In the master mode it is the divider of spi_mem_clk. So spi_mem_clk frequency is system/(spi_mem_clkcnt_N+1)
              bitOffset: 16
              bitWidth: 8
              access: read-write
            - name: CLK_EQU_SYSCLK
              description: Set this bit in 1-division mode.
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: USER
          description: SPI0 user register.
          addressOffset: 24
          size: 32
          fields:
            - name: CS_HOLD
              description: "spi cs keep low when spi is in  done  phase. 1: enable 0: disable."
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: CS_SETUP
              description: "spi cs is enable when spi is in  prepare  phase. 1: enable 0: disable."
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: CK_OUT_EDGE
              description: the bit combined with spi_mem_mosi_delay_mode bits to set mosi signal delay mode.
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: USR_DUMMY_IDLE
              description: spi clock is disable in dummy phase when the bit is enable.
              bitOffset: 26
              bitWidth: 1
              access: read-write
            - name: USR_DUMMY
              description: This bit enable the dummy phase of an operation.
              bitOffset: 29
              bitWidth: 1
              access: read-write
      - register:
          name: USER1
          description: SPI0 user1 register.
          addressOffset: 28
          size: 32
          resetValue: 1543503879
          fields:
            - name: USR_DUMMY_CYCLELEN
              description: The length in spi_mem_clk cycles of dummy phase. The register value shall be (cycle_num-1).
              bitOffset: 0
              bitWidth: 6
              access: read-write
            - name: USR_ADDR_BITLEN
              description: The length in bits of address phase. The register value shall be (bit_num-1).
              bitOffset: 26
              bitWidth: 6
              access: read-write
      - register:
          name: USER2
          description: SPI0 user2 register.
          addressOffset: 32
          size: 32
          resetValue: 1879048192
          fields:
            - name: USR_COMMAND_VALUE
              description: The value of  command.
              bitOffset: 0
              bitWidth: 16
              access: read-write
            - name: USR_COMMAND_BITLEN
              description: The length in bits of command phase. The register value shall be (bit_num-1)
              bitOffset: 28
              bitWidth: 4
              access: read-write
      - register:
          name: RD_STATUS
          description: SPI0 read control register.
          addressOffset: 44
          size: 32
          fields:
            - name: WB_MODE
              description: Mode bits in the flash fast read mode  it is combined with spi_mem_fastrd_mode bit.
              bitOffset: 16
              bitWidth: 8
              access: read-write
      - register:
          name: MISC
          description: SPI0 misc register
          addressOffset: 52
          size: 32
          fields:
            - name: TRANS_END
              description: The bit is used to indicate the  spi0_mst_st controlled transmitting is done.
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: TRANS_END_INT_ENA
              description: The bit is used to enable the interrupt of  spi0_mst_st controlled transmitting is done.
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: CSPI_ST_TRANS_END
              description: The bit is used to indicate the  spi0_slv_st controlled transmitting is done.
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: CSPI_ST_TRANS_END_INT_ENA
              description: The bit is used to enable the interrupt of spi0_slv_st controlled transmitting is done.
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: CK_IDLE_EDGE
              description: "1: spi clk line is high when idle     0: spi clk line is low when idle"
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: CS_KEEP_ACTIVE
              description: spi cs line keep low when the bit is set.
              bitOffset: 10
              bitWidth: 1
              access: read-write
      - register:
          name: CACHE_FCTRL
          description: SPI0 bit mode control register.
          addressOffset: 60
          size: 32
          fields:
            - name: CACHE_REQ_EN
              description: "For SPI0, Cache access enable, 1: enable, 0:disable."
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: CACHE_USR_ADDR_4BYTE
              description: "For SPI0,  cache  read flash with 4 bytes address, 1: enable, 0:disable."
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: CACHE_FLASH_USR_CMD
              description: "For SPI0,  cache  read flash for user define command, 1: enable, 0:disable."
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: FDIN_DUAL
              description: "For SPI0 flash, din phase apply 2 signals. 1: enable 0: disable. The bit is the same with spi_mem_fread_dio."
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: FDOUT_DUAL
              description: "For SPI0 flash, dout phase apply 2 signals. 1: enable 0: disable. The bit is the same with spi_mem_fread_dio."
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: FADDR_DUAL
              description: "For SPI0 flash, address phase apply 2 signals. 1: enable 0: disable.  The bit is the same with spi_mem_fread_dio."
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: FDIN_QUAD
              description: "For SPI0 flash, din phase apply 4 signals. 1: enable 0: disable.  The bit is the same with spi_mem_fread_qio."
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: FDOUT_QUAD
              description: "For SPI0 flash, dout phase apply 4 signals. 1: enable 0: disable.  The bit is the same with spi_mem_fread_qio."
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: FADDR_QUAD
              description: "For SPI0 flash, address phase apply 4 signals. 1: enable 0: disable.  The bit is the same with spi_mem_fread_qio."
              bitOffset: 8
              bitWidth: 1
              access: read-write
      - register:
          name: FSM
          description: SPI0 FSM status register
          addressOffset: 84
          size: 32
          resetValue: 512
          fields:
            - name: CSPI_ST
              description: "The current status of SPI0 slave FSM: spi0_slv_st. 0: idle state, 1: preparation state, 2: send command state, 3: send address state, 4: wait state, 5: read data state, 6:write data state, 7: done state, 8: read data end state."
              bitOffset: 0
              bitWidth: 4
              access: read-only
            - name: EM_ST
              description: "The current status of SPI0 master FSM: spi0_mst_st. 0: idle state, 1:EM_CACHE_GRANT , 2: program/erase suspend state, 3: SPI0 read data state, 4: wait cache/EDMA sent data is stored in SPI0 TX FIFO, 5: SPI0 write data state."
              bitOffset: 4
              bitWidth: 3
              access: read-only
            - name: CSPI_LOCK_DELAY_TIME
              description: "The lock delay time of SPI0/1 arbiter by spi0_slv_st, after PER is sent by SPI1."
              bitOffset: 7
              bitWidth: 5
              access: read-write
      - register:
          name: TIMING_CALI
          description: SPI0 timing calibration register
          addressOffset: 168
          size: 32
          resetValue: 1
          fields:
            - name: TIMING_CLK_ENA
              description: The bit is used to enable timing adjust clock for all reading operations.
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: TIMING_CALI
              description: The bit is used to enable timing auto-calibration for all reading operations.
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: EXTRA_DUMMY_CYCLELEN
              description: add extra dummy spi clock cycle length for spi clock calibration.
              bitOffset: 2
              bitWidth: 3
              access: read-write
      - register:
          name: DIN_MODE
          description: SPI0 input delay mode control register
          addressOffset: 172
          size: 32
          fields:
            - name: DIN0_MODE
              description: "the input signals are delayed by system clock cycles, 0: input without delayed, 1: input with the posedge of clk_apb,2 input with the negedge of clk_apb,  3: input with the posedge of clk_160, 4 input with the negedge of clk_160, 5: input with the spi_clk high edge,  6: input with the spi_clk low edge"
              bitOffset: 0
              bitWidth: 2
              access: read-write
            - name: DIN1_MODE
              description: "the input signals are delayed by system clock cycles, 0: input without delayed, 1: input with the posedge of clk_apb,2 input with the negedge of clk_apb,  3: input with the posedge of clk_160, 4 input with the negedge of clk_160, 5: input with the spi_clk high edge,  6: input with the spi_clk low edge"
              bitOffset: 2
              bitWidth: 2
              access: read-write
            - name: DIN2_MODE
              description: "the input signals are delayed by system clock cycles, 0: input without delayed, 1: input with the posedge of clk_apb,2 input with the negedge of clk_apb,  3: input with the posedge of clk_160, 4 input with the negedge of clk_160, 5: input with the spi_clk high edge,  6: input with the spi_clk low edge"
              bitOffset: 4
              bitWidth: 2
              access: read-write
            - name: DIN3_MODE
              description: "the input signals are delayed by system clock cycles, 0: input without delayed, 1: input with the posedge of clk_apb,2 input with the negedge of clk_apb,  3: input with the posedge of clk_160, 4 input with the negedge of clk_160, 5: input with the spi_clk high edge,  6: input with the spi_clk low edge"
              bitOffset: 6
              bitWidth: 2
              access: read-write
      - register:
          name: DIN_NUM
          description: SPI0 input delay number control register
          addressOffset: 176
          size: 32
          fields:
            - name: DIN0_NUM
              description: "the input signals are delayed by system clock cycles, 0: delayed by 1 cycle, 1: delayed by 2 cycles,..."
              bitOffset: 0
              bitWidth: 2
              access: read-write
            - name: DIN1_NUM
              description: "the input signals are delayed by system clock cycles, 0: delayed by 1 cycle, 1: delayed by 2 cycles,..."
              bitOffset: 2
              bitWidth: 2
              access: read-write
            - name: DIN2_NUM
              description: "the input signals are delayed by system clock cycles, 0: delayed by 1 cycle, 1: delayed by 2 cycles,..."
              bitOffset: 4
              bitWidth: 2
              access: read-write
            - name: DIN3_NUM
              description: "the input signals are delayed by system clock cycles, 0: delayed by 1 cycle, 1: delayed by 2 cycles,..."
              bitOffset: 6
              bitWidth: 2
              access: read-write
      - register:
          name: DOUT_MODE
          description: SPI0 output delay mode control register
          addressOffset: 180
          size: 32
          fields:
            - name: DOUT0_MODE
              description: "the output signals are delayed by system clock cycles, 0: output without delayed, 1: output with the posedge of clk_apb,2 output with the negedge of clk_apb, 3: output with the posedge of clk_160,4 output with the negedge of clk_160,5: output with the spi_clk high edge ,6: output with the spi_clk low edge"
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: DOUT1_MODE
              description: "the output signals are delayed by system clock cycles, 0: output without delayed, 1: output with the posedge of clk_apb,2 output with the negedge of clk_apb, 3: output with the posedge of clk_160,4 output with the negedge of clk_160,5: output with the spi_clk high edge ,6: output with the spi_clk low edge"
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: DOUT2_MODE
              description: "the output signals are delayed by system clock cycles, 0: output without delayed, 1: output with the posedge of clk_apb,2 output with the negedge of clk_apb, 3: output with the posedge of clk_160,4 output with the negedge of clk_160,5: output with the spi_clk high edge ,6: output with the spi_clk low edge"
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: DOUT3_MODE
              description: "the output signals are delayed by system clock cycles, 0: output without delayed, 1: output with the posedge of clk_apb,2 output with the negedge of clk_apb, 3: output with the posedge of clk_160,4 output with the negedge of clk_160,5: output with the spi_clk high edge ,6: output with the spi_clk low edge"
              bitOffset: 3
              bitWidth: 1
              access: read-write
      - register:
          name: CLOCK_GATE
          description: SPI0 clk_gate register
          addressOffset: 220
          size: 32
          resetValue: 1
          fields:
            - name: CLK_EN
              description: "Register clock gate enable signal. 1: Enable. 0: Disable."
              bitOffset: 0
              bitWidth: 1
              access: read-write
      - register:
          name: CORE_CLK_SEL
          description: SPI0 module clock select register
          addressOffset: 224
          size: 32
          fields:
            - name: SPI01_CLK_SEL
              description: "When the digital system clock selects PLL clock and the frequency of PLL clock is 480MHz, the value of reg_spi01_clk_sel:  0: SPI0/1 module clock (clk) is 80MHz. 1: SPI0/1 module clock (clk) is 120MHz.  2: SPI0/1 module clock (clk) 160MHz. 3: Not used. When the digital system clock selects PLL clock and the frequency of PLL clock is 320MHz, the value of reg_spi01_clk_sel:  0: SPI0/1 module clock (clk) is 80MHz. 1: SPI0/1 module clock (clk) is 80MHz.  2: SPI0/1 module clock (clk) 160MHz. 3: Not used."
              bitOffset: 0
              bitWidth: 2
              access: read-write
      - register:
          name: DATE
          description: Version control register
          addressOffset: 1020
          size: 32
          resetValue: 33583408
          fields:
            - name: DATE
              description: SPI register version.
              bitOffset: 0
              bitWidth: 28
              access: read-write
  - name: SPI1
    description: SPI (Serial Peripheral Interface) Controller 1
    groupName: SPI1
    baseAddress: 1610620928
    addressBlock:
      - offset: 0
        size: 168
        usage: registers
    interrupt:
      - name: SPI1
        value: 18
    registers:
      - register:
          name: CMD
          description: SPI1 memory command register
          addressOffset: 0
          size: 32
          fields:
            - name: SPI1_MST_ST
              description: The current status of SPI1 master FSM.
              bitOffset: 0
              bitWidth: 4
              access: read-only
            - name: MSPI_ST
              description: "The current status of SPI1 slave FSM: mspi_st. 0: idle state, 1: preparation state, 2: send command state, 3: send address state, 4: wait state, 5: read data state, 6:write data state, 7: done state, 8: read data end state."
              bitOffset: 4
              bitWidth: 4
              access: read-only
            - name: FLASH_PE
              description: "In user mode, it is set to indicate that program/erase operation will be triggered. The bit is combined with spi_mem_usr bit. The bit will be cleared once the operation done.1: enable 0: disable."
              bitOffset: 17
              bitWidth: 1
              access: read-write
            - name: USR
              description: "User define command enable.  An operation will be triggered when the bit is set. The bit will be cleared once the operation done.1: enable 0: disable."
              bitOffset: 18
              bitWidth: 1
              access: read-write
            - name: FLASH_HPM
              description: "Drive Flash into high performance mode.  The bit will be cleared once the operation done.1: enable 0: disable."
              bitOffset: 19
              bitWidth: 1
              access: read-write
            - name: FLASH_RES
              description: "This bit combined with reg_resandres bit releases Flash from the power-down state or high performance mode and obtains the devices ID. The bit will be cleared once the operation done.1: enable 0: disable."
              bitOffset: 20
              bitWidth: 1
              access: read-write
            - name: FLASH_DP
              description: "Drive Flash into power down.  An operation will be triggered when the bit is set. The bit will be cleared once the operation done.1: enable 0: disable."
              bitOffset: 21
              bitWidth: 1
              access: read-write
            - name: FLASH_CE
              description: "Chip erase enable. Chip erase operation will be triggered when the bit is set. The bit will be cleared once the operation done.1: enable 0: disable."
              bitOffset: 22
              bitWidth: 1
              access: read-write
            - name: FLASH_BE
              description: "Block erase enable(32KB) .  Block erase operation will be triggered when the bit is set. The bit will be cleared once the operation done.1: enable 0: disable."
              bitOffset: 23
              bitWidth: 1
              access: read-write
            - name: FLASH_SE
              description: "Sector erase enable(4KB). Sector erase operation will be triggered when the bit is set. The bit will be cleared once the operation done.1: enable 0: disable."
              bitOffset: 24
              bitWidth: 1
              access: read-write
            - name: FLASH_PP
              description: "Page program enable(1 byte ~256 bytes data to be programmed). Page program operation  will be triggered when the bit is set. The bit will be cleared once the operation done .1: enable 0: disable."
              bitOffset: 25
              bitWidth: 1
              access: read-write
            - name: FLASH_WRSR
              description: "Write status register enable.   Write status operation  will be triggered when the bit is set. The bit will be cleared once the operation done.1: enable 0: disable."
              bitOffset: 26
              bitWidth: 1
              access: read-write
            - name: FLASH_RDSR
              description: "Read status register-1.  Read status operation will be triggered when the bit is set. The bit will be cleared once the operation done.1: enable 0: disable."
              bitOffset: 27
              bitWidth: 1
              access: read-write
            - name: FLASH_RDID
              description: "Read JEDEC ID . Read ID command will be sent when the bit is set. The bit will be cleared once the operation done. 1: enable 0: disable."
              bitOffset: 28
              bitWidth: 1
              access: read-write
            - name: FLASH_WRDI
              description: "Write flash disable. Write disable command will be sent when the bit is set. The bit will be cleared once the operation done. 1: enable 0: disable."
              bitOffset: 29
              bitWidth: 1
              access: read-write
            - name: FLASH_WREN
              description: "Write flash enable.  Write enable command will be sent when the bit is set. The bit will be cleared once the operation done. 1: enable 0: disable."
              bitOffset: 30
              bitWidth: 1
              access: read-write
            - name: FLASH_READ
              description: "Read flash enable. Read flash operation will be triggered when the bit is set. The bit will be cleared once the operation done. 1: enable 0: disable."
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: ADDR
          description: SPI1 address register
          addressOffset: 4
          size: 32
          fields:
            - name: USR_ADDR_VALUE
              description: "In user mode, it is the memory address. other then the bit0-bit23 is the memory address, the bit24-bit31 are the byte length of a transfer."
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: CTRL
          description: SPI1 control register.
          addressOffset: 8
          size: 32
          resetValue: 2924544
          fields:
            - name: FDUMMY_OUT
              description: In the dummy phase the signal level of spi is output by the spi controller.
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: FCMD_DUAL
              description: "Apply 2 signals during command phase 1:enable 0: disable"
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: FCMD_QUAD
              description: "Apply 4 signals during command phase 1:enable 0: disable"
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: FCS_CRC_EN
              description: "For SPI1,  initialize crc32 module before writing encrypted data to flash. Active low."
              bitOffset: 10
              bitWidth: 1
              access: read-write
            - name: TX_CRC_EN
              description: "For SPI1,  enable crc32 when writing encrypted data to flash. 1: enable 0:disable"
              bitOffset: 11
              bitWidth: 1
              access: read-write
            - name: FASTRD_MODE
              description: "This bit enable the bits: spi_mem_fread_qio, spi_mem_fread_dio, spi_mem_fread_qout and spi_mem_fread_dout. 1: enable 0: disable."
              bitOffset: 13
              bitWidth: 1
              access: read-write
            - name: FREAD_DUAL
              description: "In the read operations, read-data phase apply 2 signals. 1: enable 0: disable."
              bitOffset: 14
              bitWidth: 1
              access: read-write
            - name: RESANDRES
              description: "The Device ID is read out to SPI_MEM_RD_STATUS register,  this bit combine with spi_mem_flash_res bit. 1: enable 0: disable."
              bitOffset: 15
              bitWidth: 1
              access: read-write
            - name: Q_POL
              description: "The bit is used to set MISO line polarity, 1: high 0, low"
              bitOffset: 18
              bitWidth: 1
              access: read-write
            - name: D_POL
              description: "The bit is used to set MOSI line polarity, 1: high 0, low"
              bitOffset: 19
              bitWidth: 1
              access: read-write
            - name: FREAD_QUAD
              description: "In the read operations read-data phase apply 4 signals. 1: enable 0: disable."
              bitOffset: 20
              bitWidth: 1
              access: read-write
            - name: WP
              description: "Write protect signal output when SPI is idle.  1: output high, 0: output low."
              bitOffset: 21
              bitWidth: 1
              access: read-write
            - name: WRSR_2B
              description: "two bytes data will be written to status register when it is set. 1: enable 0: disable."
              bitOffset: 22
              bitWidth: 1
              access: read-write
            - name: FREAD_DIO
              description: "In the read operations address phase and read-data phase apply 2 signals. 1: enable 0: disable."
              bitOffset: 23
              bitWidth: 1
              access: read-write
            - name: FREAD_QIO
              description: "In the read operations address phase and read-data phase apply 4 signals. 1: enable 0: disable."
              bitOffset: 24
              bitWidth: 1
              access: read-write
      - register:
          name: CTRL1
          description: SPI1 control1 register.
          addressOffset: 12
          size: 32
          resetValue: 4092
          fields:
            - name: CLK_MODE
              description: "SPI clock mode bits. 0: SPI clock is off when CS inactive 1: SPI clock is delayed one cycle after CS inactive 2: SPI clock is delayed two cycles after CS inactive 3: SPI clock is alwasy on."
              bitOffset: 0
              bitWidth: 2
              access: read-write
            - name: CS_HOLD_DLY_RES
              description: "After RES/DP/HPM command is sent, SPI1 waits (SPI_MEM_CS_HOLD_DELAY_RES[9:0] * 512) SPI_CLK cycles."
              bitOffset: 2
              bitWidth: 10
              access: read-write
      - register:
          name: CTRL2
          description: SPI1 control2 register.
          addressOffset: 16
          size: 32
          fields:
            - name: SYNC_RESET
              description: The FSM will be reset.
              bitOffset: 31
              bitWidth: 1
              access: write-only
      - register:
          name: CLOCK
          description: SPI1 clock division control register.
          addressOffset: 20
          size: 32
          resetValue: 196867
          fields:
            - name: CLKCNT_L
              description: In the master mode it must be equal to spi_mem_clkcnt_N.
              bitOffset: 0
              bitWidth: 8
              access: read-write
            - name: CLKCNT_H
              description: In the master mode it must be floor((spi_mem_clkcnt_N+1)/2-1).
              bitOffset: 8
              bitWidth: 8
              access: read-write
            - name: CLKCNT_N
              description: In the master mode it is the divider of spi_mem_clk. So spi_mem_clk frequency is system/(spi_mem_clkcnt_N+1)
              bitOffset: 16
              bitWidth: 8
              access: read-write
            - name: CLK_EQU_SYSCLK
              description: reserved
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: USER
          description: SPI1 user register.
          addressOffset: 24
          size: 32
          resetValue: 2147483648
          fields:
            - name: CK_OUT_EDGE
              description: the bit combined with spi_mem_mosi_delay_mode bits to set mosi signal delay mode.
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: FWRITE_DUAL
              description: In the write operations read-data phase apply 2 signals
              bitOffset: 12
              bitWidth: 1
              access: read-write
            - name: FWRITE_QUAD
              description: In the write operations read-data phase apply 4 signals
              bitOffset: 13
              bitWidth: 1
              access: read-write
            - name: FWRITE_DIO
              description: In the write operations address phase and read-data phase apply 2 signals.
              bitOffset: 14
              bitWidth: 1
              access: read-write
            - name: FWRITE_QIO
              description: In the write operations address phase and read-data phase apply 4 signals.
              bitOffset: 15
              bitWidth: 1
              access: read-write
            - name: USR_MISO_HIGHPART
              description: "read-data phase only access to high-part of the buffer spi_mem_w8~spi_mem_w15. 1: enable 0: disable."
              bitOffset: 24
              bitWidth: 1
              access: read-write
            - name: USR_MOSI_HIGHPART
              description: "write-data phase only access to high-part of the buffer spi_mem_w8~spi_mem_w15. 1: enable 0: disable."
              bitOffset: 25
              bitWidth: 1
              access: read-write
            - name: USR_DUMMY_IDLE
              description: SPI clock is disable in dummy phase when the bit is enable.
              bitOffset: 26
              bitWidth: 1
              access: read-write
            - name: USR_MOSI
              description: This bit enable the write-data phase of an operation.
              bitOffset: 27
              bitWidth: 1
              access: read-write
            - name: USR_MISO
              description: This bit enable the read-data phase of an operation.
              bitOffset: 28
              bitWidth: 1
              access: read-write
            - name: USR_DUMMY
              description: This bit enable the dummy phase of an operation.
              bitOffset: 29
              bitWidth: 1
              access: read-write
            - name: USR_ADDR
              description: This bit enable the address phase of an operation.
              bitOffset: 30
              bitWidth: 1
              access: read-write
            - name: USR_COMMAND
              description: This bit enable the command phase of an operation.
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: USER1
          description: SPI1 user1 register.
          addressOffset: 28
          size: 32
          resetValue: 1543503879
          fields:
            - name: USR_DUMMY_CYCLELEN
              description: The length in spi_mem_clk cycles of dummy phase. The register value shall be (cycle_num-1).
              bitOffset: 0
              bitWidth: 6
              access: read-write
            - name: USR_ADDR_BITLEN
              description: The length in bits of address phase. The register value shall be (bit_num-1).
              bitOffset: 26
              bitWidth: 6
              access: read-write
      - register:
          name: USER2
          description: SPI1 user2 register.
          addressOffset: 32
          size: 32
          resetValue: 1879048192
          fields:
            - name: USR_COMMAND_VALUE
              description: The value of  command.
              bitOffset: 0
              bitWidth: 16
              access: read-write
            - name: USR_COMMAND_BITLEN
              description: The length in bits of command phase. The register value shall be (bit_num-1)
              bitOffset: 28
              bitWidth: 4
              access: read-write
      - register:
          name: MOSI_DLEN
          description: SPI1 send data bit length control register.
          addressOffset: 36
          size: 32
          fields:
            - name: USR_MOSI_DBITLEN
              description: The length in bits of write-data. The register value shall be (bit_num-1).
              bitOffset: 0
              bitWidth: 10
              access: read-write
      - register:
          name: MISO_DLEN
          description: SPI1 receive data bit length control register.
          addressOffset: 40
          size: 32
          fields:
            - name: USR_MISO_DBITLEN
              description: The length in bits of  read-data. The register value shall be (bit_num-1).
              bitOffset: 0
              bitWidth: 10
              access: read-write
      - register:
          name: RD_STATUS
          description: SPI1 status register.
          addressOffset: 44
          size: 32
          fields:
            - name: STATUS
              description: The value is stored when set spi_mem_flash_rdsr bit and spi_mem_flash_res bit.
              bitOffset: 0
              bitWidth: 16
              access: read-write
            - name: WB_MODE
              description: Mode bits in the flash fast read mode  it is combined with spi_mem_fastrd_mode bit.
              bitOffset: 16
              bitWidth: 8
              access: read-write
      - register:
          name: MISC
          description: SPI1 misc register
          addressOffset: 52
          size: 32
          resetValue: 2
          fields:
            - name: CS0_DIS
              description: "SPI_CS0 pin enable, 1: disable SPI_CS0, 0: SPI_CS0 pin is active to select SPI device, such as flash, external RAM and so on."
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: CS1_DIS
              description: "SPI_CS1 pin enable, 1: disable SPI_CS1, 0: SPI_CS1 pin is active to select SPI device, such as flash, external RAM and so on."
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: CK_IDLE_EDGE
              description: "1: spi clk line is high when idle     0: spi clk line is low when idle"
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: CS_KEEP_ACTIVE
              description: spi cs line keep low when the bit is set.
              bitOffset: 10
              bitWidth: 1
              access: read-write
      - register:
          name: TX_CRC
          description: SPI1 TX CRC data register.
          addressOffset: 56
          size: 32
          resetValue: 4294967295
          fields:
            - name: DATA
              description: "For SPI1, the value of crc32."
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: CACHE_FCTRL
          description: SPI1 bit mode control register.
          addressOffset: 60
          size: 32
          fields:
            - name: CACHE_USR_ADDR_4BYTE
              description: "For SPI1,  cache  read flash with 4 bytes address, 1: enable, 0:disable."
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: FDIN_DUAL
              description: "For SPI1, din phase apply 2 signals. 1: enable 0: disable. The bit is the same with spi_mem_fread_dio."
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: FDOUT_DUAL
              description: "For SPI1, dout phase apply 2 signals. 1: enable 0: disable. The bit is the same with spi_mem_fread_dio."
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: FADDR_DUAL
              description: "For SPI1, address phase apply 2 signals. 1: enable 0: disable.  The bit is the same with spi_mem_fread_dio."
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: FDIN_QUAD
              description: "For SPI1, din phase apply 4 signals. 1: enable 0: disable.  The bit is the same with spi_mem_fread_qio."
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: FDOUT_QUAD
              description: "For SPI1, dout phase apply 4 signals. 1: enable 0: disable.  The bit is the same with spi_mem_fread_qio."
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: FADDR_QUAD
              description: "For SPI1, address phase apply 4 signals. 1: enable 0: disable.  The bit is the same with spi_mem_fread_qio."
              bitOffset: 8
              bitWidth: 1
              access: read-write
      - register:
          name: W0
          description: SPI1 memory data buffer0
          addressOffset: 88
          size: 32
          fields:
            - name: BUF0
              description: data buffer
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: W1
          description: SPI1 memory data buffer1
          addressOffset: 92
          size: 32
          fields:
            - name: BUF1
              description: data buffer
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: W2
          description: SPI1 memory data buffer2
          addressOffset: 96
          size: 32
          fields:
            - name: BUF2
              description: data buffer
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: W3
          description: SPI1 memory data buffer3
          addressOffset: 100
          size: 32
          fields:
            - name: BUF3
              description: data buffer
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: W4
          description: SPI1 memory data buffer4
          addressOffset: 104
          size: 32
          fields:
            - name: BUF4
              description: data buffer
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: W5
          description: SPI1 memory data buffer5
          addressOffset: 108
          size: 32
          fields:
            - name: BUF5
              description: data buffer
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: W6
          description: SPI1 memory data buffer6
          addressOffset: 112
          size: 32
          fields:
            - name: BUF6
              description: data buffer
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: W7
          description: SPI1 memory data buffer7
          addressOffset: 116
          size: 32
          fields:
            - name: BUF7
              description: data buffer
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: W8
          description: SPI1 memory data buffer8
          addressOffset: 120
          size: 32
          fields:
            - name: BUF8
              description: data buffer
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: W9
          description: SPI1 memory data buffer9
          addressOffset: 124
          size: 32
          fields:
            - name: BUF9
              description: data buffer
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: W10
          description: SPI1 memory data buffer10
          addressOffset: 128
          size: 32
          fields:
            - name: BUF10
              description: data buffer
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: W11
          description: SPI1 memory data buffer11
          addressOffset: 132
          size: 32
          fields:
            - name: BUF11
              description: data buffer
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: W12
          description: SPI1 memory data buffer12
          addressOffset: 136
          size: 32
          fields:
            - name: BUF12
              description: data buffer
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: W13
          description: SPI1 memory data buffer13
          addressOffset: 140
          size: 32
          fields:
            - name: BUF13
              description: data buffer
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: W14
          description: SPI1 memory data buffer14
          addressOffset: 144
          size: 32
          fields:
            - name: BUF14
              description: data buffer
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: W15
          description: SPI1 memory data buffer15
          addressOffset: 148
          size: 32
          fields:
            - name: BUF15
              description: data buffer
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: FLASH_WAITI_CTRL
          description: SPI1 wait idle control register
          addressOffset: 152
          size: 32
          resetValue: 20
          fields:
            - name: WAITI_DUMMY
              description: The dummy phase enable when wait flash idle (RDSR)
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: WAITI_CMD
              description: The command to wait flash idle(RDSR).
              bitOffset: 2
              bitWidth: 8
              access: read-write
            - name: WAITI_DUMMY_CYCLELEN
              description: The dummy cycle length when wait flash idle(RDSR).
              bitOffset: 10
              bitWidth: 6
              access: read-write
      - register:
          name: FLASH_SUS_CTRL
          description: SPI1 flash suspend control register
          addressOffset: 156
          size: 32
          resetValue: 134225920
          fields:
            - name: FLASH_PER
              description: "program erase resume bit, program erase suspend operation will be triggered when the bit is set. The bit will be cleared once the operation done.1: enable 0: disable."
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: FLASH_PES
              description: "program erase suspend bit, program erase suspend operation will be triggered when the bit is set. The bit will be cleared once the operation done.1: enable 0: disable."
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: FLASH_PER_WAIT_EN
              description: "1: SPI1 waits (SPI_MEM_CS_HOLD_DELAY_RES[9:0] * 4 or *128) SPI_CLK cycles after program erase resume command is sent. 0: SPI1 does not wait after program erase resume command is sent."
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: FLASH_PES_WAIT_EN
              description: "1: SPI1 waits (SPI_MEM_CS_HOLD_DELAY_RES[9:0] * 4 or *128) SPI_CLK cycles after program erase suspend command is sent. 0: SPI1 does not wait after program erase suspend command is sent."
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: PES_PER_EN
              description: "Set this bit to enable PES end triggers PER transfer option. If this bit is 0, application should send PER after PES is done."
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: FLASH_PES_EN
              description: Set this bit to enable Auto-suspending function.
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: PESR_END_MSK
              description: "The mask value when check SUS/SUS1/SUS2 status bit. If the read status value is status_in[15:0](only status_in[7:0] is valid when only one byte of data is read out, status_in[15:0] is valid when two bytes of data are read out), SUS/SUS1/SUS2 = status_in[15:0]^ SPI_MEM_PESR_END_MSK[15:0]."
              bitOffset: 6
              bitWidth: 16
              access: read-write
            - name: RD_SUS_2B
              description: "1: Read two bytes when check flash SUS/SUS1/SUS2 status bit. 0:  Read one byte when check flash SUS/SUS1/SUS2 status bit"
              bitOffset: 22
              bitWidth: 1
              access: read-write
            - name: PER_END_EN
              description: "1: Both WIP and SUS/SUS1/SUS2 bits should be checked to insure the resume status of flash. 0: Only need to check WIP is 0."
              bitOffset: 23
              bitWidth: 1
              access: read-write
            - name: PES_END_EN
              description: "1: Both WIP and SUS/SUS1/SUS2 bits should be checked to insure the suspend status of flash. 0: Only need to check WIP is 0."
              bitOffset: 24
              bitWidth: 1
              access: read-write
            - name: SUS_TIMEOUT_CNT
              description: "When SPI1 checks SUS/SUS1/SUS2 bits fail for SPI_MEM_SUS_TIMEOUT_CNT[6:0] times, it will be treated as check pass."
              bitOffset: 25
              bitWidth: 7
              access: read-write
      - register:
          name: FLASH_SUS_CMD
          description: SPI1 flash suspend command register
          addressOffset: 160
          size: 32
          resetValue: 357754
          fields:
            - name: FLASH_PER_COMMAND
              description: Program/Erase resume command.
              bitOffset: 0
              bitWidth: 8
              access: read-write
            - name: FLASH_PES_COMMAND
              description: Program/Erase suspend command.
              bitOffset: 8
              bitWidth: 8
              access: read-write
            - name: WAIT_PESR_COMMAND
              description: Flash SUS/SUS1/SUS2 status bit read command. The command should be sent when SUS/SUS1/SUS2 bit should be checked to insure the suspend or resume status of flash.
              bitOffset: 16
              bitWidth: 16
              access: read-write
      - register:
          name: SUS_STATUS
          description: SPI1 flash suspend status register
          addressOffset: 164
          size: 32
          fields:
            - name: FLASH_SUS
              description: "The status of flash suspend, only used in SPI1."
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: WAIT_PESR_CMD_2B
              description: "1: SPI1 sends out SPI_MEM_WAIT_PESR_COMMAND[15:0] to check SUS/SUS1/SUS2 bit. 0: SPI1 sends out SPI_MEM_WAIT_PESR_COMMAND[7:0] to check SUS/SUS1/SUS2 bit."
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: FLASH_HPM_DLY_128
              description: "1: SPI1 waits (SPI_MEM_CS_HOLD_DELAY_RES[9:0] * 128) SPI_CLK cycles after HPM command is sent. 0: SPI1 waits (SPI_MEM_CS_HOLD_DELAY_RES[9:0] * 4) SPI_CLK cycles after HPM command is sent."
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: FLASH_RES_DLY_128
              description: "1: SPI1 waits (SPI_MEM_CS_HOLD_DELAY_RES[9:0] * 128) SPI_CLK cycles after RES command is sent. 0: SPI1 waits (SPI_MEM_CS_HOLD_DELAY_RES[9:0] * 4) SPI_CLK cycles after RES command is sent."
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: FLASH_DP_DLY_128
              description: "1: SPI1 waits (SPI_MEM_CS_HOLD_DELAY_RES[9:0] * 128) SPI_CLK cycles after DP command is sent. 0: SPI1 waits (SPI_MEM_CS_HOLD_DELAY_RES[9:0] * 4) SPI_CLK cycles after DP command is sent."
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: FLASH_PER_DLY_128
              description: "Valid when SPI_MEM_FLASH_PER_WAIT_EN is 1. 1: SPI1 waits (SPI_MEM_CS_HOLD_DELAY_RES[9:0] * 128) SPI_CLK cycles after PER command is sent. 0: SPI1 waits (SPI_MEM_CS_HOLD_DELAY_RES[9:0] * 4) SPI_CLK cycles after PER command is sent."
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: FLASH_PES_DLY_128
              description: "Valid when SPI_MEM_FLASH_PES_WAIT_EN is 1. 1: SPI1 waits (SPI_MEM_CS_HOLD_DELAY_RES[9:0] * 128) SPI_CLK cycles after PES command is sent. 0: SPI1 waits (SPI_MEM_CS_HOLD_DELAY_RES[9:0] * 4) SPI_CLK cycles after PES command is sent."
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: SPI0_LOCK_EN
              description: "1: Enable SPI0 lock SPI0/1 arbiter option. 0: Disable it."
              bitOffset: 7
              bitWidth: 1
              access: read-write
      - register:
          name: TIMING_CALI
          description: SPI1 timing control register
          addressOffset: 168
          size: 32
          fields:
            - name: TIMING_CALI
              description: The bit is used to enable timing auto-calibration for all reading operations.
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: EXTRA_DUMMY_CYCLELEN
              description: add extra dummy spi clock cycle length for spi clock calibration.
              bitOffset: 2
              bitWidth: 3
              access: read-write
      - register:
          name: INT_ENA
          description: SPI1 interrupt enable register
          addressOffset: 192
          size: 32
          fields:
            - name: PER_END_INT_ENA
              description: The enable bit for SPI_MEM_PER_END_INT interrupt.
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: PES_END_INT_ENA
              description: The enable bit for SPI_MEM_PES_END_INT interrupt.
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: WPE_END_INT_ENA
              description: The enable bit for SPI_MEM_WPE_END_INT interrupt.
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: SLV_ST_END_INT_ENA
              description: The enable bit for SPI_MEM_SLV_ST_END_INT interrupt.
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: MST_ST_END_INT_ENA
              description: The enable bit for SPI_MEM_MST_ST_END_INT interrupt.
              bitOffset: 4
              bitWidth: 1
              access: read-write
      - register:
          name: INT_CLR
          description: SPI1 interrupt clear register
          addressOffset: 196
          size: 32
          fields:
            - name: PER_END_INT_CLR
              description: The clear bit for SPI_MEM_PER_END_INT interrupt.
              bitOffset: 0
              bitWidth: 1
              access: write-only
            - name: PES_END_INT_CLR
              description: The clear bit for SPI_MEM_PES_END_INT interrupt.
              bitOffset: 1
              bitWidth: 1
              access: write-only
            - name: WPE_END_INT_CLR
              description: The clear bit for SPI_MEM_WPE_END_INT interrupt.
              bitOffset: 2
              bitWidth: 1
              access: write-only
            - name: SLV_ST_END_INT_CLR
              description: The clear bit for SPI_MEM_SLV_ST_END_INT interrupt.
              bitOffset: 3
              bitWidth: 1
              access: write-only
            - name: MST_ST_END_INT_CLR
              description: The clear bit for SPI_MEM_MST_ST_END_INT interrupt.
              bitOffset: 4
              bitWidth: 1
              access: write-only
      - register:
          name: INT_RAW
          description: SPI1 interrupt raw register
          addressOffset: 200
          size: 32
          fields:
            - name: PER_END_INT_RAW
              description: "The raw bit for SPI_MEM_PER_END_INT interrupt. 1: Triggered when Auto Resume command (0x7A) is sent and flash is resumed. 0: Others."
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: PES_END_INT_RAW
              description: "The raw bit for SPI_MEM_PES_END_INT interrupt.1: Triggered when Auto Suspend command (0x75) is sent and flash is suspended. 0: Others."
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: WPE_END_INT_RAW
              description: "The raw bit for SPI_MEM_WPE_END_INT interrupt. 1: Triggered when WRSR/PP/SE/BE/CE is sent and flash is already idle. 0: Others."
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: SLV_ST_END_INT_RAW
              description: "The raw bit for SPI_MEM_SLV_ST_END_INT interrupt. 1: Triggered when spi1_slv_st is changed from non idle state to idle state. It means that SPI_CS raises high. 0: Others"
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: MST_ST_END_INT_RAW
              description: "The raw bit for SPI_MEM_MST_ST_END_INT interrupt. 1: Triggered when spi1_mst_st is changed from non idle state to idle state. 0: Others."
              bitOffset: 4
              bitWidth: 1
              access: read-write
      - register:
          name: INT_ST
          description: SPI1 interrupt status register
          addressOffset: 204
          size: 32
          fields:
            - name: PER_END_INT_ST
              description: The status bit for SPI_MEM_PER_END_INT interrupt.
              bitOffset: 0
              bitWidth: 1
              access: read-only
            - name: PES_END_INT_ST
              description: The status bit for SPI_MEM_PES_END_INT interrupt.
              bitOffset: 1
              bitWidth: 1
              access: read-only
            - name: WPE_END_INT_ST
              description: The status bit for SPI_MEM_WPE_END_INT interrupt.
              bitOffset: 2
              bitWidth: 1
              access: read-only
            - name: SLV_ST_END_INT_ST
              description: The status bit for SPI_MEM_SLV_ST_END_INT interrupt.
              bitOffset: 3
              bitWidth: 1
              access: read-only
            - name: MST_ST_END_INT_ST
              description: The status bit for SPI_MEM_MST_ST_END_INT interrupt.
              bitOffset: 4
              bitWidth: 1
              access: read-only
      - register:
          name: CLOCK_GATE
          description: SPI1 clk_gate register
          addressOffset: 220
          size: 32
          resetValue: 1
          fields:
            - name: CLK_EN
              description: "Register clock gate enable signal. 1: Enable. 0: Disable."
              bitOffset: 0
              bitWidth: 1
              access: read-write
      - register:
          name: DATE
          description: Version control register
          addressOffset: 1020
          size: 32
          resetValue: 33583472
          fields:
            - name: DATE
              description: Version control register
              bitOffset: 0
              bitWidth: 28
              access: read-write
  - name: SPI2
    description: SPI (Serial Peripheral Interface) Controller 2
    groupName: SPI2
    baseAddress: 1610760192
    addressBlock:
      - offset: 0
        size: 148
        usage: registers
    interrupt:
      - name: SPI2
        value: 19
    registers:
      - register:
          name: CMD
          description: Command control register
          addressOffset: 0
          size: 32
          fields:
            - name: CONF_BITLEN
              description: Define the APB cycles of  SPI_CONF state. Can be configured in CONF state.
              bitOffset: 0
              bitWidth: 18
              access: read-write
            - name: UPDATE
              description: "Set this bit to synchronize SPI registers from APB clock domain into SPI module clock domain, which is only used in SPI master mode."
              bitOffset: 23
              bitWidth: 1
              access: read-write
            - name: USR
              description: "User define command enable.  An operation will be triggered when the bit is set. The bit will be cleared once the operation done.1: enable 0: disable. Can not be changed by CONF_buf."
              bitOffset: 24
              bitWidth: 1
              access: read-write
      - register:
          name: ADDR
          description: Address value register
          addressOffset: 4
          size: 32
          fields:
            - name: USR_ADDR_VALUE
              description: Address to slave. Can be configured in CONF state.
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: CTRL
          description: SPI control register
          addressOffset: 8
          size: 32
          resetValue: 3932160
          fields:
            - name: DUMMY_OUT
              description: In the dummy phase the signal level of spi is output by the spi controller. Can be configured in CONF state.
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: FADDR_DUAL
              description: "Apply 2 signals during addr phase 1:enable 0: disable. Can be configured in CONF state."
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: FADDR_QUAD
              description: "Apply 4 signals during addr phase 1:enable 0: disable. Can be configured in CONF state."
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: FCMD_DUAL
              description: "Apply 2 signals during command phase 1:enable 0: disable. Can be configured in CONF state."
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: FCMD_QUAD
              description: "Apply 4 signals during command phase 1:enable 0: disable. Can be configured in CONF state."
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: FREAD_DUAL
              description: "In the read operations, read-data phase apply 2 signals. 1: enable 0: disable. Can be configured in CONF state."
              bitOffset: 14
              bitWidth: 1
              access: read-write
            - name: FREAD_QUAD
              description: "In the read operations read-data phase apply 4 signals. 1: enable 0: disable.  Can be configured in CONF state."
              bitOffset: 15
              bitWidth: 1
              access: read-write
            - name: Q_POL
              description: "The bit is used to set MISO line polarity, 1: high 0, low. Can be configured in CONF state."
              bitOffset: 18
              bitWidth: 1
              access: read-write
            - name: D_POL
              description: "The bit is used to set MOSI line polarity, 1: high 0, low. Can be configured in CONF state."
              bitOffset: 19
              bitWidth: 1
              access: read-write
            - name: HOLD_POL
              description: "SPI_HOLD output value when SPI is idle. 1: output high, 0: output low. Can be configured in CONF state."
              bitOffset: 20
              bitWidth: 1
              access: read-write
            - name: WP_POL
              description: "Write protect signal output when SPI is idle.  1: output high, 0: output low.  Can be configured in CONF state."
              bitOffset: 21
              bitWidth: 1
              access: read-write
            - name: RD_BIT_ORDER
              description: "In read-data (MISO) phase 1: LSB first 0: MSB first. Can be configured in CONF state."
              bitOffset: 25
              bitWidth: 1
              access: read-write
            - name: WR_BIT_ORDER
              description: "In command address write-data (MOSI) phases 1: LSB firs 0: MSB first. Can be configured in CONF state."
              bitOffset: 26
              bitWidth: 1
              access: read-write
      - register:
          name: CLOCK
          description: SPI clock control register
          addressOffset: 12
          size: 32
          resetValue: 2147496003
          fields:
            - name: CLKCNT_L
              description: In the master mode it must be equal to spi_clkcnt_N. In the slave mode it must be 0. Can be configured in CONF state.
              bitOffset: 0
              bitWidth: 6
              access: read-write
            - name: CLKCNT_H
              description: In the master mode it must be floor((spi_clkcnt_N+1)/2-1). In the slave mode it must be 0. Can be configured in CONF state.
              bitOffset: 6
              bitWidth: 6
              access: read-write
            - name: CLKCNT_N
              description: In the master mode it is the divider of spi_clk. So spi_clk frequency is system/(spi_clkdiv_pre+1)/(spi_clkcnt_N+1). Can be configured in CONF state.
              bitOffset: 12
              bitWidth: 6
              access: read-write
            - name: CLKDIV_PRE
              description: In the master mode it is pre-divider of spi_clk.  Can be configured in CONF state.
              bitOffset: 18
              bitWidth: 4
              access: read-write
            - name: CLK_EQU_SYSCLK
              description: "In the master mode 1: spi_clk is eqaul to system 0: spi_clk is divided from system clock. Can be configured in CONF state."
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: USER
          description: SPI USER control register
          addressOffset: 16
          size: 32
          resetValue: 2147483840
          fields:
            - name: DOUTDIN
              description: "Set the bit to enable full duplex communication. 1: enable 0: disable. Can be configured in CONF state."
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: QPI_MODE
              description: "Both for master mode and slave mode. 1: spi controller is in QPI mode. 0: others. Can be configured in CONF state."
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: TSCK_I_EDGE
              description: "In the slave mode, this bit can be used to change the polarity of tsck. 0: tsck = spi_ck_i. 1:tsck = !spi_ck_i."
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: CS_HOLD
              description: "spi cs keep low when spi is in  done  phase. 1: enable 0: disable. Can be configured in CONF state."
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: CS_SETUP
              description: "spi cs is enable when spi is in  prepare  phase. 1: enable 0: disable. Can be configured in CONF state."
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: RSCK_I_EDGE
              description: "In the slave mode, this bit can be used to change the polarity of rsck. 0: rsck = !spi_ck_i. 1:rsck = spi_ck_i."
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: CK_OUT_EDGE
              description: the bit combined with spi_mosi_delay_mode bits to set mosi signal delay mode. Can be configured in CONF state.
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: FWRITE_DUAL
              description: In the write operations read-data phase apply 2 signals. Can be configured in CONF state.
              bitOffset: 12
              bitWidth: 1
              access: read-write
            - name: FWRITE_QUAD
              description: In the write operations read-data phase apply 4 signals. Can be configured in CONF state.
              bitOffset: 13
              bitWidth: 1
              access: read-write
            - name: USR_CONF_NXT
              description: "1: Enable the DMA CONF phase of next seg-trans operation, which means seg-trans will continue. 0: The seg-trans will end after the current SPI seg-trans or this is not seg-trans mode. Can be configured in CONF state."
              bitOffset: 15
              bitWidth: 1
              access: read-write
            - name: SIO
              description: "Set the bit to enable 3-line half duplex communication mosi and miso signals share the same pin. 1: enable 0: disable. Can be configured in CONF state."
              bitOffset: 17
              bitWidth: 1
              access: read-write
            - name: USR_MISO_HIGHPART
              description: "read-data phase only access to high-part of the buffer spi_w8~spi_w15. 1: enable 0: disable. Can be configured in CONF state."
              bitOffset: 24
              bitWidth: 1
              access: read-write
            - name: USR_MOSI_HIGHPART
              description: "write-data phase only access to high-part of the buffer spi_w8~spi_w15. 1: enable 0: disable.  Can be configured in CONF state."
              bitOffset: 25
              bitWidth: 1
              access: read-write
            - name: USR_DUMMY_IDLE
              description: spi clock is disable in dummy phase when the bit is enable. Can be configured in CONF state.
              bitOffset: 26
              bitWidth: 1
              access: read-write
            - name: USR_MOSI
              description: This bit enable the write-data phase of an operation. Can be configured in CONF state.
              bitOffset: 27
              bitWidth: 1
              access: read-write
            - name: USR_MISO
              description: This bit enable the read-data phase of an operation. Can be configured in CONF state.
              bitOffset: 28
              bitWidth: 1
              access: read-write
            - name: USR_DUMMY
              description: This bit enable the dummy phase of an operation. Can be configured in CONF state.
              bitOffset: 29
              bitWidth: 1
              access: read-write
            - name: USR_ADDR
              description: This bit enable the address phase of an operation. Can be configured in CONF state.
              bitOffset: 30
              bitWidth: 1
              access: read-write
            - name: USR_COMMAND
              description: This bit enable the command phase of an operation. Can be configured in CONF state.
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: USER1
          description: SPI USER control register 1
          addressOffset: 20
          size: 32
          resetValue: 3091267591
          fields:
            - name: USR_DUMMY_CYCLELEN
              description: The length in spi_clk cycles of dummy phase. The register value shall be (cycle_num-1). Can be configured in CONF state.
              bitOffset: 0
              bitWidth: 8
              access: read-write
            - name: MST_WFULL_ERR_END_EN
              description: "1: SPI transfer is ended when SPI RX AFIFO wfull error is valid in GP-SPI master FD/HD-mode. 0: SPI transfer is not ended when SPI RX AFIFO wfull error is valid in GP-SPI master FD/HD-mode."
              bitOffset: 16
              bitWidth: 1
              access: read-write
            - name: CS_SETUP_TIME
              description: (cycles+1) of prepare phase by spi clock this bits are combined with spi_cs_setup bit. Can be configured in CONF state.
              bitOffset: 17
              bitWidth: 5
              access: read-write
            - name: CS_HOLD_TIME
              description: delay cycles of cs pin by spi clock this bits are combined with spi_cs_hold bit. Can be configured in CONF state.
              bitOffset: 22
              bitWidth: 5
              access: read-write
            - name: USR_ADDR_BITLEN
              description: The length in bits of address phase. The register value shall be (bit_num-1). Can be configured in CONF state.
              bitOffset: 27
              bitWidth: 5
              access: read-write
      - register:
          name: USER2
          description: SPI USER control register 2
          addressOffset: 24
          size: 32
          resetValue: 2013265920
          fields:
            - name: USR_COMMAND_VALUE
              description: The value of  command. Can be configured in CONF state.
              bitOffset: 0
              bitWidth: 16
              access: read-write
            - name: MST_REMPTY_ERR_END_EN
              description: "1: SPI transfer is ended when SPI TX AFIFO read empty error is valid in GP-SPI master FD/HD-mode. 0: SPI transfer is not ended when SPI TX AFIFO read empty error is valid in GP-SPI master FD/HD-mode."
              bitOffset: 27
              bitWidth: 1
              access: read-write
            - name: USR_COMMAND_BITLEN
              description: The length in bits of command phase. The register value shall be (bit_num-1). Can be configured in CONF state.
              bitOffset: 28
              bitWidth: 4
              access: read-write
      - register:
          name: MS_DLEN
          description: SPI data bit length control register
          addressOffset: 28
          size: 32
          fields:
            - name: MS_DATA_BITLEN
              description: The value of these bits is the configured SPI transmission data bit length in master mode DMA controlled transfer or CPU controlled transfer. The value is also the configured bit length in slave mode DMA RX controlled transfer. The register value shall be (bit_num-1). Can be configured in CONF state.
              bitOffset: 0
              bitWidth: 18
              access: read-write
      - register:
          name: MISC
          description: SPI misc register
          addressOffset: 32
          size: 32
          resetValue: 62
          fields:
            - name: CS0_DIS
              description: "SPI CS0 pin enable, 1: disable CS0, 0: spi_cs0 signal is from/to CS0 pin. Can be configured in CONF state."
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: CS1_DIS
              description: "SPI CS1 pin enable, 1: disable CS1, 0: spi_cs1 signal is from/to CS1 pin. Can be configured in CONF state."
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: CS2_DIS
              description: "SPI CS2 pin enable, 1: disable CS2, 0: spi_cs2 signal is from/to CS2 pin. Can be configured in CONF state."
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: CS3_DIS
              description: "SPI CS3 pin enable, 1: disable CS3, 0: spi_cs3 signal is from/to CS3 pin. Can be configured in CONF state."
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: CS4_DIS
              description: "SPI CS4 pin enable, 1: disable CS4, 0: spi_cs4 signal is from/to CS4 pin. Can be configured in CONF state."
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: CS5_DIS
              description: "SPI CS5 pin enable, 1: disable CS5, 0: spi_cs5 signal is from/to CS5 pin. Can be configured in CONF state."
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: CK_DIS
              description: "1: spi clk out disable,  0: spi clk out enable. Can be configured in CONF state."
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: MASTER_CS_POL
              description: "In the master mode the bits are the polarity of spi cs line, the value is equivalent to spi_cs ^ spi_master_cs_pol. Can be configured in CONF state."
              bitOffset: 7
              bitWidth: 6
              access: read-write
            - name: SLAVE_CS_POL
              description: "spi slave input cs polarity select. 1: inv  0: not change. Can be configured in CONF state."
              bitOffset: 23
              bitWidth: 1
              access: read-write
            - name: CK_IDLE_EDGE
              description: "1: spi clk line is high when idle     0: spi clk line is low when idle. Can be configured in CONF state."
              bitOffset: 29
              bitWidth: 1
              access: read-write
            - name: CS_KEEP_ACTIVE
              description: spi cs line keep low when the bit is set. Can be configured in CONF state.
              bitOffset: 30
              bitWidth: 1
              access: read-write
            - name: QUAD_DIN_PIN_SWAP
              description: "1:  spi quad input swap enable  0:  spi quad input swap disable. Can be configured in CONF state."
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: DIN_MODE
          description: SPI input delay mode configuration
          addressOffset: 36
          size: 32
          fields:
            - name: DIN0_MODE
              description: "the input signals are delayed by SPI module clock cycles, 0: input without delayed, 1: input with the posedge of clk_apb,2 input with the negedge of clk_apb, 3: input with the spi_clk. Can be configured in CONF state."
              bitOffset: 0
              bitWidth: 2
              access: read-write
            - name: DIN1_MODE
              description: "the input signals are delayed by SPI module clock cycles, 0: input without delayed, 1: input with the posedge of clk_apb,2 input with the negedge of clk_apb, 3: input with the spi_clk. Can be configured in CONF state."
              bitOffset: 2
              bitWidth: 2
              access: read-write
            - name: DIN2_MODE
              description: "the input signals are delayed by SPI module clock cycles, 0: input without delayed, 1: input with the posedge of clk_apb,2 input with the negedge of clk_apb, 3: input with the spi_clk. Can be configured in CONF state."
              bitOffset: 4
              bitWidth: 2
              access: read-write
            - name: DIN3_MODE
              description: "the input signals are delayed by SPI module clock cycles, 0: input without delayed, 1: input with the posedge of clk_apb,2 input with the negedge of clk_apb, 3: input with the spi_clk. Can be configured in CONF state."
              bitOffset: 6
              bitWidth: 2
              access: read-write
            - name: TIMING_HCLK_ACTIVE
              description: "1:enable hclk in SPI input timing module.  0: disable it. Can be configured in CONF state."
              bitOffset: 16
              bitWidth: 1
              access: read-write
      - register:
          name: DIN_NUM
          description: SPI input delay number configuration
          addressOffset: 40
          size: 32
          fields:
            - name: DIN0_NUM
              description: "the input signals are delayed by SPI module clock cycles, 0: delayed by 1 cycle, 1: delayed by 2 cycles,...  Can be configured in CONF state."
              bitOffset: 0
              bitWidth: 2
              access: read-write
            - name: DIN1_NUM
              description: "the input signals are delayed by SPI module clock cycles, 0: delayed by 1 cycle, 1: delayed by 2 cycles,...  Can be configured in CONF state."
              bitOffset: 2
              bitWidth: 2
              access: read-write
            - name: DIN2_NUM
              description: "the input signals are delayed by SPI module clock cycles, 0: delayed by 1 cycle, 1: delayed by 2 cycles,...  Can be configured in CONF state."
              bitOffset: 4
              bitWidth: 2
              access: read-write
            - name: DIN3_NUM
              description: "the input signals are delayed by SPI module clock cycles, 0: delayed by 1 cycle, 1: delayed by 2 cycles,...  Can be configured in CONF state."
              bitOffset: 6
              bitWidth: 2
              access: read-write
      - register:
          name: DOUT_MODE
          description: SPI output delay mode configuration
          addressOffset: 44
          size: 32
          fields:
            - name: DOUT0_MODE
              description: "The output signal 0 is delayed by the SPI module clock, 0: output without delayed, 1: output delay for a SPI module clock cycle at its negative edge. Can be configured in CONF state."
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: DOUT1_MODE
              description: "The output signal 1 is delayed by the SPI module clock, 0: output without delayed, 1: output delay for a SPI module clock cycle at its negative edge. Can be configured in CONF state."
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: DOUT2_MODE
              description: "The output signal 2 is delayed by the SPI module clock, 0: output without delayed, 1: output delay for a SPI module clock cycle at its negative edge. Can be configured in CONF state."
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: DOUT3_MODE
              description: "The output signal 3 is delayed by the SPI module clock, 0: output without delayed, 1: output delay for a SPI module clock cycle at its negative edge. Can be configured in CONF state."
              bitOffset: 3
              bitWidth: 1
              access: read-write
      - register:
          name: DMA_CONF
          description: SPI DMA control register
          addressOffset: 48
          size: 32
          fields:
            - name: DMA_SLV_SEG_TRANS_EN
              description: "Enable dma segment transfer in spi dma half slave mode. 1: enable. 0: disable."
              bitOffset: 18
              bitWidth: 1
              access: read-write
            - name: SLV_RX_SEG_TRANS_CLR_EN
              description: "1: spi_dma_infifo_full_vld is cleared by spi slave cmd 5. 0: spi_dma_infifo_full_vld is cleared by spi_trans_done."
              bitOffset: 19
              bitWidth: 1
              access: read-write
            - name: SLV_TX_SEG_TRANS_CLR_EN
              description: "1: spi_dma_outfifo_empty_vld is cleared by spi slave cmd 6. 0: spi_dma_outfifo_empty_vld is cleared by spi_trans_done."
              bitOffset: 20
              bitWidth: 1
              access: read-write
            - name: RX_EOF_EN
              description: "1: spi_dma_inlink_eof is set when the number of dma pushed data bytes is equal to the value of spi_slv/mst_dma_rd_bytelen[19:0] in spi dma transition.  0: spi_dma_inlink_eof is set by spi_trans_done in non-seg-trans or spi_dma_seg_trans_done in seg-trans."
              bitOffset: 21
              bitWidth: 1
              access: read-write
            - name: DMA_RX_ENA
              description: Set this bit to enable SPI DMA controlled receive data mode.
              bitOffset: 27
              bitWidth: 1
              access: read-write
            - name: DMA_TX_ENA
              description: Set this bit to enable SPI DMA controlled send data mode.
              bitOffset: 28
              bitWidth: 1
              access: read-write
            - name: RX_AFIFO_RST
              description: "Set this bit to reset RX AFIFO, which is used to receive data in SPI master and slave mode transfer."
              bitOffset: 29
              bitWidth: 1
              access: write-only
            - name: BUF_AFIFO_RST
              description: "Set this bit to reset BUF TX AFIFO, which is used send data out in SPI slave CPU controlled mode transfer and master mode transfer."
              bitOffset: 30
              bitWidth: 1
              access: write-only
            - name: DMA_AFIFO_RST
              description: "Set this bit to reset DMA TX AFIFO, which is used to send data out in SPI slave DMA controlled mode transfer."
              bitOffset: 31
              bitWidth: 1
              access: write-only
      - register:
          name: DMA_INT_ENA
          description: SPI DMA interrupt enable register
          addressOffset: 52
          size: 32
          fields:
            - name: DMA_INFIFO_FULL_ERR_INT_ENA
              description: The enable bit for SPI_DMA_INFIFO_FULL_ERR_INT interrupt.
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: DMA_OUTFIFO_EMPTY_ERR_INT_ENA
              description: The enable bit for SPI_DMA_OUTFIFO_EMPTY_ERR_INT interrupt.
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: SLV_EX_QPI_INT_ENA
              description: The enable bit for SPI slave Ex_QPI interrupt.
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: SLV_EN_QPI_INT_ENA
              description: The enable bit for SPI slave En_QPI interrupt.
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: SLV_CMD7_INT_ENA
              description: The enable bit for SPI slave CMD7 interrupt.
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: SLV_CMD8_INT_ENA
              description: The enable bit for SPI slave CMD8 interrupt.
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: SLV_CMD9_INT_ENA
              description: The enable bit for SPI slave CMD9 interrupt.
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: SLV_CMDA_INT_ENA
              description: The enable bit for SPI slave CMDA interrupt.
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: SLV_RD_DMA_DONE_INT_ENA
              description: The enable bit for SPI_SLV_RD_DMA_DONE_INT interrupt.
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: SLV_WR_DMA_DONE_INT_ENA
              description: The enable bit for SPI_SLV_WR_DMA_DONE_INT interrupt.
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: SLV_RD_BUF_DONE_INT_ENA
              description: The enable bit for SPI_SLV_RD_BUF_DONE_INT interrupt.
              bitOffset: 10
              bitWidth: 1
              access: read-write
            - name: SLV_WR_BUF_DONE_INT_ENA
              description: The enable bit for SPI_SLV_WR_BUF_DONE_INT interrupt.
              bitOffset: 11
              bitWidth: 1
              access: read-write
            - name: TRANS_DONE_INT_ENA
              description: The enable bit for SPI_TRANS_DONE_INT interrupt.
              bitOffset: 12
              bitWidth: 1
              access: read-write
            - name: DMA_SEG_TRANS_DONE_INT_ENA
              description: The enable bit for SPI_DMA_SEG_TRANS_DONE_INT interrupt.
              bitOffset: 13
              bitWidth: 1
              access: read-write
            - name: SEG_MAGIC_ERR_INT_ENA
              description: The enable bit for SPI_SEG_MAGIC_ERR_INT interrupt.
              bitOffset: 14
              bitWidth: 1
              access: read-write
            - name: SLV_BUF_ADDR_ERR_INT_ENA
              description: The enable bit for SPI_SLV_BUF_ADDR_ERR_INT interrupt.
              bitOffset: 15
              bitWidth: 1
              access: read-write
            - name: SLV_CMD_ERR_INT_ENA
              description: The enable bit for SPI_SLV_CMD_ERR_INT interrupt.
              bitOffset: 16
              bitWidth: 1
              access: read-write
            - name: MST_RX_AFIFO_WFULL_ERR_INT_ENA
              description: The enable bit for SPI_MST_RX_AFIFO_WFULL_ERR_INT interrupt.
              bitOffset: 17
              bitWidth: 1
              access: read-write
            - name: MST_TX_AFIFO_REMPTY_ERR_INT_ENA
              description: The enable bit for SPI_MST_TX_AFIFO_REMPTY_ERR_INT interrupt.
              bitOffset: 18
              bitWidth: 1
              access: read-write
            - name: APP2_INT_ENA
              description: The enable bit for SPI_APP2_INT interrupt.
              bitOffset: 19
              bitWidth: 1
              access: read-write
            - name: APP1_INT_ENA
              description: The enable bit for SPI_APP1_INT interrupt.
              bitOffset: 20
              bitWidth: 1
              access: read-write
      - register:
          name: DMA_INT_CLR
          description: SPI DMA interrupt clear register
          addressOffset: 56
          size: 32
          fields:
            - name: DMA_INFIFO_FULL_ERR_INT_CLR
              description: The clear bit for SPI_DMA_INFIFO_FULL_ERR_INT interrupt.
              bitOffset: 0
              bitWidth: 1
              access: write-only
            - name: DMA_OUTFIFO_EMPTY_ERR_INT_CLR
              description: The clear bit for SPI_DMA_OUTFIFO_EMPTY_ERR_INT interrupt.
              bitOffset: 1
              bitWidth: 1
              access: write-only
            - name: SLV_EX_QPI_INT_CLR
              description: The clear bit for SPI slave Ex_QPI interrupt.
              bitOffset: 2
              bitWidth: 1
              access: write-only
            - name: SLV_EN_QPI_INT_CLR
              description: The clear bit for SPI slave En_QPI interrupt.
              bitOffset: 3
              bitWidth: 1
              access: write-only
            - name: SLV_CMD7_INT_CLR
              description: The clear bit for SPI slave CMD7 interrupt.
              bitOffset: 4
              bitWidth: 1
              access: write-only
            - name: SLV_CMD8_INT_CLR
              description: The clear bit for SPI slave CMD8 interrupt.
              bitOffset: 5
              bitWidth: 1
              access: write-only
            - name: SLV_CMD9_INT_CLR
              description: The clear bit for SPI slave CMD9 interrupt.
              bitOffset: 6
              bitWidth: 1
              access: write-only
            - name: SLV_CMDA_INT_CLR
              description: The clear bit for SPI slave CMDA interrupt.
              bitOffset: 7
              bitWidth: 1
              access: write-only
            - name: SLV_RD_DMA_DONE_INT_CLR
              description: The clear bit for SPI_SLV_RD_DMA_DONE_INT interrupt.
              bitOffset: 8
              bitWidth: 1
              access: write-only
            - name: SLV_WR_DMA_DONE_INT_CLR
              description: The clear bit for SPI_SLV_WR_DMA_DONE_INT interrupt.
              bitOffset: 9
              bitWidth: 1
              access: write-only
            - name: SLV_RD_BUF_DONE_INT_CLR
              description: The clear bit for SPI_SLV_RD_BUF_DONE_INT interrupt.
              bitOffset: 10
              bitWidth: 1
              access: write-only
            - name: SLV_WR_BUF_DONE_INT_CLR
              description: The clear bit for SPI_SLV_WR_BUF_DONE_INT interrupt.
              bitOffset: 11
              bitWidth: 1
              access: write-only
            - name: TRANS_DONE_INT_CLR
              description: The clear bit for SPI_TRANS_DONE_INT interrupt.
              bitOffset: 12
              bitWidth: 1
              access: write-only
            - name: DMA_SEG_TRANS_DONE_INT_CLR
              description: The clear bit for SPI_DMA_SEG_TRANS_DONE_INT interrupt.
              bitOffset: 13
              bitWidth: 1
              access: write-only
            - name: SEG_MAGIC_ERR_INT_CLR
              description: The clear bit for SPI_SEG_MAGIC_ERR_INT interrupt.
              bitOffset: 14
              bitWidth: 1
              access: write-only
            - name: SLV_BUF_ADDR_ERR_INT_CLR
              description: The clear bit for SPI_SLV_BUF_ADDR_ERR_INT interrupt.
              bitOffset: 15
              bitWidth: 1
              access: write-only
            - name: SLV_CMD_ERR_INT_CLR
              description: The clear bit for SPI_SLV_CMD_ERR_INT interrupt.
              bitOffset: 16
              bitWidth: 1
              access: write-only
            - name: MST_RX_AFIFO_WFULL_ERR_INT_CLR
              description: The clear bit for SPI_MST_RX_AFIFO_WFULL_ERR_INT interrupt.
              bitOffset: 17
              bitWidth: 1
              access: write-only
            - name: MST_TX_AFIFO_REMPTY_ERR_INT_CLR
              description: The clear bit for SPI_MST_TX_AFIFO_REMPTY_ERR_INT interrupt.
              bitOffset: 18
              bitWidth: 1
              access: write-only
            - name: APP2_INT_CLR
              description: The clear bit for SPI_APP2_INT interrupt.
              bitOffset: 19
              bitWidth: 1
              access: write-only
            - name: APP1_INT_CLR
              description: The clear bit for SPI_APP1_INT interrupt.
              bitOffset: 20
              bitWidth: 1
              access: write-only
      - register:
          name: DMA_INT_RAW
          description: SPI DMA interrupt raw register
          addressOffset: 60
          size: 32
          fields:
            - name: DMA_INFIFO_FULL_ERR_INT_RAW
              description: "1: The current data rate of DMA Rx is smaller than that of SPI, which will lose the receive data.  0: Others."
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: DMA_OUTFIFO_EMPTY_ERR_INT_RAW
              description: "1: The current data rate of DMA TX is smaller than that of SPI. SPI will stop in master mode and send out all 0 in slave mode.  0: Others."
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: SLV_EX_QPI_INT_RAW
              description: "The raw bit for SPI slave Ex_QPI interrupt. 1: SPI slave mode Ex_QPI transmission is ended. 0: Others."
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: SLV_EN_QPI_INT_RAW
              description: "The raw bit for SPI slave En_QPI interrupt. 1: SPI slave mode En_QPI transmission is ended. 0: Others."
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: SLV_CMD7_INT_RAW
              description: "The raw bit for SPI slave CMD7 interrupt. 1: SPI slave mode CMD7 transmission is ended. 0: Others."
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: SLV_CMD8_INT_RAW
              description: "The raw bit for SPI slave CMD8 interrupt. 1: SPI slave mode CMD8 transmission is ended. 0: Others."
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: SLV_CMD9_INT_RAW
              description: "The raw bit for SPI slave CMD9 interrupt. 1: SPI slave mode CMD9 transmission is ended. 0: Others."
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: SLV_CMDA_INT_RAW
              description: "The raw bit for SPI slave CMDA interrupt. 1: SPI slave mode CMDA transmission is ended. 0: Others."
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: SLV_RD_DMA_DONE_INT_RAW
              description: "The raw bit for SPI_SLV_RD_DMA_DONE_INT interrupt. 1: SPI slave mode Rd_DMA transmission is ended. 0: Others."
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: SLV_WR_DMA_DONE_INT_RAW
              description: "The raw bit for SPI_SLV_WR_DMA_DONE_INT interrupt. 1: SPI slave mode Wr_DMA transmission is ended. 0: Others."
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: SLV_RD_BUF_DONE_INT_RAW
              description: "The raw bit for SPI_SLV_RD_BUF_DONE_INT interrupt. 1: SPI slave mode Rd_BUF transmission is ended. 0: Others."
              bitOffset: 10
              bitWidth: 1
              access: read-write
            - name: SLV_WR_BUF_DONE_INT_RAW
              description: "The raw bit for SPI_SLV_WR_BUF_DONE_INT interrupt. 1: SPI slave mode Wr_BUF transmission is ended. 0: Others."
              bitOffset: 11
              bitWidth: 1
              access: read-write
            - name: TRANS_DONE_INT_RAW
              description: "The raw bit for SPI_TRANS_DONE_INT interrupt. 1: SPI master mode transmission is ended. 0: others."
              bitOffset: 12
              bitWidth: 1
              access: read-write
            - name: DMA_SEG_TRANS_DONE_INT_RAW
              description: "The raw bit for SPI_DMA_SEG_TRANS_DONE_INT interrupt. 1:  spi master DMA full-duplex/half-duplex seg-conf-trans ends or slave half-duplex seg-trans ends. And data has been pushed to corresponding memory.  0:  seg-conf-trans or seg-trans is not ended or not occurred."
              bitOffset: 13
              bitWidth: 1
              access: read-write
            - name: SEG_MAGIC_ERR_INT_RAW
              description: "The raw bit for SPI_SEG_MAGIC_ERR_INT interrupt. 1: The magic value in CONF buffer is error in the DMA seg-conf-trans. 0: others."
              bitOffset: 14
              bitWidth: 1
              access: read-write
            - name: SLV_BUF_ADDR_ERR_INT_RAW
              description: "The raw bit for SPI_SLV_BUF_ADDR_ERR_INT interrupt. 1: The accessing data address of the current SPI slave mode CPU controlled FD, Wr_BUF or Rd_BUF transmission is bigger than 63. 0: Others."
              bitOffset: 15
              bitWidth: 1
              access: read-write
            - name: SLV_CMD_ERR_INT_RAW
              description: "The raw bit for SPI_SLV_CMD_ERR_INT interrupt. 1: The slave command value in the current SPI slave HD mode transmission is not supported. 0: Others."
              bitOffset: 16
              bitWidth: 1
              access: read-write
            - name: MST_RX_AFIFO_WFULL_ERR_INT_RAW
              description: "The raw bit for SPI_MST_RX_AFIFO_WFULL_ERR_INT interrupt. 1: There is a RX AFIFO write-full error when SPI inputs data in master mode. 0: Others."
              bitOffset: 17
              bitWidth: 1
              access: read-write
            - name: MST_TX_AFIFO_REMPTY_ERR_INT_RAW
              description: "The raw bit for SPI_MST_TX_AFIFO_REMPTY_ERR_INT interrupt. 1: There is a TX BUF AFIFO read-empty error when SPI outputs data in master mode. 0: Others."
              bitOffset: 18
              bitWidth: 1
              access: read-write
            - name: APP2_INT_RAW
              description: The raw bit for SPI_APP2_INT interrupt. The value is only controlled by application.
              bitOffset: 19
              bitWidth: 1
              access: read-write
            - name: APP1_INT_RAW
              description: The raw bit for SPI_APP1_INT interrupt. The value is only controlled by application.
              bitOffset: 20
              bitWidth: 1
              access: read-write
      - register:
          name: DMA_INT_ST
          description: SPI DMA interrupt status register
          addressOffset: 64
          size: 32
          fields:
            - name: DMA_INFIFO_FULL_ERR_INT_ST
              description: The status bit for SPI_DMA_INFIFO_FULL_ERR_INT interrupt.
              bitOffset: 0
              bitWidth: 1
              access: read-only
            - name: DMA_OUTFIFO_EMPTY_ERR_INT_ST
              description: The status bit for SPI_DMA_OUTFIFO_EMPTY_ERR_INT interrupt.
              bitOffset: 1
              bitWidth: 1
              access: read-only
            - name: SLV_EX_QPI_INT_ST
              description: The status bit for SPI slave Ex_QPI interrupt.
              bitOffset: 2
              bitWidth: 1
              access: read-only
            - name: SLV_EN_QPI_INT_ST
              description: The status bit for SPI slave En_QPI interrupt.
              bitOffset: 3
              bitWidth: 1
              access: read-only
            - name: SLV_CMD7_INT_ST
              description: The status bit for SPI slave CMD7 interrupt.
              bitOffset: 4
              bitWidth: 1
              access: read-only
            - name: SLV_CMD8_INT_ST
              description: The status bit for SPI slave CMD8 interrupt.
              bitOffset: 5
              bitWidth: 1
              access: read-only
            - name: SLV_CMD9_INT_ST
              description: The status bit for SPI slave CMD9 interrupt.
              bitOffset: 6
              bitWidth: 1
              access: read-only
            - name: SLV_CMDA_INT_ST
              description: The status bit for SPI slave CMDA interrupt.
              bitOffset: 7
              bitWidth: 1
              access: read-only
            - name: SLV_RD_DMA_DONE_INT_ST
              description: The status bit for SPI_SLV_RD_DMA_DONE_INT interrupt.
              bitOffset: 8
              bitWidth: 1
              access: read-only
            - name: SLV_WR_DMA_DONE_INT_ST
              description: The status bit for SPI_SLV_WR_DMA_DONE_INT interrupt.
              bitOffset: 9
              bitWidth: 1
              access: read-only
            - name: SLV_RD_BUF_DONE_INT_ST
              description: The status bit for SPI_SLV_RD_BUF_DONE_INT interrupt.
              bitOffset: 10
              bitWidth: 1
              access: read-only
            - name: SLV_WR_BUF_DONE_INT_ST
              description: The status bit for SPI_SLV_WR_BUF_DONE_INT interrupt.
              bitOffset: 11
              bitWidth: 1
              access: read-only
            - name: TRANS_DONE_INT_ST
              description: The status bit for SPI_TRANS_DONE_INT interrupt.
              bitOffset: 12
              bitWidth: 1
              access: read-only
            - name: DMA_SEG_TRANS_DONE_INT_ST
              description: The status bit for SPI_DMA_SEG_TRANS_DONE_INT interrupt.
              bitOffset: 13
              bitWidth: 1
              access: read-only
            - name: SEG_MAGIC_ERR_INT_ST
              description: The status bit for SPI_SEG_MAGIC_ERR_INT interrupt.
              bitOffset: 14
              bitWidth: 1
              access: read-only
            - name: SLV_BUF_ADDR_ERR_INT_ST
              description: The status bit for SPI_SLV_BUF_ADDR_ERR_INT interrupt.
              bitOffset: 15
              bitWidth: 1
              access: read-only
            - name: SLV_CMD_ERR_INT_ST
              description: The status bit for SPI_SLV_CMD_ERR_INT interrupt.
              bitOffset: 16
              bitWidth: 1
              access: read-only
            - name: MST_RX_AFIFO_WFULL_ERR_INT_ST
              description: The status bit for SPI_MST_RX_AFIFO_WFULL_ERR_INT interrupt.
              bitOffset: 17
              bitWidth: 1
              access: read-only
            - name: MST_TX_AFIFO_REMPTY_ERR_INT_ST
              description: The status bit for SPI_MST_TX_AFIFO_REMPTY_ERR_INT interrupt.
              bitOffset: 18
              bitWidth: 1
              access: read-only
            - name: APP2_INT_ST
              description: The status bit for SPI_APP2_INT interrupt.
              bitOffset: 19
              bitWidth: 1
              access: read-only
            - name: APP1_INT_ST
              description: The status bit for SPI_APP1_INT interrupt.
              bitOffset: 20
              bitWidth: 1
              access: read-only
      - register:
          name: W0
          description: SPI CPU-controlled buffer0
          addressOffset: 152
          size: 32
          fields:
            - name: BUF0
              description: data buffer
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: W1
          description: SPI CPU-controlled buffer1
          addressOffset: 156
          size: 32
          fields:
            - name: BUF1
              description: data buffer
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: W2
          description: SPI CPU-controlled buffer2
          addressOffset: 160
          size: 32
          fields:
            - name: BUF2
              description: data buffer
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: W3
          description: SPI CPU-controlled buffer3
          addressOffset: 164
          size: 32
          fields:
            - name: BUF3
              description: data buffer
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: W4
          description: SPI CPU-controlled buffer4
          addressOffset: 168
          size: 32
          fields:
            - name: BUF4
              description: data buffer
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: W5
          description: SPI CPU-controlled buffer5
          addressOffset: 172
          size: 32
          fields:
            - name: BUF5
              description: data buffer
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: W6
          description: SPI CPU-controlled buffer6
          addressOffset: 176
          size: 32
          fields:
            - name: BUF6
              description: data buffer
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: W7
          description: SPI CPU-controlled buffer7
          addressOffset: 180
          size: 32
          fields:
            - name: BUF7
              description: data buffer
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: W8
          description: SPI CPU-controlled buffer8
          addressOffset: 184
          size: 32
          fields:
            - name: BUF8
              description: data buffer
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: W9
          description: SPI CPU-controlled buffer9
          addressOffset: 188
          size: 32
          fields:
            - name: BUF9
              description: data buffer
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: W10
          description: SPI CPU-controlled buffer10
          addressOffset: 192
          size: 32
          fields:
            - name: BUF10
              description: data buffer
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: W11
          description: SPI CPU-controlled buffer11
          addressOffset: 196
          size: 32
          fields:
            - name: BUF11
              description: data buffer
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: W12
          description: SPI CPU-controlled buffer12
          addressOffset: 200
          size: 32
          fields:
            - name: BUF12
              description: data buffer
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: W13
          description: SPI CPU-controlled buffer13
          addressOffset: 204
          size: 32
          fields:
            - name: BUF13
              description: data buffer
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: W14
          description: SPI CPU-controlled buffer14
          addressOffset: 208
          size: 32
          fields:
            - name: BUF14
              description: data buffer
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: W15
          description: SPI CPU-controlled buffer15
          addressOffset: 212
          size: 32
          fields:
            - name: BUF15
              description: data buffer
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: SLAVE
          description: SPI slave control register
          addressOffset: 224
          size: 32
          resetValue: 41943040
          fields:
            - name: CLK_MODE
              description: "SPI clock mode bits. 0: SPI clock is off when CS inactive 1: SPI clock is delayed one cycle after CS inactive 2: SPI clock is delayed two cycles after CS inactive 3: SPI clock is alwasy on. Can be configured in CONF state."
              bitOffset: 0
              bitWidth: 2
              access: read-write
            - name: CLK_MODE_13
              description: "{CPOL, CPHA},1: support spi clk mode 1 and 3, first edge output data B[0]/B[7].  0: support spi clk mode 0 and 2, first edge output data B[1]/B[6]."
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: RSCK_DATA_OUT
              description: "It saves half a cycle when tsck is the same as rsck. 1: output data at rsck posedge   0: output data at tsck posedge"
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: SLV_RDDMA_BITLEN_EN
              description: "1: SPI_SLV_DATA_BITLEN stores data bit length of master-read-slave data length in DMA controlled mode(Rd_DMA). 0: others"
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: SLV_WRDMA_BITLEN_EN
              description: "1: SPI_SLV_DATA_BITLEN stores data bit length of master-write-to-slave data length in DMA controlled mode(Wr_DMA). 0: others"
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: SLV_RDBUF_BITLEN_EN
              description: "1: SPI_SLV_DATA_BITLEN stores data bit length of master-read-slave data length in CPU controlled mode(Rd_BUF). 0: others"
              bitOffset: 10
              bitWidth: 1
              access: read-write
            - name: SLV_WRBUF_BITLEN_EN
              description: "1: SPI_SLV_DATA_BITLEN stores data bit length of master-write-to-slave data length in CPU controlled mode(Wr_BUF). 0: others"
              bitOffset: 11
              bitWidth: 1
              access: read-write
            - name: DMA_SEG_MAGIC_VALUE
              description: The magic value of BM table in master DMA seg-trans.
              bitOffset: 22
              bitWidth: 4
              access: read-write
            - name: MODE
              description: "Set SPI work mode. 1: slave mode 0: master mode."
              bitOffset: 26
              bitWidth: 1
              access: read-write
            - name: SOFT_RESET
              description: "Software reset enable, reset the spi clock line cs line and data lines. Can be configured in CONF state."
              bitOffset: 27
              bitWidth: 1
              access: write-only
            - name: USR_CONF
              description: "1: Enable the DMA CONF phase of current seg-trans operation, which means seg-trans will start. 0: This is not seg-trans mode."
              bitOffset: 28
              bitWidth: 1
              access: read-write
      - register:
          name: SLAVE1
          description: SPI slave control register 1
          addressOffset: 228
          size: 32
          fields:
            - name: SLV_DATA_BITLEN
              description: The transferred data bit length in SPI slave FD and HD mode.
              bitOffset: 0
              bitWidth: 18
              access: read-write
            - name: SLV_LAST_COMMAND
              description: In the slave mode it is the value of command.
              bitOffset: 18
              bitWidth: 8
              access: read-write
            - name: SLV_LAST_ADDR
              description: In the slave mode it is the value of address.
              bitOffset: 26
              bitWidth: 6
              access: read-write
      - register:
          name: CLK_GATE
          description: SPI module clock and register clock control
          addressOffset: 232
          size: 32
          fields:
            - name: CLK_EN
              description: Set this bit to enable clk gate
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: MST_CLK_ACTIVE
              description: Set this bit to power on the SPI module clock.
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: MST_CLK_SEL
              description: "This bit is used to select SPI module clock source in master mode. 1: PLL_CLK_80M. 0: XTAL CLK."
              bitOffset: 2
              bitWidth: 1
              access: read-write
      - register:
          name: DATE
          description: Version control
          addressOffset: 240
          size: 32
          resetValue: 33583648
          fields:
            - name: DATE
              description: SPI register version.
              bitOffset: 0
              bitWidth: 28
              access: read-write
  - name: SYSTEM
    description: System Configuration Registers
    groupName: SYSTEM
    baseAddress: 1611399168
    addressBlock:
      - offset: 0
        size: 160
        usage: registers
    registers:
      - register:
          name: CPU_PERI_CLK_EN
          description: cpu_peripheral clock gating register
          addressOffset: 0
          size: 32
          fields:
            - name: CLK_EN_ASSIST_DEBUG
              description: reg_clk_en_assist_debug
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: CLK_EN_DEDICATED_GPIO
              description: reg_clk_en_dedicated_gpio
              bitOffset: 7
              bitWidth: 1
              access: read-write
      - register:
          name: CPU_PERI_RST_EN
          description: cpu_peripheral reset register
          addressOffset: 4
          size: 32
          resetValue: 192
          fields:
            - name: RST_EN_ASSIST_DEBUG
              description: reg_rst_en_assist_debug
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: RST_EN_DEDICATED_GPIO
              description: reg_rst_en_dedicated_gpio
              bitOffset: 7
              bitWidth: 1
              access: read-write
      - register:
          name: CPU_PER_CONF
          description: cpu clock config register
          addressOffset: 8
          size: 32
          resetValue: 12
          fields:
            - name: CPUPERIOD_SEL
              description: reg_cpuperiod_sel
              bitOffset: 0
              bitWidth: 2
              access: read-write
            - name: PLL_FREQ_SEL
              description: reg_pll_freq_sel
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: CPU_WAIT_MODE_FORCE_ON
              description: reg_cpu_wait_mode_force_on
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: CPU_WAITI_DELAY_NUM
              description: reg_cpu_waiti_delay_num
              bitOffset: 4
              bitWidth: 4
              access: read-write
      - register:
          name: MEM_PD_MASK
          description: memory power down mask register
          addressOffset: 12
          size: 32
          resetValue: 1
          fields:
            - name: LSLP_MEM_PD_MASK
              description: reg_lslp_mem_pd_mask
              bitOffset: 0
              bitWidth: 1
              access: read-write
      - register:
          name: PERIP_CLK_EN0
          description: peripheral clock gating register
          addressOffset: 16
          size: 32
          resetValue: 4190232687
          fields:
            - name: TIMERS_CLK_EN
              description: reg_timers_clk_en
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: SPI01_CLK_EN
              description: reg_spi01_clk_en
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: UART_CLK_EN
              description: reg_uart_clk_en
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: WDG_CLK_EN
              description: reg_wdg_clk_en
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: I2S0_CLK_EN
              description: reg_i2s0_clk_en
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: UART1_CLK_EN
              description: reg_uart1_clk_en
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: SPI2_CLK_EN
              description: reg_spi2_clk_en
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: I2C_EXT0_CLK_EN
              description: reg_ext0_clk_en
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: UHCI0_CLK_EN
              description: reg_uhci0_clk_en
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: RMT_CLK_EN
              description: reg_rmt_clk_en
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: PCNT_CLK_EN
              description: reg_pcnt_clk_en
              bitOffset: 10
              bitWidth: 1
              access: read-write
            - name: LEDC_CLK_EN
              description: reg_ledc_clk_en
              bitOffset: 11
              bitWidth: 1
              access: read-write
            - name: UHCI1_CLK_EN
              description: reg_uhci1_clk_en
              bitOffset: 12
              bitWidth: 1
              access: read-write
            - name: TIMERGROUP_CLK_EN
              description: reg_timergroup_clk_en
              bitOffset: 13
              bitWidth: 1
              access: read-write
            - name: EFUSE_CLK_EN
              description: reg_efuse_clk_en
              bitOffset: 14
              bitWidth: 1
              access: read-write
            - name: TIMERGROUP1_CLK_EN
              description: reg_timergroup1_clk_en
              bitOffset: 15
              bitWidth: 1
              access: read-write
            - name: SPI3_CLK_EN
              description: reg_spi3_clk_en
              bitOffset: 16
              bitWidth: 1
              access: read-write
            - name: PWM0_CLK_EN
              description: reg_pwm0_clk_en
              bitOffset: 17
              bitWidth: 1
              access: read-write
            - name: EXT1_CLK_EN
              description: reg_ext1_clk_en
              bitOffset: 18
              bitWidth: 1
              access: read-write
            - name: TWAI_CLK_EN
              description: reg_can_clk_en
              bitOffset: 19
              bitWidth: 1
              access: read-write
            - name: PWM1_CLK_EN
              description: reg_pwm1_clk_en
              bitOffset: 20
              bitWidth: 1
              access: read-write
            - name: I2S1_CLK_EN
              description: reg_i2s1_clk_en
              bitOffset: 21
              bitWidth: 1
              access: read-write
            - name: SPI2_DMA_CLK_EN
              description: reg_spi2_dma_clk_en
              bitOffset: 22
              bitWidth: 1
              access: read-write
            - name: USB_DEVICE_CLK_EN
              description: reg_usb_device_clk_en
              bitOffset: 23
              bitWidth: 1
              access: read-write
            - name: UART_MEM_CLK_EN
              description: reg_uart_mem_clk_en
              bitOffset: 24
              bitWidth: 1
              access: read-write
            - name: PWM2_CLK_EN
              description: reg_pwm2_clk_en
              bitOffset: 25
              bitWidth: 1
              access: read-write
            - name: PWM3_CLK_EN
              description: reg_pwm3_clk_en
              bitOffset: 26
              bitWidth: 1
              access: read-write
            - name: SPI3_DMA_CLK_EN
              description: reg_spi3_dma_clk_en
              bitOffset: 27
              bitWidth: 1
              access: read-write
            - name: APB_SARADC_CLK_EN
              description: reg_apb_saradc_clk_en
              bitOffset: 28
              bitWidth: 1
              access: read-write
            - name: SYSTIMER_CLK_EN
              description: reg_systimer_clk_en
              bitOffset: 29
              bitWidth: 1
              access: read-write
            - name: ADC2_ARB_CLK_EN
              description: reg_adc2_arb_clk_en
              bitOffset: 30
              bitWidth: 1
              access: read-write
            - name: SPI4_CLK_EN
              description: reg_spi4_clk_en
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: PERIP_CLK_EN1
          description: peripheral clock gating register
          addressOffset: 20
          size: 32
          resetValue: 512
          fields:
            - name: CRYPTO_AES_CLK_EN
              description: reg_crypto_aes_clk_en
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: CRYPTO_SHA_CLK_EN
              description: reg_crypto_sha_clk_en
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: CRYPTO_RSA_CLK_EN
              description: reg_crypto_rsa_clk_en
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: CRYPTO_DS_CLK_EN
              description: reg_crypto_ds_clk_en
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: CRYPTO_HMAC_CLK_EN
              description: reg_crypto_hmac_clk_en
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: DMA_CLK_EN
              description: reg_dma_clk_en
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: SDIO_HOST_CLK_EN
              description: reg_sdio_host_clk_en
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: LCD_CAM_CLK_EN
              description: reg_lcd_cam_clk_en
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: UART2_CLK_EN
              description: reg_uart2_clk_en
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: TSENS_CLK_EN
              description: reg_tsens_clk_en
              bitOffset: 10
              bitWidth: 1
              access: read-write
      - register:
          name: PERIP_RST_EN0
          description: reserved
          addressOffset: 24
          size: 32
          fields:
            - name: TIMERS_RST
              description: reg_timers_rst
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: SPI01_RST
              description: reg_spi01_rst
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: UART_RST
              description: reg_uart_rst
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: WDG_RST
              description: reg_wdg_rst
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: I2S0_RST
              description: reg_i2s0_rst
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: UART1_RST
              description: reg_uart1_rst
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: SPI2_RST
              description: reg_spi2_rst
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: I2C_EXT0_RST
              description: reg_ext0_rst
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: UHCI0_RST
              description: reg_uhci0_rst
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: RMT_RST
              description: reg_rmt_rst
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: PCNT_RST
              description: reg_pcnt_rst
              bitOffset: 10
              bitWidth: 1
              access: read-write
            - name: LEDC_RST
              description: reg_ledc_rst
              bitOffset: 11
              bitWidth: 1
              access: read-write
            - name: UHCI1_RST
              description: reg_uhci1_rst
              bitOffset: 12
              bitWidth: 1
              access: read-write
            - name: TIMERGROUP_RST
              description: reg_timergroup_rst
              bitOffset: 13
              bitWidth: 1
              access: read-write
            - name: EFUSE_RST
              description: reg_efuse_rst
              bitOffset: 14
              bitWidth: 1
              access: read-write
            - name: TIMERGROUP1_RST
              description: reg_timergroup1_rst
              bitOffset: 15
              bitWidth: 1
              access: read-write
            - name: SPI3_RST
              description: reg_spi3_rst
              bitOffset: 16
              bitWidth: 1
              access: read-write
            - name: PWM0_RST
              description: reg_pwm0_rst
              bitOffset: 17
              bitWidth: 1
              access: read-write
            - name: EXT1_RST
              description: reg_ext1_rst
              bitOffset: 18
              bitWidth: 1
              access: read-write
            - name: TWAI_RST
              description: reg_can_rst
              bitOffset: 19
              bitWidth: 1
              access: read-write
            - name: PWM1_RST
              description: reg_pwm1_rst
              bitOffset: 20
              bitWidth: 1
              access: read-write
            - name: I2S1_RST
              description: reg_i2s1_rst
              bitOffset: 21
              bitWidth: 1
              access: read-write
            - name: SPI2_DMA_RST
              description: reg_spi2_dma_rst
              bitOffset: 22
              bitWidth: 1
              access: read-write
            - name: USB_DEVICE_RST
              description: reg_usb_device_rst
              bitOffset: 23
              bitWidth: 1
              access: read-write
            - name: UART_MEM_RST
              description: reg_uart_mem_rst
              bitOffset: 24
              bitWidth: 1
              access: read-write
            - name: PWM2_RST
              description: reg_pwm2_rst
              bitOffset: 25
              bitWidth: 1
              access: read-write
            - name: PWM3_RST
              description: reg_pwm3_rst
              bitOffset: 26
              bitWidth: 1
              access: read-write
            - name: SPI3_DMA_RST
              description: reg_spi3_dma_rst
              bitOffset: 27
              bitWidth: 1
              access: read-write
            - name: APB_SARADC_RST
              description: reg_apb_saradc_rst
              bitOffset: 28
              bitWidth: 1
              access: read-write
            - name: SYSTIMER_RST
              description: reg_systimer_rst
              bitOffset: 29
              bitWidth: 1
              access: read-write
            - name: ADC2_ARB_RST
              description: reg_adc2_arb_rst
              bitOffset: 30
              bitWidth: 1
              access: read-write
            - name: SPI4_RST
              description: reg_spi4_rst
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: PERIP_RST_EN1
          description: peripheral reset register
          addressOffset: 28
          size: 32
          resetValue: 510
          fields:
            - name: CRYPTO_AES_RST
              description: reg_crypto_aes_rst
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: CRYPTO_SHA_RST
              description: reg_crypto_sha_rst
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: CRYPTO_RSA_RST
              description: reg_crypto_rsa_rst
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: CRYPTO_DS_RST
              description: reg_crypto_ds_rst
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: CRYPTO_HMAC_RST
              description: reg_crypto_hmac_rst
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: DMA_RST
              description: reg_dma_rst
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: SDIO_HOST_RST
              description: reg_sdio_host_rst
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: LCD_CAM_RST
              description: reg_lcd_cam_rst
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: UART2_RST
              description: reg_uart2_rst
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: TSENS_RST
              description: reg_tsens_rst
              bitOffset: 10
              bitWidth: 1
              access: read-write
      - register:
          name: BT_LPCK_DIV_INT
          description: clock config register
          addressOffset: 32
          size: 32
          resetValue: 255
          fields:
            - name: BT_LPCK_DIV_NUM
              description: reg_bt_lpck_div_num
              bitOffset: 0
              bitWidth: 12
              access: read-write
      - register:
          name: BT_LPCK_DIV_FRAC
          description: clock config register
          addressOffset: 36
          size: 32
          resetValue: 33558529
          fields:
            - name: BT_LPCK_DIV_B
              description: reg_bt_lpck_div_b
              bitOffset: 0
              bitWidth: 12
              access: read-write
            - name: BT_LPCK_DIV_A
              description: reg_bt_lpck_div_a
              bitOffset: 12
              bitWidth: 12
              access: read-write
            - name: LPCLK_SEL_RTC_SLOW
              description: reg_lpclk_sel_rtc_slow
              bitOffset: 24
              bitWidth: 1
              access: read-write
            - name: LPCLK_SEL_8M
              description: reg_lpclk_sel_8m
              bitOffset: 25
              bitWidth: 1
              access: read-write
            - name: LPCLK_SEL_XTAL
              description: reg_lpclk_sel_xtal
              bitOffset: 26
              bitWidth: 1
              access: read-write
            - name: LPCLK_SEL_XTAL32K
              description: reg_lpclk_sel_xtal32k
              bitOffset: 27
              bitWidth: 1
              access: read-write
            - name: LPCLK_RTC_EN
              description: reg_lpclk_rtc_en
              bitOffset: 28
              bitWidth: 1
              access: read-write
      - register:
          name: CPU_INTR_FROM_CPU_0
          description: interrupt generate register
          addressOffset: 40
          size: 32
          fields:
            - name: CPU_INTR_FROM_CPU_0
              description: reg_cpu_intr_from_cpu_0
              bitOffset: 0
              bitWidth: 1
              access: read-write
      - register:
          name: CPU_INTR_FROM_CPU_1
          description: interrupt generate register
          addressOffset: 44
          size: 32
          fields:
            - name: CPU_INTR_FROM_CPU_1
              description: reg_cpu_intr_from_cpu_1
              bitOffset: 0
              bitWidth: 1
              access: read-write
      - register:
          name: CPU_INTR_FROM_CPU_2
          description: interrupt generate register
          addressOffset: 48
          size: 32
          fields:
            - name: CPU_INTR_FROM_CPU_2
              description: reg_cpu_intr_from_cpu_2
              bitOffset: 0
              bitWidth: 1
              access: read-write
      - register:
          name: CPU_INTR_FROM_CPU_3
          description: interrupt generate register
          addressOffset: 52
          size: 32
          fields:
            - name: CPU_INTR_FROM_CPU_3
              description: reg_cpu_intr_from_cpu_3
              bitOffset: 0
              bitWidth: 1
              access: read-write
      - register:
          name: RSA_PD_CTRL
          description: rsa memory power control register
          addressOffset: 56
          size: 32
          resetValue: 1
          fields:
            - name: RSA_MEM_PD
              description: reg_rsa_mem_pd
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: RSA_MEM_FORCE_PU
              description: reg_rsa_mem_force_pu
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: RSA_MEM_FORCE_PD
              description: reg_rsa_mem_force_pd
              bitOffset: 2
              bitWidth: 1
              access: read-write
      - register:
          name: EDMA_CTRL
          description: EDMA clock and reset register
          addressOffset: 60
          size: 32
          resetValue: 1
          fields:
            - name: EDMA_CLK_ON
              description: reg_edma_clk_on
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: EDMA_RESET
              description: reg_edma_reset
              bitOffset: 1
              bitWidth: 1
              access: read-write
      - register:
          name: CACHE_CONTROL
          description: cache control register
          addressOffset: 64
          size: 32
          resetValue: 5
          fields:
            - name: ICACHE_CLK_ON
              description: reg_icache_clk_on
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: ICACHE_RESET
              description: reg_icache_reset
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: DCACHE_CLK_ON
              description: reg_dcache_clk_on
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: DCACHE_RESET
              description: reg_dcache_reset
              bitOffset: 3
              bitWidth: 1
              access: read-write
      - register:
          name: EXTERNAL_DEVICE_ENCRYPT_DECRYPT_CONTROL
          description: SYSTEM_EXTERNAL_DEVICE_ENCRYPT_DECRYPT_CONTROL_REG
          addressOffset: 68
          size: 32
          fields:
            - name: ENABLE_SPI_MANUAL_ENCRYPT
              description: reg_enable_spi_manual_encrypt
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: ENABLE_DOWNLOAD_DB_ENCRYPT
              description: reg_enable_download_db_encrypt
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: ENABLE_DOWNLOAD_G0CB_DECRYPT
              description: reg_enable_download_g0cb_decrypt
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: ENABLE_DOWNLOAD_MANUAL_ENCRYPT
              description: reg_enable_download_manual_encrypt
              bitOffset: 3
              bitWidth: 1
              access: read-write
      - register:
          name: RTC_FASTMEM_CONFIG
          description: fast memory config register
          addressOffset: 72
          size: 32
          resetValue: 2146435072
          fields:
            - name: RTC_MEM_CRC_START
              description: reg_rtc_mem_crc_start
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: RTC_MEM_CRC_ADDR
              description: reg_rtc_mem_crc_addr
              bitOffset: 9
              bitWidth: 11
              access: read-write
            - name: RTC_MEM_CRC_LEN
              description: reg_rtc_mem_crc_len
              bitOffset: 20
              bitWidth: 11
              access: read-write
            - name: RTC_MEM_CRC_FINISH
              description: reg_rtc_mem_crc_finish
              bitOffset: 31
              bitWidth: 1
              access: read-only
      - register:
          name: RTC_FASTMEM_CRC
          description: reserved
          addressOffset: 76
          size: 32
          fields:
            - name: RTC_MEM_CRC_RES
              description: reg_rtc_mem_crc_res
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: REDUNDANT_ECO_CTRL
          description: eco register
          addressOffset: 80
          size: 32
          fields:
            - name: REDUNDANT_ECO_DRIVE
              description: reg_redundant_eco_drive
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: REDUNDANT_ECO_RESULT
              description: reg_redundant_eco_result
              bitOffset: 1
              bitWidth: 1
              access: read-only
      - register:
          name: CLOCK_GATE
          description: clock gating register
          addressOffset: 84
          size: 32
          resetValue: 1
          fields:
            - name: CLK_EN
              description: reg_clk_en
              bitOffset: 0
              bitWidth: 1
              access: read-write
      - register:
          name: SYSCLK_CONF
          description: system clock config register
          addressOffset: 88
          size: 32
          resetValue: 1
          fields:
            - name: PRE_DIV_CNT
              description: reg_pre_div_cnt
              bitOffset: 0
              bitWidth: 10
              access: read-write
            - name: SOC_CLK_SEL
              description: reg_soc_clk_sel
              bitOffset: 10
              bitWidth: 2
              access: read-write
            - name: CLK_XTAL_FREQ
              description: reg_clk_xtal_freq
              bitOffset: 12
              bitWidth: 7
              access: read-only
            - name: CLK_DIV_EN
              description: reg_clk_div_en
              bitOffset: 19
              bitWidth: 1
              access: read-only
      - register:
          name: MEM_PVT
          description: mem pvt register
          addressOffset: 92
          size: 32
          resetValue: 3
          fields:
            - name: MEM_PATH_LEN
              description: reg_mem_path_len
              bitOffset: 0
              bitWidth: 4
              access: read-write
            - name: MEM_ERR_CNT_CLR
              description: reg_mem_err_cnt_clr
              bitOffset: 4
              bitWidth: 1
              access: write-only
            - name: MONITOR_EN
              description: reg_mem_pvt_monitor_en
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: MEM_TIMING_ERR_CNT
              description: reg_mem_timing_err_cnt
              bitOffset: 6
              bitWidth: 16
              access: read-only
            - name: MEM_VT_SEL
              description: reg_mem_vt_sel
              bitOffset: 22
              bitWidth: 2
              access: read-write
      - register:
          name: COMB_PVT_LVT_CONF
          description: mem pvt register
          addressOffset: 96
          size: 32
          resetValue: 3
          fields:
            - name: COMB_PATH_LEN_LVT
              description: reg_comb_path_len_lvt
              bitOffset: 0
              bitWidth: 5
              access: read-write
            - name: COMB_ERR_CNT_CLR_LVT
              description: reg_comb_err_cnt_clr_lvt
              bitOffset: 5
              bitWidth: 1
              access: write-only
            - name: COMB_PVT_MONITOR_EN_LVT
              description: reg_comb_pvt_monitor_en_lvt
              bitOffset: 6
              bitWidth: 1
              access: read-write
      - register:
          name: COMB_PVT_NVT_CONF
          description: mem pvt register
          addressOffset: 100
          size: 32
          resetValue: 3
          fields:
            - name: COMB_PATH_LEN_NVT
              description: reg_comb_path_len_nvt
              bitOffset: 0
              bitWidth: 5
              access: read-write
            - name: COMB_ERR_CNT_CLR_NVT
              description: reg_comb_err_cnt_clr_nvt
              bitOffset: 5
              bitWidth: 1
              access: write-only
            - name: COMB_PVT_MONITOR_EN_NVT
              description: reg_comb_pvt_monitor_en_nvt
              bitOffset: 6
              bitWidth: 1
              access: read-write
      - register:
          name: COMB_PVT_HVT_CONF
          description: mem pvt register
          addressOffset: 104
          size: 32
          resetValue: 3
          fields:
            - name: COMB_PATH_LEN_HVT
              description: reg_comb_path_len_hvt
              bitOffset: 0
              bitWidth: 5
              access: read-write
            - name: COMB_ERR_CNT_CLR_HVT
              description: reg_comb_err_cnt_clr_hvt
              bitOffset: 5
              bitWidth: 1
              access: write-only
            - name: COMB_PVT_MONITOR_EN_HVT
              description: reg_comb_pvt_monitor_en_hvt
              bitOffset: 6
              bitWidth: 1
              access: read-write
      - register:
          name: COMB_PVT_ERR_LVT_SITE0
          description: mem pvt register
          addressOffset: 108
          size: 32
          fields:
            - name: COMB_TIMING_ERR_CNT_LVT_SITE0
              description: reg_comb_timing_err_cnt_lvt_site0
              bitOffset: 0
              bitWidth: 16
              access: read-only
      - register:
          name: COMB_PVT_ERR_NVT_SITE0
          description: mem pvt register
          addressOffset: 112
          size: 32
          fields:
            - name: COMB_TIMING_ERR_CNT_NVT_SITE0
              description: reg_comb_timing_err_cnt_nvt_site0
              bitOffset: 0
              bitWidth: 16
              access: read-only
      - register:
          name: COMB_PVT_ERR_HVT_SITE0
          description: mem pvt register
          addressOffset: 116
          size: 32
          fields:
            - name: COMB_TIMING_ERR_CNT_HVT_SITE0
              description: reg_comb_timing_err_cnt_hvt_site0
              bitOffset: 0
              bitWidth: 16
              access: read-only
      - register:
          name: COMB_PVT_ERR_LVT_SITE1
          description: mem pvt register
          addressOffset: 120
          size: 32
          fields:
            - name: COMB_TIMING_ERR_CNT_LVT_SITE1
              description: reg_comb_timing_err_cnt_lvt_site1
              bitOffset: 0
              bitWidth: 16
              access: read-only
      - register:
          name: COMB_PVT_ERR_NVT_SITE1
          description: mem pvt register
          addressOffset: 124
          size: 32
          fields:
            - name: COMB_TIMING_ERR_CNT_NVT_SITE1
              description: reg_comb_timing_err_cnt_nvt_site1
              bitOffset: 0
              bitWidth: 16
              access: read-only
      - register:
          name: COMB_PVT_ERR_HVT_SITE1
          description: mem pvt register
          addressOffset: 128
          size: 32
          fields:
            - name: COMB_TIMING_ERR_CNT_HVT_SITE1
              description: reg_comb_timing_err_cnt_hvt_site1
              bitOffset: 0
              bitWidth: 16
              access: read-only
      - register:
          name: COMB_PVT_ERR_LVT_SITE2
          description: mem pvt register
          addressOffset: 132
          size: 32
          fields:
            - name: COMB_TIMING_ERR_CNT_LVT_SITE2
              description: reg_comb_timing_err_cnt_lvt_site2
              bitOffset: 0
              bitWidth: 16
              access: read-only
      - register:
          name: COMB_PVT_ERR_NVT_SITE2
          description: mem pvt register
          addressOffset: 136
          size: 32
          fields:
            - name: COMB_TIMING_ERR_CNT_NVT_SITE2
              description: reg_comb_timing_err_cnt_nvt_site2
              bitOffset: 0
              bitWidth: 16
              access: read-only
      - register:
          name: COMB_PVT_ERR_HVT_SITE2
          description: mem pvt register
          addressOffset: 140
          size: 32
          fields:
            - name: COMB_TIMING_ERR_CNT_HVT_SITE2
              description: reg_comb_timing_err_cnt_hvt_site2
              bitOffset: 0
              bitWidth: 16
              access: read-only
      - register:
          name: COMB_PVT_ERR_LVT_SITE3
          description: mem pvt register
          addressOffset: 144
          size: 32
          fields:
            - name: COMB_TIMING_ERR_CNT_LVT_SITE3
              description: reg_comb_timing_err_cnt_lvt_site3
              bitOffset: 0
              bitWidth: 16
              access: read-only
      - register:
          name: COMB_PVT_ERR_NVT_SITE3
          description: mem pvt register
          addressOffset: 148
          size: 32
          fields:
            - name: COMB_TIMING_ERR_CNT_NVT_SITE3
              description: reg_comb_timing_err_cnt_nvt_site3
              bitOffset: 0
              bitWidth: 16
              access: read-only
      - register:
          name: COMB_PVT_ERR_HVT_SITE3
          description: mem pvt register
          addressOffset: 152
          size: 32
          fields:
            - name: COMB_TIMING_ERR_CNT_HVT_SITE3
              description: reg_comb_timing_err_cnt_hvt_site3
              bitOffset: 0
              bitWidth: 16
              access: read-only
      - register:
          name: SYSTEM_REG_DATE
          description: Version register
          addressOffset: 4092
          size: 32
          resetValue: 33583440
          fields:
            - name: SYSTEM_REG_DATE
              description: reg_system_reg_date
              bitOffset: 0
              bitWidth: 28
              access: read-write
  - name: SYSTIMER
    description: System Timer
    groupName: SYSTIMER
    baseAddress: 1610756096
    addressBlock:
      - offset: 0
        size: 120
        usage: registers
    interrupt:
      - name: SYSTIMER_TARGET0
        value: 37
      - name: SYSTIMER_TARGET1
        value: 38
      - name: SYSTIMER_TARGET2
        value: 39
    registers:
      - register:
          name: CONF
          description: SYSTIMER_CONF.
          addressOffset: 0
          size: 32
          resetValue: 1174405120
          fields:
            - name: SYSTIMER_CLK_FO
              description: systimer clock force on
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: TARGET2_WORK_EN
              description: target2 work enable
              bitOffset: 22
              bitWidth: 1
              access: read-write
            - name: TARGET1_WORK_EN
              description: target1 work enable
              bitOffset: 23
              bitWidth: 1
              access: read-write
            - name: TARGET0_WORK_EN
              description: target0 work enable
              bitOffset: 24
              bitWidth: 1
              access: read-write
            - name: TIMER_UNIT1_CORE1_STALL_EN
              description: If timer unit1 is stalled when core1 stalled
              bitOffset: 25
              bitWidth: 1
              access: read-write
            - name: TIMER_UNIT1_CORE0_STALL_EN
              description: If timer unit1 is stalled when core0 stalled
              bitOffset: 26
              bitWidth: 1
              access: read-write
            - name: TIMER_UNIT0_CORE1_STALL_EN
              description: If timer unit0 is stalled when core1 stalled
              bitOffset: 27
              bitWidth: 1
              access: read-write
            - name: TIMER_UNIT0_CORE0_STALL_EN
              description: If timer unit0 is stalled when core0 stalled
              bitOffset: 28
              bitWidth: 1
              access: read-write
            - name: TIMER_UNIT1_WORK_EN
              description: timer unit1 work enable
              bitOffset: 29
              bitWidth: 1
              access: read-write
            - name: TIMER_UNIT0_WORK_EN
              description: timer unit0 work enable
              bitOffset: 30
              bitWidth: 1
              access: read-write
            - name: CLK_EN
              description: register file clk gating
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: UNIT0_OP
          description: SYSTIMER_UNIT0_OP.
          addressOffset: 4
          size: 32
          fields:
            - name: TIMER_UNIT0_VALUE_VALID
              description: reg_timer_unit0_value_valid
              bitOffset: 29
              bitWidth: 1
              access: read-only
            - name: TIMER_UNIT0_UPDATE
              description: update timer_unit0
              bitOffset: 30
              bitWidth: 1
              access: write-only
      - register:
          name: UNIT1_OP
          description: SYSTIMER_UNIT1_OP.
          addressOffset: 8
          size: 32
          fields:
            - name: TIMER_UNIT1_VALUE_VALID
              description: timer value is sync and valid
              bitOffset: 29
              bitWidth: 1
              access: read-only
            - name: TIMER_UNIT1_UPDATE
              description: update timer unit1
              bitOffset: 30
              bitWidth: 1
              access: write-only
      - register:
          name: UNIT0_LOAD_HI
          description: SYSTIMER_UNIT0_LOAD_HI.
          addressOffset: 12
          size: 32
          fields:
            - name: TIMER_UNIT0_LOAD_HI
              description: timer unit0 load high 32 bit
              bitOffset: 0
              bitWidth: 20
              access: read-write
      - register:
          name: UNIT0_LOAD_LO
          description: SYSTIMER_UNIT0_LOAD_LO.
          addressOffset: 16
          size: 32
          fields:
            - name: TIMER_UNIT0_LOAD_LO
              description: timer unit0 load low 32 bit
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: UNIT1_LOAD_HI
          description: SYSTIMER_UNIT1_LOAD_HI.
          addressOffset: 20
          size: 32
          fields:
            - name: TIMER_UNIT1_LOAD_HI
              description: timer unit1 load high 32 bit
              bitOffset: 0
              bitWidth: 20
              access: read-write
      - register:
          name: UNIT1_LOAD_LO
          description: SYSTIMER_UNIT1_LOAD_LO.
          addressOffset: 24
          size: 32
          fields:
            - name: TIMER_UNIT1_LOAD_LO
              description: timer unit1 load low 32 bit
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: TARGET0_HI
          description: SYSTIMER_TARGET0_HI.
          addressOffset: 28
          size: 32
          fields:
            - name: TIMER_TARGET0_HI
              description: timer taget0 high 32 bit
              bitOffset: 0
              bitWidth: 20
              access: read-write
      - register:
          name: TARGET0_LO
          description: SYSTIMER_TARGET0_LO.
          addressOffset: 32
          size: 32
          fields:
            - name: TIMER_TARGET0_LO
              description: timer taget0 low 32 bit
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: TARGET1_HI
          description: SYSTIMER_TARGET1_HI.
          addressOffset: 36
          size: 32
          fields:
            - name: TIMER_TARGET1_HI
              description: timer taget1 high 32 bit
              bitOffset: 0
              bitWidth: 20
              access: read-write
      - register:
          name: TARGET1_LO
          description: SYSTIMER_TARGET1_LO.
          addressOffset: 40
          size: 32
          fields:
            - name: TIMER_TARGET1_LO
              description: timer taget1 low 32 bit
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: TARGET2_HI
          description: SYSTIMER_TARGET2_HI.
          addressOffset: 44
          size: 32
          fields:
            - name: TIMER_TARGET2_HI
              description: timer taget2 high 32 bit
              bitOffset: 0
              bitWidth: 20
              access: read-write
      - register:
          name: TARGET2_LO
          description: SYSTIMER_TARGET2_LO.
          addressOffset: 48
          size: 32
          fields:
            - name: TIMER_TARGET2_LO
              description: timer taget2 low 32 bit
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: TARGET0_CONF
          description: SYSTIMER_TARGET0_CONF.
          addressOffset: 52
          size: 32
          fields:
            - name: TARGET0_PERIOD
              description: target0 period
              bitOffset: 0
              bitWidth: 26
              access: read-write
            - name: TARGET0_PERIOD_MODE
              description: Set target0 to period mode
              bitOffset: 30
              bitWidth: 1
              access: read-write
            - name: TARGET0_TIMER_UNIT_SEL
              description: select which unit to compare
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: TARGET1_CONF
          description: SYSTIMER_TARGET1_CONF.
          addressOffset: 56
          size: 32
          fields:
            - name: TARGET1_PERIOD
              description: target1 period
              bitOffset: 0
              bitWidth: 26
              access: read-write
            - name: TARGET1_PERIOD_MODE
              description: Set target1 to period mode
              bitOffset: 30
              bitWidth: 1
              access: read-write
            - name: TARGET1_TIMER_UNIT_SEL
              description: select which unit to compare
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: TARGET2_CONF
          description: SYSTIMER_TARGET2_CONF.
          addressOffset: 60
          size: 32
          fields:
            - name: TARGET2_PERIOD
              description: target2 period
              bitOffset: 0
              bitWidth: 26
              access: read-write
            - name: TARGET2_PERIOD_MODE
              description: Set target2 to period mode
              bitOffset: 30
              bitWidth: 1
              access: read-write
            - name: TARGET2_TIMER_UNIT_SEL
              description: select which unit to compare
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: UNIT0_VALUE_HI
          description: SYSTIMER_UNIT0_VALUE_HI.
          addressOffset: 64
          size: 32
          fields:
            - name: TIMER_UNIT0_VALUE_HI
              description: timer read value high 32bit
              bitOffset: 0
              bitWidth: 20
              access: read-only
      - register:
          name: UNIT0_VALUE_LO
          description: SYSTIMER_UNIT0_VALUE_LO.
          addressOffset: 68
          size: 32
          fields:
            - name: TIMER_UNIT0_VALUE_LO
              description: timer read value low 32bit
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: UNIT1_VALUE_HI
          description: SYSTIMER_UNIT1_VALUE_HI.
          addressOffset: 72
          size: 32
          fields:
            - name: TIMER_UNIT1_VALUE_HI
              description: timer read value high 32bit
              bitOffset: 0
              bitWidth: 20
              access: read-only
      - register:
          name: UNIT1_VALUE_LO
          description: SYSTIMER_UNIT1_VALUE_LO.
          addressOffset: 76
          size: 32
          fields:
            - name: TIMER_UNIT1_VALUE_LO
              description: timer read value low 32bit
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: COMP0_LOAD
          description: SYSTIMER_COMP0_LOAD.
          addressOffset: 80
          size: 32
          fields:
            - name: TIMER_COMP0_LOAD
              description: timer comp0 load value
              bitOffset: 0
              bitWidth: 1
              access: write-only
      - register:
          name: COMP1_LOAD
          description: SYSTIMER_COMP1_LOAD.
          addressOffset: 84
          size: 32
          fields:
            - name: TIMER_COMP1_LOAD
              description: timer comp1 load value
              bitOffset: 0
              bitWidth: 1
              access: write-only
      - register:
          name: COMP2_LOAD
          description: SYSTIMER_COMP2_LOAD.
          addressOffset: 88
          size: 32
          fields:
            - name: TIMER_COMP2_LOAD
              description: timer comp2 load value
              bitOffset: 0
              bitWidth: 1
              access: write-only
      - register:
          name: UNIT0_LOAD
          description: SYSTIMER_UNIT0_LOAD.
          addressOffset: 92
          size: 32
          fields:
            - name: TIMER_UNIT0_LOAD
              description: timer unit0 load value
              bitOffset: 0
              bitWidth: 1
              access: write-only
      - register:
          name: UNIT1_LOAD
          description: SYSTIMER_UNIT1_LOAD.
          addressOffset: 96
          size: 32
          fields:
            - name: TIMER_UNIT1_LOAD
              description: timer unit1 load value
              bitOffset: 0
              bitWidth: 1
              access: write-only
      - register:
          name: INT_ENA
          description: SYSTIMER_INT_ENA.
          addressOffset: 100
          size: 32
          fields:
            - name: TARGET0_INT_ENA
              description: interupt0 enable
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: TARGET1_INT_ENA
              description: interupt1 enable
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: TARGET2_INT_ENA
              description: interupt2 enable
              bitOffset: 2
              bitWidth: 1
              access: read-write
      - register:
          name: INT_RAW
          description: SYSTIMER_INT_RAW.
          addressOffset: 104
          size: 32
          fields:
            - name: TARGET0_INT_RAW
              description: interupt0 raw
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: TARGET1_INT_RAW
              description: interupt1 raw
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: TARGET2_INT_RAW
              description: interupt2 raw
              bitOffset: 2
              bitWidth: 1
              access: read-write
      - register:
          name: INT_CLR
          description: SYSTIMER_INT_CLR.
          addressOffset: 108
          size: 32
          fields:
            - name: TARGET0_INT_CLR
              description: interupt0 clear
              bitOffset: 0
              bitWidth: 1
              access: write-only
            - name: TARGET1_INT_CLR
              description: interupt1 clear
              bitOffset: 1
              bitWidth: 1
              access: write-only
            - name: TARGET2_INT_CLR
              description: interupt2 clear
              bitOffset: 2
              bitWidth: 1
              access: write-only
      - register:
          name: INT_ST
          description: SYSTIMER_INT_ST.
          addressOffset: 112
          size: 32
          fields:
            - name: TARGET0_INT_ST
              description: reg_target0_int_st
              bitOffset: 0
              bitWidth: 1
              access: read-only
            - name: TARGET1_INT_ST
              description: reg_target1_int_st
              bitOffset: 1
              bitWidth: 1
              access: read-only
            - name: TARGET2_INT_ST
              description: reg_target2_int_st
              bitOffset: 2
              bitWidth: 1
              access: read-only
      - register:
          name: DATE
          description: SYSTIMER_DATE.
          addressOffset: 252
          size: 32
          resetValue: 33579377
          fields:
            - name: DATE
              description: reg_date
              bitOffset: 0
              bitWidth: 32
              access: read-write
  - name: TIMG0
    description: Timer Group 0
    groupName: TIMG
    baseAddress: 1610739712
    addressBlock:
      - offset: 0
        size: 104
        usage: registers
    interrupt:
      - name: TG0_T0_LEVEL
        value: 32
      - name: TG0_WDT_LEVEL
        value: 33
    registers:
      - register:
          name: T0CONFIG
          description: TIMG_T0CONFIG_REG.
          addressOffset: 0
          size: 32
          resetValue: 1610620928
          fields:
            - name: USE_XTAL
              description: reg_t0_use_xtal.
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: ALARM_EN
              description: reg_t0_alarm_en.
              bitOffset: 10
              bitWidth: 1
              access: read-write
            - name: DIVCNT_RST
              description: reg_t0_divcnt_rst.
              bitOffset: 12
              bitWidth: 1
              access: write-only
            - name: DIVIDER
              description: reg_t0_divider.
              bitOffset: 13
              bitWidth: 16
              access: read-write
            - name: AUTORELOAD
              description: reg_t0_autoreload.
              bitOffset: 29
              bitWidth: 1
              access: read-write
            - name: INCREASE
              description: reg_t0_increase.
              bitOffset: 30
              bitWidth: 1
              access: read-write
            - name: EN
              description: reg_t0_en.
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: T0LO
          description: TIMG_T0LO_REG.
          addressOffset: 4
          size: 32
          fields:
            - name: LO
              description: t0_lo
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: T0HI
          description: TIMG_T0HI_REG.
          addressOffset: 8
          size: 32
          fields:
            - name: HI
              description: t0_hi
              bitOffset: 0
              bitWidth: 22
              access: read-only
      - register:
          name: T0UPDATE
          description: TIMG_T0UPDATE_REG.
          addressOffset: 12
          size: 32
          fields:
            - name: UPDATE
              description: t0_update
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: T0ALARMLO
          description: TIMG_T0ALARMLO_REG.
          addressOffset: 16
          size: 32
          fields:
            - name: ALARM_LO
              description: reg_t0_alarm_lo.
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: T0ALARMHI
          description: TIMG_T0ALARMHI_REG.
          addressOffset: 20
          size: 32
          fields:
            - name: ALARM_HI
              description: reg_t0_alarm_hi.
              bitOffset: 0
              bitWidth: 22
              access: read-write
      - register:
          name: T0LOADLO
          description: TIMG_T0LOADLO_REG.
          addressOffset: 24
          size: 32
          fields:
            - name: LOAD_LO
              description: reg_t0_load_lo.
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: T0LOADHI
          description: TIMG_T0LOADHI_REG.
          addressOffset: 28
          size: 32
          fields:
            - name: LOAD_HI
              description: reg_t0_load_hi.
              bitOffset: 0
              bitWidth: 22
              access: read-write
      - register:
          name: T0LOAD
          description: TIMG_T0LOAD_REG.
          addressOffset: 32
          size: 32
          fields:
            - name: LOAD
              description: t0_load
              bitOffset: 0
              bitWidth: 32
              access: write-only
      - register:
          name: WDTCONFIG0
          description: TIMG_WDTCONFIG0_REG.
          addressOffset: 72
          size: 32
          resetValue: 311296
          fields:
            - name: WDT_APPCPU_RESET_EN
              description: reg_wdt_appcpu_reset_en.
              bitOffset: 12
              bitWidth: 1
              access: read-write
            - name: WDT_PROCPU_RESET_EN
              description: reg_wdt_procpu_reset_en.
              bitOffset: 13
              bitWidth: 1
              access: read-write
            - name: WDT_FLASHBOOT_MOD_EN
              description: reg_wdt_flashboot_mod_en.
              bitOffset: 14
              bitWidth: 1
              access: read-write
            - name: WDT_SYS_RESET_LENGTH
              description: reg_wdt_sys_reset_length.
              bitOffset: 15
              bitWidth: 3
              access: read-write
            - name: WDT_CPU_RESET_LENGTH
              description: reg_wdt_cpu_reset_length.
              bitOffset: 18
              bitWidth: 3
              access: read-write
            - name: WDT_USE_XTAL
              description: reg_wdt_use_xtal.
              bitOffset: 21
              bitWidth: 1
              access: read-write
            - name: WDT_CONF_UPDATE_EN
              description: reg_wdt_conf_update_en.
              bitOffset: 22
              bitWidth: 1
              access: write-only
            - name: WDT_STG3
              description: reg_wdt_stg3.
              bitOffset: 23
              bitWidth: 2
              access: read-write
            - name: WDT_STG2
              description: reg_wdt_stg2.
              bitOffset: 25
              bitWidth: 2
              access: read-write
            - name: WDT_STG1
              description: reg_wdt_stg1.
              bitOffset: 27
              bitWidth: 2
              access: read-write
            - name: WDT_STG0
              description: reg_wdt_stg0.
              bitOffset: 29
              bitWidth: 2
              access: read-write
            - name: WDT_EN
              description: reg_wdt_en.
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: WDTCONFIG1
          description: TIMG_WDTCONFIG1_REG.
          addressOffset: 76
          size: 32
          resetValue: 65536
          fields:
            - name: WDT_DIVCNT_RST
              description: reg_wdt_divcnt_rst.
              bitOffset: 0
              bitWidth: 1
              access: write-only
            - name: WDT_CLK_PRESCALE
              description: reg_wdt_clk_prescale.
              bitOffset: 16
              bitWidth: 16
              access: read-write
      - register:
          name: WDTCONFIG2
          description: TIMG_WDTCONFIG2_REG.
          addressOffset: 80
          size: 32
          resetValue: 26000000
          fields:
            - name: WDT_STG0_HOLD
              description: reg_wdt_stg0_hold.
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: WDTCONFIG3
          description: TIMG_WDTCONFIG3_REG.
          addressOffset: 84
          size: 32
          resetValue: 134217727
          fields:
            - name: WDT_STG1_HOLD
              description: reg_wdt_stg1_hold.
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: WDTCONFIG4
          description: TIMG_WDTCONFIG4_REG.
          addressOffset: 88
          size: 32
          resetValue: 1048575
          fields:
            - name: WDT_STG2_HOLD
              description: reg_wdt_stg2_hold.
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: WDTCONFIG5
          description: TIMG_WDTCONFIG5_REG.
          addressOffset: 92
          size: 32
          resetValue: 1048575
          fields:
            - name: WDT_STG3_HOLD
              description: reg_wdt_stg3_hold.
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: WDTFEED
          description: TIMG_WDTFEED_REG.
          addressOffset: 96
          size: 32
          fields:
            - name: WDT_FEED
              description: wdt_feed
              bitOffset: 0
              bitWidth: 32
              access: write-only
      - register:
          name: WDTWPROTECT
          description: TIMG_WDTWPROTECT_REG.
          addressOffset: 100
          size: 32
          resetValue: 1356348065
          fields:
            - name: WDT_WKEY
              description: reg_wdt_wkey.
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: RTCCALICFG
          description: TIMG_RTCCALICFG_REG.
          addressOffset: 104
          size: 32
          resetValue: 77824
          fields:
            - name: RTC_CALI_START_CYCLING
              description: reg_rtc_cali_start_cycling.
              bitOffset: 12
              bitWidth: 1
              access: read-write
            - name: RTC_CALI_CLK_SEL
              description: "reg_rtc_cali_clk_sel.0:rtcslowclock.1:clk_80m.2:xtal_32k"
              bitOffset: 13
              bitWidth: 2
              access: read-write
            - name: RTC_CALI_RDY
              description: rtc_cali_rdy
              bitOffset: 15
              bitWidth: 1
              access: read-only
            - name: RTC_CALI_MAX
              description: reg_rtc_cali_max.
              bitOffset: 16
              bitWidth: 15
              access: read-write
            - name: RTC_CALI_START
              description: reg_rtc_cali_start.
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: RTCCALICFG1
          description: TIMG_RTCCALICFG1_REG.
          addressOffset: 108
          size: 32
          fields:
            - name: RTC_CALI_CYCLING_DATA_VLD
              description: rtc_cali_cycling_data_vld
              bitOffset: 0
              bitWidth: 1
              access: read-only
            - name: RTC_CALI_VALUE
              description: rtc_cali_value
              bitOffset: 7
              bitWidth: 25
              access: read-only
      - register:
          name: INT_ENA_TIMERS
          description: INT_ENA_TIMG_REG
          addressOffset: 112
          size: 32
          fields:
            - name: T0_INT_ENA
              description: t0_int_ena
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: WDT_INT_ENA
              description: wdt_int_ena
              bitOffset: 1
              bitWidth: 1
              access: read-write
      - register:
          name: INT_RAW_TIMERS
          description: INT_RAW_TIMG_REG
          addressOffset: 116
          size: 32
          fields:
            - name: T0_INT_RAW
              description: t0_int_raw
              bitOffset: 0
              bitWidth: 1
              access: read-only
            - name: WDT_INT_RAW
              description: wdt_int_raw
              bitOffset: 1
              bitWidth: 1
              access: read-only
      - register:
          name: INT_ST_TIMERS
          description: INT_ST_TIMG_REG
          addressOffset: 120
          size: 32
          fields:
            - name: T0_INT_ST
              description: t0_int_st
              bitOffset: 0
              bitWidth: 1
              access: read-only
            - name: WDT_INT_ST
              description: wdt_int_st
              bitOffset: 1
              bitWidth: 1
              access: read-only
      - register:
          name: INT_CLR_TIMERS
          description: INT_CLR_TIMG_REG
          addressOffset: 124
          size: 32
          fields:
            - name: T0_INT_CLR
              description: t0_int_clr
              bitOffset: 0
              bitWidth: 1
              access: write-only
            - name: WDT_INT_CLR
              description: wdt_int_clr
              bitOffset: 1
              bitWidth: 1
              access: write-only
      - register:
          name: RTCCALICFG2
          description: TIMG_RTCCALICFG2_REG.
          addressOffset: 128
          size: 32
          resetValue: 4294967192
          fields:
            - name: RTC_CALI_TIMEOUT
              description: timeoutindicator
              bitOffset: 0
              bitWidth: 1
              access: read-only
            - name: RTC_CALI_TIMEOUT_RST_CNT
              description: reg_rtc_cali_timeout_rst_cnt.Cyclesthatreleasecalibrationtimeoutreset
              bitOffset: 3
              bitWidth: 4
              access: read-write
            - name: RTC_CALI_TIMEOUT_THRES
              description: reg_rtc_cali_timeout_thres.timeoutifcalivaluecountsoverthreshold
              bitOffset: 7
              bitWidth: 25
              access: read-write
      - register:
          name: NTIMG_DATE
          description: TIMG_NTIMG_DATE_REG.
          addressOffset: 248
          size: 32
          resetValue: 33579409
          fields:
            - name: NTIMGS_DATE
              description: reg_ntimers_date.
              bitOffset: 0
              bitWidth: 28
              access: read-write
      - register:
          name: REGCLK
          description: TIMG_REGCLK_REG.
          addressOffset: 252
          size: 32
          resetValue: 1610612736
          fields:
            - name: WDT_CLK_IS_ACTIVE
              description: reg_wdt_clk_is_active.
              bitOffset: 29
              bitWidth: 1
              access: read-write
            - name: TIMER_CLK_IS_ACTIVE
              description: reg_timer_clk_is_active.
              bitOffset: 30
              bitWidth: 1
              access: read-write
            - name: CLK_EN
              description: reg_clk_en.
              bitOffset: 31
              bitWidth: 1
              access: read-write
  - name: TIMG1
    description: Timer Group 1
    baseAddress: 1610743808
    interrupt:
      - name: TG1_T0_LEVEL
        value: 34
      - name: TG1_WDT_LEVEL
        value: 35
    derivedFrom: TIMG0
  - name: TWAI0
    description: Two-Wire Automotive Interface
    groupName: TWAI
    baseAddress: 1610788864
    addressBlock:
      - offset: 0
        size: 108
        usage: registers
    interrupt:
      - name: TWAI0
        value: 25
    registers:
      - register:
          name: MODE
          description: Mode Register
          addressOffset: 0
          size: 32
          resetValue: 1
          fields:
            - name: RESET_MODE
              description: "This bit is used to configure the operating mode of the TWAI Controller. 1: Reset mode; 0: Operating mode."
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: LISTEN_ONLY_MODE
              description: "1: Listen only mode. In this mode the nodes will only receive messages from the bus, without generating the acknowledge signal nor updating the RX error counter."
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: SELF_TEST_MODE
              description: "1: Self test mode. In this mode the TX nodes can perform a successful transmission without receiving the acknowledge signal. This mode is often used to test a single node with the self reception request command."
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: RX_FILTER_MODE
              description: "This bit is used to configure the filter mode. 0: Dual filter mode; 1: Single filter mode."
              bitOffset: 3
              bitWidth: 1
              access: read-write
      - register:
          name: CMD
          description: Command Register
          addressOffset: 4
          size: 32
          fields:
            - name: TX_REQ
              description: Set the bit to 1 to allow the driving nodes start transmission.
              bitOffset: 0
              bitWidth: 1
              access: write-only
            - name: ABORT_TX
              description: Set the bit to 1 to cancel a pending transmission request.
              bitOffset: 1
              bitWidth: 1
              access: write-only
            - name: RELEASE_BUF
              description: Set the bit to 1 to release the RX buffer.
              bitOffset: 2
              bitWidth: 1
              access: write-only
            - name: CLR_OVERRUN
              description: Set the bit to 1 to clear the data overrun status bit.
              bitOffset: 3
              bitWidth: 1
              access: write-only
            - name: SELF_RX_REQ
              description: Self reception request command. Set the bit to 1 to allow a message be transmitted and received simultaneously.
              bitOffset: 4
              bitWidth: 1
              access: write-only
      - register:
          name: STATUS
          description: Status register
          addressOffset: 8
          size: 32
          fields:
            - name: RX_BUF_ST
              description: "1: The data in the RX buffer is not empty, with at least one received data packet."
              bitOffset: 0
              bitWidth: 1
              access: read-only
            - name: OVERRUN_ST
              description: "1: The RX FIFO is full and data overrun has occurred."
              bitOffset: 1
              bitWidth: 1
              access: read-only
            - name: TX_BUF_ST
              description: "1: The TX buffer is empty, the CPU may write a message into it."
              bitOffset: 2
              bitWidth: 1
              access: read-only
            - name: TX_COMPLETE
              description: "1: The TWAI controller has successfully received a packet from the bus."
              bitOffset: 3
              bitWidth: 1
              access: read-only
            - name: RX_ST
              description: "1: The TWAI Controller is receiving a message from the bus."
              bitOffset: 4
              bitWidth: 1
              access: read-only
            - name: TX_ST
              description: "1: The TWAI Controller is transmitting a message to the bus."
              bitOffset: 5
              bitWidth: 1
              access: read-only
            - name: ERR_ST
              description: "1: At least one of the RX/TX error counter has reached or exceeded the value set in register TWAI_ERR_WARNING_LIMIT_REG."
              bitOffset: 6
              bitWidth: 1
              access: read-only
            - name: BUS_OFF_ST
              description: "1: In bus-off status, the TWAI Controller is no longer involved in bus activities."
              bitOffset: 7
              bitWidth: 1
              access: read-only
            - name: MISS_ST
              description: "This bit reflects whether the data packet in the RX FIFO is complete. 1: The current packet is missing; 0: The current packet is complete"
              bitOffset: 8
              bitWidth: 1
              access: read-only
      - register:
          name: INT_RAW
          description: Interrupt Register
          addressOffset: 12
          size: 32
          fields:
            - name: RX_INT_ST
              description: "Receive interrupt. If this bit is set to 1, it indicates there are messages to be handled in the RX FIFO."
              bitOffset: 0
              bitWidth: 1
              access: read-only
            - name: TX_INT_ST
              description: "Transmit interrupt. If this bit is set to 1, it indicates the message transmitting mis- sion is finished and a new transmission is able to execute."
              bitOffset: 1
              bitWidth: 1
              access: read-only
            - name: ERR_WARN_INT_ST
              description: "Error warning interrupt. If this bit is set to 1, it indicates the error status signal and the bus-off status signal of Status register have changed (e.g., switched from 0 to 1 or from 1 to 0)."
              bitOffset: 2
              bitWidth: 1
              access: read-only
            - name: OVERRUN_INT_ST
              description: "Data overrun interrupt. If this bit is set to 1, it indicates a data overrun interrupt is generated in the RX FIFO."
              bitOffset: 3
              bitWidth: 1
              access: read-only
            - name: ERR_PASSIVE_INT_ST
              description: "Error passive interrupt. If this bit is set to 1, it indicates the TWAI Controller is switched between error active status and error passive status due to the change of error counters."
              bitOffset: 5
              bitWidth: 1
              access: read-only
            - name: ARB_LOST_INT_ST
              description: "Arbitration lost interrupt. If this bit is set to 1, it indicates an arbitration lost interrupt is generated."
              bitOffset: 6
              bitWidth: 1
              access: read-only
            - name: BUS_ERR_INT_ST
              description: "Error interrupt. If this bit is set to 1, it indicates an error is detected on the bus."
              bitOffset: 7
              bitWidth: 1
              access: read-only
      - register:
          name: INT_ENA
          description: Interrupt Enable Register
          addressOffset: 16
          size: 32
          fields:
            - name: RX_INT_ENA
              description: Set this bit to 1 to enable receive interrupt.
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: TX_INT_ENA
              description: Set this bit to 1 to enable transmit interrupt.
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: ERR_WARN_INT_ENA
              description: Set this bit to 1 to enable error warning interrupt.
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: OVERRUN_INT_ENA
              description: Set this bit to 1 to enable data overrun interrupt.
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: ERR_PASSIVE_INT_ENA
              description: Set this bit to 1 to enable error passive interrupt.
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: ARB_LOST_INT_ENA
              description: Set this bit to 1 to enable arbitration lost interrupt.
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: BUS_ERR_INT_ENA
              description: Set this bit to 1 to enable error interrupt.
              bitOffset: 7
              bitWidth: 1
              access: read-write
      - register:
          name: BUS_TIMING_0
          description: Bus Timing Register 0
          addressOffset: 24
          size: 32
          fields:
            - name: BAUD_PRESC
              description: "Baud Rate Prescaler, determines the frequency dividing ratio."
              bitOffset: 0
              bitWidth: 14
              access: read-write
            - name: SYNC_JUMP_WIDTH
              description: "Synchronization Jump Width (SJW), 1 \\verb+~+ 14 Tq wide."
              bitOffset: 14
              bitWidth: 2
              access: read-write
      - register:
          name: BUS_TIMING_1
          description: Bus Timing Register 1
          addressOffset: 28
          size: 32
          fields:
            - name: TIME_SEG1
              description: The width of PBS1.
              bitOffset: 0
              bitWidth: 4
              access: read-write
            - name: TIME_SEG2
              description: The width of PBS2.
              bitOffset: 4
              bitWidth: 3
              access: read-write
            - name: TIME_SAMP
              description: "The number of sample points. 0: the bus is sampled once; 1: the bus is sampled three times"
              bitOffset: 7
              bitWidth: 1
              access: read-write
      - register:
          name: ARB_LOST_CAP
          description: Arbitration Lost Capture Register
          addressOffset: 44
          size: 32
          fields:
            - name: ARB_LOST_CAP
              description: This register contains information about the bit position of lost arbitration.
              bitOffset: 0
              bitWidth: 5
              access: read-only
      - register:
          name: ERR_CODE_CAP
          description: Error Code Capture Register
          addressOffset: 48
          size: 32
          fields:
            - name: ECC_SEGMENT
              description: "This register contains information about the location of errors, see Table 181 for details."
              bitOffset: 0
              bitWidth: 5
              access: read-only
            - name: ECC_DIRECTION
              description: "This register contains information about transmission direction of the node when error occurs. 1: Error occurs when receiving a message; 0: Error occurs when transmitting a message"
              bitOffset: 5
              bitWidth: 1
              access: read-only
            - name: ECC_TYPE
              description: "This register contains information about error types: 00: bit error; 01: form error; 10: stuff error; 11: other type of error"
              bitOffset: 6
              bitWidth: 2
              access: read-only
      - register:
          name: ERR_WARNING_LIMIT
          description: Error Warning Limit Register
          addressOffset: 52
          size: 32
          resetValue: 96
          fields:
            - name: ERR_WARNING_LIMIT
              description: "Error warning threshold. In the case when any of a error counter value exceeds the threshold, or all the error counter values are below the threshold, an error warning interrupt will be triggered (given the enable signal is valid)."
              bitOffset: 0
              bitWidth: 8
              access: read-write
      - register:
          name: RX_ERR_CNT
          description: Receive Error Counter Register
          addressOffset: 56
          size: 32
          fields:
            - name: RX_ERR_CNT
              description: "The RX error counter register, reflects value changes under reception status."
              bitOffset: 0
              bitWidth: 8
              access: read-write
      - register:
          name: TX_ERR_CNT
          description: Transmit Error Counter Register
          addressOffset: 60
          size: 32
          fields:
            - name: TX_ERR_CNT
              description: "The TX error counter register, reflects value changes under transmission status."
              bitOffset: 0
              bitWidth: 8
              access: read-write
      - register:
          name: DATA_0
          description: Data register 0
          addressOffset: 64
          size: 32
          fields:
            - name: TX_BYTE_0
              description: "In reset mode, it is acceptance code register 0 with R/W Permission. In operation mode, it stores the 0th byte of the data to be transmitted or received. In operation mode, writing writes to the transmit buffer while reading reads from the receive buffer."
              bitOffset: 0
              bitWidth: 8
              access: read-write
      - register:
          name: DATA_1
          description: Data register 1
          addressOffset: 68
          size: 32
          fields:
            - name: TX_BYTE_1
              description: "In reset mode, it is acceptance code register 1 with R/W Permission. In operation mode, it stores the 1st byte of the data to be transmitted or received. In operation mode, writing writes to the transmit buffer while reading reads from the receive buffer."
              bitOffset: 0
              bitWidth: 8
              access: read-write
      - register:
          name: DATA_2
          description: Data register 2
          addressOffset: 72
          size: 32
          fields:
            - name: TX_BYTE_2
              description: "In reset mode, it is acceptance code register 2 with R/W Permission. In operation mode, it stores the 2nd byte of the data to be transmitted or received. In operation mode, writing writes to the transmit buffer while reading reads from the receive buffer."
              bitOffset: 0
              bitWidth: 8
              access: read-write
      - register:
          name: DATA_3
          description: Data register 3
          addressOffset: 76
          size: 32
          fields:
            - name: TX_BYTE_3
              description: "In reset mode, it is acceptance code register 3 with R/W Permission. In operation mode, it stores the 3rd byte of the data to be transmitted or received. In operation mode, writing writes to the transmit buffer while reading reads from the receive buffer."
              bitOffset: 0
              bitWidth: 8
              access: read-write
      - register:
          name: DATA_4
          description: Data register 4
          addressOffset: 80
          size: 32
          fields:
            - name: TX_BYTE_4
              description: "In reset mode, it is acceptance code register 4 with R/W Permission. In operation mode, it stores the 4th byte of the data to be transmitted or received. In operation mode, writing writes to the transmit buffer while reading reads from the receive buffer."
              bitOffset: 0
              bitWidth: 8
              access: read-write
      - register:
          name: DATA_5
          description: Data register 5
          addressOffset: 84
          size: 32
          fields:
            - name: TX_BYTE_5
              description: "In reset mode, it is acceptance code register 5 with R/W Permission. In operation mode, it stores the 5th byte of the data to be transmitted or received. In operation mode, writing writes to the transmit buffer while reading reads from the receive buffer."
              bitOffset: 0
              bitWidth: 8
              access: read-write
      - register:
          name: DATA_6
          description: Data register 6
          addressOffset: 88
          size: 32
          fields:
            - name: TX_BYTE_6
              description: "In reset mode, it is acceptance code register 6 with R/W Permission. In operation mode, it stores the 6th byte of the data to be transmitted or received. In operation mode, writing writes to the transmit buffer while reading reads from the receive buffer."
              bitOffset: 0
              bitWidth: 8
              access: read-write
      - register:
          name: DATA_7
          description: Data register 7
          addressOffset: 92
          size: 32
          fields:
            - name: TX_BYTE_7
              description: "In reset mode, it is acceptance code register 7 with R/W Permission. In operation mode, it stores the 7th byte of the data to be transmitted or received. In operation mode, writing writes to the transmit buffer while reading reads from the receive buffer."
              bitOffset: 0
              bitWidth: 8
              access: read-write
      - register:
          name: DATA_8
          description: Data register 8
          addressOffset: 96
          size: 32
          fields:
            - name: TX_BYTE_8
              description: "In operation mode, it stores the 8th byte of the data to be transmitted or received. In operation mode, writing writes to the transmit buffer while reading reads from the receive buffer."
              bitOffset: 0
              bitWidth: 8
              access: read-write
      - register:
          name: DATA_9
          description: Data register 9
          addressOffset: 100
          size: 32
          fields:
            - name: TX_BYTE_9
              description: "In operation mode, it stores the 9th byte of the data to be transmitted or received. In operation mode, writing writes to the transmit buffer while reading reads from the receive buffer."
              bitOffset: 0
              bitWidth: 8
              access: read-write
      - register:
          name: DATA_10
          description: Data register 10
          addressOffset: 104
          size: 32
          fields:
            - name: TX_BYTE_10
              description: "In operation mode, it stores the 10th byte of the data to be transmitted or received. In operation mode, writing writes to the transmit buffer while reading reads from the receive buffer."
              bitOffset: 0
              bitWidth: 8
              access: read-write
      - register:
          name: DATA_11
          description: Data register 11
          addressOffset: 108
          size: 32
          fields:
            - name: TX_BYTE_11
              description: "In operation mode, it stores the 11th byte of the data to be transmitted or received. In operation mode, writing writes to the transmit buffer while reading reads from the receive buffer."
              bitOffset: 0
              bitWidth: 8
              access: read-write
      - register:
          name: DATA_12
          description: Data register 12
          addressOffset: 112
          size: 32
          fields:
            - name: TX_BYTE_12
              description: "In operation mode, it stores the 12th byte of the data to be transmitted or received. In operation mode, writing writes to the transmit buffer while reading reads from the receive buffer."
              bitOffset: 0
              bitWidth: 8
              access: read-write
      - register:
          name: RX_MESSAGE_CNT
          description: Receive Message Counter Register
          addressOffset: 116
          size: 32
          fields:
            - name: RX_MESSAGE_COUNTER
              description: This register reflects the number of messages available within the RX FIFO.
              bitOffset: 0
              bitWidth: 7
              access: read-only
      - register:
          name: CLOCK_DIVIDER
          description: Clock Divider register
          addressOffset: 124
          size: 32
          fields:
            - name: CD
              description: These bits are used to configure frequency dividing coefficients of the external CLKOUT pin.
              bitOffset: 0
              bitWidth: 8
              access: read-write
            - name: CLOCK_OFF
              description: "This bit can be configured under reset mode. 1: Disable the external CLKOUT pin; 0: Enable the external CLKOUT pin"
              bitOffset: 8
              bitWidth: 1
              access: read-write
  - name: UART0
    description: UART (Universal Asynchronous Receiver-Transmitter) Controller 0
    groupName: UART
    baseAddress: 1610612736
    addressBlock:
      - offset: 0
        size: 132
        usage: registers
    interrupt:
      - name: UART0
        value: 21
    registers:
      - register:
          name: FIFO
          description: FIFO data register
          addressOffset: 0
          size: 32
          fields:
            - name: RXFIFO_RD_BYTE
              description: UART 0 accesses FIFO via this register.
              bitOffset: 0
              bitWidth: 8
              access: read-write
      - register:
          name: INT_RAW
          description: Raw interrupt status
          addressOffset: 4
          size: 32
          resetValue: 2
          fields:
            - name: RXFIFO_FULL_INT_RAW
              description: This interrupt raw bit turns to high level when receiver receives more data than what rxfifo_full_thrhd specifies.
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: TXFIFO_EMPTY_INT_RAW
              description: This interrupt raw bit turns to high level when the amount of data in Tx-FIFO is less than what txfifo_empty_thrhd specifies .
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: PARITY_ERR_INT_RAW
              description: This interrupt raw bit turns to high level when receiver detects a parity error in the data.
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: FRM_ERR_INT_RAW
              description: This interrupt raw bit turns to high level when receiver detects a data frame error .
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: RXFIFO_OVF_INT_RAW
              description: This interrupt raw bit turns to high level when receiver receives more data than the FIFO can store.
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: DSR_CHG_INT_RAW
              description: This interrupt raw bit turns to high level when receiver detects the edge change of DSRn signal.
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: CTS_CHG_INT_RAW
              description: This interrupt raw bit turns to high level when receiver detects the edge change of CTSn signal.
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: BRK_DET_INT_RAW
              description: This interrupt raw bit turns to high level when receiver detects a 0 after the stop bit.
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: RXFIFO_TOUT_INT_RAW
              description: This interrupt raw bit turns to high level when receiver takes more time than rx_tout_thrhd to receive a byte.
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: SW_XON_INT_RAW
              description: This interrupt raw bit turns to high level when receiver recevies Xon char when uart_sw_flow_con_en is set to 1.
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: SW_XOFF_INT_RAW
              description: This interrupt raw bit turns to high level when receiver receives Xoff char when uart_sw_flow_con_en is set to 1.
              bitOffset: 10
              bitWidth: 1
              access: read-write
            - name: GLITCH_DET_INT_RAW
              description: This interrupt raw bit turns to high level when receiver detects a glitch in the middle of a start bit.
              bitOffset: 11
              bitWidth: 1
              access: read-write
            - name: TX_BRK_DONE_INT_RAW
              description: "This interrupt raw bit turns to high level when transmitter completes  sending  NULL characters, after all data in Tx-FIFO are sent."
              bitOffset: 12
              bitWidth: 1
              access: read-write
            - name: TX_BRK_IDLE_DONE_INT_RAW
              description: This interrupt raw bit turns to high level when transmitter has kept the shortest duration after sending the  last data.
              bitOffset: 13
              bitWidth: 1
              access: read-write
            - name: TX_DONE_INT_RAW
              description: This interrupt raw bit turns to high level when transmitter has send out all data in FIFO.
              bitOffset: 14
              bitWidth: 1
              access: read-write
            - name: RS485_PARITY_ERR_INT_RAW
              description: This interrupt raw bit turns to high level when receiver detects a parity error from the echo of transmitter in rs485 mode.
              bitOffset: 15
              bitWidth: 1
              access: read-write
            - name: RS485_FRM_ERR_INT_RAW
              description: This interrupt raw bit turns to high level when receiver detects a data frame error from the echo of transmitter in rs485 mode.
              bitOffset: 16
              bitWidth: 1
              access: read-write
            - name: RS485_CLASH_INT_RAW
              description: This interrupt raw bit turns to high level when detects a clash between transmitter and receiver in rs485 mode.
              bitOffset: 17
              bitWidth: 1
              access: read-write
            - name: AT_CMD_CHAR_DET_INT_RAW
              description: This interrupt raw bit turns to high level when receiver detects the configured at_cmd char.
              bitOffset: 18
              bitWidth: 1
              access: read-write
            - name: WAKEUP_INT_RAW
              description: This interrupt raw bit turns to high level when input rxd edge changes more times than what reg_active_threshold specifies in light sleeping mode.
              bitOffset: 19
              bitWidth: 1
              access: read-write
      - register:
          name: INT_ST
          description: Masked interrupt status
          addressOffset: 8
          size: 32
          fields:
            - name: RXFIFO_FULL_INT_ST
              description: This is the status bit for rxfifo_full_int_raw when rxfifo_full_int_ena is set to 1.
              bitOffset: 0
              bitWidth: 1
              access: read-only
            - name: TXFIFO_EMPTY_INT_ST
              description: This is the status bit for  txfifo_empty_int_raw  when txfifo_empty_int_ena is set to 1.
              bitOffset: 1
              bitWidth: 1
              access: read-only
            - name: PARITY_ERR_INT_ST
              description: This is the status bit for parity_err_int_raw when parity_err_int_ena is set to 1.
              bitOffset: 2
              bitWidth: 1
              access: read-only
            - name: FRM_ERR_INT_ST
              description: This is the status bit for frm_err_int_raw when frm_err_int_ena is set to 1.
              bitOffset: 3
              bitWidth: 1
              access: read-only
            - name: RXFIFO_OVF_INT_ST
              description: This is the status bit for rxfifo_ovf_int_raw when rxfifo_ovf_int_ena is set to 1.
              bitOffset: 4
              bitWidth: 1
              access: read-only
            - name: DSR_CHG_INT_ST
              description: This is the status bit for dsr_chg_int_raw when dsr_chg_int_ena is set to 1.
              bitOffset: 5
              bitWidth: 1
              access: read-only
            - name: CTS_CHG_INT_ST
              description: This is the status bit for cts_chg_int_raw when cts_chg_int_ena is set to 1.
              bitOffset: 6
              bitWidth: 1
              access: read-only
            - name: BRK_DET_INT_ST
              description: This is the status bit for brk_det_int_raw when brk_det_int_ena is set to 1.
              bitOffset: 7
              bitWidth: 1
              access: read-only
            - name: RXFIFO_TOUT_INT_ST
              description: This is the status bit for rxfifo_tout_int_raw when rxfifo_tout_int_ena is set to 1.
              bitOffset: 8
              bitWidth: 1
              access: read-only
            - name: SW_XON_INT_ST
              description: This is the status bit for sw_xon_int_raw when sw_xon_int_ena is set to 1.
              bitOffset: 9
              bitWidth: 1
              access: read-only
            - name: SW_XOFF_INT_ST
              description: This is the status bit for sw_xoff_int_raw when sw_xoff_int_ena is set to 1.
              bitOffset: 10
              bitWidth: 1
              access: read-only
            - name: GLITCH_DET_INT_ST
              description: This is the status bit for glitch_det_int_raw when glitch_det_int_ena is set to 1.
              bitOffset: 11
              bitWidth: 1
              access: read-only
            - name: TX_BRK_DONE_INT_ST
              description: This is the status bit for tx_brk_done_int_raw when tx_brk_done_int_ena is set to 1.
              bitOffset: 12
              bitWidth: 1
              access: read-only
            - name: TX_BRK_IDLE_DONE_INT_ST
              description: This is the stauts bit for tx_brk_idle_done_int_raw when tx_brk_idle_done_int_ena is set to 1.
              bitOffset: 13
              bitWidth: 1
              access: read-only
            - name: TX_DONE_INT_ST
              description: This is the status bit for tx_done_int_raw when tx_done_int_ena is set to 1.
              bitOffset: 14
              bitWidth: 1
              access: read-only
            - name: RS485_PARITY_ERR_INT_ST
              description: This is the status bit for rs485_parity_err_int_raw when rs485_parity_int_ena is set to 1.
              bitOffset: 15
              bitWidth: 1
              access: read-only
            - name: RS485_FRM_ERR_INT_ST
              description: This is the status bit for rs485_frm_err_int_raw when rs485_fm_err_int_ena is set to 1.
              bitOffset: 16
              bitWidth: 1
              access: read-only
            - name: RS485_CLASH_INT_ST
              description: This is the status bit for rs485_clash_int_raw when rs485_clash_int_ena is set to 1.
              bitOffset: 17
              bitWidth: 1
              access: read-only
            - name: AT_CMD_CHAR_DET_INT_ST
              description: This is the status bit for at_cmd_det_int_raw when at_cmd_char_det_int_ena is set to 1.
              bitOffset: 18
              bitWidth: 1
              access: read-only
            - name: WAKEUP_INT_ST
              description: This is the status bit for uart_wakeup_int_raw when uart_wakeup_int_ena is set to 1.
              bitOffset: 19
              bitWidth: 1
              access: read-only
      - register:
          name: INT_ENA
          description: Interrupt enable bits
          addressOffset: 12
          size: 32
          fields:
            - name: RXFIFO_FULL_INT_ENA
              description: This is the enable bit for rxfifo_full_int_st register.
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: TXFIFO_EMPTY_INT_ENA
              description: This is the enable bit for txfifo_empty_int_st register.
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: PARITY_ERR_INT_ENA
              description: This is the enable bit for parity_err_int_st register.
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: FRM_ERR_INT_ENA
              description: This is the enable bit for frm_err_int_st register.
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: RXFIFO_OVF_INT_ENA
              description: This is the enable bit for rxfifo_ovf_int_st register.
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: DSR_CHG_INT_ENA
              description: This is the enable bit for dsr_chg_int_st register.
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: CTS_CHG_INT_ENA
              description: This is the enable bit for cts_chg_int_st register.
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: BRK_DET_INT_ENA
              description: This is the enable bit for brk_det_int_st register.
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: RXFIFO_TOUT_INT_ENA
              description: This is the enable bit for rxfifo_tout_int_st register.
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: SW_XON_INT_ENA
              description: This is the enable bit for sw_xon_int_st register.
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: SW_XOFF_INT_ENA
              description: This is the enable bit for sw_xoff_int_st register.
              bitOffset: 10
              bitWidth: 1
              access: read-write
            - name: GLITCH_DET_INT_ENA
              description: This is the enable bit for glitch_det_int_st register.
              bitOffset: 11
              bitWidth: 1
              access: read-write
            - name: TX_BRK_DONE_INT_ENA
              description: This is the enable bit for tx_brk_done_int_st register.
              bitOffset: 12
              bitWidth: 1
              access: read-write
            - name: TX_BRK_IDLE_DONE_INT_ENA
              description: This is the enable bit for tx_brk_idle_done_int_st register.
              bitOffset: 13
              bitWidth: 1
              access: read-write
            - name: TX_DONE_INT_ENA
              description: This is the enable bit for tx_done_int_st register.
              bitOffset: 14
              bitWidth: 1
              access: read-write
            - name: RS485_PARITY_ERR_INT_ENA
              description: This is the enable bit for rs485_parity_err_int_st register.
              bitOffset: 15
              bitWidth: 1
              access: read-write
            - name: RS485_FRM_ERR_INT_ENA
              description: This is the enable bit for rs485_parity_err_int_st register.
              bitOffset: 16
              bitWidth: 1
              access: read-write
            - name: RS485_CLASH_INT_ENA
              description: This is the enable bit for rs485_clash_int_st register.
              bitOffset: 17
              bitWidth: 1
              access: read-write
            - name: AT_CMD_CHAR_DET_INT_ENA
              description: This is the enable bit for at_cmd_char_det_int_st register.
              bitOffset: 18
              bitWidth: 1
              access: read-write
            - name: WAKEUP_INT_ENA
              description: This is the enable bit for uart_wakeup_int_st register.
              bitOffset: 19
              bitWidth: 1
              access: read-write
      - register:
          name: INT_CLR
          description: Interrupt clear bits
          addressOffset: 16
          size: 32
          fields:
            - name: RXFIFO_FULL_INT_CLR
              description: Set this bit to clear the rxfifo_full_int_raw interrupt.
              bitOffset: 0
              bitWidth: 1
              access: write-only
            - name: TXFIFO_EMPTY_INT_CLR
              description: Set this bit to clear txfifo_empty_int_raw interrupt.
              bitOffset: 1
              bitWidth: 1
              access: write-only
            - name: PARITY_ERR_INT_CLR
              description: Set this bit to clear parity_err_int_raw interrupt.
              bitOffset: 2
              bitWidth: 1
              access: write-only
            - name: FRM_ERR_INT_CLR
              description: Set this bit to clear frm_err_int_raw interrupt.
              bitOffset: 3
              bitWidth: 1
              access: write-only
            - name: RXFIFO_OVF_INT_CLR
              description: Set this bit to clear rxfifo_ovf_int_raw interrupt.
              bitOffset: 4
              bitWidth: 1
              access: write-only
            - name: DSR_CHG_INT_CLR
              description: Set this bit to clear the dsr_chg_int_raw interrupt.
              bitOffset: 5
              bitWidth: 1
              access: write-only
            - name: CTS_CHG_INT_CLR
              description: Set this bit to clear the cts_chg_int_raw interrupt.
              bitOffset: 6
              bitWidth: 1
              access: write-only
            - name: BRK_DET_INT_CLR
              description: Set this bit to clear the brk_det_int_raw interrupt.
              bitOffset: 7
              bitWidth: 1
              access: write-only
            - name: RXFIFO_TOUT_INT_CLR
              description: Set this bit to clear the rxfifo_tout_int_raw interrupt.
              bitOffset: 8
              bitWidth: 1
              access: write-only
            - name: SW_XON_INT_CLR
              description: Set this bit to clear the sw_xon_int_raw interrupt.
              bitOffset: 9
              bitWidth: 1
              access: write-only
            - name: SW_XOFF_INT_CLR
              description: Set this bit to clear the sw_xoff_int_raw interrupt.
              bitOffset: 10
              bitWidth: 1
              access: write-only
            - name: GLITCH_DET_INT_CLR
              description: Set this bit to clear the glitch_det_int_raw interrupt.
              bitOffset: 11
              bitWidth: 1
              access: write-only
            - name: TX_BRK_DONE_INT_CLR
              description: Set this bit to clear the tx_brk_done_int_raw interrupt..
              bitOffset: 12
              bitWidth: 1
              access: write-only
            - name: TX_BRK_IDLE_DONE_INT_CLR
              description: Set this bit to clear the tx_brk_idle_done_int_raw interrupt.
              bitOffset: 13
              bitWidth: 1
              access: write-only
            - name: TX_DONE_INT_CLR
              description: Set this bit to clear the tx_done_int_raw interrupt.
              bitOffset: 14
              bitWidth: 1
              access: write-only
            - name: RS485_PARITY_ERR_INT_CLR
              description: Set this bit to clear the rs485_parity_err_int_raw interrupt.
              bitOffset: 15
              bitWidth: 1
              access: write-only
            - name: RS485_FRM_ERR_INT_CLR
              description: Set this bit to clear the rs485_frm_err_int_raw interrupt.
              bitOffset: 16
              bitWidth: 1
              access: write-only
            - name: RS485_CLASH_INT_CLR
              description: Set this bit to clear the rs485_clash_int_raw interrupt.
              bitOffset: 17
              bitWidth: 1
              access: write-only
            - name: AT_CMD_CHAR_DET_INT_CLR
              description: Set this bit to clear the at_cmd_char_det_int_raw interrupt.
              bitOffset: 18
              bitWidth: 1
              access: write-only
            - name: WAKEUP_INT_CLR
              description: Set this bit to clear the uart_wakeup_int_raw interrupt.
              bitOffset: 19
              bitWidth: 1
              access: write-only
      - register:
          name: CLKDIV
          description: Clock divider configuration
          addressOffset: 20
          size: 32
          resetValue: 694
          fields:
            - name: CLKDIV
              description: The integral part of the frequency divider factor.
              bitOffset: 0
              bitWidth: 12
              access: read-write
            - name: FRAG
              description: The decimal part of the frequency divider factor.
              bitOffset: 20
              bitWidth: 4
              access: read-write
      - register:
          name: RX_FILT
          description: Rx Filter configuration
          addressOffset: 24
          size: 32
          resetValue: 8
          fields:
            - name: GLITCH_FILT
              description: "when input pulse width is lower than this value, the pulse is ignored."
              bitOffset: 0
              bitWidth: 8
              access: read-write
            - name: GLITCH_FILT_EN
              description: Set this bit to enable Rx signal filter.
              bitOffset: 8
              bitWidth: 1
              access: read-write
      - register:
          name: STATUS
          description: UART status register
          addressOffset: 28
          size: 32
          resetValue: 3758145536
          fields:
            - name: RXFIFO_CNT
              description: Stores the byte number of valid data in Rx-FIFO.
              bitOffset: 0
              bitWidth: 10
              access: read-only
            - name: DSRN
              description: The register represent the level value of the internal uart dsr signal.
              bitOffset: 13
              bitWidth: 1
              access: read-only
            - name: CTSN
              description: This register represent the level value of the internal uart cts signal.
              bitOffset: 14
              bitWidth: 1
              access: read-only
            - name: RXD
              description: This register represent the  level value of the internal uart rxd signal.
              bitOffset: 15
              bitWidth: 1
              access: read-only
            - name: TXFIFO_CNT
              description: Stores the byte number of data in Tx-FIFO.
              bitOffset: 16
              bitWidth: 10
              access: read-only
            - name: DTRN
              description: This bit represents the level of the internal uart dtr signal.
              bitOffset: 29
              bitWidth: 1
              access: read-only
            - name: RTSN
              description: This bit represents the level of the internal uart rts signal.
              bitOffset: 30
              bitWidth: 1
              access: read-only
            - name: TXD
              description: This bit represents the  level of the internal uart txd signal.
              bitOffset: 31
              bitWidth: 1
              access: read-only
      - register:
          name: CONF0
          description: a
          addressOffset: 32
          size: 32
          resetValue: 268435484
          fields:
            - name: PARITY
              description: This register is used to configure the parity check mode.
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: PARITY_EN
              description: Set this bit to enable uart parity check.
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: BIT_NUM
              description: This register is used to set the length of data.
              bitOffset: 2
              bitWidth: 2
              access: read-write
            - name: STOP_BIT_NUM
              description: This register is used to set the length of  stop bit.
              bitOffset: 4
              bitWidth: 2
              access: read-write
            - name: SW_RTS
              description: This register is used to configure the software rts signal which is used in software flow control.
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: SW_DTR
              description: This register is used to configure the software dtr signal which is used in software flow control.
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: TXD_BRK
              description: Set this bit to enbale transmitter to  send NULL when the process of sending data is done.
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: IRDA_DPLX
              description: Set this bit to enable IrDA loopback mode.
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: IRDA_TX_EN
              description: This is the start enable bit for IrDA transmitter.
              bitOffset: 10
              bitWidth: 1
              access: read-write
            - name: IRDA_WCTL
              description: "1'h1: The IrDA transmitter's 11th bit is the same as 10th bit. 1'h0: Set IrDA transmitter's 11th bit to 0."
              bitOffset: 11
              bitWidth: 1
              access: read-write
            - name: IRDA_TX_INV
              description: Set this bit to invert the level of  IrDA transmitter.
              bitOffset: 12
              bitWidth: 1
              access: read-write
            - name: IRDA_RX_INV
              description: Set this bit to invert the level of IrDA receiver.
              bitOffset: 13
              bitWidth: 1
              access: read-write
            - name: LOOPBACK
              description: Set this bit to enable uart loopback test mode.
              bitOffset: 14
              bitWidth: 1
              access: read-write
            - name: TX_FLOW_EN
              description: Set this bit to enable flow control function for transmitter.
              bitOffset: 15
              bitWidth: 1
              access: read-write
            - name: IRDA_EN
              description: Set this bit to enable IrDA protocol.
              bitOffset: 16
              bitWidth: 1
              access: read-write
            - name: RXFIFO_RST
              description: Set this bit to reset the uart receive-FIFO.
              bitOffset: 17
              bitWidth: 1
              access: read-write
            - name: TXFIFO_RST
              description: Set this bit to reset the uart transmit-FIFO.
              bitOffset: 18
              bitWidth: 1
              access: read-write
            - name: RXD_INV
              description: Set this bit to inverse the level value of uart rxd signal.
              bitOffset: 19
              bitWidth: 1
              access: read-write
            - name: CTS_INV
              description: Set this bit to inverse the level value of uart cts signal.
              bitOffset: 20
              bitWidth: 1
              access: read-write
            - name: DSR_INV
              description: Set this bit to inverse the level value of uart dsr signal.
              bitOffset: 21
              bitWidth: 1
              access: read-write
            - name: TXD_INV
              description: Set this bit to inverse the level value of uart txd signal.
              bitOffset: 22
              bitWidth: 1
              access: read-write
            - name: RTS_INV
              description: Set this bit to inverse the level value of uart rts signal.
              bitOffset: 23
              bitWidth: 1
              access: read-write
            - name: DTR_INV
              description: Set this bit to inverse the level value of uart dtr signal.
              bitOffset: 24
              bitWidth: 1
              access: read-write
            - name: CLK_EN
              description: "1'h1: Force clock on for register. 1'h0: Support clock only when application writes registers."
              bitOffset: 25
              bitWidth: 1
              access: read-write
            - name: ERR_WR_MASK
              description: "1'h1: Receiver stops storing data into FIFO when data is wrong. 1'h0: Receiver stores the data even if the  received data is wrong."
              bitOffset: 26
              bitWidth: 1
              access: read-write
            - name: AUTOBAUD_EN
              description: This is the enable bit for detecting baudrate.
              bitOffset: 27
              bitWidth: 1
              access: read-write
            - name: MEM_CLK_EN
              description: UART memory clock gate enable signal.
              bitOffset: 28
              bitWidth: 1
              access: read-write
      - register:
          name: CONF1
          description: Configuration register 1
          addressOffset: 36
          size: 32
          resetValue: 49248
          fields:
            - name: RXFIFO_FULL_THRHD
              description: It will produce rxfifo_full_int interrupt when receiver receives more data than this register value.
              bitOffset: 0
              bitWidth: 9
              access: read-write
            - name: TXFIFO_EMPTY_THRHD
              description: It will produce txfifo_empty_int interrupt when the data amount in Tx-FIFO is less than this register value.
              bitOffset: 9
              bitWidth: 9
              access: read-write
            - name: DIS_RX_DAT_OVF
              description: Disable UART Rx data overflow detect.
              bitOffset: 18
              bitWidth: 1
              access: read-write
            - name: RX_TOUT_FLOW_DIS
              description: Set this bit to stop accumulating idle_cnt when hardware flow control works.
              bitOffset: 19
              bitWidth: 1
              access: read-write
            - name: RX_FLOW_EN
              description: This is the flow enable bit for UART receiver.
              bitOffset: 20
              bitWidth: 1
              access: read-write
            - name: RX_TOUT_EN
              description: "This is the enble bit for uart receiver's timeout function."
              bitOffset: 21
              bitWidth: 1
              access: read-write
      - register:
          name: LOWPULSE
          description: Autobaud minimum low pulse duration register
          addressOffset: 40
          size: 32
          resetValue: 4095
          fields:
            - name: MIN_CNT
              description: This register stores the value of the minimum duration time of the low level pulse. It is used in baud rate-detect process.
              bitOffset: 0
              bitWidth: 12
              access: read-only
      - register:
          name: HIGHPULSE
          description: Autobaud minimum high pulse duration register
          addressOffset: 44
          size: 32
          resetValue: 4095
          fields:
            - name: MIN_CNT
              description: This register stores  the value of the maxinum duration time for the high level pulse. It is used in baud rate-detect process.
              bitOffset: 0
              bitWidth: 12
              access: read-only
      - register:
          name: RXD_CNT
          description: Autobaud edge change count register
          addressOffset: 48
          size: 32
          fields:
            - name: RXD_EDGE_CNT
              description: This register stores the count of rxd edge change. It is used in baud rate-detect process.
              bitOffset: 0
              bitWidth: 10
              access: read-only
      - register:
          name: FLOW_CONF
          description: Software flow-control configuration
          addressOffset: 52
          size: 32
          fields:
            - name: SW_FLOW_CON_EN
              description: Set this bit to enable software flow control. It is used with register sw_xon or sw_xoff.
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: XONOFF_DEL
              description: Set this bit to remove flow control char from the received data.
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: FORCE_XON
              description: Set this bit to enable the transmitter to go on sending data.
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: FORCE_XOFF
              description: Set this bit to stop the  transmitter from sending data.
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: SEND_XON
              description: Set this bit to send Xon char. It is cleared by hardware automatically.
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: SEND_XOFF
              description: Set this bit to send Xoff char. It is cleared by hardware automatically.
              bitOffset: 5
              bitWidth: 1
              access: read-write
      - register:
          name: SLEEP_CONF
          description: Sleep-mode configuration
          addressOffset: 56
          size: 32
          resetValue: 240
          fields:
            - name: ACTIVE_THRESHOLD
              description: The uart is activated from light sleeping mode when the input rxd edge changes more times than this register value.
              bitOffset: 0
              bitWidth: 10
              access: read-write
      - register:
          name: SWFC_CONF0
          description: Software flow-control character configuration
          addressOffset: 60
          size: 32
          resetValue: 9952
          fields:
            - name: XOFF_THRESHOLD
              description: "When the data amount in Rx-FIFO is more than this register value with uart_sw_flow_con_en set to 1, it will send a Xoff char."
              bitOffset: 0
              bitWidth: 9
              access: read-write
            - name: XOFF_CHAR
              description: This register stores the Xoff flow control char.
              bitOffset: 9
              bitWidth: 8
              access: read-write
      - register:
          name: SWFC_CONF1
          description: Software flow-control character configuration
          addressOffset: 64
          size: 32
          resetValue: 8704
          fields:
            - name: XON_THRESHOLD
              description: "When the data amount in Rx-FIFO is less than this register value with uart_sw_flow_con_en set to 1, it will send a Xon char."
              bitOffset: 0
              bitWidth: 9
              access: read-write
            - name: XON_CHAR
              description: This register stores the Xon flow control char.
              bitOffset: 9
              bitWidth: 8
              access: read-write
      - register:
          name: TXBRK_CONF
          description: Tx Break character configuration
          addressOffset: 68
          size: 32
          resetValue: 10
          fields:
            - name: TX_BRK_NUM
              description: This register is used to configure the number of 0 to be sent after the process of sending data is done. It is active when txd_brk is set to 1.
              bitOffset: 0
              bitWidth: 8
              access: read-write
      - register:
          name: IDLE_CONF
          description: Frame-end idle configuration
          addressOffset: 72
          size: 32
          resetValue: 262400
          fields:
            - name: RX_IDLE_THRHD
              description: It will produce frame end signal when receiver takes more time to receive one byte data than this register value.
              bitOffset: 0
              bitWidth: 10
              access: read-write
            - name: TX_IDLE_NUM
              description: This register is used to configure the duration time between transfers.
              bitOffset: 10
              bitWidth: 10
              access: read-write
      - register:
          name: RS485_CONF
          description: RS485 mode configuration
          addressOffset: 76
          size: 32
          fields:
            - name: RS485_EN
              description: Set this bit to choose the rs485 mode.
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: DL0_EN
              description: Set this bit to delay the stop bit by 1 bit.
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: DL1_EN
              description: Set this bit to delay the stop bit by 1 bit.
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: RS485TX_RX_EN
              description: Set this bit to enable receiver could receive data when the transmitter is transmitting data in rs485 mode.
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: RS485RXBY_TX_EN
              description: "1'h1: enable rs485 transmitter to send data when rs485 receiver line is busy."
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: RS485_RX_DLY_NUM
              description: "This register is used to delay the receiver's internal data signal."
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: RS485_TX_DLY_NUM
              description: "This register is used to delay the transmitter's internal data signal."
              bitOffset: 6
              bitWidth: 4
              access: read-write
      - register:
          name: AT_CMD_PRECNT
          description: Pre-sequence timing configuration
          addressOffset: 80
          size: 32
          resetValue: 2305
          fields:
            - name: PRE_IDLE_NUM
              description: This register is used to configure the idle duration time before the first at_cmd is received by receiver.
              bitOffset: 0
              bitWidth: 16
              access: read-write
      - register:
          name: AT_CMD_POSTCNT
          description: Post-sequence timing configuration
          addressOffset: 84
          size: 32
          resetValue: 2305
          fields:
            - name: POST_IDLE_NUM
              description: This register is used to configure the duration time between the last at_cmd and the next data.
              bitOffset: 0
              bitWidth: 16
              access: read-write
      - register:
          name: AT_CMD_GAPTOUT
          description: Timeout configuration
          addressOffset: 88
          size: 32
          resetValue: 11
          fields:
            - name: RX_GAP_TOUT
              description: This register is used to configure the duration time between the at_cmd chars.
              bitOffset: 0
              bitWidth: 16
              access: read-write
      - register:
          name: AT_CMD_CHAR
          description: AT escape sequence detection configuration
          addressOffset: 92
          size: 32
          resetValue: 811
          fields:
            - name: AT_CMD_CHAR
              description: This register is used to configure the content of at_cmd char.
              bitOffset: 0
              bitWidth: 8
              access: read-write
            - name: CHAR_NUM
              description: This register is used to configure the num of continuous at_cmd chars received by receiver.
              bitOffset: 8
              bitWidth: 8
              access: read-write
      - register:
          name: MEM_CONF
          description: UART threshold and allocation configuration
          addressOffset: 96
          size: 32
          resetValue: 655378
          fields:
            - name: RX_SIZE
              description: This register is used to configure the amount of mem allocated for receive-FIFO. The default number is 128 bytes.
              bitOffset: 1
              bitWidth: 3
              access: read-write
            - name: TX_SIZE
              description: This register is used to configure the amount of mem allocated for transmit-FIFO. The default number is 128 bytes.
              bitOffset: 4
              bitWidth: 3
              access: read-write
            - name: RX_FLOW_THRHD
              description: This register is used to configure the maximum amount of data that can be received  when hardware flow control works.
              bitOffset: 7
              bitWidth: 9
              access: read-write
            - name: RX_TOUT_THRHD
              description: This register is used to configure the threshold time that receiver takes to receive one byte. The rxfifo_tout_int interrupt will be trigger when the receiver takes more time to receive one byte with rx_tout_en set to 1.
              bitOffset: 16
              bitWidth: 10
              access: read-write
            - name: MEM_FORCE_PD
              description: Set this bit to force power down UART memory.
              bitOffset: 26
              bitWidth: 1
              access: read-write
            - name: MEM_FORCE_PU
              description: Set this bit to force power up UART memory.
              bitOffset: 27
              bitWidth: 1
              access: read-write
      - register:
          name: MEM_TX_STATUS
          description: Tx-FIFO write and read offset address.
          addressOffset: 100
          size: 32
          fields:
            - name: APB_TX_WADDR
              description: This register stores the offset address in Tx-FIFO when software writes Tx-FIFO via APB.
              bitOffset: 0
              bitWidth: 10
              access: read-only
            - name: TX_RADDR
              description: This register stores the offset address in Tx-FIFO when Tx-FSM reads data via Tx-FIFO_Ctrl.
              bitOffset: 11
              bitWidth: 10
              access: read-only
      - register:
          name: MEM_RX_STATUS
          description: Rx-FIFO write and read offset address.
          addressOffset: 104
          size: 32
          resetValue: 524544
          fields:
            - name: APB_RX_RADDR
              description: "This register stores the offset address in RX-FIFO when software reads data from Rx-FIFO via APB. UART0 is 10'h100. UART1 is 10'h180."
              bitOffset: 0
              bitWidth: 10
              access: read-only
            - name: RX_WADDR
              description: "This register stores the offset address in Rx-FIFO when Rx-FIFO_Ctrl writes Rx-FIFO. UART0 is 10'h100. UART1 is 10'h180."
              bitOffset: 11
              bitWidth: 10
              access: read-only
      - register:
          name: FSM_STATUS
          description: UART transmit and receive status.
          addressOffset: 108
          size: 32
          fields:
            - name: ST_URX_OUT
              description: This is the status register of receiver.
              bitOffset: 0
              bitWidth: 4
              access: read-only
            - name: ST_UTX_OUT
              description: This is the status register of transmitter.
              bitOffset: 4
              bitWidth: 4
              access: read-only
      - register:
          name: POSPULSE
          description: Autobaud high pulse register
          addressOffset: 112
          size: 32
          resetValue: 4095
          fields:
            - name: POSEDGE_MIN_CNT
              description: This register stores the minimal input clock count between two positive edges. It is used in boudrate-detect process.
              bitOffset: 0
              bitWidth: 12
              access: read-only
      - register:
          name: NEGPULSE
          description: Autobaud low pulse register
          addressOffset: 116
          size: 32
          resetValue: 4095
          fields:
            - name: NEGEDGE_MIN_CNT
              description: This register stores the minimal input clock count between two negative edges. It is used in boudrate-detect process.
              bitOffset: 0
              bitWidth: 12
              access: read-only
      - register:
          name: CLK_CONF
          description: UART core clock configuration
          addressOffset: 120
          size: 32
          resetValue: 57675776
          fields:
            - name: SCLK_DIV_B
              description: The  denominator of the frequency divider factor.
              bitOffset: 0
              bitWidth: 6
              access: read-write
            - name: SCLK_DIV_A
              description: The numerator of the frequency divider factor.
              bitOffset: 6
              bitWidth: 6
              access: read-write
            - name: SCLK_DIV_NUM
              description: The integral part of the frequency divider factor.
              bitOffset: 12
              bitWidth: 8
              access: read-write
            - name: SCLK_SEL
              description: "UART clock source select. 1: 80Mhz, 2: 8Mhz, 3: XTAL."
              bitOffset: 20
              bitWidth: 2
              access: read-write
            - name: SCLK_EN
              description: Set this bit to enable UART Tx/Rx clock.
              bitOffset: 22
              bitWidth: 1
              access: read-write
            - name: RST_CORE
              description: "Write 1 then write 0 to this bit, reset UART Tx/Rx."
              bitOffset: 23
              bitWidth: 1
              access: read-write
            - name: TX_SCLK_EN
              description: Set this bit to enable UART Tx clock.
              bitOffset: 24
              bitWidth: 1
              access: read-write
            - name: RX_SCLK_EN
              description: Set this bit to enable UART Rx clock.
              bitOffset: 25
              bitWidth: 1
              access: read-write
            - name: TX_RST_CORE
              description: "Write 1 then write 0 to this bit, reset UART Tx."
              bitOffset: 26
              bitWidth: 1
              access: read-write
            - name: RX_RST_CORE
              description: "Write 1 then write 0 to this bit, reset UART Rx."
              bitOffset: 27
              bitWidth: 1
              access: read-write
      - register:
          name: DATE
          description: UART Version register
          addressOffset: 124
          size: 32
          resetValue: 33587824
          fields:
            - name: DATE
              description: This is the version register.
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: ID
          description: UART ID register
          addressOffset: 128
          size: 32
          resetValue: 1073743104
          fields:
            - name: ID
              description: This register is used to configure the uart_id.
              bitOffset: 0
              bitWidth: 30
              access: read-write
            - name: HIGH_SPEED
              description: "This bit used to select synchronize mode. 1: Registers are auto synchronized into UART Core clock and UART core should be keep the same with APB clock. 0: After configure registers, software needs to write 1 to UART_REG_UPDATE to synchronize registers."
              bitOffset: 30
              bitWidth: 1
              access: read-write
            - name: REG_UPDATE
              description: Software write 1 would synchronize registers into UART Core clock domain and would be cleared by hardware after synchronization is done.
              bitOffset: 31
              bitWidth: 1
              access: read-write
  - name: UART1
    description: UART (Universal Asynchronous Receiver-Transmitter) Controller 1
    baseAddress: 1610678272
    interrupt:
      - name: UART1
        value: 22
    derivedFrom: UART0
  - name: UHCI0
    description: Universal Host Controller Interface 0
    groupName: UHCI
    baseAddress: 1610694656
    addressBlock:
      - offset: 0
        size: 132
        usage: registers
    interrupt:
      - name: UHCI0
        value: 15
    registers:
      - register:
          name: CONF0
          description: a
          addressOffset: 0
          size: 32
          resetValue: 1760
          fields:
            - name: TX_RST
              description: "Write 1, then write 0 to this bit to reset decode state machine."
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: RX_RST
              description: "Write 1, then write 0 to this bit to reset encode state machine."
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: UART0_CE
              description: Set this bit to link up HCI and UART0.
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: UART1_CE
              description: Set this bit to link up HCI and UART1.
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: SEPER_EN
              description: Set this bit to separate the data frame using a special char.
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: HEAD_EN
              description: Set this bit to encode the data packet with a formatting header.
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: CRC_REC_EN
              description: Set this bit to enable UHCI to receive the 16 bit CRC.
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: UART_IDLE_EOF_EN
              description: "If this bit is set to 1, UHCI will end the payload receiving process when UART has been in idle state."
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: LEN_EOF_EN
              description: "If this bit is set to 1, UHCI decoder receiving payload data is end when the receiving byte count has reached the specified value. The value is payload length indicated by UHCI packet header when UHCI_HEAD_EN is 1 or the value is configuration value when UHCI_HEAD_EN is 0. If this bit is set to 0, UHCI decoder receiving payload data is end when 0xc0 is received."
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: ENCODE_CRC_EN
              description: Set this bit to enable data integrity checking by appending a 16 bit CCITT-CRC to end of the payload.
              bitOffset: 10
              bitWidth: 1
              access: read-write
            - name: CLK_EN
              description: "1'b1: Force clock on for register. 1'b0: Support clock only when application writes registers."
              bitOffset: 11
              bitWidth: 1
              access: read-write
            - name: UART_RX_BRK_EOF_EN
              description: "If this bit is set to 1, UHCI will end payload receive process when NULL frame is received by UART."
              bitOffset: 12
              bitWidth: 1
              access: read-write
      - register:
          name: INT_RAW
          description: a
          addressOffset: 4
          size: 32
          fields:
            - name: RX_START_INT_RAW
              description: a
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: TX_START_INT_RAW
              description: a
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: RX_HUNG_INT_RAW
              description: a
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: TX_HUNG_INT_RAW
              description: a
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: SEND_S_REG_Q_INT_RAW
              description: a
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: SEND_A_REG_Q_INT_RAW
              description: a
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: OUT_EOF_INT_RAW
              description: This is the interrupt raw bit. Triggered when there are some errors in EOF in the
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: APP_CTRL0_INT_RAW
              description: Soft control int raw bit.
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: APP_CTRL1_INT_RAW
              description: Soft control int raw bit.
              bitOffset: 8
              bitWidth: 1
              access: read-write
      - register:
          name: INT_ST
          description: a
          addressOffset: 8
          size: 32
          fields:
            - name: RX_START_INT_ST
              description: a
              bitOffset: 0
              bitWidth: 1
              access: read-only
            - name: TX_START_INT_ST
              description: a
              bitOffset: 1
              bitWidth: 1
              access: read-only
            - name: RX_HUNG_INT_ST
              description: a
              bitOffset: 2
              bitWidth: 1
              access: read-only
            - name: TX_HUNG_INT_ST
              description: a
              bitOffset: 3
              bitWidth: 1
              access: read-only
            - name: SEND_S_REG_Q_INT_ST
              description: a
              bitOffset: 4
              bitWidth: 1
              access: read-only
            - name: SEND_A_REG_Q_INT_ST
              description: a
              bitOffset: 5
              bitWidth: 1
              access: read-only
            - name: OUTLINK_EOF_ERR_INT_ST
              description: a
              bitOffset: 6
              bitWidth: 1
              access: read-only
            - name: APP_CTRL0_INT_ST
              description: a
              bitOffset: 7
              bitWidth: 1
              access: read-only
            - name: APP_CTRL1_INT_ST
              description: a
              bitOffset: 8
              bitWidth: 1
              access: read-only
      - register:
          name: INT_ENA
          description: a
          addressOffset: 12
          size: 32
          fields:
            - name: RX_START_INT_ENA
              description: a
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: TX_START_INT_ENA
              description: a
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: RX_HUNG_INT_ENA
              description: a
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: TX_HUNG_INT_ENA
              description: a
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: SEND_S_REG_Q_INT_ENA
              description: a
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: SEND_A_REG_Q_INT_ENA
              description: a
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: OUTLINK_EOF_ERR_INT_ENA
              description: a
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: APP_CTRL0_INT_ENA
              description: a
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: APP_CTRL1_INT_ENA
              description: a
              bitOffset: 8
              bitWidth: 1
              access: read-write
      - register:
          name: INT_CLR
          description: a
          addressOffset: 16
          size: 32
          fields:
            - name: RX_START_INT_CLR
              description: a
              bitOffset: 0
              bitWidth: 1
              access: write-only
            - name: TX_START_INT_CLR
              description: a
              bitOffset: 1
              bitWidth: 1
              access: write-only
            - name: RX_HUNG_INT_CLR
              description: a
              bitOffset: 2
              bitWidth: 1
              access: write-only
            - name: TX_HUNG_INT_CLR
              description: a
              bitOffset: 3
              bitWidth: 1
              access: write-only
            - name: SEND_S_REG_Q_INT_CLR
              description: a
              bitOffset: 4
              bitWidth: 1
              access: write-only
            - name: SEND_A_REG_Q_INT_CLR
              description: a
              bitOffset: 5
              bitWidth: 1
              access: write-only
            - name: OUTLINK_EOF_ERR_INT_CLR
              description: a
              bitOffset: 6
              bitWidth: 1
              access: write-only
            - name: APP_CTRL0_INT_CLR
              description: a
              bitOffset: 7
              bitWidth: 1
              access: write-only
            - name: APP_CTRL1_INT_CLR
              description: a
              bitOffset: 8
              bitWidth: 1
              access: write-only
      - register:
          name: CONF1
          description: a
          addressOffset: 20
          size: 32
          resetValue: 51
          fields:
            - name: CHECK_SUM_EN
              description: a
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: CHECK_SEQ_EN
              description: a
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: CRC_DISABLE
              description: a
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: SAVE_HEAD
              description: a
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: TX_CHECK_SUM_RE
              description: a
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: TX_ACK_NUM_RE
              description: a
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: WAIT_SW_START
              description: a
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: SW_START
              description: a
              bitOffset: 8
              bitWidth: 1
              access: read-write
      - register:
          name: STATE0
          description: a
          addressOffset: 24
          size: 32
          fields:
            - name: RX_ERR_CAUSE
              description: a
              bitOffset: 0
              bitWidth: 3
              access: read-only
            - name: DECODE_STATE
              description: a
              bitOffset: 3
              bitWidth: 3
              access: read-only
      - register:
          name: STATE1
          description: a
          addressOffset: 28
          size: 32
          fields:
            - name: ENCODE_STATE
              description: a
              bitOffset: 0
              bitWidth: 3
              access: read-only
      - register:
          name: ESCAPE_CONF
          description: a
          addressOffset: 32
          size: 32
          resetValue: 51
          fields:
            - name: TX_C0_ESC_EN
              description: a
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: TX_DB_ESC_EN
              description: a
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: TX_11_ESC_EN
              description: a
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: TX_13_ESC_EN
              description: a
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: RX_C0_ESC_EN
              description: a
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: RX_DB_ESC_EN
              description: a
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: RX_11_ESC_EN
              description: a
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: RX_13_ESC_EN
              description: a
              bitOffset: 7
              bitWidth: 1
              access: read-write
      - register:
          name: HUNG_CONF
          description: a
          addressOffset: 36
          size: 32
          resetValue: 8456208
          fields:
            - name: TXFIFO_TIMEOUT
              description: a
              bitOffset: 0
              bitWidth: 8
              access: read-write
            - name: TXFIFO_TIMEOUT_SHIFT
              description: a
              bitOffset: 8
              bitWidth: 3
              access: read-write
            - name: TXFIFO_TIMEOUT_ENA
              description: a
              bitOffset: 11
              bitWidth: 1
              access: read-write
            - name: RXFIFO_TIMEOUT
              description: a
              bitOffset: 12
              bitWidth: 8
              access: read-write
            - name: RXFIFO_TIMEOUT_SHIFT
              description: a
              bitOffset: 20
              bitWidth: 3
              access: read-write
            - name: RXFIFO_TIMEOUT_ENA
              description: a
              bitOffset: 23
              bitWidth: 1
              access: read-write
      - register:
          name: ACK_NUM
          description: a
          addressOffset: 40
          size: 32
          resetValue: 8
          fields:
            - name: ACK_NUM
              description: a
              bitOffset: 0
              bitWidth: 3
              access: read-write
            - name: LOAD
              description: a
              bitOffset: 3
              bitWidth: 1
              access: write-only
      - register:
          name: RX_HEAD
          description: a
          addressOffset: 44
          size: 32
          fields:
            - name: RX_HEAD
              description: a
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: QUICK_SENT
          description: a
          addressOffset: 48
          size: 32
          fields:
            - name: SINGLE_SEND_NUM
              description: a
              bitOffset: 0
              bitWidth: 3
              access: read-write
            - name: SINGLE_SEND_EN
              description: a
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: ALWAYS_SEND_NUM
              description: a
              bitOffset: 4
              bitWidth: 3
              access: read-write
            - name: ALWAYS_SEND_EN
              description: a
              bitOffset: 7
              bitWidth: 1
              access: read-write
      - register:
          name: REG_Q0_WORD0
          description: a
          addressOffset: 52
          size: 32
          fields:
            - name: SEND_Q0_WORD0
              description: a
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: REG_Q0_WORD1
          description: a
          addressOffset: 56
          size: 32
          fields:
            - name: SEND_Q0_WORD1
              description: a
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: REG_Q1_WORD0
          description: a
          addressOffset: 60
          size: 32
          fields:
            - name: SEND_Q1_WORD0
              description: a
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: REG_Q1_WORD1
          description: a
          addressOffset: 64
          size: 32
          fields:
            - name: SEND_Q1_WORD1
              description: a
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: REG_Q2_WORD0
          description: a
          addressOffset: 68
          size: 32
          fields:
            - name: SEND_Q2_WORD0
              description: a
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: REG_Q2_WORD1
          description: a
          addressOffset: 72
          size: 32
          fields:
            - name: SEND_Q2_WORD1
              description: a
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: REG_Q3_WORD0
          description: a
          addressOffset: 76
          size: 32
          fields:
            - name: SEND_Q3_WORD0
              description: a
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: REG_Q3_WORD1
          description: a
          addressOffset: 80
          size: 32
          fields:
            - name: SEND_Q3_WORD1
              description: a
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: REG_Q4_WORD0
          description: a
          addressOffset: 84
          size: 32
          fields:
            - name: SEND_Q4_WORD0
              description: a
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: REG_Q4_WORD1
          description: a
          addressOffset: 88
          size: 32
          fields:
            - name: SEND_Q4_WORD1
              description: a
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: REG_Q5_WORD0
          description: a
          addressOffset: 92
          size: 32
          fields:
            - name: SEND_Q5_WORD0
              description: a
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: REG_Q5_WORD1
          description: a
          addressOffset: 96
          size: 32
          fields:
            - name: SEND_Q5_WORD1
              description: a
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: REG_Q6_WORD0
          description: a
          addressOffset: 100
          size: 32
          fields:
            - name: SEND_Q6_WORD0
              description: a
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: REG_Q6_WORD1
          description: a
          addressOffset: 104
          size: 32
          fields:
            - name: SEND_Q6_WORD1
              description: a
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: ESC_CONF0
          description: a
          addressOffset: 108
          size: 32
          resetValue: 14474176
          fields:
            - name: SEPER_CHAR
              description: a
              bitOffset: 0
              bitWidth: 8
              access: read-write
            - name: SEPER_ESC_CHAR0
              description: a
              bitOffset: 8
              bitWidth: 8
              access: read-write
            - name: SEPER_ESC_CHAR1
              description: a
              bitOffset: 16
              bitWidth: 8
              access: read-write
      - register:
          name: ESC_CONF1
          description: a
          addressOffset: 112
          size: 32
          resetValue: 14539739
          fields:
            - name: ESC_SEQ0
              description: a
              bitOffset: 0
              bitWidth: 8
              access: read-write
            - name: ESC_SEQ0_CHAR0
              description: a
              bitOffset: 8
              bitWidth: 8
              access: read-write
            - name: ESC_SEQ0_CHAR1
              description: a
              bitOffset: 16
              bitWidth: 8
              access: read-write
      - register:
          name: ESC_CONF2
          description: a
          addressOffset: 116
          size: 32
          resetValue: 14605073
          fields:
            - name: ESC_SEQ1
              description: a
              bitOffset: 0
              bitWidth: 8
              access: read-write
            - name: ESC_SEQ1_CHAR0
              description: a
              bitOffset: 8
              bitWidth: 8
              access: read-write
            - name: ESC_SEQ1_CHAR1
              description: a
              bitOffset: 16
              bitWidth: 8
              access: read-write
      - register:
          name: ESC_CONF3
          description: a
          addressOffset: 120
          size: 32
          resetValue: 14670611
          fields:
            - name: ESC_SEQ2
              description: a
              bitOffset: 0
              bitWidth: 8
              access: read-write
            - name: ESC_SEQ2_CHAR0
              description: a
              bitOffset: 8
              bitWidth: 8
              access: read-write
            - name: ESC_SEQ2_CHAR1
              description: a
              bitOffset: 16
              bitWidth: 8
              access: read-write
      - register:
          name: PKT_THRES
          description: a
          addressOffset: 124
          size: 32
          resetValue: 128
          fields:
            - name: PKT_THRS
              description: a
              bitOffset: 0
              bitWidth: 13
              access: read-write
      - register:
          name: DATE
          description: a
          addressOffset: 128
          size: 32
          resetValue: 33583472
          fields:
            - name: DATE
              description: a
              bitOffset: 0
              bitWidth: 32
              access: read-write
  - name: UHCI1
    description: Universal Host Controller Interface 1
    baseAddress: 1610661888
    derivedFrom: UHCI0
  - name: USB_DEVICE
    description: Full-speed USB Serial/JTAG Controller
    groupName: USB_DEVICE
    baseAddress: 1610887168
    addressBlock:
      - offset: 0
        size: 80
        usage: registers
    interrupt:
      - name: USB_DEVICE
        value: 26
    registers:
      - register:
          name: EP1
          description: USB_DEVICE_EP1_REG.
          addressOffset: 0
          size: 32
          fields:
            - name: RDWR_BYTE
              description: "Write and read byte data to/from UART Tx/Rx FIFO through this field. When USB_DEVICE_SERIAL_IN_EMPTY_INT is set, then user can write data (up to 64 bytes) into UART Tx FIFO. When USB_DEVICE_SERIAL_OUT_RECV_PKT_INT is set, user can check USB_DEVICE_OUT_EP1_WR_ADDR USB_DEVICE_OUT_EP0_RD_ADDR to know how many data is received, then read data from UART Rx FIFO."
              bitOffset: 0
              bitWidth: 8
              access: read-write
      - register:
          name: EP1_CONF
          description: USB_DEVICE_EP1_CONF_REG.
          addressOffset: 4
          size: 32
          resetValue: 2
          fields:
            - name: WR_DONE
              description: Set this bit to indicate writing byte data to UART Tx FIFO is done.
              bitOffset: 0
              bitWidth: 1
              access: write-only
            - name: SERIAL_IN_EP_DATA_FREE
              description: "1'b1: Indicate UART Tx FIFO is not full and can write data into in. After writing USB_DEVICE_WR_DONE, this bit would be 0 until data in UART Tx FIFO is read by USB Host."
              bitOffset: 1
              bitWidth: 1
              access: read-only
            - name: SERIAL_OUT_EP_DATA_AVAIL
              description: "1'b1: Indicate there is data in UART Rx FIFO."
              bitOffset: 2
              bitWidth: 1
              access: read-only
      - register:
          name: INT_RAW
          description: USB_DEVICE_INT_RAW_REG.
          addressOffset: 8
          size: 32
          resetValue: 8
          fields:
            - name: JTAG_IN_FLUSH_INT_RAW
              description: The raw interrupt bit turns to high level when flush cmd is received for IN endpoint 2 of JTAG.
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: SOF_INT_RAW
              description: The raw interrupt bit turns to high level when SOF frame is received.
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: SERIAL_OUT_RECV_PKT_INT_RAW
              description: The raw interrupt bit turns to high level when Serial Port OUT Endpoint received one packet.
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: SERIAL_IN_EMPTY_INT_RAW
              description: The raw interrupt bit turns to high level when Serial Port IN Endpoint is empty.
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: PID_ERR_INT_RAW
              description: The raw interrupt bit turns to high level when pid error is detected.
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: CRC5_ERR_INT_RAW
              description: The raw interrupt bit turns to high level when CRC5 error is detected.
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: CRC16_ERR_INT_RAW
              description: The raw interrupt bit turns to high level when CRC16 error is detected.
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: STUFF_ERR_INT_RAW
              description: The raw interrupt bit turns to high level when stuff error is detected.
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: IN_TOKEN_REC_IN_EP1_INT_RAW
              description: The raw interrupt bit turns to high level when IN token for IN endpoint 1 is received.
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: USB_BUS_RESET_INT_RAW
              description: The raw interrupt bit turns to high level when usb bus reset is detected.
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: OUT_EP1_ZERO_PAYLOAD_INT_RAW
              description: The raw interrupt bit turns to high level when OUT endpoint 1 received packet with zero palyload.
              bitOffset: 10
              bitWidth: 1
              access: read-write
            - name: OUT_EP2_ZERO_PAYLOAD_INT_RAW
              description: The raw interrupt bit turns to high level when OUT endpoint 2 received packet with zero palyload.
              bitOffset: 11
              bitWidth: 1
              access: read-write
      - register:
          name: INT_ST
          description: USB_DEVICE_INT_ST_REG.
          addressOffset: 12
          size: 32
          fields:
            - name: JTAG_IN_FLUSH_INT_ST
              description: The raw interrupt status bit for the USB_DEVICE_JTAG_IN_FLUSH_INT interrupt.
              bitOffset: 0
              bitWidth: 1
              access: read-only
            - name: SOF_INT_ST
              description: The raw interrupt status bit for the USB_DEVICE_SOF_INT interrupt.
              bitOffset: 1
              bitWidth: 1
              access: read-only
            - name: SERIAL_OUT_RECV_PKT_INT_ST
              description: The raw interrupt status bit for the USB_DEVICE_SERIAL_OUT_RECV_PKT_INT interrupt.
              bitOffset: 2
              bitWidth: 1
              access: read-only
            - name: SERIAL_IN_EMPTY_INT_ST
              description: The raw interrupt status bit for the USB_DEVICE_SERIAL_IN_EMPTY_INT interrupt.
              bitOffset: 3
              bitWidth: 1
              access: read-only
            - name: PID_ERR_INT_ST
              description: The raw interrupt status bit for the USB_DEVICE_PID_ERR_INT interrupt.
              bitOffset: 4
              bitWidth: 1
              access: read-only
            - name: CRC5_ERR_INT_ST
              description: The raw interrupt status bit for the USB_DEVICE_CRC5_ERR_INT interrupt.
              bitOffset: 5
              bitWidth: 1
              access: read-only
            - name: CRC16_ERR_INT_ST
              description: The raw interrupt status bit for the USB_DEVICE_CRC16_ERR_INT interrupt.
              bitOffset: 6
              bitWidth: 1
              access: read-only
            - name: STUFF_ERR_INT_ST
              description: The raw interrupt status bit for the USB_DEVICE_STUFF_ERR_INT interrupt.
              bitOffset: 7
              bitWidth: 1
              access: read-only
            - name: IN_TOKEN_REC_IN_EP1_INT_ST
              description: The raw interrupt status bit for the USB_DEVICE_IN_TOKEN_REC_IN_EP1_INT interrupt.
              bitOffset: 8
              bitWidth: 1
              access: read-only
            - name: USB_BUS_RESET_INT_ST
              description: The raw interrupt status bit for the USB_DEVICE_USB_BUS_RESET_INT interrupt.
              bitOffset: 9
              bitWidth: 1
              access: read-only
            - name: OUT_EP1_ZERO_PAYLOAD_INT_ST
              description: The raw interrupt status bit for the USB_DEVICE_OUT_EP1_ZERO_PAYLOAD_INT interrupt.
              bitOffset: 10
              bitWidth: 1
              access: read-only
            - name: OUT_EP2_ZERO_PAYLOAD_INT_ST
              description: The raw interrupt status bit for the USB_DEVICE_OUT_EP2_ZERO_PAYLOAD_INT interrupt.
              bitOffset: 11
              bitWidth: 1
              access: read-only
      - register:
          name: INT_ENA
          description: USB_DEVICE_INT_ENA_REG.
          addressOffset: 16
          size: 32
          fields:
            - name: JTAG_IN_FLUSH_INT_ENA
              description: The interrupt enable bit for the USB_DEVICE_JTAG_IN_FLUSH_INT interrupt.
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: SOF_INT_ENA
              description: The interrupt enable bit for the USB_DEVICE_SOF_INT interrupt.
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: SERIAL_OUT_RECV_PKT_INT_ENA
              description: The interrupt enable bit for the USB_DEVICE_SERIAL_OUT_RECV_PKT_INT interrupt.
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: SERIAL_IN_EMPTY_INT_ENA
              description: The interrupt enable bit for the USB_DEVICE_SERIAL_IN_EMPTY_INT interrupt.
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: PID_ERR_INT_ENA
              description: The interrupt enable bit for the USB_DEVICE_PID_ERR_INT interrupt.
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: CRC5_ERR_INT_ENA
              description: The interrupt enable bit for the USB_DEVICE_CRC5_ERR_INT interrupt.
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: CRC16_ERR_INT_ENA
              description: The interrupt enable bit for the USB_DEVICE_CRC16_ERR_INT interrupt.
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: STUFF_ERR_INT_ENA
              description: The interrupt enable bit for the USB_DEVICE_STUFF_ERR_INT interrupt.
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: IN_TOKEN_REC_IN_EP1_INT_ENA
              description: The interrupt enable bit for the USB_DEVICE_IN_TOKEN_REC_IN_EP1_INT interrupt.
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: USB_BUS_RESET_INT_ENA
              description: The interrupt enable bit for the USB_DEVICE_USB_BUS_RESET_INT interrupt.
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: OUT_EP1_ZERO_PAYLOAD_INT_ENA
              description: The interrupt enable bit for the USB_DEVICE_OUT_EP1_ZERO_PAYLOAD_INT interrupt.
              bitOffset: 10
              bitWidth: 1
              access: read-write
            - name: OUT_EP2_ZERO_PAYLOAD_INT_ENA
              description: The interrupt enable bit for the USB_DEVICE_OUT_EP2_ZERO_PAYLOAD_INT interrupt.
              bitOffset: 11
              bitWidth: 1
              access: read-write
      - register:
          name: INT_CLR
          description: USB_DEVICE_INT_CLR_REG.
          addressOffset: 20
          size: 32
          fields:
            - name: JTAG_IN_FLUSH_INT_CLR
              description: Set this bit to clear the USB_DEVICE_JTAG_IN_FLUSH_INT interrupt.
              bitOffset: 0
              bitWidth: 1
              access: write-only
            - name: SOF_INT_CLR
              description: Set this bit to clear the USB_DEVICE_JTAG_SOF_INT interrupt.
              bitOffset: 1
              bitWidth: 1
              access: write-only
            - name: SERIAL_OUT_RECV_PKT_INT_CLR
              description: Set this bit to clear the USB_DEVICE_SERIAL_OUT_RECV_PKT_INT interrupt.
              bitOffset: 2
              bitWidth: 1
              access: write-only
            - name: SERIAL_IN_EMPTY_INT_CLR
              description: Set this bit to clear the USB_DEVICE_SERIAL_IN_EMPTY_INT interrupt.
              bitOffset: 3
              bitWidth: 1
              access: write-only
            - name: PID_ERR_INT_CLR
              description: Set this bit to clear the USB_DEVICE_PID_ERR_INT interrupt.
              bitOffset: 4
              bitWidth: 1
              access: write-only
            - name: CRC5_ERR_INT_CLR
              description: Set this bit to clear the USB_DEVICE_CRC5_ERR_INT interrupt.
              bitOffset: 5
              bitWidth: 1
              access: write-only
            - name: CRC16_ERR_INT_CLR
              description: Set this bit to clear the USB_DEVICE_CRC16_ERR_INT interrupt.
              bitOffset: 6
              bitWidth: 1
              access: write-only
            - name: STUFF_ERR_INT_CLR
              description: Set this bit to clear the USB_DEVICE_STUFF_ERR_INT interrupt.
              bitOffset: 7
              bitWidth: 1
              access: write-only
            - name: IN_TOKEN_REC_IN_EP1_INT_CLR
              description: Set this bit to clear the USB_DEVICE_IN_TOKEN_IN_EP1_INT interrupt.
              bitOffset: 8
              bitWidth: 1
              access: write-only
            - name: USB_BUS_RESET_INT_CLR
              description: Set this bit to clear the USB_DEVICE_USB_BUS_RESET_INT interrupt.
              bitOffset: 9
              bitWidth: 1
              access: write-only
            - name: OUT_EP1_ZERO_PAYLOAD_INT_CLR
              description: Set this bit to clear the USB_DEVICE_OUT_EP1_ZERO_PAYLOAD_INT interrupt.
              bitOffset: 10
              bitWidth: 1
              access: write-only
            - name: OUT_EP2_ZERO_PAYLOAD_INT_CLR
              description: Set this bit to clear the USB_DEVICE_OUT_EP2_ZERO_PAYLOAD_INT interrupt.
              bitOffset: 11
              bitWidth: 1
              access: write-only
      - register:
          name: CONF0
          description: USB_DEVICE_CONF0_REG.
          addressOffset: 24
          size: 32
          resetValue: 16896
          fields:
            - name: PHY_SEL
              description: Select internal/external PHY
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: EXCHG_PINS_OVERRIDE
              description: Enable software control USB D+ D- exchange
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: EXCHG_PINS
              description: USB D+ D- exchange
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: VREFH
              description: "Control single-end input high threshold,1.76V to 2V, step 80mV"
              bitOffset: 3
              bitWidth: 2
              access: read-write
            - name: VREFL
              description: "Control single-end input low threshold,0.8V to 1.04V, step 80mV"
              bitOffset: 5
              bitWidth: 2
              access: read-write
            - name: VREF_OVERRIDE
              description: Enable software control input  threshold
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: PAD_PULL_OVERRIDE
              description: Enable software control USB D+ D- pullup pulldown
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: DP_PULLUP
              description: Control USB D+ pull up.
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: DP_PULLDOWN
              description: Control USB D+ pull down.
              bitOffset: 10
              bitWidth: 1
              access: read-write
            - name: DM_PULLUP
              description: Control USB D- pull up.
              bitOffset: 11
              bitWidth: 1
              access: read-write
            - name: DM_PULLDOWN
              description: Control USB D- pull down.
              bitOffset: 12
              bitWidth: 1
              access: read-write
            - name: PULLUP_VALUE
              description: Control pull up value.
              bitOffset: 13
              bitWidth: 1
              access: read-write
            - name: USB_PAD_ENABLE
              description: Enable USB pad function.
              bitOffset: 14
              bitWidth: 1
              access: read-write
      - register:
          name: TEST
          description: USB_DEVICE_TEST_REG.
          addressOffset: 28
          size: 32
          fields:
            - name: ENABLE
              description: Enable test of the USB pad
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: USB_OE
              description: USB pad oen in test
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: TX_DP
              description: USB D+ tx value in test
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: TX_DM
              description: USB D- tx value in test
              bitOffset: 3
              bitWidth: 1
              access: read-write
      - register:
          name: JFIFO_ST
          description: USB_DEVICE_JFIFO_ST_REG.
          addressOffset: 32
          size: 32
          resetValue: 68
          fields:
            - name: IN_FIFO_CNT
              description: JTAT in fifo counter.
              bitOffset: 0
              bitWidth: 2
              access: read-only
            - name: IN_FIFO_EMPTY
              description: "1: JTAG in fifo is empty."
              bitOffset: 2
              bitWidth: 1
              access: read-only
            - name: IN_FIFO_FULL
              description: "1: JTAG in fifo is full."
              bitOffset: 3
              bitWidth: 1
              access: read-only
            - name: OUT_FIFO_CNT
              description: JTAT out fifo counter.
              bitOffset: 4
              bitWidth: 2
              access: read-only
            - name: OUT_FIFO_EMPTY
              description: "1: JTAG out fifo is empty."
              bitOffset: 6
              bitWidth: 1
              access: read-only
            - name: OUT_FIFO_FULL
              description: "1: JTAG out fifo is full."
              bitOffset: 7
              bitWidth: 1
              access: read-only
            - name: IN_FIFO_RESET
              description: Write 1 to reset JTAG in fifo.
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: OUT_FIFO_RESET
              description: Write 1 to reset JTAG out fifo.
              bitOffset: 9
              bitWidth: 1
              access: read-write
      - register:
          name: FRAM_NUM
          description: USB_DEVICE_FRAM_NUM_REG.
          addressOffset: 36
          size: 32
          fields:
            - name: SOF_FRAME_INDEX
              description: Frame index of received SOF frame.
              bitOffset: 0
              bitWidth: 11
              access: read-only
      - register:
          name: IN_EP0_ST
          description: USB_DEVICE_IN_EP0_ST_REG.
          addressOffset: 40
          size: 32
          resetValue: 1
          fields:
            - name: IN_EP0_STATE
              description: State of IN Endpoint 0.
              bitOffset: 0
              bitWidth: 2
              access: read-only
            - name: IN_EP0_WR_ADDR
              description: Write data address of IN endpoint 0.
              bitOffset: 2
              bitWidth: 7
              access: read-only
            - name: IN_EP0_RD_ADDR
              description: Read data address of IN endpoint 0.
              bitOffset: 9
              bitWidth: 7
              access: read-only
      - register:
          name: IN_EP1_ST
          description: USB_DEVICE_IN_EP1_ST_REG.
          addressOffset: 44
          size: 32
          resetValue: 1
          fields:
            - name: IN_EP1_STATE
              description: State of IN Endpoint 1.
              bitOffset: 0
              bitWidth: 2
              access: read-only
            - name: IN_EP1_WR_ADDR
              description: Write data address of IN endpoint 1.
              bitOffset: 2
              bitWidth: 7
              access: read-only
            - name: IN_EP1_RD_ADDR
              description: Read data address of IN endpoint 1.
              bitOffset: 9
              bitWidth: 7
              access: read-only
      - register:
          name: IN_EP2_ST
          description: USB_DEVICE_IN_EP2_ST_REG.
          addressOffset: 48
          size: 32
          resetValue: 1
          fields:
            - name: IN_EP2_STATE
              description: State of IN Endpoint 2.
              bitOffset: 0
              bitWidth: 2
              access: read-only
            - name: IN_EP2_WR_ADDR
              description: Write data address of IN endpoint 2.
              bitOffset: 2
              bitWidth: 7
              access: read-only
            - name: IN_EP2_RD_ADDR
              description: Read data address of IN endpoint 2.
              bitOffset: 9
              bitWidth: 7
              access: read-only
      - register:
          name: IN_EP3_ST
          description: USB_DEVICE_IN_EP3_ST_REG.
          addressOffset: 52
          size: 32
          resetValue: 1
          fields:
            - name: IN_EP3_STATE
              description: State of IN Endpoint 3.
              bitOffset: 0
              bitWidth: 2
              access: read-only
            - name: IN_EP3_WR_ADDR
              description: Write data address of IN endpoint 3.
              bitOffset: 2
              bitWidth: 7
              access: read-only
            - name: IN_EP3_RD_ADDR
              description: Read data address of IN endpoint 3.
              bitOffset: 9
              bitWidth: 7
              access: read-only
      - register:
          name: OUT_EP0_ST
          description: USB_DEVICE_OUT_EP0_ST_REG.
          addressOffset: 56
          size: 32
          fields:
            - name: OUT_EP0_STATE
              description: State of OUT Endpoint 0.
              bitOffset: 0
              bitWidth: 2
              access: read-only
            - name: OUT_EP0_WR_ADDR
              description: "Write data address of OUT endpoint 0. When USB_DEVICE_SERIAL_OUT_RECV_PKT_INT is detected, there are USB_DEVICE_OUT_EP0_WR_ADDR-2 bytes data in OUT EP0."
              bitOffset: 2
              bitWidth: 7
              access: read-only
            - name: OUT_EP0_RD_ADDR
              description: Read data address of OUT endpoint 0.
              bitOffset: 9
              bitWidth: 7
              access: read-only
      - register:
          name: OUT_EP1_ST
          description: USB_DEVICE_OUT_EP1_ST_REG.
          addressOffset: 60
          size: 32
          fields:
            - name: OUT_EP1_STATE
              description: State of OUT Endpoint 1.
              bitOffset: 0
              bitWidth: 2
              access: read-only
            - name: OUT_EP1_WR_ADDR
              description: "Write data address of OUT endpoint 1. When USB_DEVICE_SERIAL_OUT_RECV_PKT_INT is detected, there are USB_DEVICE_OUT_EP1_WR_ADDR-2 bytes data in OUT EP1."
              bitOffset: 2
              bitWidth: 7
              access: read-only
            - name: OUT_EP1_RD_ADDR
              description: Read data address of OUT endpoint 1.
              bitOffset: 9
              bitWidth: 7
              access: read-only
            - name: OUT_EP1_REC_DATA_CNT
              description: Data count in OUT endpoint 1 when one packet is received.
              bitOffset: 16
              bitWidth: 7
              access: read-only
      - register:
          name: OUT_EP2_ST
          description: USB_DEVICE_OUT_EP2_ST_REG.
          addressOffset: 64
          size: 32
          fields:
            - name: OUT_EP2_STATE
              description: State of OUT Endpoint 2.
              bitOffset: 0
              bitWidth: 2
              access: read-only
            - name: OUT_EP2_WR_ADDR
              description: "Write data address of OUT endpoint 2. When USB_DEVICE_SERIAL_OUT_RECV_PKT_INT is detected, there are USB_DEVICE_OUT_EP2_WR_ADDR-2 bytes data in OUT EP2."
              bitOffset: 2
              bitWidth: 7
              access: read-only
            - name: OUT_EP2_RD_ADDR
              description: Read data address of OUT endpoint 2.
              bitOffset: 9
              bitWidth: 7
              access: read-only
      - register:
          name: MISC_CONF
          description: USB_DEVICE_MISC_CONF_REG.
          addressOffset: 68
          size: 32
          fields:
            - name: CLK_EN
              description: "1'h1: Force clock on for register. 1'h0: Support clock only when application writes registers."
              bitOffset: 0
              bitWidth: 1
              access: read-write
      - register:
          name: MEM_CONF
          description: USB_DEVICE_MEM_CONF_REG.
          addressOffset: 72
          size: 32
          resetValue: 2
          fields:
            - name: USB_MEM_PD
              description: "1: power down usb memory."
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: USB_MEM_CLK_EN
              description: "1: Force clock on for usb memory."
              bitOffset: 1
              bitWidth: 1
              access: read-write
      - register:
          name: DATE
          description: USB_DEVICE_DATE_REG.
          addressOffset: 128
          size: 32
          resetValue: 33583872
          fields:
            - name: DATE
              description: register version.
              bitOffset: 0
              bitWidth: 32
              access: read-write
  - name: XTS_AES
    description: XTS-AES-128 Flash Encryption
    groupName: XTS_AES
    baseAddress: 1611448320
    addressBlock:
      - offset: 0
        size: 48
        usage: registers
    registers:
      - register:
          dim: 4
          dimIncrement: 4
          name: "PLAIN_MEM[%s]"
          description: The memory that stores plaintext
          addressOffset: 0
          size: 32
      - register:
          name: LINESIZE
          description: XTS-AES line-size register
          addressOffset: 64
          size: 32
          fields:
            - name: LINESIZE
              description: "This bit stores the line size parameter. 0: 16Byte, 1: 32Byte."
              bitOffset: 0
              bitWidth: 1
              access: read-write
      - register:
          name: DESTINATION
          description: XTS-AES destination register
          addressOffset: 68
          size: 32
          fields:
            - name: DESTINATION
              description: "This bit stores the destination. 0: flash(default). 1: reserved."
              bitOffset: 0
              bitWidth: 1
              access: read-write
      - register:
          name: PHYSICAL_ADDRESS
          description: XTS-AES physical address register
          addressOffset: 72
          size: 32
          fields:
            - name: PHYSICAL_ADDRESS
              description: "Those bits stores the physical address. If linesize is 16-byte, the physical address should be aligned of 16 bytes. If linesize is 32-byte, the physical address should be aligned of 32 bytes."
              bitOffset: 0
              bitWidth: 30
              access: read-write
      - register:
          name: TRIGGER
          description: XTS-AES trigger register
          addressOffset: 76
          size: 32
          fields:
            - name: TRIGGER
              description: Set this bit to start manual encryption calculation
              bitOffset: 0
              bitWidth: 1
              access: write-only
      - register:
          name: RELEASE
          description: XTS-AES release register
          addressOffset: 80
          size: 32
          fields:
            - name: RELEASE
              description: "Set this bit to release the manual encrypted result, after that the result will be visible to spi"
              bitOffset: 0
              bitWidth: 1
              access: write-only
      - register:
          name: DESTROY
          description: XTS-AES destroy register
          addressOffset: 84
          size: 32
          fields:
            - name: DESTROY
              description: Set this bit to destroy XTS-AES result.
              bitOffset: 0
              bitWidth: 1
              access: write-only
      - register:
          name: STATE
          description: XTS-AES status register
          addressOffset: 88
          size: 32
          fields:
            - name: STATE
              description: "Those bits shows XTS-AES status. 0=IDLE, 1=WORK, 2=RELEASE, 3=USE. IDLE means that XTS-AES is idle. WORK means that XTS-AES is busy with calculation. RELEASE means the encrypted result is generated but not visible to mspi. USE means that the encrypted result is visible to mspi."
              bitOffset: 0
              bitWidth: 2
              access: read-only
      - register:
          name: DATE
          description: XTS-AES version control register
          addressOffset: 92
          size: 32
          resetValue: 538969635
          fields:
            - name: DATE
              description: Those bits stores the version information of XTS-AES.
              bitOffset: 0
              bitWidth: 30
              access: read-write
