0.7
2020.2
May 22 2024
19:03:11
C:/Users/wht20/Desktop/ece385/lab2/3_adders/3_adders.sim/sim_1/behav/xsim/glbl.v,1708598507,verilog,,,,glbl,,uvm,,,,,,
C:/Users/wht20/Desktop/ece385/lab2/3_adders/3_adders.srcs/sim_1/new/rippleAdderTestbench.sv,1718838652,systemVerilog,,,,rippleAdderTestbench,,uvm,,,,,,
C:/Users/wht20/Desktop/ece385/lab2/3_adders/3_adders.srcs/sim_1/new/testbench.sv,1718927725,systemVerilog,,C:/Users/wht20/Desktop/ece385/lab2/3_adders/3_adders.srcs/sim_1/new/rippleAdderTestbench.sv,,testbench,,uvm,,,,,,
C:/Users/wht20/Desktop/ece385/lab2/3adders/adder_design_source/adder_toplevel.sv,1719183299,systemVerilog,C:/Users/wht20/Desktop/ece385/lab2/3_adders/3_adders.srcs/sim_1/new/testbench.sv;C:/Users/wht20/Desktop/ece385/lab2/3adders/adder_design_source/hex_driver.sv;C:/Users/wht20/Desktop/ece385/lab2/3adders/adder_design_source/load_reg.sv;C:/Users/wht20/Desktop/ece385/lab2/3adders/adder_design_source/negedge_detector.sv;C:/Users/wht20/Desktop/ece385/lab2/3adders/adder_design_source/ripple_adder.sv;C:/Users/wht20/Desktop/ece385/lab2/3adders/adder_design_source/sync_debounce.sv,C:/Users/wht20/Desktop/ece385/lab2/3adders/select_adder.sv,,adder_toplevel,,uvm,,,,,,
C:/Users/wht20/Desktop/ece385/lab2/3adders/adder_design_source/hex_driver.sv,1706613854,systemVerilog,C:/Users/wht20/Desktop/ece385/lab2/3_adders/3_adders.srcs/sim_1/new/testbench.sv;C:/Users/wht20/Desktop/ece385/lab2/3adders/adder_design_source/adder_toplevel.sv;C:/Users/wht20/Desktop/ece385/lab2/3adders/adder_design_source/load_reg.sv;C:/Users/wht20/Desktop/ece385/lab2/3adders/adder_design_source/negedge_detector.sv;C:/Users/wht20/Desktop/ece385/lab2/3adders/adder_design_source/sync_debounce.sv;C:/Users/wht20/Desktop/ece385/lab2/3adders/lookahead_adder.sv;C:/Users/wht20/Desktop/ece385/lab2/3adders/ripple_adder.sv;C:/Users/wht20/Desktop/ece385/lab2/3adders/select_adder.sv,C:/Users/wht20/Desktop/ece385/lab2/3adders/adder_design_source/load_reg.sv,,$unit_hex_driver_sv_3056778070;hex_driver,,uvm,,,,,,
C:/Users/wht20/Desktop/ece385/lab2/3adders/adder_design_source/load_reg.sv,1706640482,systemVerilog,,C:/Users/wht20/Desktop/ece385/lab2/3adders/adder_design_source/negedge_detector.sv,,load_reg,,uvm,,,,,,
C:/Users/wht20/Desktop/ece385/lab2/3adders/adder_design_source/negedge_detector.sv,1706643948,systemVerilog,,C:/Users/wht20/Desktop/ece385/lab2/3adders/adder_design_source/sync_debounce.sv,,negedge_detector,,uvm,,,,,,
C:/Users/wht20/Desktop/ece385/lab2/3adders/adder_design_source/sync_debounce.sv,1706807946,systemVerilog,,C:/Users/wht20/Desktop/ece385/lab2/3adders/adder_design_source/adder_toplevel.sv,,sync_debounce,,uvm,,,,,,
C:/Users/wht20/Desktop/ece385/lab2/3adders/lookahead_adder.sv,1718919112,systemVerilog,,C:/Users/wht20/Desktop/ece385/lab2/3_adders/3_adders.srcs/sim_1/new/testbench.sv,,carry_unit;cla4;lookahead_adder,,uvm,,,,,,
C:/Users/wht20/Desktop/ece385/lab2/3adders/ripple_adder.sv,1718923254,systemVerilog,,C:/Users/wht20/Desktop/ece385/lab2/3adders/lookahead_adder.sv,,adder4;full_adder;ripple_adder,,uvm,,,,,,
C:/Users/wht20/Desktop/ece385/lab2/3adders/select_adder.sv,1718923509,systemVerilog,,C:/Users/wht20/Desktop/ece385/lab2/3adders/ripple_adder.sv,,csa4;mux_2;select_adder,,uvm,,,,,,
