SCUBA, Version Diamond (64-bit) 3.12.1.454
Sat May 07 14:14:19 2022
  
Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.
  
BEGIN SCUBA Module Synthesis
  
    Issued command   : C:\lscc\diamond\3.12\ispfpga\bin\nt64\scuba.exe -w -n SineLUT -lang verilog -synth synplify -bus_exp 7 -bb -arch mg5a00 -type ramdp -device LFXP2-5E -aaddr_width 10 -widtha 18 -baddr_width 10 -widthb 18 -anum_words 1024 -bnum_words 1024 -writemodeA NORMAL -writemodeB NORMAL -resetmode SYNC -memfile c:/github/uct fpga course 2022 memo/fpga/ip/sinelut/sinelut.mem -memformat hex -cascade -1 
    Circuit name     : SineLUT
    Module type      : RAM_DP_TRUE
    Module Version   : 7.5
    Ports            : 
    Inputs       : DataInA[17:0], DataInB[17:0], AddressA[9:0], AddressB[9:0], ClockA, ClockB, ClockEnA, ClockEnB, WrA, WrB, ResetA, ResetB
    Outputs      : QA[17:0], QB[17:0]
    I/O buffer       : not inserted
    Memory file      : c:/github/uct fpga course 2022 memo/fpga/ip/sinelut/sinelut.mem
    EDIF output      : SineLUT.edn
    Verilog output   : SineLUT.v
    Verilog template : SineLUT_tmpl.v
    Verilog testbench: tb_SineLUT_tmpl.v
    Verilog purpose  : for synthesis and simulation
    Bus notation     : big endian
    Report output    : SineLUT.srp
    Estimated Resource Usage:
            EBR : 1
  
END   SCUBA Module Synthesis

