/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [3:0] _00_;
  wire [29:0] _01_;
  reg [16:0] _02_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [2:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire [2:0] celloutsig_0_14z;
  wire [14:0] celloutsig_0_15z;
  wire [3:0] celloutsig_0_16z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire [7:0] celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire [5:0] celloutsig_0_23z;
  wire [2:0] celloutsig_0_25z;
  wire celloutsig_0_27z;
  wire [29:0] celloutsig_0_28z;
  wire [15:0] celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire [4:0] celloutsig_0_30z;
  wire celloutsig_0_31z;
  wire celloutsig_0_33z;
  wire celloutsig_0_34z;
  wire celloutsig_0_35z;
  wire [2:0] celloutsig_0_37z;
  wire celloutsig_0_38z;
  wire celloutsig_0_3z;
  wire [6:0] celloutsig_0_41z;
  wire [3:0] celloutsig_0_44z;
  wire celloutsig_0_46z;
  wire [7:0] celloutsig_0_48z;
  wire celloutsig_0_4z;
  wire [2:0] celloutsig_0_50z;
  wire [19:0] celloutsig_0_52z;
  wire [2:0] celloutsig_0_56z;
  wire [2:0] celloutsig_0_5z;
  wire [7:0] celloutsig_0_67z;
  wire celloutsig_0_68z;
  wire [7:0] celloutsig_0_6z;
  wire [2:0] celloutsig_0_7z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [5:0] celloutsig_1_11z;
  wire [4:0] celloutsig_1_12z;
  wire celloutsig_1_14z;
  wire [4:0] celloutsig_1_15z;
  wire [44:0] celloutsig_1_18z;
  wire [6:0] celloutsig_1_19z;
  wire [5:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_35z = ~celloutsig_0_30z[1];
  assign celloutsig_1_0z = ~in_data[159];
  assign celloutsig_1_2z = ~celloutsig_1_1z[3];
  assign celloutsig_0_9z = ~celloutsig_0_1z[1];
  assign celloutsig_0_13z = ~celloutsig_0_5z[2];
  assign celloutsig_0_2z = ~celloutsig_0_0z;
  assign celloutsig_0_27z = ~celloutsig_0_12z[2];
  assign celloutsig_0_31z = ~celloutsig_0_28z[11];
  assign celloutsig_0_46z = celloutsig_0_12z[2] | ~(celloutsig_0_35z);
  assign celloutsig_1_10z = celloutsig_1_8z | ~(celloutsig_1_1z[0]);
  assign celloutsig_0_10z = celloutsig_0_0z | ~(in_data[34]);
  assign celloutsig_0_11z = celloutsig_0_4z | ~(celloutsig_0_10z);
  assign celloutsig_0_34z = in_data[49] ^ celloutsig_0_19z;
  assign celloutsig_1_6z = in_data[136] ^ celloutsig_1_0z;
  assign celloutsig_1_9z = celloutsig_1_1z[4] ^ celloutsig_1_3z;
  assign celloutsig_0_19z = celloutsig_0_11z ^ celloutsig_0_18z;
  assign celloutsig_0_3z = celloutsig_0_1z[2] ^ celloutsig_0_2z;
  assign celloutsig_0_44z = { _00_[3:1], celloutsig_0_19z } + { celloutsig_0_9z, celloutsig_0_11z, celloutsig_0_0z, celloutsig_0_34z };
  assign celloutsig_1_15z = { celloutsig_1_14z, celloutsig_1_6z, celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_6z } + { celloutsig_1_1z[3:0], celloutsig_1_6z };
  assign celloutsig_0_12z = in_data[78:76] + { celloutsig_0_0z, celloutsig_0_11z, celloutsig_0_10z };
  assign celloutsig_0_28z = { celloutsig_0_23z[1], celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_21z, celloutsig_0_9z, celloutsig_0_0z, celloutsig_0_20z, celloutsig_0_4z, celloutsig_0_20z, celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_25z, celloutsig_0_5z, celloutsig_0_16z, celloutsig_0_27z } + { celloutsig_0_6z[6:5], celloutsig_0_1z, _00_[3:1], _01_[16:15], celloutsig_0_15z };
  always_ff @(posedge clkin_data[0], posedge clkin_data[32])
    if (clkin_data[32]) _02_ <= 17'h00000;
    else _02_ <= { celloutsig_0_29z, celloutsig_0_4z };
  reg [4:0] _25_;
  always_ff @(negedge celloutsig_1_18z[3], negedge clkin_data[64])
    if (!clkin_data[64]) _25_ <= 5'h00;
    else _25_ <= { celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_11z };
  assign { _00_[3:1], _01_[16:15] } = _25_;
  assign celloutsig_0_37z = celloutsig_0_16z[3:1] / { 1'h1, in_data[3:2] };
  assign celloutsig_0_56z = celloutsig_0_12z / { 1'h1, _02_[13], celloutsig_0_33z };
  assign celloutsig_1_11z = { in_data[176:175], celloutsig_1_0z, celloutsig_1_9z, celloutsig_1_2z, celloutsig_1_9z } / { 1'h1, celloutsig_1_1z[4:1], celloutsig_1_10z };
  assign celloutsig_0_1z = in_data[38:31] / { 1'h1, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_0_23z = { celloutsig_0_6z[6:3], celloutsig_0_9z, celloutsig_0_10z } / { 1'h1, in_data[59:57], celloutsig_0_13z, in_data[0] };
  assign celloutsig_0_29z = { _01_[16:15], celloutsig_0_13z, celloutsig_0_16z, celloutsig_0_16z, celloutsig_0_2z, celloutsig_0_16z } / { 1'h1, celloutsig_0_28z[23:17], celloutsig_0_9z, celloutsig_0_0z, celloutsig_0_23z };
  assign celloutsig_0_4z = { celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_1z } === in_data[42:33];
  assign celloutsig_1_7z = { in_data[160:135], celloutsig_1_5z } === { in_data[138:119], celloutsig_1_3z, celloutsig_1_4z, celloutsig_1_5z, celloutsig_1_3z, celloutsig_1_6z, celloutsig_1_6z, celloutsig_1_3z };
  assign celloutsig_0_0z = in_data[77] & ~(in_data[18]);
  assign celloutsig_0_68z = celloutsig_0_30z[1] & ~(celloutsig_0_50z[0]);
  assign celloutsig_1_3z = celloutsig_1_2z & ~(in_data[187]);
  assign celloutsig_1_4z = in_data[180] & ~(celloutsig_1_0z);
  assign celloutsig_1_5z = celloutsig_1_1z[3] & ~(celloutsig_1_2z);
  assign celloutsig_0_18z = celloutsig_0_7z[2] & ~(celloutsig_0_10z);
  assign celloutsig_1_8z = { celloutsig_1_1z[0], celloutsig_1_0z, celloutsig_1_7z, celloutsig_1_4z } != { in_data[120:118], celloutsig_1_5z };
  assign celloutsig_0_33z = celloutsig_0_6z[5:3] != in_data[58:56];
  assign celloutsig_0_7z = { celloutsig_0_1z[2:1], celloutsig_0_0z } | in_data[63:61];
  assign celloutsig_0_41z = { celloutsig_0_28z[3], celloutsig_0_34z, _00_[3:1], _01_[16:15] } >> { celloutsig_0_6z[7:4], celloutsig_0_13z, celloutsig_0_19z, celloutsig_0_31z };
  assign celloutsig_0_48z = celloutsig_0_28z[18:11] >> { celloutsig_0_0z, celloutsig_0_38z, celloutsig_0_9z, celloutsig_0_13z, celloutsig_0_16z };
  assign celloutsig_0_5z = celloutsig_0_1z[7:5] >> in_data[10:8];
  assign celloutsig_1_12z = { celloutsig_1_1z[4:3], celloutsig_1_5z, celloutsig_1_0z, celloutsig_1_6z } >> { celloutsig_1_1z[5:2], celloutsig_1_2z };
  assign celloutsig_1_19z = in_data[177:171] >> { celloutsig_1_1z, celloutsig_1_14z };
  assign celloutsig_0_15z = { celloutsig_0_1z[7:1], celloutsig_0_7z, celloutsig_0_12z, celloutsig_0_10z, celloutsig_0_3z } >> { celloutsig_0_14z[2], celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_7z, celloutsig_0_9z, celloutsig_0_1z };
  assign celloutsig_0_50z = celloutsig_0_14z >> { celloutsig_0_1z[7], celloutsig_0_21z, celloutsig_0_0z };
  assign celloutsig_0_52z = { _02_[1:0], celloutsig_0_44z, celloutsig_0_48z, celloutsig_0_46z, celloutsig_0_0z, celloutsig_0_37z, celloutsig_0_11z } >> { celloutsig_0_28z[28], celloutsig_0_15z, celloutsig_0_7z, celloutsig_0_13z };
  assign celloutsig_0_67z = { celloutsig_0_52z[16:12], celloutsig_0_56z } >> { celloutsig_0_41z[3:0], celloutsig_0_0z, celloutsig_0_14z };
  assign celloutsig_0_14z = { celloutsig_0_11z, celloutsig_0_4z, celloutsig_0_11z } >> { celloutsig_0_5z[1], celloutsig_0_3z, celloutsig_0_10z };
  assign celloutsig_0_25z = { celloutsig_0_1z[1:0], celloutsig_0_20z } >>> celloutsig_0_5z;
  assign celloutsig_0_30z = { celloutsig_0_28z[16:14], celloutsig_0_21z, celloutsig_0_3z } >>> { celloutsig_0_15z[10:7], celloutsig_0_0z };
  assign celloutsig_0_6z = celloutsig_0_1z - { in_data[26:21], celloutsig_0_2z, celloutsig_0_4z };
  assign celloutsig_1_1z = in_data[132:127] - { in_data[174:170], celloutsig_1_0z };
  assign celloutsig_1_18z = { in_data[172:135], celloutsig_1_5z, celloutsig_1_10z, celloutsig_1_15z } - { celloutsig_1_4z, celloutsig_1_0z, celloutsig_1_5z, celloutsig_1_5z, celloutsig_1_8z, celloutsig_1_11z, celloutsig_1_3z, celloutsig_1_7z, celloutsig_1_12z, celloutsig_1_14z, celloutsig_1_9z, celloutsig_1_6z, celloutsig_1_4z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_11z, celloutsig_1_2z };
  assign celloutsig_0_16z = { celloutsig_0_12z[2:1], celloutsig_0_9z, celloutsig_0_3z } - { celloutsig_0_12z, celloutsig_0_10z };
  assign celloutsig_0_38z = ~((celloutsig_0_35z & celloutsig_0_28z[6]) | celloutsig_0_27z);
  assign celloutsig_1_14z = ~((celloutsig_1_10z & celloutsig_1_11z[0]) | celloutsig_1_9z);
  assign celloutsig_0_20z = ~((celloutsig_0_14z[0] & celloutsig_0_15z[0]) | celloutsig_0_18z);
  assign celloutsig_0_21z = ~((celloutsig_0_15z[12] & celloutsig_0_9z) | celloutsig_0_12z[2]);
  assign _00_[0] = celloutsig_0_19z;
  assign { _01_[29:17], _01_[14:0] } = { celloutsig_0_6z[6:5], celloutsig_0_1z, _00_[3:1], celloutsig_0_15z };
  assign { out_data[159:128], out_data[102:96], out_data[39:32], out_data[0] } = { celloutsig_1_18z[34:3], celloutsig_1_19z, celloutsig_0_67z, celloutsig_0_68z };
endmodule
