# verilog_EHD
Verilog codes
Command format
iverilog -o <output> <testbench> <code>
vvp <output>
gtkwave xxx.vcd &
iverilog -o out testb.v dut.v
