Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -o C:/Users/yangzehai/Desktop/computer_organization/openmips/openmips_min_sopc_tb_isim_beh.exe -prj C:/Users/yangzehai/Desktop/computer_organization/openmips/openmips_min_sopc_tb_beh.prj openmips_min_sopc_tb work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 1
Turning on mult-threading, number of parallel sub-compilation jobs: 0 
Determining compilation order of HDL files
Analyzing Verilog file "C:/Users/yangzehai/Desktop/computer_organization/openmips/regfile.v" into library work
Analyzing Verilog file "C:/Users/yangzehai/Desktop/computer_organization/openmips/pc_reg.v" into library work
Analyzing Verilog file "C:/Users/yangzehai/Desktop/computer_organization/openmips/mem_wb.v" into library work
Analyzing Verilog file "C:/Users/yangzehai/Desktop/computer_organization/openmips/mem.v" into library work
Analyzing Verilog file "C:/Users/yangzehai/Desktop/computer_organization/openmips/if_id.v" into library work
Analyzing Verilog file "C:/Users/yangzehai/Desktop/computer_organization/openmips/id_ex.v" into library work
Analyzing Verilog file "C:/Users/yangzehai/Desktop/computer_organization/openmips/id.v" into library work
Analyzing Verilog file "C:/Users/yangzehai/Desktop/computer_organization/openmips/ex_mem.v" into library work
Analyzing Verilog file "C:/Users/yangzehai/Desktop/computer_organization/openmips/ex.v" into library work
Analyzing Verilog file "C:/Users/yangzehai/Desktop/computer_organization/openmips/openmips.v" into library work
Analyzing Verilog file "C:/Users/yangzehai/Desktop/computer_organization/openmips/inst_rom.v" into library work
Analyzing Verilog file "C:/Users/yangzehai/Desktop/computer_organization/openmips/openmips_min_sopc.v" into library work
Analyzing Verilog file "C:/Users/yangzehai/Desktop/computer_organization/openmips/openmips_min_sopc_tb.v" into library work
Analyzing Verilog file "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Compiling module pc_reg
Compiling module if_id
Compiling module id
Compiling module regfile
Compiling module id_ex
Compiling module ex
Compiling module ex_mem
Compiling module mem
Compiling module mem_wb
Compiling module openmips
Compiling module inst_rom
Compiling module openmips_min_sopc
Compiling module openmips_min_sopc_tb
Compiling module glbl
Time Resolution for simulation is 1ps.
Compiled 14 Verilog Units
Built simulation executable C:/Users/yangzehai/Desktop/computer_organization/openmips/openmips_min_sopc_tb_isim_beh.exe
Fuse Memory Usage: 27028 KB
Fuse CPU Usage: 420 ms
