Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o C:/Users/student/Desktop/lab2 CN2/lab2/led_game_isim_beh.exe -prj C:/Users/student/Desktop/lab2 CN2/lab2/led_game_beh.prj work.led_game work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 2
Turning on mult-threading, number of parallel sub-compilation jobs: 4 
Determining compilation order of HDL files
Analyzing Verilog file "C:/Users/student/Desktop/lab2 CN2/lab2/rom.v" into library work
Analyzing Verilog file "C:/Users/student/Desktop/lab2 CN2/lab2/fsm.v" into library work
Analyzing Verilog file "C:/Users/student/Desktop/lab2 CN2/lab2/led_game.v" into library work
Analyzing Verilog file "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
WARNING:HDLCompiler:1016 - "C:/Users/student/Desktop/lab2 CN2/lab2/led_game.v" Line 10: Port debug_state is not connected to this instance
Completed static elaboration
Compiling module fsm
Compiling module rom
Compiling module led_game
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 2 sub-compilation(s) to finish...
Compiled 4 Verilog Units
Built simulation executable C:/Users/student/Desktop/lab2 CN2/lab2/led_game_isim_beh.exe
Fuse Memory Usage: 26600 KB
Fuse CPU Usage: 671 ms
