#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Sun Aug  6 15:30:04 2023
# Process ID: 7768
# Current directory: C:/Users/ESRLab-04/Desktop/edgeDetection_2/edgeDetection_2/edgeDetection_2.runs/synth_1
# Command line: vivado.exe -log accurate.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source accurate.tcl
# Log file: C:/Users/ESRLab-04/Desktop/edgeDetection_2/edgeDetection_2/edgeDetection_2.runs/synth_1/accurate.vds
# Journal file: C:/Users/ESRLab-04/Desktop/edgeDetection_2/edgeDetection_2/edgeDetection_2.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source accurate.tcl -notrace
Command: synth_design -top accurate -part xc7s100fgga676-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7s100'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7s100'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 7144 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 565.211 ; gain = 186.289
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'accurate' [C:/Users/ESRLab-04/Desktop/edgeDetection_2/edgeDetection_2/edgeDetection_2.srcs/sources_1/new/accurate.vhd:41]
WARNING: [Synth 8-614] signal 'last_ram_addr' is read in the process but is not in the sensitivity list [C:/Users/ESRLab-04/Desktop/edgeDetection_2/edgeDetection_2/edgeDetection_2.srcs/sources_1/new/accurate.vhd:110]
WARNING: [Synth 8-614] signal 'column_cntr_reg' is read in the process but is not in the sensitivity list [C:/Users/ESRLab-04/Desktop/edgeDetection_2/edgeDetection_2/edgeDetection_2.srcs/sources_1/new/accurate.vhd:110]
WARNING: [Synth 8-614] signal 'temp4' is read in the process but is not in the sensitivity list [C:/Users/ESRLab-04/Desktop/edgeDetection_2/edgeDetection_2/edgeDetection_2.srcs/sources_1/new/accurate.vhd:110]
WARNING: [Synth 8-614] signal 'temp1' is read in the process but is not in the sensitivity list [C:/Users/ESRLab-04/Desktop/edgeDetection_2/edgeDetection_2/edgeDetection_2.srcs/sources_1/new/accurate.vhd:110]
WARNING: [Synth 8-6014] Unused sequential element trigger_reg_reg was removed.  [C:/Users/ESRLab-04/Desktop/edgeDetection_2/edgeDetection_2/edgeDetection_2.srcs/sources_1/new/accurate.vhd:76]
INFO: [Synth 8-256] done synthesizing module 'accurate' (1#1) [C:/Users/ESRLab-04/Desktop/edgeDetection_2/edgeDetection_2/edgeDetection_2.srcs/sources_1/new/accurate.vhd:41]
WARNING: [Synth 8-3331] design accurate has unconnected port row[7]
WARNING: [Synth 8-3331] design accurate has unconnected port row[6]
WARNING: [Synth 8-3331] design accurate has unconnected port row[5]
WARNING: [Synth 8-3331] design accurate has unconnected port row[4]
WARNING: [Synth 8-3331] design accurate has unconnected port row[3]
WARNING: [Synth 8-3331] design accurate has unconnected port row[2]
WARNING: [Synth 8-3331] design accurate has unconnected port row[1]
WARNING: [Synth 8-3331] design accurate has unconnected port row[0]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 628.605 ; gain = 249.684
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 628.605 ; gain = 249.684
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7s100fgga676-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 628.605 ; gain = 249.684
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7s100fgga676-2
WARNING: [Synth 8-3936] Found unconnected internal register 'data_out_reg' and it is trimmed from '16' to '8' bits. [C:/Users/ESRLab-04/Desktop/edgeDetection_2/edgeDetection_2/edgeDetection_2.srcs/sources_1/new/accurate.vhd:166]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg_reg' in module 'accurate'
WARNING: [Synth 8-327] inferring latch for variable 'trigger_next_reg' [C:/Users/ESRLab-04/Desktop/edgeDetection_2/edgeDetection_2/edgeDetection_2.srcs/sources_1/new/accurate.vhd:88]
WARNING: [Synth 8-327] inferring latch for variable 'FSM_sequential_state_next_reg' [C:/Users/ESRLab-04/Desktop/edgeDetection_2/edgeDetection_2/edgeDetection_2.srcs/sources_1/new/accurate.vhd:85]
WARNING: [Synth 8-327] inferring latch for variable 'FSM_onehot_state_next_reg' [C:/Users/ESRLab-04/Desktop/edgeDetection_2/edgeDetection_2/edgeDetection_2.srcs/sources_1/new/accurate.vhd:85]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              001 |                               00
              start_rows |                              010 |                               01
                  proces |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg_reg' using encoding 'one-hot' in module 'accurate'
WARNING: [Synth 8-327] inferring latch for variable 'FSM_onehot_state_next_reg' [C:/Users/ESRLab-04/Desktop/edgeDetection_2/edgeDetection_2/edgeDetection_2.srcs/sources_1/new/accurate.vhd:85]
WARNING: [Synth 8-327] inferring latch for variable 'data_out_reg' [C:/Users/ESRLab-04/Desktop/edgeDetection_2/edgeDetection_2/edgeDetection_2.srcs/sources_1/new/accurate.vhd:166]
WARNING: [Synth 8-327] inferring latch for variable 'column_cntr_next_reg' [C:/Users/ESRLab-04/Desktop/edgeDetection_2/edgeDetection_2/edgeDetection_2.srcs/sources_1/new/accurate.vhd:89]
WARNING: [Synth 8-327] inferring latch for variable 'data_out_6_reg' [C:/Users/ESRLab-04/Desktop/edgeDetection_2/edgeDetection_2/edgeDetection_2.srcs/sources_1/new/accurate.vhd:160]
WARNING: [Synth 8-327] inferring latch for variable 'data_out_8_reg' [C:/Users/ESRLab-04/Desktop/edgeDetection_2/edgeDetection_2/edgeDetection_2.srcs/sources_1/new/accurate.vhd:163]
WARNING: [Synth 8-327] inferring latch for variable 'data_out_4_reg' [C:/Users/ESRLab-04/Desktop/edgeDetection_2/edgeDetection_2/edgeDetection_2.srcs/sources_1/new/accurate.vhd:158]
WARNING: [Synth 8-327] inferring latch for variable 'data_out_2_reg' [C:/Users/ESRLab-04/Desktop/edgeDetection_2/edgeDetection_2/edgeDetection_2.srcs/sources_1/new/accurate.vhd:155]
WARNING: [Synth 8-327] inferring latch for variable 'data_out_5_reg' [C:/Users/ESRLab-04/Desktop/edgeDetection_2/edgeDetection_2/edgeDetection_2.srcs/sources_1/new/accurate.vhd:159]
WARNING: [Synth 8-327] inferring latch for variable 'add_inram_next_reg' [C:/Users/ESRLab-04/Desktop/edgeDetection_2/edgeDetection_2/edgeDetection_2.srcs/sources_1/new/accurate.vhd:86]
WARNING: [Synth 8-327] inferring latch for variable 'writeSignal_next_reg' [C:/Users/ESRLab-04/Desktop/edgeDetection_2/edgeDetection_2/edgeDetection_2.srcs/sources_1/new/accurate.vhd:87]
WARNING: [Synth 8-327] inferring latch for variable 'data_in_reg' [C:/Users/ESRLab-04/Desktop/edgeDetection_2/edgeDetection_2/edgeDetection_2.srcs/sources_1/new/accurate.vhd:91]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 628.605 ; gain = 249.684
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 2     
	   2 Input     13 Bit       Adders := 5     
	   4 Input     10 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 4     
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	              39K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   3 Input     16 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	   3 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
	   3 Input      1 Bit        Muxes := 13    
	   5 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module accurate 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 2     
	   2 Input     13 Bit       Adders := 5     
	   4 Input     10 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 4     
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	              39K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   3 Input     16 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	   3 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
	   3 Input      1 Bit        Muxes := 13    
	   5 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 160 (col length:80)
BRAMs: 240 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design accurate has unconnected port row[7]
WARNING: [Synth 8-3331] design accurate has unconnected port row[6]
WARNING: [Synth 8-3331] design accurate has unconnected port row[5]
WARNING: [Synth 8-3331] design accurate has unconnected port row[4]
WARNING: [Synth 8-3331] design accurate has unconnected port row[3]
WARNING: [Synth 8-3331] design accurate has unconnected port row[2]
WARNING: [Synth 8-3331] design accurate has unconnected port row[1]
WARNING: [Synth 8-3331] design accurate has unconnected port row[0]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 817.301 ; gain = 438.379
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping  Report (see note below)
+------------+------------+-----------+----------------------+---------------------------------------------------------------+
|Module Name | RTL Object | Inference | Size (Depth x Width) | Primitives                                                    | 
+------------+------------+-----------+----------------------+---------------------------------------------------------------+
|accurate    | in_ram_reg | Implied   | 8 K x 8              | RAM16X1D x 8  RAM64X1D x 474  RAM128X1D x 312  RAM64M x 474   | 
+------------+------------+-----------+----------------------+---------------------------------------------------------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 817.301 ; gain = 438.379
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping  Report
+------------+------------+-----------+----------------------+---------------------------------------------------------------+
|Module Name | RTL Object | Inference | Size (Depth x Width) | Primitives                                                    | 
+------------+------------+-----------+----------------------+---------------------------------------------------------------+
|accurate    | in_ram_reg | Implied   | 8 K x 8              | RAM16X1D x 8  RAM64X1D x 474  RAM128X1D x 312  RAM64M x 474   | 
+------------+------------+-----------+----------------------+---------------------------------------------------------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 817.301 ; gain = 438.379
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 817.301 ; gain = 438.379
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 817.301 ; gain = 438.379
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 817.301 ; gain = 438.379
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 817.301 ; gain = 438.379
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 817.301 ; gain = 438.379
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 817.301 ; gain = 438.379
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |BUFG      |     3|
|2     |CARRY4    |    30|
|3     |LUT1      |    31|
|4     |LUT2      |    53|
|5     |LUT3      |    35|
|6     |LUT4      |    36|
|7     |LUT5      |   104|
|8     |LUT6      |   803|
|9     |MUXF7     |   352|
|10    |MUXF8     |   112|
|11    |RAM128X1D |   312|
|12    |RAM16X1D  |     8|
|13    |RAM64M    |   474|
|14    |RAM64X1D  |   474|
|15    |FDCE      |   135|
|16    |FDPE      |     1|
|17    |LD        |   117|
|18    |IBUF      |    19|
|19    |OBUF      |     9|
+------+----------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |  3108|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 817.301 ; gain = 438.379
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 36 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 817.301 ; gain = 438.379
Synthesis Optimization Complete : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 817.301 ; gain = 438.379
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 1879 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
WARNING: [Netlist 29-101] Netlist 'accurate' is not ideal for floorplanning, since the cellview 'accurate' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 916.758 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1385 instances were transformed.
  LD => LDCE: 117 instances
  RAM128X1D => RAM128X1D (RAMD64E, RAMD64E, MUXF7, MUXF7, RAMD64E, RAMD64E): 312 instances
  RAM16X1D => RAM32X1D (RAMD32, RAMD32): 8 instances
  RAM64M => RAM64M (RAMD64E, RAMD64E, RAMD64E, RAMD64E): 474 instances
  RAM64X1D => RAM64X1D (RAMD64E, RAMD64E): 474 instances

INFO: [Common 17-83] Releasing license: Synthesis
13 Infos, 37 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 916.758 ; gain = 561.699
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 916.758 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/ESRLab-04/Desktop/edgeDetection_2/edgeDetection_2/edgeDetection_2.runs/synth_1/accurate.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file accurate_utilization_synth.rpt -pb accurate_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Aug  6 15:30:34 2023...
