
update_firmware.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .ram_vector   00000400  20000000  08000198  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  2 .text         00001b98  08000598  08000598  00020598  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  3 .rodata       00000018  08002130  08002130  00022130  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .ARM.extab    00000000  08002148  08002148  00030b08  2**0
                  CONTENTS
  5 .ARM          00000008  08002148  08002148  00022148  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  6 .preinit_array 00000000  08002150  08002150  00030b08  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  7 .init_array   00000004  08002150  08002150  00022150  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .fini_array   00000004  08002154  08002154  00022154  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .data         00000308  20000800  08002158  00030800  2**3
                  CONTENTS, ALLOC, LOAD, CODE
 10 .bss          00002064  20000b08  08002460  00030b08  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  20002b6c  08002460  00032b6c  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00030b08  2**0
                  CONTENTS, READONLY
 13 .debug_info   00007220  00000000  00000000  00030b38  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00001753  00000000  00000000  00037d58  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000710  00000000  00000000  000394b0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 00000678  00000000  00000000  00039bc0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  000151de  00000000  00000000  0003a238  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00007a94  00000000  00000000  0004f416  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    0008462e  00000000  00000000  00056eaa  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000053  00000000  00000000  000db4d8  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00001b64  00000000  00000000  000db52c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000598 <__do_global_dtors_aux>:
 8000598:	b510      	push	{r4, lr}
 800059a:	4c05      	ldr	r4, [pc, #20]	; (80005b0 <__do_global_dtors_aux+0x18>)
 800059c:	7823      	ldrb	r3, [r4, #0]
 800059e:	b933      	cbnz	r3, 80005ae <__do_global_dtors_aux+0x16>
 80005a0:	4b04      	ldr	r3, [pc, #16]	; (80005b4 <__do_global_dtors_aux+0x1c>)
 80005a2:	b113      	cbz	r3, 80005aa <__do_global_dtors_aux+0x12>
 80005a4:	4804      	ldr	r0, [pc, #16]	; (80005b8 <__do_global_dtors_aux+0x20>)
 80005a6:	f3af 8000 	nop.w
 80005aa:	2301      	movs	r3, #1
 80005ac:	7023      	strb	r3, [r4, #0]
 80005ae:	bd10      	pop	{r4, pc}
 80005b0:	20000b08 	.word	0x20000b08
 80005b4:	00000000 	.word	0x00000000
 80005b8:	0800210c 	.word	0x0800210c

080005bc <frame_dummy>:
 80005bc:	b508      	push	{r3, lr}
 80005be:	4b03      	ldr	r3, [pc, #12]	; (80005cc <frame_dummy+0x10>)
 80005c0:	b11b      	cbz	r3, 80005ca <frame_dummy+0xe>
 80005c2:	4903      	ldr	r1, [pc, #12]	; (80005d0 <frame_dummy+0x14>)
 80005c4:	4803      	ldr	r0, [pc, #12]	; (80005d4 <frame_dummy+0x18>)
 80005c6:	f3af 8000 	nop.w
 80005ca:	bd08      	pop	{r3, pc}
 80005cc:	00000000 	.word	0x00000000
 80005d0:	20000b0c 	.word	0x20000b0c
 80005d4:	0800210c 	.word	0x0800210c

080005d8 <__aeabi_uldivmod>:
 80005d8:	b953      	cbnz	r3, 80005f0 <__aeabi_uldivmod+0x18>
 80005da:	b94a      	cbnz	r2, 80005f0 <__aeabi_uldivmod+0x18>
 80005dc:	2900      	cmp	r1, #0
 80005de:	bf08      	it	eq
 80005e0:	2800      	cmpeq	r0, #0
 80005e2:	bf1c      	itt	ne
 80005e4:	f04f 31ff 	movne.w	r1, #4294967295
 80005e8:	f04f 30ff 	movne.w	r0, #4294967295
 80005ec:	f000 b96e 	b.w	80008cc <__aeabi_idiv0>
 80005f0:	f1ad 0c08 	sub.w	ip, sp, #8
 80005f4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80005f8:	f000 f806 	bl	8000608 <__udivmoddi4>
 80005fc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000600:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000604:	b004      	add	sp, #16
 8000606:	4770      	bx	lr

08000608 <__udivmoddi4>:
 8000608:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800060c:	9d08      	ldr	r5, [sp, #32]
 800060e:	4604      	mov	r4, r0
 8000610:	468c      	mov	ip, r1
 8000612:	2b00      	cmp	r3, #0
 8000614:	f040 8083 	bne.w	800071e <__udivmoddi4+0x116>
 8000618:	428a      	cmp	r2, r1
 800061a:	4617      	mov	r7, r2
 800061c:	d947      	bls.n	80006ae <__udivmoddi4+0xa6>
 800061e:	fab2 f282 	clz	r2, r2
 8000622:	b142      	cbz	r2, 8000636 <__udivmoddi4+0x2e>
 8000624:	f1c2 0020 	rsb	r0, r2, #32
 8000628:	fa24 f000 	lsr.w	r0, r4, r0
 800062c:	4091      	lsls	r1, r2
 800062e:	4097      	lsls	r7, r2
 8000630:	ea40 0c01 	orr.w	ip, r0, r1
 8000634:	4094      	lsls	r4, r2
 8000636:	ea4f 4817 	mov.w	r8, r7, lsr #16
 800063a:	0c23      	lsrs	r3, r4, #16
 800063c:	fbbc f6f8 	udiv	r6, ip, r8
 8000640:	fa1f fe87 	uxth.w	lr, r7
 8000644:	fb08 c116 	mls	r1, r8, r6, ip
 8000648:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800064c:	fb06 f10e 	mul.w	r1, r6, lr
 8000650:	4299      	cmp	r1, r3
 8000652:	d909      	bls.n	8000668 <__udivmoddi4+0x60>
 8000654:	18fb      	adds	r3, r7, r3
 8000656:	f106 30ff 	add.w	r0, r6, #4294967295
 800065a:	f080 8119 	bcs.w	8000890 <__udivmoddi4+0x288>
 800065e:	4299      	cmp	r1, r3
 8000660:	f240 8116 	bls.w	8000890 <__udivmoddi4+0x288>
 8000664:	3e02      	subs	r6, #2
 8000666:	443b      	add	r3, r7
 8000668:	1a5b      	subs	r3, r3, r1
 800066a:	b2a4      	uxth	r4, r4
 800066c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000670:	fb08 3310 	mls	r3, r8, r0, r3
 8000674:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000678:	fb00 fe0e 	mul.w	lr, r0, lr
 800067c:	45a6      	cmp	lr, r4
 800067e:	d909      	bls.n	8000694 <__udivmoddi4+0x8c>
 8000680:	193c      	adds	r4, r7, r4
 8000682:	f100 33ff 	add.w	r3, r0, #4294967295
 8000686:	f080 8105 	bcs.w	8000894 <__udivmoddi4+0x28c>
 800068a:	45a6      	cmp	lr, r4
 800068c:	f240 8102 	bls.w	8000894 <__udivmoddi4+0x28c>
 8000690:	3802      	subs	r0, #2
 8000692:	443c      	add	r4, r7
 8000694:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000698:	eba4 040e 	sub.w	r4, r4, lr
 800069c:	2600      	movs	r6, #0
 800069e:	b11d      	cbz	r5, 80006a8 <__udivmoddi4+0xa0>
 80006a0:	40d4      	lsrs	r4, r2
 80006a2:	2300      	movs	r3, #0
 80006a4:	e9c5 4300 	strd	r4, r3, [r5]
 80006a8:	4631      	mov	r1, r6
 80006aa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80006ae:	b902      	cbnz	r2, 80006b2 <__udivmoddi4+0xaa>
 80006b0:	deff      	udf	#255	; 0xff
 80006b2:	fab2 f282 	clz	r2, r2
 80006b6:	2a00      	cmp	r2, #0
 80006b8:	d150      	bne.n	800075c <__udivmoddi4+0x154>
 80006ba:	1bcb      	subs	r3, r1, r7
 80006bc:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80006c0:	fa1f f887 	uxth.w	r8, r7
 80006c4:	2601      	movs	r6, #1
 80006c6:	fbb3 fcfe 	udiv	ip, r3, lr
 80006ca:	0c21      	lsrs	r1, r4, #16
 80006cc:	fb0e 331c 	mls	r3, lr, ip, r3
 80006d0:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80006d4:	fb08 f30c 	mul.w	r3, r8, ip
 80006d8:	428b      	cmp	r3, r1
 80006da:	d907      	bls.n	80006ec <__udivmoddi4+0xe4>
 80006dc:	1879      	adds	r1, r7, r1
 80006de:	f10c 30ff 	add.w	r0, ip, #4294967295
 80006e2:	d202      	bcs.n	80006ea <__udivmoddi4+0xe2>
 80006e4:	428b      	cmp	r3, r1
 80006e6:	f200 80e9 	bhi.w	80008bc <__udivmoddi4+0x2b4>
 80006ea:	4684      	mov	ip, r0
 80006ec:	1ac9      	subs	r1, r1, r3
 80006ee:	b2a3      	uxth	r3, r4
 80006f0:	fbb1 f0fe 	udiv	r0, r1, lr
 80006f4:	fb0e 1110 	mls	r1, lr, r0, r1
 80006f8:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 80006fc:	fb08 f800 	mul.w	r8, r8, r0
 8000700:	45a0      	cmp	r8, r4
 8000702:	d907      	bls.n	8000714 <__udivmoddi4+0x10c>
 8000704:	193c      	adds	r4, r7, r4
 8000706:	f100 33ff 	add.w	r3, r0, #4294967295
 800070a:	d202      	bcs.n	8000712 <__udivmoddi4+0x10a>
 800070c:	45a0      	cmp	r8, r4
 800070e:	f200 80d9 	bhi.w	80008c4 <__udivmoddi4+0x2bc>
 8000712:	4618      	mov	r0, r3
 8000714:	eba4 0408 	sub.w	r4, r4, r8
 8000718:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 800071c:	e7bf      	b.n	800069e <__udivmoddi4+0x96>
 800071e:	428b      	cmp	r3, r1
 8000720:	d909      	bls.n	8000736 <__udivmoddi4+0x12e>
 8000722:	2d00      	cmp	r5, #0
 8000724:	f000 80b1 	beq.w	800088a <__udivmoddi4+0x282>
 8000728:	2600      	movs	r6, #0
 800072a:	e9c5 0100 	strd	r0, r1, [r5]
 800072e:	4630      	mov	r0, r6
 8000730:	4631      	mov	r1, r6
 8000732:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000736:	fab3 f683 	clz	r6, r3
 800073a:	2e00      	cmp	r6, #0
 800073c:	d14a      	bne.n	80007d4 <__udivmoddi4+0x1cc>
 800073e:	428b      	cmp	r3, r1
 8000740:	d302      	bcc.n	8000748 <__udivmoddi4+0x140>
 8000742:	4282      	cmp	r2, r0
 8000744:	f200 80b8 	bhi.w	80008b8 <__udivmoddi4+0x2b0>
 8000748:	1a84      	subs	r4, r0, r2
 800074a:	eb61 0103 	sbc.w	r1, r1, r3
 800074e:	2001      	movs	r0, #1
 8000750:	468c      	mov	ip, r1
 8000752:	2d00      	cmp	r5, #0
 8000754:	d0a8      	beq.n	80006a8 <__udivmoddi4+0xa0>
 8000756:	e9c5 4c00 	strd	r4, ip, [r5]
 800075a:	e7a5      	b.n	80006a8 <__udivmoddi4+0xa0>
 800075c:	f1c2 0320 	rsb	r3, r2, #32
 8000760:	fa20 f603 	lsr.w	r6, r0, r3
 8000764:	4097      	lsls	r7, r2
 8000766:	fa01 f002 	lsl.w	r0, r1, r2
 800076a:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 800076e:	40d9      	lsrs	r1, r3
 8000770:	4330      	orrs	r0, r6
 8000772:	0c03      	lsrs	r3, r0, #16
 8000774:	fbb1 f6fe 	udiv	r6, r1, lr
 8000778:	fa1f f887 	uxth.w	r8, r7
 800077c:	fb0e 1116 	mls	r1, lr, r6, r1
 8000780:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000784:	fb06 f108 	mul.w	r1, r6, r8
 8000788:	4299      	cmp	r1, r3
 800078a:	fa04 f402 	lsl.w	r4, r4, r2
 800078e:	d909      	bls.n	80007a4 <__udivmoddi4+0x19c>
 8000790:	18fb      	adds	r3, r7, r3
 8000792:	f106 3cff 	add.w	ip, r6, #4294967295
 8000796:	f080 808d 	bcs.w	80008b4 <__udivmoddi4+0x2ac>
 800079a:	4299      	cmp	r1, r3
 800079c:	f240 808a 	bls.w	80008b4 <__udivmoddi4+0x2ac>
 80007a0:	3e02      	subs	r6, #2
 80007a2:	443b      	add	r3, r7
 80007a4:	1a5b      	subs	r3, r3, r1
 80007a6:	b281      	uxth	r1, r0
 80007a8:	fbb3 f0fe 	udiv	r0, r3, lr
 80007ac:	fb0e 3310 	mls	r3, lr, r0, r3
 80007b0:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80007b4:	fb00 f308 	mul.w	r3, r0, r8
 80007b8:	428b      	cmp	r3, r1
 80007ba:	d907      	bls.n	80007cc <__udivmoddi4+0x1c4>
 80007bc:	1879      	adds	r1, r7, r1
 80007be:	f100 3cff 	add.w	ip, r0, #4294967295
 80007c2:	d273      	bcs.n	80008ac <__udivmoddi4+0x2a4>
 80007c4:	428b      	cmp	r3, r1
 80007c6:	d971      	bls.n	80008ac <__udivmoddi4+0x2a4>
 80007c8:	3802      	subs	r0, #2
 80007ca:	4439      	add	r1, r7
 80007cc:	1acb      	subs	r3, r1, r3
 80007ce:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 80007d2:	e778      	b.n	80006c6 <__udivmoddi4+0xbe>
 80007d4:	f1c6 0c20 	rsb	ip, r6, #32
 80007d8:	fa03 f406 	lsl.w	r4, r3, r6
 80007dc:	fa22 f30c 	lsr.w	r3, r2, ip
 80007e0:	431c      	orrs	r4, r3
 80007e2:	fa20 f70c 	lsr.w	r7, r0, ip
 80007e6:	fa01 f306 	lsl.w	r3, r1, r6
 80007ea:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 80007ee:	fa21 f10c 	lsr.w	r1, r1, ip
 80007f2:	431f      	orrs	r7, r3
 80007f4:	0c3b      	lsrs	r3, r7, #16
 80007f6:	fbb1 f9fe 	udiv	r9, r1, lr
 80007fa:	fa1f f884 	uxth.w	r8, r4
 80007fe:	fb0e 1119 	mls	r1, lr, r9, r1
 8000802:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 8000806:	fb09 fa08 	mul.w	sl, r9, r8
 800080a:	458a      	cmp	sl, r1
 800080c:	fa02 f206 	lsl.w	r2, r2, r6
 8000810:	fa00 f306 	lsl.w	r3, r0, r6
 8000814:	d908      	bls.n	8000828 <__udivmoddi4+0x220>
 8000816:	1861      	adds	r1, r4, r1
 8000818:	f109 30ff 	add.w	r0, r9, #4294967295
 800081c:	d248      	bcs.n	80008b0 <__udivmoddi4+0x2a8>
 800081e:	458a      	cmp	sl, r1
 8000820:	d946      	bls.n	80008b0 <__udivmoddi4+0x2a8>
 8000822:	f1a9 0902 	sub.w	r9, r9, #2
 8000826:	4421      	add	r1, r4
 8000828:	eba1 010a 	sub.w	r1, r1, sl
 800082c:	b2bf      	uxth	r7, r7
 800082e:	fbb1 f0fe 	udiv	r0, r1, lr
 8000832:	fb0e 1110 	mls	r1, lr, r0, r1
 8000836:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 800083a:	fb00 f808 	mul.w	r8, r0, r8
 800083e:	45b8      	cmp	r8, r7
 8000840:	d907      	bls.n	8000852 <__udivmoddi4+0x24a>
 8000842:	19e7      	adds	r7, r4, r7
 8000844:	f100 31ff 	add.w	r1, r0, #4294967295
 8000848:	d22e      	bcs.n	80008a8 <__udivmoddi4+0x2a0>
 800084a:	45b8      	cmp	r8, r7
 800084c:	d92c      	bls.n	80008a8 <__udivmoddi4+0x2a0>
 800084e:	3802      	subs	r0, #2
 8000850:	4427      	add	r7, r4
 8000852:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000856:	eba7 0708 	sub.w	r7, r7, r8
 800085a:	fba0 8902 	umull	r8, r9, r0, r2
 800085e:	454f      	cmp	r7, r9
 8000860:	46c6      	mov	lr, r8
 8000862:	4649      	mov	r1, r9
 8000864:	d31a      	bcc.n	800089c <__udivmoddi4+0x294>
 8000866:	d017      	beq.n	8000898 <__udivmoddi4+0x290>
 8000868:	b15d      	cbz	r5, 8000882 <__udivmoddi4+0x27a>
 800086a:	ebb3 020e 	subs.w	r2, r3, lr
 800086e:	eb67 0701 	sbc.w	r7, r7, r1
 8000872:	fa07 fc0c 	lsl.w	ip, r7, ip
 8000876:	40f2      	lsrs	r2, r6
 8000878:	ea4c 0202 	orr.w	r2, ip, r2
 800087c:	40f7      	lsrs	r7, r6
 800087e:	e9c5 2700 	strd	r2, r7, [r5]
 8000882:	2600      	movs	r6, #0
 8000884:	4631      	mov	r1, r6
 8000886:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800088a:	462e      	mov	r6, r5
 800088c:	4628      	mov	r0, r5
 800088e:	e70b      	b.n	80006a8 <__udivmoddi4+0xa0>
 8000890:	4606      	mov	r6, r0
 8000892:	e6e9      	b.n	8000668 <__udivmoddi4+0x60>
 8000894:	4618      	mov	r0, r3
 8000896:	e6fd      	b.n	8000694 <__udivmoddi4+0x8c>
 8000898:	4543      	cmp	r3, r8
 800089a:	d2e5      	bcs.n	8000868 <__udivmoddi4+0x260>
 800089c:	ebb8 0e02 	subs.w	lr, r8, r2
 80008a0:	eb69 0104 	sbc.w	r1, r9, r4
 80008a4:	3801      	subs	r0, #1
 80008a6:	e7df      	b.n	8000868 <__udivmoddi4+0x260>
 80008a8:	4608      	mov	r0, r1
 80008aa:	e7d2      	b.n	8000852 <__udivmoddi4+0x24a>
 80008ac:	4660      	mov	r0, ip
 80008ae:	e78d      	b.n	80007cc <__udivmoddi4+0x1c4>
 80008b0:	4681      	mov	r9, r0
 80008b2:	e7b9      	b.n	8000828 <__udivmoddi4+0x220>
 80008b4:	4666      	mov	r6, ip
 80008b6:	e775      	b.n	80007a4 <__udivmoddi4+0x19c>
 80008b8:	4630      	mov	r0, r6
 80008ba:	e74a      	b.n	8000752 <__udivmoddi4+0x14a>
 80008bc:	f1ac 0c02 	sub.w	ip, ip, #2
 80008c0:	4439      	add	r1, r7
 80008c2:	e713      	b.n	80006ec <__udivmoddi4+0xe4>
 80008c4:	3802      	subs	r0, #2
 80008c6:	443c      	add	r4, r7
 80008c8:	e724      	b.n	8000714 <__udivmoddi4+0x10c>
 80008ca:	bf00      	nop

080008cc <__aeabi_idiv0>:
 80008cc:	4770      	bx	lr
 80008ce:	bf00      	nop

080008d0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80008d0:	b580      	push	{r7, lr}
 80008d2:	b088      	sub	sp, #32
 80008d4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */
	memcpy(vertor_table, (void*)(0x08000000), sizeof(vertor_table));
 80008d6:	4a2c      	ldr	r2, [pc, #176]	; (8000988 <main+0xb8>)
 80008d8:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 80008dc:	4610      	mov	r0, r2
 80008de:	4619      	mov	r1, r3
 80008e0:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80008e4:	461a      	mov	r2, r3
 80008e6:	f001 fbfb 	bl	80020e0 <memcpy>
	uint32_t* temp =  (uint32_t*)0x2000003C;
 80008ea:	4b28      	ldr	r3, [pc, #160]	; (800098c <main+0xbc>)
 80008ec:	61fb      	str	r3, [r7, #28]
	*temp = (uint32_t)(SystemTick_IQR)|1;
 80008ee:	4b28      	ldr	r3, [pc, #160]	; (8000990 <main+0xc0>)
 80008f0:	f043 0201 	orr.w	r2, r3, #1
 80008f4:	69fb      	ldr	r3, [r7, #28]
 80008f6:	601a      	str	r2, [r3, #0]
	uint32_t* VTOR = (uint32_t*)(0xe000ed08);
 80008f8:	4b26      	ldr	r3, [pc, #152]	; (8000994 <main+0xc4>)
 80008fa:	61bb      	str	r3, [r7, #24]
	*VTOR = 0x20000000;
 80008fc:	69bb      	ldr	r3, [r7, #24]
 80008fe:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
 8000902:	601a      	str	r2, [r3, #0]

	/* Configure Pin D12 for toggle Blue LED */
	__HAL_RCC_GPIOD_CLK_ENABLE();
 8000904:	2300      	movs	r3, #0
 8000906:	607b      	str	r3, [r7, #4]
 8000908:	4b23      	ldr	r3, [pc, #140]	; (8000998 <main+0xc8>)
 800090a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800090c:	4a22      	ldr	r2, [pc, #136]	; (8000998 <main+0xc8>)
 800090e:	f043 0308 	orr.w	r3, r3, #8
 8000912:	6313      	str	r3, [r2, #48]	; 0x30
 8000914:	4b20      	ldr	r3, [pc, #128]	; (8000998 <main+0xc8>)
 8000916:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000918:	f003 0308 	and.w	r3, r3, #8
 800091c:	607b      	str	r3, [r7, #4]
 800091e:	687b      	ldr	r3, [r7, #4]
	uint32_t *gpio_MODER = (uint32_t*)0x40020C00;
 8000920:	4b1e      	ldr	r3, [pc, #120]	; (800099c <main+0xcc>)
 8000922:	617b      	str	r3, [r7, #20]
	uint32_t *gpio_OTYPER = (uint32_t*)0x40020C04;
 8000924:	4b1e      	ldr	r3, [pc, #120]	; (80009a0 <main+0xd0>)
 8000926:	613b      	str	r3, [r7, #16]
	uint32_t *gpio_OSPEEDR = (uint32_t*)0x40020C08;
 8000928:	4b1e      	ldr	r3, [pc, #120]	; (80009a4 <main+0xd4>)
 800092a:	60fb      	str	r3, [r7, #12]
	uint32_t *gpio_PUPDR = (uint32_t*)0x40020C0C;
 800092c:	4b1e      	ldr	r3, [pc, #120]	; (80009a8 <main+0xd8>)
 800092e:	60bb      	str	r3, [r7, #8]
	//uint32_t *gpio_ODR = (uint32_t*)0x40020C14;

	*gpio_MODER &= ~(0b11 << 30);
 8000930:	697b      	ldr	r3, [r7, #20]
 8000932:	681b      	ldr	r3, [r3, #0]
 8000934:	f023 4240 	bic.w	r2, r3, #3221225472	; 0xc0000000
 8000938:	697b      	ldr	r3, [r7, #20]
 800093a:	601a      	str	r2, [r3, #0]
  	*gpio_MODER |= 0b01 << 30; // output mode
 800093c:	697b      	ldr	r3, [r7, #20]
 800093e:	681b      	ldr	r3, [r3, #0]
 8000940:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 8000944:	697b      	ldr	r3, [r7, #20]
 8000946:	601a      	str	r2, [r3, #0]
  	*gpio_OTYPER |= 0b0 << 15; // open drain
 8000948:	693b      	ldr	r3, [r7, #16]
 800094a:	681a      	ldr	r2, [r3, #0]
 800094c:	693b      	ldr	r3, [r7, #16]
 800094e:	601a      	str	r2, [r3, #0]
  	*gpio_OSPEEDR &= ~(0b11 << 30);
 8000950:	68fb      	ldr	r3, [r7, #12]
 8000952:	681b      	ldr	r3, [r3, #0]
 8000954:	f023 4240 	bic.w	r2, r3, #3221225472	; 0xc0000000
 8000958:	68fb      	ldr	r3, [r7, #12]
 800095a:	601a      	str	r2, [r3, #0]
  	*gpio_OSPEEDR |= 0b01 << 30; // high speed
 800095c:	68fb      	ldr	r3, [r7, #12]
 800095e:	681b      	ldr	r3, [r3, #0]
 8000960:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 8000964:	68fb      	ldr	r3, [r7, #12]
 8000966:	601a      	str	r2, [r3, #0]
  	*gpio_PUPDR |= 0b00 << 30; // no pull up, pull down
 8000968:	68bb      	ldr	r3, [r7, #8]
 800096a:	681a      	ldr	r2, [r3, #0]
 800096c:	68bb      	ldr	r3, [r7, #8]
 800096e:	601a      	str	r2, [r3, #0]
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000970:	f000 f9c4 	bl	8000cfc <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000974:	f000 f81a 	bl	80009ac <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000978:	f000 f8a0 	bl	8000abc <MX_GPIO_Init>
  MX_USART2_UART_Init();
 800097c:	f000 f874 	bl	8000a68 <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */

  update_firmware();
 8000980:	f001 fbd2 	bl	8002128 <__update_firmware_veneer>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000984:	e7fe      	b.n	8000984 <main+0xb4>
 8000986:	bf00      	nop
 8000988:	20000000 	.word	0x20000000
 800098c:	2000003c 	.word	0x2000003c
 8000990:	20000989 	.word	0x20000989
 8000994:	e000ed08 	.word	0xe000ed08
 8000998:	40023800 	.word	0x40023800
 800099c:	40020c00 	.word	0x40020c00
 80009a0:	40020c04 	.word	0x40020c04
 80009a4:	40020c08 	.word	0x40020c08
 80009a8:	40020c0c 	.word	0x40020c0c

080009ac <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80009ac:	b580      	push	{r7, lr}
 80009ae:	b094      	sub	sp, #80	; 0x50
 80009b0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80009b2:	f107 0320 	add.w	r3, r7, #32
 80009b6:	2230      	movs	r2, #48	; 0x30
 80009b8:	2100      	movs	r1, #0
 80009ba:	4618      	mov	r0, r3
 80009bc:	f001 fb9e 	bl	80020fc <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80009c0:	f107 030c 	add.w	r3, r7, #12
 80009c4:	2200      	movs	r2, #0
 80009c6:	601a      	str	r2, [r3, #0]
 80009c8:	605a      	str	r2, [r3, #4]
 80009ca:	609a      	str	r2, [r3, #8]
 80009cc:	60da      	str	r2, [r3, #12]
 80009ce:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80009d0:	2300      	movs	r3, #0
 80009d2:	60bb      	str	r3, [r7, #8]
 80009d4:	4b22      	ldr	r3, [pc, #136]	; (8000a60 <SystemClock_Config+0xb4>)
 80009d6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80009d8:	4a21      	ldr	r2, [pc, #132]	; (8000a60 <SystemClock_Config+0xb4>)
 80009da:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80009de:	6413      	str	r3, [r2, #64]	; 0x40
 80009e0:	4b1f      	ldr	r3, [pc, #124]	; (8000a60 <SystemClock_Config+0xb4>)
 80009e2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80009e4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80009e8:	60bb      	str	r3, [r7, #8]
 80009ea:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80009ec:	2300      	movs	r3, #0
 80009ee:	607b      	str	r3, [r7, #4]
 80009f0:	4b1c      	ldr	r3, [pc, #112]	; (8000a64 <SystemClock_Config+0xb8>)
 80009f2:	681b      	ldr	r3, [r3, #0]
 80009f4:	4a1b      	ldr	r2, [pc, #108]	; (8000a64 <SystemClock_Config+0xb8>)
 80009f6:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80009fa:	6013      	str	r3, [r2, #0]
 80009fc:	4b19      	ldr	r3, [pc, #100]	; (8000a64 <SystemClock_Config+0xb8>)
 80009fe:	681b      	ldr	r3, [r3, #0]
 8000a00:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8000a04:	607b      	str	r3, [r7, #4]
 8000a06:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000a08:	2302      	movs	r3, #2
 8000a0a:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000a0c:	2301      	movs	r3, #1
 8000a0e:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000a10:	2310      	movs	r3, #16
 8000a12:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000a14:	2300      	movs	r3, #0
 8000a16:	63bb      	str	r3, [r7, #56]	; 0x38
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000a18:	f107 0320 	add.w	r3, r7, #32
 8000a1c:	4618      	mov	r0, r3
 8000a1e:	f000 fc85 	bl	800132c <HAL_RCC_OscConfig>
 8000a22:	4603      	mov	r3, r0
 8000a24:	2b00      	cmp	r3, #0
 8000a26:	d001      	beq.n	8000a2c <SystemClock_Config+0x80>
  {
    Error_Handler();
 8000a28:	f000 f88c 	bl	8000b44 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000a2c:	230f      	movs	r3, #15
 8000a2e:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8000a30:	2300      	movs	r3, #0
 8000a32:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000a34:	2300      	movs	r3, #0
 8000a36:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000a38:	2300      	movs	r3, #0
 8000a3a:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000a3c:	2300      	movs	r3, #0
 8000a3e:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000a40:	f107 030c 	add.w	r3, r7, #12
 8000a44:	2100      	movs	r1, #0
 8000a46:	4618      	mov	r0, r3
 8000a48:	f000 fee8 	bl	800181c <HAL_RCC_ClockConfig>
 8000a4c:	4603      	mov	r3, r0
 8000a4e:	2b00      	cmp	r3, #0
 8000a50:	d001      	beq.n	8000a56 <SystemClock_Config+0xaa>
  {
    Error_Handler();
 8000a52:	f000 f877 	bl	8000b44 <Error_Handler>
  }
}
 8000a56:	bf00      	nop
 8000a58:	3750      	adds	r7, #80	; 0x50
 8000a5a:	46bd      	mov	sp, r7
 8000a5c:	bd80      	pop	{r7, pc}
 8000a5e:	bf00      	nop
 8000a60:	40023800 	.word	0x40023800
 8000a64:	40007000 	.word	0x40007000

08000a68 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000a68:	b580      	push	{r7, lr}
 8000a6a:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000a6c:	4b11      	ldr	r3, [pc, #68]	; (8000ab4 <MX_USART2_UART_Init+0x4c>)
 8000a6e:	4a12      	ldr	r2, [pc, #72]	; (8000ab8 <MX_USART2_UART_Init+0x50>)
 8000a70:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 9600;
 8000a72:	4b10      	ldr	r3, [pc, #64]	; (8000ab4 <MX_USART2_UART_Init+0x4c>)
 8000a74:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8000a78:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000a7a:	4b0e      	ldr	r3, [pc, #56]	; (8000ab4 <MX_USART2_UART_Init+0x4c>)
 8000a7c:	2200      	movs	r2, #0
 8000a7e:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000a80:	4b0c      	ldr	r3, [pc, #48]	; (8000ab4 <MX_USART2_UART_Init+0x4c>)
 8000a82:	2200      	movs	r2, #0
 8000a84:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000a86:	4b0b      	ldr	r3, [pc, #44]	; (8000ab4 <MX_USART2_UART_Init+0x4c>)
 8000a88:	2200      	movs	r2, #0
 8000a8a:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000a8c:	4b09      	ldr	r3, [pc, #36]	; (8000ab4 <MX_USART2_UART_Init+0x4c>)
 8000a8e:	220c      	movs	r2, #12
 8000a90:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000a92:	4b08      	ldr	r3, [pc, #32]	; (8000ab4 <MX_USART2_UART_Init+0x4c>)
 8000a94:	2200      	movs	r2, #0
 8000a96:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000a98:	4b06      	ldr	r3, [pc, #24]	; (8000ab4 <MX_USART2_UART_Init+0x4c>)
 8000a9a:	2200      	movs	r2, #0
 8000a9c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000a9e:	4805      	ldr	r0, [pc, #20]	; (8000ab4 <MX_USART2_UART_Init+0x4c>)
 8000aa0:	f001 f88c 	bl	8001bbc <HAL_UART_Init>
 8000aa4:	4603      	mov	r3, r0
 8000aa6:	2b00      	cmp	r3, #0
 8000aa8:	d001      	beq.n	8000aae <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8000aaa:	f000 f84b 	bl	8000b44 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000aae:	bf00      	nop
 8000ab0:	bd80      	pop	{r7, pc}
 8000ab2:	bf00      	nop
 8000ab4:	20002b24 	.word	0x20002b24
 8000ab8:	40004400 	.word	0x40004400

08000abc <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000abc:	b580      	push	{r7, lr}
 8000abe:	b088      	sub	sp, #32
 8000ac0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000ac2:	f107 030c 	add.w	r3, r7, #12
 8000ac6:	2200      	movs	r2, #0
 8000ac8:	601a      	str	r2, [r3, #0]
 8000aca:	605a      	str	r2, [r3, #4]
 8000acc:	609a      	str	r2, [r3, #8]
 8000ace:	60da      	str	r2, [r3, #12]
 8000ad0:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000ad2:	2300      	movs	r3, #0
 8000ad4:	60bb      	str	r3, [r7, #8]
 8000ad6:	4b19      	ldr	r3, [pc, #100]	; (8000b3c <MX_GPIO_Init+0x80>)
 8000ad8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000ada:	4a18      	ldr	r2, [pc, #96]	; (8000b3c <MX_GPIO_Init+0x80>)
 8000adc:	f043 0301 	orr.w	r3, r3, #1
 8000ae0:	6313      	str	r3, [r2, #48]	; 0x30
 8000ae2:	4b16      	ldr	r3, [pc, #88]	; (8000b3c <MX_GPIO_Init+0x80>)
 8000ae4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000ae6:	f003 0301 	and.w	r3, r3, #1
 8000aea:	60bb      	str	r3, [r7, #8]
 8000aec:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000aee:	2300      	movs	r3, #0
 8000af0:	607b      	str	r3, [r7, #4]
 8000af2:	4b12      	ldr	r3, [pc, #72]	; (8000b3c <MX_GPIO_Init+0x80>)
 8000af4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000af6:	4a11      	ldr	r2, [pc, #68]	; (8000b3c <MX_GPIO_Init+0x80>)
 8000af8:	f043 0308 	orr.w	r3, r3, #8
 8000afc:	6313      	str	r3, [r2, #48]	; 0x30
 8000afe:	4b0f      	ldr	r3, [pc, #60]	; (8000b3c <MX_GPIO_Init+0x80>)
 8000b00:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000b02:	f003 0308 	and.w	r3, r3, #8
 8000b06:	607b      	str	r3, [r7, #4]
 8000b08:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_15, GPIO_PIN_RESET);
 8000b0a:	2200      	movs	r2, #0
 8000b0c:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000b10:	480b      	ldr	r0, [pc, #44]	; (8000b40 <MX_GPIO_Init+0x84>)
 8000b12:	f000 fbf1 	bl	80012f8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PD15 */
  GPIO_InitStruct.Pin = GPIO_PIN_15;
 8000b16:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8000b1a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000b1c:	2301      	movs	r3, #1
 8000b1e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b20:	2300      	movs	r3, #0
 8000b22:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b24:	2300      	movs	r3, #0
 8000b26:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000b28:	f107 030c 	add.w	r3, r7, #12
 8000b2c:	4619      	mov	r1, r3
 8000b2e:	4804      	ldr	r0, [pc, #16]	; (8000b40 <MX_GPIO_Init+0x84>)
 8000b30:	f000 fa5e 	bl	8000ff0 <HAL_GPIO_Init>

}
 8000b34:	bf00      	nop
 8000b36:	3720      	adds	r7, #32
 8000b38:	46bd      	mov	sp, r7
 8000b3a:	bd80      	pop	{r7, pc}
 8000b3c:	40023800 	.word	0x40023800
 8000b40:	40020c00 	.word	0x40020c00

08000b44 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000b44:	b480      	push	{r7}
 8000b46:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000b48:	b672      	cpsid	i
}
 8000b4a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000b4c:	e7fe      	b.n	8000b4c <Error_Handler+0x8>
	...

08000b50 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000b50:	b480      	push	{r7}
 8000b52:	b083      	sub	sp, #12
 8000b54:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000b56:	2300      	movs	r3, #0
 8000b58:	607b      	str	r3, [r7, #4]
 8000b5a:	4b10      	ldr	r3, [pc, #64]	; (8000b9c <HAL_MspInit+0x4c>)
 8000b5c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000b5e:	4a0f      	ldr	r2, [pc, #60]	; (8000b9c <HAL_MspInit+0x4c>)
 8000b60:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000b64:	6453      	str	r3, [r2, #68]	; 0x44
 8000b66:	4b0d      	ldr	r3, [pc, #52]	; (8000b9c <HAL_MspInit+0x4c>)
 8000b68:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000b6a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000b6e:	607b      	str	r3, [r7, #4]
 8000b70:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000b72:	2300      	movs	r3, #0
 8000b74:	603b      	str	r3, [r7, #0]
 8000b76:	4b09      	ldr	r3, [pc, #36]	; (8000b9c <HAL_MspInit+0x4c>)
 8000b78:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000b7a:	4a08      	ldr	r2, [pc, #32]	; (8000b9c <HAL_MspInit+0x4c>)
 8000b7c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000b80:	6413      	str	r3, [r2, #64]	; 0x40
 8000b82:	4b06      	ldr	r3, [pc, #24]	; (8000b9c <HAL_MspInit+0x4c>)
 8000b84:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000b86:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000b8a:	603b      	str	r3, [r7, #0]
 8000b8c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000b8e:	bf00      	nop
 8000b90:	370c      	adds	r7, #12
 8000b92:	46bd      	mov	sp, r7
 8000b94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b98:	4770      	bx	lr
 8000b9a:	bf00      	nop
 8000b9c:	40023800 	.word	0x40023800

08000ba0 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000ba0:	b580      	push	{r7, lr}
 8000ba2:	b08a      	sub	sp, #40	; 0x28
 8000ba4:	af00      	add	r7, sp, #0
 8000ba6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000ba8:	f107 0314 	add.w	r3, r7, #20
 8000bac:	2200      	movs	r2, #0
 8000bae:	601a      	str	r2, [r3, #0]
 8000bb0:	605a      	str	r2, [r3, #4]
 8000bb2:	609a      	str	r2, [r3, #8]
 8000bb4:	60da      	str	r2, [r3, #12]
 8000bb6:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8000bb8:	687b      	ldr	r3, [r7, #4]
 8000bba:	681b      	ldr	r3, [r3, #0]
 8000bbc:	4a19      	ldr	r2, [pc, #100]	; (8000c24 <HAL_UART_MspInit+0x84>)
 8000bbe:	4293      	cmp	r3, r2
 8000bc0:	d12b      	bne.n	8000c1a <HAL_UART_MspInit+0x7a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000bc2:	2300      	movs	r3, #0
 8000bc4:	613b      	str	r3, [r7, #16]
 8000bc6:	4b18      	ldr	r3, [pc, #96]	; (8000c28 <HAL_UART_MspInit+0x88>)
 8000bc8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000bca:	4a17      	ldr	r2, [pc, #92]	; (8000c28 <HAL_UART_MspInit+0x88>)
 8000bcc:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000bd0:	6413      	str	r3, [r2, #64]	; 0x40
 8000bd2:	4b15      	ldr	r3, [pc, #84]	; (8000c28 <HAL_UART_MspInit+0x88>)
 8000bd4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000bd6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000bda:	613b      	str	r3, [r7, #16]
 8000bdc:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000bde:	2300      	movs	r3, #0
 8000be0:	60fb      	str	r3, [r7, #12]
 8000be2:	4b11      	ldr	r3, [pc, #68]	; (8000c28 <HAL_UART_MspInit+0x88>)
 8000be4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000be6:	4a10      	ldr	r2, [pc, #64]	; (8000c28 <HAL_UART_MspInit+0x88>)
 8000be8:	f043 0301 	orr.w	r3, r3, #1
 8000bec:	6313      	str	r3, [r2, #48]	; 0x30
 8000bee:	4b0e      	ldr	r3, [pc, #56]	; (8000c28 <HAL_UART_MspInit+0x88>)
 8000bf0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000bf2:	f003 0301 	and.w	r3, r3, #1
 8000bf6:	60fb      	str	r3, [r7, #12]
 8000bf8:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8000bfa:	230c      	movs	r3, #12
 8000bfc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000bfe:	2302      	movs	r3, #2
 8000c00:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c02:	2300      	movs	r3, #0
 8000c04:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000c06:	2303      	movs	r3, #3
 8000c08:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8000c0a:	2307      	movs	r3, #7
 8000c0c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000c0e:	f107 0314 	add.w	r3, r7, #20
 8000c12:	4619      	mov	r1, r3
 8000c14:	4805      	ldr	r0, [pc, #20]	; (8000c2c <HAL_UART_MspInit+0x8c>)
 8000c16:	f000 f9eb 	bl	8000ff0 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8000c1a:	bf00      	nop
 8000c1c:	3728      	adds	r7, #40	; 0x28
 8000c1e:	46bd      	mov	sp, r7
 8000c20:	bd80      	pop	{r7, pc}
 8000c22:	bf00      	nop
 8000c24:	40004400 	.word	0x40004400
 8000c28:	40023800 	.word	0x40023800
 8000c2c:	40020000 	.word	0x40020000

08000c30 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000c30:	b480      	push	{r7}
 8000c32:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000c34:	e7fe      	b.n	8000c34 <NMI_Handler+0x4>

08000c36 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000c36:	b480      	push	{r7}
 8000c38:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000c3a:	e7fe      	b.n	8000c3a <HardFault_Handler+0x4>

08000c3c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000c3c:	b480      	push	{r7}
 8000c3e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000c40:	e7fe      	b.n	8000c40 <MemManage_Handler+0x4>

08000c42 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000c42:	b480      	push	{r7}
 8000c44:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000c46:	e7fe      	b.n	8000c46 <BusFault_Handler+0x4>

08000c48 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000c48:	b480      	push	{r7}
 8000c4a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000c4c:	e7fe      	b.n	8000c4c <UsageFault_Handler+0x4>

08000c4e <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000c4e:	b480      	push	{r7}
 8000c50:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000c52:	bf00      	nop
 8000c54:	46bd      	mov	sp, r7
 8000c56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c5a:	4770      	bx	lr

08000c5c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000c5c:	b480      	push	{r7}
 8000c5e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000c60:	bf00      	nop
 8000c62:	46bd      	mov	sp, r7
 8000c64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c68:	4770      	bx	lr

08000c6a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000c6a:	b480      	push	{r7}
 8000c6c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000c6e:	bf00      	nop
 8000c70:	46bd      	mov	sp, r7
 8000c72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c76:	4770      	bx	lr

08000c78 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000c78:	b580      	push	{r7, lr}
 8000c7a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000c7c:	f000 f890 	bl	8000da0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000c80:	bf00      	nop
 8000c82:	bd80      	pop	{r7, pc}

08000c84 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000c84:	b480      	push	{r7}
 8000c86:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000c88:	4b06      	ldr	r3, [pc, #24]	; (8000ca4 <SystemInit+0x20>)
 8000c8a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000c8e:	4a05      	ldr	r2, [pc, #20]	; (8000ca4 <SystemInit+0x20>)
 8000c90:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000c94:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000c98:	bf00      	nop
 8000c9a:	46bd      	mov	sp, r7
 8000c9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ca0:	4770      	bx	lr
 8000ca2:	bf00      	nop
 8000ca4:	e000ed00 	.word	0xe000ed00

08000ca8 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8000ca8:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000ce0 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8000cac:	480d      	ldr	r0, [pc, #52]	; (8000ce4 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8000cae:	490e      	ldr	r1, [pc, #56]	; (8000ce8 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8000cb0:	4a0e      	ldr	r2, [pc, #56]	; (8000cec <LoopFillZerobss+0x1e>)
  movs r3, #0
 8000cb2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000cb4:	e002      	b.n	8000cbc <LoopCopyDataInit>

08000cb6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000cb6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000cb8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000cba:	3304      	adds	r3, #4

08000cbc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000cbc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000cbe:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000cc0:	d3f9      	bcc.n	8000cb6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000cc2:	4a0b      	ldr	r2, [pc, #44]	; (8000cf0 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8000cc4:	4c0b      	ldr	r4, [pc, #44]	; (8000cf4 <LoopFillZerobss+0x26>)
  movs r3, #0
 8000cc6:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000cc8:	e001      	b.n	8000cce <LoopFillZerobss>

08000cca <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000cca:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000ccc:	3204      	adds	r2, #4

08000cce <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000cce:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000cd0:	d3fb      	bcc.n	8000cca <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8000cd2:	f7ff ffd7 	bl	8000c84 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000cd6:	f001 f9df 	bl	8002098 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000cda:	f7ff fdf9 	bl	80008d0 <main>
  bx  lr    
 8000cde:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8000ce0:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000ce4:	20000800 	.word	0x20000800
  ldr r1, =_edata
 8000ce8:	20000b08 	.word	0x20000b08
  ldr r2, =_sidata
 8000cec:	08002158 	.word	0x08002158
  ldr r2, =_sbss
 8000cf0:	20000b08 	.word	0x20000b08
  ldr r4, =_ebss
 8000cf4:	20002b6c 	.word	0x20002b6c

08000cf8 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000cf8:	e7fe      	b.n	8000cf8 <ADC_IRQHandler>
	...

08000cfc <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000cfc:	b580      	push	{r7, lr}
 8000cfe:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000d00:	4b0e      	ldr	r3, [pc, #56]	; (8000d3c <HAL_Init+0x40>)
 8000d02:	681b      	ldr	r3, [r3, #0]
 8000d04:	4a0d      	ldr	r2, [pc, #52]	; (8000d3c <HAL_Init+0x40>)
 8000d06:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000d0a:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000d0c:	4b0b      	ldr	r3, [pc, #44]	; (8000d3c <HAL_Init+0x40>)
 8000d0e:	681b      	ldr	r3, [r3, #0]
 8000d10:	4a0a      	ldr	r2, [pc, #40]	; (8000d3c <HAL_Init+0x40>)
 8000d12:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000d16:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000d18:	4b08      	ldr	r3, [pc, #32]	; (8000d3c <HAL_Init+0x40>)
 8000d1a:	681b      	ldr	r3, [r3, #0]
 8000d1c:	4a07      	ldr	r2, [pc, #28]	; (8000d3c <HAL_Init+0x40>)
 8000d1e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000d22:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000d24:	2003      	movs	r0, #3
 8000d26:	f000 f90d 	bl	8000f44 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000d2a:	2000      	movs	r0, #0
 8000d2c:	f000 f808 	bl	8000d40 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000d30:	f7ff ff0e 	bl	8000b50 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000d34:	2300      	movs	r3, #0
}
 8000d36:	4618      	mov	r0, r3
 8000d38:	bd80      	pop	{r7, pc}
 8000d3a:	bf00      	nop
 8000d3c:	40023c00 	.word	0x40023c00

08000d40 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000d40:	b580      	push	{r7, lr}
 8000d42:	b082      	sub	sp, #8
 8000d44:	af00      	add	r7, sp, #0
 8000d46:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000d48:	4b12      	ldr	r3, [pc, #72]	; (8000d94 <HAL_InitTick+0x54>)
 8000d4a:	681a      	ldr	r2, [r3, #0]
 8000d4c:	4b12      	ldr	r3, [pc, #72]	; (8000d98 <HAL_InitTick+0x58>)
 8000d4e:	781b      	ldrb	r3, [r3, #0]
 8000d50:	4619      	mov	r1, r3
 8000d52:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000d56:	fbb3 f3f1 	udiv	r3, r3, r1
 8000d5a:	fbb2 f3f3 	udiv	r3, r2, r3
 8000d5e:	4618      	mov	r0, r3
 8000d60:	f000 f917 	bl	8000f92 <HAL_SYSTICK_Config>
 8000d64:	4603      	mov	r3, r0
 8000d66:	2b00      	cmp	r3, #0
 8000d68:	d001      	beq.n	8000d6e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000d6a:	2301      	movs	r3, #1
 8000d6c:	e00e      	b.n	8000d8c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000d6e:	687b      	ldr	r3, [r7, #4]
 8000d70:	2b0f      	cmp	r3, #15
 8000d72:	d80a      	bhi.n	8000d8a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000d74:	2200      	movs	r2, #0
 8000d76:	6879      	ldr	r1, [r7, #4]
 8000d78:	f04f 30ff 	mov.w	r0, #4294967295
 8000d7c:	f000 f8ed 	bl	8000f5a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000d80:	4a06      	ldr	r2, [pc, #24]	; (8000d9c <HAL_InitTick+0x5c>)
 8000d82:	687b      	ldr	r3, [r7, #4]
 8000d84:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000d86:	2300      	movs	r3, #0
 8000d88:	e000      	b.n	8000d8c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000d8a:	2301      	movs	r3, #1
}
 8000d8c:	4618      	mov	r0, r3
 8000d8e:	3708      	adds	r7, #8
 8000d90:	46bd      	mov	sp, r7
 8000d92:	bd80      	pop	{r7, pc}
 8000d94:	20000800 	.word	0x20000800
 8000d98:	20000808 	.word	0x20000808
 8000d9c:	20000804 	.word	0x20000804

08000da0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000da0:	b480      	push	{r7}
 8000da2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000da4:	4b06      	ldr	r3, [pc, #24]	; (8000dc0 <HAL_IncTick+0x20>)
 8000da6:	781b      	ldrb	r3, [r3, #0]
 8000da8:	461a      	mov	r2, r3
 8000daa:	4b06      	ldr	r3, [pc, #24]	; (8000dc4 <HAL_IncTick+0x24>)
 8000dac:	681b      	ldr	r3, [r3, #0]
 8000dae:	4413      	add	r3, r2
 8000db0:	4a04      	ldr	r2, [pc, #16]	; (8000dc4 <HAL_IncTick+0x24>)
 8000db2:	6013      	str	r3, [r2, #0]
}
 8000db4:	bf00      	nop
 8000db6:	46bd      	mov	sp, r7
 8000db8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dbc:	4770      	bx	lr
 8000dbe:	bf00      	nop
 8000dc0:	20000808 	.word	0x20000808
 8000dc4:	20002b68 	.word	0x20002b68

08000dc8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000dc8:	b480      	push	{r7}
 8000dca:	af00      	add	r7, sp, #0
  return uwTick;
 8000dcc:	4b03      	ldr	r3, [pc, #12]	; (8000ddc <HAL_GetTick+0x14>)
 8000dce:	681b      	ldr	r3, [r3, #0]
}
 8000dd0:	4618      	mov	r0, r3
 8000dd2:	46bd      	mov	sp, r7
 8000dd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dd8:	4770      	bx	lr
 8000dda:	bf00      	nop
 8000ddc:	20002b68 	.word	0x20002b68

08000de0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000de0:	b480      	push	{r7}
 8000de2:	b085      	sub	sp, #20
 8000de4:	af00      	add	r7, sp, #0
 8000de6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000de8:	687b      	ldr	r3, [r7, #4]
 8000dea:	f003 0307 	and.w	r3, r3, #7
 8000dee:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000df0:	4b0c      	ldr	r3, [pc, #48]	; (8000e24 <__NVIC_SetPriorityGrouping+0x44>)
 8000df2:	68db      	ldr	r3, [r3, #12]
 8000df4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000df6:	68ba      	ldr	r2, [r7, #8]
 8000df8:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000dfc:	4013      	ands	r3, r2
 8000dfe:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000e00:	68fb      	ldr	r3, [r7, #12]
 8000e02:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000e04:	68bb      	ldr	r3, [r7, #8]
 8000e06:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000e08:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000e0c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000e10:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000e12:	4a04      	ldr	r2, [pc, #16]	; (8000e24 <__NVIC_SetPriorityGrouping+0x44>)
 8000e14:	68bb      	ldr	r3, [r7, #8]
 8000e16:	60d3      	str	r3, [r2, #12]
}
 8000e18:	bf00      	nop
 8000e1a:	3714      	adds	r7, #20
 8000e1c:	46bd      	mov	sp, r7
 8000e1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e22:	4770      	bx	lr
 8000e24:	e000ed00 	.word	0xe000ed00

08000e28 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000e28:	b480      	push	{r7}
 8000e2a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000e2c:	4b04      	ldr	r3, [pc, #16]	; (8000e40 <__NVIC_GetPriorityGrouping+0x18>)
 8000e2e:	68db      	ldr	r3, [r3, #12]
 8000e30:	0a1b      	lsrs	r3, r3, #8
 8000e32:	f003 0307 	and.w	r3, r3, #7
}
 8000e36:	4618      	mov	r0, r3
 8000e38:	46bd      	mov	sp, r7
 8000e3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e3e:	4770      	bx	lr
 8000e40:	e000ed00 	.word	0xe000ed00

08000e44 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000e44:	b480      	push	{r7}
 8000e46:	b083      	sub	sp, #12
 8000e48:	af00      	add	r7, sp, #0
 8000e4a:	4603      	mov	r3, r0
 8000e4c:	6039      	str	r1, [r7, #0]
 8000e4e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000e50:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000e54:	2b00      	cmp	r3, #0
 8000e56:	db0a      	blt.n	8000e6e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000e58:	683b      	ldr	r3, [r7, #0]
 8000e5a:	b2da      	uxtb	r2, r3
 8000e5c:	490c      	ldr	r1, [pc, #48]	; (8000e90 <__NVIC_SetPriority+0x4c>)
 8000e5e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000e62:	0112      	lsls	r2, r2, #4
 8000e64:	b2d2      	uxtb	r2, r2
 8000e66:	440b      	add	r3, r1
 8000e68:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000e6c:	e00a      	b.n	8000e84 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000e6e:	683b      	ldr	r3, [r7, #0]
 8000e70:	b2da      	uxtb	r2, r3
 8000e72:	4908      	ldr	r1, [pc, #32]	; (8000e94 <__NVIC_SetPriority+0x50>)
 8000e74:	79fb      	ldrb	r3, [r7, #7]
 8000e76:	f003 030f 	and.w	r3, r3, #15
 8000e7a:	3b04      	subs	r3, #4
 8000e7c:	0112      	lsls	r2, r2, #4
 8000e7e:	b2d2      	uxtb	r2, r2
 8000e80:	440b      	add	r3, r1
 8000e82:	761a      	strb	r2, [r3, #24]
}
 8000e84:	bf00      	nop
 8000e86:	370c      	adds	r7, #12
 8000e88:	46bd      	mov	sp, r7
 8000e8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e8e:	4770      	bx	lr
 8000e90:	e000e100 	.word	0xe000e100
 8000e94:	e000ed00 	.word	0xe000ed00

08000e98 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000e98:	b480      	push	{r7}
 8000e9a:	b089      	sub	sp, #36	; 0x24
 8000e9c:	af00      	add	r7, sp, #0
 8000e9e:	60f8      	str	r0, [r7, #12]
 8000ea0:	60b9      	str	r1, [r7, #8]
 8000ea2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000ea4:	68fb      	ldr	r3, [r7, #12]
 8000ea6:	f003 0307 	and.w	r3, r3, #7
 8000eaa:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000eac:	69fb      	ldr	r3, [r7, #28]
 8000eae:	f1c3 0307 	rsb	r3, r3, #7
 8000eb2:	2b04      	cmp	r3, #4
 8000eb4:	bf28      	it	cs
 8000eb6:	2304      	movcs	r3, #4
 8000eb8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000eba:	69fb      	ldr	r3, [r7, #28]
 8000ebc:	3304      	adds	r3, #4
 8000ebe:	2b06      	cmp	r3, #6
 8000ec0:	d902      	bls.n	8000ec8 <NVIC_EncodePriority+0x30>
 8000ec2:	69fb      	ldr	r3, [r7, #28]
 8000ec4:	3b03      	subs	r3, #3
 8000ec6:	e000      	b.n	8000eca <NVIC_EncodePriority+0x32>
 8000ec8:	2300      	movs	r3, #0
 8000eca:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000ecc:	f04f 32ff 	mov.w	r2, #4294967295
 8000ed0:	69bb      	ldr	r3, [r7, #24]
 8000ed2:	fa02 f303 	lsl.w	r3, r2, r3
 8000ed6:	43da      	mvns	r2, r3
 8000ed8:	68bb      	ldr	r3, [r7, #8]
 8000eda:	401a      	ands	r2, r3
 8000edc:	697b      	ldr	r3, [r7, #20]
 8000ede:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000ee0:	f04f 31ff 	mov.w	r1, #4294967295
 8000ee4:	697b      	ldr	r3, [r7, #20]
 8000ee6:	fa01 f303 	lsl.w	r3, r1, r3
 8000eea:	43d9      	mvns	r1, r3
 8000eec:	687b      	ldr	r3, [r7, #4]
 8000eee:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000ef0:	4313      	orrs	r3, r2
         );
}
 8000ef2:	4618      	mov	r0, r3
 8000ef4:	3724      	adds	r7, #36	; 0x24
 8000ef6:	46bd      	mov	sp, r7
 8000ef8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000efc:	4770      	bx	lr
	...

08000f00 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000f00:	b580      	push	{r7, lr}
 8000f02:	b082      	sub	sp, #8
 8000f04:	af00      	add	r7, sp, #0
 8000f06:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000f08:	687b      	ldr	r3, [r7, #4]
 8000f0a:	3b01      	subs	r3, #1
 8000f0c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8000f10:	d301      	bcc.n	8000f16 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000f12:	2301      	movs	r3, #1
 8000f14:	e00f      	b.n	8000f36 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000f16:	4a0a      	ldr	r2, [pc, #40]	; (8000f40 <SysTick_Config+0x40>)
 8000f18:	687b      	ldr	r3, [r7, #4]
 8000f1a:	3b01      	subs	r3, #1
 8000f1c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000f1e:	210f      	movs	r1, #15
 8000f20:	f04f 30ff 	mov.w	r0, #4294967295
 8000f24:	f7ff ff8e 	bl	8000e44 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000f28:	4b05      	ldr	r3, [pc, #20]	; (8000f40 <SysTick_Config+0x40>)
 8000f2a:	2200      	movs	r2, #0
 8000f2c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000f2e:	4b04      	ldr	r3, [pc, #16]	; (8000f40 <SysTick_Config+0x40>)
 8000f30:	2207      	movs	r2, #7
 8000f32:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000f34:	2300      	movs	r3, #0
}
 8000f36:	4618      	mov	r0, r3
 8000f38:	3708      	adds	r7, #8
 8000f3a:	46bd      	mov	sp, r7
 8000f3c:	bd80      	pop	{r7, pc}
 8000f3e:	bf00      	nop
 8000f40:	e000e010 	.word	0xe000e010

08000f44 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000f44:	b580      	push	{r7, lr}
 8000f46:	b082      	sub	sp, #8
 8000f48:	af00      	add	r7, sp, #0
 8000f4a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000f4c:	6878      	ldr	r0, [r7, #4]
 8000f4e:	f7ff ff47 	bl	8000de0 <__NVIC_SetPriorityGrouping>
}
 8000f52:	bf00      	nop
 8000f54:	3708      	adds	r7, #8
 8000f56:	46bd      	mov	sp, r7
 8000f58:	bd80      	pop	{r7, pc}

08000f5a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000f5a:	b580      	push	{r7, lr}
 8000f5c:	b086      	sub	sp, #24
 8000f5e:	af00      	add	r7, sp, #0
 8000f60:	4603      	mov	r3, r0
 8000f62:	60b9      	str	r1, [r7, #8]
 8000f64:	607a      	str	r2, [r7, #4]
 8000f66:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000f68:	2300      	movs	r3, #0
 8000f6a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000f6c:	f7ff ff5c 	bl	8000e28 <__NVIC_GetPriorityGrouping>
 8000f70:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000f72:	687a      	ldr	r2, [r7, #4]
 8000f74:	68b9      	ldr	r1, [r7, #8]
 8000f76:	6978      	ldr	r0, [r7, #20]
 8000f78:	f7ff ff8e 	bl	8000e98 <NVIC_EncodePriority>
 8000f7c:	4602      	mov	r2, r0
 8000f7e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000f82:	4611      	mov	r1, r2
 8000f84:	4618      	mov	r0, r3
 8000f86:	f7ff ff5d 	bl	8000e44 <__NVIC_SetPriority>
}
 8000f8a:	bf00      	nop
 8000f8c:	3718      	adds	r7, #24
 8000f8e:	46bd      	mov	sp, r7
 8000f90:	bd80      	pop	{r7, pc}

08000f92 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000f92:	b580      	push	{r7, lr}
 8000f94:	b082      	sub	sp, #8
 8000f96:	af00      	add	r7, sp, #0
 8000f98:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000f9a:	6878      	ldr	r0, [r7, #4]
 8000f9c:	f7ff ffb0 	bl	8000f00 <SysTick_Config>
 8000fa0:	4603      	mov	r3, r0
}
 8000fa2:	4618      	mov	r0, r3
 8000fa4:	3708      	adds	r7, #8
 8000fa6:	46bd      	mov	sp, r7
 8000fa8:	bd80      	pop	{r7, pc}
	...

08000fac <HAL_FLASH_Unlock>:
/**
  * @brief  Unlock the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Unlock(void)
{
 8000fac:	b480      	push	{r7}
 8000fae:	b083      	sub	sp, #12
 8000fb0:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status = HAL_OK;
 8000fb2:	2300      	movs	r3, #0
 8000fb4:	71fb      	strb	r3, [r7, #7]

  if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 8000fb6:	4b0b      	ldr	r3, [pc, #44]	; (8000fe4 <HAL_FLASH_Unlock+0x38>)
 8000fb8:	691b      	ldr	r3, [r3, #16]
 8000fba:	2b00      	cmp	r3, #0
 8000fbc:	da0b      	bge.n	8000fd6 <HAL_FLASH_Unlock+0x2a>
  {
    /* Authorize the FLASH Registers access */
    WRITE_REG(FLASH->KEYR, FLASH_KEY1);
 8000fbe:	4b09      	ldr	r3, [pc, #36]	; (8000fe4 <HAL_FLASH_Unlock+0x38>)
 8000fc0:	4a09      	ldr	r2, [pc, #36]	; (8000fe8 <HAL_FLASH_Unlock+0x3c>)
 8000fc2:	605a      	str	r2, [r3, #4]
    WRITE_REG(FLASH->KEYR, FLASH_KEY2);
 8000fc4:	4b07      	ldr	r3, [pc, #28]	; (8000fe4 <HAL_FLASH_Unlock+0x38>)
 8000fc6:	4a09      	ldr	r2, [pc, #36]	; (8000fec <HAL_FLASH_Unlock+0x40>)
 8000fc8:	605a      	str	r2, [r3, #4]

    /* Verify Flash is unlocked */
    if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 8000fca:	4b06      	ldr	r3, [pc, #24]	; (8000fe4 <HAL_FLASH_Unlock+0x38>)
 8000fcc:	691b      	ldr	r3, [r3, #16]
 8000fce:	2b00      	cmp	r3, #0
 8000fd0:	da01      	bge.n	8000fd6 <HAL_FLASH_Unlock+0x2a>
    {
      status = HAL_ERROR;
 8000fd2:	2301      	movs	r3, #1
 8000fd4:	71fb      	strb	r3, [r7, #7]
    }
  }

  return status;
 8000fd6:	79fb      	ldrb	r3, [r7, #7]
}
 8000fd8:	4618      	mov	r0, r3
 8000fda:	370c      	adds	r7, #12
 8000fdc:	46bd      	mov	sp, r7
 8000fde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fe2:	4770      	bx	lr
 8000fe4:	40023c00 	.word	0x40023c00
 8000fe8:	45670123 	.word	0x45670123
 8000fec:	cdef89ab 	.word	0xcdef89ab

08000ff0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000ff0:	b480      	push	{r7}
 8000ff2:	b089      	sub	sp, #36	; 0x24
 8000ff4:	af00      	add	r7, sp, #0
 8000ff6:	6078      	str	r0, [r7, #4]
 8000ff8:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8000ffa:	2300      	movs	r3, #0
 8000ffc:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8000ffe:	2300      	movs	r3, #0
 8001000:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8001002:	2300      	movs	r3, #0
 8001004:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001006:	2300      	movs	r3, #0
 8001008:	61fb      	str	r3, [r7, #28]
 800100a:	e159      	b.n	80012c0 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 800100c:	2201      	movs	r2, #1
 800100e:	69fb      	ldr	r3, [r7, #28]
 8001010:	fa02 f303 	lsl.w	r3, r2, r3
 8001014:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001016:	683b      	ldr	r3, [r7, #0]
 8001018:	681b      	ldr	r3, [r3, #0]
 800101a:	697a      	ldr	r2, [r7, #20]
 800101c:	4013      	ands	r3, r2
 800101e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001020:	693a      	ldr	r2, [r7, #16]
 8001022:	697b      	ldr	r3, [r7, #20]
 8001024:	429a      	cmp	r2, r3
 8001026:	f040 8148 	bne.w	80012ba <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800102a:	683b      	ldr	r3, [r7, #0]
 800102c:	685b      	ldr	r3, [r3, #4]
 800102e:	f003 0303 	and.w	r3, r3, #3
 8001032:	2b01      	cmp	r3, #1
 8001034:	d005      	beq.n	8001042 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001036:	683b      	ldr	r3, [r7, #0]
 8001038:	685b      	ldr	r3, [r3, #4]
 800103a:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800103e:	2b02      	cmp	r3, #2
 8001040:	d130      	bne.n	80010a4 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8001042:	687b      	ldr	r3, [r7, #4]
 8001044:	689b      	ldr	r3, [r3, #8]
 8001046:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001048:	69fb      	ldr	r3, [r7, #28]
 800104a:	005b      	lsls	r3, r3, #1
 800104c:	2203      	movs	r2, #3
 800104e:	fa02 f303 	lsl.w	r3, r2, r3
 8001052:	43db      	mvns	r3, r3
 8001054:	69ba      	ldr	r2, [r7, #24]
 8001056:	4013      	ands	r3, r2
 8001058:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800105a:	683b      	ldr	r3, [r7, #0]
 800105c:	68da      	ldr	r2, [r3, #12]
 800105e:	69fb      	ldr	r3, [r7, #28]
 8001060:	005b      	lsls	r3, r3, #1
 8001062:	fa02 f303 	lsl.w	r3, r2, r3
 8001066:	69ba      	ldr	r2, [r7, #24]
 8001068:	4313      	orrs	r3, r2
 800106a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800106c:	687b      	ldr	r3, [r7, #4]
 800106e:	69ba      	ldr	r2, [r7, #24]
 8001070:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001072:	687b      	ldr	r3, [r7, #4]
 8001074:	685b      	ldr	r3, [r3, #4]
 8001076:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001078:	2201      	movs	r2, #1
 800107a:	69fb      	ldr	r3, [r7, #28]
 800107c:	fa02 f303 	lsl.w	r3, r2, r3
 8001080:	43db      	mvns	r3, r3
 8001082:	69ba      	ldr	r2, [r7, #24]
 8001084:	4013      	ands	r3, r2
 8001086:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8001088:	683b      	ldr	r3, [r7, #0]
 800108a:	685b      	ldr	r3, [r3, #4]
 800108c:	091b      	lsrs	r3, r3, #4
 800108e:	f003 0201 	and.w	r2, r3, #1
 8001092:	69fb      	ldr	r3, [r7, #28]
 8001094:	fa02 f303 	lsl.w	r3, r2, r3
 8001098:	69ba      	ldr	r2, [r7, #24]
 800109a:	4313      	orrs	r3, r2
 800109c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800109e:	687b      	ldr	r3, [r7, #4]
 80010a0:	69ba      	ldr	r2, [r7, #24]
 80010a2:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80010a4:	683b      	ldr	r3, [r7, #0]
 80010a6:	685b      	ldr	r3, [r3, #4]
 80010a8:	f003 0303 	and.w	r3, r3, #3
 80010ac:	2b03      	cmp	r3, #3
 80010ae:	d017      	beq.n	80010e0 <HAL_GPIO_Init+0xf0>
      {
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80010b0:	687b      	ldr	r3, [r7, #4]
 80010b2:	68db      	ldr	r3, [r3, #12]
 80010b4:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80010b6:	69fb      	ldr	r3, [r7, #28]
 80010b8:	005b      	lsls	r3, r3, #1
 80010ba:	2203      	movs	r2, #3
 80010bc:	fa02 f303 	lsl.w	r3, r2, r3
 80010c0:	43db      	mvns	r3, r3
 80010c2:	69ba      	ldr	r2, [r7, #24]
 80010c4:	4013      	ands	r3, r2
 80010c6:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80010c8:	683b      	ldr	r3, [r7, #0]
 80010ca:	689a      	ldr	r2, [r3, #8]
 80010cc:	69fb      	ldr	r3, [r7, #28]
 80010ce:	005b      	lsls	r3, r3, #1
 80010d0:	fa02 f303 	lsl.w	r3, r2, r3
 80010d4:	69ba      	ldr	r2, [r7, #24]
 80010d6:	4313      	orrs	r3, r2
 80010d8:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80010da:	687b      	ldr	r3, [r7, #4]
 80010dc:	69ba      	ldr	r2, [r7, #24]
 80010de:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80010e0:	683b      	ldr	r3, [r7, #0]
 80010e2:	685b      	ldr	r3, [r3, #4]
 80010e4:	f003 0303 	and.w	r3, r3, #3
 80010e8:	2b02      	cmp	r3, #2
 80010ea:	d123      	bne.n	8001134 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80010ec:	69fb      	ldr	r3, [r7, #28]
 80010ee:	08da      	lsrs	r2, r3, #3
 80010f0:	687b      	ldr	r3, [r7, #4]
 80010f2:	3208      	adds	r2, #8
 80010f4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80010f8:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80010fa:	69fb      	ldr	r3, [r7, #28]
 80010fc:	f003 0307 	and.w	r3, r3, #7
 8001100:	009b      	lsls	r3, r3, #2
 8001102:	220f      	movs	r2, #15
 8001104:	fa02 f303 	lsl.w	r3, r2, r3
 8001108:	43db      	mvns	r3, r3
 800110a:	69ba      	ldr	r2, [r7, #24]
 800110c:	4013      	ands	r3, r2
 800110e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001110:	683b      	ldr	r3, [r7, #0]
 8001112:	691a      	ldr	r2, [r3, #16]
 8001114:	69fb      	ldr	r3, [r7, #28]
 8001116:	f003 0307 	and.w	r3, r3, #7
 800111a:	009b      	lsls	r3, r3, #2
 800111c:	fa02 f303 	lsl.w	r3, r2, r3
 8001120:	69ba      	ldr	r2, [r7, #24]
 8001122:	4313      	orrs	r3, r2
 8001124:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001126:	69fb      	ldr	r3, [r7, #28]
 8001128:	08da      	lsrs	r2, r3, #3
 800112a:	687b      	ldr	r3, [r7, #4]
 800112c:	3208      	adds	r2, #8
 800112e:	69b9      	ldr	r1, [r7, #24]
 8001130:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001134:	687b      	ldr	r3, [r7, #4]
 8001136:	681b      	ldr	r3, [r3, #0]
 8001138:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800113a:	69fb      	ldr	r3, [r7, #28]
 800113c:	005b      	lsls	r3, r3, #1
 800113e:	2203      	movs	r2, #3
 8001140:	fa02 f303 	lsl.w	r3, r2, r3
 8001144:	43db      	mvns	r3, r3
 8001146:	69ba      	ldr	r2, [r7, #24]
 8001148:	4013      	ands	r3, r2
 800114a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800114c:	683b      	ldr	r3, [r7, #0]
 800114e:	685b      	ldr	r3, [r3, #4]
 8001150:	f003 0203 	and.w	r2, r3, #3
 8001154:	69fb      	ldr	r3, [r7, #28]
 8001156:	005b      	lsls	r3, r3, #1
 8001158:	fa02 f303 	lsl.w	r3, r2, r3
 800115c:	69ba      	ldr	r2, [r7, #24]
 800115e:	4313      	orrs	r3, r2
 8001160:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001162:	687b      	ldr	r3, [r7, #4]
 8001164:	69ba      	ldr	r2, [r7, #24]
 8001166:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001168:	683b      	ldr	r3, [r7, #0]
 800116a:	685b      	ldr	r3, [r3, #4]
 800116c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001170:	2b00      	cmp	r3, #0
 8001172:	f000 80a2 	beq.w	80012ba <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001176:	2300      	movs	r3, #0
 8001178:	60fb      	str	r3, [r7, #12]
 800117a:	4b57      	ldr	r3, [pc, #348]	; (80012d8 <HAL_GPIO_Init+0x2e8>)
 800117c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800117e:	4a56      	ldr	r2, [pc, #344]	; (80012d8 <HAL_GPIO_Init+0x2e8>)
 8001180:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001184:	6453      	str	r3, [r2, #68]	; 0x44
 8001186:	4b54      	ldr	r3, [pc, #336]	; (80012d8 <HAL_GPIO_Init+0x2e8>)
 8001188:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800118a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800118e:	60fb      	str	r3, [r7, #12]
 8001190:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001192:	4a52      	ldr	r2, [pc, #328]	; (80012dc <HAL_GPIO_Init+0x2ec>)
 8001194:	69fb      	ldr	r3, [r7, #28]
 8001196:	089b      	lsrs	r3, r3, #2
 8001198:	3302      	adds	r3, #2
 800119a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800119e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80011a0:	69fb      	ldr	r3, [r7, #28]
 80011a2:	f003 0303 	and.w	r3, r3, #3
 80011a6:	009b      	lsls	r3, r3, #2
 80011a8:	220f      	movs	r2, #15
 80011aa:	fa02 f303 	lsl.w	r3, r2, r3
 80011ae:	43db      	mvns	r3, r3
 80011b0:	69ba      	ldr	r2, [r7, #24]
 80011b2:	4013      	ands	r3, r2
 80011b4:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80011b6:	687b      	ldr	r3, [r7, #4]
 80011b8:	4a49      	ldr	r2, [pc, #292]	; (80012e0 <HAL_GPIO_Init+0x2f0>)
 80011ba:	4293      	cmp	r3, r2
 80011bc:	d019      	beq.n	80011f2 <HAL_GPIO_Init+0x202>
 80011be:	687b      	ldr	r3, [r7, #4]
 80011c0:	4a48      	ldr	r2, [pc, #288]	; (80012e4 <HAL_GPIO_Init+0x2f4>)
 80011c2:	4293      	cmp	r3, r2
 80011c4:	d013      	beq.n	80011ee <HAL_GPIO_Init+0x1fe>
 80011c6:	687b      	ldr	r3, [r7, #4]
 80011c8:	4a47      	ldr	r2, [pc, #284]	; (80012e8 <HAL_GPIO_Init+0x2f8>)
 80011ca:	4293      	cmp	r3, r2
 80011cc:	d00d      	beq.n	80011ea <HAL_GPIO_Init+0x1fa>
 80011ce:	687b      	ldr	r3, [r7, #4]
 80011d0:	4a46      	ldr	r2, [pc, #280]	; (80012ec <HAL_GPIO_Init+0x2fc>)
 80011d2:	4293      	cmp	r3, r2
 80011d4:	d007      	beq.n	80011e6 <HAL_GPIO_Init+0x1f6>
 80011d6:	687b      	ldr	r3, [r7, #4]
 80011d8:	4a45      	ldr	r2, [pc, #276]	; (80012f0 <HAL_GPIO_Init+0x300>)
 80011da:	4293      	cmp	r3, r2
 80011dc:	d101      	bne.n	80011e2 <HAL_GPIO_Init+0x1f2>
 80011de:	2304      	movs	r3, #4
 80011e0:	e008      	b.n	80011f4 <HAL_GPIO_Init+0x204>
 80011e2:	2307      	movs	r3, #7
 80011e4:	e006      	b.n	80011f4 <HAL_GPIO_Init+0x204>
 80011e6:	2303      	movs	r3, #3
 80011e8:	e004      	b.n	80011f4 <HAL_GPIO_Init+0x204>
 80011ea:	2302      	movs	r3, #2
 80011ec:	e002      	b.n	80011f4 <HAL_GPIO_Init+0x204>
 80011ee:	2301      	movs	r3, #1
 80011f0:	e000      	b.n	80011f4 <HAL_GPIO_Init+0x204>
 80011f2:	2300      	movs	r3, #0
 80011f4:	69fa      	ldr	r2, [r7, #28]
 80011f6:	f002 0203 	and.w	r2, r2, #3
 80011fa:	0092      	lsls	r2, r2, #2
 80011fc:	4093      	lsls	r3, r2
 80011fe:	69ba      	ldr	r2, [r7, #24]
 8001200:	4313      	orrs	r3, r2
 8001202:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001204:	4935      	ldr	r1, [pc, #212]	; (80012dc <HAL_GPIO_Init+0x2ec>)
 8001206:	69fb      	ldr	r3, [r7, #28]
 8001208:	089b      	lsrs	r3, r3, #2
 800120a:	3302      	adds	r3, #2
 800120c:	69ba      	ldr	r2, [r7, #24]
 800120e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001212:	4b38      	ldr	r3, [pc, #224]	; (80012f4 <HAL_GPIO_Init+0x304>)
 8001214:	681b      	ldr	r3, [r3, #0]
 8001216:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001218:	693b      	ldr	r3, [r7, #16]
 800121a:	43db      	mvns	r3, r3
 800121c:	69ba      	ldr	r2, [r7, #24]
 800121e:	4013      	ands	r3, r2
 8001220:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001222:	683b      	ldr	r3, [r7, #0]
 8001224:	685b      	ldr	r3, [r3, #4]
 8001226:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800122a:	2b00      	cmp	r3, #0
 800122c:	d003      	beq.n	8001236 <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 800122e:	69ba      	ldr	r2, [r7, #24]
 8001230:	693b      	ldr	r3, [r7, #16]
 8001232:	4313      	orrs	r3, r2
 8001234:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001236:	4a2f      	ldr	r2, [pc, #188]	; (80012f4 <HAL_GPIO_Init+0x304>)
 8001238:	69bb      	ldr	r3, [r7, #24]
 800123a:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 800123c:	4b2d      	ldr	r3, [pc, #180]	; (80012f4 <HAL_GPIO_Init+0x304>)
 800123e:	685b      	ldr	r3, [r3, #4]
 8001240:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001242:	693b      	ldr	r3, [r7, #16]
 8001244:	43db      	mvns	r3, r3
 8001246:	69ba      	ldr	r2, [r7, #24]
 8001248:	4013      	ands	r3, r2
 800124a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 800124c:	683b      	ldr	r3, [r7, #0]
 800124e:	685b      	ldr	r3, [r3, #4]
 8001250:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001254:	2b00      	cmp	r3, #0
 8001256:	d003      	beq.n	8001260 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8001258:	69ba      	ldr	r2, [r7, #24]
 800125a:	693b      	ldr	r3, [r7, #16]
 800125c:	4313      	orrs	r3, r2
 800125e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8001260:	4a24      	ldr	r2, [pc, #144]	; (80012f4 <HAL_GPIO_Init+0x304>)
 8001262:	69bb      	ldr	r3, [r7, #24]
 8001264:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001266:	4b23      	ldr	r3, [pc, #140]	; (80012f4 <HAL_GPIO_Init+0x304>)
 8001268:	689b      	ldr	r3, [r3, #8]
 800126a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800126c:	693b      	ldr	r3, [r7, #16]
 800126e:	43db      	mvns	r3, r3
 8001270:	69ba      	ldr	r2, [r7, #24]
 8001272:	4013      	ands	r3, r2
 8001274:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001276:	683b      	ldr	r3, [r7, #0]
 8001278:	685b      	ldr	r3, [r3, #4]
 800127a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800127e:	2b00      	cmp	r3, #0
 8001280:	d003      	beq.n	800128a <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8001282:	69ba      	ldr	r2, [r7, #24]
 8001284:	693b      	ldr	r3, [r7, #16]
 8001286:	4313      	orrs	r3, r2
 8001288:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800128a:	4a1a      	ldr	r2, [pc, #104]	; (80012f4 <HAL_GPIO_Init+0x304>)
 800128c:	69bb      	ldr	r3, [r7, #24]
 800128e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001290:	4b18      	ldr	r3, [pc, #96]	; (80012f4 <HAL_GPIO_Init+0x304>)
 8001292:	68db      	ldr	r3, [r3, #12]
 8001294:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001296:	693b      	ldr	r3, [r7, #16]
 8001298:	43db      	mvns	r3, r3
 800129a:	69ba      	ldr	r2, [r7, #24]
 800129c:	4013      	ands	r3, r2
 800129e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80012a0:	683b      	ldr	r3, [r7, #0]
 80012a2:	685b      	ldr	r3, [r3, #4]
 80012a4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80012a8:	2b00      	cmp	r3, #0
 80012aa:	d003      	beq.n	80012b4 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 80012ac:	69ba      	ldr	r2, [r7, #24]
 80012ae:	693b      	ldr	r3, [r7, #16]
 80012b0:	4313      	orrs	r3, r2
 80012b2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80012b4:	4a0f      	ldr	r2, [pc, #60]	; (80012f4 <HAL_GPIO_Init+0x304>)
 80012b6:	69bb      	ldr	r3, [r7, #24]
 80012b8:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80012ba:	69fb      	ldr	r3, [r7, #28]
 80012bc:	3301      	adds	r3, #1
 80012be:	61fb      	str	r3, [r7, #28]
 80012c0:	69fb      	ldr	r3, [r7, #28]
 80012c2:	2b0f      	cmp	r3, #15
 80012c4:	f67f aea2 	bls.w	800100c <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80012c8:	bf00      	nop
 80012ca:	bf00      	nop
 80012cc:	3724      	adds	r7, #36	; 0x24
 80012ce:	46bd      	mov	sp, r7
 80012d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012d4:	4770      	bx	lr
 80012d6:	bf00      	nop
 80012d8:	40023800 	.word	0x40023800
 80012dc:	40013800 	.word	0x40013800
 80012e0:	40020000 	.word	0x40020000
 80012e4:	40020400 	.word	0x40020400
 80012e8:	40020800 	.word	0x40020800
 80012ec:	40020c00 	.word	0x40020c00
 80012f0:	40021000 	.word	0x40021000
 80012f4:	40013c00 	.word	0x40013c00

080012f8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80012f8:	b480      	push	{r7}
 80012fa:	b083      	sub	sp, #12
 80012fc:	af00      	add	r7, sp, #0
 80012fe:	6078      	str	r0, [r7, #4]
 8001300:	460b      	mov	r3, r1
 8001302:	807b      	strh	r3, [r7, #2]
 8001304:	4613      	mov	r3, r2
 8001306:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001308:	787b      	ldrb	r3, [r7, #1]
 800130a:	2b00      	cmp	r3, #0
 800130c:	d003      	beq.n	8001316 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800130e:	887a      	ldrh	r2, [r7, #2]
 8001310:	687b      	ldr	r3, [r7, #4]
 8001312:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8001314:	e003      	b.n	800131e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8001316:	887b      	ldrh	r3, [r7, #2]
 8001318:	041a      	lsls	r2, r3, #16
 800131a:	687b      	ldr	r3, [r7, #4]
 800131c:	619a      	str	r2, [r3, #24]
}
 800131e:	bf00      	nop
 8001320:	370c      	adds	r7, #12
 8001322:	46bd      	mov	sp, r7
 8001324:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001328:	4770      	bx	lr
	...

0800132c <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800132c:	b580      	push	{r7, lr}
 800132e:	b086      	sub	sp, #24
 8001330:	af00      	add	r7, sp, #0
 8001332:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001334:	687b      	ldr	r3, [r7, #4]
 8001336:	2b00      	cmp	r3, #0
 8001338:	d101      	bne.n	800133e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800133a:	2301      	movs	r3, #1
 800133c:	e264      	b.n	8001808 <HAL_RCC_OscConfig+0x4dc>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800133e:	687b      	ldr	r3, [r7, #4]
 8001340:	681b      	ldr	r3, [r3, #0]
 8001342:	f003 0301 	and.w	r3, r3, #1
 8001346:	2b00      	cmp	r3, #0
 8001348:	d075      	beq.n	8001436 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800134a:	4ba3      	ldr	r3, [pc, #652]	; (80015d8 <HAL_RCC_OscConfig+0x2ac>)
 800134c:	689b      	ldr	r3, [r3, #8]
 800134e:	f003 030c 	and.w	r3, r3, #12
 8001352:	2b04      	cmp	r3, #4
 8001354:	d00c      	beq.n	8001370 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001356:	4ba0      	ldr	r3, [pc, #640]	; (80015d8 <HAL_RCC_OscConfig+0x2ac>)
 8001358:	689b      	ldr	r3, [r3, #8]
 800135a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800135e:	2b08      	cmp	r3, #8
 8001360:	d112      	bne.n	8001388 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001362:	4b9d      	ldr	r3, [pc, #628]	; (80015d8 <HAL_RCC_OscConfig+0x2ac>)
 8001364:	685b      	ldr	r3, [r3, #4]
 8001366:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800136a:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800136e:	d10b      	bne.n	8001388 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001370:	4b99      	ldr	r3, [pc, #612]	; (80015d8 <HAL_RCC_OscConfig+0x2ac>)
 8001372:	681b      	ldr	r3, [r3, #0]
 8001374:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001378:	2b00      	cmp	r3, #0
 800137a:	d05b      	beq.n	8001434 <HAL_RCC_OscConfig+0x108>
 800137c:	687b      	ldr	r3, [r7, #4]
 800137e:	685b      	ldr	r3, [r3, #4]
 8001380:	2b00      	cmp	r3, #0
 8001382:	d157      	bne.n	8001434 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8001384:	2301      	movs	r3, #1
 8001386:	e23f      	b.n	8001808 <HAL_RCC_OscConfig+0x4dc>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001388:	687b      	ldr	r3, [r7, #4]
 800138a:	685b      	ldr	r3, [r3, #4]
 800138c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001390:	d106      	bne.n	80013a0 <HAL_RCC_OscConfig+0x74>
 8001392:	4b91      	ldr	r3, [pc, #580]	; (80015d8 <HAL_RCC_OscConfig+0x2ac>)
 8001394:	681b      	ldr	r3, [r3, #0]
 8001396:	4a90      	ldr	r2, [pc, #576]	; (80015d8 <HAL_RCC_OscConfig+0x2ac>)
 8001398:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800139c:	6013      	str	r3, [r2, #0]
 800139e:	e01d      	b.n	80013dc <HAL_RCC_OscConfig+0xb0>
 80013a0:	687b      	ldr	r3, [r7, #4]
 80013a2:	685b      	ldr	r3, [r3, #4]
 80013a4:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80013a8:	d10c      	bne.n	80013c4 <HAL_RCC_OscConfig+0x98>
 80013aa:	4b8b      	ldr	r3, [pc, #556]	; (80015d8 <HAL_RCC_OscConfig+0x2ac>)
 80013ac:	681b      	ldr	r3, [r3, #0]
 80013ae:	4a8a      	ldr	r2, [pc, #552]	; (80015d8 <HAL_RCC_OscConfig+0x2ac>)
 80013b0:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80013b4:	6013      	str	r3, [r2, #0]
 80013b6:	4b88      	ldr	r3, [pc, #544]	; (80015d8 <HAL_RCC_OscConfig+0x2ac>)
 80013b8:	681b      	ldr	r3, [r3, #0]
 80013ba:	4a87      	ldr	r2, [pc, #540]	; (80015d8 <HAL_RCC_OscConfig+0x2ac>)
 80013bc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80013c0:	6013      	str	r3, [r2, #0]
 80013c2:	e00b      	b.n	80013dc <HAL_RCC_OscConfig+0xb0>
 80013c4:	4b84      	ldr	r3, [pc, #528]	; (80015d8 <HAL_RCC_OscConfig+0x2ac>)
 80013c6:	681b      	ldr	r3, [r3, #0]
 80013c8:	4a83      	ldr	r2, [pc, #524]	; (80015d8 <HAL_RCC_OscConfig+0x2ac>)
 80013ca:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80013ce:	6013      	str	r3, [r2, #0]
 80013d0:	4b81      	ldr	r3, [pc, #516]	; (80015d8 <HAL_RCC_OscConfig+0x2ac>)
 80013d2:	681b      	ldr	r3, [r3, #0]
 80013d4:	4a80      	ldr	r2, [pc, #512]	; (80015d8 <HAL_RCC_OscConfig+0x2ac>)
 80013d6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80013da:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80013dc:	687b      	ldr	r3, [r7, #4]
 80013de:	685b      	ldr	r3, [r3, #4]
 80013e0:	2b00      	cmp	r3, #0
 80013e2:	d013      	beq.n	800140c <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80013e4:	f7ff fcf0 	bl	8000dc8 <HAL_GetTick>
 80013e8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80013ea:	e008      	b.n	80013fe <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80013ec:	f7ff fcec 	bl	8000dc8 <HAL_GetTick>
 80013f0:	4602      	mov	r2, r0
 80013f2:	693b      	ldr	r3, [r7, #16]
 80013f4:	1ad3      	subs	r3, r2, r3
 80013f6:	2b64      	cmp	r3, #100	; 0x64
 80013f8:	d901      	bls.n	80013fe <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80013fa:	2303      	movs	r3, #3
 80013fc:	e204      	b.n	8001808 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80013fe:	4b76      	ldr	r3, [pc, #472]	; (80015d8 <HAL_RCC_OscConfig+0x2ac>)
 8001400:	681b      	ldr	r3, [r3, #0]
 8001402:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001406:	2b00      	cmp	r3, #0
 8001408:	d0f0      	beq.n	80013ec <HAL_RCC_OscConfig+0xc0>
 800140a:	e014      	b.n	8001436 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800140c:	f7ff fcdc 	bl	8000dc8 <HAL_GetTick>
 8001410:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001412:	e008      	b.n	8001426 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001414:	f7ff fcd8 	bl	8000dc8 <HAL_GetTick>
 8001418:	4602      	mov	r2, r0
 800141a:	693b      	ldr	r3, [r7, #16]
 800141c:	1ad3      	subs	r3, r2, r3
 800141e:	2b64      	cmp	r3, #100	; 0x64
 8001420:	d901      	bls.n	8001426 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8001422:	2303      	movs	r3, #3
 8001424:	e1f0      	b.n	8001808 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001426:	4b6c      	ldr	r3, [pc, #432]	; (80015d8 <HAL_RCC_OscConfig+0x2ac>)
 8001428:	681b      	ldr	r3, [r3, #0]
 800142a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800142e:	2b00      	cmp	r3, #0
 8001430:	d1f0      	bne.n	8001414 <HAL_RCC_OscConfig+0xe8>
 8001432:	e000      	b.n	8001436 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001434:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001436:	687b      	ldr	r3, [r7, #4]
 8001438:	681b      	ldr	r3, [r3, #0]
 800143a:	f003 0302 	and.w	r3, r3, #2
 800143e:	2b00      	cmp	r3, #0
 8001440:	d063      	beq.n	800150a <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8001442:	4b65      	ldr	r3, [pc, #404]	; (80015d8 <HAL_RCC_OscConfig+0x2ac>)
 8001444:	689b      	ldr	r3, [r3, #8]
 8001446:	f003 030c 	and.w	r3, r3, #12
 800144a:	2b00      	cmp	r3, #0
 800144c:	d00b      	beq.n	8001466 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800144e:	4b62      	ldr	r3, [pc, #392]	; (80015d8 <HAL_RCC_OscConfig+0x2ac>)
 8001450:	689b      	ldr	r3, [r3, #8]
 8001452:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8001456:	2b08      	cmp	r3, #8
 8001458:	d11c      	bne.n	8001494 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800145a:	4b5f      	ldr	r3, [pc, #380]	; (80015d8 <HAL_RCC_OscConfig+0x2ac>)
 800145c:	685b      	ldr	r3, [r3, #4]
 800145e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001462:	2b00      	cmp	r3, #0
 8001464:	d116      	bne.n	8001494 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001466:	4b5c      	ldr	r3, [pc, #368]	; (80015d8 <HAL_RCC_OscConfig+0x2ac>)
 8001468:	681b      	ldr	r3, [r3, #0]
 800146a:	f003 0302 	and.w	r3, r3, #2
 800146e:	2b00      	cmp	r3, #0
 8001470:	d005      	beq.n	800147e <HAL_RCC_OscConfig+0x152>
 8001472:	687b      	ldr	r3, [r7, #4]
 8001474:	68db      	ldr	r3, [r3, #12]
 8001476:	2b01      	cmp	r3, #1
 8001478:	d001      	beq.n	800147e <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800147a:	2301      	movs	r3, #1
 800147c:	e1c4      	b.n	8001808 <HAL_RCC_OscConfig+0x4dc>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800147e:	4b56      	ldr	r3, [pc, #344]	; (80015d8 <HAL_RCC_OscConfig+0x2ac>)
 8001480:	681b      	ldr	r3, [r3, #0]
 8001482:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001486:	687b      	ldr	r3, [r7, #4]
 8001488:	691b      	ldr	r3, [r3, #16]
 800148a:	00db      	lsls	r3, r3, #3
 800148c:	4952      	ldr	r1, [pc, #328]	; (80015d8 <HAL_RCC_OscConfig+0x2ac>)
 800148e:	4313      	orrs	r3, r2
 8001490:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001492:	e03a      	b.n	800150a <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8001494:	687b      	ldr	r3, [r7, #4]
 8001496:	68db      	ldr	r3, [r3, #12]
 8001498:	2b00      	cmp	r3, #0
 800149a:	d020      	beq.n	80014de <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800149c:	4b4f      	ldr	r3, [pc, #316]	; (80015dc <HAL_RCC_OscConfig+0x2b0>)
 800149e:	2201      	movs	r2, #1
 80014a0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80014a2:	f7ff fc91 	bl	8000dc8 <HAL_GetTick>
 80014a6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80014a8:	e008      	b.n	80014bc <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80014aa:	f7ff fc8d 	bl	8000dc8 <HAL_GetTick>
 80014ae:	4602      	mov	r2, r0
 80014b0:	693b      	ldr	r3, [r7, #16]
 80014b2:	1ad3      	subs	r3, r2, r3
 80014b4:	2b02      	cmp	r3, #2
 80014b6:	d901      	bls.n	80014bc <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80014b8:	2303      	movs	r3, #3
 80014ba:	e1a5      	b.n	8001808 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80014bc:	4b46      	ldr	r3, [pc, #280]	; (80015d8 <HAL_RCC_OscConfig+0x2ac>)
 80014be:	681b      	ldr	r3, [r3, #0]
 80014c0:	f003 0302 	and.w	r3, r3, #2
 80014c4:	2b00      	cmp	r3, #0
 80014c6:	d0f0      	beq.n	80014aa <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80014c8:	4b43      	ldr	r3, [pc, #268]	; (80015d8 <HAL_RCC_OscConfig+0x2ac>)
 80014ca:	681b      	ldr	r3, [r3, #0]
 80014cc:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80014d0:	687b      	ldr	r3, [r7, #4]
 80014d2:	691b      	ldr	r3, [r3, #16]
 80014d4:	00db      	lsls	r3, r3, #3
 80014d6:	4940      	ldr	r1, [pc, #256]	; (80015d8 <HAL_RCC_OscConfig+0x2ac>)
 80014d8:	4313      	orrs	r3, r2
 80014da:	600b      	str	r3, [r1, #0]
 80014dc:	e015      	b.n	800150a <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80014de:	4b3f      	ldr	r3, [pc, #252]	; (80015dc <HAL_RCC_OscConfig+0x2b0>)
 80014e0:	2200      	movs	r2, #0
 80014e2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80014e4:	f7ff fc70 	bl	8000dc8 <HAL_GetTick>
 80014e8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80014ea:	e008      	b.n	80014fe <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80014ec:	f7ff fc6c 	bl	8000dc8 <HAL_GetTick>
 80014f0:	4602      	mov	r2, r0
 80014f2:	693b      	ldr	r3, [r7, #16]
 80014f4:	1ad3      	subs	r3, r2, r3
 80014f6:	2b02      	cmp	r3, #2
 80014f8:	d901      	bls.n	80014fe <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80014fa:	2303      	movs	r3, #3
 80014fc:	e184      	b.n	8001808 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80014fe:	4b36      	ldr	r3, [pc, #216]	; (80015d8 <HAL_RCC_OscConfig+0x2ac>)
 8001500:	681b      	ldr	r3, [r3, #0]
 8001502:	f003 0302 	and.w	r3, r3, #2
 8001506:	2b00      	cmp	r3, #0
 8001508:	d1f0      	bne.n	80014ec <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800150a:	687b      	ldr	r3, [r7, #4]
 800150c:	681b      	ldr	r3, [r3, #0]
 800150e:	f003 0308 	and.w	r3, r3, #8
 8001512:	2b00      	cmp	r3, #0
 8001514:	d030      	beq.n	8001578 <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8001516:	687b      	ldr	r3, [r7, #4]
 8001518:	695b      	ldr	r3, [r3, #20]
 800151a:	2b00      	cmp	r3, #0
 800151c:	d016      	beq.n	800154c <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800151e:	4b30      	ldr	r3, [pc, #192]	; (80015e0 <HAL_RCC_OscConfig+0x2b4>)
 8001520:	2201      	movs	r2, #1
 8001522:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001524:	f7ff fc50 	bl	8000dc8 <HAL_GetTick>
 8001528:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800152a:	e008      	b.n	800153e <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800152c:	f7ff fc4c 	bl	8000dc8 <HAL_GetTick>
 8001530:	4602      	mov	r2, r0
 8001532:	693b      	ldr	r3, [r7, #16]
 8001534:	1ad3      	subs	r3, r2, r3
 8001536:	2b02      	cmp	r3, #2
 8001538:	d901      	bls.n	800153e <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800153a:	2303      	movs	r3, #3
 800153c:	e164      	b.n	8001808 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800153e:	4b26      	ldr	r3, [pc, #152]	; (80015d8 <HAL_RCC_OscConfig+0x2ac>)
 8001540:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001542:	f003 0302 	and.w	r3, r3, #2
 8001546:	2b00      	cmp	r3, #0
 8001548:	d0f0      	beq.n	800152c <HAL_RCC_OscConfig+0x200>
 800154a:	e015      	b.n	8001578 <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800154c:	4b24      	ldr	r3, [pc, #144]	; (80015e0 <HAL_RCC_OscConfig+0x2b4>)
 800154e:	2200      	movs	r2, #0
 8001550:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001552:	f7ff fc39 	bl	8000dc8 <HAL_GetTick>
 8001556:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001558:	e008      	b.n	800156c <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800155a:	f7ff fc35 	bl	8000dc8 <HAL_GetTick>
 800155e:	4602      	mov	r2, r0
 8001560:	693b      	ldr	r3, [r7, #16]
 8001562:	1ad3      	subs	r3, r2, r3
 8001564:	2b02      	cmp	r3, #2
 8001566:	d901      	bls.n	800156c <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8001568:	2303      	movs	r3, #3
 800156a:	e14d      	b.n	8001808 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800156c:	4b1a      	ldr	r3, [pc, #104]	; (80015d8 <HAL_RCC_OscConfig+0x2ac>)
 800156e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001570:	f003 0302 	and.w	r3, r3, #2
 8001574:	2b00      	cmp	r3, #0
 8001576:	d1f0      	bne.n	800155a <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001578:	687b      	ldr	r3, [r7, #4]
 800157a:	681b      	ldr	r3, [r3, #0]
 800157c:	f003 0304 	and.w	r3, r3, #4
 8001580:	2b00      	cmp	r3, #0
 8001582:	f000 80a0 	beq.w	80016c6 <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001586:	2300      	movs	r3, #0
 8001588:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800158a:	4b13      	ldr	r3, [pc, #76]	; (80015d8 <HAL_RCC_OscConfig+0x2ac>)
 800158c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800158e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001592:	2b00      	cmp	r3, #0
 8001594:	d10f      	bne.n	80015b6 <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001596:	2300      	movs	r3, #0
 8001598:	60bb      	str	r3, [r7, #8]
 800159a:	4b0f      	ldr	r3, [pc, #60]	; (80015d8 <HAL_RCC_OscConfig+0x2ac>)
 800159c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800159e:	4a0e      	ldr	r2, [pc, #56]	; (80015d8 <HAL_RCC_OscConfig+0x2ac>)
 80015a0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80015a4:	6413      	str	r3, [r2, #64]	; 0x40
 80015a6:	4b0c      	ldr	r3, [pc, #48]	; (80015d8 <HAL_RCC_OscConfig+0x2ac>)
 80015a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80015aa:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80015ae:	60bb      	str	r3, [r7, #8]
 80015b0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80015b2:	2301      	movs	r3, #1
 80015b4:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80015b6:	4b0b      	ldr	r3, [pc, #44]	; (80015e4 <HAL_RCC_OscConfig+0x2b8>)
 80015b8:	681b      	ldr	r3, [r3, #0]
 80015ba:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80015be:	2b00      	cmp	r3, #0
 80015c0:	d121      	bne.n	8001606 <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80015c2:	4b08      	ldr	r3, [pc, #32]	; (80015e4 <HAL_RCC_OscConfig+0x2b8>)
 80015c4:	681b      	ldr	r3, [r3, #0]
 80015c6:	4a07      	ldr	r2, [pc, #28]	; (80015e4 <HAL_RCC_OscConfig+0x2b8>)
 80015c8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80015cc:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80015ce:	f7ff fbfb 	bl	8000dc8 <HAL_GetTick>
 80015d2:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80015d4:	e011      	b.n	80015fa <HAL_RCC_OscConfig+0x2ce>
 80015d6:	bf00      	nop
 80015d8:	40023800 	.word	0x40023800
 80015dc:	42470000 	.word	0x42470000
 80015e0:	42470e80 	.word	0x42470e80
 80015e4:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80015e8:	f7ff fbee 	bl	8000dc8 <HAL_GetTick>
 80015ec:	4602      	mov	r2, r0
 80015ee:	693b      	ldr	r3, [r7, #16]
 80015f0:	1ad3      	subs	r3, r2, r3
 80015f2:	2b02      	cmp	r3, #2
 80015f4:	d901      	bls.n	80015fa <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 80015f6:	2303      	movs	r3, #3
 80015f8:	e106      	b.n	8001808 <HAL_RCC_OscConfig+0x4dc>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80015fa:	4b85      	ldr	r3, [pc, #532]	; (8001810 <HAL_RCC_OscConfig+0x4e4>)
 80015fc:	681b      	ldr	r3, [r3, #0]
 80015fe:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001602:	2b00      	cmp	r3, #0
 8001604:	d0f0      	beq.n	80015e8 <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001606:	687b      	ldr	r3, [r7, #4]
 8001608:	689b      	ldr	r3, [r3, #8]
 800160a:	2b01      	cmp	r3, #1
 800160c:	d106      	bne.n	800161c <HAL_RCC_OscConfig+0x2f0>
 800160e:	4b81      	ldr	r3, [pc, #516]	; (8001814 <HAL_RCC_OscConfig+0x4e8>)
 8001610:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001612:	4a80      	ldr	r2, [pc, #512]	; (8001814 <HAL_RCC_OscConfig+0x4e8>)
 8001614:	f043 0301 	orr.w	r3, r3, #1
 8001618:	6713      	str	r3, [r2, #112]	; 0x70
 800161a:	e01c      	b.n	8001656 <HAL_RCC_OscConfig+0x32a>
 800161c:	687b      	ldr	r3, [r7, #4]
 800161e:	689b      	ldr	r3, [r3, #8]
 8001620:	2b05      	cmp	r3, #5
 8001622:	d10c      	bne.n	800163e <HAL_RCC_OscConfig+0x312>
 8001624:	4b7b      	ldr	r3, [pc, #492]	; (8001814 <HAL_RCC_OscConfig+0x4e8>)
 8001626:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001628:	4a7a      	ldr	r2, [pc, #488]	; (8001814 <HAL_RCC_OscConfig+0x4e8>)
 800162a:	f043 0304 	orr.w	r3, r3, #4
 800162e:	6713      	str	r3, [r2, #112]	; 0x70
 8001630:	4b78      	ldr	r3, [pc, #480]	; (8001814 <HAL_RCC_OscConfig+0x4e8>)
 8001632:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001634:	4a77      	ldr	r2, [pc, #476]	; (8001814 <HAL_RCC_OscConfig+0x4e8>)
 8001636:	f043 0301 	orr.w	r3, r3, #1
 800163a:	6713      	str	r3, [r2, #112]	; 0x70
 800163c:	e00b      	b.n	8001656 <HAL_RCC_OscConfig+0x32a>
 800163e:	4b75      	ldr	r3, [pc, #468]	; (8001814 <HAL_RCC_OscConfig+0x4e8>)
 8001640:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001642:	4a74      	ldr	r2, [pc, #464]	; (8001814 <HAL_RCC_OscConfig+0x4e8>)
 8001644:	f023 0301 	bic.w	r3, r3, #1
 8001648:	6713      	str	r3, [r2, #112]	; 0x70
 800164a:	4b72      	ldr	r3, [pc, #456]	; (8001814 <HAL_RCC_OscConfig+0x4e8>)
 800164c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800164e:	4a71      	ldr	r2, [pc, #452]	; (8001814 <HAL_RCC_OscConfig+0x4e8>)
 8001650:	f023 0304 	bic.w	r3, r3, #4
 8001654:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8001656:	687b      	ldr	r3, [r7, #4]
 8001658:	689b      	ldr	r3, [r3, #8]
 800165a:	2b00      	cmp	r3, #0
 800165c:	d015      	beq.n	800168a <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800165e:	f7ff fbb3 	bl	8000dc8 <HAL_GetTick>
 8001662:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001664:	e00a      	b.n	800167c <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001666:	f7ff fbaf 	bl	8000dc8 <HAL_GetTick>
 800166a:	4602      	mov	r2, r0
 800166c:	693b      	ldr	r3, [r7, #16]
 800166e:	1ad3      	subs	r3, r2, r3
 8001670:	f241 3288 	movw	r2, #5000	; 0x1388
 8001674:	4293      	cmp	r3, r2
 8001676:	d901      	bls.n	800167c <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 8001678:	2303      	movs	r3, #3
 800167a:	e0c5      	b.n	8001808 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800167c:	4b65      	ldr	r3, [pc, #404]	; (8001814 <HAL_RCC_OscConfig+0x4e8>)
 800167e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001680:	f003 0302 	and.w	r3, r3, #2
 8001684:	2b00      	cmp	r3, #0
 8001686:	d0ee      	beq.n	8001666 <HAL_RCC_OscConfig+0x33a>
 8001688:	e014      	b.n	80016b4 <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800168a:	f7ff fb9d 	bl	8000dc8 <HAL_GetTick>
 800168e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001690:	e00a      	b.n	80016a8 <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001692:	f7ff fb99 	bl	8000dc8 <HAL_GetTick>
 8001696:	4602      	mov	r2, r0
 8001698:	693b      	ldr	r3, [r7, #16]
 800169a:	1ad3      	subs	r3, r2, r3
 800169c:	f241 3288 	movw	r2, #5000	; 0x1388
 80016a0:	4293      	cmp	r3, r2
 80016a2:	d901      	bls.n	80016a8 <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 80016a4:	2303      	movs	r3, #3
 80016a6:	e0af      	b.n	8001808 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80016a8:	4b5a      	ldr	r3, [pc, #360]	; (8001814 <HAL_RCC_OscConfig+0x4e8>)
 80016aa:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80016ac:	f003 0302 	and.w	r3, r3, #2
 80016b0:	2b00      	cmp	r3, #0
 80016b2:	d1ee      	bne.n	8001692 <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80016b4:	7dfb      	ldrb	r3, [r7, #23]
 80016b6:	2b01      	cmp	r3, #1
 80016b8:	d105      	bne.n	80016c6 <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80016ba:	4b56      	ldr	r3, [pc, #344]	; (8001814 <HAL_RCC_OscConfig+0x4e8>)
 80016bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80016be:	4a55      	ldr	r2, [pc, #340]	; (8001814 <HAL_RCC_OscConfig+0x4e8>)
 80016c0:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80016c4:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80016c6:	687b      	ldr	r3, [r7, #4]
 80016c8:	699b      	ldr	r3, [r3, #24]
 80016ca:	2b00      	cmp	r3, #0
 80016cc:	f000 809b 	beq.w	8001806 <HAL_RCC_OscConfig+0x4da>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80016d0:	4b50      	ldr	r3, [pc, #320]	; (8001814 <HAL_RCC_OscConfig+0x4e8>)
 80016d2:	689b      	ldr	r3, [r3, #8]
 80016d4:	f003 030c 	and.w	r3, r3, #12
 80016d8:	2b08      	cmp	r3, #8
 80016da:	d05c      	beq.n	8001796 <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80016dc:	687b      	ldr	r3, [r7, #4]
 80016de:	699b      	ldr	r3, [r3, #24]
 80016e0:	2b02      	cmp	r3, #2
 80016e2:	d141      	bne.n	8001768 <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80016e4:	4b4c      	ldr	r3, [pc, #304]	; (8001818 <HAL_RCC_OscConfig+0x4ec>)
 80016e6:	2200      	movs	r2, #0
 80016e8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80016ea:	f7ff fb6d 	bl	8000dc8 <HAL_GetTick>
 80016ee:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80016f0:	e008      	b.n	8001704 <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80016f2:	f7ff fb69 	bl	8000dc8 <HAL_GetTick>
 80016f6:	4602      	mov	r2, r0
 80016f8:	693b      	ldr	r3, [r7, #16]
 80016fa:	1ad3      	subs	r3, r2, r3
 80016fc:	2b02      	cmp	r3, #2
 80016fe:	d901      	bls.n	8001704 <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 8001700:	2303      	movs	r3, #3
 8001702:	e081      	b.n	8001808 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001704:	4b43      	ldr	r3, [pc, #268]	; (8001814 <HAL_RCC_OscConfig+0x4e8>)
 8001706:	681b      	ldr	r3, [r3, #0]
 8001708:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800170c:	2b00      	cmp	r3, #0
 800170e:	d1f0      	bne.n	80016f2 <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8001710:	687b      	ldr	r3, [r7, #4]
 8001712:	69da      	ldr	r2, [r3, #28]
 8001714:	687b      	ldr	r3, [r7, #4]
 8001716:	6a1b      	ldr	r3, [r3, #32]
 8001718:	431a      	orrs	r2, r3
 800171a:	687b      	ldr	r3, [r7, #4]
 800171c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800171e:	019b      	lsls	r3, r3, #6
 8001720:	431a      	orrs	r2, r3
 8001722:	687b      	ldr	r3, [r7, #4]
 8001724:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001726:	085b      	lsrs	r3, r3, #1
 8001728:	3b01      	subs	r3, #1
 800172a:	041b      	lsls	r3, r3, #16
 800172c:	431a      	orrs	r2, r3
 800172e:	687b      	ldr	r3, [r7, #4]
 8001730:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001732:	061b      	lsls	r3, r3, #24
 8001734:	4937      	ldr	r1, [pc, #220]	; (8001814 <HAL_RCC_OscConfig+0x4e8>)
 8001736:	4313      	orrs	r3, r2
 8001738:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800173a:	4b37      	ldr	r3, [pc, #220]	; (8001818 <HAL_RCC_OscConfig+0x4ec>)
 800173c:	2201      	movs	r2, #1
 800173e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001740:	f7ff fb42 	bl	8000dc8 <HAL_GetTick>
 8001744:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001746:	e008      	b.n	800175a <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001748:	f7ff fb3e 	bl	8000dc8 <HAL_GetTick>
 800174c:	4602      	mov	r2, r0
 800174e:	693b      	ldr	r3, [r7, #16]
 8001750:	1ad3      	subs	r3, r2, r3
 8001752:	2b02      	cmp	r3, #2
 8001754:	d901      	bls.n	800175a <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 8001756:	2303      	movs	r3, #3
 8001758:	e056      	b.n	8001808 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800175a:	4b2e      	ldr	r3, [pc, #184]	; (8001814 <HAL_RCC_OscConfig+0x4e8>)
 800175c:	681b      	ldr	r3, [r3, #0]
 800175e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001762:	2b00      	cmp	r3, #0
 8001764:	d0f0      	beq.n	8001748 <HAL_RCC_OscConfig+0x41c>
 8001766:	e04e      	b.n	8001806 <HAL_RCC_OscConfig+0x4da>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001768:	4b2b      	ldr	r3, [pc, #172]	; (8001818 <HAL_RCC_OscConfig+0x4ec>)
 800176a:	2200      	movs	r2, #0
 800176c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800176e:	f7ff fb2b 	bl	8000dc8 <HAL_GetTick>
 8001772:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001774:	e008      	b.n	8001788 <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001776:	f7ff fb27 	bl	8000dc8 <HAL_GetTick>
 800177a:	4602      	mov	r2, r0
 800177c:	693b      	ldr	r3, [r7, #16]
 800177e:	1ad3      	subs	r3, r2, r3
 8001780:	2b02      	cmp	r3, #2
 8001782:	d901      	bls.n	8001788 <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 8001784:	2303      	movs	r3, #3
 8001786:	e03f      	b.n	8001808 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001788:	4b22      	ldr	r3, [pc, #136]	; (8001814 <HAL_RCC_OscConfig+0x4e8>)
 800178a:	681b      	ldr	r3, [r3, #0]
 800178c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001790:	2b00      	cmp	r3, #0
 8001792:	d1f0      	bne.n	8001776 <HAL_RCC_OscConfig+0x44a>
 8001794:	e037      	b.n	8001806 <HAL_RCC_OscConfig+0x4da>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001796:	687b      	ldr	r3, [r7, #4]
 8001798:	699b      	ldr	r3, [r3, #24]
 800179a:	2b01      	cmp	r3, #1
 800179c:	d101      	bne.n	80017a2 <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 800179e:	2301      	movs	r3, #1
 80017a0:	e032      	b.n	8001808 <HAL_RCC_OscConfig+0x4dc>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80017a2:	4b1c      	ldr	r3, [pc, #112]	; (8001814 <HAL_RCC_OscConfig+0x4e8>)
 80017a4:	685b      	ldr	r3, [r3, #4]
 80017a6:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80017a8:	687b      	ldr	r3, [r7, #4]
 80017aa:	699b      	ldr	r3, [r3, #24]
 80017ac:	2b01      	cmp	r3, #1
 80017ae:	d028      	beq.n	8001802 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80017b0:	68fb      	ldr	r3, [r7, #12]
 80017b2:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 80017b6:	687b      	ldr	r3, [r7, #4]
 80017b8:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80017ba:	429a      	cmp	r2, r3
 80017bc:	d121      	bne.n	8001802 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80017be:	68fb      	ldr	r3, [r7, #12]
 80017c0:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 80017c4:	687b      	ldr	r3, [r7, #4]
 80017c6:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80017c8:	429a      	cmp	r2, r3
 80017ca:	d11a      	bne.n	8001802 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80017cc:	68fa      	ldr	r2, [r7, #12]
 80017ce:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 80017d2:	4013      	ands	r3, r2
 80017d4:	687a      	ldr	r2, [r7, #4]
 80017d6:	6a52      	ldr	r2, [r2, #36]	; 0x24
 80017d8:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80017da:	4293      	cmp	r3, r2
 80017dc:	d111      	bne.n	8001802 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80017de:	68fb      	ldr	r3, [r7, #12]
 80017e0:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 80017e4:	687b      	ldr	r3, [r7, #4]
 80017e6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80017e8:	085b      	lsrs	r3, r3, #1
 80017ea:	3b01      	subs	r3, #1
 80017ec:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80017ee:	429a      	cmp	r2, r3
 80017f0:	d107      	bne.n	8001802 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80017f2:	68fb      	ldr	r3, [r7, #12]
 80017f4:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 80017f8:	687b      	ldr	r3, [r7, #4]
 80017fa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80017fc:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80017fe:	429a      	cmp	r2, r3
 8001800:	d001      	beq.n	8001806 <HAL_RCC_OscConfig+0x4da>
#endif
        {
          return HAL_ERROR;
 8001802:	2301      	movs	r3, #1
 8001804:	e000      	b.n	8001808 <HAL_RCC_OscConfig+0x4dc>
        }
      }
    }
  }
  return HAL_OK;
 8001806:	2300      	movs	r3, #0
}
 8001808:	4618      	mov	r0, r3
 800180a:	3718      	adds	r7, #24
 800180c:	46bd      	mov	sp, r7
 800180e:	bd80      	pop	{r7, pc}
 8001810:	40007000 	.word	0x40007000
 8001814:	40023800 	.word	0x40023800
 8001818:	42470060 	.word	0x42470060

0800181c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800181c:	b580      	push	{r7, lr}
 800181e:	b084      	sub	sp, #16
 8001820:	af00      	add	r7, sp, #0
 8001822:	6078      	str	r0, [r7, #4]
 8001824:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8001826:	687b      	ldr	r3, [r7, #4]
 8001828:	2b00      	cmp	r3, #0
 800182a:	d101      	bne.n	8001830 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800182c:	2301      	movs	r3, #1
 800182e:	e0cc      	b.n	80019ca <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001830:	4b68      	ldr	r3, [pc, #416]	; (80019d4 <HAL_RCC_ClockConfig+0x1b8>)
 8001832:	681b      	ldr	r3, [r3, #0]
 8001834:	f003 0307 	and.w	r3, r3, #7
 8001838:	683a      	ldr	r2, [r7, #0]
 800183a:	429a      	cmp	r2, r3
 800183c:	d90c      	bls.n	8001858 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800183e:	4b65      	ldr	r3, [pc, #404]	; (80019d4 <HAL_RCC_ClockConfig+0x1b8>)
 8001840:	683a      	ldr	r2, [r7, #0]
 8001842:	b2d2      	uxtb	r2, r2
 8001844:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001846:	4b63      	ldr	r3, [pc, #396]	; (80019d4 <HAL_RCC_ClockConfig+0x1b8>)
 8001848:	681b      	ldr	r3, [r3, #0]
 800184a:	f003 0307 	and.w	r3, r3, #7
 800184e:	683a      	ldr	r2, [r7, #0]
 8001850:	429a      	cmp	r2, r3
 8001852:	d001      	beq.n	8001858 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8001854:	2301      	movs	r3, #1
 8001856:	e0b8      	b.n	80019ca <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001858:	687b      	ldr	r3, [r7, #4]
 800185a:	681b      	ldr	r3, [r3, #0]
 800185c:	f003 0302 	and.w	r3, r3, #2
 8001860:	2b00      	cmp	r3, #0
 8001862:	d020      	beq.n	80018a6 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001864:	687b      	ldr	r3, [r7, #4]
 8001866:	681b      	ldr	r3, [r3, #0]
 8001868:	f003 0304 	and.w	r3, r3, #4
 800186c:	2b00      	cmp	r3, #0
 800186e:	d005      	beq.n	800187c <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001870:	4b59      	ldr	r3, [pc, #356]	; (80019d8 <HAL_RCC_ClockConfig+0x1bc>)
 8001872:	689b      	ldr	r3, [r3, #8]
 8001874:	4a58      	ldr	r2, [pc, #352]	; (80019d8 <HAL_RCC_ClockConfig+0x1bc>)
 8001876:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 800187a:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800187c:	687b      	ldr	r3, [r7, #4]
 800187e:	681b      	ldr	r3, [r3, #0]
 8001880:	f003 0308 	and.w	r3, r3, #8
 8001884:	2b00      	cmp	r3, #0
 8001886:	d005      	beq.n	8001894 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001888:	4b53      	ldr	r3, [pc, #332]	; (80019d8 <HAL_RCC_ClockConfig+0x1bc>)
 800188a:	689b      	ldr	r3, [r3, #8]
 800188c:	4a52      	ldr	r2, [pc, #328]	; (80019d8 <HAL_RCC_ClockConfig+0x1bc>)
 800188e:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8001892:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001894:	4b50      	ldr	r3, [pc, #320]	; (80019d8 <HAL_RCC_ClockConfig+0x1bc>)
 8001896:	689b      	ldr	r3, [r3, #8]
 8001898:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800189c:	687b      	ldr	r3, [r7, #4]
 800189e:	689b      	ldr	r3, [r3, #8]
 80018a0:	494d      	ldr	r1, [pc, #308]	; (80019d8 <HAL_RCC_ClockConfig+0x1bc>)
 80018a2:	4313      	orrs	r3, r2
 80018a4:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80018a6:	687b      	ldr	r3, [r7, #4]
 80018a8:	681b      	ldr	r3, [r3, #0]
 80018aa:	f003 0301 	and.w	r3, r3, #1
 80018ae:	2b00      	cmp	r3, #0
 80018b0:	d044      	beq.n	800193c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80018b2:	687b      	ldr	r3, [r7, #4]
 80018b4:	685b      	ldr	r3, [r3, #4]
 80018b6:	2b01      	cmp	r3, #1
 80018b8:	d107      	bne.n	80018ca <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80018ba:	4b47      	ldr	r3, [pc, #284]	; (80019d8 <HAL_RCC_ClockConfig+0x1bc>)
 80018bc:	681b      	ldr	r3, [r3, #0]
 80018be:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80018c2:	2b00      	cmp	r3, #0
 80018c4:	d119      	bne.n	80018fa <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80018c6:	2301      	movs	r3, #1
 80018c8:	e07f      	b.n	80019ca <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80018ca:	687b      	ldr	r3, [r7, #4]
 80018cc:	685b      	ldr	r3, [r3, #4]
 80018ce:	2b02      	cmp	r3, #2
 80018d0:	d003      	beq.n	80018da <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80018d2:	687b      	ldr	r3, [r7, #4]
 80018d4:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80018d6:	2b03      	cmp	r3, #3
 80018d8:	d107      	bne.n	80018ea <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80018da:	4b3f      	ldr	r3, [pc, #252]	; (80019d8 <HAL_RCC_ClockConfig+0x1bc>)
 80018dc:	681b      	ldr	r3, [r3, #0]
 80018de:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80018e2:	2b00      	cmp	r3, #0
 80018e4:	d109      	bne.n	80018fa <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80018e6:	2301      	movs	r3, #1
 80018e8:	e06f      	b.n	80019ca <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80018ea:	4b3b      	ldr	r3, [pc, #236]	; (80019d8 <HAL_RCC_ClockConfig+0x1bc>)
 80018ec:	681b      	ldr	r3, [r3, #0]
 80018ee:	f003 0302 	and.w	r3, r3, #2
 80018f2:	2b00      	cmp	r3, #0
 80018f4:	d101      	bne.n	80018fa <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80018f6:	2301      	movs	r3, #1
 80018f8:	e067      	b.n	80019ca <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80018fa:	4b37      	ldr	r3, [pc, #220]	; (80019d8 <HAL_RCC_ClockConfig+0x1bc>)
 80018fc:	689b      	ldr	r3, [r3, #8]
 80018fe:	f023 0203 	bic.w	r2, r3, #3
 8001902:	687b      	ldr	r3, [r7, #4]
 8001904:	685b      	ldr	r3, [r3, #4]
 8001906:	4934      	ldr	r1, [pc, #208]	; (80019d8 <HAL_RCC_ClockConfig+0x1bc>)
 8001908:	4313      	orrs	r3, r2
 800190a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800190c:	f7ff fa5c 	bl	8000dc8 <HAL_GetTick>
 8001910:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001912:	e00a      	b.n	800192a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001914:	f7ff fa58 	bl	8000dc8 <HAL_GetTick>
 8001918:	4602      	mov	r2, r0
 800191a:	68fb      	ldr	r3, [r7, #12]
 800191c:	1ad3      	subs	r3, r2, r3
 800191e:	f241 3288 	movw	r2, #5000	; 0x1388
 8001922:	4293      	cmp	r3, r2
 8001924:	d901      	bls.n	800192a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001926:	2303      	movs	r3, #3
 8001928:	e04f      	b.n	80019ca <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800192a:	4b2b      	ldr	r3, [pc, #172]	; (80019d8 <HAL_RCC_ClockConfig+0x1bc>)
 800192c:	689b      	ldr	r3, [r3, #8]
 800192e:	f003 020c 	and.w	r2, r3, #12
 8001932:	687b      	ldr	r3, [r7, #4]
 8001934:	685b      	ldr	r3, [r3, #4]
 8001936:	009b      	lsls	r3, r3, #2
 8001938:	429a      	cmp	r2, r3
 800193a:	d1eb      	bne.n	8001914 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800193c:	4b25      	ldr	r3, [pc, #148]	; (80019d4 <HAL_RCC_ClockConfig+0x1b8>)
 800193e:	681b      	ldr	r3, [r3, #0]
 8001940:	f003 0307 	and.w	r3, r3, #7
 8001944:	683a      	ldr	r2, [r7, #0]
 8001946:	429a      	cmp	r2, r3
 8001948:	d20c      	bcs.n	8001964 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800194a:	4b22      	ldr	r3, [pc, #136]	; (80019d4 <HAL_RCC_ClockConfig+0x1b8>)
 800194c:	683a      	ldr	r2, [r7, #0]
 800194e:	b2d2      	uxtb	r2, r2
 8001950:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001952:	4b20      	ldr	r3, [pc, #128]	; (80019d4 <HAL_RCC_ClockConfig+0x1b8>)
 8001954:	681b      	ldr	r3, [r3, #0]
 8001956:	f003 0307 	and.w	r3, r3, #7
 800195a:	683a      	ldr	r2, [r7, #0]
 800195c:	429a      	cmp	r2, r3
 800195e:	d001      	beq.n	8001964 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8001960:	2301      	movs	r3, #1
 8001962:	e032      	b.n	80019ca <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001964:	687b      	ldr	r3, [r7, #4]
 8001966:	681b      	ldr	r3, [r3, #0]
 8001968:	f003 0304 	and.w	r3, r3, #4
 800196c:	2b00      	cmp	r3, #0
 800196e:	d008      	beq.n	8001982 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001970:	4b19      	ldr	r3, [pc, #100]	; (80019d8 <HAL_RCC_ClockConfig+0x1bc>)
 8001972:	689b      	ldr	r3, [r3, #8]
 8001974:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8001978:	687b      	ldr	r3, [r7, #4]
 800197a:	68db      	ldr	r3, [r3, #12]
 800197c:	4916      	ldr	r1, [pc, #88]	; (80019d8 <HAL_RCC_ClockConfig+0x1bc>)
 800197e:	4313      	orrs	r3, r2
 8001980:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001982:	687b      	ldr	r3, [r7, #4]
 8001984:	681b      	ldr	r3, [r3, #0]
 8001986:	f003 0308 	and.w	r3, r3, #8
 800198a:	2b00      	cmp	r3, #0
 800198c:	d009      	beq.n	80019a2 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800198e:	4b12      	ldr	r3, [pc, #72]	; (80019d8 <HAL_RCC_ClockConfig+0x1bc>)
 8001990:	689b      	ldr	r3, [r3, #8]
 8001992:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8001996:	687b      	ldr	r3, [r7, #4]
 8001998:	691b      	ldr	r3, [r3, #16]
 800199a:	00db      	lsls	r3, r3, #3
 800199c:	490e      	ldr	r1, [pc, #56]	; (80019d8 <HAL_RCC_ClockConfig+0x1bc>)
 800199e:	4313      	orrs	r3, r2
 80019a0:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80019a2:	f000 f821 	bl	80019e8 <HAL_RCC_GetSysClockFreq>
 80019a6:	4602      	mov	r2, r0
 80019a8:	4b0b      	ldr	r3, [pc, #44]	; (80019d8 <HAL_RCC_ClockConfig+0x1bc>)
 80019aa:	689b      	ldr	r3, [r3, #8]
 80019ac:	091b      	lsrs	r3, r3, #4
 80019ae:	f003 030f 	and.w	r3, r3, #15
 80019b2:	490a      	ldr	r1, [pc, #40]	; (80019dc <HAL_RCC_ClockConfig+0x1c0>)
 80019b4:	5ccb      	ldrb	r3, [r1, r3]
 80019b6:	fa22 f303 	lsr.w	r3, r2, r3
 80019ba:	4a09      	ldr	r2, [pc, #36]	; (80019e0 <HAL_RCC_ClockConfig+0x1c4>)
 80019bc:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 80019be:	4b09      	ldr	r3, [pc, #36]	; (80019e4 <HAL_RCC_ClockConfig+0x1c8>)
 80019c0:	681b      	ldr	r3, [r3, #0]
 80019c2:	4618      	mov	r0, r3
 80019c4:	f7ff f9bc 	bl	8000d40 <HAL_InitTick>

  return HAL_OK;
 80019c8:	2300      	movs	r3, #0
}
 80019ca:	4618      	mov	r0, r3
 80019cc:	3710      	adds	r7, #16
 80019ce:	46bd      	mov	sp, r7
 80019d0:	bd80      	pop	{r7, pc}
 80019d2:	bf00      	nop
 80019d4:	40023c00 	.word	0x40023c00
 80019d8:	40023800 	.word	0x40023800
 80019dc:	08002130 	.word	0x08002130
 80019e0:	20000800 	.word	0x20000800
 80019e4:	20000804 	.word	0x20000804

080019e8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80019e8:	b5b0      	push	{r4, r5, r7, lr}
 80019ea:	b084      	sub	sp, #16
 80019ec:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 80019ee:	2100      	movs	r1, #0
 80019f0:	6079      	str	r1, [r7, #4]
 80019f2:	2100      	movs	r1, #0
 80019f4:	60f9      	str	r1, [r7, #12]
 80019f6:	2100      	movs	r1, #0
 80019f8:	6039      	str	r1, [r7, #0]
  uint32_t sysclockfreq = 0U;
 80019fa:	2100      	movs	r1, #0
 80019fc:	60b9      	str	r1, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80019fe:	4952      	ldr	r1, [pc, #328]	; (8001b48 <HAL_RCC_GetSysClockFreq+0x160>)
 8001a00:	6889      	ldr	r1, [r1, #8]
 8001a02:	f001 010c 	and.w	r1, r1, #12
 8001a06:	2908      	cmp	r1, #8
 8001a08:	d00d      	beq.n	8001a26 <HAL_RCC_GetSysClockFreq+0x3e>
 8001a0a:	2908      	cmp	r1, #8
 8001a0c:	f200 8094 	bhi.w	8001b38 <HAL_RCC_GetSysClockFreq+0x150>
 8001a10:	2900      	cmp	r1, #0
 8001a12:	d002      	beq.n	8001a1a <HAL_RCC_GetSysClockFreq+0x32>
 8001a14:	2904      	cmp	r1, #4
 8001a16:	d003      	beq.n	8001a20 <HAL_RCC_GetSysClockFreq+0x38>
 8001a18:	e08e      	b.n	8001b38 <HAL_RCC_GetSysClockFreq+0x150>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8001a1a:	4b4c      	ldr	r3, [pc, #304]	; (8001b4c <HAL_RCC_GetSysClockFreq+0x164>)
 8001a1c:	60bb      	str	r3, [r7, #8]
       break;
 8001a1e:	e08e      	b.n	8001b3e <HAL_RCC_GetSysClockFreq+0x156>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8001a20:	4b4b      	ldr	r3, [pc, #300]	; (8001b50 <HAL_RCC_GetSysClockFreq+0x168>)
 8001a22:	60bb      	str	r3, [r7, #8]
      break;
 8001a24:	e08b      	b.n	8001b3e <HAL_RCC_GetSysClockFreq+0x156>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001a26:	4948      	ldr	r1, [pc, #288]	; (8001b48 <HAL_RCC_GetSysClockFreq+0x160>)
 8001a28:	6849      	ldr	r1, [r1, #4]
 8001a2a:	f001 013f 	and.w	r1, r1, #63	; 0x3f
 8001a2e:	6079      	str	r1, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8001a30:	4945      	ldr	r1, [pc, #276]	; (8001b48 <HAL_RCC_GetSysClockFreq+0x160>)
 8001a32:	6849      	ldr	r1, [r1, #4]
 8001a34:	f401 0180 	and.w	r1, r1, #4194304	; 0x400000
 8001a38:	2900      	cmp	r1, #0
 8001a3a:	d024      	beq.n	8001a86 <HAL_RCC_GetSysClockFreq+0x9e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001a3c:	4942      	ldr	r1, [pc, #264]	; (8001b48 <HAL_RCC_GetSysClockFreq+0x160>)
 8001a3e:	6849      	ldr	r1, [r1, #4]
 8001a40:	0989      	lsrs	r1, r1, #6
 8001a42:	4608      	mov	r0, r1
 8001a44:	f04f 0100 	mov.w	r1, #0
 8001a48:	f240 14ff 	movw	r4, #511	; 0x1ff
 8001a4c:	f04f 0500 	mov.w	r5, #0
 8001a50:	ea00 0204 	and.w	r2, r0, r4
 8001a54:	ea01 0305 	and.w	r3, r1, r5
 8001a58:	493d      	ldr	r1, [pc, #244]	; (8001b50 <HAL_RCC_GetSysClockFreq+0x168>)
 8001a5a:	fb01 f003 	mul.w	r0, r1, r3
 8001a5e:	2100      	movs	r1, #0
 8001a60:	fb01 f102 	mul.w	r1, r1, r2
 8001a64:	1844      	adds	r4, r0, r1
 8001a66:	493a      	ldr	r1, [pc, #232]	; (8001b50 <HAL_RCC_GetSysClockFreq+0x168>)
 8001a68:	fba2 0101 	umull	r0, r1, r2, r1
 8001a6c:	1863      	adds	r3, r4, r1
 8001a6e:	4619      	mov	r1, r3
 8001a70:	687b      	ldr	r3, [r7, #4]
 8001a72:	461a      	mov	r2, r3
 8001a74:	f04f 0300 	mov.w	r3, #0
 8001a78:	f7fe fdae 	bl	80005d8 <__aeabi_uldivmod>
 8001a7c:	4602      	mov	r2, r0
 8001a7e:	460b      	mov	r3, r1
 8001a80:	4613      	mov	r3, r2
 8001a82:	60fb      	str	r3, [r7, #12]
 8001a84:	e04a      	b.n	8001b1c <HAL_RCC_GetSysClockFreq+0x134>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001a86:	4b30      	ldr	r3, [pc, #192]	; (8001b48 <HAL_RCC_GetSysClockFreq+0x160>)
 8001a88:	685b      	ldr	r3, [r3, #4]
 8001a8a:	099b      	lsrs	r3, r3, #6
 8001a8c:	461a      	mov	r2, r3
 8001a8e:	f04f 0300 	mov.w	r3, #0
 8001a92:	f240 10ff 	movw	r0, #511	; 0x1ff
 8001a96:	f04f 0100 	mov.w	r1, #0
 8001a9a:	ea02 0400 	and.w	r4, r2, r0
 8001a9e:	ea03 0501 	and.w	r5, r3, r1
 8001aa2:	4620      	mov	r0, r4
 8001aa4:	4629      	mov	r1, r5
 8001aa6:	f04f 0200 	mov.w	r2, #0
 8001aaa:	f04f 0300 	mov.w	r3, #0
 8001aae:	014b      	lsls	r3, r1, #5
 8001ab0:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8001ab4:	0142      	lsls	r2, r0, #5
 8001ab6:	4610      	mov	r0, r2
 8001ab8:	4619      	mov	r1, r3
 8001aba:	1b00      	subs	r0, r0, r4
 8001abc:	eb61 0105 	sbc.w	r1, r1, r5
 8001ac0:	f04f 0200 	mov.w	r2, #0
 8001ac4:	f04f 0300 	mov.w	r3, #0
 8001ac8:	018b      	lsls	r3, r1, #6
 8001aca:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8001ace:	0182      	lsls	r2, r0, #6
 8001ad0:	1a12      	subs	r2, r2, r0
 8001ad2:	eb63 0301 	sbc.w	r3, r3, r1
 8001ad6:	f04f 0000 	mov.w	r0, #0
 8001ada:	f04f 0100 	mov.w	r1, #0
 8001ade:	00d9      	lsls	r1, r3, #3
 8001ae0:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8001ae4:	00d0      	lsls	r0, r2, #3
 8001ae6:	4602      	mov	r2, r0
 8001ae8:	460b      	mov	r3, r1
 8001aea:	1912      	adds	r2, r2, r4
 8001aec:	eb45 0303 	adc.w	r3, r5, r3
 8001af0:	f04f 0000 	mov.w	r0, #0
 8001af4:	f04f 0100 	mov.w	r1, #0
 8001af8:	0299      	lsls	r1, r3, #10
 8001afa:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 8001afe:	0290      	lsls	r0, r2, #10
 8001b00:	4602      	mov	r2, r0
 8001b02:	460b      	mov	r3, r1
 8001b04:	4610      	mov	r0, r2
 8001b06:	4619      	mov	r1, r3
 8001b08:	687b      	ldr	r3, [r7, #4]
 8001b0a:	461a      	mov	r2, r3
 8001b0c:	f04f 0300 	mov.w	r3, #0
 8001b10:	f7fe fd62 	bl	80005d8 <__aeabi_uldivmod>
 8001b14:	4602      	mov	r2, r0
 8001b16:	460b      	mov	r3, r1
 8001b18:	4613      	mov	r3, r2
 8001b1a:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8001b1c:	4b0a      	ldr	r3, [pc, #40]	; (8001b48 <HAL_RCC_GetSysClockFreq+0x160>)
 8001b1e:	685b      	ldr	r3, [r3, #4]
 8001b20:	0c1b      	lsrs	r3, r3, #16
 8001b22:	f003 0303 	and.w	r3, r3, #3
 8001b26:	3301      	adds	r3, #1
 8001b28:	005b      	lsls	r3, r3, #1
 8001b2a:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 8001b2c:	68fa      	ldr	r2, [r7, #12]
 8001b2e:	683b      	ldr	r3, [r7, #0]
 8001b30:	fbb2 f3f3 	udiv	r3, r2, r3
 8001b34:	60bb      	str	r3, [r7, #8]
      break;
 8001b36:	e002      	b.n	8001b3e <HAL_RCC_GetSysClockFreq+0x156>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8001b38:	4b04      	ldr	r3, [pc, #16]	; (8001b4c <HAL_RCC_GetSysClockFreq+0x164>)
 8001b3a:	60bb      	str	r3, [r7, #8]
      break;
 8001b3c:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001b3e:	68bb      	ldr	r3, [r7, #8]
}
 8001b40:	4618      	mov	r0, r3
 8001b42:	3710      	adds	r7, #16
 8001b44:	46bd      	mov	sp, r7
 8001b46:	bdb0      	pop	{r4, r5, r7, pc}
 8001b48:	40023800 	.word	0x40023800
 8001b4c:	00f42400 	.word	0x00f42400
 8001b50:	017d7840 	.word	0x017d7840

08001b54 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001b54:	b480      	push	{r7}
 8001b56:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001b58:	4b03      	ldr	r3, [pc, #12]	; (8001b68 <HAL_RCC_GetHCLKFreq+0x14>)
 8001b5a:	681b      	ldr	r3, [r3, #0]
}
 8001b5c:	4618      	mov	r0, r3
 8001b5e:	46bd      	mov	sp, r7
 8001b60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b64:	4770      	bx	lr
 8001b66:	bf00      	nop
 8001b68:	20000800 	.word	0x20000800

08001b6c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001b6c:	b580      	push	{r7, lr}
 8001b6e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8001b70:	f7ff fff0 	bl	8001b54 <HAL_RCC_GetHCLKFreq>
 8001b74:	4602      	mov	r2, r0
 8001b76:	4b05      	ldr	r3, [pc, #20]	; (8001b8c <HAL_RCC_GetPCLK1Freq+0x20>)
 8001b78:	689b      	ldr	r3, [r3, #8]
 8001b7a:	0a9b      	lsrs	r3, r3, #10
 8001b7c:	f003 0307 	and.w	r3, r3, #7
 8001b80:	4903      	ldr	r1, [pc, #12]	; (8001b90 <HAL_RCC_GetPCLK1Freq+0x24>)
 8001b82:	5ccb      	ldrb	r3, [r1, r3]
 8001b84:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001b88:	4618      	mov	r0, r3
 8001b8a:	bd80      	pop	{r7, pc}
 8001b8c:	40023800 	.word	0x40023800
 8001b90:	08002140 	.word	0x08002140

08001b94 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001b94:	b580      	push	{r7, lr}
 8001b96:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8001b98:	f7ff ffdc 	bl	8001b54 <HAL_RCC_GetHCLKFreq>
 8001b9c:	4602      	mov	r2, r0
 8001b9e:	4b05      	ldr	r3, [pc, #20]	; (8001bb4 <HAL_RCC_GetPCLK2Freq+0x20>)
 8001ba0:	689b      	ldr	r3, [r3, #8]
 8001ba2:	0b5b      	lsrs	r3, r3, #13
 8001ba4:	f003 0307 	and.w	r3, r3, #7
 8001ba8:	4903      	ldr	r1, [pc, #12]	; (8001bb8 <HAL_RCC_GetPCLK2Freq+0x24>)
 8001baa:	5ccb      	ldrb	r3, [r1, r3]
 8001bac:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001bb0:	4618      	mov	r0, r3
 8001bb2:	bd80      	pop	{r7, pc}
 8001bb4:	40023800 	.word	0x40023800
 8001bb8:	08002140 	.word	0x08002140

08001bbc <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8001bbc:	b580      	push	{r7, lr}
 8001bbe:	b082      	sub	sp, #8
 8001bc0:	af00      	add	r7, sp, #0
 8001bc2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8001bc4:	687b      	ldr	r3, [r7, #4]
 8001bc6:	2b00      	cmp	r3, #0
 8001bc8:	d101      	bne.n	8001bce <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8001bca:	2301      	movs	r3, #1
 8001bcc:	e03f      	b.n	8001c4e <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8001bce:	687b      	ldr	r3, [r7, #4]
 8001bd0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001bd4:	b2db      	uxtb	r3, r3
 8001bd6:	2b00      	cmp	r3, #0
 8001bd8:	d106      	bne.n	8001be8 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8001bda:	687b      	ldr	r3, [r7, #4]
 8001bdc:	2200      	movs	r2, #0
 8001bde:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8001be2:	6878      	ldr	r0, [r7, #4]
 8001be4:	f7fe ffdc 	bl	8000ba0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8001be8:	687b      	ldr	r3, [r7, #4]
 8001bea:	2224      	movs	r2, #36	; 0x24
 8001bec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8001bf0:	687b      	ldr	r3, [r7, #4]
 8001bf2:	681b      	ldr	r3, [r3, #0]
 8001bf4:	68da      	ldr	r2, [r3, #12]
 8001bf6:	687b      	ldr	r3, [r7, #4]
 8001bf8:	681b      	ldr	r3, [r3, #0]
 8001bfa:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8001bfe:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8001c00:	6878      	ldr	r0, [r7, #4]
 8001c02:	f000 f829 	bl	8001c58 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8001c06:	687b      	ldr	r3, [r7, #4]
 8001c08:	681b      	ldr	r3, [r3, #0]
 8001c0a:	691a      	ldr	r2, [r3, #16]
 8001c0c:	687b      	ldr	r3, [r7, #4]
 8001c0e:	681b      	ldr	r3, [r3, #0]
 8001c10:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8001c14:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8001c16:	687b      	ldr	r3, [r7, #4]
 8001c18:	681b      	ldr	r3, [r3, #0]
 8001c1a:	695a      	ldr	r2, [r3, #20]
 8001c1c:	687b      	ldr	r3, [r7, #4]
 8001c1e:	681b      	ldr	r3, [r3, #0]
 8001c20:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8001c24:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8001c26:	687b      	ldr	r3, [r7, #4]
 8001c28:	681b      	ldr	r3, [r3, #0]
 8001c2a:	68da      	ldr	r2, [r3, #12]
 8001c2c:	687b      	ldr	r3, [r7, #4]
 8001c2e:	681b      	ldr	r3, [r3, #0]
 8001c30:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8001c34:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001c36:	687b      	ldr	r3, [r7, #4]
 8001c38:	2200      	movs	r2, #0
 8001c3a:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8001c3c:	687b      	ldr	r3, [r7, #4]
 8001c3e:	2220      	movs	r2, #32
 8001c40:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8001c44:	687b      	ldr	r3, [r7, #4]
 8001c46:	2220      	movs	r2, #32
 8001c48:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8001c4c:	2300      	movs	r3, #0
}
 8001c4e:	4618      	mov	r0, r3
 8001c50:	3708      	adds	r7, #8
 8001c52:	46bd      	mov	sp, r7
 8001c54:	bd80      	pop	{r7, pc}
	...

08001c58 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8001c58:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8001c5c:	b09f      	sub	sp, #124	; 0x7c
 8001c5e:	af00      	add	r7, sp, #0
 8001c60:	66f8      	str	r0, [r7, #108]	; 0x6c
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8001c62:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8001c64:	681b      	ldr	r3, [r3, #0]
 8001c66:	691b      	ldr	r3, [r3, #16]
 8001c68:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8001c6c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8001c6e:	68d9      	ldr	r1, [r3, #12]
 8001c70:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8001c72:	681a      	ldr	r2, [r3, #0]
 8001c74:	ea40 0301 	orr.w	r3, r0, r1
 8001c78:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8001c7a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8001c7c:	689a      	ldr	r2, [r3, #8]
 8001c7e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8001c80:	691b      	ldr	r3, [r3, #16]
 8001c82:	431a      	orrs	r2, r3
 8001c84:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8001c86:	695b      	ldr	r3, [r3, #20]
 8001c88:	431a      	orrs	r2, r3
 8001c8a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8001c8c:	69db      	ldr	r3, [r3, #28]
 8001c8e:	4313      	orrs	r3, r2
 8001c90:	673b      	str	r3, [r7, #112]	; 0x70
  MODIFY_REG(huart->Instance->CR1,
 8001c92:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8001c94:	681b      	ldr	r3, [r3, #0]
 8001c96:	68db      	ldr	r3, [r3, #12]
 8001c98:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8001c9c:	f021 010c 	bic.w	r1, r1, #12
 8001ca0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8001ca2:	681a      	ldr	r2, [r3, #0]
 8001ca4:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8001ca6:	430b      	orrs	r3, r1
 8001ca8:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8001caa:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8001cac:	681b      	ldr	r3, [r3, #0]
 8001cae:	695b      	ldr	r3, [r3, #20]
 8001cb0:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8001cb4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8001cb6:	6999      	ldr	r1, [r3, #24]
 8001cb8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8001cba:	681a      	ldr	r2, [r3, #0]
 8001cbc:	ea40 0301 	orr.w	r3, r0, r1
 8001cc0:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8001cc2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8001cc4:	681a      	ldr	r2, [r3, #0]
 8001cc6:	4bc5      	ldr	r3, [pc, #788]	; (8001fdc <UART_SetConfig+0x384>)
 8001cc8:	429a      	cmp	r2, r3
 8001cca:	d004      	beq.n	8001cd6 <UART_SetConfig+0x7e>
 8001ccc:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8001cce:	681a      	ldr	r2, [r3, #0]
 8001cd0:	4bc3      	ldr	r3, [pc, #780]	; (8001fe0 <UART_SetConfig+0x388>)
 8001cd2:	429a      	cmp	r2, r3
 8001cd4:	d103      	bne.n	8001cde <UART_SetConfig+0x86>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8001cd6:	f7ff ff5d 	bl	8001b94 <HAL_RCC_GetPCLK2Freq>
 8001cda:	6778      	str	r0, [r7, #116]	; 0x74
 8001cdc:	e002      	b.n	8001ce4 <UART_SetConfig+0x8c>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8001cde:	f7ff ff45 	bl	8001b6c <HAL_RCC_GetPCLK1Freq>
 8001ce2:	6778      	str	r0, [r7, #116]	; 0x74
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8001ce4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8001ce6:	69db      	ldr	r3, [r3, #28]
 8001ce8:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8001cec:	f040 80b6 	bne.w	8001e5c <UART_SetConfig+0x204>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8001cf0:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8001cf2:	461c      	mov	r4, r3
 8001cf4:	f04f 0500 	mov.w	r5, #0
 8001cf8:	4622      	mov	r2, r4
 8001cfa:	462b      	mov	r3, r5
 8001cfc:	1891      	adds	r1, r2, r2
 8001cfe:	6439      	str	r1, [r7, #64]	; 0x40
 8001d00:	415b      	adcs	r3, r3
 8001d02:	647b      	str	r3, [r7, #68]	; 0x44
 8001d04:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8001d08:	1912      	adds	r2, r2, r4
 8001d0a:	eb45 0303 	adc.w	r3, r5, r3
 8001d0e:	f04f 0000 	mov.w	r0, #0
 8001d12:	f04f 0100 	mov.w	r1, #0
 8001d16:	00d9      	lsls	r1, r3, #3
 8001d18:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8001d1c:	00d0      	lsls	r0, r2, #3
 8001d1e:	4602      	mov	r2, r0
 8001d20:	460b      	mov	r3, r1
 8001d22:	1911      	adds	r1, r2, r4
 8001d24:	6639      	str	r1, [r7, #96]	; 0x60
 8001d26:	416b      	adcs	r3, r5
 8001d28:	667b      	str	r3, [r7, #100]	; 0x64
 8001d2a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8001d2c:	685b      	ldr	r3, [r3, #4]
 8001d2e:	461a      	mov	r2, r3
 8001d30:	f04f 0300 	mov.w	r3, #0
 8001d34:	1891      	adds	r1, r2, r2
 8001d36:	63b9      	str	r1, [r7, #56]	; 0x38
 8001d38:	415b      	adcs	r3, r3
 8001d3a:	63fb      	str	r3, [r7, #60]	; 0x3c
 8001d3c:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8001d40:	e9d7 0118 	ldrd	r0, r1, [r7, #96]	; 0x60
 8001d44:	f7fe fc48 	bl	80005d8 <__aeabi_uldivmod>
 8001d48:	4602      	mov	r2, r0
 8001d4a:	460b      	mov	r3, r1
 8001d4c:	4ba5      	ldr	r3, [pc, #660]	; (8001fe4 <UART_SetConfig+0x38c>)
 8001d4e:	fba3 2302 	umull	r2, r3, r3, r2
 8001d52:	095b      	lsrs	r3, r3, #5
 8001d54:	011e      	lsls	r6, r3, #4
 8001d56:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8001d58:	461c      	mov	r4, r3
 8001d5a:	f04f 0500 	mov.w	r5, #0
 8001d5e:	4622      	mov	r2, r4
 8001d60:	462b      	mov	r3, r5
 8001d62:	1891      	adds	r1, r2, r2
 8001d64:	6339      	str	r1, [r7, #48]	; 0x30
 8001d66:	415b      	adcs	r3, r3
 8001d68:	637b      	str	r3, [r7, #52]	; 0x34
 8001d6a:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 8001d6e:	1912      	adds	r2, r2, r4
 8001d70:	eb45 0303 	adc.w	r3, r5, r3
 8001d74:	f04f 0000 	mov.w	r0, #0
 8001d78:	f04f 0100 	mov.w	r1, #0
 8001d7c:	00d9      	lsls	r1, r3, #3
 8001d7e:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8001d82:	00d0      	lsls	r0, r2, #3
 8001d84:	4602      	mov	r2, r0
 8001d86:	460b      	mov	r3, r1
 8001d88:	1911      	adds	r1, r2, r4
 8001d8a:	65b9      	str	r1, [r7, #88]	; 0x58
 8001d8c:	416b      	adcs	r3, r5
 8001d8e:	65fb      	str	r3, [r7, #92]	; 0x5c
 8001d90:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8001d92:	685b      	ldr	r3, [r3, #4]
 8001d94:	461a      	mov	r2, r3
 8001d96:	f04f 0300 	mov.w	r3, #0
 8001d9a:	1891      	adds	r1, r2, r2
 8001d9c:	62b9      	str	r1, [r7, #40]	; 0x28
 8001d9e:	415b      	adcs	r3, r3
 8001da0:	62fb      	str	r3, [r7, #44]	; 0x2c
 8001da2:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8001da6:	e9d7 0116 	ldrd	r0, r1, [r7, #88]	; 0x58
 8001daa:	f7fe fc15 	bl	80005d8 <__aeabi_uldivmod>
 8001dae:	4602      	mov	r2, r0
 8001db0:	460b      	mov	r3, r1
 8001db2:	4b8c      	ldr	r3, [pc, #560]	; (8001fe4 <UART_SetConfig+0x38c>)
 8001db4:	fba3 1302 	umull	r1, r3, r3, r2
 8001db8:	095b      	lsrs	r3, r3, #5
 8001dba:	2164      	movs	r1, #100	; 0x64
 8001dbc:	fb01 f303 	mul.w	r3, r1, r3
 8001dc0:	1ad3      	subs	r3, r2, r3
 8001dc2:	00db      	lsls	r3, r3, #3
 8001dc4:	3332      	adds	r3, #50	; 0x32
 8001dc6:	4a87      	ldr	r2, [pc, #540]	; (8001fe4 <UART_SetConfig+0x38c>)
 8001dc8:	fba2 2303 	umull	r2, r3, r2, r3
 8001dcc:	095b      	lsrs	r3, r3, #5
 8001dce:	005b      	lsls	r3, r3, #1
 8001dd0:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8001dd4:	441e      	add	r6, r3
 8001dd6:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8001dd8:	4618      	mov	r0, r3
 8001dda:	f04f 0100 	mov.w	r1, #0
 8001dde:	4602      	mov	r2, r0
 8001de0:	460b      	mov	r3, r1
 8001de2:	1894      	adds	r4, r2, r2
 8001de4:	623c      	str	r4, [r7, #32]
 8001de6:	415b      	adcs	r3, r3
 8001de8:	627b      	str	r3, [r7, #36]	; 0x24
 8001dea:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8001dee:	1812      	adds	r2, r2, r0
 8001df0:	eb41 0303 	adc.w	r3, r1, r3
 8001df4:	f04f 0400 	mov.w	r4, #0
 8001df8:	f04f 0500 	mov.w	r5, #0
 8001dfc:	00dd      	lsls	r5, r3, #3
 8001dfe:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8001e02:	00d4      	lsls	r4, r2, #3
 8001e04:	4622      	mov	r2, r4
 8001e06:	462b      	mov	r3, r5
 8001e08:	1814      	adds	r4, r2, r0
 8001e0a:	653c      	str	r4, [r7, #80]	; 0x50
 8001e0c:	414b      	adcs	r3, r1
 8001e0e:	657b      	str	r3, [r7, #84]	; 0x54
 8001e10:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8001e12:	685b      	ldr	r3, [r3, #4]
 8001e14:	461a      	mov	r2, r3
 8001e16:	f04f 0300 	mov.w	r3, #0
 8001e1a:	1891      	adds	r1, r2, r2
 8001e1c:	61b9      	str	r1, [r7, #24]
 8001e1e:	415b      	adcs	r3, r3
 8001e20:	61fb      	str	r3, [r7, #28]
 8001e22:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001e26:	e9d7 0114 	ldrd	r0, r1, [r7, #80]	; 0x50
 8001e2a:	f7fe fbd5 	bl	80005d8 <__aeabi_uldivmod>
 8001e2e:	4602      	mov	r2, r0
 8001e30:	460b      	mov	r3, r1
 8001e32:	4b6c      	ldr	r3, [pc, #432]	; (8001fe4 <UART_SetConfig+0x38c>)
 8001e34:	fba3 1302 	umull	r1, r3, r3, r2
 8001e38:	095b      	lsrs	r3, r3, #5
 8001e3a:	2164      	movs	r1, #100	; 0x64
 8001e3c:	fb01 f303 	mul.w	r3, r1, r3
 8001e40:	1ad3      	subs	r3, r2, r3
 8001e42:	00db      	lsls	r3, r3, #3
 8001e44:	3332      	adds	r3, #50	; 0x32
 8001e46:	4a67      	ldr	r2, [pc, #412]	; (8001fe4 <UART_SetConfig+0x38c>)
 8001e48:	fba2 2303 	umull	r2, r3, r2, r3
 8001e4c:	095b      	lsrs	r3, r3, #5
 8001e4e:	f003 0207 	and.w	r2, r3, #7
 8001e52:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8001e54:	681b      	ldr	r3, [r3, #0]
 8001e56:	4432      	add	r2, r6
 8001e58:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8001e5a:	e0b9      	b.n	8001fd0 <UART_SetConfig+0x378>
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8001e5c:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8001e5e:	461c      	mov	r4, r3
 8001e60:	f04f 0500 	mov.w	r5, #0
 8001e64:	4622      	mov	r2, r4
 8001e66:	462b      	mov	r3, r5
 8001e68:	1891      	adds	r1, r2, r2
 8001e6a:	6139      	str	r1, [r7, #16]
 8001e6c:	415b      	adcs	r3, r3
 8001e6e:	617b      	str	r3, [r7, #20]
 8001e70:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8001e74:	1912      	adds	r2, r2, r4
 8001e76:	eb45 0303 	adc.w	r3, r5, r3
 8001e7a:	f04f 0000 	mov.w	r0, #0
 8001e7e:	f04f 0100 	mov.w	r1, #0
 8001e82:	00d9      	lsls	r1, r3, #3
 8001e84:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8001e88:	00d0      	lsls	r0, r2, #3
 8001e8a:	4602      	mov	r2, r0
 8001e8c:	460b      	mov	r3, r1
 8001e8e:	eb12 0804 	adds.w	r8, r2, r4
 8001e92:	eb43 0905 	adc.w	r9, r3, r5
 8001e96:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8001e98:	685b      	ldr	r3, [r3, #4]
 8001e9a:	4618      	mov	r0, r3
 8001e9c:	f04f 0100 	mov.w	r1, #0
 8001ea0:	f04f 0200 	mov.w	r2, #0
 8001ea4:	f04f 0300 	mov.w	r3, #0
 8001ea8:	008b      	lsls	r3, r1, #2
 8001eaa:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8001eae:	0082      	lsls	r2, r0, #2
 8001eb0:	4640      	mov	r0, r8
 8001eb2:	4649      	mov	r1, r9
 8001eb4:	f7fe fb90 	bl	80005d8 <__aeabi_uldivmod>
 8001eb8:	4602      	mov	r2, r0
 8001eba:	460b      	mov	r3, r1
 8001ebc:	4b49      	ldr	r3, [pc, #292]	; (8001fe4 <UART_SetConfig+0x38c>)
 8001ebe:	fba3 2302 	umull	r2, r3, r3, r2
 8001ec2:	095b      	lsrs	r3, r3, #5
 8001ec4:	011e      	lsls	r6, r3, #4
 8001ec6:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8001ec8:	4618      	mov	r0, r3
 8001eca:	f04f 0100 	mov.w	r1, #0
 8001ece:	4602      	mov	r2, r0
 8001ed0:	460b      	mov	r3, r1
 8001ed2:	1894      	adds	r4, r2, r2
 8001ed4:	60bc      	str	r4, [r7, #8]
 8001ed6:	415b      	adcs	r3, r3
 8001ed8:	60fb      	str	r3, [r7, #12]
 8001eda:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8001ede:	1812      	adds	r2, r2, r0
 8001ee0:	eb41 0303 	adc.w	r3, r1, r3
 8001ee4:	f04f 0400 	mov.w	r4, #0
 8001ee8:	f04f 0500 	mov.w	r5, #0
 8001eec:	00dd      	lsls	r5, r3, #3
 8001eee:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8001ef2:	00d4      	lsls	r4, r2, #3
 8001ef4:	4622      	mov	r2, r4
 8001ef6:	462b      	mov	r3, r5
 8001ef8:	1814      	adds	r4, r2, r0
 8001efa:	64bc      	str	r4, [r7, #72]	; 0x48
 8001efc:	414b      	adcs	r3, r1
 8001efe:	64fb      	str	r3, [r7, #76]	; 0x4c
 8001f00:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8001f02:	685b      	ldr	r3, [r3, #4]
 8001f04:	4618      	mov	r0, r3
 8001f06:	f04f 0100 	mov.w	r1, #0
 8001f0a:	f04f 0200 	mov.w	r2, #0
 8001f0e:	f04f 0300 	mov.w	r3, #0
 8001f12:	008b      	lsls	r3, r1, #2
 8001f14:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8001f18:	0082      	lsls	r2, r0, #2
 8001f1a:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	; 0x48
 8001f1e:	f7fe fb5b 	bl	80005d8 <__aeabi_uldivmod>
 8001f22:	4602      	mov	r2, r0
 8001f24:	460b      	mov	r3, r1
 8001f26:	4b2f      	ldr	r3, [pc, #188]	; (8001fe4 <UART_SetConfig+0x38c>)
 8001f28:	fba3 1302 	umull	r1, r3, r3, r2
 8001f2c:	095b      	lsrs	r3, r3, #5
 8001f2e:	2164      	movs	r1, #100	; 0x64
 8001f30:	fb01 f303 	mul.w	r3, r1, r3
 8001f34:	1ad3      	subs	r3, r2, r3
 8001f36:	011b      	lsls	r3, r3, #4
 8001f38:	3332      	adds	r3, #50	; 0x32
 8001f3a:	4a2a      	ldr	r2, [pc, #168]	; (8001fe4 <UART_SetConfig+0x38c>)
 8001f3c:	fba2 2303 	umull	r2, r3, r2, r3
 8001f40:	095b      	lsrs	r3, r3, #5
 8001f42:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8001f46:	441e      	add	r6, r3
 8001f48:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8001f4a:	4618      	mov	r0, r3
 8001f4c:	f04f 0100 	mov.w	r1, #0
 8001f50:	4602      	mov	r2, r0
 8001f52:	460b      	mov	r3, r1
 8001f54:	1894      	adds	r4, r2, r2
 8001f56:	603c      	str	r4, [r7, #0]
 8001f58:	415b      	adcs	r3, r3
 8001f5a:	607b      	str	r3, [r7, #4]
 8001f5c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8001f60:	1812      	adds	r2, r2, r0
 8001f62:	eb41 0303 	adc.w	r3, r1, r3
 8001f66:	f04f 0400 	mov.w	r4, #0
 8001f6a:	f04f 0500 	mov.w	r5, #0
 8001f6e:	00dd      	lsls	r5, r3, #3
 8001f70:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8001f74:	00d4      	lsls	r4, r2, #3
 8001f76:	4622      	mov	r2, r4
 8001f78:	462b      	mov	r3, r5
 8001f7a:	eb12 0a00 	adds.w	sl, r2, r0
 8001f7e:	eb43 0b01 	adc.w	fp, r3, r1
 8001f82:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8001f84:	685b      	ldr	r3, [r3, #4]
 8001f86:	4618      	mov	r0, r3
 8001f88:	f04f 0100 	mov.w	r1, #0
 8001f8c:	f04f 0200 	mov.w	r2, #0
 8001f90:	f04f 0300 	mov.w	r3, #0
 8001f94:	008b      	lsls	r3, r1, #2
 8001f96:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8001f9a:	0082      	lsls	r2, r0, #2
 8001f9c:	4650      	mov	r0, sl
 8001f9e:	4659      	mov	r1, fp
 8001fa0:	f7fe fb1a 	bl	80005d8 <__aeabi_uldivmod>
 8001fa4:	4602      	mov	r2, r0
 8001fa6:	460b      	mov	r3, r1
 8001fa8:	4b0e      	ldr	r3, [pc, #56]	; (8001fe4 <UART_SetConfig+0x38c>)
 8001faa:	fba3 1302 	umull	r1, r3, r3, r2
 8001fae:	095b      	lsrs	r3, r3, #5
 8001fb0:	2164      	movs	r1, #100	; 0x64
 8001fb2:	fb01 f303 	mul.w	r3, r1, r3
 8001fb6:	1ad3      	subs	r3, r2, r3
 8001fb8:	011b      	lsls	r3, r3, #4
 8001fba:	3332      	adds	r3, #50	; 0x32
 8001fbc:	4a09      	ldr	r2, [pc, #36]	; (8001fe4 <UART_SetConfig+0x38c>)
 8001fbe:	fba2 2303 	umull	r2, r3, r2, r3
 8001fc2:	095b      	lsrs	r3, r3, #5
 8001fc4:	f003 020f 	and.w	r2, r3, #15
 8001fc8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8001fca:	681b      	ldr	r3, [r3, #0]
 8001fcc:	4432      	add	r2, r6
 8001fce:	609a      	str	r2, [r3, #8]
}
 8001fd0:	bf00      	nop
 8001fd2:	377c      	adds	r7, #124	; 0x7c
 8001fd4:	46bd      	mov	sp, r7
 8001fd6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8001fda:	bf00      	nop
 8001fdc:	40011000 	.word	0x40011000
 8001fe0:	40011400 	.word	0x40011400
 8001fe4:	51eb851f 	.word	0x51eb851f

08001fe8 <receive_data_dma>:
 *      Author: DELL
 */
#include "usart2_dma.h"
DMA_t *dma1_rx = (uint32_t*)(0x40026000 + 0x10 + 0x18*0x7); // USART2_RX at address of stream 7
void receive_data_dma(uint32_t address_buff, uint16_t size_buff)
{
 8001fe8:	b480      	push	{r7}
 8001fea:	b085      	sub	sp, #20
 8001fec:	af00      	add	r7, sp, #0
 8001fee:	6078      	str	r0, [r7, #4]
 8001ff0:	460b      	mov	r3, r1
 8001ff2:	807b      	strh	r3, [r7, #2]
	/* BEGIN CONFIGURE DMA1 */
		while(dma1_rx->DMA_SxCR == 1);
 8001ff4:	bf00      	nop
 8001ff6:	4b25      	ldr	r3, [pc, #148]	; (800208c <receive_data_dma+0xa4>)
 8001ff8:	681b      	ldr	r3, [r3, #0]
 8001ffa:	681b      	ldr	r3, [r3, #0]
 8001ffc:	2b01      	cmp	r3, #1
 8001ffe:	d0fa      	beq.n	8001ff6 <receive_data_dma+0xe>
	//	dma1_rx->DMA_SxCR &= ~0xFFFFFFFF;
		dma1_rx->DMA_SxPAR = (uint32_t)0x40004404;
 8002000:	4b22      	ldr	r3, [pc, #136]	; (800208c <receive_data_dma+0xa4>)
 8002002:	681b      	ldr	r3, [r3, #0]
 8002004:	4a22      	ldr	r2, [pc, #136]	; (8002090 <receive_data_dma+0xa8>)
 8002006:	609a      	str	r2, [r3, #8]
		dma1_rx->DMA_SxM0AR = address_buff;
 8002008:	4b20      	ldr	r3, [pc, #128]	; (800208c <receive_data_dma+0xa4>)
 800200a:	681b      	ldr	r3, [r3, #0]
 800200c:	687a      	ldr	r2, [r7, #4]
 800200e:	60da      	str	r2, [r3, #12]
		dma1_rx->DMA_SxNDTR &= ~(0xFFFF);
 8002010:	4b1e      	ldr	r3, [pc, #120]	; (800208c <receive_data_dma+0xa4>)
 8002012:	681b      	ldr	r3, [r3, #0]
 8002014:	685b      	ldr	r3, [r3, #4]
 8002016:	4a1d      	ldr	r2, [pc, #116]	; (800208c <receive_data_dma+0xa4>)
 8002018:	6812      	ldr	r2, [r2, #0]
 800201a:	0c1b      	lsrs	r3, r3, #16
 800201c:	041b      	lsls	r3, r3, #16
 800201e:	6053      	str	r3, [r2, #4]
		dma1_rx->DMA_SxNDTR |= size_buff; // total number of data
 8002020:	4b1a      	ldr	r3, [pc, #104]	; (800208c <receive_data_dma+0xa4>)
 8002022:	681b      	ldr	r3, [r3, #0]
 8002024:	6859      	ldr	r1, [r3, #4]
 8002026:	887a      	ldrh	r2, [r7, #2]
 8002028:	4b18      	ldr	r3, [pc, #96]	; (800208c <receive_data_dma+0xa4>)
 800202a:	681b      	ldr	r3, [r3, #0]
 800202c:	430a      	orrs	r2, r1
 800202e:	605a      	str	r2, [r3, #4]
		dma1_rx->DMA_SxCR &= ~(0b111 << 25); // clear the CHSEL filed
 8002030:	4b16      	ldr	r3, [pc, #88]	; (800208c <receive_data_dma+0xa4>)
 8002032:	681b      	ldr	r3, [r3, #0]
 8002034:	681a      	ldr	r2, [r3, #0]
 8002036:	4b15      	ldr	r3, [pc, #84]	; (800208c <receive_data_dma+0xa4>)
 8002038:	681b      	ldr	r3, [r3, #0]
 800203a:	f022 6260 	bic.w	r2, r2, #234881024	; 0xe000000
 800203e:	601a      	str	r2, [r3, #0]
		dma1_rx->DMA_SxCR |= (0b110 << 25); // select the channel 6, USART2_RX
 8002040:	4b12      	ldr	r3, [pc, #72]	; (800208c <receive_data_dma+0xa4>)
 8002042:	681b      	ldr	r3, [r3, #0]
 8002044:	681a      	ldr	r2, [r3, #0]
 8002046:	4b11      	ldr	r3, [pc, #68]	; (800208c <receive_data_dma+0xa4>)
 8002048:	681b      	ldr	r3, [r3, #0]
 800204a:	f042 6240 	orr.w	r2, r2, #201326592	; 0xc000000
 800204e:	601a      	str	r2, [r3, #0]
	//	dma1_rx->DMA_SxCR |= (1 << 5); // USART2 is a flow controller
	//	dma1_rx->DMA_SxCR |= ~(0b11 << 16);
	//	dma1_rx->DMA_SxCR |= (0b10 << 16); // PL = 0b10, priority is high
	//	dma1_rx->DMA_SxCR |= (0b00<<11)|(0b00<<13); // PSIZE and MSIZE are byte
		dma1_rx->DMA_SxCR |= (1<<8)|(1<<10); // PICN =1 and MINC =1, increment after each data transfer
 8002050:	4b0e      	ldr	r3, [pc, #56]	; (800208c <receive_data_dma+0xa4>)
 8002052:	681b      	ldr	r3, [r3, #0]
 8002054:	681a      	ldr	r2, [r3, #0]
 8002056:	4b0d      	ldr	r3, [pc, #52]	; (800208c <receive_data_dma+0xa4>)
 8002058:	681b      	ldr	r3, [r3, #0]
 800205a:	f442 62a0 	orr.w	r2, r2, #1280	; 0x500
 800205e:	601a      	str	r2, [r3, #0]
	//	dma1_rx->DMA_SxCR |= (1<<10);
	//	dma1_rx->DMA_SxCR |= (0<<20)|(0<<19)|(0<<18); //
	//	ma1_rx->DMA_SxCR |= (0<<20)|(0<<19)|(0<<18);
		dma1_rx->DMA_SxCR |= 1; // EN bit = 1, active the Stream
 8002060:	4b0a      	ldr	r3, [pc, #40]	; (800208c <receive_data_dma+0xa4>)
 8002062:	681b      	ldr	r3, [r3, #0]
 8002064:	681a      	ldr	r2, [r3, #0]
 8002066:	4b09      	ldr	r3, [pc, #36]	; (800208c <receive_data_dma+0xa4>)
 8002068:	681b      	ldr	r3, [r3, #0]
 800206a:	f042 0201 	orr.w	r2, r2, #1
 800206e:	601a      	str	r2, [r3, #0]
		/* END CONFIGURE DMA1 */
		uint32_t* UART_CR3 = (uint32_t*)(0x40004414);// receive
 8002070:	4b08      	ldr	r3, [pc, #32]	; (8002094 <receive_data_dma+0xac>)
 8002072:	60fb      	str	r3, [r7, #12]
		*UART_CR3 |= 1<<6;
 8002074:	68fb      	ldr	r3, [r7, #12]
 8002076:	681b      	ldr	r3, [r3, #0]
 8002078:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800207c:	68fb      	ldr	r3, [r7, #12]
 800207e:	601a      	str	r2, [r3, #0]
}
 8002080:	bf00      	nop
 8002082:	3714      	adds	r7, #20
 8002084:	46bd      	mov	sp, r7
 8002086:	f85d 7b04 	ldr.w	r7, [sp], #4
 800208a:	4770      	bx	lr
 800208c:	2000080c 	.word	0x2000080c
 8002090:	40004404 	.word	0x40004404
 8002094:	40004414 	.word	0x40004414

08002098 <__libc_init_array>:
 8002098:	b570      	push	{r4, r5, r6, lr}
 800209a:	4d0d      	ldr	r5, [pc, #52]	; (80020d0 <__libc_init_array+0x38>)
 800209c:	4c0d      	ldr	r4, [pc, #52]	; (80020d4 <__libc_init_array+0x3c>)
 800209e:	1b64      	subs	r4, r4, r5
 80020a0:	10a4      	asrs	r4, r4, #2
 80020a2:	2600      	movs	r6, #0
 80020a4:	42a6      	cmp	r6, r4
 80020a6:	d109      	bne.n	80020bc <__libc_init_array+0x24>
 80020a8:	4d0b      	ldr	r5, [pc, #44]	; (80020d8 <__libc_init_array+0x40>)
 80020aa:	4c0c      	ldr	r4, [pc, #48]	; (80020dc <__libc_init_array+0x44>)
 80020ac:	f000 f82e 	bl	800210c <_init>
 80020b0:	1b64      	subs	r4, r4, r5
 80020b2:	10a4      	asrs	r4, r4, #2
 80020b4:	2600      	movs	r6, #0
 80020b6:	42a6      	cmp	r6, r4
 80020b8:	d105      	bne.n	80020c6 <__libc_init_array+0x2e>
 80020ba:	bd70      	pop	{r4, r5, r6, pc}
 80020bc:	f855 3b04 	ldr.w	r3, [r5], #4
 80020c0:	4798      	blx	r3
 80020c2:	3601      	adds	r6, #1
 80020c4:	e7ee      	b.n	80020a4 <__libc_init_array+0xc>
 80020c6:	f855 3b04 	ldr.w	r3, [r5], #4
 80020ca:	4798      	blx	r3
 80020cc:	3601      	adds	r6, #1
 80020ce:	e7f2      	b.n	80020b6 <__libc_init_array+0x1e>
 80020d0:	08002150 	.word	0x08002150
 80020d4:	08002150 	.word	0x08002150
 80020d8:	08002150 	.word	0x08002150
 80020dc:	08002154 	.word	0x08002154

080020e0 <memcpy>:
 80020e0:	440a      	add	r2, r1
 80020e2:	4291      	cmp	r1, r2
 80020e4:	f100 33ff 	add.w	r3, r0, #4294967295
 80020e8:	d100      	bne.n	80020ec <memcpy+0xc>
 80020ea:	4770      	bx	lr
 80020ec:	b510      	push	{r4, lr}
 80020ee:	f811 4b01 	ldrb.w	r4, [r1], #1
 80020f2:	f803 4f01 	strb.w	r4, [r3, #1]!
 80020f6:	4291      	cmp	r1, r2
 80020f8:	d1f9      	bne.n	80020ee <memcpy+0xe>
 80020fa:	bd10      	pop	{r4, pc}

080020fc <memset>:
 80020fc:	4402      	add	r2, r0
 80020fe:	4603      	mov	r3, r0
 8002100:	4293      	cmp	r3, r2
 8002102:	d100      	bne.n	8002106 <memset+0xa>
 8002104:	4770      	bx	lr
 8002106:	f803 1b01 	strb.w	r1, [r3], #1
 800210a:	e7f9      	b.n	8002100 <memset+0x4>

0800210c <_init>:
 800210c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800210e:	bf00      	nop
 8002110:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002112:	bc08      	pop	{r3}
 8002114:	469e      	mov	lr, r3
 8002116:	4770      	bx	lr

08002118 <_fini>:
 8002118:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800211a:	bf00      	nop
 800211c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800211e:	bc08      	pop	{r3}
 8002120:	469e      	mov	lr, r3
 8002122:	4770      	bx	lr
 8002124:	0000      	movs	r0, r0
	...

08002128 <__update_firmware_veneer>:
 8002128:	f85f f000 	ldr.w	pc, [pc]	; 800212c <__update_firmware_veneer+0x4>
 800212c:	200008f9 	.word	0x200008f9

Disassembly of section .data:

20000800 <SystemCoreClock>:
20000800:	00f42400                                .$..

20000804 <uwTickPrio>:
20000804:	00000010                                ....

20000808 <uwTickFreq>:
20000808:	00000001                                ....

2000080c <dma1_rx>:
2000080c:	400260b8                                .`.@

20000810 <find_CTOK>:
	{
20000810:	b480      	push	{r7}
20000812:	b083      	sub	sp, #12
20000814:	af00      	add	r7, sp, #0
		int size = sizeof(data_update)-1;
20000816:	f641 73ff 	movw	r3, #8191	; 0x1fff
2000081a:	603b      	str	r3, [r7, #0]
		for(int i = size ; i > 2 ; i--)
2000081c:	683b      	ldr	r3, [r7, #0]
2000081e:	607b      	str	r3, [r7, #4]
20000820:	e01c      	b.n	2000085c <find_CTOK+0x4c>
			if ((data_update[i] == 'K')&&(data_update[i-1] == 'O')&&(data_update[i-2] == 'T')&&(data_update[i-3] == 'C'))
20000822:	4a13      	ldr	r2, [pc, #76]	; (20000870 <find_CTOK+0x60>)
20000824:	687b      	ldr	r3, [r7, #4]
20000826:	4413      	add	r3, r2
20000828:	781b      	ldrb	r3, [r3, #0]
2000082a:	2b4b      	cmp	r3, #75	; 0x4b
2000082c:	d113      	bne.n	20000856 <find_CTOK+0x46>
2000082e:	687b      	ldr	r3, [r7, #4]
20000830:	3b01      	subs	r3, #1
20000832:	4a0f      	ldr	r2, [pc, #60]	; (20000870 <find_CTOK+0x60>)
20000834:	5cd3      	ldrb	r3, [r2, r3]
20000836:	2b4f      	cmp	r3, #79	; 0x4f
20000838:	d10d      	bne.n	20000856 <find_CTOK+0x46>
2000083a:	687b      	ldr	r3, [r7, #4]
2000083c:	3b02      	subs	r3, #2
2000083e:	4a0c      	ldr	r2, [pc, #48]	; (20000870 <find_CTOK+0x60>)
20000840:	5cd3      	ldrb	r3, [r2, r3]
20000842:	2b54      	cmp	r3, #84	; 0x54
20000844:	d107      	bne.n	20000856 <find_CTOK+0x46>
20000846:	687b      	ldr	r3, [r7, #4]
20000848:	3b03      	subs	r3, #3
2000084a:	4a09      	ldr	r2, [pc, #36]	; (20000870 <find_CTOK+0x60>)
2000084c:	5cd3      	ldrb	r3, [r2, r3]
2000084e:	2b43      	cmp	r3, #67	; 0x43
20000850:	d101      	bne.n	20000856 <find_CTOK+0x46>
				return 0;
20000852:	2300      	movs	r3, #0
20000854:	e006      	b.n	20000864 <find_CTOK+0x54>
		for(int i = size ; i > 2 ; i--)
20000856:	687b      	ldr	r3, [r7, #4]
20000858:	3b01      	subs	r3, #1
2000085a:	607b      	str	r3, [r7, #4]
2000085c:	687b      	ldr	r3, [r7, #4]
2000085e:	2b02      	cmp	r3, #2
20000860:	dcdf      	bgt.n	20000822 <find_CTOK+0x12>
		return 1;
20000862:	2301      	movs	r3, #1
	}
20000864:	4618      	mov	r0, r3
20000866:	370c      	adds	r7, #12
20000868:	46bd      	mov	sp, r7
2000086a:	f85d 7b04 	ldr.w	r7, [sp], #4
2000086e:	4770      	bx	lr
20000870:	20000b24 	.word	0x20000b24

20000874 <toggle_led>:
{
20000874:	b480      	push	{r7}
20000876:	b085      	sub	sp, #20
20000878:	af00      	add	r7, sp, #0
	uint32_t *gpio_ODR = (uint32_t*)0x40020C14;
2000087a:	4b1e      	ldr	r3, [pc, #120]	; (200008f4 <toggle_led+0x80>)
2000087c:	607b      	str	r3, [r7, #4]
	if(((*gpio_ODR>>15) & 1) )
2000087e:	687b      	ldr	r3, [r7, #4]
20000880:	681b      	ldr	r3, [r3, #0]
20000882:	0bdb      	lsrs	r3, r3, #15
20000884:	f003 0301 	and.w	r3, r3, #1
20000888:	2b00      	cmp	r3, #0
2000088a:	d010      	beq.n	200008ae <toggle_led+0x3a>
		*gpio_ODR &= ~(0xFFFF);
2000088c:	687b      	ldr	r3, [r7, #4]
2000088e:	681b      	ldr	r3, [r3, #0]
20000890:	0c1b      	lsrs	r3, r3, #16
20000892:	041b      	lsls	r3, r3, #16
20000894:	687a      	ldr	r2, [r7, #4]
20000896:	6013      	str	r3, [r2, #0]
		for(int i = 1000; i > 0; i--)
20000898:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
2000089c:	60fb      	str	r3, [r7, #12]
2000089e:	e002      	b.n	200008a6 <toggle_led+0x32>
200008a0:	68fb      	ldr	r3, [r7, #12]
200008a2:	3b01      	subs	r3, #1
200008a4:	60fb      	str	r3, [r7, #12]
200008a6:	68fb      	ldr	r3, [r7, #12]
200008a8:	2b00      	cmp	r3, #0
200008aa:	dcf9      	bgt.n	200008a0 <toggle_led+0x2c>
200008ac:	e015      	b.n	200008da <toggle_led+0x66>
		*gpio_ODR &= ~(0xFFFF);
200008ae:	687b      	ldr	r3, [r7, #4]
200008b0:	681b      	ldr	r3, [r3, #0]
200008b2:	0c1b      	lsrs	r3, r3, #16
200008b4:	041b      	lsls	r3, r3, #16
200008b6:	687a      	ldr	r2, [r7, #4]
200008b8:	6013      	str	r3, [r2, #0]
		*gpio_ODR |= 1 << 15;
200008ba:	687b      	ldr	r3, [r7, #4]
200008bc:	681b      	ldr	r3, [r3, #0]
200008be:	f443 4200 	orr.w	r2, r3, #32768	; 0x8000
200008c2:	687b      	ldr	r3, [r7, #4]
200008c4:	601a      	str	r2, [r3, #0]
		for(int i = 1000; i > 0; i--)
200008c6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
200008ca:	60bb      	str	r3, [r7, #8]
200008cc:	e002      	b.n	200008d4 <toggle_led+0x60>
200008ce:	68bb      	ldr	r3, [r7, #8]
200008d0:	3b01      	subs	r3, #1
200008d2:	60bb      	str	r3, [r7, #8]
200008d4:	68bb      	ldr	r3, [r7, #8]
200008d6:	2b00      	cmp	r3, #0
200008d8:	dcf9      	bgt.n	200008ce <toggle_led+0x5a>
	*gpio_ODR |= 1 << 15;
200008da:	687b      	ldr	r3, [r7, #4]
200008dc:	681b      	ldr	r3, [r3, #0]
200008de:	f443 4200 	orr.w	r2, r3, #32768	; 0x8000
200008e2:	687b      	ldr	r3, [r7, #4]
200008e4:	601a      	str	r2, [r3, #0]
}
200008e6:	bf00      	nop
200008e8:	3714      	adds	r7, #20
200008ea:	46bd      	mov	sp, r7
200008ec:	f85d 7b04 	ldr.w	r7, [sp], #4
200008f0:	4770      	bx	lr
200008f2:	bf00      	nop
200008f4:	40020c14 	.word	0x40020c14

200008f8 <update_firmware>:
{
200008f8:	b580      	push	{r7, lr}
200008fa:	b084      	sub	sp, #16
200008fc:	af00      	add	r7, sp, #0
	__HAL_RCC_DMA1_CLK_ENABLE();
200008fe:	2300      	movs	r3, #0
20000900:	607b      	str	r3, [r7, #4]
20000902:	4b1f      	ldr	r3, [pc, #124]	; (20000980 <update_firmware+0x88>)
20000904:	6b1b      	ldr	r3, [r3, #48]	; 0x30
20000906:	4a1e      	ldr	r2, [pc, #120]	; (20000980 <update_firmware+0x88>)
20000908:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
2000090c:	6313      	str	r3, [r2, #48]	; 0x30
2000090e:	4b1c      	ldr	r3, [pc, #112]	; (20000980 <update_firmware+0x88>)
20000910:	6b1b      	ldr	r3, [r3, #48]	; 0x30
20000912:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
20000916:	607b      	str	r3, [r7, #4]
20000918:	687b      	ldr	r3, [r7, #4]
	receive_data_dma(&data_update, sizeof(data_update));
2000091a:	4b1a      	ldr	r3, [pc, #104]	; (20000984 <update_firmware+0x8c>)
2000091c:	f44f 5100 	mov.w	r1, #8192	; 0x2000
20000920:	4618      	mov	r0, r3
20000922:	f000 f8e9 	bl	20000af8 <__receive_data_dma_veneer>
	HAL_FLASH_Unlock();
20000926:	f000 f8eb 	bl	20000b00 <__HAL_FLASH_Unlock_veneer>
	FlashErase(0, 2);
2000092a:	2102      	movs	r1, #2
2000092c:	2000      	movs	r0, #0
2000092e:	f000 f883 	bl	20000a38 <FlashErase>
	while(find_CTOK()) {}; // waite for untill data_update receiving 4 characters "CTOK"
20000932:	bf00      	nop
20000934:	f7ff ff6c 	bl	20000810 <find_CTOK>
20000938:	4603      	mov	r3, r0
2000093a:	2b00      	cmp	r3, #0
2000093c:	d1fa      	bne.n	20000934 <update_firmware+0x3c>
				for(int i = 0; i < (sizeof(data_update)/4); i++)
2000093e:	2300      	movs	r3, #0
20000940:	60fb      	str	r3, [r7, #12]
20000942:	e014      	b.n	2000096e <update_firmware+0x76>
					pdata = (uint32_t*)&data_update[4*i];
20000944:	68fb      	ldr	r3, [r7, #12]
20000946:	009b      	lsls	r3, r3, #2
20000948:	4a0e      	ldr	r2, [pc, #56]	; (20000984 <update_firmware+0x8c>)
2000094a:	4413      	add	r3, r2
2000094c:	60bb      	str	r3, [r7, #8]
					FlashWrite(0x08000000 + 4*i, *pdata); // write data into Flash
2000094e:	68fb      	ldr	r3, [r7, #12]
20000950:	f103 7300 	add.w	r3, r3, #33554432	; 0x2000000
20000954:	009b      	lsls	r3, r3, #2
20000956:	461a      	mov	r2, r3
20000958:	68bb      	ldr	r3, [r7, #8]
2000095a:	681b      	ldr	r3, [r3, #0]
2000095c:	4619      	mov	r1, r3
2000095e:	4610      	mov	r0, r2
20000960:	f000 f81a 	bl	20000998 <FlashWrite>
					toggle_led();
20000964:	f7ff ff86 	bl	20000874 <toggle_led>
				for(int i = 0; i < (sizeof(data_update)/4); i++)
20000968:	68fb      	ldr	r3, [r7, #12]
2000096a:	3301      	adds	r3, #1
2000096c:	60fb      	str	r3, [r7, #12]
2000096e:	68fb      	ldr	r3, [r7, #12]
20000970:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
20000974:	d3e6      	bcc.n	20000944 <update_firmware+0x4c>
}
20000976:	bf00      	nop
20000978:	bf00      	nop
2000097a:	3710      	adds	r7, #16
2000097c:	46bd      	mov	sp, r7
2000097e:	bd80      	pop	{r7, pc}
20000980:	40023800 	.word	0x40023800
20000984:	20000b24 	.word	0x20000b24

20000988 <SystemTick_IQR>:
{
20000988:	b480      	push	{r7}
2000098a:	af00      	add	r7, sp, #0
	__asm("NOP");
2000098c:	bf00      	nop
}
2000098e:	bf00      	nop
20000990:	46bd      	mov	sp, r7
20000992:	f85d 7b04 	ldr.w	r7, [sp], #4
20000996:	4770      	bx	lr

20000998 <FlashWrite>:
 *  Created on: Jun 22, 2021
 *      Author: DELL
 */
#include "flash.h"
void FlashWrite(uint32_t address, uint32_t data2Write)
{
20000998:	b480      	push	{r7}
2000099a:	b087      	sub	sp, #28
2000099c:	af00      	add	r7, sp, #0
2000099e:	6078      	str	r0, [r7, #4]
200009a0:	6039      	str	r1, [r7, #0]
	//HAL_FLASH_Unlock();
	uint32_t *FLASH_MM;
//	uint32_t *ACR = (uint32_t*)0x40023C00;
	uint32_t *SR = (uint32_t*)0x40023C0C;
200009a2:	4b23      	ldr	r3, [pc, #140]	; (20000a30 <FlashWrite+0x98>)
200009a4:	617b      	str	r3, [r7, #20]
	uint32_t *CR = (uint32_t*)0x40023C10;
200009a6:	4b23      	ldr	r3, [pc, #140]	; (20000a34 <FlashWrite+0x9c>)
200009a8:	613b      	str	r3, [r7, #16]
//	*ACR &= ~((1<<9)|(1<<10));
//	*ACR |= (1<<11)|(1<<12);
//	*SR |= 1<<7;
	while(((*SR >> 16) & 1) == 1) {}; // wait for BSY bit = 0
200009aa:	bf00      	nop
200009ac:	697b      	ldr	r3, [r7, #20]
200009ae:	681b      	ldr	r3, [r3, #0]
200009b0:	0c1b      	lsrs	r3, r3, #16
200009b2:	f003 0301 	and.w	r3, r3, #1
200009b6:	2b00      	cmp	r3, #0
200009b8:	d1f8      	bne.n	200009ac <FlashWrite+0x14>
	*CR |= 1; // set the PG bit
200009ba:	693b      	ldr	r3, [r7, #16]
200009bc:	681b      	ldr	r3, [r3, #0]
200009be:	f043 0201 	orr.w	r2, r3, #1
200009c2:	693b      	ldr	r3, [r7, #16]
200009c4:	601a      	str	r2, [r3, #0]
	*CR &= ~(1<<1); // SER bit = 0, inactive sector erase
200009c6:	693b      	ldr	r3, [r7, #16]
200009c8:	681b      	ldr	r3, [r3, #0]
200009ca:	f023 0202 	bic.w	r2, r3, #2
200009ce:	693b      	ldr	r3, [r7, #16]
200009d0:	601a      	str	r2, [r3, #0]
	*CR &= ~(0b11 << 8); // clear the PSIZE field
200009d2:	693b      	ldr	r3, [r7, #16]
200009d4:	681b      	ldr	r3, [r3, #0]
200009d6:	f423 7240 	bic.w	r2, r3, #768	; 0x300
200009da:	693b      	ldr	r3, [r7, #16]
200009dc:	601a      	str	r2, [r3, #0]
	*CR |= 0b10 << 8; // set the PSIZE is x64 parallelism
200009de:	693b      	ldr	r3, [r7, #16]
200009e0:	681b      	ldr	r3, [r3, #0]
200009e2:	f443 7200 	orr.w	r2, r3, #512	; 0x200
200009e6:	693b      	ldr	r3, [r7, #16]
200009e8:	601a      	str	r2, [r3, #0]
	while(((*SR >> 16) & 1) == 1) {}; // wait for BSY bit = 0
200009ea:	bf00      	nop
200009ec:	697b      	ldr	r3, [r7, #20]
200009ee:	681b      	ldr	r3, [r3, #0]
200009f0:	0c1b      	lsrs	r3, r3, #16
200009f2:	f003 0301 	and.w	r3, r3, #1
200009f6:	2b00      	cmp	r3, #0
200009f8:	d1f8      	bne.n	200009ec <FlashWrite+0x54>
	FLASH_MM = address;
200009fa:	687b      	ldr	r3, [r7, #4]
200009fc:	60fb      	str	r3, [r7, #12]
	*FLASH_MM = data2Write;
200009fe:	68fb      	ldr	r3, [r7, #12]
20000a00:	683a      	ldr	r2, [r7, #0]
20000a02:	601a      	str	r2, [r3, #0]
	while(((*SR >> 0) & 1) == 1) {}; // wait for EOP bit set
20000a04:	bf00      	nop
20000a06:	697b      	ldr	r3, [r7, #20]
20000a08:	681b      	ldr	r3, [r3, #0]
20000a0a:	f003 0301 	and.w	r3, r3, #1
20000a0e:	2b00      	cmp	r3, #0
20000a10:	d1f9      	bne.n	20000a06 <FlashWrite+0x6e>
	while(((*SR >> 16) & 1) == 1) {}; // wait for BSY bit = 0
20000a12:	bf00      	nop
20000a14:	697b      	ldr	r3, [r7, #20]
20000a16:	681b      	ldr	r3, [r3, #0]
20000a18:	0c1b      	lsrs	r3, r3, #16
20000a1a:	f003 0301 	and.w	r3, r3, #1
20000a1e:	2b00      	cmp	r3, #0
20000a20:	d1f8      	bne.n	20000a14 <FlashWrite+0x7c>
}
20000a22:	bf00      	nop
20000a24:	bf00      	nop
20000a26:	371c      	adds	r7, #28
20000a28:	46bd      	mov	sp, r7
20000a2a:	f85d 7b04 	ldr.w	r7, [sp], #4
20000a2e:	4770      	bx	lr
20000a30:	40023c0c 	.word	0x40023c0c
20000a34:	40023c10 	.word	0x40023c10

20000a38 <FlashErase>:

void FlashErase(uint8_t starSector, uint8_t numSector)
{
20000a38:	b480      	push	{r7}
20000a3a:	b087      	sub	sp, #28
20000a3c:	af00      	add	r7, sp, #0
20000a3e:	4603      	mov	r3, r0
20000a40:	460a      	mov	r2, r1
20000a42:	71fb      	strb	r3, [r7, #7]
20000a44:	4613      	mov	r3, r2
20000a46:	71bb      	strb	r3, [r7, #6]
uint8_t sector = starSector;
20000a48:	79fb      	ldrb	r3, [r7, #7]
20000a4a:	75fb      	strb	r3, [r7, #23]
//uint32_t *KEYR = (uint32_t*)0x40023404;
uint32_t *SR = (uint32_t*)0x40023C0C;
20000a4c:	4b28      	ldr	r3, [pc, #160]	; (20000af0 <FlashErase+0xb8>)
20000a4e:	60fb      	str	r3, [r7, #12]
uint32_t *CR = (uint32_t*)0x40023C10;
20000a50:	4b28      	ldr	r3, [pc, #160]	; (20000af4 <FlashErase+0xbc>)
20000a52:	60bb      	str	r3, [r7, #8]
//*KEYR = (uint32_t)0x45670123; // to unlock FLASH_CR register
//while(((*CR >> 16) & 1) == 1) {}; // wait for BSY bit = 0
for(int i = 0; i < numSector; i++)
20000a54:	2300      	movs	r3, #0
20000a56:	613b      	str	r3, [r7, #16]
20000a58:	e03f      	b.n	20000ada <FlashErase+0xa2>
{
	if(sector < 7)
20000a5a:	7dfb      	ldrb	r3, [r7, #23]
20000a5c:	2b06      	cmp	r3, #6
20000a5e:	d839      	bhi.n	20000ad4 <FlashErase+0x9c>
	{
		while(((*SR >> 16) & 1) == 1) {}; // wait for BSY bit = 0
20000a60:	bf00      	nop
20000a62:	68fb      	ldr	r3, [r7, #12]
20000a64:	681b      	ldr	r3, [r3, #0]
20000a66:	0c1b      	lsrs	r3, r3, #16
20000a68:	f003 0301 	and.w	r3, r3, #1
20000a6c:	2b00      	cmp	r3, #0
20000a6e:	d1f8      	bne.n	20000a62 <FlashErase+0x2a>
		*CR &= ~(0b1111 << 3); // clear SNB bit field
20000a70:	68bb      	ldr	r3, [r7, #8]
20000a72:	681b      	ldr	r3, [r3, #0]
20000a74:	f023 0278 	bic.w	r2, r3, #120	; 0x78
20000a78:	68bb      	ldr	r3, [r7, #8]
20000a7a:	601a      	str	r2, [r3, #0]
		sector = starSector + i; // select the sector need to erase
20000a7c:	693b      	ldr	r3, [r7, #16]
20000a7e:	b2da      	uxtb	r2, r3
20000a80:	79fb      	ldrb	r3, [r7, #7]
20000a82:	4413      	add	r3, r2
20000a84:	75fb      	strb	r3, [r7, #23]
		*CR |= (sector<<3); // erase the selected sector
20000a86:	68bb      	ldr	r3, [r7, #8]
20000a88:	681b      	ldr	r3, [r3, #0]
20000a8a:	7dfa      	ldrb	r2, [r7, #23]
20000a8c:	00d2      	lsls	r2, r2, #3
20000a8e:	431a      	orrs	r2, r3
20000a90:	68bb      	ldr	r3, [r7, #8]
20000a92:	601a      	str	r2, [r3, #0]
		*CR &= ~(0b11 << 8); // claer the PSIZE is x64 parallelism
20000a94:	68bb      	ldr	r3, [r7, #8]
20000a96:	681b      	ldr	r3, [r3, #0]
20000a98:	f423 7240 	bic.w	r2, r3, #768	; 0x300
20000a9c:	68bb      	ldr	r3, [r7, #8]
20000a9e:	601a      	str	r2, [r3, #0]
		*CR |= 0b10 << 8; // set the PSIZE is x64 parallelism
20000aa0:	68bb      	ldr	r3, [r7, #8]
20000aa2:	681b      	ldr	r3, [r3, #0]
20000aa4:	f443 7200 	orr.w	r2, r3, #512	; 0x200
20000aa8:	68bb      	ldr	r3, [r7, #8]
20000aaa:	601a      	str	r2, [r3, #0]
		*CR |= 1<<1; // SER bit = 1, sector erase activated
20000aac:	68bb      	ldr	r3, [r7, #8]
20000aae:	681b      	ldr	r3, [r3, #0]
20000ab0:	f043 0202 	orr.w	r2, r3, #2
20000ab4:	68bb      	ldr	r3, [r7, #8]
20000ab6:	601a      	str	r2, [r3, #0]
		*CR |= 1<<16; // STRT bit =1, trigger an erase operation
20000ab8:	68bb      	ldr	r3, [r7, #8]
20000aba:	681b      	ldr	r3, [r3, #0]
20000abc:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
20000ac0:	68bb      	ldr	r3, [r7, #8]
20000ac2:	601a      	str	r2, [r3, #0]
		while(((*SR >> 16) & 1) == 1) {}; // wait for BSY bit = 0
20000ac4:	bf00      	nop
20000ac6:	68fb      	ldr	r3, [r7, #12]
20000ac8:	681b      	ldr	r3, [r3, #0]
20000aca:	0c1b      	lsrs	r3, r3, #16
20000acc:	f003 0301 	and.w	r3, r3, #1
20000ad0:	2b00      	cmp	r3, #0
20000ad2:	d1f8      	bne.n	20000ac6 <FlashErase+0x8e>
for(int i = 0; i < numSector; i++)
20000ad4:	693b      	ldr	r3, [r7, #16]
20000ad6:	3301      	adds	r3, #1
20000ad8:	613b      	str	r3, [r7, #16]
20000ada:	79bb      	ldrb	r3, [r7, #6]
20000adc:	693a      	ldr	r2, [r7, #16]
20000ade:	429a      	cmp	r2, r3
20000ae0:	dbbb      	blt.n	20000a5a <FlashErase+0x22>
	}
}
}
20000ae2:	bf00      	nop
20000ae4:	bf00      	nop
20000ae6:	371c      	adds	r7, #28
20000ae8:	46bd      	mov	sp, r7
20000aea:	f85d 7b04 	ldr.w	r7, [sp], #4
20000aee:	4770      	bx	lr
20000af0:	40023c0c 	.word	0x40023c0c
20000af4:	40023c10 	.word	0x40023c10

20000af8 <__receive_data_dma_veneer>:
20000af8:	f85f f000 	ldr.w	pc, [pc]	; 20000afc <__receive_data_dma_veneer+0x4>
20000afc:	08001fe9 	.word	0x08001fe9

20000b00 <__HAL_FLASH_Unlock_veneer>:
20000b00:	f85f f000 	ldr.w	pc, [pc]	; 20000b04 <__HAL_FLASH_Unlock_veneer+0x4>
20000b04:	08000fad 	.word	0x08000fad
