
                               Synplify Pro (R) 

                  Version S-2021.09M for win64 - Feb 23, 2022 

                    Copyright (c) 1988 - 2022 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
   or distribution of this software is strictly prohibited.  Licensed Products
     communicate with Synopsys servers for the purpose of providing software
    updates, detecting software piracy and verifying that customers are using
    Licensed Products in conformity with the applicable License Key for such
  Licensed Products. Synopsys will use information gathered in connection with
    this process to deliver software updates and pursue software pirates and
                                   infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)

Starting:    C:\Microsemi\Libero_SoC_v2022.1\SynplifyPro\bin64\mbin\synplify.exe
Install:     C:\Microsemi\Libero_SoC_v2022.1\SynplifyPro
Hostname:    DESKTOP-TDPVUTD
Date:        Wed Aug 23 15:09:16 2023
Version:     S-2021.09M

Arguments:   -product synplify_pro Top_syn.tcl
ProductType: synplify_pro

License checkout: synplifypro_actel
License: synplifypro_actel node-locked 
Licensed Vendor: actel
License Option: actel_oem



auto_infer_blackbox is not supported in current product.
auto_infer_blackbox is not supported in current product.
TCL script complete: "Top_syn.tcl"
Note: Opening integrated instrumentor
@N: Check out instrumentor license 'identinstrumentor_actel'
Running: identify_ui_flow in background

Running Flow: identify_ui_flow
# Wed Aug 23 15:09:27 2023

Running: identify_db_generator (Identify Database Generator)
# Wed Aug 23 15:09:27 2023
Copied C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\synthesis\identify_debug\synlog\Top_identify_db_generator.srr to C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\synthesis\identify_debug\identify.srr

identify_db_generator completed
# Wed Aug 23 15:09:42 2023

Return Code: 0
Run Time:00h:00m:15s
Instrumentor%
*** Integrated Instrumentor ***
Added instrumentation 'synthesis' to the project
Added instrumentation 'identify_debug' to the project
. has been added to search path.
Loading instrumentation 'identify_debug'
Source IDC file C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/synthesis/identify_debug/identify.idc
Setting IICE sampler (data compression) to 1 for IICE named 'FTDI'
Setting IICE sampler (sampledepth) to 512 for IICE named 'FTDI'
Setting IICE sample clock to '/USB_3_Protocol_0/ft601_fifo_interface_0/ftdi_clk' for IICE named 'FTDI'
Setting IICE sampler (data compression) to 1 for IICE named 'IICE'
Setting IICE sampler (sampledepth) to 512 for IICE named 'IICE'
Setting IICE sample clock to '/USB_3_Protocol_0/ft601_fifo_interface_0/ftdi_clk' for IICE named 'IICE'
Complete: identify_ui_flow
Loaded XDM (Hierarchy) data base - elapsed time 0:0 Blocks=161
@N Implementation 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\synthesis\Top_syn.prj|synthesis' design hierarchy loaded from database
License checkin: identinstrumentor_actel
@N: Check in instrumentor license 'identinstrumentor_actel'
Unloading current instrumentation 'identify_debug'
exit status=0
License checkin: synplifypro_actel
