

================================================================
== Synthesis Summary Report of 'FIR_HLS'
================================================================
+ General Information: 
    * Date:           Sun Oct 19 17:35:09 2025
    * Version:        2024.2 (Build 5238294 on Nov  8 2024)
    * Project:        FIR_v1
    * Solution:       hls (Vivado IP Flow Target)
    * Product family: zynquplus
    * Target device:  xck26-sfvc784-2LV-c
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +-------------------------------------+------+------+---------+-----------+----------+---------+------+----------+---------+---------+-----------+-----------+-----+
    |               Modules               | Issue|      | Latency |  Latency  | Iteration|         | Trip |          |         |         |           |           |     |
    |               & Loops               | Type | Slack| (cycles)|    (ns)   |  Latency | Interval| Count| Pipelined|  BRAM   |   DSP   |     FF    |    LUT    | URAM|
    +-------------------------------------+------+------+---------+-----------+----------+---------+------+----------+---------+---------+-----------+-----------+-----+
    |+ FIR_HLS                            |     -|  4.83|      794|  7.940e+03|         -|      795|     -|        no|  2 (~0%)|  1 (~0%)|  174 (~0%)|  330 (~0%)|    -|
    | + FIR_HLS_Pipeline_VITIS_LOOP_28_1  |     -|  4.86|      397|  3.970e+03|         -|      397|     -|        no|  1 (~0%)|  1 (~0%)|  115 (~0%)|  136 (~0%)|    -|
    |  o VITIS_LOOP_28_1                  |     -|  7.30|      395|  3.950e+03|         5|        1|   392|       yes|        -|        -|          -|          -|    -|
    | + FIR_HLS_Pipeline_VITIS_LOOP_32_2  |     -|  4.83|      393|  3.930e+03|         -|      393|     -|        no|        -|        -|   21 (~0%)|   86 (~0%)|    -|
    |  o VITIS_LOOP_32_2                  |     -|  7.30|      391|  3.910e+03|         2|        1|   391|       yes|        -|        -|          -|          -|    -|
    +-------------------------------------+------+------+---------+-----------+----------+---------+------+----------+---------+---------+-----------+-----------+-----+


================================================================
== HW Interfaces
================================================================
* AXIS
+-----------+-----------+---------------+-------+--------+--------+
| Interface | Direction | Register Mode | TDATA | TREADY | TVALID |
+-----------+-----------+---------------+-------+--------+--------+
| input_r   | in        | both          | 16    | 1      | 1      |
| output_r  | out       | both          | 16    | 1      | 1      |
+-----------+-----------+---------------+-------+--------+--------+

* TOP LEVEL CONTROL
+-----------+--------------+----------+
| Interface | Type         | Ports    |
+-----------+--------------+----------+
| ap_clk    | clock        | ap_clk   |
| ap_rst_n  | reset        | ap_rst_n |
| ap_ctrl   | ap_ctrl_none |          |
+-----------+--------------+----------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+-------------------+
| Argument | Direction | Datatype          |
+----------+-----------+-------------------+
| input    | in        | stream<short, 0>& |
| output   | out       | stream<short, 0>& |
+----------+-----------+-------------------+

* SW-to-HW Mapping
+----------+--------------+-----------+
| Argument | HW Interface | HW Type   |
+----------+--------------+-----------+
| input    | input_r      | interface |
| output   | output_r     | interface |
+----------+--------------+-----------+


================================================================
== Bind Op Report
================================================================
+-------------------------------------+-----+--------+--------------+-------+-----------+---------+
| Name                                | DSP | Pragma | Variable     | Op    | Impl      | Latency |
+-------------------------------------+-----+--------+--------------+-------+-----------+---------+
| + FIR_HLS                           | 1   |        |              |       |           |         |
|  + FIR_HLS_Pipeline_VITIS_LOOP_28_1 | 1   |        |              |       |           |         |
|    icmp_ln28_fu_90_p2               |     |        | icmp_ln28    | seteq | auto      | 0       |
|    add_ln28_fu_96_p2                |     |        | add_ln28     | add   | fabric    | 0       |
|    sub_ln29_fu_107_p2               |     |        | sub_ln29     | sub   | fabric    | 0       |
|    mac_muladd_16s_14s_32s_32_4_1_U1 | 1   |        | mul_ln29     | mul   | dsp_slice | 3       |
|    mac_muladd_16s_14s_32s_32_4_1_U1 | 1   |        | sext_ln29_2  | sext  | dsp_slice | 3       |
|    mac_muladd_16s_14s_32s_32_4_1_U1 | 1   |        | FIR_accu32_3 | add   | dsp_slice | 3       |
|  + FIR_HLS_Pipeline_VITIS_LOOP_32_2 | 0   |        |              |       |           |         |
|    icmp_ln32_fu_66_p2               |     |        | icmp_ln32    | seteq | auto      | 0       |
|    add_ln33_fu_88_p2                |     |        | add_ln33     | add   | fabric    | 0       |
|    add_ln32_fu_77_p2                |     |        | add_ln32     | add   | fabric    | 0       |
+-------------------------------------+-----+--------+--------------+-------+-----------+---------+


================================================================
== Storage Report
================================================================
+-------------------------------------+--------+------+------+------+--------+--------------+------+---------+------------------+
| Name                                | Usage  | Type | BRAM | URAM | Pragma | Variable     | Impl | Latency | Bitwidth, Depth, |
|                                     |        |      |      |      |        |              |      |         | Banks            |
+-------------------------------------+--------+------+------+------+--------+--------------+------+---------+------------------+
| + FIR_HLS                           |        |      | 2    | 0    |        |              |      |         |                  |
|   H_filter_FIR_U                    | ram_2p |      | 1    |      |        | H_filter_FIR | auto | 1       | 16, 392, 1       |
|  + FIR_HLS_Pipeline_VITIS_LOOP_28_1 |        |      | 1    | 0    |        |              |      |         |                  |
|    b_FIR_U                          | rom_1p |      | 1    |      |        | b_FIR        | auto | 1       | 14, 392, 1       |
+-------------------------------------+--------+------+------+------+--------+--------------+------+---------+------------------+


================================================================
== Pragma Report
================================================================
* Valid Pragma Syntax
+-----------+-------------------------------+----------------------------------+
| Type      | Options                       | Location                         |
+-----------+-------------------------------+----------------------------------+
| interface | mode=axis port=input          | FIR_HLS.cpp:7 in fir_hls, input  |
| interface | mode=axis port=output         | FIR_HLS.cpp:8 in fir_hls, output |
| interface | mode=ap_ctrl_none port=return | FIR_HLS.cpp:9 in fir_hls, return |
+-----------+-------------------------------+----------------------------------+


