// Seed: 3990414412
module module_0 (
    output logic id_0,
    input id_1,
    input id_2,
    input logic id_3,
    input id_4,
    input logic id_5,
    input id_6
);
  type_11(
      1 || id_1 || 1, id_6, 1, {id_6 != 1{id_4}}
  );
  logic id_7;
endmodule
`timescale 1ps / 1ps
