{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1580133858662 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1580133858663 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jan 27 15:04:18 2020 " "Processing started: Mon Jan 27 15:04:18 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1580133858663 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1580133858663 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off pong -c pong " "Command: quartus_map --read_settings_files=on --write_settings_files=off pong -c pong" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1580133858663 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1580133859444 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_sync.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vga_sync.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vga_sync-arch " "Found design unit 1: vga_sync-arch" {  } { { "vga_sync.vhd" "" { Text "C:/Users/John/Documents/myFpgaProjects/pong/vga_sync.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1580133860093 ""} { "Info" "ISGN_ENTITY_NAME" "1 vga_sync " "Found entity 1: vga_sync" {  } { { "vga_sync.vhd" "" { Text "C:/Users/John/Documents/myFpgaProjects/pong/vga_sync.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1580133860093 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1580133860093 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pong_graph_animate.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pong_graph_animate.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pong_graph_animate-arch " "Found design unit 1: pong_graph_animate-arch" {  } { { "pong_graph_animate.vhd" "" { Text "C:/Users/John/Documents/myFpgaProjects/pong/pong_graph_animate.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1580133860106 ""} { "Info" "ISGN_ENTITY_NAME" "1 pong_graph_animate " "Found entity 1: pong_graph_animate" {  } { { "pong_graph_animate.vhd" "" { Text "C:/Users/John/Documents/myFpgaProjects/pong/pong_graph_animate.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1580133860106 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1580133860106 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pong_top_an.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pong_top_an.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pong_top_an-arch " "Found design unit 1: pong_top_an-arch" {  } { { "pong_top_an.vhd" "" { Text "C:/Users/John/Documents/myFpgaProjects/pong/pong_top_an.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1580133860116 ""} { "Info" "ISGN_ENTITY_NAME" "1 pong_top_an " "Found entity 1: pong_top_an" {  } { { "pong_top_an.vhd" "" { Text "C:/Users/John/Documents/myFpgaProjects/pong/pong_top_an.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1580133860116 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1580133860116 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/ps2_rx.vhd 2 1 " "Found 2 design units, including 1 entities, in source file output_files/ps2_rx.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ps2_rx-arch " "Found design unit 1: ps2_rx-arch" {  } { { "output_files/ps2_rx.vhd" "" { Text "C:/Users/John/Documents/myFpgaProjects/pong/output_files/ps2_rx.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1580133860126 ""} { "Info" "ISGN_ENTITY_NAME" "1 ps2_rx " "Found entity 1: ps2_rx" {  } { { "output_files/ps2_rx.vhd" "" { Text "C:/Users/John/Documents/myFpgaProjects/pong/output_files/ps2_rx.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1580133860126 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1580133860126 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "kb_code.vhd 2 1 " "Found 2 design units, including 1 entities, in source file kb_code.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 kb_code-arch " "Found design unit 1: kb_code-arch" {  } { { "kb_code.vhd" "" { Text "C:/Users/John/Documents/myFpgaProjects/pong/kb_code.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1580133860138 ""} { "Info" "ISGN_ENTITY_NAME" "1 kb_code " "Found entity 1: kb_code" {  } { { "kb_code.vhd" "" { Text "C:/Users/John/Documents/myFpgaProjects/pong/kb_code.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1580133860138 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1580133860138 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "font_rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file font_rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 font_rom-arch " "Found design unit 1: font_rom-arch" {  } { { "font_rom.vhd" "" { Text "C:/Users/John/Documents/myFpgaProjects/pong/font_rom.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1580133860152 ""} { "Info" "ISGN_ENTITY_NAME" "1 font_rom " "Found entity 1: font_rom" {  } { { "font_rom.vhd" "" { Text "C:/Users/John/Documents/myFpgaProjects/pong/font_rom.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1580133860152 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1580133860152 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "m100_counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file m100_counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 m100_counter-arch " "Found design unit 1: m100_counter-arch" {  } { { "m100_counter.vhd" "" { Text "C:/Users/John/Documents/myFpgaProjects/pong/m100_counter.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1580133860157 ""} { "Info" "ISGN_ENTITY_NAME" "1 m100_counter " "Found entity 1: m100_counter" {  } { { "m100_counter.vhd" "" { Text "C:/Users/John/Documents/myFpgaProjects/pong/m100_counter.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1580133860157 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1580133860157 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "timer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file timer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 timer-arch " "Found design unit 1: timer-arch" {  } { { "timer.vhd" "" { Text "C:/Users/John/Documents/myFpgaProjects/pong/timer.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1580133860169 ""} { "Info" "ISGN_ENTITY_NAME" "1 timer " "Found entity 1: timer" {  } { { "timer.vhd" "" { Text "C:/Users/John/Documents/myFpgaProjects/pong/timer.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1580133860169 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1580133860169 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pong_text.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pong_text.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pong_text-arch " "Found design unit 1: pong_text-arch" {  } { { "pong_text.vhd" "" { Text "C:/Users/John/Documents/myFpgaProjects/pong/pong_text.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1580133860179 ""} { "Info" "ISGN_ENTITY_NAME" "1 pong_text " "Found entity 1: pong_text" {  } { { "pong_text.vhd" "" { Text "C:/Users/John/Documents/myFpgaProjects/pong/pong_text.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1580133860179 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1580133860179 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "pong_top_an " "Elaborating entity \"pong_top_an\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1580133860267 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "LEDG pong_top_an.vhd(11) " "VHDL Signal Declaration warning at pong_top_an.vhd(11): used implicit default value for signal \"LEDG\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "pong_top_an.vhd" "" { Text "C:/Users/John/Documents/myFpgaProjects/pong/pong_top_an.vhd" 11 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1580133860267 "|pong_top_an"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "key_code pong_top_an.vhd(36) " "Verilog HDL or VHDL warning at pong_top_an.vhd(36): object \"key_code\" assigned a value but never read" {  } { { "pong_top_an.vhd" "" { Text "C:/Users/John/Documents/myFpgaProjects/pong/pong_top_an.vhd" 36 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1580133860267 "|pong_top_an"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "kb_code kb_code:kb_code_unit A:arch " "Elaborating entity \"kb_code\" using architecture \"A:arch\" for hierarchy \"kb_code:kb_code_unit\"" {  } { { "pong_top_an.vhd" "kb_code_unit" { Text "C:/Users/John/Documents/myFpgaProjects/pong/pong_top_an.vhd" 38 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580133860300 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "key_code kb_code.vhd(10) " "VHDL Signal Declaration warning at kb_code.vhd(10): used implicit default value for signal \"key_code\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "kb_code.vhd" "" { Text "C:/Users/John/Documents/myFpgaProjects/pong/kb_code.vhd" 10 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1580133860305 "|pong_top_an|kb_code:kb_code_unit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "ps2_rx kb_code:kb_code_unit\|ps2_rx:ps2_rx_unit A:arch " "Elaborating entity \"ps2_rx\" using architecture \"A:arch\" for hierarchy \"kb_code:kb_code_unit\|ps2_rx:ps2_rx_unit\"" {  } { { "kb_code.vhd" "ps2_rx_unit" { Text "C:/Users/John/Documents/myFpgaProjects/pong/kb_code.vhd" 29 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580133860305 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_sync vga_sync:vga_sync_unit " "Elaborating entity \"vga_sync\" for hierarchy \"vga_sync:vga_sync_unit\"" {  } { { "pong_top_an.vhd" "vga_sync_unit" { Text "C:/Users/John/Documents/myFpgaProjects/pong/pong_top_an.vhd" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580133860310 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pong_text pong_text:text_unit " "Elaborating entity \"pong_text\" for hierarchy \"pong_text:text_unit\"" {  } { { "pong_top_an.vhd" "text_unit" { Text "C:/Users/John/Documents/myFpgaProjects/pong/pong_top_an.vhd" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580133860315 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "font_rom pong_text:text_unit\|font_rom:font_unit " "Elaborating entity \"font_rom\" for hierarchy \"pong_text:text_unit\|font_rom:font_unit\"" {  } { { "pong_text.vhd" "font_unit" { Text "C:/Users/John/Documents/myFpgaProjects/pong/pong_text.vhd" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580133860347 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pong_graph_animate pong_graph_animate:pong_graph_an_unit " "Elaborating entity \"pong_graph_animate\" for hierarchy \"pong_graph_animate:pong_graph_an_unit\"" {  } { { "pong_top_an.vhd" "pong_graph_an_unit" { Text "C:/Users/John/Documents/myFpgaProjects/pong/pong_top_an.vhd" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580133860357 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "timer timer:timer_unit " "Elaborating entity \"timer\" for hierarchy \"timer:timer_unit\"" {  } { { "pong_top_an.vhd" "timer_unit" { Text "C:/Users/John/Documents/myFpgaProjects/pong/pong_top_an.vhd" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580133860362 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "m100_counter m100_counter:counter1_unit " "Elaborating entity \"m100_counter\" for hierarchy \"m100_counter:counter1_unit\"" {  } { { "pong_top_an.vhd" "counter1_unit" { Text "C:/Users/John/Documents/myFpgaProjects/pong/pong_top_an.vhd" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580133860362 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_ROM_INFERRED" "pong_text:text_unit\|font_rom:font_unit\|Mux7_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"pong_text:text_unit\|font_rom:font_unit\|Mux7_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1580133861142 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1580133861142 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 11 " "Parameter WIDTHAD_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1580133861142 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 2048 " "Parameter NUMWORDS_A set to 2048" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1580133861142 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1580133861142 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE AUTO " "Parameter RAM_BLOCK_TYPE set to AUTO" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1580133861142 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE pong.pong_top_an0.rtl.mif " "Parameter INIT_FILE set to pong.pong_top_an0.rtl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1580133861142 ""}  } {  } 0 276031 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1580133861142 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1580133861142 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pong_text:text_unit\|font_rom:font_unit\|altsyncram:Mux7_rtl_0 " "Elaborated megafunction instantiation \"pong_text:text_unit\|font_rom:font_unit\|altsyncram:Mux7_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1580133861272 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pong_text:text_unit\|font_rom:font_unit\|altsyncram:Mux7_rtl_0 " "Instantiated megafunction \"pong_text:text_unit\|font_rom:font_unit\|altsyncram:Mux7_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580133861272 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580133861272 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 11 " "Parameter \"WIDTHAD_A\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580133861272 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 2048 " "Parameter \"NUMWORDS_A\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580133861272 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580133861272 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RAM_BLOCK_TYPE AUTO " "Parameter \"RAM_BLOCK_TYPE\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580133861272 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE pong.pong_top_an0.rtl.mif " "Parameter \"INIT_FILE\" = \"pong.pong_top_an0.rtl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580133861272 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1580133861272 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_8lv.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_8lv.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_8lv " "Found entity 1: altsyncram_8lv" {  } { { "db/altsyncram_8lv.tdf" "" { Text "C:/Users/John/Documents/myFpgaProjects/pong/db/altsyncram_8lv.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1580133861379 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1580133861379 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "pong_graph_animate.vhd" "" { Text "C:/Users/John/Documents/myFpgaProjects/pong/pong_graph_animate.vhd" 78 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1580133861870 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1580133861870 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[0\] GND " "Pin \"LEDG\[0\]\" is stuck at GND" {  } { { "pong_top_an.vhd" "" { Text "C:/Users/John/Documents/myFpgaProjects/pong/pong_top_an.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1580133862457 "|pong_top_an|LEDG[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[1\] GND " "Pin \"LEDG\[1\]\" is stuck at GND" {  } { { "pong_top_an.vhd" "" { Text "C:/Users/John/Documents/myFpgaProjects/pong/pong_top_an.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1580133862457 "|pong_top_an|LEDG[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[2\] GND " "Pin \"LEDG\[2\]\" is stuck at GND" {  } { { "pong_top_an.vhd" "" { Text "C:/Users/John/Documents/myFpgaProjects/pong/pong_top_an.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1580133862457 "|pong_top_an|LEDG[2]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1580133862457 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1580133864582 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1580133864582 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "621 " "Implemented 621 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1580133864779 ""} { "Info" "ICUT_CUT_TM_OPINS" "14 " "Implemented 14 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1580133864779 ""} { "Info" "ICUT_CUT_TM_LCELLS" "595 " "Implemented 595 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1580133864779 ""} { "Info" "ICUT_CUT_TM_RAMS" "8 " "Implemented 8 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1580133864779 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1580133864779 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 8 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4666 " "Peak virtual memory: 4666 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1580133864847 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jan 27 15:04:24 2020 " "Processing ended: Mon Jan 27 15:04:24 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1580133864847 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1580133864847 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1580133864847 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1580133864847 ""}
