# ðŸ“˜ Verilog Design Library â€“ 50 Basic Modules

Welcome to my Verilog design repository! This collection includes *50+ basic digital logic modules, written in **Verilog HDL*, for learning, simulation, and interview preparation.

> ðŸ”§ All designs are structured for clarity, modularity, and reusability â€” tested with simulation.

---

## ðŸ§  About the Project

This repository is a personal initiative to strengthen digital logic and RTL design skills. Each module implements a *fundamental building block* used in FPGA/ASIC workflows.

---

---

## ðŸ“Œ Topics Covered

### ðŸ”¹ Combinational Circuits
- Adders & Subtractors
- Multiplexers / Demultiplexers
- Encoders / Decoders
- Comparators, Logic Gates

### ðŸ”¹ Sequential Circuits
- Latches and Flip-Flops
- Counters and Registers
- FSM Basics

### ðŸ”¹ Extras
- Parameterized Modules
- Bitwise and Shift Operations

---

## ðŸ§ª Simulation

Modules can be simulated using *Icarus Verilog, **ModelSim, or **Vivado*.

### â–¶ To simulate using Icarus Verilog:
```bash
iverilog module.v module_tb.v -o output
vvpÂ output

ðŸš€ How to Use

1. Clone the repository:

git clone https://github.com/Advaithag/VERILOG-BASIC-DESIGNS


2. Browse modules and testbenches.


3. Run simulations or modify for your projects.




---

ðŸ›  Tools Used

Language: Verilog HDL

Simulator: Icarus Verilog / ModelSim

Editor: Visual Studio Code

Version Control:Â GitÂ &Â GitHub
