AMD_CG_SUPPORT_MC_LS,VAR_0
AMD_CG_SUPPORT_MC_MGCG,VAR_1
ATCL2_0_ATC_L2_MISC_CG__ENABLE_MASK,VAR_2
ATCL2_0_ATC_L2_MISC_CG__MEM_LS_ENABLE_MASK,VAR_3
DAGB0_CNTL_MISC2__DISABLE_RDREQ_CG_MASK,VAR_4
DAGB0_CNTL_MISC2__DISABLE_RDRET_CG_MASK,VAR_5
DAGB0_CNTL_MISC2__DISABLE_TLBRD_CG_MASK,VAR_6
DAGB0_CNTL_MISC2__DISABLE_TLBWR_CG_MASK,VAR_7
DAGB0_CNTL_MISC2__DISABLE_WRREQ_CG_MASK,VAR_8
DAGB0_CNTL_MISC2__DISABLE_WRRET_CG_MASK,VAR_9
MMHUB,VAR_10
RREG32_SOC15,FUNC_0
amdgpu_sriov_vf,FUNC_1
mmATCL2_0_ATC_L2_MISC_CG,VAR_11
mmhub_v9_4_get_clockgating,FUNC_2
adev,VAR_12
flags,VAR_13
data,VAR_14
data1,VAR_15
