# do DEMUX8bit16way.do
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:57:26 on Oct 08,2022
# vlog -work work DEMUX8bit16way.vo 
# -- Compiling module DEMUX8bit16way
# 
# Top level modules:
# 	DEMUX8bit16way
# End time: 08:57:26 on Oct 08,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:57:26 on Oct 08,2022
# vlog -work work Waveform.vwf.vt 
# -- Compiling module DEMUX8bit16way_vlg_vec_tst
# 
# Top level modules:
# 	DEMUX8bit16way_vlg_vec_tst
# End time: 08:57:26 on Oct 08,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -novopt -c -t 1ps -L cyclonev_ver -L altera_ver -L altera_mf_ver -L 220model_ver -L sgate_ver -L altera_lnsim_ver work.DEMUX8bit16way_vlg_vec_tst 
# Start time: 08:57:26 on Oct 08,2022
# Loading work.DEMUX8bit16way_vlg_vec_tst
# Loading work.DEMUX8bit16way
# Loading cyclonev_ver.cyclonev_io_obuf
# Loading cyclonev_ver.cyclonev_io_ibuf
# Loading cyclonev_ver.cyclonev_lcell_comb
# after#23
# ** Note: $finish    : Waveform.vwf.vt(76)
#    Time: 1 us  Iteration: 0  Instance: /DEMUX8bit16way_vlg_vec_tst
# End time: 08:57:27 on Oct 08,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
