-- Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
-- Date        : Tue Nov  2 13:46:19 2021
-- Host        : red running 64-bit Ubuntu 18.04.6 LTS
-- Command     : write_vhdl -force -mode funcsim
--               /home/jpnewae/git/bergen/cw310-bergen-board/fpga/board_test/board_test.srcs/sources_1/ip/mig_7series_nosysclock/mig_7series_nosysclock_sim_netlist.vhdl
-- Design      : mig_7series_nosysclock
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7k160tfbg676-2
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity mig_7series_nosysclock_mig_7series_v4_2_arb_select is
  port (
    \col_mux.col_periodic_rd_r\ : out STD_LOGIC;
    col_rd_wr_r : out STD_LOGIC;
    \col_mux.col_size_r\ : out STD_LOGIC;
    mc_aux_out_r_1 : out STD_LOGIC;
    mc_aux_out_r_2 : out STD_LOGIC;
    cke_r : out STD_LOGIC;
    rnk_config_r : out STD_LOGIC;
    DIA : in STD_LOGIC_VECTOR ( 0 to 0 );
    CLK : in STD_LOGIC;
    col_rd_wr : in STD_LOGIC;
    col_size : in STD_LOGIC;
    ddr3_ila_rdpath : in STD_LOGIC_VECTOR ( 0 to 0 );
    cke_r_reg_0 : in STD_LOGIC;
    cke_ns2_out : in STD_LOGIC;
    rnk_config_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of mig_7series_nosysclock_mig_7series_v4_2_arb_select : entity is "mig_7series_v4_2_arb_select";
end mig_7series_nosysclock_mig_7series_v4_2_arb_select;

architecture STRUCTURE of mig_7series_nosysclock_mig_7series_v4_2_arb_select is
  signal \^mc_aux_out_r_1\ : STD_LOGIC;
begin
  mc_aux_out_r_1 <= \^mc_aux_out_r_1\;
cke_r_reg: unisim.vcomponents.FDSE
     port map (
      C => CLK,
      CE => '1',
      D => cke_ns2_out,
      Q => cke_r,
      S => cke_r_reg_0
    );
\col_mux.col_periodic_rd_r_reg\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => DIA(0),
      Q => \col_mux.col_periodic_rd_r\,
      R => '0'
    );
\col_mux.col_rd_wr_r_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => col_rd_wr,
      Q => col_rd_wr_r,
      R => '0'
    );
\col_mux.col_size_r_reg\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => col_size,
      Q => \col_mux.col_size_r\,
      R => '0'
    );
\mc_aux_out_r_1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => ddr3_ila_rdpath(0),
      Q => \^mc_aux_out_r_1\,
      R => '0'
    );
\mc_aux_out_r_2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \^mc_aux_out_r_1\,
      Q => mc_aux_out_r_2,
      R => '0'
    );
\rnk_config_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rnk_config_0,
      Q => rnk_config_r,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity mig_7series_nosysclock_mig_7series_v4_2_bank_common is
  port (
    accept_internal_r : out STD_LOGIC;
    periodic_rd_ack_r_lcl_reg_0 : out STD_LOGIC;
    accept_ns : out STD_LOGIC;
    was_wr : out STD_LOGIC;
    \generate_maint_cmds.insert_maint_r_lcl_reg_0\ : out STD_LOGIC;
    \maint_controller.maint_wip_r_lcl_reg_0\ : out STD_LOGIC;
    \rstdiv0_sync_r1_reg_rep__13\ : out STD_LOGIC;
    periodic_rd_cntr_r_reg_0 : out STD_LOGIC;
    idle_r_lcl_reg : out STD_LOGIC;
    periodic_rd_ack_r_lcl_reg_1 : out STD_LOGIC;
    app_en_r2_reg : out STD_LOGIC;
    app_en_r2_reg_0 : out STD_LOGIC;
    \maint_controller.maint_wip_r_lcl_reg_1\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    accept_internal_r_reg_0 : out STD_LOGIC;
    periodic_rd_insert : out STD_LOGIC;
    idle_r_lcl_reg_0 : out STD_LOGIC;
    app_en_r2_reg_1 : out STD_LOGIC;
    app_en_r2_reg_2 : out STD_LOGIC;
    \maint_controller.maint_hit_busies_r_reg[3]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    p_9_in : in STD_LOGIC;
    CLK : in STD_LOGIC;
    was_wr0 : in STD_LOGIC;
    maint_srx_r : in STD_LOGIC;
    \maint_controller.maint_rdy\ : in STD_LOGIC;
    periodic_rd_cntr_r_reg_1 : in STD_LOGIC;
    periodic_rd_cntr_r_reg_2 : in STD_LOGIC;
    idle_r : in STD_LOGIC_VECTOR ( 3 downto 0 );
    app_en_r2 : in STD_LOGIC;
    q_has_rd_r_reg : in STD_LOGIC;
    rb_hit_busy_r : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \maint_controller.maint_wip_r_lcl_reg_2\ : in STD_LOGIC;
    maint_req_r : in STD_LOGIC;
    \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[5]_0\ : in STD_LOGIC;
    \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[7]_0\ : in STD_LOGIC;
    \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[8]_0\ : in STD_LOGIC;
    \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[3]_0\ : in STD_LOGIC;
    \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[1]_0\ : in STD_LOGIC;
    \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[5]_1\ : in STD_LOGIC;
    maint_zq_r : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[8]_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of mig_7series_nosysclock_mig_7series_v4_2_bank_common : entity is "mig_7series_v4_2_bank_common";
end mig_7series_nosysclock_mig_7series_v4_2_bank_common;

architecture STRUCTURE of mig_7series_nosysclock_mig_7series_v4_2_bank_common is
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^accept_internal_r\ : STD_LOGIC;
  signal \^accept_ns\ : STD_LOGIC;
  signal accept_r_reg_n_0 : STD_LOGIC;
  signal \generate_maint_cmds.insert_maint_ns\ : STD_LOGIC;
  signal \^generate_maint_cmds.insert_maint_r_lcl_reg_0\ : STD_LOGIC;
  signal \maint_controller.maint_rdy_r1\ : STD_LOGIC;
  signal \maint_controller.maint_srx_r1\ : STD_LOGIC;
  signal \maint_controller.maint_wip_r_lcl_i_1_n_0\ : STD_LOGIC;
  signal \maint_controller.maint_wip_r_lcl_i_2_n_0\ : STD_LOGIC;
  signal \^maint_controller.maint_wip_r_lcl_reg_0\ : STD_LOGIC;
  signal periodic_rd_ack_ns : STD_LOGIC;
  signal \^periodic_rd_ack_r_lcl_reg_0\ : STD_LOGIC;
  signal \^periodic_rd_ack_r_lcl_reg_1\ : STD_LOGIC;
  signal periodic_rd_cntr_r_i_1_n_0 : STD_LOGIC;
  signal \^periodic_rd_cntr_r_reg_0\ : STD_LOGIC;
  signal \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_ns\ : STD_LOGIC_VECTOR ( 5 downto 1 );
  signal \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r\ : STD_LOGIC_VECTOR ( 8 downto 1 );
  signal \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[2]_i_1_n_0\ : STD_LOGIC;
  signal \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[4]_i_1_n_0\ : STD_LOGIC;
  signal \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[5]_i_1_n_0\ : STD_LOGIC;
  signal \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[5]_i_3_n_0\ : STD_LOGIC;
  signal \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[5]_i_4_n_0\ : STD_LOGIC;
  signal \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[6]_i_1_n_0\ : STD_LOGIC;
  signal \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[6]_i_2_n_0\ : STD_LOGIC;
  signal \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[6]_i_3_n_0\ : STD_LOGIC;
  signal \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[7]_i_1_n_0\ : STD_LOGIC;
  signal \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[7]_i_2_n_0\ : STD_LOGIC;
  signal \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[8]_i_1_n_0\ : STD_LOGIC;
  signal \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[8]_i_2_n_0\ : STD_LOGIC;
  signal \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[8]_i_4_n_0\ : STD_LOGIC;
  signal \^rstdiv0_sync_r1_reg_rep__13\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of accept_r_i_1 : label is "soft_lutpair540";
  attribute SOFT_HLUTNM of \head_r_lcl_i_2__2\ : label is "soft_lutpair536";
  attribute SOFT_HLUTNM of \maint_controller.maint_rdy_r1_i_2\ : label is "soft_lutpair541";
  attribute SOFT_HLUTNM of \pass_open_bank_r_lcl_i_3__1\ : label is "soft_lutpair537";
  attribute SOFT_HLUTNM of periodic_rd_ack_r_lcl_i_1 : label is "soft_lutpair540";
  attribute SOFT_HLUTNM of periodic_rd_cntr_r_i_1 : label is "soft_lutpair541";
  attribute SOFT_HLUTNM of \q_entry_r[0]_i_4__0\ : label is "soft_lutpair536";
  attribute SOFT_HLUTNM of \q_entry_r[1]_i_3__2\ : label is "soft_lutpair537";
  attribute SOFT_HLUTNM of \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[1]_i_1\ : label is "soft_lutpair539";
  attribute SOFT_HLUTNM of \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[4]_i_1\ : label is "soft_lutpair538";
  attribute SOFT_HLUTNM of \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[5]_i_4\ : label is "soft_lutpair538";
  attribute SOFT_HLUTNM of \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[6]_i_3\ : label is "soft_lutpair539";
begin
  Q(0) <= \^q\(0);
  accept_internal_r <= \^accept_internal_r\;
  accept_ns <= \^accept_ns\;
  \generate_maint_cmds.insert_maint_r_lcl_reg_0\ <= \^generate_maint_cmds.insert_maint_r_lcl_reg_0\;
  \maint_controller.maint_wip_r_lcl_reg_0\ <= \^maint_controller.maint_wip_r_lcl_reg_0\;
  periodic_rd_ack_r_lcl_reg_0 <= \^periodic_rd_ack_r_lcl_reg_0\;
  periodic_rd_ack_r_lcl_reg_1 <= \^periodic_rd_ack_r_lcl_reg_1\;
  periodic_rd_cntr_r_reg_0 <= \^periodic_rd_cntr_r_reg_0\;
  \rstdiv0_sync_r1_reg_rep__13\ <= \^rstdiv0_sync_r1_reg_rep__13\;
accept_internal_r_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => p_9_in,
      Q => \^accept_internal_r\,
      R => '0'
    );
accept_r_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"80AA"
    )
        port map (
      I0 => p_9_in,
      I1 => \^periodic_rd_ack_r_lcl_reg_0\,
      I2 => \^periodic_rd_cntr_r_reg_0\,
      I3 => periodic_rd_cntr_r_reg_2,
      O => \^accept_ns\
    );
accept_r_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \^accept_ns\,
      Q => accept_r_reg_n_0,
      R => '0'
    );
\generate_maint_cmds.insert_maint_r_lcl_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \maint_controller.maint_rdy_r1\,
      I1 => \maint_controller.maint_rdy\,
      I2 => \maint_controller.maint_srx_r1\,
      I3 => maint_srx_r,
      O => \generate_maint_cmds.insert_maint_ns\
    );
\generate_maint_cmds.insert_maint_r_lcl_reg\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \generate_maint_cmds.insert_maint_ns\,
      Q => \^generate_maint_cmds.insert_maint_r_lcl_reg_0\,
      R => '0'
    );
\head_r_lcl_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80010116"
    )
        port map (
      I0 => \^periodic_rd_ack_r_lcl_reg_1\,
      I1 => idle_r(1),
      I2 => idle_r(3),
      I3 => idle_r(2),
      I4 => idle_r(0),
      O => idle_r_lcl_reg_0
    );
idle_r_lcl_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"557F"
    )
        port map (
      I0 => \^accept_internal_r\,
      I1 => q_has_rd_r_reg,
      I2 => app_en_r2,
      I3 => \^periodic_rd_ack_r_lcl_reg_0\,
      O => accept_internal_r_reg_0
    );
\maint_controller.maint_hit_busies_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => D(0),
      Q => \maint_controller.maint_hit_busies_r_reg[3]_0\(0),
      R => '0'
    );
\maint_controller.maint_hit_busies_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => D(1),
      Q => \maint_controller.maint_hit_busies_r_reg[3]_0\(1),
      R => '0'
    );
\maint_controller.maint_hit_busies_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => D(2),
      Q => \maint_controller.maint_hit_busies_r_reg[3]_0\(2),
      R => '0'
    );
\maint_controller.maint_hit_busies_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => D(3),
      Q => \maint_controller.maint_hit_busies_r_reg[3]_0\(3),
      R => '0'
    );
\maint_controller.maint_rdy_r1_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"45"
    )
        port map (
      I0 => \^maint_controller.maint_wip_r_lcl_reg_0\,
      I1 => \^periodic_rd_cntr_r_reg_0\,
      I2 => maint_req_r,
      O => \maint_controller.maint_wip_r_lcl_reg_1\
    );
\maint_controller.maint_rdy_r1_reg\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \maint_controller.maint_rdy\,
      Q => \maint_controller.maint_rdy_r1\,
      R => '0'
    );
\maint_controller.maint_srx_r1_reg\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => maint_srx_r,
      Q => \maint_controller.maint_srx_r1\,
      R => '0'
    );
\maint_controller.maint_wip_r_lcl_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFF7"
    )
        port map (
      I0 => \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r\(1),
      I1 => \^q\(0),
      I2 => \maint_controller.maint_wip_r_lcl_i_2_n_0\,
      I3 => \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r\(6),
      I4 => \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r\(5),
      I5 => \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r\(3),
      O => \maint_controller.maint_wip_r_lcl_i_1_n_0\
    );
\maint_controller.maint_wip_r_lcl_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r\(2),
      I1 => \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r\(7),
      I2 => \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r\(8),
      I3 => \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r\(4),
      O => \maint_controller.maint_wip_r_lcl_i_2_n_0\
    );
\maint_controller.maint_wip_r_lcl_reg\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \maint_controller.maint_wip_r_lcl_i_1_n_0\,
      Q => \^maint_controller.maint_wip_r_lcl_reg_0\,
      R => \^rstdiv0_sync_r1_reg_rep__13\
    );
pass_open_bank_r_lcl_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"007FFFFF"
    )
        port map (
      I0 => app_en_r2,
      I1 => q_has_rd_r_reg,
      I2 => accept_r_reg_n_0,
      I3 => \^periodic_rd_ack_r_lcl_reg_0\,
      I4 => rb_hit_busy_r(1),
      O => app_en_r2_reg_1
    );
\pass_open_bank_r_lcl_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"007FFFFF"
    )
        port map (
      I0 => app_en_r2,
      I1 => q_has_rd_r_reg,
      I2 => accept_r_reg_n_0,
      I3 => \^periodic_rd_ack_r_lcl_reg_0\,
      I4 => rb_hit_busy_r(0),
      O => app_en_r2_reg_2
    );
\pass_open_bank_r_lcl_i_3__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"007FFFFF"
    )
        port map (
      I0 => app_en_r2,
      I1 => q_has_rd_r_reg,
      I2 => accept_r_reg_n_0,
      I3 => \^periodic_rd_ack_r_lcl_reg_0\,
      I4 => rb_hit_busy_r(3),
      O => app_en_r2_reg
    );
\pass_open_bank_r_lcl_i_3__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"007FFFFF"
    )
        port map (
      I0 => app_en_r2,
      I1 => q_has_rd_r_reg,
      I2 => accept_r_reg_n_0,
      I3 => \^periodic_rd_ack_r_lcl_reg_0\,
      I4 => rb_hit_busy_r(2),
      O => app_en_r2_reg_0
    );
periodic_rd_ack_r_lcl_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => \^periodic_rd_ack_r_lcl_reg_0\,
      I1 => \^periodic_rd_cntr_r_reg_0\,
      I2 => periodic_rd_cntr_r_reg_2,
      I3 => p_9_in,
      O => periodic_rd_ack_ns
    );
periodic_rd_ack_r_lcl_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => periodic_rd_ack_ns,
      Q => \^periodic_rd_ack_r_lcl_reg_0\,
      R => '0'
    );
periodic_rd_cntr_r_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => periodic_rd_cntr_r_reg_2,
      I1 => \^periodic_rd_ack_r_lcl_reg_0\,
      I2 => \^periodic_rd_cntr_r_reg_0\,
      O => periodic_rd_cntr_r_i_1_n_0
    );
periodic_rd_cntr_r_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => periodic_rd_cntr_r_i_1_n_0,
      Q => \^periodic_rd_cntr_r_reg_0\,
      R => periodic_rd_cntr_r_reg_1
    );
\q_entry_r[0]_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69969669"
    )
        port map (
      I0 => \^periodic_rd_ack_r_lcl_reg_1\,
      I1 => idle_r(2),
      I2 => idle_r(3),
      I3 => idle_r(1),
      I4 => idle_r(0),
      O => idle_r_lcl_reg
    );
\q_entry_r[1]_i_3__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1555"
    )
        port map (
      I0 => \^periodic_rd_ack_r_lcl_reg_0\,
      I1 => accept_r_reg_n_0,
      I2 => q_has_rd_r_reg,
      I3 => app_en_r2,
      O => \^periodic_rd_ack_r_lcl_reg_1\
    );
req_periodic_rd_r_lcl_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => periodic_rd_cntr_r_reg_2,
      I1 => \^periodic_rd_cntr_r_reg_0\,
      I2 => \^periodic_rd_ack_r_lcl_reg_0\,
      O => periodic_rd_insert
    );
\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAEB"
    )
        port map (
      I0 => \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[1]_0\,
      I1 => \^q\(0),
      I2 => \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r\(1),
      I3 => \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[5]_0\,
      I4 => \^generate_maint_cmds.insert_maint_r_lcl_reg_0\,
      O => \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_ns\(1)
    );
\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10101001"
    )
        port map (
      I0 => \^generate_maint_cmds.insert_maint_r_lcl_reg_0\,
      I1 => \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[7]_0\,
      I2 => \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r\(2),
      I3 => \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r\(1),
      I4 => \^q\(0),
      O => \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[2]_i_1_n_0\
    );
\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFAAA90000"
    )
        port map (
      I0 => \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r\(3),
      I1 => \^q\(0),
      I2 => \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r\(1),
      I3 => \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r\(2),
      I4 => \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[3]_0\,
      I5 => \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[1]_0\,
      O => \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_ns\(3)
    );
\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAA9"
    )
        port map (
      I0 => \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r\(4),
      I1 => \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r\(2),
      I2 => \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r\(1),
      I3 => \^q\(0),
      I4 => \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r\(3),
      O => \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[4]_i_1_n_0\
    );
\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFD"
    )
        port map (
      I0 => \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[5]_i_3_n_0\,
      I1 => \^q\(0),
      I2 => \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r\(1),
      I3 => \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[5]_0\,
      I4 => \^generate_maint_cmds.insert_maint_r_lcl_reg_0\,
      O => \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[5]_i_1_n_0\
    );
\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FF990F99"
    )
        port map (
      I0 => \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r\(5),
      I1 => \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[5]_i_4_n_0\,
      I2 => \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[5]_1\,
      I3 => \^generate_maint_cmds.insert_maint_r_lcl_reg_0\,
      I4 => maint_zq_r,
      I5 => \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[5]_0\,
      O => \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_ns\(5)
    );
\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[5]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r\(3),
      I1 => \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r\(5),
      I2 => \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r\(6),
      I3 => \maint_controller.maint_wip_r_lcl_i_2_n_0\,
      O => \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[5]_i_3_n_0\
    );
\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[5]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r\(4),
      I1 => \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r\(2),
      I2 => \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r\(1),
      I3 => \^q\(0),
      I4 => \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r\(3),
      O => \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[5]_i_4_n_0\
    );
\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[5]_i_1_n_0\,
      I1 => \^generate_maint_cmds.insert_maint_r_lcl_reg_0\,
      I2 => \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[5]_0\,
      O => \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[6]_i_1_n_0\
    );
\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAA9"
    )
        port map (
      I0 => \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r\(6),
      I1 => \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r\(4),
      I2 => \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r\(2),
      I3 => \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[6]_i_3_n_0\,
      I4 => \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r\(3),
      I5 => \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r\(5),
      O => \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[6]_i_2_n_0\
    );
\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[6]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^q\(0),
      I1 => \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r\(1),
      O => \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[6]_i_3_n_0\
    );
\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10101001"
    )
        port map (
      I0 => \^generate_maint_cmds.insert_maint_r_lcl_reg_0\,
      I1 => \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[7]_0\,
      I2 => \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r\(7),
      I3 => \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[7]_i_2_n_0\,
      I4 => \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r\(6),
      O => \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[7]_i_1_n_0\
    );
\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r\(5),
      I1 => \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r\(3),
      I2 => \^q\(0),
      I3 => \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r\(1),
      I4 => \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r\(2),
      I5 => \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r\(4),
      O => \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[7]_i_2_n_0\
    );
\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0ACA"
    )
        port map (
      I0 => \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r\(8),
      I1 => \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[8]_i_2_n_0\,
      I2 => \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[5]_i_1_n_0\,
      I3 => \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[8]_1\,
      O => \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[8]_i_1_n_0\
    );
\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F202F202F20202F"
    )
        port map (
      I0 => maint_srx_r,
      I1 => \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[8]_0\,
      I2 => \^generate_maint_cmds.insert_maint_r_lcl_reg_0\,
      I3 => \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r\(8),
      I4 => \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[8]_i_4_n_0\,
      I5 => \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r\(7),
      O => \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[8]_i_2_n_0\
    );
\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[8]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r\(6),
      I1 => \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r\(4),
      I2 => \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r\(2),
      I3 => \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[6]_i_3_n_0\,
      I4 => \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r\(3),
      I5 => \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r\(5),
      O => \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[8]_i_4_n_0\
    );
\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[5]_i_1_n_0\,
      D => \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[0]_0\(0),
      Q => \^q\(0),
      R => '0'
    );
\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[5]_i_1_n_0\,
      D => \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_ns\(1),
      Q => \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r\(1),
      R => '0'
    );
\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[5]_i_1_n_0\,
      D => \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[2]_i_1_n_0\,
      Q => \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r\(2),
      R => '0'
    );
\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[5]_i_1_n_0\,
      D => \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_ns\(3),
      Q => \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r\(3),
      R => '0'
    );
\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[5]_i_1_n_0\,
      D => \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[4]_i_1_n_0\,
      Q => \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r\(4),
      R => \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[6]_i_1_n_0\
    );
\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[5]_i_1_n_0\,
      D => \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_ns\(5),
      Q => \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r\(5),
      R => '0'
    );
\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[5]_i_1_n_0\,
      D => \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[6]_i_2_n_0\,
      Q => \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r\(6),
      R => \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[6]_i_1_n_0\
    );
\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[5]_i_1_n_0\,
      D => \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[7]_i_1_n_0\,
      Q => \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r\(7),
      R => '0'
    );
\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[8]_i_1_n_0\,
      Q => \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r\(8),
      R => '0'
    );
\wait_for_maint_r_lcl_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAFB"
    )
        port map (
      I0 => \maint_controller.maint_wip_r_lcl_reg_2\,
      I1 => maint_req_r,
      I2 => \^periodic_rd_cntr_r_reg_0\,
      I3 => \^maint_controller.maint_wip_r_lcl_reg_0\,
      O => \^rstdiv0_sync_r1_reg_rep__13\
    );
was_wr_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => was_wr0,
      Q => was_wr,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity mig_7series_nosysclock_mig_7series_v4_2_bank_compare is
  port (
    req_periodic_rd_r : out STD_LOGIC_VECTOR ( 0 to 0 );
    rd_wr_r_lcl_reg_0 : out STD_LOGIC;
    req_wr_r : out STD_LOGIC_VECTOR ( 0 to 0 );
    req_priority_r : out STD_LOGIC;
    rb_hit_busy_r_reg_0 : out STD_LOGIC;
    row_hit_r : out STD_LOGIC;
    pass_open_bank_r_lcl_reg : out STD_LOGIC;
    req_wr_r_lcl_reg_0 : out STD_LOGIC;
    set_order_q : out STD_LOGIC;
    bm_end : out STD_LOGIC_VECTOR ( 0 to 0 );
    rd_wr_r_lcl_reg_1 : out STD_LOGIC;
    rd_wr_r_lcl_reg_2 : out STD_LOGIC;
    start_wtp_timer0 : out STD_LOGIC;
    \req_row_r_lcl_reg[15]_0\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    rb_hit_busy_r_reg_1 : out STD_LOGIC;
    \req_data_buf_addr_r_reg[3]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    req_bank_r : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \req_col_r_reg[9]_0\ : out STD_LOGIC_VECTOR ( 9 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    periodic_rd_insert : in STD_LOGIC;
    CLK : in STD_LOGIC;
    req_wr_r_lcl0 : in STD_LOGIC;
    hi_priority : in STD_LOGIC;
    rb_hit_busy_r_reg_2 : in STD_LOGIC;
    row_hit_r_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    pass_open_bank_r : in STD_LOGIC;
    pass_open_bank_r_lcl_reg_0 : in STD_LOGIC;
    tail_r : in STD_LOGIC;
    pre_wait_r : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rd_wr_r_lcl_reg_3 : in STD_LOGIC;
    rd_wr_r_lcl_reg_4 : in STD_LOGIC;
    \order_q_r_reg[1]\ : in STD_LOGIC;
    pre_bm_end_r : in STD_LOGIC;
    pass_open_bank_r_lcl_reg_1 : in STD_LOGIC;
    rd_wr_r : in STD_LOGIC_VECTOR ( 0 to 0 );
    req_bank_rdy_r_i_2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    maint_req_r : in STD_LOGIC;
    pass_open_bank_r_lcl_reg_2 : in STD_LOGIC;
    pass_open_bank_r_lcl_reg_3 : in STD_LOGIC;
    pass_open_bank_r_lcl_reg_4 : in STD_LOGIC;
    pass_open_bank_r_lcl_reg_5 : in STD_LOGIC;
    row : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \head_r_lcl_i_3__2\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \req_data_buf_addr_r_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \req_data_buf_addr_r_reg[3]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    bank : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \req_col_r_reg[9]_1\ : in STD_LOGIC_VECTOR ( 9 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of mig_7series_nosysclock_mig_7series_v4_2_bank_compare : entity is "mig_7series_v4_2_bank_compare";
end mig_7series_nosysclock_mig_7series_v4_2_bank_compare;

architecture STRUCTURE of mig_7series_nosysclock_mig_7series_v4_2_bank_compare is
  signal pass_open_bank_r_lcl_i_4_n_0 : STD_LOGIC;
  signal \^rb_hit_busy_r_reg_0\ : STD_LOGIC;
  signal rd_wr_ns : STD_LOGIC;
  signal \^rd_wr_r_lcl_reg_0\ : STD_LOGIC;
  signal \^req_row_r_lcl_reg[15]_0\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^req_wr_r\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^req_wr_r_lcl_reg_0\ : STD_LOGIC;
  signal row_hit_ns : STD_LOGIC;
  signal \row_hit_ns_carry__0_i_2__2_n_0\ : STD_LOGIC;
  signal \row_hit_ns_carry__0_n_3\ : STD_LOGIC;
  signal \row_hit_ns_carry_i_1__2_n_0\ : STD_LOGIC;
  signal \row_hit_ns_carry_i_2__2_n_0\ : STD_LOGIC;
  signal \row_hit_ns_carry_i_3__2_n_0\ : STD_LOGIC;
  signal \row_hit_ns_carry_i_4__2_n_0\ : STD_LOGIC;
  signal row_hit_ns_carry_n_0 : STD_LOGIC;
  signal row_hit_ns_carry_n_1 : STD_LOGIC;
  signal row_hit_ns_carry_n_2 : STD_LOGIC;
  signal row_hit_ns_carry_n_3 : STD_LOGIC;
  signal \^row_hit_r\ : STD_LOGIC;
  signal NLW_row_hit_ns_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_row_hit_ns_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_row_hit_ns_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \bm_end_r1_i_1__0\ : label is "soft_lutpair529";
  attribute SOFT_HLUTNM of \ras_timer_zero_r_i_3__1\ : label is "soft_lutpair529";
  attribute SOFT_HLUTNM of \rd_wr_r_lcl_i_1__1\ : label is "soft_lutpair530";
  attribute SOFT_HLUTNM of \wr_this_rank_r[0]_i_1__2\ : label is "soft_lutpair530";
begin
  rb_hit_busy_r_reg_0 <= \^rb_hit_busy_r_reg_0\;
  rd_wr_r_lcl_reg_0 <= \^rd_wr_r_lcl_reg_0\;
  \req_row_r_lcl_reg[15]_0\(15 downto 0) <= \^req_row_r_lcl_reg[15]_0\(15 downto 0);
  req_wr_r(0) <= \^req_wr_r\(0);
  req_wr_r_lcl_reg_0 <= \^req_wr_r_lcl_reg_0\;
  row_hit_r <= \^row_hit_r\;
\bm_end_r1_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF7000"
    )
        port map (
      I0 => \^req_wr_r\(0),
      I1 => \^rd_wr_r_lcl_reg_0\,
      I2 => pass_open_bank_r,
      I3 => Q(1),
      I4 => pre_bm_end_r,
      O => bm_end(0)
    );
head_r_lcl_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8117"
    )
        port map (
      I0 => \^rb_hit_busy_r_reg_0\,
      I1 => \head_r_lcl_i_3__2\(2),
      I2 => \head_r_lcl_i_3__2\(1),
      I3 => \head_r_lcl_i_3__2\(0),
      O => rb_hit_busy_r_reg_1
    );
\order_q_r[1]_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^req_wr_r\(0),
      I1 => \order_q_r_reg[1]\,
      O => set_order_q
    );
\pass_open_bank_r_lcl_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888A8888888888"
    )
        port map (
      I0 => \^req_wr_r_lcl_reg_0\,
      I1 => pass_open_bank_r,
      I2 => pass_open_bank_r_lcl_reg_0,
      I3 => tail_r,
      I4 => pre_wait_r,
      I5 => pass_open_bank_r_lcl_i_4_n_0,
      O => pass_open_bank_r_lcl_reg
    );
pass_open_bank_r_lcl_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008FFF"
    )
        port map (
      I0 => \^req_wr_r\(0),
      I1 => \^rd_wr_r_lcl_reg_0\,
      I2 => pass_open_bank_r,
      I3 => Q(1),
      I4 => pre_bm_end_r,
      I5 => pass_open_bank_r_lcl_reg_1,
      O => \^req_wr_r_lcl_reg_0\
    );
pass_open_bank_r_lcl_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAA00A2"
    )
        port map (
      I0 => \^row_hit_r\,
      I1 => maint_req_r,
      I2 => pass_open_bank_r_lcl_reg_2,
      I3 => pass_open_bank_r_lcl_reg_3,
      I4 => pass_open_bank_r_lcl_reg_4,
      I5 => pass_open_bank_r_lcl_reg_5,
      O => pass_open_bank_r_lcl_i_4_n_0
    );
\ras_timer_zero_r_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^rd_wr_r_lcl_reg_0\,
      I1 => Q(1),
      O => rd_wr_r_lcl_reg_2
    );
rb_hit_busy_r_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rb_hit_busy_r_reg_2,
      Q => \^rb_hit_busy_r_reg_0\,
      R => '0'
    );
\rd_wr_r_lcl_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \^rd_wr_r_lcl_reg_0\,
      I1 => Q(1),
      I2 => rd_wr_r_lcl_reg_3,
      I3 => rd_wr_r_lcl_reg_4,
      O => rd_wr_ns
    );
rd_wr_r_lcl_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rd_wr_ns,
      Q => \^rd_wr_r_lcl_reg_0\,
      R => '0'
    );
\req_bank_r_lcl_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => E(0),
      D => bank(0),
      Q => req_bank_r(0),
      R => '0'
    );
\req_bank_r_lcl_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => E(0),
      D => bank(1),
      Q => req_bank_r(1),
      R => '0'
    );
\req_bank_r_lcl_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => E(0),
      D => bank(2),
      Q => req_bank_r(2),
      R => '0'
    );
req_bank_rdy_r_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"40FF404040404040"
    )
        port map (
      I0 => \^rd_wr_r_lcl_reg_0\,
      I1 => Q(1),
      I2 => \^req_wr_r\(0),
      I3 => rd_wr_r(0),
      I4 => Q(0),
      I5 => req_bank_rdy_r_i_2(0),
      O => rd_wr_r_lcl_reg_1
    );
\req_col_r_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => E(0),
      D => \req_col_r_reg[9]_1\(0),
      Q => \req_col_r_reg[9]_0\(0),
      R => '0'
    );
\req_col_r_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => E(0),
      D => \req_col_r_reg[9]_1\(1),
      Q => \req_col_r_reg[9]_0\(1),
      R => '0'
    );
\req_col_r_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => E(0),
      D => \req_col_r_reg[9]_1\(2),
      Q => \req_col_r_reg[9]_0\(2),
      R => '0'
    );
\req_col_r_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => E(0),
      D => \req_col_r_reg[9]_1\(3),
      Q => \req_col_r_reg[9]_0\(3),
      R => '0'
    );
\req_col_r_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => E(0),
      D => \req_col_r_reg[9]_1\(4),
      Q => \req_col_r_reg[9]_0\(4),
      R => '0'
    );
\req_col_r_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => E(0),
      D => \req_col_r_reg[9]_1\(5),
      Q => \req_col_r_reg[9]_0\(5),
      R => '0'
    );
\req_col_r_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => E(0),
      D => \req_col_r_reg[9]_1\(6),
      Q => \req_col_r_reg[9]_0\(6),
      R => '0'
    );
\req_col_r_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => E(0),
      D => \req_col_r_reg[9]_1\(7),
      Q => \req_col_r_reg[9]_0\(7),
      R => '0'
    );
\req_col_r_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => E(0),
      D => \req_col_r_reg[9]_1\(8),
      Q => \req_col_r_reg[9]_0\(8),
      R => '0'
    );
\req_col_r_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => E(0),
      D => \req_col_r_reg[9]_1\(9),
      Q => \req_col_r_reg[9]_0\(9),
      R => '0'
    );
\req_data_buf_addr_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \req_data_buf_addr_r_reg[0]_0\(0),
      D => \req_data_buf_addr_r_reg[3]_1\(0),
      Q => \req_data_buf_addr_r_reg[3]_0\(0),
      R => '0'
    );
\req_data_buf_addr_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \req_data_buf_addr_r_reg[0]_0\(0),
      D => \req_data_buf_addr_r_reg[3]_1\(1),
      Q => \req_data_buf_addr_r_reg[3]_0\(1),
      R => '0'
    );
\req_data_buf_addr_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \req_data_buf_addr_r_reg[0]_0\(0),
      D => \req_data_buf_addr_r_reg[3]_1\(2),
      Q => \req_data_buf_addr_r_reg[3]_0\(2),
      R => '0'
    );
\req_data_buf_addr_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \req_data_buf_addr_r_reg[0]_0\(0),
      D => \req_data_buf_addr_r_reg[3]_1\(3),
      Q => \req_data_buf_addr_r_reg[3]_0\(3),
      R => '0'
    );
req_periodic_rd_r_lcl_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => E(0),
      D => periodic_rd_insert,
      Q => req_periodic_rd_r(0),
      R => '0'
    );
req_priority_r_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => E(0),
      D => hi_priority,
      Q => req_priority_r,
      R => '0'
    );
\req_row_r_lcl_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => E(0),
      D => row(0),
      Q => \^req_row_r_lcl_reg[15]_0\(0),
      R => '0'
    );
\req_row_r_lcl_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => E(0),
      D => row(10),
      Q => \^req_row_r_lcl_reg[15]_0\(10),
      R => '0'
    );
\req_row_r_lcl_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => E(0),
      D => row(11),
      Q => \^req_row_r_lcl_reg[15]_0\(11),
      R => '0'
    );
\req_row_r_lcl_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => E(0),
      D => row(12),
      Q => \^req_row_r_lcl_reg[15]_0\(12),
      R => '0'
    );
\req_row_r_lcl_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => E(0),
      D => row(13),
      Q => \^req_row_r_lcl_reg[15]_0\(13),
      R => '0'
    );
\req_row_r_lcl_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => E(0),
      D => row(14),
      Q => \^req_row_r_lcl_reg[15]_0\(14),
      R => '0'
    );
\req_row_r_lcl_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => E(0),
      D => row(15),
      Q => \^req_row_r_lcl_reg[15]_0\(15),
      R => '0'
    );
\req_row_r_lcl_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => E(0),
      D => row(1),
      Q => \^req_row_r_lcl_reg[15]_0\(1),
      R => '0'
    );
\req_row_r_lcl_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => E(0),
      D => row(2),
      Q => \^req_row_r_lcl_reg[15]_0\(2),
      R => '0'
    );
\req_row_r_lcl_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => E(0),
      D => row(3),
      Q => \^req_row_r_lcl_reg[15]_0\(3),
      R => '0'
    );
\req_row_r_lcl_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => E(0),
      D => row(4),
      Q => \^req_row_r_lcl_reg[15]_0\(4),
      R => '0'
    );
\req_row_r_lcl_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => E(0),
      D => row(5),
      Q => \^req_row_r_lcl_reg[15]_0\(5),
      R => '0'
    );
\req_row_r_lcl_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => E(0),
      D => row(6),
      Q => \^req_row_r_lcl_reg[15]_0\(6),
      R => '0'
    );
\req_row_r_lcl_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => E(0),
      D => row(7),
      Q => \^req_row_r_lcl_reg[15]_0\(7),
      R => '0'
    );
\req_row_r_lcl_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => E(0),
      D => row(8),
      Q => \^req_row_r_lcl_reg[15]_0\(8),
      R => '0'
    );
\req_row_r_lcl_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => E(0),
      D => row(9),
      Q => \^req_row_r_lcl_reg[15]_0\(9),
      R => '0'
    );
req_wr_r_lcl_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => E(0),
      D => req_wr_r_lcl0,
      Q => \^req_wr_r\(0),
      R => '0'
    );
row_hit_ns_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => row_hit_ns_carry_n_0,
      CO(2) => row_hit_ns_carry_n_1,
      CO(1) => row_hit_ns_carry_n_2,
      CO(0) => row_hit_ns_carry_n_3,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_row_hit_ns_carry_O_UNCONNECTED(3 downto 0),
      S(3) => \row_hit_ns_carry_i_1__2_n_0\,
      S(2) => \row_hit_ns_carry_i_2__2_n_0\,
      S(1) => \row_hit_ns_carry_i_3__2_n_0\,
      S(0) => \row_hit_ns_carry_i_4__2_n_0\
    );
\row_hit_ns_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => row_hit_ns_carry_n_0,
      CO(3 downto 2) => \NLW_row_hit_ns_carry__0_CO_UNCONNECTED\(3 downto 2),
      CO(1) => row_hit_ns,
      CO(0) => \row_hit_ns_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_row_hit_ns_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => row_hit_r_reg_0(0),
      S(0) => \row_hit_ns_carry__0_i_2__2_n_0\
    );
\row_hit_ns_carry__0_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^req_row_r_lcl_reg[15]_0\(14),
      I1 => row(14),
      I2 => row(12),
      I3 => \^req_row_r_lcl_reg[15]_0\(12),
      I4 => row(13),
      I5 => \^req_row_r_lcl_reg[15]_0\(13),
      O => \row_hit_ns_carry__0_i_2__2_n_0\
    );
\row_hit_ns_carry_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^req_row_r_lcl_reg[15]_0\(11),
      I1 => row(11),
      I2 => row(10),
      I3 => \^req_row_r_lcl_reg[15]_0\(10),
      I4 => row(9),
      I5 => \^req_row_r_lcl_reg[15]_0\(9),
      O => \row_hit_ns_carry_i_1__2_n_0\
    );
\row_hit_ns_carry_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^req_row_r_lcl_reg[15]_0\(8),
      I1 => row(8),
      I2 => row(7),
      I3 => \^req_row_r_lcl_reg[15]_0\(7),
      I4 => row(6),
      I5 => \^req_row_r_lcl_reg[15]_0\(6),
      O => \row_hit_ns_carry_i_2__2_n_0\
    );
\row_hit_ns_carry_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^req_row_r_lcl_reg[15]_0\(5),
      I1 => row(5),
      I2 => row(3),
      I3 => \^req_row_r_lcl_reg[15]_0\(3),
      I4 => row(4),
      I5 => \^req_row_r_lcl_reg[15]_0\(4),
      O => \row_hit_ns_carry_i_3__2_n_0\
    );
\row_hit_ns_carry_i_4__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^req_row_r_lcl_reg[15]_0\(2),
      I1 => row(2),
      I2 => row(0),
      I3 => \^req_row_r_lcl_reg[15]_0\(0),
      I4 => row(1),
      I5 => \^req_row_r_lcl_reg[15]_0\(1),
      O => \row_hit_ns_carry_i_4__2_n_0\
    );
row_hit_r_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => row_hit_ns,
      Q => \^row_hit_r\,
      R => '0'
    );
\wr_this_rank_r[0]_i_1__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^rd_wr_r_lcl_reg_0\,
      O => start_wtp_timer0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity mig_7series_nosysclock_mig_7series_v4_2_bank_compare_0 is
  port (
    req_periodic_rd_r : out STD_LOGIC_VECTOR ( 0 to 0 );
    rd_wr_r_lcl_reg_0 : out STD_LOGIC;
    req_wr_r_lcl_reg_0 : out STD_LOGIC;
    req_priority_r : out STD_LOGIC;
    rb_hit_busy_r_reg_0 : out STD_LOGIC;
    row_hit_r : out STD_LOGIC;
    pass_open_bank_r_lcl_reg : out STD_LOGIC;
    \rstdiv0_sync_r1_reg_rep__13\ : out STD_LOGIC;
    set_order_q : out STD_LOGIC;
    rd_wr_r_lcl_reg_1 : out STD_LOGIC;
    start_wtp_timer0 : out STD_LOGIC;
    \req_row_r_lcl_reg[15]_0\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \req_data_buf_addr_r_reg[3]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    req_bank_r : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \req_col_r_reg[9]_0\ : out STD_LOGIC_VECTOR ( 9 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    periodic_rd_insert : in STD_LOGIC;
    CLK : in STD_LOGIC;
    req_wr_r_lcl0 : in STD_LOGIC;
    hi_priority : in STD_LOGIC;
    rb_hit_busy_r_reg_1 : in STD_LOGIC;
    row_hit_r_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    pass_open_bank_r : in STD_LOGIC;
    pass_open_bank_r_lcl_reg_0 : in STD_LOGIC;
    tail_r : in STD_LOGIC;
    pre_wait_r : in STD_LOGIC;
    pass_open_bank_r_lcl_reg_1 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    pre_bm_end_r : in STD_LOGIC;
    rd_wr_r_lcl_reg_2 : in STD_LOGIC;
    rd_wr_r_lcl_reg_3 : in STD_LOGIC;
    \order_q_r_reg[1]\ : in STD_LOGIC;
    maint_req_r : in STD_LOGIC;
    pass_open_bank_r_lcl_reg_2 : in STD_LOGIC;
    pass_open_bank_r_lcl_reg_3 : in STD_LOGIC;
    pass_open_bank_r_lcl_reg_4 : in STD_LOGIC;
    pass_open_bank_r_lcl_reg_5 : in STD_LOGIC;
    row : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \req_data_buf_addr_r_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \req_data_buf_addr_r_reg[3]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    bank : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \req_col_r_reg[9]_1\ : in STD_LOGIC_VECTOR ( 9 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of mig_7series_nosysclock_mig_7series_v4_2_bank_compare_0 : entity is "mig_7series_v4_2_bank_compare";
end mig_7series_nosysclock_mig_7series_v4_2_bank_compare_0;

architecture STRUCTURE of mig_7series_nosysclock_mig_7series_v4_2_bank_compare_0 is
  signal \pass_open_bank_r_lcl_i_4__0_n_0\ : STD_LOGIC;
  signal rd_wr_ns : STD_LOGIC;
  signal \^rd_wr_r_lcl_reg_0\ : STD_LOGIC;
  signal \^req_row_r_lcl_reg[15]_0\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^req_wr_r_lcl_reg_0\ : STD_LOGIC;
  signal row_hit_ns : STD_LOGIC;
  signal \row_hit_ns_carry__0_i_2__1_n_0\ : STD_LOGIC;
  signal \row_hit_ns_carry__0_n_3\ : STD_LOGIC;
  signal \row_hit_ns_carry_i_1__1_n_0\ : STD_LOGIC;
  signal \row_hit_ns_carry_i_2__1_n_0\ : STD_LOGIC;
  signal \row_hit_ns_carry_i_3__1_n_0\ : STD_LOGIC;
  signal \row_hit_ns_carry_i_4__1_n_0\ : STD_LOGIC;
  signal row_hit_ns_carry_n_0 : STD_LOGIC;
  signal row_hit_ns_carry_n_1 : STD_LOGIC;
  signal row_hit_ns_carry_n_2 : STD_LOGIC;
  signal row_hit_ns_carry_n_3 : STD_LOGIC;
  signal \^row_hit_r\ : STD_LOGIC;
  signal \^rstdiv0_sync_r1_reg_rep__13\ : STD_LOGIC;
  signal NLW_row_hit_ns_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_row_hit_ns_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_row_hit_ns_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ras_timer_zero_r_i_3__0\ : label is "soft_lutpair522";
  attribute SOFT_HLUTNM of \rd_wr_r_lcl_i_1__0\ : label is "soft_lutpair522";
begin
  rd_wr_r_lcl_reg_0 <= \^rd_wr_r_lcl_reg_0\;
  \req_row_r_lcl_reg[15]_0\(15 downto 0) <= \^req_row_r_lcl_reg[15]_0\(15 downto 0);
  req_wr_r_lcl_reg_0 <= \^req_wr_r_lcl_reg_0\;
  row_hit_r <= \^row_hit_r\;
  \rstdiv0_sync_r1_reg_rep__13\ <= \^rstdiv0_sync_r1_reg_rep__13\;
\order_q_r[1]_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^req_wr_r_lcl_reg_0\,
      I1 => \order_q_r_reg[1]\,
      O => set_order_q
    );
\pass_open_bank_r_lcl_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888A8888888888"
    )
        port map (
      I0 => \^rstdiv0_sync_r1_reg_rep__13\,
      I1 => pass_open_bank_r,
      I2 => pass_open_bank_r_lcl_reg_0,
      I3 => tail_r,
      I4 => pre_wait_r,
      I5 => \pass_open_bank_r_lcl_i_4__0_n_0\,
      O => pass_open_bank_r_lcl_reg
    );
\pass_open_bank_r_lcl_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000040555555"
    )
        port map (
      I0 => pass_open_bank_r_lcl_reg_1,
      I1 => \^req_wr_r_lcl_reg_0\,
      I2 => \^rd_wr_r_lcl_reg_0\,
      I3 => pass_open_bank_r,
      I4 => Q(0),
      I5 => pre_bm_end_r,
      O => \^rstdiv0_sync_r1_reg_rep__13\
    );
\pass_open_bank_r_lcl_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAA00A2"
    )
        port map (
      I0 => \^row_hit_r\,
      I1 => maint_req_r,
      I2 => pass_open_bank_r_lcl_reg_2,
      I3 => pass_open_bank_r_lcl_reg_3,
      I4 => pass_open_bank_r_lcl_reg_4,
      I5 => pass_open_bank_r_lcl_reg_5,
      O => \pass_open_bank_r_lcl_i_4__0_n_0\
    );
\ras_timer_zero_r_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^rd_wr_r_lcl_reg_0\,
      I1 => Q(0),
      O => rd_wr_r_lcl_reg_1
    );
rb_hit_busy_r_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rb_hit_busy_r_reg_1,
      Q => rb_hit_busy_r_reg_0,
      R => '0'
    );
\rd_wr_r_lcl_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \^rd_wr_r_lcl_reg_0\,
      I1 => Q(0),
      I2 => rd_wr_r_lcl_reg_2,
      I3 => rd_wr_r_lcl_reg_3,
      O => rd_wr_ns
    );
rd_wr_r_lcl_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rd_wr_ns,
      Q => \^rd_wr_r_lcl_reg_0\,
      R => '0'
    );
\req_bank_r_lcl_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => E(0),
      D => bank(0),
      Q => req_bank_r(0),
      R => '0'
    );
\req_bank_r_lcl_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => E(0),
      D => bank(1),
      Q => req_bank_r(1),
      R => '0'
    );
\req_bank_r_lcl_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => E(0),
      D => bank(2),
      Q => req_bank_r(2),
      R => '0'
    );
\req_col_r_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => E(0),
      D => \req_col_r_reg[9]_1\(0),
      Q => \req_col_r_reg[9]_0\(0),
      R => '0'
    );
\req_col_r_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => E(0),
      D => \req_col_r_reg[9]_1\(1),
      Q => \req_col_r_reg[9]_0\(1),
      R => '0'
    );
\req_col_r_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => E(0),
      D => \req_col_r_reg[9]_1\(2),
      Q => \req_col_r_reg[9]_0\(2),
      R => '0'
    );
\req_col_r_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => E(0),
      D => \req_col_r_reg[9]_1\(3),
      Q => \req_col_r_reg[9]_0\(3),
      R => '0'
    );
\req_col_r_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => E(0),
      D => \req_col_r_reg[9]_1\(4),
      Q => \req_col_r_reg[9]_0\(4),
      R => '0'
    );
\req_col_r_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => E(0),
      D => \req_col_r_reg[9]_1\(5),
      Q => \req_col_r_reg[9]_0\(5),
      R => '0'
    );
\req_col_r_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => E(0),
      D => \req_col_r_reg[9]_1\(6),
      Q => \req_col_r_reg[9]_0\(6),
      R => '0'
    );
\req_col_r_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => E(0),
      D => \req_col_r_reg[9]_1\(7),
      Q => \req_col_r_reg[9]_0\(7),
      R => '0'
    );
\req_col_r_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => E(0),
      D => \req_col_r_reg[9]_1\(8),
      Q => \req_col_r_reg[9]_0\(8),
      R => '0'
    );
\req_col_r_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => E(0),
      D => \req_col_r_reg[9]_1\(9),
      Q => \req_col_r_reg[9]_0\(9),
      R => '0'
    );
\req_data_buf_addr_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \req_data_buf_addr_r_reg[0]_0\(0),
      D => \req_data_buf_addr_r_reg[3]_1\(0),
      Q => \req_data_buf_addr_r_reg[3]_0\(0),
      R => '0'
    );
\req_data_buf_addr_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \req_data_buf_addr_r_reg[0]_0\(0),
      D => \req_data_buf_addr_r_reg[3]_1\(1),
      Q => \req_data_buf_addr_r_reg[3]_0\(1),
      R => '0'
    );
\req_data_buf_addr_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \req_data_buf_addr_r_reg[0]_0\(0),
      D => \req_data_buf_addr_r_reg[3]_1\(2),
      Q => \req_data_buf_addr_r_reg[3]_0\(2),
      R => '0'
    );
\req_data_buf_addr_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \req_data_buf_addr_r_reg[0]_0\(0),
      D => \req_data_buf_addr_r_reg[3]_1\(3),
      Q => \req_data_buf_addr_r_reg[3]_0\(3),
      R => '0'
    );
req_periodic_rd_r_lcl_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => E(0),
      D => periodic_rd_insert,
      Q => req_periodic_rd_r(0),
      R => '0'
    );
req_priority_r_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => E(0),
      D => hi_priority,
      Q => req_priority_r,
      R => '0'
    );
\req_row_r_lcl_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => E(0),
      D => row(0),
      Q => \^req_row_r_lcl_reg[15]_0\(0),
      R => '0'
    );
\req_row_r_lcl_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => E(0),
      D => row(10),
      Q => \^req_row_r_lcl_reg[15]_0\(10),
      R => '0'
    );
\req_row_r_lcl_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => E(0),
      D => row(11),
      Q => \^req_row_r_lcl_reg[15]_0\(11),
      R => '0'
    );
\req_row_r_lcl_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => E(0),
      D => row(12),
      Q => \^req_row_r_lcl_reg[15]_0\(12),
      R => '0'
    );
\req_row_r_lcl_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => E(0),
      D => row(13),
      Q => \^req_row_r_lcl_reg[15]_0\(13),
      R => '0'
    );
\req_row_r_lcl_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => E(0),
      D => row(14),
      Q => \^req_row_r_lcl_reg[15]_0\(14),
      R => '0'
    );
\req_row_r_lcl_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => E(0),
      D => row(15),
      Q => \^req_row_r_lcl_reg[15]_0\(15),
      R => '0'
    );
\req_row_r_lcl_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => E(0),
      D => row(1),
      Q => \^req_row_r_lcl_reg[15]_0\(1),
      R => '0'
    );
\req_row_r_lcl_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => E(0),
      D => row(2),
      Q => \^req_row_r_lcl_reg[15]_0\(2),
      R => '0'
    );
\req_row_r_lcl_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => E(0),
      D => row(3),
      Q => \^req_row_r_lcl_reg[15]_0\(3),
      R => '0'
    );
\req_row_r_lcl_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => E(0),
      D => row(4),
      Q => \^req_row_r_lcl_reg[15]_0\(4),
      R => '0'
    );
\req_row_r_lcl_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => E(0),
      D => row(5),
      Q => \^req_row_r_lcl_reg[15]_0\(5),
      R => '0'
    );
\req_row_r_lcl_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => E(0),
      D => row(6),
      Q => \^req_row_r_lcl_reg[15]_0\(6),
      R => '0'
    );
\req_row_r_lcl_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => E(0),
      D => row(7),
      Q => \^req_row_r_lcl_reg[15]_0\(7),
      R => '0'
    );
\req_row_r_lcl_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => E(0),
      D => row(8),
      Q => \^req_row_r_lcl_reg[15]_0\(8),
      R => '0'
    );
\req_row_r_lcl_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => E(0),
      D => row(9),
      Q => \^req_row_r_lcl_reg[15]_0\(9),
      R => '0'
    );
req_wr_r_lcl_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => E(0),
      D => req_wr_r_lcl0,
      Q => \^req_wr_r_lcl_reg_0\,
      R => '0'
    );
row_hit_ns_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => row_hit_ns_carry_n_0,
      CO(2) => row_hit_ns_carry_n_1,
      CO(1) => row_hit_ns_carry_n_2,
      CO(0) => row_hit_ns_carry_n_3,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_row_hit_ns_carry_O_UNCONNECTED(3 downto 0),
      S(3) => \row_hit_ns_carry_i_1__1_n_0\,
      S(2) => \row_hit_ns_carry_i_2__1_n_0\,
      S(1) => \row_hit_ns_carry_i_3__1_n_0\,
      S(0) => \row_hit_ns_carry_i_4__1_n_0\
    );
\row_hit_ns_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => row_hit_ns_carry_n_0,
      CO(3 downto 2) => \NLW_row_hit_ns_carry__0_CO_UNCONNECTED\(3 downto 2),
      CO(1) => row_hit_ns,
      CO(0) => \row_hit_ns_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_row_hit_ns_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => row_hit_r_reg_0(0),
      S(0) => \row_hit_ns_carry__0_i_2__1_n_0\
    );
\row_hit_ns_carry__0_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^req_row_r_lcl_reg[15]_0\(14),
      I1 => row(14),
      I2 => row(12),
      I3 => \^req_row_r_lcl_reg[15]_0\(12),
      I4 => row(13),
      I5 => \^req_row_r_lcl_reg[15]_0\(13),
      O => \row_hit_ns_carry__0_i_2__1_n_0\
    );
\row_hit_ns_carry_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^req_row_r_lcl_reg[15]_0\(11),
      I1 => row(11),
      I2 => row(10),
      I3 => \^req_row_r_lcl_reg[15]_0\(10),
      I4 => row(9),
      I5 => \^req_row_r_lcl_reg[15]_0\(9),
      O => \row_hit_ns_carry_i_1__1_n_0\
    );
\row_hit_ns_carry_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^req_row_r_lcl_reg[15]_0\(8),
      I1 => row(8),
      I2 => row(6),
      I3 => \^req_row_r_lcl_reg[15]_0\(6),
      I4 => row(7),
      I5 => \^req_row_r_lcl_reg[15]_0\(7),
      O => \row_hit_ns_carry_i_2__1_n_0\
    );
\row_hit_ns_carry_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^req_row_r_lcl_reg[15]_0\(5),
      I1 => row(5),
      I2 => row(4),
      I3 => \^req_row_r_lcl_reg[15]_0\(4),
      I4 => row(3),
      I5 => \^req_row_r_lcl_reg[15]_0\(3),
      O => \row_hit_ns_carry_i_3__1_n_0\
    );
\row_hit_ns_carry_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^req_row_r_lcl_reg[15]_0\(2),
      I1 => row(2),
      I2 => row(0),
      I3 => \^req_row_r_lcl_reg[15]_0\(0),
      I4 => row(1),
      I5 => \^req_row_r_lcl_reg[15]_0\(1),
      O => \row_hit_ns_carry_i_4__1_n_0\
    );
row_hit_r_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => row_hit_ns,
      Q => \^row_hit_r\,
      R => '0'
    );
\wr_this_rank_r[0]_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^rd_wr_r_lcl_reg_0\,
      O => start_wtp_timer0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity mig_7series_nosysclock_mig_7series_v4_2_bank_compare_1 is
  port (
    req_periodic_rd_r : out STD_LOGIC_VECTOR ( 0 to 0 );
    rd_wr_r_lcl_reg_0 : out STD_LOGIC;
    req_wr_r_lcl_reg_0 : out STD_LOGIC;
    req_priority_r : out STD_LOGIC;
    rb_hit_busy_r_reg_0 : out STD_LOGIC;
    row_hit_r : out STD_LOGIC;
    rb_hit_busy_r_reg_1 : out STD_LOGIC;
    pass_open_bank_r_lcl_reg : out STD_LOGIC;
    req_wr_r_lcl_reg_1 : out STD_LOGIC;
    \grant_r_reg[1]\ : out STD_LOGIC;
    set_order_q : out STD_LOGIC;
    req_wr_r_lcl_reg_2 : out STD_LOGIC;
    bm_end : out STD_LOGIC_VECTOR ( 0 to 0 );
    start_wtp_timer0 : out STD_LOGIC;
    \req_row_r_lcl_reg[15]_0\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \req_data_buf_addr_r_reg[3]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    req_bank_r : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \req_col_r_reg[9]_0\ : out STD_LOGIC_VECTOR ( 9 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    periodic_rd_insert : in STD_LOGIC;
    CLK : in STD_LOGIC;
    req_wr_r_lcl0 : in STD_LOGIC;
    hi_priority : in STD_LOGIC;
    rb_hit_busy_r_reg_2 : in STD_LOGIC;
    row_hit_r_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    rb_hit_busy_r : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \q_entry_r[1]_i_4\ : in STD_LOGIC;
    pass_open_bank_r : in STD_LOGIC;
    pass_open_bank_r_lcl_reg_0 : in STD_LOGIC;
    tail_r : in STD_LOGIC;
    pre_wait_r : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ordered_r_lcl_reg : in STD_LOGIC;
    ordered_r_lcl_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ordered_r_lcl_reg_1 : in STD_LOGIC;
    rd_wr_r_lcl_reg_1 : in STD_LOGIC;
    rd_wr_r_lcl_reg_2 : in STD_LOGIC;
    pre_bm_end_r : in STD_LOGIC;
    head_r_lcl_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    pass_open_bank_r_lcl_reg_1 : in STD_LOGIC;
    maint_req_r : in STD_LOGIC;
    pass_open_bank_r_lcl_reg_2 : in STD_LOGIC;
    pass_open_bank_r_lcl_reg_3 : in STD_LOGIC;
    pass_open_bank_r_lcl_reg_4 : in STD_LOGIC;
    pass_open_bank_r_lcl_reg_5 : in STD_LOGIC;
    row : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \req_data_buf_addr_r_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \req_data_buf_addr_r_reg[3]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    bank : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \req_col_r_reg[9]_1\ : in STD_LOGIC_VECTOR ( 9 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of mig_7series_nosysclock_mig_7series_v4_2_bank_compare_1 : entity is "mig_7series_v4_2_bank_compare";
end mig_7series_nosysclock_mig_7series_v4_2_bank_compare_1;

architecture STRUCTURE of mig_7series_nosysclock_mig_7series_v4_2_bank_compare_1 is
  signal \pass_open_bank_r_lcl_i_4__1_n_0\ : STD_LOGIC;
  signal \^rb_hit_busy_r_reg_0\ : STD_LOGIC;
  signal rd_wr_ns : STD_LOGIC;
  signal \^rd_wr_r_lcl_reg_0\ : STD_LOGIC;
  signal \^req_row_r_lcl_reg[15]_0\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^req_wr_r_lcl_reg_0\ : STD_LOGIC;
  signal \^req_wr_r_lcl_reg_1\ : STD_LOGIC;
  signal row_hit_ns : STD_LOGIC;
  signal \row_hit_ns_carry__0_i_2__0_n_0\ : STD_LOGIC;
  signal \row_hit_ns_carry__0_n_3\ : STD_LOGIC;
  signal \row_hit_ns_carry_i_1__0_n_0\ : STD_LOGIC;
  signal \row_hit_ns_carry_i_2__0_n_0\ : STD_LOGIC;
  signal \row_hit_ns_carry_i_3__0_n_0\ : STD_LOGIC;
  signal \row_hit_ns_carry_i_4__0_n_0\ : STD_LOGIC;
  signal row_hit_ns_carry_n_0 : STD_LOGIC;
  signal row_hit_ns_carry_n_1 : STD_LOGIC;
  signal row_hit_ns_carry_n_2 : STD_LOGIC;
  signal row_hit_ns_carry_n_3 : STD_LOGIC;
  signal \^row_hit_r\ : STD_LOGIC;
  signal NLW_row_hit_ns_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_row_hit_ns_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_row_hit_ns_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \bm_end_r1_i_1__2\ : label is "soft_lutpair515";
  attribute SOFT_HLUTNM of \wr_this_rank_r[0]_i_1__0\ : label is "soft_lutpair515";
begin
  rb_hit_busy_r_reg_0 <= \^rb_hit_busy_r_reg_0\;
  rd_wr_r_lcl_reg_0 <= \^rd_wr_r_lcl_reg_0\;
  \req_row_r_lcl_reg[15]_0\(15 downto 0) <= \^req_row_r_lcl_reg[15]_0\(15 downto 0);
  req_wr_r_lcl_reg_0 <= \^req_wr_r_lcl_reg_0\;
  req_wr_r_lcl_reg_1 <= \^req_wr_r_lcl_reg_1\;
  row_hit_r <= \^row_hit_r\;
\bm_end_r1_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF7000"
    )
        port map (
      I0 => \^req_wr_r_lcl_reg_0\,
      I1 => \^rd_wr_r_lcl_reg_0\,
      I2 => pass_open_bank_r,
      I3 => Q(0),
      I4 => pre_bm_end_r,
      O => bm_end(0)
    );
\head_r_lcl_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008FFF"
    )
        port map (
      I0 => \^req_wr_r_lcl_reg_0\,
      I1 => \^rd_wr_r_lcl_reg_0\,
      I2 => pass_open_bank_r,
      I3 => Q(0),
      I4 => pre_bm_end_r,
      I5 => head_r_lcl_reg(0),
      O => req_wr_r_lcl_reg_2
    );
\order_q_r[1]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^req_wr_r_lcl_reg_0\,
      I1 => ordered_r_lcl_reg,
      O => set_order_q
    );
ordered_r_lcl_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000DDFFD000"
    )
        port map (
      I0 => Q(0),
      I1 => \^rd_wr_r_lcl_reg_0\,
      I2 => ordered_r_lcl_reg,
      I3 => \^req_wr_r_lcl_reg_0\,
      I4 => ordered_r_lcl_reg_0(0),
      I5 => ordered_r_lcl_reg_1,
      O => \grant_r_reg[1]\
    );
\pass_open_bank_r_lcl_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888A8888888888"
    )
        port map (
      I0 => \^req_wr_r_lcl_reg_1\,
      I1 => pass_open_bank_r,
      I2 => pass_open_bank_r_lcl_reg_0,
      I3 => tail_r,
      I4 => pre_wait_r,
      I5 => \pass_open_bank_r_lcl_i_4__1_n_0\,
      O => pass_open_bank_r_lcl_reg
    );
\pass_open_bank_r_lcl_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008FFF"
    )
        port map (
      I0 => \^req_wr_r_lcl_reg_0\,
      I1 => \^rd_wr_r_lcl_reg_0\,
      I2 => pass_open_bank_r,
      I3 => Q(0),
      I4 => pre_bm_end_r,
      I5 => pass_open_bank_r_lcl_reg_1,
      O => \^req_wr_r_lcl_reg_1\
    );
\pass_open_bank_r_lcl_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAA00A2"
    )
        port map (
      I0 => \^row_hit_r\,
      I1 => maint_req_r,
      I2 => pass_open_bank_r_lcl_reg_2,
      I3 => pass_open_bank_r_lcl_reg_3,
      I4 => pass_open_bank_r_lcl_reg_4,
      I5 => pass_open_bank_r_lcl_reg_5,
      O => \pass_open_bank_r_lcl_i_4__1_n_0\
    );
\q_entry_r[1]_i_7__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8117177E"
    )
        port map (
      I0 => rb_hit_busy_r(0),
      I1 => \^rb_hit_busy_r_reg_0\,
      I2 => rb_hit_busy_r(1),
      I3 => rb_hit_busy_r(2),
      I4 => \q_entry_r[1]_i_4\,
      O => rb_hit_busy_r_reg_1
    );
rb_hit_busy_r_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rb_hit_busy_r_reg_2,
      Q => \^rb_hit_busy_r_reg_0\,
      R => '0'
    );
rd_wr_r_lcl_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \^rd_wr_r_lcl_reg_0\,
      I1 => Q(0),
      I2 => rd_wr_r_lcl_reg_1,
      I3 => rd_wr_r_lcl_reg_2,
      O => rd_wr_ns
    );
rd_wr_r_lcl_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rd_wr_ns,
      Q => \^rd_wr_r_lcl_reg_0\,
      R => '0'
    );
\req_bank_r_lcl_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => E(0),
      D => bank(0),
      Q => req_bank_r(0),
      R => '0'
    );
\req_bank_r_lcl_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => E(0),
      D => bank(1),
      Q => req_bank_r(1),
      R => '0'
    );
\req_bank_r_lcl_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => E(0),
      D => bank(2),
      Q => req_bank_r(2),
      R => '0'
    );
\req_col_r_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => E(0),
      D => \req_col_r_reg[9]_1\(0),
      Q => \req_col_r_reg[9]_0\(0),
      R => '0'
    );
\req_col_r_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => E(0),
      D => \req_col_r_reg[9]_1\(1),
      Q => \req_col_r_reg[9]_0\(1),
      R => '0'
    );
\req_col_r_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => E(0),
      D => \req_col_r_reg[9]_1\(2),
      Q => \req_col_r_reg[9]_0\(2),
      R => '0'
    );
\req_col_r_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => E(0),
      D => \req_col_r_reg[9]_1\(3),
      Q => \req_col_r_reg[9]_0\(3),
      R => '0'
    );
\req_col_r_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => E(0),
      D => \req_col_r_reg[9]_1\(4),
      Q => \req_col_r_reg[9]_0\(4),
      R => '0'
    );
\req_col_r_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => E(0),
      D => \req_col_r_reg[9]_1\(5),
      Q => \req_col_r_reg[9]_0\(5),
      R => '0'
    );
\req_col_r_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => E(0),
      D => \req_col_r_reg[9]_1\(6),
      Q => \req_col_r_reg[9]_0\(6),
      R => '0'
    );
\req_col_r_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => E(0),
      D => \req_col_r_reg[9]_1\(7),
      Q => \req_col_r_reg[9]_0\(7),
      R => '0'
    );
\req_col_r_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => E(0),
      D => \req_col_r_reg[9]_1\(8),
      Q => \req_col_r_reg[9]_0\(8),
      R => '0'
    );
\req_col_r_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => E(0),
      D => \req_col_r_reg[9]_1\(9),
      Q => \req_col_r_reg[9]_0\(9),
      R => '0'
    );
\req_data_buf_addr_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \req_data_buf_addr_r_reg[0]_0\(0),
      D => \req_data_buf_addr_r_reg[3]_1\(0),
      Q => \req_data_buf_addr_r_reg[3]_0\(0),
      R => '0'
    );
\req_data_buf_addr_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \req_data_buf_addr_r_reg[0]_0\(0),
      D => \req_data_buf_addr_r_reg[3]_1\(1),
      Q => \req_data_buf_addr_r_reg[3]_0\(1),
      R => '0'
    );
\req_data_buf_addr_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \req_data_buf_addr_r_reg[0]_0\(0),
      D => \req_data_buf_addr_r_reg[3]_1\(2),
      Q => \req_data_buf_addr_r_reg[3]_0\(2),
      R => '0'
    );
\req_data_buf_addr_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \req_data_buf_addr_r_reg[0]_0\(0),
      D => \req_data_buf_addr_r_reg[3]_1\(3),
      Q => \req_data_buf_addr_r_reg[3]_0\(3),
      R => '0'
    );
req_periodic_rd_r_lcl_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => E(0),
      D => periodic_rd_insert,
      Q => req_periodic_rd_r(0),
      R => '0'
    );
req_priority_r_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => E(0),
      D => hi_priority,
      Q => req_priority_r,
      R => '0'
    );
\req_row_r_lcl_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => E(0),
      D => row(0),
      Q => \^req_row_r_lcl_reg[15]_0\(0),
      R => '0'
    );
\req_row_r_lcl_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => E(0),
      D => row(10),
      Q => \^req_row_r_lcl_reg[15]_0\(10),
      R => '0'
    );
\req_row_r_lcl_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => E(0),
      D => row(11),
      Q => \^req_row_r_lcl_reg[15]_0\(11),
      R => '0'
    );
\req_row_r_lcl_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => E(0),
      D => row(12),
      Q => \^req_row_r_lcl_reg[15]_0\(12),
      R => '0'
    );
\req_row_r_lcl_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => E(0),
      D => row(13),
      Q => \^req_row_r_lcl_reg[15]_0\(13),
      R => '0'
    );
\req_row_r_lcl_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => E(0),
      D => row(14),
      Q => \^req_row_r_lcl_reg[15]_0\(14),
      R => '0'
    );
\req_row_r_lcl_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => E(0),
      D => row(15),
      Q => \^req_row_r_lcl_reg[15]_0\(15),
      R => '0'
    );
\req_row_r_lcl_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => E(0),
      D => row(1),
      Q => \^req_row_r_lcl_reg[15]_0\(1),
      R => '0'
    );
\req_row_r_lcl_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => E(0),
      D => row(2),
      Q => \^req_row_r_lcl_reg[15]_0\(2),
      R => '0'
    );
\req_row_r_lcl_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => E(0),
      D => row(3),
      Q => \^req_row_r_lcl_reg[15]_0\(3),
      R => '0'
    );
\req_row_r_lcl_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => E(0),
      D => row(4),
      Q => \^req_row_r_lcl_reg[15]_0\(4),
      R => '0'
    );
\req_row_r_lcl_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => E(0),
      D => row(5),
      Q => \^req_row_r_lcl_reg[15]_0\(5),
      R => '0'
    );
\req_row_r_lcl_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => E(0),
      D => row(6),
      Q => \^req_row_r_lcl_reg[15]_0\(6),
      R => '0'
    );
\req_row_r_lcl_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => E(0),
      D => row(7),
      Q => \^req_row_r_lcl_reg[15]_0\(7),
      R => '0'
    );
\req_row_r_lcl_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => E(0),
      D => row(8),
      Q => \^req_row_r_lcl_reg[15]_0\(8),
      R => '0'
    );
\req_row_r_lcl_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => E(0),
      D => row(9),
      Q => \^req_row_r_lcl_reg[15]_0\(9),
      R => '0'
    );
req_wr_r_lcl_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => E(0),
      D => req_wr_r_lcl0,
      Q => \^req_wr_r_lcl_reg_0\,
      R => '0'
    );
row_hit_ns_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => row_hit_ns_carry_n_0,
      CO(2) => row_hit_ns_carry_n_1,
      CO(1) => row_hit_ns_carry_n_2,
      CO(0) => row_hit_ns_carry_n_3,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_row_hit_ns_carry_O_UNCONNECTED(3 downto 0),
      S(3) => \row_hit_ns_carry_i_1__0_n_0\,
      S(2) => \row_hit_ns_carry_i_2__0_n_0\,
      S(1) => \row_hit_ns_carry_i_3__0_n_0\,
      S(0) => \row_hit_ns_carry_i_4__0_n_0\
    );
\row_hit_ns_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => row_hit_ns_carry_n_0,
      CO(3 downto 2) => \NLW_row_hit_ns_carry__0_CO_UNCONNECTED\(3 downto 2),
      CO(1) => row_hit_ns,
      CO(0) => \row_hit_ns_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_row_hit_ns_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => row_hit_r_reg_0(0),
      S(0) => \row_hit_ns_carry__0_i_2__0_n_0\
    );
\row_hit_ns_carry__0_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^req_row_r_lcl_reg[15]_0\(14),
      I1 => row(14),
      I2 => row(13),
      I3 => \^req_row_r_lcl_reg[15]_0\(13),
      I4 => row(12),
      I5 => \^req_row_r_lcl_reg[15]_0\(12),
      O => \row_hit_ns_carry__0_i_2__0_n_0\
    );
\row_hit_ns_carry_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^req_row_r_lcl_reg[15]_0\(11),
      I1 => row(11),
      I2 => row(10),
      I3 => \^req_row_r_lcl_reg[15]_0\(10),
      I4 => row(9),
      I5 => \^req_row_r_lcl_reg[15]_0\(9),
      O => \row_hit_ns_carry_i_1__0_n_0\
    );
\row_hit_ns_carry_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^req_row_r_lcl_reg[15]_0\(8),
      I1 => row(8),
      I2 => row(7),
      I3 => \^req_row_r_lcl_reg[15]_0\(7),
      I4 => row(6),
      I5 => \^req_row_r_lcl_reg[15]_0\(6),
      O => \row_hit_ns_carry_i_2__0_n_0\
    );
\row_hit_ns_carry_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^req_row_r_lcl_reg[15]_0\(5),
      I1 => row(5),
      I2 => row(3),
      I3 => \^req_row_r_lcl_reg[15]_0\(3),
      I4 => row(4),
      I5 => \^req_row_r_lcl_reg[15]_0\(4),
      O => \row_hit_ns_carry_i_3__0_n_0\
    );
\row_hit_ns_carry_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^req_row_r_lcl_reg[15]_0\(2),
      I1 => row(2),
      I2 => row(0),
      I3 => \^req_row_r_lcl_reg[15]_0\(0),
      I4 => row(1),
      I5 => \^req_row_r_lcl_reg[15]_0\(1),
      O => \row_hit_ns_carry_i_4__0_n_0\
    );
row_hit_r_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => row_hit_ns,
      Q => \^row_hit_r\,
      R => '0'
    );
\wr_this_rank_r[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^rd_wr_r_lcl_reg_0\,
      O => start_wtp_timer0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity mig_7series_nosysclock_mig_7series_v4_2_bank_compare_2 is
  port (
    req_periodic_rd_r : out STD_LOGIC_VECTOR ( 0 to 0 );
    rd_wr_r_lcl_reg_0 : out STD_LOGIC;
    req_wr_r : out STD_LOGIC_VECTOR ( 0 to 0 );
    req_priority_r : out STD_LOGIC;
    rb_hit_busy_r_reg_0 : out STD_LOGIC;
    row_hit_r : out STD_LOGIC;
    rd_wr_r_lcl_reg_1 : out STD_LOGIC;
    req_wr_r_lcl_reg_0 : out STD_LOGIC;
    pass_open_bank_r_lcl_reg : out STD_LOGIC;
    \rstdiv0_sync_r1_reg_rep__13\ : out STD_LOGIC;
    rd_wr_r_lcl_reg_2 : out STD_LOGIC;
    ordered_r_lcl_reg : out STD_LOGIC;
    ordered_r_lcl_reg_0 : out STD_LOGIC;
    p_15_in : out STD_LOGIC;
    \order_q_r_reg[0]\ : out STD_LOGIC;
    set_order_q : out STD_LOGIC;
    start_wtp_timer0 : out STD_LOGIC;
    rd_wr_r_lcl_reg_3 : out STD_LOGIC;
    \req_row_r_lcl_reg[15]_0\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    rb_hit_busy_r_reg_1 : out STD_LOGIC;
    \req_data_buf_addr_r_reg[3]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    req_bank_r : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \req_col_r_reg[9]_0\ : out STD_LOGIC_VECTOR ( 9 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    periodic_rd_insert : in STD_LOGIC;
    CLK : in STD_LOGIC;
    req_wr_r_lcl0 : in STD_LOGIC;
    hi_priority : in STD_LOGIC;
    rb_hit_busy_r_reg_2 : in STD_LOGIC;
    S : in STD_LOGIC_VECTOR ( 0 to 0 );
    order_q_r : in STD_LOGIC_VECTOR ( 1 downto 0 );
    col_wait_r : in STD_LOGIC;
    pass_open_bank_r : in STD_LOGIC;
    pass_open_bank_r_lcl_reg_0 : in STD_LOGIC;
    tail_r : in STD_LOGIC;
    pre_wait_r : in STD_LOGIC;
    pass_open_bank_r_lcl_reg_1 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    pre_bm_end_r : in STD_LOGIC;
    granted_col_r_reg : in STD_LOGIC;
    granted_col_r_reg_0 : in STD_LOGIC;
    granted_col_r_reg_1 : in STD_LOGIC;
    \order_q_r_reg[1]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ordered_r : in STD_LOGIC_VECTOR ( 0 to 0 );
    req_bank_rdy_r_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    req_bank_rdy_r_reg_0 : in STD_LOGIC;
    req_bank_rdy_r_reg_1 : in STD_LOGIC;
    rd_wr_r_lcl_reg_4 : in STD_LOGIC;
    rd_wr_r_lcl_reg_5 : in STD_LOGIC;
    \order_q_r_reg[1]_0\ : in STD_LOGIC;
    maint_req_r : in STD_LOGIC;
    pass_open_bank_r_lcl_reg_2 : in STD_LOGIC;
    pass_open_bank_r_lcl_reg_3 : in STD_LOGIC;
    pass_open_bank_r_lcl_reg_4 : in STD_LOGIC;
    pass_open_bank_r_lcl_reg_5 : in STD_LOGIC;
    row : in STD_LOGIC_VECTOR ( 15 downto 0 );
    head_r_lcl_i_2 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \req_data_buf_addr_r_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \req_data_buf_addr_r_reg[3]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    bank : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \req_col_r_reg[9]_1\ : in STD_LOGIC_VECTOR ( 9 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of mig_7series_nosysclock_mig_7series_v4_2_bank_compare_2 : entity is "mig_7series_v4_2_bank_compare";
end mig_7series_nosysclock_mig_7series_v4_2_bank_compare_2;

architecture STRUCTURE of mig_7series_nosysclock_mig_7series_v4_2_bank_compare_2 is
  signal \pass_open_bank_r_lcl_i_4__2_n_0\ : STD_LOGIC;
  signal \^rb_hit_busy_r_reg_0\ : STD_LOGIC;
  signal rd_wr_ns : STD_LOGIC;
  signal \^rd_wr_r_lcl_reg_0\ : STD_LOGIC;
  signal \^rd_wr_r_lcl_reg_1\ : STD_LOGIC;
  signal \^req_row_r_lcl_reg[15]_0\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^req_wr_r\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^req_wr_r_lcl_reg_0\ : STD_LOGIC;
  signal row_hit_ns : STD_LOGIC;
  signal \row_hit_ns_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \row_hit_ns_carry__0_n_3\ : STD_LOGIC;
  signal row_hit_ns_carry_i_1_n_0 : STD_LOGIC;
  signal row_hit_ns_carry_i_2_n_0 : STD_LOGIC;
  signal row_hit_ns_carry_i_3_n_0 : STD_LOGIC;
  signal row_hit_ns_carry_i_4_n_0 : STD_LOGIC;
  signal row_hit_ns_carry_n_0 : STD_LOGIC;
  signal row_hit_ns_carry_n_1 : STD_LOGIC;
  signal row_hit_ns_carry_n_2 : STD_LOGIC;
  signal row_hit_ns_carry_n_3 : STD_LOGIC;
  signal \^row_hit_r\ : STD_LOGIC;
  signal \^rstdiv0_sync_r1_reg_rep__13\ : STD_LOGIC;
  signal NLW_row_hit_ns_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_row_hit_ns_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_row_hit_ns_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \grant_r[2]_i_2\ : label is "soft_lutpair502";
  attribute SOFT_HLUTNM of \grant_r[2]_i_5__0\ : label is "soft_lutpair501";
  attribute SOFT_HLUTNM of \order_q_r[0]_i_2\ : label is "soft_lutpair503";
  attribute SOFT_HLUTNM of \order_q_r[1]_i_2\ : label is "soft_lutpair503";
  attribute SOFT_HLUTNM of \ras_timer_zero_r_i_3__2\ : label is "soft_lutpair504";
  attribute SOFT_HLUTNM of \rd_wr_r_lcl_i_1__2\ : label is "soft_lutpair504";
  attribute SOFT_HLUTNM of \req_bank_rdy_r_i_1__2\ : label is "soft_lutpair501";
  attribute SOFT_HLUTNM of \wr_this_rank_r[0]_i_1\ : label is "soft_lutpair502";
begin
  rb_hit_busy_r_reg_0 <= \^rb_hit_busy_r_reg_0\;
  rd_wr_r_lcl_reg_0 <= \^rd_wr_r_lcl_reg_0\;
  rd_wr_r_lcl_reg_1 <= \^rd_wr_r_lcl_reg_1\;
  \req_row_r_lcl_reg[15]_0\(15 downto 0) <= \^req_row_r_lcl_reg[15]_0\(15 downto 0);
  req_wr_r(0) <= \^req_wr_r\(0);
  req_wr_r_lcl_reg_0 <= \^req_wr_r_lcl_reg_0\;
  row_hit_r <= \^row_hit_r\;
  \rstdiv0_sync_r1_reg_rep__13\ <= \^rstdiv0_sync_r1_reg_rep__13\;
\demand_priority_r_i_2__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00F8"
    )
        port map (
      I0 => \^req_wr_r_lcl_reg_0\,
      I1 => order_q_r(0),
      I2 => order_q_r(1),
      I3 => \^rd_wr_r_lcl_reg_0\,
      O => \order_q_r_reg[0]\
    );
\grant_r[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FCFDFFFD"
    )
        port map (
      I0 => granted_col_r_reg,
      I1 => \^rd_wr_r_lcl_reg_1\,
      I2 => granted_col_r_reg_0,
      I3 => \^rd_wr_r_lcl_reg_0\,
      I4 => granted_col_r_reg_1,
      O => rd_wr_r_lcl_reg_2
    );
\grant_r[2]_i_5__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5444FFFF"
    )
        port map (
      I0 => \^rd_wr_r_lcl_reg_0\,
      I1 => order_q_r(1),
      I2 => order_q_r(0),
      I3 => \^req_wr_r_lcl_reg_0\,
      I4 => col_wait_r,
      O => \^rd_wr_r_lcl_reg_1\
    );
\order_q_r[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \^req_wr_r_lcl_reg_0\,
      I1 => \order_q_r_reg[1]\(2),
      I2 => \order_q_r_reg[1]\(0),
      I3 => \order_q_r_reg[1]\(1),
      I4 => ordered_r(0),
      O => ordered_r_lcl_reg
    );
\order_q_r[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7EE8E881"
    )
        port map (
      I0 => \^req_wr_r_lcl_reg_0\,
      I1 => ordered_r(0),
      I2 => \order_q_r_reg[1]\(1),
      I3 => \order_q_r_reg[1]\(0),
      I4 => \order_q_r_reg[1]\(2),
      O => ordered_r_lcl_reg_0
    );
\order_q_r[1]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^req_wr_r\(0),
      I1 => \order_q_r_reg[1]_0\,
      O => set_order_q
    );
pass_open_bank_r_lcl_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888A8888888888"
    )
        port map (
      I0 => \^rstdiv0_sync_r1_reg_rep__13\,
      I1 => pass_open_bank_r,
      I2 => pass_open_bank_r_lcl_reg_0,
      I3 => tail_r,
      I4 => pre_wait_r,
      I5 => \pass_open_bank_r_lcl_i_4__2_n_0\,
      O => pass_open_bank_r_lcl_reg
    );
\pass_open_bank_r_lcl_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000040555555"
    )
        port map (
      I0 => pass_open_bank_r_lcl_reg_1,
      I1 => \^req_wr_r\(0),
      I2 => \^rd_wr_r_lcl_reg_0\,
      I3 => pass_open_bank_r,
      I4 => Q(0),
      I5 => pre_bm_end_r,
      O => \^rstdiv0_sync_r1_reg_rep__13\
    );
\pass_open_bank_r_lcl_i_4__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAA00A2"
    )
        port map (
      I0 => \^row_hit_r\,
      I1 => maint_req_r,
      I2 => pass_open_bank_r_lcl_reg_2,
      I3 => pass_open_bank_r_lcl_reg_3,
      I4 => pass_open_bank_r_lcl_reg_4,
      I5 => pass_open_bank_r_lcl_reg_5,
      O => \pass_open_bank_r_lcl_i_4__2_n_0\
    );
\q_entry_r[0]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \^rb_hit_busy_r_reg_0\,
      I1 => head_r_lcl_i_2(0),
      I2 => head_r_lcl_i_2(1),
      I3 => head_r_lcl_i_2(2),
      O => rb_hit_busy_r_reg_1
    );
\ras_timer_zero_r_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^rd_wr_r_lcl_reg_0\,
      I1 => Q(0),
      O => rd_wr_r_lcl_reg_3
    );
rb_hit_busy_r_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rb_hit_busy_r_reg_2,
      Q => \^rb_hit_busy_r_reg_0\,
      R => '0'
    );
\rd_wr_r_lcl_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \^rd_wr_r_lcl_reg_0\,
      I1 => Q(0),
      I2 => rd_wr_r_lcl_reg_4,
      I3 => rd_wr_r_lcl_reg_5,
      O => rd_wr_ns
    );
rd_wr_r_lcl_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rd_wr_ns,
      Q => \^rd_wr_r_lcl_reg_0\,
      R => '0'
    );
\req_bank_r_lcl_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => E(0),
      D => bank(0),
      Q => req_bank_r(0),
      R => '0'
    );
\req_bank_r_lcl_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => E(0),
      D => bank(1),
      Q => req_bank_r(1),
      R => '0'
    );
\req_bank_r_lcl_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => E(0),
      D => bank(2),
      Q => req_bank_r(2),
      R => '0'
    );
\req_bank_rdy_r_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAA002A"
    )
        port map (
      I0 => col_wait_r,
      I1 => \^req_wr_r_lcl_reg_0\,
      I2 => order_q_r(0),
      I3 => order_q_r(1),
      I4 => \^rd_wr_r_lcl_reg_0\,
      O => p_15_in
    );
req_bank_rdy_r_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000F7F7F7"
    )
        port map (
      I0 => \^req_wr_r\(0),
      I1 => Q(0),
      I2 => \^rd_wr_r_lcl_reg_0\,
      I3 => req_bank_rdy_r_reg(0),
      I4 => req_bank_rdy_r_reg_0,
      I5 => req_bank_rdy_r_reg_1,
      O => \^req_wr_r_lcl_reg_0\
    );
\req_col_r_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => E(0),
      D => \req_col_r_reg[9]_1\(0),
      Q => \req_col_r_reg[9]_0\(0),
      R => '0'
    );
\req_col_r_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => E(0),
      D => \req_col_r_reg[9]_1\(1),
      Q => \req_col_r_reg[9]_0\(1),
      R => '0'
    );
\req_col_r_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => E(0),
      D => \req_col_r_reg[9]_1\(2),
      Q => \req_col_r_reg[9]_0\(2),
      R => '0'
    );
\req_col_r_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => E(0),
      D => \req_col_r_reg[9]_1\(3),
      Q => \req_col_r_reg[9]_0\(3),
      R => '0'
    );
\req_col_r_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => E(0),
      D => \req_col_r_reg[9]_1\(4),
      Q => \req_col_r_reg[9]_0\(4),
      R => '0'
    );
\req_col_r_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => E(0),
      D => \req_col_r_reg[9]_1\(5),
      Q => \req_col_r_reg[9]_0\(5),
      R => '0'
    );
\req_col_r_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => E(0),
      D => \req_col_r_reg[9]_1\(6),
      Q => \req_col_r_reg[9]_0\(6),
      R => '0'
    );
\req_col_r_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => E(0),
      D => \req_col_r_reg[9]_1\(7),
      Q => \req_col_r_reg[9]_0\(7),
      R => '0'
    );
\req_col_r_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => E(0),
      D => \req_col_r_reg[9]_1\(8),
      Q => \req_col_r_reg[9]_0\(8),
      R => '0'
    );
\req_col_r_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => E(0),
      D => \req_col_r_reg[9]_1\(9),
      Q => \req_col_r_reg[9]_0\(9),
      R => '0'
    );
\req_data_buf_addr_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \req_data_buf_addr_r_reg[0]_0\(0),
      D => \req_data_buf_addr_r_reg[3]_1\(0),
      Q => \req_data_buf_addr_r_reg[3]_0\(0),
      R => '0'
    );
\req_data_buf_addr_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \req_data_buf_addr_r_reg[0]_0\(0),
      D => \req_data_buf_addr_r_reg[3]_1\(1),
      Q => \req_data_buf_addr_r_reg[3]_0\(1),
      R => '0'
    );
\req_data_buf_addr_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \req_data_buf_addr_r_reg[0]_0\(0),
      D => \req_data_buf_addr_r_reg[3]_1\(2),
      Q => \req_data_buf_addr_r_reg[3]_0\(2),
      R => '0'
    );
\req_data_buf_addr_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \req_data_buf_addr_r_reg[0]_0\(0),
      D => \req_data_buf_addr_r_reg[3]_1\(3),
      Q => \req_data_buf_addr_r_reg[3]_0\(3),
      R => '0'
    );
req_periodic_rd_r_lcl_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => E(0),
      D => periodic_rd_insert,
      Q => req_periodic_rd_r(0),
      R => '0'
    );
req_priority_r_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => E(0),
      D => hi_priority,
      Q => req_priority_r,
      R => '0'
    );
\req_row_r_lcl_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => E(0),
      D => row(0),
      Q => \^req_row_r_lcl_reg[15]_0\(0),
      R => '0'
    );
\req_row_r_lcl_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => E(0),
      D => row(10),
      Q => \^req_row_r_lcl_reg[15]_0\(10),
      R => '0'
    );
\req_row_r_lcl_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => E(0),
      D => row(11),
      Q => \^req_row_r_lcl_reg[15]_0\(11),
      R => '0'
    );
\req_row_r_lcl_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => E(0),
      D => row(12),
      Q => \^req_row_r_lcl_reg[15]_0\(12),
      R => '0'
    );
\req_row_r_lcl_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => E(0),
      D => row(13),
      Q => \^req_row_r_lcl_reg[15]_0\(13),
      R => '0'
    );
\req_row_r_lcl_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => E(0),
      D => row(14),
      Q => \^req_row_r_lcl_reg[15]_0\(14),
      R => '0'
    );
\req_row_r_lcl_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => E(0),
      D => row(15),
      Q => \^req_row_r_lcl_reg[15]_0\(15),
      R => '0'
    );
\req_row_r_lcl_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => E(0),
      D => row(1),
      Q => \^req_row_r_lcl_reg[15]_0\(1),
      R => '0'
    );
\req_row_r_lcl_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => E(0),
      D => row(2),
      Q => \^req_row_r_lcl_reg[15]_0\(2),
      R => '0'
    );
\req_row_r_lcl_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => E(0),
      D => row(3),
      Q => \^req_row_r_lcl_reg[15]_0\(3),
      R => '0'
    );
\req_row_r_lcl_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => E(0),
      D => row(4),
      Q => \^req_row_r_lcl_reg[15]_0\(4),
      R => '0'
    );
\req_row_r_lcl_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => E(0),
      D => row(5),
      Q => \^req_row_r_lcl_reg[15]_0\(5),
      R => '0'
    );
\req_row_r_lcl_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => E(0),
      D => row(6),
      Q => \^req_row_r_lcl_reg[15]_0\(6),
      R => '0'
    );
\req_row_r_lcl_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => E(0),
      D => row(7),
      Q => \^req_row_r_lcl_reg[15]_0\(7),
      R => '0'
    );
\req_row_r_lcl_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => E(0),
      D => row(8),
      Q => \^req_row_r_lcl_reg[15]_0\(8),
      R => '0'
    );
\req_row_r_lcl_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => E(0),
      D => row(9),
      Q => \^req_row_r_lcl_reg[15]_0\(9),
      R => '0'
    );
req_wr_r_lcl_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => E(0),
      D => req_wr_r_lcl0,
      Q => \^req_wr_r\(0),
      R => '0'
    );
row_hit_ns_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => row_hit_ns_carry_n_0,
      CO(2) => row_hit_ns_carry_n_1,
      CO(1) => row_hit_ns_carry_n_2,
      CO(0) => row_hit_ns_carry_n_3,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_row_hit_ns_carry_O_UNCONNECTED(3 downto 0),
      S(3) => row_hit_ns_carry_i_1_n_0,
      S(2) => row_hit_ns_carry_i_2_n_0,
      S(1) => row_hit_ns_carry_i_3_n_0,
      S(0) => row_hit_ns_carry_i_4_n_0
    );
\row_hit_ns_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => row_hit_ns_carry_n_0,
      CO(3 downto 2) => \NLW_row_hit_ns_carry__0_CO_UNCONNECTED\(3 downto 2),
      CO(1) => row_hit_ns,
      CO(0) => \row_hit_ns_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_row_hit_ns_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => S(0),
      S(0) => \row_hit_ns_carry__0_i_2_n_0\
    );
\row_hit_ns_carry__0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^req_row_r_lcl_reg[15]_0\(14),
      I1 => row(14),
      I2 => row(13),
      I3 => \^req_row_r_lcl_reg[15]_0\(13),
      I4 => row(12),
      I5 => \^req_row_r_lcl_reg[15]_0\(12),
      O => \row_hit_ns_carry__0_i_2_n_0\
    );
row_hit_ns_carry_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^req_row_r_lcl_reg[15]_0\(11),
      I1 => row(11),
      I2 => row(10),
      I3 => \^req_row_r_lcl_reg[15]_0\(10),
      I4 => row(9),
      I5 => \^req_row_r_lcl_reg[15]_0\(9),
      O => row_hit_ns_carry_i_1_n_0
    );
row_hit_ns_carry_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^req_row_r_lcl_reg[15]_0\(8),
      I1 => row(8),
      I2 => row(6),
      I3 => \^req_row_r_lcl_reg[15]_0\(6),
      I4 => row(7),
      I5 => \^req_row_r_lcl_reg[15]_0\(7),
      O => row_hit_ns_carry_i_2_n_0
    );
row_hit_ns_carry_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^req_row_r_lcl_reg[15]_0\(5),
      I1 => row(5),
      I2 => row(4),
      I3 => \^req_row_r_lcl_reg[15]_0\(4),
      I4 => row(3),
      I5 => \^req_row_r_lcl_reg[15]_0\(3),
      O => row_hit_ns_carry_i_3_n_0
    );
row_hit_ns_carry_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^req_row_r_lcl_reg[15]_0\(2),
      I1 => row(2),
      I2 => row(1),
      I3 => \^req_row_r_lcl_reg[15]_0\(1),
      I4 => row(0),
      I5 => \^req_row_r_lcl_reg[15]_0\(0),
      O => row_hit_ns_carry_i_4_n_0
    );
row_hit_r_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => row_hit_ns,
      Q => \^row_hit_r\,
      R => '0'
    );
\wr_this_rank_r[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^rd_wr_r_lcl_reg_0\,
      O => start_wtp_timer0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity mig_7series_nosysclock_mig_7series_v4_2_bank_queue is
  port (
    idle_r_lcl_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    pass_open_bank_r : out STD_LOGIC;
    pre_bm_end_r : out STD_LOGIC;
    q_has_priority : out STD_LOGIC;
    q_has_rd : out STD_LOGIC;
    pre_bm_end_r_reg_0 : out STD_LOGIC;
    wait_for_maint_r_lcl_reg_0 : out STD_LOGIC;
    tail_r : out STD_LOGIC;
    auto_pre_r_lcl_reg_0 : out STD_LOGIC;
    ordered_r : out STD_LOGIC_VECTOR ( 0 to 0 );
    pre_bm_end_r_reg_1 : out STD_LOGIC;
    idle_r_lcl_reg_1 : out STD_LOGIC;
    pre_bm_end_r_reg_2 : out STD_LOGIC;
    wait_for_maint_r_lcl_reg_1 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \q_entry_r_reg[0]_0\ : out STD_LOGIC;
    \rstdiv0_sync_r1_reg_rep__12\ : out STD_LOGIC;
    p_9_in : out STD_LOGIC;
    q_entry_ns : out STD_LOGIC_VECTOR ( 0 to 0 );
    idle_r_lcl_reg_2 : out STD_LOGIC;
    \rstdiv0_sync_r1_reg_rep__12_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    pre_passing_open_bank_r_reg_0 : out STD_LOGIC;
    idle_r_lcl_reg_3 : out STD_LOGIC;
    idle_r_lcl_reg_4 : out STD_LOGIC;
    act_wait_ns : out STD_LOGIC;
    idle_r_lcl_reg_5 : out STD_LOGIC;
    pre_bm_end_r_reg_3 : out STD_LOGIC;
    idle_r_lcl_reg_6 : out STD_LOGIC;
    auto_pre_r_lcl_reg_1 : out STD_LOGIC;
    order_q_r : out STD_LOGIC_VECTOR ( 1 downto 0 );
    CLK : in STD_LOGIC;
    pass_open_bank_r_lcl_reg_0 : in STD_LOGIC;
    pre_bm_end_ns : in STD_LOGIC;
    pre_passing_open_bank_ns : in STD_LOGIC;
    wait_for_maint_r_lcl_reg_2 : in STD_LOGIC;
    wait_for_maint_r_lcl_reg_3 : in STD_LOGIC;
    \q_entry_r_reg[1]_0\ : in STD_LOGIC;
    \compute_tail.tail_r_lcl_reg_0\ : in STD_LOGIC;
    \compute_tail.tail_r_lcl_reg_1\ : in STD_LOGIC;
    head_r_lcl_reg_0 : in STD_LOGIC;
    \q_entry_r_reg[0]_1\ : in STD_LOGIC;
    \compute_tail.tail_r_lcl_reg_2\ : in STD_LOGIC;
    \q_entry_r_reg[0]_2\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    q_has_rd_r_reg_0 : in STD_LOGIC;
    demand_act_priority_r_reg : in STD_LOGIC;
    ras_timer_zero_r : in STD_LOGIC;
    demand_act_priority_r : in STD_LOGIC;
    q_has_rd_r_reg_1 : in STD_LOGIC;
    q_has_rd_r_reg_2 : in STD_LOGIC;
    was_wr : in STD_LOGIC;
    \q_entry_r_reg[0]_3\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \ras_timer_r_reg[0]\ : in STD_LOGIC;
    \ras_timer_r_reg[0]_0\ : in STD_LOGIC;
    \ras_timer_r_reg[0]_1\ : in STD_LOGIC;
    \ras_timer_r_reg[0]_2\ : in STD_LOGIC;
    \ras_timer_r_reg[1]\ : in STD_LOGIC;
    \ras_timer_r_reg[1]_0\ : in STD_LOGIC;
    \ras_timer_r_reg[1]_1\ : in STD_LOGIC;
    \ras_timer_r_reg[1]_2\ : in STD_LOGIC;
    \ras_timer_r_reg[2]\ : in STD_LOGIC;
    \ras_timer_r_reg[2]_0\ : in STD_LOGIC;
    \ras_timer_r_reg[2]_1\ : in STD_LOGIC;
    \ras_timer_r_reg[2]_2\ : in STD_LOGIC;
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[1]_0\ : in STD_LOGIC;
    accept_internal_r_reg : in STD_LOGIC;
    accept_internal_r_reg_0 : in STD_LOGIC;
    accept_internal_r_reg_1 : in STD_LOGIC;
    accept_internal_r_reg_2 : in STD_LOGIC;
    \q_entry_r_reg[1]_1\ : in STD_LOGIC;
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[2]_0\ : in STD_LOGIC;
    \q_entry_r_reg[0]_4\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q_entry_r_reg[1]_2\ : in STD_LOGIC;
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[3]_0\ : in STD_LOGIC;
    ordered_r_lcl_reg_0 : in STD_LOGIC;
    \maint_controller.maint_hit_busies_r_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \maint_controller.maint_hit_busies_r_reg[0]_0\ : in STD_LOGIC;
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[1]_1\ : in STD_LOGIC;
    head_r_lcl_reg_1 : in STD_LOGIC;
    head_r_lcl_reg_2 : in STD_LOGIC;
    bm_end_r1_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    req_wr_r : in STD_LOGIC_VECTOR ( 0 to 0 );
    accept_internal_r : in STD_LOGIC;
    \q_entry_r_reg[0]_5\ : in STD_LOGIC;
    app_en_r2 : in STD_LOGIC;
    \q_entry_r_reg[0]_6\ : in STD_LOGIC;
    act_wait_r_lcl_reg : in STD_LOGIC;
    auto_pre_r_lcl_reg_2 : in STD_LOGIC;
    auto_pre_r_lcl_reg_3 : in STD_LOGIC;
    row_hit_r : in STD_LOGIC;
    auto_pre_r_lcl_reg_4 : in STD_LOGIC;
    app_hi_pri_r2 : in STD_LOGIC;
    bm_end_r1 : in STD_LOGIC;
    act_wait_r_lcl_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ras_timer_r[2]_i_3__2_0\ : in STD_LOGIC;
    \ras_timer_r[2]_i_3__2_1\ : in STD_LOGIC;
    \ras_timer_r[2]_i_3__2_2\ : in STD_LOGIC;
    granted_row_r_reg : in STD_LOGIC;
    pre_wait_r : in STD_LOGIC;
    granted_row_r_reg_0 : in STD_LOGIC;
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[3]_1\ : in STD_LOGIC;
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[2]_1\ : in STD_LOGIC;
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[1]_2\ : in STD_LOGIC;
    \q_entry_r_reg[1]_3\ : in STD_LOGIC;
    \q_entry_r_reg[0]_7\ : in STD_LOGIC;
    \order_q_r_reg[1]_0\ : in STD_LOGIC;
    \order_q_r_reg[0]_0\ : in STD_LOGIC;
    set_order_q : in STD_LOGIC;
    \order_q_r_reg[0]_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of mig_7series_nosysclock_mig_7series_v4_2_bank_queue : entity is "mig_7series_v4_2_bank_queue";
end mig_7series_nosysclock_mig_7series_v4_2_bank_queue;

architecture STRUCTURE of mig_7series_nosysclock_mig_7series_v4_2_bank_queue is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal act_wait_r_lcl_i_2_n_0 : STD_LOGIC;
  signal auto_pre_r_lcl_i_1_n_0 : STD_LOGIC;
  signal \^auto_pre_r_lcl_reg_0\ : STD_LOGIC;
  signal \compute_tail.tail_r_lcl_i_1_n_0\ : STD_LOGIC;
  signal \grant_r[2]_i_4_n_0\ : STD_LOGIC;
  signal head_r : STD_LOGIC_VECTOR ( 0 to 0 );
  signal head_r_lcl_i_1_n_0 : STD_LOGIC;
  signal \head_r_lcl_i_3__2_n_0\ : STD_LOGIC;
  signal \head_r_lcl_i_4__0_n_0\ : STD_LOGIC;
  signal \^idle_r_lcl_reg_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^idle_r_lcl_reg_1\ : STD_LOGIC;
  signal \^order_q_r\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \order_q_r[0]_i_1_n_0\ : STD_LOGIC;
  signal \order_q_r[1]_i_1_n_0\ : STD_LOGIC;
  signal \^ordered_r\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \ordered_r_lcl_i_1__2_n_0\ : STD_LOGIC;
  signal \^pass_open_bank_r\ : STD_LOGIC;
  signal \^pre_bm_end_r\ : STD_LOGIC;
  signal \^pre_bm_end_r_reg_0\ : STD_LOGIC;
  signal \^pre_bm_end_r_reg_1\ : STD_LOGIC;
  signal pre_passing_open_bank_r : STD_LOGIC;
  signal q_entry_r : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \q_entry_r[0]_i_1_n_0\ : STD_LOGIC;
  signal \q_entry_r[0]_i_2__2_n_0\ : STD_LOGIC;
  signal \q_entry_r[1]_i_1_n_0\ : STD_LOGIC;
  signal \q_entry_r[1]_i_4__2_n_0\ : STD_LOGIC;
  signal \q_entry_r[1]_i_5__0_n_0\ : STD_LOGIC;
  signal \q_entry_r[1]_i_5__2_n_0\ : STD_LOGIC;
  signal \q_entry_r[1]_i_6__2_n_0\ : STD_LOGIC;
  signal \q_entry_r[1]_i_7__1_n_0\ : STD_LOGIC;
  signal \q_entry_r[1]_i_8_n_0\ : STD_LOGIC;
  signal \^q_entry_r_reg[0]_0\ : STD_LOGIC;
  signal \^q_has_priority\ : STD_LOGIC;
  signal q_has_priority_ns : STD_LOGIC;
  signal \^q_has_rd\ : STD_LOGIC;
  signal \q_has_rd_r_i_1__2_n_0\ : STD_LOGIC;
  signal \ras_timer_r[0]_i_2__1_n_0\ : STD_LOGIC;
  signal \ras_timer_r[1]_i_2__1_n_0\ : STD_LOGIC;
  signal \ras_timer_r[2]_i_2__1_n_0\ : STD_LOGIC;
  signal \ras_timer_r[2]_i_5__2_n_0\ : STD_LOGIC;
  signal \rb_hit_busies.rb_hit_busies_r_lcl[1]_i_2_n_0\ : STD_LOGIC;
  signal \rb_hit_busies.rb_hit_busies_r_lcl[2]_i_2_n_0\ : STD_LOGIC;
  signal \rb_hit_busies.rb_hit_busies_r_lcl[3]_i_2_n_0\ : STD_LOGIC;
  signal rb_hit_busies_r : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \^rstdiv0_sync_r1_reg_rep__12\ : STD_LOGIC;
  signal \^tail_r\ : STD_LOGIC;
  signal \^wait_for_maint_r_lcl_reg_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of accept_internal_r_i_1 : label is "soft_lutpair505";
  attribute SOFT_HLUTNM of act_wait_r_lcl_i_2 : label is "soft_lutpair510";
  attribute SOFT_HLUTNM of \compute_tail.tail_r_lcl_i_2__1\ : label is "soft_lutpair509";
  attribute SOFT_HLUTNM of \idle_r_lcl_i_1__2\ : label is "soft_lutpair505";
  attribute SOFT_HLUTNM of \q_entry_r[0]_i_2__2\ : label is "soft_lutpair506";
  attribute SOFT_HLUTNM of \q_entry_r[0]_i_3__0\ : label is "soft_lutpair509";
  attribute SOFT_HLUTNM of \q_entry_r[0]_i_3__2\ : label is "soft_lutpair508";
  attribute SOFT_HLUTNM of \q_entry_r[1]_i_2__1\ : label is "soft_lutpair507";
  attribute SOFT_HLUTNM of \q_entry_r[1]_i_5__2\ : label is "soft_lutpair508";
  attribute SOFT_HLUTNM of \q_entry_r[1]_i_6__0\ : label is "soft_lutpair507";
  attribute SOFT_HLUTNM of \q_entry_r[1]_i_7__1\ : label is "soft_lutpair506";
  attribute SOFT_HLUTNM of \ras_timer_r[0]_i_1__2\ : label is "soft_lutpair510";
  attribute SOFT_HLUTNM of \ras_timer_r[1]_i_1__2\ : label is "soft_lutpair511";
  attribute SOFT_HLUTNM of \ras_timer_r[2]_i_1__2\ : label is "soft_lutpair511";
begin
  E(0) <= \^e\(0);
  auto_pre_r_lcl_reg_0 <= \^auto_pre_r_lcl_reg_0\;
  idle_r_lcl_reg_0(0) <= \^idle_r_lcl_reg_0\(0);
  idle_r_lcl_reg_1 <= \^idle_r_lcl_reg_1\;
  order_q_r(1 downto 0) <= \^order_q_r\(1 downto 0);
  ordered_r(0) <= \^ordered_r\(0);
  pass_open_bank_r <= \^pass_open_bank_r\;
  pre_bm_end_r <= \^pre_bm_end_r\;
  pre_bm_end_r_reg_0 <= \^pre_bm_end_r_reg_0\;
  pre_bm_end_r_reg_1 <= \^pre_bm_end_r_reg_1\;
  \q_entry_r_reg[0]_0\ <= \^q_entry_r_reg[0]_0\;
  q_has_priority <= \^q_has_priority\;
  q_has_rd <= \^q_has_rd\;
  \rstdiv0_sync_r1_reg_rep__12\ <= \^rstdiv0_sync_r1_reg_rep__12\;
  tail_r <= \^tail_r\;
  wait_for_maint_r_lcl_reg_0 <= \^wait_for_maint_r_lcl_reg_0\;
accept_internal_r_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2AAAAAAA"
    )
        port map (
      I0 => accept_internal_r_reg,
      I1 => \^rstdiv0_sync_r1_reg_rep__12\,
      I2 => accept_internal_r_reg_0,
      I3 => accept_internal_r_reg_1,
      I4 => accept_internal_r_reg_2,
      O => p_9_in
    );
\act_wait_r_lcl_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFF888"
    )
        port map (
      I0 => demand_act_priority_r_reg,
      I1 => act_wait_r_lcl_i_2_n_0,
      I2 => \^pass_open_bank_r\,
      I3 => \^pre_bm_end_r_reg_1\,
      I4 => act_wait_r_lcl_reg,
      I5 => bm_end_r1,
      O => act_wait_ns
    );
act_wait_r_lcl_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"15"
    )
        port map (
      I0 => \^q_entry_r_reg[0]_0\,
      I1 => demand_act_priority_r_reg,
      I2 => act_wait_r_lcl_reg_0(0),
      O => act_wait_r_lcl_i_2_n_0
    );
auto_pre_r_lcl_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAEEEEE00000000"
    )
        port map (
      I0 => \^auto_pre_r_lcl_reg_0\,
      I1 => auto_pre_r_lcl_reg_2,
      I2 => \^wait_for_maint_r_lcl_reg_0\,
      I3 => auto_pre_r_lcl_reg_3,
      I4 => row_hit_r,
      I5 => auto_pre_r_lcl_reg_4,
      O => auto_pre_r_lcl_i_1_n_0
    );
auto_pre_r_lcl_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => auto_pre_r_lcl_i_1_n_0,
      Q => \^auto_pre_r_lcl_reg_0\,
      R => '0'
    );
bm_end_r1_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAEAEAEA"
    )
        port map (
      I0 => \^pre_bm_end_r\,
      I1 => Q(0),
      I2 => \^pass_open_bank_r\,
      I3 => bm_end_r1_reg,
      I4 => req_wr_r(0),
      O => \^pre_bm_end_r_reg_1\
    );
\compute_tail.tail_r_lcl_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FECCFEFCEECCEECC"
    )
        port map (
      I0 => \^pre_bm_end_r_reg_1\,
      I1 => \^idle_r_lcl_reg_1\,
      I2 => \compute_tail.tail_r_lcl_reg_0\,
      I3 => \compute_tail.tail_r_lcl_reg_1\,
      I4 => \^idle_r_lcl_reg_0\(0),
      I5 => \^tail_r\,
      O => \compute_tail.tail_r_lcl_i_1_n_0\
    );
\compute_tail.tail_r_lcl_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \^pre_bm_end_r_reg_1\,
      I1 => \q_entry_r_reg[0]_1\,
      I2 => \compute_tail.tail_r_lcl_reg_2\,
      O => pre_bm_end_r_reg_2
    );
\compute_tail.tail_r_lcl_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \compute_tail.tail_r_lcl_i_1_n_0\,
      Q => \^tail_r\,
      R => \q_entry_r_reg[1]_0\
    );
demand_act_priority_r_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0400000000000000"
    )
        port map (
      I0 => \^wait_for_maint_r_lcl_reg_0\,
      I1 => demand_act_priority_r_reg,
      I2 => \^idle_r_lcl_reg_0\(0),
      I3 => head_r(0),
      I4 => ras_timer_zero_r,
      I5 => demand_act_priority_r,
      O => wait_for_maint_r_lcl_reg_1
    );
\grant_r[2]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFD0DDDDDD"
    )
        port map (
      I0 => \grant_r[2]_i_4_n_0\,
      I1 => granted_row_r_reg,
      I2 => \^auto_pre_r_lcl_reg_0\,
      I3 => ras_timer_zero_r,
      I4 => pre_wait_r,
      I5 => granted_row_r_reg_0,
      O => auto_pre_r_lcl_reg_1
    );
\grant_r[2]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000800"
    )
        port map (
      I0 => ras_timer_zero_r,
      I1 => head_r(0),
      I2 => \^idle_r_lcl_reg_0\(0),
      I3 => demand_act_priority_r_reg,
      I4 => \^wait_for_maint_r_lcl_reg_0\,
      O => \grant_r[2]_i_4_n_0\
    );
head_r_lcl_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => head_r_lcl_reg_0,
      I1 => \^pre_bm_end_r_reg_1\,
      I2 => \head_r_lcl_i_3__2_n_0\,
      I3 => \q_entry_r[1]_i_5__0_n_0\,
      I4 => head_r(0),
      O => head_r_lcl_i_1_n_0
    );
\head_r_lcl_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F20202F20202020"
    )
        port map (
      I0 => q_entry_r(0),
      I1 => q_entry_r(1),
      I2 => \head_r_lcl_i_4__0_n_0\,
      I3 => head_r_lcl_reg_1,
      I4 => \q_entry_r[1]_i_8_n_0\,
      I5 => head_r_lcl_reg_2,
      O => \head_r_lcl_i_3__2_n_0\
    );
\head_r_lcl_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"33035555"
    )
        port map (
      I0 => \q_entry_r[1]_i_8_n_0\,
      I1 => q_has_rd_r_reg_2,
      I2 => head_r(0),
      I3 => \rb_hit_busies.rb_hit_busies_r_lcl_reg[1]_1\,
      I4 => \^idle_r_lcl_reg_0\(0),
      O => \head_r_lcl_i_4__0_n_0\
    );
head_r_lcl_reg: unisim.vcomponents.FDSE
     port map (
      C => CLK,
      CE => '1',
      D => head_r_lcl_i_1_n_0,
      Q => head_r(0),
      S => \q_entry_r_reg[1]_0\
    );
\idle_r_lcl_i_1__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^rstdiv0_sync_r1_reg_rep__12\,
      O => \^e\(0)
    );
\idle_r_lcl_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01110101"
    )
        port map (
      I0 => \^pre_bm_end_r_reg_1\,
      I1 => ordered_r_lcl_reg_0,
      I2 => \^idle_r_lcl_reg_0\(0),
      I3 => \rb_hit_busies.rb_hit_busies_r_lcl_reg[1]_1\,
      I4 => head_r(0),
      O => \^rstdiv0_sync_r1_reg_rep__12\
    );
idle_r_lcl_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \^e\(0),
      Q => \^idle_r_lcl_reg_0\(0),
      R => '0'
    );
\maint_controller.maint_hit_busies_r[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10111010"
    )
        port map (
      I0 => \^pre_bm_end_r_reg_1\,
      I1 => ordered_r_lcl_reg_0,
      I2 => \maint_controller.maint_hit_busies_r_reg[0]\(0),
      I3 => \maint_controller.maint_hit_busies_r_reg[0]_0\,
      I4 => \^rstdiv0_sync_r1_reg_rep__12\,
      O => \rstdiv0_sync_r1_reg_rep__12_0\(0)
    );
\order_q_r[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"553100305531CC30"
    )
        port map (
      I0 => \order_q_r_reg[0]_1\,
      I1 => \^order_q_r\(0),
      I2 => \^order_q_r\(1),
      I3 => \order_q_r_reg[0]_0\,
      I4 => set_order_q,
      I5 => ordered_r_lcl_reg_0,
      O => \order_q_r[0]_i_1_n_0\
    );
\order_q_r[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAC200C0AAC2F0C0"
    )
        port map (
      I0 => \order_q_r_reg[1]_0\,
      I1 => \^order_q_r\(0),
      I2 => \^order_q_r\(1),
      I3 => \order_q_r_reg[0]_0\,
      I4 => set_order_q,
      I5 => ordered_r_lcl_reg_0,
      O => \order_q_r[1]_i_1_n_0\
    );
\order_q_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \order_q_r[0]_i_1_n_0\,
      Q => \^order_q_r\(0),
      R => '0'
    );
\order_q_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \order_q_r[1]_i_1_n_0\,
      Q => \^order_q_r\(1),
      R => '0'
    );
\ordered_r_lcl_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5400545450505050"
    )
        port map (
      I0 => ordered_r_lcl_reg_0,
      I1 => \^idle_r_lcl_reg_1\,
      I2 => \^ordered_r\(0),
      I3 => bm_end_r1_reg,
      I4 => Q(0),
      I5 => req_wr_r(0),
      O => \ordered_r_lcl_i_1__2_n_0\
    );
ordered_r_lcl_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \ordered_r_lcl_i_1__2_n_0\,
      Q => \^ordered_r\(0),
      R => '0'
    );
pass_open_bank_r_lcl_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => pass_open_bank_r_lcl_reg_0,
      Q => \^pass_open_bank_r\,
      R => '0'
    );
pre_bm_end_r_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => pre_bm_end_ns,
      Q => \^pre_bm_end_r\,
      R => '0'
    );
pre_passing_open_bank_r_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => pre_passing_open_bank_ns,
      Q => pre_passing_open_bank_r,
      R => '0'
    );
\q_entry_r[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F404FFFFF7070000"
    )
        port map (
      I0 => \q_entry_r[0]_i_2__2_n_0\,
      I1 => \^idle_r_lcl_reg_1\,
      I2 => \^pre_bm_end_r_reg_1\,
      I3 => \q_entry_r_reg[0]_7\,
      I4 => \q_entry_r[1]_i_5__0_n_0\,
      I5 => q_entry_r(0),
      O => \q_entry_r[0]_i_1_n_0\
    );
\q_entry_r[0]_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \q_entry_r[1]_i_8_n_0\,
      I1 => \q_entry_r_reg[0]_2\(2),
      I2 => \q_entry_r_reg[0]_2\(1),
      I3 => \q_entry_r_reg[0]_2\(0),
      I4 => q_has_rd_r_reg_0,
      O => \q_entry_r[0]_i_2__2_n_0\
    );
\q_entry_r[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8080808080000000"
    )
        port map (
      I0 => \^idle_r_lcl_reg_0\(0),
      I1 => head_r(0),
      I2 => accept_internal_r,
      I3 => \q_entry_r_reg[0]_5\,
      I4 => app_en_r2,
      I5 => \q_entry_r_reg[0]_6\,
      O => \^idle_r_lcl_reg_1\
    );
\q_entry_r[0]_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \q_entry_r_reg[0]_4\(0),
      I1 => \^pre_bm_end_r_reg_1\,
      I2 => \q_entry_r[1]_i_5__2_n_0\,
      I3 => \q_entry_r_reg[0]_1\,
      O => pre_bm_end_r_reg_3
    );
\q_entry_r[0]_i_3__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \^pre_bm_end_r_reg_1\,
      I1 => \q_entry_r_reg[0]_3\(1),
      I2 => \q_entry_r_reg[0]_3\(2),
      I3 => \q_entry_r_reg[0]_3\(0),
      I4 => \^idle_r_lcl_reg_0\(0),
      O => idle_r_lcl_reg_6
    );
\q_entry_r[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB08FFFFFB080000"
    )
        port map (
      I0 => \q_entry_r_reg[1]_3\,
      I1 => \^pre_bm_end_r_reg_1\,
      I2 => q_has_rd_r_reg_2,
      I3 => \q_entry_r[1]_i_4__2_n_0\,
      I4 => \q_entry_r[1]_i_5__0_n_0\,
      I5 => q_entry_r(1),
      O => \q_entry_r[1]_i_1_n_0\
    );
\q_entry_r[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D1E0F1C0F1C0E0D1"
    )
        port map (
      I0 => q_has_rd_r_reg_2,
      I1 => \q_entry_r_reg[0]_1\,
      I2 => \q_entry_r_reg[1]_1\,
      I3 => \q_entry_r[1]_i_6__2_n_0\,
      I4 => \q_entry_r[1]_i_5__2_n_0\,
      I5 => \^pre_bm_end_r_reg_1\,
      O => q_entry_ns(0)
    );
\q_entry_r[1]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4DDBDBB2DBB2B224"
    )
        port map (
      I0 => \^pre_bm_end_r_reg_1\,
      I1 => \q_entry_r_reg[0]_1\,
      I2 => \q_entry_r_reg[0]_3\(1),
      I3 => \q_entry_r_reg[0]_3\(2),
      I4 => \q_entry_r_reg[0]_3\(0),
      I5 => \^idle_r_lcl_reg_0\(0),
      O => idle_r_lcl_reg_3
    );
\q_entry_r[1]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6A56A96A"
    )
        port map (
      I0 => \q_entry_r[1]_i_6__2_n_0\,
      I1 => \q_entry_r[1]_i_5__2_n_0\,
      I2 => \^pre_bm_end_r_reg_1\,
      I3 => \q_entry_r_reg[0]_1\,
      I4 => \q_entry_r_reg[0]_4\(0),
      O => idle_r_lcl_reg_5
    );
\q_entry_r[1]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"599AFFFF599A0000"
    )
        port map (
      I0 => \q_entry_r[1]_i_6__2_n_0\,
      I1 => \q_entry_r_reg[0]_1\,
      I2 => \^pre_bm_end_r_reg_1\,
      I3 => \q_entry_r[1]_i_5__2_n_0\,
      I4 => \q_entry_r_reg[0]_4\(0),
      I5 => \q_entry_r_reg[1]_2\,
      O => idle_r_lcl_reg_2
    );
\q_entry_r[1]_i_4__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFACACAFA3A0A0A3"
    )
        port map (
      I0 => \q_entry_r[1]_i_6__2_n_0\,
      I1 => \^idle_r_lcl_reg_1\,
      I2 => \^pre_bm_end_r_reg_1\,
      I3 => q_entry_r(0),
      I4 => q_entry_r(1),
      I5 => \q_entry_r[1]_i_7__1_n_0\,
      O => \q_entry_r[1]_i_4__2_n_0\
    );
\q_entry_r[1]_i_5__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FCFDFFFD"
    )
        port map (
      I0 => \q_entry_r[1]_i_8_n_0\,
      I1 => \^pre_bm_end_r_reg_1\,
      I2 => \^idle_r_lcl_reg_1\,
      I3 => \^idle_r_lcl_reg_0\(0),
      I4 => q_has_rd_r_reg_2,
      O => \q_entry_r[1]_i_5__0_n_0\
    );
\q_entry_r[1]_i_5__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \^idle_r_lcl_reg_0\(0),
      I1 => \q_entry_r_reg[0]_3\(0),
      I2 => \q_entry_r_reg[0]_3\(2),
      I3 => \q_entry_r_reg[0]_3\(1),
      O => \q_entry_r[1]_i_5__2_n_0\
    );
\q_entry_r[1]_i_6__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"244DDBB2"
    )
        port map (
      I0 => \q_entry_r[1]_i_5__2_n_0\,
      I1 => \q_entry_r_reg[0]_1\,
      I2 => \^pre_bm_end_r_reg_1\,
      I3 => \q_entry_r_reg[0]_4\(0),
      I4 => \q_entry_r[1]_i_6__2_n_0\,
      O => idle_r_lcl_reg_4
    );
\q_entry_r[1]_i_6__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7EE8"
    )
        port map (
      I0 => \^idle_r_lcl_reg_0\(0),
      I1 => \q_entry_r_reg[0]_3\(1),
      I2 => \q_entry_r_reg[0]_3\(2),
      I3 => \q_entry_r_reg[0]_3\(0),
      O => \q_entry_r[1]_i_6__2_n_0\
    );
\q_entry_r[1]_i_7__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7EE8E881"
    )
        port map (
      I0 => \q_entry_r[1]_i_8_n_0\,
      I1 => q_has_rd_r_reg_0,
      I2 => \q_entry_r_reg[0]_2\(0),
      I3 => \q_entry_r_reg[0]_2\(1),
      I4 => \q_entry_r_reg[0]_2\(2),
      O => \q_entry_r[1]_i_7__1_n_0\
    );
\q_entry_r[1]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7707770700007707"
    )
        port map (
      I0 => \q_entry_r_reg[0]_4\(0),
      I1 => rb_hit_busies_r(2),
      I2 => rb_hit_busies_r(1),
      I3 => \q_entry_r_reg[0]_1\,
      I4 => rb_hit_busies_r(3),
      I5 => \compute_tail.tail_r_lcl_reg_2\,
      O => \q_entry_r[1]_i_8_n_0\
    );
\q_entry_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \q_entry_r[0]_i_1_n_0\,
      Q => q_entry_r(0),
      R => \q_entry_r_reg[1]_0\
    );
\q_entry_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \q_entry_r[1]_i_1_n_0\,
      Q => q_entry_r(1),
      R => \q_entry_r_reg[1]_0\
    );
q_has_priority_r_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1010111010101010"
    )
        port map (
      I0 => \^pre_bm_end_r_reg_1\,
      I1 => act_wait_r_lcl_reg,
      I2 => \^q_has_priority\,
      I3 => q_has_rd_r_reg_0,
      I4 => q_has_rd_r_reg_2,
      I5 => app_hi_pri_r2,
      O => q_has_priority_ns
    );
q_has_priority_r_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => q_has_priority_ns,
      Q => \^q_has_priority\,
      R => '0'
    );
\q_has_rd_r_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F1F1F1F1F1FFF1F1"
    )
        port map (
      I0 => \^idle_r_lcl_reg_0\(0),
      I1 => q_has_rd_r_reg_1,
      I2 => \^q_has_rd\,
      I3 => q_has_rd_r_reg_2,
      I4 => q_has_rd_r_reg_0,
      I5 => was_wr,
      O => \q_has_rd_r_i_1__2_n_0\
    );
q_has_rd_r_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \q_has_rd_r_i_1__2_n_0\,
      Q => \^q_has_rd\,
      R => \^pre_bm_end_r_reg_0\
    );
\ras_timer_r[0]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ras_timer_r[0]_i_2__1_n_0\,
      I1 => \^q_entry_r_reg[0]_0\,
      I2 => \ras_timer_r_reg[0]\,
      O => D(0)
    );
\ras_timer_r[0]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBB8888888B888"
    )
        port map (
      I0 => \ras_timer_r_reg[0]_0\,
      I1 => rb_hit_busies_r(3),
      I2 => \ras_timer_r_reg[0]_1\,
      I3 => rb_hit_busies_r(1),
      I4 => rb_hit_busies_r(2),
      I5 => \ras_timer_r_reg[0]_2\,
      O => \ras_timer_r[0]_i_2__1_n_0\
    );
\ras_timer_r[1]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ras_timer_r[1]_i_2__1_n_0\,
      I1 => \^q_entry_r_reg[0]_0\,
      I2 => \ras_timer_r_reg[1]\,
      O => D(1)
    );
\ras_timer_r[1]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8B8BB888888"
    )
        port map (
      I0 => \ras_timer_r_reg[1]_0\,
      I1 => rb_hit_busies_r(3),
      I2 => \ras_timer_r_reg[1]_1\,
      I3 => \ras_timer_r_reg[1]_2\,
      I4 => rb_hit_busies_r(1),
      I5 => rb_hit_busies_r(2),
      O => \ras_timer_r[1]_i_2__1_n_0\
    );
\ras_timer_r[2]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ras_timer_r[2]_i_2__1_n_0\,
      I1 => \^q_entry_r_reg[0]_0\,
      I2 => \ras_timer_r_reg[2]\,
      O => D(2)
    );
\ras_timer_r[2]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8B888BB8888"
    )
        port map (
      I0 => \ras_timer_r_reg[2]_0\,
      I1 => rb_hit_busies_r(3),
      I2 => \ras_timer_r_reg[2]_1\,
      I3 => \ras_timer_r_reg[2]_2\,
      I4 => rb_hit_busies_r(1),
      I5 => rb_hit_busies_r(2),
      O => \ras_timer_r[2]_i_2__1_n_0\
    );
\ras_timer_r[2]_i_3__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => \ras_timer_r[2]_i_5__2_n_0\,
      I1 => q_entry_r(0),
      I2 => q_entry_r(1),
      I3 => \^idle_r_lcl_reg_0\(0),
      O => \^q_entry_r_reg[0]_0\
    );
\ras_timer_r[2]_i_5__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22F222F2FFFF22F2"
    )
        port map (
      I0 => rb_hit_busies_r(3),
      I1 => \ras_timer_r[2]_i_3__2_0\,
      I2 => rb_hit_busies_r(1),
      I3 => \ras_timer_r[2]_i_3__2_1\,
      I4 => rb_hit_busies_r(2),
      I5 => \ras_timer_r[2]_i_3__2_2\,
      O => \ras_timer_r[2]_i_5__2_n_0\
    );
\ras_timer_r[2]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55151515"
    )
        port map (
      I0 => pre_passing_open_bank_r,
      I1 => Q(0),
      I2 => \^pass_open_bank_r\,
      I3 => bm_end_r1_reg,
      I4 => req_wr_r(0),
      O => pre_passing_open_bank_r_reg_0
    );
\rb_hit_busies.rb_hit_busies_r_lcl[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rb_hit_busies_r(1),
      I1 => \^rstdiv0_sync_r1_reg_rep__12\,
      I2 => \rb_hit_busies.rb_hit_busies_r_lcl_reg[1]_0\,
      O => \rb_hit_busies.rb_hit_busies_r_lcl[1]_i_2_n_0\
    );
\rb_hit_busies.rb_hit_busies_r_lcl[2]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rb_hit_busies_r(2),
      I1 => \^rstdiv0_sync_r1_reg_rep__12\,
      I2 => \rb_hit_busies.rb_hit_busies_r_lcl_reg[2]_0\,
      O => \rb_hit_busies.rb_hit_busies_r_lcl[2]_i_2_n_0\
    );
\rb_hit_busies.rb_hit_busies_r_lcl[3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rb_hit_busies_r(3),
      I1 => \^rstdiv0_sync_r1_reg_rep__12\,
      I2 => \rb_hit_busies.rb_hit_busies_r_lcl_reg[3]_0\,
      O => \rb_hit_busies.rb_hit_busies_r_lcl[3]_i_2_n_0\
    );
\rb_hit_busies.rb_hit_busies_r_lcl[4]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFAAEAEAEA"
    )
        port map (
      I0 => \^pre_bm_end_r\,
      I1 => Q(0),
      I2 => \^pass_open_bank_r\,
      I3 => bm_end_r1_reg,
      I4 => req_wr_r(0),
      I5 => act_wait_r_lcl_reg,
      O => \^pre_bm_end_r_reg_0\
    );
\rb_hit_busies.rb_hit_busies_r_lcl_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \rb_hit_busies.rb_hit_busies_r_lcl[1]_i_2_n_0\,
      Q => rb_hit_busies_r(1),
      R => \rb_hit_busies.rb_hit_busies_r_lcl_reg[1]_2\
    );
\rb_hit_busies.rb_hit_busies_r_lcl_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \rb_hit_busies.rb_hit_busies_r_lcl[2]_i_2_n_0\,
      Q => rb_hit_busies_r(2),
      R => \rb_hit_busies.rb_hit_busies_r_lcl_reg[2]_1\
    );
\rb_hit_busies.rb_hit_busies_r_lcl_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \rb_hit_busies.rb_hit_busies_r_lcl[3]_i_2_n_0\,
      Q => rb_hit_busies_r(3),
      R => \rb_hit_busies.rb_hit_busies_r_lcl_reg[3]_1\
    );
wait_for_maint_r_lcl_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => wait_for_maint_r_lcl_reg_3,
      Q => \^wait_for_maint_r_lcl_reg_0\,
      R => wait_for_maint_r_lcl_reg_2
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \mig_7series_nosysclock_mig_7series_v4_2_bank_queue__parameterized0\ is
  port (
    idle_r_lcl_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    pass_open_bank_r : out STD_LOGIC;
    pre_bm_end_r : out STD_LOGIC;
    q_has_rd : out STD_LOGIC;
    \rstdiv0_sync_r1_reg_rep__13\ : out STD_LOGIC;
    wait_for_maint_r_lcl_reg_0 : out STD_LOGIC;
    tail_r : out STD_LOGIC;
    auto_pre_r_lcl_reg_0 : out STD_LOGIC;
    ordered_r_lcl_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    pre_bm_end_r_reg_0 : out STD_LOGIC;
    idle_r_lcl_reg_1 : out STD_LOGIC;
    wait_for_maint_r_lcl_reg_1 : out STD_LOGIC;
    idle_r_lcl_reg_2 : out STD_LOGIC;
    granted_col_ns : out STD_LOGIC;
    rd_wr_r_lcl_reg : out STD_LOGIC;
    p_15_in : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \q_entry_r_reg[0]_0\ : out STD_LOGIC;
    demand_priority_ns : out STD_LOGIC;
    \rstdiv0_sync_r1_reg_rep__12\ : out STD_LOGIC;
    \maint_controller.maint_rdy\ : out STD_LOGIC;
    \rstdiv0_sync_r1_reg_rep__12_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[3]_0\ : out STD_LOGIC;
    \q_entry_r_reg[0]_1\ : out STD_LOGIC;
    pre_bm_end_r_reg_1 : out STD_LOGIC;
    idle_r_lcl_reg_3 : out STD_LOGIC;
    pre_passing_open_bank_r_reg_0 : out STD_LOGIC;
    ras_timer_zero_r_reg : out STD_LOGIC;
    CLK : in STD_LOGIC;
    pass_open_bank_r_lcl_reg_0 : in STD_LOGIC;
    pre_bm_end_ns : in STD_LOGIC;
    pre_passing_open_bank_ns : in STD_LOGIC;
    wait_for_maint_r_lcl_reg_2 : in STD_LOGIC;
    wait_for_maint_r_lcl_reg_3 : in STD_LOGIC;
    \q_entry_r_reg[1]_0\ : in STD_LOGIC;
    ordered_r_lcl_reg_1 : in STD_LOGIC;
    \compute_tail.tail_r_lcl_reg_0\ : in STD_LOGIC;
    \compute_tail.tail_r_lcl_reg_1\ : in STD_LOGIC;
    head_r_lcl_reg_0 : in STD_LOGIC;
    head_r_lcl_reg_1 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    q_has_rd_r_reg_0 : in STD_LOGIC;
    q_has_rd_r_reg_1 : in STD_LOGIC;
    q_has_rd_r_reg_2 : in STD_LOGIC;
    was_wr : in STD_LOGIC;
    demand_act_priority_r_reg : in STD_LOGIC;
    ras_timer_zero_r : in STD_LOGIC;
    demand_act_priority_r : in STD_LOGIC;
    idle_r : in STD_LOGIC_VECTOR ( 2 downto 0 );
    granted_col_r_reg : in STD_LOGIC;
    granted_col_r_reg_0 : in STD_LOGIC;
    granted_col_r_reg_1 : in STD_LOGIC;
    granted_col_r_reg_2 : in STD_LOGIC;
    granted_col_r_reg_3 : in STD_LOGIC;
    q_has_rd_r_reg_3 : in STD_LOGIC;
    granted_col_r_reg_4 : in STD_LOGIC;
    \ras_timer_r_reg[0]\ : in STD_LOGIC;
    \ras_timer_r_reg[1]\ : in STD_LOGIC;
    \ras_timer_r_reg[2]\ : in STD_LOGIC;
    demand_priority_r_reg : in STD_LOGIC;
    req_priority_r : in STD_LOGIC;
    demand_priority_r_reg_0 : in STD_LOGIC;
    col_wait_r : in STD_LOGIC;
    req_bank_rdy_r_reg : in STD_LOGIC;
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[2]_0\ : in STD_LOGIC;
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[3]_1\ : in STD_LOGIC;
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[4]_0\ : in STD_LOGIC;
    \maint_controller.maint_rdy_r1_reg\ : in STD_LOGIC;
    \maint_controller.maint_rdy_r1_reg_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \maint_controller.maint_hit_busies_r_reg[1]\ : in STD_LOGIC;
    \maint_controller.maint_hit_busies_r_reg[1]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \maint_controller.maint_hit_busies_r_reg[1]_1\ : in STD_LOGIC;
    head_r_lcl_reg_2 : in STD_LOGIC;
    head_r_lcl_reg_3 : in STD_LOGIC;
    \q_entry_r_reg[0]_2\ : in STD_LOGIC;
    \q_entry_r[1]_i_2\ : in STD_LOGIC;
    accept_internal_r : in STD_LOGIC;
    \compute_tail.tail_r_lcl_reg_2\ : in STD_LOGIC;
    app_en_r2 : in STD_LOGIC;
    \compute_tail.tail_r_lcl_reg_3\ : in STD_LOGIC;
    \ras_timer_r[2]_i_3__1_0\ : in STD_LOGIC;
    \ras_timer_r[2]_i_3__1_1\ : in STD_LOGIC;
    \ras_timer_r[2]_i_3__1_2\ : in STD_LOGIC;
    \q_entry_r[1]_i_7__0\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    q_has_rd_r_reg_4 : in STD_LOGIC;
    q_has_rd_r_reg_5 : in STD_LOGIC;
    app_hi_pri_r2 : in STD_LOGIC;
    auto_pre_r_lcl_reg_1 : in STD_LOGIC;
    auto_pre_r_lcl_reg_2 : in STD_LOGIC;
    row_hit_r : in STD_LOGIC;
    auto_pre_r_lcl_reg_3 : in STD_LOGIC;
    \ras_timer_r_reg[0]_0\ : in STD_LOGIC;
    \ras_timer_r_reg[0]_1\ : in STD_LOGIC;
    \ras_timer_r_reg[0]_2\ : in STD_LOGIC;
    \ras_timer_r_reg[1]_0\ : in STD_LOGIC;
    \ras_timer_r_reg[1]_1\ : in STD_LOGIC;
    \ras_timer_r_reg[1]_2\ : in STD_LOGIC;
    \ras_timer_r_reg[2]_0\ : in STD_LOGIC;
    \ras_timer_r_reg[2]_1\ : in STD_LOGIC;
    \ras_timer_r_reg[2]_2\ : in STD_LOGIC;
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[3]_2\ : in STD_LOGIC;
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[2]_1\ : in STD_LOGIC;
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[4]_1\ : in STD_LOGIC;
    q_entry_ns : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q_entry_r_reg[0]_3\ : in STD_LOGIC;
    \order_q_r_reg[1]_0\ : in STD_LOGIC;
    set_order_q : in STD_LOGIC;
    \order_q_r_reg[0]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \mig_7series_nosysclock_mig_7series_v4_2_bank_queue__parameterized0\ : entity is "mig_7series_v4_2_bank_queue";
end \mig_7series_nosysclock_mig_7series_v4_2_bank_queue__parameterized0\;

architecture STRUCTURE of \mig_7series_nosysclock_mig_7series_v4_2_bank_queue__parameterized0\ is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \auto_pre_r_lcl_i_1__2_n_0\ : STD_LOGIC;
  signal \^auto_pre_r_lcl_reg_0\ : STD_LOGIC;
  signal \compute_tail.tail_r_lcl_i_1__0_n_0\ : STD_LOGIC;
  signal \demand_priority_r_i_2__1_n_0\ : STD_LOGIC;
  signal head_r : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \head_r_lcl_i_1__0_n_0\ : STD_LOGIC;
  signal head_r_lcl_i_2_n_0 : STD_LOGIC;
  signal head_r_lcl_i_3_n_0 : STD_LOGIC;
  signal \^idle_r_lcl_reg_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^idle_r_lcl_reg_1\ : STD_LOGIC;
  signal order_q_r : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \order_q_r[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \order_q_r[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \^p_15_in\ : STD_LOGIC;
  signal \^pass_open_bank_r\ : STD_LOGIC;
  signal \^pre_bm_end_r\ : STD_LOGIC;
  signal \^pre_bm_end_r_reg_0\ : STD_LOGIC;
  signal pre_passing_open_bank_r : STD_LOGIC;
  signal q_entry_r : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \q_entry_r[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \q_entry_r[0]_i_2_n_0\ : STD_LOGIC;
  signal \q_entry_r[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \q_entry_r[1]_i_3_n_0\ : STD_LOGIC;
  signal \^q_entry_r_reg[0]_0\ : STD_LOGIC;
  signal q_has_priority : STD_LOGIC;
  signal q_has_priority_ns : STD_LOGIC;
  signal \^q_has_rd\ : STD_LOGIC;
  signal \q_has_rd_r_i_1__1_n_0\ : STD_LOGIC;
  signal \ras_timer_r[0]_i_2__2_n_0\ : STD_LOGIC;
  signal \ras_timer_r[1]_i_2__2_n_0\ : STD_LOGIC;
  signal \ras_timer_r[2]_i_2__2_n_0\ : STD_LOGIC;
  signal \ras_timer_r[2]_i_5__1_n_0\ : STD_LOGIC;
  signal \rb_hit_busies.rb_hit_busies_r_lcl[2]_i_1_n_0\ : STD_LOGIC;
  signal \rb_hit_busies.rb_hit_busies_r_lcl[3]_i_1_n_0\ : STD_LOGIC;
  signal \rb_hit_busies.rb_hit_busies_r_lcl[4]_i_2_n_0\ : STD_LOGIC;
  signal \^rb_hit_busies.rb_hit_busies_r_lcl_reg[3]_0\ : STD_LOGIC;
  signal rb_hit_busies_r : STD_LOGIC_VECTOR ( 4 downto 2 );
  signal \^rd_wr_r_lcl_reg\ : STD_LOGIC;
  signal \^rstdiv0_sync_r1_reg_rep__12\ : STD_LOGIC;
  signal \^rstdiv0_sync_r1_reg_rep__12_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^rstdiv0_sync_r1_reg_rep__13\ : STD_LOGIC;
  signal \^tail_r\ : STD_LOGIC;
  signal \^wait_for_maint_r_lcl_reg_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \demand_priority_r_i_2__1\ : label is "soft_lutpair517";
  attribute SOFT_HLUTNM of idle_r_lcl_i_1 : label is "soft_lutpair516";
  attribute SOFT_HLUTNM of \maint_controller.maint_hit_busies_r[1]_i_1\ : label is "soft_lutpair516";
  attribute SOFT_HLUTNM of \ras_timer_r[0]_i_1__1\ : label is "soft_lutpair518";
  attribute SOFT_HLUTNM of \ras_timer_r[1]_i_1__1\ : label is "soft_lutpair518";
  attribute SOFT_HLUTNM of \req_bank_rdy_r_i_1__1\ : label is "soft_lutpair517";
begin
  E(0) <= \^e\(0);
  auto_pre_r_lcl_reg_0 <= \^auto_pre_r_lcl_reg_0\;
  idle_r_lcl_reg_0(0) <= \^idle_r_lcl_reg_0\(0);
  idle_r_lcl_reg_1 <= \^idle_r_lcl_reg_1\;
  p_15_in <= \^p_15_in\;
  pass_open_bank_r <= \^pass_open_bank_r\;
  pre_bm_end_r <= \^pre_bm_end_r\;
  pre_bm_end_r_reg_0 <= \^pre_bm_end_r_reg_0\;
  \q_entry_r_reg[0]_0\ <= \^q_entry_r_reg[0]_0\;
  q_has_rd <= \^q_has_rd\;
  \rb_hit_busies.rb_hit_busies_r_lcl_reg[3]_0\ <= \^rb_hit_busies.rb_hit_busies_r_lcl_reg[3]_0\;
  rd_wr_r_lcl_reg <= \^rd_wr_r_lcl_reg\;
  \rstdiv0_sync_r1_reg_rep__12\ <= \^rstdiv0_sync_r1_reg_rep__12\;
  \rstdiv0_sync_r1_reg_rep__12_0\(0) <= \^rstdiv0_sync_r1_reg_rep__12_0\(0);
  \rstdiv0_sync_r1_reg_rep__13\ <= \^rstdiv0_sync_r1_reg_rep__13\;
  tail_r <= \^tail_r\;
  wait_for_maint_r_lcl_reg_0 <= \^wait_for_maint_r_lcl_reg_0\;
\act_wait_r_lcl_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55151515"
    )
        port map (
      I0 => \^pre_bm_end_r\,
      I1 => Q(0),
      I2 => \^pass_open_bank_r\,
      I3 => q_has_rd_r_reg_3,
      I4 => q_has_rd_r_reg_4,
      O => \^pre_bm_end_r_reg_0\
    );
\auto_pre_r_lcl_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAEEEEE00000000"
    )
        port map (
      I0 => \^auto_pre_r_lcl_reg_0\,
      I1 => auto_pre_r_lcl_reg_1,
      I2 => \^wait_for_maint_r_lcl_reg_0\,
      I3 => auto_pre_r_lcl_reg_2,
      I4 => row_hit_r,
      I5 => auto_pre_r_lcl_reg_3,
      O => \auto_pre_r_lcl_i_1__2_n_0\
    );
auto_pre_r_lcl_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \auto_pre_r_lcl_i_1__2_n_0\,
      Q => \^auto_pre_r_lcl_reg_0\,
      R => '0'
    );
\compute_tail.tail_r_lcl_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FCFFDCDCDCDCDCDC"
    )
        port map (
      I0 => \^pre_bm_end_r_reg_0\,
      I1 => \^idle_r_lcl_reg_1\,
      I2 => \compute_tail.tail_r_lcl_reg_0\,
      I3 => \^idle_r_lcl_reg_0\(0),
      I4 => \compute_tail.tail_r_lcl_reg_1\,
      I5 => \^tail_r\,
      O => \compute_tail.tail_r_lcl_i_1__0_n_0\
    );
\compute_tail.tail_r_lcl_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \^pre_bm_end_r_reg_0\,
      I1 => head_r_lcl_reg_1(1),
      I2 => head_r_lcl_reg_1(0),
      O => pre_bm_end_r_reg_1
    );
\compute_tail.tail_r_lcl_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \compute_tail.tail_r_lcl_i_1__0_n_0\,
      Q => \^tail_r\,
      R => \q_entry_r_reg[1]_0\
    );
\demand_act_priority_r_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0400000000000000"
    )
        port map (
      I0 => \^wait_for_maint_r_lcl_reg_0\,
      I1 => demand_act_priority_r_reg,
      I2 => \^idle_r_lcl_reg_0\(0),
      I3 => head_r(1),
      I4 => ras_timer_zero_r,
      I5 => demand_act_priority_r,
      O => wait_for_maint_r_lcl_reg_1
    );
\demand_priority_r_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888800008880"
    )
        port map (
      I0 => demand_priority_r_reg,
      I1 => \^rstdiv0_sync_r1_reg_rep__12\,
      I2 => q_has_priority,
      I3 => req_priority_r,
      I4 => \demand_priority_r_i_2__1_n_0\,
      I5 => demand_priority_r_reg_0,
      O => demand_priority_ns
    );
\demand_priority_r_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00F8"
    )
        port map (
      I0 => req_bank_rdy_r_reg,
      I1 => order_q_r(0),
      I2 => order_q_r(1),
      I3 => q_has_rd_r_reg_3,
      O => \demand_priority_r_i_2__1_n_0\
    );
\grant_r[3]_i_16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000800"
    )
        port map (
      I0 => ras_timer_zero_r,
      I1 => head_r(1),
      I2 => \^idle_r_lcl_reg_0\(0),
      I3 => demand_act_priority_r_reg,
      I4 => \^wait_for_maint_r_lcl_reg_0\,
      O => ras_timer_zero_r_reg
    );
\grant_r[3]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C0800080"
    )
        port map (
      I0 => granted_col_r_reg_2,
      I1 => \^p_15_in\,
      I2 => granted_col_r_reg_3,
      I3 => q_has_rd_r_reg_3,
      I4 => granted_col_r_reg_4,
      O => \^rd_wr_r_lcl_reg\
    );
granted_col_r_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FBFF"
    )
        port map (
      I0 => \^rd_wr_r_lcl_reg\,
      I1 => granted_col_r_reg,
      I2 => granted_col_r_reg_0,
      I3 => granted_col_r_reg_1,
      O => granted_col_ns
    );
\head_r_lcl_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8FFFF88B80000"
    )
        port map (
      I0 => head_r_lcl_i_2_n_0,
      I1 => \^pre_bm_end_r_reg_0\,
      I2 => head_r_lcl_reg_0,
      I3 => head_r_lcl_reg_1(0),
      I4 => \q_entry_r[1]_i_3_n_0\,
      I5 => head_r(1),
      O => \head_r_lcl_i_1__0_n_0\
    );
head_r_lcl_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F20202020202F20"
    )
        port map (
      I0 => q_entry_r(0),
      I1 => q_entry_r(1),
      I2 => head_r_lcl_i_3_n_0,
      I3 => head_r_lcl_reg_3,
      I4 => \^rb_hit_busies.rb_hit_busies_r_lcl_reg[3]_0\,
      I5 => \q_entry_r_reg[0]_2\,
      O => head_r_lcl_i_2_n_0
    );
head_r_lcl_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"515100FF"
    )
        port map (
      I0 => q_has_rd_r_reg_1,
      I1 => head_r(1),
      I2 => head_r_lcl_reg_2,
      I3 => \^rb_hit_busies.rb_hit_busies_r_lcl_reg[3]_0\,
      I4 => \^idle_r_lcl_reg_0\(0),
      O => head_r_lcl_i_3_n_0
    );
head_r_lcl_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \head_r_lcl_i_1__0_n_0\,
      Q => head_r(1),
      R => \q_entry_r_reg[1]_0\
    );
idle_r_lcl_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^rstdiv0_sync_r1_reg_rep__12\,
      O => \^e\(0)
    );
idle_r_lcl_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04440404"
    )
        port map (
      I0 => \maint_controller.maint_hit_busies_r_reg[1]\,
      I1 => \^pre_bm_end_r_reg_0\,
      I2 => \^idle_r_lcl_reg_0\(0),
      I3 => head_r_lcl_reg_2,
      I4 => head_r(1),
      O => \^rstdiv0_sync_r1_reg_rep__12\
    );
idle_r_lcl_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \^e\(0),
      Q => \^idle_r_lcl_reg_0\(0),
      R => '0'
    );
\maint_controller.maint_hit_busies_r[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40444040"
    )
        port map (
      I0 => \maint_controller.maint_hit_busies_r_reg[1]\,
      I1 => \^pre_bm_end_r_reg_0\,
      I2 => \maint_controller.maint_hit_busies_r_reg[1]_0\(0),
      I3 => \maint_controller.maint_hit_busies_r_reg[1]_1\,
      I4 => \^rstdiv0_sync_r1_reg_rep__12\,
      O => \^rstdiv0_sync_r1_reg_rep__12_0\(0)
    );
\maint_controller.maint_rdy_r1_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \^rstdiv0_sync_r1_reg_rep__12_0\(0),
      I1 => \maint_controller.maint_rdy_r1_reg\,
      I2 => \maint_controller.maint_rdy_r1_reg_0\(1),
      I3 => \maint_controller.maint_rdy_r1_reg_0\(0),
      I4 => \maint_controller.maint_rdy_r1_reg_0\(2),
      O => \maint_controller.maint_rdy\
    );
\order_q_r[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"553100305531CC30"
    )
        port map (
      I0 => \order_q_r_reg[0]_0\,
      I1 => order_q_r(0),
      I2 => order_q_r(1),
      I3 => req_bank_rdy_r_reg,
      I4 => set_order_q,
      I5 => \maint_controller.maint_hit_busies_r_reg[1]\,
      O => \order_q_r[0]_i_1__0_n_0\
    );
\order_q_r[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAC200C0AAC2F0C0"
    )
        port map (
      I0 => \order_q_r_reg[1]_0\,
      I1 => order_q_r(0),
      I2 => order_q_r(1),
      I3 => req_bank_rdy_r_reg,
      I4 => set_order_q,
      I5 => \maint_controller.maint_hit_busies_r_reg[1]\,
      O => \order_q_r[1]_i_1__0_n_0\
    );
\order_q_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \order_q_r[0]_i_1__0_n_0\,
      Q => order_q_r(0),
      R => '0'
    );
\order_q_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \order_q_r[1]_i_1__0_n_0\,
      Q => order_q_r(1),
      R => '0'
    );
ordered_r_lcl_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => ordered_r_lcl_reg_1,
      Q => ordered_r_lcl_reg_0(0),
      R => '0'
    );
pass_open_bank_r_lcl_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => pass_open_bank_r_lcl_reg_0,
      Q => \^pass_open_bank_r\,
      R => '0'
    );
pre_bm_end_r_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => pre_bm_end_ns,
      Q => \^pre_bm_end_r\,
      R => '0'
    );
pre_passing_open_bank_r_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => pre_passing_open_bank_ns,
      Q => pre_passing_open_bank_r,
      R => '0'
    );
\q_entry_r[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAC3FFFFAAC30000"
    )
        port map (
      I0 => \q_entry_r[0]_i_2_n_0\,
      I1 => \q_entry_r_reg[0]_3\,
      I2 => q_has_rd_r_reg_1,
      I3 => \^pre_bm_end_r_reg_0\,
      I4 => \q_entry_r[1]_i_3_n_0\,
      I5 => q_entry_r(0),
      O => \q_entry_r[0]_i_1__0_n_0\
    );
\q_entry_r[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"606F"
    )
        port map (
      I0 => \q_entry_r_reg[0]_2\,
      I1 => \^rb_hit_busies.rb_hit_busies_r_lcl_reg[3]_0\,
      I2 => \^idle_r_lcl_reg_1\,
      I3 => q_entry_r(0),
      O => \q_entry_r[0]_i_2_n_0\
    );
\q_entry_r[0]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \^pre_bm_end_r_reg_0\,
      I1 => idle_r(0),
      I2 => \^idle_r_lcl_reg_0\(0),
      I3 => idle_r(2),
      I4 => idle_r(1),
      I5 => head_r_lcl_reg_1(0),
      O => idle_r_lcl_reg_3
    );
\q_entry_r[1]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => q_entry_ns(0),
      I1 => \q_entry_r[1]_i_3_n_0\,
      I2 => q_entry_r(1),
      O => \q_entry_r[1]_i_1__0_n_0\
    );
\q_entry_r[1]_i_2__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E881"
    )
        port map (
      I0 => \^idle_r_lcl_reg_0\(0),
      I1 => idle_r(2),
      I2 => idle_r(1),
      I3 => idle_r(0),
      O => idle_r_lcl_reg_2
    );
\q_entry_r[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3535F535FFFFFFFF"
    )
        port map (
      I0 => \^rb_hit_busies.rb_hit_busies_r_lcl_reg[3]_0\,
      I1 => q_has_rd_r_reg_1,
      I2 => \^idle_r_lcl_reg_0\(0),
      I3 => head_r(1),
      I4 => head_r_lcl_reg_2,
      I5 => \^pre_bm_end_r_reg_0\,
      O => \q_entry_r[1]_i_3_n_0\
    );
\q_entry_r[1]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55FFD7D7"
    )
        port map (
      I0 => \^pre_bm_end_r_reg_0\,
      I1 => q_entry_r(0),
      I2 => q_entry_r(1),
      I3 => \q_entry_r[1]_i_2\,
      I4 => \^idle_r_lcl_reg_1\,
      O => \q_entry_r_reg[0]_1\
    );
\q_entry_r[1]_i_6__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000DDD0DDD0DDD"
    )
        port map (
      I0 => rb_hit_busies_r(3),
      I1 => \q_entry_r[1]_i_7__0\,
      I2 => rb_hit_busies_r(4),
      I3 => head_r_lcl_reg_1(0),
      I4 => rb_hit_busies_r(2),
      I5 => head_r_lcl_reg_1(1),
      O => \^rb_hit_busies.rb_hit_busies_r_lcl_reg[3]_0\
    );
\q_entry_r_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => CLK,
      CE => '1',
      D => \q_entry_r[0]_i_1__0_n_0\,
      Q => q_entry_r(0),
      S => \q_entry_r_reg[1]_0\
    );
\q_entry_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \q_entry_r[1]_i_1__0_n_0\,
      Q => q_entry_r(1),
      R => \q_entry_r_reg[1]_0\
    );
\q_has_priority_r_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4040444040404040"
    )
        port map (
      I0 => q_has_rd_r_reg_5,
      I1 => \^pre_bm_end_r_reg_0\,
      I2 => q_has_priority,
      I3 => q_has_rd_r_reg_2,
      I4 => q_has_rd_r_reg_1,
      I5 => app_hi_pri_r2,
      O => q_has_priority_ns
    );
q_has_priority_r_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => q_has_priority_ns,
      Q => q_has_priority,
      R => '0'
    );
\q_has_rd_r_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F1F1F1F1F1FFF1F1"
    )
        port map (
      I0 => \^idle_r_lcl_reg_0\(0),
      I1 => q_has_rd_r_reg_0,
      I2 => \^q_has_rd\,
      I3 => q_has_rd_r_reg_1,
      I4 => q_has_rd_r_reg_2,
      I5 => was_wr,
      O => \q_has_rd_r_i_1__1_n_0\
    );
q_has_rd_r_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \q_has_rd_r_i_1__1_n_0\,
      Q => \^q_has_rd\,
      R => \^rstdiv0_sync_r1_reg_rep__13\
    );
\ras_timer_r[0]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ras_timer_r[0]_i_2__2_n_0\,
      I1 => \^q_entry_r_reg[0]_0\,
      I2 => \ras_timer_r_reg[0]\,
      O => D(0)
    );
\ras_timer_r[0]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBB8888888B888"
    )
        port map (
      I0 => \ras_timer_r_reg[0]_0\,
      I1 => rb_hit_busies_r(4),
      I2 => rb_hit_busies_r(2),
      I3 => \ras_timer_r_reg[0]_1\,
      I4 => rb_hit_busies_r(3),
      I5 => \ras_timer_r_reg[0]_2\,
      O => \ras_timer_r[0]_i_2__2_n_0\
    );
\ras_timer_r[1]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ras_timer_r[1]_i_2__2_n_0\,
      I1 => \^q_entry_r_reg[0]_0\,
      I2 => \ras_timer_r_reg[1]\,
      O => D(1)
    );
\ras_timer_r[1]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBB8888888B888"
    )
        port map (
      I0 => \ras_timer_r_reg[1]_0\,
      I1 => rb_hit_busies_r(4),
      I2 => rb_hit_busies_r(2),
      I3 => \ras_timer_r_reg[1]_1\,
      I4 => rb_hit_busies_r(3),
      I5 => \ras_timer_r_reg[1]_2\,
      O => \ras_timer_r[1]_i_2__2_n_0\
    );
\ras_timer_r[2]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8B"
    )
        port map (
      I0 => \ras_timer_r[2]_i_2__2_n_0\,
      I1 => \^q_entry_r_reg[0]_0\,
      I2 => \ras_timer_r_reg[2]\,
      O => D(2)
    );
\ras_timer_r[2]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBB888B888B888"
    )
        port map (
      I0 => \ras_timer_r_reg[2]_0\,
      I1 => rb_hit_busies_r(4),
      I2 => \ras_timer_r_reg[2]_1\,
      I3 => rb_hit_busies_r(3),
      I4 => rb_hit_busies_r(2),
      I5 => \ras_timer_r_reg[2]_2\,
      O => \ras_timer_r[2]_i_2__2_n_0\
    );
\ras_timer_r[2]_i_3__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => \ras_timer_r[2]_i_5__1_n_0\,
      I1 => q_entry_r(0),
      I2 => q_entry_r(1),
      I3 => \^idle_r_lcl_reg_0\(0),
      O => \^q_entry_r_reg[0]_0\
    );
\ras_timer_r[2]_i_5__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44F444F4FFFF44F4"
    )
        port map (
      I0 => \ras_timer_r[2]_i_3__1_0\,
      I1 => rb_hit_busies_r(2),
      I2 => rb_hit_busies_r(4),
      I3 => \ras_timer_r[2]_i_3__1_1\,
      I4 => rb_hit_busies_r(3),
      I5 => \ras_timer_r[2]_i_3__1_2\,
      O => \ras_timer_r[2]_i_5__1_n_0\
    );
\ras_timer_r[2]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55151515"
    )
        port map (
      I0 => pre_passing_open_bank_r,
      I1 => Q(0),
      I2 => \^pass_open_bank_r\,
      I3 => q_has_rd_r_reg_3,
      I4 => q_has_rd_r_reg_4,
      O => pre_passing_open_bank_r_reg_0
    );
\rb_hit_busies.rb_hit_busies_r_lcl[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEFEEEFEEEFEEE"
    )
        port map (
      I0 => q_has_rd_r_reg_5,
      I1 => \^pre_bm_end_r\,
      I2 => Q(0),
      I3 => \^pass_open_bank_r\,
      I4 => q_has_rd_r_reg_3,
      I5 => q_has_rd_r_reg_4,
      O => \^rstdiv0_sync_r1_reg_rep__13\
    );
\rb_hit_busies.rb_hit_busies_r_lcl[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rb_hit_busies_r(2),
      I1 => \^rstdiv0_sync_r1_reg_rep__12\,
      I2 => \rb_hit_busies.rb_hit_busies_r_lcl_reg[2]_0\,
      O => \rb_hit_busies.rb_hit_busies_r_lcl[2]_i_1_n_0\
    );
\rb_hit_busies.rb_hit_busies_r_lcl[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rb_hit_busies_r(3),
      I1 => \^rstdiv0_sync_r1_reg_rep__12\,
      I2 => \rb_hit_busies.rb_hit_busies_r_lcl_reg[3]_1\,
      O => \rb_hit_busies.rb_hit_busies_r_lcl[3]_i_1_n_0\
    );
\rb_hit_busies.rb_hit_busies_r_lcl[4]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rb_hit_busies_r(4),
      I1 => \^rstdiv0_sync_r1_reg_rep__12\,
      I2 => \rb_hit_busies.rb_hit_busies_r_lcl_reg[4]_0\,
      O => \rb_hit_busies.rb_hit_busies_r_lcl[4]_i_2_n_0\
    );
\rb_hit_busies.rb_hit_busies_r_lcl_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \rb_hit_busies.rb_hit_busies_r_lcl[2]_i_1_n_0\,
      Q => rb_hit_busies_r(2),
      R => \rb_hit_busies.rb_hit_busies_r_lcl_reg[2]_1\
    );
\rb_hit_busies.rb_hit_busies_r_lcl_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \rb_hit_busies.rb_hit_busies_r_lcl[3]_i_1_n_0\,
      Q => rb_hit_busies_r(3),
      R => \rb_hit_busies.rb_hit_busies_r_lcl_reg[3]_2\
    );
\rb_hit_busies.rb_hit_busies_r_lcl_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \rb_hit_busies.rb_hit_busies_r_lcl[4]_i_2_n_0\,
      Q => rb_hit_busies_r(4),
      R => \rb_hit_busies.rb_hit_busies_r_lcl_reg[4]_1\
    );
\req_bank_rdy_r_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"888A8A8A"
    )
        port map (
      I0 => col_wait_r,
      I1 => q_has_rd_r_reg_3,
      I2 => order_q_r(1),
      I3 => order_q_r(0),
      I4 => req_bank_rdy_r_reg,
      O => \^p_15_in\
    );
wait_for_maint_r_lcl_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8080808080000000"
    )
        port map (
      I0 => \^idle_r_lcl_reg_0\(0),
      I1 => head_r(1),
      I2 => accept_internal_r,
      I3 => \compute_tail.tail_r_lcl_reg_2\,
      I4 => app_en_r2,
      I5 => \compute_tail.tail_r_lcl_reg_3\,
      O => \^idle_r_lcl_reg_1\
    );
wait_for_maint_r_lcl_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => wait_for_maint_r_lcl_reg_3,
      Q => \^wait_for_maint_r_lcl_reg_0\,
      R => wait_for_maint_r_lcl_reg_2
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \mig_7series_nosysclock_mig_7series_v4_2_bank_queue__parameterized1\ is
  port (
    idle_r_lcl_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    pass_open_bank_r : out STD_LOGIC;
    pre_bm_end_r : out STD_LOGIC;
    q_has_rd : out STD_LOGIC;
    pre_bm_end_r_reg_0 : out STD_LOGIC;
    wait_for_maint_r_lcl_reg_0 : out STD_LOGIC;
    tail_r : out STD_LOGIC;
    auto_pre_r_lcl_reg_0 : out STD_LOGIC;
    ordered_r_lcl_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    pre_bm_end_r_reg_1 : out STD_LOGIC;
    idle_r_lcl_reg_1 : out STD_LOGIC;
    rd_wr_r_lcl_reg : out STD_LOGIC;
    pre_bm_end_r_reg_2 : out STD_LOGIC;
    wait_for_maint_r_lcl_reg_1 : out STD_LOGIC;
    granted_row_ns : out STD_LOGIC;
    auto_pre_r_lcl_reg_1 : out STD_LOGIC;
    rd_wr_r_lcl_reg_0 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \q_entry_r_reg[0]_0\ : out STD_LOGIC;
    p_15_in : out STD_LOGIC;
    demand_priority_ns : out STD_LOGIC;
    \rstdiv0_sync_r1_reg_rep__12\ : out STD_LOGIC;
    \rstdiv0_sync_r1_reg_rep__12_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q_entry_r_reg[1]_0\ : out STD_LOGIC;
    pre_passing_open_bank_r_reg_0 : out STD_LOGIC;
    CLK : in STD_LOGIC;
    pass_open_bank_r_lcl_reg_0 : in STD_LOGIC;
    pre_bm_end_ns : in STD_LOGIC;
    pre_passing_open_bank_ns : in STD_LOGIC;
    wait_for_maint_r_lcl_reg_2 : in STD_LOGIC;
    wait_for_maint_r_lcl_reg_3 : in STD_LOGIC;
    \q_entry_r_reg[1]_1\ : in STD_LOGIC;
    \compute_tail.tail_r_lcl_reg_0\ : in STD_LOGIC;
    \compute_tail.tail_r_lcl_reg_1\ : in STD_LOGIC;
    head_r_lcl_reg_0 : in STD_LOGIC;
    head_r_lcl_reg_1 : in STD_LOGIC;
    bm_end_r1_reg : in STD_LOGIC;
    req_bank_rdy_r_reg : in STD_LOGIC;
    col_wait_r : in STD_LOGIC;
    \compute_tail.tail_r_lcl_reg_2\ : in STD_LOGIC;
    \compute_tail.tail_r_lcl_reg_3\ : in STD_LOGIC;
    q_has_rd_r_reg_0 : in STD_LOGIC;
    q_has_rd_r_reg_1 : in STD_LOGIC;
    q_has_rd_r_reg_2 : in STD_LOGIC;
    was_wr : in STD_LOGIC;
    demand_act_priority_r_reg : in STD_LOGIC;
    ras_timer_zero_r : in STD_LOGIC;
    demand_act_priority_r : in STD_LOGIC;
    granted_row_r_reg : in STD_LOGIC;
    granted_row_r_reg_0 : in STD_LOGIC;
    granted_row_r_reg_1 : in STD_LOGIC;
    granted_col_r_reg : in STD_LOGIC;
    granted_col_r_reg_0 : in STD_LOGIC;
    granted_col_r_reg_1 : in STD_LOGIC;
    \ras_timer_r_reg[0]\ : in STD_LOGIC;
    \ras_timer_r_reg[0]_0\ : in STD_LOGIC;
    \ras_timer_r_reg[0]_1\ : in STD_LOGIC;
    \ras_timer_r_reg[0]_2\ : in STD_LOGIC;
    \ras_timer_r_reg[1]\ : in STD_LOGIC;
    \ras_timer_r_reg[1]_0\ : in STD_LOGIC;
    \ras_timer_r_reg[1]_1\ : in STD_LOGIC;
    \ras_timer_r_reg[1]_2\ : in STD_LOGIC;
    \ras_timer_r_reg[2]\ : in STD_LOGIC;
    \ras_timer_r_reg[2]_0\ : in STD_LOGIC;
    \ras_timer_r_reg[2]_1\ : in STD_LOGIC;
    \ras_timer_r_reg[2]_2\ : in STD_LOGIC;
    demand_priority_r_reg : in STD_LOGIC;
    req_priority_r : in STD_LOGIC;
    demand_priority_r_reg_0 : in STD_LOGIC;
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[5]_0\ : in STD_LOGIC;
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[3]_0\ : in STD_LOGIC;
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[4]_0\ : in STD_LOGIC;
    ordered_r_lcl_reg_1 : in STD_LOGIC;
    \maint_controller.maint_hit_busies_r_reg[2]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \maint_controller.maint_hit_busies_r_reg[2]_0\ : in STD_LOGIC;
    head_r_lcl_reg_2 : in STD_LOGIC;
    head_r_lcl_reg_3 : in STD_LOGIC;
    \q_entry_r_reg[0]_1\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    bm_end_r1_reg_0 : in STD_LOGIC;
    accept_internal_r : in STD_LOGIC;
    \compute_tail.tail_r_lcl_reg_4\ : in STD_LOGIC;
    app_en_r2 : in STD_LOGIC;
    \compute_tail.tail_r_lcl_reg_5\ : in STD_LOGIC;
    \ras_timer_r[2]_i_3__0_0\ : in STD_LOGIC;
    \ras_timer_r[2]_i_3__0_1\ : in STD_LOGIC;
    \ras_timer_r[2]_i_3__0_2\ : in STD_LOGIC;
    bm_end : in STD_LOGIC_VECTOR ( 0 to 0 );
    q_has_priority_r_reg_0 : in STD_LOGIC;
    auto_pre_r_lcl_reg_2 : in STD_LOGIC;
    auto_pre_r_lcl_reg_3 : in STD_LOGIC;
    row_hit_r : in STD_LOGIC;
    auto_pre_r_lcl_reg_4 : in STD_LOGIC;
    app_hi_pri_r2 : in STD_LOGIC;
    granted_row_r_reg_2 : in STD_LOGIC;
    pre_wait_r : in STD_LOGIC;
    granted_row_r_reg_3 : in STD_LOGIC;
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[3]_1\ : in STD_LOGIC;
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[5]_1\ : in STD_LOGIC;
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[4]_1\ : in STD_LOGIC;
    \q_entry_r_reg[1]_2\ : in STD_LOGIC;
    \q_entry_r_reg[1]_3\ : in STD_LOGIC;
    \q_entry_r_reg[0]_2\ : in STD_LOGIC;
    \order_q_r_reg[1]_0\ : in STD_LOGIC;
    set_order_q : in STD_LOGIC;
    \order_q_r_reg[0]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \mig_7series_nosysclock_mig_7series_v4_2_bank_queue__parameterized1\ : entity is "mig_7series_v4_2_bank_queue";
end \mig_7series_nosysclock_mig_7series_v4_2_bank_queue__parameterized1\;

architecture STRUCTURE of \mig_7series_nosysclock_mig_7series_v4_2_bank_queue__parameterized1\ is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \auto_pre_r_lcl_i_1__1_n_0\ : STD_LOGIC;
  signal \^auto_pre_r_lcl_reg_0\ : STD_LOGIC;
  signal \^auto_pre_r_lcl_reg_1\ : STD_LOGIC;
  signal \compute_tail.tail_r_lcl_i_1__1_n_0\ : STD_LOGIC;
  signal \demand_priority_r_i_2__0_n_0\ : STD_LOGIC;
  signal \grant_r[3]_i_6_n_0\ : STD_LOGIC;
  signal head_r : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \head_r_lcl_i_1__1_n_0\ : STD_LOGIC;
  signal \head_r_lcl_i_3__0_n_0\ : STD_LOGIC;
  signal head_r_lcl_i_4_n_0 : STD_LOGIC;
  signal \^idle_r_lcl_reg_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^idle_r_lcl_reg_1\ : STD_LOGIC;
  signal order_q_r : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \order_q_r[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \order_q_r[1]_i_1__1_n_0\ : STD_LOGIC;
  signal \ordered_r_lcl_i_1__0_n_0\ : STD_LOGIC;
  signal \^ordered_r_lcl_reg_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^pass_open_bank_r\ : STD_LOGIC;
  signal \^pre_bm_end_r\ : STD_LOGIC;
  signal \^pre_bm_end_r_reg_0\ : STD_LOGIC;
  signal \^pre_bm_end_r_reg_1\ : STD_LOGIC;
  signal pre_passing_open_bank_r : STD_LOGIC;
  signal q_entry_r : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \q_entry_r[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \q_entry_r[0]_i_2__0_n_0\ : STD_LOGIC;
  signal \q_entry_r[1]_i_1__1_n_0\ : STD_LOGIC;
  signal \q_entry_r[1]_i_4__0_n_0\ : STD_LOGIC;
  signal \q_entry_r[1]_i_6_n_0\ : STD_LOGIC;
  signal \^q_entry_r_reg[0]_0\ : STD_LOGIC;
  signal q_has_priority : STD_LOGIC;
  signal q_has_priority_ns : STD_LOGIC;
  signal \^q_has_rd\ : STD_LOGIC;
  signal \q_has_rd_r_i_1__0_n_0\ : STD_LOGIC;
  signal \ras_timer_r[0]_i_2__0_n_0\ : STD_LOGIC;
  signal \ras_timer_r[1]_i_2__0_n_0\ : STD_LOGIC;
  signal \ras_timer_r[2]_i_2__0_n_0\ : STD_LOGIC;
  signal \ras_timer_r[2]_i_5__0_n_0\ : STD_LOGIC;
  signal \rb_hit_busies.rb_hit_busies_r_lcl[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \rb_hit_busies.rb_hit_busies_r_lcl[4]_i_1_n_0\ : STD_LOGIC;
  signal \rb_hit_busies.rb_hit_busies_r_lcl[5]_i_1_n_0\ : STD_LOGIC;
  signal rb_hit_busies_r : STD_LOGIC_VECTOR ( 5 downto 3 );
  signal \^rd_wr_r_lcl_reg\ : STD_LOGIC;
  signal \^rstdiv0_sync_r1_reg_rep__12\ : STD_LOGIC;
  signal \^tail_r\ : STD_LOGIC;
  signal \^wait_for_maint_r_lcl_reg_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \grant_r[3]_i_9__1\ : label is "soft_lutpair524";
  attribute SOFT_HLUTNM of \idle_r_lcl_i_1__0\ : label is "soft_lutpair523";
  attribute SOFT_HLUTNM of \maint_controller.maint_hit_busies_r[2]_i_1\ : label is "soft_lutpair523";
  attribute SOFT_HLUTNM of \ras_timer_r[0]_i_1__0\ : label is "soft_lutpair525";
  attribute SOFT_HLUTNM of \ras_timer_r[1]_i_1__0\ : label is "soft_lutpair525";
  attribute SOFT_HLUTNM of \req_bank_rdy_r_i_1__0\ : label is "soft_lutpair524";
begin
  E(0) <= \^e\(0);
  auto_pre_r_lcl_reg_0 <= \^auto_pre_r_lcl_reg_0\;
  auto_pre_r_lcl_reg_1 <= \^auto_pre_r_lcl_reg_1\;
  idle_r_lcl_reg_0(0) <= \^idle_r_lcl_reg_0\(0);
  idle_r_lcl_reg_1 <= \^idle_r_lcl_reg_1\;
  ordered_r_lcl_reg_0(0) <= \^ordered_r_lcl_reg_0\(0);
  pass_open_bank_r <= \^pass_open_bank_r\;
  pre_bm_end_r <= \^pre_bm_end_r\;
  pre_bm_end_r_reg_0 <= \^pre_bm_end_r_reg_0\;
  pre_bm_end_r_reg_1 <= \^pre_bm_end_r_reg_1\;
  \q_entry_r_reg[0]_0\ <= \^q_entry_r_reg[0]_0\;
  q_has_rd <= \^q_has_rd\;
  rd_wr_r_lcl_reg <= \^rd_wr_r_lcl_reg\;
  \rstdiv0_sync_r1_reg_rep__12\ <= \^rstdiv0_sync_r1_reg_rep__12\;
  tail_r <= \^tail_r\;
  wait_for_maint_r_lcl_reg_0 <= \^wait_for_maint_r_lcl_reg_0\;
\auto_pre_r_lcl_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAEEEEE00000000"
    )
        port map (
      I0 => \^auto_pre_r_lcl_reg_0\,
      I1 => auto_pre_r_lcl_reg_2,
      I2 => \^wait_for_maint_r_lcl_reg_0\,
      I3 => auto_pre_r_lcl_reg_3,
      I4 => row_hit_r,
      I5 => auto_pre_r_lcl_reg_4,
      O => \auto_pre_r_lcl_i_1__1_n_0\
    );
auto_pre_r_lcl_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \auto_pre_r_lcl_i_1__1_n_0\,
      Q => \^auto_pre_r_lcl_reg_0\,
      R => '0'
    );
\bm_end_r1_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAEAEAEA"
    )
        port map (
      I0 => \^pre_bm_end_r\,
      I1 => Q(0),
      I2 => \^pass_open_bank_r\,
      I3 => bm_end_r1_reg,
      I4 => bm_end_r1_reg_0,
      O => \^pre_bm_end_r_reg_1\
    );
\compute_tail.tail_r_lcl_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FCFFECECECECECEC"
    )
        port map (
      I0 => \^pre_bm_end_r_reg_1\,
      I1 => \^idle_r_lcl_reg_1\,
      I2 => \compute_tail.tail_r_lcl_reg_0\,
      I3 => \^idle_r_lcl_reg_0\(0),
      I4 => \compute_tail.tail_r_lcl_reg_1\,
      I5 => \^tail_r\,
      O => \compute_tail.tail_r_lcl_i_1__1_n_0\
    );
\compute_tail.tail_r_lcl_i_2__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \^pre_bm_end_r_reg_1\,
      I1 => \compute_tail.tail_r_lcl_reg_2\,
      I2 => \compute_tail.tail_r_lcl_reg_3\,
      O => pre_bm_end_r_reg_2
    );
\compute_tail.tail_r_lcl_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \compute_tail.tail_r_lcl_i_1__1_n_0\,
      Q => \^tail_r\,
      R => \q_entry_r_reg[1]_1\
    );
\demand_act_priority_r_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0400000000000000"
    )
        port map (
      I0 => \^wait_for_maint_r_lcl_reg_0\,
      I1 => demand_act_priority_r_reg,
      I2 => \^idle_r_lcl_reg_0\(0),
      I3 => head_r(2),
      I4 => ras_timer_zero_r,
      I5 => demand_act_priority_r,
      O => wait_for_maint_r_lcl_reg_1
    );
\demand_priority_r_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888800008880"
    )
        port map (
      I0 => demand_priority_r_reg,
      I1 => \^rstdiv0_sync_r1_reg_rep__12\,
      I2 => q_has_priority,
      I3 => req_priority_r,
      I4 => \demand_priority_r_i_2__0_n_0\,
      I5 => demand_priority_r_reg_0,
      O => demand_priority_ns
    );
\demand_priority_r_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00F8"
    )
        port map (
      I0 => req_bank_rdy_r_reg,
      I1 => order_q_r(0),
      I2 => order_q_r(1),
      I3 => bm_end_r1_reg,
      O => \demand_priority_r_i_2__0_n_0\
    );
\grant_r[3]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFD0DDDDDD"
    )
        port map (
      I0 => \grant_r[3]_i_6_n_0\,
      I1 => granted_row_r_reg_2,
      I2 => \^auto_pre_r_lcl_reg_0\,
      I3 => ras_timer_zero_r,
      I4 => pre_wait_r,
      I5 => granted_row_r_reg_3,
      O => \^auto_pre_r_lcl_reg_1\
    );
\grant_r[3]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FCFDFFFD"
    )
        port map (
      I0 => granted_col_r_reg,
      I1 => \^rd_wr_r_lcl_reg\,
      I2 => granted_col_r_reg_0,
      I3 => bm_end_r1_reg,
      I4 => granted_col_r_reg_1,
      O => rd_wr_r_lcl_reg_0
    );
\grant_r[3]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000800"
    )
        port map (
      I0 => ras_timer_zero_r,
      I1 => head_r(2),
      I2 => \^idle_r_lcl_reg_0\(0),
      I3 => demand_act_priority_r_reg,
      I4 => \^wait_for_maint_r_lcl_reg_0\,
      O => \grant_r[3]_i_6_n_0\
    );
\grant_r[3]_i_9__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5444FFFF"
    )
        port map (
      I0 => bm_end_r1_reg,
      I1 => order_q_r(1),
      I2 => order_q_r(0),
      I3 => req_bank_rdy_r_reg,
      I4 => col_wait_r,
      O => \^rd_wr_r_lcl_reg\
    );
granted_row_r_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DFFF"
    )
        port map (
      I0 => \^auto_pre_r_lcl_reg_1\,
      I1 => granted_row_r_reg,
      I2 => granted_row_r_reg_0,
      I3 => granted_row_r_reg_1,
      O => granted_row_ns
    );
\head_r_lcl_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8F80FFFF8F800000"
    )
        port map (
      I0 => head_r_lcl_reg_0,
      I1 => head_r_lcl_reg_1,
      I2 => \^pre_bm_end_r_reg_1\,
      I3 => \head_r_lcl_i_3__0_n_0\,
      I4 => \q_entry_r[1]_i_4__0_n_0\,
      I5 => head_r(2),
      O => \head_r_lcl_i_1__1_n_0\
    );
\head_r_lcl_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F20202020202F20"
    )
        port map (
      I0 => q_entry_r(0),
      I1 => q_entry_r(1),
      I2 => head_r_lcl_i_4_n_0,
      I3 => head_r_lcl_reg_3,
      I4 => \q_entry_r[1]_i_6_n_0\,
      I5 => \q_entry_r_reg[0]_1\,
      O => \head_r_lcl_i_3__0_n_0\
    );
head_r_lcl_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"515100FF"
    )
        port map (
      I0 => q_has_rd_r_reg_1,
      I1 => head_r(2),
      I2 => head_r_lcl_reg_2,
      I3 => \q_entry_r[1]_i_6_n_0\,
      I4 => \^idle_r_lcl_reg_0\(0),
      O => head_r_lcl_i_4_n_0
    );
head_r_lcl_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \head_r_lcl_i_1__1_n_0\,
      Q => head_r(2),
      R => \q_entry_r_reg[1]_1\
    );
\idle_r_lcl_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^rstdiv0_sync_r1_reg_rep__12\,
      O => \^e\(0)
    );
\idle_r_lcl_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01110101"
    )
        port map (
      I0 => \^pre_bm_end_r_reg_1\,
      I1 => ordered_r_lcl_reg_1,
      I2 => \^idle_r_lcl_reg_0\(0),
      I3 => head_r_lcl_reg_2,
      I4 => head_r(2),
      O => \^rstdiv0_sync_r1_reg_rep__12\
    );
idle_r_lcl_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \^e\(0),
      Q => \^idle_r_lcl_reg_0\(0),
      R => '0'
    );
\maint_controller.maint_hit_busies_r[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10111010"
    )
        port map (
      I0 => \^pre_bm_end_r_reg_1\,
      I1 => ordered_r_lcl_reg_1,
      I2 => \maint_controller.maint_hit_busies_r_reg[2]\(0),
      I3 => \maint_controller.maint_hit_busies_r_reg[2]_0\,
      I4 => \^rstdiv0_sync_r1_reg_rep__12\,
      O => \rstdiv0_sync_r1_reg_rep__12_0\(0)
    );
\order_q_r[0]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"553100305531CC30"
    )
        port map (
      I0 => \order_q_r_reg[0]_0\,
      I1 => order_q_r(0),
      I2 => order_q_r(1),
      I3 => req_bank_rdy_r_reg,
      I4 => set_order_q,
      I5 => ordered_r_lcl_reg_1,
      O => \order_q_r[0]_i_1__1_n_0\
    );
\order_q_r[1]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAC200C0AAC2F0C0"
    )
        port map (
      I0 => \order_q_r_reg[1]_0\,
      I1 => order_q_r(0),
      I2 => order_q_r(1),
      I3 => req_bank_rdy_r_reg,
      I4 => set_order_q,
      I5 => ordered_r_lcl_reg_1,
      O => \order_q_r[1]_i_1__1_n_0\
    );
\order_q_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \order_q_r[0]_i_1__1_n_0\,
      Q => order_q_r(0),
      R => '0'
    );
\order_q_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \order_q_r[1]_i_1__1_n_0\,
      Q => order_q_r(1),
      R => '0'
    );
\ordered_r_lcl_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5400545450505050"
    )
        port map (
      I0 => ordered_r_lcl_reg_1,
      I1 => \^idle_r_lcl_reg_1\,
      I2 => \^ordered_r_lcl_reg_0\(0),
      I3 => bm_end_r1_reg,
      I4 => Q(0),
      I5 => bm_end_r1_reg_0,
      O => \ordered_r_lcl_i_1__0_n_0\
    );
ordered_r_lcl_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \ordered_r_lcl_i_1__0_n_0\,
      Q => \^ordered_r_lcl_reg_0\(0),
      R => '0'
    );
pass_open_bank_r_lcl_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => pass_open_bank_r_lcl_reg_0,
      Q => \^pass_open_bank_r\,
      R => '0'
    );
pre_bm_end_r_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => pre_bm_end_ns,
      Q => \^pre_bm_end_r\,
      R => '0'
    );
pre_passing_open_bank_r_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => pre_passing_open_bank_ns,
      Q => pre_passing_open_bank_r,
      R => '0'
    );
\q_entry_r[0]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BAEAFFFFBAEA0000"
    )
        port map (
      I0 => \q_entry_r[0]_i_2__0_n_0\,
      I1 => q_has_rd_r_reg_1,
      I2 => \^pre_bm_end_r_reg_1\,
      I3 => \q_entry_r_reg[0]_2\,
      I4 => \q_entry_r[1]_i_4__0_n_0\,
      I5 => q_entry_r(0),
      O => \q_entry_r[0]_i_1__1_n_0\
    );
\q_entry_r[0]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000660F"
    )
        port map (
      I0 => \q_entry_r_reg[0]_1\,
      I1 => \q_entry_r[1]_i_6_n_0\,
      I2 => q_entry_r(0),
      I3 => \^idle_r_lcl_reg_1\,
      I4 => \^pre_bm_end_r_reg_1\,
      O => \q_entry_r[0]_i_2__0_n_0\
    );
\q_entry_r[1]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB08FFFFFB080000"
    )
        port map (
      I0 => \q_entry_r_reg[1]_2\,
      I1 => \^pre_bm_end_r_reg_1\,
      I2 => q_has_rd_r_reg_1,
      I3 => \q_entry_r_reg[1]_3\,
      I4 => \q_entry_r[1]_i_4__0_n_0\,
      I5 => q_entry_r(1),
      O => \q_entry_r[1]_i_1__1_n_0\
    );
\q_entry_r[1]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF3535F535"
    )
        port map (
      I0 => \q_entry_r[1]_i_6_n_0\,
      I1 => q_has_rd_r_reg_1,
      I2 => \^idle_r_lcl_reg_0\(0),
      I3 => head_r(2),
      I4 => head_r_lcl_reg_2,
      I5 => \^pre_bm_end_r_reg_1\,
      O => \q_entry_r[1]_i_4__0_n_0\
    );
\q_entry_r[1]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"65FF6500650065FF"
    )
        port map (
      I0 => head_r_lcl_reg_3,
      I1 => \q_entry_r[1]_i_6_n_0\,
      I2 => \q_entry_r_reg[0]_1\,
      I3 => \^idle_r_lcl_reg_1\,
      I4 => q_entry_r(1),
      I5 => q_entry_r(0),
      O => \q_entry_r_reg[1]_0\
    );
\q_entry_r[1]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0DDD0DDD00000DDD"
    )
        port map (
      I0 => rb_hit_busies_r(5),
      I1 => \compute_tail.tail_r_lcl_reg_2\,
      I2 => bm_end(0),
      I3 => rb_hit_busies_r(4),
      I4 => rb_hit_busies_r(3),
      I5 => \compute_tail.tail_r_lcl_reg_3\,
      O => \q_entry_r[1]_i_6_n_0\
    );
\q_entry_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \q_entry_r[0]_i_1__1_n_0\,
      Q => q_entry_r(0),
      R => \q_entry_r_reg[1]_1\
    );
\q_entry_r_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => CLK,
      CE => '1',
      D => \q_entry_r[1]_i_1__1_n_0\,
      Q => q_entry_r(1),
      S => \q_entry_r_reg[1]_1\
    );
\q_has_priority_r_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1010111010101010"
    )
        port map (
      I0 => \^pre_bm_end_r_reg_1\,
      I1 => q_has_priority_r_reg_0,
      I2 => q_has_priority,
      I3 => q_has_rd_r_reg_2,
      I4 => q_has_rd_r_reg_1,
      I5 => app_hi_pri_r2,
      O => q_has_priority_ns
    );
q_has_priority_r_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => q_has_priority_ns,
      Q => q_has_priority,
      R => '0'
    );
\q_has_rd_r_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F1F1F1F1F1FFF1F1"
    )
        port map (
      I0 => \^idle_r_lcl_reg_0\(0),
      I1 => q_has_rd_r_reg_0,
      I2 => \^q_has_rd\,
      I3 => q_has_rd_r_reg_1,
      I4 => q_has_rd_r_reg_2,
      I5 => was_wr,
      O => \q_has_rd_r_i_1__0_n_0\
    );
q_has_rd_r_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \q_has_rd_r_i_1__0_n_0\,
      Q => \^q_has_rd\,
      R => \^pre_bm_end_r_reg_0\
    );
\ras_timer_r[0]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ras_timer_r[0]_i_2__0_n_0\,
      I1 => \^q_entry_r_reg[0]_0\,
      I2 => \ras_timer_r_reg[0]\,
      O => D(0)
    );
\ras_timer_r[0]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBB888B888B888"
    )
        port map (
      I0 => \ras_timer_r_reg[0]_0\,
      I1 => rb_hit_busies_r(5),
      I2 => \ras_timer_r_reg[0]_1\,
      I3 => rb_hit_busies_r(4),
      I4 => rb_hit_busies_r(3),
      I5 => \ras_timer_r_reg[0]_2\,
      O => \ras_timer_r[0]_i_2__0_n_0\
    );
\ras_timer_r[1]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ras_timer_r[1]_i_2__0_n_0\,
      I1 => \^q_entry_r_reg[0]_0\,
      I2 => \ras_timer_r_reg[1]\,
      O => D(1)
    );
\ras_timer_r[1]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBB8888888B888"
    )
        port map (
      I0 => \ras_timer_r_reg[1]_0\,
      I1 => rb_hit_busies_r(5),
      I2 => rb_hit_busies_r(3),
      I3 => \ras_timer_r_reg[1]_1\,
      I4 => rb_hit_busies_r(4),
      I5 => \ras_timer_r_reg[1]_2\,
      O => \ras_timer_r[1]_i_2__0_n_0\
    );
\ras_timer_r[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ras_timer_r[2]_i_2__0_n_0\,
      I1 => \^q_entry_r_reg[0]_0\,
      I2 => \ras_timer_r_reg[2]\,
      O => D(2)
    );
\ras_timer_r[2]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7477744474447444"
    )
        port map (
      I0 => \ras_timer_r_reg[2]_0\,
      I1 => rb_hit_busies_r(5),
      I2 => \ras_timer_r_reg[2]_1\,
      I3 => rb_hit_busies_r(4),
      I4 => rb_hit_busies_r(3),
      I5 => \ras_timer_r_reg[2]_2\,
      O => \ras_timer_r[2]_i_2__0_n_0\
    );
\ras_timer_r[2]_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => \ras_timer_r[2]_i_5__0_n_0\,
      I1 => q_entry_r(0),
      I2 => q_entry_r(1),
      I3 => \^idle_r_lcl_reg_0\(0),
      O => \^q_entry_r_reg[0]_0\
    );
\ras_timer_r[2]_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44F444F4FFFF44F4"
    )
        port map (
      I0 => \ras_timer_r[2]_i_3__0_0\,
      I1 => rb_hit_busies_r(3),
      I2 => rb_hit_busies_r(4),
      I3 => \ras_timer_r[2]_i_3__0_1\,
      I4 => rb_hit_busies_r(5),
      I5 => \ras_timer_r[2]_i_3__0_2\,
      O => \ras_timer_r[2]_i_5__0_n_0\
    );
\ras_timer_r[2]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55151515"
    )
        port map (
      I0 => pre_passing_open_bank_r,
      I1 => Q(0),
      I2 => \^pass_open_bank_r\,
      I3 => bm_end_r1_reg,
      I4 => bm_end_r1_reg_0,
      O => pre_passing_open_bank_r_reg_0
    );
\rb_hit_busies.rb_hit_busies_r_lcl[2]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFAAEAEAEA"
    )
        port map (
      I0 => \^pre_bm_end_r\,
      I1 => Q(0),
      I2 => \^pass_open_bank_r\,
      I3 => bm_end_r1_reg,
      I4 => bm_end_r1_reg_0,
      I5 => q_has_priority_r_reg_0,
      O => \^pre_bm_end_r_reg_0\
    );
\rb_hit_busies.rb_hit_busies_r_lcl[3]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rb_hit_busies_r(3),
      I1 => \^rstdiv0_sync_r1_reg_rep__12\,
      I2 => \rb_hit_busies.rb_hit_busies_r_lcl_reg[3]_0\,
      O => \rb_hit_busies.rb_hit_busies_r_lcl[3]_i_1__0_n_0\
    );
\rb_hit_busies.rb_hit_busies_r_lcl[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rb_hit_busies_r(4),
      I1 => \^rstdiv0_sync_r1_reg_rep__12\,
      I2 => \rb_hit_busies.rb_hit_busies_r_lcl_reg[4]_0\,
      O => \rb_hit_busies.rb_hit_busies_r_lcl[4]_i_1_n_0\
    );
\rb_hit_busies.rb_hit_busies_r_lcl[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rb_hit_busies_r(5),
      I1 => \^rstdiv0_sync_r1_reg_rep__12\,
      I2 => \rb_hit_busies.rb_hit_busies_r_lcl_reg[5]_0\,
      O => \rb_hit_busies.rb_hit_busies_r_lcl[5]_i_1_n_0\
    );
\rb_hit_busies.rb_hit_busies_r_lcl_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \rb_hit_busies.rb_hit_busies_r_lcl[3]_i_1__0_n_0\,
      Q => rb_hit_busies_r(3),
      R => \rb_hit_busies.rb_hit_busies_r_lcl_reg[3]_1\
    );
\rb_hit_busies.rb_hit_busies_r_lcl_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \rb_hit_busies.rb_hit_busies_r_lcl[4]_i_1_n_0\,
      Q => rb_hit_busies_r(4),
      R => \rb_hit_busies.rb_hit_busies_r_lcl_reg[4]_1\
    );
\rb_hit_busies.rb_hit_busies_r_lcl_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \rb_hit_busies.rb_hit_busies_r_lcl[5]_i_1_n_0\,
      Q => rb_hit_busies_r(5),
      R => \rb_hit_busies.rb_hit_busies_r_lcl_reg[5]_1\
    );
\req_bank_rdy_r_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAA002A"
    )
        port map (
      I0 => col_wait_r,
      I1 => req_bank_rdy_r_reg,
      I2 => order_q_r(0),
      I3 => order_q_r(1),
      I4 => bm_end_r1_reg,
      O => p_15_in
    );
\wait_for_maint_r_lcl_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8080808080000000"
    )
        port map (
      I0 => \^idle_r_lcl_reg_0\(0),
      I1 => head_r(2),
      I2 => accept_internal_r,
      I3 => \compute_tail.tail_r_lcl_reg_4\,
      I4 => app_en_r2,
      I5 => \compute_tail.tail_r_lcl_reg_5\,
      O => \^idle_r_lcl_reg_1\
    );
wait_for_maint_r_lcl_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => wait_for_maint_r_lcl_reg_3,
      Q => \^wait_for_maint_r_lcl_reg_0\,
      R => wait_for_maint_r_lcl_reg_2
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \mig_7series_nosysclock_mig_7series_v4_2_bank_queue__parameterized2\ is
  port (
    idle_r_lcl_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    pass_open_bank_r : out STD_LOGIC;
    pre_bm_end_r : out STD_LOGIC;
    q_has_rd : out STD_LOGIC;
    \rstdiv0_sync_r1_reg_rep__13\ : out STD_LOGIC;
    wait_for_maint_r_lcl_reg_0 : out STD_LOGIC;
    tail_r : out STD_LOGIC;
    auto_pre_r_lcl_reg_0 : out STD_LOGIC;
    ordered_r_lcl_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    pre_bm_end_r_reg_0 : out STD_LOGIC;
    idle_r_lcl_reg_1 : out STD_LOGIC;
    wait_for_maint_r_lcl_reg_1 : out STD_LOGIC;
    rd_wr_r_lcl_reg : out STD_LOGIC;
    p_15_in : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \q_entry_r_reg[0]_0\ : out STD_LOGIC;
    demand_priority_ns : out STD_LOGIC;
    \rstdiv0_sync_r1_reg_rep__12\ : out STD_LOGIC;
    \rstdiv0_sync_r1_reg_rep__12_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    pre_bm_end_r_reg_1 : out STD_LOGIC;
    pre_passing_open_bank_r_reg_0 : out STD_LOGIC;
    auto_pre_r_lcl_reg_1 : out STD_LOGIC;
    CLK : in STD_LOGIC;
    pass_open_bank_r_lcl_reg_0 : in STD_LOGIC;
    pre_bm_end_ns : in STD_LOGIC;
    pre_passing_open_bank_ns : in STD_LOGIC;
    wait_for_maint_r_lcl_reg_2 : in STD_LOGIC;
    wait_for_maint_r_lcl_reg_3 : in STD_LOGIC;
    \q_entry_r_reg[1]_0\ : in STD_LOGIC;
    head_r_lcl_reg_0 : in STD_LOGIC;
    \compute_tail.tail_r_lcl_reg_0\ : in STD_LOGIC;
    head_r_lcl_reg_1 : in STD_LOGIC;
    \q_entry_r[1]_i_3__1_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    q_has_rd_r_reg_0 : in STD_LOGIC;
    q_has_rd_r_reg_1 : in STD_LOGIC;
    q_has_rd_r_reg_2 : in STD_LOGIC;
    was_wr : in STD_LOGIC;
    demand_act_priority_r_reg : in STD_LOGIC;
    ras_timer_zero_r : in STD_LOGIC;
    demand_act_priority_r : in STD_LOGIC;
    granted_col_r_reg : in STD_LOGIC;
    granted_col_r_reg_0 : in STD_LOGIC;
    q_has_rd_r_reg_3 : in STD_LOGIC;
    granted_col_r_reg_1 : in STD_LOGIC;
    \ras_timer_r_reg[0]\ : in STD_LOGIC;
    \ras_timer_r_reg[0]_0\ : in STD_LOGIC;
    \ras_timer_r_reg[0]_1\ : in STD_LOGIC;
    \ras_timer_r_reg[0]_2\ : in STD_LOGIC;
    \ras_timer_r_reg[1]\ : in STD_LOGIC;
    \ras_timer_r_reg[1]_0\ : in STD_LOGIC;
    \ras_timer_r_reg[1]_1\ : in STD_LOGIC;
    \ras_timer_r_reg[1]_2\ : in STD_LOGIC;
    \ras_timer_r_reg[2]\ : in STD_LOGIC;
    \ras_timer_r_reg[2]_0\ : in STD_LOGIC;
    \ras_timer_r_reg[2]_1\ : in STD_LOGIC;
    \ras_timer_r_reg[2]_2\ : in STD_LOGIC;
    demand_priority_r_reg : in STD_LOGIC;
    req_priority_r : in STD_LOGIC;
    demand_priority_r_reg_0 : in STD_LOGIC;
    col_wait_r : in STD_LOGIC;
    req_bank_rdy_r_reg : in STD_LOGIC;
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[5]_0\ : in STD_LOGIC;
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[6]_0\ : in STD_LOGIC;
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[4]_0\ : in STD_LOGIC;
    ordered_r_lcl_reg_1 : in STD_LOGIC;
    \maint_controller.maint_hit_busies_r_reg[3]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \maint_controller.maint_hit_busies_r_reg[3]_0\ : in STD_LOGIC;
    head_r_lcl_reg_2 : in STD_LOGIC;
    \q_entry_r_reg[0]_1\ : in STD_LOGIC;
    head_r_lcl_reg_3 : in STD_LOGIC;
    \q_entry_r_reg[1]_1\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    req_wr_r : in STD_LOGIC_VECTOR ( 0 to 0 );
    accept_internal_r : in STD_LOGIC;
    \compute_tail.tail_r_lcl_reg_1\ : in STD_LOGIC;
    app_en_r2 : in STD_LOGIC;
    \compute_tail.tail_r_lcl_reg_2\ : in STD_LOGIC;
    \ras_timer_r[2]_i_3_0\ : in STD_LOGIC;
    \ras_timer_r[2]_i_3_1\ : in STD_LOGIC;
    \ras_timer_r[2]_i_3_2\ : in STD_LOGIC;
    \compute_tail.tail_r_lcl_reg_3\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \head_r_lcl_i_2__0_0\ : in STD_LOGIC;
    q_has_rd_r_reg_4 : in STD_LOGIC;
    app_hi_pri_r2 : in STD_LOGIC;
    auto_pre_r_lcl_reg_2 : in STD_LOGIC;
    auto_pre_r_lcl_reg_3 : in STD_LOGIC;
    row_hit_r : in STD_LOGIC;
    auto_pre_r_lcl_reg_4 : in STD_LOGIC;
    granted_row_r_reg : in STD_LOGIC;
    pre_wait_r : in STD_LOGIC;
    granted_row_r_reg_0 : in STD_LOGIC;
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[6]_1\ : in STD_LOGIC;
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[5]_1\ : in STD_LOGIC;
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[4]_1\ : in STD_LOGIC;
    \q_entry_r_reg[1]_2\ : in STD_LOGIC;
    \q_entry_r_reg[0]_2\ : in STD_LOGIC;
    \order_q_r_reg[1]_0\ : in STD_LOGIC;
    set_order_q : in STD_LOGIC;
    \order_q_r_reg[0]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \mig_7series_nosysclock_mig_7series_v4_2_bank_queue__parameterized2\ : entity is "mig_7series_v4_2_bank_queue";
end \mig_7series_nosysclock_mig_7series_v4_2_bank_queue__parameterized2\;

architecture STRUCTURE of \mig_7series_nosysclock_mig_7series_v4_2_bank_queue__parameterized2\ is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \auto_pre_r_lcl_i_1__0_n_0\ : STD_LOGIC;
  signal \^auto_pre_r_lcl_reg_0\ : STD_LOGIC;
  signal \compute_tail.tail_r_lcl_i_1__2_n_0\ : STD_LOGIC;
  signal demand_priority_r_i_2_n_0 : STD_LOGIC;
  signal \grant_r[3]_i_11_n_0\ : STD_LOGIC;
  signal head_r : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \head_r_lcl_i_1__2_n_0\ : STD_LOGIC;
  signal \head_r_lcl_i_2__0_n_0\ : STD_LOGIC;
  signal \head_r_lcl_i_3__1_n_0\ : STD_LOGIC;
  signal \^idle_r_lcl_reg_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^idle_r_lcl_reg_1\ : STD_LOGIC;
  signal order_q_r : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \order_q_r[0]_i_1__2_n_0\ : STD_LOGIC;
  signal \order_q_r[1]_i_1__2_n_0\ : STD_LOGIC;
  signal \ordered_r_lcl_i_1__1_n_0\ : STD_LOGIC;
  signal \^ordered_r_lcl_reg_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^p_15_in\ : STD_LOGIC;
  signal \^pass_open_bank_r\ : STD_LOGIC;
  signal \^pre_bm_end_r\ : STD_LOGIC;
  signal \^pre_bm_end_r_reg_0\ : STD_LOGIC;
  signal pre_passing_open_bank_r : STD_LOGIC;
  signal q_entry_r : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \q_entry_r[0]_i_1__2_n_0\ : STD_LOGIC;
  signal \q_entry_r[0]_i_2__1_n_0\ : STD_LOGIC;
  signal \q_entry_r[1]_i_1__2_n_0\ : STD_LOGIC;
  signal \q_entry_r[1]_i_3__1_n_0\ : STD_LOGIC;
  signal \q_entry_r[1]_i_4__1_n_0\ : STD_LOGIC;
  signal \q_entry_r[1]_i_5__1_n_0\ : STD_LOGIC;
  signal \q_entry_r[1]_i_7_n_0\ : STD_LOGIC;
  signal \^q_entry_r_reg[0]_0\ : STD_LOGIC;
  signal q_has_priority : STD_LOGIC;
  signal q_has_priority_ns : STD_LOGIC;
  signal \^q_has_rd\ : STD_LOGIC;
  signal q_has_rd_r_i_1_n_0 : STD_LOGIC;
  signal \ras_timer_r[0]_i_2_n_0\ : STD_LOGIC;
  signal \ras_timer_r[1]_i_2_n_0\ : STD_LOGIC;
  signal \ras_timer_r[2]_i_2_n_0\ : STD_LOGIC;
  signal \ras_timer_r[2]_i_5_n_0\ : STD_LOGIC;
  signal \rb_hit_busies.rb_hit_busies_r_lcl[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \rb_hit_busies.rb_hit_busies_r_lcl[5]_i_1__0_n_0\ : STD_LOGIC;
  signal \rb_hit_busies.rb_hit_busies_r_lcl[6]_i_1_n_0\ : STD_LOGIC;
  signal rb_hit_busies_r : STD_LOGIC_VECTOR ( 6 downto 4 );
  signal \^rstdiv0_sync_r1_reg_rep__12\ : STD_LOGIC;
  signal \^rstdiv0_sync_r1_reg_rep__13\ : STD_LOGIC;
  signal \^tail_r\ : STD_LOGIC;
  signal \^wait_for_maint_r_lcl_reg_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of demand_priority_r_i_2 : label is "soft_lutpair532";
  attribute SOFT_HLUTNM of \idle_r_lcl_i_1__1\ : label is "soft_lutpair531";
  attribute SOFT_HLUTNM of \maint_controller.maint_hit_busies_r[3]_i_1\ : label is "soft_lutpair531";
  attribute SOFT_HLUTNM of \ras_timer_r[0]_i_1\ : label is "soft_lutpair533";
  attribute SOFT_HLUTNM of \ras_timer_r[1]_i_1\ : label is "soft_lutpair533";
  attribute SOFT_HLUTNM of req_bank_rdy_r_i_1 : label is "soft_lutpair532";
begin
  E(0) <= \^e\(0);
  auto_pre_r_lcl_reg_0 <= \^auto_pre_r_lcl_reg_0\;
  idle_r_lcl_reg_0(0) <= \^idle_r_lcl_reg_0\(0);
  idle_r_lcl_reg_1 <= \^idle_r_lcl_reg_1\;
  ordered_r_lcl_reg_0(0) <= \^ordered_r_lcl_reg_0\(0);
  p_15_in <= \^p_15_in\;
  pass_open_bank_r <= \^pass_open_bank_r\;
  pre_bm_end_r <= \^pre_bm_end_r\;
  pre_bm_end_r_reg_0 <= \^pre_bm_end_r_reg_0\;
  \q_entry_r_reg[0]_0\ <= \^q_entry_r_reg[0]_0\;
  q_has_rd <= \^q_has_rd\;
  \rstdiv0_sync_r1_reg_rep__12\ <= \^rstdiv0_sync_r1_reg_rep__12\;
  \rstdiv0_sync_r1_reg_rep__13\ <= \^rstdiv0_sync_r1_reg_rep__13\;
  tail_r <= \^tail_r\;
  wait_for_maint_r_lcl_reg_0 <= \^wait_for_maint_r_lcl_reg_0\;
act_wait_r_lcl_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55151515"
    )
        port map (
      I0 => \^pre_bm_end_r\,
      I1 => Q(0),
      I2 => \^pass_open_bank_r\,
      I3 => q_has_rd_r_reg_3,
      I4 => req_wr_r(0),
      O => \^pre_bm_end_r_reg_0\
    );
\auto_pre_r_lcl_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAEEEEE00000000"
    )
        port map (
      I0 => \^auto_pre_r_lcl_reg_0\,
      I1 => auto_pre_r_lcl_reg_2,
      I2 => \^wait_for_maint_r_lcl_reg_0\,
      I3 => auto_pre_r_lcl_reg_3,
      I4 => row_hit_r,
      I5 => auto_pre_r_lcl_reg_4,
      O => \auto_pre_r_lcl_i_1__0_n_0\
    );
auto_pre_r_lcl_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \auto_pre_r_lcl_i_1__0_n_0\,
      Q => \^auto_pre_r_lcl_reg_0\,
      R => '0'
    );
\compute_tail.tail_r_lcl_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FCFFDCDCDCDCDCDC"
    )
        port map (
      I0 => \^pre_bm_end_r_reg_0\,
      I1 => \^idle_r_lcl_reg_1\,
      I2 => head_r_lcl_reg_0,
      I3 => \^idle_r_lcl_reg_0\(0),
      I4 => \compute_tail.tail_r_lcl_reg_0\,
      I5 => \^tail_r\,
      O => \compute_tail.tail_r_lcl_i_1__2_n_0\
    );
\compute_tail.tail_r_lcl_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \^pre_bm_end_r_reg_0\,
      I1 => \compute_tail.tail_r_lcl_reg_3\(1),
      I2 => \compute_tail.tail_r_lcl_reg_3\(0),
      O => pre_bm_end_r_reg_1
    );
\compute_tail.tail_r_lcl_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \compute_tail.tail_r_lcl_i_1__2_n_0\,
      Q => \^tail_r\,
      R => \q_entry_r_reg[1]_0\
    );
\demand_act_priority_r_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0400000000000000"
    )
        port map (
      I0 => \^wait_for_maint_r_lcl_reg_0\,
      I1 => demand_act_priority_r_reg,
      I2 => \^idle_r_lcl_reg_0\(0),
      I3 => head_r(3),
      I4 => ras_timer_zero_r,
      I5 => demand_act_priority_r,
      O => wait_for_maint_r_lcl_reg_1
    );
demand_priority_r_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888800008880"
    )
        port map (
      I0 => demand_priority_r_reg,
      I1 => \^rstdiv0_sync_r1_reg_rep__12\,
      I2 => q_has_priority,
      I3 => req_priority_r,
      I4 => demand_priority_r_i_2_n_0,
      I5 => demand_priority_r_reg_0,
      O => demand_priority_ns
    );
demand_priority_r_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00F8"
    )
        port map (
      I0 => req_bank_rdy_r_reg,
      I1 => order_q_r(0),
      I2 => order_q_r(1),
      I3 => q_has_rd_r_reg_3,
      O => demand_priority_r_i_2_n_0
    );
\grant_r[3]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000800"
    )
        port map (
      I0 => ras_timer_zero_r,
      I1 => head_r(3),
      I2 => \^idle_r_lcl_reg_0\(0),
      I3 => demand_act_priority_r_reg,
      I4 => \^wait_for_maint_r_lcl_reg_0\,
      O => \grant_r[3]_i_11_n_0\
    );
\grant_r[3]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C0800080"
    )
        port map (
      I0 => granted_col_r_reg,
      I1 => \^p_15_in\,
      I2 => granted_col_r_reg_0,
      I3 => q_has_rd_r_reg_3,
      I4 => granted_col_r_reg_1,
      O => rd_wr_r_lcl_reg
    );
\grant_r[3]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000002F222222"
    )
        port map (
      I0 => \grant_r[3]_i_11_n_0\,
      I1 => granted_row_r_reg,
      I2 => \^auto_pre_r_lcl_reg_0\,
      I3 => ras_timer_zero_r,
      I4 => pre_wait_r,
      I5 => granted_row_r_reg_0,
      O => auto_pre_r_lcl_reg_1
    );
\head_r_lcl_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888FFFFB8880000"
    )
        port map (
      I0 => \head_r_lcl_i_2__0_n_0\,
      I1 => \^pre_bm_end_r_reg_0\,
      I2 => head_r_lcl_reg_0,
      I3 => head_r_lcl_reg_1,
      I4 => \q_entry_r[1]_i_4__1_n_0\,
      I5 => head_r(3),
      O => \head_r_lcl_i_1__2_n_0\
    );
\head_r_lcl_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F20202F20202020"
    )
        port map (
      I0 => q_entry_r(0),
      I1 => q_entry_r(1),
      I2 => \head_r_lcl_i_3__1_n_0\,
      I3 => \q_entry_r[1]_i_7_n_0\,
      I4 => \q_entry_r_reg[0]_1\,
      I5 => head_r_lcl_reg_3,
      O => \head_r_lcl_i_2__0_n_0\
    );
\head_r_lcl_i_3__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"515100FF"
    )
        port map (
      I0 => q_has_rd_r_reg_2,
      I1 => head_r(3),
      I2 => head_r_lcl_reg_2,
      I3 => \q_entry_r[1]_i_7_n_0\,
      I4 => \^idle_r_lcl_reg_0\(0),
      O => \head_r_lcl_i_3__1_n_0\
    );
head_r_lcl_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \head_r_lcl_i_1__2_n_0\,
      Q => head_r(3),
      R => \q_entry_r_reg[1]_0\
    );
\idle_r_lcl_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^rstdiv0_sync_r1_reg_rep__12\,
      O => \^e\(0)
    );
\idle_r_lcl_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04440404"
    )
        port map (
      I0 => ordered_r_lcl_reg_1,
      I1 => \^pre_bm_end_r_reg_0\,
      I2 => \^idle_r_lcl_reg_0\(0),
      I3 => head_r_lcl_reg_2,
      I4 => head_r(3),
      O => \^rstdiv0_sync_r1_reg_rep__12\
    );
idle_r_lcl_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \^e\(0),
      Q => \^idle_r_lcl_reg_0\(0),
      R => '0'
    );
\maint_controller.maint_hit_busies_r[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40444040"
    )
        port map (
      I0 => ordered_r_lcl_reg_1,
      I1 => \^pre_bm_end_r_reg_0\,
      I2 => \maint_controller.maint_hit_busies_r_reg[3]\(0),
      I3 => \maint_controller.maint_hit_busies_r_reg[3]_0\,
      I4 => \^rstdiv0_sync_r1_reg_rep__12\,
      O => \rstdiv0_sync_r1_reg_rep__12_0\(0)
    );
\order_q_r[0]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"553100305531CC30"
    )
        port map (
      I0 => \order_q_r_reg[0]_0\,
      I1 => order_q_r(0),
      I2 => order_q_r(1),
      I3 => req_bank_rdy_r_reg,
      I4 => set_order_q,
      I5 => ordered_r_lcl_reg_1,
      O => \order_q_r[0]_i_1__2_n_0\
    );
\order_q_r[1]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAC200C0AAC2F0C0"
    )
        port map (
      I0 => \order_q_r_reg[1]_0\,
      I1 => order_q_r(0),
      I2 => order_q_r(1),
      I3 => req_bank_rdy_r_reg,
      I4 => set_order_q,
      I5 => ordered_r_lcl_reg_1,
      O => \order_q_r[1]_i_1__2_n_0\
    );
\order_q_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \order_q_r[0]_i_1__2_n_0\,
      Q => order_q_r(0),
      R => '0'
    );
\order_q_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \order_q_r[1]_i_1__2_n_0\,
      Q => order_q_r(1),
      R => '0'
    );
\ordered_r_lcl_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5400545450505050"
    )
        port map (
      I0 => ordered_r_lcl_reg_1,
      I1 => \^idle_r_lcl_reg_1\,
      I2 => \^ordered_r_lcl_reg_0\(0),
      I3 => q_has_rd_r_reg_3,
      I4 => Q(0),
      I5 => req_wr_r(0),
      O => \ordered_r_lcl_i_1__1_n_0\
    );
ordered_r_lcl_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \ordered_r_lcl_i_1__1_n_0\,
      Q => \^ordered_r_lcl_reg_0\(0),
      R => '0'
    );
pass_open_bank_r_lcl_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => pass_open_bank_r_lcl_reg_0,
      Q => \^pass_open_bank_r\,
      R => '0'
    );
pre_bm_end_r_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => pre_bm_end_ns,
      Q => \^pre_bm_end_r\,
      R => '0'
    );
pre_passing_open_bank_r_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => pre_passing_open_bank_ns,
      Q => pre_passing_open_bank_r,
      R => '0'
    );
\q_entry_r[0]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"553CFFFF553C0000"
    )
        port map (
      I0 => \q_entry_r[0]_i_2__1_n_0\,
      I1 => \q_entry_r_reg[0]_2\,
      I2 => q_has_rd_r_reg_2,
      I3 => \^pre_bm_end_r_reg_0\,
      I4 => \q_entry_r[1]_i_4__1_n_0\,
      I5 => q_entry_r(0),
      O => \q_entry_r[0]_i_1__2_n_0\
    );
\q_entry_r[0]_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9F90"
    )
        port map (
      I0 => \q_entry_r_reg[0]_1\,
      I1 => \q_entry_r[1]_i_7_n_0\,
      I2 => \^idle_r_lcl_reg_1\,
      I3 => q_entry_r(0),
      O => \q_entry_r[0]_i_2__1_n_0\
    );
\q_entry_r[1]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FE02FFFFFE020000"
    )
        port map (
      I0 => \q_entry_r_reg[1]_2\,
      I1 => q_has_rd_r_reg_2,
      I2 => \^pre_bm_end_r_reg_0\,
      I3 => \q_entry_r[1]_i_3__1_n_0\,
      I4 => \q_entry_r[1]_i_4__1_n_0\,
      I5 => q_entry_r(1),
      O => \q_entry_r[1]_i_1__2_n_0\
    );
\q_entry_r[1]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B88BFFFFB88B0000"
    )
        port map (
      I0 => \q_entry_r[1]_i_5__1_n_0\,
      I1 => \^idle_r_lcl_reg_1\,
      I2 => q_entry_r(1),
      I3 => q_entry_r(0),
      I4 => \^pre_bm_end_r_reg_0\,
      I5 => \q_entry_r_reg[1]_1\,
      O => \q_entry_r[1]_i_3__1_n_0\
    );
\q_entry_r[1]_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3F5F3F5FFF5F3F5F"
    )
        port map (
      I0 => \q_entry_r[1]_i_7_n_0\,
      I1 => q_has_rd_r_reg_2,
      I2 => \^pre_bm_end_r_reg_0\,
      I3 => \^idle_r_lcl_reg_0\(0),
      I4 => head_r(3),
      I5 => head_r_lcl_reg_2,
      O => \q_entry_r[1]_i_4__1_n_0\
    );
\q_entry_r[1]_i_5__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7EE8E881"
    )
        port map (
      I0 => \q_entry_r[1]_i_7_n_0\,
      I1 => \q_entry_r[1]_i_3__1_0\(0),
      I2 => \q_entry_r[1]_i_3__1_0\(1),
      I3 => \q_entry_r[1]_i_3__1_0\(2),
      I4 => q_has_rd_r_reg_0,
      O => \q_entry_r[1]_i_5__1_n_0\
    );
\q_entry_r[1]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000770777077707"
    )
        port map (
      I0 => \compute_tail.tail_r_lcl_reg_3\(1),
      I1 => rb_hit_busies_r(6),
      I2 => rb_hit_busies_r(5),
      I3 => \head_r_lcl_i_2__0_0\,
      I4 => rb_hit_busies_r(4),
      I5 => \compute_tail.tail_r_lcl_reg_3\(0),
      O => \q_entry_r[1]_i_7_n_0\
    );
\q_entry_r_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => CLK,
      CE => '1',
      D => \q_entry_r[0]_i_1__2_n_0\,
      Q => q_entry_r(0),
      S => \q_entry_r_reg[1]_0\
    );
\q_entry_r_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => CLK,
      CE => '1',
      D => \q_entry_r[1]_i_1__2_n_0\,
      Q => q_entry_r(1),
      S => \q_entry_r_reg[1]_0\
    );
\q_has_priority_r_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4040444040404040"
    )
        port map (
      I0 => q_has_rd_r_reg_4,
      I1 => \^pre_bm_end_r_reg_0\,
      I2 => q_has_priority,
      I3 => q_has_rd_r_reg_0,
      I4 => q_has_rd_r_reg_2,
      I5 => app_hi_pri_r2,
      O => q_has_priority_ns
    );
q_has_priority_r_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => q_has_priority_ns,
      Q => q_has_priority,
      R => '0'
    );
q_has_rd_r_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F1F1F1F1F1FFF1F1"
    )
        port map (
      I0 => \^idle_r_lcl_reg_0\(0),
      I1 => q_has_rd_r_reg_1,
      I2 => \^q_has_rd\,
      I3 => q_has_rd_r_reg_2,
      I4 => q_has_rd_r_reg_0,
      I5 => was_wr,
      O => q_has_rd_r_i_1_n_0
    );
q_has_rd_r_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => q_has_rd_r_i_1_n_0,
      Q => \^q_has_rd\,
      R => \^rstdiv0_sync_r1_reg_rep__13\
    );
\ras_timer_r[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ras_timer_r[0]_i_2_n_0\,
      I1 => \^q_entry_r_reg[0]_0\,
      I2 => \ras_timer_r_reg[0]\,
      O => D(0)
    );
\ras_timer_r[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBB888B888B888"
    )
        port map (
      I0 => \ras_timer_r_reg[0]_0\,
      I1 => rb_hit_busies_r(6),
      I2 => \ras_timer_r_reg[0]_1\,
      I3 => rb_hit_busies_r(5),
      I4 => rb_hit_busies_r(4),
      I5 => \ras_timer_r_reg[0]_2\,
      O => \ras_timer_r[0]_i_2_n_0\
    );
\ras_timer_r[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ras_timer_r[1]_i_2_n_0\,
      I1 => \^q_entry_r_reg[0]_0\,
      I2 => \ras_timer_r_reg[1]\,
      O => D(1)
    );
\ras_timer_r[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBB8888B888B888"
    )
        port map (
      I0 => \ras_timer_r_reg[1]_0\,
      I1 => rb_hit_busies_r(6),
      I2 => rb_hit_busies_r(4),
      I3 => \ras_timer_r_reg[1]_1\,
      I4 => \ras_timer_r_reg[1]_2\,
      I5 => rb_hit_busies_r(5),
      O => \ras_timer_r[1]_i_2_n_0\
    );
\ras_timer_r[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ras_timer_r[2]_i_2_n_0\,
      I1 => \^q_entry_r_reg[0]_0\,
      I2 => \ras_timer_r_reg[2]\,
      O => D(2)
    );
\ras_timer_r[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888BBBBB888B888"
    )
        port map (
      I0 => \ras_timer_r_reg[2]_0\,
      I1 => rb_hit_busies_r(6),
      I2 => rb_hit_busies_r(4),
      I3 => \ras_timer_r_reg[2]_1\,
      I4 => \ras_timer_r_reg[2]_2\,
      I5 => rb_hit_busies_r(5),
      O => \ras_timer_r[2]_i_2_n_0\
    );
\ras_timer_r[2]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => \ras_timer_r[2]_i_5_n_0\,
      I1 => q_entry_r(0),
      I2 => q_entry_r(1),
      I3 => \^idle_r_lcl_reg_0\(0),
      O => \^q_entry_r_reg[0]_0\
    );
\ras_timer_r[2]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44F444F4FFFF44F4"
    )
        port map (
      I0 => \ras_timer_r[2]_i_3_0\,
      I1 => rb_hit_busies_r(5),
      I2 => rb_hit_busies_r(4),
      I3 => \ras_timer_r[2]_i_3_1\,
      I4 => rb_hit_busies_r(6),
      I5 => \ras_timer_r[2]_i_3_2\,
      O => \ras_timer_r[2]_i_5_n_0\
    );
\ras_timer_r[2]_i_6__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55151515"
    )
        port map (
      I0 => pre_passing_open_bank_r,
      I1 => Q(0),
      I2 => \^pass_open_bank_r\,
      I3 => q_has_rd_r_reg_3,
      I4 => req_wr_r(0),
      O => pre_passing_open_bank_r_reg_0
    );
\rb_hit_busies.rb_hit_busies_r_lcl[3]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEFEEEFEEEFEEE"
    )
        port map (
      I0 => q_has_rd_r_reg_4,
      I1 => \^pre_bm_end_r\,
      I2 => Q(0),
      I3 => \^pass_open_bank_r\,
      I4 => q_has_rd_r_reg_3,
      I5 => req_wr_r(0),
      O => \^rstdiv0_sync_r1_reg_rep__13\
    );
\rb_hit_busies.rb_hit_busies_r_lcl[4]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rb_hit_busies_r(4),
      I1 => \^rstdiv0_sync_r1_reg_rep__12\,
      I2 => \rb_hit_busies.rb_hit_busies_r_lcl_reg[4]_0\,
      O => \rb_hit_busies.rb_hit_busies_r_lcl[4]_i_1__0_n_0\
    );
\rb_hit_busies.rb_hit_busies_r_lcl[5]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rb_hit_busies_r(5),
      I1 => \^rstdiv0_sync_r1_reg_rep__12\,
      I2 => \rb_hit_busies.rb_hit_busies_r_lcl_reg[5]_0\,
      O => \rb_hit_busies.rb_hit_busies_r_lcl[5]_i_1__0_n_0\
    );
\rb_hit_busies.rb_hit_busies_r_lcl[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rb_hit_busies_r(6),
      I1 => \^rstdiv0_sync_r1_reg_rep__12\,
      I2 => \rb_hit_busies.rb_hit_busies_r_lcl_reg[6]_0\,
      O => \rb_hit_busies.rb_hit_busies_r_lcl[6]_i_1_n_0\
    );
\rb_hit_busies.rb_hit_busies_r_lcl_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \rb_hit_busies.rb_hit_busies_r_lcl[4]_i_1__0_n_0\,
      Q => rb_hit_busies_r(4),
      R => \rb_hit_busies.rb_hit_busies_r_lcl_reg[4]_1\
    );
\rb_hit_busies.rb_hit_busies_r_lcl_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \rb_hit_busies.rb_hit_busies_r_lcl[5]_i_1__0_n_0\,
      Q => rb_hit_busies_r(5),
      R => \rb_hit_busies.rb_hit_busies_r_lcl_reg[5]_1\
    );
\rb_hit_busies.rb_hit_busies_r_lcl_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \rb_hit_busies.rb_hit_busies_r_lcl[6]_i_1_n_0\,
      Q => rb_hit_busies_r(6),
      R => \rb_hit_busies.rb_hit_busies_r_lcl_reg[6]_1\
    );
req_bank_rdy_r_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"888A8A8A"
    )
        port map (
      I0 => col_wait_r,
      I1 => q_has_rd_r_reg_3,
      I2 => order_q_r(1),
      I3 => order_q_r(0),
      I4 => req_bank_rdy_r_reg,
      O => \^p_15_in\
    );
\wait_for_maint_r_lcl_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8080808080000000"
    )
        port map (
      I0 => \^idle_r_lcl_reg_0\(0),
      I1 => head_r(3),
      I2 => accept_internal_r,
      I3 => \compute_tail.tail_r_lcl_reg_1\,
      I4 => app_en_r2,
      I5 => \compute_tail.tail_r_lcl_reg_2\,
      O => \^idle_r_lcl_reg_1\
    );
wait_for_maint_r_lcl_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => wait_for_maint_r_lcl_reg_3,
      Q => \^wait_for_maint_r_lcl_reg_0\,
      R => wait_for_maint_r_lcl_reg_2
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity mig_7series_nosysclock_mig_7series_v4_2_bank_state is
  port (
    bm_end_r1 : out STD_LOGIC;
    act_wait_r_lcl_reg_0 : out STD_LOGIC;
    ras_timer_zero_r : out STD_LOGIC;
    pre_wait_r : out STD_LOGIC;
    col_wait_r : out STD_LOGIC;
    demand_act_priority_r : out STD_LOGIC;
    act_this_rank_r : out STD_LOGIC_VECTOR ( 0 to 0 );
    demand_priority_r_reg_0 : out STD_LOGIC;
    demanded_prior_r_reg_0 : out STD_LOGIC;
    ofs_rdy_r : out STD_LOGIC;
    wr_this_rank_r : out STD_LOGIC_VECTOR ( 0 to 0 );
    rd_this_rank_r : out STD_LOGIC_VECTOR ( 0 to 0 );
    override_demand_r_reg : out STD_LOGIC;
    pre_bm_end_ns : out STD_LOGIC;
    pre_passing_open_bank_ns : out STD_LOGIC;
    bm_end_r1_reg_0 : out STD_LOGIC;
    \ras_timer_r_reg[2]_0\ : out STD_LOGIC;
    \ras_timer_r_reg[2]_1\ : out STD_LOGIC;
    \compute_tail.tail_r_lcl_reg\ : out STD_LOGIC;
    demand_priority_r_reg_1 : out STD_LOGIC;
    bm_end : in STD_LOGIC_VECTOR ( 0 to 0 );
    CLK : in STD_LOGIC;
    act_wait_ns : in STD_LOGIC;
    demand_act_priority_r_reg_0 : in STD_LOGIC;
    p_15_in : in STD_LOGIC;
    ofs_rdy_r_reg_0 : in STD_LOGIC;
    ofs_rdy_r0 : in STD_LOGIC;
    start_wtp_timer0 : in STD_LOGIC;
    \rd_this_rank_r_reg[0]_0\ : in STD_LOGIC;
    auto_pre_r : in STD_LOGIC;
    \rp_timer.rp_timer_r_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    col_wait_r_reg_0 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    col_wait_r_reg_1 : in STD_LOGIC;
    override_demand_r : in STD_LOGIC;
    demanded_prior_r_reg_1 : in STD_LOGIC;
    demand_priority_r_0 : in STD_LOGIC;
    pass_open_bank_r : in STD_LOGIC;
    \rtp_timer_r_reg[1]_0\ : in STD_LOGIC;
    demand_priority_r_reg_2 : in STD_LOGIC;
    q_has_priority : in STD_LOGIC;
    req_priority_r : in STD_LOGIC;
    demand_priority_r_reg_3 : in STD_LOGIC;
    pre_wait_r_reg_0 : in STD_LOGIC;
    ras_timer_zero_r_reg_0 : in STD_LOGIC;
    ras_timer_zero_r_reg_1 : in STD_LOGIC;
    ras_timer_zero_r_reg_2 : in STD_LOGIC;
    tail_r : in STD_LOGIC;
    auto_pre_r_lcl_reg : in STD_LOGIC;
    rb_hit_busy_r : in STD_LOGIC_VECTOR ( 0 to 0 );
    \starve_limit_cntr_r_reg[0]_0\ : in STD_LOGIC;
    req_wr_r : in STD_LOGIC_VECTOR ( 0 to 0 );
    q_has_rd : in STD_LOGIC;
    demanded_prior_r_1 : in STD_LOGIC;
    \rtp_timer_r_reg[0]_0\ : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 2 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of mig_7series_nosysclock_mig_7series_v4_2_bank_state : entity is "mig_7series_v4_2_bank_state";
end mig_7series_nosysclock_mig_7series_v4_2_bank_state;

architecture STRUCTURE of mig_7series_nosysclock_mig_7series_v4_2_bank_state is
  signal \^act_wait_r_lcl_reg_0\ : STD_LOGIC;
  signal \^bm_end_r1\ : STD_LOGIC;
  signal \^col_wait_r\ : STD_LOGIC;
  signal \col_wait_r_i_1__2_n_0\ : STD_LOGIC;
  signal demand_priority_ns : STD_LOGIC;
  signal demand_priority_r_i_3_n_0 : STD_LOGIC;
  signal demand_priority_r_i_4_n_0 : STD_LOGIC;
  signal \^demand_priority_r_reg_0\ : STD_LOGIC;
  signal demanded_prior_ns : STD_LOGIC;
  signal \^demanded_prior_r_reg_0\ : STD_LOGIC;
  signal \^pre_passing_open_bank_ns\ : STD_LOGIC;
  signal pre_wait_ns : STD_LOGIC;
  signal \^pre_wait_r\ : STD_LOGIC;
  signal pre_wait_r_i_3_n_0 : STD_LOGIC;
  signal precharge_bm_end : STD_LOGIC;
  signal ras_timer_r : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal ras_timer_zero_ns : STD_LOGIC;
  signal \^ras_timer_zero_r\ : STD_LOGIC;
  signal req_bank_rdy_r : STD_LOGIC;
  signal \rp_timer.rp_timer_r[0]_i_1_n_0\ : STD_LOGIC;
  signal rtp_timer_r : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \rtp_timer_r[0]_i_1_n_0\ : STD_LOGIC;
  signal \rtp_timer_r[1]_i_1_n_0\ : STD_LOGIC;
  signal start_pre : STD_LOGIC;
  signal starve_limit_cntr_r : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal starve_limit_cntr_r0 : STD_LOGIC;
  signal \starve_limit_cntr_r[0]_i_1_n_0\ : STD_LOGIC;
  signal \starve_limit_cntr_r[1]_i_1_n_0\ : STD_LOGIC;
  signal \starve_limit_cntr_r[2]_i_1_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of pre_wait_r_i_2 : label is "soft_lutpair514";
  attribute SOFT_HLUTNM of pre_wait_r_i_3 : label is "soft_lutpair513";
  attribute SOFT_HLUTNM of \rp_timer.rp_timer_r[0]_i_1\ : label is "soft_lutpair514";
  attribute SOFT_HLUTNM of \rtp_timer_r[1]_i_1\ : label is "soft_lutpair513";
  attribute SOFT_HLUTNM of \starve_limit_cntr_r[1]_i_1\ : label is "soft_lutpair512";
  attribute SOFT_HLUTNM of \starve_limit_cntr_r[2]_i_1\ : label is "soft_lutpair512";
begin
  act_wait_r_lcl_reg_0 <= \^act_wait_r_lcl_reg_0\;
  bm_end_r1 <= \^bm_end_r1\;
  col_wait_r <= \^col_wait_r\;
  demand_priority_r_reg_0 <= \^demand_priority_r_reg_0\;
  demanded_prior_r_reg_0 <= \^demanded_prior_r_reg_0\;
  pre_passing_open_bank_ns <= \^pre_passing_open_bank_ns\;
  pre_wait_r <= \^pre_wait_r\;
  ras_timer_zero_r <= \^ras_timer_zero_r\;
\act_this_rank_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \^act_wait_r_lcl_reg_0\,
      Q => act_this_rank_r(0),
      R => '0'
    );
act_wait_r_lcl_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => act_wait_ns,
      Q => \^act_wait_r_lcl_reg_0\,
      R => '0'
    );
\auto_pre_r_lcl_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2020202000002000"
    )
        port map (
      I0 => tail_r,
      I1 => auto_pre_r_lcl_reg,
      I2 => rb_hit_busy_r(0),
      I3 => \^col_wait_r\,
      I4 => Q(0),
      I5 => \^act_wait_r_lcl_reg_0\,
      O => \compute_tail.tail_r_lcl_reg\
    );
bm_end_r1_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => bm_end(0),
      Q => \^bm_end_r1\,
      R => '0'
    );
\col_wait_r_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555550455045504"
    )
        port map (
      I0 => col_wait_r_reg_0,
      I1 => \^col_wait_r\,
      I2 => Q(0),
      I3 => col_wait_r_reg_1,
      I4 => \^act_wait_r_lcl_reg_0\,
      I5 => \rp_timer.rp_timer_r_reg[0]_0\(0),
      O => \col_wait_r_i_1__2_n_0\
    );
col_wait_r_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \col_wait_r_i_1__2_n_0\,
      Q => \^col_wait_r\,
      R => '0'
    );
demand_act_priority_r_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => demand_act_priority_r_reg_0,
      Q => demand_act_priority_r,
      R => '0'
    );
\demand_priority_r_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888800008880"
    )
        port map (
      I0 => \col_wait_r_i_1__2_n_0\,
      I1 => demand_priority_r_reg_2,
      I2 => q_has_priority,
      I3 => req_priority_r,
      I4 => demand_priority_r_reg_3,
      I5 => demand_priority_r_i_3_n_0,
      O => demand_priority_ns
    );
demand_priority_r_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BAAAAAAA"
    )
        port map (
      I0 => \^demand_priority_r_reg_0\,
      I1 => demand_priority_r_i_4_n_0,
      I2 => starve_limit_cntr_r(2),
      I3 => starve_limit_cntr_r(0),
      I4 => starve_limit_cntr_r(1),
      O => demand_priority_r_i_3_n_0
    );
demand_priority_r_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFBFFFBF"
    )
        port map (
      I0 => Q(0),
      I1 => \starve_limit_cntr_r_reg[0]_0\,
      I2 => req_bank_rdy_r,
      I3 => req_wr_r(0),
      I4 => q_has_rd,
      O => demand_priority_r_i_4_n_0
    );
demand_priority_r_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => demand_priority_ns,
      Q => \^demand_priority_r_reg_0\,
      R => '0'
    );
\demanded_prior_r_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D0D0D0D0D0DDD0D0"
    )
        port map (
      I0 => \^demand_priority_r_reg_0\,
      I1 => \^demanded_prior_r_reg_0\,
      I2 => demanded_prior_r_reg_1,
      I3 => Q(1),
      I4 => demand_priority_r_0,
      I5 => demanded_prior_r_1,
      O => demanded_prior_ns
    );
demanded_prior_r_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => demanded_prior_ns,
      Q => \^demanded_prior_r_reg_0\,
      R => '0'
    );
\grant_r[3]_i_11__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000044444544"
    )
        port map (
      I0 => override_demand_r,
      I1 => demanded_prior_r_reg_1,
      I2 => \^demanded_prior_r_reg_0\,
      I3 => \^demand_priority_r_reg_0\,
      I4 => Q(0),
      I5 => demand_priority_r_0,
      O => override_demand_r_reg
    );
\grant_r[3]_i_7__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAFFEF"
    )
        port map (
      I0 => demand_priority_r_0,
      I1 => Q(0),
      I2 => \^demand_priority_r_reg_0\,
      I3 => \^demanded_prior_r_reg_0\,
      I4 => demanded_prior_r_reg_1,
      O => demand_priority_r_reg_1
    );
ofs_rdy_r_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => ofs_rdy_r0,
      Q => ofs_rdy_r,
      R => ofs_rdy_r_reg_0
    );
pre_bm_end_r_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => precharge_bm_end,
      I1 => \^pre_passing_open_bank_ns\,
      O => pre_bm_end_ns
    );
pre_passing_open_bank_r_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAA8AAAAAAA8AAA8"
    )
        port map (
      I0 => pre_wait_r_reg_0,
      I1 => Q(0),
      I2 => rtp_timer_r(1),
      I3 => rtp_timer_r(0),
      I4 => \^ras_timer_zero_r\,
      I5 => \^pre_wait_r\,
      O => \^pre_passing_open_bank_ns\
    );
pre_wait_r_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0010001000100055"
    )
        port map (
      I0 => pre_wait_r_reg_0,
      I1 => start_pre,
      I2 => \^pre_wait_r\,
      I3 => col_wait_r_reg_0,
      I4 => pass_open_bank_r,
      I5 => pre_wait_r_i_3_n_0,
      O => pre_wait_ns
    );
pre_wait_r_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8880"
    )
        port map (
      I0 => \^ras_timer_zero_r\,
      I1 => \^pre_wait_r\,
      I2 => \rp_timer.rp_timer_r_reg[0]_0\(0),
      I3 => auto_pre_r,
      O => start_pre
    );
pre_wait_r_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => rtp_timer_r(1),
      I1 => rtp_timer_r(0),
      O => pre_wait_r_i_3_n_0
    );
pre_wait_r_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => pre_wait_ns,
      Q => \^pre_wait_r\,
      R => '0'
    );
\ras_timer_r[0]_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000E0EE"
    )
        port map (
      I0 => ras_timer_r(2),
      I1 => ras_timer_r(1),
      I2 => \rd_this_rank_r_reg[0]_0\,
      I3 => Q(0),
      I4 => ras_timer_zero_r_reg_2,
      I5 => ras_timer_r(0),
      O => \ras_timer_r_reg[2]_0\
    );
\ras_timer_r[1]_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1111001100111011"
    )
        port map (
      I0 => \^bm_end_r1\,
      I1 => col_wait_r_reg_0,
      I2 => ras_timer_r(2),
      I3 => ras_timer_zero_r_reg_1,
      I4 => ras_timer_r(1),
      I5 => ras_timer_r(0),
      O => bm_end_r1_reg_0
    );
\ras_timer_r[2]_i_4__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4441555544405555"
    )
        port map (
      I0 => ras_timer_zero_r_reg_2,
      I1 => ras_timer_r(2),
      I2 => ras_timer_r(0),
      I3 => ras_timer_r(1),
      I4 => ras_timer_zero_r_reg_1,
      I5 => ras_timer_zero_r_reg_0,
      O => \ras_timer_r_reg[2]_1\
    );
\ras_timer_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => D(0),
      Q => ras_timer_r(0),
      R => '0'
    );
\ras_timer_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => D(1),
      Q => ras_timer_r(1),
      R => '0'
    );
\ras_timer_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => D(2),
      Q => ras_timer_r(2),
      R => '0'
    );
\ras_timer_zero_r_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0300FFFF0100"
    )
        port map (
      I0 => ras_timer_zero_r_reg_0,
      I1 => ras_timer_r(2),
      I2 => ras_timer_r(1),
      I3 => ras_timer_zero_r_reg_1,
      I4 => ras_timer_zero_r_reg_2,
      I5 => ras_timer_r(0),
      O => ras_timer_zero_ns
    );
ras_timer_zero_r_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => ras_timer_zero_ns,
      Q => \^ras_timer_zero_r\,
      R => '0'
    );
\rd_this_rank_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \rd_this_rank_r_reg[0]_0\,
      Q => rd_this_rank_r(0),
      R => '0'
    );
req_bank_rdy_r_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => p_15_in,
      Q => req_bank_rdy_r,
      R => '0'
    );
\rp_timer.rp_timer_r[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E000"
    )
        port map (
      I0 => auto_pre_r,
      I1 => \rp_timer.rp_timer_r_reg[0]_0\(0),
      I2 => \^pre_wait_r\,
      I3 => \^ras_timer_zero_r\,
      O => \rp_timer.rp_timer_r[0]_i_1_n_0\
    );
\rp_timer.rp_timer_r_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \rp_timer.rp_timer_r[0]_i_1_n_0\,
      Q => precharge_bm_end,
      R => ofs_rdy_r_reg_0
    );
\rtp_timer_r[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0100"
    )
        port map (
      I0 => \rtp_timer_r_reg[0]_0\,
      I1 => pass_open_bank_r,
      I2 => rtp_timer_r(0),
      I3 => rtp_timer_r(1),
      O => \rtp_timer_r[0]_i_1_n_0\
    );
\rtp_timer_r[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000000C2"
    )
        port map (
      I0 => Q(0),
      I1 => rtp_timer_r(1),
      I2 => rtp_timer_r(0),
      I3 => pass_open_bank_r,
      I4 => \rtp_timer_r_reg[1]_0\,
      O => \rtp_timer_r[1]_i_1_n_0\
    );
\rtp_timer_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \rtp_timer_r[0]_i_1_n_0\,
      Q => rtp_timer_r(0),
      R => '0'
    );
\rtp_timer_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \rtp_timer_r[1]_i_1_n_0\,
      Q => rtp_timer_r(1),
      R => '0'
    );
\starve_limit_cntr_r[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"60"
    )
        port map (
      I0 => starve_limit_cntr_r(0),
      I1 => starve_limit_cntr_r0,
      I2 => \^col_wait_r\,
      O => \starve_limit_cntr_r[0]_i_1_n_0\
    );
\starve_limit_cntr_r[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6A00"
    )
        port map (
      I0 => starve_limit_cntr_r(1),
      I1 => starve_limit_cntr_r0,
      I2 => starve_limit_cntr_r(0),
      I3 => \^col_wait_r\,
      O => \starve_limit_cntr_r[1]_i_1_n_0\
    );
\starve_limit_cntr_r[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAA0000"
    )
        port map (
      I0 => starve_limit_cntr_r(2),
      I1 => starve_limit_cntr_r0,
      I2 => starve_limit_cntr_r(1),
      I3 => starve_limit_cntr_r(0),
      I4 => \^col_wait_r\,
      O => \starve_limit_cntr_r[2]_i_1_n_0\
    );
\starve_limit_cntr_r[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0040404040404040"
    )
        port map (
      I0 => Q(0),
      I1 => \starve_limit_cntr_r_reg[0]_0\,
      I2 => req_bank_rdy_r,
      I3 => starve_limit_cntr_r(1),
      I4 => starve_limit_cntr_r(0),
      I5 => starve_limit_cntr_r(2),
      O => starve_limit_cntr_r0
    );
\starve_limit_cntr_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \starve_limit_cntr_r[0]_i_1_n_0\,
      Q => starve_limit_cntr_r(0),
      R => '0'
    );
\starve_limit_cntr_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \starve_limit_cntr_r[1]_i_1_n_0\,
      Q => starve_limit_cntr_r(1),
      R => '0'
    );
\starve_limit_cntr_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \starve_limit_cntr_r[2]_i_1_n_0\,
      Q => starve_limit_cntr_r(2),
      R => '0'
    );
\wr_this_rank_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => start_wtp_timer0,
      Q => wr_this_rank_r(0),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \mig_7series_nosysclock_mig_7series_v4_2_bank_state__parameterized0\ is
  port (
    bm_end_r1_reg_0 : out STD_LOGIC;
    act_wait_r_lcl_reg_0 : out STD_LOGIC;
    ras_timer_zero_r : out STD_LOGIC;
    pre_wait_r : out STD_LOGIC;
    col_wait_r : out STD_LOGIC;
    \rstdiv0_sync_r1_reg_rep__13\ : out STD_LOGIC;
    demand_act_priority_r : out STD_LOGIC;
    act_this_rank_r : out STD_LOGIC_VECTOR ( 0 to 0 );
    demand_priority_r_reg_0 : out STD_LOGIC;
    demanded_prior_r_reg_0 : out STD_LOGIC;
    ofs_rdy_r : out STD_LOGIC;
    wr_this_rank_r : out STD_LOGIC_VECTOR ( 0 to 0 );
    rd_this_rank_r : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ras_timer_r_reg[1]_0\ : out STD_LOGIC;
    bm_end_r1_reg_1 : out STD_LOGIC;
    \ras_timer_r_reg[2]_0\ : out STD_LOGIC;
    pre_bm_end_ns : out STD_LOGIC;
    pre_passing_open_bank_ns : out STD_LOGIC;
    \compute_tail.tail_r_lcl_reg\ : out STD_LOGIC;
    \grant_r_reg[1]\ : out STD_LOGIC;
    demanded_prior_r_reg_1 : out STD_LOGIC;
    demand_priority_r_reg_1 : out STD_LOGIC;
    demand_priority_r_reg_2 : out STD_LOGIC;
    bm_end : in STD_LOGIC_VECTOR ( 0 to 0 );
    CLK : in STD_LOGIC;
    demand_act_priority_r_reg_0 : in STD_LOGIC;
    p_15_in : in STD_LOGIC;
    demand_priority_ns : in STD_LOGIC;
    ofs_rdy_r_reg_0 : in STD_LOGIC;
    ofs_rdy_r0 : in STD_LOGIC;
    start_wtp_timer0 : in STD_LOGIC;
    rd_wr_r : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rp_timer.rp_timer_r_reg[0]_0\ : in STD_LOGIC;
    \rp_timer.rp_timer_r_reg[0]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    pre_wait_r_reg_0 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    col_wait_r_reg_0 : in STD_LOGIC;
    pass_open_bank_r : in STD_LOGIC;
    \rtp_timer_r_reg[1]_0\ : in STD_LOGIC;
    ras_timer_zero_r_reg_0 : in STD_LOGIC;
    ras_timer_zero_r_reg_1 : in STD_LOGIC;
    ras_timer_zero_r_reg_2 : in STD_LOGIC;
    act_wait_r_lcl_reg_1 : in STD_LOGIC;
    pre_wait_r_reg_1 : in STD_LOGIC;
    tail_r : in STD_LOGIC;
    auto_pre_r_lcl_reg : in STD_LOGIC;
    auto_pre_r_lcl_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    granted_row_r_reg : in STD_LOGIC;
    granted_row_r_reg_0 : in STD_LOGIC;
    \grant_r[3]_i_3__0_0\ : in STD_LOGIC;
    \grant_r[3]_i_3__0_1\ : in STD_LOGIC;
    \grant_r[3]_i_3__0_2\ : in STD_LOGIC;
    demanded_prior_r_reg_2 : in STD_LOGIC;
    demand_priority_r_0 : in STD_LOGIC;
    demanded_prior_r_1 : in STD_LOGIC;
    \starve_limit_cntr_r_reg[0]_0\ : in STD_LOGIC;
    \demand_priority_r_i_3__0_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    q_has_rd : in STD_LOGIC;
    \rtp_timer_r_reg[0]_0\ : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 2 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \mig_7series_nosysclock_mig_7series_v4_2_bank_state__parameterized0\ : entity is "mig_7series_v4_2_bank_state";
end \mig_7series_nosysclock_mig_7series_v4_2_bank_state__parameterized0\;

architecture STRUCTURE of \mig_7series_nosysclock_mig_7series_v4_2_bank_state__parameterized0\ is
  signal act_wait_ns : STD_LOGIC;
  signal \act_wait_r_lcl_i_2__2_n_0\ : STD_LOGIC;
  signal \^act_wait_r_lcl_reg_0\ : STD_LOGIC;
  signal \^bm_end_r1_reg_0\ : STD_LOGIC;
  signal \^col_wait_r\ : STD_LOGIC;
  signal \^demand_act_priority_r\ : STD_LOGIC;
  signal \demand_priority_r_i_4__0_n_0\ : STD_LOGIC;
  signal \^demand_priority_r_reg_0\ : STD_LOGIC;
  signal demanded_prior_ns : STD_LOGIC;
  signal \^demanded_prior_r_reg_0\ : STD_LOGIC;
  signal \grant_r[3]_i_9_n_0\ : STD_LOGIC;
  signal \^pre_passing_open_bank_ns\ : STD_LOGIC;
  signal pre_wait_ns : STD_LOGIC;
  signal \^pre_wait_r\ : STD_LOGIC;
  signal \pre_wait_r_i_3__0_n_0\ : STD_LOGIC;
  signal precharge_bm_end : STD_LOGIC;
  signal ras_timer_r : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal ras_timer_zero_ns : STD_LOGIC;
  signal \^ras_timer_zero_r\ : STD_LOGIC;
  signal req_bank_rdy_r : STD_LOGIC;
  signal \rp_timer.rp_timer_r[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \^rstdiv0_sync_r1_reg_rep__13\ : STD_LOGIC;
  signal rtp_timer_r : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \rtp_timer_r[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \rtp_timer_r[1]_i_1__0_n_0\ : STD_LOGIC;
  signal start_pre : STD_LOGIC;
  signal starve_limit_cntr_r : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal starve_limit_cntr_r0 : STD_LOGIC;
  signal \starve_limit_cntr_r[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \starve_limit_cntr_r[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \starve_limit_cntr_r[2]_i_1__0_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \pre_wait_r_i_2__0\ : label is "soft_lutpair521";
  attribute SOFT_HLUTNM of \pre_wait_r_i_3__0\ : label is "soft_lutpair520";
  attribute SOFT_HLUTNM of \rp_timer.rp_timer_r[0]_i_1__0\ : label is "soft_lutpair521";
  attribute SOFT_HLUTNM of \rtp_timer_r[1]_i_1__0\ : label is "soft_lutpair520";
  attribute SOFT_HLUTNM of \starve_limit_cntr_r[1]_i_1__0\ : label is "soft_lutpair519";
  attribute SOFT_HLUTNM of \starve_limit_cntr_r[2]_i_1__0\ : label is "soft_lutpair519";
begin
  act_wait_r_lcl_reg_0 <= \^act_wait_r_lcl_reg_0\;
  bm_end_r1_reg_0 <= \^bm_end_r1_reg_0\;
  col_wait_r <= \^col_wait_r\;
  demand_act_priority_r <= \^demand_act_priority_r\;
  demand_priority_r_reg_0 <= \^demand_priority_r_reg_0\;
  demanded_prior_r_reg_0 <= \^demanded_prior_r_reg_0\;
  pre_passing_open_bank_ns <= \^pre_passing_open_bank_ns\;
  pre_wait_r <= \^pre_wait_r\;
  ras_timer_zero_r <= \^ras_timer_zero_r\;
  \rstdiv0_sync_r1_reg_rep__13\ <= \^rstdiv0_sync_r1_reg_rep__13\;
\act_this_rank_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \^act_wait_r_lcl_reg_0\,
      Q => act_this_rank_r(0),
      R => '0'
    );
\act_wait_r_lcl_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF88F8"
    )
        port map (
      I0 => \^act_wait_r_lcl_reg_0\,
      I1 => \act_wait_r_lcl_i_2__2_n_0\,
      I2 => pass_open_bank_r,
      I3 => act_wait_r_lcl_reg_1,
      I4 => pre_wait_r_reg_0,
      I5 => \^bm_end_r1_reg_0\,
      O => act_wait_ns
    );
\act_wait_r_lcl_i_2__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"07"
    )
        port map (
      I0 => \^act_wait_r_lcl_reg_0\,
      I1 => \rp_timer.rp_timer_r_reg[0]_1\(0),
      I2 => col_wait_r_reg_0,
      O => \act_wait_r_lcl_i_2__2_n_0\
    );
act_wait_r_lcl_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => act_wait_ns,
      Q => \^act_wait_r_lcl_reg_0\,
      R => '0'
    );
\auto_pre_r_lcl_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2020202000002000"
    )
        port map (
      I0 => tail_r,
      I1 => auto_pre_r_lcl_reg,
      I2 => auto_pre_r_lcl_reg_0(0),
      I3 => \^col_wait_r\,
      I4 => Q(0),
      I5 => \^act_wait_r_lcl_reg_0\,
      O => \compute_tail.tail_r_lcl_reg\
    );
bm_end_r1_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => bm_end(0),
      Q => \^bm_end_r1_reg_0\,
      R => '0'
    );
\col_wait_r_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555555040404"
    )
        port map (
      I0 => pre_wait_r_reg_0,
      I1 => \^col_wait_r\,
      I2 => Q(0),
      I3 => \^act_wait_r_lcl_reg_0\,
      I4 => \rp_timer.rp_timer_r_reg[0]_1\(0),
      I5 => col_wait_r_reg_0,
      O => \^rstdiv0_sync_r1_reg_rep__13\
    );
col_wait_r_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \^rstdiv0_sync_r1_reg_rep__13\,
      Q => \^col_wait_r\,
      R => '0'
    );
demand_act_priority_r_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => demand_act_priority_r_reg_0,
      Q => \^demand_act_priority_r\,
      R => '0'
    );
\demand_priority_r_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BAAAAAAA"
    )
        port map (
      I0 => \^demand_priority_r_reg_0\,
      I1 => \demand_priority_r_i_4__0_n_0\,
      I2 => starve_limit_cntr_r(2),
      I3 => starve_limit_cntr_r(0),
      I4 => starve_limit_cntr_r(1),
      O => demand_priority_r_reg_2
    );
\demand_priority_r_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFBFFFBF"
    )
        port map (
      I0 => Q(0),
      I1 => \starve_limit_cntr_r_reg[0]_0\,
      I2 => req_bank_rdy_r,
      I3 => \demand_priority_r_i_3__0_0\(0),
      I4 => q_has_rd,
      O => \demand_priority_r_i_4__0_n_0\
    );
demand_priority_r_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => demand_priority_ns,
      Q => \^demand_priority_r_reg_0\,
      R => '0'
    );
\demanded_prior_r_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D0D0D0D0D0DDD0D0"
    )
        port map (
      I0 => \^demand_priority_r_reg_0\,
      I1 => \^demanded_prior_r_reg_0\,
      I2 => demanded_prior_r_reg_2,
      I3 => Q(1),
      I4 => demand_priority_r_0,
      I5 => demanded_prior_r_1,
      O => demanded_prior_ns
    );
demanded_prior_r_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0404040404FF0404"
    )
        port map (
      I0 => \^demanded_prior_r_reg_0\,
      I1 => \^demand_priority_r_reg_0\,
      I2 => Q(0),
      I3 => demanded_prior_r_1,
      I4 => demand_priority_r_0,
      I5 => Q(1),
      O => demanded_prior_r_reg_1
    );
demanded_prior_r_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => demanded_prior_ns,
      Q => \^demanded_prior_r_reg_0\,
      R => '0'
    );
\grant_r[3]_i_10__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBBBBABB"
    )
        port map (
      I0 => demand_priority_r_0,
      I1 => demanded_prior_r_reg_2,
      I2 => Q(0),
      I3 => \^demand_priority_r_reg_0\,
      I4 => \^demanded_prior_r_reg_0\,
      O => demand_priority_r_reg_1
    );
\grant_r[3]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFEFEFF"
    )
        port map (
      I0 => \grant_r[3]_i_9_n_0\,
      I1 => \rp_timer.rp_timer_r_reg[0]_1\(0),
      I2 => granted_row_r_reg,
      I3 => \^demand_act_priority_r\,
      I4 => granted_row_r_reg_0,
      O => \grant_r_reg[1]\
    );
\grant_r[3]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7F7F700F7F7F7F7"
    )
        port map (
      I0 => \^pre_wait_r\,
      I1 => \^ras_timer_zero_r\,
      I2 => \rp_timer.rp_timer_r_reg[0]_0\,
      I3 => \grant_r[3]_i_3__0_0\,
      I4 => \grant_r[3]_i_3__0_1\,
      I5 => \grant_r[3]_i_3__0_2\,
      O => \grant_r[3]_i_9_n_0\
    );
ofs_rdy_r_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => ofs_rdy_r0,
      Q => ofs_rdy_r,
      R => ofs_rdy_r_reg_0
    );
\pre_bm_end_r_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => precharge_bm_end,
      I1 => \^pre_passing_open_bank_ns\,
      O => pre_bm_end_ns
    );
\pre_passing_open_bank_r_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAA8AAAAAAA8AAA8"
    )
        port map (
      I0 => pre_wait_r_reg_1,
      I1 => Q(0),
      I2 => rtp_timer_r(1),
      I3 => rtp_timer_r(0),
      I4 => \^ras_timer_zero_r\,
      I5 => \^pre_wait_r\,
      O => \^pre_passing_open_bank_ns\
    );
\pre_wait_r_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0010001000100055"
    )
        port map (
      I0 => pre_wait_r_reg_1,
      I1 => start_pre,
      I2 => \^pre_wait_r\,
      I3 => pre_wait_r_reg_0,
      I4 => pass_open_bank_r,
      I5 => \pre_wait_r_i_3__0_n_0\,
      O => pre_wait_ns
    );
\pre_wait_r_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8880"
    )
        port map (
      I0 => \^ras_timer_zero_r\,
      I1 => \^pre_wait_r\,
      I2 => \rp_timer.rp_timer_r_reg[0]_1\(0),
      I3 => \rp_timer.rp_timer_r_reg[0]_0\,
      O => start_pre
    );
\pre_wait_r_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => rtp_timer_r(1),
      I1 => rtp_timer_r(0),
      O => \pre_wait_r_i_3__0_n_0\
    );
pre_wait_r_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => pre_wait_ns,
      Q => \^pre_wait_r\,
      R => '0'
    );
\ras_timer_r[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000000E"
    )
        port map (
      I0 => ras_timer_r(1),
      I1 => ras_timer_r(2),
      I2 => ras_timer_r(0),
      I3 => ras_timer_zero_r_reg_1,
      I4 => \rtp_timer_r_reg[1]_0\,
      I5 => \^bm_end_r1_reg_0\,
      O => \ras_timer_r_reg[1]_0\
    );
\ras_timer_r[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1110101111101010"
    )
        port map (
      I0 => \^bm_end_r1_reg_0\,
      I1 => \rtp_timer_r_reg[1]_0\,
      I2 => ras_timer_zero_r_reg_1,
      I3 => ras_timer_r(1),
      I4 => ras_timer_r(0),
      I5 => ras_timer_r(2),
      O => bm_end_r1_reg_1
    );
\ras_timer_r[2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABABABBAABABABBB"
    )
        port map (
      I0 => ras_timer_zero_r_reg_2,
      I1 => ras_timer_zero_r_reg_1,
      I2 => ras_timer_r(2),
      I3 => ras_timer_r(0),
      I4 => ras_timer_r(1),
      I5 => ras_timer_zero_r_reg_0,
      O => \ras_timer_r_reg[2]_0\
    );
\ras_timer_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => D(0),
      Q => ras_timer_r(0),
      R => '0'
    );
\ras_timer_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => D(1),
      Q => ras_timer_r(1),
      R => '0'
    );
\ras_timer_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => D(2),
      Q => ras_timer_r(2),
      R => '0'
    );
ras_timer_zero_r_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00000301"
    )
        port map (
      I0 => ras_timer_zero_r_reg_0,
      I1 => ras_timer_r(1),
      I2 => ras_timer_r(2),
      I3 => ras_timer_r(0),
      I4 => ras_timer_zero_r_reg_1,
      I5 => ras_timer_zero_r_reg_2,
      O => ras_timer_zero_ns
    );
ras_timer_zero_r_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => ras_timer_zero_ns,
      Q => \^ras_timer_zero_r\,
      R => '0'
    );
\rd_this_rank_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rd_wr_r(0),
      Q => rd_this_rank_r(0),
      R => '0'
    );
req_bank_rdy_r_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => p_15_in,
      Q => req_bank_rdy_r,
      R => '0'
    );
\rp_timer.rp_timer_r[0]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E000"
    )
        port map (
      I0 => \rp_timer.rp_timer_r_reg[0]_0\,
      I1 => \rp_timer.rp_timer_r_reg[0]_1\(0),
      I2 => \^pre_wait_r\,
      I3 => \^ras_timer_zero_r\,
      O => \rp_timer.rp_timer_r[0]_i_1__0_n_0\
    );
\rp_timer.rp_timer_r_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \rp_timer.rp_timer_r[0]_i_1__0_n_0\,
      Q => precharge_bm_end,
      R => ofs_rdy_r_reg_0
    );
\rtp_timer_r[0]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0100"
    )
        port map (
      I0 => \rtp_timer_r_reg[0]_0\,
      I1 => pass_open_bank_r,
      I2 => rtp_timer_r(0),
      I3 => rtp_timer_r(1),
      O => \rtp_timer_r[0]_i_1__0_n_0\
    );
\rtp_timer_r[1]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000000C2"
    )
        port map (
      I0 => Q(0),
      I1 => rtp_timer_r(1),
      I2 => rtp_timer_r(0),
      I3 => pass_open_bank_r,
      I4 => \rtp_timer_r_reg[1]_0\,
      O => \rtp_timer_r[1]_i_1__0_n_0\
    );
\rtp_timer_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \rtp_timer_r[0]_i_1__0_n_0\,
      Q => rtp_timer_r(0),
      R => '0'
    );
\rtp_timer_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \rtp_timer_r[1]_i_1__0_n_0\,
      Q => rtp_timer_r(1),
      R => '0'
    );
\starve_limit_cntr_r[0]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"60"
    )
        port map (
      I0 => starve_limit_cntr_r(0),
      I1 => starve_limit_cntr_r0,
      I2 => \^col_wait_r\,
      O => \starve_limit_cntr_r[0]_i_1__0_n_0\
    );
\starve_limit_cntr_r[1]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6A00"
    )
        port map (
      I0 => starve_limit_cntr_r(1),
      I1 => starve_limit_cntr_r0,
      I2 => starve_limit_cntr_r(0),
      I3 => \^col_wait_r\,
      O => \starve_limit_cntr_r[1]_i_1__0_n_0\
    );
\starve_limit_cntr_r[2]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAA0000"
    )
        port map (
      I0 => starve_limit_cntr_r(2),
      I1 => starve_limit_cntr_r0,
      I2 => starve_limit_cntr_r(1),
      I3 => starve_limit_cntr_r(0),
      I4 => \^col_wait_r\,
      O => \starve_limit_cntr_r[2]_i_1__0_n_0\
    );
\starve_limit_cntr_r[2]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0040404040404040"
    )
        port map (
      I0 => Q(0),
      I1 => \starve_limit_cntr_r_reg[0]_0\,
      I2 => req_bank_rdy_r,
      I3 => starve_limit_cntr_r(1),
      I4 => starve_limit_cntr_r(0),
      I5 => starve_limit_cntr_r(2),
      O => starve_limit_cntr_r0
    );
\starve_limit_cntr_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \starve_limit_cntr_r[0]_i_1__0_n_0\,
      Q => starve_limit_cntr_r(0),
      R => '0'
    );
\starve_limit_cntr_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \starve_limit_cntr_r[1]_i_1__0_n_0\,
      Q => starve_limit_cntr_r(1),
      R => '0'
    );
\starve_limit_cntr_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \starve_limit_cntr_r[2]_i_1__0_n_0\,
      Q => starve_limit_cntr_r(2),
      R => '0'
    );
\wr_this_rank_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => start_wtp_timer0,
      Q => wr_this_rank_r(0),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \mig_7series_nosysclock_mig_7series_v4_2_bank_state__parameterized1\ is
  port (
    bm_end_r1_reg_0 : out STD_LOGIC;
    act_wait_r_lcl_reg_0 : out STD_LOGIC;
    ras_timer_zero_r : out STD_LOGIC;
    pre_wait_r : out STD_LOGIC;
    col_wait_r : out STD_LOGIC;
    \rstdiv0_sync_r1_reg_rep__12\ : out STD_LOGIC;
    demand_act_priority_r : out STD_LOGIC;
    act_this_rank_r : out STD_LOGIC_VECTOR ( 0 to 0 );
    demand_priority_r_reg_0 : out STD_LOGIC;
    demanded_prior_r_reg_0 : out STD_LOGIC;
    override_demand_r : out STD_LOGIC;
    ofs_rdy_r : out STD_LOGIC;
    wr_this_rank_r : out STD_LOGIC_VECTOR ( 0 to 0 );
    rd_this_rank_r : out STD_LOGIC_VECTOR ( 0 to 0 );
    override_demand_r_reg_0 : out STD_LOGIC;
    override_demand_r_reg_1 : out STD_LOGIC;
    pre_bm_end_ns : out STD_LOGIC;
    pre_passing_open_bank_ns : out STD_LOGIC;
    \ras_timer_r_reg[1]_0\ : out STD_LOGIC;
    bm_end_r1_reg_1 : out STD_LOGIC;
    \ras_timer_r_reg[2]_0\ : out STD_LOGIC;
    \compute_tail.tail_r_lcl_reg\ : out STD_LOGIC;
    demand_priority_r_reg_1 : out STD_LOGIC;
    ofs_rdy_r0 : out STD_LOGIC;
    ofs_rdy_r0_0 : out STD_LOGIC;
    ofs_rdy_r0_1 : out STD_LOGIC;
    demand_priority_r_reg_2 : out STD_LOGIC;
    bm_end_r1_reg_2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    CLK : in STD_LOGIC;
    demand_act_priority_r_reg_0 : in STD_LOGIC;
    p_15_in : in STD_LOGIC;
    demand_priority_ns : in STD_LOGIC;
    override_demand_ns : in STD_LOGIC;
    phy_mc_cmd_full_r_reg_0 : in STD_LOGIC;
    start_wtp_timer0 : in STD_LOGIC;
    \rd_this_rank_r_reg[0]_0\ : in STD_LOGIC;
    phy_mc_cmd_full : in STD_LOGIC;
    phy_mc_ctl_full : in STD_LOGIC;
    auto_pre_r : in STD_LOGIC;
    \rp_timer.rp_timer_r_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    col_wait_r_reg_0 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    col_wait_r_reg_1 : in STD_LOGIC;
    demanded_prior_r_reg_1 : in STD_LOGIC;
    demand_priority_r_2 : in STD_LOGIC;
    demanded_prior_r_3 : in STD_LOGIC;
    pass_open_bank_r : in STD_LOGIC;
    pre_wait_r_reg_0 : in STD_LOGIC;
    pre_wait_r_reg_1 : in STD_LOGIC;
    ras_timer_zero_r_reg_0 : in STD_LOGIC;
    ras_timer_zero_r_reg_1 : in STD_LOGIC;
    ras_timer_zero_r_reg_2 : in STD_LOGIC;
    tail_r : in STD_LOGIC;
    auto_pre_r_lcl_reg : in STD_LOGIC;
    rb_hit_busy_r : in STD_LOGIC_VECTOR ( 0 to 0 );
    ofs_rdy_r_reg_0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ofs_rdy_r_reg_1 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \starve_limit_cntr_r_reg[0]_0\ : in STD_LOGIC;
    req_wr_r : in STD_LOGIC_VECTOR ( 0 to 0 );
    q_has_rd : in STD_LOGIC;
    \rtp_timer_r_reg[0]_0\ : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 2 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \mig_7series_nosysclock_mig_7series_v4_2_bank_state__parameterized1\ : entity is "mig_7series_v4_2_bank_state";
end \mig_7series_nosysclock_mig_7series_v4_2_bank_state__parameterized1\;

architecture STRUCTURE of \mig_7series_nosysclock_mig_7series_v4_2_bank_state__parameterized1\ is
  signal act_wait_ns : STD_LOGIC;
  signal \act_wait_r_lcl_i_2__1_n_0\ : STD_LOGIC;
  signal \^act_wait_r_lcl_reg_0\ : STD_LOGIC;
  signal \^bm_end_r1_reg_0\ : STD_LOGIC;
  signal \^col_wait_r\ : STD_LOGIC;
  signal \demand_priority_r_i_4__1_n_0\ : STD_LOGIC;
  signal \^demand_priority_r_reg_0\ : STD_LOGIC;
  signal demanded_prior_ns : STD_LOGIC;
  signal \^demanded_prior_r_reg_0\ : STD_LOGIC;
  signal ofs_rdy_r0_2 : STD_LOGIC;
  signal \^override_demand_r\ : STD_LOGIC;
  signal phy_mc_cmd_full_r : STD_LOGIC;
  signal phy_mc_ctl_full_r : STD_LOGIC;
  signal \^pre_passing_open_bank_ns\ : STD_LOGIC;
  signal pre_wait_ns : STD_LOGIC;
  signal \^pre_wait_r\ : STD_LOGIC;
  signal \pre_wait_r_i_3__1_n_0\ : STD_LOGIC;
  signal precharge_bm_end : STD_LOGIC;
  signal ras_timer_r : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \ras_timer_r[2]_i_6__1_n_0\ : STD_LOGIC;
  signal ras_timer_zero_ns : STD_LOGIC;
  signal \^ras_timer_zero_r\ : STD_LOGIC;
  signal req_bank_rdy_r : STD_LOGIC;
  signal \rp_timer.rp_timer_r[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \^rstdiv0_sync_r1_reg_rep__12\ : STD_LOGIC;
  signal rtp_timer_r : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \rtp_timer_r[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \rtp_timer_r[1]_i_1__1_n_0\ : STD_LOGIC;
  signal start_pre : STD_LOGIC;
  signal starve_limit_cntr_r : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal starve_limit_cntr_r0 : STD_LOGIC;
  signal \starve_limit_cntr_r[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \starve_limit_cntr_r[1]_i_1__1_n_0\ : STD_LOGIC;
  signal \starve_limit_cntr_r[2]_i_1__1_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \pre_wait_r_i_2__1\ : label is "soft_lutpair528";
  attribute SOFT_HLUTNM of \pre_wait_r_i_3__1\ : label is "soft_lutpair527";
  attribute SOFT_HLUTNM of \rp_timer.rp_timer_r[0]_i_1__1\ : label is "soft_lutpair528";
  attribute SOFT_HLUTNM of \rtp_timer_r[1]_i_1__1\ : label is "soft_lutpair527";
  attribute SOFT_HLUTNM of \starve_limit_cntr_r[1]_i_1__1\ : label is "soft_lutpair526";
  attribute SOFT_HLUTNM of \starve_limit_cntr_r[2]_i_1__1\ : label is "soft_lutpair526";
begin
  act_wait_r_lcl_reg_0 <= \^act_wait_r_lcl_reg_0\;
  bm_end_r1_reg_0 <= \^bm_end_r1_reg_0\;
  col_wait_r <= \^col_wait_r\;
  demand_priority_r_reg_0 <= \^demand_priority_r_reg_0\;
  demanded_prior_r_reg_0 <= \^demanded_prior_r_reg_0\;
  override_demand_r <= \^override_demand_r\;
  pre_passing_open_bank_ns <= \^pre_passing_open_bank_ns\;
  pre_wait_r <= \^pre_wait_r\;
  ras_timer_zero_r <= \^ras_timer_zero_r\;
  \rstdiv0_sync_r1_reg_rep__12\ <= \^rstdiv0_sync_r1_reg_rep__12\;
\act_this_rank_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \^act_wait_r_lcl_reg_0\,
      Q => act_this_rank_r(0),
      R => '0'
    );
\act_wait_r_lcl_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFF888"
    )
        port map (
      I0 => \^act_wait_r_lcl_reg_0\,
      I1 => \act_wait_r_lcl_i_2__1_n_0\,
      I2 => pass_open_bank_r,
      I3 => bm_end_r1_reg_2(0),
      I4 => col_wait_r_reg_0,
      I5 => \^bm_end_r1_reg_0\,
      O => act_wait_ns
    );
\act_wait_r_lcl_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"07"
    )
        port map (
      I0 => \^act_wait_r_lcl_reg_0\,
      I1 => \rp_timer.rp_timer_r_reg[0]_0\(0),
      I2 => col_wait_r_reg_1,
      O => \act_wait_r_lcl_i_2__1_n_0\
    );
act_wait_r_lcl_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => act_wait_ns,
      Q => \^act_wait_r_lcl_reg_0\,
      R => '0'
    );
\auto_pre_r_lcl_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2020202000002000"
    )
        port map (
      I0 => tail_r,
      I1 => auto_pre_r_lcl_reg,
      I2 => rb_hit_busy_r(0),
      I3 => \^col_wait_r\,
      I4 => Q(1),
      I5 => \^act_wait_r_lcl_reg_0\,
      O => \compute_tail.tail_r_lcl_reg\
    );
bm_end_r1_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => bm_end_r1_reg_2(0),
      Q => \^bm_end_r1_reg_0\,
      R => '0'
    );
\col_wait_r_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555555040404"
    )
        port map (
      I0 => col_wait_r_reg_0,
      I1 => \^col_wait_r\,
      I2 => Q(1),
      I3 => \^act_wait_r_lcl_reg_0\,
      I4 => \rp_timer.rp_timer_r_reg[0]_0\(0),
      I5 => col_wait_r_reg_1,
      O => \^rstdiv0_sync_r1_reg_rep__12\
    );
col_wait_r_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \^rstdiv0_sync_r1_reg_rep__12\,
      Q => \^col_wait_r\,
      R => '0'
    );
demand_act_priority_r_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => demand_act_priority_r_reg_0,
      Q => demand_act_priority_r,
      R => '0'
    );
\demand_priority_r_i_3__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAABAAA"
    )
        port map (
      I0 => \^demand_priority_r_reg_0\,
      I1 => \demand_priority_r_i_4__1_n_0\,
      I2 => req_bank_rdy_r,
      I3 => \starve_limit_cntr_r_reg[0]_0\,
      I4 => Q(1),
      O => demand_priority_r_reg_2
    );
\demand_priority_r_i_4__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7F7FFF7F"
    )
        port map (
      I0 => starve_limit_cntr_r(1),
      I1 => starve_limit_cntr_r(0),
      I2 => starve_limit_cntr_r(2),
      I3 => req_wr_r(0),
      I4 => q_has_rd,
      O => \demand_priority_r_i_4__1_n_0\
    );
demand_priority_r_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => demand_priority_ns,
      Q => \^demand_priority_r_reg_0\,
      R => '0'
    );
demanded_prior_r_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D0D0D0D0D0DDD0D0"
    )
        port map (
      I0 => \^demand_priority_r_reg_0\,
      I1 => \^demanded_prior_r_reg_0\,
      I2 => demanded_prior_r_reg_1,
      I3 => Q(0),
      I4 => demand_priority_r_2,
      I5 => demanded_prior_r_3,
      O => demanded_prior_ns
    );
demanded_prior_r_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => demanded_prior_ns,
      Q => \^demanded_prior_r_reg_0\,
      R => '0'
    );
\grant_r[3]_i_12__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000055550010"
    )
        port map (
      I0 => \^override_demand_r\,
      I1 => \^demanded_prior_r_reg_0\,
      I2 => \^demand_priority_r_reg_0\,
      I3 => Q(1),
      I4 => demanded_prior_r_reg_1,
      I5 => demand_priority_r_2,
      O => override_demand_r_reg_0
    );
\grant_r[3]_i_13__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000055550010"
    )
        port map (
      I0 => \^override_demand_r\,
      I1 => demanded_prior_r_3,
      I2 => demand_priority_r_2,
      I3 => Q(0),
      I4 => demanded_prior_r_reg_1,
      I5 => \^demand_priority_r_reg_0\,
      O => override_demand_r_reg_1
    );
\grant_r[3]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBBBBABB"
    )
        port map (
      I0 => demand_priority_r_2,
      I1 => demanded_prior_r_reg_1,
      I2 => Q(1),
      I3 => \^demand_priority_r_reg_0\,
      I4 => \^demanded_prior_r_reg_0\,
      O => demand_priority_r_reg_1
    );
ofs_rdy_r_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1010101010101011"
    )
        port map (
      I0 => phy_mc_ctl_full_r,
      I1 => phy_mc_cmd_full_r,
      I2 => ofs_rdy_r_reg_0(0),
      I3 => ofs_rdy_r_reg_1(1),
      I4 => ofs_rdy_r_reg_1(0),
      I5 => ofs_rdy_r_reg_1(2),
      O => ofs_rdy_r0
    );
\ofs_rdy_r_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1010101010101011"
    )
        port map (
      I0 => phy_mc_ctl_full_r,
      I1 => phy_mc_cmd_full_r,
      I2 => ofs_rdy_r_reg_0(2),
      I3 => ofs_rdy_r_reg_1(1),
      I4 => ofs_rdy_r_reg_1(0),
      I5 => ofs_rdy_r_reg_1(2),
      O => ofs_rdy_r0_0
    );
\ofs_rdy_r_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1010101010101011"
    )
        port map (
      I0 => phy_mc_ctl_full_r,
      I1 => phy_mc_cmd_full_r,
      I2 => \rd_this_rank_r_reg[0]_0\,
      I3 => ofs_rdy_r_reg_1(1),
      I4 => ofs_rdy_r_reg_1(0),
      I5 => ofs_rdy_r_reg_1(2),
      O => ofs_rdy_r0_2
    );
\ofs_rdy_r_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1010101010101011"
    )
        port map (
      I0 => phy_mc_ctl_full_r,
      I1 => phy_mc_cmd_full_r,
      I2 => ofs_rdy_r_reg_0(1),
      I3 => ofs_rdy_r_reg_1(1),
      I4 => ofs_rdy_r_reg_1(0),
      I5 => ofs_rdy_r_reg_1(2),
      O => ofs_rdy_r0_1
    );
ofs_rdy_r_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => ofs_rdy_r0_2,
      Q => ofs_rdy_r,
      R => phy_mc_cmd_full_r_reg_0
    );
override_demand_r_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => override_demand_ns,
      Q => \^override_demand_r\,
      R => '0'
    );
phy_mc_cmd_full_r_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => phy_mc_cmd_full,
      Q => phy_mc_cmd_full_r,
      R => phy_mc_cmd_full_r_reg_0
    );
phy_mc_ctl_full_r_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => phy_mc_ctl_full,
      Q => phy_mc_ctl_full_r,
      R => phy_mc_cmd_full_r_reg_0
    );
\pre_bm_end_r_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => precharge_bm_end,
      I1 => \^pre_passing_open_bank_ns\,
      O => pre_bm_end_ns
    );
\pre_passing_open_bank_r_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAA8AAAAAAA8AAA8"
    )
        port map (
      I0 => pre_wait_r_reg_0,
      I1 => Q(1),
      I2 => rtp_timer_r(1),
      I3 => rtp_timer_r(0),
      I4 => \^ras_timer_zero_r\,
      I5 => \^pre_wait_r\,
      O => \^pre_passing_open_bank_ns\
    );
\pre_wait_r_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0010001000100055"
    )
        port map (
      I0 => pre_wait_r_reg_0,
      I1 => start_pre,
      I2 => \^pre_wait_r\,
      I3 => pre_wait_r_reg_1,
      I4 => pass_open_bank_r,
      I5 => \pre_wait_r_i_3__1_n_0\,
      O => pre_wait_ns
    );
\pre_wait_r_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8880"
    )
        port map (
      I0 => \^ras_timer_zero_r\,
      I1 => \^pre_wait_r\,
      I2 => \rp_timer.rp_timer_r_reg[0]_0\(0),
      I3 => auto_pre_r,
      O => start_pre
    );
\pre_wait_r_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => rtp_timer_r(1),
      I1 => rtp_timer_r(0),
      O => \pre_wait_r_i_3__1_n_0\
    );
pre_wait_r_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => pre_wait_ns,
      Q => \^pre_wait_r\,
      R => '0'
    );
\ras_timer_r[0]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000E00"
    )
        port map (
      I0 => ras_timer_r(1),
      I1 => ras_timer_r(2),
      I2 => ras_timer_r(0),
      I3 => ras_timer_zero_r_reg_1,
      I4 => pre_wait_r_reg_1,
      I5 => \^bm_end_r1_reg_0\,
      O => \ras_timer_r_reg[1]_0\
    );
\ras_timer_r[1]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1101011111010101"
    )
        port map (
      I0 => \^bm_end_r1_reg_0\,
      I1 => pre_wait_r_reg_1,
      I2 => ras_timer_zero_r_reg_1,
      I3 => ras_timer_r(1),
      I4 => ras_timer_r(0),
      I5 => ras_timer_r(2),
      O => bm_end_r1_reg_1
    );
\ras_timer_r[2]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5115511151115111"
    )
        port map (
      I0 => ras_timer_zero_r_reg_2,
      I1 => ras_timer_zero_r_reg_1,
      I2 => \ras_timer_r[2]_i_6__1_n_0\,
      I3 => ras_timer_r(2),
      I4 => \^act_wait_r_lcl_reg_0\,
      I5 => \rp_timer.rp_timer_r_reg[0]_0\(0),
      O => \ras_timer_r_reg[2]_0\
    );
\ras_timer_r[2]_i_6__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => ras_timer_r(0),
      I1 => ras_timer_r(1),
      O => \ras_timer_r[2]_i_6__1_n_0\
    );
\ras_timer_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => D(0),
      Q => ras_timer_r(0),
      R => '0'
    );
\ras_timer_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => D(1),
      Q => ras_timer_r(1),
      R => '0'
    );
\ras_timer_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => D(2),
      Q => ras_timer_r(2),
      R => '0'
    );
\ras_timer_zero_r_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF03010000"
    )
        port map (
      I0 => ras_timer_zero_r_reg_0,
      I1 => ras_timer_r(1),
      I2 => ras_timer_r(2),
      I3 => ras_timer_r(0),
      I4 => ras_timer_zero_r_reg_1,
      I5 => ras_timer_zero_r_reg_2,
      O => ras_timer_zero_ns
    );
ras_timer_zero_r_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => ras_timer_zero_ns,
      Q => \^ras_timer_zero_r\,
      R => '0'
    );
\rd_this_rank_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \rd_this_rank_r_reg[0]_0\,
      Q => rd_this_rank_r(0),
      R => '0'
    );
req_bank_rdy_r_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => p_15_in,
      Q => req_bank_rdy_r,
      R => '0'
    );
\rp_timer.rp_timer_r[0]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E000"
    )
        port map (
      I0 => auto_pre_r,
      I1 => \rp_timer.rp_timer_r_reg[0]_0\(0),
      I2 => \^pre_wait_r\,
      I3 => \^ras_timer_zero_r\,
      O => \rp_timer.rp_timer_r[0]_i_1__1_n_0\
    );
\rp_timer.rp_timer_r_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \rp_timer.rp_timer_r[0]_i_1__1_n_0\,
      Q => precharge_bm_end,
      R => phy_mc_cmd_full_r_reg_0
    );
\rtp_timer_r[0]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0100"
    )
        port map (
      I0 => \rtp_timer_r_reg[0]_0\,
      I1 => pass_open_bank_r,
      I2 => rtp_timer_r(0),
      I3 => rtp_timer_r(1),
      O => \rtp_timer_r[0]_i_1__1_n_0\
    );
\rtp_timer_r[1]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000000C2"
    )
        port map (
      I0 => Q(1),
      I1 => rtp_timer_r(1),
      I2 => rtp_timer_r(0),
      I3 => pass_open_bank_r,
      I4 => col_wait_r_reg_0,
      O => \rtp_timer_r[1]_i_1__1_n_0\
    );
\rtp_timer_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \rtp_timer_r[0]_i_1__1_n_0\,
      Q => rtp_timer_r(0),
      R => '0'
    );
\rtp_timer_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \rtp_timer_r[1]_i_1__1_n_0\,
      Q => rtp_timer_r(1),
      R => '0'
    );
\starve_limit_cntr_r[0]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"60"
    )
        port map (
      I0 => starve_limit_cntr_r(0),
      I1 => starve_limit_cntr_r0,
      I2 => \^col_wait_r\,
      O => \starve_limit_cntr_r[0]_i_1__1_n_0\
    );
\starve_limit_cntr_r[1]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6A00"
    )
        port map (
      I0 => starve_limit_cntr_r(1),
      I1 => starve_limit_cntr_r0,
      I2 => starve_limit_cntr_r(0),
      I3 => \^col_wait_r\,
      O => \starve_limit_cntr_r[1]_i_1__1_n_0\
    );
\starve_limit_cntr_r[2]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAA0000"
    )
        port map (
      I0 => starve_limit_cntr_r(2),
      I1 => starve_limit_cntr_r0,
      I2 => starve_limit_cntr_r(1),
      I3 => starve_limit_cntr_r(0),
      I4 => \^col_wait_r\,
      O => \starve_limit_cntr_r[2]_i_1__1_n_0\
    );
\starve_limit_cntr_r[2]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0040404040404040"
    )
        port map (
      I0 => Q(1),
      I1 => \starve_limit_cntr_r_reg[0]_0\,
      I2 => req_bank_rdy_r,
      I3 => starve_limit_cntr_r(1),
      I4 => starve_limit_cntr_r(0),
      I5 => starve_limit_cntr_r(2),
      O => starve_limit_cntr_r0
    );
\starve_limit_cntr_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \starve_limit_cntr_r[0]_i_1__1_n_0\,
      Q => starve_limit_cntr_r(0),
      R => '0'
    );
\starve_limit_cntr_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \starve_limit_cntr_r[1]_i_1__1_n_0\,
      Q => starve_limit_cntr_r(1),
      R => '0'
    );
\starve_limit_cntr_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \starve_limit_cntr_r[2]_i_1__1_n_0\,
      Q => starve_limit_cntr_r(2),
      R => '0'
    );
\wr_this_rank_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => start_wtp_timer0,
      Q => wr_this_rank_r(0),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \mig_7series_nosysclock_mig_7series_v4_2_bank_state__parameterized2\ is
  port (
    bm_end_r1_reg_0 : out STD_LOGIC;
    act_wait_r_lcl_reg_0 : out STD_LOGIC;
    ras_timer_zero_r : out STD_LOGIC;
    pre_wait_r : out STD_LOGIC;
    col_wait_r : out STD_LOGIC;
    \rstdiv0_sync_r1_reg_rep__12\ : out STD_LOGIC;
    demand_act_priority_r : out STD_LOGIC;
    act_this_rank_r : out STD_LOGIC_VECTOR ( 0 to 0 );
    demand_priority_r_reg_0 : out STD_LOGIC;
    demanded_prior_r_reg_0 : out STD_LOGIC;
    ofs_rdy_r : out STD_LOGIC;
    wr_this_rank_r : out STD_LOGIC_VECTOR ( 0 to 0 );
    rd_this_rank_r : out STD_LOGIC_VECTOR ( 0 to 0 );
    override_demand_r_reg : out STD_LOGIC;
    pre_bm_end_ns : out STD_LOGIC;
    pre_passing_open_bank_ns : out STD_LOGIC;
    \ras_timer_r_reg[1]_0\ : out STD_LOGIC;
    bm_end_r1_reg_1 : out STD_LOGIC;
    \ras_timer_r_reg[0]_0\ : out STD_LOGIC;
    \compute_tail.tail_r_lcl_reg\ : out STD_LOGIC;
    demand_priority_r_reg_1 : out STD_LOGIC;
    demanded_prior_r_reg_1 : out STD_LOGIC;
    demand_priority_r_reg_2 : out STD_LOGIC;
    bm_end : in STD_LOGIC_VECTOR ( 0 to 0 );
    CLK : in STD_LOGIC;
    demand_act_priority_r_reg_0 : in STD_LOGIC;
    p_15_in : in STD_LOGIC;
    demand_priority_ns : in STD_LOGIC;
    ofs_rdy_r_reg_0 : in STD_LOGIC;
    ofs_rdy_r0 : in STD_LOGIC;
    start_wtp_timer0 : in STD_LOGIC;
    \rd_this_rank_r_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    auto_pre_r : in STD_LOGIC;
    \rp_timer.rp_timer_r_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    col_wait_r_reg_0 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    col_wait_r_reg_1 : in STD_LOGIC;
    override_demand_r : in STD_LOGIC;
    demanded_prior_r_reg_2 : in STD_LOGIC;
    demand_priority_r_0 : in STD_LOGIC;
    pass_open_bank_r : in STD_LOGIC;
    act_wait_r_lcl_reg_1 : in STD_LOGIC;
    pre_wait_r_reg_0 : in STD_LOGIC;
    pre_wait_r_reg_1 : in STD_LOGIC;
    ras_timer_zero_r_reg_0 : in STD_LOGIC;
    ras_timer_zero_r_reg_1 : in STD_LOGIC;
    ras_timer_zero_r_reg_2 : in STD_LOGIC;
    tail_r : in STD_LOGIC;
    auto_pre_r_lcl_reg : in STD_LOGIC;
    rb_hit_busy_r : in STD_LOGIC_VECTOR ( 0 to 0 );
    demanded_prior_r_1 : in STD_LOGIC;
    req_wr_r : in STD_LOGIC_VECTOR ( 0 to 0 );
    q_has_rd : in STD_LOGIC;
    \starve_limit_cntr_r_reg[0]_0\ : in STD_LOGIC;
    \rtp_timer_r_reg[0]_0\ : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 2 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \mig_7series_nosysclock_mig_7series_v4_2_bank_state__parameterized2\ : entity is "mig_7series_v4_2_bank_state";
end \mig_7series_nosysclock_mig_7series_v4_2_bank_state__parameterized2\;

architecture STRUCTURE of \mig_7series_nosysclock_mig_7series_v4_2_bank_state__parameterized2\ is
  signal act_wait_ns : STD_LOGIC;
  signal \act_wait_r_lcl_i_2__0_n_0\ : STD_LOGIC;
  signal \^act_wait_r_lcl_reg_0\ : STD_LOGIC;
  signal \^bm_end_r1_reg_0\ : STD_LOGIC;
  signal \^col_wait_r\ : STD_LOGIC;
  signal \demand_priority_r_i_4__2_n_0\ : STD_LOGIC;
  signal \^demand_priority_r_reg_0\ : STD_LOGIC;
  signal demanded_prior_ns : STD_LOGIC;
  signal \^demanded_prior_r_reg_0\ : STD_LOGIC;
  signal \^pre_passing_open_bank_ns\ : STD_LOGIC;
  signal pre_wait_ns : STD_LOGIC;
  signal \^pre_wait_r\ : STD_LOGIC;
  signal \pre_wait_r_i_3__2_n_0\ : STD_LOGIC;
  signal precharge_bm_end : STD_LOGIC;
  signal ras_timer_r : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal ras_timer_zero_ns : STD_LOGIC;
  signal \^ras_timer_zero_r\ : STD_LOGIC;
  signal req_bank_rdy_r : STD_LOGIC;
  signal \rp_timer.rp_timer_r[0]_i_1__2_n_0\ : STD_LOGIC;
  signal \^rstdiv0_sync_r1_reg_rep__12\ : STD_LOGIC;
  signal rtp_timer_r : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \rtp_timer_r[0]_i_1__2_n_0\ : STD_LOGIC;
  signal \rtp_timer_r[1]_i_1__2_n_0\ : STD_LOGIC;
  signal start_pre : STD_LOGIC;
  signal starve_limit_cntr_r : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \starve_limit_cntr_r[0]_i_1__2_n_0\ : STD_LOGIC;
  signal \starve_limit_cntr_r[1]_i_1__2_n_0\ : STD_LOGIC;
  signal \starve_limit_cntr_r[2]_i_1__2_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \pre_wait_r_i_2__2\ : label is "soft_lutpair535";
  attribute SOFT_HLUTNM of \pre_wait_r_i_3__2\ : label is "soft_lutpair534";
  attribute SOFT_HLUTNM of \rp_timer.rp_timer_r[0]_i_1__2\ : label is "soft_lutpair535";
  attribute SOFT_HLUTNM of \rtp_timer_r[1]_i_1__2\ : label is "soft_lutpair534";
begin
  act_wait_r_lcl_reg_0 <= \^act_wait_r_lcl_reg_0\;
  bm_end_r1_reg_0 <= \^bm_end_r1_reg_0\;
  col_wait_r <= \^col_wait_r\;
  demand_priority_r_reg_0 <= \^demand_priority_r_reg_0\;
  demanded_prior_r_reg_0 <= \^demanded_prior_r_reg_0\;
  pre_passing_open_bank_ns <= \^pre_passing_open_bank_ns\;
  pre_wait_r <= \^pre_wait_r\;
  ras_timer_zero_r <= \^ras_timer_zero_r\;
  \rstdiv0_sync_r1_reg_rep__12\ <= \^rstdiv0_sync_r1_reg_rep__12\;
\act_this_rank_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \^act_wait_r_lcl_reg_0\,
      Q => act_this_rank_r(0),
      R => '0'
    );
act_wait_r_lcl_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF88F8"
    )
        port map (
      I0 => \^act_wait_r_lcl_reg_0\,
      I1 => \act_wait_r_lcl_i_2__0_n_0\,
      I2 => pass_open_bank_r,
      I3 => act_wait_r_lcl_reg_1,
      I4 => col_wait_r_reg_0,
      I5 => \^bm_end_r1_reg_0\,
      O => act_wait_ns
    );
\act_wait_r_lcl_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"07"
    )
        port map (
      I0 => \^act_wait_r_lcl_reg_0\,
      I1 => \rp_timer.rp_timer_r_reg[0]_0\(0),
      I2 => col_wait_r_reg_1,
      O => \act_wait_r_lcl_i_2__0_n_0\
    );
act_wait_r_lcl_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => act_wait_ns,
      Q => \^act_wait_r_lcl_reg_0\,
      R => '0'
    );
auto_pre_r_lcl_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2020202000002000"
    )
        port map (
      I0 => tail_r,
      I1 => auto_pre_r_lcl_reg,
      I2 => rb_hit_busy_r(0),
      I3 => \^col_wait_r\,
      I4 => Q(1),
      I5 => \^act_wait_r_lcl_reg_0\,
      O => \compute_tail.tail_r_lcl_reg\
    );
bm_end_r1_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => bm_end(0),
      Q => \^bm_end_r1_reg_0\,
      R => '0'
    );
col_wait_r_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555555040404"
    )
        port map (
      I0 => col_wait_r_reg_0,
      I1 => \^col_wait_r\,
      I2 => Q(1),
      I3 => \^act_wait_r_lcl_reg_0\,
      I4 => \rp_timer.rp_timer_r_reg[0]_0\(0),
      I5 => col_wait_r_reg_1,
      O => \^rstdiv0_sync_r1_reg_rep__12\
    );
col_wait_r_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \^rstdiv0_sync_r1_reg_rep__12\,
      Q => \^col_wait_r\,
      R => '0'
    );
demand_act_priority_r_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => demand_act_priority_r_reg_0,
      Q => demand_act_priority_r,
      R => '0'
    );
\demand_priority_r_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAEEAEAAAA"
    )
        port map (
      I0 => \^demand_priority_r_reg_0\,
      I1 => \demand_priority_r_i_4__2_n_0\,
      I2 => req_wr_r(0),
      I3 => q_has_rd,
      I4 => req_bank_rdy_r,
      I5 => \starve_limit_cntr_r_reg[0]_0\,
      O => demand_priority_r_reg_2
    );
\demand_priority_r_i_4__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => starve_limit_cntr_r(2),
      I1 => starve_limit_cntr_r(0),
      I2 => starve_limit_cntr_r(1),
      O => \demand_priority_r_i_4__2_n_0\
    );
demand_priority_r_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => demand_priority_ns,
      Q => \^demand_priority_r_reg_0\,
      R => '0'
    );
\demanded_prior_r_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDDDDDDD00000D00"
    )
        port map (
      I0 => \^demand_priority_r_reg_0\,
      I1 => \^demanded_prior_r_reg_0\,
      I2 => Q(0),
      I3 => demand_priority_r_0,
      I4 => demanded_prior_r_1,
      I5 => demanded_prior_r_reg_2,
      O => demanded_prior_ns
    );
\demanded_prior_r_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0404040404FF0404"
    )
        port map (
      I0 => \^demanded_prior_r_reg_0\,
      I1 => \^demand_priority_r_reg_0\,
      I2 => Q(1),
      I3 => demanded_prior_r_1,
      I4 => demand_priority_r_0,
      I5 => Q(0),
      O => demanded_prior_r_reg_1
    );
demanded_prior_r_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => demanded_prior_ns,
      Q => \^demanded_prior_r_reg_0\,
      R => '0'
    );
\grant_r[2]_i_5__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000055550010"
    )
        port map (
      I0 => override_demand_r,
      I1 => \^demanded_prior_r_reg_0\,
      I2 => \^demand_priority_r_reg_0\,
      I3 => Q(1),
      I4 => demanded_prior_r_reg_2,
      I5 => demand_priority_r_0,
      O => override_demand_r_reg
    );
\grant_r[2]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBBBBABB"
    )
        port map (
      I0 => demand_priority_r_0,
      I1 => demanded_prior_r_reg_2,
      I2 => Q(1),
      I3 => \^demand_priority_r_reg_0\,
      I4 => \^demanded_prior_r_reg_0\,
      O => demand_priority_r_reg_1
    );
ofs_rdy_r_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => ofs_rdy_r0,
      Q => ofs_rdy_r,
      R => ofs_rdy_r_reg_0
    );
\pre_bm_end_r_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => precharge_bm_end,
      I1 => \^pre_passing_open_bank_ns\,
      O => pre_bm_end_ns
    );
\pre_passing_open_bank_r_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAA8AAAAAAA8AAA8"
    )
        port map (
      I0 => pre_wait_r_reg_0,
      I1 => Q(1),
      I2 => rtp_timer_r(1),
      I3 => rtp_timer_r(0),
      I4 => \^ras_timer_zero_r\,
      I5 => \^pre_wait_r\,
      O => \^pre_passing_open_bank_ns\
    );
\pre_wait_r_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0010001000100055"
    )
        port map (
      I0 => pre_wait_r_reg_0,
      I1 => start_pre,
      I2 => \^pre_wait_r\,
      I3 => pre_wait_r_reg_1,
      I4 => pass_open_bank_r,
      I5 => \pre_wait_r_i_3__2_n_0\,
      O => pre_wait_ns
    );
\pre_wait_r_i_2__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8880"
    )
        port map (
      I0 => \^ras_timer_zero_r\,
      I1 => \^pre_wait_r\,
      I2 => \rp_timer.rp_timer_r_reg[0]_0\(0),
      I3 => auto_pre_r,
      O => start_pre
    );
\pre_wait_r_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => rtp_timer_r(1),
      I1 => rtp_timer_r(0),
      O => \pre_wait_r_i_3__2_n_0\
    );
pre_wait_r_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => pre_wait_ns,
      Q => \^pre_wait_r\,
      R => '0'
    );
\ras_timer_r[0]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000E00"
    )
        port map (
      I0 => ras_timer_r(1),
      I1 => ras_timer_r(2),
      I2 => ras_timer_r(0),
      I3 => ras_timer_zero_r_reg_1,
      I4 => pre_wait_r_reg_1,
      I5 => \^bm_end_r1_reg_0\,
      O => \ras_timer_r_reg[1]_0\
    );
\ras_timer_r[1]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1101011111010101"
    )
        port map (
      I0 => \^bm_end_r1_reg_0\,
      I1 => pre_wait_r_reg_1,
      I2 => ras_timer_zero_r_reg_1,
      I3 => ras_timer_r(1),
      I4 => ras_timer_r(0),
      I5 => ras_timer_r(2),
      O => bm_end_r1_reg_1
    );
\ras_timer_r[2]_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5551111555511111"
    )
        port map (
      I0 => ras_timer_zero_r_reg_2,
      I1 => ras_timer_zero_r_reg_1,
      I2 => ras_timer_r(0),
      I3 => ras_timer_r(1),
      I4 => ras_timer_r(2),
      I5 => ras_timer_zero_r_reg_0,
      O => \ras_timer_r_reg[0]_0\
    );
\ras_timer_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => D(0),
      Q => ras_timer_r(0),
      R => '0'
    );
\ras_timer_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => D(1),
      Q => ras_timer_r(1),
      R => '0'
    );
\ras_timer_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => D(2),
      Q => ras_timer_r(2),
      R => '0'
    );
\ras_timer_zero_r_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF03010000"
    )
        port map (
      I0 => ras_timer_zero_r_reg_0,
      I1 => ras_timer_r(1),
      I2 => ras_timer_r(2),
      I3 => ras_timer_r(0),
      I4 => ras_timer_zero_r_reg_1,
      I5 => ras_timer_zero_r_reg_2,
      O => ras_timer_zero_ns
    );
ras_timer_zero_r_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => ras_timer_zero_ns,
      Q => \^ras_timer_zero_r\,
      R => '0'
    );
\rd_this_rank_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \rd_this_rank_r_reg[0]_0\(0),
      Q => rd_this_rank_r(0),
      R => '0'
    );
req_bank_rdy_r_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => p_15_in,
      Q => req_bank_rdy_r,
      R => '0'
    );
\rp_timer.rp_timer_r[0]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E000"
    )
        port map (
      I0 => auto_pre_r,
      I1 => \rp_timer.rp_timer_r_reg[0]_0\(0),
      I2 => \^pre_wait_r\,
      I3 => \^ras_timer_zero_r\,
      O => \rp_timer.rp_timer_r[0]_i_1__2_n_0\
    );
\rp_timer.rp_timer_r_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \rp_timer.rp_timer_r[0]_i_1__2_n_0\,
      Q => precharge_bm_end,
      R => ofs_rdy_r_reg_0
    );
\rtp_timer_r[0]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0100"
    )
        port map (
      I0 => \rtp_timer_r_reg[0]_0\,
      I1 => pass_open_bank_r,
      I2 => rtp_timer_r(0),
      I3 => rtp_timer_r(1),
      O => \rtp_timer_r[0]_i_1__2_n_0\
    );
\rtp_timer_r[1]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000000C2"
    )
        port map (
      I0 => Q(1),
      I1 => rtp_timer_r(1),
      I2 => rtp_timer_r(0),
      I3 => pass_open_bank_r,
      I4 => col_wait_r_reg_0,
      O => \rtp_timer_r[1]_i_1__2_n_0\
    );
\rtp_timer_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \rtp_timer_r[0]_i_1__2_n_0\,
      Q => rtp_timer_r(0),
      R => '0'
    );
\rtp_timer_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \rtp_timer_r[1]_i_1__2_n_0\,
      Q => rtp_timer_r(1),
      R => '0'
    );
\starve_limit_cntr_r[0]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA9A9A9A00000000"
    )
        port map (
      I0 => starve_limit_cntr_r(0),
      I1 => \starve_limit_cntr_r_reg[0]_0\,
      I2 => req_bank_rdy_r,
      I3 => starve_limit_cntr_r(1),
      I4 => starve_limit_cntr_r(2),
      I5 => \^col_wait_r\,
      O => \starve_limit_cntr_r[0]_i_1__2_n_0\
    );
\starve_limit_cntr_r[1]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F0BCF000000000"
    )
        port map (
      I0 => starve_limit_cntr_r(2),
      I1 => starve_limit_cntr_r(0),
      I2 => starve_limit_cntr_r(1),
      I3 => req_bank_rdy_r,
      I4 => \starve_limit_cntr_r_reg[0]_0\,
      I5 => \^col_wait_r\,
      O => \starve_limit_cntr_r[1]_i_1__2_n_0\
    );
\starve_limit_cntr_r[2]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAEAAA00000000"
    )
        port map (
      I0 => starve_limit_cntr_r(2),
      I1 => starve_limit_cntr_r(0),
      I2 => starve_limit_cntr_r(1),
      I3 => req_bank_rdy_r,
      I4 => \starve_limit_cntr_r_reg[0]_0\,
      I5 => \^col_wait_r\,
      O => \starve_limit_cntr_r[2]_i_1__2_n_0\
    );
\starve_limit_cntr_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \starve_limit_cntr_r[0]_i_1__2_n_0\,
      Q => starve_limit_cntr_r(0),
      R => '0'
    );
\starve_limit_cntr_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \starve_limit_cntr_r[1]_i_1__2_n_0\,
      Q => starve_limit_cntr_r(1),
      R => '0'
    );
\starve_limit_cntr_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \starve_limit_cntr_r[2]_i_1__2_n_0\,
      Q => starve_limit_cntr_r(2),
      R => '0'
    );
\wr_this_rank_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => start_wtp_timer0,
      Q => wr_this_rank_r(0),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity mig_7series_nosysclock_mig_7series_v4_2_clk_ibuf is
  port (
    clk_ref_i : out STD_LOGIC;
    sys_clk_p : in STD_LOGIC;
    sys_clk_n : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of mig_7series_nosysclock_mig_7series_v4_2_clk_ibuf : entity is "mig_7series_v4_2_clk_ibuf";
end mig_7series_nosysclock_mig_7series_v4_2_clk_ibuf;

architecture STRUCTURE of mig_7series_nosysclock_mig_7series_v4_2_clk_ibuf is
  signal sys_clk_ibufg : STD_LOGIC;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sys_clk_ibufg : signal is "true";
  attribute syn_keep : string;
  attribute syn_keep of sys_clk_ibufg : signal is "true";
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \diff_input_clk.u_ibufg_sys_clk\ : label is "PRIMITIVE";
  attribute CAPACITANCE : string;
  attribute CAPACITANCE of \diff_input_clk.u_ibufg_sys_clk\ : label is "DONT_CARE";
  attribute IBUF_DELAY_VALUE : string;
  attribute IBUF_DELAY_VALUE of \diff_input_clk.u_ibufg_sys_clk\ : label is "0";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \diff_input_clk.u_ibufg_sys_clk\ : label is "IBUFGDS";
begin
  clk_ref_i <= sys_clk_ibufg;
\diff_input_clk.u_ibufg_sys_clk\: unisim.vcomponents.IBUFDS
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => sys_clk_p,
      IB => sys_clk_n,
      O => sys_clk_ibufg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity mig_7series_nosysclock_mig_7series_v4_2_col_mach is
  port (
    DIC : out STD_LOGIC_VECTOR ( 0 to 0 );
    mc_wrdata_en_ns : out STD_LOGIC;
    wr_data_en_ns : out STD_LOGIC;
    wr_data_offset_ns : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \read_fifo.tail_r_reg[0]_0\ : out STD_LOGIC;
    \read_fifo.tail_r_reg[1]_0\ : out STD_LOGIC;
    mc_ref_zq_wip_ns : out STD_LOGIC;
    mc_read_idle_ns : out STD_LOGIC;
    \not_strict_mode.app_rd_data_end_ns\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \read_fifo.fifo_out_data_r_reg[4]_0\ : out STD_LOGIC;
    \read_fifo.fifo_out_data_r_reg[6]_0\ : out STD_LOGIC;
    \read_fifo.fifo_out_data_r_reg[6]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    CLK : in STD_LOGIC;
    DIA : in STD_LOGIC_VECTOR ( 1 downto 0 );
    col_data_buf_addr : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ADDRA : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \read_fifo.fifo_out_data_r_reg[6]_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    mc_cmd : in STD_LOGIC_VECTOR ( 0 to 0 );
    offset_ns0 : in STD_LOGIC;
    col_rd_wr : in STD_LOGIC;
    \read_fifo.fifo_out_data_r_reg[6]_3\ : in STD_LOGIC;
    \read_fifo.tail_r_reg[3]_0\ : in STD_LOGIC;
    if_empty_r : in STD_LOGIC_VECTOR ( 0 to 0 );
    \read_fifo.tail_r_reg[2]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : in STD_LOGIC;
    maint_ref_zq_wip : in STD_LOGIC;
    mc_read_idle_r_reg : in STD_LOGIC;
    \not_strict_mode.app_rd_data_end_reg\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \not_strict_mode.app_rd_data_end_reg_0\ : in STD_LOGIC;
    ram_init_addr : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \not_strict_mode.app_rd_data_end_reg_1\ : in STD_LOGIC;
    ram_init_done_r : in STD_LOGIC;
    \read_fifo.tail_r_reg[1]_1\ : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \read_fifo.tail_r_reg[0]_1\ : in STD_LOGIC;
    \read_fifo.tail_r_reg[1]_2\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of mig_7series_nosysclock_mig_7series_v4_2_col_mach : entity is "mig_7series_v4_2_col_mach";
end mig_7series_nosysclock_mig_7series_v4_2_col_mach;

architecture STRUCTURE of mig_7series_nosysclock_mig_7series_v4_2_col_mach is
  signal \^dic\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal col_rd_wr_r1 : STD_LOGIC;
  signal col_rd_wr_r2 : STD_LOGIC;
  signal mc_read_idle_r_i_2_n_0 : STD_LOGIC;
  signal \not_strict_mode.app_rd_data[31]_i_3_n_0\ : STD_LOGIC;
  signal offset_r2 : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \read_fifo.fifo_out_data_ns\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \^read_fifo.fifo_out_data_r_reg[4]_0\ : STD_LOGIC;
  signal \read_fifo.fifo_ram[0].RAM32M0_i_14_n_0\ : STD_LOGIC;
  signal \read_fifo.fifo_ram[0].RAM32M0_i_5_n_0\ : STD_LOGIC;
  signal \read_fifo.fifo_ram[0].RAM32M0_i_7_n_0\ : STD_LOGIC;
  signal \read_fifo.head_r_reg\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \read_fifo.tail_ns\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \read_fifo.tail_r[2]_i_1_n_0\ : STD_LOGIC;
  signal \read_fifo.tail_r[3]_i_1_n_0\ : STD_LOGIC;
  signal \read_fifo.tail_r[4]_i_1_n_0\ : STD_LOGIC;
  signal \read_fifo.tail_r_reg\ : STD_LOGIC_VECTOR ( 4 downto 2 );
  signal \^read_fifo.tail_r_reg[0]_0\ : STD_LOGIC;
  signal \^read_fifo.tail_r_reg[1]_0\ : STD_LOGIC;
  signal sent_col_r2 : STD_LOGIC;
  signal \^wr_data_offset_ns\ : STD_LOGIC;
  signal \NLW_read_fifo.fifo_ram[0].RAM32M0_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_read_fifo.fifo_ram[1].RAM32M0_DOA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_read_fifo.fifo_ram[1].RAM32M0_DOB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_read_fifo.fifo_ram[1].RAM32M0_DOC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \NLW_read_fifo.fifo_ram[1].RAM32M0_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \not_strict_mode.app_rd_data_end_i_1\ : label is "soft_lutpair543";
  attribute SOFT_HLUTNM of \rd_buf_indx.rd_buf_indx_r[0]_i_2\ : label is "soft_lutpair543";
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \read_fifo.fifo_ram[0].RAM32M0\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \read_fifo.fifo_ram[1].RAM32M0\ : label is "PRIMITIVE";
  attribute SOFT_HLUTNM of \read_fifo.head_r[1]_i_1\ : label is "soft_lutpair544";
  attribute SOFT_HLUTNM of \read_fifo.head_r[2]_i_1\ : label is "soft_lutpair544";
  attribute SOFT_HLUTNM of \read_fifo.head_r[3]_i_1\ : label is "soft_lutpair542";
  attribute SOFT_HLUTNM of \read_fifo.head_r[4]_i_2\ : label is "soft_lutpair542";
begin
  DIC(0) <= \^dic\(0);
  Q(6 downto 0) <= \^q\(6 downto 0);
  \read_fifo.fifo_out_data_r_reg[4]_0\ <= \^read_fifo.fifo_out_data_r_reg[4]_0\;
  \read_fifo.tail_r_reg[0]_0\ <= \^read_fifo.tail_r_reg[0]_0\;
  \read_fifo.tail_r_reg[1]_0\ <= \^read_fifo.tail_r_reg[1]_0\;
  wr_data_offset_ns <= \^wr_data_offset_ns\;
\data_valid_2_1.offset_r_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => offset_ns0,
      Q => \^dic\(0),
      R => '0'
    );
\delay_wr_data_cntrl_eq_1.col_wr_data_buf_addr_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => col_data_buf_addr(0),
      Q => D(0),
      R => '0'
    );
\delay_wr_data_cntrl_eq_1.col_wr_data_buf_addr_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => col_data_buf_addr(1),
      Q => D(1),
      R => '0'
    );
\delay_wr_data_cntrl_eq_1.col_wr_data_buf_addr_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => col_data_buf_addr(2),
      Q => D(2),
      R => '0'
    );
\delay_wr_data_cntrl_eq_1.col_wr_data_buf_addr_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => DIA(0),
      Q => D(3),
      R => '0'
    );
mc_read_idle_r_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0082000000000082"
    )
        port map (
      I0 => mc_read_idle_r_reg,
      I1 => \read_fifo.head_r_reg\(4),
      I2 => \read_fifo.tail_r_reg\(4),
      I3 => mc_read_idle_r_i_2_n_0,
      I4 => \read_fifo.tail_r_reg\(3),
      I5 => \read_fifo.head_r_reg\(3),
      O => mc_read_idle_ns
    );
mc_read_idle_r_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \read_fifo.head_r_reg\(0),
      I1 => \^read_fifo.tail_r_reg[0]_0\,
      I2 => \read_fifo.tail_r_reg\(2),
      I3 => \read_fifo.head_r_reg\(2),
      I4 => \^read_fifo.tail_r_reg[1]_0\,
      I5 => \read_fifo.head_r_reg\(1),
      O => mc_read_idle_r_i_2_n_0
    );
mc_ref_zq_wip_r_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0082000000000082"
    )
        port map (
      I0 => maint_ref_zq_wip,
      I1 => \read_fifo.head_r_reg\(4),
      I2 => \read_fifo.tail_r_reg\(4),
      I3 => mc_read_idle_r_i_2_n_0,
      I4 => \read_fifo.tail_r_reg\(3),
      I5 => \read_fifo.head_r_reg\(3),
      O => mc_ref_zq_wip_ns
    );
\not_strict_mode.app_rd_data[31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF2FF2"
    )
        port map (
      I0 => \^q\(4),
      I1 => \not_strict_mode.app_rd_data_end_reg_0\,
      I2 => ram_init_addr(1),
      I3 => \^q\(1),
      I4 => \not_strict_mode.app_rd_data[31]_i_3_n_0\,
      I5 => \not_strict_mode.app_rd_data_end_reg_1\,
      O => \^read_fifo.fifo_out_data_r_reg[4]_0\
    );
\not_strict_mode.app_rd_data[31]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF6F66FFFF"
    )
        port map (
      I0 => \^q\(2),
      I1 => ram_init_addr(2),
      I2 => ram_init_addr(0),
      I3 => \^q\(0),
      I4 => \read_fifo.tail_r_reg[3]_0\,
      I5 => \^q\(5),
      O => \not_strict_mode.app_rd_data[31]_i_3_n_0\
    );
\not_strict_mode.app_rd_data_end_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^q\(6),
      I1 => \^read_fifo.fifo_out_data_r_reg[4]_0\,
      I2 => \not_strict_mode.app_rd_data_end_reg\(0),
      O => \not_strict_mode.app_rd_data_end_ns\
    );
\not_strict_mode.status_ram.status_ram_wr_data_r[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q\(6),
      I1 => ram_init_done_r,
      O => \read_fifo.fifo_out_data_r_reg[6]_1\(0)
    );
\offset_pipe_0.col_rd_wr_r1_reg\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => col_rd_wr,
      Q => col_rd_wr_r1,
      R => '0'
    );
\offset_pipe_0.offset_r1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \^dic\(0),
      Q => \^wr_data_offset_ns\,
      R => '0'
    );
\offset_pipe_1.col_rd_wr_r2_reg\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => col_rd_wr_r1,
      Q => col_rd_wr_r2,
      R => '0'
    );
\offset_pipe_1.offset_r2_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \^wr_data_offset_ns\,
      Q => offset_r2,
      R => '0'
    );
\rd_buf_indx.rd_buf_indx_r[0]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => \not_strict_mode.app_rd_data_end_reg\(0),
      I1 => \^read_fifo.fifo_out_data_r_reg[4]_0\,
      I2 => \^q\(6),
      O => \read_fifo.fifo_out_data_r_reg[6]_0\
    );
\read_fifo.fifo_out_data_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \read_fifo.fifo_out_data_ns\(0),
      Q => \^q\(0),
      R => '0'
    );
\read_fifo.fifo_out_data_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \read_fifo.fifo_out_data_ns\(1),
      Q => \^q\(1),
      R => '0'
    );
\read_fifo.fifo_out_data_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \read_fifo.fifo_out_data_ns\(2),
      Q => \^q\(2),
      R => '0'
    );
\read_fifo.fifo_out_data_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \read_fifo.fifo_out_data_ns\(3),
      Q => \^q\(3),
      R => '0'
    );
\read_fifo.fifo_out_data_r_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \read_fifo.fifo_out_data_ns\(4),
      Q => \^q\(4),
      R => '0'
    );
\read_fifo.fifo_out_data_r_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \read_fifo.fifo_out_data_ns\(5),
      Q => \^q\(5),
      R => '0'
    );
\read_fifo.fifo_out_data_r_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \read_fifo.fifo_out_data_ns\(6),
      Q => \^q\(6),
      R => '0'
    );
\read_fifo.fifo_ram[0].RAM32M0\: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000",
      IS_WCLK_INVERTED => '0'
    )
        port map (
      ADDRA(4) => \read_fifo.fifo_ram[0].RAM32M0_i_5_n_0\,
      ADDRA(3) => \read_fifo.tail_ns\(3),
      ADDRA(2) => \read_fifo.fifo_ram[0].RAM32M0_i_7_n_0\,
      ADDRA(1 downto 0) => ADDRA(1 downto 0),
      ADDRB(4) => \read_fifo.fifo_ram[0].RAM32M0_i_5_n_0\,
      ADDRB(3) => \read_fifo.tail_ns\(3),
      ADDRB(2) => \read_fifo.fifo_ram[0].RAM32M0_i_7_n_0\,
      ADDRB(1 downto 0) => ADDRA(1 downto 0),
      ADDRC(4) => \read_fifo.fifo_ram[0].RAM32M0_i_5_n_0\,
      ADDRC(3) => \read_fifo.tail_ns\(3),
      ADDRC(2) => \read_fifo.fifo_ram[0].RAM32M0_i_7_n_0\,
      ADDRC(1 downto 0) => ADDRA(1 downto 0),
      ADDRD(4 downto 0) => \read_fifo.head_r_reg\(4 downto 0),
      DIA(1 downto 0) => DIA(1 downto 0),
      DIB(1 downto 0) => col_data_buf_addr(2 downto 1),
      DIC(1) => col_data_buf_addr(0),
      DIC(0) => \^dic\(0),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \read_fifo.fifo_out_data_ns\(5 downto 4),
      DOB(1 downto 0) => \read_fifo.fifo_out_data_ns\(3 downto 2),
      DOC(1 downto 0) => \read_fifo.fifo_out_data_ns\(1 downto 0),
      DOD(1 downto 0) => \NLW_read_fifo.fifo_ram[0].RAM32M0_DOD_UNCONNECTED\(1 downto 0),
      WCLK => CLK,
      WE => '1'
    );
\read_fifo.fifo_ram[0].RAM32M0_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2A00000000000000"
    )
        port map (
      I0 => \^read_fifo.tail_r_reg[1]_0\,
      I1 => if_empty_r(0),
      I2 => \read_fifo.tail_r_reg[2]_0\(0),
      I3 => \out\,
      I4 => \^read_fifo.tail_r_reg[0]_0\,
      I5 => \read_fifo.tail_r_reg\(2),
      O => \read_fifo.fifo_ram[0].RAM32M0_i_14_n_0\
    );
\read_fifo.fifo_ram[0].RAM32M0_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1540"
    )
        port map (
      I0 => \read_fifo.fifo_out_data_r_reg[6]_3\,
      I1 => \read_fifo.tail_r_reg\(3),
      I2 => \read_fifo.fifo_ram[0].RAM32M0_i_14_n_0\,
      I3 => \read_fifo.tail_r_reg\(4),
      O => \read_fifo.fifo_ram[0].RAM32M0_i_5_n_0\
    );
\read_fifo.fifo_ram[0].RAM32M0_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000007FFF8000"
    )
        port map (
      I0 => \^read_fifo.tail_r_reg[1]_0\,
      I1 => \read_fifo.tail_r_reg[3]_0\,
      I2 => \^read_fifo.tail_r_reg[0]_0\,
      I3 => \read_fifo.tail_r_reg\(2),
      I4 => \read_fifo.tail_r_reg\(3),
      I5 => \read_fifo.fifo_out_data_r_reg[6]_3\,
      O => \read_fifo.tail_ns\(3)
    );
\read_fifo.fifo_ram[0].RAM32M0_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"15554000"
    )
        port map (
      I0 => \read_fifo.fifo_out_data_r_reg[6]_3\,
      I1 => \^read_fifo.tail_r_reg[0]_0\,
      I2 => \read_fifo.tail_r_reg[3]_0\,
      I3 => \^read_fifo.tail_r_reg[1]_0\,
      I4 => \read_fifo.tail_r_reg\(2),
      O => \read_fifo.fifo_ram[0].RAM32M0_i_7_n_0\
    );
\read_fifo.fifo_ram[1].RAM32M0\: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000",
      IS_WCLK_INVERTED => '0'
    )
        port map (
      ADDRA(4) => \read_fifo.fifo_ram[0].RAM32M0_i_5_n_0\,
      ADDRA(3) => \read_fifo.tail_ns\(3),
      ADDRA(2) => \read_fifo.fifo_ram[0].RAM32M0_i_7_n_0\,
      ADDRA(1 downto 0) => ADDRA(1 downto 0),
      ADDRB(4) => \read_fifo.fifo_ram[0].RAM32M0_i_5_n_0\,
      ADDRB(3) => \read_fifo.tail_ns\(3),
      ADDRB(2) => \read_fifo.fifo_ram[0].RAM32M0_i_7_n_0\,
      ADDRB(1 downto 0) => ADDRA(1 downto 0),
      ADDRC(4) => \read_fifo.fifo_ram[0].RAM32M0_i_5_n_0\,
      ADDRC(3) => \read_fifo.tail_ns\(3),
      ADDRC(2) => \read_fifo.fifo_ram[0].RAM32M0_i_7_n_0\,
      ADDRC(1 downto 0) => ADDRA(1 downto 0),
      ADDRD(4 downto 0) => \read_fifo.head_r_reg\(4 downto 0),
      DIA(1 downto 0) => B"00",
      DIB(1 downto 0) => B"00",
      DIC(1) => '0',
      DIC(0) => \read_fifo.fifo_out_data_r_reg[6]_2\(0),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \NLW_read_fifo.fifo_ram[1].RAM32M0_DOA_UNCONNECTED\(1 downto 0),
      DOB(1 downto 0) => \NLW_read_fifo.fifo_ram[1].RAM32M0_DOB_UNCONNECTED\(1 downto 0),
      DOC(1) => \NLW_read_fifo.fifo_ram[1].RAM32M0_DOC_UNCONNECTED\(1),
      DOC(0) => \read_fifo.fifo_out_data_ns\(6),
      DOD(1 downto 0) => \NLW_read_fifo.fifo_ram[1].RAM32M0_DOD_UNCONNECTED\(1 downto 0),
      WCLK => CLK,
      WE => '1'
    );
\read_fifo.head_r[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \read_fifo.head_r_reg\(0),
      O => p_0_in(0)
    );
\read_fifo.head_r[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \read_fifo.head_r_reg\(1),
      I1 => \read_fifo.head_r_reg\(0),
      O => p_0_in(1)
    );
\read_fifo.head_r[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \read_fifo.head_r_reg\(2),
      I1 => \read_fifo.head_r_reg\(0),
      I2 => \read_fifo.head_r_reg\(1),
      O => p_0_in(2)
    );
\read_fifo.head_r[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \read_fifo.head_r_reg\(3),
      I1 => \read_fifo.head_r_reg\(1),
      I2 => \read_fifo.head_r_reg\(0),
      I3 => \read_fifo.head_r_reg\(2),
      O => p_0_in(3)
    );
\read_fifo.head_r[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \read_fifo.head_r_reg\(4),
      I1 => \read_fifo.head_r_reg\(2),
      I2 => \read_fifo.head_r_reg\(0),
      I3 => \read_fifo.head_r_reg\(1),
      I4 => \read_fifo.head_r_reg\(3),
      O => p_0_in(4)
    );
\read_fifo.head_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => E(0),
      D => p_0_in(0),
      Q => \read_fifo.head_r_reg\(0),
      R => \read_fifo.tail_r_reg[1]_1\
    );
\read_fifo.head_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => E(0),
      D => p_0_in(1),
      Q => \read_fifo.head_r_reg\(1),
      R => \read_fifo.tail_r_reg[1]_1\
    );
\read_fifo.head_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => E(0),
      D => p_0_in(2),
      Q => \read_fifo.head_r_reg\(2),
      R => \read_fifo.tail_r_reg[1]_1\
    );
\read_fifo.head_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => E(0),
      D => p_0_in(3),
      Q => \read_fifo.head_r_reg\(3),
      R => \read_fifo.tail_r_reg[1]_1\
    );
\read_fifo.head_r_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => E(0),
      D => p_0_in(4),
      Q => \read_fifo.head_r_reg\(4),
      R => \read_fifo.tail_r_reg[1]_1\
    );
\read_fifo.tail_r[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F777FFFF08880000"
    )
        port map (
      I0 => \^read_fifo.tail_r_reg[0]_0\,
      I1 => \out\,
      I2 => \read_fifo.tail_r_reg[2]_0\(0),
      I3 => if_empty_r(0),
      I4 => \^read_fifo.tail_r_reg[1]_0\,
      I5 => \read_fifo.tail_r_reg\(2),
      O => \read_fifo.tail_r[2]_i_1_n_0\
    );
\read_fifo.tail_r[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \read_fifo.tail_r_reg\(3),
      I1 => \read_fifo.tail_r_reg\(2),
      I2 => \^read_fifo.tail_r_reg[0]_0\,
      I3 => \read_fifo.tail_r_reg[3]_0\,
      I4 => \^read_fifo.tail_r_reg[1]_0\,
      O => \read_fifo.tail_r[3]_i_1_n_0\
    );
\read_fifo.tail_r[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \read_fifo.tail_r_reg\(3),
      I1 => \read_fifo.tail_r_reg\(2),
      I2 => \^read_fifo.tail_r_reg[0]_0\,
      I3 => \read_fifo.tail_r_reg[3]_0\,
      I4 => \^read_fifo.tail_r_reg[1]_0\,
      I5 => \read_fifo.tail_r_reg\(4),
      O => \read_fifo.tail_r[4]_i_1_n_0\
    );
\read_fifo.tail_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \read_fifo.tail_r_reg[0]_1\,
      Q => \^read_fifo.tail_r_reg[0]_0\,
      R => \read_fifo.tail_r_reg[1]_1\
    );
\read_fifo.tail_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \read_fifo.tail_r_reg[1]_2\,
      Q => \^read_fifo.tail_r_reg[1]_0\,
      R => \read_fifo.tail_r_reg[1]_1\
    );
\read_fifo.tail_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \read_fifo.tail_r[2]_i_1_n_0\,
      Q => \read_fifo.tail_r_reg\(2),
      R => \read_fifo.tail_r_reg[1]_1\
    );
\read_fifo.tail_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \read_fifo.tail_r[3]_i_1_n_0\,
      Q => \read_fifo.tail_r_reg\(3),
      R => \read_fifo.tail_r_reg[1]_1\
    );
\read_fifo.tail_r_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \read_fifo.tail_r[4]_i_1_n_0\,
      Q => \read_fifo.tail_r_reg\(4),
      R => \read_fifo.tail_r_reg[1]_1\
    );
sent_col_r2_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => mc_cmd(0),
      Q => sent_col_r2,
      R => '0'
    );
wr_data_en: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0E"
    )
        port map (
      I0 => \^wr_data_offset_ns\,
      I1 => mc_cmd(0),
      I2 => col_rd_wr_r1,
      O => wr_data_en_ns
    );
wrdata_en: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0E"
    )
        port map (
      I0 => offset_r2,
      I1 => sent_col_r2,
      I2 => col_rd_wr_r2,
      O => mc_wrdata_en_ns
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity mig_7series_nosysclock_mig_7series_v4_2_ddr_byte_group_io is
  port (
    D0 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    D1 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    D2 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    D3 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    D4 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    D5 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    D6 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    D7 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    mem_dq_out : out STD_LOGIC_VECTOR ( 8 downto 0 );
    mem_dq_ts : out STD_LOGIC_VECTOR ( 8 downto 0 );
    mem_dqs_out : out STD_LOGIC;
    mem_dqs_ts : out STD_LOGIC;
    idelay_ld_rst : out STD_LOGIC;
    CLK : in STD_LOGIC;
    \input_[7].iserdes_dq_.iserdesdq_0\ : in STD_LOGIC;
    mem_dq_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    idelay_inc : in STD_LOGIC;
    LD0 : in STD_LOGIC;
    idelay_ld_rst_reg_0 : in STD_LOGIC;
    \dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]\ : in STD_LOGIC;
    CLKB0 : in STD_LOGIC;
    iserdes_clkdiv : in STD_LOGIC;
    oserdes_clk : in STD_LOGIC;
    oserdes_clkdiv : in STD_LOGIC;
    po_oserdes_rst : in STD_LOGIC;
    DTSBUS : in STD_LOGIC_VECTOR ( 1 downto 0 );
    of_dqbus : in STD_LOGIC_VECTOR ( 35 downto 0 );
    oserdes_clk_delayed : in STD_LOGIC;
    DQSBUS : in STD_LOGIC_VECTOR ( 1 downto 0 );
    CTSBUS : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of mig_7series_nosysclock_mig_7series_v4_2_ddr_byte_group_io : entity is "mig_7series_v4_2_ddr_byte_group_io";
end mig_7series_nosysclock_mig_7series_v4_2_ddr_byte_group_io;

architecture STRUCTURE of mig_7series_nosysclock_mig_7series_v4_2_ddr_byte_group_io is
  signal data_in_dly_0 : STD_LOGIC;
  signal data_in_dly_1 : STD_LOGIC;
  signal data_in_dly_2 : STD_LOGIC;
  signal data_in_dly_3 : STD_LOGIC;
  signal data_in_dly_4 : STD_LOGIC;
  signal data_in_dly_5 : STD_LOGIC;
  signal data_in_dly_6 : STD_LOGIC;
  signal data_in_dly_7 : STD_LOGIC;
  signal \^idelay_ld_rst\ : STD_LOGIC;
  signal idelay_ld_rst_i_1_n_0 : STD_LOGIC;
  signal rst_r3_reg_srl3_n_0 : STD_LOGIC;
  signal rst_r4 : STD_LOGIC;
  signal tbyte_out : STD_LOGIC;
  signal \NLW_dqs_gen.oddr_dqs_S_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_dqs_gen.oddr_dqsts_R_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[0].iserdes_dq_.idelay_dq.idelaye2_CNTVALUEOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \NLW_input_[0].iserdes_dq_.iserdesdq_CLKDIV_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[0].iserdes_dq_.iserdesdq_O_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[0].iserdes_dq_.iserdesdq_OCLKB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[0].iserdes_dq_.iserdesdq_OFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[0].iserdes_dq_.iserdesdq_Q5_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[0].iserdes_dq_.iserdesdq_Q6_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[0].iserdes_dq_.iserdesdq_Q7_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[0].iserdes_dq_.iserdesdq_Q8_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[0].iserdes_dq_.iserdesdq_SHIFTOUT1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[0].iserdes_dq_.iserdesdq_SHIFTOUT2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[1].iserdes_dq_.idelay_dq.idelaye2_CNTVALUEOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \NLW_input_[1].iserdes_dq_.iserdesdq_CLKDIV_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[1].iserdes_dq_.iserdesdq_O_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[1].iserdes_dq_.iserdesdq_OCLKB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[1].iserdes_dq_.iserdesdq_OFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[1].iserdes_dq_.iserdesdq_Q5_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[1].iserdes_dq_.iserdesdq_Q6_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[1].iserdes_dq_.iserdesdq_Q7_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[1].iserdes_dq_.iserdesdq_Q8_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[1].iserdes_dq_.iserdesdq_SHIFTOUT1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[1].iserdes_dq_.iserdesdq_SHIFTOUT2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[2].iserdes_dq_.idelay_dq.idelaye2_CNTVALUEOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \NLW_input_[2].iserdes_dq_.iserdesdq_CLKDIV_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[2].iserdes_dq_.iserdesdq_O_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[2].iserdes_dq_.iserdesdq_OCLKB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[2].iserdes_dq_.iserdesdq_OFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[2].iserdes_dq_.iserdesdq_Q5_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[2].iserdes_dq_.iserdesdq_Q6_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[2].iserdes_dq_.iserdesdq_Q7_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[2].iserdes_dq_.iserdesdq_Q8_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[2].iserdes_dq_.iserdesdq_SHIFTOUT1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[2].iserdes_dq_.iserdesdq_SHIFTOUT2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[3].iserdes_dq_.idelay_dq.idelaye2_CNTVALUEOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \NLW_input_[3].iserdes_dq_.iserdesdq_CLKDIV_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[3].iserdes_dq_.iserdesdq_O_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[3].iserdes_dq_.iserdesdq_OCLKB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[3].iserdes_dq_.iserdesdq_OFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[3].iserdes_dq_.iserdesdq_Q5_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[3].iserdes_dq_.iserdesdq_Q6_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[3].iserdes_dq_.iserdesdq_Q7_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[3].iserdes_dq_.iserdesdq_Q8_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[3].iserdes_dq_.iserdesdq_SHIFTOUT1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[3].iserdes_dq_.iserdesdq_SHIFTOUT2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[4].iserdes_dq_.idelay_dq.idelaye2_CNTVALUEOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \NLW_input_[4].iserdes_dq_.iserdesdq_CLKDIV_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[4].iserdes_dq_.iserdesdq_O_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[4].iserdes_dq_.iserdesdq_OCLKB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[4].iserdes_dq_.iserdesdq_OFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[4].iserdes_dq_.iserdesdq_Q5_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[4].iserdes_dq_.iserdesdq_Q6_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[4].iserdes_dq_.iserdesdq_Q7_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[4].iserdes_dq_.iserdesdq_Q8_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[4].iserdes_dq_.iserdesdq_SHIFTOUT1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[4].iserdes_dq_.iserdesdq_SHIFTOUT2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[5].iserdes_dq_.idelay_dq.idelaye2_CNTVALUEOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \NLW_input_[5].iserdes_dq_.iserdesdq_CLKDIV_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[5].iserdes_dq_.iserdesdq_O_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[5].iserdes_dq_.iserdesdq_OCLKB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[5].iserdes_dq_.iserdesdq_OFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[5].iserdes_dq_.iserdesdq_Q5_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[5].iserdes_dq_.iserdesdq_Q6_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[5].iserdes_dq_.iserdesdq_Q7_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[5].iserdes_dq_.iserdesdq_Q8_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[5].iserdes_dq_.iserdesdq_SHIFTOUT1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[5].iserdes_dq_.iserdesdq_SHIFTOUT2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[6].iserdes_dq_.idelay_dq.idelaye2_CNTVALUEOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \NLW_input_[6].iserdes_dq_.iserdesdq_CLKDIV_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[6].iserdes_dq_.iserdesdq_O_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[6].iserdes_dq_.iserdesdq_OCLKB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[6].iserdes_dq_.iserdesdq_OFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[6].iserdes_dq_.iserdesdq_Q5_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[6].iserdes_dq_.iserdesdq_Q6_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[6].iserdes_dq_.iserdesdq_Q7_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[6].iserdes_dq_.iserdesdq_Q8_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[6].iserdes_dq_.iserdesdq_SHIFTOUT1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[6].iserdes_dq_.iserdesdq_SHIFTOUT2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[7].iserdes_dq_.idelay_dq.idelaye2_CNTVALUEOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \NLW_input_[7].iserdes_dq_.iserdesdq_CLKDIV_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[7].iserdes_dq_.iserdesdq_O_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[7].iserdes_dq_.iserdesdq_OCLKB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[7].iserdes_dq_.iserdesdq_OFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[7].iserdes_dq_.iserdesdq_Q5_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[7].iserdes_dq_.iserdesdq_Q6_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[7].iserdes_dq_.iserdesdq_Q7_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[7].iserdes_dq_.iserdesdq_Q8_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[7].iserdes_dq_.iserdesdq_SHIFTOUT1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[7].iserdes_dq_.iserdesdq_SHIFTOUT2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[0].oserdes_dq_.ddr.oserdes_dq_i_OFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[0].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[0].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[0].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[0].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[0].oserdes_dq_.ddr.oserdes_dq_i_TBYTEOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[0].oserdes_dq_.ddr.oserdes_dq_i_TFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[1].oserdes_dq_.ddr.oserdes_dq_i_OFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[1].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[1].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[1].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[1].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[1].oserdes_dq_.ddr.oserdes_dq_i_TBYTEOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[1].oserdes_dq_.ddr.oserdes_dq_i_TFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[2].oserdes_dq_.ddr.oserdes_dq_i_OFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[2].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[2].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[2].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[2].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[2].oserdes_dq_.ddr.oserdes_dq_i_TBYTEOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[2].oserdes_dq_.ddr.oserdes_dq_i_TFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[3].oserdes_dq_.ddr.oserdes_dq_i_OFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[3].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[3].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[3].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[3].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[3].oserdes_dq_.ddr.oserdes_dq_i_TBYTEOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[3].oserdes_dq_.ddr.oserdes_dq_i_TFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[4].oserdes_dq_.ddr.oserdes_dq_i_OFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[4].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[4].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[4].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[4].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[4].oserdes_dq_.ddr.oserdes_dq_i_TBYTEOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[4].oserdes_dq_.ddr.oserdes_dq_i_TFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[5].oserdes_dq_.ddr.oserdes_dq_i_OFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[5].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[5].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[5].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[5].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[5].oserdes_dq_.ddr.oserdes_dq_i_TBYTEOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[5].oserdes_dq_.ddr.oserdes_dq_i_TFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[6].oserdes_dq_.ddr.oserdes_dq_i_OFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[6].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[6].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[6].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[6].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[6].oserdes_dq_.ddr.oserdes_dq_i_TBYTEOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[6].oserdes_dq_.ddr.oserdes_dq_i_TFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[7].oserdes_dq_.ddr.oserdes_dq_i_OFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[7].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[7].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[7].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[7].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[7].oserdes_dq_.ddr.oserdes_dq_i_TBYTEOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[7].oserdes_dq_.ddr.oserdes_dq_i_TFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[9].oserdes_dq_.ddr.oserdes_dq_i_OFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[9].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[9].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[9].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[9].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[9].oserdes_dq_.ddr.oserdes_dq_i_TBYTEOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[9].oserdes_dq_.ddr.oserdes_dq_i_TFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_slave_ts.oserdes_slave_ts_OFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_slave_ts.oserdes_slave_ts_OQ_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_slave_ts.oserdes_slave_ts_SHIFTIN1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_slave_ts.oserdes_slave_ts_SHIFTIN2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_slave_ts.oserdes_slave_ts_SHIFTOUT1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_slave_ts.oserdes_slave_ts_SHIFTOUT2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_slave_ts.oserdes_slave_ts_TFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_slave_ts.oserdes_slave_ts_TQ_UNCONNECTED\ : STD_LOGIC;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \dqs_gen.oddr_dqs\ : label is "PRIMITIVE";
  attribute \__SRVAL\ : string;
  attribute \__SRVAL\ of \dqs_gen.oddr_dqs\ : label is "FALSE";
  attribute BOX_TYPE of \dqs_gen.oddr_dqsts\ : label is "PRIMITIVE";
  attribute \__SRVAL\ of \dqs_gen.oddr_dqsts\ : label is "TRUE";
  attribute BOX_TYPE of \input_[0].iserdes_dq_.idelay_dq.idelaye2\ : label is "PRIMITIVE";
  attribute IODELAY_GROUP : string;
  attribute IODELAY_GROUP of \input_[0].iserdes_dq_.idelay_dq.idelaye2\ : label is "MIG_7SERIES_NOSYSCLOCK_IODELAY_MIG0";
  attribute SIM_DELAY_D : integer;
  attribute SIM_DELAY_D of \input_[0].iserdes_dq_.idelay_dq.idelaye2\ : label is 0;
  attribute BOX_TYPE of \input_[0].iserdes_dq_.iserdesdq\ : label is "PRIMITIVE";
  attribute OPT_MODIFIED : string;
  attribute OPT_MODIFIED of \input_[0].iserdes_dq_.iserdesdq\ : label is "MLO";
  attribute BOX_TYPE of \input_[1].iserdes_dq_.idelay_dq.idelaye2\ : label is "PRIMITIVE";
  attribute IODELAY_GROUP of \input_[1].iserdes_dq_.idelay_dq.idelaye2\ : label is "MIG_7SERIES_NOSYSCLOCK_IODELAY_MIG0";
  attribute SIM_DELAY_D of \input_[1].iserdes_dq_.idelay_dq.idelaye2\ : label is 0;
  attribute BOX_TYPE of \input_[1].iserdes_dq_.iserdesdq\ : label is "PRIMITIVE";
  attribute OPT_MODIFIED of \input_[1].iserdes_dq_.iserdesdq\ : label is "MLO";
  attribute BOX_TYPE of \input_[2].iserdes_dq_.idelay_dq.idelaye2\ : label is "PRIMITIVE";
  attribute IODELAY_GROUP of \input_[2].iserdes_dq_.idelay_dq.idelaye2\ : label is "MIG_7SERIES_NOSYSCLOCK_IODELAY_MIG0";
  attribute SIM_DELAY_D of \input_[2].iserdes_dq_.idelay_dq.idelaye2\ : label is 0;
  attribute BOX_TYPE of \input_[2].iserdes_dq_.iserdesdq\ : label is "PRIMITIVE";
  attribute OPT_MODIFIED of \input_[2].iserdes_dq_.iserdesdq\ : label is "MLO";
  attribute BOX_TYPE of \input_[3].iserdes_dq_.idelay_dq.idelaye2\ : label is "PRIMITIVE";
  attribute IODELAY_GROUP of \input_[3].iserdes_dq_.idelay_dq.idelaye2\ : label is "MIG_7SERIES_NOSYSCLOCK_IODELAY_MIG0";
  attribute SIM_DELAY_D of \input_[3].iserdes_dq_.idelay_dq.idelaye2\ : label is 0;
  attribute BOX_TYPE of \input_[3].iserdes_dq_.iserdesdq\ : label is "PRIMITIVE";
  attribute OPT_MODIFIED of \input_[3].iserdes_dq_.iserdesdq\ : label is "MLO";
  attribute BOX_TYPE of \input_[4].iserdes_dq_.idelay_dq.idelaye2\ : label is "PRIMITIVE";
  attribute IODELAY_GROUP of \input_[4].iserdes_dq_.idelay_dq.idelaye2\ : label is "MIG_7SERIES_NOSYSCLOCK_IODELAY_MIG0";
  attribute SIM_DELAY_D of \input_[4].iserdes_dq_.idelay_dq.idelaye2\ : label is 0;
  attribute BOX_TYPE of \input_[4].iserdes_dq_.iserdesdq\ : label is "PRIMITIVE";
  attribute OPT_MODIFIED of \input_[4].iserdes_dq_.iserdesdq\ : label is "MLO";
  attribute BOX_TYPE of \input_[5].iserdes_dq_.idelay_dq.idelaye2\ : label is "PRIMITIVE";
  attribute IODELAY_GROUP of \input_[5].iserdes_dq_.idelay_dq.idelaye2\ : label is "MIG_7SERIES_NOSYSCLOCK_IODELAY_MIG0";
  attribute SIM_DELAY_D of \input_[5].iserdes_dq_.idelay_dq.idelaye2\ : label is 0;
  attribute BOX_TYPE of \input_[5].iserdes_dq_.iserdesdq\ : label is "PRIMITIVE";
  attribute OPT_MODIFIED of \input_[5].iserdes_dq_.iserdesdq\ : label is "MLO";
  attribute BOX_TYPE of \input_[6].iserdes_dq_.idelay_dq.idelaye2\ : label is "PRIMITIVE";
  attribute IODELAY_GROUP of \input_[6].iserdes_dq_.idelay_dq.idelaye2\ : label is "MIG_7SERIES_NOSYSCLOCK_IODELAY_MIG0";
  attribute SIM_DELAY_D of \input_[6].iserdes_dq_.idelay_dq.idelaye2\ : label is 0;
  attribute BOX_TYPE of \input_[6].iserdes_dq_.iserdesdq\ : label is "PRIMITIVE";
  attribute OPT_MODIFIED of \input_[6].iserdes_dq_.iserdesdq\ : label is "MLO";
  attribute BOX_TYPE of \input_[7].iserdes_dq_.idelay_dq.idelaye2\ : label is "PRIMITIVE";
  attribute IODELAY_GROUP of \input_[7].iserdes_dq_.idelay_dq.idelaye2\ : label is "MIG_7SERIES_NOSYSCLOCK_IODELAY_MIG0";
  attribute SIM_DELAY_D of \input_[7].iserdes_dq_.idelay_dq.idelaye2\ : label is 0;
  attribute BOX_TYPE of \input_[7].iserdes_dq_.iserdesdq\ : label is "PRIMITIVE";
  attribute OPT_MODIFIED of \input_[7].iserdes_dq_.iserdesdq\ : label is "MLO";
  attribute BOX_TYPE of \output_[0].oserdes_dq_.ddr.oserdes_dq_i\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \output_[1].oserdes_dq_.ddr.oserdes_dq_i\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \output_[2].oserdes_dq_.ddr.oserdes_dq_i\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \output_[3].oserdes_dq_.ddr.oserdes_dq_i\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \output_[4].oserdes_dq_.ddr.oserdes_dq_i\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \output_[5].oserdes_dq_.ddr.oserdes_dq_i\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \output_[6].oserdes_dq_.ddr.oserdes_dq_i\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \output_[7].oserdes_dq_.ddr.oserdes_dq_i\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \output_[9].oserdes_dq_.ddr.oserdes_dq_i\ : label is "PRIMITIVE";
  attribute srl_name : string;
  attribute srl_name of rst_r3_reg_srl3 : label is "\u_mig_7series_nosysclock_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/rst_r3_reg_srl3 ";
  attribute BOX_TYPE of \slave_ts.oserdes_slave_ts\ : label is "PRIMITIVE";
begin
  idelay_ld_rst <= \^idelay_ld_rst\;
\dqs_gen.oddr_dqs\: unisim.vcomponents.ODDR
    generic map(
      DDR_CLK_EDGE => "SAME_EDGE",
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D1_INVERTED => '0',
      IS_D2_INVERTED => '0',
      SRTYPE => "SYNC"
    )
        port map (
      C => oserdes_clk_delayed,
      CE => '1',
      D1 => DQSBUS(0),
      D2 => DQSBUS(1),
      Q => mem_dqs_out,
      R => '0',
      S => \NLW_dqs_gen.oddr_dqs_S_UNCONNECTED\
    );
\dqs_gen.oddr_dqsts\: unisim.vcomponents.ODDR
    generic map(
      DDR_CLK_EDGE => "SAME_EDGE",
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D1_INVERTED => '0',
      IS_D2_INVERTED => '0',
      SRTYPE => "SYNC"
    )
        port map (
      C => oserdes_clk_delayed,
      CE => '1',
      D1 => CTSBUS(0),
      D2 => CTSBUS(0),
      Q => mem_dqs_ts,
      R => \NLW_dqs_gen.oddr_dqsts_R_UNCONNECTED\,
      S => '0'
    );
idelay_ld_rst_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F4"
    )
        port map (
      I0 => rst_r4,
      I1 => \^idelay_ld_rst\,
      I2 => idelay_ld_rst_reg_0,
      O => idelay_ld_rst_i_1_n_0
    );
idelay_ld_rst_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => idelay_ld_rst_i_1_n_0,
      Q => \^idelay_ld_rst\,
      R => '0'
    );
\input_[0].iserdes_dq_.idelay_dq.idelaye2\: unisim.vcomponents.IDELAYE2
    generic map(
      CINVCTRL_SEL => "FALSE",
      DELAY_SRC => "IDATAIN",
      HIGH_PERFORMANCE_MODE => "TRUE",
      IDELAY_TYPE => "VARIABLE",
      IDELAY_VALUE => 0,
      IS_C_INVERTED => '0',
      IS_DATAIN_INVERTED => '0',
      IS_IDATAIN_INVERTED => '0',
      PIPE_SEL => "FALSE",
      REFCLK_FREQUENCY => 200.000000,
      SIGNAL_PATTERN => "DATA"
    )
        port map (
      C => CLK,
      CE => \input_[7].iserdes_dq_.iserdesdq_0\,
      CINVCTRL => '0',
      CNTVALUEIN(4 downto 0) => B"00000",
      CNTVALUEOUT(4 downto 0) => \NLW_input_[0].iserdes_dq_.idelay_dq.idelaye2_CNTVALUEOUT_UNCONNECTED\(4 downto 0),
      DATAIN => '0',
      DATAOUT => data_in_dly_0,
      IDATAIN => mem_dq_in(0),
      INC => idelay_inc,
      LD => LD0,
      LDPIPEEN => '0',
      REGRST => idelay_ld_rst_reg_0
    );
\input_[0].iserdes_dq_.iserdesdq\: unisim.vcomponents.ISERDESE2
    generic map(
      DATA_RATE => "DDR",
      DATA_WIDTH => 4,
      DYN_CLKDIV_INV_EN => "FALSE",
      DYN_CLK_INV_EN => "FALSE",
      INIT_Q1 => '0',
      INIT_Q2 => '0',
      INIT_Q3 => '0',
      INIT_Q4 => '0',
      INTERFACE_TYPE => "MEMORY_DDR3",
      IOBDELAY => "IFD",
      IS_CLKB_INVERTED => '1',
      IS_CLKDIVP_INVERTED => '0',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_OCLKB_INVERTED => '0',
      IS_OCLK_INVERTED => '0',
      NUM_CE => 2,
      OFB_USED => "FALSE",
      SERDES_MODE => "MASTER",
      SRVAL_Q1 => '0',
      SRVAL_Q2 => '0',
      SRVAL_Q3 => '0',
      SRVAL_Q4 => '0'
    )
        port map (
      BITSLIP => '0',
      CE1 => '1',
      CE2 => '1',
      CLK => \dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]\,
      CLKB => CLKB0,
      CLKDIV => \NLW_input_[0].iserdes_dq_.iserdesdq_CLKDIV_UNCONNECTED\,
      CLKDIVP => iserdes_clkdiv,
      D => mem_dq_in(0),
      DDLY => data_in_dly_0,
      DYNCLKDIVSEL => '0',
      DYNCLKSEL => '0',
      O => \NLW_input_[0].iserdes_dq_.iserdesdq_O_UNCONNECTED\,
      OCLK => oserdes_clk,
      OCLKB => \NLW_input_[0].iserdes_dq_.iserdesdq_OCLKB_UNCONNECTED\,
      OFB => \NLW_input_[0].iserdes_dq_.iserdesdq_OFB_UNCONNECTED\,
      Q1 => D0(3),
      Q2 => D0(2),
      Q3 => D0(1),
      Q4 => D0(0),
      Q5 => \NLW_input_[0].iserdes_dq_.iserdesdq_Q5_UNCONNECTED\,
      Q6 => \NLW_input_[0].iserdes_dq_.iserdesdq_Q6_UNCONNECTED\,
      Q7 => \NLW_input_[0].iserdes_dq_.iserdesdq_Q7_UNCONNECTED\,
      Q8 => \NLW_input_[0].iserdes_dq_.iserdesdq_Q8_UNCONNECTED\,
      RST => '0',
      SHIFTIN1 => '0',
      SHIFTIN2 => '0',
      SHIFTOUT1 => \NLW_input_[0].iserdes_dq_.iserdesdq_SHIFTOUT1_UNCONNECTED\,
      SHIFTOUT2 => \NLW_input_[0].iserdes_dq_.iserdesdq_SHIFTOUT2_UNCONNECTED\
    );
\input_[1].iserdes_dq_.idelay_dq.idelaye2\: unisim.vcomponents.IDELAYE2
    generic map(
      CINVCTRL_SEL => "FALSE",
      DELAY_SRC => "IDATAIN",
      HIGH_PERFORMANCE_MODE => "TRUE",
      IDELAY_TYPE => "VARIABLE",
      IDELAY_VALUE => 0,
      IS_C_INVERTED => '0',
      IS_DATAIN_INVERTED => '0',
      IS_IDATAIN_INVERTED => '0',
      PIPE_SEL => "FALSE",
      REFCLK_FREQUENCY => 200.000000,
      SIGNAL_PATTERN => "DATA"
    )
        port map (
      C => CLK,
      CE => \input_[7].iserdes_dq_.iserdesdq_0\,
      CINVCTRL => '0',
      CNTVALUEIN(4 downto 0) => B"00000",
      CNTVALUEOUT(4 downto 0) => \NLW_input_[1].iserdes_dq_.idelay_dq.idelaye2_CNTVALUEOUT_UNCONNECTED\(4 downto 0),
      DATAIN => '0',
      DATAOUT => data_in_dly_1,
      IDATAIN => mem_dq_in(1),
      INC => idelay_inc,
      LD => LD0,
      LDPIPEEN => '0',
      REGRST => idelay_ld_rst_reg_0
    );
\input_[1].iserdes_dq_.iserdesdq\: unisim.vcomponents.ISERDESE2
    generic map(
      DATA_RATE => "DDR",
      DATA_WIDTH => 4,
      DYN_CLKDIV_INV_EN => "FALSE",
      DYN_CLK_INV_EN => "FALSE",
      INIT_Q1 => '0',
      INIT_Q2 => '0',
      INIT_Q3 => '0',
      INIT_Q4 => '0',
      INTERFACE_TYPE => "MEMORY_DDR3",
      IOBDELAY => "IFD",
      IS_CLKB_INVERTED => '1',
      IS_CLKDIVP_INVERTED => '0',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_OCLKB_INVERTED => '0',
      IS_OCLK_INVERTED => '0',
      NUM_CE => 2,
      OFB_USED => "FALSE",
      SERDES_MODE => "MASTER",
      SRVAL_Q1 => '0',
      SRVAL_Q2 => '0',
      SRVAL_Q3 => '0',
      SRVAL_Q4 => '0'
    )
        port map (
      BITSLIP => '0',
      CE1 => '1',
      CE2 => '1',
      CLK => \dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]\,
      CLKB => CLKB0,
      CLKDIV => \NLW_input_[1].iserdes_dq_.iserdesdq_CLKDIV_UNCONNECTED\,
      CLKDIVP => iserdes_clkdiv,
      D => mem_dq_in(1),
      DDLY => data_in_dly_1,
      DYNCLKDIVSEL => '0',
      DYNCLKSEL => '0',
      O => \NLW_input_[1].iserdes_dq_.iserdesdq_O_UNCONNECTED\,
      OCLK => oserdes_clk,
      OCLKB => \NLW_input_[1].iserdes_dq_.iserdesdq_OCLKB_UNCONNECTED\,
      OFB => \NLW_input_[1].iserdes_dq_.iserdesdq_OFB_UNCONNECTED\,
      Q1 => D1(3),
      Q2 => D1(2),
      Q3 => D1(1),
      Q4 => D1(0),
      Q5 => \NLW_input_[1].iserdes_dq_.iserdesdq_Q5_UNCONNECTED\,
      Q6 => \NLW_input_[1].iserdes_dq_.iserdesdq_Q6_UNCONNECTED\,
      Q7 => \NLW_input_[1].iserdes_dq_.iserdesdq_Q7_UNCONNECTED\,
      Q8 => \NLW_input_[1].iserdes_dq_.iserdesdq_Q8_UNCONNECTED\,
      RST => '0',
      SHIFTIN1 => '0',
      SHIFTIN2 => '0',
      SHIFTOUT1 => \NLW_input_[1].iserdes_dq_.iserdesdq_SHIFTOUT1_UNCONNECTED\,
      SHIFTOUT2 => \NLW_input_[1].iserdes_dq_.iserdesdq_SHIFTOUT2_UNCONNECTED\
    );
\input_[2].iserdes_dq_.idelay_dq.idelaye2\: unisim.vcomponents.IDELAYE2
    generic map(
      CINVCTRL_SEL => "FALSE",
      DELAY_SRC => "IDATAIN",
      HIGH_PERFORMANCE_MODE => "TRUE",
      IDELAY_TYPE => "VARIABLE",
      IDELAY_VALUE => 0,
      IS_C_INVERTED => '0',
      IS_DATAIN_INVERTED => '0',
      IS_IDATAIN_INVERTED => '0',
      PIPE_SEL => "FALSE",
      REFCLK_FREQUENCY => 200.000000,
      SIGNAL_PATTERN => "DATA"
    )
        port map (
      C => CLK,
      CE => \input_[7].iserdes_dq_.iserdesdq_0\,
      CINVCTRL => '0',
      CNTVALUEIN(4 downto 0) => B"00000",
      CNTVALUEOUT(4 downto 0) => \NLW_input_[2].iserdes_dq_.idelay_dq.idelaye2_CNTVALUEOUT_UNCONNECTED\(4 downto 0),
      DATAIN => '0',
      DATAOUT => data_in_dly_2,
      IDATAIN => mem_dq_in(2),
      INC => idelay_inc,
      LD => LD0,
      LDPIPEEN => '0',
      REGRST => idelay_ld_rst_reg_0
    );
\input_[2].iserdes_dq_.iserdesdq\: unisim.vcomponents.ISERDESE2
    generic map(
      DATA_RATE => "DDR",
      DATA_WIDTH => 4,
      DYN_CLKDIV_INV_EN => "FALSE",
      DYN_CLK_INV_EN => "FALSE",
      INIT_Q1 => '0',
      INIT_Q2 => '0',
      INIT_Q3 => '0',
      INIT_Q4 => '0',
      INTERFACE_TYPE => "MEMORY_DDR3",
      IOBDELAY => "IFD",
      IS_CLKB_INVERTED => '1',
      IS_CLKDIVP_INVERTED => '0',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_OCLKB_INVERTED => '0',
      IS_OCLK_INVERTED => '0',
      NUM_CE => 2,
      OFB_USED => "FALSE",
      SERDES_MODE => "MASTER",
      SRVAL_Q1 => '0',
      SRVAL_Q2 => '0',
      SRVAL_Q3 => '0',
      SRVAL_Q4 => '0'
    )
        port map (
      BITSLIP => '0',
      CE1 => '1',
      CE2 => '1',
      CLK => \dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]\,
      CLKB => CLKB0,
      CLKDIV => \NLW_input_[2].iserdes_dq_.iserdesdq_CLKDIV_UNCONNECTED\,
      CLKDIVP => iserdes_clkdiv,
      D => mem_dq_in(2),
      DDLY => data_in_dly_2,
      DYNCLKDIVSEL => '0',
      DYNCLKSEL => '0',
      O => \NLW_input_[2].iserdes_dq_.iserdesdq_O_UNCONNECTED\,
      OCLK => oserdes_clk,
      OCLKB => \NLW_input_[2].iserdes_dq_.iserdesdq_OCLKB_UNCONNECTED\,
      OFB => \NLW_input_[2].iserdes_dq_.iserdesdq_OFB_UNCONNECTED\,
      Q1 => D2(3),
      Q2 => D2(2),
      Q3 => D2(1),
      Q4 => D2(0),
      Q5 => \NLW_input_[2].iserdes_dq_.iserdesdq_Q5_UNCONNECTED\,
      Q6 => \NLW_input_[2].iserdes_dq_.iserdesdq_Q6_UNCONNECTED\,
      Q7 => \NLW_input_[2].iserdes_dq_.iserdesdq_Q7_UNCONNECTED\,
      Q8 => \NLW_input_[2].iserdes_dq_.iserdesdq_Q8_UNCONNECTED\,
      RST => '0',
      SHIFTIN1 => '0',
      SHIFTIN2 => '0',
      SHIFTOUT1 => \NLW_input_[2].iserdes_dq_.iserdesdq_SHIFTOUT1_UNCONNECTED\,
      SHIFTOUT2 => \NLW_input_[2].iserdes_dq_.iserdesdq_SHIFTOUT2_UNCONNECTED\
    );
\input_[3].iserdes_dq_.idelay_dq.idelaye2\: unisim.vcomponents.IDELAYE2
    generic map(
      CINVCTRL_SEL => "FALSE",
      DELAY_SRC => "IDATAIN",
      HIGH_PERFORMANCE_MODE => "TRUE",
      IDELAY_TYPE => "VARIABLE",
      IDELAY_VALUE => 0,
      IS_C_INVERTED => '0',
      IS_DATAIN_INVERTED => '0',
      IS_IDATAIN_INVERTED => '0',
      PIPE_SEL => "FALSE",
      REFCLK_FREQUENCY => 200.000000,
      SIGNAL_PATTERN => "DATA"
    )
        port map (
      C => CLK,
      CE => \input_[7].iserdes_dq_.iserdesdq_0\,
      CINVCTRL => '0',
      CNTVALUEIN(4 downto 0) => B"00000",
      CNTVALUEOUT(4 downto 0) => \NLW_input_[3].iserdes_dq_.idelay_dq.idelaye2_CNTVALUEOUT_UNCONNECTED\(4 downto 0),
      DATAIN => '0',
      DATAOUT => data_in_dly_3,
      IDATAIN => mem_dq_in(3),
      INC => idelay_inc,
      LD => LD0,
      LDPIPEEN => '0',
      REGRST => idelay_ld_rst_reg_0
    );
\input_[3].iserdes_dq_.iserdesdq\: unisim.vcomponents.ISERDESE2
    generic map(
      DATA_RATE => "DDR",
      DATA_WIDTH => 4,
      DYN_CLKDIV_INV_EN => "FALSE",
      DYN_CLK_INV_EN => "FALSE",
      INIT_Q1 => '0',
      INIT_Q2 => '0',
      INIT_Q3 => '0',
      INIT_Q4 => '0',
      INTERFACE_TYPE => "MEMORY_DDR3",
      IOBDELAY => "IFD",
      IS_CLKB_INVERTED => '1',
      IS_CLKDIVP_INVERTED => '0',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_OCLKB_INVERTED => '0',
      IS_OCLK_INVERTED => '0',
      NUM_CE => 2,
      OFB_USED => "FALSE",
      SERDES_MODE => "MASTER",
      SRVAL_Q1 => '0',
      SRVAL_Q2 => '0',
      SRVAL_Q3 => '0',
      SRVAL_Q4 => '0'
    )
        port map (
      BITSLIP => '0',
      CE1 => '1',
      CE2 => '1',
      CLK => \dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]\,
      CLKB => CLKB0,
      CLKDIV => \NLW_input_[3].iserdes_dq_.iserdesdq_CLKDIV_UNCONNECTED\,
      CLKDIVP => iserdes_clkdiv,
      D => mem_dq_in(3),
      DDLY => data_in_dly_3,
      DYNCLKDIVSEL => '0',
      DYNCLKSEL => '0',
      O => \NLW_input_[3].iserdes_dq_.iserdesdq_O_UNCONNECTED\,
      OCLK => oserdes_clk,
      OCLKB => \NLW_input_[3].iserdes_dq_.iserdesdq_OCLKB_UNCONNECTED\,
      OFB => \NLW_input_[3].iserdes_dq_.iserdesdq_OFB_UNCONNECTED\,
      Q1 => D3(3),
      Q2 => D3(2),
      Q3 => D3(1),
      Q4 => D3(0),
      Q5 => \NLW_input_[3].iserdes_dq_.iserdesdq_Q5_UNCONNECTED\,
      Q6 => \NLW_input_[3].iserdes_dq_.iserdesdq_Q6_UNCONNECTED\,
      Q7 => \NLW_input_[3].iserdes_dq_.iserdesdq_Q7_UNCONNECTED\,
      Q8 => \NLW_input_[3].iserdes_dq_.iserdesdq_Q8_UNCONNECTED\,
      RST => '0',
      SHIFTIN1 => '0',
      SHIFTIN2 => '0',
      SHIFTOUT1 => \NLW_input_[3].iserdes_dq_.iserdesdq_SHIFTOUT1_UNCONNECTED\,
      SHIFTOUT2 => \NLW_input_[3].iserdes_dq_.iserdesdq_SHIFTOUT2_UNCONNECTED\
    );
\input_[4].iserdes_dq_.idelay_dq.idelaye2\: unisim.vcomponents.IDELAYE2
    generic map(
      CINVCTRL_SEL => "FALSE",
      DELAY_SRC => "IDATAIN",
      HIGH_PERFORMANCE_MODE => "TRUE",
      IDELAY_TYPE => "VARIABLE",
      IDELAY_VALUE => 0,
      IS_C_INVERTED => '0',
      IS_DATAIN_INVERTED => '0',
      IS_IDATAIN_INVERTED => '0',
      PIPE_SEL => "FALSE",
      REFCLK_FREQUENCY => 200.000000,
      SIGNAL_PATTERN => "DATA"
    )
        port map (
      C => CLK,
      CE => \input_[7].iserdes_dq_.iserdesdq_0\,
      CINVCTRL => '0',
      CNTVALUEIN(4 downto 0) => B"00000",
      CNTVALUEOUT(4 downto 0) => \NLW_input_[4].iserdes_dq_.idelay_dq.idelaye2_CNTVALUEOUT_UNCONNECTED\(4 downto 0),
      DATAIN => '0',
      DATAOUT => data_in_dly_4,
      IDATAIN => mem_dq_in(4),
      INC => idelay_inc,
      LD => LD0,
      LDPIPEEN => '0',
      REGRST => idelay_ld_rst_reg_0
    );
\input_[4].iserdes_dq_.iserdesdq\: unisim.vcomponents.ISERDESE2
    generic map(
      DATA_RATE => "DDR",
      DATA_WIDTH => 4,
      DYN_CLKDIV_INV_EN => "FALSE",
      DYN_CLK_INV_EN => "FALSE",
      INIT_Q1 => '0',
      INIT_Q2 => '0',
      INIT_Q3 => '0',
      INIT_Q4 => '0',
      INTERFACE_TYPE => "MEMORY_DDR3",
      IOBDELAY => "IFD",
      IS_CLKB_INVERTED => '1',
      IS_CLKDIVP_INVERTED => '0',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_OCLKB_INVERTED => '0',
      IS_OCLK_INVERTED => '0',
      NUM_CE => 2,
      OFB_USED => "FALSE",
      SERDES_MODE => "MASTER",
      SRVAL_Q1 => '0',
      SRVAL_Q2 => '0',
      SRVAL_Q3 => '0',
      SRVAL_Q4 => '0'
    )
        port map (
      BITSLIP => '0',
      CE1 => '1',
      CE2 => '1',
      CLK => \dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]\,
      CLKB => CLKB0,
      CLKDIV => \NLW_input_[4].iserdes_dq_.iserdesdq_CLKDIV_UNCONNECTED\,
      CLKDIVP => iserdes_clkdiv,
      D => mem_dq_in(4),
      DDLY => data_in_dly_4,
      DYNCLKDIVSEL => '0',
      DYNCLKSEL => '0',
      O => \NLW_input_[4].iserdes_dq_.iserdesdq_O_UNCONNECTED\,
      OCLK => oserdes_clk,
      OCLKB => \NLW_input_[4].iserdes_dq_.iserdesdq_OCLKB_UNCONNECTED\,
      OFB => \NLW_input_[4].iserdes_dq_.iserdesdq_OFB_UNCONNECTED\,
      Q1 => D4(3),
      Q2 => D4(2),
      Q3 => D4(1),
      Q4 => D4(0),
      Q5 => \NLW_input_[4].iserdes_dq_.iserdesdq_Q5_UNCONNECTED\,
      Q6 => \NLW_input_[4].iserdes_dq_.iserdesdq_Q6_UNCONNECTED\,
      Q7 => \NLW_input_[4].iserdes_dq_.iserdesdq_Q7_UNCONNECTED\,
      Q8 => \NLW_input_[4].iserdes_dq_.iserdesdq_Q8_UNCONNECTED\,
      RST => '0',
      SHIFTIN1 => '0',
      SHIFTIN2 => '0',
      SHIFTOUT1 => \NLW_input_[4].iserdes_dq_.iserdesdq_SHIFTOUT1_UNCONNECTED\,
      SHIFTOUT2 => \NLW_input_[4].iserdes_dq_.iserdesdq_SHIFTOUT2_UNCONNECTED\
    );
\input_[5].iserdes_dq_.idelay_dq.idelaye2\: unisim.vcomponents.IDELAYE2
    generic map(
      CINVCTRL_SEL => "FALSE",
      DELAY_SRC => "IDATAIN",
      HIGH_PERFORMANCE_MODE => "TRUE",
      IDELAY_TYPE => "VARIABLE",
      IDELAY_VALUE => 0,
      IS_C_INVERTED => '0',
      IS_DATAIN_INVERTED => '0',
      IS_IDATAIN_INVERTED => '0',
      PIPE_SEL => "FALSE",
      REFCLK_FREQUENCY => 200.000000,
      SIGNAL_PATTERN => "DATA"
    )
        port map (
      C => CLK,
      CE => \input_[7].iserdes_dq_.iserdesdq_0\,
      CINVCTRL => '0',
      CNTVALUEIN(4 downto 0) => B"00000",
      CNTVALUEOUT(4 downto 0) => \NLW_input_[5].iserdes_dq_.idelay_dq.idelaye2_CNTVALUEOUT_UNCONNECTED\(4 downto 0),
      DATAIN => '0',
      DATAOUT => data_in_dly_5,
      IDATAIN => mem_dq_in(5),
      INC => idelay_inc,
      LD => LD0,
      LDPIPEEN => '0',
      REGRST => idelay_ld_rst_reg_0
    );
\input_[5].iserdes_dq_.iserdesdq\: unisim.vcomponents.ISERDESE2
    generic map(
      DATA_RATE => "DDR",
      DATA_WIDTH => 4,
      DYN_CLKDIV_INV_EN => "FALSE",
      DYN_CLK_INV_EN => "FALSE",
      INIT_Q1 => '0',
      INIT_Q2 => '0',
      INIT_Q3 => '0',
      INIT_Q4 => '0',
      INTERFACE_TYPE => "MEMORY_DDR3",
      IOBDELAY => "IFD",
      IS_CLKB_INVERTED => '1',
      IS_CLKDIVP_INVERTED => '0',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_OCLKB_INVERTED => '0',
      IS_OCLK_INVERTED => '0',
      NUM_CE => 2,
      OFB_USED => "FALSE",
      SERDES_MODE => "MASTER",
      SRVAL_Q1 => '0',
      SRVAL_Q2 => '0',
      SRVAL_Q3 => '0',
      SRVAL_Q4 => '0'
    )
        port map (
      BITSLIP => '0',
      CE1 => '1',
      CE2 => '1',
      CLK => \dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]\,
      CLKB => CLKB0,
      CLKDIV => \NLW_input_[5].iserdes_dq_.iserdesdq_CLKDIV_UNCONNECTED\,
      CLKDIVP => iserdes_clkdiv,
      D => mem_dq_in(5),
      DDLY => data_in_dly_5,
      DYNCLKDIVSEL => '0',
      DYNCLKSEL => '0',
      O => \NLW_input_[5].iserdes_dq_.iserdesdq_O_UNCONNECTED\,
      OCLK => oserdes_clk,
      OCLKB => \NLW_input_[5].iserdes_dq_.iserdesdq_OCLKB_UNCONNECTED\,
      OFB => \NLW_input_[5].iserdes_dq_.iserdesdq_OFB_UNCONNECTED\,
      Q1 => D5(3),
      Q2 => D5(2),
      Q3 => D5(1),
      Q4 => D5(0),
      Q5 => \NLW_input_[5].iserdes_dq_.iserdesdq_Q5_UNCONNECTED\,
      Q6 => \NLW_input_[5].iserdes_dq_.iserdesdq_Q6_UNCONNECTED\,
      Q7 => \NLW_input_[5].iserdes_dq_.iserdesdq_Q7_UNCONNECTED\,
      Q8 => \NLW_input_[5].iserdes_dq_.iserdesdq_Q8_UNCONNECTED\,
      RST => '0',
      SHIFTIN1 => '0',
      SHIFTIN2 => '0',
      SHIFTOUT1 => \NLW_input_[5].iserdes_dq_.iserdesdq_SHIFTOUT1_UNCONNECTED\,
      SHIFTOUT2 => \NLW_input_[5].iserdes_dq_.iserdesdq_SHIFTOUT2_UNCONNECTED\
    );
\input_[6].iserdes_dq_.idelay_dq.idelaye2\: unisim.vcomponents.IDELAYE2
    generic map(
      CINVCTRL_SEL => "FALSE",
      DELAY_SRC => "IDATAIN",
      HIGH_PERFORMANCE_MODE => "TRUE",
      IDELAY_TYPE => "VARIABLE",
      IDELAY_VALUE => 0,
      IS_C_INVERTED => '0',
      IS_DATAIN_INVERTED => '0',
      IS_IDATAIN_INVERTED => '0',
      PIPE_SEL => "FALSE",
      REFCLK_FREQUENCY => 200.000000,
      SIGNAL_PATTERN => "DATA"
    )
        port map (
      C => CLK,
      CE => \input_[7].iserdes_dq_.iserdesdq_0\,
      CINVCTRL => '0',
      CNTVALUEIN(4 downto 0) => B"00000",
      CNTVALUEOUT(4 downto 0) => \NLW_input_[6].iserdes_dq_.idelay_dq.idelaye2_CNTVALUEOUT_UNCONNECTED\(4 downto 0),
      DATAIN => '0',
      DATAOUT => data_in_dly_6,
      IDATAIN => mem_dq_in(6),
      INC => idelay_inc,
      LD => LD0,
      LDPIPEEN => '0',
      REGRST => idelay_ld_rst_reg_0
    );
\input_[6].iserdes_dq_.iserdesdq\: unisim.vcomponents.ISERDESE2
    generic map(
      DATA_RATE => "DDR",
      DATA_WIDTH => 4,
      DYN_CLKDIV_INV_EN => "FALSE",
      DYN_CLK_INV_EN => "FALSE",
      INIT_Q1 => '0',
      INIT_Q2 => '0',
      INIT_Q3 => '0',
      INIT_Q4 => '0',
      INTERFACE_TYPE => "MEMORY_DDR3",
      IOBDELAY => "IFD",
      IS_CLKB_INVERTED => '1',
      IS_CLKDIVP_INVERTED => '0',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_OCLKB_INVERTED => '0',
      IS_OCLK_INVERTED => '0',
      NUM_CE => 2,
      OFB_USED => "FALSE",
      SERDES_MODE => "MASTER",
      SRVAL_Q1 => '0',
      SRVAL_Q2 => '0',
      SRVAL_Q3 => '0',
      SRVAL_Q4 => '0'
    )
        port map (
      BITSLIP => '0',
      CE1 => '1',
      CE2 => '1',
      CLK => \dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]\,
      CLKB => CLKB0,
      CLKDIV => \NLW_input_[6].iserdes_dq_.iserdesdq_CLKDIV_UNCONNECTED\,
      CLKDIVP => iserdes_clkdiv,
      D => mem_dq_in(6),
      DDLY => data_in_dly_6,
      DYNCLKDIVSEL => '0',
      DYNCLKSEL => '0',
      O => \NLW_input_[6].iserdes_dq_.iserdesdq_O_UNCONNECTED\,
      OCLK => oserdes_clk,
      OCLKB => \NLW_input_[6].iserdes_dq_.iserdesdq_OCLKB_UNCONNECTED\,
      OFB => \NLW_input_[6].iserdes_dq_.iserdesdq_OFB_UNCONNECTED\,
      Q1 => D6(3),
      Q2 => D6(2),
      Q3 => D6(1),
      Q4 => D6(0),
      Q5 => \NLW_input_[6].iserdes_dq_.iserdesdq_Q5_UNCONNECTED\,
      Q6 => \NLW_input_[6].iserdes_dq_.iserdesdq_Q6_UNCONNECTED\,
      Q7 => \NLW_input_[6].iserdes_dq_.iserdesdq_Q7_UNCONNECTED\,
      Q8 => \NLW_input_[6].iserdes_dq_.iserdesdq_Q8_UNCONNECTED\,
      RST => '0',
      SHIFTIN1 => '0',
      SHIFTIN2 => '0',
      SHIFTOUT1 => \NLW_input_[6].iserdes_dq_.iserdesdq_SHIFTOUT1_UNCONNECTED\,
      SHIFTOUT2 => \NLW_input_[6].iserdes_dq_.iserdesdq_SHIFTOUT2_UNCONNECTED\
    );
\input_[7].iserdes_dq_.idelay_dq.idelaye2\: unisim.vcomponents.IDELAYE2
    generic map(
      CINVCTRL_SEL => "FALSE",
      DELAY_SRC => "IDATAIN",
      HIGH_PERFORMANCE_MODE => "TRUE",
      IDELAY_TYPE => "VARIABLE",
      IDELAY_VALUE => 0,
      IS_C_INVERTED => '0',
      IS_DATAIN_INVERTED => '0',
      IS_IDATAIN_INVERTED => '0',
      PIPE_SEL => "FALSE",
      REFCLK_FREQUENCY => 200.000000,
      SIGNAL_PATTERN => "DATA"
    )
        port map (
      C => CLK,
      CE => \input_[7].iserdes_dq_.iserdesdq_0\,
      CINVCTRL => '0',
      CNTVALUEIN(4 downto 0) => B"00000",
      CNTVALUEOUT(4 downto 0) => \NLW_input_[7].iserdes_dq_.idelay_dq.idelaye2_CNTVALUEOUT_UNCONNECTED\(4 downto 0),
      DATAIN => '0',
      DATAOUT => data_in_dly_7,
      IDATAIN => mem_dq_in(7),
      INC => idelay_inc,
      LD => LD0,
      LDPIPEEN => '0',
      REGRST => idelay_ld_rst_reg_0
    );
\input_[7].iserdes_dq_.iserdesdq\: unisim.vcomponents.ISERDESE2
    generic map(
      DATA_RATE => "DDR",
      DATA_WIDTH => 4,
      DYN_CLKDIV_INV_EN => "FALSE",
      DYN_CLK_INV_EN => "FALSE",
      INIT_Q1 => '0',
      INIT_Q2 => '0',
      INIT_Q3 => '0',
      INIT_Q4 => '0',
      INTERFACE_TYPE => "MEMORY_DDR3",
      IOBDELAY => "IFD",
      IS_CLKB_INVERTED => '1',
      IS_CLKDIVP_INVERTED => '0',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_OCLKB_INVERTED => '0',
      IS_OCLK_INVERTED => '0',
      NUM_CE => 2,
      OFB_USED => "FALSE",
      SERDES_MODE => "MASTER",
      SRVAL_Q1 => '0',
      SRVAL_Q2 => '0',
      SRVAL_Q3 => '0',
      SRVAL_Q4 => '0'
    )
        port map (
      BITSLIP => '0',
      CE1 => '1',
      CE2 => '1',
      CLK => \dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]\,
      CLKB => CLKB0,
      CLKDIV => \NLW_input_[7].iserdes_dq_.iserdesdq_CLKDIV_UNCONNECTED\,
      CLKDIVP => iserdes_clkdiv,
      D => mem_dq_in(7),
      DDLY => data_in_dly_7,
      DYNCLKDIVSEL => '0',
      DYNCLKSEL => '0',
      O => \NLW_input_[7].iserdes_dq_.iserdesdq_O_UNCONNECTED\,
      OCLK => oserdes_clk,
      OCLKB => \NLW_input_[7].iserdes_dq_.iserdesdq_OCLKB_UNCONNECTED\,
      OFB => \NLW_input_[7].iserdes_dq_.iserdesdq_OFB_UNCONNECTED\,
      Q1 => D7(3),
      Q2 => D7(2),
      Q3 => D7(1),
      Q4 => D7(0),
      Q5 => \NLW_input_[7].iserdes_dq_.iserdesdq_Q5_UNCONNECTED\,
      Q6 => \NLW_input_[7].iserdes_dq_.iserdesdq_Q6_UNCONNECTED\,
      Q7 => \NLW_input_[7].iserdes_dq_.iserdesdq_Q7_UNCONNECTED\,
      Q8 => \NLW_input_[7].iserdes_dq_.iserdesdq_Q8_UNCONNECTED\,
      RST => '0',
      SHIFTIN1 => '0',
      SHIFTIN2 => '0',
      SHIFTOUT1 => \NLW_input_[7].iserdes_dq_.iserdesdq_SHIFTOUT1_UNCONNECTED\,
      SHIFTOUT2 => \NLW_input_[7].iserdes_dq_.iserdesdq_SHIFTOUT2_UNCONNECTED\
    );
\output_[0].oserdes_dq_.ddr.oserdes_dq_i\: unisim.vcomponents.OSERDESE2
    generic map(
      DATA_RATE_OQ => "DDR",
      DATA_RATE_TQ => "DDR",
      DATA_WIDTH => 4,
      INIT_OQ => '1',
      INIT_TQ => '1',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_D1_INVERTED => '0',
      IS_D2_INVERTED => '0',
      IS_D3_INVERTED => '0',
      IS_D4_INVERTED => '0',
      IS_D5_INVERTED => '0',
      IS_D6_INVERTED => '0',
      IS_D7_INVERTED => '0',
      IS_D8_INVERTED => '0',
      IS_T1_INVERTED => '0',
      IS_T2_INVERTED => '0',
      IS_T3_INVERTED => '0',
      IS_T4_INVERTED => '0',
      SERDES_MODE => "MASTER",
      SRVAL_OQ => '1',
      SRVAL_TQ => '1',
      TBYTE_CTL => "TRUE",
      TBYTE_SRC => "FALSE",
      TRISTATE_WIDTH => 4
    )
        port map (
      CLK => oserdes_clk,
      CLKDIV => oserdes_clkdiv,
      D1 => of_dqbus(0),
      D2 => of_dqbus(1),
      D3 => of_dqbus(2),
      D4 => of_dqbus(3),
      D5 => '0',
      D6 => '0',
      D7 => '0',
      D8 => '0',
      OCE => '1',
      OFB => \NLW_output_[0].oserdes_dq_.ddr.oserdes_dq_i_OFB_UNCONNECTED\,
      OQ => mem_dq_out(0),
      RST => po_oserdes_rst,
      SHIFTIN1 => \NLW_output_[0].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN1_UNCONNECTED\,
      SHIFTIN2 => \NLW_output_[0].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN2_UNCONNECTED\,
      SHIFTOUT1 => \NLW_output_[0].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED\,
      SHIFTOUT2 => \NLW_output_[0].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED\,
      T1 => '0',
      T2 => '0',
      T3 => '0',
      T4 => '0',
      TBYTEIN => tbyte_out,
      TBYTEOUT => \NLW_output_[0].oserdes_dq_.ddr.oserdes_dq_i_TBYTEOUT_UNCONNECTED\,
      TCE => '1',
      TFB => \NLW_output_[0].oserdes_dq_.ddr.oserdes_dq_i_TFB_UNCONNECTED\,
      TQ => mem_dq_ts(0)
    );
\output_[1].oserdes_dq_.ddr.oserdes_dq_i\: unisim.vcomponents.OSERDESE2
    generic map(
      DATA_RATE_OQ => "DDR",
      DATA_RATE_TQ => "DDR",
      DATA_WIDTH => 4,
      INIT_OQ => '1',
      INIT_TQ => '1',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_D1_INVERTED => '0',
      IS_D2_INVERTED => '0',
      IS_D3_INVERTED => '0',
      IS_D4_INVERTED => '0',
      IS_D5_INVERTED => '0',
      IS_D6_INVERTED => '0',
      IS_D7_INVERTED => '0',
      IS_D8_INVERTED => '0',
      IS_T1_INVERTED => '0',
      IS_T2_INVERTED => '0',
      IS_T3_INVERTED => '0',
      IS_T4_INVERTED => '0',
      SERDES_MODE => "MASTER",
      SRVAL_OQ => '1',
      SRVAL_TQ => '1',
      TBYTE_CTL => "TRUE",
      TBYTE_SRC => "FALSE",
      TRISTATE_WIDTH => 4
    )
        port map (
      CLK => oserdes_clk,
      CLKDIV => oserdes_clkdiv,
      D1 => of_dqbus(4),
      D2 => of_dqbus(5),
      D3 => of_dqbus(6),
      D4 => of_dqbus(7),
      D5 => '0',
      D6 => '0',
      D7 => '0',
      D8 => '0',
      OCE => '1',
      OFB => \NLW_output_[1].oserdes_dq_.ddr.oserdes_dq_i_OFB_UNCONNECTED\,
      OQ => mem_dq_out(1),
      RST => po_oserdes_rst,
      SHIFTIN1 => \NLW_output_[1].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN1_UNCONNECTED\,
      SHIFTIN2 => \NLW_output_[1].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN2_UNCONNECTED\,
      SHIFTOUT1 => \NLW_output_[1].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED\,
      SHIFTOUT2 => \NLW_output_[1].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED\,
      T1 => '0',
      T2 => '0',
      T3 => '0',
      T4 => '0',
      TBYTEIN => tbyte_out,
      TBYTEOUT => \NLW_output_[1].oserdes_dq_.ddr.oserdes_dq_i_TBYTEOUT_UNCONNECTED\,
      TCE => '1',
      TFB => \NLW_output_[1].oserdes_dq_.ddr.oserdes_dq_i_TFB_UNCONNECTED\,
      TQ => mem_dq_ts(1)
    );
\output_[2].oserdes_dq_.ddr.oserdes_dq_i\: unisim.vcomponents.OSERDESE2
    generic map(
      DATA_RATE_OQ => "DDR",
      DATA_RATE_TQ => "DDR",
      DATA_WIDTH => 4,
      INIT_OQ => '1',
      INIT_TQ => '1',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_D1_INVERTED => '0',
      IS_D2_INVERTED => '0',
      IS_D3_INVERTED => '0',
      IS_D4_INVERTED => '0',
      IS_D5_INVERTED => '0',
      IS_D6_INVERTED => '0',
      IS_D7_INVERTED => '0',
      IS_D8_INVERTED => '0',
      IS_T1_INVERTED => '0',
      IS_T2_INVERTED => '0',
      IS_T3_INVERTED => '0',
      IS_T4_INVERTED => '0',
      SERDES_MODE => "MASTER",
      SRVAL_OQ => '1',
      SRVAL_TQ => '1',
      TBYTE_CTL => "TRUE",
      TBYTE_SRC => "FALSE",
      TRISTATE_WIDTH => 4
    )
        port map (
      CLK => oserdes_clk,
      CLKDIV => oserdes_clkdiv,
      D1 => of_dqbus(8),
      D2 => of_dqbus(9),
      D3 => of_dqbus(10),
      D4 => of_dqbus(11),
      D5 => '0',
      D6 => '0',
      D7 => '0',
      D8 => '0',
      OCE => '1',
      OFB => \NLW_output_[2].oserdes_dq_.ddr.oserdes_dq_i_OFB_UNCONNECTED\,
      OQ => mem_dq_out(2),
      RST => po_oserdes_rst,
      SHIFTIN1 => \NLW_output_[2].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN1_UNCONNECTED\,
      SHIFTIN2 => \NLW_output_[2].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN2_UNCONNECTED\,
      SHIFTOUT1 => \NLW_output_[2].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED\,
      SHIFTOUT2 => \NLW_output_[2].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED\,
      T1 => '0',
      T2 => '0',
      T3 => '0',
      T4 => '0',
      TBYTEIN => tbyte_out,
      TBYTEOUT => \NLW_output_[2].oserdes_dq_.ddr.oserdes_dq_i_TBYTEOUT_UNCONNECTED\,
      TCE => '1',
      TFB => \NLW_output_[2].oserdes_dq_.ddr.oserdes_dq_i_TFB_UNCONNECTED\,
      TQ => mem_dq_ts(2)
    );
\output_[3].oserdes_dq_.ddr.oserdes_dq_i\: unisim.vcomponents.OSERDESE2
    generic map(
      DATA_RATE_OQ => "DDR",
      DATA_RATE_TQ => "DDR",
      DATA_WIDTH => 4,
      INIT_OQ => '1',
      INIT_TQ => '1',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_D1_INVERTED => '0',
      IS_D2_INVERTED => '0',
      IS_D3_INVERTED => '0',
      IS_D4_INVERTED => '0',
      IS_D5_INVERTED => '0',
      IS_D6_INVERTED => '0',
      IS_D7_INVERTED => '0',
      IS_D8_INVERTED => '0',
      IS_T1_INVERTED => '0',
      IS_T2_INVERTED => '0',
      IS_T3_INVERTED => '0',
      IS_T4_INVERTED => '0',
      SERDES_MODE => "MASTER",
      SRVAL_OQ => '1',
      SRVAL_TQ => '1',
      TBYTE_CTL => "TRUE",
      TBYTE_SRC => "FALSE",
      TRISTATE_WIDTH => 4
    )
        port map (
      CLK => oserdes_clk,
      CLKDIV => oserdes_clkdiv,
      D1 => of_dqbus(12),
      D2 => of_dqbus(13),
      D3 => of_dqbus(14),
      D4 => of_dqbus(15),
      D5 => '0',
      D6 => '0',
      D7 => '0',
      D8 => '0',
      OCE => '1',
      OFB => \NLW_output_[3].oserdes_dq_.ddr.oserdes_dq_i_OFB_UNCONNECTED\,
      OQ => mem_dq_out(3),
      RST => po_oserdes_rst,
      SHIFTIN1 => \NLW_output_[3].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN1_UNCONNECTED\,
      SHIFTIN2 => \NLW_output_[3].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN2_UNCONNECTED\,
      SHIFTOUT1 => \NLW_output_[3].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED\,
      SHIFTOUT2 => \NLW_output_[3].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED\,
      T1 => '0',
      T2 => '0',
      T3 => '0',
      T4 => '0',
      TBYTEIN => tbyte_out,
      TBYTEOUT => \NLW_output_[3].oserdes_dq_.ddr.oserdes_dq_i_TBYTEOUT_UNCONNECTED\,
      TCE => '1',
      TFB => \NLW_output_[3].oserdes_dq_.ddr.oserdes_dq_i_TFB_UNCONNECTED\,
      TQ => mem_dq_ts(3)
    );
\output_[4].oserdes_dq_.ddr.oserdes_dq_i\: unisim.vcomponents.OSERDESE2
    generic map(
      DATA_RATE_OQ => "DDR",
      DATA_RATE_TQ => "DDR",
      DATA_WIDTH => 4,
      INIT_OQ => '1',
      INIT_TQ => '1',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_D1_INVERTED => '0',
      IS_D2_INVERTED => '0',
      IS_D3_INVERTED => '0',
      IS_D4_INVERTED => '0',
      IS_D5_INVERTED => '0',
      IS_D6_INVERTED => '0',
      IS_D7_INVERTED => '0',
      IS_D8_INVERTED => '0',
      IS_T1_INVERTED => '0',
      IS_T2_INVERTED => '0',
      IS_T3_INVERTED => '0',
      IS_T4_INVERTED => '0',
      SERDES_MODE => "MASTER",
      SRVAL_OQ => '1',
      SRVAL_TQ => '1',
      TBYTE_CTL => "TRUE",
      TBYTE_SRC => "FALSE",
      TRISTATE_WIDTH => 4
    )
        port map (
      CLK => oserdes_clk,
      CLKDIV => oserdes_clkdiv,
      D1 => of_dqbus(16),
      D2 => of_dqbus(17),
      D3 => of_dqbus(18),
      D4 => of_dqbus(19),
      D5 => '0',
      D6 => '0',
      D7 => '0',
      D8 => '0',
      OCE => '1',
      OFB => \NLW_output_[4].oserdes_dq_.ddr.oserdes_dq_i_OFB_UNCONNECTED\,
      OQ => mem_dq_out(4),
      RST => po_oserdes_rst,
      SHIFTIN1 => \NLW_output_[4].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN1_UNCONNECTED\,
      SHIFTIN2 => \NLW_output_[4].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN2_UNCONNECTED\,
      SHIFTOUT1 => \NLW_output_[4].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED\,
      SHIFTOUT2 => \NLW_output_[4].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED\,
      T1 => '0',
      T2 => '0',
      T3 => '0',
      T4 => '0',
      TBYTEIN => tbyte_out,
      TBYTEOUT => \NLW_output_[4].oserdes_dq_.ddr.oserdes_dq_i_TBYTEOUT_UNCONNECTED\,
      TCE => '1',
      TFB => \NLW_output_[4].oserdes_dq_.ddr.oserdes_dq_i_TFB_UNCONNECTED\,
      TQ => mem_dq_ts(4)
    );
\output_[5].oserdes_dq_.ddr.oserdes_dq_i\: unisim.vcomponents.OSERDESE2
    generic map(
      DATA_RATE_OQ => "DDR",
      DATA_RATE_TQ => "DDR",
      DATA_WIDTH => 4,
      INIT_OQ => '1',
      INIT_TQ => '1',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_D1_INVERTED => '0',
      IS_D2_INVERTED => '0',
      IS_D3_INVERTED => '0',
      IS_D4_INVERTED => '0',
      IS_D5_INVERTED => '0',
      IS_D6_INVERTED => '0',
      IS_D7_INVERTED => '0',
      IS_D8_INVERTED => '0',
      IS_T1_INVERTED => '0',
      IS_T2_INVERTED => '0',
      IS_T3_INVERTED => '0',
      IS_T4_INVERTED => '0',
      SERDES_MODE => "MASTER",
      SRVAL_OQ => '1',
      SRVAL_TQ => '1',
      TBYTE_CTL => "TRUE",
      TBYTE_SRC => "FALSE",
      TRISTATE_WIDTH => 4
    )
        port map (
      CLK => oserdes_clk,
      CLKDIV => oserdes_clkdiv,
      D1 => of_dqbus(20),
      D2 => of_dqbus(21),
      D3 => of_dqbus(22),
      D4 => of_dqbus(23),
      D5 => '0',
      D6 => '0',
      D7 => '0',
      D8 => '0',
      OCE => '1',
      OFB => \NLW_output_[5].oserdes_dq_.ddr.oserdes_dq_i_OFB_UNCONNECTED\,
      OQ => mem_dq_out(5),
      RST => po_oserdes_rst,
      SHIFTIN1 => \NLW_output_[5].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN1_UNCONNECTED\,
      SHIFTIN2 => \NLW_output_[5].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN2_UNCONNECTED\,
      SHIFTOUT1 => \NLW_output_[5].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED\,
      SHIFTOUT2 => \NLW_output_[5].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED\,
      T1 => '0',
      T2 => '0',
      T3 => '0',
      T4 => '0',
      TBYTEIN => tbyte_out,
      TBYTEOUT => \NLW_output_[5].oserdes_dq_.ddr.oserdes_dq_i_TBYTEOUT_UNCONNECTED\,
      TCE => '1',
      TFB => \NLW_output_[5].oserdes_dq_.ddr.oserdes_dq_i_TFB_UNCONNECTED\,
      TQ => mem_dq_ts(5)
    );
\output_[6].oserdes_dq_.ddr.oserdes_dq_i\: unisim.vcomponents.OSERDESE2
    generic map(
      DATA_RATE_OQ => "DDR",
      DATA_RATE_TQ => "DDR",
      DATA_WIDTH => 4,
      INIT_OQ => '1',
      INIT_TQ => '1',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_D1_INVERTED => '0',
      IS_D2_INVERTED => '0',
      IS_D3_INVERTED => '0',
      IS_D4_INVERTED => '0',
      IS_D5_INVERTED => '0',
      IS_D6_INVERTED => '0',
      IS_D7_INVERTED => '0',
      IS_D8_INVERTED => '0',
      IS_T1_INVERTED => '0',
      IS_T2_INVERTED => '0',
      IS_T3_INVERTED => '0',
      IS_T4_INVERTED => '0',
      SERDES_MODE => "MASTER",
      SRVAL_OQ => '1',
      SRVAL_TQ => '1',
      TBYTE_CTL => "TRUE",
      TBYTE_SRC => "FALSE",
      TRISTATE_WIDTH => 4
    )
        port map (
      CLK => oserdes_clk,
      CLKDIV => oserdes_clkdiv,
      D1 => of_dqbus(24),
      D2 => of_dqbus(25),
      D3 => of_dqbus(26),
      D4 => of_dqbus(27),
      D5 => '0',
      D6 => '0',
      D7 => '0',
      D8 => '0',
      OCE => '1',
      OFB => \NLW_output_[6].oserdes_dq_.ddr.oserdes_dq_i_OFB_UNCONNECTED\,
      OQ => mem_dq_out(6),
      RST => po_oserdes_rst,
      SHIFTIN1 => \NLW_output_[6].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN1_UNCONNECTED\,
      SHIFTIN2 => \NLW_output_[6].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN2_UNCONNECTED\,
      SHIFTOUT1 => \NLW_output_[6].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED\,
      SHIFTOUT2 => \NLW_output_[6].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED\,
      T1 => '0',
      T2 => '0',
      T3 => '0',
      T4 => '0',
      TBYTEIN => tbyte_out,
      TBYTEOUT => \NLW_output_[6].oserdes_dq_.ddr.oserdes_dq_i_TBYTEOUT_UNCONNECTED\,
      TCE => '1',
      TFB => \NLW_output_[6].oserdes_dq_.ddr.oserdes_dq_i_TFB_UNCONNECTED\,
      TQ => mem_dq_ts(6)
    );
\output_[7].oserdes_dq_.ddr.oserdes_dq_i\: unisim.vcomponents.OSERDESE2
    generic map(
      DATA_RATE_OQ => "DDR",
      DATA_RATE_TQ => "DDR",
      DATA_WIDTH => 4,
      INIT_OQ => '1',
      INIT_TQ => '1',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_D1_INVERTED => '0',
      IS_D2_INVERTED => '0',
      IS_D3_INVERTED => '0',
      IS_D4_INVERTED => '0',
      IS_D5_INVERTED => '0',
      IS_D6_INVERTED => '0',
      IS_D7_INVERTED => '0',
      IS_D8_INVERTED => '0',
      IS_T1_INVERTED => '0',
      IS_T2_INVERTED => '0',
      IS_T3_INVERTED => '0',
      IS_T4_INVERTED => '0',
      SERDES_MODE => "MASTER",
      SRVAL_OQ => '1',
      SRVAL_TQ => '1',
      TBYTE_CTL => "TRUE",
      TBYTE_SRC => "FALSE",
      TRISTATE_WIDTH => 4
    )
        port map (
      CLK => oserdes_clk,
      CLKDIV => oserdes_clkdiv,
      D1 => of_dqbus(28),
      D2 => of_dqbus(29),
      D3 => of_dqbus(30),
      D4 => of_dqbus(31),
      D5 => '0',
      D6 => '0',
      D7 => '0',
      D8 => '0',
      OCE => '1',
      OFB => \NLW_output_[7].oserdes_dq_.ddr.oserdes_dq_i_OFB_UNCONNECTED\,
      OQ => mem_dq_out(7),
      RST => po_oserdes_rst,
      SHIFTIN1 => \NLW_output_[7].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN1_UNCONNECTED\,
      SHIFTIN2 => \NLW_output_[7].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN2_UNCONNECTED\,
      SHIFTOUT1 => \NLW_output_[7].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED\,
      SHIFTOUT2 => \NLW_output_[7].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED\,
      T1 => '0',
      T2 => '0',
      T3 => '0',
      T4 => '0',
      TBYTEIN => tbyte_out,
      TBYTEOUT => \NLW_output_[7].oserdes_dq_.ddr.oserdes_dq_i_TBYTEOUT_UNCONNECTED\,
      TCE => '1',
      TFB => \NLW_output_[7].oserdes_dq_.ddr.oserdes_dq_i_TFB_UNCONNECTED\,
      TQ => mem_dq_ts(7)
    );
\output_[9].oserdes_dq_.ddr.oserdes_dq_i\: unisim.vcomponents.OSERDESE2
    generic map(
      DATA_RATE_OQ => "DDR",
      DATA_RATE_TQ => "DDR",
      DATA_WIDTH => 4,
      INIT_OQ => '1',
      INIT_TQ => '1',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_D1_INVERTED => '0',
      IS_D2_INVERTED => '0',
      IS_D3_INVERTED => '0',
      IS_D4_INVERTED => '0',
      IS_D5_INVERTED => '0',
      IS_D6_INVERTED => '0',
      IS_D7_INVERTED => '0',
      IS_D8_INVERTED => '0',
      IS_T1_INVERTED => '0',
      IS_T2_INVERTED => '0',
      IS_T3_INVERTED => '0',
      IS_T4_INVERTED => '0',
      SERDES_MODE => "MASTER",
      SRVAL_OQ => '1',
      SRVAL_TQ => '1',
      TBYTE_CTL => "TRUE",
      TBYTE_SRC => "FALSE",
      TRISTATE_WIDTH => 4
    )
        port map (
      CLK => oserdes_clk,
      CLKDIV => oserdes_clkdiv,
      D1 => of_dqbus(32),
      D2 => of_dqbus(33),
      D3 => of_dqbus(34),
      D4 => of_dqbus(35),
      D5 => '0',
      D6 => '0',
      D7 => '0',
      D8 => '0',
      OCE => '1',
      OFB => \NLW_output_[9].oserdes_dq_.ddr.oserdes_dq_i_OFB_UNCONNECTED\,
      OQ => mem_dq_out(8),
      RST => po_oserdes_rst,
      SHIFTIN1 => \NLW_output_[9].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN1_UNCONNECTED\,
      SHIFTIN2 => \NLW_output_[9].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN2_UNCONNECTED\,
      SHIFTOUT1 => \NLW_output_[9].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED\,
      SHIFTOUT2 => \NLW_output_[9].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED\,
      T1 => '0',
      T2 => '0',
      T3 => '0',
      T4 => '0',
      TBYTEIN => tbyte_out,
      TBYTEOUT => \NLW_output_[9].oserdes_dq_.ddr.oserdes_dq_i_TBYTEOUT_UNCONNECTED\,
      TCE => '1',
      TFB => \NLW_output_[9].oserdes_dq_.ddr.oserdes_dq_i_TFB_UNCONNECTED\,
      TQ => mem_dq_ts(8)
    );
rst_r3_reg_srl3: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => CLK,
      D => idelay_ld_rst_reg_0,
      Q => rst_r3_reg_srl3_n_0
    );
rst_r4_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rst_r3_reg_srl3_n_0,
      Q => rst_r4,
      R => '0'
    );
\slave_ts.oserdes_slave_ts\: unisim.vcomponents.OSERDESE2
    generic map(
      DATA_RATE_OQ => "DDR",
      DATA_RATE_TQ => "DDR",
      DATA_WIDTH => 4,
      INIT_OQ => '1',
      INIT_TQ => '1',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_D1_INVERTED => '0',
      IS_D2_INVERTED => '0',
      IS_D3_INVERTED => '0',
      IS_D4_INVERTED => '0',
      IS_D5_INVERTED => '0',
      IS_D6_INVERTED => '0',
      IS_D7_INVERTED => '0',
      IS_D8_INVERTED => '0',
      IS_T1_INVERTED => '0',
      IS_T2_INVERTED => '0',
      IS_T3_INVERTED => '0',
      IS_T4_INVERTED => '0',
      SERDES_MODE => "MASTER",
      SRVAL_OQ => '1',
      SRVAL_TQ => '1',
      TBYTE_CTL => "TRUE",
      TBYTE_SRC => "TRUE",
      TRISTATE_WIDTH => 4
    )
        port map (
      CLK => oserdes_clk,
      CLKDIV => oserdes_clkdiv,
      D1 => '0',
      D2 => '0',
      D3 => '0',
      D4 => '0',
      D5 => '0',
      D6 => '0',
      D7 => '0',
      D8 => '0',
      OCE => '1',
      OFB => \NLW_slave_ts.oserdes_slave_ts_OFB_UNCONNECTED\,
      OQ => \NLW_slave_ts.oserdes_slave_ts_OQ_UNCONNECTED\,
      RST => po_oserdes_rst,
      SHIFTIN1 => \NLW_slave_ts.oserdes_slave_ts_SHIFTIN1_UNCONNECTED\,
      SHIFTIN2 => \NLW_slave_ts.oserdes_slave_ts_SHIFTIN2_UNCONNECTED\,
      SHIFTOUT1 => \NLW_slave_ts.oserdes_slave_ts_SHIFTOUT1_UNCONNECTED\,
      SHIFTOUT2 => \NLW_slave_ts.oserdes_slave_ts_SHIFTOUT2_UNCONNECTED\,
      T1 => DTSBUS(0),
      T2 => DTSBUS(0),
      T3 => DTSBUS(1),
      T4 => DTSBUS(1),
      TBYTEIN => tbyte_out,
      TBYTEOUT => tbyte_out,
      TCE => '1',
      TFB => \NLW_slave_ts.oserdes_slave_ts_TFB_UNCONNECTED\,
      TQ => \NLW_slave_ts.oserdes_slave_ts_TQ_UNCONNECTED\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \mig_7series_nosysclock_mig_7series_v4_2_ddr_byte_group_io__parameterized0\ is
  port (
    mem_dq_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    oserdes_clk : in STD_LOGIC;
    oserdes_clkdiv : in STD_LOGIC;
    oserdes_dq : in STD_LOGIC_VECTOR ( 15 downto 0 );
    po_oserdes_rst : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \mig_7series_nosysclock_mig_7series_v4_2_ddr_byte_group_io__parameterized0\ : entity is "mig_7series_v4_2_ddr_byte_group_io";
end \mig_7series_nosysclock_mig_7series_v4_2_ddr_byte_group_io__parameterized0\;

architecture STRUCTURE of \mig_7series_nosysclock_mig_7series_v4_2_ddr_byte_group_io__parameterized0\ is
  signal \NLW_output_[10].oserdes_dq_.sdr.oserdes_dq_i_OFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[10].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[10].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[10].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[10].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[10].oserdes_dq_.sdr.oserdes_dq_i_TBYTEIN_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[10].oserdes_dq_.sdr.oserdes_dq_i_TBYTEOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[10].oserdes_dq_.sdr.oserdes_dq_i_TFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[10].oserdes_dq_.sdr.oserdes_dq_i_TQ_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[11].oserdes_dq_.sdr.oserdes_dq_i_OFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[11].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[11].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[11].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[11].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[11].oserdes_dq_.sdr.oserdes_dq_i_TBYTEIN_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[11].oserdes_dq_.sdr.oserdes_dq_i_TBYTEOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[11].oserdes_dq_.sdr.oserdes_dq_i_TFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[11].oserdes_dq_.sdr.oserdes_dq_i_TQ_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[4].oserdes_dq_.sdr.oserdes_dq_i_OFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[4].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[4].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[4].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[4].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[4].oserdes_dq_.sdr.oserdes_dq_i_TBYTEIN_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[4].oserdes_dq_.sdr.oserdes_dq_i_TBYTEOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[4].oserdes_dq_.sdr.oserdes_dq_i_TFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[4].oserdes_dq_.sdr.oserdes_dq_i_TQ_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[5].oserdes_dq_.sdr.oserdes_dq_i_OFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[5].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[5].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[5].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[5].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[5].oserdes_dq_.sdr.oserdes_dq_i_TBYTEIN_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[5].oserdes_dq_.sdr.oserdes_dq_i_TBYTEOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[5].oserdes_dq_.sdr.oserdes_dq_i_TFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[5].oserdes_dq_.sdr.oserdes_dq_i_TQ_UNCONNECTED\ : STD_LOGIC;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \output_[10].oserdes_dq_.sdr.oserdes_dq_i\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \output_[11].oserdes_dq_.sdr.oserdes_dq_i\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \output_[4].oserdes_dq_.sdr.oserdes_dq_i\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \output_[5].oserdes_dq_.sdr.oserdes_dq_i\ : label is "PRIMITIVE";
begin
\output_[10].oserdes_dq_.sdr.oserdes_dq_i\: unisim.vcomponents.OSERDESE2
    generic map(
      DATA_RATE_OQ => "DDR",
      DATA_RATE_TQ => "DDR",
      DATA_WIDTH => 4,
      INIT_OQ => '0',
      INIT_TQ => '1',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_D1_INVERTED => '0',
      IS_D2_INVERTED => '0',
      IS_D3_INVERTED => '0',
      IS_D4_INVERTED => '0',
      IS_D5_INVERTED => '0',
      IS_D6_INVERTED => '0',
      IS_D7_INVERTED => '0',
      IS_D8_INVERTED => '0',
      IS_T1_INVERTED => '0',
      IS_T2_INVERTED => '0',
      IS_T3_INVERTED => '0',
      IS_T4_INVERTED => '0',
      SERDES_MODE => "MASTER",
      SRVAL_OQ => '0',
      SRVAL_TQ => '1',
      TBYTE_CTL => "FALSE",
      TBYTE_SRC => "FALSE",
      TRISTATE_WIDTH => 4
    )
        port map (
      CLK => oserdes_clk,
      CLKDIV => oserdes_clkdiv,
      D1 => oserdes_dq(8),
      D2 => oserdes_dq(9),
      D3 => oserdes_dq(10),
      D4 => oserdes_dq(11),
      D5 => '0',
      D6 => '0',
      D7 => '0',
      D8 => '0',
      OCE => '1',
      OFB => \NLW_output_[10].oserdes_dq_.sdr.oserdes_dq_i_OFB_UNCONNECTED\,
      OQ => mem_dq_out(2),
      RST => po_oserdes_rst,
      SHIFTIN1 => \NLW_output_[10].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN1_UNCONNECTED\,
      SHIFTIN2 => \NLW_output_[10].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN2_UNCONNECTED\,
      SHIFTOUT1 => \NLW_output_[10].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED\,
      SHIFTOUT2 => \NLW_output_[10].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED\,
      T1 => '0',
      T2 => '0',
      T3 => '0',
      T4 => '0',
      TBYTEIN => \NLW_output_[10].oserdes_dq_.sdr.oserdes_dq_i_TBYTEIN_UNCONNECTED\,
      TBYTEOUT => \NLW_output_[10].oserdes_dq_.sdr.oserdes_dq_i_TBYTEOUT_UNCONNECTED\,
      TCE => '1',
      TFB => \NLW_output_[10].oserdes_dq_.sdr.oserdes_dq_i_TFB_UNCONNECTED\,
      TQ => \NLW_output_[10].oserdes_dq_.sdr.oserdes_dq_i_TQ_UNCONNECTED\
    );
\output_[11].oserdes_dq_.sdr.oserdes_dq_i\: unisim.vcomponents.OSERDESE2
    generic map(
      DATA_RATE_OQ => "DDR",
      DATA_RATE_TQ => "DDR",
      DATA_WIDTH => 4,
      INIT_OQ => '0',
      INIT_TQ => '1',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_D1_INVERTED => '0',
      IS_D2_INVERTED => '0',
      IS_D3_INVERTED => '0',
      IS_D4_INVERTED => '0',
      IS_D5_INVERTED => '0',
      IS_D6_INVERTED => '0',
      IS_D7_INVERTED => '0',
      IS_D8_INVERTED => '0',
      IS_T1_INVERTED => '0',
      IS_T2_INVERTED => '0',
      IS_T3_INVERTED => '0',
      IS_T4_INVERTED => '0',
      SERDES_MODE => "MASTER",
      SRVAL_OQ => '0',
      SRVAL_TQ => '1',
      TBYTE_CTL => "FALSE",
      TBYTE_SRC => "FALSE",
      TRISTATE_WIDTH => 4
    )
        port map (
      CLK => oserdes_clk,
      CLKDIV => oserdes_clkdiv,
      D1 => oserdes_dq(12),
      D2 => oserdes_dq(13),
      D3 => oserdes_dq(14),
      D4 => oserdes_dq(15),
      D5 => '0',
      D6 => '0',
      D7 => '0',
      D8 => '0',
      OCE => '1',
      OFB => \NLW_output_[11].oserdes_dq_.sdr.oserdes_dq_i_OFB_UNCONNECTED\,
      OQ => mem_dq_out(3),
      RST => po_oserdes_rst,
      SHIFTIN1 => \NLW_output_[11].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN1_UNCONNECTED\,
      SHIFTIN2 => \NLW_output_[11].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN2_UNCONNECTED\,
      SHIFTOUT1 => \NLW_output_[11].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED\,
      SHIFTOUT2 => \NLW_output_[11].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED\,
      T1 => '0',
      T2 => '0',
      T3 => '0',
      T4 => '0',
      TBYTEIN => \NLW_output_[11].oserdes_dq_.sdr.oserdes_dq_i_TBYTEIN_UNCONNECTED\,
      TBYTEOUT => \NLW_output_[11].oserdes_dq_.sdr.oserdes_dq_i_TBYTEOUT_UNCONNECTED\,
      TCE => '1',
      TFB => \NLW_output_[11].oserdes_dq_.sdr.oserdes_dq_i_TFB_UNCONNECTED\,
      TQ => \NLW_output_[11].oserdes_dq_.sdr.oserdes_dq_i_TQ_UNCONNECTED\
    );
\output_[4].oserdes_dq_.sdr.oserdes_dq_i\: unisim.vcomponents.OSERDESE2
    generic map(
      DATA_RATE_OQ => "DDR",
      DATA_RATE_TQ => "DDR",
      DATA_WIDTH => 4,
      INIT_OQ => '0',
      INIT_TQ => '1',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_D1_INVERTED => '0',
      IS_D2_INVERTED => '0',
      IS_D3_INVERTED => '0',
      IS_D4_INVERTED => '0',
      IS_D5_INVERTED => '0',
      IS_D6_INVERTED => '0',
      IS_D7_INVERTED => '0',
      IS_D8_INVERTED => '0',
      IS_T1_INVERTED => '0',
      IS_T2_INVERTED => '0',
      IS_T3_INVERTED => '0',
      IS_T4_INVERTED => '0',
      SERDES_MODE => "MASTER",
      SRVAL_OQ => '0',
      SRVAL_TQ => '1',
      TBYTE_CTL => "FALSE",
      TBYTE_SRC => "FALSE",
      TRISTATE_WIDTH => 4
    )
        port map (
      CLK => oserdes_clk,
      CLKDIV => oserdes_clkdiv,
      D1 => oserdes_dq(0),
      D2 => oserdes_dq(1),
      D3 => oserdes_dq(2),
      D4 => oserdes_dq(3),
      D5 => '0',
      D6 => '0',
      D7 => '0',
      D8 => '0',
      OCE => '1',
      OFB => \NLW_output_[4].oserdes_dq_.sdr.oserdes_dq_i_OFB_UNCONNECTED\,
      OQ => mem_dq_out(0),
      RST => po_oserdes_rst,
      SHIFTIN1 => \NLW_output_[4].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN1_UNCONNECTED\,
      SHIFTIN2 => \NLW_output_[4].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN2_UNCONNECTED\,
      SHIFTOUT1 => \NLW_output_[4].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED\,
      SHIFTOUT2 => \NLW_output_[4].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED\,
      T1 => '0',
      T2 => '0',
      T3 => '0',
      T4 => '0',
      TBYTEIN => \NLW_output_[4].oserdes_dq_.sdr.oserdes_dq_i_TBYTEIN_UNCONNECTED\,
      TBYTEOUT => \NLW_output_[4].oserdes_dq_.sdr.oserdes_dq_i_TBYTEOUT_UNCONNECTED\,
      TCE => '1',
      TFB => \NLW_output_[4].oserdes_dq_.sdr.oserdes_dq_i_TFB_UNCONNECTED\,
      TQ => \NLW_output_[4].oserdes_dq_.sdr.oserdes_dq_i_TQ_UNCONNECTED\
    );
\output_[5].oserdes_dq_.sdr.oserdes_dq_i\: unisim.vcomponents.OSERDESE2
    generic map(
      DATA_RATE_OQ => "DDR",
      DATA_RATE_TQ => "DDR",
      DATA_WIDTH => 4,
      INIT_OQ => '0',
      INIT_TQ => '1',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_D1_INVERTED => '0',
      IS_D2_INVERTED => '0',
      IS_D3_INVERTED => '0',
      IS_D4_INVERTED => '0',
      IS_D5_INVERTED => '0',
      IS_D6_INVERTED => '0',
      IS_D7_INVERTED => '0',
      IS_D8_INVERTED => '0',
      IS_T1_INVERTED => '0',
      IS_T2_INVERTED => '0',
      IS_T3_INVERTED => '0',
      IS_T4_INVERTED => '0',
      SERDES_MODE => "MASTER",
      SRVAL_OQ => '0',
      SRVAL_TQ => '1',
      TBYTE_CTL => "FALSE",
      TBYTE_SRC => "FALSE",
      TRISTATE_WIDTH => 4
    )
        port map (
      CLK => oserdes_clk,
      CLKDIV => oserdes_clkdiv,
      D1 => oserdes_dq(4),
      D2 => oserdes_dq(5),
      D3 => oserdes_dq(6),
      D4 => oserdes_dq(7),
      D5 => '0',
      D6 => '0',
      D7 => '0',
      D8 => '0',
      OCE => '1',
      OFB => \NLW_output_[5].oserdes_dq_.sdr.oserdes_dq_i_OFB_UNCONNECTED\,
      OQ => mem_dq_out(1),
      RST => po_oserdes_rst,
      SHIFTIN1 => \NLW_output_[5].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN1_UNCONNECTED\,
      SHIFTIN2 => \NLW_output_[5].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN2_UNCONNECTED\,
      SHIFTOUT1 => \NLW_output_[5].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED\,
      SHIFTOUT2 => \NLW_output_[5].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED\,
      T1 => '0',
      T2 => '0',
      T3 => '0',
      T4 => '0',
      TBYTEIN => \NLW_output_[5].oserdes_dq_.sdr.oserdes_dq_i_TBYTEIN_UNCONNECTED\,
      TBYTEOUT => \NLW_output_[5].oserdes_dq_.sdr.oserdes_dq_i_TBYTEOUT_UNCONNECTED\,
      TCE => '1',
      TFB => \NLW_output_[5].oserdes_dq_.sdr.oserdes_dq_i_TFB_UNCONNECTED\,
      TQ => \NLW_output_[5].oserdes_dq_.sdr.oserdes_dq_i_TQ_UNCONNECTED\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \mig_7series_nosysclock_mig_7series_v4_2_ddr_byte_group_io__parameterized1\ is
  port (
    mem_dq_out : out STD_LOGIC_VECTOR ( 11 downto 0 );
    oserdes_clk : in STD_LOGIC;
    oserdes_clkdiv : in STD_LOGIC;
    oserdes_dq : in STD_LOGIC_VECTOR ( 47 downto 0 );
    po_oserdes_rst : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \mig_7series_nosysclock_mig_7series_v4_2_ddr_byte_group_io__parameterized1\ : entity is "mig_7series_v4_2_ddr_byte_group_io";
end \mig_7series_nosysclock_mig_7series_v4_2_ddr_byte_group_io__parameterized1\;

architecture STRUCTURE of \mig_7series_nosysclock_mig_7series_v4_2_ddr_byte_group_io__parameterized1\ is
  signal \NLW_output_[0].oserdes_dq_.sdr.oserdes_dq_i_OFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[0].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[0].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[0].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[0].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[0].oserdes_dq_.sdr.oserdes_dq_i_TBYTEIN_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[0].oserdes_dq_.sdr.oserdes_dq_i_TBYTEOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[0].oserdes_dq_.sdr.oserdes_dq_i_TFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[0].oserdes_dq_.sdr.oserdes_dq_i_TQ_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[10].oserdes_dq_.sdr.oserdes_dq_i_OFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[10].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[10].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[10].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[10].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[10].oserdes_dq_.sdr.oserdes_dq_i_TBYTEIN_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[10].oserdes_dq_.sdr.oserdes_dq_i_TBYTEOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[10].oserdes_dq_.sdr.oserdes_dq_i_TFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[10].oserdes_dq_.sdr.oserdes_dq_i_TQ_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[11].oserdes_dq_.sdr.oserdes_dq_i_OFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[11].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[11].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[11].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[11].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[11].oserdes_dq_.sdr.oserdes_dq_i_TBYTEIN_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[11].oserdes_dq_.sdr.oserdes_dq_i_TBYTEOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[11].oserdes_dq_.sdr.oserdes_dq_i_TFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[11].oserdes_dq_.sdr.oserdes_dq_i_TQ_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[1].oserdes_dq_.sdr.oserdes_dq_i_OFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[1].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[1].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[1].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[1].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[1].oserdes_dq_.sdr.oserdes_dq_i_TBYTEIN_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[1].oserdes_dq_.sdr.oserdes_dq_i_TBYTEOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[1].oserdes_dq_.sdr.oserdes_dq_i_TFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[1].oserdes_dq_.sdr.oserdes_dq_i_TQ_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[2].oserdes_dq_.sdr.oserdes_dq_i_OFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[2].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[2].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[2].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[2].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[2].oserdes_dq_.sdr.oserdes_dq_i_TBYTEIN_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[2].oserdes_dq_.sdr.oserdes_dq_i_TBYTEOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[2].oserdes_dq_.sdr.oserdes_dq_i_TFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[2].oserdes_dq_.sdr.oserdes_dq_i_TQ_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[3].oserdes_dq_.sdr.oserdes_dq_i_OFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[3].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[3].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[3].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[3].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[3].oserdes_dq_.sdr.oserdes_dq_i_TBYTEIN_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[3].oserdes_dq_.sdr.oserdes_dq_i_TBYTEOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[3].oserdes_dq_.sdr.oserdes_dq_i_TFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[3].oserdes_dq_.sdr.oserdes_dq_i_TQ_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[4].oserdes_dq_.sdr.oserdes_dq_i_OFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[4].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[4].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[4].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[4].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[4].oserdes_dq_.sdr.oserdes_dq_i_TBYTEIN_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[4].oserdes_dq_.sdr.oserdes_dq_i_TBYTEOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[4].oserdes_dq_.sdr.oserdes_dq_i_TFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[4].oserdes_dq_.sdr.oserdes_dq_i_TQ_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[5].oserdes_dq_.sdr.oserdes_dq_i_OFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[5].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[5].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[5].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[5].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[5].oserdes_dq_.sdr.oserdes_dq_i_TBYTEIN_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[5].oserdes_dq_.sdr.oserdes_dq_i_TBYTEOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[5].oserdes_dq_.sdr.oserdes_dq_i_TFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[5].oserdes_dq_.sdr.oserdes_dq_i_TQ_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[6].oserdes_dq_.sdr.oserdes_dq_i_OFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[6].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[6].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[6].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[6].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[6].oserdes_dq_.sdr.oserdes_dq_i_TBYTEIN_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[6].oserdes_dq_.sdr.oserdes_dq_i_TBYTEOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[6].oserdes_dq_.sdr.oserdes_dq_i_TFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[6].oserdes_dq_.sdr.oserdes_dq_i_TQ_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[7].oserdes_dq_.sdr.oserdes_dq_i_OFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[7].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[7].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[7].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[7].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[7].oserdes_dq_.sdr.oserdes_dq_i_TBYTEIN_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[7].oserdes_dq_.sdr.oserdes_dq_i_TBYTEOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[7].oserdes_dq_.sdr.oserdes_dq_i_TFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[7].oserdes_dq_.sdr.oserdes_dq_i_TQ_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[8].oserdes_dq_.sdr.oserdes_dq_i_OFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[8].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[8].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[8].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[8].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[8].oserdes_dq_.sdr.oserdes_dq_i_TBYTEIN_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[8].oserdes_dq_.sdr.oserdes_dq_i_TBYTEOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[8].oserdes_dq_.sdr.oserdes_dq_i_TFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[8].oserdes_dq_.sdr.oserdes_dq_i_TQ_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[9].oserdes_dq_.sdr.oserdes_dq_i_OFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[9].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[9].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[9].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[9].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[9].oserdes_dq_.sdr.oserdes_dq_i_TBYTEIN_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[9].oserdes_dq_.sdr.oserdes_dq_i_TBYTEOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[9].oserdes_dq_.sdr.oserdes_dq_i_TFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[9].oserdes_dq_.sdr.oserdes_dq_i_TQ_UNCONNECTED\ : STD_LOGIC;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \output_[0].oserdes_dq_.sdr.oserdes_dq_i\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \output_[10].oserdes_dq_.sdr.oserdes_dq_i\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \output_[11].oserdes_dq_.sdr.oserdes_dq_i\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \output_[1].oserdes_dq_.sdr.oserdes_dq_i\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \output_[2].oserdes_dq_.sdr.oserdes_dq_i\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \output_[3].oserdes_dq_.sdr.oserdes_dq_i\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \output_[4].oserdes_dq_.sdr.oserdes_dq_i\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \output_[5].oserdes_dq_.sdr.oserdes_dq_i\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \output_[6].oserdes_dq_.sdr.oserdes_dq_i\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \output_[7].oserdes_dq_.sdr.oserdes_dq_i\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \output_[8].oserdes_dq_.sdr.oserdes_dq_i\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \output_[9].oserdes_dq_.sdr.oserdes_dq_i\ : label is "PRIMITIVE";
begin
\output_[0].oserdes_dq_.sdr.oserdes_dq_i\: unisim.vcomponents.OSERDESE2
    generic map(
      DATA_RATE_OQ => "DDR",
      DATA_RATE_TQ => "DDR",
      DATA_WIDTH => 4,
      INIT_OQ => '0',
      INIT_TQ => '1',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_D1_INVERTED => '0',
      IS_D2_INVERTED => '0',
      IS_D3_INVERTED => '0',
      IS_D4_INVERTED => '0',
      IS_D5_INVERTED => '0',
      IS_D6_INVERTED => '0',
      IS_D7_INVERTED => '0',
      IS_D8_INVERTED => '0',
      IS_T1_INVERTED => '0',
      IS_T2_INVERTED => '0',
      IS_T3_INVERTED => '0',
      IS_T4_INVERTED => '0',
      SERDES_MODE => "MASTER",
      SRVAL_OQ => '0',
      SRVAL_TQ => '1',
      TBYTE_CTL => "FALSE",
      TBYTE_SRC => "FALSE",
      TRISTATE_WIDTH => 4
    )
        port map (
      CLK => oserdes_clk,
      CLKDIV => oserdes_clkdiv,
      D1 => oserdes_dq(0),
      D2 => oserdes_dq(1),
      D3 => oserdes_dq(2),
      D4 => oserdes_dq(3),
      D5 => '0',
      D6 => '0',
      D7 => '0',
      D8 => '0',
      OCE => '1',
      OFB => \NLW_output_[0].oserdes_dq_.sdr.oserdes_dq_i_OFB_UNCONNECTED\,
      OQ => mem_dq_out(0),
      RST => po_oserdes_rst,
      SHIFTIN1 => \NLW_output_[0].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN1_UNCONNECTED\,
      SHIFTIN2 => \NLW_output_[0].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN2_UNCONNECTED\,
      SHIFTOUT1 => \NLW_output_[0].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED\,
      SHIFTOUT2 => \NLW_output_[0].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED\,
      T1 => '0',
      T2 => '0',
      T3 => '0',
      T4 => '0',
      TBYTEIN => \NLW_output_[0].oserdes_dq_.sdr.oserdes_dq_i_TBYTEIN_UNCONNECTED\,
      TBYTEOUT => \NLW_output_[0].oserdes_dq_.sdr.oserdes_dq_i_TBYTEOUT_UNCONNECTED\,
      TCE => '1',
      TFB => \NLW_output_[0].oserdes_dq_.sdr.oserdes_dq_i_TFB_UNCONNECTED\,
      TQ => \NLW_output_[0].oserdes_dq_.sdr.oserdes_dq_i_TQ_UNCONNECTED\
    );
\output_[10].oserdes_dq_.sdr.oserdes_dq_i\: unisim.vcomponents.OSERDESE2
    generic map(
      DATA_RATE_OQ => "DDR",
      DATA_RATE_TQ => "DDR",
      DATA_WIDTH => 4,
      INIT_OQ => '0',
      INIT_TQ => '1',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_D1_INVERTED => '0',
      IS_D2_INVERTED => '0',
      IS_D3_INVERTED => '0',
      IS_D4_INVERTED => '0',
      IS_D5_INVERTED => '0',
      IS_D6_INVERTED => '0',
      IS_D7_INVERTED => '0',
      IS_D8_INVERTED => '0',
      IS_T1_INVERTED => '0',
      IS_T2_INVERTED => '0',
      IS_T3_INVERTED => '0',
      IS_T4_INVERTED => '0',
      SERDES_MODE => "MASTER",
      SRVAL_OQ => '0',
      SRVAL_TQ => '1',
      TBYTE_CTL => "FALSE",
      TBYTE_SRC => "FALSE",
      TRISTATE_WIDTH => 4
    )
        port map (
      CLK => oserdes_clk,
      CLKDIV => oserdes_clkdiv,
      D1 => oserdes_dq(40),
      D2 => oserdes_dq(41),
      D3 => oserdes_dq(42),
      D4 => oserdes_dq(43),
      D5 => '0',
      D6 => '0',
      D7 => '0',
      D8 => '0',
      OCE => '1',
      OFB => \NLW_output_[10].oserdes_dq_.sdr.oserdes_dq_i_OFB_UNCONNECTED\,
      OQ => mem_dq_out(10),
      RST => po_oserdes_rst,
      SHIFTIN1 => \NLW_output_[10].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN1_UNCONNECTED\,
      SHIFTIN2 => \NLW_output_[10].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN2_UNCONNECTED\,
      SHIFTOUT1 => \NLW_output_[10].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED\,
      SHIFTOUT2 => \NLW_output_[10].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED\,
      T1 => '0',
      T2 => '0',
      T3 => '0',
      T4 => '0',
      TBYTEIN => \NLW_output_[10].oserdes_dq_.sdr.oserdes_dq_i_TBYTEIN_UNCONNECTED\,
      TBYTEOUT => \NLW_output_[10].oserdes_dq_.sdr.oserdes_dq_i_TBYTEOUT_UNCONNECTED\,
      TCE => '1',
      TFB => \NLW_output_[10].oserdes_dq_.sdr.oserdes_dq_i_TFB_UNCONNECTED\,
      TQ => \NLW_output_[10].oserdes_dq_.sdr.oserdes_dq_i_TQ_UNCONNECTED\
    );
\output_[11].oserdes_dq_.sdr.oserdes_dq_i\: unisim.vcomponents.OSERDESE2
    generic map(
      DATA_RATE_OQ => "DDR",
      DATA_RATE_TQ => "DDR",
      DATA_WIDTH => 4,
      INIT_OQ => '0',
      INIT_TQ => '1',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_D1_INVERTED => '0',
      IS_D2_INVERTED => '0',
      IS_D3_INVERTED => '0',
      IS_D4_INVERTED => '0',
      IS_D5_INVERTED => '0',
      IS_D6_INVERTED => '0',
      IS_D7_INVERTED => '0',
      IS_D8_INVERTED => '0',
      IS_T1_INVERTED => '0',
      IS_T2_INVERTED => '0',
      IS_T3_INVERTED => '0',
      IS_T4_INVERTED => '0',
      SERDES_MODE => "MASTER",
      SRVAL_OQ => '0',
      SRVAL_TQ => '1',
      TBYTE_CTL => "FALSE",
      TBYTE_SRC => "FALSE",
      TRISTATE_WIDTH => 4
    )
        port map (
      CLK => oserdes_clk,
      CLKDIV => oserdes_clkdiv,
      D1 => oserdes_dq(44),
      D2 => oserdes_dq(45),
      D3 => oserdes_dq(46),
      D4 => oserdes_dq(47),
      D5 => '0',
      D6 => '0',
      D7 => '0',
      D8 => '0',
      OCE => '1',
      OFB => \NLW_output_[11].oserdes_dq_.sdr.oserdes_dq_i_OFB_UNCONNECTED\,
      OQ => mem_dq_out(11),
      RST => po_oserdes_rst,
      SHIFTIN1 => \NLW_output_[11].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN1_UNCONNECTED\,
      SHIFTIN2 => \NLW_output_[11].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN2_UNCONNECTED\,
      SHIFTOUT1 => \NLW_output_[11].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED\,
      SHIFTOUT2 => \NLW_output_[11].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED\,
      T1 => '0',
      T2 => '0',
      T3 => '0',
      T4 => '0',
      TBYTEIN => \NLW_output_[11].oserdes_dq_.sdr.oserdes_dq_i_TBYTEIN_UNCONNECTED\,
      TBYTEOUT => \NLW_output_[11].oserdes_dq_.sdr.oserdes_dq_i_TBYTEOUT_UNCONNECTED\,
      TCE => '1',
      TFB => \NLW_output_[11].oserdes_dq_.sdr.oserdes_dq_i_TFB_UNCONNECTED\,
      TQ => \NLW_output_[11].oserdes_dq_.sdr.oserdes_dq_i_TQ_UNCONNECTED\
    );
\output_[1].oserdes_dq_.sdr.oserdes_dq_i\: unisim.vcomponents.OSERDESE2
    generic map(
      DATA_RATE_OQ => "DDR",
      DATA_RATE_TQ => "DDR",
      DATA_WIDTH => 4,
      INIT_OQ => '0',
      INIT_TQ => '1',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_D1_INVERTED => '0',
      IS_D2_INVERTED => '0',
      IS_D3_INVERTED => '0',
      IS_D4_INVERTED => '0',
      IS_D5_INVERTED => '0',
      IS_D6_INVERTED => '0',
      IS_D7_INVERTED => '0',
      IS_D8_INVERTED => '0',
      IS_T1_INVERTED => '0',
      IS_T2_INVERTED => '0',
      IS_T3_INVERTED => '0',
      IS_T4_INVERTED => '0',
      SERDES_MODE => "MASTER",
      SRVAL_OQ => '0',
      SRVAL_TQ => '1',
      TBYTE_CTL => "FALSE",
      TBYTE_SRC => "FALSE",
      TRISTATE_WIDTH => 4
    )
        port map (
      CLK => oserdes_clk,
      CLKDIV => oserdes_clkdiv,
      D1 => oserdes_dq(4),
      D2 => oserdes_dq(5),
      D3 => oserdes_dq(6),
      D4 => oserdes_dq(7),
      D5 => '0',
      D6 => '0',
      D7 => '0',
      D8 => '0',
      OCE => '1',
      OFB => \NLW_output_[1].oserdes_dq_.sdr.oserdes_dq_i_OFB_UNCONNECTED\,
      OQ => mem_dq_out(1),
      RST => po_oserdes_rst,
      SHIFTIN1 => \NLW_output_[1].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN1_UNCONNECTED\,
      SHIFTIN2 => \NLW_output_[1].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN2_UNCONNECTED\,
      SHIFTOUT1 => \NLW_output_[1].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED\,
      SHIFTOUT2 => \NLW_output_[1].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED\,
      T1 => '0',
      T2 => '0',
      T3 => '0',
      T4 => '0',
      TBYTEIN => \NLW_output_[1].oserdes_dq_.sdr.oserdes_dq_i_TBYTEIN_UNCONNECTED\,
      TBYTEOUT => \NLW_output_[1].oserdes_dq_.sdr.oserdes_dq_i_TBYTEOUT_UNCONNECTED\,
      TCE => '1',
      TFB => \NLW_output_[1].oserdes_dq_.sdr.oserdes_dq_i_TFB_UNCONNECTED\,
      TQ => \NLW_output_[1].oserdes_dq_.sdr.oserdes_dq_i_TQ_UNCONNECTED\
    );
\output_[2].oserdes_dq_.sdr.oserdes_dq_i\: unisim.vcomponents.OSERDESE2
    generic map(
      DATA_RATE_OQ => "DDR",
      DATA_RATE_TQ => "DDR",
      DATA_WIDTH => 4,
      INIT_OQ => '0',
      INIT_TQ => '1',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_D1_INVERTED => '0',
      IS_D2_INVERTED => '0',
      IS_D3_INVERTED => '0',
      IS_D4_INVERTED => '0',
      IS_D5_INVERTED => '0',
      IS_D6_INVERTED => '0',
      IS_D7_INVERTED => '0',
      IS_D8_INVERTED => '0',
      IS_T1_INVERTED => '0',
      IS_T2_INVERTED => '0',
      IS_T3_INVERTED => '0',
      IS_T4_INVERTED => '0',
      SERDES_MODE => "MASTER",
      SRVAL_OQ => '0',
      SRVAL_TQ => '1',
      TBYTE_CTL => "FALSE",
      TBYTE_SRC => "FALSE",
      TRISTATE_WIDTH => 4
    )
        port map (
      CLK => oserdes_clk,
      CLKDIV => oserdes_clkdiv,
      D1 => oserdes_dq(8),
      D2 => oserdes_dq(9),
      D3 => oserdes_dq(10),
      D4 => oserdes_dq(11),
      D5 => '0',
      D6 => '0',
      D7 => '0',
      D8 => '0',
      OCE => '1',
      OFB => \NLW_output_[2].oserdes_dq_.sdr.oserdes_dq_i_OFB_UNCONNECTED\,
      OQ => mem_dq_out(2),
      RST => po_oserdes_rst,
      SHIFTIN1 => \NLW_output_[2].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN1_UNCONNECTED\,
      SHIFTIN2 => \NLW_output_[2].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN2_UNCONNECTED\,
      SHIFTOUT1 => \NLW_output_[2].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED\,
      SHIFTOUT2 => \NLW_output_[2].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED\,
      T1 => '0',
      T2 => '0',
      T3 => '0',
      T4 => '0',
      TBYTEIN => \NLW_output_[2].oserdes_dq_.sdr.oserdes_dq_i_TBYTEIN_UNCONNECTED\,
      TBYTEOUT => \NLW_output_[2].oserdes_dq_.sdr.oserdes_dq_i_TBYTEOUT_UNCONNECTED\,
      TCE => '1',
      TFB => \NLW_output_[2].oserdes_dq_.sdr.oserdes_dq_i_TFB_UNCONNECTED\,
      TQ => \NLW_output_[2].oserdes_dq_.sdr.oserdes_dq_i_TQ_UNCONNECTED\
    );
\output_[3].oserdes_dq_.sdr.oserdes_dq_i\: unisim.vcomponents.OSERDESE2
    generic map(
      DATA_RATE_OQ => "DDR",
      DATA_RATE_TQ => "DDR",
      DATA_WIDTH => 4,
      INIT_OQ => '0',
      INIT_TQ => '1',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_D1_INVERTED => '0',
      IS_D2_INVERTED => '0',
      IS_D3_INVERTED => '0',
      IS_D4_INVERTED => '0',
      IS_D5_INVERTED => '0',
      IS_D6_INVERTED => '0',
      IS_D7_INVERTED => '0',
      IS_D8_INVERTED => '0',
      IS_T1_INVERTED => '0',
      IS_T2_INVERTED => '0',
      IS_T3_INVERTED => '0',
      IS_T4_INVERTED => '0',
      SERDES_MODE => "MASTER",
      SRVAL_OQ => '0',
      SRVAL_TQ => '1',
      TBYTE_CTL => "FALSE",
      TBYTE_SRC => "FALSE",
      TRISTATE_WIDTH => 4
    )
        port map (
      CLK => oserdes_clk,
      CLKDIV => oserdes_clkdiv,
      D1 => oserdes_dq(12),
      D2 => oserdes_dq(13),
      D3 => oserdes_dq(14),
      D4 => oserdes_dq(15),
      D5 => '0',
      D6 => '0',
      D7 => '0',
      D8 => '0',
      OCE => '1',
      OFB => \NLW_output_[3].oserdes_dq_.sdr.oserdes_dq_i_OFB_UNCONNECTED\,
      OQ => mem_dq_out(3),
      RST => po_oserdes_rst,
      SHIFTIN1 => \NLW_output_[3].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN1_UNCONNECTED\,
      SHIFTIN2 => \NLW_output_[3].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN2_UNCONNECTED\,
      SHIFTOUT1 => \NLW_output_[3].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED\,
      SHIFTOUT2 => \NLW_output_[3].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED\,
      T1 => '0',
      T2 => '0',
      T3 => '0',
      T4 => '0',
      TBYTEIN => \NLW_output_[3].oserdes_dq_.sdr.oserdes_dq_i_TBYTEIN_UNCONNECTED\,
      TBYTEOUT => \NLW_output_[3].oserdes_dq_.sdr.oserdes_dq_i_TBYTEOUT_UNCONNECTED\,
      TCE => '1',
      TFB => \NLW_output_[3].oserdes_dq_.sdr.oserdes_dq_i_TFB_UNCONNECTED\,
      TQ => \NLW_output_[3].oserdes_dq_.sdr.oserdes_dq_i_TQ_UNCONNECTED\
    );
\output_[4].oserdes_dq_.sdr.oserdes_dq_i\: unisim.vcomponents.OSERDESE2
    generic map(
      DATA_RATE_OQ => "DDR",
      DATA_RATE_TQ => "DDR",
      DATA_WIDTH => 4,
      INIT_OQ => '0',
      INIT_TQ => '1',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_D1_INVERTED => '0',
      IS_D2_INVERTED => '0',
      IS_D3_INVERTED => '0',
      IS_D4_INVERTED => '0',
      IS_D5_INVERTED => '0',
      IS_D6_INVERTED => '0',
      IS_D7_INVERTED => '0',
      IS_D8_INVERTED => '0',
      IS_T1_INVERTED => '0',
      IS_T2_INVERTED => '0',
      IS_T3_INVERTED => '0',
      IS_T4_INVERTED => '0',
      SERDES_MODE => "MASTER",
      SRVAL_OQ => '0',
      SRVAL_TQ => '1',
      TBYTE_CTL => "FALSE",
      TBYTE_SRC => "FALSE",
      TRISTATE_WIDTH => 4
    )
        port map (
      CLK => oserdes_clk,
      CLKDIV => oserdes_clkdiv,
      D1 => oserdes_dq(16),
      D2 => oserdes_dq(17),
      D3 => oserdes_dq(18),
      D4 => oserdes_dq(19),
      D5 => '0',
      D6 => '0',
      D7 => '0',
      D8 => '0',
      OCE => '1',
      OFB => \NLW_output_[4].oserdes_dq_.sdr.oserdes_dq_i_OFB_UNCONNECTED\,
      OQ => mem_dq_out(4),
      RST => po_oserdes_rst,
      SHIFTIN1 => \NLW_output_[4].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN1_UNCONNECTED\,
      SHIFTIN2 => \NLW_output_[4].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN2_UNCONNECTED\,
      SHIFTOUT1 => \NLW_output_[4].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED\,
      SHIFTOUT2 => \NLW_output_[4].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED\,
      T1 => '0',
      T2 => '0',
      T3 => '0',
      T4 => '0',
      TBYTEIN => \NLW_output_[4].oserdes_dq_.sdr.oserdes_dq_i_TBYTEIN_UNCONNECTED\,
      TBYTEOUT => \NLW_output_[4].oserdes_dq_.sdr.oserdes_dq_i_TBYTEOUT_UNCONNECTED\,
      TCE => '1',
      TFB => \NLW_output_[4].oserdes_dq_.sdr.oserdes_dq_i_TFB_UNCONNECTED\,
      TQ => \NLW_output_[4].oserdes_dq_.sdr.oserdes_dq_i_TQ_UNCONNECTED\
    );
\output_[5].oserdes_dq_.sdr.oserdes_dq_i\: unisim.vcomponents.OSERDESE2
    generic map(
      DATA_RATE_OQ => "DDR",
      DATA_RATE_TQ => "DDR",
      DATA_WIDTH => 4,
      INIT_OQ => '0',
      INIT_TQ => '1',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_D1_INVERTED => '0',
      IS_D2_INVERTED => '0',
      IS_D3_INVERTED => '0',
      IS_D4_INVERTED => '0',
      IS_D5_INVERTED => '0',
      IS_D6_INVERTED => '0',
      IS_D7_INVERTED => '0',
      IS_D8_INVERTED => '0',
      IS_T1_INVERTED => '0',
      IS_T2_INVERTED => '0',
      IS_T3_INVERTED => '0',
      IS_T4_INVERTED => '0',
      SERDES_MODE => "MASTER",
      SRVAL_OQ => '0',
      SRVAL_TQ => '1',
      TBYTE_CTL => "FALSE",
      TBYTE_SRC => "FALSE",
      TRISTATE_WIDTH => 4
    )
        port map (
      CLK => oserdes_clk,
      CLKDIV => oserdes_clkdiv,
      D1 => oserdes_dq(20),
      D2 => oserdes_dq(21),
      D3 => oserdes_dq(22),
      D4 => oserdes_dq(23),
      D5 => '0',
      D6 => '0',
      D7 => '0',
      D8 => '0',
      OCE => '1',
      OFB => \NLW_output_[5].oserdes_dq_.sdr.oserdes_dq_i_OFB_UNCONNECTED\,
      OQ => mem_dq_out(5),
      RST => po_oserdes_rst,
      SHIFTIN1 => \NLW_output_[5].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN1_UNCONNECTED\,
      SHIFTIN2 => \NLW_output_[5].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN2_UNCONNECTED\,
      SHIFTOUT1 => \NLW_output_[5].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED\,
      SHIFTOUT2 => \NLW_output_[5].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED\,
      T1 => '0',
      T2 => '0',
      T3 => '0',
      T4 => '0',
      TBYTEIN => \NLW_output_[5].oserdes_dq_.sdr.oserdes_dq_i_TBYTEIN_UNCONNECTED\,
      TBYTEOUT => \NLW_output_[5].oserdes_dq_.sdr.oserdes_dq_i_TBYTEOUT_UNCONNECTED\,
      TCE => '1',
      TFB => \NLW_output_[5].oserdes_dq_.sdr.oserdes_dq_i_TFB_UNCONNECTED\,
      TQ => \NLW_output_[5].oserdes_dq_.sdr.oserdes_dq_i_TQ_UNCONNECTED\
    );
\output_[6].oserdes_dq_.sdr.oserdes_dq_i\: unisim.vcomponents.OSERDESE2
    generic map(
      DATA_RATE_OQ => "DDR",
      DATA_RATE_TQ => "DDR",
      DATA_WIDTH => 4,
      INIT_OQ => '0',
      INIT_TQ => '1',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_D1_INVERTED => '0',
      IS_D2_INVERTED => '0',
      IS_D3_INVERTED => '0',
      IS_D4_INVERTED => '0',
      IS_D5_INVERTED => '0',
      IS_D6_INVERTED => '0',
      IS_D7_INVERTED => '0',
      IS_D8_INVERTED => '0',
      IS_T1_INVERTED => '0',
      IS_T2_INVERTED => '0',
      IS_T3_INVERTED => '0',
      IS_T4_INVERTED => '0',
      SERDES_MODE => "MASTER",
      SRVAL_OQ => '0',
      SRVAL_TQ => '1',
      TBYTE_CTL => "FALSE",
      TBYTE_SRC => "FALSE",
      TRISTATE_WIDTH => 4
    )
        port map (
      CLK => oserdes_clk,
      CLKDIV => oserdes_clkdiv,
      D1 => oserdes_dq(24),
      D2 => oserdes_dq(25),
      D3 => oserdes_dq(26),
      D4 => oserdes_dq(27),
      D5 => '0',
      D6 => '0',
      D7 => '0',
      D8 => '0',
      OCE => '1',
      OFB => \NLW_output_[6].oserdes_dq_.sdr.oserdes_dq_i_OFB_UNCONNECTED\,
      OQ => mem_dq_out(6),
      RST => po_oserdes_rst,
      SHIFTIN1 => \NLW_output_[6].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN1_UNCONNECTED\,
      SHIFTIN2 => \NLW_output_[6].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN2_UNCONNECTED\,
      SHIFTOUT1 => \NLW_output_[6].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED\,
      SHIFTOUT2 => \NLW_output_[6].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED\,
      T1 => '0',
      T2 => '0',
      T3 => '0',
      T4 => '0',
      TBYTEIN => \NLW_output_[6].oserdes_dq_.sdr.oserdes_dq_i_TBYTEIN_UNCONNECTED\,
      TBYTEOUT => \NLW_output_[6].oserdes_dq_.sdr.oserdes_dq_i_TBYTEOUT_UNCONNECTED\,
      TCE => '1',
      TFB => \NLW_output_[6].oserdes_dq_.sdr.oserdes_dq_i_TFB_UNCONNECTED\,
      TQ => \NLW_output_[6].oserdes_dq_.sdr.oserdes_dq_i_TQ_UNCONNECTED\
    );
\output_[7].oserdes_dq_.sdr.oserdes_dq_i\: unisim.vcomponents.OSERDESE2
    generic map(
      DATA_RATE_OQ => "DDR",
      DATA_RATE_TQ => "DDR",
      DATA_WIDTH => 4,
      INIT_OQ => '0',
      INIT_TQ => '1',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_D1_INVERTED => '0',
      IS_D2_INVERTED => '0',
      IS_D3_INVERTED => '0',
      IS_D4_INVERTED => '0',
      IS_D5_INVERTED => '0',
      IS_D6_INVERTED => '0',
      IS_D7_INVERTED => '0',
      IS_D8_INVERTED => '0',
      IS_T1_INVERTED => '0',
      IS_T2_INVERTED => '0',
      IS_T3_INVERTED => '0',
      IS_T4_INVERTED => '0',
      SERDES_MODE => "MASTER",
      SRVAL_OQ => '0',
      SRVAL_TQ => '1',
      TBYTE_CTL => "FALSE",
      TBYTE_SRC => "FALSE",
      TRISTATE_WIDTH => 4
    )
        port map (
      CLK => oserdes_clk,
      CLKDIV => oserdes_clkdiv,
      D1 => oserdes_dq(28),
      D2 => oserdes_dq(29),
      D3 => oserdes_dq(30),
      D4 => oserdes_dq(31),
      D5 => '0',
      D6 => '0',
      D7 => '0',
      D8 => '0',
      OCE => '1',
      OFB => \NLW_output_[7].oserdes_dq_.sdr.oserdes_dq_i_OFB_UNCONNECTED\,
      OQ => mem_dq_out(7),
      RST => po_oserdes_rst,
      SHIFTIN1 => \NLW_output_[7].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN1_UNCONNECTED\,
      SHIFTIN2 => \NLW_output_[7].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN2_UNCONNECTED\,
      SHIFTOUT1 => \NLW_output_[7].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED\,
      SHIFTOUT2 => \NLW_output_[7].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED\,
      T1 => '0',
      T2 => '0',
      T3 => '0',
      T4 => '0',
      TBYTEIN => \NLW_output_[7].oserdes_dq_.sdr.oserdes_dq_i_TBYTEIN_UNCONNECTED\,
      TBYTEOUT => \NLW_output_[7].oserdes_dq_.sdr.oserdes_dq_i_TBYTEOUT_UNCONNECTED\,
      TCE => '1',
      TFB => \NLW_output_[7].oserdes_dq_.sdr.oserdes_dq_i_TFB_UNCONNECTED\,
      TQ => \NLW_output_[7].oserdes_dq_.sdr.oserdes_dq_i_TQ_UNCONNECTED\
    );
\output_[8].oserdes_dq_.sdr.oserdes_dq_i\: unisim.vcomponents.OSERDESE2
    generic map(
      DATA_RATE_OQ => "DDR",
      DATA_RATE_TQ => "DDR",
      DATA_WIDTH => 4,
      INIT_OQ => '0',
      INIT_TQ => '1',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_D1_INVERTED => '0',
      IS_D2_INVERTED => '0',
      IS_D3_INVERTED => '0',
      IS_D4_INVERTED => '0',
      IS_D5_INVERTED => '0',
      IS_D6_INVERTED => '0',
      IS_D7_INVERTED => '0',
      IS_D8_INVERTED => '0',
      IS_T1_INVERTED => '0',
      IS_T2_INVERTED => '0',
      IS_T3_INVERTED => '0',
      IS_T4_INVERTED => '0',
      SERDES_MODE => "MASTER",
      SRVAL_OQ => '0',
      SRVAL_TQ => '1',
      TBYTE_CTL => "FALSE",
      TBYTE_SRC => "FALSE",
      TRISTATE_WIDTH => 4
    )
        port map (
      CLK => oserdes_clk,
      CLKDIV => oserdes_clkdiv,
      D1 => oserdes_dq(32),
      D2 => oserdes_dq(33),
      D3 => oserdes_dq(34),
      D4 => oserdes_dq(35),
      D5 => '0',
      D6 => '0',
      D7 => '0',
      D8 => '0',
      OCE => '1',
      OFB => \NLW_output_[8].oserdes_dq_.sdr.oserdes_dq_i_OFB_UNCONNECTED\,
      OQ => mem_dq_out(8),
      RST => po_oserdes_rst,
      SHIFTIN1 => \NLW_output_[8].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN1_UNCONNECTED\,
      SHIFTIN2 => \NLW_output_[8].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN2_UNCONNECTED\,
      SHIFTOUT1 => \NLW_output_[8].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED\,
      SHIFTOUT2 => \NLW_output_[8].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED\,
      T1 => '0',
      T2 => '0',
      T3 => '0',
      T4 => '0',
      TBYTEIN => \NLW_output_[8].oserdes_dq_.sdr.oserdes_dq_i_TBYTEIN_UNCONNECTED\,
      TBYTEOUT => \NLW_output_[8].oserdes_dq_.sdr.oserdes_dq_i_TBYTEOUT_UNCONNECTED\,
      TCE => '1',
      TFB => \NLW_output_[8].oserdes_dq_.sdr.oserdes_dq_i_TFB_UNCONNECTED\,
      TQ => \NLW_output_[8].oserdes_dq_.sdr.oserdes_dq_i_TQ_UNCONNECTED\
    );
\output_[9].oserdes_dq_.sdr.oserdes_dq_i\: unisim.vcomponents.OSERDESE2
    generic map(
      DATA_RATE_OQ => "DDR",
      DATA_RATE_TQ => "DDR",
      DATA_WIDTH => 4,
      INIT_OQ => '0',
      INIT_TQ => '1',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_D1_INVERTED => '0',
      IS_D2_INVERTED => '0',
      IS_D3_INVERTED => '0',
      IS_D4_INVERTED => '0',
      IS_D5_INVERTED => '0',
      IS_D6_INVERTED => '0',
      IS_D7_INVERTED => '0',
      IS_D8_INVERTED => '0',
      IS_T1_INVERTED => '0',
      IS_T2_INVERTED => '0',
      IS_T3_INVERTED => '0',
      IS_T4_INVERTED => '0',
      SERDES_MODE => "MASTER",
      SRVAL_OQ => '0',
      SRVAL_TQ => '1',
      TBYTE_CTL => "FALSE",
      TBYTE_SRC => "FALSE",
      TRISTATE_WIDTH => 4
    )
        port map (
      CLK => oserdes_clk,
      CLKDIV => oserdes_clkdiv,
      D1 => oserdes_dq(36),
      D2 => oserdes_dq(37),
      D3 => oserdes_dq(38),
      D4 => oserdes_dq(39),
      D5 => '0',
      D6 => '0',
      D7 => '0',
      D8 => '0',
      OCE => '1',
      OFB => \NLW_output_[9].oserdes_dq_.sdr.oserdes_dq_i_OFB_UNCONNECTED\,
      OQ => mem_dq_out(9),
      RST => po_oserdes_rst,
      SHIFTIN1 => \NLW_output_[9].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN1_UNCONNECTED\,
      SHIFTIN2 => \NLW_output_[9].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN2_UNCONNECTED\,
      SHIFTOUT1 => \NLW_output_[9].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED\,
      SHIFTOUT2 => \NLW_output_[9].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED\,
      T1 => '0',
      T2 => '0',
      T3 => '0',
      T4 => '0',
      TBYTEIN => \NLW_output_[9].oserdes_dq_.sdr.oserdes_dq_i_TBYTEIN_UNCONNECTED\,
      TBYTEOUT => \NLW_output_[9].oserdes_dq_.sdr.oserdes_dq_i_TBYTEOUT_UNCONNECTED\,
      TCE => '1',
      TFB => \NLW_output_[9].oserdes_dq_.sdr.oserdes_dq_i_TFB_UNCONNECTED\,
      TQ => \NLW_output_[9].oserdes_dq_.sdr.oserdes_dq_i_TQ_UNCONNECTED\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \mig_7series_nosysclock_mig_7series_v4_2_ddr_byte_group_io__parameterized2\ is
  port (
    mem_dq_out : out STD_LOGIC_VECTOR ( 8 downto 0 );
    oserdes_clk : in STD_LOGIC;
    oserdes_clkdiv : in STD_LOGIC;
    oserdes_dq : in STD_LOGIC_VECTOR ( 35 downto 0 );
    po_oserdes_rst : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \mig_7series_nosysclock_mig_7series_v4_2_ddr_byte_group_io__parameterized2\ : entity is "mig_7series_v4_2_ddr_byte_group_io";
end \mig_7series_nosysclock_mig_7series_v4_2_ddr_byte_group_io__parameterized2\;

architecture STRUCTURE of \mig_7series_nosysclock_mig_7series_v4_2_ddr_byte_group_io__parameterized2\ is
  signal \NLW_output_[1].oserdes_dq_.sdr.oserdes_dq_i_OFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[1].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[1].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[1].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[1].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[1].oserdes_dq_.sdr.oserdes_dq_i_TBYTEIN_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[1].oserdes_dq_.sdr.oserdes_dq_i_TBYTEOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[1].oserdes_dq_.sdr.oserdes_dq_i_TFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[1].oserdes_dq_.sdr.oserdes_dq_i_TQ_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[2].oserdes_dq_.sdr.oserdes_dq_i_OFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[2].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[2].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[2].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[2].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[2].oserdes_dq_.sdr.oserdes_dq_i_TBYTEIN_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[2].oserdes_dq_.sdr.oserdes_dq_i_TBYTEOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[2].oserdes_dq_.sdr.oserdes_dq_i_TFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[2].oserdes_dq_.sdr.oserdes_dq_i_TQ_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[3].oserdes_dq_.sdr.oserdes_dq_i_OFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[3].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[3].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[3].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[3].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[3].oserdes_dq_.sdr.oserdes_dq_i_TBYTEIN_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[3].oserdes_dq_.sdr.oserdes_dq_i_TBYTEOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[3].oserdes_dq_.sdr.oserdes_dq_i_TFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[3].oserdes_dq_.sdr.oserdes_dq_i_TQ_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[4].oserdes_dq_.sdr.oserdes_dq_i_OFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[4].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[4].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[4].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[4].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[4].oserdes_dq_.sdr.oserdes_dq_i_TBYTEIN_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[4].oserdes_dq_.sdr.oserdes_dq_i_TBYTEOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[4].oserdes_dq_.sdr.oserdes_dq_i_TFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[4].oserdes_dq_.sdr.oserdes_dq_i_TQ_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[5].oserdes_dq_.sdr.oserdes_dq_i_OFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[5].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[5].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[5].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[5].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[5].oserdes_dq_.sdr.oserdes_dq_i_TBYTEIN_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[5].oserdes_dq_.sdr.oserdes_dq_i_TBYTEOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[5].oserdes_dq_.sdr.oserdes_dq_i_TFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[5].oserdes_dq_.sdr.oserdes_dq_i_TQ_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[6].oserdes_dq_.sdr.oserdes_dq_i_OFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[6].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[6].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[6].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[6].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[6].oserdes_dq_.sdr.oserdes_dq_i_TBYTEIN_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[6].oserdes_dq_.sdr.oserdes_dq_i_TBYTEOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[6].oserdes_dq_.sdr.oserdes_dq_i_TFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[6].oserdes_dq_.sdr.oserdes_dq_i_TQ_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[7].oserdes_dq_.sdr.oserdes_dq_i_OFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[7].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[7].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[7].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[7].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[7].oserdes_dq_.sdr.oserdes_dq_i_TBYTEIN_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[7].oserdes_dq_.sdr.oserdes_dq_i_TBYTEOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[7].oserdes_dq_.sdr.oserdes_dq_i_TFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[7].oserdes_dq_.sdr.oserdes_dq_i_TQ_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[8].oserdes_dq_.sdr.oserdes_dq_i_OFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[8].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[8].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[8].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[8].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[8].oserdes_dq_.sdr.oserdes_dq_i_TBYTEIN_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[8].oserdes_dq_.sdr.oserdes_dq_i_TBYTEOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[8].oserdes_dq_.sdr.oserdes_dq_i_TFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[8].oserdes_dq_.sdr.oserdes_dq_i_TQ_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[9].oserdes_dq_.sdr.oserdes_dq_i_OFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[9].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[9].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[9].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[9].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[9].oserdes_dq_.sdr.oserdes_dq_i_TBYTEIN_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[9].oserdes_dq_.sdr.oserdes_dq_i_TBYTEOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[9].oserdes_dq_.sdr.oserdes_dq_i_TFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[9].oserdes_dq_.sdr.oserdes_dq_i_TQ_UNCONNECTED\ : STD_LOGIC;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \output_[1].oserdes_dq_.sdr.oserdes_dq_i\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \output_[2].oserdes_dq_.sdr.oserdes_dq_i\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \output_[3].oserdes_dq_.sdr.oserdes_dq_i\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \output_[4].oserdes_dq_.sdr.oserdes_dq_i\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \output_[5].oserdes_dq_.sdr.oserdes_dq_i\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \output_[6].oserdes_dq_.sdr.oserdes_dq_i\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \output_[7].oserdes_dq_.sdr.oserdes_dq_i\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \output_[8].oserdes_dq_.sdr.oserdes_dq_i\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \output_[9].oserdes_dq_.sdr.oserdes_dq_i\ : label is "PRIMITIVE";
begin
\output_[1].oserdes_dq_.sdr.oserdes_dq_i\: unisim.vcomponents.OSERDESE2
    generic map(
      DATA_RATE_OQ => "DDR",
      DATA_RATE_TQ => "DDR",
      DATA_WIDTH => 4,
      INIT_OQ => '0',
      INIT_TQ => '1',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_D1_INVERTED => '0',
      IS_D2_INVERTED => '0',
      IS_D3_INVERTED => '0',
      IS_D4_INVERTED => '0',
      IS_D5_INVERTED => '0',
      IS_D6_INVERTED => '0',
      IS_D7_INVERTED => '0',
      IS_D8_INVERTED => '0',
      IS_T1_INVERTED => '0',
      IS_T2_INVERTED => '0',
      IS_T3_INVERTED => '0',
      IS_T4_INVERTED => '0',
      SERDES_MODE => "MASTER",
      SRVAL_OQ => '0',
      SRVAL_TQ => '1',
      TBYTE_CTL => "FALSE",
      TBYTE_SRC => "FALSE",
      TRISTATE_WIDTH => 4
    )
        port map (
      CLK => oserdes_clk,
      CLKDIV => oserdes_clkdiv,
      D1 => oserdes_dq(0),
      D2 => oserdes_dq(1),
      D3 => oserdes_dq(2),
      D4 => oserdes_dq(3),
      D5 => '0',
      D6 => '0',
      D7 => '0',
      D8 => '0',
      OCE => '1',
      OFB => \NLW_output_[1].oserdes_dq_.sdr.oserdes_dq_i_OFB_UNCONNECTED\,
      OQ => mem_dq_out(0),
      RST => po_oserdes_rst,
      SHIFTIN1 => \NLW_output_[1].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN1_UNCONNECTED\,
      SHIFTIN2 => \NLW_output_[1].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN2_UNCONNECTED\,
      SHIFTOUT1 => \NLW_output_[1].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED\,
      SHIFTOUT2 => \NLW_output_[1].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED\,
      T1 => '0',
      T2 => '0',
      T3 => '0',
      T4 => '0',
      TBYTEIN => \NLW_output_[1].oserdes_dq_.sdr.oserdes_dq_i_TBYTEIN_UNCONNECTED\,
      TBYTEOUT => \NLW_output_[1].oserdes_dq_.sdr.oserdes_dq_i_TBYTEOUT_UNCONNECTED\,
      TCE => '1',
      TFB => \NLW_output_[1].oserdes_dq_.sdr.oserdes_dq_i_TFB_UNCONNECTED\,
      TQ => \NLW_output_[1].oserdes_dq_.sdr.oserdes_dq_i_TQ_UNCONNECTED\
    );
\output_[2].oserdes_dq_.sdr.oserdes_dq_i\: unisim.vcomponents.OSERDESE2
    generic map(
      DATA_RATE_OQ => "DDR",
      DATA_RATE_TQ => "DDR",
      DATA_WIDTH => 4,
      INIT_OQ => '0',
      INIT_TQ => '1',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_D1_INVERTED => '0',
      IS_D2_INVERTED => '0',
      IS_D3_INVERTED => '0',
      IS_D4_INVERTED => '0',
      IS_D5_INVERTED => '0',
      IS_D6_INVERTED => '0',
      IS_D7_INVERTED => '0',
      IS_D8_INVERTED => '0',
      IS_T1_INVERTED => '0',
      IS_T2_INVERTED => '0',
      IS_T3_INVERTED => '0',
      IS_T4_INVERTED => '0',
      SERDES_MODE => "MASTER",
      SRVAL_OQ => '0',
      SRVAL_TQ => '1',
      TBYTE_CTL => "FALSE",
      TBYTE_SRC => "FALSE",
      TRISTATE_WIDTH => 4
    )
        port map (
      CLK => oserdes_clk,
      CLKDIV => oserdes_clkdiv,
      D1 => oserdes_dq(4),
      D2 => oserdes_dq(5),
      D3 => oserdes_dq(6),
      D4 => oserdes_dq(7),
      D5 => '0',
      D6 => '0',
      D7 => '0',
      D8 => '0',
      OCE => '1',
      OFB => \NLW_output_[2].oserdes_dq_.sdr.oserdes_dq_i_OFB_UNCONNECTED\,
      OQ => mem_dq_out(1),
      RST => po_oserdes_rst,
      SHIFTIN1 => \NLW_output_[2].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN1_UNCONNECTED\,
      SHIFTIN2 => \NLW_output_[2].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN2_UNCONNECTED\,
      SHIFTOUT1 => \NLW_output_[2].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED\,
      SHIFTOUT2 => \NLW_output_[2].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED\,
      T1 => '0',
      T2 => '0',
      T3 => '0',
      T4 => '0',
      TBYTEIN => \NLW_output_[2].oserdes_dq_.sdr.oserdes_dq_i_TBYTEIN_UNCONNECTED\,
      TBYTEOUT => \NLW_output_[2].oserdes_dq_.sdr.oserdes_dq_i_TBYTEOUT_UNCONNECTED\,
      TCE => '1',
      TFB => \NLW_output_[2].oserdes_dq_.sdr.oserdes_dq_i_TFB_UNCONNECTED\,
      TQ => \NLW_output_[2].oserdes_dq_.sdr.oserdes_dq_i_TQ_UNCONNECTED\
    );
\output_[3].oserdes_dq_.sdr.oserdes_dq_i\: unisim.vcomponents.OSERDESE2
    generic map(
      DATA_RATE_OQ => "DDR",
      DATA_RATE_TQ => "DDR",
      DATA_WIDTH => 4,
      INIT_OQ => '0',
      INIT_TQ => '1',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_D1_INVERTED => '0',
      IS_D2_INVERTED => '0',
      IS_D3_INVERTED => '0',
      IS_D4_INVERTED => '0',
      IS_D5_INVERTED => '0',
      IS_D6_INVERTED => '0',
      IS_D7_INVERTED => '0',
      IS_D8_INVERTED => '0',
      IS_T1_INVERTED => '0',
      IS_T2_INVERTED => '0',
      IS_T3_INVERTED => '0',
      IS_T4_INVERTED => '0',
      SERDES_MODE => "MASTER",
      SRVAL_OQ => '0',
      SRVAL_TQ => '1',
      TBYTE_CTL => "FALSE",
      TBYTE_SRC => "FALSE",
      TRISTATE_WIDTH => 4
    )
        port map (
      CLK => oserdes_clk,
      CLKDIV => oserdes_clkdiv,
      D1 => oserdes_dq(8),
      D2 => oserdes_dq(9),
      D3 => oserdes_dq(10),
      D4 => oserdes_dq(11),
      D5 => '0',
      D6 => '0',
      D7 => '0',
      D8 => '0',
      OCE => '1',
      OFB => \NLW_output_[3].oserdes_dq_.sdr.oserdes_dq_i_OFB_UNCONNECTED\,
      OQ => mem_dq_out(2),
      RST => po_oserdes_rst,
      SHIFTIN1 => \NLW_output_[3].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN1_UNCONNECTED\,
      SHIFTIN2 => \NLW_output_[3].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN2_UNCONNECTED\,
      SHIFTOUT1 => \NLW_output_[3].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED\,
      SHIFTOUT2 => \NLW_output_[3].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED\,
      T1 => '0',
      T2 => '0',
      T3 => '0',
      T4 => '0',
      TBYTEIN => \NLW_output_[3].oserdes_dq_.sdr.oserdes_dq_i_TBYTEIN_UNCONNECTED\,
      TBYTEOUT => \NLW_output_[3].oserdes_dq_.sdr.oserdes_dq_i_TBYTEOUT_UNCONNECTED\,
      TCE => '1',
      TFB => \NLW_output_[3].oserdes_dq_.sdr.oserdes_dq_i_TFB_UNCONNECTED\,
      TQ => \NLW_output_[3].oserdes_dq_.sdr.oserdes_dq_i_TQ_UNCONNECTED\
    );
\output_[4].oserdes_dq_.sdr.oserdes_dq_i\: unisim.vcomponents.OSERDESE2
    generic map(
      DATA_RATE_OQ => "DDR",
      DATA_RATE_TQ => "DDR",
      DATA_WIDTH => 4,
      INIT_OQ => '0',
      INIT_TQ => '1',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_D1_INVERTED => '0',
      IS_D2_INVERTED => '0',
      IS_D3_INVERTED => '0',
      IS_D4_INVERTED => '0',
      IS_D5_INVERTED => '0',
      IS_D6_INVERTED => '0',
      IS_D7_INVERTED => '0',
      IS_D8_INVERTED => '0',
      IS_T1_INVERTED => '0',
      IS_T2_INVERTED => '0',
      IS_T3_INVERTED => '0',
      IS_T4_INVERTED => '0',
      SERDES_MODE => "MASTER",
      SRVAL_OQ => '0',
      SRVAL_TQ => '1',
      TBYTE_CTL => "FALSE",
      TBYTE_SRC => "FALSE",
      TRISTATE_WIDTH => 4
    )
        port map (
      CLK => oserdes_clk,
      CLKDIV => oserdes_clkdiv,
      D1 => oserdes_dq(12),
      D2 => oserdes_dq(13),
      D3 => oserdes_dq(14),
      D4 => oserdes_dq(15),
      D5 => '0',
      D6 => '0',
      D7 => '0',
      D8 => '0',
      OCE => '1',
      OFB => \NLW_output_[4].oserdes_dq_.sdr.oserdes_dq_i_OFB_UNCONNECTED\,
      OQ => mem_dq_out(3),
      RST => po_oserdes_rst,
      SHIFTIN1 => \NLW_output_[4].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN1_UNCONNECTED\,
      SHIFTIN2 => \NLW_output_[4].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN2_UNCONNECTED\,
      SHIFTOUT1 => \NLW_output_[4].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED\,
      SHIFTOUT2 => \NLW_output_[4].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED\,
      T1 => '0',
      T2 => '0',
      T3 => '0',
      T4 => '0',
      TBYTEIN => \NLW_output_[4].oserdes_dq_.sdr.oserdes_dq_i_TBYTEIN_UNCONNECTED\,
      TBYTEOUT => \NLW_output_[4].oserdes_dq_.sdr.oserdes_dq_i_TBYTEOUT_UNCONNECTED\,
      TCE => '1',
      TFB => \NLW_output_[4].oserdes_dq_.sdr.oserdes_dq_i_TFB_UNCONNECTED\,
      TQ => \NLW_output_[4].oserdes_dq_.sdr.oserdes_dq_i_TQ_UNCONNECTED\
    );
\output_[5].oserdes_dq_.sdr.oserdes_dq_i\: unisim.vcomponents.OSERDESE2
    generic map(
      DATA_RATE_OQ => "DDR",
      DATA_RATE_TQ => "DDR",
      DATA_WIDTH => 4,
      INIT_OQ => '0',
      INIT_TQ => '1',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_D1_INVERTED => '0',
      IS_D2_INVERTED => '0',
      IS_D3_INVERTED => '0',
      IS_D4_INVERTED => '0',
      IS_D5_INVERTED => '0',
      IS_D6_INVERTED => '0',
      IS_D7_INVERTED => '0',
      IS_D8_INVERTED => '0',
      IS_T1_INVERTED => '0',
      IS_T2_INVERTED => '0',
      IS_T3_INVERTED => '0',
      IS_T4_INVERTED => '0',
      SERDES_MODE => "MASTER",
      SRVAL_OQ => '0',
      SRVAL_TQ => '1',
      TBYTE_CTL => "FALSE",
      TBYTE_SRC => "FALSE",
      TRISTATE_WIDTH => 4
    )
        port map (
      CLK => oserdes_clk,
      CLKDIV => oserdes_clkdiv,
      D1 => oserdes_dq(16),
      D2 => oserdes_dq(17),
      D3 => oserdes_dq(18),
      D4 => oserdes_dq(19),
      D5 => '0',
      D6 => '0',
      D7 => '0',
      D8 => '0',
      OCE => '1',
      OFB => \NLW_output_[5].oserdes_dq_.sdr.oserdes_dq_i_OFB_UNCONNECTED\,
      OQ => mem_dq_out(4),
      RST => po_oserdes_rst,
      SHIFTIN1 => \NLW_output_[5].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN1_UNCONNECTED\,
      SHIFTIN2 => \NLW_output_[5].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN2_UNCONNECTED\,
      SHIFTOUT1 => \NLW_output_[5].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED\,
      SHIFTOUT2 => \NLW_output_[5].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED\,
      T1 => '0',
      T2 => '0',
      T3 => '0',
      T4 => '0',
      TBYTEIN => \NLW_output_[5].oserdes_dq_.sdr.oserdes_dq_i_TBYTEIN_UNCONNECTED\,
      TBYTEOUT => \NLW_output_[5].oserdes_dq_.sdr.oserdes_dq_i_TBYTEOUT_UNCONNECTED\,
      TCE => '1',
      TFB => \NLW_output_[5].oserdes_dq_.sdr.oserdes_dq_i_TFB_UNCONNECTED\,
      TQ => \NLW_output_[5].oserdes_dq_.sdr.oserdes_dq_i_TQ_UNCONNECTED\
    );
\output_[6].oserdes_dq_.sdr.oserdes_dq_i\: unisim.vcomponents.OSERDESE2
    generic map(
      DATA_RATE_OQ => "DDR",
      DATA_RATE_TQ => "DDR",
      DATA_WIDTH => 4,
      INIT_OQ => '0',
      INIT_TQ => '1',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_D1_INVERTED => '0',
      IS_D2_INVERTED => '0',
      IS_D3_INVERTED => '0',
      IS_D4_INVERTED => '0',
      IS_D5_INVERTED => '0',
      IS_D6_INVERTED => '0',
      IS_D7_INVERTED => '0',
      IS_D8_INVERTED => '0',
      IS_T1_INVERTED => '0',
      IS_T2_INVERTED => '0',
      IS_T3_INVERTED => '0',
      IS_T4_INVERTED => '0',
      SERDES_MODE => "MASTER",
      SRVAL_OQ => '0',
      SRVAL_TQ => '1',
      TBYTE_CTL => "FALSE",
      TBYTE_SRC => "FALSE",
      TRISTATE_WIDTH => 4
    )
        port map (
      CLK => oserdes_clk,
      CLKDIV => oserdes_clkdiv,
      D1 => oserdes_dq(20),
      D2 => oserdes_dq(21),
      D3 => oserdes_dq(22),
      D4 => oserdes_dq(23),
      D5 => '0',
      D6 => '0',
      D7 => '0',
      D8 => '0',
      OCE => '1',
      OFB => \NLW_output_[6].oserdes_dq_.sdr.oserdes_dq_i_OFB_UNCONNECTED\,
      OQ => mem_dq_out(5),
      RST => po_oserdes_rst,
      SHIFTIN1 => \NLW_output_[6].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN1_UNCONNECTED\,
      SHIFTIN2 => \NLW_output_[6].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN2_UNCONNECTED\,
      SHIFTOUT1 => \NLW_output_[6].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED\,
      SHIFTOUT2 => \NLW_output_[6].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED\,
      T1 => '0',
      T2 => '0',
      T3 => '0',
      T4 => '0',
      TBYTEIN => \NLW_output_[6].oserdes_dq_.sdr.oserdes_dq_i_TBYTEIN_UNCONNECTED\,
      TBYTEOUT => \NLW_output_[6].oserdes_dq_.sdr.oserdes_dq_i_TBYTEOUT_UNCONNECTED\,
      TCE => '1',
      TFB => \NLW_output_[6].oserdes_dq_.sdr.oserdes_dq_i_TFB_UNCONNECTED\,
      TQ => \NLW_output_[6].oserdes_dq_.sdr.oserdes_dq_i_TQ_UNCONNECTED\
    );
\output_[7].oserdes_dq_.sdr.oserdes_dq_i\: unisim.vcomponents.OSERDESE2
    generic map(
      DATA_RATE_OQ => "DDR",
      DATA_RATE_TQ => "DDR",
      DATA_WIDTH => 4,
      INIT_OQ => '0',
      INIT_TQ => '1',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_D1_INVERTED => '0',
      IS_D2_INVERTED => '0',
      IS_D3_INVERTED => '0',
      IS_D4_INVERTED => '0',
      IS_D5_INVERTED => '0',
      IS_D6_INVERTED => '0',
      IS_D7_INVERTED => '0',
      IS_D8_INVERTED => '0',
      IS_T1_INVERTED => '0',
      IS_T2_INVERTED => '0',
      IS_T3_INVERTED => '0',
      IS_T4_INVERTED => '0',
      SERDES_MODE => "MASTER",
      SRVAL_OQ => '0',
      SRVAL_TQ => '1',
      TBYTE_CTL => "FALSE",
      TBYTE_SRC => "FALSE",
      TRISTATE_WIDTH => 4
    )
        port map (
      CLK => oserdes_clk,
      CLKDIV => oserdes_clkdiv,
      D1 => oserdes_dq(24),
      D2 => oserdes_dq(25),
      D3 => oserdes_dq(26),
      D4 => oserdes_dq(27),
      D5 => '0',
      D6 => '0',
      D7 => '0',
      D8 => '0',
      OCE => '1',
      OFB => \NLW_output_[7].oserdes_dq_.sdr.oserdes_dq_i_OFB_UNCONNECTED\,
      OQ => mem_dq_out(6),
      RST => po_oserdes_rst,
      SHIFTIN1 => \NLW_output_[7].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN1_UNCONNECTED\,
      SHIFTIN2 => \NLW_output_[7].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN2_UNCONNECTED\,
      SHIFTOUT1 => \NLW_output_[7].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED\,
      SHIFTOUT2 => \NLW_output_[7].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED\,
      T1 => '0',
      T2 => '0',
      T3 => '0',
      T4 => '0',
      TBYTEIN => \NLW_output_[7].oserdes_dq_.sdr.oserdes_dq_i_TBYTEIN_UNCONNECTED\,
      TBYTEOUT => \NLW_output_[7].oserdes_dq_.sdr.oserdes_dq_i_TBYTEOUT_UNCONNECTED\,
      TCE => '1',
      TFB => \NLW_output_[7].oserdes_dq_.sdr.oserdes_dq_i_TFB_UNCONNECTED\,
      TQ => \NLW_output_[7].oserdes_dq_.sdr.oserdes_dq_i_TQ_UNCONNECTED\
    );
\output_[8].oserdes_dq_.sdr.oserdes_dq_i\: unisim.vcomponents.OSERDESE2
    generic map(
      DATA_RATE_OQ => "DDR",
      DATA_RATE_TQ => "DDR",
      DATA_WIDTH => 4,
      INIT_OQ => '0',
      INIT_TQ => '1',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_D1_INVERTED => '0',
      IS_D2_INVERTED => '0',
      IS_D3_INVERTED => '0',
      IS_D4_INVERTED => '0',
      IS_D5_INVERTED => '0',
      IS_D6_INVERTED => '0',
      IS_D7_INVERTED => '0',
      IS_D8_INVERTED => '0',
      IS_T1_INVERTED => '0',
      IS_T2_INVERTED => '0',
      IS_T3_INVERTED => '0',
      IS_T4_INVERTED => '0',
      SERDES_MODE => "MASTER",
      SRVAL_OQ => '0',
      SRVAL_TQ => '1',
      TBYTE_CTL => "FALSE",
      TBYTE_SRC => "FALSE",
      TRISTATE_WIDTH => 4
    )
        port map (
      CLK => oserdes_clk,
      CLKDIV => oserdes_clkdiv,
      D1 => oserdes_dq(28),
      D2 => oserdes_dq(29),
      D3 => oserdes_dq(30),
      D4 => oserdes_dq(31),
      D5 => '0',
      D6 => '0',
      D7 => '0',
      D8 => '0',
      OCE => '1',
      OFB => \NLW_output_[8].oserdes_dq_.sdr.oserdes_dq_i_OFB_UNCONNECTED\,
      OQ => mem_dq_out(7),
      RST => po_oserdes_rst,
      SHIFTIN1 => \NLW_output_[8].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN1_UNCONNECTED\,
      SHIFTIN2 => \NLW_output_[8].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN2_UNCONNECTED\,
      SHIFTOUT1 => \NLW_output_[8].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED\,
      SHIFTOUT2 => \NLW_output_[8].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED\,
      T1 => '0',
      T2 => '0',
      T3 => '0',
      T4 => '0',
      TBYTEIN => \NLW_output_[8].oserdes_dq_.sdr.oserdes_dq_i_TBYTEIN_UNCONNECTED\,
      TBYTEOUT => \NLW_output_[8].oserdes_dq_.sdr.oserdes_dq_i_TBYTEOUT_UNCONNECTED\,
      TCE => '1',
      TFB => \NLW_output_[8].oserdes_dq_.sdr.oserdes_dq_i_TFB_UNCONNECTED\,
      TQ => \NLW_output_[8].oserdes_dq_.sdr.oserdes_dq_i_TQ_UNCONNECTED\
    );
\output_[9].oserdes_dq_.sdr.oserdes_dq_i\: unisim.vcomponents.OSERDESE2
    generic map(
      DATA_RATE_OQ => "DDR",
      DATA_RATE_TQ => "DDR",
      DATA_WIDTH => 4,
      INIT_OQ => '0',
      INIT_TQ => '1',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_D1_INVERTED => '0',
      IS_D2_INVERTED => '0',
      IS_D3_INVERTED => '0',
      IS_D4_INVERTED => '0',
      IS_D5_INVERTED => '0',
      IS_D6_INVERTED => '0',
      IS_D7_INVERTED => '0',
      IS_D8_INVERTED => '0',
      IS_T1_INVERTED => '0',
      IS_T2_INVERTED => '0',
      IS_T3_INVERTED => '0',
      IS_T4_INVERTED => '0',
      SERDES_MODE => "MASTER",
      SRVAL_OQ => '0',
      SRVAL_TQ => '1',
      TBYTE_CTL => "FALSE",
      TBYTE_SRC => "FALSE",
      TRISTATE_WIDTH => 4
    )
        port map (
      CLK => oserdes_clk,
      CLKDIV => oserdes_clkdiv,
      D1 => oserdes_dq(32),
      D2 => oserdes_dq(33),
      D3 => oserdes_dq(34),
      D4 => oserdes_dq(35),
      D5 => '0',
      D6 => '0',
      D7 => '0',
      D8 => '0',
      OCE => '1',
      OFB => \NLW_output_[9].oserdes_dq_.sdr.oserdes_dq_i_OFB_UNCONNECTED\,
      OQ => mem_dq_out(8),
      RST => po_oserdes_rst,
      SHIFTIN1 => \NLW_output_[9].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN1_UNCONNECTED\,
      SHIFTIN2 => \NLW_output_[9].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN2_UNCONNECTED\,
      SHIFTOUT1 => \NLW_output_[9].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED\,
      SHIFTOUT2 => \NLW_output_[9].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED\,
      T1 => '0',
      T2 => '0',
      T3 => '0',
      T4 => '0',
      TBYTEIN => \NLW_output_[9].oserdes_dq_.sdr.oserdes_dq_i_TBYTEIN_UNCONNECTED\,
      TBYTEOUT => \NLW_output_[9].oserdes_dq_.sdr.oserdes_dq_i_TBYTEOUT_UNCONNECTED\,
      TCE => '1',
      TFB => \NLW_output_[9].oserdes_dq_.sdr.oserdes_dq_i_TFB_UNCONNECTED\,
      TQ => \NLW_output_[9].oserdes_dq_.sdr.oserdes_dq_i_TQ_UNCONNECTED\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity mig_7series_nosysclock_mig_7series_v4_2_ddr_if_post_fifo is
  port (
    \rd_ptr_timing_reg[1]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \ddr3_vio_sync_out[11]\ : out STD_LOGIC_VECTOR ( 10 downto 0 );
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[10]\ : out STD_LOGIC;
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[8]\ : out STD_LOGIC;
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[18]\ : out STD_LOGIC;
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[16]\ : out STD_LOGIC;
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[34]\ : out STD_LOGIC;
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[32]\ : out STD_LOGIC;
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[42]\ : out STD_LOGIC;
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[40]\ : out STD_LOGIC;
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[50]\ : out STD_LOGIC;
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[48]\ : out STD_LOGIC;
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[26]\ : out STD_LOGIC;
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[24]\ : out STD_LOGIC;
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[2]\ : out STD_LOGIC;
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[0]\ : out STD_LOGIC;
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[58]\ : out STD_LOGIC;
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[56]\ : out STD_LOGIC;
    \ddr3_vio_sync_out[9]\ : out STD_LOGIC;
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[11]\ : out STD_LOGIC;
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[9]\ : out STD_LOGIC;
    \ddr3_vio_sync_out[9]_0\ : out STD_LOGIC;
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[19]\ : out STD_LOGIC;
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[17]\ : out STD_LOGIC;
    \ddr3_vio_sync_out[9]_1\ : out STD_LOGIC;
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[51]\ : out STD_LOGIC;
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[49]\ : out STD_LOGIC;
    \ddr3_vio_sync_out[9]_2\ : out STD_LOGIC;
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[3]\ : out STD_LOGIC;
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[1]\ : out STD_LOGIC;
    \ddr3_vio_sync_out[9]_3\ : out STD_LOGIC;
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[59]\ : out STD_LOGIC;
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[57]\ : out STD_LOGIC;
    \ddr3_vio_sync_out[9]_4\ : out STD_LOGIC;
    \ddr3_vio_sync_out[9]_5\ : out STD_LOGIC;
    \ddr3_vio_sync_out[9]_6\ : out STD_LOGIC;
    \ddr3_vio_sync_out[9]_7\ : out STD_LOGIC;
    \ddr3_vio_sync_out[9]_8\ : out STD_LOGIC;
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[25]\ : out STD_LOGIC;
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[27]\ : out STD_LOGIC;
    \ddr3_vio_sync_out[9]_9\ : out STD_LOGIC;
    \ddr3_vio_sync_out[9]_10\ : out STD_LOGIC;
    \ddr3_vio_sync_out[9]_11\ : out STD_LOGIC;
    \ddr3_vio_sync_out[9]_12\ : out STD_LOGIC;
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[41]\ : out STD_LOGIC;
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[43]\ : out STD_LOGIC;
    \ddr3_vio_sync_out[9]_13\ : out STD_LOGIC;
    \ddr3_vio_sync_out[9]_14\ : out STD_LOGIC;
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[33]\ : out STD_LOGIC;
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[35]\ : out STD_LOGIC;
    \ddr3_vio_sync_out[9]_15\ : out STD_LOGIC;
    \ddr3_vio_sync_out[9]_16\ : out STD_LOGIC;
    \ddr3_vio_sync_out[9]_17\ : out STD_LOGIC;
    \ddr3_vio_sync_out[9]_18\ : out STD_LOGIC;
    \ddr3_vio_sync_out[9]_19\ : out STD_LOGIC;
    \my_empty_reg[4]_rep_0\ : out STD_LOGIC;
    \not_strict_mode.rd_buf_we\ : out STD_LOGIC;
    \my_empty_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    ADDRA : out STD_LOGIC_VECTOR ( 1 downto 0 );
    init_complete_r1_timing_reg : out STD_LOGIC;
    \dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]\ : out STD_LOGIC;
    \dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_0\ : out STD_LOGIC;
    phy_rddata_en : out STD_LOGIC;
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[59]_0\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \wr_ptr_reg[0]_0\ : out STD_LOGIC;
    wr_ptr : out STD_LOGIC_VECTOR ( 0 to 0 );
    wr_en : out STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    CLK : in STD_LOGIC;
    ddr3_vio_sync_out : in STD_LOGIC_VECTOR ( 2 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 31 downto 0 );
    mem_out : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \not_strict_mode.status_ram.rd_buf_we_r1_reg\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : in STD_LOGIC;
    \wr_ptr_reg[1]_0\ : in STD_LOGIC;
    ram_init_done_r : in STD_LOGIC;
    \read_fifo.fifo_out_data_r_reg[6]\ : in STD_LOGIC;
    \read_fifo.tail_r_reg\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    DOC : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \not_strict_mode.app_rd_data_reg[0]\ : in STD_LOGIC;
    DOB : in STD_LOGIC_VECTOR ( 1 downto 0 );
    DOA : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \not_strict_mode.app_rd_data_reg[7]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \not_strict_mode.app_rd_data_reg[9]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \not_strict_mode.app_rd_data_reg[11]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \not_strict_mode.app_rd_data_reg[13]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \not_strict_mode.app_rd_data_reg[15]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \not_strict_mode.app_rd_data_reg[17]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \not_strict_mode.app_rd_data_reg[19]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \not_strict_mode.app_rd_data_reg[21]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \not_strict_mode.app_rd_data_reg[23]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \not_strict_mode.app_rd_data_reg[25]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \not_strict_mode.app_rd_data_reg[27]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \not_strict_mode.app_rd_data_reg[29]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \not_strict_mode.app_rd_data_reg[31]\ : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of mig_7series_nosysclock_mig_7series_v4_2_ddr_if_post_fifo : entity is "mig_7series_v4_2_ddr_if_post_fifo";
end mig_7series_nosysclock_mig_7series_v4_2_ddr_if_post_fifo;

architecture STRUCTURE of mig_7series_nosysclock_mig_7series_v4_2_ddr_if_post_fifo is
  signal \dbg_rddata_r[0]_i_2_n_0\ : STD_LOGIC;
  signal \dbg_rddata_r[10]_i_2_n_0\ : STD_LOGIC;
  signal \dbg_rddata_r[11]_i_2_n_0\ : STD_LOGIC;
  signal \dbg_rddata_r[13]_i_2_n_0\ : STD_LOGIC;
  signal \dbg_rddata_r[1]_i_2_n_0\ : STD_LOGIC;
  signal \dbg_rddata_r[4]_i_2_n_0\ : STD_LOGIC;
  signal \dbg_rddata_r[6]_i_2_n_0\ : STD_LOGIC;
  signal \dbg_rddata_r[7]_i_2_n_0\ : STD_LOGIC;
  signal \^dq_gen_40.if_post_fifo_gen.rd_data_r_reg[0]\ : STD_LOGIC;
  signal \^dq_gen_40.if_post_fifo_gen.rd_data_r_reg[10]\ : STD_LOGIC;
  signal \^dq_gen_40.if_post_fifo_gen.rd_data_r_reg[11]\ : STD_LOGIC;
  signal \^dq_gen_40.if_post_fifo_gen.rd_data_r_reg[16]\ : STD_LOGIC;
  signal \^dq_gen_40.if_post_fifo_gen.rd_data_r_reg[17]\ : STD_LOGIC;
  signal \^dq_gen_40.if_post_fifo_gen.rd_data_r_reg[18]\ : STD_LOGIC;
  signal \^dq_gen_40.if_post_fifo_gen.rd_data_r_reg[19]\ : STD_LOGIC;
  signal \^dq_gen_40.if_post_fifo_gen.rd_data_r_reg[1]\ : STD_LOGIC;
  signal \^dq_gen_40.if_post_fifo_gen.rd_data_r_reg[24]\ : STD_LOGIC;
  signal \^dq_gen_40.if_post_fifo_gen.rd_data_r_reg[25]\ : STD_LOGIC;
  signal \^dq_gen_40.if_post_fifo_gen.rd_data_r_reg[26]\ : STD_LOGIC;
  signal \^dq_gen_40.if_post_fifo_gen.rd_data_r_reg[27]\ : STD_LOGIC;
  signal \^dq_gen_40.if_post_fifo_gen.rd_data_r_reg[2]\ : STD_LOGIC;
  signal \^dq_gen_40.if_post_fifo_gen.rd_data_r_reg[32]\ : STD_LOGIC;
  signal \^dq_gen_40.if_post_fifo_gen.rd_data_r_reg[33]\ : STD_LOGIC;
  signal \^dq_gen_40.if_post_fifo_gen.rd_data_r_reg[34]\ : STD_LOGIC;
  signal \^dq_gen_40.if_post_fifo_gen.rd_data_r_reg[35]\ : STD_LOGIC;
  signal \^dq_gen_40.if_post_fifo_gen.rd_data_r_reg[3]\ : STD_LOGIC;
  signal \^dq_gen_40.if_post_fifo_gen.rd_data_r_reg[40]\ : STD_LOGIC;
  signal \^dq_gen_40.if_post_fifo_gen.rd_data_r_reg[41]\ : STD_LOGIC;
  signal \^dq_gen_40.if_post_fifo_gen.rd_data_r_reg[42]\ : STD_LOGIC;
  signal \^dq_gen_40.if_post_fifo_gen.rd_data_r_reg[43]\ : STD_LOGIC;
  signal \^dq_gen_40.if_post_fifo_gen.rd_data_r_reg[48]\ : STD_LOGIC;
  signal \^dq_gen_40.if_post_fifo_gen.rd_data_r_reg[49]\ : STD_LOGIC;
  signal \^dq_gen_40.if_post_fifo_gen.rd_data_r_reg[50]\ : STD_LOGIC;
  signal \^dq_gen_40.if_post_fifo_gen.rd_data_r_reg[51]\ : STD_LOGIC;
  signal \^dq_gen_40.if_post_fifo_gen.rd_data_r_reg[56]\ : STD_LOGIC;
  signal \^dq_gen_40.if_post_fifo_gen.rd_data_r_reg[57]\ : STD_LOGIC;
  signal \^dq_gen_40.if_post_fifo_gen.rd_data_r_reg[58]\ : STD_LOGIC;
  signal \^dq_gen_40.if_post_fifo_gen.rd_data_r_reg[59]\ : STD_LOGIC;
  signal \^dq_gen_40.if_post_fifo_gen.rd_data_r_reg[8]\ : STD_LOGIC;
  signal \^dq_gen_40.if_post_fifo_gen.rd_data_r_reg[9]\ : STD_LOGIC;
  signal my_empty : STD_LOGIC_VECTOR ( 4 downto 1 );
  signal \my_empty[0]_i_1_n_0\ : STD_LOGIC;
  signal \my_empty[1]_i_1_n_0\ : STD_LOGIC;
  signal \my_empty[2]_i_1_n_0\ : STD_LOGIC;
  signal \my_empty[3]_i_1_n_0\ : STD_LOGIC;
  signal \my_empty[4]_i_1_n_0\ : STD_LOGIC;
  signal \my_empty[4]_i_2_n_0\ : STD_LOGIC;
  signal \^my_empty_reg[0]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^my_empty_reg[4]_rep_0\ : STD_LOGIC;
  signal my_full : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \my_full[1]_i_1_n_0\ : STD_LOGIC;
  signal rd_ptr : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \rd_ptr[0]_i_1_n_0\ : STD_LOGIC;
  signal \rd_ptr[1]_i_1_n_0\ : STD_LOGIC;
  signal rd_ptr_timing : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of rd_ptr_timing : signal is "true";
  attribute syn_maxfan : string;
  attribute syn_maxfan of rd_ptr_timing : signal is "10";
  signal \rd_ptr_timing[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \rd_ptr_timing[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \^wr_ptr\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \wr_ptr[0]_i_1__3_n_0\ : STD_LOGIC;
  signal \wr_ptr[1]_i_1__3_n_0\ : STD_LOGIC;
  signal \^wr_ptr_reg[0]_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of mux_rd_valid_r_i_1 : label is "soft_lutpair452";
  attribute SOFT_HLUTNM of \my_empty[1]_i_1\ : label is "soft_lutpair448";
  attribute SOFT_HLUTNM of \my_empty[3]_i_1\ : label is "soft_lutpair448";
  attribute ORIG_CELL_NAME : string;
  attribute ORIG_CELL_NAME of \my_empty_reg[4]\ : label is "my_empty_reg[4]";
  attribute IS_FANOUT_CONSTRAINED : integer;
  attribute IS_FANOUT_CONSTRAINED of \my_empty_reg[4]_rep\ : label is 1;
  attribute ORIG_CELL_NAME of \my_empty_reg[4]_rep\ : label is "my_empty_reg[4]";
  attribute SOFT_HLUTNM of \my_full[1]_i_1\ : label is "soft_lutpair452";
  attribute SOFT_HLUTNM of \rd_ptr[0]_i_1\ : label is "soft_lutpair450";
  attribute SOFT_HLUTNM of \rd_ptr[1]_i_1\ : label is "soft_lutpair450";
  attribute syn_maxfan of \rd_ptr_reg[0]\ : label is "10";
  attribute syn_maxfan of \rd_ptr_reg[1]\ : label is "10";
  attribute KEEP : string;
  attribute KEEP of \rd_ptr_timing_reg[0]\ : label is "yes";
  attribute syn_maxfan of \rd_ptr_timing_reg[0]\ : label is "10";
  attribute KEEP of \rd_ptr_timing_reg[1]\ : label is "yes";
  attribute syn_maxfan of \rd_ptr_timing_reg[1]\ : label is "10";
  attribute SOFT_HLUTNM of \read_fifo.tail_r[0]_i_1\ : label is "soft_lutpair449";
  attribute SOFT_HLUTNM of \read_fifo.tail_r[1]_i_1\ : label is "soft_lutpair449";
  attribute SOFT_HLUTNM of \wr_ptr[0]_i_1__3\ : label is "soft_lutpair451";
  attribute SOFT_HLUTNM of \wr_ptr[1]_i_1__3\ : label is "soft_lutpair451";
  attribute syn_maxfan of \wr_ptr_reg[0]\ : label is "10";
  attribute syn_maxfan of \wr_ptr_reg[1]\ : label is "10";
begin
  \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[0]\ <= \^dq_gen_40.if_post_fifo_gen.rd_data_r_reg[0]\;
  \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[10]\ <= \^dq_gen_40.if_post_fifo_gen.rd_data_r_reg[10]\;
  \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[11]\ <= \^dq_gen_40.if_post_fifo_gen.rd_data_r_reg[11]\;
  \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[16]\ <= \^dq_gen_40.if_post_fifo_gen.rd_data_r_reg[16]\;
  \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[17]\ <= \^dq_gen_40.if_post_fifo_gen.rd_data_r_reg[17]\;
  \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[18]\ <= \^dq_gen_40.if_post_fifo_gen.rd_data_r_reg[18]\;
  \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[19]\ <= \^dq_gen_40.if_post_fifo_gen.rd_data_r_reg[19]\;
  \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[1]\ <= \^dq_gen_40.if_post_fifo_gen.rd_data_r_reg[1]\;
  \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[24]\ <= \^dq_gen_40.if_post_fifo_gen.rd_data_r_reg[24]\;
  \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[25]\ <= \^dq_gen_40.if_post_fifo_gen.rd_data_r_reg[25]\;
  \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[26]\ <= \^dq_gen_40.if_post_fifo_gen.rd_data_r_reg[26]\;
  \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[27]\ <= \^dq_gen_40.if_post_fifo_gen.rd_data_r_reg[27]\;
  \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[2]\ <= \^dq_gen_40.if_post_fifo_gen.rd_data_r_reg[2]\;
  \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[32]\ <= \^dq_gen_40.if_post_fifo_gen.rd_data_r_reg[32]\;
  \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[33]\ <= \^dq_gen_40.if_post_fifo_gen.rd_data_r_reg[33]\;
  \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[34]\ <= \^dq_gen_40.if_post_fifo_gen.rd_data_r_reg[34]\;
  \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[35]\ <= \^dq_gen_40.if_post_fifo_gen.rd_data_r_reg[35]\;
  \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[3]\ <= \^dq_gen_40.if_post_fifo_gen.rd_data_r_reg[3]\;
  \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[40]\ <= \^dq_gen_40.if_post_fifo_gen.rd_data_r_reg[40]\;
  \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[41]\ <= \^dq_gen_40.if_post_fifo_gen.rd_data_r_reg[41]\;
  \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[42]\ <= \^dq_gen_40.if_post_fifo_gen.rd_data_r_reg[42]\;
  \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[43]\ <= \^dq_gen_40.if_post_fifo_gen.rd_data_r_reg[43]\;
  \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[48]\ <= \^dq_gen_40.if_post_fifo_gen.rd_data_r_reg[48]\;
  \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[49]\ <= \^dq_gen_40.if_post_fifo_gen.rd_data_r_reg[49]\;
  \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[50]\ <= \^dq_gen_40.if_post_fifo_gen.rd_data_r_reg[50]\;
  \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[51]\ <= \^dq_gen_40.if_post_fifo_gen.rd_data_r_reg[51]\;
  \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[56]\ <= \^dq_gen_40.if_post_fifo_gen.rd_data_r_reg[56]\;
  \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[57]\ <= \^dq_gen_40.if_post_fifo_gen.rd_data_r_reg[57]\;
  \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[58]\ <= \^dq_gen_40.if_post_fifo_gen.rd_data_r_reg[58]\;
  \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[59]\ <= \^dq_gen_40.if_post_fifo_gen.rd_data_r_reg[59]\;
  \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[8]\ <= \^dq_gen_40.if_post_fifo_gen.rd_data_r_reg[8]\;
  \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[9]\ <= \^dq_gen_40.if_post_fifo_gen.rd_data_r_reg[9]\;
  \my_empty_reg[0]_0\(0) <= \^my_empty_reg[0]_0\(0);
  \my_empty_reg[4]_rep_0\ <= \^my_empty_reg[4]_rep_0\;
  \rd_ptr_timing_reg[1]_0\(1 downto 0) <= rd_ptr_timing(1 downto 0);
  wr_ptr(0) <= \^wr_ptr\(0);
  \wr_ptr_reg[0]_0\ <= \^wr_ptr_reg[0]_0\;
\dbg_rddata_r[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FF00B8B8"
    )
        port map (
      I0 => \^dq_gen_40.if_post_fifo_gen.rd_data_r_reg[10]\,
      I1 => ddr3_vio_sync_out(1),
      I2 => \^dq_gen_40.if_post_fifo_gen.rd_data_r_reg[8]\,
      I3 => \dbg_rddata_r[0]_i_2_n_0\,
      I4 => ddr3_vio_sync_out(0),
      I5 => ddr3_vio_sync_out(2),
      O => \ddr3_vio_sync_out[11]\(0)
    );
\dbg_rddata_r[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(7),
      I1 => mem_out(7),
      I2 => ddr3_vio_sync_out(1),
      I3 => Q(5),
      I4 => \^my_empty_reg[4]_rep_0\,
      I5 => mem_out(5),
      O => \dbg_rddata_r[0]_i_2_n_0\
    );
\dbg_rddata_r[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8555805585008000"
    )
        port map (
      I0 => ddr3_vio_sync_out(2),
      I1 => \^dq_gen_40.if_post_fifo_gen.rd_data_r_reg[32]\,
      I2 => ddr3_vio_sync_out(1),
      I3 => ddr3_vio_sync_out(0),
      I4 => \^dq_gen_40.if_post_fifo_gen.rd_data_r_reg[34]\,
      I5 => \dbg_rddata_r[10]_i_2_n_0\,
      O => \ddr3_vio_sync_out[11]\(8)
    );
\dbg_rddata_r[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(19),
      I1 => mem_out(19),
      I2 => ddr3_vio_sync_out(1),
      I3 => Q(17),
      I4 => \^my_empty_reg[4]_rep_0\,
      I5 => mem_out(17),
      O => \dbg_rddata_r[10]_i_2_n_0\
    );
\dbg_rddata_r[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A5450545A0400040"
    )
        port map (
      I0 => ddr3_vio_sync_out(2),
      I1 => \^dq_gen_40.if_post_fifo_gen.rd_data_r_reg[42]\,
      I2 => ddr3_vio_sync_out(0),
      I3 => ddr3_vio_sync_out(1),
      I4 => \^dq_gen_40.if_post_fifo_gen.rd_data_r_reg[40]\,
      I5 => \dbg_rddata_r[11]_i_2_n_0\,
      O => \ddr3_vio_sync_out[11]\(9)
    );
\dbg_rddata_r[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(23),
      I1 => mem_out(23),
      I2 => ddr3_vio_sync_out(1),
      I3 => Q(21),
      I4 => my_empty(4),
      I5 => mem_out(21),
      O => \dbg_rddata_r[11]_i_2_n_0\
    );
\dbg_rddata_r[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFC0AFAFCFC0A0A0"
    )
        port map (
      I0 => \^dq_gen_40.if_post_fifo_gen.rd_data_r_reg[50]\,
      I1 => \^dq_gen_40.if_post_fifo_gen.rd_data_r_reg[48]\,
      I2 => ddr3_vio_sync_out(0),
      I3 => \^dq_gen_40.if_post_fifo_gen.rd_data_r_reg[51]\,
      I4 => ddr3_vio_sync_out(1),
      I5 => \^dq_gen_40.if_post_fifo_gen.rd_data_r_reg[49]\,
      O => \ddr3_vio_sync_out[9]_1\
    );
\dbg_rddata_r[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A5450545A0400040"
    )
        port map (
      I0 => ddr3_vio_sync_out(2),
      I1 => \^dq_gen_40.if_post_fifo_gen.rd_data_r_reg[26]\,
      I2 => ddr3_vio_sync_out(0),
      I3 => ddr3_vio_sync_out(1),
      I4 => \^dq_gen_40.if_post_fifo_gen.rd_data_r_reg[24]\,
      I5 => \dbg_rddata_r[13]_i_2_n_0\,
      O => \ddr3_vio_sync_out[11]\(10)
    );
\dbg_rddata_r[13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(15),
      I1 => mem_out(15),
      I2 => ddr3_vio_sync_out(1),
      I3 => Q(13),
      I4 => my_empty(4),
      I5 => mem_out(13),
      O => \dbg_rddata_r[13]_i_2_n_0\
    );
\dbg_rddata_r[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFC0AFAFCFC0A0A0"
    )
        port map (
      I0 => \^dq_gen_40.if_post_fifo_gen.rd_data_r_reg[2]\,
      I1 => \^dq_gen_40.if_post_fifo_gen.rd_data_r_reg[0]\,
      I2 => ddr3_vio_sync_out(0),
      I3 => \^dq_gen_40.if_post_fifo_gen.rd_data_r_reg[3]\,
      I4 => ddr3_vio_sync_out(1),
      I5 => \^dq_gen_40.if_post_fifo_gen.rd_data_r_reg[1]\,
      O => \ddr3_vio_sync_out[9]_2\
    );
\dbg_rddata_r[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFC0AFAFCFC0A0A0"
    )
        port map (
      I0 => \^dq_gen_40.if_post_fifo_gen.rd_data_r_reg[58]\,
      I1 => \^dq_gen_40.if_post_fifo_gen.rd_data_r_reg[56]\,
      I2 => ddr3_vio_sync_out(0),
      I3 => \^dq_gen_40.if_post_fifo_gen.rd_data_r_reg[59]\,
      I4 => ddr3_vio_sync_out(1),
      I5 => \^dq_gen_40.if_post_fifo_gen.rd_data_r_reg[57]\,
      O => \ddr3_vio_sync_out[9]_3\
    );
\dbg_rddata_r[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^dq_gen_40.if_post_fifo_gen.rd_data_r_reg[9]\,
      I1 => \^dq_gen_40.if_post_fifo_gen.rd_data_r_reg[11]\,
      I2 => ddr3_vio_sync_out(0),
      I3 => \^dq_gen_40.if_post_fifo_gen.rd_data_r_reg[8]\,
      I4 => ddr3_vio_sync_out(1),
      I5 => \^dq_gen_40.if_post_fifo_gen.rd_data_r_reg[10]\,
      O => \ddr3_vio_sync_out[9]_18\
    );
\dbg_rddata_r[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^dq_gen_40.if_post_fifo_gen.rd_data_r_reg[17]\,
      I1 => \^dq_gen_40.if_post_fifo_gen.rd_data_r_reg[19]\,
      I2 => ddr3_vio_sync_out(0),
      I3 => \^dq_gen_40.if_post_fifo_gen.rd_data_r_reg[16]\,
      I4 => ddr3_vio_sync_out(1),
      I5 => \^dq_gen_40.if_post_fifo_gen.rd_data_r_reg[18]\,
      O => \ddr3_vio_sync_out[9]_16\
    );
\dbg_rddata_r[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^dq_gen_40.if_post_fifo_gen.rd_data_r_reg[33]\,
      I1 => \^dq_gen_40.if_post_fifo_gen.rd_data_r_reg[35]\,
      I2 => ddr3_vio_sync_out(0),
      I3 => \^dq_gen_40.if_post_fifo_gen.rd_data_r_reg[32]\,
      I4 => ddr3_vio_sync_out(1),
      I5 => \^dq_gen_40.if_post_fifo_gen.rd_data_r_reg[34]\,
      O => \ddr3_vio_sync_out[9]_14\
    );
\dbg_rddata_r[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^dq_gen_40.if_post_fifo_gen.rd_data_r_reg[41]\,
      I1 => \^dq_gen_40.if_post_fifo_gen.rd_data_r_reg[43]\,
      I2 => ddr3_vio_sync_out(0),
      I3 => \^dq_gen_40.if_post_fifo_gen.rd_data_r_reg[40]\,
      I4 => ddr3_vio_sync_out(1),
      I5 => \^dq_gen_40.if_post_fifo_gen.rd_data_r_reg[42]\,
      O => \ddr3_vio_sync_out[9]_12\
    );
\dbg_rddata_r[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FF00B8B8"
    )
        port map (
      I0 => \^dq_gen_40.if_post_fifo_gen.rd_data_r_reg[18]\,
      I1 => ddr3_vio_sync_out(1),
      I2 => \^dq_gen_40.if_post_fifo_gen.rd_data_r_reg[16]\,
      I3 => \dbg_rddata_r[1]_i_2_n_0\,
      I4 => ddr3_vio_sync_out(0),
      I5 => ddr3_vio_sync_out(2),
      O => \ddr3_vio_sync_out[11]\(1)
    );
\dbg_rddata_r[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(11),
      I1 => mem_out(11),
      I2 => ddr3_vio_sync_out(1),
      I3 => Q(9),
      I4 => \^my_empty_reg[4]_rep_0\,
      I5 => mem_out(9),
      O => \dbg_rddata_r[1]_i_2_n_0\
    );
\dbg_rddata_r[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^dq_gen_40.if_post_fifo_gen.rd_data_r_reg[49]\,
      I1 => \^dq_gen_40.if_post_fifo_gen.rd_data_r_reg[51]\,
      I2 => ddr3_vio_sync_out(0),
      I3 => \^dq_gen_40.if_post_fifo_gen.rd_data_r_reg[48]\,
      I4 => ddr3_vio_sync_out(1),
      I5 => \^dq_gen_40.if_post_fifo_gen.rd_data_r_reg[50]\,
      O => \ddr3_vio_sync_out[9]_10\
    );
\dbg_rddata_r[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^dq_gen_40.if_post_fifo_gen.rd_data_r_reg[25]\,
      I1 => \^dq_gen_40.if_post_fifo_gen.rd_data_r_reg[27]\,
      I2 => ddr3_vio_sync_out(0),
      I3 => \^dq_gen_40.if_post_fifo_gen.rd_data_r_reg[24]\,
      I4 => ddr3_vio_sync_out(1),
      I5 => \^dq_gen_40.if_post_fifo_gen.rd_data_r_reg[26]\,
      O => \ddr3_vio_sync_out[9]_8\
    );
\dbg_rddata_r[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^dq_gen_40.if_post_fifo_gen.rd_data_r_reg[1]\,
      I1 => \^dq_gen_40.if_post_fifo_gen.rd_data_r_reg[3]\,
      I2 => ddr3_vio_sync_out(0),
      I3 => \^dq_gen_40.if_post_fifo_gen.rd_data_r_reg[0]\,
      I4 => ddr3_vio_sync_out(1),
      I5 => \^dq_gen_40.if_post_fifo_gen.rd_data_r_reg[2]\,
      O => \ddr3_vio_sync_out[9]_6\
    );
\dbg_rddata_r[23]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^dq_gen_40.if_post_fifo_gen.rd_data_r_reg[57]\,
      I1 => \^dq_gen_40.if_post_fifo_gen.rd_data_r_reg[59]\,
      I2 => ddr3_vio_sync_out(0),
      I3 => \^dq_gen_40.if_post_fifo_gen.rd_data_r_reg[56]\,
      I4 => ddr3_vio_sync_out(1),
      I5 => \^dq_gen_40.if_post_fifo_gen.rd_data_r_reg[58]\,
      O => \ddr3_vio_sync_out[9]_4\
    );
\dbg_rddata_r[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^dq_gen_40.if_post_fifo_gen.rd_data_r_reg[10]\,
      I1 => \^dq_gen_40.if_post_fifo_gen.rd_data_r_reg[8]\,
      I2 => ddr3_vio_sync_out(0),
      I3 => \^dq_gen_40.if_post_fifo_gen.rd_data_r_reg[9]\,
      I4 => ddr3_vio_sync_out(1),
      I5 => \^dq_gen_40.if_post_fifo_gen.rd_data_r_reg[11]\,
      O => \ddr3_vio_sync_out[9]_19\
    );
\dbg_rddata_r[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^dq_gen_40.if_post_fifo_gen.rd_data_r_reg[18]\,
      I1 => \^dq_gen_40.if_post_fifo_gen.rd_data_r_reg[16]\,
      I2 => ddr3_vio_sync_out(0),
      I3 => \^dq_gen_40.if_post_fifo_gen.rd_data_r_reg[17]\,
      I4 => ddr3_vio_sync_out(1),
      I5 => \^dq_gen_40.if_post_fifo_gen.rd_data_r_reg[19]\,
      O => \ddr3_vio_sync_out[9]_17\
    );
\dbg_rddata_r[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^dq_gen_40.if_post_fifo_gen.rd_data_r_reg[34]\,
      I1 => \^dq_gen_40.if_post_fifo_gen.rd_data_r_reg[32]\,
      I2 => ddr3_vio_sync_out(0),
      I3 => \^dq_gen_40.if_post_fifo_gen.rd_data_r_reg[33]\,
      I4 => ddr3_vio_sync_out(1),
      I5 => \^dq_gen_40.if_post_fifo_gen.rd_data_r_reg[35]\,
      O => \ddr3_vio_sync_out[9]_15\
    );
\dbg_rddata_r[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^dq_gen_40.if_post_fifo_gen.rd_data_r_reg[42]\,
      I1 => \^dq_gen_40.if_post_fifo_gen.rd_data_r_reg[40]\,
      I2 => ddr3_vio_sync_out(0),
      I3 => \^dq_gen_40.if_post_fifo_gen.rd_data_r_reg[41]\,
      I4 => ddr3_vio_sync_out(1),
      I5 => \^dq_gen_40.if_post_fifo_gen.rd_data_r_reg[43]\,
      O => \ddr3_vio_sync_out[9]_13\
    );
\dbg_rddata_r[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^dq_gen_40.if_post_fifo_gen.rd_data_r_reg[50]\,
      I1 => \^dq_gen_40.if_post_fifo_gen.rd_data_r_reg[48]\,
      I2 => ddr3_vio_sync_out(0),
      I3 => \^dq_gen_40.if_post_fifo_gen.rd_data_r_reg[49]\,
      I4 => ddr3_vio_sync_out(1),
      I5 => \^dq_gen_40.if_post_fifo_gen.rd_data_r_reg[51]\,
      O => \ddr3_vio_sync_out[9]_11\
    );
\dbg_rddata_r[29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^dq_gen_40.if_post_fifo_gen.rd_data_r_reg[26]\,
      I1 => \^dq_gen_40.if_post_fifo_gen.rd_data_r_reg[24]\,
      I2 => ddr3_vio_sync_out(0),
      I3 => \^dq_gen_40.if_post_fifo_gen.rd_data_r_reg[25]\,
      I4 => ddr3_vio_sync_out(1),
      I5 => \^dq_gen_40.if_post_fifo_gen.rd_data_r_reg[27]\,
      O => \ddr3_vio_sync_out[9]_9\
    );
\dbg_rddata_r[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FF00B8B8"
    )
        port map (
      I0 => \^dq_gen_40.if_post_fifo_gen.rd_data_r_reg[34]\,
      I1 => ddr3_vio_sync_out(1),
      I2 => \^dq_gen_40.if_post_fifo_gen.rd_data_r_reg[32]\,
      I3 => \dbg_rddata_r[10]_i_2_n_0\,
      I4 => ddr3_vio_sync_out(0),
      I5 => ddr3_vio_sync_out(2),
      O => \ddr3_vio_sync_out[11]\(2)
    );
\dbg_rddata_r[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^dq_gen_40.if_post_fifo_gen.rd_data_r_reg[2]\,
      I1 => \^dq_gen_40.if_post_fifo_gen.rd_data_r_reg[0]\,
      I2 => ddr3_vio_sync_out(0),
      I3 => \^dq_gen_40.if_post_fifo_gen.rd_data_r_reg[1]\,
      I4 => ddr3_vio_sync_out(1),
      I5 => \^dq_gen_40.if_post_fifo_gen.rd_data_r_reg[3]\,
      O => \ddr3_vio_sync_out[9]_7\
    );
\dbg_rddata_r[31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^dq_gen_40.if_post_fifo_gen.rd_data_r_reg[58]\,
      I1 => \^dq_gen_40.if_post_fifo_gen.rd_data_r_reg[56]\,
      I2 => ddr3_vio_sync_out(0),
      I3 => \^dq_gen_40.if_post_fifo_gen.rd_data_r_reg[57]\,
      I4 => ddr3_vio_sync_out(1),
      I5 => \^dq_gen_40.if_post_fifo_gen.rd_data_r_reg[59]\,
      O => \ddr3_vio_sync_out[9]_5\
    );
\dbg_rddata_r[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FF00B8B8"
    )
        port map (
      I0 => \^dq_gen_40.if_post_fifo_gen.rd_data_r_reg[42]\,
      I1 => ddr3_vio_sync_out(1),
      I2 => \^dq_gen_40.if_post_fifo_gen.rd_data_r_reg[40]\,
      I3 => \dbg_rddata_r[11]_i_2_n_0\,
      I4 => ddr3_vio_sync_out(0),
      I5 => ddr3_vio_sync_out(2),
      O => \ddr3_vio_sync_out[11]\(3)
    );
\dbg_rddata_r[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FF00B8B8"
    )
        port map (
      I0 => \^dq_gen_40.if_post_fifo_gen.rd_data_r_reg[50]\,
      I1 => ddr3_vio_sync_out(1),
      I2 => \^dq_gen_40.if_post_fifo_gen.rd_data_r_reg[48]\,
      I3 => \dbg_rddata_r[4]_i_2_n_0\,
      I4 => ddr3_vio_sync_out(0),
      I5 => ddr3_vio_sync_out(2),
      O => \ddr3_vio_sync_out[11]\(4)
    );
\dbg_rddata_r[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(27),
      I1 => mem_out(27),
      I2 => ddr3_vio_sync_out(1),
      I3 => Q(25),
      I4 => my_empty(4),
      I5 => mem_out(25),
      O => \dbg_rddata_r[4]_i_2_n_0\
    );
\dbg_rddata_r[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FF00B8B8"
    )
        port map (
      I0 => \^dq_gen_40.if_post_fifo_gen.rd_data_r_reg[26]\,
      I1 => ddr3_vio_sync_out(1),
      I2 => \^dq_gen_40.if_post_fifo_gen.rd_data_r_reg[24]\,
      I3 => \dbg_rddata_r[13]_i_2_n_0\,
      I4 => ddr3_vio_sync_out(0),
      I5 => ddr3_vio_sync_out(2),
      O => \ddr3_vio_sync_out[11]\(5)
    );
\dbg_rddata_r[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FF00B8B8"
    )
        port map (
      I0 => \^dq_gen_40.if_post_fifo_gen.rd_data_r_reg[2]\,
      I1 => ddr3_vio_sync_out(1),
      I2 => \^dq_gen_40.if_post_fifo_gen.rd_data_r_reg[0]\,
      I3 => \dbg_rddata_r[6]_i_2_n_0\,
      I4 => ddr3_vio_sync_out(0),
      I5 => ddr3_vio_sync_out(2),
      O => \ddr3_vio_sync_out[11]\(6)
    );
\dbg_rddata_r[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(3),
      I1 => mem_out(3),
      I2 => ddr3_vio_sync_out(1),
      I3 => Q(1),
      I4 => my_empty(4),
      I5 => mem_out(1),
      O => \dbg_rddata_r[6]_i_2_n_0\
    );
\dbg_rddata_r[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FF00B8B8"
    )
        port map (
      I0 => \^dq_gen_40.if_post_fifo_gen.rd_data_r_reg[58]\,
      I1 => ddr3_vio_sync_out(1),
      I2 => \^dq_gen_40.if_post_fifo_gen.rd_data_r_reg[56]\,
      I3 => \dbg_rddata_r[7]_i_2_n_0\,
      I4 => ddr3_vio_sync_out(0),
      I5 => ddr3_vio_sync_out(2),
      O => \ddr3_vio_sync_out[11]\(7)
    );
\dbg_rddata_r[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(31),
      I1 => mem_out(31),
      I2 => ddr3_vio_sync_out(1),
      I3 => Q(29),
      I4 => my_empty(4),
      I5 => mem_out(29),
      O => \dbg_rddata_r[7]_i_2_n_0\
    );
\dbg_rddata_r[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFC0AFAFCFC0A0A0"
    )
        port map (
      I0 => \^dq_gen_40.if_post_fifo_gen.rd_data_r_reg[10]\,
      I1 => \^dq_gen_40.if_post_fifo_gen.rd_data_r_reg[8]\,
      I2 => ddr3_vio_sync_out(0),
      I3 => \^dq_gen_40.if_post_fifo_gen.rd_data_r_reg[11]\,
      I4 => ddr3_vio_sync_out(1),
      I5 => \^dq_gen_40.if_post_fifo_gen.rd_data_r_reg[9]\,
      O => \ddr3_vio_sync_out[9]\
    );
\dbg_rddata_r[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFC0AFAFCFC0A0A0"
    )
        port map (
      I0 => \^dq_gen_40.if_post_fifo_gen.rd_data_r_reg[18]\,
      I1 => \^dq_gen_40.if_post_fifo_gen.rd_data_r_reg[16]\,
      I2 => ddr3_vio_sync_out(0),
      I3 => \^dq_gen_40.if_post_fifo_gen.rd_data_r_reg[19]\,
      I4 => ddr3_vio_sync_out(1),
      I5 => \^dq_gen_40.if_post_fifo_gen.rd_data_r_reg[17]\,
      O => \ddr3_vio_sync_out[9]_0\
    );
dbg_rddata_valid_r_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \out\,
      I1 => \^my_empty_reg[0]_0\(0),
      I2 => \wr_ptr_reg[1]_0\,
      O => init_complete_r1_timing_reg
    );
\gen_mux_rd_div2.gen_mux_rd[0].mux_rd_fall0_r[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(5),
      I1 => \^my_empty_reg[4]_rep_0\,
      I2 => mem_out(5),
      O => \^dq_gen_40.if_post_fifo_gen.rd_data_r_reg[9]\
    );
\gen_mux_rd_div2.gen_mux_rd[0].mux_rd_fall1_r[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(7),
      I1 => \^my_empty_reg[4]_rep_0\,
      I2 => mem_out(7),
      O => \^dq_gen_40.if_post_fifo_gen.rd_data_r_reg[11]\
    );
\gen_mux_rd_div2.gen_mux_rd[0].mux_rd_rise0_r[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(4),
      I1 => \^my_empty_reg[4]_rep_0\,
      I2 => mem_out(4),
      O => \^dq_gen_40.if_post_fifo_gen.rd_data_r_reg[8]\
    );
\gen_mux_rd_div2.gen_mux_rd[0].mux_rd_rise1_r[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(6),
      I1 => \^my_empty_reg[4]_rep_0\,
      I2 => mem_out(6),
      O => \^dq_gen_40.if_post_fifo_gen.rd_data_r_reg[10]\
    );
\gen_mux_rd_div2.gen_mux_rd[1].mux_rd_fall0_r[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(9),
      I1 => \^my_empty_reg[4]_rep_0\,
      I2 => mem_out(9),
      O => \^dq_gen_40.if_post_fifo_gen.rd_data_r_reg[17]\
    );
\gen_mux_rd_div2.gen_mux_rd[1].mux_rd_fall1_r[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(11),
      I1 => \^my_empty_reg[4]_rep_0\,
      I2 => mem_out(11),
      O => \^dq_gen_40.if_post_fifo_gen.rd_data_r_reg[19]\
    );
\gen_mux_rd_div2.gen_mux_rd[1].mux_rd_rise0_r[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(8),
      I1 => \^my_empty_reg[4]_rep_0\,
      I2 => mem_out(8),
      O => \^dq_gen_40.if_post_fifo_gen.rd_data_r_reg[16]\
    );
\gen_mux_rd_div2.gen_mux_rd[1].mux_rd_rise1_r[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(10),
      I1 => \^my_empty_reg[4]_rep_0\,
      I2 => mem_out(10),
      O => \^dq_gen_40.if_post_fifo_gen.rd_data_r_reg[18]\
    );
\gen_mux_rd_div2.gen_mux_rd[2].mux_rd_fall0_r[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(17),
      I1 => \^my_empty_reg[4]_rep_0\,
      I2 => mem_out(17),
      O => \^dq_gen_40.if_post_fifo_gen.rd_data_r_reg[33]\
    );
\gen_mux_rd_div2.gen_mux_rd[2].mux_rd_fall1_r[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(19),
      I1 => \^my_empty_reg[4]_rep_0\,
      I2 => mem_out(19),
      O => \^dq_gen_40.if_post_fifo_gen.rd_data_r_reg[35]\
    );
\gen_mux_rd_div2.gen_mux_rd[2].mux_rd_rise0_r[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(16),
      I1 => \^my_empty_reg[4]_rep_0\,
      I2 => mem_out(16),
      O => \^dq_gen_40.if_post_fifo_gen.rd_data_r_reg[32]\
    );
\gen_mux_rd_div2.gen_mux_rd[2].mux_rd_rise1_r[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(18),
      I1 => \^my_empty_reg[4]_rep_0\,
      I2 => mem_out(18),
      O => \^dq_gen_40.if_post_fifo_gen.rd_data_r_reg[34]\
    );
\gen_mux_rd_div2.gen_mux_rd[3].mux_rd_fall0_r[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(21),
      I1 => \^my_empty_reg[4]_rep_0\,
      I2 => mem_out(21),
      O => \^dq_gen_40.if_post_fifo_gen.rd_data_r_reg[41]\
    );
\gen_mux_rd_div2.gen_mux_rd[3].mux_rd_fall1_r[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(23),
      I1 => \^my_empty_reg[4]_rep_0\,
      I2 => mem_out(23),
      O => \^dq_gen_40.if_post_fifo_gen.rd_data_r_reg[43]\
    );
\gen_mux_rd_div2.gen_mux_rd[3].mux_rd_rise0_r[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(20),
      I1 => \^my_empty_reg[4]_rep_0\,
      I2 => mem_out(20),
      O => \^dq_gen_40.if_post_fifo_gen.rd_data_r_reg[40]\
    );
\gen_mux_rd_div2.gen_mux_rd[3].mux_rd_rise1_r[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(22),
      I1 => \^my_empty_reg[4]_rep_0\,
      I2 => mem_out(22),
      O => \^dq_gen_40.if_post_fifo_gen.rd_data_r_reg[42]\
    );
\gen_mux_rd_div2.gen_mux_rd[4].mux_rd_fall0_r[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(25),
      I1 => \^my_empty_reg[4]_rep_0\,
      I2 => mem_out(25),
      O => \^dq_gen_40.if_post_fifo_gen.rd_data_r_reg[49]\
    );
\gen_mux_rd_div2.gen_mux_rd[4].mux_rd_fall1_r[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(27),
      I1 => \^my_empty_reg[4]_rep_0\,
      I2 => mem_out(27),
      O => \^dq_gen_40.if_post_fifo_gen.rd_data_r_reg[51]\
    );
\gen_mux_rd_div2.gen_mux_rd[4].mux_rd_rise0_r[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(24),
      I1 => \^my_empty_reg[4]_rep_0\,
      I2 => mem_out(24),
      O => \^dq_gen_40.if_post_fifo_gen.rd_data_r_reg[48]\
    );
\gen_mux_rd_div2.gen_mux_rd[4].mux_rd_rise1_r[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(26),
      I1 => \^my_empty_reg[4]_rep_0\,
      I2 => mem_out(26),
      O => \^dq_gen_40.if_post_fifo_gen.rd_data_r_reg[50]\
    );
\gen_mux_rd_div2.gen_mux_rd[5].mux_rd_fall0_r[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(13),
      I1 => \^my_empty_reg[4]_rep_0\,
      I2 => mem_out(13),
      O => \^dq_gen_40.if_post_fifo_gen.rd_data_r_reg[25]\
    );
\gen_mux_rd_div2.gen_mux_rd[5].mux_rd_fall1_r[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(15),
      I1 => \^my_empty_reg[4]_rep_0\,
      I2 => mem_out(15),
      O => \^dq_gen_40.if_post_fifo_gen.rd_data_r_reg[27]\
    );
\gen_mux_rd_div2.gen_mux_rd[5].mux_rd_rise0_r[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(12),
      I1 => \^my_empty_reg[4]_rep_0\,
      I2 => mem_out(12),
      O => \^dq_gen_40.if_post_fifo_gen.rd_data_r_reg[24]\
    );
\gen_mux_rd_div2.gen_mux_rd[5].mux_rd_rise1_r[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(14),
      I1 => \^my_empty_reg[4]_rep_0\,
      I2 => mem_out(14),
      O => \^dq_gen_40.if_post_fifo_gen.rd_data_r_reg[26]\
    );
\gen_mux_rd_div2.gen_mux_rd[6].mux_rd_fall0_r[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(1),
      I1 => \^my_empty_reg[4]_rep_0\,
      I2 => mem_out(1),
      O => \^dq_gen_40.if_post_fifo_gen.rd_data_r_reg[1]\
    );
\gen_mux_rd_div2.gen_mux_rd[6].mux_rd_fall1_r[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(3),
      I1 => \^my_empty_reg[4]_rep_0\,
      I2 => mem_out(3),
      O => \^dq_gen_40.if_post_fifo_gen.rd_data_r_reg[3]\
    );
\gen_mux_rd_div2.gen_mux_rd[6].mux_rd_rise0_r[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(0),
      I1 => \^my_empty_reg[4]_rep_0\,
      I2 => mem_out(0),
      O => \^dq_gen_40.if_post_fifo_gen.rd_data_r_reg[0]\
    );
\gen_mux_rd_div2.gen_mux_rd[6].mux_rd_rise1_r[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(2),
      I1 => \^my_empty_reg[4]_rep_0\,
      I2 => mem_out(2),
      O => \^dq_gen_40.if_post_fifo_gen.rd_data_r_reg[2]\
    );
\gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall0_r[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(29),
      I1 => \^my_empty_reg[4]_rep_0\,
      I2 => mem_out(29),
      O => \^dq_gen_40.if_post_fifo_gen.rd_data_r_reg[57]\
    );
\gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall1_r[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(31),
      I1 => \^my_empty_reg[4]_rep_0\,
      I2 => mem_out(31),
      O => \^dq_gen_40.if_post_fifo_gen.rd_data_r_reg[59]\
    );
\gen_mux_rd_div2.gen_mux_rd[7].mux_rd_rise0_r[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(28),
      I1 => \^my_empty_reg[4]_rep_0\,
      I2 => mem_out(28),
      O => \^dq_gen_40.if_post_fifo_gen.rd_data_r_reg[56]\
    );
\gen_mux_rd_div2.gen_mux_rd[7].mux_rd_rise1_r[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(30),
      I1 => \^my_empty_reg[4]_rep_0\,
      I2 => mem_out(30),
      O => \^dq_gen_40.if_post_fifo_gen.rd_data_r_reg[58]\
    );
mem_reg_0_3_0_5_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => my_empty(2),
      I1 => \wr_ptr_reg[1]_0\,
      O => wr_en
    );
mux_rd_valid_r_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^my_empty_reg[0]_0\(0),
      I1 => \wr_ptr_reg[1]_0\,
      O => phy_rddata_en
    );
\my_empty[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAEAAAAAAA2"
    )
        port map (
      I0 => \^my_empty_reg[0]_0\(0),
      I1 => \wr_ptr_reg[1]_0\,
      I2 => my_empty(1),
      I3 => my_empty(3),
      I4 => my_full(1),
      I5 => \my_empty[4]_i_2_n_0\,
      O => \my_empty[0]_i_1_n_0\
    );
\my_empty[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0020"
    )
        port map (
      I0 => \my_empty[4]_i_2_n_0\,
      I1 => my_empty(3),
      I2 => \wr_ptr_reg[1]_0\,
      I3 => my_full(1),
      I4 => my_empty(1),
      O => \my_empty[1]_i_1_n_0\
    );
\my_empty[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAEAAAAAAA2"
    )
        port map (
      I0 => my_empty(2),
      I1 => \wr_ptr_reg[1]_0\,
      I2 => my_empty(1),
      I3 => my_empty(3),
      I4 => my_full(1),
      I5 => \my_empty[4]_i_2_n_0\,
      O => \my_empty[2]_i_1_n_0\
    );
\my_empty[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0020"
    )
        port map (
      I0 => \my_empty[4]_i_2_n_0\,
      I1 => my_empty(1),
      I2 => \wr_ptr_reg[1]_0\,
      I3 => my_full(1),
      I4 => my_empty(3),
      O => \my_empty[3]_i_1_n_0\
    );
\my_empty[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAEAAAAAAA2"
    )
        port map (
      I0 => \^my_empty_reg[4]_rep_0\,
      I1 => \wr_ptr_reg[1]_0\,
      I2 => my_empty(1),
      I3 => my_empty(3),
      I4 => my_full(1),
      I5 => \my_empty[4]_i_2_n_0\,
      O => \my_empty[4]_i_1_n_0\
    );
\my_empty[4]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0960"
    )
        port map (
      I0 => rd_ptr(1),
      I1 => \^wr_ptr\(0),
      I2 => rd_ptr(0),
      I3 => \^wr_ptr_reg[0]_0\,
      O => \my_empty[4]_i_2_n_0\
    );
\my_empty_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => CLK,
      CE => '1',
      D => \my_empty[0]_i_1_n_0\,
      Q => \^my_empty_reg[0]_0\(0),
      S => SR(0)
    );
\my_empty_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => CLK,
      CE => '1',
      D => \my_empty[1]_i_1_n_0\,
      Q => my_empty(1),
      S => SR(0)
    );
\my_empty_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => CLK,
      CE => '1',
      D => \my_empty[2]_i_1_n_0\,
      Q => my_empty(2),
      S => SR(0)
    );
\my_empty_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => CLK,
      CE => '1',
      D => \my_empty[3]_i_1_n_0\,
      Q => my_empty(3),
      S => SR(0)
    );
\my_empty_reg[4]\: unisim.vcomponents.FDSE
     port map (
      C => CLK,
      CE => '1',
      D => \my_empty[4]_i_1_n_0\,
      Q => my_empty(4),
      S => SR(0)
    );
\my_empty_reg[4]_rep\: unisim.vcomponents.FDSE
     port map (
      C => CLK,
      CE => '1',
      D => \my_empty[4]_i_1_n_0\,
      Q => \^my_empty_reg[4]_rep_0\,
      S => SR(0)
    );
\my_full[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD00"
    )
        port map (
      I0 => \wr_ptr_reg[1]_0\,
      I1 => my_empty(1),
      I2 => my_empty(3),
      I3 => my_full(1),
      O => \my_full[1]_i_1_n_0\
    );
\my_full_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \my_full[1]_i_1_n_0\,
      Q => my_full(1),
      R => SR(0)
    );
\not_strict_mode.app_rd_data[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => DOC(0),
      I1 => \not_strict_mode.app_rd_data_reg[0]\,
      I2 => Q(4),
      I3 => my_empty(4),
      I4 => mem_out(4),
      O => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[59]_0\(0)
    );
\not_strict_mode.app_rd_data[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \not_strict_mode.app_rd_data_reg[11]\(0),
      I1 => \not_strict_mode.app_rd_data_reg[0]\,
      I2 => Q(17),
      I3 => my_empty(4),
      I4 => mem_out(17),
      O => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[59]_0\(10)
    );
\not_strict_mode.app_rd_data[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \not_strict_mode.app_rd_data_reg[11]\(1),
      I1 => \not_strict_mode.app_rd_data_reg[0]\,
      I2 => Q(21),
      I3 => my_empty(4),
      I4 => mem_out(21),
      O => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[59]_0\(11)
    );
\not_strict_mode.app_rd_data[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \not_strict_mode.app_rd_data_reg[13]\(0),
      I1 => \not_strict_mode.app_rd_data_reg[0]\,
      I2 => Q(25),
      I3 => my_empty(4),
      I4 => mem_out(25),
      O => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[59]_0\(12)
    );
\not_strict_mode.app_rd_data[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \not_strict_mode.app_rd_data_reg[13]\(1),
      I1 => \not_strict_mode.app_rd_data_reg[0]\,
      I2 => Q(13),
      I3 => my_empty(4),
      I4 => mem_out(13),
      O => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[59]_0\(13)
    );
\not_strict_mode.app_rd_data[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \not_strict_mode.app_rd_data_reg[15]\(0),
      I1 => \not_strict_mode.app_rd_data_reg[0]\,
      I2 => Q(1),
      I3 => my_empty(4),
      I4 => mem_out(1),
      O => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[59]_0\(14)
    );
\not_strict_mode.app_rd_data[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \not_strict_mode.app_rd_data_reg[15]\(1),
      I1 => \not_strict_mode.app_rd_data_reg[0]\,
      I2 => Q(29),
      I3 => my_empty(4),
      I4 => mem_out(29),
      O => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[59]_0\(15)
    );
\not_strict_mode.app_rd_data[16]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \not_strict_mode.app_rd_data_reg[17]\(0),
      I1 => \not_strict_mode.app_rd_data_reg[0]\,
      I2 => Q(6),
      I3 => my_empty(4),
      I4 => mem_out(6),
      O => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[59]_0\(16)
    );
\not_strict_mode.app_rd_data[17]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \not_strict_mode.app_rd_data_reg[17]\(1),
      I1 => \not_strict_mode.app_rd_data_reg[0]\,
      I2 => Q(10),
      I3 => my_empty(4),
      I4 => mem_out(10),
      O => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[59]_0\(17)
    );
\not_strict_mode.app_rd_data[18]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \not_strict_mode.app_rd_data_reg[19]\(0),
      I1 => \not_strict_mode.app_rd_data_reg[0]\,
      I2 => Q(18),
      I3 => my_empty(4),
      I4 => mem_out(18),
      O => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[59]_0\(18)
    );
\not_strict_mode.app_rd_data[19]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \not_strict_mode.app_rd_data_reg[19]\(1),
      I1 => \not_strict_mode.app_rd_data_reg[0]\,
      I2 => Q(22),
      I3 => my_empty(4),
      I4 => mem_out(22),
      O => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[59]_0\(19)
    );
\not_strict_mode.app_rd_data[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => DOC(1),
      I1 => \not_strict_mode.app_rd_data_reg[0]\,
      I2 => Q(8),
      I3 => my_empty(4),
      I4 => mem_out(8),
      O => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[59]_0\(1)
    );
\not_strict_mode.app_rd_data[20]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \not_strict_mode.app_rd_data_reg[21]\(0),
      I1 => \not_strict_mode.app_rd_data_reg[0]\,
      I2 => Q(26),
      I3 => my_empty(4),
      I4 => mem_out(26),
      O => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[59]_0\(20)
    );
\not_strict_mode.app_rd_data[21]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \not_strict_mode.app_rd_data_reg[21]\(1),
      I1 => \not_strict_mode.app_rd_data_reg[0]\,
      I2 => Q(14),
      I3 => my_empty(4),
      I4 => mem_out(14),
      O => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[59]_0\(21)
    );
\not_strict_mode.app_rd_data[22]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \not_strict_mode.app_rd_data_reg[23]\(0),
      I1 => \not_strict_mode.app_rd_data_reg[0]\,
      I2 => Q(2),
      I3 => my_empty(4),
      I4 => mem_out(2),
      O => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[59]_0\(22)
    );
\not_strict_mode.app_rd_data[23]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \not_strict_mode.app_rd_data_reg[23]\(1),
      I1 => \not_strict_mode.app_rd_data_reg[0]\,
      I2 => Q(30),
      I3 => my_empty(4),
      I4 => mem_out(30),
      O => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[59]_0\(23)
    );
\not_strict_mode.app_rd_data[24]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \not_strict_mode.app_rd_data_reg[25]\(0),
      I1 => \not_strict_mode.app_rd_data_reg[0]\,
      I2 => Q(7),
      I3 => my_empty(4),
      I4 => mem_out(7),
      O => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[59]_0\(24)
    );
\not_strict_mode.app_rd_data[25]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \not_strict_mode.app_rd_data_reg[25]\(1),
      I1 => \not_strict_mode.app_rd_data_reg[0]\,
      I2 => Q(11),
      I3 => my_empty(4),
      I4 => mem_out(11),
      O => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[59]_0\(25)
    );
\not_strict_mode.app_rd_data[26]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \not_strict_mode.app_rd_data_reg[27]\(0),
      I1 => \not_strict_mode.app_rd_data_reg[0]\,
      I2 => Q(19),
      I3 => my_empty(4),
      I4 => mem_out(19),
      O => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[59]_0\(26)
    );
\not_strict_mode.app_rd_data[27]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \not_strict_mode.app_rd_data_reg[27]\(1),
      I1 => \not_strict_mode.app_rd_data_reg[0]\,
      I2 => Q(23),
      I3 => my_empty(4),
      I4 => mem_out(23),
      O => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[59]_0\(27)
    );
\not_strict_mode.app_rd_data[28]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \not_strict_mode.app_rd_data_reg[29]\(0),
      I1 => \not_strict_mode.app_rd_data_reg[0]\,
      I2 => Q(27),
      I3 => my_empty(4),
      I4 => mem_out(27),
      O => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[59]_0\(28)
    );
\not_strict_mode.app_rd_data[29]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \not_strict_mode.app_rd_data_reg[29]\(1),
      I1 => \not_strict_mode.app_rd_data_reg[0]\,
      I2 => Q(15),
      I3 => my_empty(4),
      I4 => mem_out(15),
      O => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[59]_0\(29)
    );
\not_strict_mode.app_rd_data[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => DOB(0),
      I1 => \not_strict_mode.app_rd_data_reg[0]\,
      I2 => Q(16),
      I3 => my_empty(4),
      I4 => mem_out(16),
      O => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[59]_0\(2)
    );
\not_strict_mode.app_rd_data[30]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \not_strict_mode.app_rd_data_reg[31]\(0),
      I1 => \not_strict_mode.app_rd_data_reg[0]\,
      I2 => Q(3),
      I3 => my_empty(4),
      I4 => mem_out(3),
      O => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[59]_0\(30)
    );
\not_strict_mode.app_rd_data[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \not_strict_mode.app_rd_data_reg[31]\(1),
      I1 => \not_strict_mode.app_rd_data_reg[0]\,
      I2 => Q(31),
      I3 => my_empty(4),
      I4 => mem_out(31),
      O => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[59]_0\(31)
    );
\not_strict_mode.app_rd_data[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => DOB(1),
      I1 => \not_strict_mode.app_rd_data_reg[0]\,
      I2 => Q(20),
      I3 => my_empty(4),
      I4 => mem_out(20),
      O => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[59]_0\(3)
    );
\not_strict_mode.app_rd_data[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => DOA(0),
      I1 => \not_strict_mode.app_rd_data_reg[0]\,
      I2 => Q(24),
      I3 => my_empty(4),
      I4 => mem_out(24),
      O => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[59]_0\(4)
    );
\not_strict_mode.app_rd_data[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => DOA(1),
      I1 => \not_strict_mode.app_rd_data_reg[0]\,
      I2 => Q(12),
      I3 => my_empty(4),
      I4 => mem_out(12),
      O => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[59]_0\(5)
    );
\not_strict_mode.app_rd_data[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \not_strict_mode.app_rd_data_reg[7]\(0),
      I1 => \not_strict_mode.app_rd_data_reg[0]\,
      I2 => Q(0),
      I3 => my_empty(4),
      I4 => mem_out(0),
      O => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[59]_0\(6)
    );
\not_strict_mode.app_rd_data[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \not_strict_mode.app_rd_data_reg[7]\(1),
      I1 => \not_strict_mode.app_rd_data_reg[0]\,
      I2 => Q(28),
      I3 => my_empty(4),
      I4 => mem_out(28),
      O => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[59]_0\(7)
    );
\not_strict_mode.app_rd_data[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \not_strict_mode.app_rd_data_reg[9]\(0),
      I1 => \not_strict_mode.app_rd_data_reg[0]\,
      I2 => Q(5),
      I3 => my_empty(4),
      I4 => mem_out(5),
      O => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[59]_0\(8)
    );
\not_strict_mode.app_rd_data[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \not_strict_mode.app_rd_data_reg[9]\(1),
      I1 => \not_strict_mode.app_rd_data_reg[0]\,
      I2 => Q(9),
      I3 => my_empty(4),
      I4 => mem_out(9),
      O => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[59]_0\(9)
    );
\not_strict_mode.rd_buf.rd_buffer_ram[0].RAM32M0_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0444FFFF"
    )
        port map (
      I0 => \not_strict_mode.status_ram.rd_buf_we_r1_reg\(0),
      I1 => \out\,
      I2 => \^my_empty_reg[0]_0\(0),
      I3 => \wr_ptr_reg[1]_0\,
      I4 => ram_init_done_r,
      O => \not_strict_mode.rd_buf_we\
    );
\rd_ptr[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA15"
    )
        port map (
      I0 => my_empty(1),
      I1 => my_empty(3),
      I2 => \wr_ptr_reg[1]_0\,
      I3 => rd_ptr(0),
      O => \rd_ptr[0]_i_1_n_0\
    );
\rd_ptr[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD5002A"
    )
        port map (
      I0 => rd_ptr(0),
      I1 => \wr_ptr_reg[1]_0\,
      I2 => my_empty(3),
      I3 => my_empty(1),
      I4 => rd_ptr(1),
      O => \rd_ptr[1]_i_1_n_0\
    );
\rd_ptr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \rd_ptr[0]_i_1_n_0\,
      Q => rd_ptr(0),
      R => SR(0)
    );
\rd_ptr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \rd_ptr[1]_i_1_n_0\,
      Q => rd_ptr(1),
      R => SR(0)
    );
\rd_ptr_timing[0]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCC5C5C5"
    )
        port map (
      I0 => rd_ptr(0),
      I1 => rd_ptr_timing(0),
      I2 => my_empty(1),
      I3 => my_empty(3),
      I4 => \wr_ptr_reg[1]_0\,
      O => \rd_ptr_timing[0]_i_1__0_n_0\
    );
\rd_ptr_timing[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAA3C3C3C"
    )
        port map (
      I0 => rd_ptr_timing(1),
      I1 => rd_ptr(0),
      I2 => rd_ptr(1),
      I3 => \wr_ptr_reg[1]_0\,
      I4 => my_empty(3),
      I5 => my_empty(1),
      O => \rd_ptr_timing[1]_i_1__0_n_0\
    );
\rd_ptr_timing_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \rd_ptr_timing[0]_i_1__0_n_0\,
      Q => rd_ptr_timing(0),
      R => SR(0)
    );
\rd_ptr_timing_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \rd_ptr_timing[1]_i_1__0_n_0\,
      Q => rd_ptr_timing(1),
      R => SR(0)
    );
\read_fifo.fifo_ram[0].RAM32M0_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4055555515000000"
    )
        port map (
      I0 => \read_fifo.fifo_out_data_r_reg[6]\,
      I1 => \wr_ptr_reg[1]_0\,
      I2 => \^my_empty_reg[0]_0\(0),
      I3 => \out\,
      I4 => \read_fifo.tail_r_reg\(0),
      I5 => \read_fifo.tail_r_reg\(1),
      O => ADDRA(1)
    );
\read_fifo.fifo_ram[0].RAM32M0_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000A666"
    )
        port map (
      I0 => \read_fifo.tail_r_reg\(0),
      I1 => \out\,
      I2 => \^my_empty_reg[0]_0\(0),
      I3 => \wr_ptr_reg[1]_0\,
      I4 => \read_fifo.fifo_out_data_r_reg[6]\,
      O => ADDRA(0)
    );
\read_fifo.tail_r[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F70"
    )
        port map (
      I0 => \wr_ptr_reg[1]_0\,
      I1 => \^my_empty_reg[0]_0\(0),
      I2 => \out\,
      I3 => \read_fifo.tail_r_reg\(0),
      O => \dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_0\
    );
\read_fifo.tail_r[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8FFF7000"
    )
        port map (
      I0 => \wr_ptr_reg[1]_0\,
      I1 => \^my_empty_reg[0]_0\(0),
      I2 => \out\,
      I3 => \read_fifo.tail_r_reg\(0),
      I4 => \read_fifo.tail_r_reg\(1),
      O => \dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]\
    );
\wr_ptr[0]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => my_empty(1),
      I1 => \wr_ptr_reg[1]_0\,
      I2 => \^wr_ptr_reg[0]_0\,
      O => \wr_ptr[0]_i_1__3_n_0\
    );
\wr_ptr[1]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD02"
    )
        port map (
      I0 => \^wr_ptr_reg[0]_0\,
      I1 => \wr_ptr_reg[1]_0\,
      I2 => my_empty(1),
      I3 => \^wr_ptr\(0),
      O => \wr_ptr[1]_i_1__3_n_0\
    );
\wr_ptr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \wr_ptr[0]_i_1__3_n_0\,
      Q => \^wr_ptr_reg[0]_0\,
      R => SR(0)
    );
\wr_ptr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \wr_ptr[1]_i_1__3_n_0\,
      Q => \^wr_ptr\(0),
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity mig_7series_nosysclock_mig_7series_v4_2_ddr_of_pre_fifo is
  port (
    \rd_ptr_timing_reg[2]_0\ : in STD_LOGIC;
    CLK : in STD_LOGIC;
    \wr_ptr_timing_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of mig_7series_nosysclock_mig_7series_v4_2_ddr_of_pre_fifo : entity is "mig_7series_v4_2_ddr_of_pre_fifo";
end mig_7series_nosysclock_mig_7series_v4_2_ddr_of_pre_fifo;

architecture STRUCTURE of mig_7series_nosysclock_mig_7series_v4_2_ddr_of_pre_fifo is
  signal rd_ptr_timing : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute MAX_FANOUT : string;
  attribute MAX_FANOUT of rd_ptr_timing : signal is "50";
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of rd_ptr_timing : signal is "true";
  attribute RTL_MAX_FANOUT : string;
  attribute RTL_MAX_FANOUT of rd_ptr_timing : signal is "found";
  attribute syn_maxfan : string;
  attribute syn_maxfan of rd_ptr_timing : signal is "10";
  signal wr_en : STD_LOGIC;
  attribute MAX_FANOUT of wr_en : signal is "50";
  attribute RTL_MAX_FANOUT of wr_en : signal is "found";
  signal wr_ptr_timing : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute MAX_FANOUT of wr_ptr_timing : signal is "50";
  attribute RTL_KEEP of wr_ptr_timing : signal is "true";
  attribute RTL_MAX_FANOUT of wr_ptr_timing : signal is "found";
  attribute syn_maxfan of wr_ptr_timing : signal is "10";
  attribute KEEP : string;
  attribute KEEP of \rd_ptr_timing_reg[0]\ : label is "yes";
  attribute RTL_MAX_FANOUT of \rd_ptr_timing_reg[0]\ : label is "found";
  attribute syn_maxfan of \rd_ptr_timing_reg[0]\ : label is "10";
  attribute KEEP of \rd_ptr_timing_reg[1]\ : label is "yes";
  attribute RTL_MAX_FANOUT of \rd_ptr_timing_reg[1]\ : label is "found";
  attribute syn_maxfan of \rd_ptr_timing_reg[1]\ : label is "10";
  attribute KEEP of \rd_ptr_timing_reg[2]\ : label is "yes";
  attribute RTL_MAX_FANOUT of \rd_ptr_timing_reg[2]\ : label is "found";
  attribute syn_maxfan of \rd_ptr_timing_reg[2]\ : label is "10";
  attribute KEEP of \wr_ptr_timing_reg[0]\ : label is "yes";
  attribute RTL_MAX_FANOUT of \wr_ptr_timing_reg[0]\ : label is "found";
  attribute syn_maxfan of \wr_ptr_timing_reg[0]\ : label is "10";
  attribute KEEP of \wr_ptr_timing_reg[1]\ : label is "yes";
  attribute RTL_MAX_FANOUT of \wr_ptr_timing_reg[1]\ : label is "found";
  attribute syn_maxfan of \wr_ptr_timing_reg[1]\ : label is "10";
  attribute KEEP of \wr_ptr_timing_reg[2]\ : label is "yes";
  attribute RTL_MAX_FANOUT of \wr_ptr_timing_reg[2]\ : label is "found";
  attribute syn_maxfan of \wr_ptr_timing_reg[2]\ : label is "10";
begin
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => wr_en
    );
\rd_ptr_timing_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '0',
      D => '1',
      Q => rd_ptr_timing(0),
      R => \rd_ptr_timing_reg[2]_0\
    );
\rd_ptr_timing_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '0',
      D => '0',
      Q => rd_ptr_timing(1),
      R => \rd_ptr_timing_reg[2]_0\
    );
\rd_ptr_timing_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '0',
      D => '0',
      Q => rd_ptr_timing(2),
      R => \rd_ptr_timing_reg[2]_0\
    );
\wr_ptr_timing_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '0',
      D => '1',
      Q => wr_ptr_timing(0),
      R => \wr_ptr_timing_reg[0]_0\(0)
    );
\wr_ptr_timing_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '0',
      D => '0',
      Q => wr_ptr_timing(1),
      R => \wr_ptr_timing_reg[0]_0\(0)
    );
\wr_ptr_timing_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '0',
      D => '0',
      Q => wr_ptr_timing(2),
      R => \wr_ptr_timing_reg[0]_0\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \mig_7series_nosysclock_mig_7series_v4_2_ddr_of_pre_fifo__parameterized0\ is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \my_empty_reg[0]_0\ : out STD_LOGIC;
    in0 : in STD_LOGIC;
    CLK : in STD_LOGIC;
    mux_cmd_wren : in STD_LOGIC;
    \my_full_reg[3]_0\ : in STD_LOGIC;
    \rd_ptr_timing_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \wr_ptr_reg[2]_0\ : in STD_LOGIC;
    \wr_ptr_timing_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \my_empty_reg[6]_inv_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \mig_7series_nosysclock_mig_7series_v4_2_ddr_of_pre_fifo__parameterized0\ : entity is "mig_7series_v4_2_ddr_of_pre_fifo";
end \mig_7series_nosysclock_mig_7series_v4_2_ddr_of_pre_fifo__parameterized0\;

architecture STRUCTURE of \mig_7series_nosysclock_mig_7series_v4_2_ddr_of_pre_fifo__parameterized0\ is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \my_empty0__0_n_0\ : STD_LOGIC;
  signal my_empty0_n_0 : STD_LOGIC;
  signal \my_empty[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \my_empty[6]_inv_i_1_n_0\ : STD_LOGIC;
  signal \^my_empty_reg[0]_0\ : STD_LOGIC;
  signal \my_full[3]_i_1__1_n_0\ : STD_LOGIC;
  signal \my_full_reg_n_0_[3]\ : STD_LOGIC;
  signal rd_ptr : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal rd_ptr0 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal rd_ptr_timing : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute MAX_FANOUT : string;
  attribute MAX_FANOUT of rd_ptr_timing : signal is "50";
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of rd_ptr_timing : signal is "true";
  attribute RTL_MAX_FANOUT : string;
  attribute RTL_MAX_FANOUT of rd_ptr_timing : signal is "found";
  attribute syn_maxfan : string;
  attribute syn_maxfan of rd_ptr_timing : signal is "10";
  signal wr_ptr : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal wr_ptr0 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal wr_ptr_timing : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute syn_maxfan of \my_empty_reg[0]\ : label is "3";
  attribute inverted : string;
  attribute inverted of \my_empty_reg[6]_inv\ : label is "yes";
  attribute syn_maxfan of \my_empty_reg[6]_inv\ : label is "3";
  attribute syn_maxfan of \my_full_reg[3]\ : label is "3";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \rd_ptr[1]_i_1\ : label is "soft_lutpair444";
  attribute SOFT_HLUTNM of \rd_ptr[2]_i_1\ : label is "soft_lutpair444";
  attribute syn_maxfan of \rd_ptr_reg[0]\ : label is "10";
  attribute syn_maxfan of \rd_ptr_reg[1]\ : label is "10";
  attribute syn_maxfan of \rd_ptr_reg[2]\ : label is "10";
  attribute KEEP : string;
  attribute KEEP of \rd_ptr_timing_reg[0]\ : label is "yes";
  attribute RTL_MAX_FANOUT of \rd_ptr_timing_reg[0]\ : label is "found";
  attribute syn_maxfan of \rd_ptr_timing_reg[0]\ : label is "10";
  attribute KEEP of \rd_ptr_timing_reg[1]\ : label is "yes";
  attribute RTL_MAX_FANOUT of \rd_ptr_timing_reg[1]\ : label is "found";
  attribute syn_maxfan of \rd_ptr_timing_reg[1]\ : label is "10";
  attribute KEEP of \rd_ptr_timing_reg[2]\ : label is "yes";
  attribute RTL_MAX_FANOUT of \rd_ptr_timing_reg[2]\ : label is "found";
  attribute syn_maxfan of \rd_ptr_timing_reg[2]\ : label is "10";
  attribute SOFT_HLUTNM of \wr_ptr[1]_i_1\ : label is "soft_lutpair445";
  attribute SOFT_HLUTNM of \wr_ptr[2]_i_2\ : label is "soft_lutpair445";
  attribute syn_maxfan of \wr_ptr_reg[0]\ : label is "10";
  attribute syn_maxfan of \wr_ptr_reg[1]\ : label is "10";
  attribute syn_maxfan of \wr_ptr_reg[2]\ : label is "10";
  attribute KEEP of \wr_ptr_timing_reg[0]\ : label is "yes";
  attribute KEEP of \wr_ptr_timing_reg[1]\ : label is "yes";
  attribute KEEP of \wr_ptr_timing_reg[2]\ : label is "yes";
begin
  E(0) <= \^e\(0);
  \my_empty_reg[0]_0\ <= \^my_empty_reg[0]_0\;
my_empty0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0041820014000082"
    )
        port map (
      I0 => wr_ptr_timing(0),
      I1 => wr_ptr_timing(2),
      I2 => rd_ptr(2),
      I3 => rd_ptr(1),
      I4 => rd_ptr(0),
      I5 => wr_ptr_timing(1),
      O => my_empty0_n_0
    );
\my_empty0__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0041820014000082"
    )
        port map (
      I0 => wr_ptr_timing(0),
      I1 => wr_ptr_timing(2),
      I2 => rd_ptr(2),
      I3 => rd_ptr(1),
      I4 => rd_ptr(0),
      I5 => wr_ptr_timing(1),
      O => \my_empty0__0_n_0\
    );
\my_empty[0]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F1F0"
    )
        port map (
      I0 => mux_cmd_wren,
      I1 => \my_full_reg_n_0_[3]\,
      I2 => \^my_empty_reg[0]_0\,
      I3 => my_empty0_n_0,
      O => \my_empty[0]_i_1__0_n_0\
    );
\my_empty[6]_inv_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C8CC"
    )
        port map (
      I0 => mux_cmd_wren,
      I1 => \^e\(0),
      I2 => \my_full_reg_n_0_[3]\,
      I3 => \my_empty0__0_n_0\,
      O => \my_empty[6]_inv_i_1_n_0\
    );
\my_empty_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => CLK,
      CE => '1',
      D => \my_empty[0]_i_1__0_n_0\,
      Q => \^my_empty_reg[0]_0\,
      S => \wr_ptr_reg[2]_0\
    );
\my_empty_reg[6]_inv\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \my_empty[6]_inv_i_1_n_0\,
      Q => \^e\(0),
      R => \my_empty_reg[6]_inv_0\
    );
\my_full[3]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"008A"
    )
        port map (
      I0 => \my_full_reg_n_0_[3]\,
      I1 => mux_cmd_wren,
      I2 => \^e\(0),
      I3 => \my_full_reg[3]_0\,
      O => \my_full[3]_i_1__1_n_0\
    );
\my_full_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \my_full[3]_i_1__1_n_0\,
      Q => \my_full_reg_n_0_[3]\,
      R => '0'
    );
\rd_ptr[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rd_ptr(0),
      O => rd_ptr0(0)
    );
\rd_ptr[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => rd_ptr(0),
      I1 => rd_ptr(1),
      O => rd_ptr0(1)
    );
\rd_ptr[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => rd_ptr(0),
      I1 => rd_ptr(1),
      I2 => rd_ptr(2),
      O => rd_ptr0(2)
    );
\rd_ptr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^e\(0),
      D => rd_ptr0(0),
      Q => rd_ptr(0),
      R => \rd_ptr_timing_reg[0]_0\(0)
    );
\rd_ptr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^e\(0),
      D => rd_ptr0(1),
      Q => rd_ptr(1),
      R => \rd_ptr_timing_reg[0]_0\(0)
    );
\rd_ptr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^e\(0),
      D => rd_ptr0(2),
      Q => rd_ptr(2),
      R => \rd_ptr_timing_reg[0]_0\(0)
    );
\rd_ptr_timing_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^e\(0),
      D => rd_ptr0(0),
      Q => rd_ptr_timing(0),
      R => \rd_ptr_timing_reg[0]_0\(0)
    );
\rd_ptr_timing_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^e\(0),
      D => rd_ptr0(1),
      Q => rd_ptr_timing(1),
      R => \rd_ptr_timing_reg[0]_0\(0)
    );
\rd_ptr_timing_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^e\(0),
      D => rd_ptr0(2),
      Q => rd_ptr_timing(2),
      R => \rd_ptr_timing_reg[0]_0\(0)
    );
\wr_ptr[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wr_ptr(0),
      O => wr_ptr0(0)
    );
\wr_ptr[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => wr_ptr(0),
      I1 => wr_ptr(1),
      O => wr_ptr0(1)
    );
\wr_ptr[2]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => wr_ptr(0),
      I1 => wr_ptr(1),
      I2 => wr_ptr(2),
      O => wr_ptr0(2)
    );
\wr_ptr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \wr_ptr_timing_reg[0]_0\(0),
      D => wr_ptr0(0),
      Q => wr_ptr(0),
      R => \wr_ptr_reg[2]_0\
    );
\wr_ptr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \wr_ptr_timing_reg[0]_0\(0),
      D => wr_ptr0(1),
      Q => wr_ptr(1),
      R => \wr_ptr_reg[2]_0\
    );
\wr_ptr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \wr_ptr_timing_reg[0]_0\(0),
      D => wr_ptr0(2),
      Q => wr_ptr(2),
      R => \wr_ptr_reg[2]_0\
    );
\wr_ptr_timing_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \wr_ptr_timing_reg[0]_0\(0),
      D => wr_ptr0(0),
      Q => wr_ptr_timing(0),
      R => \wr_ptr_reg[2]_0\
    );
\wr_ptr_timing_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \wr_ptr_timing_reg[0]_0\(0),
      D => wr_ptr0(1),
      Q => wr_ptr_timing(1),
      R => \wr_ptr_reg[2]_0\
    );
\wr_ptr_timing_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \wr_ptr_timing_reg[0]_0\(0),
      D => wr_ptr0(2),
      Q => wr_ptr_timing(2),
      R => \wr_ptr_reg[2]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \mig_7series_nosysclock_mig_7series_v4_2_ddr_of_pre_fifo__parameterized0_5\ is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \my_empty_reg[0]_0\ : out STD_LOGIC;
    UNCONN_IN : in STD_LOGIC;
    CLK : in STD_LOGIC;
    mux_cmd_wren : in STD_LOGIC;
    \my_full_reg[3]_0\ : in STD_LOGIC;
    \wr_ptr_reg[0]_0\ : in STD_LOGIC;
    \wr_ptr_timing_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \wr_ptr_timing_reg[0]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \my_empty_reg[6]_inv_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \mig_7series_nosysclock_mig_7series_v4_2_ddr_of_pre_fifo__parameterized0_5\ : entity is "mig_7series_v4_2_ddr_of_pre_fifo";
end \mig_7series_nosysclock_mig_7series_v4_2_ddr_of_pre_fifo__parameterized0_5\;

architecture STRUCTURE of \mig_7series_nosysclock_mig_7series_v4_2_ddr_of_pre_fifo__parameterized0_5\ is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \my_empty0__0_n_0\ : STD_LOGIC;
  signal my_empty0_n_0 : STD_LOGIC;
  signal \my_empty[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \my_empty[6]_inv_i_1__0_n_0\ : STD_LOGIC;
  signal \^my_empty_reg[0]_0\ : STD_LOGIC;
  signal \my_full[3]_i_1__2_n_0\ : STD_LOGIC;
  signal \my_full_reg_n_0_[3]\ : STD_LOGIC;
  signal rd_ptr : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal rd_ptr0 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal rd_ptr_timing : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute MAX_FANOUT : string;
  attribute MAX_FANOUT of rd_ptr_timing : signal is "50";
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of rd_ptr_timing : signal is "true";
  attribute RTL_MAX_FANOUT : string;
  attribute RTL_MAX_FANOUT of rd_ptr_timing : signal is "found";
  attribute syn_maxfan : string;
  attribute syn_maxfan of rd_ptr_timing : signal is "10";
  signal wr_ptr : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal wr_ptr0 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal wr_ptr_timing : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute syn_maxfan of \my_empty_reg[0]\ : label is "3";
  attribute inverted : string;
  attribute inverted of \my_empty_reg[6]_inv\ : label is "yes";
  attribute syn_maxfan of \my_empty_reg[6]_inv\ : label is "3";
  attribute syn_maxfan of \my_full_reg[3]\ : label is "3";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \rd_ptr[1]_i_1\ : label is "soft_lutpair446";
  attribute SOFT_HLUTNM of \rd_ptr[2]_i_1\ : label is "soft_lutpair446";
  attribute syn_maxfan of \rd_ptr_reg[0]\ : label is "10";
  attribute syn_maxfan of \rd_ptr_reg[1]\ : label is "10";
  attribute syn_maxfan of \rd_ptr_reg[2]\ : label is "10";
  attribute KEEP : string;
  attribute KEEP of \rd_ptr_timing_reg[0]\ : label is "yes";
  attribute RTL_MAX_FANOUT of \rd_ptr_timing_reg[0]\ : label is "found";
  attribute syn_maxfan of \rd_ptr_timing_reg[0]\ : label is "10";
  attribute KEEP of \rd_ptr_timing_reg[1]\ : label is "yes";
  attribute RTL_MAX_FANOUT of \rd_ptr_timing_reg[1]\ : label is "found";
  attribute syn_maxfan of \rd_ptr_timing_reg[1]\ : label is "10";
  attribute KEEP of \rd_ptr_timing_reg[2]\ : label is "yes";
  attribute RTL_MAX_FANOUT of \rd_ptr_timing_reg[2]\ : label is "found";
  attribute syn_maxfan of \rd_ptr_timing_reg[2]\ : label is "10";
  attribute SOFT_HLUTNM of \wr_ptr[1]_i_1\ : label is "soft_lutpair447";
  attribute SOFT_HLUTNM of \wr_ptr[2]_i_2\ : label is "soft_lutpair447";
  attribute syn_maxfan of \wr_ptr_reg[0]\ : label is "10";
  attribute syn_maxfan of \wr_ptr_reg[1]\ : label is "10";
  attribute syn_maxfan of \wr_ptr_reg[2]\ : label is "10";
  attribute KEEP of \wr_ptr_timing_reg[0]\ : label is "yes";
  attribute KEEP of \wr_ptr_timing_reg[1]\ : label is "yes";
  attribute KEEP of \wr_ptr_timing_reg[2]\ : label is "yes";
begin
  E(0) <= \^e\(0);
  \my_empty_reg[0]_0\ <= \^my_empty_reg[0]_0\;
my_empty0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0041820014000082"
    )
        port map (
      I0 => wr_ptr_timing(0),
      I1 => wr_ptr_timing(2),
      I2 => rd_ptr(2),
      I3 => rd_ptr(1),
      I4 => rd_ptr(0),
      I5 => wr_ptr_timing(1),
      O => my_empty0_n_0
    );
\my_empty0__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0041820014000082"
    )
        port map (
      I0 => wr_ptr_timing(0),
      I1 => wr_ptr_timing(2),
      I2 => rd_ptr(2),
      I3 => rd_ptr(1),
      I4 => rd_ptr(0),
      I5 => wr_ptr_timing(1),
      O => \my_empty0__0_n_0\
    );
\my_empty[0]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F1F0"
    )
        port map (
      I0 => mux_cmd_wren,
      I1 => \my_full_reg_n_0_[3]\,
      I2 => \^my_empty_reg[0]_0\,
      I3 => my_empty0_n_0,
      O => \my_empty[0]_i_1__1_n_0\
    );
\my_empty[6]_inv_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C8CC"
    )
        port map (
      I0 => mux_cmd_wren,
      I1 => \^e\(0),
      I2 => \my_full_reg_n_0_[3]\,
      I3 => \my_empty0__0_n_0\,
      O => \my_empty[6]_inv_i_1__0_n_0\
    );
\my_empty_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => CLK,
      CE => '1',
      D => \my_empty[0]_i_1__1_n_0\,
      Q => \^my_empty_reg[0]_0\,
      S => \wr_ptr_timing_reg[0]_1\(0)
    );
\my_empty_reg[6]_inv\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \my_empty[6]_inv_i_1__0_n_0\,
      Q => \^e\(0),
      R => \my_empty_reg[6]_inv_0\
    );
\my_full[3]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"008A"
    )
        port map (
      I0 => \my_full_reg_n_0_[3]\,
      I1 => mux_cmd_wren,
      I2 => \^e\(0),
      I3 => \my_full_reg[3]_0\,
      O => \my_full[3]_i_1__2_n_0\
    );
\my_full_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \my_full[3]_i_1__2_n_0\,
      Q => \my_full_reg_n_0_[3]\,
      R => '0'
    );
\rd_ptr[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rd_ptr(0),
      O => rd_ptr0(0)
    );
\rd_ptr[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => rd_ptr(0),
      I1 => rd_ptr(1),
      O => rd_ptr0(1)
    );
\rd_ptr[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => rd_ptr(0),
      I1 => rd_ptr(1),
      I2 => rd_ptr(2),
      O => rd_ptr0(2)
    );
\rd_ptr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^e\(0),
      D => rd_ptr0(0),
      Q => rd_ptr(0),
      R => \wr_ptr_reg[0]_0\
    );
\rd_ptr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^e\(0),
      D => rd_ptr0(1),
      Q => rd_ptr(1),
      R => \wr_ptr_reg[0]_0\
    );
\rd_ptr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^e\(0),
      D => rd_ptr0(2),
      Q => rd_ptr(2),
      R => \wr_ptr_reg[0]_0\
    );
\rd_ptr_timing_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^e\(0),
      D => rd_ptr0(0),
      Q => rd_ptr_timing(0),
      R => \wr_ptr_reg[0]_0\
    );
\rd_ptr_timing_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^e\(0),
      D => rd_ptr0(1),
      Q => rd_ptr_timing(1),
      R => \wr_ptr_reg[0]_0\
    );
\rd_ptr_timing_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^e\(0),
      D => rd_ptr0(2),
      Q => rd_ptr_timing(2),
      R => \wr_ptr_reg[0]_0\
    );
\wr_ptr[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wr_ptr(0),
      O => wr_ptr0(0)
    );
\wr_ptr[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => wr_ptr(0),
      I1 => wr_ptr(1),
      O => wr_ptr0(1)
    );
\wr_ptr[2]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => wr_ptr(0),
      I1 => wr_ptr(1),
      I2 => wr_ptr(2),
      O => wr_ptr0(2)
    );
\wr_ptr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \wr_ptr_timing_reg[0]_0\(0),
      D => wr_ptr0(0),
      Q => wr_ptr(0),
      R => \wr_ptr_reg[0]_0\
    );
\wr_ptr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \wr_ptr_timing_reg[0]_0\(0),
      D => wr_ptr0(1),
      Q => wr_ptr(1),
      R => \wr_ptr_reg[0]_0\
    );
\wr_ptr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \wr_ptr_timing_reg[0]_0\(0),
      D => wr_ptr0(2),
      Q => wr_ptr(2),
      R => \wr_ptr_reg[0]_0\
    );
\wr_ptr_timing_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \wr_ptr_timing_reg[0]_0\(0),
      D => wr_ptr0(0),
      Q => wr_ptr_timing(0),
      R => \wr_ptr_timing_reg[0]_1\(0)
    );
\wr_ptr_timing_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \wr_ptr_timing_reg[0]_0\(0),
      D => wr_ptr0(1),
      Q => wr_ptr_timing(1),
      R => \wr_ptr_timing_reg[0]_1\(0)
    );
\wr_ptr_timing_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \wr_ptr_timing_reg[0]_0\(0),
      D => wr_ptr0(2),
      Q => wr_ptr_timing(2),
      R => \wr_ptr_timing_reg[0]_1\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \mig_7series_nosysclock_mig_7series_v4_2_ddr_of_pre_fifo__parameterized1\ is
  port (
    \my_empty_reg[1]_0\ : out STD_LOGIC;
    D5 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    D7 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    D8 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    D9 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \my_empty_reg[1]_1\ : out STD_LOGIC;
    \rd_ptr_reg[3]_0\ : out STD_LOGIC_VECTOR ( 19 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    CLK : in STD_LOGIC;
    calib_cmd_wren : in STD_LOGIC;
    \wr_ptr_timing_reg[0]_0\ : in STD_LOGIC;
    \rd_ptr_reg[3]_1\ : in STD_LOGIC;
    out_fifo : in STD_LOGIC_VECTOR ( 3 downto 0 );
    mc_cas_n : in STD_LOGIC_VECTOR ( 0 to 0 );
    out_fifo_0 : in STD_LOGIC;
    mux_cmd_wren : in STD_LOGIC;
    phy_dout : in STD_LOGIC_VECTOR ( 14 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \mig_7series_nosysclock_mig_7series_v4_2_ddr_of_pre_fifo__parameterized1\ : entity is "mig_7series_v4_2_ddr_of_pre_fifo";
end \mig_7series_nosysclock_mig_7series_v4_2_ddr_of_pre_fifo__parameterized1\;

architecture STRUCTURE of \mig_7series_nosysclock_mig_7series_v4_2_ddr_of_pre_fifo__parameterized1\ is
  signal mem_out : STD_LOGIC_VECTOR ( 75 downto 40 );
  signal my_empty0 : STD_LOGIC;
  signal \my_empty[1]_i_1_n_0\ : STD_LOGIC;
  signal \my_empty[7]_i_1_n_0\ : STD_LOGIC;
  signal \my_empty[7]_i_3_n_0\ : STD_LOGIC;
  signal \my_empty[7]_i_4_n_0\ : STD_LOGIC;
  signal \^my_empty_reg[1]_0\ : STD_LOGIC;
  signal \my_empty_reg_n_0_[7]\ : STD_LOGIC;
  signal my_full0 : STD_LOGIC;
  signal \my_full[4]_i_1_n_0\ : STD_LOGIC;
  signal \my_full[4]_i_3_n_0\ : STD_LOGIC;
  signal \my_full[4]_i_4_n_0\ : STD_LOGIC;
  signal \my_full_reg_n_0_[4]\ : STD_LOGIC;
  signal nxt_rd_ptr : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal nxt_wr_ptr : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal rd_ptr : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal rd_ptr_timing : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \rd_ptr_timing[3]_i_1_n_0\ : STD_LOGIC;
  signal wr_en : STD_LOGIC;
  attribute MAX_FANOUT : string;
  attribute MAX_FANOUT of wr_en : signal is "50";
  attribute RTL_MAX_FANOUT : string;
  attribute RTL_MAX_FANOUT of wr_en : signal is "found";
  signal wr_ptr : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \wr_ptr0__0\ : STD_LOGIC;
  signal wr_ptr_timing : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_mem_reg_0_15_12_17_DOA_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_mem_reg_0_15_12_17_DOB_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_mem_reg_0_15_12_17_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_mem_reg_0_15_18_23_DOB_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_mem_reg_0_15_18_23_DOC_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_mem_reg_0_15_18_23_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_mem_reg_0_15_24_29_DOC_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_mem_reg_0_15_24_29_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_mem_reg_0_15_30_35_DOA_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_mem_reg_0_15_30_35_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_mem_reg_0_15_36_41_DOA_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_mem_reg_0_15_36_41_DOB_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_mem_reg_0_15_36_41_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_mem_reg_0_15_42_47_DOB_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_mem_reg_0_15_42_47_DOC_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_mem_reg_0_15_42_47_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_mem_reg_0_15_48_53_DOC_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_mem_reg_0_15_48_53_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_mem_reg_0_15_54_59_DOA_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_mem_reg_0_15_54_59_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_mem_reg_0_15_60_65_DOA_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_mem_reg_0_15_60_65_DOB_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_mem_reg_0_15_60_65_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_mem_reg_0_15_6_11_DOA_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_mem_reg_0_15_6_11_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_mem_reg_0_15_72_77_DOC_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_mem_reg_0_15_72_77_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_0_15_12_17 : label is "";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of mem_reg_0_15_12_17 : label is 720;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of mem_reg_0_15_12_17 : label is "of_pre_fifo_gen.u_ddr_of_pre_fifo/mem";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of mem_reg_0_15_12_17 : label is "RAM_SDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of mem_reg_0_15_12_17 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of mem_reg_0_15_12_17 : label is 8;
  attribute ram_offset : integer;
  attribute ram_offset of mem_reg_0_15_12_17 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of mem_reg_0_15_12_17 : label is 12;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of mem_reg_0_15_12_17 : label is 17;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_0_15_18_23 : label is "";
  attribute RTL_RAM_BITS of mem_reg_0_15_18_23 : label is 720;
  attribute RTL_RAM_NAME of mem_reg_0_15_18_23 : label is "of_pre_fifo_gen.u_ddr_of_pre_fifo/mem";
  attribute RTL_RAM_TYPE of mem_reg_0_15_18_23 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_0_15_18_23 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_18_23 : label is 8;
  attribute ram_offset of mem_reg_0_15_18_23 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_18_23 : label is 18;
  attribute ram_slice_end of mem_reg_0_15_18_23 : label is 23;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_0_15_24_29 : label is "";
  attribute RTL_RAM_BITS of mem_reg_0_15_24_29 : label is 720;
  attribute RTL_RAM_NAME of mem_reg_0_15_24_29 : label is "of_pre_fifo_gen.u_ddr_of_pre_fifo/mem";
  attribute RTL_RAM_TYPE of mem_reg_0_15_24_29 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_0_15_24_29 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_24_29 : label is 8;
  attribute ram_offset of mem_reg_0_15_24_29 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_24_29 : label is 24;
  attribute ram_slice_end of mem_reg_0_15_24_29 : label is 29;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_0_15_30_35 : label is "";
  attribute RTL_RAM_BITS of mem_reg_0_15_30_35 : label is 720;
  attribute RTL_RAM_NAME of mem_reg_0_15_30_35 : label is "of_pre_fifo_gen.u_ddr_of_pre_fifo/mem";
  attribute RTL_RAM_TYPE of mem_reg_0_15_30_35 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_0_15_30_35 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_30_35 : label is 8;
  attribute ram_offset of mem_reg_0_15_30_35 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_30_35 : label is 30;
  attribute ram_slice_end of mem_reg_0_15_30_35 : label is 35;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_0_15_36_41 : label is "";
  attribute RTL_RAM_BITS of mem_reg_0_15_36_41 : label is 720;
  attribute RTL_RAM_NAME of mem_reg_0_15_36_41 : label is "of_pre_fifo_gen.u_ddr_of_pre_fifo/mem";
  attribute RTL_RAM_TYPE of mem_reg_0_15_36_41 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_0_15_36_41 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_36_41 : label is 8;
  attribute ram_offset of mem_reg_0_15_36_41 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_36_41 : label is 36;
  attribute ram_slice_end of mem_reg_0_15_36_41 : label is 41;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_0_15_42_47 : label is "";
  attribute RTL_RAM_BITS of mem_reg_0_15_42_47 : label is 720;
  attribute RTL_RAM_NAME of mem_reg_0_15_42_47 : label is "of_pre_fifo_gen.u_ddr_of_pre_fifo/mem";
  attribute RTL_RAM_TYPE of mem_reg_0_15_42_47 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_0_15_42_47 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_42_47 : label is 8;
  attribute ram_offset of mem_reg_0_15_42_47 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_42_47 : label is 42;
  attribute ram_slice_end of mem_reg_0_15_42_47 : label is 47;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_0_15_48_53 : label is "";
  attribute RTL_RAM_BITS of mem_reg_0_15_48_53 : label is 720;
  attribute RTL_RAM_NAME of mem_reg_0_15_48_53 : label is "of_pre_fifo_gen.u_ddr_of_pre_fifo/mem";
  attribute RTL_RAM_TYPE of mem_reg_0_15_48_53 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_0_15_48_53 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_48_53 : label is 8;
  attribute ram_offset of mem_reg_0_15_48_53 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_48_53 : label is 48;
  attribute ram_slice_end of mem_reg_0_15_48_53 : label is 53;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_0_15_54_59 : label is "";
  attribute RTL_RAM_BITS of mem_reg_0_15_54_59 : label is 720;
  attribute RTL_RAM_NAME of mem_reg_0_15_54_59 : label is "of_pre_fifo_gen.u_ddr_of_pre_fifo/mem";
  attribute RTL_RAM_TYPE of mem_reg_0_15_54_59 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_0_15_54_59 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_54_59 : label is 8;
  attribute ram_offset of mem_reg_0_15_54_59 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_54_59 : label is 54;
  attribute ram_slice_end of mem_reg_0_15_54_59 : label is 59;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_0_15_60_65 : label is "";
  attribute RTL_RAM_BITS of mem_reg_0_15_60_65 : label is 720;
  attribute RTL_RAM_NAME of mem_reg_0_15_60_65 : label is "of_pre_fifo_gen.u_ddr_of_pre_fifo/mem";
  attribute RTL_RAM_TYPE of mem_reg_0_15_60_65 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_0_15_60_65 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_60_65 : label is 8;
  attribute ram_offset of mem_reg_0_15_60_65 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_60_65 : label is 60;
  attribute ram_slice_end of mem_reg_0_15_60_65 : label is 65;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_0_15_6_11 : label is "";
  attribute RTL_RAM_BITS of mem_reg_0_15_6_11 : label is 720;
  attribute RTL_RAM_NAME of mem_reg_0_15_6_11 : label is "of_pre_fifo_gen.u_ddr_of_pre_fifo/mem";
  attribute RTL_RAM_TYPE of mem_reg_0_15_6_11 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_0_15_6_11 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_6_11 : label is 8;
  attribute ram_offset of mem_reg_0_15_6_11 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_6_11 : label is 6;
  attribute ram_slice_end of mem_reg_0_15_6_11 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_0_15_72_77 : label is "";
  attribute RTL_RAM_BITS of mem_reg_0_15_72_77 : label is 720;
  attribute RTL_RAM_NAME of mem_reg_0_15_72_77 : label is "of_pre_fifo_gen.u_ddr_of_pre_fifo/mem";
  attribute RTL_RAM_TYPE of mem_reg_0_15_72_77 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_0_15_72_77 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_72_77 : label is 8;
  attribute ram_offset of mem_reg_0_15_72_77 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_72_77 : label is 72;
  attribute ram_slice_end of mem_reg_0_15_72_77 : label is 77;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \my_empty[7]_i_3\ : label is "soft_lutpair472";
  attribute SOFT_HLUTNM of \my_empty[7]_i_4\ : label is "soft_lutpair472";
  attribute syn_maxfan : string;
  attribute syn_maxfan of \my_empty_reg[1]\ : label is "3";
  attribute syn_maxfan of \my_empty_reg[7]\ : label is "3";
  attribute SOFT_HLUTNM of \my_full[4]_i_3\ : label is "soft_lutpair473";
  attribute SOFT_HLUTNM of \my_full[4]_i_4\ : label is "soft_lutpair473";
  attribute syn_maxfan of \my_full_reg[4]\ : label is "3";
  attribute SOFT_HLUTNM of out_fifo_i_18 : label is "soft_lutpair479";
  attribute SOFT_HLUTNM of out_fifo_i_20 : label is "soft_lutpair474";
  attribute SOFT_HLUTNM of out_fifo_i_21 : label is "soft_lutpair474";
  attribute SOFT_HLUTNM of out_fifo_i_27 : label is "soft_lutpair476";
  attribute SOFT_HLUTNM of out_fifo_i_28 : label is "soft_lutpair475";
  attribute SOFT_HLUTNM of out_fifo_i_29 : label is "soft_lutpair475";
  attribute SOFT_HLUTNM of out_fifo_i_30 : label is "soft_lutpair478";
  attribute SOFT_HLUTNM of out_fifo_i_31 : label is "soft_lutpair478";
  attribute SOFT_HLUTNM of out_fifo_i_32 : label is "soft_lutpair479";
  attribute SOFT_HLUTNM of out_fifo_i_33 : label is "soft_lutpair476";
  attribute SOFT_HLUTNM of out_fifo_i_34 : label is "soft_lutpair477";
  attribute SOFT_HLUTNM of out_fifo_i_35 : label is "soft_lutpair477";
  attribute syn_maxfan of \rd_ptr_reg[0]\ : label is "10";
  attribute syn_maxfan of \rd_ptr_reg[1]\ : label is "10";
  attribute syn_maxfan of \rd_ptr_reg[2]\ : label is "10";
  attribute syn_maxfan of \rd_ptr_reg[3]\ : label is "10";
  attribute SOFT_HLUTNM of \rd_ptr_timing[0]_i_1\ : label is "soft_lutpair482";
  attribute SOFT_HLUTNM of \rd_ptr_timing[1]_i_1\ : label is "soft_lutpair482";
  attribute SOFT_HLUTNM of \rd_ptr_timing[2]_i_1\ : label is "soft_lutpair480";
  attribute SOFT_HLUTNM of \rd_ptr_timing[3]_i_2\ : label is "soft_lutpair480";
  attribute KEEP : string;
  attribute KEEP of \rd_ptr_timing_reg[0]\ : label is "yes";
  attribute KEEP of \rd_ptr_timing_reg[1]\ : label is "yes";
  attribute KEEP of \rd_ptr_timing_reg[2]\ : label is "yes";
  attribute KEEP of \rd_ptr_timing_reg[3]\ : label is "yes";
  attribute SOFT_HLUTNM of \wr_ptr[0]_i_1\ : label is "soft_lutpair483";
  attribute SOFT_HLUTNM of \wr_ptr[1]_i_1\ : label is "soft_lutpair483";
  attribute SOFT_HLUTNM of \wr_ptr[2]_i_1\ : label is "soft_lutpair481";
  attribute SOFT_HLUTNM of \wr_ptr[3]_i_1\ : label is "soft_lutpair481";
  attribute syn_maxfan of \wr_ptr_reg[0]\ : label is "10";
  attribute syn_maxfan of \wr_ptr_reg[1]\ : label is "10";
  attribute syn_maxfan of \wr_ptr_reg[2]\ : label is "10";
  attribute syn_maxfan of \wr_ptr_reg[3]\ : label is "10";
  attribute KEEP of \wr_ptr_timing_reg[0]\ : label is "yes";
  attribute KEEP of \wr_ptr_timing_reg[1]\ : label is "yes";
  attribute KEEP of \wr_ptr_timing_reg[2]\ : label is "yes";
  attribute KEEP of \wr_ptr_timing_reg[3]\ : label is "yes";
begin
  \my_empty_reg[1]_0\ <= \^my_empty_reg[1]_0\;
mem_reg_0_15_12_17: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => rd_ptr(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => rd_ptr(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => rd_ptr(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => wr_ptr(3 downto 0),
      DIA(1 downto 0) => B"00",
      DIB(1 downto 0) => B"00",
      DIC(1) => phy_dout(2),
      DIC(0) => phy_dout(2),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => NLW_mem_reg_0_15_12_17_DOA_UNCONNECTED(1 downto 0),
      DOB(1 downto 0) => NLW_mem_reg_0_15_12_17_DOB_UNCONNECTED(1 downto 0),
      DOC(1 downto 0) => \rd_ptr_reg[3]_0\(5 downto 4),
      DOD(1 downto 0) => NLW_mem_reg_0_15_12_17_DOD_UNCONNECTED(1 downto 0),
      WCLK => CLK,
      WE => wr_en
    );
mem_reg_0_15_18_23: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => rd_ptr(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => rd_ptr(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => rd_ptr(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => wr_ptr(3 downto 0),
      DIA(1) => phy_dout(3),
      DIA(0) => phy_dout(3),
      DIB(1 downto 0) => B"00",
      DIC(1 downto 0) => B"00",
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \rd_ptr_reg[3]_0\(7 downto 6),
      DOB(1 downto 0) => NLW_mem_reg_0_15_18_23_DOB_UNCONNECTED(1 downto 0),
      DOC(1 downto 0) => NLW_mem_reg_0_15_18_23_DOC_UNCONNECTED(1 downto 0),
      DOD(1 downto 0) => NLW_mem_reg_0_15_18_23_DOD_UNCONNECTED(1 downto 0),
      WCLK => CLK,
      WE => wr_en
    );
mem_reg_0_15_24_29: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => rd_ptr(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => rd_ptr(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => rd_ptr(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => wr_ptr(3 downto 0),
      DIA(1) => phy_dout(4),
      DIA(0) => phy_dout(4),
      DIB(1) => phy_dout(5),
      DIB(0) => phy_dout(5),
      DIC(1 downto 0) => B"00",
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \rd_ptr_reg[3]_0\(9 downto 8),
      DOB(1 downto 0) => \rd_ptr_reg[3]_0\(11 downto 10),
      DOC(1 downto 0) => NLW_mem_reg_0_15_24_29_DOC_UNCONNECTED(1 downto 0),
      DOD(1 downto 0) => NLW_mem_reg_0_15_24_29_DOD_UNCONNECTED(1 downto 0),
      WCLK => CLK,
      WE => wr_en
    );
mem_reg_0_15_30_35: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => rd_ptr(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => rd_ptr(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => rd_ptr(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => wr_ptr(3 downto 0),
      DIA(1 downto 0) => B"00",
      DIB(1) => phy_dout(6),
      DIB(0) => phy_dout(6),
      DIC(1) => phy_dout(7),
      DIC(0) => phy_dout(7),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => NLW_mem_reg_0_15_30_35_DOA_UNCONNECTED(1 downto 0),
      DOB(1 downto 0) => \rd_ptr_reg[3]_0\(13 downto 12),
      DOC(1 downto 0) => \rd_ptr_reg[3]_0\(15 downto 14),
      DOD(1 downto 0) => NLW_mem_reg_0_15_30_35_DOD_UNCONNECTED(1 downto 0),
      WCLK => CLK,
      WE => wr_en
    );
mem_reg_0_15_36_41: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => rd_ptr(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => rd_ptr(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => rd_ptr(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => wr_ptr(3 downto 0),
      DIA(1 downto 0) => B"00",
      DIB(1 downto 0) => B"00",
      DIC(1) => phy_dout(8),
      DIC(0) => phy_dout(8),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => NLW_mem_reg_0_15_36_41_DOA_UNCONNECTED(1 downto 0),
      DOB(1 downto 0) => NLW_mem_reg_0_15_36_41_DOB_UNCONNECTED(1 downto 0),
      DOC(1 downto 0) => mem_out(41 downto 40),
      DOD(1 downto 0) => NLW_mem_reg_0_15_36_41_DOD_UNCONNECTED(1 downto 0),
      WCLK => CLK,
      WE => wr_en
    );
mem_reg_0_15_42_47: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => rd_ptr(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => rd_ptr(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => rd_ptr(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => wr_ptr(3 downto 0),
      DIA(1) => phy_dout(14),
      DIA(0) => phy_dout(14),
      DIB(1 downto 0) => B"00",
      DIC(1 downto 0) => B"00",
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => mem_out(43 downto 42),
      DOB(1 downto 0) => NLW_mem_reg_0_15_42_47_DOB_UNCONNECTED(1 downto 0),
      DOC(1 downto 0) => NLW_mem_reg_0_15_42_47_DOC_UNCONNECTED(1 downto 0),
      DOD(1 downto 0) => NLW_mem_reg_0_15_42_47_DOD_UNCONNECTED(1 downto 0),
      WCLK => CLK,
      WE => wr_en
    );
mem_reg_0_15_48_53: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => rd_ptr(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => rd_ptr(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => rd_ptr(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => wr_ptr(3 downto 0),
      DIA(1) => phy_dout(9),
      DIA(0) => phy_dout(9),
      DIB(1) => phy_dout(10),
      DIB(0) => phy_dout(10),
      DIC(1 downto 0) => B"00",
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \rd_ptr_reg[3]_0\(17 downto 16),
      DOB(1 downto 0) => \rd_ptr_reg[3]_0\(19 downto 18),
      DOC(1 downto 0) => NLW_mem_reg_0_15_48_53_DOC_UNCONNECTED(1 downto 0),
      DOD(1 downto 0) => NLW_mem_reg_0_15_48_53_DOD_UNCONNECTED(1 downto 0),
      WCLK => CLK,
      WE => wr_en
    );
mem_reg_0_15_54_59: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => rd_ptr(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => rd_ptr(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => rd_ptr(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => wr_ptr(3 downto 0),
      DIA(1 downto 0) => B"00",
      DIB(1) => phy_dout(11),
      DIB(0) => phy_dout(11),
      DIC(1) => phy_dout(14),
      DIC(0) => phy_dout(14),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => NLW_mem_reg_0_15_54_59_DOA_UNCONNECTED(1 downto 0),
      DOB(1 downto 0) => mem_out(57 downto 56),
      DOC(1 downto 0) => mem_out(59 downto 58),
      DOD(1 downto 0) => NLW_mem_reg_0_15_54_59_DOD_UNCONNECTED(1 downto 0),
      WCLK => CLK,
      WE => wr_en
    );
mem_reg_0_15_60_65: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => rd_ptr(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => rd_ptr(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => rd_ptr(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => wr_ptr(3 downto 0),
      DIA(1 downto 0) => B"00",
      DIB(1 downto 0) => B"00",
      DIC(1) => phy_dout(12),
      DIC(0) => phy_dout(12),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => NLW_mem_reg_0_15_60_65_DOA_UNCONNECTED(1 downto 0),
      DOB(1 downto 0) => NLW_mem_reg_0_15_60_65_DOB_UNCONNECTED(1 downto 0),
      DOC(1 downto 0) => mem_out(65 downto 64),
      DOD(1 downto 0) => NLW_mem_reg_0_15_60_65_DOD_UNCONNECTED(1 downto 0),
      WCLK => CLK,
      WE => wr_en
    );
mem_reg_0_15_6_11: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => rd_ptr(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => rd_ptr(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => rd_ptr(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => wr_ptr(3 downto 0),
      DIA(1 downto 0) => B"00",
      DIB(1) => phy_dout(0),
      DIB(0) => phy_dout(0),
      DIC(1) => phy_dout(1),
      DIC(0) => phy_dout(1),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => NLW_mem_reg_0_15_6_11_DOA_UNCONNECTED(1 downto 0),
      DOB(1 downto 0) => \rd_ptr_reg[3]_0\(1 downto 0),
      DOC(1 downto 0) => \rd_ptr_reg[3]_0\(3 downto 2),
      DOD(1 downto 0) => NLW_mem_reg_0_15_6_11_DOD_UNCONNECTED(1 downto 0),
      WCLK => CLK,
      WE => wr_en
    );
mem_reg_0_15_72_77: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => rd_ptr(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => rd_ptr(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => rd_ptr(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => wr_ptr(3 downto 0),
      DIA(1) => phy_dout(13),
      DIA(0) => phy_dout(13),
      DIB(1) => phy_dout(14),
      DIB(0) => phy_dout(14),
      DIC(1 downto 0) => B"00",
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => mem_out(73 downto 72),
      DOB(1 downto 0) => mem_out(75 downto 74),
      DOC(1 downto 0) => NLW_mem_reg_0_15_72_77_DOC_UNCONNECTED(1 downto 0),
      DOD(1 downto 0) => NLW_mem_reg_0_15_72_77_DOD_UNCONNECTED(1 downto 0),
      WCLK => CLK,
      WE => wr_en
    );
\my_empty[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFF701F700"
    )
        port map (
      I0 => \rd_ptr_reg[3]_1\,
      I1 => mux_cmd_wren,
      I2 => \my_full_reg_n_0_[4]\,
      I3 => \^my_empty_reg[1]_0\,
      I4 => my_empty0,
      I5 => SR(0),
      O => \my_empty[1]_i_1_n_0\
    );
\my_empty[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFF701F700"
    )
        port map (
      I0 => \rd_ptr_reg[3]_1\,
      I1 => mux_cmd_wren,
      I2 => \my_full_reg_n_0_[4]\,
      I3 => \my_empty_reg_n_0_[7]\,
      I4 => my_empty0,
      I5 => SR(0),
      O => \my_empty[7]_i_1_n_0\
    );
\my_empty[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4A400D08"
    )
        port map (
      I0 => wr_ptr_timing(2),
      I1 => \my_empty[7]_i_3_n_0\,
      I2 => wr_ptr_timing(3),
      I3 => \my_empty[7]_i_4_n_0\,
      I4 => rd_ptr(2),
      O => my_empty0
    );
\my_empty[7]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000040"
    )
        port map (
      I0 => wr_ptr_timing(1),
      I1 => rd_ptr(0),
      I2 => rd_ptr(1),
      I3 => rd_ptr(3),
      I4 => wr_ptr_timing(0),
      O => \my_empty[7]_i_3_n_0\
    );
\my_empty[7]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"84210842"
    )
        port map (
      I0 => wr_ptr_timing(0),
      I1 => wr_ptr_timing(1),
      I2 => rd_ptr(0),
      I3 => rd_ptr(1),
      I4 => rd_ptr(3),
      O => \my_empty[7]_i_4_n_0\
    );
\my_empty_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \my_empty[1]_i_1_n_0\,
      Q => \^my_empty_reg[1]_0\,
      R => '0'
    );
\my_empty_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \my_empty[7]_i_1_n_0\,
      Q => \my_empty_reg_n_0_[7]\,
      R => '0'
    );
\my_full[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFC0080"
    )
        port map (
      I0 => my_full0,
      I1 => mux_cmd_wren,
      I2 => \rd_ptr_reg[3]_1\,
      I3 => \my_empty_reg_n_0_[7]\,
      I4 => \my_full_reg_n_0_[4]\,
      I5 => SR(0),
      O => \my_full[4]_i_1_n_0\
    );
\my_full[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4A400D08"
    )
        port map (
      I0 => rd_ptr_timing(2),
      I1 => \my_full[4]_i_3_n_0\,
      I2 => rd_ptr_timing(3),
      I3 => \my_full[4]_i_4_n_0\,
      I4 => wr_ptr(2),
      O => my_full0
    );
\my_full[4]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000040"
    )
        port map (
      I0 => rd_ptr_timing(1),
      I1 => wr_ptr(0),
      I2 => wr_ptr(1),
      I3 => wr_ptr(3),
      I4 => rd_ptr_timing(0),
      O => \my_full[4]_i_3_n_0\
    );
\my_full[4]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"84210842"
    )
        port map (
      I0 => rd_ptr_timing(0),
      I1 => rd_ptr_timing(1),
      I2 => wr_ptr(0),
      I3 => wr_ptr(1),
      I4 => wr_ptr(3),
      O => \my_full[4]_i_4_n_0\
    );
\my_full_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \my_full[4]_i_1_n_0\,
      Q => \my_full_reg_n_0_[4]\,
      R => '0'
    );
out_fifo_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00FD"
    )
        port map (
      I0 => \^my_empty_reg[1]_0\,
      I1 => \wr_ptr_timing_reg[0]_0\,
      I2 => calib_cmd_wren,
      I3 => \rd_ptr_reg[3]_1\,
      O => \my_empty_reg[1]_1\
    );
out_fifo_i_18: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => mc_cas_n(0),
      I1 => out_fifo_0,
      I2 => mem_out(43),
      I3 => \^my_empty_reg[1]_0\,
      O => D5(3)
    );
out_fifo_i_19: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => mc_cas_n(0),
      I1 => \wr_ptr_timing_reg[0]_0\,
      I2 => mem_out(42),
      I3 => \^my_empty_reg[1]_0\,
      O => D5(2)
    );
out_fifo_i_20: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => out_fifo(0),
      I1 => \wr_ptr_timing_reg[0]_0\,
      I2 => mem_out(41),
      I3 => \^my_empty_reg[1]_0\,
      O => D5(1)
    );
out_fifo_i_21: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => out_fifo(0),
      I1 => \wr_ptr_timing_reg[0]_0\,
      I2 => mem_out(40),
      I3 => \^my_empty_reg[1]_0\,
      O => D5(0)
    );
out_fifo_i_26: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => mc_cas_n(0),
      I1 => out_fifo_0,
      I2 => mem_out(59),
      I3 => \^my_empty_reg[1]_0\,
      O => D7(3)
    );
out_fifo_i_27: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => mc_cas_n(0),
      I1 => out_fifo_0,
      I2 => mem_out(58),
      I3 => \^my_empty_reg[1]_0\,
      O => D7(2)
    );
out_fifo_i_28: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => out_fifo(1),
      I1 => out_fifo_0,
      I2 => mem_out(57),
      I3 => \^my_empty_reg[1]_0\,
      O => D7(1)
    );
out_fifo_i_29: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => out_fifo(1),
      I1 => out_fifo_0,
      I2 => mem_out(56),
      I3 => \^my_empty_reg[1]_0\,
      O => D7(0)
    );
out_fifo_i_30: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => out_fifo(2),
      I1 => out_fifo_0,
      I2 => mem_out(65),
      I3 => \^my_empty_reg[1]_0\,
      O => D8(1)
    );
out_fifo_i_31: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => out_fifo(2),
      I1 => out_fifo_0,
      I2 => mem_out(64),
      I3 => \^my_empty_reg[1]_0\,
      O => D8(0)
    );
out_fifo_i_32: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => mc_cas_n(0),
      I1 => out_fifo_0,
      I2 => mem_out(75),
      I3 => \^my_empty_reg[1]_0\,
      O => D9(3)
    );
out_fifo_i_33: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => mc_cas_n(0),
      I1 => out_fifo_0,
      I2 => mem_out(74),
      I3 => \^my_empty_reg[1]_0\,
      O => D9(2)
    );
out_fifo_i_34: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => out_fifo(3),
      I1 => out_fifo_0,
      I2 => mem_out(73),
      I3 => \^my_empty_reg[1]_0\,
      O => D9(1)
    );
out_fifo_i_35: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => out_fifo(3),
      I1 => out_fifo_0,
      I2 => mem_out(72),
      I3 => \^my_empty_reg[1]_0\,
      O => D9(0)
    );
p_17_out: unisim.vcomponents.LUT5
    generic map(
      INIT => X"27272700"
    )
        port map (
      I0 => \rd_ptr_reg[3]_1\,
      I1 => \my_full_reg_n_0_[4]\,
      I2 => \^my_empty_reg[1]_0\,
      I3 => calib_cmd_wren,
      I4 => \wr_ptr_timing_reg[0]_0\,
      O => wr_en
    );
\rd_ptr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \rd_ptr_timing[3]_i_1_n_0\,
      D => nxt_rd_ptr(0),
      Q => rd_ptr(0),
      R => SR(0)
    );
\rd_ptr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \rd_ptr_timing[3]_i_1_n_0\,
      D => nxt_rd_ptr(1),
      Q => rd_ptr(1),
      R => SR(0)
    );
\rd_ptr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \rd_ptr_timing[3]_i_1_n_0\,
      D => nxt_rd_ptr(2),
      Q => rd_ptr(2),
      R => SR(0)
    );
\rd_ptr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \rd_ptr_timing[3]_i_1_n_0\,
      D => nxt_rd_ptr(3),
      Q => rd_ptr(3),
      R => SR(0)
    );
\rd_ptr_timing[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => rd_ptr(3),
      I1 => rd_ptr(0),
      O => nxt_rd_ptr(0)
    );
\rd_ptr_timing[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => rd_ptr(3),
      I1 => rd_ptr(0),
      I2 => rd_ptr(1),
      O => nxt_rd_ptr(1)
    );
\rd_ptr_timing[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA6A"
    )
        port map (
      I0 => rd_ptr(2),
      I1 => rd_ptr(0),
      I2 => rd_ptr(1),
      I3 => rd_ptr(3),
      O => nxt_rd_ptr(2)
    );
\rd_ptr_timing[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \rd_ptr_reg[3]_1\,
      I1 => \my_empty_reg_n_0_[7]\,
      O => \rd_ptr_timing[3]_i_1_n_0\
    );
\rd_ptr_timing[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => rd_ptr(3),
      I1 => rd_ptr(1),
      I2 => rd_ptr(0),
      I3 => rd_ptr(2),
      O => nxt_rd_ptr(3)
    );
\rd_ptr_timing_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \rd_ptr_timing[3]_i_1_n_0\,
      D => nxt_rd_ptr(0),
      Q => rd_ptr_timing(0),
      R => SR(0)
    );
\rd_ptr_timing_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \rd_ptr_timing[3]_i_1_n_0\,
      D => nxt_rd_ptr(1),
      Q => rd_ptr_timing(1),
      R => SR(0)
    );
\rd_ptr_timing_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \rd_ptr_timing[3]_i_1_n_0\,
      D => nxt_rd_ptr(2),
      Q => rd_ptr_timing(2),
      R => SR(0)
    );
\rd_ptr_timing_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \rd_ptr_timing[3]_i_1_n_0\,
      D => nxt_rd_ptr(3),
      Q => rd_ptr_timing(3),
      R => SR(0)
    );
wr_ptr0: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00E00EEE"
    )
        port map (
      I0 => calib_cmd_wren,
      I1 => \wr_ptr_timing_reg[0]_0\,
      I2 => \rd_ptr_reg[3]_1\,
      I3 => \my_full_reg_n_0_[4]\,
      I4 => \my_empty_reg_n_0_[7]\,
      O => \wr_ptr0__0\
    );
\wr_ptr[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => wr_ptr(3),
      I1 => wr_ptr(0),
      O => nxt_wr_ptr(0)
    );
\wr_ptr[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => wr_ptr(3),
      I1 => wr_ptr(0),
      I2 => wr_ptr(1),
      O => nxt_wr_ptr(1)
    );
\wr_ptr[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA6A"
    )
        port map (
      I0 => wr_ptr(2),
      I1 => wr_ptr(0),
      I2 => wr_ptr(1),
      I3 => wr_ptr(3),
      O => nxt_wr_ptr(2)
    );
\wr_ptr[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => wr_ptr(3),
      I1 => wr_ptr(1),
      I2 => wr_ptr(0),
      I3 => wr_ptr(2),
      O => nxt_wr_ptr(3)
    );
\wr_ptr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \wr_ptr0__0\,
      D => nxt_wr_ptr(0),
      Q => wr_ptr(0),
      R => SR(0)
    );
\wr_ptr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \wr_ptr0__0\,
      D => nxt_wr_ptr(1),
      Q => wr_ptr(1),
      R => SR(0)
    );
\wr_ptr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \wr_ptr0__0\,
      D => nxt_wr_ptr(2),
      Q => wr_ptr(2),
      R => SR(0)
    );
\wr_ptr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \wr_ptr0__0\,
      D => nxt_wr_ptr(3),
      Q => wr_ptr(3),
      R => SR(0)
    );
\wr_ptr_timing_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \wr_ptr0__0\,
      D => nxt_wr_ptr(0),
      Q => wr_ptr_timing(0),
      R => SR(0)
    );
\wr_ptr_timing_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \wr_ptr0__0\,
      D => nxt_wr_ptr(1),
      Q => wr_ptr_timing(1),
      R => SR(0)
    );
\wr_ptr_timing_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \wr_ptr0__0\,
      D => nxt_wr_ptr(2),
      Q => wr_ptr_timing(2),
      R => SR(0)
    );
\wr_ptr_timing_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \wr_ptr0__0\,
      D => nxt_wr_ptr(3),
      Q => wr_ptr_timing(3),
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \mig_7series_nosysclock_mig_7series_v4_2_ddr_of_pre_fifo__parameterized1_6\ is
  port (
    \rd_ptr_reg[0]_0\ : out STD_LOGIC;
    \rd_ptr_reg[1]_0\ : out STD_LOGIC;
    \rd_ptr_reg[2]_0\ : out STD_LOGIC;
    \rd_ptr_reg[3]_0\ : out STD_LOGIC;
    wr_en_3 : out STD_LOGIC;
    \my_empty_reg[1]_0\ : out STD_LOGIC;
    \my_empty_reg[1]_1\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ofifo_rst : in STD_LOGIC;
    CLK : in STD_LOGIC;
    calib_cmd_wren : in STD_LOGIC;
    \wr_ptr_timing_reg[0]_0\ : in STD_LOGIC;
    \rd_ptr_reg[3]_1\ : in STD_LOGIC;
    mux_cmd_wren : in STD_LOGIC;
    \my_empty_reg[6]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \mig_7series_nosysclock_mig_7series_v4_2_ddr_of_pre_fifo__parameterized1_6\ : entity is "mig_7series_v4_2_ddr_of_pre_fifo";
end \mig_7series_nosysclock_mig_7series_v4_2_ddr_of_pre_fifo__parameterized1_6\;

architecture STRUCTURE of \mig_7series_nosysclock_mig_7series_v4_2_ddr_of_pre_fifo__parameterized1_6\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal my_empty0 : STD_LOGIC;
  signal \my_empty[1]_i_1__2_n_0\ : STD_LOGIC;
  signal \my_empty[6]_i_1__0_n_0\ : STD_LOGIC;
  signal \my_empty[6]_i_3__0_n_0\ : STD_LOGIC;
  signal \my_empty[6]_i_4__0_n_0\ : STD_LOGIC;
  signal \^my_empty_reg[1]_0\ : STD_LOGIC;
  signal \my_empty_reg_n_0_[6]\ : STD_LOGIC;
  signal my_full0 : STD_LOGIC;
  signal \my_full[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \my_full[3]_i_3__0_n_0\ : STD_LOGIC;
  signal \my_full[3]_i_4__0_n_0\ : STD_LOGIC;
  signal \my_full_reg_n_0_[3]\ : STD_LOGIC;
  signal nxt_rd_ptr : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal nxt_wr_ptr : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \rd_ptr[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \^rd_ptr_reg[0]_0\ : STD_LOGIC;
  signal \^rd_ptr_reg[1]_0\ : STD_LOGIC;
  signal \^rd_ptr_reg[2]_0\ : STD_LOGIC;
  signal \^rd_ptr_reg[3]_0\ : STD_LOGIC;
  signal rd_ptr_timing : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \wr_ptr0__0\ : STD_LOGIC;
  signal wr_ptr_timing : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \my_empty[6]_i_3__0\ : label is "soft_lutpair466";
  attribute SOFT_HLUTNM of \my_empty[6]_i_4__0\ : label is "soft_lutpair466";
  attribute syn_maxfan : string;
  attribute syn_maxfan of \my_empty_reg[1]\ : label is "3";
  attribute syn_maxfan of \my_empty_reg[6]\ : label is "3";
  attribute SOFT_HLUTNM of \my_full[3]_i_3__0\ : label is "soft_lutpair467";
  attribute SOFT_HLUTNM of \my_full[3]_i_4__0\ : label is "soft_lutpair467";
  attribute syn_maxfan of \my_full_reg[3]\ : label is "3";
  attribute SOFT_HLUTNM of \rd_ptr[0]_i_2__1\ : label is "soft_lutpair470";
  attribute SOFT_HLUTNM of \rd_ptr[1]_i_1__1\ : label is "soft_lutpair470";
  attribute SOFT_HLUTNM of \rd_ptr[2]_i_1__1\ : label is "soft_lutpair468";
  attribute SOFT_HLUTNM of \rd_ptr[3]_i_1__1\ : label is "soft_lutpair468";
  attribute syn_maxfan of \rd_ptr_reg[0]\ : label is "10";
  attribute syn_maxfan of \rd_ptr_reg[1]\ : label is "10";
  attribute syn_maxfan of \rd_ptr_reg[2]\ : label is "10";
  attribute syn_maxfan of \rd_ptr_reg[3]\ : label is "10";
  attribute KEEP : string;
  attribute KEEP of \rd_ptr_timing_reg[0]\ : label is "yes";
  attribute KEEP of \rd_ptr_timing_reg[1]\ : label is "yes";
  attribute KEEP of \rd_ptr_timing_reg[2]\ : label is "yes";
  attribute KEEP of \rd_ptr_timing_reg[3]\ : label is "yes";
  attribute SOFT_HLUTNM of \wr_ptr[0]_i_1__2\ : label is "soft_lutpair471";
  attribute SOFT_HLUTNM of \wr_ptr[1]_i_1__2\ : label is "soft_lutpair471";
  attribute SOFT_HLUTNM of \wr_ptr[2]_i_1__2\ : label is "soft_lutpair469";
  attribute SOFT_HLUTNM of \wr_ptr[3]_i_1__1\ : label is "soft_lutpair469";
  attribute syn_maxfan of \wr_ptr_reg[0]\ : label is "10";
  attribute syn_maxfan of \wr_ptr_reg[1]\ : label is "10";
  attribute syn_maxfan of \wr_ptr_reg[2]\ : label is "10";
  attribute syn_maxfan of \wr_ptr_reg[3]\ : label is "10";
  attribute KEEP of \wr_ptr_timing_reg[0]\ : label is "yes";
  attribute KEEP of \wr_ptr_timing_reg[1]\ : label is "yes";
  attribute KEEP of \wr_ptr_timing_reg[2]\ : label is "yes";
  attribute KEEP of \wr_ptr_timing_reg[3]\ : label is "yes";
begin
  Q(3 downto 0) <= \^q\(3 downto 0);
  \my_empty_reg[1]_0\ <= \^my_empty_reg[1]_0\;
  \rd_ptr_reg[0]_0\ <= \^rd_ptr_reg[0]_0\;
  \rd_ptr_reg[1]_0\ <= \^rd_ptr_reg[1]_0\;
  \rd_ptr_reg[2]_0\ <= \^rd_ptr_reg[2]_0\;
  \rd_ptr_reg[3]_0\ <= \^rd_ptr_reg[3]_0\;
\my_empty[1]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0C0C0CCCCCCCCCE"
    )
        port map (
      I0 => my_empty0,
      I1 => \^my_empty_reg[1]_0\,
      I2 => \my_full_reg_n_0_[3]\,
      I3 => calib_cmd_wren,
      I4 => \my_empty_reg[6]_0\,
      I5 => \rd_ptr_reg[3]_1\,
      O => \my_empty[1]_i_1__2_n_0\
    );
\my_empty[6]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0C0C0CCCCCCCCCE"
    )
        port map (
      I0 => my_empty0,
      I1 => \my_empty_reg_n_0_[6]\,
      I2 => \my_full_reg_n_0_[3]\,
      I3 => calib_cmd_wren,
      I4 => \my_empty_reg[6]_0\,
      I5 => \rd_ptr_reg[3]_1\,
      O => \my_empty[6]_i_1__0_n_0\
    );
\my_empty[6]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4A400D08"
    )
        port map (
      I0 => wr_ptr_timing(2),
      I1 => \my_empty[6]_i_3__0_n_0\,
      I2 => wr_ptr_timing(3),
      I3 => \my_empty[6]_i_4__0_n_0\,
      I4 => \^rd_ptr_reg[2]_0\,
      O => my_empty0
    );
\my_empty[6]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000040"
    )
        port map (
      I0 => wr_ptr_timing(1),
      I1 => \^rd_ptr_reg[0]_0\,
      I2 => \^rd_ptr_reg[1]_0\,
      I3 => \^rd_ptr_reg[3]_0\,
      I4 => wr_ptr_timing(0),
      O => \my_empty[6]_i_3__0_n_0\
    );
\my_empty[6]_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"84210842"
    )
        port map (
      I0 => wr_ptr_timing(0),
      I1 => wr_ptr_timing(1),
      I2 => \^rd_ptr_reg[0]_0\,
      I3 => \^rd_ptr_reg[1]_0\,
      I4 => \^rd_ptr_reg[3]_0\,
      O => \my_empty[6]_i_4__0_n_0\
    );
\my_empty_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => CLK,
      CE => '1',
      D => \my_empty[1]_i_1__2_n_0\,
      Q => \^my_empty_reg[1]_0\,
      S => ofifo_rst
    );
\my_empty_reg[6]\: unisim.vcomponents.FDSE
     port map (
      C => CLK,
      CE => '1',
      D => \my_empty[6]_i_1__0_n_0\,
      Q => \my_empty_reg_n_0_[6]\,
      S => ofifo_rst
    );
\my_full[3]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFC0080"
    )
        port map (
      I0 => my_full0,
      I1 => mux_cmd_wren,
      I2 => \rd_ptr_reg[3]_1\,
      I3 => \my_empty_reg_n_0_[6]\,
      I4 => \my_full_reg_n_0_[3]\,
      I5 => ofifo_rst,
      O => \my_full[3]_i_1__0_n_0\
    );
\my_full[3]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4A400D08"
    )
        port map (
      I0 => rd_ptr_timing(2),
      I1 => \my_full[3]_i_3__0_n_0\,
      I2 => rd_ptr_timing(3),
      I3 => \my_full[3]_i_4__0_n_0\,
      I4 => \^q\(2),
      O => my_full0
    );
\my_full[3]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000040"
    )
        port map (
      I0 => rd_ptr_timing(1),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^q\(3),
      I4 => rd_ptr_timing(0),
      O => \my_full[3]_i_3__0_n_0\
    );
\my_full[3]_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"84210842"
    )
        port map (
      I0 => rd_ptr_timing(0),
      I1 => rd_ptr_timing(1),
      I2 => \^q\(0),
      I3 => \^q\(1),
      I4 => \^q\(3),
      O => \my_full[3]_i_4__0_n_0\
    );
\my_full_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \my_full[3]_i_1__0_n_0\,
      Q => \my_full_reg_n_0_[3]\,
      R => '0'
    );
\out_fifo_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00FD"
    )
        port map (
      I0 => \^my_empty_reg[1]_0\,
      I1 => \wr_ptr_timing_reg[0]_0\,
      I2 => calib_cmd_wren,
      I3 => \rd_ptr_reg[3]_1\,
      O => \my_empty_reg[1]_1\
    );
p_17_out: unisim.vcomponents.LUT5
    generic map(
      INIT => X"27272700"
    )
        port map (
      I0 => \rd_ptr_reg[3]_1\,
      I1 => \my_full_reg_n_0_[3]\,
      I2 => \^my_empty_reg[1]_0\,
      I3 => calib_cmd_wren,
      I4 => \wr_ptr_timing_reg[0]_0\,
      O => wr_en_3
    );
\rd_ptr[0]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \rd_ptr_reg[3]_1\,
      I1 => \my_empty_reg_n_0_[6]\,
      O => \rd_ptr[0]_i_1__1_n_0\
    );
\rd_ptr[0]_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^rd_ptr_reg[3]_0\,
      I1 => \^rd_ptr_reg[0]_0\,
      O => nxt_rd_ptr(0)
    );
\rd_ptr[1]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => \^rd_ptr_reg[3]_0\,
      I1 => \^rd_ptr_reg[0]_0\,
      I2 => \^rd_ptr_reg[1]_0\,
      O => nxt_rd_ptr(1)
    );
\rd_ptr[2]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA6A"
    )
        port map (
      I0 => \^rd_ptr_reg[2]_0\,
      I1 => \^rd_ptr_reg[0]_0\,
      I2 => \^rd_ptr_reg[1]_0\,
      I3 => \^rd_ptr_reg[3]_0\,
      O => nxt_rd_ptr(2)
    );
\rd_ptr[3]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => \^rd_ptr_reg[3]_0\,
      I1 => \^rd_ptr_reg[1]_0\,
      I2 => \^rd_ptr_reg[0]_0\,
      I3 => \^rd_ptr_reg[2]_0\,
      O => nxt_rd_ptr(3)
    );
\rd_ptr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \rd_ptr[0]_i_1__1_n_0\,
      D => nxt_rd_ptr(0),
      Q => \^rd_ptr_reg[0]_0\,
      R => ofifo_rst
    );
\rd_ptr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \rd_ptr[0]_i_1__1_n_0\,
      D => nxt_rd_ptr(1),
      Q => \^rd_ptr_reg[1]_0\,
      R => ofifo_rst
    );
\rd_ptr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \rd_ptr[0]_i_1__1_n_0\,
      D => nxt_rd_ptr(2),
      Q => \^rd_ptr_reg[2]_0\,
      R => ofifo_rst
    );
\rd_ptr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \rd_ptr[0]_i_1__1_n_0\,
      D => nxt_rd_ptr(3),
      Q => \^rd_ptr_reg[3]_0\,
      R => ofifo_rst
    );
\rd_ptr_timing_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \rd_ptr[0]_i_1__1_n_0\,
      D => nxt_rd_ptr(0),
      Q => rd_ptr_timing(0),
      R => ofifo_rst
    );
\rd_ptr_timing_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \rd_ptr[0]_i_1__1_n_0\,
      D => nxt_rd_ptr(1),
      Q => rd_ptr_timing(1),
      R => ofifo_rst
    );
\rd_ptr_timing_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \rd_ptr[0]_i_1__1_n_0\,
      D => nxt_rd_ptr(2),
      Q => rd_ptr_timing(2),
      R => ofifo_rst
    );
\rd_ptr_timing_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \rd_ptr[0]_i_1__1_n_0\,
      D => nxt_rd_ptr(3),
      Q => rd_ptr_timing(3),
      R => ofifo_rst
    );
wr_ptr0: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00E00EEE"
    )
        port map (
      I0 => calib_cmd_wren,
      I1 => \wr_ptr_timing_reg[0]_0\,
      I2 => \rd_ptr_reg[3]_1\,
      I3 => \my_full_reg_n_0_[3]\,
      I4 => \my_empty_reg_n_0_[6]\,
      O => \wr_ptr0__0\
    );
\wr_ptr[0]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(0),
      O => nxt_wr_ptr(0)
    );
\wr_ptr[1]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(0),
      I2 => \^q\(1),
      O => nxt_wr_ptr(1)
    );
\wr_ptr[2]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA6A"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^q\(3),
      O => nxt_wr_ptr(2)
    );
\wr_ptr[3]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => \^q\(2),
      O => nxt_wr_ptr(3)
    );
\wr_ptr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \wr_ptr0__0\,
      D => nxt_wr_ptr(0),
      Q => \^q\(0),
      R => ofifo_rst
    );
\wr_ptr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \wr_ptr0__0\,
      D => nxt_wr_ptr(1),
      Q => \^q\(1),
      R => ofifo_rst
    );
\wr_ptr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \wr_ptr0__0\,
      D => nxt_wr_ptr(2),
      Q => \^q\(2),
      R => ofifo_rst
    );
\wr_ptr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \wr_ptr0__0\,
      D => nxt_wr_ptr(3),
      Q => \^q\(3),
      R => ofifo_rst
    );
\wr_ptr_timing_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \wr_ptr0__0\,
      D => nxt_wr_ptr(0),
      Q => wr_ptr_timing(0),
      R => ofifo_rst
    );
\wr_ptr_timing_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \wr_ptr0__0\,
      D => nxt_wr_ptr(1),
      Q => wr_ptr_timing(1),
      R => ofifo_rst
    );
\wr_ptr_timing_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \wr_ptr0__0\,
      D => nxt_wr_ptr(2),
      Q => wr_ptr_timing(2),
      R => ofifo_rst
    );
\wr_ptr_timing_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \wr_ptr0__0\,
      D => nxt_wr_ptr(3),
      Q => wr_ptr_timing(3),
      R => ofifo_rst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \mig_7series_nosysclock_mig_7series_v4_2_ddr_of_pre_fifo__parameterized1_7\ is
  port (
    \rd_ptr_reg[0]_0\ : out STD_LOGIC;
    \rd_ptr_reg[1]_0\ : out STD_LOGIC;
    \rd_ptr_reg[2]_0\ : out STD_LOGIC;
    \rd_ptr_reg[3]_0\ : out STD_LOGIC;
    wr_en_2 : out STD_LOGIC;
    \my_empty_reg[1]_0\ : out STD_LOGIC;
    \my_empty_reg[1]_1\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ofifo_rst : in STD_LOGIC;
    CLK : in STD_LOGIC;
    calib_cmd_wren : in STD_LOGIC;
    \wr_ptr_timing_reg[0]_0\ : in STD_LOGIC;
    B_of_full : in STD_LOGIC;
    mux_cmd_wren : in STD_LOGIC;
    \my_empty_reg[6]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \mig_7series_nosysclock_mig_7series_v4_2_ddr_of_pre_fifo__parameterized1_7\ : entity is "mig_7series_v4_2_ddr_of_pre_fifo";
end \mig_7series_nosysclock_mig_7series_v4_2_ddr_of_pre_fifo__parameterized1_7\;

architecture STRUCTURE of \mig_7series_nosysclock_mig_7series_v4_2_ddr_of_pre_fifo__parameterized1_7\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal my_empty0 : STD_LOGIC;
  signal \my_empty[1]_i_1__1_n_0\ : STD_LOGIC;
  signal \my_empty[6]_i_1_n_0\ : STD_LOGIC;
  signal \my_empty[6]_i_3_n_0\ : STD_LOGIC;
  signal \my_empty[6]_i_4_n_0\ : STD_LOGIC;
  signal \^my_empty_reg[1]_0\ : STD_LOGIC;
  signal \my_empty_reg_n_0_[6]\ : STD_LOGIC;
  signal my_full0 : STD_LOGIC;
  signal \my_full[3]_i_1_n_0\ : STD_LOGIC;
  signal \my_full[3]_i_3_n_0\ : STD_LOGIC;
  signal \my_full[3]_i_4_n_0\ : STD_LOGIC;
  signal \my_full_reg_n_0_[3]\ : STD_LOGIC;
  signal nxt_rd_ptr : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal nxt_wr_ptr : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \rd_ptr[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \^rd_ptr_reg[0]_0\ : STD_LOGIC;
  signal \^rd_ptr_reg[1]_0\ : STD_LOGIC;
  signal \^rd_ptr_reg[2]_0\ : STD_LOGIC;
  signal \^rd_ptr_reg[3]_0\ : STD_LOGIC;
  signal rd_ptr_timing : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \wr_ptr0__0\ : STD_LOGIC;
  signal wr_ptr_timing : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \my_empty[6]_i_3\ : label is "soft_lutpair460";
  attribute SOFT_HLUTNM of \my_empty[6]_i_4\ : label is "soft_lutpair460";
  attribute syn_maxfan : string;
  attribute syn_maxfan of \my_empty_reg[1]\ : label is "3";
  attribute syn_maxfan of \my_empty_reg[6]\ : label is "3";
  attribute SOFT_HLUTNM of \my_full[3]_i_3\ : label is "soft_lutpair461";
  attribute SOFT_HLUTNM of \my_full[3]_i_4\ : label is "soft_lutpair461";
  attribute syn_maxfan of \my_full_reg[3]\ : label is "3";
  attribute SOFT_HLUTNM of \rd_ptr[0]_i_2__0\ : label is "soft_lutpair464";
  attribute SOFT_HLUTNM of \rd_ptr[1]_i_1__0\ : label is "soft_lutpair464";
  attribute SOFT_HLUTNM of \rd_ptr[2]_i_1__0\ : label is "soft_lutpair462";
  attribute SOFT_HLUTNM of \rd_ptr[3]_i_1__0\ : label is "soft_lutpair462";
  attribute syn_maxfan of \rd_ptr_reg[0]\ : label is "10";
  attribute syn_maxfan of \rd_ptr_reg[1]\ : label is "10";
  attribute syn_maxfan of \rd_ptr_reg[2]\ : label is "10";
  attribute syn_maxfan of \rd_ptr_reg[3]\ : label is "10";
  attribute KEEP : string;
  attribute KEEP of \rd_ptr_timing_reg[0]\ : label is "yes";
  attribute KEEP of \rd_ptr_timing_reg[1]\ : label is "yes";
  attribute KEEP of \rd_ptr_timing_reg[2]\ : label is "yes";
  attribute KEEP of \rd_ptr_timing_reg[3]\ : label is "yes";
  attribute SOFT_HLUTNM of \wr_ptr[0]_i_1__1\ : label is "soft_lutpair465";
  attribute SOFT_HLUTNM of \wr_ptr[1]_i_1__1\ : label is "soft_lutpair465";
  attribute SOFT_HLUTNM of \wr_ptr[2]_i_1__1\ : label is "soft_lutpair463";
  attribute SOFT_HLUTNM of \wr_ptr[3]_i_1__0\ : label is "soft_lutpair463";
  attribute syn_maxfan of \wr_ptr_reg[0]\ : label is "10";
  attribute syn_maxfan of \wr_ptr_reg[1]\ : label is "10";
  attribute syn_maxfan of \wr_ptr_reg[2]\ : label is "10";
  attribute syn_maxfan of \wr_ptr_reg[3]\ : label is "10";
  attribute KEEP of \wr_ptr_timing_reg[0]\ : label is "yes";
  attribute KEEP of \wr_ptr_timing_reg[1]\ : label is "yes";
  attribute KEEP of \wr_ptr_timing_reg[2]\ : label is "yes";
  attribute KEEP of \wr_ptr_timing_reg[3]\ : label is "yes";
begin
  Q(3 downto 0) <= \^q\(3 downto 0);
  \my_empty_reg[1]_0\ <= \^my_empty_reg[1]_0\;
  \rd_ptr_reg[0]_0\ <= \^rd_ptr_reg[0]_0\;
  \rd_ptr_reg[1]_0\ <= \^rd_ptr_reg[1]_0\;
  \rd_ptr_reg[2]_0\ <= \^rd_ptr_reg[2]_0\;
  \rd_ptr_reg[3]_0\ <= \^rd_ptr_reg[3]_0\;
\my_empty[1]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0C0C0CCCCCCCCCE"
    )
        port map (
      I0 => my_empty0,
      I1 => \^my_empty_reg[1]_0\,
      I2 => \my_full_reg_n_0_[3]\,
      I3 => calib_cmd_wren,
      I4 => \my_empty_reg[6]_0\,
      I5 => B_of_full,
      O => \my_empty[1]_i_1__1_n_0\
    );
\my_empty[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0C0C0CCCCCCCCCE"
    )
        port map (
      I0 => my_empty0,
      I1 => \my_empty_reg_n_0_[6]\,
      I2 => \my_full_reg_n_0_[3]\,
      I3 => calib_cmd_wren,
      I4 => \my_empty_reg[6]_0\,
      I5 => B_of_full,
      O => \my_empty[6]_i_1_n_0\
    );
\my_empty[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4A400D08"
    )
        port map (
      I0 => wr_ptr_timing(2),
      I1 => \my_empty[6]_i_3_n_0\,
      I2 => wr_ptr_timing(3),
      I3 => \my_empty[6]_i_4_n_0\,
      I4 => \^rd_ptr_reg[2]_0\,
      O => my_empty0
    );
\my_empty[6]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000040"
    )
        port map (
      I0 => wr_ptr_timing(1),
      I1 => \^rd_ptr_reg[0]_0\,
      I2 => \^rd_ptr_reg[1]_0\,
      I3 => \^rd_ptr_reg[3]_0\,
      I4 => wr_ptr_timing(0),
      O => \my_empty[6]_i_3_n_0\
    );
\my_empty[6]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"84210842"
    )
        port map (
      I0 => wr_ptr_timing(0),
      I1 => wr_ptr_timing(1),
      I2 => \^rd_ptr_reg[0]_0\,
      I3 => \^rd_ptr_reg[1]_0\,
      I4 => \^rd_ptr_reg[3]_0\,
      O => \my_empty[6]_i_4_n_0\
    );
\my_empty_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => CLK,
      CE => '1',
      D => \my_empty[1]_i_1__1_n_0\,
      Q => \^my_empty_reg[1]_0\,
      S => ofifo_rst
    );
\my_empty_reg[6]\: unisim.vcomponents.FDSE
     port map (
      C => CLK,
      CE => '1',
      D => \my_empty[6]_i_1_n_0\,
      Q => \my_empty_reg_n_0_[6]\,
      S => ofifo_rst
    );
\my_full[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFC0080"
    )
        port map (
      I0 => my_full0,
      I1 => mux_cmd_wren,
      I2 => B_of_full,
      I3 => \my_empty_reg_n_0_[6]\,
      I4 => \my_full_reg_n_0_[3]\,
      I5 => ofifo_rst,
      O => \my_full[3]_i_1_n_0\
    );
\my_full[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4A400D08"
    )
        port map (
      I0 => rd_ptr_timing(2),
      I1 => \my_full[3]_i_3_n_0\,
      I2 => rd_ptr_timing(3),
      I3 => \my_full[3]_i_4_n_0\,
      I4 => \^q\(2),
      O => my_full0
    );
\my_full[3]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000040"
    )
        port map (
      I0 => rd_ptr_timing(1),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^q\(3),
      I4 => rd_ptr_timing(0),
      O => \my_full[3]_i_3_n_0\
    );
\my_full[3]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"84210842"
    )
        port map (
      I0 => rd_ptr_timing(0),
      I1 => rd_ptr_timing(1),
      I2 => \^q\(0),
      I3 => \^q\(1),
      I4 => \^q\(3),
      O => \my_full[3]_i_4_n_0\
    );
\my_full_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \my_full[3]_i_1_n_0\,
      Q => \my_full_reg_n_0_[3]\,
      R => '0'
    );
\out_fifo_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00FD"
    )
        port map (
      I0 => \^my_empty_reg[1]_0\,
      I1 => \wr_ptr_timing_reg[0]_0\,
      I2 => calib_cmd_wren,
      I3 => B_of_full,
      O => \my_empty_reg[1]_1\
    );
p_17_out: unisim.vcomponents.LUT5
    generic map(
      INIT => X"27272700"
    )
        port map (
      I0 => B_of_full,
      I1 => \my_full_reg_n_0_[3]\,
      I2 => \^my_empty_reg[1]_0\,
      I3 => calib_cmd_wren,
      I4 => \wr_ptr_timing_reg[0]_0\,
      O => wr_en_2
    );
\rd_ptr[0]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => B_of_full,
      I1 => \my_empty_reg_n_0_[6]\,
      O => \rd_ptr[0]_i_1__0_n_0\
    );
\rd_ptr[0]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^rd_ptr_reg[3]_0\,
      I1 => \^rd_ptr_reg[0]_0\,
      O => nxt_rd_ptr(0)
    );
\rd_ptr[1]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => \^rd_ptr_reg[3]_0\,
      I1 => \^rd_ptr_reg[0]_0\,
      I2 => \^rd_ptr_reg[1]_0\,
      O => nxt_rd_ptr(1)
    );
\rd_ptr[2]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA6A"
    )
        port map (
      I0 => \^rd_ptr_reg[2]_0\,
      I1 => \^rd_ptr_reg[0]_0\,
      I2 => \^rd_ptr_reg[1]_0\,
      I3 => \^rd_ptr_reg[3]_0\,
      O => nxt_rd_ptr(2)
    );
\rd_ptr[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => \^rd_ptr_reg[3]_0\,
      I1 => \^rd_ptr_reg[1]_0\,
      I2 => \^rd_ptr_reg[0]_0\,
      I3 => \^rd_ptr_reg[2]_0\,
      O => nxt_rd_ptr(3)
    );
\rd_ptr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \rd_ptr[0]_i_1__0_n_0\,
      D => nxt_rd_ptr(0),
      Q => \^rd_ptr_reg[0]_0\,
      R => ofifo_rst
    );
\rd_ptr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \rd_ptr[0]_i_1__0_n_0\,
      D => nxt_rd_ptr(1),
      Q => \^rd_ptr_reg[1]_0\,
      R => ofifo_rst
    );
\rd_ptr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \rd_ptr[0]_i_1__0_n_0\,
      D => nxt_rd_ptr(2),
      Q => \^rd_ptr_reg[2]_0\,
      R => ofifo_rst
    );
\rd_ptr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \rd_ptr[0]_i_1__0_n_0\,
      D => nxt_rd_ptr(3),
      Q => \^rd_ptr_reg[3]_0\,
      R => ofifo_rst
    );
\rd_ptr_timing_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \rd_ptr[0]_i_1__0_n_0\,
      D => nxt_rd_ptr(0),
      Q => rd_ptr_timing(0),
      R => ofifo_rst
    );
\rd_ptr_timing_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \rd_ptr[0]_i_1__0_n_0\,
      D => nxt_rd_ptr(1),
      Q => rd_ptr_timing(1),
      R => ofifo_rst
    );
\rd_ptr_timing_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \rd_ptr[0]_i_1__0_n_0\,
      D => nxt_rd_ptr(2),
      Q => rd_ptr_timing(2),
      R => ofifo_rst
    );
\rd_ptr_timing_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \rd_ptr[0]_i_1__0_n_0\,
      D => nxt_rd_ptr(3),
      Q => rd_ptr_timing(3),
      R => ofifo_rst
    );
wr_ptr0: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00E00EEE"
    )
        port map (
      I0 => calib_cmd_wren,
      I1 => \wr_ptr_timing_reg[0]_0\,
      I2 => B_of_full,
      I3 => \my_full_reg_n_0_[3]\,
      I4 => \my_empty_reg_n_0_[6]\,
      O => \wr_ptr0__0\
    );
\wr_ptr[0]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(0),
      O => nxt_wr_ptr(0)
    );
\wr_ptr[1]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(0),
      I2 => \^q\(1),
      O => nxt_wr_ptr(1)
    );
\wr_ptr[2]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA6A"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^q\(3),
      O => nxt_wr_ptr(2)
    );
\wr_ptr[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => \^q\(2),
      O => nxt_wr_ptr(3)
    );
\wr_ptr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \wr_ptr0__0\,
      D => nxt_wr_ptr(0),
      Q => \^q\(0),
      R => ofifo_rst
    );
\wr_ptr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \wr_ptr0__0\,
      D => nxt_wr_ptr(1),
      Q => \^q\(1),
      R => ofifo_rst
    );
\wr_ptr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \wr_ptr0__0\,
      D => nxt_wr_ptr(2),
      Q => \^q\(2),
      R => ofifo_rst
    );
\wr_ptr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \wr_ptr0__0\,
      D => nxt_wr_ptr(3),
      Q => \^q\(3),
      R => ofifo_rst
    );
\wr_ptr_timing_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \wr_ptr0__0\,
      D => nxt_wr_ptr(0),
      Q => wr_ptr_timing(0),
      R => ofifo_rst
    );
\wr_ptr_timing_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \wr_ptr0__0\,
      D => nxt_wr_ptr(1),
      Q => wr_ptr_timing(1),
      R => ofifo_rst
    );
\wr_ptr_timing_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \wr_ptr0__0\,
      D => nxt_wr_ptr(2),
      Q => wr_ptr_timing(2),
      R => ofifo_rst
    );
\wr_ptr_timing_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \wr_ptr0__0\,
      D => nxt_wr_ptr(3),
      Q => wr_ptr_timing(3),
      R => ofifo_rst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \mig_7series_nosysclock_mig_7series_v4_2_ddr_of_pre_fifo__parameterized1_8\ is
  port (
    \rd_ptr_reg[0]_0\ : out STD_LOGIC;
    \rd_ptr_reg[1]_0\ : out STD_LOGIC;
    \rd_ptr_reg[2]_0\ : out STD_LOGIC;
    \rd_ptr_reg[3]_0\ : out STD_LOGIC;
    \my_empty_reg[1]_0\ : out STD_LOGIC;
    \my_empty_reg[1]_1\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 2 downto 0 );
    wr_en_1 : out STD_LOGIC;
    \wr_ptr_reg[3]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ofifo_rst : in STD_LOGIC;
    CLK : in STD_LOGIC;
    \my_full_reg[4]_0\ : in STD_LOGIC;
    mux_wrdata_en : in STD_LOGIC;
    mc_wrdata_en : in STD_LOGIC;
    \wr_ptr_timing_reg[0]_0\ : in STD_LOGIC;
    calib_wrdata_en : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \mig_7series_nosysclock_mig_7series_v4_2_ddr_of_pre_fifo__parameterized1_8\ : entity is "mig_7series_v4_2_ddr_of_pre_fifo";
end \mig_7series_nosysclock_mig_7series_v4_2_ddr_of_pre_fifo__parameterized1_8\;

architecture STRUCTURE of \mig_7series_nosysclock_mig_7series_v4_2_ddr_of_pre_fifo__parameterized1_8\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \entry_cnt10_out__0\ : STD_LOGIC;
  signal \entry_cnt[0]_i_1_n_0\ : STD_LOGIC;
  signal \entry_cnt[1]_i_1_n_0\ : STD_LOGIC;
  signal \entry_cnt[2]_i_1_n_0\ : STD_LOGIC;
  signal \entry_cnt[3]_i_1_n_0\ : STD_LOGIC;
  signal \entry_cnt[4]_i_1_n_0\ : STD_LOGIC;
  signal \entry_cnt[4]_i_2_n_0\ : STD_LOGIC;
  signal \entry_cnt_reg_n_0_[0]\ : STD_LOGIC;
  signal \entry_cnt_reg_n_0_[1]\ : STD_LOGIC;
  signal my_empty0 : STD_LOGIC;
  signal \my_empty[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \my_empty[7]_i_1__0_n_0\ : STD_LOGIC;
  signal \my_empty[7]_i_4__0_n_0\ : STD_LOGIC;
  signal \my_empty[7]_i_5_n_0\ : STD_LOGIC;
  signal \^my_empty_reg[1]_1\ : STD_LOGIC;
  signal \my_empty_reg_n_0_[7]\ : STD_LOGIC;
  signal my_full0 : STD_LOGIC;
  signal \my_full[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \my_full[4]_i_3__0_n_0\ : STD_LOGIC;
  signal \my_full[4]_i_4__0_n_0\ : STD_LOGIC;
  signal \my_full_reg_n_0_[4]\ : STD_LOGIC;
  signal nxt_rd_ptr : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal nxt_wr_ptr : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \rd_ptr[0]_i_1_n_0\ : STD_LOGIC;
  signal \^rd_ptr_reg[0]_0\ : STD_LOGIC;
  signal \^rd_ptr_reg[1]_0\ : STD_LOGIC;
  signal \^rd_ptr_reg[2]_0\ : STD_LOGIC;
  signal \^rd_ptr_reg[3]_0\ : STD_LOGIC;
  signal rd_ptr_timing : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal wr_ptr0 : STD_LOGIC;
  signal \^wr_ptr_reg[3]_0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal wr_ptr_timing : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \entry_cnt[0]_i_1\ : label is "soft_lutpair453";
  attribute SOFT_HLUTNM of \entry_cnt[3]_i_1\ : label is "soft_lutpair453";
  attribute SOFT_HLUTNM of \my_empty[7]_i_4__0\ : label is "soft_lutpair454";
  attribute SOFT_HLUTNM of \my_empty[7]_i_5\ : label is "soft_lutpair454";
  attribute syn_maxfan : string;
  attribute syn_maxfan of \my_empty_reg[1]\ : label is "3";
  attribute syn_maxfan of \my_empty_reg[7]\ : label is "3";
  attribute SOFT_HLUTNM of \my_full[4]_i_3__0\ : label is "soft_lutpair455";
  attribute SOFT_HLUTNM of \my_full[4]_i_4__0\ : label is "soft_lutpair455";
  attribute syn_maxfan of \my_full_reg[4]\ : label is "3";
  attribute SOFT_HLUTNM of \rd_ptr[0]_i_2\ : label is "soft_lutpair458";
  attribute SOFT_HLUTNM of \rd_ptr[1]_i_1\ : label is "soft_lutpair458";
  attribute SOFT_HLUTNM of \rd_ptr[2]_i_1\ : label is "soft_lutpair456";
  attribute SOFT_HLUTNM of \rd_ptr[3]_i_1\ : label is "soft_lutpair456";
  attribute syn_maxfan of \rd_ptr_reg[0]\ : label is "10";
  attribute syn_maxfan of \rd_ptr_reg[1]\ : label is "10";
  attribute syn_maxfan of \rd_ptr_reg[2]\ : label is "10";
  attribute syn_maxfan of \rd_ptr_reg[3]\ : label is "10";
  attribute KEEP : string;
  attribute KEEP of \rd_ptr_timing_reg[0]\ : label is "yes";
  attribute KEEP of \rd_ptr_timing_reg[1]\ : label is "yes";
  attribute KEEP of \rd_ptr_timing_reg[2]\ : label is "yes";
  attribute KEEP of \rd_ptr_timing_reg[3]\ : label is "yes";
  attribute SOFT_HLUTNM of \wr_ptr[0]_i_1__0\ : label is "soft_lutpair459";
  attribute SOFT_HLUTNM of \wr_ptr[1]_i_1__0\ : label is "soft_lutpair459";
  attribute SOFT_HLUTNM of \wr_ptr[2]_i_1__0\ : label is "soft_lutpair457";
  attribute SOFT_HLUTNM of \wr_ptr[3]_i_2\ : label is "soft_lutpair457";
  attribute syn_maxfan of \wr_ptr_reg[0]\ : label is "10";
  attribute syn_maxfan of \wr_ptr_reg[1]\ : label is "10";
  attribute syn_maxfan of \wr_ptr_reg[2]\ : label is "10";
  attribute syn_maxfan of \wr_ptr_reg[3]\ : label is "10";
  attribute KEEP of \wr_ptr_timing_reg[0]\ : label is "yes";
  attribute KEEP of \wr_ptr_timing_reg[1]\ : label is "yes";
  attribute KEEP of \wr_ptr_timing_reg[2]\ : label is "yes";
  attribute KEEP of \wr_ptr_timing_reg[3]\ : label is "yes";
begin
  Q(2 downto 0) <= \^q\(2 downto 0);
  \my_empty_reg[1]_1\ <= \^my_empty_reg[1]_1\;
  \rd_ptr_reg[0]_0\ <= \^rd_ptr_reg[0]_0\;
  \rd_ptr_reg[1]_0\ <= \^rd_ptr_reg[1]_0\;
  \rd_ptr_reg[2]_0\ <= \^rd_ptr_reg[2]_0\;
  \rd_ptr_reg[3]_0\ <= \^rd_ptr_reg[3]_0\;
  \wr_ptr_reg[3]_0\(3 downto 0) <= \^wr_ptr_reg[3]_0\(3 downto 0);
\entry_cnt[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \entry_cnt_reg_n_0_[0]\,
      O => \entry_cnt[0]_i_1_n_0\
    );
\entry_cnt[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA6A5595"
    )
        port map (
      I0 => \entry_cnt_reg_n_0_[0]\,
      I1 => \my_full_reg[4]_0\,
      I2 => mux_wrdata_en,
      I3 => \my_full_reg_n_0_[4]\,
      I4 => \entry_cnt_reg_n_0_[1]\,
      O => \entry_cnt[1]_i_1_n_0\
    );
\entry_cnt[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF7F0080AAEA5515"
    )
        port map (
      I0 => \entry_cnt_reg_n_0_[0]\,
      I1 => \my_full_reg[4]_0\,
      I2 => mux_wrdata_en,
      I3 => \my_full_reg_n_0_[4]\,
      I4 => \^q\(0),
      I5 => \entry_cnt_reg_n_0_[1]\,
      O => \entry_cnt[2]_i_1_n_0\
    );
\entry_cnt[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7F80FE01"
    )
        port map (
      I0 => \entry_cnt10_out__0\,
      I1 => \entry_cnt_reg_n_0_[0]\,
      I2 => \entry_cnt_reg_n_0_[1]\,
      I3 => \^q\(1),
      I4 => \^q\(0),
      O => \entry_cnt[3]_i_1_n_0\
    );
\entry_cnt[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5050500303035003"
    )
        port map (
      I0 => \my_full_reg_n_0_[4]\,
      I1 => \my_empty_reg_n_0_[7]\,
      I2 => \my_full_reg[4]_0\,
      I3 => calib_wrdata_en,
      I4 => \wr_ptr_timing_reg[0]_0\,
      I5 => mc_wrdata_en,
      O => \entry_cnt[4]_i_1_n_0\
    );
\entry_cnt[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFF8000FFFE0001"
    )
        port map (
      I0 => \entry_cnt_reg_n_0_[1]\,
      I1 => \entry_cnt_reg_n_0_[0]\,
      I2 => \entry_cnt10_out__0\,
      I3 => \^q\(0),
      I4 => \^q\(2),
      I5 => \^q\(1),
      O => \entry_cnt[4]_i_2_n_0\
    );
\entry_cnt[4]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008A80"
    )
        port map (
      I0 => \my_full_reg[4]_0\,
      I1 => mc_wrdata_en,
      I2 => \wr_ptr_timing_reg[0]_0\,
      I3 => calib_wrdata_en,
      I4 => \my_full_reg_n_0_[4]\,
      O => \entry_cnt10_out__0\
    );
\entry_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \entry_cnt[4]_i_1_n_0\,
      D => \entry_cnt[0]_i_1_n_0\,
      Q => \entry_cnt_reg_n_0_[0]\,
      R => ofifo_rst
    );
\entry_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \entry_cnt[4]_i_1_n_0\,
      D => \entry_cnt[1]_i_1_n_0\,
      Q => \entry_cnt_reg_n_0_[1]\,
      R => ofifo_rst
    );
\entry_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \entry_cnt[4]_i_1_n_0\,
      D => \entry_cnt[2]_i_1_n_0\,
      Q => \^q\(0),
      R => ofifo_rst
    );
\entry_cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \entry_cnt[4]_i_1_n_0\,
      D => \entry_cnt[3]_i_1_n_0\,
      Q => \^q\(1),
      R => ofifo_rst
    );
\entry_cnt_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \entry_cnt[4]_i_1_n_0\,
      D => \entry_cnt[4]_i_2_n_0\,
      Q => \^q\(2),
      R => ofifo_rst
    );
mem_reg_0_15_0_5_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2727270000002700"
    )
        port map (
      I0 => \my_full_reg[4]_0\,
      I1 => \my_full_reg_n_0_[4]\,
      I2 => \^my_empty_reg[1]_1\,
      I3 => calib_wrdata_en,
      I4 => \wr_ptr_timing_reg[0]_0\,
      I5 => mc_wrdata_en,
      O => wr_en_1
    );
\my_empty[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFF701F700"
    )
        port map (
      I0 => \my_full_reg[4]_0\,
      I1 => mux_wrdata_en,
      I2 => \my_full_reg_n_0_[4]\,
      I3 => \^my_empty_reg[1]_1\,
      I4 => my_empty0,
      I5 => ofifo_rst,
      O => \my_empty[1]_i_1__0_n_0\
    );
\my_empty[7]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFF701F700"
    )
        port map (
      I0 => \my_full_reg[4]_0\,
      I1 => mux_wrdata_en,
      I2 => \my_full_reg_n_0_[4]\,
      I3 => \my_empty_reg_n_0_[7]\,
      I4 => my_empty0,
      I5 => ofifo_rst,
      O => \my_empty[7]_i_1__0_n_0\
    );
\my_empty[7]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4A400D08"
    )
        port map (
      I0 => wr_ptr_timing(2),
      I1 => \my_empty[7]_i_4__0_n_0\,
      I2 => wr_ptr_timing(3),
      I3 => \my_empty[7]_i_5_n_0\,
      I4 => \^rd_ptr_reg[2]_0\,
      O => my_empty0
    );
\my_empty[7]_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000040"
    )
        port map (
      I0 => wr_ptr_timing(1),
      I1 => \^rd_ptr_reg[0]_0\,
      I2 => \^rd_ptr_reg[1]_0\,
      I3 => \^rd_ptr_reg[3]_0\,
      I4 => wr_ptr_timing(0),
      O => \my_empty[7]_i_4__0_n_0\
    );
\my_empty[7]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"84210842"
    )
        port map (
      I0 => wr_ptr_timing(0),
      I1 => wr_ptr_timing(1),
      I2 => \^rd_ptr_reg[0]_0\,
      I3 => \^rd_ptr_reg[1]_0\,
      I4 => \^rd_ptr_reg[3]_0\,
      O => \my_empty[7]_i_5_n_0\
    );
\my_empty_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \my_empty[1]_i_1__0_n_0\,
      Q => \^my_empty_reg[1]_1\,
      R => '0'
    );
\my_empty_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \my_empty[7]_i_1__0_n_0\,
      Q => \my_empty_reg_n_0_[7]\,
      R => '0'
    );
\my_full[4]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFC0080"
    )
        port map (
      I0 => my_full0,
      I1 => mux_wrdata_en,
      I2 => \my_full_reg[4]_0\,
      I3 => \my_empty_reg_n_0_[7]\,
      I4 => \my_full_reg_n_0_[4]\,
      I5 => ofifo_rst,
      O => \my_full[4]_i_1__0_n_0\
    );
\my_full[4]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4A400D08"
    )
        port map (
      I0 => rd_ptr_timing(2),
      I1 => \my_full[4]_i_3__0_n_0\,
      I2 => rd_ptr_timing(3),
      I3 => \my_full[4]_i_4__0_n_0\,
      I4 => \^wr_ptr_reg[3]_0\(2),
      O => my_full0
    );
\my_full[4]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000040"
    )
        port map (
      I0 => rd_ptr_timing(1),
      I1 => \^wr_ptr_reg[3]_0\(0),
      I2 => \^wr_ptr_reg[3]_0\(1),
      I3 => \^wr_ptr_reg[3]_0\(3),
      I4 => rd_ptr_timing(0),
      O => \my_full[4]_i_3__0_n_0\
    );
\my_full[4]_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"84210842"
    )
        port map (
      I0 => rd_ptr_timing(0),
      I1 => rd_ptr_timing(1),
      I2 => \^wr_ptr_reg[3]_0\(0),
      I3 => \^wr_ptr_reg[3]_0\(1),
      I4 => \^wr_ptr_reg[3]_0\(3),
      O => \my_full[4]_i_4__0_n_0\
    );
\my_full_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \my_full[4]_i_1__0_n_0\,
      Q => \my_full_reg_n_0_[4]\,
      R => '0'
    );
\out_fifo_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000DFD5"
    )
        port map (
      I0 => \^my_empty_reg[1]_1\,
      I1 => mc_wrdata_en,
      I2 => \wr_ptr_timing_reg[0]_0\,
      I3 => calib_wrdata_en,
      I4 => \my_full_reg[4]_0\,
      O => \my_empty_reg[1]_0\
    );
\rd_ptr[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \my_full_reg[4]_0\,
      I1 => \my_empty_reg_n_0_[7]\,
      O => \rd_ptr[0]_i_1_n_0\
    );
\rd_ptr[0]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^rd_ptr_reg[3]_0\,
      I1 => \^rd_ptr_reg[0]_0\,
      O => nxt_rd_ptr(0)
    );
\rd_ptr[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => \^rd_ptr_reg[3]_0\,
      I1 => \^rd_ptr_reg[0]_0\,
      I2 => \^rd_ptr_reg[1]_0\,
      O => nxt_rd_ptr(1)
    );
\rd_ptr[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA6A"
    )
        port map (
      I0 => \^rd_ptr_reg[2]_0\,
      I1 => \^rd_ptr_reg[0]_0\,
      I2 => \^rd_ptr_reg[1]_0\,
      I3 => \^rd_ptr_reg[3]_0\,
      O => nxt_rd_ptr(2)
    );
\rd_ptr[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => \^rd_ptr_reg[3]_0\,
      I1 => \^rd_ptr_reg[1]_0\,
      I2 => \^rd_ptr_reg[0]_0\,
      I3 => \^rd_ptr_reg[2]_0\,
      O => nxt_rd_ptr(3)
    );
\rd_ptr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \rd_ptr[0]_i_1_n_0\,
      D => nxt_rd_ptr(0),
      Q => \^rd_ptr_reg[0]_0\,
      R => ofifo_rst
    );
\rd_ptr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \rd_ptr[0]_i_1_n_0\,
      D => nxt_rd_ptr(1),
      Q => \^rd_ptr_reg[1]_0\,
      R => ofifo_rst
    );
\rd_ptr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \rd_ptr[0]_i_1_n_0\,
      D => nxt_rd_ptr(2),
      Q => \^rd_ptr_reg[2]_0\,
      R => ofifo_rst
    );
\rd_ptr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \rd_ptr[0]_i_1_n_0\,
      D => nxt_rd_ptr(3),
      Q => \^rd_ptr_reg[3]_0\,
      R => ofifo_rst
    );
\rd_ptr_timing_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \rd_ptr[0]_i_1_n_0\,
      D => nxt_rd_ptr(0),
      Q => rd_ptr_timing(0),
      R => ofifo_rst
    );
\rd_ptr_timing_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \rd_ptr[0]_i_1_n_0\,
      D => nxt_rd_ptr(1),
      Q => rd_ptr_timing(1),
      R => ofifo_rst
    );
\rd_ptr_timing_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \rd_ptr[0]_i_1_n_0\,
      D => nxt_rd_ptr(2),
      Q => rd_ptr_timing(2),
      R => ofifo_rst
    );
\rd_ptr_timing_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \rd_ptr[0]_i_1_n_0\,
      D => nxt_rd_ptr(3),
      Q => rd_ptr_timing(3),
      R => ofifo_rst
    );
\wr_ptr[0]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^wr_ptr_reg[3]_0\(3),
      I1 => \^wr_ptr_reg[3]_0\(0),
      O => nxt_wr_ptr(0)
    );
\wr_ptr[1]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => \^wr_ptr_reg[3]_0\(3),
      I1 => \^wr_ptr_reg[3]_0\(0),
      I2 => \^wr_ptr_reg[3]_0\(1),
      O => nxt_wr_ptr(1)
    );
\wr_ptr[2]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA6A"
    )
        port map (
      I0 => \^wr_ptr_reg[3]_0\(2),
      I1 => \^wr_ptr_reg[3]_0\(0),
      I2 => \^wr_ptr_reg[3]_0\(1),
      I3 => \^wr_ptr_reg[3]_0\(3),
      O => nxt_wr_ptr(2)
    );
\wr_ptr[3]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000E20000E2E2E2"
    )
        port map (
      I0 => calib_wrdata_en,
      I1 => \wr_ptr_timing_reg[0]_0\,
      I2 => mc_wrdata_en,
      I3 => \my_full_reg[4]_0\,
      I4 => \my_full_reg_n_0_[4]\,
      I5 => \my_empty_reg_n_0_[7]\,
      O => wr_ptr0
    );
\wr_ptr[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => \^wr_ptr_reg[3]_0\(3),
      I1 => \^wr_ptr_reg[3]_0\(1),
      I2 => \^wr_ptr_reg[3]_0\(0),
      I3 => \^wr_ptr_reg[3]_0\(2),
      O => nxt_wr_ptr(3)
    );
\wr_ptr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => wr_ptr0,
      D => nxt_wr_ptr(0),
      Q => \^wr_ptr_reg[3]_0\(0),
      R => ofifo_rst
    );
\wr_ptr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => wr_ptr0,
      D => nxt_wr_ptr(1),
      Q => \^wr_ptr_reg[3]_0\(1),
      R => ofifo_rst
    );
\wr_ptr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => wr_ptr0,
      D => nxt_wr_ptr(2),
      Q => \^wr_ptr_reg[3]_0\(2),
      R => ofifo_rst
    );
\wr_ptr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => wr_ptr0,
      D => nxt_wr_ptr(3),
      Q => \^wr_ptr_reg[3]_0\(3),
      R => ofifo_rst
    );
\wr_ptr_timing_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => wr_ptr0,
      D => nxt_wr_ptr(0),
      Q => wr_ptr_timing(0),
      R => ofifo_rst
    );
\wr_ptr_timing_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => wr_ptr0,
      D => nxt_wr_ptr(1),
      Q => wr_ptr_timing(1),
      R => ofifo_rst
    );
\wr_ptr_timing_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => wr_ptr0,
      D => nxt_wr_ptr(2),
      Q => wr_ptr_timing(2),
      R => ofifo_rst
    );
\wr_ptr_timing_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => wr_ptr0,
      D => nxt_wr_ptr(3),
      Q => wr_ptr_timing(3),
      R => ofifo_rst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity mig_7series_nosysclock_mig_7series_v4_2_ddr_phy_ck_addr_cmd_delay is
  port (
    ck_addr_cmd_delay_done : out STD_LOGIC;
    delay_done_r4_reg_0 : out STD_LOGIC;
    ctl_lane_cnt : out STD_LOGIC_VECTOR ( 2 downto 0 );
    cmd_po_en_stg2_f : out STD_LOGIC;
    CLK : in STD_LOGIC;
    cnt_pwron_cke_done_r : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ctl_lane_cnt_reg[1]_0\ : in STD_LOGIC;
    \ctl_lane_cnt_reg[1]_1\ : in STD_LOGIC;
    \ctl_lane_cnt_reg[2]_0\ : in STD_LOGIC;
    dqs_po_dec_done : in STD_LOGIC;
    pi_fine_dly_dec_done : in STD_LOGIC;
    po_en_stg2_f_reg_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of mig_7series_nosysclock_mig_7series_v4_2_ddr_phy_ck_addr_cmd_delay : entity is "mig_7series_v4_2_ddr_phy_ck_addr_cmd_delay";
end mig_7series_nosysclock_mig_7series_v4_2_ddr_phy_ck_addr_cmd_delay;

architecture STRUCTURE of mig_7series_nosysclock_mig_7series_v4_2_ddr_phy_ck_addr_cmd_delay is
  signal \^ck_addr_cmd_delay_done\ : STD_LOGIC;
  signal \^ctl_lane_cnt\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal ctl_lane_cnt1 : STD_LOGIC;
  signal \ctl_lane_cnt[0]_i_1_n_0\ : STD_LOGIC;
  signal \ctl_lane_cnt[1]_i_1_n_0\ : STD_LOGIC;
  signal \ctl_lane_cnt[2]_i_1_n_0\ : STD_LOGIC;
  signal \ctl_lane_cnt[2]_i_2_n_0\ : STD_LOGIC;
  signal \ctl_lane_cnt[2]_i_5_n_0\ : STD_LOGIC;
  signal delay_dec_done : STD_LOGIC;
  signal delay_dec_done_i_1_n_0 : STD_LOGIC;
  signal delay_done_r3_reg_srl3_n_0 : STD_LOGIC;
  signal delaydec_cnt_r0 : STD_LOGIC;
  signal delaydec_cnt_r10_in : STD_LOGIC;
  signal \delaydec_cnt_r[0]_i_1_n_0\ : STD_LOGIC;
  signal \delaydec_cnt_r[1]_i_1_n_0\ : STD_LOGIC;
  signal \delaydec_cnt_r[2]_i_1_n_0\ : STD_LOGIC;
  signal \delaydec_cnt_r[3]_i_1_n_0\ : STD_LOGIC;
  signal \delaydec_cnt_r[4]_i_1_n_0\ : STD_LOGIC;
  signal \delaydec_cnt_r[5]_i_1_n_0\ : STD_LOGIC;
  signal \delaydec_cnt_r[5]_i_3_n_0\ : STD_LOGIC;
  signal delaydec_cnt_r_reg : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal po_cnt_dec : STD_LOGIC;
  signal \po_cnt_dec_i_1__0_n_0\ : STD_LOGIC;
  signal wait_cnt_r0 : STD_LOGIC;
  signal \wait_cnt_r0__0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \wait_cnt_r[1]_i_1_n_0\ : STD_LOGIC;
  signal \wait_cnt_r[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \wait_cnt_r[3]_i_1_n_0\ : STD_LOGIC;
  signal \wait_cnt_r[3]_i_3__0_n_0\ : STD_LOGIC;
  signal wait_cnt_r_reg : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute srl_name : string;
  attribute srl_name of delay_done_r3_reg_srl3 : label is "\u_mig_7series_nosysclock_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay/delay_done_r3_reg_srl3 ";
  attribute syn_maxfan : string;
  attribute syn_maxfan of delay_done_r4_reg : label is "10";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \delaydec_cnt_r[0]_i_1\ : label is "soft_lutpair227";
  attribute SOFT_HLUTNM of \delaydec_cnt_r[2]_i_1\ : label is "soft_lutpair227";
  attribute SOFT_HLUTNM of \delaydec_cnt_r[3]_i_1\ : label is "soft_lutpair226";
  attribute SOFT_HLUTNM of \delaydec_cnt_r[4]_i_1\ : label is "soft_lutpair226";
  attribute SOFT_HLUTNM of \wait_cnt_r[1]_i_1\ : label is "soft_lutpair228";
  attribute SOFT_HLUTNM of \wait_cnt_r[2]_i_1__0\ : label is "soft_lutpair228";
begin
  ck_addr_cmd_delay_done <= \^ck_addr_cmd_delay_done\;
  ctl_lane_cnt(2 downto 0) <= \^ctl_lane_cnt\(2 downto 0);
\ctl_lane_cnt[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000006000"
    )
        port map (
      I0 => \^ctl_lane_cnt\(0),
      I1 => delaydec_cnt_r10_in,
      I2 => dqs_po_dec_done,
      I3 => pi_fine_dly_dec_done,
      I4 => \ctl_lane_cnt_reg[1]_0\,
      I5 => ctl_lane_cnt1,
      O => \ctl_lane_cnt[0]_i_1_n_0\
    );
\ctl_lane_cnt[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000DEEE"
    )
        port map (
      I0 => \^ctl_lane_cnt\(1),
      I1 => ctl_lane_cnt1,
      I2 => delaydec_cnt_r10_in,
      I3 => \^ctl_lane_cnt\(0),
      I4 => \ctl_lane_cnt_reg[1]_0\,
      I5 => \ctl_lane_cnt_reg[1]_1\,
      O => \ctl_lane_cnt[1]_i_1_n_0\
    );
\ctl_lane_cnt[1]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00EF"
    )
        port map (
      I0 => \^ctl_lane_cnt\(0),
      I1 => \^ctl_lane_cnt\(2),
      I2 => \^ctl_lane_cnt\(1),
      I3 => \ctl_lane_cnt[2]_i_2_n_0\,
      O => delaydec_cnt_r10_in
    );
\ctl_lane_cnt[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000B4F0"
    )
        port map (
      I0 => \ctl_lane_cnt[2]_i_2_n_0\,
      I1 => \^ctl_lane_cnt\(1),
      I2 => \^ctl_lane_cnt\(2),
      I3 => \^ctl_lane_cnt\(0),
      I4 => \ctl_lane_cnt_reg[2]_0\,
      I5 => ctl_lane_cnt1,
      O => \ctl_lane_cnt[2]_i_1_n_0\
    );
\ctl_lane_cnt[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => delaydec_cnt_r_reg(5),
      I1 => delaydec_cnt_r_reg(3),
      I2 => delaydec_cnt_r_reg(1),
      I3 => delaydec_cnt_r_reg(2),
      I4 => delaydec_cnt_r_reg(4),
      I5 => delaydec_cnt_r_reg(0),
      O => \ctl_lane_cnt[2]_i_2_n_0\
    );
\ctl_lane_cnt[2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000200"
    )
        port map (
      I0 => \^ctl_lane_cnt\(1),
      I1 => \^ctl_lane_cnt\(2),
      I2 => \^ctl_lane_cnt\(0),
      I3 => delaydec_cnt_r_reg(0),
      I4 => delay_dec_done,
      I5 => \ctl_lane_cnt[2]_i_5_n_0\,
      O => ctl_lane_cnt1
    );
\ctl_lane_cnt[2]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => delaydec_cnt_r_reg(4),
      I1 => delaydec_cnt_r_reg(2),
      I2 => delaydec_cnt_r_reg(1),
      I3 => delaydec_cnt_r_reg(3),
      I4 => delaydec_cnt_r_reg(5),
      O => \ctl_lane_cnt[2]_i_5_n_0\
    );
\ctl_lane_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \ctl_lane_cnt[0]_i_1_n_0\,
      Q => \^ctl_lane_cnt\(0),
      R => '0'
    );
\ctl_lane_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \ctl_lane_cnt[1]_i_1_n_0\,
      Q => \^ctl_lane_cnt\(1),
      R => '0'
    );
\ctl_lane_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \ctl_lane_cnt[2]_i_1_n_0\,
      Q => \^ctl_lane_cnt\(2),
      R => '0'
    );
delay_dec_done_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AAAAABAA"
    )
        port map (
      I0 => delay_dec_done,
      I1 => \^ctl_lane_cnt\(0),
      I2 => \^ctl_lane_cnt\(2),
      I3 => \^ctl_lane_cnt\(1),
      I4 => \ctl_lane_cnt[2]_i_2_n_0\,
      I5 => \ctl_lane_cnt_reg[2]_0\,
      O => delay_dec_done_i_1_n_0
    );
delay_dec_done_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => delay_dec_done_i_1_n_0,
      Q => delay_dec_done,
      R => '0'
    );
delay_done_r3_reg_srl3: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => CLK,
      D => delay_dec_done,
      Q => delay_done_r3_reg_srl3_n_0
    );
delay_done_r4_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => delay_done_r3_reg_srl3_n_0,
      Q => \^ck_addr_cmd_delay_done\,
      R => '0'
    );
\delaydec_cnt_r[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => delaydec_cnt_r_reg(0),
      O => \delaydec_cnt_r[0]_i_1_n_0\
    );
\delaydec_cnt_r[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => delaydec_cnt_r_reg(0),
      I1 => delaydec_cnt_r_reg(1),
      O => \delaydec_cnt_r[1]_i_1_n_0\
    );
\delaydec_cnt_r[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => delaydec_cnt_r_reg(0),
      I1 => delaydec_cnt_r_reg(1),
      I2 => delaydec_cnt_r_reg(2),
      O => \delaydec_cnt_r[2]_i_1_n_0\
    );
\delaydec_cnt_r[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE01"
    )
        port map (
      I0 => delaydec_cnt_r_reg(0),
      I1 => delaydec_cnt_r_reg(1),
      I2 => delaydec_cnt_r_reg(2),
      I3 => delaydec_cnt_r_reg(3),
      O => \delaydec_cnt_r[3]_i_1_n_0\
    );
\delaydec_cnt_r[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0001"
    )
        port map (
      I0 => delaydec_cnt_r_reg(0),
      I1 => delaydec_cnt_r_reg(2),
      I2 => delaydec_cnt_r_reg(1),
      I3 => delaydec_cnt_r_reg(3),
      I4 => delaydec_cnt_r_reg(4),
      O => \delaydec_cnt_r[4]_i_1_n_0\
    );
\delaydec_cnt_r[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFFF"
    )
        port map (
      I0 => delaydec_cnt_r10_in,
      I1 => \ctl_lane_cnt_reg[1]_0\,
      I2 => pi_fine_dly_dec_done,
      I3 => dqs_po_dec_done,
      O => \delaydec_cnt_r[5]_i_1_n_0\
    );
\delaydec_cnt_r[5]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \ctl_lane_cnt[2]_i_2_n_0\,
      I1 => po_cnt_dec,
      O => delaydec_cnt_r0
    );
\delaydec_cnt_r[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000001"
    )
        port map (
      I0 => delaydec_cnt_r_reg(0),
      I1 => delaydec_cnt_r_reg(3),
      I2 => delaydec_cnt_r_reg(1),
      I3 => delaydec_cnt_r_reg(2),
      I4 => delaydec_cnt_r_reg(4),
      I5 => delaydec_cnt_r_reg(5),
      O => \delaydec_cnt_r[5]_i_3_n_0\
    );
\delaydec_cnt_r_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => CLK,
      CE => delaydec_cnt_r0,
      D => \delaydec_cnt_r[0]_i_1_n_0\,
      Q => delaydec_cnt_r_reg(0),
      S => \delaydec_cnt_r[5]_i_1_n_0\
    );
\delaydec_cnt_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => delaydec_cnt_r0,
      D => \delaydec_cnt_r[1]_i_1_n_0\,
      Q => delaydec_cnt_r_reg(1),
      R => \delaydec_cnt_r[5]_i_1_n_0\
    );
\delaydec_cnt_r_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => CLK,
      CE => delaydec_cnt_r0,
      D => \delaydec_cnt_r[2]_i_1_n_0\,
      Q => delaydec_cnt_r_reg(2),
      S => \delaydec_cnt_r[5]_i_1_n_0\
    );
\delaydec_cnt_r_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => CLK,
      CE => delaydec_cnt_r0,
      D => \delaydec_cnt_r[3]_i_1_n_0\,
      Q => delaydec_cnt_r_reg(3),
      S => \delaydec_cnt_r[5]_i_1_n_0\
    );
\delaydec_cnt_r_reg[4]\: unisim.vcomponents.FDSE
     port map (
      C => CLK,
      CE => delaydec_cnt_r0,
      D => \delaydec_cnt_r[4]_i_1_n_0\,
      Q => delaydec_cnt_r_reg(4),
      S => \delaydec_cnt_r[5]_i_1_n_0\
    );
\delaydec_cnt_r_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => delaydec_cnt_r0,
      D => \delaydec_cnt_r[5]_i_3_n_0\,
      Q => delaydec_cnt_r_reg(5),
      R => \delaydec_cnt_r[5]_i_1_n_0\
    );
\init_state_r[0]_i_30\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^ck_addr_cmd_delay_done\,
      I1 => cnt_pwron_cke_done_r,
      I2 => Q(0),
      O => delay_done_r4_reg_0
    );
\po_cnt_dec_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000010000000000"
    )
        port map (
      I0 => wait_cnt_r_reg(2),
      I1 => wait_cnt_r_reg(1),
      I2 => wait_cnt_r_reg(3),
      I3 => wait_cnt_r_reg(0),
      I4 => \ctl_lane_cnt_reg[2]_0\,
      I5 => \ctl_lane_cnt[2]_i_2_n_0\,
      O => \po_cnt_dec_i_1__0_n_0\
    );
po_cnt_dec_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \po_cnt_dec_i_1__0_n_0\,
      Q => po_cnt_dec,
      R => '0'
    );
po_en_stg2_f_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => po_cnt_dec,
      Q => cmd_po_en_stg2_f,
      R => po_en_stg2_f_reg_0
    );
\wait_cnt_r[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_cnt_r_reg(0),
      O => \wait_cnt_r0__0\(0)
    );
\wait_cnt_r[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => wait_cnt_r_reg(0),
      I1 => wait_cnt_r_reg(1),
      O => \wait_cnt_r[1]_i_1_n_0\
    );
\wait_cnt_r[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => wait_cnt_r_reg(0),
      I1 => wait_cnt_r_reg(1),
      I2 => wait_cnt_r_reg(2),
      O => \wait_cnt_r[2]_i_1__0_n_0\
    );
\wait_cnt_r[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => po_cnt_dec,
      I1 => \ctl_lane_cnt_reg[1]_0\,
      O => \wait_cnt_r[3]_i_1_n_0\
    );
\wait_cnt_r[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0C0C0C0C0C0C080"
    )
        port map (
      I0 => wait_cnt_r_reg(0),
      I1 => pi_fine_dly_dec_done,
      I2 => dqs_po_dec_done,
      I3 => wait_cnt_r_reg(2),
      I4 => wait_cnt_r_reg(1),
      I5 => wait_cnt_r_reg(3),
      O => wait_cnt_r0
    );
\wait_cnt_r[3]_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE01"
    )
        port map (
      I0 => wait_cnt_r_reg(0),
      I1 => wait_cnt_r_reg(1),
      I2 => wait_cnt_r_reg(2),
      I3 => wait_cnt_r_reg(3),
      O => \wait_cnt_r[3]_i_3__0_n_0\
    );
\wait_cnt_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => wait_cnt_r0,
      D => \wait_cnt_r0__0\(0),
      Q => wait_cnt_r_reg(0),
      R => \wait_cnt_r[3]_i_1_n_0\
    );
\wait_cnt_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => wait_cnt_r0,
      D => \wait_cnt_r[1]_i_1_n_0\,
      Q => wait_cnt_r_reg(1),
      R => \wait_cnt_r[3]_i_1_n_0\
    );
\wait_cnt_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => wait_cnt_r0,
      D => \wait_cnt_r[2]_i_1__0_n_0\,
      Q => wait_cnt_r_reg(2),
      R => \wait_cnt_r[3]_i_1_n_0\
    );
\wait_cnt_r_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => CLK,
      CE => wait_cnt_r0,
      D => \wait_cnt_r[3]_i_3__0_n_0\,
      Q => wait_cnt_r_reg(3),
      S => \wait_cnt_r[3]_i_1_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity mig_7series_nosysclock_mig_7series_v4_2_ddr_phy_dqs_found_cal is
  port (
    init_dqsfound_done_r2 : out STD_LOGIC;
    pi_dqs_found_any_bank : out STD_LOGIC;
    pi_dqs_found_rank_done : out STD_LOGIC;
    pi_dqs_found_done : out STD_LOGIC;
    ddr3_ila_basic : out STD_LOGIC_VECTOR ( 1 downto 0 );
    dqs_found_prech_req : out STD_LOGIC;
    ck_po_stg2_f_indec : out STD_LOGIC;
    ck_po_stg2_f_en : out STD_LOGIC;
    \rank_final_loop[0].bank_final_loop[0].final_data_offset_mc_reg[0][3]_0\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \rank_final_loop[0].bank_final_loop[0].final_data_offset_mc_reg[0][5]_0\ : out STD_LOGIC;
    \calib_sel_reg[1]\ : out STD_LOGIC;
    \rd_byte_data_offset_reg[0][3]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    granted_col_r_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    \rank_final_loop[0].bank_final_loop[0].final_data_offset_mc_reg[0][4]_0\ : out STD_LOGIC;
    \rank_final_loop[0].bank_final_loop[0].final_data_offset_mc_reg[0][1]_0\ : out STD_LOGIC;
    \rank_final_loop[0].bank_final_loop[0].final_data_offset_mc_reg[0][0]_0\ : out STD_LOGIC;
    pi_dqs_found_done_r1_reg : out STD_LOGIC;
    \rank_final_loop[0].bank_final_loop[0].final_data_offset_reg[0][3]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    pi_dqs_found_done_r1_reg_0 : out STD_LOGIC;
    pi_dqs_found_done_r1_reg_1 : out STD_LOGIC;
    pi_dqs_found_done_r1_reg_2 : out STD_LOGIC;
    pi_dqs_found_done_r1_reg_3 : out STD_LOGIC;
    dqs_found_done_r_reg_0 : out STD_LOGIC;
    rank_done_r_reg_0 : out STD_LOGIC;
    ififo_rst_reg0 : out STD_LOGIC;
    ofifo_rst_reg0 : out STD_LOGIC;
    \ctl_lane_cnt_reg[2]_0\ : out STD_LOGIC;
    \ctl_lane_cnt_reg[1]_0\ : out STD_LOGIC;
    \ctl_lane_cnt_reg[0]_0\ : out STD_LOGIC;
    \gen_byte_sel_div2.ctl_lane_sel_reg[2]\ : out STD_LOGIC;
    init_dqsfound_done_r_reg_0 : out STD_LOGIC;
    \gen_byte_sel_div2.ctl_lane_sel_reg[2]_0\ : out STD_LOGIC;
    \pi_rst_stg1_cal_reg[0]_0\ : out STD_LOGIC;
    CLK : in STD_LOGIC;
    ddr3_ila_rdpath : in STD_LOGIC_VECTOR ( 0 to 0 );
    dqs_found_start_r_reg_0 : in STD_LOGIC;
    ck_po_stg2_f_en_reg_0 : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    first_fail_detect_reg_0 : in STD_LOGIC;
    detect_pi_found_dqs : in STD_LOGIC;
    ofifo_rst_reg : in STD_LOGIC;
    ofifo_rst_reg_0 : in STD_LOGIC;
    ofifo_rst_reg_1 : in STD_LOGIC;
    calib_zero_inputs : in STD_LOGIC;
    sent_col : in STD_LOGIC;
    \cmd_pipe_plus.mc_data_offset_reg[2]\ : in STD_LOGIC;
    pi_dqs_found_done_r1 : in STD_LOGIC;
    \gen_no_mirror.div_clk_loop[0].phy_bank[0]_i_2\ : in STD_LOGIC;
    \init_state_r[0]_i_16\ : in STD_LOGIC;
    phy_if_reset : in STD_LOGIC;
    A_rst_primitives : in STD_LOGIC;
    ck_addr_cmd_delay_done : in STD_LOGIC;
    ctl_lane_cnt : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \gen_byte_sel_div2.ctl_lane_sel_reg[2]_1\ : in STD_LOGIC;
    \gen_byte_sel_div2.ctl_lane_sel_reg[1]\ : in STD_LOGIC;
    \gen_byte_sel_div2.ctl_lane_sel_reg[0]\ : in STD_LOGIC;
    \calib_sel_reg[1]_0\ : in STD_LOGIC;
    calib_sel0 : in STD_LOGIC;
    dqs_po_dec_done : in STD_LOGIC;
    pi_fine_dly_dec_done : in STD_LOGIC;
    \gen_byte_sel_div2.calib_in_common_reg\ : in STD_LOGIC;
    \gen_byte_sel_div2.calib_in_common_i_2_0\ : in STD_LOGIC;
    \pi_rst_stg1_cal_r1_reg[0]_0\ : in STD_LOGIC;
    first_fail_detect_reg_1 : in STD_LOGIC;
    prech_done : in STD_LOGIC;
    rstdiv0_sync_r1 : in STD_LOGIC;
    \stable_pass_cnt_reg[5]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of mig_7series_nosysclock_mig_7series_v4_2_ddr_phy_dqs_found_cal : entity is "mig_7series_v4_2_ddr_phy_dqs_found_cal";
end mig_7series_nosysclock_mig_7series_v4_2_ddr_phy_dqs_found_cal;

architecture STRUCTURE of mig_7series_nosysclock_mig_7series_v4_2_ddr_phy_dqs_found_cal is
  signal \FSM_sequential_fine_adj_state_r[0]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_fine_adj_state_r[0]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_fine_adj_state_r[0]_i_3_n_0\ : STD_LOGIC;
  signal \FSM_sequential_fine_adj_state_r[0]_i_4_n_0\ : STD_LOGIC;
  signal \FSM_sequential_fine_adj_state_r[0]_i_5_n_0\ : STD_LOGIC;
  signal \FSM_sequential_fine_adj_state_r[1]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_fine_adj_state_r[1]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_fine_adj_state_r[1]_i_3_n_0\ : STD_LOGIC;
  signal \FSM_sequential_fine_adj_state_r[1]_i_4_n_0\ : STD_LOGIC;
  signal \FSM_sequential_fine_adj_state_r[1]_i_5_n_0\ : STD_LOGIC;
  signal \FSM_sequential_fine_adj_state_r[1]_i_6_n_0\ : STD_LOGIC;
  signal \FSM_sequential_fine_adj_state_r[2]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_fine_adj_state_r[2]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_fine_adj_state_r[2]_i_3_n_0\ : STD_LOGIC;
  signal \FSM_sequential_fine_adj_state_r[3]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_fine_adj_state_r[3]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_fine_adj_state_r[3]_i_3_n_0\ : STD_LOGIC;
  signal \FSM_sequential_fine_adj_state_r[3]_i_4_n_0\ : STD_LOGIC;
  signal \FSM_sequential_fine_adj_state_r[3]_i_5_n_0\ : STD_LOGIC;
  signal \FSM_sequential_fine_adj_state_r[3]_i_6_n_0\ : STD_LOGIC;
  signal \FSM_sequential_fine_adj_state_r[3]_i_7_n_0\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \^ck_po_stg2_f_en\ : STD_LOGIC;
  signal ck_po_stg2_f_en_i_1_n_0 : STD_LOGIC;
  signal \^ck_po_stg2_f_indec\ : STD_LOGIC;
  signal ck_po_stg2_f_indec_i_1_n_0 : STD_LOGIC;
  signal \ctl_lane_cnt[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \ctl_lane_cnt[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \ctl_lane_cnt[2]_i_1__0_n_0\ : STD_LOGIC;
  signal ctl_lane_cnt_0 : STD_LOGIC;
  signal ctl_lane_sel : STD_LOGIC;
  signal \^ddr3_ila_basic\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal dec_cnt : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \dec_cnt[0]_i_2_n_0\ : STD_LOGIC;
  signal \dec_cnt[0]_i_3_n_0\ : STD_LOGIC;
  signal \dec_cnt[0]_i_4_n_0\ : STD_LOGIC;
  signal \dec_cnt[0]_i_5_n_0\ : STD_LOGIC;
  signal \dec_cnt[0]_i_6_n_0\ : STD_LOGIC;
  signal \dec_cnt[1]_i_2_n_0\ : STD_LOGIC;
  signal \dec_cnt[2]_i_3_n_0\ : STD_LOGIC;
  signal \dec_cnt[2]_i_4_n_0\ : STD_LOGIC;
  signal \dec_cnt[2]_i_5_n_0\ : STD_LOGIC;
  signal \dec_cnt[2]_i_6_n_0\ : STD_LOGIC;
  signal \dec_cnt[2]_i_7_n_0\ : STD_LOGIC;
  signal \dec_cnt[2]_i_8_n_0\ : STD_LOGIC;
  signal \dec_cnt[3]_i_2_n_0\ : STD_LOGIC;
  signal \dec_cnt[3]_i_3_n_0\ : STD_LOGIC;
  signal \dec_cnt[3]_i_4_n_0\ : STD_LOGIC;
  signal \dec_cnt[4]_i_2_n_0\ : STD_LOGIC;
  signal \dec_cnt[4]_i_4_n_0\ : STD_LOGIC;
  signal \dec_cnt[4]_i_5_n_0\ : STD_LOGIC;
  signal \dec_cnt[4]_i_6_n_0\ : STD_LOGIC;
  signal \dec_cnt[4]_i_7_n_0\ : STD_LOGIC;
  signal \dec_cnt[4]_i_8_n_0\ : STD_LOGIC;
  signal \dec_cnt[4]_i_9_n_0\ : STD_LOGIC;
  signal \dec_cnt[5]_i_10_n_0\ : STD_LOGIC;
  signal \dec_cnt[5]_i_11_n_0\ : STD_LOGIC;
  signal \dec_cnt[5]_i_12_n_0\ : STD_LOGIC;
  signal \dec_cnt[5]_i_13_n_0\ : STD_LOGIC;
  signal \dec_cnt[5]_i_14_n_0\ : STD_LOGIC;
  signal \dec_cnt[5]_i_15_n_0\ : STD_LOGIC;
  signal \dec_cnt[5]_i_1_n_0\ : STD_LOGIC;
  signal \dec_cnt[5]_i_3_n_0\ : STD_LOGIC;
  signal \dec_cnt[5]_i_4_n_0\ : STD_LOGIC;
  signal \dec_cnt[5]_i_5_n_0\ : STD_LOGIC;
  signal \dec_cnt[5]_i_6_n_0\ : STD_LOGIC;
  signal \dec_cnt[5]_i_7_n_0\ : STD_LOGIC;
  signal \dec_cnt[5]_i_8_n_0\ : STD_LOGIC;
  signal \dec_cnt[5]_i_9_n_0\ : STD_LOGIC;
  signal \dec_cnt_reg[2]_i_2_n_0\ : STD_LOGIC;
  signal \dec_cnt_reg[2]_i_2_n_1\ : STD_LOGIC;
  signal \dec_cnt_reg[2]_i_2_n_2\ : STD_LOGIC;
  signal \dec_cnt_reg[2]_i_2_n_3\ : STD_LOGIC;
  signal \dec_cnt_reg[2]_i_2_n_4\ : STD_LOGIC;
  signal \dec_cnt_reg[2]_i_2_n_5\ : STD_LOGIC;
  signal \dec_cnt_reg[2]_i_2_n_6\ : STD_LOGIC;
  signal \dec_cnt_reg[4]_i_3_n_3\ : STD_LOGIC;
  signal \dec_cnt_reg[4]_i_3_n_6\ : STD_LOGIC;
  signal \dec_cnt_reg[4]_i_3_n_7\ : STD_LOGIC;
  signal \dec_cnt_reg_n_0_[0]\ : STD_LOGIC;
  signal \dec_cnt_reg_n_0_[1]\ : STD_LOGIC;
  signal \dec_cnt_reg_n_0_[2]\ : STD_LOGIC;
  signal \dec_cnt_reg_n_0_[3]\ : STD_LOGIC;
  signal \dec_cnt_reg_n_0_[4]\ : STD_LOGIC;
  signal \dec_cnt_reg_n_0_[5]\ : STD_LOGIC;
  signal detect_rd_cnt0 : STD_LOGIC;
  signal \detect_rd_cnt0__0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \detect_rd_cnt[1]_i_1_n_0\ : STD_LOGIC;
  signal \detect_rd_cnt[3]_i_1_n_0\ : STD_LOGIC;
  signal detect_rd_cnt_reg : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal dqs_found_done_r0 : STD_LOGIC;
  signal dqs_found_done_r_i_2_n_0 : STD_LOGIC;
  signal \^dqs_found_prech_req\ : STD_LOGIC;
  signal dqs_found_prech_req_i_1_n_0 : STD_LOGIC;
  signal dqs_found_prech_req_i_2_n_0 : STD_LOGIC;
  signal dqs_found_prech_req_i_3_n_0 : STD_LOGIC;
  signal dqs_found_prech_req_i_4_n_0 : STD_LOGIC;
  signal dqs_found_prech_req_i_5_n_0 : STD_LOGIC;
  signal dqs_found_start_r : STD_LOGIC;
  signal final_data_offset_mc : STD_LOGIC;
  signal final_dec_done_i_1_n_0 : STD_LOGIC;
  signal final_dec_done_reg_n_0 : STD_LOGIC;
  signal fine_adj_state_r : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal fine_adjust_done_r_i_1_n_0 : STD_LOGIC;
  signal fine_adjust_i_1_n_0 : STD_LOGIC;
  signal fine_adjust_lane_cnt : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal fine_adjust_reg_n_0 : STD_LOGIC;
  signal first_fail_detect : STD_LOGIC;
  signal first_fail_detect_i_1_n_0 : STD_LOGIC;
  signal first_fail_detect_reg_n_0 : STD_LOGIC;
  signal \first_fail_taps_reg_n_0_[0]\ : STD_LOGIC;
  signal \first_fail_taps_reg_n_0_[1]\ : STD_LOGIC;
  signal \first_fail_taps_reg_n_0_[2]\ : STD_LOGIC;
  signal \first_fail_taps_reg_n_0_[3]\ : STD_LOGIC;
  signal \first_fail_taps_reg_n_0_[4]\ : STD_LOGIC;
  signal \first_fail_taps_reg_n_0_[5]\ : STD_LOGIC;
  signal \gen_byte_sel_div2.calib_in_common_i_4_n_0\ : STD_LOGIC;
  signal \gen_byte_sel_div2.calib_in_common_i_5_n_0\ : STD_LOGIC;
  signal inc_cnt : STD_LOGIC;
  signal \inc_cnt[5]_i_3_n_0\ : STD_LOGIC;
  signal \inc_cnt_reg_n_0_[0]\ : STD_LOGIC;
  signal \inc_cnt_reg_n_0_[1]\ : STD_LOGIC;
  signal \inc_cnt_reg_n_0_[2]\ : STD_LOGIC;
  signal \inc_cnt_reg_n_0_[3]\ : STD_LOGIC;
  signal \inc_cnt_reg_n_0_[4]\ : STD_LOGIC;
  signal \inc_cnt_reg_n_0_[5]\ : STD_LOGIC;
  signal init_dec_cnt : STD_LOGIC;
  signal init_dec_cnt0 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \init_dec_cnt[1]_i_1_n_0\ : STD_LOGIC;
  signal \init_dec_cnt[5]_i_2_n_0\ : STD_LOGIC;
  signal \init_dec_cnt[5]_i_3_n_0\ : STD_LOGIC;
  signal init_dec_cnt_reg : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal init_dec_done_i_1_n_0 : STD_LOGIC;
  signal init_dec_done_i_2_n_0 : STD_LOGIC;
  signal init_dec_done_reg_n_0 : STD_LOGIC;
  signal init_dqsfound_done_r1_reg_n_0 : STD_LOGIC;
  signal \^init_dqsfound_done_r2\ : STD_LOGIC;
  signal init_dqsfound_done_r4_reg_srl2_n_0 : STD_LOGIC;
  signal init_dqsfound_done_r5 : STD_LOGIC;
  signal init_dqsfound_done_r_i_1_n_0 : STD_LOGIC;
  signal \^init_dqsfound_done_r_reg_0\ : STD_LOGIC;
  signal n_0_0 : STD_LOGIC;
  signal n_0_1 : STD_LOGIC;
  signal n_0_2 : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \p_0_in__0\ : STD_LOGIC_VECTOR ( 4 downto 1 );
  signal \p_0_in__1\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal p_42_out : STD_LOGIC;
  signal \pi_dqs_found_all_bank[0]_i_1_n_0\ : STD_LOGIC;
  signal \^pi_dqs_found_any_bank\ : STD_LOGIC;
  signal pi_dqs_found_any_bank_r : STD_LOGIC;
  signal \^pi_dqs_found_done\ : STD_LOGIC;
  signal pi_dqs_found_err_r : STD_LOGIC;
  signal \pi_dqs_found_err_r[0]_i_1_n_0\ : STD_LOGIC;
  signal \pi_dqs_found_err_r[0]_i_2_n_0\ : STD_LOGIC;
  signal \pi_dqs_found_err_r[0]_i_3_n_0\ : STD_LOGIC;
  signal \pi_dqs_found_err_r[0]_i_4_n_0\ : STD_LOGIC;
  signal pi_dqs_found_lanes_r1 : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute async_reg : string;
  attribute async_reg of pi_dqs_found_lanes_r1 : signal is "true";
  signal pi_dqs_found_lanes_r2 : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute async_reg of pi_dqs_found_lanes_r2 : signal is "true";
  signal pi_dqs_found_lanes_r3 : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute async_reg of pi_dqs_found_lanes_r3 : signal is "true";
  signal \^pi_dqs_found_rank_done\ : STD_LOGIC;
  signal \pi_rst_stg1_cal[0]_i_1_n_0\ : STD_LOGIC;
  signal pi_rst_stg1_cal_r : STD_LOGIC;
  signal \pi_rst_stg1_cal_r1[0]_i_1_n_0\ : STD_LOGIC;
  signal \pi_rst_stg1_cal_r1_reg_n_0_[0]\ : STD_LOGIC;
  signal \pi_rst_stg1_cal_r[0]_i_1_n_0\ : STD_LOGIC;
  signal \pi_rst_stg1_cal_r[0]_i_2_n_0\ : STD_LOGIC;
  signal rank_done_r1 : STD_LOGIC;
  signal rank_done_r_i_1_n_0 : STD_LOGIC;
  signal \rank_final_loop[0].bank_final_loop[0].final_data_offset_mc[0][0]_i_1_n_0\ : STD_LOGIC;
  signal \rank_final_loop[0].bank_final_loop[0].final_data_offset_mc[0][1]_i_1_n_0\ : STD_LOGIC;
  signal \rank_final_loop[0].bank_final_loop[0].final_data_offset_mc[0][2]_i_1_n_0\ : STD_LOGIC;
  signal \rank_final_loop[0].bank_final_loop[0].final_data_offset_mc[0][3]_i_1_n_0\ : STD_LOGIC;
  signal \rank_final_loop[0].bank_final_loop[0].final_data_offset_mc[0][4]_i_1_n_0\ : STD_LOGIC;
  signal \rank_final_loop[0].bank_final_loop[0].final_data_offset_mc[0][5]_i_2_n_0\ : STD_LOGIC;
  signal rd_byte_data_offset : STD_LOGIC;
  signal \rd_byte_data_offset[0][5]_i_1_n_0\ : STD_LOGIC;
  signal \rd_byte_data_offset[0][5]_i_3_n_0\ : STD_LOGIC;
  signal \rd_byte_data_offset[0][5]_i_4_n_0\ : STD_LOGIC;
  signal \^rd_byte_data_offset_reg[0][3]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \rd_byte_data_offset_reg[0]_4\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal rd_data_offset_cal_done : STD_LOGIC;
  signal rd_data_offset_ranks_0 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \retry_cnt[4]_i_1_n_0\ : STD_LOGIC;
  signal \retry_cnt[9]_i_1_n_0\ : STD_LOGIC;
  signal \retry_cnt[9]_i_2_n_0\ : STD_LOGIC;
  signal \retry_cnt[9]_i_4_n_0\ : STD_LOGIC;
  signal retry_cnt_reg : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \rnk_cnt_r[0]_i_1_n_0\ : STD_LOGIC;
  signal \rnk_cnt_r[1]_i_1_n_0\ : STD_LOGIC;
  signal \rnk_cnt_r_reg_n_0_[0]\ : STD_LOGIC;
  signal \rnk_cnt_r_reg_n_0_[1]\ : STD_LOGIC;
  signal \rst_dqs_find__0\ : STD_LOGIC;
  signal rst_dqs_find_i_10_n_0 : STD_LOGIC;
  signal rst_dqs_find_i_11_n_0 : STD_LOGIC;
  signal rst_dqs_find_i_12_n_0 : STD_LOGIC;
  signal rst_dqs_find_i_13_n_0 : STD_LOGIC;
  signal rst_dqs_find_i_14_n_0 : STD_LOGIC;
  signal rst_dqs_find_i_15_n_0 : STD_LOGIC;
  signal rst_dqs_find_i_16_n_0 : STD_LOGIC;
  signal rst_dqs_find_i_17_n_0 : STD_LOGIC;
  signal rst_dqs_find_i_18_n_0 : STD_LOGIC;
  signal rst_dqs_find_i_1_n_0 : STD_LOGIC;
  signal rst_dqs_find_i_2_n_0 : STD_LOGIC;
  signal rst_dqs_find_i_3_n_0 : STD_LOGIC;
  signal rst_dqs_find_i_4_n_0 : STD_LOGIC;
  signal rst_dqs_find_i_5_n_0 : STD_LOGIC;
  signal rst_dqs_find_i_6_n_0 : STD_LOGIC;
  signal rst_dqs_find_i_7_n_0 : STD_LOGIC;
  signal rst_dqs_find_i_8_n_0 : STD_LOGIC;
  signal rst_dqs_find_i_9_n_0 : STD_LOGIC;
  signal rst_dqs_find_r1 : STD_LOGIC;
  signal rst_dqs_find_r2 : STD_LOGIC;
  signal rst_stg1_cal : STD_LOGIC;
  signal stable_pass_cnt : STD_LOGIC;
  signal \stable_pass_cnt[0]_i_1_n_0\ : STD_LOGIC;
  signal \stable_pass_cnt[2]_i_1_n_0\ : STD_LOGIC;
  signal \stable_pass_cnt[3]_i_1_n_0\ : STD_LOGIC;
  signal \stable_pass_cnt[5]_i_2_n_0\ : STD_LOGIC;
  signal \stable_pass_cnt[5]_i_3_n_0\ : STD_LOGIC;
  signal stable_pass_cnt_reg : STD_LOGIC_VECTOR ( 5 downto 1 );
  signal \stable_pass_cnt_reg_n_0_[0]\ : STD_LOGIC;
  signal \NLW_dec_cnt_reg[2]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_dec_cnt_reg[4]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_dec_cnt_reg[4]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_fine_adj_state_r[0]_i_1\ : label is "soft_lutpair194";
  attribute SOFT_HLUTNM of \FSM_sequential_fine_adj_state_r[0]_i_2\ : label is "soft_lutpair192";
  attribute SOFT_HLUTNM of \FSM_sequential_fine_adj_state_r[0]_i_5\ : label is "soft_lutpair196";
  attribute SOFT_HLUTNM of \FSM_sequential_fine_adj_state_r[1]_i_5\ : label is "soft_lutpair188";
  attribute SOFT_HLUTNM of \FSM_sequential_fine_adj_state_r[3]_i_5\ : label is "soft_lutpair193";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_fine_adj_state_r_reg[0]\ : label is "FINE_ADJ_INIT:0101,RST_WAIT:0001,RST_POSTWAIT1:0100,FINE_DEC_PREWAIT:1101,FINE_DEC_WAIT:1100,FINE_DEC:1011,PRECH_WAIT:1111,RST_POSTWAIT:0011,FINE_ADJ_IDLE:0000,FINE_INC_PREWAIT:1000,DETECT_DQSFOUND:1010,FINE_INC_WAIT:0111,DETECT_PREWAIT:1001,FINE_ADJ_DONE:0010,FINAL_WAIT:1110,FINE_INC:0110";
  attribute FSM_ENCODED_STATES of \FSM_sequential_fine_adj_state_r_reg[1]\ : label is "FINE_ADJ_INIT:0101,RST_WAIT:0001,RST_POSTWAIT1:0100,FINE_DEC_PREWAIT:1101,FINE_DEC_WAIT:1100,FINE_DEC:1011,PRECH_WAIT:1111,RST_POSTWAIT:0011,FINE_ADJ_IDLE:0000,FINE_INC_PREWAIT:1000,DETECT_DQSFOUND:1010,FINE_INC_WAIT:0111,DETECT_PREWAIT:1001,FINE_ADJ_DONE:0010,FINAL_WAIT:1110,FINE_INC:0110";
  attribute FSM_ENCODED_STATES of \FSM_sequential_fine_adj_state_r_reg[2]\ : label is "FINE_ADJ_INIT:0101,RST_WAIT:0001,RST_POSTWAIT1:0100,FINE_DEC_PREWAIT:1101,FINE_DEC_WAIT:1100,FINE_DEC:1011,PRECH_WAIT:1111,RST_POSTWAIT:0011,FINE_ADJ_IDLE:0000,FINE_INC_PREWAIT:1000,DETECT_DQSFOUND:1010,FINE_INC_WAIT:0111,DETECT_PREWAIT:1001,FINE_ADJ_DONE:0010,FINAL_WAIT:1110,FINE_INC:0110";
  attribute FSM_ENCODED_STATES of \FSM_sequential_fine_adj_state_r_reg[3]\ : label is "FINE_ADJ_INIT:0101,RST_WAIT:0001,RST_POSTWAIT1:0100,FINE_DEC_PREWAIT:1101,FINE_DEC_WAIT:1100,FINE_DEC:1011,PRECH_WAIT:1111,RST_POSTWAIT:0011,FINE_ADJ_IDLE:0000,FINE_INC_PREWAIT:1000,DETECT_DQSFOUND:1010,FINE_INC_WAIT:0111,DETECT_PREWAIT:1001,FINE_ADJ_DONE:0010,FINAL_WAIT:1110,FINE_INC:0110";
  attribute SOFT_HLUTNM of \calib_data_offset_0[0]_i_1\ : label is "soft_lutpair216";
  attribute SOFT_HLUTNM of \calib_data_offset_0[1]_i_1\ : label is "soft_lutpair215";
  attribute SOFT_HLUTNM of \calib_sel[1]_i_2\ : label is "soft_lutpair198";
  attribute SOFT_HLUTNM of ck_po_stg2_f_en_i_1 : label is "soft_lutpair208";
  attribute SOFT_HLUTNM of ck_po_stg2_f_indec_i_1 : label is "soft_lutpair207";
  attribute SOFT_HLUTNM of \cmd_pipe_plus.mc_data_offset[1]_i_1\ : label is "soft_lutpair190";
  attribute SOFT_HLUTNM of \cmd_pipe_plus.mc_data_offset[2]_i_1\ : label is "soft_lutpair190";
  attribute SOFT_HLUTNM of \cmd_pipe_plus.mc_data_offset[3]_i_1\ : label is "soft_lutpair203";
  attribute SOFT_HLUTNM of \cmd_pipe_plus.mc_data_offset[4]_i_1\ : label is "soft_lutpair203";
  attribute SOFT_HLUTNM of \ctl_lane_cnt[1]_i_1__0\ : label is "soft_lutpair214";
  attribute SOFT_HLUTNM of \ctl_lane_cnt[2]_i_1__0\ : label is "soft_lutpair214";
  attribute SOFT_HLUTNM of \ctl_lane_cnt[2]_i_2__0\ : label is "soft_lutpair191";
  attribute SOFT_HLUTNM of \dec_cnt[0]_i_4\ : label is "soft_lutpair195";
  attribute SOFT_HLUTNM of \dec_cnt[0]_i_5\ : label is "soft_lutpair211";
  attribute SOFT_HLUTNM of \dec_cnt[2]_i_4\ : label is "soft_lutpair223";
  attribute SOFT_HLUTNM of \dec_cnt[3]_i_3\ : label is "soft_lutpair217";
  attribute SOFT_HLUTNM of \dec_cnt[4]_i_6\ : label is "soft_lutpair209";
  attribute SOFT_HLUTNM of \dec_cnt[4]_i_9\ : label is "soft_lutpair200";
  attribute SOFT_HLUTNM of \dec_cnt[5]_i_11\ : label is "soft_lutpair189";
  attribute SOFT_HLUTNM of \dec_cnt[5]_i_12\ : label is "soft_lutpair197";
  attribute SOFT_HLUTNM of \dec_cnt[5]_i_6\ : label is "soft_lutpair200";
  attribute SOFT_HLUTNM of \dec_cnt[5]_i_8\ : label is "soft_lutpair187";
  attribute SOFT_HLUTNM of \dec_cnt[5]_i_9\ : label is "soft_lutpair195";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \dec_cnt_reg[2]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \dec_cnt_reg[4]_i_3\ : label is 35;
  attribute SOFT_HLUTNM of \detect_rd_cnt[1]_i_1\ : label is "soft_lutpair222";
  attribute SOFT_HLUTNM of \detect_rd_cnt[2]_i_1\ : label is "soft_lutpair222";
  attribute SOFT_HLUTNM of \detect_rd_cnt[3]_i_3\ : label is "soft_lutpair196";
  attribute SOFT_HLUTNM of dqs_found_done_r_i_2 : label is "soft_lutpair197";
  attribute SOFT_HLUTNM of dqs_found_prech_req_i_2 : label is "soft_lutpair193";
  attribute SOFT_HLUTNM of dqs_found_prech_req_i_3 : label is "soft_lutpair210";
  attribute SOFT_HLUTNM of \gen_byte_sel_div2.ctl_lane_sel[2]_i_2\ : label is "soft_lutpair198";
  attribute SOFT_HLUTNM of \gen_no_mirror.div_clk_loop[0].phy_bank[1]_i_3\ : label is "soft_lutpair219";
  attribute SOFT_HLUTNM of \inc_cnt[0]_i_1\ : label is "soft_lutpair225";
  attribute SOFT_HLUTNM of \inc_cnt[1]_i_1\ : label is "soft_lutpair225";
  attribute SOFT_HLUTNM of \inc_cnt[2]_i_1\ : label is "soft_lutpair223";
  attribute SOFT_HLUTNM of \inc_cnt[3]_i_1\ : label is "soft_lutpair217";
  attribute SOFT_HLUTNM of \inc_cnt[4]_i_1\ : label is "soft_lutpair188";
  attribute SOFT_HLUTNM of \inc_cnt[5]_i_3\ : label is "soft_lutpair194";
  attribute SOFT_HLUTNM of \init_dec_cnt[1]_i_1\ : label is "soft_lutpair221";
  attribute SOFT_HLUTNM of \init_dec_cnt[2]_i_1\ : label is "soft_lutpair221";
  attribute SOFT_HLUTNM of \init_dec_cnt[3]_i_1\ : label is "soft_lutpair206";
  attribute SOFT_HLUTNM of \init_dec_cnt[4]_i_1\ : label is "soft_lutpair206";
  attribute SOFT_HLUTNM of \init_dec_cnt[5]_i_3\ : label is "soft_lutpair192";
  attribute SOFT_HLUTNM of init_dec_done_i_2 : label is "soft_lutpair191";
  attribute srl_name : string;
  attribute srl_name of init_dqsfound_done_r4_reg_srl2 : label is "\u_mig_7series_nosysclock_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/init_dqsfound_done_r4_reg_srl2 ";
  attribute SOFT_HLUTNM of init_dqsfound_done_r_i_1 : label is "soft_lutpair204";
  attribute SOFT_HLUTNM of \init_state_r[1]_i_35\ : label is "soft_lutpair219";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \pi_dqs_found_lanes_r1_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \pi_dqs_found_lanes_r1_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \pi_dqs_found_lanes_r1_reg[1]\ : label is std.standard.true;
  attribute KEEP of \pi_dqs_found_lanes_r1_reg[1]\ : label is "yes";
  attribute ASYNC_REG_boolean of \pi_dqs_found_lanes_r1_reg[2]\ : label is std.standard.true;
  attribute KEEP of \pi_dqs_found_lanes_r1_reg[2]\ : label is "yes";
  attribute ASYNC_REG_boolean of \pi_dqs_found_lanes_r1_reg[3]\ : label is std.standard.true;
  attribute KEEP of \pi_dqs_found_lanes_r1_reg[3]\ : label is "yes";
  attribute ASYNC_REG_boolean of \pi_dqs_found_lanes_r2_reg[0]\ : label is std.standard.true;
  attribute KEEP of \pi_dqs_found_lanes_r2_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \pi_dqs_found_lanes_r2_reg[1]\ : label is std.standard.true;
  attribute KEEP of \pi_dqs_found_lanes_r2_reg[1]\ : label is "yes";
  attribute ASYNC_REG_boolean of \pi_dqs_found_lanes_r2_reg[2]\ : label is std.standard.true;
  attribute KEEP of \pi_dqs_found_lanes_r2_reg[2]\ : label is "yes";
  attribute ASYNC_REG_boolean of \pi_dqs_found_lanes_r2_reg[3]\ : label is std.standard.true;
  attribute KEEP of \pi_dqs_found_lanes_r2_reg[3]\ : label is "yes";
  attribute ASYNC_REG_boolean of \pi_dqs_found_lanes_r3_reg[0]\ : label is std.standard.true;
  attribute KEEP of \pi_dqs_found_lanes_r3_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \pi_dqs_found_lanes_r3_reg[1]\ : label is std.standard.true;
  attribute KEEP of \pi_dqs_found_lanes_r3_reg[1]\ : label is "yes";
  attribute ASYNC_REG_boolean of \pi_dqs_found_lanes_r3_reg[2]\ : label is std.standard.true;
  attribute KEEP of \pi_dqs_found_lanes_r3_reg[2]\ : label is "yes";
  attribute ASYNC_REG_boolean of \pi_dqs_found_lanes_r3_reg[3]\ : label is std.standard.true;
  attribute KEEP of \pi_dqs_found_lanes_r3_reg[3]\ : label is "yes";
  attribute SOFT_HLUTNM of \rank_final_loop[0].bank_final_loop[0].final_data_offset_mc[0][0]_i_1\ : label is "soft_lutpair216";
  attribute SOFT_HLUTNM of \rank_final_loop[0].bank_final_loop[0].final_data_offset_mc[0][1]_i_1\ : label is "soft_lutpair215";
  attribute SOFT_HLUTNM of \rank_final_loop[0].bank_final_loop[0].final_data_offset_mc[0][3]_i_1\ : label is "soft_lutpair205";
  attribute SOFT_HLUTNM of \rank_final_loop[0].bank_final_loop[0].final_data_offset_mc[0][4]_i_1\ : label is "soft_lutpair205";
  attribute SOFT_HLUTNM of \rd_byte_data_offset[0][5]_i_4\ : label is "soft_lutpair204";
  attribute SOFT_HLUTNM of \retry_cnt[1]_i_1\ : label is "soft_lutpair224";
  attribute SOFT_HLUTNM of \retry_cnt[2]_i_1\ : label is "soft_lutpair224";
  attribute SOFT_HLUTNM of \retry_cnt[3]_i_1\ : label is "soft_lutpair201";
  attribute SOFT_HLUTNM of \retry_cnt[4]_i_1\ : label is "soft_lutpair201";
  attribute SOFT_HLUTNM of \retry_cnt[6]_i_1\ : label is "soft_lutpair220";
  attribute SOFT_HLUTNM of \retry_cnt[7]_i_1\ : label is "soft_lutpair220";
  attribute SOFT_HLUTNM of \retry_cnt[8]_i_1\ : label is "soft_lutpair199";
  attribute SOFT_HLUTNM of \retry_cnt[9]_i_3\ : label is "soft_lutpair199";
  attribute SOFT_HLUTNM of \rnk_cnt_r[0]_i_1\ : label is "soft_lutpair218";
  attribute SOFT_HLUTNM of \rnk_cnt_r[1]_i_1\ : label is "soft_lutpair218";
  attribute SOFT_HLUTNM of rst_dqs_find_i_12 : label is "soft_lutpair211";
  attribute SOFT_HLUTNM of rst_dqs_find_i_16 : label is "soft_lutpair209";
  attribute SOFT_HLUTNM of rst_dqs_find_i_17 : label is "soft_lutpair210";
  attribute SOFT_HLUTNM of rst_dqs_find_i_18 : label is "soft_lutpair207";
  attribute SOFT_HLUTNM of rst_dqs_find_i_3 : label is "soft_lutpair208";
  attribute SOFT_HLUTNM of rst_dqs_find_i_4 : label is "soft_lutpair212";
  attribute SOFT_HLUTNM of rst_dqs_find_i_6 : label is "soft_lutpair212";
  attribute SOFT_HLUTNM of rst_dqs_find_i_8 : label is "soft_lutpair189";
  attribute SOFT_HLUTNM of \stable_pass_cnt[0]_i_1\ : label is "soft_lutpair213";
  attribute SOFT_HLUTNM of \stable_pass_cnt[2]_i_1\ : label is "soft_lutpair202";
  attribute SOFT_HLUTNM of \stable_pass_cnt[3]_i_1\ : label is "soft_lutpair202";
  attribute SOFT_HLUTNM of \stable_pass_cnt[5]_i_2\ : label is "soft_lutpair213";
  attribute SOFT_HLUTNM of \stable_pass_cnt[5]_i_3\ : label is "soft_lutpair187";
begin
  Q(5 downto 0) <= \^q\(5 downto 0);
  ck_po_stg2_f_en <= \^ck_po_stg2_f_en\;
  ck_po_stg2_f_indec <= \^ck_po_stg2_f_indec\;
  ddr3_ila_basic(1 downto 0) <= \^ddr3_ila_basic\(1 downto 0);
  dqs_found_prech_req <= \^dqs_found_prech_req\;
  init_dqsfound_done_r2 <= \^init_dqsfound_done_r2\;
  init_dqsfound_done_r_reg_0 <= \^init_dqsfound_done_r_reg_0\;
  pi_dqs_found_any_bank <= \^pi_dqs_found_any_bank\;
  pi_dqs_found_done <= \^pi_dqs_found_done\;
  pi_dqs_found_rank_done <= \^pi_dqs_found_rank_done\;
  \rd_byte_data_offset_reg[0][3]_0\(0) <= \^rd_byte_data_offset_reg[0][3]_0\(0);
\FSM_sequential_fine_adj_state_r[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFF10"
    )
        port map (
      I0 => \FSM_sequential_fine_adj_state_r[0]_i_2_n_0\,
      I1 => fine_adj_state_r(0),
      I2 => fine_adj_state_r(2),
      I3 => \FSM_sequential_fine_adj_state_r[0]_i_3_n_0\,
      I4 => \FSM_sequential_fine_adj_state_r[0]_i_4_n_0\,
      O => \FSM_sequential_fine_adj_state_r[0]_i_1_n_0\
    );
\FSM_sequential_fine_adj_state_r[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000020"
    )
        port map (
      I0 => \dec_cnt[5]_i_5_n_0\,
      I1 => fine_adjust_lane_cnt(0),
      I2 => fine_adjust_lane_cnt(1),
      I3 => fine_adjust_lane_cnt(2),
      I4 => \FSM_sequential_fine_adj_state_r[3]_i_6_n_0\,
      O => \FSM_sequential_fine_adj_state_r[0]_i_2_n_0\
    );
\FSM_sequential_fine_adj_state_r[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF05F0F030003000"
    )
        port map (
      I0 => \FSM_sequential_fine_adj_state_r[0]_i_5_n_0\,
      I1 => \init_dec_cnt[5]_i_3_n_0\,
      I2 => fine_adj_state_r(1),
      I3 => fine_adj_state_r(2),
      I4 => fine_adj_state_r(0),
      I5 => fine_adj_state_r(3),
      O => \FSM_sequential_fine_adj_state_r[0]_i_3_n_0\
    );
\FSM_sequential_fine_adj_state_r[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000F000D000F"
    )
        port map (
      I0 => final_dec_done_reg_n_0,
      I1 => \FSM_sequential_fine_adj_state_r[3]_i_6_n_0\,
      I2 => fine_adj_state_r(3),
      I3 => fine_adj_state_r(1),
      I4 => fine_adj_state_r(0),
      I5 => fine_adj_state_r(2),
      O => \FSM_sequential_fine_adj_state_r[0]_i_4_n_0\
    );
\FSM_sequential_fine_adj_state_r[0]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000020"
    )
        port map (
      I0 => detect_pi_found_dqs,
      I1 => detect_rd_cnt_reg(1),
      I2 => detect_rd_cnt_reg(0),
      I3 => detect_rd_cnt_reg(2),
      I4 => detect_rd_cnt_reg(3),
      O => \FSM_sequential_fine_adj_state_r[0]_i_5_n_0\
    );
\FSM_sequential_fine_adj_state_r[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF000000F2"
    )
        port map (
      I0 => fine_adj_state_r(3),
      I1 => \FSM_sequential_fine_adj_state_r[1]_i_2_n_0\,
      I2 => \FSM_sequential_fine_adj_state_r[1]_i_3_n_0\,
      I3 => fine_adj_state_r(0),
      I4 => fine_adj_state_r(2),
      I5 => \FSM_sequential_fine_adj_state_r[1]_i_4_n_0\,
      O => \FSM_sequential_fine_adj_state_r[1]_i_1_n_0\
    );
\FSM_sequential_fine_adj_state_r[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000CF00CF00DF"
    )
        port map (
      I0 => first_fail_detect_reg_n_0,
      I1 => \dec_cnt[5]_i_8_n_0\,
      I2 => first_fail_detect_reg_1,
      I3 => \FSM_sequential_fine_adj_state_r[2]_i_3_n_0\,
      I4 => \FSM_sequential_fine_adj_state_r[1]_i_5_n_0\,
      I5 => \inc_cnt_reg_n_0_[5]\,
      O => \FSM_sequential_fine_adj_state_r[1]_i_2_n_0\
    );
\FSM_sequential_fine_adj_state_r[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555FF005100FF00"
    )
        port map (
      I0 => \FSM_sequential_fine_adj_state_r[3]_i_7_n_0\,
      I1 => detect_pi_found_dqs,
      I2 => first_fail_detect_reg_n_0,
      I3 => fine_adj_state_r(3),
      I4 => fine_adj_state_r(1),
      I5 => \^pi_dqs_found_any_bank\,
      O => \FSM_sequential_fine_adj_state_r[1]_i_3_n_0\
    );
\FSM_sequential_fine_adj_state_r[1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCCCCFCCCCEECC"
    )
        port map (
      I0 => \FSM_sequential_fine_adj_state_r[0]_i_2_n_0\,
      I1 => \FSM_sequential_fine_adj_state_r[1]_i_6_n_0\,
      I2 => \FSM_sequential_fine_adj_state_r[3]_i_6_n_0\,
      I3 => fine_adj_state_r(3),
      I4 => fine_adj_state_r(1),
      I5 => fine_adj_state_r(0),
      O => \FSM_sequential_fine_adj_state_r[1]_i_4_n_0\
    );
\FSM_sequential_fine_adj_state_r[1]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \inc_cnt_reg_n_0_[1]\,
      I1 => \inc_cnt_reg_n_0_[3]\,
      I2 => \inc_cnt_reg_n_0_[2]\,
      I3 => \inc_cnt_reg_n_0_[4]\,
      I4 => \inc_cnt_reg_n_0_[0]\,
      O => \FSM_sequential_fine_adj_state_r[1]_i_5_n_0\
    );
\FSM_sequential_fine_adj_state_r[1]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"330030C8300030C8"
    )
        port map (
      I0 => \^pi_dqs_found_any_bank\,
      I1 => fine_adj_state_r(1),
      I2 => fine_adj_state_r(2),
      I3 => fine_adj_state_r(0),
      I4 => fine_adj_state_r(3),
      I5 => \FSM_sequential_fine_adj_state_r[0]_i_5_n_0\,
      O => \FSM_sequential_fine_adj_state_r[1]_i_6_n_0\
    );
\FSM_sequential_fine_adj_state_r[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00AF555555AAFF88"
    )
        port map (
      I0 => fine_adj_state_r(0),
      I1 => \FSM_sequential_fine_adj_state_r[3]_i_6_n_0\,
      I2 => \FSM_sequential_fine_adj_state_r[2]_i_2_n_0\,
      I3 => fine_adj_state_r(2),
      I4 => fine_adj_state_r(1),
      I5 => fine_adj_state_r(3),
      O => \FSM_sequential_fine_adj_state_r[2]_i_1_n_0\
    );
\FSM_sequential_fine_adj_state_r[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555001055D500D0"
    )
        port map (
      I0 => \FSM_sequential_fine_adj_state_r[2]_i_3_n_0\,
      I1 => first_fail_detect_reg_n_0,
      I2 => detect_pi_found_dqs,
      I3 => \^pi_dqs_found_any_bank\,
      I4 => \FSM_sequential_fine_adj_state_r[3]_i_7_n_0\,
      I5 => \dec_cnt[5]_i_8_n_0\,
      O => \FSM_sequential_fine_adj_state_r[2]_i_2_n_0\
    );
\FSM_sequential_fine_adj_state_r[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000600"
    )
        port map (
      I0 => \inc_cnt_reg_n_0_[2]\,
      I1 => \inc_cnt_reg_n_0_[4]\,
      I2 => \inc_cnt_reg_n_0_[5]\,
      I3 => \inc_cnt_reg_n_0_[3]\,
      I4 => \inc_cnt_reg_n_0_[0]\,
      I5 => \inc_cnt_reg_n_0_[1]\,
      O => \FSM_sequential_fine_adj_state_r[2]_i_3_n_0\
    );
\FSM_sequential_fine_adj_state_r[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEEEEEFFFFEFEE"
    )
        port map (
      I0 => \FSM_sequential_fine_adj_state_r[3]_i_3_n_0\,
      I1 => \FSM_sequential_fine_adj_state_r[3]_i_4_n_0\,
      I2 => fine_adj_state_r(1),
      I3 => init_dqsfound_done_r5,
      I4 => fine_adj_state_r(2),
      I5 => fine_adj_state_r(0),
      O => \FSM_sequential_fine_adj_state_r[3]_i_1_n_0\
    );
\FSM_sequential_fine_adj_state_r[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F05FFF0F0000C00"
    )
        port map (
      I0 => \FSM_sequential_fine_adj_state_r[3]_i_5_n_0\,
      I1 => \FSM_sequential_fine_adj_state_r[3]_i_6_n_0\,
      I2 => fine_adj_state_r(2),
      I3 => fine_adj_state_r(0),
      I4 => fine_adj_state_r(1),
      I5 => fine_adj_state_r(3),
      O => \FSM_sequential_fine_adj_state_r[3]_i_2_n_0\
    );
\FSM_sequential_fine_adj_state_r[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D0D0D0D00000F000"
    )
        port map (
      I0 => fine_adj_state_r(3),
      I1 => prech_done,
      I2 => fine_adj_state_r(0),
      I3 => rst_dqs_find_r2,
      I4 => \^pi_dqs_found_any_bank\,
      I5 => fine_adj_state_r(1),
      O => \FSM_sequential_fine_adj_state_r[3]_i_3_n_0\
    );
\FSM_sequential_fine_adj_state_r[3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2FFFEFF020FFECF0"
    )
        port map (
      I0 => detect_pi_found_dqs,
      I1 => fine_adj_state_r(0),
      I2 => fine_adj_state_r(3),
      I3 => fine_adj_state_r(1),
      I4 => fine_adj_state_r(2),
      I5 => \^pi_dqs_found_any_bank\,
      O => \FSM_sequential_fine_adj_state_r[3]_i_4_n_0\
    );
\FSM_sequential_fine_adj_state_r[3]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AABA0000"
    )
        port map (
      I0 => \FSM_sequential_fine_adj_state_r[3]_i_7_n_0\,
      I1 => \^pi_dqs_found_any_bank\,
      I2 => detect_pi_found_dqs,
      I3 => first_fail_detect_reg_n_0,
      I4 => \FSM_sequential_fine_adj_state_r[1]_i_2_n_0\,
      O => \FSM_sequential_fine_adj_state_r[3]_i_5_n_0\
    );
\FSM_sequential_fine_adj_state_r[3]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => init_dec_cnt_reg(5),
      I1 => init_dec_cnt_reg(3),
      I2 => init_dec_cnt_reg(0),
      I3 => init_dec_cnt_reg(1),
      I4 => init_dec_cnt_reg(2),
      I5 => init_dec_cnt_reg(4),
      O => \FSM_sequential_fine_adj_state_r[3]_i_6_n_0\
    );
\FSM_sequential_fine_adj_state_r[3]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFFFFEFFFEFFFFF"
    )
        port map (
      I0 => \inc_cnt_reg_n_0_[0]\,
      I1 => \inc_cnt_reg_n_0_[1]\,
      I2 => \inc_cnt_reg_n_0_[5]\,
      I3 => \inc_cnt_reg_n_0_[3]\,
      I4 => \inc_cnt_reg_n_0_[2]\,
      I5 => \inc_cnt_reg_n_0_[4]\,
      O => \FSM_sequential_fine_adj_state_r[3]_i_7_n_0\
    );
\FSM_sequential_fine_adj_state_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \FSM_sequential_fine_adj_state_r[3]_i_1_n_0\,
      D => \FSM_sequential_fine_adj_state_r[0]_i_1_n_0\,
      Q => fine_adj_state_r(0),
      R => SR(0)
    );
\FSM_sequential_fine_adj_state_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \FSM_sequential_fine_adj_state_r[3]_i_1_n_0\,
      D => \FSM_sequential_fine_adj_state_r[1]_i_1_n_0\,
      Q => fine_adj_state_r(1),
      R => SR(0)
    );
\FSM_sequential_fine_adj_state_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \FSM_sequential_fine_adj_state_r[3]_i_1_n_0\,
      D => \FSM_sequential_fine_adj_state_r[2]_i_1_n_0\,
      Q => fine_adj_state_r(2),
      R => SR(0)
    );
\FSM_sequential_fine_adj_state_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \FSM_sequential_fine_adj_state_r[3]_i_1_n_0\,
      D => \FSM_sequential_fine_adj_state_r[3]_i_2_n_0\,
      Q => fine_adj_state_r(3),
      R => SR(0)
    );
\calib_data_offset_0[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CDC8"
    )
        port map (
      I0 => pi_dqs_found_done_r1,
      I1 => rd_data_offset_ranks_0(0),
      I2 => \^init_dqsfound_done_r2\,
      I3 => \rd_byte_data_offset_reg[0]_4\(0),
      O => pi_dqs_found_done_r1_reg_3
    );
\calib_data_offset_0[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CDC8"
    )
        port map (
      I0 => pi_dqs_found_done_r1,
      I1 => rd_data_offset_ranks_0(1),
      I2 => \^init_dqsfound_done_r2\,
      I3 => \rd_byte_data_offset_reg[0]_4\(1),
      O => pi_dqs_found_done_r1_reg_2
    );
\calib_data_offset_0[2]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CDC8"
    )
        port map (
      I0 => pi_dqs_found_done_r1,
      I1 => rd_data_offset_ranks_0(2),
      I2 => \^init_dqsfound_done_r2\,
      I3 => \rd_byte_data_offset_reg[0]_4\(2),
      O => pi_dqs_found_done_r1_reg_1
    );
\calib_data_offset_0[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CDC8"
    )
        port map (
      I0 => pi_dqs_found_done_r1,
      I1 => rd_data_offset_ranks_0(4),
      I2 => \^init_dqsfound_done_r2\,
      I3 => \rd_byte_data_offset_reg[0]_4\(4),
      O => pi_dqs_found_done_r1_reg_0
    );
\calib_data_offset_0[5]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CDC8"
    )
        port map (
      I0 => pi_dqs_found_done_r1,
      I1 => rd_data_offset_ranks_0(5),
      I2 => \^init_dqsfound_done_r2\,
      I3 => \rd_byte_data_offset_reg[0]_4\(5),
      O => pi_dqs_found_done_r1_reg
    );
\calib_sel[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000002000000"
    )
        port map (
      I0 => \^init_dqsfound_done_r_reg_0\,
      I1 => \gen_byte_sel_div2.ctl_lane_sel_reg[2]_1\,
      I2 => \gen_byte_sel_div2.ctl_lane_sel_reg[0]\,
      I3 => dqs_po_dec_done,
      I4 => pi_fine_dly_dec_done,
      I5 => calib_sel0,
      O => \gen_byte_sel_div2.ctl_lane_sel_reg[2]_0\
    );
\calib_sel[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000220"
    )
        port map (
      I0 => \^init_dqsfound_done_r_reg_0\,
      I1 => \gen_byte_sel_div2.ctl_lane_sel_reg[2]_1\,
      I2 => \gen_byte_sel_div2.ctl_lane_sel_reg[0]\,
      I3 => \gen_byte_sel_div2.ctl_lane_sel_reg[1]\,
      I4 => \calib_sel_reg[1]_0\,
      I5 => calib_sel0,
      O => \gen_byte_sel_div2.ctl_lane_sel_reg[2]\
    );
\calib_sel[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2F"
    )
        port map (
      I0 => rd_data_offset_cal_done,
      I1 => \^ddr3_ila_basic\(1),
      I2 => ck_addr_cmd_delay_done,
      O => \^init_dqsfound_done_r_reg_0\
    );
ck_po_stg2_f_en_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DFBF0820"
    )
        port map (
      I0 => fine_adj_state_r(1),
      I1 => fine_adj_state_r(3),
      I2 => fine_adj_state_r(2),
      I3 => fine_adj_state_r(0),
      I4 => \^ck_po_stg2_f_en\,
      O => ck_po_stg2_f_en_i_1_n_0
    );
ck_po_stg2_f_en_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => ck_po_stg2_f_en_i_1_n_0,
      Q => \^ck_po_stg2_f_en\,
      R => ck_po_stg2_f_en_reg_0
    );
ck_po_stg2_f_indec_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D7BF0020"
    )
        port map (
      I0 => fine_adj_state_r(1),
      I1 => fine_adj_state_r(3),
      I2 => fine_adj_state_r(2),
      I3 => fine_adj_state_r(0),
      I4 => \^ck_po_stg2_f_indec\,
      O => ck_po_stg2_f_indec_i_1_n_0
    );
ck_po_stg2_f_indec_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => ck_po_stg2_f_indec_i_1_n_0,
      Q => \^ck_po_stg2_f_indec\,
      R => SR(0)
    );
\cmd_pipe_plus.mc_data_offset[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \rank_final_loop[0].bank_final_loop[0].final_data_offset_mc_reg[0][0]_0\
    );
\cmd_pipe_plus.mc_data_offset[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      O => \rank_final_loop[0].bank_final_loop[0].final_data_offset_mc_reg[0][1]_0\
    );
\cmd_pipe_plus.mc_data_offset[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAA2888"
    )
        port map (
      I0 => sent_col,
      I1 => \^q\(2),
      I2 => \^q\(0),
      I3 => \^q\(1),
      I4 => \cmd_pipe_plus.mc_data_offset_reg[2]\,
      O => granted_col_r_reg(0)
    );
\cmd_pipe_plus.mc_data_offset[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => \^q\(2),
      O => \rank_final_loop[0].bank_final_loop[0].final_data_offset_mc_reg[0][3]_0\
    );
\cmd_pipe_plus.mc_data_offset[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(3),
      I2 => \^q\(2),
      I3 => \^q\(0),
      I4 => \^q\(1),
      O => \rank_final_loop[0].bank_final_loop[0].final_data_offset_mc_reg[0][4]_0\
    );
\cmd_pipe_plus.mc_data_offset[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => \^q\(2),
      I4 => \^q\(3),
      I5 => \^q\(4),
      O => \rank_final_loop[0].bank_final_loop[0].final_data_offset_mc_reg[0][5]_0\
    );
\ctl_lane_cnt[0]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0FD0"
    )
        port map (
      I0 => fine_adjust_lane_cnt(1),
      I1 => fine_adjust_lane_cnt(2),
      I2 => ctl_lane_cnt_0,
      I3 => fine_adjust_lane_cnt(0),
      O => \ctl_lane_cnt[0]_i_1__0_n_0\
    );
\ctl_lane_cnt[1]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2FC0"
    )
        port map (
      I0 => fine_adjust_lane_cnt(2),
      I1 => fine_adjust_lane_cnt(0),
      I2 => ctl_lane_cnt_0,
      I3 => fine_adjust_lane_cnt(1),
      O => \ctl_lane_cnt[1]_i_1__0_n_0\
    );
\ctl_lane_cnt[2]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => fine_adjust_lane_cnt(1),
      I1 => fine_adjust_lane_cnt(0),
      I2 => ctl_lane_cnt_0,
      I3 => fine_adjust_lane_cnt(2),
      O => \ctl_lane_cnt[2]_i_1__0_n_0\
    );
\ctl_lane_cnt[2]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0840"
    )
        port map (
      I0 => fine_adj_state_r(0),
      I1 => fine_adj_state_r(2),
      I2 => fine_adj_state_r(3),
      I3 => fine_adj_state_r(1),
      O => ctl_lane_cnt_0
    );
\ctl_lane_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \ctl_lane_cnt[0]_i_1__0_n_0\,
      Q => fine_adjust_lane_cnt(0),
      R => ck_po_stg2_f_en_reg_0
    );
\ctl_lane_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \ctl_lane_cnt[1]_i_1__0_n_0\,
      Q => fine_adjust_lane_cnt(1),
      R => ck_po_stg2_f_en_reg_0
    );
\ctl_lane_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \ctl_lane_cnt[2]_i_1__0_n_0\,
      Q => fine_adjust_lane_cnt(2),
      R => ck_po_stg2_f_en_reg_0
    );
\dec_cnt[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F4F4F4FF"
    )
        port map (
      I0 => \dec_cnt[0]_i_2_n_0\,
      I1 => \dec_cnt_reg[2]_i_2_n_6\,
      I2 => \dec_cnt[0]_i_3_n_0\,
      I3 => \first_fail_taps_reg_n_0_[1]\,
      I4 => \dec_cnt[0]_i_4_n_0\,
      O => dec_cnt(0)
    );
\dec_cnt[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF30AAFFFFF3AA"
    )
        port map (
      I0 => \dec_cnt[5]_i_14_n_0\,
      I1 => \dec_cnt[0]_i_5_n_0\,
      I2 => \inc_cnt_reg_n_0_[5]\,
      I3 => first_fail_detect_reg_1,
      I4 => fine_adj_state_r(0),
      I5 => \dec_cnt[5]_i_13_n_0\,
      O => \dec_cnt[0]_i_2_n_0\
    );
\dec_cnt[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555500FC0000"
    )
        port map (
      I0 => \dec_cnt_reg_n_0_[0]\,
      I1 => \dec_cnt_reg[2]_i_2_n_6\,
      I2 => \dec_cnt[0]_i_6_n_0\,
      I3 => \inc_cnt_reg_n_0_[1]\,
      I4 => first_fail_detect_reg_1,
      I5 => fine_adj_state_r(0),
      O => \dec_cnt[0]_i_3_n_0\
    );
\dec_cnt[0]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFBFFFF"
    )
        port map (
      I0 => first_fail_detect_i_1_n_0,
      I1 => \dec_cnt[5]_i_15_n_0\,
      I2 => fine_adj_state_r(0),
      I3 => \^pi_dqs_found_any_bank\,
      I4 => detect_pi_found_dqs,
      O => \dec_cnt[0]_i_4_n_0\
    );
\dec_cnt[0]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \inc_cnt_reg_n_0_[3]\,
      I1 => \inc_cnt_reg_n_0_[2]\,
      I2 => \inc_cnt_reg_n_0_[4]\,
      I3 => \inc_cnt_reg_n_0_[0]\,
      O => \dec_cnt[0]_i_5_n_0\
    );
\dec_cnt[0]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \inc_cnt_reg_n_0_[5]\,
      I1 => \dec_cnt[5]_i_8_n_0\,
      I2 => first_fail_detect_reg_n_0,
      O => \dec_cnt[0]_i_6_n_0\
    );
\dec_cnt[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4F4FFF4FFF4F4F4"
    )
        port map (
      I0 => \dec_cnt[4]_i_2_n_0\,
      I1 => \dec_cnt_reg[2]_i_2_n_5\,
      I2 => \dec_cnt[1]_i_2_n_0\,
      I3 => \dec_cnt[4]_i_5_n_0\,
      I4 => \inc_cnt_reg_n_0_[2]\,
      I5 => \inc_cnt_reg_n_0_[1]\,
      O => dec_cnt(1)
    );
\dec_cnt[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F11F1111"
    )
        port map (
      I0 => \dec_cnt[0]_i_4_n_0\,
      I1 => \first_fail_taps_reg_n_0_[2]\,
      I2 => \dec_cnt_reg_n_0_[0]\,
      I3 => \dec_cnt_reg_n_0_[1]\,
      I4 => fine_adj_state_r(0),
      O => \dec_cnt[1]_i_2_n_0\
    );
\dec_cnt[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF4F4F4F4F4FFF4"
    )
        port map (
      I0 => \dec_cnt[4]_i_2_n_0\,
      I1 => \dec_cnt_reg[2]_i_2_n_4\,
      I2 => \dec_cnt[2]_i_3_n_0\,
      I3 => \dec_cnt[4]_i_5_n_0\,
      I4 => \dec_cnt[2]_i_4_n_0\,
      I5 => \inc_cnt_reg_n_0_[3]\,
      O => dec_cnt(2)
    );
\dec_cnt[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F1F1F11F11111111"
    )
        port map (
      I0 => \dec_cnt[0]_i_4_n_0\,
      I1 => \first_fail_taps_reg_n_0_[3]\,
      I2 => \dec_cnt_reg_n_0_[2]\,
      I3 => \dec_cnt_reg_n_0_[1]\,
      I4 => \dec_cnt_reg_n_0_[0]\,
      I5 => fine_adj_state_r(0),
      O => \dec_cnt[2]_i_3_n_0\
    );
\dec_cnt[2]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \inc_cnt_reg_n_0_[1]\,
      I1 => \inc_cnt_reg_n_0_[2]\,
      O => \dec_cnt[2]_i_4_n_0\
    );
\dec_cnt[2]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \inc_cnt_reg_n_0_[3]\,
      I1 => \first_fail_taps_reg_n_0_[3]\,
      O => \dec_cnt[2]_i_5_n_0\
    );
\dec_cnt[2]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \inc_cnt_reg_n_0_[2]\,
      I1 => \first_fail_taps_reg_n_0_[2]\,
      O => \dec_cnt[2]_i_6_n_0\
    );
\dec_cnt[2]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \inc_cnt_reg_n_0_[1]\,
      I1 => \first_fail_taps_reg_n_0_[1]\,
      O => \dec_cnt[2]_i_7_n_0\
    );
\dec_cnt[2]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \inc_cnt_reg_n_0_[0]\,
      I1 => \first_fail_taps_reg_n_0_[0]\,
      O => \dec_cnt[2]_i_8_n_0\
    );
\dec_cnt[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4F4FFF4FFF4F4F4"
    )
        port map (
      I0 => \dec_cnt[4]_i_2_n_0\,
      I1 => \dec_cnt_reg[4]_i_3_n_7\,
      I2 => \dec_cnt[3]_i_2_n_0\,
      I3 => \dec_cnt[4]_i_5_n_0\,
      I4 => \dec_cnt[3]_i_3_n_0\,
      I5 => \inc_cnt_reg_n_0_[4]\,
      O => dec_cnt(3)
    );
\dec_cnt[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F11F1111"
    )
        port map (
      I0 => \dec_cnt[0]_i_4_n_0\,
      I1 => \first_fail_taps_reg_n_0_[4]\,
      I2 => \dec_cnt_reg_n_0_[3]\,
      I3 => \dec_cnt[3]_i_4_n_0\,
      I4 => fine_adj_state_r(0),
      O => \dec_cnt[3]_i_2_n_0\
    );
\dec_cnt[3]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \inc_cnt_reg_n_0_[3]\,
      I1 => \inc_cnt_reg_n_0_[2]\,
      I2 => \inc_cnt_reg_n_0_[1]\,
      O => \dec_cnt[3]_i_3_n_0\
    );
\dec_cnt[3]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \dec_cnt_reg_n_0_[2]\,
      I1 => \dec_cnt_reg_n_0_[1]\,
      I2 => \dec_cnt_reg_n_0_[0]\,
      O => \dec_cnt[3]_i_4_n_0\
    );
\dec_cnt[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4F4FFF4FFF4FFF4"
    )
        port map (
      I0 => \dec_cnt[4]_i_2_n_0\,
      I1 => \dec_cnt_reg[4]_i_3_n_6\,
      I2 => \dec_cnt[4]_i_4_n_0\,
      I3 => \dec_cnt[4]_i_5_n_0\,
      I4 => \inc_cnt_reg_n_0_[5]\,
      I5 => \dec_cnt[4]_i_6_n_0\,
      O => dec_cnt(4)
    );
\dec_cnt[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFF330AAAA"
    )
        port map (
      I0 => \dec_cnt[5]_i_14_n_0\,
      I1 => \dec_cnt[5]_i_13_n_0\,
      I2 => \FSM_sequential_fine_adj_state_r[1]_i_5_n_0\,
      I3 => \inc_cnt_reg_n_0_[5]\,
      I4 => first_fail_detect_reg_1,
      I5 => fine_adj_state_r(0),
      O => \dec_cnt[4]_i_2_n_0\
    );
\dec_cnt[4]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F11F1111"
    )
        port map (
      I0 => \dec_cnt[0]_i_4_n_0\,
      I1 => \first_fail_taps_reg_n_0_[5]\,
      I2 => \dec_cnt_reg_n_0_[4]\,
      I3 => \dec_cnt[4]_i_9_n_0\,
      I4 => fine_adj_state_r(0),
      O => \dec_cnt[4]_i_4_n_0\
    );
\dec_cnt[4]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000440"
    )
        port map (
      I0 => fine_adj_state_r(0),
      I1 => first_fail_detect_reg_1,
      I2 => \inc_cnt_reg_n_0_[5]\,
      I3 => \FSM_sequential_fine_adj_state_r[1]_i_5_n_0\,
      I4 => first_fail_detect_reg_n_0,
      I5 => \dec_cnt[5]_i_8_n_0\,
      O => \dec_cnt[4]_i_5_n_0\
    );
\dec_cnt[4]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \inc_cnt_reg_n_0_[4]\,
      I1 => \inc_cnt_reg_n_0_[2]\,
      I2 => \inc_cnt_reg_n_0_[3]\,
      I3 => \inc_cnt_reg_n_0_[1]\,
      O => \dec_cnt[4]_i_6_n_0\
    );
\dec_cnt[4]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \inc_cnt_reg_n_0_[5]\,
      I1 => \first_fail_taps_reg_n_0_[5]\,
      O => \dec_cnt[4]_i_7_n_0\
    );
\dec_cnt[4]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \inc_cnt_reg_n_0_[4]\,
      I1 => \first_fail_taps_reg_n_0_[4]\,
      O => \dec_cnt[4]_i_8_n_0\
    );
\dec_cnt[4]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \dec_cnt_reg_n_0_[3]\,
      I1 => \dec_cnt_reg_n_0_[0]\,
      I2 => \dec_cnt_reg_n_0_[1]\,
      I3 => \dec_cnt_reg_n_0_[2]\,
      O => \dec_cnt[4]_i_9_n_0\
    );
\dec_cnt[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAAB"
    )
        port map (
      I0 => \dec_cnt[5]_i_3_n_0\,
      I1 => \dec_cnt[5]_i_4_n_0\,
      I2 => \dec_cnt[5]_i_5_n_0\,
      I3 => \FSM_sequential_fine_adj_state_r[3]_i_6_n_0\,
      O => \dec_cnt[5]_i_1_n_0\
    );
\dec_cnt[5]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000800"
    )
        port map (
      I0 => fine_adj_state_r(3),
      I1 => fine_adj_state_r(1),
      I2 => fine_adj_state_r(2),
      I3 => detect_pi_found_dqs,
      I4 => \^pi_dqs_found_any_bank\,
      I5 => fine_adj_state_r(0),
      O => \dec_cnt[5]_i_10_n_0\
    );
\dec_cnt[5]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFFFFFF"
    )
        port map (
      I0 => fine_adj_state_r(2),
      I1 => fine_adj_state_r(0),
      I2 => detect_pi_found_dqs,
      I3 => fine_adj_state_r(3),
      I4 => fine_adj_state_r(1),
      O => \dec_cnt[5]_i_11_n_0\
    );
\dec_cnt[5]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => fine_adj_state_r(3),
      I1 => fine_adj_state_r(1),
      O => \dec_cnt[5]_i_12_n_0\
    );
\dec_cnt[5]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAABFFFFFFF"
    )
        port map (
      I0 => first_fail_detect_reg_n_0,
      I1 => stable_pass_cnt_reg(3),
      I2 => stable_pass_cnt_reg(2),
      I3 => stable_pass_cnt_reg(1),
      I4 => stable_pass_cnt_reg(4),
      I5 => stable_pass_cnt_reg(5),
      O => \dec_cnt[5]_i_13_n_0\
    );
\dec_cnt[5]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFE0000FFFFFFFF"
    )
        port map (
      I0 => \first_fail_taps_reg_n_0_[1]\,
      I1 => \first_fail_taps_reg_n_0_[2]\,
      I2 => \first_fail_taps_reg_n_0_[3]\,
      I3 => \first_fail_taps_reg_n_0_[4]\,
      I4 => \first_fail_taps_reg_n_0_[5]\,
      I5 => first_fail_detect_reg_n_0,
      O => \dec_cnt[5]_i_14_n_0\
    );
\dec_cnt[5]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \inc_cnt_reg_n_0_[0]\,
      I1 => \inc_cnt_reg_n_0_[4]\,
      I2 => \inc_cnt_reg_n_0_[2]\,
      I3 => \inc_cnt_reg_n_0_[3]\,
      I4 => \inc_cnt_reg_n_0_[1]\,
      I5 => \inc_cnt_reg_n_0_[5]\,
      O => \dec_cnt[5]_i_15_n_0\
    );
\dec_cnt[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF90FF90FFFFFF90"
    )
        port map (
      I0 => \dec_cnt_reg_n_0_[5]\,
      I1 => \dec_cnt[5]_i_6_n_0\,
      I2 => fine_adj_state_r(0),
      I3 => \dec_cnt[5]_i_7_n_0\,
      I4 => \dec_cnt[5]_i_8_n_0\,
      I5 => \dec_cnt[5]_i_9_n_0\,
      O => dec_cnt(5)
    );
\dec_cnt[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"50FF505050504040"
    )
        port map (
      I0 => \dec_cnt[5]_i_8_n_0\,
      I1 => first_fail_detect_reg_n_0,
      I2 => \dec_cnt[5]_i_10_n_0\,
      I3 => \dec_cnt[5]_i_11_n_0\,
      I4 => \FSM_sequential_fine_adj_state_r[1]_i_5_n_0\,
      I5 => \inc_cnt_reg_n_0_[5]\,
      O => \dec_cnt[5]_i_3_n_0\
    );
\dec_cnt[5]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFBFFFF"
    )
        port map (
      I0 => fine_adjust_lane_cnt(2),
      I1 => fine_adjust_lane_cnt(1),
      I2 => fine_adjust_lane_cnt(0),
      I3 => fine_adj_state_r(2),
      I4 => fine_adj_state_r(0),
      I5 => \dec_cnt[5]_i_12_n_0\,
      O => \dec_cnt[5]_i_4_n_0\
    );
\dec_cnt[5]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \dec_cnt_reg_n_0_[5]\,
      I1 => \dec_cnt_reg_n_0_[3]\,
      I2 => \dec_cnt_reg_n_0_[0]\,
      I3 => \dec_cnt_reg_n_0_[1]\,
      I4 => \dec_cnt_reg_n_0_[2]\,
      I5 => \dec_cnt_reg_n_0_[4]\,
      O => \dec_cnt[5]_i_5_n_0\
    );
\dec_cnt[5]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \dec_cnt_reg_n_0_[4]\,
      I1 => \dec_cnt_reg_n_0_[2]\,
      I2 => \dec_cnt_reg_n_0_[1]\,
      I3 => \dec_cnt_reg_n_0_[0]\,
      I4 => \dec_cnt_reg_n_0_[3]\,
      O => \dec_cnt[5]_i_6_n_0\
    );
\dec_cnt[5]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000008080000FF08"
    )
        port map (
      I0 => \dec_cnt[4]_i_6_n_0\,
      I1 => \inc_cnt_reg_n_0_[5]\,
      I2 => \dec_cnt[5]_i_13_n_0\,
      I3 => \dec_cnt[5]_i_14_n_0\,
      I4 => fine_adj_state_r(0),
      I5 => first_fail_detect_reg_1,
      O => \dec_cnt[5]_i_7_n_0\
    );
\dec_cnt[5]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"15555555"
    )
        port map (
      I0 => stable_pass_cnt_reg(5),
      I1 => stable_pass_cnt_reg(4),
      I2 => stable_pass_cnt_reg(1),
      I3 => stable_pass_cnt_reg(2),
      I4 => stable_pass_cnt_reg(3),
      O => \dec_cnt[5]_i_8_n_0\
    );
\dec_cnt[5]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FDFF"
    )
        port map (
      I0 => detect_pi_found_dqs,
      I1 => \^pi_dqs_found_any_bank\,
      I2 => fine_adj_state_r(0),
      I3 => \dec_cnt[5]_i_15_n_0\,
      O => \dec_cnt[5]_i_9_n_0\
    );
\dec_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \dec_cnt[5]_i_1_n_0\,
      D => dec_cnt(0),
      Q => \dec_cnt_reg_n_0_[0]\,
      R => SR(0)
    );
\dec_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \dec_cnt[5]_i_1_n_0\,
      D => dec_cnt(1),
      Q => \dec_cnt_reg_n_0_[1]\,
      R => SR(0)
    );
\dec_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \dec_cnt[5]_i_1_n_0\,
      D => dec_cnt(2),
      Q => \dec_cnt_reg_n_0_[2]\,
      R => SR(0)
    );
\dec_cnt_reg[2]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \dec_cnt_reg[2]_i_2_n_0\,
      CO(2) => \dec_cnt_reg[2]_i_2_n_1\,
      CO(1) => \dec_cnt_reg[2]_i_2_n_2\,
      CO(0) => \dec_cnt_reg[2]_i_2_n_3\,
      CYINIT => '1',
      DI(3) => \inc_cnt_reg_n_0_[3]\,
      DI(2) => \inc_cnt_reg_n_0_[2]\,
      DI(1) => \inc_cnt_reg_n_0_[1]\,
      DI(0) => \inc_cnt_reg_n_0_[0]\,
      O(3) => \dec_cnt_reg[2]_i_2_n_4\,
      O(2) => \dec_cnt_reg[2]_i_2_n_5\,
      O(1) => \dec_cnt_reg[2]_i_2_n_6\,
      O(0) => \NLW_dec_cnt_reg[2]_i_2_O_UNCONNECTED\(0),
      S(3) => \dec_cnt[2]_i_5_n_0\,
      S(2) => \dec_cnt[2]_i_6_n_0\,
      S(1) => \dec_cnt[2]_i_7_n_0\,
      S(0) => \dec_cnt[2]_i_8_n_0\
    );
\dec_cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \dec_cnt[5]_i_1_n_0\,
      D => dec_cnt(3),
      Q => \dec_cnt_reg_n_0_[3]\,
      R => SR(0)
    );
\dec_cnt_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \dec_cnt[5]_i_1_n_0\,
      D => dec_cnt(4),
      Q => \dec_cnt_reg_n_0_[4]\,
      R => SR(0)
    );
\dec_cnt_reg[4]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \dec_cnt_reg[2]_i_2_n_0\,
      CO(3 downto 1) => \NLW_dec_cnt_reg[4]_i_3_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \dec_cnt_reg[4]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \inc_cnt_reg_n_0_[4]\,
      O(3 downto 2) => \NLW_dec_cnt_reg[4]_i_3_O_UNCONNECTED\(3 downto 2),
      O(1) => \dec_cnt_reg[4]_i_3_n_6\,
      O(0) => \dec_cnt_reg[4]_i_3_n_7\,
      S(3 downto 2) => B"00",
      S(1) => \dec_cnt[4]_i_7_n_0\,
      S(0) => \dec_cnt[4]_i_8_n_0\
    );
\dec_cnt_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \dec_cnt[5]_i_1_n_0\,
      D => dec_cnt(5),
      Q => \dec_cnt_reg_n_0_[5]\,
      R => SR(0)
    );
\detect_rd_cnt[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => detect_rd_cnt_reg(0),
      O => \detect_rd_cnt0__0\(0)
    );
\detect_rd_cnt[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => detect_rd_cnt_reg(1),
      I1 => detect_rd_cnt_reg(0),
      O => \detect_rd_cnt[1]_i_1_n_0\
    );
\detect_rd_cnt[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A9"
    )
        port map (
      I0 => detect_rd_cnt_reg(2),
      I1 => detect_rd_cnt_reg(0),
      I2 => detect_rd_cnt_reg(1),
      O => \detect_rd_cnt0__0\(2)
    );
\detect_rd_cnt[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAAB"
    )
        port map (
      I0 => \pi_rst_stg1_cal_r1_reg[0]_0\,
      I1 => detect_rd_cnt_reg(2),
      I2 => detect_rd_cnt_reg(3),
      I3 => detect_rd_cnt_reg(1),
      I4 => detect_rd_cnt_reg(0),
      O => \detect_rd_cnt[3]_i_1_n_0\
    );
\detect_rd_cnt[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAA8"
    )
        port map (
      I0 => detect_pi_found_dqs,
      I1 => detect_rd_cnt_reg(2),
      I2 => detect_rd_cnt_reg(3),
      I3 => detect_rd_cnt_reg(1),
      I4 => detect_rd_cnt_reg(0),
      O => detect_rd_cnt0
    );
\detect_rd_cnt[3]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA9"
    )
        port map (
      I0 => detect_rd_cnt_reg(3),
      I1 => detect_rd_cnt_reg(2),
      I2 => detect_rd_cnt_reg(1),
      I3 => detect_rd_cnt_reg(0),
      O => \detect_rd_cnt0__0\(3)
    );
\detect_rd_cnt_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => CLK,
      CE => detect_rd_cnt0,
      D => \detect_rd_cnt0__0\(0),
      Q => detect_rd_cnt_reg(0),
      S => \detect_rd_cnt[3]_i_1_n_0\
    );
\detect_rd_cnt_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => CLK,
      CE => detect_rd_cnt0,
      D => \detect_rd_cnt[1]_i_1_n_0\,
      Q => detect_rd_cnt_reg(1),
      S => \detect_rd_cnt[3]_i_1_n_0\
    );
\detect_rd_cnt_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => CLK,
      CE => detect_rd_cnt0,
      D => \detect_rd_cnt0__0\(2),
      Q => detect_rd_cnt_reg(2),
      S => \detect_rd_cnt[3]_i_1_n_0\
    );
\detect_rd_cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => detect_rd_cnt0,
      D => \detect_rd_cnt0__0\(3),
      Q => detect_rd_cnt_reg(3),
      R => \detect_rd_cnt[3]_i_1_n_0\
    );
dqs_found_done_r_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => dqs_found_done_r_i_2_n_0,
      I1 => \rnk_cnt_r_reg_n_0_[0]\,
      I2 => \rnk_cnt_r_reg_n_0_[1]\,
      I3 => init_dqsfound_done_r1_reg_n_0,
      O => dqs_found_done_r0
    );
dqs_found_done_r_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000008"
    )
        port map (
      I0 => \^pi_dqs_found_any_bank\,
      I1 => fine_adj_state_r(1),
      I2 => fine_adj_state_r(3),
      I3 => fine_adj_state_r(2),
      I4 => fine_adj_state_r(0),
      O => dqs_found_done_r_i_2_n_0
    );
dqs_found_done_r_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => dqs_found_done_r0,
      Q => \^pi_dqs_found_done\,
      R => ck_po_stg2_f_en_reg_0
    );
dqs_found_prech_req_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"15FF1500"
    )
        port map (
      I0 => fine_adj_state_r(2),
      I1 => dqs_found_prech_req_i_2_n_0,
      I2 => dqs_found_prech_req_i_3_n_0,
      I3 => dqs_found_prech_req_i_4_n_0,
      I4 => \^dqs_found_prech_req\,
      O => dqs_found_prech_req_i_1_n_0
    );
dqs_found_prech_req_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF04"
    )
        port map (
      I0 => first_fail_detect_reg_n_0,
      I1 => detect_pi_found_dqs,
      I2 => \^pi_dqs_found_any_bank\,
      I3 => \FSM_sequential_fine_adj_state_r[3]_i_7_n_0\,
      O => dqs_found_prech_req_i_2_n_0
    );
dqs_found_prech_req_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"02FF"
    )
        port map (
      I0 => detect_pi_found_dqs,
      I1 => \^pi_dqs_found_any_bank\,
      I2 => first_fail_detect_i_1_n_0,
      I3 => \FSM_sequential_fine_adj_state_r[2]_i_3_n_0\,
      O => dqs_found_prech_req_i_3_n_0
    );
dqs_found_prech_req_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0000000000044"
    )
        port map (
      I0 => dqs_found_prech_req_i_5_n_0,
      I1 => detect_pi_found_dqs,
      I2 => prech_done,
      I3 => \dec_cnt[5]_i_12_n_0\,
      I4 => fine_adj_state_r(0),
      I5 => fine_adj_state_r(2),
      O => dqs_found_prech_req_i_4_n_0
    );
dqs_found_prech_req_i_5: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0030ABBB"
    )
        port map (
      I0 => \FSM_sequential_fine_adj_state_r[3]_i_7_n_0\,
      I1 => \^pi_dqs_found_any_bank\,
      I2 => first_fail_detect_reg_n_0,
      I3 => \dec_cnt[5]_i_8_n_0\,
      I4 => \FSM_sequential_fine_adj_state_r[2]_i_3_n_0\,
      O => dqs_found_prech_req_i_5_n_0
    );
dqs_found_prech_req_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => dqs_found_prech_req_i_1_n_0,
      Q => \^dqs_found_prech_req\,
      R => ck_po_stg2_f_en_reg_0
    );
dqs_found_start_r_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => dqs_found_start_r_reg_0,
      Q => dqs_found_start_r,
      R => '0'
    );
final_dec_done_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F4"
    )
        port map (
      I0 => init_dec_done_i_2_n_0,
      I1 => init_dec_done_reg_n_0,
      I2 => final_dec_done_reg_n_0,
      O => final_dec_done_i_1_n_0
    );
final_dec_done_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => final_dec_done_i_1_n_0,
      Q => final_dec_done_reg_n_0,
      R => SR(0)
    );
fine_adjust_done_r_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00000008"
    )
        port map (
      I0 => \^pi_dqs_found_any_bank\,
      I1 => fine_adj_state_r(1),
      I2 => fine_adj_state_r(3),
      I3 => fine_adj_state_r(2),
      I4 => fine_adj_state_r(0),
      I5 => \^ddr3_ila_basic\(1),
      O => fine_adjust_done_r_i_1_n_0
    );
fine_adjust_done_r_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => fine_adjust_done_r_i_1_n_0,
      Q => \^ddr3_ila_basic\(1),
      R => SR(0)
    );
fine_adjust_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00010000"
    )
        port map (
      I0 => fine_adj_state_r(2),
      I1 => fine_adj_state_r(0),
      I2 => fine_adj_state_r(3),
      I3 => fine_adj_state_r(1),
      I4 => init_dqsfound_done_r5,
      I5 => fine_adjust_reg_n_0,
      O => fine_adjust_i_1_n_0
    );
fine_adjust_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => fine_adjust_i_1_n_0,
      Q => fine_adjust_reg_n_0,
      R => SR(0)
    );
first_fail_detect_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00007FFFFFFFFFFF"
    )
        port map (
      I0 => stable_pass_cnt_reg(3),
      I1 => stable_pass_cnt_reg(2),
      I2 => stable_pass_cnt_reg(1),
      I3 => stable_pass_cnt_reg(4),
      I4 => stable_pass_cnt_reg(5),
      I5 => first_fail_detect_reg_n_0,
      O => first_fail_detect_i_1_n_0
    );
first_fail_detect_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => first_fail_detect,
      D => first_fail_detect_i_1_n_0,
      Q => first_fail_detect_reg_n_0,
      R => first_fail_detect_reg_0
    );
\first_fail_taps[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020000000000000"
    )
        port map (
      I0 => first_fail_detect_i_1_n_0,
      I1 => fine_adj_state_r(0),
      I2 => first_fail_detect_reg_1,
      I3 => fine_adj_state_r(2),
      I4 => fine_adj_state_r(1),
      I5 => fine_adj_state_r(3),
      O => first_fail_detect
    );
\first_fail_taps_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => first_fail_detect,
      D => \inc_cnt_reg_n_0_[0]\,
      Q => \first_fail_taps_reg_n_0_[0]\,
      R => SR(0)
    );
\first_fail_taps_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => first_fail_detect,
      D => \inc_cnt_reg_n_0_[1]\,
      Q => \first_fail_taps_reg_n_0_[1]\,
      R => SR(0)
    );
\first_fail_taps_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => first_fail_detect,
      D => \inc_cnt_reg_n_0_[2]\,
      Q => \first_fail_taps_reg_n_0_[2]\,
      R => SR(0)
    );
\first_fail_taps_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => first_fail_detect,
      D => \inc_cnt_reg_n_0_[3]\,
      Q => \first_fail_taps_reg_n_0_[3]\,
      R => SR(0)
    );
\first_fail_taps_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => first_fail_detect,
      D => \inc_cnt_reg_n_0_[4]\,
      Q => \first_fail_taps_reg_n_0_[4]\,
      R => SR(0)
    );
\first_fail_taps_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => first_fail_detect,
      D => \inc_cnt_reg_n_0_[5]\,
      Q => \first_fail_taps_reg_n_0_[5]\,
      R => SR(0)
    );
\gen_byte_sel_div2.calib_in_common_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFCF0F0FAFCF0F0"
    )
        port map (
      I0 => \gen_byte_sel_div2.calib_in_common_i_4_n_0\,
      I1 => rst_stg1_cal,
      I2 => \calib_sel_reg[1]_0\,
      I3 => \gen_byte_sel_div2.calib_in_common_i_5_n_0\,
      I4 => ck_addr_cmd_delay_done,
      I5 => \gen_byte_sel_div2.calib_in_common_reg\,
      O => \pi_rst_stg1_cal_reg[0]_0\
    );
\gen_byte_sel_div2.calib_in_common_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^pi_dqs_found_done\,
      I1 => \gen_byte_sel_div2.calib_in_common_i_2_0\,
      O => \gen_byte_sel_div2.calib_in_common_i_4_n_0\
    );
\gen_byte_sel_div2.calib_in_common_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^ddr3_ila_basic\(1),
      I1 => rd_data_offset_cal_done,
      O => \gen_byte_sel_div2.calib_in_common_i_5_n_0\
    );
\gen_byte_sel_div2.ctl_lane_sel[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F20FFFF2F200000"
    )
        port map (
      I0 => fine_adjust_lane_cnt(0),
      I1 => rst_stg1_cal,
      I2 => ck_addr_cmd_delay_done,
      I3 => ctl_lane_cnt(0),
      I4 => ctl_lane_sel,
      I5 => \gen_byte_sel_div2.ctl_lane_sel_reg[0]\,
      O => \ctl_lane_cnt_reg[0]_0\
    );
\gen_byte_sel_div2.ctl_lane_sel[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F20FFFF2F200000"
    )
        port map (
      I0 => fine_adjust_lane_cnt(1),
      I1 => rst_stg1_cal,
      I2 => ck_addr_cmd_delay_done,
      I3 => ctl_lane_cnt(1),
      I4 => ctl_lane_sel,
      I5 => \gen_byte_sel_div2.ctl_lane_sel_reg[1]\,
      O => \ctl_lane_cnt_reg[1]_0\
    );
\gen_byte_sel_div2.ctl_lane_sel[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F20FFFF2F200000"
    )
        port map (
      I0 => fine_adjust_lane_cnt(2),
      I1 => rst_stg1_cal,
      I2 => ck_addr_cmd_delay_done,
      I3 => ctl_lane_cnt(2),
      I4 => ctl_lane_sel,
      I5 => \gen_byte_sel_div2.ctl_lane_sel_reg[2]_1\,
      O => \ctl_lane_cnt_reg[2]_0\
    );
\gen_byte_sel_div2.ctl_lane_sel[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"75000000"
    )
        port map (
      I0 => ck_addr_cmd_delay_done,
      I1 => \^ddr3_ila_basic\(1),
      I2 => rd_data_offset_cal_done,
      I3 => dqs_po_dec_done,
      I4 => pi_fine_dly_dec_done,
      O => ctl_lane_sel
    );
\gen_no_mirror.div_clk_loop[0].phy_bank[1]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^pi_dqs_found_done\,
      I1 => \gen_no_mirror.div_clk_loop[0].phy_bank[0]_i_2\,
      O => dqs_found_done_r_reg_0
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => n_0_0
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => n_0_1
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => n_0_2
    );
ififo_rst_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF40404050"
    )
        port map (
      I0 => calib_zero_inputs,
      I1 => ofifo_rst_reg_1,
      I2 => rst_stg1_cal,
      I3 => ofifo_rst_reg_0,
      I4 => ofifo_rst_reg,
      I5 => phy_if_reset,
      O => ififo_rst_reg0
    );
\inc_cnt[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \inc_cnt_reg_n_0_[0]\,
      O => p_0_in(0)
    );
\inc_cnt[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \inc_cnt_reg_n_0_[1]\,
      I1 => \inc_cnt_reg_n_0_[0]\,
      O => p_0_in(1)
    );
\inc_cnt[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \inc_cnt_reg_n_0_[2]\,
      I1 => \inc_cnt_reg_n_0_[0]\,
      I2 => \inc_cnt_reg_n_0_[1]\,
      O => p_0_in(2)
    );
\inc_cnt[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \inc_cnt_reg_n_0_[3]\,
      I1 => \inc_cnt_reg_n_0_[1]\,
      I2 => \inc_cnt_reg_n_0_[2]\,
      I3 => \inc_cnt_reg_n_0_[0]\,
      O => p_0_in(3)
    );
\inc_cnt[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \inc_cnt_reg_n_0_[4]\,
      I1 => \inc_cnt_reg_n_0_[0]\,
      I2 => \inc_cnt_reg_n_0_[3]\,
      I3 => \inc_cnt_reg_n_0_[2]\,
      I4 => \inc_cnt_reg_n_0_[1]\,
      O => p_0_in(4)
    );
\inc_cnt[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000040000"
    )
        port map (
      I0 => \inc_cnt[5]_i_3_n_0\,
      I1 => fine_adj_state_r(1),
      I2 => fine_adj_state_r(3),
      I3 => fine_adjust_lane_cnt(2),
      I4 => fine_adjust_lane_cnt(1),
      I5 => fine_adjust_lane_cnt(0),
      O => inc_cnt
    );
\inc_cnt[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \inc_cnt_reg_n_0_[5]\,
      I1 => \inc_cnt_reg_n_0_[0]\,
      I2 => \inc_cnt_reg_n_0_[4]\,
      I3 => \inc_cnt_reg_n_0_[2]\,
      I4 => \inc_cnt_reg_n_0_[3]\,
      I5 => \inc_cnt_reg_n_0_[1]\,
      O => p_0_in(5)
    );
\inc_cnt[5]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => fine_adj_state_r(0),
      I1 => fine_adj_state_r(2),
      O => \inc_cnt[5]_i_3_n_0\
    );
\inc_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => inc_cnt,
      D => p_0_in(0),
      Q => \inc_cnt_reg_n_0_[0]\,
      R => rstdiv0_sync_r1
    );
\inc_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => inc_cnt,
      D => p_0_in(1),
      Q => \inc_cnt_reg_n_0_[1]\,
      R => rstdiv0_sync_r1
    );
\inc_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => inc_cnt,
      D => p_0_in(2),
      Q => \inc_cnt_reg_n_0_[2]\,
      R => rstdiv0_sync_r1
    );
\inc_cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => inc_cnt,
      D => p_0_in(3),
      Q => \inc_cnt_reg_n_0_[3]\,
      R => rstdiv0_sync_r1
    );
\inc_cnt_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => inc_cnt,
      D => p_0_in(4),
      Q => \inc_cnt_reg_n_0_[4]\,
      R => rstdiv0_sync_r1
    );
\inc_cnt_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => inc_cnt,
      D => p_0_in(5),
      Q => \inc_cnt_reg_n_0_[5]\,
      R => rstdiv0_sync_r1
    );
\init_dec_cnt[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => init_dec_cnt_reg(0),
      O => init_dec_cnt0(0)
    );
\init_dec_cnt[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => init_dec_cnt_reg(0),
      I1 => init_dec_cnt_reg(1),
      O => \init_dec_cnt[1]_i_1_n_0\
    );
\init_dec_cnt[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => init_dec_cnt_reg(0),
      I1 => init_dec_cnt_reg(1),
      I2 => init_dec_cnt_reg(2),
      O => init_dec_cnt0(2)
    );
\init_dec_cnt[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE01"
    )
        port map (
      I0 => init_dec_cnt_reg(2),
      I1 => init_dec_cnt_reg(1),
      I2 => init_dec_cnt_reg(0),
      I3 => init_dec_cnt_reg(3),
      O => init_dec_cnt0(3)
    );
\init_dec_cnt[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0001"
    )
        port map (
      I0 => init_dec_cnt_reg(3),
      I1 => init_dec_cnt_reg(0),
      I2 => init_dec_cnt_reg(1),
      I3 => init_dec_cnt_reg(2),
      I4 => init_dec_cnt_reg(4),
      O => init_dec_cnt0(4)
    );
\init_dec_cnt[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \FSM_sequential_fine_adj_state_r[3]_i_6_n_0\,
      I1 => fine_adj_state_r(1),
      I2 => fine_adj_state_r(3),
      I3 => fine_adj_state_r(0),
      I4 => fine_adj_state_r(2),
      I5 => \init_dec_cnt[5]_i_3_n_0\,
      O => init_dec_cnt
    );
\init_dec_cnt[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000001"
    )
        port map (
      I0 => init_dec_cnt_reg(4),
      I1 => init_dec_cnt_reg(2),
      I2 => init_dec_cnt_reg(1),
      I3 => init_dec_cnt_reg(0),
      I4 => init_dec_cnt_reg(3),
      I5 => init_dec_cnt_reg(5),
      O => \init_dec_cnt[5]_i_2_n_0\
    );
\init_dec_cnt[5]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FB"
    )
        port map (
      I0 => fine_adjust_lane_cnt(0),
      I1 => fine_adjust_lane_cnt(1),
      I2 => fine_adjust_lane_cnt(2),
      O => \init_dec_cnt[5]_i_3_n_0\
    );
\init_dec_cnt_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => CLK,
      CE => init_dec_cnt,
      D => init_dec_cnt0(0),
      Q => init_dec_cnt_reg(0),
      S => rstdiv0_sync_r1
    );
\init_dec_cnt_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => CLK,
      CE => init_dec_cnt,
      D => \init_dec_cnt[1]_i_1_n_0\,
      Q => init_dec_cnt_reg(1),
      S => rstdiv0_sync_r1
    );
\init_dec_cnt_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => CLK,
      CE => init_dec_cnt,
      D => init_dec_cnt0(2),
      Q => init_dec_cnt_reg(2),
      S => rstdiv0_sync_r1
    );
\init_dec_cnt_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => CLK,
      CE => init_dec_cnt,
      D => init_dec_cnt0(3),
      Q => init_dec_cnt_reg(3),
      S => rstdiv0_sync_r1
    );
\init_dec_cnt_reg[4]\: unisim.vcomponents.FDSE
     port map (
      C => CLK,
      CE => init_dec_cnt,
      D => init_dec_cnt0(4),
      Q => init_dec_cnt_reg(4),
      S => rstdiv0_sync_r1
    );
\init_dec_cnt_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => init_dec_cnt,
      D => \init_dec_cnt[5]_i_2_n_0\,
      Q => init_dec_cnt_reg(5),
      R => rstdiv0_sync_r1
    );
init_dec_done_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CD"
    )
        port map (
      I0 => \FSM_sequential_fine_adj_state_r[3]_i_6_n_0\,
      I1 => init_dec_done_reg_n_0,
      I2 => init_dec_done_i_2_n_0,
      O => init_dec_done_i_1_n_0
    );
init_dec_done_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFDFFFFF"
    )
        port map (
      I0 => fine_adj_state_r(2),
      I1 => fine_adj_state_r(1),
      I2 => fine_adj_state_r(3),
      I3 => fine_adj_state_r(0),
      I4 => \FSM_sequential_fine_adj_state_r[0]_i_2_n_0\,
      O => init_dec_done_i_2_n_0
    );
init_dec_done_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => init_dec_done_i_1_n_0,
      Q => init_dec_done_reg_n_0,
      R => ck_po_stg2_f_en_reg_0
    );
init_dqsfound_done_r1_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rd_data_offset_cal_done,
      Q => init_dqsfound_done_r1_reg_n_0,
      R => '0'
    );
init_dqsfound_done_r2_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => init_dqsfound_done_r1_reg_n_0,
      Q => \^init_dqsfound_done_r2\,
      R => '0'
    );
init_dqsfound_done_r4_reg_srl2: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => CLK,
      D => \^init_dqsfound_done_r2\,
      Q => init_dqsfound_done_r4_reg_srl2_n_0
    );
init_dqsfound_done_r5_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => init_dqsfound_done_r4_reg_srl2_n_0,
      Q => init_dqsfound_done_r5,
      R => '0'
    );
init_dqsfound_done_r_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000222E"
    )
        port map (
      I0 => rd_data_offset_cal_done,
      I1 => \^pi_dqs_found_any_bank\,
      I2 => \rnk_cnt_r_reg_n_0_[1]\,
      I3 => \rnk_cnt_r_reg_n_0_[0]\,
      I4 => pi_rst_stg1_cal_r,
      O => init_dqsfound_done_r_i_1_n_0
    );
init_dqsfound_done_r_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => init_dqsfound_done_r_i_1_n_0,
      Q => rd_data_offset_cal_done,
      R => first_fail_detect_reg_0
    );
\init_state_r[1]_i_35\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \^pi_dqs_found_rank_done\,
      I1 => \init_state_r[0]_i_16\,
      I2 => \^pi_dqs_found_done\,
      O => rank_done_r_reg_0
    );
ofifo_rst_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF40404050"
    )
        port map (
      I0 => calib_zero_inputs,
      I1 => ofifo_rst_reg_1,
      I2 => rst_stg1_cal,
      I3 => ofifo_rst_reg_0,
      I4 => ofifo_rst_reg,
      I5 => A_rst_primitives,
      O => ofifo_rst_reg0
    );
\phaser_in_gen.phaser_in_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F010"
    )
        port map (
      I0 => ofifo_rst_reg,
      I1 => ofifo_rst_reg_0,
      I2 => rst_stg1_cal,
      I3 => ofifo_rst_reg_1,
      I4 => calib_zero_inputs,
      O => \calib_sel_reg[1]\
    );
\pi_dqs_found_all_bank[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => pi_dqs_found_lanes_r3(0),
      I1 => dqs_found_start_r_reg_0,
      I2 => \^pi_dqs_found_any_bank\,
      O => \pi_dqs_found_all_bank[0]_i_1_n_0\
    );
\pi_dqs_found_all_bank_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \^pi_dqs_found_any_bank\,
      Q => pi_dqs_found_any_bank_r,
      R => '0'
    );
\pi_dqs_found_all_bank_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \pi_dqs_found_all_bank[0]_i_1_n_0\,
      Q => \^pi_dqs_found_any_bank\,
      R => ck_po_stg2_f_en_reg_0
    );
\pi_dqs_found_err_r[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF01"
    )
        port map (
      I0 => \^pi_dqs_found_any_bank\,
      I1 => \pi_dqs_found_err_r[0]_i_2_n_0\,
      I2 => \pi_dqs_found_err_r[0]_i_3_n_0\,
      I3 => pi_dqs_found_err_r,
      O => \pi_dqs_found_err_r[0]_i_1_n_0\
    );
\pi_dqs_found_err_r[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFE0"
    )
        port map (
      I0 => \rd_byte_data_offset_reg[0]_4\(0),
      I1 => \rd_byte_data_offset_reg[0]_4\(1),
      I2 => \rd_byte_data_offset_reg[0]_4\(2),
      I3 => \^rd_byte_data_offset_reg[0][3]_0\(0),
      I4 => \rd_byte_data_offset_reg[0]_4\(4),
      I5 => \rd_byte_data_offset_reg[0]_4\(5),
      O => \pi_dqs_found_err_r[0]_i_2_n_0\
    );
\pi_dqs_found_err_r[0]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF7FFF"
    )
        port map (
      I0 => retry_cnt_reg(4),
      I1 => retry_cnt_reg(5),
      I2 => retry_cnt_reg(6),
      I3 => retry_cnt_reg(8),
      I4 => \pi_dqs_found_err_r[0]_i_4_n_0\,
      O => \pi_dqs_found_err_r[0]_i_3_n_0\
    );
\pi_dqs_found_err_r[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF7FFF"
    )
        port map (
      I0 => retry_cnt_reg(3),
      I1 => retry_cnt_reg(2),
      I2 => retry_cnt_reg(7),
      I3 => retry_cnt_reg(9),
      I4 => retry_cnt_reg(0),
      I5 => retry_cnt_reg(1),
      O => \pi_dqs_found_err_r[0]_i_4_n_0\
    );
\pi_dqs_found_err_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \pi_dqs_found_err_r[0]_i_1_n_0\,
      Q => pi_dqs_found_err_r,
      R => SR(0)
    );
pi_dqs_found_err_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => pi_dqs_found_err_r,
      Q => \^ddr3_ila_basic\(0),
      R => '0'
    );
\pi_dqs_found_lanes_r1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => ddr3_ila_rdpath(0),
      Q => pi_dqs_found_lanes_r1(0),
      R => '0'
    );
\pi_dqs_found_lanes_r1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => n_0_2,
      Q => pi_dqs_found_lanes_r1(1),
      R => '0'
    );
\pi_dqs_found_lanes_r1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => n_0_1,
      Q => pi_dqs_found_lanes_r1(2),
      R => '0'
    );
\pi_dqs_found_lanes_r1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => n_0_0,
      Q => pi_dqs_found_lanes_r1(3),
      R => '0'
    );
\pi_dqs_found_lanes_r2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => pi_dqs_found_lanes_r1(0),
      Q => pi_dqs_found_lanes_r2(0),
      R => '0'
    );
\pi_dqs_found_lanes_r2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => pi_dqs_found_lanes_r1(1),
      Q => pi_dqs_found_lanes_r2(1),
      R => '0'
    );
\pi_dqs_found_lanes_r2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => pi_dqs_found_lanes_r1(2),
      Q => pi_dqs_found_lanes_r2(2),
      R => '0'
    );
\pi_dqs_found_lanes_r2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => pi_dqs_found_lanes_r1(3),
      Q => pi_dqs_found_lanes_r2(3),
      R => '0'
    );
\pi_dqs_found_lanes_r3_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => pi_dqs_found_lanes_r2(0),
      Q => pi_dqs_found_lanes_r3(0),
      R => '0'
    );
\pi_dqs_found_lanes_r3_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => pi_dqs_found_lanes_r2(1),
      Q => pi_dqs_found_lanes_r3(1),
      R => '0'
    );
\pi_dqs_found_lanes_r3_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => pi_dqs_found_lanes_r2(2),
      Q => pi_dqs_found_lanes_r3(2),
      R => '0'
    );
\pi_dqs_found_lanes_r3_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => pi_dqs_found_lanes_r2(3),
      Q => pi_dqs_found_lanes_r3(3),
      R => '0'
    );
\pi_rst_stg1_cal[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => pi_rst_stg1_cal_r,
      I1 => \rst_dqs_find__0\,
      O => \pi_rst_stg1_cal[0]_i_1_n_0\
    );
\pi_rst_stg1_cal_r1[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000FFA8"
    )
        port map (
      I0 => \pi_rst_stg1_cal_r1_reg_n_0_[0]\,
      I1 => \^pi_dqs_found_any_bank\,
      I2 => pi_dqs_found_any_bank_r,
      I3 => pi_rst_stg1_cal_r,
      I4 => fine_adjust_reg_n_0,
      I5 => \pi_rst_stg1_cal_r1_reg[0]_0\,
      O => \pi_rst_stg1_cal_r1[0]_i_1_n_0\
    );
\pi_rst_stg1_cal_r1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \pi_rst_stg1_cal_r1[0]_i_1_n_0\,
      Q => \pi_rst_stg1_cal_r1_reg_n_0_[0]\,
      R => '0'
    );
\pi_rst_stg1_cal_r[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000011110111"
    )
        port map (
      I0 => fine_adjust_reg_n_0,
      I1 => \pi_rst_stg1_cal_r1_reg[0]_0\,
      I2 => \pi_rst_stg1_cal_r[0]_i_2_n_0\,
      I3 => \pi_dqs_found_err_r[0]_i_2_n_0\,
      I4 => pi_rst_stg1_cal_r,
      I5 => \pi_rst_stg1_cal_r1_reg_n_0_[0]\,
      O => \pi_rst_stg1_cal_r[0]_i_1_n_0\
    );
\pi_rst_stg1_cal_r[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B0BB"
    )
        port map (
      I0 => \^pi_dqs_found_any_bank\,
      I1 => pi_dqs_found_any_bank_r,
      I2 => dqs_found_start_r,
      I3 => dqs_found_start_r_reg_0,
      O => \pi_rst_stg1_cal_r[0]_i_2_n_0\
    );
\pi_rst_stg1_cal_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \pi_rst_stg1_cal_r[0]_i_1_n_0\,
      Q => pi_rst_stg1_cal_r,
      R => '0'
    );
\pi_rst_stg1_cal_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \pi_rst_stg1_cal[0]_i_1_n_0\,
      Q => rst_stg1_cal,
      R => ck_po_stg2_f_en_reg_0
    );
rank_done_r1_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \^pi_dqs_found_rank_done\,
      Q => rank_done_r1,
      R => '0'
    );
rank_done_r_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000EF0000"
    )
        port map (
      I0 => \rnk_cnt_r_reg_n_0_[0]\,
      I1 => \rnk_cnt_r_reg_n_0_[1]\,
      I2 => rd_data_offset_cal_done,
      I3 => \pi_rst_stg1_cal_r1_reg[0]_0\,
      I4 => \^pi_dqs_found_any_bank\,
      I5 => pi_dqs_found_any_bank_r,
      O => rank_done_r_i_1_n_0
    );
rank_done_r_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rank_done_r_i_1_n_0,
      Q => \^pi_dqs_found_rank_done\,
      R => '0'
    );
\rank_final_loop[0].bank_final_loop[0].final_data_offset[0][5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => rd_data_offset_cal_done,
      I1 => init_dqsfound_done_r1_reg_n_0,
      O => p_42_out
    );
\rank_final_loop[0].bank_final_loop[0].final_data_offset_mc[0][0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \rd_byte_data_offset_reg[0]_4\(0),
      O => \rank_final_loop[0].bank_final_loop[0].final_data_offset_mc[0][0]_i_1_n_0\
    );
\rank_final_loop[0].bank_final_loop[0].final_data_offset_mc[0][1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \rd_byte_data_offset_reg[0]_4\(0),
      I1 => \rd_byte_data_offset_reg[0]_4\(1),
      O => \rank_final_loop[0].bank_final_loop[0].final_data_offset_mc[0][1]_i_1_n_0\
    );
\rank_final_loop[0].bank_final_loop[0].final_data_offset_mc[0][2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A9"
    )
        port map (
      I0 => \rd_byte_data_offset_reg[0]_4\(2),
      I1 => \rd_byte_data_offset_reg[0]_4\(1),
      I2 => \rd_byte_data_offset_reg[0]_4\(0),
      O => \rank_final_loop[0].bank_final_loop[0].final_data_offset_mc[0][2]_i_1_n_0\
    );
\rank_final_loop[0].bank_final_loop[0].final_data_offset_mc[0][3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA9"
    )
        port map (
      I0 => \^rd_byte_data_offset_reg[0][3]_0\(0),
      I1 => \rd_byte_data_offset_reg[0]_4\(2),
      I2 => \rd_byte_data_offset_reg[0]_4\(0),
      I3 => \rd_byte_data_offset_reg[0]_4\(1),
      O => \rank_final_loop[0].bank_final_loop[0].final_data_offset_mc[0][3]_i_1_n_0\
    );
\rank_final_loop[0].bank_final_loop[0].final_data_offset_mc[0][4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAA9"
    )
        port map (
      I0 => \rd_byte_data_offset_reg[0]_4\(4),
      I1 => \^rd_byte_data_offset_reg[0][3]_0\(0),
      I2 => \rd_byte_data_offset_reg[0]_4\(1),
      I3 => \rd_byte_data_offset_reg[0]_4\(0),
      I4 => \rd_byte_data_offset_reg[0]_4\(2),
      O => \rank_final_loop[0].bank_final_loop[0].final_data_offset_mc[0][4]_i_1_n_0\
    );
\rank_final_loop[0].bank_final_loop[0].final_data_offset_mc[0][5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => init_dqsfound_done_r1_reg_n_0,
      I1 => rd_data_offset_cal_done,
      I2 => \pi_rst_stg1_cal_r1_reg[0]_0\,
      O => final_data_offset_mc
    );
\rank_final_loop[0].bank_final_loop[0].final_data_offset_mc[0][5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAA9"
    )
        port map (
      I0 => \rd_byte_data_offset_reg[0]_4\(5),
      I1 => \^rd_byte_data_offset_reg[0][3]_0\(0),
      I2 => \rd_byte_data_offset_reg[0]_4\(4),
      I3 => \rd_byte_data_offset_reg[0]_4\(1),
      I4 => \rd_byte_data_offset_reg[0]_4\(0),
      I5 => \rd_byte_data_offset_reg[0]_4\(2),
      O => \rank_final_loop[0].bank_final_loop[0].final_data_offset_mc[0][5]_i_2_n_0\
    );
\rank_final_loop[0].bank_final_loop[0].final_data_offset_mc_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => final_data_offset_mc,
      D => \rank_final_loop[0].bank_final_loop[0].final_data_offset_mc[0][0]_i_1_n_0\,
      Q => \^q\(0),
      R => '0'
    );
\rank_final_loop[0].bank_final_loop[0].final_data_offset_mc_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => final_data_offset_mc,
      D => \rank_final_loop[0].bank_final_loop[0].final_data_offset_mc[0][1]_i_1_n_0\,
      Q => \^q\(1),
      R => '0'
    );
\rank_final_loop[0].bank_final_loop[0].final_data_offset_mc_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => final_data_offset_mc,
      D => \rank_final_loop[0].bank_final_loop[0].final_data_offset_mc[0][2]_i_1_n_0\,
      Q => \^q\(2),
      R => '0'
    );
\rank_final_loop[0].bank_final_loop[0].final_data_offset_mc_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => final_data_offset_mc,
      D => \rank_final_loop[0].bank_final_loop[0].final_data_offset_mc[0][3]_i_1_n_0\,
      Q => \^q\(3),
      R => '0'
    );
\rank_final_loop[0].bank_final_loop[0].final_data_offset_mc_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => final_data_offset_mc,
      D => \rank_final_loop[0].bank_final_loop[0].final_data_offset_mc[0][4]_i_1_n_0\,
      Q => \^q\(4),
      R => '0'
    );
\rank_final_loop[0].bank_final_loop[0].final_data_offset_mc_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => final_data_offset_mc,
      D => \rank_final_loop[0].bank_final_loop[0].final_data_offset_mc[0][5]_i_2_n_0\,
      Q => \^q\(5),
      R => '0'
    );
\rank_final_loop[0].bank_final_loop[0].final_data_offset_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => p_42_out,
      D => \rd_byte_data_offset_reg[0]_4\(0),
      Q => rd_data_offset_ranks_0(0),
      R => SR(0)
    );
\rank_final_loop[0].bank_final_loop[0].final_data_offset_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => p_42_out,
      D => \rd_byte_data_offset_reg[0]_4\(1),
      Q => rd_data_offset_ranks_0(1),
      R => SR(0)
    );
\rank_final_loop[0].bank_final_loop[0].final_data_offset_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => p_42_out,
      D => \rd_byte_data_offset_reg[0]_4\(2),
      Q => rd_data_offset_ranks_0(2),
      R => SR(0)
    );
\rank_final_loop[0].bank_final_loop[0].final_data_offset_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => p_42_out,
      D => \^rd_byte_data_offset_reg[0][3]_0\(0),
      Q => \rank_final_loop[0].bank_final_loop[0].final_data_offset_reg[0][3]_0\(0),
      R => SR(0)
    );
\rank_final_loop[0].bank_final_loop[0].final_data_offset_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => p_42_out,
      D => \rd_byte_data_offset_reg[0]_4\(4),
      Q => rd_data_offset_ranks_0(4),
      R => SR(0)
    );
\rank_final_loop[0].bank_final_loop[0].final_data_offset_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => p_42_out,
      D => \rd_byte_data_offset_reg[0]_4\(5),
      Q => rd_data_offset_ranks_0(5),
      R => SR(0)
    );
\rd_byte_data_offset[0][5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAABFBB"
    )
        port map (
      I0 => \pi_rst_stg1_cal_r1_reg[0]_0\,
      I1 => \pi_dqs_found_err_r[0]_i_2_n_0\,
      I2 => rd_data_offset_cal_done,
      I3 => rank_done_r1,
      I4 => \rnk_cnt_r_reg_n_0_[0]\,
      I5 => \rnk_cnt_r_reg_n_0_[1]\,
      O => \rd_byte_data_offset[0][5]_i_1_n_0\
    );
\rd_byte_data_offset[0][5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000020000"
    )
        port map (
      I0 => \pi_dqs_found_err_r[0]_i_2_n_0\,
      I1 => \rd_byte_data_offset[0][5]_i_3_n_0\,
      I2 => detect_rd_cnt_reg(3),
      I3 => detect_rd_cnt_reg(2),
      I4 => detect_rd_cnt_reg(0),
      I5 => detect_rd_cnt_reg(1),
      O => rd_byte_data_offset
    );
\rd_byte_data_offset[0][5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFFFFFFFFFFFFFF"
    )
        port map (
      I0 => rd_data_offset_cal_done,
      I1 => fine_adjust_reg_n_0,
      I2 => rank_done_r1,
      I3 => dqs_found_start_r,
      I4 => first_fail_detect_reg_1,
      I5 => \rd_byte_data_offset[0][5]_i_4_n_0\,
      O => \rd_byte_data_offset[0][5]_i_3_n_0\
    );
\rd_byte_data_offset[0][5]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \rnk_cnt_r_reg_n_0_[0]\,
      I1 => \rnk_cnt_r_reg_n_0_[1]\,
      O => \rd_byte_data_offset[0][5]_i_4_n_0\
    );
\rd_byte_data_offset_reg[0][0]\: unisim.vcomponents.FDSE
     port map (
      C => CLK,
      CE => rd_byte_data_offset,
      D => \rank_final_loop[0].bank_final_loop[0].final_data_offset_mc[0][0]_i_1_n_0\,
      Q => \rd_byte_data_offset_reg[0]_4\(0),
      S => \rd_byte_data_offset[0][5]_i_1_n_0\
    );
\rd_byte_data_offset_reg[0][1]\: unisim.vcomponents.FDSE
     port map (
      C => CLK,
      CE => rd_byte_data_offset,
      D => \rank_final_loop[0].bank_final_loop[0].final_data_offset_mc[0][1]_i_1_n_0\,
      Q => \rd_byte_data_offset_reg[0]_4\(1),
      S => \rd_byte_data_offset[0][5]_i_1_n_0\
    );
\rd_byte_data_offset_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => rd_byte_data_offset,
      D => \rank_final_loop[0].bank_final_loop[0].final_data_offset_mc[0][2]_i_1_n_0\,
      Q => \rd_byte_data_offset_reg[0]_4\(2),
      R => \rd_byte_data_offset[0][5]_i_1_n_0\
    );
\rd_byte_data_offset_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => rd_byte_data_offset,
      D => \rank_final_loop[0].bank_final_loop[0].final_data_offset_mc[0][3]_i_1_n_0\,
      Q => \^rd_byte_data_offset_reg[0][3]_0\(0),
      R => \rd_byte_data_offset[0][5]_i_1_n_0\
    );
\rd_byte_data_offset_reg[0][4]\: unisim.vcomponents.FDSE
     port map (
      C => CLK,
      CE => rd_byte_data_offset,
      D => \rank_final_loop[0].bank_final_loop[0].final_data_offset_mc[0][4]_i_1_n_0\,
      Q => \rd_byte_data_offset_reg[0]_4\(4),
      S => \rd_byte_data_offset[0][5]_i_1_n_0\
    );
\rd_byte_data_offset_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => rd_byte_data_offset,
      D => \rank_final_loop[0].bank_final_loop[0].final_data_offset_mc[0][5]_i_2_n_0\,
      Q => \rd_byte_data_offset_reg[0]_4\(5),
      R => \rd_byte_data_offset[0][5]_i_1_n_0\
    );
\retry_cnt[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => retry_cnt_reg(0),
      O => \p_0_in__1\(0)
    );
\retry_cnt[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => retry_cnt_reg(0),
      I1 => retry_cnt_reg(1),
      O => \p_0_in__1\(1)
    );
\retry_cnt[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => retry_cnt_reg(0),
      I1 => retry_cnt_reg(1),
      I2 => retry_cnt_reg(2),
      O => \p_0_in__1\(2)
    );
\retry_cnt[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => retry_cnt_reg(3),
      I1 => retry_cnt_reg(0),
      I2 => retry_cnt_reg(1),
      I3 => retry_cnt_reg(2),
      O => \p_0_in__1\(3)
    );
\retry_cnt[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => retry_cnt_reg(4),
      I1 => retry_cnt_reg(2),
      I2 => retry_cnt_reg(3),
      I3 => retry_cnt_reg(0),
      I4 => retry_cnt_reg(1),
      O => \retry_cnt[4]_i_1_n_0\
    );
\retry_cnt[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => retry_cnt_reg(5),
      I1 => retry_cnt_reg(2),
      I2 => retry_cnt_reg(3),
      I3 => retry_cnt_reg(0),
      I4 => retry_cnt_reg(1),
      I5 => retry_cnt_reg(4),
      O => \p_0_in__1\(5)
    );
\retry_cnt[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \retry_cnt[9]_i_4_n_0\,
      I1 => retry_cnt_reg(6),
      O => \p_0_in__1\(6)
    );
\retry_cnt[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => retry_cnt_reg(7),
      I1 => \retry_cnt[9]_i_4_n_0\,
      I2 => retry_cnt_reg(6),
      O => \p_0_in__1\(7)
    );
\retry_cnt[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A6AA"
    )
        port map (
      I0 => retry_cnt_reg(8),
      I1 => retry_cnt_reg(6),
      I2 => \retry_cnt[9]_i_4_n_0\,
      I3 => retry_cnt_reg(7),
      O => \p_0_in__1\(8)
    );
\retry_cnt[9]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^pi_dqs_found_rank_done\,
      I1 => \pi_rst_stg1_cal_r1_reg[0]_0\,
      O => \retry_cnt[9]_i_1_n_0\
    );
\retry_cnt[9]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^pi_dqs_found_any_bank\,
      I1 => \pi_dqs_found_err_r[0]_i_2_n_0\,
      O => \retry_cnt[9]_i_2_n_0\
    );
\retry_cnt[9]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A6AAAAAA"
    )
        port map (
      I0 => retry_cnt_reg(9),
      I1 => retry_cnt_reg(7),
      I2 => \retry_cnt[9]_i_4_n_0\,
      I3 => retry_cnt_reg(6),
      I4 => retry_cnt_reg(8),
      O => \p_0_in__1\(9)
    );
\retry_cnt[9]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => retry_cnt_reg(4),
      I1 => retry_cnt_reg(1),
      I2 => retry_cnt_reg(0),
      I3 => retry_cnt_reg(3),
      I4 => retry_cnt_reg(2),
      I5 => retry_cnt_reg(5),
      O => \retry_cnt[9]_i_4_n_0\
    );
\retry_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \retry_cnt[9]_i_2_n_0\,
      D => \p_0_in__1\(0),
      Q => retry_cnt_reg(0),
      R => \retry_cnt[9]_i_1_n_0\
    );
\retry_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \retry_cnt[9]_i_2_n_0\,
      D => \p_0_in__1\(1),
      Q => retry_cnt_reg(1),
      R => \retry_cnt[9]_i_1_n_0\
    );
\retry_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \retry_cnt[9]_i_2_n_0\,
      D => \p_0_in__1\(2),
      Q => retry_cnt_reg(2),
      R => \retry_cnt[9]_i_1_n_0\
    );
\retry_cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \retry_cnt[9]_i_2_n_0\,
      D => \p_0_in__1\(3),
      Q => retry_cnt_reg(3),
      R => \retry_cnt[9]_i_1_n_0\
    );
\retry_cnt_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \retry_cnt[9]_i_2_n_0\,
      D => \retry_cnt[4]_i_1_n_0\,
      Q => retry_cnt_reg(4),
      R => \retry_cnt[9]_i_1_n_0\
    );
\retry_cnt_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \retry_cnt[9]_i_2_n_0\,
      D => \p_0_in__1\(5),
      Q => retry_cnt_reg(5),
      R => \retry_cnt[9]_i_1_n_0\
    );
\retry_cnt_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \retry_cnt[9]_i_2_n_0\,
      D => \p_0_in__1\(6),
      Q => retry_cnt_reg(6),
      R => \retry_cnt[9]_i_1_n_0\
    );
\retry_cnt_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \retry_cnt[9]_i_2_n_0\,
      D => \p_0_in__1\(7),
      Q => retry_cnt_reg(7),
      R => \retry_cnt[9]_i_1_n_0\
    );
\retry_cnt_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \retry_cnt[9]_i_2_n_0\,
      D => \p_0_in__1\(8),
      Q => retry_cnt_reg(8),
      R => \retry_cnt[9]_i_1_n_0\
    );
\retry_cnt_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \retry_cnt[9]_i_2_n_0\,
      D => \p_0_in__1\(9),
      Q => retry_cnt_reg(9),
      R => \retry_cnt[9]_i_1_n_0\
    );
\rnk_cnt_r[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => rd_data_offset_cal_done,
      I1 => \^pi_dqs_found_rank_done\,
      I2 => \rnk_cnt_r_reg_n_0_[0]\,
      O => \rnk_cnt_r[0]_i_1_n_0\
    );
\rnk_cnt_r[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F708"
    )
        port map (
      I0 => \rnk_cnt_r_reg_n_0_[0]\,
      I1 => \^pi_dqs_found_rank_done\,
      I2 => rd_data_offset_cal_done,
      I3 => \rnk_cnt_r_reg_n_0_[1]\,
      O => \rnk_cnt_r[1]_i_1_n_0\
    );
\rnk_cnt_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \rnk_cnt_r[0]_i_1_n_0\,
      Q => \rnk_cnt_r_reg_n_0_[0]\,
      R => ck_po_stg2_f_en_reg_0
    );
\rnk_cnt_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \rnk_cnt_r[1]_i_1_n_0\,
      Q => \rnk_cnt_r_reg_n_0_[1]\,
      R => ck_po_stg2_f_en_reg_0
    );
rst_dqs_find_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAFFFFFFEA0000"
    )
        port map (
      I0 => rst_dqs_find_i_2_n_0,
      I1 => prech_done,
      I2 => rst_dqs_find_i_3_n_0,
      I3 => rst_dqs_find_i_4_n_0,
      I4 => rst_dqs_find_i_5_n_0,
      I5 => \rst_dqs_find__0\,
      O => rst_dqs_find_i_1_n_0
    );
rst_dqs_find_i_10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D0000DD00DD00000"
    )
        port map (
      I0 => \inc_cnt_reg_n_0_[0]\,
      I1 => \inc_cnt_reg_n_0_[1]\,
      I2 => \inc_cnt_reg_n_0_[4]\,
      I3 => \inc_cnt_reg_n_0_[2]\,
      I4 => \inc_cnt_reg_n_0_[3]\,
      I5 => \inc_cnt_reg_n_0_[5]\,
      O => rst_dqs_find_i_10_n_0
    );
rst_dqs_find_i_11: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFEFEFEFFFEFEFE"
    )
        port map (
      I0 => rst_dqs_find_i_13_n_0,
      I1 => rst_dqs_find_i_14_n_0,
      I2 => rst_dqs_find_i_15_n_0,
      I3 => rst_dqs_find_i_16_n_0,
      I4 => \^pi_dqs_found_any_bank\,
      I5 => rst_dqs_find_i_8_n_0,
      O => rst_dqs_find_i_11_n_0
    );
rst_dqs_find_i_12: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \inc_cnt_reg_n_0_[0]\,
      I1 => \inc_cnt_reg_n_0_[4]\,
      I2 => \inc_cnt_reg_n_0_[2]\,
      O => rst_dqs_find_i_12_n_0
    );
rst_dqs_find_i_13: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000000F1"
    )
        port map (
      I0 => \inc_cnt_reg_n_0_[5]\,
      I1 => first_fail_detect_reg_n_0,
      I2 => \dec_cnt[5]_i_8_n_0\,
      I3 => \inc_cnt_reg_n_0_[1]\,
      I4 => rst_dqs_find_i_17_n_0,
      I5 => \dec_cnt[5]_i_12_n_0\,
      O => rst_dqs_find_i_13_n_0
    );
rst_dqs_find_i_14: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000CAA00000000"
    )
        port map (
      I0 => init_dqsfound_done_r5,
      I1 => rst_dqs_find_r2,
      I2 => \^pi_dqs_found_any_bank\,
      I3 => fine_adj_state_r(0),
      I4 => fine_adj_state_r(2),
      I5 => rst_dqs_find_i_18_n_0,
      O => rst_dqs_find_i_14_n_0
    );
rst_dqs_find_i_15: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CF00000A00000000"
    )
        port map (
      I0 => \^pi_dqs_found_any_bank\,
      I1 => prech_done,
      I2 => fine_adj_state_r(0),
      I3 => fine_adj_state_r(3),
      I4 => fine_adj_state_r(2),
      I5 => fine_adj_state_r(1),
      O => rst_dqs_find_i_15_n_0
    );
rst_dqs_find_i_16: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2AAA"
    )
        port map (
      I0 => \inc_cnt_reg_n_0_[1]\,
      I1 => \inc_cnt_reg_n_0_[2]\,
      I2 => \inc_cnt_reg_n_0_[4]\,
      I3 => \inc_cnt_reg_n_0_[0]\,
      O => rst_dqs_find_i_16_n_0
    );
rst_dqs_find_i_17: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EF"
    )
        port map (
      I0 => fine_adj_state_r(0),
      I1 => \^pi_dqs_found_any_bank\,
      I2 => detect_pi_found_dqs,
      O => rst_dqs_find_i_17_n_0
    );
rst_dqs_find_i_18: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => fine_adj_state_r(3),
      I1 => fine_adj_state_r(1),
      O => rst_dqs_find_i_18_n_0
    );
rst_dqs_find_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00D0DDDD00D00DDD"
    )
        port map (
      I0 => rst_dqs_find_i_6_n_0,
      I1 => rst_dqs_find_i_7_n_0,
      I2 => first_fail_detect_reg_1,
      I3 => first_fail_detect_reg_n_0,
      I4 => \dec_cnt[5]_i_15_n_0\,
      I5 => \dec_cnt[5]_i_8_n_0\,
      O => rst_dqs_find_i_2_n_0
    );
rst_dqs_find_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => fine_adj_state_r(2),
      I1 => fine_adj_state_r(1),
      O => rst_dqs_find_i_3_n_0
    );
rst_dqs_find_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00F4"
    )
        port map (
      I0 => fine_adj_state_r(1),
      I1 => init_dqsfound_done_r5,
      I2 => fine_adj_state_r(2),
      I3 => fine_adj_state_r(0),
      O => rst_dqs_find_i_4_n_0
    );
rst_dqs_find_i_5: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF4454"
    )
        port map (
      I0 => rst_dqs_find_i_8_n_0,
      I1 => rst_dqs_find_i_9_n_0,
      I2 => \^pi_dqs_found_any_bank\,
      I3 => rst_dqs_find_i_10_n_0,
      I4 => rst_dqs_find_i_11_n_0,
      O => rst_dqs_find_i_5_n_0
    );
rst_dqs_find_i_6: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => fine_adj_state_r(0),
      I1 => fine_adj_state_r(3),
      O => rst_dqs_find_i_6_n_0
    );
rst_dqs_find_i_7: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => prech_done,
      I1 => fine_adj_state_r(1),
      I2 => fine_adj_state_r(3),
      O => rst_dqs_find_i_7_n_0
    );
rst_dqs_find_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF7F"
    )
        port map (
      I0 => fine_adj_state_r(1),
      I1 => fine_adj_state_r(3),
      I2 => detect_pi_found_dqs,
      I3 => fine_adj_state_r(0),
      O => rst_dqs_find_i_8_n_0
    );
rst_dqs_find_i_9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3FFF011100110011"
    )
        port map (
      I0 => first_fail_detect_reg_n_0,
      I1 => \inc_cnt_reg_n_0_[5]\,
      I2 => rst_dqs_find_i_12_n_0,
      I3 => \inc_cnt_reg_n_0_[3]\,
      I4 => \dec_cnt[5]_i_8_n_0\,
      I5 => \inc_cnt_reg_n_0_[1]\,
      O => rst_dqs_find_i_9_n_0
    );
rst_dqs_find_r1_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \rst_dqs_find__0\,
      Q => rst_dqs_find_r1,
      R => '0'
    );
rst_dqs_find_r2_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rst_dqs_find_r1,
      Q => rst_dqs_find_r2,
      R => '0'
    );
rst_dqs_find_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rst_dqs_find_i_1_n_0,
      Q => \rst_dqs_find__0\,
      R => ck_po_stg2_f_en_reg_0
    );
\stable_pass_cnt[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"4"
    )
        port map (
      I0 => \stable_pass_cnt_reg_n_0_[0]\,
      I1 => \^pi_dqs_found_any_bank\,
      O => \stable_pass_cnt[0]_i_1_n_0\
    );
\stable_pass_cnt[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"60"
    )
        port map (
      I0 => \stable_pass_cnt_reg_n_0_[0]\,
      I1 => stable_pass_cnt_reg(1),
      I2 => \^pi_dqs_found_any_bank\,
      O => \p_0_in__0\(1)
    );
\stable_pass_cnt[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2A80"
    )
        port map (
      I0 => \^pi_dqs_found_any_bank\,
      I1 => stable_pass_cnt_reg(1),
      I2 => \stable_pass_cnt_reg_n_0_[0]\,
      I3 => stable_pass_cnt_reg(2),
      O => \stable_pass_cnt[2]_i_1_n_0\
    );
\stable_pass_cnt[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2AAA8000"
    )
        port map (
      I0 => \^pi_dqs_found_any_bank\,
      I1 => \stable_pass_cnt_reg_n_0_[0]\,
      I2 => stable_pass_cnt_reg(1),
      I3 => stable_pass_cnt_reg(2),
      I4 => stable_pass_cnt_reg(3),
      O => \stable_pass_cnt[3]_i_1_n_0\
    );
\stable_pass_cnt[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000007FFF8000"
    )
        port map (
      I0 => stable_pass_cnt_reg(3),
      I1 => stable_pass_cnt_reg(2),
      I2 => \stable_pass_cnt_reg_n_0_[0]\,
      I3 => stable_pass_cnt_reg(1),
      I4 => stable_pass_cnt_reg(4),
      I5 => first_fail_detect_reg_1,
      O => \p_0_in__0\(4)
    );
\stable_pass_cnt[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000080"
    )
        port map (
      I0 => fine_adj_state_r(1),
      I1 => fine_adj_state_r(3),
      I2 => detect_pi_found_dqs,
      I3 => fine_adj_state_r(0),
      I4 => fine_adj_state_r(2),
      O => stable_pass_cnt
    );
\stable_pass_cnt[5]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2A80"
    )
        port map (
      I0 => \^pi_dqs_found_any_bank\,
      I1 => \stable_pass_cnt[5]_i_3_n_0\,
      I2 => \stable_pass_cnt_reg_n_0_[0]\,
      I3 => stable_pass_cnt_reg(5),
      O => \stable_pass_cnt[5]_i_2_n_0\
    );
\stable_pass_cnt[5]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => stable_pass_cnt_reg(3),
      I1 => stable_pass_cnt_reg(2),
      I2 => stable_pass_cnt_reg(1),
      I3 => stable_pass_cnt_reg(4),
      O => \stable_pass_cnt[5]_i_3_n_0\
    );
\stable_pass_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => stable_pass_cnt,
      D => \stable_pass_cnt[0]_i_1_n_0\,
      Q => \stable_pass_cnt_reg_n_0_[0]\,
      R => \stable_pass_cnt_reg[5]_0\(0)
    );
\stable_pass_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => stable_pass_cnt,
      D => \p_0_in__0\(1),
      Q => stable_pass_cnt_reg(1),
      R => \stable_pass_cnt_reg[5]_0\(0)
    );
\stable_pass_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => stable_pass_cnt,
      D => \stable_pass_cnt[2]_i_1_n_0\,
      Q => stable_pass_cnt_reg(2),
      R => \stable_pass_cnt_reg[5]_0\(0)
    );
\stable_pass_cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => stable_pass_cnt,
      D => \stable_pass_cnt[3]_i_1_n_0\,
      Q => stable_pass_cnt_reg(3),
      R => \stable_pass_cnt_reg[5]_0\(0)
    );
\stable_pass_cnt_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => stable_pass_cnt,
      D => \p_0_in__0\(4),
      Q => stable_pass_cnt_reg(4),
      R => \stable_pass_cnt_reg[5]_0\(0)
    );
\stable_pass_cnt_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => stable_pass_cnt,
      D => \stable_pass_cnt[5]_i_2_n_0\,
      Q => stable_pass_cnt_reg(5),
      R => \stable_pass_cnt_reg[5]_0\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity mig_7series_nosysclock_mig_7series_v4_2_ddr_phy_init is
  port (
    prech_done : out STD_LOGIC;
    \out\ : out STD_LOGIC;
    prech_req_posedge_r_reg_0 : out STD_LOGIC;
    wrlvl_done_r1 : out STD_LOGIC;
    prbs_rdlvl_done_pulse_reg_0 : out STD_LOGIC;
    pi_calib_done_r1_reg_0 : out STD_LOGIC;
    wl_sm_start : out STD_LOGIC;
    wrcal_rd_wait : out STD_LOGIC;
    wrcal_sanity_chk : out STD_LOGIC;
    detect_pi_found_dqs : out STD_LOGIC;
    calib_complete : out STD_LOGIC;
    calib_ctl_wren_reg_0 : out STD_LOGIC;
    cnt_pwron_cke_done_r : out STD_LOGIC;
    pi_dqs_found_done_r1 : out STD_LOGIC;
    calib_wrdata_en : out STD_LOGIC;
    \one_rank.stg1_wr_done_reg_0\ : out STD_LOGIC;
    \init_state_r_reg[5]_0\ : out STD_LOGIC_VECTOR ( 13 downto 0 );
    wrlvl_final_if_rst : out STD_LOGIC;
    phy_write_calib : out STD_LOGIC;
    phy_read_calib : out STD_LOGIC;
    rdlvl_stg1_done_r1 : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \my_empty_reg[6]_inv\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    in0 : out STD_LOGIC;
    \my_empty_reg[0]\ : out STD_LOGIC;
    wl_sm_start_reg_0 : out STD_LOGIC;
    rdlvl_stg1_start_reg_0 : out STD_LOGIC;
    rdlvl_rank_done_r : out STD_LOGIC;
    mem_init_done_r : out STD_LOGIC;
    ddr3_lm_done_r : out STD_LOGIC;
    D0 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    D1 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    D2 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    D3 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    D4 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    D5 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    D6 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    D7 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \rstdiv0_sync_r1_reg_rep__16\ : out STD_LOGIC;
    detect_pi_found_dqs_reg_0 : out STD_LOGIC;
    wrcal_sanity_chk_reg_0 : out STD_LOGIC;
    phy_dout : out STD_LOGIC_VECTOR ( 21 downto 0 );
    \cmd_pipe_plus.mc_ras_n_reg[1]\ : out STD_LOGIC_VECTOR ( 9 downto 0 );
    mux_wrdata_en : out STD_LOGIC;
    mux_cmd_wren : out STD_LOGIC;
    mux_reset_n : out STD_LOGIC;
    \cmd_pipe_plus.mc_we_n_reg[1]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \cmd_pipe_plus.mc_odt_reg[0]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \cmd_pipe_plus.mc_cas_n_reg[1]\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \cmd_pipe_plus.mc_we_n_reg[1]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \cmd_pipe_plus.mc_ras_n_reg[1]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \cmd_pipe_plus.mc_cas_n_reg[1]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \cmd_pipe_plus.mc_bank_reg[3]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \cmd_pipe_plus.mc_bank_reg[4]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \cmd_pipe_plus.mc_bank_reg[5]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \cmd_pipe_plus.mc_address_reg[17]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \cmd_pipe_plus.mc_address_reg[18]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \cmd_pipe_plus.mc_address_reg[20]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    D8 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \cmd_pipe_plus.mc_address_reg[22]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \cmd_pipe_plus.mc_address_reg[23]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \cmd_pipe_plus.mc_address_reg[24]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \cmd_pipe_plus.mc_address_reg[25]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \cmd_pipe_plus.mc_address_reg[26]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \cmd_pipe_plus.mc_ras_n_reg[1]_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    PHYCTLWD : out STD_LOGIC_VECTOR ( 10 downto 0 );
    \write_buffer.wr_buf_out_data_reg[31]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    CLK : in STD_LOGIC;
    ddr3_ila_rdpath : in STD_LOGIC_VECTOR ( 0 to 0 );
    \init_state_r1_reg[0]_0\ : in STD_LOGIC;
    ddr3_ila_basic : in STD_LOGIC_VECTOR ( 3 downto 0 );
    wrlvl_rank_done : in STD_LOGIC;
    prbs_rdlvl_done_pulse0 : in STD_LOGIC;
    \init_state_r_reg[6]_0\ : in STD_LOGIC;
    wrcal_resume_w : in STD_LOGIC;
    init_complete_r_reg_0 : in STD_LOGIC;
    rdlvl_last_byte_done : in STD_LOGIC;
    \calib_cke_reg[0]_0\ : in STD_LOGIC;
    rstdiv0_sync_r1 : in STD_LOGIC;
    init_complete_r_timing_reg_0 : in STD_LOGIC;
    \init_state_r[1]_i_3_0\ : in STD_LOGIC;
    rdlvl_pi_incdec : in STD_LOGIC;
    \num_refresh_reg[3]_0\ : in STD_LOGIC;
    complex_row0_rd_done_reg_0 : in STD_LOGIC;
    \init_state_r[1]_i_5_0\ : in STD_LOGIC;
    \calib_data_offset_0_reg[2]_0\ : in STD_LOGIC;
    \wr_ptr_timing_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \wr_ptr_timing_reg[0]_0\ : in STD_LOGIC;
    \wr_ptr_timing_reg[0]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \wr_en_inferred__0_i_1_0\ : in STD_LOGIC;
    \wr_en_inferred__0_i_1__0_0\ : in STD_LOGIC;
    wr_level_done_r5 : in STD_LOGIC;
    rdlvl_stg1_start_r : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    wrlvl_byte_redo : in STD_LOGIC;
    \init_state_r[0]_i_18_0\ : in STD_LOGIC;
    \calib_data_offset_0_reg[3]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    init_dqsfound_done_r2 : in STD_LOGIC;
    \calib_data_offset_0_reg[3]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \init_state_r[0]_i_6_0\ : in STD_LOGIC;
    ck_addr_cmd_delay_done : in STD_LOGIC;
    calib_ctl_wren_reg_1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \back_to_back_reads_2_1.num_reads_reg[2]_0\ : in STD_LOGIC;
    rdlvl_prech_req : in STD_LOGIC;
    wrcal_prech_req : in STD_LOGIC;
    dqs_found_prech_req : in STD_LOGIC;
    done_dqs_tap_inc : in STD_LOGIC;
    rdlvl_stg1_rank_done : in STD_LOGIC;
    \gen_no_mirror.div_clk_loop[0].phy_bank_reg[1]_0\ : in STD_LOGIC;
    \init_state_r[2]_i_4_0\ : in STD_LOGIC;
    \init_state_r[4]_i_7_0\ : in STD_LOGIC;
    \init_state_r[0]_i_6_1\ : in STD_LOGIC;
    \init_state_r[5]_i_3_0\ : in STD_LOGIC;
    \init_state_r[3]_i_3_0\ : in STD_LOGIC;
    \init_state_r[4]_i_6_0\ : in STD_LOGIC;
    \init_state_r[0]_i_5_0\ : in STD_LOGIC;
    pi_dqs_found_rank_done : in STD_LOGIC;
    \init_state_r[2]_i_9_0\ : in STD_LOGIC;
    out_fifo : in STD_LOGIC_VECTOR ( 31 downto 0 );
    out_fifo_0 : in STD_LOGIC;
    out_fifo_1 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    out_fifo_2 : in STD_LOGIC;
    out_fifo_3 : in STD_LOGIC;
    reset_if : in STD_LOGIC;
    reset_if_r9 : in STD_LOGIC;
    pi_dqs_found_any_bank : in STD_LOGIC;
    \cal2_state_r[3]_i_5\ : in STD_LOGIC;
    mem_reg_0_15_30_35 : in STD_LOGIC_VECTOR ( 22 downto 0 );
    phy_mc_ctl_full_r_reg : in STD_LOGIC;
    mc_ras_n : in STD_LOGIC_VECTOR ( 0 to 0 );
    mc_wrdata_en : in STD_LOGIC;
    ddr3_reset_n : in STD_LOGIC;
    mc_cas_n : in STD_LOGIC_VECTOR ( 0 to 0 );
    mc_odt : in STD_LOGIC_VECTOR ( 0 to 0 );
    mc_cke : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    out_fifo_4 : in STD_LOGIC_VECTOR ( 11 downto 0 );
    out_fifo_5 : in STD_LOGIC;
    out_fifo_6 : in STD_LOGIC_VECTOR ( 43 downto 0 );
    out_fifo_7 : in STD_LOGIC;
    \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    out_fifo_8 : in STD_LOGIC;
    mem_out : in STD_LOGIC_VECTOR ( 19 downto 0 );
    out_fifo_9 : in STD_LOGIC;
    \calib_data_offset_0_reg[5]_0\ : in STD_LOGIC;
    \calib_data_offset_0_reg[4]_0\ : in STD_LOGIC;
    \calib_data_offset_0_reg[1]_0\ : in STD_LOGIC;
    \calib_data_offset_0_reg[0]_0\ : in STD_LOGIC;
    \wrdq_div2_2to1_rdlvl_first.phy_wrdata_reg[31]_0\ : in STD_LOGIC;
    mc_cmd : in STD_LOGIC_VECTOR ( 0 to 0 );
    phy_mc_ctl_full_r_reg_0 : in STD_LOGIC_VECTOR ( 6 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of mig_7series_nosysclock_mig_7series_v4_2_ddr_phy_init : entity is "mig_7series_v4_2_ddr_phy_init";
end mig_7series_nosysclock_mig_7series_v4_2_ddr_phy_init;

architecture STRUCTURE of mig_7series_nosysclock_mig_7series_v4_2_ddr_phy_init is
  signal \DDR3_1rank.phy_int_cs_n[1]_i_1_n_0\ : STD_LOGIC;
  signal \DDR3_1rank.phy_int_cs_n[1]_i_2_n_0\ : STD_LOGIC;
  signal \DDR3_1rank.phy_int_cs_n[1]_i_3_n_0\ : STD_LOGIC;
  signal \DDR3_1rank.phy_int_cs_n[1]_i_4_n_0\ : STD_LOGIC;
  signal \DDR3_1rank.phy_int_cs_n[1]_i_5_n_0\ : STD_LOGIC;
  signal \DDR3_1rank.phy_int_cs_n[1]_i_6_n_0\ : STD_LOGIC;
  signal \DDR3_1rank.phy_int_cs_n[1]_i_7_n_0\ : STD_LOGIC;
  signal \DDR3_1rank.phy_int_cs_n[1]_i_8_n_0\ : STD_LOGIC;
  signal \^phyctlwd\ : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal address_w : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal address_w175_out : STD_LOGIC;
  signal \back_to_back_reads_2_1.num_reads[0]_i_1_n_0\ : STD_LOGIC;
  signal \back_to_back_reads_2_1.num_reads[1]_i_1_n_0\ : STD_LOGIC;
  signal \back_to_back_reads_2_1.num_reads[2]_i_1_n_0\ : STD_LOGIC;
  signal \back_to_back_reads_2_1.num_reads[2]_i_2_n_0\ : STD_LOGIC;
  signal \back_to_back_reads_2_1.num_reads_reg_n_0_[0]\ : STD_LOGIC;
  signal \back_to_back_reads_2_1.num_reads_reg_n_0_[1]\ : STD_LOGIC;
  signal \back_to_back_reads_2_1.num_reads_reg_n_0_[2]\ : STD_LOGIC;
  signal bank_w : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal burst_addr_r_i_1_n_0 : STD_LOGIC;
  signal burst_addr_r_i_2_n_0 : STD_LOGIC;
  signal calib_cke : STD_LOGIC_VECTOR ( 1 to 1 );
  signal calib_cmd : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \calib_cmd[0]_i_1_n_0\ : STD_LOGIC;
  signal \calib_cmd[1]_i_1_n_0\ : STD_LOGIC;
  signal \calib_cmd[1]_i_2_n_0\ : STD_LOGIC;
  signal \calib_cmd[1]_i_3_n_0\ : STD_LOGIC;
  signal \calib_cmd[1]_i_4_n_0\ : STD_LOGIC;
  signal \calib_cmd[1]_i_5_n_0\ : STD_LOGIC;
  signal \calib_cmd[1]_i_6_n_0\ : STD_LOGIC;
  signal \calib_cmd[2]_i_1_n_0\ : STD_LOGIC;
  signal \^calib_ctl_wren_reg_0\ : STD_LOGIC;
  signal calib_data_offset_0 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \calib_data_offset_0[2]_i_1_n_0\ : STD_LOGIC;
  signal \calib_data_offset_0[3]_i_1_n_0\ : STD_LOGIC;
  signal \calib_data_offset_0[3]_i_2_n_0\ : STD_LOGIC;
  signal \calib_data_offset_0[5]_i_1_n_0\ : STD_LOGIC;
  signal \calib_data_offset_1_reg_n_0_[3]\ : STD_LOGIC;
  signal calib_odt : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \calib_odt[0]_i_1_n_0\ : STD_LOGIC;
  signal \calib_odt[0]_i_2_n_0\ : STD_LOGIC;
  signal \calib_odt[0]_i_3_n_0\ : STD_LOGIC;
  signal \calib_odt[0]_i_4_n_0\ : STD_LOGIC;
  signal \calib_odt[0]_i_5_n_0\ : STD_LOGIC;
  signal \calib_seq[0]_i_1_n_0\ : STD_LOGIC;
  signal \calib_seq[1]_i_1_n_0\ : STD_LOGIC;
  signal \^calib_wrdata_en\ : STD_LOGIC;
  signal calib_wrdata_en_i_2_n_0 : STD_LOGIC;
  signal clear : STD_LOGIC;
  signal cnt_cmd_done_m7_r : STD_LOGIC;
  signal cnt_cmd_done_m7_r_i_1_n_0 : STD_LOGIC;
  signal cnt_cmd_done_m7_r_i_2_n_0 : STD_LOGIC;
  signal cnt_cmd_done_r : STD_LOGIC;
  signal cnt_cmd_done_r_i_1_n_0 : STD_LOGIC;
  signal \cnt_cmd_r[0]_i_1_n_0\ : STD_LOGIC;
  signal \cnt_cmd_r[1]_i_1_n_0\ : STD_LOGIC;
  signal \cnt_cmd_r[2]_i_1_n_0\ : STD_LOGIC;
  signal \cnt_cmd_r[3]_i_1_n_0\ : STD_LOGIC;
  signal \cnt_cmd_r[4]_i_1_n_0\ : STD_LOGIC;
  signal \cnt_cmd_r[5]_i_1_n_0\ : STD_LOGIC;
  signal \cnt_cmd_r[6]_i_1_n_0\ : STD_LOGIC;
  signal \cnt_cmd_r[6]_i_2_n_0\ : STD_LOGIC;
  signal \cnt_cmd_r[6]_i_3_n_0\ : STD_LOGIC;
  signal \cnt_cmd_r[6]_i_4_n_0\ : STD_LOGIC;
  signal \cnt_cmd_r_reg_n_0_[0]\ : STD_LOGIC;
  signal \cnt_cmd_r_reg_n_0_[1]\ : STD_LOGIC;
  signal \cnt_cmd_r_reg_n_0_[2]\ : STD_LOGIC;
  signal \cnt_cmd_r_reg_n_0_[3]\ : STD_LOGIC;
  signal \cnt_cmd_r_reg_n_0_[4]\ : STD_LOGIC;
  signal \cnt_cmd_r_reg_n_0_[5]\ : STD_LOGIC;
  signal \cnt_cmd_r_reg_n_0_[6]\ : STD_LOGIC;
  signal cnt_dllk_zqinit_done_r : STD_LOGIC;
  signal cnt_dllk_zqinit_done_r_i_1_n_0 : STD_LOGIC;
  signal \cnt_dllk_zqinit_r[7]_i_1_n_0\ : STD_LOGIC;
  signal \cnt_dllk_zqinit_r[7]_i_3_n_0\ : STD_LOGIC;
  signal cnt_dllk_zqinit_r_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal cnt_init_af_done_r : STD_LOGIC;
  signal cnt_init_af_done_r_i_1_n_0 : STD_LOGIC;
  signal cnt_init_af_r : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \cnt_init_af_r[0]_i_1_n_0\ : STD_LOGIC;
  signal \cnt_init_af_r[1]_i_1_n_0\ : STD_LOGIC;
  signal cnt_init_mr_done_r : STD_LOGIC;
  signal cnt_init_mr_done_r_i_1_n_0 : STD_LOGIC;
  signal cnt_init_mr_r : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal cnt_init_mr_r1 : STD_LOGIC;
  signal \cnt_init_mr_r[0]_i_1_n_0\ : STD_LOGIC;
  signal \cnt_init_mr_r[0]_i_2_n_0\ : STD_LOGIC;
  signal \cnt_init_mr_r[0]_i_3_n_0\ : STD_LOGIC;
  signal \cnt_init_mr_r[1]_i_1_n_0\ : STD_LOGIC;
  signal \cnt_init_mr_r[1]_i_2_n_0\ : STD_LOGIC;
  signal cnt_pwron_ce_r_reg : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \^cnt_pwron_cke_done_r\ : STD_LOGIC;
  signal cnt_pwron_cke_done_r_i_1_n_0 : STD_LOGIC;
  signal cnt_pwron_cke_done_r_i_2_n_0 : STD_LOGIC;
  signal cnt_pwron_cke_done_r_i_3_n_0 : STD_LOGIC;
  signal \cnt_pwron_r[8]_i_2_n_0\ : STD_LOGIC;
  signal cnt_pwron_r_reg : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal cnt_pwron_reset_done_r : STD_LOGIC;
  signal cnt_pwron_reset_done_r_i_1_n_0 : STD_LOGIC;
  signal cnt_pwron_reset_done_r_i_2_n_0 : STD_LOGIC;
  signal cnt_txpr_done_r : STD_LOGIC;
  signal cnt_txpr_done_r_i_1_n_0 : STD_LOGIC;
  signal cnt_txpr_done_r_i_2_n_0 : STD_LOGIC;
  signal \cnt_txpr_r[7]_i_3_n_0\ : STD_LOGIC;
  signal cnt_txpr_r_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal complex_address0 : STD_LOGIC;
  signal \complex_address[9]_i_2_n_0\ : STD_LOGIC;
  signal \complex_address[9]_i_3_n_0\ : STD_LOGIC;
  signal \complex_address[9]_i_4_n_0\ : STD_LOGIC;
  signal \complex_address_reg_n_0_[0]\ : STD_LOGIC;
  signal \complex_address_reg_n_0_[1]\ : STD_LOGIC;
  signal \complex_address_reg_n_0_[2]\ : STD_LOGIC;
  signal \complex_address_reg_n_0_[3]\ : STD_LOGIC;
  signal \complex_address_reg_n_0_[4]\ : STD_LOGIC;
  signal \complex_address_reg_n_0_[5]\ : STD_LOGIC;
  signal \complex_address_reg_n_0_[6]\ : STD_LOGIC;
  signal \complex_address_reg_n_0_[7]\ : STD_LOGIC;
  signal \complex_address_reg_n_0_[8]\ : STD_LOGIC;
  signal \complex_address_reg_n_0_[9]\ : STD_LOGIC;
  signal complex_byte_rd_done : STD_LOGIC;
  signal complex_byte_rd_done_i_1_n_0 : STD_LOGIC;
  signal complex_byte_rd_done_i_2_n_0 : STD_LOGIC;
  signal \complex_num_reads[0]_i_1_n_0\ : STD_LOGIC;
  signal \complex_num_reads[1]_i_1_n_0\ : STD_LOGIC;
  signal \complex_num_reads[1]_i_2_n_0\ : STD_LOGIC;
  signal \complex_num_reads[1]_i_3_n_0\ : STD_LOGIC;
  signal \complex_num_reads[2]_i_1_n_0\ : STD_LOGIC;
  signal \complex_num_reads[2]_i_2_n_0\ : STD_LOGIC;
  signal \complex_num_reads[2]_i_3_n_0\ : STD_LOGIC;
  signal \complex_num_reads[2]_i_4_n_0\ : STD_LOGIC;
  signal \complex_num_reads[2]_i_5_n_0\ : STD_LOGIC;
  signal \complex_num_reads[2]_i_6_n_0\ : STD_LOGIC;
  signal \complex_num_reads[2]_i_7_n_0\ : STD_LOGIC;
  signal \complex_num_reads[3]_i_1_n_0\ : STD_LOGIC;
  signal \complex_num_reads[3]_i_2_n_0\ : STD_LOGIC;
  signal \complex_num_reads[3]_i_3_n_0\ : STD_LOGIC;
  signal \complex_num_reads[3]_i_4_n_0\ : STD_LOGIC;
  signal \complex_num_reads[3]_i_5_n_0\ : STD_LOGIC;
  signal \complex_num_reads[3]_i_6_n_0\ : STD_LOGIC;
  signal complex_num_reads_dec : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \complex_num_reads_dec[0]_i_1_n_0\ : STD_LOGIC;
  signal \complex_num_reads_dec[1]_i_1_n_0\ : STD_LOGIC;
  signal \complex_num_reads_dec[2]_i_1_n_0\ : STD_LOGIC;
  signal \complex_num_reads_dec[3]_i_1_n_0\ : STD_LOGIC;
  signal \complex_num_reads_dec[3]_i_2_n_0\ : STD_LOGIC;
  signal \complex_num_reads_dec[3]_i_3_n_0\ : STD_LOGIC;
  signal \complex_num_reads_dec[3]_i_4_n_0\ : STD_LOGIC;
  signal \complex_num_reads_reg_n_0_[0]\ : STD_LOGIC;
  signal \complex_num_reads_reg_n_0_[1]\ : STD_LOGIC;
  signal \complex_num_reads_reg_n_0_[2]\ : STD_LOGIC;
  signal \complex_num_reads_reg_n_0_[3]\ : STD_LOGIC;
  signal \complex_num_writes[0]_i_1_n_0\ : STD_LOGIC;
  signal \complex_num_writes[0]_i_2_n_0\ : STD_LOGIC;
  signal \complex_num_writes[0]_i_3_n_0\ : STD_LOGIC;
  signal \complex_num_writes[1]_i_1_n_0\ : STD_LOGIC;
  signal \complex_num_writes[1]_i_2_n_0\ : STD_LOGIC;
  signal \complex_num_writes[2]_i_10_n_0\ : STD_LOGIC;
  signal \complex_num_writes[2]_i_1_n_0\ : STD_LOGIC;
  signal \complex_num_writes[2]_i_2_n_0\ : STD_LOGIC;
  signal \complex_num_writes[2]_i_3_n_0\ : STD_LOGIC;
  signal \complex_num_writes[2]_i_4_n_0\ : STD_LOGIC;
  signal \complex_num_writes[2]_i_5_n_0\ : STD_LOGIC;
  signal \complex_num_writes[2]_i_6_n_0\ : STD_LOGIC;
  signal \complex_num_writes[2]_i_7_n_0\ : STD_LOGIC;
  signal \complex_num_writes[2]_i_8_n_0\ : STD_LOGIC;
  signal \complex_num_writes[2]_i_9_n_0\ : STD_LOGIC;
  signal \complex_num_writes[3]_i_1_n_0\ : STD_LOGIC;
  signal \complex_num_writes[3]_i_2_n_0\ : STD_LOGIC;
  signal \complex_num_writes[3]_i_3_n_0\ : STD_LOGIC;
  signal \complex_num_writes[4]_i_10_n_0\ : STD_LOGIC;
  signal \complex_num_writes[4]_i_11_n_0\ : STD_LOGIC;
  signal \complex_num_writes[4]_i_12_n_0\ : STD_LOGIC;
  signal \complex_num_writes[4]_i_13_n_0\ : STD_LOGIC;
  signal \complex_num_writes[4]_i_14_n_0\ : STD_LOGIC;
  signal \complex_num_writes[4]_i_15_n_0\ : STD_LOGIC;
  signal \complex_num_writes[4]_i_1_n_0\ : STD_LOGIC;
  signal \complex_num_writes[4]_i_2_n_0\ : STD_LOGIC;
  signal \complex_num_writes[4]_i_3_n_0\ : STD_LOGIC;
  signal \complex_num_writes[4]_i_4_n_0\ : STD_LOGIC;
  signal \complex_num_writes[4]_i_5_n_0\ : STD_LOGIC;
  signal \complex_num_writes[4]_i_6_n_0\ : STD_LOGIC;
  signal \complex_num_writes[4]_i_7_n_0\ : STD_LOGIC;
  signal \complex_num_writes[4]_i_8_n_0\ : STD_LOGIC;
  signal \complex_num_writes[4]_i_9_n_0\ : STD_LOGIC;
  signal \complex_num_writes_dec[4]_i_2_n_0\ : STD_LOGIC;
  signal \complex_num_writes_dec[4]_i_4_n_0\ : STD_LOGIC;
  signal \complex_num_writes_dec[4]_i_5_n_0\ : STD_LOGIC;
  signal complex_num_writes_dec_reg : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \complex_num_writes_reg_n_0_[0]\ : STD_LOGIC;
  signal \complex_num_writes_reg_n_0_[1]\ : STD_LOGIC;
  signal \complex_num_writes_reg_n_0_[2]\ : STD_LOGIC;
  signal \complex_num_writes_reg_n_0_[3]\ : STD_LOGIC;
  signal \complex_num_writes_reg_n_0_[4]\ : STD_LOGIC;
  signal complex_ocal_odt_ext : STD_LOGIC;
  signal complex_ocal_odt_ext_i_1_n_0 : STD_LOGIC;
  signal complex_ocal_odt_ext_i_2_n_0 : STD_LOGIC;
  signal complex_ocal_odt_ext_i_3_n_0 : STD_LOGIC;
  signal complex_ocal_reset_rd_addr0 : STD_LOGIC;
  signal complex_ocal_reset_rd_addr_i_2_n_0 : STD_LOGIC;
  signal complex_ocal_reset_rd_addr_reg_n_0 : STD_LOGIC;
  signal complex_oclkdelay_calib_done_r1 : STD_LOGIC;
  signal complex_oclkdelay_calib_start_int : STD_LOGIC;
  signal complex_oclkdelay_calib_start_int_i_1_n_0 : STD_LOGIC;
  signal complex_oclkdelay_calib_start_r1 : STD_LOGIC;
  signal complex_odt_ext : STD_LOGIC;
  signal complex_odt_ext_i_1_n_0 : STD_LOGIC;
  signal complex_row0_rd_done : STD_LOGIC;
  signal complex_row0_rd_done1 : STD_LOGIC;
  signal complex_row0_rd_done_i_1_n_0 : STD_LOGIC;
  signal complex_row0_wr_done : STD_LOGIC;
  signal complex_row0_wr_done0 : STD_LOGIC;
  signal complex_row1_rd_cnt : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \complex_row1_rd_cnt[0]_i_1_n_0\ : STD_LOGIC;
  signal \complex_row1_rd_cnt[1]_i_1_n_0\ : STD_LOGIC;
  signal \complex_row1_rd_cnt[2]_i_1_n_0\ : STD_LOGIC;
  signal complex_row1_rd_done : STD_LOGIC;
  signal complex_row1_rd_done_i_1_n_0 : STD_LOGIC;
  signal complex_row1_rd_done_i_2_n_0 : STD_LOGIC;
  signal complex_row1_rd_done_r1 : STD_LOGIC;
  signal complex_row1_wr_done : STD_LOGIC;
  signal complex_row1_wr_done0 : STD_LOGIC;
  signal complex_row_cnt : STD_LOGIC;
  signal complex_row_cnt_ocal : STD_LOGIC;
  signal complex_row_cnt_ocal0 : STD_LOGIC;
  signal \complex_row_cnt_ocal[3]_i_4_n_0\ : STD_LOGIC;
  signal \complex_row_cnt_ocal[3]_i_5_n_0\ : STD_LOGIC;
  signal \complex_row_cnt_ocal[3]_i_6_n_0\ : STD_LOGIC;
  signal \complex_row_cnt_ocal[3]_i_7_n_0\ : STD_LOGIC;
  signal \complex_row_cnt_ocal[3]_i_8_n_0\ : STD_LOGIC;
  signal complex_row_cnt_ocal_reg : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal complex_sample_cnt_inc0 : STD_LOGIC;
  signal complex_sample_cnt_inc_i_2_n_0 : STD_LOGIC;
  signal complex_sample_cnt_inc_r1 : STD_LOGIC;
  signal complex_sample_cnt_inc_r2 : STD_LOGIC;
  signal complex_sample_cnt_inc_reg_n_0 : STD_LOGIC;
  signal \complex_wait_cnt[3]_i_1_n_0\ : STD_LOGIC;
  signal \complex_wait_cnt[3]_i_3_n_0\ : STD_LOGIC;
  signal complex_wait_cnt_reg : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal ddr2_pre_flag_r_i_1_n_0 : STD_LOGIC;
  signal ddr2_pre_flag_r_i_2_n_0 : STD_LOGIC;
  signal ddr2_pre_flag_r_reg_n_0 : STD_LOGIC;
  signal ddr2_refresh_flag_r : STD_LOGIC;
  signal ddr2_refresh_flag_r_i_1_n_0 : STD_LOGIC;
  signal ddr2_refresh_flag_r_i_2_n_0 : STD_LOGIC;
  signal ddr2_refresh_flag_r_i_3_n_0 : STD_LOGIC;
  signal \ddr3_ila_basic[6]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \ddr3_ila_basic[6]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \^ddr3_lm_done_r\ : STD_LOGIC;
  signal ddr3_lm_done_r_i_1_n_0 : STD_LOGIC;
  signal ddr3_lm_done_r_i_2_n_0 : STD_LOGIC;
  signal ddr3_lm_done_r_i_3_n_0 : STD_LOGIC;
  signal \^detect_pi_found_dqs\ : STD_LOGIC;
  signal detect_pi_found_dqs0 : STD_LOGIC;
  signal dqs_asrt_cnt : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \dqs_asrt_cnt[0]_i_1_n_0\ : STD_LOGIC;
  signal \dqs_asrt_cnt[1]_i_1_n_0\ : STD_LOGIC;
  signal \en_cnt_div2.enable_wrlvl_cnt[0]_i_1_n_0\ : STD_LOGIC;
  signal \en_cnt_div2.enable_wrlvl_cnt[1]_i_1_n_0\ : STD_LOGIC;
  signal \en_cnt_div2.enable_wrlvl_cnt[2]_i_1_n_0\ : STD_LOGIC;
  signal \en_cnt_div2.enable_wrlvl_cnt[3]_i_1_n_0\ : STD_LOGIC;
  signal \en_cnt_div2.enable_wrlvl_cnt[3]_i_2_n_0\ : STD_LOGIC;
  signal \en_cnt_div2.enable_wrlvl_cnt[4]_i_1_n_0\ : STD_LOGIC;
  signal \en_cnt_div2.enable_wrlvl_cnt[4]_i_2_n_0\ : STD_LOGIC;
  signal \en_cnt_div2.wrlvl_odt_i_1_n_0\ : STD_LOGIC;
  signal \en_cnt_div2.wrlvl_odt_i_2_n_0\ : STD_LOGIC;
  signal enable_wrlvl_cnt : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal enable_wrlvl_cnt0 : STD_LOGIC;
  signal first_rdlvl_pat_r : STD_LOGIC;
  signal first_rdlvl_pat_r_i_1_n_0 : STD_LOGIC;
  signal first_wrcal_pat_r : STD_LOGIC;
  signal first_wrcal_pat_r_i_1_n_0 : STD_LOGIC;
  signal first_wrcal_pat_r_i_2_n_0 : STD_LOGIC;
  signal \gen_no_mirror.div_clk_loop[0].phy_address[0]_i_2_n_0\ : STD_LOGIC;
  signal \gen_no_mirror.div_clk_loop[0].phy_address[0]_i_3_n_0\ : STD_LOGIC;
  signal \gen_no_mirror.div_clk_loop[0].phy_address[0]_i_4_n_0\ : STD_LOGIC;
  signal \gen_no_mirror.div_clk_loop[0].phy_address[10]_i_2_n_0\ : STD_LOGIC;
  signal \gen_no_mirror.div_clk_loop[0].phy_address[12]_i_2_n_0\ : STD_LOGIC;
  signal \gen_no_mirror.div_clk_loop[0].phy_address[1]_i_2_n_0\ : STD_LOGIC;
  signal \gen_no_mirror.div_clk_loop[0].phy_address[1]_i_3_n_0\ : STD_LOGIC;
  signal \gen_no_mirror.div_clk_loop[0].phy_address[1]_i_4_n_0\ : STD_LOGIC;
  signal \gen_no_mirror.div_clk_loop[0].phy_address[1]_i_5_n_0\ : STD_LOGIC;
  signal \gen_no_mirror.div_clk_loop[0].phy_address[2]_i_2_n_0\ : STD_LOGIC;
  signal \gen_no_mirror.div_clk_loop[0].phy_address[2]_i_3_n_0\ : STD_LOGIC;
  signal \gen_no_mirror.div_clk_loop[0].phy_address[2]_i_4_n_0\ : STD_LOGIC;
  signal \gen_no_mirror.div_clk_loop[0].phy_address[2]_i_5_n_0\ : STD_LOGIC;
  signal \gen_no_mirror.div_clk_loop[0].phy_address[2]_i_6_n_0\ : STD_LOGIC;
  signal \gen_no_mirror.div_clk_loop[0].phy_address[2]_i_7_n_0\ : STD_LOGIC;
  signal \gen_no_mirror.div_clk_loop[0].phy_address[2]_i_8_n_0\ : STD_LOGIC;
  signal \gen_no_mirror.div_clk_loop[0].phy_address[2]_i_9_n_0\ : STD_LOGIC;
  signal \gen_no_mirror.div_clk_loop[0].phy_address[3]_i_2_n_0\ : STD_LOGIC;
  signal \gen_no_mirror.div_clk_loop[0].phy_address[3]_i_3_n_0\ : STD_LOGIC;
  signal \gen_no_mirror.div_clk_loop[0].phy_address[3]_i_4_n_0\ : STD_LOGIC;
  signal \gen_no_mirror.div_clk_loop[0].phy_address[3]_i_5_n_0\ : STD_LOGIC;
  signal \gen_no_mirror.div_clk_loop[0].phy_address[3]_i_6_n_0\ : STD_LOGIC;
  signal \gen_no_mirror.div_clk_loop[0].phy_address[3]_i_7_n_0\ : STD_LOGIC;
  signal \gen_no_mirror.div_clk_loop[0].phy_address[3]_i_8_n_0\ : STD_LOGIC;
  signal \gen_no_mirror.div_clk_loop[0].phy_address[3]_i_9_n_0\ : STD_LOGIC;
  signal \gen_no_mirror.div_clk_loop[0].phy_address[4]_i_2_n_0\ : STD_LOGIC;
  signal \gen_no_mirror.div_clk_loop[0].phy_address[4]_i_3_n_0\ : STD_LOGIC;
  signal \gen_no_mirror.div_clk_loop[0].phy_address[4]_i_4_n_0\ : STD_LOGIC;
  signal \gen_no_mirror.div_clk_loop[0].phy_address[4]_i_5_n_0\ : STD_LOGIC;
  signal \gen_no_mirror.div_clk_loop[0].phy_address[5]_i_2_n_0\ : STD_LOGIC;
  signal \gen_no_mirror.div_clk_loop[0].phy_address[5]_i_3_n_0\ : STD_LOGIC;
  signal \gen_no_mirror.div_clk_loop[0].phy_address[5]_i_4_n_0\ : STD_LOGIC;
  signal \gen_no_mirror.div_clk_loop[0].phy_address[5]_i_5_n_0\ : STD_LOGIC;
  signal \gen_no_mirror.div_clk_loop[0].phy_address[5]_i_6_n_0\ : STD_LOGIC;
  signal \gen_no_mirror.div_clk_loop[0].phy_address[6]_i_10_n_0\ : STD_LOGIC;
  signal \gen_no_mirror.div_clk_loop[0].phy_address[6]_i_11_n_0\ : STD_LOGIC;
  signal \gen_no_mirror.div_clk_loop[0].phy_address[6]_i_12_n_0\ : STD_LOGIC;
  signal \gen_no_mirror.div_clk_loop[0].phy_address[6]_i_2_n_0\ : STD_LOGIC;
  signal \gen_no_mirror.div_clk_loop[0].phy_address[6]_i_3_n_0\ : STD_LOGIC;
  signal \gen_no_mirror.div_clk_loop[0].phy_address[6]_i_4_n_0\ : STD_LOGIC;
  signal \gen_no_mirror.div_clk_loop[0].phy_address[6]_i_5_n_0\ : STD_LOGIC;
  signal \gen_no_mirror.div_clk_loop[0].phy_address[6]_i_6_n_0\ : STD_LOGIC;
  signal \gen_no_mirror.div_clk_loop[0].phy_address[6]_i_7_n_0\ : STD_LOGIC;
  signal \gen_no_mirror.div_clk_loop[0].phy_address[6]_i_8_n_0\ : STD_LOGIC;
  signal \gen_no_mirror.div_clk_loop[0].phy_address[6]_i_9_n_0\ : STD_LOGIC;
  signal \gen_no_mirror.div_clk_loop[0].phy_address[7]_i_10_n_0\ : STD_LOGIC;
  signal \gen_no_mirror.div_clk_loop[0].phy_address[7]_i_11_n_0\ : STD_LOGIC;
  signal \gen_no_mirror.div_clk_loop[0].phy_address[7]_i_2_n_0\ : STD_LOGIC;
  signal \gen_no_mirror.div_clk_loop[0].phy_address[7]_i_3_n_0\ : STD_LOGIC;
  signal \gen_no_mirror.div_clk_loop[0].phy_address[7]_i_4_n_0\ : STD_LOGIC;
  signal \gen_no_mirror.div_clk_loop[0].phy_address[7]_i_5_n_0\ : STD_LOGIC;
  signal \gen_no_mirror.div_clk_loop[0].phy_address[7]_i_6_n_0\ : STD_LOGIC;
  signal \gen_no_mirror.div_clk_loop[0].phy_address[7]_i_7_n_0\ : STD_LOGIC;
  signal \gen_no_mirror.div_clk_loop[0].phy_address[7]_i_8_n_0\ : STD_LOGIC;
  signal \gen_no_mirror.div_clk_loop[0].phy_address[7]_i_9_n_0\ : STD_LOGIC;
  signal \gen_no_mirror.div_clk_loop[0].phy_address[8]_i_2_n_0\ : STD_LOGIC;
  signal \gen_no_mirror.div_clk_loop[0].phy_address[8]_i_3_n_0\ : STD_LOGIC;
  signal \gen_no_mirror.div_clk_loop[0].phy_address[8]_i_4_n_0\ : STD_LOGIC;
  signal \gen_no_mirror.div_clk_loop[0].phy_address[8]_i_5_n_0\ : STD_LOGIC;
  signal \gen_no_mirror.div_clk_loop[0].phy_address[8]_i_6_n_0\ : STD_LOGIC;
  signal \gen_no_mirror.div_clk_loop[0].phy_address[8]_i_7_n_0\ : STD_LOGIC;
  signal \gen_no_mirror.div_clk_loop[0].phy_address[8]_i_8_n_0\ : STD_LOGIC;
  signal \gen_no_mirror.div_clk_loop[0].phy_address[8]_i_9_n_0\ : STD_LOGIC;
  signal \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_10_n_0\ : STD_LOGIC;
  signal \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_11_n_0\ : STD_LOGIC;
  signal \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_12_n_0\ : STD_LOGIC;
  signal \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_13_n_0\ : STD_LOGIC;
  signal \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_14_n_0\ : STD_LOGIC;
  signal \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_15_n_0\ : STD_LOGIC;
  signal \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_16_n_0\ : STD_LOGIC;
  signal \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_17_n_0\ : STD_LOGIC;
  signal \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_18_n_0\ : STD_LOGIC;
  signal \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_19_n_0\ : STD_LOGIC;
  signal \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_20_n_0\ : STD_LOGIC;
  signal \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_21_n_0\ : STD_LOGIC;
  signal \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_2_n_0\ : STD_LOGIC;
  signal \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_3_n_0\ : STD_LOGIC;
  signal \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_4_n_0\ : STD_LOGIC;
  signal \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_5_n_0\ : STD_LOGIC;
  signal \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_6_n_0\ : STD_LOGIC;
  signal \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_7_n_0\ : STD_LOGIC;
  signal \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_8_n_0\ : STD_LOGIC;
  signal \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_9_n_0\ : STD_LOGIC;
  signal \gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[0]\ : STD_LOGIC;
  signal \gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[10]\ : STD_LOGIC;
  signal \gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[12]\ : STD_LOGIC;
  signal \gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[1]\ : STD_LOGIC;
  signal \gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[2]\ : STD_LOGIC;
  signal \gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[3]\ : STD_LOGIC;
  signal \gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[4]\ : STD_LOGIC;
  signal \gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[5]\ : STD_LOGIC;
  signal \gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[6]\ : STD_LOGIC;
  signal \gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[7]\ : STD_LOGIC;
  signal \gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[8]\ : STD_LOGIC;
  signal \gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[9]\ : STD_LOGIC;
  signal \gen_no_mirror.div_clk_loop[0].phy_bank[0]_i_2_n_0\ : STD_LOGIC;
  signal \gen_no_mirror.div_clk_loop[0].phy_bank[0]_i_3_n_0\ : STD_LOGIC;
  signal \gen_no_mirror.div_clk_loop[0].phy_bank[1]_i_2_n_0\ : STD_LOGIC;
  signal \gen_no_mirror.div_clk_loop[0].phy_bank[2]_i_2_n_0\ : STD_LOGIC;
  signal \gen_no_mirror.div_clk_loop[0].phy_bank[2]_i_3_n_0\ : STD_LOGIC;
  signal \gen_rnk[0].mr1_r_reg_n_0_[0][1]\ : STD_LOGIC;
  signal init_complete_r1 : STD_LOGIC;
  signal init_complete_r1_timing : STD_LOGIC;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of init_complete_r1_timing : signal is "true";
  signal init_complete_r2 : STD_LOGIC;
  signal init_complete_r_i_1_n_0 : STD_LOGIC;
  signal init_complete_r_reg_n_0 : STD_LOGIC;
  signal init_complete_r_timing : STD_LOGIC;
  attribute RTL_KEEP of init_complete_r_timing : signal is "true";
  signal init_complete_r_timing_i_1_n_0 : STD_LOGIC;
  signal init_next_state196_out : STD_LOGIC;
  signal init_state_r : STD_LOGIC_VECTOR ( 6 to 6 );
  signal init_state_r1 : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \init_state_r[0]_i_10_n_0\ : STD_LOGIC;
  signal \init_state_r[0]_i_11_n_0\ : STD_LOGIC;
  signal \init_state_r[0]_i_12_n_0\ : STD_LOGIC;
  signal \init_state_r[0]_i_13_n_0\ : STD_LOGIC;
  signal \init_state_r[0]_i_14_n_0\ : STD_LOGIC;
  signal \init_state_r[0]_i_15_n_0\ : STD_LOGIC;
  signal \init_state_r[0]_i_16_n_0\ : STD_LOGIC;
  signal \init_state_r[0]_i_17_n_0\ : STD_LOGIC;
  signal \init_state_r[0]_i_18_n_0\ : STD_LOGIC;
  signal \init_state_r[0]_i_19_n_0\ : STD_LOGIC;
  signal \init_state_r[0]_i_1_n_0\ : STD_LOGIC;
  signal \init_state_r[0]_i_20_n_0\ : STD_LOGIC;
  signal \init_state_r[0]_i_21_n_0\ : STD_LOGIC;
  signal \init_state_r[0]_i_22_n_0\ : STD_LOGIC;
  signal \init_state_r[0]_i_23_n_0\ : STD_LOGIC;
  signal \init_state_r[0]_i_24_n_0\ : STD_LOGIC;
  signal \init_state_r[0]_i_25_n_0\ : STD_LOGIC;
  signal \init_state_r[0]_i_26_n_0\ : STD_LOGIC;
  signal \init_state_r[0]_i_28_n_0\ : STD_LOGIC;
  signal \init_state_r[0]_i_2_n_0\ : STD_LOGIC;
  signal \init_state_r[0]_i_31_n_0\ : STD_LOGIC;
  signal \init_state_r[0]_i_3_n_0\ : STD_LOGIC;
  signal \init_state_r[0]_i_4_n_0\ : STD_LOGIC;
  signal \init_state_r[0]_i_5_n_0\ : STD_LOGIC;
  signal \init_state_r[0]_i_6_n_0\ : STD_LOGIC;
  signal \init_state_r[0]_i_7_n_0\ : STD_LOGIC;
  signal \init_state_r[0]_i_8_n_0\ : STD_LOGIC;
  signal \init_state_r[0]_i_9_n_0\ : STD_LOGIC;
  signal \init_state_r[1]_i_10_n_0\ : STD_LOGIC;
  signal \init_state_r[1]_i_11_n_0\ : STD_LOGIC;
  signal \init_state_r[1]_i_12_n_0\ : STD_LOGIC;
  signal \init_state_r[1]_i_13_n_0\ : STD_LOGIC;
  signal \init_state_r[1]_i_14_n_0\ : STD_LOGIC;
  signal \init_state_r[1]_i_15_n_0\ : STD_LOGIC;
  signal \init_state_r[1]_i_16_n_0\ : STD_LOGIC;
  signal \init_state_r[1]_i_17_n_0\ : STD_LOGIC;
  signal \init_state_r[1]_i_18_n_0\ : STD_LOGIC;
  signal \init_state_r[1]_i_19_n_0\ : STD_LOGIC;
  signal \init_state_r[1]_i_1_n_0\ : STD_LOGIC;
  signal \init_state_r[1]_i_20_n_0\ : STD_LOGIC;
  signal \init_state_r[1]_i_21_n_0\ : STD_LOGIC;
  signal \init_state_r[1]_i_22_n_0\ : STD_LOGIC;
  signal \init_state_r[1]_i_23_n_0\ : STD_LOGIC;
  signal \init_state_r[1]_i_24_n_0\ : STD_LOGIC;
  signal \init_state_r[1]_i_25_n_0\ : STD_LOGIC;
  signal \init_state_r[1]_i_26_n_0\ : STD_LOGIC;
  signal \init_state_r[1]_i_27_n_0\ : STD_LOGIC;
  signal \init_state_r[1]_i_28_n_0\ : STD_LOGIC;
  signal \init_state_r[1]_i_29_n_0\ : STD_LOGIC;
  signal \init_state_r[1]_i_2_n_0\ : STD_LOGIC;
  signal \init_state_r[1]_i_31_n_0\ : STD_LOGIC;
  signal \init_state_r[1]_i_32_n_0\ : STD_LOGIC;
  signal \init_state_r[1]_i_33_n_0\ : STD_LOGIC;
  signal \init_state_r[1]_i_34_n_0\ : STD_LOGIC;
  signal \init_state_r[1]_i_36_n_0\ : STD_LOGIC;
  signal \init_state_r[1]_i_37_n_0\ : STD_LOGIC;
  signal \init_state_r[1]_i_38_n_0\ : STD_LOGIC;
  signal \init_state_r[1]_i_39_n_0\ : STD_LOGIC;
  signal \init_state_r[1]_i_3_n_0\ : STD_LOGIC;
  signal \init_state_r[1]_i_40_n_0\ : STD_LOGIC;
  signal \init_state_r[1]_i_4_n_0\ : STD_LOGIC;
  signal \init_state_r[1]_i_5_n_0\ : STD_LOGIC;
  signal \init_state_r[1]_i_6_n_0\ : STD_LOGIC;
  signal \init_state_r[1]_i_7_n_0\ : STD_LOGIC;
  signal \init_state_r[1]_i_8_n_0\ : STD_LOGIC;
  signal \init_state_r[1]_i_9_n_0\ : STD_LOGIC;
  signal \init_state_r[2]_i_10_n_0\ : STD_LOGIC;
  signal \init_state_r[2]_i_11_n_0\ : STD_LOGIC;
  signal \init_state_r[2]_i_12_n_0\ : STD_LOGIC;
  signal \init_state_r[2]_i_13_n_0\ : STD_LOGIC;
  signal \init_state_r[2]_i_14_n_0\ : STD_LOGIC;
  signal \init_state_r[2]_i_15_n_0\ : STD_LOGIC;
  signal \init_state_r[2]_i_16_n_0\ : STD_LOGIC;
  signal \init_state_r[2]_i_17_n_0\ : STD_LOGIC;
  signal \init_state_r[2]_i_18_n_0\ : STD_LOGIC;
  signal \init_state_r[2]_i_19_n_0\ : STD_LOGIC;
  signal \init_state_r[2]_i_1_n_0\ : STD_LOGIC;
  signal \init_state_r[2]_i_20_n_0\ : STD_LOGIC;
  signal \init_state_r[2]_i_21_n_0\ : STD_LOGIC;
  signal \init_state_r[2]_i_22_n_0\ : STD_LOGIC;
  signal \init_state_r[2]_i_23_n_0\ : STD_LOGIC;
  signal \init_state_r[2]_i_24_n_0\ : STD_LOGIC;
  signal \init_state_r[2]_i_25_n_0\ : STD_LOGIC;
  signal \init_state_r[2]_i_26_n_0\ : STD_LOGIC;
  signal \init_state_r[2]_i_27_n_0\ : STD_LOGIC;
  signal \init_state_r[2]_i_28_n_0\ : STD_LOGIC;
  signal \init_state_r[2]_i_29_n_0\ : STD_LOGIC;
  signal \init_state_r[2]_i_2_n_0\ : STD_LOGIC;
  signal \init_state_r[2]_i_30_n_0\ : STD_LOGIC;
  signal \init_state_r[2]_i_31_n_0\ : STD_LOGIC;
  signal \init_state_r[2]_i_33_n_0\ : STD_LOGIC;
  signal \init_state_r[2]_i_34_n_0\ : STD_LOGIC;
  signal \init_state_r[2]_i_3_n_0\ : STD_LOGIC;
  signal \init_state_r[2]_i_4_n_0\ : STD_LOGIC;
  signal \init_state_r[2]_i_5_n_0\ : STD_LOGIC;
  signal \init_state_r[2]_i_6_n_0\ : STD_LOGIC;
  signal \init_state_r[2]_i_7_n_0\ : STD_LOGIC;
  signal \init_state_r[2]_i_8_n_0\ : STD_LOGIC;
  signal \init_state_r[2]_i_9_n_0\ : STD_LOGIC;
  signal \init_state_r[3]_i_10_n_0\ : STD_LOGIC;
  signal \init_state_r[3]_i_11_n_0\ : STD_LOGIC;
  signal \init_state_r[3]_i_12_n_0\ : STD_LOGIC;
  signal \init_state_r[3]_i_13_n_0\ : STD_LOGIC;
  signal \init_state_r[3]_i_14_n_0\ : STD_LOGIC;
  signal \init_state_r[3]_i_15_n_0\ : STD_LOGIC;
  signal \init_state_r[3]_i_16_n_0\ : STD_LOGIC;
  signal \init_state_r[3]_i_17_n_0\ : STD_LOGIC;
  signal \init_state_r[3]_i_18_n_0\ : STD_LOGIC;
  signal \init_state_r[3]_i_1_n_0\ : STD_LOGIC;
  signal \init_state_r[3]_i_2_n_0\ : STD_LOGIC;
  signal \init_state_r[3]_i_3_n_0\ : STD_LOGIC;
  signal \init_state_r[3]_i_4_n_0\ : STD_LOGIC;
  signal \init_state_r[3]_i_5_n_0\ : STD_LOGIC;
  signal \init_state_r[3]_i_6_n_0\ : STD_LOGIC;
  signal \init_state_r[3]_i_7_n_0\ : STD_LOGIC;
  signal \init_state_r[3]_i_8_n_0\ : STD_LOGIC;
  signal \init_state_r[3]_i_9_n_0\ : STD_LOGIC;
  signal \init_state_r[4]_i_10_n_0\ : STD_LOGIC;
  signal \init_state_r[4]_i_11_n_0\ : STD_LOGIC;
  signal \init_state_r[4]_i_12_n_0\ : STD_LOGIC;
  signal \init_state_r[4]_i_13_n_0\ : STD_LOGIC;
  signal \init_state_r[4]_i_14_n_0\ : STD_LOGIC;
  signal \init_state_r[4]_i_15_n_0\ : STD_LOGIC;
  signal \init_state_r[4]_i_16_n_0\ : STD_LOGIC;
  signal \init_state_r[4]_i_17_n_0\ : STD_LOGIC;
  signal \init_state_r[4]_i_18_n_0\ : STD_LOGIC;
  signal \init_state_r[4]_i_19_n_0\ : STD_LOGIC;
  signal \init_state_r[4]_i_1_n_0\ : STD_LOGIC;
  signal \init_state_r[4]_i_20_n_0\ : STD_LOGIC;
  signal \init_state_r[4]_i_21_n_0\ : STD_LOGIC;
  signal \init_state_r[4]_i_23_n_0\ : STD_LOGIC;
  signal \init_state_r[4]_i_24_n_0\ : STD_LOGIC;
  signal \init_state_r[4]_i_25_n_0\ : STD_LOGIC;
  signal \init_state_r[4]_i_28_n_0\ : STD_LOGIC;
  signal \init_state_r[4]_i_29_n_0\ : STD_LOGIC;
  signal \init_state_r[4]_i_2_n_0\ : STD_LOGIC;
  signal \init_state_r[4]_i_30_n_0\ : STD_LOGIC;
  signal \init_state_r[4]_i_32_n_0\ : STD_LOGIC;
  signal \init_state_r[4]_i_3_n_0\ : STD_LOGIC;
  signal \init_state_r[4]_i_4_n_0\ : STD_LOGIC;
  signal \init_state_r[4]_i_5_n_0\ : STD_LOGIC;
  signal \init_state_r[4]_i_6_n_0\ : STD_LOGIC;
  signal \init_state_r[4]_i_7_n_0\ : STD_LOGIC;
  signal \init_state_r[4]_i_8_n_0\ : STD_LOGIC;
  signal \init_state_r[4]_i_9_n_0\ : STD_LOGIC;
  signal \init_state_r[5]_i_10_n_0\ : STD_LOGIC;
  signal \init_state_r[5]_i_11_n_0\ : STD_LOGIC;
  signal \init_state_r[5]_i_12_n_0\ : STD_LOGIC;
  signal \init_state_r[5]_i_13_n_0\ : STD_LOGIC;
  signal \init_state_r[5]_i_14_n_0\ : STD_LOGIC;
  signal \init_state_r[5]_i_15_n_0\ : STD_LOGIC;
  signal \init_state_r[5]_i_16_n_0\ : STD_LOGIC;
  signal \init_state_r[5]_i_17_n_0\ : STD_LOGIC;
  signal \init_state_r[5]_i_18_n_0\ : STD_LOGIC;
  signal \init_state_r[5]_i_19_n_0\ : STD_LOGIC;
  signal \init_state_r[5]_i_1_n_0\ : STD_LOGIC;
  signal \init_state_r[5]_i_20_n_0\ : STD_LOGIC;
  signal \init_state_r[5]_i_21_n_0\ : STD_LOGIC;
  signal \init_state_r[5]_i_22_n_0\ : STD_LOGIC;
  signal \init_state_r[5]_i_23_n_0\ : STD_LOGIC;
  signal \init_state_r[5]_i_24_n_0\ : STD_LOGIC;
  signal \init_state_r[5]_i_25_n_0\ : STD_LOGIC;
  signal \init_state_r[5]_i_26_n_0\ : STD_LOGIC;
  signal \init_state_r[5]_i_27_n_0\ : STD_LOGIC;
  signal \init_state_r[5]_i_28_n_0\ : STD_LOGIC;
  signal \init_state_r[5]_i_29_n_0\ : STD_LOGIC;
  signal \init_state_r[5]_i_2_n_0\ : STD_LOGIC;
  signal \init_state_r[5]_i_30_n_0\ : STD_LOGIC;
  signal \init_state_r[5]_i_31_n_0\ : STD_LOGIC;
  signal \init_state_r[5]_i_32_n_0\ : STD_LOGIC;
  signal \init_state_r[5]_i_34_n_0\ : STD_LOGIC;
  signal \init_state_r[5]_i_35_n_0\ : STD_LOGIC;
  signal \init_state_r[5]_i_36_n_0\ : STD_LOGIC;
  signal \init_state_r[5]_i_37_n_0\ : STD_LOGIC;
  signal \init_state_r[5]_i_38_n_0\ : STD_LOGIC;
  signal \init_state_r[5]_i_39_n_0\ : STD_LOGIC;
  signal \init_state_r[5]_i_3_n_0\ : STD_LOGIC;
  signal \init_state_r[5]_i_40_n_0\ : STD_LOGIC;
  signal \init_state_r[5]_i_41_n_0\ : STD_LOGIC;
  signal \init_state_r[5]_i_42_n_0\ : STD_LOGIC;
  signal \init_state_r[5]_i_43_n_0\ : STD_LOGIC;
  signal \init_state_r[5]_i_44_n_0\ : STD_LOGIC;
  signal \init_state_r[5]_i_45_n_0\ : STD_LOGIC;
  signal \init_state_r[5]_i_46_n_0\ : STD_LOGIC;
  signal \init_state_r[5]_i_47_n_0\ : STD_LOGIC;
  signal \init_state_r[5]_i_48_n_0\ : STD_LOGIC;
  signal \init_state_r[5]_i_49_n_0\ : STD_LOGIC;
  signal \init_state_r[5]_i_4_n_0\ : STD_LOGIC;
  signal \init_state_r[5]_i_50_n_0\ : STD_LOGIC;
  signal \init_state_r[5]_i_51_n_0\ : STD_LOGIC;
  signal \init_state_r[5]_i_5_n_0\ : STD_LOGIC;
  signal \init_state_r[5]_i_6_n_0\ : STD_LOGIC;
  signal \init_state_r[5]_i_7_n_0\ : STD_LOGIC;
  signal \init_state_r[5]_i_8_n_0\ : STD_LOGIC;
  signal \init_state_r[5]_i_9_n_0\ : STD_LOGIC;
  signal \init_state_r[6]_i_1_n_0\ : STD_LOGIC;
  signal \init_state_r[6]_i_2_n_0\ : STD_LOGIC;
  signal \init_state_r[6]_i_3_n_0\ : STD_LOGIC;
  signal \init_state_r[6]_i_4_n_0\ : STD_LOGIC;
  signal \init_state_r[6]_i_5_n_0\ : STD_LOGIC;
  signal \init_state_r[6]_i_6_n_0\ : STD_LOGIC;
  signal \^init_state_r_reg[5]_0\ : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal \^mem_init_done_r\ : STD_LOGIC;
  signal mem_init_done_r_i_1_n_0 : STD_LOGIC;
  signal mem_init_done_r_i_2_n_0 : STD_LOGIC;
  signal mpr_rdlvl_start_i_1_n_0 : STD_LOGIC;
  signal mpr_rdlvl_start_i_2_n_0 : STD_LOGIC;
  signal mpr_rdlvl_start_i_3_n_0 : STD_LOGIC;
  signal new_burst_r : STD_LOGIC;
  signal new_burst_r_i_1_n_0 : STD_LOGIC;
  signal num_refresh0 : STD_LOGIC;
  signal \num_refresh[3]_i_1_n_0\ : STD_LOGIC;
  signal \num_refresh[3]_i_4_n_0\ : STD_LOGIC;
  signal \num_refresh[3]_i_5_n_0\ : STD_LOGIC;
  signal \num_refresh[3]_i_6_n_0\ : STD_LOGIC;
  signal \num_refresh[3]_i_7_n_0\ : STD_LOGIC;
  signal \num_refresh[3]_i_8_n_0\ : STD_LOGIC;
  signal num_refresh_reg : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \ocal_act_wait_cnt[3]_i_1_n_0\ : STD_LOGIC;
  signal \ocal_act_wait_cnt[3]_i_3_n_0\ : STD_LOGIC;
  signal \ocal_act_wait_cnt[3]_i_4_n_0\ : STD_LOGIC;
  signal ocal_act_wait_cnt_reg : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \oclk_wr_cnt0__0\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \oclk_wr_cnt[0]_i_1_n_0\ : STD_LOGIC;
  signal \oclk_wr_cnt[1]_i_1_n_0\ : STD_LOGIC;
  signal \oclk_wr_cnt[3]_i_1_n_0\ : STD_LOGIC;
  signal \oclk_wr_cnt[3]_i_2_n_0\ : STD_LOGIC;
  signal \oclk_wr_cnt[3]_i_4_n_0\ : STD_LOGIC;
  signal \oclk_wr_cnt[3]_i_5_n_0\ : STD_LOGIC;
  signal oclk_wr_cnt_reg : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal oclkdelay_calib_start_int_i_1_n_0 : STD_LOGIC;
  signal oclkdelay_calib_start_pre : STD_LOGIC;
  signal oclkdelay_start_dly_r : STD_LOGIC_VECTOR ( 5 to 5 );
  signal \oclkdelay_start_dly_r_reg[4]_srl5_n_0\ : STD_LOGIC;
  signal \odd_cwl.phy_cas_n[1]_i_1_n_0\ : STD_LOGIC;
  signal \odd_cwl.phy_cas_n[1]_i_2_n_0\ : STD_LOGIC;
  signal \odd_cwl.phy_ras_n[1]_i_1_n_0\ : STD_LOGIC;
  signal \odd_cwl.phy_ras_n[1]_i_2_n_0\ : STD_LOGIC;
  signal \odd_cwl.phy_we_n[1]_i_1_n_0\ : STD_LOGIC;
  signal \one_rank.stg1_wr_done_i_1_n_0\ : STD_LOGIC;
  signal \^one_rank.stg1_wr_done_reg_0\ : STD_LOGIC;
  signal \p_0_in__0\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \p_0_in__0__0\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \p_0_in__1\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \p_0_in__2\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \p_0_in__3\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \p_0_in__4\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \p_0_in__5\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \p_0_in__6\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \p_0_in__7\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \p_0_in__8\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal p_112_in : STD_LOGIC;
  signal p_15_in : STD_LOGIC_VECTOR ( 3 to 3 );
  signal p_2_out : STD_LOGIC_VECTOR ( 30 downto 5 );
  signal p_3_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal phy_bank : STD_LOGIC_VECTOR ( 5 downto 3 );
  signal phy_cas_n : STD_LOGIC_VECTOR ( 1 to 1 );
  signal phy_cs_n : STD_LOGIC_VECTOR ( 1 to 1 );
  signal phy_ras_n : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \^phy_read_calib\ : STD_LOGIC;
  signal phy_reset_n : STD_LOGIC;
  signal phy_we_n : STD_LOGIC_VECTOR ( 1 to 1 );
  signal phy_wrdata : STD_LOGIC_VECTOR ( 31 downto 4 );
  signal phy_wrdata_en : STD_LOGIC;
  signal phy_wrdata_en_r1 : STD_LOGIC;
  signal phy_wrdata_en_r10 : STD_LOGIC;
  signal \^phy_write_calib\ : STD_LOGIC;
  signal pi_calib_done_r : STD_LOGIC;
  signal \^pi_calib_done_r1_reg_0\ : STD_LOGIC;
  signal pi_calib_done_r_i_1_n_0 : STD_LOGIC;
  signal pi_calib_rank_done_r : STD_LOGIC;
  signal \^pi_dqs_found_done_r1\ : STD_LOGIC;
  signal pi_dqs_found_start_i_1_n_0 : STD_LOGIC;
  signal pi_dqs_found_start_i_2_n_0 : STD_LOGIC;
  signal pi_phase_locked_all_r1 : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of pi_phase_locked_all_r1 : signal is "true";
  signal pi_phase_locked_all_r2 : STD_LOGIC;
  attribute async_reg of pi_phase_locked_all_r2 : signal is "true";
  signal pi_phase_locked_all_r3 : STD_LOGIC;
  attribute async_reg of pi_phase_locked_all_r3 : signal is "true";
  signal pi_phase_locked_all_r4 : STD_LOGIC;
  attribute async_reg of pi_phase_locked_all_r4 : signal is "true";
  signal pi_phaselock_start_i_1_n_0 : STD_LOGIC;
  signal pi_phaselock_start_i_2_n_0 : STD_LOGIC;
  signal pi_phaselock_timer0 : STD_LOGIC;
  signal \pi_phaselock_timer[0]_i_3_n_0\ : STD_LOGIC;
  signal pi_phaselock_timer_reg : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal \pi_phaselock_timer_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \pi_phaselock_timer_reg[0]_i_2_n_1\ : STD_LOGIC;
  signal \pi_phaselock_timer_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \pi_phaselock_timer_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \pi_phaselock_timer_reg[0]_i_2_n_4\ : STD_LOGIC;
  signal \pi_phaselock_timer_reg[0]_i_2_n_5\ : STD_LOGIC;
  signal \pi_phaselock_timer_reg[0]_i_2_n_6\ : STD_LOGIC;
  signal \pi_phaselock_timer_reg[0]_i_2_n_7\ : STD_LOGIC;
  signal \pi_phaselock_timer_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \pi_phaselock_timer_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \pi_phaselock_timer_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \pi_phaselock_timer_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \pi_phaselock_timer_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \pi_phaselock_timer_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \pi_phaselock_timer_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \pi_phaselock_timer_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \pi_phaselock_timer_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \pi_phaselock_timer_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \pi_phaselock_timer_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \pi_phaselock_timer_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \pi_phaselock_timer_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \pi_phaselock_timer_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \pi_phaselock_timer_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \pi_phaselock_timer_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \pi_phaselock_timer_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \pi_phaselock_timer_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \pi_phaselock_timer_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \^prbs_rdlvl_done_pulse_reg_0\ : STD_LOGIC;
  signal \^prech_done\ : STD_LOGIC;
  signal \prech_done_dly_r_reg[15]_srl16_n_0\ : STD_LOGIC;
  signal prech_done_pre : STD_LOGIC;
  signal prech_pending_r : STD_LOGIC;
  signal prech_pending_r_i_1_n_0 : STD_LOGIC;
  signal prech_pending_r_i_2_n_0 : STD_LOGIC;
  signal prech_pending_r_i_3_n_0 : STD_LOGIC;
  signal prech_pending_r_i_4_n_0 : STD_LOGIC;
  signal prech_pending_r_i_5_n_0 : STD_LOGIC;
  signal prech_pending_r_i_6_n_0 : STD_LOGIC;
  signal prech_pending_r_i_7_n_0 : STD_LOGIC;
  signal prech_pending_r_i_8_n_0 : STD_LOGIC;
  signal prech_pending_r_i_9_n_0 : STD_LOGIC;
  signal prech_req : STD_LOGIC;
  signal prech_req_posedge_r0 : STD_LOGIC;
  signal prech_req_posedge_r_i_2_n_0 : STD_LOGIC;
  signal \^prech_req_posedge_r_reg_0\ : STD_LOGIC;
  signal prech_req_r : STD_LOGIC;
  signal pwron_ce_r : STD_LOGIC;
  signal pwron_ce_r_i_1_n_0 : STD_LOGIC;
  signal pwron_ce_r_i_2_n_0 : STD_LOGIC;
  signal rdlvl_last_byte_done_r : STD_LOGIC;
  signal rdlvl_start_dly0_r : STD_LOGIC_VECTOR ( 14 to 14 );
  signal \rdlvl_start_dly0_r_reg[13]_srl14_n_0\ : STD_LOGIC;
  signal rdlvl_start_pre : STD_LOGIC;
  signal rdlvl_start_pre_i_1_n_0 : STD_LOGIC;
  signal \^rdlvl_stg1_done_r1\ : STD_LOGIC;
  signal rdlvl_stg1_start_i_1_n_0 : STD_LOGIC;
  signal rdlvl_stg1_start_i_2_n_0 : STD_LOGIC;
  signal read_calib_i_1_n_0 : STD_LOGIC;
  signal read_calib_i_2_n_0 : STD_LOGIC;
  signal reg_ctrl_cnt_r : STD_LOGIC;
  signal \reg_ctrl_cnt_r[3]_i_1_n_0\ : STD_LOGIC;
  signal reg_ctrl_cnt_r_reg : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal reset_rd_addr_r1 : STD_LOGIC;
  signal \row_cnt_victim_rotate.complex_row_cnt[0]_i_1_n_0\ : STD_LOGIC;
  signal \row_cnt_victim_rotate.complex_row_cnt[1]_i_1_n_0\ : STD_LOGIC;
  signal \row_cnt_victim_rotate.complex_row_cnt[2]_i_1_n_0\ : STD_LOGIC;
  signal \row_cnt_victim_rotate.complex_row_cnt[3]_i_1_n_0\ : STD_LOGIC;
  signal \row_cnt_victim_rotate.complex_row_cnt[3]_i_2_n_0\ : STD_LOGIC;
  signal \row_cnt_victim_rotate.complex_row_cnt[4]_i_1_n_0\ : STD_LOGIC;
  signal \row_cnt_victim_rotate.complex_row_cnt[4]_i_3_n_0\ : STD_LOGIC;
  signal \row_cnt_victim_rotate.complex_row_cnt[4]_i_4_n_0\ : STD_LOGIC;
  signal \row_cnt_victim_rotate.complex_row_cnt[4]_i_5_n_0\ : STD_LOGIC;
  signal \row_cnt_victim_rotate.complex_row_cnt[4]_i_6_n_0\ : STD_LOGIC;
  signal \row_cnt_victim_rotate.complex_row_cnt[4]_i_7_n_0\ : STD_LOGIC;
  signal \row_cnt_victim_rotate.complex_row_cnt[4]_i_8_n_0\ : STD_LOGIC;
  signal \row_cnt_victim_rotate.complex_row_cnt[5]_i_1_n_0\ : STD_LOGIC;
  signal \row_cnt_victim_rotate.complex_row_cnt[5]_i_2_n_0\ : STD_LOGIC;
  signal \row_cnt_victim_rotate.complex_row_cnt[6]_i_1_n_0\ : STD_LOGIC;
  signal \row_cnt_victim_rotate.complex_row_cnt[7]_i_1_n_0\ : STD_LOGIC;
  signal \row_cnt_victim_rotate.complex_row_cnt[7]_i_2_n_0\ : STD_LOGIC;
  signal \row_cnt_victim_rotate.complex_row_cnt[7]_i_3_n_0\ : STD_LOGIC;
  signal \row_cnt_victim_rotate.complex_row_cnt_reg_n_0_[0]\ : STD_LOGIC;
  signal \row_cnt_victim_rotate.complex_row_cnt_reg_n_0_[1]\ : STD_LOGIC;
  signal \row_cnt_victim_rotate.complex_row_cnt_reg_n_0_[2]\ : STD_LOGIC;
  signal \row_cnt_victim_rotate.complex_row_cnt_reg_n_0_[3]\ : STD_LOGIC;
  signal \row_cnt_victim_rotate.complex_row_cnt_reg_n_0_[4]\ : STD_LOGIC;
  signal \row_cnt_victim_rotate.complex_row_cnt_reg_n_0_[5]\ : STD_LOGIC;
  signal \row_cnt_victim_rotate.complex_row_cnt_reg_n_0_[6]\ : STD_LOGIC;
  signal \row_cnt_victim_rotate.complex_row_cnt_reg_n_0_[7]\ : STD_LOGIC;
  signal stg1_wr_done : STD_LOGIC;
  signal \stg1_wr_rd_cnt[0]_i_1_n_0\ : STD_LOGIC;
  signal \stg1_wr_rd_cnt[1]_i_1_n_0\ : STD_LOGIC;
  signal \stg1_wr_rd_cnt[2]_i_1_n_0\ : STD_LOGIC;
  signal \stg1_wr_rd_cnt[3]_i_1_n_0\ : STD_LOGIC;
  signal \stg1_wr_rd_cnt[3]_i_2_n_0\ : STD_LOGIC;
  signal \stg1_wr_rd_cnt[4]_i_1_n_0\ : STD_LOGIC;
  signal \stg1_wr_rd_cnt[4]_i_2_n_0\ : STD_LOGIC;
  signal \stg1_wr_rd_cnt[4]_i_3_n_0\ : STD_LOGIC;
  signal \stg1_wr_rd_cnt[4]_i_4_n_0\ : STD_LOGIC;
  signal \stg1_wr_rd_cnt[4]_i_5_n_0\ : STD_LOGIC;
  signal \stg1_wr_rd_cnt[5]_i_1_n_0\ : STD_LOGIC;
  signal \stg1_wr_rd_cnt[5]_i_2_n_0\ : STD_LOGIC;
  signal \stg1_wr_rd_cnt[6]_i_1_n_0\ : STD_LOGIC;
  signal \stg1_wr_rd_cnt[6]_i_2_n_0\ : STD_LOGIC;
  signal \stg1_wr_rd_cnt[7]_i_1_n_0\ : STD_LOGIC;
  signal \stg1_wr_rd_cnt[8]_i_1_n_0\ : STD_LOGIC;
  signal \stg1_wr_rd_cnt[8]_i_2_n_0\ : STD_LOGIC;
  signal \stg1_wr_rd_cnt[8]_i_3_n_0\ : STD_LOGIC;
  signal \stg1_wr_rd_cnt[8]_i_4_n_0\ : STD_LOGIC;
  signal \stg1_wr_rd_cnt[8]_i_5_n_0\ : STD_LOGIC;
  signal \stg1_wr_rd_cnt[8]_i_6_n_0\ : STD_LOGIC;
  signal \stg1_wr_rd_cnt_reg_n_0_[0]\ : STD_LOGIC;
  signal \stg1_wr_rd_cnt_reg_n_0_[1]\ : STD_LOGIC;
  signal \stg1_wr_rd_cnt_reg_n_0_[2]\ : STD_LOGIC;
  signal \stg1_wr_rd_cnt_reg_n_0_[3]\ : STD_LOGIC;
  signal \stg1_wr_rd_cnt_reg_n_0_[4]\ : STD_LOGIC;
  signal \stg1_wr_rd_cnt_reg_n_0_[5]\ : STD_LOGIC;
  signal \stg1_wr_rd_cnt_reg_n_0_[6]\ : STD_LOGIC;
  signal \stg1_wr_rd_cnt_reg_n_0_[7]\ : STD_LOGIC;
  signal \stg1_wr_rd_cnt_reg_n_0_[8]\ : STD_LOGIC;
  signal \^wl_sm_start\ : STD_LOGIC;
  signal \wr_done_victim_rotate.complex_row0_wr_done_i_1_n_0\ : STD_LOGIC;
  signal \wr_done_victim_rotate.complex_row0_wr_done_i_2_n_0\ : STD_LOGIC;
  signal \wr_done_victim_rotate.complex_row1_wr_done_i_1_n_0\ : STD_LOGIC;
  signal wr_level_dqs_asrt : STD_LOGIC;
  signal wr_level_dqs_asrt_i_1_n_0 : STD_LOGIC;
  signal wr_lvl_start_i_1_n_0 : STD_LOGIC;
  signal wr_victim_inc : STD_LOGIC;
  signal wr_victim_inc0 : STD_LOGIC;
  signal wr_victim_inc_i_2_n_0 : STD_LOGIC;
  signal wrcal_final_chk : STD_LOGIC;
  signal wrcal_final_chk_i_1_n_0 : STD_LOGIC;
  signal wrcal_final_chk_i_2_n_0 : STD_LOGIC;
  signal wrcal_pat_cnt : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal wrcal_rd_wait_i_1_n_0 : STD_LOGIC;
  signal wrcal_reads : STD_LOGIC;
  signal wrcal_reads02_out : STD_LOGIC;
  signal \wrcal_reads[0]_i_1_n_0\ : STD_LOGIC;
  signal \wrcal_reads[1]_i_1_n_0\ : STD_LOGIC;
  signal \wrcal_reads[2]_i_1_n_0\ : STD_LOGIC;
  signal \wrcal_reads[3]_i_1_n_0\ : STD_LOGIC;
  signal \wrcal_reads[4]_i_1_n_0\ : STD_LOGIC;
  signal \wrcal_reads[5]_i_1_n_0\ : STD_LOGIC;
  signal \wrcal_reads[6]_i_1_n_0\ : STD_LOGIC;
  signal \wrcal_reads[7]_i_2_n_0\ : STD_LOGIC;
  signal \wrcal_reads[7]_i_3_n_0\ : STD_LOGIC;
  signal \wrcal_reads[7]_i_5_n_0\ : STD_LOGIC;
  signal \wrcal_reads[7]_i_6_n_0\ : STD_LOGIC;
  signal \wrcal_reads[7]_i_7_n_0\ : STD_LOGIC;
  signal \wrcal_reads[7]_i_8_n_0\ : STD_LOGIC;
  signal \wrcal_reads_reg_n_0_[0]\ : STD_LOGIC;
  signal \wrcal_reads_reg_n_0_[1]\ : STD_LOGIC;
  signal \wrcal_reads_reg_n_0_[2]\ : STD_LOGIC;
  signal \wrcal_reads_reg_n_0_[3]\ : STD_LOGIC;
  signal \wrcal_reads_reg_n_0_[4]\ : STD_LOGIC;
  signal \wrcal_reads_reg_n_0_[5]\ : STD_LOGIC;
  signal \wrcal_reads_reg_n_0_[6]\ : STD_LOGIC;
  signal \wrcal_reads_reg_n_0_[7]\ : STD_LOGIC;
  signal wrcal_resume_r : STD_LOGIC;
  signal \^wrcal_sanity_chk\ : STD_LOGIC;
  signal wrcal_start_dly_r : STD_LOGIC_VECTOR ( 5 to 5 );
  signal \wrcal_start_dly_r_reg[4]_srl5_n_0\ : STD_LOGIC;
  signal wrcal_start_i_1_n_0 : STD_LOGIC;
  signal \wrcal_wr_cnt0__0\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \wrcal_wr_cnt[0]_i_1_n_0\ : STD_LOGIC;
  signal \wrcal_wr_cnt[1]_i_1_n_0\ : STD_LOGIC;
  signal \wrcal_wr_cnt[3]_i_1_n_0\ : STD_LOGIC;
  signal \wrcal_wr_cnt[3]_i_2_n_0\ : STD_LOGIC;
  signal \wrcal_wr_cnt[3]_i_4_n_0\ : STD_LOGIC;
  signal wrcal_wr_cnt_reg : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal wrdata_pat_cnt : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \wrdq_div2_2to1_rdlvl_first.phy_wrdata[14]_i_1_n_0\ : STD_LOGIC;
  signal \wrdq_div2_2to1_rdlvl_first.phy_wrdata[31]_i_2_n_0\ : STD_LOGIC;
  signal \wrdq_div2_2to1_rdlvl_first.phy_wrdata[4]_i_1_n_0\ : STD_LOGIC;
  signal \wrdq_div2_2to1_rdlvl_first.phy_wrdata[6]_i_1_n_0\ : STD_LOGIC;
  signal \wrdqen_div2.phy_wrdata_en_r1_i_2_n_0\ : STD_LOGIC;
  signal \wrdqen_div2.phy_wrdata_en_r1_i_3_n_0\ : STD_LOGIC;
  signal \wrdqen_div2.wrcal_pat_cnt[0]_i_1_n_0\ : STD_LOGIC;
  signal \wrdqen_div2.wrcal_pat_cnt[1]_i_1_n_0\ : STD_LOGIC;
  signal \wrdqen_div2.wrdata_pat_cnt[0]_i_1_n_0\ : STD_LOGIC;
  signal \wrdqen_div2.wrdata_pat_cnt[1]_i_1_n_0\ : STD_LOGIC;
  signal write_calib_i_1_n_0 : STD_LOGIC;
  signal wrlvl_active : STD_LOGIC;
  signal wrlvl_active_i_1_n_0 : STD_LOGIC;
  signal wrlvl_active_r1 : STD_LOGIC;
  signal wrlvl_done_r : STD_LOGIC;
  signal \^wrlvl_done_r1\ : STD_LOGIC;
  signal \^wrlvl_final_if_rst\ : STD_LOGIC;
  signal wrlvl_final_if_rst_i_1_n_0 : STD_LOGIC;
  signal wrlvl_final_if_rst_i_2_n_0 : STD_LOGIC;
  signal wrlvl_final_if_rst_i_3_n_0 : STD_LOGIC;
  signal wrlvl_odt : STD_LOGIC;
  signal wrlvl_odt_ctl : STD_LOGIC;
  signal wrlvl_odt_ctl_i_1_n_0 : STD_LOGIC;
  signal wrlvl_odt_ctl_i_2_n_0 : STD_LOGIC;
  signal wrlvl_odt_ctl_i_3_n_0 : STD_LOGIC;
  signal wrlvl_rank_done_r1 : STD_LOGIC;
  signal wrlvl_rank_done_r6_reg_srl5_n_0 : STD_LOGIC;
  signal wrlvl_rank_done_r7 : STD_LOGIC;
  signal \NLW_pi_phaselock_timer_reg[12]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_pi_phaselock_timer_reg[12]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \DDR3_1rank.phy_int_cs_n[1]_i_5\ : label is "soft_lutpair344";
  attribute SOFT_HLUTNM of \DDR3_1rank.phy_int_cs_n[1]_i_7\ : label is "soft_lutpair412";
  attribute SOFT_HLUTNM of \calib_cmd[0]_i_1\ : label is "soft_lutpair366";
  attribute SOFT_HLUTNM of \calib_cmd[1]_i_1\ : label is "soft_lutpair410";
  attribute SOFT_HLUTNM of \calib_cmd[2]_i_1\ : label is "soft_lutpair410";
  attribute SOFT_HLUTNM of calib_ctl_wren_i_1 : label is "soft_lutpair301";
  attribute SOFT_HLUTNM of \calib_data_offset_0[2]_i_1\ : label is "soft_lutpair285";
  attribute SOFT_HLUTNM of \calib_data_offset_0[3]_i_2\ : label is "soft_lutpair285";
  attribute SOFT_HLUTNM of \calib_odt[0]_i_5\ : label is "soft_lutpair412";
  attribute SOFT_HLUTNM of \calib_seq[0]_i_1\ : label is "soft_lutpair377";
  attribute SOFT_HLUTNM of \calib_seq[1]_i_1\ : label is "soft_lutpair377";
  attribute SOFT_HLUTNM of calib_wrdata_en_i_1 : label is "soft_lutpair281";
  attribute SOFT_HLUTNM of calib_wrdata_en_i_2 : label is "soft_lutpair346";
  attribute SOFT_HLUTNM of \cnt_cmd_r[1]_i_1\ : label is "soft_lutpair396";
  attribute SOFT_HLUTNM of \cnt_cmd_r[2]_i_1\ : label is "soft_lutpair396";
  attribute SOFT_HLUTNM of \cnt_cmd_r[3]_i_1\ : label is "soft_lutpair329";
  attribute SOFT_HLUTNM of \cnt_cmd_r[4]_i_1\ : label is "soft_lutpair329";
  attribute SOFT_HLUTNM of cnt_dllk_zqinit_done_r_i_1 : label is "soft_lutpair370";
  attribute SOFT_HLUTNM of \cnt_dllk_zqinit_r[1]_i_1\ : label is "soft_lutpair398";
  attribute SOFT_HLUTNM of \cnt_dllk_zqinit_r[2]_i_1\ : label is "soft_lutpair398";
  attribute SOFT_HLUTNM of \cnt_dllk_zqinit_r[3]_i_1\ : label is "soft_lutpair328";
  attribute SOFT_HLUTNM of \cnt_dllk_zqinit_r[4]_i_1\ : label is "soft_lutpair328";
  attribute SOFT_HLUTNM of \cnt_dllk_zqinit_r[7]_i_2\ : label is "soft_lutpair370";
  attribute SOFT_HLUTNM of \cnt_dllk_zqinit_r[7]_i_3\ : label is "soft_lutpair282";
  attribute SOFT_HLUTNM of cnt_init_af_done_r_i_1 : label is "soft_lutpair288";
  attribute SOFT_HLUTNM of \cnt_init_af_r[1]_i_1\ : label is "soft_lutpair288";
  attribute SOFT_HLUTNM of \cnt_init_mr_r[0]_i_2\ : label is "soft_lutpair387";
  attribute SOFT_HLUTNM of \cnt_init_mr_r[0]_i_3\ : label is "soft_lutpair303";
  attribute SOFT_HLUTNM of \cnt_pwron_ce_r[1]_i_1\ : label is "soft_lutpair402";
  attribute SOFT_HLUTNM of \cnt_pwron_ce_r[2]_i_1\ : label is "soft_lutpair402";
  attribute SOFT_HLUTNM of \cnt_pwron_ce_r[3]_i_1\ : label is "soft_lutpair330";
  attribute SOFT_HLUTNM of \cnt_pwron_ce_r[4]_i_1\ : label is "soft_lutpair330";
  attribute SOFT_HLUTNM of \cnt_pwron_ce_r[6]_i_1\ : label is "soft_lutpair393";
  attribute SOFT_HLUTNM of \cnt_pwron_ce_r[7]_i_1\ : label is "soft_lutpair393";
  attribute SOFT_HLUTNM of \cnt_pwron_ce_r[8]_i_1\ : label is "soft_lutpair326";
  attribute SOFT_HLUTNM of \cnt_pwron_ce_r[9]_i_1\ : label is "soft_lutpair326";
  attribute SOFT_HLUTNM of cnt_pwron_cke_done_r_i_3 : label is "soft_lutpair368";
  attribute SOFT_HLUTNM of \cnt_pwron_r[1]_i_1\ : label is "soft_lutpair403";
  attribute SOFT_HLUTNM of \cnt_pwron_r[2]_i_1\ : label is "soft_lutpair403";
  attribute SOFT_HLUTNM of \cnt_pwron_r[3]_i_1\ : label is "soft_lutpair331";
  attribute SOFT_HLUTNM of \cnt_pwron_r[4]_i_1\ : label is "soft_lutpair331";
  attribute SOFT_HLUTNM of \cnt_pwron_r[7]_i_1\ : label is "soft_lutpair367";
  attribute SOFT_HLUTNM of \cnt_pwron_r[8]_i_1\ : label is "soft_lutpair367";
  attribute SOFT_HLUTNM of cnt_pwron_reset_done_r_i_2 : label is "soft_lutpair368";
  attribute SOFT_HLUTNM of cnt_txpr_done_r_i_2 : label is "soft_lutpair369";
  attribute SOFT_HLUTNM of \cnt_txpr_r[0]_i_1\ : label is "soft_lutpair415";
  attribute SOFT_HLUTNM of \cnt_txpr_r[1]_i_1\ : label is "soft_lutpair415";
  attribute SOFT_HLUTNM of \cnt_txpr_r[2]_i_1\ : label is "soft_lutpair369";
  attribute SOFT_HLUTNM of \cnt_txpr_r[3]_i_1\ : label is "soft_lutpair332";
  attribute SOFT_HLUTNM of \cnt_txpr_r[4]_i_1\ : label is "soft_lutpair332";
  attribute SOFT_HLUTNM of \cnt_txpr_r[6]_i_1\ : label is "soft_lutpair394";
  attribute SOFT_HLUTNM of \cnt_txpr_r[7]_i_2\ : label is "soft_lutpair394";
  attribute SOFT_HLUTNM of \complex_address[9]_i_2\ : label is "soft_lutpair289";
  attribute SOFT_HLUTNM of \complex_num_reads[1]_i_2\ : label is "soft_lutpair350";
  attribute SOFT_HLUTNM of \complex_num_reads[2]_i_2\ : label is "soft_lutpair379";
  attribute SOFT_HLUTNM of \complex_num_reads[2]_i_3\ : label is "soft_lutpair379";
  attribute SOFT_HLUTNM of \complex_num_reads[2]_i_4\ : label is "soft_lutpair305";
  attribute SOFT_HLUTNM of \complex_num_reads[2]_i_6\ : label is "soft_lutpair341";
  attribute SOFT_HLUTNM of \complex_num_reads[3]_i_4\ : label is "soft_lutpair341";
  attribute SOFT_HLUTNM of \complex_num_reads[3]_i_5\ : label is "soft_lutpair305";
  attribute SOFT_HLUTNM of \complex_num_writes[0]_i_3\ : label is "soft_lutpair334";
  attribute SOFT_HLUTNM of \complex_num_writes[2]_i_10\ : label is "soft_lutpair348";
  attribute SOFT_HLUTNM of \complex_num_writes[2]_i_6\ : label is "soft_lutpair342";
  attribute SOFT_HLUTNM of \complex_num_writes[2]_i_8\ : label is "soft_lutpair360";
  attribute SOFT_HLUTNM of \complex_num_writes[3]_i_2\ : label is "soft_lutpair342";
  attribute SOFT_HLUTNM of \complex_num_writes[4]_i_11\ : label is "soft_lutpair390";
  attribute SOFT_HLUTNM of \complex_num_writes[4]_i_12\ : label is "soft_lutpair360";
  attribute SOFT_HLUTNM of \complex_num_writes[4]_i_6\ : label is "soft_lutpair350";
  attribute SOFT_HLUTNM of \complex_num_writes_dec[2]_i_1\ : label is "soft_lutpair294";
  attribute SOFT_HLUTNM of \complex_num_writes_dec[4]_i_5\ : label is "soft_lutpair294";
  attribute SOFT_HLUTNM of complex_ocal_odt_ext_i_3 : label is "soft_lutpair325";
  attribute SOFT_HLUTNM of \complex_row_cnt_ocal[1]_i_1\ : label is "soft_lutpair340";
  attribute SOFT_HLUTNM of \complex_row_cnt_ocal[2]_i_1\ : label is "soft_lutpair375";
  attribute SOFT_HLUTNM of \complex_row_cnt_ocal[3]_i_3\ : label is "soft_lutpair375";
  attribute SOFT_HLUTNM of \complex_row_cnt_ocal[3]_i_4\ : label is "soft_lutpair292";
  attribute SOFT_HLUTNM of \complex_row_cnt_ocal[3]_i_5\ : label is "soft_lutpair292";
  attribute SOFT_HLUTNM of \complex_row_cnt_ocal[3]_i_6\ : label is "soft_lutpair287";
  attribute SOFT_HLUTNM of \complex_row_cnt_ocal[3]_i_8\ : label is "soft_lutpair348";
  attribute SOFT_HLUTNM of complex_sample_cnt_inc_i_1 : label is "soft_lutpair333";
  attribute SOFT_HLUTNM of complex_sample_cnt_inc_i_2 : label is "soft_lutpair313";
  attribute SOFT_HLUTNM of \complex_wait_cnt[1]_i_1\ : label is "soft_lutpair399";
  attribute SOFT_HLUTNM of \complex_wait_cnt[2]_i_1\ : label is "soft_lutpair399";
  attribute SOFT_HLUTNM of \complex_wait_cnt[3]_i_2\ : label is "soft_lutpair343";
  attribute SOFT_HLUTNM of ddr2_refresh_flag_r_i_2 : label is "soft_lutpair358";
  attribute SOFT_HLUTNM of ddr2_refresh_flag_r_i_3 : label is "soft_lutpair290";
  attribute SOFT_HLUTNM of ddr3_lm_done_r_i_2 : label is "soft_lutpair388";
  attribute SOFT_HLUTNM of ddr3_lm_done_r_i_3 : label is "soft_lutpair391";
  attribute SOFT_HLUTNM of \en_cnt_div2.enable_wrlvl_cnt[1]_i_1\ : label is "soft_lutpair315";
  attribute SOFT_HLUTNM of \en_cnt_div2.enable_wrlvl_cnt[1]_i_2\ : label is "soft_lutpair323";
  attribute SOFT_HLUTNM of \en_cnt_div2.enable_wrlvl_cnt[3]_i_2\ : label is "soft_lutpair315";
  attribute SOFT_HLUTNM of \en_cnt_div2.wrlvl_odt_i_2\ : label is "soft_lutpair323";
  attribute SOFT_HLUTNM of first_rdlvl_pat_r_i_1 : label is "soft_lutpair281";
  attribute SOFT_HLUTNM of \gen_no_mirror.div_clk_loop[0].phy_address[0]_i_3\ : label is "soft_lutpair278";
  attribute SOFT_HLUTNM of \gen_no_mirror.div_clk_loop[0].phy_address[0]_i_4\ : label is "soft_lutpair339";
  attribute SOFT_HLUTNM of \gen_no_mirror.div_clk_loop[0].phy_address[10]_i_2\ : label is "soft_lutpair380";
  attribute SOFT_HLUTNM of \gen_no_mirror.div_clk_loop[0].phy_address[1]_i_3\ : label is "soft_lutpair378";
  attribute SOFT_HLUTNM of \gen_no_mirror.div_clk_loop[0].phy_address[1]_i_4\ : label is "soft_lutpair340";
  attribute SOFT_HLUTNM of \gen_no_mirror.div_clk_loop[0].phy_address[1]_i_5\ : label is "soft_lutpair362";
  attribute SOFT_HLUTNM of \gen_no_mirror.div_clk_loop[0].phy_address[2]_i_3\ : label is "soft_lutpair378";
  attribute SOFT_HLUTNM of \gen_no_mirror.div_clk_loop[0].phy_address[2]_i_6\ : label is "soft_lutpair279";
  attribute SOFT_HLUTNM of \gen_no_mirror.div_clk_loop[0].phy_address[2]_i_8\ : label is "soft_lutpair392";
  attribute SOFT_HLUTNM of \gen_no_mirror.div_clk_loop[0].phy_address[3]_i_5\ : label is "soft_lutpair362";
  attribute SOFT_HLUTNM of \gen_no_mirror.div_clk_loop[0].phy_address[3]_i_6\ : label is "soft_lutpair392";
  attribute SOFT_HLUTNM of \gen_no_mirror.div_clk_loop[0].phy_address[3]_i_9\ : label is "soft_lutpair279";
  attribute SOFT_HLUTNM of \gen_no_mirror.div_clk_loop[0].phy_address[4]_i_4\ : label is "soft_lutpair364";
  attribute SOFT_HLUTNM of \gen_no_mirror.div_clk_loop[0].phy_address[4]_i_5\ : label is "soft_lutpair365";
  attribute SOFT_HLUTNM of \gen_no_mirror.div_clk_loop[0].phy_address[5]_i_6\ : label is "soft_lutpair364";
  attribute SOFT_HLUTNM of \gen_no_mirror.div_clk_loop[0].phy_address[6]_i_10\ : label is "soft_lutpair363";
  attribute SOFT_HLUTNM of \gen_no_mirror.div_clk_loop[0].phy_address[6]_i_11\ : label is "soft_lutpair293";
  attribute SOFT_HLUTNM of \gen_no_mirror.div_clk_loop[0].phy_address[6]_i_7\ : label is "soft_lutpair324";
  attribute SOFT_HLUTNM of \gen_no_mirror.div_clk_loop[0].phy_address[7]_i_11\ : label is "soft_lutpair365";
  attribute SOFT_HLUTNM of \gen_no_mirror.div_clk_loop[0].phy_address[7]_i_2\ : label is "soft_lutpair338";
  attribute SOFT_HLUTNM of \gen_no_mirror.div_clk_loop[0].phy_address[7]_i_8\ : label is "soft_lutpair322";
  attribute SOFT_HLUTNM of \gen_no_mirror.div_clk_loop[0].phy_address[8]_i_7\ : label is "soft_lutpair324";
  attribute SOFT_HLUTNM of \gen_no_mirror.div_clk_loop[0].phy_address[8]_i_9\ : label is "soft_lutpair321";
  attribute SOFT_HLUTNM of \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_14\ : label is "soft_lutpair349";
  attribute SOFT_HLUTNM of \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_17\ : label is "soft_lutpair322";
  attribute SOFT_HLUTNM of \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_3\ : label is "soft_lutpair278";
  attribute SOFT_HLUTNM of \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_6\ : label is "soft_lutpair293";
  attribute SOFT_HLUTNM of \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_8\ : label is "soft_lutpair349";
  attribute SOFT_HLUTNM of \gen_no_mirror.div_clk_loop[0].phy_bank[1]_i_1\ : label is "soft_lutpair363";
  attribute SOFT_HLUTNM of \gen_no_mirror.div_clk_loop[0].phy_bank[2]_i_2\ : label is "soft_lutpair361";
  attribute SOFT_HLUTNM of \gen_no_mirror.div_clk_loop[0].phy_bank[2]_i_3\ : label is "soft_lutpair411";
  attribute KEEP : string;
  attribute KEEP of init_complete_r1_timing_reg : label is "yes";
  attribute KEEP of init_complete_r_timing_reg : label is "yes";
  attribute SOFT_HLUTNM of \init_state_r[0]_i_12\ : label is "soft_lutpair317";
  attribute SOFT_HLUTNM of \init_state_r[0]_i_18\ : label is "soft_lutpair300";
  attribute SOFT_HLUTNM of \init_state_r[0]_i_2\ : label is "soft_lutpair320";
  attribute SOFT_HLUTNM of \init_state_r[0]_i_24\ : label is "soft_lutpair298";
  attribute SOFT_HLUTNM of \init_state_r[0]_i_31\ : label is "soft_lutpair307";
  attribute SOFT_HLUTNM of \init_state_r[0]_i_8\ : label is "soft_lutpair359";
  attribute SOFT_HLUTNM of \init_state_r[1]_i_18\ : label is "soft_lutpair319";
  attribute SOFT_HLUTNM of \init_state_r[1]_i_20\ : label is "soft_lutpair316";
  attribute SOFT_HLUTNM of \init_state_r[1]_i_21\ : label is "soft_lutpair308";
  attribute SOFT_HLUTNM of \init_state_r[1]_i_22\ : label is "soft_lutpair343";
  attribute SOFT_HLUTNM of \init_state_r[1]_i_26\ : label is "soft_lutpair318";
  attribute SOFT_HLUTNM of \init_state_r[1]_i_28\ : label is "soft_lutpair355";
  attribute SOFT_HLUTNM of \init_state_r[1]_i_31\ : label is "soft_lutpair309";
  attribute SOFT_HLUTNM of \init_state_r[1]_i_34\ : label is "soft_lutpair311";
  attribute SOFT_HLUTNM of \init_state_r[1]_i_36\ : label is "soft_lutpair353";
  attribute SOFT_HLUTNM of \init_state_r[1]_i_37\ : label is "soft_lutpair352";
  attribute SOFT_HLUTNM of \init_state_r[1]_i_39\ : label is "soft_lutpair304";
  attribute SOFT_HLUTNM of \init_state_r[1]_i_40\ : label is "soft_lutpair298";
  attribute SOFT_HLUTNM of \init_state_r[1]_i_9\ : label is "soft_lutpair358";
  attribute SOFT_HLUTNM of \init_state_r[2]_i_14\ : label is "soft_lutpair318";
  attribute SOFT_HLUTNM of \init_state_r[2]_i_2\ : label is "soft_lutpair320";
  attribute SOFT_HLUTNM of \init_state_r[2]_i_22\ : label is "soft_lutpair352";
  attribute SOFT_HLUTNM of \init_state_r[2]_i_23\ : label is "soft_lutpair327";
  attribute SOFT_HLUTNM of \init_state_r[2]_i_27\ : label is "soft_lutpair413";
  attribute SOFT_HLUTNM of \init_state_r[2]_i_31\ : label is "soft_lutpair312";
  attribute SOFT_HLUTNM of \init_state_r[2]_i_33\ : label is "soft_lutpair312";
  attribute SOFT_HLUTNM of \init_state_r[2]_i_8\ : label is "soft_lutpair282";
  attribute SOFT_HLUTNM of \init_state_r[3]_i_1\ : label is "soft_lutpair283";
  attribute SOFT_HLUTNM of \init_state_r[3]_i_6\ : label is "soft_lutpair287";
  attribute SOFT_HLUTNM of \init_state_r[4]_i_10\ : label is "soft_lutpair291";
  attribute SOFT_HLUTNM of \init_state_r[4]_i_19\ : label is "soft_lutpair300";
  attribute SOFT_HLUTNM of \init_state_r[4]_i_24\ : label is "soft_lutpair306";
  attribute SOFT_HLUTNM of \init_state_r[4]_i_28\ : label is "soft_lutpair356";
  attribute SOFT_HLUTNM of \init_state_r[4]_i_30\ : label is "soft_lutpair302";
  attribute SOFT_HLUTNM of \init_state_r[4]_i_32\ : label is "soft_lutpair353";
  attribute SOFT_HLUTNM of \init_state_r[4]_i_5\ : label is "soft_lutpair338";
  attribute SOFT_HLUTNM of \init_state_r[4]_i_8\ : label is "soft_lutpair361";
  attribute SOFT_HLUTNM of \init_state_r[4]_i_9\ : label is "soft_lutpair308";
  attribute SOFT_HLUTNM of \init_state_r[5]_i_17\ : label is "soft_lutpair411";
  attribute SOFT_HLUTNM of \init_state_r[5]_i_25\ : label is "soft_lutpair359";
  attribute SOFT_HLUTNM of \init_state_r[5]_i_26\ : label is "soft_lutpair303";
  attribute SOFT_HLUTNM of \init_state_r[5]_i_30\ : label is "soft_lutpair347";
  attribute SOFT_HLUTNM of \init_state_r[5]_i_31\ : label is "soft_lutpair306";
  attribute SOFT_HLUTNM of \init_state_r[5]_i_34\ : label is "soft_lutpair302";
  attribute SOFT_HLUTNM of \init_state_r[5]_i_35\ : label is "soft_lutpair321";
  attribute SOFT_HLUTNM of \init_state_r[5]_i_36\ : label is "soft_lutpair304";
  attribute SOFT_HLUTNM of \init_state_r[5]_i_37\ : label is "soft_lutpair301";
  attribute SOFT_HLUTNM of \init_state_r[5]_i_38\ : label is "soft_lutpair413";
  attribute SOFT_HLUTNM of \init_state_r[5]_i_39\ : label is "soft_lutpair311";
  attribute SOFT_HLUTNM of \init_state_r[5]_i_40\ : label is "soft_lutpair390";
  attribute SOFT_HLUTNM of \init_state_r[5]_i_43\ : label is "soft_lutpair309";
  attribute SOFT_HLUTNM of \init_state_r[5]_i_45\ : label is "soft_lutpair408";
  attribute SOFT_HLUTNM of \init_state_r[5]_i_46\ : label is "soft_lutpair319";
  attribute SOFT_HLUTNM of \init_state_r[5]_i_48\ : label is "soft_lutpair354";
  attribute SOFT_HLUTNM of \init_state_r[5]_i_49\ : label is "soft_lutpair317";
  attribute SOFT_HLUTNM of \init_state_r[5]_i_50\ : label is "soft_lutpair310";
  attribute SOFT_HLUTNM of \init_state_r[5]_i_51\ : label is "soft_lutpair388";
  attribute SOFT_HLUTNM of \init_state_r[5]_i_9\ : label is "soft_lutpair299";
  attribute SOFT_HLUTNM of \init_state_r[6]_i_3\ : label is "soft_lutpair408";
  attribute SOFT_HLUTNM of mem_init_done_r_i_1 : label is "soft_lutpair327";
  attribute SOFT_HLUTNM of mpr_rdlvl_start_i_2 : label is "soft_lutpair391";
  attribute SOFT_HLUTNM of mpr_rdlvl_start_i_3 : label is "soft_lutpair409";
  attribute SOFT_HLUTNM of \my_empty[7]_i_2__0\ : label is "soft_lutpair395";
  attribute SOFT_HLUTNM of \num_refresh[1]_i_1\ : label is "soft_lutpair404";
  attribute SOFT_HLUTNM of \num_refresh[2]_i_1\ : label is "soft_lutpair404";
  attribute SOFT_HLUTNM of \num_refresh[3]_i_3\ : label is "soft_lutpair355";
  attribute SOFT_HLUTNM of \num_refresh[3]_i_5\ : label is "soft_lutpair387";
  attribute SOFT_HLUTNM of \num_refresh[3]_i_8\ : label is "soft_lutpair310";
  attribute SOFT_HLUTNM of \ocal_act_wait_cnt[0]_i_1\ : label is "soft_lutpair416";
  attribute SOFT_HLUTNM of \ocal_act_wait_cnt[1]_i_1\ : label is "soft_lutpair416";
  attribute SOFT_HLUTNM of \ocal_act_wait_cnt[2]_i_1\ : label is "soft_lutpair373";
  attribute SOFT_HLUTNM of \ocal_act_wait_cnt[3]_i_2\ : label is "soft_lutpair373";
  attribute SOFT_HLUTNM of \ocal_act_wait_cnt[3]_i_3\ : label is "soft_lutpair299";
  attribute SOFT_HLUTNM of \ocal_act_wait_cnt[3]_i_4\ : label is "soft_lutpair325";
  attribute SOFT_HLUTNM of \oclk_wr_cnt[1]_i_1\ : label is "soft_lutpair374";
  attribute SOFT_HLUTNM of \oclk_wr_cnt[3]_i_3\ : label is "soft_lutpair374";
  attribute SOFT_HLUTNM of \oclk_wr_cnt[3]_i_5\ : label is "soft_lutpair409";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \oclkdelay_start_dly_r_reg[4]_srl5\ : label is "\u_mig_7series_nosysclock_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/oclkdelay_start_dly_r_reg ";
  attribute srl_name : string;
  attribute srl_name of \oclkdelay_start_dly_r_reg[4]_srl5\ : label is "\u_mig_7series_nosysclock_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/oclkdelay_start_dly_r_reg[4]_srl5 ";
  attribute SOFT_HLUTNM of \odd_cwl.phy_cas_n[1]_i_1\ : label is "soft_lutpair345";
  attribute SOFT_HLUTNM of \odd_cwl.phy_ras_n[1]_i_1\ : label is "soft_lutpair345";
  attribute SOFT_HLUTNM of \odd_cwl.phy_we_n[1]_i_1\ : label is "soft_lutpair346";
  attribute SOFT_HLUTNM of phy_control_i_i_1 : label is "soft_lutpair395";
  attribute SOFT_HLUTNM of phy_control_i_i_10 : label is "soft_lutpair383";
  attribute SOFT_HLUTNM of phy_control_i_i_11 : label is "soft_lutpair383";
  attribute SOFT_HLUTNM of phy_control_i_i_4 : label is "soft_lutpair386";
  attribute SOFT_HLUTNM of phy_control_i_i_5 : label is "soft_lutpair386";
  attribute SOFT_HLUTNM of phy_control_i_i_6 : label is "soft_lutpair385";
  attribute SOFT_HLUTNM of phy_control_i_i_7 : label is "soft_lutpair385";
  attribute SOFT_HLUTNM of phy_control_i_i_8 : label is "soft_lutpair384";
  attribute SOFT_HLUTNM of phy_control_i_i_9 : label is "soft_lutpair384";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of pi_phase_locked_all_r1_reg : label is std.standard.true;
  attribute KEEP of pi_phase_locked_all_r1_reg : label is "yes";
  attribute ASYNC_REG_boolean of pi_phase_locked_all_r2_reg : label is std.standard.true;
  attribute KEEP of pi_phase_locked_all_r2_reg : label is "yes";
  attribute ASYNC_REG_boolean of pi_phase_locked_all_r3_reg : label is std.standard.true;
  attribute KEEP of pi_phase_locked_all_r3_reg : label is "yes";
  attribute ASYNC_REG_boolean of pi_phase_locked_all_r4_reg : label is std.standard.true;
  attribute KEEP of pi_phase_locked_all_r4_reg : label is "yes";
  attribute SOFT_HLUTNM of pi_phaselock_start_i_2 : label is "soft_lutpair380";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \pi_phaselock_timer_reg[0]_i_2\ : label is 11;
  attribute ADDER_THRESHOLD of \pi_phaselock_timer_reg[12]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \pi_phaselock_timer_reg[4]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \pi_phaselock_timer_reg[8]_i_1\ : label is 11;
  attribute srl_bus_name of \prech_done_dly_r_reg[15]_srl16\ : label is "\u_mig_7series_nosysclock_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/prech_done_dly_r_reg ";
  attribute srl_name of \prech_done_dly_r_reg[15]_srl16\ : label is "\u_mig_7series_nosysclock_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/prech_done_dly_r_reg[15]_srl16 ";
  attribute SOFT_HLUTNM of \prech_done_dly_r_reg[15]_srl16_i_1\ : label is "soft_lutpair381";
  attribute SOFT_HLUTNM of prech_pending_r_i_1 : label is "soft_lutpair381";
  attribute SOFT_HLUTNM of prech_pending_r_i_8 : label is "soft_lutpair351";
  attribute SOFT_HLUTNM of prech_req_posedge_r_i_2 : label is "soft_lutpair291";
  attribute srl_bus_name of \rdlvl_start_dly0_r_reg[13]_srl14\ : label is "\u_mig_7series_nosysclock_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/rdlvl_start_dly0_r_reg ";
  attribute srl_name of \rdlvl_start_dly0_r_reg[13]_srl14\ : label is "\u_mig_7series_nosysclock_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/rdlvl_start_dly0_r_reg[13]_srl14 ";
  attribute SOFT_HLUTNM of rdlvl_stg1_start_i_2 : label is "soft_lutpair289";
  attribute SOFT_HLUTNM of \reg_ctrl_cnt_r[1]_i_1\ : label is "soft_lutpair401";
  attribute SOFT_HLUTNM of \reg_ctrl_cnt_r[2]_i_1\ : label is "soft_lutpair401";
  attribute SOFT_HLUTNM of \reg_ctrl_cnt_r[3]_i_3\ : label is "soft_lutpair356";
  attribute SOFT_HLUTNM of \row_cnt_victim_rotate.complex_row_cnt[0]_i_1\ : label is "soft_lutpair314";
  attribute SOFT_HLUTNM of \row_cnt_victim_rotate.complex_row_cnt[1]_i_1\ : label is "soft_lutpair314";
  attribute SOFT_HLUTNM of \row_cnt_victim_rotate.complex_row_cnt[3]_i_1\ : label is "soft_lutpair295";
  attribute SOFT_HLUTNM of \row_cnt_victim_rotate.complex_row_cnt[4]_i_5\ : label is "soft_lutpair284";
  attribute SOFT_HLUTNM of \row_cnt_victim_rotate.complex_row_cnt[4]_i_7\ : label is "soft_lutpair284";
  attribute SOFT_HLUTNM of \row_cnt_victim_rotate.complex_row_cnt[5]_i_2\ : label is "soft_lutpair295";
  attribute SOFT_HLUTNM of \stg1_wr_rd_cnt[0]_i_1\ : label is "soft_lutpair335";
  attribute SOFT_HLUTNM of \stg1_wr_rd_cnt[1]_i_1\ : label is "soft_lutpair347";
  attribute SOFT_HLUTNM of \stg1_wr_rd_cnt[2]_i_1\ : label is "soft_lutpair334";
  attribute SOFT_HLUTNM of \stg1_wr_rd_cnt[4]_i_1\ : label is "soft_lutpair286";
  attribute SOFT_HLUTNM of \stg1_wr_rd_cnt[4]_i_3\ : label is "soft_lutpair333";
  attribute SOFT_HLUTNM of \stg1_wr_rd_cnt[4]_i_4\ : label is "soft_lutpair316";
  attribute SOFT_HLUTNM of \stg1_wr_rd_cnt[5]_i_2\ : label is "soft_lutpair357";
  attribute SOFT_HLUTNM of \stg1_wr_rd_cnt[6]_i_1\ : label is "soft_lutpair335";
  attribute SOFT_HLUTNM of \stg1_wr_rd_cnt[7]_i_1\ : label is "soft_lutpair280";
  attribute SOFT_HLUTNM of \stg1_wr_rd_cnt[8]_i_2\ : label is "soft_lutpair280";
  attribute SOFT_HLUTNM of \stg1_wr_rd_cnt[8]_i_3\ : label is "soft_lutpair286";
  attribute SOFT_HLUTNM of \wr_done_victim_rotate.complex_row0_wr_done_i_1\ : label is "soft_lutpair351";
  attribute SOFT_HLUTNM of \wr_done_victim_rotate.complex_row0_wr_done_i_2\ : label is "soft_lutpair357";
  attribute SOFT_HLUTNM of \wr_done_victim_rotate.complex_row1_wr_done_i_2\ : label is "soft_lutpair313";
  attribute SOFT_HLUTNM of \wr_en_inferred__0_i_1\ : label is "soft_lutpair407";
  attribute SOFT_HLUTNM of \wr_en_inferred__0_i_1__0\ : label is "soft_lutpair407";
  attribute SOFT_HLUTNM of wr_level_dqs_asrt_i_1 : label is "soft_lutpair366";
  attribute SOFT_HLUTNM of \wr_ptr[2]_i_1__3\ : label is "soft_lutpair389";
  attribute SOFT_HLUTNM of \wr_ptr[2]_i_1__4\ : label is "soft_lutpair389";
  attribute SOFT_HLUTNM of wrcal_final_chk_i_2 : label is "soft_lutpair283";
  attribute SOFT_HLUTNM of \wrcal_reads[0]_i_1\ : label is "soft_lutpair382";
  attribute SOFT_HLUTNM of \wrcal_reads[2]_i_1\ : label is "soft_lutpair297";
  attribute SOFT_HLUTNM of \wrcal_reads[3]_i_1\ : label is "soft_lutpair297";
  attribute SOFT_HLUTNM of \wrcal_reads[5]_i_1\ : label is "soft_lutpair382";
  attribute SOFT_HLUTNM of \wrcal_reads[6]_i_1\ : label is "soft_lutpair296";
  attribute SOFT_HLUTNM of \wrcal_reads[7]_i_3\ : label is "soft_lutpair296";
  attribute SOFT_HLUTNM of \wrcal_reads[7]_i_7\ : label is "soft_lutpair344";
  attribute SOFT_HLUTNM of \wrcal_reads[7]_i_8\ : label is "soft_lutpair354";
  attribute srl_bus_name of \wrcal_start_dly_r_reg[4]_srl5\ : label is "\u_mig_7series_nosysclock_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_start_dly_r_reg ";
  attribute srl_name of \wrcal_start_dly_r_reg[4]_srl5\ : label is "\u_mig_7series_nosysclock_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_start_dly_r_reg[4]_srl5 ";
  attribute SOFT_HLUTNM of \wrcal_wr_cnt[0]_i_1\ : label is "soft_lutpair414";
  attribute SOFT_HLUTNM of \wrcal_wr_cnt[1]_i_1\ : label is "soft_lutpair414";
  attribute SOFT_HLUTNM of \wrcal_wr_cnt[2]_i_1\ : label is "soft_lutpair400";
  attribute SOFT_HLUTNM of \wrcal_wr_cnt[3]_i_3\ : label is "soft_lutpair307";
  attribute SOFT_HLUTNM of \wrcal_wr_cnt[3]_i_4\ : label is "soft_lutpair400";
  attribute SOFT_HLUTNM of \wrdq_div2_2to1_rdlvl_first.phy_wrdata[11]_i_1\ : label is "soft_lutpair406";
  attribute SOFT_HLUTNM of \wrdq_div2_2to1_rdlvl_first.phy_wrdata[12]_i_1\ : label is "soft_lutpair405";
  attribute SOFT_HLUTNM of \wrdq_div2_2to1_rdlvl_first.phy_wrdata[13]_i_1\ : label is "soft_lutpair376";
  attribute SOFT_HLUTNM of \wrdq_div2_2to1_rdlvl_first.phy_wrdata[14]_i_1\ : label is "soft_lutpair397";
  attribute SOFT_HLUTNM of \wrdq_div2_2to1_rdlvl_first.phy_wrdata[20]_i_1\ : label is "soft_lutpair406";
  attribute SOFT_HLUTNM of \wrdq_div2_2to1_rdlvl_first.phy_wrdata[21]_i_1\ : label is "soft_lutpair339";
  attribute SOFT_HLUTNM of \wrdq_div2_2to1_rdlvl_first.phy_wrdata[28]_i_1\ : label is "soft_lutpair405";
  attribute SOFT_HLUTNM of \wrdq_div2_2to1_rdlvl_first.phy_wrdata[29]_i_1\ : label is "soft_lutpair372";
  attribute SOFT_HLUTNM of \wrdq_div2_2to1_rdlvl_first.phy_wrdata[30]_i_1\ : label is "soft_lutpair397";
  attribute SOFT_HLUTNM of \wrdq_div2_2to1_rdlvl_first.phy_wrdata[31]_i_2\ : label is "soft_lutpair372";
  attribute SOFT_HLUTNM of \wrdq_div2_2to1_rdlvl_first.phy_wrdata[4]_i_1\ : label is "soft_lutpair371";
  attribute SOFT_HLUTNM of \wrdq_div2_2to1_rdlvl_first.phy_wrdata[5]_i_1\ : label is "soft_lutpair376";
  attribute SOFT_HLUTNM of \wrdq_div2_2to1_rdlvl_first.phy_wrdata[6]_i_1\ : label is "soft_lutpair371";
  attribute SOFT_HLUTNM of \wrdqen_div2.phy_wrdata_en_r1_i_3\ : label is "soft_lutpair290";
  attribute SOFT_HLUTNM of \wrdqen_div2.wrcal_pat_cnt[0]_i_1\ : label is "soft_lutpair336";
  attribute SOFT_HLUTNM of \wrdqen_div2.wrcal_pat_cnt[1]_i_1\ : label is "soft_lutpair336";
  attribute SOFT_HLUTNM of \wrdqen_div2.wrdata_pat_cnt[0]_i_1\ : label is "soft_lutpair337";
  attribute SOFT_HLUTNM of \wrdqen_div2.wrdata_pat_cnt[1]_i_1\ : label is "soft_lutpair337";
  attribute srl_name of wrlvl_rank_done_r6_reg_srl5 : label is "\u_mig_7series_nosysclock_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrlvl_rank_done_r6_reg_srl5 ";
begin
  PHYCTLWD(10 downto 0) <= \^phyctlwd\(10 downto 0);
  calib_ctl_wren_reg_0 <= \^calib_ctl_wren_reg_0\;
  calib_wrdata_en <= \^calib_wrdata_en\;
  cnt_pwron_cke_done_r <= \^cnt_pwron_cke_done_r\;
  ddr3_lm_done_r <= \^ddr3_lm_done_r\;
  detect_pi_found_dqs <= \^detect_pi_found_dqs\;
  \init_state_r_reg[5]_0\(13 downto 0) <= \^init_state_r_reg[5]_0\(13 downto 0);
  mem_init_done_r <= \^mem_init_done_r\;
  \one_rank.stg1_wr_done_reg_0\ <= \^one_rank.stg1_wr_done_reg_0\;
  \out\ <= init_complete_r1_timing;
  phy_read_calib <= \^phy_read_calib\;
  phy_write_calib <= \^phy_write_calib\;
  pi_calib_done_r1_reg_0 <= \^pi_calib_done_r1_reg_0\;
  pi_dqs_found_done_r1 <= \^pi_dqs_found_done_r1\;
  prbs_rdlvl_done_pulse_reg_0 <= \^prbs_rdlvl_done_pulse_reg_0\;
  prech_done <= \^prech_done\;
  prech_req_posedge_r_reg_0 <= \^prech_req_posedge_r_reg_0\;
  rdlvl_stg1_done_r1 <= \^rdlvl_stg1_done_r1\;
  wl_sm_start <= \^wl_sm_start\;
  wrcal_sanity_chk <= \^wrcal_sanity_chk\;
  wrlvl_done_r1 <= \^wrlvl_done_r1\;
  wrlvl_final_if_rst <= \^wrlvl_final_if_rst\;
\DDR3_1rank.phy_int_cs_n[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E000E000E00000"
    )
        port map (
      I0 => new_burst_r_i_1_n_0,
      I1 => \DDR3_1rank.phy_int_cs_n[1]_i_2_n_0\,
      I2 => \DDR3_1rank.phy_int_cs_n[1]_i_3_n_0\,
      I3 => \DDR3_1rank.phy_int_cs_n[1]_i_4_n_0\,
      I4 => \DDR3_1rank.phy_int_cs_n[1]_i_5_n_0\,
      I5 => \cnt_init_mr_r[0]_i_2_n_0\,
      O => \DDR3_1rank.phy_int_cs_n[1]_i_1_n_0\
    );
\DDR3_1rank.phy_int_cs_n[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => \^init_state_r_reg[5]_0\(9),
      I1 => \^init_state_r_reg[5]_0\(8),
      I2 => init_state_r(6),
      I3 => \^init_state_r_reg[5]_0\(11),
      I4 => \^init_state_r_reg[5]_0\(12),
      I5 => \gen_no_mirror.div_clk_loop[0].phy_bank[2]_i_3_n_0\,
      O => \DDR3_1rank.phy_int_cs_n[1]_i_2_n_0\
    );
\DDR3_1rank.phy_int_cs_n[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000004404"
    )
        port map (
      I0 => \num_refresh[3]_i_4_n_0\,
      I1 => \DDR3_1rank.phy_int_cs_n[1]_i_6_n_0\,
      I2 => prech_req_posedge_r_i_2_n_0,
      I3 => \complex_row_cnt_ocal[3]_i_6_n_0\,
      I4 => \num_refresh[3]_i_7_n_0\,
      I5 => \odd_cwl.phy_cas_n[1]_i_2_n_0\,
      O => \DDR3_1rank.phy_int_cs_n[1]_i_3_n_0\
    );
\DDR3_1rank.phy_int_cs_n[1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000100000000"
    )
        port map (
      I0 => \^init_state_r_reg[5]_0\(13),
      I1 => init_state_r(6),
      I2 => \^init_state_r_reg[5]_0\(8),
      I3 => \^init_state_r_reg[5]_0\(12),
      I4 => \^init_state_r_reg[5]_0\(10),
      I5 => \^init_state_r_reg[5]_0\(11),
      O => \DDR3_1rank.phy_int_cs_n[1]_i_4_n_0\
    );
\DDR3_1rank.phy_int_cs_n[1]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EF"
    )
        port map (
      I0 => \^init_state_r_reg[5]_0\(8),
      I1 => \^init_state_r_reg[5]_0\(11),
      I2 => \^init_state_r_reg[5]_0\(10),
      O => \DDR3_1rank.phy_int_cs_n[1]_i_5_n_0\
    );
\DDR3_1rank.phy_int_cs_n[1]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFF7FF7F"
    )
        port map (
      I0 => ddr3_lm_done_r_i_2_n_0,
      I1 => \DDR3_1rank.phy_int_cs_n[1]_i_7_n_0\,
      I2 => \^init_state_r_reg[5]_0\(10),
      I3 => init_state_r(6),
      I4 => \^init_state_r_reg[5]_0\(13),
      I5 => \DDR3_1rank.phy_int_cs_n[1]_i_8_n_0\,
      O => \DDR3_1rank.phy_int_cs_n[1]_i_6_n_0\
    );
\DDR3_1rank.phy_int_cs_n[1]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^init_state_r_reg[5]_0\(12),
      I1 => \^init_state_r_reg[5]_0\(11),
      O => \DDR3_1rank.phy_int_cs_n[1]_i_7_n_0\
    );
\DDR3_1rank.phy_int_cs_n[1]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000011001"
    )
        port map (
      I0 => \init_state_r[4]_i_20_n_0\,
      I1 => \^init_state_r_reg[5]_0\(11),
      I2 => \^init_state_r_reg[5]_0\(9),
      I3 => \^init_state_r_reg[5]_0\(8),
      I4 => \^init_state_r_reg[5]_0\(13),
      I5 => init_state_r(6),
      O => \DDR3_1rank.phy_int_cs_n[1]_i_8_n_0\
    );
\DDR3_1rank.phy_int_cs_n_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => CLK,
      CE => '1',
      D => \DDR3_1rank.phy_int_cs_n[1]_i_1_n_0\,
      Q => phy_cs_n(1),
      S => \calib_cke_reg[0]_0\
    );
\FSM_onehot_cal1_state_r[34]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^prech_done\,
      I1 => Q(0),
      O => rdlvl_rank_done_r
    );
\FSM_onehot_cal1_state_r[34]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^init_state_r_reg[5]_0\(4),
      I1 => rdlvl_stg1_start_r,
      O => rdlvl_stg1_start_reg_0
    );
\FSM_sequential_wl_state_r[1]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^wl_sm_start\,
      I1 => wr_level_done_r5,
      O => wl_sm_start_reg_0
    );
\back_to_back_reads_2_1.num_reads[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000055540000"
    )
        port map (
      I0 => \back_to_back_reads_2_1.num_reads_reg_n_0_[0]\,
      I1 => \back_to_back_reads_2_1.num_reads_reg_n_0_[1]\,
      I2 => \back_to_back_reads_2_1.num_reads_reg_n_0_[2]\,
      I3 => pi_dqs_found_start_i_2_n_0,
      I4 => \back_to_back_reads_2_1.num_reads[2]_i_2_n_0\,
      I5 => \back_to_back_reads_2_1.num_reads_reg[2]_0\,
      O => \back_to_back_reads_2_1.num_reads[0]_i_1_n_0\
    );
\back_to_back_reads_2_1.num_reads[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000099980000"
    )
        port map (
      I0 => \back_to_back_reads_2_1.num_reads_reg_n_0_[0]\,
      I1 => \back_to_back_reads_2_1.num_reads_reg_n_0_[1]\,
      I2 => \back_to_back_reads_2_1.num_reads_reg_n_0_[2]\,
      I3 => pi_dqs_found_start_i_2_n_0,
      I4 => \back_to_back_reads_2_1.num_reads[2]_i_2_n_0\,
      I5 => \back_to_back_reads_2_1.num_reads_reg[2]_0\,
      O => \back_to_back_reads_2_1.num_reads[1]_i_1_n_0\
    );
\back_to_back_reads_2_1.num_reads[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000E1E00000"
    )
        port map (
      I0 => \back_to_back_reads_2_1.num_reads_reg_n_0_[0]\,
      I1 => \back_to_back_reads_2_1.num_reads_reg_n_0_[1]\,
      I2 => \back_to_back_reads_2_1.num_reads_reg_n_0_[2]\,
      I3 => pi_dqs_found_start_i_2_n_0,
      I4 => \back_to_back_reads_2_1.num_reads[2]_i_2_n_0\,
      I5 => \back_to_back_reads_2_1.num_reads_reg[2]_0\,
      O => \back_to_back_reads_2_1.num_reads[2]_i_1_n_0\
    );
\back_to_back_reads_2_1.num_reads[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFFFFFFFFFF"
    )
        port map (
      I0 => \^init_state_r_reg[5]_0\(10),
      I1 => \^init_state_r_reg[5]_0\(11),
      I2 => \^init_state_r_reg[5]_0\(13),
      I3 => init_state_r(6),
      I4 => \^init_state_r_reg[5]_0\(12),
      I5 => prech_req_posedge_r_i_2_n_0,
      O => \back_to_back_reads_2_1.num_reads[2]_i_2_n_0\
    );
\back_to_back_reads_2_1.num_reads_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \back_to_back_reads_2_1.num_reads[0]_i_1_n_0\,
      Q => \back_to_back_reads_2_1.num_reads_reg_n_0_[0]\,
      R => '0'
    );
\back_to_back_reads_2_1.num_reads_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \back_to_back_reads_2_1.num_reads[1]_i_1_n_0\,
      Q => \back_to_back_reads_2_1.num_reads_reg_n_0_[1]\,
      R => '0'
    );
\back_to_back_reads_2_1.num_reads_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \back_to_back_reads_2_1.num_reads[2]_i_1_n_0\,
      Q => \back_to_back_reads_2_1.num_reads_reg_n_0_[2]\,
      R => '0'
    );
burst_addr_r_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000000AB"
    )
        port map (
      I0 => burst_addr_r_i_2_n_0,
      I1 => p_15_in(3),
      I2 => new_burst_r_i_1_n_0,
      I3 => ddr3_ila_basic(3),
      I4 => \back_to_back_reads_2_1.num_reads_reg[2]_0\,
      O => burst_addr_r_i_1_n_0
    );
burst_addr_r_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1001100100150011"
    )
        port map (
      I0 => \init_state_r[4]_i_5_n_0\,
      I1 => \^init_state_r_reg[5]_0\(12),
      I2 => \^init_state_r_reg[5]_0\(10),
      I3 => \^init_state_r_reg[5]_0\(11),
      I4 => \^init_state_r_reg[5]_0\(8),
      I5 => \^init_state_r_reg[5]_0\(9),
      O => burst_addr_r_i_2_n_0
    );
burst_addr_r_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => burst_addr_r_i_1_n_0,
      Q => p_15_in(3),
      R => '0'
    );
\cal2_state_r[3]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^wrcal_sanity_chk\,
      I1 => \cal2_state_r[3]_i_5\,
      O => wrcal_sanity_chk_reg_0
    );
\calib_cke_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \^cnt_pwron_cke_done_r\,
      Q => calib_cke(1),
      R => \calib_cke_reg[0]_0\
    );
\calib_cmd[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => wr_level_dqs_asrt,
      I1 => new_burst_r_i_1_n_0,
      O => \calib_cmd[0]_i_1_n_0\
    );
\calib_cmd[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wr_level_dqs_asrt,
      I1 => \calib_cmd[1]_i_2_n_0\,
      O => \calib_cmd[1]_i_1_n_0\
    );
\calib_cmd[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"10101011FFFFFFFF"
    )
        port map (
      I0 => p_3_out(0),
      I1 => \calib_cmd[1]_i_3_n_0\,
      I2 => rdlvl_pi_incdec,
      I3 => \calib_cmd[1]_i_4_n_0\,
      I4 => \calib_cmd[1]_i_5_n_0\,
      I5 => new_burst_r,
      O => \calib_cmd[1]_i_2_n_0\
    );
\calib_cmd[1]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAEAA"
    )
        port map (
      I0 => \calib_cmd[1]_i_6_n_0\,
      I1 => \init_state_r[6]_i_3_n_0\,
      I2 => init_state_r(6),
      I3 => \^init_state_r_reg[5]_0\(12),
      I4 => \cnt_init_mr_r[0]_i_3_n_0\,
      O => \calib_cmd[1]_i_3_n_0\
    );
\calib_cmd[1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000001000000000"
    )
        port map (
      I0 => \^init_state_r_reg[5]_0\(9),
      I1 => \^init_state_r_reg[5]_0\(12),
      I2 => \^init_state_r_reg[5]_0\(13),
      I3 => init_state_r(6),
      I4 => mpr_rdlvl_start_i_3_n_0,
      I5 => \^init_state_r_reg[5]_0\(8),
      O => \calib_cmd[1]_i_4_n_0\
    );
\calib_cmd[1]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000100000000"
    )
        port map (
      I0 => \^init_state_r_reg[5]_0\(9),
      I1 => \^init_state_r_reg[5]_0\(8),
      I2 => \cnt_init_mr_r[0]_i_3_n_0\,
      I3 => \^init_state_r_reg[5]_0\(13),
      I4 => init_state_r(6),
      I5 => \^init_state_r_reg[5]_0\(12),
      O => \calib_cmd[1]_i_5_n_0\
    );
\calib_cmd[1]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000001000000400"
    )
        port map (
      I0 => \init_state_r[4]_i_5_n_0\,
      I1 => \^init_state_r_reg[5]_0\(12),
      I2 => \^init_state_r_reg[5]_0\(10),
      I3 => \^init_state_r_reg[5]_0\(11),
      I4 => \^init_state_r_reg[5]_0\(8),
      I5 => \^init_state_r_reg[5]_0\(9),
      O => \calib_cmd[1]_i_6_n_0\
    );
\calib_cmd[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => new_burst_r_i_1_n_0,
      I1 => wr_level_dqs_asrt,
      O => \calib_cmd[2]_i_1_n_0\
    );
\calib_cmd_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \calib_cmd[0]_i_1_n_0\,
      Q => calib_cmd(0),
      R => '0'
    );
\calib_cmd_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \calib_cmd[1]_i_1_n_0\,
      Q => calib_cmd(1),
      R => '0'
    );
\calib_cmd_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \calib_cmd[2]_i_1_n_0\,
      Q => calib_cmd(2),
      R => '0'
    );
calib_ctl_wren_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^cnt_pwron_cke_done_r\,
      I1 => calib_ctl_wren_reg_1(0),
      O => p_112_in
    );
calib_ctl_wren_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => p_112_in,
      Q => \^calib_ctl_wren_reg_0\,
      R => \init_state_r_reg[6]_0\
    );
\calib_data_offset_0[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55045500"
    )
        port map (
      I0 => wr_level_dqs_asrt,
      I1 => \^pi_calib_done_r1_reg_0\,
      I2 => \calib_cmd[1]_i_2_n_0\,
      I3 => phy_wrdata_en_r10,
      I4 => \calib_data_offset_0_reg[2]_0\,
      O => \calib_data_offset_0[2]_i_1_n_0\
    );
\calib_data_offset_0[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBAABBABBBAABAAA"
    )
        port map (
      I0 => wr_level_dqs_asrt,
      I1 => \calib_data_offset_0[3]_i_2_n_0\,
      I2 => \^pi_dqs_found_done_r1\,
      I3 => \calib_data_offset_0_reg[3]_0\(0),
      I4 => init_dqsfound_done_r2,
      I5 => \calib_data_offset_0_reg[3]_1\(0),
      O => \calib_data_offset_0[3]_i_1_n_0\
    );
\calib_data_offset_0[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \calib_cmd[1]_i_2_n_0\,
      I1 => \^pi_calib_done_r1_reg_0\,
      O => \calib_data_offset_0[3]_i_2_n_0\
    );
\calib_data_offset_0[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FB"
    )
        port map (
      I0 => wr_level_dqs_asrt,
      I1 => \^pi_calib_done_r1_reg_0\,
      I2 => \calib_cmd[1]_i_2_n_0\,
      O => \calib_data_offset_0[5]_i_1_n_0\
    );
\calib_data_offset_0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \calib_data_offset_0_reg[0]_0\,
      Q => calib_data_offset_0(0),
      R => \calib_data_offset_0[5]_i_1_n_0\
    );
\calib_data_offset_0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \calib_data_offset_0_reg[1]_0\,
      Q => calib_data_offset_0(1),
      R => \calib_data_offset_0[5]_i_1_n_0\
    );
\calib_data_offset_0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \calib_data_offset_0[2]_i_1_n_0\,
      Q => calib_data_offset_0(2),
      R => '0'
    );
\calib_data_offset_0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \calib_data_offset_0[3]_i_1_n_0\,
      Q => calib_data_offset_0(3),
      R => '0'
    );
\calib_data_offset_0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \calib_data_offset_0_reg[4]_0\,
      Q => calib_data_offset_0(4),
      R => \calib_data_offset_0[5]_i_1_n_0\
    );
\calib_data_offset_0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \calib_data_offset_0_reg[5]_0\,
      Q => calib_data_offset_0(5),
      R => \calib_data_offset_0[5]_i_1_n_0\
    );
\calib_data_offset_1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => wr_level_dqs_asrt,
      Q => \calib_data_offset_1_reg_n_0_[3]\,
      R => '0'
    );
\calib_odt[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFE0000"
    )
        port map (
      I0 => \calib_odt[0]_i_2_n_0\,
      I1 => \oclk_wr_cnt[3]_i_4_n_0\,
      I2 => \complex_address[9]_i_4_n_0\,
      I3 => \calib_odt[0]_i_3_n_0\,
      I4 => \gen_rnk[0].mr1_r_reg_n_0_[0][1]\,
      I5 => \back_to_back_reads_2_1.num_reads_reg[2]_0\,
      O => \calib_odt[0]_i_1_n_0\
    );
\calib_odt[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFBA"
    )
        port map (
      I0 => wrlvl_final_if_rst_i_3_n_0,
      I1 => \init_state_r[3]_i_6_n_0\,
      I2 => \^init_state_r_reg[5]_0\(9),
      I3 => complex_odt_ext,
      I4 => complex_ocal_odt_ext,
      I5 => \calib_odt[0]_i_4_n_0\,
      O => \calib_odt[0]_i_2_n_0\
    );
\calib_odt[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAEAAAAA"
    )
        port map (
      I0 => \DDR3_1rank.phy_int_cs_n[1]_i_2_n_0\,
      I1 => wrlvl_odt,
      I2 => ddr3_lm_done_r_i_2_n_0,
      I3 => \calib_odt[0]_i_5_n_0\,
      I4 => \^init_state_r_reg[5]_0\(10),
      I5 => ddr3_lm_done_r_i_3_n_0,
      O => \calib_odt[0]_i_3_n_0\
    );
\calib_odt[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008000000010000"
    )
        port map (
      I0 => \^init_state_r_reg[5]_0\(11),
      I1 => \^init_state_r_reg[5]_0\(10),
      I2 => \init_state_r[4]_i_5_n_0\,
      I3 => \^init_state_r_reg[5]_0\(12),
      I4 => \^init_state_r_reg[5]_0\(9),
      I5 => \^init_state_r_reg[5]_0\(8),
      O => \calib_odt[0]_i_4_n_0\
    );
\calib_odt[0]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^init_state_r_reg[5]_0\(12),
      I1 => \^init_state_r_reg[5]_0\(11),
      O => \calib_odt[0]_i_5_n_0\
    );
\calib_odt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \calib_odt[0]_i_1_n_0\,
      Q => calib_odt(0),
      R => '0'
    );
\calib_seq[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => calib_ctl_wren_reg_1(0),
      I1 => \^cnt_pwron_cke_done_r\,
      I2 => \^phyctlwd\(9),
      O => \calib_seq[0]_i_1_n_0\
    );
\calib_seq[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^phyctlwd\(9),
      I1 => \^cnt_pwron_cke_done_r\,
      I2 => calib_ctl_wren_reg_1(0),
      I3 => \^phyctlwd\(10),
      O => \calib_seq[1]_i_1_n_0\
    );
\calib_seq_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \calib_seq[0]_i_1_n_0\,
      Q => \^phyctlwd\(9),
      R => \calib_cke_reg[0]_0\
    );
\calib_seq_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \calib_seq[1]_i_1_n_0\,
      Q => \^phyctlwd\(10),
      R => \calib_cke_reg[0]_0\
    );
calib_wrdata_en_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => calib_wrdata_en_i_2_n_0,
      O => phy_wrdata_en
    );
calib_wrdata_en_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => phy_wrdata_en_r1,
      I1 => phy_wrdata_en_r10,
      O => calib_wrdata_en_i_2_n_0
    );
calib_wrdata_en_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => phy_wrdata_en,
      Q => \^calib_wrdata_en\,
      R => '0'
    );
cnt_cmd_done_m7_r_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000020"
    )
        port map (
      I0 => cnt_cmd_done_m7_r_i_2_n_0,
      I1 => \cnt_cmd_r_reg_n_0_[2]\,
      I2 => \cnt_cmd_r_reg_n_0_[6]\,
      I3 => \cnt_cmd_r_reg_n_0_[1]\,
      I4 => \cnt_cmd_r_reg_n_0_[0]\,
      O => cnt_cmd_done_m7_r_i_1_n_0
    );
cnt_cmd_done_m7_r_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \cnt_cmd_r_reg_n_0_[4]\,
      I1 => \cnt_cmd_r_reg_n_0_[5]\,
      I2 => \cnt_cmd_r_reg_n_0_[3]\,
      O => cnt_cmd_done_m7_r_i_2_n_0
    );
cnt_cmd_done_m7_r_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => cnt_cmd_done_m7_r_i_1_n_0,
      Q => cnt_cmd_done_m7_r,
      R => '0'
    );
cnt_cmd_done_r_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \cnt_cmd_r[6]_i_4_n_0\,
      I1 => \cnt_cmd_r_reg_n_0_[6]\,
      O => cnt_cmd_done_r_i_1_n_0
    );
cnt_cmd_done_r_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => cnt_cmd_done_r_i_1_n_0,
      Q => cnt_cmd_done_r,
      R => '0'
    );
\cnt_cmd_r[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \cnt_cmd_r_reg_n_0_[0]\,
      O => \cnt_cmd_r[0]_i_1_n_0\
    );
\cnt_cmd_r[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \cnt_cmd_r_reg_n_0_[0]\,
      I1 => \cnt_cmd_r_reg_n_0_[1]\,
      O => \cnt_cmd_r[1]_i_1_n_0\
    );
\cnt_cmd_r[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \cnt_cmd_r_reg_n_0_[2]\,
      I1 => \cnt_cmd_r_reg_n_0_[0]\,
      I2 => \cnt_cmd_r_reg_n_0_[1]\,
      O => \cnt_cmd_r[2]_i_1_n_0\
    );
\cnt_cmd_r[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \cnt_cmd_r_reg_n_0_[3]\,
      I1 => \cnt_cmd_r_reg_n_0_[2]\,
      I2 => \cnt_cmd_r_reg_n_0_[1]\,
      I3 => \cnt_cmd_r_reg_n_0_[0]\,
      O => \cnt_cmd_r[3]_i_1_n_0\
    );
\cnt_cmd_r[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \cnt_cmd_r_reg_n_0_[4]\,
      I1 => \cnt_cmd_r_reg_n_0_[3]\,
      I2 => \cnt_cmd_r_reg_n_0_[0]\,
      I3 => \cnt_cmd_r_reg_n_0_[1]\,
      I4 => \cnt_cmd_r_reg_n_0_[2]\,
      O => \cnt_cmd_r[4]_i_1_n_0\
    );
\cnt_cmd_r[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \cnt_cmd_r_reg_n_0_[5]\,
      I1 => \cnt_cmd_r_reg_n_0_[2]\,
      I2 => \cnt_cmd_r_reg_n_0_[1]\,
      I3 => \cnt_cmd_r_reg_n_0_[0]\,
      I4 => \cnt_cmd_r_reg_n_0_[3]\,
      I5 => \cnt_cmd_r_reg_n_0_[4]\,
      O => \cnt_cmd_r[5]_i_1_n_0\
    );
\cnt_cmd_r[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => init_state_r(6),
      I1 => \cnt_cmd_r[6]_i_3_n_0\,
      O => \cnt_cmd_r[6]_i_1_n_0\
    );
\cnt_cmd_r[6]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \cnt_cmd_r_reg_n_0_[6]\,
      I1 => \cnt_cmd_r[6]_i_4_n_0\,
      O => \cnt_cmd_r[6]_i_2_n_0\
    );
\cnt_cmd_r[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF7CCB5CCE8B3F7"
    )
        port map (
      I0 => \^init_state_r_reg[5]_0\(9),
      I1 => \^init_state_r_reg[5]_0\(12),
      I2 => \^init_state_r_reg[5]_0\(10),
      I3 => \^init_state_r_reg[5]_0\(11),
      I4 => \^init_state_r_reg[5]_0\(13),
      I5 => \^init_state_r_reg[5]_0\(8),
      O => \cnt_cmd_r[6]_i_3_n_0\
    );
\cnt_cmd_r[6]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \cnt_cmd_r_reg_n_0_[2]\,
      I1 => \cnt_cmd_r_reg_n_0_[1]\,
      I2 => \cnt_cmd_r_reg_n_0_[0]\,
      I3 => \cnt_cmd_r_reg_n_0_[3]\,
      I4 => \cnt_cmd_r_reg_n_0_[5]\,
      I5 => \cnt_cmd_r_reg_n_0_[4]\,
      O => \cnt_cmd_r[6]_i_4_n_0\
    );
\cnt_cmd_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \cnt_cmd_r[0]_i_1_n_0\,
      Q => \cnt_cmd_r_reg_n_0_[0]\,
      R => \cnt_cmd_r[6]_i_1_n_0\
    );
\cnt_cmd_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \cnt_cmd_r[1]_i_1_n_0\,
      Q => \cnt_cmd_r_reg_n_0_[1]\,
      R => \cnt_cmd_r[6]_i_1_n_0\
    );
\cnt_cmd_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \cnt_cmd_r[2]_i_1_n_0\,
      Q => \cnt_cmd_r_reg_n_0_[2]\,
      R => \cnt_cmd_r[6]_i_1_n_0\
    );
\cnt_cmd_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \cnt_cmd_r[3]_i_1_n_0\,
      Q => \cnt_cmd_r_reg_n_0_[3]\,
      R => \cnt_cmd_r[6]_i_1_n_0\
    );
\cnt_cmd_r_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \cnt_cmd_r[4]_i_1_n_0\,
      Q => \cnt_cmd_r_reg_n_0_[4]\,
      R => \cnt_cmd_r[6]_i_1_n_0\
    );
\cnt_cmd_r_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \cnt_cmd_r[5]_i_1_n_0\,
      Q => \cnt_cmd_r_reg_n_0_[5]\,
      R => \cnt_cmd_r[6]_i_1_n_0\
    );
\cnt_cmd_r_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \cnt_cmd_r[6]_i_2_n_0\,
      Q => \cnt_cmd_r_reg_n_0_[6]\,
      R => \cnt_cmd_r[6]_i_1_n_0\
    );
cnt_dllk_zqinit_done_r_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EAAA"
    )
        port map (
      I0 => cnt_dllk_zqinit_done_r,
      I1 => cnt_dllk_zqinit_r_reg(6),
      I2 => mem_init_done_r_i_2_n_0,
      I3 => cnt_dllk_zqinit_r_reg(7),
      O => cnt_dllk_zqinit_done_r_i_1_n_0
    );
cnt_dllk_zqinit_done_r_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => cnt_dllk_zqinit_done_r_i_1_n_0,
      Q => cnt_dllk_zqinit_done_r,
      R => \cnt_dllk_zqinit_r[7]_i_1_n_0\
    );
\cnt_dllk_zqinit_r[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => cnt_dllk_zqinit_r_reg(0),
      O => \p_0_in__3\(0)
    );
\cnt_dllk_zqinit_r[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => cnt_dllk_zqinit_r_reg(1),
      I1 => cnt_dllk_zqinit_r_reg(0),
      O => \p_0_in__3\(1)
    );
\cnt_dllk_zqinit_r[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => cnt_dllk_zqinit_r_reg(2),
      I1 => cnt_dllk_zqinit_r_reg(0),
      I2 => cnt_dllk_zqinit_r_reg(1),
      O => \p_0_in__3\(2)
    );
\cnt_dllk_zqinit_r[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => cnt_dllk_zqinit_r_reg(3),
      I1 => cnt_dllk_zqinit_r_reg(1),
      I2 => cnt_dllk_zqinit_r_reg(0),
      I3 => cnt_dllk_zqinit_r_reg(2),
      O => \p_0_in__3\(3)
    );
\cnt_dllk_zqinit_r[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => cnt_dllk_zqinit_r_reg(4),
      I1 => cnt_dllk_zqinit_r_reg(2),
      I2 => cnt_dllk_zqinit_r_reg(0),
      I3 => cnt_dllk_zqinit_r_reg(1),
      I4 => cnt_dllk_zqinit_r_reg(3),
      O => \p_0_in__3\(4)
    );
\cnt_dllk_zqinit_r[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => cnt_dllk_zqinit_r_reg(5),
      I1 => cnt_dllk_zqinit_r_reg(3),
      I2 => cnt_dllk_zqinit_r_reg(1),
      I3 => cnt_dllk_zqinit_r_reg(0),
      I4 => cnt_dllk_zqinit_r_reg(2),
      I5 => cnt_dllk_zqinit_r_reg(4),
      O => \p_0_in__3\(5)
    );
\cnt_dllk_zqinit_r[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => cnt_dllk_zqinit_r_reg(6),
      I1 => mem_init_done_r_i_2_n_0,
      O => \p_0_in__3\(6)
    );
\cnt_dllk_zqinit_r[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000001000000000"
    )
        port map (
      I0 => \^init_state_r_reg[5]_0\(13),
      I1 => init_state_r(6),
      I2 => \^init_state_r_reg[5]_0\(10),
      I3 => \^init_state_r_reg[5]_0\(12),
      I4 => \^init_state_r_reg[5]_0\(11),
      I5 => \cnt_dllk_zqinit_r[7]_i_3_n_0\,
      O => \cnt_dllk_zqinit_r[7]_i_1_n_0\
    );
\cnt_dllk_zqinit_r[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => cnt_dllk_zqinit_r_reg(7),
      I1 => mem_init_done_r_i_2_n_0,
      I2 => cnt_dllk_zqinit_r_reg(6),
      O => \p_0_in__3\(7)
    );
\cnt_dllk_zqinit_r[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^init_state_r_reg[5]_0\(8),
      I1 => \^init_state_r_reg[5]_0\(9),
      O => \cnt_dllk_zqinit_r[7]_i_3_n_0\
    );
\cnt_dllk_zqinit_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \p_0_in__3\(0),
      Q => cnt_dllk_zqinit_r_reg(0),
      R => \cnt_dllk_zqinit_r[7]_i_1_n_0\
    );
\cnt_dllk_zqinit_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \p_0_in__3\(1),
      Q => cnt_dllk_zqinit_r_reg(1),
      R => \cnt_dllk_zqinit_r[7]_i_1_n_0\
    );
\cnt_dllk_zqinit_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \p_0_in__3\(2),
      Q => cnt_dllk_zqinit_r_reg(2),
      R => \cnt_dllk_zqinit_r[7]_i_1_n_0\
    );
\cnt_dllk_zqinit_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \p_0_in__3\(3),
      Q => cnt_dllk_zqinit_r_reg(3),
      R => \cnt_dllk_zqinit_r[7]_i_1_n_0\
    );
\cnt_dllk_zqinit_r_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \p_0_in__3\(4),
      Q => cnt_dllk_zqinit_r_reg(4),
      R => \cnt_dllk_zqinit_r[7]_i_1_n_0\
    );
\cnt_dllk_zqinit_r_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \p_0_in__3\(5),
      Q => cnt_dllk_zqinit_r_reg(5),
      R => \cnt_dllk_zqinit_r[7]_i_1_n_0\
    );
\cnt_dllk_zqinit_r_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \p_0_in__3\(6),
      Q => cnt_dllk_zqinit_r_reg(6),
      R => \cnt_dllk_zqinit_r[7]_i_1_n_0\
    );
\cnt_dllk_zqinit_r_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \p_0_in__3\(7),
      Q => cnt_dllk_zqinit_r_reg(7),
      R => \cnt_dllk_zqinit_r[7]_i_1_n_0\
    );
cnt_init_af_done_r_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000E222"
    )
        port map (
      I0 => cnt_init_af_done_r,
      I1 => cnt_init_mr_r1,
      I2 => cnt_init_af_r(1),
      I3 => cnt_init_af_r(0),
      I4 => \reg_ctrl_cnt_r[3]_i_1_n_0\,
      O => cnt_init_af_done_r_i_1_n_0
    );
cnt_init_af_done_r_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => cnt_init_af_done_r_i_1_n_0,
      Q => cnt_init_af_done_r,
      R => '0'
    );
\cnt_init_af_r[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"06"
    )
        port map (
      I0 => cnt_init_af_r(0),
      I1 => cnt_init_mr_r1,
      I2 => \reg_ctrl_cnt_r[3]_i_1_n_0\,
      O => \cnt_init_af_r[0]_i_1_n_0\
    );
\cnt_init_af_r[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"006A"
    )
        port map (
      I0 => cnt_init_af_r(1),
      I1 => cnt_init_mr_r1,
      I2 => cnt_init_af_r(0),
      I3 => \reg_ctrl_cnt_r[3]_i_1_n_0\,
      O => \cnt_init_af_r[1]_i_1_n_0\
    );
\cnt_init_af_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \cnt_init_af_r[0]_i_1_n_0\,
      Q => cnt_init_af_r(0),
      R => '0'
    );
\cnt_init_af_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \cnt_init_af_r[1]_i_1_n_0\,
      Q => cnt_init_af_r(1),
      R => '0'
    );
cnt_init_mr_done_r_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000E222"
    )
        port map (
      I0 => cnt_init_mr_done_r,
      I1 => \cnt_init_mr_r[1]_i_2_n_0\,
      I2 => cnt_init_mr_r(0),
      I3 => cnt_init_mr_r(1),
      I4 => \reg_ctrl_cnt_r[3]_i_1_n_0\,
      I5 => cnt_init_mr_r1,
      O => cnt_init_mr_done_r_i_1_n_0
    );
cnt_init_mr_done_r_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => cnt_init_mr_done_r_i_1_n_0,
      Q => cnt_init_mr_done_r,
      R => '0'
    );
\cnt_init_mr_r[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AAAAA9A8"
    )
        port map (
      I0 => cnt_init_mr_r(0),
      I1 => \cnt_init_mr_r[0]_i_2_n_0\,
      I2 => \cnt_init_mr_r[0]_i_3_n_0\,
      I3 => \^init_state_r_reg[5]_0\(9),
      I4 => \^init_state_r_reg[5]_0\(8),
      I5 => cnt_init_mr_r1,
      O => \cnt_init_mr_r[0]_i_1_n_0\
    );
\cnt_init_mr_r[0]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \^init_state_r_reg[5]_0\(12),
      I1 => \^init_state_r_reg[5]_0\(13),
      I2 => init_state_r(6),
      O => \cnt_init_mr_r[0]_i_2_n_0\
    );
\cnt_init_mr_r[0]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^init_state_r_reg[5]_0\(10),
      I1 => \^init_state_r_reg[5]_0\(11),
      O => \cnt_init_mr_r[0]_i_3_n_0\
    );
\cnt_init_mr_r[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000006A"
    )
        port map (
      I0 => cnt_init_mr_r(1),
      I1 => \cnt_init_mr_r[1]_i_2_n_0\,
      I2 => cnt_init_mr_r(0),
      I3 => \reg_ctrl_cnt_r[3]_i_1_n_0\,
      I4 => cnt_init_mr_r1,
      O => \cnt_init_mr_r[1]_i_1_n_0\
    );
\cnt_init_mr_r[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000100000000"
    )
        port map (
      I0 => \^init_state_r_reg[5]_0\(12),
      I1 => \^init_state_r_reg[5]_0\(13),
      I2 => init_state_r(6),
      I3 => \^init_state_r_reg[5]_0\(10),
      I4 => \^init_state_r_reg[5]_0\(11),
      I5 => prech_req_posedge_r_i_2_n_0,
      O => \cnt_init_mr_r[1]_i_2_n_0\
    );
\cnt_init_mr_r[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => \^init_state_r_reg[5]_0\(8),
      I1 => mpr_rdlvl_start_i_3_n_0,
      I2 => \^init_state_r_reg[5]_0\(12),
      I3 => ddr3_lm_done_r_i_3_n_0,
      I4 => \^init_state_r_reg[5]_0\(9),
      I5 => \^mem_init_done_r\,
      O => cnt_init_mr_r1
    );
\cnt_init_mr_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \cnt_init_mr_r[0]_i_1_n_0\,
      Q => cnt_init_mr_r(0),
      R => '0'
    );
\cnt_init_mr_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \cnt_init_mr_r[1]_i_1_n_0\,
      Q => cnt_init_mr_r(1),
      R => '0'
    );
\cnt_pwron_ce_r[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => cnt_pwron_ce_r_reg(0),
      O => \p_0_in__0\(0)
    );
\cnt_pwron_ce_r[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => cnt_pwron_ce_r_reg(1),
      I1 => cnt_pwron_ce_r_reg(0),
      O => \p_0_in__0\(1)
    );
\cnt_pwron_ce_r[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => cnt_pwron_ce_r_reg(2),
      I1 => cnt_pwron_ce_r_reg(0),
      I2 => cnt_pwron_ce_r_reg(1),
      O => \p_0_in__0\(2)
    );
\cnt_pwron_ce_r[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => cnt_pwron_ce_r_reg(3),
      I1 => cnt_pwron_ce_r_reg(1),
      I2 => cnt_pwron_ce_r_reg(0),
      I3 => cnt_pwron_ce_r_reg(2),
      O => \p_0_in__0\(3)
    );
\cnt_pwron_ce_r[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => cnt_pwron_ce_r_reg(4),
      I1 => cnt_pwron_ce_r_reg(2),
      I2 => cnt_pwron_ce_r_reg(0),
      I3 => cnt_pwron_ce_r_reg(1),
      I4 => cnt_pwron_ce_r_reg(3),
      O => \p_0_in__0\(4)
    );
\cnt_pwron_ce_r[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => cnt_pwron_ce_r_reg(5),
      I1 => cnt_pwron_ce_r_reg(3),
      I2 => cnt_pwron_ce_r_reg(1),
      I3 => cnt_pwron_ce_r_reg(0),
      I4 => cnt_pwron_ce_r_reg(2),
      I5 => cnt_pwron_ce_r_reg(4),
      O => \p_0_in__0\(5)
    );
\cnt_pwron_ce_r[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => cnt_pwron_ce_r_reg(6),
      I1 => pwron_ce_r_i_2_n_0,
      O => \p_0_in__0\(6)
    );
\cnt_pwron_ce_r[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => cnt_pwron_ce_r_reg(7),
      I1 => pwron_ce_r_i_2_n_0,
      I2 => cnt_pwron_ce_r_reg(6),
      O => \p_0_in__0\(7)
    );
\cnt_pwron_ce_r[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => cnt_pwron_ce_r_reg(8),
      I1 => cnt_pwron_ce_r_reg(6),
      I2 => pwron_ce_r_i_2_n_0,
      I3 => cnt_pwron_ce_r_reg(7),
      O => \p_0_in__0\(8)
    );
\cnt_pwron_ce_r[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => cnt_pwron_ce_r_reg(9),
      I1 => cnt_pwron_ce_r_reg(7),
      I2 => pwron_ce_r_i_2_n_0,
      I3 => cnt_pwron_ce_r_reg(6),
      I4 => cnt_pwron_ce_r_reg(8),
      O => \p_0_in__0\(9)
    );
\cnt_pwron_ce_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \p_0_in__0\(0),
      Q => cnt_pwron_ce_r_reg(0),
      R => rstdiv0_sync_r1
    );
\cnt_pwron_ce_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \p_0_in__0\(1),
      Q => cnt_pwron_ce_r_reg(1),
      R => rstdiv0_sync_r1
    );
\cnt_pwron_ce_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \p_0_in__0\(2),
      Q => cnt_pwron_ce_r_reg(2),
      R => rstdiv0_sync_r1
    );
\cnt_pwron_ce_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \p_0_in__0\(3),
      Q => cnt_pwron_ce_r_reg(3),
      R => rstdiv0_sync_r1
    );
\cnt_pwron_ce_r_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \p_0_in__0\(4),
      Q => cnt_pwron_ce_r_reg(4),
      R => rstdiv0_sync_r1
    );
\cnt_pwron_ce_r_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \p_0_in__0\(5),
      Q => cnt_pwron_ce_r_reg(5),
      R => rstdiv0_sync_r1
    );
\cnt_pwron_ce_r_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \p_0_in__0\(6),
      Q => cnt_pwron_ce_r_reg(6),
      R => rstdiv0_sync_r1
    );
\cnt_pwron_ce_r_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \p_0_in__0\(7),
      Q => cnt_pwron_ce_r_reg(7),
      R => rstdiv0_sync_r1
    );
\cnt_pwron_ce_r_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \p_0_in__0\(8),
      Q => cnt_pwron_ce_r_reg(8),
      R => rstdiv0_sync_r1
    );
\cnt_pwron_ce_r_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \p_0_in__0\(9),
      Q => cnt_pwron_ce_r_reg(9),
      R => rstdiv0_sync_r1
    );
cnt_pwron_cke_done_r_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F200"
    )
        port map (
      I0 => cnt_pwron_cke_done_r_i_2_n_0,
      I1 => cnt_pwron_cke_done_r_i_3_n_0,
      I2 => \^cnt_pwron_cke_done_r\,
      I3 => calib_ctl_wren_reg_1(0),
      I4 => \back_to_back_reads_2_1.num_reads_reg[2]_0\,
      O => cnt_pwron_cke_done_r_i_1_n_0
    );
cnt_pwron_cke_done_r_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000100"
    )
        port map (
      I0 => cnt_pwron_r_reg(8),
      I1 => cnt_pwron_r_reg(2),
      I2 => cnt_pwron_r_reg(7),
      I3 => cnt_pwron_r_reg(5),
      I4 => cnt_pwron_r_reg(3),
      O => cnt_pwron_cke_done_r_i_2_n_0
    );
cnt_pwron_cke_done_r_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DFFF"
    )
        port map (
      I0 => cnt_pwron_r_reg(1),
      I1 => cnt_pwron_r_reg(0),
      I2 => cnt_pwron_r_reg(6),
      I3 => cnt_pwron_r_reg(4),
      O => cnt_pwron_cke_done_r_i_3_n_0
    );
cnt_pwron_cke_done_r_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => cnt_pwron_cke_done_r_i_1_n_0,
      Q => \^cnt_pwron_cke_done_r\,
      R => '0'
    );
\cnt_pwron_r[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => cnt_pwron_r_reg(0),
      O => \p_0_in__0__0\(0)
    );
\cnt_pwron_r[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => cnt_pwron_r_reg(1),
      I1 => cnt_pwron_r_reg(0),
      O => \p_0_in__0__0\(1)
    );
\cnt_pwron_r[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => cnt_pwron_r_reg(2),
      I1 => cnt_pwron_r_reg(0),
      I2 => cnt_pwron_r_reg(1),
      O => \p_0_in__0__0\(2)
    );
\cnt_pwron_r[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => cnt_pwron_r_reg(3),
      I1 => cnt_pwron_r_reg(1),
      I2 => cnt_pwron_r_reg(0),
      I3 => cnt_pwron_r_reg(2),
      O => \p_0_in__0__0\(3)
    );
\cnt_pwron_r[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => cnt_pwron_r_reg(4),
      I1 => cnt_pwron_r_reg(2),
      I2 => cnt_pwron_r_reg(0),
      I3 => cnt_pwron_r_reg(1),
      I4 => cnt_pwron_r_reg(3),
      O => \p_0_in__0__0\(4)
    );
\cnt_pwron_r[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => cnt_pwron_r_reg(5),
      I1 => cnt_pwron_r_reg(3),
      I2 => cnt_pwron_r_reg(1),
      I3 => cnt_pwron_r_reg(0),
      I4 => cnt_pwron_r_reg(2),
      I5 => cnt_pwron_r_reg(4),
      O => \p_0_in__0__0\(5)
    );
\cnt_pwron_r[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => cnt_pwron_r_reg(6),
      I1 => \cnt_pwron_r[8]_i_2_n_0\,
      O => \p_0_in__0__0\(6)
    );
\cnt_pwron_r[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => cnt_pwron_r_reg(7),
      I1 => \cnt_pwron_r[8]_i_2_n_0\,
      I2 => cnt_pwron_r_reg(6),
      O => \p_0_in__0__0\(7)
    );
\cnt_pwron_r[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => cnt_pwron_r_reg(8),
      I1 => cnt_pwron_r_reg(6),
      I2 => \cnt_pwron_r[8]_i_2_n_0\,
      I3 => cnt_pwron_r_reg(7),
      O => \p_0_in__0__0\(8)
    );
\cnt_pwron_r[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => cnt_pwron_r_reg(5),
      I1 => cnt_pwron_r_reg(3),
      I2 => cnt_pwron_r_reg(1),
      I3 => cnt_pwron_r_reg(0),
      I4 => cnt_pwron_r_reg(2),
      I5 => cnt_pwron_r_reg(4),
      O => \cnt_pwron_r[8]_i_2_n_0\
    );
\cnt_pwron_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => pwron_ce_r,
      D => \p_0_in__0__0\(0),
      Q => cnt_pwron_r_reg(0),
      R => rstdiv0_sync_r1
    );
\cnt_pwron_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => pwron_ce_r,
      D => \p_0_in__0__0\(1),
      Q => cnt_pwron_r_reg(1),
      R => rstdiv0_sync_r1
    );
\cnt_pwron_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => pwron_ce_r,
      D => \p_0_in__0__0\(2),
      Q => cnt_pwron_r_reg(2),
      R => rstdiv0_sync_r1
    );
\cnt_pwron_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => pwron_ce_r,
      D => \p_0_in__0__0\(3),
      Q => cnt_pwron_r_reg(3),
      R => rstdiv0_sync_r1
    );
\cnt_pwron_r_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => pwron_ce_r,
      D => \p_0_in__0__0\(4),
      Q => cnt_pwron_r_reg(4),
      R => rstdiv0_sync_r1
    );
\cnt_pwron_r_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => pwron_ce_r,
      D => \p_0_in__0__0\(5),
      Q => cnt_pwron_r_reg(5),
      R => rstdiv0_sync_r1
    );
\cnt_pwron_r_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => pwron_ce_r,
      D => \p_0_in__0__0\(6),
      Q => cnt_pwron_r_reg(6),
      R => rstdiv0_sync_r1
    );
\cnt_pwron_r_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => pwron_ce_r,
      D => \p_0_in__0__0\(7),
      Q => cnt_pwron_r_reg(7),
      R => rstdiv0_sync_r1
    );
\cnt_pwron_r_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => pwron_ce_r,
      D => \p_0_in__0__0\(8),
      Q => cnt_pwron_r_reg(8),
      R => rstdiv0_sync_r1
    );
cnt_pwron_reset_done_r_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F200"
    )
        port map (
      I0 => cnt_pwron_cke_done_r_i_2_n_0,
      I1 => cnt_pwron_reset_done_r_i_2_n_0,
      I2 => cnt_pwron_reset_done_r,
      I3 => calib_ctl_wren_reg_1(0),
      I4 => \back_to_back_reads_2_1.num_reads_reg[2]_0\,
      O => cnt_pwron_reset_done_r_i_1_n_0
    );
cnt_pwron_reset_done_r_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFD"
    )
        port map (
      I0 => cnt_pwron_r_reg(0),
      I1 => cnt_pwron_r_reg(1),
      I2 => cnt_pwron_r_reg(6),
      I3 => cnt_pwron_r_reg(4),
      O => cnt_pwron_reset_done_r_i_2_n_0
    );
cnt_pwron_reset_done_r_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => cnt_pwron_reset_done_r_i_1_n_0,
      Q => cnt_pwron_reset_done_r,
      R => '0'
    );
cnt_txpr_done_r_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAABAAA"
    )
        port map (
      I0 => cnt_txpr_done_r,
      I1 => cnt_txpr_done_r_i_2_n_0,
      I2 => cnt_txpr_r_reg(5),
      I3 => cnt_txpr_r_reg(2),
      I4 => cnt_txpr_r_reg(7),
      I5 => cnt_txpr_r_reg(3),
      O => cnt_txpr_done_r_i_1_n_0
    );
cnt_txpr_done_r_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFDF"
    )
        port map (
      I0 => cnt_txpr_r_reg(1),
      I1 => cnt_txpr_r_reg(0),
      I2 => cnt_txpr_r_reg(4),
      I3 => cnt_txpr_r_reg(6),
      O => cnt_txpr_done_r_i_2_n_0
    );
cnt_txpr_done_r_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => cnt_txpr_done_r_i_1_n_0,
      Q => cnt_txpr_done_r,
      R => clear
    );
\cnt_txpr_r[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => cnt_txpr_r_reg(0),
      O => \p_0_in__1\(0)
    );
\cnt_txpr_r[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => cnt_txpr_r_reg(1),
      I1 => cnt_txpr_r_reg(0),
      O => \p_0_in__1\(1)
    );
\cnt_txpr_r[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => cnt_txpr_r_reg(2),
      I1 => cnt_txpr_r_reg(0),
      I2 => cnt_txpr_r_reg(1),
      O => \p_0_in__1\(2)
    );
\cnt_txpr_r[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => cnt_txpr_r_reg(3),
      I1 => cnt_txpr_r_reg(1),
      I2 => cnt_txpr_r_reg(0),
      I3 => cnt_txpr_r_reg(2),
      O => \p_0_in__1\(3)
    );
\cnt_txpr_r[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => cnt_txpr_r_reg(4),
      I1 => cnt_txpr_r_reg(2),
      I2 => cnt_txpr_r_reg(0),
      I3 => cnt_txpr_r_reg(1),
      I4 => cnt_txpr_r_reg(3),
      O => \p_0_in__1\(4)
    );
\cnt_txpr_r[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => cnt_txpr_r_reg(5),
      I1 => cnt_txpr_r_reg(3),
      I2 => cnt_txpr_r_reg(1),
      I3 => cnt_txpr_r_reg(0),
      I4 => cnt_txpr_r_reg(2),
      I5 => cnt_txpr_r_reg(4),
      O => \p_0_in__1\(5)
    );
\cnt_txpr_r[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => cnt_txpr_r_reg(6),
      I1 => \cnt_txpr_r[7]_i_3_n_0\,
      O => \p_0_in__1\(6)
    );
\cnt_txpr_r[7]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^cnt_pwron_cke_done_r\,
      O => clear
    );
\cnt_txpr_r[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => cnt_txpr_r_reg(7),
      I1 => \cnt_txpr_r[7]_i_3_n_0\,
      I2 => cnt_txpr_r_reg(6),
      O => \p_0_in__1\(7)
    );
\cnt_txpr_r[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => cnt_txpr_r_reg(5),
      I1 => cnt_txpr_r_reg(3),
      I2 => cnt_txpr_r_reg(1),
      I3 => cnt_txpr_r_reg(0),
      I4 => cnt_txpr_r_reg(2),
      I5 => cnt_txpr_r_reg(4),
      O => \cnt_txpr_r[7]_i_3_n_0\
    );
\cnt_txpr_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \p_0_in__1\(0),
      Q => cnt_txpr_r_reg(0),
      R => clear
    );
\cnt_txpr_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \p_0_in__1\(1),
      Q => cnt_txpr_r_reg(1),
      R => clear
    );
\cnt_txpr_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \p_0_in__1\(2),
      Q => cnt_txpr_r_reg(2),
      R => clear
    );
\cnt_txpr_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \p_0_in__1\(3),
      Q => cnt_txpr_r_reg(3),
      R => clear
    );
\cnt_txpr_r_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \p_0_in__1\(4),
      Q => cnt_txpr_r_reg(4),
      R => clear
    );
\cnt_txpr_r_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \p_0_in__1\(5),
      Q => cnt_txpr_r_reg(5),
      R => clear
    );
\cnt_txpr_r_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \p_0_in__1\(6),
      Q => cnt_txpr_r_reg(6),
      R => clear
    );
\cnt_txpr_r_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \p_0_in__1\(7),
      Q => cnt_txpr_r_reg(7),
      R => clear
    );
\complex_address[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF04FF04040400"
    )
        port map (
      I0 => \^init_state_r_reg[5]_0\(9),
      I1 => \^init_state_r_reg[5]_0\(8),
      I2 => \complex_address[9]_i_2_n_0\,
      I3 => init_state_r1(2),
      I4 => \complex_address[9]_i_3_n_0\,
      I5 => \complex_address[9]_i_4_n_0\,
      O => complex_address0
    );
\complex_address[9]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFDFFFFF"
    )
        port map (
      I0 => \^init_state_r_reg[5]_0\(11),
      I1 => \^init_state_r_reg[5]_0\(10),
      I2 => \^init_state_r_reg[5]_0\(12),
      I3 => init_state_r(6),
      I4 => \^init_state_r_reg[5]_0\(13),
      O => \complex_address[9]_i_2_n_0\
    );
\complex_address[9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFDFFFFFFFFFFFFF"
    )
        port map (
      I0 => init_state_r1(4),
      I1 => init_state_r1(1),
      I2 => init_state_r1(3),
      I3 => init_state_r1(6),
      I4 => init_state_r1(5),
      I5 => init_state_r1(0),
      O => \complex_address[9]_i_3_n_0\
    );
\complex_address[9]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \^init_state_r_reg[5]_0\(8),
      I1 => \^init_state_r_reg[5]_0\(10),
      I2 => \^init_state_r_reg[5]_0\(12),
      I3 => \^init_state_r_reg[5]_0\(11),
      I4 => \^init_state_r_reg[5]_0\(9),
      I5 => \init_state_r[4]_i_5_n_0\,
      O => \complex_address[9]_i_4_n_0\
    );
\complex_address_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => complex_address0,
      D => \gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[0]\,
      Q => \complex_address_reg_n_0_[0]\,
      R => \init_state_r_reg[6]_0\
    );
\complex_address_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => complex_address0,
      D => \gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[1]\,
      Q => \complex_address_reg_n_0_[1]\,
      R => \init_state_r_reg[6]_0\
    );
\complex_address_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => complex_address0,
      D => \gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[2]\,
      Q => \complex_address_reg_n_0_[2]\,
      R => \init_state_r_reg[6]_0\
    );
\complex_address_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => complex_address0,
      D => \gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[3]\,
      Q => \complex_address_reg_n_0_[3]\,
      R => \init_state_r_reg[6]_0\
    );
\complex_address_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => complex_address0,
      D => \gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[4]\,
      Q => \complex_address_reg_n_0_[4]\,
      R => \init_state_r_reg[6]_0\
    );
\complex_address_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => complex_address0,
      D => \gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[5]\,
      Q => \complex_address_reg_n_0_[5]\,
      R => \init_state_r_reg[6]_0\
    );
\complex_address_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => complex_address0,
      D => \gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[6]\,
      Q => \complex_address_reg_n_0_[6]\,
      R => \init_state_r_reg[6]_0\
    );
\complex_address_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => complex_address0,
      D => \gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[7]\,
      Q => \complex_address_reg_n_0_[7]\,
      R => \init_state_r_reg[6]_0\
    );
\complex_address_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => complex_address0,
      D => \gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[8]\,
      Q => \complex_address_reg_n_0_[8]\,
      R => \init_state_r_reg[6]_0\
    );
\complex_address_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => complex_address0,
      D => \gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[9]\,
      Q => \complex_address_reg_n_0_[9]\,
      R => \init_state_r_reg[6]_0\
    );
complex_byte_rd_done_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00001110"
    )
        port map (
      I0 => \num_refresh_reg[3]_0\,
      I1 => \^prbs_rdlvl_done_pulse_reg_0\,
      I2 => complex_byte_rd_done_i_2_n_0,
      I3 => complex_byte_rd_done,
      I4 => \stg1_wr_rd_cnt[8]_i_4_n_0\,
      O => complex_byte_rd_done_i_1_n_0
    );
complex_byte_rd_done_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000800000000000"
    )
        port map (
      I0 => complex_row1_rd_cnt(1),
      I1 => complex_row1_rd_cnt(0),
      I2 => complex_row1_rd_cnt(2),
      I3 => complex_row1_rd_done,
      I4 => complex_row1_rd_done_r1,
      I5 => ddr3_ila_basic(2),
      O => complex_byte_rd_done_i_2_n_0
    );
complex_byte_rd_done_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => complex_byte_rd_done_i_1_n_0,
      Q => complex_byte_rd_done,
      R => '0'
    );
\complex_num_reads[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF26EE"
    )
        port map (
      I0 => \complex_num_reads_reg_n_0_[0]\,
      I1 => \complex_num_reads[3]_i_2_n_0\,
      I2 => \complex_num_writes[0]_i_2_n_0\,
      I3 => \complex_num_reads[2]_i_5_n_0\,
      I4 => \complex_num_reads[3]_i_4_n_0\,
      O => \complex_num_reads[0]_i_1_n_0\
    );
\complex_num_reads[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000222FE22"
    )
        port map (
      I0 => \complex_num_reads_reg_n_0_[1]\,
      I1 => \complex_num_reads[2]_i_2_n_0\,
      I2 => \complex_num_writes[2]_i_3_n_0\,
      I3 => \complex_num_reads[2]_i_5_n_0\,
      I4 => \complex_num_reads[1]_i_2_n_0\,
      I5 => \complex_num_reads[1]_i_3_n_0\,
      O => \complex_num_reads[1]_i_1_n_0\
    );
\complex_num_reads[1]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A88A"
    )
        port map (
      I0 => \complex_num_writes[4]_i_7_n_0\,
      I1 => \complex_num_writes[0]_i_2_n_0\,
      I2 => \complex_num_reads_reg_n_0_[1]\,
      I3 => \complex_num_reads_reg_n_0_[0]\,
      O => \complex_num_reads[1]_i_2_n_0\
    );
\complex_num_reads[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEEAAAAAAAAAAA"
    )
        port map (
      I0 => \num_refresh_reg[3]_0\,
      I1 => \complex_num_writes[4]_i_10_n_0\,
      I2 => \complex_num_reads_reg_n_0_[2]\,
      I3 => \complex_num_reads_reg_n_0_[1]\,
      I4 => \complex_num_reads_reg_n_0_[3]\,
      I5 => \complex_num_reads[2]_i_5_n_0\,
      O => \complex_num_reads[1]_i_3_n_0\
    );
\complex_num_reads[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000006EAE2222"
    )
        port map (
      I0 => \complex_num_reads_reg_n_0_[2]\,
      I1 => \complex_num_reads[2]_i_2_n_0\,
      I2 => \complex_num_reads[2]_i_3_n_0\,
      I3 => \complex_num_reads[2]_i_4_n_0\,
      I4 => \complex_num_reads[2]_i_5_n_0\,
      I5 => \complex_num_reads[2]_i_6_n_0\,
      O => \complex_num_reads[2]_i_1_n_0\
    );
\complex_num_reads[2]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => \complex_num_reads[2]_i_5_n_0\,
      I1 => \complex_num_writes[2]_i_9_n_0\,
      I2 => \complex_num_reads[3]_i_2_n_0\,
      O => \complex_num_reads[2]_i_2_n_0\
    );
\complex_num_reads[2]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \complex_num_writes[2]_i_9_n_0\,
      I1 => \complex_num_writes[0]_i_2_n_0\,
      O => \complex_num_reads[2]_i_3_n_0\
    );
\complex_num_reads[2]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \complex_num_reads_reg_n_0_[1]\,
      I1 => \complex_num_reads_reg_n_0_[0]\,
      O => \complex_num_reads[2]_i_4_n_0\
    );
\complex_num_reads[2]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \complex_num_reads[2]_i_7_n_0\,
      I1 => complex_wait_cnt_reg(2),
      I2 => complex_wait_cnt_reg(3),
      I3 => complex_wait_cnt_reg(1),
      I4 => complex_wait_cnt_reg(0),
      I5 => complex_row0_rd_done,
      O => \complex_num_reads[2]_i_5_n_0\
    );
\complex_num_reads[2]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \complex_num_reads[1]_i_3_n_0\,
      I1 => \complex_num_reads[2]_i_5_n_0\,
      I2 => \complex_num_writes[2]_i_3_n_0\,
      O => \complex_num_reads[2]_i_6_n_0\
    );
\complex_num_reads[2]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000080000000000"
    )
        port map (
      I0 => \init_state_r[6]_i_3_n_0\,
      I1 => \^init_state_r_reg[5]_0\(13),
      I2 => init_state_r(6),
      I3 => \^init_state_r_reg[5]_0\(12),
      I4 => \^init_state_r_reg[5]_0\(10),
      I5 => \^init_state_r_reg[5]_0\(11),
      O => \complex_num_reads[2]_i_7_n_0\
    );
\complex_num_reads[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \complex_num_reads_reg_n_0_[3]\,
      I1 => \complex_num_reads[3]_i_2_n_0\,
      I2 => \complex_num_reads[3]_i_3_n_0\,
      I3 => \complex_num_reads[3]_i_4_n_0\,
      O => \complex_num_reads[3]_i_1_n_0\
    );
\complex_num_reads[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FE00FEFF"
    )
        port map (
      I0 => \complex_num_reads[3]_i_5_n_0\,
      I1 => \complex_num_writes[4]_i_10_n_0\,
      I2 => \complex_num_reads[3]_i_6_n_0\,
      I3 => \complex_num_reads[2]_i_5_n_0\,
      I4 => \complex_num_reads_dec[3]_i_4_n_0\,
      O => \complex_num_reads[3]_i_2_n_0\
    );
\complex_num_reads[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8AA8A8A8A8A8A8A8"
    )
        port map (
      I0 => \complex_num_reads[2]_i_5_n_0\,
      I1 => \complex_num_writes[0]_i_2_n_0\,
      I2 => \complex_num_reads_reg_n_0_[3]\,
      I3 => \complex_num_reads_reg_n_0_[1]\,
      I4 => \complex_num_reads_reg_n_0_[0]\,
      I5 => \complex_num_reads_reg_n_0_[2]\,
      O => \complex_num_reads[3]_i_3_n_0\
    );
\complex_num_reads[3]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FCEC"
    )
        port map (
      I0 => \complex_num_writes[2]_i_3_n_0\,
      I1 => \complex_num_reads[1]_i_3_n_0\,
      I2 => \complex_num_reads[2]_i_5_n_0\,
      I3 => \complex_num_writes[2]_i_9_n_0\,
      O => \complex_num_reads[3]_i_4_n_0\
    );
\complex_num_reads[3]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FF57"
    )
        port map (
      I0 => \complex_num_reads_reg_n_0_[2]\,
      I1 => \complex_num_reads_reg_n_0_[0]\,
      I2 => \complex_num_reads_reg_n_0_[1]\,
      I3 => \complex_num_writes[4]_i_14_n_0\,
      I4 => \complex_num_reads_reg_n_0_[3]\,
      O => \complex_num_reads[3]_i_5_n_0\
    );
\complex_num_reads[3]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"888A8AAA"
    )
        port map (
      I0 => \complex_num_writes[4]_i_14_n_0\,
      I1 => \complex_num_writes[0]_i_2_n_0\,
      I2 => \complex_num_reads_reg_n_0_[1]\,
      I3 => \complex_num_reads_reg_n_0_[2]\,
      I4 => \complex_num_writes[4]_i_13_n_0\,
      O => \complex_num_reads[3]_i_6_n_0\
    );
\complex_num_reads_dec[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"74"
    )
        port map (
      I0 => complex_num_reads_dec(0),
      I1 => \complex_num_reads_dec[3]_i_3_n_0\,
      I2 => \complex_num_reads_reg_n_0_[0]\,
      O => \complex_num_reads_dec[0]_i_1_n_0\
    );
\complex_num_reads_dec[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9F90"
    )
        port map (
      I0 => complex_num_reads_dec(1),
      I1 => complex_num_reads_dec(0),
      I2 => \complex_num_reads_dec[3]_i_3_n_0\,
      I3 => \complex_num_reads_reg_n_0_[1]\,
      O => \complex_num_reads_dec[1]_i_1_n_0\
    );
\complex_num_reads_dec[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A9FFA900"
    )
        port map (
      I0 => complex_num_reads_dec(2),
      I1 => complex_num_reads_dec(0),
      I2 => complex_num_reads_dec(1),
      I3 => \complex_num_reads_dec[3]_i_3_n_0\,
      I4 => \complex_num_reads_reg_n_0_[2]\,
      O => \complex_num_reads_dec[2]_i_1_n_0\
    );
\complex_num_reads_dec[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAA8FFFFFFFF"
    )
        port map (
      I0 => \stg1_wr_rd_cnt[8]_i_5_n_0\,
      I1 => complex_num_reads_dec(3),
      I2 => complex_num_reads_dec(2),
      I3 => complex_num_reads_dec(0),
      I4 => complex_num_reads_dec(1),
      I5 => \complex_num_reads_dec[3]_i_3_n_0\,
      O => \complex_num_reads_dec[3]_i_1_n_0\
    );
\complex_num_reads_dec[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAA9FFFFAAA90000"
    )
        port map (
      I0 => complex_num_reads_dec(3),
      I1 => complex_num_reads_dec(2),
      I2 => complex_num_reads_dec(1),
      I3 => complex_num_reads_dec(0),
      I4 => \complex_num_reads_dec[3]_i_3_n_0\,
      I5 => \complex_num_reads_reg_n_0_[3]\,
      O => \complex_num_reads_dec[3]_i_2_n_0\
    );
\complex_num_reads_dec[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAA2AAAA"
    )
        port map (
      I0 => \complex_num_reads_dec[3]_i_4_n_0\,
      I1 => \init_state_r[1]_i_22_n_0\,
      I2 => complex_row0_rd_done,
      I3 => \^init_state_r_reg[5]_0\(9),
      I4 => \^init_state_r_reg[5]_0\(8),
      I5 => \complex_address[9]_i_2_n_0\,
      O => \complex_num_reads_dec[3]_i_3_n_0\
    );
\complex_num_reads_dec[3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFFF7FFFFFFFFFF"
    )
        port map (
      I0 => \^init_state_r_reg[5]_0\(12),
      I1 => \^init_state_r_reg[5]_0\(13),
      I2 => init_state_r(6),
      I3 => ddr3_lm_done_r_i_2_n_0,
      I4 => \^init_state_r_reg[5]_0\(11),
      I5 => \^init_state_r_reg[5]_0\(10),
      O => \complex_num_reads_dec[3]_i_4_n_0\
    );
\complex_num_reads_dec_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => CLK,
      CE => \complex_num_reads_dec[3]_i_1_n_0\,
      D => \complex_num_reads_dec[0]_i_1_n_0\,
      Q => complex_num_reads_dec(0),
      S => \init_state_r_reg[6]_0\
    );
\complex_num_reads_dec_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \complex_num_reads_dec[3]_i_1_n_0\,
      D => \complex_num_reads_dec[1]_i_1_n_0\,
      Q => complex_num_reads_dec(1),
      R => \init_state_r_reg[6]_0\
    );
\complex_num_reads_dec_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \complex_num_reads_dec[3]_i_1_n_0\,
      D => \complex_num_reads_dec[2]_i_1_n_0\,
      Q => complex_num_reads_dec(2),
      R => \init_state_r_reg[6]_0\
    );
\complex_num_reads_dec_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \complex_num_reads_dec[3]_i_1_n_0\,
      D => \complex_num_reads_dec[3]_i_2_n_0\,
      Q => complex_num_reads_dec(3),
      R => \init_state_r_reg[6]_0\
    );
\complex_num_reads_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \complex_num_reads[0]_i_1_n_0\,
      Q => \complex_num_reads_reg_n_0_[0]\,
      R => '0'
    );
\complex_num_reads_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \complex_num_reads[1]_i_1_n_0\,
      Q => \complex_num_reads_reg_n_0_[1]\,
      R => '0'
    );
\complex_num_reads_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \complex_num_reads[2]_i_1_n_0\,
      Q => \complex_num_reads_reg_n_0_[2]\,
      R => '0'
    );
\complex_num_reads_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \complex_num_reads[3]_i_1_n_0\,
      Q => \complex_num_reads_reg_n_0_[3]\,
      R => '0'
    );
\complex_num_writes[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"222E262EFFFFFFFF"
    )
        port map (
      I0 => \complex_num_writes_reg_n_0_[0]\,
      I1 => \complex_num_writes[3]_i_2_n_0\,
      I2 => \complex_num_writes[4]_i_3_n_0\,
      I3 => \complex_num_writes[2]_i_4_n_0\,
      I4 => \complex_num_writes[0]_i_2_n_0\,
      I5 => \complex_num_writes[4]_i_2_n_0\,
      O => \complex_num_writes[0]_i_1_n_0\
    );
\complex_num_writes[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000100000000"
    )
        port map (
      I0 => \stg1_wr_rd_cnt_reg_n_0_[6]\,
      I1 => \stg1_wr_rd_cnt_reg_n_0_[8]\,
      I2 => \stg1_wr_rd_cnt_reg_n_0_[7]\,
      I3 => \stg1_wr_rd_cnt_reg_n_0_[3]\,
      I4 => \stg1_wr_rd_cnt_reg_n_0_[4]\,
      I5 => \complex_num_writes[0]_i_3_n_0\,
      O => \complex_num_writes[0]_i_2_n_0\
    );
\complex_num_writes[0]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \stg1_wr_rd_cnt_reg_n_0_[2]\,
      I1 => \stg1_wr_rd_cnt_reg_n_0_[1]\,
      I2 => \stg1_wr_rd_cnt_reg_n_0_[5]\,
      I3 => \stg1_wr_rd_cnt_reg_n_0_[0]\,
      O => \complex_num_writes[0]_i_3_n_0\
    );
\complex_num_writes[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFEA002A"
    )
        port map (
      I0 => \complex_num_writes_reg_n_0_[1]\,
      I1 => \complex_num_writes[2]_i_3_n_0\,
      I2 => \complex_num_writes[2]_i_4_n_0\,
      I3 => \complex_num_writes[2]_i_6_n_0\,
      I4 => \complex_num_writes[1]_i_2_n_0\,
      I5 => \complex_num_writes[2]_i_2_n_0\,
      O => \complex_num_writes[1]_i_1_n_0\
    );
\complex_num_writes[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF44444CC4"
    )
        port map (
      I0 => \complex_num_writes[4]_i_7_n_0\,
      I1 => \complex_num_writes[2]_i_4_n_0\,
      I2 => \complex_num_writes_reg_n_0_[1]\,
      I3 => \complex_num_writes_reg_n_0_[0]\,
      I4 => \complex_num_writes[0]_i_2_n_0\,
      I5 => \complex_num_writes[4]_i_3_n_0\,
      O => \complex_num_writes[1]_i_2_n_0\
    );
\complex_num_writes[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1500151515000000"
    )
        port map (
      I0 => \complex_num_writes[2]_i_2_n_0\,
      I1 => \complex_num_writes[2]_i_3_n_0\,
      I2 => \complex_num_writes[2]_i_4_n_0\,
      I3 => \complex_num_writes[2]_i_5_n_0\,
      I4 => \complex_num_writes[2]_i_6_n_0\,
      I5 => \complex_num_writes_reg_n_0_[2]\,
      O => \complex_num_writes[2]_i_1_n_0\
    );
\complex_num_writes[2]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \stg1_wr_rd_cnt_reg_n_0_[8]\,
      I1 => \stg1_wr_rd_cnt_reg_n_0_[7]\,
      I2 => \stg1_wr_rd_cnt_reg_n_0_[4]\,
      I3 => \stg1_wr_rd_cnt_reg_n_0_[5]\,
      O => \complex_num_writes[2]_i_10_n_0\
    );
\complex_num_writes[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D5000000FFFFFFFF"
    )
        port map (
      I0 => \complex_num_writes[2]_i_7_n_0\,
      I1 => \complex_num_writes_reg_n_0_[2]\,
      I2 => \complex_num_writes_reg_n_0_[1]\,
      I3 => \complex_num_writes[4]_i_10_n_0\,
      I4 => \complex_num_writes[2]_i_4_n_0\,
      I5 => complex_row0_rd_done_reg_0,
      O => \complex_num_writes[2]_i_2_n_0\
    );
\complex_num_writes[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800000000000000"
    )
        port map (
      I0 => \complex_num_writes[2]_i_8_n_0\,
      I1 => \stg1_wr_rd_cnt_reg_n_0_[6]\,
      I2 => \stg1_wr_rd_cnt_reg_n_0_[1]\,
      I3 => \stg1_wr_rd_cnt_reg_n_0_[0]\,
      I4 => \stg1_wr_rd_cnt_reg_n_0_[2]\,
      I5 => \stg1_wr_rd_cnt_reg_n_0_[4]\,
      O => \complex_num_writes[2]_i_3_n_0\
    );
\complex_num_writes[2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \complex_address[9]_i_4_n_0\,
      I1 => complex_wait_cnt_reg(2),
      I2 => complex_wait_cnt_reg(3),
      I3 => complex_wait_cnt_reg(1),
      I4 => complex_wait_cnt_reg(0),
      I5 => complex_row0_wr_done,
      O => \complex_num_writes[2]_i_4_n_0\
    );
\complex_num_writes[2]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF78FFFFFF00FF00"
    )
        port map (
      I0 => \complex_num_writes_reg_n_0_[1]\,
      I1 => \complex_num_writes_reg_n_0_[0]\,
      I2 => \complex_num_writes_reg_n_0_[2]\,
      I3 => \complex_num_writes[4]_i_3_n_0\,
      I4 => \complex_num_reads[2]_i_3_n_0\,
      I5 => \complex_num_writes[2]_i_4_n_0\,
      O => \complex_num_writes[2]_i_5_n_0\
    );
\complex_num_writes[2]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFE0"
    )
        port map (
      I0 => \complex_num_writes[2]_i_9_n_0\,
      I1 => \complex_num_writes[0]_i_2_n_0\,
      I2 => \complex_num_writes[2]_i_4_n_0\,
      I3 => \complex_num_writes[4]_i_5_n_0\,
      O => \complex_num_writes[2]_i_6_n_0\
    );
\complex_num_writes[2]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \complex_num_writes_reg_n_0_[4]\,
      I1 => \complex_num_writes_reg_n_0_[3]\,
      O => \complex_num_writes[2]_i_7_n_0\
    );
\complex_num_writes[2]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \stg1_wr_rd_cnt_reg_n_0_[8]\,
      I1 => \stg1_wr_rd_cnt_reg_n_0_[7]\,
      I2 => \stg1_wr_rd_cnt_reg_n_0_[3]\,
      I3 => \stg1_wr_rd_cnt_reg_n_0_[5]\,
      O => \complex_num_writes[2]_i_8_n_0\
    );
\complex_num_writes[2]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000200000000000"
    )
        port map (
      I0 => \complex_num_writes[2]_i_10_n_0\,
      I1 => \stg1_wr_rd_cnt_reg_n_0_[2]\,
      I2 => \stg1_wr_rd_cnt_reg_n_0_[3]\,
      I3 => \stg1_wr_rd_cnt_reg_n_0_[6]\,
      I4 => \stg1_wr_rd_cnt_reg_n_0_[1]\,
      I5 => \stg1_wr_rd_cnt_reg_n_0_[0]\,
      O => \complex_num_writes[2]_i_9_n_0\
    );
\complex_num_writes[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE20000"
    )
        port map (
      I0 => \complex_num_writes_reg_n_0_[3]\,
      I1 => \complex_num_writes[3]_i_2_n_0\,
      I2 => \complex_num_writes[3]_i_3_n_0\,
      I3 => \complex_num_writes[4]_i_3_n_0\,
      I4 => \complex_num_writes[4]_i_2_n_0\,
      O => \complex_num_writes[3]_i_1_n_0\
    );
\complex_num_writes[3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => \complex_num_writes[0]_i_2_n_0\,
      I1 => \complex_num_writes[2]_i_4_n_0\,
      I2 => \complex_num_writes[4]_i_5_n_0\,
      O => \complex_num_writes[3]_i_2_n_0\
    );
\complex_num_writes[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8AA8A8A8A8A8A8A8"
    )
        port map (
      I0 => \complex_num_writes[2]_i_4_n_0\,
      I1 => \complex_num_writes[0]_i_2_n_0\,
      I2 => \complex_num_writes_reg_n_0_[3]\,
      I3 => \complex_num_writes_reg_n_0_[2]\,
      I4 => \complex_num_writes_reg_n_0_[1]\,
      I5 => \complex_num_writes_reg_n_0_[0]\,
      O => \complex_num_writes[3]_i_3_n_0\
    );
\complex_num_writes[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000A8AAA800"
    )
        port map (
      I0 => \complex_num_writes[4]_i_2_n_0\,
      I1 => \complex_num_writes[4]_i_3_n_0\,
      I2 => \complex_num_writes[4]_i_4_n_0\,
      I3 => \complex_num_writes[4]_i_5_n_0\,
      I4 => \complex_num_writes_reg_n_0_[4]\,
      I5 => \complex_num_writes[4]_i_6_n_0\,
      O => \complex_num_writes[4]_i_1_n_0\
    );
\complex_num_writes[4]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FCFCF8F0FCFCF8F8"
    )
        port map (
      I0 => \stg1_wr_rd_cnt_reg_n_0_[4]\,
      I1 => \stg1_wr_rd_cnt_reg_n_0_[6]\,
      I2 => \complex_num_writes[4]_i_12_n_0\,
      I3 => \stg1_wr_rd_cnt_reg_n_0_[3]\,
      I4 => \stg1_wr_rd_cnt_reg_n_0_[5]\,
      I5 => \complex_num_writes[4]_i_15_n_0\,
      O => \complex_num_writes[4]_i_10_n_0\
    );
\complex_num_writes[4]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
        port map (
      I0 => \stg1_wr_rd_cnt_reg_n_0_[6]\,
      I1 => \stg1_wr_rd_cnt_reg_n_0_[1]\,
      I2 => \stg1_wr_rd_cnt_reg_n_0_[0]\,
      O => \complex_num_writes[4]_i_11_n_0\
    );
\complex_num_writes[4]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \stg1_wr_rd_cnt_reg_n_0_[7]\,
      I1 => \stg1_wr_rd_cnt_reg_n_0_[8]\,
      O => \complex_num_writes[4]_i_12_n_0\
    );
\complex_num_writes[4]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFEFFFEFFFC"
    )
        port map (
      I0 => \stg1_wr_rd_cnt_reg_n_0_[5]\,
      I1 => \stg1_wr_rd_cnt_reg_n_0_[6]\,
      I2 => \stg1_wr_rd_cnt_reg_n_0_[8]\,
      I3 => \stg1_wr_rd_cnt_reg_n_0_[7]\,
      I4 => \stg1_wr_rd_cnt_reg_n_0_[3]\,
      I5 => \stg1_wr_rd_cnt_reg_n_0_[4]\,
      O => \complex_num_writes[4]_i_13_n_0\
    );
\complex_num_writes[4]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000070F0F0F0F"
    )
        port map (
      I0 => \stg1_wr_rd_cnt_reg_n_0_[3]\,
      I1 => \init_state_r[5]_i_40_n_0\,
      I2 => \complex_num_writes[4]_i_12_n_0\,
      I3 => \stg1_wr_rd_cnt_reg_n_0_[4]\,
      I4 => \stg1_wr_rd_cnt_reg_n_0_[5]\,
      I5 => \stg1_wr_rd_cnt_reg_n_0_[6]\,
      O => \complex_num_writes[4]_i_14_n_0\
    );
\complex_num_writes[4]_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \stg1_wr_rd_cnt_reg_n_0_[1]\,
      I1 => \stg1_wr_rd_cnt_reg_n_0_[2]\,
      O => \complex_num_writes[4]_i_15_n_0\
    );
\complex_num_writes[4]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0B"
    )
        port map (
      I0 => \complex_num_writes[4]_i_7_n_0\,
      I1 => \complex_num_writes[2]_i_4_n_0\,
      I2 => \complex_num_writes[2]_i_2_n_0\,
      O => \complex_num_writes[4]_i_2_n_0\
    );
\complex_num_writes[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800000000000000"
    )
        port map (
      I0 => complex_row0_wr_done,
      I1 => \^init_state_r_reg[5]_0\(12),
      I2 => init_state_r(6),
      I3 => \^init_state_r_reg[5]_0\(13),
      I4 => pi_phaselock_start_i_2_n_0,
      I5 => ddr3_lm_done_r_i_2_n_0,
      O => \complex_num_writes[4]_i_3_n_0\
    );
\complex_num_writes[4]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2AAAAAAA80000000"
    )
        port map (
      I0 => \complex_num_writes[2]_i_4_n_0\,
      I1 => \complex_num_writes_reg_n_0_[3]\,
      I2 => \complex_num_writes_reg_n_0_[2]\,
      I3 => \complex_num_writes_reg_n_0_[1]\,
      I4 => \complex_num_writes_reg_n_0_[0]\,
      I5 => \complex_num_writes_reg_n_0_[4]\,
      O => \complex_num_writes[4]_i_4_n_0\
    );
\complex_num_writes[4]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF4F44444444"
    )
        port map (
      I0 => \complex_row_cnt_ocal[3]_i_6_n_0\,
      I1 => ddr3_lm_done_r_i_2_n_0,
      I2 => \complex_num_writes[4]_i_8_n_0\,
      I3 => \complex_num_writes[4]_i_9_n_0\,
      I4 => \complex_num_writes[4]_i_10_n_0\,
      I5 => \complex_num_writes[2]_i_4_n_0\,
      O => \complex_num_writes[4]_i_5_n_0\
    );
\complex_num_writes[4]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \complex_num_writes[2]_i_4_n_0\,
      I1 => \complex_num_writes[0]_i_2_n_0\,
      O => \complex_num_writes[4]_i_6_n_0\
    );
\complex_num_writes[4]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFEFFF7"
    )
        port map (
      I0 => \stg1_wr_rd_cnt_reg_n_0_[4]\,
      I1 => \stg1_wr_rd_cnt_reg_n_0_[2]\,
      I2 => \complex_num_writes[4]_i_11_n_0\,
      I3 => \complex_num_writes[4]_i_12_n_0\,
      I4 => \stg1_wr_rd_cnt_reg_n_0_[3]\,
      I5 => \stg1_wr_rd_cnt_reg_n_0_[5]\,
      O => \complex_num_writes[4]_i_7_n_0\
    );
\complex_num_writes[4]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFE080FFFF"
    )
        port map (
      I0 => \complex_num_writes_reg_n_0_[1]\,
      I1 => \complex_num_writes_reg_n_0_[2]\,
      I2 => \complex_num_writes_reg_n_0_[3]\,
      I3 => \complex_num_writes[4]_i_13_n_0\,
      I4 => \complex_num_writes[4]_i_14_n_0\,
      I5 => \complex_num_writes_reg_n_0_[4]\,
      O => \complex_num_writes[4]_i_8_n_0\
    );
\complex_num_writes[4]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000001F"
    )
        port map (
      I0 => \complex_num_writes_reg_n_0_[0]\,
      I1 => \complex_num_writes_reg_n_0_[1]\,
      I2 => \complex_num_writes_reg_n_0_[2]\,
      I3 => \complex_num_writes_reg_n_0_[4]\,
      I4 => \complex_num_writes_reg_n_0_[3]\,
      I5 => \complex_num_writes[4]_i_14_n_0\,
      O => \complex_num_writes[4]_i_9_n_0\
    );
\complex_num_writes_dec[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"74"
    )
        port map (
      I0 => complex_num_writes_dec_reg(0),
      I1 => \complex_num_writes_dec[4]_i_4_n_0\,
      I2 => \complex_num_writes_reg_n_0_[0]\,
      O => \p_0_in__7\(0)
    );
\complex_num_writes_dec[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9F90"
    )
        port map (
      I0 => complex_num_writes_dec_reg(1),
      I1 => complex_num_writes_dec_reg(0),
      I2 => \complex_num_writes_dec[4]_i_4_n_0\,
      I3 => \complex_num_writes_reg_n_0_[1]\,
      O => \p_0_in__7\(1)
    );
\complex_num_writes_dec[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A9FFA900"
    )
        port map (
      I0 => complex_num_writes_dec_reg(2),
      I1 => complex_num_writes_dec_reg(0),
      I2 => complex_num_writes_dec_reg(1),
      I3 => \complex_num_writes_dec[4]_i_4_n_0\,
      I4 => \complex_num_writes_reg_n_0_[2]\,
      O => \p_0_in__7\(2)
    );
\complex_num_writes_dec[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAA9FFFFAAA90000"
    )
        port map (
      I0 => complex_num_writes_dec_reg(3),
      I1 => complex_num_writes_dec_reg(2),
      I2 => complex_num_writes_dec_reg(1),
      I3 => complex_num_writes_dec_reg(0),
      I4 => \complex_num_writes_dec[4]_i_4_n_0\,
      I5 => \complex_num_writes_reg_n_0_[3]\,
      O => \p_0_in__7\(3)
    );
\complex_num_writes_dec[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^prbs_rdlvl_done_pulse_reg_0\,
      I1 => \num_refresh_reg[3]_0\,
      O => complex_row0_rd_done1
    );
\complex_num_writes_dec[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FDFF5555"
    )
        port map (
      I0 => \complex_num_writes_dec[4]_i_4_n_0\,
      I1 => complex_num_writes_dec_reg(4),
      I2 => complex_num_writes_dec_reg(3),
      I3 => \complex_num_writes_dec[4]_i_5_n_0\,
      I4 => \stg1_wr_rd_cnt[8]_i_4_n_0\,
      O => \complex_num_writes_dec[4]_i_2_n_0\
    );
\complex_num_writes_dec[4]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9AFF9A00"
    )
        port map (
      I0 => complex_num_writes_dec_reg(4),
      I1 => complex_num_writes_dec_reg(3),
      I2 => \complex_num_writes_dec[4]_i_5_n_0\,
      I3 => \complex_num_writes_dec[4]_i_4_n_0\,
      I4 => \complex_num_writes_reg_n_0_[4]\,
      O => \p_0_in__7\(4)
    );
\complex_num_writes_dec[4]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A2AA"
    )
        port map (
      I0 => \complex_num_reads_dec[3]_i_4_n_0\,
      I1 => \init_state_r[1]_i_22_n_0\,
      I2 => complex_row0_rd_done,
      I3 => \complex_address[9]_i_4_n_0\,
      O => \complex_num_writes_dec[4]_i_4_n_0\
    );
\complex_num_writes_dec[4]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => complex_num_writes_dec_reg(0),
      I1 => complex_num_writes_dec_reg(1),
      I2 => complex_num_writes_dec_reg(2),
      O => \complex_num_writes_dec[4]_i_5_n_0\
    );
\complex_num_writes_dec_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => CLK,
      CE => \complex_num_writes_dec[4]_i_2_n_0\,
      D => \p_0_in__7\(0),
      Q => complex_num_writes_dec_reg(0),
      S => complex_row0_rd_done1
    );
\complex_num_writes_dec_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \complex_num_writes_dec[4]_i_2_n_0\,
      D => \p_0_in__7\(1),
      Q => complex_num_writes_dec_reg(1),
      R => complex_row0_rd_done1
    );
\complex_num_writes_dec_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \complex_num_writes_dec[4]_i_2_n_0\,
      D => \p_0_in__7\(2),
      Q => complex_num_writes_dec_reg(2),
      R => complex_row0_rd_done1
    );
\complex_num_writes_dec_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \complex_num_writes_dec[4]_i_2_n_0\,
      D => \p_0_in__7\(3),
      Q => complex_num_writes_dec_reg(3),
      R => complex_row0_rd_done1
    );
\complex_num_writes_dec_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \complex_num_writes_dec[4]_i_2_n_0\,
      D => \p_0_in__7\(4),
      Q => complex_num_writes_dec_reg(4),
      R => complex_row0_rd_done1
    );
\complex_num_writes_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \complex_num_writes[0]_i_1_n_0\,
      Q => \complex_num_writes_reg_n_0_[0]\,
      R => '0'
    );
\complex_num_writes_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \complex_num_writes[1]_i_1_n_0\,
      Q => \complex_num_writes_reg_n_0_[1]\,
      R => '0'
    );
\complex_num_writes_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \complex_num_writes[2]_i_1_n_0\,
      Q => \complex_num_writes_reg_n_0_[2]\,
      R => '0'
    );
\complex_num_writes_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \complex_num_writes[3]_i_1_n_0\,
      Q => \complex_num_writes_reg_n_0_[3]\,
      R => '0'
    );
\complex_num_writes_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \complex_num_writes[4]_i_1_n_0\,
      Q => \complex_num_writes_reg_n_0_[4]\,
      R => '0'
    );
complex_ocal_odt_ext_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0D0F0F0F0D000F0F"
    )
        port map (
      I0 => cnt_cmd_done_m7_r,
      I1 => rdlvl_stg1_start_i_2_n_0,
      I2 => complex_ocal_odt_ext_i_2_n_0,
      I3 => \^init_state_r_reg[5]_0\(8),
      I4 => \^init_state_r_reg[5]_0\(9),
      I5 => complex_ocal_odt_ext_i_3_n_0,
      O => complex_ocal_odt_ext_i_1_n_0
    );
complex_ocal_odt_ext_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBBBBABB"
    )
        port map (
      I0 => \num_refresh_reg[3]_0\,
      I1 => complex_ocal_odt_ext,
      I2 => \ocal_act_wait_cnt[3]_i_4_n_0\,
      I3 => init_state_r(6),
      I4 => \^init_state_r_reg[5]_0\(9),
      O => complex_ocal_odt_ext_i_2_n_0
    );
complex_ocal_odt_ext_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEFFFFF"
    )
        port map (
      I0 => \^init_state_r_reg[5]_0\(11),
      I1 => \^init_state_r_reg[5]_0\(10),
      I2 => \^init_state_r_reg[5]_0\(12),
      I3 => init_state_r(6),
      I4 => \^init_state_r_reg[5]_0\(13),
      O => complex_ocal_odt_ext_i_3_n_0
    );
complex_ocal_odt_ext_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => complex_ocal_odt_ext_i_1_n_0,
      Q => complex_ocal_odt_ext,
      R => '0'
    );
complex_ocal_reset_rd_addr_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAEAAAAAAAAAA"
    )
        port map (
      I0 => prbs_rdlvl_done_pulse0,
      I1 => complex_wait_cnt_reg(0),
      I2 => complex_wait_cnt_reg(1),
      I3 => complex_wait_cnt_reg(3),
      I4 => complex_wait_cnt_reg(2),
      I5 => complex_ocal_reset_rd_addr_i_2_n_0,
      O => complex_ocal_reset_rd_addr0
    );
complex_ocal_reset_rd_addr_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000004000"
    )
        port map (
      I0 => \^init_state_r_reg[5]_0\(8),
      I1 => \^init_state_r_reg[5]_0\(10),
      I2 => \^init_state_r_reg[5]_0\(12),
      I3 => \^init_state_r_reg[5]_0\(11),
      I4 => \^init_state_r_reg[5]_0\(9),
      I5 => \init_state_r[4]_i_5_n_0\,
      O => complex_ocal_reset_rd_addr_i_2_n_0
    );
complex_ocal_reset_rd_addr_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => complex_ocal_reset_rd_addr0,
      Q => complex_ocal_reset_rd_addr_reg_n_0,
      R => '0'
    );
complex_oclkdelay_calib_done_r1_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => ddr3_ila_basic(2),
      Q => complex_oclkdelay_calib_done_r1,
      R => init_complete_r_reg_0
    );
complex_oclkdelay_calib_start_int_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00000800"
    )
        port map (
      I0 => \^rdlvl_stg1_done_r1\,
      I1 => prech_req_posedge_r_i_2_n_0,
      I2 => \init_state_r[4]_i_5_n_0\,
      I3 => \^init_state_r_reg[5]_0\(12),
      I4 => mpr_rdlvl_start_i_3_n_0,
      I5 => complex_oclkdelay_calib_start_int,
      O => complex_oclkdelay_calib_start_int_i_1_n_0
    );
complex_oclkdelay_calib_start_int_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => complex_oclkdelay_calib_start_int_i_1_n_0,
      Q => complex_oclkdelay_calib_start_int,
      R => \init_state_r1_reg[0]_0\
    );
complex_oclkdelay_calib_start_r1_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => complex_oclkdelay_calib_start_int,
      Q => complex_oclkdelay_calib_start_r1,
      R => '0'
    );
complex_odt_ext_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AAAA0800"
    )
        port map (
      I0 => complex_row1_rd_done_i_2_n_0,
      I1 => \^rdlvl_stg1_done_r1\,
      I2 => complex_sample_cnt_inc_i_2_n_0,
      I3 => \stg1_wr_rd_cnt[8]_i_4_n_0\,
      I4 => complex_odt_ext,
      I5 => \num_refresh_reg[3]_0\,
      O => complex_odt_ext_i_1_n_0
    );
complex_odt_ext_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => complex_odt_ext_i_1_n_0,
      Q => complex_odt_ext,
      R => '0'
    );
complex_row0_rd_done_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AAAA8000"
    )
        port map (
      I0 => complex_row0_rd_done_reg_0,
      I1 => complex_row1_wr_done,
      I2 => complex_oclkdelay_calib_start_int,
      I3 => complex_row1_wr_done0,
      I4 => complex_row0_rd_done,
      I5 => complex_sample_cnt_inc_reg_n_0,
      O => complex_row0_rd_done_i_1_n_0
    );
complex_row0_rd_done_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => complex_row0_rd_done_i_1_n_0,
      Q => complex_row0_rd_done,
      R => '0'
    );
\complex_row1_rd_cnt[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000000A6"
    )
        port map (
      I0 => complex_row1_rd_cnt(0),
      I1 => complex_row1_rd_done,
      I2 => complex_row1_rd_done_r1,
      I3 => \back_to_back_reads_2_1.num_reads_reg[2]_0\,
      I4 => \^prbs_rdlvl_done_pulse_reg_0\,
      O => \complex_row1_rd_cnt[0]_i_1_n_0\
    );
\complex_row1_rd_cnt[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000009AAA"
    )
        port map (
      I0 => complex_row1_rd_cnt(1),
      I1 => complex_row1_rd_done_r1,
      I2 => complex_row1_rd_done,
      I3 => complex_row1_rd_cnt(0),
      I4 => \back_to_back_reads_2_1.num_reads_reg[2]_0\,
      I5 => \^prbs_rdlvl_done_pulse_reg_0\,
      O => \complex_row1_rd_cnt[1]_i_1_n_0\
    );
\complex_row1_rd_cnt[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000009AAAAAAA"
    )
        port map (
      I0 => complex_row1_rd_cnt(2),
      I1 => complex_row1_rd_done_r1,
      I2 => complex_row1_rd_done,
      I3 => complex_row1_rd_cnt(1),
      I4 => complex_row1_rd_cnt(0),
      I5 => complex_row0_rd_done1,
      O => \complex_row1_rd_cnt[2]_i_1_n_0\
    );
\complex_row1_rd_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \complex_row1_rd_cnt[0]_i_1_n_0\,
      Q => complex_row1_rd_cnt(0),
      R => '0'
    );
\complex_row1_rd_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \complex_row1_rd_cnt[1]_i_1_n_0\,
      Q => complex_row1_rd_cnt(1),
      R => '0'
    );
\complex_row1_rd_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \complex_row1_rd_cnt[2]_i_1_n_0\,
      Q => complex_row1_rd_cnt(2),
      R => '0'
    );
complex_row1_rd_done_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0202020200020000"
    )
        port map (
      I0 => complex_row1_rd_done_i_2_n_0,
      I1 => \num_refresh_reg[3]_0\,
      I2 => \^prbs_rdlvl_done_pulse_reg_0\,
      I3 => \wr_done_victim_rotate.complex_row0_wr_done_i_2_n_0\,
      I4 => complex_row0_rd_done,
      I5 => complex_row1_rd_done,
      O => complex_row1_rd_done_i_1_n_0
    );
complex_row1_rd_done_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFF7"
    )
        port map (
      I0 => \^init_state_r_reg[5]_0\(12),
      I1 => \^init_state_r_reg[5]_0\(10),
      I2 => \^init_state_r_reg[5]_0\(11),
      I3 => \^init_state_r_reg[5]_0\(8),
      I4 => \^init_state_r_reg[5]_0\(9),
      I5 => init_state_r(6),
      O => complex_row1_rd_done_i_2_n_0
    );
complex_row1_rd_done_r1_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => complex_row1_rd_done,
      Q => complex_row1_rd_done_r1,
      R => '0'
    );
complex_row1_rd_done_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => complex_row1_rd_done_i_1_n_0,
      Q => complex_row1_rd_done,
      R => '0'
    );
\complex_row_cnt_ocal[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => complex_row_cnt_ocal_reg(0),
      O => \p_0_in__4\(0)
    );
\complex_row_cnt_ocal[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => complex_row_cnt_ocal_reg(1),
      I1 => complex_row_cnt_ocal_reg(0),
      O => \p_0_in__4\(1)
    );
\complex_row_cnt_ocal[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => complex_row_cnt_ocal_reg(2),
      I1 => complex_row_cnt_ocal_reg(0),
      I2 => complex_row_cnt_ocal_reg(1),
      O => \p_0_in__4\(2)
    );
\complex_row_cnt_ocal[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFF8F"
    )
        port map (
      I0 => wr_victim_inc,
      I1 => \complex_row_cnt_ocal[3]_i_4_n_0\,
      I2 => \^rdlvl_stg1_done_r1\,
      I3 => complex_byte_rd_done,
      I4 => \^prbs_rdlvl_done_pulse_reg_0\,
      I5 => \num_refresh_reg[3]_0\,
      O => complex_row_cnt_ocal0
    );
\complex_row_cnt_ocal[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAA0020"
    )
        port map (
      I0 => \complex_row_cnt_ocal[3]_i_5_n_0\,
      I1 => \complex_row_cnt_ocal[3]_i_6_n_0\,
      I2 => \cnt_dllk_zqinit_r[7]_i_3_n_0\,
      I3 => \complex_row_cnt_ocal[3]_i_7_n_0\,
      I4 => complex_sample_cnt_inc_r2,
      I5 => wr_victim_inc,
      O => complex_row_cnt_ocal
    );
\complex_row_cnt_ocal[3]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => complex_row_cnt_ocal_reg(3),
      I1 => complex_row_cnt_ocal_reg(1),
      I2 => complex_row_cnt_ocal_reg(0),
      I3 => complex_row_cnt_ocal_reg(2),
      O => \p_0_in__4\(3)
    );
\complex_row_cnt_ocal[3]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => complex_row_cnt_ocal_reg(3),
      I1 => complex_row_cnt_ocal_reg(1),
      I2 => complex_row_cnt_ocal_reg(0),
      I3 => complex_row_cnt_ocal_reg(2),
      O => \complex_row_cnt_ocal[3]_i_4_n_0\
    );
\complex_row_cnt_ocal[3]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2AAAAAAA"
    )
        port map (
      I0 => ddr3_ila_basic(2),
      I1 => complex_row_cnt_ocal_reg(2),
      I2 => complex_row_cnt_ocal_reg(0),
      I3 => complex_row_cnt_ocal_reg(1),
      I4 => complex_row_cnt_ocal_reg(3),
      O => \complex_row_cnt_ocal[3]_i_5_n_0\
    );
\complex_row_cnt_ocal[3]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFDFFFFF"
    )
        port map (
      I0 => \^init_state_r_reg[5]_0\(12),
      I1 => init_state_r(6),
      I2 => \^init_state_r_reg[5]_0\(13),
      I3 => \^init_state_r_reg[5]_0\(11),
      I4 => \^init_state_r_reg[5]_0\(10),
      O => \complex_row_cnt_ocal[3]_i_6_n_0\
    );
\complex_row_cnt_ocal[3]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFDFFFFFFFFFFF"
    )
        port map (
      I0 => \stg1_wr_rd_cnt_reg_n_0_[1]\,
      I1 => \stg1_wr_rd_cnt_reg_n_0_[0]\,
      I2 => \stg1_wr_rd_cnt_reg_n_0_[4]\,
      I3 => \stg1_wr_rd_cnt_reg_n_0_[2]\,
      I4 => \complex_row_cnt_ocal[3]_i_8_n_0\,
      I5 => \stg1_wr_rd_cnt_reg_n_0_[3]\,
      O => \complex_row_cnt_ocal[3]_i_7_n_0\
    );
\complex_row_cnt_ocal[3]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \stg1_wr_rd_cnt_reg_n_0_[8]\,
      I1 => \stg1_wr_rd_cnt_reg_n_0_[7]\,
      I2 => \stg1_wr_rd_cnt_reg_n_0_[5]\,
      I3 => \stg1_wr_rd_cnt_reg_n_0_[6]\,
      O => \complex_row_cnt_ocal[3]_i_8_n_0\
    );
\complex_row_cnt_ocal_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => complex_row_cnt_ocal,
      D => \p_0_in__4\(0),
      Q => complex_row_cnt_ocal_reg(0),
      R => complex_row_cnt_ocal0
    );
\complex_row_cnt_ocal_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => complex_row_cnt_ocal,
      D => \p_0_in__4\(1),
      Q => complex_row_cnt_ocal_reg(1),
      R => complex_row_cnt_ocal0
    );
\complex_row_cnt_ocal_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => complex_row_cnt_ocal,
      D => \p_0_in__4\(2),
      Q => complex_row_cnt_ocal_reg(2),
      R => complex_row_cnt_ocal0
    );
\complex_row_cnt_ocal_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => complex_row_cnt_ocal,
      D => \p_0_in__4\(3),
      Q => complex_row_cnt_ocal_reg(3),
      R => complex_row_cnt_ocal0
    );
complex_sample_cnt_inc_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => complex_row1_rd_done,
      I1 => complex_sample_cnt_inc_i_2_n_0,
      O => complex_sample_cnt_inc0
    );
complex_sample_cnt_inc_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFB"
    )
        port map (
      I0 => wr_victim_inc_i_2_n_0,
      I1 => \stg1_wr_rd_cnt_reg_n_0_[0]\,
      I2 => \stg1_wr_rd_cnt_reg_n_0_[1]\,
      I3 => \stg1_wr_rd_cnt_reg_n_0_[2]\,
      O => complex_sample_cnt_inc_i_2_n_0
    );
complex_sample_cnt_inc_r1_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => complex_sample_cnt_inc_reg_n_0,
      Q => complex_sample_cnt_inc_r1,
      R => '0'
    );
complex_sample_cnt_inc_r2_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => complex_sample_cnt_inc_r1,
      Q => complex_sample_cnt_inc_r2,
      R => '0'
    );
complex_sample_cnt_inc_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => complex_sample_cnt_inc0,
      Q => complex_sample_cnt_inc_reg_n_0,
      R => \init_state_r_reg[6]_0\
    );
\complex_wait_cnt[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => complex_wait_cnt_reg(0),
      O => \p_0_in__6\(0)
    );
\complex_wait_cnt[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => complex_wait_cnt_reg(1),
      I1 => complex_wait_cnt_reg(0),
      O => \p_0_in__6\(1)
    );
\complex_wait_cnt[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => complex_wait_cnt_reg(1),
      I1 => complex_wait_cnt_reg(0),
      I2 => complex_wait_cnt_reg(2),
      O => \p_0_in__6\(2)
    );
\complex_wait_cnt[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFEAAAAAAA"
    )
        port map (
      I0 => \complex_wait_cnt[3]_i_3_n_0\,
      I1 => complex_wait_cnt_reg(2),
      I2 => complex_wait_cnt_reg(3),
      I3 => complex_wait_cnt_reg(0),
      I4 => complex_wait_cnt_reg(1),
      I5 => \num_refresh_reg[3]_0\,
      O => \complex_wait_cnt[3]_i_1_n_0\
    );
\complex_wait_cnt[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => complex_wait_cnt_reg(3),
      I1 => complex_wait_cnt_reg(1),
      I2 => complex_wait_cnt_reg(0),
      I3 => complex_wait_cnt_reg(2),
      O => \p_0_in__6\(3)
    );
\complex_wait_cnt[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFE7FFFFFF17FFFF"
    )
        port map (
      I0 => \^init_state_r_reg[5]_0\(8),
      I1 => \^init_state_r_reg[5]_0\(10),
      I2 => \^init_state_r_reg[5]_0\(11),
      I3 => \init_state_r[4]_i_5_n_0\,
      I4 => \^init_state_r_reg[5]_0\(12),
      I5 => \^init_state_r_reg[5]_0\(9),
      O => \complex_wait_cnt[3]_i_3_n_0\
    );
\complex_wait_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \p_0_in__6\(0),
      Q => complex_wait_cnt_reg(0),
      R => \complex_wait_cnt[3]_i_1_n_0\
    );
\complex_wait_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \p_0_in__6\(1),
      Q => complex_wait_cnt_reg(1),
      R => \complex_wait_cnt[3]_i_1_n_0\
    );
\complex_wait_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \p_0_in__6\(2),
      Q => complex_wait_cnt_reg(2),
      R => \complex_wait_cnt[3]_i_1_n_0\
    );
\complex_wait_cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \p_0_in__6\(3),
      Q => complex_wait_cnt_reg(3),
      R => \complex_wait_cnt[3]_i_1_n_0\
    );
ddr2_pre_flag_r_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2222222222222F20"
    )
        port map (
      I0 => ddr2_pre_flag_r_reg_n_0,
      I1 => ddr2_pre_flag_r_i_2_n_0,
      I2 => \^init_state_r_reg[5]_0\(8),
      I3 => \^init_state_r_reg[5]_0\(9),
      I4 => \cnt_init_mr_r[0]_i_3_n_0\,
      I5 => \cnt_init_mr_r[0]_i_2_n_0\,
      O => ddr2_pre_flag_r_i_1_n_0
    );
ddr2_pre_flag_r_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => ddr2_refresh_flag_r_i_3_n_0,
      I1 => \^init_state_r_reg[5]_0\(9),
      I2 => \^init_state_r_reg[5]_0\(8),
      I3 => cnt_cmd_done_r,
      I4 => ddr2_refresh_flag_r,
      I5 => cnt_init_mr_done_r,
      O => ddr2_pre_flag_r_i_2_n_0
    );
ddr2_pre_flag_r_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => ddr2_pre_flag_r_i_1_n_0,
      Q => ddr2_pre_flag_r_reg_n_0,
      R => '0'
    );
ddr2_refresh_flag_r_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FF4CFFCCFFCC"
    )
        port map (
      I0 => ddr2_refresh_flag_r_i_2_n_0,
      I1 => ddr2_refresh_flag_r,
      I2 => cnt_init_mr_done_r,
      I3 => cnt_init_mr_r1,
      I4 => \cnt_dllk_zqinit_r[7]_i_3_n_0\,
      I5 => ddr2_refresh_flag_r_i_3_n_0,
      O => ddr2_refresh_flag_r_i_1_n_0
    );
ddr2_refresh_flag_r_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^init_state_r_reg[5]_0\(9),
      I1 => \^init_state_r_reg[5]_0\(8),
      I2 => cnt_cmd_done_r,
      O => ddr2_refresh_flag_r_i_2_n_0
    );
ddr2_refresh_flag_r_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \^init_state_r_reg[5]_0\(11),
      I1 => \^init_state_r_reg[5]_0\(10),
      I2 => init_state_r(6),
      I3 => \^init_state_r_reg[5]_0\(13),
      I4 => \^init_state_r_reg[5]_0\(12),
      O => ddr2_refresh_flag_r_i_3_n_0
    );
ddr2_refresh_flag_r_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => ddr2_refresh_flag_r_i_1_n_0,
      Q => ddr2_refresh_flag_r,
      R => '0'
    );
\ddr3_ila_basic[6]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2000000000000000"
    )
        port map (
      I0 => \ddr3_ila_basic[6]_INST_0_i_1_n_0\,
      I1 => \ddr3_ila_basic[6]_INST_0_i_2_n_0\,
      I2 => pi_phaselock_timer_reg(4),
      I3 => pi_phaselock_timer_reg(0),
      I4 => pi_phaselock_timer_reg(7),
      I5 => pi_phaselock_timer_reg(1),
      O => \^init_state_r_reg[5]_0\(2)
    );
\ddr3_ila_basic[6]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => pi_phaselock_timer_reg(6),
      I1 => pi_phaselock_timer_reg(11),
      I2 => pi_phaselock_timer_reg(13),
      I3 => pi_phaselock_timer_reg(5),
      I4 => pi_phaselock_timer_reg(10),
      I5 => pi_phaselock_timer_reg(2),
      O => \ddr3_ila_basic[6]_INST_0_i_1_n_0\
    );
\ddr3_ila_basic[6]_INST_0_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => pi_phaselock_timer_reg(12),
      I1 => pi_phaselock_timer_reg(9),
      I2 => pi_phaselock_timer_reg(3),
      I3 => pi_phaselock_timer_reg(8),
      O => \ddr3_ila_basic[6]_INST_0_i_2_n_0\
    );
ddr3_lm_done_r_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00000008"
    )
        port map (
      I0 => ddr3_ila_basic(3),
      I1 => ddr3_lm_done_r_i_2_n_0,
      I2 => \cnt_init_mr_r[0]_i_3_n_0\,
      I3 => ddr3_lm_done_r_i_3_n_0,
      I4 => \^init_state_r_reg[5]_0\(12),
      I5 => \^ddr3_lm_done_r\,
      O => ddr3_lm_done_r_i_1_n_0
    );
ddr3_lm_done_r_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^init_state_r_reg[5]_0\(8),
      I1 => \^init_state_r_reg[5]_0\(9),
      O => ddr3_lm_done_r_i_2_n_0
    );
ddr3_lm_done_r_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => init_state_r(6),
      I1 => \^init_state_r_reg[5]_0\(13),
      O => ddr3_lm_done_r_i_3_n_0
    );
ddr3_lm_done_r_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => ddr3_lm_done_r_i_1_n_0,
      Q => \^ddr3_lm_done_r\,
      R => \init_state_r_reg[6]_0\
    );
\ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
        port map (
      I0 => mc_cke(0),
      I1 => out_fifo_3,
      I2 => calib_cke(1),
      I3 => out_fifo_4(7),
      I4 => out_fifo_5,
      O => \cmd_pipe_plus.mc_cas_n_reg[1]\(3)
    );
\ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
        port map (
      I0 => mc_cke(0),
      I1 => out_fifo_3,
      I2 => calib_cke(1),
      I3 => out_fifo_4(6),
      I4 => out_fifo_5,
      O => \cmd_pipe_plus.mc_cas_n_reg[1]\(2)
    );
\ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
        port map (
      I0 => mc_cke(0),
      I1 => out_fifo_3,
      I2 => calib_cke(1),
      I3 => out_fifo_4(5),
      I4 => out_fifo_5,
      O => \cmd_pipe_plus.mc_cas_n_reg[1]\(1)
    );
\ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
        port map (
      I0 => mc_cke(0),
      I1 => out_fifo_3,
      I2 => calib_cke(1),
      I3 => out_fifo_4(4),
      I4 => out_fifo_5,
      O => \cmd_pipe_plus.mc_cas_n_reg[1]\(0)
    );
\ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
        port map (
      I0 => \ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59\(0),
      I1 => out_fifo_3,
      I2 => phy_we_n(1),
      I3 => out_fifo_4(11),
      I4 => out_fifo_5,
      O => \cmd_pipe_plus.mc_we_n_reg[1]_0\(1)
    );
\ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
        port map (
      I0 => \ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59\(0),
      I1 => out_fifo_3,
      I2 => phy_we_n(1),
      I3 => out_fifo_4(10),
      I4 => out_fifo_5,
      O => \cmd_pipe_plus.mc_we_n_reg[1]_0\(0)
    );
\ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
        port map (
      I0 => mc_odt(0),
      I1 => out_fifo_3,
      I2 => calib_odt(0),
      I3 => out_fifo_4(3),
      I4 => out_fifo_5,
      O => \cmd_pipe_plus.mc_odt_reg[0]\(3)
    );
\ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
        port map (
      I0 => mc_odt(0),
      I1 => out_fifo_3,
      I2 => calib_odt(0),
      I3 => out_fifo_4(2),
      I4 => out_fifo_5,
      O => \cmd_pipe_plus.mc_odt_reg[0]\(2)
    );
\ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
        port map (
      I0 => mc_odt(0),
      I1 => out_fifo_3,
      I2 => calib_odt(0),
      I3 => out_fifo_4(1),
      I4 => out_fifo_5,
      O => \cmd_pipe_plus.mc_odt_reg[0]\(1)
    );
\ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
        port map (
      I0 => mc_odt(0),
      I1 => out_fifo_3,
      I2 => calib_odt(0),
      I3 => out_fifo_4(0),
      I4 => out_fifo_5,
      O => \cmd_pipe_plus.mc_odt_reg[0]\(0)
    );
\ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
        port map (
      I0 => mc_cas_n(0),
      I1 => out_fifo_3,
      I2 => phy_cs_n(1),
      I3 => out_fifo_4(9),
      I4 => out_fifo_5,
      O => \cmd_pipe_plus.mc_cas_n_reg[1]\(5)
    );
\ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
        port map (
      I0 => mc_cas_n(0),
      I1 => out_fifo_3,
      I2 => phy_cs_n(1),
      I3 => out_fifo_4(8),
      I4 => out_fifo_5,
      O => \cmd_pipe_plus.mc_cas_n_reg[1]\(4)
    );
\ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
        port map (
      I0 => \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35\(3),
      I1 => ddr3_reset_n,
      I2 => phy_bank(3),
      I3 => out_fifo_6(7),
      I4 => out_fifo_7,
      O => \cmd_pipe_plus.mc_bank_reg[3]\(3)
    );
\ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
        port map (
      I0 => \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35\(3),
      I1 => ddr3_reset_n,
      I2 => phy_bank(3),
      I3 => out_fifo_6(6),
      I4 => out_fifo_7,
      O => \cmd_pipe_plus.mc_bank_reg[3]\(2)
    );
\ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
        port map (
      I0 => \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35\(0),
      I1 => out_fifo_3,
      I2 => phy_bank(3),
      I3 => out_fifo_6(5),
      I4 => out_fifo_7,
      O => \cmd_pipe_plus.mc_bank_reg[3]\(1)
    );
\ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
        port map (
      I0 => \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35\(0),
      I1 => out_fifo_3,
      I2 => phy_bank(3),
      I3 => out_fifo_6(4),
      I4 => out_fifo_7,
      O => \cmd_pipe_plus.mc_bank_reg[3]\(0)
    );
\ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
        port map (
      I0 => \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35\(4),
      I1 => ddr3_reset_n,
      I2 => phy_bank(4),
      I3 => out_fifo_6(11),
      I4 => out_fifo_7,
      O => \cmd_pipe_plus.mc_bank_reg[4]\(3)
    );
\ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
        port map (
      I0 => \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35\(4),
      I1 => ddr3_reset_n,
      I2 => phy_bank(4),
      I3 => out_fifo_6(10),
      I4 => out_fifo_7,
      O => \cmd_pipe_plus.mc_bank_reg[4]\(2)
    );
\ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
        port map (
      I0 => \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35\(1),
      I1 => ddr3_reset_n,
      I2 => phy_bank(4),
      I3 => out_fifo_6(9),
      I4 => out_fifo_7,
      O => \cmd_pipe_plus.mc_bank_reg[4]\(1)
    );
\ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
        port map (
      I0 => \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35\(1),
      I1 => ddr3_reset_n,
      I2 => phy_bank(4),
      I3 => out_fifo_6(8),
      I4 => out_fifo_7,
      O => \cmd_pipe_plus.mc_bank_reg[4]\(0)
    );
\ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_18\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
        port map (
      I0 => \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35\(5),
      I1 => ddr3_reset_n,
      I2 => phy_bank(5),
      I3 => out_fifo_6(15),
      I4 => out_fifo_7,
      O => \cmd_pipe_plus.mc_bank_reg[5]\(3)
    );
\ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_19\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
        port map (
      I0 => \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35\(5),
      I1 => ddr3_reset_n,
      I2 => phy_bank(5),
      I3 => out_fifo_6(14),
      I4 => out_fifo_7,
      O => \cmd_pipe_plus.mc_bank_reg[5]\(2)
    );
\ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
        port map (
      I0 => mc_ras_n(0),
      I1 => out_fifo_3,
      I2 => phy_ras_n(1),
      I3 => out_fifo_6(1),
      I4 => out_fifo_7,
      O => \cmd_pipe_plus.mc_ras_n_reg[1]_0\(1)
    );
\ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_20\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
        port map (
      I0 => \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35\(2),
      I1 => ddr3_reset_n,
      I2 => phy_bank(5),
      I3 => out_fifo_6(13),
      I4 => out_fifo_7,
      O => \cmd_pipe_plus.mc_bank_reg[5]\(1)
    );
\ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_21\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
        port map (
      I0 => \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35\(2),
      I1 => ddr3_reset_n,
      I2 => phy_bank(5),
      I3 => out_fifo_6(12),
      I4 => out_fifo_7,
      O => \cmd_pipe_plus.mc_bank_reg[5]\(0)
    );
\ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_22\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACACFF00"
    )
        port map (
      I0 => mem_reg_0_15_30_35(13),
      I1 => \gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[1]\,
      I2 => ddr3_reset_n,
      I3 => out_fifo_6(23),
      I4 => out_fifo_7,
      O => \cmd_pipe_plus.mc_address_reg[17]\(7)
    );
\ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_23\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACACFF00"
    )
        port map (
      I0 => mem_reg_0_15_30_35(13),
      I1 => \gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[1]\,
      I2 => ddr3_reset_n,
      I3 => out_fifo_6(22),
      I4 => out_fifo_7,
      O => \cmd_pipe_plus.mc_address_reg[17]\(6)
    );
\ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_24\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACACFF00"
    )
        port map (
      I0 => mem_reg_0_15_30_35(1),
      I1 => \gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[1]\,
      I2 => ddr3_reset_n,
      I3 => out_fifo_6(21),
      I4 => out_fifo_7,
      O => \cmd_pipe_plus.mc_address_reg[17]\(5)
    );
\ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_25\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACACFF00"
    )
        port map (
      I0 => mem_reg_0_15_30_35(1),
      I1 => \gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[1]\,
      I2 => ddr3_reset_n,
      I3 => out_fifo_6(20),
      I4 => out_fifo_7,
      O => \cmd_pipe_plus.mc_address_reg[17]\(4)
    );
\ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_26\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACACFF00"
    )
        port map (
      I0 => mem_reg_0_15_30_35(12),
      I1 => \gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[0]\,
      I2 => ddr3_reset_n,
      I3 => out_fifo_6(19),
      I4 => out_fifo_7,
      O => \cmd_pipe_plus.mc_address_reg[17]\(3)
    );
\ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_27\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACACFF00"
    )
        port map (
      I0 => mem_reg_0_15_30_35(12),
      I1 => \gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[0]\,
      I2 => ddr3_reset_n,
      I3 => out_fifo_6(18),
      I4 => out_fifo_7,
      O => \cmd_pipe_plus.mc_address_reg[17]\(2)
    );
\ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_28\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACACFF00"
    )
        port map (
      I0 => mem_reg_0_15_30_35(0),
      I1 => \gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[0]\,
      I2 => ddr3_reset_n,
      I3 => out_fifo_6(17),
      I4 => out_fifo_7,
      O => \cmd_pipe_plus.mc_address_reg[17]\(1)
    );
\ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_29\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACACFF00"
    )
        port map (
      I0 => mem_reg_0_15_30_35(0),
      I1 => \gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[0]\,
      I2 => ddr3_reset_n,
      I3 => out_fifo_6(16),
      I4 => out_fifo_7,
      O => \cmd_pipe_plus.mc_address_reg[17]\(0)
    );
\ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
        port map (
      I0 => mc_ras_n(0),
      I1 => out_fifo_3,
      I2 => phy_ras_n(1),
      I3 => out_fifo_6(0),
      I4 => out_fifo_7,
      O => \cmd_pipe_plus.mc_ras_n_reg[1]_0\(0)
    );
\ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_30\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACACFF00"
    )
        port map (
      I0 => mem_reg_0_15_30_35(14),
      I1 => \gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[2]\,
      I2 => ddr3_reset_n,
      I3 => out_fifo_6(31),
      I4 => out_fifo_7,
      O => \cmd_pipe_plus.mc_address_reg[18]\(7)
    );
\ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_31\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACACFF00"
    )
        port map (
      I0 => mem_reg_0_15_30_35(14),
      I1 => \gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[2]\,
      I2 => ddr3_reset_n,
      I3 => out_fifo_6(30),
      I4 => out_fifo_7,
      O => \cmd_pipe_plus.mc_address_reg[18]\(6)
    );
\ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_32\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACACFF00"
    )
        port map (
      I0 => mem_reg_0_15_30_35(2),
      I1 => \gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[2]\,
      I2 => ddr3_reset_n,
      I3 => out_fifo_6(29),
      I4 => out_fifo_7,
      O => \cmd_pipe_plus.mc_address_reg[18]\(5)
    );
\ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_33\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACACFF00"
    )
        port map (
      I0 => mem_reg_0_15_30_35(2),
      I1 => \gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[2]\,
      I2 => ddr3_reset_n,
      I3 => out_fifo_6(28),
      I4 => out_fifo_7,
      O => \cmd_pipe_plus.mc_address_reg[18]\(4)
    );
\ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_34\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACACFF00"
    )
        port map (
      I0 => mem_reg_0_15_30_35(15),
      I1 => \gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[3]\,
      I2 => ddr3_reset_n,
      I3 => out_fifo_6(27),
      I4 => out_fifo_7,
      O => \cmd_pipe_plus.mc_address_reg[18]\(3)
    );
\ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_35\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACACFF00"
    )
        port map (
      I0 => mem_reg_0_15_30_35(15),
      I1 => \gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[3]\,
      I2 => ddr3_reset_n,
      I3 => out_fifo_6(26),
      I4 => out_fifo_7,
      O => \cmd_pipe_plus.mc_address_reg[18]\(2)
    );
\ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_36\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACACFF00"
    )
        port map (
      I0 => mem_reg_0_15_30_35(3),
      I1 => \gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[3]\,
      I2 => ddr3_reset_n,
      I3 => out_fifo_6(25),
      I4 => out_fifo_7,
      O => \cmd_pipe_plus.mc_address_reg[18]\(1)
    );
\ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_37\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACACFF00"
    )
        port map (
      I0 => mem_reg_0_15_30_35(3),
      I1 => \gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[3]\,
      I2 => ddr3_reset_n,
      I3 => out_fifo_6(24),
      I4 => out_fifo_7,
      O => \cmd_pipe_plus.mc_address_reg[18]\(0)
    );
\ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_38\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACACFF00"
    )
        port map (
      I0 => mem_reg_0_15_30_35(16),
      I1 => \gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[4]\,
      I2 => ddr3_reset_n,
      I3 => out_fifo_6(35),
      I4 => out_fifo_7,
      O => \cmd_pipe_plus.mc_address_reg[20]\(3)
    );
\ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_39\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACACFF00"
    )
        port map (
      I0 => mem_reg_0_15_30_35(16),
      I1 => \gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[4]\,
      I2 => ddr3_reset_n,
      I3 => out_fifo_6(34),
      I4 => out_fifo_7,
      O => \cmd_pipe_plus.mc_address_reg[20]\(2)
    );
\ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_40\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACACFF00"
    )
        port map (
      I0 => mem_reg_0_15_30_35(4),
      I1 => \gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[4]\,
      I2 => ddr3_reset_n,
      I3 => out_fifo_6(33),
      I4 => out_fifo_7,
      O => \cmd_pipe_plus.mc_address_reg[20]\(1)
    );
\ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_41\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACACFF00"
    )
        port map (
      I0 => mem_reg_0_15_30_35(4),
      I1 => \gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[4]\,
      I2 => ddr3_reset_n,
      I3 => out_fifo_6(32),
      I4 => out_fifo_7,
      O => \cmd_pipe_plus.mc_address_reg[20]\(0)
    );
\ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_42\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACACFF00"
    )
        port map (
      I0 => mem_reg_0_15_30_35(17),
      I1 => \gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[5]\,
      I2 => ddr3_reset_n,
      I3 => out_fifo_6(39),
      I4 => out_fifo_7,
      O => D8(3)
    );
\ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_43\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACACFF00"
    )
        port map (
      I0 => mem_reg_0_15_30_35(17),
      I1 => \gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[5]\,
      I2 => ddr3_reset_n,
      I3 => out_fifo_6(38),
      I4 => out_fifo_7,
      O => D8(2)
    );
\ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_44\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACACFF00"
    )
        port map (
      I0 => mem_reg_0_15_30_35(5),
      I1 => \gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[5]\,
      I2 => ddr3_reset_n,
      I3 => out_fifo_6(37),
      I4 => out_fifo_7,
      O => D8(1)
    );
\ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_45\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACACFF00"
    )
        port map (
      I0 => mem_reg_0_15_30_35(5),
      I1 => \gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[5]\,
      I2 => ddr3_reset_n,
      I3 => out_fifo_6(36),
      I4 => out_fifo_7,
      O => D8(0)
    );
\ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_46\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACACFF00"
    )
        port map (
      I0 => mem_reg_0_15_30_35(18),
      I1 => \gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[6]\,
      I2 => ddr3_reset_n,
      I3 => out_fifo_6(43),
      I4 => out_fifo_7,
      O => \cmd_pipe_plus.mc_address_reg[22]\(3)
    );
\ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_47\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACACFF00"
    )
        port map (
      I0 => mem_reg_0_15_30_35(18),
      I1 => \gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[6]\,
      I2 => ddr3_reset_n,
      I3 => out_fifo_6(42),
      I4 => out_fifo_7,
      O => \cmd_pipe_plus.mc_address_reg[22]\(2)
    );
\ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_48\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACACFF00"
    )
        port map (
      I0 => mem_reg_0_15_30_35(6),
      I1 => \gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[6]\,
      I2 => ddr3_reset_n,
      I3 => out_fifo_6(41),
      I4 => out_fifo_7,
      O => \cmd_pipe_plus.mc_address_reg[22]\(1)
    );
\ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_49\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACACFF00"
    )
        port map (
      I0 => mem_reg_0_15_30_35(6),
      I1 => \gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[6]\,
      I2 => ddr3_reset_n,
      I3 => out_fifo_6(40),
      I4 => out_fifo_7,
      O => \cmd_pipe_plus.mc_address_reg[22]\(0)
    );
\ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
        port map (
      I0 => mc_cas_n(0),
      I1 => out_fifo_3,
      I2 => phy_cas_n(1),
      I3 => out_fifo_6(3),
      I4 => out_fifo_7,
      O => \cmd_pipe_plus.mc_cas_n_reg[1]_0\(1)
    );
\ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
        port map (
      I0 => mc_cas_n(0),
      I1 => out_fifo_3,
      I2 => phy_cas_n(1),
      I3 => out_fifo_6(2),
      I4 => out_fifo_7,
      O => \cmd_pipe_plus.mc_cas_n_reg[1]_0\(0)
    );
detect_pi_found_dqs_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000002000000"
    )
        port map (
      I0 => \cnt_cmd_r[6]_i_4_n_0\,
      I1 => \cnt_init_mr_r[0]_i_3_n_0\,
      I2 => ddr3_lm_done_r_i_3_n_0,
      I3 => \^init_state_r_reg[5]_0\(12),
      I4 => prech_req_posedge_r_i_2_n_0,
      I5 => \cnt_cmd_r_reg_n_0_[6]\,
      O => detect_pi_found_dqs0
    );
detect_pi_found_dqs_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => detect_pi_found_dqs0,
      Q => \^detect_pi_found_dqs\,
      R => \init_state_r_reg[6]_0\
    );
\dqs_asrt_cnt[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000E6E600E6"
    )
        port map (
      I0 => dqs_asrt_cnt(0),
      I1 => wr_level_dqs_asrt,
      I2 => dqs_asrt_cnt(1),
      I3 => wrlvl_done_r,
      I4 => \^wrlvl_done_r1\,
      I5 => \back_to_back_reads_2_1.num_reads_reg[2]_0\,
      O => \dqs_asrt_cnt[0]_i_1_n_0\
    );
\dqs_asrt_cnt[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000ECEC00EC"
    )
        port map (
      I0 => dqs_asrt_cnt(0),
      I1 => dqs_asrt_cnt(1),
      I2 => wr_level_dqs_asrt,
      I3 => wrlvl_done_r,
      I4 => \^wrlvl_done_r1\,
      I5 => \back_to_back_reads_2_1.num_reads_reg[2]_0\,
      O => \dqs_asrt_cnt[1]_i_1_n_0\
    );
\dqs_asrt_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \dqs_asrt_cnt[0]_i_1_n_0\,
      Q => dqs_asrt_cnt(0),
      R => '0'
    );
\dqs_asrt_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \dqs_asrt_cnt[1]_i_1_n_0\,
      Q => dqs_asrt_cnt(1),
      R => '0'
    );
\en_cnt_div2.enable_wrlvl_cnt[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF33333332"
    )
        port map (
      I0 => enable_wrlvl_cnt(1),
      I1 => enable_wrlvl_cnt(0),
      I2 => enable_wrlvl_cnt(3),
      I3 => enable_wrlvl_cnt(2),
      I4 => enable_wrlvl_cnt(4),
      I5 => \en_cnt_div2.enable_wrlvl_cnt[4]_i_2_n_0\,
      O => \en_cnt_div2.enable_wrlvl_cnt[0]_i_1_n_0\
    );
\en_cnt_div2.enable_wrlvl_cnt[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000000A6"
    )
        port map (
      I0 => enable_wrlvl_cnt(1),
      I1 => enable_wrlvl_cnt0,
      I2 => enable_wrlvl_cnt(0),
      I3 => \en_cnt_div2.enable_wrlvl_cnt[4]_i_2_n_0\,
      I4 => \back_to_back_reads_2_1.num_reads_reg[2]_0\,
      O => \en_cnt_div2.enable_wrlvl_cnt[1]_i_1_n_0\
    );
\en_cnt_div2.enable_wrlvl_cnt[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => enable_wrlvl_cnt(4),
      I1 => enable_wrlvl_cnt(2),
      I2 => enable_wrlvl_cnt(3),
      I3 => enable_wrlvl_cnt(0),
      I4 => enable_wrlvl_cnt(1),
      O => enable_wrlvl_cnt0
    );
\en_cnt_div2.enable_wrlvl_cnt[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFEE11EE10"
    )
        port map (
      I0 => enable_wrlvl_cnt(1),
      I1 => enable_wrlvl_cnt(0),
      I2 => enable_wrlvl_cnt(3),
      I3 => enable_wrlvl_cnt(2),
      I4 => enable_wrlvl_cnt(4),
      I5 => \en_cnt_div2.enable_wrlvl_cnt[4]_i_2_n_0\,
      O => \en_cnt_div2.enable_wrlvl_cnt[2]_i_1_n_0\
    );
\en_cnt_div2.enable_wrlvl_cnt[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000C6C4"
    )
        port map (
      I0 => \en_cnt_div2.enable_wrlvl_cnt[3]_i_2_n_0\,
      I1 => enable_wrlvl_cnt(3),
      I2 => enable_wrlvl_cnt(2),
      I3 => enable_wrlvl_cnt(4),
      I4 => \en_cnt_div2.enable_wrlvl_cnt[4]_i_2_n_0\,
      I5 => \back_to_back_reads_2_1.num_reads_reg[2]_0\,
      O => \en_cnt_div2.enable_wrlvl_cnt[3]_i_1_n_0\
    );
\en_cnt_div2.enable_wrlvl_cnt[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => enable_wrlvl_cnt(0),
      I1 => enable_wrlvl_cnt(1),
      O => \en_cnt_div2.enable_wrlvl_cnt[3]_i_2_n_0\
    );
\en_cnt_div2.enable_wrlvl_cnt[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFE0000"
    )
        port map (
      I0 => enable_wrlvl_cnt(1),
      I1 => enable_wrlvl_cnt(0),
      I2 => enable_wrlvl_cnt(3),
      I3 => enable_wrlvl_cnt(2),
      I4 => enable_wrlvl_cnt(4),
      I5 => \en_cnt_div2.enable_wrlvl_cnt[4]_i_2_n_0\,
      O => \en_cnt_div2.enable_wrlvl_cnt[4]_i_1_n_0\
    );
\en_cnt_div2.enable_wrlvl_cnt[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020FFFF00200020"
    )
        port map (
      I0 => \^init_state_r_reg[5]_0\(9),
      I1 => \cnt_init_mr_r[0]_i_2_n_0\,
      I2 => pi_phaselock_start_i_2_n_0,
      I3 => \^init_state_r_reg[5]_0\(8),
      I4 => enable_wrlvl_cnt0,
      I5 => wrlvl_odt,
      O => \en_cnt_div2.enable_wrlvl_cnt[4]_i_2_n_0\
    );
\en_cnt_div2.enable_wrlvl_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \en_cnt_div2.enable_wrlvl_cnt[0]_i_1_n_0\,
      Q => enable_wrlvl_cnt(0),
      R => \init_state_r_reg[6]_0\
    );
\en_cnt_div2.enable_wrlvl_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \en_cnt_div2.enable_wrlvl_cnt[1]_i_1_n_0\,
      Q => enable_wrlvl_cnt(1),
      R => '0'
    );
\en_cnt_div2.enable_wrlvl_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \en_cnt_div2.enable_wrlvl_cnt[2]_i_1_n_0\,
      Q => enable_wrlvl_cnt(2),
      R => \init_state_r_reg[6]_0\
    );
\en_cnt_div2.enable_wrlvl_cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \en_cnt_div2.enable_wrlvl_cnt[3]_i_1_n_0\,
      Q => enable_wrlvl_cnt(3),
      R => '0'
    );
\en_cnt_div2.enable_wrlvl_cnt_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \en_cnt_div2.enable_wrlvl_cnt[4]_i_1_n_0\,
      Q => enable_wrlvl_cnt(4),
      R => \init_state_r_reg[6]_0\
    );
\en_cnt_div2.wrlvl_odt_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0054"
    )
        port map (
      I0 => \num_refresh_reg[3]_0\,
      I1 => \en_cnt_div2.wrlvl_odt_i_2_n_0\,
      I2 => wrlvl_odt,
      I3 => wrlvl_odt_ctl,
      O => \en_cnt_div2.wrlvl_odt_i_1_n_0\
    );
\en_cnt_div2.wrlvl_odt_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000100"
    )
        port map (
      I0 => enable_wrlvl_cnt(2),
      I1 => enable_wrlvl_cnt(3),
      I2 => enable_wrlvl_cnt(4),
      I3 => enable_wrlvl_cnt(0),
      I4 => enable_wrlvl_cnt(1),
      O => \en_cnt_div2.wrlvl_odt_i_2_n_0\
    );
\en_cnt_div2.wrlvl_odt_reg\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \en_cnt_div2.wrlvl_odt_i_1_n_0\,
      Q => wrlvl_odt,
      R => '0'
    );
\first_fail_taps[5]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^detect_pi_found_dqs\,
      I1 => pi_dqs_found_any_bank,
      O => detect_pi_found_dqs_reg_0
    );
first_rdlvl_pat_r_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFD0"
    )
        port map (
      I0 => \stg1_wr_rd_cnt[8]_i_4_n_0\,
      I1 => calib_wrdata_en_i_2_n_0,
      I2 => first_rdlvl_pat_r,
      I3 => rdlvl_stg1_rank_done,
      I4 => \num_refresh_reg[3]_0\,
      O => first_rdlvl_pat_r_i_1_n_0
    );
first_rdlvl_pat_r_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => first_rdlvl_pat_r_i_1_n_0,
      Q => first_rdlvl_pat_r,
      R => '0'
    );
first_wrcal_pat_r_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFEFEEEE"
    )
        port map (
      I0 => first_wrcal_pat_r_i_2_n_0,
      I1 => \num_refresh_reg[3]_0\,
      I2 => wrlvl_final_if_rst_i_3_n_0,
      I3 => calib_wrdata_en_i_2_n_0,
      I4 => first_wrcal_pat_r,
      I5 => wrcal_resume_w,
      O => first_wrcal_pat_r_i_1_n_0
    );
first_wrcal_pat_r_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000100"
    )
        port map (
      I0 => \^init_state_r_reg[5]_0\(9),
      I1 => \^init_state_r_reg[5]_0\(8),
      I2 => \^init_state_r_reg[5]_0\(12),
      I3 => \^init_state_r_reg[5]_0\(13),
      I4 => init_state_r(6),
      I5 => \cnt_init_mr_r[0]_i_3_n_0\,
      O => first_wrcal_pat_r_i_2_n_0
    );
first_wrcal_pat_r_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => first_wrcal_pat_r_i_1_n_0,
      Q => first_wrcal_pat_r,
      R => '0'
    );
\gen_no_mirror.div_clk_loop[0].phy_address[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FD00FFFFFD00FD00"
    )
        port map (
      I0 => \gen_no_mirror.div_clk_loop[0].phy_address[0]_i_2_n_0\,
      I1 => \gen_no_mirror.div_clk_loop[0].phy_address[0]_i_3_n_0\,
      I2 => \gen_no_mirror.div_clk_loop[0].phy_address[0]_i_4_n_0\,
      I3 => \gen_no_mirror.div_clk_loop[0].phy_address[6]_i_5_n_0\,
      I4 => \gen_no_mirror.div_clk_loop[0].phy_address[3]_i_5_n_0\,
      I5 => reg_ctrl_cnt_r_reg(0),
      O => address_w(0)
    );
\gen_no_mirror.div_clk_loop[0].phy_address[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0F8F7FFF"
    )
        port map (
      I0 => new_burst_r,
      I1 => \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_15_n_0\,
      I2 => \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_4_n_0\,
      I3 => \complex_address_reg_n_0_[0]\,
      I4 => \gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[0]\,
      O => \gen_no_mirror.div_clk_loop[0].phy_address[0]_i_2_n_0\
    );
\gen_no_mirror.div_clk_loop[0].phy_address[0]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EE0EE000"
    )
        port map (
      I0 => \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_11_n_0\,
      I1 => \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_10_n_0\,
      I2 => \gen_no_mirror.div_clk_loop[0].phy_address[2]_i_6_n_0\,
      I3 => \complex_address_reg_n_0_[0]\,
      I4 => \gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[0]\,
      O => \gen_no_mirror.div_clk_loop[0].phy_address[0]_i_3_n_0\
    );
\gen_no_mirror.div_clk_loop[0].phy_address[0]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \row_cnt_victim_rotate.complex_row_cnt_reg_n_0_[0]\,
      I1 => ddr3_ila_basic(2),
      I2 => complex_row_cnt_ocal_reg(0),
      I3 => \gen_no_mirror.div_clk_loop[0].phy_address[2]_i_7_n_0\,
      O => \gen_no_mirror.div_clk_loop[0].phy_address[0]_i_4_n_0\
    );
\gen_no_mirror.div_clk_loop[0].phy_address[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00001005"
    )
        port map (
      I0 => init_state_r(6),
      I1 => \^init_state_r_reg[5]_0\(13),
      I2 => \^init_state_r_reg[5]_0\(8),
      I3 => \^init_state_r_reg[5]_0\(9),
      I4 => \gen_no_mirror.div_clk_loop[0].phy_address[10]_i_2_n_0\,
      I5 => \cnt_dllk_zqinit_r[7]_i_1_n_0\,
      O => address_w175_out
    );
\gen_no_mirror.div_clk_loop[0].phy_address[10]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BF"
    )
        port map (
      I0 => \^init_state_r_reg[5]_0\(11),
      I1 => \^init_state_r_reg[5]_0\(10),
      I2 => \^init_state_r_reg[5]_0\(12),
      O => \gen_no_mirror.div_clk_loop[0].phy_address[10]_i_2_n_0\
    );
\gen_no_mirror.div_clk_loop[0].phy_address[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00020000"
    )
        port map (
      I0 => \^init_state_r_reg[5]_0\(12),
      I1 => init_state_r(6),
      I2 => \^init_state_r_reg[5]_0\(13),
      I3 => \cnt_init_mr_r[0]_i_3_n_0\,
      I4 => \init_state_r[6]_i_3_n_0\,
      I5 => \gen_no_mirror.div_clk_loop[0].phy_address[12]_i_2_n_0\,
      O => address_w(12)
    );
\gen_no_mirror.div_clk_loop[0].phy_address[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000040"
    )
        port map (
      I0 => \^init_state_r_reg[5]_0\(9),
      I1 => \^init_state_r_reg[5]_0\(10),
      I2 => \^init_state_r_reg[5]_0\(8),
      I3 => \^init_state_r_reg[5]_0\(11),
      I4 => \^init_state_r_reg[5]_0\(12),
      I5 => \init_state_r[4]_i_5_n_0\,
      O => \gen_no_mirror.div_clk_loop[0].phy_address[12]_i_2_n_0\
    );
\gen_no_mirror.div_clk_loop[0].phy_address[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFF5D0000"
    )
        port map (
      I0 => \gen_no_mirror.div_clk_loop[0].phy_address[1]_i_2_n_0\,
      I1 => \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_3_n_0\,
      I2 => \gen_no_mirror.div_clk_loop[0].phy_address[1]_i_3_n_0\,
      I3 => \gen_no_mirror.div_clk_loop[0].phy_address[1]_i_4_n_0\,
      I4 => \gen_no_mirror.div_clk_loop[0].phy_address[6]_i_5_n_0\,
      I5 => \gen_no_mirror.div_clk_loop[0].phy_address[1]_i_5_n_0\,
      O => address_w(1)
    );
\gen_no_mirror.div_clk_loop[0].phy_address[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0F8F7FFF"
    )
        port map (
      I0 => new_burst_r,
      I1 => \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_15_n_0\,
      I2 => \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_4_n_0\,
      I3 => \complex_address_reg_n_0_[1]\,
      I4 => \gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[1]\,
      O => \gen_no_mirror.div_clk_loop[0].phy_address[1]_i_2_n_0\
    );
\gen_no_mirror.div_clk_loop[0].phy_address[1]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"35"
    )
        port map (
      I0 => \gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[1]\,
      I1 => \complex_address_reg_n_0_[1]\,
      I2 => \gen_no_mirror.div_clk_loop[0].phy_address[2]_i_6_n_0\,
      O => \gen_no_mirror.div_clk_loop[0].phy_address[1]_i_3_n_0\
    );
\gen_no_mirror.div_clk_loop[0].phy_address[1]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \row_cnt_victim_rotate.complex_row_cnt_reg_n_0_[1]\,
      I1 => ddr3_ila_basic(2),
      I2 => complex_row_cnt_ocal_reg(1),
      I3 => \gen_no_mirror.div_clk_loop[0].phy_address[2]_i_7_n_0\,
      O => \gen_no_mirror.div_clk_loop[0].phy_address[1]_i_4_n_0\
    );
\gen_no_mirror.div_clk_loop[0].phy_address[1]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => \gen_no_mirror.div_clk_loop[0].phy_address[3]_i_8_n_0\,
      I1 => reg_ctrl_cnt_r_reg(1),
      I2 => init_state_r(6),
      I3 => reg_ctrl_cnt_r_reg(3),
      O => \gen_no_mirror.div_clk_loop[0].phy_address[1]_i_5_n_0\
    );
\gen_no_mirror.div_clk_loop[0].phy_address[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFF5D0000"
    )
        port map (
      I0 => \gen_no_mirror.div_clk_loop[0].phy_address[2]_i_2_n_0\,
      I1 => \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_3_n_0\,
      I2 => \gen_no_mirror.div_clk_loop[0].phy_address[2]_i_3_n_0\,
      I3 => \gen_no_mirror.div_clk_loop[0].phy_address[2]_i_4_n_0\,
      I4 => \gen_no_mirror.div_clk_loop[0].phy_address[6]_i_5_n_0\,
      I5 => \gen_no_mirror.div_clk_loop[0].phy_address[2]_i_5_n_0\,
      O => address_w(2)
    );
\gen_no_mirror.div_clk_loop[0].phy_address[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0F8F7FFF"
    )
        port map (
      I0 => new_burst_r,
      I1 => \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_15_n_0\,
      I2 => \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_4_n_0\,
      I3 => \complex_address_reg_n_0_[2]\,
      I4 => \gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[2]\,
      O => \gen_no_mirror.div_clk_loop[0].phy_address[2]_i_2_n_0\
    );
\gen_no_mirror.div_clk_loop[0].phy_address[2]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => \complex_address_reg_n_0_[2]\,
      I1 => \gen_no_mirror.div_clk_loop[0].phy_address[2]_i_6_n_0\,
      I2 => \gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[2]\,
      O => \gen_no_mirror.div_clk_loop[0].phy_address[2]_i_3_n_0\
    );
\gen_no_mirror.div_clk_loop[0].phy_address[2]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \row_cnt_victim_rotate.complex_row_cnt_reg_n_0_[2]\,
      I1 => ddr3_ila_basic(2),
      I2 => complex_row_cnt_ocal_reg(2),
      I3 => \gen_no_mirror.div_clk_loop[0].phy_address[2]_i_7_n_0\,
      O => \gen_no_mirror.div_clk_loop[0].phy_address[2]_i_4_n_0\
    );
\gen_no_mirror.div_clk_loop[0].phy_address[2]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAABABAAAABAAA"
    )
        port map (
      I0 => \gen_no_mirror.div_clk_loop[0].phy_address[6]_i_6_n_0\,
      I1 => \gen_no_mirror.div_clk_loop[0].phy_address[8]_i_4_n_0\,
      I2 => \gen_no_mirror.div_clk_loop[0].phy_address[8]_i_8_n_0\,
      I3 => \gen_no_mirror.div_clk_loop[0].phy_address[2]_i_8_n_0\,
      I4 => init_state_r(6),
      I5 => \gen_no_mirror.div_clk_loop[0].phy_address[6]_i_12_n_0\,
      O => \gen_no_mirror.div_clk_loop[0].phy_address[2]_i_5_n_0\
    );
\gen_no_mirror.div_clk_loop[0].phy_address[2]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C8000000"
    )
        port map (
      I0 => \stg1_wr_rd_cnt[8]_i_4_n_0\,
      I1 => ddr3_ila_basic(2),
      I2 => \stg1_wr_rd_cnt[8]_i_5_n_0\,
      I3 => \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_8_n_0\,
      I4 => new_burst_r,
      O => \gen_no_mirror.div_clk_loop[0].phy_address[2]_i_6_n_0\
    );
\gen_no_mirror.div_clk_loop[0].phy_address[2]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFBFFFBFFFFFFFF"
    )
        port map (
      I0 => address_w(12),
      I1 => \gen_no_mirror.div_clk_loop[0].phy_address[2]_i_9_n_0\,
      I2 => \gen_no_mirror.div_clk_loop[0].phy_address[7]_i_9_n_0\,
      I3 => \^init_state_r_reg[5]_0\(8),
      I4 => \wrdqen_div2.phy_wrdata_en_r1_i_3_n_0\,
      I5 => \gen_no_mirror.div_clk_loop[0].phy_address[3]_i_9_n_0\,
      O => \gen_no_mirror.div_clk_loop[0].phy_address[2]_i_7_n_0\
    );
\gen_no_mirror.div_clk_loop[0].phy_address[2]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => reg_ctrl_cnt_r_reg(1),
      I1 => reg_ctrl_cnt_r_reg(2),
      I2 => reg_ctrl_cnt_r_reg(3),
      O => \gen_no_mirror.div_clk_loop[0].phy_address[2]_i_8_n_0\
    );
\gen_no_mirror.div_clk_loop[0].phy_address[2]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAAB"
    )
        port map (
      I0 => ddr3_ila_basic(2),
      I1 => \stg1_wr_rd_cnt[8]_i_4_n_0\,
      I2 => \calib_cmd[1]_i_5_n_0\,
      I3 => \stg1_wr_rd_cnt[8]_i_5_n_0\,
      I4 => read_calib_i_2_n_0,
      O => \gen_no_mirror.div_clk_loop[0].phy_address[2]_i_9_n_0\
    );
\gen_no_mirror.div_clk_loop[0].phy_address[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FD00FFFFFD00FD00"
    )
        port map (
      I0 => \gen_no_mirror.div_clk_loop[0].phy_address[3]_i_2_n_0\,
      I1 => \gen_no_mirror.div_clk_loop[0].phy_address[3]_i_3_n_0\,
      I2 => \gen_no_mirror.div_clk_loop[0].phy_address[3]_i_4_n_0\,
      I3 => \gen_no_mirror.div_clk_loop[0].phy_address[6]_i_5_n_0\,
      I4 => \gen_no_mirror.div_clk_loop[0].phy_address[3]_i_5_n_0\,
      I5 => \gen_no_mirror.div_clk_loop[0].phy_address[3]_i_6_n_0\,
      O => address_w(3)
    );
\gen_no_mirror.div_clk_loop[0].phy_address[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FD5F755F"
    )
        port map (
      I0 => \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_4_n_0\,
      I1 => \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_15_n_0\,
      I2 => \gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[3]\,
      I3 => new_burst_r,
      I4 => \complex_address_reg_n_0_[3]\,
      O => \gen_no_mirror.div_clk_loop[0].phy_address[3]_i_2_n_0\
    );
\gen_no_mirror.div_clk_loop[0].phy_address[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3BF00FF00AA00AA0"
    )
        port map (
      I0 => \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_10_n_0\,
      I1 => \complex_address_reg_n_0_[3]\,
      I2 => \gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[3]\,
      I3 => new_burst_r,
      I4 => \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_8_n_0\,
      I5 => \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_11_n_0\,
      O => \gen_no_mirror.div_clk_loop[0].phy_address[3]_i_3_n_0\
    );
\gen_no_mirror.div_clk_loop[0].phy_address[3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFE200E2"
    )
        port map (
      I0 => \row_cnt_victim_rotate.complex_row_cnt_reg_n_0_[3]\,
      I1 => ddr3_ila_basic(2),
      I2 => complex_row_cnt_ocal_reg(3),
      I3 => address_w(12),
      I4 => p_15_in(3),
      I5 => \gen_no_mirror.div_clk_loop[0].phy_address[3]_i_7_n_0\,
      O => \gen_no_mirror.div_clk_loop[0].phy_address[3]_i_4_n_0\
    );
\gen_no_mirror.div_clk_loop[0].phy_address[3]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EF"
    )
        port map (
      I0 => reg_ctrl_cnt_r_reg(3),
      I1 => init_state_r(6),
      I2 => \gen_no_mirror.div_clk_loop[0].phy_address[3]_i_8_n_0\,
      O => \gen_no_mirror.div_clk_loop[0].phy_address[3]_i_5_n_0\
    );
\gen_no_mirror.div_clk_loop[0].phy_address[3]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => reg_ctrl_cnt_r_reg(0),
      I1 => reg_ctrl_cnt_r_reg(1),
      I2 => reg_ctrl_cnt_r_reg(2),
      O => \gen_no_mirror.div_clk_loop[0].phy_address[3]_i_6_n_0\
    );
\gen_no_mirror.div_clk_loop[0].phy_address[3]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF75FF75FF75FFFF"
    )
        port map (
      I0 => \gen_no_mirror.div_clk_loop[0].phy_address[3]_i_9_n_0\,
      I1 => \wrdqen_div2.phy_wrdata_en_r1_i_3_n_0\,
      I2 => \^init_state_r_reg[5]_0\(8),
      I3 => \gen_no_mirror.div_clk_loop[0].phy_address[7]_i_9_n_0\,
      I4 => \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_12_n_0\,
      I5 => ddr3_ila_basic(2),
      O => \gen_no_mirror.div_clk_loop[0].phy_address[3]_i_7_n_0\
    );
\gen_no_mirror.div_clk_loop[0].phy_address[3]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1000000000000000"
    )
        port map (
      I0 => \^init_state_r_reg[5]_0\(10),
      I1 => \^init_state_r_reg[5]_0\(13),
      I2 => \^init_state_r_reg[5]_0\(9),
      I3 => \^init_state_r_reg[5]_0\(8),
      I4 => \^init_state_r_reg[5]_0\(11),
      I5 => \^init_state_r_reg[5]_0\(12),
      O => \gen_no_mirror.div_clk_loop[0].phy_address[3]_i_8_n_0\
    );
\gen_no_mirror.div_clk_loop[0].phy_address[3]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1F"
    )
        port map (
      I0 => \stg1_wr_rd_cnt[8]_i_5_n_0\,
      I1 => \stg1_wr_rd_cnt[8]_i_4_n_0\,
      I2 => ddr3_ila_basic(2),
      O => \gen_no_mirror.div_clk_loop[0].phy_address[3]_i_9_n_0\
    );
\gen_no_mirror.div_clk_loop[0].phy_address[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAA20AA20AA20"
    )
        port map (
      I0 => \gen_no_mirror.div_clk_loop[0].phy_address[6]_i_5_n_0\,
      I1 => \gen_no_mirror.div_clk_loop[0].phy_address[5]_i_4_n_0\,
      I2 => \row_cnt_victim_rotate.complex_row_cnt_reg_n_0_[4]\,
      I3 => \gen_no_mirror.div_clk_loop[0].phy_address[4]_i_2_n_0\,
      I4 => \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_4_n_0\,
      I5 => \gen_no_mirror.div_clk_loop[0].phy_address[4]_i_3_n_0\,
      O => address_w(4)
    );
\gen_no_mirror.div_clk_loop[0].phy_address[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FC88CCCC88888888"
    )
        port map (
      I0 => \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_10_n_0\,
      I1 => \gen_no_mirror.div_clk_loop[0].phy_address[4]_i_4_n_0\,
      I2 => new_burst_r,
      I3 => \gen_no_mirror.div_clk_loop[0].phy_address[4]_i_5_n_0\,
      I4 => \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_8_n_0\,
      I5 => \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_11_n_0\,
      O => \gen_no_mirror.div_clk_loop[0].phy_address[4]_i_2_n_0\
    );
\gen_no_mirror.div_clk_loop[0].phy_address[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"66FF66000FFFF000"
    )
        port map (
      I0 => \complex_address_reg_n_0_[3]\,
      I1 => \complex_address_reg_n_0_[4]\,
      I2 => \gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[3]\,
      I3 => new_burst_r,
      I4 => \gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[4]\,
      I5 => \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_15_n_0\,
      O => \gen_no_mirror.div_clk_loop[0].phy_address[4]_i_3_n_0\
    );
\gen_no_mirror.div_clk_loop[0].phy_address[4]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[3]\,
      I1 => new_burst_r,
      I2 => \gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[4]\,
      O => \gen_no_mirror.div_clk_loop[0].phy_address[4]_i_4_n_0\
    );
\gen_no_mirror.div_clk_loop[0].phy_address[4]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4FF4"
    )
        port map (
      I0 => new_burst_r,
      I1 => \gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[4]\,
      I2 => \complex_address_reg_n_0_[3]\,
      I3 => \complex_address_reg_n_0_[4]\,
      O => \gen_no_mirror.div_clk_loop[0].phy_address[4]_i_5_n_0\
    );
\gen_no_mirror.div_clk_loop[0].phy_address[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFBFFFBAAAAAAAA"
    )
        port map (
      I0 => \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_6_n_0\,
      I1 => \gen_no_mirror.div_clk_loop[0].phy_address[5]_i_2_n_0\,
      I2 => \gen_no_mirror.div_clk_loop[0].phy_address[5]_i_3_n_0\,
      I3 => \row_cnt_victim_rotate.complex_row_cnt_reg_n_0_[5]\,
      I4 => \gen_no_mirror.div_clk_loop[0].phy_address[5]_i_4_n_0\,
      I5 => \gen_no_mirror.div_clk_loop[0].phy_address[6]_i_5_n_0\,
      O => address_w(5)
    );
\gen_no_mirror.div_clk_loop[0].phy_address[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"31F1F0F0F5F5F5F5"
    )
        port map (
      I0 => \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_10_n_0\,
      I1 => \gen_no_mirror.div_clk_loop[0].phy_address[5]_i_5_n_0\,
      I2 => \gen_no_mirror.div_clk_loop[0].phy_address[5]_i_6_n_0\,
      I3 => new_burst_r,
      I4 => \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_8_n_0\,
      I5 => \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_11_n_0\,
      O => \gen_no_mirror.div_clk_loop[0].phy_address[5]_i_2_n_0\
    );
\gen_no_mirror.div_clk_loop[0].phy_address[5]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8000A2A2"
    )
        port map (
      I0 => \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_4_n_0\,
      I1 => \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_15_n_0\,
      I2 => \gen_no_mirror.div_clk_loop[0].phy_address[5]_i_5_n_0\,
      I3 => new_burst_r,
      I4 => \gen_no_mirror.div_clk_loop[0].phy_address[5]_i_6_n_0\,
      O => \gen_no_mirror.div_clk_loop[0].phy_address[5]_i_3_n_0\
    );
\gen_no_mirror.div_clk_loop[0].phy_address[5]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFDFFFDFFFFFFFD"
    )
        port map (
      I0 => \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_12_n_0\,
      I1 => ddr3_ila_basic(2),
      I2 => address_w(12),
      I3 => \gen_no_mirror.div_clk_loop[0].phy_address[7]_i_9_n_0\,
      I4 => \^init_state_r_reg[5]_0\(8),
      I5 => \wrdqen_div2.phy_wrdata_en_r1_i_3_n_0\,
      O => \gen_no_mirror.div_clk_loop[0].phy_address[5]_i_4_n_0\
    );
\gen_no_mirror.div_clk_loop[0].phy_address[5]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4FFFF444"
    )
        port map (
      I0 => new_burst_r,
      I1 => \gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[5]\,
      I2 => \complex_address_reg_n_0_[4]\,
      I3 => \complex_address_reg_n_0_[3]\,
      I4 => \complex_address_reg_n_0_[5]\,
      O => \gen_no_mirror.div_clk_loop[0].phy_address[5]_i_5_n_0\
    );
\gen_no_mirror.div_clk_loop[0].phy_address[5]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"807F"
    )
        port map (
      I0 => \gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[3]\,
      I1 => \gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[4]\,
      I2 => new_burst_r,
      I3 => \gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[5]\,
      O => \gen_no_mirror.div_clk_loop[0].phy_address[5]_i_6_n_0\
    );
\gen_no_mirror.div_clk_loop[0].phy_address[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFD00"
    )
        port map (
      I0 => \gen_no_mirror.div_clk_loop[0].phy_address[6]_i_2_n_0\,
      I1 => \gen_no_mirror.div_clk_loop[0].phy_address[6]_i_3_n_0\,
      I2 => \gen_no_mirror.div_clk_loop[0].phy_address[6]_i_4_n_0\,
      I3 => \gen_no_mirror.div_clk_loop[0].phy_address[6]_i_5_n_0\,
      I4 => \gen_no_mirror.div_clk_loop[0].phy_address[6]_i_6_n_0\,
      O => address_w(6)
    );
\gen_no_mirror.div_clk_loop[0].phy_address[6]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => init_state_r(6),
      I1 => \^init_state_r_reg[5]_0\(9),
      I2 => \^init_state_r_reg[5]_0\(12),
      O => \gen_no_mirror.div_clk_loop[0].phy_address[6]_i_10_n_0\
    );
\gen_no_mirror.div_clk_loop[0].phy_address[6]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0070"
    )
        port map (
      I0 => ddr3_ila_basic(2),
      I1 => ddr3_ila_basic(1),
      I2 => cnt_init_mr_r(1),
      I3 => cnt_init_mr_r(0),
      O => \gen_no_mirror.div_clk_loop[0].phy_address[6]_i_11_n_0\
    );
\gen_no_mirror.div_clk_loop[0].phy_address[6]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000040070000"
    )
        port map (
      I0 => \^init_state_r_reg[5]_0\(11),
      I1 => \^init_state_r_reg[5]_0\(10),
      I2 => \^init_state_r_reg[5]_0\(13),
      I3 => \^init_state_r_reg[5]_0\(8),
      I4 => \^init_state_r_reg[5]_0\(9),
      I5 => \^init_state_r_reg[5]_0\(12),
      O => \gen_no_mirror.div_clk_loop[0].phy_address[6]_i_12_n_0\
    );
\gen_no_mirror.div_clk_loop[0].phy_address[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"557FDDFF"
    )
        port map (
      I0 => \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_4_n_0\,
      I1 => \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_15_n_0\,
      I2 => new_burst_r,
      I3 => \gen_no_mirror.div_clk_loop[0].phy_address[6]_i_7_n_0\,
      I4 => \gen_no_mirror.div_clk_loop[0].phy_address[6]_i_8_n_0\,
      O => \gen_no_mirror.div_clk_loop[0].phy_address[6]_i_2_n_0\
    );
\gen_no_mirror.div_clk_loop[0].phy_address[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ECE0F0F0A0A0A0A0"
    )
        port map (
      I0 => \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_10_n_0\,
      I1 => \gen_no_mirror.div_clk_loop[0].phy_address[6]_i_8_n_0\,
      I2 => \gen_no_mirror.div_clk_loop[0].phy_address[6]_i_7_n_0\,
      I3 => new_burst_r,
      I4 => \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_8_n_0\,
      I5 => \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_11_n_0\,
      O => \gen_no_mirror.div_clk_loop[0].phy_address[6]_i_3_n_0\
    );
\gen_no_mirror.div_clk_loop[0].phy_address[6]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004444400000000"
    )
        port map (
      I0 => \gen_no_mirror.div_clk_loop[0].phy_address[6]_i_9_n_0\,
      I1 => \row_cnt_victim_rotate.complex_row_cnt_reg_n_0_[6]\,
      I2 => \stg1_wr_rd_cnt[8]_i_5_n_0\,
      I3 => \stg1_wr_rd_cnt[8]_i_4_n_0\,
      I4 => ddr3_ila_basic(2),
      I5 => \gen_no_mirror.div_clk_loop[0].phy_address[7]_i_5_n_0\,
      O => \gen_no_mirror.div_clk_loop[0].phy_address[6]_i_4_n_0\
    );
\gen_no_mirror.div_clk_loop[0].phy_address[6]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAA22AA2AAA2"
    )
        port map (
      I0 => \gen_no_mirror.div_clk_loop[0].phy_address[7]_i_2_n_0\,
      I1 => \gen_no_mirror.div_clk_loop[0].phy_address[6]_i_10_n_0\,
      I2 => \^init_state_r_reg[5]_0\(8),
      I3 => \^init_state_r_reg[5]_0\(13),
      I4 => \^init_state_r_reg[5]_0\(10),
      I5 => \^init_state_r_reg[5]_0\(11),
      O => \gen_no_mirror.div_clk_loop[0].phy_address[6]_i_5_n_0\
    );
\gen_no_mirror.div_clk_loop[0].phy_address[6]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000005A800000"
    )
        port map (
      I0 => \gen_no_mirror.div_clk_loop[0].phy_address[8]_i_8_n_0\,
      I1 => \gen_no_mirror.div_clk_loop[0].phy_address[6]_i_11_n_0\,
      I2 => \gen_no_mirror.div_clk_loop[0].phy_address[6]_i_12_n_0\,
      I3 => \gen_no_mirror.div_clk_loop[0].phy_address[8]_i_4_n_0\,
      I4 => \gen_rnk[0].mr1_r_reg_n_0_[0][1]\,
      I5 => init_state_r(6),
      O => \gen_no_mirror.div_clk_loop[0].phy_address[6]_i_6_n_0\
    );
\gen_no_mirror.div_clk_loop[0].phy_address[6]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[6]\,
      I1 => \gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[5]\,
      I2 => \gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[4]\,
      I3 => \gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[3]\,
      I4 => new_burst_r,
      O => \gen_no_mirror.div_clk_loop[0].phy_address[6]_i_7_n_0\
    );
\gen_no_mirror.div_clk_loop[0].phy_address[6]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4FFFFFFFF4444444"
    )
        port map (
      I0 => new_burst_r,
      I1 => \gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[6]\,
      I2 => \complex_address_reg_n_0_[5]\,
      I3 => \complex_address_reg_n_0_[3]\,
      I4 => \complex_address_reg_n_0_[4]\,
      I5 => \complex_address_reg_n_0_[6]\,
      O => \gen_no_mirror.div_clk_loop[0].phy_address[6]_i_8_n_0\
    );
\gen_no_mirror.div_clk_loop[0].phy_address[6]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => address_w(12),
      I1 => ddr3_ila_basic(2),
      I2 => \stg1_wr_rd_cnt[8]_i_4_n_0\,
      I3 => \calib_cmd[1]_i_5_n_0\,
      I4 => \stg1_wr_rd_cnt[8]_i_5_n_0\,
      I5 => read_calib_i_2_n_0,
      O => \gen_no_mirror.div_clk_loop[0].phy_address[6]_i_9_n_0\
    );
\gen_no_mirror.div_clk_loop[0].phy_address[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8888A8AA"
    )
        port map (
      I0 => \gen_no_mirror.div_clk_loop[0].phy_address[7]_i_2_n_0\,
      I1 => \gen_no_mirror.div_clk_loop[0].phy_address[7]_i_3_n_0\,
      I2 => \gen_no_mirror.div_clk_loop[0].phy_address[7]_i_4_n_0\,
      I3 => \gen_no_mirror.div_clk_loop[0].phy_address[7]_i_5_n_0\,
      I4 => \gen_no_mirror.div_clk_loop[0].phy_address[7]_i_6_n_0\,
      O => address_w(7)
    );
\gen_no_mirror.div_clk_loop[0].phy_address[7]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[3]\,
      I1 => \gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[4]\,
      I2 => \gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[5]\,
      I3 => \gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[6]\,
      I4 => new_burst_r,
      I5 => \gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[7]\,
      O => \gen_no_mirror.div_clk_loop[0].phy_address[7]_i_10_n_0\
    );
\gen_no_mirror.div_clk_loop[0].phy_address[7]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => new_burst_r,
      I1 => \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_8_n_0\,
      O => \gen_no_mirror.div_clk_loop[0].phy_address[7]_i_11_n_0\
    );
\gen_no_mirror.div_clk_loop[0].phy_address[7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5504"
    )
        port map (
      I0 => address_w175_out,
      I1 => \gen_no_mirror.div_clk_loop[0].phy_address[8]_i_4_n_0\,
      I2 => \gen_no_mirror.div_clk_loop[0].phy_address[8]_i_8_n_0\,
      I3 => init_state_r(6),
      O => \gen_no_mirror.div_clk_loop[0].phy_address[7]_i_2_n_0\
    );
\gen_no_mirror.div_clk_loop[0].phy_address[7]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F4F4FFF4"
    )
        port map (
      I0 => \gen_no_mirror.div_clk_loop[0].phy_address[7]_i_7_n_0\,
      I1 => \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_4_n_0\,
      I2 => \gen_no_mirror.div_clk_loop[0].phy_address[8]_i_9_n_0\,
      I3 => \row_cnt_victim_rotate.complex_row_cnt_reg_n_0_[7]\,
      I4 => \gen_no_mirror.div_clk_loop[0].phy_address[5]_i_4_n_0\,
      O => \gen_no_mirror.div_clk_loop[0].phy_address[7]_i_3_n_0\
    );
\gen_no_mirror.div_clk_loop[0].phy_address[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"20AAAA20AAAAAAAA"
    )
        port map (
      I0 => \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_11_n_0\,
      I1 => new_burst_r,
      I2 => \gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[7]\,
      I3 => \gen_no_mirror.div_clk_loop[0].phy_address[7]_i_8_n_0\,
      I4 => \complex_address_reg_n_0_[7]\,
      I5 => \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_8_n_0\,
      O => \gen_no_mirror.div_clk_loop[0].phy_address[7]_i_4_n_0\
    );
\gen_no_mirror.div_clk_loop[0].phy_address[7]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFEFFFFF"
    )
        port map (
      I0 => \cnt_init_mr_r[0]_i_3_n_0\,
      I1 => init_state_r(6),
      I2 => \^init_state_r_reg[5]_0\(13),
      I3 => \^init_state_r_reg[5]_0\(12),
      I4 => \^init_state_r_reg[5]_0\(8),
      I5 => \gen_no_mirror.div_clk_loop[0].phy_address[7]_i_9_n_0\,
      O => \gen_no_mirror.div_clk_loop[0].phy_address[7]_i_5_n_0\
    );
\gen_no_mirror.div_clk_loop[0].phy_address[7]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444444F5F5F5F5F"
    )
        port map (
      I0 => \gen_no_mirror.div_clk_loop[0].phy_address[7]_i_10_n_0\,
      I1 => \gen_no_mirror.div_clk_loop[0].phy_address[7]_i_11_n_0\,
      I2 => \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_10_n_0\,
      I3 => \stg1_wr_rd_cnt[8]_i_5_n_0\,
      I4 => \stg1_wr_rd_cnt[8]_i_4_n_0\,
      I5 => ddr3_ila_basic(2),
      O => \gen_no_mirror.div_clk_loop[0].phy_address[7]_i_6_n_0\
    );
\gen_no_mirror.div_clk_loop[0].phy_address[7]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CF0303CF87878787"
    )
        port map (
      I0 => \gen_no_mirror.div_clk_loop[0].phy_address[8]_i_7_n_0\,
      I1 => new_burst_r,
      I2 => \gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[7]\,
      I3 => \gen_no_mirror.div_clk_loop[0].phy_address[7]_i_8_n_0\,
      I4 => \complex_address_reg_n_0_[7]\,
      I5 => \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_15_n_0\,
      O => \gen_no_mirror.div_clk_loop[0].phy_address[7]_i_7_n_0\
    );
\gen_no_mirror.div_clk_loop[0].phy_address[7]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \complex_address_reg_n_0_[6]\,
      I1 => \complex_address_reg_n_0_[4]\,
      I2 => \complex_address_reg_n_0_[3]\,
      I3 => \complex_address_reg_n_0_[5]\,
      O => \gen_no_mirror.div_clk_loop[0].phy_address[7]_i_8_n_0\
    );
\gen_no_mirror.div_clk_loop[0].phy_address[7]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAFEEAAAAAAEE"
    )
        port map (
      I0 => \DDR3_1rank.phy_int_cs_n[1]_i_2_n_0\,
      I1 => \stg1_wr_rd_cnt[4]_i_4_n_0\,
      I2 => \cnt_init_mr_r[0]_i_3_n_0\,
      I3 => \^init_state_r_reg[5]_0\(12),
      I4 => \init_state_r[4]_i_5_n_0\,
      I5 => \init_state_r[6]_i_3_n_0\,
      O => \gen_no_mirror.div_clk_loop[0].phy_address[7]_i_9_n_0\
    );
\gen_no_mirror.div_clk_loop[0].phy_address[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44F444F444F4FFFF"
    )
        port map (
      I0 => \gen_no_mirror.div_clk_loop[0].phy_address[8]_i_2_n_0\,
      I1 => \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_3_n_0\,
      I2 => \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_4_n_0\,
      I3 => \gen_no_mirror.div_clk_loop[0].phy_address[8]_i_3_n_0\,
      I4 => \gen_no_mirror.div_clk_loop[0].phy_address[8]_i_4_n_0\,
      I5 => \gen_no_mirror.div_clk_loop[0].phy_address[8]_i_5_n_0\,
      O => address_w(8)
    );
\gen_no_mirror.div_clk_loop[0].phy_address[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"05959595F595F595"
    )
        port map (
      I0 => \gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[8]\,
      I1 => \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_16_n_0\,
      I2 => new_burst_r,
      I3 => \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_8_n_0\,
      I4 => ddr3_ila_basic(2),
      I5 => \gen_no_mirror.div_clk_loop[0].phy_address[8]_i_6_n_0\,
      O => \gen_no_mirror.div_clk_loop[0].phy_address[8]_i_2_n_0\
    );
\gen_no_mirror.div_clk_loop[0].phy_address[8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"43070707CB8F8F8F"
    )
        port map (
      I0 => \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_15_n_0\,
      I1 => new_burst_r,
      I2 => \gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[8]\,
      I3 => \gen_no_mirror.div_clk_loop[0].phy_address[8]_i_7_n_0\,
      I4 => \gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[7]\,
      I5 => \gen_no_mirror.div_clk_loop[0].phy_address[8]_i_6_n_0\,
      O => \gen_no_mirror.div_clk_loop[0].phy_address[8]_i_3_n_0\
    );
\gen_no_mirror.div_clk_loop[0].phy_address[8]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF7FF5FFFFF7FFB"
    )
        port map (
      I0 => \^init_state_r_reg[5]_0\(8),
      I1 => \^init_state_r_reg[5]_0\(9),
      I2 => \^init_state_r_reg[5]_0\(13),
      I3 => \^init_state_r_reg[5]_0\(10),
      I4 => \^init_state_r_reg[5]_0\(12),
      I5 => \^init_state_r_reg[5]_0\(11),
      O => \gen_no_mirror.div_clk_loop[0].phy_address[8]_i_4_n_0\
    );
\gen_no_mirror.div_clk_loop[0].phy_address[8]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => ddr3_ila_basic(2),
      I1 => ddr3_ila_basic(1),
      I2 => cnt_init_mr_r(0),
      I3 => cnt_init_mr_r(1),
      I4 => \gen_no_mirror.div_clk_loop[0].phy_address[8]_i_8_n_0\,
      I5 => \gen_no_mirror.div_clk_loop[0].phy_address[8]_i_9_n_0\,
      O => \gen_no_mirror.div_clk_loop[0].phy_address[8]_i_5_n_0\
    );
\gen_no_mirror.div_clk_loop[0].phy_address[8]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \complex_address_reg_n_0_[8]\,
      I1 => \complex_address_reg_n_0_[6]\,
      I2 => \complex_address_reg_n_0_[4]\,
      I3 => \complex_address_reg_n_0_[3]\,
      I4 => \complex_address_reg_n_0_[5]\,
      I5 => \complex_address_reg_n_0_[7]\,
      O => \gen_no_mirror.div_clk_loop[0].phy_address[8]_i_6_n_0\
    );
\gen_no_mirror.div_clk_loop[0].phy_address[8]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[6]\,
      I1 => \gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[5]\,
      I2 => \gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[4]\,
      I3 => \gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[3]\,
      O => \gen_no_mirror.div_clk_loop[0].phy_address[8]_i_7_n_0\
    );
\gen_no_mirror.div_clk_loop[0].phy_address[8]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1000000000110010"
    )
        port map (
      I0 => \^init_state_r_reg[5]_0\(10),
      I1 => \^init_state_r_reg[5]_0\(13),
      I2 => \^init_state_r_reg[5]_0\(9),
      I3 => \^init_state_r_reg[5]_0\(8),
      I4 => \^init_state_r_reg[5]_0\(11),
      I5 => \^init_state_r_reg[5]_0\(12),
      O => \gen_no_mirror.div_clk_loop[0].phy_address[8]_i_8_n_0\
    );
\gen_no_mirror.div_clk_loop[0].phy_address[8]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40070000"
    )
        port map (
      I0 => \^init_state_r_reg[5]_0\(11),
      I1 => \^init_state_r_reg[5]_0\(10),
      I2 => \^init_state_r_reg[5]_0\(13),
      I3 => \^init_state_r_reg[5]_0\(8),
      I4 => \gen_no_mirror.div_clk_loop[0].phy_address[6]_i_10_n_0\,
      O => \gen_no_mirror.div_clk_loop[0].phy_address[8]_i_9_n_0\
    );
\gen_no_mirror.div_clk_loop[0].phy_address[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF44F4"
    )
        port map (
      I0 => \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_2_n_0\,
      I1 => \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_3_n_0\,
      I2 => \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_4_n_0\,
      I3 => \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_5_n_0\,
      I4 => \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_6_n_0\,
      O => address_w(9)
    );
\gen_no_mirror.div_clk_loop[0].phy_address[9]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEFFFEFFFFF0000"
    )
        port map (
      I0 => oclk_wr_cnt_reg(1),
      I1 => oclk_wr_cnt_reg(0),
      I2 => oclk_wr_cnt_reg(2),
      I3 => oclk_wr_cnt_reg(3),
      I4 => \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_18_n_0\,
      I5 => \gen_no_mirror.div_clk_loop[0].phy_address[7]_i_9_n_0\,
      O => \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_10_n_0\
    );
\gen_no_mirror.div_clk_loop[0].phy_address[9]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EEE00000"
    )
        port map (
      I0 => \complex_row_cnt_ocal[3]_i_7_n_0\,
      I1 => \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_14_n_0\,
      I2 => \stg1_wr_rd_cnt[8]_i_5_n_0\,
      I3 => \stg1_wr_rd_cnt[8]_i_4_n_0\,
      I4 => ddr3_ila_basic(2),
      I5 => \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_19_n_0\,
      O => \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_11_n_0\
    );
\gen_no_mirror.div_clk_loop[0].phy_address[9]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000011111110"
    )
        port map (
      I0 => read_calib_i_2_n_0,
      I1 => \stg1_wr_rd_cnt[8]_i_5_n_0\,
      I2 => \^init_state_r_reg[5]_0\(9),
      I3 => \^init_state_r_reg[5]_0\(8),
      I4 => rdlvl_stg1_start_i_2_n_0,
      I5 => \stg1_wr_rd_cnt[8]_i_4_n_0\,
      O => \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_12_n_0\
    );
\gen_no_mirror.div_clk_loop[0].phy_address[9]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAABAAAA"
    )
        port map (
      I0 => \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_20_n_0\,
      I1 => \stg1_wr_rd_cnt_reg_n_0_[0]\,
      I2 => \stg1_wr_rd_cnt_reg_n_0_[1]\,
      I3 => ddr3_ila_basic(2),
      I4 => \stg1_wr_rd_cnt_reg_n_0_[2]\,
      I5 => wr_victim_inc_i_2_n_0,
      O => \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_13_n_0\
    );
\gen_no_mirror.div_clk_loop[0].phy_address[9]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5504"
    )
        port map (
      I0 => complex_row0_rd_done,
      I1 => init_state_r1(3),
      I2 => wrlvl_odt_ctl_i_3_n_0,
      I3 => \^one_rank.stg1_wr_done_reg_0\,
      O => \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_14_n_0\
    );
\gen_no_mirror.div_clk_loop[0].phy_address[9]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA8"
    )
        port map (
      I0 => \stg1_wr_rd_cnt[8]_i_5_n_0\,
      I1 => \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_21_n_0\,
      I2 => init_state_r1(0),
      I3 => init_state_r1(2),
      O => \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_15_n_0\
    );
\gen_no_mirror.div_clk_loop[0].phy_address[9]_i_16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[7]\,
      I1 => \gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[3]\,
      I2 => \gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[4]\,
      I3 => \gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[5]\,
      I4 => \gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[6]\,
      O => \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_16_n_0\
    );
\gen_no_mirror.div_clk_loop[0].phy_address[9]_i_17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \complex_address_reg_n_0_[7]\,
      I1 => \complex_address_reg_n_0_[5]\,
      I2 => \complex_address_reg_n_0_[3]\,
      I3 => \complex_address_reg_n_0_[4]\,
      I4 => \complex_address_reg_n_0_[6]\,
      O => \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_17_n_0\
    );
\gen_no_mirror.div_clk_loop[0].phy_address[9]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444444044444444"
    )
        port map (
      I0 => \wrdqen_div2.phy_wrdata_en_r1_i_3_n_0\,
      I1 => \^init_state_r_reg[5]_0\(8),
      I2 => wrcal_wr_cnt_reg(3),
      I3 => wrcal_wr_cnt_reg(1),
      I4 => wrcal_wr_cnt_reg(0),
      I5 => wrcal_wr_cnt_reg(2),
      O => \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_18_n_0\
    );
\gen_no_mirror.div_clk_loop[0].phy_address[9]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \complex_num_writes[0]_i_3_n_0\,
      I1 => \stg1_wr_rd_cnt_reg_n_0_[3]\,
      I2 => \stg1_wr_rd_cnt_reg_n_0_[6]\,
      I3 => \stg1_wr_rd_cnt_reg_n_0_[4]\,
      I4 => \stg1_wr_rd_cnt_reg_n_0_[7]\,
      I5 => \stg1_wr_rd_cnt_reg_n_0_[8]\,
      O => \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_19_n_0\
    );
\gen_no_mirror.div_clk_loop[0].phy_address[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"05C5C5C5F5C5F5C5"
    )
        port map (
      I0 => \gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[9]\,
      I1 => \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_7_n_0\,
      I2 => new_burst_r,
      I3 => \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_8_n_0\,
      I4 => ddr3_ila_basic(2),
      I5 => \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_9_n_0\,
      O => \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_2_n_0\
    );
\gen_no_mirror.div_clk_loop[0].phy_address[9]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \stg1_wr_rd_cnt_reg_n_0_[3]\,
      I1 => \stg1_wr_rd_cnt_reg_n_0_[4]\,
      I2 => \complex_num_writes[0]_i_3_n_0\,
      I3 => \stg1_wr_rd_cnt_reg_n_0_[6]\,
      I4 => \stg1_wr_rd_cnt_reg_n_0_[7]\,
      I5 => \stg1_wr_rd_cnt_reg_n_0_[8]\,
      O => \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_20_n_0\
    );
\gen_no_mirror.div_clk_loop[0].phy_address[9]_i_21\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFDFFFFF"
    )
        port map (
      I0 => init_state_r1(5),
      I1 => init_state_r1(6),
      I2 => init_state_r1(3),
      I3 => init_state_r1(1),
      I4 => init_state_r1(4),
      O => \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_21_n_0\
    );
\gen_no_mirror.div_clk_loop[0].phy_address[9]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_10_n_0\,
      I1 => \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_11_n_0\,
      O => \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_3_n_0\
    );
\gen_no_mirror.div_clk_loop[0].phy_address[9]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01010100"
    )
        port map (
      I0 => \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_12_n_0\,
      I1 => ddr3_ila_basic(2),
      I2 => \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_13_n_0\,
      I3 => \row_cnt_victim_rotate.complex_row_cnt[4]_i_8_n_0\,
      I4 => \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_14_n_0\,
      O => \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_4_n_0\
    );
\gen_no_mirror.div_clk_loop[0].phy_address[9]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"744400004777FFFF"
    )
        port map (
      I0 => \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_9_n_0\,
      I1 => \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_15_n_0\,
      I2 => \gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[8]\,
      I3 => \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_16_n_0\,
      I4 => new_burst_r,
      I5 => \gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[9]\,
      O => \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_5_n_0\
    );
\gen_no_mirror.div_clk_loop[0].phy_address[9]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA808080"
    )
        port map (
      I0 => \cnt_init_mr_r[1]_i_2_n_0\,
      I1 => cnt_init_mr_r(1),
      I2 => cnt_init_mr_r(0),
      I3 => ddr3_ila_basic(1),
      I4 => ddr3_ila_basic(2),
      O => \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_6_n_0\
    );
\gen_no_mirror.div_clk_loop[0].phy_address[9]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9555"
    )
        port map (
      I0 => \gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[9]\,
      I1 => \gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[8]\,
      I2 => \gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[7]\,
      I3 => \gen_no_mirror.div_clk_loop[0].phy_address[8]_i_7_n_0\,
      O => \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_7_n_0\
    );
\gen_no_mirror.div_clk_loop[0].phy_address[9]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => \stg1_wr_rd_cnt[8]_i_4_n_0\,
      I1 => wrlvl_odt_ctl_i_3_n_0,
      I2 => init_state_r1(3),
      O => \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_8_n_0\
    );
\gen_no_mirror.div_clk_loop[0].phy_address[9]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \complex_address_reg_n_0_[9]\,
      I1 => \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_17_n_0\,
      I2 => \complex_address_reg_n_0_[8]\,
      O => \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_9_n_0\
    );
\gen_no_mirror.div_clk_loop[0].phy_address_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => address_w(0),
      Q => \gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[0]\,
      R => '0'
    );
\gen_no_mirror.div_clk_loop[0].phy_address_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => address_w175_out,
      Q => \gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[10]\,
      R => '0'
    );
\gen_no_mirror.div_clk_loop[0].phy_address_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => address_w(12),
      Q => \gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[12]\,
      R => '0'
    );
\gen_no_mirror.div_clk_loop[0].phy_address_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => address_w(1),
      Q => \gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[1]\,
      R => '0'
    );
\gen_no_mirror.div_clk_loop[0].phy_address_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => address_w(2),
      Q => \gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[2]\,
      R => '0'
    );
\gen_no_mirror.div_clk_loop[0].phy_address_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => address_w(3),
      Q => \gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[3]\,
      R => '0'
    );
\gen_no_mirror.div_clk_loop[0].phy_address_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => address_w(4),
      Q => \gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[4]\,
      R => '0'
    );
\gen_no_mirror.div_clk_loop[0].phy_address_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => address_w(5),
      Q => \gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[5]\,
      R => '0'
    );
\gen_no_mirror.div_clk_loop[0].phy_address_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => address_w(6),
      Q => \gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[6]\,
      R => '0'
    );
\gen_no_mirror.div_clk_loop[0].phy_address_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => address_w(7),
      Q => \gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[7]\,
      R => '0'
    );
\gen_no_mirror.div_clk_loop[0].phy_address_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => address_w(8),
      Q => \gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[8]\,
      R => '0'
    );
\gen_no_mirror.div_clk_loop[0].phy_address_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => address_w(9),
      Q => \gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[9]\,
      R => '0'
    );
\gen_no_mirror.div_clk_loop[0].phy_bank[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000001898901"
    )
        port map (
      I0 => \^init_state_r_reg[5]_0\(13),
      I1 => \^init_state_r_reg[5]_0\(8),
      I2 => \gen_no_mirror.div_clk_loop[0].phy_bank[0]_i_2_n_0\,
      I3 => \^init_state_r_reg[5]_0\(10),
      I4 => \^init_state_r_reg[5]_0\(11),
      I5 => \gen_no_mirror.div_clk_loop[0].phy_bank[0]_i_3_n_0\,
      O => bank_w(0)
    );
\gen_no_mirror.div_clk_loop[0].phy_bank[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CC44CC04CC04CC44"
    )
        port map (
      I0 => \^init_state_r_reg[5]_0\(10),
      I1 => \^init_state_r_reg[5]_0\(9),
      I2 => \gen_no_mirror.div_clk_loop[0].phy_bank_reg[1]_0\,
      I3 => \^init_state_r_reg[5]_0\(11),
      I4 => cnt_init_mr_r(1),
      I5 => cnt_init_mr_r(0),
      O => \gen_no_mirror.div_clk_loop[0].phy_bank[0]_i_2_n_0\
    );
\gen_no_mirror.div_clk_loop[0].phy_bank[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFF00FFFE"
    )
        port map (
      I0 => mpr_rdlvl_start_i_3_n_0,
      I1 => \^init_state_r_reg[5]_0\(8),
      I2 => \^init_state_r_reg[5]_0\(13),
      I3 => \^init_state_r_reg[5]_0\(12),
      I4 => \^init_state_r_reg[5]_0\(9),
      I5 => init_state_r(6),
      O => \gen_no_mirror.div_clk_loop[0].phy_bank[0]_i_3_n_0\
    );
\gen_no_mirror.div_clk_loop[0].phy_bank[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => \^init_state_r_reg[5]_0\(12),
      I1 => \^init_state_r_reg[5]_0\(9),
      I2 => init_state_r(6),
      I3 => \gen_no_mirror.div_clk_loop[0].phy_bank[1]_i_2_n_0\,
      O => bank_w(1)
    );
\gen_no_mirror.div_clk_loop[0].phy_bank[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0FFF0FF0FFFB"
    )
        port map (
      I0 => cnt_init_mr_r(1),
      I1 => \gen_no_mirror.div_clk_loop[0].phy_bank_reg[1]_0\,
      I2 => \^init_state_r_reg[5]_0\(13),
      I3 => \^init_state_r_reg[5]_0\(8),
      I4 => \^init_state_r_reg[5]_0\(11),
      I5 => \^init_state_r_reg[5]_0\(10),
      O => \gen_no_mirror.div_clk_loop[0].phy_bank[1]_i_2_n_0\
    );
\gen_no_mirror.div_clk_loop[0].phy_bank[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000002000000000"
    )
        port map (
      I0 => \gen_no_mirror.div_clk_loop[0].phy_bank[2]_i_2_n_0\,
      I1 => \gen_no_mirror.div_clk_loop[0].phy_bank[2]_i_3_n_0\,
      I2 => reg_ctrl_cnt_r_reg(2),
      I3 => reg_ctrl_cnt_r_reg(3),
      I4 => init_state_r(6),
      I5 => reg_ctrl_cnt_r_reg(1),
      O => bank_w(2)
    );
\gen_no_mirror.div_clk_loop[0].phy_bank[2]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \^init_state_r_reg[5]_0\(9),
      I1 => \^init_state_r_reg[5]_0\(8),
      I2 => \^init_state_r_reg[5]_0\(11),
      I3 => \^init_state_r_reg[5]_0\(12),
      O => \gen_no_mirror.div_clk_loop[0].phy_bank[2]_i_2_n_0\
    );
\gen_no_mirror.div_clk_loop[0].phy_bank[2]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^init_state_r_reg[5]_0\(13),
      I1 => \^init_state_r_reg[5]_0\(10),
      O => \gen_no_mirror.div_clk_loop[0].phy_bank[2]_i_3_n_0\
    );
\gen_no_mirror.div_clk_loop[0].phy_bank_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => bank_w(0),
      Q => phy_bank(3),
      R => '0'
    );
\gen_no_mirror.div_clk_loop[0].phy_bank_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => bank_w(1),
      Q => phy_bank(4),
      R => '0'
    );
\gen_no_mirror.div_clk_loop[0].phy_bank_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => bank_w(2),
      Q => phy_bank(5),
      R => '0'
    );
\gen_reset_obuf.u_reset_obuf_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => ddr3_reset_n,
      I1 => phy_reset_n,
      O => mux_reset_n
    );
\gen_rnk[0].mr1_r_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => '1',
      Q => \gen_rnk[0].mr1_r_reg_n_0_[0][1]\,
      R => \init_state_r1_reg[0]_0\
    );
init_calib_complete_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => init_complete_r2,
      Q => calib_complete,
      R => \init_state_r_reg[6]_0\
    );
init_complete_r1_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => init_complete_r_reg_n_0,
      Q => init_complete_r1,
      R => \init_state_r_reg[6]_0\
    );
init_complete_r1_timing_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => init_complete_r_timing,
      Q => init_complete_r1_timing,
      R => \init_state_r_reg[6]_0\
    );
init_complete_r2_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => init_complete_r1,
      Q => init_complete_r2,
      R => \calib_cke_reg[0]_0\
    );
init_complete_r_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00004000"
    )
        port map (
      I0 => \^init_state_r_reg[5]_0\(8),
      I1 => pi_phaselock_start_i_2_n_0,
      I2 => \^init_state_r_reg[5]_0\(9),
      I3 => \^init_state_r_reg[5]_0\(12),
      I4 => ddr3_lm_done_r_i_3_n_0,
      I5 => init_complete_r_reg_n_0,
      O => init_complete_r_i_1_n_0
    );
init_complete_r_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => init_complete_r_i_1_n_0,
      Q => init_complete_r_reg_n_0,
      R => init_complete_r_reg_0
    );
init_complete_r_timing_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00004000"
    )
        port map (
      I0 => \^init_state_r_reg[5]_0\(8),
      I1 => pi_phaselock_start_i_2_n_0,
      I2 => \^init_state_r_reg[5]_0\(9),
      I3 => \^init_state_r_reg[5]_0\(12),
      I4 => ddr3_lm_done_r_i_3_n_0,
      I5 => init_complete_r_timing,
      O => init_complete_r_timing_i_1_n_0
    );
init_complete_r_timing_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => init_complete_r_timing_i_1_n_0,
      Q => init_complete_r_timing,
      R => init_complete_r_timing_reg_0
    );
\init_state_r1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \^init_state_r_reg[5]_0\(8),
      Q => init_state_r1(0),
      R => \init_state_r1_reg[0]_0\
    );
\init_state_r1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \^init_state_r_reg[5]_0\(9),
      Q => init_state_r1(1),
      R => \init_state_r1_reg[0]_0\
    );
\init_state_r1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \^init_state_r_reg[5]_0\(10),
      Q => init_state_r1(2),
      R => \init_state_r1_reg[0]_0\
    );
\init_state_r1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \^init_state_r_reg[5]_0\(11),
      Q => init_state_r1(3),
      R => \init_state_r1_reg[0]_0\
    );
\init_state_r1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \^init_state_r_reg[5]_0\(12),
      Q => init_state_r1(4),
      R => \init_state_r1_reg[0]_0\
    );
\init_state_r1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \^init_state_r_reg[5]_0\(13),
      Q => init_state_r1(5),
      R => \init_state_r1_reg[0]_0\
    );
\init_state_r1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => init_state_r(6),
      Q => init_state_r1(6),
      R => \init_state_r1_reg[0]_0\
    );
\init_state_r[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAEAAAEAAAEFFFF"
    )
        port map (
      I0 => \init_state_r[0]_i_2_n_0\,
      I1 => \init_state_r[0]_i_3_n_0\,
      I2 => \init_state_r[0]_i_4_n_0\,
      I3 => \init_state_r[4]_i_5_n_0\,
      I4 => \init_state_r[0]_i_5_n_0\,
      I5 => \init_state_r[0]_i_6_n_0\,
      O => \init_state_r[0]_i_1_n_0\
    );
\init_state_r[0]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"01001110FFFFFFFF"
    )
        port map (
      I0 => \^init_state_r_reg[5]_0\(11),
      I1 => \^init_state_r_reg[5]_0\(10),
      I2 => cnt_cmd_done_r,
      I3 => \^init_state_r_reg[5]_0\(9),
      I4 => \^init_state_r_reg[5]_0\(8),
      I5 => \^init_state_r_reg[5]_0\(12),
      O => \init_state_r[0]_i_10_n_0\
    );
\init_state_r[0]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A0AAA8A0000AA80"
    )
        port map (
      I0 => pi_phaselock_start_i_2_n_0,
      I1 => \^rdlvl_stg1_done_r1\,
      I2 => \init_state_r[1]_i_22_n_0\,
      I3 => \init_state_r[0]_i_24_n_0\,
      I4 => \init_state_r[0]_i_25_n_0\,
      I5 => \^init_state_r_reg[5]_0\(8),
      O => \init_state_r[0]_i_11_n_0\
    );
\init_state_r[0]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => \wrcal_reads_reg_n_0_[0]\,
      I1 => \init_state_r[5]_i_48_n_0\,
      I2 => \wrcal_reads_reg_n_0_[4]\,
      I3 => \wrcal_reads_reg_n_0_[2]\,
      I4 => \wrcal_reads_reg_n_0_[7]\,
      O => \init_state_r[0]_i_12_n_0\
    );
\init_state_r[0]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000044440000FFF0"
    )
        port map (
      I0 => pi_phase_locked_all_r4,
      I1 => pi_phase_locked_all_r3,
      I2 => wrcal_resume_r,
      I3 => \init_state_r[1]_i_5_0\,
      I4 => \^init_state_r_reg[5]_0\(8),
      I5 => \^init_state_r_reg[5]_0\(9),
      O => \init_state_r[0]_i_13_n_0\
    );
\init_state_r[0]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF4F440000"
    )
        port map (
      I0 => \init_state_r[5]_i_44_n_0\,
      I1 => \^init_state_r_reg[5]_0\(10),
      I2 => \^init_state_r_reg[5]_0\(8),
      I3 => cnt_cmd_done_r,
      I4 => \^init_state_r_reg[5]_0\(11),
      I5 => \^init_state_r_reg[5]_0\(12),
      O => \init_state_r[0]_i_14_n_0\
    );
\init_state_r[0]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00003A0A0000FACA"
    )
        port map (
      I0 => \init_state_r[0]_i_26_n_0\,
      I1 => \^init_state_r_reg[5]_0\(8),
      I2 => \^init_state_r_reg[5]_0\(9),
      I3 => cnt_cmd_done_r,
      I4 => \cnt_init_mr_r[0]_i_3_n_0\,
      I5 => p_15_in(3),
      O => \init_state_r[0]_i_15_n_0\
    );
\init_state_r[0]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AF40A040AF4FAF4F"
    )
        port map (
      I0 => cnt_cmd_done_r,
      I1 => \init_state_r[0]_i_5_0\,
      I2 => \^init_state_r_reg[5]_0\(9),
      I3 => \^init_state_r_reg[5]_0\(8),
      I4 => \init_state_r[1]_i_33_n_0\,
      I5 => \init_state_r[1]_i_34_n_0\,
      O => \init_state_r[0]_i_16_n_0\
    );
\init_state_r[0]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0000F700"
    )
        port map (
      I0 => cnt_cmd_done_r,
      I1 => \^init_state_r_reg[5]_0\(8),
      I2 => \init_state_r[3]_i_3_0\,
      I3 => pi_phaselock_start_i_2_n_0,
      I4 => \^init_state_r_reg[5]_0\(9),
      I5 => \init_state_r[0]_i_28_n_0\,
      O => \init_state_r[0]_i_17_n_0\
    );
\init_state_r[0]_i_18\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFAAFF3F"
    )
        port map (
      I0 => \init_state_r[4]_i_29_n_0\,
      I1 => cnt_cmd_done_r,
      I2 => ddr2_pre_flag_r_reg_n_0,
      I3 => \^init_state_r_reg[5]_0\(8),
      I4 => \^init_state_r_reg[5]_0\(9),
      O => \init_state_r[0]_i_18_n_0\
    );
\init_state_r[0]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"23002300FFFF0FFF"
    )
        port map (
      I0 => \^rdlvl_stg1_done_r1\,
      I1 => reset_rd_addr_r1,
      I2 => cnt_cmd_done_r,
      I3 => \^init_state_r_reg[5]_0\(8),
      I4 => \init_state_r[0]_i_6_1\,
      I5 => \^init_state_r_reg[5]_0\(9),
      O => \init_state_r[0]_i_19_n_0\
    );
\init_state_r[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF001500"
    )
        port map (
      I0 => \^init_state_r_reg[5]_0\(10),
      I1 => \^init_state_r_reg[5]_0\(9),
      I2 => \ocal_act_wait_cnt[3]_i_3_n_0\,
      I3 => init_state_r(6),
      I4 => \^init_state_r_reg[5]_0\(8),
      O => \init_state_r[0]_i_2_n_0\
    );
\init_state_r[0]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAFFBFBFBF"
    )
        port map (
      I0 => \^init_state_r_reg[5]_0\(12),
      I1 => cnt_cmd_done_r,
      I2 => \^init_state_r_reg[5]_0\(8),
      I3 => \^wrlvl_done_r1\,
      I4 => \^init_state_r_reg[5]_0\(9),
      I5 => mpr_rdlvl_start_i_3_n_0,
      O => \init_state_r[0]_i_20_n_0\
    );
\init_state_r[0]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0FFF55CC"
    )
        port map (
      I0 => cnt_txpr_done_r,
      I1 => \init_state_r[0]_i_6_0\,
      I2 => cnt_cmd_done_r,
      I3 => \^init_state_r_reg[5]_0\(8),
      I4 => \^init_state_r_reg[5]_0\(9),
      I5 => \^init_state_r_reg[5]_0\(10),
      O => \init_state_r[0]_i_21_n_0\
    );
\init_state_r[0]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAEAEAEAAAAAAA"
    )
        port map (
      I0 => \^init_state_r_reg[5]_0\(11),
      I1 => \^init_state_r_reg[5]_0\(8),
      I2 => \^init_state_r_reg[5]_0\(10),
      I3 => wrlvl_rank_done_r7,
      I4 => \^init_state_r_reg[5]_0\(9),
      I5 => cnt_dllk_zqinit_done_r,
      O => \init_state_r[0]_i_22_n_0\
    );
\init_state_r[0]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFEF0000"
    )
        port map (
      I0 => \stg1_wr_rd_cnt_reg_n_0_[2]\,
      I1 => \stg1_wr_rd_cnt_reg_n_0_[1]\,
      I2 => \stg1_wr_rd_cnt_reg_n_0_[0]\,
      I3 => wr_victim_inc_i_2_n_0,
      I4 => \^init_state_r_reg[5]_0\(8),
      I5 => \init_state_r[1]_i_22_n_0\,
      O => \init_state_r[0]_i_23_n_0\
    );
\init_state_r[0]_i_24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4FF"
    )
        port map (
      I0 => \^rdlvl_stg1_done_r1\,
      I1 => ddr3_ila_basic(2),
      I2 => \^init_state_r_reg[5]_0\(9),
      I3 => \^init_state_r_reg[5]_0\(8),
      O => \init_state_r[0]_i_24_n_0\
    );
\init_state_r[0]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0808000808080808"
    )
        port map (
      I0 => \^init_state_r_reg[5]_0\(9),
      I1 => \^init_state_r_reg[5]_0\(8),
      I2 => \^prech_req_posedge_r_reg_0\,
      I3 => \init_state_r[1]_i_22_n_0\,
      I4 => \^one_rank.stg1_wr_done_reg_0\,
      I5 => complex_row1_wr_done,
      O => \init_state_r[0]_i_25_n_0\
    );
\init_state_r[0]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFFFFBA"
    )
        port map (
      I0 => \^init_state_r_reg[5]_0\(8),
      I1 => wrcal_prech_req,
      I2 => cnt_cmd_done_r,
      I3 => ddr3_ila_basic(3),
      I4 => \^prech_req_posedge_r_reg_0\,
      I5 => \init_state_r[0]_i_31_n_0\,
      O => \init_state_r[0]_i_26_n_0\
    );
\init_state_r[0]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000BAFFFFFFFF"
    )
        port map (
      I0 => \^init_state_r_reg[5]_0\(9),
      I1 => \init_state_r[4]_i_28_n_0\,
      I2 => cnt_cmd_done_r,
      I3 => \^init_state_r_reg[5]_0\(8),
      I4 => \oclk_wr_cnt[3]_i_5_n_0\,
      I5 => \^init_state_r_reg[5]_0\(12),
      O => \init_state_r[0]_i_28_n_0\
    );
\init_state_r[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFF0D"
    )
        port map (
      I0 => \init_state_r[0]_i_7_n_0\,
      I1 => \init_state_r[0]_i_8_n_0\,
      I2 => mpr_rdlvl_start_i_3_n_0,
      I3 => \init_state_r[0]_i_9_n_0\,
      I4 => \init_state_r[0]_i_10_n_0\,
      I5 => \init_state_r[0]_i_11_n_0\,
      O => \init_state_r[0]_i_3_n_0\
    );
\init_state_r[0]_i_31\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000020"
    )
        port map (
      I0 => \^init_state_r_reg[5]_0\(8),
      I1 => wrcal_wr_cnt_reg(1),
      I2 => wrcal_wr_cnt_reg(0),
      I3 => wrcal_wr_cnt_reg(2),
      I4 => wrcal_wr_cnt_reg(3),
      O => \init_state_r[0]_i_31_n_0\
    );
\init_state_r[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000055F7"
    )
        port map (
      I0 => pi_phaselock_start_i_2_n_0,
      I1 => \init_state_r[6]_i_3_n_0\,
      I2 => \init_state_r[0]_i_12_n_0\,
      I3 => \init_state_r[0]_i_13_n_0\,
      I4 => \init_state_r[0]_i_14_n_0\,
      I5 => \init_state_r[0]_i_15_n_0\,
      O => \init_state_r[0]_i_4_n_0\
    );
\init_state_r[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAFFFEAAAAFAFE"
    )
        port map (
      I0 => ddr3_lm_done_r_i_3_n_0,
      I1 => \init_state_r[0]_i_16_n_0\,
      I2 => \^init_state_r_reg[5]_0\(10),
      I3 => \^init_state_r_reg[5]_0\(11),
      I4 => \init_state_r[0]_i_17_n_0\,
      I5 => \init_state_r[0]_i_18_n_0\,
      O => \init_state_r[0]_i_5_n_0\
    );
\init_state_r[0]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F200F2000000F2"
    )
        port map (
      I0 => \init_state_r[2]_i_8_n_0\,
      I1 => \init_state_r[0]_i_19_n_0\,
      I2 => \oclk_wr_cnt[3]_i_5_n_0\,
      I3 => \init_state_r[0]_i_20_n_0\,
      I4 => \init_state_r[0]_i_21_n_0\,
      I5 => \init_state_r[0]_i_22_n_0\,
      O => \init_state_r[0]_i_6_n_0\
    );
\init_state_r[0]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAFFBFAAAA"
    )
        port map (
      I0 => \^init_state_r_reg[5]_0\(9),
      I1 => complex_sample_cnt_inc_i_2_n_0,
      I2 => \^init_state_r_reg[5]_0\(8),
      I3 => \init_state_r[1]_i_22_n_0\,
      I4 => \init_state_r[5]_i_39_n_0\,
      I5 => \init_state_r[2]_i_28_n_0\,
      O => \init_state_r[0]_i_7_n_0\
    );
\init_state_r[0]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => \^rdlvl_stg1_done_r1\,
      I1 => ddr3_ila_basic(2),
      I2 => \^init_state_r_reg[5]_0\(8),
      I3 => \^init_state_r_reg[5]_0\(9),
      O => \init_state_r[0]_i_8_n_0\
    );
\init_state_r[0]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000EEE0EE"
    )
        port map (
      I0 => \init_state_r[0]_i_23_n_0\,
      I1 => \init_state_r[1]_i_21_n_0\,
      I2 => ddr3_ila_basic(2),
      I3 => \^init_state_r_reg[5]_0\(9),
      I4 => \^init_state_r_reg[5]_0\(8),
      I5 => \oclk_wr_cnt[3]_i_5_n_0\,
      O => \init_state_r[0]_i_9_n_0\
    );
\init_state_r[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AEFFAEFFAEAEAEFF"
    )
        port map (
      I0 => \init_state_r[1]_i_2_n_0\,
      I1 => \init_state_r[1]_i_3_n_0\,
      I2 => \init_state_r[1]_i_4_n_0\,
      I3 => \init_state_r[1]_i_5_n_0\,
      I4 => \init_state_r[1]_i_6_n_0\,
      I5 => \init_state_r[1]_i_7_n_0\,
      O => \init_state_r[1]_i_1_n_0\
    );
\init_state_r[1]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFBAA0000"
    )
        port map (
      I0 => prech_req_posedge_r_i_2_n_0,
      I1 => \init_state_r[4]_i_7_0\,
      I2 => \init_state_r[2]_i_4_0\,
      I3 => \init_state_r[1]_i_31_n_0\,
      I4 => pi_phaselock_start_i_2_n_0,
      I5 => \init_state_r[1]_i_32_n_0\,
      O => \init_state_r[1]_i_10_n_0\
    );
\init_state_r[1]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF73F07300730073"
    )
        port map (
      I0 => \init_state_r[1]_i_33_n_0\,
      I1 => \init_state_r[1]_i_34_n_0\,
      I2 => \^init_state_r_reg[5]_0\(8),
      I3 => \^init_state_r_reg[5]_0\(9),
      I4 => \init_state_r[0]_i_5_0\,
      I5 => cnt_cmd_done_r,
      O => \init_state_r[1]_i_11_n_0\
    );
\init_state_r[1]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00FA00C0"
    )
        port map (
      I0 => \init_state_r[2]_i_27_n_0\,
      I1 => \init_state_r[1]_i_36_n_0\,
      I2 => \^init_state_r_reg[5]_0\(9),
      I3 => \^init_state_r_reg[5]_0\(10),
      I4 => \^init_state_r_reg[5]_0\(11),
      I5 => \^init_state_r_reg[5]_0\(12),
      O => \init_state_r[1]_i_12_n_0\
    );
\init_state_r[1]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4F0F0F0F4FFF0F0"
    )
        port map (
      I0 => \init_state_r[1]_i_37_n_0\,
      I1 => ddr3_lm_done_r_i_2_n_0,
      I2 => \init_state_r[1]_i_38_n_0\,
      I3 => \^init_state_r_reg[5]_0\(11),
      I4 => \^init_state_r_reg[5]_0\(10),
      I5 => \init_state_r[1]_i_39_n_0\,
      O => \init_state_r[1]_i_13_n_0\
    );
\init_state_r[1]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000040CCCCCCCC"
    )
        port map (
      I0 => \^one_rank.stg1_wr_done_reg_0\,
      I1 => \init_state_r[1]_i_31_n_0\,
      I2 => ddr3_ila_basic(1),
      I3 => rdlvl_last_byte_done,
      I4 => ddr3_ila_basic(2),
      I5 => \^pi_calib_done_r1_reg_0\,
      O => \init_state_r[1]_i_14_n_0\
    );
\init_state_r[1]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5557555555555555"
    )
        port map (
      I0 => prech_req_posedge_r_i_2_n_0,
      I1 => \init_state_r[5]_i_32_n_0\,
      I2 => complex_num_writes_dec_reg(1),
      I3 => complex_row0_wr_done,
      I4 => \^rdlvl_stg1_done_r1\,
      I5 => ddr3_ila_basic(2),
      O => \init_state_r[1]_i_15_n_0\
    );
\init_state_r[1]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2222222220222000"
    )
        port map (
      I0 => pi_phaselock_start_i_2_n_0,
      I1 => \^init_state_r_reg[5]_0\(8),
      I2 => wrcal_final_chk,
      I3 => wrcal_resume_r,
      I4 => \init_state_r[1]_i_5_0\,
      I5 => \^init_state_r_reg[5]_0\(9),
      O => \init_state_r[1]_i_16_n_0\
    );
\init_state_r[1]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFBEAAAAAAAAAAAA"
    )
        port map (
      I0 => \^init_state_r_reg[5]_0\(12),
      I1 => \^init_state_r_reg[5]_0\(8),
      I2 => \^init_state_r_reg[5]_0\(9),
      I3 => \^init_state_r_reg[5]_0\(10),
      I4 => \^init_state_r_reg[5]_0\(11),
      I5 => \init_state_r[4]_i_21_n_0\,
      O => \init_state_r[1]_i_17_n_0\
    );
\init_state_r[1]_i_18\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000EE0E"
    )
        port map (
      I0 => \^prech_req_posedge_r_reg_0\,
      I1 => ddr3_ila_basic(3),
      I2 => cnt_cmd_done_r,
      I3 => wrcal_prech_req,
      I4 => \^init_state_r_reg[5]_0\(8),
      O => \init_state_r[1]_i_18_n_0\
    );
\init_state_r[1]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555545555555555"
    )
        port map (
      I0 => \^init_state_r_reg[5]_0\(9),
      I1 => wrcal_wr_cnt_reg(3),
      I2 => wrcal_wr_cnt_reg(2),
      I3 => wrcal_wr_cnt_reg(0),
      I4 => wrcal_wr_cnt_reg(1),
      I5 => \^init_state_r_reg[5]_0\(8),
      O => \init_state_r[1]_i_19_n_0\
    );
\init_state_r[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C5C4C4C400000000"
    )
        port map (
      I0 => \init_state_r[5]_i_9_n_0\,
      I1 => \^init_state_r_reg[5]_0\(9),
      I2 => \^init_state_r_reg[5]_0\(10),
      I3 => \^prech_req_posedge_r_reg_0\,
      I4 => \^init_state_r_reg[5]_0\(8),
      I5 => init_state_r(6),
      O => \init_state_r[1]_i_2_n_0\
    );
\init_state_r[1]_i_20\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEEEEEEE"
    )
        port map (
      I0 => \^init_state_r_reg[5]_0\(11),
      I1 => \^init_state_r_reg[5]_0\(10),
      I2 => \^init_state_r_reg[5]_0\(8),
      I3 => p_15_in(3),
      I4 => \^init_state_r_reg[5]_0\(9),
      O => \init_state_r[1]_i_20_n_0\
    );
\init_state_r[1]_i_21\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFEEAAAA"
    )
        port map (
      I0 => \^init_state_r_reg[5]_0\(9),
      I1 => \^prech_req_posedge_r_reg_0\,
      I2 => complex_oclkdelay_calib_done_r1,
      I3 => ddr3_ila_basic(2),
      I4 => \^init_state_r_reg[5]_0\(8),
      O => \init_state_r[1]_i_21_n_0\
    );
\init_state_r[1]_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => complex_wait_cnt_reg(2),
      I1 => complex_wait_cnt_reg(3),
      I2 => complex_wait_cnt_reg(0),
      I3 => complex_wait_cnt_reg(1),
      O => \init_state_r[1]_i_22_n_0\
    );
\init_state_r[1]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFBFBFBFF"
    )
        port map (
      I0 => \init_state_r[5]_i_40_n_0\,
      I1 => \stg1_wr_rd_cnt_reg_n_0_[0]\,
      I2 => wr_victim_inc_i_2_n_0,
      I3 => \^init_state_r_reg[5]_0\(8),
      I4 => \init_state_r[5]_i_41_n_0\,
      I5 => \^init_state_r_reg[5]_0\(9),
      O => \init_state_r[1]_i_23_n_0\
    );
\init_state_r[1]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0030BABA00FFBABA"
    )
        port map (
      I0 => \^prech_req_posedge_r_reg_0\,
      I1 => \^rdlvl_stg1_done_r1\,
      I2 => ddr3_ila_basic(2),
      I3 => \^init_state_r_reg[5]_0\(8),
      I4 => \^init_state_r_reg[5]_0\(9),
      I5 => \init_state_r[1]_i_22_n_0\,
      O => \init_state_r[1]_i_24_n_0\
    );
\init_state_r[1]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFBFF0F0F0"
    )
        port map (
      I0 => \^prech_req_posedge_r_reg_0\,
      I1 => \^one_rank.stg1_wr_done_reg_0\,
      I2 => \^init_state_r_reg[5]_0\(9),
      I3 => \^init_state_r_reg[5]_0\(8),
      I4 => \init_state_r[1]_i_22_n_0\,
      I5 => \init_state_r[1]_i_40_n_0\,
      O => \init_state_r[1]_i_25_n_0\
    );
\init_state_r[1]_i_26\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BAABAAAB"
    )
        port map (
      I0 => \^init_state_r_reg[5]_0\(11),
      I1 => \^init_state_r_reg[5]_0\(10),
      I2 => \^init_state_r_reg[5]_0\(9),
      I3 => \^init_state_r_reg[5]_0\(8),
      I4 => cnt_cmd_done_r,
      O => \init_state_r[1]_i_26_n_0\
    );
\init_state_r[1]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F4F4F4F4FFF4F4F"
    )
        port map (
      I0 => \^mem_init_done_r\,
      I1 => cnt_init_af_done_r,
      I2 => cnt_cmd_done_r,
      I3 => \^wrlvl_done_r1\,
      I4 => ddr3_ila_basic(1),
      I5 => wrlvl_byte_redo,
      O => \init_state_r[1]_i_27_n_0\
    );
\init_state_r[1]_i_28\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFD"
    )
        port map (
      I0 => num_refresh_reg(3),
      I1 => num_refresh_reg(2),
      I2 => num_refresh_reg(0),
      I3 => num_refresh_reg(1),
      O => \init_state_r[1]_i_28_n_0\
    );
\init_state_r[1]_i_29\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => ddr3_ila_basic(2),
      I1 => \^mem_init_done_r\,
      I2 => \^rdlvl_stg1_done_r1\,
      I3 => ddr3_ila_basic(1),
      O => \init_state_r[1]_i_29_n_0\
    );
\init_state_r[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F0FDF0F0F0FDFF"
    )
        port map (
      I0 => \init_state_r[1]_i_8_n_0\,
      I1 => \init_state_r[1]_i_9_n_0\,
      I2 => \init_state_r[1]_i_10_n_0\,
      I3 => \^init_state_r_reg[5]_0\(11),
      I4 => \^init_state_r_reg[5]_0\(10),
      I5 => \init_state_r[1]_i_11_n_0\,
      O => \init_state_r[1]_i_3_n_0\
    );
\init_state_r[1]_i_31\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \^init_state_r_reg[5]_0\(9),
      I1 => \^init_state_r_reg[5]_0\(8),
      I2 => cnt_cmd_done_r,
      O => \init_state_r[1]_i_31_n_0\
    );
\init_state_r[1]_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3E000000FFFFFFFF"
    )
        port map (
      I0 => cnt_cmd_done_r,
      I1 => \^init_state_r_reg[5]_0\(8),
      I2 => \^init_state_r_reg[5]_0\(9),
      I3 => \^init_state_r_reg[5]_0\(11),
      I4 => \^init_state_r_reg[5]_0\(10),
      I5 => \^init_state_r_reg[5]_0\(12),
      O => \init_state_r[1]_i_32_n_0\
    );
\init_state_r[1]_i_33\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \back_to_back_reads_2_1.num_reads_reg_n_0_[1]\,
      I1 => \back_to_back_reads_2_1.num_reads_reg_n_0_[0]\,
      I2 => \back_to_back_reads_2_1.num_reads_reg_n_0_[2]\,
      O => \init_state_r[1]_i_33_n_0\
    );
\init_state_r[1]_i_34\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFF2"
    )
        port map (
      I0 => ddr3_ila_basic(2),
      I1 => \^rdlvl_stg1_done_r1\,
      I2 => \^prech_req_posedge_r_reg_0\,
      I3 => rdlvl_stg1_rank_done,
      I4 => \^init_state_r_reg[5]_0\(8),
      O => \init_state_r[1]_i_34_n_0\
    );
\init_state_r[1]_i_36\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0070"
    )
        port map (
      I0 => ddr3_ila_basic(2),
      I1 => ddr3_ila_basic(1),
      I2 => cnt_cmd_done_r,
      I3 => cnt_init_mr_done_r,
      O => \init_state_r[1]_i_36_n_0\
    );
\init_state_r[1]_i_37\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0151"
    )
        port map (
      I0 => reset_rd_addr_r1,
      I1 => \^init_state_r_reg[5]_0\(9),
      I2 => cnt_cmd_done_r,
      I3 => \^rdlvl_stg1_done_r1\,
      O => \init_state_r[1]_i_37_n_0\
    );
\init_state_r[1]_i_38\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000002CEC"
    )
        port map (
      I0 => cnt_txpr_done_r,
      I1 => \^init_state_r_reg[5]_0\(9),
      I2 => \^init_state_r_reg[5]_0\(8),
      I3 => cnt_cmd_done_r,
      I4 => \^init_state_r_reg[5]_0\(10),
      I5 => \^init_state_r_reg[5]_0\(11),
      O => \init_state_r[1]_i_38_n_0\
    );
\init_state_r[1]_i_39\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FB0B0F0F"
    )
        port map (
      I0 => \^mem_init_done_r\,
      I1 => cnt_dllk_zqinit_done_r,
      I2 => \^init_state_r_reg[5]_0\(9),
      I3 => wrlvl_rank_done_r7,
      I4 => \^init_state_r_reg[5]_0\(8),
      O => \init_state_r[1]_i_39_n_0\
    );
\init_state_r[1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABAAABABABAAABAA"
    )
        port map (
      I0 => ddr3_lm_done_r_i_3_n_0,
      I1 => \init_state_r[1]_i_12_n_0\,
      I2 => \init_state_r[1]_i_13_n_0\,
      I3 => \oclk_wr_cnt[3]_i_5_n_0\,
      I4 => \init_state_r[1]_i_14_n_0\,
      I5 => \init_state_r[1]_i_15_n_0\,
      O => \init_state_r[1]_i_4_n_0\
    );
\init_state_r[1]_i_40\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0020FFFF"
    )
        port map (
      I0 => \^init_state_r_reg[5]_0\(8),
      I1 => \^init_state_r_reg[5]_0\(9),
      I2 => ddr3_ila_basic(2),
      I3 => \^rdlvl_stg1_done_r1\,
      I4 => \^init_state_r_reg[5]_0\(10),
      O => \init_state_r[1]_i_40_n_0\
    );
\init_state_r[1]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABABABABAAABAAAA"
    )
        port map (
      I0 => \init_state_r[4]_i_5_n_0\,
      I1 => \init_state_r[1]_i_16_n_0\,
      I2 => \init_state_r[1]_i_17_n_0\,
      I3 => \init_state_r[1]_i_18_n_0\,
      I4 => \init_state_r[1]_i_19_n_0\,
      I5 => \init_state_r[1]_i_20_n_0\,
      O => \init_state_r[1]_i_5_n_0\
    );
\init_state_r[1]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"777777777777F7FF"
    )
        port map (
      I0 => \^init_state_r_reg[5]_0\(11),
      I1 => \^init_state_r_reg[5]_0\(10),
      I2 => complex_sample_cnt_inc_i_2_n_0,
      I3 => \^init_state_r_reg[5]_0\(8),
      I4 => \init_state_r[1]_i_21_n_0\,
      I5 => \init_state_r[1]_i_22_n_0\,
      O => \init_state_r[1]_i_6_n_0\
    );
\init_state_r[1]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0DFF0DFFFFFF0DFF"
    )
        port map (
      I0 => \init_state_r[1]_i_23_n_0\,
      I1 => \init_state_r[1]_i_24_n_0\,
      I2 => mpr_rdlvl_start_i_3_n_0,
      I3 => \^init_state_r_reg[5]_0\(12),
      I4 => \init_state_r[1]_i_25_n_0\,
      I5 => \init_state_r[1]_i_26_n_0\,
      O => \init_state_r[1]_i_7_n_0\
    );
\init_state_r[1]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"45454500FFFFFFFF"
    )
        port map (
      I0 => \init_state_r[1]_i_27_n_0\,
      I1 => \init_state_r[1]_i_28_n_0\,
      I2 => \init_state_r[1]_i_29_n_0\,
      I3 => \init_state_r[2]_i_26_n_0\,
      I4 => \init_state_r[1]_i_3_0\,
      I5 => prech_req_posedge_r_i_2_n_0,
      O => \init_state_r[1]_i_8_n_0\
    );
\init_state_r[1]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00BA"
    )
        port map (
      I0 => \^init_state_r_reg[5]_0\(8),
      I1 => ddr2_pre_flag_r_reg_n_0,
      I2 => cnt_cmd_done_r,
      I3 => \^init_state_r_reg[5]_0\(9),
      O => \init_state_r[1]_i_9_n_0\
    );
\init_state_r[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AEAEAEAEFFAEFFFF"
    )
        port map (
      I0 => \init_state_r[2]_i_2_n_0\,
      I1 => \init_state_r[2]_i_3_n_0\,
      I2 => \init_state_r[2]_i_4_n_0\,
      I3 => \init_state_r[2]_i_5_n_0\,
      I4 => \init_state_r[2]_i_6_n_0\,
      I5 => \init_state_r[2]_i_7_n_0\,
      O => \init_state_r[2]_i_1_n_0\
    );
\init_state_r[2]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF30FFB0FFF0FFB0"
    )
        port map (
      I0 => \init_state_r[2]_i_23_n_0\,
      I1 => \^init_state_r_reg[5]_0\(8),
      I2 => pi_phaselock_start_i_2_n_0,
      I3 => \^init_state_r_reg[5]_0\(12),
      I4 => \^init_state_r_reg[5]_0\(9),
      I5 => wrlvl_rank_done_r7,
      O => \init_state_r[2]_i_10_n_0\
    );
\init_state_r[2]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF08FF00FF08"
    )
        port map (
      I0 => \gen_no_mirror.div_clk_loop[0].phy_bank_reg[1]_0\,
      I1 => cnt_cmd_done_r,
      I2 => cnt_init_mr_done_r,
      I3 => \^init_state_r_reg[5]_0\(10),
      I4 => \^init_state_r_reg[5]_0\(11),
      I5 => \^wrlvl_done_r1\,
      O => \init_state_r[2]_i_11_n_0\
    );
\init_state_r[2]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"60700000FFFFFFFF"
    )
        port map (
      I0 => \^init_state_r_reg[5]_0\(9),
      I1 => \^init_state_r_reg[5]_0\(8),
      I2 => \^init_state_r_reg[5]_0\(10),
      I3 => cnt_cmd_done_r,
      I4 => \^init_state_r_reg[5]_0\(11),
      I5 => \^init_state_r_reg[5]_0\(12),
      O => \init_state_r[2]_i_12_n_0\
    );
\init_state_r[2]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D000D0D0D000D000"
    )
        port map (
      I0 => ddr3_lm_done_r_i_2_n_0,
      I1 => \^init_state_r_reg[5]_0\(10),
      I2 => \^init_state_r_reg[5]_0\(11),
      I3 => \init_state_r[2]_i_24_n_0\,
      I4 => \init_state_r[2]_i_25_n_0\,
      I5 => \init_state_r[2]_i_26_n_0\,
      O => \init_state_r[2]_i_13_n_0\
    );
\init_state_r[2]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => cnt_cmd_done_r,
      I1 => \^init_state_r_reg[5]_0\(8),
      I2 => \^init_state_r_reg[5]_0\(9),
      I3 => \^init_state_r_reg[5]_0\(10),
      O => \init_state_r[2]_i_14_n_0\
    );
\init_state_r[2]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DFDDDDDDDFDDDFDD"
    )
        port map (
      I0 => \^init_state_r_reg[5]_0\(10),
      I1 => ddr3_lm_done_r_i_2_n_0,
      I2 => \init_state_r[2]_i_4_0\,
      I3 => \init_state_r[2]_i_27_n_0\,
      I4 => \init_state_r[4]_i_7_0\,
      I5 => \^ddr3_lm_done_r\,
      O => \init_state_r[2]_i_15_n_0\
    );
\init_state_r[2]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0700000000000000"
    )
        port map (
      I0 => \init_state_r[1]_i_22_n_0\,
      I1 => \^init_state_r_reg[5]_0\(8),
      I2 => \init_state_r[2]_i_28_n_0\,
      I3 => complex_sample_cnt_inc_i_2_n_0,
      I4 => \init_state_r[5]_i_39_n_0\,
      I5 => \^init_state_r_reg[5]_0\(10),
      O => \init_state_r[2]_i_16_n_0\
    );
\init_state_r[2]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00008AFF00000000"
    )
        port map (
      I0 => \init_state_r[1]_i_22_n_0\,
      I1 => \^rdlvl_stg1_done_r1\,
      I2 => ddr3_ila_basic(2),
      I3 => prech_req_posedge_r_i_2_n_0,
      I4 => \^init_state_r_reg[5]_0\(10),
      I5 => \^init_state_r_reg[5]_0\(11),
      O => \init_state_r[2]_i_17_n_0\
    );
\init_state_r[2]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0EFAFAFAFEFAFAF"
    )
        port map (
      I0 => \init_state_r[2]_i_29_n_0\,
      I1 => prbs_rdlvl_done_pulse0,
      I2 => \^init_state_r_reg[5]_0\(10),
      I3 => \^init_state_r_reg[5]_0\(9),
      I4 => \^init_state_r_reg[5]_0\(8),
      I5 => cnt_cmd_done_r,
      O => \init_state_r[2]_i_18_n_0\
    );
\init_state_r[2]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFCCCC44C4"
    )
        port map (
      I0 => complex_sample_cnt_inc_i_2_n_0,
      I1 => \^init_state_r_reg[5]_0\(8),
      I2 => ddr3_ila_basic(2),
      I3 => complex_oclkdelay_calib_done_r1,
      I4 => \^prech_req_posedge_r_reg_0\,
      I5 => \^init_state_r_reg[5]_0\(9),
      O => \init_state_r[2]_i_19_n_0\
    );
\init_state_r[2]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => init_state_r(6),
      I1 => \^init_state_r_reg[5]_0\(10),
      O => \init_state_r[2]_i_2_n_0\
    );
\init_state_r[2]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFFDF55"
    )
        port map (
      I0 => \^init_state_r_reg[5]_0\(10),
      I1 => \^init_state_r_reg[5]_0\(8),
      I2 => \init_state_r[4]_i_12_n_0\,
      I3 => \^init_state_r_reg[5]_0\(9),
      I4 => \init_state_r[2]_i_30_n_0\,
      I5 => \init_state_r[2]_i_31_n_0\,
      O => \init_state_r[2]_i_20_n_0\
    );
\init_state_r[2]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000DDFFF0FF"
    )
        port map (
      I0 => \^pi_calib_done_r1_reg_0\,
      I1 => \init_state_r[2]_i_9_0\,
      I2 => \^init_state_r_reg[5]_0\(10),
      I3 => \^init_state_r_reg[5]_0\(8),
      I4 => cnt_cmd_done_r,
      I5 => \^init_state_r_reg[5]_0\(9),
      O => \init_state_r[2]_i_21_n_0\
    );
\init_state_r[2]_i_22\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \^init_state_r_reg[5]_0\(9),
      I1 => \^init_state_r_reg[5]_0\(8),
      I2 => reset_rd_addr_r1,
      O => \init_state_r[2]_i_22_n_0\
    );
\init_state_r[2]_i_23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^mem_init_done_r\,
      I1 => cnt_dllk_zqinit_done_r,
      O => \init_state_r[2]_i_23_n_0\
    );
\init_state_r[2]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDDDDDDDDFFFDFDF"
    )
        port map (
      I0 => cnt_cmd_done_r,
      I1 => \init_state_r[2]_i_33_n_0\,
      I2 => \^mem_init_done_r\,
      I3 => ddr3_ila_basic(3),
      I4 => wrlvl_byte_redo,
      I5 => \init_state_r[2]_i_26_n_0\,
      O => \init_state_r[2]_i_24_n_0\
    );
\init_state_r[2]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0D0D0D0D0DDD0D0D"
    )
        port map (
      I0 => cnt_init_af_done_r,
      I1 => \^mem_init_done_r\,
      I2 => \init_state_r[1]_i_28_n_0\,
      I3 => wrlvl_byte_redo,
      I4 => ddr3_ila_basic(1),
      I5 => \^wrlvl_done_r1\,
      O => \init_state_r[2]_i_25_n_0\
    );
\init_state_r[2]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FF0FFFFFFF8FFF"
    )
        port map (
      I0 => \^rdlvl_stg1_done_r1\,
      I1 => \^mem_init_done_r\,
      I2 => wrlvl_byte_redo,
      I3 => ddr3_ila_basic(1),
      I4 => \^wrlvl_done_r1\,
      I5 => ddr3_ila_basic(2),
      O => \init_state_r[2]_i_26_n_0\
    );
\init_state_r[2]_i_27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^init_state_r_reg[5]_0\(8),
      I1 => cnt_cmd_done_r,
      O => \init_state_r[2]_i_27_n_0\
    );
\init_state_r[2]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000100000000"
    )
        port map (
      I0 => \^init_state_r_reg[5]_0\(8),
      I1 => \init_state_r[2]_i_34_n_0\,
      I2 => complex_row0_rd_done,
      I3 => ddr3_ila_basic(2),
      I4 => complex_num_reads_dec(1),
      I5 => complex_num_reads_dec(0),
      O => \init_state_r[2]_i_28_n_0\
    );
\init_state_r[2]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888888080008"
    )
        port map (
      I0 => \^init_state_r_reg[5]_0\(9),
      I1 => \^init_state_r_reg[5]_0\(8),
      I2 => \^init_state_r_reg[5]_0\(10),
      I3 => \init_state_r[1]_i_22_n_0\,
      I4 => \^one_rank.stg1_wr_done_reg_0\,
      I5 => \^prech_req_posedge_r_reg_0\,
      O => \init_state_r[2]_i_29_n_0\
    );
\init_state_r[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF0DFF0DFFFFFF0D"
    )
        port map (
      I0 => \init_state_r[2]_i_8_n_0\,
      I1 => \init_state_r[2]_i_9_n_0\,
      I2 => \oclk_wr_cnt[3]_i_5_n_0\,
      I3 => \init_state_r[2]_i_10_n_0\,
      I4 => ddr2_refresh_flag_r_i_2_n_0,
      I5 => \init_state_r[2]_i_11_n_0\,
      O => \init_state_r[2]_i_3_n_0\
    );
\init_state_r[2]_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1111111111111110"
    )
        port map (
      I0 => \^init_state_r_reg[5]_0\(9),
      I1 => \^init_state_r_reg[5]_0\(8),
      I2 => wrlvl_byte_redo,
      I3 => \^prech_req_posedge_r_reg_0\,
      I4 => ddr3_ila_basic(3),
      I5 => wrcal_resume_r,
      O => \init_state_r[2]_i_30_n_0\
    );
\init_state_r[2]_i_31\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEAAAAAA"
    )
        port map (
      I0 => \calib_odt[0]_i_5_n_0\,
      I1 => \^init_state_r_reg[5]_0\(9),
      I2 => \^init_state_r_reg[5]_0\(10),
      I3 => p_15_in(3),
      I4 => \^init_state_r_reg[5]_0\(8),
      O => \init_state_r[2]_i_31_n_0\
    );
\init_state_r[2]_i_33\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^init_state_r_reg[5]_0\(10),
      I1 => \^init_state_r_reg[5]_0\(9),
      O => \init_state_r[2]_i_33_n_0\
    );
\init_state_r[2]_i_34\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => complex_num_reads_dec(2),
      I1 => complex_num_reads_dec(3),
      O => \init_state_r[2]_i_34_n_0\
    );
\init_state_r[2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BABABABBBABABABA"
    )
        port map (
      I0 => ddr3_lm_done_r_i_3_n_0,
      I1 => \init_state_r[2]_i_12_n_0\,
      I2 => \init_state_r[2]_i_13_n_0\,
      I3 => \^init_state_r_reg[5]_0\(11),
      I4 => \init_state_r[2]_i_14_n_0\,
      I5 => \init_state_r[2]_i_15_n_0\,
      O => \init_state_r[2]_i_4_n_0\
    );
\init_state_r[2]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB33FB33FB33FFFF"
    )
        port map (
      I0 => \^init_state_r_reg[5]_0\(9),
      I1 => \^init_state_r_reg[5]_0\(12),
      I2 => \init_state_r[2]_i_16_n_0\,
      I3 => \init_state_r[2]_i_17_n_0\,
      I4 => \init_state_r[2]_i_18_n_0\,
      I5 => \^init_state_r_reg[5]_0\(11),
      O => \init_state_r[2]_i_5_n_0\
    );
\init_state_r[2]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFFFFFF0F0FFFFF"
    )
        port map (
      I0 => \^init_state_r_reg[5]_0\(8),
      I1 => ddr3_ila_basic(2),
      I2 => \^init_state_r_reg[5]_0\(11),
      I3 => \^init_state_r_reg[5]_0\(9),
      I4 => \^init_state_r_reg[5]_0\(10),
      I5 => \init_state_r[2]_i_19_n_0\,
      O => \init_state_r[2]_i_6_n_0\
    );
\init_state_r[2]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF0057"
    )
        port map (
      I0 => \init_state_r[4]_i_13_n_0\,
      I1 => ddr3_lm_done_r_i_2_n_0,
      I2 => mpr_rdlvl_start_i_3_n_0,
      I3 => \^init_state_r_reg[5]_0\(12),
      I4 => \init_state_r[2]_i_20_n_0\,
      I5 => \init_state_r[4]_i_5_n_0\,
      O => \init_state_r[2]_i_7_n_0\
    );
\init_state_r[2]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE0FFFF"
    )
        port map (
      I0 => \^rdlvl_stg1_done_r1\,
      I1 => complex_sample_cnt_inc_i_2_n_0,
      I2 => \init_state_r[4]_i_24_n_0\,
      I3 => \^init_state_r_reg[5]_0\(8),
      I4 => \^init_state_r_reg[5]_0\(9),
      O => \init_state_r[2]_i_8_n_0\
    );
\init_state_r[2]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8F8F0F0FFF8F0F0"
    )
        port map (
      I0 => complex_sample_cnt_inc_i_2_n_0,
      I1 => prech_req_posedge_r_i_2_n_0,
      I2 => \init_state_r[2]_i_21_n_0\,
      I3 => \init_state_r[2]_i_22_n_0\,
      I4 => \^init_state_r_reg[5]_0\(10),
      I5 => cnt_cmd_done_r,
      O => \init_state_r[2]_i_9_n_0\
    );
\init_state_r[3]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \init_state_r[3]_i_2_n_0\,
      O => \init_state_r[3]_i_1_n_0\
    );
\init_state_r[3]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F003FAFFF00FFAFF"
    )
        port map (
      I0 => \init_state_r[4]_i_28_n_0\,
      I1 => cnt_cmd_done_r,
      I2 => \^init_state_r_reg[5]_0\(9),
      I3 => \^init_state_r_reg[5]_0\(11),
      I4 => \^init_state_r_reg[5]_0\(8),
      I5 => \init_state_r[3]_i_3_0\,
      O => \init_state_r[3]_i_10_n_0\
    );
\init_state_r[3]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000007FFFFFF"
    )
        port map (
      I0 => \^rdlvl_stg1_done_r1\,
      I1 => \^init_state_r_reg[5]_0\(12),
      I2 => \^init_state_r_reg[5]_0\(9),
      I3 => \^init_state_r_reg[5]_0\(8),
      I4 => \^init_state_r_reg[5]_0\(10),
      I5 => \^init_state_r_reg[5]_0\(11),
      O => \init_state_r[3]_i_11_n_0\
    );
\init_state_r[3]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A2AA0000AAAAAAAA"
    )
        port map (
      I0 => \^init_state_r_reg[5]_0\(12),
      I1 => \^init_state_r_reg[5]_0\(8),
      I2 => \^init_state_r_reg[5]_0\(9),
      I3 => \^rdlvl_stg1_done_r1\,
      I4 => \^prech_req_posedge_r_reg_0\,
      I5 => \init_state_r[1]_i_22_n_0\,
      O => \init_state_r[3]_i_12_n_0\
    );
\init_state_r[3]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000040440000"
    )
        port map (
      I0 => \^init_state_r_reg[5]_0\(9),
      I1 => \^pi_calib_done_r1_reg_0\,
      I2 => rdlvl_last_byte_done,
      I3 => \^one_rank.stg1_wr_done_reg_0\,
      I4 => ddr3_ila_basic(1),
      I5 => ddr3_ila_basic(2),
      O => \init_state_r[3]_i_13_n_0\
    );
\init_state_r[3]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF004E0000000000"
    )
        port map (
      I0 => \^init_state_r_reg[5]_0\(9),
      I1 => \init_state_r[5]_i_8_n_0\,
      I2 => \init_state_r[5]_i_9_n_0\,
      I3 => init_state_r(6),
      I4 => \^init_state_r_reg[5]_0\(10),
      I5 => \^init_state_r_reg[5]_0\(11),
      O => \init_state_r[3]_i_14_n_0\
    );
\init_state_r[3]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFDFCFDFCC"
    )
        port map (
      I0 => \^init_state_r_reg[5]_0\(8),
      I1 => mpr_rdlvl_start_i_3_n_0,
      I2 => \^init_state_r_reg[5]_0\(9),
      I3 => prbs_rdlvl_done_pulse0,
      I4 => \^prech_req_posedge_r_reg_0\,
      I5 => \num_refresh[3]_i_5_n_0\,
      O => \init_state_r[3]_i_15_n_0\
    );
\init_state_r[3]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF0FFFFD0C0D0C0"
    )
        port map (
      I0 => complex_oclkdelay_calib_done_r1,
      I1 => \^prech_req_posedge_r_reg_0\,
      I2 => \^init_state_r_reg[5]_0\(8),
      I3 => ddr3_ila_basic(2),
      I4 => \^init_state_r_reg[5]_0\(11),
      I5 => \^init_state_r_reg[5]_0\(9),
      O => \init_state_r[3]_i_16_n_0\
    );
\init_state_r[3]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFC000AAAAFFFF"
    )
        port map (
      I0 => \init_state_r[3]_i_18_n_0\,
      I1 => \^init_state_r_reg[5]_0\(9),
      I2 => \^init_state_r_reg[5]_0\(8),
      I3 => cnt_cmd_done_r,
      I4 => \^init_state_r_reg[5]_0\(10),
      I5 => \^init_state_r_reg[5]_0\(11),
      O => \init_state_r[3]_i_17_n_0\
    );
\init_state_r[3]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F4F0F7F3F7F0F7F"
    )
        port map (
      I0 => wrlvl_rank_done_r7,
      I1 => \^init_state_r_reg[5]_0\(9),
      I2 => \^init_state_r_reg[5]_0\(8),
      I3 => \^init_state_r_reg[5]_0\(11),
      I4 => cnt_dllk_zqinit_done_r,
      I5 => \^mem_init_done_r\,
      O => \init_state_r[3]_i_18_n_0\
    );
\init_state_r[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000002202"
    )
        port map (
      I0 => \init_state_r[3]_i_3_n_0\,
      I1 => \init_state_r[3]_i_4_n_0\,
      I2 => \init_state_r[3]_i_5_n_0\,
      I3 => \init_state_r[3]_i_6_n_0\,
      I4 => \init_state_r[3]_i_7_n_0\,
      I5 => \init_state_r[3]_i_8_n_0\,
      O => \init_state_r[3]_i_2_n_0\
    );
\init_state_r[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFBFFFBFAFAFFFBF"
    )
        port map (
      I0 => ddr3_lm_done_r_i_3_n_0,
      I1 => \^init_state_r_reg[5]_0\(11),
      I2 => \^init_state_r_reg[5]_0\(12),
      I3 => \init_state_r[3]_i_9_n_0\,
      I4 => \^init_state_r_reg[5]_0\(10),
      I5 => \init_state_r[3]_i_10_n_0\,
      O => \init_state_r[3]_i_3_n_0\
    );
\init_state_r[3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000222"
    )
        port map (
      I0 => \init_state_r[4]_i_13_n_0\,
      I1 => \init_state_r[3]_i_11_n_0\,
      I2 => \^init_state_r_reg[5]_0\(12),
      I3 => \^init_state_r_reg[5]_0\(11),
      I4 => \init_state_r[4]_i_5_n_0\,
      I5 => \init_state_r[3]_i_12_n_0\,
      O => \init_state_r[3]_i_4_n_0\
    );
\init_state_r[3]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEFFFEFAFAFFFFF"
    )
        port map (
      I0 => \init_state_r[3]_i_13_n_0\,
      I1 => reset_rd_addr_r1,
      I2 => \^init_state_r_reg[5]_0\(8),
      I3 => \^init_state_r_reg[5]_0\(11),
      I4 => cnt_cmd_done_r,
      I5 => \^init_state_r_reg[5]_0\(9),
      O => \init_state_r[3]_i_5_n_0\
    );
\init_state_r[3]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFFFFFF"
    )
        port map (
      I0 => init_state_r(6),
      I1 => \^init_state_r_reg[5]_0\(13),
      I2 => \^init_state_r_reg[5]_0\(12),
      I3 => \^init_state_r_reg[5]_0\(11),
      I4 => \^init_state_r_reg[5]_0\(10),
      O => \init_state_r[3]_i_6_n_0\
    );
\init_state_r[3]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBABAABBBBBBBB"
    )
        port map (
      I0 => \init_state_r[3]_i_14_n_0\,
      I1 => \init_state_r[3]_i_15_n_0\,
      I2 => \init_state_r[1]_i_22_n_0\,
      I3 => \^init_state_r_reg[5]_0\(11),
      I4 => \^init_state_r_reg[5]_0\(8),
      I5 => \^init_state_r_reg[5]_0\(9),
      O => \init_state_r[3]_i_7_n_0\
    );
\init_state_r[3]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000001100000F"
    )
        port map (
      I0 => \init_state_r[3]_i_16_n_0\,
      I1 => \oclk_wr_cnt[3]_i_5_n_0\,
      I2 => \init_state_r[3]_i_17_n_0\,
      I3 => \^init_state_r_reg[5]_0\(12),
      I4 => \^init_state_r_reg[5]_0\(13),
      I5 => init_state_r(6),
      O => \init_state_r[3]_i_8_n_0\
    );
\init_state_r[3]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF44FF05FF000000"
    )
        port map (
      I0 => \^init_state_r_reg[5]_0\(8),
      I1 => \init_state_r[1]_i_27_n_0\,
      I2 => ddr2_pre_flag_r_reg_n_0,
      I3 => \^init_state_r_reg[5]_0\(10),
      I4 => \^init_state_r_reg[5]_0\(9),
      I5 => cnt_cmd_done_r,
      O => \init_state_r[3]_i_9_n_0\
    );
\init_state_r[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAEAAAEAAAEFFFF"
    )
        port map (
      I0 => \init_state_r[4]_i_2_n_0\,
      I1 => \init_state_r[4]_i_3_n_0\,
      I2 => \init_state_r[4]_i_4_n_0\,
      I3 => \init_state_r[4]_i_5_n_0\,
      I4 => \init_state_r[4]_i_6_n_0\,
      I5 => \init_state_r[4]_i_7_n_0\,
      O => \init_state_r[4]_i_1_n_0\
    );
\init_state_r[4]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"33220F00"
    )
        port map (
      I0 => ddr3_ila_basic(2),
      I1 => \^init_state_r_reg[5]_0\(8),
      I2 => \init_state_r[1]_i_22_n_0\,
      I3 => \^init_state_r_reg[5]_0\(12),
      I4 => \^init_state_r_reg[5]_0\(9),
      O => \init_state_r[4]_i_10_n_0\
    );
\init_state_r[4]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDDDDDDDCDDDDDDD"
    )
        port map (
      I0 => \^init_state_r_reg[5]_0\(11),
      I1 => \init_state_r[4]_i_20_n_0\,
      I2 => \^init_state_r_reg[5]_0\(9),
      I3 => \init_state_r[5]_i_8_n_0\,
      I4 => \init_state_r[1]_i_22_n_0\,
      I5 => \^one_rank.stg1_wr_done_reg_0\,
      O => \init_state_r[4]_i_11_n_0\
    );
\init_state_r[4]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => pi_phase_locked_all_r4,
      I1 => pi_phase_locked_all_r3,
      O => \init_state_r[4]_i_12_n_0\
    );
\init_state_r[4]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF77777777777"
    )
        port map (
      I0 => \^init_state_r_reg[5]_0\(11),
      I1 => \^init_state_r_reg[5]_0\(10),
      I2 => \^init_state_r_reg[5]_0\(9),
      I3 => cnt_cmd_done_r,
      I4 => \^init_state_r_reg[5]_0\(8),
      I5 => \init_state_r[4]_i_21_n_0\,
      O => \init_state_r[4]_i_13_n_0\
    );
\init_state_r[4]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDFDFDCDFDFDFDFD"
    )
        port map (
      I0 => \init_state_r[1]_i_18_n_0\,
      I1 => \^init_state_r_reg[5]_0\(11),
      I2 => \^init_state_r_reg[5]_0\(10),
      I3 => wrcal_resume_r,
      I4 => \^init_state_r_reg[5]_0\(8),
      I5 => \init_state_r[1]_i_5_0\,
      O => \init_state_r[4]_i_14_n_0\
    );
\init_state_r[4]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BABBBBBBBABABABA"
    )
        port map (
      I0 => \^init_state_r_reg[5]_0\(12),
      I1 => \init_state_r[4]_i_23_n_0\,
      I2 => reset_rd_addr_r1,
      I3 => \^init_state_r_reg[5]_0\(10),
      I4 => \^rdlvl_stg1_done_r1\,
      I5 => cnt_cmd_done_r,
      O => \init_state_r[4]_i_15_n_0\
    );
\init_state_r[4]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D5DD0000D5DDD5DD"
    )
        port map (
      I0 => prech_req_posedge_r_i_2_n_0,
      I1 => \init_state_r[4]_i_24_n_0\,
      I2 => complex_sample_cnt_inc_i_2_n_0,
      I3 => \^rdlvl_stg1_done_r1\,
      I4 => \init_state_r[4]_i_25_n_0\,
      I5 => \init_state_r[4]_i_6_0\,
      O => \init_state_r[4]_i_16_n_0\
    );
\init_state_r[4]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000001000000"
    )
        port map (
      I0 => \init_state_r[4]_i_7_0\,
      I1 => \^ddr3_lm_done_r\,
      I2 => \^init_state_r_reg[5]_0\(9),
      I3 => \^init_state_r_reg[5]_0\(8),
      I4 => cnt_cmd_done_r,
      I5 => \init_state_r[2]_i_4_0\,
      O => \init_state_r[4]_i_17_n_0\
    );
\init_state_r[4]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0055551500555504"
    )
        port map (
      I0 => \oclk_wr_cnt[3]_i_5_n_0\,
      I1 => cnt_cmd_done_r,
      I2 => \init_state_r[4]_i_28_n_0\,
      I3 => \^init_state_r_reg[5]_0\(9),
      I4 => \^init_state_r_reg[5]_0\(8),
      I5 => \^init_state_r_reg[5]_0\(12),
      O => \init_state_r[4]_i_18_n_0\
    );
\init_state_r[4]_i_19\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"23000100"
    )
        port map (
      I0 => \^init_state_r_reg[5]_0\(9),
      I1 => \^init_state_r_reg[5]_0\(8),
      I2 => ddr2_pre_flag_r_reg_n_0,
      I3 => cnt_cmd_done_r,
      I4 => \init_state_r[4]_i_29_n_0\,
      O => \init_state_r[4]_i_19_n_0\
    );
\init_state_r[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00F4F000000000"
    )
        port map (
      I0 => \init_state_r[5]_i_9_n_0\,
      I1 => \^init_state_r_reg[5]_0\(9),
      I2 => \init_state_r[4]_i_8_n_0\,
      I3 => \^init_state_r_reg[5]_0\(12),
      I4 => \^init_state_r_reg[5]_0\(10),
      I5 => init_state_r(6),
      O => \init_state_r[4]_i_2_n_0\
    );
\init_state_r[4]_i_20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^init_state_r_reg[5]_0\(12),
      I1 => \^init_state_r_reg[5]_0\(10),
      O => \init_state_r[4]_i_20_n_0\
    );
\init_state_r[4]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFF7FF"
    )
        port map (
      I0 => \^init_state_r_reg[5]_0\(9),
      I1 => \^init_state_r_reg[5]_0\(8),
      I2 => oclk_wr_cnt_reg(1),
      I3 => oclk_wr_cnt_reg(0),
      I4 => oclk_wr_cnt_reg(2),
      I5 => oclk_wr_cnt_reg(3),
      O => \init_state_r[4]_i_21_n_0\
    );
\init_state_r[4]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF75777777"
    )
        port map (
      I0 => \^init_state_r_reg[5]_0\(9),
      I1 => \^init_state_r_reg[5]_0\(11),
      I2 => \^init_state_r_reg[5]_0\(10),
      I3 => ddr3_ila_basic(2),
      I4 => ddr3_ila_basic(1),
      I5 => \init_state_r[4]_i_30_n_0\,
      O => \init_state_r[4]_i_23_n_0\
    );
\init_state_r[4]_i_24\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFF7"
    )
        port map (
      I0 => ddr3_ila_basic(2),
      I1 => \^rdlvl_stg1_done_r1\,
      I2 => complex_row0_wr_done,
      I3 => complex_num_writes_dec_reg(1),
      I4 => \init_state_r[5]_i_32_n_0\,
      O => \init_state_r[4]_i_24_n_0\
    );
\init_state_r[4]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDDDFFFFFFFFFFFF"
    )
        port map (
      I0 => \^pi_calib_done_r1_reg_0\,
      I1 => \^init_state_r_reg[5]_0\(9),
      I2 => ddr3_ila_basic(1),
      I3 => ddr3_ila_basic(2),
      I4 => cnt_cmd_done_r,
      I5 => \^init_state_r_reg[5]_0\(8),
      O => \init_state_r[4]_i_25_n_0\
    );
\init_state_r[4]_i_28\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
        port map (
      I0 => reg_ctrl_cnt_r_reg(0),
      I1 => reg_ctrl_cnt_r_reg(1),
      I2 => reg_ctrl_cnt_r_reg(3),
      I3 => reg_ctrl_cnt_r_reg(2),
      O => \init_state_r[4]_i_28_n_0\
    );
\init_state_r[4]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4F4F4F4F4F4FFF4"
    )
        port map (
      I0 => \init_state_r[2]_i_26_n_0\,
      I1 => \init_state_r[0]_i_18_0\,
      I2 => \init_state_r[1]_i_27_n_0\,
      I3 => \init_state_r[4]_i_32_n_0\,
      I4 => \init_state_r[1]_i_28_n_0\,
      I5 => \init_state_r[1]_i_29_n_0\,
      O => \init_state_r[4]_i_29_n_0\
    );
\init_state_r[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0000FF2A"
    )
        port map (
      I0 => \init_state_r[6]_i_3_n_0\,
      I1 => \init_state_r[4]_i_9_n_0\,
      I2 => complex_sample_cnt_inc_i_2_n_0,
      I3 => \init_state_r[4]_i_10_n_0\,
      I4 => \oclk_wr_cnt[3]_i_5_n_0\,
      I5 => \init_state_r[4]_i_11_n_0\,
      O => \init_state_r[4]_i_3_n_0\
    );
\init_state_r[4]_i_30\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0F2F0FFF"
    )
        port map (
      I0 => \^init_state_r_reg[5]_0\(11),
      I1 => \^wrlvl_done_r1\,
      I2 => \^init_state_r_reg[5]_0\(8),
      I3 => \^init_state_r_reg[5]_0\(10),
      I4 => cnt_cmd_done_r,
      O => \init_state_r[4]_i_30_n_0\
    );
\init_state_r[4]_i_32\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2F"
    )
        port map (
      I0 => \^wrlvl_done_r1\,
      I1 => ddr3_ila_basic(2),
      I2 => ddr3_ila_basic(1),
      O => \init_state_r[4]_i_32_n_0\
    );
\init_state_r[4]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5400540055000000"
    )
        port map (
      I0 => \^init_state_r_reg[5]_0\(12),
      I1 => \DDR3_1rank.phy_int_cs_n[1]_i_5_n_0\,
      I2 => \init_state_r[4]_i_12_n_0\,
      I3 => \init_state_r[4]_i_13_n_0\,
      I4 => \init_state_r[4]_i_14_n_0\,
      I5 => \^init_state_r_reg[5]_0\(9),
      O => \init_state_r[4]_i_4_n_0\
    );
\init_state_r[4]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => init_state_r(6),
      I1 => \^init_state_r_reg[5]_0\(13),
      O => \init_state_r[4]_i_5_n_0\
    );
\init_state_r[4]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEFEFEFEEEFEFEF"
    )
        port map (
      I0 => \^init_state_r_reg[5]_0\(13),
      I1 => init_state_r(6),
      I2 => \init_state_r[4]_i_15_n_0\,
      I3 => \^init_state_r_reg[5]_0\(11),
      I4 => \^init_state_r_reg[5]_0\(10),
      I5 => \init_state_r[4]_i_16_n_0\,
      O => \init_state_r[4]_i_6_n_0\
    );
\init_state_r[4]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0C0C0C0008080000"
    )
        port map (
      I0 => \init_state_r[4]_i_17_n_0\,
      I1 => \^init_state_r_reg[5]_0\(12),
      I2 => \init_state_r[4]_i_18_n_0\,
      I3 => \init_state_r[4]_i_19_n_0\,
      I4 => \^init_state_r_reg[5]_0\(10),
      I5 => \^init_state_r_reg[5]_0\(11),
      O => \init_state_r[4]_i_7_n_0\
    );
\init_state_r[4]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4440"
    )
        port map (
      I0 => \^init_state_r_reg[5]_0\(9),
      I1 => \^init_state_r_reg[5]_0\(8),
      I2 => \^prech_req_posedge_r_reg_0\,
      I3 => \^init_state_r_reg[5]_0\(12),
      O => \init_state_r[4]_i_8_n_0\
    );
\init_state_r[4]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"45"
    )
        port map (
      I0 => \^prech_req_posedge_r_reg_0\,
      I1 => complex_oclkdelay_calib_done_r1,
      I2 => ddr3_ila_basic(2),
      O => \init_state_r[4]_i_9_n_0\
    );
\init_state_r[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AEAEAEAEFFFFFFAE"
    )
        port map (
      I0 => \init_state_r[5]_i_2_n_0\,
      I1 => \init_state_r[5]_i_3_n_0\,
      I2 => \init_state_r[5]_i_4_n_0\,
      I3 => \init_state_r[5]_i_5_n_0\,
      I4 => \init_state_r[5]_i_6_n_0\,
      I5 => \init_state_r[5]_i_7_n_0\,
      O => \init_state_r[5]_i_1_n_0\
    );
\init_state_r[5]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDFDFD00FFFFFFFF"
    )
        port map (
      I0 => \^rdlvl_stg1_done_r1\,
      I1 => \init_state_r[5]_i_30_n_0\,
      I2 => wr_victim_inc_i_2_n_0,
      I3 => \init_state_r[5]_i_31_n_0\,
      I4 => \init_state_r[5]_i_32_n_0\,
      I5 => prech_req_posedge_r_i_2_n_0,
      O => \init_state_r[5]_i_10_n_0\
    );
\init_state_r[5]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D010F0F0D010C000"
    )
        port map (
      I0 => \init_state_r[5]_i_3_0\,
      I1 => \^init_state_r_reg[5]_0\(9),
      I2 => \^init_state_r_reg[5]_0\(8),
      I3 => reset_rd_addr_r1,
      I4 => cnt_cmd_done_r,
      I5 => \^init_state_r_reg[5]_0\(13),
      O => \init_state_r[5]_i_11_n_0\
    );
\init_state_r[5]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFEF0000"
    )
        port map (
      I0 => \stg1_wr_rd_cnt_reg_n_0_[2]\,
      I1 => \stg1_wr_rd_cnt_reg_n_0_[1]\,
      I2 => \stg1_wr_rd_cnt_reg_n_0_[0]\,
      I3 => wr_victim_inc_i_2_n_0,
      I4 => \num_refresh[3]_i_8_n_0\,
      I5 => \^init_state_r_reg[5]_0\(8),
      O => \init_state_r[5]_i_12_n_0\
    );
\init_state_r[5]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0404FF04"
    )
        port map (
      I0 => cnt_cmd_done_r,
      I1 => \^init_state_r_reg[5]_0\(13),
      I2 => \init_state_r[5]_i_34_n_0\,
      I3 => \init_state_r[5]_i_35_n_0\,
      I4 => \init_state_r[5]_i_36_n_0\,
      I5 => \^init_state_r_reg[5]_0\(12),
      O => \init_state_r[5]_i_13_n_0\
    );
\init_state_r[5]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000400010105010"
    )
        port map (
      I0 => \cnt_init_mr_r[0]_i_3_n_0\,
      I1 => \^init_state_r_reg[5]_0\(9),
      I2 => \^init_state_r_reg[5]_0\(13),
      I3 => \^init_state_r_reg[5]_0\(8),
      I4 => cnt_cmd_done_r,
      I5 => \init_state_r[5]_i_37_n_0\,
      O => \init_state_r[5]_i_14_n_0\
    );
\init_state_r[5]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0080FFFF"
    )
        port map (
      I0 => pi_phaselock_start_i_2_n_0,
      I1 => \init_state_r[6]_i_3_n_0\,
      I2 => \^init_state_r_reg[5]_0\(13),
      I3 => cnt_cmd_done_r,
      I4 => \^init_state_r_reg[5]_0\(12),
      I5 => \stg1_wr_rd_cnt[4]_i_4_n_0\,
      O => \init_state_r[5]_i_15_n_0\
    );
\init_state_r[5]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF01000000000000"
    )
        port map (
      I0 => pi_dqs_found_rank_done,
      I1 => \^prech_req_posedge_r_reg_0\,
      I2 => ddr3_ila_basic(1),
      I3 => \^init_state_r_reg[5]_0\(8),
      I4 => \init_state_r[5]_i_38_n_0\,
      I5 => \^init_state_r_reg[5]_0\(13),
      O => \init_state_r[5]_i_16_n_0\
    );
\init_state_r[5]_i_17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^init_state_r_reg[5]_0\(13),
      I1 => \^init_state_r_reg[5]_0\(9),
      O => \init_state_r[5]_i_17_n_0\
    );
\init_state_r[5]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB00FBFFFB00FB00"
    )
        port map (
      I0 => \back_to_back_reads_2_1.num_reads_reg_n_0_[1]\,
      I1 => \back_to_back_reads_2_1.num_reads_reg_n_0_[0]\,
      I2 => \back_to_back_reads_2_1.num_reads_reg_n_0_[2]\,
      I3 => \^init_state_r_reg[5]_0\(8),
      I4 => rdlvl_stg1_rank_done,
      I5 => \init_state_r[5]_i_39_n_0\,
      O => \init_state_r[5]_i_18_n_0\
    );
\init_state_r[5]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FB0000FBFBFB00"
    )
        port map (
      I0 => \init_state_r[5]_i_40_n_0\,
      I1 => \stg1_wr_rd_cnt_reg_n_0_[0]\,
      I2 => wr_victim_inc_i_2_n_0,
      I3 => \^init_state_r_reg[5]_0\(8),
      I4 => \init_state_r[5]_i_41_n_0\,
      I5 => \init_state_r[1]_i_22_n_0\,
      O => \init_state_r[5]_i_19_n_0\
    );
\init_state_r[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF002E0000000000"
    )
        port map (
      I0 => \init_state_r[5]_i_8_n_0\,
      I1 => \^init_state_r_reg[5]_0\(9),
      I2 => \init_state_r[5]_i_9_n_0\,
      I3 => init_state_r(6),
      I4 => \^init_state_r_reg[5]_0\(10),
      I5 => \^init_state_r_reg[5]_0\(13),
      O => \init_state_r[5]_i_2_n_0\
    );
\init_state_r[5]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BABABAFFAAAAAAAA"
    )
        port map (
      I0 => mpr_rdlvl_start_i_3_n_0,
      I1 => \^rdlvl_stg1_done_r1\,
      I2 => ddr3_ila_basic(2),
      I3 => \init_state_r[1]_i_22_n_0\,
      I4 => \^init_state_r_reg[5]_0\(13),
      I5 => prech_req_posedge_r_i_2_n_0,
      O => \init_state_r[5]_i_20_n_0\
    );
\init_state_r[5]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00405554FFFFFFFF"
    )
        port map (
      I0 => \cnt_init_mr_r[0]_i_3_n_0\,
      I1 => \^init_state_r_reg[5]_0\(13),
      I2 => \^init_state_r_reg[5]_0\(8),
      I3 => cnt_cmd_done_r,
      I4 => \^init_state_r_reg[5]_0\(9),
      I5 => \^init_state_r_reg[5]_0\(12),
      O => \init_state_r[5]_i_21_n_0\
    );
\init_state_r[5]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00CAFFFFFFFFFFFF"
    )
        port map (
      I0 => \^init_state_r_reg[5]_0\(13),
      I1 => \^one_rank.stg1_wr_done_reg_0\,
      I2 => \init_state_r[1]_i_22_n_0\,
      I3 => \^prech_req_posedge_r_reg_0\,
      I4 => \^init_state_r_reg[5]_0\(9),
      I5 => \^init_state_r_reg[5]_0\(8),
      O => \init_state_r[5]_i_22_n_0\
    );
\init_state_r[5]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"444F0000FFFFFFFF"
    )
        port map (
      I0 => \^rdlvl_stg1_done_r1\,
      I1 => ddr3_ila_basic(2),
      I2 => \init_state_r[1]_i_22_n_0\,
      I3 => \^init_state_r_reg[5]_0\(13),
      I4 => \init_state_r[6]_i_3_n_0\,
      I5 => pi_phaselock_start_i_2_n_0,
      O => \init_state_r[5]_i_23_n_0\
    );
\init_state_r[5]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFD00FDFD"
    )
        port map (
      I0 => \^init_state_r_reg[5]_0\(8),
      I1 => \init_state_r[5]_i_30_n_0\,
      I2 => wr_victim_inc_i_2_n_0,
      I3 => \init_state_r[1]_i_22_n_0\,
      I4 => \^init_state_r_reg[5]_0\(13),
      I5 => \init_state_r[1]_i_21_n_0\,
      O => \init_state_r[5]_i_24_n_0\
    );
\init_state_r[5]_i_25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => \^init_state_r_reg[5]_0\(9),
      I1 => \^init_state_r_reg[5]_0\(13),
      I2 => ddr3_ila_basic(2),
      I3 => \^init_state_r_reg[5]_0\(8),
      O => \init_state_r[5]_i_25_n_0\
    );
\init_state_r[5]_i_26\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000007"
    )
        port map (
      I0 => \init_state_r[5]_i_42_n_0\,
      I1 => \init_state_r[1]_i_19_n_0\,
      I2 => \init_state_r[5]_i_43_n_0\,
      I3 => \^init_state_r_reg[5]_0\(10),
      I4 => \^init_state_r_reg[5]_0\(11),
      O => \init_state_r[5]_i_26_n_0\
    );
\init_state_r[5]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF10101011"
    )
        port map (
      I0 => \cnt_dllk_zqinit_r[7]_i_3_n_0\,
      I1 => \oclk_wr_cnt[3]_i_5_n_0\,
      I2 => \init_state_r[5]_i_44_n_0\,
      I3 => \init_state_r[5]_i_45_n_0\,
      I4 => \init_state_r[5]_i_46_n_0\,
      I5 => \init_state_r[5]_i_47_n_0\,
      O => \init_state_r[5]_i_27_n_0\
    );
\init_state_r[5]_i_28\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF008A00"
    )
        port map (
      I0 => \^init_state_r_reg[5]_0\(13),
      I1 => pi_phase_locked_all_r4,
      I2 => pi_phase_locked_all_r3,
      I3 => \^init_state_r_reg[5]_0\(9),
      I4 => \^init_state_r_reg[5]_0\(8),
      O => \init_state_r[5]_i_28_n_0\
    );
\init_state_r[5]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FD00FFFFFD00FD00"
    )
        port map (
      I0 => \wrcal_reads_reg_n_0_[0]\,
      I1 => \init_state_r[5]_i_48_n_0\,
      I2 => \init_state_r[5]_i_49_n_0\,
      I3 => \init_state_r[5]_i_45_n_0\,
      I4 => \init_state_r[5]_i_50_n_0\,
      I5 => \init_state_r[5]_i_51_n_0\,
      O => \init_state_r[5]_i_29_n_0\
    );
\init_state_r[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF00FD"
    )
        port map (
      I0 => \init_state_r[5]_i_10_n_0\,
      I1 => \init_state_r[5]_i_11_n_0\,
      I2 => \init_state_r[5]_i_12_n_0\,
      I3 => \oclk_wr_cnt[3]_i_5_n_0\,
      I4 => \init_state_r[5]_i_13_n_0\,
      I5 => \init_state_r[5]_i_14_n_0\,
      O => \init_state_r[5]_i_3_n_0\
    );
\init_state_r[5]_i_30\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EF"
    )
        port map (
      I0 => \stg1_wr_rd_cnt_reg_n_0_[2]\,
      I1 => \stg1_wr_rd_cnt_reg_n_0_[1]\,
      I2 => \stg1_wr_rd_cnt_reg_n_0_[0]\,
      O => \init_state_r[5]_i_30_n_0\
    );
\init_state_r[5]_i_31\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFFF"
    )
        port map (
      I0 => complex_num_writes_dec_reg(1),
      I1 => complex_row0_wr_done,
      I2 => \^rdlvl_stg1_done_r1\,
      I3 => ddr3_ila_basic(2),
      O => \init_state_r[5]_i_31_n_0\
    );
\init_state_r[5]_i_32\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => complex_num_writes_dec_reg(4),
      I1 => complex_num_writes_dec_reg(3),
      I2 => complex_num_writes_dec_reg(0),
      I3 => complex_num_writes_dec_reg(2),
      O => \init_state_r[5]_i_32_n_0\
    );
\init_state_r[5]_i_34\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
        port map (
      I0 => \^init_state_r_reg[5]_0\(11),
      I1 => \^init_state_r_reg[5]_0\(10),
      I2 => \^init_state_r_reg[5]_0\(8),
      O => \init_state_r[5]_i_34_n_0\
    );
\init_state_r[5]_i_35\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => \^init_state_r_reg[5]_0\(11),
      I1 => \^init_state_r_reg[5]_0\(10),
      I2 => \^init_state_r_reg[5]_0\(13),
      I3 => \^init_state_r_reg[5]_0\(8),
      O => \init_state_r[5]_i_35_n_0\
    );
\init_state_r[5]_i_36\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => wrlvl_rank_done_r7,
      I1 => \^init_state_r_reg[5]_0\(9),
      I2 => cnt_dllk_zqinit_done_r,
      O => \init_state_r[5]_i_36_n_0\
    );
\init_state_r[5]_i_37\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8888888"
    )
        port map (
      I0 => cnt_txpr_done_r,
      I1 => \^init_state_r_reg[5]_0\(8),
      I2 => ck_addr_cmd_delay_done,
      I3 => \^cnt_pwron_cke_done_r\,
      I4 => calib_ctl_wren_reg_1(0),
      O => \init_state_r[5]_i_37_n_0\
    );
\init_state_r[5]_i_38\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^init_state_r_reg[5]_0\(9),
      I1 => cnt_cmd_done_r,
      O => \init_state_r[5]_i_38_n_0\
    );
\init_state_r[5]_i_39\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"45"
    )
        port map (
      I0 => \^prech_req_posedge_r_reg_0\,
      I1 => \^rdlvl_stg1_done_r1\,
      I2 => ddr3_ila_basic(2),
      O => \init_state_r[5]_i_39_n_0\
    );
\init_state_r[5]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BABABABBBABBBABB"
    )
        port map (
      I0 => ddr3_lm_done_r_i_3_n_0,
      I1 => \init_state_r[5]_i_15_n_0\,
      I2 => \cnt_init_mr_r[0]_i_3_n_0\,
      I3 => \init_state_r[5]_i_16_n_0\,
      I4 => \init_state_r[5]_i_17_n_0\,
      I5 => \init_state_r[5]_i_18_n_0\,
      O => \init_state_r[5]_i_4_n_0\
    );
\init_state_r[5]_i_40\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \stg1_wr_rd_cnt_reg_n_0_[1]\,
      I1 => \stg1_wr_rd_cnt_reg_n_0_[2]\,
      O => \init_state_r[5]_i_40_n_0\
    );
\init_state_r[5]_i_41\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFD"
    )
        port map (
      I0 => complex_num_reads_dec(0),
      I1 => complex_num_reads_dec(1),
      I2 => ddr3_ila_basic(2),
      I3 => complex_row0_rd_done,
      I4 => complex_num_reads_dec(2),
      I5 => complex_num_reads_dec(3),
      O => \init_state_r[5]_i_41_n_0\
    );
\init_state_r[5]_i_42\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000EE0EFFFFFF0F"
    )
        port map (
      I0 => \^prech_req_posedge_r_reg_0\,
      I1 => ddr3_ila_basic(3),
      I2 => cnt_cmd_done_r,
      I3 => wrcal_prech_req,
      I4 => \^init_state_r_reg[5]_0\(8),
      I5 => \^init_state_r_reg[5]_0\(13),
      O => \init_state_r[5]_i_42_n_0\
    );
\init_state_r[5]_i_43\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00400444"
    )
        port map (
      I0 => \^init_state_r_reg[5]_0\(13),
      I1 => \^init_state_r_reg[5]_0\(9),
      I2 => \^init_state_r_reg[5]_0\(8),
      I3 => p_15_in(3),
      I4 => cnt_cmd_done_r,
      O => \init_state_r[5]_i_43_n_0\
    );
\init_state_r[5]_i_44\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000200AAAAAAAA"
    )
        port map (
      I0 => \^init_state_r_reg[5]_0\(8),
      I1 => oclk_wr_cnt_reg(3),
      I2 => oclk_wr_cnt_reg(2),
      I3 => oclk_wr_cnt_reg(0),
      I4 => oclk_wr_cnt_reg(1),
      I5 => \^init_state_r_reg[5]_0\(9),
      O => \init_state_r[5]_i_44_n_0\
    );
\init_state_r[5]_i_45\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^init_state_r_reg[5]_0\(8),
      I1 => \^init_state_r_reg[5]_0\(13),
      O => \init_state_r[5]_i_45_n_0\
    );
\init_state_r[5]_i_46\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^init_state_r_reg[5]_0\(8),
      I1 => cnt_cmd_done_r,
      O => \init_state_r[5]_i_46_n_0\
    );
\init_state_r[5]_i_47\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAFFFEAAAAAAAA"
    )
        port map (
      I0 => \^init_state_r_reg[5]_0\(12),
      I1 => cnt_cmd_done_r,
      I2 => \^init_state_r_reg[5]_0\(8),
      I3 => \^init_state_r_reg[5]_0\(13),
      I4 => \^init_state_r_reg[5]_0\(10),
      I5 => \^init_state_r_reg[5]_0\(11),
      O => \init_state_r[5]_i_47_n_0\
    );
\init_state_r[5]_i_48\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \wrcal_reads_reg_n_0_[5]\,
      I1 => \wrcal_reads_reg_n_0_[6]\,
      I2 => \wrcal_reads_reg_n_0_[3]\,
      I3 => \wrcal_reads_reg_n_0_[1]\,
      O => \init_state_r[5]_i_48_n_0\
    );
\init_state_r[5]_i_49\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \wrcal_reads_reg_n_0_[4]\,
      I1 => \wrcal_reads_reg_n_0_[2]\,
      I2 => \wrcal_reads_reg_n_0_[7]\,
      O => \init_state_r[5]_i_49_n_0\
    );
\init_state_r[5]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFF1011"
    )
        port map (
      I0 => prbs_rdlvl_done_pulse0,
      I1 => \^prech_req_posedge_r_reg_0\,
      I2 => \^init_state_r_reg[5]_0\(13),
      I3 => \init_state_r[5]_i_19_n_0\,
      I4 => \^init_state_r_reg[5]_0\(9),
      I5 => \init_state_r[5]_i_20_n_0\,
      O => \init_state_r[5]_i_5_n_0\
    );
\init_state_r[5]_i_50\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000004"
    )
        port map (
      I0 => \^init_state_r_reg[5]_0\(9),
      I1 => \^init_state_r_reg[5]_0\(13),
      I2 => ddr3_ila_basic(3),
      I3 => \^prech_req_posedge_r_reg_0\,
      I4 => wrlvl_byte_redo,
      O => \init_state_r[5]_i_50_n_0\
    );
\init_state_r[5]_i_51\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AB"
    )
        port map (
      I0 => \^init_state_r_reg[5]_0\(9),
      I1 => wrcal_resume_r,
      I2 => \^init_state_r_reg[5]_0\(8),
      O => \init_state_r[5]_i_51_n_0\
    );
\init_state_r[5]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AEAEAEAEFFFFAEFF"
    )
        port map (
      I0 => \init_state_r[5]_i_21_n_0\,
      I1 => \init_state_r[5]_i_22_n_0\,
      I2 => \init_state_r[5]_i_23_n_0\,
      I3 => \init_state_r[5]_i_24_n_0\,
      I4 => \init_state_r[5]_i_25_n_0\,
      I5 => \oclk_wr_cnt[3]_i_5_n_0\,
      O => \init_state_r[5]_i_6_n_0\
    );
\init_state_r[5]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAABAAAAABABABAB"
    )
        port map (
      I0 => \init_state_r[4]_i_5_n_0\,
      I1 => \init_state_r[5]_i_26_n_0\,
      I2 => \init_state_r[5]_i_27_n_0\,
      I3 => \init_state_r[5]_i_28_n_0\,
      I4 => \init_state_r[5]_i_29_n_0\,
      I5 => pi_phaselock_start_i_2_n_0,
      O => \init_state_r[5]_i_7_n_0\
    );
\init_state_r[5]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^init_state_r_reg[5]_0\(8),
      I1 => \^prech_req_posedge_r_reg_0\,
      O => \init_state_r[5]_i_8_n_0\
    );
\init_state_r[5]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40000000"
    )
        port map (
      I0 => \^init_state_r_reg[5]_0\(8),
      I1 => ocal_act_wait_cnt_reg(3),
      I2 => ocal_act_wait_cnt_reg(0),
      I3 => ocal_act_wait_cnt_reg(1),
      I4 => ocal_act_wait_cnt_reg(2),
      O => \init_state_r[5]_i_9_n_0\
    );
\init_state_r[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFEEAEEEEE"
    )
        port map (
      I0 => \init_state_r[6]_i_2_n_0\,
      I1 => init_state_r(6),
      I2 => \^prech_req_posedge_r_reg_0\,
      I3 => \^init_state_r_reg[5]_0\(10),
      I4 => \init_state_r[6]_i_3_n_0\,
      I5 => oclkdelay_calib_start_pre,
      O => \init_state_r[6]_i_1_n_0\
    );
\init_state_r[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555100055555555"
    )
        port map (
      I0 => \cnt_init_mr_r[0]_i_2_n_0\,
      I1 => \init_state_r[6]_i_4_n_0\,
      I2 => \^init_state_r_reg[5]_0\(8),
      I3 => init_state_r(6),
      I4 => \init_state_r[6]_i_5_n_0\,
      I5 => \init_state_r[6]_i_6_n_0\,
      O => \init_state_r[6]_i_2_n_0\
    );
\init_state_r[6]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^init_state_r_reg[5]_0\(8),
      I1 => \^init_state_r_reg[5]_0\(9),
      O => \init_state_r[6]_i_3_n_0\
    );
\init_state_r[6]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFAFC0CFF0FFF0F"
    )
        port map (
      I0 => wrlvl_rank_done_r7,
      I1 => cnt_dllk_zqinit_done_r,
      I2 => \^init_state_r_reg[5]_0\(11),
      I3 => cnt_cmd_done_r,
      I4 => \^init_state_r_reg[5]_0\(9),
      I5 => \^init_state_r_reg[5]_0\(10),
      O => \init_state_r[6]_i_4_n_0\
    );
\init_state_r[6]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0404000404000000"
    )
        port map (
      I0 => reset_rd_addr_r1,
      I1 => ddr3_lm_done_r_i_2_n_0,
      I2 => \oclk_wr_cnt[3]_i_5_n_0\,
      I3 => cnt_cmd_done_r,
      I4 => \^rdlvl_stg1_done_r1\,
      I5 => init_state_r(6),
      O => \init_state_r[6]_i_5_n_0\
    );
\init_state_r[6]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFFFFFFEAFFFAFF"
    )
        port map (
      I0 => \cnt_init_mr_r[0]_i_3_n_0\,
      I1 => cnt_cmd_done_r,
      I2 => \^init_state_r_reg[5]_0\(9),
      I3 => init_state_r(6),
      I4 => \^init_state_r_reg[5]_0\(8),
      I5 => \init_state_r[5]_i_37_n_0\,
      O => \init_state_r[6]_i_6_n_0\
    );
\init_state_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \init_state_r[0]_i_1_n_0\,
      Q => \^init_state_r_reg[5]_0\(8),
      R => \init_state_r_reg[6]_0\
    );
\init_state_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \init_state_r[1]_i_1_n_0\,
      Q => \^init_state_r_reg[5]_0\(9),
      R => \init_state_r_reg[6]_0\
    );
\init_state_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \init_state_r[2]_i_1_n_0\,
      Q => \^init_state_r_reg[5]_0\(10),
      R => \init_state_r_reg[6]_0\
    );
\init_state_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \init_state_r[3]_i_1_n_0\,
      Q => \^init_state_r_reg[5]_0\(11),
      R => \init_state_r_reg[6]_0\
    );
\init_state_r_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \init_state_r[4]_i_1_n_0\,
      Q => \^init_state_r_reg[5]_0\(12),
      R => \init_state_r_reg[6]_0\
    );
\init_state_r_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \init_state_r[5]_i_1_n_0\,
      Q => \^init_state_r_reg[5]_0\(13),
      R => \init_state_r_reg[6]_0\
    );
\init_state_r_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \init_state_r[6]_i_1_n_0\,
      Q => init_state_r(6),
      R => \init_state_r_reg[6]_0\
    );
mem_init_done_r_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF4000"
    )
        port map (
      I0 => cnt_dllk_zqinit_done_r,
      I1 => cnt_dllk_zqinit_r_reg(7),
      I2 => mem_init_done_r_i_2_n_0,
      I3 => cnt_dllk_zqinit_r_reg(6),
      I4 => \^mem_init_done_r\,
      O => mem_init_done_r_i_1_n_0
    );
mem_init_done_r_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => cnt_dllk_zqinit_r_reg(5),
      I1 => cnt_dllk_zqinit_r_reg(3),
      I2 => cnt_dllk_zqinit_r_reg(1),
      I3 => cnt_dllk_zqinit_r_reg(0),
      I4 => cnt_dllk_zqinit_r_reg(2),
      I5 => cnt_dllk_zqinit_r_reg(4),
      O => mem_init_done_r_i_2_n_0
    );
mem_init_done_r_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => mem_init_done_r_i_1_n_0,
      Q => \^mem_init_done_r\,
      R => \init_state_r1_reg[0]_0\
    );
mem_reg_0_15_0_5_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => out_fifo(14),
      I1 => phy_wrdata(14),
      I2 => \wr_ptr_timing_reg[0]_0\,
      O => \write_buffer.wr_buf_out_data_reg[31]\(1)
    );
\mem_reg_0_15_0_5_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => mc_ras_n(0),
      I1 => phy_mc_ctl_full_r_reg,
      I2 => phy_ras_n(1),
      O => phy_dout(0)
    );
mem_reg_0_15_0_5_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => out_fifo(6),
      I1 => phy_wrdata(6),
      I2 => \wr_ptr_timing_reg[0]_0\,
      O => \write_buffer.wr_buf_out_data_reg[31]\(0)
    );
mem_reg_0_15_0_5_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => out_fifo(30),
      I1 => phy_wrdata(30),
      I2 => \wr_ptr_timing_reg[0]_0\,
      O => \write_buffer.wr_buf_out_data_reg[31]\(3)
    );
mem_reg_0_15_0_5_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => out_fifo(22),
      I1 => phy_wrdata(22),
      I2 => \wr_ptr_timing_reg[0]_0\,
      O => \write_buffer.wr_buf_out_data_reg[31]\(2)
    );
mem_reg_0_15_12_17_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35\(0),
      I1 => ddr3_reset_n,
      I2 => phy_bank(3),
      O => phy_dout(2)
    );
\mem_reg_0_15_12_17_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => mem_reg_0_15_30_35(8),
      I1 => \gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[8]\,
      I2 => phy_mc_ctl_full_r_reg,
      O => \cmd_pipe_plus.mc_ras_n_reg[1]\(2)
    );
\mem_reg_0_15_12_17_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => out_fifo(9),
      I1 => phy_wrdata(13),
      I2 => \wr_ptr_timing_reg[0]_0\,
      O => \write_buffer.wr_buf_out_data_reg[31]\(9)
    );
mem_reg_0_15_12_17_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => out_fifo(1),
      I1 => phy_wrdata(5),
      I2 => \wr_ptr_timing_reg[0]_0\,
      O => \write_buffer.wr_buf_out_data_reg[31]\(8)
    );
mem_reg_0_15_18_23_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35\(3),
      I1 => ddr3_reset_n,
      I2 => phy_bank(3),
      O => phy_dout(3)
    );
\mem_reg_0_15_18_23_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => mem_reg_0_15_30_35(20),
      I1 => \gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[8]\,
      I2 => phy_mc_ctl_full_r_reg,
      O => \cmd_pipe_plus.mc_ras_n_reg[1]\(3)
    );
\mem_reg_0_15_18_23_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => out_fifo(25),
      I1 => phy_wrdata(29),
      I2 => \wr_ptr_timing_reg[0]_0\,
      O => \write_buffer.wr_buf_out_data_reg[31]\(11)
    );
mem_reg_0_15_18_23_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => out_fifo(17),
      I1 => phy_wrdata(21),
      I2 => \wr_ptr_timing_reg[0]_0\,
      O => \write_buffer.wr_buf_out_data_reg[31]\(10)
    );
mem_reg_0_15_24_29_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35\(1),
      I1 => ddr3_reset_n,
      I2 => phy_bank(4),
      O => phy_dout(4)
    );
\mem_reg_0_15_24_29_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => mem_reg_0_15_30_35(9),
      I1 => \gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[9]\,
      I2 => phy_mc_ctl_full_r_reg,
      O => \cmd_pipe_plus.mc_ras_n_reg[1]\(4)
    );
\mem_reg_0_15_24_29_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => out_fifo(13),
      I1 => phy_wrdata(13),
      I2 => \wr_ptr_timing_reg[0]_0\,
      O => \write_buffer.wr_buf_out_data_reg[31]\(13)
    );
mem_reg_0_15_24_29_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35\(4),
      I1 => ddr3_reset_n,
      I2 => phy_bank(4),
      O => phy_dout(5)
    );
\mem_reg_0_15_24_29_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => mem_reg_0_15_30_35(21),
      I1 => \gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[9]\,
      I2 => phy_mc_ctl_full_r_reg,
      O => \cmd_pipe_plus.mc_ras_n_reg[1]\(5)
    );
\mem_reg_0_15_24_29_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => out_fifo(5),
      I1 => phy_wrdata(5),
      I2 => \wr_ptr_timing_reg[0]_0\,
      O => \write_buffer.wr_buf_out_data_reg[31]\(12)
    );
mem_reg_0_15_24_29_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => out_fifo(29),
      I1 => phy_wrdata(29),
      I2 => \wr_ptr_timing_reg[0]_0\,
      O => \write_buffer.wr_buf_out_data_reg[31]\(15)
    );
mem_reg_0_15_24_29_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => out_fifo(21),
      I1 => phy_wrdata(21),
      I2 => \wr_ptr_timing_reg[0]_0\,
      O => \write_buffer.wr_buf_out_data_reg[31]\(14)
    );
mem_reg_0_15_30_35_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35\(2),
      I1 => ddr3_reset_n,
      I2 => phy_bank(5),
      O => phy_dout(6)
    );
\mem_reg_0_15_30_35_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => mem_reg_0_15_30_35(10),
      I1 => \gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[10]\,
      I2 => phy_mc_ctl_full_r_reg,
      O => \cmd_pipe_plus.mc_ras_n_reg[1]\(6)
    );
\mem_reg_0_15_30_35_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => out_fifo(10),
      I1 => phy_wrdata(14),
      I2 => \wr_ptr_timing_reg[0]_0\,
      O => \write_buffer.wr_buf_out_data_reg[31]\(17)
    );
\mem_reg_0_15_30_35_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => mc_odt(0),
      I1 => phy_mc_ctl_full_r_reg,
      I2 => calib_odt(0),
      O => \cmd_pipe_plus.mc_we_n_reg[1]\(0)
    );
mem_reg_0_15_30_35_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35\(5),
      I1 => phy_mc_ctl_full_r_reg,
      I2 => phy_bank(5),
      O => phy_dout(7)
    );
\mem_reg_0_15_30_35_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => mem_reg_0_15_30_35(22),
      I1 => \gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[10]\,
      I2 => \wr_ptr_timing_reg[0]_0\,
      O => \cmd_pipe_plus.mc_ras_n_reg[1]\(7)
    );
\mem_reg_0_15_30_35_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => out_fifo(2),
      I1 => phy_wrdata(6),
      I2 => \wr_ptr_timing_reg[0]_0\,
      O => \write_buffer.wr_buf_out_data_reg[31]\(16)
    );
mem_reg_0_15_30_35_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => out_fifo(26),
      I1 => phy_wrdata(30),
      I2 => \wr_ptr_timing_reg[0]_0\,
      O => \write_buffer.wr_buf_out_data_reg[31]\(19)
    );
mem_reg_0_15_30_35_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => out_fifo(18),
      I1 => phy_wrdata(22),
      I2 => \wr_ptr_timing_reg[0]_0\,
      O => \write_buffer.wr_buf_out_data_reg[31]\(18)
    );
mem_reg_0_15_36_41_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => mem_reg_0_15_30_35(0),
      I1 => \gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[0]\,
      I2 => phy_mc_ctl_full_r_reg,
      O => phy_dout(8)
    );
\mem_reg_0_15_36_41_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => out_fifo(11),
      I1 => phy_wrdata(11),
      I2 => \wr_ptr_timing_reg[0]_0\,
      O => \write_buffer.wr_buf_out_data_reg[31]\(21)
    );
\mem_reg_0_15_36_41_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => mc_cke(0),
      I1 => phy_mc_ctl_full_r_reg,
      I2 => calib_cke(1),
      O => \cmd_pipe_plus.mc_we_n_reg[1]\(1)
    );
mem_reg_0_15_36_41_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => out_fifo(3),
      I1 => phy_wrdata(21),
      I2 => \wr_ptr_timing_reg[0]_0\,
      O => \write_buffer.wr_buf_out_data_reg[31]\(20)
    );
mem_reg_0_15_42_47_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => mem_reg_0_15_30_35(12),
      I1 => \gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[0]\,
      I2 => phy_mc_ctl_full_r_reg,
      O => phy_dout(9)
    );
\mem_reg_0_15_42_47_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => out_fifo(27),
      I1 => phy_wrdata(31),
      I2 => \wr_ptr_timing_reg[0]_0\,
      O => \write_buffer.wr_buf_out_data_reg[31]\(23)
    );
mem_reg_0_15_42_47_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => mem_reg_0_15_30_35(1),
      I1 => \gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[1]\,
      I2 => phy_mc_ctl_full_r_reg,
      O => phy_dout(10)
    );
\mem_reg_0_15_42_47_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => out_fifo(19),
      I1 => phy_wrdata(23),
      I2 => \wr_ptr_timing_reg[0]_0\,
      O => \write_buffer.wr_buf_out_data_reg[31]\(22)
    );
\mem_reg_0_15_42_47_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => mc_cas_n(0),
      I1 => phy_mc_ctl_full_r_reg,
      I2 => phy_cs_n(1),
      O => \cmd_pipe_plus.mc_we_n_reg[1]\(2)
    );
mem_reg_0_15_42_47_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => mem_reg_0_15_30_35(13),
      I1 => \gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[1]\,
      I2 => phy_mc_ctl_full_r_reg,
      O => phy_dout(11)
    );
mem_reg_0_15_48_53_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => mem_reg_0_15_30_35(3),
      I1 => \gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[3]\,
      I2 => phy_mc_ctl_full_r_reg,
      O => phy_dout(12)
    );
\mem_reg_0_15_48_53_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => mem_reg_0_15_30_35(11),
      I1 => \gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[12]\,
      I2 => phy_mc_ctl_full_r_reg,
      O => \cmd_pipe_plus.mc_ras_n_reg[1]\(8)
    );
\mem_reg_0_15_48_53_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => out_fifo(12),
      I1 => phy_wrdata(12),
      I2 => \wr_ptr_timing_reg[0]_0\,
      O => \write_buffer.wr_buf_out_data_reg[31]\(25)
    );
mem_reg_0_15_48_53_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => mem_reg_0_15_30_35(15),
      I1 => \gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[3]\,
      I2 => phy_mc_ctl_full_r_reg,
      O => phy_dout(13)
    );
\mem_reg_0_15_48_53_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => mc_ras_n(0),
      I1 => \gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[12]\,
      I2 => \wr_ptr_timing_reg[0]_0\,
      O => \cmd_pipe_plus.mc_ras_n_reg[1]\(9)
    );
\mem_reg_0_15_48_53_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => out_fifo(4),
      I1 => phy_wrdata(4),
      I2 => \wr_ptr_timing_reg[0]_0\,
      O => \write_buffer.wr_buf_out_data_reg[31]\(24)
    );
mem_reg_0_15_48_53_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => mem_reg_0_15_30_35(2),
      I1 => \gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[2]\,
      I2 => phy_mc_ctl_full_r_reg,
      O => phy_dout(14)
    );
\mem_reg_0_15_48_53_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => out_fifo(28),
      I1 => phy_wrdata(28),
      I2 => \wr_ptr_timing_reg[0]_0\,
      O => \write_buffer.wr_buf_out_data_reg[31]\(27)
    );
mem_reg_0_15_48_53_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => out_fifo(20),
      I1 => phy_wrdata(20),
      I2 => \wr_ptr_timing_reg[0]_0\,
      O => \write_buffer.wr_buf_out_data_reg[31]\(26)
    );
\mem_reg_0_15_54_59_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => mem_reg_0_15_30_35(14),
      I1 => \gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[2]\,
      I2 => phy_mc_ctl_full_r_reg,
      O => phy_dout(15)
    );
\mem_reg_0_15_54_59_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => out_fifo(15),
      I1 => phy_wrdata(11),
      I2 => \wr_ptr_timing_reg[0]_0\,
      O => \write_buffer.wr_buf_out_data_reg[31]\(29)
    );
\mem_reg_0_15_54_59_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59\(0),
      I1 => phy_mc_ctl_full_r_reg,
      I2 => phy_we_n(1),
      O => \cmd_pipe_plus.mc_we_n_reg[1]\(3)
    );
mem_reg_0_15_54_59_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => mem_reg_0_15_30_35(4),
      I1 => \gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[4]\,
      I2 => phy_mc_ctl_full_r_reg,
      O => phy_dout(16)
    );
\mem_reg_0_15_54_59_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => out_fifo(7),
      I1 => phy_wrdata(21),
      I2 => \wr_ptr_timing_reg[0]_0\,
      O => \write_buffer.wr_buf_out_data_reg[31]\(28)
    );
mem_reg_0_15_54_59_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => mem_reg_0_15_30_35(16),
      I1 => \gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[4]\,
      I2 => phy_mc_ctl_full_r_reg,
      O => phy_dout(17)
    );
\mem_reg_0_15_54_59_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => out_fifo(31),
      I1 => phy_wrdata(31),
      I2 => \wr_ptr_timing_reg[0]_0\,
      O => \write_buffer.wr_buf_out_data_reg[31]\(31)
    );
mem_reg_0_15_54_59_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => out_fifo(23),
      I1 => phy_wrdata(23),
      I2 => \wr_ptr_timing_reg[0]_0\,
      O => \write_buffer.wr_buf_out_data_reg[31]\(30)
    );
mem_reg_0_15_60_65_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => mem_reg_0_15_30_35(5),
      I1 => \gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[5]\,
      I2 => phy_mc_ctl_full_r_reg,
      O => phy_dout(18)
    );
mem_reg_0_15_66_71_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => mem_reg_0_15_30_35(17),
      I1 => \gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[5]\,
      I2 => phy_mc_ctl_full_r_reg,
      O => phy_dout(19)
    );
mem_reg_0_15_6_11_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => mem_reg_0_15_30_35(7),
      I1 => \gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[7]\,
      I2 => phy_mc_ctl_full_r_reg,
      O => \cmd_pipe_plus.mc_ras_n_reg[1]\(0)
    );
\mem_reg_0_15_6_11_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => out_fifo(8),
      I1 => phy_wrdata(12),
      I2 => \wr_ptr_timing_reg[0]_0\,
      O => \write_buffer.wr_buf_out_data_reg[31]\(5)
    );
mem_reg_0_15_6_11_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => mem_reg_0_15_30_35(19),
      I1 => \gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[7]\,
      I2 => phy_mc_ctl_full_r_reg,
      O => \cmd_pipe_plus.mc_ras_n_reg[1]\(1)
    );
\mem_reg_0_15_6_11_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => out_fifo(0),
      I1 => phy_wrdata(4),
      I2 => \wr_ptr_timing_reg[0]_0\,
      O => \write_buffer.wr_buf_out_data_reg[31]\(4)
    );
\mem_reg_0_15_6_11_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => mc_cas_n(0),
      I1 => phy_mc_ctl_full_r_reg,
      I2 => phy_cas_n(1),
      O => phy_dout(1)
    );
mem_reg_0_15_6_11_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => out_fifo(24),
      I1 => phy_wrdata(28),
      I2 => \wr_ptr_timing_reg[0]_0\,
      O => \write_buffer.wr_buf_out_data_reg[31]\(7)
    );
mem_reg_0_15_6_11_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => out_fifo(16),
      I1 => phy_wrdata(20),
      I2 => \wr_ptr_timing_reg[0]_0\,
      O => \write_buffer.wr_buf_out_data_reg[31]\(6)
    );
\mem_reg_0_15_72_77_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => mem_reg_0_15_30_35(6),
      I1 => \gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[6]\,
      I2 => phy_mc_ctl_full_r_reg,
      O => phy_dout(20)
    );
\mem_reg_0_15_72_77_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => mem_reg_0_15_30_35(18),
      I1 => \gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[6]\,
      I2 => phy_mc_ctl_full_r_reg,
      O => phy_dout(21)
    );
mpr_rdlvl_start_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00020000"
    )
        port map (
      I0 => ddr3_ila_basic(1),
      I1 => \^init_state_r_reg[5]_0\(9),
      I2 => mpr_rdlvl_start_i_2_n_0,
      I3 => mpr_rdlvl_start_i_3_n_0,
      I4 => \^init_state_r_reg[5]_0\(8),
      I5 => \^init_state_r_reg[5]_0\(5),
      O => mpr_rdlvl_start_i_1_n_0
    );
mpr_rdlvl_start_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FB"
    )
        port map (
      I0 => \^init_state_r_reg[5]_0\(12),
      I1 => \^init_state_r_reg[5]_0\(13),
      I2 => init_state_r(6),
      O => mpr_rdlvl_start_i_2_n_0
    );
mpr_rdlvl_start_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^init_state_r_reg[5]_0\(10),
      I1 => \^init_state_r_reg[5]_0\(11),
      O => mpr_rdlvl_start_i_3_n_0
    );
mpr_rdlvl_start_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => mpr_rdlvl_start_i_1_n_0,
      Q => \^init_state_r_reg[5]_0\(5),
      R => init_complete_r_reg_0
    );
\my_empty[7]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => mc_wrdata_en,
      I1 => ddr3_reset_n,
      I2 => \^calib_wrdata_en\,
      O => mux_wrdata_en
    );
new_burst_r_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \calib_cmd[1]_i_2_n_0\,
      I1 => phy_wrdata_en_r10,
      O => new_burst_r_i_1_n_0
    );
new_burst_r_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => new_burst_r_i_1_n_0,
      Q => new_burst_r,
      R => '0'
    );
\num_refresh[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => num_refresh_reg(0),
      O => \p_0_in__5\(0)
    );
\num_refresh[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => num_refresh_reg(1),
      I1 => num_refresh_reg(0),
      O => \p_0_in__5\(1)
    );
\num_refresh[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => num_refresh_reg(2),
      I1 => num_refresh_reg(0),
      I2 => num_refresh_reg(1),
      O => \p_0_in__5\(2)
    );
\num_refresh[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFEEEFEEEE"
    )
        port map (
      I0 => \num_refresh[3]_i_4_n_0\,
      I1 => \num_refresh_reg[3]_0\,
      I2 => mpr_rdlvl_start_i_3_n_0,
      I3 => \num_refresh[3]_i_5_n_0\,
      I4 => \^init_state_r_reg[5]_0\(9),
      I5 => \num_refresh[3]_i_6_n_0\,
      O => \num_refresh[3]_i_1_n_0\
    );
\num_refresh[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2A22"
    )
        port map (
      I0 => \num_refresh[3]_i_7_n_0\,
      I1 => ddr3_ila_basic(1),
      I2 => ddr3_ila_basic(2),
      I3 => \^wrlvl_done_r1\,
      O => num_refresh0
    );
\num_refresh[3]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => num_refresh_reg(3),
      I1 => num_refresh_reg(1),
      I2 => num_refresh_reg(0),
      I3 => num_refresh_reg(2),
      O => \p_0_in__5\(3)
    );
\num_refresh[3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008401"
    )
        port map (
      I0 => \^init_state_r_reg[5]_0\(9),
      I1 => \^init_state_r_reg[5]_0\(8),
      I2 => \^init_state_r_reg[5]_0\(12),
      I3 => \^init_state_r_reg[5]_0\(13),
      I4 => init_state_r(6),
      I5 => \oclk_wr_cnt[3]_i_5_n_0\,
      O => \num_refresh[3]_i_4_n_0\
    );
\num_refresh[3]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
        port map (
      I0 => \^init_state_r_reg[5]_0\(13),
      I1 => init_state_r(6),
      I2 => \^init_state_r_reg[5]_0\(12),
      O => \num_refresh[3]_i_5_n_0\
    );
\num_refresh[3]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000080000"
    )
        port map (
      I0 => \^init_state_r_reg[5]_0\(10),
      I1 => \^init_state_r_reg[5]_0\(8),
      I2 => \^init_state_r_reg[5]_0\(11),
      I3 => \^init_state_r_reg[5]_0\(12),
      I4 => \num_refresh[3]_i_8_n_0\,
      I5 => init_state_r(6),
      O => \num_refresh[3]_i_6_n_0\
    );
\num_refresh[3]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000010000000000"
    )
        port map (
      I0 => \^init_state_r_reg[5]_0\(9),
      I1 => \^init_state_r_reg[5]_0\(13),
      I2 => init_state_r(6),
      I3 => \^init_state_r_reg[5]_0\(12),
      I4 => mpr_rdlvl_start_i_3_n_0,
      I5 => \^init_state_r_reg[5]_0\(8),
      O => \num_refresh[3]_i_7_n_0\
    );
\num_refresh[3]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^init_state_r_reg[5]_0\(13),
      I1 => \^init_state_r_reg[5]_0\(9),
      O => \num_refresh[3]_i_8_n_0\
    );
\num_refresh_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => num_refresh0,
      D => \p_0_in__5\(0),
      Q => num_refresh_reg(0),
      R => \num_refresh[3]_i_1_n_0\
    );
\num_refresh_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => num_refresh0,
      D => \p_0_in__5\(1),
      Q => num_refresh_reg(1),
      R => \num_refresh[3]_i_1_n_0\
    );
\num_refresh_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => num_refresh0,
      D => \p_0_in__5\(2),
      Q => num_refresh_reg(2),
      R => \num_refresh[3]_i_1_n_0\
    );
\num_refresh_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => num_refresh0,
      D => \p_0_in__5\(3),
      Q => num_refresh_reg(3),
      R => \num_refresh[3]_i_1_n_0\
    );
\ocal_act_wait_cnt[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ocal_act_wait_cnt_reg(0),
      O => \p_0_in__8\(0)
    );
\ocal_act_wait_cnt[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ocal_act_wait_cnt_reg(1),
      I1 => ocal_act_wait_cnt_reg(0),
      O => \p_0_in__8\(1)
    );
\ocal_act_wait_cnt[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => ocal_act_wait_cnt_reg(2),
      I1 => ocal_act_wait_cnt_reg(1),
      I2 => ocal_act_wait_cnt_reg(0),
      O => \p_0_in__8\(2)
    );
\ocal_act_wait_cnt[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFF7FF"
    )
        port map (
      I0 => \ocal_act_wait_cnt[3]_i_3_n_0\,
      I1 => \^init_state_r_reg[5]_0\(9),
      I2 => \ocal_act_wait_cnt[3]_i_4_n_0\,
      I3 => init_state_r(6),
      I4 => \^init_state_r_reg[5]_0\(8),
      I5 => \num_refresh_reg[3]_0\,
      O => \ocal_act_wait_cnt[3]_i_1_n_0\
    );
\ocal_act_wait_cnt[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => ocal_act_wait_cnt_reg(3),
      I1 => ocal_act_wait_cnt_reg(0),
      I2 => ocal_act_wait_cnt_reg(1),
      I3 => ocal_act_wait_cnt_reg(2),
      O => \p_0_in__8\(3)
    );
\ocal_act_wait_cnt[3]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => ocal_act_wait_cnt_reg(2),
      I1 => ocal_act_wait_cnt_reg(1),
      I2 => ocal_act_wait_cnt_reg(0),
      I3 => ocal_act_wait_cnt_reg(3),
      O => \ocal_act_wait_cnt[3]_i_3_n_0\
    );
\ocal_act_wait_cnt[3]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^init_state_r_reg[5]_0\(11),
      I1 => \^init_state_r_reg[5]_0\(12),
      I2 => \^init_state_r_reg[5]_0\(10),
      I3 => \^init_state_r_reg[5]_0\(13),
      O => \ocal_act_wait_cnt[3]_i_4_n_0\
    );
\ocal_act_wait_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \p_0_in__8\(0),
      Q => ocal_act_wait_cnt_reg(0),
      R => \ocal_act_wait_cnt[3]_i_1_n_0\
    );
\ocal_act_wait_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \p_0_in__8\(1),
      Q => ocal_act_wait_cnt_reg(1),
      R => \ocal_act_wait_cnt[3]_i_1_n_0\
    );
\ocal_act_wait_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \p_0_in__8\(2),
      Q => ocal_act_wait_cnt_reg(2),
      R => \ocal_act_wait_cnt[3]_i_1_n_0\
    );
\ocal_act_wait_cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \p_0_in__8\(3),
      Q => ocal_act_wait_cnt_reg(3),
      R => \ocal_act_wait_cnt[3]_i_1_n_0\
    );
\oclk_wr_cnt[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => oclk_wr_cnt_reg(0),
      O => \oclk_wr_cnt[0]_i_1_n_0\
    );
\oclk_wr_cnt[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => oclk_wr_cnt_reg(0),
      I1 => oclk_wr_cnt_reg(1),
      O => \oclk_wr_cnt[1]_i_1_n_0\
    );
\oclk_wr_cnt[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A9"
    )
        port map (
      I0 => oclk_wr_cnt_reg(2),
      I1 => oclk_wr_cnt_reg(1),
      I2 => oclk_wr_cnt_reg(0),
      O => \oclk_wr_cnt0__0\(2)
    );
\oclk_wr_cnt[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFAAAAAAAB"
    )
        port map (
      I0 => \oclk_wr_cnt[3]_i_4_n_0\,
      I1 => oclk_wr_cnt_reg(1),
      I2 => oclk_wr_cnt_reg(0),
      I3 => oclk_wr_cnt_reg(3),
      I4 => oclk_wr_cnt_reg(2),
      I5 => \num_refresh_reg[3]_0\,
      O => \oclk_wr_cnt[3]_i_1_n_0\
    );
\oclk_wr_cnt[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000040000000000"
    )
        port map (
      I0 => \^init_state_r_reg[5]_0\(12),
      I1 => \^init_state_r_reg[5]_0\(13),
      I2 => init_state_r(6),
      I3 => ddr3_lm_done_r_i_2_n_0,
      I4 => \oclk_wr_cnt[3]_i_5_n_0\,
      I5 => new_burst_r,
      O => \oclk_wr_cnt[3]_i_2_n_0\
    );
\oclk_wr_cnt[3]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA9"
    )
        port map (
      I0 => oclk_wr_cnt_reg(3),
      I1 => oclk_wr_cnt_reg(2),
      I2 => oclk_wr_cnt_reg(0),
      I3 => oclk_wr_cnt_reg(1),
      O => \oclk_wr_cnt0__0\(3)
    );
\oclk_wr_cnt[3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000100000"
    )
        port map (
      I0 => \^init_state_r_reg[5]_0\(9),
      I1 => \^init_state_r_reg[5]_0\(8),
      I2 => \^init_state_r_reg[5]_0\(13),
      I3 => init_state_r(6),
      I4 => \^init_state_r_reg[5]_0\(12),
      I5 => \cnt_init_mr_r[0]_i_3_n_0\,
      O => \oclk_wr_cnt[3]_i_4_n_0\
    );
\oclk_wr_cnt[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^init_state_r_reg[5]_0\(10),
      I1 => \^init_state_r_reg[5]_0\(11),
      O => \oclk_wr_cnt[3]_i_5_n_0\
    );
\oclk_wr_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \oclk_wr_cnt[3]_i_2_n_0\,
      D => \oclk_wr_cnt[0]_i_1_n_0\,
      Q => oclk_wr_cnt_reg(0),
      R => \oclk_wr_cnt[3]_i_1_n_0\
    );
\oclk_wr_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \oclk_wr_cnt[3]_i_2_n_0\,
      D => \oclk_wr_cnt[1]_i_1_n_0\,
      Q => oclk_wr_cnt_reg(1),
      R => \oclk_wr_cnt[3]_i_1_n_0\
    );
\oclk_wr_cnt_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => CLK,
      CE => \oclk_wr_cnt[3]_i_2_n_0\,
      D => \oclk_wr_cnt0__0\(2),
      Q => oclk_wr_cnt_reg(2),
      S => \oclk_wr_cnt[3]_i_1_n_0\
    );
\oclk_wr_cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \oclk_wr_cnt[3]_i_2_n_0\,
      D => \oclk_wr_cnt0__0\(3),
      Q => oclk_wr_cnt_reg(3),
      R => \oclk_wr_cnt[3]_i_1_n_0\
    );
oclkdelay_calib_start_int_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => oclkdelay_start_dly_r(5),
      I1 => \^init_state_r_reg[5]_0\(6),
      O => oclkdelay_calib_start_int_i_1_n_0
    );
oclkdelay_calib_start_int_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => oclkdelay_calib_start_int_i_1_n_0,
      Q => \^init_state_r_reg[5]_0\(6),
      R => \init_state_r1_reg[0]_0\
    );
\oclkdelay_start_dly_r_reg[4]_srl5\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => CLK,
      D => oclkdelay_calib_start_pre,
      Q => \oclkdelay_start_dly_r_reg[4]_srl5_n_0\
    );
\oclkdelay_start_dly_r_reg[4]_srl5_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000800000000000"
    )
        port map (
      I0 => \^init_state_r_reg[5]_0\(10),
      I1 => \^init_state_r_reg[5]_0\(11),
      I2 => ddr3_lm_done_r_i_2_n_0,
      I3 => \^init_state_r_reg[5]_0\(12),
      I4 => init_state_r(6),
      I5 => \^init_state_r_reg[5]_0\(13),
      O => oclkdelay_calib_start_pre
    );
\oclkdelay_start_dly_r_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \oclkdelay_start_dly_r_reg[4]_srl5_n_0\,
      Q => oclkdelay_start_dly_r(5),
      R => '0'
    );
\odd_cwl.phy_cas_n[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
        port map (
      I0 => \odd_cwl.phy_cas_n[1]_i_2_n_0\,
      I1 => \odd_cwl.phy_ras_n[1]_i_2_n_0\,
      I2 => new_burst_r_i_1_n_0,
      I3 => \num_refresh[3]_i_7_n_0\,
      O => \odd_cwl.phy_cas_n[1]_i_1_n_0\
    );
\odd_cwl.phy_cas_n[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEEEFEEEEEEEEE"
    )
        port map (
      I0 => \cnt_init_mr_r[1]_i_2_n_0\,
      I1 => \num_refresh[3]_i_6_n_0\,
      I2 => \^init_state_r_reg[5]_0\(8),
      I3 => mpr_rdlvl_start_i_3_n_0,
      I4 => mpr_rdlvl_start_i_2_n_0,
      I5 => \^init_state_r_reg[5]_0\(9),
      O => \odd_cwl.phy_cas_n[1]_i_2_n_0\
    );
\odd_cwl.phy_cas_n_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \odd_cwl.phy_cas_n[1]_i_1_n_0\,
      Q => phy_cas_n(1),
      R => '0'
    );
\odd_cwl.phy_ras_n[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \DDR3_1rank.phy_int_cs_n[1]_i_3_n_0\,
      I1 => \odd_cwl.phy_ras_n[1]_i_2_n_0\,
      O => \odd_cwl.phy_ras_n[1]_i_1_n_0\
    );
\odd_cwl.phy_ras_n[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000200000020300"
    )
        port map (
      I0 => \^init_state_r_reg[5]_0\(9),
      I1 => ddr3_lm_done_r_i_3_n_0,
      I2 => \^init_state_r_reg[5]_0\(12),
      I3 => \^init_state_r_reg[5]_0\(11),
      I4 => \^init_state_r_reg[5]_0\(10),
      I5 => \^init_state_r_reg[5]_0\(8),
      O => \odd_cwl.phy_ras_n[1]_i_2_n_0\
    );
\odd_cwl.phy_ras_n_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \odd_cwl.phy_ras_n[1]_i_1_n_0\,
      Q => phy_ras_n(1),
      R => '0'
    );
\odd_cwl.phy_we_n[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \odd_cwl.phy_cas_n[1]_i_2_n_0\,
      I1 => \odd_cwl.phy_ras_n[1]_i_2_n_0\,
      I2 => phy_wrdata_en_r10,
      I3 => address_w175_out,
      O => \odd_cwl.phy_we_n[1]_i_1_n_0\
    );
\odd_cwl.phy_we_n_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \odd_cwl.phy_we_n[1]_i_1_n_0\,
      Q => phy_we_n(1),
      R => '0'
    );
\of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACACFF00"
    )
        port map (
      I0 => mem_reg_0_15_30_35(21),
      I1 => \gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[9]\,
      I2 => out_fifo_8,
      I3 => mem_out(11),
      I4 => out_fifo_9,
      O => \cmd_pipe_plus.mc_address_reg[25]\(3)
    );
\of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACACFF00"
    )
        port map (
      I0 => mem_reg_0_15_30_35(21),
      I1 => \gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[9]\,
      I2 => out_fifo_8,
      I3 => mem_out(10),
      I4 => out_fifo_9,
      O => \cmd_pipe_plus.mc_address_reg[25]\(2)
    );
\of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACACFF00"
    )
        port map (
      I0 => mem_reg_0_15_30_35(9),
      I1 => \gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[9]\,
      I2 => out_fifo_8,
      I3 => mem_out(9),
      I4 => out_fifo_9,
      O => \cmd_pipe_plus.mc_address_reg[25]\(1)
    );
\of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACACFF00"
    )
        port map (
      I0 => mem_reg_0_15_30_35(9),
      I1 => \gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[9]\,
      I2 => out_fifo_8,
      I3 => mem_out(8),
      I4 => out_fifo_9,
      O => \cmd_pipe_plus.mc_address_reg[25]\(0)
    );
\of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACACFF00"
    )
        port map (
      I0 => mem_reg_0_15_30_35(22),
      I1 => \gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[10]\,
      I2 => out_fifo_8,
      I3 => mem_out(15),
      I4 => out_fifo_9,
      O => \cmd_pipe_plus.mc_address_reg[26]\(3)
    );
\of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACACFF00"
    )
        port map (
      I0 => mem_reg_0_15_30_35(22),
      I1 => \gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[10]\,
      I2 => out_fifo_8,
      I3 => mem_out(14),
      I4 => out_fifo_9,
      O => \cmd_pipe_plus.mc_address_reg[26]\(2)
    );
\of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACACFF00"
    )
        port map (
      I0 => mem_reg_0_15_30_35(10),
      I1 => \gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[10]\,
      I2 => out_fifo_8,
      I3 => mem_out(13),
      I4 => out_fifo_9,
      O => \cmd_pipe_plus.mc_address_reg[26]\(1)
    );
\of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACACFF00"
    )
        port map (
      I0 => mem_reg_0_15_30_35(10),
      I1 => \gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[10]\,
      I2 => out_fifo_8,
      I3 => mem_out(12),
      I4 => out_fifo_9,
      O => \cmd_pipe_plus.mc_address_reg[26]\(0)
    );
\of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACACFF00"
    )
        port map (
      I0 => mem_reg_0_15_30_35(19),
      I1 => \gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[7]\,
      I2 => out_fifo_8,
      I3 => mem_out(3),
      I4 => out_fifo_9,
      O => \cmd_pipe_plus.mc_address_reg[23]\(3)
    );
\of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_22\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACACFF00"
    )
        port map (
      I0 => mc_ras_n(0),
      I1 => \gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[12]\,
      I2 => out_fifo_0,
      I3 => mem_out(19),
      I4 => out_fifo_9,
      O => \cmd_pipe_plus.mc_ras_n_reg[1]_1\(3)
    );
\of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_23\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACACFF00"
    )
        port map (
      I0 => mc_ras_n(0),
      I1 => \gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[12]\,
      I2 => out_fifo_0,
      I3 => mem_out(18),
      I4 => out_fifo_9,
      O => \cmd_pipe_plus.mc_ras_n_reg[1]_1\(2)
    );
\of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_24\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACACFF00"
    )
        port map (
      I0 => mem_reg_0_15_30_35(11),
      I1 => \gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[12]\,
      I2 => out_fifo_0,
      I3 => mem_out(17),
      I4 => out_fifo_9,
      O => \cmd_pipe_plus.mc_ras_n_reg[1]_1\(1)
    );
\of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_25\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACACFF00"
    )
        port map (
      I0 => mem_reg_0_15_30_35(11),
      I1 => \gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[12]\,
      I2 => out_fifo_0,
      I3 => mem_out(16),
      I4 => out_fifo_9,
      O => \cmd_pipe_plus.mc_ras_n_reg[1]_1\(0)
    );
\of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACACFF00"
    )
        port map (
      I0 => mem_reg_0_15_30_35(19),
      I1 => \gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[7]\,
      I2 => out_fifo_8,
      I3 => mem_out(2),
      I4 => out_fifo_9,
      O => \cmd_pipe_plus.mc_address_reg[23]\(2)
    );
\of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACACFF00"
    )
        port map (
      I0 => mem_reg_0_15_30_35(7),
      I1 => \gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[7]\,
      I2 => out_fifo_8,
      I3 => mem_out(1),
      I4 => out_fifo_9,
      O => \cmd_pipe_plus.mc_address_reg[23]\(1)
    );
\of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACACFF00"
    )
        port map (
      I0 => mem_reg_0_15_30_35(7),
      I1 => \gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[7]\,
      I2 => out_fifo_8,
      I3 => mem_out(0),
      I4 => out_fifo_9,
      O => \cmd_pipe_plus.mc_address_reg[23]\(0)
    );
\of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACACFF00"
    )
        port map (
      I0 => mem_reg_0_15_30_35(20),
      I1 => \gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[8]\,
      I2 => out_fifo_8,
      I3 => mem_out(7),
      I4 => out_fifo_9,
      O => \cmd_pipe_plus.mc_address_reg[24]\(3)
    );
\of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACACFF00"
    )
        port map (
      I0 => mem_reg_0_15_30_35(20),
      I1 => \gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[8]\,
      I2 => out_fifo_8,
      I3 => mem_out(6),
      I4 => out_fifo_9,
      O => \cmd_pipe_plus.mc_address_reg[24]\(2)
    );
\of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACACFF00"
    )
        port map (
      I0 => mem_reg_0_15_30_35(8),
      I1 => \gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[8]\,
      I2 => out_fifo_8,
      I3 => mem_out(5),
      I4 => out_fifo_9,
      O => \cmd_pipe_plus.mc_address_reg[24]\(1)
    );
\of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACACFF00"
    )
        port map (
      I0 => mem_reg_0_15_30_35(8),
      I1 => \gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[8]\,
      I2 => out_fifo_8,
      I3 => mem_out(4),
      I4 => out_fifo_9,
      O => \cmd_pipe_plus.mc_address_reg[24]\(0)
    );
\one_rank.stg1_wr_done_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000054"
    )
        port map (
      I0 => rdlvl_last_byte_done,
      I1 => \^one_rank.stg1_wr_done_reg_0\,
      I2 => stg1_wr_done,
      I3 => \^prbs_rdlvl_done_pulse_reg_0\,
      I4 => complex_byte_rd_done,
      I5 => \reg_ctrl_cnt_r[3]_i_1_n_0\,
      O => \one_rank.stg1_wr_done_i_1_n_0\
    );
\one_rank.stg1_wr_done_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => \^init_state_r_reg[5]_0\(10),
      I1 => \^init_state_r_reg[5]_0\(11),
      I2 => ddr3_lm_done_r_i_2_n_0,
      I3 => init_state_r(6),
      I4 => \^init_state_r_reg[5]_0\(13),
      I5 => \^init_state_r_reg[5]_0\(12),
      O => stg1_wr_done
    );
\one_rank.stg1_wr_done_reg\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \one_rank.stg1_wr_done_i_1_n_0\,
      Q => \^one_rank.stg1_wr_done_reg_0\,
      R => '0'
    );
out_fifo_i_10: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACACFF00"
    )
        port map (
      I0 => out_fifo(25),
      I1 => phy_wrdata(29),
      I2 => out_fifo_0,
      I3 => out_fifo_1(11),
      I4 => out_fifo_2,
      O => D2(3)
    );
out_fifo_i_11: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACACFF00"
    )
        port map (
      I0 => out_fifo(17),
      I1 => phy_wrdata(21),
      I2 => out_fifo_0,
      I3 => out_fifo_1(10),
      I4 => out_fifo_2,
      O => D2(2)
    );
out_fifo_i_12: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACACFF00"
    )
        port map (
      I0 => out_fifo(9),
      I1 => phy_wrdata(13),
      I2 => out_fifo_0,
      I3 => out_fifo_1(9),
      I4 => out_fifo_2,
      O => D2(1)
    );
out_fifo_i_13: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACACFF00"
    )
        port map (
      I0 => out_fifo(1),
      I1 => phy_wrdata(5),
      I2 => out_fifo_0,
      I3 => out_fifo_1(8),
      I4 => out_fifo_2,
      O => D2(0)
    );
out_fifo_i_14: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACACFF00"
    )
        port map (
      I0 => out_fifo(29),
      I1 => phy_wrdata(29),
      I2 => out_fifo_0,
      I3 => out_fifo_1(15),
      I4 => out_fifo_2,
      O => D3(3)
    );
out_fifo_i_15: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACACFF00"
    )
        port map (
      I0 => out_fifo(21),
      I1 => phy_wrdata(21),
      I2 => out_fifo_0,
      I3 => out_fifo_1(14),
      I4 => out_fifo_2,
      O => D3(2)
    );
out_fifo_i_16: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACACFF00"
    )
        port map (
      I0 => out_fifo(13),
      I1 => phy_wrdata(13),
      I2 => out_fifo_0,
      I3 => out_fifo_1(13),
      I4 => out_fifo_2,
      O => D3(1)
    );
out_fifo_i_17: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACACFF00"
    )
        port map (
      I0 => out_fifo(5),
      I1 => phy_wrdata(5),
      I2 => out_fifo_0,
      I3 => out_fifo_1(12),
      I4 => out_fifo_2,
      O => D3(0)
    );
out_fifo_i_18: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACACFF00"
    )
        port map (
      I0 => out_fifo(26),
      I1 => phy_wrdata(30),
      I2 => out_fifo_0,
      I3 => out_fifo_1(19),
      I4 => out_fifo_2,
      O => D4(3)
    );
out_fifo_i_19: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACACFF00"
    )
        port map (
      I0 => out_fifo(18),
      I1 => phy_wrdata(22),
      I2 => out_fifo_0,
      I3 => out_fifo_1(18),
      I4 => out_fifo_2,
      O => D4(2)
    );
out_fifo_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACACFF00"
    )
        port map (
      I0 => out_fifo(30),
      I1 => phy_wrdata(30),
      I2 => out_fifo_0,
      I3 => out_fifo_1(3),
      I4 => out_fifo_2,
      O => D0(3)
    );
out_fifo_i_20: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACACFF00"
    )
        port map (
      I0 => out_fifo(10),
      I1 => phy_wrdata(14),
      I2 => out_fifo_0,
      I3 => out_fifo_1(17),
      I4 => out_fifo_2,
      O => D4(1)
    );
out_fifo_i_21: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACACFF00"
    )
        port map (
      I0 => out_fifo(2),
      I1 => phy_wrdata(6),
      I2 => out_fifo_0,
      I3 => out_fifo_1(16),
      I4 => out_fifo_2,
      O => D4(0)
    );
out_fifo_i_22: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACACFF00"
    )
        port map (
      I0 => out_fifo(27),
      I1 => phy_wrdata(31),
      I2 => out_fifo_3,
      I3 => out_fifo_1(23),
      I4 => out_fifo_2,
      O => D5(3)
    );
out_fifo_i_23: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACACFF00"
    )
        port map (
      I0 => out_fifo(19),
      I1 => phy_wrdata(23),
      I2 => out_fifo_3,
      I3 => out_fifo_1(22),
      I4 => out_fifo_2,
      O => D5(2)
    );
out_fifo_i_24: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACACFF00"
    )
        port map (
      I0 => out_fifo(11),
      I1 => phy_wrdata(11),
      I2 => out_fifo_0,
      I3 => out_fifo_1(21),
      I4 => out_fifo_2,
      O => D5(1)
    );
out_fifo_i_25: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACACFF00"
    )
        port map (
      I0 => out_fifo(3),
      I1 => phy_wrdata(21),
      I2 => out_fifo_0,
      I3 => out_fifo_1(20),
      I4 => out_fifo_2,
      O => D5(0)
    );
out_fifo_i_26: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACACFF00"
    )
        port map (
      I0 => out_fifo(28),
      I1 => phy_wrdata(28),
      I2 => out_fifo_3,
      I3 => out_fifo_1(27),
      I4 => out_fifo_2,
      O => D6(3)
    );
out_fifo_i_27: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACACFF00"
    )
        port map (
      I0 => out_fifo(20),
      I1 => phy_wrdata(20),
      I2 => out_fifo_3,
      I3 => out_fifo_1(26),
      I4 => out_fifo_2,
      O => D6(2)
    );
out_fifo_i_28: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACACFF00"
    )
        port map (
      I0 => out_fifo(12),
      I1 => phy_wrdata(12),
      I2 => out_fifo_3,
      I3 => out_fifo_1(25),
      I4 => out_fifo_2,
      O => D6(1)
    );
out_fifo_i_29: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACACFF00"
    )
        port map (
      I0 => out_fifo(4),
      I1 => phy_wrdata(4),
      I2 => out_fifo_3,
      I3 => out_fifo_1(24),
      I4 => out_fifo_2,
      O => D6(0)
    );
out_fifo_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACACFF00"
    )
        port map (
      I0 => out_fifo(22),
      I1 => phy_wrdata(22),
      I2 => out_fifo_0,
      I3 => out_fifo_1(2),
      I4 => out_fifo_2,
      O => D0(2)
    );
out_fifo_i_30: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACACFF00"
    )
        port map (
      I0 => out_fifo(31),
      I1 => phy_wrdata(31),
      I2 => out_fifo_3,
      I3 => out_fifo_1(31),
      I4 => out_fifo_2,
      O => D7(3)
    );
out_fifo_i_31: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACACFF00"
    )
        port map (
      I0 => out_fifo(23),
      I1 => phy_wrdata(23),
      I2 => out_fifo_3,
      I3 => out_fifo_1(30),
      I4 => out_fifo_2,
      O => D7(2)
    );
out_fifo_i_32: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACACFF00"
    )
        port map (
      I0 => out_fifo(15),
      I1 => phy_wrdata(11),
      I2 => out_fifo_3,
      I3 => out_fifo_1(29),
      I4 => out_fifo_2,
      O => D7(1)
    );
out_fifo_i_33: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACACFF00"
    )
        port map (
      I0 => out_fifo(7),
      I1 => phy_wrdata(21),
      I2 => out_fifo_3,
      I3 => out_fifo_1(28),
      I4 => out_fifo_2,
      O => D7(0)
    );
out_fifo_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACACFF00"
    )
        port map (
      I0 => out_fifo(14),
      I1 => phy_wrdata(14),
      I2 => out_fifo_0,
      I3 => out_fifo_1(1),
      I4 => out_fifo_2,
      O => D0(1)
    );
out_fifo_i_5: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACACFF00"
    )
        port map (
      I0 => out_fifo(6),
      I1 => phy_wrdata(6),
      I2 => out_fifo_0,
      I3 => out_fifo_1(0),
      I4 => out_fifo_2,
      O => D0(0)
    );
out_fifo_i_6: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACACFF00"
    )
        port map (
      I0 => out_fifo(24),
      I1 => phy_wrdata(28),
      I2 => out_fifo_0,
      I3 => out_fifo_1(7),
      I4 => out_fifo_2,
      O => D1(3)
    );
out_fifo_i_7: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACACFF00"
    )
        port map (
      I0 => out_fifo(16),
      I1 => phy_wrdata(20),
      I2 => out_fifo_0,
      I3 => out_fifo_1(6),
      I4 => out_fifo_2,
      O => D1(2)
    );
out_fifo_i_8: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACACFF00"
    )
        port map (
      I0 => out_fifo(8),
      I1 => phy_wrdata(12),
      I2 => out_fifo_0,
      I3 => out_fifo_1(5),
      I4 => out_fifo_2,
      O => D1(1)
    );
out_fifo_i_9: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACACFF00"
    )
        port map (
      I0 => out_fifo(0),
      I1 => phy_wrdata(4),
      I2 => out_fifo_0,
      I3 => out_fifo_1(4),
      I4 => out_fifo_2,
      O => D1(0)
    );
phy_control_i_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => ddr3_reset_n,
      I1 => \^calib_ctl_wren_reg_0\,
      O => mux_cmd_wren
    );
phy_control_i_i_10: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => phy_mc_ctl_full_r_reg_0(6),
      I1 => calib_cmd(1),
      I2 => phy_mc_ctl_full_r_reg,
      O => \^phyctlwd\(1)
    );
phy_control_i_i_11: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => mc_cmd(0),
      I1 => calib_cmd(0),
      I2 => phy_mc_ctl_full_r_reg,
      O => \^phyctlwd\(0)
    );
phy_control_i_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => phy_mc_ctl_full_r_reg_0(5),
      I1 => calib_data_offset_0(5),
      I2 => phy_mc_ctl_full_r_reg,
      O => \^phyctlwd\(8)
    );
phy_control_i_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => phy_mc_ctl_full_r_reg_0(4),
      I1 => calib_data_offset_0(4),
      I2 => phy_mc_ctl_full_r_reg,
      O => \^phyctlwd\(7)
    );
phy_control_i_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => phy_mc_ctl_full_r_reg_0(3),
      I1 => calib_data_offset_0(3),
      I2 => phy_mc_ctl_full_r_reg,
      O => \^phyctlwd\(6)
    );
phy_control_i_i_6: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => phy_mc_ctl_full_r_reg_0(2),
      I1 => calib_data_offset_0(2),
      I2 => phy_mc_ctl_full_r_reg,
      O => \^phyctlwd\(5)
    );
phy_control_i_i_7: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => phy_mc_ctl_full_r_reg_0(1),
      I1 => calib_data_offset_0(1),
      I2 => phy_mc_ctl_full_r_reg,
      O => \^phyctlwd\(4)
    );
phy_control_i_i_8: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => phy_mc_ctl_full_r_reg_0(0),
      I1 => calib_data_offset_0(0),
      I2 => phy_mc_ctl_full_r_reg,
      O => \^phyctlwd\(3)
    );
phy_control_i_i_9: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => mc_cas_n(0),
      I1 => calib_cmd(2),
      I2 => phy_mc_ctl_full_r_reg,
      O => \^phyctlwd\(2)
    );
phy_reset_n_reg: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => \init_state_r_reg[6]_0\,
      D => cnt_pwron_reset_done_r,
      Q => phy_reset_n
    );
pi_calib_done_r1_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => pi_calib_done_r,
      Q => \^pi_calib_done_r1_reg_0\,
      R => '0'
    );
pi_calib_done_r_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => pi_calib_rank_done_r,
      I1 => pi_calib_done_r,
      O => pi_calib_done_r_i_1_n_0
    );
pi_calib_done_r_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => pi_calib_done_r_i_1_n_0,
      Q => pi_calib_done_r,
      R => \init_state_r_reg[6]_0\
    );
pi_calib_rank_done_r_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pi_phase_locked_all_r3,
      I1 => pi_phase_locked_all_r4,
      O => init_next_state196_out
    );
pi_calib_rank_done_r_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => init_next_state196_out,
      Q => pi_calib_rank_done_r,
      R => \init_state_r1_reg[0]_0\
    );
pi_dqs_found_done_r1_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => ddr3_ila_basic(1),
      Q => \^pi_dqs_found_done_r1\,
      R => \init_state_r_reg[6]_0\
    );
pi_dqs_found_start_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000000AE"
    )
        port map (
      I0 => \^init_state_r_reg[5]_0\(3),
      I1 => pi_dqs_found_start_i_2_n_0,
      I2 => ddr3_ila_basic(1),
      I3 => wrlvl_byte_redo,
      I4 => \back_to_back_reads_2_1.num_reads_reg[2]_0\,
      O => pi_dqs_found_start_i_1_n_0
    );
pi_dqs_found_start_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000200000000"
    )
        port map (
      I0 => \init_state_r[6]_i_3_n_0\,
      I1 => \^init_state_r_reg[5]_0\(10),
      I2 => \^init_state_r_reg[5]_0\(11),
      I3 => \^init_state_r_reg[5]_0\(13),
      I4 => init_state_r(6),
      I5 => \^init_state_r_reg[5]_0\(12),
      O => pi_dqs_found_start_i_2_n_0
    );
pi_dqs_found_start_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => pi_dqs_found_start_i_1_n_0,
      Q => \^init_state_r_reg[5]_0\(3),
      R => '0'
    );
pi_phase_locked_all_r1_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => ddr3_ila_rdpath(0),
      Q => pi_phase_locked_all_r1,
      R => '0'
    );
pi_phase_locked_all_r2_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => pi_phase_locked_all_r1,
      Q => pi_phase_locked_all_r2,
      R => '0'
    );
pi_phase_locked_all_r3_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => pi_phase_locked_all_r2,
      Q => pi_phase_locked_all_r3,
      R => '0'
    );
pi_phase_locked_all_r4_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => pi_phase_locked_all_r3,
      Q => pi_phase_locked_all_r4,
      R => '0'
    );
pi_phaselock_start_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00100000"
    )
        port map (
      I0 => \init_state_r[4]_i_5_n_0\,
      I1 => \^init_state_r_reg[5]_0\(12),
      I2 => pi_phaselock_start_i_2_n_0,
      I3 => \^init_state_r_reg[5]_0\(8),
      I4 => \^init_state_r_reg[5]_0\(9),
      I5 => \^init_state_r_reg[5]_0\(1),
      O => pi_phaselock_start_i_1_n_0
    );
pi_phaselock_start_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^init_state_r_reg[5]_0\(10),
      I1 => \^init_state_r_reg[5]_0\(11),
      O => pi_phaselock_start_i_2_n_0
    );
pi_phaselock_start_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => pi_phaselock_start_i_1_n_0,
      Q => \^init_state_r_reg[5]_0\(1),
      R => init_complete_r_reg_0
    );
\pi_phaselock_timer[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000100000"
    )
        port map (
      I0 => \init_state_r[4]_i_5_n_0\,
      I1 => \^init_state_r_reg[5]_0\(12),
      I2 => pi_phaselock_start_i_2_n_0,
      I3 => \^init_state_r_reg[5]_0\(8),
      I4 => \^init_state_r_reg[5]_0\(9),
      I5 => \^init_state_r_reg[5]_0\(2),
      O => pi_phaselock_timer0
    );
\pi_phaselock_timer[0]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pi_phaselock_timer_reg(0),
      O => \pi_phaselock_timer[0]_i_3_n_0\
    );
\pi_phaselock_timer_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => pi_phaselock_timer0,
      D => \pi_phaselock_timer_reg[0]_i_2_n_7\,
      Q => pi_phaselock_timer_reg(0),
      R => rstdiv0_sync_r1
    );
\pi_phaselock_timer_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \pi_phaselock_timer_reg[0]_i_2_n_0\,
      CO(2) => \pi_phaselock_timer_reg[0]_i_2_n_1\,
      CO(1) => \pi_phaselock_timer_reg[0]_i_2_n_2\,
      CO(0) => \pi_phaselock_timer_reg[0]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \pi_phaselock_timer_reg[0]_i_2_n_4\,
      O(2) => \pi_phaselock_timer_reg[0]_i_2_n_5\,
      O(1) => \pi_phaselock_timer_reg[0]_i_2_n_6\,
      O(0) => \pi_phaselock_timer_reg[0]_i_2_n_7\,
      S(3 downto 1) => pi_phaselock_timer_reg(3 downto 1),
      S(0) => \pi_phaselock_timer[0]_i_3_n_0\
    );
\pi_phaselock_timer_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => pi_phaselock_timer0,
      D => \pi_phaselock_timer_reg[8]_i_1_n_5\,
      Q => pi_phaselock_timer_reg(10),
      R => rstdiv0_sync_r1
    );
\pi_phaselock_timer_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => pi_phaselock_timer0,
      D => \pi_phaselock_timer_reg[8]_i_1_n_4\,
      Q => pi_phaselock_timer_reg(11),
      R => rstdiv0_sync_r1
    );
\pi_phaselock_timer_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => pi_phaselock_timer0,
      D => \pi_phaselock_timer_reg[12]_i_1_n_7\,
      Q => pi_phaselock_timer_reg(12),
      R => rstdiv0_sync_r1
    );
\pi_phaselock_timer_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \pi_phaselock_timer_reg[8]_i_1_n_0\,
      CO(3 downto 1) => \NLW_pi_phaselock_timer_reg[12]_i_1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \pi_phaselock_timer_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 2) => \NLW_pi_phaselock_timer_reg[12]_i_1_O_UNCONNECTED\(3 downto 2),
      O(1) => \pi_phaselock_timer_reg[12]_i_1_n_6\,
      O(0) => \pi_phaselock_timer_reg[12]_i_1_n_7\,
      S(3 downto 2) => B"00",
      S(1 downto 0) => pi_phaselock_timer_reg(13 downto 12)
    );
\pi_phaselock_timer_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => pi_phaselock_timer0,
      D => \pi_phaselock_timer_reg[12]_i_1_n_6\,
      Q => pi_phaselock_timer_reg(13),
      R => rstdiv0_sync_r1
    );
\pi_phaselock_timer_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => pi_phaselock_timer0,
      D => \pi_phaselock_timer_reg[0]_i_2_n_6\,
      Q => pi_phaselock_timer_reg(1),
      R => rstdiv0_sync_r1
    );
\pi_phaselock_timer_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => pi_phaselock_timer0,
      D => \pi_phaselock_timer_reg[0]_i_2_n_5\,
      Q => pi_phaselock_timer_reg(2),
      R => rstdiv0_sync_r1
    );
\pi_phaselock_timer_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => pi_phaselock_timer0,
      D => \pi_phaselock_timer_reg[0]_i_2_n_4\,
      Q => pi_phaselock_timer_reg(3),
      R => rstdiv0_sync_r1
    );
\pi_phaselock_timer_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => pi_phaselock_timer0,
      D => \pi_phaselock_timer_reg[4]_i_1_n_7\,
      Q => pi_phaselock_timer_reg(4),
      R => rstdiv0_sync_r1
    );
\pi_phaselock_timer_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \pi_phaselock_timer_reg[0]_i_2_n_0\,
      CO(3) => \pi_phaselock_timer_reg[4]_i_1_n_0\,
      CO(2) => \pi_phaselock_timer_reg[4]_i_1_n_1\,
      CO(1) => \pi_phaselock_timer_reg[4]_i_1_n_2\,
      CO(0) => \pi_phaselock_timer_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \pi_phaselock_timer_reg[4]_i_1_n_4\,
      O(2) => \pi_phaselock_timer_reg[4]_i_1_n_5\,
      O(1) => \pi_phaselock_timer_reg[4]_i_1_n_6\,
      O(0) => \pi_phaselock_timer_reg[4]_i_1_n_7\,
      S(3 downto 0) => pi_phaselock_timer_reg(7 downto 4)
    );
\pi_phaselock_timer_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => pi_phaselock_timer0,
      D => \pi_phaselock_timer_reg[4]_i_1_n_6\,
      Q => pi_phaselock_timer_reg(5),
      R => rstdiv0_sync_r1
    );
\pi_phaselock_timer_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => pi_phaselock_timer0,
      D => \pi_phaselock_timer_reg[4]_i_1_n_5\,
      Q => pi_phaselock_timer_reg(6),
      R => rstdiv0_sync_r1
    );
\pi_phaselock_timer_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => pi_phaselock_timer0,
      D => \pi_phaselock_timer_reg[4]_i_1_n_4\,
      Q => pi_phaselock_timer_reg(7),
      R => rstdiv0_sync_r1
    );
\pi_phaselock_timer_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => pi_phaselock_timer0,
      D => \pi_phaselock_timer_reg[8]_i_1_n_7\,
      Q => pi_phaselock_timer_reg(8),
      R => rstdiv0_sync_r1
    );
\pi_phaselock_timer_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \pi_phaselock_timer_reg[4]_i_1_n_0\,
      CO(3) => \pi_phaselock_timer_reg[8]_i_1_n_0\,
      CO(2) => \pi_phaselock_timer_reg[8]_i_1_n_1\,
      CO(1) => \pi_phaselock_timer_reg[8]_i_1_n_2\,
      CO(0) => \pi_phaselock_timer_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \pi_phaselock_timer_reg[8]_i_1_n_4\,
      O(2) => \pi_phaselock_timer_reg[8]_i_1_n_5\,
      O(1) => \pi_phaselock_timer_reg[8]_i_1_n_6\,
      O(0) => \pi_phaselock_timer_reg[8]_i_1_n_7\,
      S(3 downto 0) => pi_phaselock_timer_reg(11 downto 8)
    );
\pi_phaselock_timer_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => pi_phaselock_timer0,
      D => \pi_phaselock_timer_reg[8]_i_1_n_6\,
      Q => pi_phaselock_timer_reg(9),
      R => rstdiv0_sync_r1
    );
prbs_rdlvl_done_pulse_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => prbs_rdlvl_done_pulse0,
      Q => \^prbs_rdlvl_done_pulse_reg_0\,
      R => '0'
    );
\prech_done_dly_r_reg[15]_srl16\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '1',
      A3 => '1',
      CE => '1',
      CLK => CLK,
      D => prech_done_pre,
      Q => \prech_done_dly_r_reg[15]_srl16_n_0\
    );
\prech_done_dly_r_reg[15]_srl16_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => prech_pending_r_i_2_n_0,
      I1 => \^prech_req_posedge_r_reg_0\,
      O => prech_done_pre
    );
prech_done_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \prech_done_dly_r_reg[15]_srl16_n_0\,
      Q => \^prech_done\,
      R => '0'
    );
prech_pending_r_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \^prech_req_posedge_r_reg_0\,
      I1 => prech_pending_r_i_2_n_0,
      I2 => prech_pending_r,
      O => prech_pending_r_i_1_n_0
    );
prech_pending_r_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAA8A8A8AAAAAAAA"
    )
        port map (
      I0 => prech_pending_r,
      I1 => prech_pending_r_i_3_n_0,
      I2 => prech_pending_r_i_4_n_0,
      I3 => prech_pending_r_i_5_n_0,
      I4 => \^rdlvl_stg1_done_r1\,
      I5 => prech_pending_r_i_6_n_0,
      O => prech_pending_r_i_2_n_0
    );
prech_pending_r_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFAEABAAAA"
    )
        port map (
      I0 => \calib_cmd[1]_i_5_n_0\,
      I1 => \^init_state_r_reg[5]_0\(13),
      I2 => init_state_r(6),
      I3 => \^init_state_r_reg[5]_0\(12),
      I4 => \stg1_wr_rd_cnt[4]_i_4_n_0\,
      I5 => \num_refresh[3]_i_6_n_0\,
      O => prech_pending_r_i_3_n_0
    );
prech_pending_r_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888FFF88888"
    )
        port map (
      I0 => prech_pending_r_i_7_n_0,
      I1 => complex_oclkdelay_calib_start_r1,
      I2 => dqs_found_prech_req,
      I3 => prech_pending_r_i_8_n_0,
      I4 => \init_state_r[6]_i_3_n_0\,
      I5 => \init_state_r[3]_i_6_n_0\,
      O => prech_pending_r_i_4_n_0
    );
prech_pending_r_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000100000000000"
    )
        port map (
      I0 => \^init_state_r_reg[5]_0\(9),
      I1 => \^init_state_r_reg[5]_0\(8),
      I2 => pi_phaselock_start_i_2_n_0,
      I3 => \^init_state_r_reg[5]_0\(13),
      I4 => init_state_r(6),
      I5 => \^init_state_r_reg[5]_0\(12),
      O => prech_pending_r_i_5_n_0
    );
prech_pending_r_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55555155FFFFFFFF"
    )
        port map (
      I0 => prech_pending_r_i_9_n_0,
      I1 => rdlvl_last_byte_done_r,
      I2 => \init_state_r[3]_i_6_n_0\,
      I3 => \^init_state_r_reg[5]_0\(8),
      I4 => \^init_state_r_reg[5]_0\(9),
      I5 => cnt_cmd_done_r,
      O => prech_pending_r_i_6_n_0
    );
prech_pending_r_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000080000000000"
    )
        port map (
      I0 => prech_req_posedge_r_i_2_n_0,
      I1 => \^init_state_r_reg[5]_0\(13),
      I2 => init_state_r(6),
      I3 => \^init_state_r_reg[5]_0\(12),
      I4 => \^init_state_r_reg[5]_0\(10),
      I5 => \^init_state_r_reg[5]_0\(11),
      O => prech_pending_r_i_7_n_0
    );
prech_pending_r_i_8: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => cnt_cmd_done_r,
      I1 => \^rdlvl_stg1_done_r1\,
      O => prech_pending_r_i_8_n_0
    );
prech_pending_r_i_9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000800000001"
    )
        port map (
      I0 => \^init_state_r_reg[5]_0\(11),
      I1 => \^init_state_r_reg[5]_0\(10),
      I2 => \init_state_r[4]_i_5_n_0\,
      I3 => \^init_state_r_reg[5]_0\(12),
      I4 => \^init_state_r_reg[5]_0\(8),
      I5 => \^init_state_r_reg[5]_0\(9),
      O => prech_pending_r_i_9_n_0
    );
prech_pending_r_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => prech_pending_r_i_1_n_0,
      Q => prech_pending_r,
      R => \init_state_r_reg[6]_0\
    );
prech_req_posedge_r_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5454545455545454"
    )
        port map (
      I0 => prech_req_r,
      I1 => rdlvl_prech_req,
      I2 => wrcal_prech_req,
      I3 => dqs_found_prech_req,
      I4 => prech_req_posedge_r_i_2_n_0,
      I5 => rdlvl_stg1_start_i_2_n_0,
      O => prech_req_posedge_r0
    );
prech_req_posedge_r_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^init_state_r_reg[5]_0\(9),
      I1 => \^init_state_r_reg[5]_0\(8),
      O => prech_req_posedge_r_i_2_n_0
    );
prech_req_posedge_r_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => prech_req_posedge_r0,
      Q => \^prech_req_posedge_r_reg_0\,
      R => \init_state_r1_reg[0]_0\
    );
prech_req_r_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEEEEEEEEEFEEE"
    )
        port map (
      I0 => rdlvl_prech_req,
      I1 => wrcal_prech_req,
      I2 => dqs_found_prech_req,
      I3 => \^init_state_r_reg[5]_0\(9),
      I4 => \^init_state_r_reg[5]_0\(8),
      I5 => rdlvl_stg1_start_i_2_n_0,
      O => prech_req
    );
prech_req_r_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => prech_req,
      Q => prech_req_r,
      R => \init_state_r1_reg[0]_0\
    );
pwron_ce_r_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => cnt_pwron_ce_r_reg(9),
      I1 => cnt_pwron_ce_r_reg(7),
      I2 => pwron_ce_r_i_2_n_0,
      I3 => cnt_pwron_ce_r_reg(6),
      I4 => cnt_pwron_ce_r_reg(8),
      O => pwron_ce_r_i_1_n_0
    );
pwron_ce_r_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => cnt_pwron_ce_r_reg(5),
      I1 => cnt_pwron_ce_r_reg(3),
      I2 => cnt_pwron_ce_r_reg(1),
      I3 => cnt_pwron_ce_r_reg(0),
      I4 => cnt_pwron_ce_r_reg(2),
      I5 => cnt_pwron_ce_r_reg(4),
      O => pwron_ce_r_i_2_n_0
    );
pwron_ce_r_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => pwron_ce_r_i_1_n_0,
      Q => pwron_ce_r,
      R => \init_state_r1_reg[0]_0\
    );
rdlvl_last_byte_done_r_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rdlvl_last_byte_done,
      Q => rdlvl_last_byte_done_r,
      R => '0'
    );
\rdlvl_start_dly0_r_reg[13]_srl14\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '1',
      CE => '1',
      CLK => CLK,
      D => rdlvl_start_pre,
      Q => \rdlvl_start_dly0_r_reg[13]_srl14_n_0\
    );
\rdlvl_start_dly0_r_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \rdlvl_start_dly0_r_reg[13]_srl14_n_0\,
      Q => rdlvl_start_dly0_r(14),
      R => '0'
    );
rdlvl_start_pre_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00080000"
    )
        port map (
      I0 => ddr3_ila_basic(1),
      I1 => \cnt_dllk_zqinit_r[7]_i_3_n_0\,
      I2 => \cnt_init_mr_r[0]_i_3_n_0\,
      I3 => ddr3_lm_done_r_i_3_n_0,
      I4 => \^init_state_r_reg[5]_0\(12),
      I5 => rdlvl_start_pre,
      O => rdlvl_start_pre_i_1_n_0
    );
rdlvl_start_pre_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rdlvl_start_pre_i_1_n_0,
      Q => rdlvl_start_pre,
      R => \init_state_r_reg[6]_0\
    );
rdlvl_stg1_done_r1_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => ddr3_ila_basic(2),
      Q => \^rdlvl_stg1_done_r1\,
      R => '0'
    );
rdlvl_stg1_start_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFF00020000"
    )
        port map (
      I0 => rdlvl_start_dly0_r(14),
      I1 => rdlvl_stg1_start_i_2_n_0,
      I2 => \^init_state_r_reg[5]_0\(8),
      I3 => \^init_state_r_reg[5]_0\(9),
      I4 => ddr3_ila_basic(1),
      I5 => \^init_state_r_reg[5]_0\(4),
      O => rdlvl_stg1_start_i_1_n_0
    );
rdlvl_stg1_start_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFD"
    )
        port map (
      I0 => \^init_state_r_reg[5]_0\(12),
      I1 => init_state_r(6),
      I2 => \^init_state_r_reg[5]_0\(13),
      I3 => \^init_state_r_reg[5]_0\(11),
      I4 => \^init_state_r_reg[5]_0\(10),
      O => rdlvl_stg1_start_i_2_n_0
    );
rdlvl_stg1_start_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rdlvl_stg1_start_i_1_n_0,
      Q => \^init_state_r_reg[5]_0\(4),
      R => init_complete_r_reg_0
    );
read_calib_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0054"
    )
        port map (
      I0 => \num_refresh_reg[3]_0\,
      I1 => read_calib_i_2_n_0,
      I2 => \^phy_read_calib\,
      I3 => \^pi_calib_done_r1_reg_0\,
      O => read_calib_i_1_n_0
    );
read_calib_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \^init_state_r_reg[5]_0\(9),
      I1 => \^init_state_r_reg[5]_0\(8),
      I2 => pi_phaselock_start_i_2_n_0,
      I3 => \^init_state_r_reg[5]_0\(12),
      I4 => \^init_state_r_reg[5]_0\(13),
      I5 => init_state_r(6),
      O => read_calib_i_2_n_0
    );
read_calib_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => read_calib_i_1_n_0,
      Q => \^phy_read_calib\,
      R => '0'
    );
\reg_ctrl_cnt_r[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => reg_ctrl_cnt_r_reg(0),
      O => \p_0_in__2\(0)
    );
\reg_ctrl_cnt_r[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => reg_ctrl_cnt_r_reg(1),
      I1 => reg_ctrl_cnt_r_reg(0),
      O => \p_0_in__2\(1)
    );
\reg_ctrl_cnt_r[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => reg_ctrl_cnt_r_reg(2),
      I1 => reg_ctrl_cnt_r_reg(0),
      I2 => reg_ctrl_cnt_r_reg(1),
      O => \p_0_in__2\(2)
    );
\reg_ctrl_cnt_r[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \^init_state_r_reg[5]_0\(12),
      I1 => \^init_state_r_reg[5]_0\(13),
      I2 => init_state_r(6),
      I3 => \cnt_init_mr_r[0]_i_3_n_0\,
      I4 => \^init_state_r_reg[5]_0\(9),
      I5 => \^init_state_r_reg[5]_0\(8),
      O => \reg_ctrl_cnt_r[3]_i_1_n_0\
    );
\reg_ctrl_cnt_r[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000020000000000"
    )
        port map (
      I0 => \^init_state_r_reg[5]_0\(9),
      I1 => \^init_state_r_reg[5]_0\(13),
      I2 => init_state_r(6),
      I3 => \^init_state_r_reg[5]_0\(12),
      I4 => mpr_rdlvl_start_i_3_n_0,
      I5 => \^init_state_r_reg[5]_0\(8),
      O => reg_ctrl_cnt_r
    );
\reg_ctrl_cnt_r[3]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => reg_ctrl_cnt_r_reg(3),
      I1 => reg_ctrl_cnt_r_reg(2),
      I2 => reg_ctrl_cnt_r_reg(1),
      I3 => reg_ctrl_cnt_r_reg(0),
      O => \p_0_in__2\(3)
    );
\reg_ctrl_cnt_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => reg_ctrl_cnt_r,
      D => \p_0_in__2\(0),
      Q => reg_ctrl_cnt_r_reg(0),
      R => \reg_ctrl_cnt_r[3]_i_1_n_0\
    );
\reg_ctrl_cnt_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => reg_ctrl_cnt_r,
      D => \p_0_in__2\(1),
      Q => reg_ctrl_cnt_r_reg(1),
      R => \reg_ctrl_cnt_r[3]_i_1_n_0\
    );
\reg_ctrl_cnt_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => reg_ctrl_cnt_r,
      D => \p_0_in__2\(2),
      Q => reg_ctrl_cnt_r_reg(2),
      R => \reg_ctrl_cnt_r[3]_i_1_n_0\
    );
\reg_ctrl_cnt_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => reg_ctrl_cnt_r,
      D => \p_0_in__2\(3),
      Q => reg_ctrl_cnt_r_reg(3),
      R => \reg_ctrl_cnt_r[3]_i_1_n_0\
    );
reset_if_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00005510"
    )
        port map (
      I0 => \num_refresh_reg[3]_0\,
      I1 => \^rdlvl_stg1_done_r1\,
      I2 => ddr3_ila_basic(2),
      I3 => reset_if,
      I4 => reset_if_r9,
      O => \rstdiv0_sync_r1_reg_rep__16\
    );
reset_rd_addr_r1_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => complex_ocal_reset_rd_addr_reg_n_0,
      Q => reset_rd_addr_r1,
      R => '0'
    );
\row_cnt_victim_rotate.complex_row_cnt[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0455"
    )
        port map (
      I0 => \row_cnt_victim_rotate.complex_row_cnt_reg_n_0_[0]\,
      I1 => \row_cnt_victim_rotate.complex_row_cnt[4]_i_5_n_0\,
      I2 => \^one_rank.stg1_wr_done_reg_0\,
      I3 => complex_sample_cnt_inc_r2,
      O => \row_cnt_victim_rotate.complex_row_cnt[0]_i_1_n_0\
    );
\row_cnt_victim_rotate.complex_row_cnt[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00606666"
    )
        port map (
      I0 => \row_cnt_victim_rotate.complex_row_cnt_reg_n_0_[0]\,
      I1 => \row_cnt_victim_rotate.complex_row_cnt_reg_n_0_[1]\,
      I2 => \row_cnt_victim_rotate.complex_row_cnt[4]_i_5_n_0\,
      I3 => \^one_rank.stg1_wr_done_reg_0\,
      I4 => complex_sample_cnt_inc_r2,
      O => \row_cnt_victim_rotate.complex_row_cnt[1]_i_1_n_0\
    );
\row_cnt_victim_rotate.complex_row_cnt[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000780078787878"
    )
        port map (
      I0 => \row_cnt_victim_rotate.complex_row_cnt_reg_n_0_[1]\,
      I1 => \row_cnt_victim_rotate.complex_row_cnt_reg_n_0_[0]\,
      I2 => \row_cnt_victim_rotate.complex_row_cnt_reg_n_0_[2]\,
      I3 => \row_cnt_victim_rotate.complex_row_cnt[4]_i_5_n_0\,
      I4 => \^one_rank.stg1_wr_done_reg_0\,
      I5 => complex_sample_cnt_inc_r2,
      O => \row_cnt_victim_rotate.complex_row_cnt[2]_i_1_n_0\
    );
\row_cnt_victim_rotate.complex_row_cnt[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00007F80"
    )
        port map (
      I0 => \row_cnt_victim_rotate.complex_row_cnt_reg_n_0_[2]\,
      I1 => \row_cnt_victim_rotate.complex_row_cnt_reg_n_0_[0]\,
      I2 => \row_cnt_victim_rotate.complex_row_cnt_reg_n_0_[1]\,
      I3 => \row_cnt_victim_rotate.complex_row_cnt_reg_n_0_[3]\,
      I4 => \row_cnt_victim_rotate.complex_row_cnt[3]_i_2_n_0\,
      O => \row_cnt_victim_rotate.complex_row_cnt[3]_i_1_n_0\
    );
\row_cnt_victim_rotate.complex_row_cnt[3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => complex_sample_cnt_inc_r2,
      I1 => \^one_rank.stg1_wr_done_reg_0\,
      I2 => \row_cnt_victim_rotate.complex_row_cnt[4]_i_5_n_0\,
      O => \row_cnt_victim_rotate.complex_row_cnt[3]_i_2_n_0\
    );
\row_cnt_victim_rotate.complex_row_cnt[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAEEEFAAAA"
    )
        port map (
      I0 => \row_cnt_victim_rotate.complex_row_cnt[4]_i_4_n_0\,
      I1 => reset_rd_addr_r1,
      I2 => \row_cnt_victim_rotate.complex_row_cnt[4]_i_5_n_0\,
      I3 => complex_sample_cnt_inc_r2,
      I4 => \^one_rank.stg1_wr_done_reg_0\,
      I5 => \row_cnt_victim_rotate.complex_row_cnt[4]_i_6_n_0\,
      O => \row_cnt_victim_rotate.complex_row_cnt[4]_i_1_n_0\
    );
\row_cnt_victim_rotate.complex_row_cnt[4]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0E"
    )
        port map (
      I0 => \row_cnt_victim_rotate.complex_row_cnt[4]_i_5_n_0\,
      I1 => \^one_rank.stg1_wr_done_reg_0\,
      I2 => \row_cnt_victim_rotate.complex_row_cnt[4]_i_6_n_0\,
      O => complex_row_cnt
    );
\row_cnt_victim_rotate.complex_row_cnt[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1555555540000000"
    )
        port map (
      I0 => complex_sample_cnt_inc_r2,
      I1 => \row_cnt_victim_rotate.complex_row_cnt_reg_n_0_[3]\,
      I2 => \row_cnt_victim_rotate.complex_row_cnt_reg_n_0_[1]\,
      I3 => \row_cnt_victim_rotate.complex_row_cnt_reg_n_0_[0]\,
      I4 => \row_cnt_victim_rotate.complex_row_cnt_reg_n_0_[2]\,
      I5 => \row_cnt_victim_rotate.complex_row_cnt_reg_n_0_[4]\,
      O => \row_cnt_victim_rotate.complex_row_cnt[4]_i_3_n_0\
    );
\row_cnt_victim_rotate.complex_row_cnt[4]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFF40FFFF"
    )
        port map (
      I0 => \row_cnt_victim_rotate.complex_row_cnt[4]_i_7_n_0\,
      I1 => wr_victim_inc,
      I2 => \row_cnt_victim_rotate.complex_row_cnt[5]_i_2_n_0\,
      I3 => ddr3_ila_basic(2),
      I4 => \^rdlvl_stg1_done_r1\,
      I5 => \num_refresh_reg[3]_0\,
      O => \row_cnt_victim_rotate.complex_row_cnt[4]_i_4_n_0\
    );
\row_cnt_victim_rotate.complex_row_cnt[4]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \row_cnt_victim_rotate.complex_row_cnt[5]_i_2_n_0\,
      I1 => \row_cnt_victim_rotate.complex_row_cnt_reg_n_0_[6]\,
      I2 => \row_cnt_victim_rotate.complex_row_cnt_reg_n_0_[5]\,
      I3 => \row_cnt_victim_rotate.complex_row_cnt_reg_n_0_[4]\,
      I4 => \row_cnt_victim_rotate.complex_row_cnt_reg_n_0_[7]\,
      O => \row_cnt_victim_rotate.complex_row_cnt[4]_i_5_n_0\
    );
\row_cnt_victim_rotate.complex_row_cnt[4]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0101010101000101"
    )
        port map (
      I0 => complex_sample_cnt_inc_r2,
      I1 => wr_victim_inc,
      I2 => reset_rd_addr_r1,
      I3 => \row_cnt_victim_rotate.complex_row_cnt[4]_i_8_n_0\,
      I4 => \cnt_dllk_zqinit_r[7]_i_3_n_0\,
      I5 => \complex_row_cnt_ocal[3]_i_6_n_0\,
      O => \row_cnt_victim_rotate.complex_row_cnt[4]_i_6_n_0\
    );
\row_cnt_victim_rotate.complex_row_cnt[4]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \row_cnt_victim_rotate.complex_row_cnt_reg_n_0_[7]\,
      I1 => \row_cnt_victim_rotate.complex_row_cnt_reg_n_0_[4]\,
      I2 => \row_cnt_victim_rotate.complex_row_cnt_reg_n_0_[5]\,
      I3 => \row_cnt_victim_rotate.complex_row_cnt_reg_n_0_[6]\,
      O => \row_cnt_victim_rotate.complex_row_cnt[4]_i_7_n_0\
    );
\row_cnt_victim_rotate.complex_row_cnt[4]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFBFFFFFF"
    )
        port map (
      I0 => \stg1_wr_rd_cnt_reg_n_0_[3]\,
      I1 => \stg1_wr_rd_cnt_reg_n_0_[1]\,
      I2 => \stg1_wr_rd_cnt_reg_n_0_[0]\,
      I3 => \stg1_wr_rd_cnt_reg_n_0_[4]\,
      I4 => \stg1_wr_rd_cnt_reg_n_0_[2]\,
      I5 => \complex_row_cnt_ocal[3]_i_8_n_0\,
      O => \row_cnt_victim_rotate.complex_row_cnt[4]_i_8_n_0\
    );
\row_cnt_victim_rotate.complex_row_cnt[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000022226AAA"
    )
        port map (
      I0 => \row_cnt_victim_rotate.complex_row_cnt_reg_n_0_[5]\,
      I1 => complex_row_cnt,
      I2 => \row_cnt_victim_rotate.complex_row_cnt_reg_n_0_[4]\,
      I3 => \row_cnt_victim_rotate.complex_row_cnt[5]_i_2_n_0\,
      I4 => complex_sample_cnt_inc_r2,
      I5 => \row_cnt_victim_rotate.complex_row_cnt[7]_i_3_n_0\,
      O => \row_cnt_victim_rotate.complex_row_cnt[5]_i_1_n_0\
    );
\row_cnt_victim_rotate.complex_row_cnt[5]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \row_cnt_victim_rotate.complex_row_cnt_reg_n_0_[3]\,
      I1 => \row_cnt_victim_rotate.complex_row_cnt_reg_n_0_[1]\,
      I2 => \row_cnt_victim_rotate.complex_row_cnt_reg_n_0_[0]\,
      I3 => \row_cnt_victim_rotate.complex_row_cnt_reg_n_0_[2]\,
      O => \row_cnt_victim_rotate.complex_row_cnt[5]_i_2_n_0\
    );
\row_cnt_victim_rotate.complex_row_cnt[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000262A"
    )
        port map (
      I0 => \row_cnt_victim_rotate.complex_row_cnt_reg_n_0_[6]\,
      I1 => complex_row_cnt,
      I2 => complex_sample_cnt_inc_r2,
      I3 => \row_cnt_victim_rotate.complex_row_cnt[7]_i_2_n_0\,
      I4 => \row_cnt_victim_rotate.complex_row_cnt[7]_i_3_n_0\,
      O => \row_cnt_victim_rotate.complex_row_cnt[6]_i_1_n_0\
    );
\row_cnt_victim_rotate.complex_row_cnt[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000022226AAA"
    )
        port map (
      I0 => \row_cnt_victim_rotate.complex_row_cnt_reg_n_0_[7]\,
      I1 => complex_row_cnt,
      I2 => \row_cnt_victim_rotate.complex_row_cnt[7]_i_2_n_0\,
      I3 => \row_cnt_victim_rotate.complex_row_cnt_reg_n_0_[6]\,
      I4 => complex_sample_cnt_inc_r2,
      I5 => \row_cnt_victim_rotate.complex_row_cnt[7]_i_3_n_0\,
      O => \row_cnt_victim_rotate.complex_row_cnt[7]_i_1_n_0\
    );
\row_cnt_victim_rotate.complex_row_cnt[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \row_cnt_victim_rotate.complex_row_cnt_reg_n_0_[4]\,
      I1 => \row_cnt_victim_rotate.complex_row_cnt_reg_n_0_[3]\,
      I2 => \row_cnt_victim_rotate.complex_row_cnt_reg_n_0_[1]\,
      I3 => \row_cnt_victim_rotate.complex_row_cnt_reg_n_0_[0]\,
      I4 => \row_cnt_victim_rotate.complex_row_cnt_reg_n_0_[2]\,
      I5 => \row_cnt_victim_rotate.complex_row_cnt_reg_n_0_[5]\,
      O => \row_cnt_victim_rotate.complex_row_cnt[7]_i_2_n_0\
    );
\row_cnt_victim_rotate.complex_row_cnt[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0000FD00"
    )
        port map (
      I0 => \row_cnt_victim_rotate.complex_row_cnt[4]_i_5_n_0\,
      I1 => reset_rd_addr_r1,
      I2 => complex_sample_cnt_inc_r2,
      I3 => \^one_rank.stg1_wr_done_reg_0\,
      I4 => \row_cnt_victim_rotate.complex_row_cnt[4]_i_6_n_0\,
      I5 => \row_cnt_victim_rotate.complex_row_cnt[4]_i_4_n_0\,
      O => \row_cnt_victim_rotate.complex_row_cnt[7]_i_3_n_0\
    );
\row_cnt_victim_rotate.complex_row_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => complex_row_cnt,
      D => \row_cnt_victim_rotate.complex_row_cnt[0]_i_1_n_0\,
      Q => \row_cnt_victim_rotate.complex_row_cnt_reg_n_0_[0]\,
      R => \row_cnt_victim_rotate.complex_row_cnt[4]_i_1_n_0\
    );
\row_cnt_victim_rotate.complex_row_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => complex_row_cnt,
      D => \row_cnt_victim_rotate.complex_row_cnt[1]_i_1_n_0\,
      Q => \row_cnt_victim_rotate.complex_row_cnt_reg_n_0_[1]\,
      R => \row_cnt_victim_rotate.complex_row_cnt[4]_i_1_n_0\
    );
\row_cnt_victim_rotate.complex_row_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => complex_row_cnt,
      D => \row_cnt_victim_rotate.complex_row_cnt[2]_i_1_n_0\,
      Q => \row_cnt_victim_rotate.complex_row_cnt_reg_n_0_[2]\,
      R => \row_cnt_victim_rotate.complex_row_cnt[4]_i_1_n_0\
    );
\row_cnt_victim_rotate.complex_row_cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => complex_row_cnt,
      D => \row_cnt_victim_rotate.complex_row_cnt[3]_i_1_n_0\,
      Q => \row_cnt_victim_rotate.complex_row_cnt_reg_n_0_[3]\,
      R => \row_cnt_victim_rotate.complex_row_cnt[4]_i_1_n_0\
    );
\row_cnt_victim_rotate.complex_row_cnt_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => complex_row_cnt,
      D => \row_cnt_victim_rotate.complex_row_cnt[4]_i_3_n_0\,
      Q => \row_cnt_victim_rotate.complex_row_cnt_reg_n_0_[4]\,
      R => \row_cnt_victim_rotate.complex_row_cnt[4]_i_1_n_0\
    );
\row_cnt_victim_rotate.complex_row_cnt_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \row_cnt_victim_rotate.complex_row_cnt[5]_i_1_n_0\,
      Q => \row_cnt_victim_rotate.complex_row_cnt_reg_n_0_[5]\,
      R => '0'
    );
\row_cnt_victim_rotate.complex_row_cnt_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \row_cnt_victim_rotate.complex_row_cnt[6]_i_1_n_0\,
      Q => \row_cnt_victim_rotate.complex_row_cnt_reg_n_0_[6]\,
      R => '0'
    );
\row_cnt_victim_rotate.complex_row_cnt_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \row_cnt_victim_rotate.complex_row_cnt[7]_i_1_n_0\,
      Q => \row_cnt_victim_rotate.complex_row_cnt_reg_n_0_[7]\,
      R => '0'
    );
\stg1_wr_rd_cnt[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \stg1_wr_rd_cnt[6]_i_2_n_0\,
      I1 => \stg1_wr_rd_cnt_reg_n_0_[0]\,
      I2 => \stg1_wr_rd_cnt[8]_i_3_n_0\,
      O => \stg1_wr_rd_cnt[0]_i_1_n_0\
    );
\stg1_wr_rd_cnt[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"82AA"
    )
        port map (
      I0 => \stg1_wr_rd_cnt[4]_i_2_n_0\,
      I1 => \stg1_wr_rd_cnt_reg_n_0_[1]\,
      I2 => \stg1_wr_rd_cnt_reg_n_0_[0]\,
      I3 => \stg1_wr_rd_cnt[4]_i_3_n_0\,
      O => \stg1_wr_rd_cnt[1]_i_1_n_0\
    );
\stg1_wr_rd_cnt[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E1FF"
    )
        port map (
      I0 => \stg1_wr_rd_cnt_reg_n_0_[1]\,
      I1 => \stg1_wr_rd_cnt_reg_n_0_[0]\,
      I2 => \stg1_wr_rd_cnt_reg_n_0_[2]\,
      I3 => \stg1_wr_rd_cnt[8]_i_3_n_0\,
      O => \stg1_wr_rd_cnt[2]_i_1_n_0\
    );
\stg1_wr_rd_cnt[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00A8AAA8AAA800A8"
    )
        port map (
      I0 => \stg1_wr_rd_cnt[4]_i_2_n_0\,
      I1 => \stg1_wr_rd_cnt[3]_i_2_n_0\,
      I2 => ddr3_ila_basic(2),
      I3 => \stg1_wr_rd_cnt[4]_i_3_n_0\,
      I4 => \stg1_wr_rd_cnt[5]_i_2_n_0\,
      I5 => \stg1_wr_rd_cnt_reg_n_0_[3]\,
      O => \stg1_wr_rd_cnt[3]_i_1_n_0\
    );
\stg1_wr_rd_cnt[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFD0FF"
    )
        port map (
      I0 => complex_row0_rd_done,
      I1 => complex_row1_rd_done,
      I2 => complex_row1_wr_done,
      I3 => complex_row0_wr_done,
      I4 => wr_victim_inc,
      O => \stg1_wr_rd_cnt[3]_i_2_n_0\
    );
\stg1_wr_rd_cnt[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8288AAAA"
    )
        port map (
      I0 => \stg1_wr_rd_cnt[4]_i_2_n_0\,
      I1 => \stg1_wr_rd_cnt_reg_n_0_[4]\,
      I2 => \stg1_wr_rd_cnt_reg_n_0_[3]\,
      I3 => \stg1_wr_rd_cnt[5]_i_2_n_0\,
      I4 => \stg1_wr_rd_cnt[4]_i_3_n_0\,
      O => \stg1_wr_rd_cnt[4]_i_1_n_0\
    );
\stg1_wr_rd_cnt[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555555555545"
    )
        port map (
      I0 => \num_refresh_reg[3]_0\,
      I1 => ddr3_ila_basic(2),
      I2 => \stg1_wr_rd_cnt[4]_i_4_n_0\,
      I3 => init_state_r(6),
      I4 => \^init_state_r_reg[5]_0\(13),
      I5 => \^init_state_r_reg[5]_0\(12),
      O => \stg1_wr_rd_cnt[4]_i_2_n_0\
    );
\stg1_wr_rd_cnt[4]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00A8"
    )
        port map (
      I0 => complex_sample_cnt_inc_i_2_n_0,
      I1 => \^init_state_r_reg[5]_0\(8),
      I2 => \stg1_wr_rd_cnt[4]_i_5_n_0\,
      I3 => rdlvl_last_byte_done,
      O => \stg1_wr_rd_cnt[4]_i_3_n_0\
    );
\stg1_wr_rd_cnt[4]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \^init_state_r_reg[5]_0\(9),
      I1 => \^init_state_r_reg[5]_0\(8),
      I2 => \^init_state_r_reg[5]_0\(11),
      I3 => \^init_state_r_reg[5]_0\(10),
      O => \stg1_wr_rd_cnt[4]_i_4_n_0\
    );
\stg1_wr_rd_cnt[4]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFFFFFFFFFFFFFF"
    )
        port map (
      I0 => init_state_r(6),
      I1 => \^init_state_r_reg[5]_0\(13),
      I2 => \^init_state_r_reg[5]_0\(9),
      I3 => \^init_state_r_reg[5]_0\(11),
      I4 => \^init_state_r_reg[5]_0\(12),
      I5 => \^init_state_r_reg[5]_0\(10),
      O => \stg1_wr_rd_cnt[4]_i_5_n_0\
    );
\stg1_wr_rd_cnt[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEEEBEAAAAAAAA"
    )
        port map (
      I0 => \stg1_wr_rd_cnt[6]_i_2_n_0\,
      I1 => \stg1_wr_rd_cnt_reg_n_0_[5]\,
      I2 => \stg1_wr_rd_cnt[5]_i_2_n_0\,
      I3 => \stg1_wr_rd_cnt_reg_n_0_[3]\,
      I4 => \stg1_wr_rd_cnt_reg_n_0_[4]\,
      I5 => \stg1_wr_rd_cnt[8]_i_3_n_0\,
      O => \stg1_wr_rd_cnt[5]_i_1_n_0\
    );
\stg1_wr_rd_cnt[5]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \stg1_wr_rd_cnt_reg_n_0_[0]\,
      I1 => \stg1_wr_rd_cnt_reg_n_0_[2]\,
      I2 => \stg1_wr_rd_cnt_reg_n_0_[1]\,
      O => \stg1_wr_rd_cnt[5]_i_2_n_0\
    );
\stg1_wr_rd_cnt[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF60"
    )
        port map (
      I0 => \stg1_wr_rd_cnt_reg_n_0_[6]\,
      I1 => \stg1_wr_rd_cnt[8]_i_6_n_0\,
      I2 => \stg1_wr_rd_cnt[8]_i_3_n_0\,
      I3 => \stg1_wr_rd_cnt[6]_i_2_n_0\,
      O => \stg1_wr_rd_cnt[6]_i_1_n_0\
    );
\stg1_wr_rd_cnt[6]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \stg1_wr_rd_cnt[3]_i_2_n_0\,
      I1 => \stg1_wr_rd_cnt[4]_i_2_n_0\,
      I2 => \stg1_wr_rd_cnt[4]_i_3_n_0\,
      O => \stg1_wr_rd_cnt[6]_i_2_n_0\
    );
\stg1_wr_rd_cnt[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A208"
    )
        port map (
      I0 => \stg1_wr_rd_cnt[8]_i_3_n_0\,
      I1 => \stg1_wr_rd_cnt[8]_i_6_n_0\,
      I2 => \stg1_wr_rd_cnt_reg_n_0_[6]\,
      I3 => \stg1_wr_rd_cnt_reg_n_0_[7]\,
      O => \stg1_wr_rd_cnt[7]_i_1_n_0\
    );
\stg1_wr_rd_cnt[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD5D5D5"
    )
        port map (
      I0 => \stg1_wr_rd_cnt[8]_i_3_n_0\,
      I1 => \stg1_wr_rd_cnt[8]_i_4_n_0\,
      I2 => new_burst_r,
      I3 => \stg1_wr_rd_cnt[8]_i_5_n_0\,
      I4 => ddr3_ila_basic(2),
      O => \stg1_wr_rd_cnt[8]_i_1_n_0\
    );
\stg1_wr_rd_cnt[8]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A8AA0200"
    )
        port map (
      I0 => \stg1_wr_rd_cnt[8]_i_3_n_0\,
      I1 => \stg1_wr_rd_cnt_reg_n_0_[7]\,
      I2 => \stg1_wr_rd_cnt_reg_n_0_[6]\,
      I3 => \stg1_wr_rd_cnt[8]_i_6_n_0\,
      I4 => \stg1_wr_rd_cnt_reg_n_0_[8]\,
      O => \stg1_wr_rd_cnt[8]_i_2_n_0\
    );
\stg1_wr_rd_cnt[8]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \stg1_wr_rd_cnt[4]_i_3_n_0\,
      I1 => \stg1_wr_rd_cnt[4]_i_2_n_0\,
      O => \stg1_wr_rd_cnt[8]_i_3_n_0\
    );
\stg1_wr_rd_cnt[8]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => prech_req_posedge_r_i_2_n_0,
      I1 => \^init_state_r_reg[5]_0\(10),
      I2 => \^init_state_r_reg[5]_0\(11),
      I3 => \^init_state_r_reg[5]_0\(12),
      I4 => \^init_state_r_reg[5]_0\(13),
      I5 => init_state_r(6),
      O => \stg1_wr_rd_cnt[8]_i_4_n_0\
    );
\stg1_wr_rd_cnt[8]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000080000000000"
    )
        port map (
      I0 => \cnt_dllk_zqinit_r[7]_i_3_n_0\,
      I1 => \^init_state_r_reg[5]_0\(13),
      I2 => init_state_r(6),
      I3 => \^init_state_r_reg[5]_0\(12),
      I4 => \^init_state_r_reg[5]_0\(10),
      I5 => \^init_state_r_reg[5]_0\(11),
      O => \stg1_wr_rd_cnt[8]_i_5_n_0\
    );
\stg1_wr_rd_cnt[8]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \stg1_wr_rd_cnt_reg_n_0_[3]\,
      I1 => \stg1_wr_rd_cnt_reg_n_0_[0]\,
      I2 => \stg1_wr_rd_cnt_reg_n_0_[2]\,
      I3 => \stg1_wr_rd_cnt_reg_n_0_[1]\,
      I4 => \stg1_wr_rd_cnt_reg_n_0_[4]\,
      I5 => \stg1_wr_rd_cnt_reg_n_0_[5]\,
      O => \stg1_wr_rd_cnt[8]_i_6_n_0\
    );
\stg1_wr_rd_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \stg1_wr_rd_cnt[8]_i_1_n_0\,
      D => \stg1_wr_rd_cnt[0]_i_1_n_0\,
      Q => \stg1_wr_rd_cnt_reg_n_0_[0]\,
      R => '0'
    );
\stg1_wr_rd_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \stg1_wr_rd_cnt[8]_i_1_n_0\,
      D => \stg1_wr_rd_cnt[1]_i_1_n_0\,
      Q => \stg1_wr_rd_cnt_reg_n_0_[1]\,
      R => '0'
    );
\stg1_wr_rd_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \stg1_wr_rd_cnt[8]_i_1_n_0\,
      D => \stg1_wr_rd_cnt[2]_i_1_n_0\,
      Q => \stg1_wr_rd_cnt_reg_n_0_[2]\,
      R => '0'
    );
\stg1_wr_rd_cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \stg1_wr_rd_cnt[8]_i_1_n_0\,
      D => \stg1_wr_rd_cnt[3]_i_1_n_0\,
      Q => \stg1_wr_rd_cnt_reg_n_0_[3]\,
      R => '0'
    );
\stg1_wr_rd_cnt_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \stg1_wr_rd_cnt[8]_i_1_n_0\,
      D => \stg1_wr_rd_cnt[4]_i_1_n_0\,
      Q => \stg1_wr_rd_cnt_reg_n_0_[4]\,
      R => '0'
    );
\stg1_wr_rd_cnt_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \stg1_wr_rd_cnt[8]_i_1_n_0\,
      D => \stg1_wr_rd_cnt[5]_i_1_n_0\,
      Q => \stg1_wr_rd_cnt_reg_n_0_[5]\,
      R => '0'
    );
\stg1_wr_rd_cnt_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \stg1_wr_rd_cnt[8]_i_1_n_0\,
      D => \stg1_wr_rd_cnt[6]_i_1_n_0\,
      Q => \stg1_wr_rd_cnt_reg_n_0_[6]\,
      R => '0'
    );
\stg1_wr_rd_cnt_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \stg1_wr_rd_cnt[8]_i_1_n_0\,
      D => \stg1_wr_rd_cnt[7]_i_1_n_0\,
      Q => \stg1_wr_rd_cnt_reg_n_0_[7]\,
      R => '0'
    );
\stg1_wr_rd_cnt_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \stg1_wr_rd_cnt[8]_i_1_n_0\,
      D => \stg1_wr_rd_cnt[8]_i_2_n_0\,
      Q => \stg1_wr_rd_cnt_reg_n_0_[8]\,
      R => '0'
    );
wl_sm_start_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \calib_data_offset_1_reg_n_0_[3]\,
      Q => \^wl_sm_start\,
      R => \init_state_r_reg[6]_0\
    );
\wr_done_victim_rotate.complex_row0_wr_done_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AE"
    )
        port map (
      I0 => complex_row0_wr_done,
      I1 => \^rdlvl_stg1_done_r1\,
      I2 => \wr_done_victim_rotate.complex_row0_wr_done_i_2_n_0\,
      I3 => complex_row0_wr_done0,
      O => \wr_done_victim_rotate.complex_row0_wr_done_i_1_n_0\
    );
\wr_done_victim_rotate.complex_row0_wr_done_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => wr_victim_inc_i_2_n_0,
      I1 => \stg1_wr_rd_cnt_reg_n_0_[0]\,
      I2 => \stg1_wr_rd_cnt_reg_n_0_[1]\,
      I3 => \stg1_wr_rd_cnt_reg_n_0_[2]\,
      O => \wr_done_victim_rotate.complex_row0_wr_done_i_2_n_0\
    );
\wr_done_victim_rotate.complex_row0_wr_done_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFDDFDDDDDDDDD"
    )
        port map (
      I0 => complex_row0_rd_done_reg_0,
      I1 => complex_byte_rd_done,
      I2 => \row_cnt_victim_rotate.complex_row_cnt[4]_i_5_n_0\,
      I3 => ddr3_ila_basic(2),
      I4 => \complex_row_cnt_ocal[3]_i_5_n_0\,
      I5 => wr_victim_inc,
      O => complex_row0_wr_done0
    );
\wr_done_victim_rotate.complex_row0_wr_done_reg\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \wr_done_victim_rotate.complex_row0_wr_done_i_1_n_0\,
      Q => complex_row0_wr_done,
      R => '0'
    );
\wr_done_victim_rotate.complex_row1_wr_done_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0E"
    )
        port map (
      I0 => complex_row1_wr_done,
      I1 => complex_row1_wr_done0,
      I2 => complex_row0_wr_done0,
      O => \wr_done_victim_rotate.complex_row1_wr_done_i_1_n_0\
    );
\wr_done_victim_rotate.complex_row1_wr_done_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000020"
    )
        port map (
      I0 => complex_row0_wr_done,
      I1 => \stg1_wr_rd_cnt_reg_n_0_[2]\,
      I2 => \stg1_wr_rd_cnt_reg_n_0_[1]\,
      I3 => \stg1_wr_rd_cnt_reg_n_0_[0]\,
      I4 => wr_victim_inc_i_2_n_0,
      O => complex_row1_wr_done0
    );
\wr_done_victim_rotate.complex_row1_wr_done_reg\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \wr_done_victim_rotate.complex_row1_wr_done_i_1_n_0\,
      Q => complex_row1_wr_done,
      R => '0'
    );
\wr_en_inferred__0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"54"
    )
        port map (
      I0 => \wr_en_inferred__0_i_1_0\,
      I1 => \^calib_ctl_wren_reg_0\,
      I2 => \wr_ptr_timing_reg[0]_0\,
      O => in0
    );
\wr_en_inferred__0_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"54"
    )
        port map (
      I0 => \wr_en_inferred__0_i_1__0_0\,
      I1 => \^calib_ctl_wren_reg_0\,
      I2 => \wr_ptr_timing_reg[0]_0\,
      O => \my_empty_reg[0]\
    );
wr_level_dqs_asrt_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00A8"
    )
        port map (
      I0 => \en_cnt_div2.wrlvl_odt_i_2_n_0\,
      I1 => wrlvl_active_r1,
      I2 => wr_level_dqs_asrt,
      I3 => \num_refresh_reg[3]_0\,
      O => wr_level_dqs_asrt_i_1_n_0
    );
wr_level_dqs_asrt_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => wr_level_dqs_asrt_i_1_n_0,
      Q => wr_level_dqs_asrt,
      R => '0'
    );
wr_lvl_start_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000EA00"
    )
        port map (
      I0 => \^init_state_r_reg[5]_0\(0),
      I1 => dqs_asrt_cnt(0),
      I2 => dqs_asrt_cnt(1),
      I3 => wrlvl_active,
      I4 => \num_refresh_reg[3]_0\,
      O => wr_lvl_start_i_1_n_0
    );
wr_lvl_start_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => wr_lvl_start_i_1_n_0,
      Q => \^init_state_r_reg[5]_0\(0),
      R => '0'
    );
\wr_ptr[2]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => \wr_ptr_timing_reg[0]\(0),
      I1 => \^calib_ctl_wren_reg_0\,
      I2 => \wr_ptr_timing_reg[0]_0\,
      O => E(0)
    );
\wr_ptr[2]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => \wr_ptr_timing_reg[0]_1\(0),
      I1 => \^calib_ctl_wren_reg_0\,
      I2 => \wr_ptr_timing_reg[0]_0\,
      O => \my_empty_reg[6]_inv\(0)
    );
wr_victim_inc_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000100000"
    )
        port map (
      I0 => wr_victim_inc_i_2_n_0,
      I1 => \stg1_wr_rd_cnt_reg_n_0_[0]\,
      I2 => \stg1_wr_rd_cnt_reg_n_0_[1]\,
      I3 => \stg1_wr_rd_cnt_reg_n_0_[2]\,
      I4 => complex_row0_wr_done,
      I5 => \^one_rank.stg1_wr_done_reg_0\,
      O => wr_victim_inc0
    );
wr_victim_inc_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \stg1_wr_rd_cnt_reg_n_0_[6]\,
      I1 => \stg1_wr_rd_cnt_reg_n_0_[5]\,
      I2 => \stg1_wr_rd_cnt_reg_n_0_[7]\,
      I3 => \stg1_wr_rd_cnt_reg_n_0_[8]\,
      I4 => \stg1_wr_rd_cnt_reg_n_0_[4]\,
      I5 => \stg1_wr_rd_cnt_reg_n_0_[3]\,
      O => wr_victim_inc_i_2_n_0
    );
wr_victim_inc_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => wr_victim_inc0,
      Q => wr_victim_inc,
      R => \init_state_r1_reg[0]_0\
    );
wrcal_final_chk_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF8000"
    )
        port map (
      I0 => \init_state_r[4]_i_1_n_0\,
      I1 => \init_state_r[0]_i_1_n_0\,
      I2 => \init_state_r[2]_i_1_n_0\,
      I3 => wrcal_final_chk_i_2_n_0,
      I4 => wrcal_final_chk,
      O => wrcal_final_chk_i_1_n_0
    );
wrcal_final_chk_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000400"
    )
        port map (
      I0 => \init_state_r[3]_i_2_n_0\,
      I1 => ddr3_ila_basic(3),
      I2 => \init_state_r[6]_i_1_n_0\,
      I3 => \init_state_r[1]_i_1_n_0\,
      I4 => \init_state_r[5]_i_1_n_0\,
      O => wrcal_final_chk_i_2_n_0
    );
wrcal_final_chk_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => wrcal_final_chk_i_1_n_0,
      Q => wrcal_final_chk,
      R => \init_state_r1_reg[0]_0\
    );
wrcal_rd_wait_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000100000"
    )
        port map (
      I0 => \^init_state_r_reg[5]_0\(9),
      I1 => \^init_state_r_reg[5]_0\(8),
      I2 => pi_phaselock_start_i_2_n_0,
      I3 => \^init_state_r_reg[5]_0\(12),
      I4 => \^init_state_r_reg[5]_0\(13),
      I5 => init_state_r(6),
      O => wrcal_rd_wait_i_1_n_0
    );
wrcal_rd_wait_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => wrcal_rd_wait_i_1_n_0,
      Q => wrcal_rd_wait,
      R => init_complete_r_reg_0
    );
\wrcal_reads[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => wrcal_reads,
      I1 => \wrcal_reads_reg_n_0_[0]\,
      O => \wrcal_reads[0]_i_1_n_0\
    );
\wrcal_reads[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F9"
    )
        port map (
      I0 => \wrcal_reads_reg_n_0_[0]\,
      I1 => \wrcal_reads_reg_n_0_[1]\,
      I2 => wrcal_reads,
      O => \wrcal_reads[1]_i_1_n_0\
    );
\wrcal_reads[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFE1"
    )
        port map (
      I0 => \wrcal_reads_reg_n_0_[1]\,
      I1 => \wrcal_reads_reg_n_0_[0]\,
      I2 => \wrcal_reads_reg_n_0_[2]\,
      I3 => wrcal_reads,
      O => \wrcal_reads[2]_i_1_n_0\
    );
\wrcal_reads[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFE01"
    )
        port map (
      I0 => \wrcal_reads_reg_n_0_[0]\,
      I1 => \wrcal_reads_reg_n_0_[1]\,
      I2 => \wrcal_reads_reg_n_0_[2]\,
      I3 => \wrcal_reads_reg_n_0_[3]\,
      I4 => wrcal_reads,
      O => \wrcal_reads[3]_i_1_n_0\
    );
\wrcal_reads[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFE0001"
    )
        port map (
      I0 => \wrcal_reads_reg_n_0_[2]\,
      I1 => \wrcal_reads_reg_n_0_[1]\,
      I2 => \wrcal_reads_reg_n_0_[0]\,
      I3 => \wrcal_reads_reg_n_0_[3]\,
      I4 => \wrcal_reads_reg_n_0_[4]\,
      I5 => wrcal_reads,
      O => \wrcal_reads[4]_i_1_n_0\
    );
\wrcal_reads[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F6"
    )
        port map (
      I0 => \wrcal_reads[7]_i_6_n_0\,
      I1 => \wrcal_reads_reg_n_0_[5]\,
      I2 => wrcal_reads,
      O => \wrcal_reads[5]_i_1_n_0\
    );
\wrcal_reads[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFD2"
    )
        port map (
      I0 => \wrcal_reads[7]_i_6_n_0\,
      I1 => \wrcal_reads_reg_n_0_[5]\,
      I2 => \wrcal_reads_reg_n_0_[6]\,
      I3 => wrcal_reads,
      O => \wrcal_reads[6]_i_1_n_0\
    );
\wrcal_reads[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAABAA"
    )
        port map (
      I0 => \num_refresh_reg[3]_0\,
      I1 => \init_state_r[4]_i_5_n_0\,
      I2 => \^init_state_r_reg[5]_0\(12),
      I3 => pi_phaselock_start_i_2_n_0,
      I4 => \^init_state_r_reg[5]_0\(8),
      I5 => \^init_state_r_reg[5]_0\(9),
      O => wrcal_reads02_out
    );
\wrcal_reads[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => wrcal_reads,
      I1 => \wrcal_reads[7]_i_5_n_0\,
      I2 => \wrcal_reads_reg_n_0_[0]\,
      O => \wrcal_reads[7]_i_2_n_0\
    );
\wrcal_reads[7]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFD02"
    )
        port map (
      I0 => \wrcal_reads[7]_i_6_n_0\,
      I1 => \wrcal_reads_reg_n_0_[5]\,
      I2 => \wrcal_reads_reg_n_0_[6]\,
      I3 => \wrcal_reads_reg_n_0_[7]\,
      I4 => wrcal_reads,
      O => \wrcal_reads[7]_i_3_n_0\
    );
\wrcal_reads[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000010000"
    )
        port map (
      I0 => \wrcal_reads[7]_i_5_n_0\,
      I1 => \wrcal_reads_reg_n_0_[0]\,
      I2 => \wrcal_reads[7]_i_7_n_0\,
      I3 => \^init_state_r_reg[5]_0\(9),
      I4 => \^init_state_r_reg[5]_0\(13),
      I5 => init_state_r(6),
      O => wrcal_reads
    );
\wrcal_reads[7]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \wrcal_reads_reg_n_0_[7]\,
      I1 => \wrcal_reads_reg_n_0_[2]\,
      I2 => \wrcal_reads_reg_n_0_[4]\,
      I3 => \wrcal_reads_reg_n_0_[1]\,
      I4 => \wrcal_reads_reg_n_0_[3]\,
      I5 => \wrcal_reads[7]_i_8_n_0\,
      O => \wrcal_reads[7]_i_5_n_0\
    );
\wrcal_reads[7]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \wrcal_reads_reg_n_0_[3]\,
      I1 => \wrcal_reads_reg_n_0_[0]\,
      I2 => \wrcal_reads_reg_n_0_[1]\,
      I3 => \wrcal_reads_reg_n_0_[2]\,
      I4 => \wrcal_reads_reg_n_0_[4]\,
      O => \wrcal_reads[7]_i_6_n_0\
    );
\wrcal_reads[7]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFF7"
    )
        port map (
      I0 => \^init_state_r_reg[5]_0\(10),
      I1 => \^init_state_r_reg[5]_0\(8),
      I2 => \^init_state_r_reg[5]_0\(11),
      I3 => \^init_state_r_reg[5]_0\(12),
      O => \wrcal_reads[7]_i_7_n_0\
    );
\wrcal_reads[7]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \wrcal_reads_reg_n_0_[6]\,
      I1 => \wrcal_reads_reg_n_0_[5]\,
      O => \wrcal_reads[7]_i_8_n_0\
    );
\wrcal_reads_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \wrcal_reads[7]_i_2_n_0\,
      D => \wrcal_reads[0]_i_1_n_0\,
      Q => \wrcal_reads_reg_n_0_[0]\,
      R => wrcal_reads02_out
    );
\wrcal_reads_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \wrcal_reads[7]_i_2_n_0\,
      D => \wrcal_reads[1]_i_1_n_0\,
      Q => \wrcal_reads_reg_n_0_[1]\,
      R => wrcal_reads02_out
    );
\wrcal_reads_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \wrcal_reads[7]_i_2_n_0\,
      D => \wrcal_reads[2]_i_1_n_0\,
      Q => \wrcal_reads_reg_n_0_[2]\,
      R => wrcal_reads02_out
    );
\wrcal_reads_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \wrcal_reads[7]_i_2_n_0\,
      D => \wrcal_reads[3]_i_1_n_0\,
      Q => \wrcal_reads_reg_n_0_[3]\,
      R => wrcal_reads02_out
    );
\wrcal_reads_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \wrcal_reads[7]_i_2_n_0\,
      D => \wrcal_reads[4]_i_1_n_0\,
      Q => \wrcal_reads_reg_n_0_[4]\,
      R => wrcal_reads02_out
    );
\wrcal_reads_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \wrcal_reads[7]_i_2_n_0\,
      D => \wrcal_reads[5]_i_1_n_0\,
      Q => \wrcal_reads_reg_n_0_[5]\,
      R => wrcal_reads02_out
    );
\wrcal_reads_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \wrcal_reads[7]_i_2_n_0\,
      D => \wrcal_reads[6]_i_1_n_0\,
      Q => \wrcal_reads_reg_n_0_[6]\,
      R => wrcal_reads02_out
    );
\wrcal_reads_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \wrcal_reads[7]_i_2_n_0\,
      D => \wrcal_reads[7]_i_3_n_0\,
      Q => \wrcal_reads_reg_n_0_[7]\,
      R => wrcal_reads02_out
    );
wrcal_resume_r_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => wrcal_resume_w,
      Q => wrcal_resume_r,
      R => '0'
    );
wrcal_sanity_chk_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => wrcal_final_chk,
      Q => \^wrcal_sanity_chk\,
      R => '0'
    );
\wrcal_start_dly_r_reg[4]_srl5\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => CLK,
      D => p_3_out(0),
      Q => \wrcal_start_dly_r_reg[4]_srl5_n_0\
    );
\wrcal_start_dly_r_reg[4]_srl5_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000010001000000"
    )
        port map (
      I0 => \init_state_r[4]_i_5_n_0\,
      I1 => \^init_state_r_reg[5]_0\(12),
      I2 => \^init_state_r_reg[5]_0\(11),
      I3 => \^init_state_r_reg[5]_0\(8),
      I4 => \^init_state_r_reg[5]_0\(10),
      I5 => \^init_state_r_reg[5]_0\(9),
      O => p_3_out(0)
    );
\wrcal_start_dly_r_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \wrcal_start_dly_r_reg[4]_srl5_n_0\,
      Q => wrcal_start_dly_r(5),
      R => '0'
    );
wrcal_start_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"000E"
    )
        port map (
      I0 => \^init_state_r_reg[5]_0\(7),
      I1 => wrcal_start_dly_r(5),
      I2 => wrlvl_byte_redo,
      I3 => \back_to_back_reads_2_1.num_reads_reg[2]_0\,
      O => wrcal_start_i_1_n_0
    );
wrcal_start_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => wrcal_start_i_1_n_0,
      Q => \^init_state_r_reg[5]_0\(7),
      R => '0'
    );
\wrcal_wr_cnt[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wrcal_wr_cnt_reg(0),
      O => \wrcal_wr_cnt[0]_i_1_n_0\
    );
\wrcal_wr_cnt[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => wrcal_wr_cnt_reg(0),
      I1 => wrcal_wr_cnt_reg(1),
      O => \wrcal_wr_cnt[1]_i_1_n_0\
    );
\wrcal_wr_cnt[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A9"
    )
        port map (
      I0 => wrcal_wr_cnt_reg(2),
      I1 => wrcal_wr_cnt_reg(1),
      I2 => wrcal_wr_cnt_reg(0),
      O => \wrcal_wr_cnt0__0\(2)
    );
\wrcal_wr_cnt[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF444444F4"
    )
        port map (
      I0 => \wrdqen_div2.phy_wrdata_en_r1_i_3_n_0\,
      I1 => prech_req_posedge_r_i_2_n_0,
      I2 => \wrcal_wr_cnt[3]_i_4_n_0\,
      I3 => wrcal_wr_cnt_reg(3),
      I4 => wrcal_wr_cnt_reg(2),
      I5 => \num_refresh_reg[3]_0\,
      O => \wrcal_wr_cnt[3]_i_1_n_0\
    );
\wrcal_wr_cnt[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0010000000000000"
    )
        port map (
      I0 => \cnt_init_mr_r[0]_i_3_n_0\,
      I1 => init_state_r(6),
      I2 => \^init_state_r_reg[5]_0\(13),
      I3 => \^init_state_r_reg[5]_0\(12),
      I4 => \init_state_r[6]_i_3_n_0\,
      I5 => new_burst_r,
      O => \wrcal_wr_cnt[3]_i_2_n_0\
    );
\wrcal_wr_cnt[3]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCC9"
    )
        port map (
      I0 => wrcal_wr_cnt_reg(2),
      I1 => wrcal_wr_cnt_reg(3),
      I2 => wrcal_wr_cnt_reg(0),
      I3 => wrcal_wr_cnt_reg(1),
      O => \wrcal_wr_cnt0__0\(3)
    );
\wrcal_wr_cnt[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wrcal_wr_cnt_reg(0),
      I1 => wrcal_wr_cnt_reg(1),
      O => \wrcal_wr_cnt[3]_i_4_n_0\
    );
\wrcal_wr_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \wrcal_wr_cnt[3]_i_2_n_0\,
      D => \wrcal_wr_cnt[0]_i_1_n_0\,
      Q => wrcal_wr_cnt_reg(0),
      R => \wrcal_wr_cnt[3]_i_1_n_0\
    );
\wrcal_wr_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \wrcal_wr_cnt[3]_i_2_n_0\,
      D => \wrcal_wr_cnt[1]_i_1_n_0\,
      Q => wrcal_wr_cnt_reg(1),
      R => \wrcal_wr_cnt[3]_i_1_n_0\
    );
\wrcal_wr_cnt_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => CLK,
      CE => \wrcal_wr_cnt[3]_i_2_n_0\,
      D => \wrcal_wr_cnt0__0\(2),
      Q => wrcal_wr_cnt_reg(2),
      S => \wrcal_wr_cnt[3]_i_1_n_0\
    );
\wrcal_wr_cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \wrcal_wr_cnt[3]_i_2_n_0\,
      D => \wrcal_wr_cnt0__0\(3),
      Q => wrcal_wr_cnt_reg(3),
      R => \wrcal_wr_cnt[3]_i_1_n_0\
    );
\wrdq_div2_2to1_rdlvl_first.phy_wrdata[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => wrcal_pat_cnt(0),
      I1 => ddr3_ila_basic(2),
      I2 => wrdata_pat_cnt(0),
      O => p_2_out(11)
    );
\wrdq_div2_2to1_rdlvl_first.phy_wrdata[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4F"
    )
        port map (
      I0 => wrcal_pat_cnt(0),
      I1 => wrcal_pat_cnt(1),
      I2 => ddr3_ila_basic(2),
      O => p_2_out(12)
    );
\wrdq_div2_2to1_rdlvl_first.phy_wrdata[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"888B"
    )
        port map (
      I0 => wrcal_pat_cnt(0),
      I1 => ddr3_ila_basic(2),
      I2 => wrdata_pat_cnt(1),
      I3 => wrdata_pat_cnt(0),
      O => p_2_out(13)
    );
\wrdq_div2_2to1_rdlvl_first.phy_wrdata[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => wrcal_pat_cnt(0),
      I1 => ddr3_ila_basic(2),
      I2 => wrcal_pat_cnt(1),
      O => \wrdq_div2_2to1_rdlvl_first.phy_wrdata[14]_i_1_n_0\
    );
\wrdq_div2_2to1_rdlvl_first.phy_wrdata[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B1"
    )
        port map (
      I0 => ddr3_ila_basic(2),
      I1 => wrdata_pat_cnt(0),
      I2 => wrcal_pat_cnt(0),
      O => p_2_out(20)
    );
\wrdq_div2_2to1_rdlvl_first.phy_wrdata[21]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => wrcal_pat_cnt(0),
      I1 => ddr3_ila_basic(2),
      O => p_2_out(21)
    );
\wrdq_div2_2to1_rdlvl_first.phy_wrdata[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8B"
    )
        port map (
      I0 => wrcal_pat_cnt(1),
      I1 => ddr3_ila_basic(2),
      I2 => wrdata_pat_cnt(0),
      O => p_2_out(22)
    );
\wrdq_div2_2to1_rdlvl_first.phy_wrdata[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => wrcal_pat_cnt(1),
      I1 => ddr3_ila_basic(2),
      I2 => wrcal_pat_cnt(0),
      O => p_2_out(28)
    );
\wrdq_div2_2to1_rdlvl_first.phy_wrdata[29]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3505"
    )
        port map (
      I0 => wrdata_pat_cnt(0),
      I1 => wrcal_pat_cnt(1),
      I2 => ddr3_ila_basic(2),
      I3 => wrcal_pat_cnt(0),
      O => p_2_out(29)
    );
\wrdq_div2_2to1_rdlvl_first.phy_wrdata[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => wrcal_pat_cnt(1),
      I1 => ddr3_ila_basic(2),
      I2 => wrcal_pat_cnt(0),
      O => p_2_out(30)
    );
\wrdq_div2_2to1_rdlvl_first.phy_wrdata[31]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8B03"
    )
        port map (
      I0 => wrcal_pat_cnt(1),
      I1 => ddr3_ila_basic(2),
      I2 => wrdata_pat_cnt(0),
      I3 => wrcal_pat_cnt(0),
      O => \wrdq_div2_2to1_rdlvl_first.phy_wrdata[31]_i_2_n_0\
    );
\wrdq_div2_2to1_rdlvl_first.phy_wrdata[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"53F3"
    )
        port map (
      I0 => wrcal_pat_cnt(1),
      I1 => wrdata_pat_cnt(0),
      I2 => ddr3_ila_basic(2),
      I3 => wrcal_pat_cnt(0),
      O => \wrdq_div2_2to1_rdlvl_first.phy_wrdata[4]_i_1_n_0\
    );
\wrdq_div2_2to1_rdlvl_first.phy_wrdata[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"02F2"
    )
        port map (
      I0 => wrdata_pat_cnt(1),
      I1 => wrdata_pat_cnt(0),
      I2 => ddr3_ila_basic(2),
      I3 => wrcal_pat_cnt(0),
      O => p_2_out(5)
    );
\wrdq_div2_2to1_rdlvl_first.phy_wrdata[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CFAA"
    )
        port map (
      I0 => wrdata_pat_cnt(0),
      I1 => wrcal_pat_cnt(0),
      I2 => wrcal_pat_cnt(1),
      I3 => ddr3_ila_basic(2),
      O => \wrdq_div2_2to1_rdlvl_first.phy_wrdata[6]_i_1_n_0\
    );
\wrdq_div2_2to1_rdlvl_first.phy_wrdata_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \wrdq_div2_2to1_rdlvl_first.phy_wrdata_reg[31]_0\,
      D => p_2_out(11),
      Q => phy_wrdata(11),
      R => '0'
    );
\wrdq_div2_2to1_rdlvl_first.phy_wrdata_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \wrdq_div2_2to1_rdlvl_first.phy_wrdata_reg[31]_0\,
      D => p_2_out(12),
      Q => phy_wrdata(12),
      R => '0'
    );
\wrdq_div2_2to1_rdlvl_first.phy_wrdata_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \wrdq_div2_2to1_rdlvl_first.phy_wrdata_reg[31]_0\,
      D => p_2_out(13),
      Q => phy_wrdata(13),
      R => '0'
    );
\wrdq_div2_2to1_rdlvl_first.phy_wrdata_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \wrdq_div2_2to1_rdlvl_first.phy_wrdata_reg[31]_0\,
      D => \wrdq_div2_2to1_rdlvl_first.phy_wrdata[14]_i_1_n_0\,
      Q => phy_wrdata(14),
      R => '0'
    );
\wrdq_div2_2to1_rdlvl_first.phy_wrdata_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \wrdq_div2_2to1_rdlvl_first.phy_wrdata_reg[31]_0\,
      D => p_2_out(20),
      Q => phy_wrdata(20),
      R => '0'
    );
\wrdq_div2_2to1_rdlvl_first.phy_wrdata_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \wrdq_div2_2to1_rdlvl_first.phy_wrdata_reg[31]_0\,
      D => p_2_out(21),
      Q => phy_wrdata(21),
      R => '0'
    );
\wrdq_div2_2to1_rdlvl_first.phy_wrdata_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \wrdq_div2_2to1_rdlvl_first.phy_wrdata_reg[31]_0\,
      D => p_2_out(22),
      Q => phy_wrdata(22),
      R => '0'
    );
\wrdq_div2_2to1_rdlvl_first.phy_wrdata_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \wrdq_div2_2to1_rdlvl_first.phy_wrdata_reg[31]_0\,
      D => ddr3_ila_basic(2),
      Q => phy_wrdata(23),
      R => '0'
    );
\wrdq_div2_2to1_rdlvl_first.phy_wrdata_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \wrdq_div2_2to1_rdlvl_first.phy_wrdata_reg[31]_0\,
      D => p_2_out(28),
      Q => phy_wrdata(28),
      R => '0'
    );
\wrdq_div2_2to1_rdlvl_first.phy_wrdata_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \wrdq_div2_2to1_rdlvl_first.phy_wrdata_reg[31]_0\,
      D => p_2_out(29),
      Q => phy_wrdata(29),
      R => '0'
    );
\wrdq_div2_2to1_rdlvl_first.phy_wrdata_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \wrdq_div2_2to1_rdlvl_first.phy_wrdata_reg[31]_0\,
      D => p_2_out(30),
      Q => phy_wrdata(30),
      R => '0'
    );
\wrdq_div2_2to1_rdlvl_first.phy_wrdata_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \wrdq_div2_2to1_rdlvl_first.phy_wrdata_reg[31]_0\,
      D => \wrdq_div2_2to1_rdlvl_first.phy_wrdata[31]_i_2_n_0\,
      Q => phy_wrdata(31),
      R => '0'
    );
\wrdq_div2_2to1_rdlvl_first.phy_wrdata_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \wrdq_div2_2to1_rdlvl_first.phy_wrdata_reg[31]_0\,
      D => \wrdq_div2_2to1_rdlvl_first.phy_wrdata[4]_i_1_n_0\,
      Q => phy_wrdata(4),
      R => '0'
    );
\wrdq_div2_2to1_rdlvl_first.phy_wrdata_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \wrdq_div2_2to1_rdlvl_first.phy_wrdata_reg[31]_0\,
      D => p_2_out(5),
      Q => phy_wrdata(5),
      R => '0'
    );
\wrdq_div2_2to1_rdlvl_first.phy_wrdata_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \wrdq_div2_2to1_rdlvl_first.phy_wrdata_reg[31]_0\,
      D => \wrdq_div2_2to1_rdlvl_first.phy_wrdata[6]_i_1_n_0\,
      Q => phy_wrdata(6),
      R => '0'
    );
\wrdqen_div2.phy_wrdata_en_r1_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8A8A8A8A8AAA8A8"
    )
        port map (
      I0 => new_burst_r,
      I1 => \wrdqen_div2.phy_wrdata_en_r1_i_2_n_0\,
      I2 => \stg1_wr_rd_cnt[8]_i_4_n_0\,
      I3 => \wrdqen_div2.phy_wrdata_en_r1_i_3_n_0\,
      I4 => \^init_state_r_reg[5]_0\(8),
      I5 => \^init_state_r_reg[5]_0\(9),
      O => phy_wrdata_en_r10
    );
\wrdqen_div2.phy_wrdata_en_r1_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00000400"
    )
        port map (
      I0 => \^init_state_r_reg[5]_0\(12),
      I1 => \^init_state_r_reg[5]_0\(13),
      I2 => init_state_r(6),
      I3 => ddr3_lm_done_r_i_2_n_0,
      I4 => \oclk_wr_cnt[3]_i_5_n_0\,
      I5 => \DDR3_1rank.phy_int_cs_n[1]_i_2_n_0\,
      O => \wrdqen_div2.phy_wrdata_en_r1_i_2_n_0\
    );
\wrdqen_div2.phy_wrdata_en_r1_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFEFF"
    )
        port map (
      I0 => \^init_state_r_reg[5]_0\(11),
      I1 => \^init_state_r_reg[5]_0\(10),
      I2 => init_state_r(6),
      I3 => \^init_state_r_reg[5]_0\(13),
      I4 => \^init_state_r_reg[5]_0\(12),
      O => \wrdqen_div2.phy_wrdata_en_r1_i_3_n_0\
    );
\wrdqen_div2.phy_wrdata_en_r1_reg\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => phy_wrdata_en_r10,
      Q => phy_wrdata_en_r1,
      R => '0'
    );
\wrdqen_div2.wrcal_pat_cnt[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"15"
    )
        port map (
      I0 => wrcal_pat_cnt(0),
      I1 => calib_wrdata_en_i_2_n_0,
      I2 => first_wrcal_pat_r,
      O => \wrdqen_div2.wrcal_pat_cnt[0]_i_1_n_0\
    );
\wrdqen_div2.wrcal_pat_cnt[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0EEE"
    )
        port map (
      I0 => wrcal_pat_cnt(1),
      I1 => wrcal_pat_cnt(0),
      I2 => calib_wrdata_en_i_2_n_0,
      I3 => first_wrcal_pat_r,
      O => \wrdqen_div2.wrcal_pat_cnt[1]_i_1_n_0\
    );
\wrdqen_div2.wrcal_pat_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \wrdqen_div2.wrcal_pat_cnt[0]_i_1_n_0\,
      Q => wrcal_pat_cnt(0),
      R => '0'
    );
\wrdqen_div2.wrcal_pat_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \wrdqen_div2.wrcal_pat_cnt[1]_i_1_n_0\,
      Q => wrcal_pat_cnt(1),
      R => '0'
    );
\wrdqen_div2.wrdata_pat_cnt[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"15"
    )
        port map (
      I0 => wrdata_pat_cnt(0),
      I1 => calib_wrdata_en_i_2_n_0,
      I2 => first_rdlvl_pat_r,
      O => \wrdqen_div2.wrdata_pat_cnt[0]_i_1_n_0\
    );
\wrdqen_div2.wrdata_pat_cnt[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0EEE"
    )
        port map (
      I0 => wrdata_pat_cnt(1),
      I1 => wrdata_pat_cnt(0),
      I2 => calib_wrdata_en_i_2_n_0,
      I3 => first_rdlvl_pat_r,
      O => \wrdqen_div2.wrdata_pat_cnt[1]_i_1_n_0\
    );
\wrdqen_div2.wrdata_pat_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \wrdqen_div2.wrdata_pat_cnt[0]_i_1_n_0\,
      Q => wrdata_pat_cnt(0),
      R => '0'
    );
\wrdqen_div2.wrdata_pat_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \wrdqen_div2.wrdata_pat_cnt[1]_i_1_n_0\,
      Q => wrdata_pat_cnt(1),
      R => '0'
    );
write_calib_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000007F7F7F00"
    )
        port map (
      I0 => done_dqs_tap_inc,
      I1 => \^init_state_r_reg[5]_0\(9),
      I2 => \DDR3_1rank.phy_int_cs_n[1]_i_4_n_0\,
      I3 => wrlvl_active_r1,
      I4 => \^phy_write_calib\,
      I5 => \back_to_back_reads_2_1.num_reads_reg[2]_0\,
      O => write_calib_i_1_n_0
    );
write_calib_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => write_calib_i_1_n_0,
      Q => \^phy_write_calib\,
      R => '0'
    );
wrlvl_active_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000005540"
    )
        port map (
      I0 => done_dqs_tap_inc,
      I1 => wrlvl_odt,
      I2 => \en_cnt_div2.wrlvl_odt_i_2_n_0\,
      I3 => wrlvl_active,
      I4 => wrlvl_rank_done,
      I5 => \num_refresh_reg[3]_0\,
      O => wrlvl_active_i_1_n_0
    );
wrlvl_active_r1_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => wrlvl_active,
      Q => wrlvl_active_r1,
      R => '0'
    );
wrlvl_active_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => wrlvl_active_i_1_n_0,
      Q => wrlvl_active,
      R => '0'
    );
wrlvl_done_r1_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => wrlvl_done_r,
      Q => \^wrlvl_done_r1\,
      R => '0'
    );
wrlvl_done_r_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => ddr3_ila_basic(0),
      Q => wrlvl_done_r,
      R => '0'
    );
wrlvl_final_if_rst_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000004454"
    )
        port map (
      I0 => \back_to_back_reads_2_1.num_reads_reg[2]_0\,
      I1 => \^wrlvl_final_if_rst\,
      I2 => wrlvl_done_r,
      I3 => wrlvl_final_if_rst_i_2_n_0,
      I4 => \num_refresh[3]_i_7_n_0\,
      I5 => wrlvl_final_if_rst_i_3_n_0,
      O => wrlvl_final_if_rst_i_1_n_0
    );
wrlvl_final_if_rst_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFD"
    )
        port map (
      I0 => \^init_state_r_reg[5]_0\(9),
      I1 => mpr_rdlvl_start_i_3_n_0,
      I2 => \^init_state_r_reg[5]_0\(12),
      I3 => \^init_state_r_reg[5]_0\(8),
      I4 => init_state_r(6),
      I5 => \^init_state_r_reg[5]_0\(13),
      O => wrlvl_final_if_rst_i_2_n_0
    );
wrlvl_final_if_rst_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => \init_state_r[6]_i_3_n_0\,
      I1 => \^init_state_r_reg[5]_0\(12),
      I2 => \^init_state_r_reg[5]_0\(13),
      I3 => init_state_r(6),
      I4 => \^init_state_r_reg[5]_0\(10),
      I5 => \^init_state_r_reg[5]_0\(11),
      O => wrlvl_final_if_rst_i_3_n_0
    );
wrlvl_final_if_rst_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => wrlvl_final_if_rst_i_1_n_0,
      Q => \^wrlvl_final_if_rst\,
      R => '0'
    );
wrlvl_odt_ctl_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000AA20"
    )
        port map (
      I0 => wrlvl_odt_ctl_i_2_n_0,
      I1 => wrlvl_rank_done_r1,
      I2 => wrlvl_rank_done,
      I3 => wrlvl_odt_ctl,
      I4 => \back_to_back_reads_2_1.num_reads_reg[2]_0\,
      O => wrlvl_odt_ctl_i_1_n_0
    );
wrlvl_odt_ctl_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFDFFFDFFFDFFFFF"
    )
        port map (
      I0 => \^init_state_r_reg[5]_0\(9),
      I1 => \cnt_init_mr_r[0]_i_2_n_0\,
      I2 => pi_phaselock_start_i_2_n_0,
      I3 => \^init_state_r_reg[5]_0\(8),
      I4 => wrlvl_odt_ctl_i_3_n_0,
      I5 => init_state_r1(3),
      O => wrlvl_odt_ctl_i_2_n_0
    );
wrlvl_odt_ctl_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFFFFFFFFFF"
    )
        port map (
      I0 => init_state_r1(6),
      I1 => init_state_r1(0),
      I2 => init_state_r1(5),
      I3 => init_state_r1(4),
      I4 => init_state_r1(1),
      I5 => init_state_r1(2),
      O => wrlvl_odt_ctl_i_3_n_0
    );
wrlvl_odt_ctl_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => wrlvl_odt_ctl_i_1_n_0,
      Q => wrlvl_odt_ctl,
      R => '0'
    );
wrlvl_rank_done_r1_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => wrlvl_rank_done,
      Q => wrlvl_rank_done_r1,
      R => '0'
    );
wrlvl_rank_done_r6_reg_srl5: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => CLK,
      D => wrlvl_rank_done_r1,
      Q => wrlvl_rank_done_r6_reg_srl5_n_0
    );
wrlvl_rank_done_r7_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => wrlvl_rank_done_r6_reg_srl5_n_0,
      Q => wrlvl_rank_done_r7,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity mig_7series_nosysclock_mig_7series_v4_2_ddr_phy_rdlvl is
  port (
    idelay_ce_int : out STD_LOGIC;
    new_cnt_cpt_r_reg_0 : out STD_LOGIC;
    rdlvl_stg1_start_r : out STD_LOGIC;
    samp_edge_cnt0_en_r : out STD_LOGIC;
    idelay_inc_int : out STD_LOGIC;
    mpr_rd_rise0_prev_r : out STD_LOGIC;
    mpr_rd_fall1_prev_r : out STD_LOGIC;
    mpr_rd_rise1_prev_r : out STD_LOGIC;
    mpr_rd_fall0_prev_r : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    rdlvl_prech_req : out STD_LOGIC;
    pi_fine_dly_dec_done : out STD_LOGIC;
    pi_cnt_dec_reg_0 : out STD_LOGIC;
    rdlvl_stg1_done_int_reg_0 : out STD_LOGIC;
    rdlvl_stg1_rank_done : out STD_LOGIC;
    ddr3_ila_basic : out STD_LOGIC_VECTOR ( 0 to 0 );
    rdlvl_last_byte_done : out STD_LOGIC;
    rdlvl_pi_incdec : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \idelay_tap_cnt_r_reg[0][0][4]_0\ : out STD_LOGIC_VECTOR ( 52 downto 0 );
    rdlvl_stg1_done_int_reg_1 : out STD_LOGIC;
    rdlvl_stg1_done_int_reg_2 : out STD_LOGIC;
    rdlvl_last_byte_done_int_reg_0 : out STD_LOGIC;
    dbg_pi_f_en_r_reg : out STD_LOGIC;
    dbg_pi_f_inc_r_reg : out STD_LOGIC;
    \calib_sel_reg[1]\ : out STD_LOGIC;
    prbs_rdlvl_done_pulse0 : out STD_LOGIC;
    \rnk_cnt_r_reg[0]_0\ : out STD_LOGIC;
    pi_calib_done_r1_reg : out STD_LOGIC;
    rdlvl_stg1_done_int_reg_3 : out STD_LOGIC;
    rdlvl_stg1_done_int_reg_4 : out STD_LOGIC;
    wr_level_done_reg : out STD_LOGIC;
    pi_fine_dly_dec_done_reg_0 : out STD_LOGIC;
    rdlvl_stg1_done_int_reg_5 : out STD_LOGIC;
    COUNTERLOADVAL : out STD_LOGIC_VECTOR ( 5 downto 0 );
    found_first_edge_r_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    CLK : in STD_LOGIC;
    mpr_rdlvl_start_r_reg_0 : in STD_LOGIC;
    rdlvl_stg1_start_r_reg_0 : in STD_LOGIC;
    \done_cnt_reg[1]_0\ : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_fall1_r_reg[0][0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_rise1_r_reg[0][0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_fall0_r_reg[0][0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    dqs_po_dec_done : in STD_LOGIC;
    idel_adj_inc_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \samp_edge_cnt1_r_reg[0]_0\ : in STD_LOGIC;
    found_second_edge_r_reg_0 : in STD_LOGIC;
    phy_rddata_en : in STD_LOGIC;
    ddr3_vio_sync_out : in STD_LOGIC_VECTOR ( 2 downto 0 );
    idelay_tap_limit_r_reg_0 : in STD_LOGIC;
    pi_dqs_found_done : in STD_LOGIC;
    \init_state_r[0]_i_19\ : in STD_LOGIC;
    \init_state_r[4]_i_16\ : in STD_LOGIC;
    \pi_dqs_found_lanes_r1_reg[0]\ : in STD_LOGIC;
    dbg_pi_f_en_r : in STD_LOGIC;
    tempmon_pi_f_en_r : in STD_LOGIC;
    \pi_dqs_found_lanes_r1_reg[0]_0\ : in STD_LOGIC;
    calib_zero_inputs : in STD_LOGIC;
    dbg_pi_f_inc_r : in STD_LOGIC;
    tempmon_pi_f_inc_r : in STD_LOGIC;
    \pi_dqs_found_lanes_r1_reg[0]_1\ : in STD_LOGIC;
    \pi_dqs_found_lanes_r1_reg[0]_2\ : in STD_LOGIC;
    rdlvl_stg1_done_r1 : in STD_LOGIC;
    rdlvl_rank_done_r : in STD_LOGIC;
    \FSM_onehot_cal1_state_r[34]_i_4_0\ : in STD_LOGIC;
    prech_done : in STD_LOGIC;
    \mpr_2to1.stable_idel_cnt_reg[0]_0\ : in STD_LOGIC;
    \cnt_idel_dec_cpt_r_reg[3]_0\ : in STD_LOGIC;
    \pi_rdval_cnt_reg[2]_0\ : in STD_LOGIC;
    \pi_rdval_cnt_reg[4]_0\ : in STD_LOGIC;
    \cnt_idel_dec_cpt_r_reg[5]_0\ : in STD_LOGIC;
    store_sr_req_r_reg_0 : in STD_LOGIC;
    \pi_rdval_cnt_reg[0]_0\ : in STD_LOGIC;
    \pi_rdval_cnt_reg[1]_0\ : in STD_LOGIC;
    \wrdq_div2_2to1_rdlvl_first.phy_wrdata_reg[31]\ : in STD_LOGIC;
    wrlvl_done_r1 : in STD_LOGIC;
    \gen_byte_sel_div2.calib_in_common_reg\ : in STD_LOGIC;
    \gen_byte_sel_div2.calib_in_common_reg_0\ : in STD_LOGIC;
    \gen_byte_sel_div2.calib_in_common_reg_1\ : in STD_LOGIC;
    tempmon_sel_pi_incdec : in STD_LOGIC;
    dbg_sel_pi_incdec_r : in STD_LOGIC;
    dbg_sel_po_incdec_r : in STD_LOGIC;
    \done_cnt_reg[2]_0\ : in STD_LOGIC;
    \idelay_tap_cnt_r_reg[0][0][4]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_fall1_r_reg[7][0]_0\ : in STD_LOGIC_VECTOR ( 27 downto 0 );
    \tap_cnt_cpt_r_reg[5]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \wait_cnt_r_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of mig_7series_nosysclock_mig_7series_v4_2_ddr_phy_rdlvl : entity is "mig_7series_v4_2_ddr_phy_rdlvl";
end mig_7series_nosysclock_mig_7series_v4_2_ddr_phy_rdlvl;

architecture STRUCTURE of mig_7series_nosysclock_mig_7series_v4_2_ddr_phy_rdlvl is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \FSM_onehot_cal1_state_r[10]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_cal1_state_r[13]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_cal1_state_r[14]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_cal1_state_r[14]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_onehot_cal1_state_r[15]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_cal1_state_r[15]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_onehot_cal1_state_r[16]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_cal1_state_r[16]_i_3_n_0\ : STD_LOGIC;
  signal \FSM_onehot_cal1_state_r[16]_i_4_n_0\ : STD_LOGIC;
  signal \FSM_onehot_cal1_state_r[1]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_cal1_state_r[20]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_cal1_state_r[21]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_cal1_state_r[21]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_onehot_cal1_state_r[21]_i_3_n_0\ : STD_LOGIC;
  signal \FSM_onehot_cal1_state_r[22]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_cal1_state_r[29]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_cal1_state_r[2]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_cal1_state_r[34]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_cal1_state_r[34]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_onehot_cal1_state_r[34]_i_3_n_0\ : STD_LOGIC;
  signal \FSM_onehot_cal1_state_r[34]_i_4_n_0\ : STD_LOGIC;
  signal \FSM_onehot_cal1_state_r[34]_i_5_n_0\ : STD_LOGIC;
  signal \FSM_onehot_cal1_state_r[34]_i_6_n_0\ : STD_LOGIC;
  signal \FSM_onehot_cal1_state_r[34]_i_7_n_0\ : STD_LOGIC;
  signal \FSM_onehot_cal1_state_r[4]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_cal1_state_r[5]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_cal1_state_r[5]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_onehot_cal1_state_r[6]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_cal1_state_r[6]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_onehot_cal1_state_r[7]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_cal1_state_r[8]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_cal1_state_r[9]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_cal1_state_r_reg_n_0_[11]\ : STD_LOGIC;
  signal \FSM_onehot_cal1_state_r_reg_n_0_[15]\ : STD_LOGIC;
  signal \FSM_onehot_cal1_state_r_reg_n_0_[16]\ : STD_LOGIC;
  signal \FSM_onehot_cal1_state_r_reg_n_0_[1]\ : STD_LOGIC;
  signal \FSM_onehot_cal1_state_r_reg_n_0_[20]\ : STD_LOGIC;
  signal \FSM_onehot_cal1_state_r_reg_n_0_[22]\ : STD_LOGIC;
  signal \FSM_onehot_cal1_state_r_reg_n_0_[29]\ : STD_LOGIC;
  signal \FSM_onehot_cal1_state_r_reg_n_0_[34]\ : STD_LOGIC;
  signal \FSM_onehot_cal1_state_r_reg_n_0_[3]\ : STD_LOGIC;
  signal \FSM_onehot_cal1_state_r_reg_n_0_[7]\ : STD_LOGIC;
  signal \FSM_onehot_cal1_state_r_reg_n_0_[8]\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal cal1_dlyce_cpt_r : STD_LOGIC;
  signal cal1_dlyce_cpt_r_reg_n_0 : STD_LOGIC;
  signal cal1_dlyinc_cpt_r : STD_LOGIC;
  signal cal1_dlyinc_cpt_r_reg_n_0 : STD_LOGIC;
  signal cal1_dq_idel_ce : STD_LOGIC;
  signal cal1_dq_idel_inc : STD_LOGIC;
  signal \cal1_prech_req_r__0\ : STD_LOGIC;
  signal \cal1_state_r1_reg_n_0_[0]\ : STD_LOGIC;
  signal \cal1_state_r1_reg_n_0_[1]\ : STD_LOGIC;
  signal \cal1_state_r1_reg_n_0_[2]\ : STD_LOGIC;
  signal \cal1_state_r1_reg_n_0_[3]\ : STD_LOGIC;
  signal \cal1_state_r1_reg_n_0_[4]\ : STD_LOGIC;
  signal \cal1_state_r1_reg_n_0_[5]\ : STD_LOGIC;
  signal cal1_wait_cnt_en_r : STD_LOGIC;
  signal cal1_wait_cnt_en_r0 : STD_LOGIC;
  signal cal1_wait_cnt_en_r_i_2_n_0 : STD_LOGIC;
  signal \cal1_wait_cnt_r[4]_i_1_n_0\ : STD_LOGIC;
  signal cal1_wait_cnt_r_reg : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal cal1_wait_r : STD_LOGIC;
  signal cal1_wait_r_i_1_n_0 : STD_LOGIC;
  signal cnt_idel_dec_cpt_r : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal cnt_idel_dec_cpt_r1 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \cnt_idel_dec_cpt_r[0]_i_2_n_0\ : STD_LOGIC;
  signal \cnt_idel_dec_cpt_r[0]_i_3_n_0\ : STD_LOGIC;
  signal \cnt_idel_dec_cpt_r[1]_i_2_n_0\ : STD_LOGIC;
  signal \cnt_idel_dec_cpt_r[1]_i_3_n_0\ : STD_LOGIC;
  signal \cnt_idel_dec_cpt_r[1]_i_4_n_0\ : STD_LOGIC;
  signal \cnt_idel_dec_cpt_r[2]_i_11_n_0\ : STD_LOGIC;
  signal \cnt_idel_dec_cpt_r[2]_i_12_n_0\ : STD_LOGIC;
  signal \cnt_idel_dec_cpt_r[2]_i_13_n_0\ : STD_LOGIC;
  signal \cnt_idel_dec_cpt_r[2]_i_14_n_0\ : STD_LOGIC;
  signal \cnt_idel_dec_cpt_r[2]_i_15_n_0\ : STD_LOGIC;
  signal \cnt_idel_dec_cpt_r[2]_i_3_n_0\ : STD_LOGIC;
  signal \cnt_idel_dec_cpt_r[2]_i_4_n_0\ : STD_LOGIC;
  signal \cnt_idel_dec_cpt_r[2]_i_5_n_0\ : STD_LOGIC;
  signal \cnt_idel_dec_cpt_r[2]_i_6_n_0\ : STD_LOGIC;
  signal \cnt_idel_dec_cpt_r[2]_i_7_n_0\ : STD_LOGIC;
  signal \cnt_idel_dec_cpt_r[2]_i_8_n_0\ : STD_LOGIC;
  signal \cnt_idel_dec_cpt_r[2]_i_9_n_0\ : STD_LOGIC;
  signal \cnt_idel_dec_cpt_r[3]_i_2_n_0\ : STD_LOGIC;
  signal \cnt_idel_dec_cpt_r[3]_i_3_n_0\ : STD_LOGIC;
  signal \cnt_idel_dec_cpt_r[3]_i_4_n_0\ : STD_LOGIC;
  signal \cnt_idel_dec_cpt_r[3]_i_5_n_0\ : STD_LOGIC;
  signal \cnt_idel_dec_cpt_r[4]_i_10_n_0\ : STD_LOGIC;
  signal \cnt_idel_dec_cpt_r[4]_i_11_n_0\ : STD_LOGIC;
  signal \cnt_idel_dec_cpt_r[4]_i_12_n_0\ : STD_LOGIC;
  signal \cnt_idel_dec_cpt_r[4]_i_13_n_0\ : STD_LOGIC;
  signal \cnt_idel_dec_cpt_r[4]_i_3_n_0\ : STD_LOGIC;
  signal \cnt_idel_dec_cpt_r[4]_i_4_n_0\ : STD_LOGIC;
  signal \cnt_idel_dec_cpt_r[4]_i_5_n_0\ : STD_LOGIC;
  signal \cnt_idel_dec_cpt_r[4]_i_6_n_0\ : STD_LOGIC;
  signal \cnt_idel_dec_cpt_r[4]_i_7_n_0\ : STD_LOGIC;
  signal \cnt_idel_dec_cpt_r[4]_i_9_n_0\ : STD_LOGIC;
  signal \cnt_idel_dec_cpt_r[5]_i_1_n_0\ : STD_LOGIC;
  signal \cnt_idel_dec_cpt_r[5]_i_3_n_0\ : STD_LOGIC;
  signal \cnt_idel_dec_cpt_r[5]_i_4_n_0\ : STD_LOGIC;
  signal \cnt_idel_dec_cpt_r[5]_i_5_n_0\ : STD_LOGIC;
  signal \cnt_idel_dec_cpt_r[5]_i_6_n_0\ : STD_LOGIC;
  signal \cnt_idel_dec_cpt_r_reg[2]_i_10_n_0\ : STD_LOGIC;
  signal \cnt_idel_dec_cpt_r_reg[2]_i_10_n_1\ : STD_LOGIC;
  signal \cnt_idel_dec_cpt_r_reg[2]_i_10_n_2\ : STD_LOGIC;
  signal \cnt_idel_dec_cpt_r_reg[2]_i_10_n_3\ : STD_LOGIC;
  signal \cnt_idel_dec_cpt_r_reg[2]_i_10_n_4\ : STD_LOGIC;
  signal \cnt_idel_dec_cpt_r_reg[2]_i_10_n_5\ : STD_LOGIC;
  signal \cnt_idel_dec_cpt_r_reg[2]_i_10_n_6\ : STD_LOGIC;
  signal \cnt_idel_dec_cpt_r_reg[2]_i_2_n_0\ : STD_LOGIC;
  signal \cnt_idel_dec_cpt_r_reg[2]_i_2_n_1\ : STD_LOGIC;
  signal \cnt_idel_dec_cpt_r_reg[2]_i_2_n_2\ : STD_LOGIC;
  signal \cnt_idel_dec_cpt_r_reg[2]_i_2_n_3\ : STD_LOGIC;
  signal \cnt_idel_dec_cpt_r_reg[4]_i_2_n_1\ : STD_LOGIC;
  signal \cnt_idel_dec_cpt_r_reg[4]_i_2_n_3\ : STD_LOGIC;
  signal \cnt_idel_dec_cpt_r_reg[4]_i_8_n_3\ : STD_LOGIC;
  signal \cnt_idel_dec_cpt_r_reg[4]_i_8_n_6\ : STD_LOGIC;
  signal \cnt_idel_dec_cpt_r_reg[4]_i_8_n_7\ : STD_LOGIC;
  signal \cnt_idel_dec_cpt_r_reg_n_0_[0]\ : STD_LOGIC;
  signal \cnt_idel_dec_cpt_r_reg_n_0_[1]\ : STD_LOGIC;
  signal \cnt_idel_dec_cpt_r_reg_n_0_[2]\ : STD_LOGIC;
  signal \cnt_idel_dec_cpt_r_reg_n_0_[3]\ : STD_LOGIC;
  signal \cnt_idel_dec_cpt_r_reg_n_0_[4]\ : STD_LOGIC;
  signal \cnt_idel_dec_cpt_r_reg_n_0_[5]\ : STD_LOGIC;
  signal \cnt_shift_r[0]_i_1_n_0\ : STD_LOGIC;
  signal \cnt_shift_r[1]_i_1_n_0\ : STD_LOGIC;
  signal \cnt_shift_r[1]_i_2_n_0\ : STD_LOGIC;
  signal \cnt_shift_r[2]_i_1_n_0\ : STD_LOGIC;
  signal \cnt_shift_r[3]_i_1_n_0\ : STD_LOGIC;
  signal \cnt_shift_r[3]_i_2_n_0\ : STD_LOGIC;
  signal cnt_shift_r_reg : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal dbg_cpt_first_edge_taps : STD_LOGIC_VECTOR ( 5 to 5 );
  signal dbg_cpt_first_edge_taps0 : STD_LOGIC;
  signal dbg_cpt_second_edge_taps : STD_LOGIC_VECTOR ( 5 to 5 );
  signal \^ddr3_ila_basic\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \ddr3_ila_rdpath[134]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \ddr3_ila_rdpath[135]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \ddr3_ila_rdpath[40]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \ddr3_ila_rdpath[40]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \ddr3_ila_rdpath[41]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \ddr3_ila_rdpath[41]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \ddr3_ila_rdpath[42]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \ddr3_ila_rdpath[42]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \ddr3_ila_rdpath[43]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal detect_edge_done_r : STD_LOGIC;
  signal detect_edge_done_r_i_1_n_0 : STD_LOGIC;
  signal detect_edge_done_r_i_2_n_0 : STD_LOGIC;
  signal done_cnt : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal done_cnt1 : STD_LOGIC;
  signal \done_cnt[0]_i_1_n_0\ : STD_LOGIC;
  signal \done_cnt[1]_i_1_n_0\ : STD_LOGIC;
  signal \done_cnt[2]_i_1_n_0\ : STD_LOGIC;
  signal \done_cnt[3]_i_1_n_0\ : STD_LOGIC;
  signal dqs_po_dec_done_r1 : STD_LOGIC;
  signal dqs_po_dec_done_r2 : STD_LOGIC;
  signal fine_dly_dec_done_r1 : STD_LOGIC;
  signal fine_dly_dec_done_r1_i_1_n_0 : STD_LOGIC;
  signal fine_dly_dec_done_r1_i_2_n_0 : STD_LOGIC;
  signal fine_dly_dec_done_r2 : STD_LOGIC;
  signal first_edge_taps_r : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \first_edge_taps_r[5]_i_1_n_0\ : STD_LOGIC;
  signal \first_edge_taps_r[5]_i_2_n_0\ : STD_LOGIC;
  signal \first_edge_taps_r[5]_i_3_n_0\ : STD_LOGIC;
  signal \first_edge_taps_r_reg_n_0_[0]\ : STD_LOGIC;
  signal \first_edge_taps_r_reg_n_0_[1]\ : STD_LOGIC;
  signal \first_edge_taps_r_reg_n_0_[2]\ : STD_LOGIC;
  signal \first_edge_taps_r_reg_n_0_[3]\ : STD_LOGIC;
  signal \first_edge_taps_r_reg_n_0_[4]\ : STD_LOGIC;
  signal \first_edge_taps_r_reg_n_0_[5]\ : STD_LOGIC;
  signal found_edge_r_i_1_n_0 : STD_LOGIC;
  signal found_edge_r_i_2_n_0 : STD_LOGIC;
  signal found_edge_r_reg_n_0 : STD_LOGIC;
  signal found_first_edge_r_i_1_n_0 : STD_LOGIC;
  signal found_first_edge_r_reg_n_0 : STD_LOGIC;
  signal found_second_edge_r_i_1_n_0 : STD_LOGIC;
  signal found_second_edge_r_reg_n_0 : STD_LOGIC;
  signal found_stable_eye_last_r : STD_LOGIC;
  signal found_stable_eye_last_r_i_1_n_0 : STD_LOGIC;
  signal found_stable_eye_r_i_1_n_0 : STD_LOGIC;
  signal found_stable_eye_r_i_2_n_0 : STD_LOGIC;
  signal found_stable_eye_r_reg_n_0 : STD_LOGIC;
  signal \gen_old_sr_div2.gen_old_sr[0].old_sr_fall0_r_reg[0]_93\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gen_old_sr_div2.gen_old_sr[0].old_sr_fall1_r_reg[0]_77\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gen_old_sr_div2.gen_old_sr[0].old_sr_rise0_r_reg[0]_69\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gen_old_sr_div2.gen_old_sr[0].old_sr_rise1_r_reg[0]_85\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gen_old_sr_div2.gen_old_sr[0].prev_sr_fall0_r_reg[0]_38\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gen_old_sr_div2.gen_old_sr[0].prev_sr_fall1_r_reg[0]_22\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gen_old_sr_div2.gen_old_sr[0].prev_sr_rise0_r_reg[0]_6\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gen_old_sr_div2.gen_old_sr[0].prev_sr_rise1_r_reg[0]_54\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gen_old_sr_div2.gen_old_sr[1].old_sr_fall0_r_reg[1]_94\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gen_old_sr_div2.gen_old_sr[1].old_sr_fall1_r_reg[1]_78\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gen_old_sr_div2.gen_old_sr[1].old_sr_rise0_r_reg[1]_70\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gen_old_sr_div2.gen_old_sr[1].old_sr_rise1_r_reg[1]_86\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gen_old_sr_div2.gen_old_sr[1].prev_sr_fall0_r_reg[1]_40\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gen_old_sr_div2.gen_old_sr[1].prev_sr_fall1_r_reg[1]_24\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gen_old_sr_div2.gen_old_sr[1].prev_sr_rise0_r_reg[1]_8\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gen_old_sr_div2.gen_old_sr[1].prev_sr_rise1_r_reg[1]_56\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gen_old_sr_div2.gen_old_sr[2].old_sr_fall0_r_reg[2]_95\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gen_old_sr_div2.gen_old_sr[2].old_sr_fall1_r_reg[2]_79\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gen_old_sr_div2.gen_old_sr[2].old_sr_rise0_r_reg[2]_71\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gen_old_sr_div2.gen_old_sr[2].old_sr_rise1_r_reg[2]_87\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gen_old_sr_div2.gen_old_sr[2].prev_sr_fall0_r_reg[2]_42\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gen_old_sr_div2.gen_old_sr[2].prev_sr_fall1_r_reg[2]_26\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gen_old_sr_div2.gen_old_sr[2].prev_sr_rise0_r_reg[2]_10\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gen_old_sr_div2.gen_old_sr[2].prev_sr_rise1_r_reg[2]_58\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gen_old_sr_div2.gen_old_sr[3].old_sr_fall0_r_reg[3]_96\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gen_old_sr_div2.gen_old_sr[3].old_sr_fall1_r_reg[3]_80\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gen_old_sr_div2.gen_old_sr[3].old_sr_rise0_r_reg[3]_72\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gen_old_sr_div2.gen_old_sr[3].old_sr_rise1_r_reg[3]_88\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gen_old_sr_div2.gen_old_sr[3].prev_sr_fall0_r_reg[3]_44\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gen_old_sr_div2.gen_old_sr[3].prev_sr_fall1_r_reg[3]_28\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gen_old_sr_div2.gen_old_sr[3].prev_sr_rise0_r_reg[3]_12\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gen_old_sr_div2.gen_old_sr[3].prev_sr_rise1_r_reg[3]_60\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gen_old_sr_div2.gen_old_sr[4].old_sr_fall0_r_reg[4]_97\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gen_old_sr_div2.gen_old_sr[4].old_sr_fall1_r_reg[4]_81\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gen_old_sr_div2.gen_old_sr[4].old_sr_rise0_r_reg[4]_73\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gen_old_sr_div2.gen_old_sr[4].old_sr_rise1_r_reg[4]_89\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gen_old_sr_div2.gen_old_sr[4].prev_sr_fall0_r_reg[4]_46\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gen_old_sr_div2.gen_old_sr[4].prev_sr_fall1_r_reg[4]_30\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gen_old_sr_div2.gen_old_sr[4].prev_sr_rise0_r_reg[4]_14\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gen_old_sr_div2.gen_old_sr[4].prev_sr_rise1_r_reg[4]_62\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gen_old_sr_div2.gen_old_sr[5].old_sr_fall0_r_reg[5]_98\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gen_old_sr_div2.gen_old_sr[5].old_sr_fall1_r_reg[5]_82\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gen_old_sr_div2.gen_old_sr[5].old_sr_rise0_r_reg[5]_74\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gen_old_sr_div2.gen_old_sr[5].old_sr_rise1_r_reg[5]_90\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gen_old_sr_div2.gen_old_sr[5].prev_sr_fall0_r_reg[5]_48\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gen_old_sr_div2.gen_old_sr[5].prev_sr_fall1_r_reg[5]_32\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gen_old_sr_div2.gen_old_sr[5].prev_sr_rise0_r_reg[5]_16\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gen_old_sr_div2.gen_old_sr[5].prev_sr_rise1_r_reg[5]_64\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gen_old_sr_div2.gen_old_sr[6].old_sr_fall0_r_reg[6]_99\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gen_old_sr_div2.gen_old_sr[6].old_sr_fall1_r_reg[6]_83\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gen_old_sr_div2.gen_old_sr[6].old_sr_rise0_r_reg[6]_75\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gen_old_sr_div2.gen_old_sr[6].old_sr_rise1_r_reg[6]_91\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gen_old_sr_div2.gen_old_sr[6].prev_sr_fall0_r_reg[6]_50\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gen_old_sr_div2.gen_old_sr[6].prev_sr_fall1_r_reg[6]_34\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gen_old_sr_div2.gen_old_sr[6].prev_sr_rise0_r_reg[6]_18\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gen_old_sr_div2.gen_old_sr[6].prev_sr_rise1_r_reg[6]_66\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gen_old_sr_div2.gen_old_sr[7].old_sr_fall0_r_reg[7]_100\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gen_old_sr_div2.gen_old_sr[7].old_sr_fall1_r_reg[7]_84\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gen_old_sr_div2.gen_old_sr[7].old_sr_rise0_r_reg[7]_76\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gen_old_sr_div2.gen_old_sr[7].old_sr_rise1_r_reg[7]_92\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gen_old_sr_div2.gen_old_sr[7].prev_sr_fall0_r_reg[7]_52\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gen_old_sr_div2.gen_old_sr[7].prev_sr_fall1_r_reg[7]_36\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gen_old_sr_div2.gen_old_sr[7].prev_sr_rise0_r_reg[7]_20\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gen_old_sr_div2.gen_old_sr[7].prev_sr_rise1_r_reg[7]_68\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gen_pat_match_div2.gen_pat_match[0].idel_pat0_match_fall1_r[0]_i_1_n_0\ : STD_LOGIC;
  signal \gen_pat_match_div2.gen_pat_match[0].idel_pat0_match_rise0_r[0]_i_1_n_0\ : STD_LOGIC;
  signal \gen_pat_match_div2.gen_pat_match[0].idel_pat0_match_rise1_r[0]_i_1_n_0\ : STD_LOGIC;
  signal \gen_pat_match_div2.gen_pat_match[0].idel_pat1_match_fall1_r[0]_i_1_n_0\ : STD_LOGIC;
  signal \gen_pat_match_div2.gen_pat_match[0].idel_pat1_match_fall1_r_reg\ : STD_LOGIC;
  signal \gen_pat_match_div2.gen_pat_match[0].idel_pat1_match_rise0_r[0]_i_1_n_0\ : STD_LOGIC;
  signal \gen_pat_match_div2.gen_pat_match[0].idel_pat1_match_rise0_r_reg\ : STD_LOGIC;
  signal \gen_pat_match_div2.gen_pat_match[0].idel_pat1_match_rise1_r[0]_i_1_n_0\ : STD_LOGIC;
  signal \gen_pat_match_div2.gen_pat_match[0].idel_pat1_match_rise1_r_reg\ : STD_LOGIC;
  signal \gen_pat_match_div2.gen_pat_match[0].pat0_match_fall0_r[0]_i_1_n_0\ : STD_LOGIC;
  signal \gen_pat_match_div2.gen_pat_match[0].pat0_match_fall1_r[0]_i_1_n_0\ : STD_LOGIC;
  signal \gen_pat_match_div2.gen_pat_match[0].pat0_match_rise0_r[0]_i_1_n_0\ : STD_LOGIC;
  signal \gen_pat_match_div2.gen_pat_match[0].pat0_match_rise1_r[0]_i_1_n_0\ : STD_LOGIC;
  signal \gen_pat_match_div2.gen_pat_match[0].pat1_match_fall0_r[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \gen_pat_match_div2.gen_pat_match[0].pat1_match_fall0_r_reg\ : STD_LOGIC;
  signal \gen_pat_match_div2.gen_pat_match[0].pat1_match_fall1_r[0]_i_1_n_0\ : STD_LOGIC;
  signal \gen_pat_match_div2.gen_pat_match[0].pat1_match_fall1_r_reg\ : STD_LOGIC;
  signal \gen_pat_match_div2.gen_pat_match[0].pat1_match_rise1_r[0]_i_1_n_0\ : STD_LOGIC;
  signal \gen_pat_match_div2.gen_pat_match[0].pat1_match_rise1_r_reg\ : STD_LOGIC;
  signal \gen_pat_match_div2.gen_pat_match[1].idel_pat0_match_fall0_r[1]_i_1_n_0\ : STD_LOGIC;
  signal \gen_pat_match_div2.gen_pat_match[1].idel_pat0_match_fall1_r[1]_i_1_n_0\ : STD_LOGIC;
  signal \gen_pat_match_div2.gen_pat_match[1].idel_pat1_match_fall0_r[1]_i_1_n_0\ : STD_LOGIC;
  signal \gen_pat_match_div2.gen_pat_match[1].idel_pat1_match_fall0_r_reg\ : STD_LOGIC;
  signal \gen_pat_match_div2.gen_pat_match[1].idel_pat1_match_fall1_r[1]_i_1_n_0\ : STD_LOGIC;
  signal \gen_pat_match_div2.gen_pat_match[1].idel_pat1_match_fall1_r_reg\ : STD_LOGIC;
  signal \gen_pat_match_div2.gen_pat_match[1].idel_pat1_match_rise0_r[1]_i_1_n_0\ : STD_LOGIC;
  signal \gen_pat_match_div2.gen_pat_match[1].idel_pat1_match_rise0_r_reg\ : STD_LOGIC;
  signal \gen_pat_match_div2.gen_pat_match[1].pat0_match_fall1_r[1]_i_1_n_0\ : STD_LOGIC;
  signal \gen_pat_match_div2.gen_pat_match[1].pat0_match_rise0_r[1]_i_1_n_0\ : STD_LOGIC;
  signal \gen_pat_match_div2.gen_pat_match[1].pat0_match_rise1_r[1]_i_1_n_0\ : STD_LOGIC;
  signal \gen_pat_match_div2.gen_pat_match[1].pat1_match_fall1_r[1]_i_1_n_0\ : STD_LOGIC;
  signal \gen_pat_match_div2.gen_pat_match[1].pat1_match_fall1_r_reg\ : STD_LOGIC;
  signal \gen_pat_match_div2.gen_pat_match[1].pat1_match_rise1_r[1]_i_1_n_0\ : STD_LOGIC;
  signal \gen_pat_match_div2.gen_pat_match[1].pat1_match_rise1_r_reg\ : STD_LOGIC;
  signal \gen_pat_match_div2.gen_pat_match[2].idel_pat0_match_fall0_r[2]_i_1_n_0\ : STD_LOGIC;
  signal \gen_pat_match_div2.gen_pat_match[2].idel_pat0_match_rise0_r[2]_i_1_n_0\ : STD_LOGIC;
  signal \gen_pat_match_div2.gen_pat_match[2].idel_pat0_match_rise1_r[2]_i_1_n_0\ : STD_LOGIC;
  signal \gen_pat_match_div2.gen_pat_match[2].idel_pat1_match_fall0_r[2]_i_1_n_0\ : STD_LOGIC;
  signal \gen_pat_match_div2.gen_pat_match[2].idel_pat1_match_fall0_r_reg\ : STD_LOGIC;
  signal \gen_pat_match_div2.gen_pat_match[2].idel_pat1_match_rise0_r[2]_i_1_n_0\ : STD_LOGIC;
  signal \gen_pat_match_div2.gen_pat_match[2].idel_pat1_match_rise0_r_reg\ : STD_LOGIC;
  signal \gen_pat_match_div2.gen_pat_match[2].idel_pat1_match_rise1_r[2]_i_1_n_0\ : STD_LOGIC;
  signal \gen_pat_match_div2.gen_pat_match[2].idel_pat1_match_rise1_r_reg\ : STD_LOGIC;
  signal \gen_pat_match_div2.gen_pat_match[2].pat0_match_fall0_r[2]_i_1_n_0\ : STD_LOGIC;
  signal \gen_pat_match_div2.gen_pat_match[2].pat0_match_fall1_r[2]_i_1_n_0\ : STD_LOGIC;
  signal \gen_pat_match_div2.gen_pat_match[2].pat0_match_rise0_r[2]_i_1_n_0\ : STD_LOGIC;
  signal \gen_pat_match_div2.gen_pat_match[2].pat1_match_fall0_r[2]_i_1_n_0\ : STD_LOGIC;
  signal \gen_pat_match_div2.gen_pat_match[2].pat1_match_fall0_r_reg\ : STD_LOGIC;
  signal \gen_pat_match_div2.gen_pat_match[2].pat1_match_fall1_r[2]_i_1_n_0\ : STD_LOGIC;
  signal \gen_pat_match_div2.gen_pat_match[2].pat1_match_fall1_r_reg\ : STD_LOGIC;
  signal \gen_pat_match_div2.gen_pat_match[2].pat1_match_rise0_r[2]_i_1_n_0\ : STD_LOGIC;
  signal \gen_pat_match_div2.gen_pat_match[2].pat1_match_rise0_r_reg\ : STD_LOGIC;
  signal \gen_pat_match_div2.gen_pat_match[3].idel_pat0_match_fall0_r[3]_i_1_n_0\ : STD_LOGIC;
  signal \gen_pat_match_div2.gen_pat_match[3].idel_pat0_match_fall1_r[3]_i_1_n_0\ : STD_LOGIC;
  signal \gen_pat_match_div2.gen_pat_match[3].idel_pat0_match_rise1_r[3]_i_1_n_0\ : STD_LOGIC;
  signal \gen_pat_match_div2.gen_pat_match[3].idel_pat1_match_fall0_r[3]_i_1_n_0\ : STD_LOGIC;
  signal \gen_pat_match_div2.gen_pat_match[3].idel_pat1_match_fall0_r_reg\ : STD_LOGIC;
  signal \gen_pat_match_div2.gen_pat_match[3].idel_pat1_match_fall1_r[3]_i_1_n_0\ : STD_LOGIC;
  signal \gen_pat_match_div2.gen_pat_match[3].idel_pat1_match_fall1_r_reg\ : STD_LOGIC;
  signal \gen_pat_match_div2.gen_pat_match[3].idel_pat1_match_rise1_r[3]_i_1_n_0\ : STD_LOGIC;
  signal \gen_pat_match_div2.gen_pat_match[3].idel_pat1_match_rise1_r_reg\ : STD_LOGIC;
  signal \gen_pat_match_div2.gen_pat_match[3].pat0_match_fall0_r[3]_i_1_n_0\ : STD_LOGIC;
  signal \gen_pat_match_div2.gen_pat_match[3].pat0_match_rise0_r[3]_i_1_n_0\ : STD_LOGIC;
  signal \gen_pat_match_div2.gen_pat_match[3].pat0_match_rise1_r[3]_i_1_n_0\ : STD_LOGIC;
  signal \gen_pat_match_div2.gen_pat_match[3].pat1_match_fall0_r[3]_i_1_n_0\ : STD_LOGIC;
  signal \gen_pat_match_div2.gen_pat_match[3].pat1_match_fall0_r_reg\ : STD_LOGIC;
  signal \gen_pat_match_div2.gen_pat_match[3].pat1_match_rise0_r[3]_i_1_n_0\ : STD_LOGIC;
  signal \gen_pat_match_div2.gen_pat_match[3].pat1_match_rise0_r_reg\ : STD_LOGIC;
  signal \gen_pat_match_div2.gen_pat_match[3].pat1_match_rise1_r[3]_i_1_n_0\ : STD_LOGIC;
  signal \gen_pat_match_div2.gen_pat_match[3].pat1_match_rise1_r_reg\ : STD_LOGIC;
  signal \gen_pat_match_div2.gen_pat_match[4].idel_pat0_match_fall0_r[4]_i_1_n_0\ : STD_LOGIC;
  signal \gen_pat_match_div2.gen_pat_match[4].idel_pat0_match_fall1_r[4]_i_1_n_0\ : STD_LOGIC;
  signal \gen_pat_match_div2.gen_pat_match[4].idel_pat0_match_rise0_r[4]_i_1_n_0\ : STD_LOGIC;
  signal \gen_pat_match_div2.gen_pat_match[4].idel_pat0_match_rise1_r[4]_i_1_n_0\ : STD_LOGIC;
  signal \gen_pat_match_div2.gen_pat_match[4].idel_pat1_match_fall1_r[4]_i_1_n_0\ : STD_LOGIC;
  signal \gen_pat_match_div2.gen_pat_match[4].idel_pat1_match_fall1_r_reg\ : STD_LOGIC;
  signal \gen_pat_match_div2.gen_pat_match[4].idel_pat1_match_rise0_r[4]_i_1_n_0\ : STD_LOGIC;
  signal \gen_pat_match_div2.gen_pat_match[4].idel_pat1_match_rise0_r_reg\ : STD_LOGIC;
  signal \gen_pat_match_div2.gen_pat_match[4].idel_pat1_match_rise1_r[4]_i_1_n_0\ : STD_LOGIC;
  signal \gen_pat_match_div2.gen_pat_match[4].idel_pat1_match_rise1_r_reg\ : STD_LOGIC;
  signal \gen_pat_match_div2.gen_pat_match[4].pat0_match_fall0_r[4]_i_1_n_0\ : STD_LOGIC;
  signal \gen_pat_match_div2.gen_pat_match[4].pat0_match_fall1_r[4]_i_1_n_0\ : STD_LOGIC;
  signal \gen_pat_match_div2.gen_pat_match[4].pat0_match_rise0_r[4]_i_1_n_0\ : STD_LOGIC;
  signal \gen_pat_match_div2.gen_pat_match[4].pat0_match_rise1_r[4]_i_1_n_0\ : STD_LOGIC;
  signal \gen_pat_match_div2.gen_pat_match[4].pat1_match_fall0_r[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \gen_pat_match_div2.gen_pat_match[4].pat1_match_fall0_r_reg\ : STD_LOGIC;
  signal \gen_pat_match_div2.gen_pat_match[4].pat1_match_fall1_r[4]_i_1_n_0\ : STD_LOGIC;
  signal \gen_pat_match_div2.gen_pat_match[4].pat1_match_fall1_r_reg\ : STD_LOGIC;
  signal \gen_pat_match_div2.gen_pat_match[4].pat1_match_rise1_r[4]_i_1_n_0\ : STD_LOGIC;
  signal \gen_pat_match_div2.gen_pat_match[4].pat1_match_rise1_r_reg\ : STD_LOGIC;
  signal \gen_pat_match_div2.gen_pat_match[5].idel_pat0_match_fall0_r[5]_i_1_n_0\ : STD_LOGIC;
  signal \gen_pat_match_div2.gen_pat_match[5].idel_pat0_match_fall1_r[5]_i_1_n_0\ : STD_LOGIC;
  signal \gen_pat_match_div2.gen_pat_match[5].idel_pat0_match_rise0_r[5]_i_1_n_0\ : STD_LOGIC;
  signal \gen_pat_match_div2.gen_pat_match[5].idel_pat0_match_rise1_r[5]_i_1_n_0\ : STD_LOGIC;
  signal \gen_pat_match_div2.gen_pat_match[5].idel_pat1_match_fall0_r[5]_i_1_n_0\ : STD_LOGIC;
  signal \gen_pat_match_div2.gen_pat_match[5].idel_pat1_match_fall0_r_reg\ : STD_LOGIC;
  signal \gen_pat_match_div2.gen_pat_match[5].idel_pat1_match_fall1_r[5]_i_1_n_0\ : STD_LOGIC;
  signal \gen_pat_match_div2.gen_pat_match[5].idel_pat1_match_fall1_r_reg\ : STD_LOGIC;
  signal \gen_pat_match_div2.gen_pat_match[5].idel_pat1_match_rise0_r[5]_i_1_n_0\ : STD_LOGIC;
  signal \gen_pat_match_div2.gen_pat_match[5].idel_pat1_match_rise0_r_reg\ : STD_LOGIC;
  signal \gen_pat_match_div2.gen_pat_match[5].pat0_match_fall0_r[5]_i_1_n_0\ : STD_LOGIC;
  signal \gen_pat_match_div2.gen_pat_match[5].pat0_match_fall1_r[5]_i_1_n_0\ : STD_LOGIC;
  signal \gen_pat_match_div2.gen_pat_match[5].pat0_match_rise0_r[5]_i_1_n_0\ : STD_LOGIC;
  signal \gen_pat_match_div2.gen_pat_match[5].pat0_match_rise1_r[5]_i_1_n_0\ : STD_LOGIC;
  signal \gen_pat_match_div2.gen_pat_match[5].pat1_match_fall1_r[5]_i_1_n_0\ : STD_LOGIC;
  signal \gen_pat_match_div2.gen_pat_match[5].pat1_match_fall1_r_reg\ : STD_LOGIC;
  signal \gen_pat_match_div2.gen_pat_match[5].pat1_match_rise1_r[5]_i_1_n_0\ : STD_LOGIC;
  signal \gen_pat_match_div2.gen_pat_match[5].pat1_match_rise1_r_reg\ : STD_LOGIC;
  signal \gen_pat_match_div2.gen_pat_match[6].idel_pat0_match_fall0_r[6]_i_1_n_0\ : STD_LOGIC;
  signal \gen_pat_match_div2.gen_pat_match[6].idel_pat0_match_fall1_r[6]_i_1_n_0\ : STD_LOGIC;
  signal \gen_pat_match_div2.gen_pat_match[6].idel_pat0_match_rise0_r[6]_i_1_n_0\ : STD_LOGIC;
  signal \gen_pat_match_div2.gen_pat_match[6].idel_pat0_match_rise1_r[6]_i_1_n_0\ : STD_LOGIC;
  signal \gen_pat_match_div2.gen_pat_match[6].idel_pat1_match_fall0_r[6]_i_1_n_0\ : STD_LOGIC;
  signal \gen_pat_match_div2.gen_pat_match[6].idel_pat1_match_fall0_r_reg\ : STD_LOGIC;
  signal \gen_pat_match_div2.gen_pat_match[6].idel_pat1_match_rise0_r[6]_i_1_n_0\ : STD_LOGIC;
  signal \gen_pat_match_div2.gen_pat_match[6].idel_pat1_match_rise0_r_reg\ : STD_LOGIC;
  signal \gen_pat_match_div2.gen_pat_match[6].idel_pat1_match_rise1_r[6]_i_1_n_0\ : STD_LOGIC;
  signal \gen_pat_match_div2.gen_pat_match[6].idel_pat1_match_rise1_r_reg\ : STD_LOGIC;
  signal \gen_pat_match_div2.gen_pat_match[6].pat0_match_fall0_r[6]_i_1_n_0\ : STD_LOGIC;
  signal \gen_pat_match_div2.gen_pat_match[6].pat0_match_fall1_r[6]_i_1_n_0\ : STD_LOGIC;
  signal \gen_pat_match_div2.gen_pat_match[6].pat0_match_rise0_r[6]_i_1_n_0\ : STD_LOGIC;
  signal \gen_pat_match_div2.gen_pat_match[6].pat0_match_rise1_r[6]_i_1_n_0\ : STD_LOGIC;
  signal \gen_pat_match_div2.gen_pat_match[6].pat1_match_fall0_r[6]_i_1_n_0\ : STD_LOGIC;
  signal \gen_pat_match_div2.gen_pat_match[6].pat1_match_fall0_r_reg\ : STD_LOGIC;
  signal \gen_pat_match_div2.gen_pat_match[6].pat1_match_fall1_r[6]_i_1_n_0\ : STD_LOGIC;
  signal \gen_pat_match_div2.gen_pat_match[6].pat1_match_fall1_r_reg\ : STD_LOGIC;
  signal \gen_pat_match_div2.gen_pat_match[6].pat1_match_rise0_r[6]_i_1_n_0\ : STD_LOGIC;
  signal \gen_pat_match_div2.gen_pat_match[6].pat1_match_rise0_r_reg\ : STD_LOGIC;
  signal \gen_pat_match_div2.gen_pat_match[7].idel_pat0_match_fall0_r[7]_i_1_n_0\ : STD_LOGIC;
  signal \gen_pat_match_div2.gen_pat_match[7].idel_pat0_match_fall1_r[7]_i_1_n_0\ : STD_LOGIC;
  signal \gen_pat_match_div2.gen_pat_match[7].idel_pat0_match_rise0_r[7]_i_1_n_0\ : STD_LOGIC;
  signal \gen_pat_match_div2.gen_pat_match[7].idel_pat0_match_rise1_r[7]_i_1_n_0\ : STD_LOGIC;
  signal \gen_pat_match_div2.gen_pat_match[7].idel_pat1_match_fall0_r[7]_i_1_n_0\ : STD_LOGIC;
  signal \gen_pat_match_div2.gen_pat_match[7].idel_pat1_match_fall0_r_reg\ : STD_LOGIC;
  signal \gen_pat_match_div2.gen_pat_match[7].idel_pat1_match_fall1_r[7]_i_1_n_0\ : STD_LOGIC;
  signal \gen_pat_match_div2.gen_pat_match[7].idel_pat1_match_fall1_r_reg\ : STD_LOGIC;
  signal \gen_pat_match_div2.gen_pat_match[7].idel_pat1_match_rise1_r[7]_i_1_n_0\ : STD_LOGIC;
  signal \gen_pat_match_div2.gen_pat_match[7].idel_pat1_match_rise1_r_reg\ : STD_LOGIC;
  signal \gen_pat_match_div2.gen_pat_match[7].pat0_match_fall0_r[7]_i_1_n_0\ : STD_LOGIC;
  signal \gen_pat_match_div2.gen_pat_match[7].pat0_match_fall1_r[7]_i_1_n_0\ : STD_LOGIC;
  signal \gen_pat_match_div2.gen_pat_match[7].pat0_match_rise0_r[7]_i_1_n_0\ : STD_LOGIC;
  signal \gen_pat_match_div2.gen_pat_match[7].pat0_match_rise1_r[7]_i_1_n_0\ : STD_LOGIC;
  signal \gen_pat_match_div2.gen_pat_match[7].pat1_match_fall0_r[7]_i_1_n_0\ : STD_LOGIC;
  signal \gen_pat_match_div2.gen_pat_match[7].pat1_match_fall0_r_reg\ : STD_LOGIC;
  signal \gen_pat_match_div2.gen_pat_match[7].pat1_match_rise0_r[7]_i_1_n_0\ : STD_LOGIC;
  signal \gen_pat_match_div2.gen_pat_match[7].pat1_match_rise0_r_reg\ : STD_LOGIC;
  signal \gen_pat_match_div2.gen_pat_match[7].pat1_match_rise1_r[7]_i_1_n_0\ : STD_LOGIC;
  signal \gen_pat_match_div2.gen_pat_match[7].pat1_match_rise1_r_reg\ : STD_LOGIC;
  signal \gen_pat_match_div2.idel_pat0_data_match_r_reg_n_0\ : STD_LOGIC;
  signal \gen_pat_match_div2.idel_pat0_match_fall0_and_r_i_1_n_0\ : STD_LOGIC;
  signal \gen_pat_match_div2.idel_pat0_match_fall0_and_r_i_2_n_0\ : STD_LOGIC;
  signal \gen_pat_match_div2.idel_pat0_match_fall1_and_r_i_1_n_0\ : STD_LOGIC;
  signal \gen_pat_match_div2.idel_pat0_match_fall1_and_r_i_2_n_0\ : STD_LOGIC;
  signal \gen_pat_match_div2.idel_pat0_match_rise0_and_r_i_1_n_0\ : STD_LOGIC;
  signal \gen_pat_match_div2.idel_pat0_match_rise0_and_r_i_2_n_0\ : STD_LOGIC;
  signal \gen_pat_match_div2.idel_pat0_match_rise1_and_r_i_1_n_0\ : STD_LOGIC;
  signal \gen_pat_match_div2.idel_pat0_match_rise1_and_r_i_2_n_0\ : STD_LOGIC;
  signal \gen_pat_match_div2.idel_pat1_data_match_r_reg_n_0\ : STD_LOGIC;
  signal \gen_pat_match_div2.idel_pat1_match_fall0_and_r_i_1_n_0\ : STD_LOGIC;
  signal \gen_pat_match_div2.idel_pat1_match_fall0_and_r_i_2_n_0\ : STD_LOGIC;
  signal \gen_pat_match_div2.idel_pat1_match_fall1_and_r_i_1_n_0\ : STD_LOGIC;
  signal \gen_pat_match_div2.idel_pat1_match_fall1_and_r_i_2_n_0\ : STD_LOGIC;
  signal \gen_pat_match_div2.idel_pat1_match_rise0_and_r_i_1_n_0\ : STD_LOGIC;
  signal \gen_pat_match_div2.idel_pat1_match_rise0_and_r_i_2_n_0\ : STD_LOGIC;
  signal \gen_pat_match_div2.idel_pat1_match_rise1_and_r_i_1_n_0\ : STD_LOGIC;
  signal \gen_pat_match_div2.idel_pat1_match_rise1_and_r_i_2_n_0\ : STD_LOGIC;
  signal \gen_pat_match_div2.idel_pat_data_match_i_1_n_0\ : STD_LOGIC;
  signal \gen_pat_match_div2.idel_pat_data_match_reg_n_0\ : STD_LOGIC;
  signal \gen_pat_match_div2.pat0_data_match_r_reg_n_0\ : STD_LOGIC;
  signal \gen_pat_match_div2.pat0_match_fall0_and_r_i_1_n_0\ : STD_LOGIC;
  signal \gen_pat_match_div2.pat0_match_fall0_and_r_i_2_n_0\ : STD_LOGIC;
  signal \gen_pat_match_div2.pat0_match_fall1_and_r_i_1_n_0\ : STD_LOGIC;
  signal \gen_pat_match_div2.pat0_match_fall1_and_r_i_2_n_0\ : STD_LOGIC;
  signal \gen_pat_match_div2.pat0_match_rise0_and_r_i_1_n_0\ : STD_LOGIC;
  signal \gen_pat_match_div2.pat0_match_rise0_and_r_i_2_n_0\ : STD_LOGIC;
  signal \gen_pat_match_div2.pat0_match_rise1_and_r_i_1_n_0\ : STD_LOGIC;
  signal \gen_pat_match_div2.pat0_match_rise1_and_r_i_2_n_0\ : STD_LOGIC;
  signal \gen_pat_match_div2.pat1_data_match_r_reg_n_0\ : STD_LOGIC;
  signal \gen_pat_match_div2.pat1_match_fall0_and_r_i_1_n_0\ : STD_LOGIC;
  signal \gen_pat_match_div2.pat1_match_fall0_and_r_i_2_n_0\ : STD_LOGIC;
  signal \gen_pat_match_div2.pat1_match_fall1_and_r_i_1_n_0\ : STD_LOGIC;
  signal \gen_pat_match_div2.pat1_match_fall1_and_r_i_2_n_0\ : STD_LOGIC;
  signal \gen_pat_match_div2.pat1_match_rise0_and_r_i_1_n_0\ : STD_LOGIC;
  signal \gen_pat_match_div2.pat1_match_rise0_and_r_i_2_n_0\ : STD_LOGIC;
  signal \gen_pat_match_div2.pat1_match_rise1_and_r_i_1_n_0\ : STD_LOGIC;
  signal \gen_pat_match_div2.pat1_match_rise1_and_r_i_2_n_0\ : STD_LOGIC;
  signal \gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_fall0_r_reg[0]_37\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_fall1_r_reg[0]_21\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_rise0_r_reg[0]_5\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_rise1_r_reg[0]_53\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_fall0_r_reg[1]_39\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_fall1_r_reg[1]_23\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_rise0_r_reg[1]_7\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_rise1_r_reg[1]_55\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_fall0_r_reg[2]_41\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_fall1_r_reg[2]_25\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_rise0_r_reg[2]_9\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_rise1_r_reg[2]_57\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_fall0_r_reg[3]_43\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_fall1_r_reg[3]_27\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_rise0_r_reg[3]_11\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_rise1_r_reg[3]_59\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_fall0_r_reg[4]_45\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_fall1_r_reg[4]_29\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_rise0_r_reg[4]_13\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_rise1_r_reg[4]_61\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_fall0_r_reg[5]_47\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_fall1_r_reg[5]_31\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_rise0_r_reg[5]_15\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_rise1_r_reg[5]_63\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_fall0_r_reg[6]_49\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_fall1_r_reg[6]_33\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_rise0_r_reg[6]_17\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_rise1_r_reg[6]_65\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_fall0_r_reg[7]_51\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_fall1_r_reg[7]_35\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_rise0_r_reg[7]_19\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_rise1_r_reg[7]_67\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gen_sr_match_div2.gen_sr_match[0].old_sr_diff_r_reg_n_0_[0]\ : STD_LOGIC;
  signal \gen_sr_match_div2.gen_sr_match[0].old_sr_match_cyc2_r_reg\ : STD_LOGIC;
  signal \gen_sr_match_div2.gen_sr_match[0].old_sr_match_cyc2_r_reg0__0\ : STD_LOGIC;
  signal \gen_sr_match_div2.gen_sr_match[0].old_sr_match_fall0_r[0]_i_1_n_0\ : STD_LOGIC;
  signal \gen_sr_match_div2.gen_sr_match[0].old_sr_match_fall0_r_reg_n_0_[0]\ : STD_LOGIC;
  signal \gen_sr_match_div2.gen_sr_match[0].old_sr_match_fall1_r[0]_i_1_n_0\ : STD_LOGIC;
  signal \gen_sr_match_div2.gen_sr_match[0].old_sr_match_fall1_r_reg_n_0_[0]\ : STD_LOGIC;
  signal \gen_sr_match_div2.gen_sr_match[0].old_sr_match_rise0_r[0]_i_1_n_0\ : STD_LOGIC;
  signal \gen_sr_match_div2.gen_sr_match[0].old_sr_match_rise0_r_reg_n_0_[0]\ : STD_LOGIC;
  signal \gen_sr_match_div2.gen_sr_match[0].old_sr_match_rise1_r[0]_i_1_n_0\ : STD_LOGIC;
  signal \gen_sr_match_div2.gen_sr_match[0].old_sr_match_rise1_r_reg_n_0_[0]\ : STD_LOGIC;
  signal \gen_sr_match_div2.gen_sr_match[0].prev_sr_diff_r[0]_i_1_n_0\ : STD_LOGIC;
  signal \gen_sr_match_div2.gen_sr_match[0].prev_sr_diff_r_reg_n_0_[0]\ : STD_LOGIC;
  signal \gen_sr_match_div2.gen_sr_match[0].prev_sr_match_cyc2_r_reg\ : STD_LOGIC;
  signal \gen_sr_match_div2.gen_sr_match[0].prev_sr_match_cyc2_r_reg0__0\ : STD_LOGIC;
  signal \gen_sr_match_div2.gen_sr_match[0].prev_sr_match_fall0_r[0]_i_1_n_0\ : STD_LOGIC;
  signal \gen_sr_match_div2.gen_sr_match[0].prev_sr_match_fall0_r_reg_n_0_[0]\ : STD_LOGIC;
  signal \gen_sr_match_div2.gen_sr_match[0].prev_sr_match_fall1_r[0]_i_1_n_0\ : STD_LOGIC;
  signal \gen_sr_match_div2.gen_sr_match[0].prev_sr_match_fall1_r_reg_n_0_[0]\ : STD_LOGIC;
  signal \gen_sr_match_div2.gen_sr_match[0].prev_sr_match_rise0_r[0]_i_1_n_0\ : STD_LOGIC;
  signal \gen_sr_match_div2.gen_sr_match[0].prev_sr_match_rise0_r_reg_n_0_[0]\ : STD_LOGIC;
  signal \gen_sr_match_div2.gen_sr_match[0].prev_sr_match_rise1_r[0]_i_1_n_0\ : STD_LOGIC;
  signal \gen_sr_match_div2.gen_sr_match[0].prev_sr_match_rise1_r_reg_n_0_[0]\ : STD_LOGIC;
  signal \gen_sr_match_div2.gen_sr_match[1].old_sr_match_cyc2_r_reg\ : STD_LOGIC;
  signal \gen_sr_match_div2.gen_sr_match[1].old_sr_match_cyc2_r_reg0__0\ : STD_LOGIC;
  signal \gen_sr_match_div2.gen_sr_match[1].old_sr_match_fall0_r[1]_i_1_n_0\ : STD_LOGIC;
  signal \gen_sr_match_div2.gen_sr_match[1].old_sr_match_fall1_r[1]_i_1_n_0\ : STD_LOGIC;
  signal \gen_sr_match_div2.gen_sr_match[1].old_sr_match_rise0_r[1]_i_1_n_0\ : STD_LOGIC;
  signal \gen_sr_match_div2.gen_sr_match[1].old_sr_match_rise1_r[1]_i_1_n_0\ : STD_LOGIC;
  signal \gen_sr_match_div2.gen_sr_match[1].prev_sr_match_cyc2_r_reg\ : STD_LOGIC;
  signal \gen_sr_match_div2.gen_sr_match[1].prev_sr_match_cyc2_r_reg0__0\ : STD_LOGIC;
  signal \gen_sr_match_div2.gen_sr_match[1].prev_sr_match_fall0_r[1]_i_1_n_0\ : STD_LOGIC;
  signal \gen_sr_match_div2.gen_sr_match[1].prev_sr_match_fall1_r[1]_i_1_n_0\ : STD_LOGIC;
  signal \gen_sr_match_div2.gen_sr_match[1].prev_sr_match_rise0_r[1]_i_1_n_0\ : STD_LOGIC;
  signal \gen_sr_match_div2.gen_sr_match[1].prev_sr_match_rise1_r[1]_i_1_n_0\ : STD_LOGIC;
  signal \gen_sr_match_div2.gen_sr_match[2].old_sr_match_cyc2_r_reg\ : STD_LOGIC;
  signal \gen_sr_match_div2.gen_sr_match[2].old_sr_match_cyc2_r_reg0__0\ : STD_LOGIC;
  signal \gen_sr_match_div2.gen_sr_match[2].old_sr_match_fall0_r[2]_i_1_n_0\ : STD_LOGIC;
  signal \gen_sr_match_div2.gen_sr_match[2].old_sr_match_fall1_r[2]_i_1_n_0\ : STD_LOGIC;
  signal \gen_sr_match_div2.gen_sr_match[2].old_sr_match_rise0_r[2]_i_1_n_0\ : STD_LOGIC;
  signal \gen_sr_match_div2.gen_sr_match[2].old_sr_match_rise1_r[2]_i_1_n_0\ : STD_LOGIC;
  signal \gen_sr_match_div2.gen_sr_match[2].prev_sr_match_cyc2_r_reg\ : STD_LOGIC;
  signal \gen_sr_match_div2.gen_sr_match[2].prev_sr_match_cyc2_r_reg0__0\ : STD_LOGIC;
  signal \gen_sr_match_div2.gen_sr_match[2].prev_sr_match_fall0_r[2]_i_1_n_0\ : STD_LOGIC;
  signal \gen_sr_match_div2.gen_sr_match[2].prev_sr_match_fall1_r[2]_i_1_n_0\ : STD_LOGIC;
  signal \gen_sr_match_div2.gen_sr_match[2].prev_sr_match_rise0_r[2]_i_1_n_0\ : STD_LOGIC;
  signal \gen_sr_match_div2.gen_sr_match[2].prev_sr_match_rise1_r[2]_i_1_n_0\ : STD_LOGIC;
  signal \gen_sr_match_div2.gen_sr_match[3].old_sr_match_cyc2_r_reg\ : STD_LOGIC;
  signal \gen_sr_match_div2.gen_sr_match[3].old_sr_match_cyc2_r_reg0__0\ : STD_LOGIC;
  signal \gen_sr_match_div2.gen_sr_match[3].old_sr_match_fall0_r[3]_i_1_n_0\ : STD_LOGIC;
  signal \gen_sr_match_div2.gen_sr_match[3].old_sr_match_fall1_r[3]_i_1_n_0\ : STD_LOGIC;
  signal \gen_sr_match_div2.gen_sr_match[3].old_sr_match_rise0_r[3]_i_1_n_0\ : STD_LOGIC;
  signal \gen_sr_match_div2.gen_sr_match[3].old_sr_match_rise1_r[3]_i_1_n_0\ : STD_LOGIC;
  signal \gen_sr_match_div2.gen_sr_match[3].prev_sr_match_cyc2_r_reg\ : STD_LOGIC;
  signal \gen_sr_match_div2.gen_sr_match[3].prev_sr_match_cyc2_r_reg0__0\ : STD_LOGIC;
  signal \gen_sr_match_div2.gen_sr_match[3].prev_sr_match_fall0_r[3]_i_1_n_0\ : STD_LOGIC;
  signal \gen_sr_match_div2.gen_sr_match[3].prev_sr_match_fall1_r[3]_i_1_n_0\ : STD_LOGIC;
  signal \gen_sr_match_div2.gen_sr_match[3].prev_sr_match_rise0_r[3]_i_1_n_0\ : STD_LOGIC;
  signal \gen_sr_match_div2.gen_sr_match[3].prev_sr_match_rise1_r[3]_i_1_n_0\ : STD_LOGIC;
  signal \gen_sr_match_div2.gen_sr_match[4].old_sr_match_cyc2_r_reg\ : STD_LOGIC;
  signal \gen_sr_match_div2.gen_sr_match[4].old_sr_match_cyc2_r_reg0__0\ : STD_LOGIC;
  signal \gen_sr_match_div2.gen_sr_match[4].old_sr_match_fall0_r[4]_i_1_n_0\ : STD_LOGIC;
  signal \gen_sr_match_div2.gen_sr_match[4].old_sr_match_fall1_r[4]_i_1_n_0\ : STD_LOGIC;
  signal \gen_sr_match_div2.gen_sr_match[4].old_sr_match_rise0_r[4]_i_1_n_0\ : STD_LOGIC;
  signal \gen_sr_match_div2.gen_sr_match[4].old_sr_match_rise1_r[4]_i_1_n_0\ : STD_LOGIC;
  signal \gen_sr_match_div2.gen_sr_match[4].prev_sr_match_cyc2_r_reg\ : STD_LOGIC;
  signal \gen_sr_match_div2.gen_sr_match[4].prev_sr_match_cyc2_r_reg0__0\ : STD_LOGIC;
  signal \gen_sr_match_div2.gen_sr_match[4].prev_sr_match_fall0_r[4]_i_1_n_0\ : STD_LOGIC;
  signal \gen_sr_match_div2.gen_sr_match[4].prev_sr_match_fall1_r[4]_i_1_n_0\ : STD_LOGIC;
  signal \gen_sr_match_div2.gen_sr_match[4].prev_sr_match_rise0_r[4]_i_1_n_0\ : STD_LOGIC;
  signal \gen_sr_match_div2.gen_sr_match[4].prev_sr_match_rise1_r[4]_i_1_n_0\ : STD_LOGIC;
  signal \gen_sr_match_div2.gen_sr_match[5].old_sr_match_cyc2_r_reg\ : STD_LOGIC;
  signal \gen_sr_match_div2.gen_sr_match[5].old_sr_match_cyc2_r_reg0__0\ : STD_LOGIC;
  signal \gen_sr_match_div2.gen_sr_match[5].old_sr_match_fall0_r[5]_i_1_n_0\ : STD_LOGIC;
  signal \gen_sr_match_div2.gen_sr_match[5].old_sr_match_fall1_r[5]_i_1_n_0\ : STD_LOGIC;
  signal \gen_sr_match_div2.gen_sr_match[5].old_sr_match_rise0_r[5]_i_1_n_0\ : STD_LOGIC;
  signal \gen_sr_match_div2.gen_sr_match[5].old_sr_match_rise1_r[5]_i_1_n_0\ : STD_LOGIC;
  signal \gen_sr_match_div2.gen_sr_match[5].prev_sr_match_cyc2_r_reg\ : STD_LOGIC;
  signal \gen_sr_match_div2.gen_sr_match[5].prev_sr_match_cyc2_r_reg0__0\ : STD_LOGIC;
  signal \gen_sr_match_div2.gen_sr_match[5].prev_sr_match_fall0_r[5]_i_1_n_0\ : STD_LOGIC;
  signal \gen_sr_match_div2.gen_sr_match[5].prev_sr_match_fall1_r[5]_i_1_n_0\ : STD_LOGIC;
  signal \gen_sr_match_div2.gen_sr_match[5].prev_sr_match_rise0_r[5]_i_1_n_0\ : STD_LOGIC;
  signal \gen_sr_match_div2.gen_sr_match[5].prev_sr_match_rise1_r[5]_i_1_n_0\ : STD_LOGIC;
  signal \gen_sr_match_div2.gen_sr_match[6].old_sr_match_cyc2_r_reg\ : STD_LOGIC;
  signal \gen_sr_match_div2.gen_sr_match[6].old_sr_match_cyc2_r_reg0__0\ : STD_LOGIC;
  signal \gen_sr_match_div2.gen_sr_match[6].old_sr_match_fall0_r[6]_i_1_n_0\ : STD_LOGIC;
  signal \gen_sr_match_div2.gen_sr_match[6].old_sr_match_fall1_r[6]_i_1_n_0\ : STD_LOGIC;
  signal \gen_sr_match_div2.gen_sr_match[6].old_sr_match_rise0_r[6]_i_1_n_0\ : STD_LOGIC;
  signal \gen_sr_match_div2.gen_sr_match[6].old_sr_match_rise1_r[6]_i_1_n_0\ : STD_LOGIC;
  signal \gen_sr_match_div2.gen_sr_match[6].prev_sr_match_cyc2_r_reg\ : STD_LOGIC;
  signal \gen_sr_match_div2.gen_sr_match[6].prev_sr_match_cyc2_r_reg0__0\ : STD_LOGIC;
  signal \gen_sr_match_div2.gen_sr_match[6].prev_sr_match_fall0_r[6]_i_1_n_0\ : STD_LOGIC;
  signal \gen_sr_match_div2.gen_sr_match[6].prev_sr_match_fall1_r[6]_i_1_n_0\ : STD_LOGIC;
  signal \gen_sr_match_div2.gen_sr_match[6].prev_sr_match_rise0_r[6]_i_1_n_0\ : STD_LOGIC;
  signal \gen_sr_match_div2.gen_sr_match[6].prev_sr_match_rise1_r[6]_i_1_n_0\ : STD_LOGIC;
  signal \gen_sr_match_div2.gen_sr_match[7].old_sr_match_cyc2_r_reg\ : STD_LOGIC;
  signal \gen_sr_match_div2.gen_sr_match[7].old_sr_match_cyc2_r_reg0__0\ : STD_LOGIC;
  signal \gen_sr_match_div2.gen_sr_match[7].old_sr_match_fall0_r[7]_i_1_n_0\ : STD_LOGIC;
  signal \gen_sr_match_div2.gen_sr_match[7].old_sr_match_fall1_r[7]_i_1_n_0\ : STD_LOGIC;
  signal \gen_sr_match_div2.gen_sr_match[7].old_sr_match_rise0_r[7]_i_1_n_0\ : STD_LOGIC;
  signal \gen_sr_match_div2.gen_sr_match[7].old_sr_match_rise1_r[7]_i_1_n_0\ : STD_LOGIC;
  signal \gen_sr_match_div2.gen_sr_match[7].prev_sr_match_cyc2_r_reg\ : STD_LOGIC;
  signal \gen_sr_match_div2.gen_sr_match[7].prev_sr_match_cyc2_r_reg0__0\ : STD_LOGIC;
  signal \gen_sr_match_div2.gen_sr_match[7].prev_sr_match_fall0_r[7]_i_1_n_0\ : STD_LOGIC;
  signal \gen_sr_match_div2.gen_sr_match[7].prev_sr_match_fall1_r[7]_i_1_n_0\ : STD_LOGIC;
  signal \gen_sr_match_div2.gen_sr_match[7].prev_sr_match_rise0_r[7]_i_1_n_0\ : STD_LOGIC;
  signal \gen_sr_match_div2.gen_sr_match[7].prev_sr_match_rise1_r[7]_i_1_n_0\ : STD_LOGIC;
  signal \gen_track_left_edge[0].pb_cnt_eye_size_r[0][4]_i_1_n_0\ : STD_LOGIC;
  signal \gen_track_left_edge[0].pb_cnt_eye_size_r[0][4]_i_4_n_0\ : STD_LOGIC;
  signal \gen_track_left_edge[0].pb_cnt_eye_size_r[0][4]_i_5_n_0\ : STD_LOGIC;
  signal \gen_track_left_edge[0].pb_cnt_eye_size_r_reg[0]_101\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \gen_track_left_edge[0].pb_detect_edge_done_r[0]_i_1_n_0\ : STD_LOGIC;
  signal \gen_track_left_edge[0].pb_found_edge_r[0]_i_1_n_0\ : STD_LOGIC;
  signal \gen_track_left_edge[0].pb_found_edge_r[0]_i_2_n_0\ : STD_LOGIC;
  signal \gen_track_left_edge[0].pb_found_edge_r[0]_i_3_n_0\ : STD_LOGIC;
  signal \gen_track_left_edge[0].pb_found_edge_r_reg_n_0_[0]\ : STD_LOGIC;
  signal \gen_track_left_edge[0].pb_found_stable_eye_r[0]_i_1_n_0\ : STD_LOGIC;
  signal \gen_track_left_edge[0].pb_last_tap_jitter_r[0]_i_1_n_0\ : STD_LOGIC;
  signal \gen_track_left_edge[0].pb_last_tap_jitter_r_reg_n_0_[0]\ : STD_LOGIC;
  signal \gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_1_n_0\ : STD_LOGIC;
  signal \gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_2_n_0\ : STD_LOGIC;
  signal \gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_4_n_0\ : STD_LOGIC;
  signal \gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_5_n_0\ : STD_LOGIC;
  signal \gen_track_left_edge[1].pb_cnt_eye_size_r_reg[1]_102\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \gen_track_left_edge[1].pb_detect_edge_done_r[1]_i_1_n_0\ : STD_LOGIC;
  signal \gen_track_left_edge[1].pb_found_edge_r[1]_i_1_n_0\ : STD_LOGIC;
  signal \gen_track_left_edge[1].pb_found_edge_r[1]_i_2_n_0\ : STD_LOGIC;
  signal \gen_track_left_edge[1].pb_found_edge_r_reg_n_0_[1]\ : STD_LOGIC;
  signal \gen_track_left_edge[1].pb_found_stable_eye_r[1]_i_1_n_0\ : STD_LOGIC;
  signal \gen_track_left_edge[1].pb_last_tap_jitter_r[1]_i_1_n_0\ : STD_LOGIC;
  signal \gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_1_n_0\ : STD_LOGIC;
  signal \gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_2_n_0\ : STD_LOGIC;
  signal \gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_4_n_0\ : STD_LOGIC;
  signal \gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_5_n_0\ : STD_LOGIC;
  signal \gen_track_left_edge[2].pb_cnt_eye_size_r_reg[2]_103\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \gen_track_left_edge[2].pb_detect_edge_done_r[2]_i_1_n_0\ : STD_LOGIC;
  signal \gen_track_left_edge[2].pb_found_edge_r[2]_i_1_n_0\ : STD_LOGIC;
  signal \gen_track_left_edge[2].pb_found_edge_r[2]_i_2_n_0\ : STD_LOGIC;
  signal \gen_track_left_edge[2].pb_found_edge_r_reg_n_0_[2]\ : STD_LOGIC;
  signal \gen_track_left_edge[2].pb_found_stable_eye_r[2]_i_1_n_0\ : STD_LOGIC;
  signal \gen_track_left_edge[2].pb_last_tap_jitter_r[2]_i_1_n_0\ : STD_LOGIC;
  signal \gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_1_n_0\ : STD_LOGIC;
  signal \gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_2_n_0\ : STD_LOGIC;
  signal \gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_4_n_0\ : STD_LOGIC;
  signal \gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_5_n_0\ : STD_LOGIC;
  signal \gen_track_left_edge[3].pb_cnt_eye_size_r_reg[3]_104\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \gen_track_left_edge[3].pb_detect_edge_done_r[3]_i_1_n_0\ : STD_LOGIC;
  signal \gen_track_left_edge[3].pb_found_edge_r[3]_i_1_n_0\ : STD_LOGIC;
  signal \gen_track_left_edge[3].pb_found_edge_r[3]_i_2_n_0\ : STD_LOGIC;
  signal \gen_track_left_edge[3].pb_found_edge_r_reg_n_0_[3]\ : STD_LOGIC;
  signal \gen_track_left_edge[3].pb_found_stable_eye_r[3]_i_1_n_0\ : STD_LOGIC;
  signal \gen_track_left_edge[3].pb_last_tap_jitter_r[3]_i_1_n_0\ : STD_LOGIC;
  signal \gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_1_n_0\ : STD_LOGIC;
  signal \gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_2_n_0\ : STD_LOGIC;
  signal \gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_4_n_0\ : STD_LOGIC;
  signal \gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_5_n_0\ : STD_LOGIC;
  signal \gen_track_left_edge[4].pb_cnt_eye_size_r_reg[4]_105\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \gen_track_left_edge[4].pb_detect_edge_done_r[4]_i_1_n_0\ : STD_LOGIC;
  signal \gen_track_left_edge[4].pb_found_edge_r[4]_i_1_n_0\ : STD_LOGIC;
  signal \gen_track_left_edge[4].pb_found_edge_r[4]_i_2_n_0\ : STD_LOGIC;
  signal \gen_track_left_edge[4].pb_found_edge_r_reg_n_0_[4]\ : STD_LOGIC;
  signal \gen_track_left_edge[4].pb_found_stable_eye_r[4]_i_1_n_0\ : STD_LOGIC;
  signal \gen_track_left_edge[4].pb_last_tap_jitter_r[4]_i_1_n_0\ : STD_LOGIC;
  signal \gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_1_n_0\ : STD_LOGIC;
  signal \gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_2_n_0\ : STD_LOGIC;
  signal \gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_4_n_0\ : STD_LOGIC;
  signal \gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_5_n_0\ : STD_LOGIC;
  signal \gen_track_left_edge[5].pb_cnt_eye_size_r_reg[5]_106\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \gen_track_left_edge[5].pb_detect_edge_done_r[5]_i_1_n_0\ : STD_LOGIC;
  signal \gen_track_left_edge[5].pb_found_edge_r[5]_i_1_n_0\ : STD_LOGIC;
  signal \gen_track_left_edge[5].pb_found_edge_r[5]_i_2_n_0\ : STD_LOGIC;
  signal \gen_track_left_edge[5].pb_found_edge_r_reg_n_0_[5]\ : STD_LOGIC;
  signal \gen_track_left_edge[5].pb_found_stable_eye_r[5]_i_1_n_0\ : STD_LOGIC;
  signal \gen_track_left_edge[5].pb_last_tap_jitter_r[5]_i_1_n_0\ : STD_LOGIC;
  signal \gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_1_n_0\ : STD_LOGIC;
  signal \gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_2_n_0\ : STD_LOGIC;
  signal \gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_4_n_0\ : STD_LOGIC;
  signal \gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_5_n_0\ : STD_LOGIC;
  signal \gen_track_left_edge[6].pb_cnt_eye_size_r_reg[6]_107\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \gen_track_left_edge[6].pb_detect_edge_done_r[6]_i_1_n_0\ : STD_LOGIC;
  signal \gen_track_left_edge[6].pb_found_edge_r[6]_i_1_n_0\ : STD_LOGIC;
  signal \gen_track_left_edge[6].pb_found_edge_r[6]_i_2_n_0\ : STD_LOGIC;
  signal \gen_track_left_edge[6].pb_found_edge_r_reg_n_0_[6]\ : STD_LOGIC;
  signal \gen_track_left_edge[6].pb_found_stable_eye_r[6]_i_1_n_0\ : STD_LOGIC;
  signal \gen_track_left_edge[6].pb_last_tap_jitter_r[6]_i_1_n_0\ : STD_LOGIC;
  signal \gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_1_n_0\ : STD_LOGIC;
  signal \gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_2_n_0\ : STD_LOGIC;
  signal \gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_4_n_0\ : STD_LOGIC;
  signal \gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_5_n_0\ : STD_LOGIC;
  signal \gen_track_left_edge[7].pb_cnt_eye_size_r_reg[7]_108\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \gen_track_left_edge[7].pb_detect_edge_done_r[7]_i_1_n_0\ : STD_LOGIC;
  signal \gen_track_left_edge[7].pb_found_edge_r[7]_i_1_n_0\ : STD_LOGIC;
  signal \gen_track_left_edge[7].pb_found_edge_r[7]_i_2_n_0\ : STD_LOGIC;
  signal \gen_track_left_edge[7].pb_found_edge_r_reg_n_0_[7]\ : STD_LOGIC;
  signal \gen_track_left_edge[7].pb_found_stable_eye_r[7]_i_1_n_0\ : STD_LOGIC;
  signal \gen_track_left_edge[7].pb_last_tap_jitter_r[7]_i_1_n_0\ : STD_LOGIC;
  signal idel_adj_inc_i_1_n_0 : STD_LOGIC;
  signal idel_adj_inc_reg_n_0 : STD_LOGIC;
  signal idel_dec_cnt : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \idel_dec_cnt[3]_i_2_n_0\ : STD_LOGIC;
  signal \idel_dec_cnt[4]_i_1_n_0\ : STD_LOGIC;
  signal \idel_dec_cnt[4]_i_3_n_0\ : STD_LOGIC;
  signal \idel_dec_cnt[4]_i_4_n_0\ : STD_LOGIC;
  signal \idel_dec_cnt[4]_i_5_n_0\ : STD_LOGIC;
  signal \idel_dec_cnt[4]_i_6_n_0\ : STD_LOGIC;
  signal \idel_dec_cnt[4]_i_7_n_0\ : STD_LOGIC;
  signal \idel_dec_cnt_reg_n_0_[0]\ : STD_LOGIC;
  signal \idel_dec_cnt_reg_n_0_[1]\ : STD_LOGIC;
  signal \idel_dec_cnt_reg_n_0_[2]\ : STD_LOGIC;
  signal \idel_dec_cnt_reg_n_0_[3]\ : STD_LOGIC;
  signal \idel_dec_cnt_reg_n_0_[4]\ : STD_LOGIC;
  signal idel_mpr_pat_detect_r : STD_LOGIC;
  signal \idel_pat0_data_match_r0__0\ : STD_LOGIC;
  signal idel_pat0_match_fall0_and_r : STD_LOGIC;
  signal idel_pat0_match_fall0_r : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal idel_pat0_match_fall1_and_r : STD_LOGIC;
  signal idel_pat0_match_fall1_r : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal idel_pat0_match_rise0_and_r : STD_LOGIC;
  signal idel_pat0_match_rise0_r : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal idel_pat0_match_rise1_and_r : STD_LOGIC;
  signal idel_pat0_match_rise1_r : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \idel_pat1_data_match_r0__0\ : STD_LOGIC;
  signal idel_pat1_match_fall0_and_r : STD_LOGIC;
  signal idel_pat1_match_fall0_r : STD_LOGIC;
  signal idel_pat1_match_fall1_and_r : STD_LOGIC;
  signal idel_pat1_match_fall1_r : STD_LOGIC;
  signal idel_pat1_match_rise0_and_r : STD_LOGIC;
  signal idel_pat1_match_rise0_r : STD_LOGIC;
  signal idel_pat1_match_rise1_and_r : STD_LOGIC;
  signal idel_pat1_match_rise1_r : STD_LOGIC;
  signal idel_pat_detect_valid_r_i_1_n_0 : STD_LOGIC;
  signal idel_pat_detect_valid_r_reg_n_0 : STD_LOGIC;
  signal \^idelay_ce_int\ : STD_LOGIC;
  signal \^idelay_inc_int\ : STD_LOGIC;
  signal \idelay_tap_cnt_r[0][0][0]_i_1_n_0\ : STD_LOGIC;
  signal \idelay_tap_cnt_r[0][0][1]_i_1_n_0\ : STD_LOGIC;
  signal \idelay_tap_cnt_r[0][0][2]_i_1_n_0\ : STD_LOGIC;
  signal \idelay_tap_cnt_r[0][0][3]_i_1_n_0\ : STD_LOGIC;
  signal \idelay_tap_cnt_r[0][0][3]_i_2_n_0\ : STD_LOGIC;
  signal \idelay_tap_cnt_r[0][0][4]_i_2_n_0\ : STD_LOGIC;
  signal \idelay_tap_cnt_r[0][0][4]_i_4_n_0\ : STD_LOGIC;
  signal \^idelay_tap_cnt_r_reg[0][0][4]_0\ : STD_LOGIC_VECTOR ( 52 downto 0 );
  signal idelay_tap_cnt_slice_r : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal idelay_tap_limit_r_i_1_n_0 : STD_LOGIC;
  signal idelay_tap_limit_r_i_2_n_0 : STD_LOGIC;
  signal idelay_tap_limit_r_reg_n_0 : STD_LOGIC;
  signal inhibit_edge_detect_r : STD_LOGIC;
  signal \mpr_2to1.idel_mpr_pat_detect_r_i_1_n_0\ : STD_LOGIC;
  signal \mpr_2to1.idel_mpr_pat_detect_r_i_2_n_0\ : STD_LOGIC;
  signal \mpr_2to1.idel_mpr_pat_detect_r_i_3_n_0\ : STD_LOGIC;
  signal \mpr_2to1.inhibit_edge_detect_r_i_1_n_0\ : STD_LOGIC;
  signal \mpr_2to1.inhibit_edge_detect_r_i_2_n_0\ : STD_LOGIC;
  signal \mpr_2to1.inhibit_edge_detect_r_i_3_n_0\ : STD_LOGIC;
  signal \mpr_2to1.inhibit_edge_detect_r_i_4_n_0\ : STD_LOGIC;
  signal \mpr_2to1.stable_idel_cnt[0]_i_1_n_0\ : STD_LOGIC;
  signal \mpr_2to1.stable_idel_cnt[1]_i_1_n_0\ : STD_LOGIC;
  signal \mpr_2to1.stable_idel_cnt[2]_i_1_n_0\ : STD_LOGIC;
  signal \mpr_2to1.stable_idel_cnt_reg_n_0_[0]\ : STD_LOGIC;
  signal \mpr_2to1.stable_idel_cnt_reg_n_0_[1]\ : STD_LOGIC;
  signal \mpr_2to1.stable_idel_cnt_reg_n_0_[2]\ : STD_LOGIC;
  signal mpr_dec_cpt_r : STD_LOGIC;
  signal mpr_dec_cpt_r_i_1_n_0 : STD_LOGIC;
  signal mpr_dec_cpt_r_reg_n_0 : STD_LOGIC;
  signal \^mpr_rd_fall0_prev_r\ : STD_LOGIC;
  signal \^mpr_rd_fall1_prev_r\ : STD_LOGIC;
  signal \^mpr_rd_rise0_prev_r\ : STD_LOGIC;
  signal mpr_rd_rise0_prev_r0 : STD_LOGIC;
  signal \^mpr_rd_rise1_prev_r\ : STD_LOGIC;
  signal mpr_rdlvl_start_r : STD_LOGIC;
  signal new_cnt_cpt_r : STD_LOGIC;
  signal new_cnt_cpt_r_i_2_n_0 : STD_LOGIC;
  signal \^new_cnt_cpt_r_reg_0\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal p_0_in101_in : STD_LOGIC;
  signal p_0_in116_in : STD_LOGIC;
  signal p_0_in123_in : STD_LOGIC;
  signal p_0_in125_in : STD_LOGIC;
  signal p_0_in129_in : STD_LOGIC;
  signal p_0_in133_in : STD_LOGIC;
  signal p_0_in137_in : STD_LOGIC;
  signal p_0_in141_in : STD_LOGIC;
  signal p_0_in145_in : STD_LOGIC;
  signal p_0_in149_in : STD_LOGIC;
  signal p_0_in14_in : STD_LOGIC;
  signal p_0_in153_in : STD_LOGIC;
  signal p_0_in157_in : STD_LOGIC;
  signal p_0_in161_in : STD_LOGIC;
  signal p_0_in165_in : STD_LOGIC;
  signal p_0_in169_in : STD_LOGIC;
  signal p_0_in16_in : STD_LOGIC;
  signal p_0_in173_in : STD_LOGIC;
  signal p_0_in187_in : STD_LOGIC;
  signal p_0_in19_in : STD_LOGIC;
  signal p_0_in22_in : STD_LOGIC;
  signal p_0_in25_in : STD_LOGIC;
  signal p_0_in28_in : STD_LOGIC;
  signal p_0_in31_in : STD_LOGIC;
  signal p_0_in86_in : STD_LOGIC;
  signal p_0_in89_in : STD_LOGIC;
  signal p_0_in92_in : STD_LOGIC;
  signal p_0_in95_in : STD_LOGIC;
  signal p_0_in98_in : STD_LOGIC;
  signal \p_0_in__0\ : STD_LOGIC_VECTOR ( 5 downto 2 );
  signal \p_0_in__0__0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \p_0_in__1\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \p_0_in__2\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \p_0_in__3\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \p_0_in__4\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \p_0_in__5\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \p_0_in__6\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \p_0_in__7\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \p_0_in__8\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal p_12_in : STD_LOGIC;
  signal p_13_in : STD_LOGIC;
  signal p_14_in : STD_LOGIC;
  signal p_1_in124_in : STD_LOGIC;
  signal p_1_in128_in : STD_LOGIC;
  signal p_1_in132_in : STD_LOGIC;
  signal p_1_in136_in : STD_LOGIC;
  signal p_1_in140_in : STD_LOGIC;
  signal p_1_in144_in : STD_LOGIC;
  signal p_1_in148_in : STD_LOGIC;
  signal p_1_in152_in : STD_LOGIC;
  signal p_1_in156_in : STD_LOGIC;
  signal p_1_in15_in : STD_LOGIC;
  signal p_1_in160_in : STD_LOGIC;
  signal p_1_in164_in : STD_LOGIC;
  signal p_1_in168_in : STD_LOGIC;
  signal p_1_in172_in : STD_LOGIC;
  signal p_1_in176_in : STD_LOGIC;
  signal p_1_in17_in : STD_LOGIC;
  signal p_1_in20_in : STD_LOGIC;
  signal p_1_in23_in : STD_LOGIC;
  signal p_1_in26_in : STD_LOGIC;
  signal p_1_in29_in : STD_LOGIC;
  signal p_1_in32_in : STD_LOGIC;
  signal p_2_in : STD_LOGIC;
  signal p_2_in126_in : STD_LOGIC;
  signal p_2_in130_in : STD_LOGIC;
  signal p_2_in134_in : STD_LOGIC;
  signal p_2_in138_in : STD_LOGIC;
  signal p_2_in142_in : STD_LOGIC;
  signal p_2_in146_in : STD_LOGIC;
  signal p_2_in150_in : STD_LOGIC;
  signal p_2_in154_in : STD_LOGIC;
  signal p_2_in158_in : STD_LOGIC;
  signal p_2_in162_in : STD_LOGIC;
  signal p_2_in166_in : STD_LOGIC;
  signal p_2_in170_in : STD_LOGIC;
  signal p_2_in174_in : STD_LOGIC;
  signal p_3_in : STD_LOGIC;
  signal p_3_in127_in : STD_LOGIC;
  signal p_3_in131_in : STD_LOGIC;
  signal p_3_in135_in : STD_LOGIC;
  signal p_3_in139_in : STD_LOGIC;
  signal p_3_in143_in : STD_LOGIC;
  signal p_3_in147_in : STD_LOGIC;
  signal p_3_in151_in : STD_LOGIC;
  signal p_3_in155_in : STD_LOGIC;
  signal p_3_in159_in : STD_LOGIC;
  signal p_3_in163_in : STD_LOGIC;
  signal p_3_in167_in : STD_LOGIC;
  signal p_3_in171_in : STD_LOGIC;
  signal p_3_in175_in : STD_LOGIC;
  signal p_3_in4_in : STD_LOGIC;
  signal p_8_in : STD_LOGIC;
  signal p_9_in : STD_LOGIC;
  signal \pat0_data_match_r0__0\ : STD_LOGIC;
  signal pat0_match_fall0_and_r : STD_LOGIC;
  signal pat0_match_fall0_r : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal pat0_match_fall1_and_r : STD_LOGIC;
  signal pat0_match_fall1_r : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal pat0_match_rise0_and_r : STD_LOGIC;
  signal pat0_match_rise0_r : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal pat0_match_rise1_and_r : STD_LOGIC;
  signal pat0_match_rise1_r : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \pat1_data_match_r0__0\ : STD_LOGIC;
  signal pat1_match_fall0_and_r : STD_LOGIC;
  signal pat1_match_fall0_r : STD_LOGIC;
  signal pat1_match_fall1_and_r : STD_LOGIC;
  signal pat1_match_fall1_r : STD_LOGIC;
  signal pat1_match_rise0_and_r : STD_LOGIC;
  signal pat1_match_rise0_r : STD_LOGIC;
  signal pat1_match_rise1_and_r : STD_LOGIC;
  signal pat1_match_rise1_r : STD_LOGIC;
  signal pb_cnt_eye_size_r : STD_LOGIC;
  signal pb_detect_edge : STD_LOGIC;
  signal pb_detect_edge_done_r : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal pb_found_stable_eye_r : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal pi_cnt_dec_i_1_n_0 : STD_LOGIC;
  signal pi_cnt_dec_i_2_n_0 : STD_LOGIC;
  signal \^pi_cnt_dec_reg_0\ : STD_LOGIC;
  signal pi_counter_load_en : STD_LOGIC;
  signal pi_counter_load_val : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal pi_en_stg2_f_timing : STD_LOGIC;
  signal pi_en_stg2_f_timing_i_1_n_0 : STD_LOGIC;
  signal \^pi_fine_dly_dec_done\ : STD_LOGIC;
  signal \^pi_fine_dly_dec_done_reg_0\ : STD_LOGIC;
  signal pi_rdval_cnt : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \pi_rdval_cnt[0]_i_1_n_0\ : STD_LOGIC;
  signal \pi_rdval_cnt[1]_i_1_n_0\ : STD_LOGIC;
  signal \pi_rdval_cnt[2]_i_1_n_0\ : STD_LOGIC;
  signal \pi_rdval_cnt[3]_i_1_n_0\ : STD_LOGIC;
  signal \pi_rdval_cnt[3]_i_2_n_0\ : STD_LOGIC;
  signal \pi_rdval_cnt[3]_i_3_n_0\ : STD_LOGIC;
  signal \pi_rdval_cnt[4]_i_1_n_0\ : STD_LOGIC;
  signal \pi_rdval_cnt[5]_i_1_n_0\ : STD_LOGIC;
  signal \pi_rdval_cnt[5]_i_2_n_0\ : STD_LOGIC;
  signal \pi_rdval_cnt[5]_i_3_n_0\ : STD_LOGIC;
  signal \pi_rdval_cnt[5]_i_4_n_0\ : STD_LOGIC;
  signal pi_stg2_f_incdec_timing : STD_LOGIC;
  signal pi_stg2_f_incdec_timing_i_1_n_0 : STD_LOGIC;
  signal pi_stg2_load_timing : STD_LOGIC;
  signal pi_stg2_load_timing0 : STD_LOGIC;
  signal pi_stg2_load_timing_i_1_n_0 : STD_LOGIC;
  signal pi_stg2_reg_l_timing : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \pi_stg2_reg_l_timing[5]_i_1_n_0\ : STD_LOGIC;
  signal \rdlvl_dqs_tap_cnt_r[0][0][5]_i_1_n_0\ : STD_LOGIC;
  signal \rdlvl_dqs_tap_cnt_r[0][0][5]_i_2_n_0\ : STD_LOGIC;
  signal \^rdlvl_last_byte_done\ : STD_LOGIC;
  signal rdlvl_last_byte_done_int_i_1_n_0 : STD_LOGIC;
  signal \^rdlvl_pi_incdec\ : STD_LOGIC;
  signal rdlvl_pi_incdec_i_1_n_0 : STD_LOGIC;
  signal rdlvl_pi_incdec_i_2_n_0 : STD_LOGIC;
  signal rdlvl_pi_incdec_i_3_n_0 : STD_LOGIC;
  signal rdlvl_pi_incdec_i_4_n_0 : STD_LOGIC;
  signal rdlvl_pi_stg2_f_en : STD_LOGIC;
  signal rdlvl_pi_stg2_f_incdec : STD_LOGIC;
  signal rdlvl_rank_done_r_i_1_n_0 : STD_LOGIC;
  signal rdlvl_stg1_done_int : STD_LOGIC;
  signal rdlvl_stg1_done_int_i_1_n_0 : STD_LOGIC;
  signal \^rdlvl_stg1_done_int_reg_0\ : STD_LOGIC;
  signal rdlvl_stg1_err_i_1_n_0 : STD_LOGIC;
  signal \^rdlvl_stg1_rank_done\ : STD_LOGIC;
  signal \^rdlvl_stg1_start_r\ : STD_LOGIC;
  signal regl_dqs_cnt : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \regl_dqs_cnt[0]_i_1_n_0\ : STD_LOGIC;
  signal \regl_dqs_cnt[1]_i_1_n_0\ : STD_LOGIC;
  signal \regl_dqs_cnt[1]_i_2_n_0\ : STD_LOGIC;
  signal regl_rank_cnt : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \regl_rank_cnt[0]_i_1_n_0\ : STD_LOGIC;
  signal \regl_rank_cnt[1]_i_1_n_0\ : STD_LOGIC;
  signal \right_edge_taps_r[5]_i_1_n_0\ : STD_LOGIC;
  signal \right_edge_taps_r_reg_n_0_[0]\ : STD_LOGIC;
  signal \right_edge_taps_r_reg_n_0_[1]\ : STD_LOGIC;
  signal \right_edge_taps_r_reg_n_0_[2]\ : STD_LOGIC;
  signal \right_edge_taps_r_reg_n_0_[3]\ : STD_LOGIC;
  signal \right_edge_taps_r_reg_n_0_[4]\ : STD_LOGIC;
  signal \right_edge_taps_r_reg_n_0_[5]\ : STD_LOGIC;
  signal \rnk_cnt_r[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \rnk_cnt_r[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \rnk_cnt_r_reg_n_0_[0]\ : STD_LOGIC;
  signal \rnk_cnt_r_reg_n_0_[1]\ : STD_LOGIC;
  signal samp_cnt_done_r_i_1_n_0 : STD_LOGIC;
  signal samp_cnt_done_r_i_2_n_0 : STD_LOGIC;
  signal samp_cnt_done_r_i_3_n_0 : STD_LOGIC;
  signal samp_cnt_done_r_i_4_n_0 : STD_LOGIC;
  signal samp_cnt_done_r_reg_n_0 : STD_LOGIC;
  signal \^samp_edge_cnt0_en_r\ : STD_LOGIC;
  signal \samp_edge_cnt0_r[0]_i_3_n_0\ : STD_LOGIC;
  signal samp_edge_cnt0_r_reg : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \samp_edge_cnt0_r_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \samp_edge_cnt0_r_reg[0]_i_2_n_1\ : STD_LOGIC;
  signal \samp_edge_cnt0_r_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \samp_edge_cnt0_r_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \samp_edge_cnt0_r_reg[0]_i_2_n_4\ : STD_LOGIC;
  signal \samp_edge_cnt0_r_reg[0]_i_2_n_5\ : STD_LOGIC;
  signal \samp_edge_cnt0_r_reg[0]_i_2_n_6\ : STD_LOGIC;
  signal \samp_edge_cnt0_r_reg[0]_i_2_n_7\ : STD_LOGIC;
  signal \samp_edge_cnt0_r_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \samp_edge_cnt0_r_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \samp_edge_cnt0_r_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \samp_edge_cnt0_r_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \samp_edge_cnt0_r_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \samp_edge_cnt0_r_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \samp_edge_cnt0_r_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \samp_edge_cnt0_r_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \samp_edge_cnt0_r_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \samp_edge_cnt0_r_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \samp_edge_cnt0_r_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \samp_edge_cnt0_r_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \samp_edge_cnt0_r_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \samp_edge_cnt0_r_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \samp_edge_cnt0_r_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal samp_edge_cnt1_en_r : STD_LOGIC;
  signal samp_edge_cnt1_en_r0 : STD_LOGIC;
  signal samp_edge_cnt1_en_r_i_2_n_0 : STD_LOGIC;
  signal samp_edge_cnt1_en_r_i_3_n_0 : STD_LOGIC;
  signal \samp_edge_cnt1_r[0]_i_2_n_0\ : STD_LOGIC;
  signal samp_edge_cnt1_r_reg : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \samp_edge_cnt1_r_reg[0]_i_1_n_0\ : STD_LOGIC;
  signal \samp_edge_cnt1_r_reg[0]_i_1_n_1\ : STD_LOGIC;
  signal \samp_edge_cnt1_r_reg[0]_i_1_n_2\ : STD_LOGIC;
  signal \samp_edge_cnt1_r_reg[0]_i_1_n_3\ : STD_LOGIC;
  signal \samp_edge_cnt1_r_reg[0]_i_1_n_4\ : STD_LOGIC;
  signal \samp_edge_cnt1_r_reg[0]_i_1_n_5\ : STD_LOGIC;
  signal \samp_edge_cnt1_r_reg[0]_i_1_n_6\ : STD_LOGIC;
  signal \samp_edge_cnt1_r_reg[0]_i_1_n_7\ : STD_LOGIC;
  signal \samp_edge_cnt1_r_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \samp_edge_cnt1_r_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \samp_edge_cnt1_r_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \samp_edge_cnt1_r_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \samp_edge_cnt1_r_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \samp_edge_cnt1_r_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \samp_edge_cnt1_r_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \samp_edge_cnt1_r_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \samp_edge_cnt1_r_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \samp_edge_cnt1_r_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \samp_edge_cnt1_r_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \samp_edge_cnt1_r_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \samp_edge_cnt1_r_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \samp_edge_cnt1_r_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \samp_edge_cnt1_r_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \second_edge_taps_r[0]_i_1_n_0\ : STD_LOGIC;
  signal \second_edge_taps_r[1]_i_1_n_0\ : STD_LOGIC;
  signal \second_edge_taps_r[2]_i_1_n_0\ : STD_LOGIC;
  signal \second_edge_taps_r[3]_i_1_n_0\ : STD_LOGIC;
  signal \second_edge_taps_r[4]_i_1_n_0\ : STD_LOGIC;
  signal \second_edge_taps_r[5]_i_1_n_0\ : STD_LOGIC;
  signal \second_edge_taps_r[5]_i_2_n_0\ : STD_LOGIC;
  signal \second_edge_taps_r[5]_i_3_n_0\ : STD_LOGIC;
  signal \second_edge_taps_r_reg_n_0_[0]\ : STD_LOGIC;
  signal \second_edge_taps_r_reg_n_0_[1]\ : STD_LOGIC;
  signal \second_edge_taps_r_reg_n_0_[2]\ : STD_LOGIC;
  signal \second_edge_taps_r_reg_n_0_[3]\ : STD_LOGIC;
  signal \second_edge_taps_r_reg_n_0_[4]\ : STD_LOGIC;
  signal \second_edge_taps_r_reg_n_0_[5]\ : STD_LOGIC;
  signal sr_valid_r1 : STD_LOGIC;
  signal sr_valid_r2 : STD_LOGIC;
  signal sr_valid_r_i_1_n_0 : STD_LOGIC;
  signal sr_valid_r_reg_n_0 : STD_LOGIC;
  signal stable_idel_cnt : STD_LOGIC;
  signal stable_idel_cnt0 : STD_LOGIC;
  signal store_sr_r0 : STD_LOGIC;
  signal store_sr_r_i_1_n_0 : STD_LOGIC;
  signal store_sr_r_reg_n_0 : STD_LOGIC;
  signal store_sr_req_pulsed_r : STD_LOGIC;
  signal \store_sr_req_pulsed_r__0\ : STD_LOGIC;
  signal store_sr_req_r : STD_LOGIC;
  signal store_sr_req_r_reg_n_0 : STD_LOGIC;
  signal tap_cnt_cpt_r : STD_LOGIC;
  signal \tap_cnt_cpt_r[1]_i_1_n_0\ : STD_LOGIC;
  signal \tap_cnt_cpt_r[5]_i_4_n_0\ : STD_LOGIC;
  signal \tap_cnt_cpt_r[5]_i_5_n_0\ : STD_LOGIC;
  signal \tap_cnt_cpt_r[5]_i_6_n_0\ : STD_LOGIC;
  signal \tap_cnt_cpt_r_reg_n_0_[0]\ : STD_LOGIC;
  signal \tap_cnt_cpt_r_reg_n_0_[1]\ : STD_LOGIC;
  signal \tap_cnt_cpt_r_reg_n_0_[2]\ : STD_LOGIC;
  signal \tap_cnt_cpt_r_reg_n_0_[3]\ : STD_LOGIC;
  signal \tap_cnt_cpt_r_reg_n_0_[4]\ : STD_LOGIC;
  signal \tap_cnt_cpt_r_reg_n_0_[5]\ : STD_LOGIC;
  signal tap_limit_cpt_r : STD_LOGIC;
  signal tap_limit_cpt_r_i_1_n_0 : STD_LOGIC;
  signal tap_limit_cpt_r_i_2_n_0 : STD_LOGIC;
  signal wait_cnt_r0 : STD_LOGIC;
  signal \wait_cnt_r0__0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \wait_cnt_r[1]_i_1__0_n_0\ : STD_LOGIC;
  signal wait_cnt_r_reg : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_cnt_idel_dec_cpt_r_reg[2]_i_10_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_cnt_idel_dec_cpt_r_reg[2]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_cnt_idel_dec_cpt_r_reg[4]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_cnt_idel_dec_cpt_r_reg[4]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_cnt_idel_dec_cpt_r_reg[4]_i_8_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_cnt_idel_dec_cpt_r_reg[4]_i_8_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_samp_edge_cnt0_r_reg[8]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_samp_edge_cnt1_r_reg[8]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_onehot_cal1_state_r[10]_i_1\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \FSM_onehot_cal1_state_r[13]_i_1\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \FSM_onehot_cal1_state_r[15]_i_1\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \FSM_onehot_cal1_state_r[16]_i_3\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \FSM_onehot_cal1_state_r[16]_i_4\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \FSM_onehot_cal1_state_r[1]_i_1\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \FSM_onehot_cal1_state_r[1]_i_2\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \FSM_onehot_cal1_state_r[21]_i_2\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \FSM_onehot_cal1_state_r[29]_i_1\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \FSM_onehot_cal1_state_r[34]_i_2\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \FSM_onehot_cal1_state_r[34]_i_5\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \FSM_onehot_cal1_state_r[34]_i_7\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \FSM_onehot_cal1_state_r[4]_i_1\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \FSM_onehot_cal1_state_r[5]_i_2\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \FSM_onehot_cal1_state_r[6]_i_1\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \FSM_onehot_cal1_state_r[7]_i_1\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \FSM_onehot_cal1_state_r[8]_i_1\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \FSM_onehot_cal1_state_r[9]_i_1\ : label is "soft_lutpair28";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_onehot_cal1_state_r_reg[0]\ : label is "CAL1_STORE_FIRST_WAIT:00000000000000000010000000000000000,CAL1_NEW_DQS_WAIT:00000000000000000000010000000000000,CAL1_IDLE:00000000000000000000000000010000000,CAL1_REGL_LOAD:00000000000000000000000000001000000,CAL1_PB_INC_DQ:00000001000000000000000000000000000,CAL1_PB_DEC_CPT_WAIT:00000000100000000000000000000000000,CAL1_PB_DETECT_EDGE_DQ:00001000000000000000000000000000000,CAL1_CENTER_WAIT:00000000000000000000000000000000001,CAL1_PB_DEC_CPT:00000000001000000000000000000000000,CAL1_PB_DEC_CPT_LEFT_WAIT:01000000000000000000000000000000000,CAL1_PB_INC_DQ_WAIT:00000010000000000000000000000000000,CAL1_RD_STOP_FOR_PI_INC:00000000000000000000000010000000000,CAL1_DONE:00000000000000000000000000000100000,CAL1_NEW_DQS_PREWAIT:00000000000000000000001000000000000,CAL1_PB_DEC_CPT_LEFT:00000000000100000000000000000000000,CAL1_NEXT_DQS:00000000000000000000000000000010000,CAL1_IDEL_DEC_CPT_WAIT:00000000000000000000100000000000000,CAL1_IDEL_DEC_CPT:00000000000000000000000000000000010,CAL1_PB_INC_CPT_WAIT:00000000000000000100000000000000000,CAL1_PB_INC_CPT:00000000000000010000000000000000000,CAL1_CALC_IDEL:00000100000000000000000000000000000,CAL1_PB_DETECT_EDGE:00000000000000001000000000000000000,CAL1_DQ_IDEL_TAP_DEC_WAIT:00100000000000000000000000000000000,CAL1_IDEL_INC_CPT_WAIT:00010000000000000000000000000000000,CAL1_PB_STORE_FIRST_WAIT:00000000010000000000000000000000000,CAL1_DQ_IDEL_TAP_DEC:00000000000000000001000000000000000,CAL1_IDEL_INC_CPT:00000000000000000000000100000000000,CAL1_DQ_IDEL_TAP_INC_WAIT:00000000000000000000000000000001000,CAL1_DETECT_EDGE:00000000000001000000000000000000000,CAL1_DQ_IDEL_TAP_INC:00000000000000000000000000000000100,CAL1_MPR_PAT_DETECT:00000000000000000000000001000000000,CAL1_VALID_WAIT:10000000000000000000000000000000000,CAL1_MPR_NEW_DQS_WAIT:00000000000000000000000000100000000,CAL1_RDLVL_ERR:00000000000010000000000000000000000,CAL1_PAT_DETECT:00000000000000100000000000000000000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_cal1_state_r_reg[10]\ : label is "CAL1_STORE_FIRST_WAIT:00000000000000000010000000000000000,CAL1_NEW_DQS_WAIT:00000000000000000000010000000000000,CAL1_IDLE:00000000000000000000000000010000000,CAL1_REGL_LOAD:00000000000000000000000000001000000,CAL1_PB_INC_DQ:00000001000000000000000000000000000,CAL1_PB_DEC_CPT_WAIT:00000000100000000000000000000000000,CAL1_PB_DETECT_EDGE_DQ:00001000000000000000000000000000000,CAL1_CENTER_WAIT:00000000000000000000000000000000001,CAL1_PB_DEC_CPT:00000000001000000000000000000000000,CAL1_PB_DEC_CPT_LEFT_WAIT:01000000000000000000000000000000000,CAL1_PB_INC_DQ_WAIT:00000010000000000000000000000000000,CAL1_RD_STOP_FOR_PI_INC:00000000000000000000000010000000000,CAL1_DONE:00000000000000000000000000000100000,CAL1_NEW_DQS_PREWAIT:00000000000000000000001000000000000,CAL1_PB_DEC_CPT_LEFT:00000000000100000000000000000000000,CAL1_NEXT_DQS:00000000000000000000000000000010000,CAL1_IDEL_DEC_CPT_WAIT:00000000000000000000100000000000000,CAL1_IDEL_DEC_CPT:00000000000000000000000000000000010,CAL1_PB_INC_CPT_WAIT:00000000000000000100000000000000000,CAL1_PB_INC_CPT:00000000000000010000000000000000000,CAL1_CALC_IDEL:00000100000000000000000000000000000,CAL1_PB_DETECT_EDGE:00000000000000001000000000000000000,CAL1_DQ_IDEL_TAP_DEC_WAIT:00100000000000000000000000000000000,CAL1_IDEL_INC_CPT_WAIT:00010000000000000000000000000000000,CAL1_PB_STORE_FIRST_WAIT:00000000010000000000000000000000000,CAL1_DQ_IDEL_TAP_DEC:00000000000000000001000000000000000,CAL1_IDEL_INC_CPT:00000000000000000000000100000000000,CAL1_DQ_IDEL_TAP_INC_WAIT:00000000000000000000000000000001000,CAL1_DETECT_EDGE:00000000000001000000000000000000000,CAL1_DQ_IDEL_TAP_INC:00000000000000000000000000000000100,CAL1_MPR_PAT_DETECT:00000000000000000000000001000000000,CAL1_VALID_WAIT:10000000000000000000000000000000000,CAL1_MPR_NEW_DQS_WAIT:00000000000000000000000000100000000,CAL1_RDLVL_ERR:00000000000010000000000000000000000,CAL1_PAT_DETECT:00000000000000100000000000000000000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_cal1_state_r_reg[11]\ : label is "CAL1_STORE_FIRST_WAIT:00000000000000000010000000000000000,CAL1_NEW_DQS_WAIT:00000000000000000000010000000000000,CAL1_IDLE:00000000000000000000000000010000000,CAL1_REGL_LOAD:00000000000000000000000000001000000,CAL1_PB_INC_DQ:00000001000000000000000000000000000,CAL1_PB_DEC_CPT_WAIT:00000000100000000000000000000000000,CAL1_PB_DETECT_EDGE_DQ:00001000000000000000000000000000000,CAL1_CENTER_WAIT:00000000000000000000000000000000001,CAL1_PB_DEC_CPT:00000000001000000000000000000000000,CAL1_PB_DEC_CPT_LEFT_WAIT:01000000000000000000000000000000000,CAL1_PB_INC_DQ_WAIT:00000010000000000000000000000000000,CAL1_RD_STOP_FOR_PI_INC:00000000000000000000000010000000000,CAL1_DONE:00000000000000000000000000000100000,CAL1_NEW_DQS_PREWAIT:00000000000000000000001000000000000,CAL1_PB_DEC_CPT_LEFT:00000000000100000000000000000000000,CAL1_NEXT_DQS:00000000000000000000000000000010000,CAL1_IDEL_DEC_CPT_WAIT:00000000000000000000100000000000000,CAL1_IDEL_DEC_CPT:00000000000000000000000000000000010,CAL1_PB_INC_CPT_WAIT:00000000000000000100000000000000000,CAL1_PB_INC_CPT:00000000000000010000000000000000000,CAL1_CALC_IDEL:00000100000000000000000000000000000,CAL1_PB_DETECT_EDGE:00000000000000001000000000000000000,CAL1_DQ_IDEL_TAP_DEC_WAIT:00100000000000000000000000000000000,CAL1_IDEL_INC_CPT_WAIT:00010000000000000000000000000000000,CAL1_PB_STORE_FIRST_WAIT:00000000010000000000000000000000000,CAL1_DQ_IDEL_TAP_DEC:00000000000000000001000000000000000,CAL1_IDEL_INC_CPT:00000000000000000000000100000000000,CAL1_DQ_IDEL_TAP_INC_WAIT:00000000000000000000000000000001000,CAL1_DETECT_EDGE:00000000000001000000000000000000000,CAL1_DQ_IDEL_TAP_INC:00000000000000000000000000000000100,CAL1_MPR_PAT_DETECT:00000000000000000000000001000000000,CAL1_VALID_WAIT:10000000000000000000000000000000000,CAL1_MPR_NEW_DQS_WAIT:00000000000000000000000000100000000,CAL1_RDLVL_ERR:00000000000010000000000000000000000,CAL1_PAT_DETECT:00000000000000100000000000000000000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_cal1_state_r_reg[13]\ : label is "CAL1_STORE_FIRST_WAIT:00000000000000000010000000000000000,CAL1_NEW_DQS_WAIT:00000000000000000000010000000000000,CAL1_IDLE:00000000000000000000000000010000000,CAL1_REGL_LOAD:00000000000000000000000000001000000,CAL1_PB_INC_DQ:00000001000000000000000000000000000,CAL1_PB_DEC_CPT_WAIT:00000000100000000000000000000000000,CAL1_PB_DETECT_EDGE_DQ:00001000000000000000000000000000000,CAL1_CENTER_WAIT:00000000000000000000000000000000001,CAL1_PB_DEC_CPT:00000000001000000000000000000000000,CAL1_PB_DEC_CPT_LEFT_WAIT:01000000000000000000000000000000000,CAL1_PB_INC_DQ_WAIT:00000010000000000000000000000000000,CAL1_RD_STOP_FOR_PI_INC:00000000000000000000000010000000000,CAL1_DONE:00000000000000000000000000000100000,CAL1_NEW_DQS_PREWAIT:00000000000000000000001000000000000,CAL1_PB_DEC_CPT_LEFT:00000000000100000000000000000000000,CAL1_NEXT_DQS:00000000000000000000000000000010000,CAL1_IDEL_DEC_CPT_WAIT:00000000000000000000100000000000000,CAL1_IDEL_DEC_CPT:00000000000000000000000000000000010,CAL1_PB_INC_CPT_WAIT:00000000000000000100000000000000000,CAL1_PB_INC_CPT:00000000000000010000000000000000000,CAL1_CALC_IDEL:00000100000000000000000000000000000,CAL1_PB_DETECT_EDGE:00000000000000001000000000000000000,CAL1_DQ_IDEL_TAP_DEC_WAIT:00100000000000000000000000000000000,CAL1_IDEL_INC_CPT_WAIT:00010000000000000000000000000000000,CAL1_PB_STORE_FIRST_WAIT:00000000010000000000000000000000000,CAL1_DQ_IDEL_TAP_DEC:00000000000000000001000000000000000,CAL1_IDEL_INC_CPT:00000000000000000000000100000000000,CAL1_DQ_IDEL_TAP_INC_WAIT:00000000000000000000000000000001000,CAL1_DETECT_EDGE:00000000000001000000000000000000000,CAL1_DQ_IDEL_TAP_INC:00000000000000000000000000000000100,CAL1_MPR_PAT_DETECT:00000000000000000000000001000000000,CAL1_VALID_WAIT:10000000000000000000000000000000000,CAL1_MPR_NEW_DQS_WAIT:00000000000000000000000000100000000,CAL1_RDLVL_ERR:00000000000010000000000000000000000,CAL1_PAT_DETECT:00000000000000100000000000000000000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_cal1_state_r_reg[14]\ : label is "CAL1_STORE_FIRST_WAIT:00000000000000000010000000000000000,CAL1_NEW_DQS_WAIT:00000000000000000000010000000000000,CAL1_IDLE:00000000000000000000000000010000000,CAL1_REGL_LOAD:00000000000000000000000000001000000,CAL1_PB_INC_DQ:00000001000000000000000000000000000,CAL1_PB_DEC_CPT_WAIT:00000000100000000000000000000000000,CAL1_PB_DETECT_EDGE_DQ:00001000000000000000000000000000000,CAL1_CENTER_WAIT:00000000000000000000000000000000001,CAL1_PB_DEC_CPT:00000000001000000000000000000000000,CAL1_PB_DEC_CPT_LEFT_WAIT:01000000000000000000000000000000000,CAL1_PB_INC_DQ_WAIT:00000010000000000000000000000000000,CAL1_RD_STOP_FOR_PI_INC:00000000000000000000000010000000000,CAL1_DONE:00000000000000000000000000000100000,CAL1_NEW_DQS_PREWAIT:00000000000000000000001000000000000,CAL1_PB_DEC_CPT_LEFT:00000000000100000000000000000000000,CAL1_NEXT_DQS:00000000000000000000000000000010000,CAL1_IDEL_DEC_CPT_WAIT:00000000000000000000100000000000000,CAL1_IDEL_DEC_CPT:00000000000000000000000000000000010,CAL1_PB_INC_CPT_WAIT:00000000000000000100000000000000000,CAL1_PB_INC_CPT:00000000000000010000000000000000000,CAL1_CALC_IDEL:00000100000000000000000000000000000,CAL1_PB_DETECT_EDGE:00000000000000001000000000000000000,CAL1_DQ_IDEL_TAP_DEC_WAIT:00100000000000000000000000000000000,CAL1_IDEL_INC_CPT_WAIT:00010000000000000000000000000000000,CAL1_PB_STORE_FIRST_WAIT:00000000010000000000000000000000000,CAL1_DQ_IDEL_TAP_DEC:00000000000000000001000000000000000,CAL1_IDEL_INC_CPT:00000000000000000000000100000000000,CAL1_DQ_IDEL_TAP_INC_WAIT:00000000000000000000000000000001000,CAL1_DETECT_EDGE:00000000000001000000000000000000000,CAL1_DQ_IDEL_TAP_INC:00000000000000000000000000000000100,CAL1_MPR_PAT_DETECT:00000000000000000000000001000000000,CAL1_VALID_WAIT:10000000000000000000000000000000000,CAL1_MPR_NEW_DQS_WAIT:00000000000000000000000000100000000,CAL1_RDLVL_ERR:00000000000010000000000000000000000,CAL1_PAT_DETECT:00000000000000100000000000000000000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_cal1_state_r_reg[15]\ : label is "CAL1_STORE_FIRST_WAIT:00000000000000000010000000000000000,CAL1_NEW_DQS_WAIT:00000000000000000000010000000000000,CAL1_IDLE:00000000000000000000000000010000000,CAL1_REGL_LOAD:00000000000000000000000000001000000,CAL1_PB_INC_DQ:00000001000000000000000000000000000,CAL1_PB_DEC_CPT_WAIT:00000000100000000000000000000000000,CAL1_PB_DETECT_EDGE_DQ:00001000000000000000000000000000000,CAL1_CENTER_WAIT:00000000000000000000000000000000001,CAL1_PB_DEC_CPT:00000000001000000000000000000000000,CAL1_PB_DEC_CPT_LEFT_WAIT:01000000000000000000000000000000000,CAL1_PB_INC_DQ_WAIT:00000010000000000000000000000000000,CAL1_RD_STOP_FOR_PI_INC:00000000000000000000000010000000000,CAL1_DONE:00000000000000000000000000000100000,CAL1_NEW_DQS_PREWAIT:00000000000000000000001000000000000,CAL1_PB_DEC_CPT_LEFT:00000000000100000000000000000000000,CAL1_NEXT_DQS:00000000000000000000000000000010000,CAL1_IDEL_DEC_CPT_WAIT:00000000000000000000100000000000000,CAL1_IDEL_DEC_CPT:00000000000000000000000000000000010,CAL1_PB_INC_CPT_WAIT:00000000000000000100000000000000000,CAL1_PB_INC_CPT:00000000000000010000000000000000000,CAL1_CALC_IDEL:00000100000000000000000000000000000,CAL1_PB_DETECT_EDGE:00000000000000001000000000000000000,CAL1_DQ_IDEL_TAP_DEC_WAIT:00100000000000000000000000000000000,CAL1_IDEL_INC_CPT_WAIT:00010000000000000000000000000000000,CAL1_PB_STORE_FIRST_WAIT:00000000010000000000000000000000000,CAL1_DQ_IDEL_TAP_DEC:00000000000000000001000000000000000,CAL1_IDEL_INC_CPT:00000000000000000000000100000000000,CAL1_DQ_IDEL_TAP_INC_WAIT:00000000000000000000000000000001000,CAL1_DETECT_EDGE:00000000000001000000000000000000000,CAL1_DQ_IDEL_TAP_INC:00000000000000000000000000000000100,CAL1_MPR_PAT_DETECT:00000000000000000000000001000000000,CAL1_VALID_WAIT:10000000000000000000000000000000000,CAL1_MPR_NEW_DQS_WAIT:00000000000000000000000000100000000,CAL1_RDLVL_ERR:00000000000010000000000000000000000,CAL1_PAT_DETECT:00000000000000100000000000000000000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_cal1_state_r_reg[16]\ : label is "CAL1_STORE_FIRST_WAIT:00000000000000000010000000000000000,CAL1_NEW_DQS_WAIT:00000000000000000000010000000000000,CAL1_IDLE:00000000000000000000000000010000000,CAL1_REGL_LOAD:00000000000000000000000000001000000,CAL1_PB_INC_DQ:00000001000000000000000000000000000,CAL1_PB_DEC_CPT_WAIT:00000000100000000000000000000000000,CAL1_PB_DETECT_EDGE_DQ:00001000000000000000000000000000000,CAL1_CENTER_WAIT:00000000000000000000000000000000001,CAL1_PB_DEC_CPT:00000000001000000000000000000000000,CAL1_PB_DEC_CPT_LEFT_WAIT:01000000000000000000000000000000000,CAL1_PB_INC_DQ_WAIT:00000010000000000000000000000000000,CAL1_RD_STOP_FOR_PI_INC:00000000000000000000000010000000000,CAL1_DONE:00000000000000000000000000000100000,CAL1_NEW_DQS_PREWAIT:00000000000000000000001000000000000,CAL1_PB_DEC_CPT_LEFT:00000000000100000000000000000000000,CAL1_NEXT_DQS:00000000000000000000000000000010000,CAL1_IDEL_DEC_CPT_WAIT:00000000000000000000100000000000000,CAL1_IDEL_DEC_CPT:00000000000000000000000000000000010,CAL1_PB_INC_CPT_WAIT:00000000000000000100000000000000000,CAL1_PB_INC_CPT:00000000000000010000000000000000000,CAL1_CALC_IDEL:00000100000000000000000000000000000,CAL1_PB_DETECT_EDGE:00000000000000001000000000000000000,CAL1_DQ_IDEL_TAP_DEC_WAIT:00100000000000000000000000000000000,CAL1_IDEL_INC_CPT_WAIT:00010000000000000000000000000000000,CAL1_PB_STORE_FIRST_WAIT:00000000010000000000000000000000000,CAL1_DQ_IDEL_TAP_DEC:00000000000000000001000000000000000,CAL1_IDEL_INC_CPT:00000000000000000000000100000000000,CAL1_DQ_IDEL_TAP_INC_WAIT:00000000000000000000000000000001000,CAL1_DETECT_EDGE:00000000000001000000000000000000000,CAL1_DQ_IDEL_TAP_INC:00000000000000000000000000000000100,CAL1_MPR_PAT_DETECT:00000000000000000000000001000000000,CAL1_VALID_WAIT:10000000000000000000000000000000000,CAL1_MPR_NEW_DQS_WAIT:00000000000000000000000000100000000,CAL1_RDLVL_ERR:00000000000010000000000000000000000,CAL1_PAT_DETECT:00000000000000100000000000000000000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_cal1_state_r_reg[1]\ : label is "CAL1_STORE_FIRST_WAIT:00000000000000000010000000000000000,CAL1_NEW_DQS_WAIT:00000000000000000000010000000000000,CAL1_IDLE:00000000000000000000000000010000000,CAL1_REGL_LOAD:00000000000000000000000000001000000,CAL1_PB_INC_DQ:00000001000000000000000000000000000,CAL1_PB_DEC_CPT_WAIT:00000000100000000000000000000000000,CAL1_PB_DETECT_EDGE_DQ:00001000000000000000000000000000000,CAL1_CENTER_WAIT:00000000000000000000000000000000001,CAL1_PB_DEC_CPT:00000000001000000000000000000000000,CAL1_PB_DEC_CPT_LEFT_WAIT:01000000000000000000000000000000000,CAL1_PB_INC_DQ_WAIT:00000010000000000000000000000000000,CAL1_RD_STOP_FOR_PI_INC:00000000000000000000000010000000000,CAL1_DONE:00000000000000000000000000000100000,CAL1_NEW_DQS_PREWAIT:00000000000000000000001000000000000,CAL1_PB_DEC_CPT_LEFT:00000000000100000000000000000000000,CAL1_NEXT_DQS:00000000000000000000000000000010000,CAL1_IDEL_DEC_CPT_WAIT:00000000000000000000100000000000000,CAL1_IDEL_DEC_CPT:00000000000000000000000000000000010,CAL1_PB_INC_CPT_WAIT:00000000000000000100000000000000000,CAL1_PB_INC_CPT:00000000000000010000000000000000000,CAL1_CALC_IDEL:00000100000000000000000000000000000,CAL1_PB_DETECT_EDGE:00000000000000001000000000000000000,CAL1_DQ_IDEL_TAP_DEC_WAIT:00100000000000000000000000000000000,CAL1_IDEL_INC_CPT_WAIT:00010000000000000000000000000000000,CAL1_PB_STORE_FIRST_WAIT:00000000010000000000000000000000000,CAL1_DQ_IDEL_TAP_DEC:00000000000000000001000000000000000,CAL1_IDEL_INC_CPT:00000000000000000000000100000000000,CAL1_DQ_IDEL_TAP_INC_WAIT:00000000000000000000000000000001000,CAL1_DETECT_EDGE:00000000000001000000000000000000000,CAL1_DQ_IDEL_TAP_INC:00000000000000000000000000000000100,CAL1_MPR_PAT_DETECT:00000000000000000000000001000000000,CAL1_VALID_WAIT:10000000000000000000000000000000000,CAL1_MPR_NEW_DQS_WAIT:00000000000000000000000000100000000,CAL1_RDLVL_ERR:00000000000010000000000000000000000,CAL1_PAT_DETECT:00000000000000100000000000000000000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_cal1_state_r_reg[20]\ : label is "CAL1_STORE_FIRST_WAIT:00000000000000000010000000000000000,CAL1_NEW_DQS_WAIT:00000000000000000000010000000000000,CAL1_IDLE:00000000000000000000000000010000000,CAL1_REGL_LOAD:00000000000000000000000000001000000,CAL1_PB_INC_DQ:00000001000000000000000000000000000,CAL1_PB_DEC_CPT_WAIT:00000000100000000000000000000000000,CAL1_PB_DETECT_EDGE_DQ:00001000000000000000000000000000000,CAL1_CENTER_WAIT:00000000000000000000000000000000001,CAL1_PB_DEC_CPT:00000000001000000000000000000000000,CAL1_PB_DEC_CPT_LEFT_WAIT:01000000000000000000000000000000000,CAL1_PB_INC_DQ_WAIT:00000010000000000000000000000000000,CAL1_RD_STOP_FOR_PI_INC:00000000000000000000000010000000000,CAL1_DONE:00000000000000000000000000000100000,CAL1_NEW_DQS_PREWAIT:00000000000000000000001000000000000,CAL1_PB_DEC_CPT_LEFT:00000000000100000000000000000000000,CAL1_NEXT_DQS:00000000000000000000000000000010000,CAL1_IDEL_DEC_CPT_WAIT:00000000000000000000100000000000000,CAL1_IDEL_DEC_CPT:00000000000000000000000000000000010,CAL1_PB_INC_CPT_WAIT:00000000000000000100000000000000000,CAL1_PB_INC_CPT:00000000000000010000000000000000000,CAL1_CALC_IDEL:00000100000000000000000000000000000,CAL1_PB_DETECT_EDGE:00000000000000001000000000000000000,CAL1_DQ_IDEL_TAP_DEC_WAIT:00100000000000000000000000000000000,CAL1_IDEL_INC_CPT_WAIT:00010000000000000000000000000000000,CAL1_PB_STORE_FIRST_WAIT:00000000010000000000000000000000000,CAL1_DQ_IDEL_TAP_DEC:00000000000000000001000000000000000,CAL1_IDEL_INC_CPT:00000000000000000000000100000000000,CAL1_DQ_IDEL_TAP_INC_WAIT:00000000000000000000000000000001000,CAL1_DETECT_EDGE:00000000000001000000000000000000000,CAL1_DQ_IDEL_TAP_INC:00000000000000000000000000000000100,CAL1_MPR_PAT_DETECT:00000000000000000000000001000000000,CAL1_VALID_WAIT:10000000000000000000000000000000000,CAL1_MPR_NEW_DQS_WAIT:00000000000000000000000000100000000,CAL1_RDLVL_ERR:00000000000010000000000000000000000,CAL1_PAT_DETECT:00000000000000100000000000000000000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_cal1_state_r_reg[21]\ : label is "CAL1_STORE_FIRST_WAIT:00000000000000000010000000000000000,CAL1_NEW_DQS_WAIT:00000000000000000000010000000000000,CAL1_IDLE:00000000000000000000000000010000000,CAL1_REGL_LOAD:00000000000000000000000000001000000,CAL1_PB_INC_DQ:00000001000000000000000000000000000,CAL1_PB_DEC_CPT_WAIT:00000000100000000000000000000000000,CAL1_PB_DETECT_EDGE_DQ:00001000000000000000000000000000000,CAL1_CENTER_WAIT:00000000000000000000000000000000001,CAL1_PB_DEC_CPT:00000000001000000000000000000000000,CAL1_PB_DEC_CPT_LEFT_WAIT:01000000000000000000000000000000000,CAL1_PB_INC_DQ_WAIT:00000010000000000000000000000000000,CAL1_RD_STOP_FOR_PI_INC:00000000000000000000000010000000000,CAL1_DONE:00000000000000000000000000000100000,CAL1_NEW_DQS_PREWAIT:00000000000000000000001000000000000,CAL1_PB_DEC_CPT_LEFT:00000000000100000000000000000000000,CAL1_NEXT_DQS:00000000000000000000000000000010000,CAL1_IDEL_DEC_CPT_WAIT:00000000000000000000100000000000000,CAL1_IDEL_DEC_CPT:00000000000000000000000000000000010,CAL1_PB_INC_CPT_WAIT:00000000000000000100000000000000000,CAL1_PB_INC_CPT:00000000000000010000000000000000000,CAL1_CALC_IDEL:00000100000000000000000000000000000,CAL1_PB_DETECT_EDGE:00000000000000001000000000000000000,CAL1_DQ_IDEL_TAP_DEC_WAIT:00100000000000000000000000000000000,CAL1_IDEL_INC_CPT_WAIT:00010000000000000000000000000000000,CAL1_PB_STORE_FIRST_WAIT:00000000010000000000000000000000000,CAL1_DQ_IDEL_TAP_DEC:00000000000000000001000000000000000,CAL1_IDEL_INC_CPT:00000000000000000000000100000000000,CAL1_DQ_IDEL_TAP_INC_WAIT:00000000000000000000000000000001000,CAL1_DETECT_EDGE:00000000000001000000000000000000000,CAL1_DQ_IDEL_TAP_INC:00000000000000000000000000000000100,CAL1_MPR_PAT_DETECT:00000000000000000000000001000000000,CAL1_VALID_WAIT:10000000000000000000000000000000000,CAL1_MPR_NEW_DQS_WAIT:00000000000000000000000000100000000,CAL1_RDLVL_ERR:00000000000010000000000000000000000,CAL1_PAT_DETECT:00000000000000100000000000000000000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_cal1_state_r_reg[22]\ : label is "CAL1_STORE_FIRST_WAIT:00000000000000000010000000000000000,CAL1_NEW_DQS_WAIT:00000000000000000000010000000000000,CAL1_IDLE:00000000000000000000000000010000000,CAL1_REGL_LOAD:00000000000000000000000000001000000,CAL1_PB_INC_DQ:00000001000000000000000000000000000,CAL1_PB_DEC_CPT_WAIT:00000000100000000000000000000000000,CAL1_PB_DETECT_EDGE_DQ:00001000000000000000000000000000000,CAL1_CENTER_WAIT:00000000000000000000000000000000001,CAL1_PB_DEC_CPT:00000000001000000000000000000000000,CAL1_PB_DEC_CPT_LEFT_WAIT:01000000000000000000000000000000000,CAL1_PB_INC_DQ_WAIT:00000010000000000000000000000000000,CAL1_RD_STOP_FOR_PI_INC:00000000000000000000000010000000000,CAL1_DONE:00000000000000000000000000000100000,CAL1_NEW_DQS_PREWAIT:00000000000000000000001000000000000,CAL1_PB_DEC_CPT_LEFT:00000000000100000000000000000000000,CAL1_NEXT_DQS:00000000000000000000000000000010000,CAL1_IDEL_DEC_CPT_WAIT:00000000000000000000100000000000000,CAL1_IDEL_DEC_CPT:00000000000000000000000000000000010,CAL1_PB_INC_CPT_WAIT:00000000000000000100000000000000000,CAL1_PB_INC_CPT:00000000000000010000000000000000000,CAL1_CALC_IDEL:00000100000000000000000000000000000,CAL1_PB_DETECT_EDGE:00000000000000001000000000000000000,CAL1_DQ_IDEL_TAP_DEC_WAIT:00100000000000000000000000000000000,CAL1_IDEL_INC_CPT_WAIT:00010000000000000000000000000000000,CAL1_PB_STORE_FIRST_WAIT:00000000010000000000000000000000000,CAL1_DQ_IDEL_TAP_DEC:00000000000000000001000000000000000,CAL1_IDEL_INC_CPT:00000000000000000000000100000000000,CAL1_DQ_IDEL_TAP_INC_WAIT:00000000000000000000000000000001000,CAL1_DETECT_EDGE:00000000000001000000000000000000000,CAL1_DQ_IDEL_TAP_INC:00000000000000000000000000000000100,CAL1_MPR_PAT_DETECT:00000000000000000000000001000000000,CAL1_VALID_WAIT:10000000000000000000000000000000000,CAL1_MPR_NEW_DQS_WAIT:00000000000000000000000000100000000,CAL1_RDLVL_ERR:00000000000010000000000000000000000,CAL1_PAT_DETECT:00000000000000100000000000000000000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_cal1_state_r_reg[29]\ : label is "CAL1_STORE_FIRST_WAIT:00000000000000000010000000000000000,CAL1_NEW_DQS_WAIT:00000000000000000000010000000000000,CAL1_IDLE:00000000000000000000000000010000000,CAL1_REGL_LOAD:00000000000000000000000000001000000,CAL1_PB_INC_DQ:00000001000000000000000000000000000,CAL1_PB_DEC_CPT_WAIT:00000000100000000000000000000000000,CAL1_PB_DETECT_EDGE_DQ:00001000000000000000000000000000000,CAL1_CENTER_WAIT:00000000000000000000000000000000001,CAL1_PB_DEC_CPT:00000000001000000000000000000000000,CAL1_PB_DEC_CPT_LEFT_WAIT:01000000000000000000000000000000000,CAL1_PB_INC_DQ_WAIT:00000010000000000000000000000000000,CAL1_RD_STOP_FOR_PI_INC:00000000000000000000000010000000000,CAL1_DONE:00000000000000000000000000000100000,CAL1_NEW_DQS_PREWAIT:00000000000000000000001000000000000,CAL1_PB_DEC_CPT_LEFT:00000000000100000000000000000000000,CAL1_NEXT_DQS:00000000000000000000000000000010000,CAL1_IDEL_DEC_CPT_WAIT:00000000000000000000100000000000000,CAL1_IDEL_DEC_CPT:00000000000000000000000000000000010,CAL1_PB_INC_CPT_WAIT:00000000000000000100000000000000000,CAL1_PB_INC_CPT:00000000000000010000000000000000000,CAL1_CALC_IDEL:00000100000000000000000000000000000,CAL1_PB_DETECT_EDGE:00000000000000001000000000000000000,CAL1_DQ_IDEL_TAP_DEC_WAIT:00100000000000000000000000000000000,CAL1_IDEL_INC_CPT_WAIT:00010000000000000000000000000000000,CAL1_PB_STORE_FIRST_WAIT:00000000010000000000000000000000000,CAL1_DQ_IDEL_TAP_DEC:00000000000000000001000000000000000,CAL1_IDEL_INC_CPT:00000000000000000000000100000000000,CAL1_DQ_IDEL_TAP_INC_WAIT:00000000000000000000000000000001000,CAL1_DETECT_EDGE:00000000000001000000000000000000000,CAL1_DQ_IDEL_TAP_INC:00000000000000000000000000000000100,CAL1_MPR_PAT_DETECT:00000000000000000000000001000000000,CAL1_VALID_WAIT:10000000000000000000000000000000000,CAL1_MPR_NEW_DQS_WAIT:00000000000000000000000000100000000,CAL1_RDLVL_ERR:00000000000010000000000000000000000,CAL1_PAT_DETECT:00000000000000100000000000000000000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_cal1_state_r_reg[2]\ : label is "CAL1_STORE_FIRST_WAIT:00000000000000000010000000000000000,CAL1_NEW_DQS_WAIT:00000000000000000000010000000000000,CAL1_IDLE:00000000000000000000000000010000000,CAL1_REGL_LOAD:00000000000000000000000000001000000,CAL1_PB_INC_DQ:00000001000000000000000000000000000,CAL1_PB_DEC_CPT_WAIT:00000000100000000000000000000000000,CAL1_PB_DETECT_EDGE_DQ:00001000000000000000000000000000000,CAL1_CENTER_WAIT:00000000000000000000000000000000001,CAL1_PB_DEC_CPT:00000000001000000000000000000000000,CAL1_PB_DEC_CPT_LEFT_WAIT:01000000000000000000000000000000000,CAL1_PB_INC_DQ_WAIT:00000010000000000000000000000000000,CAL1_RD_STOP_FOR_PI_INC:00000000000000000000000010000000000,CAL1_DONE:00000000000000000000000000000100000,CAL1_NEW_DQS_PREWAIT:00000000000000000000001000000000000,CAL1_PB_DEC_CPT_LEFT:00000000000100000000000000000000000,CAL1_NEXT_DQS:00000000000000000000000000000010000,CAL1_IDEL_DEC_CPT_WAIT:00000000000000000000100000000000000,CAL1_IDEL_DEC_CPT:00000000000000000000000000000000010,CAL1_PB_INC_CPT_WAIT:00000000000000000100000000000000000,CAL1_PB_INC_CPT:00000000000000010000000000000000000,CAL1_CALC_IDEL:00000100000000000000000000000000000,CAL1_PB_DETECT_EDGE:00000000000000001000000000000000000,CAL1_DQ_IDEL_TAP_DEC_WAIT:00100000000000000000000000000000000,CAL1_IDEL_INC_CPT_WAIT:00010000000000000000000000000000000,CAL1_PB_STORE_FIRST_WAIT:00000000010000000000000000000000000,CAL1_DQ_IDEL_TAP_DEC:00000000000000000001000000000000000,CAL1_IDEL_INC_CPT:00000000000000000000000100000000000,CAL1_DQ_IDEL_TAP_INC_WAIT:00000000000000000000000000000001000,CAL1_DETECT_EDGE:00000000000001000000000000000000000,CAL1_DQ_IDEL_TAP_INC:00000000000000000000000000000000100,CAL1_MPR_PAT_DETECT:00000000000000000000000001000000000,CAL1_VALID_WAIT:10000000000000000000000000000000000,CAL1_MPR_NEW_DQS_WAIT:00000000000000000000000000100000000,CAL1_RDLVL_ERR:00000000000010000000000000000000000,CAL1_PAT_DETECT:00000000000000100000000000000000000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_cal1_state_r_reg[31]\ : label is "CAL1_STORE_FIRST_WAIT:00000000000000000010000000000000000,CAL1_NEW_DQS_WAIT:00000000000000000000010000000000000,CAL1_IDLE:00000000000000000000000000010000000,CAL1_REGL_LOAD:00000000000000000000000000001000000,CAL1_PB_INC_DQ:00000001000000000000000000000000000,CAL1_PB_DEC_CPT_WAIT:00000000100000000000000000000000000,CAL1_PB_DETECT_EDGE_DQ:00001000000000000000000000000000000,CAL1_CENTER_WAIT:00000000000000000000000000000000001,CAL1_PB_DEC_CPT:00000000001000000000000000000000000,CAL1_PB_DEC_CPT_LEFT_WAIT:01000000000000000000000000000000000,CAL1_PB_INC_DQ_WAIT:00000010000000000000000000000000000,CAL1_RD_STOP_FOR_PI_INC:00000000000000000000000010000000000,CAL1_DONE:00000000000000000000000000000100000,CAL1_NEW_DQS_PREWAIT:00000000000000000000001000000000000,CAL1_PB_DEC_CPT_LEFT:00000000000100000000000000000000000,CAL1_NEXT_DQS:00000000000000000000000000000010000,CAL1_IDEL_DEC_CPT_WAIT:00000000000000000000100000000000000,CAL1_IDEL_DEC_CPT:00000000000000000000000000000000010,CAL1_PB_INC_CPT_WAIT:00000000000000000100000000000000000,CAL1_PB_INC_CPT:00000000000000010000000000000000000,CAL1_CALC_IDEL:00000100000000000000000000000000000,CAL1_PB_DETECT_EDGE:00000000000000001000000000000000000,CAL1_DQ_IDEL_TAP_DEC_WAIT:00100000000000000000000000000000000,CAL1_IDEL_INC_CPT_WAIT:00010000000000000000000000000000000,CAL1_PB_STORE_FIRST_WAIT:00000000010000000000000000000000000,CAL1_DQ_IDEL_TAP_DEC:00000000000000000001000000000000000,CAL1_IDEL_INC_CPT:00000000000000000000000100000000000,CAL1_DQ_IDEL_TAP_INC_WAIT:00000000000000000000000000000001000,CAL1_DETECT_EDGE:00000000000001000000000000000000000,CAL1_DQ_IDEL_TAP_INC:00000000000000000000000000000000100,CAL1_MPR_PAT_DETECT:00000000000000000000000001000000000,CAL1_VALID_WAIT:10000000000000000000000000000000000,CAL1_MPR_NEW_DQS_WAIT:00000000000000000000000000100000000,CAL1_RDLVL_ERR:00000000000010000000000000000000000,CAL1_PAT_DETECT:00000000000000100000000000000000000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_cal1_state_r_reg[32]\ : label is "CAL1_STORE_FIRST_WAIT:00000000000000000010000000000000000,CAL1_NEW_DQS_WAIT:00000000000000000000010000000000000,CAL1_IDLE:00000000000000000000000000010000000,CAL1_REGL_LOAD:00000000000000000000000000001000000,CAL1_PB_INC_DQ:00000001000000000000000000000000000,CAL1_PB_DEC_CPT_WAIT:00000000100000000000000000000000000,CAL1_PB_DETECT_EDGE_DQ:00001000000000000000000000000000000,CAL1_CENTER_WAIT:00000000000000000000000000000000001,CAL1_PB_DEC_CPT:00000000001000000000000000000000000,CAL1_PB_DEC_CPT_LEFT_WAIT:01000000000000000000000000000000000,CAL1_PB_INC_DQ_WAIT:00000010000000000000000000000000000,CAL1_RD_STOP_FOR_PI_INC:00000000000000000000000010000000000,CAL1_DONE:00000000000000000000000000000100000,CAL1_NEW_DQS_PREWAIT:00000000000000000000001000000000000,CAL1_PB_DEC_CPT_LEFT:00000000000100000000000000000000000,CAL1_NEXT_DQS:00000000000000000000000000000010000,CAL1_IDEL_DEC_CPT_WAIT:00000000000000000000100000000000000,CAL1_IDEL_DEC_CPT:00000000000000000000000000000000010,CAL1_PB_INC_CPT_WAIT:00000000000000000100000000000000000,CAL1_PB_INC_CPT:00000000000000010000000000000000000,CAL1_CALC_IDEL:00000100000000000000000000000000000,CAL1_PB_DETECT_EDGE:00000000000000001000000000000000000,CAL1_DQ_IDEL_TAP_DEC_WAIT:00100000000000000000000000000000000,CAL1_IDEL_INC_CPT_WAIT:00010000000000000000000000000000000,CAL1_PB_STORE_FIRST_WAIT:00000000010000000000000000000000000,CAL1_DQ_IDEL_TAP_DEC:00000000000000000001000000000000000,CAL1_IDEL_INC_CPT:00000000000000000000000100000000000,CAL1_DQ_IDEL_TAP_INC_WAIT:00000000000000000000000000000001000,CAL1_DETECT_EDGE:00000000000001000000000000000000000,CAL1_DQ_IDEL_TAP_INC:00000000000000000000000000000000100,CAL1_MPR_PAT_DETECT:00000000000000000000000001000000000,CAL1_VALID_WAIT:10000000000000000000000000000000000,CAL1_MPR_NEW_DQS_WAIT:00000000000000000000000000100000000,CAL1_RDLVL_ERR:00000000000010000000000000000000000,CAL1_PAT_DETECT:00000000000000100000000000000000000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_cal1_state_r_reg[34]\ : label is "CAL1_STORE_FIRST_WAIT:00000000000000000010000000000000000,CAL1_NEW_DQS_WAIT:00000000000000000000010000000000000,CAL1_IDLE:00000000000000000000000000010000000,CAL1_REGL_LOAD:00000000000000000000000000001000000,CAL1_PB_INC_DQ:00000001000000000000000000000000000,CAL1_PB_DEC_CPT_WAIT:00000000100000000000000000000000000,CAL1_PB_DETECT_EDGE_DQ:00001000000000000000000000000000000,CAL1_CENTER_WAIT:00000000000000000000000000000000001,CAL1_PB_DEC_CPT:00000000001000000000000000000000000,CAL1_PB_DEC_CPT_LEFT_WAIT:01000000000000000000000000000000000,CAL1_PB_INC_DQ_WAIT:00000010000000000000000000000000000,CAL1_RD_STOP_FOR_PI_INC:00000000000000000000000010000000000,CAL1_DONE:00000000000000000000000000000100000,CAL1_NEW_DQS_PREWAIT:00000000000000000000001000000000000,CAL1_PB_DEC_CPT_LEFT:00000000000100000000000000000000000,CAL1_NEXT_DQS:00000000000000000000000000000010000,CAL1_IDEL_DEC_CPT_WAIT:00000000000000000000100000000000000,CAL1_IDEL_DEC_CPT:00000000000000000000000000000000010,CAL1_PB_INC_CPT_WAIT:00000000000000000100000000000000000,CAL1_PB_INC_CPT:00000000000000010000000000000000000,CAL1_CALC_IDEL:00000100000000000000000000000000000,CAL1_PB_DETECT_EDGE:00000000000000001000000000000000000,CAL1_DQ_IDEL_TAP_DEC_WAIT:00100000000000000000000000000000000,CAL1_IDEL_INC_CPT_WAIT:00010000000000000000000000000000000,CAL1_PB_STORE_FIRST_WAIT:00000000010000000000000000000000000,CAL1_DQ_IDEL_TAP_DEC:00000000000000000001000000000000000,CAL1_IDEL_INC_CPT:00000000000000000000000100000000000,CAL1_DQ_IDEL_TAP_INC_WAIT:00000000000000000000000000000001000,CAL1_DETECT_EDGE:00000000000001000000000000000000000,CAL1_DQ_IDEL_TAP_INC:00000000000000000000000000000000100,CAL1_MPR_PAT_DETECT:00000000000000000000000001000000000,CAL1_VALID_WAIT:10000000000000000000000000000000000,CAL1_MPR_NEW_DQS_WAIT:00000000000000000000000000100000000,CAL1_RDLVL_ERR:00000000000010000000000000000000000,CAL1_PAT_DETECT:00000000000000100000000000000000000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_cal1_state_r_reg[3]\ : label is "CAL1_STORE_FIRST_WAIT:00000000000000000010000000000000000,CAL1_NEW_DQS_WAIT:00000000000000000000010000000000000,CAL1_IDLE:00000000000000000000000000010000000,CAL1_REGL_LOAD:00000000000000000000000000001000000,CAL1_PB_INC_DQ:00000001000000000000000000000000000,CAL1_PB_DEC_CPT_WAIT:00000000100000000000000000000000000,CAL1_PB_DETECT_EDGE_DQ:00001000000000000000000000000000000,CAL1_CENTER_WAIT:00000000000000000000000000000000001,CAL1_PB_DEC_CPT:00000000001000000000000000000000000,CAL1_PB_DEC_CPT_LEFT_WAIT:01000000000000000000000000000000000,CAL1_PB_INC_DQ_WAIT:00000010000000000000000000000000000,CAL1_RD_STOP_FOR_PI_INC:00000000000000000000000010000000000,CAL1_DONE:00000000000000000000000000000100000,CAL1_NEW_DQS_PREWAIT:00000000000000000000001000000000000,CAL1_PB_DEC_CPT_LEFT:00000000000100000000000000000000000,CAL1_NEXT_DQS:00000000000000000000000000000010000,CAL1_IDEL_DEC_CPT_WAIT:00000000000000000000100000000000000,CAL1_IDEL_DEC_CPT:00000000000000000000000000000000010,CAL1_PB_INC_CPT_WAIT:00000000000000000100000000000000000,CAL1_PB_INC_CPT:00000000000000010000000000000000000,CAL1_CALC_IDEL:00000100000000000000000000000000000,CAL1_PB_DETECT_EDGE:00000000000000001000000000000000000,CAL1_DQ_IDEL_TAP_DEC_WAIT:00100000000000000000000000000000000,CAL1_IDEL_INC_CPT_WAIT:00010000000000000000000000000000000,CAL1_PB_STORE_FIRST_WAIT:00000000010000000000000000000000000,CAL1_DQ_IDEL_TAP_DEC:00000000000000000001000000000000000,CAL1_IDEL_INC_CPT:00000000000000000000000100000000000,CAL1_DQ_IDEL_TAP_INC_WAIT:00000000000000000000000000000001000,CAL1_DETECT_EDGE:00000000000001000000000000000000000,CAL1_DQ_IDEL_TAP_INC:00000000000000000000000000000000100,CAL1_MPR_PAT_DETECT:00000000000000000000000001000000000,CAL1_VALID_WAIT:10000000000000000000000000000000000,CAL1_MPR_NEW_DQS_WAIT:00000000000000000000000000100000000,CAL1_RDLVL_ERR:00000000000010000000000000000000000,CAL1_PAT_DETECT:00000000000000100000000000000000000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_cal1_state_r_reg[4]\ : label is "CAL1_STORE_FIRST_WAIT:00000000000000000010000000000000000,CAL1_NEW_DQS_WAIT:00000000000000000000010000000000000,CAL1_IDLE:00000000000000000000000000010000000,CAL1_REGL_LOAD:00000000000000000000000000001000000,CAL1_PB_INC_DQ:00000001000000000000000000000000000,CAL1_PB_DEC_CPT_WAIT:00000000100000000000000000000000000,CAL1_PB_DETECT_EDGE_DQ:00001000000000000000000000000000000,CAL1_CENTER_WAIT:00000000000000000000000000000000001,CAL1_PB_DEC_CPT:00000000001000000000000000000000000,CAL1_PB_DEC_CPT_LEFT_WAIT:01000000000000000000000000000000000,CAL1_PB_INC_DQ_WAIT:00000010000000000000000000000000000,CAL1_RD_STOP_FOR_PI_INC:00000000000000000000000010000000000,CAL1_DONE:00000000000000000000000000000100000,CAL1_NEW_DQS_PREWAIT:00000000000000000000001000000000000,CAL1_PB_DEC_CPT_LEFT:00000000000100000000000000000000000,CAL1_NEXT_DQS:00000000000000000000000000000010000,CAL1_IDEL_DEC_CPT_WAIT:00000000000000000000100000000000000,CAL1_IDEL_DEC_CPT:00000000000000000000000000000000010,CAL1_PB_INC_CPT_WAIT:00000000000000000100000000000000000,CAL1_PB_INC_CPT:00000000000000010000000000000000000,CAL1_CALC_IDEL:00000100000000000000000000000000000,CAL1_PB_DETECT_EDGE:00000000000000001000000000000000000,CAL1_DQ_IDEL_TAP_DEC_WAIT:00100000000000000000000000000000000,CAL1_IDEL_INC_CPT_WAIT:00010000000000000000000000000000000,CAL1_PB_STORE_FIRST_WAIT:00000000010000000000000000000000000,CAL1_DQ_IDEL_TAP_DEC:00000000000000000001000000000000000,CAL1_IDEL_INC_CPT:00000000000000000000000100000000000,CAL1_DQ_IDEL_TAP_INC_WAIT:00000000000000000000000000000001000,CAL1_DETECT_EDGE:00000000000001000000000000000000000,CAL1_DQ_IDEL_TAP_INC:00000000000000000000000000000000100,CAL1_MPR_PAT_DETECT:00000000000000000000000001000000000,CAL1_VALID_WAIT:10000000000000000000000000000000000,CAL1_MPR_NEW_DQS_WAIT:00000000000000000000000000100000000,CAL1_RDLVL_ERR:00000000000010000000000000000000000,CAL1_PAT_DETECT:00000000000000100000000000000000000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_cal1_state_r_reg[5]\ : label is "CAL1_STORE_FIRST_WAIT:00000000000000000010000000000000000,CAL1_NEW_DQS_WAIT:00000000000000000000010000000000000,CAL1_IDLE:00000000000000000000000000010000000,CAL1_REGL_LOAD:00000000000000000000000000001000000,CAL1_PB_INC_DQ:00000001000000000000000000000000000,CAL1_PB_DEC_CPT_WAIT:00000000100000000000000000000000000,CAL1_PB_DETECT_EDGE_DQ:00001000000000000000000000000000000,CAL1_CENTER_WAIT:00000000000000000000000000000000001,CAL1_PB_DEC_CPT:00000000001000000000000000000000000,CAL1_PB_DEC_CPT_LEFT_WAIT:01000000000000000000000000000000000,CAL1_PB_INC_DQ_WAIT:00000010000000000000000000000000000,CAL1_RD_STOP_FOR_PI_INC:00000000000000000000000010000000000,CAL1_DONE:00000000000000000000000000000100000,CAL1_NEW_DQS_PREWAIT:00000000000000000000001000000000000,CAL1_PB_DEC_CPT_LEFT:00000000000100000000000000000000000,CAL1_NEXT_DQS:00000000000000000000000000000010000,CAL1_IDEL_DEC_CPT_WAIT:00000000000000000000100000000000000,CAL1_IDEL_DEC_CPT:00000000000000000000000000000000010,CAL1_PB_INC_CPT_WAIT:00000000000000000100000000000000000,CAL1_PB_INC_CPT:00000000000000010000000000000000000,CAL1_CALC_IDEL:00000100000000000000000000000000000,CAL1_PB_DETECT_EDGE:00000000000000001000000000000000000,CAL1_DQ_IDEL_TAP_DEC_WAIT:00100000000000000000000000000000000,CAL1_IDEL_INC_CPT_WAIT:00010000000000000000000000000000000,CAL1_PB_STORE_FIRST_WAIT:00000000010000000000000000000000000,CAL1_DQ_IDEL_TAP_DEC:00000000000000000001000000000000000,CAL1_IDEL_INC_CPT:00000000000000000000000100000000000,CAL1_DQ_IDEL_TAP_INC_WAIT:00000000000000000000000000000001000,CAL1_DETECT_EDGE:00000000000001000000000000000000000,CAL1_DQ_IDEL_TAP_INC:00000000000000000000000000000000100,CAL1_MPR_PAT_DETECT:00000000000000000000000001000000000,CAL1_VALID_WAIT:10000000000000000000000000000000000,CAL1_MPR_NEW_DQS_WAIT:00000000000000000000000000100000000,CAL1_RDLVL_ERR:00000000000010000000000000000000000,CAL1_PAT_DETECT:00000000000000100000000000000000000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_cal1_state_r_reg[6]\ : label is "CAL1_STORE_FIRST_WAIT:00000000000000000010000000000000000,CAL1_NEW_DQS_WAIT:00000000000000000000010000000000000,CAL1_IDLE:00000000000000000000000000010000000,CAL1_REGL_LOAD:00000000000000000000000000001000000,CAL1_PB_INC_DQ:00000001000000000000000000000000000,CAL1_PB_DEC_CPT_WAIT:00000000100000000000000000000000000,CAL1_PB_DETECT_EDGE_DQ:00001000000000000000000000000000000,CAL1_CENTER_WAIT:00000000000000000000000000000000001,CAL1_PB_DEC_CPT:00000000001000000000000000000000000,CAL1_PB_DEC_CPT_LEFT_WAIT:01000000000000000000000000000000000,CAL1_PB_INC_DQ_WAIT:00000010000000000000000000000000000,CAL1_RD_STOP_FOR_PI_INC:00000000000000000000000010000000000,CAL1_DONE:00000000000000000000000000000100000,CAL1_NEW_DQS_PREWAIT:00000000000000000000001000000000000,CAL1_PB_DEC_CPT_LEFT:00000000000100000000000000000000000,CAL1_NEXT_DQS:00000000000000000000000000000010000,CAL1_IDEL_DEC_CPT_WAIT:00000000000000000000100000000000000,CAL1_IDEL_DEC_CPT:00000000000000000000000000000000010,CAL1_PB_INC_CPT_WAIT:00000000000000000100000000000000000,CAL1_PB_INC_CPT:00000000000000010000000000000000000,CAL1_CALC_IDEL:00000100000000000000000000000000000,CAL1_PB_DETECT_EDGE:00000000000000001000000000000000000,CAL1_DQ_IDEL_TAP_DEC_WAIT:00100000000000000000000000000000000,CAL1_IDEL_INC_CPT_WAIT:00010000000000000000000000000000000,CAL1_PB_STORE_FIRST_WAIT:00000000010000000000000000000000000,CAL1_DQ_IDEL_TAP_DEC:00000000000000000001000000000000000,CAL1_IDEL_INC_CPT:00000000000000000000000100000000000,CAL1_DQ_IDEL_TAP_INC_WAIT:00000000000000000000000000000001000,CAL1_DETECT_EDGE:00000000000001000000000000000000000,CAL1_DQ_IDEL_TAP_INC:00000000000000000000000000000000100,CAL1_MPR_PAT_DETECT:00000000000000000000000001000000000,CAL1_VALID_WAIT:10000000000000000000000000000000000,CAL1_MPR_NEW_DQS_WAIT:00000000000000000000000000100000000,CAL1_RDLVL_ERR:00000000000010000000000000000000000,CAL1_PAT_DETECT:00000000000000100000000000000000000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_cal1_state_r_reg[7]\ : label is "CAL1_STORE_FIRST_WAIT:00000000000000000010000000000000000,CAL1_NEW_DQS_WAIT:00000000000000000000010000000000000,CAL1_IDLE:00000000000000000000000000010000000,CAL1_REGL_LOAD:00000000000000000000000000001000000,CAL1_PB_INC_DQ:00000001000000000000000000000000000,CAL1_PB_DEC_CPT_WAIT:00000000100000000000000000000000000,CAL1_PB_DETECT_EDGE_DQ:00001000000000000000000000000000000,CAL1_CENTER_WAIT:00000000000000000000000000000000001,CAL1_PB_DEC_CPT:00000000001000000000000000000000000,CAL1_PB_DEC_CPT_LEFT_WAIT:01000000000000000000000000000000000,CAL1_PB_INC_DQ_WAIT:00000010000000000000000000000000000,CAL1_RD_STOP_FOR_PI_INC:00000000000000000000000010000000000,CAL1_DONE:00000000000000000000000000000100000,CAL1_NEW_DQS_PREWAIT:00000000000000000000001000000000000,CAL1_PB_DEC_CPT_LEFT:00000000000100000000000000000000000,CAL1_NEXT_DQS:00000000000000000000000000000010000,CAL1_IDEL_DEC_CPT_WAIT:00000000000000000000100000000000000,CAL1_IDEL_DEC_CPT:00000000000000000000000000000000010,CAL1_PB_INC_CPT_WAIT:00000000000000000100000000000000000,CAL1_PB_INC_CPT:00000000000000010000000000000000000,CAL1_CALC_IDEL:00000100000000000000000000000000000,CAL1_PB_DETECT_EDGE:00000000000000001000000000000000000,CAL1_DQ_IDEL_TAP_DEC_WAIT:00100000000000000000000000000000000,CAL1_IDEL_INC_CPT_WAIT:00010000000000000000000000000000000,CAL1_PB_STORE_FIRST_WAIT:00000000010000000000000000000000000,CAL1_DQ_IDEL_TAP_DEC:00000000000000000001000000000000000,CAL1_IDEL_INC_CPT:00000000000000000000000100000000000,CAL1_DQ_IDEL_TAP_INC_WAIT:00000000000000000000000000000001000,CAL1_DETECT_EDGE:00000000000001000000000000000000000,CAL1_DQ_IDEL_TAP_INC:00000000000000000000000000000000100,CAL1_MPR_PAT_DETECT:00000000000000000000000001000000000,CAL1_VALID_WAIT:10000000000000000000000000000000000,CAL1_MPR_NEW_DQS_WAIT:00000000000000000000000000100000000,CAL1_RDLVL_ERR:00000000000010000000000000000000000,CAL1_PAT_DETECT:00000000000000100000000000000000000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_cal1_state_r_reg[8]\ : label is "CAL1_STORE_FIRST_WAIT:00000000000000000010000000000000000,CAL1_NEW_DQS_WAIT:00000000000000000000010000000000000,CAL1_IDLE:00000000000000000000000000010000000,CAL1_REGL_LOAD:00000000000000000000000000001000000,CAL1_PB_INC_DQ:00000001000000000000000000000000000,CAL1_PB_DEC_CPT_WAIT:00000000100000000000000000000000000,CAL1_PB_DETECT_EDGE_DQ:00001000000000000000000000000000000,CAL1_CENTER_WAIT:00000000000000000000000000000000001,CAL1_PB_DEC_CPT:00000000001000000000000000000000000,CAL1_PB_DEC_CPT_LEFT_WAIT:01000000000000000000000000000000000,CAL1_PB_INC_DQ_WAIT:00000010000000000000000000000000000,CAL1_RD_STOP_FOR_PI_INC:00000000000000000000000010000000000,CAL1_DONE:00000000000000000000000000000100000,CAL1_NEW_DQS_PREWAIT:00000000000000000000001000000000000,CAL1_PB_DEC_CPT_LEFT:00000000000100000000000000000000000,CAL1_NEXT_DQS:00000000000000000000000000000010000,CAL1_IDEL_DEC_CPT_WAIT:00000000000000000000100000000000000,CAL1_IDEL_DEC_CPT:00000000000000000000000000000000010,CAL1_PB_INC_CPT_WAIT:00000000000000000100000000000000000,CAL1_PB_INC_CPT:00000000000000010000000000000000000,CAL1_CALC_IDEL:00000100000000000000000000000000000,CAL1_PB_DETECT_EDGE:00000000000000001000000000000000000,CAL1_DQ_IDEL_TAP_DEC_WAIT:00100000000000000000000000000000000,CAL1_IDEL_INC_CPT_WAIT:00010000000000000000000000000000000,CAL1_PB_STORE_FIRST_WAIT:00000000010000000000000000000000000,CAL1_DQ_IDEL_TAP_DEC:00000000000000000001000000000000000,CAL1_IDEL_INC_CPT:00000000000000000000000100000000000,CAL1_DQ_IDEL_TAP_INC_WAIT:00000000000000000000000000000001000,CAL1_DETECT_EDGE:00000000000001000000000000000000000,CAL1_DQ_IDEL_TAP_INC:00000000000000000000000000000000100,CAL1_MPR_PAT_DETECT:00000000000000000000000001000000000,CAL1_VALID_WAIT:10000000000000000000000000000000000,CAL1_MPR_NEW_DQS_WAIT:00000000000000000000000000100000000,CAL1_RDLVL_ERR:00000000000010000000000000000000000,CAL1_PAT_DETECT:00000000000000100000000000000000000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_cal1_state_r_reg[9]\ : label is "CAL1_STORE_FIRST_WAIT:00000000000000000010000000000000000,CAL1_NEW_DQS_WAIT:00000000000000000000010000000000000,CAL1_IDLE:00000000000000000000000000010000000,CAL1_REGL_LOAD:00000000000000000000000000001000000,CAL1_PB_INC_DQ:00000001000000000000000000000000000,CAL1_PB_DEC_CPT_WAIT:00000000100000000000000000000000000,CAL1_PB_DETECT_EDGE_DQ:00001000000000000000000000000000000,CAL1_CENTER_WAIT:00000000000000000000000000000000001,CAL1_PB_DEC_CPT:00000000001000000000000000000000000,CAL1_PB_DEC_CPT_LEFT_WAIT:01000000000000000000000000000000000,CAL1_PB_INC_DQ_WAIT:00000010000000000000000000000000000,CAL1_RD_STOP_FOR_PI_INC:00000000000000000000000010000000000,CAL1_DONE:00000000000000000000000000000100000,CAL1_NEW_DQS_PREWAIT:00000000000000000000001000000000000,CAL1_PB_DEC_CPT_LEFT:00000000000100000000000000000000000,CAL1_NEXT_DQS:00000000000000000000000000000010000,CAL1_IDEL_DEC_CPT_WAIT:00000000000000000000100000000000000,CAL1_IDEL_DEC_CPT:00000000000000000000000000000000010,CAL1_PB_INC_CPT_WAIT:00000000000000000100000000000000000,CAL1_PB_INC_CPT:00000000000000010000000000000000000,CAL1_CALC_IDEL:00000100000000000000000000000000000,CAL1_PB_DETECT_EDGE:00000000000000001000000000000000000,CAL1_DQ_IDEL_TAP_DEC_WAIT:00100000000000000000000000000000000,CAL1_IDEL_INC_CPT_WAIT:00010000000000000000000000000000000,CAL1_PB_STORE_FIRST_WAIT:00000000010000000000000000000000000,CAL1_DQ_IDEL_TAP_DEC:00000000000000000001000000000000000,CAL1_IDEL_INC_CPT:00000000000000000000000100000000000,CAL1_DQ_IDEL_TAP_INC_WAIT:00000000000000000000000000000001000,CAL1_DETECT_EDGE:00000000000001000000000000000000000,CAL1_DQ_IDEL_TAP_INC:00000000000000000000000000000000100,CAL1_MPR_PAT_DETECT:00000000000000000000000001000000000,CAL1_VALID_WAIT:10000000000000000000000000000000000,CAL1_MPR_NEW_DQS_WAIT:00000000000000000000000000100000000,CAL1_RDLVL_ERR:00000000000010000000000000000000000,CAL1_PAT_DETECT:00000000000000100000000000000000000";
  attribute SOFT_HLUTNM of cal1_dlyinc_cpt_r_i_1 : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of cal1_dq_idel_ce_i_1 : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of cal1_wait_cnt_en_r_i_1 : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \cal1_wait_cnt_r[1]_i_1\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \cal1_wait_cnt_r[2]_i_1\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \cal1_wait_cnt_r[3]_i_1\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \cal1_wait_cnt_r[4]_i_2\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \cnt_idel_dec_cpt_r[0]_i_2\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \cnt_idel_dec_cpt_r[1]_i_4\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \cnt_idel_dec_cpt_r[2]_i_3\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \cnt_idel_dec_cpt_r[3]_i_5\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \cnt_idel_dec_cpt_r[4]_i_10\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \cnt_idel_dec_cpt_r[4]_i_3\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \cnt_idel_dec_cpt_r[5]_i_6\ : label is "soft_lutpair20";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \cnt_idel_dec_cpt_r_reg[2]_i_10\ : label is 35;
  attribute ADDER_THRESHOLD of \cnt_idel_dec_cpt_r_reg[4]_i_8\ : label is 35;
  attribute SOFT_HLUTNM of \cnt_shift_r[0]_i_1\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \cnt_shift_r[1]_i_2\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \cnt_shift_r[3]_i_2\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \ddr3_ila_rdpath[116]_INST_0\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \ddr3_ila_rdpath[117]_INST_0\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \ddr3_ila_rdpath[118]_INST_0\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \ddr3_ila_rdpath[119]_INST_0\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \ddr3_ila_rdpath[120]_INST_0\ : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of \ddr3_ila_rdpath[121]_INST_0\ : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of \ddr3_ila_rdpath[122]_INST_0\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \ddr3_ila_rdpath[123]_INST_0\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \ddr3_ila_rdpath[124]_INST_0\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \ddr3_ila_rdpath[125]_INST_0\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \ddr3_ila_rdpath[126]_INST_0\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \ddr3_ila_rdpath[127]_INST_0\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \ddr3_ila_rdpath[128]_INST_0\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \ddr3_ila_rdpath[129]_INST_0\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \ddr3_ila_rdpath[130]_INST_0\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \ddr3_ila_rdpath[131]_INST_0\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \ddr3_ila_rdpath[132]_INST_0\ : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of \ddr3_ila_rdpath[133]_INST_0\ : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of \ddr3_ila_rdpath[137]_INST_0\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \ddr3_ila_rdpath[138]_INST_0\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \ddr3_ila_rdpath[40]_INST_0_i_1\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \ddr3_ila_rdpath[40]_INST_0_i_2\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \ddr3_ila_rdpath[41]_INST_0_i_2\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \ddr3_ila_rdpath[42]_INST_0_i_2\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \ddr3_ila_rdpath[43]_INST_0_i_1\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \ddr3_ila_rdpath[44]_INST_0\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \ddr3_ila_rdpath[45]_INST_0\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \done_cnt[1]_i_1\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \done_cnt[3]_i_1\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \done_cnt[3]_i_2\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \first_edge_taps_r[5]_i_3\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of found_stable_eye_last_r_i_1 : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \gen_pat_match_div2.gen_pat_match[0].idel_pat0_match_fall0_r[0]_i_1\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \gen_pat_match_div2.gen_pat_match[0].idel_pat0_match_fall1_r[0]_i_1\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \gen_pat_match_div2.gen_pat_match[0].idel_pat0_match_rise0_r[0]_i_1\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \gen_pat_match_div2.gen_pat_match[0].idel_pat0_match_rise1_r[0]_i_1\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \gen_pat_match_div2.gen_pat_match[0].idel_pat1_match_fall1_r[0]_i_1\ : label is "soft_lutpair161";
  attribute SOFT_HLUTNM of \gen_pat_match_div2.gen_pat_match[0].idel_pat1_match_rise0_r[0]_i_1\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \gen_pat_match_div2.gen_pat_match[0].idel_pat1_match_rise1_r[0]_i_1\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \gen_pat_match_div2.gen_pat_match[0].pat0_match_fall1_r[0]_i_1\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \gen_pat_match_div2.gen_pat_match[0].pat0_match_rise1_r[0]_i_1\ : label is "soft_lutpair173";
  attribute SOFT_HLUTNM of \gen_pat_match_div2.gen_pat_match[0].pat1_match_fall0_r[0]_i_1__0\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \gen_pat_match_div2.gen_pat_match[0].pat1_match_fall1_r[0]_i_1\ : label is "soft_lutpair161";
  attribute SOFT_HLUTNM of \gen_pat_match_div2.gen_pat_match[0].pat1_match_rise1_r[0]_i_1\ : label is "soft_lutpair173";
  attribute SOFT_HLUTNM of \gen_pat_match_div2.gen_pat_match[1].idel_pat0_match_fall0_r[1]_i_1\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \gen_pat_match_div2.gen_pat_match[1].idel_pat0_match_fall1_r[1]_i_1\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \gen_pat_match_div2.gen_pat_match[1].idel_pat0_match_rise0_r[1]_i_1\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \gen_pat_match_div2.gen_pat_match[1].idel_pat0_match_rise1_r[1]_i_1\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \gen_pat_match_div2.gen_pat_match[1].idel_pat1_match_fall0_r[1]_i_1\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \gen_pat_match_div2.gen_pat_match[1].idel_pat1_match_fall1_r[1]_i_1\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \gen_pat_match_div2.gen_pat_match[1].pat0_match_fall1_r[1]_i_1\ : label is "soft_lutpair169";
  attribute SOFT_HLUTNM of \gen_pat_match_div2.gen_pat_match[1].pat0_match_rise0_r[1]_i_1\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \gen_pat_match_div2.gen_pat_match[1].pat1_match_fall1_r[1]_i_1\ : label is "soft_lutpair169";
  attribute SOFT_HLUTNM of \gen_pat_match_div2.gen_pat_match[1].pat1_match_rise1_r[1]_i_1\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \gen_pat_match_div2.gen_pat_match[2].idel_pat0_match_fall0_r[2]_i_1\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \gen_pat_match_div2.gen_pat_match[2].idel_pat0_match_fall1_r[2]_i_1\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \gen_pat_match_div2.gen_pat_match[2].idel_pat0_match_rise0_r[2]_i_1\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \gen_pat_match_div2.gen_pat_match[2].idel_pat0_match_rise1_r[2]_i_1\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \gen_pat_match_div2.gen_pat_match[2].idel_pat1_match_fall0_r[2]_i_1\ : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of \gen_pat_match_div2.gen_pat_match[2].idel_pat1_match_rise0_r[2]_i_1\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \gen_pat_match_div2.gen_pat_match[2].idel_pat1_match_rise1_r[2]_i_1\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \gen_pat_match_div2.gen_pat_match[2].pat0_match_fall0_r[2]_i_1\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \gen_pat_match_div2.gen_pat_match[2].pat0_match_rise0_r[2]_i_1\ : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of \gen_pat_match_div2.gen_pat_match[2].pat1_match_fall0_r[2]_i_1\ : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of \gen_pat_match_div2.gen_pat_match[2].pat1_match_fall1_r[2]_i_1\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \gen_pat_match_div2.gen_pat_match[2].pat1_match_rise0_r[2]_i_1\ : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of \gen_pat_match_div2.gen_pat_match[3].idel_pat0_match_fall0_r[3]_i_1\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \gen_pat_match_div2.gen_pat_match[3].idel_pat0_match_fall1_r[3]_i_1\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \gen_pat_match_div2.gen_pat_match[3].idel_pat0_match_rise0_r[3]_i_1\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \gen_pat_match_div2.gen_pat_match[3].idel_pat0_match_rise1_r[3]_i_1\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \gen_pat_match_div2.gen_pat_match[3].idel_pat1_match_fall0_r[3]_i_1\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \gen_pat_match_div2.gen_pat_match[3].idel_pat1_match_fall1_r[3]_i_1\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \gen_pat_match_div2.gen_pat_match[3].idel_pat1_match_rise1_r[3]_i_1\ : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of \gen_pat_match_div2.gen_pat_match[3].pat0_match_fall0_r[3]_i_1\ : label is "soft_lutpair171";
  attribute SOFT_HLUTNM of \gen_pat_match_div2.gen_pat_match[3].pat0_match_rise1_r[3]_i_1\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \gen_pat_match_div2.gen_pat_match[3].pat1_match_fall0_r[3]_i_1\ : label is "soft_lutpair171";
  attribute SOFT_HLUTNM of \gen_pat_match_div2.gen_pat_match[3].pat1_match_rise0_r[3]_i_1\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \gen_pat_match_div2.gen_pat_match[3].pat1_match_rise1_r[3]_i_1\ : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of \gen_pat_match_div2.gen_pat_match[4].idel_pat0_match_fall0_r[4]_i_1\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \gen_pat_match_div2.gen_pat_match[4].idel_pat0_match_fall1_r[4]_i_1\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \gen_pat_match_div2.gen_pat_match[4].idel_pat0_match_rise0_r[4]_i_1\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \gen_pat_match_div2.gen_pat_match[4].idel_pat0_match_rise1_r[4]_i_1\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \gen_pat_match_div2.gen_pat_match[4].idel_pat1_match_fall1_r[4]_i_1\ : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of \gen_pat_match_div2.gen_pat_match[4].idel_pat1_match_rise0_r[4]_i_1\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \gen_pat_match_div2.gen_pat_match[4].idel_pat1_match_rise1_r[4]_i_1\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \gen_pat_match_div2.gen_pat_match[4].pat0_match_fall1_r[4]_i_1\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \gen_pat_match_div2.gen_pat_match[4].pat0_match_rise1_r[4]_i_1\ : label is "soft_lutpair174";
  attribute SOFT_HLUTNM of \gen_pat_match_div2.gen_pat_match[4].pat1_match_fall0_r[4]_i_1__0\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \gen_pat_match_div2.gen_pat_match[4].pat1_match_fall1_r[4]_i_1\ : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of \gen_pat_match_div2.gen_pat_match[4].pat1_match_rise1_r[4]_i_1\ : label is "soft_lutpair174";
  attribute SOFT_HLUTNM of \gen_pat_match_div2.gen_pat_match[5].idel_pat0_match_fall0_r[5]_i_1\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \gen_pat_match_div2.gen_pat_match[5].idel_pat0_match_fall1_r[5]_i_1\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \gen_pat_match_div2.gen_pat_match[5].idel_pat0_match_rise0_r[5]_i_1\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \gen_pat_match_div2.gen_pat_match[5].idel_pat0_match_rise1_r[5]_i_1\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \gen_pat_match_div2.gen_pat_match[5].idel_pat1_match_fall0_r[5]_i_1\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \gen_pat_match_div2.gen_pat_match[5].idel_pat1_match_fall1_r[5]_i_1\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \gen_pat_match_div2.gen_pat_match[5].pat0_match_fall1_r[5]_i_1\ : label is "soft_lutpair170";
  attribute SOFT_HLUTNM of \gen_pat_match_div2.gen_pat_match[5].pat0_match_rise0_r[5]_i_1\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \gen_pat_match_div2.gen_pat_match[5].pat1_match_fall1_r[5]_i_1\ : label is "soft_lutpair170";
  attribute SOFT_HLUTNM of \gen_pat_match_div2.gen_pat_match[5].pat1_match_rise1_r[5]_i_1\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \gen_pat_match_div2.gen_pat_match[6].idel_pat0_match_fall0_r[6]_i_1\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \gen_pat_match_div2.gen_pat_match[6].idel_pat0_match_fall1_r[6]_i_1\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \gen_pat_match_div2.gen_pat_match[6].idel_pat0_match_rise0_r[6]_i_1\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \gen_pat_match_div2.gen_pat_match[6].idel_pat0_match_rise1_r[6]_i_1\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \gen_pat_match_div2.gen_pat_match[6].idel_pat1_match_fall0_r[6]_i_1\ : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of \gen_pat_match_div2.gen_pat_match[6].idel_pat1_match_rise0_r[6]_i_1\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \gen_pat_match_div2.gen_pat_match[6].idel_pat1_match_rise1_r[6]_i_1\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \gen_pat_match_div2.gen_pat_match[6].pat0_match_fall0_r[6]_i_1\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \gen_pat_match_div2.gen_pat_match[6].pat0_match_rise0_r[6]_i_1\ : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of \gen_pat_match_div2.gen_pat_match[6].pat1_match_fall0_r[6]_i_1\ : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of \gen_pat_match_div2.gen_pat_match[6].pat1_match_fall1_r[6]_i_1\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \gen_pat_match_div2.gen_pat_match[6].pat1_match_rise0_r[6]_i_1\ : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of \gen_pat_match_div2.gen_pat_match[7].idel_pat0_match_fall0_r[7]_i_1\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \gen_pat_match_div2.gen_pat_match[7].idel_pat0_match_fall1_r[7]_i_1\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \gen_pat_match_div2.gen_pat_match[7].idel_pat0_match_rise0_r[7]_i_1\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \gen_pat_match_div2.gen_pat_match[7].idel_pat0_match_rise1_r[7]_i_1\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \gen_pat_match_div2.gen_pat_match[7].idel_pat1_match_fall0_r[7]_i_1\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \gen_pat_match_div2.gen_pat_match[7].idel_pat1_match_fall1_r[7]_i_1\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \gen_pat_match_div2.gen_pat_match[7].idel_pat1_match_rise1_r[7]_i_1\ : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of \gen_pat_match_div2.gen_pat_match[7].pat0_match_fall0_r[7]_i_1\ : label is "soft_lutpair172";
  attribute SOFT_HLUTNM of \gen_pat_match_div2.gen_pat_match[7].pat0_match_rise1_r[7]_i_1\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \gen_pat_match_div2.gen_pat_match[7].pat1_match_fall0_r[7]_i_1\ : label is "soft_lutpair172";
  attribute SOFT_HLUTNM of \gen_pat_match_div2.gen_pat_match[7].pat1_match_rise0_r[7]_i_1\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \gen_pat_match_div2.gen_pat_match[7].pat1_match_rise1_r[7]_i_1\ : label is "soft_lutpair166";
  attribute inverted : string;
  attribute inverted of \gen_sr_match_div2.gen_sr_match[0].old_sr_match_cyc2_r_reg[0]_inv\ : label is "yes";
  attribute SOFT_HLUTNM of \gen_sr_match_div2.gen_sr_match[0].old_sr_match_fall0_r[0]_i_1\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \gen_sr_match_div2.gen_sr_match[0].old_sr_match_fall1_r[0]_i_1\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \gen_sr_match_div2.gen_sr_match[0].old_sr_match_rise0_r[0]_i_1\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \gen_sr_match_div2.gen_sr_match[0].old_sr_match_rise1_r[0]_i_1\ : label is "soft_lutpair85";
  attribute inverted of \gen_sr_match_div2.gen_sr_match[0].prev_sr_match_cyc2_r_reg[0]_inv\ : label is "yes";
  attribute SOFT_HLUTNM of \gen_sr_match_div2.gen_sr_match[0].prev_sr_match_fall0_r[0]_i_1\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \gen_sr_match_div2.gen_sr_match[0].prev_sr_match_fall1_r[0]_i_1\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \gen_sr_match_div2.gen_sr_match[0].prev_sr_match_rise0_r[0]_i_1\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \gen_sr_match_div2.gen_sr_match[0].prev_sr_match_rise1_r[0]_i_1\ : label is "soft_lutpair61";
  attribute inverted of \gen_sr_match_div2.gen_sr_match[1].old_sr_match_cyc2_r_reg[1]_inv\ : label is "yes";
  attribute SOFT_HLUTNM of \gen_sr_match_div2.gen_sr_match[1].old_sr_match_fall0_r[1]_i_1\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \gen_sr_match_div2.gen_sr_match[1].old_sr_match_fall1_r[1]_i_1\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \gen_sr_match_div2.gen_sr_match[1].old_sr_match_rise0_r[1]_i_1\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \gen_sr_match_div2.gen_sr_match[1].old_sr_match_rise1_r[1]_i_1\ : label is "soft_lutpair86";
  attribute inverted of \gen_sr_match_div2.gen_sr_match[1].prev_sr_match_cyc2_r_reg[1]_inv\ : label is "yes";
  attribute SOFT_HLUTNM of \gen_sr_match_div2.gen_sr_match[1].prev_sr_match_fall0_r[1]_i_1\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \gen_sr_match_div2.gen_sr_match[1].prev_sr_match_fall1_r[1]_i_1\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \gen_sr_match_div2.gen_sr_match[1].prev_sr_match_rise0_r[1]_i_1\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \gen_sr_match_div2.gen_sr_match[1].prev_sr_match_rise1_r[1]_i_1\ : label is "soft_lutpair62";
  attribute inverted of \gen_sr_match_div2.gen_sr_match[2].old_sr_match_cyc2_r_reg[2]_inv\ : label is "yes";
  attribute SOFT_HLUTNM of \gen_sr_match_div2.gen_sr_match[2].old_sr_match_fall0_r[2]_i_1\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \gen_sr_match_div2.gen_sr_match[2].old_sr_match_fall1_r[2]_i_1\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \gen_sr_match_div2.gen_sr_match[2].old_sr_match_rise0_r[2]_i_1\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \gen_sr_match_div2.gen_sr_match[2].old_sr_match_rise1_r[2]_i_1\ : label is "soft_lutpair87";
  attribute inverted of \gen_sr_match_div2.gen_sr_match[2].prev_sr_match_cyc2_r_reg[2]_inv\ : label is "yes";
  attribute SOFT_HLUTNM of \gen_sr_match_div2.gen_sr_match[2].prev_sr_match_fall0_r[2]_i_1\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \gen_sr_match_div2.gen_sr_match[2].prev_sr_match_fall1_r[2]_i_1\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \gen_sr_match_div2.gen_sr_match[2].prev_sr_match_rise0_r[2]_i_1\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \gen_sr_match_div2.gen_sr_match[2].prev_sr_match_rise1_r[2]_i_1\ : label is "soft_lutpair63";
  attribute inverted of \gen_sr_match_div2.gen_sr_match[3].old_sr_match_cyc2_r_reg[3]_inv\ : label is "yes";
  attribute SOFT_HLUTNM of \gen_sr_match_div2.gen_sr_match[3].old_sr_match_fall0_r[3]_i_1\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \gen_sr_match_div2.gen_sr_match[3].old_sr_match_fall1_r[3]_i_1\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \gen_sr_match_div2.gen_sr_match[3].old_sr_match_rise0_r[3]_i_1\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \gen_sr_match_div2.gen_sr_match[3].old_sr_match_rise1_r[3]_i_1\ : label is "soft_lutpair88";
  attribute inverted of \gen_sr_match_div2.gen_sr_match[3].prev_sr_match_cyc2_r_reg[3]_inv\ : label is "yes";
  attribute SOFT_HLUTNM of \gen_sr_match_div2.gen_sr_match[3].prev_sr_match_fall0_r[3]_i_1\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \gen_sr_match_div2.gen_sr_match[3].prev_sr_match_fall1_r[3]_i_1\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \gen_sr_match_div2.gen_sr_match[3].prev_sr_match_rise0_r[3]_i_1\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \gen_sr_match_div2.gen_sr_match[3].prev_sr_match_rise1_r[3]_i_1\ : label is "soft_lutpair64";
  attribute inverted of \gen_sr_match_div2.gen_sr_match[4].old_sr_match_cyc2_r_reg[4]_inv\ : label is "yes";
  attribute SOFT_HLUTNM of \gen_sr_match_div2.gen_sr_match[4].old_sr_match_fall0_r[4]_i_1\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \gen_sr_match_div2.gen_sr_match[4].old_sr_match_fall1_r[4]_i_1\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \gen_sr_match_div2.gen_sr_match[4].old_sr_match_rise0_r[4]_i_1\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \gen_sr_match_div2.gen_sr_match[4].old_sr_match_rise1_r[4]_i_1\ : label is "soft_lutpair89";
  attribute inverted of \gen_sr_match_div2.gen_sr_match[4].prev_sr_match_cyc2_r_reg[4]_inv\ : label is "yes";
  attribute SOFT_HLUTNM of \gen_sr_match_div2.gen_sr_match[4].prev_sr_match_fall0_r[4]_i_1\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \gen_sr_match_div2.gen_sr_match[4].prev_sr_match_fall1_r[4]_i_1\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \gen_sr_match_div2.gen_sr_match[4].prev_sr_match_rise0_r[4]_i_1\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \gen_sr_match_div2.gen_sr_match[4].prev_sr_match_rise1_r[4]_i_1\ : label is "soft_lutpair65";
  attribute inverted of \gen_sr_match_div2.gen_sr_match[5].old_sr_match_cyc2_r_reg[5]_inv\ : label is "yes";
  attribute SOFT_HLUTNM of \gen_sr_match_div2.gen_sr_match[5].old_sr_match_fall0_r[5]_i_1\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \gen_sr_match_div2.gen_sr_match[5].old_sr_match_fall1_r[5]_i_1\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \gen_sr_match_div2.gen_sr_match[5].old_sr_match_rise0_r[5]_i_1\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \gen_sr_match_div2.gen_sr_match[5].old_sr_match_rise1_r[5]_i_1\ : label is "soft_lutpair90";
  attribute inverted of \gen_sr_match_div2.gen_sr_match[5].prev_sr_match_cyc2_r_reg[5]_inv\ : label is "yes";
  attribute SOFT_HLUTNM of \gen_sr_match_div2.gen_sr_match[5].prev_sr_match_fall0_r[5]_i_1\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \gen_sr_match_div2.gen_sr_match[5].prev_sr_match_fall1_r[5]_i_1\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \gen_sr_match_div2.gen_sr_match[5].prev_sr_match_rise0_r[5]_i_1\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \gen_sr_match_div2.gen_sr_match[5].prev_sr_match_rise1_r[5]_i_1\ : label is "soft_lutpair66";
  attribute inverted of \gen_sr_match_div2.gen_sr_match[6].old_sr_match_cyc2_r_reg[6]_inv\ : label is "yes";
  attribute SOFT_HLUTNM of \gen_sr_match_div2.gen_sr_match[6].old_sr_match_fall0_r[6]_i_1\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \gen_sr_match_div2.gen_sr_match[6].old_sr_match_fall1_r[6]_i_1\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \gen_sr_match_div2.gen_sr_match[6].old_sr_match_rise0_r[6]_i_1\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \gen_sr_match_div2.gen_sr_match[6].old_sr_match_rise1_r[6]_i_1\ : label is "soft_lutpair91";
  attribute inverted of \gen_sr_match_div2.gen_sr_match[6].prev_sr_match_cyc2_r_reg[6]_inv\ : label is "yes";
  attribute SOFT_HLUTNM of \gen_sr_match_div2.gen_sr_match[6].prev_sr_match_fall0_r[6]_i_1\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \gen_sr_match_div2.gen_sr_match[6].prev_sr_match_fall1_r[6]_i_1\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \gen_sr_match_div2.gen_sr_match[6].prev_sr_match_rise0_r[6]_i_1\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \gen_sr_match_div2.gen_sr_match[6].prev_sr_match_rise1_r[6]_i_1\ : label is "soft_lutpair67";
  attribute inverted of \gen_sr_match_div2.gen_sr_match[7].old_sr_match_cyc2_r_reg[7]_inv\ : label is "yes";
  attribute SOFT_HLUTNM of \gen_sr_match_div2.gen_sr_match[7].old_sr_match_fall0_r[7]_i_1\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \gen_sr_match_div2.gen_sr_match[7].old_sr_match_fall1_r[7]_i_1\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \gen_sr_match_div2.gen_sr_match[7].old_sr_match_rise0_r[7]_i_1\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \gen_sr_match_div2.gen_sr_match[7].old_sr_match_rise1_r[7]_i_1\ : label is "soft_lutpair92";
  attribute inverted of \gen_sr_match_div2.gen_sr_match[7].prev_sr_match_cyc2_r_reg[7]_inv\ : label is "yes";
  attribute SOFT_HLUTNM of \gen_sr_match_div2.gen_sr_match[7].prev_sr_match_fall0_r[7]_i_1\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \gen_sr_match_div2.gen_sr_match[7].prev_sr_match_fall1_r[7]_i_1\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \gen_sr_match_div2.gen_sr_match[7].prev_sr_match_rise0_r[7]_i_1\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \gen_sr_match_div2.gen_sr_match[7].prev_sr_match_rise1_r[7]_i_1\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \gen_track_left_edge[0].pb_cnt_eye_size_r[0][0]_i_1\ : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \gen_track_left_edge[0].pb_cnt_eye_size_r[0][1]_i_1\ : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \gen_track_left_edge[0].pb_cnt_eye_size_r[0][2]_i_1\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \gen_track_left_edge[0].pb_cnt_eye_size_r[0][3]_i_1\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \gen_track_left_edge[0].pb_cnt_eye_size_r[0][4]_i_3\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \gen_track_left_edge[0].pb_cnt_eye_size_r[0][4]_i_5\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \gen_track_left_edge[0].pb_found_edge_r[0]_i_2\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \gen_track_left_edge[1].pb_cnt_eye_size_r[1][0]_i_1\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of \gen_track_left_edge[1].pb_cnt_eye_size_r[1][1]_i_1\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of \gen_track_left_edge[1].pb_cnt_eye_size_r[1][2]_i_1\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \gen_track_left_edge[1].pb_cnt_eye_size_r[1][3]_i_1\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_3\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_5\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \gen_track_left_edge[2].pb_cnt_eye_size_r[2][0]_i_1\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \gen_track_left_edge[2].pb_cnt_eye_size_r[2][1]_i_1\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \gen_track_left_edge[2].pb_cnt_eye_size_r[2][2]_i_1\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \gen_track_left_edge[2].pb_cnt_eye_size_r[2][3]_i_1\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_3\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_5\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \gen_track_left_edge[3].pb_cnt_eye_size_r[3][0]_i_1\ : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of \gen_track_left_edge[3].pb_cnt_eye_size_r[3][1]_i_1\ : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of \gen_track_left_edge[3].pb_cnt_eye_size_r[3][2]_i_1\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \gen_track_left_edge[3].pb_cnt_eye_size_r[3][3]_i_1\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_3\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_5\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \gen_track_left_edge[4].pb_cnt_eye_size_r[4][0]_i_1\ : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of \gen_track_left_edge[4].pb_cnt_eye_size_r[4][1]_i_1\ : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of \gen_track_left_edge[4].pb_cnt_eye_size_r[4][2]_i_1\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \gen_track_left_edge[4].pb_cnt_eye_size_r[4][3]_i_1\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_3\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_5\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \gen_track_left_edge[5].pb_cnt_eye_size_r[5][0]_i_1\ : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of \gen_track_left_edge[5].pb_cnt_eye_size_r[5][1]_i_1\ : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of \gen_track_left_edge[5].pb_cnt_eye_size_r[5][2]_i_1\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \gen_track_left_edge[5].pb_cnt_eye_size_r[5][3]_i_1\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_3\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_5\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \gen_track_left_edge[6].pb_cnt_eye_size_r[6][0]_i_1\ : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of \gen_track_left_edge[6].pb_cnt_eye_size_r[6][1]_i_1\ : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of \gen_track_left_edge[6].pb_cnt_eye_size_r[6][2]_i_1\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \gen_track_left_edge[6].pb_cnt_eye_size_r[6][3]_i_1\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_3\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_5\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \gen_track_left_edge[7].pb_cnt_eye_size_r[7][0]_i_1\ : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of \gen_track_left_edge[7].pb_cnt_eye_size_r[7][1]_i_1\ : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of \gen_track_left_edge[7].pb_cnt_eye_size_r[7][2]_i_1\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \gen_track_left_edge[7].pb_cnt_eye_size_r[7][3]_i_1\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_3\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_5\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \gen_track_left_edge[7].pb_detect_edge_done_r[7]_i_1\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \idel_dec_cnt[0]_i_1\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \idel_dec_cnt[4]_i_3\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \idel_dec_cnt[4]_i_4\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \idel_dec_cnt[4]_i_5\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \idel_dec_cnt[4]_i_6\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \idel_dec_cnt[4]_i_7\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \idelay_tap_cnt_r[0][0][0]_i_1\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \idelay_tap_cnt_r[0][0][1]_i_1\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \idelay_tap_cnt_r[0][0][3]_i_2\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \idelay_tap_cnt_r[0][0][4]_i_2\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \idelay_tap_cnt_r[0][0][4]_i_3\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \init_state_r[0]_i_29\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \init_state_r[2]_i_32\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \init_state_r[4]_i_26\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \init_state_r[4]_i_27\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \init_state_r[5]_i_33\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \mpr_2to1.idel_mpr_pat_detect_r_i_3\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \mpr_2to1.inhibit_edge_detect_r_i_2\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \mpr_2to1.inhibit_edge_detect_r_i_3\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \mpr_2to1.inhibit_edge_detect_r_i_4\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \mpr_2to1.stable_idel_cnt[1]_i_1\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \mpr_2to1.stable_idel_cnt[2]_i_1\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \mpr_2to1.stable_idel_cnt[2]_i_3\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of mpr_dec_cpt_r_i_1 : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of new_cnt_cpt_r_i_2 : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of pi_cnt_dec_i_2 : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \pi_rdval_cnt[0]_i_1\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \pi_rdval_cnt[3]_i_2\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \pi_rdval_cnt[3]_i_3\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \pi_rdval_cnt[5]_i_4\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of prbs_rdlvl_done_pulse_i_1 : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of rdlvl_last_byte_done_int_i_1 : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of rdlvl_pi_incdec_i_3 : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of rdlvl_pi_incdec_i_4 : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of rdlvl_stg1_done_int_i_1 : label is "soft_lutpair115";
  attribute syn_maxfan : string;
  attribute syn_maxfan of rdlvl_stg1_done_int_reg : label is "30";
  attribute SOFT_HLUTNM of \regl_dqs_cnt[0]_i_1\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \regl_dqs_cnt[1]_i_1\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \regl_dqs_cnt[1]_i_2\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \regl_rank_cnt[0]_i_1\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \regl_rank_cnt[1]_i_1\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \right_edge_taps_r[0]_i_1\ : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of \right_edge_taps_r[1]_i_1\ : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of \right_edge_taps_r[2]_i_1\ : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of \right_edge_taps_r[3]_i_1\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \right_edge_taps_r[4]_i_1\ : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of \right_edge_taps_r[5]_i_2\ : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of \rnk_cnt_r[0]_i_1__0\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \rnk_cnt_r[1]_i_1__0\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of samp_edge_cnt0_en_r_i_1 : label is "soft_lutpair111";
  attribute ADDER_THRESHOLD of \samp_edge_cnt0_r_reg[0]_i_2\ : label is 11;
  attribute ADDER_THRESHOLD of \samp_edge_cnt0_r_reg[4]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \samp_edge_cnt0_r_reg[8]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \samp_edge_cnt1_r_reg[0]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \samp_edge_cnt1_r_reg[4]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \samp_edge_cnt1_r_reg[8]_i_1\ : label is 11;
  attribute SOFT_HLUTNM of \second_edge_taps_r[0]_i_1\ : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of \second_edge_taps_r[1]_i_1\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \second_edge_taps_r[2]_i_1\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \second_edge_taps_r[3]_i_1\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \second_edge_taps_r[4]_i_1\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of store_sr_req_r_i_1 : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \tap_cnt_cpt_r[1]_i_1\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \tap_cnt_cpt_r[2]_i_1\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \tap_cnt_cpt_r[3]_i_1\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \tap_cnt_cpt_r[5]_i_4\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \tap_cnt_cpt_r[5]_i_6\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \wait_cnt_r[1]_i_1__0\ : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \wait_cnt_r[2]_i_1\ : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \wait_cnt_r[3]_i_3\ : label is "soft_lutpair136";
begin
  E(0) <= \^e\(0);
  Q(0) <= \^q\(0);
  ddr3_ila_basic(0) <= \^ddr3_ila_basic\(0);
  idelay_ce_int <= \^idelay_ce_int\;
  idelay_inc_int <= \^idelay_inc_int\;
  \idelay_tap_cnt_r_reg[0][0][4]_0\(52 downto 0) <= \^idelay_tap_cnt_r_reg[0][0][4]_0\(52 downto 0);
  mpr_rd_fall0_prev_r <= \^mpr_rd_fall0_prev_r\;
  mpr_rd_fall1_prev_r <= \^mpr_rd_fall1_prev_r\;
  mpr_rd_rise0_prev_r <= \^mpr_rd_rise0_prev_r\;
  mpr_rd_rise1_prev_r <= \^mpr_rd_rise1_prev_r\;
  new_cnt_cpt_r_reg_0 <= \^new_cnt_cpt_r_reg_0\;
  pi_cnt_dec_reg_0 <= \^pi_cnt_dec_reg_0\;
  pi_fine_dly_dec_done <= \^pi_fine_dly_dec_done\;
  pi_fine_dly_dec_done_reg_0 <= \^pi_fine_dly_dec_done_reg_0\;
  rdlvl_last_byte_done <= \^rdlvl_last_byte_done\;
  rdlvl_pi_incdec <= \^rdlvl_pi_incdec\;
  rdlvl_stg1_done_int_reg_0 <= \^rdlvl_stg1_done_int_reg_0\;
  rdlvl_stg1_rank_done <= \^rdlvl_stg1_rank_done\;
  rdlvl_stg1_start_r <= \^rdlvl_stg1_start_r\;
  samp_edge_cnt0_en_r <= \^samp_edge_cnt0_en_r\;
\FSM_onehot_cal1_state_r[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00002AAA"
    )
        port map (
      I0 => store_sr_req_pulsed_r,
      I1 => found_edge_r_reg_n_0,
      I2 => found_stable_eye_last_r,
      I3 => found_first_edge_r_reg_n_0,
      I4 => tap_limit_cpt_r,
      O => \FSM_onehot_cal1_state_r[10]_i_1_n_0\
    );
\FSM_onehot_cal1_state_r[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => \FSM_onehot_cal1_state_r_reg_n_0_[7]\,
      I1 => mpr_rdlvl_start_r,
      I2 => mpr_rdlvl_start_r_reg_0,
      O => \FSM_onehot_cal1_state_r[13]_i_1_n_0\
    );
\FSM_onehot_cal1_state_r[14]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_onehot_cal1_state_r[14]_i_2_n_0\,
      I1 => \FSM_onehot_cal1_state_r_reg_n_0_[1]\,
      O => \FSM_onehot_cal1_state_r[14]_i_1_n_0\
    );
\FSM_onehot_cal1_state_r[14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFEFF"
    )
        port map (
      I0 => \cnt_idel_dec_cpt_r_reg_n_0_[3]\,
      I1 => \cnt_idel_dec_cpt_r_reg_n_0_[4]\,
      I2 => \cnt_idel_dec_cpt_r_reg_n_0_[5]\,
      I3 => \cnt_idel_dec_cpt_r_reg_n_0_[0]\,
      I4 => \cnt_idel_dec_cpt_r_reg_n_0_[1]\,
      I5 => \cnt_idel_dec_cpt_r_reg_n_0_[2]\,
      O => \FSM_onehot_cal1_state_r[14]_i_2_n_0\
    );
\FSM_onehot_cal1_state_r[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40FF4040"
    )
        port map (
      I0 => \FSM_onehot_cal1_state_r[16]_i_4_n_0\,
      I1 => mpr_dec_cpt_r_reg_n_0,
      I2 => \FSM_onehot_cal1_state_r[16]_i_3_n_0\,
      I3 => \FSM_onehot_cal1_state_r[15]_i_2_n_0\,
      I4 => p_12_in,
      O => \FSM_onehot_cal1_state_r[15]_i_1_n_0\
    );
\FSM_onehot_cal1_state_r[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \idel_dec_cnt_reg_n_0_[4]\,
      I1 => \idel_dec_cnt_reg_n_0_[2]\,
      I2 => \idel_dec_cnt_reg_n_0_[0]\,
      I3 => \idel_dec_cnt_reg_n_0_[1]\,
      I4 => \idel_dec_cnt_reg_n_0_[3]\,
      I5 => \pi_rdval_cnt[5]_i_3_n_0\,
      O => \FSM_onehot_cal1_state_r[15]_i_2_n_0\
    );
\FSM_onehot_cal1_state_r[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF4F4F4F44444444"
    )
        port map (
      I0 => store_sr_req_r_reg_0,
      I1 => p_3_in4_in,
      I2 => \FSM_onehot_cal1_state_r[21]_i_2_n_0\,
      I3 => \FSM_onehot_cal1_state_r[16]_i_3_n_0\,
      I4 => \FSM_onehot_cal1_state_r[16]_i_4_n_0\,
      I5 => mpr_dec_cpt_r_reg_n_0,
      O => \FSM_onehot_cal1_state_r[16]_i_1_n_0\
    );
\FSM_onehot_cal1_state_r[16]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \FSM_onehot_cal1_state_r_reg_n_0_[1]\,
      I1 => \FSM_onehot_cal1_state_r[14]_i_2_n_0\,
      O => \FSM_onehot_cal1_state_r[16]_i_3_n_0\
    );
\FSM_onehot_cal1_state_r[16]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \^idelay_tap_cnt_r_reg[0][0][4]_0\(48),
      I1 => \^idelay_tap_cnt_r_reg[0][0][4]_0\(52),
      I2 => \^idelay_tap_cnt_r_reg[0][0][4]_0\(51),
      I3 => \^idelay_tap_cnt_r_reg[0][0][4]_0\(50),
      I4 => \^idelay_tap_cnt_r_reg[0][0][4]_0\(49),
      O => \FSM_onehot_cal1_state_r[16]_i_4_n_0\
    );
\FSM_onehot_cal1_state_r[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => mpr_dec_cpt_r,
      I1 => p_13_in,
      I2 => p_9_in,
      O => \FSM_onehot_cal1_state_r[1]_i_1_n_0\
    );
\FSM_onehot_cal1_state_r[1]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => p_3_in4_in,
      I1 => store_sr_req_r_reg_0,
      O => mpr_dec_cpt_r
    );
\FSM_onehot_cal1_state_r[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \FSM_onehot_cal1_state_r_reg_n_0_[16]\,
      I1 => idel_adj_inc_reg_n_0,
      I2 => \FSM_onehot_cal1_state_r_reg_n_0_[3]\,
      O => \FSM_onehot_cal1_state_r[20]_i_1_n_0\
    );
\FSM_onehot_cal1_state_r[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF1F1F1F1F1F1F1"
    )
        port map (
      I0 => \FSM_onehot_cal1_state_r[21]_i_2_n_0\,
      I1 => mpr_dec_cpt_r_reg_n_0,
      I2 => \FSM_onehot_cal1_state_r[21]_i_3_n_0\,
      I3 => idel_mpr_pat_detect_r,
      I4 => idel_pat_detect_valid_r_reg_n_0,
      I5 => p_0_in187_in,
      O => \FSM_onehot_cal1_state_r[21]_i_1_n_0\
    );
\FSM_onehot_cal1_state_r[21]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => p_12_in,
      I1 => \FSM_onehot_cal1_state_r[15]_i_2_n_0\,
      O => \FSM_onehot_cal1_state_r[21]_i_2_n_0\
    );
\FSM_onehot_cal1_state_r[21]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \gen_pat_match_div2.idel_pat_data_match_reg_n_0\,
      I1 => \FSM_onehot_cal1_state_r_reg_n_0_[20]\,
      I2 => \FSM_onehot_cal1_state_r_reg_n_0_[3]\,
      I3 => idel_adj_inc_reg_n_0,
      I4 => p_8_in,
      O => \FSM_onehot_cal1_state_r[21]_i_3_n_0\
    );
\FSM_onehot_cal1_state_r[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"08AA080808080808"
    )
        port map (
      I0 => idelay_tap_limit_r_reg_n_0,
      I1 => \FSM_onehot_cal1_state_r_reg_n_0_[20]\,
      I2 => \gen_pat_match_div2.idel_pat_data_match_reg_n_0\,
      I3 => idel_mpr_pat_detect_r,
      I4 => idel_pat_detect_valid_r_reg_n_0,
      I5 => p_0_in187_in,
      O => \FSM_onehot_cal1_state_r[22]_i_1_n_0\
    );
\FSM_onehot_cal1_state_r[29]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAA8000"
    )
        port map (
      I0 => store_sr_req_pulsed_r,
      I1 => found_edge_r_reg_n_0,
      I2 => found_stable_eye_last_r,
      I3 => found_first_edge_r_reg_n_0,
      I4 => tap_limit_cpt_r,
      O => \FSM_onehot_cal1_state_r[29]_i_1_n_0\
    );
\FSM_onehot_cal1_state_r[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0455040404040404"
    )
        port map (
      I0 => idelay_tap_limit_r_reg_n_0,
      I1 => \FSM_onehot_cal1_state_r_reg_n_0_[20]\,
      I2 => \gen_pat_match_div2.idel_pat_data_match_reg_n_0\,
      I3 => idel_mpr_pat_detect_r,
      I4 => idel_pat_detect_valid_r_reg_n_0,
      I5 => p_0_in187_in,
      O => \FSM_onehot_cal1_state_r[2]_i_1_n_0\
    );
\FSM_onehot_cal1_state_r[34]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFEF0000"
    )
        port map (
      I0 => \FSM_onehot_cal1_state_r_reg_n_0_[11]\,
      I1 => \FSM_onehot_cal1_state_r_reg_n_0_[29]\,
      I2 => cal1_wait_r,
      I3 => p_0_in116_in,
      I4 => \FSM_onehot_cal1_state_r[34]_i_3_n_0\,
      I5 => \FSM_onehot_cal1_state_r[34]_i_4_n_0\,
      O => \FSM_onehot_cal1_state_r[34]_i_1_n_0\
    );
\FSM_onehot_cal1_state_r[34]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => p_0_in187_in,
      I1 => idel_pat_detect_valid_r_reg_n_0,
      O => \FSM_onehot_cal1_state_r[34]_i_2_n_0\
    );
\FSM_onehot_cal1_state_r[34]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \FSM_onehot_cal1_state_r[34]_i_5_n_0\,
      I1 => \FSM_onehot_cal1_state_r_reg_n_0_[34]\,
      I2 => p_0_in116_in,
      I3 => p_12_in,
      I4 => \FSM_onehot_cal1_state_r_reg_n_0_[11]\,
      I5 => \ddr3_ila_rdpath[41]_INST_0_i_2_n_0\,
      O => \FSM_onehot_cal1_state_r[34]_i_3_n_0\
    );
\FSM_onehot_cal1_state_r[34]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFEFEFFFE"
    )
        port map (
      I0 => mpr_dec_cpt_r,
      I1 => \FSM_onehot_cal1_state_r[34]_i_6_n_0\,
      I2 => \FSM_onehot_cal1_state_r[34]_i_7_n_0\,
      I3 => p_3_in4_in,
      I4 => cal1_wait_r,
      I5 => rdlvl_rank_done_r,
      O => \FSM_onehot_cal1_state_r[34]_i_4_n_0\
    );
\FSM_onehot_cal1_state_r[34]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => p_9_in,
      I1 => \FSM_onehot_cal1_state_r_reg_n_0_[3]\,
      I2 => p_13_in,
      I3 => p_14_in,
      O => \FSM_onehot_cal1_state_r[34]_i_5_n_0\
    );
\FSM_onehot_cal1_state_r[34]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF22F200F000F0"
    )
        port map (
      I0 => mpr_rdlvl_start_r_reg_0,
      I1 => mpr_rdlvl_start_r,
      I2 => detect_edge_done_r,
      I3 => \gen_track_left_edge[0].pb_found_edge_r[0]_i_2_n_0\,
      I4 => \FSM_onehot_cal1_state_r[34]_i_4_0\,
      I5 => \FSM_onehot_cal1_state_r_reg_n_0_[7]\,
      O => \FSM_onehot_cal1_state_r[34]_i_6_n_0\
    );
\FSM_onehot_cal1_state_r[34]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \FSM_onehot_cal1_state_r_reg_n_0_[1]\,
      I1 => cal1_dq_idel_inc,
      I2 => \FSM_onehot_cal1_state_r_reg_n_0_[15]\,
      I3 => p_0_in187_in,
      O => \FSM_onehot_cal1_state_r[34]_i_7_n_0\
    );
\FSM_onehot_cal1_state_r[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \FSM_onehot_cal1_state_r[14]_i_2_n_0\,
      I1 => \FSM_onehot_cal1_state_r_reg_n_0_[1]\,
      I2 => mpr_dec_cpt_r_reg_n_0,
      O => \FSM_onehot_cal1_state_r[4]_i_1_n_0\
    );
\FSM_onehot_cal1_state_r[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000100000000"
    )
        port map (
      I0 => regl_dqs_cnt(1),
      I1 => regl_dqs_cnt(0),
      I2 => regl_rank_cnt(0),
      I3 => regl_rank_cnt(1),
      I4 => \FSM_onehot_cal1_state_r[5]_i_2_n_0\,
      I5 => p_0_in116_in,
      O => \FSM_onehot_cal1_state_r[5]_i_1_n_0\
    );
\FSM_onehot_cal1_state_r[5]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => done_cnt(2),
      I1 => done_cnt(3),
      I2 => done_cnt(0),
      I3 => done_cnt(1),
      O => \FSM_onehot_cal1_state_r[5]_i_2_n_0\
    );
\FSM_onehot_cal1_state_r[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"444F4444"
    )
        port map (
      I0 => \FSM_onehot_cal1_state_r[6]_i_2_n_0\,
      I1 => p_0_in116_in,
      I2 => \rnk_cnt_r_reg_n_0_[0]\,
      I3 => \rnk_cnt_r_reg_n_0_[1]\,
      I4 => \^q\(0),
      O => \FSM_onehot_cal1_state_r[6]_i_1_n_0\
    );
\FSM_onehot_cal1_state_r[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \FSM_onehot_cal1_state_r[5]_i_2_n_0\,
      I1 => regl_rank_cnt(1),
      I2 => regl_rank_cnt(0),
      I3 => regl_dqs_cnt(0),
      I4 => regl_dqs_cnt(1),
      O => \FSM_onehot_cal1_state_r[6]_i_2_n_0\
    );
\FSM_onehot_cal1_state_r[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => \^q\(0),
      I1 => \rnk_cnt_r_reg_n_0_[1]\,
      I2 => \rnk_cnt_r_reg_n_0_[0]\,
      O => \FSM_onehot_cal1_state_r[7]_i_1_n_0\
    );
\FSM_onehot_cal1_state_r[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => mpr_rdlvl_start_r,
      I1 => mpr_rdlvl_start_r_reg_0,
      I2 => \FSM_onehot_cal1_state_r_reg_n_0_[7]\,
      O => \FSM_onehot_cal1_state_r[8]_i_1_n_0\
    );
\FSM_onehot_cal1_state_r[9]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \FSM_onehot_cal1_state_r_reg_n_0_[8]\,
      I1 => \FSM_onehot_cal1_state_r_reg_n_0_[34]\,
      O => \FSM_onehot_cal1_state_r[9]_i_1_n_0\
    );
\FSM_onehot_cal1_state_r_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \FSM_onehot_cal1_state_r[34]_i_1_n_0\,
      D => \FSM_onehot_cal1_state_r_reg_n_0_[29]\,
      Q => p_13_in,
      R => found_first_edge_r_reg_0(0)
    );
\FSM_onehot_cal1_state_r_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \FSM_onehot_cal1_state_r[34]_i_1_n_0\,
      D => \FSM_onehot_cal1_state_r[10]_i_1_n_0\,
      Q => p_14_in,
      R => found_first_edge_r_reg_0(0)
    );
\FSM_onehot_cal1_state_r_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \FSM_onehot_cal1_state_r[34]_i_1_n_0\,
      D => p_14_in,
      Q => \FSM_onehot_cal1_state_r_reg_n_0_[11]\,
      R => found_first_edge_r_reg_0(0)
    );
\FSM_onehot_cal1_state_r_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \FSM_onehot_cal1_state_r[34]_i_1_n_0\,
      D => \FSM_onehot_cal1_state_r[13]_i_1_n_0\,
      Q => p_3_in4_in,
      R => found_first_edge_r_reg_0(0)
    );
\FSM_onehot_cal1_state_r_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \FSM_onehot_cal1_state_r[34]_i_1_n_0\,
      D => \FSM_onehot_cal1_state_r[14]_i_1_n_0\,
      Q => p_9_in,
      R => found_first_edge_r_reg_0(0)
    );
\FSM_onehot_cal1_state_r_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \FSM_onehot_cal1_state_r[34]_i_1_n_0\,
      D => \FSM_onehot_cal1_state_r[15]_i_1_n_0\,
      Q => \FSM_onehot_cal1_state_r_reg_n_0_[15]\,
      R => found_first_edge_r_reg_0(0)
    );
\FSM_onehot_cal1_state_r_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \FSM_onehot_cal1_state_r[34]_i_1_n_0\,
      D => \FSM_onehot_cal1_state_r[16]_i_1_n_0\,
      Q => \FSM_onehot_cal1_state_r_reg_n_0_[16]\,
      R => found_first_edge_r_reg_0(0)
    );
\FSM_onehot_cal1_state_r_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \FSM_onehot_cal1_state_r[34]_i_1_n_0\,
      D => \FSM_onehot_cal1_state_r[1]_i_1_n_0\,
      Q => \FSM_onehot_cal1_state_r_reg_n_0_[1]\,
      R => found_first_edge_r_reg_0(0)
    );
\FSM_onehot_cal1_state_r_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \FSM_onehot_cal1_state_r[34]_i_1_n_0\,
      D => \FSM_onehot_cal1_state_r[20]_i_1_n_0\,
      Q => \FSM_onehot_cal1_state_r_reg_n_0_[20]\,
      R => found_first_edge_r_reg_0(0)
    );
\FSM_onehot_cal1_state_r_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \FSM_onehot_cal1_state_r[34]_i_1_n_0\,
      D => \FSM_onehot_cal1_state_r[21]_i_1_n_0\,
      Q => store_sr_req_pulsed_r,
      R => found_first_edge_r_reg_0(0)
    );
\FSM_onehot_cal1_state_r_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \FSM_onehot_cal1_state_r[34]_i_1_n_0\,
      D => \FSM_onehot_cal1_state_r[22]_i_1_n_0\,
      Q => \FSM_onehot_cal1_state_r_reg_n_0_[22]\,
      R => found_first_edge_r_reg_0(0)
    );
\FSM_onehot_cal1_state_r_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \FSM_onehot_cal1_state_r[34]_i_1_n_0\,
      D => \FSM_onehot_cal1_state_r[29]_i_1_n_0\,
      Q => \FSM_onehot_cal1_state_r_reg_n_0_[29]\,
      R => found_first_edge_r_reg_0(0)
    );
\FSM_onehot_cal1_state_r_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \FSM_onehot_cal1_state_r[34]_i_1_n_0\,
      D => \FSM_onehot_cal1_state_r[2]_i_1_n_0\,
      Q => cal1_dq_idel_inc,
      R => found_first_edge_r_reg_0(0)
    );
\FSM_onehot_cal1_state_r_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \FSM_onehot_cal1_state_r[34]_i_1_n_0\,
      D => \FSM_onehot_cal1_state_r_reg_n_0_[11]\,
      Q => p_8_in,
      R => found_first_edge_r_reg_0(0)
    );
\FSM_onehot_cal1_state_r_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \FSM_onehot_cal1_state_r[34]_i_1_n_0\,
      D => \FSM_onehot_cal1_state_r_reg_n_0_[15]\,
      Q => p_12_in,
      R => found_first_edge_r_reg_0(0)
    );
\FSM_onehot_cal1_state_r_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \FSM_onehot_cal1_state_r[34]_i_1_n_0\,
      D => \FSM_onehot_cal1_state_r[34]_i_2_n_0\,
      Q => \FSM_onehot_cal1_state_r_reg_n_0_[34]\,
      R => found_first_edge_r_reg_0(0)
    );
\FSM_onehot_cal1_state_r_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \FSM_onehot_cal1_state_r[34]_i_1_n_0\,
      D => cal1_dq_idel_inc,
      Q => \FSM_onehot_cal1_state_r_reg_n_0_[3]\,
      R => found_first_edge_r_reg_0(0)
    );
\FSM_onehot_cal1_state_r_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \FSM_onehot_cal1_state_r[34]_i_1_n_0\,
      D => \FSM_onehot_cal1_state_r[4]_i_1_n_0\,
      Q => \^q\(0),
      R => found_first_edge_r_reg_0(0)
    );
\FSM_onehot_cal1_state_r_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \FSM_onehot_cal1_state_r[34]_i_1_n_0\,
      D => \FSM_onehot_cal1_state_r[5]_i_1_n_0\,
      Q => rdlvl_stg1_done_int,
      R => found_first_edge_r_reg_0(0)
    );
\FSM_onehot_cal1_state_r_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \FSM_onehot_cal1_state_r[34]_i_1_n_0\,
      D => \FSM_onehot_cal1_state_r[6]_i_1_n_0\,
      Q => p_0_in116_in,
      R => found_first_edge_r_reg_0(0)
    );
\FSM_onehot_cal1_state_r_reg[7]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => \FSM_onehot_cal1_state_r[34]_i_1_n_0\,
      D => \FSM_onehot_cal1_state_r[7]_i_1_n_0\,
      Q => \FSM_onehot_cal1_state_r_reg_n_0_[7]\,
      S => found_first_edge_r_reg_0(0)
    );
\FSM_onehot_cal1_state_r_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \FSM_onehot_cal1_state_r[34]_i_1_n_0\,
      D => \FSM_onehot_cal1_state_r[8]_i_1_n_0\,
      Q => \FSM_onehot_cal1_state_r_reg_n_0_[8]\,
      R => found_first_edge_r_reg_0(0)
    );
\FSM_onehot_cal1_state_r_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \FSM_onehot_cal1_state_r[34]_i_1_n_0\,
      D => \FSM_onehot_cal1_state_r[9]_i_1_n_0\,
      Q => p_0_in187_in,
      R => found_first_edge_r_reg_0(0)
    );
cal1_dlyce_cpt_r_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \FSM_onehot_cal1_state_r_reg_n_0_[1]\,
      I1 => tap_limit_cpt_r,
      I2 => \FSM_onehot_cal1_state_r_reg_n_0_[11]\,
      O => cal1_dlyce_cpt_r
    );
cal1_dlyce_cpt_r_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => cal1_dlyce_cpt_r,
      Q => cal1_dlyce_cpt_r_reg_n_0,
      R => found_first_edge_r_reg_0(0)
    );
cal1_dlyinc_cpt_r_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \FSM_onehot_cal1_state_r_reg_n_0_[11]\,
      I1 => tap_limit_cpt_r,
      O => cal1_dlyinc_cpt_r
    );
cal1_dlyinc_cpt_r_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => cal1_dlyinc_cpt_r,
      Q => cal1_dlyinc_cpt_r_reg_n_0,
      R => found_first_edge_r_reg_0(0)
    );
cal1_dq_idel_ce_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \FSM_onehot_cal1_state_r_reg_n_0_[15]\,
      I1 => cal1_dq_idel_inc,
      O => cal1_dq_idel_ce
    );
cal1_dq_idel_ce_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => cal1_dq_idel_ce,
      Q => \^idelay_ce_int\,
      R => found_first_edge_r_reg_0(0)
    );
cal1_dq_idel_inc_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => cal1_dq_idel_inc,
      Q => \^idelay_inc_int\,
      R => \done_cnt_reg[1]_0\
    );
cal1_prech_req_r_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \^q\(0),
      Q => \cal1_prech_req_r__0\,
      R => idel_adj_inc_reg_0(0)
    );
\cal1_state_r1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \^idelay_tap_cnt_r_reg[0][0][4]_0\(0),
      Q => \cal1_state_r1_reg_n_0_[0]\,
      R => '0'
    );
\cal1_state_r1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \^idelay_tap_cnt_r_reg[0][0][4]_0\(1),
      Q => \cal1_state_r1_reg_n_0_[1]\,
      R => '0'
    );
\cal1_state_r1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \^idelay_tap_cnt_r_reg[0][0][4]_0\(2),
      Q => \cal1_state_r1_reg_n_0_[2]\,
      R => '0'
    );
\cal1_state_r1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \^idelay_tap_cnt_r_reg[0][0][4]_0\(3),
      Q => \cal1_state_r1_reg_n_0_[3]\,
      R => '0'
    );
\cal1_state_r1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \^idelay_tap_cnt_r_reg[0][0][4]_0\(4),
      Q => \cal1_state_r1_reg_n_0_[4]\,
      R => '0'
    );
\cal1_state_r1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \^idelay_tap_cnt_r_reg[0][0][4]_0\(5),
      Q => \cal1_state_r1_reg_n_0_[5]\,
      R => '0'
    );
cal1_wait_cnt_en_r_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => p_14_in,
      I1 => p_13_in,
      I2 => \FSM_onehot_cal1_state_r_reg_n_0_[3]\,
      I3 => p_9_in,
      I4 => cal1_wait_cnt_en_r_i_2_n_0,
      O => cal1_wait_cnt_en_r0
    );
cal1_wait_cnt_en_r_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => p_8_in,
      I1 => p_3_in4_in,
      I2 => \FSM_onehot_cal1_state_r_reg_n_0_[16]\,
      I3 => p_12_in,
      I4 => \FSM_onehot_cal1_state_r_reg_n_0_[8]\,
      I5 => \FSM_onehot_cal1_state_r_reg_n_0_[34]\,
      O => cal1_wait_cnt_en_r_i_2_n_0
    );
cal1_wait_cnt_en_r_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => cal1_wait_cnt_en_r0,
      Q => cal1_wait_cnt_en_r,
      R => '0'
    );
\cal1_wait_cnt_r[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => cal1_wait_cnt_r_reg(0),
      O => \p_0_in__0__0\(0)
    );
\cal1_wait_cnt_r[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => cal1_wait_cnt_r_reg(1),
      I1 => cal1_wait_cnt_r_reg(0),
      O => \p_0_in__0__0\(1)
    );
\cal1_wait_cnt_r[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => cal1_wait_cnt_r_reg(2),
      I1 => cal1_wait_cnt_r_reg(0),
      I2 => cal1_wait_cnt_r_reg(1),
      O => \p_0_in__0__0\(2)
    );
\cal1_wait_cnt_r[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => cal1_wait_cnt_r_reg(3),
      I1 => cal1_wait_cnt_r_reg(0),
      I2 => cal1_wait_cnt_r_reg(1),
      I3 => cal1_wait_cnt_r_reg(2),
      O => \p_0_in__0__0\(3)
    );
\cal1_wait_cnt_r[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"20000000FFFFFFFF"
    )
        port map (
      I0 => cal1_wait_cnt_r_reg(4),
      I1 => cal1_wait_cnt_r_reg(0),
      I2 => cal1_wait_cnt_r_reg(3),
      I3 => cal1_wait_cnt_r_reg(1),
      I4 => cal1_wait_cnt_r_reg(2),
      I5 => cal1_wait_cnt_en_r,
      O => \cal1_wait_cnt_r[4]_i_1_n_0\
    );
\cal1_wait_cnt_r[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => cal1_wait_cnt_r_reg(4),
      I1 => cal1_wait_cnt_r_reg(2),
      I2 => cal1_wait_cnt_r_reg(1),
      I3 => cal1_wait_cnt_r_reg(0),
      I4 => cal1_wait_cnt_r_reg(3),
      O => \p_0_in__0__0\(4)
    );
\cal1_wait_cnt_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \p_0_in__0__0\(0),
      Q => cal1_wait_cnt_r_reg(0),
      R => \cal1_wait_cnt_r[4]_i_1_n_0\
    );
\cal1_wait_cnt_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \p_0_in__0__0\(1),
      Q => cal1_wait_cnt_r_reg(1),
      R => \cal1_wait_cnt_r[4]_i_1_n_0\
    );
\cal1_wait_cnt_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \p_0_in__0__0\(2),
      Q => cal1_wait_cnt_r_reg(2),
      R => \cal1_wait_cnt_r[4]_i_1_n_0\
    );
\cal1_wait_cnt_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \p_0_in__0__0\(3),
      Q => cal1_wait_cnt_r_reg(3),
      R => \cal1_wait_cnt_r[4]_i_1_n_0\
    );
\cal1_wait_cnt_r_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \p_0_in__0__0\(4),
      Q => cal1_wait_cnt_r_reg(4),
      R => \cal1_wait_cnt_r[4]_i_1_n_0\
    );
cal1_wait_r_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FFFFFFFFFFFFFF"
    )
        port map (
      I0 => cal1_wait_cnt_en_r,
      I1 => cal1_wait_cnt_r_reg(4),
      I2 => cal1_wait_cnt_r_reg(0),
      I3 => cal1_wait_cnt_r_reg(3),
      I4 => cal1_wait_cnt_r_reg(1),
      I5 => cal1_wait_cnt_r_reg(2),
      O => cal1_wait_r_i_1_n_0
    );
cal1_wait_r_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => cal1_wait_r_i_1_n_0,
      Q => cal1_wait_r,
      R => '0'
    );
\cnt_idel_dec_cpt_r[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BAAAFEAA"
    )
        port map (
      I0 => \cnt_idel_dec_cpt_r[0]_i_2_n_0\,
      I1 => found_second_edge_r_reg_n_0,
      I2 => \cnt_idel_dec_cpt_r[0]_i_3_n_0\,
      I3 => \FSM_onehot_cal1_state_r_reg_n_0_[29]\,
      I4 => cnt_idel_dec_cpt_r1(0),
      O => cnt_idel_dec_cpt_r(0)
    );
\cnt_idel_dec_cpt_r[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F88"
    )
        port map (
      I0 => p_3_in4_in,
      I1 => \pi_rdval_cnt_reg[0]_0\,
      I2 => \cnt_idel_dec_cpt_r_reg_n_0_[0]\,
      I3 => \FSM_onehot_cal1_state_r_reg_n_0_[1]\,
      O => \cnt_idel_dec_cpt_r[0]_i_2_n_0\
    );
\cnt_idel_dec_cpt_r[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B800B8FFB8FFB800"
    )
        port map (
      I0 => \cnt_idel_dec_cpt_r_reg[2]_i_10_n_6\,
      I1 => found_first_edge_r_reg_n_0,
      I2 => \tap_cnt_cpt_r_reg_n_0_[1]\,
      I3 => \cnt_idel_dec_cpt_r[4]_i_9_n_0\,
      I4 => \tap_cnt_cpt_r_reg_n_0_[0]\,
      I5 => \right_edge_taps_r_reg_n_0_[1]\,
      O => \cnt_idel_dec_cpt_r[0]_i_3_n_0\
    );
\cnt_idel_dec_cpt_r[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF606F0000"
    )
        port map (
      I0 => cnt_idel_dec_cpt_r1(1),
      I1 => cnt_idel_dec_cpt_r1(0),
      I2 => found_second_edge_r_reg_n_0,
      I3 => \cnt_idel_dec_cpt_r[1]_i_2_n_0\,
      I4 => \FSM_onehot_cal1_state_r_reg_n_0_[29]\,
      I5 => \cnt_idel_dec_cpt_r[1]_i_3_n_0\,
      O => cnt_idel_dec_cpt_r(1)
    );
\cnt_idel_dec_cpt_r[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"47FF4700"
    )
        port map (
      I0 => \cnt_idel_dec_cpt_r_reg[2]_i_10_n_5\,
      I1 => found_first_edge_r_reg_n_0,
      I2 => \tap_cnt_cpt_r_reg_n_0_[2]\,
      I3 => \cnt_idel_dec_cpt_r[4]_i_9_n_0\,
      I4 => \cnt_idel_dec_cpt_r[1]_i_4_n_0\,
      O => \cnt_idel_dec_cpt_r[1]_i_2_n_0\
    );
\cnt_idel_dec_cpt_r[1]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F88F8888"
    )
        port map (
      I0 => p_3_in4_in,
      I1 => \pi_rdval_cnt_reg[1]_0\,
      I2 => \cnt_idel_dec_cpt_r_reg_n_0_[0]\,
      I3 => \cnt_idel_dec_cpt_r_reg_n_0_[1]\,
      I4 => \FSM_onehot_cal1_state_r_reg_n_0_[1]\,
      O => \cnt_idel_dec_cpt_r[1]_i_3_n_0\
    );
\cnt_idel_dec_cpt_r[1]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \tap_cnt_cpt_r_reg_n_0_[0]\,
      I1 => \right_edge_taps_r_reg_n_0_[1]\,
      I2 => \tap_cnt_cpt_r_reg_n_0_[1]\,
      I3 => \right_edge_taps_r_reg_n_0_[2]\,
      O => \cnt_idel_dec_cpt_r[1]_i_4_n_0\
    );
\cnt_idel_dec_cpt_r[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF28AA2800"
    )
        port map (
      I0 => \FSM_onehot_cal1_state_r_reg_n_0_[29]\,
      I1 => cnt_idel_dec_cpt_r1(2),
      I2 => \cnt_idel_dec_cpt_r[2]_i_3_n_0\,
      I3 => found_second_edge_r_reg_n_0,
      I4 => \cnt_idel_dec_cpt_r[2]_i_4_n_0\,
      I5 => \cnt_idel_dec_cpt_r[2]_i_5_n_0\,
      O => cnt_idel_dec_cpt_r(2)
    );
\cnt_idel_dec_cpt_r[2]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2B22D4DDD4DD2B22"
    )
        port map (
      I0 => \right_edge_taps_r_reg_n_0_[2]\,
      I1 => \tap_cnt_cpt_r_reg_n_0_[1]\,
      I2 => \tap_cnt_cpt_r_reg_n_0_[0]\,
      I3 => \right_edge_taps_r_reg_n_0_[1]\,
      I4 => \right_edge_taps_r_reg_n_0_[3]\,
      I5 => \tap_cnt_cpt_r_reg_n_0_[2]\,
      O => \cnt_idel_dec_cpt_r[2]_i_11_n_0\
    );
\cnt_idel_dec_cpt_r[2]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \tap_cnt_cpt_r_reg_n_0_[3]\,
      I1 => \first_edge_taps_r_reg_n_0_[3]\,
      O => \cnt_idel_dec_cpt_r[2]_i_12_n_0\
    );
\cnt_idel_dec_cpt_r[2]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \tap_cnt_cpt_r_reg_n_0_[2]\,
      I1 => \first_edge_taps_r_reg_n_0_[2]\,
      O => \cnt_idel_dec_cpt_r[2]_i_13_n_0\
    );
\cnt_idel_dec_cpt_r[2]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \tap_cnt_cpt_r_reg_n_0_[1]\,
      I1 => \first_edge_taps_r_reg_n_0_[1]\,
      O => \cnt_idel_dec_cpt_r[2]_i_14_n_0\
    );
\cnt_idel_dec_cpt_r[2]_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \tap_cnt_cpt_r_reg_n_0_[0]\,
      I1 => \first_edge_taps_r_reg_n_0_[0]\,
      O => \cnt_idel_dec_cpt_r[2]_i_15_n_0\
    );
\cnt_idel_dec_cpt_r[2]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => cnt_idel_dec_cpt_r1(0),
      I1 => cnt_idel_dec_cpt_r1(1),
      O => \cnt_idel_dec_cpt_r[2]_i_3_n_0\
    );
\cnt_idel_dec_cpt_r[2]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \cnt_idel_dec_cpt_r_reg[2]_i_10_n_4\,
      I1 => found_first_edge_r_reg_n_0,
      I2 => \tap_cnt_cpt_r_reg_n_0_[3]\,
      I3 => \cnt_idel_dec_cpt_r[4]_i_9_n_0\,
      I4 => \cnt_idel_dec_cpt_r[2]_i_11_n_0\,
      O => \cnt_idel_dec_cpt_r[2]_i_4_n_0\
    );
\cnt_idel_dec_cpt_r[2]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888F888F88888F8"
    )
        port map (
      I0 => p_3_in4_in,
      I1 => \pi_rdval_cnt_reg[2]_0\,
      I2 => \FSM_onehot_cal1_state_r_reg_n_0_[1]\,
      I3 => \cnt_idel_dec_cpt_r_reg_n_0_[2]\,
      I4 => \cnt_idel_dec_cpt_r_reg_n_0_[1]\,
      I5 => \cnt_idel_dec_cpt_r_reg_n_0_[0]\,
      O => \cnt_idel_dec_cpt_r[2]_i_5_n_0\
    );
\cnt_idel_dec_cpt_r[2]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \second_edge_taps_r_reg_n_0_[3]\,
      I1 => \first_edge_taps_r_reg_n_0_[3]\,
      O => \cnt_idel_dec_cpt_r[2]_i_6_n_0\
    );
\cnt_idel_dec_cpt_r[2]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \second_edge_taps_r_reg_n_0_[2]\,
      I1 => \first_edge_taps_r_reg_n_0_[2]\,
      O => \cnt_idel_dec_cpt_r[2]_i_7_n_0\
    );
\cnt_idel_dec_cpt_r[2]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \second_edge_taps_r_reg_n_0_[1]\,
      I1 => \first_edge_taps_r_reg_n_0_[1]\,
      O => \cnt_idel_dec_cpt_r[2]_i_8_n_0\
    );
\cnt_idel_dec_cpt_r[2]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \second_edge_taps_r_reg_n_0_[0]\,
      I1 => \first_edge_taps_r_reg_n_0_[0]\,
      O => \cnt_idel_dec_cpt_r[2]_i_9_n_0\
    );
\cnt_idel_dec_cpt_r[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAFFFFEAEAEAEAEA"
    )
        port map (
      I0 => \cnt_idel_dec_cpt_r[3]_i_2_n_0\,
      I1 => \cnt_idel_dec_cpt_r_reg[3]_0\,
      I2 => p_3_in4_in,
      I3 => \cnt_idel_dec_cpt_r[3]_i_3_n_0\,
      I4 => \cnt_idel_dec_cpt_r_reg_n_0_[3]\,
      I5 => \FSM_onehot_cal1_state_r_reg_n_0_[1]\,
      O => cnt_idel_dec_cpt_r(3)
    );
\cnt_idel_dec_cpt_r[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2EEEE22200000000"
    )
        port map (
      I0 => \cnt_idel_dec_cpt_r[3]_i_4_n_0\,
      I1 => found_second_edge_r_reg_n_0,
      I2 => cnt_idel_dec_cpt_r1(2),
      I3 => \cnt_idel_dec_cpt_r[2]_i_3_n_0\,
      I4 => cnt_idel_dec_cpt_r1(3),
      I5 => \FSM_onehot_cal1_state_r_reg_n_0_[29]\,
      O => \cnt_idel_dec_cpt_r[3]_i_2_n_0\
    );
\cnt_idel_dec_cpt_r[3]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \cnt_idel_dec_cpt_r_reg_n_0_[1]\,
      I1 => \cnt_idel_dec_cpt_r_reg_n_0_[0]\,
      I2 => \cnt_idel_dec_cpt_r_reg_n_0_[2]\,
      O => \cnt_idel_dec_cpt_r[3]_i_3_n_0\
    );
\cnt_idel_dec_cpt_r[3]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \cnt_idel_dec_cpt_r_reg[4]_i_8_n_7\,
      I1 => found_first_edge_r_reg_n_0,
      I2 => \tap_cnt_cpt_r_reg_n_0_[4]\,
      I3 => \cnt_idel_dec_cpt_r[4]_i_9_n_0\,
      I4 => \cnt_idel_dec_cpt_r[3]_i_5_n_0\,
      O => \cnt_idel_dec_cpt_r[3]_i_4_n_0\
    );
\cnt_idel_dec_cpt_r[3]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \cnt_idel_dec_cpt_r[4]_i_13_n_0\,
      I1 => \right_edge_taps_r_reg_n_0_[4]\,
      I2 => \tap_cnt_cpt_r_reg_n_0_[3]\,
      O => \cnt_idel_dec_cpt_r[3]_i_5_n_0\
    );
\cnt_idel_dec_cpt_r[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF28AA2800"
    )
        port map (
      I0 => \FSM_onehot_cal1_state_r_reg_n_0_[29]\,
      I1 => cnt_idel_dec_cpt_r1(4),
      I2 => \cnt_idel_dec_cpt_r[4]_i_3_n_0\,
      I3 => found_second_edge_r_reg_n_0,
      I4 => \cnt_idel_dec_cpt_r[4]_i_4_n_0\,
      I5 => \cnt_idel_dec_cpt_r[4]_i_5_n_0\,
      O => cnt_idel_dec_cpt_r(4)
    );
\cnt_idel_dec_cpt_r[4]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"718E8E71"
    )
        port map (
      I0 => \cnt_idel_dec_cpt_r[4]_i_13_n_0\,
      I1 => \tap_cnt_cpt_r_reg_n_0_[3]\,
      I2 => \right_edge_taps_r_reg_n_0_[4]\,
      I3 => \right_edge_taps_r_reg_n_0_[5]\,
      I4 => \tap_cnt_cpt_r_reg_n_0_[4]\,
      O => \cnt_idel_dec_cpt_r[4]_i_10_n_0\
    );
\cnt_idel_dec_cpt_r[4]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \tap_cnt_cpt_r_reg_n_0_[5]\,
      I1 => \first_edge_taps_r_reg_n_0_[5]\,
      O => \cnt_idel_dec_cpt_r[4]_i_11_n_0\
    );
\cnt_idel_dec_cpt_r[4]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \tap_cnt_cpt_r_reg_n_0_[4]\,
      I1 => \first_edge_taps_r_reg_n_0_[4]\,
      O => \cnt_idel_dec_cpt_r[4]_i_12_n_0\
    );
\cnt_idel_dec_cpt_r[4]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DD4D4444DDDDDD4D"
    )
        port map (
      I0 => \right_edge_taps_r_reg_n_0_[3]\,
      I1 => \tap_cnt_cpt_r_reg_n_0_[2]\,
      I2 => \right_edge_taps_r_reg_n_0_[1]\,
      I3 => \tap_cnt_cpt_r_reg_n_0_[0]\,
      I4 => \tap_cnt_cpt_r_reg_n_0_[1]\,
      I5 => \right_edge_taps_r_reg_n_0_[2]\,
      O => \cnt_idel_dec_cpt_r[4]_i_13_n_0\
    );
\cnt_idel_dec_cpt_r[4]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => cnt_idel_dec_cpt_r1(3),
      I1 => cnt_idel_dec_cpt_r1(0),
      I2 => cnt_idel_dec_cpt_r1(1),
      I3 => cnt_idel_dec_cpt_r1(2),
      O => \cnt_idel_dec_cpt_r[4]_i_3_n_0\
    );
\cnt_idel_dec_cpt_r[4]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \cnt_idel_dec_cpt_r_reg[4]_i_8_n_6\,
      I1 => found_first_edge_r_reg_n_0,
      I2 => \tap_cnt_cpt_r_reg_n_0_[5]\,
      I3 => \cnt_idel_dec_cpt_r[4]_i_9_n_0\,
      I4 => \cnt_idel_dec_cpt_r[4]_i_10_n_0\,
      O => \cnt_idel_dec_cpt_r[4]_i_4_n_0\
    );
\cnt_idel_dec_cpt_r[4]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF828882888288"
    )
        port map (
      I0 => \FSM_onehot_cal1_state_r_reg_n_0_[1]\,
      I1 => \cnt_idel_dec_cpt_r_reg_n_0_[4]\,
      I2 => \cnt_idel_dec_cpt_r_reg_n_0_[3]\,
      I3 => \cnt_idel_dec_cpt_r[3]_i_3_n_0\,
      I4 => p_3_in4_in,
      I5 => \pi_rdval_cnt_reg[4]_0\,
      O => \cnt_idel_dec_cpt_r[4]_i_5_n_0\
    );
\cnt_idel_dec_cpt_r[4]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \second_edge_taps_r_reg_n_0_[5]\,
      I1 => \first_edge_taps_r_reg_n_0_[5]\,
      O => \cnt_idel_dec_cpt_r[4]_i_6_n_0\
    );
\cnt_idel_dec_cpt_r[4]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \second_edge_taps_r_reg_n_0_[4]\,
      I1 => \first_edge_taps_r_reg_n_0_[4]\,
      O => \cnt_idel_dec_cpt_r[4]_i_7_n_0\
    );
\cnt_idel_dec_cpt_r[4]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \right_edge_taps_r_reg_n_0_[0]\,
      I1 => \right_edge_taps_r_reg_n_0_[5]\,
      I2 => \right_edge_taps_r_reg_n_0_[2]\,
      I3 => \right_edge_taps_r_reg_n_0_[4]\,
      I4 => \right_edge_taps_r_reg_n_0_[1]\,
      I5 => \right_edge_taps_r_reg_n_0_[3]\,
      O => \cnt_idel_dec_cpt_r[4]_i_9_n_0\
    );
\cnt_idel_dec_cpt_r[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => mpr_dec_cpt_r,
      I1 => \FSM_onehot_cal1_state_r_reg_n_0_[1]\,
      I2 => \FSM_onehot_cal1_state_r_reg_n_0_[29]\,
      O => \cnt_idel_dec_cpt_r[5]_i_1_n_0\
    );
\cnt_idel_dec_cpt_r[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFAEAEAE"
    )
        port map (
      I0 => \cnt_idel_dec_cpt_r[5]_i_3_n_0\,
      I1 => \FSM_onehot_cal1_state_r_reg_n_0_[1]\,
      I2 => \cnt_idel_dec_cpt_r[5]_i_4_n_0\,
      I3 => \cnt_idel_dec_cpt_r_reg[5]_0\,
      I4 => p_3_in4_in,
      O => cnt_idel_dec_cpt_r(5)
    );
\cnt_idel_dec_cpt_r[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8808080808888888"
    )
        port map (
      I0 => \cnt_idel_dec_cpt_r[5]_i_5_n_0\,
      I1 => \FSM_onehot_cal1_state_r_reg_n_0_[29]\,
      I2 => found_second_edge_r_reg_n_0,
      I3 => cnt_idel_dec_cpt_r1(4),
      I4 => \cnt_idel_dec_cpt_r[4]_i_3_n_0\,
      I5 => \cnt_idel_dec_cpt_r_reg[4]_i_2_n_1\,
      O => \cnt_idel_dec_cpt_r[5]_i_3_n_0\
    );
\cnt_idel_dec_cpt_r[5]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555555555556"
    )
        port map (
      I0 => \cnt_idel_dec_cpt_r_reg_n_0_[5]\,
      I1 => \cnt_idel_dec_cpt_r_reg_n_0_[1]\,
      I2 => \cnt_idel_dec_cpt_r_reg_n_0_[0]\,
      I3 => \cnt_idel_dec_cpt_r_reg_n_0_[2]\,
      I4 => \cnt_idel_dec_cpt_r_reg_n_0_[4]\,
      I5 => \cnt_idel_dec_cpt_r_reg_n_0_[3]\,
      O => \cnt_idel_dec_cpt_r[5]_i_4_n_0\
    );
\cnt_idel_dec_cpt_r[5]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAEBBBEEEB"
    )
        port map (
      I0 => found_second_edge_r_reg_n_0,
      I1 => \tap_cnt_cpt_r_reg_n_0_[5]\,
      I2 => \cnt_idel_dec_cpt_r[5]_i_6_n_0\,
      I3 => \tap_cnt_cpt_r_reg_n_0_[4]\,
      I4 => \right_edge_taps_r_reg_n_0_[5]\,
      I5 => \cnt_idel_dec_cpt_r[4]_i_9_n_0\,
      O => \cnt_idel_dec_cpt_r[5]_i_5_n_0\
    );
\cnt_idel_dec_cpt_r[5]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => \right_edge_taps_r_reg_n_0_[4]\,
      I1 => \tap_cnt_cpt_r_reg_n_0_[3]\,
      I2 => \cnt_idel_dec_cpt_r[4]_i_13_n_0\,
      O => \cnt_idel_dec_cpt_r[5]_i_6_n_0\
    );
\cnt_idel_dec_cpt_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \cnt_idel_dec_cpt_r[5]_i_1_n_0\,
      D => cnt_idel_dec_cpt_r(0),
      Q => \cnt_idel_dec_cpt_r_reg_n_0_[0]\,
      R => '0'
    );
\cnt_idel_dec_cpt_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \cnt_idel_dec_cpt_r[5]_i_1_n_0\,
      D => cnt_idel_dec_cpt_r(1),
      Q => \cnt_idel_dec_cpt_r_reg_n_0_[1]\,
      R => '0'
    );
\cnt_idel_dec_cpt_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \cnt_idel_dec_cpt_r[5]_i_1_n_0\,
      D => cnt_idel_dec_cpt_r(2),
      Q => \cnt_idel_dec_cpt_r_reg_n_0_[2]\,
      R => '0'
    );
\cnt_idel_dec_cpt_r_reg[2]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \cnt_idel_dec_cpt_r_reg[2]_i_10_n_0\,
      CO(2) => \cnt_idel_dec_cpt_r_reg[2]_i_10_n_1\,
      CO(1) => \cnt_idel_dec_cpt_r_reg[2]_i_10_n_2\,
      CO(0) => \cnt_idel_dec_cpt_r_reg[2]_i_10_n_3\,
      CYINIT => '1',
      DI(3) => \tap_cnt_cpt_r_reg_n_0_[3]\,
      DI(2) => \tap_cnt_cpt_r_reg_n_0_[2]\,
      DI(1) => \tap_cnt_cpt_r_reg_n_0_[1]\,
      DI(0) => \tap_cnt_cpt_r_reg_n_0_[0]\,
      O(3) => \cnt_idel_dec_cpt_r_reg[2]_i_10_n_4\,
      O(2) => \cnt_idel_dec_cpt_r_reg[2]_i_10_n_5\,
      O(1) => \cnt_idel_dec_cpt_r_reg[2]_i_10_n_6\,
      O(0) => \NLW_cnt_idel_dec_cpt_r_reg[2]_i_10_O_UNCONNECTED\(0),
      S(3) => \cnt_idel_dec_cpt_r[2]_i_12_n_0\,
      S(2) => \cnt_idel_dec_cpt_r[2]_i_13_n_0\,
      S(1) => \cnt_idel_dec_cpt_r[2]_i_14_n_0\,
      S(0) => \cnt_idel_dec_cpt_r[2]_i_15_n_0\
    );
\cnt_idel_dec_cpt_r_reg[2]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \cnt_idel_dec_cpt_r_reg[2]_i_2_n_0\,
      CO(2) => \cnt_idel_dec_cpt_r_reg[2]_i_2_n_1\,
      CO(1) => \cnt_idel_dec_cpt_r_reg[2]_i_2_n_2\,
      CO(0) => \cnt_idel_dec_cpt_r_reg[2]_i_2_n_3\,
      CYINIT => '1',
      DI(3) => \second_edge_taps_r_reg_n_0_[3]\,
      DI(2) => \second_edge_taps_r_reg_n_0_[2]\,
      DI(1) => \second_edge_taps_r_reg_n_0_[1]\,
      DI(0) => \second_edge_taps_r_reg_n_0_[0]\,
      O(3 downto 1) => cnt_idel_dec_cpt_r1(2 downto 0),
      O(0) => \NLW_cnt_idel_dec_cpt_r_reg[2]_i_2_O_UNCONNECTED\(0),
      S(3) => \cnt_idel_dec_cpt_r[2]_i_6_n_0\,
      S(2) => \cnt_idel_dec_cpt_r[2]_i_7_n_0\,
      S(1) => \cnt_idel_dec_cpt_r[2]_i_8_n_0\,
      S(0) => \cnt_idel_dec_cpt_r[2]_i_9_n_0\
    );
\cnt_idel_dec_cpt_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \cnt_idel_dec_cpt_r[5]_i_1_n_0\,
      D => cnt_idel_dec_cpt_r(3),
      Q => \cnt_idel_dec_cpt_r_reg_n_0_[3]\,
      R => '0'
    );
\cnt_idel_dec_cpt_r_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \cnt_idel_dec_cpt_r[5]_i_1_n_0\,
      D => cnt_idel_dec_cpt_r(4),
      Q => \cnt_idel_dec_cpt_r_reg_n_0_[4]\,
      R => '0'
    );
\cnt_idel_dec_cpt_r_reg[4]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \cnt_idel_dec_cpt_r_reg[2]_i_2_n_0\,
      CO(3) => \NLW_cnt_idel_dec_cpt_r_reg[4]_i_2_CO_UNCONNECTED\(3),
      CO(2) => \cnt_idel_dec_cpt_r_reg[4]_i_2_n_1\,
      CO(1) => \NLW_cnt_idel_dec_cpt_r_reg[4]_i_2_CO_UNCONNECTED\(1),
      CO(0) => \cnt_idel_dec_cpt_r_reg[4]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \second_edge_taps_r_reg_n_0_[5]\,
      DI(0) => \second_edge_taps_r_reg_n_0_[4]\,
      O(3 downto 2) => \NLW_cnt_idel_dec_cpt_r_reg[4]_i_2_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => cnt_idel_dec_cpt_r1(4 downto 3),
      S(3 downto 2) => B"01",
      S(1) => \cnt_idel_dec_cpt_r[4]_i_6_n_0\,
      S(0) => \cnt_idel_dec_cpt_r[4]_i_7_n_0\
    );
\cnt_idel_dec_cpt_r_reg[4]_i_8\: unisim.vcomponents.CARRY4
     port map (
      CI => \cnt_idel_dec_cpt_r_reg[2]_i_10_n_0\,
      CO(3 downto 1) => \NLW_cnt_idel_dec_cpt_r_reg[4]_i_8_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \cnt_idel_dec_cpt_r_reg[4]_i_8_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \tap_cnt_cpt_r_reg_n_0_[4]\,
      O(3 downto 2) => \NLW_cnt_idel_dec_cpt_r_reg[4]_i_8_O_UNCONNECTED\(3 downto 2),
      O(1) => \cnt_idel_dec_cpt_r_reg[4]_i_8_n_6\,
      O(0) => \cnt_idel_dec_cpt_r_reg[4]_i_8_n_7\,
      S(3 downto 2) => B"00",
      S(1) => \cnt_idel_dec_cpt_r[4]_i_11_n_0\,
      S(0) => \cnt_idel_dec_cpt_r[4]_i_12_n_0\
    );
\cnt_idel_dec_cpt_r_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \cnt_idel_dec_cpt_r[5]_i_1_n_0\,
      D => cnt_idel_dec_cpt_r(5),
      Q => \cnt_idel_dec_cpt_r_reg_n_0_[5]\,
      R => '0'
    );
\cnt_shift_r[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F6FF"
    )
        port map (
      I0 => \^e\(0),
      I1 => cnt_shift_r_reg(0),
      I2 => idelay_tap_limit_r_reg_0,
      I3 => rdlvl_stg1_start_r_reg_0,
      O => \cnt_shift_r[0]_i_1_n_0\
    );
\cnt_shift_r[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000F000E00000"
    )
        port map (
      I0 => cnt_shift_r_reg(2),
      I1 => cnt_shift_r_reg(3),
      I2 => rdlvl_stg1_start_r_reg_0,
      I3 => idelay_tap_limit_r_reg_0,
      I4 => \cnt_shift_r[1]_i_2_n_0\,
      I5 => cnt_shift_r_reg(1),
      O => \cnt_shift_r[1]_i_1_n_0\
    );
\cnt_shift_r[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => cnt_shift_r_reg(0),
      I1 => \^e\(0),
      I2 => rdlvl_stg1_start_r_reg_0,
      O => \cnt_shift_r[1]_i_2_n_0\
    );
\cnt_shift_r[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00007F8000000000"
    )
        port map (
      I0 => \^e\(0),
      I1 => cnt_shift_r_reg(0),
      I2 => cnt_shift_r_reg(1),
      I3 => cnt_shift_r_reg(2),
      I4 => idelay_tap_limit_r_reg_0,
      I5 => rdlvl_stg1_start_r_reg_0,
      O => \cnt_shift_r[2]_i_1_n_0\
    );
\cnt_shift_r[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04444000"
    )
        port map (
      I0 => idelay_tap_limit_r_reg_0,
      I1 => rdlvl_stg1_start_r_reg_0,
      I2 => cnt_shift_r_reg(2),
      I3 => \cnt_shift_r[3]_i_2_n_0\,
      I4 => cnt_shift_r_reg(3),
      O => \cnt_shift_r[3]_i_1_n_0\
    );
\cnt_shift_r[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => rdlvl_stg1_start_r_reg_0,
      I1 => \^e\(0),
      I2 => cnt_shift_r_reg(0),
      I3 => cnt_shift_r_reg(1),
      O => \cnt_shift_r[3]_i_2_n_0\
    );
\cnt_shift_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \cnt_shift_r[0]_i_1_n_0\,
      Q => cnt_shift_r_reg(0),
      R => '0'
    );
\cnt_shift_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \cnt_shift_r[1]_i_1_n_0\,
      Q => cnt_shift_r_reg(1),
      R => '0'
    );
\cnt_shift_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \cnt_shift_r[2]_i_1_n_0\,
      Q => cnt_shift_r_reg(2),
      R => '0'
    );
\cnt_shift_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \cnt_shift_r[3]_i_1_n_0\,
      Q => cnt_shift_r_reg(3),
      R => '0'
    );
\ctl_lane_cnt[1]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^pi_fine_dly_dec_done\,
      I1 => dqs_po_dec_done,
      O => \^pi_fine_dly_dec_done_reg_0\
    );
\dbg_cpt_first_edge_taps[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_onehot_cal1_state_r_reg_n_0_[29]\,
      I1 => found_first_edge_r_reg_n_0,
      O => dbg_cpt_first_edge_taps(5)
    );
\dbg_cpt_first_edge_taps_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => dbg_cpt_first_edge_taps(5),
      D => \first_edge_taps_r_reg_n_0_[0]\,
      Q => \^idelay_tap_cnt_r_reg[0][0][4]_0\(30),
      R => dbg_cpt_first_edge_taps0
    );
\dbg_cpt_first_edge_taps_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => dbg_cpt_first_edge_taps(5),
      D => \first_edge_taps_r_reg_n_0_[1]\,
      Q => \^idelay_tap_cnt_r_reg[0][0][4]_0\(31),
      R => dbg_cpt_first_edge_taps0
    );
\dbg_cpt_first_edge_taps_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => dbg_cpt_first_edge_taps(5),
      D => \first_edge_taps_r_reg_n_0_[2]\,
      Q => \^idelay_tap_cnt_r_reg[0][0][4]_0\(32),
      R => dbg_cpt_first_edge_taps0
    );
\dbg_cpt_first_edge_taps_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => dbg_cpt_first_edge_taps(5),
      D => \first_edge_taps_r_reg_n_0_[3]\,
      Q => \^idelay_tap_cnt_r_reg[0][0][4]_0\(33),
      R => dbg_cpt_first_edge_taps0
    );
\dbg_cpt_first_edge_taps_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => dbg_cpt_first_edge_taps(5),
      D => \first_edge_taps_r_reg_n_0_[4]\,
      Q => \^idelay_tap_cnt_r_reg[0][0][4]_0\(34),
      R => dbg_cpt_first_edge_taps0
    );
\dbg_cpt_first_edge_taps_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => dbg_cpt_first_edge_taps(5),
      D => \first_edge_taps_r_reg_n_0_[5]\,
      Q => \^idelay_tap_cnt_r_reg[0][0][4]_0\(35),
      R => dbg_cpt_first_edge_taps0
    );
\dbg_cpt_second_edge_taps[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => idelay_tap_limit_r_reg_0,
      I1 => \^rdlvl_stg1_start_r\,
      I2 => rdlvl_stg1_start_r_reg_0,
      O => dbg_cpt_first_edge_taps0
    );
\dbg_cpt_second_edge_taps[5]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => found_second_edge_r_reg_n_0,
      I1 => \FSM_onehot_cal1_state_r_reg_n_0_[29]\,
      O => dbg_cpt_second_edge_taps(5)
    );
\dbg_cpt_second_edge_taps_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => dbg_cpt_second_edge_taps(5),
      D => \second_edge_taps_r_reg_n_0_[0]\,
      Q => \^idelay_tap_cnt_r_reg[0][0][4]_0\(36),
      R => dbg_cpt_first_edge_taps0
    );
\dbg_cpt_second_edge_taps_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => dbg_cpt_second_edge_taps(5),
      D => \second_edge_taps_r_reg_n_0_[1]\,
      Q => \^idelay_tap_cnt_r_reg[0][0][4]_0\(37),
      R => dbg_cpt_first_edge_taps0
    );
\dbg_cpt_second_edge_taps_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => dbg_cpt_second_edge_taps(5),
      D => \second_edge_taps_r_reg_n_0_[2]\,
      Q => \^idelay_tap_cnt_r_reg[0][0][4]_0\(38),
      R => dbg_cpt_first_edge_taps0
    );
\dbg_cpt_second_edge_taps_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => dbg_cpt_second_edge_taps(5),
      D => \second_edge_taps_r_reg_n_0_[3]\,
      Q => \^idelay_tap_cnt_r_reg[0][0][4]_0\(39),
      R => dbg_cpt_first_edge_taps0
    );
\dbg_cpt_second_edge_taps_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => dbg_cpt_second_edge_taps(5),
      D => \second_edge_taps_r_reg_n_0_[4]\,
      Q => \^idelay_tap_cnt_r_reg[0][0][4]_0\(40),
      R => dbg_cpt_first_edge_taps0
    );
\dbg_cpt_second_edge_taps_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => dbg_cpt_second_edge_taps(5),
      D => \second_edge_taps_r_reg_n_0_[5]\,
      Q => \^idelay_tap_cnt_r_reg[0][0][4]_0\(41),
      R => dbg_cpt_first_edge_taps0
    );
\ddr3_ila_rdpath[114]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \gen_pat_match_div2.pat1_data_match_r_reg_n_0\,
      I1 => \gen_pat_match_div2.pat0_data_match_r_reg_n_0\,
      O => \^idelay_tap_cnt_r_reg[0][0][4]_0\(6)
    );
\ddr3_ila_rdpath[116]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0FCA00C"
    )
        port map (
      I0 => \^idelay_tap_cnt_r_reg[0][0][4]_0\(32),
      I1 => \^idelay_tap_cnt_r_reg[0][0][4]_0\(30),
      I2 => ddr3_vio_sync_out(1),
      I3 => ddr3_vio_sync_out(0),
      I4 => \^idelay_tap_cnt_r_reg[0][0][4]_0\(34),
      O => \^idelay_tap_cnt_r_reg[0][0][4]_0\(7)
    );
\ddr3_ila_rdpath[117]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FC0A0C0A"
    )
        port map (
      I0 => \^idelay_tap_cnt_r_reg[0][0][4]_0\(31),
      I1 => \^idelay_tap_cnt_r_reg[0][0][4]_0\(35),
      I2 => ddr3_vio_sync_out(0),
      I3 => ddr3_vio_sync_out(1),
      I4 => \^idelay_tap_cnt_r_reg[0][0][4]_0\(33),
      O => \^idelay_tap_cnt_r_reg[0][0][4]_0\(8)
    );
\ddr3_ila_rdpath[118]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C00A"
    )
        port map (
      I0 => \^idelay_tap_cnt_r_reg[0][0][4]_0\(32),
      I1 => \^idelay_tap_cnt_r_reg[0][0][4]_0\(34),
      I2 => ddr3_vio_sync_out(1),
      I3 => ddr3_vio_sync_out(0),
      O => \^idelay_tap_cnt_r_reg[0][0][4]_0\(9)
    );
\ddr3_ila_rdpath[119]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C00A"
    )
        port map (
      I0 => \^idelay_tap_cnt_r_reg[0][0][4]_0\(33),
      I1 => \^idelay_tap_cnt_r_reg[0][0][4]_0\(35),
      I2 => ddr3_vio_sync_out(1),
      I3 => ddr3_vio_sync_out(0),
      O => \^idelay_tap_cnt_r_reg[0][0][4]_0\(10)
    );
\ddr3_ila_rdpath[120]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \^idelay_tap_cnt_r_reg[0][0][4]_0\(34),
      I1 => ddr3_vio_sync_out(1),
      I2 => ddr3_vio_sync_out(0),
      O => \^idelay_tap_cnt_r_reg[0][0][4]_0\(11)
    );
\ddr3_ila_rdpath[121]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \^idelay_tap_cnt_r_reg[0][0][4]_0\(35),
      I1 => ddr3_vio_sync_out(1),
      I2 => ddr3_vio_sync_out(0),
      O => \^idelay_tap_cnt_r_reg[0][0][4]_0\(12)
    );
\ddr3_ila_rdpath[122]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FC0A0C0A"
    )
        port map (
      I0 => \^idelay_tap_cnt_r_reg[0][0][4]_0\(36),
      I1 => \^idelay_tap_cnt_r_reg[0][0][4]_0\(40),
      I2 => ddr3_vio_sync_out(0),
      I3 => ddr3_vio_sync_out(1),
      I4 => \^idelay_tap_cnt_r_reg[0][0][4]_0\(38),
      O => \^idelay_tap_cnt_r_reg[0][0][4]_0\(13)
    );
\ddr3_ila_rdpath[123]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C0AFC0A0"
    )
        port map (
      I0 => \^idelay_tap_cnt_r_reg[0][0][4]_0\(41),
      I1 => \^idelay_tap_cnt_r_reg[0][0][4]_0\(39),
      I2 => ddr3_vio_sync_out(1),
      I3 => ddr3_vio_sync_out(0),
      I4 => \^idelay_tap_cnt_r_reg[0][0][4]_0\(37),
      O => \^idelay_tap_cnt_r_reg[0][0][4]_0\(14)
    );
\ddr3_ila_rdpath[124]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C00A"
    )
        port map (
      I0 => \^idelay_tap_cnt_r_reg[0][0][4]_0\(38),
      I1 => \^idelay_tap_cnt_r_reg[0][0][4]_0\(40),
      I2 => ddr3_vio_sync_out(1),
      I3 => ddr3_vio_sync_out(0),
      O => \^idelay_tap_cnt_r_reg[0][0][4]_0\(15)
    );
\ddr3_ila_rdpath[125]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C00A"
    )
        port map (
      I0 => \^idelay_tap_cnt_r_reg[0][0][4]_0\(39),
      I1 => \^idelay_tap_cnt_r_reg[0][0][4]_0\(41),
      I2 => ddr3_vio_sync_out(1),
      I3 => ddr3_vio_sync_out(0),
      O => \^idelay_tap_cnt_r_reg[0][0][4]_0\(16)
    );
\ddr3_ila_rdpath[126]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \^idelay_tap_cnt_r_reg[0][0][4]_0\(40),
      I1 => ddr3_vio_sync_out(1),
      I2 => ddr3_vio_sync_out(0),
      O => \^idelay_tap_cnt_r_reg[0][0][4]_0\(17)
    );
\ddr3_ila_rdpath[127]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \^idelay_tap_cnt_r_reg[0][0][4]_0\(41),
      I1 => ddr3_vio_sync_out(1),
      I2 => ddr3_vio_sync_out(0),
      O => \^idelay_tap_cnt_r_reg[0][0][4]_0\(18)
    );
\ddr3_ila_rdpath[128]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0FCA00C"
    )
        port map (
      I0 => \^idelay_tap_cnt_r_reg[0][0][4]_0\(44),
      I1 => \^idelay_tap_cnt_r_reg[0][0][4]_0\(42),
      I2 => ddr3_vio_sync_out(1),
      I3 => ddr3_vio_sync_out(0),
      I4 => \^idelay_tap_cnt_r_reg[0][0][4]_0\(46),
      O => \^idelay_tap_cnt_r_reg[0][0][4]_0\(19)
    );
\ddr3_ila_rdpath[129]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FC0A0C0A"
    )
        port map (
      I0 => \^idelay_tap_cnt_r_reg[0][0][4]_0\(43),
      I1 => \^idelay_tap_cnt_r_reg[0][0][4]_0\(47),
      I2 => ddr3_vio_sync_out(0),
      I3 => ddr3_vio_sync_out(1),
      I4 => \^idelay_tap_cnt_r_reg[0][0][4]_0\(45),
      O => \^idelay_tap_cnt_r_reg[0][0][4]_0\(20)
    );
\ddr3_ila_rdpath[130]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C00A"
    )
        port map (
      I0 => \^idelay_tap_cnt_r_reg[0][0][4]_0\(44),
      I1 => \^idelay_tap_cnt_r_reg[0][0][4]_0\(46),
      I2 => ddr3_vio_sync_out(1),
      I3 => ddr3_vio_sync_out(0),
      O => \^idelay_tap_cnt_r_reg[0][0][4]_0\(21)
    );
\ddr3_ila_rdpath[131]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C00A"
    )
        port map (
      I0 => \^idelay_tap_cnt_r_reg[0][0][4]_0\(45),
      I1 => \^idelay_tap_cnt_r_reg[0][0][4]_0\(47),
      I2 => ddr3_vio_sync_out(1),
      I3 => ddr3_vio_sync_out(0),
      O => \^idelay_tap_cnt_r_reg[0][0][4]_0\(22)
    );
\ddr3_ila_rdpath[132]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \^idelay_tap_cnt_r_reg[0][0][4]_0\(46),
      I1 => ddr3_vio_sync_out(1),
      I2 => ddr3_vio_sync_out(0),
      O => \^idelay_tap_cnt_r_reg[0][0][4]_0\(23)
    );
\ddr3_ila_rdpath[133]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \^idelay_tap_cnt_r_reg[0][0][4]_0\(47),
      I1 => ddr3_vio_sync_out(1),
      I2 => ddr3_vio_sync_out(0),
      O => \^idelay_tap_cnt_r_reg[0][0][4]_0\(24)
    );
\ddr3_ila_rdpath[134]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E200FFFFE2000000"
    )
        port map (
      I0 => \^idelay_tap_cnt_r_reg[0][0][4]_0\(49),
      I1 => ddr3_vio_sync_out(1),
      I2 => \^idelay_tap_cnt_r_reg[0][0][4]_0\(51),
      I3 => ddr3_vio_sync_out(2),
      I4 => ddr3_vio_sync_out(0),
      I5 => \ddr3_ila_rdpath[134]_INST_0_i_1_n_0\,
      O => \^idelay_tap_cnt_r_reg[0][0][4]_0\(25)
    );
\ddr3_ila_rdpath[134]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BB3030BB88303088"
    )
        port map (
      I0 => \^idelay_tap_cnt_r_reg[0][0][4]_0\(50),
      I1 => ddr3_vio_sync_out(1),
      I2 => \^idelay_tap_cnt_r_reg[0][0][4]_0\(52),
      I3 => ddr3_vio_sync_out(0),
      I4 => ddr3_vio_sync_out(2),
      I5 => \^idelay_tap_cnt_r_reg[0][0][4]_0\(48),
      O => \ddr3_ila_rdpath[134]_INST_0_i_1_n_0\
    );
\ddr3_ila_rdpath[135]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FC0C00000000AAAA"
    )
        port map (
      I0 => \ddr3_ila_rdpath[135]_INST_0_i_1_n_0\,
      I1 => \^idelay_tap_cnt_r_reg[0][0][4]_0\(50),
      I2 => ddr3_vio_sync_out(1),
      I3 => \^idelay_tap_cnt_r_reg[0][0][4]_0\(52),
      I4 => ddr3_vio_sync_out(2),
      I5 => ddr3_vio_sync_out(0),
      O => \^idelay_tap_cnt_r_reg[0][0][4]_0\(26)
    );
\ddr3_ila_rdpath[135]_INST_0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^idelay_tap_cnt_r_reg[0][0][4]_0\(51),
      I1 => ddr3_vio_sync_out(1),
      I2 => \^idelay_tap_cnt_r_reg[0][0][4]_0\(49),
      O => \ddr3_ila_rdpath[135]_INST_0_i_1_n_0\
    );
\ddr3_ila_rdpath[136]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"330000000000E2E2"
    )
        port map (
      I0 => \^idelay_tap_cnt_r_reg[0][0][4]_0\(50),
      I1 => ddr3_vio_sync_out(1),
      I2 => \^idelay_tap_cnt_r_reg[0][0][4]_0\(52),
      I3 => \^idelay_tap_cnt_r_reg[0][0][4]_0\(51),
      I4 => ddr3_vio_sync_out(2),
      I5 => ddr3_vio_sync_out(0),
      O => \^idelay_tap_cnt_r_reg[0][0][4]_0\(27)
    );
\ddr3_ila_rdpath[137]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000C00A"
    )
        port map (
      I0 => \^idelay_tap_cnt_r_reg[0][0][4]_0\(51),
      I1 => \^idelay_tap_cnt_r_reg[0][0][4]_0\(52),
      I2 => ddr3_vio_sync_out(0),
      I3 => ddr3_vio_sync_out(2),
      I4 => ddr3_vio_sync_out(1),
      O => \^idelay_tap_cnt_r_reg[0][0][4]_0\(28)
    );
\ddr3_ila_rdpath[138]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => \^idelay_tap_cnt_r_reg[0][0][4]_0\(52),
      I1 => ddr3_vio_sync_out(0),
      I2 => ddr3_vio_sync_out(1),
      I3 => ddr3_vio_sync_out(2),
      O => \^idelay_tap_cnt_r_reg[0][0][4]_0\(29)
    );
\ddr3_ila_rdpath[40]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \ddr3_ila_rdpath[40]_INST_0_i_1_n_0\,
      I1 => \ddr3_ila_rdpath[40]_INST_0_i_2_n_0\,
      I2 => p_9_in,
      I3 => \FSM_onehot_cal1_state_r_reg_n_0_[3]\,
      I4 => p_3_in4_in,
      I5 => \FSM_onehot_cal1_state_r_reg_n_0_[8]\,
      O => \^idelay_tap_cnt_r_reg[0][0][4]_0\(0)
    );
\ddr3_ila_rdpath[40]_INST_0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => p_0_in187_in,
      I1 => \FSM_onehot_cal1_state_r_reg_n_0_[20]\,
      I2 => p_14_in,
      I3 => \FSM_onehot_cal1_state_r_reg_n_0_[29]\,
      O => \ddr3_ila_rdpath[40]_INST_0_i_1_n_0\
    );
\ddr3_ila_rdpath[40]_INST_0_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => rdlvl_stg1_done_int,
      I1 => p_0_in116_in,
      I2 => p_12_in,
      I3 => \FSM_onehot_cal1_state_r_reg_n_0_[11]\,
      O => \ddr3_ila_rdpath[40]_INST_0_i_2_n_0\
    );
\ddr3_ila_rdpath[41]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \ddr3_ila_rdpath[41]_INST_0_i_1_n_0\,
      I1 => \ddr3_ila_rdpath[41]_INST_0_i_2_n_0\,
      I2 => p_12_in,
      I3 => \FSM_onehot_cal1_state_r_reg_n_0_[34]\,
      I4 => \^q\(0),
      O => \^idelay_tap_cnt_r_reg[0][0][4]_0\(1)
    );
\ddr3_ila_rdpath[41]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \FSM_onehot_cal1_state_r_reg_n_0_[15]\,
      I1 => p_0_in187_in,
      I2 => \FSM_onehot_cal1_state_r_reg_n_0_[20]\,
      I3 => p_13_in,
      I4 => p_0_in116_in,
      I5 => rdlvl_stg1_done_int,
      O => \ddr3_ila_rdpath[41]_INST_0_i_1_n_0\
    );
\ddr3_ila_rdpath[41]_INST_0_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \FSM_onehot_cal1_state_r_reg_n_0_[29]\,
      I1 => p_8_in,
      I2 => \FSM_onehot_cal1_state_r_reg_n_0_[16]\,
      O => \ddr3_ila_rdpath[41]_INST_0_i_2_n_0\
    );
\ddr3_ila_rdpath[42]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => rdlvl_stg1_done_int,
      I1 => \FSM_onehot_cal1_state_r_reg_n_0_[1]\,
      I2 => p_12_in,
      I3 => \FSM_onehot_cal1_state_r_reg_n_0_[34]\,
      I4 => \^q\(0),
      I5 => \ddr3_ila_rdpath[42]_INST_0_i_1_n_0\,
      O => \^idelay_tap_cnt_r_reg[0][0][4]_0\(2)
    );
\ddr3_ila_rdpath[42]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => p_0_in187_in,
      I1 => \FSM_onehot_cal1_state_r_reg_n_0_[8]\,
      I2 => \FSM_onehot_cal1_state_r_reg_n_0_[22]\,
      I3 => \ddr3_ila_rdpath[42]_INST_0_i_2_n_0\,
      I4 => \FSM_onehot_cal1_state_r_reg_n_0_[15]\,
      I5 => cal1_dq_idel_inc,
      O => \ddr3_ila_rdpath[42]_INST_0_i_1_n_0\
    );
\ddr3_ila_rdpath[42]_INST_0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \FSM_onehot_cal1_state_r_reg_n_0_[3]\,
      I1 => p_9_in,
      O => \ddr3_ila_rdpath[42]_INST_0_i_2_n_0\
    );
\ddr3_ila_rdpath[43]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \^idelay_tap_cnt_r_reg[0][0][4]_0\(4),
      I1 => \ddr3_ila_rdpath[43]_INST_0_i_1_n_0\,
      I2 => \FSM_onehot_cal1_state_r_reg_n_0_[1]\,
      I3 => p_8_in,
      I4 => \^q\(0),
      I5 => store_sr_req_pulsed_r,
      O => \^idelay_tap_cnt_r_reg[0][0][4]_0\(3)
    );
\ddr3_ila_rdpath[43]_INST_0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => p_9_in,
      I1 => rdlvl_stg1_done_int,
      I2 => \FSM_onehot_cal1_state_r_reg_n_0_[11]\,
      I3 => \FSM_onehot_cal1_state_r_reg_n_0_[29]\,
      O => \ddr3_ila_rdpath[43]_INST_0_i_1_n_0\
    );
\ddr3_ila_rdpath[44]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \FSM_onehot_cal1_state_r_reg_n_0_[34]\,
      I1 => p_0_in116_in,
      I2 => p_0_in187_in,
      I3 => \FSM_onehot_cal1_state_r_reg_n_0_[8]\,
      I4 => \FSM_onehot_cal1_state_r_reg_n_0_[22]\,
      O => \^idelay_tap_cnt_r_reg[0][0][4]_0\(4)
    );
\ddr3_ila_rdpath[45]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => p_14_in,
      I1 => p_13_in,
      O => \^idelay_tap_cnt_r_reg[0][0][4]_0\(5)
    );
detect_edge_done_r_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008000"
    )
        port map (
      I0 => pb_detect_edge_done_r(0),
      I1 => pb_detect_edge_done_r(1),
      I2 => pb_detect_edge_done_r(6),
      I3 => pb_detect_edge_done_r(7),
      I4 => detect_edge_done_r_i_2_n_0,
      O => detect_edge_done_r_i_1_n_0
    );
detect_edge_done_r_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => pb_detect_edge_done_r(3),
      I1 => pb_detect_edge_done_r(2),
      I2 => pb_detect_edge_done_r(5),
      I3 => pb_detect_edge_done_r(4),
      O => detect_edge_done_r_i_2_n_0
    );
detect_edge_done_r_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => detect_edge_done_r_i_1_n_0,
      Q => detect_edge_done_r,
      R => '0'
    );
\done_cnt[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000005554"
    )
        port map (
      I0 => done_cnt(0),
      I1 => done_cnt(3),
      I2 => done_cnt(2),
      I3 => done_cnt(1),
      I4 => done_cnt1,
      I5 => \done_cnt_reg[2]_0\,
      O => \done_cnt[0]_i_1_n_0\
    );
\done_cnt[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFAAAAFE"
    )
        port map (
      I0 => done_cnt1,
      I1 => done_cnt(3),
      I2 => done_cnt(2),
      I3 => done_cnt(0),
      I4 => done_cnt(1),
      O => \done_cnt[1]_i_1_n_0\
    );
\done_cnt[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000E1E0"
    )
        port map (
      I0 => done_cnt(1),
      I1 => done_cnt(0),
      I2 => done_cnt(2),
      I3 => done_cnt(3),
      I4 => done_cnt1,
      I5 => \done_cnt_reg[2]_0\,
      O => \done_cnt[2]_i_1_n_0\
    );
\done_cnt[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEEEEEEA"
    )
        port map (
      I0 => done_cnt1,
      I1 => done_cnt(3),
      I2 => done_cnt(2),
      I3 => done_cnt(0),
      I4 => done_cnt(1),
      O => \done_cnt[3]_i_1_n_0\
    );
\done_cnt[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"888F"
    )
        port map (
      I0 => p_0_in116_in,
      I1 => \rdlvl_dqs_tap_cnt_r[0][0][5]_i_2_n_0\,
      I2 => \FSM_onehot_cal1_state_r[5]_i_2_n_0\,
      I3 => rdlvl_stg1_done_int,
      O => done_cnt1
    );
\done_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \done_cnt[0]_i_1_n_0\,
      Q => done_cnt(0),
      R => '0'
    );
\done_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \done_cnt[1]_i_1_n_0\,
      Q => done_cnt(1),
      R => \done_cnt_reg[1]_0\
    );
\done_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \done_cnt[2]_i_1_n_0\,
      Q => done_cnt(2),
      R => '0'
    );
\done_cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \done_cnt[3]_i_1_n_0\,
      Q => done_cnt(3),
      R => \done_cnt_reg[1]_0\
    );
dqs_po_dec_done_r1_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => dqs_po_dec_done,
      Q => dqs_po_dec_done_r1,
      R => '0'
    );
dqs_po_dec_done_r2_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => dqs_po_dec_done_r1,
      Q => dqs_po_dec_done_r2,
      R => '0'
    );
fine_dly_dec_done_r1_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF000E0002"
    )
        port map (
      I0 => dqs_po_dec_done_r2,
      I1 => pi_rdval_cnt(0),
      I2 => pi_rdval_cnt(1),
      I3 => fine_dly_dec_done_r1_i_2_n_0,
      I4 => \^pi_cnt_dec_reg_0\,
      I5 => fine_dly_dec_done_r1,
      O => fine_dly_dec_done_r1_i_1_n_0
    );
fine_dly_dec_done_r1_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => pi_rdval_cnt(2),
      I1 => pi_rdval_cnt(3),
      I2 => pi_rdval_cnt(5),
      I3 => pi_rdval_cnt(4),
      O => fine_dly_dec_done_r1_i_2_n_0
    );
fine_dly_dec_done_r1_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => fine_dly_dec_done_r1_i_1_n_0,
      Q => fine_dly_dec_done_r1,
      R => \done_cnt_reg[1]_0\
    );
fine_dly_dec_done_r2_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => fine_dly_dec_done_r1,
      Q => fine_dly_dec_done_r2,
      R => '0'
    );
\first_edge_taps_r[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000BFAA"
    )
        port map (
      I0 => \^q\(0),
      I1 => found_first_edge_r_reg_n_0,
      I2 => found_stable_eye_last_r,
      I3 => \first_edge_taps_r[5]_i_3_n_0\,
      I4 => store_sr_req_pulsed_r,
      O => \first_edge_taps_r[5]_i_1_n_0\
    );
\first_edge_taps_r[5]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BFAA"
    )
        port map (
      I0 => \^q\(0),
      I1 => found_first_edge_r_reg_n_0,
      I2 => found_stable_eye_last_r,
      I3 => \first_edge_taps_r[5]_i_3_n_0\,
      O => \first_edge_taps_r[5]_i_2_n_0\
    );
\first_edge_taps_r[5]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => found_edge_r_reg_n_0,
      I1 => store_sr_req_pulsed_r,
      I2 => detect_edge_done_r,
      I3 => tap_limit_cpt_r,
      O => \first_edge_taps_r[5]_i_3_n_0\
    );
\first_edge_taps_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \first_edge_taps_r[5]_i_2_n_0\,
      D => \tap_cnt_cpt_r_reg_n_0_[0]\,
      Q => \first_edge_taps_r_reg_n_0_[0]\,
      R => \first_edge_taps_r[5]_i_1_n_0\
    );
\first_edge_taps_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \first_edge_taps_r[5]_i_2_n_0\,
      D => \tap_cnt_cpt_r_reg_n_0_[1]\,
      Q => \first_edge_taps_r_reg_n_0_[1]\,
      R => \first_edge_taps_r[5]_i_1_n_0\
    );
\first_edge_taps_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \first_edge_taps_r[5]_i_2_n_0\,
      D => \tap_cnt_cpt_r_reg_n_0_[2]\,
      Q => \first_edge_taps_r_reg_n_0_[2]\,
      R => \first_edge_taps_r[5]_i_1_n_0\
    );
\first_edge_taps_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \first_edge_taps_r[5]_i_2_n_0\,
      D => \tap_cnt_cpt_r_reg_n_0_[3]\,
      Q => \first_edge_taps_r_reg_n_0_[3]\,
      R => \first_edge_taps_r[5]_i_1_n_0\
    );
\first_edge_taps_r_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \first_edge_taps_r[5]_i_2_n_0\,
      D => \tap_cnt_cpt_r_reg_n_0_[4]\,
      Q => \first_edge_taps_r_reg_n_0_[4]\,
      R => \first_edge_taps_r[5]_i_1_n_0\
    );
\first_edge_taps_r_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \first_edge_taps_r[5]_i_2_n_0\,
      D => \tap_cnt_cpt_r_reg_n_0_[5]\,
      Q => \first_edge_taps_r_reg_n_0_[5]\,
      R => \first_edge_taps_r[5]_i_1_n_0\
    );
found_edge_r_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \gen_track_left_edge[3].pb_found_edge_r_reg_n_0_[3]\,
      I1 => \gen_track_left_edge[7].pb_found_edge_r_reg_n_0_[7]\,
      I2 => \gen_track_left_edge[5].pb_found_edge_r_reg_n_0_[5]\,
      I3 => \gen_track_left_edge[6].pb_found_edge_r_reg_n_0_[6]\,
      I4 => found_edge_r_i_2_n_0,
      O => found_edge_r_i_1_n_0
    );
found_edge_r_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \gen_track_left_edge[4].pb_found_edge_r_reg_n_0_[4]\,
      I1 => \gen_track_left_edge[2].pb_found_edge_r_reg_n_0_[2]\,
      I2 => \gen_track_left_edge[1].pb_found_edge_r_reg_n_0_[1]\,
      I3 => \gen_track_left_edge[0].pb_found_edge_r_reg_n_0_[0]\,
      O => found_edge_r_i_2_n_0
    );
found_edge_r_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => found_edge_r_i_1_n_0,
      Q => found_edge_r_reg_n_0,
      R => '0'
    );
found_first_edge_r_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF555555BA000000"
    )
        port map (
      I0 => \^q\(0),
      I1 => tap_limit_cpt_r,
      I2 => detect_edge_done_r,
      I3 => store_sr_req_pulsed_r,
      I4 => found_edge_r_reg_n_0,
      I5 => found_first_edge_r_reg_n_0,
      O => found_first_edge_r_i_1_n_0
    );
found_first_edge_r_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => found_first_edge_r_i_1_n_0,
      Q => found_first_edge_r_reg_n_0,
      R => found_first_edge_r_reg_0(0)
    );
found_second_edge_r_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F5551555E0000000"
    )
        port map (
      I0 => \^q\(0),
      I1 => \first_edge_taps_r[5]_i_3_n_0\,
      I2 => found_first_edge_r_reg_n_0,
      I3 => found_stable_eye_last_r,
      I4 => store_sr_req_pulsed_r,
      I5 => found_second_edge_r_reg_n_0,
      O => found_second_edge_r_i_1_n_0
    );
found_second_edge_r_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => found_second_edge_r_i_1_n_0,
      Q => found_second_edge_r_reg_n_0,
      R => found_second_edge_r_reg_0
    );
found_stable_eye_last_r_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => found_stable_eye_r_reg_n_0,
      I1 => detect_edge_done_r,
      I2 => found_stable_eye_last_r,
      O => found_stable_eye_last_r_i_1_n_0
    );
found_stable_eye_last_r_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => found_stable_eye_last_r_i_1_n_0,
      Q => found_stable_eye_last_r,
      R => \FSM_onehot_cal1_state_r_reg_n_0_[16]\
    );
found_stable_eye_r_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008000"
    )
        port map (
      I0 => pb_found_stable_eye_r(2),
      I1 => pb_found_stable_eye_r(3),
      I2 => pb_found_stable_eye_r(0),
      I3 => pb_found_stable_eye_r(1),
      I4 => found_stable_eye_r_i_2_n_0,
      O => found_stable_eye_r_i_1_n_0
    );
found_stable_eye_r_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => pb_found_stable_eye_r(5),
      I1 => pb_found_stable_eye_r(4),
      I2 => pb_found_stable_eye_r(7),
      I3 => pb_found_stable_eye_r(6),
      O => found_stable_eye_r_i_2_n_0
    );
found_stable_eye_r_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => found_stable_eye_r_i_1_n_0,
      Q => found_stable_eye_r_reg_n_0,
      R => '0'
    );
\gen_byte_sel_div2.calib_in_common_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFBFFFFFF"
    )
        port map (
      I0 => \^pi_fine_dly_dec_done_reg_0\,
      I1 => \gen_byte_sel_div2.calib_in_common_reg\,
      I2 => \gen_byte_sel_div2.calib_in_common_reg_0\,
      I3 => \wrdq_div2_2to1_rdlvl_first.phy_wrdata_reg[31]\,
      I4 => \^rdlvl_stg1_done_int_reg_0\,
      I5 => \gen_byte_sel_div2.calib_in_common_reg_1\,
      O => wr_level_done_reg
    );
\gen_byte_sel_div2.calib_in_common_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \^rdlvl_stg1_done_int_reg_0\,
      I1 => \gen_byte_sel_div2.calib_in_common_reg\,
      I2 => tempmon_sel_pi_incdec,
      I3 => \wrdq_div2_2to1_rdlvl_first.phy_wrdata_reg[31]\,
      I4 => dbg_sel_pi_incdec_r,
      I5 => dbg_sel_po_incdec_r,
      O => rdlvl_stg1_done_int_reg_5
    );
\gen_old_sr_div2.gen_old_sr[0].old_sr_fall0_r_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => store_sr_r0,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_fall0_r_reg[0]_37\(0),
      Q => \gen_old_sr_div2.gen_old_sr[0].old_sr_fall0_r_reg[0]_93\(0),
      R => '0'
    );
\gen_old_sr_div2.gen_old_sr[0].old_sr_fall0_r_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => store_sr_r0,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_fall0_r_reg[0]_37\(1),
      Q => \gen_old_sr_div2.gen_old_sr[0].old_sr_fall0_r_reg[0]_93\(1),
      R => '0'
    );
\gen_old_sr_div2.gen_old_sr[0].old_sr_fall1_r_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => store_sr_r0,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_fall1_r_reg[0]_21\(0),
      Q => \gen_old_sr_div2.gen_old_sr[0].old_sr_fall1_r_reg[0]_77\(0),
      R => '0'
    );
\gen_old_sr_div2.gen_old_sr[0].old_sr_fall1_r_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => store_sr_r0,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_fall1_r_reg[0]_21\(1),
      Q => \gen_old_sr_div2.gen_old_sr[0].old_sr_fall1_r_reg[0]_77\(1),
      R => '0'
    );
\gen_old_sr_div2.gen_old_sr[0].old_sr_rise0_r[0][1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => store_sr_r_reg_n_0,
      I1 => sr_valid_r_reg_n_0,
      O => store_sr_r0
    );
\gen_old_sr_div2.gen_old_sr[0].old_sr_rise0_r_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => store_sr_r0,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_rise0_r_reg[0]_5\(0),
      Q => \gen_old_sr_div2.gen_old_sr[0].old_sr_rise0_r_reg[0]_69\(0),
      R => '0'
    );
\gen_old_sr_div2.gen_old_sr[0].old_sr_rise0_r_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => store_sr_r0,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_rise0_r_reg[0]_5\(1),
      Q => \gen_old_sr_div2.gen_old_sr[0].old_sr_rise0_r_reg[0]_69\(1),
      R => '0'
    );
\gen_old_sr_div2.gen_old_sr[0].old_sr_rise1_r_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => store_sr_r0,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_rise1_r_reg[0]_53\(0),
      Q => \gen_old_sr_div2.gen_old_sr[0].old_sr_rise1_r_reg[0]_85\(0),
      R => '0'
    );
\gen_old_sr_div2.gen_old_sr[0].old_sr_rise1_r_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => store_sr_r0,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_rise1_r_reg[0]_53\(1),
      Q => \gen_old_sr_div2.gen_old_sr[0].old_sr_rise1_r_reg[0]_85\(1),
      R => '0'
    );
\gen_old_sr_div2.gen_old_sr[0].prev_sr_fall0_r_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => sr_valid_r_reg_n_0,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_fall0_r_reg[0]_37\(0),
      Q => \gen_old_sr_div2.gen_old_sr[0].prev_sr_fall0_r_reg[0]_38\(0),
      R => '0'
    );
\gen_old_sr_div2.gen_old_sr[0].prev_sr_fall0_r_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => sr_valid_r_reg_n_0,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_fall0_r_reg[0]_37\(1),
      Q => \gen_old_sr_div2.gen_old_sr[0].prev_sr_fall0_r_reg[0]_38\(1),
      R => '0'
    );
\gen_old_sr_div2.gen_old_sr[0].prev_sr_fall1_r_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => sr_valid_r_reg_n_0,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_fall1_r_reg[0]_21\(0),
      Q => \gen_old_sr_div2.gen_old_sr[0].prev_sr_fall1_r_reg[0]_22\(0),
      R => '0'
    );
\gen_old_sr_div2.gen_old_sr[0].prev_sr_fall1_r_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => sr_valid_r_reg_n_0,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_fall1_r_reg[0]_21\(1),
      Q => \gen_old_sr_div2.gen_old_sr[0].prev_sr_fall1_r_reg[0]_22\(1),
      R => '0'
    );
\gen_old_sr_div2.gen_old_sr[0].prev_sr_rise0_r_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => sr_valid_r_reg_n_0,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_rise0_r_reg[0]_5\(0),
      Q => \gen_old_sr_div2.gen_old_sr[0].prev_sr_rise0_r_reg[0]_6\(0),
      R => '0'
    );
\gen_old_sr_div2.gen_old_sr[0].prev_sr_rise0_r_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => sr_valid_r_reg_n_0,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_rise0_r_reg[0]_5\(1),
      Q => \gen_old_sr_div2.gen_old_sr[0].prev_sr_rise0_r_reg[0]_6\(1),
      R => '0'
    );
\gen_old_sr_div2.gen_old_sr[0].prev_sr_rise1_r_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => sr_valid_r_reg_n_0,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_rise1_r_reg[0]_53\(0),
      Q => \gen_old_sr_div2.gen_old_sr[0].prev_sr_rise1_r_reg[0]_54\(0),
      R => '0'
    );
\gen_old_sr_div2.gen_old_sr[0].prev_sr_rise1_r_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => sr_valid_r_reg_n_0,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_rise1_r_reg[0]_53\(1),
      Q => \gen_old_sr_div2.gen_old_sr[0].prev_sr_rise1_r_reg[0]_54\(1),
      R => '0'
    );
\gen_old_sr_div2.gen_old_sr[1].old_sr_fall0_r_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => store_sr_r0,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_fall0_r_reg[1]_39\(0),
      Q => \gen_old_sr_div2.gen_old_sr[1].old_sr_fall0_r_reg[1]_94\(0),
      R => '0'
    );
\gen_old_sr_div2.gen_old_sr[1].old_sr_fall0_r_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => store_sr_r0,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_fall0_r_reg[1]_39\(1),
      Q => \gen_old_sr_div2.gen_old_sr[1].old_sr_fall0_r_reg[1]_94\(1),
      R => '0'
    );
\gen_old_sr_div2.gen_old_sr[1].old_sr_fall1_r_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => store_sr_r0,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_fall1_r_reg[1]_23\(0),
      Q => \gen_old_sr_div2.gen_old_sr[1].old_sr_fall1_r_reg[1]_78\(0),
      R => '0'
    );
\gen_old_sr_div2.gen_old_sr[1].old_sr_fall1_r_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => store_sr_r0,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_fall1_r_reg[1]_23\(1),
      Q => \gen_old_sr_div2.gen_old_sr[1].old_sr_fall1_r_reg[1]_78\(1),
      R => '0'
    );
\gen_old_sr_div2.gen_old_sr[1].old_sr_rise0_r_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => store_sr_r0,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_rise0_r_reg[1]_7\(0),
      Q => \gen_old_sr_div2.gen_old_sr[1].old_sr_rise0_r_reg[1]_70\(0),
      R => '0'
    );
\gen_old_sr_div2.gen_old_sr[1].old_sr_rise0_r_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => store_sr_r0,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_rise0_r_reg[1]_7\(1),
      Q => \gen_old_sr_div2.gen_old_sr[1].old_sr_rise0_r_reg[1]_70\(1),
      R => '0'
    );
\gen_old_sr_div2.gen_old_sr[1].old_sr_rise1_r_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => store_sr_r0,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_rise1_r_reg[1]_55\(0),
      Q => \gen_old_sr_div2.gen_old_sr[1].old_sr_rise1_r_reg[1]_86\(0),
      R => '0'
    );
\gen_old_sr_div2.gen_old_sr[1].old_sr_rise1_r_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => store_sr_r0,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_rise1_r_reg[1]_55\(1),
      Q => \gen_old_sr_div2.gen_old_sr[1].old_sr_rise1_r_reg[1]_86\(1),
      R => '0'
    );
\gen_old_sr_div2.gen_old_sr[1].prev_sr_fall0_r_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => sr_valid_r_reg_n_0,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_fall0_r_reg[1]_39\(0),
      Q => \gen_old_sr_div2.gen_old_sr[1].prev_sr_fall0_r_reg[1]_40\(0),
      R => '0'
    );
\gen_old_sr_div2.gen_old_sr[1].prev_sr_fall0_r_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => sr_valid_r_reg_n_0,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_fall0_r_reg[1]_39\(1),
      Q => \gen_old_sr_div2.gen_old_sr[1].prev_sr_fall0_r_reg[1]_40\(1),
      R => '0'
    );
\gen_old_sr_div2.gen_old_sr[1].prev_sr_fall1_r_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => sr_valid_r_reg_n_0,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_fall1_r_reg[1]_23\(0),
      Q => \gen_old_sr_div2.gen_old_sr[1].prev_sr_fall1_r_reg[1]_24\(0),
      R => '0'
    );
\gen_old_sr_div2.gen_old_sr[1].prev_sr_fall1_r_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => sr_valid_r_reg_n_0,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_fall1_r_reg[1]_23\(1),
      Q => \gen_old_sr_div2.gen_old_sr[1].prev_sr_fall1_r_reg[1]_24\(1),
      R => '0'
    );
\gen_old_sr_div2.gen_old_sr[1].prev_sr_rise0_r_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => sr_valid_r_reg_n_0,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_rise0_r_reg[1]_7\(0),
      Q => \gen_old_sr_div2.gen_old_sr[1].prev_sr_rise0_r_reg[1]_8\(0),
      R => '0'
    );
\gen_old_sr_div2.gen_old_sr[1].prev_sr_rise0_r_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => sr_valid_r_reg_n_0,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_rise0_r_reg[1]_7\(1),
      Q => \gen_old_sr_div2.gen_old_sr[1].prev_sr_rise0_r_reg[1]_8\(1),
      R => '0'
    );
\gen_old_sr_div2.gen_old_sr[1].prev_sr_rise1_r_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => sr_valid_r_reg_n_0,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_rise1_r_reg[1]_55\(0),
      Q => \gen_old_sr_div2.gen_old_sr[1].prev_sr_rise1_r_reg[1]_56\(0),
      R => '0'
    );
\gen_old_sr_div2.gen_old_sr[1].prev_sr_rise1_r_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => sr_valid_r_reg_n_0,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_rise1_r_reg[1]_55\(1),
      Q => \gen_old_sr_div2.gen_old_sr[1].prev_sr_rise1_r_reg[1]_56\(1),
      R => '0'
    );
\gen_old_sr_div2.gen_old_sr[2].old_sr_fall0_r_reg[2][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => store_sr_r0,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_fall0_r_reg[2]_41\(0),
      Q => \gen_old_sr_div2.gen_old_sr[2].old_sr_fall0_r_reg[2]_95\(0),
      R => '0'
    );
\gen_old_sr_div2.gen_old_sr[2].old_sr_fall0_r_reg[2][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => store_sr_r0,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_fall0_r_reg[2]_41\(1),
      Q => \gen_old_sr_div2.gen_old_sr[2].old_sr_fall0_r_reg[2]_95\(1),
      R => '0'
    );
\gen_old_sr_div2.gen_old_sr[2].old_sr_fall1_r_reg[2][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => store_sr_r0,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_fall1_r_reg[2]_25\(0),
      Q => \gen_old_sr_div2.gen_old_sr[2].old_sr_fall1_r_reg[2]_79\(0),
      R => '0'
    );
\gen_old_sr_div2.gen_old_sr[2].old_sr_fall1_r_reg[2][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => store_sr_r0,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_fall1_r_reg[2]_25\(1),
      Q => \gen_old_sr_div2.gen_old_sr[2].old_sr_fall1_r_reg[2]_79\(1),
      R => '0'
    );
\gen_old_sr_div2.gen_old_sr[2].old_sr_rise0_r_reg[2][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => store_sr_r0,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_rise0_r_reg[2]_9\(0),
      Q => \gen_old_sr_div2.gen_old_sr[2].old_sr_rise0_r_reg[2]_71\(0),
      R => '0'
    );
\gen_old_sr_div2.gen_old_sr[2].old_sr_rise0_r_reg[2][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => store_sr_r0,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_rise0_r_reg[2]_9\(1),
      Q => \gen_old_sr_div2.gen_old_sr[2].old_sr_rise0_r_reg[2]_71\(1),
      R => '0'
    );
\gen_old_sr_div2.gen_old_sr[2].old_sr_rise1_r_reg[2][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => store_sr_r0,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_rise1_r_reg[2]_57\(0),
      Q => \gen_old_sr_div2.gen_old_sr[2].old_sr_rise1_r_reg[2]_87\(0),
      R => '0'
    );
\gen_old_sr_div2.gen_old_sr[2].old_sr_rise1_r_reg[2][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => store_sr_r0,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_rise1_r_reg[2]_57\(1),
      Q => \gen_old_sr_div2.gen_old_sr[2].old_sr_rise1_r_reg[2]_87\(1),
      R => '0'
    );
\gen_old_sr_div2.gen_old_sr[2].prev_sr_fall0_r_reg[2][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => sr_valid_r_reg_n_0,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_fall0_r_reg[2]_41\(0),
      Q => \gen_old_sr_div2.gen_old_sr[2].prev_sr_fall0_r_reg[2]_42\(0),
      R => '0'
    );
\gen_old_sr_div2.gen_old_sr[2].prev_sr_fall0_r_reg[2][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => sr_valid_r_reg_n_0,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_fall0_r_reg[2]_41\(1),
      Q => \gen_old_sr_div2.gen_old_sr[2].prev_sr_fall0_r_reg[2]_42\(1),
      R => '0'
    );
\gen_old_sr_div2.gen_old_sr[2].prev_sr_fall1_r_reg[2][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => sr_valid_r_reg_n_0,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_fall1_r_reg[2]_25\(0),
      Q => \gen_old_sr_div2.gen_old_sr[2].prev_sr_fall1_r_reg[2]_26\(0),
      R => '0'
    );
\gen_old_sr_div2.gen_old_sr[2].prev_sr_fall1_r_reg[2][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => sr_valid_r_reg_n_0,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_fall1_r_reg[2]_25\(1),
      Q => \gen_old_sr_div2.gen_old_sr[2].prev_sr_fall1_r_reg[2]_26\(1),
      R => '0'
    );
\gen_old_sr_div2.gen_old_sr[2].prev_sr_rise0_r_reg[2][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => sr_valid_r_reg_n_0,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_rise0_r_reg[2]_9\(0),
      Q => \gen_old_sr_div2.gen_old_sr[2].prev_sr_rise0_r_reg[2]_10\(0),
      R => '0'
    );
\gen_old_sr_div2.gen_old_sr[2].prev_sr_rise0_r_reg[2][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => sr_valid_r_reg_n_0,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_rise0_r_reg[2]_9\(1),
      Q => \gen_old_sr_div2.gen_old_sr[2].prev_sr_rise0_r_reg[2]_10\(1),
      R => '0'
    );
\gen_old_sr_div2.gen_old_sr[2].prev_sr_rise1_r_reg[2][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => sr_valid_r_reg_n_0,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_rise1_r_reg[2]_57\(0),
      Q => \gen_old_sr_div2.gen_old_sr[2].prev_sr_rise1_r_reg[2]_58\(0),
      R => '0'
    );
\gen_old_sr_div2.gen_old_sr[2].prev_sr_rise1_r_reg[2][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => sr_valid_r_reg_n_0,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_rise1_r_reg[2]_57\(1),
      Q => \gen_old_sr_div2.gen_old_sr[2].prev_sr_rise1_r_reg[2]_58\(1),
      R => '0'
    );
\gen_old_sr_div2.gen_old_sr[3].old_sr_fall0_r_reg[3][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => store_sr_r0,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_fall0_r_reg[3]_43\(0),
      Q => \gen_old_sr_div2.gen_old_sr[3].old_sr_fall0_r_reg[3]_96\(0),
      R => '0'
    );
\gen_old_sr_div2.gen_old_sr[3].old_sr_fall0_r_reg[3][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => store_sr_r0,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_fall0_r_reg[3]_43\(1),
      Q => \gen_old_sr_div2.gen_old_sr[3].old_sr_fall0_r_reg[3]_96\(1),
      R => '0'
    );
\gen_old_sr_div2.gen_old_sr[3].old_sr_fall1_r_reg[3][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => store_sr_r0,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_fall1_r_reg[3]_27\(0),
      Q => \gen_old_sr_div2.gen_old_sr[3].old_sr_fall1_r_reg[3]_80\(0),
      R => '0'
    );
\gen_old_sr_div2.gen_old_sr[3].old_sr_fall1_r_reg[3][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => store_sr_r0,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_fall1_r_reg[3]_27\(1),
      Q => \gen_old_sr_div2.gen_old_sr[3].old_sr_fall1_r_reg[3]_80\(1),
      R => '0'
    );
\gen_old_sr_div2.gen_old_sr[3].old_sr_rise0_r_reg[3][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => store_sr_r0,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_rise0_r_reg[3]_11\(0),
      Q => \gen_old_sr_div2.gen_old_sr[3].old_sr_rise0_r_reg[3]_72\(0),
      R => '0'
    );
\gen_old_sr_div2.gen_old_sr[3].old_sr_rise0_r_reg[3][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => store_sr_r0,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_rise0_r_reg[3]_11\(1),
      Q => \gen_old_sr_div2.gen_old_sr[3].old_sr_rise0_r_reg[3]_72\(1),
      R => '0'
    );
\gen_old_sr_div2.gen_old_sr[3].old_sr_rise1_r_reg[3][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => store_sr_r0,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_rise1_r_reg[3]_59\(0),
      Q => \gen_old_sr_div2.gen_old_sr[3].old_sr_rise1_r_reg[3]_88\(0),
      R => '0'
    );
\gen_old_sr_div2.gen_old_sr[3].old_sr_rise1_r_reg[3][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => store_sr_r0,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_rise1_r_reg[3]_59\(1),
      Q => \gen_old_sr_div2.gen_old_sr[3].old_sr_rise1_r_reg[3]_88\(1),
      R => '0'
    );
\gen_old_sr_div2.gen_old_sr[3].prev_sr_fall0_r_reg[3][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => sr_valid_r_reg_n_0,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_fall0_r_reg[3]_43\(0),
      Q => \gen_old_sr_div2.gen_old_sr[3].prev_sr_fall0_r_reg[3]_44\(0),
      R => '0'
    );
\gen_old_sr_div2.gen_old_sr[3].prev_sr_fall0_r_reg[3][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => sr_valid_r_reg_n_0,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_fall0_r_reg[3]_43\(1),
      Q => \gen_old_sr_div2.gen_old_sr[3].prev_sr_fall0_r_reg[3]_44\(1),
      R => '0'
    );
\gen_old_sr_div2.gen_old_sr[3].prev_sr_fall1_r_reg[3][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => sr_valid_r_reg_n_0,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_fall1_r_reg[3]_27\(0),
      Q => \gen_old_sr_div2.gen_old_sr[3].prev_sr_fall1_r_reg[3]_28\(0),
      R => '0'
    );
\gen_old_sr_div2.gen_old_sr[3].prev_sr_fall1_r_reg[3][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => sr_valid_r_reg_n_0,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_fall1_r_reg[3]_27\(1),
      Q => \gen_old_sr_div2.gen_old_sr[3].prev_sr_fall1_r_reg[3]_28\(1),
      R => '0'
    );
\gen_old_sr_div2.gen_old_sr[3].prev_sr_rise0_r_reg[3][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => sr_valid_r_reg_n_0,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_rise0_r_reg[3]_11\(0),
      Q => \gen_old_sr_div2.gen_old_sr[3].prev_sr_rise0_r_reg[3]_12\(0),
      R => '0'
    );
\gen_old_sr_div2.gen_old_sr[3].prev_sr_rise0_r_reg[3][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => sr_valid_r_reg_n_0,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_rise0_r_reg[3]_11\(1),
      Q => \gen_old_sr_div2.gen_old_sr[3].prev_sr_rise0_r_reg[3]_12\(1),
      R => '0'
    );
\gen_old_sr_div2.gen_old_sr[3].prev_sr_rise1_r_reg[3][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => sr_valid_r_reg_n_0,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_rise1_r_reg[3]_59\(0),
      Q => \gen_old_sr_div2.gen_old_sr[3].prev_sr_rise1_r_reg[3]_60\(0),
      R => '0'
    );
\gen_old_sr_div2.gen_old_sr[3].prev_sr_rise1_r_reg[3][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => sr_valid_r_reg_n_0,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_rise1_r_reg[3]_59\(1),
      Q => \gen_old_sr_div2.gen_old_sr[3].prev_sr_rise1_r_reg[3]_60\(1),
      R => '0'
    );
\gen_old_sr_div2.gen_old_sr[4].old_sr_fall0_r_reg[4][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => store_sr_r0,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_fall0_r_reg[4]_45\(0),
      Q => \gen_old_sr_div2.gen_old_sr[4].old_sr_fall0_r_reg[4]_97\(0),
      R => '0'
    );
\gen_old_sr_div2.gen_old_sr[4].old_sr_fall0_r_reg[4][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => store_sr_r0,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_fall0_r_reg[4]_45\(1),
      Q => \gen_old_sr_div2.gen_old_sr[4].old_sr_fall0_r_reg[4]_97\(1),
      R => '0'
    );
\gen_old_sr_div2.gen_old_sr[4].old_sr_fall1_r_reg[4][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => store_sr_r0,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_fall1_r_reg[4]_29\(0),
      Q => \gen_old_sr_div2.gen_old_sr[4].old_sr_fall1_r_reg[4]_81\(0),
      R => '0'
    );
\gen_old_sr_div2.gen_old_sr[4].old_sr_fall1_r_reg[4][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => store_sr_r0,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_fall1_r_reg[4]_29\(1),
      Q => \gen_old_sr_div2.gen_old_sr[4].old_sr_fall1_r_reg[4]_81\(1),
      R => '0'
    );
\gen_old_sr_div2.gen_old_sr[4].old_sr_rise0_r_reg[4][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => store_sr_r0,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_rise0_r_reg[4]_13\(0),
      Q => \gen_old_sr_div2.gen_old_sr[4].old_sr_rise0_r_reg[4]_73\(0),
      R => '0'
    );
\gen_old_sr_div2.gen_old_sr[4].old_sr_rise0_r_reg[4][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => store_sr_r0,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_rise0_r_reg[4]_13\(1),
      Q => \gen_old_sr_div2.gen_old_sr[4].old_sr_rise0_r_reg[4]_73\(1),
      R => '0'
    );
\gen_old_sr_div2.gen_old_sr[4].old_sr_rise1_r_reg[4][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => store_sr_r0,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_rise1_r_reg[4]_61\(0),
      Q => \gen_old_sr_div2.gen_old_sr[4].old_sr_rise1_r_reg[4]_89\(0),
      R => '0'
    );
\gen_old_sr_div2.gen_old_sr[4].old_sr_rise1_r_reg[4][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => store_sr_r0,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_rise1_r_reg[4]_61\(1),
      Q => \gen_old_sr_div2.gen_old_sr[4].old_sr_rise1_r_reg[4]_89\(1),
      R => '0'
    );
\gen_old_sr_div2.gen_old_sr[4].prev_sr_fall0_r_reg[4][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => sr_valid_r_reg_n_0,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_fall0_r_reg[4]_45\(0),
      Q => \gen_old_sr_div2.gen_old_sr[4].prev_sr_fall0_r_reg[4]_46\(0),
      R => '0'
    );
\gen_old_sr_div2.gen_old_sr[4].prev_sr_fall0_r_reg[4][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => sr_valid_r_reg_n_0,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_fall0_r_reg[4]_45\(1),
      Q => \gen_old_sr_div2.gen_old_sr[4].prev_sr_fall0_r_reg[4]_46\(1),
      R => '0'
    );
\gen_old_sr_div2.gen_old_sr[4].prev_sr_fall1_r_reg[4][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => sr_valid_r_reg_n_0,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_fall1_r_reg[4]_29\(0),
      Q => \gen_old_sr_div2.gen_old_sr[4].prev_sr_fall1_r_reg[4]_30\(0),
      R => '0'
    );
\gen_old_sr_div2.gen_old_sr[4].prev_sr_fall1_r_reg[4][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => sr_valid_r_reg_n_0,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_fall1_r_reg[4]_29\(1),
      Q => \gen_old_sr_div2.gen_old_sr[4].prev_sr_fall1_r_reg[4]_30\(1),
      R => '0'
    );
\gen_old_sr_div2.gen_old_sr[4].prev_sr_rise0_r_reg[4][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => sr_valid_r_reg_n_0,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_rise0_r_reg[4]_13\(0),
      Q => \gen_old_sr_div2.gen_old_sr[4].prev_sr_rise0_r_reg[4]_14\(0),
      R => '0'
    );
\gen_old_sr_div2.gen_old_sr[4].prev_sr_rise0_r_reg[4][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => sr_valid_r_reg_n_0,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_rise0_r_reg[4]_13\(1),
      Q => \gen_old_sr_div2.gen_old_sr[4].prev_sr_rise0_r_reg[4]_14\(1),
      R => '0'
    );
\gen_old_sr_div2.gen_old_sr[4].prev_sr_rise1_r_reg[4][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => sr_valid_r_reg_n_0,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_rise1_r_reg[4]_61\(0),
      Q => \gen_old_sr_div2.gen_old_sr[4].prev_sr_rise1_r_reg[4]_62\(0),
      R => '0'
    );
\gen_old_sr_div2.gen_old_sr[4].prev_sr_rise1_r_reg[4][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => sr_valid_r_reg_n_0,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_rise1_r_reg[4]_61\(1),
      Q => \gen_old_sr_div2.gen_old_sr[4].prev_sr_rise1_r_reg[4]_62\(1),
      R => '0'
    );
\gen_old_sr_div2.gen_old_sr[5].old_sr_fall0_r_reg[5][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => store_sr_r0,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_fall0_r_reg[5]_47\(0),
      Q => \gen_old_sr_div2.gen_old_sr[5].old_sr_fall0_r_reg[5]_98\(0),
      R => '0'
    );
\gen_old_sr_div2.gen_old_sr[5].old_sr_fall0_r_reg[5][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => store_sr_r0,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_fall0_r_reg[5]_47\(1),
      Q => \gen_old_sr_div2.gen_old_sr[5].old_sr_fall0_r_reg[5]_98\(1),
      R => '0'
    );
\gen_old_sr_div2.gen_old_sr[5].old_sr_fall1_r_reg[5][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => store_sr_r0,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_fall1_r_reg[5]_31\(0),
      Q => \gen_old_sr_div2.gen_old_sr[5].old_sr_fall1_r_reg[5]_82\(0),
      R => '0'
    );
\gen_old_sr_div2.gen_old_sr[5].old_sr_fall1_r_reg[5][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => store_sr_r0,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_fall1_r_reg[5]_31\(1),
      Q => \gen_old_sr_div2.gen_old_sr[5].old_sr_fall1_r_reg[5]_82\(1),
      R => '0'
    );
\gen_old_sr_div2.gen_old_sr[5].old_sr_rise0_r_reg[5][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => store_sr_r0,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_rise0_r_reg[5]_15\(0),
      Q => \gen_old_sr_div2.gen_old_sr[5].old_sr_rise0_r_reg[5]_74\(0),
      R => '0'
    );
\gen_old_sr_div2.gen_old_sr[5].old_sr_rise0_r_reg[5][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => store_sr_r0,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_rise0_r_reg[5]_15\(1),
      Q => \gen_old_sr_div2.gen_old_sr[5].old_sr_rise0_r_reg[5]_74\(1),
      R => '0'
    );
\gen_old_sr_div2.gen_old_sr[5].old_sr_rise1_r_reg[5][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => store_sr_r0,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_rise1_r_reg[5]_63\(0),
      Q => \gen_old_sr_div2.gen_old_sr[5].old_sr_rise1_r_reg[5]_90\(0),
      R => '0'
    );
\gen_old_sr_div2.gen_old_sr[5].old_sr_rise1_r_reg[5][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => store_sr_r0,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_rise1_r_reg[5]_63\(1),
      Q => \gen_old_sr_div2.gen_old_sr[5].old_sr_rise1_r_reg[5]_90\(1),
      R => '0'
    );
\gen_old_sr_div2.gen_old_sr[5].prev_sr_fall0_r_reg[5][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => sr_valid_r_reg_n_0,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_fall0_r_reg[5]_47\(0),
      Q => \gen_old_sr_div2.gen_old_sr[5].prev_sr_fall0_r_reg[5]_48\(0),
      R => '0'
    );
\gen_old_sr_div2.gen_old_sr[5].prev_sr_fall0_r_reg[5][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => sr_valid_r_reg_n_0,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_fall0_r_reg[5]_47\(1),
      Q => \gen_old_sr_div2.gen_old_sr[5].prev_sr_fall0_r_reg[5]_48\(1),
      R => '0'
    );
\gen_old_sr_div2.gen_old_sr[5].prev_sr_fall1_r_reg[5][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => sr_valid_r_reg_n_0,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_fall1_r_reg[5]_31\(0),
      Q => \gen_old_sr_div2.gen_old_sr[5].prev_sr_fall1_r_reg[5]_32\(0),
      R => '0'
    );
\gen_old_sr_div2.gen_old_sr[5].prev_sr_fall1_r_reg[5][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => sr_valid_r_reg_n_0,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_fall1_r_reg[5]_31\(1),
      Q => \gen_old_sr_div2.gen_old_sr[5].prev_sr_fall1_r_reg[5]_32\(1),
      R => '0'
    );
\gen_old_sr_div2.gen_old_sr[5].prev_sr_rise0_r_reg[5][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => sr_valid_r_reg_n_0,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_rise0_r_reg[5]_15\(0),
      Q => \gen_old_sr_div2.gen_old_sr[5].prev_sr_rise0_r_reg[5]_16\(0),
      R => '0'
    );
\gen_old_sr_div2.gen_old_sr[5].prev_sr_rise0_r_reg[5][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => sr_valid_r_reg_n_0,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_rise0_r_reg[5]_15\(1),
      Q => \gen_old_sr_div2.gen_old_sr[5].prev_sr_rise0_r_reg[5]_16\(1),
      R => '0'
    );
\gen_old_sr_div2.gen_old_sr[5].prev_sr_rise1_r_reg[5][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => sr_valid_r_reg_n_0,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_rise1_r_reg[5]_63\(0),
      Q => \gen_old_sr_div2.gen_old_sr[5].prev_sr_rise1_r_reg[5]_64\(0),
      R => '0'
    );
\gen_old_sr_div2.gen_old_sr[5].prev_sr_rise1_r_reg[5][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => sr_valid_r_reg_n_0,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_rise1_r_reg[5]_63\(1),
      Q => \gen_old_sr_div2.gen_old_sr[5].prev_sr_rise1_r_reg[5]_64\(1),
      R => '0'
    );
\gen_old_sr_div2.gen_old_sr[6].old_sr_fall0_r_reg[6][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => store_sr_r0,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_fall0_r_reg[6]_49\(0),
      Q => \gen_old_sr_div2.gen_old_sr[6].old_sr_fall0_r_reg[6]_99\(0),
      R => '0'
    );
\gen_old_sr_div2.gen_old_sr[6].old_sr_fall0_r_reg[6][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => store_sr_r0,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_fall0_r_reg[6]_49\(1),
      Q => \gen_old_sr_div2.gen_old_sr[6].old_sr_fall0_r_reg[6]_99\(1),
      R => '0'
    );
\gen_old_sr_div2.gen_old_sr[6].old_sr_fall1_r_reg[6][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => store_sr_r0,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_fall1_r_reg[6]_33\(0),
      Q => \gen_old_sr_div2.gen_old_sr[6].old_sr_fall1_r_reg[6]_83\(0),
      R => '0'
    );
\gen_old_sr_div2.gen_old_sr[6].old_sr_fall1_r_reg[6][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => store_sr_r0,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_fall1_r_reg[6]_33\(1),
      Q => \gen_old_sr_div2.gen_old_sr[6].old_sr_fall1_r_reg[6]_83\(1),
      R => '0'
    );
\gen_old_sr_div2.gen_old_sr[6].old_sr_rise0_r_reg[6][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => store_sr_r0,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_rise0_r_reg[6]_17\(0),
      Q => \gen_old_sr_div2.gen_old_sr[6].old_sr_rise0_r_reg[6]_75\(0),
      R => '0'
    );
\gen_old_sr_div2.gen_old_sr[6].old_sr_rise0_r_reg[6][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => store_sr_r0,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_rise0_r_reg[6]_17\(1),
      Q => \gen_old_sr_div2.gen_old_sr[6].old_sr_rise0_r_reg[6]_75\(1),
      R => '0'
    );
\gen_old_sr_div2.gen_old_sr[6].old_sr_rise1_r_reg[6][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => store_sr_r0,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_rise1_r_reg[6]_65\(0),
      Q => \gen_old_sr_div2.gen_old_sr[6].old_sr_rise1_r_reg[6]_91\(0),
      R => '0'
    );
\gen_old_sr_div2.gen_old_sr[6].old_sr_rise1_r_reg[6][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => store_sr_r0,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_rise1_r_reg[6]_65\(1),
      Q => \gen_old_sr_div2.gen_old_sr[6].old_sr_rise1_r_reg[6]_91\(1),
      R => '0'
    );
\gen_old_sr_div2.gen_old_sr[6].prev_sr_fall0_r_reg[6][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => sr_valid_r_reg_n_0,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_fall0_r_reg[6]_49\(0),
      Q => \gen_old_sr_div2.gen_old_sr[6].prev_sr_fall0_r_reg[6]_50\(0),
      R => '0'
    );
\gen_old_sr_div2.gen_old_sr[6].prev_sr_fall0_r_reg[6][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => sr_valid_r_reg_n_0,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_fall0_r_reg[6]_49\(1),
      Q => \gen_old_sr_div2.gen_old_sr[6].prev_sr_fall0_r_reg[6]_50\(1),
      R => '0'
    );
\gen_old_sr_div2.gen_old_sr[6].prev_sr_fall1_r_reg[6][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => sr_valid_r_reg_n_0,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_fall1_r_reg[6]_33\(0),
      Q => \gen_old_sr_div2.gen_old_sr[6].prev_sr_fall1_r_reg[6]_34\(0),
      R => '0'
    );
\gen_old_sr_div2.gen_old_sr[6].prev_sr_fall1_r_reg[6][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => sr_valid_r_reg_n_0,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_fall1_r_reg[6]_33\(1),
      Q => \gen_old_sr_div2.gen_old_sr[6].prev_sr_fall1_r_reg[6]_34\(1),
      R => '0'
    );
\gen_old_sr_div2.gen_old_sr[6].prev_sr_rise0_r_reg[6][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => sr_valid_r_reg_n_0,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_rise0_r_reg[6]_17\(0),
      Q => \gen_old_sr_div2.gen_old_sr[6].prev_sr_rise0_r_reg[6]_18\(0),
      R => '0'
    );
\gen_old_sr_div2.gen_old_sr[6].prev_sr_rise0_r_reg[6][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => sr_valid_r_reg_n_0,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_rise0_r_reg[6]_17\(1),
      Q => \gen_old_sr_div2.gen_old_sr[6].prev_sr_rise0_r_reg[6]_18\(1),
      R => '0'
    );
\gen_old_sr_div2.gen_old_sr[6].prev_sr_rise1_r_reg[6][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => sr_valid_r_reg_n_0,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_rise1_r_reg[6]_65\(0),
      Q => \gen_old_sr_div2.gen_old_sr[6].prev_sr_rise1_r_reg[6]_66\(0),
      R => '0'
    );
\gen_old_sr_div2.gen_old_sr[6].prev_sr_rise1_r_reg[6][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => sr_valid_r_reg_n_0,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_rise1_r_reg[6]_65\(1),
      Q => \gen_old_sr_div2.gen_old_sr[6].prev_sr_rise1_r_reg[6]_66\(1),
      R => '0'
    );
\gen_old_sr_div2.gen_old_sr[7].old_sr_fall0_r_reg[7][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => store_sr_r0,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_fall0_r_reg[7]_51\(0),
      Q => \gen_old_sr_div2.gen_old_sr[7].old_sr_fall0_r_reg[7]_100\(0),
      R => '0'
    );
\gen_old_sr_div2.gen_old_sr[7].old_sr_fall0_r_reg[7][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => store_sr_r0,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_fall0_r_reg[7]_51\(1),
      Q => \gen_old_sr_div2.gen_old_sr[7].old_sr_fall0_r_reg[7]_100\(1),
      R => '0'
    );
\gen_old_sr_div2.gen_old_sr[7].old_sr_fall1_r_reg[7][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => store_sr_r0,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_fall1_r_reg[7]_35\(0),
      Q => \gen_old_sr_div2.gen_old_sr[7].old_sr_fall1_r_reg[7]_84\(0),
      R => '0'
    );
\gen_old_sr_div2.gen_old_sr[7].old_sr_fall1_r_reg[7][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => store_sr_r0,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_fall1_r_reg[7]_35\(1),
      Q => \gen_old_sr_div2.gen_old_sr[7].old_sr_fall1_r_reg[7]_84\(1),
      R => '0'
    );
\gen_old_sr_div2.gen_old_sr[7].old_sr_rise0_r_reg[7][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => store_sr_r0,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_rise0_r_reg[7]_19\(0),
      Q => \gen_old_sr_div2.gen_old_sr[7].old_sr_rise0_r_reg[7]_76\(0),
      R => '0'
    );
\gen_old_sr_div2.gen_old_sr[7].old_sr_rise0_r_reg[7][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => store_sr_r0,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_rise0_r_reg[7]_19\(1),
      Q => \gen_old_sr_div2.gen_old_sr[7].old_sr_rise0_r_reg[7]_76\(1),
      R => '0'
    );
\gen_old_sr_div2.gen_old_sr[7].old_sr_rise1_r_reg[7][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => store_sr_r0,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_rise1_r_reg[7]_67\(0),
      Q => \gen_old_sr_div2.gen_old_sr[7].old_sr_rise1_r_reg[7]_92\(0),
      R => '0'
    );
\gen_old_sr_div2.gen_old_sr[7].old_sr_rise1_r_reg[7][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => store_sr_r0,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_rise1_r_reg[7]_67\(1),
      Q => \gen_old_sr_div2.gen_old_sr[7].old_sr_rise1_r_reg[7]_92\(1),
      R => '0'
    );
\gen_old_sr_div2.gen_old_sr[7].prev_sr_fall0_r_reg[7][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => sr_valid_r_reg_n_0,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_fall0_r_reg[7]_51\(0),
      Q => \gen_old_sr_div2.gen_old_sr[7].prev_sr_fall0_r_reg[7]_52\(0),
      R => '0'
    );
\gen_old_sr_div2.gen_old_sr[7].prev_sr_fall0_r_reg[7][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => sr_valid_r_reg_n_0,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_fall0_r_reg[7]_51\(1),
      Q => \gen_old_sr_div2.gen_old_sr[7].prev_sr_fall0_r_reg[7]_52\(1),
      R => '0'
    );
\gen_old_sr_div2.gen_old_sr[7].prev_sr_fall1_r_reg[7][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => sr_valid_r_reg_n_0,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_fall1_r_reg[7]_35\(0),
      Q => \gen_old_sr_div2.gen_old_sr[7].prev_sr_fall1_r_reg[7]_36\(0),
      R => '0'
    );
\gen_old_sr_div2.gen_old_sr[7].prev_sr_fall1_r_reg[7][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => sr_valid_r_reg_n_0,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_fall1_r_reg[7]_35\(1),
      Q => \gen_old_sr_div2.gen_old_sr[7].prev_sr_fall1_r_reg[7]_36\(1),
      R => '0'
    );
\gen_old_sr_div2.gen_old_sr[7].prev_sr_rise0_r_reg[7][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => sr_valid_r_reg_n_0,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_rise0_r_reg[7]_19\(0),
      Q => \gen_old_sr_div2.gen_old_sr[7].prev_sr_rise0_r_reg[7]_20\(0),
      R => '0'
    );
\gen_old_sr_div2.gen_old_sr[7].prev_sr_rise0_r_reg[7][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => sr_valid_r_reg_n_0,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_rise0_r_reg[7]_19\(1),
      Q => \gen_old_sr_div2.gen_old_sr[7].prev_sr_rise0_r_reg[7]_20\(1),
      R => '0'
    );
\gen_old_sr_div2.gen_old_sr[7].prev_sr_rise1_r_reg[7][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => sr_valid_r_reg_n_0,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_rise1_r_reg[7]_67\(0),
      Q => \gen_old_sr_div2.gen_old_sr[7].prev_sr_rise1_r_reg[7]_68\(0),
      R => '0'
    );
\gen_old_sr_div2.gen_old_sr[7].prev_sr_rise1_r_reg[7][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => sr_valid_r_reg_n_0,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_rise1_r_reg[7]_67\(1),
      Q => \gen_old_sr_div2.gen_old_sr[7].prev_sr_rise1_r_reg[7]_68\(1),
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[0].idel_pat0_match_fall0_r[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_fall0_r_reg[0]_37\(1),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_fall0_r_reg[0]_37\(0),
      O => idel_pat1_match_fall0_r
    );
\gen_pat_match_div2.gen_pat_match[0].idel_pat0_match_fall0_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => idel_pat1_match_fall0_r,
      Q => idel_pat0_match_fall0_r(0),
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[0].idel_pat0_match_fall1_r[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_fall1_r_reg[0]_21\(0),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_fall1_r_reg[0]_21\(1),
      O => \gen_pat_match_div2.gen_pat_match[0].idel_pat0_match_fall1_r[0]_i_1_n_0\
    );
\gen_pat_match_div2.gen_pat_match[0].idel_pat0_match_fall1_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \gen_pat_match_div2.gen_pat_match[0].idel_pat0_match_fall1_r[0]_i_1_n_0\,
      Q => idel_pat0_match_fall1_r(0),
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[0].idel_pat0_match_rise0_r[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_rise0_r_reg[0]_5\(0),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_rise0_r_reg[0]_5\(1),
      O => \gen_pat_match_div2.gen_pat_match[0].idel_pat0_match_rise0_r[0]_i_1_n_0\
    );
\gen_pat_match_div2.gen_pat_match[0].idel_pat0_match_rise0_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \gen_pat_match_div2.gen_pat_match[0].idel_pat0_match_rise0_r[0]_i_1_n_0\,
      Q => idel_pat0_match_rise0_r(0),
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[0].idel_pat0_match_rise1_r[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_rise1_r_reg[0]_53\(1),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_rise1_r_reg[0]_53\(0),
      O => \gen_pat_match_div2.gen_pat_match[0].idel_pat0_match_rise1_r[0]_i_1_n_0\
    );
\gen_pat_match_div2.gen_pat_match[0].idel_pat0_match_rise1_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \gen_pat_match_div2.gen_pat_match[0].idel_pat0_match_rise1_r[0]_i_1_n_0\,
      Q => idel_pat0_match_rise1_r(0),
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[0].idel_pat1_match_fall1_r[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_fall1_r_reg[0]_21\(1),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_fall1_r_reg[0]_21\(0),
      O => \gen_pat_match_div2.gen_pat_match[0].idel_pat1_match_fall1_r[0]_i_1_n_0\
    );
\gen_pat_match_div2.gen_pat_match[0].idel_pat1_match_fall1_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \gen_pat_match_div2.gen_pat_match[0].idel_pat1_match_fall1_r[0]_i_1_n_0\,
      Q => \gen_pat_match_div2.gen_pat_match[0].idel_pat1_match_fall1_r_reg\,
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[0].idel_pat1_match_rise0_r[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_rise0_r_reg[0]_5\(1),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_rise0_r_reg[0]_5\(0),
      O => \gen_pat_match_div2.gen_pat_match[0].idel_pat1_match_rise0_r[0]_i_1_n_0\
    );
\gen_pat_match_div2.gen_pat_match[0].idel_pat1_match_rise0_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \gen_pat_match_div2.gen_pat_match[0].idel_pat1_match_rise0_r[0]_i_1_n_0\,
      Q => \gen_pat_match_div2.gen_pat_match[0].idel_pat1_match_rise0_r_reg\,
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[0].idel_pat1_match_rise1_r[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_rise1_r_reg[0]_53\(0),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_rise1_r_reg[0]_53\(1),
      O => \gen_pat_match_div2.gen_pat_match[0].idel_pat1_match_rise1_r[0]_i_1_n_0\
    );
\gen_pat_match_div2.gen_pat_match[0].idel_pat1_match_rise1_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \gen_pat_match_div2.gen_pat_match[0].idel_pat1_match_rise1_r[0]_i_1_n_0\,
      Q => \gen_pat_match_div2.gen_pat_match[0].idel_pat1_match_rise1_r_reg\,
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[0].pat0_match_fall0_r[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_fall0_r_reg[0]_37\(1),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_fall0_r_reg[0]_37\(0),
      O => \gen_pat_match_div2.gen_pat_match[0].pat0_match_fall0_r[0]_i_1_n_0\
    );
\gen_pat_match_div2.gen_pat_match[0].pat0_match_fall0_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \gen_pat_match_div2.gen_pat_match[0].pat0_match_fall0_r[0]_i_1_n_0\,
      Q => pat0_match_fall0_r(0),
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[0].pat0_match_fall1_r[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_fall1_r_reg[0]_21\(0),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_fall1_r_reg[0]_21\(1),
      O => \gen_pat_match_div2.gen_pat_match[0].pat0_match_fall1_r[0]_i_1_n_0\
    );
\gen_pat_match_div2.gen_pat_match[0].pat0_match_fall1_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \gen_pat_match_div2.gen_pat_match[0].pat0_match_fall1_r[0]_i_1_n_0\,
      Q => pat0_match_fall1_r(0),
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[0].pat0_match_rise0_r[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_rise0_r_reg[0]_5\(1),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_rise0_r_reg[0]_5\(0),
      O => \gen_pat_match_div2.gen_pat_match[0].pat0_match_rise0_r[0]_i_1_n_0\
    );
\gen_pat_match_div2.gen_pat_match[0].pat0_match_rise0_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \gen_pat_match_div2.gen_pat_match[0].pat0_match_rise0_r[0]_i_1_n_0\,
      Q => pat0_match_rise0_r(0),
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[0].pat0_match_rise1_r[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_rise1_r_reg[0]_53\(0),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_rise1_r_reg[0]_53\(1),
      O => \gen_pat_match_div2.gen_pat_match[0].pat0_match_rise1_r[0]_i_1_n_0\
    );
\gen_pat_match_div2.gen_pat_match[0].pat0_match_rise1_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \gen_pat_match_div2.gen_pat_match[0].pat0_match_rise1_r[0]_i_1_n_0\,
      Q => pat0_match_rise1_r(0),
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[0].pat1_match_fall0_r[0]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_fall0_r_reg[0]_37\(0),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_fall0_r_reg[0]_37\(1),
      O => \gen_pat_match_div2.gen_pat_match[0].pat1_match_fall0_r[0]_i_1__0_n_0\
    );
\gen_pat_match_div2.gen_pat_match[0].pat1_match_fall0_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \gen_pat_match_div2.gen_pat_match[0].pat1_match_fall0_r[0]_i_1__0_n_0\,
      Q => \gen_pat_match_div2.gen_pat_match[0].pat1_match_fall0_r_reg\,
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[0].pat1_match_fall1_r[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_fall1_r_reg[0]_21\(1),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_fall1_r_reg[0]_21\(0),
      O => \gen_pat_match_div2.gen_pat_match[0].pat1_match_fall1_r[0]_i_1_n_0\
    );
\gen_pat_match_div2.gen_pat_match[0].pat1_match_fall1_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \gen_pat_match_div2.gen_pat_match[0].pat1_match_fall1_r[0]_i_1_n_0\,
      Q => \gen_pat_match_div2.gen_pat_match[0].pat1_match_fall1_r_reg\,
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[0].pat1_match_rise1_r[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_rise1_r_reg[0]_53\(1),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_rise1_r_reg[0]_53\(0),
      O => \gen_pat_match_div2.gen_pat_match[0].pat1_match_rise1_r[0]_i_1_n_0\
    );
\gen_pat_match_div2.gen_pat_match[0].pat1_match_rise1_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \gen_pat_match_div2.gen_pat_match[0].pat1_match_rise1_r[0]_i_1_n_0\,
      Q => \gen_pat_match_div2.gen_pat_match[0].pat1_match_rise1_r_reg\,
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[1].idel_pat0_match_fall0_r[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_fall0_r_reg[1]_39\(0),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_fall0_r_reg[1]_39\(1),
      O => \gen_pat_match_div2.gen_pat_match[1].idel_pat0_match_fall0_r[1]_i_1_n_0\
    );
\gen_pat_match_div2.gen_pat_match[1].idel_pat0_match_fall0_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \gen_pat_match_div2.gen_pat_match[1].idel_pat0_match_fall0_r[1]_i_1_n_0\,
      Q => idel_pat0_match_fall0_r(1),
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[1].idel_pat0_match_fall1_r[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_fall1_r_reg[1]_23\(0),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_fall1_r_reg[1]_23\(1),
      O => \gen_pat_match_div2.gen_pat_match[1].idel_pat0_match_fall1_r[1]_i_1_n_0\
    );
\gen_pat_match_div2.gen_pat_match[1].idel_pat0_match_fall1_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \gen_pat_match_div2.gen_pat_match[1].idel_pat0_match_fall1_r[1]_i_1_n_0\,
      Q => idel_pat0_match_fall1_r(1),
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[1].idel_pat0_match_rise0_r[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_rise0_r_reg[1]_7\(1),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_rise0_r_reg[1]_7\(0),
      O => pat1_match_rise0_r
    );
\gen_pat_match_div2.gen_pat_match[1].idel_pat0_match_rise0_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => pat1_match_rise0_r,
      Q => idel_pat0_match_rise0_r(1),
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[1].idel_pat0_match_rise1_r[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_rise1_r_reg[1]_55\(1),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_rise1_r_reg[1]_55\(0),
      O => idel_pat1_match_rise1_r
    );
\gen_pat_match_div2.gen_pat_match[1].idel_pat0_match_rise1_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => idel_pat1_match_rise1_r,
      Q => idel_pat0_match_rise1_r(1),
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[1].idel_pat1_match_fall0_r[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_fall0_r_reg[1]_39\(1),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_fall0_r_reg[1]_39\(0),
      O => \gen_pat_match_div2.gen_pat_match[1].idel_pat1_match_fall0_r[1]_i_1_n_0\
    );
\gen_pat_match_div2.gen_pat_match[1].idel_pat1_match_fall0_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \gen_pat_match_div2.gen_pat_match[1].idel_pat1_match_fall0_r[1]_i_1_n_0\,
      Q => \gen_pat_match_div2.gen_pat_match[1].idel_pat1_match_fall0_r_reg\,
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[1].idel_pat1_match_fall1_r[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_fall1_r_reg[1]_23\(0),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_fall1_r_reg[1]_23\(1),
      O => \gen_pat_match_div2.gen_pat_match[1].idel_pat1_match_fall1_r[1]_i_1_n_0\
    );
\gen_pat_match_div2.gen_pat_match[1].idel_pat1_match_fall1_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \gen_pat_match_div2.gen_pat_match[1].idel_pat1_match_fall1_r[1]_i_1_n_0\,
      Q => \gen_pat_match_div2.gen_pat_match[1].idel_pat1_match_fall1_r_reg\,
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[1].idel_pat1_match_rise0_r[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_rise0_r_reg[1]_7\(0),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_rise0_r_reg[1]_7\(1),
      O => \gen_pat_match_div2.gen_pat_match[1].idel_pat1_match_rise0_r[1]_i_1_n_0\
    );
\gen_pat_match_div2.gen_pat_match[1].idel_pat1_match_rise0_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \gen_pat_match_div2.gen_pat_match[1].idel_pat1_match_rise0_r[1]_i_1_n_0\,
      Q => \gen_pat_match_div2.gen_pat_match[1].idel_pat1_match_rise0_r_reg\,
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[1].pat0_match_fall0_r[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_fall0_r_reg[1]_39\(1),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_fall0_r_reg[1]_39\(0),
      O => pat1_match_fall0_r
    );
\gen_pat_match_div2.gen_pat_match[1].pat0_match_fall0_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => pat1_match_fall0_r,
      Q => pat0_match_fall0_r(1),
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[1].pat0_match_fall1_r[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_fall1_r_reg[1]_23\(1),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_fall1_r_reg[1]_23\(0),
      O => \gen_pat_match_div2.gen_pat_match[1].pat0_match_fall1_r[1]_i_1_n_0\
    );
\gen_pat_match_div2.gen_pat_match[1].pat0_match_fall1_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \gen_pat_match_div2.gen_pat_match[1].pat0_match_fall1_r[1]_i_1_n_0\,
      Q => pat0_match_fall1_r(1),
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[1].pat0_match_rise0_r[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_rise0_r_reg[1]_7\(0),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_rise0_r_reg[1]_7\(1),
      O => \gen_pat_match_div2.gen_pat_match[1].pat0_match_rise0_r[1]_i_1_n_0\
    );
\gen_pat_match_div2.gen_pat_match[1].pat0_match_rise0_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \gen_pat_match_div2.gen_pat_match[1].pat0_match_rise0_r[1]_i_1_n_0\,
      Q => pat0_match_rise0_r(1),
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[1].pat0_match_rise1_r[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_rise1_r_reg[1]_55\(0),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_rise1_r_reg[1]_55\(1),
      O => \gen_pat_match_div2.gen_pat_match[1].pat0_match_rise1_r[1]_i_1_n_0\
    );
\gen_pat_match_div2.gen_pat_match[1].pat0_match_rise1_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \gen_pat_match_div2.gen_pat_match[1].pat0_match_rise1_r[1]_i_1_n_0\,
      Q => pat0_match_rise1_r(1),
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[1].pat1_match_fall1_r[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_fall1_r_reg[1]_23\(1),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_fall1_r_reg[1]_23\(0),
      O => \gen_pat_match_div2.gen_pat_match[1].pat1_match_fall1_r[1]_i_1_n_0\
    );
\gen_pat_match_div2.gen_pat_match[1].pat1_match_fall1_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \gen_pat_match_div2.gen_pat_match[1].pat1_match_fall1_r[1]_i_1_n_0\,
      Q => \gen_pat_match_div2.gen_pat_match[1].pat1_match_fall1_r_reg\,
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[1].pat1_match_rise1_r[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_rise1_r_reg[1]_55\(0),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_rise1_r_reg[1]_55\(1),
      O => \gen_pat_match_div2.gen_pat_match[1].pat1_match_rise1_r[1]_i_1_n_0\
    );
\gen_pat_match_div2.gen_pat_match[1].pat1_match_rise1_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \gen_pat_match_div2.gen_pat_match[1].pat1_match_rise1_r[1]_i_1_n_0\,
      Q => \gen_pat_match_div2.gen_pat_match[1].pat1_match_rise1_r_reg\,
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[2].idel_pat0_match_fall0_r[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_fall0_r_reg[2]_41\(1),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_fall0_r_reg[2]_41\(0),
      O => \gen_pat_match_div2.gen_pat_match[2].idel_pat0_match_fall0_r[2]_i_1_n_0\
    );
\gen_pat_match_div2.gen_pat_match[2].idel_pat0_match_fall0_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \gen_pat_match_div2.gen_pat_match[2].idel_pat0_match_fall0_r[2]_i_1_n_0\,
      Q => idel_pat0_match_fall0_r(2),
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[2].idel_pat0_match_fall1_r[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_fall1_r_reg[2]_25\(1),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_fall1_r_reg[2]_25\(0),
      O => idel_pat1_match_fall1_r
    );
\gen_pat_match_div2.gen_pat_match[2].idel_pat0_match_fall1_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => idel_pat1_match_fall1_r,
      Q => idel_pat0_match_fall1_r(2),
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[2].idel_pat0_match_rise0_r[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_rise0_r_reg[2]_9\(1),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_rise0_r_reg[2]_9\(0),
      O => \gen_pat_match_div2.gen_pat_match[2].idel_pat0_match_rise0_r[2]_i_1_n_0\
    );
\gen_pat_match_div2.gen_pat_match[2].idel_pat0_match_rise0_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \gen_pat_match_div2.gen_pat_match[2].idel_pat0_match_rise0_r[2]_i_1_n_0\,
      Q => idel_pat0_match_rise0_r(2),
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[2].idel_pat0_match_rise1_r[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_rise1_r_reg[2]_57\(0),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_rise1_r_reg[2]_57\(1),
      O => \gen_pat_match_div2.gen_pat_match[2].idel_pat0_match_rise1_r[2]_i_1_n_0\
    );
\gen_pat_match_div2.gen_pat_match[2].idel_pat0_match_rise1_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \gen_pat_match_div2.gen_pat_match[2].idel_pat0_match_rise1_r[2]_i_1_n_0\,
      Q => idel_pat0_match_rise1_r(2),
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[2].idel_pat1_match_fall0_r[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_fall0_r_reg[2]_41\(0),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_fall0_r_reg[2]_41\(1),
      O => \gen_pat_match_div2.gen_pat_match[2].idel_pat1_match_fall0_r[2]_i_1_n_0\
    );
\gen_pat_match_div2.gen_pat_match[2].idel_pat1_match_fall0_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \gen_pat_match_div2.gen_pat_match[2].idel_pat1_match_fall0_r[2]_i_1_n_0\,
      Q => \gen_pat_match_div2.gen_pat_match[2].idel_pat1_match_fall0_r_reg\,
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[2].idel_pat1_match_rise0_r[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_rise0_r_reg[2]_9\(0),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_rise0_r_reg[2]_9\(1),
      O => \gen_pat_match_div2.gen_pat_match[2].idel_pat1_match_rise0_r[2]_i_1_n_0\
    );
\gen_pat_match_div2.gen_pat_match[2].idel_pat1_match_rise0_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \gen_pat_match_div2.gen_pat_match[2].idel_pat1_match_rise0_r[2]_i_1_n_0\,
      Q => \gen_pat_match_div2.gen_pat_match[2].idel_pat1_match_rise0_r_reg\,
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[2].idel_pat1_match_rise1_r[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_rise1_r_reg[2]_57\(1),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_rise1_r_reg[2]_57\(0),
      O => \gen_pat_match_div2.gen_pat_match[2].idel_pat1_match_rise1_r[2]_i_1_n_0\
    );
\gen_pat_match_div2.gen_pat_match[2].idel_pat1_match_rise1_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \gen_pat_match_div2.gen_pat_match[2].idel_pat1_match_rise1_r[2]_i_1_n_0\,
      Q => \gen_pat_match_div2.gen_pat_match[2].idel_pat1_match_rise1_r_reg\,
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[2].pat0_match_fall0_r[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_fall0_r_reg[2]_41\(0),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_fall0_r_reg[2]_41\(1),
      O => \gen_pat_match_div2.gen_pat_match[2].pat0_match_fall0_r[2]_i_1_n_0\
    );
\gen_pat_match_div2.gen_pat_match[2].pat0_match_fall0_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \gen_pat_match_div2.gen_pat_match[2].pat0_match_fall0_r[2]_i_1_n_0\,
      Q => pat0_match_fall0_r(2),
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[2].pat0_match_fall1_r[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_fall1_r_reg[2]_25\(1),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_fall1_r_reg[2]_25\(0),
      O => \gen_pat_match_div2.gen_pat_match[2].pat0_match_fall1_r[2]_i_1_n_0\
    );
\gen_pat_match_div2.gen_pat_match[2].pat0_match_fall1_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \gen_pat_match_div2.gen_pat_match[2].pat0_match_fall1_r[2]_i_1_n_0\,
      Q => pat0_match_fall1_r(2),
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[2].pat0_match_rise0_r[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_rise0_r_reg[2]_9\(1),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_rise0_r_reg[2]_9\(0),
      O => \gen_pat_match_div2.gen_pat_match[2].pat0_match_rise0_r[2]_i_1_n_0\
    );
\gen_pat_match_div2.gen_pat_match[2].pat0_match_rise0_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \gen_pat_match_div2.gen_pat_match[2].pat0_match_rise0_r[2]_i_1_n_0\,
      Q => pat0_match_rise0_r(2),
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[2].pat0_match_rise1_r[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_rise1_r_reg[2]_57\(1),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_rise1_r_reg[2]_57\(0),
      O => pat1_match_rise1_r
    );
\gen_pat_match_div2.gen_pat_match[2].pat0_match_rise1_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => pat1_match_rise1_r,
      Q => pat0_match_rise1_r(2),
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[2].pat1_match_fall0_r[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_fall0_r_reg[2]_41\(1),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_fall0_r_reg[2]_41\(0),
      O => \gen_pat_match_div2.gen_pat_match[2].pat1_match_fall0_r[2]_i_1_n_0\
    );
\gen_pat_match_div2.gen_pat_match[2].pat1_match_fall0_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \gen_pat_match_div2.gen_pat_match[2].pat1_match_fall0_r[2]_i_1_n_0\,
      Q => \gen_pat_match_div2.gen_pat_match[2].pat1_match_fall0_r_reg\,
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[2].pat1_match_fall1_r[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_fall1_r_reg[2]_25\(0),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_fall1_r_reg[2]_25\(1),
      O => \gen_pat_match_div2.gen_pat_match[2].pat1_match_fall1_r[2]_i_1_n_0\
    );
\gen_pat_match_div2.gen_pat_match[2].pat1_match_fall1_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \gen_pat_match_div2.gen_pat_match[2].pat1_match_fall1_r[2]_i_1_n_0\,
      Q => \gen_pat_match_div2.gen_pat_match[2].pat1_match_fall1_r_reg\,
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[2].pat1_match_rise0_r[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_rise0_r_reg[2]_9\(0),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_rise0_r_reg[2]_9\(1),
      O => \gen_pat_match_div2.gen_pat_match[2].pat1_match_rise0_r[2]_i_1_n_0\
    );
\gen_pat_match_div2.gen_pat_match[2].pat1_match_rise0_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \gen_pat_match_div2.gen_pat_match[2].pat1_match_rise0_r[2]_i_1_n_0\,
      Q => \gen_pat_match_div2.gen_pat_match[2].pat1_match_rise0_r_reg\,
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[3].idel_pat0_match_fall0_r[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_fall0_r_reg[3]_43\(1),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_fall0_r_reg[3]_43\(0),
      O => \gen_pat_match_div2.gen_pat_match[3].idel_pat0_match_fall0_r[3]_i_1_n_0\
    );
\gen_pat_match_div2.gen_pat_match[3].idel_pat0_match_fall0_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \gen_pat_match_div2.gen_pat_match[3].idel_pat0_match_fall0_r[3]_i_1_n_0\,
      Q => idel_pat0_match_fall0_r(3),
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[3].idel_pat0_match_fall1_r[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_fall1_r_reg[3]_27\(0),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_fall1_r_reg[3]_27\(1),
      O => \gen_pat_match_div2.gen_pat_match[3].idel_pat0_match_fall1_r[3]_i_1_n_0\
    );
\gen_pat_match_div2.gen_pat_match[3].idel_pat0_match_fall1_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \gen_pat_match_div2.gen_pat_match[3].idel_pat0_match_fall1_r[3]_i_1_n_0\,
      Q => idel_pat0_match_fall1_r(3),
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[3].idel_pat0_match_rise0_r[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_rise0_r_reg[3]_11\(0),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_rise0_r_reg[3]_11\(1),
      O => idel_pat1_match_rise0_r
    );
\gen_pat_match_div2.gen_pat_match[3].idel_pat0_match_rise0_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => idel_pat1_match_rise0_r,
      Q => idel_pat0_match_rise0_r(3),
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[3].idel_pat0_match_rise1_r[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_rise1_r_reg[3]_59\(1),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_rise1_r_reg[3]_59\(0),
      O => \gen_pat_match_div2.gen_pat_match[3].idel_pat0_match_rise1_r[3]_i_1_n_0\
    );
\gen_pat_match_div2.gen_pat_match[3].idel_pat0_match_rise1_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \gen_pat_match_div2.gen_pat_match[3].idel_pat0_match_rise1_r[3]_i_1_n_0\,
      Q => idel_pat0_match_rise1_r(3),
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[3].idel_pat1_match_fall0_r[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_fall0_r_reg[3]_43\(0),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_fall0_r_reg[3]_43\(1),
      O => \gen_pat_match_div2.gen_pat_match[3].idel_pat1_match_fall0_r[3]_i_1_n_0\
    );
\gen_pat_match_div2.gen_pat_match[3].idel_pat1_match_fall0_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \gen_pat_match_div2.gen_pat_match[3].idel_pat1_match_fall0_r[3]_i_1_n_0\,
      Q => \gen_pat_match_div2.gen_pat_match[3].idel_pat1_match_fall0_r_reg\,
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[3].idel_pat1_match_fall1_r[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_fall1_r_reg[3]_27\(1),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_fall1_r_reg[3]_27\(0),
      O => \gen_pat_match_div2.gen_pat_match[3].idel_pat1_match_fall1_r[3]_i_1_n_0\
    );
\gen_pat_match_div2.gen_pat_match[3].idel_pat1_match_fall1_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \gen_pat_match_div2.gen_pat_match[3].idel_pat1_match_fall1_r[3]_i_1_n_0\,
      Q => \gen_pat_match_div2.gen_pat_match[3].idel_pat1_match_fall1_r_reg\,
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[3].idel_pat1_match_rise1_r[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_rise1_r_reg[3]_59\(0),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_rise1_r_reg[3]_59\(1),
      O => \gen_pat_match_div2.gen_pat_match[3].idel_pat1_match_rise1_r[3]_i_1_n_0\
    );
\gen_pat_match_div2.gen_pat_match[3].idel_pat1_match_rise1_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \gen_pat_match_div2.gen_pat_match[3].idel_pat1_match_rise1_r[3]_i_1_n_0\,
      Q => \gen_pat_match_div2.gen_pat_match[3].idel_pat1_match_rise1_r_reg\,
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[3].pat0_match_fall0_r[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_fall0_r_reg[3]_43\(1),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_fall0_r_reg[3]_43\(0),
      O => \gen_pat_match_div2.gen_pat_match[3].pat0_match_fall0_r[3]_i_1_n_0\
    );
\gen_pat_match_div2.gen_pat_match[3].pat0_match_fall0_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \gen_pat_match_div2.gen_pat_match[3].pat0_match_fall0_r[3]_i_1_n_0\,
      Q => pat0_match_fall0_r(3),
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[3].pat0_match_fall1_r[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_fall1_r_reg[3]_27\(1),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_fall1_r_reg[3]_27\(0),
      O => pat1_match_fall1_r
    );
\gen_pat_match_div2.gen_pat_match[3].pat0_match_fall1_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => pat1_match_fall1_r,
      Q => pat0_match_fall1_r(3),
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[3].pat0_match_rise0_r[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_rise0_r_reg[3]_11\(1),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_rise0_r_reg[3]_11\(0),
      O => \gen_pat_match_div2.gen_pat_match[3].pat0_match_rise0_r[3]_i_1_n_0\
    );
\gen_pat_match_div2.gen_pat_match[3].pat0_match_rise0_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \gen_pat_match_div2.gen_pat_match[3].pat0_match_rise0_r[3]_i_1_n_0\,
      Q => pat0_match_rise0_r(3),
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[3].pat0_match_rise1_r[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_rise1_r_reg[3]_59\(0),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_rise1_r_reg[3]_59\(1),
      O => \gen_pat_match_div2.gen_pat_match[3].pat0_match_rise1_r[3]_i_1_n_0\
    );
\gen_pat_match_div2.gen_pat_match[3].pat0_match_rise1_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \gen_pat_match_div2.gen_pat_match[3].pat0_match_rise1_r[3]_i_1_n_0\,
      Q => pat0_match_rise1_r(3),
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[3].pat1_match_fall0_r[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_fall0_r_reg[3]_43\(0),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_fall0_r_reg[3]_43\(1),
      O => \gen_pat_match_div2.gen_pat_match[3].pat1_match_fall0_r[3]_i_1_n_0\
    );
\gen_pat_match_div2.gen_pat_match[3].pat1_match_fall0_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \gen_pat_match_div2.gen_pat_match[3].pat1_match_fall0_r[3]_i_1_n_0\,
      Q => \gen_pat_match_div2.gen_pat_match[3].pat1_match_fall0_r_reg\,
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[3].pat1_match_rise0_r[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_rise0_r_reg[3]_11\(0),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_rise0_r_reg[3]_11\(1),
      O => \gen_pat_match_div2.gen_pat_match[3].pat1_match_rise0_r[3]_i_1_n_0\
    );
\gen_pat_match_div2.gen_pat_match[3].pat1_match_rise0_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \gen_pat_match_div2.gen_pat_match[3].pat1_match_rise0_r[3]_i_1_n_0\,
      Q => \gen_pat_match_div2.gen_pat_match[3].pat1_match_rise0_r_reg\,
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[3].pat1_match_rise1_r[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_rise1_r_reg[3]_59\(1),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_rise1_r_reg[3]_59\(0),
      O => \gen_pat_match_div2.gen_pat_match[3].pat1_match_rise1_r[3]_i_1_n_0\
    );
\gen_pat_match_div2.gen_pat_match[3].pat1_match_rise1_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \gen_pat_match_div2.gen_pat_match[3].pat1_match_rise1_r[3]_i_1_n_0\,
      Q => \gen_pat_match_div2.gen_pat_match[3].pat1_match_rise1_r_reg\,
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[4].idel_pat0_match_fall0_r[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_fall0_r_reg[4]_45\(1),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_fall0_r_reg[4]_45\(0),
      O => \gen_pat_match_div2.gen_pat_match[4].idel_pat0_match_fall0_r[4]_i_1_n_0\
    );
\gen_pat_match_div2.gen_pat_match[4].idel_pat0_match_fall0_r_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \gen_pat_match_div2.gen_pat_match[4].idel_pat0_match_fall0_r[4]_i_1_n_0\,
      Q => idel_pat0_match_fall0_r(4),
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[4].idel_pat0_match_fall1_r[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_fall1_r_reg[4]_29\(0),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_fall1_r_reg[4]_29\(1),
      O => \gen_pat_match_div2.gen_pat_match[4].idel_pat0_match_fall1_r[4]_i_1_n_0\
    );
\gen_pat_match_div2.gen_pat_match[4].idel_pat0_match_fall1_r_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \gen_pat_match_div2.gen_pat_match[4].idel_pat0_match_fall1_r[4]_i_1_n_0\,
      Q => idel_pat0_match_fall1_r(4),
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[4].idel_pat0_match_rise0_r[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_rise0_r_reg[4]_13\(0),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_rise0_r_reg[4]_13\(1),
      O => \gen_pat_match_div2.gen_pat_match[4].idel_pat0_match_rise0_r[4]_i_1_n_0\
    );
\gen_pat_match_div2.gen_pat_match[4].idel_pat0_match_rise0_r_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \gen_pat_match_div2.gen_pat_match[4].idel_pat0_match_rise0_r[4]_i_1_n_0\,
      Q => idel_pat0_match_rise0_r(4),
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[4].idel_pat0_match_rise1_r[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_rise1_r_reg[4]_61\(1),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_rise1_r_reg[4]_61\(0),
      O => \gen_pat_match_div2.gen_pat_match[4].idel_pat0_match_rise1_r[4]_i_1_n_0\
    );
\gen_pat_match_div2.gen_pat_match[4].idel_pat0_match_rise1_r_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \gen_pat_match_div2.gen_pat_match[4].idel_pat0_match_rise1_r[4]_i_1_n_0\,
      Q => idel_pat0_match_rise1_r(4),
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[4].idel_pat1_match_fall1_r[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_fall1_r_reg[4]_29\(1),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_fall1_r_reg[4]_29\(0),
      O => \gen_pat_match_div2.gen_pat_match[4].idel_pat1_match_fall1_r[4]_i_1_n_0\
    );
\gen_pat_match_div2.gen_pat_match[4].idel_pat1_match_fall1_r_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \gen_pat_match_div2.gen_pat_match[4].idel_pat1_match_fall1_r[4]_i_1_n_0\,
      Q => \gen_pat_match_div2.gen_pat_match[4].idel_pat1_match_fall1_r_reg\,
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[4].idel_pat1_match_rise0_r[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_rise0_r_reg[4]_13\(1),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_rise0_r_reg[4]_13\(0),
      O => \gen_pat_match_div2.gen_pat_match[4].idel_pat1_match_rise0_r[4]_i_1_n_0\
    );
\gen_pat_match_div2.gen_pat_match[4].idel_pat1_match_rise0_r_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \gen_pat_match_div2.gen_pat_match[4].idel_pat1_match_rise0_r[4]_i_1_n_0\,
      Q => \gen_pat_match_div2.gen_pat_match[4].idel_pat1_match_rise0_r_reg\,
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[4].idel_pat1_match_rise1_r[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_rise1_r_reg[4]_61\(0),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_rise1_r_reg[4]_61\(1),
      O => \gen_pat_match_div2.gen_pat_match[4].idel_pat1_match_rise1_r[4]_i_1_n_0\
    );
\gen_pat_match_div2.gen_pat_match[4].idel_pat1_match_rise1_r_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \gen_pat_match_div2.gen_pat_match[4].idel_pat1_match_rise1_r[4]_i_1_n_0\,
      Q => \gen_pat_match_div2.gen_pat_match[4].idel_pat1_match_rise1_r_reg\,
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[4].pat0_match_fall0_r[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_fall0_r_reg[4]_45\(1),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_fall0_r_reg[4]_45\(0),
      O => \gen_pat_match_div2.gen_pat_match[4].pat0_match_fall0_r[4]_i_1_n_0\
    );
\gen_pat_match_div2.gen_pat_match[4].pat0_match_fall0_r_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \gen_pat_match_div2.gen_pat_match[4].pat0_match_fall0_r[4]_i_1_n_0\,
      Q => pat0_match_fall0_r(4),
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[4].pat0_match_fall1_r[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_fall1_r_reg[4]_29\(0),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_fall1_r_reg[4]_29\(1),
      O => \gen_pat_match_div2.gen_pat_match[4].pat0_match_fall1_r[4]_i_1_n_0\
    );
\gen_pat_match_div2.gen_pat_match[4].pat0_match_fall1_r_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \gen_pat_match_div2.gen_pat_match[4].pat0_match_fall1_r[4]_i_1_n_0\,
      Q => pat0_match_fall1_r(4),
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[4].pat0_match_rise0_r[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_rise0_r_reg[4]_13\(1),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_rise0_r_reg[4]_13\(0),
      O => \gen_pat_match_div2.gen_pat_match[4].pat0_match_rise0_r[4]_i_1_n_0\
    );
\gen_pat_match_div2.gen_pat_match[4].pat0_match_rise0_r_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \gen_pat_match_div2.gen_pat_match[4].pat0_match_rise0_r[4]_i_1_n_0\,
      Q => pat0_match_rise0_r(4),
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[4].pat0_match_rise1_r[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_rise1_r_reg[4]_61\(0),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_rise1_r_reg[4]_61\(1),
      O => \gen_pat_match_div2.gen_pat_match[4].pat0_match_rise1_r[4]_i_1_n_0\
    );
\gen_pat_match_div2.gen_pat_match[4].pat0_match_rise1_r_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \gen_pat_match_div2.gen_pat_match[4].pat0_match_rise1_r[4]_i_1_n_0\,
      Q => pat0_match_rise1_r(4),
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[4].pat1_match_fall0_r[4]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_fall0_r_reg[4]_45\(0),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_fall0_r_reg[4]_45\(1),
      O => \gen_pat_match_div2.gen_pat_match[4].pat1_match_fall0_r[4]_i_1__0_n_0\
    );
\gen_pat_match_div2.gen_pat_match[4].pat1_match_fall0_r_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \gen_pat_match_div2.gen_pat_match[4].pat1_match_fall0_r[4]_i_1__0_n_0\,
      Q => \gen_pat_match_div2.gen_pat_match[4].pat1_match_fall0_r_reg\,
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[4].pat1_match_fall1_r[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_fall1_r_reg[4]_29\(1),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_fall1_r_reg[4]_29\(0),
      O => \gen_pat_match_div2.gen_pat_match[4].pat1_match_fall1_r[4]_i_1_n_0\
    );
\gen_pat_match_div2.gen_pat_match[4].pat1_match_fall1_r_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \gen_pat_match_div2.gen_pat_match[4].pat1_match_fall1_r[4]_i_1_n_0\,
      Q => \gen_pat_match_div2.gen_pat_match[4].pat1_match_fall1_r_reg\,
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[4].pat1_match_rise1_r[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_rise1_r_reg[4]_61\(1),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_rise1_r_reg[4]_61\(0),
      O => \gen_pat_match_div2.gen_pat_match[4].pat1_match_rise1_r[4]_i_1_n_0\
    );
\gen_pat_match_div2.gen_pat_match[4].pat1_match_rise1_r_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \gen_pat_match_div2.gen_pat_match[4].pat1_match_rise1_r[4]_i_1_n_0\,
      Q => \gen_pat_match_div2.gen_pat_match[4].pat1_match_rise1_r_reg\,
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[5].idel_pat0_match_fall0_r[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_fall0_r_reg[5]_47\(0),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_fall0_r_reg[5]_47\(1),
      O => \gen_pat_match_div2.gen_pat_match[5].idel_pat0_match_fall0_r[5]_i_1_n_0\
    );
\gen_pat_match_div2.gen_pat_match[5].idel_pat0_match_fall0_r_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \gen_pat_match_div2.gen_pat_match[5].idel_pat0_match_fall0_r[5]_i_1_n_0\,
      Q => idel_pat0_match_fall0_r(5),
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[5].idel_pat0_match_fall1_r[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_fall1_r_reg[5]_31\(0),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_fall1_r_reg[5]_31\(1),
      O => \gen_pat_match_div2.gen_pat_match[5].idel_pat0_match_fall1_r[5]_i_1_n_0\
    );
\gen_pat_match_div2.gen_pat_match[5].idel_pat0_match_fall1_r_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \gen_pat_match_div2.gen_pat_match[5].idel_pat0_match_fall1_r[5]_i_1_n_0\,
      Q => idel_pat0_match_fall1_r(5),
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[5].idel_pat0_match_rise0_r[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_rise0_r_reg[5]_15\(1),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_rise0_r_reg[5]_15\(0),
      O => \gen_pat_match_div2.gen_pat_match[5].idel_pat0_match_rise0_r[5]_i_1_n_0\
    );
\gen_pat_match_div2.gen_pat_match[5].idel_pat0_match_rise0_r_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \gen_pat_match_div2.gen_pat_match[5].idel_pat0_match_rise0_r[5]_i_1_n_0\,
      Q => idel_pat0_match_rise0_r(5),
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[5].idel_pat0_match_rise1_r[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_rise1_r_reg[5]_63\(1),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_rise1_r_reg[5]_63\(0),
      O => \gen_pat_match_div2.gen_pat_match[5].idel_pat0_match_rise1_r[5]_i_1_n_0\
    );
\gen_pat_match_div2.gen_pat_match[5].idel_pat0_match_rise1_r_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \gen_pat_match_div2.gen_pat_match[5].idel_pat0_match_rise1_r[5]_i_1_n_0\,
      Q => idel_pat0_match_rise1_r(5),
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[5].idel_pat1_match_fall0_r[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_fall0_r_reg[5]_47\(1),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_fall0_r_reg[5]_47\(0),
      O => \gen_pat_match_div2.gen_pat_match[5].idel_pat1_match_fall0_r[5]_i_1_n_0\
    );
\gen_pat_match_div2.gen_pat_match[5].idel_pat1_match_fall0_r_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \gen_pat_match_div2.gen_pat_match[5].idel_pat1_match_fall0_r[5]_i_1_n_0\,
      Q => \gen_pat_match_div2.gen_pat_match[5].idel_pat1_match_fall0_r_reg\,
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[5].idel_pat1_match_fall1_r[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_fall1_r_reg[5]_31\(0),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_fall1_r_reg[5]_31\(1),
      O => \gen_pat_match_div2.gen_pat_match[5].idel_pat1_match_fall1_r[5]_i_1_n_0\
    );
\gen_pat_match_div2.gen_pat_match[5].idel_pat1_match_fall1_r_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \gen_pat_match_div2.gen_pat_match[5].idel_pat1_match_fall1_r[5]_i_1_n_0\,
      Q => \gen_pat_match_div2.gen_pat_match[5].idel_pat1_match_fall1_r_reg\,
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[5].idel_pat1_match_rise0_r[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_rise0_r_reg[5]_15\(0),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_rise0_r_reg[5]_15\(1),
      O => \gen_pat_match_div2.gen_pat_match[5].idel_pat1_match_rise0_r[5]_i_1_n_0\
    );
\gen_pat_match_div2.gen_pat_match[5].idel_pat1_match_rise0_r_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \gen_pat_match_div2.gen_pat_match[5].idel_pat1_match_rise0_r[5]_i_1_n_0\,
      Q => \gen_pat_match_div2.gen_pat_match[5].idel_pat1_match_rise0_r_reg\,
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[5].pat0_match_fall0_r[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_fall0_r_reg[5]_47\(1),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_fall0_r_reg[5]_47\(0),
      O => \gen_pat_match_div2.gen_pat_match[5].pat0_match_fall0_r[5]_i_1_n_0\
    );
\gen_pat_match_div2.gen_pat_match[5].pat0_match_fall0_r_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \gen_pat_match_div2.gen_pat_match[5].pat0_match_fall0_r[5]_i_1_n_0\,
      Q => pat0_match_fall0_r(5),
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[5].pat0_match_fall1_r[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_fall1_r_reg[5]_31\(1),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_fall1_r_reg[5]_31\(0),
      O => \gen_pat_match_div2.gen_pat_match[5].pat0_match_fall1_r[5]_i_1_n_0\
    );
\gen_pat_match_div2.gen_pat_match[5].pat0_match_fall1_r_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \gen_pat_match_div2.gen_pat_match[5].pat0_match_fall1_r[5]_i_1_n_0\,
      Q => pat0_match_fall1_r(5),
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[5].pat0_match_rise0_r[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_rise0_r_reg[5]_15\(0),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_rise0_r_reg[5]_15\(1),
      O => \gen_pat_match_div2.gen_pat_match[5].pat0_match_rise0_r[5]_i_1_n_0\
    );
\gen_pat_match_div2.gen_pat_match[5].pat0_match_rise0_r_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \gen_pat_match_div2.gen_pat_match[5].pat0_match_rise0_r[5]_i_1_n_0\,
      Q => pat0_match_rise0_r(5),
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[5].pat0_match_rise1_r[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_rise1_r_reg[5]_63\(0),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_rise1_r_reg[5]_63\(1),
      O => \gen_pat_match_div2.gen_pat_match[5].pat0_match_rise1_r[5]_i_1_n_0\
    );
\gen_pat_match_div2.gen_pat_match[5].pat0_match_rise1_r_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \gen_pat_match_div2.gen_pat_match[5].pat0_match_rise1_r[5]_i_1_n_0\,
      Q => pat0_match_rise1_r(5),
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[5].pat1_match_fall1_r[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_fall1_r_reg[5]_31\(1),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_fall1_r_reg[5]_31\(0),
      O => \gen_pat_match_div2.gen_pat_match[5].pat1_match_fall1_r[5]_i_1_n_0\
    );
\gen_pat_match_div2.gen_pat_match[5].pat1_match_fall1_r_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \gen_pat_match_div2.gen_pat_match[5].pat1_match_fall1_r[5]_i_1_n_0\,
      Q => \gen_pat_match_div2.gen_pat_match[5].pat1_match_fall1_r_reg\,
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[5].pat1_match_rise1_r[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_rise1_r_reg[5]_63\(0),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_rise1_r_reg[5]_63\(1),
      O => \gen_pat_match_div2.gen_pat_match[5].pat1_match_rise1_r[5]_i_1_n_0\
    );
\gen_pat_match_div2.gen_pat_match[5].pat1_match_rise1_r_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \gen_pat_match_div2.gen_pat_match[5].pat1_match_rise1_r[5]_i_1_n_0\,
      Q => \gen_pat_match_div2.gen_pat_match[5].pat1_match_rise1_r_reg\,
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[6].idel_pat0_match_fall0_r[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_fall0_r_reg[6]_49\(1),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_fall0_r_reg[6]_49\(0),
      O => \gen_pat_match_div2.gen_pat_match[6].idel_pat0_match_fall0_r[6]_i_1_n_0\
    );
\gen_pat_match_div2.gen_pat_match[6].idel_pat0_match_fall0_r_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \gen_pat_match_div2.gen_pat_match[6].idel_pat0_match_fall0_r[6]_i_1_n_0\,
      Q => idel_pat0_match_fall0_r(6),
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[6].idel_pat0_match_fall1_r[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_fall1_r_reg[6]_33\(1),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_fall1_r_reg[6]_33\(0),
      O => \gen_pat_match_div2.gen_pat_match[6].idel_pat0_match_fall1_r[6]_i_1_n_0\
    );
\gen_pat_match_div2.gen_pat_match[6].idel_pat0_match_fall1_r_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \gen_pat_match_div2.gen_pat_match[6].idel_pat0_match_fall1_r[6]_i_1_n_0\,
      Q => idel_pat0_match_fall1_r(6),
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[6].idel_pat0_match_rise0_r[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_rise0_r_reg[6]_17\(1),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_rise0_r_reg[6]_17\(0),
      O => \gen_pat_match_div2.gen_pat_match[6].idel_pat0_match_rise0_r[6]_i_1_n_0\
    );
\gen_pat_match_div2.gen_pat_match[6].idel_pat0_match_rise0_r_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \gen_pat_match_div2.gen_pat_match[6].idel_pat0_match_rise0_r[6]_i_1_n_0\,
      Q => idel_pat0_match_rise0_r(6),
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[6].idel_pat0_match_rise1_r[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_rise1_r_reg[6]_65\(0),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_rise1_r_reg[6]_65\(1),
      O => \gen_pat_match_div2.gen_pat_match[6].idel_pat0_match_rise1_r[6]_i_1_n_0\
    );
\gen_pat_match_div2.gen_pat_match[6].idel_pat0_match_rise1_r_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \gen_pat_match_div2.gen_pat_match[6].idel_pat0_match_rise1_r[6]_i_1_n_0\,
      Q => idel_pat0_match_rise1_r(6),
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[6].idel_pat1_match_fall0_r[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_fall0_r_reg[6]_49\(0),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_fall0_r_reg[6]_49\(1),
      O => \gen_pat_match_div2.gen_pat_match[6].idel_pat1_match_fall0_r[6]_i_1_n_0\
    );
\gen_pat_match_div2.gen_pat_match[6].idel_pat1_match_fall0_r_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \gen_pat_match_div2.gen_pat_match[6].idel_pat1_match_fall0_r[6]_i_1_n_0\,
      Q => \gen_pat_match_div2.gen_pat_match[6].idel_pat1_match_fall0_r_reg\,
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[6].idel_pat1_match_rise0_r[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_rise0_r_reg[6]_17\(0),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_rise0_r_reg[6]_17\(1),
      O => \gen_pat_match_div2.gen_pat_match[6].idel_pat1_match_rise0_r[6]_i_1_n_0\
    );
\gen_pat_match_div2.gen_pat_match[6].idel_pat1_match_rise0_r_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \gen_pat_match_div2.gen_pat_match[6].idel_pat1_match_rise0_r[6]_i_1_n_0\,
      Q => \gen_pat_match_div2.gen_pat_match[6].idel_pat1_match_rise0_r_reg\,
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[6].idel_pat1_match_rise1_r[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_rise1_r_reg[6]_65\(1),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_rise1_r_reg[6]_65\(0),
      O => \gen_pat_match_div2.gen_pat_match[6].idel_pat1_match_rise1_r[6]_i_1_n_0\
    );
\gen_pat_match_div2.gen_pat_match[6].idel_pat1_match_rise1_r_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \gen_pat_match_div2.gen_pat_match[6].idel_pat1_match_rise1_r[6]_i_1_n_0\,
      Q => \gen_pat_match_div2.gen_pat_match[6].idel_pat1_match_rise1_r_reg\,
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[6].pat0_match_fall0_r[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_fall0_r_reg[6]_49\(0),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_fall0_r_reg[6]_49\(1),
      O => \gen_pat_match_div2.gen_pat_match[6].pat0_match_fall0_r[6]_i_1_n_0\
    );
\gen_pat_match_div2.gen_pat_match[6].pat0_match_fall0_r_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \gen_pat_match_div2.gen_pat_match[6].pat0_match_fall0_r[6]_i_1_n_0\,
      Q => pat0_match_fall0_r(6),
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[6].pat0_match_fall1_r[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_fall1_r_reg[6]_33\(1),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_fall1_r_reg[6]_33\(0),
      O => \gen_pat_match_div2.gen_pat_match[6].pat0_match_fall1_r[6]_i_1_n_0\
    );
\gen_pat_match_div2.gen_pat_match[6].pat0_match_fall1_r_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \gen_pat_match_div2.gen_pat_match[6].pat0_match_fall1_r[6]_i_1_n_0\,
      Q => pat0_match_fall1_r(6),
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[6].pat0_match_rise0_r[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_rise0_r_reg[6]_17\(1),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_rise0_r_reg[6]_17\(0),
      O => \gen_pat_match_div2.gen_pat_match[6].pat0_match_rise0_r[6]_i_1_n_0\
    );
\gen_pat_match_div2.gen_pat_match[6].pat0_match_rise0_r_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \gen_pat_match_div2.gen_pat_match[6].pat0_match_rise0_r[6]_i_1_n_0\,
      Q => pat0_match_rise0_r(6),
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[6].pat0_match_rise1_r[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_rise1_r_reg[6]_65\(1),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_rise1_r_reg[6]_65\(0),
      O => \gen_pat_match_div2.gen_pat_match[6].pat0_match_rise1_r[6]_i_1_n_0\
    );
\gen_pat_match_div2.gen_pat_match[6].pat0_match_rise1_r_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \gen_pat_match_div2.gen_pat_match[6].pat0_match_rise1_r[6]_i_1_n_0\,
      Q => pat0_match_rise1_r(6),
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[6].pat1_match_fall0_r[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_fall0_r_reg[6]_49\(1),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_fall0_r_reg[6]_49\(0),
      O => \gen_pat_match_div2.gen_pat_match[6].pat1_match_fall0_r[6]_i_1_n_0\
    );
\gen_pat_match_div2.gen_pat_match[6].pat1_match_fall0_r_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \gen_pat_match_div2.gen_pat_match[6].pat1_match_fall0_r[6]_i_1_n_0\,
      Q => \gen_pat_match_div2.gen_pat_match[6].pat1_match_fall0_r_reg\,
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[6].pat1_match_fall1_r[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_fall1_r_reg[6]_33\(0),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_fall1_r_reg[6]_33\(1),
      O => \gen_pat_match_div2.gen_pat_match[6].pat1_match_fall1_r[6]_i_1_n_0\
    );
\gen_pat_match_div2.gen_pat_match[6].pat1_match_fall1_r_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \gen_pat_match_div2.gen_pat_match[6].pat1_match_fall1_r[6]_i_1_n_0\,
      Q => \gen_pat_match_div2.gen_pat_match[6].pat1_match_fall1_r_reg\,
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[6].pat1_match_rise0_r[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_rise0_r_reg[6]_17\(0),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_rise0_r_reg[6]_17\(1),
      O => \gen_pat_match_div2.gen_pat_match[6].pat1_match_rise0_r[6]_i_1_n_0\
    );
\gen_pat_match_div2.gen_pat_match[6].pat1_match_rise0_r_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \gen_pat_match_div2.gen_pat_match[6].pat1_match_rise0_r[6]_i_1_n_0\,
      Q => \gen_pat_match_div2.gen_pat_match[6].pat1_match_rise0_r_reg\,
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[7].idel_pat0_match_fall0_r[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_fall0_r_reg[7]_51\(1),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_fall0_r_reg[7]_51\(0),
      O => \gen_pat_match_div2.gen_pat_match[7].idel_pat0_match_fall0_r[7]_i_1_n_0\
    );
\gen_pat_match_div2.gen_pat_match[7].idel_pat0_match_fall0_r_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \gen_pat_match_div2.gen_pat_match[7].idel_pat0_match_fall0_r[7]_i_1_n_0\,
      Q => idel_pat0_match_fall0_r(7),
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[7].idel_pat0_match_fall1_r[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_fall1_r_reg[7]_35\(0),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_fall1_r_reg[7]_35\(1),
      O => \gen_pat_match_div2.gen_pat_match[7].idel_pat0_match_fall1_r[7]_i_1_n_0\
    );
\gen_pat_match_div2.gen_pat_match[7].idel_pat0_match_fall1_r_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \gen_pat_match_div2.gen_pat_match[7].idel_pat0_match_fall1_r[7]_i_1_n_0\,
      Q => idel_pat0_match_fall1_r(7),
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[7].idel_pat0_match_rise0_r[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_rise0_r_reg[7]_19\(0),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_rise0_r_reg[7]_19\(1),
      O => \gen_pat_match_div2.gen_pat_match[7].idel_pat0_match_rise0_r[7]_i_1_n_0\
    );
\gen_pat_match_div2.gen_pat_match[7].idel_pat0_match_rise0_r_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \gen_pat_match_div2.gen_pat_match[7].idel_pat0_match_rise0_r[7]_i_1_n_0\,
      Q => idel_pat0_match_rise0_r(7),
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[7].idel_pat0_match_rise1_r[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_rise1_r_reg[7]_67\(1),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_rise1_r_reg[7]_67\(0),
      O => \gen_pat_match_div2.gen_pat_match[7].idel_pat0_match_rise1_r[7]_i_1_n_0\
    );
\gen_pat_match_div2.gen_pat_match[7].idel_pat0_match_rise1_r_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \gen_pat_match_div2.gen_pat_match[7].idel_pat0_match_rise1_r[7]_i_1_n_0\,
      Q => idel_pat0_match_rise1_r(7),
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[7].idel_pat1_match_fall0_r[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_fall0_r_reg[7]_51\(0),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_fall0_r_reg[7]_51\(1),
      O => \gen_pat_match_div2.gen_pat_match[7].idel_pat1_match_fall0_r[7]_i_1_n_0\
    );
\gen_pat_match_div2.gen_pat_match[7].idel_pat1_match_fall0_r_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \gen_pat_match_div2.gen_pat_match[7].idel_pat1_match_fall0_r[7]_i_1_n_0\,
      Q => \gen_pat_match_div2.gen_pat_match[7].idel_pat1_match_fall0_r_reg\,
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[7].idel_pat1_match_fall1_r[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_fall1_r_reg[7]_35\(1),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_fall1_r_reg[7]_35\(0),
      O => \gen_pat_match_div2.gen_pat_match[7].idel_pat1_match_fall1_r[7]_i_1_n_0\
    );
\gen_pat_match_div2.gen_pat_match[7].idel_pat1_match_fall1_r_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \gen_pat_match_div2.gen_pat_match[7].idel_pat1_match_fall1_r[7]_i_1_n_0\,
      Q => \gen_pat_match_div2.gen_pat_match[7].idel_pat1_match_fall1_r_reg\,
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[7].idel_pat1_match_rise1_r[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_rise1_r_reg[7]_67\(0),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_rise1_r_reg[7]_67\(1),
      O => \gen_pat_match_div2.gen_pat_match[7].idel_pat1_match_rise1_r[7]_i_1_n_0\
    );
\gen_pat_match_div2.gen_pat_match[7].idel_pat1_match_rise1_r_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \gen_pat_match_div2.gen_pat_match[7].idel_pat1_match_rise1_r[7]_i_1_n_0\,
      Q => \gen_pat_match_div2.gen_pat_match[7].idel_pat1_match_rise1_r_reg\,
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[7].pat0_match_fall0_r[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_fall0_r_reg[7]_51\(1),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_fall0_r_reg[7]_51\(0),
      O => \gen_pat_match_div2.gen_pat_match[7].pat0_match_fall0_r[7]_i_1_n_0\
    );
\gen_pat_match_div2.gen_pat_match[7].pat0_match_fall0_r_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \gen_pat_match_div2.gen_pat_match[7].pat0_match_fall0_r[7]_i_1_n_0\,
      Q => pat0_match_fall0_r(7),
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[7].pat0_match_fall1_r[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_fall1_r_reg[7]_35\(1),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_fall1_r_reg[7]_35\(0),
      O => \gen_pat_match_div2.gen_pat_match[7].pat0_match_fall1_r[7]_i_1_n_0\
    );
\gen_pat_match_div2.gen_pat_match[7].pat0_match_fall1_r_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \gen_pat_match_div2.gen_pat_match[7].pat0_match_fall1_r[7]_i_1_n_0\,
      Q => pat0_match_fall1_r(7),
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[7].pat0_match_rise0_r[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_rise0_r_reg[7]_19\(1),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_rise0_r_reg[7]_19\(0),
      O => \gen_pat_match_div2.gen_pat_match[7].pat0_match_rise0_r[7]_i_1_n_0\
    );
\gen_pat_match_div2.gen_pat_match[7].pat0_match_rise0_r_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \gen_pat_match_div2.gen_pat_match[7].pat0_match_rise0_r[7]_i_1_n_0\,
      Q => pat0_match_rise0_r(7),
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[7].pat0_match_rise1_r[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_rise1_r_reg[7]_67\(0),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_rise1_r_reg[7]_67\(1),
      O => \gen_pat_match_div2.gen_pat_match[7].pat0_match_rise1_r[7]_i_1_n_0\
    );
\gen_pat_match_div2.gen_pat_match[7].pat0_match_rise1_r_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \gen_pat_match_div2.gen_pat_match[7].pat0_match_rise1_r[7]_i_1_n_0\,
      Q => pat0_match_rise1_r(7),
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[7].pat1_match_fall0_r[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_fall0_r_reg[7]_51\(0),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_fall0_r_reg[7]_51\(1),
      O => \gen_pat_match_div2.gen_pat_match[7].pat1_match_fall0_r[7]_i_1_n_0\
    );
\gen_pat_match_div2.gen_pat_match[7].pat1_match_fall0_r_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \gen_pat_match_div2.gen_pat_match[7].pat1_match_fall0_r[7]_i_1_n_0\,
      Q => \gen_pat_match_div2.gen_pat_match[7].pat1_match_fall0_r_reg\,
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[7].pat1_match_rise0_r[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_rise0_r_reg[7]_19\(0),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_rise0_r_reg[7]_19\(1),
      O => \gen_pat_match_div2.gen_pat_match[7].pat1_match_rise0_r[7]_i_1_n_0\
    );
\gen_pat_match_div2.gen_pat_match[7].pat1_match_rise0_r_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \gen_pat_match_div2.gen_pat_match[7].pat1_match_rise0_r[7]_i_1_n_0\,
      Q => \gen_pat_match_div2.gen_pat_match[7].pat1_match_rise0_r_reg\,
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[7].pat1_match_rise1_r[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_rise1_r_reg[7]_67\(1),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_rise1_r_reg[7]_67\(0),
      O => \gen_pat_match_div2.gen_pat_match[7].pat1_match_rise1_r[7]_i_1_n_0\
    );
\gen_pat_match_div2.gen_pat_match[7].pat1_match_rise1_r_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \gen_pat_match_div2.gen_pat_match[7].pat1_match_rise1_r[7]_i_1_n_0\,
      Q => \gen_pat_match_div2.gen_pat_match[7].pat1_match_rise1_r_reg\,
      R => '0'
    );
\gen_pat_match_div2.idel_pat0_data_match_r_reg\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \idel_pat0_data_match_r0__0\,
      Q => \gen_pat_match_div2.idel_pat0_data_match_r_reg_n_0\,
      R => '0'
    );
\gen_pat_match_div2.idel_pat0_match_fall0_and_r_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008000"
    )
        port map (
      I0 => idel_pat0_match_fall0_r(2),
      I1 => idel_pat0_match_fall0_r(3),
      I2 => idel_pat0_match_fall0_r(0),
      I3 => idel_pat0_match_fall0_r(1),
      I4 => \gen_pat_match_div2.idel_pat0_match_fall0_and_r_i_2_n_0\,
      O => \gen_pat_match_div2.idel_pat0_match_fall0_and_r_i_1_n_0\
    );
\gen_pat_match_div2.idel_pat0_match_fall0_and_r_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => idel_pat0_match_fall0_r(5),
      I1 => idel_pat0_match_fall0_r(4),
      I2 => idel_pat0_match_fall0_r(7),
      I3 => idel_pat0_match_fall0_r(6),
      O => \gen_pat_match_div2.idel_pat0_match_fall0_and_r_i_2_n_0\
    );
\gen_pat_match_div2.idel_pat0_match_fall0_and_r_reg\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \gen_pat_match_div2.idel_pat0_match_fall0_and_r_i_1_n_0\,
      Q => idel_pat0_match_fall0_and_r,
      R => '0'
    );
\gen_pat_match_div2.idel_pat0_match_fall1_and_r_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008000"
    )
        port map (
      I0 => idel_pat0_match_fall1_r(2),
      I1 => idel_pat0_match_fall1_r(3),
      I2 => idel_pat0_match_fall1_r(0),
      I3 => idel_pat0_match_fall1_r(1),
      I4 => \gen_pat_match_div2.idel_pat0_match_fall1_and_r_i_2_n_0\,
      O => \gen_pat_match_div2.idel_pat0_match_fall1_and_r_i_1_n_0\
    );
\gen_pat_match_div2.idel_pat0_match_fall1_and_r_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => idel_pat0_match_fall1_r(5),
      I1 => idel_pat0_match_fall1_r(4),
      I2 => idel_pat0_match_fall1_r(7),
      I3 => idel_pat0_match_fall1_r(6),
      O => \gen_pat_match_div2.idel_pat0_match_fall1_and_r_i_2_n_0\
    );
\gen_pat_match_div2.idel_pat0_match_fall1_and_r_reg\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \gen_pat_match_div2.idel_pat0_match_fall1_and_r_i_1_n_0\,
      Q => idel_pat0_match_fall1_and_r,
      R => '0'
    );
\gen_pat_match_div2.idel_pat0_match_rise0_and_r_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008000"
    )
        port map (
      I0 => idel_pat0_match_rise0_r(2),
      I1 => idel_pat0_match_rise0_r(3),
      I2 => idel_pat0_match_rise0_r(0),
      I3 => idel_pat0_match_rise0_r(1),
      I4 => \gen_pat_match_div2.idel_pat0_match_rise0_and_r_i_2_n_0\,
      O => \gen_pat_match_div2.idel_pat0_match_rise0_and_r_i_1_n_0\
    );
\gen_pat_match_div2.idel_pat0_match_rise0_and_r_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => idel_pat0_match_rise0_r(5),
      I1 => idel_pat0_match_rise0_r(4),
      I2 => idel_pat0_match_rise0_r(7),
      I3 => idel_pat0_match_rise0_r(6),
      O => \gen_pat_match_div2.idel_pat0_match_rise0_and_r_i_2_n_0\
    );
\gen_pat_match_div2.idel_pat0_match_rise0_and_r_reg\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \gen_pat_match_div2.idel_pat0_match_rise0_and_r_i_1_n_0\,
      Q => idel_pat0_match_rise0_and_r,
      R => '0'
    );
\gen_pat_match_div2.idel_pat0_match_rise1_and_r_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008000"
    )
        port map (
      I0 => idel_pat0_match_rise1_r(2),
      I1 => idel_pat0_match_rise1_r(3),
      I2 => idel_pat0_match_rise1_r(0),
      I3 => idel_pat0_match_rise1_r(1),
      I4 => \gen_pat_match_div2.idel_pat0_match_rise1_and_r_i_2_n_0\,
      O => \gen_pat_match_div2.idel_pat0_match_rise1_and_r_i_1_n_0\
    );
\gen_pat_match_div2.idel_pat0_match_rise1_and_r_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => idel_pat0_match_rise1_r(5),
      I1 => idel_pat0_match_rise1_r(4),
      I2 => idel_pat0_match_rise1_r(7),
      I3 => idel_pat0_match_rise1_r(6),
      O => \gen_pat_match_div2.idel_pat0_match_rise1_and_r_i_2_n_0\
    );
\gen_pat_match_div2.idel_pat0_match_rise1_and_r_reg\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \gen_pat_match_div2.idel_pat0_match_rise1_and_r_i_1_n_0\,
      Q => idel_pat0_match_rise1_and_r,
      R => '0'
    );
\gen_pat_match_div2.idel_pat1_data_match_r_reg\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \idel_pat1_data_match_r0__0\,
      Q => \gen_pat_match_div2.idel_pat1_data_match_r_reg_n_0\,
      R => '0'
    );
\gen_pat_match_div2.idel_pat1_match_fall0_and_r_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008000"
    )
        port map (
      I0 => \gen_pat_match_div2.gen_pat_match[2].idel_pat1_match_fall0_r_reg\,
      I1 => \gen_pat_match_div2.gen_pat_match[3].idel_pat1_match_fall0_r_reg\,
      I2 => idel_pat0_match_fall0_r(0),
      I3 => \gen_pat_match_div2.gen_pat_match[1].idel_pat1_match_fall0_r_reg\,
      I4 => \gen_pat_match_div2.idel_pat1_match_fall0_and_r_i_2_n_0\,
      O => \gen_pat_match_div2.idel_pat1_match_fall0_and_r_i_1_n_0\
    );
\gen_pat_match_div2.idel_pat1_match_fall0_and_r_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \gen_pat_match_div2.gen_pat_match[5].idel_pat1_match_fall0_r_reg\,
      I1 => idel_pat0_match_fall0_r(4),
      I2 => \gen_pat_match_div2.gen_pat_match[7].idel_pat1_match_fall0_r_reg\,
      I3 => \gen_pat_match_div2.gen_pat_match[6].idel_pat1_match_fall0_r_reg\,
      O => \gen_pat_match_div2.idel_pat1_match_fall0_and_r_i_2_n_0\
    );
\gen_pat_match_div2.idel_pat1_match_fall0_and_r_reg\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \gen_pat_match_div2.idel_pat1_match_fall0_and_r_i_1_n_0\,
      Q => idel_pat1_match_fall0_and_r,
      R => '0'
    );
\gen_pat_match_div2.idel_pat1_match_fall1_and_r_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008000"
    )
        port map (
      I0 => idel_pat0_match_fall1_r(2),
      I1 => \gen_pat_match_div2.gen_pat_match[3].idel_pat1_match_fall1_r_reg\,
      I2 => \gen_pat_match_div2.gen_pat_match[0].idel_pat1_match_fall1_r_reg\,
      I3 => \gen_pat_match_div2.gen_pat_match[1].idel_pat1_match_fall1_r_reg\,
      I4 => \gen_pat_match_div2.idel_pat1_match_fall1_and_r_i_2_n_0\,
      O => \gen_pat_match_div2.idel_pat1_match_fall1_and_r_i_1_n_0\
    );
\gen_pat_match_div2.idel_pat1_match_fall1_and_r_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \gen_pat_match_div2.gen_pat_match[5].idel_pat1_match_fall1_r_reg\,
      I1 => \gen_pat_match_div2.gen_pat_match[4].idel_pat1_match_fall1_r_reg\,
      I2 => \gen_pat_match_div2.gen_pat_match[7].idel_pat1_match_fall1_r_reg\,
      I3 => idel_pat0_match_fall1_r(6),
      O => \gen_pat_match_div2.idel_pat1_match_fall1_and_r_i_2_n_0\
    );
\gen_pat_match_div2.idel_pat1_match_fall1_and_r_reg\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \gen_pat_match_div2.idel_pat1_match_fall1_and_r_i_1_n_0\,
      Q => idel_pat1_match_fall1_and_r,
      R => '0'
    );
\gen_pat_match_div2.idel_pat1_match_rise0_and_r_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008000"
    )
        port map (
      I0 => \gen_pat_match_div2.gen_pat_match[2].idel_pat1_match_rise0_r_reg\,
      I1 => idel_pat0_match_rise0_r(3),
      I2 => \gen_pat_match_div2.gen_pat_match[0].idel_pat1_match_rise0_r_reg\,
      I3 => \gen_pat_match_div2.gen_pat_match[1].idel_pat1_match_rise0_r_reg\,
      I4 => \gen_pat_match_div2.idel_pat1_match_rise0_and_r_i_2_n_0\,
      O => \gen_pat_match_div2.idel_pat1_match_rise0_and_r_i_1_n_0\
    );
\gen_pat_match_div2.idel_pat1_match_rise0_and_r_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \gen_pat_match_div2.gen_pat_match[5].idel_pat1_match_rise0_r_reg\,
      I1 => \gen_pat_match_div2.gen_pat_match[4].idel_pat1_match_rise0_r_reg\,
      I2 => idel_pat0_match_rise0_r(7),
      I3 => \gen_pat_match_div2.gen_pat_match[6].idel_pat1_match_rise0_r_reg\,
      O => \gen_pat_match_div2.idel_pat1_match_rise0_and_r_i_2_n_0\
    );
\gen_pat_match_div2.idel_pat1_match_rise0_and_r_reg\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \gen_pat_match_div2.idel_pat1_match_rise0_and_r_i_1_n_0\,
      Q => idel_pat1_match_rise0_and_r,
      R => '0'
    );
\gen_pat_match_div2.idel_pat1_match_rise1_and_r_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008000"
    )
        port map (
      I0 => \gen_pat_match_div2.gen_pat_match[2].idel_pat1_match_rise1_r_reg\,
      I1 => \gen_pat_match_div2.gen_pat_match[3].idel_pat1_match_rise1_r_reg\,
      I2 => \gen_pat_match_div2.gen_pat_match[0].idel_pat1_match_rise1_r_reg\,
      I3 => idel_pat0_match_rise1_r(1),
      I4 => \gen_pat_match_div2.idel_pat1_match_rise1_and_r_i_2_n_0\,
      O => \gen_pat_match_div2.idel_pat1_match_rise1_and_r_i_1_n_0\
    );
\gen_pat_match_div2.idel_pat1_match_rise1_and_r_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => idel_pat0_match_rise1_r(5),
      I1 => \gen_pat_match_div2.gen_pat_match[4].idel_pat1_match_rise1_r_reg\,
      I2 => \gen_pat_match_div2.gen_pat_match[7].idel_pat1_match_rise1_r_reg\,
      I3 => \gen_pat_match_div2.gen_pat_match[6].idel_pat1_match_rise1_r_reg\,
      O => \gen_pat_match_div2.idel_pat1_match_rise1_and_r_i_2_n_0\
    );
\gen_pat_match_div2.idel_pat1_match_rise1_and_r_reg\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \gen_pat_match_div2.idel_pat1_match_rise1_and_r_i_1_n_0\,
      Q => idel_pat1_match_rise1_and_r,
      R => '0'
    );
\gen_pat_match_div2.idel_pat_data_match_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFE0"
    )
        port map (
      I0 => \gen_pat_match_div2.idel_pat1_data_match_r_reg_n_0\,
      I1 => \gen_pat_match_div2.idel_pat0_data_match_r_reg_n_0\,
      I2 => sr_valid_r2,
      I3 => \gen_pat_match_div2.idel_pat_data_match_reg_n_0\,
      O => \gen_pat_match_div2.idel_pat_data_match_i_1_n_0\
    );
\gen_pat_match_div2.idel_pat_data_match_reg\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \gen_pat_match_div2.idel_pat_data_match_i_1_n_0\,
      Q => \gen_pat_match_div2.idel_pat_data_match_reg_n_0\,
      R => '0'
    );
\gen_pat_match_div2.pat0_data_match_r_reg\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \pat0_data_match_r0__0\,
      Q => \gen_pat_match_div2.pat0_data_match_r_reg_n_0\,
      R => '0'
    );
\gen_pat_match_div2.pat0_match_fall0_and_r_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008000"
    )
        port map (
      I0 => pat0_match_fall0_r(2),
      I1 => pat0_match_fall0_r(3),
      I2 => pat0_match_fall0_r(0),
      I3 => pat0_match_fall0_r(1),
      I4 => \gen_pat_match_div2.pat0_match_fall0_and_r_i_2_n_0\,
      O => \gen_pat_match_div2.pat0_match_fall0_and_r_i_1_n_0\
    );
\gen_pat_match_div2.pat0_match_fall0_and_r_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => pat0_match_fall0_r(5),
      I1 => pat0_match_fall0_r(4),
      I2 => pat0_match_fall0_r(7),
      I3 => pat0_match_fall0_r(6),
      O => \gen_pat_match_div2.pat0_match_fall0_and_r_i_2_n_0\
    );
\gen_pat_match_div2.pat0_match_fall0_and_r_reg\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \gen_pat_match_div2.pat0_match_fall0_and_r_i_1_n_0\,
      Q => pat0_match_fall0_and_r,
      R => '0'
    );
\gen_pat_match_div2.pat0_match_fall1_and_r_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008000"
    )
        port map (
      I0 => pat0_match_fall1_r(2),
      I1 => pat0_match_fall1_r(3),
      I2 => pat0_match_fall1_r(0),
      I3 => pat0_match_fall1_r(1),
      I4 => \gen_pat_match_div2.pat0_match_fall1_and_r_i_2_n_0\,
      O => \gen_pat_match_div2.pat0_match_fall1_and_r_i_1_n_0\
    );
\gen_pat_match_div2.pat0_match_fall1_and_r_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => pat0_match_fall1_r(5),
      I1 => pat0_match_fall1_r(4),
      I2 => pat0_match_fall1_r(7),
      I3 => pat0_match_fall1_r(6),
      O => \gen_pat_match_div2.pat0_match_fall1_and_r_i_2_n_0\
    );
\gen_pat_match_div2.pat0_match_fall1_and_r_reg\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \gen_pat_match_div2.pat0_match_fall1_and_r_i_1_n_0\,
      Q => pat0_match_fall1_and_r,
      R => '0'
    );
\gen_pat_match_div2.pat0_match_rise0_and_r_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008000"
    )
        port map (
      I0 => pat0_match_rise0_r(2),
      I1 => pat0_match_rise0_r(3),
      I2 => pat0_match_rise0_r(0),
      I3 => pat0_match_rise0_r(1),
      I4 => \gen_pat_match_div2.pat0_match_rise0_and_r_i_2_n_0\,
      O => \gen_pat_match_div2.pat0_match_rise0_and_r_i_1_n_0\
    );
\gen_pat_match_div2.pat0_match_rise0_and_r_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => pat0_match_rise0_r(5),
      I1 => pat0_match_rise0_r(4),
      I2 => pat0_match_rise0_r(7),
      I3 => pat0_match_rise0_r(6),
      O => \gen_pat_match_div2.pat0_match_rise0_and_r_i_2_n_0\
    );
\gen_pat_match_div2.pat0_match_rise0_and_r_reg\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \gen_pat_match_div2.pat0_match_rise0_and_r_i_1_n_0\,
      Q => pat0_match_rise0_and_r,
      R => '0'
    );
\gen_pat_match_div2.pat0_match_rise1_and_r_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008000"
    )
        port map (
      I0 => pat0_match_rise1_r(2),
      I1 => pat0_match_rise1_r(3),
      I2 => pat0_match_rise1_r(0),
      I3 => pat0_match_rise1_r(1),
      I4 => \gen_pat_match_div2.pat0_match_rise1_and_r_i_2_n_0\,
      O => \gen_pat_match_div2.pat0_match_rise1_and_r_i_1_n_0\
    );
\gen_pat_match_div2.pat0_match_rise1_and_r_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => pat0_match_rise1_r(5),
      I1 => pat0_match_rise1_r(4),
      I2 => pat0_match_rise1_r(7),
      I3 => pat0_match_rise1_r(6),
      O => \gen_pat_match_div2.pat0_match_rise1_and_r_i_2_n_0\
    );
\gen_pat_match_div2.pat0_match_rise1_and_r_reg\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \gen_pat_match_div2.pat0_match_rise1_and_r_i_1_n_0\,
      Q => pat0_match_rise1_and_r,
      R => '0'
    );
\gen_pat_match_div2.pat1_data_match_r_reg\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \pat1_data_match_r0__0\,
      Q => \gen_pat_match_div2.pat1_data_match_r_reg_n_0\,
      R => '0'
    );
\gen_pat_match_div2.pat1_match_fall0_and_r_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008000"
    )
        port map (
      I0 => \gen_pat_match_div2.gen_pat_match[2].pat1_match_fall0_r_reg\,
      I1 => \gen_pat_match_div2.gen_pat_match[3].pat1_match_fall0_r_reg\,
      I2 => \gen_pat_match_div2.gen_pat_match[0].pat1_match_fall0_r_reg\,
      I3 => pat0_match_fall0_r(1),
      I4 => \gen_pat_match_div2.pat1_match_fall0_and_r_i_2_n_0\,
      O => \gen_pat_match_div2.pat1_match_fall0_and_r_i_1_n_0\
    );
\gen_pat_match_div2.pat1_match_fall0_and_r_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => pat0_match_fall0_r(5),
      I1 => \gen_pat_match_div2.gen_pat_match[4].pat1_match_fall0_r_reg\,
      I2 => \gen_pat_match_div2.gen_pat_match[7].pat1_match_fall0_r_reg\,
      I3 => \gen_pat_match_div2.gen_pat_match[6].pat1_match_fall0_r_reg\,
      O => \gen_pat_match_div2.pat1_match_fall0_and_r_i_2_n_0\
    );
\gen_pat_match_div2.pat1_match_fall0_and_r_reg\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \gen_pat_match_div2.pat1_match_fall0_and_r_i_1_n_0\,
      Q => pat1_match_fall0_and_r,
      R => '0'
    );
\gen_pat_match_div2.pat1_match_fall1_and_r_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008000"
    )
        port map (
      I0 => \gen_pat_match_div2.gen_pat_match[2].pat1_match_fall1_r_reg\,
      I1 => pat0_match_fall1_r(3),
      I2 => \gen_pat_match_div2.gen_pat_match[0].pat1_match_fall1_r_reg\,
      I3 => \gen_pat_match_div2.gen_pat_match[1].pat1_match_fall1_r_reg\,
      I4 => \gen_pat_match_div2.pat1_match_fall1_and_r_i_2_n_0\,
      O => \gen_pat_match_div2.pat1_match_fall1_and_r_i_1_n_0\
    );
\gen_pat_match_div2.pat1_match_fall1_and_r_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \gen_pat_match_div2.gen_pat_match[5].pat1_match_fall1_r_reg\,
      I1 => \gen_pat_match_div2.gen_pat_match[4].pat1_match_fall1_r_reg\,
      I2 => pat0_match_fall1_r(7),
      I3 => \gen_pat_match_div2.gen_pat_match[6].pat1_match_fall1_r_reg\,
      O => \gen_pat_match_div2.pat1_match_fall1_and_r_i_2_n_0\
    );
\gen_pat_match_div2.pat1_match_fall1_and_r_reg\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \gen_pat_match_div2.pat1_match_fall1_and_r_i_1_n_0\,
      Q => pat1_match_fall1_and_r,
      R => '0'
    );
\gen_pat_match_div2.pat1_match_rise0_and_r_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008000"
    )
        port map (
      I0 => \gen_pat_match_div2.gen_pat_match[2].pat1_match_rise0_r_reg\,
      I1 => \gen_pat_match_div2.gen_pat_match[3].pat1_match_rise0_r_reg\,
      I2 => pat0_match_rise0_r(0),
      I3 => idel_pat0_match_rise0_r(1),
      I4 => \gen_pat_match_div2.pat1_match_rise0_and_r_i_2_n_0\,
      O => \gen_pat_match_div2.pat1_match_rise0_and_r_i_1_n_0\
    );
\gen_pat_match_div2.pat1_match_rise0_and_r_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => idel_pat0_match_rise0_r(5),
      I1 => pat0_match_rise0_r(4),
      I2 => \gen_pat_match_div2.gen_pat_match[7].pat1_match_rise0_r_reg\,
      I3 => \gen_pat_match_div2.gen_pat_match[6].pat1_match_rise0_r_reg\,
      O => \gen_pat_match_div2.pat1_match_rise0_and_r_i_2_n_0\
    );
\gen_pat_match_div2.pat1_match_rise0_and_r_reg\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \gen_pat_match_div2.pat1_match_rise0_and_r_i_1_n_0\,
      Q => pat1_match_rise0_and_r,
      R => '0'
    );
\gen_pat_match_div2.pat1_match_rise1_and_r_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008000"
    )
        port map (
      I0 => pat0_match_rise1_r(2),
      I1 => \gen_pat_match_div2.gen_pat_match[3].pat1_match_rise1_r_reg\,
      I2 => \gen_pat_match_div2.gen_pat_match[0].pat1_match_rise1_r_reg\,
      I3 => \gen_pat_match_div2.gen_pat_match[1].pat1_match_rise1_r_reg\,
      I4 => \gen_pat_match_div2.pat1_match_rise1_and_r_i_2_n_0\,
      O => \gen_pat_match_div2.pat1_match_rise1_and_r_i_1_n_0\
    );
\gen_pat_match_div2.pat1_match_rise1_and_r_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \gen_pat_match_div2.gen_pat_match[5].pat1_match_rise1_r_reg\,
      I1 => \gen_pat_match_div2.gen_pat_match[4].pat1_match_rise1_r_reg\,
      I2 => \gen_pat_match_div2.gen_pat_match[7].pat1_match_rise1_r_reg\,
      I3 => pat0_match_rise1_r(6),
      O => \gen_pat_match_div2.pat1_match_rise1_and_r_i_2_n_0\
    );
\gen_pat_match_div2.pat1_match_rise1_and_r_reg\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \gen_pat_match_div2.pat1_match_rise1_and_r_i_1_n_0\,
      Q => pat1_match_rise1_and_r,
      R => '0'
    );
\gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_fall0_r_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^e\(0),
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_fall0_r_reg[0][0]_0\(0),
      Q => \gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_fall0_r_reg[0]_37\(0),
      R => '0'
    );
\gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_fall0_r_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^e\(0),
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_fall0_r_reg[0]_37\(0),
      Q => \gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_fall0_r_reg[0]_37\(1),
      R => '0'
    );
\gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_fall1_r_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^e\(0),
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_fall1_r_reg[0][0]_0\(0),
      Q => \gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_fall1_r_reg[0]_21\(0),
      R => '0'
    );
\gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_fall1_r_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^e\(0),
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_fall1_r_reg[0]_21\(0),
      Q => \gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_fall1_r_reg[0]_21\(1),
      R => '0'
    );
\gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_rise0_r_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^e\(0),
      D => D(0),
      Q => \gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_rise0_r_reg[0]_5\(0),
      R => '0'
    );
\gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_rise0_r_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^e\(0),
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_rise0_r_reg[0]_5\(0),
      Q => \gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_rise0_r_reg[0]_5\(1),
      R => '0'
    );
\gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_rise1_r_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^e\(0),
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_rise1_r_reg[0][0]_0\(0),
      Q => \gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_rise1_r_reg[0]_53\(0),
      R => '0'
    );
\gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_rise1_r_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^e\(0),
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_rise1_r_reg[0]_53\(0),
      Q => \gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_rise1_r_reg[0]_53\(1),
      R => '0'
    );
\gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_fall0_r_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^e\(0),
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_fall1_r_reg[7][0]_0\(7),
      Q => \gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_fall0_r_reg[1]_39\(0),
      R => '0'
    );
\gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_fall0_r_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^e\(0),
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_fall0_r_reg[1]_39\(0),
      Q => \gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_fall0_r_reg[1]_39\(1),
      R => '0'
    );
\gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_fall1_r_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^e\(0),
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_fall1_r_reg[7][0]_0\(21),
      Q => \gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_fall1_r_reg[1]_23\(0),
      R => '0'
    );
\gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_fall1_r_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^e\(0),
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_fall1_r_reg[1]_23\(0),
      Q => \gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_fall1_r_reg[1]_23\(1),
      R => '0'
    );
\gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_rise0_r_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^e\(0),
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_fall1_r_reg[7][0]_0\(0),
      Q => \gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_rise0_r_reg[1]_7\(0),
      R => '0'
    );
\gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_rise0_r_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^e\(0),
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_rise0_r_reg[1]_7\(0),
      Q => \gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_rise0_r_reg[1]_7\(1),
      R => '0'
    );
\gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_rise1_r_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^e\(0),
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_fall1_r_reg[7][0]_0\(14),
      Q => \gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_rise1_r_reg[1]_55\(0),
      R => '0'
    );
\gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_rise1_r_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^e\(0),
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_rise1_r_reg[1]_55\(0),
      Q => \gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_rise1_r_reg[1]_55\(1),
      R => '0'
    );
\gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_fall0_r_reg[2][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^e\(0),
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_fall1_r_reg[7][0]_0\(8),
      Q => \gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_fall0_r_reg[2]_41\(0),
      R => '0'
    );
\gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_fall0_r_reg[2][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^e\(0),
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_fall0_r_reg[2]_41\(0),
      Q => \gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_fall0_r_reg[2]_41\(1),
      R => '0'
    );
\gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_fall1_r_reg[2][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^e\(0),
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_fall1_r_reg[7][0]_0\(22),
      Q => \gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_fall1_r_reg[2]_25\(0),
      R => '0'
    );
\gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_fall1_r_reg[2][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^e\(0),
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_fall1_r_reg[2]_25\(0),
      Q => \gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_fall1_r_reg[2]_25\(1),
      R => '0'
    );
\gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_rise0_r_reg[2][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^e\(0),
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_fall1_r_reg[7][0]_0\(1),
      Q => \gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_rise0_r_reg[2]_9\(0),
      R => '0'
    );
\gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_rise0_r_reg[2][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^e\(0),
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_rise0_r_reg[2]_9\(0),
      Q => \gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_rise0_r_reg[2]_9\(1),
      R => '0'
    );
\gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_rise1_r_reg[2][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^e\(0),
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_fall1_r_reg[7][0]_0\(15),
      Q => \gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_rise1_r_reg[2]_57\(0),
      R => '0'
    );
\gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_rise1_r_reg[2][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^e\(0),
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_rise1_r_reg[2]_57\(0),
      Q => \gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_rise1_r_reg[2]_57\(1),
      R => '0'
    );
\gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_fall0_r_reg[3][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^e\(0),
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_fall1_r_reg[7][0]_0\(9),
      Q => \gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_fall0_r_reg[3]_43\(0),
      R => '0'
    );
\gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_fall0_r_reg[3][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^e\(0),
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_fall0_r_reg[3]_43\(0),
      Q => \gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_fall0_r_reg[3]_43\(1),
      R => '0'
    );
\gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_fall1_r_reg[3][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^e\(0),
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_fall1_r_reg[7][0]_0\(23),
      Q => \gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_fall1_r_reg[3]_27\(0),
      R => '0'
    );
\gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_fall1_r_reg[3][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^e\(0),
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_fall1_r_reg[3]_27\(0),
      Q => \gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_fall1_r_reg[3]_27\(1),
      R => '0'
    );
\gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_rise0_r_reg[3][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^e\(0),
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_fall1_r_reg[7][0]_0\(2),
      Q => \gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_rise0_r_reg[3]_11\(0),
      R => '0'
    );
\gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_rise0_r_reg[3][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^e\(0),
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_rise0_r_reg[3]_11\(0),
      Q => \gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_rise0_r_reg[3]_11\(1),
      R => '0'
    );
\gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_rise1_r_reg[3][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^e\(0),
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_fall1_r_reg[7][0]_0\(16),
      Q => \gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_rise1_r_reg[3]_59\(0),
      R => '0'
    );
\gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_rise1_r_reg[3][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^e\(0),
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_rise1_r_reg[3]_59\(0),
      Q => \gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_rise1_r_reg[3]_59\(1),
      R => '0'
    );
\gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_fall0_r_reg[4][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^e\(0),
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_fall1_r_reg[7][0]_0\(10),
      Q => \gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_fall0_r_reg[4]_45\(0),
      R => '0'
    );
\gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_fall0_r_reg[4][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^e\(0),
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_fall0_r_reg[4]_45\(0),
      Q => \gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_fall0_r_reg[4]_45\(1),
      R => '0'
    );
\gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_fall1_r_reg[4][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^e\(0),
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_fall1_r_reg[7][0]_0\(24),
      Q => \gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_fall1_r_reg[4]_29\(0),
      R => '0'
    );
\gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_fall1_r_reg[4][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^e\(0),
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_fall1_r_reg[4]_29\(0),
      Q => \gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_fall1_r_reg[4]_29\(1),
      R => '0'
    );
\gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_rise0_r_reg[4][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^e\(0),
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_fall1_r_reg[7][0]_0\(3),
      Q => \gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_rise0_r_reg[4]_13\(0),
      R => '0'
    );
\gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_rise0_r_reg[4][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^e\(0),
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_rise0_r_reg[4]_13\(0),
      Q => \gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_rise0_r_reg[4]_13\(1),
      R => '0'
    );
\gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_rise1_r_reg[4][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^e\(0),
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_fall1_r_reg[7][0]_0\(17),
      Q => \gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_rise1_r_reg[4]_61\(0),
      R => '0'
    );
\gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_rise1_r_reg[4][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^e\(0),
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_rise1_r_reg[4]_61\(0),
      Q => \gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_rise1_r_reg[4]_61\(1),
      R => '0'
    );
\gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_fall0_r_reg[5][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^e\(0),
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_fall1_r_reg[7][0]_0\(11),
      Q => \gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_fall0_r_reg[5]_47\(0),
      R => '0'
    );
\gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_fall0_r_reg[5][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^e\(0),
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_fall0_r_reg[5]_47\(0),
      Q => \gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_fall0_r_reg[5]_47\(1),
      R => '0'
    );
\gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_fall1_r_reg[5][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^e\(0),
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_fall1_r_reg[7][0]_0\(25),
      Q => \gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_fall1_r_reg[5]_31\(0),
      R => '0'
    );
\gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_fall1_r_reg[5][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^e\(0),
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_fall1_r_reg[5]_31\(0),
      Q => \gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_fall1_r_reg[5]_31\(1),
      R => '0'
    );
\gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_rise0_r_reg[5][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^e\(0),
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_fall1_r_reg[7][0]_0\(4),
      Q => \gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_rise0_r_reg[5]_15\(0),
      R => '0'
    );
\gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_rise0_r_reg[5][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^e\(0),
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_rise0_r_reg[5]_15\(0),
      Q => \gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_rise0_r_reg[5]_15\(1),
      R => '0'
    );
\gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_rise1_r_reg[5][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^e\(0),
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_fall1_r_reg[7][0]_0\(18),
      Q => \gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_rise1_r_reg[5]_63\(0),
      R => '0'
    );
\gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_rise1_r_reg[5][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^e\(0),
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_rise1_r_reg[5]_63\(0),
      Q => \gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_rise1_r_reg[5]_63\(1),
      R => '0'
    );
\gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_fall0_r_reg[6][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^e\(0),
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_fall1_r_reg[7][0]_0\(12),
      Q => \gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_fall0_r_reg[6]_49\(0),
      R => '0'
    );
\gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_fall0_r_reg[6][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^e\(0),
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_fall0_r_reg[6]_49\(0),
      Q => \gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_fall0_r_reg[6]_49\(1),
      R => '0'
    );
\gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_fall1_r_reg[6][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^e\(0),
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_fall1_r_reg[7][0]_0\(26),
      Q => \gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_fall1_r_reg[6]_33\(0),
      R => '0'
    );
\gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_fall1_r_reg[6][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^e\(0),
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_fall1_r_reg[6]_33\(0),
      Q => \gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_fall1_r_reg[6]_33\(1),
      R => '0'
    );
\gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_rise0_r_reg[6][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^e\(0),
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_fall1_r_reg[7][0]_0\(5),
      Q => \gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_rise0_r_reg[6]_17\(0),
      R => '0'
    );
\gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_rise0_r_reg[6][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^e\(0),
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_rise0_r_reg[6]_17\(0),
      Q => \gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_rise0_r_reg[6]_17\(1),
      R => '0'
    );
\gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_rise1_r_reg[6][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^e\(0),
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_fall1_r_reg[7][0]_0\(19),
      Q => \gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_rise1_r_reg[6]_65\(0),
      R => '0'
    );
\gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_rise1_r_reg[6][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^e\(0),
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_rise1_r_reg[6]_65\(0),
      Q => \gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_rise1_r_reg[6]_65\(1),
      R => '0'
    );
\gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_fall0_r_reg[7][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^e\(0),
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_fall1_r_reg[7][0]_0\(13),
      Q => \gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_fall0_r_reg[7]_51\(0),
      R => '0'
    );
\gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_fall0_r_reg[7][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^e\(0),
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_fall0_r_reg[7]_51\(0),
      Q => \gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_fall0_r_reg[7]_51\(1),
      R => '0'
    );
\gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_fall1_r_reg[7][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^e\(0),
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_fall1_r_reg[7][0]_0\(27),
      Q => \gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_fall1_r_reg[7]_35\(0),
      R => '0'
    );
\gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_fall1_r_reg[7][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^e\(0),
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_fall1_r_reg[7]_35\(0),
      Q => \gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_fall1_r_reg[7]_35\(1),
      R => '0'
    );
\gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_rise0_r_reg[7][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^e\(0),
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_fall1_r_reg[7][0]_0\(6),
      Q => \gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_rise0_r_reg[7]_19\(0),
      R => '0'
    );
\gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_rise0_r_reg[7][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^e\(0),
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_rise0_r_reg[7]_19\(0),
      Q => \gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_rise0_r_reg[7]_19\(1),
      R => '0'
    );
\gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_rise1_r_reg[7][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^e\(0),
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_fall1_r_reg[7][0]_0\(20),
      Q => \gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_rise1_r_reg[7]_67\(0),
      R => '0'
    );
\gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_rise1_r_reg[7][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^e\(0),
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_rise1_r_reg[7]_67\(0),
      Q => \gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_rise1_r_reg[7]_67\(1),
      R => '0'
    );
\gen_sr_match_div2.gen_sr_match[0].old_sr_diff_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \gen_sr_match_div2.gen_sr_match[0].old_sr_match_cyc2_r_reg\,
      Q => \gen_sr_match_div2.gen_sr_match[0].old_sr_diff_r_reg_n_0_[0]\,
      R => \gen_sr_match_div2.gen_sr_match[0].prev_sr_diff_r[0]_i_1_n_0\
    );
\gen_sr_match_div2.gen_sr_match[0].old_sr_match_cyc2_r_reg0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \gen_sr_match_div2.gen_sr_match[0].old_sr_match_rise1_r_reg_n_0_[0]\,
      I1 => \gen_sr_match_div2.gen_sr_match[0].old_sr_match_fall0_r_reg_n_0_[0]\,
      I2 => \gen_sr_match_div2.gen_sr_match[0].old_sr_match_rise0_r_reg_n_0_[0]\,
      I3 => \gen_sr_match_div2.gen_sr_match[0].old_sr_match_fall1_r_reg_n_0_[0]\,
      O => \gen_sr_match_div2.gen_sr_match[0].old_sr_match_cyc2_r_reg0__0\
    );
\gen_sr_match_div2.gen_sr_match[0].old_sr_match_cyc2_r_reg[0]_inv\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \gen_sr_match_div2.gen_sr_match[0].old_sr_match_cyc2_r_reg0__0\,
      Q => \gen_sr_match_div2.gen_sr_match[0].old_sr_match_cyc2_r_reg\,
      R => '0'
    );
\gen_sr_match_div2.gen_sr_match[0].old_sr_match_fall0_r[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90090000"
    )
        port map (
      I0 => \gen_old_sr_div2.gen_old_sr[0].old_sr_fall0_r_reg[0]_93\(1),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_fall0_r_reg[0]_37\(1),
      I2 => \gen_old_sr_div2.gen_old_sr[0].old_sr_fall0_r_reg[0]_93\(0),
      I3 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_fall0_r_reg[0]_37\(0),
      I4 => sr_valid_r_reg_n_0,
      O => \gen_sr_match_div2.gen_sr_match[0].old_sr_match_fall0_r[0]_i_1_n_0\
    );
\gen_sr_match_div2.gen_sr_match[0].old_sr_match_fall0_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \gen_sr_match_div2.gen_sr_match[0].old_sr_match_fall0_r[0]_i_1_n_0\,
      Q => \gen_sr_match_div2.gen_sr_match[0].old_sr_match_fall0_r_reg_n_0_[0]\,
      R => '0'
    );
\gen_sr_match_div2.gen_sr_match[0].old_sr_match_fall1_r[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90090000"
    )
        port map (
      I0 => \gen_old_sr_div2.gen_old_sr[0].old_sr_fall1_r_reg[0]_77\(1),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_fall1_r_reg[0]_21\(1),
      I2 => \gen_old_sr_div2.gen_old_sr[0].old_sr_fall1_r_reg[0]_77\(0),
      I3 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_fall1_r_reg[0]_21\(0),
      I4 => sr_valid_r_reg_n_0,
      O => \gen_sr_match_div2.gen_sr_match[0].old_sr_match_fall1_r[0]_i_1_n_0\
    );
\gen_sr_match_div2.gen_sr_match[0].old_sr_match_fall1_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \gen_sr_match_div2.gen_sr_match[0].old_sr_match_fall1_r[0]_i_1_n_0\,
      Q => \gen_sr_match_div2.gen_sr_match[0].old_sr_match_fall1_r_reg_n_0_[0]\,
      R => '0'
    );
\gen_sr_match_div2.gen_sr_match[0].old_sr_match_rise0_r[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90090000"
    )
        port map (
      I0 => \gen_old_sr_div2.gen_old_sr[0].old_sr_rise0_r_reg[0]_69\(1),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_rise0_r_reg[0]_5\(1),
      I2 => \gen_old_sr_div2.gen_old_sr[0].old_sr_rise0_r_reg[0]_69\(0),
      I3 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_rise0_r_reg[0]_5\(0),
      I4 => sr_valid_r_reg_n_0,
      O => \gen_sr_match_div2.gen_sr_match[0].old_sr_match_rise0_r[0]_i_1_n_0\
    );
\gen_sr_match_div2.gen_sr_match[0].old_sr_match_rise0_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \gen_sr_match_div2.gen_sr_match[0].old_sr_match_rise0_r[0]_i_1_n_0\,
      Q => \gen_sr_match_div2.gen_sr_match[0].old_sr_match_rise0_r_reg_n_0_[0]\,
      R => '0'
    );
\gen_sr_match_div2.gen_sr_match[0].old_sr_match_rise1_r[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90090000"
    )
        port map (
      I0 => \gen_old_sr_div2.gen_old_sr[0].old_sr_rise1_r_reg[0]_85\(1),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_rise1_r_reg[0]_53\(1),
      I2 => \gen_old_sr_div2.gen_old_sr[0].old_sr_rise1_r_reg[0]_85\(0),
      I3 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_rise1_r_reg[0]_53\(0),
      I4 => sr_valid_r_reg_n_0,
      O => \gen_sr_match_div2.gen_sr_match[0].old_sr_match_rise1_r[0]_i_1_n_0\
    );
\gen_sr_match_div2.gen_sr_match[0].old_sr_match_rise1_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \gen_sr_match_div2.gen_sr_match[0].old_sr_match_rise1_r[0]_i_1_n_0\,
      Q => \gen_sr_match_div2.gen_sr_match[0].old_sr_match_rise1_r_reg_n_0_[0]\,
      R => '0'
    );
\gen_sr_match_div2.gen_sr_match[0].prev_sr_diff_r[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sr_valid_r2,
      O => \gen_sr_match_div2.gen_sr_match[0].prev_sr_diff_r[0]_i_1_n_0\
    );
\gen_sr_match_div2.gen_sr_match[0].prev_sr_diff_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \gen_sr_match_div2.gen_sr_match[0].prev_sr_match_cyc2_r_reg\,
      Q => \gen_sr_match_div2.gen_sr_match[0].prev_sr_diff_r_reg_n_0_[0]\,
      R => \gen_sr_match_div2.gen_sr_match[0].prev_sr_diff_r[0]_i_1_n_0\
    );
\gen_sr_match_div2.gen_sr_match[0].prev_sr_match_cyc2_r_reg0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \gen_sr_match_div2.gen_sr_match[0].prev_sr_match_fall0_r_reg_n_0_[0]\,
      I1 => \gen_sr_match_div2.gen_sr_match[0].prev_sr_match_rise1_r_reg_n_0_[0]\,
      I2 => \gen_sr_match_div2.gen_sr_match[0].prev_sr_match_rise0_r_reg_n_0_[0]\,
      I3 => \gen_sr_match_div2.gen_sr_match[0].prev_sr_match_fall1_r_reg_n_0_[0]\,
      O => \gen_sr_match_div2.gen_sr_match[0].prev_sr_match_cyc2_r_reg0__0\
    );
\gen_sr_match_div2.gen_sr_match[0].prev_sr_match_cyc2_r_reg[0]_inv\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \gen_sr_match_div2.gen_sr_match[0].prev_sr_match_cyc2_r_reg0__0\,
      Q => \gen_sr_match_div2.gen_sr_match[0].prev_sr_match_cyc2_r_reg\,
      R => '0'
    );
\gen_sr_match_div2.gen_sr_match[0].prev_sr_match_fall0_r[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90090000"
    )
        port map (
      I0 => \gen_old_sr_div2.gen_old_sr[0].prev_sr_fall0_r_reg[0]_38\(1),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_fall0_r_reg[0]_37\(1),
      I2 => \gen_old_sr_div2.gen_old_sr[0].prev_sr_fall0_r_reg[0]_38\(0),
      I3 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_fall0_r_reg[0]_37\(0),
      I4 => sr_valid_r_reg_n_0,
      O => \gen_sr_match_div2.gen_sr_match[0].prev_sr_match_fall0_r[0]_i_1_n_0\
    );
\gen_sr_match_div2.gen_sr_match[0].prev_sr_match_fall0_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \gen_sr_match_div2.gen_sr_match[0].prev_sr_match_fall0_r[0]_i_1_n_0\,
      Q => \gen_sr_match_div2.gen_sr_match[0].prev_sr_match_fall0_r_reg_n_0_[0]\,
      R => '0'
    );
\gen_sr_match_div2.gen_sr_match[0].prev_sr_match_fall1_r[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90090000"
    )
        port map (
      I0 => \gen_old_sr_div2.gen_old_sr[0].prev_sr_fall1_r_reg[0]_22\(1),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_fall1_r_reg[0]_21\(1),
      I2 => \gen_old_sr_div2.gen_old_sr[0].prev_sr_fall1_r_reg[0]_22\(0),
      I3 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_fall1_r_reg[0]_21\(0),
      I4 => sr_valid_r_reg_n_0,
      O => \gen_sr_match_div2.gen_sr_match[0].prev_sr_match_fall1_r[0]_i_1_n_0\
    );
\gen_sr_match_div2.gen_sr_match[0].prev_sr_match_fall1_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \gen_sr_match_div2.gen_sr_match[0].prev_sr_match_fall1_r[0]_i_1_n_0\,
      Q => \gen_sr_match_div2.gen_sr_match[0].prev_sr_match_fall1_r_reg_n_0_[0]\,
      R => '0'
    );
\gen_sr_match_div2.gen_sr_match[0].prev_sr_match_rise0_r[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90090000"
    )
        port map (
      I0 => \gen_old_sr_div2.gen_old_sr[0].prev_sr_rise0_r_reg[0]_6\(1),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_rise0_r_reg[0]_5\(1),
      I2 => \gen_old_sr_div2.gen_old_sr[0].prev_sr_rise0_r_reg[0]_6\(0),
      I3 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_rise0_r_reg[0]_5\(0),
      I4 => sr_valid_r_reg_n_0,
      O => \gen_sr_match_div2.gen_sr_match[0].prev_sr_match_rise0_r[0]_i_1_n_0\
    );
\gen_sr_match_div2.gen_sr_match[0].prev_sr_match_rise0_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \gen_sr_match_div2.gen_sr_match[0].prev_sr_match_rise0_r[0]_i_1_n_0\,
      Q => \gen_sr_match_div2.gen_sr_match[0].prev_sr_match_rise0_r_reg_n_0_[0]\,
      R => '0'
    );
\gen_sr_match_div2.gen_sr_match[0].prev_sr_match_rise1_r[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90090000"
    )
        port map (
      I0 => \gen_old_sr_div2.gen_old_sr[0].prev_sr_rise1_r_reg[0]_54\(1),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_rise1_r_reg[0]_53\(1),
      I2 => \gen_old_sr_div2.gen_old_sr[0].prev_sr_rise1_r_reg[0]_54\(0),
      I3 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_rise1_r_reg[0]_53\(0),
      I4 => sr_valid_r_reg_n_0,
      O => \gen_sr_match_div2.gen_sr_match[0].prev_sr_match_rise1_r[0]_i_1_n_0\
    );
\gen_sr_match_div2.gen_sr_match[0].prev_sr_match_rise1_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \gen_sr_match_div2.gen_sr_match[0].prev_sr_match_rise1_r[0]_i_1_n_0\,
      Q => \gen_sr_match_div2.gen_sr_match[0].prev_sr_match_rise1_r_reg_n_0_[0]\,
      R => '0'
    );
\gen_sr_match_div2.gen_sr_match[1].old_sr_diff_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \gen_sr_match_div2.gen_sr_match[1].old_sr_match_cyc2_r_reg\,
      Q => p_1_in32_in,
      R => \gen_sr_match_div2.gen_sr_match[0].prev_sr_diff_r[0]_i_1_n_0\
    );
\gen_sr_match_div2.gen_sr_match[1].old_sr_match_cyc2_r_reg0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => p_1_in172_in,
      I1 => p_0_in169_in,
      I2 => p_2_in170_in,
      I3 => p_3_in171_in,
      O => \gen_sr_match_div2.gen_sr_match[1].old_sr_match_cyc2_r_reg0__0\
    );
\gen_sr_match_div2.gen_sr_match[1].old_sr_match_cyc2_r_reg[1]_inv\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \gen_sr_match_div2.gen_sr_match[1].old_sr_match_cyc2_r_reg0__0\,
      Q => \gen_sr_match_div2.gen_sr_match[1].old_sr_match_cyc2_r_reg\,
      R => '0'
    );
\gen_sr_match_div2.gen_sr_match[1].old_sr_match_fall0_r[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90090000"
    )
        port map (
      I0 => \gen_old_sr_div2.gen_old_sr[1].old_sr_fall0_r_reg[1]_94\(1),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_fall0_r_reg[1]_39\(1),
      I2 => \gen_old_sr_div2.gen_old_sr[1].old_sr_fall0_r_reg[1]_94\(0),
      I3 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_fall0_r_reg[1]_39\(0),
      I4 => sr_valid_r_reg_n_0,
      O => \gen_sr_match_div2.gen_sr_match[1].old_sr_match_fall0_r[1]_i_1_n_0\
    );
\gen_sr_match_div2.gen_sr_match[1].old_sr_match_fall0_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \gen_sr_match_div2.gen_sr_match[1].old_sr_match_fall0_r[1]_i_1_n_0\,
      Q => p_0_in169_in,
      R => '0'
    );
\gen_sr_match_div2.gen_sr_match[1].old_sr_match_fall1_r[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90090000"
    )
        port map (
      I0 => \gen_old_sr_div2.gen_old_sr[1].old_sr_fall1_r_reg[1]_78\(1),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_fall1_r_reg[1]_23\(1),
      I2 => \gen_old_sr_div2.gen_old_sr[1].old_sr_fall1_r_reg[1]_78\(0),
      I3 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_fall1_r_reg[1]_23\(0),
      I4 => sr_valid_r_reg_n_0,
      O => \gen_sr_match_div2.gen_sr_match[1].old_sr_match_fall1_r[1]_i_1_n_0\
    );
\gen_sr_match_div2.gen_sr_match[1].old_sr_match_fall1_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \gen_sr_match_div2.gen_sr_match[1].old_sr_match_fall1_r[1]_i_1_n_0\,
      Q => p_3_in171_in,
      R => '0'
    );
\gen_sr_match_div2.gen_sr_match[1].old_sr_match_rise0_r[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90090000"
    )
        port map (
      I0 => \gen_old_sr_div2.gen_old_sr[1].old_sr_rise0_r_reg[1]_70\(1),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_rise0_r_reg[1]_7\(1),
      I2 => \gen_old_sr_div2.gen_old_sr[1].old_sr_rise0_r_reg[1]_70\(0),
      I3 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_rise0_r_reg[1]_7\(0),
      I4 => sr_valid_r_reg_n_0,
      O => \gen_sr_match_div2.gen_sr_match[1].old_sr_match_rise0_r[1]_i_1_n_0\
    );
\gen_sr_match_div2.gen_sr_match[1].old_sr_match_rise0_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \gen_sr_match_div2.gen_sr_match[1].old_sr_match_rise0_r[1]_i_1_n_0\,
      Q => p_1_in172_in,
      R => '0'
    );
\gen_sr_match_div2.gen_sr_match[1].old_sr_match_rise1_r[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90090000"
    )
        port map (
      I0 => \gen_old_sr_div2.gen_old_sr[1].old_sr_rise1_r_reg[1]_86\(1),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_rise1_r_reg[1]_55\(1),
      I2 => \gen_old_sr_div2.gen_old_sr[1].old_sr_rise1_r_reg[1]_86\(0),
      I3 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_rise1_r_reg[1]_55\(0),
      I4 => sr_valid_r_reg_n_0,
      O => \gen_sr_match_div2.gen_sr_match[1].old_sr_match_rise1_r[1]_i_1_n_0\
    );
\gen_sr_match_div2.gen_sr_match[1].old_sr_match_rise1_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \gen_sr_match_div2.gen_sr_match[1].old_sr_match_rise1_r[1]_i_1_n_0\,
      Q => p_2_in170_in,
      R => '0'
    );
\gen_sr_match_div2.gen_sr_match[1].prev_sr_diff_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \gen_sr_match_div2.gen_sr_match[1].prev_sr_match_cyc2_r_reg\,
      Q => p_0_in101_in,
      R => \gen_sr_match_div2.gen_sr_match[0].prev_sr_diff_r[0]_i_1_n_0\
    );
\gen_sr_match_div2.gen_sr_match[1].prev_sr_match_cyc2_r_reg0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => p_3_in175_in,
      I1 => p_0_in173_in,
      I2 => p_2_in174_in,
      I3 => p_1_in176_in,
      O => \gen_sr_match_div2.gen_sr_match[1].prev_sr_match_cyc2_r_reg0__0\
    );
\gen_sr_match_div2.gen_sr_match[1].prev_sr_match_cyc2_r_reg[1]_inv\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \gen_sr_match_div2.gen_sr_match[1].prev_sr_match_cyc2_r_reg0__0\,
      Q => \gen_sr_match_div2.gen_sr_match[1].prev_sr_match_cyc2_r_reg\,
      R => '0'
    );
\gen_sr_match_div2.gen_sr_match[1].prev_sr_match_fall0_r[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90090000"
    )
        port map (
      I0 => \gen_old_sr_div2.gen_old_sr[1].prev_sr_fall0_r_reg[1]_40\(1),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_fall0_r_reg[1]_39\(1),
      I2 => \gen_old_sr_div2.gen_old_sr[1].prev_sr_fall0_r_reg[1]_40\(0),
      I3 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_fall0_r_reg[1]_39\(0),
      I4 => sr_valid_r_reg_n_0,
      O => \gen_sr_match_div2.gen_sr_match[1].prev_sr_match_fall0_r[1]_i_1_n_0\
    );
\gen_sr_match_div2.gen_sr_match[1].prev_sr_match_fall0_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \gen_sr_match_div2.gen_sr_match[1].prev_sr_match_fall0_r[1]_i_1_n_0\,
      Q => p_0_in173_in,
      R => '0'
    );
\gen_sr_match_div2.gen_sr_match[1].prev_sr_match_fall1_r[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90090000"
    )
        port map (
      I0 => \gen_old_sr_div2.gen_old_sr[1].prev_sr_fall1_r_reg[1]_24\(1),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_fall1_r_reg[1]_23\(1),
      I2 => \gen_old_sr_div2.gen_old_sr[1].prev_sr_fall1_r_reg[1]_24\(0),
      I3 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_fall1_r_reg[1]_23\(0),
      I4 => sr_valid_r_reg_n_0,
      O => \gen_sr_match_div2.gen_sr_match[1].prev_sr_match_fall1_r[1]_i_1_n_0\
    );
\gen_sr_match_div2.gen_sr_match[1].prev_sr_match_fall1_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \gen_sr_match_div2.gen_sr_match[1].prev_sr_match_fall1_r[1]_i_1_n_0\,
      Q => p_3_in175_in,
      R => '0'
    );
\gen_sr_match_div2.gen_sr_match[1].prev_sr_match_rise0_r[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90090000"
    )
        port map (
      I0 => \gen_old_sr_div2.gen_old_sr[1].prev_sr_rise0_r_reg[1]_8\(1),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_rise0_r_reg[1]_7\(1),
      I2 => \gen_old_sr_div2.gen_old_sr[1].prev_sr_rise0_r_reg[1]_8\(0),
      I3 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_rise0_r_reg[1]_7\(0),
      I4 => sr_valid_r_reg_n_0,
      O => \gen_sr_match_div2.gen_sr_match[1].prev_sr_match_rise0_r[1]_i_1_n_0\
    );
\gen_sr_match_div2.gen_sr_match[1].prev_sr_match_rise0_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \gen_sr_match_div2.gen_sr_match[1].prev_sr_match_rise0_r[1]_i_1_n_0\,
      Q => p_1_in176_in,
      R => '0'
    );
\gen_sr_match_div2.gen_sr_match[1].prev_sr_match_rise1_r[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90090000"
    )
        port map (
      I0 => \gen_old_sr_div2.gen_old_sr[1].prev_sr_rise1_r_reg[1]_56\(1),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_rise1_r_reg[1]_55\(1),
      I2 => \gen_old_sr_div2.gen_old_sr[1].prev_sr_rise1_r_reg[1]_56\(0),
      I3 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_rise1_r_reg[1]_55\(0),
      I4 => sr_valid_r_reg_n_0,
      O => \gen_sr_match_div2.gen_sr_match[1].prev_sr_match_rise1_r[1]_i_1_n_0\
    );
\gen_sr_match_div2.gen_sr_match[1].prev_sr_match_rise1_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \gen_sr_match_div2.gen_sr_match[1].prev_sr_match_rise1_r[1]_i_1_n_0\,
      Q => p_2_in174_in,
      R => '0'
    );
\gen_sr_match_div2.gen_sr_match[2].old_sr_diff_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \gen_sr_match_div2.gen_sr_match[2].old_sr_match_cyc2_r_reg\,
      Q => p_1_in29_in,
      R => \gen_sr_match_div2.gen_sr_match[0].prev_sr_diff_r[0]_i_1_n_0\
    );
\gen_sr_match_div2.gen_sr_match[2].old_sr_match_cyc2_r_reg0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => p_3_in163_in,
      I1 => p_0_in161_in,
      I2 => p_1_in164_in,
      I3 => p_2_in162_in,
      O => \gen_sr_match_div2.gen_sr_match[2].old_sr_match_cyc2_r_reg0__0\
    );
\gen_sr_match_div2.gen_sr_match[2].old_sr_match_cyc2_r_reg[2]_inv\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \gen_sr_match_div2.gen_sr_match[2].old_sr_match_cyc2_r_reg0__0\,
      Q => \gen_sr_match_div2.gen_sr_match[2].old_sr_match_cyc2_r_reg\,
      R => '0'
    );
\gen_sr_match_div2.gen_sr_match[2].old_sr_match_fall0_r[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90090000"
    )
        port map (
      I0 => \gen_old_sr_div2.gen_old_sr[2].old_sr_fall0_r_reg[2]_95\(1),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_fall0_r_reg[2]_41\(1),
      I2 => \gen_old_sr_div2.gen_old_sr[2].old_sr_fall0_r_reg[2]_95\(0),
      I3 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_fall0_r_reg[2]_41\(0),
      I4 => sr_valid_r_reg_n_0,
      O => \gen_sr_match_div2.gen_sr_match[2].old_sr_match_fall0_r[2]_i_1_n_0\
    );
\gen_sr_match_div2.gen_sr_match[2].old_sr_match_fall0_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \gen_sr_match_div2.gen_sr_match[2].old_sr_match_fall0_r[2]_i_1_n_0\,
      Q => p_0_in161_in,
      R => '0'
    );
\gen_sr_match_div2.gen_sr_match[2].old_sr_match_fall1_r[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90090000"
    )
        port map (
      I0 => \gen_old_sr_div2.gen_old_sr[2].old_sr_fall1_r_reg[2]_79\(1),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_fall1_r_reg[2]_25\(1),
      I2 => \gen_old_sr_div2.gen_old_sr[2].old_sr_fall1_r_reg[2]_79\(0),
      I3 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_fall1_r_reg[2]_25\(0),
      I4 => sr_valid_r_reg_n_0,
      O => \gen_sr_match_div2.gen_sr_match[2].old_sr_match_fall1_r[2]_i_1_n_0\
    );
\gen_sr_match_div2.gen_sr_match[2].old_sr_match_fall1_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \gen_sr_match_div2.gen_sr_match[2].old_sr_match_fall1_r[2]_i_1_n_0\,
      Q => p_3_in163_in,
      R => '0'
    );
\gen_sr_match_div2.gen_sr_match[2].old_sr_match_rise0_r[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90090000"
    )
        port map (
      I0 => \gen_old_sr_div2.gen_old_sr[2].old_sr_rise0_r_reg[2]_71\(1),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_rise0_r_reg[2]_9\(1),
      I2 => \gen_old_sr_div2.gen_old_sr[2].old_sr_rise0_r_reg[2]_71\(0),
      I3 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_rise0_r_reg[2]_9\(0),
      I4 => sr_valid_r_reg_n_0,
      O => \gen_sr_match_div2.gen_sr_match[2].old_sr_match_rise0_r[2]_i_1_n_0\
    );
\gen_sr_match_div2.gen_sr_match[2].old_sr_match_rise0_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \gen_sr_match_div2.gen_sr_match[2].old_sr_match_rise0_r[2]_i_1_n_0\,
      Q => p_1_in164_in,
      R => '0'
    );
\gen_sr_match_div2.gen_sr_match[2].old_sr_match_rise1_r[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90090000"
    )
        port map (
      I0 => \gen_old_sr_div2.gen_old_sr[2].old_sr_rise1_r_reg[2]_87\(1),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_rise1_r_reg[2]_57\(1),
      I2 => \gen_old_sr_div2.gen_old_sr[2].old_sr_rise1_r_reg[2]_87\(0),
      I3 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_rise1_r_reg[2]_57\(0),
      I4 => sr_valid_r_reg_n_0,
      O => \gen_sr_match_div2.gen_sr_match[2].old_sr_match_rise1_r[2]_i_1_n_0\
    );
\gen_sr_match_div2.gen_sr_match[2].old_sr_match_rise1_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \gen_sr_match_div2.gen_sr_match[2].old_sr_match_rise1_r[2]_i_1_n_0\,
      Q => p_2_in162_in,
      R => '0'
    );
\gen_sr_match_div2.gen_sr_match[2].prev_sr_diff_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \gen_sr_match_div2.gen_sr_match[2].prev_sr_match_cyc2_r_reg\,
      Q => p_0_in98_in,
      R => \gen_sr_match_div2.gen_sr_match[0].prev_sr_diff_r[0]_i_1_n_0\
    );
\gen_sr_match_div2.gen_sr_match[2].prev_sr_match_cyc2_r_reg0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => p_1_in168_in,
      I1 => p_2_in166_in,
      I2 => p_0_in165_in,
      I3 => p_3_in167_in,
      O => \gen_sr_match_div2.gen_sr_match[2].prev_sr_match_cyc2_r_reg0__0\
    );
\gen_sr_match_div2.gen_sr_match[2].prev_sr_match_cyc2_r_reg[2]_inv\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \gen_sr_match_div2.gen_sr_match[2].prev_sr_match_cyc2_r_reg0__0\,
      Q => \gen_sr_match_div2.gen_sr_match[2].prev_sr_match_cyc2_r_reg\,
      R => '0'
    );
\gen_sr_match_div2.gen_sr_match[2].prev_sr_match_fall0_r[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90090000"
    )
        port map (
      I0 => \gen_old_sr_div2.gen_old_sr[2].prev_sr_fall0_r_reg[2]_42\(1),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_fall0_r_reg[2]_41\(1),
      I2 => \gen_old_sr_div2.gen_old_sr[2].prev_sr_fall0_r_reg[2]_42\(0),
      I3 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_fall0_r_reg[2]_41\(0),
      I4 => sr_valid_r_reg_n_0,
      O => \gen_sr_match_div2.gen_sr_match[2].prev_sr_match_fall0_r[2]_i_1_n_0\
    );
\gen_sr_match_div2.gen_sr_match[2].prev_sr_match_fall0_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \gen_sr_match_div2.gen_sr_match[2].prev_sr_match_fall0_r[2]_i_1_n_0\,
      Q => p_0_in165_in,
      R => '0'
    );
\gen_sr_match_div2.gen_sr_match[2].prev_sr_match_fall1_r[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90090000"
    )
        port map (
      I0 => \gen_old_sr_div2.gen_old_sr[2].prev_sr_fall1_r_reg[2]_26\(1),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_fall1_r_reg[2]_25\(1),
      I2 => \gen_old_sr_div2.gen_old_sr[2].prev_sr_fall1_r_reg[2]_26\(0),
      I3 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_fall1_r_reg[2]_25\(0),
      I4 => sr_valid_r_reg_n_0,
      O => \gen_sr_match_div2.gen_sr_match[2].prev_sr_match_fall1_r[2]_i_1_n_0\
    );
\gen_sr_match_div2.gen_sr_match[2].prev_sr_match_fall1_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \gen_sr_match_div2.gen_sr_match[2].prev_sr_match_fall1_r[2]_i_1_n_0\,
      Q => p_3_in167_in,
      R => '0'
    );
\gen_sr_match_div2.gen_sr_match[2].prev_sr_match_rise0_r[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90090000"
    )
        port map (
      I0 => \gen_old_sr_div2.gen_old_sr[2].prev_sr_rise0_r_reg[2]_10\(1),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_rise0_r_reg[2]_9\(1),
      I2 => \gen_old_sr_div2.gen_old_sr[2].prev_sr_rise0_r_reg[2]_10\(0),
      I3 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_rise0_r_reg[2]_9\(0),
      I4 => sr_valid_r_reg_n_0,
      O => \gen_sr_match_div2.gen_sr_match[2].prev_sr_match_rise0_r[2]_i_1_n_0\
    );
\gen_sr_match_div2.gen_sr_match[2].prev_sr_match_rise0_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \gen_sr_match_div2.gen_sr_match[2].prev_sr_match_rise0_r[2]_i_1_n_0\,
      Q => p_1_in168_in,
      R => '0'
    );
\gen_sr_match_div2.gen_sr_match[2].prev_sr_match_rise1_r[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90090000"
    )
        port map (
      I0 => \gen_old_sr_div2.gen_old_sr[2].prev_sr_rise1_r_reg[2]_58\(1),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_rise1_r_reg[2]_57\(1),
      I2 => \gen_old_sr_div2.gen_old_sr[2].prev_sr_rise1_r_reg[2]_58\(0),
      I3 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_rise1_r_reg[2]_57\(0),
      I4 => sr_valid_r_reg_n_0,
      O => \gen_sr_match_div2.gen_sr_match[2].prev_sr_match_rise1_r[2]_i_1_n_0\
    );
\gen_sr_match_div2.gen_sr_match[2].prev_sr_match_rise1_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \gen_sr_match_div2.gen_sr_match[2].prev_sr_match_rise1_r[2]_i_1_n_0\,
      Q => p_2_in166_in,
      R => '0'
    );
\gen_sr_match_div2.gen_sr_match[3].old_sr_diff_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \gen_sr_match_div2.gen_sr_match[3].old_sr_match_cyc2_r_reg\,
      Q => p_1_in26_in,
      R => \gen_sr_match_div2.gen_sr_match[0].prev_sr_diff_r[0]_i_1_n_0\
    );
\gen_sr_match_div2.gen_sr_match[3].old_sr_match_cyc2_r_reg0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => p_1_in156_in,
      I1 => p_2_in154_in,
      I2 => p_0_in153_in,
      I3 => p_3_in155_in,
      O => \gen_sr_match_div2.gen_sr_match[3].old_sr_match_cyc2_r_reg0__0\
    );
\gen_sr_match_div2.gen_sr_match[3].old_sr_match_cyc2_r_reg[3]_inv\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \gen_sr_match_div2.gen_sr_match[3].old_sr_match_cyc2_r_reg0__0\,
      Q => \gen_sr_match_div2.gen_sr_match[3].old_sr_match_cyc2_r_reg\,
      R => '0'
    );
\gen_sr_match_div2.gen_sr_match[3].old_sr_match_fall0_r[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90090000"
    )
        port map (
      I0 => \gen_old_sr_div2.gen_old_sr[3].old_sr_fall0_r_reg[3]_96\(1),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_fall0_r_reg[3]_43\(1),
      I2 => \gen_old_sr_div2.gen_old_sr[3].old_sr_fall0_r_reg[3]_96\(0),
      I3 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_fall0_r_reg[3]_43\(0),
      I4 => sr_valid_r_reg_n_0,
      O => \gen_sr_match_div2.gen_sr_match[3].old_sr_match_fall0_r[3]_i_1_n_0\
    );
\gen_sr_match_div2.gen_sr_match[3].old_sr_match_fall0_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \gen_sr_match_div2.gen_sr_match[3].old_sr_match_fall0_r[3]_i_1_n_0\,
      Q => p_0_in153_in,
      R => '0'
    );
\gen_sr_match_div2.gen_sr_match[3].old_sr_match_fall1_r[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90090000"
    )
        port map (
      I0 => \gen_old_sr_div2.gen_old_sr[3].old_sr_fall1_r_reg[3]_80\(1),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_fall1_r_reg[3]_27\(1),
      I2 => \gen_old_sr_div2.gen_old_sr[3].old_sr_fall1_r_reg[3]_80\(0),
      I3 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_fall1_r_reg[3]_27\(0),
      I4 => sr_valid_r_reg_n_0,
      O => \gen_sr_match_div2.gen_sr_match[3].old_sr_match_fall1_r[3]_i_1_n_0\
    );
\gen_sr_match_div2.gen_sr_match[3].old_sr_match_fall1_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \gen_sr_match_div2.gen_sr_match[3].old_sr_match_fall1_r[3]_i_1_n_0\,
      Q => p_3_in155_in,
      R => '0'
    );
\gen_sr_match_div2.gen_sr_match[3].old_sr_match_rise0_r[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90090000"
    )
        port map (
      I0 => \gen_old_sr_div2.gen_old_sr[3].old_sr_rise0_r_reg[3]_72\(1),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_rise0_r_reg[3]_11\(1),
      I2 => \gen_old_sr_div2.gen_old_sr[3].old_sr_rise0_r_reg[3]_72\(0),
      I3 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_rise0_r_reg[3]_11\(0),
      I4 => sr_valid_r_reg_n_0,
      O => \gen_sr_match_div2.gen_sr_match[3].old_sr_match_rise0_r[3]_i_1_n_0\
    );
\gen_sr_match_div2.gen_sr_match[3].old_sr_match_rise0_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \gen_sr_match_div2.gen_sr_match[3].old_sr_match_rise0_r[3]_i_1_n_0\,
      Q => p_1_in156_in,
      R => '0'
    );
\gen_sr_match_div2.gen_sr_match[3].old_sr_match_rise1_r[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90090000"
    )
        port map (
      I0 => \gen_old_sr_div2.gen_old_sr[3].old_sr_rise1_r_reg[3]_88\(1),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_rise1_r_reg[3]_59\(1),
      I2 => \gen_old_sr_div2.gen_old_sr[3].old_sr_rise1_r_reg[3]_88\(0),
      I3 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_rise1_r_reg[3]_59\(0),
      I4 => sr_valid_r_reg_n_0,
      O => \gen_sr_match_div2.gen_sr_match[3].old_sr_match_rise1_r[3]_i_1_n_0\
    );
\gen_sr_match_div2.gen_sr_match[3].old_sr_match_rise1_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \gen_sr_match_div2.gen_sr_match[3].old_sr_match_rise1_r[3]_i_1_n_0\,
      Q => p_2_in154_in,
      R => '0'
    );
\gen_sr_match_div2.gen_sr_match[3].prev_sr_diff_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \gen_sr_match_div2.gen_sr_match[3].prev_sr_match_cyc2_r_reg\,
      Q => p_0_in95_in,
      R => \gen_sr_match_div2.gen_sr_match[0].prev_sr_diff_r[0]_i_1_n_0\
    );
\gen_sr_match_div2.gen_sr_match[3].prev_sr_match_cyc2_r_reg0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => p_1_in160_in,
      I1 => p_3_in159_in,
      I2 => p_0_in157_in,
      I3 => p_2_in158_in,
      O => \gen_sr_match_div2.gen_sr_match[3].prev_sr_match_cyc2_r_reg0__0\
    );
\gen_sr_match_div2.gen_sr_match[3].prev_sr_match_cyc2_r_reg[3]_inv\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \gen_sr_match_div2.gen_sr_match[3].prev_sr_match_cyc2_r_reg0__0\,
      Q => \gen_sr_match_div2.gen_sr_match[3].prev_sr_match_cyc2_r_reg\,
      R => '0'
    );
\gen_sr_match_div2.gen_sr_match[3].prev_sr_match_fall0_r[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90090000"
    )
        port map (
      I0 => \gen_old_sr_div2.gen_old_sr[3].prev_sr_fall0_r_reg[3]_44\(1),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_fall0_r_reg[3]_43\(1),
      I2 => \gen_old_sr_div2.gen_old_sr[3].prev_sr_fall0_r_reg[3]_44\(0),
      I3 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_fall0_r_reg[3]_43\(0),
      I4 => sr_valid_r_reg_n_0,
      O => \gen_sr_match_div2.gen_sr_match[3].prev_sr_match_fall0_r[3]_i_1_n_0\
    );
\gen_sr_match_div2.gen_sr_match[3].prev_sr_match_fall0_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \gen_sr_match_div2.gen_sr_match[3].prev_sr_match_fall0_r[3]_i_1_n_0\,
      Q => p_0_in157_in,
      R => '0'
    );
\gen_sr_match_div2.gen_sr_match[3].prev_sr_match_fall1_r[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90090000"
    )
        port map (
      I0 => \gen_old_sr_div2.gen_old_sr[3].prev_sr_fall1_r_reg[3]_28\(1),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_fall1_r_reg[3]_27\(1),
      I2 => \gen_old_sr_div2.gen_old_sr[3].prev_sr_fall1_r_reg[3]_28\(0),
      I3 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_fall1_r_reg[3]_27\(0),
      I4 => sr_valid_r_reg_n_0,
      O => \gen_sr_match_div2.gen_sr_match[3].prev_sr_match_fall1_r[3]_i_1_n_0\
    );
\gen_sr_match_div2.gen_sr_match[3].prev_sr_match_fall1_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \gen_sr_match_div2.gen_sr_match[3].prev_sr_match_fall1_r[3]_i_1_n_0\,
      Q => p_3_in159_in,
      R => '0'
    );
\gen_sr_match_div2.gen_sr_match[3].prev_sr_match_rise0_r[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90090000"
    )
        port map (
      I0 => \gen_old_sr_div2.gen_old_sr[3].prev_sr_rise0_r_reg[3]_12\(1),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_rise0_r_reg[3]_11\(1),
      I2 => \gen_old_sr_div2.gen_old_sr[3].prev_sr_rise0_r_reg[3]_12\(0),
      I3 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_rise0_r_reg[3]_11\(0),
      I4 => sr_valid_r_reg_n_0,
      O => \gen_sr_match_div2.gen_sr_match[3].prev_sr_match_rise0_r[3]_i_1_n_0\
    );
\gen_sr_match_div2.gen_sr_match[3].prev_sr_match_rise0_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \gen_sr_match_div2.gen_sr_match[3].prev_sr_match_rise0_r[3]_i_1_n_0\,
      Q => p_1_in160_in,
      R => '0'
    );
\gen_sr_match_div2.gen_sr_match[3].prev_sr_match_rise1_r[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90090000"
    )
        port map (
      I0 => \gen_old_sr_div2.gen_old_sr[3].prev_sr_rise1_r_reg[3]_60\(1),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_rise1_r_reg[3]_59\(1),
      I2 => \gen_old_sr_div2.gen_old_sr[3].prev_sr_rise1_r_reg[3]_60\(0),
      I3 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_rise1_r_reg[3]_59\(0),
      I4 => sr_valid_r_reg_n_0,
      O => \gen_sr_match_div2.gen_sr_match[3].prev_sr_match_rise1_r[3]_i_1_n_0\
    );
\gen_sr_match_div2.gen_sr_match[3].prev_sr_match_rise1_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \gen_sr_match_div2.gen_sr_match[3].prev_sr_match_rise1_r[3]_i_1_n_0\,
      Q => p_2_in158_in,
      R => '0'
    );
\gen_sr_match_div2.gen_sr_match[4].old_sr_diff_r_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \gen_sr_match_div2.gen_sr_match[4].old_sr_match_cyc2_r_reg\,
      Q => p_1_in23_in,
      R => \gen_sr_match_div2.gen_sr_match[0].prev_sr_diff_r[0]_i_1_n_0\
    );
\gen_sr_match_div2.gen_sr_match[4].old_sr_match_cyc2_r_reg0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => p_1_in148_in,
      I1 => p_3_in147_in,
      I2 => p_2_in146_in,
      I3 => p_0_in145_in,
      O => \gen_sr_match_div2.gen_sr_match[4].old_sr_match_cyc2_r_reg0__0\
    );
\gen_sr_match_div2.gen_sr_match[4].old_sr_match_cyc2_r_reg[4]_inv\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \gen_sr_match_div2.gen_sr_match[4].old_sr_match_cyc2_r_reg0__0\,
      Q => \gen_sr_match_div2.gen_sr_match[4].old_sr_match_cyc2_r_reg\,
      R => '0'
    );
\gen_sr_match_div2.gen_sr_match[4].old_sr_match_fall0_r[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"82000082"
    )
        port map (
      I0 => sr_valid_r_reg_n_0,
      I1 => \gen_old_sr_div2.gen_old_sr[4].old_sr_fall0_r_reg[4]_97\(1),
      I2 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_fall0_r_reg[4]_45\(1),
      I3 => \gen_old_sr_div2.gen_old_sr[4].old_sr_fall0_r_reg[4]_97\(0),
      I4 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_fall0_r_reg[4]_45\(0),
      O => \gen_sr_match_div2.gen_sr_match[4].old_sr_match_fall0_r[4]_i_1_n_0\
    );
\gen_sr_match_div2.gen_sr_match[4].old_sr_match_fall0_r_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \gen_sr_match_div2.gen_sr_match[4].old_sr_match_fall0_r[4]_i_1_n_0\,
      Q => p_0_in145_in,
      R => '0'
    );
\gen_sr_match_div2.gen_sr_match[4].old_sr_match_fall1_r[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90090000"
    )
        port map (
      I0 => \gen_old_sr_div2.gen_old_sr[4].old_sr_fall1_r_reg[4]_81\(1),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_fall1_r_reg[4]_29\(1),
      I2 => \gen_old_sr_div2.gen_old_sr[4].old_sr_fall1_r_reg[4]_81\(0),
      I3 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_fall1_r_reg[4]_29\(0),
      I4 => sr_valid_r_reg_n_0,
      O => \gen_sr_match_div2.gen_sr_match[4].old_sr_match_fall1_r[4]_i_1_n_0\
    );
\gen_sr_match_div2.gen_sr_match[4].old_sr_match_fall1_r_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \gen_sr_match_div2.gen_sr_match[4].old_sr_match_fall1_r[4]_i_1_n_0\,
      Q => p_3_in147_in,
      R => '0'
    );
\gen_sr_match_div2.gen_sr_match[4].old_sr_match_rise0_r[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90090000"
    )
        port map (
      I0 => \gen_old_sr_div2.gen_old_sr[4].old_sr_rise0_r_reg[4]_73\(1),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_rise0_r_reg[4]_13\(1),
      I2 => \gen_old_sr_div2.gen_old_sr[4].old_sr_rise0_r_reg[4]_73\(0),
      I3 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_rise0_r_reg[4]_13\(0),
      I4 => sr_valid_r_reg_n_0,
      O => \gen_sr_match_div2.gen_sr_match[4].old_sr_match_rise0_r[4]_i_1_n_0\
    );
\gen_sr_match_div2.gen_sr_match[4].old_sr_match_rise0_r_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \gen_sr_match_div2.gen_sr_match[4].old_sr_match_rise0_r[4]_i_1_n_0\,
      Q => p_1_in148_in,
      R => '0'
    );
\gen_sr_match_div2.gen_sr_match[4].old_sr_match_rise1_r[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90090000"
    )
        port map (
      I0 => \gen_old_sr_div2.gen_old_sr[4].old_sr_rise1_r_reg[4]_89\(1),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_rise1_r_reg[4]_61\(1),
      I2 => \gen_old_sr_div2.gen_old_sr[4].old_sr_rise1_r_reg[4]_89\(0),
      I3 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_rise1_r_reg[4]_61\(0),
      I4 => sr_valid_r_reg_n_0,
      O => \gen_sr_match_div2.gen_sr_match[4].old_sr_match_rise1_r[4]_i_1_n_0\
    );
\gen_sr_match_div2.gen_sr_match[4].old_sr_match_rise1_r_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \gen_sr_match_div2.gen_sr_match[4].old_sr_match_rise1_r[4]_i_1_n_0\,
      Q => p_2_in146_in,
      R => '0'
    );
\gen_sr_match_div2.gen_sr_match[4].prev_sr_diff_r_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \gen_sr_match_div2.gen_sr_match[4].prev_sr_match_cyc2_r_reg\,
      Q => p_0_in92_in,
      R => \gen_sr_match_div2.gen_sr_match[0].prev_sr_diff_r[0]_i_1_n_0\
    );
\gen_sr_match_div2.gen_sr_match[4].prev_sr_match_cyc2_r_reg0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => p_1_in152_in,
      I1 => p_0_in149_in,
      I2 => p_2_in150_in,
      I3 => p_3_in151_in,
      O => \gen_sr_match_div2.gen_sr_match[4].prev_sr_match_cyc2_r_reg0__0\
    );
\gen_sr_match_div2.gen_sr_match[4].prev_sr_match_cyc2_r_reg[4]_inv\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \gen_sr_match_div2.gen_sr_match[4].prev_sr_match_cyc2_r_reg0__0\,
      Q => \gen_sr_match_div2.gen_sr_match[4].prev_sr_match_cyc2_r_reg\,
      R => '0'
    );
\gen_sr_match_div2.gen_sr_match[4].prev_sr_match_fall0_r[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90090000"
    )
        port map (
      I0 => \gen_old_sr_div2.gen_old_sr[4].prev_sr_fall0_r_reg[4]_46\(1),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_fall0_r_reg[4]_45\(1),
      I2 => \gen_old_sr_div2.gen_old_sr[4].prev_sr_fall0_r_reg[4]_46\(0),
      I3 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_fall0_r_reg[4]_45\(0),
      I4 => sr_valid_r_reg_n_0,
      O => \gen_sr_match_div2.gen_sr_match[4].prev_sr_match_fall0_r[4]_i_1_n_0\
    );
\gen_sr_match_div2.gen_sr_match[4].prev_sr_match_fall0_r_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \gen_sr_match_div2.gen_sr_match[4].prev_sr_match_fall0_r[4]_i_1_n_0\,
      Q => p_0_in149_in,
      R => '0'
    );
\gen_sr_match_div2.gen_sr_match[4].prev_sr_match_fall1_r[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90090000"
    )
        port map (
      I0 => \gen_old_sr_div2.gen_old_sr[4].prev_sr_fall1_r_reg[4]_30\(1),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_fall1_r_reg[4]_29\(1),
      I2 => \gen_old_sr_div2.gen_old_sr[4].prev_sr_fall1_r_reg[4]_30\(0),
      I3 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_fall1_r_reg[4]_29\(0),
      I4 => sr_valid_r_reg_n_0,
      O => \gen_sr_match_div2.gen_sr_match[4].prev_sr_match_fall1_r[4]_i_1_n_0\
    );
\gen_sr_match_div2.gen_sr_match[4].prev_sr_match_fall1_r_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \gen_sr_match_div2.gen_sr_match[4].prev_sr_match_fall1_r[4]_i_1_n_0\,
      Q => p_3_in151_in,
      R => '0'
    );
\gen_sr_match_div2.gen_sr_match[4].prev_sr_match_rise0_r[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90090000"
    )
        port map (
      I0 => \gen_old_sr_div2.gen_old_sr[4].prev_sr_rise0_r_reg[4]_14\(1),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_rise0_r_reg[4]_13\(1),
      I2 => \gen_old_sr_div2.gen_old_sr[4].prev_sr_rise0_r_reg[4]_14\(0),
      I3 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_rise0_r_reg[4]_13\(0),
      I4 => sr_valid_r_reg_n_0,
      O => \gen_sr_match_div2.gen_sr_match[4].prev_sr_match_rise0_r[4]_i_1_n_0\
    );
\gen_sr_match_div2.gen_sr_match[4].prev_sr_match_rise0_r_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \gen_sr_match_div2.gen_sr_match[4].prev_sr_match_rise0_r[4]_i_1_n_0\,
      Q => p_1_in152_in,
      R => '0'
    );
\gen_sr_match_div2.gen_sr_match[4].prev_sr_match_rise1_r[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90090000"
    )
        port map (
      I0 => \gen_old_sr_div2.gen_old_sr[4].prev_sr_rise1_r_reg[4]_62\(1),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_rise1_r_reg[4]_61\(1),
      I2 => \gen_old_sr_div2.gen_old_sr[4].prev_sr_rise1_r_reg[4]_62\(0),
      I3 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_rise1_r_reg[4]_61\(0),
      I4 => sr_valid_r_reg_n_0,
      O => \gen_sr_match_div2.gen_sr_match[4].prev_sr_match_rise1_r[4]_i_1_n_0\
    );
\gen_sr_match_div2.gen_sr_match[4].prev_sr_match_rise1_r_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \gen_sr_match_div2.gen_sr_match[4].prev_sr_match_rise1_r[4]_i_1_n_0\,
      Q => p_2_in150_in,
      R => '0'
    );
\gen_sr_match_div2.gen_sr_match[5].old_sr_diff_r_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \gen_sr_match_div2.gen_sr_match[5].old_sr_match_cyc2_r_reg\,
      Q => p_1_in20_in,
      R => \gen_sr_match_div2.gen_sr_match[0].prev_sr_diff_r[0]_i_1_n_0\
    );
\gen_sr_match_div2.gen_sr_match[5].old_sr_match_cyc2_r_reg0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => p_1_in140_in,
      I1 => p_3_in139_in,
      I2 => p_0_in137_in,
      I3 => p_2_in138_in,
      O => \gen_sr_match_div2.gen_sr_match[5].old_sr_match_cyc2_r_reg0__0\
    );
\gen_sr_match_div2.gen_sr_match[5].old_sr_match_cyc2_r_reg[5]_inv\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \gen_sr_match_div2.gen_sr_match[5].old_sr_match_cyc2_r_reg0__0\,
      Q => \gen_sr_match_div2.gen_sr_match[5].old_sr_match_cyc2_r_reg\,
      R => '0'
    );
\gen_sr_match_div2.gen_sr_match[5].old_sr_match_fall0_r[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"82000082"
    )
        port map (
      I0 => sr_valid_r_reg_n_0,
      I1 => \gen_old_sr_div2.gen_old_sr[5].old_sr_fall0_r_reg[5]_98\(1),
      I2 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_fall0_r_reg[5]_47\(1),
      I3 => \gen_old_sr_div2.gen_old_sr[5].old_sr_fall0_r_reg[5]_98\(0),
      I4 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_fall0_r_reg[5]_47\(0),
      O => \gen_sr_match_div2.gen_sr_match[5].old_sr_match_fall0_r[5]_i_1_n_0\
    );
\gen_sr_match_div2.gen_sr_match[5].old_sr_match_fall0_r_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \gen_sr_match_div2.gen_sr_match[5].old_sr_match_fall0_r[5]_i_1_n_0\,
      Q => p_0_in137_in,
      R => '0'
    );
\gen_sr_match_div2.gen_sr_match[5].old_sr_match_fall1_r[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"82000082"
    )
        port map (
      I0 => sr_valid_r_reg_n_0,
      I1 => \gen_old_sr_div2.gen_old_sr[5].old_sr_fall1_r_reg[5]_82\(1),
      I2 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_fall1_r_reg[5]_31\(1),
      I3 => \gen_old_sr_div2.gen_old_sr[5].old_sr_fall1_r_reg[5]_82\(0),
      I4 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_fall1_r_reg[5]_31\(0),
      O => \gen_sr_match_div2.gen_sr_match[5].old_sr_match_fall1_r[5]_i_1_n_0\
    );
\gen_sr_match_div2.gen_sr_match[5].old_sr_match_fall1_r_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \gen_sr_match_div2.gen_sr_match[5].old_sr_match_fall1_r[5]_i_1_n_0\,
      Q => p_3_in139_in,
      R => '0'
    );
\gen_sr_match_div2.gen_sr_match[5].old_sr_match_rise0_r[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"82000082"
    )
        port map (
      I0 => sr_valid_r_reg_n_0,
      I1 => \gen_old_sr_div2.gen_old_sr[5].old_sr_rise0_r_reg[5]_74\(1),
      I2 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_rise0_r_reg[5]_15\(1),
      I3 => \gen_old_sr_div2.gen_old_sr[5].old_sr_rise0_r_reg[5]_74\(0),
      I4 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_rise0_r_reg[5]_15\(0),
      O => \gen_sr_match_div2.gen_sr_match[5].old_sr_match_rise0_r[5]_i_1_n_0\
    );
\gen_sr_match_div2.gen_sr_match[5].old_sr_match_rise0_r_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \gen_sr_match_div2.gen_sr_match[5].old_sr_match_rise0_r[5]_i_1_n_0\,
      Q => p_1_in140_in,
      R => '0'
    );
\gen_sr_match_div2.gen_sr_match[5].old_sr_match_rise1_r[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"82000082"
    )
        port map (
      I0 => sr_valid_r_reg_n_0,
      I1 => \gen_old_sr_div2.gen_old_sr[5].old_sr_rise1_r_reg[5]_90\(1),
      I2 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_rise1_r_reg[5]_63\(1),
      I3 => \gen_old_sr_div2.gen_old_sr[5].old_sr_rise1_r_reg[5]_90\(0),
      I4 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_rise1_r_reg[5]_63\(0),
      O => \gen_sr_match_div2.gen_sr_match[5].old_sr_match_rise1_r[5]_i_1_n_0\
    );
\gen_sr_match_div2.gen_sr_match[5].old_sr_match_rise1_r_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \gen_sr_match_div2.gen_sr_match[5].old_sr_match_rise1_r[5]_i_1_n_0\,
      Q => p_2_in138_in,
      R => '0'
    );
\gen_sr_match_div2.gen_sr_match[5].prev_sr_diff_r_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \gen_sr_match_div2.gen_sr_match[5].prev_sr_match_cyc2_r_reg\,
      Q => p_0_in89_in,
      R => \gen_sr_match_div2.gen_sr_match[0].prev_sr_diff_r[0]_i_1_n_0\
    );
\gen_sr_match_div2.gen_sr_match[5].prev_sr_match_cyc2_r_reg0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => p_2_in142_in,
      I1 => p_3_in143_in,
      I2 => p_1_in144_in,
      I3 => p_0_in141_in,
      O => \gen_sr_match_div2.gen_sr_match[5].prev_sr_match_cyc2_r_reg0__0\
    );
\gen_sr_match_div2.gen_sr_match[5].prev_sr_match_cyc2_r_reg[5]_inv\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \gen_sr_match_div2.gen_sr_match[5].prev_sr_match_cyc2_r_reg0__0\,
      Q => \gen_sr_match_div2.gen_sr_match[5].prev_sr_match_cyc2_r_reg\,
      R => '0'
    );
\gen_sr_match_div2.gen_sr_match[5].prev_sr_match_fall0_r[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90090000"
    )
        port map (
      I0 => \gen_old_sr_div2.gen_old_sr[5].prev_sr_fall0_r_reg[5]_48\(1),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_fall0_r_reg[5]_47\(1),
      I2 => \gen_old_sr_div2.gen_old_sr[5].prev_sr_fall0_r_reg[5]_48\(0),
      I3 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_fall0_r_reg[5]_47\(0),
      I4 => sr_valid_r_reg_n_0,
      O => \gen_sr_match_div2.gen_sr_match[5].prev_sr_match_fall0_r[5]_i_1_n_0\
    );
\gen_sr_match_div2.gen_sr_match[5].prev_sr_match_fall0_r_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \gen_sr_match_div2.gen_sr_match[5].prev_sr_match_fall0_r[5]_i_1_n_0\,
      Q => p_0_in141_in,
      R => '0'
    );
\gen_sr_match_div2.gen_sr_match[5].prev_sr_match_fall1_r[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90090000"
    )
        port map (
      I0 => \gen_old_sr_div2.gen_old_sr[5].prev_sr_fall1_r_reg[5]_32\(1),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_fall1_r_reg[5]_31\(1),
      I2 => \gen_old_sr_div2.gen_old_sr[5].prev_sr_fall1_r_reg[5]_32\(0),
      I3 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_fall1_r_reg[5]_31\(0),
      I4 => sr_valid_r_reg_n_0,
      O => \gen_sr_match_div2.gen_sr_match[5].prev_sr_match_fall1_r[5]_i_1_n_0\
    );
\gen_sr_match_div2.gen_sr_match[5].prev_sr_match_fall1_r_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \gen_sr_match_div2.gen_sr_match[5].prev_sr_match_fall1_r[5]_i_1_n_0\,
      Q => p_3_in143_in,
      R => '0'
    );
\gen_sr_match_div2.gen_sr_match[5].prev_sr_match_rise0_r[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90090000"
    )
        port map (
      I0 => \gen_old_sr_div2.gen_old_sr[5].prev_sr_rise0_r_reg[5]_16\(1),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_rise0_r_reg[5]_15\(1),
      I2 => \gen_old_sr_div2.gen_old_sr[5].prev_sr_rise0_r_reg[5]_16\(0),
      I3 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_rise0_r_reg[5]_15\(0),
      I4 => sr_valid_r_reg_n_0,
      O => \gen_sr_match_div2.gen_sr_match[5].prev_sr_match_rise0_r[5]_i_1_n_0\
    );
\gen_sr_match_div2.gen_sr_match[5].prev_sr_match_rise0_r_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \gen_sr_match_div2.gen_sr_match[5].prev_sr_match_rise0_r[5]_i_1_n_0\,
      Q => p_1_in144_in,
      R => '0'
    );
\gen_sr_match_div2.gen_sr_match[5].prev_sr_match_rise1_r[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90090000"
    )
        port map (
      I0 => \gen_old_sr_div2.gen_old_sr[5].prev_sr_rise1_r_reg[5]_64\(1),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_rise1_r_reg[5]_63\(1),
      I2 => \gen_old_sr_div2.gen_old_sr[5].prev_sr_rise1_r_reg[5]_64\(0),
      I3 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_rise1_r_reg[5]_63\(0),
      I4 => sr_valid_r_reg_n_0,
      O => \gen_sr_match_div2.gen_sr_match[5].prev_sr_match_rise1_r[5]_i_1_n_0\
    );
\gen_sr_match_div2.gen_sr_match[5].prev_sr_match_rise1_r_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \gen_sr_match_div2.gen_sr_match[5].prev_sr_match_rise1_r[5]_i_1_n_0\,
      Q => p_2_in142_in,
      R => '0'
    );
\gen_sr_match_div2.gen_sr_match[6].old_sr_diff_r_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \gen_sr_match_div2.gen_sr_match[6].old_sr_match_cyc2_r_reg\,
      Q => p_1_in17_in,
      R => \gen_sr_match_div2.gen_sr_match[0].prev_sr_diff_r[0]_i_1_n_0\
    );
\gen_sr_match_div2.gen_sr_match[6].old_sr_match_cyc2_r_reg0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => p_1_in132_in,
      I1 => p_0_in129_in,
      I2 => p_2_in130_in,
      I3 => p_3_in131_in,
      O => \gen_sr_match_div2.gen_sr_match[6].old_sr_match_cyc2_r_reg0__0\
    );
\gen_sr_match_div2.gen_sr_match[6].old_sr_match_cyc2_r_reg[6]_inv\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \gen_sr_match_div2.gen_sr_match[6].old_sr_match_cyc2_r_reg0__0\,
      Q => \gen_sr_match_div2.gen_sr_match[6].old_sr_match_cyc2_r_reg\,
      R => '0'
    );
\gen_sr_match_div2.gen_sr_match[6].old_sr_match_fall0_r[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90090000"
    )
        port map (
      I0 => \gen_old_sr_div2.gen_old_sr[6].old_sr_fall0_r_reg[6]_99\(1),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_fall0_r_reg[6]_49\(1),
      I2 => \gen_old_sr_div2.gen_old_sr[6].old_sr_fall0_r_reg[6]_99\(0),
      I3 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_fall0_r_reg[6]_49\(0),
      I4 => sr_valid_r_reg_n_0,
      O => \gen_sr_match_div2.gen_sr_match[6].old_sr_match_fall0_r[6]_i_1_n_0\
    );
\gen_sr_match_div2.gen_sr_match[6].old_sr_match_fall0_r_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \gen_sr_match_div2.gen_sr_match[6].old_sr_match_fall0_r[6]_i_1_n_0\,
      Q => p_0_in129_in,
      R => '0'
    );
\gen_sr_match_div2.gen_sr_match[6].old_sr_match_fall1_r[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90090000"
    )
        port map (
      I0 => \gen_old_sr_div2.gen_old_sr[6].old_sr_fall1_r_reg[6]_83\(1),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_fall1_r_reg[6]_33\(1),
      I2 => \gen_old_sr_div2.gen_old_sr[6].old_sr_fall1_r_reg[6]_83\(0),
      I3 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_fall1_r_reg[6]_33\(0),
      I4 => sr_valid_r_reg_n_0,
      O => \gen_sr_match_div2.gen_sr_match[6].old_sr_match_fall1_r[6]_i_1_n_0\
    );
\gen_sr_match_div2.gen_sr_match[6].old_sr_match_fall1_r_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \gen_sr_match_div2.gen_sr_match[6].old_sr_match_fall1_r[6]_i_1_n_0\,
      Q => p_3_in131_in,
      R => '0'
    );
\gen_sr_match_div2.gen_sr_match[6].old_sr_match_rise0_r[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90090000"
    )
        port map (
      I0 => \gen_old_sr_div2.gen_old_sr[6].old_sr_rise0_r_reg[6]_75\(1),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_rise0_r_reg[6]_17\(1),
      I2 => \gen_old_sr_div2.gen_old_sr[6].old_sr_rise0_r_reg[6]_75\(0),
      I3 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_rise0_r_reg[6]_17\(0),
      I4 => sr_valid_r_reg_n_0,
      O => \gen_sr_match_div2.gen_sr_match[6].old_sr_match_rise0_r[6]_i_1_n_0\
    );
\gen_sr_match_div2.gen_sr_match[6].old_sr_match_rise0_r_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \gen_sr_match_div2.gen_sr_match[6].old_sr_match_rise0_r[6]_i_1_n_0\,
      Q => p_1_in132_in,
      R => '0'
    );
\gen_sr_match_div2.gen_sr_match[6].old_sr_match_rise1_r[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90090000"
    )
        port map (
      I0 => \gen_old_sr_div2.gen_old_sr[6].old_sr_rise1_r_reg[6]_91\(1),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_rise1_r_reg[6]_65\(1),
      I2 => \gen_old_sr_div2.gen_old_sr[6].old_sr_rise1_r_reg[6]_91\(0),
      I3 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_rise1_r_reg[6]_65\(0),
      I4 => sr_valid_r_reg_n_0,
      O => \gen_sr_match_div2.gen_sr_match[6].old_sr_match_rise1_r[6]_i_1_n_0\
    );
\gen_sr_match_div2.gen_sr_match[6].old_sr_match_rise1_r_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \gen_sr_match_div2.gen_sr_match[6].old_sr_match_rise1_r[6]_i_1_n_0\,
      Q => p_2_in130_in,
      R => '0'
    );
\gen_sr_match_div2.gen_sr_match[6].prev_sr_diff_r_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \gen_sr_match_div2.gen_sr_match[6].prev_sr_match_cyc2_r_reg\,
      Q => p_0_in86_in,
      R => \gen_sr_match_div2.gen_sr_match[0].prev_sr_diff_r[0]_i_1_n_0\
    );
\gen_sr_match_div2.gen_sr_match[6].prev_sr_match_cyc2_r_reg0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => p_1_in136_in,
      I1 => p_0_in133_in,
      I2 => p_2_in134_in,
      I3 => p_3_in135_in,
      O => \gen_sr_match_div2.gen_sr_match[6].prev_sr_match_cyc2_r_reg0__0\
    );
\gen_sr_match_div2.gen_sr_match[6].prev_sr_match_cyc2_r_reg[6]_inv\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \gen_sr_match_div2.gen_sr_match[6].prev_sr_match_cyc2_r_reg0__0\,
      Q => \gen_sr_match_div2.gen_sr_match[6].prev_sr_match_cyc2_r_reg\,
      R => '0'
    );
\gen_sr_match_div2.gen_sr_match[6].prev_sr_match_fall0_r[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90090000"
    )
        port map (
      I0 => \gen_old_sr_div2.gen_old_sr[6].prev_sr_fall0_r_reg[6]_50\(1),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_fall0_r_reg[6]_49\(1),
      I2 => \gen_old_sr_div2.gen_old_sr[6].prev_sr_fall0_r_reg[6]_50\(0),
      I3 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_fall0_r_reg[6]_49\(0),
      I4 => sr_valid_r_reg_n_0,
      O => \gen_sr_match_div2.gen_sr_match[6].prev_sr_match_fall0_r[6]_i_1_n_0\
    );
\gen_sr_match_div2.gen_sr_match[6].prev_sr_match_fall0_r_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \gen_sr_match_div2.gen_sr_match[6].prev_sr_match_fall0_r[6]_i_1_n_0\,
      Q => p_0_in133_in,
      R => '0'
    );
\gen_sr_match_div2.gen_sr_match[6].prev_sr_match_fall1_r[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90090000"
    )
        port map (
      I0 => \gen_old_sr_div2.gen_old_sr[6].prev_sr_fall1_r_reg[6]_34\(1),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_fall1_r_reg[6]_33\(1),
      I2 => \gen_old_sr_div2.gen_old_sr[6].prev_sr_fall1_r_reg[6]_34\(0),
      I3 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_fall1_r_reg[6]_33\(0),
      I4 => sr_valid_r_reg_n_0,
      O => \gen_sr_match_div2.gen_sr_match[6].prev_sr_match_fall1_r[6]_i_1_n_0\
    );
\gen_sr_match_div2.gen_sr_match[6].prev_sr_match_fall1_r_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \gen_sr_match_div2.gen_sr_match[6].prev_sr_match_fall1_r[6]_i_1_n_0\,
      Q => p_3_in135_in,
      R => '0'
    );
\gen_sr_match_div2.gen_sr_match[6].prev_sr_match_rise0_r[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90090000"
    )
        port map (
      I0 => \gen_old_sr_div2.gen_old_sr[6].prev_sr_rise0_r_reg[6]_18\(1),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_rise0_r_reg[6]_17\(1),
      I2 => \gen_old_sr_div2.gen_old_sr[6].prev_sr_rise0_r_reg[6]_18\(0),
      I3 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_rise0_r_reg[6]_17\(0),
      I4 => sr_valid_r_reg_n_0,
      O => \gen_sr_match_div2.gen_sr_match[6].prev_sr_match_rise0_r[6]_i_1_n_0\
    );
\gen_sr_match_div2.gen_sr_match[6].prev_sr_match_rise0_r_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \gen_sr_match_div2.gen_sr_match[6].prev_sr_match_rise0_r[6]_i_1_n_0\,
      Q => p_1_in136_in,
      R => '0'
    );
\gen_sr_match_div2.gen_sr_match[6].prev_sr_match_rise1_r[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90090000"
    )
        port map (
      I0 => \gen_old_sr_div2.gen_old_sr[6].prev_sr_rise1_r_reg[6]_66\(1),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_rise1_r_reg[6]_65\(1),
      I2 => \gen_old_sr_div2.gen_old_sr[6].prev_sr_rise1_r_reg[6]_66\(0),
      I3 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_rise1_r_reg[6]_65\(0),
      I4 => sr_valid_r_reg_n_0,
      O => \gen_sr_match_div2.gen_sr_match[6].prev_sr_match_rise1_r[6]_i_1_n_0\
    );
\gen_sr_match_div2.gen_sr_match[6].prev_sr_match_rise1_r_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \gen_sr_match_div2.gen_sr_match[6].prev_sr_match_rise1_r[6]_i_1_n_0\,
      Q => p_2_in134_in,
      R => '0'
    );
\gen_sr_match_div2.gen_sr_match[7].old_sr_diff_r_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \gen_sr_match_div2.gen_sr_match[7].old_sr_match_cyc2_r_reg\,
      Q => p_1_in15_in,
      R => \gen_sr_match_div2.gen_sr_match[0].prev_sr_diff_r[0]_i_1_n_0\
    );
\gen_sr_match_div2.gen_sr_match[7].old_sr_match_cyc2_r_reg0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => p_1_in124_in,
      I1 => p_0_in123_in,
      I2 => p_2_in,
      I3 => p_3_in,
      O => \gen_sr_match_div2.gen_sr_match[7].old_sr_match_cyc2_r_reg0__0\
    );
\gen_sr_match_div2.gen_sr_match[7].old_sr_match_cyc2_r_reg[7]_inv\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \gen_sr_match_div2.gen_sr_match[7].old_sr_match_cyc2_r_reg0__0\,
      Q => \gen_sr_match_div2.gen_sr_match[7].old_sr_match_cyc2_r_reg\,
      R => '0'
    );
\gen_sr_match_div2.gen_sr_match[7].old_sr_match_fall0_r[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90090000"
    )
        port map (
      I0 => \gen_old_sr_div2.gen_old_sr[7].old_sr_fall0_r_reg[7]_100\(1),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_fall0_r_reg[7]_51\(1),
      I2 => \gen_old_sr_div2.gen_old_sr[7].old_sr_fall0_r_reg[7]_100\(0),
      I3 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_fall0_r_reg[7]_51\(0),
      I4 => sr_valid_r_reg_n_0,
      O => \gen_sr_match_div2.gen_sr_match[7].old_sr_match_fall0_r[7]_i_1_n_0\
    );
\gen_sr_match_div2.gen_sr_match[7].old_sr_match_fall0_r_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \gen_sr_match_div2.gen_sr_match[7].old_sr_match_fall0_r[7]_i_1_n_0\,
      Q => p_0_in123_in,
      R => '0'
    );
\gen_sr_match_div2.gen_sr_match[7].old_sr_match_fall1_r[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90090000"
    )
        port map (
      I0 => \gen_old_sr_div2.gen_old_sr[7].old_sr_fall1_r_reg[7]_84\(1),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_fall1_r_reg[7]_35\(1),
      I2 => \gen_old_sr_div2.gen_old_sr[7].old_sr_fall1_r_reg[7]_84\(0),
      I3 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_fall1_r_reg[7]_35\(0),
      I4 => sr_valid_r_reg_n_0,
      O => \gen_sr_match_div2.gen_sr_match[7].old_sr_match_fall1_r[7]_i_1_n_0\
    );
\gen_sr_match_div2.gen_sr_match[7].old_sr_match_fall1_r_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \gen_sr_match_div2.gen_sr_match[7].old_sr_match_fall1_r[7]_i_1_n_0\,
      Q => p_3_in,
      R => '0'
    );
\gen_sr_match_div2.gen_sr_match[7].old_sr_match_rise0_r[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90090000"
    )
        port map (
      I0 => \gen_old_sr_div2.gen_old_sr[7].old_sr_rise0_r_reg[7]_76\(1),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_rise0_r_reg[7]_19\(1),
      I2 => \gen_old_sr_div2.gen_old_sr[7].old_sr_rise0_r_reg[7]_76\(0),
      I3 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_rise0_r_reg[7]_19\(0),
      I4 => sr_valid_r_reg_n_0,
      O => \gen_sr_match_div2.gen_sr_match[7].old_sr_match_rise0_r[7]_i_1_n_0\
    );
\gen_sr_match_div2.gen_sr_match[7].old_sr_match_rise0_r_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \gen_sr_match_div2.gen_sr_match[7].old_sr_match_rise0_r[7]_i_1_n_0\,
      Q => p_1_in124_in,
      R => '0'
    );
\gen_sr_match_div2.gen_sr_match[7].old_sr_match_rise1_r[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90090000"
    )
        port map (
      I0 => \gen_old_sr_div2.gen_old_sr[7].old_sr_rise1_r_reg[7]_92\(1),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_rise1_r_reg[7]_67\(1),
      I2 => \gen_old_sr_div2.gen_old_sr[7].old_sr_rise1_r_reg[7]_92\(0),
      I3 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_rise1_r_reg[7]_67\(0),
      I4 => sr_valid_r_reg_n_0,
      O => \gen_sr_match_div2.gen_sr_match[7].old_sr_match_rise1_r[7]_i_1_n_0\
    );
\gen_sr_match_div2.gen_sr_match[7].old_sr_match_rise1_r_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \gen_sr_match_div2.gen_sr_match[7].old_sr_match_rise1_r[7]_i_1_n_0\,
      Q => p_2_in,
      R => '0'
    );
\gen_sr_match_div2.gen_sr_match[7].prev_sr_diff_r_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \gen_sr_match_div2.gen_sr_match[7].prev_sr_match_cyc2_r_reg\,
      Q => p_0_in,
      R => \gen_sr_match_div2.gen_sr_match[0].prev_sr_diff_r[0]_i_1_n_0\
    );
\gen_sr_match_div2.gen_sr_match[7].prev_sr_match_cyc2_r_reg0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => p_1_in128_in,
      I1 => p_0_in125_in,
      I2 => p_2_in126_in,
      I3 => p_3_in127_in,
      O => \gen_sr_match_div2.gen_sr_match[7].prev_sr_match_cyc2_r_reg0__0\
    );
\gen_sr_match_div2.gen_sr_match[7].prev_sr_match_cyc2_r_reg[7]_inv\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \gen_sr_match_div2.gen_sr_match[7].prev_sr_match_cyc2_r_reg0__0\,
      Q => \gen_sr_match_div2.gen_sr_match[7].prev_sr_match_cyc2_r_reg\,
      R => '0'
    );
\gen_sr_match_div2.gen_sr_match[7].prev_sr_match_fall0_r[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90090000"
    )
        port map (
      I0 => \gen_old_sr_div2.gen_old_sr[7].prev_sr_fall0_r_reg[7]_52\(1),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_fall0_r_reg[7]_51\(1),
      I2 => \gen_old_sr_div2.gen_old_sr[7].prev_sr_fall0_r_reg[7]_52\(0),
      I3 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_fall0_r_reg[7]_51\(0),
      I4 => sr_valid_r_reg_n_0,
      O => \gen_sr_match_div2.gen_sr_match[7].prev_sr_match_fall0_r[7]_i_1_n_0\
    );
\gen_sr_match_div2.gen_sr_match[7].prev_sr_match_fall0_r_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \gen_sr_match_div2.gen_sr_match[7].prev_sr_match_fall0_r[7]_i_1_n_0\,
      Q => p_0_in125_in,
      R => '0'
    );
\gen_sr_match_div2.gen_sr_match[7].prev_sr_match_fall1_r[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90090000"
    )
        port map (
      I0 => \gen_old_sr_div2.gen_old_sr[7].prev_sr_fall1_r_reg[7]_36\(1),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_fall1_r_reg[7]_35\(1),
      I2 => \gen_old_sr_div2.gen_old_sr[7].prev_sr_fall1_r_reg[7]_36\(0),
      I3 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_fall1_r_reg[7]_35\(0),
      I4 => sr_valid_r_reg_n_0,
      O => \gen_sr_match_div2.gen_sr_match[7].prev_sr_match_fall1_r[7]_i_1_n_0\
    );
\gen_sr_match_div2.gen_sr_match[7].prev_sr_match_fall1_r_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \gen_sr_match_div2.gen_sr_match[7].prev_sr_match_fall1_r[7]_i_1_n_0\,
      Q => p_3_in127_in,
      R => '0'
    );
\gen_sr_match_div2.gen_sr_match[7].prev_sr_match_rise0_r[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90090000"
    )
        port map (
      I0 => \gen_old_sr_div2.gen_old_sr[7].prev_sr_rise0_r_reg[7]_20\(1),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_rise0_r_reg[7]_19\(1),
      I2 => \gen_old_sr_div2.gen_old_sr[7].prev_sr_rise0_r_reg[7]_20\(0),
      I3 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_rise0_r_reg[7]_19\(0),
      I4 => sr_valid_r_reg_n_0,
      O => \gen_sr_match_div2.gen_sr_match[7].prev_sr_match_rise0_r[7]_i_1_n_0\
    );
\gen_sr_match_div2.gen_sr_match[7].prev_sr_match_rise0_r_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \gen_sr_match_div2.gen_sr_match[7].prev_sr_match_rise0_r[7]_i_1_n_0\,
      Q => p_1_in128_in,
      R => '0'
    );
\gen_sr_match_div2.gen_sr_match[7].prev_sr_match_rise1_r[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90090000"
    )
        port map (
      I0 => \gen_old_sr_div2.gen_old_sr[7].prev_sr_rise1_r_reg[7]_68\(1),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_rise1_r_reg[7]_67\(1),
      I2 => \gen_old_sr_div2.gen_old_sr[7].prev_sr_rise1_r_reg[7]_68\(0),
      I3 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_rise1_r_reg[7]_67\(0),
      I4 => sr_valid_r_reg_n_0,
      O => \gen_sr_match_div2.gen_sr_match[7].prev_sr_match_rise1_r[7]_i_1_n_0\
    );
\gen_sr_match_div2.gen_sr_match[7].prev_sr_match_rise1_r_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \gen_sr_match_div2.gen_sr_match[7].prev_sr_match_rise1_r[7]_i_1_n_0\,
      Q => p_2_in126_in,
      R => '0'
    );
\gen_track_left_edge[0].pb_cnt_eye_size_r[0][0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \gen_track_left_edge[0].pb_cnt_eye_size_r_reg[0]_101\(0),
      O => \p_0_in__1\(0)
    );
\gen_track_left_edge[0].pb_cnt_eye_size_r[0][1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \gen_track_left_edge[0].pb_cnt_eye_size_r_reg[0]_101\(0),
      I1 => \gen_track_left_edge[0].pb_cnt_eye_size_r_reg[0]_101\(1),
      O => \p_0_in__1\(1)
    );
\gen_track_left_edge[0].pb_cnt_eye_size_r[0][2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \gen_track_left_edge[0].pb_cnt_eye_size_r_reg[0]_101\(2),
      I1 => \gen_track_left_edge[0].pb_cnt_eye_size_r_reg[0]_101\(1),
      I2 => \gen_track_left_edge[0].pb_cnt_eye_size_r_reg[0]_101\(0),
      O => \p_0_in__1\(2)
    );
\gen_track_left_edge[0].pb_cnt_eye_size_r[0][3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \gen_track_left_edge[0].pb_cnt_eye_size_r_reg[0]_101\(3),
      I1 => \gen_track_left_edge[0].pb_cnt_eye_size_r_reg[0]_101\(0),
      I2 => \gen_track_left_edge[0].pb_cnt_eye_size_r_reg[0]_101\(1),
      I3 => \gen_track_left_edge[0].pb_cnt_eye_size_r_reg[0]_101\(2),
      O => \p_0_in__1\(3)
    );
\gen_track_left_edge[0].pb_cnt_eye_size_r[0][4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEFAAAA"
    )
        port map (
      I0 => \FSM_onehot_cal1_state_r_reg_n_0_[16]\,
      I1 => \gen_track_left_edge[0].pb_last_tap_jitter_r_reg_n_0_[0]\,
      I2 => samp_cnt_done_r_reg_n_0,
      I3 => \gen_track_left_edge[0].pb_found_edge_r_reg_n_0_[0]\,
      I4 => \gen_track_left_edge[0].pb_cnt_eye_size_r[0][4]_i_4_n_0\,
      O => \gen_track_left_edge[0].pb_cnt_eye_size_r[0][4]_i_1_n_0\
    );
\gen_track_left_edge[0].pb_cnt_eye_size_r[0][4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"11100000"
    )
        port map (
      I0 => \gen_track_left_edge[0].pb_cnt_eye_size_r[0][4]_i_5_n_0\,
      I1 => pb_detect_edge_done_r(0),
      I2 => \FSM_onehot_cal1_state_r_reg_n_0_[20]\,
      I3 => store_sr_req_pulsed_r,
      I4 => samp_cnt_done_r_reg_n_0,
      O => pb_cnt_eye_size_r
    );
\gen_track_left_edge[0].pb_cnt_eye_size_r[0][4]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \gen_track_left_edge[0].pb_cnt_eye_size_r_reg[0]_101\(4),
      I1 => \gen_track_left_edge[0].pb_cnt_eye_size_r_reg[0]_101\(2),
      I2 => \gen_track_left_edge[0].pb_cnt_eye_size_r_reg[0]_101\(1),
      I3 => \gen_track_left_edge[0].pb_cnt_eye_size_r_reg[0]_101\(0),
      I4 => \gen_track_left_edge[0].pb_cnt_eye_size_r_reg[0]_101\(3),
      O => \p_0_in__1\(4)
    );
\gen_track_left_edge[0].pb_cnt_eye_size_r[0][4]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1111111111111110"
    )
        port map (
      I0 => \gen_track_left_edge[0].pb_found_edge_r[0]_i_2_n_0\,
      I1 => pb_detect_edge_done_r(0),
      I2 => \gen_sr_match_div2.gen_sr_match[0].old_sr_diff_r_reg_n_0_[0]\,
      I3 => \gen_track_left_edge[0].pb_last_tap_jitter_r_reg_n_0_[0]\,
      I4 => \gen_sr_match_div2.gen_sr_match[0].prev_sr_diff_r_reg_n_0_[0]\,
      I5 => samp_cnt_done_r_reg_n_0,
      O => \gen_track_left_edge[0].pb_cnt_eye_size_r[0][4]_i_4_n_0\
    );
\gen_track_left_edge[0].pb_cnt_eye_size_r[0][4]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008000"
    )
        port map (
      I0 => \gen_track_left_edge[0].pb_cnt_eye_size_r_reg[0]_101\(2),
      I1 => \gen_track_left_edge[0].pb_cnt_eye_size_r_reg[0]_101\(1),
      I2 => \gen_track_left_edge[0].pb_cnt_eye_size_r_reg[0]_101\(0),
      I3 => \gen_track_left_edge[0].pb_cnt_eye_size_r_reg[0]_101\(3),
      I4 => \gen_track_left_edge[0].pb_cnt_eye_size_r_reg[0]_101\(4),
      O => \gen_track_left_edge[0].pb_cnt_eye_size_r[0][4]_i_5_n_0\
    );
\gen_track_left_edge[0].pb_cnt_eye_size_r_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => pb_cnt_eye_size_r,
      D => \p_0_in__1\(0),
      Q => \gen_track_left_edge[0].pb_cnt_eye_size_r_reg[0]_101\(0),
      R => \gen_track_left_edge[0].pb_cnt_eye_size_r[0][4]_i_1_n_0\
    );
\gen_track_left_edge[0].pb_cnt_eye_size_r_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => pb_cnt_eye_size_r,
      D => \p_0_in__1\(1),
      Q => \gen_track_left_edge[0].pb_cnt_eye_size_r_reg[0]_101\(1),
      R => \gen_track_left_edge[0].pb_cnt_eye_size_r[0][4]_i_1_n_0\
    );
\gen_track_left_edge[0].pb_cnt_eye_size_r_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => pb_cnt_eye_size_r,
      D => \p_0_in__1\(2),
      Q => \gen_track_left_edge[0].pb_cnt_eye_size_r_reg[0]_101\(2),
      R => \gen_track_left_edge[0].pb_cnt_eye_size_r[0][4]_i_1_n_0\
    );
\gen_track_left_edge[0].pb_cnt_eye_size_r_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => pb_cnt_eye_size_r,
      D => \p_0_in__1\(3),
      Q => \gen_track_left_edge[0].pb_cnt_eye_size_r_reg[0]_101\(3),
      R => \gen_track_left_edge[0].pb_cnt_eye_size_r[0][4]_i_1_n_0\
    );
\gen_track_left_edge[0].pb_cnt_eye_size_r_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => pb_cnt_eye_size_r,
      D => \p_0_in__1\(4),
      Q => \gen_track_left_edge[0].pb_cnt_eye_size_r_reg[0]_101\(4),
      R => \gen_track_left_edge[0].pb_cnt_eye_size_r[0][4]_i_1_n_0\
    );
\gen_track_left_edge[0].pb_detect_edge_done_r[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEEEEEE0"
    )
        port map (
      I0 => \FSM_onehot_cal1_state_r_reg_n_0_[20]\,
      I1 => store_sr_req_pulsed_r,
      I2 => \gen_sr_match_div2.gen_sr_match[0].prev_sr_diff_r_reg_n_0_[0]\,
      I3 => samp_cnt_done_r_reg_n_0,
      I4 => pb_detect_edge_done_r(0),
      O => \gen_track_left_edge[0].pb_detect_edge_done_r[0]_i_1_n_0\
    );
\gen_track_left_edge[0].pb_detect_edge_done_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \gen_track_left_edge[0].pb_detect_edge_done_r[0]_i_1_n_0\,
      Q => pb_detect_edge_done_r(0),
      R => \FSM_onehot_cal1_state_r_reg_n_0_[16]\
    );
\gen_track_left_edge[0].pb_found_edge_r[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5501550155005501"
    )
        port map (
      I0 => \gen_track_left_edge[0].pb_found_edge_r[0]_i_2_n_0\,
      I1 => \gen_track_left_edge[0].pb_found_edge_r[0]_i_3_n_0\,
      I2 => pb_detect_edge_done_r(0),
      I3 => \gen_track_left_edge[0].pb_found_edge_r_reg_n_0_[0]\,
      I4 => samp_cnt_done_r_reg_n_0,
      I5 => \gen_track_left_edge[0].pb_last_tap_jitter_r_reg_n_0_[0]\,
      O => \gen_track_left_edge[0].pb_found_edge_r[0]_i_1_n_0\
    );
\gen_track_left_edge[0].pb_found_edge_r[0]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => store_sr_req_pulsed_r,
      I1 => \FSM_onehot_cal1_state_r_reg_n_0_[20]\,
      O => \gen_track_left_edge[0].pb_found_edge_r[0]_i_2_n_0\
    );
\gen_track_left_edge[0].pb_found_edge_r[0]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => samp_cnt_done_r_reg_n_0,
      I1 => \gen_sr_match_div2.gen_sr_match[0].prev_sr_diff_r_reg_n_0_[0]\,
      I2 => \gen_track_left_edge[0].pb_last_tap_jitter_r_reg_n_0_[0]\,
      I3 => \gen_sr_match_div2.gen_sr_match[0].old_sr_diff_r_reg_n_0_[0]\,
      O => \gen_track_left_edge[0].pb_found_edge_r[0]_i_3_n_0\
    );
\gen_track_left_edge[0].pb_found_edge_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \gen_track_left_edge[0].pb_found_edge_r[0]_i_1_n_0\,
      Q => \gen_track_left_edge[0].pb_found_edge_r_reg_n_0_[0]\,
      R => \FSM_onehot_cal1_state_r_reg_n_0_[16]\
    );
\gen_track_left_edge[0].pb_found_stable_eye_r[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55555F5500000800"
    )
        port map (
      I0 => \gen_track_left_edge[0].pb_cnt_eye_size_r[0][4]_i_4_n_0\,
      I1 => \gen_track_left_edge[0].pb_cnt_eye_size_r[0][4]_i_5_n_0\,
      I2 => \gen_track_left_edge[0].pb_last_tap_jitter_r_reg_n_0_[0]\,
      I3 => samp_cnt_done_r_reg_n_0,
      I4 => \gen_track_left_edge[0].pb_found_edge_r_reg_n_0_[0]\,
      I5 => pb_found_stable_eye_r(0),
      O => \gen_track_left_edge[0].pb_found_stable_eye_r[0]_i_1_n_0\
    );
\gen_track_left_edge[0].pb_found_stable_eye_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \gen_track_left_edge[0].pb_found_stable_eye_r[0]_i_1_n_0\,
      Q => pb_found_stable_eye_r(0),
      R => \FSM_onehot_cal1_state_r_reg_n_0_[16]\
    );
\gen_track_left_edge[0].pb_last_tap_jitter_r[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FDFD0100"
    )
        port map (
      I0 => samp_cnt_done_r_reg_n_0,
      I1 => pb_detect_edge_done_r(0),
      I2 => \gen_track_left_edge[0].pb_found_edge_r[0]_i_2_n_0\,
      I3 => \gen_sr_match_div2.gen_sr_match[0].prev_sr_diff_r_reg_n_0_[0]\,
      I4 => \gen_track_left_edge[0].pb_last_tap_jitter_r_reg_n_0_[0]\,
      I5 => \FSM_onehot_cal1_state_r_reg_n_0_[16]\,
      O => \gen_track_left_edge[0].pb_last_tap_jitter_r[0]_i_1_n_0\
    );
\gen_track_left_edge[0].pb_last_tap_jitter_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \gen_track_left_edge[0].pb_last_tap_jitter_r[0]_i_1_n_0\,
      Q => \gen_track_left_edge[0].pb_last_tap_jitter_r_reg_n_0_[0]\,
      R => '0'
    );
\gen_track_left_edge[1].pb_cnt_eye_size_r[1][0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \gen_track_left_edge[1].pb_cnt_eye_size_r_reg[1]_102\(0),
      O => \p_0_in__2\(0)
    );
\gen_track_left_edge[1].pb_cnt_eye_size_r[1][1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \gen_track_left_edge[1].pb_cnt_eye_size_r_reg[1]_102\(0),
      I1 => \gen_track_left_edge[1].pb_cnt_eye_size_r_reg[1]_102\(1),
      O => \p_0_in__2\(1)
    );
\gen_track_left_edge[1].pb_cnt_eye_size_r[1][2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \gen_track_left_edge[1].pb_cnt_eye_size_r_reg[1]_102\(2),
      I1 => \gen_track_left_edge[1].pb_cnt_eye_size_r_reg[1]_102\(1),
      I2 => \gen_track_left_edge[1].pb_cnt_eye_size_r_reg[1]_102\(0),
      O => \p_0_in__2\(2)
    );
\gen_track_left_edge[1].pb_cnt_eye_size_r[1][3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \gen_track_left_edge[1].pb_cnt_eye_size_r_reg[1]_102\(3),
      I1 => \gen_track_left_edge[1].pb_cnt_eye_size_r_reg[1]_102\(0),
      I2 => \gen_track_left_edge[1].pb_cnt_eye_size_r_reg[1]_102\(1),
      I3 => \gen_track_left_edge[1].pb_cnt_eye_size_r_reg[1]_102\(2),
      O => \p_0_in__2\(3)
    );
\gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEFAAAA"
    )
        port map (
      I0 => \FSM_onehot_cal1_state_r_reg_n_0_[16]\,
      I1 => \gen_track_left_edge[1].pb_found_edge_r_reg_n_0_[1]\,
      I2 => samp_cnt_done_r_reg_n_0,
      I3 => p_0_in31_in,
      I4 => \gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_4_n_0\,
      O => \gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_1_n_0\
    );
\gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"11100000"
    )
        port map (
      I0 => \gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_5_n_0\,
      I1 => pb_detect_edge_done_r(1),
      I2 => \FSM_onehot_cal1_state_r_reg_n_0_[20]\,
      I3 => store_sr_req_pulsed_r,
      I4 => samp_cnt_done_r_reg_n_0,
      O => \gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_2_n_0\
    );
\gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \gen_track_left_edge[1].pb_cnt_eye_size_r_reg[1]_102\(4),
      I1 => \gen_track_left_edge[1].pb_cnt_eye_size_r_reg[1]_102\(2),
      I2 => \gen_track_left_edge[1].pb_cnt_eye_size_r_reg[1]_102\(1),
      I3 => \gen_track_left_edge[1].pb_cnt_eye_size_r_reg[1]_102\(0),
      I4 => \gen_track_left_edge[1].pb_cnt_eye_size_r_reg[1]_102\(3),
      O => \p_0_in__2\(4)
    );
\gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1111111111111110"
    )
        port map (
      I0 => \gen_track_left_edge[0].pb_found_edge_r[0]_i_2_n_0\,
      I1 => pb_detect_edge_done_r(1),
      I2 => p_1_in32_in,
      I3 => p_0_in31_in,
      I4 => p_0_in101_in,
      I5 => samp_cnt_done_r_reg_n_0,
      O => \gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_4_n_0\
    );
\gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008000"
    )
        port map (
      I0 => \gen_track_left_edge[1].pb_cnt_eye_size_r_reg[1]_102\(2),
      I1 => \gen_track_left_edge[1].pb_cnt_eye_size_r_reg[1]_102\(1),
      I2 => \gen_track_left_edge[1].pb_cnt_eye_size_r_reg[1]_102\(0),
      I3 => \gen_track_left_edge[1].pb_cnt_eye_size_r_reg[1]_102\(3),
      I4 => \gen_track_left_edge[1].pb_cnt_eye_size_r_reg[1]_102\(4),
      O => \gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_5_n_0\
    );
\gen_track_left_edge[1].pb_cnt_eye_size_r_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_2_n_0\,
      D => \p_0_in__2\(0),
      Q => \gen_track_left_edge[1].pb_cnt_eye_size_r_reg[1]_102\(0),
      R => \gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_1_n_0\
    );
\gen_track_left_edge[1].pb_cnt_eye_size_r_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_2_n_0\,
      D => \p_0_in__2\(1),
      Q => \gen_track_left_edge[1].pb_cnt_eye_size_r_reg[1]_102\(1),
      R => \gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_1_n_0\
    );
\gen_track_left_edge[1].pb_cnt_eye_size_r_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_2_n_0\,
      D => \p_0_in__2\(2),
      Q => \gen_track_left_edge[1].pb_cnt_eye_size_r_reg[1]_102\(2),
      R => \gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_1_n_0\
    );
\gen_track_left_edge[1].pb_cnt_eye_size_r_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_2_n_0\,
      D => \p_0_in__2\(3),
      Q => \gen_track_left_edge[1].pb_cnt_eye_size_r_reg[1]_102\(3),
      R => \gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_1_n_0\
    );
\gen_track_left_edge[1].pb_cnt_eye_size_r_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_2_n_0\,
      D => \p_0_in__2\(4),
      Q => \gen_track_left_edge[1].pb_cnt_eye_size_r_reg[1]_102\(4),
      R => \gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_1_n_0\
    );
\gen_track_left_edge[1].pb_detect_edge_done_r[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEEEEEE0"
    )
        port map (
      I0 => \FSM_onehot_cal1_state_r_reg_n_0_[20]\,
      I1 => store_sr_req_pulsed_r,
      I2 => p_0_in101_in,
      I3 => samp_cnt_done_r_reg_n_0,
      I4 => pb_detect_edge_done_r(1),
      O => \gen_track_left_edge[1].pb_detect_edge_done_r[1]_i_1_n_0\
    );
\gen_track_left_edge[1].pb_detect_edge_done_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \gen_track_left_edge[1].pb_detect_edge_done_r[1]_i_1_n_0\,
      Q => pb_detect_edge_done_r(1),
      R => \FSM_onehot_cal1_state_r_reg_n_0_[16]\
    );
\gen_track_left_edge[1].pb_found_edge_r[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555501000101"
    )
        port map (
      I0 => \gen_track_left_edge[0].pb_found_edge_r[0]_i_2_n_0\,
      I1 => \gen_track_left_edge[1].pb_found_edge_r[1]_i_2_n_0\,
      I2 => pb_detect_edge_done_r(1),
      I3 => p_0_in31_in,
      I4 => samp_cnt_done_r_reg_n_0,
      I5 => \gen_track_left_edge[1].pb_found_edge_r_reg_n_0_[1]\,
      O => \gen_track_left_edge[1].pb_found_edge_r[1]_i_1_n_0\
    );
\gen_track_left_edge[1].pb_found_edge_r[1]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => samp_cnt_done_r_reg_n_0,
      I1 => p_0_in101_in,
      I2 => p_0_in31_in,
      I3 => p_1_in32_in,
      O => \gen_track_left_edge[1].pb_found_edge_r[1]_i_2_n_0\
    );
\gen_track_left_edge[1].pb_found_edge_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \gen_track_left_edge[1].pb_found_edge_r[1]_i_1_n_0\,
      Q => \gen_track_left_edge[1].pb_found_edge_r_reg_n_0_[1]\,
      R => \FSM_onehot_cal1_state_r_reg_n_0_[16]\
    );
\gen_track_left_edge[1].pb_found_stable_eye_r[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55555F5500000800"
    )
        port map (
      I0 => \gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_4_n_0\,
      I1 => \gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_5_n_0\,
      I2 => \gen_track_left_edge[1].pb_found_edge_r_reg_n_0_[1]\,
      I3 => samp_cnt_done_r_reg_n_0,
      I4 => p_0_in31_in,
      I5 => pb_found_stable_eye_r(1),
      O => \gen_track_left_edge[1].pb_found_stable_eye_r[1]_i_1_n_0\
    );
\gen_track_left_edge[1].pb_found_stable_eye_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \gen_track_left_edge[1].pb_found_stable_eye_r[1]_i_1_n_0\,
      Q => pb_found_stable_eye_r(1),
      R => \FSM_onehot_cal1_state_r_reg_n_0_[16]\
    );
\gen_track_left_edge[1].pb_last_tap_jitter_r[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FDFD0100"
    )
        port map (
      I0 => samp_cnt_done_r_reg_n_0,
      I1 => pb_detect_edge_done_r(1),
      I2 => \gen_track_left_edge[0].pb_found_edge_r[0]_i_2_n_0\,
      I3 => p_0_in101_in,
      I4 => p_0_in31_in,
      I5 => \FSM_onehot_cal1_state_r_reg_n_0_[16]\,
      O => \gen_track_left_edge[1].pb_last_tap_jitter_r[1]_i_1_n_0\
    );
\gen_track_left_edge[1].pb_last_tap_jitter_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \gen_track_left_edge[1].pb_last_tap_jitter_r[1]_i_1_n_0\,
      Q => p_0_in31_in,
      R => '0'
    );
\gen_track_left_edge[2].pb_cnt_eye_size_r[2][0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \gen_track_left_edge[2].pb_cnt_eye_size_r_reg[2]_103\(0),
      O => \p_0_in__3\(0)
    );
\gen_track_left_edge[2].pb_cnt_eye_size_r[2][1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \gen_track_left_edge[2].pb_cnt_eye_size_r_reg[2]_103\(0),
      I1 => \gen_track_left_edge[2].pb_cnt_eye_size_r_reg[2]_103\(1),
      O => \p_0_in__3\(1)
    );
\gen_track_left_edge[2].pb_cnt_eye_size_r[2][2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \gen_track_left_edge[2].pb_cnt_eye_size_r_reg[2]_103\(2),
      I1 => \gen_track_left_edge[2].pb_cnt_eye_size_r_reg[2]_103\(1),
      I2 => \gen_track_left_edge[2].pb_cnt_eye_size_r_reg[2]_103\(0),
      O => \p_0_in__3\(2)
    );
\gen_track_left_edge[2].pb_cnt_eye_size_r[2][3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \gen_track_left_edge[2].pb_cnt_eye_size_r_reg[2]_103\(3),
      I1 => \gen_track_left_edge[2].pb_cnt_eye_size_r_reg[2]_103\(0),
      I2 => \gen_track_left_edge[2].pb_cnt_eye_size_r_reg[2]_103\(1),
      I3 => \gen_track_left_edge[2].pb_cnt_eye_size_r_reg[2]_103\(2),
      O => \p_0_in__3\(3)
    );
\gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEFAAAA"
    )
        port map (
      I0 => \FSM_onehot_cal1_state_r_reg_n_0_[16]\,
      I1 => \gen_track_left_edge[2].pb_found_edge_r_reg_n_0_[2]\,
      I2 => samp_cnt_done_r_reg_n_0,
      I3 => p_0_in28_in,
      I4 => \gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_4_n_0\,
      O => \gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_1_n_0\
    );
\gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"11100000"
    )
        port map (
      I0 => \gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_5_n_0\,
      I1 => pb_detect_edge_done_r(2),
      I2 => \FSM_onehot_cal1_state_r_reg_n_0_[20]\,
      I3 => store_sr_req_pulsed_r,
      I4 => samp_cnt_done_r_reg_n_0,
      O => \gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_2_n_0\
    );
\gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \gen_track_left_edge[2].pb_cnt_eye_size_r_reg[2]_103\(4),
      I1 => \gen_track_left_edge[2].pb_cnt_eye_size_r_reg[2]_103\(2),
      I2 => \gen_track_left_edge[2].pb_cnt_eye_size_r_reg[2]_103\(1),
      I3 => \gen_track_left_edge[2].pb_cnt_eye_size_r_reg[2]_103\(0),
      I4 => \gen_track_left_edge[2].pb_cnt_eye_size_r_reg[2]_103\(3),
      O => \p_0_in__3\(4)
    );
\gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1111111111111110"
    )
        port map (
      I0 => \gen_track_left_edge[0].pb_found_edge_r[0]_i_2_n_0\,
      I1 => pb_detect_edge_done_r(2),
      I2 => p_1_in29_in,
      I3 => p_0_in28_in,
      I4 => p_0_in98_in,
      I5 => samp_cnt_done_r_reg_n_0,
      O => \gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_4_n_0\
    );
\gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008000"
    )
        port map (
      I0 => \gen_track_left_edge[2].pb_cnt_eye_size_r_reg[2]_103\(2),
      I1 => \gen_track_left_edge[2].pb_cnt_eye_size_r_reg[2]_103\(1),
      I2 => \gen_track_left_edge[2].pb_cnt_eye_size_r_reg[2]_103\(0),
      I3 => \gen_track_left_edge[2].pb_cnt_eye_size_r_reg[2]_103\(3),
      I4 => \gen_track_left_edge[2].pb_cnt_eye_size_r_reg[2]_103\(4),
      O => \gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_5_n_0\
    );
\gen_track_left_edge[2].pb_cnt_eye_size_r_reg[2][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_2_n_0\,
      D => \p_0_in__3\(0),
      Q => \gen_track_left_edge[2].pb_cnt_eye_size_r_reg[2]_103\(0),
      R => \gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_1_n_0\
    );
\gen_track_left_edge[2].pb_cnt_eye_size_r_reg[2][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_2_n_0\,
      D => \p_0_in__3\(1),
      Q => \gen_track_left_edge[2].pb_cnt_eye_size_r_reg[2]_103\(1),
      R => \gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_1_n_0\
    );
\gen_track_left_edge[2].pb_cnt_eye_size_r_reg[2][2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_2_n_0\,
      D => \p_0_in__3\(2),
      Q => \gen_track_left_edge[2].pb_cnt_eye_size_r_reg[2]_103\(2),
      R => \gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_1_n_0\
    );
\gen_track_left_edge[2].pb_cnt_eye_size_r_reg[2][3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_2_n_0\,
      D => \p_0_in__3\(3),
      Q => \gen_track_left_edge[2].pb_cnt_eye_size_r_reg[2]_103\(3),
      R => \gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_1_n_0\
    );
\gen_track_left_edge[2].pb_cnt_eye_size_r_reg[2][4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_2_n_0\,
      D => \p_0_in__3\(4),
      Q => \gen_track_left_edge[2].pb_cnt_eye_size_r_reg[2]_103\(4),
      R => \gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_1_n_0\
    );
\gen_track_left_edge[2].pb_detect_edge_done_r[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEEEEEE0"
    )
        port map (
      I0 => \FSM_onehot_cal1_state_r_reg_n_0_[20]\,
      I1 => store_sr_req_pulsed_r,
      I2 => p_0_in98_in,
      I3 => samp_cnt_done_r_reg_n_0,
      I4 => pb_detect_edge_done_r(2),
      O => \gen_track_left_edge[2].pb_detect_edge_done_r[2]_i_1_n_0\
    );
\gen_track_left_edge[2].pb_detect_edge_done_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \gen_track_left_edge[2].pb_detect_edge_done_r[2]_i_1_n_0\,
      Q => pb_detect_edge_done_r(2),
      R => \FSM_onehot_cal1_state_r_reg_n_0_[16]\
    );
\gen_track_left_edge[2].pb_found_edge_r[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555501000101"
    )
        port map (
      I0 => \gen_track_left_edge[0].pb_found_edge_r[0]_i_2_n_0\,
      I1 => \gen_track_left_edge[2].pb_found_edge_r[2]_i_2_n_0\,
      I2 => pb_detect_edge_done_r(2),
      I3 => p_0_in28_in,
      I4 => samp_cnt_done_r_reg_n_0,
      I5 => \gen_track_left_edge[2].pb_found_edge_r_reg_n_0_[2]\,
      O => \gen_track_left_edge[2].pb_found_edge_r[2]_i_1_n_0\
    );
\gen_track_left_edge[2].pb_found_edge_r[2]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => samp_cnt_done_r_reg_n_0,
      I1 => p_0_in98_in,
      I2 => p_0_in28_in,
      I3 => p_1_in29_in,
      O => \gen_track_left_edge[2].pb_found_edge_r[2]_i_2_n_0\
    );
\gen_track_left_edge[2].pb_found_edge_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \gen_track_left_edge[2].pb_found_edge_r[2]_i_1_n_0\,
      Q => \gen_track_left_edge[2].pb_found_edge_r_reg_n_0_[2]\,
      R => \FSM_onehot_cal1_state_r_reg_n_0_[16]\
    );
\gen_track_left_edge[2].pb_found_stable_eye_r[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55555F5500000800"
    )
        port map (
      I0 => \gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_4_n_0\,
      I1 => \gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_5_n_0\,
      I2 => \gen_track_left_edge[2].pb_found_edge_r_reg_n_0_[2]\,
      I3 => samp_cnt_done_r_reg_n_0,
      I4 => p_0_in28_in,
      I5 => pb_found_stable_eye_r(2),
      O => \gen_track_left_edge[2].pb_found_stable_eye_r[2]_i_1_n_0\
    );
\gen_track_left_edge[2].pb_found_stable_eye_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \gen_track_left_edge[2].pb_found_stable_eye_r[2]_i_1_n_0\,
      Q => pb_found_stable_eye_r(2),
      R => \FSM_onehot_cal1_state_r_reg_n_0_[16]\
    );
\gen_track_left_edge[2].pb_last_tap_jitter_r[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FDFD0100"
    )
        port map (
      I0 => samp_cnt_done_r_reg_n_0,
      I1 => pb_detect_edge_done_r(2),
      I2 => \gen_track_left_edge[0].pb_found_edge_r[0]_i_2_n_0\,
      I3 => p_0_in98_in,
      I4 => p_0_in28_in,
      I5 => \FSM_onehot_cal1_state_r_reg_n_0_[16]\,
      O => \gen_track_left_edge[2].pb_last_tap_jitter_r[2]_i_1_n_0\
    );
\gen_track_left_edge[2].pb_last_tap_jitter_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \gen_track_left_edge[2].pb_last_tap_jitter_r[2]_i_1_n_0\,
      Q => p_0_in28_in,
      R => '0'
    );
\gen_track_left_edge[3].pb_cnt_eye_size_r[3][0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \gen_track_left_edge[3].pb_cnt_eye_size_r_reg[3]_104\(0),
      O => \p_0_in__4\(0)
    );
\gen_track_left_edge[3].pb_cnt_eye_size_r[3][1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \gen_track_left_edge[3].pb_cnt_eye_size_r_reg[3]_104\(0),
      I1 => \gen_track_left_edge[3].pb_cnt_eye_size_r_reg[3]_104\(1),
      O => \p_0_in__4\(1)
    );
\gen_track_left_edge[3].pb_cnt_eye_size_r[3][2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \gen_track_left_edge[3].pb_cnt_eye_size_r_reg[3]_104\(2),
      I1 => \gen_track_left_edge[3].pb_cnt_eye_size_r_reg[3]_104\(1),
      I2 => \gen_track_left_edge[3].pb_cnt_eye_size_r_reg[3]_104\(0),
      O => \p_0_in__4\(2)
    );
\gen_track_left_edge[3].pb_cnt_eye_size_r[3][3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \gen_track_left_edge[3].pb_cnt_eye_size_r_reg[3]_104\(3),
      I1 => \gen_track_left_edge[3].pb_cnt_eye_size_r_reg[3]_104\(0),
      I2 => \gen_track_left_edge[3].pb_cnt_eye_size_r_reg[3]_104\(1),
      I3 => \gen_track_left_edge[3].pb_cnt_eye_size_r_reg[3]_104\(2),
      O => \p_0_in__4\(3)
    );
\gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEFAAAA"
    )
        port map (
      I0 => \FSM_onehot_cal1_state_r_reg_n_0_[16]\,
      I1 => \gen_track_left_edge[3].pb_found_edge_r_reg_n_0_[3]\,
      I2 => samp_cnt_done_r_reg_n_0,
      I3 => p_0_in25_in,
      I4 => \gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_4_n_0\,
      O => \gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_1_n_0\
    );
\gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"11100000"
    )
        port map (
      I0 => \gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_5_n_0\,
      I1 => pb_detect_edge_done_r(3),
      I2 => \FSM_onehot_cal1_state_r_reg_n_0_[20]\,
      I3 => store_sr_req_pulsed_r,
      I4 => samp_cnt_done_r_reg_n_0,
      O => \gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_2_n_0\
    );
\gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \gen_track_left_edge[3].pb_cnt_eye_size_r_reg[3]_104\(4),
      I1 => \gen_track_left_edge[3].pb_cnt_eye_size_r_reg[3]_104\(2),
      I2 => \gen_track_left_edge[3].pb_cnt_eye_size_r_reg[3]_104\(1),
      I3 => \gen_track_left_edge[3].pb_cnt_eye_size_r_reg[3]_104\(0),
      I4 => \gen_track_left_edge[3].pb_cnt_eye_size_r_reg[3]_104\(3),
      O => \p_0_in__4\(4)
    );
\gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1111111111111110"
    )
        port map (
      I0 => \gen_track_left_edge[0].pb_found_edge_r[0]_i_2_n_0\,
      I1 => pb_detect_edge_done_r(3),
      I2 => p_1_in26_in,
      I3 => p_0_in25_in,
      I4 => p_0_in95_in,
      I5 => samp_cnt_done_r_reg_n_0,
      O => \gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_4_n_0\
    );
\gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008000"
    )
        port map (
      I0 => \gen_track_left_edge[3].pb_cnt_eye_size_r_reg[3]_104\(2),
      I1 => \gen_track_left_edge[3].pb_cnt_eye_size_r_reg[3]_104\(1),
      I2 => \gen_track_left_edge[3].pb_cnt_eye_size_r_reg[3]_104\(0),
      I3 => \gen_track_left_edge[3].pb_cnt_eye_size_r_reg[3]_104\(3),
      I4 => \gen_track_left_edge[3].pb_cnt_eye_size_r_reg[3]_104\(4),
      O => \gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_5_n_0\
    );
\gen_track_left_edge[3].pb_cnt_eye_size_r_reg[3][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_2_n_0\,
      D => \p_0_in__4\(0),
      Q => \gen_track_left_edge[3].pb_cnt_eye_size_r_reg[3]_104\(0),
      R => \gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_1_n_0\
    );
\gen_track_left_edge[3].pb_cnt_eye_size_r_reg[3][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_2_n_0\,
      D => \p_0_in__4\(1),
      Q => \gen_track_left_edge[3].pb_cnt_eye_size_r_reg[3]_104\(1),
      R => \gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_1_n_0\
    );
\gen_track_left_edge[3].pb_cnt_eye_size_r_reg[3][2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_2_n_0\,
      D => \p_0_in__4\(2),
      Q => \gen_track_left_edge[3].pb_cnt_eye_size_r_reg[3]_104\(2),
      R => \gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_1_n_0\
    );
\gen_track_left_edge[3].pb_cnt_eye_size_r_reg[3][3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_2_n_0\,
      D => \p_0_in__4\(3),
      Q => \gen_track_left_edge[3].pb_cnt_eye_size_r_reg[3]_104\(3),
      R => \gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_1_n_0\
    );
\gen_track_left_edge[3].pb_cnt_eye_size_r_reg[3][4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_2_n_0\,
      D => \p_0_in__4\(4),
      Q => \gen_track_left_edge[3].pb_cnt_eye_size_r_reg[3]_104\(4),
      R => \gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_1_n_0\
    );
\gen_track_left_edge[3].pb_detect_edge_done_r[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEEEEEE0"
    )
        port map (
      I0 => \FSM_onehot_cal1_state_r_reg_n_0_[20]\,
      I1 => store_sr_req_pulsed_r,
      I2 => p_0_in95_in,
      I3 => samp_cnt_done_r_reg_n_0,
      I4 => pb_detect_edge_done_r(3),
      O => \gen_track_left_edge[3].pb_detect_edge_done_r[3]_i_1_n_0\
    );
\gen_track_left_edge[3].pb_detect_edge_done_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \gen_track_left_edge[3].pb_detect_edge_done_r[3]_i_1_n_0\,
      Q => pb_detect_edge_done_r(3),
      R => \FSM_onehot_cal1_state_r_reg_n_0_[16]\
    );
\gen_track_left_edge[3].pb_found_edge_r[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555501000101"
    )
        port map (
      I0 => \gen_track_left_edge[0].pb_found_edge_r[0]_i_2_n_0\,
      I1 => \gen_track_left_edge[3].pb_found_edge_r[3]_i_2_n_0\,
      I2 => pb_detect_edge_done_r(3),
      I3 => p_0_in25_in,
      I4 => samp_cnt_done_r_reg_n_0,
      I5 => \gen_track_left_edge[3].pb_found_edge_r_reg_n_0_[3]\,
      O => \gen_track_left_edge[3].pb_found_edge_r[3]_i_1_n_0\
    );
\gen_track_left_edge[3].pb_found_edge_r[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => samp_cnt_done_r_reg_n_0,
      I1 => p_0_in95_in,
      I2 => p_0_in25_in,
      I3 => p_1_in26_in,
      O => \gen_track_left_edge[3].pb_found_edge_r[3]_i_2_n_0\
    );
\gen_track_left_edge[3].pb_found_edge_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \gen_track_left_edge[3].pb_found_edge_r[3]_i_1_n_0\,
      Q => \gen_track_left_edge[3].pb_found_edge_r_reg_n_0_[3]\,
      R => \FSM_onehot_cal1_state_r_reg_n_0_[16]\
    );
\gen_track_left_edge[3].pb_found_stable_eye_r[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55555F5500000800"
    )
        port map (
      I0 => \gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_4_n_0\,
      I1 => \gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_5_n_0\,
      I2 => \gen_track_left_edge[3].pb_found_edge_r_reg_n_0_[3]\,
      I3 => samp_cnt_done_r_reg_n_0,
      I4 => p_0_in25_in,
      I5 => pb_found_stable_eye_r(3),
      O => \gen_track_left_edge[3].pb_found_stable_eye_r[3]_i_1_n_0\
    );
\gen_track_left_edge[3].pb_found_stable_eye_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \gen_track_left_edge[3].pb_found_stable_eye_r[3]_i_1_n_0\,
      Q => pb_found_stable_eye_r(3),
      R => \FSM_onehot_cal1_state_r_reg_n_0_[16]\
    );
\gen_track_left_edge[3].pb_last_tap_jitter_r[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FDFD0100"
    )
        port map (
      I0 => samp_cnt_done_r_reg_n_0,
      I1 => pb_detect_edge_done_r(3),
      I2 => \gen_track_left_edge[0].pb_found_edge_r[0]_i_2_n_0\,
      I3 => p_0_in95_in,
      I4 => p_0_in25_in,
      I5 => \FSM_onehot_cal1_state_r_reg_n_0_[16]\,
      O => \gen_track_left_edge[3].pb_last_tap_jitter_r[3]_i_1_n_0\
    );
\gen_track_left_edge[3].pb_last_tap_jitter_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \gen_track_left_edge[3].pb_last_tap_jitter_r[3]_i_1_n_0\,
      Q => p_0_in25_in,
      R => '0'
    );
\gen_track_left_edge[4].pb_cnt_eye_size_r[4][0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \gen_track_left_edge[4].pb_cnt_eye_size_r_reg[4]_105\(0),
      O => \p_0_in__5\(0)
    );
\gen_track_left_edge[4].pb_cnt_eye_size_r[4][1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \gen_track_left_edge[4].pb_cnt_eye_size_r_reg[4]_105\(0),
      I1 => \gen_track_left_edge[4].pb_cnt_eye_size_r_reg[4]_105\(1),
      O => \p_0_in__5\(1)
    );
\gen_track_left_edge[4].pb_cnt_eye_size_r[4][2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \gen_track_left_edge[4].pb_cnt_eye_size_r_reg[4]_105\(2),
      I1 => \gen_track_left_edge[4].pb_cnt_eye_size_r_reg[4]_105\(1),
      I2 => \gen_track_left_edge[4].pb_cnt_eye_size_r_reg[4]_105\(0),
      O => \p_0_in__5\(2)
    );
\gen_track_left_edge[4].pb_cnt_eye_size_r[4][3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \gen_track_left_edge[4].pb_cnt_eye_size_r_reg[4]_105\(3),
      I1 => \gen_track_left_edge[4].pb_cnt_eye_size_r_reg[4]_105\(0),
      I2 => \gen_track_left_edge[4].pb_cnt_eye_size_r_reg[4]_105\(1),
      I3 => \gen_track_left_edge[4].pb_cnt_eye_size_r_reg[4]_105\(2),
      O => \p_0_in__5\(3)
    );
\gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEFAAAA"
    )
        port map (
      I0 => \FSM_onehot_cal1_state_r_reg_n_0_[16]\,
      I1 => \gen_track_left_edge[4].pb_found_edge_r_reg_n_0_[4]\,
      I2 => samp_cnt_done_r_reg_n_0,
      I3 => p_0_in22_in,
      I4 => \gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_4_n_0\,
      O => \gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_1_n_0\
    );
\gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"11100000"
    )
        port map (
      I0 => \gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_5_n_0\,
      I1 => pb_detect_edge_done_r(4),
      I2 => \FSM_onehot_cal1_state_r_reg_n_0_[20]\,
      I3 => store_sr_req_pulsed_r,
      I4 => samp_cnt_done_r_reg_n_0,
      O => \gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_2_n_0\
    );
\gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \gen_track_left_edge[4].pb_cnt_eye_size_r_reg[4]_105\(4),
      I1 => \gen_track_left_edge[4].pb_cnt_eye_size_r_reg[4]_105\(2),
      I2 => \gen_track_left_edge[4].pb_cnt_eye_size_r_reg[4]_105\(1),
      I3 => \gen_track_left_edge[4].pb_cnt_eye_size_r_reg[4]_105\(0),
      I4 => \gen_track_left_edge[4].pb_cnt_eye_size_r_reg[4]_105\(3),
      O => \p_0_in__5\(4)
    );
\gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1111111111111110"
    )
        port map (
      I0 => \gen_track_left_edge[0].pb_found_edge_r[0]_i_2_n_0\,
      I1 => pb_detect_edge_done_r(4),
      I2 => p_1_in23_in,
      I3 => p_0_in22_in,
      I4 => p_0_in92_in,
      I5 => samp_cnt_done_r_reg_n_0,
      O => \gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_4_n_0\
    );
\gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008000"
    )
        port map (
      I0 => \gen_track_left_edge[4].pb_cnt_eye_size_r_reg[4]_105\(2),
      I1 => \gen_track_left_edge[4].pb_cnt_eye_size_r_reg[4]_105\(1),
      I2 => \gen_track_left_edge[4].pb_cnt_eye_size_r_reg[4]_105\(0),
      I3 => \gen_track_left_edge[4].pb_cnt_eye_size_r_reg[4]_105\(3),
      I4 => \gen_track_left_edge[4].pb_cnt_eye_size_r_reg[4]_105\(4),
      O => \gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_5_n_0\
    );
\gen_track_left_edge[4].pb_cnt_eye_size_r_reg[4][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_2_n_0\,
      D => \p_0_in__5\(0),
      Q => \gen_track_left_edge[4].pb_cnt_eye_size_r_reg[4]_105\(0),
      R => \gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_1_n_0\
    );
\gen_track_left_edge[4].pb_cnt_eye_size_r_reg[4][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_2_n_0\,
      D => \p_0_in__5\(1),
      Q => \gen_track_left_edge[4].pb_cnt_eye_size_r_reg[4]_105\(1),
      R => \gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_1_n_0\
    );
\gen_track_left_edge[4].pb_cnt_eye_size_r_reg[4][2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_2_n_0\,
      D => \p_0_in__5\(2),
      Q => \gen_track_left_edge[4].pb_cnt_eye_size_r_reg[4]_105\(2),
      R => \gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_1_n_0\
    );
\gen_track_left_edge[4].pb_cnt_eye_size_r_reg[4][3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_2_n_0\,
      D => \p_0_in__5\(3),
      Q => \gen_track_left_edge[4].pb_cnt_eye_size_r_reg[4]_105\(3),
      R => \gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_1_n_0\
    );
\gen_track_left_edge[4].pb_cnt_eye_size_r_reg[4][4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_2_n_0\,
      D => \p_0_in__5\(4),
      Q => \gen_track_left_edge[4].pb_cnt_eye_size_r_reg[4]_105\(4),
      R => \gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_1_n_0\
    );
\gen_track_left_edge[4].pb_detect_edge_done_r[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEEEEEE0"
    )
        port map (
      I0 => \FSM_onehot_cal1_state_r_reg_n_0_[20]\,
      I1 => store_sr_req_pulsed_r,
      I2 => p_0_in92_in,
      I3 => samp_cnt_done_r_reg_n_0,
      I4 => pb_detect_edge_done_r(4),
      O => \gen_track_left_edge[4].pb_detect_edge_done_r[4]_i_1_n_0\
    );
\gen_track_left_edge[4].pb_detect_edge_done_r_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \gen_track_left_edge[4].pb_detect_edge_done_r[4]_i_1_n_0\,
      Q => pb_detect_edge_done_r(4),
      R => \FSM_onehot_cal1_state_r_reg_n_0_[16]\
    );
\gen_track_left_edge[4].pb_found_edge_r[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555501000101"
    )
        port map (
      I0 => \gen_track_left_edge[0].pb_found_edge_r[0]_i_2_n_0\,
      I1 => \gen_track_left_edge[4].pb_found_edge_r[4]_i_2_n_0\,
      I2 => pb_detect_edge_done_r(4),
      I3 => p_0_in22_in,
      I4 => samp_cnt_done_r_reg_n_0,
      I5 => \gen_track_left_edge[4].pb_found_edge_r_reg_n_0_[4]\,
      O => \gen_track_left_edge[4].pb_found_edge_r[4]_i_1_n_0\
    );
\gen_track_left_edge[4].pb_found_edge_r[4]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => samp_cnt_done_r_reg_n_0,
      I1 => p_0_in92_in,
      I2 => p_0_in22_in,
      I3 => p_1_in23_in,
      O => \gen_track_left_edge[4].pb_found_edge_r[4]_i_2_n_0\
    );
\gen_track_left_edge[4].pb_found_edge_r_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \gen_track_left_edge[4].pb_found_edge_r[4]_i_1_n_0\,
      Q => \gen_track_left_edge[4].pb_found_edge_r_reg_n_0_[4]\,
      R => \FSM_onehot_cal1_state_r_reg_n_0_[16]\
    );
\gen_track_left_edge[4].pb_found_stable_eye_r[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55555F5500000800"
    )
        port map (
      I0 => \gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_4_n_0\,
      I1 => \gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_5_n_0\,
      I2 => \gen_track_left_edge[4].pb_found_edge_r_reg_n_0_[4]\,
      I3 => samp_cnt_done_r_reg_n_0,
      I4 => p_0_in22_in,
      I5 => pb_found_stable_eye_r(4),
      O => \gen_track_left_edge[4].pb_found_stable_eye_r[4]_i_1_n_0\
    );
\gen_track_left_edge[4].pb_found_stable_eye_r_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \gen_track_left_edge[4].pb_found_stable_eye_r[4]_i_1_n_0\,
      Q => pb_found_stable_eye_r(4),
      R => \FSM_onehot_cal1_state_r_reg_n_0_[16]\
    );
\gen_track_left_edge[4].pb_last_tap_jitter_r[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FDFD0100"
    )
        port map (
      I0 => samp_cnt_done_r_reg_n_0,
      I1 => pb_detect_edge_done_r(4),
      I2 => \gen_track_left_edge[0].pb_found_edge_r[0]_i_2_n_0\,
      I3 => p_0_in92_in,
      I4 => p_0_in22_in,
      I5 => \FSM_onehot_cal1_state_r_reg_n_0_[16]\,
      O => \gen_track_left_edge[4].pb_last_tap_jitter_r[4]_i_1_n_0\
    );
\gen_track_left_edge[4].pb_last_tap_jitter_r_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \gen_track_left_edge[4].pb_last_tap_jitter_r[4]_i_1_n_0\,
      Q => p_0_in22_in,
      R => '0'
    );
\gen_track_left_edge[5].pb_cnt_eye_size_r[5][0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \gen_track_left_edge[5].pb_cnt_eye_size_r_reg[5]_106\(0),
      O => \p_0_in__6\(0)
    );
\gen_track_left_edge[5].pb_cnt_eye_size_r[5][1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \gen_track_left_edge[5].pb_cnt_eye_size_r_reg[5]_106\(0),
      I1 => \gen_track_left_edge[5].pb_cnt_eye_size_r_reg[5]_106\(1),
      O => \p_0_in__6\(1)
    );
\gen_track_left_edge[5].pb_cnt_eye_size_r[5][2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \gen_track_left_edge[5].pb_cnt_eye_size_r_reg[5]_106\(2),
      I1 => \gen_track_left_edge[5].pb_cnt_eye_size_r_reg[5]_106\(1),
      I2 => \gen_track_left_edge[5].pb_cnt_eye_size_r_reg[5]_106\(0),
      O => \p_0_in__6\(2)
    );
\gen_track_left_edge[5].pb_cnt_eye_size_r[5][3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \gen_track_left_edge[5].pb_cnt_eye_size_r_reg[5]_106\(3),
      I1 => \gen_track_left_edge[5].pb_cnt_eye_size_r_reg[5]_106\(0),
      I2 => \gen_track_left_edge[5].pb_cnt_eye_size_r_reg[5]_106\(1),
      I3 => \gen_track_left_edge[5].pb_cnt_eye_size_r_reg[5]_106\(2),
      O => \p_0_in__6\(3)
    );
\gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEFAAAA"
    )
        port map (
      I0 => \FSM_onehot_cal1_state_r_reg_n_0_[16]\,
      I1 => \gen_track_left_edge[5].pb_found_edge_r_reg_n_0_[5]\,
      I2 => samp_cnt_done_r_reg_n_0,
      I3 => p_0_in19_in,
      I4 => \gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_4_n_0\,
      O => \gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_1_n_0\
    );
\gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"11100000"
    )
        port map (
      I0 => \gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_5_n_0\,
      I1 => pb_detect_edge_done_r(5),
      I2 => \FSM_onehot_cal1_state_r_reg_n_0_[20]\,
      I3 => store_sr_req_pulsed_r,
      I4 => samp_cnt_done_r_reg_n_0,
      O => \gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_2_n_0\
    );
\gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \gen_track_left_edge[5].pb_cnt_eye_size_r_reg[5]_106\(4),
      I1 => \gen_track_left_edge[5].pb_cnt_eye_size_r_reg[5]_106\(2),
      I2 => \gen_track_left_edge[5].pb_cnt_eye_size_r_reg[5]_106\(1),
      I3 => \gen_track_left_edge[5].pb_cnt_eye_size_r_reg[5]_106\(0),
      I4 => \gen_track_left_edge[5].pb_cnt_eye_size_r_reg[5]_106\(3),
      O => \p_0_in__6\(4)
    );
\gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1111111111111110"
    )
        port map (
      I0 => \gen_track_left_edge[0].pb_found_edge_r[0]_i_2_n_0\,
      I1 => pb_detect_edge_done_r(5),
      I2 => p_1_in20_in,
      I3 => p_0_in19_in,
      I4 => p_0_in89_in,
      I5 => samp_cnt_done_r_reg_n_0,
      O => \gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_4_n_0\
    );
\gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008000"
    )
        port map (
      I0 => \gen_track_left_edge[5].pb_cnt_eye_size_r_reg[5]_106\(2),
      I1 => \gen_track_left_edge[5].pb_cnt_eye_size_r_reg[5]_106\(1),
      I2 => \gen_track_left_edge[5].pb_cnt_eye_size_r_reg[5]_106\(0),
      I3 => \gen_track_left_edge[5].pb_cnt_eye_size_r_reg[5]_106\(3),
      I4 => \gen_track_left_edge[5].pb_cnt_eye_size_r_reg[5]_106\(4),
      O => \gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_5_n_0\
    );
\gen_track_left_edge[5].pb_cnt_eye_size_r_reg[5][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_2_n_0\,
      D => \p_0_in__6\(0),
      Q => \gen_track_left_edge[5].pb_cnt_eye_size_r_reg[5]_106\(0),
      R => \gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_1_n_0\
    );
\gen_track_left_edge[5].pb_cnt_eye_size_r_reg[5][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_2_n_0\,
      D => \p_0_in__6\(1),
      Q => \gen_track_left_edge[5].pb_cnt_eye_size_r_reg[5]_106\(1),
      R => \gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_1_n_0\
    );
\gen_track_left_edge[5].pb_cnt_eye_size_r_reg[5][2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_2_n_0\,
      D => \p_0_in__6\(2),
      Q => \gen_track_left_edge[5].pb_cnt_eye_size_r_reg[5]_106\(2),
      R => \gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_1_n_0\
    );
\gen_track_left_edge[5].pb_cnt_eye_size_r_reg[5][3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_2_n_0\,
      D => \p_0_in__6\(3),
      Q => \gen_track_left_edge[5].pb_cnt_eye_size_r_reg[5]_106\(3),
      R => \gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_1_n_0\
    );
\gen_track_left_edge[5].pb_cnt_eye_size_r_reg[5][4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_2_n_0\,
      D => \p_0_in__6\(4),
      Q => \gen_track_left_edge[5].pb_cnt_eye_size_r_reg[5]_106\(4),
      R => \gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_1_n_0\
    );
\gen_track_left_edge[5].pb_detect_edge_done_r[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEEEEEE0"
    )
        port map (
      I0 => \FSM_onehot_cal1_state_r_reg_n_0_[20]\,
      I1 => store_sr_req_pulsed_r,
      I2 => p_0_in89_in,
      I3 => samp_cnt_done_r_reg_n_0,
      I4 => pb_detect_edge_done_r(5),
      O => \gen_track_left_edge[5].pb_detect_edge_done_r[5]_i_1_n_0\
    );
\gen_track_left_edge[5].pb_detect_edge_done_r_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \gen_track_left_edge[5].pb_detect_edge_done_r[5]_i_1_n_0\,
      Q => pb_detect_edge_done_r(5),
      R => \FSM_onehot_cal1_state_r_reg_n_0_[16]\
    );
\gen_track_left_edge[5].pb_found_edge_r[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555501000101"
    )
        port map (
      I0 => \gen_track_left_edge[0].pb_found_edge_r[0]_i_2_n_0\,
      I1 => \gen_track_left_edge[5].pb_found_edge_r[5]_i_2_n_0\,
      I2 => pb_detect_edge_done_r(5),
      I3 => p_0_in19_in,
      I4 => samp_cnt_done_r_reg_n_0,
      I5 => \gen_track_left_edge[5].pb_found_edge_r_reg_n_0_[5]\,
      O => \gen_track_left_edge[5].pb_found_edge_r[5]_i_1_n_0\
    );
\gen_track_left_edge[5].pb_found_edge_r[5]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => samp_cnt_done_r_reg_n_0,
      I1 => p_0_in89_in,
      I2 => p_0_in19_in,
      I3 => p_1_in20_in,
      O => \gen_track_left_edge[5].pb_found_edge_r[5]_i_2_n_0\
    );
\gen_track_left_edge[5].pb_found_edge_r_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \gen_track_left_edge[5].pb_found_edge_r[5]_i_1_n_0\,
      Q => \gen_track_left_edge[5].pb_found_edge_r_reg_n_0_[5]\,
      R => \FSM_onehot_cal1_state_r_reg_n_0_[16]\
    );
\gen_track_left_edge[5].pb_found_stable_eye_r[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55555F5500000800"
    )
        port map (
      I0 => \gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_4_n_0\,
      I1 => \gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_5_n_0\,
      I2 => \gen_track_left_edge[5].pb_found_edge_r_reg_n_0_[5]\,
      I3 => samp_cnt_done_r_reg_n_0,
      I4 => p_0_in19_in,
      I5 => pb_found_stable_eye_r(5),
      O => \gen_track_left_edge[5].pb_found_stable_eye_r[5]_i_1_n_0\
    );
\gen_track_left_edge[5].pb_found_stable_eye_r_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \gen_track_left_edge[5].pb_found_stable_eye_r[5]_i_1_n_0\,
      Q => pb_found_stable_eye_r(5),
      R => \FSM_onehot_cal1_state_r_reg_n_0_[16]\
    );
\gen_track_left_edge[5].pb_last_tap_jitter_r[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FDFD0100"
    )
        port map (
      I0 => samp_cnt_done_r_reg_n_0,
      I1 => pb_detect_edge_done_r(5),
      I2 => \gen_track_left_edge[0].pb_found_edge_r[0]_i_2_n_0\,
      I3 => p_0_in89_in,
      I4 => p_0_in19_in,
      I5 => \FSM_onehot_cal1_state_r_reg_n_0_[16]\,
      O => \gen_track_left_edge[5].pb_last_tap_jitter_r[5]_i_1_n_0\
    );
\gen_track_left_edge[5].pb_last_tap_jitter_r_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \gen_track_left_edge[5].pb_last_tap_jitter_r[5]_i_1_n_0\,
      Q => p_0_in19_in,
      R => '0'
    );
\gen_track_left_edge[6].pb_cnt_eye_size_r[6][0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \gen_track_left_edge[6].pb_cnt_eye_size_r_reg[6]_107\(0),
      O => \p_0_in__7\(0)
    );
\gen_track_left_edge[6].pb_cnt_eye_size_r[6][1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \gen_track_left_edge[6].pb_cnt_eye_size_r_reg[6]_107\(0),
      I1 => \gen_track_left_edge[6].pb_cnt_eye_size_r_reg[6]_107\(1),
      O => \p_0_in__7\(1)
    );
\gen_track_left_edge[6].pb_cnt_eye_size_r[6][2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \gen_track_left_edge[6].pb_cnt_eye_size_r_reg[6]_107\(2),
      I1 => \gen_track_left_edge[6].pb_cnt_eye_size_r_reg[6]_107\(1),
      I2 => \gen_track_left_edge[6].pb_cnt_eye_size_r_reg[6]_107\(0),
      O => \p_0_in__7\(2)
    );
\gen_track_left_edge[6].pb_cnt_eye_size_r[6][3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \gen_track_left_edge[6].pb_cnt_eye_size_r_reg[6]_107\(3),
      I1 => \gen_track_left_edge[6].pb_cnt_eye_size_r_reg[6]_107\(0),
      I2 => \gen_track_left_edge[6].pb_cnt_eye_size_r_reg[6]_107\(1),
      I3 => \gen_track_left_edge[6].pb_cnt_eye_size_r_reg[6]_107\(2),
      O => \p_0_in__7\(3)
    );
\gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEFAAAA"
    )
        port map (
      I0 => \FSM_onehot_cal1_state_r_reg_n_0_[16]\,
      I1 => \gen_track_left_edge[6].pb_found_edge_r_reg_n_0_[6]\,
      I2 => samp_cnt_done_r_reg_n_0,
      I3 => p_0_in16_in,
      I4 => \gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_4_n_0\,
      O => \gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_1_n_0\
    );
\gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"11100000"
    )
        port map (
      I0 => \gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_5_n_0\,
      I1 => pb_detect_edge_done_r(6),
      I2 => \FSM_onehot_cal1_state_r_reg_n_0_[20]\,
      I3 => store_sr_req_pulsed_r,
      I4 => samp_cnt_done_r_reg_n_0,
      O => \gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_2_n_0\
    );
\gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \gen_track_left_edge[6].pb_cnt_eye_size_r_reg[6]_107\(4),
      I1 => \gen_track_left_edge[6].pb_cnt_eye_size_r_reg[6]_107\(2),
      I2 => \gen_track_left_edge[6].pb_cnt_eye_size_r_reg[6]_107\(1),
      I3 => \gen_track_left_edge[6].pb_cnt_eye_size_r_reg[6]_107\(0),
      I4 => \gen_track_left_edge[6].pb_cnt_eye_size_r_reg[6]_107\(3),
      O => \p_0_in__7\(4)
    );
\gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1111111111111110"
    )
        port map (
      I0 => \gen_track_left_edge[0].pb_found_edge_r[0]_i_2_n_0\,
      I1 => pb_detect_edge_done_r(6),
      I2 => p_1_in17_in,
      I3 => p_0_in16_in,
      I4 => p_0_in86_in,
      I5 => samp_cnt_done_r_reg_n_0,
      O => \gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_4_n_0\
    );
\gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008000"
    )
        port map (
      I0 => \gen_track_left_edge[6].pb_cnt_eye_size_r_reg[6]_107\(2),
      I1 => \gen_track_left_edge[6].pb_cnt_eye_size_r_reg[6]_107\(1),
      I2 => \gen_track_left_edge[6].pb_cnt_eye_size_r_reg[6]_107\(0),
      I3 => \gen_track_left_edge[6].pb_cnt_eye_size_r_reg[6]_107\(3),
      I4 => \gen_track_left_edge[6].pb_cnt_eye_size_r_reg[6]_107\(4),
      O => \gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_5_n_0\
    );
\gen_track_left_edge[6].pb_cnt_eye_size_r_reg[6][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_2_n_0\,
      D => \p_0_in__7\(0),
      Q => \gen_track_left_edge[6].pb_cnt_eye_size_r_reg[6]_107\(0),
      R => \gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_1_n_0\
    );
\gen_track_left_edge[6].pb_cnt_eye_size_r_reg[6][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_2_n_0\,
      D => \p_0_in__7\(1),
      Q => \gen_track_left_edge[6].pb_cnt_eye_size_r_reg[6]_107\(1),
      R => \gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_1_n_0\
    );
\gen_track_left_edge[6].pb_cnt_eye_size_r_reg[6][2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_2_n_0\,
      D => \p_0_in__7\(2),
      Q => \gen_track_left_edge[6].pb_cnt_eye_size_r_reg[6]_107\(2),
      R => \gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_1_n_0\
    );
\gen_track_left_edge[6].pb_cnt_eye_size_r_reg[6][3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_2_n_0\,
      D => \p_0_in__7\(3),
      Q => \gen_track_left_edge[6].pb_cnt_eye_size_r_reg[6]_107\(3),
      R => \gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_1_n_0\
    );
\gen_track_left_edge[6].pb_cnt_eye_size_r_reg[6][4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_2_n_0\,
      D => \p_0_in__7\(4),
      Q => \gen_track_left_edge[6].pb_cnt_eye_size_r_reg[6]_107\(4),
      R => \gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_1_n_0\
    );
\gen_track_left_edge[6].pb_detect_edge_done_r[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEEEEEE0"
    )
        port map (
      I0 => \FSM_onehot_cal1_state_r_reg_n_0_[20]\,
      I1 => store_sr_req_pulsed_r,
      I2 => p_0_in86_in,
      I3 => samp_cnt_done_r_reg_n_0,
      I4 => pb_detect_edge_done_r(6),
      O => \gen_track_left_edge[6].pb_detect_edge_done_r[6]_i_1_n_0\
    );
\gen_track_left_edge[6].pb_detect_edge_done_r_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \gen_track_left_edge[6].pb_detect_edge_done_r[6]_i_1_n_0\,
      Q => pb_detect_edge_done_r(6),
      R => \FSM_onehot_cal1_state_r_reg_n_0_[16]\
    );
\gen_track_left_edge[6].pb_found_edge_r[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555501000101"
    )
        port map (
      I0 => \gen_track_left_edge[0].pb_found_edge_r[0]_i_2_n_0\,
      I1 => \gen_track_left_edge[6].pb_found_edge_r[6]_i_2_n_0\,
      I2 => pb_detect_edge_done_r(6),
      I3 => p_0_in16_in,
      I4 => samp_cnt_done_r_reg_n_0,
      I5 => \gen_track_left_edge[6].pb_found_edge_r_reg_n_0_[6]\,
      O => \gen_track_left_edge[6].pb_found_edge_r[6]_i_1_n_0\
    );
\gen_track_left_edge[6].pb_found_edge_r[6]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => samp_cnt_done_r_reg_n_0,
      I1 => p_0_in86_in,
      I2 => p_0_in16_in,
      I3 => p_1_in17_in,
      O => \gen_track_left_edge[6].pb_found_edge_r[6]_i_2_n_0\
    );
\gen_track_left_edge[6].pb_found_edge_r_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \gen_track_left_edge[6].pb_found_edge_r[6]_i_1_n_0\,
      Q => \gen_track_left_edge[6].pb_found_edge_r_reg_n_0_[6]\,
      R => \FSM_onehot_cal1_state_r_reg_n_0_[16]\
    );
\gen_track_left_edge[6].pb_found_stable_eye_r[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55555F5500000800"
    )
        port map (
      I0 => \gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_4_n_0\,
      I1 => \gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_5_n_0\,
      I2 => \gen_track_left_edge[6].pb_found_edge_r_reg_n_0_[6]\,
      I3 => samp_cnt_done_r_reg_n_0,
      I4 => p_0_in16_in,
      I5 => pb_found_stable_eye_r(6),
      O => \gen_track_left_edge[6].pb_found_stable_eye_r[6]_i_1_n_0\
    );
\gen_track_left_edge[6].pb_found_stable_eye_r_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \gen_track_left_edge[6].pb_found_stable_eye_r[6]_i_1_n_0\,
      Q => pb_found_stable_eye_r(6),
      R => \FSM_onehot_cal1_state_r_reg_n_0_[16]\
    );
\gen_track_left_edge[6].pb_last_tap_jitter_r[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FDFD0100"
    )
        port map (
      I0 => samp_cnt_done_r_reg_n_0,
      I1 => pb_detect_edge_done_r(6),
      I2 => \gen_track_left_edge[0].pb_found_edge_r[0]_i_2_n_0\,
      I3 => p_0_in86_in,
      I4 => p_0_in16_in,
      I5 => \FSM_onehot_cal1_state_r_reg_n_0_[16]\,
      O => \gen_track_left_edge[6].pb_last_tap_jitter_r[6]_i_1_n_0\
    );
\gen_track_left_edge[6].pb_last_tap_jitter_r_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \gen_track_left_edge[6].pb_last_tap_jitter_r[6]_i_1_n_0\,
      Q => p_0_in16_in,
      R => '0'
    );
\gen_track_left_edge[7].pb_cnt_eye_size_r[7][0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \gen_track_left_edge[7].pb_cnt_eye_size_r_reg[7]_108\(0),
      O => \p_0_in__8\(0)
    );
\gen_track_left_edge[7].pb_cnt_eye_size_r[7][1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \gen_track_left_edge[7].pb_cnt_eye_size_r_reg[7]_108\(0),
      I1 => \gen_track_left_edge[7].pb_cnt_eye_size_r_reg[7]_108\(1),
      O => \p_0_in__8\(1)
    );
\gen_track_left_edge[7].pb_cnt_eye_size_r[7][2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \gen_track_left_edge[7].pb_cnt_eye_size_r_reg[7]_108\(2),
      I1 => \gen_track_left_edge[7].pb_cnt_eye_size_r_reg[7]_108\(1),
      I2 => \gen_track_left_edge[7].pb_cnt_eye_size_r_reg[7]_108\(0),
      O => \p_0_in__8\(2)
    );
\gen_track_left_edge[7].pb_cnt_eye_size_r[7][3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \gen_track_left_edge[7].pb_cnt_eye_size_r_reg[7]_108\(3),
      I1 => \gen_track_left_edge[7].pb_cnt_eye_size_r_reg[7]_108\(0),
      I2 => \gen_track_left_edge[7].pb_cnt_eye_size_r_reg[7]_108\(1),
      I3 => \gen_track_left_edge[7].pb_cnt_eye_size_r_reg[7]_108\(2),
      O => \p_0_in__8\(3)
    );
\gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEFAAAA"
    )
        port map (
      I0 => \FSM_onehot_cal1_state_r_reg_n_0_[16]\,
      I1 => \gen_track_left_edge[7].pb_found_edge_r_reg_n_0_[7]\,
      I2 => samp_cnt_done_r_reg_n_0,
      I3 => p_0_in14_in,
      I4 => \gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_4_n_0\,
      O => \gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_1_n_0\
    );
\gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"11100000"
    )
        port map (
      I0 => \gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_5_n_0\,
      I1 => pb_detect_edge_done_r(7),
      I2 => \FSM_onehot_cal1_state_r_reg_n_0_[20]\,
      I3 => store_sr_req_pulsed_r,
      I4 => samp_cnt_done_r_reg_n_0,
      O => \gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_2_n_0\
    );
\gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \gen_track_left_edge[7].pb_cnt_eye_size_r_reg[7]_108\(4),
      I1 => \gen_track_left_edge[7].pb_cnt_eye_size_r_reg[7]_108\(2),
      I2 => \gen_track_left_edge[7].pb_cnt_eye_size_r_reg[7]_108\(1),
      I3 => \gen_track_left_edge[7].pb_cnt_eye_size_r_reg[7]_108\(0),
      I4 => \gen_track_left_edge[7].pb_cnt_eye_size_r_reg[7]_108\(3),
      O => \p_0_in__8\(4)
    );
\gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1111111111111110"
    )
        port map (
      I0 => \gen_track_left_edge[0].pb_found_edge_r[0]_i_2_n_0\,
      I1 => pb_detect_edge_done_r(7),
      I2 => p_1_in15_in,
      I3 => p_0_in14_in,
      I4 => p_0_in,
      I5 => samp_cnt_done_r_reg_n_0,
      O => \gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_4_n_0\
    );
\gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008000"
    )
        port map (
      I0 => \gen_track_left_edge[7].pb_cnt_eye_size_r_reg[7]_108\(2),
      I1 => \gen_track_left_edge[7].pb_cnt_eye_size_r_reg[7]_108\(1),
      I2 => \gen_track_left_edge[7].pb_cnt_eye_size_r_reg[7]_108\(0),
      I3 => \gen_track_left_edge[7].pb_cnt_eye_size_r_reg[7]_108\(3),
      I4 => \gen_track_left_edge[7].pb_cnt_eye_size_r_reg[7]_108\(4),
      O => \gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_5_n_0\
    );
\gen_track_left_edge[7].pb_cnt_eye_size_r_reg[7][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_2_n_0\,
      D => \p_0_in__8\(0),
      Q => \gen_track_left_edge[7].pb_cnt_eye_size_r_reg[7]_108\(0),
      R => \gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_1_n_0\
    );
\gen_track_left_edge[7].pb_cnt_eye_size_r_reg[7][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_2_n_0\,
      D => \p_0_in__8\(1),
      Q => \gen_track_left_edge[7].pb_cnt_eye_size_r_reg[7]_108\(1),
      R => \gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_1_n_0\
    );
\gen_track_left_edge[7].pb_cnt_eye_size_r_reg[7][2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_2_n_0\,
      D => \p_0_in__8\(2),
      Q => \gen_track_left_edge[7].pb_cnt_eye_size_r_reg[7]_108\(2),
      R => \gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_1_n_0\
    );
\gen_track_left_edge[7].pb_cnt_eye_size_r_reg[7][3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_2_n_0\,
      D => \p_0_in__8\(3),
      Q => \gen_track_left_edge[7].pb_cnt_eye_size_r_reg[7]_108\(3),
      R => \gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_1_n_0\
    );
\gen_track_left_edge[7].pb_cnt_eye_size_r_reg[7][4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_2_n_0\,
      D => \p_0_in__8\(4),
      Q => \gen_track_left_edge[7].pb_cnt_eye_size_r_reg[7]_108\(4),
      R => \gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_1_n_0\
    );
\gen_track_left_edge[7].pb_detect_edge_done_r[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEEEEEE0"
    )
        port map (
      I0 => \FSM_onehot_cal1_state_r_reg_n_0_[20]\,
      I1 => store_sr_req_pulsed_r,
      I2 => p_0_in,
      I3 => samp_cnt_done_r_reg_n_0,
      I4 => pb_detect_edge_done_r(7),
      O => \gen_track_left_edge[7].pb_detect_edge_done_r[7]_i_1_n_0\
    );
\gen_track_left_edge[7].pb_detect_edge_done_r_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \gen_track_left_edge[7].pb_detect_edge_done_r[7]_i_1_n_0\,
      Q => pb_detect_edge_done_r(7),
      R => \FSM_onehot_cal1_state_r_reg_n_0_[16]\
    );
\gen_track_left_edge[7].pb_found_edge_r[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555501000101"
    )
        port map (
      I0 => \gen_track_left_edge[0].pb_found_edge_r[0]_i_2_n_0\,
      I1 => \gen_track_left_edge[7].pb_found_edge_r[7]_i_2_n_0\,
      I2 => pb_detect_edge_done_r(7),
      I3 => p_0_in14_in,
      I4 => samp_cnt_done_r_reg_n_0,
      I5 => \gen_track_left_edge[7].pb_found_edge_r_reg_n_0_[7]\,
      O => \gen_track_left_edge[7].pb_found_edge_r[7]_i_1_n_0\
    );
\gen_track_left_edge[7].pb_found_edge_r[7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => samp_cnt_done_r_reg_n_0,
      I1 => p_0_in,
      I2 => p_0_in14_in,
      I3 => p_1_in15_in,
      O => \gen_track_left_edge[7].pb_found_edge_r[7]_i_2_n_0\
    );
\gen_track_left_edge[7].pb_found_edge_r_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \gen_track_left_edge[7].pb_found_edge_r[7]_i_1_n_0\,
      Q => \gen_track_left_edge[7].pb_found_edge_r_reg_n_0_[7]\,
      R => \FSM_onehot_cal1_state_r_reg_n_0_[16]\
    );
\gen_track_left_edge[7].pb_found_stable_eye_r[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55555F5500000800"
    )
        port map (
      I0 => \gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_4_n_0\,
      I1 => \gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_5_n_0\,
      I2 => \gen_track_left_edge[7].pb_found_edge_r_reg_n_0_[7]\,
      I3 => samp_cnt_done_r_reg_n_0,
      I4 => p_0_in14_in,
      I5 => pb_found_stable_eye_r(7),
      O => \gen_track_left_edge[7].pb_found_stable_eye_r[7]_i_1_n_0\
    );
\gen_track_left_edge[7].pb_found_stable_eye_r_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \gen_track_left_edge[7].pb_found_stable_eye_r[7]_i_1_n_0\,
      Q => pb_found_stable_eye_r(7),
      R => \FSM_onehot_cal1_state_r_reg_n_0_[16]\
    );
\gen_track_left_edge[7].pb_last_tap_jitter_r[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FDFD0100"
    )
        port map (
      I0 => samp_cnt_done_r_reg_n_0,
      I1 => pb_detect_edge_done_r(7),
      I2 => \gen_track_left_edge[0].pb_found_edge_r[0]_i_2_n_0\,
      I3 => p_0_in,
      I4 => p_0_in14_in,
      I5 => \FSM_onehot_cal1_state_r_reg_n_0_[16]\,
      O => \gen_track_left_edge[7].pb_last_tap_jitter_r[7]_i_1_n_0\
    );
\gen_track_left_edge[7].pb_last_tap_jitter_r_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \gen_track_left_edge[7].pb_last_tap_jitter_r[7]_i_1_n_0\,
      Q => p_0_in14_in,
      R => '0'
    );
idel_adj_inc_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF007F7F80000000"
    )
        port map (
      I0 => \FSM_onehot_cal1_state_r_reg_n_0_[20]\,
      I1 => \gen_pat_match_div2.idel_pat_data_match_reg_n_0\,
      I2 => detect_edge_done_r,
      I3 => cal1_wait_r,
      I4 => \FSM_onehot_cal1_state_r_reg_n_0_[3]\,
      I5 => idel_adj_inc_reg_n_0,
      O => idel_adj_inc_i_1_n_0
    );
idel_adj_inc_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => idel_adj_inc_i_1_n_0,
      Q => idel_adj_inc_reg_n_0,
      R => idel_adj_inc_reg_0(0)
    );
\idel_dec_cnt[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F444"
    )
        port map (
      I0 => \idel_dec_cnt_reg_n_0_[0]\,
      I1 => \FSM_onehot_cal1_state_r_reg_n_0_[15]\,
      I2 => \FSM_onehot_cal1_state_r_reg_n_0_[1]\,
      I3 => \^idelay_tap_cnt_r_reg[0][0][4]_0\(48),
      O => idel_dec_cnt(0)
    );
\idel_dec_cnt[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF909090"
    )
        port map (
      I0 => \idel_dec_cnt_reg_n_0_[0]\,
      I1 => \idel_dec_cnt_reg_n_0_[1]\,
      I2 => \FSM_onehot_cal1_state_r_reg_n_0_[15]\,
      I3 => \FSM_onehot_cal1_state_r_reg_n_0_[1]\,
      I4 => \^idelay_tap_cnt_r_reg[0][0][4]_0\(49),
      O => idel_dec_cnt(1)
    );
\idel_dec_cnt[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFA900A900A900"
    )
        port map (
      I0 => \idel_dec_cnt_reg_n_0_[2]\,
      I1 => \idel_dec_cnt_reg_n_0_[1]\,
      I2 => \idel_dec_cnt_reg_n_0_[0]\,
      I3 => \FSM_onehot_cal1_state_r_reg_n_0_[15]\,
      I4 => \FSM_onehot_cal1_state_r_reg_n_0_[1]\,
      I5 => \^idelay_tap_cnt_r_reg[0][0][4]_0\(50),
      O => idel_dec_cnt(2)
    );
\idel_dec_cnt[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF606060"
    )
        port map (
      I0 => \idel_dec_cnt_reg_n_0_[3]\,
      I1 => \idel_dec_cnt[3]_i_2_n_0\,
      I2 => \FSM_onehot_cal1_state_r_reg_n_0_[15]\,
      I3 => \FSM_onehot_cal1_state_r_reg_n_0_[1]\,
      I4 => \^idelay_tap_cnt_r_reg[0][0][4]_0\(51),
      O => idel_dec_cnt(3)
    );
\idel_dec_cnt[3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \idel_dec_cnt_reg_n_0_[1]\,
      I1 => \idel_dec_cnt_reg_n_0_[0]\,
      I2 => \idel_dec_cnt_reg_n_0_[2]\,
      O => \idel_dec_cnt[3]_i_2_n_0\
    );
\idel_dec_cnt[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFF8F8FFF8"
    )
        port map (
      I0 => \idel_dec_cnt[4]_i_3_n_0\,
      I1 => idel_mpr_pat_detect_r,
      I2 => \idel_dec_cnt[4]_i_4_n_0\,
      I3 => \FSM_onehot_cal1_state_r_reg_n_0_[15]\,
      I4 => \idel_dec_cnt[4]_i_5_n_0\,
      I5 => \idel_dec_cnt[4]_i_6_n_0\,
      O => \idel_dec_cnt[4]_i_1_n_0\
    );
\idel_dec_cnt[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF606060"
    )
        port map (
      I0 => \idel_dec_cnt_reg_n_0_[4]\,
      I1 => \idel_dec_cnt[4]_i_7_n_0\,
      I2 => \FSM_onehot_cal1_state_r_reg_n_0_[15]\,
      I3 => \FSM_onehot_cal1_state_r_reg_n_0_[1]\,
      I4 => \^idelay_tap_cnt_r_reg[0][0][4]_0\(52),
      O => idel_dec_cnt(4)
    );
\idel_dec_cnt[4]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => p_0_in187_in,
      I1 => idel_pat_detect_valid_r_reg_n_0,
      O => \idel_dec_cnt[4]_i_3_n_0\
    );
\idel_dec_cnt[4]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => detect_edge_done_r,
      I1 => \gen_pat_match_div2.idel_pat_data_match_reg_n_0\,
      I2 => \FSM_onehot_cal1_state_r_reg_n_0_[20]\,
      O => \idel_dec_cnt[4]_i_4_n_0\
    );
\idel_dec_cnt[4]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \idel_dec_cnt_reg_n_0_[3]\,
      I1 => \idel_dec_cnt_reg_n_0_[1]\,
      I2 => \idel_dec_cnt_reg_n_0_[0]\,
      I3 => \idel_dec_cnt_reg_n_0_[2]\,
      I4 => \idel_dec_cnt_reg_n_0_[4]\,
      O => \idel_dec_cnt[4]_i_5_n_0\
    );
\idel_dec_cnt[4]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
        port map (
      I0 => \FSM_onehot_cal1_state_r[14]_i_2_n_0\,
      I1 => \FSM_onehot_cal1_state_r_reg_n_0_[1]\,
      I2 => mpr_dec_cpt_r_reg_n_0,
      I3 => \FSM_onehot_cal1_state_r[16]_i_4_n_0\,
      O => \idel_dec_cnt[4]_i_6_n_0\
    );
\idel_dec_cnt[4]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \idel_dec_cnt_reg_n_0_[2]\,
      I1 => \idel_dec_cnt_reg_n_0_[0]\,
      I2 => \idel_dec_cnt_reg_n_0_[1]\,
      I3 => \idel_dec_cnt_reg_n_0_[3]\,
      O => \idel_dec_cnt[4]_i_7_n_0\
    );
\idel_dec_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \idel_dec_cnt[4]_i_1_n_0\,
      D => idel_dec_cnt(0),
      Q => \idel_dec_cnt_reg_n_0_[0]\,
      R => found_first_edge_r_reg_0(0)
    );
\idel_dec_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \idel_dec_cnt[4]_i_1_n_0\,
      D => idel_dec_cnt(1),
      Q => \idel_dec_cnt_reg_n_0_[1]\,
      R => found_first_edge_r_reg_0(0)
    );
\idel_dec_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \idel_dec_cnt[4]_i_1_n_0\,
      D => idel_dec_cnt(2),
      Q => \idel_dec_cnt_reg_n_0_[2]\,
      R => found_first_edge_r_reg_0(0)
    );
\idel_dec_cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \idel_dec_cnt[4]_i_1_n_0\,
      D => idel_dec_cnt(3),
      Q => \idel_dec_cnt_reg_n_0_[3]\,
      R => found_first_edge_r_reg_0(0)
    );
\idel_dec_cnt_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \idel_dec_cnt[4]_i_1_n_0\,
      D => idel_dec_cnt(4),
      Q => \idel_dec_cnt_reg_n_0_[4]\,
      R => found_first_edge_r_reg_0(0)
    );
idel_pat0_data_match_r0: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => idel_pat0_match_fall0_and_r,
      I1 => idel_pat0_match_rise1_and_r,
      I2 => idel_pat0_match_rise0_and_r,
      I3 => idel_pat0_match_fall1_and_r,
      O => \idel_pat0_data_match_r0__0\
    );
idel_pat1_data_match_r0: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => idel_pat1_match_fall0_and_r,
      I1 => idel_pat1_match_rise1_and_r,
      I2 => idel_pat1_match_rise0_and_r,
      I3 => idel_pat1_match_fall1_and_r,
      O => \idel_pat1_data_match_r0__0\
    );
idel_pat_detect_valid_r_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCCE"
    )
        port map (
      I0 => idel_pat_detect_valid_r_reg_n_0,
      I1 => p_0_in187_in,
      I2 => cal1_dq_idel_inc,
      I3 => store_sr_req_pulsed_r,
      O => idel_pat_detect_valid_r_i_1_n_0
    );
idel_pat_detect_valid_r_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => idel_pat_detect_valid_r_i_1_n_0,
      Q => idel_pat_detect_valid_r_reg_n_0,
      R => \done_cnt_reg[1]_0\
    );
\idelay_tap_cnt_r[0][0][0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => idelay_tap_limit_r_reg_0,
      I1 => \^idelay_ce_int\,
      I2 => idelay_tap_cnt_slice_r(0),
      O => \idelay_tap_cnt_r[0][0][0]_i_1_n_0\
    );
\idelay_tap_cnt_r[0][0][1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04404004"
    )
        port map (
      I0 => idelay_tap_limit_r_reg_0,
      I1 => \^idelay_ce_int\,
      I2 => idelay_tap_cnt_slice_r(0),
      I3 => idelay_tap_cnt_slice_r(1),
      I4 => \^idelay_inc_int\,
      O => \idelay_tap_cnt_r[0][0][1]_i_1_n_0\
    );
\idelay_tap_cnt_r[0][0][2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0444400044400004"
    )
        port map (
      I0 => idelay_tap_limit_r_reg_0,
      I1 => \^idelay_ce_int\,
      I2 => \^idelay_inc_int\,
      I3 => idelay_tap_cnt_slice_r(0),
      I4 => idelay_tap_cnt_slice_r(2),
      I5 => idelay_tap_cnt_slice_r(1),
      O => \idelay_tap_cnt_r[0][0][2]_i_1_n_0\
    );
\idelay_tap_cnt_r[0][0][3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2AAAAAA880000002"
    )
        port map (
      I0 => \idelay_tap_cnt_r[0][0][3]_i_2_n_0\,
      I1 => idelay_tap_cnt_slice_r(0),
      I2 => \^idelay_inc_int\,
      I3 => idelay_tap_cnt_slice_r(1),
      I4 => idelay_tap_cnt_slice_r(2),
      I5 => idelay_tap_cnt_slice_r(3),
      O => \idelay_tap_cnt_r[0][0][3]_i_1_n_0\
    );
\idelay_tap_cnt_r[0][0][3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^idelay_ce_int\,
      I1 => idelay_tap_limit_r_reg_0,
      O => \idelay_tap_cnt_r[0][0][3]_i_2_n_0\
    );
\idelay_tap_cnt_r[0][0][4]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => idelay_tap_limit_r_reg_0,
      I1 => \^idelay_ce_int\,
      I2 => \idelay_tap_cnt_r[0][0][4]_i_4_n_0\,
      O => \idelay_tap_cnt_r[0][0][4]_i_2_n_0\
    );
\idelay_tap_cnt_r[0][0][4]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \rnk_cnt_r_reg_n_0_[0]\,
      I1 => \rnk_cnt_r_reg_n_0_[1]\,
      O => \rnk_cnt_r_reg[0]_0\
    );
\idelay_tap_cnt_r[0][0][4]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9555555555555556"
    )
        port map (
      I0 => idelay_tap_cnt_slice_r(4),
      I1 => idelay_tap_cnt_slice_r(0),
      I2 => \^idelay_inc_int\,
      I3 => idelay_tap_cnt_slice_r(1),
      I4 => idelay_tap_cnt_slice_r(2),
      I5 => idelay_tap_cnt_slice_r(3),
      O => \idelay_tap_cnt_r[0][0][4]_i_4_n_0\
    );
\idelay_tap_cnt_r_reg[0][0][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \idelay_tap_cnt_r_reg[0][0][4]_1\(0),
      D => \idelay_tap_cnt_r[0][0][0]_i_1_n_0\,
      Q => \^idelay_tap_cnt_r_reg[0][0][4]_0\(48),
      R => '0'
    );
\idelay_tap_cnt_r_reg[0][0][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \idelay_tap_cnt_r_reg[0][0][4]_1\(0),
      D => \idelay_tap_cnt_r[0][0][1]_i_1_n_0\,
      Q => \^idelay_tap_cnt_r_reg[0][0][4]_0\(49),
      R => '0'
    );
\idelay_tap_cnt_r_reg[0][0][2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \idelay_tap_cnt_r_reg[0][0][4]_1\(0),
      D => \idelay_tap_cnt_r[0][0][2]_i_1_n_0\,
      Q => \^idelay_tap_cnt_r_reg[0][0][4]_0\(50),
      R => '0'
    );
\idelay_tap_cnt_r_reg[0][0][3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \idelay_tap_cnt_r_reg[0][0][4]_1\(0),
      D => \idelay_tap_cnt_r[0][0][3]_i_1_n_0\,
      Q => \^idelay_tap_cnt_r_reg[0][0][4]_0\(51),
      R => '0'
    );
\idelay_tap_cnt_r_reg[0][0][4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \idelay_tap_cnt_r_reg[0][0][4]_1\(0),
      D => \idelay_tap_cnt_r[0][0][4]_i_2_n_0\,
      Q => \^idelay_tap_cnt_r_reg[0][0][4]_0\(52),
      R => '0'
    );
\idelay_tap_cnt_slice_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \^idelay_tap_cnt_r_reg[0][0][4]_0\(48),
      Q => idelay_tap_cnt_slice_r(0),
      R => found_first_edge_r_reg_0(0)
    );
\idelay_tap_cnt_slice_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \^idelay_tap_cnt_r_reg[0][0][4]_0\(49),
      Q => idelay_tap_cnt_slice_r(1),
      R => found_first_edge_r_reg_0(0)
    );
\idelay_tap_cnt_slice_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \^idelay_tap_cnt_r_reg[0][0][4]_0\(50),
      Q => idelay_tap_cnt_slice_r(2),
      R => found_first_edge_r_reg_0(0)
    );
\idelay_tap_cnt_slice_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \^idelay_tap_cnt_r_reg[0][0][4]_0\(51),
      Q => idelay_tap_cnt_slice_r(3),
      R => found_first_edge_r_reg_0(0)
    );
\idelay_tap_cnt_slice_r_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \^idelay_tap_cnt_r_reg[0][0][4]_0\(52),
      Q => idelay_tap_cnt_slice_r(4),
      R => found_first_edge_r_reg_0(0)
    );
idelay_tap_limit_r_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => idelay_tap_limit_r_i_2_n_0,
      I1 => \^new_cnt_cpt_r_reg_0\,
      I2 => idelay_tap_limit_r_reg_0,
      O => idelay_tap_limit_r_i_1_n_0
    );
idelay_tap_limit_r_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF80000000"
    )
        port map (
      I0 => \^idelay_tap_cnt_r_reg[0][0][4]_0\(52),
      I1 => \^idelay_tap_cnt_r_reg[0][0][4]_0\(50),
      I2 => \^idelay_tap_cnt_r_reg[0][0][4]_0\(48),
      I3 => \^idelay_tap_cnt_r_reg[0][0][4]_0\(51),
      I4 => \^idelay_tap_cnt_r_reg[0][0][4]_0\(49),
      I5 => idelay_tap_limit_r_reg_n_0,
      O => idelay_tap_limit_r_i_2_n_0
    );
idelay_tap_limit_r_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => idelay_tap_limit_r_i_1_n_0,
      Q => idelay_tap_limit_r_reg_n_0,
      R => '0'
    );
\init_state_r[0]_i_29\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20AA"
    )
        port map (
      I0 => \init_state_r[0]_i_19\,
      I1 => \^rdlvl_stg1_done_int_reg_0\,
      I2 => \^rdlvl_last_byte_done\,
      I3 => pi_dqs_found_done,
      O => pi_calib_done_r1_reg
    );
\init_state_r[2]_i_32\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4404"
    )
        port map (
      I0 => \^rdlvl_stg1_done_int_reg_0\,
      I1 => pi_dqs_found_done,
      I2 => \init_state_r[4]_i_16\,
      I3 => \^rdlvl_last_byte_done\,
      O => rdlvl_stg1_done_int_reg_2
    );
\init_state_r[4]_i_26\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4F"
    )
        port map (
      I0 => \^rdlvl_last_byte_done\,
      I1 => \init_state_r[4]_i_16\,
      I2 => pi_dqs_found_done,
      O => rdlvl_last_byte_done_int_reg_0
    );
\init_state_r[4]_i_27\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \^rdlvl_stg1_done_int_reg_0\,
      I1 => pi_dqs_found_done,
      I2 => \wrdq_div2_2to1_rdlvl_first.phy_wrdata_reg[31]\,
      I3 => wrlvl_done_r1,
      O => rdlvl_stg1_done_int_reg_3
    );
\init_state_r[5]_i_33\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => \^rdlvl_stg1_done_int_reg_0\,
      I1 => pi_dqs_found_done,
      I2 => \init_state_r[0]_i_19\,
      O => rdlvl_stg1_done_int_reg_1
    );
\mpr_2to1.idel_mpr_pat_detect_r_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => \FSM_onehot_cal1_state_r_reg_n_0_[8]\,
      I1 => idelay_tap_limit_r_reg_0,
      I2 => \mpr_2to1.idel_mpr_pat_detect_r_i_2_n_0\,
      I3 => inhibit_edge_detect_r,
      I4 => \mpr_2to1.idel_mpr_pat_detect_r_i_3_n_0\,
      I5 => \mpr_2to1.inhibit_edge_detect_r_i_2_n_0\,
      O => \mpr_2to1.idel_mpr_pat_detect_r_i_1_n_0\
    );
\mpr_2to1.idel_mpr_pat_detect_r_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00000100"
    )
        port map (
      I0 => \mpr_2to1.stable_idel_cnt_reg[0]_0\,
      I1 => \mpr_2to1.inhibit_edge_detect_r_i_3_n_0\,
      I2 => \mpr_2to1.stable_idel_cnt_reg_n_0_[0]\,
      I3 => \mpr_2to1.stable_idel_cnt_reg_n_0_[1]\,
      I4 => \mpr_2to1.stable_idel_cnt_reg_n_0_[2]\,
      I5 => idel_mpr_pat_detect_r,
      O => \mpr_2to1.idel_mpr_pat_detect_r_i_2_n_0\
    );
\mpr_2to1.idel_mpr_pat_detect_r_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => idel_pat_detect_valid_r_reg_n_0,
      I1 => p_0_in187_in,
      I2 => \mpr_2to1.stable_idel_cnt_reg_n_0_[2]\,
      I3 => \mpr_2to1.stable_idel_cnt_reg_n_0_[1]\,
      O => \mpr_2to1.idel_mpr_pat_detect_r_i_3_n_0\
    );
\mpr_2to1.idel_mpr_pat_detect_r_reg\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \mpr_2to1.idel_mpr_pat_detect_r_i_1_n_0\,
      Q => idel_mpr_pat_detect_r,
      R => '0'
    );
\mpr_2to1.inhibit_edge_detect_r_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFEAEEEEEE"
    )
        port map (
      I0 => \mpr_2to1.inhibit_edge_detect_r_i_2_n_0\,
      I1 => inhibit_edge_detect_r,
      I2 => \mpr_2to1.inhibit_edge_detect_r_i_3_n_0\,
      I3 => p_0_in187_in,
      I4 => \mpr_2to1.inhibit_edge_detect_r_i_4_n_0\,
      I5 => idelay_tap_limit_r_reg_0,
      O => \mpr_2to1.inhibit_edge_detect_r_i_1_n_0\
    );
\mpr_2to1.inhibit_edge_detect_r_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
        port map (
      I0 => \^mpr_rd_fall0_prev_r\,
      I1 => \^mpr_rd_rise0_prev_r\,
      I2 => \^mpr_rd_rise1_prev_r\,
      I3 => \^mpr_rd_fall1_prev_r\,
      O => \mpr_2to1.inhibit_edge_detect_r_i_2_n_0\
    );
\mpr_2to1.inhibit_edge_detect_r_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFDF"
    )
        port map (
      I0 => \^mpr_rd_fall1_prev_r\,
      I1 => \^mpr_rd_rise1_prev_r\,
      I2 => \^mpr_rd_fall0_prev_r\,
      I3 => \^mpr_rd_rise0_prev_r\,
      O => \mpr_2to1.inhibit_edge_detect_r_i_3_n_0\
    );
\mpr_2to1.inhibit_edge_detect_r_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^idelay_tap_cnt_r_reg[0][0][4]_0\(49),
      I1 => \^idelay_tap_cnt_r_reg[0][0][4]_0\(50),
      I2 => \^idelay_tap_cnt_r_reg[0][0][4]_0\(51),
      I3 => \^idelay_tap_cnt_r_reg[0][0][4]_0\(52),
      O => \mpr_2to1.inhibit_edge_detect_r_i_4_n_0\
    );
\mpr_2to1.inhibit_edge_detect_r_reg\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \mpr_2to1.inhibit_edge_detect_r_i_1_n_0\,
      Q => inhibit_edge_detect_r,
      R => '0'
    );
\mpr_2to1.stable_idel_cnt[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"06"
    )
        port map (
      I0 => \mpr_2to1.stable_idel_cnt_reg_n_0_[0]\,
      I1 => stable_idel_cnt,
      I2 => stable_idel_cnt0,
      O => \mpr_2to1.stable_idel_cnt[0]_i_1_n_0\
    );
\mpr_2to1.stable_idel_cnt[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"006A"
    )
        port map (
      I0 => \mpr_2to1.stable_idel_cnt_reg_n_0_[1]\,
      I1 => stable_idel_cnt,
      I2 => \mpr_2to1.stable_idel_cnt_reg_n_0_[0]\,
      I3 => stable_idel_cnt0,
      O => \mpr_2to1.stable_idel_cnt[1]_i_1_n_0\
    );
\mpr_2to1.stable_idel_cnt[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00006AAA"
    )
        port map (
      I0 => \mpr_2to1.stable_idel_cnt_reg_n_0_[2]\,
      I1 => stable_idel_cnt,
      I2 => \mpr_2to1.stable_idel_cnt_reg_n_0_[1]\,
      I3 => \mpr_2to1.stable_idel_cnt_reg_n_0_[0]\,
      I4 => stable_idel_cnt0,
      O => \mpr_2to1.stable_idel_cnt[2]_i_1_n_0\
    );
\mpr_2to1.stable_idel_cnt[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => \mpr_2to1.stable_idel_cnt_reg[0]_0\,
      I1 => idel_pat_detect_valid_r_reg_n_0,
      I2 => p_0_in187_in,
      I3 => \mpr_2to1.stable_idel_cnt_reg_n_0_[2]\,
      I4 => \mpr_2to1.stable_idel_cnt_reg_n_0_[1]\,
      I5 => \FSM_onehot_cal1_state_r[16]_i_4_n_0\,
      O => stable_idel_cnt
    );
\mpr_2to1.stable_idel_cnt[2]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EF"
    )
        port map (
      I0 => \FSM_onehot_cal1_state_r_reg_n_0_[8]\,
      I1 => idelay_tap_limit_r_reg_0,
      I2 => \mpr_2to1.stable_idel_cnt_reg[0]_0\,
      O => stable_idel_cnt0
    );
\mpr_2to1.stable_idel_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \mpr_2to1.stable_idel_cnt[0]_i_1_n_0\,
      Q => \mpr_2to1.stable_idel_cnt_reg_n_0_[0]\,
      R => '0'
    );
\mpr_2to1.stable_idel_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \mpr_2to1.stable_idel_cnt[1]_i_1_n_0\,
      Q => \mpr_2to1.stable_idel_cnt_reg_n_0_[1]\,
      R => '0'
    );
\mpr_2to1.stable_idel_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \mpr_2to1.stable_idel_cnt[2]_i_1_n_0\,
      Q => \mpr_2to1.stable_idel_cnt_reg_n_0_[2]\,
      R => '0'
    );
mpr_dec_cpt_r_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DC"
    )
        port map (
      I0 => \FSM_onehot_cal1_state_r_reg_n_0_[16]\,
      I1 => mpr_dec_cpt_r,
      I2 => mpr_dec_cpt_r_reg_n_0,
      O => mpr_dec_cpt_r_i_1_n_0
    );
mpr_dec_cpt_r_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => mpr_dec_cpt_r_i_1_n_0,
      Q => mpr_dec_cpt_r_reg_n_0,
      R => found_first_edge_r_reg_0(0)
    );
mpr_rd_fall0_prev_r_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => mpr_rd_rise0_prev_r0,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_fall0_r_reg[0][0]_0\(0),
      Q => \^mpr_rd_fall0_prev_r\,
      R => '0'
    );
mpr_rd_fall1_prev_r_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => mpr_rd_rise0_prev_r0,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_fall1_r_reg[0][0]_0\(0),
      Q => \^mpr_rd_fall1_prev_r\,
      R => '0'
    );
mpr_rd_rise0_prev_r_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \FSM_onehot_cal1_state_r_reg_n_0_[8]\,
      I1 => idel_pat_detect_valid_r_reg_n_0,
      I2 => p_0_in187_in,
      O => mpr_rd_rise0_prev_r0
    );
mpr_rd_rise0_prev_r_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => mpr_rd_rise0_prev_r0,
      D => D(0),
      Q => \^mpr_rd_rise0_prev_r\,
      R => '0'
    );
mpr_rd_rise1_prev_r_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => mpr_rd_rise0_prev_r0,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_rise1_r_reg[0][0]_0\(0),
      Q => \^mpr_rd_rise1_prev_r\,
      R => '0'
    );
mpr_rdlvl_start_r_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => mpr_rdlvl_start_r_reg_0,
      Q => mpr_rdlvl_start_r,
      R => '0'
    );
mux_rd_valid_r_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => phy_rddata_en,
      Q => \^e\(0),
      R => '0'
    );
new_cnt_cpt_r_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAEAEEAAAA"
    )
        port map (
      I0 => new_cnt_cpt_r_i_2_n_0,
      I1 => \FSM_onehot_cal1_state_r_reg_n_0_[7]\,
      I2 => mpr_rdlvl_start_r,
      I3 => mpr_rdlvl_start_r_reg_0,
      I4 => rdlvl_stg1_start_r_reg_0,
      I5 => \^rdlvl_stg1_start_r\,
      O => new_cnt_cpt_r
    );
new_cnt_cpt_r_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8880"
    )
        port map (
      I0 => \^q\(0),
      I1 => prech_done,
      I2 => \rnk_cnt_r_reg_n_0_[1]\,
      I3 => \rnk_cnt_r_reg_n_0_[0]\,
      O => new_cnt_cpt_r_i_2_n_0
    );
new_cnt_cpt_r_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => new_cnt_cpt_r,
      Q => \^new_cnt_cpt_r_reg_0\,
      R => found_first_edge_r_reg_0(0)
    );
pat0_data_match_r0: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => pat0_match_rise1_and_r,
      I1 => pat0_match_fall1_and_r,
      I2 => pat0_match_rise0_and_r,
      I3 => pat0_match_fall0_and_r,
      O => \pat0_data_match_r0__0\
    );
pat1_data_match_r0: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => pat1_match_fall0_and_r,
      I1 => pat1_match_rise1_and_r,
      I2 => pat1_match_rise0_and_r,
      I3 => pat1_match_fall1_and_r,
      O => \pat1_data_match_r0__0\
    );
\phaser_in_gen.phaser_in_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F010"
    )
        port map (
      I0 => \pi_dqs_found_lanes_r1_reg[0]_1\,
      I1 => \pi_dqs_found_lanes_r1_reg[0]_2\,
      I2 => pi_counter_load_en,
      I3 => \pi_dqs_found_lanes_r1_reg[0]_0\,
      I4 => calib_zero_inputs,
      O => \calib_sel_reg[1]\
    );
\phaser_in_gen.phaser_in_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F010"
    )
        port map (
      I0 => \pi_dqs_found_lanes_r1_reg[0]_1\,
      I1 => \pi_dqs_found_lanes_r1_reg[0]_2\,
      I2 => pi_counter_load_val(1),
      I3 => \pi_dqs_found_lanes_r1_reg[0]_0\,
      I4 => calib_zero_inputs,
      O => COUNTERLOADVAL(1)
    );
\phaser_in_gen.phaser_in_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F010"
    )
        port map (
      I0 => \pi_dqs_found_lanes_r1_reg[0]_1\,
      I1 => \pi_dqs_found_lanes_r1_reg[0]_2\,
      I2 => pi_counter_load_val(0),
      I3 => \pi_dqs_found_lanes_r1_reg[0]_0\,
      I4 => calib_zero_inputs,
      O => COUNTERLOADVAL(0)
    );
\phaser_in_gen.phaser_in_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFCAAA8"
    )
        port map (
      I0 => \pi_dqs_found_lanes_r1_reg[0]\,
      I1 => dbg_pi_f_en_r,
      I2 => rdlvl_pi_stg2_f_en,
      I3 => tempmon_pi_f_en_r,
      I4 => \pi_dqs_found_lanes_r1_reg[0]_0\,
      I5 => calib_zero_inputs,
      O => dbg_pi_f_en_r_reg
    );
\phaser_in_gen.phaser_in_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFCAAA8"
    )
        port map (
      I0 => \pi_dqs_found_lanes_r1_reg[0]\,
      I1 => dbg_pi_f_inc_r,
      I2 => rdlvl_pi_stg2_f_incdec,
      I3 => tempmon_pi_f_inc_r,
      I4 => \pi_dqs_found_lanes_r1_reg[0]_0\,
      I5 => calib_zero_inputs,
      O => dbg_pi_f_inc_r_reg
    );
\phaser_in_gen.phaser_in_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F010"
    )
        port map (
      I0 => \pi_dqs_found_lanes_r1_reg[0]_1\,
      I1 => \pi_dqs_found_lanes_r1_reg[0]_2\,
      I2 => pi_counter_load_val(5),
      I3 => \pi_dqs_found_lanes_r1_reg[0]_0\,
      I4 => calib_zero_inputs,
      O => COUNTERLOADVAL(5)
    );
\phaser_in_gen.phaser_in_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F010"
    )
        port map (
      I0 => \pi_dqs_found_lanes_r1_reg[0]_1\,
      I1 => \pi_dqs_found_lanes_r1_reg[0]_2\,
      I2 => pi_counter_load_val(4),
      I3 => \pi_dqs_found_lanes_r1_reg[0]_0\,
      I4 => calib_zero_inputs,
      O => COUNTERLOADVAL(4)
    );
\phaser_in_gen.phaser_in_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F010"
    )
        port map (
      I0 => \pi_dqs_found_lanes_r1_reg[0]_1\,
      I1 => \pi_dqs_found_lanes_r1_reg[0]_2\,
      I2 => pi_counter_load_val(3),
      I3 => \pi_dqs_found_lanes_r1_reg[0]_0\,
      I4 => calib_zero_inputs,
      O => COUNTERLOADVAL(3)
    );
\phaser_in_gen.phaser_in_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F010"
    )
        port map (
      I0 => \pi_dqs_found_lanes_r1_reg[0]_1\,
      I1 => \pi_dqs_found_lanes_r1_reg[0]_2\,
      I2 => pi_counter_load_val(2),
      I3 => \pi_dqs_found_lanes_r1_reg[0]_0\,
      I4 => calib_zero_inputs,
      O => COUNTERLOADVAL(2)
    );
pi_cnt_dec_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => \pi_rdval_cnt[5]_i_3_n_0\,
      I1 => dqs_po_dec_done_r2,
      I2 => wait_cnt_r_reg(0),
      I3 => wait_cnt_r_reg(1),
      I4 => idelay_tap_limit_r_reg_0,
      I5 => pi_cnt_dec_i_2_n_0,
      O => pi_cnt_dec_i_1_n_0
    );
pi_cnt_dec_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => wait_cnt_r_reg(2),
      I1 => wait_cnt_r_reg(3),
      O => pi_cnt_dec_i_2_n_0
    );
pi_cnt_dec_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => pi_cnt_dec_i_1_n_0,
      Q => \^pi_cnt_dec_reg_0\,
      R => '0'
    );
pi_en_stg2_f_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => pi_en_stg2_f_timing,
      Q => rdlvl_pi_stg2_f_en,
      R => '0'
    );
pi_en_stg2_f_timing_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => cal1_dlyce_cpt_r_reg_n_0,
      I1 => \^pi_cnt_dec_reg_0\,
      O => pi_en_stg2_f_timing_i_1_n_0
    );
pi_en_stg2_f_timing_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => pi_en_stg2_f_timing_i_1_n_0,
      Q => pi_en_stg2_f_timing,
      R => idel_adj_inc_reg_0(0)
    );
pi_fine_dly_dec_done_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => fine_dly_dec_done_r2,
      Q => \^pi_fine_dly_dec_done\,
      R => '0'
    );
\pi_rdval_cnt[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0808FB08"
    )
        port map (
      I0 => \pi_rdval_cnt_reg[0]_0\,
      I1 => dqs_po_dec_done_r1,
      I2 => dqs_po_dec_done_r2,
      I3 => \pi_rdval_cnt[5]_i_3_n_0\,
      I4 => pi_rdval_cnt(0),
      O => \pi_rdval_cnt[0]_i_1_n_0\
    );
\pi_rdval_cnt[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB0808080808FB08"
    )
        port map (
      I0 => \pi_rdval_cnt_reg[1]_0\,
      I1 => dqs_po_dec_done_r1,
      I2 => dqs_po_dec_done_r2,
      I3 => \pi_rdval_cnt[5]_i_3_n_0\,
      I4 => pi_rdval_cnt(1),
      I5 => pi_rdval_cnt(0),
      O => \pi_rdval_cnt[1]_i_1_n_0\
    );
\pi_rdval_cnt[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B888888888B8"
    )
        port map (
      I0 => \pi_rdval_cnt_reg[2]_0\,
      I1 => \pi_rdval_cnt[3]_i_2_n_0\,
      I2 => \pi_rdval_cnt[5]_i_3_n_0\,
      I3 => pi_rdval_cnt(0),
      I4 => pi_rdval_cnt(1),
      I5 => pi_rdval_cnt(2),
      O => \pi_rdval_cnt[2]_i_1_n_0\
    );
\pi_rdval_cnt[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888B8B888B88888"
    )
        port map (
      I0 => \cnt_idel_dec_cpt_r_reg[3]_0\,
      I1 => \pi_rdval_cnt[3]_i_2_n_0\,
      I2 => \pi_rdval_cnt[5]_i_3_n_0\,
      I3 => pi_rdval_cnt(2),
      I4 => \pi_rdval_cnt[3]_i_3_n_0\,
      I5 => pi_rdval_cnt(3),
      O => \pi_rdval_cnt[3]_i_1_n_0\
    );
\pi_rdval_cnt[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => dqs_po_dec_done_r1,
      I1 => dqs_po_dec_done_r2,
      O => \pi_rdval_cnt[3]_i_2_n_0\
    );
\pi_rdval_cnt[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pi_rdval_cnt(0),
      I1 => pi_rdval_cnt(1),
      O => \pi_rdval_cnt[3]_i_3_n_0\
    );
\pi_rdval_cnt[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0808FB08FB080808"
    )
        port map (
      I0 => \pi_rdval_cnt_reg[4]_0\,
      I1 => dqs_po_dec_done_r1,
      I2 => dqs_po_dec_done_r2,
      I3 => \pi_rdval_cnt[5]_i_3_n_0\,
      I4 => \pi_rdval_cnt[5]_i_4_n_0\,
      I5 => pi_rdval_cnt(4),
      O => \pi_rdval_cnt[4]_i_1_n_0\
    );
\pi_rdval_cnt[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BBFB"
    )
        port map (
      I0 => \^pi_cnt_dec_reg_0\,
      I1 => \pi_rdval_cnt[5]_i_3_n_0\,
      I2 => dqs_po_dec_done_r1,
      I3 => dqs_po_dec_done_r2,
      O => \pi_rdval_cnt[5]_i_1_n_0\
    );
\pi_rdval_cnt[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB080808FB08FB08"
    )
        port map (
      I0 => \cnt_idel_dec_cpt_r_reg[5]_0\,
      I1 => dqs_po_dec_done_r1,
      I2 => dqs_po_dec_done_r2,
      I3 => pi_rdval_cnt(5),
      I4 => pi_rdval_cnt(4),
      I5 => \pi_rdval_cnt[5]_i_4_n_0\,
      O => \pi_rdval_cnt[5]_i_2_n_0\
    );
\pi_rdval_cnt[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => pi_rdval_cnt(4),
      I1 => pi_rdval_cnt(5),
      I2 => pi_rdval_cnt(3),
      I3 => pi_rdval_cnt(2),
      I4 => pi_rdval_cnt(1),
      I5 => pi_rdval_cnt(0),
      O => \pi_rdval_cnt[5]_i_3_n_0\
    );
\pi_rdval_cnt[5]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => pi_rdval_cnt(1),
      I1 => pi_rdval_cnt(0),
      I2 => pi_rdval_cnt(2),
      I3 => pi_rdval_cnt(3),
      O => \pi_rdval_cnt[5]_i_4_n_0\
    );
\pi_rdval_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \pi_rdval_cnt[5]_i_1_n_0\,
      D => \pi_rdval_cnt[0]_i_1_n_0\,
      Q => pi_rdval_cnt(0),
      R => \done_cnt_reg[1]_0\
    );
\pi_rdval_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \pi_rdval_cnt[5]_i_1_n_0\,
      D => \pi_rdval_cnt[1]_i_1_n_0\,
      Q => pi_rdval_cnt(1),
      R => \done_cnt_reg[1]_0\
    );
\pi_rdval_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \pi_rdval_cnt[5]_i_1_n_0\,
      D => \pi_rdval_cnt[2]_i_1_n_0\,
      Q => pi_rdval_cnt(2),
      R => \done_cnt_reg[1]_0\
    );
\pi_rdval_cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \pi_rdval_cnt[5]_i_1_n_0\,
      D => \pi_rdval_cnt[3]_i_1_n_0\,
      Q => pi_rdval_cnt(3),
      R => \done_cnt_reg[1]_0\
    );
\pi_rdval_cnt_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \pi_rdval_cnt[5]_i_1_n_0\,
      D => \pi_rdval_cnt[4]_i_1_n_0\,
      Q => pi_rdval_cnt(4),
      R => \done_cnt_reg[1]_0\
    );
\pi_rdval_cnt_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \pi_rdval_cnt[5]_i_1_n_0\,
      D => \pi_rdval_cnt[5]_i_2_n_0\,
      Q => pi_rdval_cnt(5),
      R => \done_cnt_reg[1]_0\
    );
pi_stg2_f_incdec_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => pi_stg2_f_incdec_timing,
      Q => rdlvl_pi_stg2_f_incdec,
      R => '0'
    );
pi_stg2_f_incdec_timing_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => cal1_dlyce_cpt_r_reg_n_0,
      I1 => cal1_dlyinc_cpt_r_reg_n_0,
      I2 => \^pi_cnt_dec_reg_0\,
      I3 => idelay_tap_limit_r_reg_0,
      O => pi_stg2_f_incdec_timing_i_1_n_0
    );
pi_stg2_f_incdec_timing_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => pi_stg2_f_incdec_timing_i_1_n_0,
      Q => pi_stg2_f_incdec_timing,
      R => '0'
    );
pi_stg2_load_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => pi_stg2_load_timing,
      Q => pi_counter_load_en,
      R => '0'
    );
pi_stg2_load_timing_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AAAAAAA8"
    )
        port map (
      I0 => pi_stg2_load_timing0,
      I1 => done_cnt(1),
      I2 => done_cnt(0),
      I3 => done_cnt(2),
      I4 => done_cnt(3),
      I5 => idelay_tap_limit_r_reg_0,
      O => pi_stg2_load_timing_i_1_n_0
    );
pi_stg2_load_timing_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => pi_stg2_load_timing_i_1_n_0,
      Q => pi_stg2_load_timing,
      R => '0'
    );
\pi_stg2_reg_l_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => pi_stg2_reg_l_timing(0),
      Q => pi_counter_load_val(0),
      R => '0'
    );
\pi_stg2_reg_l_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => pi_stg2_reg_l_timing(1),
      Q => pi_counter_load_val(1),
      R => '0'
    );
\pi_stg2_reg_l_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => pi_stg2_reg_l_timing(2),
      Q => pi_counter_load_val(2),
      R => '0'
    );
\pi_stg2_reg_l_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => pi_stg2_reg_l_timing(3),
      Q => pi_counter_load_val(3),
      R => '0'
    );
\pi_stg2_reg_l_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => pi_stg2_reg_l_timing(4),
      Q => pi_counter_load_val(4),
      R => '0'
    );
\pi_stg2_reg_l_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => pi_stg2_reg_l_timing(5),
      Q => pi_counter_load_val(5),
      R => '0'
    );
\pi_stg2_reg_l_timing[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAABFFFFFFFF"
    )
        port map (
      I0 => idelay_tap_limit_r_reg_0,
      I1 => done_cnt(3),
      I2 => done_cnt(2),
      I3 => done_cnt(0),
      I4 => done_cnt(1),
      I5 => pi_stg2_load_timing0,
      O => \pi_stg2_reg_l_timing[5]_i_1_n_0\
    );
\pi_stg2_reg_l_timing_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \^idelay_tap_cnt_r_reg[0][0][4]_0\(42),
      Q => pi_stg2_reg_l_timing(0),
      R => \pi_stg2_reg_l_timing[5]_i_1_n_0\
    );
\pi_stg2_reg_l_timing_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \^idelay_tap_cnt_r_reg[0][0][4]_0\(43),
      Q => pi_stg2_reg_l_timing(1),
      R => \pi_stg2_reg_l_timing[5]_i_1_n_0\
    );
\pi_stg2_reg_l_timing_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \^idelay_tap_cnt_r_reg[0][0][4]_0\(44),
      Q => pi_stg2_reg_l_timing(2),
      R => \pi_stg2_reg_l_timing[5]_i_1_n_0\
    );
\pi_stg2_reg_l_timing_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \^idelay_tap_cnt_r_reg[0][0][4]_0\(45),
      Q => pi_stg2_reg_l_timing(3),
      R => \pi_stg2_reg_l_timing[5]_i_1_n_0\
    );
\pi_stg2_reg_l_timing_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \^idelay_tap_cnt_r_reg[0][0][4]_0\(46),
      Q => pi_stg2_reg_l_timing(4),
      R => \pi_stg2_reg_l_timing[5]_i_1_n_0\
    );
\pi_stg2_reg_l_timing_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \^idelay_tap_cnt_r_reg[0][0][4]_0\(47),
      Q => pi_stg2_reg_l_timing(5),
      R => \pi_stg2_reg_l_timing[5]_i_1_n_0\
    );
prbs_rdlvl_done_pulse_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^rdlvl_stg1_done_int_reg_0\,
      I1 => rdlvl_stg1_done_r1,
      O => prbs_rdlvl_done_pulse0
    );
\rdlvl_dqs_tap_cnt_r[0][0][5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \rdlvl_dqs_tap_cnt_r[0][0][5]_i_2_n_0\,
      I1 => \rnk_cnt_r_reg_n_0_[1]\,
      I2 => \rnk_cnt_r_reg_n_0_[0]\,
      O => \rdlvl_dqs_tap_cnt_r[0][0][5]_i_1_n_0\
    );
\rdlvl_dqs_tap_cnt_r[0][0][5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0100000000000000"
    )
        port map (
      I0 => \cal1_state_r1_reg_n_0_[5]\,
      I1 => \cal1_state_r1_reg_n_0_[4]\,
      I2 => \cal1_state_r1_reg_n_0_[0]\,
      I3 => \cal1_state_r1_reg_n_0_[2]\,
      I4 => \cal1_state_r1_reg_n_0_[1]\,
      I5 => \cal1_state_r1_reg_n_0_[3]\,
      O => \rdlvl_dqs_tap_cnt_r[0][0][5]_i_2_n_0\
    );
\rdlvl_dqs_tap_cnt_r_reg[0][0][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \rdlvl_dqs_tap_cnt_r[0][0][5]_i_1_n_0\,
      D => \tap_cnt_cpt_r_reg_n_0_[0]\,
      Q => \^idelay_tap_cnt_r_reg[0][0][4]_0\(42),
      R => \done_cnt_reg[1]_0\
    );
\rdlvl_dqs_tap_cnt_r_reg[0][0][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \rdlvl_dqs_tap_cnt_r[0][0][5]_i_1_n_0\,
      D => \tap_cnt_cpt_r_reg_n_0_[1]\,
      Q => \^idelay_tap_cnt_r_reg[0][0][4]_0\(43),
      R => \done_cnt_reg[1]_0\
    );
\rdlvl_dqs_tap_cnt_r_reg[0][0][2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \rdlvl_dqs_tap_cnt_r[0][0][5]_i_1_n_0\,
      D => \tap_cnt_cpt_r_reg_n_0_[2]\,
      Q => \^idelay_tap_cnt_r_reg[0][0][4]_0\(44),
      R => \done_cnt_reg[1]_0\
    );
\rdlvl_dqs_tap_cnt_r_reg[0][0][3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \rdlvl_dqs_tap_cnt_r[0][0][5]_i_1_n_0\,
      D => \tap_cnt_cpt_r_reg_n_0_[3]\,
      Q => \^idelay_tap_cnt_r_reg[0][0][4]_0\(45),
      R => \done_cnt_reg[1]_0\
    );
\rdlvl_dqs_tap_cnt_r_reg[0][0][4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \rdlvl_dqs_tap_cnt_r[0][0][5]_i_1_n_0\,
      D => \tap_cnt_cpt_r_reg_n_0_[4]\,
      Q => \^idelay_tap_cnt_r_reg[0][0][4]_0\(46),
      R => \done_cnt_reg[1]_0\
    );
\rdlvl_dqs_tap_cnt_r_reg[0][0][5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \rdlvl_dqs_tap_cnt_r[0][0][5]_i_1_n_0\,
      D => \tap_cnt_cpt_r_reg_n_0_[5]\,
      Q => \^idelay_tap_cnt_r_reg[0][0][4]_0\(47),
      R => \done_cnt_reg[1]_0\
    );
rdlvl_last_byte_done_int_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF01FF00"
    )
        port map (
      I0 => \FSM_onehot_cal1_state_r[5]_i_1_n_0\,
      I1 => p_3_in4_in,
      I2 => \FSM_onehot_cal1_state_r_reg_n_0_[7]\,
      I3 => \^q\(0),
      I4 => \^rdlvl_last_byte_done\,
      O => rdlvl_last_byte_done_int_i_1_n_0
    );
rdlvl_last_byte_done_int_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rdlvl_last_byte_done_int_i_1_n_0,
      Q => \^rdlvl_last_byte_done\,
      R => idel_adj_inc_reg_0(0)
    );
rdlvl_pi_incdec_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAABBABAAAA88A8"
    )
        port map (
      I0 => rdlvl_pi_incdec_i_2_n_0,
      I1 => \ddr3_ila_rdpath[40]_INST_0_i_1_n_0\,
      I2 => p_8_in,
      I3 => cal1_wait_r,
      I4 => rdlvl_pi_incdec_i_3_n_0,
      I5 => \^rdlvl_pi_incdec\,
      O => rdlvl_pi_incdec_i_1_n_0
    );
rdlvl_pi_incdec_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFEFFFEFE"
    )
        port map (
      I0 => mpr_dec_cpt_r,
      I1 => p_14_in,
      I2 => \FSM_onehot_cal1_state_r_reg_n_0_[29]\,
      I3 => rdlvl_pi_incdec_i_4_n_0,
      I4 => cal1_wait_r,
      I5 => \FSM_onehot_cal1_state_r[13]_i_1_n_0\,
      O => rdlvl_pi_incdec_i_2_n_0
    );
rdlvl_pi_incdec_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => p_3_in4_in,
      I1 => \FSM_onehot_cal1_state_r_reg_n_0_[7]\,
      O => rdlvl_pi_incdec_i_3_n_0
    );
rdlvl_pi_incdec_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_3_in4_in,
      I1 => p_8_in,
      O => rdlvl_pi_incdec_i_4_n_0
    );
rdlvl_pi_incdec_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rdlvl_pi_incdec_i_1_n_0,
      Q => \^rdlvl_pi_incdec\,
      R => idel_adj_inc_reg_0(0)
    );
rdlvl_prech_req_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \cal1_prech_req_r__0\,
      Q => rdlvl_prech_req,
      R => \done_cnt_reg[1]_0\
    );
rdlvl_rank_done_r_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888F88888888"
    )
        port map (
      I0 => \^q\(0),
      I1 => prech_done,
      I2 => p_3_in4_in,
      I3 => \FSM_onehot_cal1_state_r_reg_n_0_[7]\,
      I4 => p_0_in116_in,
      I5 => \^rdlvl_stg1_rank_done\,
      O => rdlvl_rank_done_r_i_1_n_0
    );
rdlvl_rank_done_r_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rdlvl_rank_done_r_i_1_n_0,
      Q => \^rdlvl_stg1_rank_done\,
      R => idel_adj_inc_reg_0(0)
    );
rdlvl_stg1_done_int_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => rdlvl_stg1_done_int,
      I1 => \^rdlvl_stg1_done_int_reg_0\,
      O => rdlvl_stg1_done_int_i_1_n_0
    );
rdlvl_stg1_done_int_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rdlvl_stg1_done_int_i_1_n_0,
      Q => \^rdlvl_stg1_done_int_reg_0\,
      R => \done_cnt_reg[1]_0\
    );
rdlvl_stg1_err_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \FSM_onehot_cal1_state_r_reg_n_0_[22]\,
      I1 => \^ddr3_ila_basic\(0),
      O => rdlvl_stg1_err_i_1_n_0
    );
rdlvl_stg1_err_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rdlvl_stg1_err_i_1_n_0,
      Q => \^ddr3_ila_basic\(0),
      R => \done_cnt_reg[1]_0\
    );
rdlvl_stg1_start_r_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rdlvl_stg1_start_r_reg_0,
      Q => \^rdlvl_stg1_start_r\,
      R => '0'
    );
\regl_dqs_cnt[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000CC2C"
    )
        port map (
      I0 => regl_dqs_cnt(1),
      I1 => regl_dqs_cnt(0),
      I2 => p_0_in116_in,
      I3 => \FSM_onehot_cal1_state_r[5]_i_2_n_0\,
      I4 => \regl_dqs_cnt[1]_i_2_n_0\,
      O => \regl_dqs_cnt[0]_i_1_n_0\
    );
\regl_dqs_cnt[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000AA6A"
    )
        port map (
      I0 => regl_dqs_cnt(1),
      I1 => regl_dqs_cnt(0),
      I2 => p_0_in116_in,
      I3 => \FSM_onehot_cal1_state_r[5]_i_2_n_0\,
      I4 => \regl_dqs_cnt[1]_i_2_n_0\,
      O => \regl_dqs_cnt[1]_i_1_n_0\
    );
\regl_dqs_cnt[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAAB"
    )
        port map (
      I0 => idelay_tap_limit_r_reg_0,
      I1 => done_cnt(3),
      I2 => done_cnt(2),
      I3 => done_cnt(0),
      I4 => done_cnt(1),
      O => \regl_dqs_cnt[1]_i_2_n_0\
    );
\regl_dqs_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \regl_dqs_cnt[0]_i_1_n_0\,
      Q => regl_dqs_cnt(0),
      R => '0'
    );
\regl_dqs_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \regl_dqs_cnt[1]_i_1_n_0\,
      Q => regl_dqs_cnt(1),
      R => '0'
    );
\regl_rank_cnt[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0062"
    )
        port map (
      I0 => regl_rank_cnt(0),
      I1 => pi_stg2_load_timing0,
      I2 => regl_rank_cnt(1),
      I3 => \regl_dqs_cnt[1]_i_2_n_0\,
      O => \regl_rank_cnt[0]_i_1_n_0\
    );
\regl_rank_cnt[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"006A"
    )
        port map (
      I0 => regl_rank_cnt(1),
      I1 => pi_stg2_load_timing0,
      I2 => regl_rank_cnt(0),
      I3 => \regl_dqs_cnt[1]_i_2_n_0\,
      O => \regl_rank_cnt[1]_i_1_n_0\
    );
\regl_rank_cnt[1]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
        port map (
      I0 => regl_dqs_cnt(1),
      I1 => regl_dqs_cnt(0),
      I2 => p_0_in116_in,
      I3 => \FSM_onehot_cal1_state_r[5]_i_2_n_0\,
      O => pi_stg2_load_timing0
    );
\regl_rank_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \regl_rank_cnt[0]_i_1_n_0\,
      Q => regl_rank_cnt(0),
      R => '0'
    );
\regl_rank_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \regl_rank_cnt[1]_i_1_n_0\,
      Q => regl_rank_cnt(1),
      R => '0'
    );
\right_edge_taps_r[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \tap_cnt_cpt_r_reg_n_0_[0]\,
      I1 => store_sr_req_pulsed_r,
      O => first_edge_taps_r(0)
    );
\right_edge_taps_r[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \tap_cnt_cpt_r_reg_n_0_[1]\,
      I1 => store_sr_req_pulsed_r,
      O => first_edge_taps_r(1)
    );
\right_edge_taps_r[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \tap_cnt_cpt_r_reg_n_0_[2]\,
      I1 => store_sr_req_pulsed_r,
      O => first_edge_taps_r(2)
    );
\right_edge_taps_r[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \tap_cnt_cpt_r_reg_n_0_[3]\,
      I1 => store_sr_req_pulsed_r,
      O => first_edge_taps_r(3)
    );
\right_edge_taps_r[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \tap_cnt_cpt_r_reg_n_0_[4]\,
      I1 => store_sr_req_pulsed_r,
      O => first_edge_taps_r(4)
    );
\right_edge_taps_r[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BAAA"
    )
        port map (
      I0 => \^q\(0),
      I1 => found_first_edge_r_reg_n_0,
      I2 => found_stable_eye_last_r,
      I3 => \first_edge_taps_r[5]_i_3_n_0\,
      O => \right_edge_taps_r[5]_i_1_n_0\
    );
\right_edge_taps_r[5]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \tap_cnt_cpt_r_reg_n_0_[5]\,
      I1 => store_sr_req_pulsed_r,
      O => first_edge_taps_r(5)
    );
\right_edge_taps_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \right_edge_taps_r[5]_i_1_n_0\,
      D => first_edge_taps_r(0),
      Q => \right_edge_taps_r_reg_n_0_[0]\,
      R => found_first_edge_r_reg_0(0)
    );
\right_edge_taps_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \right_edge_taps_r[5]_i_1_n_0\,
      D => first_edge_taps_r(1),
      Q => \right_edge_taps_r_reg_n_0_[1]\,
      R => found_first_edge_r_reg_0(0)
    );
\right_edge_taps_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \right_edge_taps_r[5]_i_1_n_0\,
      D => first_edge_taps_r(2),
      Q => \right_edge_taps_r_reg_n_0_[2]\,
      R => found_first_edge_r_reg_0(0)
    );
\right_edge_taps_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \right_edge_taps_r[5]_i_1_n_0\,
      D => first_edge_taps_r(3),
      Q => \right_edge_taps_r_reg_n_0_[3]\,
      R => found_first_edge_r_reg_0(0)
    );
\right_edge_taps_r_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \right_edge_taps_r[5]_i_1_n_0\,
      D => first_edge_taps_r(4),
      Q => \right_edge_taps_r_reg_n_0_[4]\,
      R => found_first_edge_r_reg_0(0)
    );
\right_edge_taps_r_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \right_edge_taps_r[5]_i_1_n_0\,
      D => first_edge_taps_r(5),
      Q => \right_edge_taps_r_reg_n_0_[5]\,
      R => found_first_edge_r_reg_0(0)
    );
\rnk_cnt_r[0]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"32664444"
    )
        port map (
      I0 => p_0_in116_in,
      I1 => \rnk_cnt_r_reg_n_0_[0]\,
      I2 => \rnk_cnt_r_reg_n_0_[1]\,
      I3 => prech_done,
      I4 => \^q\(0),
      O => \rnk_cnt_r[0]_i_1__0_n_0\
    );
\rnk_cnt_r[1]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"3C785050"
    )
        port map (
      I0 => p_0_in116_in,
      I1 => \rnk_cnt_r_reg_n_0_[0]\,
      I2 => \rnk_cnt_r_reg_n_0_[1]\,
      I3 => prech_done,
      I4 => \^q\(0),
      O => \rnk_cnt_r[1]_i_1__0_n_0\
    );
\rnk_cnt_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \rnk_cnt_r[0]_i_1__0_n_0\,
      Q => \rnk_cnt_r_reg_n_0_[0]\,
      R => found_first_edge_r_reg_0(0)
    );
\rnk_cnt_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \rnk_cnt_r[1]_i_1__0_n_0\,
      Q => \rnk_cnt_r_reg_n_0_[1]\,
      R => found_first_edge_r_reg_0(0)
    );
samp_cnt_done_r_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AAAE0000"
    )
        port map (
      I0 => samp_cnt_done_r_reg_n_0,
      I1 => samp_cnt_done_r_i_2_n_0,
      I2 => samp_cnt_done_r_i_3_n_0,
      I3 => samp_cnt_done_r_i_4_n_0,
      I4 => \^samp_edge_cnt0_en_r\,
      I5 => idelay_tap_limit_r_reg_0,
      O => samp_cnt_done_r_i_1_n_0
    );
samp_cnt_done_r_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => samp_edge_cnt1_r_reg(11),
      I1 => samp_edge_cnt1_r_reg(1),
      I2 => samp_edge_cnt1_r_reg(2),
      I3 => samp_edge_cnt1_r_reg(3),
      O => samp_cnt_done_r_i_2_n_0
    );
samp_cnt_done_r_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFD"
    )
        port map (
      I0 => samp_edge_cnt1_r_reg(0),
      I1 => samp_edge_cnt1_r_reg(9),
      I2 => samp_edge_cnt1_r_reg(6),
      I3 => samp_edge_cnt1_r_reg(4),
      O => samp_cnt_done_r_i_3_n_0
    );
samp_cnt_done_r_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => samp_edge_cnt1_r_reg(7),
      I1 => samp_edge_cnt1_r_reg(8),
      I2 => samp_edge_cnt1_r_reg(5),
      I3 => samp_edge_cnt1_r_reg(10),
      O => samp_cnt_done_r_i_4_n_0
    );
samp_cnt_done_r_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => samp_cnt_done_r_i_1_n_0,
      Q => samp_cnt_done_r_reg_n_0,
      R => '0'
    );
samp_edge_cnt0_en_r_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \FSM_onehot_cal1_state_r_reg_n_0_[20]\,
      I1 => store_sr_req_pulsed_r,
      O => pb_detect_edge
    );
samp_edge_cnt0_en_r_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => pb_detect_edge,
      Q => \^samp_edge_cnt0_en_r\,
      R => '0'
    );
\samp_edge_cnt0_r[0]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => samp_edge_cnt0_r_reg(0),
      O => \samp_edge_cnt0_r[0]_i_3_n_0\
    );
\samp_edge_cnt0_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => sr_valid_r2,
      D => \samp_edge_cnt0_r_reg[0]_i_2_n_7\,
      Q => samp_edge_cnt0_r_reg(0),
      R => \samp_edge_cnt1_r_reg[0]_0\
    );
\samp_edge_cnt0_r_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \samp_edge_cnt0_r_reg[0]_i_2_n_0\,
      CO(2) => \samp_edge_cnt0_r_reg[0]_i_2_n_1\,
      CO(1) => \samp_edge_cnt0_r_reg[0]_i_2_n_2\,
      CO(0) => \samp_edge_cnt0_r_reg[0]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \samp_edge_cnt0_r_reg[0]_i_2_n_4\,
      O(2) => \samp_edge_cnt0_r_reg[0]_i_2_n_5\,
      O(1) => \samp_edge_cnt0_r_reg[0]_i_2_n_6\,
      O(0) => \samp_edge_cnt0_r_reg[0]_i_2_n_7\,
      S(3 downto 1) => samp_edge_cnt0_r_reg(3 downto 1),
      S(0) => \samp_edge_cnt0_r[0]_i_3_n_0\
    );
\samp_edge_cnt0_r_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => sr_valid_r2,
      D => \samp_edge_cnt0_r_reg[8]_i_1_n_5\,
      Q => samp_edge_cnt0_r_reg(10),
      R => \samp_edge_cnt1_r_reg[0]_0\
    );
\samp_edge_cnt0_r_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => sr_valid_r2,
      D => \samp_edge_cnt0_r_reg[8]_i_1_n_4\,
      Q => samp_edge_cnt0_r_reg(11),
      R => \samp_edge_cnt1_r_reg[0]_0\
    );
\samp_edge_cnt0_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => sr_valid_r2,
      D => \samp_edge_cnt0_r_reg[0]_i_2_n_6\,
      Q => samp_edge_cnt0_r_reg(1),
      R => \samp_edge_cnt1_r_reg[0]_0\
    );
\samp_edge_cnt0_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => sr_valid_r2,
      D => \samp_edge_cnt0_r_reg[0]_i_2_n_5\,
      Q => samp_edge_cnt0_r_reg(2),
      R => \samp_edge_cnt1_r_reg[0]_0\
    );
\samp_edge_cnt0_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => sr_valid_r2,
      D => \samp_edge_cnt0_r_reg[0]_i_2_n_4\,
      Q => samp_edge_cnt0_r_reg(3),
      R => \samp_edge_cnt1_r_reg[0]_0\
    );
\samp_edge_cnt0_r_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => sr_valid_r2,
      D => \samp_edge_cnt0_r_reg[4]_i_1_n_7\,
      Q => samp_edge_cnt0_r_reg(4),
      R => \samp_edge_cnt1_r_reg[0]_0\
    );
\samp_edge_cnt0_r_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \samp_edge_cnt0_r_reg[0]_i_2_n_0\,
      CO(3) => \samp_edge_cnt0_r_reg[4]_i_1_n_0\,
      CO(2) => \samp_edge_cnt0_r_reg[4]_i_1_n_1\,
      CO(1) => \samp_edge_cnt0_r_reg[4]_i_1_n_2\,
      CO(0) => \samp_edge_cnt0_r_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \samp_edge_cnt0_r_reg[4]_i_1_n_4\,
      O(2) => \samp_edge_cnt0_r_reg[4]_i_1_n_5\,
      O(1) => \samp_edge_cnt0_r_reg[4]_i_1_n_6\,
      O(0) => \samp_edge_cnt0_r_reg[4]_i_1_n_7\,
      S(3 downto 0) => samp_edge_cnt0_r_reg(7 downto 4)
    );
\samp_edge_cnt0_r_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => sr_valid_r2,
      D => \samp_edge_cnt0_r_reg[4]_i_1_n_6\,
      Q => samp_edge_cnt0_r_reg(5),
      R => \samp_edge_cnt1_r_reg[0]_0\
    );
\samp_edge_cnt0_r_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => sr_valid_r2,
      D => \samp_edge_cnt0_r_reg[4]_i_1_n_5\,
      Q => samp_edge_cnt0_r_reg(6),
      R => \samp_edge_cnt1_r_reg[0]_0\
    );
\samp_edge_cnt0_r_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => sr_valid_r2,
      D => \samp_edge_cnt0_r_reg[4]_i_1_n_4\,
      Q => samp_edge_cnt0_r_reg(7),
      R => \samp_edge_cnt1_r_reg[0]_0\
    );
\samp_edge_cnt0_r_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => sr_valid_r2,
      D => \samp_edge_cnt0_r_reg[8]_i_1_n_7\,
      Q => samp_edge_cnt0_r_reg(8),
      R => \samp_edge_cnt1_r_reg[0]_0\
    );
\samp_edge_cnt0_r_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \samp_edge_cnt0_r_reg[4]_i_1_n_0\,
      CO(3) => \NLW_samp_edge_cnt0_r_reg[8]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \samp_edge_cnt0_r_reg[8]_i_1_n_1\,
      CO(1) => \samp_edge_cnt0_r_reg[8]_i_1_n_2\,
      CO(0) => \samp_edge_cnt0_r_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \samp_edge_cnt0_r_reg[8]_i_1_n_4\,
      O(2) => \samp_edge_cnt0_r_reg[8]_i_1_n_5\,
      O(1) => \samp_edge_cnt0_r_reg[8]_i_1_n_6\,
      O(0) => \samp_edge_cnt0_r_reg[8]_i_1_n_7\,
      S(3 downto 0) => samp_edge_cnt0_r_reg(11 downto 8)
    );
\samp_edge_cnt0_r_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => sr_valid_r2,
      D => \samp_edge_cnt0_r_reg[8]_i_1_n_6\,
      Q => samp_edge_cnt0_r_reg(9),
      R => \samp_edge_cnt1_r_reg[0]_0\
    );
samp_edge_cnt1_en_r_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000200"
    )
        port map (
      I0 => samp_edge_cnt1_en_r_i_2_n_0,
      I1 => samp_edge_cnt1_en_r_i_3_n_0,
      I2 => samp_edge_cnt0_r_reg(1),
      I3 => samp_edge_cnt0_r_reg(0),
      I4 => samp_edge_cnt0_r_reg(4),
      O => samp_edge_cnt1_en_r0
    );
samp_edge_cnt1_en_r_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => samp_edge_cnt0_r_reg(5),
      I1 => samp_edge_cnt0_r_reg(3),
      I2 => samp_edge_cnt0_r_reg(8),
      I3 => samp_edge_cnt0_r_reg(9),
      I4 => samp_edge_cnt0_r_reg(6),
      I5 => samp_edge_cnt0_r_reg(10),
      O => samp_edge_cnt1_en_r_i_2_n_0
    );
samp_edge_cnt1_en_r_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => samp_edge_cnt0_r_reg(11),
      I1 => samp_edge_cnt0_r_reg(2),
      I2 => sr_valid_r2,
      I3 => samp_edge_cnt0_r_reg(7),
      O => samp_edge_cnt1_en_r_i_3_n_0
    );
samp_edge_cnt1_en_r_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => samp_edge_cnt1_en_r0,
      Q => samp_edge_cnt1_en_r,
      R => \done_cnt_reg[1]_0\
    );
\samp_edge_cnt1_r[0]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => samp_edge_cnt1_r_reg(0),
      O => \samp_edge_cnt1_r[0]_i_2_n_0\
    );
\samp_edge_cnt1_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => samp_edge_cnt1_en_r,
      D => \samp_edge_cnt1_r_reg[0]_i_1_n_7\,
      Q => samp_edge_cnt1_r_reg(0),
      R => \samp_edge_cnt1_r_reg[0]_0\
    );
\samp_edge_cnt1_r_reg[0]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \samp_edge_cnt1_r_reg[0]_i_1_n_0\,
      CO(2) => \samp_edge_cnt1_r_reg[0]_i_1_n_1\,
      CO(1) => \samp_edge_cnt1_r_reg[0]_i_1_n_2\,
      CO(0) => \samp_edge_cnt1_r_reg[0]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \samp_edge_cnt1_r_reg[0]_i_1_n_4\,
      O(2) => \samp_edge_cnt1_r_reg[0]_i_1_n_5\,
      O(1) => \samp_edge_cnt1_r_reg[0]_i_1_n_6\,
      O(0) => \samp_edge_cnt1_r_reg[0]_i_1_n_7\,
      S(3 downto 1) => samp_edge_cnt1_r_reg(3 downto 1),
      S(0) => \samp_edge_cnt1_r[0]_i_2_n_0\
    );
\samp_edge_cnt1_r_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => samp_edge_cnt1_en_r,
      D => \samp_edge_cnt1_r_reg[8]_i_1_n_5\,
      Q => samp_edge_cnt1_r_reg(10),
      R => \samp_edge_cnt1_r_reg[0]_0\
    );
\samp_edge_cnt1_r_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => samp_edge_cnt1_en_r,
      D => \samp_edge_cnt1_r_reg[8]_i_1_n_4\,
      Q => samp_edge_cnt1_r_reg(11),
      R => \samp_edge_cnt1_r_reg[0]_0\
    );
\samp_edge_cnt1_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => samp_edge_cnt1_en_r,
      D => \samp_edge_cnt1_r_reg[0]_i_1_n_6\,
      Q => samp_edge_cnt1_r_reg(1),
      R => \samp_edge_cnt1_r_reg[0]_0\
    );
\samp_edge_cnt1_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => samp_edge_cnt1_en_r,
      D => \samp_edge_cnt1_r_reg[0]_i_1_n_5\,
      Q => samp_edge_cnt1_r_reg(2),
      R => \samp_edge_cnt1_r_reg[0]_0\
    );
\samp_edge_cnt1_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => samp_edge_cnt1_en_r,
      D => \samp_edge_cnt1_r_reg[0]_i_1_n_4\,
      Q => samp_edge_cnt1_r_reg(3),
      R => \samp_edge_cnt1_r_reg[0]_0\
    );
\samp_edge_cnt1_r_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => samp_edge_cnt1_en_r,
      D => \samp_edge_cnt1_r_reg[4]_i_1_n_7\,
      Q => samp_edge_cnt1_r_reg(4),
      R => \samp_edge_cnt1_r_reg[0]_0\
    );
\samp_edge_cnt1_r_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \samp_edge_cnt1_r_reg[0]_i_1_n_0\,
      CO(3) => \samp_edge_cnt1_r_reg[4]_i_1_n_0\,
      CO(2) => \samp_edge_cnt1_r_reg[4]_i_1_n_1\,
      CO(1) => \samp_edge_cnt1_r_reg[4]_i_1_n_2\,
      CO(0) => \samp_edge_cnt1_r_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \samp_edge_cnt1_r_reg[4]_i_1_n_4\,
      O(2) => \samp_edge_cnt1_r_reg[4]_i_1_n_5\,
      O(1) => \samp_edge_cnt1_r_reg[4]_i_1_n_6\,
      O(0) => \samp_edge_cnt1_r_reg[4]_i_1_n_7\,
      S(3 downto 0) => samp_edge_cnt1_r_reg(7 downto 4)
    );
\samp_edge_cnt1_r_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => samp_edge_cnt1_en_r,
      D => \samp_edge_cnt1_r_reg[4]_i_1_n_6\,
      Q => samp_edge_cnt1_r_reg(5),
      R => \samp_edge_cnt1_r_reg[0]_0\
    );
\samp_edge_cnt1_r_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => samp_edge_cnt1_en_r,
      D => \samp_edge_cnt1_r_reg[4]_i_1_n_5\,
      Q => samp_edge_cnt1_r_reg(6),
      R => \samp_edge_cnt1_r_reg[0]_0\
    );
\samp_edge_cnt1_r_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => samp_edge_cnt1_en_r,
      D => \samp_edge_cnt1_r_reg[4]_i_1_n_4\,
      Q => samp_edge_cnt1_r_reg(7),
      R => \samp_edge_cnt1_r_reg[0]_0\
    );
\samp_edge_cnt1_r_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => samp_edge_cnt1_en_r,
      D => \samp_edge_cnt1_r_reg[8]_i_1_n_7\,
      Q => samp_edge_cnt1_r_reg(8),
      R => \samp_edge_cnt1_r_reg[0]_0\
    );
\samp_edge_cnt1_r_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \samp_edge_cnt1_r_reg[4]_i_1_n_0\,
      CO(3) => \NLW_samp_edge_cnt1_r_reg[8]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \samp_edge_cnt1_r_reg[8]_i_1_n_1\,
      CO(1) => \samp_edge_cnt1_r_reg[8]_i_1_n_2\,
      CO(0) => \samp_edge_cnt1_r_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \samp_edge_cnt1_r_reg[8]_i_1_n_4\,
      O(2) => \samp_edge_cnt1_r_reg[8]_i_1_n_5\,
      O(1) => \samp_edge_cnt1_r_reg[8]_i_1_n_6\,
      O(0) => \samp_edge_cnt1_r_reg[8]_i_1_n_7\,
      S(3 downto 0) => samp_edge_cnt1_r_reg(11 downto 8)
    );
\samp_edge_cnt1_r_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => samp_edge_cnt1_en_r,
      D => \samp_edge_cnt1_r_reg[8]_i_1_n_6\,
      Q => samp_edge_cnt1_r_reg(9),
      R => \samp_edge_cnt1_r_reg[0]_0\
    );
\second_edge_taps_r[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \tap_cnt_cpt_r_reg_n_0_[0]\,
      O => \second_edge_taps_r[0]_i_1_n_0\
    );
\second_edge_taps_r[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \tap_cnt_cpt_r_reg_n_0_[1]\,
      I1 => \tap_cnt_cpt_r_reg_n_0_[0]\,
      O => \second_edge_taps_r[1]_i_1_n_0\
    );
\second_edge_taps_r[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => \tap_cnt_cpt_r_reg_n_0_[0]\,
      I1 => \tap_cnt_cpt_r_reg_n_0_[1]\,
      I2 => \tap_cnt_cpt_r_reg_n_0_[2]\,
      O => \second_edge_taps_r[2]_i_1_n_0\
    );
\second_edge_taps_r[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE01"
    )
        port map (
      I0 => \tap_cnt_cpt_r_reg_n_0_[1]\,
      I1 => \tap_cnt_cpt_r_reg_n_0_[0]\,
      I2 => \tap_cnt_cpt_r_reg_n_0_[2]\,
      I3 => \tap_cnt_cpt_r_reg_n_0_[3]\,
      O => \second_edge_taps_r[3]_i_1_n_0\
    );
\second_edge_taps_r[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0001"
    )
        port map (
      I0 => \tap_cnt_cpt_r_reg_n_0_[2]\,
      I1 => \tap_cnt_cpt_r_reg_n_0_[0]\,
      I2 => \tap_cnt_cpt_r_reg_n_0_[1]\,
      I3 => \tap_cnt_cpt_r_reg_n_0_[3]\,
      I4 => \tap_cnt_cpt_r_reg_n_0_[4]\,
      O => \second_edge_taps_r[4]_i_1_n_0\
    );
\second_edge_taps_r[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000EAAA"
    )
        port map (
      I0 => \^q\(0),
      I1 => \first_edge_taps_r[5]_i_3_n_0\,
      I2 => found_first_edge_r_reg_n_0,
      I3 => found_stable_eye_last_r,
      I4 => store_sr_req_pulsed_r,
      O => \second_edge_taps_r[5]_i_1_n_0\
    );
\second_edge_taps_r[5]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EAAA"
    )
        port map (
      I0 => \^q\(0),
      I1 => \first_edge_taps_r[5]_i_3_n_0\,
      I2 => found_first_edge_r_reg_n_0,
      I3 => found_stable_eye_last_r,
      O => \second_edge_taps_r[5]_i_2_n_0\
    );
\second_edge_taps_r[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000001"
    )
        port map (
      I0 => \tap_cnt_cpt_r_reg_n_0_[3]\,
      I1 => \tap_cnt_cpt_r_reg_n_0_[1]\,
      I2 => \tap_cnt_cpt_r_reg_n_0_[0]\,
      I3 => \tap_cnt_cpt_r_reg_n_0_[2]\,
      I4 => \tap_cnt_cpt_r_reg_n_0_[4]\,
      I5 => \tap_cnt_cpt_r_reg_n_0_[5]\,
      O => \second_edge_taps_r[5]_i_3_n_0\
    );
\second_edge_taps_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \second_edge_taps_r[5]_i_2_n_0\,
      D => \second_edge_taps_r[0]_i_1_n_0\,
      Q => \second_edge_taps_r_reg_n_0_[0]\,
      R => \second_edge_taps_r[5]_i_1_n_0\
    );
\second_edge_taps_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \second_edge_taps_r[5]_i_2_n_0\,
      D => \second_edge_taps_r[1]_i_1_n_0\,
      Q => \second_edge_taps_r_reg_n_0_[1]\,
      R => \second_edge_taps_r[5]_i_1_n_0\
    );
\second_edge_taps_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \second_edge_taps_r[5]_i_2_n_0\,
      D => \second_edge_taps_r[2]_i_1_n_0\,
      Q => \second_edge_taps_r_reg_n_0_[2]\,
      R => \second_edge_taps_r[5]_i_1_n_0\
    );
\second_edge_taps_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \second_edge_taps_r[5]_i_2_n_0\,
      D => \second_edge_taps_r[3]_i_1_n_0\,
      Q => \second_edge_taps_r_reg_n_0_[3]\,
      R => \second_edge_taps_r[5]_i_1_n_0\
    );
\second_edge_taps_r_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \second_edge_taps_r[5]_i_2_n_0\,
      D => \second_edge_taps_r[4]_i_1_n_0\,
      Q => \second_edge_taps_r_reg_n_0_[4]\,
      R => \second_edge_taps_r[5]_i_1_n_0\
    );
\second_edge_taps_r_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \second_edge_taps_r[5]_i_2_n_0\,
      D => \second_edge_taps_r[5]_i_3_n_0\,
      Q => \second_edge_taps_r_reg_n_0_[5]\,
      R => \second_edge_taps_r[5]_i_1_n_0\
    );
sr_valid_r1_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => sr_valid_r_reg_n_0,
      Q => sr_valid_r1,
      R => '0'
    );
sr_valid_r2_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => sr_valid_r1,
      Q => sr_valid_r2,
      R => '0'
    );
sr_valid_r_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000001000000"
    )
        port map (
      I0 => cnt_shift_r_reg(1),
      I1 => cnt_shift_r_reg(2),
      I2 => cnt_shift_r_reg(3),
      I3 => \cnt_shift_r[1]_i_2_n_0\,
      I4 => rdlvl_stg1_start_r_reg_0,
      I5 => idelay_tap_limit_r_reg_0,
      O => sr_valid_r_i_1_n_0
    );
sr_valid_r_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => sr_valid_r_i_1_n_0,
      Q => sr_valid_r_reg_n_0,
      R => '0'
    );
store_sr_r_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => store_sr_req_r_reg_n_0,
      I1 => sr_valid_r_reg_n_0,
      I2 => store_sr_r_reg_n_0,
      O => store_sr_r_i_1_n_0
    );
store_sr_r_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => store_sr_r_i_1_n_0,
      Q => store_sr_r_reg_n_0,
      R => found_first_edge_r_reg_0(0)
    );
store_sr_req_pulsed_r_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => store_sr_req_pulsed_r,
      Q => \store_sr_req_pulsed_r__0\,
      R => \done_cnt_reg[1]_0\
    );
store_sr_req_r_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"44444F44"
    )
        port map (
      I0 => \store_sr_req_pulsed_r__0\,
      I1 => store_sr_req_pulsed_r,
      I2 => cal1_wait_r,
      I3 => p_3_in4_in,
      I4 => store_sr_req_r_reg_0,
      O => store_sr_req_r
    );
store_sr_req_r_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => store_sr_req_r,
      Q => store_sr_req_r_reg_n_0,
      R => found_first_edge_r_reg_0(0)
    );
\tap_cnt_cpt_r[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => cal1_dlyinc_cpt_r_reg_n_0,
      I1 => \tap_cnt_cpt_r_reg_n_0_[1]\,
      I2 => \tap_cnt_cpt_r_reg_n_0_[0]\,
      O => \tap_cnt_cpt_r[1]_i_1_n_0\
    );
\tap_cnt_cpt_r[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AA9"
    )
        port map (
      I0 => \tap_cnt_cpt_r_reg_n_0_[2]\,
      I1 => \tap_cnt_cpt_r_reg_n_0_[1]\,
      I2 => \tap_cnt_cpt_r_reg_n_0_[0]\,
      I3 => cal1_dlyinc_cpt_r_reg_n_0,
      O => \p_0_in__0\(2)
    );
\tap_cnt_cpt_r[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6CCCCCC9"
    )
        port map (
      I0 => cal1_dlyinc_cpt_r_reg_n_0,
      I1 => \tap_cnt_cpt_r_reg_n_0_[3]\,
      I2 => \tap_cnt_cpt_r_reg_n_0_[2]\,
      I3 => \tap_cnt_cpt_r_reg_n_0_[0]\,
      I4 => \tap_cnt_cpt_r_reg_n_0_[1]\,
      O => \p_0_in__0\(3)
    );
\tap_cnt_cpt_r[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6CCCCCCCCCCCCCC9"
    )
        port map (
      I0 => cal1_dlyinc_cpt_r_reg_n_0,
      I1 => \tap_cnt_cpt_r_reg_n_0_[4]\,
      I2 => \tap_cnt_cpt_r_reg_n_0_[3]\,
      I3 => \tap_cnt_cpt_r_reg_n_0_[1]\,
      I4 => \tap_cnt_cpt_r_reg_n_0_[0]\,
      I5 => \tap_cnt_cpt_r_reg_n_0_[2]\,
      O => \p_0_in__0\(4)
    );
\tap_cnt_cpt_r[5]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA8A"
    )
        port map (
      I0 => cal1_dlyce_cpt_r_reg_n_0,
      I1 => \tap_cnt_cpt_r_reg_n_0_[5]\,
      I2 => \tap_cnt_cpt_r[5]_i_4_n_0\,
      I3 => cal1_dlyinc_cpt_r_reg_n_0,
      O => tap_cnt_cpt_r
    );
\tap_cnt_cpt_r[5]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1DD1"
    )
        port map (
      I0 => \tap_cnt_cpt_r[5]_i_5_n_0\,
      I1 => cal1_dlyinc_cpt_r_reg_n_0,
      I2 => \tap_cnt_cpt_r_reg_n_0_[5]\,
      I3 => \tap_cnt_cpt_r[5]_i_6_n_0\,
      O => \p_0_in__0\(5)
    );
\tap_cnt_cpt_r[5]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \tap_cnt_cpt_r_reg_n_0_[3]\,
      I1 => \tap_cnt_cpt_r_reg_n_0_[1]\,
      I2 => \tap_cnt_cpt_r_reg_n_0_[0]\,
      I3 => \tap_cnt_cpt_r_reg_n_0_[2]\,
      I4 => \tap_cnt_cpt_r_reg_n_0_[4]\,
      O => \tap_cnt_cpt_r[5]_i_4_n_0\
    );
\tap_cnt_cpt_r[5]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555555555556"
    )
        port map (
      I0 => \tap_cnt_cpt_r_reg_n_0_[5]\,
      I1 => \tap_cnt_cpt_r_reg_n_0_[4]\,
      I2 => \tap_cnt_cpt_r_reg_n_0_[2]\,
      I3 => \tap_cnt_cpt_r_reg_n_0_[0]\,
      I4 => \tap_cnt_cpt_r_reg_n_0_[1]\,
      I5 => \tap_cnt_cpt_r_reg_n_0_[3]\,
      O => \tap_cnt_cpt_r[5]_i_5_n_0\
    );
\tap_cnt_cpt_r[5]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \tap_cnt_cpt_r_reg_n_0_[3]\,
      I1 => \tap_cnt_cpt_r_reg_n_0_[1]\,
      I2 => \tap_cnt_cpt_r_reg_n_0_[0]\,
      I3 => \tap_cnt_cpt_r_reg_n_0_[2]\,
      I4 => \tap_cnt_cpt_r_reg_n_0_[4]\,
      O => \tap_cnt_cpt_r[5]_i_6_n_0\
    );
\tap_cnt_cpt_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => tap_cnt_cpt_r,
      D => \second_edge_taps_r[0]_i_1_n_0\,
      Q => \tap_cnt_cpt_r_reg_n_0_[0]\,
      R => \tap_cnt_cpt_r_reg[5]_0\(0)
    );
\tap_cnt_cpt_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => tap_cnt_cpt_r,
      D => \tap_cnt_cpt_r[1]_i_1_n_0\,
      Q => \tap_cnt_cpt_r_reg_n_0_[1]\,
      R => \tap_cnt_cpt_r_reg[5]_0\(0)
    );
\tap_cnt_cpt_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => tap_cnt_cpt_r,
      D => \p_0_in__0\(2),
      Q => \tap_cnt_cpt_r_reg_n_0_[2]\,
      R => \tap_cnt_cpt_r_reg[5]_0\(0)
    );
\tap_cnt_cpt_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => tap_cnt_cpt_r,
      D => \p_0_in__0\(3),
      Q => \tap_cnt_cpt_r_reg_n_0_[3]\,
      R => \tap_cnt_cpt_r_reg[5]_0\(0)
    );
\tap_cnt_cpt_r_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => tap_cnt_cpt_r,
      D => \p_0_in__0\(4),
      Q => \tap_cnt_cpt_r_reg_n_0_[4]\,
      R => \tap_cnt_cpt_r_reg[5]_0\(0)
    );
\tap_cnt_cpt_r_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => tap_cnt_cpt_r,
      D => \p_0_in__0\(5),
      Q => \tap_cnt_cpt_r_reg_n_0_[5]\,
      R => \tap_cnt_cpt_r_reg[5]_0\(0)
    );
tap_limit_cpt_r_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000AA80"
    )
        port map (
      I0 => tap_limit_cpt_r_i_2_n_0,
      I1 => \tap_cnt_cpt_r_reg_n_0_[5]\,
      I2 => \tap_cnt_cpt_r[5]_i_6_n_0\,
      I3 => tap_limit_cpt_r,
      I4 => idelay_tap_limit_r_reg_0,
      I5 => \^new_cnt_cpt_r_reg_0\,
      O => tap_limit_cpt_r_i_1_n_0
    );
tap_limit_cpt_r_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFEFFFF"
    )
        port map (
      I0 => \cal1_state_r1_reg_n_0_[5]\,
      I1 => \cal1_state_r1_reg_n_0_[4]\,
      I2 => \cal1_state_r1_reg_n_0_[0]\,
      I3 => \cal1_state_r1_reg_n_0_[1]\,
      I4 => \cal1_state_r1_reg_n_0_[2]\,
      I5 => \cal1_state_r1_reg_n_0_[3]\,
      O => tap_limit_cpt_r_i_2_n_0
    );
tap_limit_cpt_r_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => tap_limit_cpt_r_i_1_n_0,
      Q => tap_limit_cpt_r,
      R => '0'
    );
\wait_cnt_r[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_cnt_r_reg(0),
      O => \wait_cnt_r0__0\(0)
    );
\wait_cnt_r[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => wait_cnt_r_reg(0),
      I1 => wait_cnt_r_reg(1),
      O => \wait_cnt_r[1]_i_1__0_n_0\
    );
\wait_cnt_r[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A9"
    )
        port map (
      I0 => wait_cnt_r_reg(2),
      I1 => wait_cnt_r_reg(1),
      I2 => wait_cnt_r_reg(0),
      O => \wait_cnt_r0__0\(2)
    );
\wait_cnt_r[3]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAA8"
    )
        port map (
      I0 => dqs_po_dec_done_r2,
      I1 => wait_cnt_r_reg(2),
      I2 => wait_cnt_r_reg(3),
      I3 => wait_cnt_r_reg(0),
      I4 => wait_cnt_r_reg(1),
      O => wait_cnt_r0
    );
\wait_cnt_r[3]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA9"
    )
        port map (
      I0 => wait_cnt_r_reg(3),
      I1 => wait_cnt_r_reg(2),
      I2 => wait_cnt_r_reg(0),
      I3 => wait_cnt_r_reg(1),
      O => \wait_cnt_r0__0\(3)
    );
\wait_cnt_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => wait_cnt_r0,
      D => \wait_cnt_r0__0\(0),
      Q => wait_cnt_r_reg(0),
      R => \wait_cnt_r_reg[0]_0\(0)
    );
\wait_cnt_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => wait_cnt_r0,
      D => \wait_cnt_r[1]_i_1__0_n_0\,
      Q => wait_cnt_r_reg(1),
      R => \wait_cnt_r_reg[0]_0\(0)
    );
\wait_cnt_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => wait_cnt_r0,
      D => \wait_cnt_r0__0\(2),
      Q => wait_cnt_r_reg(2),
      R => \wait_cnt_r_reg[0]_0\(0)
    );
\wait_cnt_r_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => CLK,
      CE => wait_cnt_r0,
      D => \wait_cnt_r0__0\(3),
      Q => wait_cnt_r_reg(3),
      S => \wait_cnt_r_reg[0]_0\(0)
    );
\wrdq_div2_2to1_rdlvl_first.phy_wrdata[31]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^rdlvl_stg1_done_int_reg_0\,
      I1 => \wrdq_div2_2to1_rdlvl_first.phy_wrdata_reg[31]\,
      O => rdlvl_stg1_done_int_reg_4
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity mig_7series_nosysclock_mig_7series_v4_2_ddr_phy_tempmon is
  port (
    pi_f_inc_reg_0 : out STD_LOGIC;
    tempmon_pi_f_dec : out STD_LOGIC;
    calib_sel0 : out STD_LOGIC;
    pi_f_inc_reg_1 : out STD_LOGIC;
    CLK : in STD_LOGIC;
    \two_dec_max_limit_reg[0]_0\ : in STD_LOGIC;
    tempmon_sample_en : in STD_LOGIC;
    rstdiv0_sync_r1 : in STD_LOGIC;
    \three_dec_min_limit_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \one_inc_max_limit_reg[11]_0\ : in STD_LOGIC;
    dbg_sel_po_incdec_r : in STD_LOGIC;
    dbg_sel_pi_incdec_r : in STD_LOGIC;
    calib_complete : in STD_LOGIC;
    \calib_sel_reg[1]\ : in STD_LOGIC;
    \tempmon_state_reg[0]_0\ : in STD_LOGIC;
    \device_temp_101_reg[11]_0\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \neutral_min_limit_reg[11]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of mig_7series_nosysclock_mig_7series_v4_2_ddr_phy_tempmon : entity is "mig_7series_v4_2_ddr_phy_tempmon";
end mig_7series_nosysclock_mig_7series_v4_2_ddr_phy_tempmon;

architecture STRUCTURE of mig_7series_nosysclock_mig_7series_v4_2_ddr_phy_tempmon is
  signal device_temp_101 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal device_temp_init : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \device_temp_init[11]_i_2_n_0\ : STD_LOGIC;
  signal \device_temp_init[11]_i_3_n_0\ : STD_LOGIC;
  signal four_dec_min_limit : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \four_dec_min_limit[11]_i_2_n_0\ : STD_LOGIC;
  signal \four_dec_min_limit[11]_i_3_n_0\ : STD_LOGIC;
  signal \four_dec_min_limit[5]_i_2_n_0\ : STD_LOGIC;
  signal \four_dec_min_limit[5]_i_3_n_0\ : STD_LOGIC;
  signal \four_dec_min_limit[5]_i_4_n_0\ : STD_LOGIC;
  signal \four_dec_min_limit[9]_i_2_n_0\ : STD_LOGIC;
  signal \four_dec_min_limit[9]_i_3_n_0\ : STD_LOGIC;
  signal \four_dec_min_limit[9]_i_4_n_0\ : STD_LOGIC;
  signal \four_dec_min_limit[9]_i_5_n_0\ : STD_LOGIC;
  signal four_dec_min_limit_nxt : STD_LOGIC_VECTOR ( 11 downto 2 );
  signal \four_dec_min_limit_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \four_dec_min_limit_reg[5]_i_1_n_0\ : STD_LOGIC;
  signal \four_dec_min_limit_reg[5]_i_1_n_1\ : STD_LOGIC;
  signal \four_dec_min_limit_reg[5]_i_1_n_2\ : STD_LOGIC;
  signal \four_dec_min_limit_reg[5]_i_1_n_3\ : STD_LOGIC;
  signal \four_dec_min_limit_reg[9]_i_1_n_0\ : STD_LOGIC;
  signal \four_dec_min_limit_reg[9]_i_1_n_1\ : STD_LOGIC;
  signal \four_dec_min_limit_reg[9]_i_1_n_2\ : STD_LOGIC;
  signal \four_dec_min_limit_reg[9]_i_1_n_3\ : STD_LOGIC;
  signal four_inc_max_limit : STD_LOGIC_VECTOR ( 11 downto 2 );
  signal \four_inc_max_limit[11]_i_2_n_0\ : STD_LOGIC;
  signal \four_inc_max_limit[11]_i_3_n_0\ : STD_LOGIC;
  signal \four_inc_max_limit[4]_i_2_n_0\ : STD_LOGIC;
  signal \four_inc_max_limit[4]_i_3_n_0\ : STD_LOGIC;
  signal \four_inc_max_limit[4]_i_4_n_0\ : STD_LOGIC;
  signal \four_inc_max_limit[4]_i_5_n_0\ : STD_LOGIC;
  signal \four_inc_max_limit[8]_i_2_n_0\ : STD_LOGIC;
  signal \four_inc_max_limit[8]_i_3_n_0\ : STD_LOGIC;
  signal four_inc_max_limit_nxt : STD_LOGIC_VECTOR ( 11 downto 2 );
  signal \four_inc_max_limit_reg[11]_i_1_n_2\ : STD_LOGIC;
  signal \four_inc_max_limit_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \four_inc_max_limit_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \four_inc_max_limit_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \four_inc_max_limit_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \four_inc_max_limit_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \four_inc_max_limit_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \four_inc_max_limit_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \four_inc_max_limit_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \four_inc_max_limit_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal neutral_max_limit : STD_LOGIC_VECTOR ( 11 downto 1 );
  signal \neutral_max_limit[1]_i_1_n_0\ : STD_LOGIC;
  signal \neutral_max_limit[4]_i_2_n_0\ : STD_LOGIC;
  signal \neutral_max_limit[4]_i_3_n_0\ : STD_LOGIC;
  signal \neutral_max_limit[4]_i_4_n_0\ : STD_LOGIC;
  signal \neutral_max_limit[8]_i_2_n_0\ : STD_LOGIC;
  signal \neutral_max_limit[8]_i_3_n_0\ : STD_LOGIC;
  signal neutral_max_limit_nxt : STD_LOGIC_VECTOR ( 11 downto 2 );
  signal \neutral_max_limit_reg[11]_i_1_n_2\ : STD_LOGIC;
  signal \neutral_max_limit_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \neutral_max_limit_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \neutral_max_limit_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \neutral_max_limit_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \neutral_max_limit_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \neutral_max_limit_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \neutral_max_limit_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \neutral_max_limit_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \neutral_max_limit_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal neutral_min_limit : STD_LOGIC_VECTOR ( 11 downto 2 );
  signal \neutral_min_limit[11]_i_2_n_0\ : STD_LOGIC;
  signal \neutral_min_limit[11]_i_3_n_0\ : STD_LOGIC;
  signal \neutral_min_limit[5]_i_2_n_0\ : STD_LOGIC;
  signal \neutral_min_limit[5]_i_3_n_0\ : STD_LOGIC;
  signal \neutral_min_limit[5]_i_4_n_0\ : STD_LOGIC;
  signal \neutral_min_limit[9]_i_2_n_0\ : STD_LOGIC;
  signal \neutral_min_limit[9]_i_3_n_0\ : STD_LOGIC;
  signal \neutral_min_limit[9]_i_4_n_0\ : STD_LOGIC;
  signal \neutral_min_limit[9]_i_5_n_0\ : STD_LOGIC;
  signal neutral_min_limit_nxt : STD_LOGIC_VECTOR ( 11 downto 2 );
  signal \neutral_min_limit_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \neutral_min_limit_reg[5]_i_1_n_0\ : STD_LOGIC;
  signal \neutral_min_limit_reg[5]_i_1_n_1\ : STD_LOGIC;
  signal \neutral_min_limit_reg[5]_i_1_n_2\ : STD_LOGIC;
  signal \neutral_min_limit_reg[5]_i_1_n_3\ : STD_LOGIC;
  signal \neutral_min_limit_reg[9]_i_1_n_0\ : STD_LOGIC;
  signal \neutral_min_limit_reg[9]_i_1_n_1\ : STD_LOGIC;
  signal \neutral_min_limit_reg[9]_i_1_n_2\ : STD_LOGIC;
  signal \neutral_min_limit_reg[9]_i_1_n_3\ : STD_LOGIC;
  signal one_dec_max_limit : STD_LOGIC_VECTOR ( 11 downto 1 );
  signal \one_dec_max_limit[1]_i_1_n_0\ : STD_LOGIC;
  signal \one_dec_max_limit[4]_i_2_n_0\ : STD_LOGIC;
  signal \one_dec_max_limit[8]_i_2_n_0\ : STD_LOGIC;
  signal \one_dec_max_limit[8]_i_3_n_0\ : STD_LOGIC;
  signal \one_dec_max_limit[8]_i_4_n_0\ : STD_LOGIC;
  signal one_dec_max_limit_nxt : STD_LOGIC_VECTOR ( 11 downto 2 );
  signal \one_dec_max_limit_reg[11]_i_1_n_2\ : STD_LOGIC;
  signal \one_dec_max_limit_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \one_dec_max_limit_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \one_dec_max_limit_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \one_dec_max_limit_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \one_dec_max_limit_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \one_dec_max_limit_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \one_dec_max_limit_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \one_dec_max_limit_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \one_dec_max_limit_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal one_dec_min_limit : STD_LOGIC_VECTOR ( 11 downto 2 );
  signal \one_dec_min_limit[11]_i_2_n_0\ : STD_LOGIC;
  signal \one_dec_min_limit[11]_i_3_n_0\ : STD_LOGIC;
  signal \one_dec_min_limit[5]_i_2_n_0\ : STD_LOGIC;
  signal \one_dec_min_limit[5]_i_3_n_0\ : STD_LOGIC;
  signal \one_dec_min_limit[5]_i_4_n_0\ : STD_LOGIC;
  signal \one_dec_min_limit[9]_i_2_n_0\ : STD_LOGIC;
  signal \one_dec_min_limit[9]_i_3_n_0\ : STD_LOGIC;
  signal \one_dec_min_limit[9]_i_4_n_0\ : STD_LOGIC;
  signal \one_dec_min_limit[9]_i_5_n_0\ : STD_LOGIC;
  signal one_dec_min_limit_nxt : STD_LOGIC_VECTOR ( 11 downto 2 );
  signal \one_dec_min_limit_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \one_dec_min_limit_reg[5]_i_1_n_0\ : STD_LOGIC;
  signal \one_dec_min_limit_reg[5]_i_1_n_1\ : STD_LOGIC;
  signal \one_dec_min_limit_reg[5]_i_1_n_2\ : STD_LOGIC;
  signal \one_dec_min_limit_reg[5]_i_1_n_3\ : STD_LOGIC;
  signal \one_dec_min_limit_reg[9]_i_1_n_0\ : STD_LOGIC;
  signal \one_dec_min_limit_reg[9]_i_1_n_1\ : STD_LOGIC;
  signal \one_dec_min_limit_reg[9]_i_1_n_2\ : STD_LOGIC;
  signal \one_dec_min_limit_reg[9]_i_1_n_3\ : STD_LOGIC;
  signal one_inc_max_limit : STD_LOGIC_VECTOR ( 11 downto 2 );
  signal \one_inc_max_limit[11]_i_2_n_0\ : STD_LOGIC;
  signal \one_inc_max_limit[11]_i_3_n_0\ : STD_LOGIC;
  signal \one_inc_max_limit[11]_i_4_n_0\ : STD_LOGIC;
  signal \one_inc_max_limit[4]_i_2_n_0\ : STD_LOGIC;
  signal \one_inc_max_limit[8]_i_2_n_0\ : STD_LOGIC;
  signal \one_inc_max_limit[8]_i_3_n_0\ : STD_LOGIC;
  signal one_inc_max_limit_nxt : STD_LOGIC_VECTOR ( 11 downto 2 );
  signal \one_inc_max_limit_reg[11]_i_1_n_2\ : STD_LOGIC;
  signal \one_inc_max_limit_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \one_inc_max_limit_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \one_inc_max_limit_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \one_inc_max_limit_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \one_inc_max_limit_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \one_inc_max_limit_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \one_inc_max_limit_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \one_inc_max_limit_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \one_inc_max_limit_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal one_inc_min_limit : STD_LOGIC_VECTOR ( 11 downto 2 );
  signal \one_inc_min_limit[11]_i_2_n_0\ : STD_LOGIC;
  signal \one_inc_min_limit[11]_i_3_n_0\ : STD_LOGIC;
  signal \one_inc_min_limit[5]_i_2_n_0\ : STD_LOGIC;
  signal \one_inc_min_limit[5]_i_3_n_0\ : STD_LOGIC;
  signal \one_inc_min_limit[5]_i_4_n_0\ : STD_LOGIC;
  signal \one_inc_min_limit[9]_i_2_n_0\ : STD_LOGIC;
  signal \one_inc_min_limit[9]_i_3_n_0\ : STD_LOGIC;
  signal \one_inc_min_limit[9]_i_4_n_0\ : STD_LOGIC;
  signal \one_inc_min_limit[9]_i_5_n_0\ : STD_LOGIC;
  signal one_inc_min_limit_nxt : STD_LOGIC_VECTOR ( 11 downto 2 );
  signal \one_inc_min_limit_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \one_inc_min_limit_reg[5]_i_1_n_0\ : STD_LOGIC;
  signal \one_inc_min_limit_reg[5]_i_1_n_1\ : STD_LOGIC;
  signal \one_inc_min_limit_reg[5]_i_1_n_2\ : STD_LOGIC;
  signal \one_inc_min_limit_reg[5]_i_1_n_3\ : STD_LOGIC;
  signal \one_inc_min_limit_reg[9]_i_1_n_0\ : STD_LOGIC;
  signal \one_inc_min_limit_reg[9]_i_1_n_1\ : STD_LOGIC;
  signal \one_inc_min_limit_reg[9]_i_1_n_2\ : STD_LOGIC;
  signal \one_inc_min_limit_reg[9]_i_1_n_3\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal pi_f_dec_i_2_n_0 : STD_LOGIC;
  signal pi_f_dec_nxt : STD_LOGIC;
  signal pi_f_inc_i_2_n_0 : STD_LOGIC;
  signal pi_f_inc_i_3_n_0 : STD_LOGIC;
  signal pi_f_inc_i_4_n_0 : STD_LOGIC;
  signal pi_f_inc_i_5_n_0 : STD_LOGIC;
  signal pi_f_inc_i_6_n_0 : STD_LOGIC;
  signal pi_f_inc_i_7_n_0 : STD_LOGIC;
  signal pi_f_inc_nxt : STD_LOGIC;
  signal \^pi_f_inc_reg_0\ : STD_LOGIC;
  signal temp_cmp_four_dec_min_101 : STD_LOGIC;
  signal temp_cmp_four_dec_min_102 : STD_LOGIC;
  signal temp_cmp_four_dec_min_102_i_10_n_0 : STD_LOGIC;
  signal temp_cmp_four_dec_min_102_i_11_n_0 : STD_LOGIC;
  signal temp_cmp_four_dec_min_102_i_12_n_0 : STD_LOGIC;
  signal temp_cmp_four_dec_min_102_i_13_n_0 : STD_LOGIC;
  signal temp_cmp_four_dec_min_102_i_14_n_0 : STD_LOGIC;
  signal temp_cmp_four_dec_min_102_i_3_n_0 : STD_LOGIC;
  signal temp_cmp_four_dec_min_102_i_4_n_0 : STD_LOGIC;
  signal temp_cmp_four_dec_min_102_i_5_n_0 : STD_LOGIC;
  signal temp_cmp_four_dec_min_102_i_6_n_0 : STD_LOGIC;
  signal temp_cmp_four_dec_min_102_i_7_n_0 : STD_LOGIC;
  signal temp_cmp_four_dec_min_102_i_8_n_0 : STD_LOGIC;
  signal temp_cmp_four_dec_min_102_i_9_n_0 : STD_LOGIC;
  signal temp_cmp_four_dec_min_102_reg_i_1_n_3 : STD_LOGIC;
  signal temp_cmp_four_dec_min_102_reg_i_2_n_0 : STD_LOGIC;
  signal temp_cmp_four_dec_min_102_reg_i_2_n_1 : STD_LOGIC;
  signal temp_cmp_four_dec_min_102_reg_i_2_n_2 : STD_LOGIC;
  signal temp_cmp_four_dec_min_102_reg_i_2_n_3 : STD_LOGIC;
  signal temp_cmp_four_inc_max_101 : STD_LOGIC;
  signal temp_cmp_four_inc_max_102 : STD_LOGIC;
  signal temp_cmp_four_inc_max_102_i_10_n_0 : STD_LOGIC;
  signal temp_cmp_four_inc_max_102_i_11_n_0 : STD_LOGIC;
  signal temp_cmp_four_inc_max_102_i_12_n_0 : STD_LOGIC;
  signal temp_cmp_four_inc_max_102_i_13_n_0 : STD_LOGIC;
  signal temp_cmp_four_inc_max_102_i_14_n_0 : STD_LOGIC;
  signal temp_cmp_four_inc_max_102_i_3_n_0 : STD_LOGIC;
  signal temp_cmp_four_inc_max_102_i_4_n_0 : STD_LOGIC;
  signal temp_cmp_four_inc_max_102_i_5_n_0 : STD_LOGIC;
  signal temp_cmp_four_inc_max_102_i_6_n_0 : STD_LOGIC;
  signal temp_cmp_four_inc_max_102_i_7_n_0 : STD_LOGIC;
  signal temp_cmp_four_inc_max_102_i_8_n_0 : STD_LOGIC;
  signal temp_cmp_four_inc_max_102_i_9_n_0 : STD_LOGIC;
  signal temp_cmp_four_inc_max_102_reg_i_1_n_3 : STD_LOGIC;
  signal temp_cmp_four_inc_max_102_reg_i_2_n_0 : STD_LOGIC;
  signal temp_cmp_four_inc_max_102_reg_i_2_n_1 : STD_LOGIC;
  signal temp_cmp_four_inc_max_102_reg_i_2_n_2 : STD_LOGIC;
  signal temp_cmp_four_inc_max_102_reg_i_2_n_3 : STD_LOGIC;
  signal temp_cmp_neutral_max_101 : STD_LOGIC;
  signal temp_cmp_neutral_max_102 : STD_LOGIC;
  signal temp_cmp_neutral_max_102_i_10_n_0 : STD_LOGIC;
  signal temp_cmp_neutral_max_102_i_11_n_0 : STD_LOGIC;
  signal temp_cmp_neutral_max_102_i_12_n_0 : STD_LOGIC;
  signal temp_cmp_neutral_max_102_i_13_n_0 : STD_LOGIC;
  signal temp_cmp_neutral_max_102_i_14_n_0 : STD_LOGIC;
  signal temp_cmp_neutral_max_102_i_3_n_0 : STD_LOGIC;
  signal temp_cmp_neutral_max_102_i_4_n_0 : STD_LOGIC;
  signal temp_cmp_neutral_max_102_i_5_n_0 : STD_LOGIC;
  signal temp_cmp_neutral_max_102_i_6_n_0 : STD_LOGIC;
  signal temp_cmp_neutral_max_102_i_7_n_0 : STD_LOGIC;
  signal temp_cmp_neutral_max_102_i_8_n_0 : STD_LOGIC;
  signal temp_cmp_neutral_max_102_i_9_n_0 : STD_LOGIC;
  signal temp_cmp_neutral_max_102_reg_i_1_n_3 : STD_LOGIC;
  signal temp_cmp_neutral_max_102_reg_i_2_n_0 : STD_LOGIC;
  signal temp_cmp_neutral_max_102_reg_i_2_n_1 : STD_LOGIC;
  signal temp_cmp_neutral_max_102_reg_i_2_n_2 : STD_LOGIC;
  signal temp_cmp_neutral_max_102_reg_i_2_n_3 : STD_LOGIC;
  signal temp_cmp_neutral_min_101 : STD_LOGIC;
  signal temp_cmp_neutral_min_102 : STD_LOGIC;
  signal temp_cmp_neutral_min_102_i_10_n_0 : STD_LOGIC;
  signal temp_cmp_neutral_min_102_i_11_n_0 : STD_LOGIC;
  signal temp_cmp_neutral_min_102_i_12_n_0 : STD_LOGIC;
  signal temp_cmp_neutral_min_102_i_13_n_0 : STD_LOGIC;
  signal temp_cmp_neutral_min_102_i_14_n_0 : STD_LOGIC;
  signal temp_cmp_neutral_min_102_i_3_n_0 : STD_LOGIC;
  signal temp_cmp_neutral_min_102_i_4_n_0 : STD_LOGIC;
  signal temp_cmp_neutral_min_102_i_5_n_0 : STD_LOGIC;
  signal temp_cmp_neutral_min_102_i_6_n_0 : STD_LOGIC;
  signal temp_cmp_neutral_min_102_i_7_n_0 : STD_LOGIC;
  signal temp_cmp_neutral_min_102_i_8_n_0 : STD_LOGIC;
  signal temp_cmp_neutral_min_102_i_9_n_0 : STD_LOGIC;
  signal temp_cmp_neutral_min_102_reg_i_1_n_3 : STD_LOGIC;
  signal temp_cmp_neutral_min_102_reg_i_2_n_0 : STD_LOGIC;
  signal temp_cmp_neutral_min_102_reg_i_2_n_1 : STD_LOGIC;
  signal temp_cmp_neutral_min_102_reg_i_2_n_2 : STD_LOGIC;
  signal temp_cmp_neutral_min_102_reg_i_2_n_3 : STD_LOGIC;
  signal temp_cmp_one_dec_max_101 : STD_LOGIC;
  signal temp_cmp_one_dec_max_102 : STD_LOGIC;
  signal temp_cmp_one_dec_max_102_i_10_n_0 : STD_LOGIC;
  signal temp_cmp_one_dec_max_102_i_11_n_0 : STD_LOGIC;
  signal temp_cmp_one_dec_max_102_i_12_n_0 : STD_LOGIC;
  signal temp_cmp_one_dec_max_102_i_13_n_0 : STD_LOGIC;
  signal temp_cmp_one_dec_max_102_i_14_n_0 : STD_LOGIC;
  signal temp_cmp_one_dec_max_102_i_3_n_0 : STD_LOGIC;
  signal temp_cmp_one_dec_max_102_i_4_n_0 : STD_LOGIC;
  signal temp_cmp_one_dec_max_102_i_5_n_0 : STD_LOGIC;
  signal temp_cmp_one_dec_max_102_i_6_n_0 : STD_LOGIC;
  signal temp_cmp_one_dec_max_102_i_7_n_0 : STD_LOGIC;
  signal temp_cmp_one_dec_max_102_i_8_n_0 : STD_LOGIC;
  signal temp_cmp_one_dec_max_102_i_9_n_0 : STD_LOGIC;
  signal temp_cmp_one_dec_max_102_reg_i_1_n_3 : STD_LOGIC;
  signal temp_cmp_one_dec_max_102_reg_i_2_n_0 : STD_LOGIC;
  signal temp_cmp_one_dec_max_102_reg_i_2_n_1 : STD_LOGIC;
  signal temp_cmp_one_dec_max_102_reg_i_2_n_2 : STD_LOGIC;
  signal temp_cmp_one_dec_max_102_reg_i_2_n_3 : STD_LOGIC;
  signal temp_cmp_one_dec_min_101 : STD_LOGIC;
  signal temp_cmp_one_dec_min_102 : STD_LOGIC;
  signal temp_cmp_one_dec_min_102_i_10_n_0 : STD_LOGIC;
  signal temp_cmp_one_dec_min_102_i_11_n_0 : STD_LOGIC;
  signal temp_cmp_one_dec_min_102_i_12_n_0 : STD_LOGIC;
  signal temp_cmp_one_dec_min_102_i_13_n_0 : STD_LOGIC;
  signal temp_cmp_one_dec_min_102_i_14_n_0 : STD_LOGIC;
  signal temp_cmp_one_dec_min_102_i_3_n_0 : STD_LOGIC;
  signal temp_cmp_one_dec_min_102_i_4_n_0 : STD_LOGIC;
  signal temp_cmp_one_dec_min_102_i_5_n_0 : STD_LOGIC;
  signal temp_cmp_one_dec_min_102_i_6_n_0 : STD_LOGIC;
  signal temp_cmp_one_dec_min_102_i_7_n_0 : STD_LOGIC;
  signal temp_cmp_one_dec_min_102_i_8_n_0 : STD_LOGIC;
  signal temp_cmp_one_dec_min_102_i_9_n_0 : STD_LOGIC;
  signal temp_cmp_one_dec_min_102_reg_i_1_n_3 : STD_LOGIC;
  signal temp_cmp_one_dec_min_102_reg_i_2_n_0 : STD_LOGIC;
  signal temp_cmp_one_dec_min_102_reg_i_2_n_1 : STD_LOGIC;
  signal temp_cmp_one_dec_min_102_reg_i_2_n_2 : STD_LOGIC;
  signal temp_cmp_one_dec_min_102_reg_i_2_n_3 : STD_LOGIC;
  signal temp_cmp_one_inc_max_101 : STD_LOGIC;
  signal temp_cmp_one_inc_max_102 : STD_LOGIC;
  signal temp_cmp_one_inc_max_102_i_10_n_0 : STD_LOGIC;
  signal temp_cmp_one_inc_max_102_i_11_n_0 : STD_LOGIC;
  signal temp_cmp_one_inc_max_102_i_12_n_0 : STD_LOGIC;
  signal temp_cmp_one_inc_max_102_i_13_n_0 : STD_LOGIC;
  signal temp_cmp_one_inc_max_102_i_14_n_0 : STD_LOGIC;
  signal temp_cmp_one_inc_max_102_i_3_n_0 : STD_LOGIC;
  signal temp_cmp_one_inc_max_102_i_4_n_0 : STD_LOGIC;
  signal temp_cmp_one_inc_max_102_i_5_n_0 : STD_LOGIC;
  signal temp_cmp_one_inc_max_102_i_6_n_0 : STD_LOGIC;
  signal temp_cmp_one_inc_max_102_i_7_n_0 : STD_LOGIC;
  signal temp_cmp_one_inc_max_102_i_8_n_0 : STD_LOGIC;
  signal temp_cmp_one_inc_max_102_i_9_n_0 : STD_LOGIC;
  signal temp_cmp_one_inc_max_102_reg_i_1_n_3 : STD_LOGIC;
  signal temp_cmp_one_inc_max_102_reg_i_2_n_0 : STD_LOGIC;
  signal temp_cmp_one_inc_max_102_reg_i_2_n_1 : STD_LOGIC;
  signal temp_cmp_one_inc_max_102_reg_i_2_n_2 : STD_LOGIC;
  signal temp_cmp_one_inc_max_102_reg_i_2_n_3 : STD_LOGIC;
  signal temp_cmp_one_inc_min_101 : STD_LOGIC;
  signal temp_cmp_one_inc_min_102 : STD_LOGIC;
  signal temp_cmp_one_inc_min_102_i_10_n_0 : STD_LOGIC;
  signal temp_cmp_one_inc_min_102_i_11_n_0 : STD_LOGIC;
  signal temp_cmp_one_inc_min_102_i_12_n_0 : STD_LOGIC;
  signal temp_cmp_one_inc_min_102_i_13_n_0 : STD_LOGIC;
  signal temp_cmp_one_inc_min_102_i_14_n_0 : STD_LOGIC;
  signal temp_cmp_one_inc_min_102_i_3_n_0 : STD_LOGIC;
  signal temp_cmp_one_inc_min_102_i_4_n_0 : STD_LOGIC;
  signal temp_cmp_one_inc_min_102_i_5_n_0 : STD_LOGIC;
  signal temp_cmp_one_inc_min_102_i_6_n_0 : STD_LOGIC;
  signal temp_cmp_one_inc_min_102_i_7_n_0 : STD_LOGIC;
  signal temp_cmp_one_inc_min_102_i_8_n_0 : STD_LOGIC;
  signal temp_cmp_one_inc_min_102_i_9_n_0 : STD_LOGIC;
  signal temp_cmp_one_inc_min_102_reg_i_1_n_3 : STD_LOGIC;
  signal temp_cmp_one_inc_min_102_reg_i_2_n_0 : STD_LOGIC;
  signal temp_cmp_one_inc_min_102_reg_i_2_n_1 : STD_LOGIC;
  signal temp_cmp_one_inc_min_102_reg_i_2_n_2 : STD_LOGIC;
  signal temp_cmp_one_inc_min_102_reg_i_2_n_3 : STD_LOGIC;
  signal temp_cmp_three_dec_max_101 : STD_LOGIC;
  signal temp_cmp_three_dec_max_102 : STD_LOGIC;
  signal temp_cmp_three_dec_max_102_i_10_n_0 : STD_LOGIC;
  signal temp_cmp_three_dec_max_102_i_11_n_0 : STD_LOGIC;
  signal temp_cmp_three_dec_max_102_i_12_n_0 : STD_LOGIC;
  signal temp_cmp_three_dec_max_102_i_13_n_0 : STD_LOGIC;
  signal temp_cmp_three_dec_max_102_i_14_n_0 : STD_LOGIC;
  signal temp_cmp_three_dec_max_102_i_3_n_0 : STD_LOGIC;
  signal temp_cmp_three_dec_max_102_i_4_n_0 : STD_LOGIC;
  signal temp_cmp_three_dec_max_102_i_5_n_0 : STD_LOGIC;
  signal temp_cmp_three_dec_max_102_i_6_n_0 : STD_LOGIC;
  signal temp_cmp_three_dec_max_102_i_7_n_0 : STD_LOGIC;
  signal temp_cmp_three_dec_max_102_i_8_n_0 : STD_LOGIC;
  signal temp_cmp_three_dec_max_102_i_9_n_0 : STD_LOGIC;
  signal temp_cmp_three_dec_max_102_reg_i_1_n_3 : STD_LOGIC;
  signal temp_cmp_three_dec_max_102_reg_i_2_n_0 : STD_LOGIC;
  signal temp_cmp_three_dec_max_102_reg_i_2_n_1 : STD_LOGIC;
  signal temp_cmp_three_dec_max_102_reg_i_2_n_2 : STD_LOGIC;
  signal temp_cmp_three_dec_max_102_reg_i_2_n_3 : STD_LOGIC;
  signal temp_cmp_three_dec_min_101 : STD_LOGIC;
  signal temp_cmp_three_dec_min_102 : STD_LOGIC;
  signal temp_cmp_three_dec_min_102_i_10_n_0 : STD_LOGIC;
  signal temp_cmp_three_dec_min_102_i_11_n_0 : STD_LOGIC;
  signal temp_cmp_three_dec_min_102_i_12_n_0 : STD_LOGIC;
  signal temp_cmp_three_dec_min_102_i_13_n_0 : STD_LOGIC;
  signal temp_cmp_three_dec_min_102_i_14_n_0 : STD_LOGIC;
  signal temp_cmp_three_dec_min_102_i_3_n_0 : STD_LOGIC;
  signal temp_cmp_three_dec_min_102_i_4_n_0 : STD_LOGIC;
  signal temp_cmp_three_dec_min_102_i_5_n_0 : STD_LOGIC;
  signal temp_cmp_three_dec_min_102_i_6_n_0 : STD_LOGIC;
  signal temp_cmp_three_dec_min_102_i_7_n_0 : STD_LOGIC;
  signal temp_cmp_three_dec_min_102_i_8_n_0 : STD_LOGIC;
  signal temp_cmp_three_dec_min_102_i_9_n_0 : STD_LOGIC;
  signal temp_cmp_three_dec_min_102_reg_i_1_n_3 : STD_LOGIC;
  signal temp_cmp_three_dec_min_102_reg_i_2_n_0 : STD_LOGIC;
  signal temp_cmp_three_dec_min_102_reg_i_2_n_1 : STD_LOGIC;
  signal temp_cmp_three_dec_min_102_reg_i_2_n_2 : STD_LOGIC;
  signal temp_cmp_three_dec_min_102_reg_i_2_n_3 : STD_LOGIC;
  signal temp_cmp_three_inc_max_101 : STD_LOGIC;
  signal temp_cmp_three_inc_max_102 : STD_LOGIC;
  signal temp_cmp_three_inc_max_102_i_10_n_0 : STD_LOGIC;
  signal temp_cmp_three_inc_max_102_i_11_n_0 : STD_LOGIC;
  signal temp_cmp_three_inc_max_102_i_12_n_0 : STD_LOGIC;
  signal temp_cmp_three_inc_max_102_i_13_n_0 : STD_LOGIC;
  signal temp_cmp_three_inc_max_102_i_14_n_0 : STD_LOGIC;
  signal temp_cmp_three_inc_max_102_i_3_n_0 : STD_LOGIC;
  signal temp_cmp_three_inc_max_102_i_4_n_0 : STD_LOGIC;
  signal temp_cmp_three_inc_max_102_i_5_n_0 : STD_LOGIC;
  signal temp_cmp_three_inc_max_102_i_6_n_0 : STD_LOGIC;
  signal temp_cmp_three_inc_max_102_i_7_n_0 : STD_LOGIC;
  signal temp_cmp_three_inc_max_102_i_8_n_0 : STD_LOGIC;
  signal temp_cmp_three_inc_max_102_i_9_n_0 : STD_LOGIC;
  signal temp_cmp_three_inc_max_102_reg_i_1_n_3 : STD_LOGIC;
  signal temp_cmp_three_inc_max_102_reg_i_2_n_0 : STD_LOGIC;
  signal temp_cmp_three_inc_max_102_reg_i_2_n_1 : STD_LOGIC;
  signal temp_cmp_three_inc_max_102_reg_i_2_n_2 : STD_LOGIC;
  signal temp_cmp_three_inc_max_102_reg_i_2_n_3 : STD_LOGIC;
  signal temp_cmp_three_inc_min_101 : STD_LOGIC;
  signal temp_cmp_three_inc_min_102 : STD_LOGIC;
  signal temp_cmp_three_inc_min_102_i_10_n_0 : STD_LOGIC;
  signal temp_cmp_three_inc_min_102_i_11_n_0 : STD_LOGIC;
  signal temp_cmp_three_inc_min_102_i_12_n_0 : STD_LOGIC;
  signal temp_cmp_three_inc_min_102_i_13_n_0 : STD_LOGIC;
  signal temp_cmp_three_inc_min_102_i_14_n_0 : STD_LOGIC;
  signal temp_cmp_three_inc_min_102_i_3_n_0 : STD_LOGIC;
  signal temp_cmp_three_inc_min_102_i_4_n_0 : STD_LOGIC;
  signal temp_cmp_three_inc_min_102_i_5_n_0 : STD_LOGIC;
  signal temp_cmp_three_inc_min_102_i_6_n_0 : STD_LOGIC;
  signal temp_cmp_three_inc_min_102_i_7_n_0 : STD_LOGIC;
  signal temp_cmp_three_inc_min_102_i_8_n_0 : STD_LOGIC;
  signal temp_cmp_three_inc_min_102_i_9_n_0 : STD_LOGIC;
  signal temp_cmp_three_inc_min_102_reg_i_1_n_3 : STD_LOGIC;
  signal temp_cmp_three_inc_min_102_reg_i_2_n_0 : STD_LOGIC;
  signal temp_cmp_three_inc_min_102_reg_i_2_n_1 : STD_LOGIC;
  signal temp_cmp_three_inc_min_102_reg_i_2_n_2 : STD_LOGIC;
  signal temp_cmp_three_inc_min_102_reg_i_2_n_3 : STD_LOGIC;
  signal temp_cmp_two_dec_max_101 : STD_LOGIC;
  signal temp_cmp_two_dec_max_102 : STD_LOGIC;
  signal temp_cmp_two_dec_max_102_i_10_n_0 : STD_LOGIC;
  signal temp_cmp_two_dec_max_102_i_11_n_0 : STD_LOGIC;
  signal temp_cmp_two_dec_max_102_i_12_n_0 : STD_LOGIC;
  signal temp_cmp_two_dec_max_102_i_13_n_0 : STD_LOGIC;
  signal temp_cmp_two_dec_max_102_i_14_n_0 : STD_LOGIC;
  signal temp_cmp_two_dec_max_102_i_3_n_0 : STD_LOGIC;
  signal temp_cmp_two_dec_max_102_i_4_n_0 : STD_LOGIC;
  signal temp_cmp_two_dec_max_102_i_5_n_0 : STD_LOGIC;
  signal temp_cmp_two_dec_max_102_i_6_n_0 : STD_LOGIC;
  signal temp_cmp_two_dec_max_102_i_7_n_0 : STD_LOGIC;
  signal temp_cmp_two_dec_max_102_i_8_n_0 : STD_LOGIC;
  signal temp_cmp_two_dec_max_102_i_9_n_0 : STD_LOGIC;
  signal temp_cmp_two_dec_max_102_reg_i_1_n_3 : STD_LOGIC;
  signal temp_cmp_two_dec_max_102_reg_i_2_n_0 : STD_LOGIC;
  signal temp_cmp_two_dec_max_102_reg_i_2_n_1 : STD_LOGIC;
  signal temp_cmp_two_dec_max_102_reg_i_2_n_2 : STD_LOGIC;
  signal temp_cmp_two_dec_max_102_reg_i_2_n_3 : STD_LOGIC;
  signal temp_cmp_two_dec_min_101 : STD_LOGIC;
  signal temp_cmp_two_dec_min_102 : STD_LOGIC;
  signal temp_cmp_two_dec_min_102_i_10_n_0 : STD_LOGIC;
  signal temp_cmp_two_dec_min_102_i_11_n_0 : STD_LOGIC;
  signal temp_cmp_two_dec_min_102_i_12_n_0 : STD_LOGIC;
  signal temp_cmp_two_dec_min_102_i_13_n_0 : STD_LOGIC;
  signal temp_cmp_two_dec_min_102_i_14_n_0 : STD_LOGIC;
  signal temp_cmp_two_dec_min_102_i_3_n_0 : STD_LOGIC;
  signal temp_cmp_two_dec_min_102_i_4_n_0 : STD_LOGIC;
  signal temp_cmp_two_dec_min_102_i_5_n_0 : STD_LOGIC;
  signal temp_cmp_two_dec_min_102_i_6_n_0 : STD_LOGIC;
  signal temp_cmp_two_dec_min_102_i_7_n_0 : STD_LOGIC;
  signal temp_cmp_two_dec_min_102_i_8_n_0 : STD_LOGIC;
  signal temp_cmp_two_dec_min_102_i_9_n_0 : STD_LOGIC;
  signal temp_cmp_two_dec_min_102_reg_i_1_n_3 : STD_LOGIC;
  signal temp_cmp_two_dec_min_102_reg_i_2_n_0 : STD_LOGIC;
  signal temp_cmp_two_dec_min_102_reg_i_2_n_1 : STD_LOGIC;
  signal temp_cmp_two_dec_min_102_reg_i_2_n_2 : STD_LOGIC;
  signal temp_cmp_two_dec_min_102_reg_i_2_n_3 : STD_LOGIC;
  signal temp_cmp_two_inc_max_101 : STD_LOGIC;
  signal temp_cmp_two_inc_max_102 : STD_LOGIC;
  signal temp_cmp_two_inc_max_102_i_10_n_0 : STD_LOGIC;
  signal temp_cmp_two_inc_max_102_i_11_n_0 : STD_LOGIC;
  signal temp_cmp_two_inc_max_102_i_12_n_0 : STD_LOGIC;
  signal temp_cmp_two_inc_max_102_i_13_n_0 : STD_LOGIC;
  signal temp_cmp_two_inc_max_102_i_14_n_0 : STD_LOGIC;
  signal temp_cmp_two_inc_max_102_i_3_n_0 : STD_LOGIC;
  signal temp_cmp_two_inc_max_102_i_4_n_0 : STD_LOGIC;
  signal temp_cmp_two_inc_max_102_i_5_n_0 : STD_LOGIC;
  signal temp_cmp_two_inc_max_102_i_6_n_0 : STD_LOGIC;
  signal temp_cmp_two_inc_max_102_i_7_n_0 : STD_LOGIC;
  signal temp_cmp_two_inc_max_102_i_8_n_0 : STD_LOGIC;
  signal temp_cmp_two_inc_max_102_i_9_n_0 : STD_LOGIC;
  signal temp_cmp_two_inc_max_102_reg_i_1_n_3 : STD_LOGIC;
  signal temp_cmp_two_inc_max_102_reg_i_2_n_0 : STD_LOGIC;
  signal temp_cmp_two_inc_max_102_reg_i_2_n_1 : STD_LOGIC;
  signal temp_cmp_two_inc_max_102_reg_i_2_n_2 : STD_LOGIC;
  signal temp_cmp_two_inc_max_102_reg_i_2_n_3 : STD_LOGIC;
  signal temp_cmp_two_inc_min_101 : STD_LOGIC;
  signal temp_cmp_two_inc_min_102 : STD_LOGIC;
  signal temp_cmp_two_inc_min_102_i_10_n_0 : STD_LOGIC;
  signal temp_cmp_two_inc_min_102_i_11_n_0 : STD_LOGIC;
  signal temp_cmp_two_inc_min_102_i_12_n_0 : STD_LOGIC;
  signal temp_cmp_two_inc_min_102_i_13_n_0 : STD_LOGIC;
  signal temp_cmp_two_inc_min_102_i_14_n_0 : STD_LOGIC;
  signal temp_cmp_two_inc_min_102_i_3_n_0 : STD_LOGIC;
  signal temp_cmp_two_inc_min_102_i_4_n_0 : STD_LOGIC;
  signal temp_cmp_two_inc_min_102_i_5_n_0 : STD_LOGIC;
  signal temp_cmp_two_inc_min_102_i_6_n_0 : STD_LOGIC;
  signal temp_cmp_two_inc_min_102_i_7_n_0 : STD_LOGIC;
  signal temp_cmp_two_inc_min_102_i_8_n_0 : STD_LOGIC;
  signal temp_cmp_two_inc_min_102_i_9_n_0 : STD_LOGIC;
  signal temp_cmp_two_inc_min_102_reg_i_1_n_3 : STD_LOGIC;
  signal temp_cmp_two_inc_min_102_reg_i_2_n_0 : STD_LOGIC;
  signal temp_cmp_two_inc_min_102_reg_i_2_n_1 : STD_LOGIC;
  signal temp_cmp_two_inc_min_102_reg_i_2_n_2 : STD_LOGIC;
  signal temp_cmp_two_inc_min_102_reg_i_2_n_3 : STD_LOGIC;
  signal tempmon_init_complete : STD_LOGIC;
  signal \^tempmon_pi_f_dec\ : STD_LOGIC;
  signal tempmon_sample_en_101 : STD_LOGIC;
  signal tempmon_sample_en_102 : STD_LOGIC;
  signal tempmon_state : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \tempmon_state[10]_i_10_n_0\ : STD_LOGIC;
  signal \tempmon_state[10]_i_11_n_0\ : STD_LOGIC;
  signal \tempmon_state[10]_i_12_n_0\ : STD_LOGIC;
  signal \tempmon_state[10]_i_13_n_0\ : STD_LOGIC;
  signal \tempmon_state[10]_i_14_n_0\ : STD_LOGIC;
  signal \tempmon_state[10]_i_15_n_0\ : STD_LOGIC;
  signal \tempmon_state[10]_i_1_n_0\ : STD_LOGIC;
  signal \tempmon_state[10]_i_3_n_0\ : STD_LOGIC;
  signal \tempmon_state[10]_i_4_n_0\ : STD_LOGIC;
  signal \tempmon_state[10]_i_5_n_0\ : STD_LOGIC;
  signal \tempmon_state[10]_i_6_n_0\ : STD_LOGIC;
  signal \tempmon_state[10]_i_7_n_0\ : STD_LOGIC;
  signal \tempmon_state[10]_i_8_n_0\ : STD_LOGIC;
  signal \tempmon_state[10]_i_9_n_0\ : STD_LOGIC;
  signal \tempmon_state[6]_i_2_n_0\ : STD_LOGIC;
  signal tempmon_state_init : STD_LOGIC;
  signal tempmon_state_nxt : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal three_dec_max_limit : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \three_dec_max_limit[0]_i_1_n_0\ : STD_LOGIC;
  signal \three_dec_max_limit[10]_i_1_n_0\ : STD_LOGIC;
  signal \three_dec_max_limit[11]_i_1_n_0\ : STD_LOGIC;
  signal \three_dec_max_limit[11]_i_3_n_0\ : STD_LOGIC;
  signal \three_dec_max_limit[1]_i_1_n_0\ : STD_LOGIC;
  signal \three_dec_max_limit[2]_i_1_n_0\ : STD_LOGIC;
  signal \three_dec_max_limit[3]_i_1_n_0\ : STD_LOGIC;
  signal \three_dec_max_limit[4]_i_1_n_0\ : STD_LOGIC;
  signal \three_dec_max_limit[5]_i_1_n_0\ : STD_LOGIC;
  signal \three_dec_max_limit[6]_i_1_n_0\ : STD_LOGIC;
  signal \three_dec_max_limit[7]_i_1_n_0\ : STD_LOGIC;
  signal \three_dec_max_limit[8]_i_1_n_0\ : STD_LOGIC;
  signal \three_dec_max_limit[8]_i_3_n_0\ : STD_LOGIC;
  signal \three_dec_max_limit[8]_i_4_n_0\ : STD_LOGIC;
  signal \three_dec_max_limit[9]_i_1_n_0\ : STD_LOGIC;
  signal \three_dec_max_limit_reg[11]_i_2_n_2\ : STD_LOGIC;
  signal \three_dec_max_limit_reg[11]_i_2_n_3\ : STD_LOGIC;
  signal \three_dec_max_limit_reg[11]_i_2_n_5\ : STD_LOGIC;
  signal \three_dec_max_limit_reg[11]_i_2_n_6\ : STD_LOGIC;
  signal \three_dec_max_limit_reg[11]_i_2_n_7\ : STD_LOGIC;
  signal \three_dec_max_limit_reg[4]_i_2_n_0\ : STD_LOGIC;
  signal \three_dec_max_limit_reg[4]_i_2_n_1\ : STD_LOGIC;
  signal \three_dec_max_limit_reg[4]_i_2_n_2\ : STD_LOGIC;
  signal \three_dec_max_limit_reg[4]_i_2_n_3\ : STD_LOGIC;
  signal \three_dec_max_limit_reg[4]_i_2_n_4\ : STD_LOGIC;
  signal \three_dec_max_limit_reg[4]_i_2_n_5\ : STD_LOGIC;
  signal \three_dec_max_limit_reg[4]_i_2_n_6\ : STD_LOGIC;
  signal \three_dec_max_limit_reg[8]_i_2_n_0\ : STD_LOGIC;
  signal \three_dec_max_limit_reg[8]_i_2_n_1\ : STD_LOGIC;
  signal \three_dec_max_limit_reg[8]_i_2_n_2\ : STD_LOGIC;
  signal \three_dec_max_limit_reg[8]_i_2_n_3\ : STD_LOGIC;
  signal \three_dec_max_limit_reg[8]_i_2_n_4\ : STD_LOGIC;
  signal \three_dec_max_limit_reg[8]_i_2_n_5\ : STD_LOGIC;
  signal \three_dec_max_limit_reg[8]_i_2_n_6\ : STD_LOGIC;
  signal \three_dec_max_limit_reg[8]_i_2_n_7\ : STD_LOGIC;
  signal three_dec_min_limit : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \three_dec_min_limit[11]_i_2_n_0\ : STD_LOGIC;
  signal \three_dec_min_limit[11]_i_3_n_0\ : STD_LOGIC;
  signal \three_dec_min_limit[5]_i_2_n_0\ : STD_LOGIC;
  signal \three_dec_min_limit[5]_i_3_n_0\ : STD_LOGIC;
  signal \three_dec_min_limit[5]_i_4_n_0\ : STD_LOGIC;
  signal \three_dec_min_limit[9]_i_2_n_0\ : STD_LOGIC;
  signal \three_dec_min_limit[9]_i_3_n_0\ : STD_LOGIC;
  signal \three_dec_min_limit[9]_i_4_n_0\ : STD_LOGIC;
  signal \three_dec_min_limit[9]_i_5_n_0\ : STD_LOGIC;
  signal three_dec_min_limit_nxt : STD_LOGIC_VECTOR ( 11 downto 2 );
  signal \three_dec_min_limit_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \three_dec_min_limit_reg[5]_i_1_n_0\ : STD_LOGIC;
  signal \three_dec_min_limit_reg[5]_i_1_n_1\ : STD_LOGIC;
  signal \three_dec_min_limit_reg[5]_i_1_n_2\ : STD_LOGIC;
  signal \three_dec_min_limit_reg[5]_i_1_n_3\ : STD_LOGIC;
  signal \three_dec_min_limit_reg[9]_i_1_n_0\ : STD_LOGIC;
  signal \three_dec_min_limit_reg[9]_i_1_n_1\ : STD_LOGIC;
  signal \three_dec_min_limit_reg[9]_i_1_n_2\ : STD_LOGIC;
  signal \three_dec_min_limit_reg[9]_i_1_n_3\ : STD_LOGIC;
  signal three_inc_max_limit : STD_LOGIC_VECTOR ( 11 downto 2 );
  signal \three_inc_max_limit[11]_i_2_n_0\ : STD_LOGIC;
  signal \three_inc_max_limit[11]_i_3_n_0\ : STD_LOGIC;
  signal \three_inc_max_limit[4]_i_2_n_0\ : STD_LOGIC;
  signal \three_inc_max_limit[4]_i_3_n_0\ : STD_LOGIC;
  signal \three_inc_max_limit[8]_i_2_n_0\ : STD_LOGIC;
  signal \three_inc_max_limit[8]_i_3_n_0\ : STD_LOGIC;
  signal \three_inc_max_limit[8]_i_4_n_0\ : STD_LOGIC;
  signal three_inc_max_limit_nxt : STD_LOGIC_VECTOR ( 11 downto 2 );
  signal \three_inc_max_limit_reg[11]_i_1_n_2\ : STD_LOGIC;
  signal \three_inc_max_limit_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \three_inc_max_limit_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \three_inc_max_limit_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \three_inc_max_limit_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \three_inc_max_limit_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \three_inc_max_limit_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \three_inc_max_limit_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \three_inc_max_limit_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \three_inc_max_limit_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \three_inc_max_limit_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal three_inc_min_limit : STD_LOGIC_VECTOR ( 11 downto 1 );
  signal \three_inc_min_limit[11]_i_2_n_0\ : STD_LOGIC;
  signal \three_inc_min_limit[11]_i_3_n_0\ : STD_LOGIC;
  signal \three_inc_min_limit[5]_i_2_n_0\ : STD_LOGIC;
  signal \three_inc_min_limit[5]_i_3_n_0\ : STD_LOGIC;
  signal \three_inc_min_limit[5]_i_4_n_0\ : STD_LOGIC;
  signal \three_inc_min_limit[9]_i_2_n_0\ : STD_LOGIC;
  signal \three_inc_min_limit[9]_i_3_n_0\ : STD_LOGIC;
  signal \three_inc_min_limit[9]_i_4_n_0\ : STD_LOGIC;
  signal \three_inc_min_limit[9]_i_5_n_0\ : STD_LOGIC;
  signal three_inc_min_limit_nxt : STD_LOGIC_VECTOR ( 11 downto 2 );
  signal \three_inc_min_limit_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \three_inc_min_limit_reg[5]_i_1_n_0\ : STD_LOGIC;
  signal \three_inc_min_limit_reg[5]_i_1_n_1\ : STD_LOGIC;
  signal \three_inc_min_limit_reg[5]_i_1_n_2\ : STD_LOGIC;
  signal \three_inc_min_limit_reg[5]_i_1_n_3\ : STD_LOGIC;
  signal \three_inc_min_limit_reg[9]_i_1_n_0\ : STD_LOGIC;
  signal \three_inc_min_limit_reg[9]_i_1_n_1\ : STD_LOGIC;
  signal \three_inc_min_limit_reg[9]_i_1_n_2\ : STD_LOGIC;
  signal \three_inc_min_limit_reg[9]_i_1_n_3\ : STD_LOGIC;
  signal two_dec_max_limit : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \two_dec_max_limit[0]_i_1_n_0\ : STD_LOGIC;
  signal \two_dec_max_limit[11]_i_2_n_0\ : STD_LOGIC;
  signal \two_dec_max_limit[4]_i_2_n_0\ : STD_LOGIC;
  signal \two_dec_max_limit[4]_i_3_n_0\ : STD_LOGIC;
  signal \two_dec_max_limit[8]_i_2_n_0\ : STD_LOGIC;
  signal two_dec_max_limit_nxt : STD_LOGIC_VECTOR ( 11 downto 1 );
  signal \two_dec_max_limit_reg[11]_i_1_n_2\ : STD_LOGIC;
  signal \two_dec_max_limit_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \two_dec_max_limit_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \two_dec_max_limit_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \two_dec_max_limit_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \two_dec_max_limit_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \two_dec_max_limit_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \two_dec_max_limit_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \two_dec_max_limit_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \two_dec_max_limit_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal two_dec_min_limit : STD_LOGIC_VECTOR ( 11 downto 2 );
  signal \two_dec_min_limit[11]_i_2_n_0\ : STD_LOGIC;
  signal \two_dec_min_limit[11]_i_3_n_0\ : STD_LOGIC;
  signal \two_dec_min_limit[5]_i_2_n_0\ : STD_LOGIC;
  signal \two_dec_min_limit[5]_i_3_n_0\ : STD_LOGIC;
  signal \two_dec_min_limit[5]_i_4_n_0\ : STD_LOGIC;
  signal \two_dec_min_limit[9]_i_2_n_0\ : STD_LOGIC;
  signal \two_dec_min_limit[9]_i_3_n_0\ : STD_LOGIC;
  signal \two_dec_min_limit[9]_i_4_n_0\ : STD_LOGIC;
  signal \two_dec_min_limit[9]_i_5_n_0\ : STD_LOGIC;
  signal two_dec_min_limit_nxt : STD_LOGIC_VECTOR ( 11 downto 2 );
  signal \two_dec_min_limit_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \two_dec_min_limit_reg[5]_i_1_n_0\ : STD_LOGIC;
  signal \two_dec_min_limit_reg[5]_i_1_n_1\ : STD_LOGIC;
  signal \two_dec_min_limit_reg[5]_i_1_n_2\ : STD_LOGIC;
  signal \two_dec_min_limit_reg[5]_i_1_n_3\ : STD_LOGIC;
  signal \two_dec_min_limit_reg[9]_i_1_n_0\ : STD_LOGIC;
  signal \two_dec_min_limit_reg[9]_i_1_n_1\ : STD_LOGIC;
  signal \two_dec_min_limit_reg[9]_i_1_n_2\ : STD_LOGIC;
  signal \two_dec_min_limit_reg[9]_i_1_n_3\ : STD_LOGIC;
  signal two_inc_max_limit : STD_LOGIC_VECTOR ( 11 downto 2 );
  signal \two_inc_max_limit[11]_i_2_n_0\ : STD_LOGIC;
  signal \two_inc_max_limit[11]_i_3_n_0\ : STD_LOGIC;
  signal \two_inc_max_limit[11]_i_4_n_0\ : STD_LOGIC;
  signal \two_inc_max_limit[4]_i_2_n_0\ : STD_LOGIC;
  signal \two_inc_max_limit[4]_i_3_n_0\ : STD_LOGIC;
  signal \two_inc_max_limit[4]_i_4_n_0\ : STD_LOGIC;
  signal \two_inc_max_limit[8]_i_2_n_0\ : STD_LOGIC;
  signal two_inc_max_limit_nxt : STD_LOGIC_VECTOR ( 11 downto 2 );
  signal \two_inc_max_limit_reg[11]_i_1_n_2\ : STD_LOGIC;
  signal \two_inc_max_limit_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \two_inc_max_limit_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \two_inc_max_limit_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \two_inc_max_limit_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \two_inc_max_limit_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \two_inc_max_limit_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \two_inc_max_limit_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \two_inc_max_limit_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \two_inc_max_limit_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal two_inc_min_limit : STD_LOGIC_VECTOR ( 11 downto 1 );
  signal \two_inc_min_limit[11]_i_2_n_0\ : STD_LOGIC;
  signal \two_inc_min_limit[11]_i_3_n_0\ : STD_LOGIC;
  signal \two_inc_min_limit[5]_i_2_n_0\ : STD_LOGIC;
  signal \two_inc_min_limit[5]_i_3_n_0\ : STD_LOGIC;
  signal \two_inc_min_limit[5]_i_4_n_0\ : STD_LOGIC;
  signal \two_inc_min_limit[9]_i_2_n_0\ : STD_LOGIC;
  signal \two_inc_min_limit[9]_i_3_n_0\ : STD_LOGIC;
  signal \two_inc_min_limit[9]_i_4_n_0\ : STD_LOGIC;
  signal \two_inc_min_limit[9]_i_5_n_0\ : STD_LOGIC;
  signal two_inc_min_limit_nxt : STD_LOGIC_VECTOR ( 11 downto 2 );
  signal \two_inc_min_limit_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \two_inc_min_limit_reg[5]_i_1_n_0\ : STD_LOGIC;
  signal \two_inc_min_limit_reg[5]_i_1_n_1\ : STD_LOGIC;
  signal \two_inc_min_limit_reg[5]_i_1_n_2\ : STD_LOGIC;
  signal \two_inc_min_limit_reg[5]_i_1_n_3\ : STD_LOGIC;
  signal \two_inc_min_limit_reg[9]_i_1_n_0\ : STD_LOGIC;
  signal \two_inc_min_limit_reg[9]_i_1_n_1\ : STD_LOGIC;
  signal \two_inc_min_limit_reg[9]_i_1_n_2\ : STD_LOGIC;
  signal \two_inc_min_limit_reg[9]_i_1_n_3\ : STD_LOGIC;
  signal \update_temp_101__0\ : STD_LOGIC;
  signal update_temp_102 : STD_LOGIC;
  signal \NLW_four_dec_min_limit_reg[11]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_four_dec_min_limit_reg[11]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_four_inc_max_limit_reg[11]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_four_inc_max_limit_reg[11]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_neutral_max_limit_reg[11]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_neutral_max_limit_reg[11]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_neutral_max_limit_reg[4]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_neutral_min_limit_reg[11]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_neutral_min_limit_reg[11]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_one_dec_max_limit_reg[11]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_one_dec_max_limit_reg[11]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_one_dec_max_limit_reg[4]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_one_dec_min_limit_reg[11]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_one_dec_min_limit_reg[11]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_one_inc_max_limit_reg[11]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_one_inc_max_limit_reg[11]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_one_inc_max_limit_reg[4]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_one_inc_min_limit_reg[11]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_one_inc_min_limit_reg[11]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_temp_cmp_four_dec_min_102_reg_i_1_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_temp_cmp_four_dec_min_102_reg_i_1_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_temp_cmp_four_dec_min_102_reg_i_2_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_temp_cmp_four_inc_max_102_reg_i_1_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_temp_cmp_four_inc_max_102_reg_i_1_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_temp_cmp_four_inc_max_102_reg_i_2_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_temp_cmp_neutral_max_102_reg_i_1_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_temp_cmp_neutral_max_102_reg_i_1_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_temp_cmp_neutral_max_102_reg_i_2_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_temp_cmp_neutral_min_102_reg_i_1_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_temp_cmp_neutral_min_102_reg_i_1_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_temp_cmp_neutral_min_102_reg_i_2_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_temp_cmp_one_dec_max_102_reg_i_1_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_temp_cmp_one_dec_max_102_reg_i_1_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_temp_cmp_one_dec_max_102_reg_i_2_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_temp_cmp_one_dec_min_102_reg_i_1_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_temp_cmp_one_dec_min_102_reg_i_1_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_temp_cmp_one_dec_min_102_reg_i_2_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_temp_cmp_one_inc_max_102_reg_i_1_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_temp_cmp_one_inc_max_102_reg_i_1_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_temp_cmp_one_inc_max_102_reg_i_2_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_temp_cmp_one_inc_min_102_reg_i_1_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_temp_cmp_one_inc_min_102_reg_i_1_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_temp_cmp_one_inc_min_102_reg_i_2_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_temp_cmp_three_dec_max_102_reg_i_1_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_temp_cmp_three_dec_max_102_reg_i_1_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_temp_cmp_three_dec_max_102_reg_i_2_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_temp_cmp_three_dec_min_102_reg_i_1_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_temp_cmp_three_dec_min_102_reg_i_1_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_temp_cmp_three_dec_min_102_reg_i_2_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_temp_cmp_three_inc_max_102_reg_i_1_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_temp_cmp_three_inc_max_102_reg_i_1_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_temp_cmp_three_inc_max_102_reg_i_2_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_temp_cmp_three_inc_min_102_reg_i_1_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_temp_cmp_three_inc_min_102_reg_i_1_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_temp_cmp_three_inc_min_102_reg_i_2_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_temp_cmp_two_dec_max_102_reg_i_1_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_temp_cmp_two_dec_max_102_reg_i_1_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_temp_cmp_two_dec_max_102_reg_i_2_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_temp_cmp_two_dec_min_102_reg_i_1_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_temp_cmp_two_dec_min_102_reg_i_1_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_temp_cmp_two_dec_min_102_reg_i_2_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_temp_cmp_two_inc_max_102_reg_i_1_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_temp_cmp_two_inc_max_102_reg_i_1_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_temp_cmp_two_inc_max_102_reg_i_2_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_temp_cmp_two_inc_min_102_reg_i_1_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_temp_cmp_two_inc_min_102_reg_i_1_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_temp_cmp_two_inc_min_102_reg_i_2_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_three_dec_max_limit_reg[11]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \NLW_three_dec_max_limit_reg[11]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_three_dec_max_limit_reg[4]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_three_dec_min_limit_reg[11]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_three_dec_min_limit_reg[11]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_three_inc_max_limit_reg[11]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_three_inc_max_limit_reg[11]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_three_inc_min_limit_reg[11]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_three_inc_min_limit_reg[11]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_two_dec_max_limit_reg[11]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_two_dec_max_limit_reg[11]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_two_dec_max_limit_reg[4]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_two_dec_min_limit_reg[11]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_two_dec_min_limit_reg[11]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_two_inc_max_limit_reg[11]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_two_inc_max_limit_reg[11]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_two_inc_max_limit_reg[4]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_two_inc_min_limit_reg[11]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_two_inc_min_limit_reg[11]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \device_temp_init[11]_i_3\ : label is "soft_lutpair179";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \four_dec_min_limit_reg[11]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \four_dec_min_limit_reg[5]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \four_dec_min_limit_reg[9]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \four_inc_max_limit_reg[11]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \four_inc_max_limit_reg[4]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \four_inc_max_limit_reg[8]_i_1\ : label is 35;
  attribute SOFT_HLUTNM of \neutral_max_limit[1]_i_1\ : label is "soft_lutpair186";
  attribute ADDER_THRESHOLD of \neutral_max_limit_reg[11]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \neutral_max_limit_reg[4]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \neutral_max_limit_reg[8]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \neutral_min_limit_reg[11]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \neutral_min_limit_reg[5]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \neutral_min_limit_reg[9]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \one_dec_max_limit_reg[11]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \one_dec_max_limit_reg[4]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \one_dec_max_limit_reg[8]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \one_dec_min_limit_reg[11]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \one_dec_min_limit_reg[5]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \one_dec_min_limit_reg[9]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \one_inc_max_limit_reg[11]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \one_inc_max_limit_reg[4]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \one_inc_max_limit_reg[8]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \one_inc_min_limit_reg[11]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \one_inc_min_limit_reg[5]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \one_inc_min_limit_reg[9]_i_1\ : label is 35;
  attribute SOFT_HLUTNM of pi_f_inc_i_7 : label is "soft_lutpair177";
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of temp_cmp_four_dec_min_102_reg_i_1 : label is 11;
  attribute COMPARATOR_THRESHOLD of temp_cmp_four_dec_min_102_reg_i_2 : label is 11;
  attribute COMPARATOR_THRESHOLD of temp_cmp_four_inc_max_102_reg_i_1 : label is 11;
  attribute COMPARATOR_THRESHOLD of temp_cmp_four_inc_max_102_reg_i_2 : label is 11;
  attribute COMPARATOR_THRESHOLD of temp_cmp_neutral_max_102_reg_i_1 : label is 11;
  attribute COMPARATOR_THRESHOLD of temp_cmp_neutral_max_102_reg_i_2 : label is 11;
  attribute COMPARATOR_THRESHOLD of temp_cmp_neutral_min_102_reg_i_1 : label is 11;
  attribute COMPARATOR_THRESHOLD of temp_cmp_neutral_min_102_reg_i_2 : label is 11;
  attribute COMPARATOR_THRESHOLD of temp_cmp_one_dec_max_102_reg_i_1 : label is 11;
  attribute COMPARATOR_THRESHOLD of temp_cmp_one_dec_max_102_reg_i_2 : label is 11;
  attribute COMPARATOR_THRESHOLD of temp_cmp_one_dec_min_102_reg_i_1 : label is 11;
  attribute COMPARATOR_THRESHOLD of temp_cmp_one_dec_min_102_reg_i_2 : label is 11;
  attribute COMPARATOR_THRESHOLD of temp_cmp_one_inc_max_102_reg_i_1 : label is 11;
  attribute COMPARATOR_THRESHOLD of temp_cmp_one_inc_max_102_reg_i_2 : label is 11;
  attribute COMPARATOR_THRESHOLD of temp_cmp_one_inc_min_102_reg_i_1 : label is 11;
  attribute COMPARATOR_THRESHOLD of temp_cmp_one_inc_min_102_reg_i_2 : label is 11;
  attribute COMPARATOR_THRESHOLD of temp_cmp_three_dec_max_102_reg_i_1 : label is 11;
  attribute COMPARATOR_THRESHOLD of temp_cmp_three_dec_max_102_reg_i_2 : label is 11;
  attribute COMPARATOR_THRESHOLD of temp_cmp_three_dec_min_102_reg_i_1 : label is 11;
  attribute COMPARATOR_THRESHOLD of temp_cmp_three_dec_min_102_reg_i_2 : label is 11;
  attribute COMPARATOR_THRESHOLD of temp_cmp_three_inc_max_102_reg_i_1 : label is 11;
  attribute COMPARATOR_THRESHOLD of temp_cmp_three_inc_max_102_reg_i_2 : label is 11;
  attribute COMPARATOR_THRESHOLD of temp_cmp_three_inc_min_102_reg_i_1 : label is 11;
  attribute COMPARATOR_THRESHOLD of temp_cmp_three_inc_min_102_reg_i_2 : label is 11;
  attribute COMPARATOR_THRESHOLD of temp_cmp_two_dec_max_102_reg_i_1 : label is 11;
  attribute COMPARATOR_THRESHOLD of temp_cmp_two_dec_max_102_reg_i_2 : label is 11;
  attribute COMPARATOR_THRESHOLD of temp_cmp_two_dec_min_102_reg_i_1 : label is 11;
  attribute COMPARATOR_THRESHOLD of temp_cmp_two_dec_min_102_reg_i_2 : label is 11;
  attribute COMPARATOR_THRESHOLD of temp_cmp_two_inc_max_102_reg_i_1 : label is 11;
  attribute COMPARATOR_THRESHOLD of temp_cmp_two_inc_max_102_reg_i_2 : label is 11;
  attribute COMPARATOR_THRESHOLD of temp_cmp_two_inc_min_102_reg_i_1 : label is 11;
  attribute COMPARATOR_THRESHOLD of temp_cmp_two_inc_min_102_reg_i_2 : label is 11;
  attribute SOFT_HLUTNM of \tempmon_state[10]_i_10\ : label is "soft_lutpair175";
  attribute SOFT_HLUTNM of \tempmon_state[10]_i_11\ : label is "soft_lutpair175";
  attribute SOFT_HLUTNM of \tempmon_state[10]_i_15\ : label is "soft_lutpair178";
  attribute SOFT_HLUTNM of \tempmon_state[10]_i_4\ : label is "soft_lutpair176";
  attribute SOFT_HLUTNM of \tempmon_state[10]_i_7\ : label is "soft_lutpair177";
  attribute SOFT_HLUTNM of \tempmon_state[1]_i_1\ : label is "soft_lutpair176";
  attribute SOFT_HLUTNM of \tempmon_state[6]_i_2\ : label is "soft_lutpair179";
  attribute SOFT_HLUTNM of \tempmon_state[9]_i_1\ : label is "soft_lutpair178";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \tempmon_state_reg[0]\ : label is "IDLE:00000000001,ONE_INC:00000100000,FOUR_DEC:10000000000,THREE_INC:00000001000,TWO_DEC:00100000000,FOUR_INC:00000000100,ONE_DEC:00010000000,INIT:00000000010,NEUTRAL:00001000000,TWO_INC:00000010000,THREE_DEC:01000000000";
  attribute FSM_ENCODED_STATES of \tempmon_state_reg[10]\ : label is "IDLE:00000000001,ONE_INC:00000100000,FOUR_DEC:10000000000,THREE_INC:00000001000,TWO_DEC:00100000000,FOUR_INC:00000000100,ONE_DEC:00010000000,INIT:00000000010,NEUTRAL:00001000000,TWO_INC:00000010000,THREE_DEC:01000000000";
  attribute FSM_ENCODED_STATES of \tempmon_state_reg[1]\ : label is "IDLE:00000000001,ONE_INC:00000100000,FOUR_DEC:10000000000,THREE_INC:00000001000,TWO_DEC:00100000000,FOUR_INC:00000000100,ONE_DEC:00010000000,INIT:00000000010,NEUTRAL:00001000000,TWO_INC:00000010000,THREE_DEC:01000000000";
  attribute FSM_ENCODED_STATES of \tempmon_state_reg[2]\ : label is "IDLE:00000000001,ONE_INC:00000100000,FOUR_DEC:10000000000,THREE_INC:00000001000,TWO_DEC:00100000000,FOUR_INC:00000000100,ONE_DEC:00010000000,INIT:00000000010,NEUTRAL:00001000000,TWO_INC:00000010000,THREE_DEC:01000000000";
  attribute FSM_ENCODED_STATES of \tempmon_state_reg[3]\ : label is "IDLE:00000000001,ONE_INC:00000100000,FOUR_DEC:10000000000,THREE_INC:00000001000,TWO_DEC:00100000000,FOUR_INC:00000000100,ONE_DEC:00010000000,INIT:00000000010,NEUTRAL:00001000000,TWO_INC:00000010000,THREE_DEC:01000000000";
  attribute FSM_ENCODED_STATES of \tempmon_state_reg[4]\ : label is "IDLE:00000000001,ONE_INC:00000100000,FOUR_DEC:10000000000,THREE_INC:00000001000,TWO_DEC:00100000000,FOUR_INC:00000000100,ONE_DEC:00010000000,INIT:00000000010,NEUTRAL:00001000000,TWO_INC:00000010000,THREE_DEC:01000000000";
  attribute FSM_ENCODED_STATES of \tempmon_state_reg[5]\ : label is "IDLE:00000000001,ONE_INC:00000100000,FOUR_DEC:10000000000,THREE_INC:00000001000,TWO_DEC:00100000000,FOUR_INC:00000000100,ONE_DEC:00010000000,INIT:00000000010,NEUTRAL:00001000000,TWO_INC:00000010000,THREE_DEC:01000000000";
  attribute FSM_ENCODED_STATES of \tempmon_state_reg[6]\ : label is "IDLE:00000000001,ONE_INC:00000100000,FOUR_DEC:10000000000,THREE_INC:00000001000,TWO_DEC:00100000000,FOUR_INC:00000000100,ONE_DEC:00010000000,INIT:00000000010,NEUTRAL:00001000000,TWO_INC:00000010000,THREE_DEC:01000000000";
  attribute FSM_ENCODED_STATES of \tempmon_state_reg[7]\ : label is "IDLE:00000000001,ONE_INC:00000100000,FOUR_DEC:10000000000,THREE_INC:00000001000,TWO_DEC:00100000000,FOUR_INC:00000000100,ONE_DEC:00010000000,INIT:00000000010,NEUTRAL:00001000000,TWO_INC:00000010000,THREE_DEC:01000000000";
  attribute FSM_ENCODED_STATES of \tempmon_state_reg[8]\ : label is "IDLE:00000000001,ONE_INC:00000100000,FOUR_DEC:10000000000,THREE_INC:00000001000,TWO_DEC:00100000000,FOUR_INC:00000000100,ONE_DEC:00010000000,INIT:00000000010,NEUTRAL:00001000000,TWO_INC:00000010000,THREE_DEC:01000000000";
  attribute FSM_ENCODED_STATES of \tempmon_state_reg[9]\ : label is "IDLE:00000000001,ONE_INC:00000100000,FOUR_DEC:10000000000,THREE_INC:00000001000,TWO_DEC:00100000000,FOUR_INC:00000000100,ONE_DEC:00010000000,INIT:00000000010,NEUTRAL:00001000000,TWO_INC:00000010000,THREE_DEC:01000000000";
  attribute SOFT_HLUTNM of \three_dec_max_limit[0]_i_1\ : label is "soft_lutpair183";
  attribute SOFT_HLUTNM of \three_dec_max_limit[10]_i_1\ : label is "soft_lutpair180";
  attribute SOFT_HLUTNM of \three_dec_max_limit[11]_i_1\ : label is "soft_lutpair181";
  attribute SOFT_HLUTNM of \three_dec_max_limit[1]_i_1\ : label is "soft_lutpair185";
  attribute SOFT_HLUTNM of \three_dec_max_limit[2]_i_1\ : label is "soft_lutpair185";
  attribute SOFT_HLUTNM of \three_dec_max_limit[3]_i_1\ : label is "soft_lutpair184";
  attribute SOFT_HLUTNM of \three_dec_max_limit[4]_i_1\ : label is "soft_lutpair184";
  attribute SOFT_HLUTNM of \three_dec_max_limit[5]_i_1\ : label is "soft_lutpair183";
  attribute SOFT_HLUTNM of \three_dec_max_limit[6]_i_1\ : label is "soft_lutpair180";
  attribute SOFT_HLUTNM of \three_dec_max_limit[7]_i_1\ : label is "soft_lutpair182";
  attribute SOFT_HLUTNM of \three_dec_max_limit[8]_i_1\ : label is "soft_lutpair182";
  attribute SOFT_HLUTNM of \three_dec_max_limit[9]_i_1\ : label is "soft_lutpair181";
  attribute ADDER_THRESHOLD of \three_dec_min_limit_reg[11]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \three_dec_min_limit_reg[5]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \three_dec_min_limit_reg[9]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \three_inc_max_limit_reg[11]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \three_inc_max_limit_reg[4]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \three_inc_max_limit_reg[8]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \three_inc_min_limit_reg[11]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \three_inc_min_limit_reg[5]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \three_inc_min_limit_reg[9]_i_1\ : label is 35;
  attribute SOFT_HLUTNM of \two_dec_max_limit[0]_i_1\ : label is "soft_lutpair186";
  attribute ADDER_THRESHOLD of \two_dec_max_limit_reg[11]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \two_dec_max_limit_reg[4]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \two_dec_max_limit_reg[8]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \two_dec_min_limit_reg[11]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \two_dec_min_limit_reg[5]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \two_dec_min_limit_reg[9]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \two_inc_max_limit_reg[11]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \two_inc_max_limit_reg[4]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \two_inc_max_limit_reg[8]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \two_inc_min_limit_reg[11]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \two_inc_min_limit_reg[5]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \two_inc_min_limit_reg[9]_i_1\ : label is 35;
begin
  pi_f_inc_reg_0 <= \^pi_f_inc_reg_0\;
  tempmon_pi_f_dec <= \^tempmon_pi_f_dec\;
\calib_sel[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00000010"
    )
        port map (
      I0 => dbg_sel_po_incdec_r,
      I1 => dbg_sel_pi_incdec_r,
      I2 => calib_complete,
      I3 => \^tempmon_pi_f_dec\,
      I4 => \^pi_f_inc_reg_0\,
      I5 => \calib_sel_reg[1]\,
      O => calib_sel0
    );
\calib_zero_inputs[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000010"
    )
        port map (
      I0 => \^pi_f_inc_reg_0\,
      I1 => \^tempmon_pi_f_dec\,
      I2 => calib_complete,
      I3 => dbg_sel_pi_incdec_r,
      I4 => dbg_sel_po_incdec_r,
      O => pi_f_inc_reg_1
    );
\device_temp_101_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \device_temp_101_reg[11]_0\(0),
      Q => device_temp_101(0),
      R => \tempmon_state_reg[0]_0\
    );
\device_temp_101_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \device_temp_101_reg[11]_0\(10),
      Q => device_temp_101(10),
      R => \tempmon_state_reg[0]_0\
    );
\device_temp_101_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \device_temp_101_reg[11]_0\(11),
      Q => device_temp_101(11),
      R => \tempmon_state_reg[0]_0\
    );
\device_temp_101_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \device_temp_101_reg[11]_0\(1),
      Q => device_temp_101(1),
      R => \tempmon_state_reg[0]_0\
    );
\device_temp_101_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \device_temp_101_reg[11]_0\(2),
      Q => device_temp_101(2),
      R => \tempmon_state_reg[0]_0\
    );
\device_temp_101_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \device_temp_101_reg[11]_0\(3),
      Q => device_temp_101(3),
      R => \tempmon_state_reg[0]_0\
    );
\device_temp_101_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \device_temp_101_reg[11]_0\(4),
      Q => device_temp_101(4),
      R => \tempmon_state_reg[0]_0\
    );
\device_temp_101_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \device_temp_101_reg[11]_0\(5),
      Q => device_temp_101(5),
      R => \tempmon_state_reg[0]_0\
    );
\device_temp_101_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \device_temp_101_reg[11]_0\(6),
      Q => device_temp_101(6),
      R => \tempmon_state_reg[0]_0\
    );
\device_temp_101_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \device_temp_101_reg[11]_0\(7),
      Q => device_temp_101(7),
      R => \tempmon_state_reg[0]_0\
    );
\device_temp_101_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \device_temp_101_reg[11]_0\(8),
      Q => device_temp_101(8),
      R => \tempmon_state_reg[0]_0\
    );
\device_temp_101_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \device_temp_101_reg[11]_0\(9),
      Q => device_temp_101(9),
      R => \tempmon_state_reg[0]_0\
    );
\device_temp_init[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => tempmon_state(9),
      I1 => tempmon_state(7),
      I2 => tempmon_state(8),
      I3 => \device_temp_init[11]_i_2_n_0\,
      I4 => \device_temp_init[11]_i_3_n_0\,
      O => tempmon_state_init
    );
\device_temp_init[11]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFD"
    )
        port map (
      I0 => tempmon_state(1),
      I1 => tempmon_state(2),
      I2 => tempmon_state(3),
      I3 => tempmon_state(10),
      O => \device_temp_init[11]_i_2_n_0\
    );
\device_temp_init[11]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => tempmon_state(0),
      I1 => tempmon_state(4),
      I2 => tempmon_state(5),
      I3 => tempmon_state(6),
      O => \device_temp_init[11]_i_3_n_0\
    );
\device_temp_init_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => tempmon_state_init,
      D => device_temp_101(0),
      Q => device_temp_init(0),
      R => \two_dec_max_limit_reg[0]_0\
    );
\device_temp_init_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => tempmon_state_init,
      D => device_temp_101(10),
      Q => device_temp_init(10),
      R => \two_dec_max_limit_reg[0]_0\
    );
\device_temp_init_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => tempmon_state_init,
      D => device_temp_101(11),
      Q => device_temp_init(11),
      R => \two_dec_max_limit_reg[0]_0\
    );
\device_temp_init_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => tempmon_state_init,
      D => device_temp_101(1),
      Q => device_temp_init(1),
      R => \two_dec_max_limit_reg[0]_0\
    );
\device_temp_init_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => tempmon_state_init,
      D => device_temp_101(2),
      Q => device_temp_init(2),
      R => \two_dec_max_limit_reg[0]_0\
    );
\device_temp_init_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => tempmon_state_init,
      D => device_temp_101(3),
      Q => device_temp_init(3),
      R => \two_dec_max_limit_reg[0]_0\
    );
\device_temp_init_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => tempmon_state_init,
      D => device_temp_101(4),
      Q => device_temp_init(4),
      R => \two_dec_max_limit_reg[0]_0\
    );
\device_temp_init_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => tempmon_state_init,
      D => device_temp_101(5),
      Q => device_temp_init(5),
      R => \two_dec_max_limit_reg[0]_0\
    );
\device_temp_init_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => tempmon_state_init,
      D => device_temp_101(6),
      Q => device_temp_init(6),
      R => \two_dec_max_limit_reg[0]_0\
    );
\device_temp_init_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => tempmon_state_init,
      D => device_temp_101(7),
      Q => device_temp_init(7),
      R => \two_dec_max_limit_reg[0]_0\
    );
\device_temp_init_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => tempmon_state_init,
      D => device_temp_101(8),
      Q => device_temp_init(8),
      R => \two_dec_max_limit_reg[0]_0\
    );
\device_temp_init_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => tempmon_state_init,
      D => device_temp_101(9),
      Q => device_temp_init(9),
      R => \two_dec_max_limit_reg[0]_0\
    );
\four_dec_min_limit[11]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => three_dec_max_limit(11),
      O => \four_dec_min_limit[11]_i_2_n_0\
    );
\four_dec_min_limit[11]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => three_dec_max_limit(10),
      O => \four_dec_min_limit[11]_i_3_n_0\
    );
\four_dec_min_limit[5]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => three_dec_max_limit(5),
      O => \four_dec_min_limit[5]_i_2_n_0\
    );
\four_dec_min_limit[5]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => three_dec_max_limit(4),
      O => \four_dec_min_limit[5]_i_3_n_0\
    );
\four_dec_min_limit[5]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => three_dec_max_limit(3),
      O => \four_dec_min_limit[5]_i_4_n_0\
    );
\four_dec_min_limit[9]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => three_dec_max_limit(9),
      O => \four_dec_min_limit[9]_i_2_n_0\
    );
\four_dec_min_limit[9]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => three_dec_max_limit(8),
      O => \four_dec_min_limit[9]_i_3_n_0\
    );
\four_dec_min_limit[9]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => three_dec_max_limit(7),
      O => \four_dec_min_limit[9]_i_4_n_0\
    );
\four_dec_min_limit[9]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => three_dec_max_limit(6),
      O => \four_dec_min_limit[9]_i_5_n_0\
    );
\four_dec_min_limit_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => three_dec_max_limit(0),
      Q => four_dec_min_limit(0),
      R => \neutral_min_limit_reg[11]_0\
    );
\four_dec_min_limit_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => four_dec_min_limit_nxt(10),
      Q => four_dec_min_limit(10),
      R => \neutral_min_limit_reg[11]_0\
    );
\four_dec_min_limit_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => four_dec_min_limit_nxt(11),
      Q => four_dec_min_limit(11),
      R => \neutral_min_limit_reg[11]_0\
    );
\four_dec_min_limit_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \four_dec_min_limit_reg[9]_i_1_n_0\,
      CO(3 downto 1) => \NLW_four_dec_min_limit_reg[11]_i_1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \four_dec_min_limit_reg[11]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => three_dec_max_limit(10),
      O(3 downto 2) => \NLW_four_dec_min_limit_reg[11]_i_1_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => four_dec_min_limit_nxt(11 downto 10),
      S(3 downto 2) => B"00",
      S(1) => \four_dec_min_limit[11]_i_2_n_0\,
      S(0) => \four_dec_min_limit[11]_i_3_n_0\
    );
\four_dec_min_limit_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => three_dec_max_limit(1),
      Q => four_dec_min_limit(1),
      R => \neutral_min_limit_reg[11]_0\
    );
\four_dec_min_limit_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => four_dec_min_limit_nxt(2),
      Q => four_dec_min_limit(2),
      R => \neutral_min_limit_reg[11]_0\
    );
\four_dec_min_limit_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => four_dec_min_limit_nxt(3),
      Q => four_dec_min_limit(3),
      R => \neutral_min_limit_reg[11]_0\
    );
\four_dec_min_limit_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => four_dec_min_limit_nxt(4),
      Q => four_dec_min_limit(4),
      R => \neutral_min_limit_reg[11]_0\
    );
\four_dec_min_limit_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => four_dec_min_limit_nxt(5),
      Q => four_dec_min_limit(5),
      R => \neutral_min_limit_reg[11]_0\
    );
\four_dec_min_limit_reg[5]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \four_dec_min_limit_reg[5]_i_1_n_0\,
      CO(2) => \four_dec_min_limit_reg[5]_i_1_n_1\,
      CO(1) => \four_dec_min_limit_reg[5]_i_1_n_2\,
      CO(0) => \four_dec_min_limit_reg[5]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => three_dec_max_limit(5 downto 3),
      DI(0) => '0',
      O(3 downto 0) => four_dec_min_limit_nxt(5 downto 2),
      S(3) => \four_dec_min_limit[5]_i_2_n_0\,
      S(2) => \four_dec_min_limit[5]_i_3_n_0\,
      S(1) => \four_dec_min_limit[5]_i_4_n_0\,
      S(0) => three_dec_max_limit(2)
    );
\four_dec_min_limit_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => four_dec_min_limit_nxt(6),
      Q => four_dec_min_limit(6),
      R => \neutral_min_limit_reg[11]_0\
    );
\four_dec_min_limit_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => four_dec_min_limit_nxt(7),
      Q => four_dec_min_limit(7),
      R => \neutral_min_limit_reg[11]_0\
    );
\four_dec_min_limit_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => four_dec_min_limit_nxt(8),
      Q => four_dec_min_limit(8),
      R => \neutral_min_limit_reg[11]_0\
    );
\four_dec_min_limit_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => four_dec_min_limit_nxt(9),
      Q => four_dec_min_limit(9),
      R => \neutral_min_limit_reg[11]_0\
    );
\four_dec_min_limit_reg[9]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \four_dec_min_limit_reg[5]_i_1_n_0\,
      CO(3) => \four_dec_min_limit_reg[9]_i_1_n_0\,
      CO(2) => \four_dec_min_limit_reg[9]_i_1_n_1\,
      CO(1) => \four_dec_min_limit_reg[9]_i_1_n_2\,
      CO(0) => \four_dec_min_limit_reg[9]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => three_dec_max_limit(9 downto 6),
      O(3 downto 0) => four_dec_min_limit_nxt(9 downto 6),
      S(3) => \four_dec_min_limit[9]_i_2_n_0\,
      S(2) => \four_dec_min_limit[9]_i_3_n_0\,
      S(1) => \four_dec_min_limit[9]_i_4_n_0\,
      S(0) => \four_dec_min_limit[9]_i_5_n_0\
    );
\four_inc_max_limit[11]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => device_temp_init(11),
      O => \four_inc_max_limit[11]_i_2_n_0\
    );
\four_inc_max_limit[11]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => device_temp_init(10),
      O => \four_inc_max_limit[11]_i_3_n_0\
    );
\four_inc_max_limit[4]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => device_temp_init(4),
      O => \four_inc_max_limit[4]_i_2_n_0\
    );
\four_inc_max_limit[4]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => device_temp_init(3),
      O => \four_inc_max_limit[4]_i_3_n_0\
    );
\four_inc_max_limit[4]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => device_temp_init(2),
      O => \four_inc_max_limit[4]_i_4_n_0\
    );
\four_inc_max_limit[4]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => device_temp_init(1),
      O => \four_inc_max_limit[4]_i_5_n_0\
    );
\four_inc_max_limit[8]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => device_temp_init(7),
      O => \four_inc_max_limit[8]_i_2_n_0\
    );
\four_inc_max_limit[8]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => device_temp_init(5),
      O => \four_inc_max_limit[8]_i_3_n_0\
    );
\four_inc_max_limit_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => four_inc_max_limit_nxt(10),
      Q => four_inc_max_limit(10),
      R => \tempmon_state_reg[0]_0\
    );
\four_inc_max_limit_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => four_inc_max_limit_nxt(11),
      Q => four_inc_max_limit(11),
      R => \tempmon_state_reg[0]_0\
    );
\four_inc_max_limit_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \four_inc_max_limit_reg[8]_i_1_n_0\,
      CO(3 downto 2) => \NLW_four_inc_max_limit_reg[11]_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \four_inc_max_limit_reg[11]_i_1_n_2\,
      CO(0) => \four_inc_max_limit_reg[11]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => device_temp_init(10),
      DI(0) => '0',
      O(3) => \NLW_four_inc_max_limit_reg[11]_i_1_O_UNCONNECTED\(3),
      O(2 downto 0) => four_inc_max_limit_nxt(11 downto 9),
      S(3) => '0',
      S(2) => \four_inc_max_limit[11]_i_2_n_0\,
      S(1) => \four_inc_max_limit[11]_i_3_n_0\,
      S(0) => device_temp_init(9)
    );
\four_inc_max_limit_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => four_inc_max_limit_nxt(2),
      Q => four_inc_max_limit(2),
      R => \tempmon_state_reg[0]_0\
    );
\four_inc_max_limit_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => four_inc_max_limit_nxt(3),
      Q => four_inc_max_limit(3),
      R => \tempmon_state_reg[0]_0\
    );
\four_inc_max_limit_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => four_inc_max_limit_nxt(4),
      Q => four_inc_max_limit(4),
      R => \tempmon_state_reg[0]_0\
    );
\four_inc_max_limit_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \four_inc_max_limit_reg[4]_i_1_n_0\,
      CO(2) => \four_inc_max_limit_reg[4]_i_1_n_1\,
      CO(1) => \four_inc_max_limit_reg[4]_i_1_n_2\,
      CO(0) => \four_inc_max_limit_reg[4]_i_1_n_3\,
      CYINIT => device_temp_init(0),
      DI(3 downto 0) => device_temp_init(4 downto 1),
      O(3 downto 1) => four_inc_max_limit_nxt(4 downto 2),
      O(0) => two_dec_max_limit_nxt(1),
      S(3) => \four_inc_max_limit[4]_i_2_n_0\,
      S(2) => \four_inc_max_limit[4]_i_3_n_0\,
      S(1) => \four_inc_max_limit[4]_i_4_n_0\,
      S(0) => \four_inc_max_limit[4]_i_5_n_0\
    );
\four_inc_max_limit_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => four_inc_max_limit_nxt(5),
      Q => four_inc_max_limit(5),
      R => \tempmon_state_reg[0]_0\
    );
\four_inc_max_limit_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => four_inc_max_limit_nxt(6),
      Q => four_inc_max_limit(6),
      R => \tempmon_state_reg[0]_0\
    );
\four_inc_max_limit_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => four_inc_max_limit_nxt(7),
      Q => four_inc_max_limit(7),
      R => \tempmon_state_reg[0]_0\
    );
\four_inc_max_limit_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => four_inc_max_limit_nxt(8),
      Q => four_inc_max_limit(8),
      R => \tempmon_state_reg[0]_0\
    );
\four_inc_max_limit_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \four_inc_max_limit_reg[4]_i_1_n_0\,
      CO(3) => \four_inc_max_limit_reg[8]_i_1_n_0\,
      CO(2) => \four_inc_max_limit_reg[8]_i_1_n_1\,
      CO(1) => \four_inc_max_limit_reg[8]_i_1_n_2\,
      CO(0) => \four_inc_max_limit_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => device_temp_init(7),
      DI(1) => '0',
      DI(0) => device_temp_init(5),
      O(3 downto 0) => four_inc_max_limit_nxt(8 downto 5),
      S(3) => device_temp_init(8),
      S(2) => \four_inc_max_limit[8]_i_2_n_0\,
      S(1) => device_temp_init(6),
      S(0) => \four_inc_max_limit[8]_i_3_n_0\
    );
\four_inc_max_limit_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => four_inc_max_limit_nxt(9),
      Q => four_inc_max_limit(9),
      R => \tempmon_state_reg[0]_0\
    );
\neutral_max_limit[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => device_temp_init(0),
      I1 => device_temp_init(1),
      O => \neutral_max_limit[1]_i_1_n_0\
    );
\neutral_max_limit[4]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => device_temp_init(4),
      O => \neutral_max_limit[4]_i_2_n_0\
    );
\neutral_max_limit[4]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => device_temp_init(2),
      O => \neutral_max_limit[4]_i_3_n_0\
    );
\neutral_max_limit[4]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => device_temp_init(1),
      O => \neutral_max_limit[4]_i_4_n_0\
    );
\neutral_max_limit[8]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => device_temp_init(6),
      O => \neutral_max_limit[8]_i_2_n_0\
    );
\neutral_max_limit[8]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => device_temp_init(5),
      O => \neutral_max_limit[8]_i_3_n_0\
    );
\neutral_max_limit_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => neutral_max_limit_nxt(10),
      Q => neutral_max_limit(10),
      R => \two_dec_max_limit_reg[0]_0\
    );
\neutral_max_limit_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => neutral_max_limit_nxt(11),
      Q => neutral_max_limit(11),
      R => \two_dec_max_limit_reg[0]_0\
    );
\neutral_max_limit_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \neutral_max_limit_reg[8]_i_1_n_0\,
      CO(3 downto 2) => \NLW_neutral_max_limit_reg[11]_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \neutral_max_limit_reg[11]_i_1_n_2\,
      CO(0) => \neutral_max_limit_reg[11]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_neutral_max_limit_reg[11]_i_1_O_UNCONNECTED\(3),
      O(2 downto 0) => neutral_max_limit_nxt(11 downto 9),
      S(3) => '0',
      S(2 downto 0) => device_temp_init(11 downto 9)
    );
\neutral_max_limit_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \neutral_max_limit[1]_i_1_n_0\,
      Q => neutral_max_limit(1),
      R => \two_dec_max_limit_reg[0]_0\
    );
\neutral_max_limit_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => neutral_max_limit_nxt(2),
      Q => neutral_max_limit(2),
      R => \two_dec_max_limit_reg[0]_0\
    );
\neutral_max_limit_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => neutral_max_limit_nxt(3),
      Q => neutral_max_limit(3),
      R => \two_dec_max_limit_reg[0]_0\
    );
\neutral_max_limit_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => neutral_max_limit_nxt(4),
      Q => neutral_max_limit(4),
      R => \two_dec_max_limit_reg[0]_0\
    );
\neutral_max_limit_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \neutral_max_limit_reg[4]_i_1_n_0\,
      CO(2) => \neutral_max_limit_reg[4]_i_1_n_1\,
      CO(1) => \neutral_max_limit_reg[4]_i_1_n_2\,
      CO(0) => \neutral_max_limit_reg[4]_i_1_n_3\,
      CYINIT => device_temp_init(0),
      DI(3) => device_temp_init(4),
      DI(2) => '0',
      DI(1 downto 0) => device_temp_init(2 downto 1),
      O(3 downto 1) => neutral_max_limit_nxt(4 downto 2),
      O(0) => \NLW_neutral_max_limit_reg[4]_i_1_O_UNCONNECTED\(0),
      S(3) => \neutral_max_limit[4]_i_2_n_0\,
      S(2) => device_temp_init(3),
      S(1) => \neutral_max_limit[4]_i_3_n_0\,
      S(0) => \neutral_max_limit[4]_i_4_n_0\
    );
\neutral_max_limit_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => neutral_max_limit_nxt(5),
      Q => neutral_max_limit(5),
      R => \two_dec_max_limit_reg[0]_0\
    );
\neutral_max_limit_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => neutral_max_limit_nxt(6),
      Q => neutral_max_limit(6),
      R => \two_dec_max_limit_reg[0]_0\
    );
\neutral_max_limit_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => neutral_max_limit_nxt(7),
      Q => neutral_max_limit(7),
      R => \two_dec_max_limit_reg[0]_0\
    );
\neutral_max_limit_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => neutral_max_limit_nxt(8),
      Q => neutral_max_limit(8),
      R => \two_dec_max_limit_reg[0]_0\
    );
\neutral_max_limit_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \neutral_max_limit_reg[4]_i_1_n_0\,
      CO(3) => \neutral_max_limit_reg[8]_i_1_n_0\,
      CO(2) => \neutral_max_limit_reg[8]_i_1_n_1\,
      CO(1) => \neutral_max_limit_reg[8]_i_1_n_2\,
      CO(0) => \neutral_max_limit_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => device_temp_init(6 downto 5),
      O(3 downto 0) => neutral_max_limit_nxt(8 downto 5),
      S(3 downto 2) => device_temp_init(8 downto 7),
      S(1) => \neutral_max_limit[8]_i_2_n_0\,
      S(0) => \neutral_max_limit[8]_i_3_n_0\
    );
\neutral_max_limit_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => neutral_max_limit_nxt(9),
      Q => neutral_max_limit(9),
      R => \two_dec_max_limit_reg[0]_0\
    );
\neutral_min_limit[11]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => one_inc_max_limit(11),
      O => \neutral_min_limit[11]_i_2_n_0\
    );
\neutral_min_limit[11]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => one_inc_max_limit(10),
      O => \neutral_min_limit[11]_i_3_n_0\
    );
\neutral_min_limit[5]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => one_inc_max_limit(5),
      O => \neutral_min_limit[5]_i_2_n_0\
    );
\neutral_min_limit[5]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => one_inc_max_limit(4),
      O => \neutral_min_limit[5]_i_3_n_0\
    );
\neutral_min_limit[5]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => one_inc_max_limit(3),
      O => \neutral_min_limit[5]_i_4_n_0\
    );
\neutral_min_limit[9]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => one_inc_max_limit(9),
      O => \neutral_min_limit[9]_i_2_n_0\
    );
\neutral_min_limit[9]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => one_inc_max_limit(8),
      O => \neutral_min_limit[9]_i_3_n_0\
    );
\neutral_min_limit[9]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => one_inc_max_limit(7),
      O => \neutral_min_limit[9]_i_4_n_0\
    );
\neutral_min_limit[9]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => one_inc_max_limit(6),
      O => \neutral_min_limit[9]_i_5_n_0\
    );
\neutral_min_limit_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => neutral_min_limit_nxt(10),
      Q => neutral_min_limit(10),
      R => \neutral_min_limit_reg[11]_0\
    );
\neutral_min_limit_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => neutral_min_limit_nxt(11),
      Q => neutral_min_limit(11),
      R => \neutral_min_limit_reg[11]_0\
    );
\neutral_min_limit_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \neutral_min_limit_reg[9]_i_1_n_0\,
      CO(3 downto 1) => \NLW_neutral_min_limit_reg[11]_i_1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \neutral_min_limit_reg[11]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => one_inc_max_limit(10),
      O(3 downto 2) => \NLW_neutral_min_limit_reg[11]_i_1_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => neutral_min_limit_nxt(11 downto 10),
      S(3 downto 2) => B"00",
      S(1) => \neutral_min_limit[11]_i_2_n_0\,
      S(0) => \neutral_min_limit[11]_i_3_n_0\
    );
\neutral_min_limit_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => neutral_min_limit_nxt(2),
      Q => neutral_min_limit(2),
      R => \neutral_min_limit_reg[11]_0\
    );
\neutral_min_limit_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => neutral_min_limit_nxt(3),
      Q => neutral_min_limit(3),
      R => \neutral_min_limit_reg[11]_0\
    );
\neutral_min_limit_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => neutral_min_limit_nxt(4),
      Q => neutral_min_limit(4),
      R => \neutral_min_limit_reg[11]_0\
    );
\neutral_min_limit_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => neutral_min_limit_nxt(5),
      Q => neutral_min_limit(5),
      R => \neutral_min_limit_reg[11]_0\
    );
\neutral_min_limit_reg[5]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \neutral_min_limit_reg[5]_i_1_n_0\,
      CO(2) => \neutral_min_limit_reg[5]_i_1_n_1\,
      CO(1) => \neutral_min_limit_reg[5]_i_1_n_2\,
      CO(0) => \neutral_min_limit_reg[5]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => one_inc_max_limit(5 downto 3),
      DI(0) => '0',
      O(3 downto 0) => neutral_min_limit_nxt(5 downto 2),
      S(3) => \neutral_min_limit[5]_i_2_n_0\,
      S(2) => \neutral_min_limit[5]_i_3_n_0\,
      S(1) => \neutral_min_limit[5]_i_4_n_0\,
      S(0) => one_inc_max_limit(2)
    );
\neutral_min_limit_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => neutral_min_limit_nxt(6),
      Q => neutral_min_limit(6),
      R => \neutral_min_limit_reg[11]_0\
    );
\neutral_min_limit_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => neutral_min_limit_nxt(7),
      Q => neutral_min_limit(7),
      R => \neutral_min_limit_reg[11]_0\
    );
\neutral_min_limit_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => neutral_min_limit_nxt(8),
      Q => neutral_min_limit(8),
      R => \neutral_min_limit_reg[11]_0\
    );
\neutral_min_limit_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => neutral_min_limit_nxt(9),
      Q => neutral_min_limit(9),
      R => \neutral_min_limit_reg[11]_0\
    );
\neutral_min_limit_reg[9]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \neutral_min_limit_reg[5]_i_1_n_0\,
      CO(3) => \neutral_min_limit_reg[9]_i_1_n_0\,
      CO(2) => \neutral_min_limit_reg[9]_i_1_n_1\,
      CO(1) => \neutral_min_limit_reg[9]_i_1_n_2\,
      CO(0) => \neutral_min_limit_reg[9]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => one_inc_max_limit(9 downto 6),
      O(3 downto 0) => neutral_min_limit_nxt(9 downto 6),
      S(3) => \neutral_min_limit[9]_i_2_n_0\,
      S(2) => \neutral_min_limit[9]_i_3_n_0\,
      S(1) => \neutral_min_limit[9]_i_4_n_0\,
      S(0) => \neutral_min_limit[9]_i_5_n_0\
    );
\one_dec_max_limit[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => device_temp_init(1),
      I1 => device_temp_init(0),
      O => \one_dec_max_limit[1]_i_1_n_0\
    );
\one_dec_max_limit[4]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => device_temp_init(2),
      O => \one_dec_max_limit[4]_i_2_n_0\
    );
\one_dec_max_limit[8]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => device_temp_init(8),
      O => \one_dec_max_limit[8]_i_2_n_0\
    );
\one_dec_max_limit[8]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => device_temp_init(6),
      O => \one_dec_max_limit[8]_i_3_n_0\
    );
\one_dec_max_limit[8]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => device_temp_init(5),
      O => \one_dec_max_limit[8]_i_4_n_0\
    );
\one_dec_max_limit_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => one_dec_max_limit_nxt(10),
      Q => one_dec_max_limit(10),
      R => \one_inc_max_limit_reg[11]_0\
    );
\one_dec_max_limit_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => one_dec_max_limit_nxt(11),
      Q => one_dec_max_limit(11),
      R => \one_inc_max_limit_reg[11]_0\
    );
\one_dec_max_limit_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \one_dec_max_limit_reg[8]_i_1_n_0\,
      CO(3 downto 2) => \NLW_one_dec_max_limit_reg[11]_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \one_dec_max_limit_reg[11]_i_1_n_2\,
      CO(0) => \one_dec_max_limit_reg[11]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_one_dec_max_limit_reg[11]_i_1_O_UNCONNECTED\(3),
      O(2 downto 0) => one_dec_max_limit_nxt(11 downto 9),
      S(3) => '0',
      S(2 downto 0) => device_temp_init(11 downto 9)
    );
\one_dec_max_limit_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \one_dec_max_limit[1]_i_1_n_0\,
      Q => one_dec_max_limit(1),
      R => \one_inc_max_limit_reg[11]_0\
    );
\one_dec_max_limit_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => one_dec_max_limit_nxt(2),
      Q => one_dec_max_limit(2),
      R => \one_inc_max_limit_reg[11]_0\
    );
\one_dec_max_limit_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => one_dec_max_limit_nxt(3),
      Q => one_dec_max_limit(3),
      R => \one_inc_max_limit_reg[11]_0\
    );
\one_dec_max_limit_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => one_dec_max_limit_nxt(4),
      Q => one_dec_max_limit(4),
      R => \one_inc_max_limit_reg[11]_0\
    );
\one_dec_max_limit_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \one_dec_max_limit_reg[4]_i_1_n_0\,
      CO(2) => \one_dec_max_limit_reg[4]_i_1_n_1\,
      CO(1) => \one_dec_max_limit_reg[4]_i_1_n_2\,
      CO(0) => \one_dec_max_limit_reg[4]_i_1_n_3\,
      CYINIT => device_temp_init(0),
      DI(3 downto 2) => B"00",
      DI(1) => device_temp_init(2),
      DI(0) => '0',
      O(3 downto 1) => one_dec_max_limit_nxt(4 downto 2),
      O(0) => \NLW_one_dec_max_limit_reg[4]_i_1_O_UNCONNECTED\(0),
      S(3 downto 2) => device_temp_init(4 downto 3),
      S(1) => \one_dec_max_limit[4]_i_2_n_0\,
      S(0) => device_temp_init(1)
    );
\one_dec_max_limit_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => one_dec_max_limit_nxt(5),
      Q => one_dec_max_limit(5),
      R => \one_inc_max_limit_reg[11]_0\
    );
\one_dec_max_limit_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => one_dec_max_limit_nxt(6),
      Q => one_dec_max_limit(6),
      R => \one_inc_max_limit_reg[11]_0\
    );
\one_dec_max_limit_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => one_dec_max_limit_nxt(7),
      Q => one_dec_max_limit(7),
      R => \one_inc_max_limit_reg[11]_0\
    );
\one_dec_max_limit_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => one_dec_max_limit_nxt(8),
      Q => one_dec_max_limit(8),
      R => \one_inc_max_limit_reg[11]_0\
    );
\one_dec_max_limit_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \one_dec_max_limit_reg[4]_i_1_n_0\,
      CO(3) => \one_dec_max_limit_reg[8]_i_1_n_0\,
      CO(2) => \one_dec_max_limit_reg[8]_i_1_n_1\,
      CO(1) => \one_dec_max_limit_reg[8]_i_1_n_2\,
      CO(0) => \one_dec_max_limit_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => device_temp_init(8),
      DI(2) => '0',
      DI(1 downto 0) => device_temp_init(6 downto 5),
      O(3 downto 0) => one_dec_max_limit_nxt(8 downto 5),
      S(3) => \one_dec_max_limit[8]_i_2_n_0\,
      S(2) => device_temp_init(7),
      S(1) => \one_dec_max_limit[8]_i_3_n_0\,
      S(0) => \one_dec_max_limit[8]_i_4_n_0\
    );
\one_dec_max_limit_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => one_dec_max_limit_nxt(9),
      Q => one_dec_max_limit(9),
      R => \one_inc_max_limit_reg[11]_0\
    );
\one_dec_min_limit[11]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => neutral_max_limit(11),
      O => \one_dec_min_limit[11]_i_2_n_0\
    );
\one_dec_min_limit[11]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => neutral_max_limit(10),
      O => \one_dec_min_limit[11]_i_3_n_0\
    );
\one_dec_min_limit[5]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => neutral_max_limit(5),
      O => \one_dec_min_limit[5]_i_2_n_0\
    );
\one_dec_min_limit[5]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => neutral_max_limit(4),
      O => \one_dec_min_limit[5]_i_3_n_0\
    );
\one_dec_min_limit[5]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => neutral_max_limit(3),
      O => \one_dec_min_limit[5]_i_4_n_0\
    );
\one_dec_min_limit[9]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => neutral_max_limit(9),
      O => \one_dec_min_limit[9]_i_2_n_0\
    );
\one_dec_min_limit[9]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => neutral_max_limit(8),
      O => \one_dec_min_limit[9]_i_3_n_0\
    );
\one_dec_min_limit[9]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => neutral_max_limit(7),
      O => \one_dec_min_limit[9]_i_4_n_0\
    );
\one_dec_min_limit[9]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => neutral_max_limit(6),
      O => \one_dec_min_limit[9]_i_5_n_0\
    );
\one_dec_min_limit_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => one_dec_min_limit_nxt(10),
      Q => one_dec_min_limit(10),
      R => \three_dec_min_limit_reg[0]_0\(0)
    );
\one_dec_min_limit_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => one_dec_min_limit_nxt(11),
      Q => one_dec_min_limit(11),
      R => \three_dec_min_limit_reg[0]_0\(0)
    );
\one_dec_min_limit_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \one_dec_min_limit_reg[9]_i_1_n_0\,
      CO(3 downto 1) => \NLW_one_dec_min_limit_reg[11]_i_1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \one_dec_min_limit_reg[11]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => neutral_max_limit(10),
      O(3 downto 2) => \NLW_one_dec_min_limit_reg[11]_i_1_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => one_dec_min_limit_nxt(11 downto 10),
      S(3 downto 2) => B"00",
      S(1) => \one_dec_min_limit[11]_i_2_n_0\,
      S(0) => \one_dec_min_limit[11]_i_3_n_0\
    );
\one_dec_min_limit_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => one_dec_min_limit_nxt(2),
      Q => one_dec_min_limit(2),
      R => \three_dec_min_limit_reg[0]_0\(0)
    );
\one_dec_min_limit_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => one_dec_min_limit_nxt(3),
      Q => one_dec_min_limit(3),
      R => \three_dec_min_limit_reg[0]_0\(0)
    );
\one_dec_min_limit_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => one_dec_min_limit_nxt(4),
      Q => one_dec_min_limit(4),
      R => \three_dec_min_limit_reg[0]_0\(0)
    );
\one_dec_min_limit_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => one_dec_min_limit_nxt(5),
      Q => one_dec_min_limit(5),
      R => \three_dec_min_limit_reg[0]_0\(0)
    );
\one_dec_min_limit_reg[5]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \one_dec_min_limit_reg[5]_i_1_n_0\,
      CO(2) => \one_dec_min_limit_reg[5]_i_1_n_1\,
      CO(1) => \one_dec_min_limit_reg[5]_i_1_n_2\,
      CO(0) => \one_dec_min_limit_reg[5]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => neutral_max_limit(5 downto 3),
      DI(0) => '0',
      O(3 downto 0) => one_dec_min_limit_nxt(5 downto 2),
      S(3) => \one_dec_min_limit[5]_i_2_n_0\,
      S(2) => \one_dec_min_limit[5]_i_3_n_0\,
      S(1) => \one_dec_min_limit[5]_i_4_n_0\,
      S(0) => neutral_max_limit(2)
    );
\one_dec_min_limit_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => one_dec_min_limit_nxt(6),
      Q => one_dec_min_limit(6),
      R => \three_dec_min_limit_reg[0]_0\(0)
    );
\one_dec_min_limit_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => one_dec_min_limit_nxt(7),
      Q => one_dec_min_limit(7),
      R => \three_dec_min_limit_reg[0]_0\(0)
    );
\one_dec_min_limit_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => one_dec_min_limit_nxt(8),
      Q => one_dec_min_limit(8),
      R => \three_dec_min_limit_reg[0]_0\(0)
    );
\one_dec_min_limit_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => one_dec_min_limit_nxt(9),
      Q => one_dec_min_limit(9),
      R => \three_dec_min_limit_reg[0]_0\(0)
    );
\one_dec_min_limit_reg[9]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \one_dec_min_limit_reg[5]_i_1_n_0\,
      CO(3) => \one_dec_min_limit_reg[9]_i_1_n_0\,
      CO(2) => \one_dec_min_limit_reg[9]_i_1_n_1\,
      CO(1) => \one_dec_min_limit_reg[9]_i_1_n_2\,
      CO(0) => \one_dec_min_limit_reg[9]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => neutral_max_limit(9 downto 6),
      O(3 downto 0) => one_dec_min_limit_nxt(9 downto 6),
      S(3) => \one_dec_min_limit[9]_i_2_n_0\,
      S(2) => \one_dec_min_limit[9]_i_3_n_0\,
      S(1) => \one_dec_min_limit[9]_i_4_n_0\,
      S(0) => \one_dec_min_limit[9]_i_5_n_0\
    );
\one_inc_max_limit[11]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => device_temp_init(11),
      O => \one_inc_max_limit[11]_i_2_n_0\
    );
\one_inc_max_limit[11]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => device_temp_init(10),
      O => \one_inc_max_limit[11]_i_3_n_0\
    );
\one_inc_max_limit[11]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => device_temp_init(9),
      O => \one_inc_max_limit[11]_i_4_n_0\
    );
\one_inc_max_limit[4]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => device_temp_init(3),
      O => \one_inc_max_limit[4]_i_2_n_0\
    );
\one_inc_max_limit[8]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => device_temp_init(8),
      O => \one_inc_max_limit[8]_i_2_n_0\
    );
\one_inc_max_limit[8]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => device_temp_init(7),
      O => \one_inc_max_limit[8]_i_3_n_0\
    );
\one_inc_max_limit_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => one_inc_max_limit_nxt(10),
      Q => one_inc_max_limit(10),
      R => \one_inc_max_limit_reg[11]_0\
    );
\one_inc_max_limit_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => one_inc_max_limit_nxt(11),
      Q => one_inc_max_limit(11),
      R => \one_inc_max_limit_reg[11]_0\
    );
\one_inc_max_limit_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \one_inc_max_limit_reg[8]_i_1_n_0\,
      CO(3 downto 2) => \NLW_one_inc_max_limit_reg[11]_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \one_inc_max_limit_reg[11]_i_1_n_2\,
      CO(0) => \one_inc_max_limit_reg[11]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => device_temp_init(10 downto 9),
      O(3) => \NLW_one_inc_max_limit_reg[11]_i_1_O_UNCONNECTED\(3),
      O(2 downto 0) => one_inc_max_limit_nxt(11 downto 9),
      S(3) => '0',
      S(2) => \one_inc_max_limit[11]_i_2_n_0\,
      S(1) => \one_inc_max_limit[11]_i_3_n_0\,
      S(0) => \one_inc_max_limit[11]_i_4_n_0\
    );
\one_inc_max_limit_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => one_inc_max_limit_nxt(2),
      Q => one_inc_max_limit(2),
      R => \one_inc_max_limit_reg[11]_0\
    );
\one_inc_max_limit_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => one_inc_max_limit_nxt(3),
      Q => one_inc_max_limit(3),
      R => \one_inc_max_limit_reg[11]_0\
    );
\one_inc_max_limit_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => one_inc_max_limit_nxt(4),
      Q => one_inc_max_limit(4),
      R => \one_inc_max_limit_reg[11]_0\
    );
\one_inc_max_limit_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \one_inc_max_limit_reg[4]_i_1_n_0\,
      CO(2) => \one_inc_max_limit_reg[4]_i_1_n_1\,
      CO(1) => \one_inc_max_limit_reg[4]_i_1_n_2\,
      CO(0) => \one_inc_max_limit_reg[4]_i_1_n_3\,
      CYINIT => device_temp_init(0),
      DI(3) => '0',
      DI(2) => device_temp_init(3),
      DI(1 downto 0) => B"00",
      O(3 downto 1) => one_inc_max_limit_nxt(4 downto 2),
      O(0) => \NLW_one_inc_max_limit_reg[4]_i_1_O_UNCONNECTED\(0),
      S(3) => device_temp_init(4),
      S(2) => \one_inc_max_limit[4]_i_2_n_0\,
      S(1 downto 0) => device_temp_init(2 downto 1)
    );
\one_inc_max_limit_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => one_inc_max_limit_nxt(5),
      Q => one_inc_max_limit(5),
      R => \one_inc_max_limit_reg[11]_0\
    );
\one_inc_max_limit_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => one_inc_max_limit_nxt(6),
      Q => one_inc_max_limit(6),
      R => \one_inc_max_limit_reg[11]_0\
    );
\one_inc_max_limit_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => one_inc_max_limit_nxt(7),
      Q => one_inc_max_limit(7),
      R => \one_inc_max_limit_reg[11]_0\
    );
\one_inc_max_limit_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => one_inc_max_limit_nxt(8),
      Q => one_inc_max_limit(8),
      R => \one_inc_max_limit_reg[11]_0\
    );
\one_inc_max_limit_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \one_inc_max_limit_reg[4]_i_1_n_0\,
      CO(3) => \one_inc_max_limit_reg[8]_i_1_n_0\,
      CO(2) => \one_inc_max_limit_reg[8]_i_1_n_1\,
      CO(1) => \one_inc_max_limit_reg[8]_i_1_n_2\,
      CO(0) => \one_inc_max_limit_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => device_temp_init(8 downto 7),
      DI(1 downto 0) => B"00",
      O(3 downto 0) => one_inc_max_limit_nxt(8 downto 5),
      S(3) => \one_inc_max_limit[8]_i_2_n_0\,
      S(2) => \one_inc_max_limit[8]_i_3_n_0\,
      S(1 downto 0) => device_temp_init(6 downto 5)
    );
\one_inc_max_limit_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => one_inc_max_limit_nxt(9),
      Q => one_inc_max_limit(9),
      R => \one_inc_max_limit_reg[11]_0\
    );
\one_inc_min_limit[11]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => two_inc_max_limit(11),
      O => \one_inc_min_limit[11]_i_2_n_0\
    );
\one_inc_min_limit[11]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => two_inc_max_limit(10),
      O => \one_inc_min_limit[11]_i_3_n_0\
    );
\one_inc_min_limit[5]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => two_inc_max_limit(5),
      O => \one_inc_min_limit[5]_i_2_n_0\
    );
\one_inc_min_limit[5]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => two_inc_max_limit(4),
      O => \one_inc_min_limit[5]_i_3_n_0\
    );
\one_inc_min_limit[5]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => two_inc_max_limit(3),
      O => \one_inc_min_limit[5]_i_4_n_0\
    );
\one_inc_min_limit[9]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => two_inc_max_limit(9),
      O => \one_inc_min_limit[9]_i_2_n_0\
    );
\one_inc_min_limit[9]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => two_inc_max_limit(8),
      O => \one_inc_min_limit[9]_i_3_n_0\
    );
\one_inc_min_limit[9]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => two_inc_max_limit(7),
      O => \one_inc_min_limit[9]_i_4_n_0\
    );
\one_inc_min_limit[9]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => two_inc_max_limit(6),
      O => \one_inc_min_limit[9]_i_5_n_0\
    );
\one_inc_min_limit_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => one_inc_min_limit_nxt(10),
      Q => one_inc_min_limit(10),
      R => \three_dec_min_limit_reg[0]_0\(0)
    );
\one_inc_min_limit_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => one_inc_min_limit_nxt(11),
      Q => one_inc_min_limit(11),
      R => \three_dec_min_limit_reg[0]_0\(0)
    );
\one_inc_min_limit_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \one_inc_min_limit_reg[9]_i_1_n_0\,
      CO(3 downto 1) => \NLW_one_inc_min_limit_reg[11]_i_1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \one_inc_min_limit_reg[11]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => two_inc_max_limit(10),
      O(3 downto 2) => \NLW_one_inc_min_limit_reg[11]_i_1_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => one_inc_min_limit_nxt(11 downto 10),
      S(3 downto 2) => B"00",
      S(1) => \one_inc_min_limit[11]_i_2_n_0\,
      S(0) => \one_inc_min_limit[11]_i_3_n_0\
    );
\one_inc_min_limit_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => one_inc_min_limit_nxt(2),
      Q => one_inc_min_limit(2),
      R => \three_dec_min_limit_reg[0]_0\(0)
    );
\one_inc_min_limit_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => one_inc_min_limit_nxt(3),
      Q => one_inc_min_limit(3),
      R => \three_dec_min_limit_reg[0]_0\(0)
    );
\one_inc_min_limit_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => one_inc_min_limit_nxt(4),
      Q => one_inc_min_limit(4),
      R => \three_dec_min_limit_reg[0]_0\(0)
    );
\one_inc_min_limit_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => one_inc_min_limit_nxt(5),
      Q => one_inc_min_limit(5),
      R => \three_dec_min_limit_reg[0]_0\(0)
    );
\one_inc_min_limit_reg[5]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \one_inc_min_limit_reg[5]_i_1_n_0\,
      CO(2) => \one_inc_min_limit_reg[5]_i_1_n_1\,
      CO(1) => \one_inc_min_limit_reg[5]_i_1_n_2\,
      CO(0) => \one_inc_min_limit_reg[5]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => two_inc_max_limit(5 downto 3),
      DI(0) => '0',
      O(3 downto 0) => one_inc_min_limit_nxt(5 downto 2),
      S(3) => \one_inc_min_limit[5]_i_2_n_0\,
      S(2) => \one_inc_min_limit[5]_i_3_n_0\,
      S(1) => \one_inc_min_limit[5]_i_4_n_0\,
      S(0) => two_inc_max_limit(2)
    );
\one_inc_min_limit_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => one_inc_min_limit_nxt(6),
      Q => one_inc_min_limit(6),
      R => \three_dec_min_limit_reg[0]_0\(0)
    );
\one_inc_min_limit_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => one_inc_min_limit_nxt(7),
      Q => one_inc_min_limit(7),
      R => \three_dec_min_limit_reg[0]_0\(0)
    );
\one_inc_min_limit_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => one_inc_min_limit_nxt(8),
      Q => one_inc_min_limit(8),
      R => \three_dec_min_limit_reg[0]_0\(0)
    );
\one_inc_min_limit_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => one_inc_min_limit_nxt(9),
      Q => one_inc_min_limit(9),
      R => \three_dec_min_limit_reg[0]_0\(0)
    );
\one_inc_min_limit_reg[9]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \one_inc_min_limit_reg[5]_i_1_n_0\,
      CO(3) => \one_inc_min_limit_reg[9]_i_1_n_0\,
      CO(2) => \one_inc_min_limit_reg[9]_i_1_n_1\,
      CO(1) => \one_inc_min_limit_reg[9]_i_1_n_2\,
      CO(0) => \one_inc_min_limit_reg[9]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => two_inc_max_limit(9 downto 6),
      O(3 downto 0) => one_inc_min_limit_nxt(9 downto 6),
      S(3) => \one_inc_min_limit[9]_i_2_n_0\,
      S(2) => \one_inc_min_limit[9]_i_3_n_0\,
      S(1) => \one_inc_min_limit[9]_i_4_n_0\,
      S(0) => \one_inc_min_limit[9]_i_5_n_0\
    );
pi_f_dec_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8A88"
    )
        port map (
      I0 => \tempmon_state[10]_i_6_n_0\,
      I1 => \tempmon_state[10]_i_5_n_0\,
      I2 => pi_f_dec_i_2_n_0,
      I3 => update_temp_102,
      O => pi_f_dec_nxt
    );
pi_f_dec_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000077707770777"
    )
        port map (
      I0 => tempmon_state(3),
      I1 => temp_cmp_three_inc_max_102,
      I2 => temp_cmp_two_inc_max_102,
      I3 => tempmon_state(4),
      I4 => temp_cmp_one_inc_max_102,
      I5 => tempmon_state(5),
      O => pi_f_dec_i_2_n_0
    );
pi_f_dec_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => pi_f_dec_nxt,
      Q => \^tempmon_pi_f_dec\,
      R => \two_dec_max_limit_reg[0]_0\
    );
pi_f_inc_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF7555500000000"
    )
        port map (
      I0 => pi_f_inc_i_2_n_0,
      I1 => pi_f_inc_i_3_n_0,
      I2 => pi_f_inc_i_4_n_0,
      I3 => pi_f_inc_i_5_n_0,
      I4 => update_temp_102,
      I5 => \tempmon_state[10]_i_6_n_0\,
      O => pi_f_inc_nxt
    );
pi_f_inc_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FFF7FFF7FFF7FF"
    )
        port map (
      I0 => temp_cmp_one_inc_min_102,
      I1 => tempmon_state(5),
      I2 => temp_cmp_one_inc_max_102,
      I3 => update_temp_102,
      I4 => temp_cmp_four_dec_min_102,
      I5 => tempmon_state(10),
      O => pi_f_inc_i_2_n_0
    );
pi_f_inc_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7000000F777F777"
    )
        port map (
      I0 => tempmon_state(8),
      I1 => temp_cmp_two_dec_min_102,
      I2 => temp_cmp_two_dec_max_102,
      I3 => update_temp_102,
      I4 => temp_cmp_one_dec_max_102,
      I5 => pi_f_inc_i_6_n_0,
      O => pi_f_inc_i_3_n_0
    );
pi_f_inc_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"40FF404040404040"
    )
        port map (
      I0 => temp_cmp_three_inc_max_102,
      I1 => tempmon_state(3),
      I2 => temp_cmp_three_inc_min_102,
      I3 => temp_cmp_two_inc_max_102,
      I4 => tempmon_state(4),
      I5 => temp_cmp_two_inc_min_102,
      O => pi_f_inc_i_4_n_0
    );
pi_f_inc_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0808FF88FF08FF88"
    )
        port map (
      I0 => tempmon_state(9),
      I1 => temp_cmp_three_dec_min_102,
      I2 => temp_cmp_three_dec_max_102,
      I3 => pi_f_inc_i_7_n_0,
      I4 => update_temp_102,
      I5 => temp_cmp_neutral_max_102,
      O => pi_f_inc_i_5_n_0
    );
pi_f_inc_i_6: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => tempmon_state(7),
      I1 => temp_cmp_one_dec_min_102,
      O => pi_f_inc_i_6_n_0
    );
pi_f_inc_i_7: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => tempmon_state(6),
      I1 => temp_cmp_neutral_min_102,
      O => pi_f_inc_i_7_n_0
    );
pi_f_inc_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => pi_f_inc_nxt,
      Q => \^pi_f_inc_reg_0\,
      R => rstdiv0_sync_r1
    );
temp_cmp_four_dec_min_102_i_10: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => four_dec_min_limit(0),
      I1 => device_temp_101(0),
      I2 => device_temp_101(1),
      I3 => four_dec_min_limit(1),
      O => temp_cmp_four_dec_min_102_i_10_n_0
    );
temp_cmp_four_dec_min_102_i_11: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => four_dec_min_limit(6),
      I1 => device_temp_101(6),
      I2 => four_dec_min_limit(7),
      I3 => device_temp_101(7),
      O => temp_cmp_four_dec_min_102_i_11_n_0
    );
temp_cmp_four_dec_min_102_i_12: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => four_dec_min_limit(4),
      I1 => device_temp_101(4),
      I2 => four_dec_min_limit(5),
      I3 => device_temp_101(5),
      O => temp_cmp_four_dec_min_102_i_12_n_0
    );
temp_cmp_four_dec_min_102_i_13: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => four_dec_min_limit(2),
      I1 => device_temp_101(2),
      I2 => four_dec_min_limit(3),
      I3 => device_temp_101(3),
      O => temp_cmp_four_dec_min_102_i_13_n_0
    );
temp_cmp_four_dec_min_102_i_14: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => four_dec_min_limit(0),
      I1 => device_temp_101(0),
      I2 => four_dec_min_limit(1),
      I3 => device_temp_101(1),
      O => temp_cmp_four_dec_min_102_i_14_n_0
    );
temp_cmp_four_dec_min_102_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => four_dec_min_limit(10),
      I1 => device_temp_101(10),
      I2 => device_temp_101(11),
      I3 => four_dec_min_limit(11),
      O => temp_cmp_four_dec_min_102_i_3_n_0
    );
temp_cmp_four_dec_min_102_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => four_dec_min_limit(8),
      I1 => device_temp_101(8),
      I2 => device_temp_101(9),
      I3 => four_dec_min_limit(9),
      O => temp_cmp_four_dec_min_102_i_4_n_0
    );
temp_cmp_four_dec_min_102_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => four_dec_min_limit(10),
      I1 => device_temp_101(10),
      I2 => four_dec_min_limit(11),
      I3 => device_temp_101(11),
      O => temp_cmp_four_dec_min_102_i_5_n_0
    );
temp_cmp_four_dec_min_102_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => four_dec_min_limit(8),
      I1 => device_temp_101(8),
      I2 => four_dec_min_limit(9),
      I3 => device_temp_101(9),
      O => temp_cmp_four_dec_min_102_i_6_n_0
    );
temp_cmp_four_dec_min_102_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => four_dec_min_limit(6),
      I1 => device_temp_101(6),
      I2 => device_temp_101(7),
      I3 => four_dec_min_limit(7),
      O => temp_cmp_four_dec_min_102_i_7_n_0
    );
temp_cmp_four_dec_min_102_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => four_dec_min_limit(4),
      I1 => device_temp_101(4),
      I2 => device_temp_101(5),
      I3 => four_dec_min_limit(5),
      O => temp_cmp_four_dec_min_102_i_8_n_0
    );
temp_cmp_four_dec_min_102_i_9: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => four_dec_min_limit(2),
      I1 => device_temp_101(2),
      I2 => device_temp_101(3),
      I3 => four_dec_min_limit(3),
      O => temp_cmp_four_dec_min_102_i_9_n_0
    );
temp_cmp_four_dec_min_102_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => temp_cmp_four_dec_min_101,
      Q => temp_cmp_four_dec_min_102,
      R => '0'
    );
temp_cmp_four_dec_min_102_reg_i_1: unisim.vcomponents.CARRY4
     port map (
      CI => temp_cmp_four_dec_min_102_reg_i_2_n_0,
      CO(3 downto 2) => NLW_temp_cmp_four_dec_min_102_reg_i_1_CO_UNCONNECTED(3 downto 2),
      CO(1) => temp_cmp_four_dec_min_101,
      CO(0) => temp_cmp_four_dec_min_102_reg_i_1_n_3,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => temp_cmp_four_dec_min_102_i_3_n_0,
      DI(0) => temp_cmp_four_dec_min_102_i_4_n_0,
      O(3 downto 0) => NLW_temp_cmp_four_dec_min_102_reg_i_1_O_UNCONNECTED(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => temp_cmp_four_dec_min_102_i_5_n_0,
      S(0) => temp_cmp_four_dec_min_102_i_6_n_0
    );
temp_cmp_four_dec_min_102_reg_i_2: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => temp_cmp_four_dec_min_102_reg_i_2_n_0,
      CO(2) => temp_cmp_four_dec_min_102_reg_i_2_n_1,
      CO(1) => temp_cmp_four_dec_min_102_reg_i_2_n_2,
      CO(0) => temp_cmp_four_dec_min_102_reg_i_2_n_3,
      CYINIT => '0',
      DI(3) => temp_cmp_four_dec_min_102_i_7_n_0,
      DI(2) => temp_cmp_four_dec_min_102_i_8_n_0,
      DI(1) => temp_cmp_four_dec_min_102_i_9_n_0,
      DI(0) => temp_cmp_four_dec_min_102_i_10_n_0,
      O(3 downto 0) => NLW_temp_cmp_four_dec_min_102_reg_i_2_O_UNCONNECTED(3 downto 0),
      S(3) => temp_cmp_four_dec_min_102_i_11_n_0,
      S(2) => temp_cmp_four_dec_min_102_i_12_n_0,
      S(1) => temp_cmp_four_dec_min_102_i_13_n_0,
      S(0) => temp_cmp_four_dec_min_102_i_14_n_0
    );
temp_cmp_four_inc_max_102_i_10: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => device_temp_101(0),
      I1 => two_dec_max_limit(0),
      I2 => neutral_max_limit(1),
      I3 => device_temp_101(1),
      O => temp_cmp_four_inc_max_102_i_10_n_0
    );
temp_cmp_four_inc_max_102_i_11: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => device_temp_101(6),
      I1 => four_inc_max_limit(6),
      I2 => device_temp_101(7),
      I3 => four_inc_max_limit(7),
      O => temp_cmp_four_inc_max_102_i_11_n_0
    );
temp_cmp_four_inc_max_102_i_12: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => device_temp_101(4),
      I1 => four_inc_max_limit(4),
      I2 => device_temp_101(5),
      I3 => four_inc_max_limit(5),
      O => temp_cmp_four_inc_max_102_i_12_n_0
    );
temp_cmp_four_inc_max_102_i_13: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => device_temp_101(2),
      I1 => four_inc_max_limit(2),
      I2 => device_temp_101(3),
      I3 => four_inc_max_limit(3),
      O => temp_cmp_four_inc_max_102_i_13_n_0
    );
temp_cmp_four_inc_max_102_i_14: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => device_temp_101(0),
      I1 => two_dec_max_limit(0),
      I2 => device_temp_101(1),
      I3 => neutral_max_limit(1),
      O => temp_cmp_four_inc_max_102_i_14_n_0
    );
temp_cmp_four_inc_max_102_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => device_temp_101(10),
      I1 => four_inc_max_limit(10),
      I2 => four_inc_max_limit(11),
      I3 => device_temp_101(11),
      O => temp_cmp_four_inc_max_102_i_3_n_0
    );
temp_cmp_four_inc_max_102_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => device_temp_101(8),
      I1 => four_inc_max_limit(8),
      I2 => four_inc_max_limit(9),
      I3 => device_temp_101(9),
      O => temp_cmp_four_inc_max_102_i_4_n_0
    );
temp_cmp_four_inc_max_102_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => device_temp_101(10),
      I1 => four_inc_max_limit(10),
      I2 => device_temp_101(11),
      I3 => four_inc_max_limit(11),
      O => temp_cmp_four_inc_max_102_i_5_n_0
    );
temp_cmp_four_inc_max_102_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => device_temp_101(8),
      I1 => four_inc_max_limit(8),
      I2 => device_temp_101(9),
      I3 => four_inc_max_limit(9),
      O => temp_cmp_four_inc_max_102_i_6_n_0
    );
temp_cmp_four_inc_max_102_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => device_temp_101(6),
      I1 => four_inc_max_limit(6),
      I2 => four_inc_max_limit(7),
      I3 => device_temp_101(7),
      O => temp_cmp_four_inc_max_102_i_7_n_0
    );
temp_cmp_four_inc_max_102_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => device_temp_101(4),
      I1 => four_inc_max_limit(4),
      I2 => four_inc_max_limit(5),
      I3 => device_temp_101(5),
      O => temp_cmp_four_inc_max_102_i_8_n_0
    );
temp_cmp_four_inc_max_102_i_9: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => device_temp_101(2),
      I1 => four_inc_max_limit(2),
      I2 => four_inc_max_limit(3),
      I3 => device_temp_101(3),
      O => temp_cmp_four_inc_max_102_i_9_n_0
    );
temp_cmp_four_inc_max_102_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => temp_cmp_four_inc_max_101,
      Q => temp_cmp_four_inc_max_102,
      R => '0'
    );
temp_cmp_four_inc_max_102_reg_i_1: unisim.vcomponents.CARRY4
     port map (
      CI => temp_cmp_four_inc_max_102_reg_i_2_n_0,
      CO(3 downto 2) => NLW_temp_cmp_four_inc_max_102_reg_i_1_CO_UNCONNECTED(3 downto 2),
      CO(1) => temp_cmp_four_inc_max_101,
      CO(0) => temp_cmp_four_inc_max_102_reg_i_1_n_3,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => temp_cmp_four_inc_max_102_i_3_n_0,
      DI(0) => temp_cmp_four_inc_max_102_i_4_n_0,
      O(3 downto 0) => NLW_temp_cmp_four_inc_max_102_reg_i_1_O_UNCONNECTED(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => temp_cmp_four_inc_max_102_i_5_n_0,
      S(0) => temp_cmp_four_inc_max_102_i_6_n_0
    );
temp_cmp_four_inc_max_102_reg_i_2: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => temp_cmp_four_inc_max_102_reg_i_2_n_0,
      CO(2) => temp_cmp_four_inc_max_102_reg_i_2_n_1,
      CO(1) => temp_cmp_four_inc_max_102_reg_i_2_n_2,
      CO(0) => temp_cmp_four_inc_max_102_reg_i_2_n_3,
      CYINIT => '1',
      DI(3) => temp_cmp_four_inc_max_102_i_7_n_0,
      DI(2) => temp_cmp_four_inc_max_102_i_8_n_0,
      DI(1) => temp_cmp_four_inc_max_102_i_9_n_0,
      DI(0) => temp_cmp_four_inc_max_102_i_10_n_0,
      O(3 downto 0) => NLW_temp_cmp_four_inc_max_102_reg_i_2_O_UNCONNECTED(3 downto 0),
      S(3) => temp_cmp_four_inc_max_102_i_11_n_0,
      S(2) => temp_cmp_four_inc_max_102_i_12_n_0,
      S(1) => temp_cmp_four_inc_max_102_i_13_n_0,
      S(0) => temp_cmp_four_inc_max_102_i_14_n_0
    );
temp_cmp_neutral_max_102_i_10: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => device_temp_101(0),
      I1 => two_dec_max_limit(0),
      I2 => neutral_max_limit(1),
      I3 => device_temp_101(1),
      O => temp_cmp_neutral_max_102_i_10_n_0
    );
temp_cmp_neutral_max_102_i_11: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => device_temp_101(6),
      I1 => neutral_max_limit(6),
      I2 => device_temp_101(7),
      I3 => neutral_max_limit(7),
      O => temp_cmp_neutral_max_102_i_11_n_0
    );
temp_cmp_neutral_max_102_i_12: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => device_temp_101(4),
      I1 => neutral_max_limit(4),
      I2 => device_temp_101(5),
      I3 => neutral_max_limit(5),
      O => temp_cmp_neutral_max_102_i_12_n_0
    );
temp_cmp_neutral_max_102_i_13: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => device_temp_101(2),
      I1 => neutral_max_limit(2),
      I2 => device_temp_101(3),
      I3 => neutral_max_limit(3),
      O => temp_cmp_neutral_max_102_i_13_n_0
    );
temp_cmp_neutral_max_102_i_14: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => device_temp_101(0),
      I1 => two_dec_max_limit(0),
      I2 => device_temp_101(1),
      I3 => neutral_max_limit(1),
      O => temp_cmp_neutral_max_102_i_14_n_0
    );
temp_cmp_neutral_max_102_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => device_temp_101(10),
      I1 => neutral_max_limit(10),
      I2 => neutral_max_limit(11),
      I3 => device_temp_101(11),
      O => temp_cmp_neutral_max_102_i_3_n_0
    );
temp_cmp_neutral_max_102_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => device_temp_101(8),
      I1 => neutral_max_limit(8),
      I2 => neutral_max_limit(9),
      I3 => device_temp_101(9),
      O => temp_cmp_neutral_max_102_i_4_n_0
    );
temp_cmp_neutral_max_102_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => device_temp_101(10),
      I1 => neutral_max_limit(10),
      I2 => device_temp_101(11),
      I3 => neutral_max_limit(11),
      O => temp_cmp_neutral_max_102_i_5_n_0
    );
temp_cmp_neutral_max_102_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => device_temp_101(8),
      I1 => neutral_max_limit(8),
      I2 => device_temp_101(9),
      I3 => neutral_max_limit(9),
      O => temp_cmp_neutral_max_102_i_6_n_0
    );
temp_cmp_neutral_max_102_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => device_temp_101(6),
      I1 => neutral_max_limit(6),
      I2 => neutral_max_limit(7),
      I3 => device_temp_101(7),
      O => temp_cmp_neutral_max_102_i_7_n_0
    );
temp_cmp_neutral_max_102_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => device_temp_101(4),
      I1 => neutral_max_limit(4),
      I2 => neutral_max_limit(5),
      I3 => device_temp_101(5),
      O => temp_cmp_neutral_max_102_i_8_n_0
    );
temp_cmp_neutral_max_102_i_9: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => device_temp_101(2),
      I1 => neutral_max_limit(2),
      I2 => neutral_max_limit(3),
      I3 => device_temp_101(3),
      O => temp_cmp_neutral_max_102_i_9_n_0
    );
temp_cmp_neutral_max_102_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => temp_cmp_neutral_max_101,
      Q => temp_cmp_neutral_max_102,
      R => '0'
    );
temp_cmp_neutral_max_102_reg_i_1: unisim.vcomponents.CARRY4
     port map (
      CI => temp_cmp_neutral_max_102_reg_i_2_n_0,
      CO(3 downto 2) => NLW_temp_cmp_neutral_max_102_reg_i_1_CO_UNCONNECTED(3 downto 2),
      CO(1) => temp_cmp_neutral_max_101,
      CO(0) => temp_cmp_neutral_max_102_reg_i_1_n_3,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => temp_cmp_neutral_max_102_i_3_n_0,
      DI(0) => temp_cmp_neutral_max_102_i_4_n_0,
      O(3 downto 0) => NLW_temp_cmp_neutral_max_102_reg_i_1_O_UNCONNECTED(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => temp_cmp_neutral_max_102_i_5_n_0,
      S(0) => temp_cmp_neutral_max_102_i_6_n_0
    );
temp_cmp_neutral_max_102_reg_i_2: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => temp_cmp_neutral_max_102_reg_i_2_n_0,
      CO(2) => temp_cmp_neutral_max_102_reg_i_2_n_1,
      CO(1) => temp_cmp_neutral_max_102_reg_i_2_n_2,
      CO(0) => temp_cmp_neutral_max_102_reg_i_2_n_3,
      CYINIT => '1',
      DI(3) => temp_cmp_neutral_max_102_i_7_n_0,
      DI(2) => temp_cmp_neutral_max_102_i_8_n_0,
      DI(1) => temp_cmp_neutral_max_102_i_9_n_0,
      DI(0) => temp_cmp_neutral_max_102_i_10_n_0,
      O(3 downto 0) => NLW_temp_cmp_neutral_max_102_reg_i_2_O_UNCONNECTED(3 downto 0),
      S(3) => temp_cmp_neutral_max_102_i_11_n_0,
      S(2) => temp_cmp_neutral_max_102_i_12_n_0,
      S(1) => temp_cmp_neutral_max_102_i_13_n_0,
      S(0) => temp_cmp_neutral_max_102_i_14_n_0
    );
temp_cmp_neutral_min_102_i_10: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => three_dec_min_limit(0),
      I1 => device_temp_101(0),
      I2 => device_temp_101(1),
      I3 => two_inc_min_limit(1),
      O => temp_cmp_neutral_min_102_i_10_n_0
    );
temp_cmp_neutral_min_102_i_11: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => neutral_min_limit(6),
      I1 => device_temp_101(6),
      I2 => neutral_min_limit(7),
      I3 => device_temp_101(7),
      O => temp_cmp_neutral_min_102_i_11_n_0
    );
temp_cmp_neutral_min_102_i_12: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => neutral_min_limit(4),
      I1 => device_temp_101(4),
      I2 => neutral_min_limit(5),
      I3 => device_temp_101(5),
      O => temp_cmp_neutral_min_102_i_12_n_0
    );
temp_cmp_neutral_min_102_i_13: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => neutral_min_limit(2),
      I1 => device_temp_101(2),
      I2 => neutral_min_limit(3),
      I3 => device_temp_101(3),
      O => temp_cmp_neutral_min_102_i_13_n_0
    );
temp_cmp_neutral_min_102_i_14: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => three_dec_min_limit(0),
      I1 => device_temp_101(0),
      I2 => two_inc_min_limit(1),
      I3 => device_temp_101(1),
      O => temp_cmp_neutral_min_102_i_14_n_0
    );
temp_cmp_neutral_min_102_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => neutral_min_limit(10),
      I1 => device_temp_101(10),
      I2 => device_temp_101(11),
      I3 => neutral_min_limit(11),
      O => temp_cmp_neutral_min_102_i_3_n_0
    );
temp_cmp_neutral_min_102_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => neutral_min_limit(8),
      I1 => device_temp_101(8),
      I2 => device_temp_101(9),
      I3 => neutral_min_limit(9),
      O => temp_cmp_neutral_min_102_i_4_n_0
    );
temp_cmp_neutral_min_102_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => neutral_min_limit(10),
      I1 => device_temp_101(10),
      I2 => neutral_min_limit(11),
      I3 => device_temp_101(11),
      O => temp_cmp_neutral_min_102_i_5_n_0
    );
temp_cmp_neutral_min_102_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => neutral_min_limit(8),
      I1 => device_temp_101(8),
      I2 => neutral_min_limit(9),
      I3 => device_temp_101(9),
      O => temp_cmp_neutral_min_102_i_6_n_0
    );
temp_cmp_neutral_min_102_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => neutral_min_limit(6),
      I1 => device_temp_101(6),
      I2 => device_temp_101(7),
      I3 => neutral_min_limit(7),
      O => temp_cmp_neutral_min_102_i_7_n_0
    );
temp_cmp_neutral_min_102_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => neutral_min_limit(4),
      I1 => device_temp_101(4),
      I2 => device_temp_101(5),
      I3 => neutral_min_limit(5),
      O => temp_cmp_neutral_min_102_i_8_n_0
    );
temp_cmp_neutral_min_102_i_9: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => neutral_min_limit(2),
      I1 => device_temp_101(2),
      I2 => device_temp_101(3),
      I3 => neutral_min_limit(3),
      O => temp_cmp_neutral_min_102_i_9_n_0
    );
temp_cmp_neutral_min_102_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => temp_cmp_neutral_min_101,
      Q => temp_cmp_neutral_min_102,
      R => '0'
    );
temp_cmp_neutral_min_102_reg_i_1: unisim.vcomponents.CARRY4
     port map (
      CI => temp_cmp_neutral_min_102_reg_i_2_n_0,
      CO(3 downto 2) => NLW_temp_cmp_neutral_min_102_reg_i_1_CO_UNCONNECTED(3 downto 2),
      CO(1) => temp_cmp_neutral_min_101,
      CO(0) => temp_cmp_neutral_min_102_reg_i_1_n_3,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => temp_cmp_neutral_min_102_i_3_n_0,
      DI(0) => temp_cmp_neutral_min_102_i_4_n_0,
      O(3 downto 0) => NLW_temp_cmp_neutral_min_102_reg_i_1_O_UNCONNECTED(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => temp_cmp_neutral_min_102_i_5_n_0,
      S(0) => temp_cmp_neutral_min_102_i_6_n_0
    );
temp_cmp_neutral_min_102_reg_i_2: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => temp_cmp_neutral_min_102_reg_i_2_n_0,
      CO(2) => temp_cmp_neutral_min_102_reg_i_2_n_1,
      CO(1) => temp_cmp_neutral_min_102_reg_i_2_n_2,
      CO(0) => temp_cmp_neutral_min_102_reg_i_2_n_3,
      CYINIT => '0',
      DI(3) => temp_cmp_neutral_min_102_i_7_n_0,
      DI(2) => temp_cmp_neutral_min_102_i_8_n_0,
      DI(1) => temp_cmp_neutral_min_102_i_9_n_0,
      DI(0) => temp_cmp_neutral_min_102_i_10_n_0,
      O(3 downto 0) => NLW_temp_cmp_neutral_min_102_reg_i_2_O_UNCONNECTED(3 downto 0),
      S(3) => temp_cmp_neutral_min_102_i_11_n_0,
      S(2) => temp_cmp_neutral_min_102_i_12_n_0,
      S(1) => temp_cmp_neutral_min_102_i_13_n_0,
      S(0) => temp_cmp_neutral_min_102_i_14_n_0
    );
temp_cmp_one_dec_max_102_i_10: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => device_temp_101(0),
      I1 => two_dec_max_limit(0),
      I2 => one_dec_max_limit(1),
      I3 => device_temp_101(1),
      O => temp_cmp_one_dec_max_102_i_10_n_0
    );
temp_cmp_one_dec_max_102_i_11: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => device_temp_101(6),
      I1 => one_dec_max_limit(6),
      I2 => device_temp_101(7),
      I3 => one_dec_max_limit(7),
      O => temp_cmp_one_dec_max_102_i_11_n_0
    );
temp_cmp_one_dec_max_102_i_12: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => device_temp_101(4),
      I1 => one_dec_max_limit(4),
      I2 => device_temp_101(5),
      I3 => one_dec_max_limit(5),
      O => temp_cmp_one_dec_max_102_i_12_n_0
    );
temp_cmp_one_dec_max_102_i_13: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => device_temp_101(2),
      I1 => one_dec_max_limit(2),
      I2 => device_temp_101(3),
      I3 => one_dec_max_limit(3),
      O => temp_cmp_one_dec_max_102_i_13_n_0
    );
temp_cmp_one_dec_max_102_i_14: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => device_temp_101(0),
      I1 => two_dec_max_limit(0),
      I2 => device_temp_101(1),
      I3 => one_dec_max_limit(1),
      O => temp_cmp_one_dec_max_102_i_14_n_0
    );
temp_cmp_one_dec_max_102_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => device_temp_101(10),
      I1 => one_dec_max_limit(10),
      I2 => one_dec_max_limit(11),
      I3 => device_temp_101(11),
      O => temp_cmp_one_dec_max_102_i_3_n_0
    );
temp_cmp_one_dec_max_102_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => device_temp_101(8),
      I1 => one_dec_max_limit(8),
      I2 => one_dec_max_limit(9),
      I3 => device_temp_101(9),
      O => temp_cmp_one_dec_max_102_i_4_n_0
    );
temp_cmp_one_dec_max_102_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => device_temp_101(10),
      I1 => one_dec_max_limit(10),
      I2 => device_temp_101(11),
      I3 => one_dec_max_limit(11),
      O => temp_cmp_one_dec_max_102_i_5_n_0
    );
temp_cmp_one_dec_max_102_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => device_temp_101(8),
      I1 => one_dec_max_limit(8),
      I2 => device_temp_101(9),
      I3 => one_dec_max_limit(9),
      O => temp_cmp_one_dec_max_102_i_6_n_0
    );
temp_cmp_one_dec_max_102_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => device_temp_101(6),
      I1 => one_dec_max_limit(6),
      I2 => one_dec_max_limit(7),
      I3 => device_temp_101(7),
      O => temp_cmp_one_dec_max_102_i_7_n_0
    );
temp_cmp_one_dec_max_102_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => device_temp_101(4),
      I1 => one_dec_max_limit(4),
      I2 => one_dec_max_limit(5),
      I3 => device_temp_101(5),
      O => temp_cmp_one_dec_max_102_i_8_n_0
    );
temp_cmp_one_dec_max_102_i_9: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => device_temp_101(2),
      I1 => one_dec_max_limit(2),
      I2 => one_dec_max_limit(3),
      I3 => device_temp_101(3),
      O => temp_cmp_one_dec_max_102_i_9_n_0
    );
temp_cmp_one_dec_max_102_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => temp_cmp_one_dec_max_101,
      Q => temp_cmp_one_dec_max_102,
      R => '0'
    );
temp_cmp_one_dec_max_102_reg_i_1: unisim.vcomponents.CARRY4
     port map (
      CI => temp_cmp_one_dec_max_102_reg_i_2_n_0,
      CO(3 downto 2) => NLW_temp_cmp_one_dec_max_102_reg_i_1_CO_UNCONNECTED(3 downto 2),
      CO(1) => temp_cmp_one_dec_max_101,
      CO(0) => temp_cmp_one_dec_max_102_reg_i_1_n_3,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => temp_cmp_one_dec_max_102_i_3_n_0,
      DI(0) => temp_cmp_one_dec_max_102_i_4_n_0,
      O(3 downto 0) => NLW_temp_cmp_one_dec_max_102_reg_i_1_O_UNCONNECTED(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => temp_cmp_one_dec_max_102_i_5_n_0,
      S(0) => temp_cmp_one_dec_max_102_i_6_n_0
    );
temp_cmp_one_dec_max_102_reg_i_2: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => temp_cmp_one_dec_max_102_reg_i_2_n_0,
      CO(2) => temp_cmp_one_dec_max_102_reg_i_2_n_1,
      CO(1) => temp_cmp_one_dec_max_102_reg_i_2_n_2,
      CO(0) => temp_cmp_one_dec_max_102_reg_i_2_n_3,
      CYINIT => '1',
      DI(3) => temp_cmp_one_dec_max_102_i_7_n_0,
      DI(2) => temp_cmp_one_dec_max_102_i_8_n_0,
      DI(1) => temp_cmp_one_dec_max_102_i_9_n_0,
      DI(0) => temp_cmp_one_dec_max_102_i_10_n_0,
      O(3 downto 0) => NLW_temp_cmp_one_dec_max_102_reg_i_2_O_UNCONNECTED(3 downto 0),
      S(3) => temp_cmp_one_dec_max_102_i_11_n_0,
      S(2) => temp_cmp_one_dec_max_102_i_12_n_0,
      S(1) => temp_cmp_one_dec_max_102_i_13_n_0,
      S(0) => temp_cmp_one_dec_max_102_i_14_n_0
    );
temp_cmp_one_dec_min_102_i_10: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => three_dec_min_limit(0),
      I1 => device_temp_101(0),
      I2 => device_temp_101(1),
      I3 => three_inc_min_limit(1),
      O => temp_cmp_one_dec_min_102_i_10_n_0
    );
temp_cmp_one_dec_min_102_i_11: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => one_dec_min_limit(6),
      I1 => device_temp_101(6),
      I2 => one_dec_min_limit(7),
      I3 => device_temp_101(7),
      O => temp_cmp_one_dec_min_102_i_11_n_0
    );
temp_cmp_one_dec_min_102_i_12: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => one_dec_min_limit(4),
      I1 => device_temp_101(4),
      I2 => one_dec_min_limit(5),
      I3 => device_temp_101(5),
      O => temp_cmp_one_dec_min_102_i_12_n_0
    );
temp_cmp_one_dec_min_102_i_13: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => one_dec_min_limit(2),
      I1 => device_temp_101(2),
      I2 => one_dec_min_limit(3),
      I3 => device_temp_101(3),
      O => temp_cmp_one_dec_min_102_i_13_n_0
    );
temp_cmp_one_dec_min_102_i_14: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => three_dec_min_limit(0),
      I1 => device_temp_101(0),
      I2 => three_inc_min_limit(1),
      I3 => device_temp_101(1),
      O => temp_cmp_one_dec_min_102_i_14_n_0
    );
temp_cmp_one_dec_min_102_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => one_dec_min_limit(10),
      I1 => device_temp_101(10),
      I2 => device_temp_101(11),
      I3 => one_dec_min_limit(11),
      O => temp_cmp_one_dec_min_102_i_3_n_0
    );
temp_cmp_one_dec_min_102_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => one_dec_min_limit(8),
      I1 => device_temp_101(8),
      I2 => device_temp_101(9),
      I3 => one_dec_min_limit(9),
      O => temp_cmp_one_dec_min_102_i_4_n_0
    );
temp_cmp_one_dec_min_102_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => one_dec_min_limit(10),
      I1 => device_temp_101(10),
      I2 => one_dec_min_limit(11),
      I3 => device_temp_101(11),
      O => temp_cmp_one_dec_min_102_i_5_n_0
    );
temp_cmp_one_dec_min_102_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => one_dec_min_limit(8),
      I1 => device_temp_101(8),
      I2 => one_dec_min_limit(9),
      I3 => device_temp_101(9),
      O => temp_cmp_one_dec_min_102_i_6_n_0
    );
temp_cmp_one_dec_min_102_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => one_dec_min_limit(6),
      I1 => device_temp_101(6),
      I2 => device_temp_101(7),
      I3 => one_dec_min_limit(7),
      O => temp_cmp_one_dec_min_102_i_7_n_0
    );
temp_cmp_one_dec_min_102_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => one_dec_min_limit(4),
      I1 => device_temp_101(4),
      I2 => device_temp_101(5),
      I3 => one_dec_min_limit(5),
      O => temp_cmp_one_dec_min_102_i_8_n_0
    );
temp_cmp_one_dec_min_102_i_9: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => one_dec_min_limit(2),
      I1 => device_temp_101(2),
      I2 => device_temp_101(3),
      I3 => one_dec_min_limit(3),
      O => temp_cmp_one_dec_min_102_i_9_n_0
    );
temp_cmp_one_dec_min_102_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => temp_cmp_one_dec_min_101,
      Q => temp_cmp_one_dec_min_102,
      R => '0'
    );
temp_cmp_one_dec_min_102_reg_i_1: unisim.vcomponents.CARRY4
     port map (
      CI => temp_cmp_one_dec_min_102_reg_i_2_n_0,
      CO(3 downto 2) => NLW_temp_cmp_one_dec_min_102_reg_i_1_CO_UNCONNECTED(3 downto 2),
      CO(1) => temp_cmp_one_dec_min_101,
      CO(0) => temp_cmp_one_dec_min_102_reg_i_1_n_3,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => temp_cmp_one_dec_min_102_i_3_n_0,
      DI(0) => temp_cmp_one_dec_min_102_i_4_n_0,
      O(3 downto 0) => NLW_temp_cmp_one_dec_min_102_reg_i_1_O_UNCONNECTED(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => temp_cmp_one_dec_min_102_i_5_n_0,
      S(0) => temp_cmp_one_dec_min_102_i_6_n_0
    );
temp_cmp_one_dec_min_102_reg_i_2: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => temp_cmp_one_dec_min_102_reg_i_2_n_0,
      CO(2) => temp_cmp_one_dec_min_102_reg_i_2_n_1,
      CO(1) => temp_cmp_one_dec_min_102_reg_i_2_n_2,
      CO(0) => temp_cmp_one_dec_min_102_reg_i_2_n_3,
      CYINIT => '0',
      DI(3) => temp_cmp_one_dec_min_102_i_7_n_0,
      DI(2) => temp_cmp_one_dec_min_102_i_8_n_0,
      DI(1) => temp_cmp_one_dec_min_102_i_9_n_0,
      DI(0) => temp_cmp_one_dec_min_102_i_10_n_0,
      O(3 downto 0) => NLW_temp_cmp_one_dec_min_102_reg_i_2_O_UNCONNECTED(3 downto 0),
      S(3) => temp_cmp_one_dec_min_102_i_11_n_0,
      S(2) => temp_cmp_one_dec_min_102_i_12_n_0,
      S(1) => temp_cmp_one_dec_min_102_i_13_n_0,
      S(0) => temp_cmp_one_dec_min_102_i_14_n_0
    );
temp_cmp_one_inc_max_102_i_10: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => device_temp_101(0),
      I1 => two_dec_max_limit(0),
      I2 => one_dec_max_limit(1),
      I3 => device_temp_101(1),
      O => temp_cmp_one_inc_max_102_i_10_n_0
    );
temp_cmp_one_inc_max_102_i_11: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => device_temp_101(6),
      I1 => one_inc_max_limit(6),
      I2 => device_temp_101(7),
      I3 => one_inc_max_limit(7),
      O => temp_cmp_one_inc_max_102_i_11_n_0
    );
temp_cmp_one_inc_max_102_i_12: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => device_temp_101(4),
      I1 => one_inc_max_limit(4),
      I2 => device_temp_101(5),
      I3 => one_inc_max_limit(5),
      O => temp_cmp_one_inc_max_102_i_12_n_0
    );
temp_cmp_one_inc_max_102_i_13: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => device_temp_101(2),
      I1 => one_inc_max_limit(2),
      I2 => device_temp_101(3),
      I3 => one_inc_max_limit(3),
      O => temp_cmp_one_inc_max_102_i_13_n_0
    );
temp_cmp_one_inc_max_102_i_14: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => device_temp_101(0),
      I1 => two_dec_max_limit(0),
      I2 => device_temp_101(1),
      I3 => one_dec_max_limit(1),
      O => temp_cmp_one_inc_max_102_i_14_n_0
    );
temp_cmp_one_inc_max_102_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => device_temp_101(10),
      I1 => one_inc_max_limit(10),
      I2 => one_inc_max_limit(11),
      I3 => device_temp_101(11),
      O => temp_cmp_one_inc_max_102_i_3_n_0
    );
temp_cmp_one_inc_max_102_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => device_temp_101(8),
      I1 => one_inc_max_limit(8),
      I2 => one_inc_max_limit(9),
      I3 => device_temp_101(9),
      O => temp_cmp_one_inc_max_102_i_4_n_0
    );
temp_cmp_one_inc_max_102_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => device_temp_101(10),
      I1 => one_inc_max_limit(10),
      I2 => device_temp_101(11),
      I3 => one_inc_max_limit(11),
      O => temp_cmp_one_inc_max_102_i_5_n_0
    );
temp_cmp_one_inc_max_102_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => device_temp_101(8),
      I1 => one_inc_max_limit(8),
      I2 => device_temp_101(9),
      I3 => one_inc_max_limit(9),
      O => temp_cmp_one_inc_max_102_i_6_n_0
    );
temp_cmp_one_inc_max_102_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => device_temp_101(6),
      I1 => one_inc_max_limit(6),
      I2 => one_inc_max_limit(7),
      I3 => device_temp_101(7),
      O => temp_cmp_one_inc_max_102_i_7_n_0
    );
temp_cmp_one_inc_max_102_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => device_temp_101(4),
      I1 => one_inc_max_limit(4),
      I2 => one_inc_max_limit(5),
      I3 => device_temp_101(5),
      O => temp_cmp_one_inc_max_102_i_8_n_0
    );
temp_cmp_one_inc_max_102_i_9: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => device_temp_101(2),
      I1 => one_inc_max_limit(2),
      I2 => one_inc_max_limit(3),
      I3 => device_temp_101(3),
      O => temp_cmp_one_inc_max_102_i_9_n_0
    );
temp_cmp_one_inc_max_102_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => temp_cmp_one_inc_max_101,
      Q => temp_cmp_one_inc_max_102,
      R => '0'
    );
temp_cmp_one_inc_max_102_reg_i_1: unisim.vcomponents.CARRY4
     port map (
      CI => temp_cmp_one_inc_max_102_reg_i_2_n_0,
      CO(3 downto 2) => NLW_temp_cmp_one_inc_max_102_reg_i_1_CO_UNCONNECTED(3 downto 2),
      CO(1) => temp_cmp_one_inc_max_101,
      CO(0) => temp_cmp_one_inc_max_102_reg_i_1_n_3,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => temp_cmp_one_inc_max_102_i_3_n_0,
      DI(0) => temp_cmp_one_inc_max_102_i_4_n_0,
      O(3 downto 0) => NLW_temp_cmp_one_inc_max_102_reg_i_1_O_UNCONNECTED(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => temp_cmp_one_inc_max_102_i_5_n_0,
      S(0) => temp_cmp_one_inc_max_102_i_6_n_0
    );
temp_cmp_one_inc_max_102_reg_i_2: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => temp_cmp_one_inc_max_102_reg_i_2_n_0,
      CO(2) => temp_cmp_one_inc_max_102_reg_i_2_n_1,
      CO(1) => temp_cmp_one_inc_max_102_reg_i_2_n_2,
      CO(0) => temp_cmp_one_inc_max_102_reg_i_2_n_3,
      CYINIT => '1',
      DI(3) => temp_cmp_one_inc_max_102_i_7_n_0,
      DI(2) => temp_cmp_one_inc_max_102_i_8_n_0,
      DI(1) => temp_cmp_one_inc_max_102_i_9_n_0,
      DI(0) => temp_cmp_one_inc_max_102_i_10_n_0,
      O(3 downto 0) => NLW_temp_cmp_one_inc_max_102_reg_i_2_O_UNCONNECTED(3 downto 0),
      S(3) => temp_cmp_one_inc_max_102_i_11_n_0,
      S(2) => temp_cmp_one_inc_max_102_i_12_n_0,
      S(1) => temp_cmp_one_inc_max_102_i_13_n_0,
      S(0) => temp_cmp_one_inc_max_102_i_14_n_0
    );
temp_cmp_one_inc_min_102_i_10: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => three_dec_min_limit(0),
      I1 => device_temp_101(0),
      I2 => device_temp_101(1),
      I3 => three_inc_min_limit(1),
      O => temp_cmp_one_inc_min_102_i_10_n_0
    );
temp_cmp_one_inc_min_102_i_11: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => one_inc_min_limit(6),
      I1 => device_temp_101(6),
      I2 => one_inc_min_limit(7),
      I3 => device_temp_101(7),
      O => temp_cmp_one_inc_min_102_i_11_n_0
    );
temp_cmp_one_inc_min_102_i_12: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => one_inc_min_limit(4),
      I1 => device_temp_101(4),
      I2 => one_inc_min_limit(5),
      I3 => device_temp_101(5),
      O => temp_cmp_one_inc_min_102_i_12_n_0
    );
temp_cmp_one_inc_min_102_i_13: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => one_inc_min_limit(2),
      I1 => device_temp_101(2),
      I2 => one_inc_min_limit(3),
      I3 => device_temp_101(3),
      O => temp_cmp_one_inc_min_102_i_13_n_0
    );
temp_cmp_one_inc_min_102_i_14: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => three_dec_min_limit(0),
      I1 => device_temp_101(0),
      I2 => three_inc_min_limit(1),
      I3 => device_temp_101(1),
      O => temp_cmp_one_inc_min_102_i_14_n_0
    );
temp_cmp_one_inc_min_102_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => one_inc_min_limit(10),
      I1 => device_temp_101(10),
      I2 => device_temp_101(11),
      I3 => one_inc_min_limit(11),
      O => temp_cmp_one_inc_min_102_i_3_n_0
    );
temp_cmp_one_inc_min_102_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => one_inc_min_limit(8),
      I1 => device_temp_101(8),
      I2 => device_temp_101(9),
      I3 => one_inc_min_limit(9),
      O => temp_cmp_one_inc_min_102_i_4_n_0
    );
temp_cmp_one_inc_min_102_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => one_inc_min_limit(10),
      I1 => device_temp_101(10),
      I2 => one_inc_min_limit(11),
      I3 => device_temp_101(11),
      O => temp_cmp_one_inc_min_102_i_5_n_0
    );
temp_cmp_one_inc_min_102_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => one_inc_min_limit(8),
      I1 => device_temp_101(8),
      I2 => one_inc_min_limit(9),
      I3 => device_temp_101(9),
      O => temp_cmp_one_inc_min_102_i_6_n_0
    );
temp_cmp_one_inc_min_102_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => one_inc_min_limit(6),
      I1 => device_temp_101(6),
      I2 => device_temp_101(7),
      I3 => one_inc_min_limit(7),
      O => temp_cmp_one_inc_min_102_i_7_n_0
    );
temp_cmp_one_inc_min_102_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => one_inc_min_limit(4),
      I1 => device_temp_101(4),
      I2 => device_temp_101(5),
      I3 => one_inc_min_limit(5),
      O => temp_cmp_one_inc_min_102_i_8_n_0
    );
temp_cmp_one_inc_min_102_i_9: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => one_inc_min_limit(2),
      I1 => device_temp_101(2),
      I2 => device_temp_101(3),
      I3 => one_inc_min_limit(3),
      O => temp_cmp_one_inc_min_102_i_9_n_0
    );
temp_cmp_one_inc_min_102_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => temp_cmp_one_inc_min_101,
      Q => temp_cmp_one_inc_min_102,
      R => '0'
    );
temp_cmp_one_inc_min_102_reg_i_1: unisim.vcomponents.CARRY4
     port map (
      CI => temp_cmp_one_inc_min_102_reg_i_2_n_0,
      CO(3 downto 2) => NLW_temp_cmp_one_inc_min_102_reg_i_1_CO_UNCONNECTED(3 downto 2),
      CO(1) => temp_cmp_one_inc_min_101,
      CO(0) => temp_cmp_one_inc_min_102_reg_i_1_n_3,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => temp_cmp_one_inc_min_102_i_3_n_0,
      DI(0) => temp_cmp_one_inc_min_102_i_4_n_0,
      O(3 downto 0) => NLW_temp_cmp_one_inc_min_102_reg_i_1_O_UNCONNECTED(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => temp_cmp_one_inc_min_102_i_5_n_0,
      S(0) => temp_cmp_one_inc_min_102_i_6_n_0
    );
temp_cmp_one_inc_min_102_reg_i_2: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => temp_cmp_one_inc_min_102_reg_i_2_n_0,
      CO(2) => temp_cmp_one_inc_min_102_reg_i_2_n_1,
      CO(1) => temp_cmp_one_inc_min_102_reg_i_2_n_2,
      CO(0) => temp_cmp_one_inc_min_102_reg_i_2_n_3,
      CYINIT => '0',
      DI(3) => temp_cmp_one_inc_min_102_i_7_n_0,
      DI(2) => temp_cmp_one_inc_min_102_i_8_n_0,
      DI(1) => temp_cmp_one_inc_min_102_i_9_n_0,
      DI(0) => temp_cmp_one_inc_min_102_i_10_n_0,
      O(3 downto 0) => NLW_temp_cmp_one_inc_min_102_reg_i_2_O_UNCONNECTED(3 downto 0),
      S(3) => temp_cmp_one_inc_min_102_i_11_n_0,
      S(2) => temp_cmp_one_inc_min_102_i_12_n_0,
      S(1) => temp_cmp_one_inc_min_102_i_13_n_0,
      S(0) => temp_cmp_one_inc_min_102_i_14_n_0
    );
temp_cmp_three_dec_max_102_i_10: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => device_temp_101(0),
      I1 => three_dec_max_limit(0),
      I2 => three_dec_max_limit(1),
      I3 => device_temp_101(1),
      O => temp_cmp_three_dec_max_102_i_10_n_0
    );
temp_cmp_three_dec_max_102_i_11: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => device_temp_101(6),
      I1 => three_dec_max_limit(6),
      I2 => device_temp_101(7),
      I3 => three_dec_max_limit(7),
      O => temp_cmp_three_dec_max_102_i_11_n_0
    );
temp_cmp_three_dec_max_102_i_12: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => device_temp_101(4),
      I1 => three_dec_max_limit(4),
      I2 => device_temp_101(5),
      I3 => three_dec_max_limit(5),
      O => temp_cmp_three_dec_max_102_i_12_n_0
    );
temp_cmp_three_dec_max_102_i_13: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => device_temp_101(2),
      I1 => three_dec_max_limit(2),
      I2 => device_temp_101(3),
      I3 => three_dec_max_limit(3),
      O => temp_cmp_three_dec_max_102_i_13_n_0
    );
temp_cmp_three_dec_max_102_i_14: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => device_temp_101(0),
      I1 => three_dec_max_limit(0),
      I2 => device_temp_101(1),
      I3 => three_dec_max_limit(1),
      O => temp_cmp_three_dec_max_102_i_14_n_0
    );
temp_cmp_three_dec_max_102_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => device_temp_101(10),
      I1 => three_dec_max_limit(10),
      I2 => three_dec_max_limit(11),
      I3 => device_temp_101(11),
      O => temp_cmp_three_dec_max_102_i_3_n_0
    );
temp_cmp_three_dec_max_102_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => device_temp_101(8),
      I1 => three_dec_max_limit(8),
      I2 => three_dec_max_limit(9),
      I3 => device_temp_101(9),
      O => temp_cmp_three_dec_max_102_i_4_n_0
    );
temp_cmp_three_dec_max_102_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => device_temp_101(10),
      I1 => three_dec_max_limit(10),
      I2 => device_temp_101(11),
      I3 => three_dec_max_limit(11),
      O => temp_cmp_three_dec_max_102_i_5_n_0
    );
temp_cmp_three_dec_max_102_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => device_temp_101(8),
      I1 => three_dec_max_limit(8),
      I2 => device_temp_101(9),
      I3 => three_dec_max_limit(9),
      O => temp_cmp_three_dec_max_102_i_6_n_0
    );
temp_cmp_three_dec_max_102_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => device_temp_101(6),
      I1 => three_dec_max_limit(6),
      I2 => three_dec_max_limit(7),
      I3 => device_temp_101(7),
      O => temp_cmp_three_dec_max_102_i_7_n_0
    );
temp_cmp_three_dec_max_102_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => device_temp_101(4),
      I1 => three_dec_max_limit(4),
      I2 => three_dec_max_limit(5),
      I3 => device_temp_101(5),
      O => temp_cmp_three_dec_max_102_i_8_n_0
    );
temp_cmp_three_dec_max_102_i_9: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => device_temp_101(2),
      I1 => three_dec_max_limit(2),
      I2 => three_dec_max_limit(3),
      I3 => device_temp_101(3),
      O => temp_cmp_three_dec_max_102_i_9_n_0
    );
temp_cmp_three_dec_max_102_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => temp_cmp_three_dec_max_101,
      Q => temp_cmp_three_dec_max_102,
      R => '0'
    );
temp_cmp_three_dec_max_102_reg_i_1: unisim.vcomponents.CARRY4
     port map (
      CI => temp_cmp_three_dec_max_102_reg_i_2_n_0,
      CO(3 downto 2) => NLW_temp_cmp_three_dec_max_102_reg_i_1_CO_UNCONNECTED(3 downto 2),
      CO(1) => temp_cmp_three_dec_max_101,
      CO(0) => temp_cmp_three_dec_max_102_reg_i_1_n_3,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => temp_cmp_three_dec_max_102_i_3_n_0,
      DI(0) => temp_cmp_three_dec_max_102_i_4_n_0,
      O(3 downto 0) => NLW_temp_cmp_three_dec_max_102_reg_i_1_O_UNCONNECTED(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => temp_cmp_three_dec_max_102_i_5_n_0,
      S(0) => temp_cmp_three_dec_max_102_i_6_n_0
    );
temp_cmp_three_dec_max_102_reg_i_2: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => temp_cmp_three_dec_max_102_reg_i_2_n_0,
      CO(2) => temp_cmp_three_dec_max_102_reg_i_2_n_1,
      CO(1) => temp_cmp_three_dec_max_102_reg_i_2_n_2,
      CO(0) => temp_cmp_three_dec_max_102_reg_i_2_n_3,
      CYINIT => '1',
      DI(3) => temp_cmp_three_dec_max_102_i_7_n_0,
      DI(2) => temp_cmp_three_dec_max_102_i_8_n_0,
      DI(1) => temp_cmp_three_dec_max_102_i_9_n_0,
      DI(0) => temp_cmp_three_dec_max_102_i_10_n_0,
      O(3 downto 0) => NLW_temp_cmp_three_dec_max_102_reg_i_2_O_UNCONNECTED(3 downto 0),
      S(3) => temp_cmp_three_dec_max_102_i_11_n_0,
      S(2) => temp_cmp_three_dec_max_102_i_12_n_0,
      S(1) => temp_cmp_three_dec_max_102_i_13_n_0,
      S(0) => temp_cmp_three_dec_max_102_i_14_n_0
    );
temp_cmp_three_dec_min_102_i_10: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => three_dec_min_limit(0),
      I1 => device_temp_101(0),
      I2 => device_temp_101(1),
      I3 => three_dec_min_limit(1),
      O => temp_cmp_three_dec_min_102_i_10_n_0
    );
temp_cmp_three_dec_min_102_i_11: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => three_dec_min_limit(6),
      I1 => device_temp_101(6),
      I2 => three_dec_min_limit(7),
      I3 => device_temp_101(7),
      O => temp_cmp_three_dec_min_102_i_11_n_0
    );
temp_cmp_three_dec_min_102_i_12: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => three_dec_min_limit(4),
      I1 => device_temp_101(4),
      I2 => three_dec_min_limit(5),
      I3 => device_temp_101(5),
      O => temp_cmp_three_dec_min_102_i_12_n_0
    );
temp_cmp_three_dec_min_102_i_13: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => three_dec_min_limit(2),
      I1 => device_temp_101(2),
      I2 => three_dec_min_limit(3),
      I3 => device_temp_101(3),
      O => temp_cmp_three_dec_min_102_i_13_n_0
    );
temp_cmp_three_dec_min_102_i_14: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => three_dec_min_limit(0),
      I1 => device_temp_101(0),
      I2 => three_dec_min_limit(1),
      I3 => device_temp_101(1),
      O => temp_cmp_three_dec_min_102_i_14_n_0
    );
temp_cmp_three_dec_min_102_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => three_dec_min_limit(10),
      I1 => device_temp_101(10),
      I2 => device_temp_101(11),
      I3 => three_dec_min_limit(11),
      O => temp_cmp_three_dec_min_102_i_3_n_0
    );
temp_cmp_three_dec_min_102_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => three_dec_min_limit(8),
      I1 => device_temp_101(8),
      I2 => device_temp_101(9),
      I3 => three_dec_min_limit(9),
      O => temp_cmp_three_dec_min_102_i_4_n_0
    );
temp_cmp_three_dec_min_102_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => three_dec_min_limit(10),
      I1 => device_temp_101(10),
      I2 => three_dec_min_limit(11),
      I3 => device_temp_101(11),
      O => temp_cmp_three_dec_min_102_i_5_n_0
    );
temp_cmp_three_dec_min_102_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => three_dec_min_limit(8),
      I1 => device_temp_101(8),
      I2 => three_dec_min_limit(9),
      I3 => device_temp_101(9),
      O => temp_cmp_three_dec_min_102_i_6_n_0
    );
temp_cmp_three_dec_min_102_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => three_dec_min_limit(6),
      I1 => device_temp_101(6),
      I2 => device_temp_101(7),
      I3 => three_dec_min_limit(7),
      O => temp_cmp_three_dec_min_102_i_7_n_0
    );
temp_cmp_three_dec_min_102_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => three_dec_min_limit(4),
      I1 => device_temp_101(4),
      I2 => device_temp_101(5),
      I3 => three_dec_min_limit(5),
      O => temp_cmp_three_dec_min_102_i_8_n_0
    );
temp_cmp_three_dec_min_102_i_9: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => three_dec_min_limit(2),
      I1 => device_temp_101(2),
      I2 => device_temp_101(3),
      I3 => three_dec_min_limit(3),
      O => temp_cmp_three_dec_min_102_i_9_n_0
    );
temp_cmp_three_dec_min_102_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => temp_cmp_three_dec_min_101,
      Q => temp_cmp_three_dec_min_102,
      R => '0'
    );
temp_cmp_three_dec_min_102_reg_i_1: unisim.vcomponents.CARRY4
     port map (
      CI => temp_cmp_three_dec_min_102_reg_i_2_n_0,
      CO(3 downto 2) => NLW_temp_cmp_three_dec_min_102_reg_i_1_CO_UNCONNECTED(3 downto 2),
      CO(1) => temp_cmp_three_dec_min_101,
      CO(0) => temp_cmp_three_dec_min_102_reg_i_1_n_3,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => temp_cmp_three_dec_min_102_i_3_n_0,
      DI(0) => temp_cmp_three_dec_min_102_i_4_n_0,
      O(3 downto 0) => NLW_temp_cmp_three_dec_min_102_reg_i_1_O_UNCONNECTED(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => temp_cmp_three_dec_min_102_i_5_n_0,
      S(0) => temp_cmp_three_dec_min_102_i_6_n_0
    );
temp_cmp_three_dec_min_102_reg_i_2: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => temp_cmp_three_dec_min_102_reg_i_2_n_0,
      CO(2) => temp_cmp_three_dec_min_102_reg_i_2_n_1,
      CO(1) => temp_cmp_three_dec_min_102_reg_i_2_n_2,
      CO(0) => temp_cmp_three_dec_min_102_reg_i_2_n_3,
      CYINIT => '0',
      DI(3) => temp_cmp_three_dec_min_102_i_7_n_0,
      DI(2) => temp_cmp_three_dec_min_102_i_8_n_0,
      DI(1) => temp_cmp_three_dec_min_102_i_9_n_0,
      DI(0) => temp_cmp_three_dec_min_102_i_10_n_0,
      O(3 downto 0) => NLW_temp_cmp_three_dec_min_102_reg_i_2_O_UNCONNECTED(3 downto 0),
      S(3) => temp_cmp_three_dec_min_102_i_11_n_0,
      S(2) => temp_cmp_three_dec_min_102_i_12_n_0,
      S(1) => temp_cmp_three_dec_min_102_i_13_n_0,
      S(0) => temp_cmp_three_dec_min_102_i_14_n_0
    );
temp_cmp_three_inc_max_102_i_10: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => device_temp_101(0),
      I1 => two_dec_max_limit(0),
      I2 => one_dec_max_limit(1),
      I3 => device_temp_101(1),
      O => temp_cmp_three_inc_max_102_i_10_n_0
    );
temp_cmp_three_inc_max_102_i_11: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => device_temp_101(6),
      I1 => three_inc_max_limit(6),
      I2 => device_temp_101(7),
      I3 => three_inc_max_limit(7),
      O => temp_cmp_three_inc_max_102_i_11_n_0
    );
temp_cmp_three_inc_max_102_i_12: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => device_temp_101(4),
      I1 => three_inc_max_limit(4),
      I2 => device_temp_101(5),
      I3 => three_inc_max_limit(5),
      O => temp_cmp_three_inc_max_102_i_12_n_0
    );
temp_cmp_three_inc_max_102_i_13: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => device_temp_101(2),
      I1 => three_inc_max_limit(2),
      I2 => device_temp_101(3),
      I3 => three_inc_max_limit(3),
      O => temp_cmp_three_inc_max_102_i_13_n_0
    );
temp_cmp_three_inc_max_102_i_14: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => device_temp_101(0),
      I1 => two_dec_max_limit(0),
      I2 => device_temp_101(1),
      I3 => one_dec_max_limit(1),
      O => temp_cmp_three_inc_max_102_i_14_n_0
    );
temp_cmp_three_inc_max_102_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => device_temp_101(10),
      I1 => three_inc_max_limit(10),
      I2 => three_inc_max_limit(11),
      I3 => device_temp_101(11),
      O => temp_cmp_three_inc_max_102_i_3_n_0
    );
temp_cmp_three_inc_max_102_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => device_temp_101(8),
      I1 => three_inc_max_limit(8),
      I2 => three_inc_max_limit(9),
      I3 => device_temp_101(9),
      O => temp_cmp_three_inc_max_102_i_4_n_0
    );
temp_cmp_three_inc_max_102_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => device_temp_101(10),
      I1 => three_inc_max_limit(10),
      I2 => device_temp_101(11),
      I3 => three_inc_max_limit(11),
      O => temp_cmp_three_inc_max_102_i_5_n_0
    );
temp_cmp_three_inc_max_102_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => device_temp_101(8),
      I1 => three_inc_max_limit(8),
      I2 => device_temp_101(9),
      I3 => three_inc_max_limit(9),
      O => temp_cmp_three_inc_max_102_i_6_n_0
    );
temp_cmp_three_inc_max_102_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => device_temp_101(6),
      I1 => three_inc_max_limit(6),
      I2 => three_inc_max_limit(7),
      I3 => device_temp_101(7),
      O => temp_cmp_three_inc_max_102_i_7_n_0
    );
temp_cmp_three_inc_max_102_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => device_temp_101(4),
      I1 => three_inc_max_limit(4),
      I2 => three_inc_max_limit(5),
      I3 => device_temp_101(5),
      O => temp_cmp_three_inc_max_102_i_8_n_0
    );
temp_cmp_three_inc_max_102_i_9: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => device_temp_101(2),
      I1 => three_inc_max_limit(2),
      I2 => three_inc_max_limit(3),
      I3 => device_temp_101(3),
      O => temp_cmp_three_inc_max_102_i_9_n_0
    );
temp_cmp_three_inc_max_102_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => temp_cmp_three_inc_max_101,
      Q => temp_cmp_three_inc_max_102,
      R => '0'
    );
temp_cmp_three_inc_max_102_reg_i_1: unisim.vcomponents.CARRY4
     port map (
      CI => temp_cmp_three_inc_max_102_reg_i_2_n_0,
      CO(3 downto 2) => NLW_temp_cmp_three_inc_max_102_reg_i_1_CO_UNCONNECTED(3 downto 2),
      CO(1) => temp_cmp_three_inc_max_101,
      CO(0) => temp_cmp_three_inc_max_102_reg_i_1_n_3,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => temp_cmp_three_inc_max_102_i_3_n_0,
      DI(0) => temp_cmp_three_inc_max_102_i_4_n_0,
      O(3 downto 0) => NLW_temp_cmp_three_inc_max_102_reg_i_1_O_UNCONNECTED(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => temp_cmp_three_inc_max_102_i_5_n_0,
      S(0) => temp_cmp_three_inc_max_102_i_6_n_0
    );
temp_cmp_three_inc_max_102_reg_i_2: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => temp_cmp_three_inc_max_102_reg_i_2_n_0,
      CO(2) => temp_cmp_three_inc_max_102_reg_i_2_n_1,
      CO(1) => temp_cmp_three_inc_max_102_reg_i_2_n_2,
      CO(0) => temp_cmp_three_inc_max_102_reg_i_2_n_3,
      CYINIT => '1',
      DI(3) => temp_cmp_three_inc_max_102_i_7_n_0,
      DI(2) => temp_cmp_three_inc_max_102_i_8_n_0,
      DI(1) => temp_cmp_three_inc_max_102_i_9_n_0,
      DI(0) => temp_cmp_three_inc_max_102_i_10_n_0,
      O(3 downto 0) => NLW_temp_cmp_three_inc_max_102_reg_i_2_O_UNCONNECTED(3 downto 0),
      S(3) => temp_cmp_three_inc_max_102_i_11_n_0,
      S(2) => temp_cmp_three_inc_max_102_i_12_n_0,
      S(1) => temp_cmp_three_inc_max_102_i_13_n_0,
      S(0) => temp_cmp_three_inc_max_102_i_14_n_0
    );
temp_cmp_three_inc_min_102_i_10: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => three_dec_min_limit(0),
      I1 => device_temp_101(0),
      I2 => device_temp_101(1),
      I3 => three_inc_min_limit(1),
      O => temp_cmp_three_inc_min_102_i_10_n_0
    );
temp_cmp_three_inc_min_102_i_11: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => three_inc_min_limit(6),
      I1 => device_temp_101(6),
      I2 => three_inc_min_limit(7),
      I3 => device_temp_101(7),
      O => temp_cmp_three_inc_min_102_i_11_n_0
    );
temp_cmp_three_inc_min_102_i_12: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => three_inc_min_limit(4),
      I1 => device_temp_101(4),
      I2 => three_inc_min_limit(5),
      I3 => device_temp_101(5),
      O => temp_cmp_three_inc_min_102_i_12_n_0
    );
temp_cmp_three_inc_min_102_i_13: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => three_inc_min_limit(2),
      I1 => device_temp_101(2),
      I2 => three_inc_min_limit(3),
      I3 => device_temp_101(3),
      O => temp_cmp_three_inc_min_102_i_13_n_0
    );
temp_cmp_three_inc_min_102_i_14: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => three_dec_min_limit(0),
      I1 => device_temp_101(0),
      I2 => three_inc_min_limit(1),
      I3 => device_temp_101(1),
      O => temp_cmp_three_inc_min_102_i_14_n_0
    );
temp_cmp_three_inc_min_102_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => three_inc_min_limit(10),
      I1 => device_temp_101(10),
      I2 => device_temp_101(11),
      I3 => three_inc_min_limit(11),
      O => temp_cmp_three_inc_min_102_i_3_n_0
    );
temp_cmp_three_inc_min_102_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => three_inc_min_limit(8),
      I1 => device_temp_101(8),
      I2 => device_temp_101(9),
      I3 => three_inc_min_limit(9),
      O => temp_cmp_three_inc_min_102_i_4_n_0
    );
temp_cmp_three_inc_min_102_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => three_inc_min_limit(10),
      I1 => device_temp_101(10),
      I2 => three_inc_min_limit(11),
      I3 => device_temp_101(11),
      O => temp_cmp_three_inc_min_102_i_5_n_0
    );
temp_cmp_three_inc_min_102_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => three_inc_min_limit(8),
      I1 => device_temp_101(8),
      I2 => three_inc_min_limit(9),
      I3 => device_temp_101(9),
      O => temp_cmp_three_inc_min_102_i_6_n_0
    );
temp_cmp_three_inc_min_102_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => three_inc_min_limit(6),
      I1 => device_temp_101(6),
      I2 => device_temp_101(7),
      I3 => three_inc_min_limit(7),
      O => temp_cmp_three_inc_min_102_i_7_n_0
    );
temp_cmp_three_inc_min_102_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => three_inc_min_limit(4),
      I1 => device_temp_101(4),
      I2 => device_temp_101(5),
      I3 => three_inc_min_limit(5),
      O => temp_cmp_three_inc_min_102_i_8_n_0
    );
temp_cmp_three_inc_min_102_i_9: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => three_inc_min_limit(2),
      I1 => device_temp_101(2),
      I2 => device_temp_101(3),
      I3 => three_inc_min_limit(3),
      O => temp_cmp_three_inc_min_102_i_9_n_0
    );
temp_cmp_three_inc_min_102_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => temp_cmp_three_inc_min_101,
      Q => temp_cmp_three_inc_min_102,
      R => '0'
    );
temp_cmp_three_inc_min_102_reg_i_1: unisim.vcomponents.CARRY4
     port map (
      CI => temp_cmp_three_inc_min_102_reg_i_2_n_0,
      CO(3 downto 2) => NLW_temp_cmp_three_inc_min_102_reg_i_1_CO_UNCONNECTED(3 downto 2),
      CO(1) => temp_cmp_three_inc_min_101,
      CO(0) => temp_cmp_three_inc_min_102_reg_i_1_n_3,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => temp_cmp_three_inc_min_102_i_3_n_0,
      DI(0) => temp_cmp_three_inc_min_102_i_4_n_0,
      O(3 downto 0) => NLW_temp_cmp_three_inc_min_102_reg_i_1_O_UNCONNECTED(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => temp_cmp_three_inc_min_102_i_5_n_0,
      S(0) => temp_cmp_three_inc_min_102_i_6_n_0
    );
temp_cmp_three_inc_min_102_reg_i_2: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => temp_cmp_three_inc_min_102_reg_i_2_n_0,
      CO(2) => temp_cmp_three_inc_min_102_reg_i_2_n_1,
      CO(1) => temp_cmp_three_inc_min_102_reg_i_2_n_2,
      CO(0) => temp_cmp_three_inc_min_102_reg_i_2_n_3,
      CYINIT => '0',
      DI(3) => temp_cmp_three_inc_min_102_i_7_n_0,
      DI(2) => temp_cmp_three_inc_min_102_i_8_n_0,
      DI(1) => temp_cmp_three_inc_min_102_i_9_n_0,
      DI(0) => temp_cmp_three_inc_min_102_i_10_n_0,
      O(3 downto 0) => NLW_temp_cmp_three_inc_min_102_reg_i_2_O_UNCONNECTED(3 downto 0),
      S(3) => temp_cmp_three_inc_min_102_i_11_n_0,
      S(2) => temp_cmp_three_inc_min_102_i_12_n_0,
      S(1) => temp_cmp_three_inc_min_102_i_13_n_0,
      S(0) => temp_cmp_three_inc_min_102_i_14_n_0
    );
temp_cmp_two_dec_max_102_i_10: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => device_temp_101(0),
      I1 => two_dec_max_limit(0),
      I2 => two_dec_max_limit(1),
      I3 => device_temp_101(1),
      O => temp_cmp_two_dec_max_102_i_10_n_0
    );
temp_cmp_two_dec_max_102_i_11: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => device_temp_101(6),
      I1 => two_dec_max_limit(6),
      I2 => device_temp_101(7),
      I3 => two_dec_max_limit(7),
      O => temp_cmp_two_dec_max_102_i_11_n_0
    );
temp_cmp_two_dec_max_102_i_12: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => device_temp_101(4),
      I1 => two_dec_max_limit(4),
      I2 => device_temp_101(5),
      I3 => two_dec_max_limit(5),
      O => temp_cmp_two_dec_max_102_i_12_n_0
    );
temp_cmp_two_dec_max_102_i_13: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => device_temp_101(2),
      I1 => two_dec_max_limit(2),
      I2 => device_temp_101(3),
      I3 => two_dec_max_limit(3),
      O => temp_cmp_two_dec_max_102_i_13_n_0
    );
temp_cmp_two_dec_max_102_i_14: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => device_temp_101(0),
      I1 => two_dec_max_limit(0),
      I2 => device_temp_101(1),
      I3 => two_dec_max_limit(1),
      O => temp_cmp_two_dec_max_102_i_14_n_0
    );
temp_cmp_two_dec_max_102_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => device_temp_101(10),
      I1 => two_dec_max_limit(10),
      I2 => two_dec_max_limit(11),
      I3 => device_temp_101(11),
      O => temp_cmp_two_dec_max_102_i_3_n_0
    );
temp_cmp_two_dec_max_102_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => device_temp_101(8),
      I1 => two_dec_max_limit(8),
      I2 => two_dec_max_limit(9),
      I3 => device_temp_101(9),
      O => temp_cmp_two_dec_max_102_i_4_n_0
    );
temp_cmp_two_dec_max_102_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => device_temp_101(10),
      I1 => two_dec_max_limit(10),
      I2 => device_temp_101(11),
      I3 => two_dec_max_limit(11),
      O => temp_cmp_two_dec_max_102_i_5_n_0
    );
temp_cmp_two_dec_max_102_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => device_temp_101(8),
      I1 => two_dec_max_limit(8),
      I2 => device_temp_101(9),
      I3 => two_dec_max_limit(9),
      O => temp_cmp_two_dec_max_102_i_6_n_0
    );
temp_cmp_two_dec_max_102_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => device_temp_101(6),
      I1 => two_dec_max_limit(6),
      I2 => two_dec_max_limit(7),
      I3 => device_temp_101(7),
      O => temp_cmp_two_dec_max_102_i_7_n_0
    );
temp_cmp_two_dec_max_102_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => device_temp_101(4),
      I1 => two_dec_max_limit(4),
      I2 => two_dec_max_limit(5),
      I3 => device_temp_101(5),
      O => temp_cmp_two_dec_max_102_i_8_n_0
    );
temp_cmp_two_dec_max_102_i_9: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => device_temp_101(2),
      I1 => two_dec_max_limit(2),
      I2 => two_dec_max_limit(3),
      I3 => device_temp_101(3),
      O => temp_cmp_two_dec_max_102_i_9_n_0
    );
temp_cmp_two_dec_max_102_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => temp_cmp_two_dec_max_101,
      Q => temp_cmp_two_dec_max_102,
      R => '0'
    );
temp_cmp_two_dec_max_102_reg_i_1: unisim.vcomponents.CARRY4
     port map (
      CI => temp_cmp_two_dec_max_102_reg_i_2_n_0,
      CO(3 downto 2) => NLW_temp_cmp_two_dec_max_102_reg_i_1_CO_UNCONNECTED(3 downto 2),
      CO(1) => temp_cmp_two_dec_max_101,
      CO(0) => temp_cmp_two_dec_max_102_reg_i_1_n_3,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => temp_cmp_two_dec_max_102_i_3_n_0,
      DI(0) => temp_cmp_two_dec_max_102_i_4_n_0,
      O(3 downto 0) => NLW_temp_cmp_two_dec_max_102_reg_i_1_O_UNCONNECTED(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => temp_cmp_two_dec_max_102_i_5_n_0,
      S(0) => temp_cmp_two_dec_max_102_i_6_n_0
    );
temp_cmp_two_dec_max_102_reg_i_2: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => temp_cmp_two_dec_max_102_reg_i_2_n_0,
      CO(2) => temp_cmp_two_dec_max_102_reg_i_2_n_1,
      CO(1) => temp_cmp_two_dec_max_102_reg_i_2_n_2,
      CO(0) => temp_cmp_two_dec_max_102_reg_i_2_n_3,
      CYINIT => '1',
      DI(3) => temp_cmp_two_dec_max_102_i_7_n_0,
      DI(2) => temp_cmp_two_dec_max_102_i_8_n_0,
      DI(1) => temp_cmp_two_dec_max_102_i_9_n_0,
      DI(0) => temp_cmp_two_dec_max_102_i_10_n_0,
      O(3 downto 0) => NLW_temp_cmp_two_dec_max_102_reg_i_2_O_UNCONNECTED(3 downto 0),
      S(3) => temp_cmp_two_dec_max_102_i_11_n_0,
      S(2) => temp_cmp_two_dec_max_102_i_12_n_0,
      S(1) => temp_cmp_two_dec_max_102_i_13_n_0,
      S(0) => temp_cmp_two_dec_max_102_i_14_n_0
    );
temp_cmp_two_dec_min_102_i_10: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => three_dec_min_limit(0),
      I1 => device_temp_101(0),
      I2 => device_temp_101(1),
      I3 => two_inc_min_limit(1),
      O => temp_cmp_two_dec_min_102_i_10_n_0
    );
temp_cmp_two_dec_min_102_i_11: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => two_dec_min_limit(6),
      I1 => device_temp_101(6),
      I2 => two_dec_min_limit(7),
      I3 => device_temp_101(7),
      O => temp_cmp_two_dec_min_102_i_11_n_0
    );
temp_cmp_two_dec_min_102_i_12: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => two_dec_min_limit(4),
      I1 => device_temp_101(4),
      I2 => two_dec_min_limit(5),
      I3 => device_temp_101(5),
      O => temp_cmp_two_dec_min_102_i_12_n_0
    );
temp_cmp_two_dec_min_102_i_13: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => two_dec_min_limit(2),
      I1 => device_temp_101(2),
      I2 => two_dec_min_limit(3),
      I3 => device_temp_101(3),
      O => temp_cmp_two_dec_min_102_i_13_n_0
    );
temp_cmp_two_dec_min_102_i_14: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => three_dec_min_limit(0),
      I1 => device_temp_101(0),
      I2 => two_inc_min_limit(1),
      I3 => device_temp_101(1),
      O => temp_cmp_two_dec_min_102_i_14_n_0
    );
temp_cmp_two_dec_min_102_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => two_dec_min_limit(10),
      I1 => device_temp_101(10),
      I2 => device_temp_101(11),
      I3 => two_dec_min_limit(11),
      O => temp_cmp_two_dec_min_102_i_3_n_0
    );
temp_cmp_two_dec_min_102_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => two_dec_min_limit(8),
      I1 => device_temp_101(8),
      I2 => device_temp_101(9),
      I3 => two_dec_min_limit(9),
      O => temp_cmp_two_dec_min_102_i_4_n_0
    );
temp_cmp_two_dec_min_102_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => two_dec_min_limit(10),
      I1 => device_temp_101(10),
      I2 => two_dec_min_limit(11),
      I3 => device_temp_101(11),
      O => temp_cmp_two_dec_min_102_i_5_n_0
    );
temp_cmp_two_dec_min_102_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => two_dec_min_limit(8),
      I1 => device_temp_101(8),
      I2 => two_dec_min_limit(9),
      I3 => device_temp_101(9),
      O => temp_cmp_two_dec_min_102_i_6_n_0
    );
temp_cmp_two_dec_min_102_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => two_dec_min_limit(6),
      I1 => device_temp_101(6),
      I2 => device_temp_101(7),
      I3 => two_dec_min_limit(7),
      O => temp_cmp_two_dec_min_102_i_7_n_0
    );
temp_cmp_two_dec_min_102_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => two_dec_min_limit(4),
      I1 => device_temp_101(4),
      I2 => device_temp_101(5),
      I3 => two_dec_min_limit(5),
      O => temp_cmp_two_dec_min_102_i_8_n_0
    );
temp_cmp_two_dec_min_102_i_9: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => two_dec_min_limit(2),
      I1 => device_temp_101(2),
      I2 => device_temp_101(3),
      I3 => two_dec_min_limit(3),
      O => temp_cmp_two_dec_min_102_i_9_n_0
    );
temp_cmp_two_dec_min_102_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => temp_cmp_two_dec_min_101,
      Q => temp_cmp_two_dec_min_102,
      R => '0'
    );
temp_cmp_two_dec_min_102_reg_i_1: unisim.vcomponents.CARRY4
     port map (
      CI => temp_cmp_two_dec_min_102_reg_i_2_n_0,
      CO(3 downto 2) => NLW_temp_cmp_two_dec_min_102_reg_i_1_CO_UNCONNECTED(3 downto 2),
      CO(1) => temp_cmp_two_dec_min_101,
      CO(0) => temp_cmp_two_dec_min_102_reg_i_1_n_3,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => temp_cmp_two_dec_min_102_i_3_n_0,
      DI(0) => temp_cmp_two_dec_min_102_i_4_n_0,
      O(3 downto 0) => NLW_temp_cmp_two_dec_min_102_reg_i_1_O_UNCONNECTED(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => temp_cmp_two_dec_min_102_i_5_n_0,
      S(0) => temp_cmp_two_dec_min_102_i_6_n_0
    );
temp_cmp_two_dec_min_102_reg_i_2: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => temp_cmp_two_dec_min_102_reg_i_2_n_0,
      CO(2) => temp_cmp_two_dec_min_102_reg_i_2_n_1,
      CO(1) => temp_cmp_two_dec_min_102_reg_i_2_n_2,
      CO(0) => temp_cmp_two_dec_min_102_reg_i_2_n_3,
      CYINIT => '0',
      DI(3) => temp_cmp_two_dec_min_102_i_7_n_0,
      DI(2) => temp_cmp_two_dec_min_102_i_8_n_0,
      DI(1) => temp_cmp_two_dec_min_102_i_9_n_0,
      DI(0) => temp_cmp_two_dec_min_102_i_10_n_0,
      O(3 downto 0) => NLW_temp_cmp_two_dec_min_102_reg_i_2_O_UNCONNECTED(3 downto 0),
      S(3) => temp_cmp_two_dec_min_102_i_11_n_0,
      S(2) => temp_cmp_two_dec_min_102_i_12_n_0,
      S(1) => temp_cmp_two_dec_min_102_i_13_n_0,
      S(0) => temp_cmp_two_dec_min_102_i_14_n_0
    );
temp_cmp_two_inc_max_102_i_10: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => device_temp_101(0),
      I1 => two_dec_max_limit(0),
      I2 => neutral_max_limit(1),
      I3 => device_temp_101(1),
      O => temp_cmp_two_inc_max_102_i_10_n_0
    );
temp_cmp_two_inc_max_102_i_11: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => device_temp_101(6),
      I1 => two_inc_max_limit(6),
      I2 => device_temp_101(7),
      I3 => two_inc_max_limit(7),
      O => temp_cmp_two_inc_max_102_i_11_n_0
    );
temp_cmp_two_inc_max_102_i_12: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => device_temp_101(4),
      I1 => two_inc_max_limit(4),
      I2 => device_temp_101(5),
      I3 => two_inc_max_limit(5),
      O => temp_cmp_two_inc_max_102_i_12_n_0
    );
temp_cmp_two_inc_max_102_i_13: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => device_temp_101(2),
      I1 => two_inc_max_limit(2),
      I2 => device_temp_101(3),
      I3 => two_inc_max_limit(3),
      O => temp_cmp_two_inc_max_102_i_13_n_0
    );
temp_cmp_two_inc_max_102_i_14: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => device_temp_101(0),
      I1 => two_dec_max_limit(0),
      I2 => device_temp_101(1),
      I3 => neutral_max_limit(1),
      O => temp_cmp_two_inc_max_102_i_14_n_0
    );
temp_cmp_two_inc_max_102_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => device_temp_101(10),
      I1 => two_inc_max_limit(10),
      I2 => two_inc_max_limit(11),
      I3 => device_temp_101(11),
      O => temp_cmp_two_inc_max_102_i_3_n_0
    );
temp_cmp_two_inc_max_102_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => device_temp_101(8),
      I1 => two_inc_max_limit(8),
      I2 => two_inc_max_limit(9),
      I3 => device_temp_101(9),
      O => temp_cmp_two_inc_max_102_i_4_n_0
    );
temp_cmp_two_inc_max_102_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => device_temp_101(10),
      I1 => two_inc_max_limit(10),
      I2 => device_temp_101(11),
      I3 => two_inc_max_limit(11),
      O => temp_cmp_two_inc_max_102_i_5_n_0
    );
temp_cmp_two_inc_max_102_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => device_temp_101(8),
      I1 => two_inc_max_limit(8),
      I2 => device_temp_101(9),
      I3 => two_inc_max_limit(9),
      O => temp_cmp_two_inc_max_102_i_6_n_0
    );
temp_cmp_two_inc_max_102_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => device_temp_101(6),
      I1 => two_inc_max_limit(6),
      I2 => two_inc_max_limit(7),
      I3 => device_temp_101(7),
      O => temp_cmp_two_inc_max_102_i_7_n_0
    );
temp_cmp_two_inc_max_102_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => device_temp_101(4),
      I1 => two_inc_max_limit(4),
      I2 => two_inc_max_limit(5),
      I3 => device_temp_101(5),
      O => temp_cmp_two_inc_max_102_i_8_n_0
    );
temp_cmp_two_inc_max_102_i_9: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => device_temp_101(2),
      I1 => two_inc_max_limit(2),
      I2 => two_inc_max_limit(3),
      I3 => device_temp_101(3),
      O => temp_cmp_two_inc_max_102_i_9_n_0
    );
temp_cmp_two_inc_max_102_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => temp_cmp_two_inc_max_101,
      Q => temp_cmp_two_inc_max_102,
      R => '0'
    );
temp_cmp_two_inc_max_102_reg_i_1: unisim.vcomponents.CARRY4
     port map (
      CI => temp_cmp_two_inc_max_102_reg_i_2_n_0,
      CO(3 downto 2) => NLW_temp_cmp_two_inc_max_102_reg_i_1_CO_UNCONNECTED(3 downto 2),
      CO(1) => temp_cmp_two_inc_max_101,
      CO(0) => temp_cmp_two_inc_max_102_reg_i_1_n_3,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => temp_cmp_two_inc_max_102_i_3_n_0,
      DI(0) => temp_cmp_two_inc_max_102_i_4_n_0,
      O(3 downto 0) => NLW_temp_cmp_two_inc_max_102_reg_i_1_O_UNCONNECTED(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => temp_cmp_two_inc_max_102_i_5_n_0,
      S(0) => temp_cmp_two_inc_max_102_i_6_n_0
    );
temp_cmp_two_inc_max_102_reg_i_2: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => temp_cmp_two_inc_max_102_reg_i_2_n_0,
      CO(2) => temp_cmp_two_inc_max_102_reg_i_2_n_1,
      CO(1) => temp_cmp_two_inc_max_102_reg_i_2_n_2,
      CO(0) => temp_cmp_two_inc_max_102_reg_i_2_n_3,
      CYINIT => '1',
      DI(3) => temp_cmp_two_inc_max_102_i_7_n_0,
      DI(2) => temp_cmp_two_inc_max_102_i_8_n_0,
      DI(1) => temp_cmp_two_inc_max_102_i_9_n_0,
      DI(0) => temp_cmp_two_inc_max_102_i_10_n_0,
      O(3 downto 0) => NLW_temp_cmp_two_inc_max_102_reg_i_2_O_UNCONNECTED(3 downto 0),
      S(3) => temp_cmp_two_inc_max_102_i_11_n_0,
      S(2) => temp_cmp_two_inc_max_102_i_12_n_0,
      S(1) => temp_cmp_two_inc_max_102_i_13_n_0,
      S(0) => temp_cmp_two_inc_max_102_i_14_n_0
    );
temp_cmp_two_inc_min_102_i_10: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => three_dec_min_limit(0),
      I1 => device_temp_101(0),
      I2 => device_temp_101(1),
      I3 => two_inc_min_limit(1),
      O => temp_cmp_two_inc_min_102_i_10_n_0
    );
temp_cmp_two_inc_min_102_i_11: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => two_inc_min_limit(6),
      I1 => device_temp_101(6),
      I2 => two_inc_min_limit(7),
      I3 => device_temp_101(7),
      O => temp_cmp_two_inc_min_102_i_11_n_0
    );
temp_cmp_two_inc_min_102_i_12: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => two_inc_min_limit(4),
      I1 => device_temp_101(4),
      I2 => two_inc_min_limit(5),
      I3 => device_temp_101(5),
      O => temp_cmp_two_inc_min_102_i_12_n_0
    );
temp_cmp_two_inc_min_102_i_13: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => two_inc_min_limit(2),
      I1 => device_temp_101(2),
      I2 => two_inc_min_limit(3),
      I3 => device_temp_101(3),
      O => temp_cmp_two_inc_min_102_i_13_n_0
    );
temp_cmp_two_inc_min_102_i_14: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => three_dec_min_limit(0),
      I1 => device_temp_101(0),
      I2 => two_inc_min_limit(1),
      I3 => device_temp_101(1),
      O => temp_cmp_two_inc_min_102_i_14_n_0
    );
temp_cmp_two_inc_min_102_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => two_inc_min_limit(10),
      I1 => device_temp_101(10),
      I2 => device_temp_101(11),
      I3 => two_inc_min_limit(11),
      O => temp_cmp_two_inc_min_102_i_3_n_0
    );
temp_cmp_two_inc_min_102_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => two_inc_min_limit(8),
      I1 => device_temp_101(8),
      I2 => device_temp_101(9),
      I3 => two_inc_min_limit(9),
      O => temp_cmp_two_inc_min_102_i_4_n_0
    );
temp_cmp_two_inc_min_102_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => two_inc_min_limit(10),
      I1 => device_temp_101(10),
      I2 => two_inc_min_limit(11),
      I3 => device_temp_101(11),
      O => temp_cmp_two_inc_min_102_i_5_n_0
    );
temp_cmp_two_inc_min_102_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => two_inc_min_limit(8),
      I1 => device_temp_101(8),
      I2 => two_inc_min_limit(9),
      I3 => device_temp_101(9),
      O => temp_cmp_two_inc_min_102_i_6_n_0
    );
temp_cmp_two_inc_min_102_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => two_inc_min_limit(6),
      I1 => device_temp_101(6),
      I2 => device_temp_101(7),
      I3 => two_inc_min_limit(7),
      O => temp_cmp_two_inc_min_102_i_7_n_0
    );
temp_cmp_two_inc_min_102_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => two_inc_min_limit(4),
      I1 => device_temp_101(4),
      I2 => device_temp_101(5),
      I3 => two_inc_min_limit(5),
      O => temp_cmp_two_inc_min_102_i_8_n_0
    );
temp_cmp_two_inc_min_102_i_9: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => two_inc_min_limit(2),
      I1 => device_temp_101(2),
      I2 => device_temp_101(3),
      I3 => two_inc_min_limit(3),
      O => temp_cmp_two_inc_min_102_i_9_n_0
    );
temp_cmp_two_inc_min_102_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => temp_cmp_two_inc_min_101,
      Q => temp_cmp_two_inc_min_102,
      R => '0'
    );
temp_cmp_two_inc_min_102_reg_i_1: unisim.vcomponents.CARRY4
     port map (
      CI => temp_cmp_two_inc_min_102_reg_i_2_n_0,
      CO(3 downto 2) => NLW_temp_cmp_two_inc_min_102_reg_i_1_CO_UNCONNECTED(3 downto 2),
      CO(1) => temp_cmp_two_inc_min_101,
      CO(0) => temp_cmp_two_inc_min_102_reg_i_1_n_3,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => temp_cmp_two_inc_min_102_i_3_n_0,
      DI(0) => temp_cmp_two_inc_min_102_i_4_n_0,
      O(3 downto 0) => NLW_temp_cmp_two_inc_min_102_reg_i_1_O_UNCONNECTED(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => temp_cmp_two_inc_min_102_i_5_n_0,
      S(0) => temp_cmp_two_inc_min_102_i_6_n_0
    );
temp_cmp_two_inc_min_102_reg_i_2: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => temp_cmp_two_inc_min_102_reg_i_2_n_0,
      CO(2) => temp_cmp_two_inc_min_102_reg_i_2_n_1,
      CO(1) => temp_cmp_two_inc_min_102_reg_i_2_n_2,
      CO(0) => temp_cmp_two_inc_min_102_reg_i_2_n_3,
      CYINIT => '0',
      DI(3) => temp_cmp_two_inc_min_102_i_7_n_0,
      DI(2) => temp_cmp_two_inc_min_102_i_8_n_0,
      DI(1) => temp_cmp_two_inc_min_102_i_9_n_0,
      DI(0) => temp_cmp_two_inc_min_102_i_10_n_0,
      O(3 downto 0) => NLW_temp_cmp_two_inc_min_102_reg_i_2_O_UNCONNECTED(3 downto 0),
      S(3) => temp_cmp_two_inc_min_102_i_11_n_0,
      S(2) => temp_cmp_two_inc_min_102_i_12_n_0,
      S(1) => temp_cmp_two_inc_min_102_i_13_n_0,
      S(0) => temp_cmp_two_inc_min_102_i_14_n_0
    );
tempmon_init_complete_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => tempmon_state_init,
      D => tempmon_state_init,
      Q => tempmon_init_complete,
      R => rstdiv0_sync_r1
    );
tempmon_sample_en_101_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => tempmon_sample_en,
      Q => tempmon_sample_en_101,
      R => \two_dec_max_limit_reg[0]_0\
    );
tempmon_sample_en_102_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => tempmon_sample_en_101,
      Q => tempmon_sample_en_102,
      R => \two_dec_max_limit_reg[0]_0\
    );
\tempmon_state[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \tempmon_state[10]_i_6_n_0\,
      O => tempmon_state_nxt(0)
    );
\tempmon_state[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFC444"
    )
        port map (
      I0 => \tempmon_state[10]_i_3_n_0\,
      I1 => update_temp_102,
      I2 => temp_cmp_four_dec_min_102,
      I3 => tempmon_state(10),
      I4 => \tempmon_state[10]_i_4_n_0\,
      I5 => \tempmon_state[10]_i_5_n_0\,
      O => \tempmon_state[10]_i_1_n_0\
    );
\tempmon_state[10]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010116"
    )
        port map (
      I0 => tempmon_state(0),
      I1 => tempmon_state(1),
      I2 => tempmon_state(2),
      I3 => tempmon_state(3),
      I4 => tempmon_state(4),
      O => \tempmon_state[10]_i_10_n_0\
    );
\tempmon_state[10]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFEFEE8"
    )
        port map (
      I0 => tempmon_state(0),
      I1 => tempmon_state(1),
      I2 => tempmon_state(2),
      I3 => tempmon_state(3),
      I4 => tempmon_state(4),
      O => \tempmon_state[10]_i_11_n_0\
    );
\tempmon_state[10]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000100010116"
    )
        port map (
      I0 => tempmon_state(5),
      I1 => tempmon_state(6),
      I2 => tempmon_state(7),
      I3 => tempmon_state(8),
      I4 => tempmon_state(9),
      I5 => tempmon_state(10),
      O => \tempmon_state[10]_i_12_n_0\
    );
\tempmon_state[10]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFEFFFEFEE8"
    )
        port map (
      I0 => tempmon_state(5),
      I1 => tempmon_state(6),
      I2 => tempmon_state(7),
      I3 => tempmon_state(8),
      I4 => tempmon_state(9),
      I5 => tempmon_state(10),
      O => \tempmon_state[10]_i_13_n_0\
    );
\tempmon_state[10]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => temp_cmp_two_dec_min_102,
      I1 => tempmon_state(8),
      I2 => temp_cmp_three_inc_min_102,
      I3 => tempmon_state(3),
      O => \tempmon_state[10]_i_14_n_0\
    );
\tempmon_state[10]_i_15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => temp_cmp_two_dec_max_102,
      I1 => update_temp_102,
      I2 => tempmon_state(8),
      O => \tempmon_state[10]_i_15_n_0\
    );
\tempmon_state[10]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => update_temp_102,
      I1 => temp_cmp_three_dec_max_102,
      I2 => tempmon_state(9),
      I3 => \tempmon_state[10]_i_6_n_0\,
      O => tempmon_state_nxt(10)
    );
\tempmon_state[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000022202220222"
    )
        port map (
      I0 => pi_f_dec_i_2_n_0,
      I1 => \tempmon_state[10]_i_7_n_0\,
      I2 => temp_cmp_one_dec_min_102,
      I3 => tempmon_state(7),
      I4 => temp_cmp_three_dec_min_102,
      I5 => tempmon_state(9),
      O => \tempmon_state[10]_i_3_n_0\
    );
\tempmon_state[10]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEFEFEF"
    )
        port map (
      I0 => \tempmon_state[10]_i_8_n_0\,
      I1 => tempmon_state(1),
      I2 => \tempmon_state[10]_i_6_n_0\,
      I3 => tempmon_state(0),
      I4 => calib_complete,
      O => \tempmon_state[10]_i_4_n_0\
    );
\tempmon_state[10]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFAAEAAAEAAAEAAA"
    )
        port map (
      I0 => \tempmon_state[10]_i_9_n_0\,
      I1 => tempmon_state(6),
      I2 => temp_cmp_neutral_max_102,
      I3 => update_temp_102,
      I4 => tempmon_state(7),
      I5 => temp_cmp_one_dec_max_102,
      O => \tempmon_state[10]_i_5_n_0\
    );
\tempmon_state[10]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0012"
    )
        port map (
      I0 => \tempmon_state[10]_i_10_n_0\,
      I1 => \tempmon_state[10]_i_11_n_0\,
      I2 => \tempmon_state[10]_i_12_n_0\,
      I3 => \tempmon_state[10]_i_13_n_0\,
      O => \tempmon_state[10]_i_6_n_0\
    );
\tempmon_state[10]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => tempmon_state(4),
      I1 => temp_cmp_two_inc_min_102,
      I2 => tempmon_state(6),
      I3 => temp_cmp_neutral_min_102,
      I4 => \tempmon_state[10]_i_14_n_0\,
      O => \tempmon_state[10]_i_7_n_0\
    );
\tempmon_state[10]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => temp_cmp_one_inc_min_102,
      I1 => tempmon_state(5),
      I2 => update_temp_102,
      O => \tempmon_state[10]_i_8_n_0\
    );
\tempmon_state[10]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF8F0F0F8F8F0F0"
    )
        port map (
      I0 => tempmon_state(2),
      I1 => temp_cmp_four_inc_max_102,
      I2 => \tempmon_state[10]_i_15_n_0\,
      I3 => tempmon_state(9),
      I4 => update_temp_102,
      I5 => temp_cmp_three_dec_max_102,
      O => \tempmon_state[10]_i_9_n_0\
    );
\tempmon_state[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \tempmon_state[10]_i_6_n_0\,
      I1 => tempmon_state(0),
      O => tempmon_state_nxt(1)
    );
\tempmon_state[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => temp_cmp_three_inc_max_102,
      I1 => update_temp_102,
      I2 => tempmon_state(3),
      I3 => \tempmon_state[10]_i_6_n_0\,
      O => tempmon_state_nxt(2)
    );
\tempmon_state[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8AAA8888"
    )
        port map (
      I0 => \tempmon_state[10]_i_6_n_0\,
      I1 => tempmon_state(2),
      I2 => temp_cmp_two_inc_max_102,
      I3 => update_temp_102,
      I4 => tempmon_state(4),
      O => tempmon_state_nxt(3)
    );
\tempmon_state[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8080F000F080F000"
    )
        port map (
      I0 => temp_cmp_three_inc_max_102,
      I1 => tempmon_state(3),
      I2 => \tempmon_state[10]_i_6_n_0\,
      I3 => tempmon_state(5),
      I4 => update_temp_102,
      I5 => temp_cmp_one_inc_max_102,
      O => tempmon_state_nxt(4)
    );
\tempmon_state[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8080F000F080F000"
    )
        port map (
      I0 => temp_cmp_two_inc_max_102,
      I1 => tempmon_state(4),
      I2 => \tempmon_state[10]_i_6_n_0\,
      I3 => tempmon_state(6),
      I4 => update_temp_102,
      I5 => temp_cmp_neutral_max_102,
      O => tempmon_state_nxt(5)
    );
\tempmon_state[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0000BFA00000"
    )
        port map (
      I0 => \tempmon_state[6]_i_2_n_0\,
      I1 => temp_cmp_one_dec_max_102,
      I2 => update_temp_102,
      I3 => tempmon_state(7),
      I4 => \tempmon_state[10]_i_6_n_0\,
      I5 => tempmon_state(1),
      O => tempmon_state_nxt(6)
    );
\tempmon_state[6]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => temp_cmp_one_inc_max_102,
      I1 => tempmon_state(5),
      O => \tempmon_state[6]_i_2_n_0\
    );
\tempmon_state[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80AAAAAA80008000"
    )
        port map (
      I0 => \tempmon_state[10]_i_6_n_0\,
      I1 => tempmon_state(6),
      I2 => temp_cmp_neutral_max_102,
      I3 => update_temp_102,
      I4 => temp_cmp_two_dec_max_102,
      I5 => tempmon_state(8),
      O => tempmon_state_nxt(7)
    );
\tempmon_state[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8080F080F000F000"
    )
        port map (
      I0 => tempmon_state(7),
      I1 => temp_cmp_one_dec_max_102,
      I2 => \tempmon_state[10]_i_6_n_0\,
      I3 => tempmon_state(9),
      I4 => temp_cmp_three_dec_max_102,
      I5 => update_temp_102,
      O => tempmon_state_nxt(8)
    );
\tempmon_state[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAA8000"
    )
        port map (
      I0 => \tempmon_state[10]_i_6_n_0\,
      I1 => temp_cmp_two_dec_max_102,
      I2 => update_temp_102,
      I3 => tempmon_state(8),
      I4 => tempmon_state(10),
      O => tempmon_state_nxt(9)
    );
\tempmon_state_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => CLK,
      CE => \tempmon_state[10]_i_1_n_0\,
      D => tempmon_state_nxt(0),
      Q => tempmon_state(0),
      S => \tempmon_state_reg[0]_0\
    );
\tempmon_state_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \tempmon_state[10]_i_1_n_0\,
      D => tempmon_state_nxt(10),
      Q => tempmon_state(10),
      R => \tempmon_state_reg[0]_0\
    );
\tempmon_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \tempmon_state[10]_i_1_n_0\,
      D => tempmon_state_nxt(1),
      Q => tempmon_state(1),
      R => \tempmon_state_reg[0]_0\
    );
\tempmon_state_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \tempmon_state[10]_i_1_n_0\,
      D => tempmon_state_nxt(2),
      Q => tempmon_state(2),
      R => \tempmon_state_reg[0]_0\
    );
\tempmon_state_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \tempmon_state[10]_i_1_n_0\,
      D => tempmon_state_nxt(3),
      Q => tempmon_state(3),
      R => \tempmon_state_reg[0]_0\
    );
\tempmon_state_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \tempmon_state[10]_i_1_n_0\,
      D => tempmon_state_nxt(4),
      Q => tempmon_state(4),
      R => \tempmon_state_reg[0]_0\
    );
\tempmon_state_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \tempmon_state[10]_i_1_n_0\,
      D => tempmon_state_nxt(5),
      Q => tempmon_state(5),
      R => \tempmon_state_reg[0]_0\
    );
\tempmon_state_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \tempmon_state[10]_i_1_n_0\,
      D => tempmon_state_nxt(6),
      Q => tempmon_state(6),
      R => \tempmon_state_reg[0]_0\
    );
\tempmon_state_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \tempmon_state[10]_i_1_n_0\,
      D => tempmon_state_nxt(7),
      Q => tempmon_state(7),
      R => \tempmon_state_reg[0]_0\
    );
\tempmon_state_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \tempmon_state[10]_i_1_n_0\,
      D => tempmon_state_nxt(8),
      Q => tempmon_state(8),
      R => \tempmon_state_reg[0]_0\
    );
\tempmon_state_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \tempmon_state[10]_i_1_n_0\,
      D => tempmon_state_nxt(9),
      Q => tempmon_state(9),
      R => \tempmon_state_reg[0]_0\
    );
\three_dec_max_limit[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => p_0_in,
      I1 => device_temp_init(0),
      O => \three_dec_max_limit[0]_i_1_n_0\
    );
\three_dec_max_limit[10]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \three_dec_max_limit_reg[11]_i_2_n_6\,
      I1 => p_0_in,
      O => \three_dec_max_limit[10]_i_1_n_0\
    );
\three_dec_max_limit[11]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \three_dec_max_limit_reg[11]_i_2_n_5\,
      I1 => p_0_in,
      O => \three_dec_max_limit[11]_i_1_n_0\
    );
\three_dec_max_limit[11]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => device_temp_init(9),
      O => \three_dec_max_limit[11]_i_3_n_0\
    );
\three_dec_max_limit[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \three_inc_max_limit_reg[4]_i_1_n_7\,
      I1 => p_0_in,
      O => \three_dec_max_limit[1]_i_1_n_0\
    );
\three_dec_max_limit[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \three_dec_max_limit_reg[4]_i_2_n_6\,
      I1 => p_0_in,
      O => \three_dec_max_limit[2]_i_1_n_0\
    );
\three_dec_max_limit[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \three_dec_max_limit_reg[4]_i_2_n_5\,
      I1 => p_0_in,
      O => \three_dec_max_limit[3]_i_1_n_0\
    );
\three_dec_max_limit[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \three_dec_max_limit_reg[4]_i_2_n_4\,
      I1 => p_0_in,
      O => \three_dec_max_limit[4]_i_1_n_0\
    );
\three_dec_max_limit[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \three_dec_max_limit_reg[8]_i_2_n_7\,
      I1 => p_0_in,
      O => \three_dec_max_limit[5]_i_1_n_0\
    );
\three_dec_max_limit[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \three_dec_max_limit_reg[8]_i_2_n_6\,
      I1 => p_0_in,
      O => \three_dec_max_limit[6]_i_1_n_0\
    );
\three_dec_max_limit[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \three_dec_max_limit_reg[8]_i_2_n_5\,
      I1 => p_0_in,
      O => \three_dec_max_limit[7]_i_1_n_0\
    );
\three_dec_max_limit[8]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \three_dec_max_limit_reg[8]_i_2_n_4\,
      I1 => p_0_in,
      O => \three_dec_max_limit[8]_i_1_n_0\
    );
\three_dec_max_limit[8]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => device_temp_init(8),
      O => \three_dec_max_limit[8]_i_3_n_0\
    );
\three_dec_max_limit[8]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => device_temp_init(6),
      O => \three_dec_max_limit[8]_i_4_n_0\
    );
\three_dec_max_limit[9]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \three_dec_max_limit_reg[11]_i_2_n_7\,
      I1 => p_0_in,
      O => \three_dec_max_limit[9]_i_1_n_0\
    );
\three_dec_max_limit_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \three_dec_max_limit[0]_i_1_n_0\,
      Q => three_dec_max_limit(0),
      R => \one_inc_max_limit_reg[11]_0\
    );
\three_dec_max_limit_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \three_dec_max_limit[10]_i_1_n_0\,
      Q => three_dec_max_limit(10),
      R => \one_inc_max_limit_reg[11]_0\
    );
\three_dec_max_limit_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \three_dec_max_limit[11]_i_1_n_0\,
      Q => three_dec_max_limit(11),
      R => \one_inc_max_limit_reg[11]_0\
    );
\three_dec_max_limit_reg[11]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \three_dec_max_limit_reg[8]_i_2_n_0\,
      CO(3) => p_0_in,
      CO(2) => \NLW_three_dec_max_limit_reg[11]_i_2_CO_UNCONNECTED\(2),
      CO(1) => \three_dec_max_limit_reg[11]_i_2_n_2\,
      CO(0) => \three_dec_max_limit_reg[11]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => device_temp_init(9),
      O(3) => \NLW_three_dec_max_limit_reg[11]_i_2_O_UNCONNECTED\(3),
      O(2) => \three_dec_max_limit_reg[11]_i_2_n_5\,
      O(1) => \three_dec_max_limit_reg[11]_i_2_n_6\,
      O(0) => \three_dec_max_limit_reg[11]_i_2_n_7\,
      S(3) => '1',
      S(2 downto 1) => device_temp_init(11 downto 10),
      S(0) => \three_dec_max_limit[11]_i_3_n_0\
    );
\three_dec_max_limit_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \three_dec_max_limit[1]_i_1_n_0\,
      Q => three_dec_max_limit(1),
      R => \one_inc_max_limit_reg[11]_0\
    );
\three_dec_max_limit_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \three_dec_max_limit[2]_i_1_n_0\,
      Q => three_dec_max_limit(2),
      R => \one_inc_max_limit_reg[11]_0\
    );
\three_dec_max_limit_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \three_dec_max_limit[3]_i_1_n_0\,
      Q => three_dec_max_limit(3),
      R => \one_inc_max_limit_reg[11]_0\
    );
\three_dec_max_limit_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \three_dec_max_limit[4]_i_1_n_0\,
      Q => three_dec_max_limit(4),
      R => \one_inc_max_limit_reg[11]_0\
    );
\three_dec_max_limit_reg[4]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \three_dec_max_limit_reg[4]_i_2_n_0\,
      CO(2) => \three_dec_max_limit_reg[4]_i_2_n_1\,
      CO(1) => \three_dec_max_limit_reg[4]_i_2_n_2\,
      CO(0) => \three_dec_max_limit_reg[4]_i_2_n_3\,
      CYINIT => device_temp_init(0),
      DI(3 downto 0) => B"0000",
      O(3) => \three_dec_max_limit_reg[4]_i_2_n_4\,
      O(2) => \three_dec_max_limit_reg[4]_i_2_n_5\,
      O(1) => \three_dec_max_limit_reg[4]_i_2_n_6\,
      O(0) => \NLW_three_dec_max_limit_reg[4]_i_2_O_UNCONNECTED\(0),
      S(3 downto 0) => device_temp_init(4 downto 1)
    );
\three_dec_max_limit_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \three_dec_max_limit[5]_i_1_n_0\,
      Q => three_dec_max_limit(5),
      R => \one_inc_max_limit_reg[11]_0\
    );
\three_dec_max_limit_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \three_dec_max_limit[6]_i_1_n_0\,
      Q => three_dec_max_limit(6),
      R => \one_inc_max_limit_reg[11]_0\
    );
\three_dec_max_limit_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \three_dec_max_limit[7]_i_1_n_0\,
      Q => three_dec_max_limit(7),
      R => \one_inc_max_limit_reg[11]_0\
    );
\three_dec_max_limit_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \three_dec_max_limit[8]_i_1_n_0\,
      Q => three_dec_max_limit(8),
      R => \one_inc_max_limit_reg[11]_0\
    );
\three_dec_max_limit_reg[8]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \three_dec_max_limit_reg[4]_i_2_n_0\,
      CO(3) => \three_dec_max_limit_reg[8]_i_2_n_0\,
      CO(2) => \three_dec_max_limit_reg[8]_i_2_n_1\,
      CO(1) => \three_dec_max_limit_reg[8]_i_2_n_2\,
      CO(0) => \three_dec_max_limit_reg[8]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => device_temp_init(8),
      DI(2) => '0',
      DI(1) => device_temp_init(6),
      DI(0) => '0',
      O(3) => \three_dec_max_limit_reg[8]_i_2_n_4\,
      O(2) => \three_dec_max_limit_reg[8]_i_2_n_5\,
      O(1) => \three_dec_max_limit_reg[8]_i_2_n_6\,
      O(0) => \three_dec_max_limit_reg[8]_i_2_n_7\,
      S(3) => \three_dec_max_limit[8]_i_3_n_0\,
      S(2) => device_temp_init(7),
      S(1) => \three_dec_max_limit[8]_i_4_n_0\,
      S(0) => device_temp_init(5)
    );
\three_dec_max_limit_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \three_dec_max_limit[9]_i_1_n_0\,
      Q => three_dec_max_limit(9),
      R => \one_inc_max_limit_reg[11]_0\
    );
\three_dec_min_limit[11]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => two_dec_max_limit(11),
      O => \three_dec_min_limit[11]_i_2_n_0\
    );
\three_dec_min_limit[11]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => two_dec_max_limit(10),
      O => \three_dec_min_limit[11]_i_3_n_0\
    );
\three_dec_min_limit[5]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => two_dec_max_limit(5),
      O => \three_dec_min_limit[5]_i_2_n_0\
    );
\three_dec_min_limit[5]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => two_dec_max_limit(4),
      O => \three_dec_min_limit[5]_i_3_n_0\
    );
\three_dec_min_limit[5]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => two_dec_max_limit(3),
      O => \three_dec_min_limit[5]_i_4_n_0\
    );
\three_dec_min_limit[9]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => two_dec_max_limit(9),
      O => \three_dec_min_limit[9]_i_2_n_0\
    );
\three_dec_min_limit[9]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => two_dec_max_limit(8),
      O => \three_dec_min_limit[9]_i_3_n_0\
    );
\three_dec_min_limit[9]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => two_dec_max_limit(7),
      O => \three_dec_min_limit[9]_i_4_n_0\
    );
\three_dec_min_limit[9]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => two_dec_max_limit(6),
      O => \three_dec_min_limit[9]_i_5_n_0\
    );
\three_dec_min_limit_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => two_dec_max_limit(0),
      Q => three_dec_min_limit(0),
      R => \three_dec_min_limit_reg[0]_0\(0)
    );
\three_dec_min_limit_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => three_dec_min_limit_nxt(10),
      Q => three_dec_min_limit(10),
      R => \three_dec_min_limit_reg[0]_0\(0)
    );
\three_dec_min_limit_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => three_dec_min_limit_nxt(11),
      Q => three_dec_min_limit(11),
      R => \three_dec_min_limit_reg[0]_0\(0)
    );
\three_dec_min_limit_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \three_dec_min_limit_reg[9]_i_1_n_0\,
      CO(3 downto 1) => \NLW_three_dec_min_limit_reg[11]_i_1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \three_dec_min_limit_reg[11]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => two_dec_max_limit(10),
      O(3 downto 2) => \NLW_three_dec_min_limit_reg[11]_i_1_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => three_dec_min_limit_nxt(11 downto 10),
      S(3 downto 2) => B"00",
      S(1) => \three_dec_min_limit[11]_i_2_n_0\,
      S(0) => \three_dec_min_limit[11]_i_3_n_0\
    );
\three_dec_min_limit_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => two_dec_max_limit(1),
      Q => three_dec_min_limit(1),
      R => \three_dec_min_limit_reg[0]_0\(0)
    );
\three_dec_min_limit_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => three_dec_min_limit_nxt(2),
      Q => three_dec_min_limit(2),
      R => \three_dec_min_limit_reg[0]_0\(0)
    );
\three_dec_min_limit_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => three_dec_min_limit_nxt(3),
      Q => three_dec_min_limit(3),
      R => \three_dec_min_limit_reg[0]_0\(0)
    );
\three_dec_min_limit_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => three_dec_min_limit_nxt(4),
      Q => three_dec_min_limit(4),
      R => \three_dec_min_limit_reg[0]_0\(0)
    );
\three_dec_min_limit_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => three_dec_min_limit_nxt(5),
      Q => three_dec_min_limit(5),
      R => \three_dec_min_limit_reg[0]_0\(0)
    );
\three_dec_min_limit_reg[5]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \three_dec_min_limit_reg[5]_i_1_n_0\,
      CO(2) => \three_dec_min_limit_reg[5]_i_1_n_1\,
      CO(1) => \three_dec_min_limit_reg[5]_i_1_n_2\,
      CO(0) => \three_dec_min_limit_reg[5]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => two_dec_max_limit(5 downto 3),
      DI(0) => '0',
      O(3 downto 0) => three_dec_min_limit_nxt(5 downto 2),
      S(3) => \three_dec_min_limit[5]_i_2_n_0\,
      S(2) => \three_dec_min_limit[5]_i_3_n_0\,
      S(1) => \three_dec_min_limit[5]_i_4_n_0\,
      S(0) => two_dec_max_limit(2)
    );
\three_dec_min_limit_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => three_dec_min_limit_nxt(6),
      Q => three_dec_min_limit(6),
      R => \three_dec_min_limit_reg[0]_0\(0)
    );
\three_dec_min_limit_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => three_dec_min_limit_nxt(7),
      Q => three_dec_min_limit(7),
      R => \three_dec_min_limit_reg[0]_0\(0)
    );
\three_dec_min_limit_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => three_dec_min_limit_nxt(8),
      Q => three_dec_min_limit(8),
      R => \three_dec_min_limit_reg[0]_0\(0)
    );
\three_dec_min_limit_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => three_dec_min_limit_nxt(9),
      Q => three_dec_min_limit(9),
      R => \three_dec_min_limit_reg[0]_0\(0)
    );
\three_dec_min_limit_reg[9]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \three_dec_min_limit_reg[5]_i_1_n_0\,
      CO(3) => \three_dec_min_limit_reg[9]_i_1_n_0\,
      CO(2) => \three_dec_min_limit_reg[9]_i_1_n_1\,
      CO(1) => \three_dec_min_limit_reg[9]_i_1_n_2\,
      CO(0) => \three_dec_min_limit_reg[9]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => two_dec_max_limit(9 downto 6),
      O(3 downto 0) => three_dec_min_limit_nxt(9 downto 6),
      S(3) => \three_dec_min_limit[9]_i_2_n_0\,
      S(2) => \three_dec_min_limit[9]_i_3_n_0\,
      S(1) => \three_dec_min_limit[9]_i_4_n_0\,
      S(0) => \three_dec_min_limit[9]_i_5_n_0\
    );
\three_inc_max_limit[11]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => device_temp_init(11),
      O => \three_inc_max_limit[11]_i_2_n_0\
    );
\three_inc_max_limit[11]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => device_temp_init(10),
      O => \three_inc_max_limit[11]_i_3_n_0\
    );
\three_inc_max_limit[4]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => device_temp_init(3),
      O => \three_inc_max_limit[4]_i_2_n_0\
    );
\three_inc_max_limit[4]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => device_temp_init(2),
      O => \three_inc_max_limit[4]_i_3_n_0\
    );
\three_inc_max_limit[8]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => device_temp_init(8),
      O => \three_inc_max_limit[8]_i_2_n_0\
    );
\three_inc_max_limit[8]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => device_temp_init(7),
      O => \three_inc_max_limit[8]_i_3_n_0\
    );
\three_inc_max_limit[8]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => device_temp_init(5),
      O => \three_inc_max_limit[8]_i_4_n_0\
    );
\three_inc_max_limit_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => three_inc_max_limit_nxt(10),
      Q => three_inc_max_limit(10),
      R => \tempmon_state_reg[0]_0\
    );
\three_inc_max_limit_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => three_inc_max_limit_nxt(11),
      Q => three_inc_max_limit(11),
      R => \tempmon_state_reg[0]_0\
    );
\three_inc_max_limit_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \three_inc_max_limit_reg[8]_i_1_n_0\,
      CO(3 downto 2) => \NLW_three_inc_max_limit_reg[11]_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \three_inc_max_limit_reg[11]_i_1_n_2\,
      CO(0) => \three_inc_max_limit_reg[11]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => device_temp_init(10),
      DI(0) => '0',
      O(3) => \NLW_three_inc_max_limit_reg[11]_i_1_O_UNCONNECTED\(3),
      O(2 downto 0) => three_inc_max_limit_nxt(11 downto 9),
      S(3) => '0',
      S(2) => \three_inc_max_limit[11]_i_2_n_0\,
      S(1) => \three_inc_max_limit[11]_i_3_n_0\,
      S(0) => device_temp_init(9)
    );
\three_inc_max_limit_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => three_inc_max_limit_nxt(2),
      Q => three_inc_max_limit(2),
      R => \tempmon_state_reg[0]_0\
    );
\three_inc_max_limit_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => three_inc_max_limit_nxt(3),
      Q => three_inc_max_limit(3),
      R => \tempmon_state_reg[0]_0\
    );
\three_inc_max_limit_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => three_inc_max_limit_nxt(4),
      Q => three_inc_max_limit(4),
      R => \tempmon_state_reg[0]_0\
    );
\three_inc_max_limit_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \three_inc_max_limit_reg[4]_i_1_n_0\,
      CO(2) => \three_inc_max_limit_reg[4]_i_1_n_1\,
      CO(1) => \three_inc_max_limit_reg[4]_i_1_n_2\,
      CO(0) => \three_inc_max_limit_reg[4]_i_1_n_3\,
      CYINIT => device_temp_init(0),
      DI(3) => '0',
      DI(2 downto 1) => device_temp_init(3 downto 2),
      DI(0) => '0',
      O(3 downto 1) => three_inc_max_limit_nxt(4 downto 2),
      O(0) => \three_inc_max_limit_reg[4]_i_1_n_7\,
      S(3) => device_temp_init(4),
      S(2) => \three_inc_max_limit[4]_i_2_n_0\,
      S(1) => \three_inc_max_limit[4]_i_3_n_0\,
      S(0) => device_temp_init(1)
    );
\three_inc_max_limit_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => three_inc_max_limit_nxt(5),
      Q => three_inc_max_limit(5),
      R => \tempmon_state_reg[0]_0\
    );
\three_inc_max_limit_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => three_inc_max_limit_nxt(6),
      Q => three_inc_max_limit(6),
      R => \tempmon_state_reg[0]_0\
    );
\three_inc_max_limit_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => three_inc_max_limit_nxt(7),
      Q => three_inc_max_limit(7),
      R => \tempmon_state_reg[0]_0\
    );
\three_inc_max_limit_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => three_inc_max_limit_nxt(8),
      Q => three_inc_max_limit(8),
      R => \tempmon_state_reg[0]_0\
    );
\three_inc_max_limit_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \three_inc_max_limit_reg[4]_i_1_n_0\,
      CO(3) => \three_inc_max_limit_reg[8]_i_1_n_0\,
      CO(2) => \three_inc_max_limit_reg[8]_i_1_n_1\,
      CO(1) => \three_inc_max_limit_reg[8]_i_1_n_2\,
      CO(0) => \three_inc_max_limit_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => device_temp_init(8 downto 7),
      DI(1) => '0',
      DI(0) => device_temp_init(5),
      O(3 downto 0) => three_inc_max_limit_nxt(8 downto 5),
      S(3) => \three_inc_max_limit[8]_i_2_n_0\,
      S(2) => \three_inc_max_limit[8]_i_3_n_0\,
      S(1) => device_temp_init(6),
      S(0) => \three_inc_max_limit[8]_i_4_n_0\
    );
\three_inc_max_limit_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => three_inc_max_limit_nxt(9),
      Q => three_inc_max_limit(9),
      R => \tempmon_state_reg[0]_0\
    );
\three_inc_min_limit[11]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => four_inc_max_limit(11),
      O => \three_inc_min_limit[11]_i_2_n_0\
    );
\three_inc_min_limit[11]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => four_inc_max_limit(10),
      O => \three_inc_min_limit[11]_i_3_n_0\
    );
\three_inc_min_limit[5]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => four_inc_max_limit(5),
      O => \three_inc_min_limit[5]_i_2_n_0\
    );
\three_inc_min_limit[5]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => four_inc_max_limit(4),
      O => \three_inc_min_limit[5]_i_3_n_0\
    );
\three_inc_min_limit[5]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => four_inc_max_limit(3),
      O => \three_inc_min_limit[5]_i_4_n_0\
    );
\three_inc_min_limit[9]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => four_inc_max_limit(9),
      O => \three_inc_min_limit[9]_i_2_n_0\
    );
\three_inc_min_limit[9]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => four_inc_max_limit(8),
      O => \three_inc_min_limit[9]_i_3_n_0\
    );
\three_inc_min_limit[9]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => four_inc_max_limit(7),
      O => \three_inc_min_limit[9]_i_4_n_0\
    );
\three_inc_min_limit[9]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => four_inc_max_limit(6),
      O => \three_inc_min_limit[9]_i_5_n_0\
    );
\three_inc_min_limit_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => three_inc_min_limit_nxt(10),
      Q => three_inc_min_limit(10),
      R => \three_dec_min_limit_reg[0]_0\(0)
    );
\three_inc_min_limit_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => three_inc_min_limit_nxt(11),
      Q => three_inc_min_limit(11),
      R => \three_dec_min_limit_reg[0]_0\(0)
    );
\three_inc_min_limit_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \three_inc_min_limit_reg[9]_i_1_n_0\,
      CO(3 downto 1) => \NLW_three_inc_min_limit_reg[11]_i_1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \three_inc_min_limit_reg[11]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => four_inc_max_limit(10),
      O(3 downto 2) => \NLW_three_inc_min_limit_reg[11]_i_1_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => three_inc_min_limit_nxt(11 downto 10),
      S(3 downto 2) => B"00",
      S(1) => \three_inc_min_limit[11]_i_2_n_0\,
      S(0) => \three_inc_min_limit[11]_i_3_n_0\
    );
\three_inc_min_limit_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => neutral_max_limit(1),
      Q => three_inc_min_limit(1),
      R => \three_dec_min_limit_reg[0]_0\(0)
    );
\three_inc_min_limit_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => three_inc_min_limit_nxt(2),
      Q => three_inc_min_limit(2),
      R => \three_dec_min_limit_reg[0]_0\(0)
    );
\three_inc_min_limit_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => three_inc_min_limit_nxt(3),
      Q => three_inc_min_limit(3),
      R => \three_dec_min_limit_reg[0]_0\(0)
    );
\three_inc_min_limit_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => three_inc_min_limit_nxt(4),
      Q => three_inc_min_limit(4),
      R => \three_dec_min_limit_reg[0]_0\(0)
    );
\three_inc_min_limit_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => three_inc_min_limit_nxt(5),
      Q => three_inc_min_limit(5),
      R => \three_dec_min_limit_reg[0]_0\(0)
    );
\three_inc_min_limit_reg[5]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \three_inc_min_limit_reg[5]_i_1_n_0\,
      CO(2) => \three_inc_min_limit_reg[5]_i_1_n_1\,
      CO(1) => \three_inc_min_limit_reg[5]_i_1_n_2\,
      CO(0) => \three_inc_min_limit_reg[5]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => four_inc_max_limit(5 downto 3),
      DI(0) => '0',
      O(3 downto 0) => three_inc_min_limit_nxt(5 downto 2),
      S(3) => \three_inc_min_limit[5]_i_2_n_0\,
      S(2) => \three_inc_min_limit[5]_i_3_n_0\,
      S(1) => \three_inc_min_limit[5]_i_4_n_0\,
      S(0) => four_inc_max_limit(2)
    );
\three_inc_min_limit_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => three_inc_min_limit_nxt(6),
      Q => three_inc_min_limit(6),
      R => \three_dec_min_limit_reg[0]_0\(0)
    );
\three_inc_min_limit_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => three_inc_min_limit_nxt(7),
      Q => three_inc_min_limit(7),
      R => \three_dec_min_limit_reg[0]_0\(0)
    );
\three_inc_min_limit_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => three_inc_min_limit_nxt(8),
      Q => three_inc_min_limit(8),
      R => \three_dec_min_limit_reg[0]_0\(0)
    );
\three_inc_min_limit_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => three_inc_min_limit_nxt(9),
      Q => three_inc_min_limit(9),
      R => \three_dec_min_limit_reg[0]_0\(0)
    );
\three_inc_min_limit_reg[9]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \three_inc_min_limit_reg[5]_i_1_n_0\,
      CO(3) => \three_inc_min_limit_reg[9]_i_1_n_0\,
      CO(2) => \three_inc_min_limit_reg[9]_i_1_n_1\,
      CO(1) => \three_inc_min_limit_reg[9]_i_1_n_2\,
      CO(0) => \three_inc_min_limit_reg[9]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => four_inc_max_limit(9 downto 6),
      O(3 downto 0) => three_inc_min_limit_nxt(9 downto 6),
      S(3) => \three_inc_min_limit[9]_i_2_n_0\,
      S(2) => \three_inc_min_limit[9]_i_3_n_0\,
      S(1) => \three_inc_min_limit[9]_i_4_n_0\,
      S(0) => \three_inc_min_limit[9]_i_5_n_0\
    );
\two_dec_max_limit[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => device_temp_init(0),
      O => \two_dec_max_limit[0]_i_1_n_0\
    );
\two_dec_max_limit[11]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => device_temp_init(9),
      O => \two_dec_max_limit[11]_i_2_n_0\
    );
\two_dec_max_limit[4]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => device_temp_init(4),
      O => \two_dec_max_limit[4]_i_2_n_0\
    );
\two_dec_max_limit[4]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => device_temp_init(1),
      O => \two_dec_max_limit[4]_i_3_n_0\
    );
\two_dec_max_limit[8]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => device_temp_init(6),
      O => \two_dec_max_limit[8]_i_2_n_0\
    );
\two_dec_max_limit_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \two_dec_max_limit[0]_i_1_n_0\,
      Q => two_dec_max_limit(0),
      R => \two_dec_max_limit_reg[0]_0\
    );
\two_dec_max_limit_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => two_dec_max_limit_nxt(10),
      Q => two_dec_max_limit(10),
      R => \two_dec_max_limit_reg[0]_0\
    );
\two_dec_max_limit_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => two_dec_max_limit_nxt(11),
      Q => two_dec_max_limit(11),
      R => \two_dec_max_limit_reg[0]_0\
    );
\two_dec_max_limit_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \two_dec_max_limit_reg[8]_i_1_n_0\,
      CO(3 downto 2) => \NLW_two_dec_max_limit_reg[11]_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \two_dec_max_limit_reg[11]_i_1_n_2\,
      CO(0) => \two_dec_max_limit_reg[11]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => device_temp_init(9),
      O(3) => \NLW_two_dec_max_limit_reg[11]_i_1_O_UNCONNECTED\(3),
      O(2 downto 0) => two_dec_max_limit_nxt(11 downto 9),
      S(3) => '0',
      S(2 downto 1) => device_temp_init(11 downto 10),
      S(0) => \two_dec_max_limit[11]_i_2_n_0\
    );
\two_dec_max_limit_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => two_dec_max_limit_nxt(1),
      Q => two_dec_max_limit(1),
      R => \two_dec_max_limit_reg[0]_0\
    );
\two_dec_max_limit_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => two_dec_max_limit_nxt(2),
      Q => two_dec_max_limit(2),
      R => \two_dec_max_limit_reg[0]_0\
    );
\two_dec_max_limit_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => two_dec_max_limit_nxt(3),
      Q => two_dec_max_limit(3),
      R => \two_dec_max_limit_reg[0]_0\
    );
\two_dec_max_limit_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => two_dec_max_limit_nxt(4),
      Q => two_dec_max_limit(4),
      R => \two_dec_max_limit_reg[0]_0\
    );
\two_dec_max_limit_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \two_dec_max_limit_reg[4]_i_1_n_0\,
      CO(2) => \two_dec_max_limit_reg[4]_i_1_n_1\,
      CO(1) => \two_dec_max_limit_reg[4]_i_1_n_2\,
      CO(0) => \two_dec_max_limit_reg[4]_i_1_n_3\,
      CYINIT => device_temp_init(0),
      DI(3) => device_temp_init(4),
      DI(2 downto 1) => B"00",
      DI(0) => device_temp_init(1),
      O(3 downto 1) => two_dec_max_limit_nxt(4 downto 2),
      O(0) => \NLW_two_dec_max_limit_reg[4]_i_1_O_UNCONNECTED\(0),
      S(3) => \two_dec_max_limit[4]_i_2_n_0\,
      S(2 downto 1) => device_temp_init(3 downto 2),
      S(0) => \two_dec_max_limit[4]_i_3_n_0\
    );
\two_dec_max_limit_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => two_dec_max_limit_nxt(5),
      Q => two_dec_max_limit(5),
      R => \two_dec_max_limit_reg[0]_0\
    );
\two_dec_max_limit_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => two_dec_max_limit_nxt(6),
      Q => two_dec_max_limit(6),
      R => \two_dec_max_limit_reg[0]_0\
    );
\two_dec_max_limit_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => two_dec_max_limit_nxt(7),
      Q => two_dec_max_limit(7),
      R => \two_dec_max_limit_reg[0]_0\
    );
\two_dec_max_limit_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => two_dec_max_limit_nxt(8),
      Q => two_dec_max_limit(8),
      R => \two_dec_max_limit_reg[0]_0\
    );
\two_dec_max_limit_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \two_dec_max_limit_reg[4]_i_1_n_0\,
      CO(3) => \two_dec_max_limit_reg[8]_i_1_n_0\,
      CO(2) => \two_dec_max_limit_reg[8]_i_1_n_1\,
      CO(1) => \two_dec_max_limit_reg[8]_i_1_n_2\,
      CO(0) => \two_dec_max_limit_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => device_temp_init(6),
      DI(0) => '0',
      O(3 downto 0) => two_dec_max_limit_nxt(8 downto 5),
      S(3 downto 2) => device_temp_init(8 downto 7),
      S(1) => \two_dec_max_limit[8]_i_2_n_0\,
      S(0) => device_temp_init(5)
    );
\two_dec_max_limit_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => two_dec_max_limit_nxt(9),
      Q => two_dec_max_limit(9),
      R => \two_dec_max_limit_reg[0]_0\
    );
\two_dec_min_limit[11]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => one_dec_max_limit(11),
      O => \two_dec_min_limit[11]_i_2_n_0\
    );
\two_dec_min_limit[11]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => one_dec_max_limit(10),
      O => \two_dec_min_limit[11]_i_3_n_0\
    );
\two_dec_min_limit[5]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => one_dec_max_limit(5),
      O => \two_dec_min_limit[5]_i_2_n_0\
    );
\two_dec_min_limit[5]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => one_dec_max_limit(4),
      O => \two_dec_min_limit[5]_i_3_n_0\
    );
\two_dec_min_limit[5]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => one_dec_max_limit(3),
      O => \two_dec_min_limit[5]_i_4_n_0\
    );
\two_dec_min_limit[9]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => one_dec_max_limit(9),
      O => \two_dec_min_limit[9]_i_2_n_0\
    );
\two_dec_min_limit[9]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => one_dec_max_limit(8),
      O => \two_dec_min_limit[9]_i_3_n_0\
    );
\two_dec_min_limit[9]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => one_dec_max_limit(7),
      O => \two_dec_min_limit[9]_i_4_n_0\
    );
\two_dec_min_limit[9]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => one_dec_max_limit(6),
      O => \two_dec_min_limit[9]_i_5_n_0\
    );
\two_dec_min_limit_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => two_dec_min_limit_nxt(10),
      Q => two_dec_min_limit(10),
      R => \neutral_min_limit_reg[11]_0\
    );
\two_dec_min_limit_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => two_dec_min_limit_nxt(11),
      Q => two_dec_min_limit(11),
      R => \neutral_min_limit_reg[11]_0\
    );
\two_dec_min_limit_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \two_dec_min_limit_reg[9]_i_1_n_0\,
      CO(3 downto 1) => \NLW_two_dec_min_limit_reg[11]_i_1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \two_dec_min_limit_reg[11]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => one_dec_max_limit(10),
      O(3 downto 2) => \NLW_two_dec_min_limit_reg[11]_i_1_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => two_dec_min_limit_nxt(11 downto 10),
      S(3 downto 2) => B"00",
      S(1) => \two_dec_min_limit[11]_i_2_n_0\,
      S(0) => \two_dec_min_limit[11]_i_3_n_0\
    );
\two_dec_min_limit_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => two_dec_min_limit_nxt(2),
      Q => two_dec_min_limit(2),
      R => \neutral_min_limit_reg[11]_0\
    );
\two_dec_min_limit_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => two_dec_min_limit_nxt(3),
      Q => two_dec_min_limit(3),
      R => \neutral_min_limit_reg[11]_0\
    );
\two_dec_min_limit_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => two_dec_min_limit_nxt(4),
      Q => two_dec_min_limit(4),
      R => \neutral_min_limit_reg[11]_0\
    );
\two_dec_min_limit_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => two_dec_min_limit_nxt(5),
      Q => two_dec_min_limit(5),
      R => \neutral_min_limit_reg[11]_0\
    );
\two_dec_min_limit_reg[5]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \two_dec_min_limit_reg[5]_i_1_n_0\,
      CO(2) => \two_dec_min_limit_reg[5]_i_1_n_1\,
      CO(1) => \two_dec_min_limit_reg[5]_i_1_n_2\,
      CO(0) => \two_dec_min_limit_reg[5]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => one_dec_max_limit(5 downto 3),
      DI(0) => '0',
      O(3 downto 0) => two_dec_min_limit_nxt(5 downto 2),
      S(3) => \two_dec_min_limit[5]_i_2_n_0\,
      S(2) => \two_dec_min_limit[5]_i_3_n_0\,
      S(1) => \two_dec_min_limit[5]_i_4_n_0\,
      S(0) => one_dec_max_limit(2)
    );
\two_dec_min_limit_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => two_dec_min_limit_nxt(6),
      Q => two_dec_min_limit(6),
      R => \neutral_min_limit_reg[11]_0\
    );
\two_dec_min_limit_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => two_dec_min_limit_nxt(7),
      Q => two_dec_min_limit(7),
      R => \neutral_min_limit_reg[11]_0\
    );
\two_dec_min_limit_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => two_dec_min_limit_nxt(8),
      Q => two_dec_min_limit(8),
      R => \neutral_min_limit_reg[11]_0\
    );
\two_dec_min_limit_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => two_dec_min_limit_nxt(9),
      Q => two_dec_min_limit(9),
      R => \neutral_min_limit_reg[11]_0\
    );
\two_dec_min_limit_reg[9]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \two_dec_min_limit_reg[5]_i_1_n_0\,
      CO(3) => \two_dec_min_limit_reg[9]_i_1_n_0\,
      CO(2) => \two_dec_min_limit_reg[9]_i_1_n_1\,
      CO(1) => \two_dec_min_limit_reg[9]_i_1_n_2\,
      CO(0) => \two_dec_min_limit_reg[9]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => one_dec_max_limit(9 downto 6),
      O(3 downto 0) => two_dec_min_limit_nxt(9 downto 6),
      S(3) => \two_dec_min_limit[9]_i_2_n_0\,
      S(2) => \two_dec_min_limit[9]_i_3_n_0\,
      S(1) => \two_dec_min_limit[9]_i_4_n_0\,
      S(0) => \two_dec_min_limit[9]_i_5_n_0\
    );
\two_inc_max_limit[11]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => device_temp_init(11),
      O => \two_inc_max_limit[11]_i_2_n_0\
    );
\two_inc_max_limit[11]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => device_temp_init(10),
      O => \two_inc_max_limit[11]_i_3_n_0\
    );
\two_inc_max_limit[11]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => device_temp_init(9),
      O => \two_inc_max_limit[11]_i_4_n_0\
    );
\two_inc_max_limit[4]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => device_temp_init(4),
      O => \two_inc_max_limit[4]_i_2_n_0\
    );
\two_inc_max_limit[4]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => device_temp_init(3),
      O => \two_inc_max_limit[4]_i_3_n_0\
    );
\two_inc_max_limit[4]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => device_temp_init(1),
      O => \two_inc_max_limit[4]_i_4_n_0\
    );
\two_inc_max_limit[8]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => device_temp_init(7),
      O => \two_inc_max_limit[8]_i_2_n_0\
    );
\two_inc_max_limit_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => two_inc_max_limit_nxt(10),
      Q => two_inc_max_limit(10),
      R => \two_dec_max_limit_reg[0]_0\
    );
\two_inc_max_limit_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => two_inc_max_limit_nxt(11),
      Q => two_inc_max_limit(11),
      R => \two_dec_max_limit_reg[0]_0\
    );
\two_inc_max_limit_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \two_inc_max_limit_reg[8]_i_1_n_0\,
      CO(3 downto 2) => \NLW_two_inc_max_limit_reg[11]_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \two_inc_max_limit_reg[11]_i_1_n_2\,
      CO(0) => \two_inc_max_limit_reg[11]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => device_temp_init(10 downto 9),
      O(3) => \NLW_two_inc_max_limit_reg[11]_i_1_O_UNCONNECTED\(3),
      O(2 downto 0) => two_inc_max_limit_nxt(11 downto 9),
      S(3) => '0',
      S(2) => \two_inc_max_limit[11]_i_2_n_0\,
      S(1) => \two_inc_max_limit[11]_i_3_n_0\,
      S(0) => \two_inc_max_limit[11]_i_4_n_0\
    );
\two_inc_max_limit_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => two_inc_max_limit_nxt(2),
      Q => two_inc_max_limit(2),
      R => \two_dec_max_limit_reg[0]_0\
    );
\two_inc_max_limit_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => two_inc_max_limit_nxt(3),
      Q => two_inc_max_limit(3),
      R => \two_dec_max_limit_reg[0]_0\
    );
\two_inc_max_limit_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => two_inc_max_limit_nxt(4),
      Q => two_inc_max_limit(4),
      R => \two_dec_max_limit_reg[0]_0\
    );
\two_inc_max_limit_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \two_inc_max_limit_reg[4]_i_1_n_0\,
      CO(2) => \two_inc_max_limit_reg[4]_i_1_n_1\,
      CO(1) => \two_inc_max_limit_reg[4]_i_1_n_2\,
      CO(0) => \two_inc_max_limit_reg[4]_i_1_n_3\,
      CYINIT => device_temp_init(0),
      DI(3 downto 2) => device_temp_init(4 downto 3),
      DI(1) => '0',
      DI(0) => device_temp_init(1),
      O(3 downto 1) => two_inc_max_limit_nxt(4 downto 2),
      O(0) => \NLW_two_inc_max_limit_reg[4]_i_1_O_UNCONNECTED\(0),
      S(3) => \two_inc_max_limit[4]_i_2_n_0\,
      S(2) => \two_inc_max_limit[4]_i_3_n_0\,
      S(1) => device_temp_init(2),
      S(0) => \two_inc_max_limit[4]_i_4_n_0\
    );
\two_inc_max_limit_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => two_inc_max_limit_nxt(5),
      Q => two_inc_max_limit(5),
      R => \two_dec_max_limit_reg[0]_0\
    );
\two_inc_max_limit_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => two_inc_max_limit_nxt(6),
      Q => two_inc_max_limit(6),
      R => \two_dec_max_limit_reg[0]_0\
    );
\two_inc_max_limit_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => two_inc_max_limit_nxt(7),
      Q => two_inc_max_limit(7),
      R => \two_dec_max_limit_reg[0]_0\
    );
\two_inc_max_limit_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => two_inc_max_limit_nxt(8),
      Q => two_inc_max_limit(8),
      R => \two_dec_max_limit_reg[0]_0\
    );
\two_inc_max_limit_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \two_inc_max_limit_reg[4]_i_1_n_0\,
      CO(3) => \two_inc_max_limit_reg[8]_i_1_n_0\,
      CO(2) => \two_inc_max_limit_reg[8]_i_1_n_1\,
      CO(1) => \two_inc_max_limit_reg[8]_i_1_n_2\,
      CO(0) => \two_inc_max_limit_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => device_temp_init(7),
      DI(1 downto 0) => B"00",
      O(3 downto 0) => two_inc_max_limit_nxt(8 downto 5),
      S(3) => device_temp_init(8),
      S(2) => \two_inc_max_limit[8]_i_2_n_0\,
      S(1 downto 0) => device_temp_init(6 downto 5)
    );
\two_inc_max_limit_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => two_inc_max_limit_nxt(9),
      Q => two_inc_max_limit(9),
      R => \two_dec_max_limit_reg[0]_0\
    );
\two_inc_min_limit[11]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => three_inc_max_limit(11),
      O => \two_inc_min_limit[11]_i_2_n_0\
    );
\two_inc_min_limit[11]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => three_inc_max_limit(10),
      O => \two_inc_min_limit[11]_i_3_n_0\
    );
\two_inc_min_limit[5]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => three_inc_max_limit(5),
      O => \two_inc_min_limit[5]_i_2_n_0\
    );
\two_inc_min_limit[5]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => three_inc_max_limit(4),
      O => \two_inc_min_limit[5]_i_3_n_0\
    );
\two_inc_min_limit[5]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => three_inc_max_limit(3),
      O => \two_inc_min_limit[5]_i_4_n_0\
    );
\two_inc_min_limit[9]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => three_inc_max_limit(9),
      O => \two_inc_min_limit[9]_i_2_n_0\
    );
\two_inc_min_limit[9]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => three_inc_max_limit(8),
      O => \two_inc_min_limit[9]_i_3_n_0\
    );
\two_inc_min_limit[9]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => three_inc_max_limit(7),
      O => \two_inc_min_limit[9]_i_4_n_0\
    );
\two_inc_min_limit[9]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => three_inc_max_limit(6),
      O => \two_inc_min_limit[9]_i_5_n_0\
    );
\two_inc_min_limit_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => two_inc_min_limit_nxt(10),
      Q => two_inc_min_limit(10),
      R => \one_inc_max_limit_reg[11]_0\
    );
\two_inc_min_limit_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => two_inc_min_limit_nxt(11),
      Q => two_inc_min_limit(11),
      R => \one_inc_max_limit_reg[11]_0\
    );
\two_inc_min_limit_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \two_inc_min_limit_reg[9]_i_1_n_0\,
      CO(3 downto 1) => \NLW_two_inc_min_limit_reg[11]_i_1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \two_inc_min_limit_reg[11]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => three_inc_max_limit(10),
      O(3 downto 2) => \NLW_two_inc_min_limit_reg[11]_i_1_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => two_inc_min_limit_nxt(11 downto 10),
      S(3 downto 2) => B"00",
      S(1) => \two_inc_min_limit[11]_i_2_n_0\,
      S(0) => \two_inc_min_limit[11]_i_3_n_0\
    );
\two_inc_min_limit_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => one_dec_max_limit(1),
      Q => two_inc_min_limit(1),
      R => \one_inc_max_limit_reg[11]_0\
    );
\two_inc_min_limit_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => two_inc_min_limit_nxt(2),
      Q => two_inc_min_limit(2),
      R => \one_inc_max_limit_reg[11]_0\
    );
\two_inc_min_limit_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => two_inc_min_limit_nxt(3),
      Q => two_inc_min_limit(3),
      R => \one_inc_max_limit_reg[11]_0\
    );
\two_inc_min_limit_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => two_inc_min_limit_nxt(4),
      Q => two_inc_min_limit(4),
      R => \one_inc_max_limit_reg[11]_0\
    );
\two_inc_min_limit_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => two_inc_min_limit_nxt(5),
      Q => two_inc_min_limit(5),
      R => \one_inc_max_limit_reg[11]_0\
    );
\two_inc_min_limit_reg[5]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \two_inc_min_limit_reg[5]_i_1_n_0\,
      CO(2) => \two_inc_min_limit_reg[5]_i_1_n_1\,
      CO(1) => \two_inc_min_limit_reg[5]_i_1_n_2\,
      CO(0) => \two_inc_min_limit_reg[5]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => three_inc_max_limit(5 downto 3),
      DI(0) => '0',
      O(3 downto 0) => two_inc_min_limit_nxt(5 downto 2),
      S(3) => \two_inc_min_limit[5]_i_2_n_0\,
      S(2) => \two_inc_min_limit[5]_i_3_n_0\,
      S(1) => \two_inc_min_limit[5]_i_4_n_0\,
      S(0) => three_inc_max_limit(2)
    );
\two_inc_min_limit_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => two_inc_min_limit_nxt(6),
      Q => two_inc_min_limit(6),
      R => \one_inc_max_limit_reg[11]_0\
    );
\two_inc_min_limit_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => two_inc_min_limit_nxt(7),
      Q => two_inc_min_limit(7),
      R => \one_inc_max_limit_reg[11]_0\
    );
\two_inc_min_limit_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => two_inc_min_limit_nxt(8),
      Q => two_inc_min_limit(8),
      R => \one_inc_max_limit_reg[11]_0\
    );
\two_inc_min_limit_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => two_inc_min_limit_nxt(9),
      Q => two_inc_min_limit(9),
      R => \one_inc_max_limit_reg[11]_0\
    );
\two_inc_min_limit_reg[9]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \two_inc_min_limit_reg[5]_i_1_n_0\,
      CO(3) => \two_inc_min_limit_reg[9]_i_1_n_0\,
      CO(2) => \two_inc_min_limit_reg[9]_i_1_n_1\,
      CO(1) => \two_inc_min_limit_reg[9]_i_1_n_2\,
      CO(0) => \two_inc_min_limit_reg[9]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => three_inc_max_limit(9 downto 6),
      O(3 downto 0) => two_inc_min_limit_nxt(9 downto 6),
      S(3) => \two_inc_min_limit[9]_i_2_n_0\,
      S(2) => \two_inc_min_limit[9]_i_3_n_0\,
      S(1) => \two_inc_min_limit[9]_i_4_n_0\,
      S(0) => \two_inc_min_limit[9]_i_5_n_0\
    );
update_temp_101: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => tempmon_init_complete,
      I1 => tempmon_sample_en_102,
      I2 => tempmon_sample_en_101,
      O => \update_temp_101__0\
    );
update_temp_102_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \update_temp_101__0\,
      Q => update_temp_102,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity mig_7series_nosysclock_mig_7series_v4_2_ddr_phy_wrcal is
  port (
    wrcal_resume_w : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall1_r_reg[7]_0\ : out STD_LOGIC_VECTOR ( 27 downto 0 );
    \gen_mux_rd_div2.gen_mux_rd[0].mux_rd_fall0_r_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_mux_rd_div2.gen_mux_rd[0].mux_rd_rise1_r_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_mux_rd_div2.gen_mux_rd[0].mux_rd_fall1_r_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_pat_match_div2.pat_data_match_valid_r_reg_0\ : out STD_LOGIC;
    wrcal_sanity_chk_r_reg_0 : out STD_LOGIC;
    \gen_pat_match_div2.early2_data_match_r_reg_0\ : out STD_LOGIC;
    ddr3_ila_wrpath : out STD_LOGIC_VECTOR ( 23 downto 0 );
    wrcal_prech_req : out STD_LOGIC;
    ddr3_ila_basic : out STD_LOGIC_VECTOR ( 0 to 0 );
    wrcal_pat_err_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    wrlvl_byte_redo : out STD_LOGIC;
    phy_if_reset_w : out STD_LOGIC;
    wrlvl_byte_redo_reg_0 : out STD_LOGIC;
    wrlvl_byte_redo_reg_1 : out STD_LOGIC;
    \po_stg2_wrcal_cnt_reg[1]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    mpr_rd_rise0_prev_r_reg : out STD_LOGIC;
    wrcal_sanity_chk_done_reg_0 : out STD_LOGIC;
    wrlvl_byte_redo_reg_2 : out STD_LOGIC;
    rdlvl_stg1_done_int_reg : out STD_LOGIC;
    rdlvl_stg1_done_int_reg_0 : out STD_LOGIC;
    LD0 : out STD_LOGIC;
    CLK : in STD_LOGIC;
    \gen_mux_rd_div2.gen_mux_rd[0].mux_rd_rise0_r_reg[0]_0\ : in STD_LOGIC;
    \gen_mux_rd_div2.gen_mux_rd[1].mux_rd_rise0_r_reg[1]_0\ : in STD_LOGIC;
    \gen_mux_rd_div2.gen_mux_rd[2].mux_rd_rise0_r_reg[2]_0\ : in STD_LOGIC;
    \gen_mux_rd_div2.gen_mux_rd[3].mux_rd_rise0_r_reg[3]_0\ : in STD_LOGIC;
    \gen_mux_rd_div2.gen_mux_rd[4].mux_rd_rise0_r_reg[4]_0\ : in STD_LOGIC;
    \gen_mux_rd_div2.gen_mux_rd[5].mux_rd_rise0_r_reg[5]_0\ : in STD_LOGIC;
    \gen_mux_rd_div2.gen_mux_rd[6].mux_rd_rise0_r_reg[6]_0\ : in STD_LOGIC;
    \gen_mux_rd_div2.gen_mux_rd[7].mux_rd_rise0_r_reg[7]_0\ : in STD_LOGIC;
    \gen_mux_rd_div2.gen_mux_rd[0].mux_rd_fall0_r_reg[0]_1\ : in STD_LOGIC;
    \gen_mux_rd_div2.gen_mux_rd[1].mux_rd_fall0_r_reg[1]_0\ : in STD_LOGIC;
    \gen_mux_rd_div2.gen_mux_rd[2].mux_rd_fall0_r_reg[2]_0\ : in STD_LOGIC;
    \gen_mux_rd_div2.gen_mux_rd[3].mux_rd_fall0_r_reg[3]_0\ : in STD_LOGIC;
    \gen_mux_rd_div2.gen_mux_rd[4].mux_rd_fall0_r_reg[4]_0\ : in STD_LOGIC;
    \gen_mux_rd_div2.gen_mux_rd[5].mux_rd_fall0_r_reg[5]_0\ : in STD_LOGIC;
    \gen_mux_rd_div2.gen_mux_rd[6].mux_rd_fall0_r_reg[6]_0\ : in STD_LOGIC;
    \gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall0_r_reg[7]_0\ : in STD_LOGIC;
    \gen_mux_rd_div2.gen_mux_rd[0].mux_rd_rise1_r_reg[0]_1\ : in STD_LOGIC;
    \gen_mux_rd_div2.gen_mux_rd[1].mux_rd_rise1_r_reg[1]_0\ : in STD_LOGIC;
    \gen_mux_rd_div2.gen_mux_rd[2].mux_rd_rise1_r_reg[2]_0\ : in STD_LOGIC;
    \gen_mux_rd_div2.gen_mux_rd[3].mux_rd_rise1_r_reg[3]_0\ : in STD_LOGIC;
    \gen_mux_rd_div2.gen_mux_rd[4].mux_rd_rise1_r_reg[4]_0\ : in STD_LOGIC;
    \gen_mux_rd_div2.gen_mux_rd[5].mux_rd_rise1_r_reg[5]_0\ : in STD_LOGIC;
    \gen_mux_rd_div2.gen_mux_rd[6].mux_rd_rise1_r_reg[6]_0\ : in STD_LOGIC;
    \gen_mux_rd_div2.gen_mux_rd[7].mux_rd_rise1_r_reg[7]_0\ : in STD_LOGIC;
    \gen_mux_rd_div2.gen_mux_rd[0].mux_rd_fall1_r_reg[0]_1\ : in STD_LOGIC;
    \gen_mux_rd_div2.gen_mux_rd[1].mux_rd_fall1_r_reg[1]_0\ : in STD_LOGIC;
    \gen_mux_rd_div2.gen_mux_rd[2].mux_rd_fall1_r_reg[2]_0\ : in STD_LOGIC;
    \gen_mux_rd_div2.gen_mux_rd[3].mux_rd_fall1_r_reg[3]_0\ : in STD_LOGIC;
    \gen_mux_rd_div2.gen_mux_rd[4].mux_rd_fall1_r_reg[4]_0\ : in STD_LOGIC;
    \gen_mux_rd_div2.gen_mux_rd[5].mux_rd_fall1_r_reg[5]_0\ : in STD_LOGIC;
    \gen_mux_rd_div2.gen_mux_rd[6].mux_rd_fall1_r_reg[6]_0\ : in STD_LOGIC;
    \gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall1_r_reg[7]_1\ : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    wrcal_sanity_chk : in STD_LOGIC;
    \po_coarse_tap_cnt_reg[0][0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    wrlvl_byte_done : in STD_LOGIC;
    wrlvl_err_i_5 : in STD_LOGIC;
    \FSM_sequential_wl_state_r[1]_i_3\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \idelay_tap_cnt_r_reg[0][0][4]\ : in STD_LOGIC;
    idelay_ce_int : in STD_LOGIC;
    \idelay_tap_cnt_r_reg[0][0][4]_0\ : in STD_LOGIC;
    mpr_rd_rise0_prev_r : in STD_LOGIC;
    mpr_rd_fall1_prev_r : in STD_LOGIC;
    mpr_rd_fall0_prev_r : in STD_LOGIC;
    mpr_rd_rise1_prev_r : in STD_LOGIC;
    \init_state_r[3]_i_10\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    wrlvl_done_r1 : in STD_LOGIC;
    ddr3_lm_done_r : in STD_LOGIC;
    \init_state_r[1]_i_16\ : in STD_LOGIC;
    mem_init_done_r : in STD_LOGIC;
    calib_zero_inputs : in STD_LOGIC;
    \input_[7].iserdes_dq_.idelay_dq.idelaye2\ : in STD_LOGIC;
    \input_[7].iserdes_dq_.idelay_dq.idelaye2_0\ : in STD_LOGIC;
    \input_[7].iserdes_dq_.idelay_dq.idelaye2_1\ : in STD_LOGIC;
    idelay_ld_rst : in STD_LOGIC;
    \not_empty_wait_cnt_reg[4]_0\ : in STD_LOGIC;
    wrcal_rd_wait : in STD_LOGIC;
    prech_done : in STD_LOGIC;
    \cal2_state_r_reg[0]_0\ : in STD_LOGIC;
    \cal2_state_r_reg[0]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \po_coarse_tap_cnt_reg[0][2]_0\ : in STD_LOGIC_VECTOR ( 8 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of mig_7series_nosysclock_mig_7series_v4_2_ddr_phy_wrcal : entity is "mig_7series_v4_2_ddr_phy_wrcal";
end mig_7series_nosysclock_mig_7series_v4_2_ddr_phy_wrcal;

architecture STRUCTURE of mig_7series_nosysclock_mig_7series_v4_2_ddr_phy_wrcal is
  signal \^d\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal cal2_done_r : STD_LOGIC;
  signal cal2_done_r1 : STD_LOGIC;
  signal cal2_done_r_i_1_n_0 : STD_LOGIC;
  signal cal2_if_reset_i_1_n_0 : STD_LOGIC;
  signal cal2_if_reset_i_2_n_0 : STD_LOGIC;
  signal cal2_if_reset_i_3_n_0 : STD_LOGIC;
  signal cal2_if_reset_i_4_n_0 : STD_LOGIC;
  signal cal2_prech_req_r : STD_LOGIC;
  signal cal2_prech_req_r_i_1_n_0 : STD_LOGIC;
  signal cal2_prech_req_r_i_2_n_0 : STD_LOGIC;
  signal cal2_state_r : STD_LOGIC;
  signal \cal2_state_r[0]_i_1_n_0\ : STD_LOGIC;
  signal \cal2_state_r[0]_i_2_n_0\ : STD_LOGIC;
  signal \cal2_state_r[0]_i_3_n_0\ : STD_LOGIC;
  signal \cal2_state_r[0]_i_4_n_0\ : STD_LOGIC;
  signal \cal2_state_r[0]_i_5_n_0\ : STD_LOGIC;
  signal \cal2_state_r[1]_i_1_n_0\ : STD_LOGIC;
  signal \cal2_state_r[1]_i_2_n_0\ : STD_LOGIC;
  signal \cal2_state_r[1]_i_3_n_0\ : STD_LOGIC;
  signal \cal2_state_r[1]_i_4_n_0\ : STD_LOGIC;
  signal \cal2_state_r[1]_i_5_n_0\ : STD_LOGIC;
  signal \cal2_state_r[2]_i_1_n_0\ : STD_LOGIC;
  signal \cal2_state_r[2]_i_2_n_0\ : STD_LOGIC;
  signal \cal2_state_r[3]_i_10_n_0\ : STD_LOGIC;
  signal \cal2_state_r[3]_i_12_n_0\ : STD_LOGIC;
  signal \cal2_state_r[3]_i_2_n_0\ : STD_LOGIC;
  signal \cal2_state_r[3]_i_3_n_0\ : STD_LOGIC;
  signal \cal2_state_r[3]_i_4_n_0\ : STD_LOGIC;
  signal \cal2_state_r[3]_i_5_n_0\ : STD_LOGIC;
  signal \cal2_state_r[3]_i_6_n_0\ : STD_LOGIC;
  signal \cal2_state_r[3]_i_7_n_0\ : STD_LOGIC;
  signal \cal2_state_r[3]_i_8_n_0\ : STD_LOGIC;
  signal \cal2_state_r[3]_i_9_n_0\ : STD_LOGIC;
  signal \cal2_state_r_reg_n_0_[0]\ : STD_LOGIC;
  signal \cal2_state_r_reg_n_0_[1]\ : STD_LOGIC;
  signal \cal2_state_r_reg_n_0_[2]\ : STD_LOGIC;
  signal \cal2_state_r_reg_n_0_[3]\ : STD_LOGIC;
  signal \^ddr3_ila_basic\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^ddr3_ila_wrpath\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal early1_data_i_1_n_0 : STD_LOGIC;
  signal early1_data_i_2_n_0 : STD_LOGIC;
  signal early1_data_i_3_n_0 : STD_LOGIC;
  signal early1_data_i_4_n_0 : STD_LOGIC;
  signal early1_data_i_5_n_0 : STD_LOGIC;
  signal \early1_data_match_r0__0\ : STD_LOGIC;
  signal early1_data_match_r1 : STD_LOGIC;
  signal early1_detect_i_1_n_0 : STD_LOGIC;
  signal early1_detect_reg_n_0 : STD_LOGIC;
  signal early1_match_fall0_and_r : STD_LOGIC;
  signal early1_match_fall1_and_r : STD_LOGIC;
  signal early1_match_rise0_and_r : STD_LOGIC;
  signal early1_match_rise1_and_r : STD_LOGIC;
  signal \early2_data_match_r0__0\ : STD_LOGIC;
  signal early2_match_fall0_and_r : STD_LOGIC;
  signal early2_match_fall0_and_r0 : STD_LOGIC;
  signal early2_match_fall0_r : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal early2_match_fall1_and_r : STD_LOGIC;
  signal early2_match_fall1_and_r0 : STD_LOGIC;
  signal early2_match_fall1_r : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal early2_match_rise0_and_r : STD_LOGIC;
  signal early2_match_rise0_and_r0 : STD_LOGIC;
  signal early2_match_rise0_r : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal early2_match_rise1_and_r : STD_LOGIC;
  signal early2_match_rise1_and_r0 : STD_LOGIC;
  signal early2_match_rise1_r : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^gen_mux_rd_div2.gen_mux_rd[0].mux_rd_fall0_r_reg[0]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^gen_mux_rd_div2.gen_mux_rd[0].mux_rd_fall1_r_reg[0]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^gen_mux_rd_div2.gen_mux_rd[0].mux_rd_rise1_r_reg[0]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall1_r_reg[7]_0\ : STD_LOGIC_VECTOR ( 27 downto 0 );
  signal \gen_pat_match_div2.early1_match_fall0_and_r_i_1_n_0\ : STD_LOGIC;
  signal \gen_pat_match_div2.early1_match_fall0_and_r_i_2_n_0\ : STD_LOGIC;
  signal \gen_pat_match_div2.early1_match_fall1_and_r_i_1_n_0\ : STD_LOGIC;
  signal \gen_pat_match_div2.early1_match_fall1_and_r_i_2_n_0\ : STD_LOGIC;
  signal \gen_pat_match_div2.early1_match_rise0_and_r_i_1_n_0\ : STD_LOGIC;
  signal \gen_pat_match_div2.early1_match_rise0_and_r_i_2_n_0\ : STD_LOGIC;
  signal \gen_pat_match_div2.early1_match_rise1_and_r_i_1_n_0\ : STD_LOGIC;
  signal \gen_pat_match_div2.early1_match_rise1_and_r_i_2_n_0\ : STD_LOGIC;
  signal \^gen_pat_match_div2.early2_data_match_r_reg_0\ : STD_LOGIC;
  signal \gen_pat_match_div2.early2_match_fall0_and_r_i_2_n_0\ : STD_LOGIC;
  signal \gen_pat_match_div2.early2_match_fall1_and_r_i_2_n_0\ : STD_LOGIC;
  signal \gen_pat_match_div2.early2_match_rise0_and_r_i_2_n_0\ : STD_LOGIC;
  signal \gen_pat_match_div2.early2_match_rise1_and_r_i_2_n_0\ : STD_LOGIC;
  signal \gen_pat_match_div2.gen_pat_match[0].early1_match_fall0_r_reg\ : STD_LOGIC;
  signal \gen_pat_match_div2.gen_pat_match[0].early1_match_rise0_r[0]_i_1_n_0\ : STD_LOGIC;
  signal \gen_pat_match_div2.gen_pat_match[0].early1_match_rise0_r_reg\ : STD_LOGIC;
  signal \gen_pat_match_div2.gen_pat_match[0].pat1_match_fall0_r[0]_i_1_n_0\ : STD_LOGIC;
  signal \gen_pat_match_div2.gen_pat_match[0].pat1_match_rise1_r[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \gen_pat_match_div2.gen_pat_match[0].pat1_match_rise1_r_reg\ : STD_LOGIC;
  signal \gen_pat_match_div2.gen_pat_match[0].pat2_match_fall1_r[0]_i_1_n_0\ : STD_LOGIC;
  signal \gen_pat_match_div2.gen_pat_match[0].pat2_match_fall1_r_reg\ : STD_LOGIC;
  signal \gen_pat_match_div2.gen_pat_match[1].pat1_match_fall0_r[1]_i_1_n_0\ : STD_LOGIC;
  signal \gen_pat_match_div2.gen_pat_match[1].pat1_match_fall0_r_reg\ : STD_LOGIC;
  signal \gen_pat_match_div2.gen_pat_match[1].pat1_match_fall1_r[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \gen_pat_match_div2.gen_pat_match[1].pat1_match_rise0_r_reg\ : STD_LOGIC;
  signal \gen_pat_match_div2.gen_pat_match[1].pat2_match_fall1_r_reg\ : STD_LOGIC;
  signal \gen_pat_match_div2.gen_pat_match[1].pat2_match_rise0_r[1]_i_1_n_0\ : STD_LOGIC;
  signal \gen_pat_match_div2.gen_pat_match[1].pat2_match_rise1_r[1]_i_1_n_0\ : STD_LOGIC;
  signal \gen_pat_match_div2.gen_pat_match[1].pat2_match_rise1_r_reg\ : STD_LOGIC;
  signal \gen_pat_match_div2.gen_pat_match[2].early1_match_fall1_r[2]_i_1_n_0\ : STD_LOGIC;
  signal \gen_pat_match_div2.gen_pat_match[2].early1_match_rise0_r[2]_i_1_n_0\ : STD_LOGIC;
  signal \gen_pat_match_div2.gen_pat_match[2].early1_match_rise1_r_reg\ : STD_LOGIC;
  signal \gen_pat_match_div2.gen_pat_match[2].pat1_match_fall0_r[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \gen_pat_match_div2.gen_pat_match[2].pat1_match_fall0_r_reg\ : STD_LOGIC;
  signal \gen_pat_match_div2.gen_pat_match[2].pat1_match_fall1_r_reg\ : STD_LOGIC;
  signal \gen_pat_match_div2.gen_pat_match[2].pat1_match_rise0_r_reg\ : STD_LOGIC;
  signal \gen_pat_match_div2.gen_pat_match[2].pat1_match_rise1_r[2]_i_1_n_0\ : STD_LOGIC;
  signal \gen_pat_match_div2.gen_pat_match[3].early1_match_fall1_r_reg\ : STD_LOGIC;
  signal \gen_pat_match_div2.gen_pat_match[3].early1_match_rise1_r[3]_i_1_n_0\ : STD_LOGIC;
  signal \gen_pat_match_div2.gen_pat_match[3].early1_match_rise1_r_reg\ : STD_LOGIC;
  signal \gen_pat_match_div2.gen_pat_match[3].pat1_match_fall0_r[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \gen_pat_match_div2.gen_pat_match[3].pat1_match_fall1_r[3]_i_1_n_0\ : STD_LOGIC;
  signal \gen_pat_match_div2.gen_pat_match[3].pat2_match_fall0_r_reg\ : STD_LOGIC;
  signal \gen_pat_match_div2.gen_pat_match[3].pat2_match_rise0_r[3]_i_1_n_0\ : STD_LOGIC;
  signal \gen_pat_match_div2.gen_pat_match[3].pat2_match_rise0_r_reg\ : STD_LOGIC;
  signal \gen_pat_match_div2.gen_pat_match[4].early1_match_fall0_r_reg\ : STD_LOGIC;
  signal \gen_pat_match_div2.gen_pat_match[4].early1_match_rise0_r[4]_i_1_n_0\ : STD_LOGIC;
  signal \gen_pat_match_div2.gen_pat_match[4].early1_match_rise0_r_reg\ : STD_LOGIC;
  signal \gen_pat_match_div2.gen_pat_match[4].pat1_match_fall0_r[4]_i_1_n_0\ : STD_LOGIC;
  signal \gen_pat_match_div2.gen_pat_match[4].pat1_match_rise1_r[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \gen_pat_match_div2.gen_pat_match[4].pat1_match_rise1_r_reg\ : STD_LOGIC;
  signal \gen_pat_match_div2.gen_pat_match[4].pat2_match_fall1_r[4]_i_1_n_0\ : STD_LOGIC;
  signal \gen_pat_match_div2.gen_pat_match[4].pat2_match_fall1_r_reg\ : STD_LOGIC;
  signal \gen_pat_match_div2.gen_pat_match[5].pat1_match_fall0_r[5]_i_1_n_0\ : STD_LOGIC;
  signal \gen_pat_match_div2.gen_pat_match[5].pat1_match_fall0_r_reg\ : STD_LOGIC;
  signal \gen_pat_match_div2.gen_pat_match[5].pat1_match_fall1_r[5]_i_1__0_n_0\ : STD_LOGIC;
  signal \gen_pat_match_div2.gen_pat_match[5].pat1_match_rise0_r_reg\ : STD_LOGIC;
  signal \gen_pat_match_div2.gen_pat_match[5].pat2_match_fall1_r_reg\ : STD_LOGIC;
  signal \gen_pat_match_div2.gen_pat_match[5].pat2_match_rise0_r[5]_i_1_n_0\ : STD_LOGIC;
  signal \gen_pat_match_div2.gen_pat_match[5].pat2_match_rise1_r[5]_i_1_n_0\ : STD_LOGIC;
  signal \gen_pat_match_div2.gen_pat_match[5].pat2_match_rise1_r_reg\ : STD_LOGIC;
  signal \gen_pat_match_div2.gen_pat_match[6].early1_match_fall1_r[6]_i_1_n_0\ : STD_LOGIC;
  signal \gen_pat_match_div2.gen_pat_match[6].early1_match_rise0_r[6]_i_1_n_0\ : STD_LOGIC;
  signal \gen_pat_match_div2.gen_pat_match[6].early1_match_rise1_r_reg\ : STD_LOGIC;
  signal \gen_pat_match_div2.gen_pat_match[6].pat1_match_fall0_r[6]_i_1__0_n_0\ : STD_LOGIC;
  signal \gen_pat_match_div2.gen_pat_match[6].pat1_match_fall0_r_reg\ : STD_LOGIC;
  signal \gen_pat_match_div2.gen_pat_match[6].pat1_match_fall1_r_reg\ : STD_LOGIC;
  signal \gen_pat_match_div2.gen_pat_match[6].pat1_match_rise0_r_reg\ : STD_LOGIC;
  signal \gen_pat_match_div2.gen_pat_match[6].pat1_match_rise1_r[6]_i_1_n_0\ : STD_LOGIC;
  signal \gen_pat_match_div2.gen_pat_match[7].early1_match_fall1_r_reg\ : STD_LOGIC;
  signal \gen_pat_match_div2.gen_pat_match[7].early1_match_rise1_r[7]_i_1_n_0\ : STD_LOGIC;
  signal \gen_pat_match_div2.gen_pat_match[7].early1_match_rise1_r_reg\ : STD_LOGIC;
  signal \gen_pat_match_div2.gen_pat_match[7].pat1_match_fall0_r[7]_i_1__0_n_0\ : STD_LOGIC;
  signal \gen_pat_match_div2.gen_pat_match[7].pat1_match_fall1_r[7]_i_1_n_0\ : STD_LOGIC;
  signal \gen_pat_match_div2.gen_pat_match[7].pat2_match_fall0_r_reg\ : STD_LOGIC;
  signal \gen_pat_match_div2.gen_pat_match[7].pat2_match_rise0_r[7]_i_1_n_0\ : STD_LOGIC;
  signal \gen_pat_match_div2.gen_pat_match[7].pat2_match_rise0_r_reg\ : STD_LOGIC;
  signal \gen_pat_match_div2.pat1_match_fall0_and_r_i_1__0_n_0\ : STD_LOGIC;
  signal \gen_pat_match_div2.pat1_match_fall0_and_r_i_2__0_n_0\ : STD_LOGIC;
  signal \gen_pat_match_div2.pat1_match_fall1_and_r_i_1__0_n_0\ : STD_LOGIC;
  signal \gen_pat_match_div2.pat1_match_fall1_and_r_i_2__0_n_0\ : STD_LOGIC;
  signal \gen_pat_match_div2.pat1_match_rise0_and_r_i_1__0_n_0\ : STD_LOGIC;
  signal \gen_pat_match_div2.pat1_match_rise0_and_r_i_2__0_n_0\ : STD_LOGIC;
  signal \gen_pat_match_div2.pat1_match_rise1_and_r_i_1__0_n_0\ : STD_LOGIC;
  signal \^gen_pat_match_div2.pat_data_match_valid_r_reg_0\ : STD_LOGIC;
  signal \gen_sr_div2.gen_sr[0].sr_fall0_r_reg[0]_133\ : STD_LOGIC;
  signal \gen_sr_div2.gen_sr[0].sr_fall1_r_reg[0]_117\ : STD_LOGIC;
  signal \gen_sr_div2.gen_sr[0].sr_rise0_r_reg[0]_125\ : STD_LOGIC;
  signal \gen_sr_div2.gen_sr[0].sr_rise1_r_reg[0]_109\ : STD_LOGIC;
  signal \gen_sr_div2.gen_sr[1].sr_fall0_r_reg[1]_134\ : STD_LOGIC;
  signal \gen_sr_div2.gen_sr[1].sr_fall1_r_reg[1]_118\ : STD_LOGIC;
  signal \gen_sr_div2.gen_sr[1].sr_rise0_r_reg[1]_126\ : STD_LOGIC;
  signal \gen_sr_div2.gen_sr[1].sr_rise1_r_reg[1]_110\ : STD_LOGIC;
  signal \gen_sr_div2.gen_sr[2].sr_fall0_r_reg[2]_135\ : STD_LOGIC;
  signal \gen_sr_div2.gen_sr[2].sr_fall1_r_reg[2]_119\ : STD_LOGIC;
  signal \gen_sr_div2.gen_sr[2].sr_rise0_r_reg[2]_127\ : STD_LOGIC;
  signal \gen_sr_div2.gen_sr[2].sr_rise1_r_reg[2]_111\ : STD_LOGIC;
  signal \gen_sr_div2.gen_sr[3].sr_fall0_r_reg[3]_136\ : STD_LOGIC;
  signal \gen_sr_div2.gen_sr[3].sr_fall1_r_reg[3]_120\ : STD_LOGIC;
  signal \gen_sr_div2.gen_sr[3].sr_rise0_r_reg[3]_128\ : STD_LOGIC;
  signal \gen_sr_div2.gen_sr[3].sr_rise1_r_reg[3]_112\ : STD_LOGIC;
  signal \gen_sr_div2.gen_sr[4].sr_fall0_r_reg[4]_137\ : STD_LOGIC;
  signal \gen_sr_div2.gen_sr[4].sr_fall1_r_reg[4]_121\ : STD_LOGIC;
  signal \gen_sr_div2.gen_sr[4].sr_rise0_r_reg[4]_129\ : STD_LOGIC;
  signal \gen_sr_div2.gen_sr[4].sr_rise1_r_reg[4]_113\ : STD_LOGIC;
  signal \gen_sr_div2.gen_sr[5].sr_fall0_r_reg[5]_138\ : STD_LOGIC;
  signal \gen_sr_div2.gen_sr[5].sr_fall1_r_reg[5]_122\ : STD_LOGIC;
  signal \gen_sr_div2.gen_sr[5].sr_rise0_r_reg[5]_130\ : STD_LOGIC;
  signal \gen_sr_div2.gen_sr[5].sr_rise1_r_reg[5]_114\ : STD_LOGIC;
  signal \gen_sr_div2.gen_sr[6].sr_fall0_r_reg[6]_139\ : STD_LOGIC;
  signal \gen_sr_div2.gen_sr[6].sr_fall1_r_reg[6]_123\ : STD_LOGIC;
  signal \gen_sr_div2.gen_sr[6].sr_rise0_r_reg[6]_131\ : STD_LOGIC;
  signal \gen_sr_div2.gen_sr[6].sr_rise1_r_reg[6]_115\ : STD_LOGIC;
  signal \gen_sr_div2.gen_sr[7].sr_fall0_r_reg[7]_140\ : STD_LOGIC;
  signal \gen_sr_div2.gen_sr[7].sr_fall1_r_reg[7]_124\ : STD_LOGIC;
  signal \gen_sr_div2.gen_sr[7].sr_rise0_r_reg[7]_132\ : STD_LOGIC;
  signal \gen_sr_div2.gen_sr[7].sr_rise1_r_reg[7]_116\ : STD_LOGIC;
  signal idelay_ld : STD_LOGIC;
  signal idelay_ld_done_i_1_n_0 : STD_LOGIC;
  signal idelay_ld_done_i_2_n_0 : STD_LOGIC;
  signal idelay_ld_done_reg_n_0 : STD_LOGIC;
  signal idelay_ld_i_1_n_0 : STD_LOGIC;
  signal \mpr_2to1.stable_idel_cnt[2]_i_5_n_0\ : STD_LOGIC;
  signal \not_empty_wait_cnt[4]_i_1_n_0\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \p_0_in__0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal p_23_out : STD_LOGIC;
  signal pat1_data_match_r : STD_LOGIC;
  signal \pat1_data_match_r0__0\ : STD_LOGIC;
  signal pat1_data_match_r1 : STD_LOGIC;
  signal pat1_detect_i_1_n_0 : STD_LOGIC;
  signal pat1_detect_i_2_n_0 : STD_LOGIC;
  signal pat1_detect_i_3_n_0 : STD_LOGIC;
  signal pat1_detect_reg_n_0 : STD_LOGIC;
  signal pat1_match_fall0_and_r : STD_LOGIC;
  signal pat1_match_fall1_and_r : STD_LOGIC;
  signal pat1_match_rise0_and_r : STD_LOGIC;
  signal pat1_match_rise1_and_r : STD_LOGIC;
  signal pat2_data_match_r : STD_LOGIC;
  signal \pat2_data_match_r0__0\ : STD_LOGIC;
  signal pat2_match_fall0_and_r : STD_LOGIC;
  signal pat2_match_fall0_and_r0 : STD_LOGIC;
  signal pat2_match_fall1_and_r : STD_LOGIC;
  signal pat2_match_fall1_and_r0 : STD_LOGIC;
  signal pat2_match_rise0_and_r : STD_LOGIC;
  signal pat2_match_rise0_and_r0 : STD_LOGIC;
  signal pat2_match_rise1_and_r : STD_LOGIC;
  signal pat2_match_rise1_and_r0 : STD_LOGIC;
  signal pat_data_match_valid_r0 : STD_LOGIC;
  signal \^phy_if_reset_w\ : STD_LOGIC;
  signal rd_active_r1 : STD_LOGIC;
  signal rd_active_r2 : STD_LOGIC;
  signal rd_active_r3 : STD_LOGIC;
  signal rd_active_r4 : STD_LOGIC;
  signal rd_active_r5 : STD_LOGIC;
  signal \tap_inc_wait_cnt[3]_i_1_n_0\ : STD_LOGIC;
  signal tap_inc_wait_cnt_reg : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal wrcal_done_i_1_n_0 : STD_LOGIC;
  signal wrcal_dqs_cnt_r : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \wrcal_dqs_cnt_r[0]_i_1_n_0\ : STD_LOGIC;
  signal \wrcal_dqs_cnt_r[0]_i_2_n_0\ : STD_LOGIC;
  signal \wrcal_dqs_cnt_r[1]_i_1_n_0\ : STD_LOGIC;
  signal wrcal_pat_err_i_1_n_0 : STD_LOGIC;
  signal \^wrcal_pat_err_reg_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal wrcal_pat_resume_r : STD_LOGIC;
  signal wrcal_pat_resume_r2_reg_srl2_n_0 : STD_LOGIC;
  signal wrcal_pat_resume_r_i_1_n_0 : STD_LOGIC;
  signal wrcal_pat_resume_r_i_2_n_0 : STD_LOGIC;
  signal wrcal_sanity_chk_done_i_1_n_0 : STD_LOGIC;
  signal wrcal_sanity_chk_err_i_1_n_0 : STD_LOGIC;
  signal \^wrcal_sanity_chk_r_reg_0\ : STD_LOGIC;
  signal wrlvl_byte_done_r : STD_LOGIC;
  signal \^wrlvl_byte_redo\ : STD_LOGIC;
  signal wrlvl_byte_redo_i_1_n_0 : STD_LOGIC;
  signal wrlvl_byte_redo_i_2_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of cal2_if_reset_i_3 : label is "soft_lutpair428";
  attribute SOFT_HLUTNM of cal2_prech_req_r_i_2 : label is "soft_lutpair419";
  attribute SOFT_HLUTNM of \cal2_state_r[0]_i_5\ : label is "soft_lutpair427";
  attribute SOFT_HLUTNM of \cal2_state_r[1]_i_2\ : label is "soft_lutpair421";
  attribute SOFT_HLUTNM of \cal2_state_r[1]_i_3\ : label is "soft_lutpair420";
  attribute SOFT_HLUTNM of \cal2_state_r[3]_i_10\ : label is "soft_lutpair425";
  attribute SOFT_HLUTNM of \cal2_state_r[3]_i_12\ : label is "soft_lutpair425";
  attribute SOFT_HLUTNM of \cal2_state_r[3]_i_3\ : label is "soft_lutpair419";
  attribute SOFT_HLUTNM of \cal2_state_r[3]_i_8\ : label is "soft_lutpair417";
  attribute SOFT_HLUTNM of \cal2_state_r[3]_i_9\ : label is "soft_lutpair418";
  attribute SOFT_HLUTNM of early1_data_i_2 : label is "soft_lutpair428";
  attribute SOFT_HLUTNM of early1_data_i_3 : label is "soft_lutpair418";
  attribute SOFT_HLUTNM of early1_data_i_4 : label is "soft_lutpair429";
  attribute SOFT_HLUTNM of early1_data_i_5 : label is "soft_lutpair420";
  attribute SOFT_HLUTNM of \gen_pat_match_div2.early1_match_fall0_and_r_i_2\ : label is "soft_lutpair424";
  attribute SOFT_HLUTNM of \gen_pat_match_div2.early1_match_rise0_and_r_i_2\ : label is "soft_lutpair423";
  attribute SOFT_HLUTNM of \gen_pat_match_div2.early2_match_fall0_and_r_i_1\ : label is "soft_lutpair424";
  attribute SOFT_HLUTNM of \gen_pat_match_div2.early2_match_fall1_and_r_i_2\ : label is "soft_lutpair422";
  attribute SOFT_HLUTNM of \gen_pat_match_div2.early2_match_rise0_and_r_i_1\ : label is "soft_lutpair423";
  attribute SOFT_HLUTNM of \gen_pat_match_div2.pat1_match_fall1_and_r_i_1__0\ : label is "soft_lutpair422";
  attribute SOFT_HLUTNM of idelay_ld_done_i_1 : label is "soft_lutpair421";
  attribute SOFT_HLUTNM of \init_state_r[1]_i_30\ : label is "soft_lutpair426";
  attribute SOFT_HLUTNM of \init_state_r[4]_i_22\ : label is "soft_lutpair432";
  attribute SOFT_HLUTNM of \init_state_r[4]_i_31\ : label is "soft_lutpair426";
  attribute SOFT_HLUTNM of \not_empty_wait_cnt[0]_i_1\ : label is "soft_lutpair433";
  attribute SOFT_HLUTNM of \not_empty_wait_cnt[1]_i_1\ : label is "soft_lutpair433";
  attribute SOFT_HLUTNM of \not_empty_wait_cnt[2]_i_1\ : label is "soft_lutpair430";
  attribute SOFT_HLUTNM of \not_empty_wait_cnt[3]_i_1\ : label is "soft_lutpair430";
  attribute SOFT_HLUTNM of \not_empty_wait_cnt[4]_i_2\ : label is "soft_lutpair417";
  attribute SOFT_HLUTNM of \tap_inc_wait_cnt[0]_i_1\ : label is "soft_lutpair434";
  attribute SOFT_HLUTNM of \tap_inc_wait_cnt[1]_i_1\ : label is "soft_lutpair434";
  attribute SOFT_HLUTNM of \tap_inc_wait_cnt[2]_i_1\ : label is "soft_lutpair431";
  attribute SOFT_HLUTNM of \tap_inc_wait_cnt[3]_i_2\ : label is "soft_lutpair431";
  attribute SOFT_HLUTNM of \wrcal_dqs_cnt_r[0]_i_2\ : label is "soft_lutpair427";
  attribute syn_maxfan : string;
  attribute syn_maxfan of \wrcal_dqs_cnt_r_reg[0]\ : label is "10";
  attribute syn_maxfan of \wrcal_dqs_cnt_r_reg[1]\ : label is "10";
  attribute srl_name : string;
  attribute srl_name of wrcal_pat_resume_r2_reg_srl2 : label is "\u_mig_7series_nosysclock_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/wrcal_pat_resume_r2_reg_srl2 ";
  attribute SOFT_HLUTNM of wrlvl_byte_redo_i_2 : label is "soft_lutpair429";
  attribute SOFT_HLUTNM of wrlvl_err_i_6 : label is "soft_lutpair432";
begin
  D(0) <= \^d\(0);
  Q(1 downto 0) <= \^q\(1 downto 0);
  ddr3_ila_basic(0) <= \^ddr3_ila_basic\(0);
  ddr3_ila_wrpath(23 downto 0) <= \^ddr3_ila_wrpath\(23 downto 0);
  \gen_mux_rd_div2.gen_mux_rd[0].mux_rd_fall0_r_reg[0]_0\(0) <= \^gen_mux_rd_div2.gen_mux_rd[0].mux_rd_fall0_r_reg[0]_0\(0);
  \gen_mux_rd_div2.gen_mux_rd[0].mux_rd_fall1_r_reg[0]_0\(0) <= \^gen_mux_rd_div2.gen_mux_rd[0].mux_rd_fall1_r_reg[0]_0\(0);
  \gen_mux_rd_div2.gen_mux_rd[0].mux_rd_rise1_r_reg[0]_0\(0) <= \^gen_mux_rd_div2.gen_mux_rd[0].mux_rd_rise1_r_reg[0]_0\(0);
  \gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall1_r_reg[7]_0\(27 downto 0) <= \^gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall1_r_reg[7]_0\(27 downto 0);
  \gen_pat_match_div2.early2_data_match_r_reg_0\ <= \^gen_pat_match_div2.early2_data_match_r_reg_0\;
  \gen_pat_match_div2.pat_data_match_valid_r_reg_0\ <= \^gen_pat_match_div2.pat_data_match_valid_r_reg_0\;
  phy_if_reset_w <= \^phy_if_reset_w\;
  wrcal_pat_err_reg_0(0) <= \^wrcal_pat_err_reg_0\(0);
  wrcal_sanity_chk_r_reg_0 <= \^wrcal_sanity_chk_r_reg_0\;
  wrlvl_byte_redo <= \^wrlvl_byte_redo\;
\FSM_sequential_wl_state_r[1]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^wrlvl_byte_redo\,
      I1 => \FSM_sequential_wl_state_r[1]_i_3\(0),
      O => wrlvl_byte_redo_reg_1
    );
cal2_done_r1_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => cal2_done_r,
      Q => cal2_done_r1,
      R => \po_coarse_tap_cnt_reg[0][0]_0\(0)
    );
cal2_done_r_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AEAAA2AAAEAAAEAA"
    )
        port map (
      I0 => cal2_done_r,
      I1 => \cal2_state_r_reg_n_0_[2]\,
      I2 => \cal2_state_r_reg_n_0_[3]\,
      I3 => cal2_prech_req_r_i_2_n_0,
      I4 => \^wrcal_sanity_chk_r_reg_0\,
      I5 => wrcal_sanity_chk,
      O => cal2_done_r_i_1_n_0
    );
cal2_done_r_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => cal2_done_r_i_1_n_0,
      Q => cal2_done_r,
      R => \po_coarse_tap_cnt_reg[0][0]_0\(0)
    );
cal2_if_reset_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BABAAABA8A8AAA8A"
    )
        port map (
      I0 => cal2_if_reset_i_2_n_0,
      I1 => \cal2_state_r[3]_i_6_n_0\,
      I2 => cal2_if_reset_i_3_n_0,
      I3 => pat1_detect_i_2_n_0,
      I4 => cal2_if_reset_i_4_n_0,
      I5 => \^phy_if_reset_w\,
      O => cal2_if_reset_i_1_n_0
    );
cal2_if_reset_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"04A004A054A004A0"
    )
        port map (
      I0 => \cal2_state_r_reg_n_0_[2]\,
      I1 => \^wrcal_sanity_chk_r_reg_0\,
      I2 => \cal2_state_r_reg_n_0_[0]\,
      I3 => \cal2_state_r_reg_n_0_[1]\,
      I4 => rd_active_r1,
      I5 => E(0),
      O => cal2_if_reset_i_2_n_0
    );
cal2_if_reset_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FDFF"
    )
        port map (
      I0 => \cal2_state_r_reg_n_0_[2]\,
      I1 => \cal2_state_r_reg_n_0_[3]\,
      I2 => \cal2_state_r_reg_n_0_[0]\,
      I3 => \cal2_state_r_reg_n_0_[1]\,
      O => cal2_if_reset_i_3_n_0
    );
cal2_if_reset_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80A0A0A082A2A2A2"
    )
        port map (
      I0 => \cal2_state_r[3]_i_9_n_0\,
      I1 => \cal2_state_r_reg_n_0_[0]\,
      I2 => \cal2_state_r_reg_n_0_[1]\,
      I3 => prech_done,
      I4 => \^wrcal_sanity_chk_r_reg_0\,
      I5 => \cal2_state_r_reg[0]_1\(0),
      O => cal2_if_reset_i_4_n_0
    );
cal2_if_reset_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => cal2_if_reset_i_1_n_0,
      Q => \^phy_if_reset_w\,
      R => \po_coarse_tap_cnt_reg[0][0]_0\(0)
    );
cal2_prech_req_r_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000570000"
    )
        port map (
      I0 => \^wrcal_sanity_chk_r_reg_0\,
      I1 => wrcal_dqs_cnt_r(1),
      I2 => \^ddr3_ila_wrpath\(0),
      I3 => \cal2_state_r_reg_n_0_[2]\,
      I4 => cal2_prech_req_r_i_2_n_0,
      I5 => \cal2_state_r_reg_n_0_[3]\,
      O => cal2_prech_req_r_i_1_n_0
    );
cal2_prech_req_r_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \cal2_state_r_reg_n_0_[1]\,
      I1 => \cal2_state_r_reg_n_0_[0]\,
      O => cal2_prech_req_r_i_2_n_0
    );
cal2_prech_req_r_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => cal2_prech_req_r_i_1_n_0,
      Q => cal2_prech_req_r,
      R => \po_coarse_tap_cnt_reg[0][0]_0\(0)
    );
\cal2_state_r1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \cal2_state_r_reg_n_0_[0]\,
      Q => \^ddr3_ila_wrpath\(1),
      R => '0'
    );
\cal2_state_r1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \cal2_state_r_reg_n_0_[1]\,
      Q => \^ddr3_ila_wrpath\(2),
      R => '0'
    );
\cal2_state_r1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \cal2_state_r_reg_n_0_[2]\,
      Q => \^ddr3_ila_wrpath\(3),
      R => '0'
    );
\cal2_state_r1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \cal2_state_r_reg_n_0_[3]\,
      Q => \^ddr3_ila_wrpath\(4),
      R => '0'
    );
\cal2_state_r[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFF00AE"
    )
        port map (
      I0 => \cal2_state_r[0]_i_2_n_0\,
      I1 => pat1_data_match_r1,
      I2 => pat2_data_match_r,
      I3 => \cal2_state_r[0]_i_3_n_0\,
      I4 => \cal2_state_r[0]_i_4_n_0\,
      I5 => \cal2_state_r_reg_n_0_[3]\,
      O => \cal2_state_r[0]_i_1_n_0\
    );
\cal2_state_r[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55405555"
    )
        port map (
      I0 => \^wrcal_sanity_chk_r_reg_0\,
      I1 => early1_detect_reg_n_0,
      I2 => \^gen_pat_match_div2.early2_data_match_r_reg_0\,
      I3 => early1_data_match_r1,
      I4 => idelay_ld_done_reg_n_0,
      O => \cal2_state_r[0]_i_2_n_0\
    );
\cal2_state_r[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFDDD5"
    )
        port map (
      I0 => \^gen_pat_match_div2.pat_data_match_valid_r_reg_0\,
      I1 => pat2_data_match_r,
      I2 => pat1_detect_reg_n_0,
      I3 => pat1_data_match_r1,
      I4 => \cal2_state_r_reg_n_0_[2]\,
      I5 => \cal2_state_r_reg_n_0_[1]\,
      O => \cal2_state_r[0]_i_3_n_0\
    );
\cal2_state_r[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAEAEBABEBEBEBAB"
    )
        port map (
      I0 => \cal2_state_r[0]_i_5_n_0\,
      I1 => \cal2_state_r_reg_n_0_[0]\,
      I2 => \cal2_state_r_reg_n_0_[2]\,
      I3 => tap_inc_wait_cnt_reg(0),
      I4 => \cal2_state_r_reg_n_0_[1]\,
      I5 => prech_done,
      O => \cal2_state_r[0]_i_4_n_0\
    );
\cal2_state_r[0]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
        port map (
      I0 => \cal2_state_r_reg_n_0_[0]\,
      I1 => \cal2_state_r_reg_n_0_[1]\,
      I2 => idelay_ld_done_reg_n_0,
      I3 => \^wrcal_sanity_chk_r_reg_0\,
      O => \cal2_state_r[0]_i_5_n_0\
    );
\cal2_state_r[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF10101000"
    )
        port map (
      I0 => \cal2_state_r[1]_i_2_n_0\,
      I1 => \cal2_state_r_reg_n_0_[2]\,
      I2 => \^gen_pat_match_div2.pat_data_match_valid_r_reg_0\,
      I3 => \cal2_state_r[1]_i_3_n_0\,
      I4 => \cal2_state_r[1]_i_4_n_0\,
      I5 => \cal2_state_r[1]_i_5_n_0\,
      O => \cal2_state_r[1]_i_1_n_0\
    );
\cal2_state_r[1]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \cal2_state_r_reg_n_0_[1]\,
      I1 => \cal2_state_r_reg_n_0_[0]\,
      O => \cal2_state_r[1]_i_2_n_0\
    );
\cal2_state_r[1]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => pat2_data_match_r,
      I1 => pat1_detect_reg_n_0,
      I2 => pat1_data_match_r1,
      O => \cal2_state_r[1]_i_3_n_0\
    );
\cal2_state_r[1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0D0D0D0000000000"
    )
        port map (
      I0 => pat1_data_match_r1,
      I1 => pat2_data_match_r,
      I2 => \^wrcal_sanity_chk_r_reg_0\,
      I3 => early1_data_match_r1,
      I4 => early1_detect_reg_n_0,
      I5 => \^gen_pat_match_div2.early2_data_match_r_reg_0\,
      O => \cal2_state_r[1]_i_4_n_0\
    );
\cal2_state_r[1]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00AA000000CC3F00"
    )
        port map (
      I0 => tap_inc_wait_cnt_reg(1),
      I1 => \^wrcal_sanity_chk_r_reg_0\,
      I2 => prech_done,
      I3 => \cal2_state_r_reg_n_0_[1]\,
      I4 => \cal2_state_r_reg_n_0_[2]\,
      I5 => \cal2_state_r_reg_n_0_[0]\,
      O => \cal2_state_r[1]_i_5_n_0\
    );
\cal2_state_r[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3D3D31313C303C30"
    )
        port map (
      I0 => \cal2_state_r[2]_i_2_n_0\,
      I1 => \cal2_state_r_reg_n_0_[2]\,
      I2 => \cal2_state_r_reg_n_0_[1]\,
      I3 => \^wrcal_sanity_chk_r_reg_0\,
      I4 => tap_inc_wait_cnt_reg(2),
      I5 => \cal2_state_r_reg_n_0_[0]\,
      O => \cal2_state_r[2]_i_1_n_0\
    );
\cal2_state_r[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF8FFFF"
    )
        port map (
      I0 => early1_detect_reg_n_0,
      I1 => \^gen_pat_match_div2.early2_data_match_r_reg_0\,
      I2 => early1_data_match_r1,
      I3 => idelay_ld_done_reg_n_0,
      I4 => early1_data_i_5_n_0,
      O => \cal2_state_r[2]_i_2_n_0\
    );
\cal2_state_r[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF000D"
    )
        port map (
      I0 => \cal2_state_r[3]_i_3_n_0\,
      I1 => \cal2_state_r[3]_i_4_n_0\,
      I2 => \cal2_state_r_reg_n_0_[3]\,
      I3 => \cal2_state_r_reg_n_0_[2]\,
      I4 => \cal2_state_r[3]_i_5_n_0\,
      I5 => \cal2_state_r[3]_i_6_n_0\,
      O => cal2_state_r
    );
\cal2_state_r[3]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => tap_inc_wait_cnt_reg(3),
      I1 => tap_inc_wait_cnt_reg(2),
      I2 => tap_inc_wait_cnt_reg(1),
      I3 => tap_inc_wait_cnt_reg(0),
      O => \cal2_state_r[3]_i_10_n_0\
    );
\cal2_state_r[3]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFD"
    )
        port map (
      I0 => tap_inc_wait_cnt_reg(2),
      I1 => tap_inc_wait_cnt_reg(3),
      I2 => tap_inc_wait_cnt_reg(0),
      I3 => tap_inc_wait_cnt_reg(1),
      O => \cal2_state_r[3]_i_12_n_0\
    );
\cal2_state_r[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"45004500FFFF0000"
    )
        port map (
      I0 => \cal2_state_r_reg_n_0_[1]\,
      I1 => tap_inc_wait_cnt_reg(3),
      I2 => \cal2_state_r_reg_n_0_[2]\,
      I3 => \cal2_state_r[3]_i_7_n_0\,
      I4 => \cal2_state_r_reg_n_0_[3]\,
      I5 => \cal2_state_r_reg_n_0_[0]\,
      O => \cal2_state_r[3]_i_2_n_0\
    );
\cal2_state_r[3]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF202F"
    )
        port map (
      I0 => \cal2_state_r[3]_i_8_n_0\,
      I1 => \^gen_pat_match_div2.pat_data_match_valid_r_reg_0\,
      I2 => \cal2_state_r_reg_n_0_[0]\,
      I3 => \cal2_state_r_reg[0]_1\(0),
      I4 => \cal2_state_r_reg_n_0_[1]\,
      O => \cal2_state_r[3]_i_3_n_0\
    );
\cal2_state_r[3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAA88888FFFFFFFF"
    )
        port map (
      I0 => cal2_prech_req_r_i_2_n_0,
      I1 => prech_done,
      I2 => \^ddr3_ila_wrpath\(0),
      I3 => wrcal_dqs_cnt_r(1),
      I4 => \^wrcal_sanity_chk_r_reg_0\,
      I5 => \cal2_state_r[3]_i_9_n_0\,
      O => \cal2_state_r[3]_i_4_n_0\
    );
\cal2_state_r[3]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000A0C0000F0000"
    )
        port map (
      I0 => \cal2_state_r[3]_i_10_n_0\,
      I1 => \cal2_state_r_reg[0]_0\,
      I2 => \cal2_state_r_reg_n_0_[1]\,
      I3 => \cal2_state_r_reg_n_0_[0]\,
      I4 => \cal2_state_r_reg_n_0_[3]\,
      I5 => \cal2_state_r_reg_n_0_[2]\,
      O => \cal2_state_r[3]_i_5_n_0\
    );
\cal2_state_r[3]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000002000002220"
    )
        port map (
      I0 => \cal2_state_r_reg_n_0_[2]\,
      I1 => \cal2_state_r_reg_n_0_[3]\,
      I2 => \cal2_state_r[3]_i_10_n_0\,
      I3 => \cal2_state_r_reg_n_0_[0]\,
      I4 => \cal2_state_r_reg_n_0_[1]\,
      I5 => \cal2_state_r[3]_i_12_n_0\,
      O => \cal2_state_r[3]_i_6_n_0\
    );
\cal2_state_r[3]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBBBBBFBFBF"
    )
        port map (
      I0 => \cal2_state_r_reg_n_0_[2]\,
      I1 => \^gen_pat_match_div2.pat_data_match_valid_r_reg_0\,
      I2 => pat1_data_match_r1,
      I3 => pat1_detect_reg_n_0,
      I4 => pat2_data_match_r,
      I5 => \cal2_state_r[0]_i_2_n_0\,
      O => \cal2_state_r[3]_i_7_n_0\
    );
\cal2_state_r[3]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => \^ddr3_ila_wrpath\(8),
      I1 => \^ddr3_ila_wrpath\(10),
      I2 => \^ddr3_ila_wrpath\(7),
      I3 => \^ddr3_ila_wrpath\(6),
      I4 => \^ddr3_ila_wrpath\(9),
      O => \cal2_state_r[3]_i_8_n_0\
    );
\cal2_state_r[3]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFFFFFF"
    )
        port map (
      I0 => E(0),
      I1 => rd_active_r1,
      I2 => \cal2_state_r_reg_n_0_[1]\,
      I3 => wrlvl_byte_done,
      I4 => \cal2_state_r_reg_n_0_[0]\,
      O => \cal2_state_r[3]_i_9_n_0\
    );
\cal2_state_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => cal2_state_r,
      D => \cal2_state_r[0]_i_1_n_0\,
      Q => \cal2_state_r_reg_n_0_[0]\,
      R => \po_coarse_tap_cnt_reg[0][0]_0\(0)
    );
\cal2_state_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => cal2_state_r,
      D => \cal2_state_r[1]_i_1_n_0\,
      Q => \cal2_state_r_reg_n_0_[1]\,
      R => \po_coarse_tap_cnt_reg[0][0]_0\(0)
    );
\cal2_state_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => cal2_state_r,
      D => \cal2_state_r[2]_i_1_n_0\,
      Q => \cal2_state_r_reg_n_0_[2]\,
      R => \po_coarse_tap_cnt_reg[0][0]_0\(0)
    );
\cal2_state_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => cal2_state_r,
      D => \cal2_state_r[3]_i_2_n_0\,
      Q => \cal2_state_r_reg_n_0_[3]\,
      R => \po_coarse_tap_cnt_reg[0][0]_0\(0)
    );
\ddr3_ila_wrpath[84]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^wrcal_sanity_chk_r_reg_0\,
      I1 => \^gen_pat_match_div2.pat_data_match_valid_r_reg_0\,
      O => \^ddr3_ila_wrpath\(13)
    );
early1_data_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DFDF0A02"
    )
        port map (
      I0 => early1_data_i_2_n_0,
      I1 => early1_data_i_3_n_0,
      I2 => early1_data_i_4_n_0,
      I3 => early1_data_i_5_n_0,
      I4 => \^ddr3_ila_wrpath\(11),
      O => early1_data_i_1_n_0
    );
early1_data_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \cal2_state_r_reg_n_0_[2]\,
      I1 => \cal2_state_r_reg_n_0_[0]\,
      I2 => \cal2_state_r_reg_n_0_[3]\,
      O => early1_data_i_2_n_0
    );
early1_data_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF7F"
    )
        port map (
      I0 => wrlvl_byte_done,
      I1 => \cal2_state_r_reg_n_0_[1]\,
      I2 => rd_active_r1,
      I3 => E(0),
      O => early1_data_i_3_n_0
    );
early1_data_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABFF"
    )
        port map (
      I0 => \cal2_state_r_reg_n_0_[1]\,
      I1 => early1_data_match_r1,
      I2 => early1_detect_reg_n_0,
      I3 => \^gen_pat_match_div2.early2_data_match_r_reg_0\,
      O => early1_data_i_4_n_0
    );
early1_data_i_5: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000444"
    )
        port map (
      I0 => \^wrcal_sanity_chk_r_reg_0\,
      I1 => \^gen_pat_match_div2.pat_data_match_valid_r_reg_0\,
      I2 => pat2_data_match_r,
      I3 => pat1_detect_reg_n_0,
      I4 => pat1_data_match_r1,
      O => early1_data_i_5_n_0
    );
early1_data_match_r0: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => early1_match_rise0_and_r,
      I1 => early1_match_fall0_and_r,
      I2 => early1_match_rise1_and_r,
      I3 => early1_match_fall1_and_r,
      O => \early1_data_match_r0__0\
    );
early1_data_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => early1_data_i_1_n_0,
      Q => \^ddr3_ila_wrpath\(11),
      R => \po_coarse_tap_cnt_reg[0][0]_0\(0)
    );
early1_detect_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555FFFF00000080"
    )
        port map (
      I0 => early1_data_i_2_n_0,
      I1 => early1_data_i_5_n_0,
      I2 => early1_data_match_r1,
      I3 => \^gen_pat_match_div2.early2_data_match_r_reg_0\,
      I4 => \cal2_state_r_reg_n_0_[1]\,
      I5 => early1_detect_reg_n_0,
      O => early1_detect_i_1_n_0
    );
early1_detect_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => early1_detect_i_1_n_0,
      Q => early1_detect_reg_n_0,
      R => \po_coarse_tap_cnt_reg[0][0]_0\(0)
    );
early2_data_match_r0: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => early2_match_rise0_and_r,
      I1 => early2_match_fall0_and_r,
      I2 => early2_match_rise1_and_r,
      I3 => early2_match_fall1_and_r,
      O => \early2_data_match_r0__0\
    );
\gen_mux_rd_div2.gen_mux_rd[0].mux_rd_fall0_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \gen_mux_rd_div2.gen_mux_rd[0].mux_rd_fall0_r_reg[0]_1\,
      Q => \^gen_mux_rd_div2.gen_mux_rd[0].mux_rd_fall0_r_reg[0]_0\(0),
      R => '0'
    );
\gen_mux_rd_div2.gen_mux_rd[0].mux_rd_fall1_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \gen_mux_rd_div2.gen_mux_rd[0].mux_rd_fall1_r_reg[0]_1\,
      Q => \^gen_mux_rd_div2.gen_mux_rd[0].mux_rd_fall1_r_reg[0]_0\(0),
      R => '0'
    );
\gen_mux_rd_div2.gen_mux_rd[0].mux_rd_rise0_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \gen_mux_rd_div2.gen_mux_rd[0].mux_rd_rise0_r_reg[0]_0\,
      Q => \^d\(0),
      R => '0'
    );
\gen_mux_rd_div2.gen_mux_rd[0].mux_rd_rise1_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \gen_mux_rd_div2.gen_mux_rd[0].mux_rd_rise1_r_reg[0]_1\,
      Q => \^gen_mux_rd_div2.gen_mux_rd[0].mux_rd_rise1_r_reg[0]_0\(0),
      R => '0'
    );
\gen_mux_rd_div2.gen_mux_rd[1].mux_rd_fall0_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \gen_mux_rd_div2.gen_mux_rd[1].mux_rd_fall0_r_reg[1]_0\,
      Q => \^gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall1_r_reg[7]_0\(7),
      R => '0'
    );
\gen_mux_rd_div2.gen_mux_rd[1].mux_rd_fall1_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \gen_mux_rd_div2.gen_mux_rd[1].mux_rd_fall1_r_reg[1]_0\,
      Q => \^gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall1_r_reg[7]_0\(21),
      R => '0'
    );
\gen_mux_rd_div2.gen_mux_rd[1].mux_rd_rise0_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \gen_mux_rd_div2.gen_mux_rd[1].mux_rd_rise0_r_reg[1]_0\,
      Q => \^gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall1_r_reg[7]_0\(0),
      R => '0'
    );
\gen_mux_rd_div2.gen_mux_rd[1].mux_rd_rise1_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \gen_mux_rd_div2.gen_mux_rd[1].mux_rd_rise1_r_reg[1]_0\,
      Q => \^gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall1_r_reg[7]_0\(14),
      R => '0'
    );
\gen_mux_rd_div2.gen_mux_rd[2].mux_rd_fall0_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \gen_mux_rd_div2.gen_mux_rd[2].mux_rd_fall0_r_reg[2]_0\,
      Q => \^gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall1_r_reg[7]_0\(8),
      R => '0'
    );
\gen_mux_rd_div2.gen_mux_rd[2].mux_rd_fall1_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \gen_mux_rd_div2.gen_mux_rd[2].mux_rd_fall1_r_reg[2]_0\,
      Q => \^gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall1_r_reg[7]_0\(22),
      R => '0'
    );
\gen_mux_rd_div2.gen_mux_rd[2].mux_rd_rise0_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \gen_mux_rd_div2.gen_mux_rd[2].mux_rd_rise0_r_reg[2]_0\,
      Q => \^gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall1_r_reg[7]_0\(1),
      R => '0'
    );
\gen_mux_rd_div2.gen_mux_rd[2].mux_rd_rise1_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \gen_mux_rd_div2.gen_mux_rd[2].mux_rd_rise1_r_reg[2]_0\,
      Q => \^gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall1_r_reg[7]_0\(15),
      R => '0'
    );
\gen_mux_rd_div2.gen_mux_rd[3].mux_rd_fall0_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \gen_mux_rd_div2.gen_mux_rd[3].mux_rd_fall0_r_reg[3]_0\,
      Q => \^gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall1_r_reg[7]_0\(9),
      R => '0'
    );
\gen_mux_rd_div2.gen_mux_rd[3].mux_rd_fall1_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \gen_mux_rd_div2.gen_mux_rd[3].mux_rd_fall1_r_reg[3]_0\,
      Q => \^gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall1_r_reg[7]_0\(23),
      R => '0'
    );
\gen_mux_rd_div2.gen_mux_rd[3].mux_rd_rise0_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \gen_mux_rd_div2.gen_mux_rd[3].mux_rd_rise0_r_reg[3]_0\,
      Q => \^gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall1_r_reg[7]_0\(2),
      R => '0'
    );
\gen_mux_rd_div2.gen_mux_rd[3].mux_rd_rise1_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \gen_mux_rd_div2.gen_mux_rd[3].mux_rd_rise1_r_reg[3]_0\,
      Q => \^gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall1_r_reg[7]_0\(16),
      R => '0'
    );
\gen_mux_rd_div2.gen_mux_rd[4].mux_rd_fall0_r_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \gen_mux_rd_div2.gen_mux_rd[4].mux_rd_fall0_r_reg[4]_0\,
      Q => \^gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall1_r_reg[7]_0\(10),
      R => '0'
    );
\gen_mux_rd_div2.gen_mux_rd[4].mux_rd_fall1_r_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \gen_mux_rd_div2.gen_mux_rd[4].mux_rd_fall1_r_reg[4]_0\,
      Q => \^gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall1_r_reg[7]_0\(24),
      R => '0'
    );
\gen_mux_rd_div2.gen_mux_rd[4].mux_rd_rise0_r_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \gen_mux_rd_div2.gen_mux_rd[4].mux_rd_rise0_r_reg[4]_0\,
      Q => \^gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall1_r_reg[7]_0\(3),
      R => '0'
    );
\gen_mux_rd_div2.gen_mux_rd[4].mux_rd_rise1_r_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \gen_mux_rd_div2.gen_mux_rd[4].mux_rd_rise1_r_reg[4]_0\,
      Q => \^gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall1_r_reg[7]_0\(17),
      R => '0'
    );
\gen_mux_rd_div2.gen_mux_rd[5].mux_rd_fall0_r_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \gen_mux_rd_div2.gen_mux_rd[5].mux_rd_fall0_r_reg[5]_0\,
      Q => \^gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall1_r_reg[7]_0\(11),
      R => '0'
    );
\gen_mux_rd_div2.gen_mux_rd[5].mux_rd_fall1_r_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \gen_mux_rd_div2.gen_mux_rd[5].mux_rd_fall1_r_reg[5]_0\,
      Q => \^gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall1_r_reg[7]_0\(25),
      R => '0'
    );
\gen_mux_rd_div2.gen_mux_rd[5].mux_rd_rise0_r_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \gen_mux_rd_div2.gen_mux_rd[5].mux_rd_rise0_r_reg[5]_0\,
      Q => \^gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall1_r_reg[7]_0\(4),
      R => '0'
    );
\gen_mux_rd_div2.gen_mux_rd[5].mux_rd_rise1_r_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \gen_mux_rd_div2.gen_mux_rd[5].mux_rd_rise1_r_reg[5]_0\,
      Q => \^gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall1_r_reg[7]_0\(18),
      R => '0'
    );
\gen_mux_rd_div2.gen_mux_rd[6].mux_rd_fall0_r_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \gen_mux_rd_div2.gen_mux_rd[6].mux_rd_fall0_r_reg[6]_0\,
      Q => \^gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall1_r_reg[7]_0\(12),
      R => '0'
    );
\gen_mux_rd_div2.gen_mux_rd[6].mux_rd_fall1_r_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \gen_mux_rd_div2.gen_mux_rd[6].mux_rd_fall1_r_reg[6]_0\,
      Q => \^gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall1_r_reg[7]_0\(26),
      R => '0'
    );
\gen_mux_rd_div2.gen_mux_rd[6].mux_rd_rise0_r_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \gen_mux_rd_div2.gen_mux_rd[6].mux_rd_rise0_r_reg[6]_0\,
      Q => \^gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall1_r_reg[7]_0\(5),
      R => '0'
    );
\gen_mux_rd_div2.gen_mux_rd[6].mux_rd_rise1_r_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \gen_mux_rd_div2.gen_mux_rd[6].mux_rd_rise1_r_reg[6]_0\,
      Q => \^gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall1_r_reg[7]_0\(19),
      R => '0'
    );
\gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall0_r_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall0_r_reg[7]_0\,
      Q => \^gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall1_r_reg[7]_0\(13),
      R => '0'
    );
\gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall1_r_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall1_r_reg[7]_1\,
      Q => \^gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall1_r_reg[7]_0\(27),
      R => '0'
    );
\gen_mux_rd_div2.gen_mux_rd[7].mux_rd_rise0_r_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \gen_mux_rd_div2.gen_mux_rd[7].mux_rd_rise0_r_reg[7]_0\,
      Q => \^gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall1_r_reg[7]_0\(6),
      R => '0'
    );
\gen_mux_rd_div2.gen_mux_rd[7].mux_rd_rise1_r_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \gen_mux_rd_div2.gen_mux_rd[7].mux_rd_rise1_r_reg[7]_0\,
      Q => \^gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall1_r_reg[7]_0\(20),
      R => '0'
    );
\gen_pat_match_div2.early1_data_match_r1_reg\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \^ddr3_ila_wrpath\(12),
      Q => early1_data_match_r1,
      R => '0'
    );
\gen_pat_match_div2.early1_data_match_r_reg\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \early1_data_match_r0__0\,
      Q => \^ddr3_ila_wrpath\(12),
      R => '0'
    );
\gen_pat_match_div2.early1_match_fall0_and_r_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \gen_pat_match_div2.gen_pat_match[1].pat1_match_fall0_r_reg\,
      I1 => \gen_pat_match_div2.gen_pat_match[5].pat1_match_fall0_r_reg\,
      I2 => \gen_pat_match_div2.gen_pat_match[0].early1_match_fall0_r_reg\,
      I3 => \gen_pat_match_div2.gen_pat_match[4].early1_match_fall0_r_reg\,
      I4 => \gen_pat_match_div2.early1_match_fall0_and_r_i_2_n_0\,
      O => \gen_pat_match_div2.early1_match_fall0_and_r_i_1_n_0\
    );
\gen_pat_match_div2.early1_match_fall0_and_r_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => early2_match_fall0_r(6),
      I1 => early2_match_fall0_r(2),
      I2 => early2_match_fall0_r(7),
      I3 => early2_match_fall0_r(3),
      O => \gen_pat_match_div2.early1_match_fall0_and_r_i_2_n_0\
    );
\gen_pat_match_div2.early1_match_fall0_and_r_reg\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \gen_pat_match_div2.early1_match_fall0_and_r_i_1_n_0\,
      Q => early1_match_fall0_and_r,
      R => '0'
    );
\gen_pat_match_div2.early1_match_fall1_and_r_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => early2_match_fall1_r(6),
      I1 => \gen_pat_match_div2.gen_pat_match[7].early1_match_fall1_r_reg\,
      I2 => early2_match_fall1_r(2),
      I3 => \gen_pat_match_div2.gen_pat_match[3].early1_match_fall1_r_reg\,
      I4 => \gen_pat_match_div2.early1_match_fall1_and_r_i_2_n_0\,
      O => \gen_pat_match_div2.early1_match_fall1_and_r_i_1_n_0\
    );
\gen_pat_match_div2.early1_match_fall1_and_r_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \gen_pat_match_div2.gen_pat_match[1].pat2_match_fall1_r_reg\,
      I1 => \gen_pat_match_div2.gen_pat_match[0].pat2_match_fall1_r_reg\,
      I2 => \gen_pat_match_div2.gen_pat_match[5].pat2_match_fall1_r_reg\,
      I3 => \gen_pat_match_div2.gen_pat_match[4].pat2_match_fall1_r_reg\,
      O => \gen_pat_match_div2.early1_match_fall1_and_r_i_2_n_0\
    );
\gen_pat_match_div2.early1_match_fall1_and_r_reg\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \gen_pat_match_div2.early1_match_fall1_and_r_i_1_n_0\,
      Q => early1_match_fall1_and_r,
      R => '0'
    );
\gen_pat_match_div2.early1_match_rise0_and_r_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \gen_pat_match_div2.gen_pat_match[1].pat1_match_rise0_r_reg\,
      I1 => \gen_pat_match_div2.gen_pat_match[5].pat1_match_rise0_r_reg\,
      I2 => \gen_pat_match_div2.gen_pat_match[0].early1_match_rise0_r_reg\,
      I3 => \gen_pat_match_div2.gen_pat_match[4].early1_match_rise0_r_reg\,
      I4 => \gen_pat_match_div2.early1_match_rise0_and_r_i_2_n_0\,
      O => \gen_pat_match_div2.early1_match_rise0_and_r_i_1_n_0\
    );
\gen_pat_match_div2.early1_match_rise0_and_r_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => early2_match_rise0_r(6),
      I1 => early2_match_rise0_r(2),
      I2 => early2_match_rise0_r(7),
      I3 => early2_match_rise0_r(3),
      O => \gen_pat_match_div2.early1_match_rise0_and_r_i_2_n_0\
    );
\gen_pat_match_div2.early1_match_rise0_and_r_reg\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \gen_pat_match_div2.early1_match_rise0_and_r_i_1_n_0\,
      Q => early1_match_rise0_and_r,
      R => '0'
    );
\gen_pat_match_div2.early1_match_rise1_and_r_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \gen_pat_match_div2.gen_pat_match[6].early1_match_rise1_r_reg\,
      I1 => \gen_pat_match_div2.gen_pat_match[7].early1_match_rise1_r_reg\,
      I2 => \gen_pat_match_div2.gen_pat_match[2].early1_match_rise1_r_reg\,
      I3 => \gen_pat_match_div2.gen_pat_match[3].early1_match_rise1_r_reg\,
      I4 => \gen_pat_match_div2.early1_match_rise1_and_r_i_2_n_0\,
      O => \gen_pat_match_div2.early1_match_rise1_and_r_i_1_n_0\
    );
\gen_pat_match_div2.early1_match_rise1_and_r_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \gen_pat_match_div2.gen_pat_match[1].pat2_match_rise1_r_reg\,
      I1 => early2_match_rise1_r(0),
      I2 => \gen_pat_match_div2.gen_pat_match[5].pat2_match_rise1_r_reg\,
      I3 => early2_match_rise1_r(4),
      O => \gen_pat_match_div2.early1_match_rise1_and_r_i_2_n_0\
    );
\gen_pat_match_div2.early1_match_rise1_and_r_reg\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \gen_pat_match_div2.early1_match_rise1_and_r_i_1_n_0\,
      Q => early1_match_rise1_and_r,
      R => '0'
    );
\gen_pat_match_div2.early2_data_match_r_reg\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \early2_data_match_r0__0\,
      Q => \^gen_pat_match_div2.early2_data_match_r_reg_0\,
      R => '0'
    );
\gen_pat_match_div2.early2_match_fall0_and_r_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => early2_match_fall0_r(3),
      I1 => early2_match_fall0_r(7),
      I2 => early2_match_fall0_r(2),
      I3 => early2_match_fall0_r(6),
      I4 => \gen_pat_match_div2.early2_match_fall0_and_r_i_2_n_0\,
      O => early2_match_fall0_and_r0
    );
\gen_pat_match_div2.early2_match_fall0_and_r_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => early2_match_fall0_r(1),
      I1 => early2_match_fall0_r(5),
      I2 => early2_match_fall0_r(0),
      I3 => rd_active_r3,
      I4 => early2_match_fall0_r(4),
      O => \gen_pat_match_div2.early2_match_fall0_and_r_i_2_n_0\
    );
\gen_pat_match_div2.early2_match_fall0_and_r_reg\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => early2_match_fall0_and_r0,
      Q => early2_match_fall0_and_r,
      R => '0'
    );
\gen_pat_match_div2.early2_match_fall1_and_r_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => early2_match_fall1_r(6),
      I1 => rd_active_r3,
      I2 => early2_match_fall1_r(2),
      I3 => early2_match_fall1_r(7),
      I4 => early2_match_fall1_r(3),
      I5 => \gen_pat_match_div2.early2_match_fall1_and_r_i_2_n_0\,
      O => early2_match_fall1_and_r0
    );
\gen_pat_match_div2.early2_match_fall1_and_r_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => early2_match_fall1_r(1),
      I1 => early2_match_fall1_r(0),
      I2 => early2_match_fall1_r(5),
      I3 => early2_match_fall1_r(4),
      O => \gen_pat_match_div2.early2_match_fall1_and_r_i_2_n_0\
    );
\gen_pat_match_div2.early2_match_fall1_and_r_reg\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => early2_match_fall1_and_r0,
      Q => early2_match_fall1_and_r,
      R => '0'
    );
\gen_pat_match_div2.early2_match_rise0_and_r_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => early2_match_rise0_r(3),
      I1 => early2_match_rise0_r(7),
      I2 => early2_match_rise0_r(2),
      I3 => early2_match_rise0_r(6),
      I4 => \gen_pat_match_div2.early2_match_rise0_and_r_i_2_n_0\,
      O => early2_match_rise0_and_r0
    );
\gen_pat_match_div2.early2_match_rise0_and_r_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => early2_match_rise0_r(1),
      I1 => early2_match_rise0_r(5),
      I2 => early2_match_rise0_r(0),
      I3 => rd_active_r3,
      I4 => early2_match_rise0_r(4),
      O => \gen_pat_match_div2.early2_match_rise0_and_r_i_2_n_0\
    );
\gen_pat_match_div2.early2_match_rise0_and_r_reg\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => early2_match_rise0_and_r0,
      Q => early2_match_rise0_and_r,
      R => '0'
    );
\gen_pat_match_div2.early2_match_rise1_and_r_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => early2_match_rise1_r(1),
      I1 => early2_match_rise1_r(5),
      I2 => early2_match_rise1_r(4),
      I3 => early2_match_rise1_r(0),
      I4 => rd_active_r3,
      I5 => \gen_pat_match_div2.early2_match_rise1_and_r_i_2_n_0\,
      O => early2_match_rise1_and_r0
    );
\gen_pat_match_div2.early2_match_rise1_and_r_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => early2_match_rise1_r(3),
      I1 => early2_match_rise1_r(2),
      I2 => early2_match_rise1_r(7),
      I3 => early2_match_rise1_r(6),
      O => \gen_pat_match_div2.early2_match_rise1_and_r_i_2_n_0\
    );
\gen_pat_match_div2.early2_match_rise1_and_r_reg\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => early2_match_rise1_and_r0,
      Q => early2_match_rise1_and_r,
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[0].early1_match_fall0_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \gen_sr_div2.gen_sr[0].sr_fall0_r_reg[0]_133\,
      Q => \gen_pat_match_div2.gen_pat_match[0].early1_match_fall0_r_reg\,
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[0].early1_match_rise0_r[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \gen_sr_div2.gen_sr[0].sr_rise0_r_reg[0]_125\,
      O => \gen_pat_match_div2.gen_pat_match[0].early1_match_rise0_r[0]_i_1_n_0\
    );
\gen_pat_match_div2.gen_pat_match[0].early1_match_rise0_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \gen_pat_match_div2.gen_pat_match[0].early1_match_rise0_r[0]_i_1_n_0\,
      Q => \gen_pat_match_div2.gen_pat_match[0].early1_match_rise0_r_reg\,
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[0].pat1_match_fall0_r[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \gen_sr_div2.gen_sr[0].sr_fall0_r_reg[0]_133\,
      O => \gen_pat_match_div2.gen_pat_match[0].pat1_match_fall0_r[0]_i_1_n_0\
    );
\gen_pat_match_div2.gen_pat_match[0].pat1_match_fall0_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \gen_pat_match_div2.gen_pat_match[0].pat1_match_fall0_r[0]_i_1_n_0\,
      Q => early2_match_fall0_r(0),
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[0].pat1_match_fall1_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \gen_sr_div2.gen_sr[0].sr_fall1_r_reg[0]_117\,
      Q => early2_match_fall1_r(0),
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[0].pat1_match_rise0_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \gen_sr_div2.gen_sr[0].sr_rise0_r_reg[0]_125\,
      Q => early2_match_rise0_r(0),
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[0].pat1_match_rise1_r[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \gen_sr_div2.gen_sr[0].sr_rise1_r_reg[0]_109\,
      O => \gen_pat_match_div2.gen_pat_match[0].pat1_match_rise1_r[0]_i_1__0_n_0\
    );
\gen_pat_match_div2.gen_pat_match[0].pat1_match_rise1_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \gen_pat_match_div2.gen_pat_match[0].pat1_match_rise1_r[0]_i_1__0_n_0\,
      Q => \gen_pat_match_div2.gen_pat_match[0].pat1_match_rise1_r_reg\,
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[0].pat2_match_fall1_r[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \gen_sr_div2.gen_sr[0].sr_fall1_r_reg[0]_117\,
      O => \gen_pat_match_div2.gen_pat_match[0].pat2_match_fall1_r[0]_i_1_n_0\
    );
\gen_pat_match_div2.gen_pat_match[0].pat2_match_fall1_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \gen_pat_match_div2.gen_pat_match[0].pat2_match_fall1_r[0]_i_1_n_0\,
      Q => \gen_pat_match_div2.gen_pat_match[0].pat2_match_fall1_r_reg\,
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[0].pat2_match_rise1_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \gen_sr_div2.gen_sr[0].sr_rise1_r_reg[0]_109\,
      Q => early2_match_rise1_r(0),
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[1].pat1_match_fall0_r[1]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \gen_sr_div2.gen_sr[1].sr_fall0_r_reg[1]_134\,
      O => \gen_pat_match_div2.gen_pat_match[1].pat1_match_fall0_r[1]_i_1_n_0\
    );
\gen_pat_match_div2.gen_pat_match[1].pat1_match_fall0_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \gen_pat_match_div2.gen_pat_match[1].pat1_match_fall0_r[1]_i_1_n_0\,
      Q => \gen_pat_match_div2.gen_pat_match[1].pat1_match_fall0_r_reg\,
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[1].pat1_match_fall1_r[1]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \gen_sr_div2.gen_sr[1].sr_fall1_r_reg[1]_118\,
      O => \gen_pat_match_div2.gen_pat_match[1].pat1_match_fall1_r[1]_i_1__0_n_0\
    );
\gen_pat_match_div2.gen_pat_match[1].pat1_match_fall1_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \gen_pat_match_div2.gen_pat_match[1].pat1_match_fall1_r[1]_i_1__0_n_0\,
      Q => early2_match_fall1_r(1),
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[1].pat1_match_rise0_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \gen_sr_div2.gen_sr[1].sr_rise0_r_reg[1]_126\,
      Q => \gen_pat_match_div2.gen_pat_match[1].pat1_match_rise0_r_reg\,
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[1].pat1_match_rise1_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \gen_sr_div2.gen_sr[1].sr_rise1_r_reg[1]_110\,
      Q => early2_match_rise1_r(1),
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[1].pat2_match_fall0_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \gen_sr_div2.gen_sr[1].sr_fall0_r_reg[1]_134\,
      Q => early2_match_fall0_r(1),
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[1].pat2_match_fall1_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \gen_sr_div2.gen_sr[1].sr_fall1_r_reg[1]_118\,
      Q => \gen_pat_match_div2.gen_pat_match[1].pat2_match_fall1_r_reg\,
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[1].pat2_match_rise0_r[1]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \gen_sr_div2.gen_sr[1].sr_rise0_r_reg[1]_126\,
      O => \gen_pat_match_div2.gen_pat_match[1].pat2_match_rise0_r[1]_i_1_n_0\
    );
\gen_pat_match_div2.gen_pat_match[1].pat2_match_rise0_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \gen_pat_match_div2.gen_pat_match[1].pat2_match_rise0_r[1]_i_1_n_0\,
      Q => early2_match_rise0_r(1),
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[1].pat2_match_rise1_r[1]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \gen_sr_div2.gen_sr[1].sr_rise1_r_reg[1]_110\,
      O => \gen_pat_match_div2.gen_pat_match[1].pat2_match_rise1_r[1]_i_1_n_0\
    );
\gen_pat_match_div2.gen_pat_match[1].pat2_match_rise1_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \gen_pat_match_div2.gen_pat_match[1].pat2_match_rise1_r[1]_i_1_n_0\,
      Q => \gen_pat_match_div2.gen_pat_match[1].pat2_match_rise1_r_reg\,
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[2].early1_match_fall0_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \gen_sr_div2.gen_sr[2].sr_fall0_r_reg[2]_135\,
      Q => early2_match_fall0_r(2),
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[2].early1_match_fall1_r[2]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \gen_sr_div2.gen_sr[2].sr_fall1_r_reg[2]_119\,
      O => \gen_pat_match_div2.gen_pat_match[2].early1_match_fall1_r[2]_i_1_n_0\
    );
\gen_pat_match_div2.gen_pat_match[2].early1_match_fall1_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \gen_pat_match_div2.gen_pat_match[2].early1_match_fall1_r[2]_i_1_n_0\,
      Q => early2_match_fall1_r(2),
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[2].early1_match_rise0_r[2]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \gen_sr_div2.gen_sr[2].sr_rise0_r_reg[2]_127\,
      O => \gen_pat_match_div2.gen_pat_match[2].early1_match_rise0_r[2]_i_1_n_0\
    );
\gen_pat_match_div2.gen_pat_match[2].early1_match_rise0_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \gen_pat_match_div2.gen_pat_match[2].early1_match_rise0_r[2]_i_1_n_0\,
      Q => early2_match_rise0_r(2),
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[2].early1_match_rise1_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \gen_sr_div2.gen_sr[2].sr_rise1_r_reg[2]_111\,
      Q => \gen_pat_match_div2.gen_pat_match[2].early1_match_rise1_r_reg\,
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[2].pat1_match_fall0_r[2]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \gen_sr_div2.gen_sr[2].sr_fall0_r_reg[2]_135\,
      O => \gen_pat_match_div2.gen_pat_match[2].pat1_match_fall0_r[2]_i_1__0_n_0\
    );
\gen_pat_match_div2.gen_pat_match[2].pat1_match_fall0_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \gen_pat_match_div2.gen_pat_match[2].pat1_match_fall0_r[2]_i_1__0_n_0\,
      Q => \gen_pat_match_div2.gen_pat_match[2].pat1_match_fall0_r_reg\,
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[2].pat1_match_fall1_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \gen_sr_div2.gen_sr[2].sr_fall1_r_reg[2]_119\,
      Q => \gen_pat_match_div2.gen_pat_match[2].pat1_match_fall1_r_reg\,
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[2].pat1_match_rise0_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \gen_sr_div2.gen_sr[2].sr_rise0_r_reg[2]_127\,
      Q => \gen_pat_match_div2.gen_pat_match[2].pat1_match_rise0_r_reg\,
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[2].pat1_match_rise1_r[2]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \gen_sr_div2.gen_sr[2].sr_rise1_r_reg[2]_111\,
      O => \gen_pat_match_div2.gen_pat_match[2].pat1_match_rise1_r[2]_i_1_n_0\
    );
\gen_pat_match_div2.gen_pat_match[2].pat1_match_rise1_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \gen_pat_match_div2.gen_pat_match[2].pat1_match_rise1_r[2]_i_1_n_0\,
      Q => early2_match_rise1_r(2),
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[3].early1_match_fall1_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \gen_sr_div2.gen_sr[3].sr_fall1_r_reg[3]_120\,
      Q => \gen_pat_match_div2.gen_pat_match[3].early1_match_fall1_r_reg\,
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[3].early1_match_rise1_r[3]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \gen_sr_div2.gen_sr[3].sr_rise1_r_reg[3]_112\,
      O => \gen_pat_match_div2.gen_pat_match[3].early1_match_rise1_r[3]_i_1_n_0\
    );
\gen_pat_match_div2.gen_pat_match[3].early1_match_rise1_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \gen_pat_match_div2.gen_pat_match[3].early1_match_rise1_r[3]_i_1_n_0\,
      Q => \gen_pat_match_div2.gen_pat_match[3].early1_match_rise1_r_reg\,
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[3].pat1_match_fall0_r[3]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \gen_sr_div2.gen_sr[3].sr_fall0_r_reg[3]_136\,
      O => \gen_pat_match_div2.gen_pat_match[3].pat1_match_fall0_r[3]_i_1__0_n_0\
    );
\gen_pat_match_div2.gen_pat_match[3].pat1_match_fall0_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \gen_pat_match_div2.gen_pat_match[3].pat1_match_fall0_r[3]_i_1__0_n_0\,
      Q => early2_match_fall0_r(3),
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[3].pat1_match_fall1_r[3]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \gen_sr_div2.gen_sr[3].sr_fall1_r_reg[3]_120\,
      O => \gen_pat_match_div2.gen_pat_match[3].pat1_match_fall1_r[3]_i_1_n_0\
    );
\gen_pat_match_div2.gen_pat_match[3].pat1_match_fall1_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \gen_pat_match_div2.gen_pat_match[3].pat1_match_fall1_r[3]_i_1_n_0\,
      Q => early2_match_fall1_r(3),
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[3].pat1_match_rise0_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \gen_sr_div2.gen_sr[3].sr_rise0_r_reg[3]_128\,
      Q => early2_match_rise0_r(3),
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[3].pat1_match_rise1_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \gen_sr_div2.gen_sr[3].sr_rise1_r_reg[3]_112\,
      Q => early2_match_rise1_r(3),
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[3].pat2_match_fall0_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \gen_sr_div2.gen_sr[3].sr_fall0_r_reg[3]_136\,
      Q => \gen_pat_match_div2.gen_pat_match[3].pat2_match_fall0_r_reg\,
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[3].pat2_match_rise0_r[3]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \gen_sr_div2.gen_sr[3].sr_rise0_r_reg[3]_128\,
      O => \gen_pat_match_div2.gen_pat_match[3].pat2_match_rise0_r[3]_i_1_n_0\
    );
\gen_pat_match_div2.gen_pat_match[3].pat2_match_rise0_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \gen_pat_match_div2.gen_pat_match[3].pat2_match_rise0_r[3]_i_1_n_0\,
      Q => \gen_pat_match_div2.gen_pat_match[3].pat2_match_rise0_r_reg\,
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[4].early1_match_fall0_r_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \gen_sr_div2.gen_sr[4].sr_fall0_r_reg[4]_137\,
      Q => \gen_pat_match_div2.gen_pat_match[4].early1_match_fall0_r_reg\,
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[4].early1_match_rise0_r[4]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \gen_sr_div2.gen_sr[4].sr_rise0_r_reg[4]_129\,
      O => \gen_pat_match_div2.gen_pat_match[4].early1_match_rise0_r[4]_i_1_n_0\
    );
\gen_pat_match_div2.gen_pat_match[4].early1_match_rise0_r_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \gen_pat_match_div2.gen_pat_match[4].early1_match_rise0_r[4]_i_1_n_0\,
      Q => \gen_pat_match_div2.gen_pat_match[4].early1_match_rise0_r_reg\,
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[4].pat1_match_fall0_r[4]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \gen_sr_div2.gen_sr[4].sr_fall0_r_reg[4]_137\,
      O => \gen_pat_match_div2.gen_pat_match[4].pat1_match_fall0_r[4]_i_1_n_0\
    );
\gen_pat_match_div2.gen_pat_match[4].pat1_match_fall0_r_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \gen_pat_match_div2.gen_pat_match[4].pat1_match_fall0_r[4]_i_1_n_0\,
      Q => early2_match_fall0_r(4),
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[4].pat1_match_fall1_r_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \gen_sr_div2.gen_sr[4].sr_fall1_r_reg[4]_121\,
      Q => early2_match_fall1_r(4),
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[4].pat1_match_rise0_r_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \gen_sr_div2.gen_sr[4].sr_rise0_r_reg[4]_129\,
      Q => early2_match_rise0_r(4),
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[4].pat1_match_rise1_r[4]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \gen_sr_div2.gen_sr[4].sr_rise1_r_reg[4]_113\,
      O => \gen_pat_match_div2.gen_pat_match[4].pat1_match_rise1_r[4]_i_1__0_n_0\
    );
\gen_pat_match_div2.gen_pat_match[4].pat1_match_rise1_r_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \gen_pat_match_div2.gen_pat_match[4].pat1_match_rise1_r[4]_i_1__0_n_0\,
      Q => \gen_pat_match_div2.gen_pat_match[4].pat1_match_rise1_r_reg\,
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[4].pat2_match_fall1_r[4]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \gen_sr_div2.gen_sr[4].sr_fall1_r_reg[4]_121\,
      O => \gen_pat_match_div2.gen_pat_match[4].pat2_match_fall1_r[4]_i_1_n_0\
    );
\gen_pat_match_div2.gen_pat_match[4].pat2_match_fall1_r_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \gen_pat_match_div2.gen_pat_match[4].pat2_match_fall1_r[4]_i_1_n_0\,
      Q => \gen_pat_match_div2.gen_pat_match[4].pat2_match_fall1_r_reg\,
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[4].pat2_match_rise1_r_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \gen_sr_div2.gen_sr[4].sr_rise1_r_reg[4]_113\,
      Q => early2_match_rise1_r(4),
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[5].pat1_match_fall0_r[5]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \gen_sr_div2.gen_sr[5].sr_fall0_r_reg[5]_138\,
      O => \gen_pat_match_div2.gen_pat_match[5].pat1_match_fall0_r[5]_i_1_n_0\
    );
\gen_pat_match_div2.gen_pat_match[5].pat1_match_fall0_r_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \gen_pat_match_div2.gen_pat_match[5].pat1_match_fall0_r[5]_i_1_n_0\,
      Q => \gen_pat_match_div2.gen_pat_match[5].pat1_match_fall0_r_reg\,
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[5].pat1_match_fall1_r[5]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \gen_sr_div2.gen_sr[5].sr_fall1_r_reg[5]_122\,
      O => \gen_pat_match_div2.gen_pat_match[5].pat1_match_fall1_r[5]_i_1__0_n_0\
    );
\gen_pat_match_div2.gen_pat_match[5].pat1_match_fall1_r_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \gen_pat_match_div2.gen_pat_match[5].pat1_match_fall1_r[5]_i_1__0_n_0\,
      Q => early2_match_fall1_r(5),
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[5].pat1_match_rise0_r_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \gen_sr_div2.gen_sr[5].sr_rise0_r_reg[5]_130\,
      Q => \gen_pat_match_div2.gen_pat_match[5].pat1_match_rise0_r_reg\,
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[5].pat1_match_rise1_r_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \gen_sr_div2.gen_sr[5].sr_rise1_r_reg[5]_114\,
      Q => early2_match_rise1_r(5),
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[5].pat2_match_fall0_r_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \gen_sr_div2.gen_sr[5].sr_fall0_r_reg[5]_138\,
      Q => early2_match_fall0_r(5),
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[5].pat2_match_fall1_r_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \gen_sr_div2.gen_sr[5].sr_fall1_r_reg[5]_122\,
      Q => \gen_pat_match_div2.gen_pat_match[5].pat2_match_fall1_r_reg\,
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[5].pat2_match_rise0_r[5]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \gen_sr_div2.gen_sr[5].sr_rise0_r_reg[5]_130\,
      O => \gen_pat_match_div2.gen_pat_match[5].pat2_match_rise0_r[5]_i_1_n_0\
    );
\gen_pat_match_div2.gen_pat_match[5].pat2_match_rise0_r_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \gen_pat_match_div2.gen_pat_match[5].pat2_match_rise0_r[5]_i_1_n_0\,
      Q => early2_match_rise0_r(5),
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[5].pat2_match_rise1_r[5]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \gen_sr_div2.gen_sr[5].sr_rise1_r_reg[5]_114\,
      O => \gen_pat_match_div2.gen_pat_match[5].pat2_match_rise1_r[5]_i_1_n_0\
    );
\gen_pat_match_div2.gen_pat_match[5].pat2_match_rise1_r_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \gen_pat_match_div2.gen_pat_match[5].pat2_match_rise1_r[5]_i_1_n_0\,
      Q => \gen_pat_match_div2.gen_pat_match[5].pat2_match_rise1_r_reg\,
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[6].early1_match_fall0_r_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \gen_sr_div2.gen_sr[6].sr_fall0_r_reg[6]_139\,
      Q => early2_match_fall0_r(6),
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[6].early1_match_fall1_r[6]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \gen_sr_div2.gen_sr[6].sr_fall1_r_reg[6]_123\,
      O => \gen_pat_match_div2.gen_pat_match[6].early1_match_fall1_r[6]_i_1_n_0\
    );
\gen_pat_match_div2.gen_pat_match[6].early1_match_fall1_r_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \gen_pat_match_div2.gen_pat_match[6].early1_match_fall1_r[6]_i_1_n_0\,
      Q => early2_match_fall1_r(6),
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[6].early1_match_rise0_r[6]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \gen_sr_div2.gen_sr[6].sr_rise0_r_reg[6]_131\,
      O => \gen_pat_match_div2.gen_pat_match[6].early1_match_rise0_r[6]_i_1_n_0\
    );
\gen_pat_match_div2.gen_pat_match[6].early1_match_rise0_r_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \gen_pat_match_div2.gen_pat_match[6].early1_match_rise0_r[6]_i_1_n_0\,
      Q => early2_match_rise0_r(6),
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[6].early1_match_rise1_r_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \gen_sr_div2.gen_sr[6].sr_rise1_r_reg[6]_115\,
      Q => \gen_pat_match_div2.gen_pat_match[6].early1_match_rise1_r_reg\,
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[6].pat1_match_fall0_r[6]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \gen_sr_div2.gen_sr[6].sr_fall0_r_reg[6]_139\,
      O => \gen_pat_match_div2.gen_pat_match[6].pat1_match_fall0_r[6]_i_1__0_n_0\
    );
\gen_pat_match_div2.gen_pat_match[6].pat1_match_fall0_r_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \gen_pat_match_div2.gen_pat_match[6].pat1_match_fall0_r[6]_i_1__0_n_0\,
      Q => \gen_pat_match_div2.gen_pat_match[6].pat1_match_fall0_r_reg\,
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[6].pat1_match_fall1_r_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \gen_sr_div2.gen_sr[6].sr_fall1_r_reg[6]_123\,
      Q => \gen_pat_match_div2.gen_pat_match[6].pat1_match_fall1_r_reg\,
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[6].pat1_match_rise0_r_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \gen_sr_div2.gen_sr[6].sr_rise0_r_reg[6]_131\,
      Q => \gen_pat_match_div2.gen_pat_match[6].pat1_match_rise0_r_reg\,
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[6].pat1_match_rise1_r[6]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \gen_sr_div2.gen_sr[6].sr_rise1_r_reg[6]_115\,
      O => \gen_pat_match_div2.gen_pat_match[6].pat1_match_rise1_r[6]_i_1_n_0\
    );
\gen_pat_match_div2.gen_pat_match[6].pat1_match_rise1_r_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \gen_pat_match_div2.gen_pat_match[6].pat1_match_rise1_r[6]_i_1_n_0\,
      Q => early2_match_rise1_r(6),
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[7].early1_match_fall1_r_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \gen_sr_div2.gen_sr[7].sr_fall1_r_reg[7]_124\,
      Q => \gen_pat_match_div2.gen_pat_match[7].early1_match_fall1_r_reg\,
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[7].early1_match_rise1_r[7]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \gen_sr_div2.gen_sr[7].sr_rise1_r_reg[7]_116\,
      O => \gen_pat_match_div2.gen_pat_match[7].early1_match_rise1_r[7]_i_1_n_0\
    );
\gen_pat_match_div2.gen_pat_match[7].early1_match_rise1_r_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \gen_pat_match_div2.gen_pat_match[7].early1_match_rise1_r[7]_i_1_n_0\,
      Q => \gen_pat_match_div2.gen_pat_match[7].early1_match_rise1_r_reg\,
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[7].pat1_match_fall0_r[7]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \gen_sr_div2.gen_sr[7].sr_fall0_r_reg[7]_140\,
      O => \gen_pat_match_div2.gen_pat_match[7].pat1_match_fall0_r[7]_i_1__0_n_0\
    );
\gen_pat_match_div2.gen_pat_match[7].pat1_match_fall0_r_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \gen_pat_match_div2.gen_pat_match[7].pat1_match_fall0_r[7]_i_1__0_n_0\,
      Q => early2_match_fall0_r(7),
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[7].pat1_match_fall1_r[7]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \gen_sr_div2.gen_sr[7].sr_fall1_r_reg[7]_124\,
      O => \gen_pat_match_div2.gen_pat_match[7].pat1_match_fall1_r[7]_i_1_n_0\
    );
\gen_pat_match_div2.gen_pat_match[7].pat1_match_fall1_r_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \gen_pat_match_div2.gen_pat_match[7].pat1_match_fall1_r[7]_i_1_n_0\,
      Q => early2_match_fall1_r(7),
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[7].pat1_match_rise0_r_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \gen_sr_div2.gen_sr[7].sr_rise0_r_reg[7]_132\,
      Q => early2_match_rise0_r(7),
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[7].pat1_match_rise1_r_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \gen_sr_div2.gen_sr[7].sr_rise1_r_reg[7]_116\,
      Q => early2_match_rise1_r(7),
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[7].pat2_match_fall0_r_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \gen_sr_div2.gen_sr[7].sr_fall0_r_reg[7]_140\,
      Q => \gen_pat_match_div2.gen_pat_match[7].pat2_match_fall0_r_reg\,
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[7].pat2_match_rise0_r[7]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \gen_sr_div2.gen_sr[7].sr_rise0_r_reg[7]_132\,
      O => \gen_pat_match_div2.gen_pat_match[7].pat2_match_rise0_r[7]_i_1_n_0\
    );
\gen_pat_match_div2.gen_pat_match[7].pat2_match_rise0_r_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \gen_pat_match_div2.gen_pat_match[7].pat2_match_rise0_r[7]_i_1_n_0\,
      Q => \gen_pat_match_div2.gen_pat_match[7].pat2_match_rise0_r_reg\,
      R => '0'
    );
\gen_pat_match_div2.pat1_data_match_r1_reg\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => pat1_data_match_r,
      Q => pat1_data_match_r1,
      R => '0'
    );
\gen_pat_match_div2.pat1_data_match_r_reg\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \pat1_data_match_r0__0\,
      Q => pat1_data_match_r,
      R => '0'
    );
\gen_pat_match_div2.pat1_match_fall0_and_r_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => early2_match_fall0_r(4),
      I1 => \gen_pat_match_div2.gen_pat_match[5].pat1_match_fall0_r_reg\,
      I2 => \gen_pat_match_div2.gen_pat_match[6].pat1_match_fall0_r_reg\,
      I3 => early2_match_fall0_r(7),
      I4 => \gen_pat_match_div2.pat1_match_fall0_and_r_i_2__0_n_0\,
      O => \gen_pat_match_div2.pat1_match_fall0_and_r_i_1__0_n_0\
    );
\gen_pat_match_div2.pat1_match_fall0_and_r_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \gen_pat_match_div2.gen_pat_match[1].pat1_match_fall0_r_reg\,
      I1 => early2_match_fall0_r(0),
      I2 => early2_match_fall0_r(3),
      I3 => \gen_pat_match_div2.gen_pat_match[2].pat1_match_fall0_r_reg\,
      O => \gen_pat_match_div2.pat1_match_fall0_and_r_i_2__0_n_0\
    );
\gen_pat_match_div2.pat1_match_fall0_and_r_reg\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \gen_pat_match_div2.pat1_match_fall0_and_r_i_1__0_n_0\,
      Q => pat1_match_fall0_and_r,
      R => '0'
    );
\gen_pat_match_div2.pat1_match_fall1_and_r_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008000"
    )
        port map (
      I0 => early2_match_fall1_r(4),
      I1 => early2_match_fall1_r(5),
      I2 => early2_match_fall1_r(0),
      I3 => early2_match_fall1_r(1),
      I4 => \gen_pat_match_div2.pat1_match_fall1_and_r_i_2__0_n_0\,
      O => \gen_pat_match_div2.pat1_match_fall1_and_r_i_1__0_n_0\
    );
\gen_pat_match_div2.pat1_match_fall1_and_r_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => early2_match_fall1_r(3),
      I1 => early2_match_fall1_r(7),
      I2 => \gen_pat_match_div2.gen_pat_match[2].pat1_match_fall1_r_reg\,
      I3 => \gen_pat_match_div2.gen_pat_match[6].pat1_match_fall1_r_reg\,
      O => \gen_pat_match_div2.pat1_match_fall1_and_r_i_2__0_n_0\
    );
\gen_pat_match_div2.pat1_match_fall1_and_r_reg\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \gen_pat_match_div2.pat1_match_fall1_and_r_i_1__0_n_0\,
      Q => pat1_match_fall1_and_r,
      R => '0'
    );
\gen_pat_match_div2.pat1_match_rise0_and_r_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => early2_match_rise0_r(4),
      I1 => \gen_pat_match_div2.gen_pat_match[5].pat1_match_rise0_r_reg\,
      I2 => \gen_pat_match_div2.gen_pat_match[6].pat1_match_rise0_r_reg\,
      I3 => early2_match_rise0_r(7),
      I4 => \gen_pat_match_div2.pat1_match_rise0_and_r_i_2__0_n_0\,
      O => \gen_pat_match_div2.pat1_match_rise0_and_r_i_1__0_n_0\
    );
\gen_pat_match_div2.pat1_match_rise0_and_r_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \gen_pat_match_div2.gen_pat_match[1].pat1_match_rise0_r_reg\,
      I1 => early2_match_rise0_r(0),
      I2 => early2_match_rise0_r(3),
      I3 => \gen_pat_match_div2.gen_pat_match[2].pat1_match_rise0_r_reg\,
      O => \gen_pat_match_div2.pat1_match_rise0_and_r_i_2__0_n_0\
    );
\gen_pat_match_div2.pat1_match_rise0_and_r_reg\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \gen_pat_match_div2.pat1_match_rise0_and_r_i_1__0_n_0\,
      Q => pat1_match_rise0_and_r,
      R => '0'
    );
\gen_pat_match_div2.pat1_match_rise1_and_r_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \gen_pat_match_div2.gen_pat_match[4].pat1_match_rise1_r_reg\,
      I1 => early2_match_rise1_r(5),
      I2 => \gen_pat_match_div2.gen_pat_match[0].pat1_match_rise1_r_reg\,
      I3 => early2_match_rise1_r(1),
      I4 => \gen_pat_match_div2.early2_match_rise1_and_r_i_2_n_0\,
      O => \gen_pat_match_div2.pat1_match_rise1_and_r_i_1__0_n_0\
    );
\gen_pat_match_div2.pat1_match_rise1_and_r_reg\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \gen_pat_match_div2.pat1_match_rise1_and_r_i_1__0_n_0\,
      Q => pat1_match_rise1_and_r,
      R => '0'
    );
\gen_pat_match_div2.pat2_data_match_r_reg\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \pat2_data_match_r0__0\,
      Q => pat2_data_match_r,
      R => '0'
    );
\gen_pat_match_div2.pat2_match_fall0_and_r_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \gen_pat_match_div2.gen_pat_match[2].pat1_match_fall0_r_reg\,
      I1 => \gen_pat_match_div2.gen_pat_match[6].pat1_match_fall0_r_reg\,
      I2 => \gen_pat_match_div2.gen_pat_match[3].pat2_match_fall0_r_reg\,
      I3 => \gen_pat_match_div2.gen_pat_match[7].pat2_match_fall0_r_reg\,
      I4 => \gen_pat_match_div2.early2_match_fall0_and_r_i_2_n_0\,
      O => pat2_match_fall0_and_r0
    );
\gen_pat_match_div2.pat2_match_fall0_and_r_reg\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => pat2_match_fall0_and_r0,
      Q => pat2_match_fall0_and_r,
      R => '0'
    );
\gen_pat_match_div2.pat2_match_fall1_and_r_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => early2_match_fall1_r(3),
      I1 => early2_match_fall1_r(7),
      I2 => \gen_pat_match_div2.gen_pat_match[2].pat1_match_fall1_r_reg\,
      I3 => \gen_pat_match_div2.gen_pat_match[6].pat1_match_fall1_r_reg\,
      I4 => rd_active_r3,
      I5 => \gen_pat_match_div2.early1_match_fall1_and_r_i_2_n_0\,
      O => pat2_match_fall1_and_r0
    );
\gen_pat_match_div2.pat2_match_fall1_and_r_reg\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => pat2_match_fall1_and_r0,
      Q => pat2_match_fall1_and_r,
      R => '0'
    );
\gen_pat_match_div2.pat2_match_rise0_and_r_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \gen_pat_match_div2.gen_pat_match[2].pat1_match_rise0_r_reg\,
      I1 => \gen_pat_match_div2.gen_pat_match[6].pat1_match_rise0_r_reg\,
      I2 => \gen_pat_match_div2.gen_pat_match[3].pat2_match_rise0_r_reg\,
      I3 => \gen_pat_match_div2.gen_pat_match[7].pat2_match_rise0_r_reg\,
      I4 => \gen_pat_match_div2.early2_match_rise0_and_r_i_2_n_0\,
      O => pat2_match_rise0_and_r0
    );
\gen_pat_match_div2.pat2_match_rise0_and_r_reg\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => pat2_match_rise0_and_r0,
      Q => pat2_match_rise0_and_r,
      R => '0'
    );
\gen_pat_match_div2.pat2_match_rise1_and_r_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => rd_active_r3,
      I1 => \gen_pat_match_div2.early2_match_rise1_and_r_i_2_n_0\,
      I2 => early2_match_rise1_r(4),
      I3 => \gen_pat_match_div2.gen_pat_match[5].pat2_match_rise1_r_reg\,
      I4 => early2_match_rise1_r(0),
      I5 => \gen_pat_match_div2.gen_pat_match[1].pat2_match_rise1_r_reg\,
      O => pat2_match_rise1_and_r0
    );
\gen_pat_match_div2.pat2_match_rise1_and_r_reg\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => pat2_match_rise1_and_r0,
      Q => pat2_match_rise1_and_r,
      R => '0'
    );
\gen_pat_match_div2.pat_data_match_valid_r_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => rd_active_r4,
      I1 => rd_active_r5,
      O => pat_data_match_valid_r0
    );
\gen_pat_match_div2.pat_data_match_valid_r_reg\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => pat_data_match_valid_r0,
      Q => \^gen_pat_match_div2.pat_data_match_valid_r_reg_0\,
      R => '0'
    );
\gen_sr_div2.gen_sr[0].sr_fall0_r_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \^gen_mux_rd_div2.gen_mux_rd[0].mux_rd_fall0_r_reg[0]_0\(0),
      Q => \gen_sr_div2.gen_sr[0].sr_fall0_r_reg[0]_133\,
      R => '0'
    );
\gen_sr_div2.gen_sr[0].sr_fall1_r_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \^gen_mux_rd_div2.gen_mux_rd[0].mux_rd_fall1_r_reg[0]_0\(0),
      Q => \gen_sr_div2.gen_sr[0].sr_fall1_r_reg[0]_117\,
      R => '0'
    );
\gen_sr_div2.gen_sr[0].sr_rise0_r_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \^d\(0),
      Q => \gen_sr_div2.gen_sr[0].sr_rise0_r_reg[0]_125\,
      R => '0'
    );
\gen_sr_div2.gen_sr[0].sr_rise1_r_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \^gen_mux_rd_div2.gen_mux_rd[0].mux_rd_rise1_r_reg[0]_0\(0),
      Q => \gen_sr_div2.gen_sr[0].sr_rise1_r_reg[0]_109\,
      R => '0'
    );
\gen_sr_div2.gen_sr[1].sr_fall0_r_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \^gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall1_r_reg[7]_0\(7),
      Q => \gen_sr_div2.gen_sr[1].sr_fall0_r_reg[1]_134\,
      R => '0'
    );
\gen_sr_div2.gen_sr[1].sr_fall1_r_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \^gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall1_r_reg[7]_0\(21),
      Q => \gen_sr_div2.gen_sr[1].sr_fall1_r_reg[1]_118\,
      R => '0'
    );
\gen_sr_div2.gen_sr[1].sr_rise0_r_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \^gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall1_r_reg[7]_0\(0),
      Q => \gen_sr_div2.gen_sr[1].sr_rise0_r_reg[1]_126\,
      R => '0'
    );
\gen_sr_div2.gen_sr[1].sr_rise1_r_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \^gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall1_r_reg[7]_0\(14),
      Q => \gen_sr_div2.gen_sr[1].sr_rise1_r_reg[1]_110\,
      R => '0'
    );
\gen_sr_div2.gen_sr[2].sr_fall0_r_reg[2][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \^gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall1_r_reg[7]_0\(8),
      Q => \gen_sr_div2.gen_sr[2].sr_fall0_r_reg[2]_135\,
      R => '0'
    );
\gen_sr_div2.gen_sr[2].sr_fall1_r_reg[2][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \^gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall1_r_reg[7]_0\(22),
      Q => \gen_sr_div2.gen_sr[2].sr_fall1_r_reg[2]_119\,
      R => '0'
    );
\gen_sr_div2.gen_sr[2].sr_rise0_r_reg[2][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \^gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall1_r_reg[7]_0\(1),
      Q => \gen_sr_div2.gen_sr[2].sr_rise0_r_reg[2]_127\,
      R => '0'
    );
\gen_sr_div2.gen_sr[2].sr_rise1_r_reg[2][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \^gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall1_r_reg[7]_0\(15),
      Q => \gen_sr_div2.gen_sr[2].sr_rise1_r_reg[2]_111\,
      R => '0'
    );
\gen_sr_div2.gen_sr[3].sr_fall0_r_reg[3][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \^gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall1_r_reg[7]_0\(9),
      Q => \gen_sr_div2.gen_sr[3].sr_fall0_r_reg[3]_136\,
      R => '0'
    );
\gen_sr_div2.gen_sr[3].sr_fall1_r_reg[3][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \^gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall1_r_reg[7]_0\(23),
      Q => \gen_sr_div2.gen_sr[3].sr_fall1_r_reg[3]_120\,
      R => '0'
    );
\gen_sr_div2.gen_sr[3].sr_rise0_r_reg[3][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \^gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall1_r_reg[7]_0\(2),
      Q => \gen_sr_div2.gen_sr[3].sr_rise0_r_reg[3]_128\,
      R => '0'
    );
\gen_sr_div2.gen_sr[3].sr_rise1_r_reg[3][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \^gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall1_r_reg[7]_0\(16),
      Q => \gen_sr_div2.gen_sr[3].sr_rise1_r_reg[3]_112\,
      R => '0'
    );
\gen_sr_div2.gen_sr[4].sr_fall0_r_reg[4][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \^gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall1_r_reg[7]_0\(10),
      Q => \gen_sr_div2.gen_sr[4].sr_fall0_r_reg[4]_137\,
      R => '0'
    );
\gen_sr_div2.gen_sr[4].sr_fall1_r_reg[4][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \^gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall1_r_reg[7]_0\(24),
      Q => \gen_sr_div2.gen_sr[4].sr_fall1_r_reg[4]_121\,
      R => '0'
    );
\gen_sr_div2.gen_sr[4].sr_rise0_r_reg[4][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \^gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall1_r_reg[7]_0\(3),
      Q => \gen_sr_div2.gen_sr[4].sr_rise0_r_reg[4]_129\,
      R => '0'
    );
\gen_sr_div2.gen_sr[4].sr_rise1_r_reg[4][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \^gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall1_r_reg[7]_0\(17),
      Q => \gen_sr_div2.gen_sr[4].sr_rise1_r_reg[4]_113\,
      R => '0'
    );
\gen_sr_div2.gen_sr[5].sr_fall0_r_reg[5][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \^gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall1_r_reg[7]_0\(11),
      Q => \gen_sr_div2.gen_sr[5].sr_fall0_r_reg[5]_138\,
      R => '0'
    );
\gen_sr_div2.gen_sr[5].sr_fall1_r_reg[5][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \^gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall1_r_reg[7]_0\(25),
      Q => \gen_sr_div2.gen_sr[5].sr_fall1_r_reg[5]_122\,
      R => '0'
    );
\gen_sr_div2.gen_sr[5].sr_rise0_r_reg[5][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \^gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall1_r_reg[7]_0\(4),
      Q => \gen_sr_div2.gen_sr[5].sr_rise0_r_reg[5]_130\,
      R => '0'
    );
\gen_sr_div2.gen_sr[5].sr_rise1_r_reg[5][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \^gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall1_r_reg[7]_0\(18),
      Q => \gen_sr_div2.gen_sr[5].sr_rise1_r_reg[5]_114\,
      R => '0'
    );
\gen_sr_div2.gen_sr[6].sr_fall0_r_reg[6][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \^gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall1_r_reg[7]_0\(12),
      Q => \gen_sr_div2.gen_sr[6].sr_fall0_r_reg[6]_139\,
      R => '0'
    );
\gen_sr_div2.gen_sr[6].sr_fall1_r_reg[6][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \^gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall1_r_reg[7]_0\(26),
      Q => \gen_sr_div2.gen_sr[6].sr_fall1_r_reg[6]_123\,
      R => '0'
    );
\gen_sr_div2.gen_sr[6].sr_rise0_r_reg[6][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \^gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall1_r_reg[7]_0\(5),
      Q => \gen_sr_div2.gen_sr[6].sr_rise0_r_reg[6]_131\,
      R => '0'
    );
\gen_sr_div2.gen_sr[6].sr_rise1_r_reg[6][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \^gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall1_r_reg[7]_0\(19),
      Q => \gen_sr_div2.gen_sr[6].sr_rise1_r_reg[6]_115\,
      R => '0'
    );
\gen_sr_div2.gen_sr[7].sr_fall0_r_reg[7][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \^gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall1_r_reg[7]_0\(13),
      Q => \gen_sr_div2.gen_sr[7].sr_fall0_r_reg[7]_140\,
      R => '0'
    );
\gen_sr_div2.gen_sr[7].sr_fall1_r_reg[7][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \^gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall1_r_reg[7]_0\(27),
      Q => \gen_sr_div2.gen_sr[7].sr_fall1_r_reg[7]_124\,
      R => '0'
    );
\gen_sr_div2.gen_sr[7].sr_rise0_r_reg[7][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \^gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall1_r_reg[7]_0\(6),
      Q => \gen_sr_div2.gen_sr[7].sr_rise0_r_reg[7]_132\,
      R => '0'
    );
\gen_sr_div2.gen_sr[7].sr_rise1_r_reg[7][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \^gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall1_r_reg[7]_0\(20),
      Q => \gen_sr_div2.gen_sr[7].sr_rise1_r_reg[7]_116\,
      R => '0'
    );
idelay_ld_done_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB0020"
    )
        port map (
      I0 => \cal2_state_r_reg_n_0_[2]\,
      I1 => \cal2_state_r_reg_n_0_[1]\,
      I2 => \cal2_state_r_reg_n_0_[0]\,
      I3 => idelay_ld_done_i_2_n_0,
      I4 => idelay_ld_done_reg_n_0,
      O => idelay_ld_done_i_1_n_0
    );
idelay_ld_done_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEEEEEEEEEEEAE"
    )
        port map (
      I0 => \cal2_state_r_reg_n_0_[3]\,
      I1 => \cal2_state_r_reg_n_0_[2]\,
      I2 => tap_inc_wait_cnt_reg(2),
      I3 => tap_inc_wait_cnt_reg(3),
      I4 => tap_inc_wait_cnt_reg(0),
      I5 => tap_inc_wait_cnt_reg(1),
      O => idelay_ld_done_i_2_n_0
    );
idelay_ld_done_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => idelay_ld_done_i_1_n_0,
      Q => idelay_ld_done_reg_n_0,
      R => \po_coarse_tap_cnt_reg[0][0]_0\(0)
    );
idelay_ld_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF0E00000002"
    )
        port map (
      I0 => \^gen_pat_match_div2.pat_data_match_valid_r_reg_0\,
      I1 => \cal2_state_r[2]_i_2_n_0\,
      I2 => \cal2_state_r_reg_n_0_[2]\,
      I3 => idelay_ld_done_i_2_n_0,
      I4 => \cal2_state_r[1]_i_2_n_0\,
      I5 => idelay_ld,
      O => idelay_ld_i_1_n_0
    );
idelay_ld_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => idelay_ld_i_1_n_0,
      Q => idelay_ld,
      R => \po_coarse_tap_cnt_reg[0][0]_0\(0)
    );
\idelay_tap_cnt_r[0][0][4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFF000404"
    )
        port map (
      I0 => \^q\(1),
      I1 => idelay_ld,
      I2 => \^q\(0),
      I3 => \idelay_tap_cnt_r_reg[0][0][4]\,
      I4 => idelay_ce_int,
      I5 => \idelay_tap_cnt_r_reg[0][0][4]_0\,
      O => \po_stg2_wrcal_cnt_reg[1]_0\(0)
    );
\init_state_r[0]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555515555555"
    )
        port map (
      I0 => \^ddr3_ila_wrpath\(14),
      I1 => \init_state_r[3]_i_10\(1),
      I2 => \init_state_r[3]_i_10\(0),
      I3 => \^ddr3_ila_basic\(0),
      I4 => wrlvl_done_r1,
      I5 => ddr3_lm_done_r,
      O => wrcal_sanity_chk_done_reg_0
    );
\init_state_r[1]_i_30\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7077"
    )
        port map (
      I0 => \init_state_r[3]_i_10\(1),
      I1 => mem_init_done_r,
      I2 => \^ddr3_ila_basic\(0),
      I3 => \^wrlvl_byte_redo\,
      O => rdlvl_stg1_done_int_reg_0
    );
\init_state_r[4]_i_22\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \^wrlvl_byte_redo\,
      I1 => \init_state_r[1]_i_16\,
      I2 => \^ddr3_ila_basic\(0),
      O => wrlvl_byte_redo_reg_2
    );
\init_state_r[4]_i_31\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \init_state_r[3]_i_10\(1),
      I1 => mem_init_done_r,
      I2 => \^ddr3_ila_basic\(0),
      I3 => \^wrlvl_byte_redo\,
      O => rdlvl_stg1_done_int_reg
    );
\input_[0].iserdes_dq_.idelay_dq.idelaye2_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF40404050"
    )
        port map (
      I0 => calib_zero_inputs,
      I1 => \input_[7].iserdes_dq_.idelay_dq.idelaye2\,
      I2 => idelay_ld,
      I3 => \input_[7].iserdes_dq_.idelay_dq.idelaye2_0\,
      I4 => \input_[7].iserdes_dq_.idelay_dq.idelaye2_1\,
      I5 => idelay_ld_rst,
      O => LD0
    );
\mpr_2to1.stable_idel_cnt[2]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00009009"
    )
        port map (
      I0 => mpr_rd_rise0_prev_r,
      I1 => \^d\(0),
      I2 => mpr_rd_fall1_prev_r,
      I3 => \^gen_mux_rd_div2.gen_mux_rd[0].mux_rd_fall1_r_reg[0]_0\(0),
      I4 => \mpr_2to1.stable_idel_cnt[2]_i_5_n_0\,
      O => mpr_rd_rise0_prev_r_reg
    );
\mpr_2to1.stable_idel_cnt[2]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \^gen_mux_rd_div2.gen_mux_rd[0].mux_rd_fall0_r_reg[0]_0\(0),
      I1 => mpr_rd_fall0_prev_r,
      I2 => \^gen_mux_rd_div2.gen_mux_rd[0].mux_rd_rise1_r_reg[0]_0\(0),
      I3 => mpr_rd_rise1_prev_r,
      O => \mpr_2to1.stable_idel_cnt[2]_i_5_n_0\
    );
\not_empty_wait_cnt[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ddr3_ila_wrpath\(6),
      O => p_0_in(0)
    );
\not_empty_wait_cnt[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^ddr3_ila_wrpath\(7),
      I1 => \^ddr3_ila_wrpath\(6),
      O => p_0_in(1)
    );
\not_empty_wait_cnt[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^ddr3_ila_wrpath\(7),
      I1 => \^ddr3_ila_wrpath\(6),
      I2 => \^ddr3_ila_wrpath\(8),
      O => p_0_in(2)
    );
\not_empty_wait_cnt[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \^ddr3_ila_wrpath\(9),
      I1 => \^ddr3_ila_wrpath\(7),
      I2 => \^ddr3_ila_wrpath\(6),
      I3 => \^ddr3_ila_wrpath\(8),
      O => p_0_in(3)
    );
\not_empty_wait_cnt[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEFFFFFFFFFF"
    )
        port map (
      I0 => \cal2_state_r_reg_n_0_[2]\,
      I1 => \cal2_state_r_reg_n_0_[3]\,
      I2 => \not_empty_wait_cnt_reg[4]_0\,
      I3 => wrcal_rd_wait,
      I4 => \cal2_state_r_reg_n_0_[1]\,
      I5 => \cal2_state_r_reg_n_0_[0]\,
      O => \not_empty_wait_cnt[4]_i_1_n_0\
    );
\not_empty_wait_cnt[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \^ddr3_ila_wrpath\(10),
      I1 => \^ddr3_ila_wrpath\(9),
      I2 => \^ddr3_ila_wrpath\(8),
      I3 => \^ddr3_ila_wrpath\(6),
      I4 => \^ddr3_ila_wrpath\(7),
      O => p_0_in(4)
    );
\not_empty_wait_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => p_0_in(0),
      Q => \^ddr3_ila_wrpath\(6),
      R => \not_empty_wait_cnt[4]_i_1_n_0\
    );
\not_empty_wait_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => p_0_in(1),
      Q => \^ddr3_ila_wrpath\(7),
      R => \not_empty_wait_cnt[4]_i_1_n_0\
    );
\not_empty_wait_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => p_0_in(2),
      Q => \^ddr3_ila_wrpath\(8),
      R => \not_empty_wait_cnt[4]_i_1_n_0\
    );
\not_empty_wait_cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => p_0_in(3),
      Q => \^ddr3_ila_wrpath\(9),
      R => \not_empty_wait_cnt[4]_i_1_n_0\
    );
\not_empty_wait_cnt_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => p_0_in(4),
      Q => \^ddr3_ila_wrpath\(10),
      R => \not_empty_wait_cnt[4]_i_1_n_0\
    );
pat1_data_match_r0: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => pat1_match_rise0_and_r,
      I1 => pat1_match_fall0_and_r,
      I2 => pat1_match_fall1_and_r,
      I3 => pat1_match_rise1_and_r,
      O => \pat1_data_match_r0__0\
    );
pat1_detect_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DFDFDFDF08000000"
    )
        port map (
      I0 => pat1_detect_i_2_n_0,
      I1 => \cal2_state_r_reg_n_0_[0]\,
      I2 => \cal2_state_r_reg_n_0_[1]\,
      I3 => pat1_detect_i_3_n_0,
      I4 => \^gen_pat_match_div2.pat_data_match_valid_r_reg_0\,
      I5 => pat1_detect_reg_n_0,
      O => pat1_detect_i_1_n_0
    );
pat1_detect_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \cal2_state_r_reg_n_0_[3]\,
      I1 => \cal2_state_r_reg_n_0_[2]\,
      O => pat1_detect_i_2_n_0
    );
pat1_detect_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pat1_data_match_r1,
      I1 => pat2_data_match_r,
      O => pat1_detect_i_3_n_0
    );
pat1_detect_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => pat1_detect_i_1_n_0,
      Q => pat1_detect_reg_n_0,
      R => \po_coarse_tap_cnt_reg[0][0]_0\(0)
    );
pat2_data_match_r0: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => pat2_match_rise1_and_r,
      I1 => pat2_match_fall1_and_r,
      I2 => pat2_match_rise0_and_r,
      I3 => pat2_match_fall0_and_r,
      O => \pat2_data_match_r0__0\
    );
\po_coarse_tap_cnt_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => p_23_out,
      D => \po_coarse_tap_cnt_reg[0][2]_0\(6),
      Q => \^ddr3_ila_wrpath\(15),
      R => \po_coarse_tap_cnt_reg[0][0]_0\(0)
    );
\po_coarse_tap_cnt_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => p_23_out,
      D => \po_coarse_tap_cnt_reg[0][2]_0\(7),
      Q => \^ddr3_ila_wrpath\(16),
      R => \po_coarse_tap_cnt_reg[0][0]_0\(0)
    );
\po_coarse_tap_cnt_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => p_23_out,
      D => \po_coarse_tap_cnt_reg[0][2]_0\(8),
      Q => \^ddr3_ila_wrpath\(17),
      R => \po_coarse_tap_cnt_reg[0][0]_0\(0)
    );
\po_fine_tap_cnt[0][5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => cal2_done_r,
      I1 => cal2_done_r1,
      O => p_23_out
    );
\po_fine_tap_cnt_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => p_23_out,
      D => \po_coarse_tap_cnt_reg[0][2]_0\(0),
      Q => \^ddr3_ila_wrpath\(18),
      R => \po_coarse_tap_cnt_reg[0][0]_0\(0)
    );
\po_fine_tap_cnt_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => p_23_out,
      D => \po_coarse_tap_cnt_reg[0][2]_0\(1),
      Q => \^ddr3_ila_wrpath\(19),
      R => \po_coarse_tap_cnt_reg[0][0]_0\(0)
    );
\po_fine_tap_cnt_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => p_23_out,
      D => \po_coarse_tap_cnt_reg[0][2]_0\(2),
      Q => \^ddr3_ila_wrpath\(20),
      R => \po_coarse_tap_cnt_reg[0][0]_0\(0)
    );
\po_fine_tap_cnt_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => p_23_out,
      D => \po_coarse_tap_cnt_reg[0][2]_0\(3),
      Q => \^ddr3_ila_wrpath\(21),
      R => \po_coarse_tap_cnt_reg[0][0]_0\(0)
    );
\po_fine_tap_cnt_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => p_23_out,
      D => \po_coarse_tap_cnt_reg[0][2]_0\(4),
      Q => \^ddr3_ila_wrpath\(22),
      R => \po_coarse_tap_cnt_reg[0][0]_0\(0)
    );
\po_fine_tap_cnt_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => p_23_out,
      D => \po_coarse_tap_cnt_reg[0][2]_0\(5),
      Q => \^ddr3_ila_wrpath\(23),
      R => \po_coarse_tap_cnt_reg[0][0]_0\(0)
    );
\po_stg2_wrcal_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \^ddr3_ila_wrpath\(0),
      Q => \^q\(0),
      R => '0'
    );
\po_stg2_wrcal_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => wrcal_dqs_cnt_r(1),
      Q => \^q\(1),
      R => '0'
    );
rd_active_r1_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => E(0),
      Q => rd_active_r1,
      R => '0'
    );
rd_active_r2_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rd_active_r1,
      Q => rd_active_r2,
      R => '0'
    );
rd_active_r3_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rd_active_r2,
      Q => rd_active_r3,
      R => '0'
    );
rd_active_r4_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rd_active_r3,
      Q => rd_active_r4,
      R => '0'
    );
rd_active_r5_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rd_active_r4,
      Q => rd_active_r5,
      R => '0'
    );
\tap_inc_wait_cnt[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tap_inc_wait_cnt_reg(0),
      O => \p_0_in__0\(0)
    );
\tap_inc_wait_cnt[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tap_inc_wait_cnt_reg(1),
      I1 => tap_inc_wait_cnt_reg(0),
      O => \p_0_in__0\(1)
    );
\tap_inc_wait_cnt[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => tap_inc_wait_cnt_reg(2),
      I1 => tap_inc_wait_cnt_reg(1),
      I2 => tap_inc_wait_cnt_reg(0),
      O => \p_0_in__0\(2)
    );
\tap_inc_wait_cnt[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF4FF"
    )
        port map (
      I0 => \cal2_state_r_reg_n_0_[0]\,
      I1 => \cal2_state_r_reg_n_0_[1]\,
      I2 => \cal2_state_r_reg_n_0_[3]\,
      I3 => \cal2_state_r_reg_n_0_[2]\,
      I4 => \not_empty_wait_cnt_reg[4]_0\,
      O => \tap_inc_wait_cnt[3]_i_1_n_0\
    );
\tap_inc_wait_cnt[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => tap_inc_wait_cnt_reg(0),
      I1 => tap_inc_wait_cnt_reg(1),
      I2 => tap_inc_wait_cnt_reg(2),
      I3 => tap_inc_wait_cnt_reg(3),
      O => \p_0_in__0\(3)
    );
\tap_inc_wait_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \p_0_in__0\(0),
      Q => tap_inc_wait_cnt_reg(0),
      R => \tap_inc_wait_cnt[3]_i_1_n_0\
    );
\tap_inc_wait_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \p_0_in__0\(1),
      Q => tap_inc_wait_cnt_reg(1),
      R => \tap_inc_wait_cnt[3]_i_1_n_0\
    );
\tap_inc_wait_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \p_0_in__0\(2),
      Q => tap_inc_wait_cnt_reg(2),
      R => \tap_inc_wait_cnt[3]_i_1_n_0\
    );
\tap_inc_wait_cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \p_0_in__0\(3),
      Q => tap_inc_wait_cnt_reg(3),
      R => \tap_inc_wait_cnt[3]_i_1_n_0\
    );
wrcal_done_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"54005454"
    )
        port map (
      I0 => \not_empty_wait_cnt_reg[4]_0\,
      I1 => cal2_done_r,
      I2 => \^ddr3_ila_basic\(0),
      I3 => \^wrcal_sanity_chk_r_reg_0\,
      I4 => wrcal_sanity_chk,
      O => wrcal_done_i_1_n_0
    );
wrcal_done_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => wrcal_done_i_1_n_0,
      Q => \^ddr3_ila_basic\(0),
      R => '0'
    );
\wrcal_dqs_cnt_r[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFB0000AFAF5000"
    )
        port map (
      I0 => \wrcal_dqs_cnt_r[0]_i_2_n_0\,
      I1 => wrcal_sanity_chk,
      I2 => \^wrcal_sanity_chk_r_reg_0\,
      I3 => wrcal_dqs_cnt_r(1),
      I4 => \^ddr3_ila_wrpath\(0),
      I5 => \cal2_state_r_reg_n_0_[2]\,
      O => \wrcal_dqs_cnt_r[0]_i_1_n_0\
    );
\wrcal_dqs_cnt_r[0]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EF"
    )
        port map (
      I0 => \cal2_state_r_reg_n_0_[3]\,
      I1 => \cal2_state_r_reg_n_0_[0]\,
      I2 => \cal2_state_r_reg_n_0_[1]\,
      O => \wrcal_dqs_cnt_r[0]_i_2_n_0\
    );
\wrcal_dqs_cnt_r[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB00FB00AF50FF00"
    )
        port map (
      I0 => \wrcal_dqs_cnt_r[0]_i_2_n_0\,
      I1 => wrcal_sanity_chk,
      I2 => \^wrcal_sanity_chk_r_reg_0\,
      I3 => wrcal_dqs_cnt_r(1),
      I4 => \^ddr3_ila_wrpath\(0),
      I5 => \cal2_state_r_reg_n_0_[2]\,
      O => \wrcal_dqs_cnt_r[1]_i_1_n_0\
    );
\wrcal_dqs_cnt_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \wrcal_dqs_cnt_r[0]_i_1_n_0\,
      Q => \^ddr3_ila_wrpath\(0),
      R => \po_coarse_tap_cnt_reg[0][0]_0\(0)
    );
\wrcal_dqs_cnt_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \wrcal_dqs_cnt_r[1]_i_1_n_0\,
      Q => wrcal_dqs_cnt_r(1),
      R => \po_coarse_tap_cnt_reg[0][0]_0\(0)
    );
wrcal_pat_err_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFC00000004"
    )
        port map (
      I0 => \^wrcal_sanity_chk_r_reg_0\,
      I1 => \cal2_state_r_reg_n_0_[3]\,
      I2 => \cal2_state_r_reg_n_0_[1]\,
      I3 => \cal2_state_r_reg_n_0_[0]\,
      I4 => \cal2_state_r_reg_n_0_[2]\,
      I5 => \^wrcal_pat_err_reg_0\(0),
      O => wrcal_pat_err_i_1_n_0
    );
wrcal_pat_err_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => wrcal_pat_err_i_1_n_0,
      Q => \^wrcal_pat_err_reg_0\(0),
      R => \po_coarse_tap_cnt_reg[0][0]_0\(0)
    );
wrcal_pat_resume_r2_reg_srl2: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => CLK,
      D => wrcal_pat_resume_r,
      Q => wrcal_pat_resume_r2_reg_srl2_n_0
    );
wrcal_pat_resume_r_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFFEA00"
    )
        port map (
      I0 => \cal2_state_r_reg_n_0_[1]\,
      I1 => idelay_ld_done_reg_n_0,
      I2 => \cal2_state_r_reg_n_0_[2]\,
      I3 => wrcal_pat_resume_r_i_2_n_0,
      I4 => wrcal_pat_resume_r,
      O => wrcal_pat_resume_r_i_1_n_0
    );
wrcal_pat_resume_r_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A00080F080008F0"
    )
        port map (
      I0 => \cal2_state_r[3]_i_10_n_0\,
      I1 => \cal2_state_r[0]_i_5_n_0\,
      I2 => \cal2_state_r_reg_n_0_[3]\,
      I3 => \cal2_state_r_reg_n_0_[2]\,
      I4 => \cal2_state_r_reg_n_0_[1]\,
      I5 => \cal2_state_r_reg_n_0_[0]\,
      O => wrcal_pat_resume_r_i_2_n_0
    );
wrcal_pat_resume_r_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => wrcal_pat_resume_r_i_1_n_0,
      Q => wrcal_pat_resume_r,
      R => \po_coarse_tap_cnt_reg[0][0]_0\(0)
    );
wrcal_pat_resume_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => wrcal_pat_resume_r2_reg_srl2_n_0,
      Q => wrcal_resume_w,
      R => '0'
    );
wrcal_prech_req_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => cal2_prech_req_r,
      Q => wrcal_prech_req,
      R => \po_coarse_tap_cnt_reg[0][0]_0\(0)
    );
wrcal_sanity_chk_done_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00080000"
    )
        port map (
      I0 => \^wrcal_sanity_chk_r_reg_0\,
      I1 => \cal2_state_r_reg_n_0_[1]\,
      I2 => \cal2_state_r_reg_n_0_[0]\,
      I3 => \cal2_state_r_reg_n_0_[3]\,
      I4 => \cal2_state_r_reg_n_0_[2]\,
      I5 => \^ddr3_ila_wrpath\(14),
      O => wrcal_sanity_chk_done_i_1_n_0
    );
wrcal_sanity_chk_done_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => wrcal_sanity_chk_done_i_1_n_0,
      Q => \^ddr3_ila_wrpath\(14),
      R => \po_coarse_tap_cnt_reg[0][0]_0\(0)
    );
wrcal_sanity_chk_err_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00040000"
    )
        port map (
      I0 => \cal2_state_r_reg_n_0_[0]\,
      I1 => \cal2_state_r_reg_n_0_[3]\,
      I2 => \cal2_state_r_reg_n_0_[1]\,
      I3 => \cal2_state_r_reg_n_0_[2]\,
      I4 => \^wrcal_sanity_chk_r_reg_0\,
      I5 => \^ddr3_ila_wrpath\(5),
      O => wrcal_sanity_chk_err_i_1_n_0
    );
wrcal_sanity_chk_err_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => wrcal_sanity_chk_err_i_1_n_0,
      Q => \^ddr3_ila_wrpath\(5),
      R => \po_coarse_tap_cnt_reg[0][0]_0\(0)
    );
wrcal_sanity_chk_r_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => wrcal_sanity_chk,
      Q => \^wrcal_sanity_chk_r_reg_0\,
      R => '0'
    );
wrlvl_byte_done_r_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => wrlvl_byte_done,
      Q => wrlvl_byte_done_r,
      R => '0'
    );
wrlvl_byte_redo_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDFFFDFF00AA0002"
    )
        port map (
      I0 => early1_data_i_2_n_0,
      I1 => wrlvl_byte_done_r,
      I2 => wrlvl_byte_redo_i_2_n_0,
      I3 => early1_data_i_4_n_0,
      I4 => early1_data_i_5_n_0,
      I5 => \^wrlvl_byte_redo\,
      O => wrlvl_byte_redo_i_1_n_0
    );
wrlvl_byte_redo_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \cal2_state_r_reg_n_0_[1]\,
      I1 => wrlvl_byte_done,
      O => wrlvl_byte_redo_i_2_n_0
    );
wrlvl_byte_redo_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => wrlvl_byte_redo_i_1_n_0,
      Q => \^wrlvl_byte_redo\,
      R => \po_coarse_tap_cnt_reg[0][0]_0\(0)
    );
wrlvl_err_i_6: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^wrlvl_byte_redo\,
      I1 => wrlvl_err_i_5,
      O => wrlvl_byte_redo_reg_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity mig_7series_nosysclock_mig_7series_v4_2_ddr_phy_wrlvl is
  port (
    ddr3_ila_wrpath : out STD_LOGIC_VECTOR ( 32 downto 0 );
    wr_level_done_r5 : out STD_LOGIC;
    dqs_po_dec_done : out STD_LOGIC;
    dqs_po_en_stg2_f : out STD_LOGIC;
    po_cnt_dec_reg_0 : out STD_LOGIC;
    wrlvl_err_reg_0 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    wrlvl_rank_done : out STD_LOGIC;
    dqs_po_stg2_f_incdec : out STD_LOGIC;
    \FSM_sequential_wl_state_r_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_byte_sel_div2.calib_in_common_reg\ : out STD_LOGIC;
    \gen_byte_sel_div2.calib_in_common_reg_0\ : out STD_LOGIC;
    dbg_po_f_inc_r_reg : out STD_LOGIC;
    \gen_byte_sel_div2.calib_in_common_reg_1\ : out STD_LOGIC;
    \gen_byte_sel_div2.calib_in_common_reg_2\ : out STD_LOGIC;
    \gen_byte_sel_div2.calib_in_common_reg_3\ : out STD_LOGIC;
    \calib_sel_reg[1]\ : out STD_LOGIC;
    \gen_byte_sel_div2.calib_in_common_reg_4\ : out STD_LOGIC;
    dqs_po_dec_done_reg_0 : out STD_LOGIC;
    \gen_byte_sel_div2.calib_in_common_reg_5\ : out STD_LOGIC;
    \gen_byte_sel_div2.calib_in_common_reg_6\ : out STD_LOGIC;
    \calib_sel_reg[1]_0\ : out STD_LOGIC;
    \gen_byte_sel_div2.calib_in_common_reg_7\ : out STD_LOGIC;
    \corse_cnt_reg[0][1]_0\ : out STD_LOGIC;
    done_dqs_tap_inc : out STD_LOGIC;
    wrlvl_byte_done : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    CLK : in STD_LOGIC;
    wrlvl_byte_redo : in STD_LOGIC;
    ddr3_ila_basic : in STD_LOGIC_VECTOR ( 0 to 0 );
    SR : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \po_rdval_cnt_reg[8]_0\ : in STD_LOGIC;
    ddr3_ila_wrpath_14_sp_1 : in STD_LOGIC;
    ddr3_vio_sync_out : in STD_LOGIC_VECTOR ( 4 downto 0 );
    po_stg2_wrcal_cnt : in STD_LOGIC_VECTOR ( 1 downto 0 );
    wl_sm_start : in STD_LOGIC;
    wrlvl_byte_done_reg_0 : in STD_LOGIC;
    phaser_out : in STD_LOGIC;
    phaser_out_0 : in STD_LOGIC;
    po_stg2_fincdec : in STD_LOGIC_VECTOR ( 0 to 0 );
    phaser_out_1 : in STD_LOGIC;
    calib_zero_inputs : in STD_LOGIC;
    phaser_out_2 : in STD_LOGIC;
    dbg_po_f_inc_r : in STD_LOGIC;
    ck_po_stg2_f_indec : in STD_LOGIC;
    po_enstg2_f : in STD_LOGIC_VECTOR ( 0 to 0 );
    pi_fine_dly_dec_done : in STD_LOGIC;
    \single_rank.done_dqs_dec_reg_0\ : in STD_LOGIC;
    wrlvl_err_i_3_0 : in STD_LOGIC;
    \wrlvl_redo_corse_inc_reg[0]_0\ : in STD_LOGIC;
    dbg_po_counter_read_val : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \FSM_sequential_wl_state_r_reg[0]_1\ : in STD_LOGIC;
    \FSM_sequential_wl_state_r_reg[0]_2\ : in STD_LOGIC;
    \gen_rd[0].rd_data_rise_wl_r_reg[0]_0\ : in STD_LOGIC;
    \gen_rd[0].rd_data_rise_wl_r_reg[0]_1\ : in STD_LOGIC;
    \gen_rd[0].rd_data_rise_wl_r_reg[0]_2\ : in STD_LOGIC;
    \gen_rd[0].rd_data_rise_wl_r_reg[0]_3\ : in STD_LOGIC;
    \gen_rd[0].rd_data_rise_wl_r_reg[0]_4\ : in STD_LOGIC;
    \gen_rd[0].rd_data_rise_wl_r_reg[0]_5\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_rd[0].rd_data_rise_wl_r_reg[0]_6\ : in STD_LOGIC;
    \gen_rd[0].rd_data_rise_wl_r_reg[0]_7\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_rd[0].rd_data_rise_wl_r_reg[0]_8\ : in STD_LOGIC;
    \gen_rd[0].rd_data_rise_wl_r_reg[0]_9\ : in STD_LOGIC;
    SS : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of mig_7series_nosysclock_mig_7series_v4_2_ddr_phy_wrlvl : entity is "mig_7series_v4_2_ddr_phy_wrlvl";
end mig_7series_nosysclock_mig_7series_v4_2_ddr_phy_wrlvl;

architecture STRUCTURE of mig_7series_nosysclock_mig_7series_v4_2_ddr_phy_wrlvl is
  signal \FSM_sequential_wl_state_r[0]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_wl_state_r[0]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_wl_state_r[0]_i_3_n_0\ : STD_LOGIC;
  signal \FSM_sequential_wl_state_r[0]_i_4_n_0\ : STD_LOGIC;
  signal \FSM_sequential_wl_state_r[0]_i_5_n_0\ : STD_LOGIC;
  signal \FSM_sequential_wl_state_r[0]_i_6_n_0\ : STD_LOGIC;
  signal \FSM_sequential_wl_state_r[0]_i_7_n_0\ : STD_LOGIC;
  signal \FSM_sequential_wl_state_r[0]_i_8_n_0\ : STD_LOGIC;
  signal \FSM_sequential_wl_state_r[1]_i_10_n_0\ : STD_LOGIC;
  signal \FSM_sequential_wl_state_r[1]_i_11_n_0\ : STD_LOGIC;
  signal \FSM_sequential_wl_state_r[1]_i_12_n_0\ : STD_LOGIC;
  signal \FSM_sequential_wl_state_r[1]_i_13_n_0\ : STD_LOGIC;
  signal \FSM_sequential_wl_state_r[1]_i_14_n_0\ : STD_LOGIC;
  signal \FSM_sequential_wl_state_r[1]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_wl_state_r[1]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_wl_state_r[1]_i_3_n_0\ : STD_LOGIC;
  signal \FSM_sequential_wl_state_r[1]_i_4_n_0\ : STD_LOGIC;
  signal \FSM_sequential_wl_state_r[1]_i_5_n_0\ : STD_LOGIC;
  signal \FSM_sequential_wl_state_r[1]_i_6_n_0\ : STD_LOGIC;
  signal \FSM_sequential_wl_state_r[1]_i_9_n_0\ : STD_LOGIC;
  signal \FSM_sequential_wl_state_r[2]_i_10_n_0\ : STD_LOGIC;
  signal \FSM_sequential_wl_state_r[2]_i_12_n_0\ : STD_LOGIC;
  signal \FSM_sequential_wl_state_r[2]_i_13_n_0\ : STD_LOGIC;
  signal \FSM_sequential_wl_state_r[2]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_wl_state_r[2]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_wl_state_r[2]_i_3_n_0\ : STD_LOGIC;
  signal \FSM_sequential_wl_state_r[2]_i_4_n_0\ : STD_LOGIC;
  signal \FSM_sequential_wl_state_r[2]_i_5_n_0\ : STD_LOGIC;
  signal \FSM_sequential_wl_state_r[2]_i_6_n_0\ : STD_LOGIC;
  signal \FSM_sequential_wl_state_r[2]_i_7_n_0\ : STD_LOGIC;
  signal \FSM_sequential_wl_state_r[2]_i_8_n_0\ : STD_LOGIC;
  signal \FSM_sequential_wl_state_r[2]_i_9_n_0\ : STD_LOGIC;
  signal \FSM_sequential_wl_state_r[3]_i_10_n_0\ : STD_LOGIC;
  signal \FSM_sequential_wl_state_r[3]_i_11_n_0\ : STD_LOGIC;
  signal \FSM_sequential_wl_state_r[3]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_wl_state_r[3]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_wl_state_r[3]_i_3_n_0\ : STD_LOGIC;
  signal \FSM_sequential_wl_state_r[3]_i_4_n_0\ : STD_LOGIC;
  signal \FSM_sequential_wl_state_r[3]_i_5_n_0\ : STD_LOGIC;
  signal \FSM_sequential_wl_state_r[3]_i_6_n_0\ : STD_LOGIC;
  signal \FSM_sequential_wl_state_r[3]_i_7_n_0\ : STD_LOGIC;
  signal \FSM_sequential_wl_state_r[3]_i_8_n_0\ : STD_LOGIC;
  signal \FSM_sequential_wl_state_r[3]_i_9_n_0\ : STD_LOGIC;
  signal \FSM_sequential_wl_state_r[4]_i_10_n_0\ : STD_LOGIC;
  signal \FSM_sequential_wl_state_r[4]_i_11_n_0\ : STD_LOGIC;
  signal \FSM_sequential_wl_state_r[4]_i_12_n_0\ : STD_LOGIC;
  signal \FSM_sequential_wl_state_r[4]_i_13_n_0\ : STD_LOGIC;
  signal \FSM_sequential_wl_state_r[4]_i_14_n_0\ : STD_LOGIC;
  signal \FSM_sequential_wl_state_r[4]_i_15_n_0\ : STD_LOGIC;
  signal \FSM_sequential_wl_state_r[4]_i_16_n_0\ : STD_LOGIC;
  signal \FSM_sequential_wl_state_r[4]_i_17_n_0\ : STD_LOGIC;
  signal \FSM_sequential_wl_state_r[4]_i_18_n_0\ : STD_LOGIC;
  signal \FSM_sequential_wl_state_r[4]_i_19_n_0\ : STD_LOGIC;
  signal \FSM_sequential_wl_state_r[4]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_wl_state_r[4]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_wl_state_r[4]_i_3_n_0\ : STD_LOGIC;
  signal \FSM_sequential_wl_state_r[4]_i_4_n_0\ : STD_LOGIC;
  signal \FSM_sequential_wl_state_r[4]_i_5_n_0\ : STD_LOGIC;
  signal \FSM_sequential_wl_state_r[4]_i_6_n_0\ : STD_LOGIC;
  signal \FSM_sequential_wl_state_r[4]_i_8_n_0\ : STD_LOGIC;
  signal \FSM_sequential_wl_state_r[4]_i_9_n_0\ : STD_LOGIC;
  signal \^fsm_sequential_wl_state_r_reg[0]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \FSM_sequential_wl_state_r_reg[4]_i_7_n_0\ : STD_LOGIC;
  signal corse_cnt : STD_LOGIC;
  signal \corse_cnt[0][0]_i_1_n_0\ : STD_LOGIC;
  signal \corse_cnt[0][1]_i_1_n_0\ : STD_LOGIC;
  signal \corse_cnt[0][1]_i_2_n_0\ : STD_LOGIC;
  signal \corse_cnt[0][1]_i_3_n_0\ : STD_LOGIC;
  signal \corse_cnt[0][2]_i_1_n_0\ : STD_LOGIC;
  signal \corse_cnt[0][2]_i_2_n_0\ : STD_LOGIC;
  signal \corse_cnt[0][2]_i_3_n_0\ : STD_LOGIC;
  signal \corse_cnt[0][2]_i_5_n_0\ : STD_LOGIC;
  signal \corse_cnt[0][2]_i_6_n_0\ : STD_LOGIC;
  signal \corse_cnt[0][2]_i_7_n_0\ : STD_LOGIC;
  signal \^corse_cnt_reg[0][1]_0\ : STD_LOGIC;
  signal \corse_cnt_reg_n_0_[0][0]\ : STD_LOGIC;
  signal \corse_cnt_reg_n_0_[0][1]\ : STD_LOGIC;
  signal \corse_cnt_reg_n_0_[0][2]\ : STD_LOGIC;
  signal corse_inc : STD_LOGIC;
  signal \corse_inc[0][0]_i_1_n_0\ : STD_LOGIC;
  signal \corse_inc[0][1]_i_1_n_0\ : STD_LOGIC;
  signal \corse_inc[0][2]_i_1_n_0\ : STD_LOGIC;
  signal \corse_inc[0][2]_i_2_n_0\ : STD_LOGIC;
  signal \corse_inc[0][2]_i_3_n_0\ : STD_LOGIC;
  signal \corse_inc[0][2]_i_5_n_0\ : STD_LOGIC;
  signal \corse_inc_reg[0]_2\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal dbg_phy_wrlvl : STD_LOGIC_VECTOR ( 67 to 67 );
  signal \^ddr3_ila_wrpath\ : STD_LOGIC_VECTOR ( 32 downto 0 );
  signal \ddr3_ila_wrpath[12]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \ddr3_ila_wrpath[13]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \ddr3_ila_wrpath[18]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal ddr3_ila_wrpath_14_sn_1 : STD_LOGIC;
  signal \^done_dqs_tap_inc\ : STD_LOGIC;
  signal dq_cnt_inc_i_1_n_0 : STD_LOGIC;
  signal dq_cnt_inc_i_2_n_0 : STD_LOGIC;
  signal dq_cnt_inc_i_3_n_0 : STD_LOGIC;
  signal dq_cnt_inc_reg_n_0 : STD_LOGIC;
  signal dqs_count_r : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute MAX_FANOUT : string;
  attribute MAX_FANOUT of dqs_count_r : signal is "50";
  attribute RTL_MAX_FANOUT : string;
  attribute RTL_MAX_FANOUT of dqs_count_r : signal is "found";
  signal \dqs_count_r[0]_i_1_n_0\ : STD_LOGIC;
  signal \dqs_count_r[0]_i_2_n_0\ : STD_LOGIC;
  signal \dqs_count_r[0]_i_3_n_0\ : STD_LOGIC;
  signal \dqs_count_r[0]_i_4_n_0\ : STD_LOGIC;
  signal \dqs_count_r[0]_i_5_n_0\ : STD_LOGIC;
  signal \dqs_count_r[0]_i_6_n_0\ : STD_LOGIC;
  signal \dqs_count_r[1]_i_1_n_0\ : STD_LOGIC;
  signal \dqs_count_r[1]_i_2_n_0\ : STD_LOGIC;
  signal \dqs_count_r[1]_i_4_n_0\ : STD_LOGIC;
  signal \dqs_count_r[1]_i_5_n_0\ : STD_LOGIC;
  signal \dqs_count_r[1]_i_6_n_0\ : STD_LOGIC;
  signal \dqs_count_r[1]_i_7_n_0\ : STD_LOGIC;
  signal \dqs_count_r[1]_i_8_n_0\ : STD_LOGIC;
  signal \dqs_count_r[1]_i_9_n_0\ : STD_LOGIC;
  signal \dqs_count_r_reg[1]_i_3_n_0\ : STD_LOGIC;
  signal \^dqs_po_dec_done\ : STD_LOGIC;
  signal dqs_po_en_stg2_f_i_1_n_0 : STD_LOGIC;
  signal \^dqs_po_stg2_f_incdec\ : STD_LOGIC;
  signal dqs_po_stg2_f_incdec_i_1_n_0 : STD_LOGIC;
  signal dqs_po_stg2_f_incdec_i_2_n_0 : STD_LOGIC;
  signal dqs_wl_po_stg2_c_incdec_i_1_n_0 : STD_LOGIC;
  signal \final_coarse_tap_reg_n_0_[0][0]\ : STD_LOGIC;
  signal \final_coarse_tap_reg_n_0_[0][1]\ : STD_LOGIC;
  signal \final_coarse_tap_reg_n_0_[0][2]\ : STD_LOGIC;
  signal final_val : STD_LOGIC;
  signal fine_dec_cnt : STD_LOGIC;
  signal \fine_dec_cnt[0]_i_1_n_0\ : STD_LOGIC;
  signal \fine_dec_cnt[1]_i_1_n_0\ : STD_LOGIC;
  signal \fine_dec_cnt[2]_i_1_n_0\ : STD_LOGIC;
  signal \fine_dec_cnt[3]_i_1_n_0\ : STD_LOGIC;
  signal \fine_dec_cnt[3]_i_2_n_0\ : STD_LOGIC;
  signal \fine_dec_cnt[4]_i_1_n_0\ : STD_LOGIC;
  signal \fine_dec_cnt[5]_i_10_n_0\ : STD_LOGIC;
  signal \fine_dec_cnt[5]_i_2_n_0\ : STD_LOGIC;
  signal \fine_dec_cnt[5]_i_3_n_0\ : STD_LOGIC;
  signal \fine_dec_cnt[5]_i_4_n_0\ : STD_LOGIC;
  signal \fine_dec_cnt[5]_i_5_n_0\ : STD_LOGIC;
  signal \fine_dec_cnt[5]_i_6_n_0\ : STD_LOGIC;
  signal \fine_dec_cnt[5]_i_7_n_0\ : STD_LOGIC;
  signal \fine_dec_cnt[5]_i_8_n_0\ : STD_LOGIC;
  signal \fine_dec_cnt[5]_i_9_n_0\ : STD_LOGIC;
  signal \fine_dec_cnt_reg_n_0_[0]\ : STD_LOGIC;
  signal \fine_dec_cnt_reg_n_0_[1]\ : STD_LOGIC;
  signal \fine_dec_cnt_reg_n_0_[2]\ : STD_LOGIC;
  signal \fine_dec_cnt_reg_n_0_[3]\ : STD_LOGIC;
  signal \fine_dec_cnt_reg_n_0_[4]\ : STD_LOGIC;
  signal \fine_dec_cnt_reg_n_0_[5]\ : STD_LOGIC;
  signal fine_inc : STD_LOGIC;
  signal \fine_inc[0][0]_i_1_n_0\ : STD_LOGIC;
  signal \fine_inc[0][1]_i_1_n_0\ : STD_LOGIC;
  signal \fine_inc[0][2]_i_1_n_0\ : STD_LOGIC;
  signal \fine_inc[0][3]_i_1_n_0\ : STD_LOGIC;
  signal \fine_inc[0][3]_i_2_n_0\ : STD_LOGIC;
  signal \fine_inc[0][4]_i_1_n_0\ : STD_LOGIC;
  signal \fine_inc[0][4]_i_2_n_0\ : STD_LOGIC;
  signal \fine_inc[0][5]_i_2_n_0\ : STD_LOGIC;
  signal \fine_inc[0][5]_i_3_n_0\ : STD_LOGIC;
  signal \fine_inc[0][5]_i_4_n_0\ : STD_LOGIC;
  signal \fine_inc_reg[0]_3\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal flag_ck_negedge09_out : STD_LOGIC;
  signal flag_ck_negedge_i_1_n_0 : STD_LOGIC;
  signal flag_ck_negedge_i_2_n_0 : STD_LOGIC;
  signal flag_ck_negedge_i_4_n_0 : STD_LOGIC;
  signal flag_ck_negedge_i_5_n_0 : STD_LOGIC;
  signal flag_ck_negedge_i_6_n_0 : STD_LOGIC;
  signal flag_ck_negedge_reg_n_0 : STD_LOGIC;
  signal flag_init : STD_LOGIC;
  signal flag_init_i_1_n_0 : STD_LOGIC;
  signal flag_init_i_2_n_0 : STD_LOGIC;
  signal \gen_final_tap[0].final_val_reg_n_0_[0][0]\ : STD_LOGIC;
  signal \gen_final_tap[0].final_val_reg_n_0_[0][1]\ : STD_LOGIC;
  signal \gen_final_tap[0].final_val_reg_n_0_[0][2]\ : STD_LOGIC;
  signal \gen_final_tap[0].final_val_reg_n_0_[0][3]\ : STD_LOGIC;
  signal \gen_final_tap[0].final_val_reg_n_0_[0][4]\ : STD_LOGIC;
  signal \gen_final_tap[0].final_val_reg_n_0_[0][5]\ : STD_LOGIC;
  signal \gen_rd[0].rd_data_rise_wl_r[0]_i_1_n_0\ : STD_LOGIC;
  signal \gen_rd[0].rd_data_rise_wl_r[0]_i_2_n_0\ : STD_LOGIC;
  signal \gen_rd[0].rd_data_rise_wl_r_reg_n_0_[0]\ : STD_LOGIC;
  signal \incdec_wait_cnt[3]_i_1_n_0\ : STD_LOGIC;
  signal incdec_wait_cnt_reg : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal inhibit_edge_detect_r_i_1_n_0 : STD_LOGIC;
  signal inhibit_edge_detect_r_i_2_n_0 : STD_LOGIC;
  signal inhibit_edge_detect_r_i_3_n_0 : STD_LOGIC;
  signal inhibit_edge_detect_r_i_4_n_0 : STD_LOGIC;
  signal inhibit_edge_detect_r_i_5_n_0 : STD_LOGIC;
  signal inhibit_edge_detect_r_i_6_n_0 : STD_LOGIC;
  signal inhibit_edge_detect_r_i_7_n_0 : STD_LOGIC;
  signal inhibit_edge_detect_r_reg_n_0 : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \p_0_in__0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal phy_ctl_ready_r4_reg_srl4_n_0 : STD_LOGIC;
  signal phy_ctl_ready_r5 : STD_LOGIC;
  signal phy_ctl_ready_r6_reg_n_0 : STD_LOGIC;
  signal po_cnt_dec_i_1_n_0 : STD_LOGIC;
  signal po_cnt_dec_i_2_n_0 : STD_LOGIC;
  signal \^po_cnt_dec_reg_0\ : STD_LOGIC;
  signal po_dec_done : STD_LOGIC;
  signal po_dec_done_i_1_n_0 : STD_LOGIC;
  signal po_dec_done_i_2_n_0 : STD_LOGIC;
  signal po_rdval_cnt : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \po_rdval_cnt[0]_i_1_n_0\ : STD_LOGIC;
  signal \po_rdval_cnt[1]_i_1_n_0\ : STD_LOGIC;
  signal \po_rdval_cnt[2]_i_1_n_0\ : STD_LOGIC;
  signal \po_rdval_cnt[3]_i_1_n_0\ : STD_LOGIC;
  signal \po_rdval_cnt[3]_i_2_n_0\ : STD_LOGIC;
  signal \po_rdval_cnt[4]_i_1_n_0\ : STD_LOGIC;
  signal \po_rdval_cnt[4]_i_2_n_0\ : STD_LOGIC;
  signal \po_rdval_cnt[5]_i_1_n_0\ : STD_LOGIC;
  signal \po_rdval_cnt[6]_i_1_n_0\ : STD_LOGIC;
  signal \po_rdval_cnt[6]_i_2_n_0\ : STD_LOGIC;
  signal \po_rdval_cnt[6]_i_3_n_0\ : STD_LOGIC;
  signal \po_rdval_cnt[7]_i_1_n_0\ : STD_LOGIC;
  signal \po_rdval_cnt[8]_i_1_n_0\ : STD_LOGIC;
  signal \po_rdval_cnt[8]_i_2_n_0\ : STD_LOGIC;
  signal \po_rdval_cnt[8]_i_3_n_0\ : STD_LOGIC;
  signal \po_rdval_cnt[8]_i_4_n_0\ : STD_LOGIC;
  signal \po_rdval_cnt[8]_i_5_n_0\ : STD_LOGIC;
  signal po_stg2_cincdec : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \rank_cnt_r[0]_i_1_n_0\ : STD_LOGIC;
  signal \rank_cnt_r[1]_i_1_n_0\ : STD_LOGIC;
  signal \rank_cnt_r[1]_i_2_n_0\ : STD_LOGIC;
  signal \rank_cnt_r_reg_n_0_[0]\ : STD_LOGIC;
  signal \rank_cnt_r_reg_n_0_[1]\ : STD_LOGIC;
  signal \rd_data_edge_detect_r[0]_i_1_n_0\ : STD_LOGIC;
  signal \rd_data_edge_detect_r[0]_i_2_n_0\ : STD_LOGIC;
  signal \rd_data_previous_r[0]_i_1_n_0\ : STD_LOGIC;
  signal \rd_data_previous_r[0]_i_2_n_0\ : STD_LOGIC;
  signal \rd_data_previous_r[0]_i_3_n_0\ : STD_LOGIC;
  signal \rd_data_previous_r_reg_n_0_[0]\ : STD_LOGIC;
  signal \single_rank.done_dqs_dec_i_1_n_0\ : STD_LOGIC;
  signal \smallest[0][5]_i_1_n_0\ : STD_LOGIC;
  signal \smallest_reg[0]_0\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal stable_cnt : STD_LOGIC;
  signal stable_cnt0 : STD_LOGIC;
  signal \stable_cnt[3]_i_10_n_0\ : STD_LOGIC;
  signal \stable_cnt[3]_i_11_n_0\ : STD_LOGIC;
  signal \stable_cnt[3]_i_4_n_0\ : STD_LOGIC;
  signal \stable_cnt[3]_i_5_n_0\ : STD_LOGIC;
  signal \stable_cnt[3]_i_6_n_0\ : STD_LOGIC;
  signal \stable_cnt[3]_i_7_n_0\ : STD_LOGIC;
  signal \stable_cnt[3]_i_8_n_0\ : STD_LOGIC;
  signal \stable_cnt[3]_i_9_n_0\ : STD_LOGIC;
  signal \stable_cnt_reg_n_0_[0]\ : STD_LOGIC;
  signal \stable_cnt_reg_n_0_[1]\ : STD_LOGIC;
  signal \stable_cnt_reg_n_0_[2]\ : STD_LOGIC;
  signal \stable_cnt_reg_n_0_[3]\ : STD_LOGIC;
  signal wait_cnt0 : STD_LOGIC;
  signal \wait_cnt0__0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \wait_cnt[1]_i_1_n_0\ : STD_LOGIC;
  signal wait_cnt_reg : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal wl_corse_cnt : STD_LOGIC;
  signal \wl_corse_cnt_reg[0][0]_1\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \wl_dqs_tap_count_r[0][0][5]_i_2_n_0\ : STD_LOGIC;
  signal \wl_dqs_tap_count_r_reg_n_0_[0][0][0]\ : STD_LOGIC;
  signal \wl_dqs_tap_count_r_reg_n_0_[0][0][1]\ : STD_LOGIC;
  signal \wl_dqs_tap_count_r_reg_n_0_[0][0][2]\ : STD_LOGIC;
  signal \wl_dqs_tap_count_r_reg_n_0_[0][0][3]\ : STD_LOGIC;
  signal \wl_dqs_tap_count_r_reg_n_0_[0][0][4]\ : STD_LOGIC;
  signal \wl_dqs_tap_count_r_reg_n_0_[0][0][5]\ : STD_LOGIC;
  signal wl_edge_detect_valid_r_i_1_n_0 : STD_LOGIC;
  signal \wl_state_r1_reg_n_0_[0]\ : STD_LOGIC;
  signal \wl_state_r1_reg_n_0_[1]\ : STD_LOGIC;
  signal \wl_state_r1_reg_n_0_[2]\ : STD_LOGIC;
  signal \wl_state_r1_reg_n_0_[3]\ : STD_LOGIC;
  signal \wl_state_r1_reg_n_0_[4]\ : STD_LOGIC;
  signal \wl_state_r__0\ : STD_LOGIC_VECTOR ( 4 downto 1 );
  signal wl_tap_count_r : STD_LOGIC;
  signal \wl_tap_count_r[0]_i_1_n_0\ : STD_LOGIC;
  signal \wl_tap_count_r[1]_i_1_n_0\ : STD_LOGIC;
  signal \wl_tap_count_r[2]_i_1_n_0\ : STD_LOGIC;
  signal \wl_tap_count_r[2]_i_2_n_0\ : STD_LOGIC;
  signal \wl_tap_count_r[3]_i_1_n_0\ : STD_LOGIC;
  signal \wl_tap_count_r[4]_i_1_n_0\ : STD_LOGIC;
  signal \wl_tap_count_r[4]_i_2_n_0\ : STD_LOGIC;
  signal \wl_tap_count_r[5]_i_2_n_0\ : STD_LOGIC;
  signal \wl_tap_count_r[5]_i_3_n_0\ : STD_LOGIC;
  signal \wl_tap_count_r[5]_i_4_n_0\ : STD_LOGIC;
  signal \wl_tap_count_r[5]_i_5_n_0\ : STD_LOGIC;
  signal \wl_tap_count_r[5]_i_6_n_0\ : STD_LOGIC;
  signal wr_level_done_i_1_n_0 : STD_LOGIC;
  signal wr_level_done_r : STD_LOGIC;
  signal wr_level_done_r1 : STD_LOGIC;
  signal wr_level_done_r2 : STD_LOGIC;
  signal wr_level_done_r3 : STD_LOGIC;
  signal wr_level_done_r4 : STD_LOGIC;
  signal \^wr_level_done_r5\ : STD_LOGIC;
  signal wr_level_done_r_i_1_n_0 : STD_LOGIC;
  signal wr_level_done_r_reg_n_0 : STD_LOGIC;
  signal wr_level_start_r : STD_LOGIC;
  signal \^wrlvl_byte_done\ : STD_LOGIC;
  signal wrlvl_byte_done_i_1_n_0 : STD_LOGIC;
  signal wrlvl_byte_redo_r : STD_LOGIC;
  signal wrlvl_err_i_1_n_0 : STD_LOGIC;
  signal wrlvl_err_i_2_n_0 : STD_LOGIC;
  signal wrlvl_err_i_3_n_0 : STD_LOGIC;
  signal wrlvl_err_i_4_n_0 : STD_LOGIC;
  signal wrlvl_err_i_5_n_0 : STD_LOGIC;
  signal \^wrlvl_err_reg_0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^wrlvl_rank_done\ : STD_LOGIC;
  signal wrlvl_rank_done_r_i_1_n_0 : STD_LOGIC;
  signal wrlvl_rank_done_r_i_2_n_0 : STD_LOGIC;
  signal wrlvl_rank_done_r_i_3_n_0 : STD_LOGIC;
  signal wrlvl_redo_corse_inc : STD_LOGIC;
  signal \wrlvl_redo_corse_inc[0]_i_1_n_0\ : STD_LOGIC;
  signal \wrlvl_redo_corse_inc[1]_i_1_n_0\ : STD_LOGIC;
  signal \wrlvl_redo_corse_inc[1]_i_2_n_0\ : STD_LOGIC;
  signal \wrlvl_redo_corse_inc[2]_i_1_n_0\ : STD_LOGIC;
  signal \wrlvl_redo_corse_inc[2]_i_2_n_0\ : STD_LOGIC;
  signal \wrlvl_redo_corse_inc[2]_i_4_n_0\ : STD_LOGIC;
  signal \wrlvl_redo_corse_inc[2]_i_5_n_0\ : STD_LOGIC;
  signal \wrlvl_redo_corse_inc_reg_n_0_[0]\ : STD_LOGIC;
  signal \wrlvl_redo_corse_inc_reg_n_0_[1]\ : STD_LOGIC;
  signal \wrlvl_redo_corse_inc_reg_n_0_[2]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_wl_state_r[0]_i_4\ : label is "soft_lutpair238";
  attribute SOFT_HLUTNM of \FSM_sequential_wl_state_r[1]_i_10\ : label is "soft_lutpair235";
  attribute SOFT_HLUTNM of \FSM_sequential_wl_state_r[1]_i_13\ : label is "soft_lutpair264";
  attribute SOFT_HLUTNM of \FSM_sequential_wl_state_r[1]_i_14\ : label is "soft_lutpair244";
  attribute SOFT_HLUTNM of \FSM_sequential_wl_state_r[1]_i_9\ : label is "soft_lutpair266";
  attribute SOFT_HLUTNM of \FSM_sequential_wl_state_r[2]_i_10\ : label is "soft_lutpair261";
  attribute SOFT_HLUTNM of \FSM_sequential_wl_state_r[2]_i_12\ : label is "soft_lutpair244";
  attribute SOFT_HLUTNM of \FSM_sequential_wl_state_r[2]_i_4\ : label is "soft_lutpair267";
  attribute SOFT_HLUTNM of \FSM_sequential_wl_state_r[2]_i_6\ : label is "soft_lutpair235";
  attribute SOFT_HLUTNM of \FSM_sequential_wl_state_r[3]_i_4\ : label is "soft_lutpair231";
  attribute SOFT_HLUTNM of \FSM_sequential_wl_state_r[3]_i_5\ : label is "soft_lutpair246";
  attribute SOFT_HLUTNM of \FSM_sequential_wl_state_r[3]_i_6\ : label is "soft_lutpair276";
  attribute SOFT_HLUTNM of \FSM_sequential_wl_state_r[3]_i_7\ : label is "soft_lutpair275";
  attribute SOFT_HLUTNM of \FSM_sequential_wl_state_r[4]_i_10\ : label is "soft_lutpair275";
  attribute SOFT_HLUTNM of \FSM_sequential_wl_state_r[4]_i_11\ : label is "soft_lutpair257";
  attribute SOFT_HLUTNM of \FSM_sequential_wl_state_r[4]_i_13\ : label is "soft_lutpair248";
  attribute SOFT_HLUTNM of \FSM_sequential_wl_state_r[4]_i_16\ : label is "soft_lutpair256";
  attribute SOFT_HLUTNM of \FSM_sequential_wl_state_r[4]_i_19\ : label is "soft_lutpair271";
  attribute SOFT_HLUTNM of \FSM_sequential_wl_state_r[4]_i_4\ : label is "soft_lutpair229";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_wl_state_r_reg[0]\ : label is "WL_FINE_DEC:00000,WL_2RANK_DQS_CNT:00010,WL_2RANK_TAP_DEC:00100,WL_CORSE_INC_WAIT2:00101,WL_CORSE_INC_WAIT1:00111,WL_INIT_FINE_INC_WAIT1:01000,WL_CORSE_INC_WAIT:01010,WL_INIT_FINE_INC:01100,WL_CORSE_INC_WAIT_TMP:10000,WL_CORSE_INC:01011,WL_FINE_DEC_WAIT1:00001,WL_INIT:10010,WL_FINE_INC_WAIT:10011,WL_CORSE_DEC_WAIT1:10101,WL_DQS_CNT:10100,WL_IDLE:01110,WL_INIT_FINE_DEC_WAIT1:10111,WL_DQS_CHECK:00011,WL_2RANK_FINAL_TAP:01111,WL_FINE_INC:01101,WL_CORSE_DEC_WAIT:11010,WL_INIT_FINE_DEC_WAIT:11000,WL_CORSE_DEC:10110,WL_EDGE_CHECK:11011,WL_WAIT:00110,WL_INIT_FINE_DEC:11001,WL_FINE_DEC_WAIT:10001,WL_INIT_FINE_INC_WAIT:01001";
  attribute FSM_ENCODED_STATES of \FSM_sequential_wl_state_r_reg[1]\ : label is "WL_FINE_DEC:00000,WL_2RANK_DQS_CNT:00010,WL_2RANK_TAP_DEC:00100,WL_CORSE_INC_WAIT2:00101,WL_CORSE_INC_WAIT1:00111,WL_INIT_FINE_INC_WAIT1:01000,WL_CORSE_INC_WAIT:01010,WL_INIT_FINE_INC:01100,WL_CORSE_INC_WAIT_TMP:10000,WL_CORSE_INC:01011,WL_FINE_DEC_WAIT1:00001,WL_INIT:10010,WL_FINE_INC_WAIT:10011,WL_CORSE_DEC_WAIT1:10101,WL_DQS_CNT:10100,WL_IDLE:01110,WL_INIT_FINE_DEC_WAIT1:10111,WL_DQS_CHECK:00011,WL_2RANK_FINAL_TAP:01111,WL_FINE_INC:01101,WL_CORSE_DEC_WAIT:11010,WL_INIT_FINE_DEC_WAIT:11000,WL_CORSE_DEC:10110,WL_EDGE_CHECK:11011,WL_WAIT:00110,WL_INIT_FINE_DEC:11001,WL_FINE_DEC_WAIT:10001,WL_INIT_FINE_INC_WAIT:01001";
  attribute FSM_ENCODED_STATES of \FSM_sequential_wl_state_r_reg[2]\ : label is "WL_FINE_DEC:00000,WL_2RANK_DQS_CNT:00010,WL_2RANK_TAP_DEC:00100,WL_CORSE_INC_WAIT2:00101,WL_CORSE_INC_WAIT1:00111,WL_INIT_FINE_INC_WAIT1:01000,WL_CORSE_INC_WAIT:01010,WL_INIT_FINE_INC:01100,WL_CORSE_INC_WAIT_TMP:10000,WL_CORSE_INC:01011,WL_FINE_DEC_WAIT1:00001,WL_INIT:10010,WL_FINE_INC_WAIT:10011,WL_CORSE_DEC_WAIT1:10101,WL_DQS_CNT:10100,WL_IDLE:01110,WL_INIT_FINE_DEC_WAIT1:10111,WL_DQS_CHECK:00011,WL_2RANK_FINAL_TAP:01111,WL_FINE_INC:01101,WL_CORSE_DEC_WAIT:11010,WL_INIT_FINE_DEC_WAIT:11000,WL_CORSE_DEC:10110,WL_EDGE_CHECK:11011,WL_WAIT:00110,WL_INIT_FINE_DEC:11001,WL_FINE_DEC_WAIT:10001,WL_INIT_FINE_INC_WAIT:01001";
  attribute FSM_ENCODED_STATES of \FSM_sequential_wl_state_r_reg[3]\ : label is "WL_FINE_DEC:00000,WL_2RANK_DQS_CNT:00010,WL_2RANK_TAP_DEC:00100,WL_CORSE_INC_WAIT2:00101,WL_CORSE_INC_WAIT1:00111,WL_INIT_FINE_INC_WAIT1:01000,WL_CORSE_INC_WAIT:01010,WL_INIT_FINE_INC:01100,WL_CORSE_INC_WAIT_TMP:10000,WL_CORSE_INC:01011,WL_FINE_DEC_WAIT1:00001,WL_INIT:10010,WL_FINE_INC_WAIT:10011,WL_CORSE_DEC_WAIT1:10101,WL_DQS_CNT:10100,WL_IDLE:01110,WL_INIT_FINE_DEC_WAIT1:10111,WL_DQS_CHECK:00011,WL_2RANK_FINAL_TAP:01111,WL_FINE_INC:01101,WL_CORSE_DEC_WAIT:11010,WL_INIT_FINE_DEC_WAIT:11000,WL_CORSE_DEC:10110,WL_EDGE_CHECK:11011,WL_WAIT:00110,WL_INIT_FINE_DEC:11001,WL_FINE_DEC_WAIT:10001,WL_INIT_FINE_INC_WAIT:01001";
  attribute FSM_ENCODED_STATES of \FSM_sequential_wl_state_r_reg[4]\ : label is "WL_FINE_DEC:00000,WL_2RANK_DQS_CNT:00010,WL_2RANK_TAP_DEC:00100,WL_CORSE_INC_WAIT2:00101,WL_CORSE_INC_WAIT1:00111,WL_INIT_FINE_INC_WAIT1:01000,WL_CORSE_INC_WAIT:01010,WL_INIT_FINE_INC:01100,WL_CORSE_INC_WAIT_TMP:10000,WL_CORSE_INC:01011,WL_FINE_DEC_WAIT1:00001,WL_INIT:10010,WL_FINE_INC_WAIT:10011,WL_CORSE_DEC_WAIT1:10101,WL_DQS_CNT:10100,WL_IDLE:01110,WL_INIT_FINE_DEC_WAIT1:10111,WL_DQS_CHECK:00011,WL_2RANK_FINAL_TAP:01111,WL_FINE_INC:01101,WL_CORSE_DEC_WAIT:11010,WL_INIT_FINE_DEC_WAIT:11000,WL_CORSE_DEC:10110,WL_EDGE_CHECK:11011,WL_WAIT:00110,WL_INIT_FINE_DEC:11001,WL_FINE_DEC_WAIT:10001,WL_INIT_FINE_INC_WAIT:01001";
  attribute SOFT_HLUTNM of \corse_cnt[0][1]_i_2\ : label is "soft_lutpair247";
  attribute SOFT_HLUTNM of \corse_cnt[0][1]_i_3\ : label is "soft_lutpair264";
  attribute SOFT_HLUTNM of \corse_cnt[0][2]_i_2\ : label is "soft_lutpair246";
  attribute SOFT_HLUTNM of \corse_cnt[0][2]_i_3\ : label is "soft_lutpair247";
  attribute SOFT_HLUTNM of \corse_cnt[0][2]_i_7\ : label is "soft_lutpair259";
  attribute SOFT_HLUTNM of \corse_inc[0][2]_i_3\ : label is "soft_lutpair245";
  attribute SOFT_HLUTNM of \corse_inc[0][2]_i_4\ : label is "soft_lutpair243";
  attribute SOFT_HLUTNM of \ddr3_ila_wrpath[0]_INST_0\ : label is "soft_lutpair253";
  attribute SOFT_HLUTNM of \ddr3_ila_wrpath[1]_INST_0\ : label is "soft_lutpair253";
  attribute SOFT_HLUTNM of \ddr3_ila_wrpath[2]_INST_0\ : label is "soft_lutpair250";
  attribute SOFT_HLUTNM of \ddr3_ila_wrpath[3]_INST_0\ : label is "soft_lutpair254";
  attribute SOFT_HLUTNM of \ddr3_ila_wrpath[4]_INST_0\ : label is "soft_lutpair254";
  attribute SOFT_HLUTNM of dq_cnt_inc_i_3 : label is "soft_lutpair274";
  attribute SOFT_HLUTNM of \dqs_count_r[0]_i_6\ : label is "soft_lutpair274";
  attribute SOFT_HLUTNM of \dqs_count_r[1]_i_2\ : label is "soft_lutpair238";
  attribute SOFT_HLUTNM of \dqs_count_r[1]_i_4\ : label is "soft_lutpair250";
  attribute SOFT_HLUTNM of \dqs_count_r[1]_i_5\ : label is "soft_lutpair248";
  attribute SOFT_HLUTNM of \dqs_count_r[1]_i_9\ : label is "soft_lutpair272";
  attribute MAX_FANOUT of \dqs_count_r_reg[0]\ : label is "50";
  attribute RTL_MAX_FANOUT of \dqs_count_r_reg[0]\ : label is "found";
  attribute MAX_FANOUT of \dqs_count_r_reg[1]\ : label is "50";
  attribute RTL_MAX_FANOUT of \dqs_count_r_reg[1]\ : label is "found";
  attribute syn_maxfan : string;
  attribute syn_maxfan of dqs_po_dec_done_reg : label is "2";
  attribute SOFT_HLUTNM of dqs_wl_po_stg2_c_incdec_i_1 : label is "soft_lutpair255";
  attribute SOFT_HLUTNM of \fine_dec_cnt[3]_i_2\ : label is "soft_lutpair263";
  attribute SOFT_HLUTNM of \fine_dec_cnt[5]_i_4\ : label is "soft_lutpair266";
  attribute SOFT_HLUTNM of \fine_dec_cnt[5]_i_6\ : label is "soft_lutpair258";
  attribute SOFT_HLUTNM of \fine_dec_cnt[5]_i_7\ : label is "soft_lutpair263";
  attribute SOFT_HLUTNM of \fine_dec_cnt[5]_i_8\ : label is "soft_lutpair243";
  attribute SOFT_HLUTNM of \fine_dec_cnt[5]_i_9\ : label is "soft_lutpair231";
  attribute SOFT_HLUTNM of \fine_inc[0][0]_i_1\ : label is "soft_lutpair252";
  attribute SOFT_HLUTNM of \fine_inc[0][4]_i_2\ : label is "soft_lutpair251";
  attribute SOFT_HLUTNM of \fine_inc[0][5]_i_3\ : label is "soft_lutpair255";
  attribute SOFT_HLUTNM of \fine_inc[0][5]_i_4\ : label is "soft_lutpair251";
  attribute SOFT_HLUTNM of flag_ck_negedge_i_5 : label is "soft_lutpair241";
  attribute SOFT_HLUTNM of flag_ck_negedge_i_6 : label is "soft_lutpair234";
  attribute SOFT_HLUTNM of flag_init_i_2 : label is "soft_lutpair249";
  attribute SOFT_HLUTNM of \incdec_wait_cnt[1]_i_1\ : label is "soft_lutpair268";
  attribute SOFT_HLUTNM of \incdec_wait_cnt[2]_i_1\ : label is "soft_lutpair268";
  attribute SOFT_HLUTNM of \incdec_wait_cnt[3]_i_2\ : label is "soft_lutpair256";
  attribute SOFT_HLUTNM of inhibit_edge_detect_r_i_4 : label is "soft_lutpair245";
  attribute SOFT_HLUTNM of inhibit_edge_detect_r_i_5 : label is "soft_lutpair273";
  attribute SOFT_HLUTNM of inhibit_edge_detect_r_i_6 : label is "soft_lutpair260";
  attribute SOFT_HLUTNM of inhibit_edge_detect_r_i_7 : label is "soft_lutpair272";
  attribute SOFT_HLUTNM of phaser_out_i_1 : label is "soft_lutpair239";
  attribute SOFT_HLUTNM of \phaser_out_i_1__0\ : label is "soft_lutpair239";
  attribute SOFT_HLUTNM of \phaser_out_i_1__1\ : label is "soft_lutpair240";
  attribute SOFT_HLUTNM of \phaser_out_i_1__2\ : label is "soft_lutpair240";
  attribute SOFT_HLUTNM of phaser_out_i_2 : label is "soft_lutpair233";
  attribute SOFT_HLUTNM of \phaser_out_i_3__0\ : label is "soft_lutpair232";
  attribute SOFT_HLUTNM of \phaser_out_i_3__1\ : label is "soft_lutpair232";
  attribute SOFT_HLUTNM of \phaser_out_i_3__2\ : label is "soft_lutpair233";
  attribute SOFT_HLUTNM of phaser_out_i_4 : label is "soft_lutpair236";
  attribute SOFT_HLUTNM of \phaser_out_i_4__0\ : label is "soft_lutpair236";
  attribute srl_name : string;
  attribute srl_name of phy_ctl_ready_r4_reg_srl4 : label is "\u_mig_7series_nosysclock_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/phy_ctl_ready_r4_reg_srl4 ";
  attribute SOFT_HLUTNM of \po_rdval_cnt[0]_i_1\ : label is "soft_lutpair237";
  attribute SOFT_HLUTNM of \po_rdval_cnt[4]_i_2\ : label is "soft_lutpair230";
  attribute SOFT_HLUTNM of \po_rdval_cnt[6]_i_2\ : label is "soft_lutpair237";
  attribute SOFT_HLUTNM of \po_rdval_cnt[6]_i_3\ : label is "soft_lutpair230";
  attribute SOFT_HLUTNM of \rank_cnt_r[1]_i_2\ : label is "soft_lutpair273";
  attribute SOFT_HLUTNM of \rd_data_edge_detect_r[0]_i_1\ : label is "soft_lutpair258";
  attribute SOFT_HLUTNM of \rd_data_previous_r[0]_i_2\ : label is "soft_lutpair241";
  attribute SOFT_HLUTNM of \rd_data_previous_r[0]_i_3\ : label is "soft_lutpair249";
  attribute SOFT_HLUTNM of \stable_cnt[0]_i_1\ : label is "soft_lutpair277";
  attribute SOFT_HLUTNM of \stable_cnt[1]_i_1\ : label is "soft_lutpair277";
  attribute SOFT_HLUTNM of \stable_cnt[2]_i_1\ : label is "soft_lutpair265";
  attribute SOFT_HLUTNM of \stable_cnt[3]_i_11\ : label is "soft_lutpair242";
  attribute SOFT_HLUTNM of \stable_cnt[3]_i_3\ : label is "soft_lutpair265";
  attribute SOFT_HLUTNM of \stable_cnt[3]_i_4\ : label is "soft_lutpair242";
  attribute SOFT_HLUTNM of \stable_cnt[3]_i_5\ : label is "soft_lutpair252";
  attribute SOFT_HLUTNM of \stable_cnt[3]_i_8\ : label is "soft_lutpair257";
  attribute SOFT_HLUTNM of \wait_cnt[1]_i_1\ : label is "soft_lutpair269";
  attribute SOFT_HLUTNM of \wait_cnt[2]_i_1\ : label is "soft_lutpair269";
  attribute SOFT_HLUTNM of \wl_dqs_tap_count_r[0][0][5]_i_2\ : label is "soft_lutpair234";
  attribute SOFT_HLUTNM of \wl_tap_count_r[2]_i_2\ : label is "soft_lutpair276";
  attribute SOFT_HLUTNM of \wl_tap_count_r[4]_i_2\ : label is "soft_lutpair262";
  attribute SOFT_HLUTNM of \wl_tap_count_r[5]_i_3\ : label is "soft_lutpair270";
  attribute SOFT_HLUTNM of \wl_tap_count_r[5]_i_4\ : label is "soft_lutpair267";
  attribute SOFT_HLUTNM of \wl_tap_count_r[5]_i_5\ : label is "soft_lutpair262";
  attribute SOFT_HLUTNM of \wl_tap_count_r[5]_i_6\ : label is "soft_lutpair261";
  attribute SOFT_HLUTNM of wr_level_done_i_1 : label is "soft_lutpair270";
  attribute syn_maxfan of wr_level_done_reg : label is "2";
  attribute SOFT_HLUTNM of wrlvl_err_i_2 : label is "soft_lutpair260";
  attribute SOFT_HLUTNM of wrlvl_rank_done_r_i_3 : label is "soft_lutpair229";
  attribute SOFT_HLUTNM of \wrlvl_redo_corse_inc[2]_i_2\ : label is "soft_lutpair271";
  attribute SOFT_HLUTNM of \wrlvl_redo_corse_inc[2]_i_3\ : label is "soft_lutpair259";
begin
  \FSM_sequential_wl_state_r_reg[0]_0\(0) <= \^fsm_sequential_wl_state_r_reg[0]_0\(0);
  \corse_cnt_reg[0][1]_0\ <= \^corse_cnt_reg[0][1]_0\;
  ddr3_ila_wrpath(32 downto 7) <= \^ddr3_ila_wrpath\(32 downto 7);
  ddr3_ila_wrpath(6 downto 5) <= dqs_count_r(1 downto 0);
  ddr3_ila_wrpath(4 downto 0) <= \^ddr3_ila_wrpath\(4 downto 0);
  ddr3_ila_wrpath_14_sn_1 <= ddr3_ila_wrpath_14_sp_1;
  done_dqs_tap_inc <= \^done_dqs_tap_inc\;
  dqs_po_dec_done <= \^dqs_po_dec_done\;
  dqs_po_stg2_f_incdec <= \^dqs_po_stg2_f_incdec\;
  po_cnt_dec_reg_0 <= \^po_cnt_dec_reg_0\;
  wr_level_done_r5 <= \^wr_level_done_r5\;
  wrlvl_byte_done <= \^wrlvl_byte_done\;
  wrlvl_err_reg_0(1 downto 0) <= \^wrlvl_err_reg_0\(1 downto 0);
  wrlvl_rank_done <= \^wrlvl_rank_done\;
\FSM_sequential_wl_state_r[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABABABABAB00ABAB"
    )
        port map (
      I0 => \FSM_sequential_wl_state_r[0]_i_2_n_0\,
      I1 => \wl_state_r__0\(1),
      I2 => \FSM_sequential_wl_state_r[0]_i_3_n_0\,
      I3 => \FSM_sequential_wl_state_r[1]_i_3_n_0\,
      I4 => \FSM_sequential_wl_state_r[0]_i_4_n_0\,
      I5 => \FSM_sequential_wl_state_r[1]_i_2_n_0\,
      O => \FSM_sequential_wl_state_r[0]_i_1_n_0\
    );
\FSM_sequential_wl_state_r[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8080808FFFFFFFFF"
    )
        port map (
      I0 => \corse_inc[0][2]_i_3_n_0\,
      I1 => \^wr_level_done_r5\,
      I2 => \^fsm_sequential_wl_state_r_reg[0]_0\(0),
      I3 => \wl_state_r__0\(4),
      I4 => \FSM_sequential_wl_state_r[0]_i_5_n_0\,
      I5 => \FSM_sequential_wl_state_r[0]_i_6_n_0\,
      O => \FSM_sequential_wl_state_r[0]_i_2_n_0\
    );
\FSM_sequential_wl_state_r[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D0D2D0D2DCDEDFDE"
    )
        port map (
      I0 => \wl_state_r__0\(4),
      I1 => \^fsm_sequential_wl_state_r_reg[0]_0\(0),
      I2 => \wl_state_r__0\(2),
      I3 => \fine_dec_cnt[5]_i_5_n_0\,
      I4 => \wl_state_r__0\(3),
      I5 => \FSM_sequential_wl_state_r[0]_i_7_n_0\,
      O => \FSM_sequential_wl_state_r[0]_i_3_n_0\
    );
\FSM_sequential_wl_state_r[0]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => dqs_count_r(0),
      I1 => dqs_count_r(1),
      O => \FSM_sequential_wl_state_r[0]_i_4_n_0\
    );
\FSM_sequential_wl_state_r[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF000200000000"
    )
        port map (
      I0 => wrlvl_byte_redo,
      I1 => \wrlvl_redo_corse_inc_reg_n_0_[1]\,
      I2 => \wrlvl_redo_corse_inc_reg_n_0_[0]\,
      I3 => \wrlvl_redo_corse_inc_reg_n_0_[2]\,
      I4 => \wl_state_r__0\(2),
      I5 => \wl_state_r__0\(3),
      O => \FSM_sequential_wl_state_r[0]_i_5_n_0\
    );
\FSM_sequential_wl_state_r[0]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBABBBBBBBBBBBBB"
    )
        port map (
      I0 => \corse_cnt[0][2]_i_3_n_0\,
      I1 => \FSM_sequential_wl_state_r[0]_i_8_n_0\,
      I2 => \stable_cnt[3]_i_9_n_0\,
      I3 => \wl_state_r__0\(3),
      I4 => \^corse_cnt_reg[0][1]_0\,
      I5 => wrlvl_byte_redo,
      O => \FSM_sequential_wl_state_r[0]_i_6_n_0\
    );
\FSM_sequential_wl_state_r[0]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FA3FFA0FFA3FFA3F"
    )
        port map (
      I0 => \FSM_sequential_wl_state_r[4]_i_11_n_0\,
      I1 => \fine_dec_cnt[5]_i_5_n_0\,
      I2 => \wl_state_r__0\(4),
      I3 => \wl_state_r__0\(3),
      I4 => \^corse_cnt_reg[0][1]_0\,
      I5 => wrlvl_byte_redo,
      O => \FSM_sequential_wl_state_r[0]_i_7_n_0\
    );
\FSM_sequential_wl_state_r[0]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D0D0F0D0D0D0D0D0"
    )
        port map (
      I0 => \wl_state_r__0\(3),
      I1 => \wl_state_r__0\(2),
      I2 => \^fsm_sequential_wl_state_r_reg[0]_0\(0),
      I3 => \^ddr3_ila_wrpath\(7),
      I4 => dbg_phy_wrlvl(67),
      I5 => \FSM_sequential_wl_state_r[3]_i_4_n_0\,
      O => \FSM_sequential_wl_state_r[0]_i_8_n_0\
    );
\FSM_sequential_wl_state_r[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D0D0D0DD"
    )
        port map (
      I0 => \FSM_sequential_wl_state_r[1]_i_2_n_0\,
      I1 => \FSM_sequential_wl_state_r[1]_i_3_n_0\,
      I2 => \FSM_sequential_wl_state_r[1]_i_4_n_0\,
      I3 => \FSM_sequential_wl_state_r[1]_i_5_n_0\,
      I4 => \FSM_sequential_wl_state_r[1]_i_6_n_0\,
      O => \FSM_sequential_wl_state_r[1]_i_1_n_0\
    );
\FSM_sequential_wl_state_r[1]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \wl_state_r__0\(3),
      I1 => \wl_state_r__0\(4),
      O => \FSM_sequential_wl_state_r[1]_i_10_n_0\
    );
\FSM_sequential_wl_state_r[1]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8F0F8F0000F000F0"
    )
        port map (
      I0 => dbg_phy_wrlvl(67),
      I1 => \^ddr3_ila_wrpath\(7),
      I2 => \wl_state_r__0\(4),
      I3 => \^fsm_sequential_wl_state_r_reg[0]_0\(0),
      I4 => \FSM_sequential_wl_state_r[1]_i_14_n_0\,
      I5 => \wl_state_r__0\(3),
      O => \FSM_sequential_wl_state_r[1]_i_11_n_0\
    );
\FSM_sequential_wl_state_r[1]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F0FFF0F0100F00"
    )
        port map (
      I0 => \stable_cnt[3]_i_8_n_0\,
      I1 => \rd_data_previous_r_reg_n_0_[0]\,
      I2 => \^fsm_sequential_wl_state_r_reg[0]_0\(0),
      I3 => \wl_state_r__0\(4),
      I4 => \wl_state_r__0\(3),
      I5 => \wl_state_r__0\(2),
      O => \FSM_sequential_wl_state_r[1]_i_12_n_0\
    );
\FSM_sequential_wl_state_r[1]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0D"
    )
        port map (
      I0 => \wl_state_r__0\(4),
      I1 => \fine_dec_cnt[5]_i_5_n_0\,
      I2 => \wl_state_r__0\(1),
      O => \FSM_sequential_wl_state_r[1]_i_13_n_0\
    );
\FSM_sequential_wl_state_r[1]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => wrlvl_byte_redo,
      I1 => \wrlvl_redo_corse_inc_reg_n_0_[1]\,
      I2 => \wrlvl_redo_corse_inc_reg_n_0_[0]\,
      I3 => \wrlvl_redo_corse_inc_reg_n_0_[2]\,
      O => \FSM_sequential_wl_state_r[1]_i_14_n_0\
    );
\FSM_sequential_wl_state_r[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \fine_inc_reg[0]_3\(5),
      I1 => \fine_inc_reg[0]_3\(3),
      I2 => \fine_inc_reg[0]_3\(1),
      I3 => \fine_inc_reg[0]_3\(0),
      I4 => \fine_inc_reg[0]_3\(2),
      I5 => \fine_inc_reg[0]_3\(4),
      O => \FSM_sequential_wl_state_r[1]_i_2_n_0\
    );
\FSM_sequential_wl_state_r[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFCFC7FFFF"
    )
        port map (
      I0 => \FSM_sequential_wl_state_r[4]_i_13_n_0\,
      I1 => \wl_state_r__0\(3),
      I2 => \wl_state_r__0\(4),
      I3 => \FSM_sequential_wl_state_r_reg[0]_1\,
      I4 => \FSM_sequential_wl_state_r[2]_i_4_n_0\,
      I5 => \FSM_sequential_wl_state_r_reg[0]_2\,
      O => \FSM_sequential_wl_state_r[1]_i_3_n_0\
    );
\FSM_sequential_wl_state_r[1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"440F440044004400"
    )
        port map (
      I0 => \FSM_sequential_wl_state_r[4]_i_13_n_0\,
      I1 => \FSM_sequential_wl_state_r[1]_i_9_n_0\,
      I2 => \FSM_sequential_wl_state_r[1]_i_10_n_0\,
      I3 => \^fsm_sequential_wl_state_r_reg[0]_0\(0),
      I4 => wrlvl_byte_redo,
      I5 => \stable_cnt[3]_i_9_n_0\,
      O => \FSM_sequential_wl_state_r[1]_i_4_n_0\
    );
\FSM_sequential_wl_state_r[1]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A888888888888888"
    )
        port map (
      I0 => \FSM_sequential_wl_state_r[2]_i_4_n_0\,
      I1 => \FSM_sequential_wl_state_r[1]_i_11_n_0\,
      I2 => \^ddr3_ila_wrpath\(7),
      I3 => \^fsm_sequential_wl_state_r_reg[0]_0\(0),
      I4 => \wl_state_r__0\(3),
      I5 => \FSM_sequential_wl_state_r[3]_i_4_n_0\,
      O => \FSM_sequential_wl_state_r[1]_i_5_n_0\
    );
\FSM_sequential_wl_state_r[1]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F800FFFFF800F800"
    )
        port map (
      I0 => \wl_state_r__0\(2),
      I1 => \^fsm_sequential_wl_state_r_reg[0]_0\(0),
      I2 => \FSM_sequential_wl_state_r[2]_i_5_n_0\,
      I3 => \wl_state_r__0\(1),
      I4 => \FSM_sequential_wl_state_r[1]_i_12_n_0\,
      I5 => \FSM_sequential_wl_state_r[1]_i_13_n_0\,
      O => \FSM_sequential_wl_state_r[1]_i_6_n_0\
    );
\FSM_sequential_wl_state_r[1]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \wl_state_r__0\(3),
      I1 => \wl_state_r__0\(2),
      O => \FSM_sequential_wl_state_r[1]_i_9_n_0\
    );
\FSM_sequential_wl_state_r[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEEEEEEEEE0EEE"
    )
        port map (
      I0 => \FSM_sequential_wl_state_r[2]_i_2_n_0\,
      I1 => \FSM_sequential_wl_state_r[2]_i_3_n_0\,
      I2 => \FSM_sequential_wl_state_r[2]_i_4_n_0\,
      I3 => \FSM_sequential_wl_state_r[2]_i_5_n_0\,
      I4 => dbg_phy_wrlvl(67),
      I5 => \FSM_sequential_wl_state_r[3]_i_4_n_0\,
      O => \FSM_sequential_wl_state_r[2]_i_1_n_0\
    );
\FSM_sequential_wl_state_r[2]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => \wl_state_r__0\(4),
      I1 => \^fsm_sequential_wl_state_r_reg[0]_0\(0),
      I2 => \wl_state_r__0\(2),
      I3 => \wl_state_r__0\(1),
      O => \FSM_sequential_wl_state_r[2]_i_10_n_0\
    );
\FSM_sequential_wl_state_r[2]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"011F077F077F077F"
    )
        port map (
      I0 => \corse_cnt_reg_n_0_[0][1]\,
      I1 => \wrlvl_redo_corse_inc_reg_n_0_[1]\,
      I2 => \corse_cnt_reg_n_0_[0][2]\,
      I3 => \wrlvl_redo_corse_inc_reg_n_0_[2]\,
      I4 => \corse_cnt_reg_n_0_[0][0]\,
      I5 => \wrlvl_redo_corse_inc_reg_n_0_[0]\,
      O => \^corse_cnt_reg[0][1]_0\
    );
\FSM_sequential_wl_state_r[2]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAABAAAA"
    )
        port map (
      I0 => \wl_state_r__0\(2),
      I1 => \wrlvl_redo_corse_inc_reg_n_0_[2]\,
      I2 => \wrlvl_redo_corse_inc_reg_n_0_[0]\,
      I3 => \wrlvl_redo_corse_inc_reg_n_0_[1]\,
      I4 => wrlvl_byte_redo,
      O => \FSM_sequential_wl_state_r[2]_i_12_n_0\
    );
\FSM_sequential_wl_state_r[2]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDFDDDDDDDDDDDDD"
    )
        port map (
      I0 => \wl_state_r__0\(3),
      I1 => \wrlvl_redo_corse_inc[2]_i_2_n_0\,
      I2 => \wl_state_r__0\(2),
      I3 => wr_level_done_r_reg_n_0,
      I4 => wr_level_start_r,
      I5 => wl_sm_start,
      O => \FSM_sequential_wl_state_r[2]_i_13_n_0\
    );
\FSM_sequential_wl_state_r[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000FF4040"
    )
        port map (
      I0 => \fine_dec_cnt[5]_i_5_n_0\,
      I1 => \wl_state_r__0\(3),
      I2 => \wl_state_r__0\(4),
      I3 => \FSM_sequential_wl_state_r[2]_i_6_n_0\,
      I4 => \wl_state_r__0\(1),
      I5 => \wl_state_r__0\(2),
      O => \FSM_sequential_wl_state_r[2]_i_2_n_0\
    );
\FSM_sequential_wl_state_r[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000EFE0EFE0EFE0"
    )
        port map (
      I0 => \FSM_sequential_wl_state_r[2]_i_7_n_0\,
      I1 => \FSM_sequential_wl_state_r[2]_i_8_n_0\,
      I2 => \^fsm_sequential_wl_state_r_reg[0]_0\(0),
      I3 => \FSM_sequential_wl_state_r[2]_i_9_n_0\,
      I4 => dq_cnt_inc_reg_n_0,
      I5 => \FSM_sequential_wl_state_r[2]_i_10_n_0\,
      O => \FSM_sequential_wl_state_r[2]_i_3_n_0\
    );
\FSM_sequential_wl_state_r[2]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \wl_state_r__0\(1),
      I1 => \wl_state_r__0\(2),
      O => \FSM_sequential_wl_state_r[2]_i_4_n_0\
    );
\FSM_sequential_wl_state_r[2]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7F00000000000000"
    )
        port map (
      I0 => \corse_cnt_reg_n_0_[0][2]\,
      I1 => \corse_cnt_reg_n_0_[0][1]\,
      I2 => \corse_cnt_reg_n_0_[0][0]\,
      I3 => \^ddr3_ila_wrpath\(7),
      I4 => \^fsm_sequential_wl_state_r_reg[0]_0\(0),
      I5 => \wl_state_r__0\(3),
      O => \FSM_sequential_wl_state_r[2]_i_5_n_0\
    );
\FSM_sequential_wl_state_r[2]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFDFCFCF"
    )
        port map (
      I0 => \stable_cnt[3]_i_9_n_0\,
      I1 => \wl_state_r__0\(3),
      I2 => \wl_state_r__0\(4),
      I3 => \^corse_cnt_reg[0][1]_0\,
      I4 => wrlvl_byte_redo,
      O => \FSM_sequential_wl_state_r[2]_i_6_n_0\
    );
\FSM_sequential_wl_state_r[2]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C334C3F4033403F4"
    )
        port map (
      I0 => \FSM_sequential_wl_state_r[4]_i_11_n_0\,
      I1 => \wl_state_r__0\(3),
      I2 => \wl_state_r__0\(2),
      I3 => \wl_state_r__0\(1),
      I4 => \^wr_level_done_r5\,
      I5 => \FSM_sequential_wl_state_r[4]_i_13_n_0\,
      O => \FSM_sequential_wl_state_r[2]_i_7_n_0\
    );
\FSM_sequential_wl_state_r[2]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F00CF10CF00CF00C"
    )
        port map (
      I0 => \fine_dec_cnt[5]_i_5_n_0\,
      I1 => \wl_state_r__0\(1),
      I2 => \wl_state_r__0\(3),
      I3 => \wl_state_r__0\(4),
      I4 => \^corse_cnt_reg[0][1]_0\,
      I5 => wrlvl_byte_redo,
      O => \FSM_sequential_wl_state_r[2]_i_8_n_0\
    );
\FSM_sequential_wl_state_r[2]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFF5504"
    )
        port map (
      I0 => wrlvl_byte_redo,
      I1 => wl_sm_start,
      I2 => \^wr_level_done_r5\,
      I3 => \FSM_sequential_wl_state_r[4]_i_13_n_0\,
      I4 => \FSM_sequential_wl_state_r[2]_i_12_n_0\,
      I5 => \FSM_sequential_wl_state_r[2]_i_13_n_0\,
      O => \FSM_sequential_wl_state_r[2]_i_9_n_0\
    );
\FSM_sequential_wl_state_r[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEEEEEEEEEE0EE"
    )
        port map (
      I0 => \FSM_sequential_wl_state_r[3]_i_2_n_0\,
      I1 => \FSM_sequential_wl_state_r[3]_i_3_n_0\,
      I2 => \FSM_sequential_wl_state_r[3]_i_4_n_0\,
      I3 => \FSM_sequential_wl_state_r[3]_i_5_n_0\,
      I4 => \FSM_sequential_wl_state_r[3]_i_6_n_0\,
      I5 => \FSM_sequential_wl_state_r[3]_i_7_n_0\,
      O => \FSM_sequential_wl_state_r[3]_i_1_n_0\
    );
\FSM_sequential_wl_state_r[3]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8899889988998889"
    )
        port map (
      I0 => \wl_state_r__0\(1),
      I1 => \wl_state_r__0\(2),
      I2 => \^fsm_sequential_wl_state_r_reg[0]_0\(0),
      I3 => \wl_state_r__0\(4),
      I4 => \rd_data_previous_r_reg_n_0_[0]\,
      I5 => \stable_cnt[3]_i_8_n_0\,
      O => \FSM_sequential_wl_state_r[3]_i_10_n_0\
    );
\FSM_sequential_wl_state_r[3]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000D00DDDDDDDD"
    )
        port map (
      I0 => \fine_dec_cnt[5]_i_5_n_0\,
      I1 => \wl_state_r__0\(1),
      I2 => \^wr_level_done_r5\,
      I3 => wl_sm_start,
      I4 => wrlvl_byte_redo,
      I5 => inhibit_edge_detect_r_i_5_n_0,
      O => \FSM_sequential_wl_state_r[3]_i_11_n_0\
    );
\FSM_sequential_wl_state_r[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BABBBBBBAAAAAAAA"
    )
        port map (
      I0 => \FSM_sequential_wl_state_r[3]_i_8_n_0\,
      I1 => \wl_state_r__0\(3),
      I2 => \wl_state_r__0\(1),
      I3 => \^fsm_sequential_wl_state_r_reg[0]_0\(0),
      I4 => \fine_dec_cnt[5]_i_5_n_0\,
      I5 => \FSM_sequential_wl_state_r[3]_i_9_n_0\,
      O => \FSM_sequential_wl_state_r[3]_i_2_n_0\
    );
\FSM_sequential_wl_state_r[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0A000B0A0A0B0B0"
    )
        port map (
      I0 => \FSM_sequential_wl_state_r[3]_i_10_n_0\,
      I1 => \FSM_sequential_wl_state_r[3]_i_11_n_0\,
      I2 => \wl_state_r__0\(3),
      I3 => \FSM_sequential_wl_state_r[4]_i_15_n_0\,
      I4 => \^fsm_sequential_wl_state_r_reg[0]_0\(0),
      I5 => \wl_state_r__0\(2),
      O => \FSM_sequential_wl_state_r[3]_i_3_n_0\
    );
\FSM_sequential_wl_state_r[3]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => \^ddr3_ila_wrpath\(22),
      I1 => \^ddr3_ila_wrpath\(23),
      I2 => \^ddr3_ila_wrpath\(21),
      O => \FSM_sequential_wl_state_r[3]_i_4_n_0\
    );
\FSM_sequential_wl_state_r[3]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => \corse_cnt_reg_n_0_[0][0]\,
      I1 => \corse_cnt_reg_n_0_[0][1]\,
      I2 => \corse_cnt_reg_n_0_[0][2]\,
      O => \FSM_sequential_wl_state_r[3]_i_5_n_0\
    );
\FSM_sequential_wl_state_r[3]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \wl_state_r__0\(1),
      I1 => \wl_state_r__0\(3),
      O => \FSM_sequential_wl_state_r[3]_i_6_n_0\
    );
\FSM_sequential_wl_state_r[3]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \wl_state_r__0\(2),
      I1 => \^fsm_sequential_wl_state_r_reg[0]_0\(0),
      O => \FSM_sequential_wl_state_r[3]_i_7_n_0\
    );
\FSM_sequential_wl_state_r[3]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8989898900008000"
    )
        port map (
      I0 => \wl_state_r__0\(4),
      I1 => \wl_state_r__0\(1),
      I2 => \^fsm_sequential_wl_state_r_reg[0]_0\(0),
      I3 => \^ddr3_ila_wrpath\(7),
      I4 => dbg_phy_wrlvl(67),
      I5 => \wl_state_r__0\(2),
      O => \FSM_sequential_wl_state_r[3]_i_8_n_0\
    );
\FSM_sequential_wl_state_r[3]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FF2200FFF500"
    )
        port map (
      I0 => \wl_state_r__0\(1),
      I1 => dq_cnt_inc_reg_n_0,
      I2 => \fine_dec_cnt[5]_i_6_n_0\,
      I3 => \wl_state_r__0\(4),
      I4 => \wl_state_r__0\(2),
      I5 => \^fsm_sequential_wl_state_r_reg[0]_0\(0),
      O => \FSM_sequential_wl_state_r[3]_i_9_n_0\
    );
\FSM_sequential_wl_state_r[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0054FF54"
    )
        port map (
      I0 => \FSM_sequential_wl_state_r[4]_i_3_n_0\,
      I1 => \FSM_sequential_wl_state_r[4]_i_4_n_0\,
      I2 => \FSM_sequential_wl_state_r[4]_i_5_n_0\,
      I3 => \wl_state_r__0\(4),
      I4 => \FSM_sequential_wl_state_r[4]_i_6_n_0\,
      I5 => \FSM_sequential_wl_state_r_reg[4]_i_7_n_0\,
      O => \FSM_sequential_wl_state_r[4]_i_1_n_0\
    );
\FSM_sequential_wl_state_r[4]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \wl_state_r__0\(1),
      I1 => \wl_state_r__0\(2),
      O => \FSM_sequential_wl_state_r[4]_i_10_n_0\
    );
\FSM_sequential_wl_state_r[4]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \rd_data_previous_r_reg_n_0_[0]\,
      I1 => \stable_cnt_reg_n_0_[3]\,
      I2 => \stable_cnt_reg_n_0_[1]\,
      I3 => \stable_cnt_reg_n_0_[2]\,
      O => \FSM_sequential_wl_state_r[4]_i_11_n_0\
    );
\FSM_sequential_wl_state_r[4]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4FF440044004400"
    )
        port map (
      I0 => \FSM_sequential_wl_state_r[4]_i_19_n_0\,
      I1 => \wl_state_r__0\(4),
      I2 => \FSM_sequential_wl_state_r[4]_i_15_n_0\,
      I3 => \wl_state_r__0\(3),
      I4 => \wl_state_r__0\(2),
      I5 => wrlvl_rank_done_r_i_3_n_0,
      O => \FSM_sequential_wl_state_r[4]_i_12_n_0\
    );
\FSM_sequential_wl_state_r[4]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \corse_inc_reg[0]_2\(2),
      I1 => \corse_inc_reg[0]_2\(0),
      I2 => \corse_inc_reg[0]_2\(1),
      O => \FSM_sequential_wl_state_r[4]_i_13_n_0\
    );
\FSM_sequential_wl_state_r[4]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDDDDFDDDFDDDFDD"
    )
        port map (
      I0 => wrlvl_byte_redo,
      I1 => wrlvl_byte_redo_r,
      I2 => \final_coarse_tap_reg_n_0_[0][2]\,
      I3 => \wrlvl_redo_corse_inc_reg[0]_0\,
      I4 => \final_coarse_tap_reg_n_0_[0][0]\,
      I5 => \final_coarse_tap_reg_n_0_[0][1]\,
      O => \FSM_sequential_wl_state_r[4]_i_14_n_0\
    );
\FSM_sequential_wl_state_r[4]_i_15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => wr_level_done_r_reg_n_0,
      I1 => wr_level_start_r,
      I2 => wl_sm_start,
      O => \FSM_sequential_wl_state_r[4]_i_15_n_0\
    );
\FSM_sequential_wl_state_r[4]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => incdec_wait_cnt_reg(1),
      I1 => incdec_wait_cnt_reg(0),
      I2 => incdec_wait_cnt_reg(3),
      I3 => incdec_wait_cnt_reg(2),
      O => \FSM_sequential_wl_state_r[4]_i_16_n_0\
    );
\FSM_sequential_wl_state_r[4]_i_17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08A008AF"
    )
        port map (
      I0 => wl_sm_start,
      I1 => \^fsm_sequential_wl_state_r_reg[0]_0\(0),
      I2 => \wl_state_r__0\(3),
      I3 => \wl_state_r__0\(2),
      I4 => \FSM_sequential_wl_state_r[4]_i_16_n_0\,
      O => \FSM_sequential_wl_state_r[4]_i_17_n_0\
    );
\FSM_sequential_wl_state_r[4]_i_18\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55550054"
    )
        port map (
      I0 => \wl_state_r__0\(2),
      I1 => wl_sm_start,
      I2 => wrlvl_byte_redo,
      I3 => \wl_state_r__0\(3),
      I4 => \^fsm_sequential_wl_state_r_reg[0]_0\(0),
      O => \FSM_sequential_wl_state_r[4]_i_18_n_0\
    );
\FSM_sequential_wl_state_r[4]_i_19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \wl_state_r__0\(1),
      I1 => \fine_dec_cnt[5]_i_5_n_0\,
      O => \FSM_sequential_wl_state_r[4]_i_19_n_0\
    );
\FSM_sequential_wl_state_r[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF77750000"
    )
        port map (
      I0 => \FSM_sequential_wl_state_r[4]_i_8_n_0\,
      I1 => \FSM_sequential_wl_state_r[4]_i_9_n_0\,
      I2 => \FSM_sequential_wl_state_r[4]_i_10_n_0\,
      I3 => \FSM_sequential_wl_state_r[4]_i_11_n_0\,
      I4 => \^fsm_sequential_wl_state_r_reg[0]_0\(0),
      I5 => \FSM_sequential_wl_state_r[4]_i_12_n_0\,
      O => \FSM_sequential_wl_state_r[4]_i_2_n_0\
    );
\FSM_sequential_wl_state_r[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000F010F00F0F0F0"
    )
        port map (
      I0 => \^wr_level_done_r5\,
      I1 => wrlvl_byte_redo,
      I2 => \wl_state_r__0\(2),
      I3 => \wl_state_r__0\(1),
      I4 => wl_sm_start,
      I5 => \wl_state_r__0\(3),
      O => \FSM_sequential_wl_state_r[4]_i_3_n_0\
    );
\FSM_sequential_wl_state_r[4]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D0000000"
    )
        port map (
      I0 => \FSM_sequential_wl_state_r[4]_i_13_n_0\,
      I1 => \FSM_sequential_wl_state_r[1]_i_2_n_0\,
      I2 => \wl_state_r__0\(1),
      I3 => \^fsm_sequential_wl_state_r_reg[0]_0\(0),
      I4 => \^wr_level_done_r5\,
      O => \FSM_sequential_wl_state_r[4]_i_4_n_0\
    );
\FSM_sequential_wl_state_r[4]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"77EE77EEFFFF7FFF"
    )
        port map (
      I0 => \wl_state_r__0\(2),
      I1 => \wl_state_r__0\(3),
      I2 => \FSM_sequential_wl_state_r[4]_i_14_n_0\,
      I3 => \wl_state_r__0\(1),
      I4 => \FSM_sequential_wl_state_r[4]_i_15_n_0\,
      I5 => \^fsm_sequential_wl_state_r_reg[0]_0\(0),
      O => \FSM_sequential_wl_state_r[4]_i_5_n_0\
    );
\FSM_sequential_wl_state_r[4]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF8AFF8A00757075"
    )
        port map (
      I0 => \^fsm_sequential_wl_state_r_reg[0]_0\(0),
      I1 => \FSM_sequential_wl_state_r[4]_i_16_n_0\,
      I2 => \wl_state_r__0\(1),
      I3 => \wl_state_r__0\(3),
      I4 => wl_sm_start,
      I5 => \wl_state_r__0\(2),
      O => \FSM_sequential_wl_state_r[4]_i_6_n_0\
    );
\FSM_sequential_wl_state_r[4]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FFFF3400FFCF34"
    )
        port map (
      I0 => dq_cnt_inc_reg_n_0,
      I1 => \wl_state_r__0\(1),
      I2 => \wl_state_r__0\(3),
      I3 => \wl_state_r__0\(4),
      I4 => \wl_state_r__0\(2),
      I5 => \fine_dec_cnt[5]_i_5_n_0\,
      O => \FSM_sequential_wl_state_r[4]_i_8_n_0\
    );
\FSM_sequential_wl_state_r[4]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF33FF7F7F3333"
    )
        port map (
      I0 => dbg_phy_wrlvl(67),
      I1 => \wl_state_r__0\(3),
      I2 => \^ddr3_ila_wrpath\(7),
      I3 => \^wr_level_done_r5\,
      I4 => \wl_state_r__0\(1),
      I5 => \wl_state_r__0\(2),
      O => \FSM_sequential_wl_state_r[4]_i_9_n_0\
    );
\FSM_sequential_wl_state_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \FSM_sequential_wl_state_r[4]_i_1_n_0\,
      D => \FSM_sequential_wl_state_r[0]_i_1_n_0\,
      Q => \^fsm_sequential_wl_state_r_reg[0]_0\(0),
      R => SR(1)
    );
\FSM_sequential_wl_state_r_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => CLK,
      CE => \FSM_sequential_wl_state_r[4]_i_1_n_0\,
      D => \FSM_sequential_wl_state_r[1]_i_1_n_0\,
      Q => \wl_state_r__0\(1),
      S => SR(1)
    );
\FSM_sequential_wl_state_r_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => CLK,
      CE => \FSM_sequential_wl_state_r[4]_i_1_n_0\,
      D => \FSM_sequential_wl_state_r[2]_i_1_n_0\,
      Q => \wl_state_r__0\(2),
      S => SR(1)
    );
\FSM_sequential_wl_state_r_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => CLK,
      CE => \FSM_sequential_wl_state_r[4]_i_1_n_0\,
      D => \FSM_sequential_wl_state_r[3]_i_1_n_0\,
      Q => \wl_state_r__0\(3),
      S => SR(1)
    );
\FSM_sequential_wl_state_r_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \FSM_sequential_wl_state_r[4]_i_1_n_0\,
      D => \FSM_sequential_wl_state_r[4]_i_2_n_0\,
      Q => \wl_state_r__0\(4),
      R => SR(1)
    );
\FSM_sequential_wl_state_r_reg[4]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \FSM_sequential_wl_state_r[4]_i_17_n_0\,
      I1 => \FSM_sequential_wl_state_r[4]_i_18_n_0\,
      O => \FSM_sequential_wl_state_r_reg[4]_i_7_n_0\,
      S => \wl_state_r__0\(1)
    );
\corse_cnt[0][0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F44FFFFCFCC0000"
    )
        port map (
      I0 => \wl_state_r__0\(3),
      I1 => \corse_cnt[0][1]_i_2_n_0\,
      I2 => \corse_cnt[0][2]_i_3_n_0\,
      I3 => \final_coarse_tap_reg_n_0_[0][0]\,
      I4 => corse_cnt,
      I5 => \corse_cnt_reg_n_0_[0][0]\,
      O => \corse_cnt[0][0]_i_1_n_0\
    );
\corse_cnt[0][1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF70FFFFFFD00000"
    )
        port map (
      I0 => \wl_state_r__0\(3),
      I1 => \corse_cnt_reg_n_0_[0][0]\,
      I2 => \corse_cnt[0][1]_i_2_n_0\,
      I3 => \corse_cnt[0][1]_i_3_n_0\,
      I4 => corse_cnt,
      I5 => \corse_cnt_reg_n_0_[0][1]\,
      O => \corse_cnt[0][1]_i_1_n_0\
    );
\corse_cnt[0][1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10101000"
    )
        port map (
      I0 => \wl_state_r__0\(2),
      I1 => \wl_state_r__0\(4),
      I2 => \wl_state_r__0\(1),
      I3 => dq_cnt_inc_reg_n_0,
      I4 => \wl_state_r__0\(3),
      O => \corse_cnt[0][1]_i_2_n_0\
    );
\corse_cnt[0][1]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0880"
    )
        port map (
      I0 => \final_coarse_tap_reg_n_0_[0][1]\,
      I1 => \wl_state_r__0\(1),
      I2 => \wl_state_r__0\(4),
      I3 => \wl_state_r__0\(2),
      O => \corse_cnt[0][1]_i_3_n_0\
    );
\corse_cnt[0][2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BAFFBA00"
    )
        port map (
      I0 => \corse_cnt[0][2]_i_2_n_0\,
      I1 => \corse_cnt[0][2]_i_3_n_0\,
      I2 => \final_coarse_tap_reg_n_0_[0][2]\,
      I3 => corse_cnt,
      I4 => \corse_cnt_reg_n_0_[0][2]\,
      O => \corse_cnt[0][2]_i_1_n_0\
    );
\corse_cnt[0][2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2AA2A2A2"
    )
        port map (
      I0 => \corse_cnt[0][1]_i_2_n_0\,
      I1 => \wl_state_r__0\(3),
      I2 => \corse_cnt_reg_n_0_[0][2]\,
      I3 => \corse_cnt_reg_n_0_[0][0]\,
      I4 => \corse_cnt_reg_n_0_[0][1]\,
      O => \corse_cnt[0][2]_i_2_n_0\
    );
\corse_cnt[0][2]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9F"
    )
        port map (
      I0 => \wl_state_r__0\(2),
      I1 => \wl_state_r__0\(4),
      I2 => \wl_state_r__0\(1),
      O => \corse_cnt[0][2]_i_3_n_0\
    );
\corse_cnt[0][2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF2000"
    )
        port map (
      I0 => \FSM_sequential_wl_state_r[0]_i_4_n_0\,
      I1 => \corse_cnt[0][2]_i_5_n_0\,
      I2 => \wl_state_r__0\(3),
      I3 => \FSM_sequential_wl_state_r[2]_i_10_n_0\,
      I4 => \corse_cnt[0][2]_i_6_n_0\,
      I5 => wrlvl_rank_done_r_i_2_n_0,
      O => corse_cnt
    );
\corse_cnt[0][2]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^wr_level_done_r5\,
      I1 => wrlvl_byte_redo,
      O => \corse_cnt[0][2]_i_5_n_0\
    );
\corse_cnt[0][2]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0010000000000000"
    )
        port map (
      I0 => \wl_tap_count_r[5]_i_3_n_0\,
      I1 => po_stg2_wrcal_cnt(1),
      I2 => wrlvl_rank_done_r_i_3_n_0,
      I3 => po_stg2_wrcal_cnt(0),
      I4 => \wl_state_r__0\(2),
      I5 => \corse_cnt[0][2]_i_7_n_0\,
      O => \corse_cnt[0][2]_i_6_n_0\
    );
\corse_cnt[0][2]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \wl_state_r__0\(3),
      I1 => \wl_state_r__0\(4),
      O => \corse_cnt[0][2]_i_7_n_0\
    );
\corse_cnt_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \corse_cnt[0][0]_i_1_n_0\,
      Q => \corse_cnt_reg_n_0_[0][0]\,
      R => SR(1)
    );
\corse_cnt_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \corse_cnt[0][1]_i_1_n_0\,
      Q => \corse_cnt_reg_n_0_[0][1]\,
      R => SR(1)
    );
\corse_cnt_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \corse_cnt[0][2]_i_1_n_0\,
      Q => \corse_cnt_reg_n_0_[0][2]\,
      R => SR(1)
    );
\corse_inc[0][0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800FFFF5D550000"
    )
        port map (
      I0 => \wl_state_r__0\(2),
      I1 => \wl_state_r__0\(3),
      I2 => \wl_state_r__0\(4),
      I3 => \final_coarse_tap_reg_n_0_[0][0]\,
      I4 => corse_inc,
      I5 => \corse_inc_reg[0]_2\(0),
      O => \corse_inc[0][0]_i_1_n_0\
    );
\corse_inc[0][1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F222FFFFF1110000"
    )
        port map (
      I0 => \corse_inc_reg[0]_2\(0),
      I1 => \wl_state_r__0\(2),
      I2 => \corse_inc[0][2]_i_3_n_0\,
      I3 => \final_coarse_tap_reg_n_0_[0][1]\,
      I4 => corse_inc,
      I5 => \corse_inc_reg[0]_2\(1),
      O => \corse_inc[0][1]_i_1_n_0\
    );
\corse_inc[0][2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F222FFFFF1110000"
    )
        port map (
      I0 => \corse_inc[0][2]_i_2_n_0\,
      I1 => \wl_state_r__0\(2),
      I2 => \corse_inc[0][2]_i_3_n_0\,
      I3 => \final_coarse_tap_reg_n_0_[0][2]\,
      I4 => corse_inc,
      I5 => \corse_inc_reg[0]_2\(2),
      O => \corse_inc[0][2]_i_1_n_0\
    );
\corse_inc[0][2]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \corse_inc_reg[0]_2\(1),
      I1 => \corse_inc_reg[0]_2\(0),
      O => \corse_inc[0][2]_i_2_n_0\
    );
\corse_inc[0][2]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \wl_state_r__0\(2),
      I1 => \wl_state_r__0\(3),
      I2 => \wl_state_r__0\(4),
      O => \corse_inc[0][2]_i_3_n_0\
    );
\corse_inc[0][2]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00002000"
    )
        port map (
      I0 => \wl_state_r__0\(3),
      I1 => \wl_state_r__0\(4),
      I2 => \wl_state_r__0\(1),
      I3 => \^fsm_sequential_wl_state_r_reg[0]_0\(0),
      I4 => \corse_inc[0][2]_i_5_n_0\,
      O => corse_inc
    );
\corse_inc[0][2]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDFFDDFFDDF3DDFF"
    )
        port map (
      I0 => wr_level_done_r4,
      I1 => \^wr_level_done_r5\,
      I2 => wrlvl_byte_redo,
      I3 => \wl_state_r__0\(2),
      I4 => \FSM_sequential_wl_state_r[0]_i_4_n_0\,
      I5 => \FSM_sequential_wl_state_r[4]_i_13_n_0\,
      O => \corse_inc[0][2]_i_5_n_0\
    );
\corse_inc_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \corse_inc[0][0]_i_1_n_0\,
      Q => \corse_inc_reg[0]_2\(0),
      R => SR(1)
    );
\corse_inc_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \corse_inc[0][1]_i_1_n_0\,
      Q => \corse_inc_reg[0]_2\(1),
      R => SR(1)
    );
\corse_inc_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \corse_inc[0][2]_i_1_n_0\,
      Q => \corse_inc_reg[0]_2\(2),
      R => SR(1)
    );
\ctl_lane_cnt[2]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F7"
    )
        port map (
      I0 => \^dqs_po_dec_done\,
      I1 => pi_fine_dly_dec_done,
      I2 => \single_rank.done_dqs_dec_reg_0\,
      O => dqs_po_dec_done_reg_0
    );
\ddr3_ila_wrpath[0]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F05A55B6"
    )
        port map (
      I0 => \wl_state_r__0\(2),
      I1 => \wl_state_r__0\(3),
      I2 => \wl_state_r__0\(4),
      I3 => \wl_state_r__0\(1),
      I4 => \^fsm_sequential_wl_state_r_reg[0]_0\(0),
      O => \^ddr3_ila_wrpath\(0)
    );
\ddr3_ila_wrpath[11]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000100"
    )
        port map (
      I0 => ddr3_vio_sync_out(0),
      I1 => ddr3_vio_sync_out(1),
      I2 => ddr3_vio_sync_out(2),
      I3 => dbg_phy_wrlvl(67),
      I4 => ddr3_vio_sync_out(3),
      O => \^ddr3_ila_wrpath\(8)
    );
\ddr3_ila_wrpath[12]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000A500087"
    )
        port map (
      I0 => ddr3_vio_sync_out(1),
      I1 => ddr3_vio_sync_out(0),
      I2 => ddr3_vio_sync_out(3),
      I3 => ddr3_vio_sync_out(4),
      I4 => ddr3_vio_sync_out(2),
      I5 => \ddr3_ila_wrpath[12]_INST_0_i_1_n_0\,
      O => \^ddr3_ila_wrpath\(9)
    );
\ddr3_ila_wrpath[12]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F5FF0FF3F5FFFFF3"
    )
        port map (
      I0 => \^ddr3_ila_wrpath\(28),
      I1 => \^ddr3_ila_wrpath\(24),
      I2 => ddr3_vio_sync_out(0),
      I3 => ddr3_vio_sync_out(1),
      I4 => ddr3_vio_sync_out(2),
      I5 => \^ddr3_ila_wrpath\(26),
      O => \ddr3_ila_wrpath[12]_INST_0_i_1_n_0\
    );
\ddr3_ila_wrpath[13]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000A500087"
    )
        port map (
      I0 => ddr3_vio_sync_out(1),
      I1 => ddr3_vio_sync_out(0),
      I2 => ddr3_vio_sync_out(3),
      I3 => ddr3_vio_sync_out(4),
      I4 => ddr3_vio_sync_out(2),
      I5 => \ddr3_ila_wrpath[13]_INST_0_i_1_n_0\,
      O => \^ddr3_ila_wrpath\(10)
    );
\ddr3_ila_wrpath[13]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F5FF0FF3F5FFFFF3"
    )
        port map (
      I0 => \^ddr3_ila_wrpath\(29),
      I1 => \^ddr3_ila_wrpath\(25),
      I2 => ddr3_vio_sync_out(0),
      I3 => ddr3_vio_sync_out(1),
      I4 => ddr3_vio_sync_out(2),
      I5 => \^ddr3_ila_wrpath\(27),
      O => \ddr3_ila_wrpath[13]_INST_0_i_1_n_0\
    );
\ddr3_ila_wrpath[14]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000300000000022"
    )
        port map (
      I0 => \^ddr3_ila_wrpath\(26),
      I1 => ddr3_ila_wrpath_14_sn_1,
      I2 => \^ddr3_ila_wrpath\(28),
      I3 => ddr3_vio_sync_out(1),
      I4 => ddr3_vio_sync_out(2),
      I5 => ddr3_vio_sync_out(0),
      O => \^ddr3_ila_wrpath\(11)
    );
\ddr3_ila_wrpath[15]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000200300002000"
    )
        port map (
      I0 => \^ddr3_ila_wrpath\(29),
      I1 => ddr3_ila_wrpath_14_sn_1,
      I2 => ddr3_vio_sync_out(0),
      I3 => ddr3_vio_sync_out(1),
      I4 => ddr3_vio_sync_out(2),
      I5 => \^ddr3_ila_wrpath\(27),
      O => \^ddr3_ila_wrpath\(12)
    );
\ddr3_ila_wrpath[16]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000100"
    )
        port map (
      I0 => ddr3_vio_sync_out(0),
      I1 => ddr3_vio_sync_out(2),
      I2 => ddr3_vio_sync_out(1),
      I3 => \^ddr3_ila_wrpath\(28),
      I4 => ddr3_vio_sync_out(4),
      I5 => ddr3_vio_sync_out(3),
      O => \^ddr3_ila_wrpath\(13)
    );
\ddr3_ila_wrpath[17]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000100"
    )
        port map (
      I0 => ddr3_vio_sync_out(0),
      I1 => ddr3_vio_sync_out(2),
      I2 => ddr3_vio_sync_out(1),
      I3 => \^ddr3_ila_wrpath\(29),
      I4 => ddr3_vio_sync_out(4),
      I5 => ddr3_vio_sync_out(3),
      O => \^ddr3_ila_wrpath\(14)
    );
\ddr3_ila_wrpath[18]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF04000000"
    )
        port map (
      I0 => ddr3_ila_wrpath_14_sn_1,
      I1 => \^ddr3_ila_wrpath\(31),
      I2 => ddr3_vio_sync_out(2),
      I3 => ddr3_vio_sync_out(1),
      I4 => ddr3_vio_sync_out(0),
      I5 => \ddr3_ila_wrpath[18]_INST_0_i_1_n_0\,
      O => \^ddr3_ila_wrpath\(15)
    );
\ddr3_ila_wrpath[18]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000C00A"
    )
        port map (
      I0 => \^ddr3_ila_wrpath\(30),
      I1 => \^ddr3_ila_wrpath\(32),
      I2 => ddr3_vio_sync_out(1),
      I3 => ddr3_vio_sync_out(2),
      I4 => ddr3_vio_sync_out(0),
      I5 => ddr3_ila_wrpath_14_sn_1,
      O => \ddr3_ila_wrpath[18]_INST_0_i_1_n_0\
    );
\ddr3_ila_wrpath[19]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0022000000000030"
    )
        port map (
      I0 => \^ddr3_ila_wrpath\(32),
      I1 => ddr3_ila_wrpath_14_sn_1,
      I2 => \^ddr3_ila_wrpath\(31),
      I3 => ddr3_vio_sync_out(2),
      I4 => ddr3_vio_sync_out(1),
      I5 => ddr3_vio_sync_out(0),
      O => \^ddr3_ila_wrpath\(16)
    );
\ddr3_ila_wrpath[1]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1030FF3F"
    )
        port map (
      I0 => \wl_state_r__0\(4),
      I1 => \wl_state_r__0\(3),
      I2 => \^fsm_sequential_wl_state_r_reg[0]_0\(0),
      I3 => \wl_state_r__0\(2),
      I4 => \wl_state_r__0\(1),
      O => \^ddr3_ila_wrpath\(1)
    );
\ddr3_ila_wrpath[20]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000100000000"
    )
        port map (
      I0 => ddr3_vio_sync_out(2),
      I1 => ddr3_vio_sync_out(4),
      I2 => ddr3_vio_sync_out(3),
      I3 => ddr3_vio_sync_out(0),
      I4 => ddr3_vio_sync_out(1),
      I5 => \^ddr3_ila_wrpath\(32),
      O => \^ddr3_ila_wrpath\(17)
    );
\ddr3_ila_wrpath[2]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04EEC909"
    )
        port map (
      I0 => \wl_state_r__0\(3),
      I1 => \wl_state_r__0\(4),
      I2 => \wl_state_r__0\(2),
      I3 => \wl_state_r__0\(1),
      I4 => \^fsm_sequential_wl_state_r_reg[0]_0\(0),
      O => \^ddr3_ila_wrpath\(2)
    );
\ddr3_ila_wrpath[3]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C2808775"
    )
        port map (
      I0 => \wl_state_r__0\(2),
      I1 => \^fsm_sequential_wl_state_r_reg[0]_0\(0),
      I2 => \wl_state_r__0\(1),
      I3 => \wl_state_r__0\(4),
      I4 => \wl_state_r__0\(3),
      O => \^ddr3_ila_wrpath\(3)
    );
\ddr3_ila_wrpath[4]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E84CF992"
    )
        port map (
      I0 => \wl_state_r__0\(4),
      I1 => \wl_state_r__0\(1),
      I2 => \^fsm_sequential_wl_state_r_reg[0]_0\(0),
      I3 => \wl_state_r__0\(2),
      I4 => \wl_state_r__0\(3),
      O => \^ddr3_ila_wrpath\(4)
    );
dq_cnt_inc_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFBFEFFF00802000"
    )
        port map (
      I0 => dq_cnt_inc_i_2_n_0,
      I1 => \wl_state_r__0\(2),
      I2 => dq_cnt_inc_i_3_n_0,
      I3 => \wl_state_r__0\(1),
      I4 => \wl_state_r__0\(4),
      I5 => dq_cnt_inc_reg_n_0,
      O => dq_cnt_inc_i_1_n_0
    );
dq_cnt_inc_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1110FFF00000FFF0"
    )
        port map (
      I0 => wrlvl_byte_redo,
      I1 => \wl_state_r__0\(3),
      I2 => dqs_count_r(0),
      I3 => dqs_count_r(1),
      I4 => \wl_state_r__0\(2),
      I5 => \wl_state_r__0\(4),
      O => dq_cnt_inc_i_2_n_0
    );
dq_cnt_inc_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^fsm_sequential_wl_state_r_reg[0]_0\(0),
      I1 => \wl_state_r__0\(3),
      O => dq_cnt_inc_i_3_n_0
    );
dq_cnt_inc_reg: unisim.vcomponents.FDSE
     port map (
      C => CLK,
      CE => '1',
      D => dq_cnt_inc_i_1_n_0,
      Q => dq_cnt_inc_reg_n_0,
      S => SR(1)
    );
\dqs_count_r[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF4FFFFFFF40000"
    )
        port map (
      I0 => \dqs_count_r[0]_i_2_n_0\,
      I1 => \wl_state_r__0\(4),
      I2 => \dqs_count_r[0]_i_3_n_0\,
      I3 => \dqs_count_r[0]_i_4_n_0\,
      I4 => \dqs_count_r[1]_i_4_n_0\,
      I5 => dqs_count_r(0),
      O => \dqs_count_r[0]_i_1_n_0\
    );
\dqs_count_r[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBEFEFEFBBEF"
    )
        port map (
      I0 => \wl_state_r__0\(3),
      I1 => dqs_count_r(0),
      I2 => dqs_count_r(1),
      I3 => \FSM_sequential_wl_state_r[1]_i_2_n_0\,
      I4 => \wl_state_r__0\(2),
      I5 => wrlvl_byte_redo,
      O => \dqs_count_r[0]_i_2_n_0\
    );
\dqs_count_r[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00000002"
    )
        port map (
      I0 => dqs_count_r(1),
      I1 => dqs_count_r(0),
      I2 => \wl_state_r__0\(3),
      I3 => \wl_state_r__0\(2),
      I4 => \^fsm_sequential_wl_state_r_reg[0]_0\(0),
      I5 => \dqs_count_r[0]_i_5_n_0\,
      O => \dqs_count_r[0]_i_3_n_0\
    );
\dqs_count_r[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000A4F0"
    )
        port map (
      I0 => \FSM_sequential_wl_state_r[1]_i_2_n_0\,
      I1 => dqs_count_r(1),
      I2 => dqs_count_r(0),
      I3 => \dqs_count_r[1]_i_5_n_0\,
      I4 => \wl_state_r__0\(2),
      I5 => \dqs_count_r[0]_i_6_n_0\,
      O => \dqs_count_r[0]_i_4_n_0\
    );
\dqs_count_r[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4500454440004444"
    )
        port map (
      I0 => \wrlvl_redo_corse_inc[2]_i_2_n_0\,
      I1 => dqs_count_r(0),
      I2 => \wl_tap_count_r[5]_i_3_n_0\,
      I3 => \dqs_count_r[1]_i_9_n_0\,
      I4 => \dqs_count_r[1]_i_8_n_0\,
      I5 => po_stg2_wrcal_cnt(0),
      O => \dqs_count_r[0]_i_5_n_0\
    );
\dqs_count_r[0]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^fsm_sequential_wl_state_r_reg[0]_0\(0),
      I1 => \wl_state_r__0\(3),
      O => \dqs_count_r[0]_i_6_n_0\
    );
\dqs_count_r[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF10FFFFFF100000"
    )
        port map (
      I0 => \^fsm_sequential_wl_state_r_reg[0]_0\(0),
      I1 => \wl_state_r__0\(2),
      I2 => \dqs_count_r[1]_i_2_n_0\,
      I3 => \dqs_count_r_reg[1]_i_3_n_0\,
      I4 => \dqs_count_r[1]_i_4_n_0\,
      I5 => dqs_count_r(1),
      O => \dqs_count_r[1]_i_1_n_0\
    );
\dqs_count_r[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B0FF4F00"
    )
        port map (
      I0 => \FSM_sequential_wl_state_r[1]_i_2_n_0\,
      I1 => \dqs_count_r[1]_i_5_n_0\,
      I2 => \wl_state_r__0\(3),
      I3 => dqs_count_r(0),
      I4 => dqs_count_r(1),
      O => \dqs_count_r[1]_i_2_n_0\
    );
\dqs_count_r[1]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00428C44"
    )
        port map (
      I0 => \wl_state_r__0\(2),
      I1 => \wl_state_r__0\(1),
      I2 => \^fsm_sequential_wl_state_r_reg[0]_0\(0),
      I3 => \wl_state_r__0\(3),
      I4 => \wl_state_r__0\(4),
      O => \dqs_count_r[1]_i_4_n_0\
    );
\dqs_count_r[1]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => \corse_inc_reg[0]_2\(1),
      I1 => \corse_inc_reg[0]_2\(0),
      I2 => \corse_inc_reg[0]_2\(2),
      I3 => wrlvl_byte_redo,
      I4 => \^wr_level_done_r5\,
      O => \dqs_count_r[1]_i_5_n_0\
    );
\dqs_count_r[1]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88088808AA080808"
    )
        port map (
      I0 => \wl_state_r__0\(1),
      I1 => dqs_count_r(1),
      I2 => \dqs_count_r[1]_i_8_n_0\,
      I3 => \dqs_count_r[1]_i_9_n_0\,
      I4 => po_stg2_wrcal_cnt(1),
      I5 => \wl_tap_count_r[5]_i_3_n_0\,
      O => \dqs_count_r[1]_i_6_n_0\
    );
\dqs_count_r[1]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000CF30AF50"
    )
        port map (
      I0 => \FSM_sequential_wl_state_r[1]_i_2_n_0\,
      I1 => wrlvl_byte_redo,
      I2 => dqs_count_r(0),
      I3 => dqs_count_r(1),
      I4 => \wl_state_r__0\(2),
      I5 => \wl_state_r__0\(3),
      O => \dqs_count_r[1]_i_7_n_0\
    );
\dqs_count_r[1]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4400440FFFFFFFFF"
    )
        port map (
      I0 => \^wr_level_done_r5\,
      I1 => wr_level_done_r4,
      I2 => wrlvl_byte_redo,
      I3 => \wl_state_r__0\(2),
      I4 => dq_cnt_inc_reg_n_0,
      I5 => \^fsm_sequential_wl_state_r_reg[0]_0\(0),
      O => \dqs_count_r[1]_i_8_n_0\
    );
\dqs_count_r[1]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \wl_state_r__0\(2),
      I1 => \^fsm_sequential_wl_state_r_reg[0]_0\(0),
      O => \dqs_count_r[1]_i_9_n_0\
    );
\dqs_count_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \dqs_count_r[0]_i_1_n_0\,
      Q => dqs_count_r(0),
      R => SR(1)
    );
\dqs_count_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \dqs_count_r[1]_i_1_n_0\,
      Q => dqs_count_r(1),
      R => SR(1)
    );
\dqs_count_r_reg[1]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dqs_count_r[1]_i_6_n_0\,
      I1 => \dqs_count_r[1]_i_7_n_0\,
      O => \dqs_count_r_reg[1]_i_3_n_0\,
      S => \wl_state_r__0\(4)
    );
dqs_po_dec_done_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => po_dec_done,
      Q => \^dqs_po_dec_done\,
      R => '0'
    );
dqs_po_en_stg2_f_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABAAABAAAEAAAAAB"
    )
        port map (
      I0 => \^po_cnt_dec_reg_0\,
      I1 => \wl_state_r__0\(4),
      I2 => \wl_state_r__0\(1),
      I3 => \wl_state_r__0\(3),
      I4 => \^fsm_sequential_wl_state_r_reg[0]_0\(0),
      I5 => \wl_state_r__0\(2),
      O => dqs_po_en_stg2_f_i_1_n_0
    );
dqs_po_en_stg2_f_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => dqs_po_en_stg2_f_i_1_n_0,
      Q => dqs_po_en_stg2_f,
      R => SR(0)
    );
dqs_po_stg2_f_incdec_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => dqs_po_stg2_f_incdec_i_2_n_0,
      I1 => \wl_state_r__0\(1),
      I2 => \wl_state_r__0\(3),
      I3 => \wl_state_r__0\(4),
      I4 => \wl_state_r__0\(2),
      I5 => wrlvl_byte_done_reg_0,
      O => dqs_po_stg2_f_incdec_i_1_n_0
    );
dqs_po_stg2_f_incdec_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFBFFFFE"
    )
        port map (
      I0 => \wl_state_r__0\(2),
      I1 => \^fsm_sequential_wl_state_r_reg[0]_0\(0),
      I2 => \wl_state_r__0\(3),
      I3 => \wl_state_r__0\(1),
      I4 => \wl_state_r__0\(4),
      I5 => \^po_cnt_dec_reg_0\,
      O => dqs_po_stg2_f_incdec_i_2_n_0
    );
dqs_po_stg2_f_incdec_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => dqs_po_stg2_f_incdec_i_1_n_0,
      Q => \^dqs_po_stg2_f_incdec\,
      R => '0'
    );
dqs_wl_po_stg2_c_incdec_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004000"
    )
        port map (
      I0 => \wl_state_r__0\(2),
      I1 => \^fsm_sequential_wl_state_r_reg[0]_0\(0),
      I2 => \wl_state_r__0\(3),
      I3 => \wl_state_r__0\(1),
      I4 => \wl_state_r__0\(4),
      O => dqs_wl_po_stg2_c_incdec_i_1_n_0
    );
dqs_wl_po_stg2_c_incdec_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => dqs_wl_po_stg2_c_incdec_i_1_n_0,
      Q => po_stg2_cincdec(2),
      R => \po_rdval_cnt_reg[8]_0\
    );
\final_coarse_tap_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \wl_corse_cnt_reg[0][0]_1\(0),
      Q => \final_coarse_tap_reg_n_0_[0][0]\,
      R => '0'
    );
\final_coarse_tap_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \wl_corse_cnt_reg[0][0]_1\(1),
      Q => \final_coarse_tap_reg_n_0_[0][1]\,
      R => '0'
    );
\final_coarse_tap_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \wl_corse_cnt_reg[0][0]_1\(2),
      Q => \final_coarse_tap_reg_n_0_[0][2]\,
      R => '0'
    );
\fine_dec_cnt[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FF5D0051"
    )
        port map (
      I0 => \fine_dec_cnt_reg_n_0_[0]\,
      I1 => \wl_state_r__0\(3),
      I2 => \wl_state_r__0\(4),
      I3 => \wl_state_r__0\(1),
      I4 => \^ddr3_ila_wrpath\(18),
      I5 => \wl_state_r__0\(2),
      O => \fine_dec_cnt[0]_i_1_n_0\
    );
\fine_dec_cnt[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F909"
    )
        port map (
      I0 => \fine_dec_cnt_reg_n_0_[0]\,
      I1 => \fine_dec_cnt_reg_n_0_[1]\,
      I2 => \fine_dec_cnt[5]_i_8_n_0\,
      I3 => \^ddr3_ila_wrpath\(19),
      I4 => \wl_state_r__0\(2),
      O => \fine_dec_cnt[1]_i_1_n_0\
    );
\fine_dec_cnt[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFA900A9"
    )
        port map (
      I0 => \fine_dec_cnt_reg_n_0_[2]\,
      I1 => \fine_dec_cnt_reg_n_0_[1]\,
      I2 => \fine_dec_cnt_reg_n_0_[0]\,
      I3 => \fine_dec_cnt[5]_i_8_n_0\,
      I4 => \^ddr3_ila_wrpath\(20),
      I5 => \wl_state_r__0\(2),
      O => \fine_dec_cnt[2]_i_1_n_0\
    );
\fine_dec_cnt[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F909"
    )
        port map (
      I0 => \fine_dec_cnt[3]_i_2_n_0\,
      I1 => \fine_dec_cnt_reg_n_0_[3]\,
      I2 => \fine_dec_cnt[5]_i_8_n_0\,
      I3 => \^ddr3_ila_wrpath\(21),
      I4 => \wl_state_r__0\(2),
      O => \fine_dec_cnt[3]_i_1_n_0\
    );
\fine_dec_cnt[3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \fine_dec_cnt_reg_n_0_[2]\,
      I1 => \fine_dec_cnt_reg_n_0_[1]\,
      I2 => \fine_dec_cnt_reg_n_0_[0]\,
      O => \fine_dec_cnt[3]_i_2_n_0\
    );
\fine_dec_cnt[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F606"
    )
        port map (
      I0 => \fine_dec_cnt_reg_n_0_[4]\,
      I1 => \fine_dec_cnt[5]_i_7_n_0\,
      I2 => \fine_dec_cnt[5]_i_8_n_0\,
      I3 => \^ddr3_ila_wrpath\(22),
      I4 => \wl_state_r__0\(2),
      O => \fine_dec_cnt[4]_i_1_n_0\
    );
\fine_dec_cnt[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABAAAAAAEBAAEAAA"
    )
        port map (
      I0 => \fine_dec_cnt[5]_i_3_n_0\,
      I1 => \wl_state_r__0\(1),
      I2 => \wl_state_r__0\(4),
      I3 => \fine_dec_cnt[5]_i_4_n_0\,
      I4 => \fine_dec_cnt[5]_i_5_n_0\,
      I5 => \fine_dec_cnt[5]_i_6_n_0\,
      O => fine_dec_cnt
    );
\fine_dec_cnt[5]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFBFBFBFBFFFFFFF"
    )
        port map (
      I0 => \wl_state_r__0\(2),
      I1 => \^fsm_sequential_wl_state_r_reg[0]_0\(0),
      I2 => \wl_state_r__0\(3),
      I3 => \FSM_sequential_wl_state_r[4]_i_11_n_0\,
      I4 => wl_sm_start,
      I5 => \wl_state_r__0\(4),
      O => \fine_dec_cnt[5]_i_10_n_0\
    );
\fine_dec_cnt[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFA600A6"
    )
        port map (
      I0 => \fine_dec_cnt_reg_n_0_[5]\,
      I1 => \fine_dec_cnt[5]_i_7_n_0\,
      I2 => \fine_dec_cnt_reg_n_0_[4]\,
      I3 => \fine_dec_cnt[5]_i_8_n_0\,
      I4 => \^ddr3_ila_wrpath\(23),
      I5 => \wl_state_r__0\(2),
      O => \fine_dec_cnt[5]_i_2_n_0\
    );
\fine_dec_cnt[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000008F0F800F"
    )
        port map (
      I0 => \fine_dec_cnt[5]_i_9_n_0\,
      I1 => \FSM_sequential_wl_state_r[3]_i_5_n_0\,
      I2 => \wl_state_r__0\(1),
      I3 => \wl_state_r__0\(4),
      I4 => \fine_dec_cnt[5]_i_5_n_0\,
      I5 => \fine_dec_cnt[5]_i_10_n_0\,
      O => \fine_dec_cnt[5]_i_3_n_0\
    );
\fine_dec_cnt[5]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \wl_state_r__0\(3),
      I1 => \wl_state_r__0\(2),
      I2 => \^fsm_sequential_wl_state_r_reg[0]_0\(0),
      O => \fine_dec_cnt[5]_i_4_n_0\
    );
\fine_dec_cnt[5]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \fine_dec_cnt_reg_n_0_[4]\,
      I1 => \fine_dec_cnt_reg_n_0_[3]\,
      I2 => \fine_dec_cnt_reg_n_0_[0]\,
      I3 => \fine_dec_cnt_reg_n_0_[5]\,
      I4 => \fine_dec_cnt_reg_n_0_[1]\,
      I5 => \fine_dec_cnt_reg_n_0_[2]\,
      O => \fine_dec_cnt[5]_i_5_n_0\
    );
\fine_dec_cnt[5]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \stable_cnt[3]_i_9_n_0\,
      I1 => wrlvl_byte_redo,
      O => \fine_dec_cnt[5]_i_6_n_0\
    );
\fine_dec_cnt[5]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \fine_dec_cnt_reg_n_0_[3]\,
      I1 => \fine_dec_cnt_reg_n_0_[0]\,
      I2 => \fine_dec_cnt_reg_n_0_[1]\,
      I3 => \fine_dec_cnt_reg_n_0_[2]\,
      O => \fine_dec_cnt[5]_i_7_n_0\
    );
\fine_dec_cnt[5]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \wl_state_r__0\(1),
      I1 => \wl_state_r__0\(4),
      I2 => \wl_state_r__0\(3),
      O => \fine_dec_cnt[5]_i_8_n_0\
    );
\fine_dec_cnt[5]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008000"
    )
        port map (
      I0 => \^ddr3_ila_wrpath\(21),
      I1 => \^ddr3_ila_wrpath\(23),
      I2 => \^ddr3_ila_wrpath\(22),
      I3 => \^ddr3_ila_wrpath\(7),
      I4 => dbg_phy_wrlvl(67),
      O => \fine_dec_cnt[5]_i_9_n_0\
    );
\fine_dec_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => fine_dec_cnt,
      D => \fine_dec_cnt[0]_i_1_n_0\,
      Q => \fine_dec_cnt_reg_n_0_[0]\,
      R => SR(1)
    );
\fine_dec_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => fine_dec_cnt,
      D => \fine_dec_cnt[1]_i_1_n_0\,
      Q => \fine_dec_cnt_reg_n_0_[1]\,
      R => SR(1)
    );
\fine_dec_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => fine_dec_cnt,
      D => \fine_dec_cnt[2]_i_1_n_0\,
      Q => \fine_dec_cnt_reg_n_0_[2]\,
      R => SR(1)
    );
\fine_dec_cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => fine_dec_cnt,
      D => \fine_dec_cnt[3]_i_1_n_0\,
      Q => \fine_dec_cnt_reg_n_0_[3]\,
      R => SR(1)
    );
\fine_dec_cnt_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => fine_dec_cnt,
      D => \fine_dec_cnt[4]_i_1_n_0\,
      Q => \fine_dec_cnt_reg_n_0_[4]\,
      R => SR(1)
    );
\fine_dec_cnt_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => fine_dec_cnt,
      D => \fine_dec_cnt[5]_i_2_n_0\,
      Q => \fine_dec_cnt_reg_n_0_[5]\,
      R => SR(1)
    );
\fine_inc[0][0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"008D0000"
    )
        port map (
      I0 => \wl_state_r__0\(1),
      I1 => \gen_final_tap[0].final_val_reg_n_0_[0][0]\,
      I2 => \fine_inc_reg[0]_3\(0),
      I3 => \wl_state_r__0\(4),
      I4 => \^fsm_sequential_wl_state_r_reg[0]_0\(0),
      O => \fine_inc[0][0]_i_1_n_0\
    );
\fine_inc[0][1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F0990000"
    )
        port map (
      I0 => \fine_inc_reg[0]_3\(1),
      I1 => \fine_inc_reg[0]_3\(0),
      I2 => \gen_final_tap[0].final_val_reg_n_0_[0][1]\,
      I3 => \wl_state_r__0\(1),
      I4 => \^fsm_sequential_wl_state_r_reg[0]_0\(0),
      I5 => \wl_state_r__0\(4),
      O => \fine_inc[0][1]_i_1_n_0\
    );
\fine_inc[0][2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFA900A900000000"
    )
        port map (
      I0 => \fine_inc_reg[0]_3\(2),
      I1 => \fine_inc_reg[0]_3\(0),
      I2 => \fine_inc_reg[0]_3\(1),
      I3 => \wl_state_r__0\(1),
      I4 => \gen_final_tap[0].final_val_reg_n_0_[0][2]\,
      I5 => \rank_cnt_r[1]_i_2_n_0\,
      O => \fine_inc[0][2]_i_1_n_0\
    );
\fine_inc[0][3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000F90900000000"
    )
        port map (
      I0 => \fine_inc_reg[0]_3\(3),
      I1 => \fine_inc[0][3]_i_2_n_0\,
      I2 => \wl_state_r__0\(1),
      I3 => \gen_final_tap[0].final_val_reg_n_0_[0][3]\,
      I4 => \wl_state_r__0\(4),
      I5 => \^fsm_sequential_wl_state_r_reg[0]_0\(0),
      O => \fine_inc[0][3]_i_1_n_0\
    );
\fine_inc[0][3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \fine_inc_reg[0]_3\(2),
      I1 => \fine_inc_reg[0]_3\(0),
      I2 => \fine_inc_reg[0]_3\(1),
      O => \fine_inc[0][3]_i_2_n_0\
    );
\fine_inc[0][4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000F90900000000"
    )
        port map (
      I0 => \fine_inc_reg[0]_3\(4),
      I1 => \fine_inc[0][4]_i_2_n_0\,
      I2 => \wl_state_r__0\(1),
      I3 => \gen_final_tap[0].final_val_reg_n_0_[0][4]\,
      I4 => \wl_state_r__0\(4),
      I5 => \^fsm_sequential_wl_state_r_reg[0]_0\(0),
      O => \fine_inc[0][4]_i_1_n_0\
    );
\fine_inc[0][4]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \fine_inc_reg[0]_3\(3),
      I1 => \fine_inc_reg[0]_3\(1),
      I2 => \fine_inc_reg[0]_3\(0),
      I3 => \fine_inc_reg[0]_3\(2),
      O => \fine_inc[0][4]_i_2_n_0\
    );
\fine_inc[0][5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A800A0000800000"
    )
        port map (
      I0 => \fine_inc[0][5]_i_3_n_0\,
      I1 => \FSM_sequential_wl_state_r[1]_i_2_n_0\,
      I2 => \^wr_level_done_r5\,
      I3 => \wl_state_r__0\(1),
      I4 => \FSM_sequential_wl_state_r[0]_i_4_n_0\,
      I5 => wr_level_done_r4,
      O => fine_inc
    );
\fine_inc[0][5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000F90900000000"
    )
        port map (
      I0 => \fine_inc_reg[0]_3\(5),
      I1 => \fine_inc[0][5]_i_4_n_0\,
      I2 => \wl_state_r__0\(1),
      I3 => \gen_final_tap[0].final_val_reg_n_0_[0][5]\,
      I4 => \wl_state_r__0\(4),
      I5 => \^fsm_sequential_wl_state_r_reg[0]_0\(0),
      O => \fine_inc[0][5]_i_2_n_0\
    );
\fine_inc[0][5]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => \wl_state_r__0\(4),
      I1 => \wl_state_r__0\(2),
      I2 => \wl_state_r__0\(3),
      I3 => \^fsm_sequential_wl_state_r_reg[0]_0\(0),
      O => \fine_inc[0][5]_i_3_n_0\
    );
\fine_inc[0][5]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \fine_inc_reg[0]_3\(4),
      I1 => \fine_inc_reg[0]_3\(2),
      I2 => \fine_inc_reg[0]_3\(0),
      I3 => \fine_inc_reg[0]_3\(1),
      I4 => \fine_inc_reg[0]_3\(3),
      O => \fine_inc[0][5]_i_4_n_0\
    );
\fine_inc_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => fine_inc,
      D => \fine_inc[0][0]_i_1_n_0\,
      Q => \fine_inc_reg[0]_3\(0),
      R => SR(0)
    );
\fine_inc_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => fine_inc,
      D => \fine_inc[0][1]_i_1_n_0\,
      Q => \fine_inc_reg[0]_3\(1),
      R => SR(0)
    );
\fine_inc_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => fine_inc,
      D => \fine_inc[0][2]_i_1_n_0\,
      Q => \fine_inc_reg[0]_3\(2),
      R => SR(0)
    );
\fine_inc_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => fine_inc,
      D => \fine_inc[0][3]_i_1_n_0\,
      Q => \fine_inc_reg[0]_3\(3),
      R => SR(0)
    );
\fine_inc_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => fine_inc,
      D => \fine_inc[0][4]_i_1_n_0\,
      Q => \fine_inc_reg[0]_3\(4),
      R => SR(0)
    );
\fine_inc_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => fine_inc,
      D => \fine_inc[0][5]_i_2_n_0\,
      Q => \fine_inc_reg[0]_3\(5),
      R => SR(0)
    );
flag_ck_negedge_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008AAA"
    )
        port map (
      I0 => \stable_cnt[3]_i_6_n_0\,
      I1 => \wl_state_r__0\(3),
      I2 => \rank_cnt_r[1]_i_2_n_0\,
      I3 => \FSM_sequential_wl_state_r[2]_i_4_n_0\,
      I4 => flag_ck_negedge_i_2_n_0,
      I5 => \stable_cnt[3]_i_4_n_0\,
      O => flag_ck_negedge_i_1_n_0
    );
flag_ck_negedge_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABABABABABABABAF"
    )
        port map (
      I0 => wr_level_done_r_reg_n_0,
      I1 => flag_ck_negedge_reg_n_0,
      I2 => flag_ck_negedge09_out,
      I3 => \stable_cnt_reg_n_0_[0]\,
      I4 => \stable_cnt[3]_i_8_n_0\,
      I5 => \rd_data_previous_r_reg_n_0_[0]\,
      O => flag_ck_negedge_i_2_n_0
    );
flag_ck_negedge_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0040FFFF00400040"
    )
        port map (
      I0 => \wrlvl_redo_corse_inc[2]_i_2_n_0\,
      I1 => \wl_state_r__0\(3),
      I2 => \^fsm_sequential_wl_state_r_reg[0]_0\(0),
      I3 => \wl_state_r__0\(2),
      I4 => flag_ck_negedge_i_4_n_0,
      I5 => \rd_data_previous_r_reg_n_0_[0]\,
      O => flag_ck_negedge09_out
    );
flag_ck_negedge_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => flag_ck_negedge_i_5_n_0,
      I1 => \stable_cnt_reg_n_0_[1]\,
      I2 => \stable_cnt_reg_n_0_[0]\,
      I3 => \stable_cnt_reg_n_0_[3]\,
      I4 => \stable_cnt_reg_n_0_[2]\,
      I5 => flag_ck_negedge_i_6_n_0,
      O => flag_ck_negedge_i_4_n_0
    );
flag_ck_negedge_i_5: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFBFFFE"
    )
        port map (
      I0 => \wl_state_r__0\(1),
      I1 => \wl_state_r__0\(4),
      I2 => \wl_state_r__0\(3),
      I3 => \wl_state_r__0\(2),
      I4 => \^fsm_sequential_wl_state_r_reg[0]_0\(0),
      O => flag_ck_negedge_i_5_n_0
    );
flag_ck_negedge_i_6: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000100"
    )
        port map (
      I0 => \wl_state_r__0\(2),
      I1 => \wl_state_r__0\(3),
      I2 => \wl_state_r__0\(4),
      I3 => \^fsm_sequential_wl_state_r_reg[0]_0\(0),
      I4 => \wl_state_r__0\(1),
      O => flag_ck_negedge_i_6_n_0
    );
flag_ck_negedge_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => flag_ck_negedge_i_1_n_0,
      Q => flag_ck_negedge_reg_n_0,
      R => '0'
    );
flag_init_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA8AAAAAAAAAA"
    )
        port map (
      I0 => flag_init,
      I1 => \wl_state_r1_reg_n_0_[0]\,
      I2 => \wl_state_r1_reg_n_0_[3]\,
      I3 => \wl_state_r1_reg_n_0_[2]\,
      I4 => \wl_state_r1_reg_n_0_[4]\,
      I5 => flag_init_i_2_n_0,
      O => flag_init_i_1_n_0
    );
flag_init_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000400"
    )
        port map (
      I0 => \wl_state_r__0\(3),
      I1 => \wl_state_r__0\(2),
      I2 => \wl_state_r__0\(4),
      I3 => \wl_state_r__0\(1),
      I4 => \^fsm_sequential_wl_state_r_reg[0]_0\(0),
      O => flag_init_i_2_n_0
    );
flag_init_reg: unisim.vcomponents.FDSE
     port map (
      C => CLK,
      CE => '1',
      D => flag_init_i_1_n_0,
      Q => flag_init,
      S => SR(0)
    );
\gen_final_tap[0].final_val[0][5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => wr_level_done_r2,
      I1 => wr_level_done_r3,
      O => final_val
    );
\gen_final_tap[0].final_val_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => final_val,
      D => \smallest_reg[0]_0\(0),
      Q => \gen_final_tap[0].final_val_reg_n_0_[0][0]\,
      R => SR(0)
    );
\gen_final_tap[0].final_val_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => final_val,
      D => \smallest_reg[0]_0\(1),
      Q => \gen_final_tap[0].final_val_reg_n_0_[0][1]\,
      R => SR(0)
    );
\gen_final_tap[0].final_val_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => final_val,
      D => \smallest_reg[0]_0\(2),
      Q => \gen_final_tap[0].final_val_reg_n_0_[0][2]\,
      R => SR(0)
    );
\gen_final_tap[0].final_val_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => final_val,
      D => \smallest_reg[0]_0\(3),
      Q => \gen_final_tap[0].final_val_reg_n_0_[0][3]\,
      R => SR(0)
    );
\gen_final_tap[0].final_val_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => final_val,
      D => \smallest_reg[0]_0\(4),
      Q => \gen_final_tap[0].final_val_reg_n_0_[0][4]\,
      R => SR(0)
    );
\gen_final_tap[0].final_val_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => final_val,
      D => \smallest_reg[0]_0\(5),
      Q => \gen_final_tap[0].final_val_reg_n_0_[0][5]\,
      R => SR(0)
    );
\gen_rd[0].rd_data_rise_wl_r[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \gen_rd[0].rd_data_rise_wl_r_reg[0]_0\,
      I1 => \gen_rd[0].rd_data_rise_wl_r_reg[0]_1\,
      I2 => \gen_rd[0].rd_data_rise_wl_r_reg[0]_2\,
      I3 => \gen_rd[0].rd_data_rise_wl_r_reg[0]_3\,
      I4 => \gen_rd[0].rd_data_rise_wl_r[0]_i_2_n_0\,
      O => \gen_rd[0].rd_data_rise_wl_r[0]_i_1_n_0\
    );
\gen_rd[0].rd_data_rise_wl_r[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFEFEA"
    )
        port map (
      I0 => \gen_rd[0].rd_data_rise_wl_r_reg[0]_4\,
      I1 => \gen_rd[0].rd_data_rise_wl_r_reg[0]_5\(0),
      I2 => \gen_rd[0].rd_data_rise_wl_r_reg[0]_6\,
      I3 => \gen_rd[0].rd_data_rise_wl_r_reg[0]_7\(0),
      I4 => \gen_rd[0].rd_data_rise_wl_r_reg[0]_8\,
      I5 => \gen_rd[0].rd_data_rise_wl_r_reg[0]_9\,
      O => \gen_rd[0].rd_data_rise_wl_r[0]_i_2_n_0\
    );
\gen_rd[0].rd_data_rise_wl_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \gen_rd[0].rd_data_rise_wl_r[0]_i_1_n_0\,
      Q => \gen_rd[0].rd_data_rise_wl_r_reg_n_0_[0]\,
      R => '0'
    );
\incdec_wait_cnt[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => incdec_wait_cnt_reg(0),
      O => \p_0_in__0\(0)
    );
\incdec_wait_cnt[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => incdec_wait_cnt_reg(0),
      I1 => incdec_wait_cnt_reg(1),
      O => \p_0_in__0\(1)
    );
\incdec_wait_cnt[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => incdec_wait_cnt_reg(2),
      I1 => incdec_wait_cnt_reg(1),
      I2 => incdec_wait_cnt_reg(0),
      O => \p_0_in__0\(2)
    );
\incdec_wait_cnt[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFFFFFEFFFEFFFF"
    )
        port map (
      I0 => wrlvl_byte_done_reg_0,
      I1 => \wl_state_r__0\(3),
      I2 => \wl_state_r__0\(2),
      I3 => \wl_state_r__0\(1),
      I4 => \^fsm_sequential_wl_state_r_reg[0]_0\(0),
      I5 => \wl_state_r__0\(4),
      O => \incdec_wait_cnt[3]_i_1_n_0\
    );
\incdec_wait_cnt[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => incdec_wait_cnt_reg(3),
      I1 => incdec_wait_cnt_reg(0),
      I2 => incdec_wait_cnt_reg(1),
      I3 => incdec_wait_cnt_reg(2),
      O => \p_0_in__0\(3)
    );
\incdec_wait_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \p_0_in__0\(0),
      Q => incdec_wait_cnt_reg(0),
      R => \incdec_wait_cnt[3]_i_1_n_0\
    );
\incdec_wait_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \p_0_in__0\(1),
      Q => incdec_wait_cnt_reg(1),
      R => \incdec_wait_cnt[3]_i_1_n_0\
    );
\incdec_wait_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \p_0_in__0\(2),
      Q => incdec_wait_cnt_reg(2),
      R => \incdec_wait_cnt[3]_i_1_n_0\
    );
\incdec_wait_cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \p_0_in__0\(3),
      Q => incdec_wait_cnt_reg(3),
      R => \incdec_wait_cnt[3]_i_1_n_0\
    );
inhibit_edge_detect_r_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBAAFBFF08AA0800"
    )
        port map (
      I0 => inhibit_edge_detect_r_i_2_n_0,
      I1 => \wl_state_r__0\(3),
      I2 => inhibit_edge_detect_r_i_3_n_0,
      I3 => \^fsm_sequential_wl_state_r_reg[0]_0\(0),
      I4 => inhibit_edge_detect_r_i_4_n_0,
      I5 => inhibit_edge_detect_r_reg_n_0,
      O => inhibit_edge_detect_r_i_1_n_0
    );
inhibit_edge_detect_r_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8FFB8FFB8FFB800"
    )
        port map (
      I0 => wrlvl_byte_redo,
      I1 => \wl_state_r__0\(1),
      I2 => \rd_data_previous_r_reg_n_0_[0]\,
      I3 => inhibit_edge_detect_r_i_5_n_0,
      I4 => inhibit_edge_detect_r_i_6_n_0,
      I5 => inhibit_edge_detect_r_i_7_n_0,
      O => inhibit_edge_detect_r_i_2_n_0
    );
inhibit_edge_detect_r_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFB"
    )
        port map (
      I0 => \rd_data_previous_r_reg_n_0_[0]\,
      I1 => wl_sm_start,
      I2 => \stable_cnt[3]_i_8_n_0\,
      I3 => \wl_state_r__0\(1),
      I4 => \wl_state_r__0\(2),
      I5 => \wl_state_r__0\(4),
      O => inhibit_edge_detect_r_i_3_n_0
    );
inhibit_edge_detect_r_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"31C04400"
    )
        port map (
      I0 => \wl_state_r__0\(2),
      I1 => \wl_state_r__0\(3),
      I2 => \FSM_sequential_wl_state_r[0]_i_5_n_0\,
      I3 => \wl_state_r__0\(4),
      I4 => \wl_state_r__0\(1),
      O => inhibit_edge_detect_r_i_4_n_0
    );
inhibit_edge_detect_r_i_5: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \wl_state_r__0\(4),
      I1 => \wl_state_r__0\(2),
      O => inhibit_edge_detect_r_i_5_n_0
    );
inhibit_edge_detect_r_i_6: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \wl_state_r__0\(3),
      I1 => \wl_state_r__0\(4),
      O => inhibit_edge_detect_r_i_6_n_0
    );
inhibit_edge_detect_r_i_7: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \fine_dec_cnt[5]_i_5_n_0\,
      I1 => \wl_state_r__0\(2),
      O => inhibit_edge_detect_r_i_7_n_0
    );
inhibit_edge_detect_r_reg: unisim.vcomponents.FDSE
     port map (
      C => CLK,
      CE => '1',
      D => inhibit_edge_detect_r_i_1_n_0,
      Q => inhibit_edge_detect_r_reg_n_0,
      S => SR(1)
    );
phaser_out_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000040"
    )
        port map (
      I0 => phaser_out,
      I1 => phaser_out_0,
      I2 => po_stg2_cincdec(2),
      I3 => phaser_out_1,
      I4 => calib_zero_inputs,
      O => \gen_byte_sel_div2.calib_in_common_reg_5\
    );
\phaser_out_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004000"
    )
        port map (
      I0 => phaser_out,
      I1 => phaser_out_1,
      I2 => phaser_out_0,
      I3 => po_stg2_cincdec(2),
      I4 => calib_zero_inputs,
      O => \gen_byte_sel_div2.calib_in_common_reg_6\
    );
\phaser_out_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F010"
    )
        port map (
      I0 => phaser_out_1,
      I1 => phaser_out_0,
      I2 => po_stg2_cincdec(2),
      I3 => phaser_out,
      I4 => calib_zero_inputs,
      O => \calib_sel_reg[1]_0\
    );
\phaser_out_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00001000"
    )
        port map (
      I0 => phaser_out,
      I1 => phaser_out_0,
      I2 => po_stg2_cincdec(2),
      I3 => phaser_out_1,
      I4 => calib_zero_inputs,
      O => \gen_byte_sel_div2.calib_in_common_reg_7\
    );
phaser_out_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F010"
    )
        port map (
      I0 => phaser_out_1,
      I1 => phaser_out_0,
      I2 => po_enstg2_f(0),
      I3 => phaser_out,
      I4 => calib_zero_inputs,
      O => \calib_sel_reg[1]\
    );
phaser_out_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFCAAA8"
    )
        port map (
      I0 => phaser_out_2,
      I1 => dbg_po_f_inc_r,
      I2 => \^dqs_po_stg2_f_incdec\,
      I3 => ck_po_stg2_f_indec,
      I4 => phaser_out,
      I5 => calib_zero_inputs,
      O => dbg_po_f_inc_r_reg
    );
\phaser_out_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000040"
    )
        port map (
      I0 => phaser_out,
      I1 => phaser_out_0,
      I2 => po_enstg2_f(0),
      I3 => phaser_out_1,
      I4 => calib_zero_inputs,
      O => \gen_byte_sel_div2.calib_in_common_reg_2\
    );
\phaser_out_i_3__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004000"
    )
        port map (
      I0 => phaser_out,
      I1 => phaser_out_1,
      I2 => phaser_out_0,
      I3 => po_enstg2_f(0),
      I4 => calib_zero_inputs,
      O => \gen_byte_sel_div2.calib_in_common_reg_3\
    );
\phaser_out_i_3__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00001000"
    )
        port map (
      I0 => phaser_out,
      I1 => phaser_out_0,
      I2 => po_enstg2_f(0),
      I3 => phaser_out_1,
      I4 => calib_zero_inputs,
      O => \gen_byte_sel_div2.calib_in_common_reg_4\
    );
phaser_out_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000040"
    )
        port map (
      I0 => phaser_out,
      I1 => phaser_out_0,
      I2 => po_stg2_fincdec(0),
      I3 => phaser_out_1,
      I4 => calib_zero_inputs,
      O => \gen_byte_sel_div2.calib_in_common_reg\
    );
\phaser_out_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004000"
    )
        port map (
      I0 => phaser_out,
      I1 => phaser_out_1,
      I2 => phaser_out_0,
      I3 => po_stg2_fincdec(0),
      I4 => calib_zero_inputs,
      O => \gen_byte_sel_div2.calib_in_common_reg_0\
    );
\phaser_out_i_4__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00001000"
    )
        port map (
      I0 => phaser_out,
      I1 => phaser_out_0,
      I2 => po_stg2_fincdec(0),
      I3 => phaser_out_1,
      I4 => calib_zero_inputs,
      O => \gen_byte_sel_div2.calib_in_common_reg_1\
    );
phy_ctl_ready_r4_reg_srl4: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => CLK,
      D => Q(0),
      Q => phy_ctl_ready_r4_reg_srl4_n_0
    );
phy_ctl_ready_r5_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => phy_ctl_ready_r4_reg_srl4_n_0,
      Q => phy_ctl_ready_r5,
      R => '0'
    );
phy_ctl_ready_r6_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => phy_ctl_ready_r5,
      Q => phy_ctl_ready_r6_reg_n_0,
      R => '0'
    );
po_cnt_dec_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => po_cnt_dec_i_2_n_0,
      I1 => \po_rdval_cnt[8]_i_3_n_0\,
      O => po_cnt_dec_i_1_n_0
    );
po_cnt_dec_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000200000000"
    )
        port map (
      I0 => wait_cnt_reg(0),
      I1 => wait_cnt_reg(1),
      I2 => wrlvl_byte_done_reg_0,
      I3 => wait_cnt_reg(2),
      I4 => wait_cnt_reg(3),
      I5 => phy_ctl_ready_r6_reg_n_0,
      O => po_cnt_dec_i_2_n_0
    );
po_cnt_dec_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => po_cnt_dec_i_1_n_0,
      Q => \^po_cnt_dec_reg_0\,
      R => '0'
    );
po_dec_done_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEA"
    )
        port map (
      I0 => po_dec_done_i_2_n_0,
      I1 => phy_ctl_ready_r6_reg_n_0,
      I2 => \po_rdval_cnt[8]_i_3_n_0\,
      I3 => po_dec_done,
      O => po_dec_done_i_1_n_0
    );
po_dec_done_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000008"
    )
        port map (
      I0 => \^po_cnt_dec_reg_0\,
      I1 => po_rdval_cnt(0),
      I2 => po_rdval_cnt(5),
      I3 => po_rdval_cnt(6),
      I4 => \po_rdval_cnt[8]_i_5_n_0\,
      O => po_dec_done_i_2_n_0
    );
po_dec_done_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => po_dec_done_i_1_n_0,
      Q => po_dec_done,
      R => SR(0)
    );
\po_rdval_cnt[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0303AA03"
    )
        port map (
      I0 => dbg_po_counter_read_val(0),
      I1 => po_rdval_cnt(0),
      I2 => \po_rdval_cnt[8]_i_3_n_0\,
      I3 => phy_ctl_ready_r5,
      I4 => phy_ctl_ready_r6_reg_n_0,
      O => \po_rdval_cnt[0]_i_1_n_0\
    );
\po_rdval_cnt[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"08080808FB0808FB"
    )
        port map (
      I0 => dbg_po_counter_read_val(1),
      I1 => phy_ctl_ready_r5,
      I2 => phy_ctl_ready_r6_reg_n_0,
      I3 => po_rdval_cnt(0),
      I4 => po_rdval_cnt(1),
      I5 => \po_rdval_cnt[8]_i_3_n_0\,
      O => \po_rdval_cnt[1]_i_1_n_0\
    );
\po_rdval_cnt[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888BBB8888B"
    )
        port map (
      I0 => dbg_po_counter_read_val(2),
      I1 => \po_rdval_cnt[6]_i_2_n_0\,
      I2 => po_rdval_cnt(1),
      I3 => po_rdval_cnt(0),
      I4 => po_rdval_cnt(2),
      I5 => \po_rdval_cnt[8]_i_3_n_0\,
      O => \po_rdval_cnt[2]_i_1_n_0\
    );
\po_rdval_cnt[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888BB8B88B8"
    )
        port map (
      I0 => dbg_po_counter_read_val(3),
      I1 => \po_rdval_cnt[6]_i_2_n_0\,
      I2 => \po_rdval_cnt[3]_i_2_n_0\,
      I3 => po_rdval_cnt(2),
      I4 => po_rdval_cnt(3),
      I5 => \po_rdval_cnt[8]_i_3_n_0\,
      O => \po_rdval_cnt[3]_i_1_n_0\
    );
\po_rdval_cnt[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => po_rdval_cnt(1),
      I1 => po_rdval_cnt(0),
      O => \po_rdval_cnt[3]_i_2_n_0\
    );
\po_rdval_cnt[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"08FB0808080808FB"
    )
        port map (
      I0 => dbg_po_counter_read_val(4),
      I1 => phy_ctl_ready_r5,
      I2 => phy_ctl_ready_r6_reg_n_0,
      I3 => \po_rdval_cnt[8]_i_3_n_0\,
      I4 => \po_rdval_cnt[4]_i_2_n_0\,
      I5 => po_rdval_cnt(4),
      O => \po_rdval_cnt[4]_i_1_n_0\
    );
\po_rdval_cnt[4]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => po_rdval_cnt(3),
      I1 => po_rdval_cnt(2),
      I2 => po_rdval_cnt(0),
      I3 => po_rdval_cnt(1),
      O => \po_rdval_cnt[4]_i_2_n_0\
    );
\po_rdval_cnt[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"08FB0808080808FB"
    )
        port map (
      I0 => dbg_po_counter_read_val(5),
      I1 => phy_ctl_ready_r5,
      I2 => phy_ctl_ready_r6_reg_n_0,
      I3 => \po_rdval_cnt[8]_i_3_n_0\,
      I4 => \po_rdval_cnt[6]_i_3_n_0\,
      I5 => po_rdval_cnt(5),
      O => \po_rdval_cnt[5]_i_1_n_0\
    );
\po_rdval_cnt[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888BBB8888B"
    )
        port map (
      I0 => dbg_po_counter_read_val(6),
      I1 => \po_rdval_cnt[6]_i_2_n_0\,
      I2 => po_rdval_cnt(5),
      I3 => \po_rdval_cnt[6]_i_3_n_0\,
      I4 => po_rdval_cnt(6),
      I5 => \po_rdval_cnt[8]_i_3_n_0\,
      O => \po_rdval_cnt[6]_i_1_n_0\
    );
\po_rdval_cnt[6]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => phy_ctl_ready_r5,
      I1 => phy_ctl_ready_r6_reg_n_0,
      O => \po_rdval_cnt[6]_i_2_n_0\
    );
\po_rdval_cnt[6]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => po_rdval_cnt(4),
      I1 => po_rdval_cnt(1),
      I2 => po_rdval_cnt(0),
      I3 => po_rdval_cnt(2),
      I4 => po_rdval_cnt(3),
      O => \po_rdval_cnt[6]_i_3_n_0\
    );
\po_rdval_cnt[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08FBFB08"
    )
        port map (
      I0 => dbg_po_counter_read_val(7),
      I1 => phy_ctl_ready_r5,
      I2 => phy_ctl_ready_r6_reg_n_0,
      I3 => po_rdval_cnt(7),
      I4 => \po_rdval_cnt[8]_i_4_n_0\,
      O => \po_rdval_cnt[7]_i_1_n_0\
    );
\po_rdval_cnt[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFF4"
    )
        port map (
      I0 => phy_ctl_ready_r6_reg_n_0,
      I1 => phy_ctl_ready_r5,
      I2 => \po_rdval_cnt[8]_i_3_n_0\,
      I3 => \^po_cnt_dec_reg_0\,
      O => \po_rdval_cnt[8]_i_1_n_0\
    );
\po_rdval_cnt[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB080808FB08FB08"
    )
        port map (
      I0 => dbg_po_counter_read_val(8),
      I1 => phy_ctl_ready_r5,
      I2 => phy_ctl_ready_r6_reg_n_0,
      I3 => po_rdval_cnt(8),
      I4 => po_rdval_cnt(7),
      I5 => \po_rdval_cnt[8]_i_4_n_0\,
      O => \po_rdval_cnt[8]_i_2_n_0\
    );
\po_rdval_cnt[8]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \po_rdval_cnt[6]_i_3_n_0\,
      I1 => po_rdval_cnt(8),
      I2 => po_rdval_cnt(7),
      I3 => po_rdval_cnt(5),
      I4 => po_rdval_cnt(6),
      O => \po_rdval_cnt[8]_i_3_n_0\
    );
\po_rdval_cnt[8]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000000E"
    )
        port map (
      I0 => \po_rdval_cnt[8]_i_5_n_0\,
      I1 => po_rdval_cnt(0),
      I2 => po_rdval_cnt(5),
      I3 => \po_rdval_cnt[6]_i_3_n_0\,
      I4 => po_rdval_cnt(6),
      O => \po_rdval_cnt[8]_i_4_n_0\
    );
\po_rdval_cnt[8]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => po_rdval_cnt(2),
      I1 => po_rdval_cnt(3),
      I2 => po_rdval_cnt(4),
      I3 => po_rdval_cnt(8),
      I4 => po_rdval_cnt(7),
      I5 => po_rdval_cnt(1),
      O => \po_rdval_cnt[8]_i_5_n_0\
    );
\po_rdval_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \po_rdval_cnt[8]_i_1_n_0\,
      D => \po_rdval_cnt[0]_i_1_n_0\,
      Q => po_rdval_cnt(0),
      R => \po_rdval_cnt_reg[8]_0\
    );
\po_rdval_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \po_rdval_cnt[8]_i_1_n_0\,
      D => \po_rdval_cnt[1]_i_1_n_0\,
      Q => po_rdval_cnt(1),
      R => \po_rdval_cnt_reg[8]_0\
    );
\po_rdval_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \po_rdval_cnt[8]_i_1_n_0\,
      D => \po_rdval_cnt[2]_i_1_n_0\,
      Q => po_rdval_cnt(2),
      R => \po_rdval_cnt_reg[8]_0\
    );
\po_rdval_cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \po_rdval_cnt[8]_i_1_n_0\,
      D => \po_rdval_cnt[3]_i_1_n_0\,
      Q => po_rdval_cnt(3),
      R => \po_rdval_cnt_reg[8]_0\
    );
\po_rdval_cnt_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \po_rdval_cnt[8]_i_1_n_0\,
      D => \po_rdval_cnt[4]_i_1_n_0\,
      Q => po_rdval_cnt(4),
      R => \po_rdval_cnt_reg[8]_0\
    );
\po_rdval_cnt_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \po_rdval_cnt[8]_i_1_n_0\,
      D => \po_rdval_cnt[5]_i_1_n_0\,
      Q => po_rdval_cnt(5),
      R => \po_rdval_cnt_reg[8]_0\
    );
\po_rdval_cnt_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \po_rdval_cnt[8]_i_1_n_0\,
      D => \po_rdval_cnt[6]_i_1_n_0\,
      Q => po_rdval_cnt(6),
      R => \po_rdval_cnt_reg[8]_0\
    );
\po_rdval_cnt_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \po_rdval_cnt[8]_i_1_n_0\,
      D => \po_rdval_cnt[7]_i_1_n_0\,
      Q => po_rdval_cnt(7),
      R => \po_rdval_cnt_reg[8]_0\
    );
\po_rdval_cnt_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \po_rdval_cnt[8]_i_1_n_0\,
      D => \po_rdval_cnt[8]_i_2_n_0\,
      Q => po_rdval_cnt(8),
      R => \po_rdval_cnt_reg[8]_0\
    );
\rank_cnt_r[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FCFFFFFF02000000"
    )
        port map (
      I0 => \rank_cnt_r_reg_n_0_[1]\,
      I1 => dq_cnt_inc_reg_n_0,
      I2 => \wl_state_r__0\(3),
      I3 => \FSM_sequential_wl_state_r[2]_i_4_n_0\,
      I4 => \rank_cnt_r[1]_i_2_n_0\,
      I5 => \rank_cnt_r_reg_n_0_[0]\,
      O => \rank_cnt_r[0]_i_1_n_0\
    );
\rank_cnt_r[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDFFFFFF02000000"
    )
        port map (
      I0 => \rank_cnt_r_reg_n_0_[0]\,
      I1 => dq_cnt_inc_reg_n_0,
      I2 => \wl_state_r__0\(3),
      I3 => \FSM_sequential_wl_state_r[2]_i_4_n_0\,
      I4 => \rank_cnt_r[1]_i_2_n_0\,
      I5 => \rank_cnt_r_reg_n_0_[1]\,
      O => \rank_cnt_r[1]_i_1_n_0\
    );
\rank_cnt_r[1]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^fsm_sequential_wl_state_r_reg[0]_0\(0),
      I1 => \wl_state_r__0\(4),
      O => \rank_cnt_r[1]_i_2_n_0\
    );
\rank_cnt_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \rank_cnt_r[0]_i_1_n_0\,
      Q => \rank_cnt_r_reg_n_0_[0]\,
      R => SR(1)
    );
\rank_cnt_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \rank_cnt_r[1]_i_1_n_0\,
      Q => \rank_cnt_r_reg_n_0_[1]\,
      R => SR(1)
    );
\rd_data_edge_detect_r[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \rd_data_edge_detect_r[0]_i_2_n_0\,
      I1 => flag_init,
      I2 => flag_ck_negedge_reg_n_0,
      I3 => \stable_cnt[3]_i_9_n_0\,
      O => \rd_data_edge_detect_r[0]_i_1_n_0\
    );
\rd_data_edge_detect_r[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFAAFBFB"
    )
        port map (
      I0 => wrlvl_byte_done_reg_0,
      I1 => \gen_rd[0].rd_data_rise_wl_r_reg_n_0_[0]\,
      I2 => \rd_data_previous_r_reg_n_0_[0]\,
      I3 => \rd_data_previous_r[0]_i_2_n_0\,
      I4 => dbg_phy_wrlvl(67),
      I5 => inhibit_edge_detect_r_reg_n_0,
      O => \rd_data_edge_detect_r[0]_i_2_n_0\
    );
\rd_data_edge_detect_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \rd_data_edge_detect_r[0]_i_1_n_0\,
      Q => dbg_phy_wrlvl(67),
      R => '0'
    );
\rd_data_previous_r[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAABAAA8"
    )
        port map (
      I0 => \gen_rd[0].rd_data_rise_wl_r_reg_n_0_[0]\,
      I1 => \rd_data_previous_r[0]_i_2_n_0\,
      I2 => \stable_cnt[3]_i_7_n_0\,
      I3 => \rd_data_previous_r[0]_i_3_n_0\,
      I4 => \rd_data_previous_r_reg_n_0_[0]\,
      O => \rd_data_previous_r[0]_i_1_n_0\
    );
\rd_data_previous_r[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000A0C55"
    )
        port map (
      I0 => \wl_state_r__0\(1),
      I1 => \^fsm_sequential_wl_state_r_reg[0]_0\(0),
      I2 => \wl_state_r__0\(4),
      I3 => \wl_state_r__0\(2),
      I4 => \wl_state_r__0\(3),
      O => \rd_data_previous_r[0]_i_2_n_0\
    );
\rd_data_previous_r[0]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01000000"
    )
        port map (
      I0 => \^fsm_sequential_wl_state_r_reg[0]_0\(0),
      I1 => \wl_state_r__0\(2),
      I2 => \wl_state_r__0\(3),
      I3 => \wl_state_r__0\(4),
      I4 => \wl_state_r__0\(1),
      O => \rd_data_previous_r[0]_i_3_n_0\
    );
\rd_data_previous_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \rd_data_previous_r[0]_i_1_n_0\,
      Q => \rd_data_previous_r_reg_n_0_[0]\,
      R => '0'
    );
\single_rank.done_dqs_dec_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000BA00"
    )
        port map (
      I0 => \^done_dqs_tap_inc\,
      I1 => wr_level_done_r4,
      I2 => wr_level_done_r3,
      I3 => \wl_tap_count_r[5]_i_3_n_0\,
      I4 => \single_rank.done_dqs_dec_reg_0\,
      O => \single_rank.done_dqs_dec_i_1_n_0\
    );
\single_rank.done_dqs_dec_reg\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \single_rank.done_dqs_dec_i_1_n_0\,
      Q => \^done_dqs_tap_inc\,
      R => '0'
    );
\smallest[0][5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => \wl_state_r__0\(2),
      I1 => \wl_state_r__0\(1),
      I2 => \^fsm_sequential_wl_state_r_reg[0]_0\(0),
      I3 => \wl_state_r__0\(3),
      I4 => dqs_count_r(1),
      I5 => dqs_count_r(0),
      O => \smallest[0][5]_i_1_n_0\
    );
\smallest_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \smallest[0][5]_i_1_n_0\,
      D => \wl_dqs_tap_count_r_reg_n_0_[0][0][0]\,
      Q => \smallest_reg[0]_0\(0),
      R => SR(1)
    );
\smallest_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \smallest[0][5]_i_1_n_0\,
      D => \wl_dqs_tap_count_r_reg_n_0_[0][0][1]\,
      Q => \smallest_reg[0]_0\(1),
      R => SR(1)
    );
\smallest_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \smallest[0][5]_i_1_n_0\,
      D => \wl_dqs_tap_count_r_reg_n_0_[0][0][2]\,
      Q => \smallest_reg[0]_0\(2),
      R => SR(1)
    );
\smallest_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \smallest[0][5]_i_1_n_0\,
      D => \wl_dqs_tap_count_r_reg_n_0_[0][0][3]\,
      Q => \smallest_reg[0]_0\(3),
      R => SR(1)
    );
\smallest_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \smallest[0][5]_i_1_n_0\,
      D => \wl_dqs_tap_count_r_reg_n_0_[0][0][4]\,
      Q => \smallest_reg[0]_0\(4),
      R => SR(1)
    );
\smallest_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \smallest[0][5]_i_1_n_0\,
      D => \wl_dqs_tap_count_r_reg_n_0_[0][0][5]\,
      Q => \smallest_reg[0]_0\(5),
      R => SR(1)
    );
\stable_cnt[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \stable_cnt_reg_n_0_[0]\,
      O => p_0_in(0)
    );
\stable_cnt[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \stable_cnt_reg_n_0_[0]\,
      I1 => \stable_cnt_reg_n_0_[1]\,
      O => p_0_in(1)
    );
\stable_cnt[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \stable_cnt_reg_n_0_[2]\,
      I1 => \stable_cnt_reg_n_0_[1]\,
      I2 => \stable_cnt_reg_n_0_[0]\,
      O => p_0_in(2)
    );
\stable_cnt[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABFFFFABFFFFFFFF"
    )
        port map (
      I0 => \stable_cnt[3]_i_4_n_0\,
      I1 => \stable_cnt[3]_i_5_n_0\,
      I2 => \wl_state_r__0\(3),
      I3 => \gen_rd[0].rd_data_rise_wl_r_reg_n_0_[0]\,
      I4 => \rd_data_previous_r_reg_n_0_[0]\,
      I5 => \stable_cnt[3]_i_6_n_0\,
      O => stable_cnt0
    );
\stable_cnt[3]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => \^fsm_sequential_wl_state_r_reg[0]_0\(0),
      I1 => \wl_state_r__0\(1),
      I2 => \wl_state_r__0\(3),
      I3 => \wl_state_r__0\(2),
      I4 => \^ddr3_ila_wrpath\(7),
      I5 => \wl_state_r__0\(4),
      O => \stable_cnt[3]_i_10_n_0\
    );
\stable_cnt[3]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => \wl_state_r1_reg_n_0_[1]\,
      I1 => \wl_state_r1_reg_n_0_[3]\,
      I2 => \wl_state_r1_reg_n_0_[2]\,
      I3 => \wl_state_r1_reg_n_0_[4]\,
      O => \stable_cnt[3]_i_11_n_0\
    );
\stable_cnt[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008200"
    )
        port map (
      I0 => \stable_cnt[3]_i_7_n_0\,
      I1 => \gen_rd[0].rd_data_rise_wl_r_reg_n_0_[0]\,
      I2 => \rd_data_previous_r_reg_n_0_[0]\,
      I3 => \stable_cnt[3]_i_8_n_0\,
      I4 => \stable_cnt[3]_i_9_n_0\,
      O => stable_cnt
    );
\stable_cnt[3]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \stable_cnt_reg_n_0_[3]\,
      I1 => \stable_cnt_reg_n_0_[0]\,
      I2 => \stable_cnt_reg_n_0_[1]\,
      I3 => \stable_cnt_reg_n_0_[2]\,
      O => p_0_in(3)
    );
\stable_cnt[3]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000020"
    )
        port map (
      I0 => \wl_state_r1_reg_n_0_[0]\,
      I1 => \wl_state_r1_reg_n_0_[4]\,
      I2 => \wl_state_r1_reg_n_0_[2]\,
      I3 => \wl_state_r1_reg_n_0_[3]\,
      I4 => \wl_state_r1_reg_n_0_[1]\,
      O => \stable_cnt[3]_i_4_n_0\
    );
\stable_cnt[3]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \^fsm_sequential_wl_state_r_reg[0]_0\(0),
      I1 => \wl_state_r__0\(4),
      I2 => \wl_state_r__0\(1),
      O => \stable_cnt[3]_i_5_n_0\
    );
\stable_cnt[3]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555554555555"
    )
        port map (
      I0 => wrlvl_byte_done_reg_0,
      I1 => \wl_state_r__0\(1),
      I2 => \^fsm_sequential_wl_state_r_reg[0]_0\(0),
      I3 => \wl_state_r__0\(2),
      I4 => \wl_state_r__0\(4),
      I5 => \wl_state_r__0\(3),
      O => \stable_cnt[3]_i_6_n_0\
    );
\stable_cnt[3]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAABA"
    )
        port map (
      I0 => \stable_cnt[3]_i_10_n_0\,
      I1 => \stable_cnt[3]_i_11_n_0\,
      I2 => \corse_inc[0][2]_i_3_n_0\,
      I3 => \wl_state_r__0\(1),
      I4 => \^fsm_sequential_wl_state_r_reg[0]_0\(0),
      I5 => \wl_state_r1_reg_n_0_[0]\,
      O => \stable_cnt[3]_i_7_n_0\
    );
\stable_cnt[3]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => \stable_cnt_reg_n_0_[2]\,
      I1 => \stable_cnt_reg_n_0_[1]\,
      I2 => \stable_cnt_reg_n_0_[3]\,
      O => \stable_cnt[3]_i_8_n_0\
    );
\stable_cnt[3]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \^ddr3_ila_wrpath\(19),
      I1 => \^ddr3_ila_wrpath\(18),
      I2 => \^ddr3_ila_wrpath\(23),
      I3 => \^ddr3_ila_wrpath\(22),
      I4 => \^ddr3_ila_wrpath\(21),
      I5 => \^ddr3_ila_wrpath\(20),
      O => \stable_cnt[3]_i_9_n_0\
    );
\stable_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => stable_cnt,
      D => p_0_in(0),
      Q => \stable_cnt_reg_n_0_[0]\,
      R => stable_cnt0
    );
\stable_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => stable_cnt,
      D => p_0_in(1),
      Q => \stable_cnt_reg_n_0_[1]\,
      R => stable_cnt0
    );
\stable_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => stable_cnt,
      D => p_0_in(2),
      Q => \stable_cnt_reg_n_0_[2]\,
      R => stable_cnt0
    );
\stable_cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => stable_cnt,
      D => p_0_in(3),
      Q => \stable_cnt_reg_n_0_[3]\,
      R => stable_cnt0
    );
\wait_cnt[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_cnt_reg(0),
      O => \wait_cnt0__0\(0)
    );
\wait_cnt[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => wait_cnt_reg(0),
      I1 => wait_cnt_reg(1),
      O => \wait_cnt[1]_i_1_n_0\
    );
\wait_cnt[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A9"
    )
        port map (
      I0 => wait_cnt_reg(2),
      I1 => wait_cnt_reg(1),
      I2 => wait_cnt_reg(0),
      O => \wait_cnt0__0\(2)
    );
\wait_cnt[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAA8"
    )
        port map (
      I0 => phy_ctl_ready_r6_reg_n_0,
      I1 => wait_cnt_reg(3),
      I2 => wait_cnt_reg(1),
      I3 => wait_cnt_reg(0),
      I4 => wait_cnt_reg(2),
      O => wait_cnt0
    );
\wait_cnt[3]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA9"
    )
        port map (
      I0 => wait_cnt_reg(3),
      I1 => wait_cnt_reg(2),
      I2 => wait_cnt_reg(0),
      I3 => wait_cnt_reg(1),
      O => \wait_cnt0__0\(3)
    );
\wait_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => wait_cnt0,
      D => \wait_cnt0__0\(0),
      Q => wait_cnt_reg(0),
      R => SS(0)
    );
\wait_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => wait_cnt0,
      D => \wait_cnt[1]_i_1_n_0\,
      Q => wait_cnt_reg(1),
      R => SS(0)
    );
\wait_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => wait_cnt0,
      D => \wait_cnt0__0\(2),
      Q => wait_cnt_reg(2),
      R => SS(0)
    );
\wait_cnt_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => CLK,
      CE => wait_cnt0,
      D => \wait_cnt0__0\(3),
      Q => wait_cnt_reg(3),
      S => SS(0)
    );
\wl_corse_cnt_reg[0][0][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => wl_corse_cnt,
      D => \corse_cnt_reg_n_0_[0][0]\,
      Q => \wl_corse_cnt_reg[0][0]_1\(0),
      R => SR(1)
    );
\wl_corse_cnt_reg[0][0][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => wl_corse_cnt,
      D => \corse_cnt_reg_n_0_[0][1]\,
      Q => \wl_corse_cnt_reg[0][0]_1\(1),
      R => SR(1)
    );
\wl_corse_cnt_reg[0][0][2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => wl_corse_cnt,
      D => \corse_cnt_reg_n_0_[0][2]\,
      Q => \wl_corse_cnt_reg[0][0]_1\(2),
      R => SR(1)
    );
\wl_dqs_tap_count_r[0][0][5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => \wl_dqs_tap_count_r[0][0][5]_i_2_n_0\,
      I1 => dqs_count_r(0),
      I2 => dqs_count_r(1),
      I3 => \rank_cnt_r_reg_n_0_[0]\,
      I4 => \rank_cnt_r_reg_n_0_[1]\,
      O => wl_corse_cnt
    );
\wl_dqs_tap_count_r[0][0][5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01001104"
    )
        port map (
      I0 => \wl_state_r__0\(3),
      I1 => \^fsm_sequential_wl_state_r_reg[0]_0\(0),
      I2 => \wl_state_r__0\(1),
      I3 => \wl_state_r__0\(2),
      I4 => \wl_state_r__0\(4),
      O => \wl_dqs_tap_count_r[0][0][5]_i_2_n_0\
    );
\wl_dqs_tap_count_r_reg[0][0][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => wl_corse_cnt,
      D => \^ddr3_ila_wrpath\(18),
      Q => \wl_dqs_tap_count_r_reg_n_0_[0][0][0]\,
      R => SR(0)
    );
\wl_dqs_tap_count_r_reg[0][0][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => wl_corse_cnt,
      D => \^ddr3_ila_wrpath\(19),
      Q => \wl_dqs_tap_count_r_reg_n_0_[0][0][1]\,
      R => SR(0)
    );
\wl_dqs_tap_count_r_reg[0][0][2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => wl_corse_cnt,
      D => \^ddr3_ila_wrpath\(20),
      Q => \wl_dqs_tap_count_r_reg_n_0_[0][0][2]\,
      R => SR(1)
    );
\wl_dqs_tap_count_r_reg[0][0][3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => wl_corse_cnt,
      D => \^ddr3_ila_wrpath\(21),
      Q => \wl_dqs_tap_count_r_reg_n_0_[0][0][3]\,
      R => SR(1)
    );
\wl_dqs_tap_count_r_reg[0][0][4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => wl_corse_cnt,
      D => \^ddr3_ila_wrpath\(22),
      Q => \wl_dqs_tap_count_r_reg_n_0_[0][0][4]\,
      R => SR(1)
    );
\wl_dqs_tap_count_r_reg[0][0][5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => wl_corse_cnt,
      D => \^ddr3_ila_wrpath\(23),
      Q => \wl_dqs_tap_count_r_reg_n_0_[0][0][5]\,
      R => SR(1)
    );
wl_edge_detect_valid_r_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00EE80E700FE00"
    )
        port map (
      I0 => \wl_state_r__0\(3),
      I1 => \^fsm_sequential_wl_state_r_reg[0]_0\(0),
      I2 => \wl_state_r__0\(4),
      I3 => \^ddr3_ila_wrpath\(7),
      I4 => \wl_state_r__0\(2),
      I5 => \wl_state_r__0\(1),
      O => wl_edge_detect_valid_r_i_1_n_0
    );
wl_edge_detect_valid_r_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => wl_edge_detect_valid_r_i_1_n_0,
      Q => \^ddr3_ila_wrpath\(7),
      R => SR(1)
    );
\wl_po_coarse_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \final_coarse_tap_reg_n_0_[0][0]\,
      Q => \^ddr3_ila_wrpath\(30),
      R => '0'
    );
\wl_po_coarse_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \final_coarse_tap_reg_n_0_[0][1]\,
      Q => \^ddr3_ila_wrpath\(31),
      R => '0'
    );
\wl_po_coarse_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \final_coarse_tap_reg_n_0_[0][2]\,
      Q => \^ddr3_ila_wrpath\(32),
      R => '0'
    );
\wl_po_fine_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \smallest_reg[0]_0\(0),
      Q => \^ddr3_ila_wrpath\(24),
      R => '0'
    );
\wl_po_fine_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \smallest_reg[0]_0\(1),
      Q => \^ddr3_ila_wrpath\(25),
      R => '0'
    );
\wl_po_fine_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \smallest_reg[0]_0\(2),
      Q => \^ddr3_ila_wrpath\(26),
      R => '0'
    );
\wl_po_fine_cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \smallest_reg[0]_0\(3),
      Q => \^ddr3_ila_wrpath\(27),
      R => '0'
    );
\wl_po_fine_cnt_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \smallest_reg[0]_0\(4),
      Q => \^ddr3_ila_wrpath\(28),
      R => '0'
    );
\wl_po_fine_cnt_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \smallest_reg[0]_0\(5),
      Q => \^ddr3_ila_wrpath\(29),
      R => '0'
    );
\wl_state_r1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \^ddr3_ila_wrpath\(0),
      Q => \wl_state_r1_reg_n_0_[0]\,
      R => SR(1)
    );
\wl_state_r1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \^ddr3_ila_wrpath\(1),
      Q => \wl_state_r1_reg_n_0_[1]\,
      R => SR(1)
    );
\wl_state_r1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \^ddr3_ila_wrpath\(2),
      Q => \wl_state_r1_reg_n_0_[2]\,
      R => SR(1)
    );
\wl_state_r1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \^ddr3_ila_wrpath\(3),
      Q => \wl_state_r1_reg_n_0_[3]\,
      R => SR(1)
    );
\wl_state_r1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \^ddr3_ila_wrpath\(4),
      Q => \wl_state_r1_reg_n_0_[4]\,
      R => SR(1)
    );
\wl_tap_count_r[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF15000000150000"
    )
        port map (
      I0 => \^ddr3_ila_wrpath\(18),
      I1 => \^wr_level_done_r5\,
      I2 => \^fsm_sequential_wl_state_r_reg[0]_0\(0),
      I3 => \wl_state_r__0\(1),
      I4 => \wl_state_r__0\(2),
      I5 => \smallest_reg[0]_0\(0),
      O => \wl_tap_count_r[0]_i_1_n_0\
    );
\wl_tap_count_r[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80FFFF8080808080"
    )
        port map (
      I0 => \wl_state_r__0\(1),
      I1 => \wl_state_r__0\(2),
      I2 => \smallest_reg[0]_0\(1),
      I3 => \^ddr3_ila_wrpath\(19),
      I4 => \^ddr3_ila_wrpath\(18),
      I5 => \wl_tap_count_r[5]_i_6_n_0\,
      O => \wl_tap_count_r[1]_i_1_n_0\
    );
\wl_tap_count_r[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8FF8F8F888888888"
    )
        port map (
      I0 => \wl_tap_count_r[2]_i_2_n_0\,
      I1 => \smallest_reg[0]_0\(2),
      I2 => \^ddr3_ila_wrpath\(20),
      I3 => \^ddr3_ila_wrpath\(19),
      I4 => \^ddr3_ila_wrpath\(18),
      I5 => \wl_tap_count_r[5]_i_6_n_0\,
      O => \wl_tap_count_r[2]_i_1_n_0\
    );
\wl_tap_count_r[2]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \wl_state_r__0\(1),
      I1 => \wl_state_r__0\(2),
      O => \wl_tap_count_r[2]_i_2_n_0\
    );
\wl_tap_count_r[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80FFFF8080808080"
    )
        port map (
      I0 => \wl_state_r__0\(1),
      I1 => \wl_state_r__0\(2),
      I2 => \smallest_reg[0]_0\(3),
      I3 => \^ddr3_ila_wrpath\(21),
      I4 => \wl_tap_count_r[5]_i_5_n_0\,
      I5 => \wl_tap_count_r[5]_i_6_n_0\,
      O => \wl_tap_count_r[3]_i_1_n_0\
    );
\wl_tap_count_r[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80FFFF8080808080"
    )
        port map (
      I0 => \wl_state_r__0\(1),
      I1 => \wl_state_r__0\(2),
      I2 => \smallest_reg[0]_0\(4),
      I3 => \wl_tap_count_r[4]_i_2_n_0\,
      I4 => \^ddr3_ila_wrpath\(22),
      I5 => \wl_tap_count_r[5]_i_6_n_0\,
      O => \wl_tap_count_r[4]_i_1_n_0\
    );
\wl_tap_count_r[4]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \^ddr3_ila_wrpath\(20),
      I1 => \^ddr3_ila_wrpath\(18),
      I2 => \^ddr3_ila_wrpath\(19),
      I3 => \^ddr3_ila_wrpath\(21),
      O => \wl_tap_count_r[4]_i_2_n_0\
    );
\wl_tap_count_r[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0003004030C000C3"
    )
        port map (
      I0 => \wl_tap_count_r[5]_i_3_n_0\,
      I1 => \wl_state_r__0\(2),
      I2 => \wl_state_r__0\(3),
      I3 => \wl_state_r__0\(4),
      I4 => \^fsm_sequential_wl_state_r_reg[0]_0\(0),
      I5 => \wl_state_r__0\(1),
      O => wl_tap_count_r
    );
\wl_tap_count_r[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BEFAFAFAAAAAAAAA"
    )
        port map (
      I0 => \wl_tap_count_r[5]_i_4_n_0\,
      I1 => \^ddr3_ila_wrpath\(22),
      I2 => \^ddr3_ila_wrpath\(23),
      I3 => \^ddr3_ila_wrpath\(21),
      I4 => \wl_tap_count_r[5]_i_5_n_0\,
      I5 => \wl_tap_count_r[5]_i_6_n_0\,
      O => \wl_tap_count_r[5]_i_2_n_0\
    );
\wl_tap_count_r[5]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => wrlvl_byte_redo_r,
      I1 => wrlvl_byte_redo,
      O => \wl_tap_count_r[5]_i_3_n_0\
    );
\wl_tap_count_r[5]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \smallest_reg[0]_0\(5),
      I1 => \wl_state_r__0\(2),
      I2 => \wl_state_r__0\(1),
      O => \wl_tap_count_r[5]_i_4_n_0\
    );
\wl_tap_count_r[5]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^ddr3_ila_wrpath\(19),
      I1 => \^ddr3_ila_wrpath\(18),
      I2 => \^ddr3_ila_wrpath\(20),
      O => \wl_tap_count_r[5]_i_5_n_0\
    );
\wl_tap_count_r[5]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0444"
    )
        port map (
      I0 => \wl_state_r__0\(1),
      I1 => \wl_state_r__0\(2),
      I2 => \^wr_level_done_r5\,
      I3 => \^fsm_sequential_wl_state_r_reg[0]_0\(0),
      O => \wl_tap_count_r[5]_i_6_n_0\
    );
\wl_tap_count_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => wl_tap_count_r,
      D => \wl_tap_count_r[0]_i_1_n_0\,
      Q => \^ddr3_ila_wrpath\(18),
      R => SR(1)
    );
\wl_tap_count_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => wl_tap_count_r,
      D => \wl_tap_count_r[1]_i_1_n_0\,
      Q => \^ddr3_ila_wrpath\(19),
      R => SR(1)
    );
\wl_tap_count_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => wl_tap_count_r,
      D => \wl_tap_count_r[2]_i_1_n_0\,
      Q => \^ddr3_ila_wrpath\(20),
      R => SR(1)
    );
\wl_tap_count_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => wl_tap_count_r,
      D => \wl_tap_count_r[3]_i_1_n_0\,
      Q => \^ddr3_ila_wrpath\(21),
      R => SR(1)
    );
\wl_tap_count_r_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => wl_tap_count_r,
      D => \wl_tap_count_r[4]_i_1_n_0\,
      Q => \^ddr3_ila_wrpath\(22),
      R => SR(1)
    );
\wl_tap_count_r_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => wl_tap_count_r,
      D => \wl_tap_count_r[5]_i_2_n_0\,
      Q => \^ddr3_ila_wrpath\(23),
      R => SR(1)
    );
wr_level_done_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => \^done_dqs_tap_inc\,
      I1 => wrlvl_byte_redo_r,
      I2 => wrlvl_byte_redo,
      O => wr_level_done_i_1_n_0
    );
wr_level_done_r1_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => wr_level_done_r_reg_n_0,
      Q => wr_level_done_r1,
      R => '0'
    );
wr_level_done_r2_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => wr_level_done_r1,
      Q => wr_level_done_r2,
      R => '0'
    );
wr_level_done_r3_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => wr_level_done_r2,
      Q => wr_level_done_r3,
      R => '0'
    );
wr_level_done_r4_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => wr_level_done_r3,
      Q => wr_level_done_r4,
      R => '0'
    );
wr_level_done_r5_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => wr_level_done_r4,
      Q => \^wr_level_done_r5\,
      R => '0'
    );
wr_level_done_r_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01FF0100"
    )
        port map (
      I0 => \wl_state_r__0\(2),
      I1 => \rank_cnt_r_reg_n_0_[1]\,
      I2 => \rank_cnt_r_reg_n_0_[0]\,
      I3 => wr_level_done_r,
      I4 => wr_level_done_r_reg_n_0,
      O => wr_level_done_r_i_1_n_0
    );
wr_level_done_r_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000050000030000"
    )
        port map (
      I0 => \wl_tap_count_r[5]_i_3_n_0\,
      I1 => dq_cnt_inc_reg_n_0,
      I2 => \wrlvl_redo_corse_inc[2]_i_2_n_0\,
      I3 => \wl_state_r__0\(3),
      I4 => \^fsm_sequential_wl_state_r_reg[0]_0\(0),
      I5 => \wl_state_r__0\(2),
      O => wr_level_done_r
    );
wr_level_done_r_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => wr_level_done_r_i_1_n_0,
      Q => wr_level_done_r_reg_n_0,
      R => SR(0)
    );
wr_level_done_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => wr_level_done_i_1_n_0,
      Q => \^wrlvl_err_reg_0\(0),
      R => '0'
    );
wr_level_start_r_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => ddr3_ila_basic(0),
      Q => wr_level_start_r,
      R => '0'
    );
wrlvl_byte_done_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000BA00AAAA"
    )
        port map (
      I0 => \^wrlvl_byte_done\,
      I1 => wr_level_done_r4,
      I2 => wr_level_done_r3,
      I3 => wrlvl_byte_redo_r,
      I4 => wrlvl_byte_redo,
      I5 => wrlvl_byte_done_reg_0,
      O => wrlvl_byte_done_i_1_n_0
    );
wrlvl_byte_done_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => wrlvl_byte_done_i_1_n_0,
      Q => \^wrlvl_byte_done\,
      R => '0'
    );
wrlvl_byte_redo_r_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => wrlvl_byte_redo,
      Q => wrlvl_byte_redo_r,
      R => '0'
    );
wrlvl_err_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDD0FFFFDDD00000"
    )
        port map (
      I0 => \wl_state_r__0\(2),
      I1 => wrlvl_err_i_2_n_0,
      I2 => \wl_state_r__0\(3),
      I3 => wrlvl_byte_redo,
      I4 => wrlvl_err_i_3_n_0,
      I5 => \^wrlvl_err_reg_0\(1),
      O => wrlvl_err_i_1_n_0
    );
wrlvl_err_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
        port map (
      I0 => \wl_state_r__0\(4),
      I1 => \wl_state_r__0\(3),
      I2 => wrlvl_byte_redo,
      I3 => wrlvl_byte_redo_r,
      O => wrlvl_err_i_2_n_0
    );
wrlvl_err_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000044440F004444"
    )
        port map (
      I0 => wrlvl_err_i_4_n_0,
      I1 => \wl_state_r__0\(1),
      I2 => wrlvl_err_i_5_n_0,
      I3 => \wl_state_r__0\(4),
      I4 => \^fsm_sequential_wl_state_r_reg[0]_0\(0),
      I5 => \wl_state_r__0\(2),
      O => wrlvl_err_i_3_n_0
    );
wrlvl_err_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDF0DDFFDDFFDDFF"
    )
        port map (
      I0 => wrlvl_err_i_2_n_0,
      I1 => \wrlvl_redo_corse_inc[1]_i_2_n_0\,
      I2 => \FSM_sequential_wl_state_r[1]_i_10_n_0\,
      I3 => \wl_state_r__0\(2),
      I4 => \stable_cnt[3]_i_9_n_0\,
      I5 => wrlvl_err_i_3_0,
      O => wrlvl_err_i_4_n_0
    );
wrlvl_err_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFFBFFFBFF0BFFF"
    )
        port map (
      I0 => \FSM_sequential_wl_state_r[3]_i_5_n_0\,
      I1 => \fine_dec_cnt[5]_i_9_n_0\,
      I2 => \wl_state_r__0\(3),
      I3 => \wl_state_r__0\(1),
      I4 => wrlvl_err_i_3_0,
      I5 => \fine_dec_cnt[5]_i_5_n_0\,
      O => wrlvl_err_i_5_n_0
    );
wrlvl_err_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => wrlvl_err_i_1_n_0,
      Q => \^wrlvl_err_reg_0\(1),
      R => SR(0)
    );
wrlvl_rank_done_r_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4573557700220022"
    )
        port map (
      I0 => wrlvl_rank_done_r_i_2_n_0,
      I1 => \wl_state_r__0\(4),
      I2 => \wl_state_r__0\(3),
      I3 => \wl_state_r__0\(2),
      I4 => wrlvl_rank_done_r_i_3_n_0,
      I5 => \^wrlvl_rank_done\,
      O => wrlvl_rank_done_r_i_1_n_0
    );
wrlvl_rank_done_r_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000001000000000"
    )
        port map (
      I0 => dq_cnt_inc_reg_n_0,
      I1 => \wl_state_r__0\(3),
      I2 => \wl_state_r__0\(1),
      I3 => \wl_state_r__0\(2),
      I4 => \wl_state_r__0\(4),
      I5 => \^fsm_sequential_wl_state_r_reg[0]_0\(0),
      O => wrlvl_rank_done_r_i_2_n_0
    );
wrlvl_rank_done_r_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \wl_state_r__0\(1),
      I1 => \^fsm_sequential_wl_state_r_reg[0]_0\(0),
      O => wrlvl_rank_done_r_i_3_n_0
    );
wrlvl_rank_done_r_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => wrlvl_rank_done_r_i_1_n_0,
      Q => \^wrlvl_rank_done\,
      R => SR(1)
    );
\wrlvl_redo_corse_inc[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800FFFF0B000000"
    )
        port map (
      I0 => \wrlvl_redo_corse_inc[1]_i_2_n_0\,
      I1 => \wl_state_r__0\(2),
      I2 => \wl_state_r__0\(4),
      I3 => \wl_state_r__0\(1),
      I4 => wrlvl_redo_corse_inc,
      I5 => \wrlvl_redo_corse_inc_reg_n_0_[0]\,
      O => \wrlvl_redo_corse_inc[0]_i_1_n_0\
    );
\wrlvl_redo_corse_inc[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0454FFFF01510000"
    )
        port map (
      I0 => \wrlvl_redo_corse_inc[2]_i_2_n_0\,
      I1 => \wrlvl_redo_corse_inc_reg_n_0_[0]\,
      I2 => \wl_state_r__0\(2),
      I3 => \wrlvl_redo_corse_inc[1]_i_2_n_0\,
      I4 => wrlvl_redo_corse_inc,
      I5 => \wrlvl_redo_corse_inc_reg_n_0_[1]\,
      O => \wrlvl_redo_corse_inc[1]_i_1_n_0\
    );
\wrlvl_redo_corse_inc[1]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0070"
    )
        port map (
      I0 => \final_coarse_tap_reg_n_0_[0][1]\,
      I1 => \final_coarse_tap_reg_n_0_[0][0]\,
      I2 => \wrlvl_redo_corse_inc_reg[0]_0\,
      I3 => \final_coarse_tap_reg_n_0_[0][2]\,
      O => \wrlvl_redo_corse_inc[1]_i_2_n_0\
    );
\wrlvl_redo_corse_inc[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5554FFFF44450000"
    )
        port map (
      I0 => \wrlvl_redo_corse_inc[2]_i_2_n_0\,
      I1 => \wl_state_r__0\(2),
      I2 => \wrlvl_redo_corse_inc_reg_n_0_[0]\,
      I3 => \wrlvl_redo_corse_inc_reg_n_0_[1]\,
      I4 => wrlvl_redo_corse_inc,
      I5 => \wrlvl_redo_corse_inc_reg_n_0_[2]\,
      O => \wrlvl_redo_corse_inc[2]_i_1_n_0\
    );
\wrlvl_redo_corse_inc[2]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \wl_state_r__0\(4),
      I1 => \wl_state_r__0\(1),
      O => \wrlvl_redo_corse_inc[2]_i_2_n_0\
    );
\wrlvl_redo_corse_inc[2]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \wrlvl_redo_corse_inc[2]_i_4_n_0\,
      I1 => \wl_state_r__0\(3),
      I2 => \wl_state_r__0\(4),
      I3 => \wl_state_r__0\(1),
      O => wrlvl_redo_corse_inc
    );
\wrlvl_redo_corse_inc[2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0030000080808080"
    )
        port map (
      I0 => \wrlvl_redo_corse_inc[2]_i_5_n_0\,
      I1 => \^fsm_sequential_wl_state_r_reg[0]_0\(0),
      I2 => wrlvl_byte_redo,
      I3 => wrlvl_byte_redo_r,
      I4 => \wrlvl_redo_corse_inc[1]_i_2_n_0\,
      I5 => \wl_state_r__0\(2),
      O => \wrlvl_redo_corse_inc[2]_i_4_n_0\
    );
\wrlvl_redo_corse_inc[2]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \wrlvl_redo_corse_inc_reg_n_0_[2]\,
      I1 => \wrlvl_redo_corse_inc_reg_n_0_[0]\,
      I2 => \wrlvl_redo_corse_inc_reg_n_0_[1]\,
      O => \wrlvl_redo_corse_inc[2]_i_5_n_0\
    );
\wrlvl_redo_corse_inc_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \wrlvl_redo_corse_inc[0]_i_1_n_0\,
      Q => \wrlvl_redo_corse_inc_reg_n_0_[0]\,
      R => SR(0)
    );
\wrlvl_redo_corse_inc_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \wrlvl_redo_corse_inc[1]_i_1_n_0\,
      Q => \wrlvl_redo_corse_inc_reg_n_0_[1]\,
      R => SR(0)
    );
\wrlvl_redo_corse_inc_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \wrlvl_redo_corse_inc[2]_i_1_n_0\,
      Q => \wrlvl_redo_corse_inc_reg_n_0_[2]\,
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity mig_7series_nosysclock_mig_7series_v4_2_infrastructure is
  port (
    \gen_mmcm.mmcm_i_i_1_0\ : out STD_LOGIC;
    CLK : out STD_LOGIC;
    freq_refclk : out STD_LOGIC;
    mem_refclk : out STD_LOGIC;
    sync_pulse : out STD_LOGIC;
    ui_clk_sync_rst : out STD_LOGIC;
    rstdiv0_sync_r1 : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    \rstdiv0_sync_r1_reg_rep__0_0\ : out STD_LOGIC;
    \rstdiv0_sync_r1_reg_rep__1_0\ : out STD_LOGIC;
    \rstdiv0_sync_r1_reg_rep__2_0\ : out STD_LOGIC;
    \rstdiv0_sync_r1_reg_rep__3_0\ : out STD_LOGIC;
    \rstdiv0_sync_r1_reg_rep__4_0\ : out STD_LOGIC;
    \rstdiv0_sync_r1_reg_rep__6_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \rstdiv0_sync_r1_reg_rep__7_0\ : out STD_LOGIC;
    \rstdiv0_sync_r1_reg_rep__8_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \rstdiv0_sync_r1_reg_rep__9_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \rstdiv0_sync_r1_reg_rep__10_0\ : out STD_LOGIC;
    \rstdiv0_sync_r1_reg_rep__11_0\ : out STD_LOGIC;
    \rstdiv0_sync_r1_reg_rep__12_0\ : out STD_LOGIC;
    \rstdiv0_sync_r1_reg_rep__13_0\ : out STD_LOGIC;
    \rstdiv0_sync_r1_reg_rep__14_0\ : out STD_LOGIC;
    \rstdiv0_sync_r1_reg_rep__15_0\ : out STD_LOGIC;
    \rstdiv0_sync_r1_reg_rep__16_0\ : out STD_LOGIC;
    RST0 : out STD_LOGIC;
    \rstdiv0_sync_r1_reg_rep__14_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    pll_locked : out STD_LOGIC;
    \rstdiv0_sync_r1_reg_rep__14_2\ : out STD_LOGIC;
    \rstdiv0_sync_r1_reg_rep__14_3\ : out STD_LOGIC;
    \rstdiv0_sync_r1_reg_rep__14_4\ : out STD_LOGIC;
    \rstdiv0_sync_r1_reg_rep__14_5\ : out STD_LOGIC;
    \rstdiv0_sync_r1_reg_rep__14_6\ : out STD_LOGIC;
    SS : out STD_LOGIC_VECTOR ( 0 to 0 );
    \rstdiv0_sync_r1_reg_rep__15_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \rstdiv0_sync_r1_reg_rep__15_2\ : out STD_LOGIC;
    \rstdiv0_sync_r1_reg_rep__15_3\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \rstdiv0_sync_r1_reg_rep__16_1\ : out STD_LOGIC;
    clk_ref_i : in STD_LOGIC;
    AS : in STD_LOGIC_VECTOR ( 0 to 0 );
    rst_tmp : in STD_LOGIC;
    device_temp_sync_r4_neq_r3 : in STD_LOGIC;
    bm_end_r1 : in STD_LOGIC;
    bm_end_r1_0 : in STD_LOGIC;
    bm_end_r1_1 : in STD_LOGIC;
    bm_end_r1_2 : in STD_LOGIC;
    insert_maint_r : in STD_LOGIC;
    po_cnt_dec : in STD_LOGIC;
    \tap_cnt_cpt_r_reg[5]\ : in STD_LOGIC;
    samp_edge_cnt0_en_r : in STD_LOGIC;
    pi_cnt_dec : in STD_LOGIC;
    prbs_rdlvl_done_pulse : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of mig_7series_nosysclock_mig_7series_v4_2_infrastructure : entity is "mig_7series_v4_2_infrastructure";
end mig_7series_nosysclock_mig_7series_v4_2_infrastructure;

architecture STRUCTURE of mig_7series_nosysclock_mig_7series_v4_2_infrastructure is
  signal \^clk\ : STD_LOGIC;
  signal RST0_0 : STD_LOGIC;
  signal clk_div2_bufg_in : STD_LOGIC;
  signal clk_pll_i : STD_LOGIC;
  signal \^gen_mmcm.mmcm_i_i_1_0\ : STD_LOGIC;
  signal \gen_mmcm.mmcm_i_n_17\ : STD_LOGIC;
  signal \gen_mmcm.u_bufg_clk_div2_n_0\ : STD_LOGIC;
  signal \gen_mmcm.u_bufg_mmcm_ps_clk_n_0\ : STD_LOGIC;
  signal mmcm_ps_clk_bufg_in : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal pll_clk3 : STD_LOGIC;
  signal pll_clk3_out : STD_LOGIC;
  signal pll_clkfbout : STD_LOGIC;
  signal pll_locked_i : STD_LOGIC;
  signal rst_sync_r : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal rst_sync_r1 : STD_LOGIC;
  attribute MAX_FANOUT : string;
  attribute MAX_FANOUT of rst_sync_r1 : signal is "10";
  attribute RTL_MAX_FANOUT : string;
  attribute RTL_MAX_FANOUT of rst_sync_r1 : signal is "found";
  attribute syn_maxfan : string;
  attribute syn_maxfan of rst_sync_r1 : signal is "10";
  signal rstdiv0_sync_r : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \^rstdiv0_sync_r1_reg_rep__14_0\ : STD_LOGIC;
  signal \^rstdiv0_sync_r1_reg_rep__15_0\ : STD_LOGIC;
  signal \^rstdiv0_sync_r1_reg_rep__16_0\ : STD_LOGIC;
  signal rstdiv2_sync_r1 : STD_LOGIC;
  attribute MAX_FANOUT of rstdiv2_sync_r1 : signal is "10";
  attribute RTL_MAX_FANOUT of rstdiv2_sync_r1 : signal is "found";
  attribute syn_maxfan of rstdiv2_sync_r1 : signal is "10";
  signal \rstdiv2_sync_r_reg_n_0_[0]\ : STD_LOGIC;
  signal \rstdiv2_sync_r_reg_n_0_[10]\ : STD_LOGIC;
  signal \rstdiv2_sync_r_reg_n_0_[1]\ : STD_LOGIC;
  signal \rstdiv2_sync_r_reg_n_0_[2]\ : STD_LOGIC;
  signal \rstdiv2_sync_r_reg_n_0_[3]\ : STD_LOGIC;
  signal \rstdiv2_sync_r_reg_n_0_[4]\ : STD_LOGIC;
  signal \rstdiv2_sync_r_reg_n_0_[5]\ : STD_LOGIC;
  signal \rstdiv2_sync_r_reg_n_0_[6]\ : STD_LOGIC;
  signal \rstdiv2_sync_r_reg_n_0_[7]\ : STD_LOGIC;
  signal \rstdiv2_sync_r_reg_n_0_[8]\ : STD_LOGIC;
  signal \rstdiv2_sync_r_reg_n_0_[9]\ : STD_LOGIC;
  signal \^ui_clk_sync_rst\ : STD_LOGIC;
  attribute MAX_FANOUT of ui_clk_sync_rst : signal is "50";
  attribute RTL_MAX_FANOUT of ui_clk_sync_rst : signal is "found";
  attribute syn_maxfan of ui_clk_sync_rst : signal is "50";
  signal \NLW_gen_mmcm.mmcm_i_CLKFBOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_mmcm.mmcm_i_CLKFBSTOPPED_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_mmcm.mmcm_i_CLKINSTOPPED_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_mmcm.mmcm_i_CLKOUT0B_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_mmcm.mmcm_i_CLKOUT1B_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_mmcm.mmcm_i_CLKOUT2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_mmcm.mmcm_i_CLKOUT2B_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_mmcm.mmcm_i_CLKOUT3_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_mmcm.mmcm_i_CLKOUT3B_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_mmcm.mmcm_i_CLKOUT4_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_mmcm.mmcm_i_CLKOUT5_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_mmcm.mmcm_i_CLKOUT6_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_mmcm.mmcm_i_DRDY_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_mmcm.mmcm_i_DO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_plle2_i_CLKOUT4_UNCONNECTED : STD_LOGIC;
  signal NLW_plle2_i_CLKOUT5_UNCONNECTED : STD_LOGIC;
  signal NLW_plle2_i_DRDY_UNCONNECTED : STD_LOGIC;
  signal NLW_plle2_i_DO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \gen_mmcm.mmcm_i\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \gen_mmcm.u_bufg_clk_div2\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \gen_mmcm.u_bufg_mmcm_ps_clk\ : label is "PRIMITIVE";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of phaser_ref_i_i_1 : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of phy_control_i_i_2 : label is "soft_lutpair6";
  attribute BOX_TYPE of plle2_i : label is "PRIMITIVE";
  attribute SOFT_HLUTNM of ras_timer_zero_r_i_4 : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \ras_timer_zero_r_i_4__0\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \ras_timer_zero_r_i_4__1\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \ras_timer_zero_r_i_4__2\ : label is "soft_lutpair3";
  attribute RTL_MAX_FANOUT of rst_sync_r1_reg : label is "found";
  attribute syn_maxfan of rst_sync_r1_reg : label is "10";
  attribute ORIG_CELL_NAME : string;
  attribute ORIG_CELL_NAME of rstdiv0_sync_r1_reg : label is "rstdiv0_sync_r1_reg";
  attribute RTL_MAX_FANOUT of rstdiv0_sync_r1_reg : label is "found";
  attribute syn_maxfan of rstdiv0_sync_r1_reg : label is "50";
  attribute IS_FANOUT_CONSTRAINED : integer;
  attribute IS_FANOUT_CONSTRAINED of rstdiv0_sync_r1_reg_rep : label is 1;
  attribute ORIG_CELL_NAME of rstdiv0_sync_r1_reg_rep : label is "rstdiv0_sync_r1_reg";
  attribute IS_FANOUT_CONSTRAINED of \rstdiv0_sync_r1_reg_rep__0\ : label is 1;
  attribute ORIG_CELL_NAME of \rstdiv0_sync_r1_reg_rep__0\ : label is "rstdiv0_sync_r1_reg";
  attribute IS_FANOUT_CONSTRAINED of \rstdiv0_sync_r1_reg_rep__1\ : label is 1;
  attribute ORIG_CELL_NAME of \rstdiv0_sync_r1_reg_rep__1\ : label is "rstdiv0_sync_r1_reg";
  attribute IS_FANOUT_CONSTRAINED of \rstdiv0_sync_r1_reg_rep__10\ : label is 1;
  attribute ORIG_CELL_NAME of \rstdiv0_sync_r1_reg_rep__10\ : label is "rstdiv0_sync_r1_reg";
  attribute IS_FANOUT_CONSTRAINED of \rstdiv0_sync_r1_reg_rep__11\ : label is 1;
  attribute ORIG_CELL_NAME of \rstdiv0_sync_r1_reg_rep__11\ : label is "rstdiv0_sync_r1_reg";
  attribute IS_FANOUT_CONSTRAINED of \rstdiv0_sync_r1_reg_rep__12\ : label is 1;
  attribute ORIG_CELL_NAME of \rstdiv0_sync_r1_reg_rep__12\ : label is "rstdiv0_sync_r1_reg";
  attribute IS_FANOUT_CONSTRAINED of \rstdiv0_sync_r1_reg_rep__13\ : label is 1;
  attribute ORIG_CELL_NAME of \rstdiv0_sync_r1_reg_rep__13\ : label is "rstdiv0_sync_r1_reg";
  attribute IS_FANOUT_CONSTRAINED of \rstdiv0_sync_r1_reg_rep__14\ : label is 1;
  attribute ORIG_CELL_NAME of \rstdiv0_sync_r1_reg_rep__14\ : label is "rstdiv0_sync_r1_reg";
  attribute IS_FANOUT_CONSTRAINED of \rstdiv0_sync_r1_reg_rep__15\ : label is 1;
  attribute ORIG_CELL_NAME of \rstdiv0_sync_r1_reg_rep__15\ : label is "rstdiv0_sync_r1_reg";
  attribute IS_FANOUT_CONSTRAINED of \rstdiv0_sync_r1_reg_rep__16\ : label is 1;
  attribute ORIG_CELL_NAME of \rstdiv0_sync_r1_reg_rep__16\ : label is "rstdiv0_sync_r1_reg";
  attribute IS_FANOUT_CONSTRAINED of \rstdiv0_sync_r1_reg_rep__2\ : label is 1;
  attribute ORIG_CELL_NAME of \rstdiv0_sync_r1_reg_rep__2\ : label is "rstdiv0_sync_r1_reg";
  attribute IS_FANOUT_CONSTRAINED of \rstdiv0_sync_r1_reg_rep__3\ : label is 1;
  attribute ORIG_CELL_NAME of \rstdiv0_sync_r1_reg_rep__3\ : label is "rstdiv0_sync_r1_reg";
  attribute IS_FANOUT_CONSTRAINED of \rstdiv0_sync_r1_reg_rep__4\ : label is 1;
  attribute ORIG_CELL_NAME of \rstdiv0_sync_r1_reg_rep__4\ : label is "rstdiv0_sync_r1_reg";
  attribute IS_FANOUT_CONSTRAINED of \rstdiv0_sync_r1_reg_rep__5\ : label is 1;
  attribute ORIG_CELL_NAME of \rstdiv0_sync_r1_reg_rep__5\ : label is "rstdiv0_sync_r1_reg";
  attribute IS_FANOUT_CONSTRAINED of \rstdiv0_sync_r1_reg_rep__6\ : label is 1;
  attribute ORIG_CELL_NAME of \rstdiv0_sync_r1_reg_rep__6\ : label is "rstdiv0_sync_r1_reg";
  attribute IS_FANOUT_CONSTRAINED of \rstdiv0_sync_r1_reg_rep__7\ : label is 1;
  attribute ORIG_CELL_NAME of \rstdiv0_sync_r1_reg_rep__7\ : label is "rstdiv0_sync_r1_reg";
  attribute IS_FANOUT_CONSTRAINED of \rstdiv0_sync_r1_reg_rep__8\ : label is 1;
  attribute ORIG_CELL_NAME of \rstdiv0_sync_r1_reg_rep__8\ : label is "rstdiv0_sync_r1_reg";
  attribute IS_FANOUT_CONSTRAINED of \rstdiv0_sync_r1_reg_rep__9\ : label is 1;
  attribute ORIG_CELL_NAME of \rstdiv0_sync_r1_reg_rep__9\ : label is "rstdiv0_sync_r1_reg";
  attribute RTL_MAX_FANOUT of rstdiv2_sync_r1_reg : label is "found";
  attribute syn_maxfan of rstdiv2_sync_r1_reg : label is "10";
  attribute SOFT_HLUTNM of \samp_edge_cnt0_r[0]_i_1\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \sync_cntr[3]_i_1\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \tap_cnt_cpt_r[5]_i_1\ : label is "soft_lutpair5";
  attribute BOX_TYPE of u_bufg_clkdiv0 : label is "PRIMITIVE";
  attribute BOX_TYPE of u_bufh_pll_clk3 : label is "PRIMITIVE";
  attribute SOFT_HLUTNM of \wait_cnt[3]_i_1\ : label is "soft_lutpair4";
begin
  CLK <= \^clk\;
  \gen_mmcm.mmcm_i_i_1_0\ <= \^gen_mmcm.mmcm_i_i_1_0\;
  rstdiv0_sync_r1 <= \^ui_clk_sync_rst\;
  \rstdiv0_sync_r1_reg_rep__14_0\ <= \^rstdiv0_sync_r1_reg_rep__14_0\;
  \rstdiv0_sync_r1_reg_rep__15_0\ <= \^rstdiv0_sync_r1_reg_rep__15_0\;
  \rstdiv0_sync_r1_reg_rep__16_0\ <= \^rstdiv0_sync_r1_reg_rep__16_0\;
  ui_clk_sync_rst <= \^ui_clk_sync_rst\;
complex_row0_rd_done_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^rstdiv0_sync_r1_reg_rep__16_0\,
      I1 => prbs_rdlvl_done_pulse,
      O => \rstdiv0_sync_r1_reg_rep__16_1\
    );
\gen_mmcm.mmcm_i\: unisim.vcomponents.MMCME2_ADV
    generic map(
      BANDWIDTH => "HIGH",
      CLKFBOUT_MULT_F => 4.000000,
      CLKFBOUT_PHASE => 0.000000,
      CLKFBOUT_USE_FINE_PS => false,
      CLKIN1_PERIOD => 6.152000,
      CLKIN2_PERIOD => 0.000000,
      CLKOUT0_DIVIDE_F => 8.000000,
      CLKOUT0_DUTY_CYCLE => 0.500000,
      CLKOUT0_PHASE => 0.000000,
      CLKOUT0_USE_FINE_PS => true,
      CLKOUT1_DIVIDE => 2,
      CLKOUT1_DUTY_CYCLE => 0.500000,
      CLKOUT1_PHASE => 0.000000,
      CLKOUT1_USE_FINE_PS => false,
      CLKOUT2_DIVIDE => 1,
      CLKOUT2_DUTY_CYCLE => 0.500000,
      CLKOUT2_PHASE => 0.000000,
      CLKOUT2_USE_FINE_PS => false,
      CLKOUT3_DIVIDE => 1,
      CLKOUT3_DUTY_CYCLE => 0.500000,
      CLKOUT3_PHASE => 0.000000,
      CLKOUT3_USE_FINE_PS => false,
      CLKOUT4_CASCADE => false,
      CLKOUT4_DIVIDE => 1,
      CLKOUT4_DUTY_CYCLE => 0.500000,
      CLKOUT4_PHASE => 0.000000,
      CLKOUT4_USE_FINE_PS => false,
      CLKOUT5_DIVIDE => 1,
      CLKOUT5_DUTY_CYCLE => 0.500000,
      CLKOUT5_PHASE => 0.000000,
      CLKOUT5_USE_FINE_PS => false,
      CLKOUT6_DIVIDE => 1,
      CLKOUT6_DUTY_CYCLE => 0.500000,
      CLKOUT6_PHASE => 0.000000,
      CLKOUT6_USE_FINE_PS => false,
      COMPENSATION => "BUF_IN",
      DIVCLK_DIVIDE => 1,
      IS_CLKINSEL_INVERTED => '0',
      IS_PSEN_INVERTED => '0',
      IS_PSINCDEC_INVERTED => '0',
      IS_PWRDWN_INVERTED => '0',
      IS_RST_INVERTED => '0',
      REF_JITTER1 => 0.000000,
      REF_JITTER2 => 0.010000,
      SS_EN => "FALSE",
      SS_MODE => "CENTER_HIGH",
      SS_MOD_PERIOD => 10000,
      STARTUP_WAIT => false
    )
        port map (
      CLKFBIN => \^clk\,
      CLKFBOUT => clk_pll_i,
      CLKFBOUTB => \NLW_gen_mmcm.mmcm_i_CLKFBOUTB_UNCONNECTED\,
      CLKFBSTOPPED => \NLW_gen_mmcm.mmcm_i_CLKFBSTOPPED_UNCONNECTED\,
      CLKIN1 => pll_clk3,
      CLKIN2 => '0',
      CLKINSEL => '1',
      CLKINSTOPPED => \NLW_gen_mmcm.mmcm_i_CLKINSTOPPED_UNCONNECTED\,
      CLKOUT0 => mmcm_ps_clk_bufg_in,
      CLKOUT0B => \NLW_gen_mmcm.mmcm_i_CLKOUT0B_UNCONNECTED\,
      CLKOUT1 => clk_div2_bufg_in,
      CLKOUT1B => \NLW_gen_mmcm.mmcm_i_CLKOUT1B_UNCONNECTED\,
      CLKOUT2 => \NLW_gen_mmcm.mmcm_i_CLKOUT2_UNCONNECTED\,
      CLKOUT2B => \NLW_gen_mmcm.mmcm_i_CLKOUT2B_UNCONNECTED\,
      CLKOUT3 => \NLW_gen_mmcm.mmcm_i_CLKOUT3_UNCONNECTED\,
      CLKOUT3B => \NLW_gen_mmcm.mmcm_i_CLKOUT3B_UNCONNECTED\,
      CLKOUT4 => \NLW_gen_mmcm.mmcm_i_CLKOUT4_UNCONNECTED\,
      CLKOUT5 => \NLW_gen_mmcm.mmcm_i_CLKOUT5_UNCONNECTED\,
      CLKOUT6 => \NLW_gen_mmcm.mmcm_i_CLKOUT6_UNCONNECTED\,
      DADDR(6 downto 0) => B"0000000",
      DCLK => '0',
      DEN => '0',
      DI(15 downto 0) => B"0000000000000000",
      DO(15 downto 0) => \NLW_gen_mmcm.mmcm_i_DO_UNCONNECTED\(15 downto 0),
      DRDY => \NLW_gen_mmcm.mmcm_i_DRDY_UNCONNECTED\,
      DWE => '0',
      LOCKED => \^gen_mmcm.mmcm_i_i_1_0\,
      PSCLK => \^clk\,
      PSDONE => \gen_mmcm.mmcm_i_n_17\,
      PSEN => '0',
      PSINCDEC => '0',
      PWRDWN => '0',
      RST => RST0_0
    );
\gen_mmcm.mmcm_i_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pll_locked_i,
      O => RST0_0
    );
\gen_mmcm.u_bufg_clk_div2\: unisim.vcomponents.BUFG
     port map (
      I => clk_div2_bufg_in,
      O => \gen_mmcm.u_bufg_clk_div2_n_0\
    );
\gen_mmcm.u_bufg_mmcm_ps_clk\: unisim.vcomponents.BUFG
     port map (
      I => mmcm_ps_clk_bufg_in,
      O => \gen_mmcm.u_bufg_mmcm_ps_clk_n_0\
    );
phaser_ref_i_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^gen_mmcm.mmcm_i_i_1_0\,
      I1 => pll_locked_i,
      O => RST0
    );
phy_control_i_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => pll_locked_i,
      I1 => \^gen_mmcm.mmcm_i_i_1_0\,
      O => pll_locked
    );
plle2_i: unisim.vcomponents.PLLE2_ADV
    generic map(
      BANDWIDTH => "OPTIMIZED",
      CLKFBOUT_MULT => 13,
      CLKFBOUT_PHASE => 0.000000,
      CLKIN1_PERIOD => 4.999000,
      CLKIN2_PERIOD => 0.000000,
      CLKOUT0_DIVIDE => 2,
      CLKOUT0_DUTY_CYCLE => 0.500000,
      CLKOUT0_PHASE => 315.000000,
      CLKOUT1_DIVIDE => 4,
      CLKOUT1_DUTY_CYCLE => 0.500000,
      CLKOUT1_PHASE => 0.000000,
      CLKOUT2_DIVIDE => 64,
      CLKOUT2_DUTY_CYCLE => 0.062500,
      CLKOUT2_PHASE => 9.843750,
      CLKOUT3_DIVIDE => 8,
      CLKOUT3_DUTY_CYCLE => 0.500000,
      CLKOUT3_PHASE => 0.000000,
      CLKOUT4_DIVIDE => 8,
      CLKOUT4_DUTY_CYCLE => 0.500000,
      CLKOUT4_PHASE => 168.750000,
      CLKOUT5_DIVIDE => 1,
      CLKOUT5_DUTY_CYCLE => 0.500000,
      CLKOUT5_PHASE => 0.000000,
      COMPENSATION => "INTERNAL",
      DIVCLK_DIVIDE => 2,
      IS_CLKINSEL_INVERTED => '0',
      IS_PWRDWN_INVERTED => '0',
      IS_RST_INVERTED => '0',
      REF_JITTER1 => 0.010000,
      REF_JITTER2 => 0.010000,
      STARTUP_WAIT => "FALSE"
    )
        port map (
      CLKFBIN => pll_clkfbout,
      CLKFBOUT => pll_clkfbout,
      CLKIN1 => clk_ref_i,
      CLKIN2 => '0',
      CLKINSEL => '1',
      CLKOUT0 => freq_refclk,
      CLKOUT1 => mem_refclk,
      CLKOUT2 => sync_pulse,
      CLKOUT3 => pll_clk3_out,
      CLKOUT4 => NLW_plle2_i_CLKOUT4_UNCONNECTED,
      CLKOUT5 => NLW_plle2_i_CLKOUT5_UNCONNECTED,
      DADDR(6 downto 0) => B"0000000",
      DCLK => '0',
      DEN => '0',
      DI(15 downto 0) => B"0000000000000000",
      DO(15 downto 0) => NLW_plle2_i_DO_UNCONNECTED(15 downto 0),
      DRDY => NLW_plle2_i_DRDY_UNCONNECTED,
      DWE => '0',
      LOCKED => pll_locked_i,
      PWRDWN => '0',
      RST => AS(0)
    );
ras_timer_zero_r_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^rstdiv0_sync_r1_reg_rep__14_0\,
      I1 => bm_end_r1,
      O => \rstdiv0_sync_r1_reg_rep__14_2\
    );
\ras_timer_zero_r_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^rstdiv0_sync_r1_reg_rep__14_0\,
      I1 => bm_end_r1_0,
      O => \rstdiv0_sync_r1_reg_rep__14_3\
    );
\ras_timer_zero_r_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^rstdiv0_sync_r1_reg_rep__14_0\,
      I1 => bm_end_r1_1,
      O => \rstdiv0_sync_r1_reg_rep__14_4\
    );
\ras_timer_zero_r_i_4__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^rstdiv0_sync_r1_reg_rep__14_0\,
      I1 => bm_end_r1_2,
      O => \rstdiv0_sync_r1_reg_rep__14_5\
    );
\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^rstdiv0_sync_r1_reg_rep__14_0\,
      I1 => insert_maint_r,
      O => \rstdiv0_sync_r1_reg_rep__14_6\
    );
rst_sync_r1_reg: unisim.vcomponents.FDPE
     port map (
      C => \gen_mmcm.u_bufg_mmcm_ps_clk_n_0\,
      CE => '1',
      D => rst_sync_r(11),
      PRE => rst_tmp,
      Q => rst_sync_r1
    );
\rst_sync_r_reg[0]\: unisim.vcomponents.FDPE
     port map (
      C => \gen_mmcm.u_bufg_mmcm_ps_clk_n_0\,
      CE => '1',
      D => '0',
      PRE => rst_tmp,
      Q => rst_sync_r(0)
    );
\rst_sync_r_reg[10]\: unisim.vcomponents.FDPE
     port map (
      C => \gen_mmcm.u_bufg_mmcm_ps_clk_n_0\,
      CE => '1',
      D => rst_sync_r(9),
      PRE => rst_tmp,
      Q => rst_sync_r(10)
    );
\rst_sync_r_reg[11]\: unisim.vcomponents.FDPE
     port map (
      C => \gen_mmcm.u_bufg_mmcm_ps_clk_n_0\,
      CE => '1',
      D => rst_sync_r(10),
      PRE => rst_tmp,
      Q => rst_sync_r(11)
    );
\rst_sync_r_reg[1]\: unisim.vcomponents.FDPE
     port map (
      C => \gen_mmcm.u_bufg_mmcm_ps_clk_n_0\,
      CE => '1',
      D => rst_sync_r(0),
      PRE => rst_tmp,
      Q => rst_sync_r(1)
    );
\rst_sync_r_reg[2]\: unisim.vcomponents.FDPE
     port map (
      C => \gen_mmcm.u_bufg_mmcm_ps_clk_n_0\,
      CE => '1',
      D => rst_sync_r(1),
      PRE => rst_tmp,
      Q => rst_sync_r(2)
    );
\rst_sync_r_reg[3]\: unisim.vcomponents.FDPE
     port map (
      C => \gen_mmcm.u_bufg_mmcm_ps_clk_n_0\,
      CE => '1',
      D => rst_sync_r(2),
      PRE => rst_tmp,
      Q => rst_sync_r(3)
    );
\rst_sync_r_reg[4]\: unisim.vcomponents.FDPE
     port map (
      C => \gen_mmcm.u_bufg_mmcm_ps_clk_n_0\,
      CE => '1',
      D => rst_sync_r(3),
      PRE => rst_tmp,
      Q => rst_sync_r(4)
    );
\rst_sync_r_reg[5]\: unisim.vcomponents.FDPE
     port map (
      C => \gen_mmcm.u_bufg_mmcm_ps_clk_n_0\,
      CE => '1',
      D => rst_sync_r(4),
      PRE => rst_tmp,
      Q => rst_sync_r(5)
    );
\rst_sync_r_reg[6]\: unisim.vcomponents.FDPE
     port map (
      C => \gen_mmcm.u_bufg_mmcm_ps_clk_n_0\,
      CE => '1',
      D => rst_sync_r(5),
      PRE => rst_tmp,
      Q => rst_sync_r(6)
    );
\rst_sync_r_reg[7]\: unisim.vcomponents.FDPE
     port map (
      C => \gen_mmcm.u_bufg_mmcm_ps_clk_n_0\,
      CE => '1',
      D => rst_sync_r(6),
      PRE => rst_tmp,
      Q => rst_sync_r(7)
    );
\rst_sync_r_reg[8]\: unisim.vcomponents.FDPE
     port map (
      C => \gen_mmcm.u_bufg_mmcm_ps_clk_n_0\,
      CE => '1',
      D => rst_sync_r(7),
      PRE => rst_tmp,
      Q => rst_sync_r(8)
    );
\rst_sync_r_reg[9]\: unisim.vcomponents.FDPE
     port map (
      C => \gen_mmcm.u_bufg_mmcm_ps_clk_n_0\,
      CE => '1',
      D => rst_sync_r(8),
      PRE => rst_tmp,
      Q => rst_sync_r(9)
    );
rstdiv0_sync_r1_reg: unisim.vcomponents.FDPE
     port map (
      C => \^clk\,
      CE => '1',
      D => rstdiv0_sync_r(11),
      PRE => rst_tmp,
      Q => \^ui_clk_sync_rst\
    );
rstdiv0_sync_r1_reg_rep: unisim.vcomponents.FDPE
     port map (
      C => \^clk\,
      CE => '1',
      D => rstdiv0_sync_r(11),
      PRE => rst_tmp,
      Q => SR(0)
    );
\rstdiv0_sync_r1_reg_rep__0\: unisim.vcomponents.FDPE
     port map (
      C => \^clk\,
      CE => '1',
      D => rstdiv0_sync_r(11),
      PRE => rst_tmp,
      Q => \rstdiv0_sync_r1_reg_rep__0_0\
    );
\rstdiv0_sync_r1_reg_rep__1\: unisim.vcomponents.FDPE
     port map (
      C => \^clk\,
      CE => '1',
      D => rstdiv0_sync_r(11),
      PRE => rst_tmp,
      Q => \rstdiv0_sync_r1_reg_rep__1_0\
    );
\rstdiv0_sync_r1_reg_rep__10\: unisim.vcomponents.FDPE
     port map (
      C => \^clk\,
      CE => '1',
      D => rstdiv0_sync_r(11),
      PRE => rst_tmp,
      Q => \rstdiv0_sync_r1_reg_rep__10_0\
    );
\rstdiv0_sync_r1_reg_rep__11\: unisim.vcomponents.FDPE
     port map (
      C => \^clk\,
      CE => '1',
      D => rstdiv0_sync_r(11),
      PRE => rst_tmp,
      Q => \rstdiv0_sync_r1_reg_rep__11_0\
    );
\rstdiv0_sync_r1_reg_rep__12\: unisim.vcomponents.FDPE
     port map (
      C => \^clk\,
      CE => '1',
      D => rstdiv0_sync_r(11),
      PRE => rst_tmp,
      Q => \rstdiv0_sync_r1_reg_rep__12_0\
    );
\rstdiv0_sync_r1_reg_rep__13\: unisim.vcomponents.FDPE
     port map (
      C => \^clk\,
      CE => '1',
      D => rstdiv0_sync_r(11),
      PRE => rst_tmp,
      Q => \rstdiv0_sync_r1_reg_rep__13_0\
    );
\rstdiv0_sync_r1_reg_rep__14\: unisim.vcomponents.FDPE
     port map (
      C => \^clk\,
      CE => '1',
      D => rstdiv0_sync_r(11),
      PRE => rst_tmp,
      Q => \^rstdiv0_sync_r1_reg_rep__14_0\
    );
\rstdiv0_sync_r1_reg_rep__15\: unisim.vcomponents.FDPE
     port map (
      C => \^clk\,
      CE => '1',
      D => rstdiv0_sync_r(11),
      PRE => rst_tmp,
      Q => \^rstdiv0_sync_r1_reg_rep__15_0\
    );
\rstdiv0_sync_r1_reg_rep__16\: unisim.vcomponents.FDPE
     port map (
      C => \^clk\,
      CE => '1',
      D => rstdiv0_sync_r(11),
      PRE => rst_tmp,
      Q => \^rstdiv0_sync_r1_reg_rep__16_0\
    );
\rstdiv0_sync_r1_reg_rep__2\: unisim.vcomponents.FDPE
     port map (
      C => \^clk\,
      CE => '1',
      D => rstdiv0_sync_r(11),
      PRE => rst_tmp,
      Q => \rstdiv0_sync_r1_reg_rep__2_0\
    );
\rstdiv0_sync_r1_reg_rep__3\: unisim.vcomponents.FDPE
     port map (
      C => \^clk\,
      CE => '1',
      D => rstdiv0_sync_r(11),
      PRE => rst_tmp,
      Q => \rstdiv0_sync_r1_reg_rep__3_0\
    );
\rstdiv0_sync_r1_reg_rep__4\: unisim.vcomponents.FDPE
     port map (
      C => \^clk\,
      CE => '1',
      D => rstdiv0_sync_r(11),
      PRE => rst_tmp,
      Q => \rstdiv0_sync_r1_reg_rep__4_0\
    );
\rstdiv0_sync_r1_reg_rep__5\: unisim.vcomponents.FDPE
     port map (
      C => \^clk\,
      CE => '1',
      D => rstdiv0_sync_r(11),
      PRE => rst_tmp,
      Q => \rstdiv0_sync_r1_reg_rep__6_0\(0)
    );
\rstdiv0_sync_r1_reg_rep__6\: unisim.vcomponents.FDPE
     port map (
      C => \^clk\,
      CE => '1',
      D => rstdiv0_sync_r(11),
      PRE => rst_tmp,
      Q => \rstdiv0_sync_r1_reg_rep__6_0\(1)
    );
\rstdiv0_sync_r1_reg_rep__7\: unisim.vcomponents.FDPE
     port map (
      C => \^clk\,
      CE => '1',
      D => rstdiv0_sync_r(11),
      PRE => rst_tmp,
      Q => \rstdiv0_sync_r1_reg_rep__7_0\
    );
\rstdiv0_sync_r1_reg_rep__8\: unisim.vcomponents.FDPE
     port map (
      C => \^clk\,
      CE => '1',
      D => rstdiv0_sync_r(11),
      PRE => rst_tmp,
      Q => \rstdiv0_sync_r1_reg_rep__8_0\(0)
    );
\rstdiv0_sync_r1_reg_rep__9\: unisim.vcomponents.FDPE
     port map (
      C => \^clk\,
      CE => '1',
      D => rstdiv0_sync_r(11),
      PRE => rst_tmp,
      Q => \rstdiv0_sync_r1_reg_rep__9_0\(0)
    );
\rstdiv0_sync_r_reg[0]\: unisim.vcomponents.FDPE
     port map (
      C => \^clk\,
      CE => '1',
      D => '0',
      PRE => rst_tmp,
      Q => rstdiv0_sync_r(0)
    );
\rstdiv0_sync_r_reg[10]\: unisim.vcomponents.FDPE
     port map (
      C => \^clk\,
      CE => '1',
      D => rstdiv0_sync_r(9),
      PRE => rst_tmp,
      Q => rstdiv0_sync_r(10)
    );
\rstdiv0_sync_r_reg[11]\: unisim.vcomponents.FDPE
     port map (
      C => \^clk\,
      CE => '1',
      D => rstdiv0_sync_r(10),
      PRE => rst_tmp,
      Q => rstdiv0_sync_r(11)
    );
\rstdiv0_sync_r_reg[1]\: unisim.vcomponents.FDPE
     port map (
      C => \^clk\,
      CE => '1',
      D => rstdiv0_sync_r(0),
      PRE => rst_tmp,
      Q => rstdiv0_sync_r(1)
    );
\rstdiv0_sync_r_reg[2]\: unisim.vcomponents.FDPE
     port map (
      C => \^clk\,
      CE => '1',
      D => rstdiv0_sync_r(1),
      PRE => rst_tmp,
      Q => rstdiv0_sync_r(2)
    );
\rstdiv0_sync_r_reg[3]\: unisim.vcomponents.FDPE
     port map (
      C => \^clk\,
      CE => '1',
      D => rstdiv0_sync_r(2),
      PRE => rst_tmp,
      Q => rstdiv0_sync_r(3)
    );
\rstdiv0_sync_r_reg[4]\: unisim.vcomponents.FDPE
     port map (
      C => \^clk\,
      CE => '1',
      D => rstdiv0_sync_r(3),
      PRE => rst_tmp,
      Q => rstdiv0_sync_r(4)
    );
\rstdiv0_sync_r_reg[5]\: unisim.vcomponents.FDPE
     port map (
      C => \^clk\,
      CE => '1',
      D => rstdiv0_sync_r(4),
      PRE => rst_tmp,
      Q => rstdiv0_sync_r(5)
    );
\rstdiv0_sync_r_reg[6]\: unisim.vcomponents.FDPE
     port map (
      C => \^clk\,
      CE => '1',
      D => rstdiv0_sync_r(5),
      PRE => rst_tmp,
      Q => rstdiv0_sync_r(6)
    );
\rstdiv0_sync_r_reg[7]\: unisim.vcomponents.FDPE
     port map (
      C => \^clk\,
      CE => '1',
      D => rstdiv0_sync_r(6),
      PRE => rst_tmp,
      Q => rstdiv0_sync_r(7)
    );
\rstdiv0_sync_r_reg[8]\: unisim.vcomponents.FDPE
     port map (
      C => \^clk\,
      CE => '1',
      D => rstdiv0_sync_r(7),
      PRE => rst_tmp,
      Q => rstdiv0_sync_r(8)
    );
\rstdiv0_sync_r_reg[9]\: unisim.vcomponents.FDPE
     port map (
      C => \^clk\,
      CE => '1',
      D => rstdiv0_sync_r(8),
      PRE => rst_tmp,
      Q => rstdiv0_sync_r(9)
    );
rstdiv2_sync_r1_reg: unisim.vcomponents.FDPE
     port map (
      C => \gen_mmcm.u_bufg_clk_div2_n_0\,
      CE => '1',
      D => p_0_in,
      PRE => rst_tmp,
      Q => rstdiv2_sync_r1
    );
\rstdiv2_sync_r_reg[0]\: unisim.vcomponents.FDPE
     port map (
      C => \gen_mmcm.u_bufg_clk_div2_n_0\,
      CE => '1',
      D => '0',
      PRE => rst_tmp,
      Q => \rstdiv2_sync_r_reg_n_0_[0]\
    );
\rstdiv2_sync_r_reg[10]\: unisim.vcomponents.FDPE
     port map (
      C => \gen_mmcm.u_bufg_clk_div2_n_0\,
      CE => '1',
      D => \rstdiv2_sync_r_reg_n_0_[9]\,
      PRE => rst_tmp,
      Q => \rstdiv2_sync_r_reg_n_0_[10]\
    );
\rstdiv2_sync_r_reg[11]\: unisim.vcomponents.FDPE
     port map (
      C => \gen_mmcm.u_bufg_clk_div2_n_0\,
      CE => '1',
      D => \rstdiv2_sync_r_reg_n_0_[10]\,
      PRE => rst_tmp,
      Q => p_0_in
    );
\rstdiv2_sync_r_reg[1]\: unisim.vcomponents.FDPE
     port map (
      C => \gen_mmcm.u_bufg_clk_div2_n_0\,
      CE => '1',
      D => \rstdiv2_sync_r_reg_n_0_[0]\,
      PRE => rst_tmp,
      Q => \rstdiv2_sync_r_reg_n_0_[1]\
    );
\rstdiv2_sync_r_reg[2]\: unisim.vcomponents.FDPE
     port map (
      C => \gen_mmcm.u_bufg_clk_div2_n_0\,
      CE => '1',
      D => \rstdiv2_sync_r_reg_n_0_[1]\,
      PRE => rst_tmp,
      Q => \rstdiv2_sync_r_reg_n_0_[2]\
    );
\rstdiv2_sync_r_reg[3]\: unisim.vcomponents.FDPE
     port map (
      C => \gen_mmcm.u_bufg_clk_div2_n_0\,
      CE => '1',
      D => \rstdiv2_sync_r_reg_n_0_[2]\,
      PRE => rst_tmp,
      Q => \rstdiv2_sync_r_reg_n_0_[3]\
    );
\rstdiv2_sync_r_reg[4]\: unisim.vcomponents.FDPE
     port map (
      C => \gen_mmcm.u_bufg_clk_div2_n_0\,
      CE => '1',
      D => \rstdiv2_sync_r_reg_n_0_[3]\,
      PRE => rst_tmp,
      Q => \rstdiv2_sync_r_reg_n_0_[4]\
    );
\rstdiv2_sync_r_reg[5]\: unisim.vcomponents.FDPE
     port map (
      C => \gen_mmcm.u_bufg_clk_div2_n_0\,
      CE => '1',
      D => \rstdiv2_sync_r_reg_n_0_[4]\,
      PRE => rst_tmp,
      Q => \rstdiv2_sync_r_reg_n_0_[5]\
    );
\rstdiv2_sync_r_reg[6]\: unisim.vcomponents.FDPE
     port map (
      C => \gen_mmcm.u_bufg_clk_div2_n_0\,
      CE => '1',
      D => \rstdiv2_sync_r_reg_n_0_[5]\,
      PRE => rst_tmp,
      Q => \rstdiv2_sync_r_reg_n_0_[6]\
    );
\rstdiv2_sync_r_reg[7]\: unisim.vcomponents.FDPE
     port map (
      C => \gen_mmcm.u_bufg_clk_div2_n_0\,
      CE => '1',
      D => \rstdiv2_sync_r_reg_n_0_[6]\,
      PRE => rst_tmp,
      Q => \rstdiv2_sync_r_reg_n_0_[7]\
    );
\rstdiv2_sync_r_reg[8]\: unisim.vcomponents.FDPE
     port map (
      C => \gen_mmcm.u_bufg_clk_div2_n_0\,
      CE => '1',
      D => \rstdiv2_sync_r_reg_n_0_[7]\,
      PRE => rst_tmp,
      Q => \rstdiv2_sync_r_reg_n_0_[8]\
    );
\rstdiv2_sync_r_reg[9]\: unisim.vcomponents.FDPE
     port map (
      C => \gen_mmcm.u_bufg_clk_div2_n_0\,
      CE => '1',
      D => \rstdiv2_sync_r_reg_n_0_[8]\,
      PRE => rst_tmp,
      Q => \rstdiv2_sync_r_reg_n_0_[9]\
    );
\samp_edge_cnt0_r[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^rstdiv0_sync_r1_reg_rep__15_0\,
      I1 => samp_edge_cnt0_en_r,
      O => \rstdiv0_sync_r1_reg_rep__15_2\
    );
\sync_cntr[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^rstdiv0_sync_r1_reg_rep__14_0\,
      I1 => device_temp_sync_r4_neq_r3,
      O => \rstdiv0_sync_r1_reg_rep__14_1\(0)
    );
\tap_cnt_cpt_r[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^rstdiv0_sync_r1_reg_rep__15_0\,
      I1 => \tap_cnt_cpt_r_reg[5]\,
      O => \rstdiv0_sync_r1_reg_rep__15_1\(0)
    );
u_bufg_clkdiv0: unisim.vcomponents.BUFG
     port map (
      I => clk_pll_i,
      O => \^clk\
    );
u_bufh_pll_clk3: unisim.vcomponents.BUFH
     port map (
      I => pll_clk3_out,
      O => pll_clk3
    );
\wait_cnt[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^rstdiv0_sync_r1_reg_rep__14_0\,
      I1 => po_cnt_dec,
      O => SS(0)
    );
\wait_cnt_r[3]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^rstdiv0_sync_r1_reg_rep__15_0\,
      I1 => pi_cnt_dec,
      O => \rstdiv0_sync_r1_reg_rep__15_3\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity mig_7series_nosysclock_mig_7series_v4_2_iodelay_ctrl is
  port (
    rst_tmp : out STD_LOGIC;
    AS : out STD_LOGIC_VECTOR ( 0 to 0 );
    \rstdiv2_sync_r_reg[11]\ : in STD_LOGIC;
    ref_dll_lock : in STD_LOGIC;
    sys_rst : in STD_LOGIC;
    clk_ref_i : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of mig_7series_nosysclock_mig_7series_v4_2_iodelay_ctrl : entity is "mig_7series_v4_2_iodelay_ctrl";
end mig_7series_nosysclock_mig_7series_v4_2_iodelay_ctrl;

architecture STRUCTURE of mig_7series_nosysclock_mig_7series_v4_2_iodelay_ctrl is
  signal \^as\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \clk_ref_200.u_bufg_clk_ref_n_0\ : STD_LOGIC;
  signal iodelay_ctrl_rdy : STD_LOGIC_VECTOR ( 0 to 0 );
  signal p_0_in : STD_LOGIC_VECTOR ( 14 downto 1 );
  signal rst_ref : STD_LOGIC_VECTOR ( 0 to 0 );
  signal sys_rst_i : STD_LOGIC;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sys_rst_i : signal is "true";
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \clk_ref_200.u_bufg_clk_ref\ : label is "PRIMITIVE";
  attribute syn_maxfan : string;
  attribute syn_maxfan of \rst_ref_sync_r_reg[0][0]\ : label is "10";
  attribute syn_maxfan of \rst_ref_sync_r_reg[0][10]\ : label is "10";
  attribute syn_maxfan of \rst_ref_sync_r_reg[0][11]\ : label is "10";
  attribute syn_maxfan of \rst_ref_sync_r_reg[0][12]\ : label is "10";
  attribute syn_maxfan of \rst_ref_sync_r_reg[0][13]\ : label is "10";
  attribute syn_maxfan of \rst_ref_sync_r_reg[0][14]\ : label is "10";
  attribute syn_maxfan of \rst_ref_sync_r_reg[0][1]\ : label is "10";
  attribute syn_maxfan of \rst_ref_sync_r_reg[0][2]\ : label is "10";
  attribute syn_maxfan of \rst_ref_sync_r_reg[0][3]\ : label is "10";
  attribute syn_maxfan of \rst_ref_sync_r_reg[0][4]\ : label is "10";
  attribute syn_maxfan of \rst_ref_sync_r_reg[0][5]\ : label is "10";
  attribute syn_maxfan of \rst_ref_sync_r_reg[0][6]\ : label is "10";
  attribute syn_maxfan of \rst_ref_sync_r_reg[0][7]\ : label is "10";
  attribute syn_maxfan of \rst_ref_sync_r_reg[0][8]\ : label is "10";
  attribute syn_maxfan of \rst_ref_sync_r_reg[0][9]\ : label is "10";
  attribute BOX_TYPE of u_idelayctrl_200 : label is "PRIMITIVE";
  attribute IODELAY_GROUP : string;
  attribute IODELAY_GROUP of u_idelayctrl_200 : label is "MIG_7SERIES_NOSYSCLOCK_IODELAY_MIG0";
  attribute BOX_TYPE of u_sys_rst_ibuf : label is "PRIMITIVE";
  attribute CAPACITANCE : string;
  attribute CAPACITANCE of u_sys_rst_ibuf : label is "DONT_CARE";
  attribute IBUF_DELAY_VALUE : string;
  attribute IBUF_DELAY_VALUE of u_sys_rst_ibuf : label is "0";
  attribute IFD_DELAY_VALUE : string;
  attribute IFD_DELAY_VALUE of u_sys_rst_ibuf : label is "AUTO";
begin
  AS(0) <= \^as\(0);
\clk_ref_200.u_bufg_clk_ref\: unisim.vcomponents.BUFG
     port map (
      I => clk_ref_i,
      O => \clk_ref_200.u_bufg_clk_ref_n_0\
    );
\rst_ref_sync_r[0][14]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sys_rst_i,
      O => \^as\(0)
    );
\rst_ref_sync_r_reg[0][0]\: unisim.vcomponents.FDPE
     port map (
      C => \clk_ref_200.u_bufg_clk_ref_n_0\,
      CE => '1',
      D => '0',
      PRE => \^as\(0),
      Q => p_0_in(1)
    );
\rst_ref_sync_r_reg[0][10]\: unisim.vcomponents.FDPE
     port map (
      C => \clk_ref_200.u_bufg_clk_ref_n_0\,
      CE => '1',
      D => p_0_in(10),
      PRE => \^as\(0),
      Q => p_0_in(11)
    );
\rst_ref_sync_r_reg[0][11]\: unisim.vcomponents.FDPE
     port map (
      C => \clk_ref_200.u_bufg_clk_ref_n_0\,
      CE => '1',
      D => p_0_in(11),
      PRE => \^as\(0),
      Q => p_0_in(12)
    );
\rst_ref_sync_r_reg[0][12]\: unisim.vcomponents.FDPE
     port map (
      C => \clk_ref_200.u_bufg_clk_ref_n_0\,
      CE => '1',
      D => p_0_in(12),
      PRE => \^as\(0),
      Q => p_0_in(13)
    );
\rst_ref_sync_r_reg[0][13]\: unisim.vcomponents.FDPE
     port map (
      C => \clk_ref_200.u_bufg_clk_ref_n_0\,
      CE => '1',
      D => p_0_in(13),
      PRE => \^as\(0),
      Q => p_0_in(14)
    );
\rst_ref_sync_r_reg[0][14]\: unisim.vcomponents.FDPE
     port map (
      C => \clk_ref_200.u_bufg_clk_ref_n_0\,
      CE => '1',
      D => p_0_in(14),
      PRE => \^as\(0),
      Q => rst_ref(0)
    );
\rst_ref_sync_r_reg[0][1]\: unisim.vcomponents.FDPE
     port map (
      C => \clk_ref_200.u_bufg_clk_ref_n_0\,
      CE => '1',
      D => p_0_in(1),
      PRE => \^as\(0),
      Q => p_0_in(2)
    );
\rst_ref_sync_r_reg[0][2]\: unisim.vcomponents.FDPE
     port map (
      C => \clk_ref_200.u_bufg_clk_ref_n_0\,
      CE => '1',
      D => p_0_in(2),
      PRE => \^as\(0),
      Q => p_0_in(3)
    );
\rst_ref_sync_r_reg[0][3]\: unisim.vcomponents.FDPE
     port map (
      C => \clk_ref_200.u_bufg_clk_ref_n_0\,
      CE => '1',
      D => p_0_in(3),
      PRE => \^as\(0),
      Q => p_0_in(4)
    );
\rst_ref_sync_r_reg[0][4]\: unisim.vcomponents.FDPE
     port map (
      C => \clk_ref_200.u_bufg_clk_ref_n_0\,
      CE => '1',
      D => p_0_in(4),
      PRE => \^as\(0),
      Q => p_0_in(5)
    );
\rst_ref_sync_r_reg[0][5]\: unisim.vcomponents.FDPE
     port map (
      C => \clk_ref_200.u_bufg_clk_ref_n_0\,
      CE => '1',
      D => p_0_in(5),
      PRE => \^as\(0),
      Q => p_0_in(6)
    );
\rst_ref_sync_r_reg[0][6]\: unisim.vcomponents.FDPE
     port map (
      C => \clk_ref_200.u_bufg_clk_ref_n_0\,
      CE => '1',
      D => p_0_in(6),
      PRE => \^as\(0),
      Q => p_0_in(7)
    );
\rst_ref_sync_r_reg[0][7]\: unisim.vcomponents.FDPE
     port map (
      C => \clk_ref_200.u_bufg_clk_ref_n_0\,
      CE => '1',
      D => p_0_in(7),
      PRE => \^as\(0),
      Q => p_0_in(8)
    );
\rst_ref_sync_r_reg[0][8]\: unisim.vcomponents.FDPE
     port map (
      C => \clk_ref_200.u_bufg_clk_ref_n_0\,
      CE => '1',
      D => p_0_in(8),
      PRE => \^as\(0),
      Q => p_0_in(9)
    );
\rst_ref_sync_r_reg[0][9]\: unisim.vcomponents.FDPE
     port map (
      C => \clk_ref_200.u_bufg_clk_ref_n_0\,
      CE => '1',
      D => p_0_in(9),
      PRE => \^as\(0),
      Q => p_0_in(10)
    );
\rstdiv2_sync_r[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \rstdiv2_sync_r_reg[11]\,
      I1 => iodelay_ctrl_rdy(0),
      I2 => sys_rst_i,
      I3 => ref_dll_lock,
      O => rst_tmp
    );
u_idelayctrl_200: unisim.vcomponents.IDELAYCTRL
    generic map(
      SIM_DEVICE => "7SERIES"
    )
        port map (
      RDY => iodelay_ctrl_rdy(0),
      REFCLK => \clk_ref_200.u_bufg_clk_ref_n_0\,
      RST => rst_ref(0)
    );
u_sys_rst_ibuf: unisim.vcomponents.IBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => sys_rst,
      O => sys_rst_i
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity mig_7series_nosysclock_mig_7series_v4_2_rank_cntrl is
  port (
    \periodic_rd_generation.read_this_rank_r1\ : out STD_LOGIC;
    inhbt_act_faw_r : out STD_LOGIC;
    \periodic_rd_generation.periodic_rd_request_r\ : out STD_LOGIC;
    \periodic_rd_generation.periodic_rd_cntr1_r\ : out STD_LOGIC;
    \refresh_generation.refresh_bank_r\ : out STD_LOGIC;
    \rstdiv0_sync_r1_reg_rep__16\ : out STD_LOGIC;
    \wtr_timer.wtr_cnt_r_reg[1]_0\ : out STD_LOGIC;
    act_this_rank : in STD_LOGIC;
    CLK : in STD_LOGIC;
    \periodic_rd_generation.read_this_rank\ : in STD_LOGIC;
    \periodic_rd_generation.periodic_rd_request_r_reg_0\ : in STD_LOGIC;
    \periodic_rd_generation.periodic_rd_cntr1_r_reg_0\ : in STD_LOGIC;
    \periodic_rd_generation.periodic_rd_cntr1_r_reg_1\ : in STD_LOGIC;
    \refresh_generation.refresh_bank_r_reg[0]_0\ : in STD_LOGIC;
    \periodic_rd_generation.periodic_rd_timer_r_reg[2]_0\ : in STD_LOGIC;
    clear_periodic_rd_request : in STD_LOGIC;
    \periodic_rd_generation.periodic_rd_request_r_reg_1\ : in STD_LOGIC;
    \rtw_timer.rtw_cnt_r_reg[2]_0\ : in STD_LOGIC;
    \rtw_timer.rtw_cnt_r_reg[1]_0\ : in STD_LOGIC;
    \inhbt_act_faw.inhbt_act_faw_r_reg_0\ : in STD_LOGIC;
    \inhbt_act_faw.faw_cnt_r_reg[0]_0\ : in STD_LOGIC;
    \wtr_timer.wtr_cnt_r_reg[1]_1\ : in STD_LOGIC;
    \periodic_rd_generation.periodic_rd_timer_r_reg[2]_1\ : in STD_LOGIC;
    maint_prescaler_tick_r : in STD_LOGIC;
    \grant_r[2]_i_2\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of mig_7series_nosysclock_mig_7series_v4_2_rank_cntrl : entity is "mig_7series_v4_2_rank_cntrl";
end mig_7series_nosysclock_mig_7series_v4_2_rank_cntrl;

architecture STRUCTURE of mig_7series_nosysclock_mig_7series_v4_2_rank_cntrl is
  signal \inhbt_act_faw.act_delayed\ : STD_LOGIC;
  signal \inhbt_act_faw.faw_cnt_r\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \inhbt_act_faw.faw_cnt_r[0]_i_1_n_0\ : STD_LOGIC;
  signal \inhbt_act_faw.faw_cnt_r[1]_i_1_n_0\ : STD_LOGIC;
  signal \inhbt_act_faw.faw_cnt_r[2]_i_1_n_0\ : STD_LOGIC;
  signal \inhbt_act_faw.inhbt_act_faw_r_i_1_n_0\ : STD_LOGIC;
  signal \^periodic_rd_generation.periodic_rd_cntr1_r\ : STD_LOGIC;
  signal \^periodic_rd_generation.periodic_rd_request_r\ : STD_LOGIC;
  signal \periodic_rd_generation.periodic_rd_request_r_i_1_n_0\ : STD_LOGIC;
  signal \periodic_rd_generation.periodic_rd_request_r_i_2_n_0\ : STD_LOGIC;
  signal \periodic_rd_generation.periodic_rd_timer_r\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \periodic_rd_generation.periodic_rd_timer_r[0]_i_1_n_0\ : STD_LOGIC;
  signal \periodic_rd_generation.periodic_rd_timer_r[1]_i_1_n_0\ : STD_LOGIC;
  signal \periodic_rd_generation.periodic_rd_timer_r[2]_i_1_n_0\ : STD_LOGIC;
  signal \periodic_rd_generation.read_this_rank_r\ : STD_LOGIC;
  signal \rtw_timer.rtw_cnt_ns\ : STD_LOGIC_VECTOR ( 2 downto 1 );
  signal \rtw_timer.rtw_cnt_r\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \rtw_timer.rtw_cnt_r[0]_i_1_n_0\ : STD_LOGIC;
  signal \wtr_timer.wtr_cnt_ns\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \wtr_timer.wtr_cnt_r\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \wtr_timer.wtr_cnt_r[2]_i_1_n_0\ : STD_LOGIC;
  signal \NLW_inhbt_act_faw.SRLC32E0_Q31_UNCONNECTED\ : STD_LOGIC;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \inhbt_act_faw.SRLC32E0\ : label is "PRIMITIVE";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \inhbt_act_faw.SRLC32E0\ : label is "\u_mig_7series_nosysclock_mig/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_cntrl ";
  attribute srl_name : string;
  attribute srl_name of \inhbt_act_faw.SRLC32E0\ : label is "\u_mig_7series_nosysclock_mig/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_cntrl[0].rank_cntrl0/inhbt_act_faw.SRLC32E0 ";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \inhbt_act_faw.faw_cnt_r[0]_i_1\ : label is "soft_lutpair545";
  attribute SOFT_HLUTNM of \inhbt_act_faw.faw_cnt_r[1]_i_1\ : label is "soft_lutpair545";
  attribute SOFT_HLUTNM of \rtw_timer.rtw_cnt_r[0]_i_1\ : label is "soft_lutpair546";
  attribute SOFT_HLUTNM of \rtw_timer.rtw_cnt_r[2]_i_1\ : label is "soft_lutpair546";
  attribute SOFT_HLUTNM of \wtr_timer.wtr_cnt_r[0]_i_1\ : label is "soft_lutpair547";
  attribute SOFT_HLUTNM of \wtr_timer.wtr_cnt_r[2]_i_1\ : label is "soft_lutpair547";
begin
  \periodic_rd_generation.periodic_rd_cntr1_r\ <= \^periodic_rd_generation.periodic_rd_cntr1_r\;
  \periodic_rd_generation.periodic_rd_request_r\ <= \^periodic_rd_generation.periodic_rd_request_r\;
\grant_r[3]_i_6__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAAB"
    )
        port map (
      I0 => \grant_r[2]_i_2\,
      I1 => \rtw_timer.rtw_cnt_r\(2),
      I2 => \rtw_timer.rtw_cnt_r\(1),
      I3 => \rtw_timer.rtw_cnt_r_reg[1]_0\,
      O => \rstdiv0_sync_r1_reg_rep__16\
    );
\grant_r[3]_i_8__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F1F0"
    )
        port map (
      I0 => \wtr_timer.wtr_cnt_r\(1),
      I1 => \wtr_timer.wtr_cnt_r\(2),
      I2 => \grant_r[2]_i_2\,
      I3 => \wtr_timer.wtr_cnt_r_reg[1]_1\,
      O => \wtr_timer.wtr_cnt_r_reg[1]_0\
    );
\inhbt_act_faw.SRLC32E0\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00010",
      CE => '1',
      CLK => CLK,
      D => act_this_rank,
      Q => \inhbt_act_faw.act_delayed\,
      Q31 => \NLW_inhbt_act_faw.SRLC32E0_Q31_UNCONNECTED\
    );
\inhbt_act_faw.faw_cnt_r[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1441"
    )
        port map (
      I0 => \inhbt_act_faw.inhbt_act_faw_r_reg_0\,
      I1 => \inhbt_act_faw.act_delayed\,
      I2 => \inhbt_act_faw.faw_cnt_r_reg[0]_0\,
      I3 => \inhbt_act_faw.faw_cnt_r\(0),
      O => \inhbt_act_faw.faw_cnt_r[0]_i_1_n_0\
    );
\inhbt_act_faw.faw_cnt_r[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"44411444"
    )
        port map (
      I0 => \inhbt_act_faw.inhbt_act_faw_r_reg_0\,
      I1 => \inhbt_act_faw.faw_cnt_r\(1),
      I2 => \inhbt_act_faw.faw_cnt_r_reg[0]_0\,
      I3 => \inhbt_act_faw.act_delayed\,
      I4 => \inhbt_act_faw.faw_cnt_r\(0),
      O => \inhbt_act_faw.faw_cnt_r[1]_i_1_n_0\
    );
\inhbt_act_faw.faw_cnt_r[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5041505050501450"
    )
        port map (
      I0 => \inhbt_act_faw.inhbt_act_faw_r_reg_0\,
      I1 => \inhbt_act_faw.faw_cnt_r\(1),
      I2 => \inhbt_act_faw.faw_cnt_r\(2),
      I3 => \inhbt_act_faw.faw_cnt_r\(0),
      I4 => \inhbt_act_faw.faw_cnt_r_reg[0]_0\,
      I5 => \inhbt_act_faw.act_delayed\,
      O => \inhbt_act_faw.faw_cnt_r[2]_i_1_n_0\
    );
\inhbt_act_faw.faw_cnt_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \inhbt_act_faw.faw_cnt_r[0]_i_1_n_0\,
      Q => \inhbt_act_faw.faw_cnt_r\(0),
      R => '0'
    );
\inhbt_act_faw.faw_cnt_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \inhbt_act_faw.faw_cnt_r[1]_i_1_n_0\,
      Q => \inhbt_act_faw.faw_cnt_r\(1),
      R => '0'
    );
\inhbt_act_faw.faw_cnt_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \inhbt_act_faw.faw_cnt_r[2]_i_1_n_0\,
      Q => \inhbt_act_faw.faw_cnt_r\(2),
      R => '0'
    );
\inhbt_act_faw.inhbt_act_faw_r_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000020000220"
    )
        port map (
      I0 => \inhbt_act_faw.faw_cnt_r\(2),
      I1 => \inhbt_act_faw.inhbt_act_faw_r_reg_0\,
      I2 => \inhbt_act_faw.act_delayed\,
      I3 => \inhbt_act_faw.faw_cnt_r_reg[0]_0\,
      I4 => \inhbt_act_faw.faw_cnt_r\(0),
      I5 => \inhbt_act_faw.faw_cnt_r\(1),
      O => \inhbt_act_faw.inhbt_act_faw_r_i_1_n_0\
    );
\inhbt_act_faw.inhbt_act_faw_r_reg\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \inhbt_act_faw.inhbt_act_faw_r_i_1_n_0\,
      Q => inhbt_act_faw_r,
      R => '0'
    );
\periodic_rd_generation.periodic_rd_cntr1_r_reg\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \periodic_rd_generation.periodic_rd_cntr1_r_reg_1\,
      Q => \^periodic_rd_generation.periodic_rd_cntr1_r\,
      R => \periodic_rd_generation.periodic_rd_cntr1_r_reg_0\
    );
\periodic_rd_generation.periodic_rd_request_r_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00545454FFFFFFFF"
    )
        port map (
      I0 => \periodic_rd_generation.periodic_rd_timer_r_reg[2]_0\,
      I1 => \periodic_rd_generation.periodic_rd_request_r_i_2_n_0\,
      I2 => \^periodic_rd_generation.periodic_rd_request_r\,
      I3 => clear_periodic_rd_request,
      I4 => \^periodic_rd_generation.periodic_rd_cntr1_r\,
      I5 => \periodic_rd_generation.periodic_rd_request_r_reg_1\,
      O => \periodic_rd_generation.periodic_rd_request_r_i_1_n_0\
    );
\periodic_rd_generation.periodic_rd_request_r_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
        port map (
      I0 => \periodic_rd_generation.periodic_rd_timer_r\(1),
      I1 => maint_prescaler_tick_r,
      I2 => \periodic_rd_generation.periodic_rd_timer_r\(0),
      I3 => \periodic_rd_generation.periodic_rd_timer_r\(2),
      O => \periodic_rd_generation.periodic_rd_request_r_i_2_n_0\
    );
\periodic_rd_generation.periodic_rd_request_r_reg\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \periodic_rd_generation.periodic_rd_request_r_i_1_n_0\,
      Q => \^periodic_rd_generation.periodic_rd_request_r\,
      R => \periodic_rd_generation.periodic_rd_request_r_reg_0\
    );
\periodic_rd_generation.periodic_rd_timer_r[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBFFFFBBBFFFFBBB"
    )
        port map (
      I0 => \periodic_rd_generation.periodic_rd_timer_r_reg[2]_0\,
      I1 => \periodic_rd_generation.periodic_rd_timer_r_reg[2]_1\,
      I2 => \periodic_rd_generation.periodic_rd_timer_r\(1),
      I3 => maint_prescaler_tick_r,
      I4 => \periodic_rd_generation.periodic_rd_timer_r\(0),
      I5 => \periodic_rd_generation.periodic_rd_timer_r\(2),
      O => \periodic_rd_generation.periodic_rd_timer_r[0]_i_1_n_0\
    );
\periodic_rd_generation.periodic_rd_timer_r[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4040044040400040"
    )
        port map (
      I0 => \periodic_rd_generation.periodic_rd_timer_r_reg[2]_0\,
      I1 => \periodic_rd_generation.periodic_rd_timer_r_reg[2]_1\,
      I2 => \periodic_rd_generation.periodic_rd_timer_r\(1),
      I3 => maint_prescaler_tick_r,
      I4 => \periodic_rd_generation.periodic_rd_timer_r\(0),
      I5 => \periodic_rd_generation.periodic_rd_timer_r\(2),
      O => \periodic_rd_generation.periodic_rd_timer_r[1]_i_1_n_0\
    );
\periodic_rd_generation.periodic_rd_timer_r[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFBFFBFBBBBBB"
    )
        port map (
      I0 => \periodic_rd_generation.periodic_rd_timer_r_reg[2]_0\,
      I1 => \periodic_rd_generation.periodic_rd_timer_r_reg[2]_1\,
      I2 => \periodic_rd_generation.periodic_rd_timer_r\(1),
      I3 => maint_prescaler_tick_r,
      I4 => \periodic_rd_generation.periodic_rd_timer_r\(0),
      I5 => \periodic_rd_generation.periodic_rd_timer_r\(2),
      O => \periodic_rd_generation.periodic_rd_timer_r[2]_i_1_n_0\
    );
\periodic_rd_generation.periodic_rd_timer_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \periodic_rd_generation.periodic_rd_timer_r[0]_i_1_n_0\,
      Q => \periodic_rd_generation.periodic_rd_timer_r\(0),
      R => '0'
    );
\periodic_rd_generation.periodic_rd_timer_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \periodic_rd_generation.periodic_rd_timer_r[1]_i_1_n_0\,
      Q => \periodic_rd_generation.periodic_rd_timer_r\(1),
      R => '0'
    );
\periodic_rd_generation.periodic_rd_timer_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \periodic_rd_generation.periodic_rd_timer_r[2]_i_1_n_0\,
      Q => \periodic_rd_generation.periodic_rd_timer_r\(2),
      R => '0'
    );
\periodic_rd_generation.read_this_rank_r1_reg\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \periodic_rd_generation.read_this_rank_r\,
      Q => \periodic_rd_generation.read_this_rank_r1\,
      R => '0'
    );
\periodic_rd_generation.read_this_rank_r_reg\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \periodic_rd_generation.read_this_rank\,
      Q => \periodic_rd_generation.read_this_rank_r\,
      R => '0'
    );
\refresh_generation.refresh_bank_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \refresh_generation.refresh_bank_r_reg[0]_0\,
      Q => \refresh_generation.refresh_bank_r\,
      R => '0'
    );
\rtw_timer.rtw_cnt_r[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00001110"
    )
        port map (
      I0 => \rtw_timer.rtw_cnt_r\(0),
      I1 => \rtw_timer.rtw_cnt_r_reg[2]_0\,
      I2 => \rtw_timer.rtw_cnt_r\(2),
      I3 => \rtw_timer.rtw_cnt_r\(1),
      I4 => \rtw_timer.rtw_cnt_r_reg[1]_0\,
      O => \rtw_timer.rtw_cnt_r[0]_i_1_n_0\
    );
\rtw_timer.rtw_cnt_r[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00002210"
    )
        port map (
      I0 => \rtw_timer.rtw_cnt_r\(0),
      I1 => \rtw_timer.rtw_cnt_r_reg[2]_0\,
      I2 => \rtw_timer.rtw_cnt_r\(2),
      I3 => \rtw_timer.rtw_cnt_r\(1),
      I4 => \rtw_timer.rtw_cnt_r_reg[1]_0\,
      O => \rtw_timer.rtw_cnt_ns\(1)
    );
\rtw_timer.rtw_cnt_r[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FEAA"
    )
        port map (
      I0 => \rtw_timer.rtw_cnt_r_reg[1]_0\,
      I1 => \rtw_timer.rtw_cnt_r\(0),
      I2 => \rtw_timer.rtw_cnt_r\(1),
      I3 => \rtw_timer.rtw_cnt_r\(2),
      I4 => \rtw_timer.rtw_cnt_r_reg[2]_0\,
      O => \rtw_timer.rtw_cnt_ns\(2)
    );
\rtw_timer.rtw_cnt_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \rtw_timer.rtw_cnt_r[0]_i_1_n_0\,
      Q => \rtw_timer.rtw_cnt_r\(0),
      R => '0'
    );
\rtw_timer.rtw_cnt_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \rtw_timer.rtw_cnt_ns\(1),
      Q => \rtw_timer.rtw_cnt_r\(1),
      R => '0'
    );
\rtw_timer.rtw_cnt_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \rtw_timer.rtw_cnt_ns\(2),
      Q => \rtw_timer.rtw_cnt_r\(2),
      R => '0'
    );
\wtr_timer.wtr_cnt_r[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00002220"
    )
        port map (
      I0 => \wtr_timer.wtr_cnt_r_reg[1]_1\,
      I1 => \inhbt_act_faw.inhbt_act_faw_r_reg_0\,
      I2 => \wtr_timer.wtr_cnt_r\(2),
      I3 => \wtr_timer.wtr_cnt_r\(1),
      I4 => \wtr_timer.wtr_cnt_r\(0),
      O => \wtr_timer.wtr_cnt_ns\(0)
    );
\wtr_timer.wtr_cnt_r[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F55D"
    )
        port map (
      I0 => \wtr_timer.wtr_cnt_r_reg[1]_1\,
      I1 => \wtr_timer.wtr_cnt_r\(2),
      I2 => \wtr_timer.wtr_cnt_r\(1),
      I3 => \wtr_timer.wtr_cnt_r\(0),
      I4 => \inhbt_act_faw.inhbt_act_faw_r_reg_0\,
      O => \wtr_timer.wtr_cnt_ns\(1)
    );
\wtr_timer.wtr_cnt_r[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"44405555"
    )
        port map (
      I0 => \inhbt_act_faw.inhbt_act_faw_r_reg_0\,
      I1 => \wtr_timer.wtr_cnt_r\(2),
      I2 => \wtr_timer.wtr_cnt_r\(1),
      I3 => \wtr_timer.wtr_cnt_r\(0),
      I4 => \wtr_timer.wtr_cnt_r_reg[1]_1\,
      O => \wtr_timer.wtr_cnt_r[2]_i_1_n_0\
    );
\wtr_timer.wtr_cnt_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \wtr_timer.wtr_cnt_ns\(0),
      Q => \wtr_timer.wtr_cnt_r\(0),
      R => '0'
    );
\wtr_timer.wtr_cnt_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \wtr_timer.wtr_cnt_ns\(1),
      Q => \wtr_timer.wtr_cnt_r\(1),
      R => '0'
    );
\wtr_timer.wtr_cnt_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \wtr_timer.wtr_cnt_r[2]_i_1_n_0\,
      Q => \wtr_timer.wtr_cnt_r\(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity mig_7series_nosysclock_mig_7series_v4_2_round_robin_arb is
  port (
    \maintenance_request.maint_rank_r_lcl_reg[0]\ : out STD_LOGIC;
    app_sr_req_0 : out STD_LOGIC;
    \maintenance_request.maint_sre_ns\ : out STD_LOGIC;
    \maintenance_request.maint_zq_r_lcl_reg\ : out STD_LOGIC;
    \maintenance_request.maint_rank_r_lcl_reg[0]_0\ : in STD_LOGIC;
    \last_master_r_reg[2]_0\ : in STD_LOGIC;
    \maintenance_request.new_maint_rank_r\ : in STD_LOGIC;
    \maintenance_request.upd_last_master_r\ : in STD_LOGIC;
    \sr_cntrl.sre_request_logic.sre_request_r\ : in STD_LOGIC;
    \grant_r_reg[0]_0\ : in STD_LOGIC;
    maint_sre_r : in STD_LOGIC;
    inhbt_srx : in STD_LOGIC;
    app_sr_req : in STD_LOGIC;
    \maintenance_request.maint_srx_r_lcl_reg\ : in STD_LOGIC;
    \maintenance_request.maint_zq_r_lcl_reg_0\ : in STD_LOGIC;
    \zq_cntrl.zq_request_logic.zq_request_r\ : in STD_LOGIC;
    \refresh_generation.refresh_bank_r\ : in STD_LOGIC;
    CLK : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of mig_7series_nosysclock_mig_7series_v4_2_round_robin_arb : entity is "mig_7series_v4_2_round_robin_arb";
end mig_7series_nosysclock_mig_7series_v4_2_round_robin_arb;

architecture STRUCTURE of mig_7series_nosysclock_mig_7series_v4_2_round_robin_arb is
  signal \^app_sr_req_0\ : STD_LOGIC;
  signal \grant_r[0]_i_1_n_0\ : STD_LOGIC;
  signal \grant_r[1]_i_1__1_n_0\ : STD_LOGIC;
  signal \grant_r[1]_i_2_n_0\ : STD_LOGIC;
  signal \grant_r[1]_i_3_n_0\ : STD_LOGIC;
  signal \grant_r[2]_i_1_n_0\ : STD_LOGIC;
  signal last_master_r : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \last_master_r[0]_i_1__2_n_0\ : STD_LOGIC;
  signal \last_master_r[1]_i_1__2_n_0\ : STD_LOGIC;
  signal \last_master_r[2]_i_1_n_0\ : STD_LOGIC;
  signal \maintenance_request.maint_grant_r\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \maintenance_request.maint_rank_r_lcl[0]_i_2_n_0\ : STD_LOGIC;
  signal \^maintenance_request.maint_sre_ns\ : STD_LOGIC;
  signal \maintenance_request.maint_sre_r_lcl_i_3_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \grant_r[1]_i_3\ : label is "soft_lutpair549";
  attribute SOFT_HLUTNM of \last_master_r[0]_i_1__2\ : label is "soft_lutpair548";
  attribute SOFT_HLUTNM of \last_master_r[1]_i_1__2\ : label is "soft_lutpair549";
  attribute SOFT_HLUTNM of \maintenance_request.maint_sre_r_lcl_i_3\ : label is "soft_lutpair548";
begin
  app_sr_req_0 <= \^app_sr_req_0\;
  \maintenance_request.maint_sre_ns\ <= \^maintenance_request.maint_sre_ns\;
\grant_r[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000070005000700"
    )
        port map (
      I0 => \last_master_r[0]_i_1__2_n_0\,
      I1 => \zq_cntrl.zq_request_logic.zq_request_r\,
      I2 => \refresh_generation.refresh_bank_r\,
      I3 => \grant_r_reg[0]_0\,
      I4 => \sr_cntrl.sre_request_logic.sre_request_r\,
      I5 => \last_master_r[1]_i_1__2_n_0\,
      O => \grant_r[0]_i_1_n_0\
    );
\grant_r[1]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080A0A000800080"
    )
        port map (
      I0 => \zq_cntrl.zq_request_logic.zq_request_r\,
      I1 => \refresh_generation.refresh_bank_r\,
      I2 => \grant_r_reg[0]_0\,
      I3 => \grant_r[1]_i_2_n_0\,
      I4 => \last_master_r[2]_i_1_n_0\,
      I5 => \grant_r[1]_i_3_n_0\,
      O => \grant_r[1]_i_1__1_n_0\
    );
\grant_r[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00B8000000000000"
    )
        port map (
      I0 => \maintenance_request.maint_grant_r\(1),
      I1 => \maintenance_request.maint_sre_r_lcl_i_3_n_0\,
      I2 => last_master_r(1),
      I3 => \last_master_r_reg[2]_0\,
      I4 => \sr_cntrl.sre_request_logic.sre_request_r\,
      I5 => \grant_r_reg[0]_0\,
      O => \grant_r[1]_i_2_n_0\
    );
\grant_r[1]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"04F7"
    )
        port map (
      I0 => \maintenance_request.maint_grant_r\(1),
      I1 => \maintenance_request.upd_last_master_r\,
      I2 => \maintenance_request.new_maint_rank_r\,
      I3 => last_master_r(1),
      O => \grant_r[1]_i_3_n_0\
    );
\grant_r[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000A00008A8A0000"
    )
        port map (
      I0 => \sr_cntrl.sre_request_logic.sre_request_r\,
      I1 => \refresh_generation.refresh_bank_r\,
      I2 => \last_master_r[2]_i_1_n_0\,
      I3 => \last_master_r[0]_i_1__2_n_0\,
      I4 => \grant_r_reg[0]_0\,
      I5 => \zq_cntrl.zq_request_logic.zq_request_r\,
      O => \grant_r[2]_i_1_n_0\
    );
\grant_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \grant_r[0]_i_1_n_0\,
      Q => \maintenance_request.maint_grant_r\(0),
      R => '0'
    );
\grant_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \grant_r[1]_i_1__1_n_0\,
      Q => \maintenance_request.maint_grant_r\(1),
      R => '0'
    );
\grant_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \grant_r[2]_i_1_n_0\,
      Q => \maintenance_request.maint_grant_r\(2),
      R => '0'
    );
\last_master_r[0]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"45444044"
    )
        port map (
      I0 => \last_master_r_reg[2]_0\,
      I1 => last_master_r(0),
      I2 => \maintenance_request.new_maint_rank_r\,
      I3 => \maintenance_request.upd_last_master_r\,
      I4 => \maintenance_request.maint_grant_r\(0),
      O => \last_master_r[0]_i_1__2_n_0\
    );
\last_master_r[1]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"45444044"
    )
        port map (
      I0 => \last_master_r_reg[2]_0\,
      I1 => last_master_r(1),
      I2 => \maintenance_request.new_maint_rank_r\,
      I3 => \maintenance_request.upd_last_master_r\,
      I4 => \maintenance_request.maint_grant_r\(1),
      O => \last_master_r[1]_i_1__2_n_0\
    );
\last_master_r[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFEEEAEE"
    )
        port map (
      I0 => \last_master_r_reg[2]_0\,
      I1 => last_master_r(2),
      I2 => \maintenance_request.new_maint_rank_r\,
      I3 => \maintenance_request.upd_last_master_r\,
      I4 => \maintenance_request.maint_grant_r\(2),
      O => \last_master_r[2]_i_1_n_0\
    );
\last_master_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \last_master_r[0]_i_1__2_n_0\,
      Q => last_master_r(0),
      R => '0'
    );
\last_master_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \last_master_r[1]_i_1__2_n_0\,
      Q => last_master_r(1),
      R => '0'
    );
\last_master_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \last_master_r[2]_i_1_n_0\,
      Q => last_master_r(2),
      R => '0'
    );
\maintenance_request.maint_rank_r_lcl[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => \maintenance_request.maint_rank_r_lcl_reg[0]_0\,
      I1 => \^app_sr_req_0\,
      I2 => \maintenance_request.maint_rank_r_lcl[0]_i_2_n_0\,
      I3 => \^maintenance_request.maint_sre_ns\,
      O => \maintenance_request.maint_rank_r_lcl_reg[0]\
    );
\maintenance_request.maint_rank_r_lcl[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFAAFCAAAA"
    )
        port map (
      I0 => \maintenance_request.maint_zq_r_lcl_reg_0\,
      I1 => \maintenance_request.maint_grant_r\(1),
      I2 => \maintenance_request.maint_grant_r\(0),
      I3 => \maintenance_request.new_maint_rank_r\,
      I4 => \maintenance_request.upd_last_master_r\,
      I5 => \last_master_r_reg[2]_0\,
      O => \maintenance_request.maint_rank_r_lcl[0]_i_2_n_0\
    );
\maintenance_request.maint_sre_r_lcl_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFA800A8"
    )
        port map (
      I0 => maint_sre_r,
      I1 => inhbt_srx,
      I2 => app_sr_req,
      I3 => \maintenance_request.maint_sre_r_lcl_i_3_n_0\,
      I4 => \maintenance_request.maint_grant_r\(2),
      I5 => \last_master_r_reg[2]_0\,
      O => \^maintenance_request.maint_sre_ns\
    );
\maintenance_request.maint_sre_r_lcl_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \maintenance_request.upd_last_master_r\,
      I1 => \maintenance_request.new_maint_rank_r\,
      O => \maintenance_request.maint_sre_r_lcl_i_3_n_0\
    );
\maintenance_request.maint_srx_r_lcl_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1F1010101F101F10"
    )
        port map (
      I0 => app_sr_req,
      I1 => inhbt_srx,
      I2 => maint_sre_r,
      I3 => \maintenance_request.maint_srx_r_lcl_reg\,
      I4 => \maintenance_request.maint_grant_r\(2),
      I5 => \maintenance_request.maint_sre_r_lcl_i_3_n_0\,
      O => \^app_sr_req_0\
    );
\maintenance_request.maint_zq_r_lcl_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \maintenance_request.maint_zq_r_lcl_reg_0\,
      I1 => \maintenance_request.new_maint_rank_r\,
      I2 => \maintenance_request.upd_last_master_r\,
      I3 => \maintenance_request.maint_grant_r\(1),
      O => \maintenance_request.maint_zq_r_lcl_reg\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \mig_7series_nosysclock_mig_7series_v4_2_round_robin_arb__parameterized1\ is
  port (
    granted_col_r_reg : out STD_LOGIC;
    \grant_r_reg[3]_0\ : out STD_LOGIC;
    rd_wr_r_lcl_reg : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    \grant_r_reg[0]_0\ : out STD_LOGIC;
    \periodic_rd_generation.read_this_rank_r1_reg\ : out STD_LOGIC;
    \periodic_rd_generation.read_this_rank\ : out STD_LOGIC;
    DIA : out STD_LOGIC_VECTOR ( 1 downto 0 );
    col_rd_wr : out STD_LOGIC;
    mc_cmd_ns : out STD_LOGIC_VECTOR ( 0 to 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    mc_odt_ns : out STD_LOGIC_VECTOR ( 0 to 0 );
    \data_valid_2_1.offset_r_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    offset_ns0 : out STD_LOGIC;
    col_size : out STD_LOGIC;
    \grant_r_reg[1]_0\ : out STD_LOGIC;
    \grant_r_reg[3]_1\ : out STD_LOGIC;
    \grant_r_reg[1]_1\ : out STD_LOGIC;
    \grant_r_reg[2]_0\ : out STD_LOGIC;
    granted_col_r_reg_0 : out STD_LOGIC;
    col_data_buf_addr : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \grant_r_reg[3]_2\ : out STD_LOGIC;
    granted_col_r_reg_1 : out STD_LOGIC_VECTOR ( 10 downto 0 );
    granted_col_r_reg_2 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \grant_r_reg[3]_3\ : out STD_LOGIC;
    granted_col_r_reg_3 : out STD_LOGIC;
    \cmd_pipe_plus.mc_data_offset_reg[0]\ : in STD_LOGIC;
    col_rd_wr_r : in STD_LOGIC;
    \grant_r_reg[1]_2\ : in STD_LOGIC;
    \grant_r_reg[3]_4\ : in STD_LOGIC;
    \grant_r_reg[1]_3\ : in STD_LOGIC;
    \grant_r_reg[1]_4\ : in STD_LOGIC;
    \periodic_rd_generation.read_this_rank_r1\ : in STD_LOGIC;
    rd_this_rank_r : in STD_LOGIC_VECTOR ( 3 downto 0 );
    req_periodic_rd_r : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \col_mux.col_periodic_rd_r\ : in STD_LOGIC;
    \data_valid_2_1.offset_r_reg[0]_0\ : in STD_LOGIC;
    DIC : in STD_LOGIC_VECTOR ( 0 to 0 );
    mc_aux_out_r_1 : in STD_LOGIC;
    ddr3_ila_rdpath : in STD_LOGIC_VECTOR ( 0 to 0 );
    mc_aux_out_r_2 : in STD_LOGIC;
    rd_wr_r : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \col_mux.col_size_r\ : in STD_LOGIC;
    \grant_r[3]_i_3\ : in STD_LOGIC;
    \grant_r[2]_i_2\ : in STD_LOGIC;
    ofs_rdy_r : in STD_LOGIC;
    \grant_r[2]_i_2_0\ : in STD_LOGIC;
    \grant_r[3]_i_4\ : in STD_LOGIC;
    ofs_rdy_r_1 : in STD_LOGIC;
    \grant_r[3]_i_5\ : in STD_LOGIC;
    ofs_rdy_r_2 : in STD_LOGIC;
    \grant_r[2]_i_2_1\ : in STD_LOGIC;
    ofs_rdy_r_3 : in STD_LOGIC;
    \last_master_r_reg[3]_0\ : in STD_LOGIC;
    req_data_buf_addr_r : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \delay_wr_data_cntrl_eq_1.col_wr_data_buf_addr_r_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    wr_this_rank_r : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \cmd_pipe_plus.mc_address_reg[25]\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \cmd_pipe_plus.mc_address_reg[25]_0\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \cmd_pipe_plus.mc_address_reg[25]_1\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \cmd_pipe_plus.mc_address_reg[25]_2\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    auto_pre_r : in STD_LOGIC;
    auto_pre_r_4 : in STD_LOGIC;
    auto_pre_r_5 : in STD_LOGIC;
    auto_pre_r_6 : in STD_LOGIC;
    req_bank_r : in STD_LOGIC_VECTOR ( 11 downto 0 );
    CLK : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \mig_7series_nosysclock_mig_7series_v4_2_round_robin_arb__parameterized1\ : entity is "mig_7series_v4_2_round_robin_arb";
end \mig_7series_nosysclock_mig_7series_v4_2_round_robin_arb__parameterized1\;

architecture STRUCTURE of \mig_7series_nosysclock_mig_7series_v4_2_round_robin_arb__parameterized1\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \cmd_pipe_plus.mc_address[16]_i_2_n_0\ : STD_LOGIC;
  signal \cmd_pipe_plus.mc_address[17]_i_2_n_0\ : STD_LOGIC;
  signal \cmd_pipe_plus.mc_address[18]_i_2_n_0\ : STD_LOGIC;
  signal \cmd_pipe_plus.mc_address[19]_i_2_n_0\ : STD_LOGIC;
  signal \cmd_pipe_plus.mc_address[20]_i_2_n_0\ : STD_LOGIC;
  signal \cmd_pipe_plus.mc_address[21]_i_2_n_0\ : STD_LOGIC;
  signal \cmd_pipe_plus.mc_address[22]_i_2_n_0\ : STD_LOGIC;
  signal \cmd_pipe_plus.mc_address[23]_i_2_n_0\ : STD_LOGIC;
  signal \cmd_pipe_plus.mc_address[24]_i_2_n_0\ : STD_LOGIC;
  signal \cmd_pipe_plus.mc_address[25]_i_2_n_0\ : STD_LOGIC;
  signal \cmd_pipe_plus.mc_address[26]_i_2_n_0\ : STD_LOGIC;
  signal \cmd_pipe_plus.mc_address[26]_i_3_n_0\ : STD_LOGIC;
  signal \cmd_pipe_plus.mc_bank[3]_i_2_n_0\ : STD_LOGIC;
  signal \cmd_pipe_plus.mc_bank[4]_i_2_n_0\ : STD_LOGIC;
  signal \cmd_pipe_plus.mc_bank[5]_i_2_n_0\ : STD_LOGIC;
  signal \col_mux.col_periodic_rd_r_i_2_n_0\ : STD_LOGIC;
  signal \grant_r[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \grant_r[1]_i_1_n_0\ : STD_LOGIC;
  signal \grant_r[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \grant_r[2]_i_3_n_0\ : STD_LOGIC;
  signal \grant_r[3]_i_1_n_0\ : STD_LOGIC;
  signal \grant_r[3]_i_2_n_0\ : STD_LOGIC;
  signal \^grant_r_reg[3]_0\ : STD_LOGIC;
  signal last_master_r : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \last_master_r[0]_i_1_n_0\ : STD_LOGIC;
  signal \last_master_r[1]_i_1_n_0\ : STD_LOGIC;
  signal \last_master_r[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \last_master_r[3]_i_1_n_0\ : STD_LOGIC;
  signal \periodic_rd_generation.read_this_rank_r_i_2_n_0\ : STD_LOGIC;
  signal \^rd_wr_r_lcl_reg\ : STD_LOGIC;
  signal \read_fifo.fifo_ram[0].RAM32M0_i_10_n_0\ : STD_LOGIC;
  signal \read_fifo.fifo_ram[0].RAM32M0_i_11_n_0\ : STD_LOGIC;
  signal \read_fifo.fifo_ram[0].RAM32M0_i_12_n_0\ : STD_LOGIC;
  signal \read_fifo.fifo_ram[0].RAM32M0_i_13_n_0\ : STD_LOGIC;
  signal \read_fifo.fifo_ram[1].RAM32M0_i_2_n_0\ : STD_LOGIC;
  signal \rtw_timer.rtw_cnt_r[2]_i_3_n_0\ : STD_LOGIC;
  signal \wtr_timer.wtr_cnt_r[2]_i_3_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \cmd_pipe_plus.mc_address[26]_i_3\ : label is "soft_lutpair486";
  attribute SOFT_HLUTNM of \cmd_pipe_plus.mc_cmd[1]_i_1\ : label is "soft_lutpair490";
  attribute SOFT_HLUTNM of \cmd_pipe_plus.mc_data_offset[5]_i_1\ : label is "soft_lutpair485";
  attribute SOFT_HLUTNM of \cmd_pipe_plus.mc_data_offset_1[2]_i_1\ : label is "soft_lutpair489";
  attribute SOFT_HLUTNM of \cmd_pipe_plus.mc_odt[0]_i_1\ : label is "soft_lutpair485";
  attribute SOFT_HLUTNM of \cmd_pipe_plus.mc_ras_n[1]_i_1\ : label is "soft_lutpair486";
  attribute SOFT_HLUTNM of \cmd_pipe_plus.mc_we_n[1]_i_1\ : label is "soft_lutpair491";
  attribute SOFT_HLUTNM of \col_mux.col_rd_wr_r_i_1\ : label is "soft_lutpair492";
  attribute SOFT_HLUTNM of \last_master_r[1]_i_1\ : label is "soft_lutpair491";
  attribute SOFT_HLUTNM of \last_master_r[2]_i_1__0\ : label is "soft_lutpair490";
  attribute SOFT_HLUTNM of \last_master_r[3]_i_1\ : label is "soft_lutpair489";
  attribute SOFT_HLUTNM of \periodic_rd_generation.read_this_rank_r_i_2\ : label is "soft_lutpair488";
  attribute SOFT_HLUTNM of ras_timer_zero_r_i_3 : label is "soft_lutpair487";
  attribute SOFT_HLUTNM of \read_fifo.fifo_ram[1].RAM32M0_i_2\ : label is "soft_lutpair484";
  attribute SOFT_HLUTNM of \read_fifo.head_r[4]_i_1\ : label is "soft_lutpair492";
  attribute SOFT_HLUTNM of \rtw_timer.rtw_cnt_r[2]_i_2\ : label is "soft_lutpair484";
  attribute SOFT_HLUTNM of \starve_limit_cntr_r[2]_i_2__2\ : label is "soft_lutpair488";
  attribute SOFT_HLUTNM of \wtr_timer.wtr_cnt_r[2]_i_3\ : label is "soft_lutpair487";
begin
  Q(3 downto 0) <= \^q\(3 downto 0);
  \grant_r_reg[3]_0\ <= \^grant_r_reg[3]_0\;
  rd_wr_r_lcl_reg <= \^rd_wr_r_lcl_reg\;
\cmd_pipe_plus.mc_address[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DF00DFDFDF00DF00"
    )
        port map (
      I0 => \cmd_pipe_plus.mc_data_offset_reg[0]\,
      I1 => \cmd_pipe_plus.mc_address_reg[25]\(0),
      I2 => \^q\(3),
      I3 => \cmd_pipe_plus.mc_address[16]_i_2_n_0\,
      I4 => \cmd_pipe_plus.mc_address[26]_i_3_n_0\,
      I5 => \cmd_pipe_plus.mc_address_reg[25]_0\(0),
      O => granted_col_r_reg_1(0)
    );
\cmd_pipe_plus.mc_address[16]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFDDDDDDDFDDD"
    )
        port map (
      I0 => \cmd_pipe_plus.mc_data_offset_reg[0]\,
      I1 => \^q\(3),
      I2 => \cmd_pipe_plus.mc_address_reg[25]_1\(0),
      I3 => \^q\(1),
      I4 => \^q\(2),
      I5 => \cmd_pipe_plus.mc_address_reg[25]_2\(0),
      O => \cmd_pipe_plus.mc_address[16]_i_2_n_0\
    );
\cmd_pipe_plus.mc_address[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DF00DFDFDF00DF00"
    )
        port map (
      I0 => \cmd_pipe_plus.mc_data_offset_reg[0]\,
      I1 => \cmd_pipe_plus.mc_address_reg[25]\(1),
      I2 => \^q\(3),
      I3 => \cmd_pipe_plus.mc_address[17]_i_2_n_0\,
      I4 => \cmd_pipe_plus.mc_address[26]_i_3_n_0\,
      I5 => \cmd_pipe_plus.mc_address_reg[25]_0\(1),
      O => granted_col_r_reg_1(1)
    );
\cmd_pipe_plus.mc_address[17]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFDDDDDDDFDDD"
    )
        port map (
      I0 => \cmd_pipe_plus.mc_data_offset_reg[0]\,
      I1 => \^q\(3),
      I2 => \cmd_pipe_plus.mc_address_reg[25]_1\(1),
      I3 => \^q\(1),
      I4 => \^q\(2),
      I5 => \cmd_pipe_plus.mc_address_reg[25]_2\(1),
      O => \cmd_pipe_plus.mc_address[17]_i_2_n_0\
    );
\cmd_pipe_plus.mc_address[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DF00DFDFDF00DF00"
    )
        port map (
      I0 => \cmd_pipe_plus.mc_data_offset_reg[0]\,
      I1 => \cmd_pipe_plus.mc_address_reg[25]\(2),
      I2 => \^q\(3),
      I3 => \cmd_pipe_plus.mc_address[18]_i_2_n_0\,
      I4 => \cmd_pipe_plus.mc_address[26]_i_3_n_0\,
      I5 => \cmd_pipe_plus.mc_address_reg[25]_0\(2),
      O => granted_col_r_reg_1(2)
    );
\cmd_pipe_plus.mc_address[18]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFDDDDDDDFDDD"
    )
        port map (
      I0 => \cmd_pipe_plus.mc_data_offset_reg[0]\,
      I1 => \^q\(3),
      I2 => \cmd_pipe_plus.mc_address_reg[25]_1\(2),
      I3 => \^q\(1),
      I4 => \^q\(2),
      I5 => \cmd_pipe_plus.mc_address_reg[25]_2\(2),
      O => \cmd_pipe_plus.mc_address[18]_i_2_n_0\
    );
\cmd_pipe_plus.mc_address[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DF00DFDFDF00DF00"
    )
        port map (
      I0 => \cmd_pipe_plus.mc_data_offset_reg[0]\,
      I1 => \cmd_pipe_plus.mc_address_reg[25]\(3),
      I2 => \^q\(3),
      I3 => \cmd_pipe_plus.mc_address[19]_i_2_n_0\,
      I4 => \cmd_pipe_plus.mc_address[26]_i_3_n_0\,
      I5 => \cmd_pipe_plus.mc_address_reg[25]_0\(3),
      O => granted_col_r_reg_1(3)
    );
\cmd_pipe_plus.mc_address[19]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFDDDDDDDFDDD"
    )
        port map (
      I0 => \cmd_pipe_plus.mc_data_offset_reg[0]\,
      I1 => \^q\(3),
      I2 => \cmd_pipe_plus.mc_address_reg[25]_1\(3),
      I3 => \^q\(1),
      I4 => \^q\(2),
      I5 => \cmd_pipe_plus.mc_address_reg[25]_2\(3),
      O => \cmd_pipe_plus.mc_address[19]_i_2_n_0\
    );
\cmd_pipe_plus.mc_address[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DF00DFDFDF00DF00"
    )
        port map (
      I0 => \cmd_pipe_plus.mc_data_offset_reg[0]\,
      I1 => \cmd_pipe_plus.mc_address_reg[25]\(4),
      I2 => \^q\(3),
      I3 => \cmd_pipe_plus.mc_address[20]_i_2_n_0\,
      I4 => \cmd_pipe_plus.mc_address[26]_i_3_n_0\,
      I5 => \cmd_pipe_plus.mc_address_reg[25]_0\(4),
      O => granted_col_r_reg_1(4)
    );
\cmd_pipe_plus.mc_address[20]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFDDDDDDDFDDD"
    )
        port map (
      I0 => \cmd_pipe_plus.mc_data_offset_reg[0]\,
      I1 => \^q\(3),
      I2 => \cmd_pipe_plus.mc_address_reg[25]_1\(4),
      I3 => \^q\(1),
      I4 => \^q\(2),
      I5 => \cmd_pipe_plus.mc_address_reg[25]_2\(4),
      O => \cmd_pipe_plus.mc_address[20]_i_2_n_0\
    );
\cmd_pipe_plus.mc_address[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DF00DFDFDF00DF00"
    )
        port map (
      I0 => \cmd_pipe_plus.mc_data_offset_reg[0]\,
      I1 => \cmd_pipe_plus.mc_address_reg[25]\(5),
      I2 => \^q\(3),
      I3 => \cmd_pipe_plus.mc_address[21]_i_2_n_0\,
      I4 => \cmd_pipe_plus.mc_address[26]_i_3_n_0\,
      I5 => \cmd_pipe_plus.mc_address_reg[25]_0\(5),
      O => granted_col_r_reg_1(5)
    );
\cmd_pipe_plus.mc_address[21]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFDDDDDDDFDDD"
    )
        port map (
      I0 => \cmd_pipe_plus.mc_data_offset_reg[0]\,
      I1 => \^q\(3),
      I2 => \cmd_pipe_plus.mc_address_reg[25]_1\(5),
      I3 => \^q\(1),
      I4 => \^q\(2),
      I5 => \cmd_pipe_plus.mc_address_reg[25]_2\(5),
      O => \cmd_pipe_plus.mc_address[21]_i_2_n_0\
    );
\cmd_pipe_plus.mc_address[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DF00DFDFDF00DF00"
    )
        port map (
      I0 => \cmd_pipe_plus.mc_data_offset_reg[0]\,
      I1 => \cmd_pipe_plus.mc_address_reg[25]\(6),
      I2 => \^q\(3),
      I3 => \cmd_pipe_plus.mc_address[22]_i_2_n_0\,
      I4 => \cmd_pipe_plus.mc_address[26]_i_3_n_0\,
      I5 => \cmd_pipe_plus.mc_address_reg[25]_0\(6),
      O => granted_col_r_reg_1(6)
    );
\cmd_pipe_plus.mc_address[22]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFDDDDDDDFDDD"
    )
        port map (
      I0 => \cmd_pipe_plus.mc_data_offset_reg[0]\,
      I1 => \^q\(3),
      I2 => \cmd_pipe_plus.mc_address_reg[25]_1\(6),
      I3 => \^q\(1),
      I4 => \^q\(2),
      I5 => \cmd_pipe_plus.mc_address_reg[25]_2\(6),
      O => \cmd_pipe_plus.mc_address[22]_i_2_n_0\
    );
\cmd_pipe_plus.mc_address[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DF00DFDFDF00DF00"
    )
        port map (
      I0 => \cmd_pipe_plus.mc_data_offset_reg[0]\,
      I1 => \cmd_pipe_plus.mc_address_reg[25]\(7),
      I2 => \^q\(3),
      I3 => \cmd_pipe_plus.mc_address[23]_i_2_n_0\,
      I4 => \cmd_pipe_plus.mc_address[26]_i_3_n_0\,
      I5 => \cmd_pipe_plus.mc_address_reg[25]_0\(7),
      O => granted_col_r_reg_1(7)
    );
\cmd_pipe_plus.mc_address[23]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFDDDDDDDFDDD"
    )
        port map (
      I0 => \cmd_pipe_plus.mc_data_offset_reg[0]\,
      I1 => \^q\(3),
      I2 => \cmd_pipe_plus.mc_address_reg[25]_1\(7),
      I3 => \^q\(1),
      I4 => \^q\(2),
      I5 => \cmd_pipe_plus.mc_address_reg[25]_2\(7),
      O => \cmd_pipe_plus.mc_address[23]_i_2_n_0\
    );
\cmd_pipe_plus.mc_address[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DF00DFDFDF00DF00"
    )
        port map (
      I0 => \cmd_pipe_plus.mc_data_offset_reg[0]\,
      I1 => \cmd_pipe_plus.mc_address_reg[25]\(8),
      I2 => \^q\(3),
      I3 => \cmd_pipe_plus.mc_address[24]_i_2_n_0\,
      I4 => \cmd_pipe_plus.mc_address[26]_i_3_n_0\,
      I5 => \cmd_pipe_plus.mc_address_reg[25]_0\(8),
      O => granted_col_r_reg_1(8)
    );
\cmd_pipe_plus.mc_address[24]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFDDDDDDDFDDD"
    )
        port map (
      I0 => \cmd_pipe_plus.mc_data_offset_reg[0]\,
      I1 => \^q\(3),
      I2 => \cmd_pipe_plus.mc_address_reg[25]_1\(8),
      I3 => \^q\(1),
      I4 => \^q\(2),
      I5 => \cmd_pipe_plus.mc_address_reg[25]_2\(8),
      O => \cmd_pipe_plus.mc_address[24]_i_2_n_0\
    );
\cmd_pipe_plus.mc_address[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DF00DFDFDF00DF00"
    )
        port map (
      I0 => \cmd_pipe_plus.mc_data_offset_reg[0]\,
      I1 => \cmd_pipe_plus.mc_address_reg[25]\(9),
      I2 => \^q\(3),
      I3 => \cmd_pipe_plus.mc_address[25]_i_2_n_0\,
      I4 => \cmd_pipe_plus.mc_address[26]_i_3_n_0\,
      I5 => \cmd_pipe_plus.mc_address_reg[25]_0\(9),
      O => granted_col_r_reg_1(9)
    );
\cmd_pipe_plus.mc_address[25]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFDDDDDDDFDDD"
    )
        port map (
      I0 => \cmd_pipe_plus.mc_data_offset_reg[0]\,
      I1 => \^q\(3),
      I2 => \cmd_pipe_plus.mc_address_reg[25]_1\(9),
      I3 => \^q\(1),
      I4 => \^q\(2),
      I5 => \cmd_pipe_plus.mc_address_reg[25]_2\(9),
      O => \cmd_pipe_plus.mc_address[25]_i_2_n_0\
    );
\cmd_pipe_plus.mc_address[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DF00DFDFDF00DF00"
    )
        port map (
      I0 => \cmd_pipe_plus.mc_data_offset_reg[0]\,
      I1 => auto_pre_r,
      I2 => \^q\(3),
      I3 => \cmd_pipe_plus.mc_address[26]_i_2_n_0\,
      I4 => \cmd_pipe_plus.mc_address[26]_i_3_n_0\,
      I5 => auto_pre_r_4,
      O => granted_col_r_reg_1(10)
    );
\cmd_pipe_plus.mc_address[26]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFDDDDDDDFDDD"
    )
        port map (
      I0 => \cmd_pipe_plus.mc_data_offset_reg[0]\,
      I1 => \^q\(3),
      I2 => auto_pre_r_5,
      I3 => \^q\(1),
      I4 => \^q\(2),
      I5 => auto_pre_r_6,
      O => \cmd_pipe_plus.mc_address[26]_i_2_n_0\
    );
\cmd_pipe_plus.mc_address[26]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FB"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      I2 => \^q\(1),
      O => \cmd_pipe_plus.mc_address[26]_i_3_n_0\
    );
\cmd_pipe_plus.mc_bank[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DF00DFDFDF00DF00"
    )
        port map (
      I0 => \cmd_pipe_plus.mc_data_offset_reg[0]\,
      I1 => req_bank_r(9),
      I2 => \^q\(3),
      I3 => \cmd_pipe_plus.mc_bank[3]_i_2_n_0\,
      I4 => \cmd_pipe_plus.mc_address[26]_i_3_n_0\,
      I5 => req_bank_r(0),
      O => granted_col_r_reg_2(0)
    );
\cmd_pipe_plus.mc_bank[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFDDDDDDDFDDD"
    )
        port map (
      I0 => \cmd_pipe_plus.mc_data_offset_reg[0]\,
      I1 => \^q\(3),
      I2 => req_bank_r(3),
      I3 => \^q\(1),
      I4 => \^q\(2),
      I5 => req_bank_r(6),
      O => \cmd_pipe_plus.mc_bank[3]_i_2_n_0\
    );
\cmd_pipe_plus.mc_bank[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DF00DFDFDF00DF00"
    )
        port map (
      I0 => \cmd_pipe_plus.mc_data_offset_reg[0]\,
      I1 => req_bank_r(10),
      I2 => \^q\(3),
      I3 => \cmd_pipe_plus.mc_bank[4]_i_2_n_0\,
      I4 => \cmd_pipe_plus.mc_address[26]_i_3_n_0\,
      I5 => req_bank_r(1),
      O => granted_col_r_reg_2(1)
    );
\cmd_pipe_plus.mc_bank[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFDDDDDDDFDDD"
    )
        port map (
      I0 => \cmd_pipe_plus.mc_data_offset_reg[0]\,
      I1 => \^q\(3),
      I2 => req_bank_r(4),
      I3 => \^q\(1),
      I4 => \^q\(2),
      I5 => req_bank_r(7),
      O => \cmd_pipe_plus.mc_bank[4]_i_2_n_0\
    );
\cmd_pipe_plus.mc_bank[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DF00DFDFDF00DF00"
    )
        port map (
      I0 => \cmd_pipe_plus.mc_data_offset_reg[0]\,
      I1 => req_bank_r(11),
      I2 => \^q\(3),
      I3 => \cmd_pipe_plus.mc_bank[5]_i_2_n_0\,
      I4 => \cmd_pipe_plus.mc_address[26]_i_3_n_0\,
      I5 => req_bank_r(2),
      O => granted_col_r_reg_2(2)
    );
\cmd_pipe_plus.mc_bank[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFDDDDDDDFDDD"
    )
        port map (
      I0 => \cmd_pipe_plus.mc_data_offset_reg[0]\,
      I1 => \^q\(3),
      I2 => req_bank_r(5),
      I3 => \^q\(1),
      I4 => \^q\(2),
      I5 => req_bank_r(8),
      O => \cmd_pipe_plus.mc_bank[5]_i_2_n_0\
    );
\cmd_pipe_plus.mc_cmd[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \cmd_pipe_plus.mc_data_offset_reg[0]\,
      I1 => \^grant_r_reg[3]_0\,
      O => mc_cmd_ns(0)
    );
\cmd_pipe_plus.mc_data_offset[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^grant_r_reg[3]_0\,
      I1 => \cmd_pipe_plus.mc_data_offset_reg[0]\,
      O => granted_col_r_reg_3
    );
\cmd_pipe_plus.mc_data_offset_1[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^grant_r_reg[3]_0\,
      I1 => \cmd_pipe_plus.mc_data_offset_reg[0]\,
      O => granted_col_r_reg
    );
\cmd_pipe_plus.mc_data_offset_1[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555455555555"
    )
        port map (
      I0 => \^rd_wr_r_lcl_reg\,
      I1 => \^q\(3),
      I2 => \^q\(2),
      I3 => \^q\(1),
      I4 => \^q\(0),
      I5 => col_rd_wr_r,
      O => \^grant_r_reg[3]_0\
    );
\cmd_pipe_plus.mc_odt[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFF8"
    )
        port map (
      I0 => \cmd_pipe_plus.mc_data_offset_reg[0]\,
      I1 => \^grant_r_reg[3]_0\,
      I2 => mc_aux_out_r_1,
      I3 => ddr3_ila_rdpath(0),
      I4 => mc_aux_out_r_2,
      O => mc_odt_ns(0)
    );
\cmd_pipe_plus.mc_ras_n[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFEFFFF"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      I3 => \^q\(3),
      I4 => \cmd_pipe_plus.mc_data_offset_reg[0]\,
      O => \grant_r_reg[0]_0\
    );
\cmd_pipe_plus.mc_we_n[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^rd_wr_r_lcl_reg\,
      I1 => \cmd_pipe_plus.mc_data_offset_reg[0]\,
      O => D(0)
    );
\col_mux.col_periodic_rd_r_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFC500C5"
    )
        port map (
      I0 => \col_mux.col_periodic_rd_r_i_2_n_0\,
      I1 => req_periodic_rd_r(2),
      I2 => \^q\(2),
      I3 => \^q\(3),
      I4 => req_periodic_rd_r(3),
      O => DIA(1)
    );
\col_mux.col_periodic_rd_r_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1D3F1D3F1D0C1D3F"
    )
        port map (
      I0 => req_periodic_rd_r(0),
      I1 => \^q\(1),
      I2 => req_periodic_rd_r(1),
      I3 => \^q\(0),
      I4 => \col_mux.col_periodic_rd_r\,
      I5 => \data_valid_2_1.offset_r_reg[0]_0\,
      O => \col_mux.col_periodic_rd_r_i_2_n_0\
    );
\col_mux.col_rd_wr_r_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^grant_r_reg[3]_0\,
      O => col_rd_wr
    );
\col_mux.col_size_r_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFFFFFEFFFE"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      I3 => \^q\(3),
      I4 => \data_valid_2_1.offset_r_reg[0]_0\,
      I5 => \col_mux.col_size_r\,
      O => col_size
    );
\data_valid_2_1.offset_r[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFB0000"
    )
        port map (
      I0 => \col_mux.col_size_r\,
      I1 => \read_fifo.fifo_ram[1].RAM32M0_i_2_n_0\,
      I2 => \^q\(1),
      I3 => \^q\(0),
      I4 => \cmd_pipe_plus.mc_data_offset_reg[0]\,
      I5 => \data_valid_2_1.offset_r_reg[0]_0\,
      O => offset_ns0
    );
\grant_r[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000404040F0"
    )
        port map (
      I0 => \grant_r_reg[1]_2\,
      I1 => \grant_r_reg[3]_4\,
      I2 => \grant_r[2]_i_3_n_0\,
      I3 => \last_master_r[0]_i_1_n_0\,
      I4 => \last_master_r[1]_i_1_n_0\,
      I5 => \grant_r_reg[1]_3\,
      O => \grant_r[0]_i_1__0_n_0\
    );
\grant_r[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008888800080008"
    )
        port map (
      I0 => \grant_r[3]_i_2_n_0\,
      I1 => \grant_r_reg[1]_4\,
      I2 => \last_master_r[1]_i_1_n_0\,
      I3 => \last_master_r[2]_i_1__0_n_0\,
      I4 => \grant_r_reg[1]_2\,
      I5 => \grant_r_reg[1]_3\,
      O => \grant_r[1]_i_1_n_0\
    );
\grant_r[2]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000404040F0"
    )
        port map (
      I0 => \grant_r_reg[1]_4\,
      I1 => \grant_r_reg[1]_3\,
      I2 => \grant_r[2]_i_3_n_0\,
      I3 => \last_master_r[2]_i_1__0_n_0\,
      I4 => \last_master_r[3]_i_1_n_0\,
      I5 => \grant_r_reg[3]_4\,
      O => \grant_r[2]_i_1__0_n_0\
    );
\grant_r[2]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0777"
    )
        port map (
      I0 => \grant_r_reg[1]_2\,
      I1 => \last_master_r[2]_i_1__0_n_0\,
      I2 => \grant_r_reg[1]_4\,
      I3 => \last_master_r[0]_i_1_n_0\,
      O => \grant_r[2]_i_3_n_0\
    );
\grant_r[2]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFEFF"
    )
        port map (
      I0 => \grant_r[2]_i_2_1\,
      I1 => \grant_r[2]_i_2\,
      I2 => \cmd_pipe_plus.mc_data_offset_reg[0]\,
      I3 => ofs_rdy_r_3,
      I4 => \^q\(0),
      I5 => \grant_r[2]_i_2_0\,
      O => granted_col_r_reg_0
    );
\grant_r[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008888800080008"
    )
        port map (
      I0 => \grant_r[3]_i_2_n_0\,
      I1 => \grant_r_reg[1]_2\,
      I2 => \last_master_r[0]_i_1_n_0\,
      I3 => \last_master_r[3]_i_1_n_0\,
      I4 => \grant_r_reg[1]_4\,
      I5 => \grant_r_reg[3]_4\,
      O => \grant_r[3]_i_1_n_0\
    );
\grant_r[3]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFEFFFF"
    )
        port map (
      I0 => \grant_r[3]_i_5\,
      I1 => \grant_r[2]_i_2\,
      I2 => \^q\(2),
      I3 => \cmd_pipe_plus.mc_data_offset_reg[0]\,
      I4 => ofs_rdy_r_2,
      I5 => \grant_r[2]_i_2_0\,
      O => \grant_r_reg[2]_0\
    );
\grant_r[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D0DD"
    )
        port map (
      I0 => \last_master_r[3]_i_1_n_0\,
      I1 => \grant_r_reg[1]_3\,
      I2 => \grant_r_reg[3]_4\,
      I3 => \last_master_r[1]_i_1_n_0\,
      O => \grant_r[3]_i_2_n_0\
    );
\grant_r[3]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000100"
    )
        port map (
      I0 => \grant_r[3]_i_3\,
      I1 => \grant_r[2]_i_2\,
      I2 => \^q\(3),
      I3 => ofs_rdy_r,
      I4 => \cmd_pipe_plus.mc_data_offset_reg[0]\,
      I5 => \grant_r[2]_i_2_0\,
      O => \grant_r_reg[3]_1\
    );
\grant_r[3]_i_9__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000100"
    )
        port map (
      I0 => \grant_r[3]_i_4\,
      I1 => \grant_r[2]_i_2\,
      I2 => \^q\(1),
      I3 => ofs_rdy_r_1,
      I4 => \cmd_pipe_plus.mc_data_offset_reg[0]\,
      I5 => \grant_r[2]_i_2_0\,
      O => \grant_r_reg[1]_1\
    );
\grant_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \grant_r[0]_i_1__0_n_0\,
      Q => \^q\(0),
      R => '0'
    );
\grant_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \grant_r[1]_i_1_n_0\,
      Q => \^q\(1),
      R => '0'
    );
\grant_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \grant_r[2]_i_1__0_n_0\,
      Q => \^q\(2),
      R => '0'
    );
\grant_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \grant_r[3]_i_1_n_0\,
      Q => \^q\(3),
      R => '0'
    );
\last_master_r[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => last_master_r(0),
      I1 => \cmd_pipe_plus.mc_data_offset_reg[0]\,
      I2 => \^q\(0),
      I3 => \last_master_r_reg[3]_0\,
      O => \last_master_r[0]_i_1_n_0\
    );
\last_master_r[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => last_master_r(1),
      I1 => \cmd_pipe_plus.mc_data_offset_reg[0]\,
      I2 => \^q\(1),
      I3 => \last_master_r_reg[3]_0\,
      O => \last_master_r[1]_i_1_n_0\
    );
\last_master_r[2]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => last_master_r(2),
      I1 => \cmd_pipe_plus.mc_data_offset_reg[0]\,
      I2 => \^q\(2),
      I3 => \last_master_r_reg[3]_0\,
      O => \last_master_r[2]_i_1__0_n_0\
    );
\last_master_r[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEAE"
    )
        port map (
      I0 => \last_master_r_reg[3]_0\,
      I1 => last_master_r(3),
      I2 => \cmd_pipe_plus.mc_data_offset_reg[0]\,
      I3 => \^q\(3),
      O => \last_master_r[3]_i_1_n_0\
    );
\last_master_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \last_master_r[0]_i_1_n_0\,
      Q => last_master_r(0),
      R => '0'
    );
\last_master_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \last_master_r[1]_i_1_n_0\,
      Q => last_master_r(1),
      R => '0'
    );
\last_master_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \last_master_r[2]_i_1__0_n_0\,
      Q => last_master_r(2),
      R => '0'
    );
\last_master_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \last_master_r[3]_i_1_n_0\,
      Q => last_master_r(3),
      R => '0'
    );
\periodic_rd_generation.periodic_rd_timer_r[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
        port map (
      I0 => \periodic_rd_generation.read_this_rank_r1\,
      I1 => \periodic_rd_generation.read_this_rank_r_i_2_n_0\,
      I2 => \^q\(2),
      I3 => rd_this_rank_r(2),
      I4 => \^q\(1),
      I5 => rd_this_rank_r(1),
      O => \periodic_rd_generation.read_this_rank_r1_reg\
    );
\periodic_rd_generation.read_this_rank_r_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \periodic_rd_generation.read_this_rank_r_i_2_n_0\,
      I1 => \^q\(2),
      I2 => rd_this_rank_r(2),
      I3 => \^q\(1),
      I4 => rd_this_rank_r(1),
      O => \periodic_rd_generation.read_this_rank\
    );
\periodic_rd_generation.read_this_rank_r_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^q\(0),
      I1 => rd_this_rank_r(0),
      I2 => \^q\(3),
      I3 => rd_this_rank_r(3),
      O => \periodic_rd_generation.read_this_rank_r_i_2_n_0\
    );
ras_timer_zero_r_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(1),
      I1 => rd_wr_r(1),
      O => \grant_r_reg[1]_0\
    );
\read_fifo.fifo_ram[0].RAM32M0_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => req_data_buf_addr_r(15),
      I1 => \^q\(3),
      I2 => req_data_buf_addr_r(11),
      I3 => \^q\(2),
      I4 => \read_fifo.fifo_ram[0].RAM32M0_i_10_n_0\,
      O => DIA(0)
    );
\read_fifo.fifo_ram[0].RAM32M0_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF00B8B8"
    )
        port map (
      I0 => req_data_buf_addr_r(3),
      I1 => \^q\(0),
      I2 => \delay_wr_data_cntrl_eq_1.col_wr_data_buf_addr_r_reg[3]\(3),
      I3 => req_data_buf_addr_r(7),
      I4 => \^q\(1),
      O => \read_fifo.fifo_ram[0].RAM32M0_i_10_n_0\
    );
\read_fifo.fifo_ram[0].RAM32M0_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => req_data_buf_addr_r(6),
      I1 => \^q\(1),
      I2 => req_data_buf_addr_r(2),
      I3 => \^q\(0),
      I4 => \delay_wr_data_cntrl_eq_1.col_wr_data_buf_addr_r_reg[3]\(2),
      O => \read_fifo.fifo_ram[0].RAM32M0_i_11_n_0\
    );
\read_fifo.fifo_ram[0].RAM32M0_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF00B8B8"
    )
        port map (
      I0 => req_data_buf_addr_r(1),
      I1 => \^q\(0),
      I2 => \delay_wr_data_cntrl_eq_1.col_wr_data_buf_addr_r_reg[3]\(1),
      I3 => req_data_buf_addr_r(5),
      I4 => \^q\(1),
      O => \read_fifo.fifo_ram[0].RAM32M0_i_12_n_0\
    );
\read_fifo.fifo_ram[0].RAM32M0_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF00B8B8"
    )
        port map (
      I0 => req_data_buf_addr_r(0),
      I1 => \^q\(0),
      I2 => \delay_wr_data_cntrl_eq_1.col_wr_data_buf_addr_r_reg[3]\(0),
      I3 => req_data_buf_addr_r(4),
      I4 => \^q\(1),
      O => \read_fifo.fifo_ram[0].RAM32M0_i_13_n_0\
    );
\read_fifo.fifo_ram[0].RAM32M0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => req_data_buf_addr_r(14),
      I1 => \^q\(3),
      I2 => req_data_buf_addr_r(10),
      I3 => \^q\(2),
      I4 => \read_fifo.fifo_ram[0].RAM32M0_i_11_n_0\,
      O => col_data_buf_addr(2)
    );
\read_fifo.fifo_ram[0].RAM32M0_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => req_data_buf_addr_r(13),
      I1 => \^q\(3),
      I2 => req_data_buf_addr_r(9),
      I3 => \^q\(2),
      I4 => \read_fifo.fifo_ram[0].RAM32M0_i_12_n_0\,
      O => col_data_buf_addr(1)
    );
\read_fifo.fifo_ram[0].RAM32M0_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => req_data_buf_addr_r(12),
      I1 => \^q\(3),
      I2 => req_data_buf_addr_r(8),
      I3 => \^q\(2),
      I4 => \read_fifo.fifo_ram[0].RAM32M0_i_13_n_0\,
      O => col_data_buf_addr(0)
    );
\read_fifo.fifo_ram[1].RAM32M0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAFBAA"
    )
        port map (
      I0 => DIC(0),
      I1 => \col_mux.col_size_r\,
      I2 => \data_valid_2_1.offset_r_reg[0]_0\,
      I3 => \read_fifo.fifo_ram[1].RAM32M0_i_2_n_0\,
      I4 => \^q\(1),
      I5 => \^q\(0),
      O => \data_valid_2_1.offset_r_reg[0]\(0)
    );
\read_fifo.fifo_ram[1].RAM32M0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(3),
      O => \read_fifo.fifo_ram[1].RAM32M0_i_2_n_0\
    );
\read_fifo.head_r[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0E"
    )
        port map (
      I0 => DIC(0),
      I1 => \cmd_pipe_plus.mc_data_offset_reg[0]\,
      I2 => \^grant_r_reg[3]_0\,
      O => E(0)
    );
\rtw_timer.rtw_cnt_r[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFEAEAEA"
    )
        port map (
      I0 => \rtw_timer.rtw_cnt_r[2]_i_3_n_0\,
      I1 => rd_wr_r(3),
      I2 => \^q\(3),
      I3 => rd_wr_r(2),
      I4 => \^q\(2),
      O => \^rd_wr_r_lcl_reg\
    );
\rtw_timer.rtw_cnt_r[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0203020002000200"
    )
        port map (
      I0 => rd_wr_r(1),
      I1 => \^q\(2),
      I2 => \^q\(3),
      I3 => \^q\(1),
      I4 => rd_wr_r(0),
      I5 => \^q\(0),
      O => \rtw_timer.rtw_cnt_r[2]_i_3_n_0\
    );
\starve_limit_cntr_r[2]_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^q\(3),
      I1 => \cmd_pipe_plus.mc_data_offset_reg[0]\,
      O => \grant_r_reg[3]_3\
    );
\wtr_timer.wtr_cnt_r[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000777"
    )
        port map (
      I0 => \^q\(3),
      I1 => wr_this_rank_r(3),
      I2 => \^q\(0),
      I3 => wr_this_rank_r(0),
      I4 => \wtr_timer.wtr_cnt_r[2]_i_3_n_0\,
      O => \grant_r_reg[3]_2\
    );
\wtr_timer.wtr_cnt_r[2]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => wr_this_rank_r(1),
      I1 => \^q\(1),
      I2 => wr_this_rank_r(2),
      I3 => \^q\(2),
      O => \wtr_timer.wtr_cnt_r[2]_i_3_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \mig_7series_nosysclock_mig_7series_v4_2_round_robin_arb__parameterized1_3\ is
  port (
    \grant_r_reg[0]_0\ : out STD_LOGIC;
    rnk_config_valid_r_lcl_reg : out STD_LOGIC;
    rnk_config_strobe_ns : out STD_LOGIC;
    \genblk3[1].rnk_config_strobe_r_reg[1]\ : out STD_LOGIC;
    rnk_config_0 : out STD_LOGIC;
    rnk_config_strobe : in STD_LOGIC;
    rnk_config_r : in STD_LOGIC;
    \rnk_config_r_reg[0]\ : in STD_LOGIC;
    rnk_config_valid_r : in STD_LOGIC;
    \grant_r_reg[2]_0\ : in STD_LOGIC;
    \grant_r_reg[2]_1\ : in STD_LOGIC;
    p_15_in : in STD_LOGIC;
    \grant_r_reg[2]_2\ : in STD_LOGIC;
    \grant_r_reg[2]_3\ : in STD_LOGIC;
    \grant_r_reg[2]_4\ : in STD_LOGIC;
    p_15_in_0 : in STD_LOGIC;
    \rnk_config_strobe_r_reg[0]\ : in STD_LOGIC;
    rnk_config_strobe_0 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    CLK : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \mig_7series_nosysclock_mig_7series_v4_2_round_robin_arb__parameterized1_3\ : entity is "mig_7series_v4_2_round_robin_arb";
end \mig_7series_nosysclock_mig_7series_v4_2_round_robin_arb__parameterized1_3\;

architecture STRUCTURE of \mig_7series_nosysclock_mig_7series_v4_2_round_robin_arb__parameterized1_3\ is
  signal \^genblk3[1].rnk_config_strobe_r_reg[1]\ : STD_LOGIC;
  signal grant_config_r : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \grant_r[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \grant_r[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \grant_r[2]_i_1__1_n_0\ : STD_LOGIC;
  signal \grant_r[2]_i_2__1_n_0\ : STD_LOGIC;
  signal \grant_r[2]_i_3__0_n_0\ : STD_LOGIC;
  signal \grant_r[2]_i_4__1_n_0\ : STD_LOGIC;
  signal \grant_r[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \grant_r[3]_i_2__0_n_0\ : STD_LOGIC;
  signal \grant_r[3]_i_3__1_n_0\ : STD_LOGIC;
  signal \grant_r[3]_i_4__1_n_0\ : STD_LOGIC;
  signal \grant_r[3]_i_5__1_n_0\ : STD_LOGIC;
  signal \^grant_r_reg[0]_0\ : STD_LOGIC;
  signal last_master_r : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \last_master_r[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \last_master_r[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \last_master_r[2]_i_1__1_n_0\ : STD_LOGIC;
  signal \last_master_r[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \rnk_config_r[0]_i_2_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \grant_r[2]_i_4__1\ : label is "soft_lutpair494";
  attribute SOFT_HLUTNM of \rnk_config_r[0]_i_2\ : label is "soft_lutpair494";
  attribute SOFT_HLUTNM of \rnk_config_strobe_r[0]_i_1\ : label is "soft_lutpair493";
  attribute SOFT_HLUTNM of rnk_config_valid_r_lcl_i_1 : label is "soft_lutpair493";
begin
  \genblk3[1].rnk_config_strobe_r_reg[1]\ <= \^genblk3[1].rnk_config_strobe_r_reg[1]\;
  \grant_r_reg[0]_0\ <= \^grant_r_reg[0]_0\;
\grant_r[0]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000404040F0"
    )
        port map (
      I0 => \grant_r[3]_i_3__1_n_0\,
      I1 => \grant_r[3]_i_5__1_n_0\,
      I2 => \grant_r[2]_i_3__0_n_0\,
      I3 => \last_master_r[0]_i_1__0_n_0\,
      I4 => \last_master_r[1]_i_1__0_n_0\,
      I5 => \grant_r[2]_i_2__1_n_0\,
      O => \grant_r[0]_i_1__1_n_0\
    );
\grant_r[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"202020AA00000000"
    )
        port map (
      I0 => \grant_r[3]_i_2__0_n_0\,
      I1 => \grant_r[3]_i_3__1_n_0\,
      I2 => \grant_r[2]_i_2__1_n_0\,
      I3 => \last_master_r[1]_i_1__0_n_0\,
      I4 => \last_master_r[2]_i_1__1_n_0\,
      I5 => \grant_r[3]_i_4__1_n_0\,
      O => \grant_r[1]_i_1__0_n_0\
    );
\grant_r[2]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000404040F0"
    )
        port map (
      I0 => \grant_r[3]_i_4__1_n_0\,
      I1 => \grant_r[2]_i_2__1_n_0\,
      I2 => \grant_r[2]_i_3__0_n_0\,
      I3 => \grant_r[2]_i_4__1_n_0\,
      I4 => \last_master_r[3]_i_1__0_n_0\,
      I5 => \grant_r[3]_i_5__1_n_0\,
      O => \grant_r[2]_i_1__1_n_0\
    );
\grant_r[2]_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FBFF"
    )
        port map (
      I0 => \^genblk3[1].rnk_config_strobe_r_reg[1]\,
      I1 => \^grant_r_reg[0]_0\,
      I2 => \grant_r_reg[2]_0\,
      I3 => \grant_r_reg[2]_1\,
      O => \grant_r[2]_i_2__1_n_0\
    );
\grant_r[2]_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0777"
    )
        port map (
      I0 => \grant_r[3]_i_3__1_n_0\,
      I1 => \last_master_r[2]_i_1__1_n_0\,
      I2 => \grant_r[3]_i_4__1_n_0\,
      I3 => \last_master_r[0]_i_1__0_n_0\,
      O => \grant_r[2]_i_3__0_n_0\
    );
\grant_r[2]_i_4__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => grant_config_r(2),
      I1 => rnk_config_strobe,
      I2 => last_master_r(2),
      O => \grant_r[2]_i_4__1_n_0\
    );
\grant_r[3]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800080008008888"
    )
        port map (
      I0 => \grant_r[3]_i_2__0_n_0\,
      I1 => \grant_r[3]_i_3__1_n_0\,
      I2 => \grant_r[3]_i_4__1_n_0\,
      I3 => \grant_r[3]_i_5__1_n_0\,
      I4 => \last_master_r[0]_i_1__0_n_0\,
      I5 => \last_master_r[3]_i_1__0_n_0\,
      O => \grant_r[3]_i_1__0_n_0\
    );
\grant_r[3]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D0DD"
    )
        port map (
      I0 => \last_master_r[3]_i_1__0_n_0\,
      I1 => \grant_r[2]_i_2__1_n_0\,
      I2 => \grant_r[3]_i_5__1_n_0\,
      I3 => \last_master_r[1]_i_1__0_n_0\,
      O => \grant_r[3]_i_2__0_n_0\
    );
\grant_r[3]_i_3__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => \^genblk3[1].rnk_config_strobe_r_reg[1]\,
      I1 => \^grant_r_reg[0]_0\,
      I2 => p_15_in_0,
      I3 => \rnk_config_strobe_r_reg[0]\,
      O => \grant_r[3]_i_3__1_n_0\
    );
\grant_r[3]_i_4__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => \^genblk3[1].rnk_config_strobe_r_reg[1]\,
      I1 => \^grant_r_reg[0]_0\,
      I2 => p_15_in,
      I3 => \grant_r_reg[2]_2\,
      O => \grant_r[3]_i_4__1_n_0\
    );
\grant_r[3]_i_5__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FBFF"
    )
        port map (
      I0 => \^genblk3[1].rnk_config_strobe_r_reg[1]\,
      I1 => \^grant_r_reg[0]_0\,
      I2 => \grant_r_reg[2]_3\,
      I3 => \grant_r_reg[2]_4\,
      O => \grant_r[3]_i_5__1_n_0\
    );
\grant_r[3]_i_6__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00001500FFFFFFFF"
    )
        port map (
      I0 => \rnk_config_r[0]_i_2_n_0\,
      I1 => grant_config_r(0),
      I2 => rnk_config_strobe,
      I3 => rnk_config_r,
      I4 => \rnk_config_r_reg[0]\,
      I5 => rnk_config_valid_r,
      O => \^grant_r_reg[0]_0\
    );
\grant_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \grant_r[0]_i_1__1_n_0\,
      Q => grant_config_r(0),
      R => '0'
    );
\grant_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \grant_r[1]_i_1__0_n_0\,
      Q => grant_config_r(1),
      R => '0'
    );
\grant_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \grant_r[2]_i_1__1_n_0\,
      Q => grant_config_r(2),
      R => '0'
    );
\grant_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \grant_r[3]_i_1__0_n_0\,
      Q => grant_config_r(3),
      R => '0'
    );
\last_master_r[0]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => last_master_r(0),
      I1 => rnk_config_strobe,
      I2 => grant_config_r(0),
      I3 => \rnk_config_r_reg[0]\,
      O => \last_master_r[0]_i_1__0_n_0\
    );
\last_master_r[1]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => last_master_r(1),
      I1 => rnk_config_strobe,
      I2 => grant_config_r(1),
      I3 => \rnk_config_r_reg[0]\,
      O => \last_master_r[1]_i_1__0_n_0\
    );
\last_master_r[2]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => last_master_r(2),
      I1 => rnk_config_strobe,
      I2 => grant_config_r(2),
      I3 => \rnk_config_r_reg[0]\,
      O => \last_master_r[2]_i_1__1_n_0\
    );
\last_master_r[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEAE"
    )
        port map (
      I0 => \rnk_config_r_reg[0]\,
      I1 => last_master_r(3),
      I2 => rnk_config_strobe,
      I3 => grant_config_r(3),
      O => \last_master_r[3]_i_1__0_n_0\
    );
\last_master_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \last_master_r[0]_i_1__0_n_0\,
      Q => last_master_r(0),
      R => '0'
    );
\last_master_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \last_master_r[1]_i_1__0_n_0\,
      Q => last_master_r(1),
      R => '0'
    );
\last_master_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \last_master_r[2]_i_1__1_n_0\,
      Q => last_master_r(2),
      R => '0'
    );
\last_master_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \last_master_r[3]_i_1__0_n_0\,
      Q => last_master_r(3),
      R => '0'
    );
override_demand_r_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => rnk_config_strobe_0(0),
      I1 => rnk_config_strobe_0(3),
      I2 => rnk_config_strobe_0(4),
      I3 => rnk_config_strobe_0(1),
      I4 => rnk_config_strobe,
      I5 => rnk_config_strobe_0(2),
      O => \^genblk3[1].rnk_config_strobe_r_reg[1]\
    );
\rnk_config_r[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000444"
    )
        port map (
      I0 => \rnk_config_r_reg[0]\,
      I1 => rnk_config_r,
      I2 => rnk_config_strobe,
      I3 => grant_config_r(0),
      I4 => \rnk_config_r[0]_i_2_n_0\,
      O => rnk_config_0
    );
\rnk_config_r[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE00"
    )
        port map (
      I0 => grant_config_r(3),
      I1 => grant_config_r(1),
      I2 => grant_config_r(2),
      I3 => rnk_config_strobe,
      O => \rnk_config_r[0]_i_2_n_0\
    );
\rnk_config_strobe_r[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FBFF"
    )
        port map (
      I0 => \grant_r[3]_i_4__1_n_0\,
      I1 => \grant_r[2]_i_2__1_n_0\,
      I2 => \grant_r[3]_i_3__1_n_0\,
      I3 => \grant_r[3]_i_5__1_n_0\,
      O => rnk_config_strobe_ns
    );
rnk_config_valid_r_lcl_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFBFF"
    )
        port map (
      I0 => \grant_r[3]_i_4__1_n_0\,
      I1 => \grant_r[2]_i_2__1_n_0\,
      I2 => \grant_r[3]_i_3__1_n_0\,
      I3 => \grant_r[3]_i_5__1_n_0\,
      I4 => rnk_config_valid_r,
      O => rnk_config_valid_r_lcl_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \mig_7series_nosysclock_mig_7series_v4_2_round_robin_arb__parameterized1_4\ is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    mc_ras_n_ns : out STD_LOGIC_VECTOR ( 0 to 0 );
    mc_cas_n_ns : out STD_LOGIC_VECTOR ( 0 to 0 );
    mc_cs_n_ns : out STD_LOGIC_VECTOR ( 0 to 0 );
    \grant_r_reg[0]_0\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \grant_r_reg[0]_1\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \grant_r_reg[1]_0\ : out STD_LOGIC;
    act_this_rank : out STD_LOGIC;
    \grant_r_reg[3]_0\ : out STD_LOGIC;
    \grant_r_reg[3]_1\ : out STD_LOGIC;
    \grant_r_reg[0]_2\ : out STD_LOGIC;
    act_wait_r_lcl_reg : out STD_LOGIC;
    act_wait_r_lcl_reg_0 : out STD_LOGIC;
    \grant_r_reg[1]_1\ : out STD_LOGIC;
    \grant_r_reg[3]_2\ : out STD_LOGIC;
    \grant_r_reg[2]_0\ : out STD_LOGIC;
    \grant_r_reg[0]_3\ : out STD_LOGIC;
    demand_act_priority_r_reg : out STD_LOGIC;
    demand_act_priority_r_reg_0 : out STD_LOGIC;
    \grant_r_reg[1]_2\ : out STD_LOGIC;
    \grant_r_reg[1]_3\ : in STD_LOGIC;
    \grant_r_reg[1]_4\ : in STD_LOGIC;
    \grant_r_reg[3]_3\ : in STD_LOGIC;
    \grant_r_reg[1]_5\ : in STD_LOGIC;
    row_cmd_wr : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \cmd_pipe_plus.mc_cs_n_reg[0]\ : in STD_LOGIC;
    \cmd_pipe_plus.mc_cas_n_reg[0]\ : in STD_LOGIC;
    maint_zq_r : in STD_LOGIC;
    maint_srx_r : in STD_LOGIC;
    sent_row : in STD_LOGIC;
    maint_rank_r : in STD_LOGIC;
    req_row_r : in STD_LOGIC_VECTOR ( 59 downto 0 );
    \cmd_pipe_plus.mc_address_reg[15]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    req_bank_r : in STD_LOGIC_VECTOR ( 11 downto 0 );
    act_this_rank_r : in STD_LOGIC_VECTOR ( 3 downto 0 );
    inhbt_act_faw_r : in STD_LOGIC;
    demand_act_priority_r : in STD_LOGIC;
    demand_act_priority_r_7 : in STD_LOGIC;
    \grant_r[3]_i_2__1\ : in STD_LOGIC;
    demand_act_priority_r_8 : in STD_LOGIC;
    demand_act_priority_r_9 : in STD_LOGIC;
    CLK : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \mig_7series_nosysclock_mig_7series_v4_2_round_robin_arb__parameterized1_4\ : entity is "mig_7series_v4_2_round_robin_arb";
end \mig_7series_nosysclock_mig_7series_v4_2_round_robin_arb__parameterized1_4\;

architecture STRUCTURE of \mig_7series_nosysclock_mig_7series_v4_2_round_robin_arb__parameterized1_4\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \cmd_pipe_plus.mc_address[0]_i_2_n_0\ : STD_LOGIC;
  signal \cmd_pipe_plus.mc_address[10]_i_2_n_0\ : STD_LOGIC;
  signal \cmd_pipe_plus.mc_address[10]_i_3_n_0\ : STD_LOGIC;
  signal \cmd_pipe_plus.mc_address[11]_i_2_n_0\ : STD_LOGIC;
  signal \cmd_pipe_plus.mc_address[12]_i_2_n_0\ : STD_LOGIC;
  signal \cmd_pipe_plus.mc_address[13]_i_2_n_0\ : STD_LOGIC;
  signal \cmd_pipe_plus.mc_address[14]_i_2_n_0\ : STD_LOGIC;
  signal \cmd_pipe_plus.mc_address[15]_i_2_n_0\ : STD_LOGIC;
  signal \cmd_pipe_plus.mc_address[1]_i_2_n_0\ : STD_LOGIC;
  signal \cmd_pipe_plus.mc_address[2]_i_2_n_0\ : STD_LOGIC;
  signal \cmd_pipe_plus.mc_address[3]_i_2_n_0\ : STD_LOGIC;
  signal \cmd_pipe_plus.mc_address[4]_i_2_n_0\ : STD_LOGIC;
  signal \cmd_pipe_plus.mc_address[5]_i_2_n_0\ : STD_LOGIC;
  signal \cmd_pipe_plus.mc_address[6]_i_2_n_0\ : STD_LOGIC;
  signal \cmd_pipe_plus.mc_address[7]_i_2_n_0\ : STD_LOGIC;
  signal \cmd_pipe_plus.mc_address[8]_i_2_n_0\ : STD_LOGIC;
  signal \cmd_pipe_plus.mc_address[9]_i_2_n_0\ : STD_LOGIC;
  signal \cmd_pipe_plus.mc_bank[0]_i_2_n_0\ : STD_LOGIC;
  signal \cmd_pipe_plus.mc_bank[1]_i_2_n_0\ : STD_LOGIC;
  signal \cmd_pipe_plus.mc_bank[2]_i_2_n_0\ : STD_LOGIC;
  signal \cmd_pipe_plus.mc_cas_n[0]_i_2_n_0\ : STD_LOGIC;
  signal \cmd_pipe_plus.mc_ras_n[0]_i_2_n_0\ : STD_LOGIC;
  signal \cmd_pipe_plus.mc_ras_n[0]_i_3_n_0\ : STD_LOGIC;
  signal \cmd_pipe_plus.mc_we_n[0]_i_2_n_0\ : STD_LOGIC;
  signal \cmd_pipe_plus.mc_we_n[0]_i_3_n_0\ : STD_LOGIC;
  signal \grant_r[0]_i_1__2_n_0\ : STD_LOGIC;
  signal \grant_r[1]_i_1__2_n_0\ : STD_LOGIC;
  signal \grant_r[2]_i_1__2_n_0\ : STD_LOGIC;
  signal \grant_r[2]_i_3__1_n_0\ : STD_LOGIC;
  signal \grant_r[3]_i_14_n_0\ : STD_LOGIC;
  signal \grant_r[3]_i_17_n_0\ : STD_LOGIC;
  signal \grant_r[3]_i_1__1_n_0\ : STD_LOGIC;
  signal \grant_r[3]_i_5__0_n_0\ : STD_LOGIC;
  signal \^grant_r_reg[0]_2\ : STD_LOGIC;
  signal \^grant_r_reg[1]_0\ : STD_LOGIC;
  signal \^grant_r_reg[3]_0\ : STD_LOGIC;
  signal \^grant_r_reg[3]_2\ : STD_LOGIC;
  signal \inhbt_act_faw.SRLC32E0_i_3_n_0\ : STD_LOGIC;
  signal last_master_r : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \last_master_r[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \last_master_r[1]_i_1__1_n_0\ : STD_LOGIC;
  signal \last_master_r[2]_i_1__2_n_0\ : STD_LOGIC;
  signal \last_master_r[3]_i_1__1_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \cmd_pipe_plus.mc_address[10]_i_2\ : label is "soft_lutpair495";
  attribute SOFT_HLUTNM of \cmd_pipe_plus.mc_cas_n[0]_i_2\ : label is "soft_lutpair496";
  attribute SOFT_HLUTNM of \cmd_pipe_plus.mc_ras_n[0]_i_2\ : label is "soft_lutpair496";
  attribute SOFT_HLUTNM of \cmd_pipe_plus.mc_ras_n[0]_i_3\ : label is "soft_lutpair498";
  attribute SOFT_HLUTNM of \cmd_pipe_plus.mc_we_n[0]_i_3\ : label is "soft_lutpair498";
  attribute SOFT_HLUTNM of \grant_r[3]_i_14\ : label is "soft_lutpair500";
  attribute SOFT_HLUTNM of \grant_r[3]_i_15\ : label is "soft_lutpair497";
  attribute SOFT_HLUTNM of \inhbt_act_faw.SRLC32E0_i_3\ : label is "soft_lutpair499";
  attribute SOFT_HLUTNM of ras_timer_zero_r_i_2 : label is "soft_lutpair497";
  attribute SOFT_HLUTNM of \ras_timer_zero_r_i_2__0\ : label is "soft_lutpair499";
  attribute SOFT_HLUTNM of \ras_timer_zero_r_i_2__1\ : label is "soft_lutpair495";
  attribute SOFT_HLUTNM of \ras_timer_zero_r_i_2__2\ : label is "soft_lutpair500";
begin
  Q(3 downto 0) <= \^q\(3 downto 0);
  \grant_r_reg[0]_2\ <= \^grant_r_reg[0]_2\;
  \grant_r_reg[1]_0\ <= \^grant_r_reg[1]_0\;
  \grant_r_reg[3]_0\ <= \^grant_r_reg[3]_0\;
  \grant_r_reg[3]_2\ <= \^grant_r_reg[3]_2\;
\cmd_pipe_plus.mc_address[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E000EEEE"
    )
        port map (
      I0 => \cmd_pipe_plus.mc_address[0]_i_2_n_0\,
      I1 => \cmd_pipe_plus.mc_ras_n[0]_i_2_n_0\,
      I2 => \^q\(0),
      I3 => req_row_r(0),
      I4 => \cmd_pipe_plus.mc_cas_n[0]_i_2_n_0\,
      O => \grant_r_reg[0]_0\(0)
    );
\cmd_pipe_plus.mc_address[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF0880000F088"
    )
        port map (
      I0 => \^q\(1),
      I1 => req_row_r(15),
      I2 => req_row_r(30),
      I3 => \^q\(2),
      I4 => \^q\(3),
      I5 => req_row_r(45),
      O => \cmd_pipe_plus.mc_address[0]_i_2_n_0\
    );
\cmd_pipe_plus.mc_address[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80FF000080FF80FF"
    )
        port map (
      I0 => req_row_r(10),
      I1 => row_cmd_wr(0),
      I2 => \^q\(0),
      I3 => \cmd_pipe_plus.mc_cas_n[0]_i_2_n_0\,
      I4 => \cmd_pipe_plus.mc_address[10]_i_2_n_0\,
      I5 => \cmd_pipe_plus.mc_address[10]_i_3_n_0\,
      O => \grant_r_reg[0]_0\(10)
    );
\cmd_pipe_plus.mc_address[10]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAEAAAAA"
    )
        port map (
      I0 => \cmd_pipe_plus.mc_ras_n[0]_i_2_n_0\,
      I1 => row_cmd_wr(2),
      I2 => \^q\(2),
      I3 => \^q\(3),
      I4 => req_row_r(40),
      O => \cmd_pipe_plus.mc_address[10]_i_2_n_0\
    );
\cmd_pipe_plus.mc_address[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"77FF770F77FF77FF"
    )
        port map (
      I0 => row_cmd_wr(3),
      I1 => req_row_r(55),
      I2 => \^grant_r_reg[1]_0\,
      I3 => \^q\(3),
      I4 => \^q\(2),
      I5 => req_row_r(25),
      O => \cmd_pipe_plus.mc_address[10]_i_3_n_0\
    );
\cmd_pipe_plus.mc_address[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E000EEEE"
    )
        port map (
      I0 => \cmd_pipe_plus.mc_address[11]_i_2_n_0\,
      I1 => \cmd_pipe_plus.mc_ras_n[0]_i_2_n_0\,
      I2 => \^q\(0),
      I3 => req_row_r(11),
      I4 => \cmd_pipe_plus.mc_cas_n[0]_i_2_n_0\,
      O => \grant_r_reg[0]_0\(11)
    );
\cmd_pipe_plus.mc_address[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF0880000F088"
    )
        port map (
      I0 => \^q\(1),
      I1 => req_row_r(26),
      I2 => req_row_r(41),
      I3 => \^q\(2),
      I4 => \^q\(3),
      I5 => req_row_r(56),
      O => \cmd_pipe_plus.mc_address[11]_i_2_n_0\
    );
\cmd_pipe_plus.mc_address[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E000EEEE"
    )
        port map (
      I0 => \cmd_pipe_plus.mc_address[12]_i_2_n_0\,
      I1 => \cmd_pipe_plus.mc_ras_n[0]_i_2_n_0\,
      I2 => \^q\(0),
      I3 => req_row_r(12),
      I4 => \cmd_pipe_plus.mc_cas_n[0]_i_2_n_0\,
      O => \grant_r_reg[0]_0\(12)
    );
\cmd_pipe_plus.mc_address[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF0880000F088"
    )
        port map (
      I0 => \^q\(1),
      I1 => req_row_r(27),
      I2 => req_row_r(42),
      I3 => \^q\(2),
      I4 => \^q\(3),
      I5 => req_row_r(57),
      O => \cmd_pipe_plus.mc_address[12]_i_2_n_0\
    );
\cmd_pipe_plus.mc_address[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E000EEEE"
    )
        port map (
      I0 => \cmd_pipe_plus.mc_address[13]_i_2_n_0\,
      I1 => \cmd_pipe_plus.mc_ras_n[0]_i_2_n_0\,
      I2 => \^q\(0),
      I3 => req_row_r(13),
      I4 => \cmd_pipe_plus.mc_cas_n[0]_i_2_n_0\,
      O => \grant_r_reg[0]_0\(13)
    );
\cmd_pipe_plus.mc_address[13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF0880000F088"
    )
        port map (
      I0 => \^q\(1),
      I1 => req_row_r(28),
      I2 => req_row_r(43),
      I3 => \^q\(2),
      I4 => \^q\(3),
      I5 => req_row_r(58),
      O => \cmd_pipe_plus.mc_address[13]_i_2_n_0\
    );
\cmd_pipe_plus.mc_address[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E000EEEE"
    )
        port map (
      I0 => \cmd_pipe_plus.mc_address[14]_i_2_n_0\,
      I1 => \cmd_pipe_plus.mc_ras_n[0]_i_2_n_0\,
      I2 => \^q\(0),
      I3 => req_row_r(14),
      I4 => \cmd_pipe_plus.mc_cas_n[0]_i_2_n_0\,
      O => \grant_r_reg[0]_0\(14)
    );
\cmd_pipe_plus.mc_address[14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF0880000F088"
    )
        port map (
      I0 => \^q\(1),
      I1 => req_row_r(29),
      I2 => req_row_r(44),
      I3 => \^q\(2),
      I4 => \^q\(3),
      I5 => req_row_r(59),
      O => \cmd_pipe_plus.mc_address[14]_i_2_n_0\
    );
\cmd_pipe_plus.mc_address[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E000EEEE"
    )
        port map (
      I0 => \cmd_pipe_plus.mc_address[15]_i_2_n_0\,
      I1 => \cmd_pipe_plus.mc_ras_n[0]_i_2_n_0\,
      I2 => \^q\(0),
      I3 => \cmd_pipe_plus.mc_address_reg[15]\(0),
      I4 => \cmd_pipe_plus.mc_cas_n[0]_i_2_n_0\,
      O => \grant_r_reg[0]_0\(15)
    );
\cmd_pipe_plus.mc_address[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF0880000F088"
    )
        port map (
      I0 => \^q\(1),
      I1 => \cmd_pipe_plus.mc_address_reg[15]\(1),
      I2 => \cmd_pipe_plus.mc_address_reg[15]\(2),
      I3 => \^q\(2),
      I4 => \^q\(3),
      I5 => \cmd_pipe_plus.mc_address_reg[15]\(3),
      O => \cmd_pipe_plus.mc_address[15]_i_2_n_0\
    );
\cmd_pipe_plus.mc_address[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E000EEEE"
    )
        port map (
      I0 => \cmd_pipe_plus.mc_address[1]_i_2_n_0\,
      I1 => \cmd_pipe_plus.mc_ras_n[0]_i_2_n_0\,
      I2 => \^q\(0),
      I3 => req_row_r(1),
      I4 => \cmd_pipe_plus.mc_cas_n[0]_i_2_n_0\,
      O => \grant_r_reg[0]_0\(1)
    );
\cmd_pipe_plus.mc_address[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF0880000F088"
    )
        port map (
      I0 => \^q\(1),
      I1 => req_row_r(16),
      I2 => req_row_r(31),
      I3 => \^q\(2),
      I4 => \^q\(3),
      I5 => req_row_r(46),
      O => \cmd_pipe_plus.mc_address[1]_i_2_n_0\
    );
\cmd_pipe_plus.mc_address[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E000EEEE"
    )
        port map (
      I0 => \cmd_pipe_plus.mc_address[2]_i_2_n_0\,
      I1 => \cmd_pipe_plus.mc_ras_n[0]_i_2_n_0\,
      I2 => \^q\(0),
      I3 => req_row_r(2),
      I4 => \cmd_pipe_plus.mc_cas_n[0]_i_2_n_0\,
      O => \grant_r_reg[0]_0\(2)
    );
\cmd_pipe_plus.mc_address[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF0880000F088"
    )
        port map (
      I0 => \^q\(1),
      I1 => req_row_r(17),
      I2 => req_row_r(32),
      I3 => \^q\(2),
      I4 => \^q\(3),
      I5 => req_row_r(47),
      O => \cmd_pipe_plus.mc_address[2]_i_2_n_0\
    );
\cmd_pipe_plus.mc_address[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E000EEEE"
    )
        port map (
      I0 => \cmd_pipe_plus.mc_address[3]_i_2_n_0\,
      I1 => \cmd_pipe_plus.mc_ras_n[0]_i_2_n_0\,
      I2 => \^q\(0),
      I3 => req_row_r(3),
      I4 => \cmd_pipe_plus.mc_cas_n[0]_i_2_n_0\,
      O => \grant_r_reg[0]_0\(3)
    );
\cmd_pipe_plus.mc_address[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF0880000F088"
    )
        port map (
      I0 => \^q\(1),
      I1 => req_row_r(18),
      I2 => req_row_r(33),
      I3 => \^q\(2),
      I4 => \^q\(3),
      I5 => req_row_r(48),
      O => \cmd_pipe_plus.mc_address[3]_i_2_n_0\
    );
\cmd_pipe_plus.mc_address[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E000EEEE"
    )
        port map (
      I0 => \cmd_pipe_plus.mc_address[4]_i_2_n_0\,
      I1 => \cmd_pipe_plus.mc_ras_n[0]_i_2_n_0\,
      I2 => \^q\(0),
      I3 => req_row_r(4),
      I4 => \cmd_pipe_plus.mc_cas_n[0]_i_2_n_0\,
      O => \grant_r_reg[0]_0\(4)
    );
\cmd_pipe_plus.mc_address[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF0880000F088"
    )
        port map (
      I0 => \^q\(1),
      I1 => req_row_r(19),
      I2 => req_row_r(34),
      I3 => \^q\(2),
      I4 => \^q\(3),
      I5 => req_row_r(49),
      O => \cmd_pipe_plus.mc_address[4]_i_2_n_0\
    );
\cmd_pipe_plus.mc_address[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E000EEEE"
    )
        port map (
      I0 => \cmd_pipe_plus.mc_address[5]_i_2_n_0\,
      I1 => \cmd_pipe_plus.mc_ras_n[0]_i_2_n_0\,
      I2 => \^q\(0),
      I3 => req_row_r(5),
      I4 => \cmd_pipe_plus.mc_cas_n[0]_i_2_n_0\,
      O => \grant_r_reg[0]_0\(5)
    );
\cmd_pipe_plus.mc_address[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF0880000F088"
    )
        port map (
      I0 => \^q\(1),
      I1 => req_row_r(20),
      I2 => req_row_r(35),
      I3 => \^q\(2),
      I4 => \^q\(3),
      I5 => req_row_r(50),
      O => \cmd_pipe_plus.mc_address[5]_i_2_n_0\
    );
\cmd_pipe_plus.mc_address[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E000EEEE"
    )
        port map (
      I0 => \cmd_pipe_plus.mc_address[6]_i_2_n_0\,
      I1 => \cmd_pipe_plus.mc_ras_n[0]_i_2_n_0\,
      I2 => \^q\(0),
      I3 => req_row_r(6),
      I4 => \cmd_pipe_plus.mc_cas_n[0]_i_2_n_0\,
      O => \grant_r_reg[0]_0\(6)
    );
\cmd_pipe_plus.mc_address[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF0880000F088"
    )
        port map (
      I0 => \^q\(1),
      I1 => req_row_r(21),
      I2 => req_row_r(36),
      I3 => \^q\(2),
      I4 => \^q\(3),
      I5 => req_row_r(51),
      O => \cmd_pipe_plus.mc_address[6]_i_2_n_0\
    );
\cmd_pipe_plus.mc_address[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E000EEEE"
    )
        port map (
      I0 => \cmd_pipe_plus.mc_address[7]_i_2_n_0\,
      I1 => \cmd_pipe_plus.mc_ras_n[0]_i_2_n_0\,
      I2 => \^q\(0),
      I3 => req_row_r(7),
      I4 => \cmd_pipe_plus.mc_cas_n[0]_i_2_n_0\,
      O => \grant_r_reg[0]_0\(7)
    );
\cmd_pipe_plus.mc_address[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF0880000F088"
    )
        port map (
      I0 => \^q\(1),
      I1 => req_row_r(22),
      I2 => req_row_r(37),
      I3 => \^q\(2),
      I4 => \^q\(3),
      I5 => req_row_r(52),
      O => \cmd_pipe_plus.mc_address[7]_i_2_n_0\
    );
\cmd_pipe_plus.mc_address[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E000EEEE"
    )
        port map (
      I0 => \cmd_pipe_plus.mc_address[8]_i_2_n_0\,
      I1 => \cmd_pipe_plus.mc_ras_n[0]_i_2_n_0\,
      I2 => \^q\(0),
      I3 => req_row_r(8),
      I4 => \cmd_pipe_plus.mc_cas_n[0]_i_2_n_0\,
      O => \grant_r_reg[0]_0\(8)
    );
\cmd_pipe_plus.mc_address[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF0880000F088"
    )
        port map (
      I0 => \^q\(1),
      I1 => req_row_r(23),
      I2 => req_row_r(38),
      I3 => \^q\(2),
      I4 => \^q\(3),
      I5 => req_row_r(53),
      O => \cmd_pipe_plus.mc_address[8]_i_2_n_0\
    );
\cmd_pipe_plus.mc_address[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E000EEEE"
    )
        port map (
      I0 => \cmd_pipe_plus.mc_address[9]_i_2_n_0\,
      I1 => \cmd_pipe_plus.mc_ras_n[0]_i_2_n_0\,
      I2 => \^q\(0),
      I3 => req_row_r(9),
      I4 => \cmd_pipe_plus.mc_cas_n[0]_i_2_n_0\,
      O => \grant_r_reg[0]_0\(9)
    );
\cmd_pipe_plus.mc_address[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF0880000F088"
    )
        port map (
      I0 => \^q\(1),
      I1 => req_row_r(24),
      I2 => req_row_r(39),
      I3 => \^q\(2),
      I4 => \^q\(3),
      I5 => req_row_r(54),
      O => \cmd_pipe_plus.mc_address[9]_i_2_n_0\
    );
\cmd_pipe_plus.mc_bank[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E000EEEE"
    )
        port map (
      I0 => \cmd_pipe_plus.mc_bank[0]_i_2_n_0\,
      I1 => \cmd_pipe_plus.mc_ras_n[0]_i_2_n_0\,
      I2 => \^q\(0),
      I3 => req_bank_r(0),
      I4 => \cmd_pipe_plus.mc_cas_n[0]_i_2_n_0\,
      O => \grant_r_reg[0]_1\(0)
    );
\cmd_pipe_plus.mc_bank[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF0880000F088"
    )
        port map (
      I0 => \^q\(1),
      I1 => req_bank_r(3),
      I2 => req_bank_r(6),
      I3 => \^q\(2),
      I4 => \^q\(3),
      I5 => req_bank_r(9),
      O => \cmd_pipe_plus.mc_bank[0]_i_2_n_0\
    );
\cmd_pipe_plus.mc_bank[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E000EEEE"
    )
        port map (
      I0 => \cmd_pipe_plus.mc_bank[1]_i_2_n_0\,
      I1 => \cmd_pipe_plus.mc_ras_n[0]_i_2_n_0\,
      I2 => \^q\(0),
      I3 => req_bank_r(1),
      I4 => \cmd_pipe_plus.mc_cas_n[0]_i_2_n_0\,
      O => \grant_r_reg[0]_1\(1)
    );
\cmd_pipe_plus.mc_bank[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF0880000F088"
    )
        port map (
      I0 => \^q\(1),
      I1 => req_bank_r(4),
      I2 => req_bank_r(7),
      I3 => \^q\(2),
      I4 => \^q\(3),
      I5 => req_bank_r(10),
      O => \cmd_pipe_plus.mc_bank[1]_i_2_n_0\
    );
\cmd_pipe_plus.mc_bank[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E000EEEE"
    )
        port map (
      I0 => \cmd_pipe_plus.mc_bank[2]_i_2_n_0\,
      I1 => \cmd_pipe_plus.mc_ras_n[0]_i_2_n_0\,
      I2 => \^q\(0),
      I3 => req_bank_r(2),
      I4 => \cmd_pipe_plus.mc_cas_n[0]_i_2_n_0\,
      O => \grant_r_reg[0]_1\(2)
    );
\cmd_pipe_plus.mc_bank[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF0880000F088"
    )
        port map (
      I0 => \^q\(1),
      I1 => req_bank_r(5),
      I2 => req_bank_r(8),
      I3 => \^q\(2),
      I4 => \^q\(3),
      I5 => req_bank_r(11),
      O => \cmd_pipe_plus.mc_bank[2]_i_2_n_0\
    );
\cmd_pipe_plus.mc_cas_n[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF75FF75FF75FF55"
    )
        port map (
      I0 => \cmd_pipe_plus.mc_cas_n[0]_i_2_n_0\,
      I1 => \cmd_pipe_plus.mc_cas_n_reg[0]\,
      I2 => \cmd_pipe_plus.mc_cs_n_reg[0]\,
      I3 => \^q\(0),
      I4 => maint_zq_r,
      I5 => maint_srx_r,
      O => mc_cas_n_ns(0)
    );
\cmd_pipe_plus.mc_cas_n[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01010100"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(3),
      I2 => \^q\(1),
      I3 => sent_row,
      I4 => \cmd_pipe_plus.mc_cs_n_reg[0]\,
      O => \cmd_pipe_plus.mc_cas_n[0]_i_2_n_0\
    );
\cmd_pipe_plus.mc_cs_n[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000080000AA08AA"
    )
        port map (
      I0 => \cmd_pipe_plus.mc_ras_n[0]_i_2_n_0\,
      I1 => maint_rank_r,
      I2 => \cmd_pipe_plus.mc_cas_n_reg[0]\,
      I3 => \cmd_pipe_plus.mc_cs_n_reg[0]\,
      I4 => \^q\(0),
      I5 => sent_row,
      O => mc_cs_n_ns(0)
    );
\cmd_pipe_plus.mc_ras_n[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"888088808880AAAA"
    )
        port map (
      I0 => \cmd_pipe_plus.mc_ras_n[0]_i_2_n_0\,
      I1 => \cmd_pipe_plus.mc_ras_n[0]_i_3_n_0\,
      I2 => maint_zq_r,
      I3 => maint_srx_r,
      I4 => \cmd_pipe_plus.mc_cs_n_reg[0]\,
      I5 => sent_row,
      O => mc_ras_n_ns(0)
    );
\cmd_pipe_plus.mc_ras_n[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1111111F"
    )
        port map (
      I0 => sent_row,
      I1 => \cmd_pipe_plus.mc_cs_n_reg[0]\,
      I2 => \^q\(2),
      I3 => \^q\(3),
      I4 => \^q\(1),
      O => \cmd_pipe_plus.mc_ras_n[0]_i_2_n_0\
    );
\cmd_pipe_plus.mc_ras_n[0]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \^q\(0),
      I1 => \cmd_pipe_plus.mc_cs_n_reg[0]\,
      I2 => \cmd_pipe_plus.mc_cas_n_reg[0]\,
      O => \cmd_pipe_plus.mc_ras_n[0]_i_3_n_0\
    );
\cmd_pipe_plus.mc_we_n[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAEEAF"
    )
        port map (
      I0 => \cmd_pipe_plus.mc_we_n[0]_i_2_n_0\,
      I1 => row_cmd_wr(1),
      I2 => \cmd_pipe_plus.mc_we_n[0]_i_3_n_0\,
      I3 => \^q\(1),
      I4 => \^q\(3),
      I5 => \^q\(2),
      O => D(0)
    );
\cmd_pipe_plus.mc_we_n[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F808F808F808FFFF"
    )
        port map (
      I0 => \^q\(2),
      I1 => row_cmd_wr(2),
      I2 => \^q\(3),
      I3 => row_cmd_wr(3),
      I4 => \cmd_pipe_plus.mc_cs_n_reg[0]\,
      I5 => sent_row,
      O => \cmd_pipe_plus.mc_we_n[0]_i_2_n_0\
    );
\cmd_pipe_plus.mc_we_n[0]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00FFFDFD"
    )
        port map (
      I0 => \cmd_pipe_plus.mc_cs_n_reg[0]\,
      I1 => \cmd_pipe_plus.mc_cas_n_reg[0]\,
      I2 => maint_zq_r,
      I3 => row_cmd_wr(0),
      I4 => \^q\(0),
      O => \cmd_pipe_plus.mc_we_n[0]_i_3_n_0\
    );
\grant_r[0]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000202020F0"
    )
        port map (
      I0 => \grant_r_reg[3]_3\,
      I1 => \grant_r_reg[1]_5\,
      I2 => \grant_r[2]_i_3__1_n_0\,
      I3 => \last_master_r[0]_i_1__1_n_0\,
      I4 => \last_master_r[1]_i_1__1_n_0\,
      I5 => \grant_r_reg[1]_4\,
      O => \grant_r[0]_i_1__2_n_0\
    );
\grant_r[1]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000222F"
    )
        port map (
      I0 => \grant_r_reg[1]_4\,
      I1 => \grant_r_reg[1]_5\,
      I2 => \last_master_r[2]_i_1__2_n_0\,
      I3 => \last_master_r[1]_i_1__1_n_0\,
      I4 => \grant_r[3]_i_5__0_n_0\,
      I5 => \grant_r_reg[1]_3\,
      O => \grant_r[1]_i_1__2_n_0\
    );
\grant_r[2]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000808080F0"
    )
        port map (
      I0 => \grant_r_reg[1]_3\,
      I1 => \grant_r_reg[1]_4\,
      I2 => \grant_r[2]_i_3__1_n_0\,
      I3 => \last_master_r[2]_i_1__2_n_0\,
      I4 => \last_master_r[3]_i_1__1_n_0\,
      I5 => \grant_r_reg[3]_3\,
      O => \grant_r[2]_i_1__2_n_0\
    );
\grant_r[2]_i_3__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7077"
    )
        port map (
      I0 => \grant_r_reg[1]_5\,
      I1 => \last_master_r[2]_i_1__2_n_0\,
      I2 => \grant_r_reg[1]_3\,
      I3 => \last_master_r[0]_i_1__1_n_0\,
      O => \grant_r[2]_i_3__1_n_0\
    );
\grant_r[2]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFEAEAEA"
    )
        port map (
      I0 => \^grant_r_reg[3]_2\,
      I1 => \^q\(1),
      I2 => row_cmd_wr(1),
      I3 => \^q\(2),
      I4 => row_cmd_wr(2),
      I5 => inhbt_act_faw_r,
      O => \grant_r_reg[1]_1\
    );
\grant_r[2]_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF00F2"
    )
        port map (
      I0 => demand_act_priority_r_7,
      I1 => \^q\(3),
      I2 => \grant_r[3]_i_17_n_0\,
      I3 => demand_act_priority_r,
      I4 => \grant_r[3]_i_2__1\,
      I5 => \^q\(0),
      O => demand_act_priority_r_reg_0
    );
\grant_r[3]_i_10__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D0DD0000D0DDD0DD"
    )
        port map (
      I0 => demand_act_priority_r,
      I1 => \^q\(0),
      I2 => \^q\(3),
      I3 => demand_act_priority_r_7,
      I4 => \^q\(2),
      I5 => demand_act_priority_r_8,
      O => demand_act_priority_r_reg
    );
\grant_r[3]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFF8F8F8"
    )
        port map (
      I0 => row_cmd_wr(1),
      I1 => \^q\(1),
      I2 => inhbt_act_faw_r,
      I3 => row_cmd_wr(2),
      I4 => \^q\(2),
      I5 => \^grant_r_reg[0]_2\,
      O => act_wait_r_lcl_reg
    );
\grant_r[3]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF00F4"
    )
        port map (
      I0 => \^q\(0),
      I1 => demand_act_priority_r,
      I2 => \grant_r[3]_i_17_n_0\,
      I3 => demand_act_priority_r_7,
      I4 => \grant_r[3]_i_2__1\,
      I5 => \^q\(3),
      O => \grant_r_reg[0]_3\
    );
\grant_r[3]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D0DD"
    )
        port map (
      I0 => demand_act_priority_r_7,
      I1 => \^q\(3),
      I2 => \^q\(0),
      I3 => demand_act_priority_r,
      O => \grant_r[3]_i_14_n_0\
    );
\grant_r[3]_i_15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => row_cmd_wr(0),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => row_cmd_wr(2),
      I4 => inhbt_act_faw_r,
      O => act_wait_r_lcl_reg_0
    );
\grant_r[3]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \^q\(1),
      I1 => demand_act_priority_r_9,
      I2 => \^q\(2),
      I3 => demand_act_priority_r_8,
      O => \grant_r[3]_i_17_n_0\
    );
\grant_r[3]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000888F0000"
    )
        port map (
      I0 => \grant_r_reg[3]_3\,
      I1 => \grant_r_reg[1]_3\,
      I2 => \last_master_r[3]_i_1__1_n_0\,
      I3 => \last_master_r[0]_i_1__1_n_0\,
      I4 => \grant_r_reg[1]_5\,
      I5 => \grant_r[3]_i_5__0_n_0\,
      O => \grant_r[3]_i_1__1_n_0\
    );
\grant_r[3]_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \grant_r_reg[1]_4\,
      I1 => \last_master_r[3]_i_1__1_n_0\,
      I2 => \grant_r_reg[3]_3\,
      I3 => \last_master_r[1]_i_1__1_n_0\,
      O => \grant_r[3]_i_5__0_n_0\
    );
\grant_r[3]_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFF888"
    )
        port map (
      I0 => \^q\(3),
      I1 => row_cmd_wr(3),
      I2 => \^q\(1),
      I3 => row_cmd_wr(1),
      I4 => \^grant_r_reg[0]_2\,
      I5 => inhbt_act_faw_r,
      O => \grant_r_reg[3]_1\
    );
\grant_r[3]_i_8__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF0075"
    )
        port map (
      I0 => \grant_r[3]_i_14_n_0\,
      I1 => \^q\(1),
      I2 => demand_act_priority_r_9,
      I3 => demand_act_priority_r_8,
      I4 => \grant_r[3]_i_2__1\,
      I5 => \^q\(2),
      O => \grant_r_reg[1]_2\
    );
\grant_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \grant_r[0]_i_1__2_n_0\,
      Q => \^q\(0),
      R => '0'
    );
\grant_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \grant_r[1]_i_1__2_n_0\,
      Q => \^q\(1),
      R => '0'
    );
\grant_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \grant_r[2]_i_1__2_n_0\,
      Q => \^q\(2),
      R => '0'
    );
\grant_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \grant_r[3]_i_1__1_n_0\,
      Q => \^q\(3),
      R => '0'
    );
\inhbt_act_faw.SRLC32E0_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^grant_r_reg[3]_0\,
      O => act_this_rank
    );
\inhbt_act_faw.SRLC32E0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000777"
    )
        port map (
      I0 => \^q\(3),
      I1 => act_this_rank_r(3),
      I2 => \^q\(0),
      I3 => act_this_rank_r(0),
      I4 => \inhbt_act_faw.SRLC32E0_i_3_n_0\,
      O => \^grant_r_reg[3]_0\
    );
\inhbt_act_faw.SRLC32E0_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => act_this_rank_r(2),
      I1 => \^q\(2),
      I2 => act_this_rank_r(1),
      I3 => \^q\(1),
      O => \inhbt_act_faw.SRLC32E0_i_3_n_0\
    );
\last_master_r[0]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => last_master_r(0),
      I1 => sent_row,
      I2 => \^q\(0),
      I3 => \cmd_pipe_plus.mc_cas_n_reg[0]\,
      O => \last_master_r[0]_i_1__1_n_0\
    );
\last_master_r[1]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => last_master_r(1),
      I1 => sent_row,
      I2 => \^q\(1),
      I3 => \cmd_pipe_plus.mc_cas_n_reg[0]\,
      O => \last_master_r[1]_i_1__1_n_0\
    );
\last_master_r[2]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => last_master_r(2),
      I1 => sent_row,
      I2 => \^q\(2),
      I3 => \cmd_pipe_plus.mc_cas_n_reg[0]\,
      O => \last_master_r[2]_i_1__2_n_0\
    );
\last_master_r[3]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEAE"
    )
        port map (
      I0 => \cmd_pipe_plus.mc_cas_n_reg[0]\,
      I1 => last_master_r(3),
      I2 => sent_row,
      I3 => \^q\(3),
      O => \last_master_r[3]_i_1__1_n_0\
    );
\last_master_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \last_master_r[0]_i_1__1_n_0\,
      Q => last_master_r(0),
      R => '0'
    );
\last_master_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \last_master_r[1]_i_1__1_n_0\,
      Q => last_master_r(1),
      R => '0'
    );
\last_master_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \last_master_r[2]_i_1__2_n_0\,
      Q => last_master_r(2),
      R => '0'
    );
\last_master_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \last_master_r[3]_i_1__1_n_0\,
      Q => last_master_r(3),
      R => '0'
    );
ras_timer_zero_r_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q\(0),
      I1 => row_cmd_wr(0),
      O => \^grant_r_reg[0]_2\
    );
\ras_timer_zero_r_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q\(1),
      I1 => row_cmd_wr(1),
      O => \^grant_r_reg[1]_0\
    );
\ras_timer_zero_r_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q\(2),
      I1 => row_cmd_wr(2),
      O => \grant_r_reg[2]_0\
    );
\ras_timer_zero_r_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q\(3),
      I1 => row_cmd_wr(3),
      O => \^grant_r_reg[3]_2\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity mig_7series_nosysclock_mig_7series_v4_2_tempmon is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 11 downto 0 );
    device_temp_sync_r4_neq_r3 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 11 downto 0 );
    device_temp_i : in STD_LOGIC_VECTOR ( 11 downto 0 );
    CLK : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of mig_7series_nosysclock_mig_7series_v4_2_tempmon : entity is "mig_7series_v4_2_tempmon";
end mig_7series_nosysclock_mig_7series_v4_2_tempmon;

architecture STRUCTURE of mig_7series_nosysclock_mig_7series_v4_2_tempmon is
  signal \device_temp_101[11]_i_2_n_0\ : STD_LOGIC;
  signal \device_temp_101[11]_i_4_n_0\ : STD_LOGIC;
  signal \device_temp_101[11]_i_5_n_0\ : STD_LOGIC;
  signal device_temp_lcl : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal device_temp_r : STD_LOGIC_VECTOR ( 11 downto 0 );
  attribute async_reg : string;
  attribute async_reg of device_temp_r : signal is "true";
  signal \device_temp_r[11]_i_1_n_0\ : STD_LOGIC;
  signal device_temp_sync_r1 : STD_LOGIC_VECTOR ( 11 downto 0 );
  attribute async_reg of device_temp_sync_r1 : signal is "true";
  signal device_temp_sync_r2 : STD_LOGIC_VECTOR ( 11 downto 0 );
  attribute async_reg of device_temp_sync_r2 : signal is "true";
  signal device_temp_sync_r3 : STD_LOGIC_VECTOR ( 11 downto 0 );
  attribute async_reg of device_temp_sync_r3 : signal is "true";
  attribute syn_srlstyle : string;
  attribute syn_srlstyle of device_temp_sync_r3 : signal is "registers";
  signal device_temp_sync_r4 : STD_LOGIC_VECTOR ( 11 downto 0 );
  attribute async_reg of device_temp_sync_r4 : signal is "true";
  signal device_temp_sync_r4_neq_r3_i_2_n_0 : STD_LOGIC;
  signal device_temp_sync_r4_neq_r3_i_3_n_0 : STD_LOGIC;
  signal device_temp_sync_r4_neq_r3_i_4_n_0 : STD_LOGIC;
  signal device_temp_sync_r4_neq_r3_i_5_n_0 : STD_LOGIC;
  signal device_temp_sync_r4_neq_r3_reg_i_1_n_0 : STD_LOGIC;
  signal device_temp_sync_r4_neq_r3_reg_i_1_n_1 : STD_LOGIC;
  signal device_temp_sync_r4_neq_r3_reg_i_1_n_2 : STD_LOGIC;
  signal device_temp_sync_r4_neq_r3_reg_i_1_n_3 : STD_LOGIC;
  signal device_temp_sync_r5 : STD_LOGIC_VECTOR ( 11 downto 0 );
  attribute async_reg of device_temp_sync_r5 : signal is "true";
  signal \p_0_in__0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \sync_cntr[2]_i_1_n_0\ : STD_LOGIC;
  signal \sync_cntr[3]_i_2_n_0\ : STD_LOGIC;
  signal sync_cntr_reg : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/device_temp_low\ : STD_LOGIC;
  signal NLW_device_temp_sync_r4_neq_r3_reg_i_1_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \device_temp_r_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \device_temp_r_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \device_temp_r_reg[10]\ : label is std.standard.true;
  attribute KEEP of \device_temp_r_reg[10]\ : label is "yes";
  attribute ASYNC_REG_boolean of \device_temp_r_reg[11]\ : label is std.standard.true;
  attribute KEEP of \device_temp_r_reg[11]\ : label is "yes";
  attribute ASYNC_REG_boolean of \device_temp_r_reg[1]\ : label is std.standard.true;
  attribute KEEP of \device_temp_r_reg[1]\ : label is "yes";
  attribute ASYNC_REG_boolean of \device_temp_r_reg[2]\ : label is std.standard.true;
  attribute KEEP of \device_temp_r_reg[2]\ : label is "yes";
  attribute ASYNC_REG_boolean of \device_temp_r_reg[3]\ : label is std.standard.true;
  attribute KEEP of \device_temp_r_reg[3]\ : label is "yes";
  attribute ASYNC_REG_boolean of \device_temp_r_reg[4]\ : label is std.standard.true;
  attribute KEEP of \device_temp_r_reg[4]\ : label is "yes";
  attribute ASYNC_REG_boolean of \device_temp_r_reg[5]\ : label is std.standard.true;
  attribute KEEP of \device_temp_r_reg[5]\ : label is "yes";
  attribute ASYNC_REG_boolean of \device_temp_r_reg[6]\ : label is std.standard.true;
  attribute KEEP of \device_temp_r_reg[6]\ : label is "yes";
  attribute ASYNC_REG_boolean of \device_temp_r_reg[7]\ : label is std.standard.true;
  attribute KEEP of \device_temp_r_reg[7]\ : label is "yes";
  attribute ASYNC_REG_boolean of \device_temp_r_reg[8]\ : label is std.standard.true;
  attribute KEEP of \device_temp_r_reg[8]\ : label is "yes";
  attribute ASYNC_REG_boolean of \device_temp_r_reg[9]\ : label is std.standard.true;
  attribute KEEP of \device_temp_r_reg[9]\ : label is "yes";
  attribute ASYNC_REG_boolean of \device_temp_sync_r1_reg[0]\ : label is std.standard.true;
  attribute KEEP of \device_temp_sync_r1_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \device_temp_sync_r1_reg[10]\ : label is std.standard.true;
  attribute KEEP of \device_temp_sync_r1_reg[10]\ : label is "yes";
  attribute ASYNC_REG_boolean of \device_temp_sync_r1_reg[11]\ : label is std.standard.true;
  attribute KEEP of \device_temp_sync_r1_reg[11]\ : label is "yes";
  attribute ASYNC_REG_boolean of \device_temp_sync_r1_reg[1]\ : label is std.standard.true;
  attribute KEEP of \device_temp_sync_r1_reg[1]\ : label is "yes";
  attribute ASYNC_REG_boolean of \device_temp_sync_r1_reg[2]\ : label is std.standard.true;
  attribute KEEP of \device_temp_sync_r1_reg[2]\ : label is "yes";
  attribute ASYNC_REG_boolean of \device_temp_sync_r1_reg[3]\ : label is std.standard.true;
  attribute KEEP of \device_temp_sync_r1_reg[3]\ : label is "yes";
  attribute ASYNC_REG_boolean of \device_temp_sync_r1_reg[4]\ : label is std.standard.true;
  attribute KEEP of \device_temp_sync_r1_reg[4]\ : label is "yes";
  attribute ASYNC_REG_boolean of \device_temp_sync_r1_reg[5]\ : label is std.standard.true;
  attribute KEEP of \device_temp_sync_r1_reg[5]\ : label is "yes";
  attribute ASYNC_REG_boolean of \device_temp_sync_r1_reg[6]\ : label is std.standard.true;
  attribute KEEP of \device_temp_sync_r1_reg[6]\ : label is "yes";
  attribute ASYNC_REG_boolean of \device_temp_sync_r1_reg[7]\ : label is std.standard.true;
  attribute KEEP of \device_temp_sync_r1_reg[7]\ : label is "yes";
  attribute ASYNC_REG_boolean of \device_temp_sync_r1_reg[8]\ : label is std.standard.true;
  attribute KEEP of \device_temp_sync_r1_reg[8]\ : label is "yes";
  attribute ASYNC_REG_boolean of \device_temp_sync_r1_reg[9]\ : label is std.standard.true;
  attribute KEEP of \device_temp_sync_r1_reg[9]\ : label is "yes";
  attribute ASYNC_REG_boolean of \device_temp_sync_r2_reg[0]\ : label is std.standard.true;
  attribute KEEP of \device_temp_sync_r2_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \device_temp_sync_r2_reg[10]\ : label is std.standard.true;
  attribute KEEP of \device_temp_sync_r2_reg[10]\ : label is "yes";
  attribute ASYNC_REG_boolean of \device_temp_sync_r2_reg[11]\ : label is std.standard.true;
  attribute KEEP of \device_temp_sync_r2_reg[11]\ : label is "yes";
  attribute ASYNC_REG_boolean of \device_temp_sync_r2_reg[1]\ : label is std.standard.true;
  attribute KEEP of \device_temp_sync_r2_reg[1]\ : label is "yes";
  attribute ASYNC_REG_boolean of \device_temp_sync_r2_reg[2]\ : label is std.standard.true;
  attribute KEEP of \device_temp_sync_r2_reg[2]\ : label is "yes";
  attribute ASYNC_REG_boolean of \device_temp_sync_r2_reg[3]\ : label is std.standard.true;
  attribute KEEP of \device_temp_sync_r2_reg[3]\ : label is "yes";
  attribute ASYNC_REG_boolean of \device_temp_sync_r2_reg[4]\ : label is std.standard.true;
  attribute KEEP of \device_temp_sync_r2_reg[4]\ : label is "yes";
  attribute ASYNC_REG_boolean of \device_temp_sync_r2_reg[5]\ : label is std.standard.true;
  attribute KEEP of \device_temp_sync_r2_reg[5]\ : label is "yes";
  attribute ASYNC_REG_boolean of \device_temp_sync_r2_reg[6]\ : label is std.standard.true;
  attribute KEEP of \device_temp_sync_r2_reg[6]\ : label is "yes";
  attribute ASYNC_REG_boolean of \device_temp_sync_r2_reg[7]\ : label is std.standard.true;
  attribute KEEP of \device_temp_sync_r2_reg[7]\ : label is "yes";
  attribute ASYNC_REG_boolean of \device_temp_sync_r2_reg[8]\ : label is std.standard.true;
  attribute KEEP of \device_temp_sync_r2_reg[8]\ : label is "yes";
  attribute ASYNC_REG_boolean of \device_temp_sync_r2_reg[9]\ : label is std.standard.true;
  attribute KEEP of \device_temp_sync_r2_reg[9]\ : label is "yes";
  attribute ASYNC_REG_boolean of \device_temp_sync_r3_reg[0]\ : label is std.standard.true;
  attribute KEEP of \device_temp_sync_r3_reg[0]\ : label is "yes";
  attribute syn_srlstyle of \device_temp_sync_r3_reg[0]\ : label is "registers";
  attribute ASYNC_REG_boolean of \device_temp_sync_r3_reg[10]\ : label is std.standard.true;
  attribute KEEP of \device_temp_sync_r3_reg[10]\ : label is "yes";
  attribute syn_srlstyle of \device_temp_sync_r3_reg[10]\ : label is "registers";
  attribute ASYNC_REG_boolean of \device_temp_sync_r3_reg[11]\ : label is std.standard.true;
  attribute KEEP of \device_temp_sync_r3_reg[11]\ : label is "yes";
  attribute syn_srlstyle of \device_temp_sync_r3_reg[11]\ : label is "registers";
  attribute ASYNC_REG_boolean of \device_temp_sync_r3_reg[1]\ : label is std.standard.true;
  attribute KEEP of \device_temp_sync_r3_reg[1]\ : label is "yes";
  attribute syn_srlstyle of \device_temp_sync_r3_reg[1]\ : label is "registers";
  attribute ASYNC_REG_boolean of \device_temp_sync_r3_reg[2]\ : label is std.standard.true;
  attribute KEEP of \device_temp_sync_r3_reg[2]\ : label is "yes";
  attribute syn_srlstyle of \device_temp_sync_r3_reg[2]\ : label is "registers";
  attribute ASYNC_REG_boolean of \device_temp_sync_r3_reg[3]\ : label is std.standard.true;
  attribute KEEP of \device_temp_sync_r3_reg[3]\ : label is "yes";
  attribute syn_srlstyle of \device_temp_sync_r3_reg[3]\ : label is "registers";
  attribute ASYNC_REG_boolean of \device_temp_sync_r3_reg[4]\ : label is std.standard.true;
  attribute KEEP of \device_temp_sync_r3_reg[4]\ : label is "yes";
  attribute syn_srlstyle of \device_temp_sync_r3_reg[4]\ : label is "registers";
  attribute ASYNC_REG_boolean of \device_temp_sync_r3_reg[5]\ : label is std.standard.true;
  attribute KEEP of \device_temp_sync_r3_reg[5]\ : label is "yes";
  attribute syn_srlstyle of \device_temp_sync_r3_reg[5]\ : label is "registers";
  attribute ASYNC_REG_boolean of \device_temp_sync_r3_reg[6]\ : label is std.standard.true;
  attribute KEEP of \device_temp_sync_r3_reg[6]\ : label is "yes";
  attribute syn_srlstyle of \device_temp_sync_r3_reg[6]\ : label is "registers";
  attribute ASYNC_REG_boolean of \device_temp_sync_r3_reg[7]\ : label is std.standard.true;
  attribute KEEP of \device_temp_sync_r3_reg[7]\ : label is "yes";
  attribute syn_srlstyle of \device_temp_sync_r3_reg[7]\ : label is "registers";
  attribute ASYNC_REG_boolean of \device_temp_sync_r3_reg[8]\ : label is std.standard.true;
  attribute KEEP of \device_temp_sync_r3_reg[8]\ : label is "yes";
  attribute syn_srlstyle of \device_temp_sync_r3_reg[8]\ : label is "registers";
  attribute ASYNC_REG_boolean of \device_temp_sync_r3_reg[9]\ : label is std.standard.true;
  attribute KEEP of \device_temp_sync_r3_reg[9]\ : label is "yes";
  attribute syn_srlstyle of \device_temp_sync_r3_reg[9]\ : label is "registers";
  attribute ASYNC_REG_boolean of \device_temp_sync_r4_reg[0]\ : label is std.standard.true;
  attribute KEEP of \device_temp_sync_r4_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \device_temp_sync_r4_reg[10]\ : label is std.standard.true;
  attribute KEEP of \device_temp_sync_r4_reg[10]\ : label is "yes";
  attribute ASYNC_REG_boolean of \device_temp_sync_r4_reg[11]\ : label is std.standard.true;
  attribute KEEP of \device_temp_sync_r4_reg[11]\ : label is "yes";
  attribute ASYNC_REG_boolean of \device_temp_sync_r4_reg[1]\ : label is std.standard.true;
  attribute KEEP of \device_temp_sync_r4_reg[1]\ : label is "yes";
  attribute ASYNC_REG_boolean of \device_temp_sync_r4_reg[2]\ : label is std.standard.true;
  attribute KEEP of \device_temp_sync_r4_reg[2]\ : label is "yes";
  attribute ASYNC_REG_boolean of \device_temp_sync_r4_reg[3]\ : label is std.standard.true;
  attribute KEEP of \device_temp_sync_r4_reg[3]\ : label is "yes";
  attribute ASYNC_REG_boolean of \device_temp_sync_r4_reg[4]\ : label is std.standard.true;
  attribute KEEP of \device_temp_sync_r4_reg[4]\ : label is "yes";
  attribute ASYNC_REG_boolean of \device_temp_sync_r4_reg[5]\ : label is std.standard.true;
  attribute KEEP of \device_temp_sync_r4_reg[5]\ : label is "yes";
  attribute ASYNC_REG_boolean of \device_temp_sync_r4_reg[6]\ : label is std.standard.true;
  attribute KEEP of \device_temp_sync_r4_reg[6]\ : label is "yes";
  attribute ASYNC_REG_boolean of \device_temp_sync_r4_reg[7]\ : label is std.standard.true;
  attribute KEEP of \device_temp_sync_r4_reg[7]\ : label is "yes";
  attribute ASYNC_REG_boolean of \device_temp_sync_r4_reg[8]\ : label is std.standard.true;
  attribute KEEP of \device_temp_sync_r4_reg[8]\ : label is "yes";
  attribute ASYNC_REG_boolean of \device_temp_sync_r4_reg[9]\ : label is std.standard.true;
  attribute KEEP of \device_temp_sync_r4_reg[9]\ : label is "yes";
  attribute ASYNC_REG_boolean of \device_temp_sync_r5_reg[0]\ : label is std.standard.true;
  attribute KEEP of \device_temp_sync_r5_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \device_temp_sync_r5_reg[10]\ : label is std.standard.true;
  attribute KEEP of \device_temp_sync_r5_reg[10]\ : label is "yes";
  attribute ASYNC_REG_boolean of \device_temp_sync_r5_reg[11]\ : label is std.standard.true;
  attribute KEEP of \device_temp_sync_r5_reg[11]\ : label is "yes";
  attribute ASYNC_REG_boolean of \device_temp_sync_r5_reg[1]\ : label is std.standard.true;
  attribute KEEP of \device_temp_sync_r5_reg[1]\ : label is "yes";
  attribute ASYNC_REG_boolean of \device_temp_sync_r5_reg[2]\ : label is std.standard.true;
  attribute KEEP of \device_temp_sync_r5_reg[2]\ : label is "yes";
  attribute ASYNC_REG_boolean of \device_temp_sync_r5_reg[3]\ : label is std.standard.true;
  attribute KEEP of \device_temp_sync_r5_reg[3]\ : label is "yes";
  attribute ASYNC_REG_boolean of \device_temp_sync_r5_reg[4]\ : label is std.standard.true;
  attribute KEEP of \device_temp_sync_r5_reg[4]\ : label is "yes";
  attribute ASYNC_REG_boolean of \device_temp_sync_r5_reg[5]\ : label is std.standard.true;
  attribute KEEP of \device_temp_sync_r5_reg[5]\ : label is "yes";
  attribute ASYNC_REG_boolean of \device_temp_sync_r5_reg[6]\ : label is std.standard.true;
  attribute KEEP of \device_temp_sync_r5_reg[6]\ : label is "yes";
  attribute ASYNC_REG_boolean of \device_temp_sync_r5_reg[7]\ : label is std.standard.true;
  attribute KEEP of \device_temp_sync_r5_reg[7]\ : label is "yes";
  attribute ASYNC_REG_boolean of \device_temp_sync_r5_reg[8]\ : label is std.standard.true;
  attribute KEEP of \device_temp_sync_r5_reg[8]\ : label is "yes";
  attribute ASYNC_REG_boolean of \device_temp_sync_r5_reg[9]\ : label is std.standard.true;
  attribute KEEP of \device_temp_sync_r5_reg[9]\ : label is "yes";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \sync_cntr[0]_i_1\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \sync_cntr[1]_i_1\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \sync_cntr[2]_i_1\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \sync_cntr[3]_i_3\ : label is "soft_lutpair0";
begin
  device_temp_lcl(11 downto 0) <= device_temp_i(11 downto 0);
  \out\(11 downto 0) <= device_temp_r(11 downto 0);
\device_temp_101[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0700"
    )
        port map (
      I0 => device_temp_r(10),
      I1 => \device_temp_101[11]_i_2_n_0\,
      I2 => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/device_temp_low\,
      I3 => device_temp_r(0),
      O => D(0)
    );
\device_temp_101[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => device_temp_r(10),
      I1 => \device_temp_101[11]_i_2_n_0\,
      I2 => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/device_temp_low\,
      O => D(10)
    );
\device_temp_101[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFF8"
    )
        port map (
      I0 => device_temp_r(10),
      I1 => \device_temp_101[11]_i_2_n_0\,
      I2 => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/device_temp_low\,
      I3 => device_temp_r(11),
      O => D(11)
    );
\device_temp_101[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAA88888"
    )
        port map (
      I0 => device_temp_r(11),
      I1 => device_temp_r(9),
      I2 => device_temp_r(6),
      I3 => \device_temp_101[11]_i_4_n_0\,
      I4 => device_temp_r(7),
      I5 => device_temp_r(8),
      O => \device_temp_101[11]_i_2_n_0\
    );
\device_temp_101[11]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0100FFFF"
    )
        port map (
      I0 => device_temp_r(8),
      I1 => device_temp_r(10),
      I2 => device_temp_r(9),
      I3 => \device_temp_101[11]_i_5_n_0\,
      I4 => device_temp_r(11),
      O => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/device_temp_low\
    );
\device_temp_101[11]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAA88888"
    )
        port map (
      I0 => device_temp_r(5),
      I1 => device_temp_r(4),
      I2 => device_temp_r(1),
      I3 => device_temp_r(0),
      I4 => device_temp_r(2),
      I5 => device_temp_r(3),
      O => \device_temp_101[11]_i_4_n_0\
    );
\device_temp_101[11]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00155555FFFFFFFF"
    )
        port map (
      I0 => device_temp_r(6),
      I1 => device_temp_r(2),
      I2 => device_temp_r(3),
      I3 => device_temp_r(4),
      I4 => device_temp_r(5),
      I5 => device_temp_r(7),
      O => \device_temp_101[11]_i_5_n_0\
    );
\device_temp_101[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0700"
    )
        port map (
      I0 => device_temp_r(10),
      I1 => \device_temp_101[11]_i_2_n_0\,
      I2 => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/device_temp_low\,
      I3 => device_temp_r(1),
      O => D(1)
    );
\device_temp_101[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFF8"
    )
        port map (
      I0 => device_temp_r(10),
      I1 => \device_temp_101[11]_i_2_n_0\,
      I2 => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/device_temp_low\,
      I3 => device_temp_r(2),
      O => D(2)
    );
\device_temp_101[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F7F0"
    )
        port map (
      I0 => device_temp_r(10),
      I1 => \device_temp_101[11]_i_2_n_0\,
      I2 => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/device_temp_low\,
      I3 => device_temp_r(3),
      O => D(3)
    );
\device_temp_101[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0700"
    )
        port map (
      I0 => device_temp_r(10),
      I1 => \device_temp_101[11]_i_2_n_0\,
      I2 => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/device_temp_low\,
      I3 => device_temp_r(4),
      O => D(4)
    );
\device_temp_101[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFF8"
    )
        port map (
      I0 => device_temp_r(10),
      I1 => \device_temp_101[11]_i_2_n_0\,
      I2 => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/device_temp_low\,
      I3 => device_temp_r(5),
      O => D(5)
    );
\device_temp_101[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0700"
    )
        port map (
      I0 => device_temp_r(10),
      I1 => \device_temp_101[11]_i_2_n_0\,
      I2 => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/device_temp_low\,
      I3 => device_temp_r(6),
      O => D(6)
    );
\device_temp_101[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFF8"
    )
        port map (
      I0 => device_temp_r(10),
      I1 => \device_temp_101[11]_i_2_n_0\,
      I2 => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/device_temp_low\,
      I3 => device_temp_r(7),
      O => D(7)
    );
\device_temp_101[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0700"
    )
        port map (
      I0 => device_temp_r(10),
      I1 => \device_temp_101[11]_i_2_n_0\,
      I2 => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/device_temp_low\,
      I3 => device_temp_r(8),
      O => D(8)
    );
\device_temp_101[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0700"
    )
        port map (
      I0 => device_temp_r(10),
      I1 => \device_temp_101[11]_i_2_n_0\,
      I2 => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/device_temp_low\,
      I3 => device_temp_r(9),
      O => D(9)
    );
\device_temp_r[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => sync_cntr_reg(1),
      I1 => sync_cntr_reg(0),
      I2 => sync_cntr_reg(3),
      I3 => sync_cntr_reg(2),
      O => \device_temp_r[11]_i_1_n_0\
    );
\device_temp_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \device_temp_r[11]_i_1_n_0\,
      D => device_temp_sync_r5(0),
      Q => device_temp_r(0),
      R => '0'
    );
\device_temp_r_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \device_temp_r[11]_i_1_n_0\,
      D => device_temp_sync_r5(10),
      Q => device_temp_r(10),
      R => '0'
    );
\device_temp_r_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \device_temp_r[11]_i_1_n_0\,
      D => device_temp_sync_r5(11),
      Q => device_temp_r(11),
      R => '0'
    );
\device_temp_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \device_temp_r[11]_i_1_n_0\,
      D => device_temp_sync_r5(1),
      Q => device_temp_r(1),
      R => '0'
    );
\device_temp_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \device_temp_r[11]_i_1_n_0\,
      D => device_temp_sync_r5(2),
      Q => device_temp_r(2),
      R => '0'
    );
\device_temp_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \device_temp_r[11]_i_1_n_0\,
      D => device_temp_sync_r5(3),
      Q => device_temp_r(3),
      R => '0'
    );
\device_temp_r_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \device_temp_r[11]_i_1_n_0\,
      D => device_temp_sync_r5(4),
      Q => device_temp_r(4),
      R => '0'
    );
\device_temp_r_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \device_temp_r[11]_i_1_n_0\,
      D => device_temp_sync_r5(5),
      Q => device_temp_r(5),
      R => '0'
    );
\device_temp_r_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \device_temp_r[11]_i_1_n_0\,
      D => device_temp_sync_r5(6),
      Q => device_temp_r(6),
      R => '0'
    );
\device_temp_r_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \device_temp_r[11]_i_1_n_0\,
      D => device_temp_sync_r5(7),
      Q => device_temp_r(7),
      R => '0'
    );
\device_temp_r_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \device_temp_r[11]_i_1_n_0\,
      D => device_temp_sync_r5(8),
      Q => device_temp_r(8),
      R => '0'
    );
\device_temp_r_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \device_temp_r[11]_i_1_n_0\,
      D => device_temp_sync_r5(9),
      Q => device_temp_r(9),
      R => '0'
    );
\device_temp_sync_r1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => device_temp_lcl(0),
      Q => device_temp_sync_r1(0),
      R => '0'
    );
\device_temp_sync_r1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => device_temp_lcl(10),
      Q => device_temp_sync_r1(10),
      R => '0'
    );
\device_temp_sync_r1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => device_temp_lcl(11),
      Q => device_temp_sync_r1(11),
      R => '0'
    );
\device_temp_sync_r1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => device_temp_lcl(1),
      Q => device_temp_sync_r1(1),
      R => '0'
    );
\device_temp_sync_r1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => device_temp_lcl(2),
      Q => device_temp_sync_r1(2),
      R => '0'
    );
\device_temp_sync_r1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => device_temp_lcl(3),
      Q => device_temp_sync_r1(3),
      R => '0'
    );
\device_temp_sync_r1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => device_temp_lcl(4),
      Q => device_temp_sync_r1(4),
      R => '0'
    );
\device_temp_sync_r1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => device_temp_lcl(5),
      Q => device_temp_sync_r1(5),
      R => '0'
    );
\device_temp_sync_r1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => device_temp_lcl(6),
      Q => device_temp_sync_r1(6),
      R => '0'
    );
\device_temp_sync_r1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => device_temp_lcl(7),
      Q => device_temp_sync_r1(7),
      R => '0'
    );
\device_temp_sync_r1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => device_temp_lcl(8),
      Q => device_temp_sync_r1(8),
      R => '0'
    );
\device_temp_sync_r1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => device_temp_lcl(9),
      Q => device_temp_sync_r1(9),
      R => '0'
    );
\device_temp_sync_r2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => device_temp_sync_r1(0),
      Q => device_temp_sync_r2(0),
      R => '0'
    );
\device_temp_sync_r2_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => device_temp_sync_r1(10),
      Q => device_temp_sync_r2(10),
      R => '0'
    );
\device_temp_sync_r2_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => device_temp_sync_r1(11),
      Q => device_temp_sync_r2(11),
      R => '0'
    );
\device_temp_sync_r2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => device_temp_sync_r1(1),
      Q => device_temp_sync_r2(1),
      R => '0'
    );
\device_temp_sync_r2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => device_temp_sync_r1(2),
      Q => device_temp_sync_r2(2),
      R => '0'
    );
\device_temp_sync_r2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => device_temp_sync_r1(3),
      Q => device_temp_sync_r2(3),
      R => '0'
    );
\device_temp_sync_r2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => device_temp_sync_r1(4),
      Q => device_temp_sync_r2(4),
      R => '0'
    );
\device_temp_sync_r2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => device_temp_sync_r1(5),
      Q => device_temp_sync_r2(5),
      R => '0'
    );
\device_temp_sync_r2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => device_temp_sync_r1(6),
      Q => device_temp_sync_r2(6),
      R => '0'
    );
\device_temp_sync_r2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => device_temp_sync_r1(7),
      Q => device_temp_sync_r2(7),
      R => '0'
    );
\device_temp_sync_r2_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => device_temp_sync_r1(8),
      Q => device_temp_sync_r2(8),
      R => '0'
    );
\device_temp_sync_r2_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => device_temp_sync_r1(9),
      Q => device_temp_sync_r2(9),
      R => '0'
    );
\device_temp_sync_r3_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => device_temp_sync_r2(0),
      Q => device_temp_sync_r3(0),
      R => '0'
    );
\device_temp_sync_r3_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => device_temp_sync_r2(10),
      Q => device_temp_sync_r3(10),
      R => '0'
    );
\device_temp_sync_r3_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => device_temp_sync_r2(11),
      Q => device_temp_sync_r3(11),
      R => '0'
    );
\device_temp_sync_r3_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => device_temp_sync_r2(1),
      Q => device_temp_sync_r3(1),
      R => '0'
    );
\device_temp_sync_r3_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => device_temp_sync_r2(2),
      Q => device_temp_sync_r3(2),
      R => '0'
    );
\device_temp_sync_r3_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => device_temp_sync_r2(3),
      Q => device_temp_sync_r3(3),
      R => '0'
    );
\device_temp_sync_r3_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => device_temp_sync_r2(4),
      Q => device_temp_sync_r3(4),
      R => '0'
    );
\device_temp_sync_r3_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => device_temp_sync_r2(5),
      Q => device_temp_sync_r3(5),
      R => '0'
    );
\device_temp_sync_r3_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => device_temp_sync_r2(6),
      Q => device_temp_sync_r3(6),
      R => '0'
    );
\device_temp_sync_r3_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => device_temp_sync_r2(7),
      Q => device_temp_sync_r3(7),
      R => '0'
    );
\device_temp_sync_r3_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => device_temp_sync_r2(8),
      Q => device_temp_sync_r3(8),
      R => '0'
    );
\device_temp_sync_r3_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => device_temp_sync_r2(9),
      Q => device_temp_sync_r3(9),
      R => '0'
    );
device_temp_sync_r4_neq_r3_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => device_temp_sync_r4(9),
      I1 => device_temp_sync_r3(9),
      I2 => device_temp_sync_r3(11),
      I3 => device_temp_sync_r4(11),
      I4 => device_temp_sync_r3(10),
      I5 => device_temp_sync_r4(10),
      O => device_temp_sync_r4_neq_r3_i_2_n_0
    );
device_temp_sync_r4_neq_r3_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => device_temp_sync_r4(6),
      I1 => device_temp_sync_r3(6),
      I2 => device_temp_sync_r3(8),
      I3 => device_temp_sync_r4(8),
      I4 => device_temp_sync_r3(7),
      I5 => device_temp_sync_r4(7),
      O => device_temp_sync_r4_neq_r3_i_3_n_0
    );
device_temp_sync_r4_neq_r3_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => device_temp_sync_r4(3),
      I1 => device_temp_sync_r3(3),
      I2 => device_temp_sync_r3(5),
      I3 => device_temp_sync_r4(5),
      I4 => device_temp_sync_r3(4),
      I5 => device_temp_sync_r4(4),
      O => device_temp_sync_r4_neq_r3_i_4_n_0
    );
device_temp_sync_r4_neq_r3_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => device_temp_sync_r4(0),
      I1 => device_temp_sync_r3(0),
      I2 => device_temp_sync_r3(2),
      I3 => device_temp_sync_r4(2),
      I4 => device_temp_sync_r3(1),
      I5 => device_temp_sync_r4(1),
      O => device_temp_sync_r4_neq_r3_i_5_n_0
    );
device_temp_sync_r4_neq_r3_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => device_temp_sync_r4_neq_r3_reg_i_1_n_0,
      Q => device_temp_sync_r4_neq_r3,
      R => '0'
    );
device_temp_sync_r4_neq_r3_reg_i_1: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => device_temp_sync_r4_neq_r3_reg_i_1_n_0,
      CO(2) => device_temp_sync_r4_neq_r3_reg_i_1_n_1,
      CO(1) => device_temp_sync_r4_neq_r3_reg_i_1_n_2,
      CO(0) => device_temp_sync_r4_neq_r3_reg_i_1_n_3,
      CYINIT => '0',
      DI(3 downto 0) => B"1111",
      O(3 downto 0) => NLW_device_temp_sync_r4_neq_r3_reg_i_1_O_UNCONNECTED(3 downto 0),
      S(3) => device_temp_sync_r4_neq_r3_i_2_n_0,
      S(2) => device_temp_sync_r4_neq_r3_i_3_n_0,
      S(1) => device_temp_sync_r4_neq_r3_i_4_n_0,
      S(0) => device_temp_sync_r4_neq_r3_i_5_n_0
    );
\device_temp_sync_r4_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => device_temp_sync_r3(0),
      Q => device_temp_sync_r4(0),
      R => '0'
    );
\device_temp_sync_r4_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => device_temp_sync_r3(10),
      Q => device_temp_sync_r4(10),
      R => '0'
    );
\device_temp_sync_r4_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => device_temp_sync_r3(11),
      Q => device_temp_sync_r4(11),
      R => '0'
    );
\device_temp_sync_r4_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => device_temp_sync_r3(1),
      Q => device_temp_sync_r4(1),
      R => '0'
    );
\device_temp_sync_r4_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => device_temp_sync_r3(2),
      Q => device_temp_sync_r4(2),
      R => '0'
    );
\device_temp_sync_r4_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => device_temp_sync_r3(3),
      Q => device_temp_sync_r4(3),
      R => '0'
    );
\device_temp_sync_r4_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => device_temp_sync_r3(4),
      Q => device_temp_sync_r4(4),
      R => '0'
    );
\device_temp_sync_r4_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => device_temp_sync_r3(5),
      Q => device_temp_sync_r4(5),
      R => '0'
    );
\device_temp_sync_r4_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => device_temp_sync_r3(6),
      Q => device_temp_sync_r4(6),
      R => '0'
    );
\device_temp_sync_r4_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => device_temp_sync_r3(7),
      Q => device_temp_sync_r4(7),
      R => '0'
    );
\device_temp_sync_r4_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => device_temp_sync_r3(8),
      Q => device_temp_sync_r4(8),
      R => '0'
    );
\device_temp_sync_r4_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => device_temp_sync_r3(9),
      Q => device_temp_sync_r4(9),
      R => '0'
    );
\device_temp_sync_r5_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => device_temp_sync_r4(0),
      Q => device_temp_sync_r5(0),
      R => '0'
    );
\device_temp_sync_r5_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => device_temp_sync_r4(10),
      Q => device_temp_sync_r5(10),
      R => '0'
    );
\device_temp_sync_r5_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => device_temp_sync_r4(11),
      Q => device_temp_sync_r5(11),
      R => '0'
    );
\device_temp_sync_r5_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => device_temp_sync_r4(1),
      Q => device_temp_sync_r5(1),
      R => '0'
    );
\device_temp_sync_r5_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => device_temp_sync_r4(2),
      Q => device_temp_sync_r5(2),
      R => '0'
    );
\device_temp_sync_r5_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => device_temp_sync_r4(3),
      Q => device_temp_sync_r5(3),
      R => '0'
    );
\device_temp_sync_r5_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => device_temp_sync_r4(4),
      Q => device_temp_sync_r5(4),
      R => '0'
    );
\device_temp_sync_r5_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => device_temp_sync_r4(5),
      Q => device_temp_sync_r5(5),
      R => '0'
    );
\device_temp_sync_r5_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => device_temp_sync_r4(6),
      Q => device_temp_sync_r5(6),
      R => '0'
    );
\device_temp_sync_r5_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => device_temp_sync_r4(7),
      Q => device_temp_sync_r5(7),
      R => '0'
    );
\device_temp_sync_r5_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => device_temp_sync_r4(8),
      Q => device_temp_sync_r5(8),
      R => '0'
    );
\device_temp_sync_r5_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => device_temp_sync_r4(9),
      Q => device_temp_sync_r5(9),
      R => '0'
    );
\sync_cntr[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sync_cntr_reg(0),
      O => \p_0_in__0\(0)
    );
\sync_cntr[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sync_cntr_reg(0),
      I1 => sync_cntr_reg(1),
      O => \p_0_in__0\(1)
    );
\sync_cntr[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => sync_cntr_reg(1),
      I1 => sync_cntr_reg(0),
      I2 => sync_cntr_reg(2),
      O => \sync_cntr[2]_i_1_n_0\
    );
\sync_cntr[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => sync_cntr_reg(2),
      I1 => sync_cntr_reg(3),
      I2 => sync_cntr_reg(0),
      I3 => sync_cntr_reg(1),
      O => \sync_cntr[3]_i_2_n_0\
    );
\sync_cntr[3]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => sync_cntr_reg(0),
      I1 => sync_cntr_reg(1),
      I2 => sync_cntr_reg(2),
      I3 => sync_cntr_reg(3),
      O => \p_0_in__0\(3)
    );
\sync_cntr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \sync_cntr[3]_i_2_n_0\,
      D => \p_0_in__0\(0),
      Q => sync_cntr_reg(0),
      R => SR(0)
    );
\sync_cntr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \sync_cntr[3]_i_2_n_0\,
      D => \p_0_in__0\(1),
      Q => sync_cntr_reg(1),
      R => SR(0)
    );
\sync_cntr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \sync_cntr[3]_i_2_n_0\,
      D => \sync_cntr[2]_i_1_n_0\,
      Q => sync_cntr_reg(2),
      R => SR(0)
    );
\sync_cntr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \sync_cntr[3]_i_2_n_0\,
      D => \p_0_in__0\(3),
      Q => sync_cntr_reg(3),
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity mig_7series_nosysclock_mig_7series_v4_2_ui_cmd is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    app_hi_pri_r2 : out STD_LOGIC;
    hi_priority : out STD_LOGIC;
    app_en_r2_reg_0 : out STD_LOGIC;
    \read_data_indx.rd_data_upd_indx_r_reg\ : out STD_LOGIC;
    \app_addr_r2_reg[25]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    \app_addr_r2_reg[25]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \app_addr_r2_reg[25]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \app_addr_r2_reg[27]_0\ : out STD_LOGIC;
    \app_addr_r2_reg[27]_1\ : out STD_LOGIC;
    \app_addr_r2_reg[27]_2\ : out STD_LOGIC;
    \app_addr_r2_reg[27]_3\ : out STD_LOGIC;
    \app_cmd_r2_reg[0]_0\ : out STD_LOGIC;
    was_wr0 : out STD_LOGIC;
    \app_addr_r1_reg[28]_0\ : out STD_LOGIC;
    bank : out STD_LOGIC_VECTOR ( 1 downto 0 );
    req_wr_r_lcl0 : out STD_LOGIC;
    wr_accepted : out STD_LOGIC;
    app_rdy_r_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    app_rdy_r_reg_1 : out STD_LOGIC;
    \app_cmd_r2_reg[0]_1\ : out STD_LOGIC;
    \not_strict_mode.rd_data_buf_addr_r_lcl_reg[3]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    row : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \app_addr_r1_reg[9]_0\ : out STD_LOGIC_VECTOR ( 9 downto 0 );
    app_rdy_ns : in STD_LOGIC;
    CLK : in STD_LOGIC;
    app_en_r2_reg_1 : in STD_LOGIC;
    app_en : in STD_LOGIC;
    p_0_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    row_hit_r_reg : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rb_hit_busy_r_reg : in STD_LOGIC;
    req_bank_r : in STD_LOGIC_VECTOR ( 11 downto 0 );
    rb_hit_busy_r_reg_0 : in STD_LOGIC;
    rb_hit_busy_r_reg_1 : in STD_LOGIC;
    rb_hit_busy_r_reg_2 : in STD_LOGIC;
    periodic_rd_ack_r : in STD_LOGIC;
    periodic_rd_cntr_r : in STD_LOGIC;
    periodic_rd_r : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \not_strict_mode.app_rd_data_valid_copy\ : in STD_LOGIC;
    \not_strict_mode.occ_cnt_r_reg[0]\ : in STD_LOGIC;
    \req_data_buf_addr_r_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    wr_data_buf_addr : in STD_LOGIC_VECTOR ( 3 downto 0 );
    app_addr : in STD_LOGIC_VECTOR ( 28 downto 0 );
    app_cmd : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of mig_7series_nosysclock_mig_7series_v4_2_ui_cmd : entity is "mig_7series_v4_2_ui_cmd";
end mig_7series_nosysclock_mig_7series_v4_2_ui_cmd;

architecture STRUCTURE of mig_7series_nosysclock_mig_7series_v4_2_ui_cmd is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal app_addr_r10 : STD_LOGIC;
  signal \^app_addr_r1_reg[28]_0\ : STD_LOGIC;
  signal \app_addr_r1_reg_n_0_[0]\ : STD_LOGIC;
  signal \app_addr_r1_reg_n_0_[10]\ : STD_LOGIC;
  signal \app_addr_r1_reg_n_0_[11]\ : STD_LOGIC;
  signal \app_addr_r1_reg_n_0_[12]\ : STD_LOGIC;
  signal \app_addr_r1_reg_n_0_[13]\ : STD_LOGIC;
  signal \app_addr_r1_reg_n_0_[14]\ : STD_LOGIC;
  signal \app_addr_r1_reg_n_0_[15]\ : STD_LOGIC;
  signal \app_addr_r1_reg_n_0_[16]\ : STD_LOGIC;
  signal \app_addr_r1_reg_n_0_[17]\ : STD_LOGIC;
  signal \app_addr_r1_reg_n_0_[18]\ : STD_LOGIC;
  signal \app_addr_r1_reg_n_0_[19]\ : STD_LOGIC;
  signal \app_addr_r1_reg_n_0_[1]\ : STD_LOGIC;
  signal \app_addr_r1_reg_n_0_[20]\ : STD_LOGIC;
  signal \app_addr_r1_reg_n_0_[21]\ : STD_LOGIC;
  signal \app_addr_r1_reg_n_0_[22]\ : STD_LOGIC;
  signal \app_addr_r1_reg_n_0_[23]\ : STD_LOGIC;
  signal \app_addr_r1_reg_n_0_[24]\ : STD_LOGIC;
  signal \app_addr_r1_reg_n_0_[25]\ : STD_LOGIC;
  signal \app_addr_r1_reg_n_0_[2]\ : STD_LOGIC;
  signal \app_addr_r1_reg_n_0_[3]\ : STD_LOGIC;
  signal \app_addr_r1_reg_n_0_[4]\ : STD_LOGIC;
  signal \app_addr_r1_reg_n_0_[5]\ : STD_LOGIC;
  signal \app_addr_r1_reg_n_0_[6]\ : STD_LOGIC;
  signal \app_addr_r1_reg_n_0_[7]\ : STD_LOGIC;
  signal \app_addr_r1_reg_n_0_[8]\ : STD_LOGIC;
  signal \app_addr_r1_reg_n_0_[9]\ : STD_LOGIC;
  signal \app_addr_r2_reg_n_0_[0]\ : STD_LOGIC;
  signal \app_addr_r2_reg_n_0_[10]\ : STD_LOGIC;
  signal \app_addr_r2_reg_n_0_[11]\ : STD_LOGIC;
  signal \app_addr_r2_reg_n_0_[12]\ : STD_LOGIC;
  signal \app_addr_r2_reg_n_0_[13]\ : STD_LOGIC;
  signal \app_addr_r2_reg_n_0_[14]\ : STD_LOGIC;
  signal \app_addr_r2_reg_n_0_[15]\ : STD_LOGIC;
  signal \app_addr_r2_reg_n_0_[16]\ : STD_LOGIC;
  signal \app_addr_r2_reg_n_0_[17]\ : STD_LOGIC;
  signal \app_addr_r2_reg_n_0_[18]\ : STD_LOGIC;
  signal \app_addr_r2_reg_n_0_[19]\ : STD_LOGIC;
  signal \app_addr_r2_reg_n_0_[1]\ : STD_LOGIC;
  signal \app_addr_r2_reg_n_0_[20]\ : STD_LOGIC;
  signal \app_addr_r2_reg_n_0_[21]\ : STD_LOGIC;
  signal \app_addr_r2_reg_n_0_[22]\ : STD_LOGIC;
  signal \app_addr_r2_reg_n_0_[23]\ : STD_LOGIC;
  signal \app_addr_r2_reg_n_0_[24]\ : STD_LOGIC;
  signal \app_addr_r2_reg_n_0_[25]\ : STD_LOGIC;
  signal \app_addr_r2_reg_n_0_[2]\ : STD_LOGIC;
  signal \app_addr_r2_reg_n_0_[3]\ : STD_LOGIC;
  signal \app_addr_r2_reg_n_0_[4]\ : STD_LOGIC;
  signal \app_addr_r2_reg_n_0_[5]\ : STD_LOGIC;
  signal \app_addr_r2_reg_n_0_[6]\ : STD_LOGIC;
  signal \app_addr_r2_reg_n_0_[7]\ : STD_LOGIC;
  signal \app_addr_r2_reg_n_0_[8]\ : STD_LOGIC;
  signal \app_addr_r2_reg_n_0_[9]\ : STD_LOGIC;
  signal app_cmd_r1 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal app_cmd_r2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^app_cmd_r2_reg[0]_0\ : STD_LOGIC;
  signal app_en_r1 : STD_LOGIC;
  signal \^app_en_r2_reg_0\ : STD_LOGIC;
  signal \^app_hi_pri_r2\ : STD_LOGIC;
  signal \^app_rdy_r_reg_1\ : STD_LOGIC;
  signal \^bank\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^hi_priority\ : STD_LOGIC;
  signal p_0_in_0 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal p_1_in : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \rb_hit_busy_r_i_2__0_n_0\ : STD_LOGIC;
  signal \rb_hit_busy_r_i_2__1_n_0\ : STD_LOGIC;
  signal \rb_hit_busy_r_i_2__2_n_0\ : STD_LOGIC;
  signal rb_hit_busy_r_i_2_n_0 : STD_LOGIC;
  signal req_wr_r_lcl_i_2_n_0 : STD_LOGIC;
  attribute syn_maxfan : string;
  attribute syn_maxfan of app_rdy_r_reg : label is "10";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \data_buf_address_counter.data_buf_addr_cnt_r[3]_i_1\ : label is "soft_lutpair563";
  attribute SOFT_HLUTNM of \not_strict_mode.occ_cnt_r[2]_i_3\ : label is "soft_lutpair564";
  attribute SOFT_HLUTNM of \not_strict_mode.rd_data_buf_addr_r_lcl[3]_i_1\ : label is "soft_lutpair564";
  attribute SOFT_HLUTNM of \req_bank_r_lcl[0]_i_1\ : label is "soft_lutpair568";
  attribute SOFT_HLUTNM of \req_bank_r_lcl[1]_i_1\ : label is "soft_lutpair574";
  attribute SOFT_HLUTNM of \req_bank_r_lcl[2]_i_1\ : label is "soft_lutpair568";
  attribute SOFT_HLUTNM of \req_col_r[0]_i_1\ : label is "soft_lutpair579";
  attribute SOFT_HLUTNM of \req_col_r[1]_i_1\ : label is "soft_lutpair579";
  attribute SOFT_HLUTNM of \req_col_r[2]_i_1\ : label is "soft_lutpair578";
  attribute SOFT_HLUTNM of \req_col_r[3]_i_1\ : label is "soft_lutpair578";
  attribute SOFT_HLUTNM of \req_col_r[4]_i_1\ : label is "soft_lutpair577";
  attribute SOFT_HLUTNM of \req_col_r[5]_i_1\ : label is "soft_lutpair577";
  attribute SOFT_HLUTNM of \req_col_r[6]_i_1\ : label is "soft_lutpair576";
  attribute SOFT_HLUTNM of \req_col_r[7]_i_1\ : label is "soft_lutpair576";
  attribute SOFT_HLUTNM of \req_col_r[8]_i_1\ : label is "soft_lutpair575";
  attribute SOFT_HLUTNM of \req_col_r[9]_i_1\ : label is "soft_lutpair575";
  attribute SOFT_HLUTNM of req_priority_r_i_1 : label is "soft_lutpair573";
  attribute SOFT_HLUTNM of \req_row_r_lcl[0]_i_1\ : label is "soft_lutpair567";
  attribute SOFT_HLUTNM of \req_row_r_lcl[10]_i_1\ : label is "soft_lutpair571";
  attribute SOFT_HLUTNM of \req_row_r_lcl[11]_i_1\ : label is "soft_lutpair570";
  attribute SOFT_HLUTNM of \req_row_r_lcl[12]_i_1\ : label is "soft_lutpair573";
  attribute SOFT_HLUTNM of \req_row_r_lcl[13]_i_1\ : label is "soft_lutpair572";
  attribute SOFT_HLUTNM of \req_row_r_lcl[14]_i_1\ : label is "soft_lutpair572";
  attribute SOFT_HLUTNM of \req_row_r_lcl[15]_i_1\ : label is "soft_lutpair574";
  attribute SOFT_HLUTNM of \req_row_r_lcl[1]_i_1\ : label is "soft_lutpair567";
  attribute SOFT_HLUTNM of \req_row_r_lcl[2]_i_1\ : label is "soft_lutpair566";
  attribute SOFT_HLUTNM of \req_row_r_lcl[3]_i_1\ : label is "soft_lutpair566";
  attribute SOFT_HLUTNM of \req_row_r_lcl[4]_i_1\ : label is "soft_lutpair565";
  attribute SOFT_HLUTNM of \req_row_r_lcl[5]_i_1\ : label is "soft_lutpair565";
  attribute SOFT_HLUTNM of \req_row_r_lcl[6]_i_1\ : label is "soft_lutpair570";
  attribute SOFT_HLUTNM of \req_row_r_lcl[7]_i_1\ : label is "soft_lutpair569";
  attribute SOFT_HLUTNM of \req_row_r_lcl[8]_i_1\ : label is "soft_lutpair569";
  attribute SOFT_HLUTNM of \req_row_r_lcl[9]_i_1\ : label is "soft_lutpair571";
  attribute SOFT_HLUTNM of \wr_req_counter.wr_req_cnt_r[4]_i_2\ : label is "soft_lutpair563";
begin
  E(0) <= \^e\(0);
  \app_addr_r1_reg[28]_0\ <= \^app_addr_r1_reg[28]_0\;
  \app_cmd_r2_reg[0]_0\ <= \^app_cmd_r2_reg[0]_0\;
  app_en_r2_reg_0 <= \^app_en_r2_reg_0\;
  app_hi_pri_r2 <= \^app_hi_pri_r2\;
  app_rdy_r_reg_1 <= \^app_rdy_r_reg_1\;
  bank(1 downto 0) <= \^bank\(1 downto 0);
  hi_priority <= \^hi_priority\;
\app_addr_r1[28]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^e\(0),
      I1 => app_en,
      O => app_addr_r10
    );
\app_addr_r1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => app_addr_r10,
      D => app_addr(0),
      Q => \app_addr_r1_reg_n_0_[0]\,
      R => app_en_r2_reg_1
    );
\app_addr_r1_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => app_addr_r10,
      D => app_addr(10),
      Q => \app_addr_r1_reg_n_0_[10]\,
      R => app_en_r2_reg_1
    );
\app_addr_r1_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => app_addr_r10,
      D => app_addr(11),
      Q => \app_addr_r1_reg_n_0_[11]\,
      R => app_en_r2_reg_1
    );
\app_addr_r1_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => app_addr_r10,
      D => app_addr(12),
      Q => \app_addr_r1_reg_n_0_[12]\,
      R => app_en_r2_reg_1
    );
\app_addr_r1_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => app_addr_r10,
      D => app_addr(13),
      Q => \app_addr_r1_reg_n_0_[13]\,
      R => app_en_r2_reg_1
    );
\app_addr_r1_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => app_addr_r10,
      D => app_addr(14),
      Q => \app_addr_r1_reg_n_0_[14]\,
      R => app_en_r2_reg_1
    );
\app_addr_r1_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => app_addr_r10,
      D => app_addr(15),
      Q => \app_addr_r1_reg_n_0_[15]\,
      R => app_en_r2_reg_1
    );
\app_addr_r1_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => app_addr_r10,
      D => app_addr(16),
      Q => \app_addr_r1_reg_n_0_[16]\,
      R => app_en_r2_reg_1
    );
\app_addr_r1_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => app_addr_r10,
      D => app_addr(17),
      Q => \app_addr_r1_reg_n_0_[17]\,
      R => app_en_r2_reg_1
    );
\app_addr_r1_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => app_addr_r10,
      D => app_addr(18),
      Q => \app_addr_r1_reg_n_0_[18]\,
      R => app_en_r2_reg_1
    );
\app_addr_r1_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => app_addr_r10,
      D => app_addr(19),
      Q => \app_addr_r1_reg_n_0_[19]\,
      R => app_en_r2_reg_1
    );
\app_addr_r1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => app_addr_r10,
      D => app_addr(1),
      Q => \app_addr_r1_reg_n_0_[1]\,
      R => app_en_r2_reg_1
    );
\app_addr_r1_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => app_addr_r10,
      D => app_addr(20),
      Q => \app_addr_r1_reg_n_0_[20]\,
      R => app_en_r2_reg_1
    );
\app_addr_r1_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => app_addr_r10,
      D => app_addr(21),
      Q => \app_addr_r1_reg_n_0_[21]\,
      R => app_en_r2_reg_1
    );
\app_addr_r1_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => app_addr_r10,
      D => app_addr(22),
      Q => \app_addr_r1_reg_n_0_[22]\,
      R => app_en_r2_reg_1
    );
\app_addr_r1_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => app_addr_r10,
      D => app_addr(23),
      Q => \app_addr_r1_reg_n_0_[23]\,
      R => app_en_r2_reg_1
    );
\app_addr_r1_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => app_addr_r10,
      D => app_addr(24),
      Q => \app_addr_r1_reg_n_0_[24]\,
      R => app_en_r2_reg_1
    );
\app_addr_r1_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => app_addr_r10,
      D => app_addr(25),
      Q => \app_addr_r1_reg_n_0_[25]\,
      R => app_en_r2_reg_1
    );
\app_addr_r1_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => app_addr_r10,
      D => app_addr(26),
      Q => p_1_in(0),
      R => app_en_r2_reg_1
    );
\app_addr_r1_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => app_addr_r10,
      D => app_addr(27),
      Q => p_1_in(1),
      R => app_en_r2_reg_1
    );
\app_addr_r1_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => app_addr_r10,
      D => app_addr(28),
      Q => p_1_in(2),
      R => app_en_r2_reg_1
    );
\app_addr_r1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => app_addr_r10,
      D => app_addr(2),
      Q => \app_addr_r1_reg_n_0_[2]\,
      R => app_en_r2_reg_1
    );
\app_addr_r1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => app_addr_r10,
      D => app_addr(3),
      Q => \app_addr_r1_reg_n_0_[3]\,
      R => app_en_r2_reg_1
    );
\app_addr_r1_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => app_addr_r10,
      D => app_addr(4),
      Q => \app_addr_r1_reg_n_0_[4]\,
      R => app_en_r2_reg_1
    );
\app_addr_r1_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => app_addr_r10,
      D => app_addr(5),
      Q => \app_addr_r1_reg_n_0_[5]\,
      R => app_en_r2_reg_1
    );
\app_addr_r1_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => app_addr_r10,
      D => app_addr(6),
      Q => \app_addr_r1_reg_n_0_[6]\,
      R => app_en_r2_reg_1
    );
\app_addr_r1_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => app_addr_r10,
      D => app_addr(7),
      Q => \app_addr_r1_reg_n_0_[7]\,
      R => app_en_r2_reg_1
    );
\app_addr_r1_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => app_addr_r10,
      D => app_addr(8),
      Q => \app_addr_r1_reg_n_0_[8]\,
      R => app_en_r2_reg_1
    );
\app_addr_r1_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => app_addr_r10,
      D => app_addr(9),
      Q => \app_addr_r1_reg_n_0_[9]\,
      R => app_en_r2_reg_1
    );
\app_addr_r2_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \^e\(0),
      D => \app_addr_r1_reg_n_0_[0]\,
      Q => \app_addr_r2_reg_n_0_[0]\,
      R => app_en_r2_reg_1
    );
\app_addr_r2_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \^e\(0),
      D => \app_addr_r1_reg_n_0_[10]\,
      Q => \app_addr_r2_reg_n_0_[10]\,
      R => app_en_r2_reg_1
    );
\app_addr_r2_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \^e\(0),
      D => \app_addr_r1_reg_n_0_[11]\,
      Q => \app_addr_r2_reg_n_0_[11]\,
      R => app_en_r2_reg_1
    );
\app_addr_r2_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \^e\(0),
      D => \app_addr_r1_reg_n_0_[12]\,
      Q => \app_addr_r2_reg_n_0_[12]\,
      R => app_en_r2_reg_1
    );
\app_addr_r2_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \^e\(0),
      D => \app_addr_r1_reg_n_0_[13]\,
      Q => \app_addr_r2_reg_n_0_[13]\,
      R => app_en_r2_reg_1
    );
\app_addr_r2_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \^e\(0),
      D => \app_addr_r1_reg_n_0_[14]\,
      Q => \app_addr_r2_reg_n_0_[14]\,
      R => app_en_r2_reg_1
    );
\app_addr_r2_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \^e\(0),
      D => \app_addr_r1_reg_n_0_[15]\,
      Q => \app_addr_r2_reg_n_0_[15]\,
      R => app_en_r2_reg_1
    );
\app_addr_r2_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \^e\(0),
      D => \app_addr_r1_reg_n_0_[16]\,
      Q => \app_addr_r2_reg_n_0_[16]\,
      R => app_en_r2_reg_1
    );
\app_addr_r2_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \^e\(0),
      D => \app_addr_r1_reg_n_0_[17]\,
      Q => \app_addr_r2_reg_n_0_[17]\,
      R => app_en_r2_reg_1
    );
\app_addr_r2_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \^e\(0),
      D => \app_addr_r1_reg_n_0_[18]\,
      Q => \app_addr_r2_reg_n_0_[18]\,
      R => app_en_r2_reg_1
    );
\app_addr_r2_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \^e\(0),
      D => \app_addr_r1_reg_n_0_[19]\,
      Q => \app_addr_r2_reg_n_0_[19]\,
      R => app_en_r2_reg_1
    );
\app_addr_r2_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \^e\(0),
      D => \app_addr_r1_reg_n_0_[1]\,
      Q => \app_addr_r2_reg_n_0_[1]\,
      R => app_en_r2_reg_1
    );
\app_addr_r2_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \^e\(0),
      D => \app_addr_r1_reg_n_0_[20]\,
      Q => \app_addr_r2_reg_n_0_[20]\,
      R => app_en_r2_reg_1
    );
\app_addr_r2_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \^e\(0),
      D => \app_addr_r1_reg_n_0_[21]\,
      Q => \app_addr_r2_reg_n_0_[21]\,
      R => app_en_r2_reg_1
    );
\app_addr_r2_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \^e\(0),
      D => \app_addr_r1_reg_n_0_[22]\,
      Q => \app_addr_r2_reg_n_0_[22]\,
      R => app_en_r2_reg_1
    );
\app_addr_r2_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \^e\(0),
      D => \app_addr_r1_reg_n_0_[23]\,
      Q => \app_addr_r2_reg_n_0_[23]\,
      R => app_en_r2_reg_1
    );
\app_addr_r2_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \^e\(0),
      D => \app_addr_r1_reg_n_0_[24]\,
      Q => \app_addr_r2_reg_n_0_[24]\,
      R => app_en_r2_reg_1
    );
\app_addr_r2_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \^e\(0),
      D => \app_addr_r1_reg_n_0_[25]\,
      Q => \app_addr_r2_reg_n_0_[25]\,
      R => app_en_r2_reg_1
    );
\app_addr_r2_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \^e\(0),
      D => p_1_in(0),
      Q => p_0_in_0(0),
      R => app_en_r2_reg_1
    );
\app_addr_r2_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \^e\(0),
      D => p_1_in(1),
      Q => p_0_in_0(1),
      R => app_en_r2_reg_1
    );
\app_addr_r2_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \^e\(0),
      D => p_1_in(2),
      Q => p_0_in_0(2),
      R => app_en_r2_reg_1
    );
\app_addr_r2_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \^e\(0),
      D => \app_addr_r1_reg_n_0_[2]\,
      Q => \app_addr_r2_reg_n_0_[2]\,
      R => app_en_r2_reg_1
    );
\app_addr_r2_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \^e\(0),
      D => \app_addr_r1_reg_n_0_[3]\,
      Q => \app_addr_r2_reg_n_0_[3]\,
      R => app_en_r2_reg_1
    );
\app_addr_r2_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \^e\(0),
      D => \app_addr_r1_reg_n_0_[4]\,
      Q => \app_addr_r2_reg_n_0_[4]\,
      R => app_en_r2_reg_1
    );
\app_addr_r2_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \^e\(0),
      D => \app_addr_r1_reg_n_0_[5]\,
      Q => \app_addr_r2_reg_n_0_[5]\,
      R => app_en_r2_reg_1
    );
\app_addr_r2_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \^e\(0),
      D => \app_addr_r1_reg_n_0_[6]\,
      Q => \app_addr_r2_reg_n_0_[6]\,
      R => app_en_r2_reg_1
    );
\app_addr_r2_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \^e\(0),
      D => \app_addr_r1_reg_n_0_[7]\,
      Q => \app_addr_r2_reg_n_0_[7]\,
      R => app_en_r2_reg_1
    );
\app_addr_r2_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \^e\(0),
      D => \app_addr_r1_reg_n_0_[8]\,
      Q => \app_addr_r2_reg_n_0_[8]\,
      R => app_en_r2_reg_1
    );
\app_addr_r2_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \^e\(0),
      D => \app_addr_r1_reg_n_0_[9]\,
      Q => \app_addr_r2_reg_n_0_[9]\,
      R => app_en_r2_reg_1
    );
\app_cmd_r1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^e\(0),
      D => app_cmd(0),
      Q => app_cmd_r1(0),
      R => '0'
    );
\app_cmd_r1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^e\(0),
      D => app_cmd(1),
      Q => app_cmd_r1(1),
      R => '0'
    );
\app_cmd_r2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^e\(0),
      D => app_cmd_r1(0),
      Q => app_cmd_r2(0),
      R => '0'
    );
\app_cmd_r2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^e\(0),
      D => app_cmd_r1(1),
      Q => app_cmd_r2(1),
      R => '0'
    );
app_en_r1_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^e\(0),
      D => app_en,
      Q => app_en_r1,
      R => app_en_r2_reg_1
    );
app_en_r2_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^e\(0),
      D => app_en_r1,
      Q => \^app_en_r2_reg_0\,
      R => app_en_r2_reg_1
    );
app_hi_pri_r2_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \^hi_priority\,
      Q => \^app_hi_pri_r2\,
      R => '0'
    );
app_rdy_r_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => app_rdy_ns,
      Q => \^e\(0),
      R => '0'
    );
\data_buf_address_counter.data_buf_addr_cnt_r[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8008"
    )
        port map (
      I0 => \^app_en_r2_reg_0\,
      I1 => \^e\(0),
      I2 => app_cmd_r2(1),
      I3 => app_cmd_r2(0),
      O => wr_accepted
    );
\not_strict_mode.occ_cnt_r[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"09"
    )
        port map (
      I0 => \^app_rdy_r_reg_1\,
      I1 => Q(0),
      I2 => app_en_r2_reg_1,
      O => D(0)
    );
\not_strict_mode.occ_cnt_r[2]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DFFF"
    )
        port map (
      I0 => app_cmd_r2(0),
      I1 => app_cmd_r2(1),
      I2 => \^app_en_r2_reg_0\,
      I3 => \^e\(0),
      O => \app_cmd_r2_reg[0]_1\
    );
\not_strict_mode.occ_cnt_r[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800F7FFF7FFF7FF"
    )
        port map (
      I0 => \^e\(0),
      I1 => \^app_en_r2_reg_0\,
      I2 => app_cmd_r2(1),
      I3 => app_cmd_r2(0),
      I4 => \not_strict_mode.app_rd_data_valid_copy\,
      I5 => \not_strict_mode.occ_cnt_r_reg[0]\,
      O => \^app_rdy_r_reg_1\
    );
\not_strict_mode.rd_data_buf_addr_r_lcl[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \^e\(0),
      I1 => \^app_en_r2_reg_0\,
      I2 => app_cmd_r2(1),
      I3 => app_cmd_r2(0),
      O => app_rdy_r_reg_0(0)
    );
rb_hit_busy_r_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2220002000022202"
    )
        port map (
      I0 => rb_hit_busy_r_reg,
      I1 => \rb_hit_busy_r_i_2__0_n_0\,
      I2 => p_0_in_0(1),
      I3 => \^e\(0),
      I4 => p_1_in(1),
      I5 => req_bank_r(4),
      O => \app_addr_r2_reg[27]_0\
    );
\rb_hit_busy_r_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2220002000022202"
    )
        port map (
      I0 => rb_hit_busy_r_reg_0,
      I1 => rb_hit_busy_r_i_2_n_0,
      I2 => p_0_in_0(1),
      I3 => \^e\(0),
      I4 => p_1_in(1),
      I5 => req_bank_r(7),
      O => \app_addr_r2_reg[27]_1\
    );
\rb_hit_busy_r_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2220002000022202"
    )
        port map (
      I0 => rb_hit_busy_r_reg_1,
      I1 => \rb_hit_busy_r_i_2__2_n_0\,
      I2 => p_0_in_0(1),
      I3 => \^e\(0),
      I4 => p_1_in(1),
      I5 => req_bank_r(10),
      O => \app_addr_r2_reg[27]_2\
    );
\rb_hit_busy_r_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2220002000022202"
    )
        port map (
      I0 => rb_hit_busy_r_reg_2,
      I1 => \rb_hit_busy_r_i_2__1_n_0\,
      I2 => p_0_in_0(1),
      I3 => \^e\(0),
      I4 => p_1_in(1),
      I5 => req_bank_r(1),
      O => \app_addr_r2_reg[27]_3\
    );
rb_hit_busy_r_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"656AFFFFFFFF656A"
    )
        port map (
      I0 => req_bank_r(6),
      I1 => p_1_in(0),
      I2 => \^e\(0),
      I3 => p_0_in_0(0),
      I4 => req_bank_r(8),
      I5 => \^app_addr_r1_reg[28]_0\,
      O => rb_hit_busy_r_i_2_n_0
    );
\rb_hit_busy_r_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"656AFFFFFFFF656A"
    )
        port map (
      I0 => req_bank_r(5),
      I1 => p_1_in(2),
      I2 => \^e\(0),
      I3 => p_0_in_0(2),
      I4 => req_bank_r(3),
      I5 => \^bank\(0),
      O => \rb_hit_busy_r_i_2__0_n_0\
    );
\rb_hit_busy_r_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"656AFFFFFFFF656A"
    )
        port map (
      I0 => req_bank_r(0),
      I1 => p_1_in(0),
      I2 => \^e\(0),
      I3 => p_0_in_0(0),
      I4 => req_bank_r(2),
      I5 => \^app_addr_r1_reg[28]_0\,
      O => \rb_hit_busy_r_i_2__1_n_0\
    );
\rb_hit_busy_r_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"656AFFFFFFFF656A"
    )
        port map (
      I0 => req_bank_r(9),
      I1 => p_1_in(0),
      I2 => \^e\(0),
      I3 => p_0_in_0(0),
      I4 => req_bank_r(11),
      I5 => \^app_addr_r1_reg[28]_0\,
      O => \rb_hit_busy_r_i_2__2_n_0\
    );
rd_wr_r_lcl_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E2FFFFFFE2E2E2E2"
    )
        port map (
      I0 => app_cmd_r2(0),
      I1 => \^e\(0),
      I2 => app_cmd_r1(0),
      I3 => periodic_rd_ack_r,
      I4 => periodic_rd_cntr_r,
      I5 => periodic_rd_r,
      O => \^app_cmd_r2_reg[0]_0\
    );
\req_bank_r_lcl[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_1_in(0),
      I1 => \^e\(0),
      I2 => p_0_in_0(0),
      O => \^bank\(0)
    );
\req_bank_r_lcl[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_1_in(1),
      I1 => \^e\(0),
      I2 => p_0_in_0(1),
      O => \^bank\(1)
    );
\req_bank_r_lcl[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_1_in(2),
      I1 => \^e\(0),
      I2 => p_0_in_0(2),
      O => \^app_addr_r1_reg[28]_0\
    );
\req_col_r[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \app_addr_r1_reg_n_0_[0]\,
      I1 => \^e\(0),
      I2 => \app_addr_r2_reg_n_0_[0]\,
      O => \app_addr_r1_reg[9]_0\(0)
    );
\req_col_r[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \app_addr_r1_reg_n_0_[1]\,
      I1 => \^e\(0),
      I2 => \app_addr_r2_reg_n_0_[1]\,
      O => \app_addr_r1_reg[9]_0\(1)
    );
\req_col_r[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \app_addr_r1_reg_n_0_[2]\,
      I1 => \^e\(0),
      I2 => \app_addr_r2_reg_n_0_[2]\,
      O => \app_addr_r1_reg[9]_0\(2)
    );
\req_col_r[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \app_addr_r1_reg_n_0_[3]\,
      I1 => \^e\(0),
      I2 => \app_addr_r2_reg_n_0_[3]\,
      O => \app_addr_r1_reg[9]_0\(3)
    );
\req_col_r[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \app_addr_r1_reg_n_0_[4]\,
      I1 => \^e\(0),
      I2 => \app_addr_r2_reg_n_0_[4]\,
      O => \app_addr_r1_reg[9]_0\(4)
    );
\req_col_r[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \app_addr_r1_reg_n_0_[5]\,
      I1 => \^e\(0),
      I2 => \app_addr_r2_reg_n_0_[5]\,
      O => \app_addr_r1_reg[9]_0\(5)
    );
\req_col_r[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \app_addr_r1_reg_n_0_[6]\,
      I1 => \^e\(0),
      I2 => \app_addr_r2_reg_n_0_[6]\,
      O => \app_addr_r1_reg[9]_0\(6)
    );
\req_col_r[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \app_addr_r1_reg_n_0_[7]\,
      I1 => \^e\(0),
      I2 => \app_addr_r2_reg_n_0_[7]\,
      O => \app_addr_r1_reg[9]_0\(7)
    );
\req_col_r[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \app_addr_r1_reg_n_0_[8]\,
      I1 => \^e\(0),
      I2 => \app_addr_r2_reg_n_0_[8]\,
      O => \app_addr_r1_reg[9]_0\(8)
    );
\req_col_r[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \app_addr_r1_reg_n_0_[9]\,
      I1 => \^e\(0),
      I2 => \app_addr_r2_reg_n_0_[9]\,
      O => \app_addr_r1_reg[9]_0\(9)
    );
\req_data_buf_addr_r[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EB28"
    )
        port map (
      I0 => \req_data_buf_addr_r_reg[3]\(0),
      I1 => app_cmd_r2(0),
      I2 => app_cmd_r2(1),
      I3 => wr_data_buf_addr(0),
      O => \not_strict_mode.rd_data_buf_addr_r_lcl_reg[3]\(0)
    );
\req_data_buf_addr_r[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EB28"
    )
        port map (
      I0 => \req_data_buf_addr_r_reg[3]\(1),
      I1 => app_cmd_r2(0),
      I2 => app_cmd_r2(1),
      I3 => wr_data_buf_addr(1),
      O => \not_strict_mode.rd_data_buf_addr_r_lcl_reg[3]\(1)
    );
\req_data_buf_addr_r[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EB28"
    )
        port map (
      I0 => \req_data_buf_addr_r_reg[3]\(2),
      I1 => app_cmd_r2(0),
      I2 => app_cmd_r2(1),
      I3 => wr_data_buf_addr(2),
      O => \not_strict_mode.rd_data_buf_addr_r_lcl_reg[3]\(2)
    );
\req_data_buf_addr_r[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EB28"
    )
        port map (
      I0 => \req_data_buf_addr_r_reg[3]\(3),
      I1 => app_cmd_r2(0),
      I2 => app_cmd_r2(1),
      I3 => wr_data_buf_addr(3),
      O => \not_strict_mode.rd_data_buf_addr_r_lcl_reg[3]\(3)
    );
req_priority_r_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^app_hi_pri_r2\,
      I1 => \^e\(0),
      O => \^hi_priority\
    );
\req_row_r_lcl[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \app_addr_r1_reg_n_0_[10]\,
      I1 => \^e\(0),
      I2 => \app_addr_r2_reg_n_0_[10]\,
      O => row(0)
    );
\req_row_r_lcl[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \app_addr_r1_reg_n_0_[20]\,
      I1 => \^e\(0),
      I2 => \app_addr_r2_reg_n_0_[20]\,
      O => row(10)
    );
\req_row_r_lcl[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \app_addr_r1_reg_n_0_[21]\,
      I1 => \^e\(0),
      I2 => \app_addr_r2_reg_n_0_[21]\,
      O => row(11)
    );
\req_row_r_lcl[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \app_addr_r1_reg_n_0_[22]\,
      I1 => \^e\(0),
      I2 => \app_addr_r2_reg_n_0_[22]\,
      O => row(12)
    );
\req_row_r_lcl[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \app_addr_r1_reg_n_0_[23]\,
      I1 => \^e\(0),
      I2 => \app_addr_r2_reg_n_0_[23]\,
      O => row(13)
    );
\req_row_r_lcl[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \app_addr_r1_reg_n_0_[24]\,
      I1 => \^e\(0),
      I2 => \app_addr_r2_reg_n_0_[24]\,
      O => row(14)
    );
\req_row_r_lcl[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \app_addr_r1_reg_n_0_[25]\,
      I1 => \^e\(0),
      I2 => \app_addr_r2_reg_n_0_[25]\,
      O => row(15)
    );
\req_row_r_lcl[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \app_addr_r1_reg_n_0_[11]\,
      I1 => \^e\(0),
      I2 => \app_addr_r2_reg_n_0_[11]\,
      O => row(1)
    );
\req_row_r_lcl[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \app_addr_r1_reg_n_0_[12]\,
      I1 => \^e\(0),
      I2 => \app_addr_r2_reg_n_0_[12]\,
      O => row(2)
    );
\req_row_r_lcl[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \app_addr_r1_reg_n_0_[13]\,
      I1 => \^e\(0),
      I2 => \app_addr_r2_reg_n_0_[13]\,
      O => row(3)
    );
\req_row_r_lcl[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \app_addr_r1_reg_n_0_[14]\,
      I1 => \^e\(0),
      I2 => \app_addr_r2_reg_n_0_[14]\,
      O => row(4)
    );
\req_row_r_lcl[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \app_addr_r1_reg_n_0_[15]\,
      I1 => \^e\(0),
      I2 => \app_addr_r2_reg_n_0_[15]\,
      O => row(5)
    );
\req_row_r_lcl[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \app_addr_r1_reg_n_0_[16]\,
      I1 => \^e\(0),
      I2 => \app_addr_r2_reg_n_0_[16]\,
      O => row(6)
    );
\req_row_r_lcl[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \app_addr_r1_reg_n_0_[17]\,
      I1 => \^e\(0),
      I2 => \app_addr_r2_reg_n_0_[17]\,
      O => row(7)
    );
\req_row_r_lcl[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \app_addr_r1_reg_n_0_[18]\,
      I1 => \^e\(0),
      I2 => \app_addr_r2_reg_n_0_[18]\,
      O => row(8)
    );
\req_row_r_lcl[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \app_addr_r1_reg_n_0_[19]\,
      I1 => \^e\(0),
      I2 => \app_addr_r2_reg_n_0_[19]\,
      O => row(9)
    );
req_wr_r_lcl_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => req_wr_r_lcl_i_2_n_0,
      I1 => \^app_cmd_r2_reg[0]_0\,
      O => req_wr_r_lcl0
    );
req_wr_r_lcl_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E2000000E2E2E2E2"
    )
        port map (
      I0 => app_cmd_r2(1),
      I1 => \^e\(0),
      I2 => app_cmd_r1(1),
      I3 => periodic_rd_ack_r,
      I4 => periodic_rd_cntr_r,
      I5 => periodic_rd_r,
      O => req_wr_r_lcl_i_2_n_0
    );
\row_hit_ns_carry__0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E21D"
    )
        port map (
      I0 => \app_addr_r2_reg_n_0_[25]\,
      I1 => \^e\(0),
      I2 => \app_addr_r1_reg_n_0_[25]\,
      I3 => row_hit_r_reg(1),
      O => \app_addr_r2_reg[25]_0\(0)
    );
\row_hit_ns_carry__0_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E21D"
    )
        port map (
      I0 => \app_addr_r2_reg_n_0_[25]\,
      I1 => \^e\(0),
      I2 => \app_addr_r1_reg_n_0_[25]\,
      I3 => row_hit_r_reg(0),
      O => S(0)
    );
\row_hit_ns_carry__0_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E21D"
    )
        port map (
      I0 => \app_addr_r2_reg_n_0_[25]\,
      I1 => \^e\(0),
      I2 => \app_addr_r1_reg_n_0_[25]\,
      I3 => row_hit_r_reg(2),
      O => \app_addr_r2_reg[25]_1\(0)
    );
\row_hit_ns_carry__0_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E21D"
    )
        port map (
      I0 => \app_addr_r2_reg_n_0_[25]\,
      I1 => \^e\(0),
      I2 => \app_addr_r1_reg_n_0_[25]\,
      I3 => row_hit_r_reg(3),
      O => \app_addr_r2_reg[25]_2\(0)
    );
was_wr_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E200E2E2"
    )
        port map (
      I0 => app_cmd_r2(0),
      I1 => \^e\(0),
      I2 => app_cmd_r1(0),
      I3 => periodic_rd_ack_r,
      I4 => periodic_rd_r,
      O => was_wr0
    );
\wr_req_counter.wr_req_cnt_r[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96555555"
    )
        port map (
      I0 => p_0_in(0),
      I1 => app_cmd_r2(0),
      I2 => app_cmd_r2(1),
      I3 => \^e\(0),
      I4 => \^app_en_r2_reg_0\,
      O => \read_data_indx.rd_data_upd_indx_r_reg\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity mig_7series_nosysclock_mig_7series_v4_2_ui_rd_data is
  port (
    \not_strict_mode.status_ram.rd_buf_we_r1_reg_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    ADDRA : out STD_LOGIC_VECTOR ( 3 downto 0 );
    DOA : out STD_LOGIC_VECTOR ( 1 downto 0 );
    DOB : out STD_LOGIC_VECTOR ( 1 downto 0 );
    DOC : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[4]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[4]_1\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[4]_2\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[4]_3\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[4]_4\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[4]_5\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[4]_6\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[4]_7\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[4]_8\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[4]_9\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[4]_10\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[4]_11\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[4]_12\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \rd_buf_indx.ram_init_done_r_lcl_reg_0\ : out STD_LOGIC;
    app_rd_data_valid : out STD_LOGIC;
    \not_strict_mode.app_rd_data_end_reg_0\ : out STD_LOGIC;
    \not_strict_mode.app_rd_data_valid_copy\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    \rd_buf_indx.rd_buf_indx_r_reg[0]_0\ : out STD_LOGIC;
    \not_strict_mode.rd_data_buf_addr_r_lcl_reg[3]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ADDRD : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \pointer_ram.pointer_wr_data\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    app_rd_data : out STD_LOGIC_VECTOR ( 31 downto 0 );
    CLK : in STD_LOGIC;
    \not_strict_mode.rd_buf_we\ : in STD_LOGIC;
    dbg_rddata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \rd_buf_indx.rd_buf_indx_r_reg[5]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \not_strict_mode.app_rd_data_end_ns\ : in STD_LOGIC;
    \not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[0]_0\ : in STD_LOGIC;
    \not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[1]_0\ : in STD_LOGIC;
    \not_strict_mode.app_rd_data_valid_copy_reg_0\ : in STD_LOGIC;
    \not_strict_mode.occ_cnt_r_reg[1]_0\ : in STD_LOGIC;
    \not_strict_mode.occ_cnt_r_reg[3]_0\ : in STD_LOGIC;
    \write_data_control.wb_wr_data_addr_r_reg[2]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \write_data_control.wb_wr_data_addr_r_reg[4]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \not_strict_mode.app_rd_data_reg[31]_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \not_strict_mode.occ_cnt_r_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \not_strict_mode.status_ram.status_ram_wr_data_r_reg[1]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of mig_7series_nosysclock_mig_7series_v4_2_ui_rd_data : entity is "mig_7series_v4_2_ui_rd_data";
end mig_7series_nosysclock_mig_7series_v4_2_ui_rd_data;

architecture STRUCTURE of mig_7series_nosysclock_mig_7series_v4_2_ui_rd_data is
  signal \^addra\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^d\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal app_rd_data_valid_ns : STD_LOGIC;
  signal \^not_strict_mode.app_rd_data_end_reg_0\ : STD_LOGIC;
  signal \^not_strict_mode.app_rd_data_valid_copy\ : STD_LOGIC;
  signal \not_strict_mode.occ_cnt_r\ : STD_LOGIC_VECTOR ( 4 downto 1 );
  signal \not_strict_mode.occ_cnt_r[1]_i_1_n_0\ : STD_LOGIC;
  signal \not_strict_mode.occ_cnt_r[2]_i_1_n_0\ : STD_LOGIC;
  signal \not_strict_mode.occ_cnt_r[2]_i_2_n_0\ : STD_LOGIC;
  signal \not_strict_mode.occ_cnt_r[3]_i_1_n_0\ : STD_LOGIC;
  signal \not_strict_mode.occ_cnt_r[3]_i_2_n_0\ : STD_LOGIC;
  signal \not_strict_mode.occ_cnt_r[4]_i_2_n_0\ : STD_LOGIC;
  signal \not_strict_mode.rd_buf.rd_buf_indx_copy_r\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of \not_strict_mode.rd_buf.rd_buf_indx_copy_r\ : signal is "true";
  attribute syn_keep : string;
  attribute syn_keep of \not_strict_mode.rd_buf.rd_buf_indx_copy_r\ : signal is "true";
  signal \^not_strict_mode.rd_data_buf_addr_r_lcl_reg[3]_0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \not_strict_mode.rd_status\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \not_strict_mode.status_ram.rd_buf_we_r1\ : STD_LOGIC;
  signal \^not_strict_mode.status_ram.rd_buf_we_r1_reg_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \not_strict_mode.status_ram.status_ram_wr_addr_ns\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \not_strict_mode.status_ram.status_ram_wr_addr_r\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \not_strict_mode.status_ram.status_ram_wr_data_ns\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \not_strict_mode.status_ram.status_ram_wr_data_r\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \not_strict_mode.status_ram.wr_status\ : STD_LOGIC;
  signal \not_strict_mode.status_ram.wr_status_r1\ : STD_LOGIC;
  signal \p_0_in__2\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal ram_init_addr : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \rd_buf_indx.ram_init_done_ns\ : STD_LOGIC;
  signal \rd_buf_indx.ram_init_done_r_lcl_i_2_n_0\ : STD_LOGIC;
  signal \^rd_buf_indx.ram_init_done_r_lcl_reg_0\ : STD_LOGIC;
  signal \rd_buf_indx.rd_buf_indx_r[0]_i_1_n_0\ : STD_LOGIC;
  signal \rd_buf_indx.rd_buf_indx_r[0]_i_3_n_0\ : STD_LOGIC;
  signal \rd_buf_indx.rd_buf_indx_r[1]_i_1_n_0\ : STD_LOGIC;
  signal \rd_buf_indx.rd_buf_indx_r[2]_i_1_n_0\ : STD_LOGIC;
  signal \rd_buf_indx.rd_buf_indx_r[3]_i_1_n_0\ : STD_LOGIC;
  signal \rd_buf_indx.rd_buf_indx_r[4]_i_1_n_0\ : STD_LOGIC;
  signal \rd_buf_indx.rd_buf_indx_r[5]_i_1_n_0\ : STD_LOGIC;
  signal \rd_buf_indx.rd_buf_indx_r[5]_i_2_n_0\ : STD_LOGIC;
  signal \rd_buf_indx.rd_buf_indx_r_reg_n_0_[5]\ : STD_LOGIC;
  signal \NLW_not_strict_mode.rd_buf.rd_buffer_ram[0].RAM32M0_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_not_strict_mode.rd_buf.rd_buffer_ram[1].RAM32M0_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_not_strict_mode.rd_buf.rd_buffer_ram[2].RAM32M0_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_not_strict_mode.rd_buf.rd_buffer_ram[3].RAM32M0_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_not_strict_mode.rd_buf.rd_buffer_ram[4].RAM32M0_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_not_strict_mode.rd_buf.rd_buffer_ram[5].RAM32M0_DOA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_not_strict_mode.rd_buf.rd_buffer_ram[5].RAM32M0_DOB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_not_strict_mode.rd_buf.rd_buffer_ram[5].RAM32M0_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_not_strict_mode.status_ram.RAM32M0_DOB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_not_strict_mode.status_ram.RAM32M0_DOC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \NLW_not_strict_mode.status_ram.RAM32M0_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of \not_strict_mode.app_rd_data_valid_copy_reg\ : label is "no";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \not_strict_mode.app_rd_data_valid_i_1\ : label is "soft_lutpair581";
  attribute syn_maxfan : string;
  attribute syn_maxfan of \not_strict_mode.app_rd_data_valid_reg\ : label is "10";
  attribute KEEP : string;
  attribute KEEP of \not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[0]\ : label is "yes";
  attribute syn_keep of \not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[0]\ : label is "true";
  attribute KEEP of \not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[1]\ : label is "yes";
  attribute syn_keep of \not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[1]\ : label is "true";
  attribute KEEP of \not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[2]\ : label is "yes";
  attribute syn_keep of \not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[2]\ : label is "true";
  attribute KEEP of \not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[3]\ : label is "yes";
  attribute syn_keep of \not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[3]\ : label is "true";
  attribute KEEP of \not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[4]\ : label is "yes";
  attribute syn_keep of \not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[4]\ : label is "true";
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \not_strict_mode.rd_buf.rd_buffer_ram[0].RAM32M0\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \not_strict_mode.rd_buf.rd_buffer_ram[1].RAM32M0\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \not_strict_mode.rd_buf.rd_buffer_ram[2].RAM32M0\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \not_strict_mode.rd_buf.rd_buffer_ram[3].RAM32M0\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \not_strict_mode.rd_buf.rd_buffer_ram[4].RAM32M0\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \not_strict_mode.rd_buf.rd_buffer_ram[5].RAM32M0\ : label is "PRIMITIVE";
  attribute SOFT_HLUTNM of \not_strict_mode.rd_data_buf_addr_r_lcl[0]_i_1\ : label is "soft_lutpair584";
  attribute SOFT_HLUTNM of \not_strict_mode.rd_data_buf_addr_r_lcl[1]_i_1\ : label is "soft_lutpair584";
  attribute SOFT_HLUTNM of \not_strict_mode.rd_data_buf_addr_r_lcl[2]_i_1\ : label is "soft_lutpair582";
  attribute SOFT_HLUTNM of \not_strict_mode.rd_data_buf_addr_r_lcl[3]_i_2\ : label is "soft_lutpair582";
  attribute BOX_TYPE of \not_strict_mode.status_ram.RAM32M0\ : label is "PRIMITIVE";
  attribute syn_maxfan of \rd_buf_indx.ram_init_done_r_lcl_reg\ : label is "10";
  attribute SOFT_HLUTNM of \rd_buf_indx.rd_buf_indx_r[0]_i_3\ : label is "soft_lutpair581";
  attribute SOFT_HLUTNM of \rd_buf_indx.rd_buf_indx_r[1]_i_1\ : label is "soft_lutpair583";
  attribute SOFT_HLUTNM of \rd_buf_indx.rd_buf_indx_r[2]_i_1\ : label is "soft_lutpair583";
  attribute SOFT_HLUTNM of \rd_buf_indx.rd_buf_indx_r[3]_i_1\ : label is "soft_lutpair580";
  attribute SOFT_HLUTNM of \rd_buf_indx.rd_buf_indx_r[4]_i_1\ : label is "soft_lutpair580";
begin
  ADDRA(3 downto 0) <= \^addra\(3 downto 0);
  D(0) <= \^d\(0);
  Q(0) <= \^q\(0);
  \not_strict_mode.app_rd_data_end_reg_0\ <= \^not_strict_mode.app_rd_data_end_reg_0\;
  \not_strict_mode.app_rd_data_valid_copy\ <= \^not_strict_mode.app_rd_data_valid_copy\;
  \not_strict_mode.rd_data_buf_addr_r_lcl_reg[3]_0\(3 downto 0) <= \^not_strict_mode.rd_data_buf_addr_r_lcl_reg[3]_0\(3 downto 0);
  \not_strict_mode.status_ram.rd_buf_we_r1_reg_0\(0) <= \^not_strict_mode.status_ram.rd_buf_we_r1_reg_0\(0);
  \rd_buf_indx.ram_init_done_r_lcl_reg_0\ <= \^rd_buf_indx.ram_init_done_r_lcl_reg_0\;
\not_strict_mode.app_rd_data[31]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2FF22FF2FFFF2FF2"
    )
        port map (
      I0 => \^addra\(0),
      I1 => \rd_buf_indx.rd_buf_indx_r_reg[5]_0\(0),
      I2 => ram_init_addr(3),
      I3 => \rd_buf_indx.rd_buf_indx_r_reg[5]_0\(3),
      I4 => \^addra\(3),
      I5 => \rd_buf_indx.rd_buf_indx_r_reg[5]_0\(4),
      O => \rd_buf_indx.rd_buf_indx_r_reg[0]_0\
    );
\not_strict_mode.app_rd_data_end_reg\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \not_strict_mode.app_rd_data_end_ns\,
      Q => \^not_strict_mode.app_rd_data_end_reg_0\,
      R => '0'
    );
\not_strict_mode.app_rd_data_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \not_strict_mode.app_rd_data_reg[31]_0\(0),
      Q => app_rd_data(0),
      R => '0'
    );
\not_strict_mode.app_rd_data_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \not_strict_mode.app_rd_data_reg[31]_0\(10),
      Q => app_rd_data(10),
      R => '0'
    );
\not_strict_mode.app_rd_data_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \not_strict_mode.app_rd_data_reg[31]_0\(11),
      Q => app_rd_data(11),
      R => '0'
    );
\not_strict_mode.app_rd_data_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \not_strict_mode.app_rd_data_reg[31]_0\(12),
      Q => app_rd_data(12),
      R => '0'
    );
\not_strict_mode.app_rd_data_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \not_strict_mode.app_rd_data_reg[31]_0\(13),
      Q => app_rd_data(13),
      R => '0'
    );
\not_strict_mode.app_rd_data_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \not_strict_mode.app_rd_data_reg[31]_0\(14),
      Q => app_rd_data(14),
      R => '0'
    );
\not_strict_mode.app_rd_data_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \not_strict_mode.app_rd_data_reg[31]_0\(15),
      Q => app_rd_data(15),
      R => '0'
    );
\not_strict_mode.app_rd_data_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \not_strict_mode.app_rd_data_reg[31]_0\(16),
      Q => app_rd_data(16),
      R => '0'
    );
\not_strict_mode.app_rd_data_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \not_strict_mode.app_rd_data_reg[31]_0\(17),
      Q => app_rd_data(17),
      R => '0'
    );
\not_strict_mode.app_rd_data_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \not_strict_mode.app_rd_data_reg[31]_0\(18),
      Q => app_rd_data(18),
      R => '0'
    );
\not_strict_mode.app_rd_data_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \not_strict_mode.app_rd_data_reg[31]_0\(19),
      Q => app_rd_data(19),
      R => '0'
    );
\not_strict_mode.app_rd_data_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \not_strict_mode.app_rd_data_reg[31]_0\(1),
      Q => app_rd_data(1),
      R => '0'
    );
\not_strict_mode.app_rd_data_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \not_strict_mode.app_rd_data_reg[31]_0\(20),
      Q => app_rd_data(20),
      R => '0'
    );
\not_strict_mode.app_rd_data_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \not_strict_mode.app_rd_data_reg[31]_0\(21),
      Q => app_rd_data(21),
      R => '0'
    );
\not_strict_mode.app_rd_data_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \not_strict_mode.app_rd_data_reg[31]_0\(22),
      Q => app_rd_data(22),
      R => '0'
    );
\not_strict_mode.app_rd_data_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \not_strict_mode.app_rd_data_reg[31]_0\(23),
      Q => app_rd_data(23),
      R => '0'
    );
\not_strict_mode.app_rd_data_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \not_strict_mode.app_rd_data_reg[31]_0\(24),
      Q => app_rd_data(24),
      R => '0'
    );
\not_strict_mode.app_rd_data_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \not_strict_mode.app_rd_data_reg[31]_0\(25),
      Q => app_rd_data(25),
      R => '0'
    );
\not_strict_mode.app_rd_data_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \not_strict_mode.app_rd_data_reg[31]_0\(26),
      Q => app_rd_data(26),
      R => '0'
    );
\not_strict_mode.app_rd_data_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \not_strict_mode.app_rd_data_reg[31]_0\(27),
      Q => app_rd_data(27),
      R => '0'
    );
\not_strict_mode.app_rd_data_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \not_strict_mode.app_rd_data_reg[31]_0\(28),
      Q => app_rd_data(28),
      R => '0'
    );
\not_strict_mode.app_rd_data_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \not_strict_mode.app_rd_data_reg[31]_0\(29),
      Q => app_rd_data(29),
      R => '0'
    );
\not_strict_mode.app_rd_data_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \not_strict_mode.app_rd_data_reg[31]_0\(2),
      Q => app_rd_data(2),
      R => '0'
    );
\not_strict_mode.app_rd_data_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \not_strict_mode.app_rd_data_reg[31]_0\(30),
      Q => app_rd_data(30),
      R => '0'
    );
\not_strict_mode.app_rd_data_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \not_strict_mode.app_rd_data_reg[31]_0\(31),
      Q => app_rd_data(31),
      R => '0'
    );
\not_strict_mode.app_rd_data_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \not_strict_mode.app_rd_data_reg[31]_0\(3),
      Q => app_rd_data(3),
      R => '0'
    );
\not_strict_mode.app_rd_data_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \not_strict_mode.app_rd_data_reg[31]_0\(4),
      Q => app_rd_data(4),
      R => '0'
    );
\not_strict_mode.app_rd_data_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \not_strict_mode.app_rd_data_reg[31]_0\(5),
      Q => app_rd_data(5),
      R => '0'
    );
\not_strict_mode.app_rd_data_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \not_strict_mode.app_rd_data_reg[31]_0\(6),
      Q => app_rd_data(6),
      R => '0'
    );
\not_strict_mode.app_rd_data_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \not_strict_mode.app_rd_data_reg[31]_0\(7),
      Q => app_rd_data(7),
      R => '0'
    );
\not_strict_mode.app_rd_data_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \not_strict_mode.app_rd_data_reg[31]_0\(8),
      Q => app_rd_data(8),
      R => '0'
    );
\not_strict_mode.app_rd_data_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \not_strict_mode.app_rd_data_reg[31]_0\(9),
      Q => app_rd_data(9),
      R => '0'
    );
\not_strict_mode.app_rd_data_valid_copy_reg\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => app_rd_data_valid_ns,
      Q => \^not_strict_mode.app_rd_data_valid_copy\,
      R => '0'
    );
\not_strict_mode.app_rd_data_valid_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"82AA"
    )
        port map (
      I0 => \^rd_buf_indx.ram_init_done_r_lcl_reg_0\,
      I1 => \not_strict_mode.rd_status\(0),
      I2 => \rd_buf_indx.rd_buf_indx_r_reg_n_0_[5]\,
      I3 => \not_strict_mode.app_rd_data_valid_copy_reg_0\,
      O => app_rd_data_valid_ns
    );
\not_strict_mode.app_rd_data_valid_reg\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => app_rd_data_valid_ns,
      Q => app_rd_data_valid,
      R => '0'
    );
\not_strict_mode.occ_cnt_r[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AA956AAA"
    )
        port map (
      I0 => \not_strict_mode.occ_cnt_r\(1),
      I1 => \^not_strict_mode.app_rd_data_end_reg_0\,
      I2 => \^not_strict_mode.app_rd_data_valid_copy\,
      I3 => \not_strict_mode.occ_cnt_r_reg[1]_0\,
      I4 => \^q\(0),
      I5 => \not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[1]_0\,
      O => \not_strict_mode.occ_cnt_r[1]_i_1_n_0\
    );
\not_strict_mode.occ_cnt_r[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EFF71008"
    )
        port map (
      I0 => \not_strict_mode.occ_cnt_r[2]_i_2_n_0\,
      I1 => \not_strict_mode.occ_cnt_r_reg[1]_0\,
      I2 => \not_strict_mode.occ_cnt_r\(1),
      I3 => \^q\(0),
      I4 => \not_strict_mode.occ_cnt_r\(2),
      I5 => \not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[1]_0\,
      O => \not_strict_mode.occ_cnt_r[2]_i_1_n_0\
    );
\not_strict_mode.occ_cnt_r[2]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^not_strict_mode.app_rd_data_end_reg_0\,
      I1 => \^not_strict_mode.app_rd_data_valid_copy\,
      O => \not_strict_mode.occ_cnt_r[2]_i_2_n_0\
    );
\not_strict_mode.occ_cnt_r[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F906"
    )
        port map (
      I0 => \not_strict_mode.occ_cnt_r[3]_i_2_n_0\,
      I1 => \not_strict_mode.occ_cnt_r\(2),
      I2 => \not_strict_mode.occ_cnt_r_reg[3]_0\,
      I3 => \not_strict_mode.occ_cnt_r\(3),
      I4 => \not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[1]_0\,
      O => \not_strict_mode.occ_cnt_r[3]_i_1_n_0\
    );
\not_strict_mode.occ_cnt_r[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF02"
    )
        port map (
      I0 => \not_strict_mode.occ_cnt_r_reg[1]_0\,
      I1 => \^q\(0),
      I2 => \not_strict_mode.occ_cnt_r\(1),
      I3 => \not_strict_mode.occ_cnt_r\(2),
      O => \not_strict_mode.occ_cnt_r[3]_i_2_n_0\
    );
\not_strict_mode.occ_cnt_r[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"09"
    )
        port map (
      I0 => \not_strict_mode.occ_cnt_r\(4),
      I1 => \not_strict_mode.occ_cnt_r[4]_i_2_n_0\,
      I2 => \not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[1]_0\,
      O => \^d\(0)
    );
\not_strict_mode.occ_cnt_r[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFEBFFFFFFF"
    )
        port map (
      I0 => \not_strict_mode.occ_cnt_r_reg[3]_0\,
      I1 => \not_strict_mode.occ_cnt_r\(3),
      I2 => \not_strict_mode.occ_cnt_r\(2),
      I3 => \not_strict_mode.occ_cnt_r\(1),
      I4 => \^q\(0),
      I5 => \not_strict_mode.occ_cnt_r_reg[1]_0\,
      O => \not_strict_mode.occ_cnt_r[4]_i_2_n_0\
    );
\not_strict_mode.occ_cnt_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \not_strict_mode.occ_cnt_r_reg[0]_0\(0),
      Q => \^q\(0),
      R => '0'
    );
\not_strict_mode.occ_cnt_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \not_strict_mode.occ_cnt_r[1]_i_1_n_0\,
      Q => \not_strict_mode.occ_cnt_r\(1),
      R => '0'
    );
\not_strict_mode.occ_cnt_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \not_strict_mode.occ_cnt_r[2]_i_1_n_0\,
      Q => \not_strict_mode.occ_cnt_r\(2),
      R => '0'
    );
\not_strict_mode.occ_cnt_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \not_strict_mode.occ_cnt_r[3]_i_1_n_0\,
      Q => \not_strict_mode.occ_cnt_r\(3),
      R => '0'
    );
\not_strict_mode.occ_cnt_r_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \^d\(0),
      Q => \not_strict_mode.occ_cnt_r\(4),
      R => '0'
    );
\not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \rd_buf_indx.rd_buf_indx_r[0]_i_1_n_0\,
      Q => \not_strict_mode.rd_buf.rd_buf_indx_copy_r\(0),
      R => '0'
    );
\not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \rd_buf_indx.rd_buf_indx_r[1]_i_1_n_0\,
      Q => \not_strict_mode.rd_buf.rd_buf_indx_copy_r\(1),
      R => \not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[1]_0\
    );
\not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \rd_buf_indx.rd_buf_indx_r[2]_i_1_n_0\,
      Q => \not_strict_mode.rd_buf.rd_buf_indx_copy_r\(2),
      R => \not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[1]_0\
    );
\not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \rd_buf_indx.rd_buf_indx_r[3]_i_1_n_0\,
      Q => \not_strict_mode.rd_buf.rd_buf_indx_copy_r\(3),
      R => \not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[1]_0\
    );
\not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \rd_buf_indx.rd_buf_indx_r[4]_i_1_n_0\,
      Q => \not_strict_mode.rd_buf.rd_buf_indx_copy_r\(4),
      R => \not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[1]_0\
    );
\not_strict_mode.rd_buf.rd_buffer_ram[0].RAM32M0\: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000",
      IS_WCLK_INVERTED => '0'
    )
        port map (
      ADDRA(4 downto 0) => \not_strict_mode.rd_buf.rd_buf_indx_copy_r\(4 downto 0),
      ADDRB(4 downto 0) => \not_strict_mode.rd_buf.rd_buf_indx_copy_r\(4 downto 0),
      ADDRC(4 downto 0) => \not_strict_mode.rd_buf.rd_buf_indx_copy_r\(4 downto 0),
      ADDRD(4 downto 0) => \rd_buf_indx.rd_buf_indx_r_reg[5]_0\(4 downto 0),
      DIA(1 downto 0) => dbg_rddata(5 downto 4),
      DIB(1 downto 0) => dbg_rddata(3 downto 2),
      DIC(1 downto 0) => dbg_rddata(1 downto 0),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => DOA(1 downto 0),
      DOB(1 downto 0) => DOB(1 downto 0),
      DOC(1 downto 0) => DOC(1 downto 0),
      DOD(1 downto 0) => \NLW_not_strict_mode.rd_buf.rd_buffer_ram[0].RAM32M0_DOD_UNCONNECTED\(1 downto 0),
      WCLK => CLK,
      WE => \not_strict_mode.rd_buf_we\
    );
\not_strict_mode.rd_buf.rd_buffer_ram[1].RAM32M0\: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000",
      IS_WCLK_INVERTED => '0'
    )
        port map (
      ADDRA(4 downto 0) => \not_strict_mode.rd_buf.rd_buf_indx_copy_r\(4 downto 0),
      ADDRB(4 downto 0) => \not_strict_mode.rd_buf.rd_buf_indx_copy_r\(4 downto 0),
      ADDRC(4 downto 0) => \not_strict_mode.rd_buf.rd_buf_indx_copy_r\(4 downto 0),
      ADDRD(4 downto 0) => \rd_buf_indx.rd_buf_indx_r_reg[5]_0\(4 downto 0),
      DIA(1 downto 0) => dbg_rddata(11 downto 10),
      DIB(1 downto 0) => dbg_rddata(9 downto 8),
      DIC(1 downto 0) => dbg_rddata(7 downto 6),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[4]_0\(1 downto 0),
      DOB(1 downto 0) => \not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[4]_1\(1 downto 0),
      DOC(1 downto 0) => \not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[4]_2\(1 downto 0),
      DOD(1 downto 0) => \NLW_not_strict_mode.rd_buf.rd_buffer_ram[1].RAM32M0_DOD_UNCONNECTED\(1 downto 0),
      WCLK => CLK,
      WE => \not_strict_mode.rd_buf_we\
    );
\not_strict_mode.rd_buf.rd_buffer_ram[2].RAM32M0\: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000",
      IS_WCLK_INVERTED => '0'
    )
        port map (
      ADDRA(4 downto 0) => \not_strict_mode.rd_buf.rd_buf_indx_copy_r\(4 downto 0),
      ADDRB(4 downto 0) => \not_strict_mode.rd_buf.rd_buf_indx_copy_r\(4 downto 0),
      ADDRC(4 downto 0) => \not_strict_mode.rd_buf.rd_buf_indx_copy_r\(4 downto 0),
      ADDRD(4 downto 0) => \rd_buf_indx.rd_buf_indx_r_reg[5]_0\(4 downto 0),
      DIA(1 downto 0) => dbg_rddata(17 downto 16),
      DIB(1 downto 0) => dbg_rddata(15 downto 14),
      DIC(1 downto 0) => dbg_rddata(13 downto 12),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[4]_3\(1 downto 0),
      DOB(1 downto 0) => \not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[4]_4\(1 downto 0),
      DOC(1 downto 0) => \not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[4]_5\(1 downto 0),
      DOD(1 downto 0) => \NLW_not_strict_mode.rd_buf.rd_buffer_ram[2].RAM32M0_DOD_UNCONNECTED\(1 downto 0),
      WCLK => CLK,
      WE => \not_strict_mode.rd_buf_we\
    );
\not_strict_mode.rd_buf.rd_buffer_ram[3].RAM32M0\: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000",
      IS_WCLK_INVERTED => '0'
    )
        port map (
      ADDRA(4 downto 0) => \not_strict_mode.rd_buf.rd_buf_indx_copy_r\(4 downto 0),
      ADDRB(4 downto 0) => \not_strict_mode.rd_buf.rd_buf_indx_copy_r\(4 downto 0),
      ADDRC(4 downto 0) => \not_strict_mode.rd_buf.rd_buf_indx_copy_r\(4 downto 0),
      ADDRD(4 downto 0) => \rd_buf_indx.rd_buf_indx_r_reg[5]_0\(4 downto 0),
      DIA(1 downto 0) => dbg_rddata(23 downto 22),
      DIB(1 downto 0) => dbg_rddata(21 downto 20),
      DIC(1 downto 0) => dbg_rddata(19 downto 18),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[4]_6\(1 downto 0),
      DOB(1 downto 0) => \not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[4]_7\(1 downto 0),
      DOC(1 downto 0) => \not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[4]_8\(1 downto 0),
      DOD(1 downto 0) => \NLW_not_strict_mode.rd_buf.rd_buffer_ram[3].RAM32M0_DOD_UNCONNECTED\(1 downto 0),
      WCLK => CLK,
      WE => \not_strict_mode.rd_buf_we\
    );
\not_strict_mode.rd_buf.rd_buffer_ram[4].RAM32M0\: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000",
      IS_WCLK_INVERTED => '0'
    )
        port map (
      ADDRA(4 downto 0) => \not_strict_mode.rd_buf.rd_buf_indx_copy_r\(4 downto 0),
      ADDRB(4 downto 0) => \not_strict_mode.rd_buf.rd_buf_indx_copy_r\(4 downto 0),
      ADDRC(4 downto 0) => \not_strict_mode.rd_buf.rd_buf_indx_copy_r\(4 downto 0),
      ADDRD(4 downto 0) => \rd_buf_indx.rd_buf_indx_r_reg[5]_0\(4 downto 0),
      DIA(1 downto 0) => dbg_rddata(29 downto 28),
      DIB(1 downto 0) => dbg_rddata(27 downto 26),
      DIC(1 downto 0) => dbg_rddata(25 downto 24),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[4]_9\(1 downto 0),
      DOB(1 downto 0) => \not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[4]_10\(1 downto 0),
      DOC(1 downto 0) => \not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[4]_11\(1 downto 0),
      DOD(1 downto 0) => \NLW_not_strict_mode.rd_buf.rd_buffer_ram[4].RAM32M0_DOD_UNCONNECTED\(1 downto 0),
      WCLK => CLK,
      WE => \not_strict_mode.rd_buf_we\
    );
\not_strict_mode.rd_buf.rd_buffer_ram[5].RAM32M0\: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000",
      IS_WCLK_INVERTED => '0'
    )
        port map (
      ADDRA(4 downto 0) => \not_strict_mode.rd_buf.rd_buf_indx_copy_r\(4 downto 0),
      ADDRB(4 downto 0) => \not_strict_mode.rd_buf.rd_buf_indx_copy_r\(4 downto 0),
      ADDRC(4 downto 0) => \not_strict_mode.rd_buf.rd_buf_indx_copy_r\(4 downto 0),
      ADDRD(4 downto 0) => \rd_buf_indx.rd_buf_indx_r_reg[5]_0\(4 downto 0),
      DIA(1 downto 0) => B"00",
      DIB(1 downto 0) => B"00",
      DIC(1 downto 0) => dbg_rddata(31 downto 30),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \NLW_not_strict_mode.rd_buf.rd_buffer_ram[5].RAM32M0_DOA_UNCONNECTED\(1 downto 0),
      DOB(1 downto 0) => \NLW_not_strict_mode.rd_buf.rd_buffer_ram[5].RAM32M0_DOB_UNCONNECTED\(1 downto 0),
      DOC(1 downto 0) => \not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[4]_12\(1 downto 0),
      DOD(1 downto 0) => \NLW_not_strict_mode.rd_buf.rd_buffer_ram[5].RAM32M0_DOD_UNCONNECTED\(1 downto 0),
      WCLK => CLK,
      WE => \not_strict_mode.rd_buf_we\
    );
\not_strict_mode.rd_data_buf_addr_r_lcl[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^not_strict_mode.rd_data_buf_addr_r_lcl_reg[3]_0\(0),
      O => \p_0_in__2\(0)
    );
\not_strict_mode.rd_data_buf_addr_r_lcl[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^not_strict_mode.rd_data_buf_addr_r_lcl_reg[3]_0\(0),
      I1 => \^not_strict_mode.rd_data_buf_addr_r_lcl_reg[3]_0\(1),
      O => \p_0_in__2\(1)
    );
\not_strict_mode.rd_data_buf_addr_r_lcl[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \^not_strict_mode.rd_data_buf_addr_r_lcl_reg[3]_0\(2),
      I1 => \^not_strict_mode.rd_data_buf_addr_r_lcl_reg[3]_0\(1),
      I2 => \^not_strict_mode.rd_data_buf_addr_r_lcl_reg[3]_0\(0),
      O => \p_0_in__2\(2)
    );
\not_strict_mode.rd_data_buf_addr_r_lcl[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \^not_strict_mode.rd_data_buf_addr_r_lcl_reg[3]_0\(3),
      I1 => \^not_strict_mode.rd_data_buf_addr_r_lcl_reg[3]_0\(0),
      I2 => \^not_strict_mode.rd_data_buf_addr_r_lcl_reg[3]_0\(1),
      I3 => \^not_strict_mode.rd_data_buf_addr_r_lcl_reg[3]_0\(2),
      O => \p_0_in__2\(3)
    );
\not_strict_mode.rd_data_buf_addr_r_lcl_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => E(0),
      D => \p_0_in__2\(0),
      Q => \^not_strict_mode.rd_data_buf_addr_r_lcl_reg[3]_0\(0),
      R => \not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[1]_0\
    );
\not_strict_mode.rd_data_buf_addr_r_lcl_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => E(0),
      D => \p_0_in__2\(1),
      Q => \^not_strict_mode.rd_data_buf_addr_r_lcl_reg[3]_0\(1),
      R => \not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[1]_0\
    );
\not_strict_mode.rd_data_buf_addr_r_lcl_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => E(0),
      D => \p_0_in__2\(2),
      Q => \^not_strict_mode.rd_data_buf_addr_r_lcl_reg[3]_0\(2),
      R => \not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[1]_0\
    );
\not_strict_mode.rd_data_buf_addr_r_lcl_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => E(0),
      D => \p_0_in__2\(3),
      Q => \^not_strict_mode.rd_data_buf_addr_r_lcl_reg[3]_0\(3),
      R => \not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[1]_0\
    );
\not_strict_mode.status_ram.RAM32M0\: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000",
      IS_WCLK_INVERTED => '0'
    )
        port map (
      ADDRA(4) => \^addra\(3),
      ADDRA(3) => ram_init_addr(3),
      ADDRA(2 downto 0) => \^addra\(2 downto 0),
      ADDRB(4 downto 0) => B"00000",
      ADDRC(4 downto 0) => \not_strict_mode.status_ram.status_ram_wr_addr_ns\(4 downto 0),
      ADDRD(4 downto 0) => \not_strict_mode.status_ram.status_ram_wr_addr_r\(4 downto 0),
      DIA(1 downto 0) => \not_strict_mode.status_ram.status_ram_wr_data_r\(1 downto 0),
      DIB(1 downto 0) => B"00",
      DIC(1 downto 0) => \not_strict_mode.status_ram.status_ram_wr_data_r\(1 downto 0),
      DID(1 downto 0) => \not_strict_mode.status_ram.status_ram_wr_data_r\(1 downto 0),
      DOA(1) => \^not_strict_mode.status_ram.rd_buf_we_r1_reg_0\(0),
      DOA(0) => \not_strict_mode.rd_status\(0),
      DOB(1 downto 0) => \NLW_not_strict_mode.status_ram.RAM32M0_DOB_UNCONNECTED\(1 downto 0),
      DOC(1) => \NLW_not_strict_mode.status_ram.RAM32M0_DOC_UNCONNECTED\(1),
      DOC(0) => \not_strict_mode.status_ram.wr_status\,
      DOD(1 downto 0) => \NLW_not_strict_mode.status_ram.RAM32M0_DOD_UNCONNECTED\(1 downto 0),
      WCLK => CLK,
      WE => \not_strict_mode.status_ram.rd_buf_we_r1\
    );
\not_strict_mode.status_ram.RAM32M0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \rd_buf_indx.rd_buf_indx_r_reg[5]_0\(4),
      I1 => \^rd_buf_indx.ram_init_done_r_lcl_reg_0\,
      I2 => \^addra\(3),
      O => \not_strict_mode.status_ram.status_ram_wr_addr_ns\(4)
    );
\not_strict_mode.status_ram.RAM32M0_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \rd_buf_indx.rd_buf_indx_r_reg[5]_0\(3),
      I1 => \^rd_buf_indx.ram_init_done_r_lcl_reg_0\,
      I2 => ram_init_addr(3),
      O => \not_strict_mode.status_ram.status_ram_wr_addr_ns\(3)
    );
\not_strict_mode.status_ram.RAM32M0_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \rd_buf_indx.rd_buf_indx_r_reg[5]_0\(2),
      I1 => \^rd_buf_indx.ram_init_done_r_lcl_reg_0\,
      I2 => \^addra\(2),
      O => \not_strict_mode.status_ram.status_ram_wr_addr_ns\(2)
    );
\not_strict_mode.status_ram.RAM32M0_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \rd_buf_indx.rd_buf_indx_r_reg[5]_0\(1),
      I1 => \^rd_buf_indx.ram_init_done_r_lcl_reg_0\,
      I2 => \^addra\(1),
      O => \not_strict_mode.status_ram.status_ram_wr_addr_ns\(1)
    );
\not_strict_mode.status_ram.RAM32M0_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \rd_buf_indx.rd_buf_indx_r_reg[5]_0\(0),
      I1 => \^rd_buf_indx.ram_init_done_r_lcl_reg_0\,
      I2 => \^addra\(0),
      O => \not_strict_mode.status_ram.status_ram_wr_addr_ns\(0)
    );
\not_strict_mode.status_ram.rd_buf_we_r1_reg\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \not_strict_mode.rd_buf_we\,
      Q => \not_strict_mode.status_ram.rd_buf_we_r1\,
      R => '0'
    );
\not_strict_mode.status_ram.status_ram_wr_addr_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \not_strict_mode.status_ram.status_ram_wr_addr_ns\(0),
      Q => \not_strict_mode.status_ram.status_ram_wr_addr_r\(0),
      R => '0'
    );
\not_strict_mode.status_ram.status_ram_wr_addr_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \not_strict_mode.status_ram.status_ram_wr_addr_ns\(1),
      Q => \not_strict_mode.status_ram.status_ram_wr_addr_r\(1),
      R => '0'
    );
\not_strict_mode.status_ram.status_ram_wr_addr_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \not_strict_mode.status_ram.status_ram_wr_addr_ns\(2),
      Q => \not_strict_mode.status_ram.status_ram_wr_addr_r\(2),
      R => '0'
    );
\not_strict_mode.status_ram.status_ram_wr_addr_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \not_strict_mode.status_ram.status_ram_wr_addr_ns\(3),
      Q => \not_strict_mode.status_ram.status_ram_wr_addr_r\(3),
      R => '0'
    );
\not_strict_mode.status_ram.status_ram_wr_addr_r_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \not_strict_mode.status_ram.status_ram_wr_addr_ns\(4),
      Q => \not_strict_mode.status_ram.status_ram_wr_addr_r\(4),
      R => '0'
    );
\not_strict_mode.status_ram.status_ram_wr_data_r[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"02A2"
    )
        port map (
      I0 => \^rd_buf_indx.ram_init_done_r_lcl_reg_0\,
      I1 => \not_strict_mode.status_ram.wr_status\,
      I2 => \rd_buf_indx.rd_buf_indx_r_reg[5]_0\(0),
      I3 => \not_strict_mode.status_ram.wr_status_r1\,
      O => \not_strict_mode.status_ram.status_ram_wr_data_ns\(0)
    );
\not_strict_mode.status_ram.status_ram_wr_data_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \not_strict_mode.status_ram.status_ram_wr_data_ns\(0),
      Q => \not_strict_mode.status_ram.status_ram_wr_data_r\(0),
      R => '0'
    );
\not_strict_mode.status_ram.status_ram_wr_data_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \not_strict_mode.status_ram.status_ram_wr_data_r_reg[1]_0\(0),
      Q => \not_strict_mode.status_ram.status_ram_wr_data_r\(1),
      R => '0'
    );
\not_strict_mode.status_ram.wr_status_r1_reg\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \not_strict_mode.status_ram.wr_status\,
      Q => \not_strict_mode.status_ram.wr_status_r1\,
      R => '0'
    );
\pointer_ram.rams[0].RAM32M0_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \write_data_control.wb_wr_data_addr_r_reg[4]\(1),
      I1 => \^rd_buf_indx.ram_init_done_r_lcl_reg_0\,
      I2 => \^addra\(1),
      O => \pointer_ram.pointer_wr_data\(1)
    );
\pointer_ram.rams[0].RAM32M0_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \write_data_control.wb_wr_data_addr_r_reg[4]\(0),
      I1 => \^rd_buf_indx.ram_init_done_r_lcl_reg_0\,
      I2 => \^addra\(0),
      O => \pointer_ram.pointer_wr_data\(0)
    );
\pointer_ram.rams[0].RAM32M0_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \write_data_control.wb_wr_data_addr_r_reg[2]\(3),
      I1 => \^rd_buf_indx.ram_init_done_r_lcl_reg_0\,
      I2 => ram_init_addr(3),
      O => ADDRD(3)
    );
\pointer_ram.rams[0].RAM32M0_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \write_data_control.wb_wr_data_addr_r_reg[2]\(2),
      I1 => \^rd_buf_indx.ram_init_done_r_lcl_reg_0\,
      I2 => \^addra\(2),
      O => ADDRD(2)
    );
\pointer_ram.rams[0].RAM32M0_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \write_data_control.wb_wr_data_addr_r_reg[2]\(1),
      I1 => \^rd_buf_indx.ram_init_done_r_lcl_reg_0\,
      I2 => \^addra\(1),
      O => ADDRD(1)
    );
\pointer_ram.rams[0].RAM32M0_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \write_data_control.wb_wr_data_addr_r_reg[2]\(0),
      I1 => \^rd_buf_indx.ram_init_done_r_lcl_reg_0\,
      I2 => \^addra\(0),
      O => ADDRD(0)
    );
\pointer_ram.rams[1].RAM32M0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \write_data_control.wb_wr_data_addr_r_reg[4]\(3),
      I1 => \^rd_buf_indx.ram_init_done_r_lcl_reg_0\,
      I2 => ram_init_addr(3),
      O => \pointer_ram.pointer_wr_data\(3)
    );
\pointer_ram.rams[1].RAM32M0_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \write_data_control.wb_wr_data_addr_r_reg[4]\(2),
      I1 => \^rd_buf_indx.ram_init_done_r_lcl_reg_0\,
      I2 => \^addra\(2),
      O => \pointer_ram.pointer_wr_data\(2)
    );
\rd_buf_indx.ram_init_done_r_lcl_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0E0A0A0A0A0A0A0A"
    )
        port map (
      I0 => \^rd_buf_indx.ram_init_done_r_lcl_reg_0\,
      I1 => \^addra\(1),
      I2 => \not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[1]_0\,
      I3 => \^addra\(2),
      I4 => \^addra\(0),
      I5 => \rd_buf_indx.ram_init_done_r_lcl_i_2_n_0\,
      O => \rd_buf_indx.ram_init_done_ns\
    );
\rd_buf_indx.ram_init_done_r_lcl_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ram_init_addr(3),
      I1 => \^addra\(3),
      O => \rd_buf_indx.ram_init_done_r_lcl_i_2_n_0\
    );
\rd_buf_indx.ram_init_done_r_lcl_reg\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \rd_buf_indx.ram_init_done_ns\,
      Q => \^rd_buf_indx.ram_init_done_r_lcl_reg_0\,
      R => '0'
    );
\rd_buf_indx.rd_buf_indx_r[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000C03B"
    )
        port map (
      I0 => \not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[0]_0\,
      I1 => \^rd_buf_indx.ram_init_done_r_lcl_reg_0\,
      I2 => \rd_buf_indx.rd_buf_indx_r[0]_i_3_n_0\,
      I3 => \^addra\(0),
      I4 => \not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[1]_0\,
      O => \rd_buf_indx.rd_buf_indx_r[0]_i_1_n_0\
    );
\rd_buf_indx.rd_buf_indx_r[0]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => \not_strict_mode.app_rd_data_valid_copy_reg_0\,
      I1 => \rd_buf_indx.rd_buf_indx_r_reg_n_0_[5]\,
      I2 => \not_strict_mode.rd_status\(0),
      O => \rd_buf_indx.rd_buf_indx_r[0]_i_3_n_0\
    );
\rd_buf_indx.rd_buf_indx_r[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^addra\(1),
      I1 => \rd_buf_indx.rd_buf_indx_r[5]_i_2_n_0\,
      O => \rd_buf_indx.rd_buf_indx_r[1]_i_1_n_0\
    );
\rd_buf_indx.rd_buf_indx_r[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A6"
    )
        port map (
      I0 => \^addra\(2),
      I1 => \^addra\(1),
      I2 => \rd_buf_indx.rd_buf_indx_r[5]_i_2_n_0\,
      O => \rd_buf_indx.rd_buf_indx_r[2]_i_1_n_0\
    );
\rd_buf_indx.rd_buf_indx_r[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A6AA"
    )
        port map (
      I0 => ram_init_addr(3),
      I1 => \^addra\(2),
      I2 => \rd_buf_indx.rd_buf_indx_r[5]_i_2_n_0\,
      I3 => \^addra\(1),
      O => \rd_buf_indx.rd_buf_indx_r[3]_i_1_n_0\
    );
\rd_buf_indx.rd_buf_indx_r[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA6AAAAA"
    )
        port map (
      I0 => \^addra\(3),
      I1 => ram_init_addr(3),
      I2 => \^addra\(1),
      I3 => \rd_buf_indx.rd_buf_indx_r[5]_i_2_n_0\,
      I4 => \^addra\(2),
      O => \rd_buf_indx.rd_buf_indx_r[4]_i_1_n_0\
    );
\rd_buf_indx.rd_buf_indx_r[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A6AAAAAAAAAAAAAA"
    )
        port map (
      I0 => \rd_buf_indx.rd_buf_indx_r_reg_n_0_[5]\,
      I1 => \^addra\(1),
      I2 => \rd_buf_indx.rd_buf_indx_r[5]_i_2_n_0\,
      I3 => \^addra\(2),
      I4 => ram_init_addr(3),
      I5 => \^addra\(3),
      O => \rd_buf_indx.rd_buf_indx_r[5]_i_1_n_0\
    );
\rd_buf_indx.rd_buf_indx_r[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF000000FF1DFFFF"
    )
        port map (
      I0 => \rd_buf_indx.rd_buf_indx_r_reg[5]_0\(5),
      I1 => \not_strict_mode.app_rd_data_valid_copy_reg_0\,
      I2 => \^not_strict_mode.status_ram.rd_buf_we_r1_reg_0\(0),
      I3 => \rd_buf_indx.rd_buf_indx_r[0]_i_3_n_0\,
      I4 => \^rd_buf_indx.ram_init_done_r_lcl_reg_0\,
      I5 => \^addra\(0),
      O => \rd_buf_indx.rd_buf_indx_r[5]_i_2_n_0\
    );
\rd_buf_indx.rd_buf_indx_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \rd_buf_indx.rd_buf_indx_r[0]_i_1_n_0\,
      Q => \^addra\(0),
      R => '0'
    );
\rd_buf_indx.rd_buf_indx_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \rd_buf_indx.rd_buf_indx_r[1]_i_1_n_0\,
      Q => \^addra\(1),
      R => \not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[1]_0\
    );
\rd_buf_indx.rd_buf_indx_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \rd_buf_indx.rd_buf_indx_r[2]_i_1_n_0\,
      Q => \^addra\(2),
      R => \not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[1]_0\
    );
\rd_buf_indx.rd_buf_indx_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \rd_buf_indx.rd_buf_indx_r[3]_i_1_n_0\,
      Q => ram_init_addr(3),
      R => \not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[1]_0\
    );
\rd_buf_indx.rd_buf_indx_r_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \rd_buf_indx.rd_buf_indx_r[4]_i_1_n_0\,
      Q => \^addra\(3),
      R => \not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[1]_0\
    );
\rd_buf_indx.rd_buf_indx_r_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \rd_buf_indx.rd_buf_indx_r[5]_i_1_n_0\,
      Q => \rd_buf_indx.rd_buf_indx_r_reg_n_0_[5]\,
      R => \not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[1]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity mig_7series_nosysclock_mig_7series_v4_2_ui_wr_data is
  port (
    wr_data_buf_addr : out STD_LOGIC_VECTOR ( 3 downto 0 );
    p_0_in : out STD_LOGIC_VECTOR ( 0 to 0 );
    app_wdf_rdy : out STD_LOGIC;
    app_rdy_ns : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \write_buffer.wr_buf_out_data_reg[35]_0\ : out STD_LOGIC_VECTOR ( 35 downto 0 );
    CLK : in STD_LOGIC;
    \write_data_control.wb_wr_data_addr_r_reg[2]_0\ : in STD_LOGIC;
    \pointer_ram.pointer_wr_data\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ADDRD : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ADDRA : in STD_LOGIC_VECTOR ( 4 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    app_wdf_end_r1_reg_0 : in STD_LOGIC;
    app_wdf_wren : in STD_LOGIC;
    app_wdf_end : in STD_LOGIC;
    accept_ns : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    \wr_req_counter.wr_req_cnt_r_reg[4]_0\ : in STD_LOGIC;
    wr_accepted : in STD_LOGIC;
    ram_init_done_r : in STD_LOGIC;
    app_wdf_mask : in STD_LOGIC_VECTOR ( 3 downto 0 );
    app_wdf_data : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of mig_7series_nosysclock_mig_7series_v4_2_ui_wr_data : entity is "mig_7series_v4_2_ui_wr_data";
end mig_7series_nosysclock_mig_7series_v4_2_ui_wr_data;

architecture STRUCTURE of mig_7series_nosysclock_mig_7series_v4_2_ui_wr_data is
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal app_rdy_r_i_2_n_0 : STD_LOGIC;
  signal app_wdf_data_r1 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal app_wdf_end_r1 : STD_LOGIC;
  signal app_wdf_end_r1_i_1_n_0 : STD_LOGIC;
  signal app_wdf_mask_r1 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal app_wdf_rdy_r_copy1 : STD_LOGIC;
  signal app_wdf_rdy_r_copy2 : STD_LOGIC;
  signal app_wdf_rdy_r_copy3 : STD_LOGIC;
  signal app_wdf_wren_r1 : STD_LOGIC;
  signal app_wdf_wren_r1_i_1_n_0 : STD_LOGIC;
  signal \data_buf_address_counter.data_buf_addr_cnt_r_reg\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \occupied_counter.app_wdf_rdy_r_i_2_n_0\ : STD_LOGIC;
  signal \occupied_counter.occ_cnt[0]_i_1_n_0\ : STD_LOGIC;
  signal \occupied_counter.occ_cnt[10]_i_1_n_0\ : STD_LOGIC;
  signal \occupied_counter.occ_cnt[11]_i_1_n_0\ : STD_LOGIC;
  signal \occupied_counter.occ_cnt[12]_i_1_n_0\ : STD_LOGIC;
  signal \occupied_counter.occ_cnt[13]_i_1_n_0\ : STD_LOGIC;
  signal \occupied_counter.occ_cnt[14]_i_1_n_0\ : STD_LOGIC;
  signal \occupied_counter.occ_cnt[15]_i_1_n_0\ : STD_LOGIC;
  signal \occupied_counter.occ_cnt[15]_i_2_n_0\ : STD_LOGIC;
  signal \occupied_counter.occ_cnt[1]_i_1_n_0\ : STD_LOGIC;
  signal \occupied_counter.occ_cnt[2]_i_1_n_0\ : STD_LOGIC;
  signal \occupied_counter.occ_cnt[3]_i_1_n_0\ : STD_LOGIC;
  signal \occupied_counter.occ_cnt[4]_i_1_n_0\ : STD_LOGIC;
  signal \occupied_counter.occ_cnt[5]_i_1_n_0\ : STD_LOGIC;
  signal \occupied_counter.occ_cnt[6]_i_1_n_0\ : STD_LOGIC;
  signal \occupied_counter.occ_cnt[7]_i_1_n_0\ : STD_LOGIC;
  signal \occupied_counter.occ_cnt[8]_i_1_n_0\ : STD_LOGIC;
  signal \occupied_counter.occ_cnt[9]_i_1_n_0\ : STD_LOGIC;
  signal \occupied_counter.occ_cnt_reg_n_0_[0]\ : STD_LOGIC;
  signal \occupied_counter.occ_cnt_reg_n_0_[10]\ : STD_LOGIC;
  signal \occupied_counter.occ_cnt_reg_n_0_[11]\ : STD_LOGIC;
  signal \occupied_counter.occ_cnt_reg_n_0_[12]\ : STD_LOGIC;
  signal \occupied_counter.occ_cnt_reg_n_0_[13]\ : STD_LOGIC;
  signal \occupied_counter.occ_cnt_reg_n_0_[15]\ : STD_LOGIC;
  signal \occupied_counter.occ_cnt_reg_n_0_[1]\ : STD_LOGIC;
  signal \occupied_counter.occ_cnt_reg_n_0_[2]\ : STD_LOGIC;
  signal \occupied_counter.occ_cnt_reg_n_0_[3]\ : STD_LOGIC;
  signal \occupied_counter.occ_cnt_reg_n_0_[4]\ : STD_LOGIC;
  signal \occupied_counter.occ_cnt_reg_n_0_[5]\ : STD_LOGIC;
  signal \occupied_counter.occ_cnt_reg_n_0_[6]\ : STD_LOGIC;
  signal \occupied_counter.occ_cnt_reg_n_0_[7]\ : STD_LOGIC;
  signal \occupied_counter.occ_cnt_reg_n_0_[8]\ : STD_LOGIC;
  signal \occupied_counter.occ_cnt_reg_n_0_[9]\ : STD_LOGIC;
  signal \^p_0_in\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \p_0_in__0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \p_0_in__0__0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \p_0_in__1\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal p_4_in : STD_LOGIC;
  signal wb_wr_data_addr_w : STD_LOGIC_VECTOR ( 4 downto 1 );
  signal wdf_rdy_ns : STD_LOGIC;
  signal wr_buf_out_data_w : STD_LOGIC_VECTOR ( 35 downto 0 );
  signal wr_data_pntr : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \wr_req_counter.wr_req_cnt_r\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \wr_req_counter.wr_req_cnt_r[0]_i_1_n_0\ : STD_LOGIC;
  signal \wr_req_counter.wr_req_cnt_r[1]_i_1_n_0\ : STD_LOGIC;
  signal \wr_req_counter.wr_req_cnt_r[2]_i_1_n_0\ : STD_LOGIC;
  signal \wr_req_counter.wr_req_cnt_r[3]_i_1_n_0\ : STD_LOGIC;
  signal \wr_req_counter.wr_req_cnt_r[4]_i_1_n_0\ : STD_LOGIC;
  signal \wr_req_counter.wr_req_cnt_r[4]_i_3_n_0\ : STD_LOGIC;
  signal \write_buffer.wr_buf_in_data\ : STD_LOGIC_VECTOR ( 35 downto 0 );
  signal \write_buffer.wr_buffer_ram[0].RAM32M0_i_12_n_0\ : STD_LOGIC;
  signal \write_data_control.wb_wr_data_addr0_ns\ : STD_LOGIC;
  signal \write_data_control.wb_wr_data_addr0_r\ : STD_LOGIC;
  signal \write_data_control.wb_wr_data_addr_r\ : STD_LOGIC_VECTOR ( 4 downto 1 );
  signal \write_data_control.wr_data_addr_le\ : STD_LOGIC;
  signal \write_data_control.wr_data_indx_r_reg\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_pointer_ram.rams[0].RAM32M0_DOA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_pointer_ram.rams[0].RAM32M0_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_pointer_ram.rams[1].RAM32M0_DOA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_pointer_ram.rams[1].RAM32M0_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_write_buffer.wr_buffer_ram[0].RAM32M0_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_write_buffer.wr_buffer_ram[1].RAM32M0_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_write_buffer.wr_buffer_ram[2].RAM32M0_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_write_buffer.wr_buffer_ram[3].RAM32M0_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_write_buffer.wr_buffer_ram[4].RAM32M0_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_write_buffer.wr_buffer_ram[5].RAM32M0_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of app_rdy_r_i_2 : label is "soft_lutpair586";
  attribute SOFT_HLUTNM of app_wdf_end_r1_i_1 : label is "soft_lutpair592";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of app_wdf_rdy_r_copy1_reg : label is "no";
  attribute equivalent_register_removal of app_wdf_rdy_r_copy2_reg : label is "no";
  attribute equivalent_register_removal of app_wdf_rdy_r_copy3_reg : label is "no";
  attribute SOFT_HLUTNM of app_wdf_wren_r1_i_1 : label is "soft_lutpair592";
  attribute SOFT_HLUTNM of \data_buf_address_counter.data_buf_addr_cnt_r[0]_i_1\ : label is "soft_lutpair593";
  attribute SOFT_HLUTNM of \data_buf_address_counter.data_buf_addr_cnt_r[1]_i_1\ : label is "soft_lutpair593";
  attribute SOFT_HLUTNM of \data_buf_address_counter.data_buf_addr_cnt_r[2]_i_1\ : label is "soft_lutpair589";
  attribute SOFT_HLUTNM of \data_buf_address_counter.data_buf_addr_cnt_r[3]_i_2\ : label is "soft_lutpair589";
  attribute SOFT_HLUTNM of \occupied_counter.app_wdf_rdy_r_i_2\ : label is "soft_lutpair585";
  attribute equivalent_register_removal of \occupied_counter.app_wdf_rdy_r_reg\ : label is "no";
  attribute SOFT_HLUTNM of \occupied_counter.occ_cnt[0]_i_1\ : label is "soft_lutpair587";
  attribute SOFT_HLUTNM of \occupied_counter.occ_cnt[13]_i_1\ : label is "soft_lutpair588";
  attribute SOFT_HLUTNM of \occupied_counter.occ_cnt[15]_i_2\ : label is "soft_lutpair588";
  attribute SOFT_HLUTNM of \occupied_counter.occ_cnt[2]_i_1\ : label is "soft_lutpair587";
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \pointer_ram.rams[0].RAM32M0\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \pointer_ram.rams[1].RAM32M0\ : label is "PRIMITIVE";
  attribute SOFT_HLUTNM of \read_data_indx.rd_data_indx_r[0]_i_1\ : label is "soft_lutpair594";
  attribute SOFT_HLUTNM of \read_data_indx.rd_data_indx_r[1]_i_1\ : label is "soft_lutpair594";
  attribute SOFT_HLUTNM of \read_data_indx.rd_data_indx_r[2]_i_1\ : label is "soft_lutpair591";
  attribute SOFT_HLUTNM of \read_data_indx.rd_data_indx_r[3]_i_1\ : label is "soft_lutpair591";
  attribute SOFT_HLUTNM of \wr_req_counter.wr_req_cnt_r[1]_i_1\ : label is "soft_lutpair586";
  attribute BOX_TYPE of \write_buffer.wr_buffer_ram[0].RAM32M0\ : label is "PRIMITIVE";
  attribute SOFT_HLUTNM of \write_buffer.wr_buffer_ram[0].RAM32M0_i_12\ : label is "soft_lutpair585";
  attribute BOX_TYPE of \write_buffer.wr_buffer_ram[1].RAM32M0\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \write_buffer.wr_buffer_ram[2].RAM32M0\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \write_buffer.wr_buffer_ram[3].RAM32M0\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \write_buffer.wr_buffer_ram[4].RAM32M0\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \write_buffer.wr_buffer_ram[5].RAM32M0\ : label is "PRIMITIVE";
  attribute SOFT_HLUTNM of \write_data_control.wr_data_indx_r[2]_i_1\ : label is "soft_lutpair590";
  attribute SOFT_HLUTNM of \write_data_control.wr_data_indx_r[3]_i_1\ : label is "soft_lutpair590";
begin
  Q(3 downto 0) <= \^q\(3 downto 0);
  p_0_in(0) <= \^p_0_in\(0);
app_rdy_r_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FEFF0000"
    )
        port map (
      I0 => app_rdy_r_i_2_n_0,
      I1 => \wr_req_counter.wr_req_cnt_r[2]_i_1_n_0\,
      I2 => \wr_req_counter.wr_req_cnt_r[3]_i_1_n_0\,
      I3 => \wr_req_counter.wr_req_cnt_r[4]_i_1_n_0\,
      I4 => accept_ns,
      I5 => D(0),
      O => app_rdy_ns
    );
app_rdy_r_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"31232332"
    )
        port map (
      I0 => \wr_req_counter.wr_req_cnt_r\(1),
      I1 => app_wdf_end_r1_reg_0,
      I2 => \^p_0_in\(0),
      I3 => wr_accepted,
      I4 => \wr_req_counter.wr_req_cnt_r\(0),
      O => app_rdy_r_i_2_n_0
    );
\app_wdf_data_r1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => app_wdf_rdy_r_copy2,
      D => app_wdf_data(0),
      Q => app_wdf_data_r1(0),
      R => '0'
    );
\app_wdf_data_r1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => app_wdf_rdy_r_copy2,
      D => app_wdf_data(10),
      Q => app_wdf_data_r1(10),
      R => '0'
    );
\app_wdf_data_r1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => app_wdf_rdy_r_copy2,
      D => app_wdf_data(11),
      Q => app_wdf_data_r1(11),
      R => '0'
    );
\app_wdf_data_r1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => app_wdf_rdy_r_copy2,
      D => app_wdf_data(12),
      Q => app_wdf_data_r1(12),
      R => '0'
    );
\app_wdf_data_r1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => app_wdf_rdy_r_copy2,
      D => app_wdf_data(13),
      Q => app_wdf_data_r1(13),
      R => '0'
    );
\app_wdf_data_r1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => app_wdf_rdy_r_copy2,
      D => app_wdf_data(14),
      Q => app_wdf_data_r1(14),
      R => '0'
    );
\app_wdf_data_r1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => app_wdf_rdy_r_copy2,
      D => app_wdf_data(15),
      Q => app_wdf_data_r1(15),
      R => '0'
    );
\app_wdf_data_r1_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => app_wdf_rdy_r_copy2,
      D => app_wdf_data(16),
      Q => app_wdf_data_r1(16),
      R => '0'
    );
\app_wdf_data_r1_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => app_wdf_rdy_r_copy2,
      D => app_wdf_data(17),
      Q => app_wdf_data_r1(17),
      R => '0'
    );
\app_wdf_data_r1_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => app_wdf_rdy_r_copy2,
      D => app_wdf_data(18),
      Q => app_wdf_data_r1(18),
      R => '0'
    );
\app_wdf_data_r1_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => app_wdf_rdy_r_copy2,
      D => app_wdf_data(19),
      Q => app_wdf_data_r1(19),
      R => '0'
    );
\app_wdf_data_r1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => app_wdf_rdy_r_copy2,
      D => app_wdf_data(1),
      Q => app_wdf_data_r1(1),
      R => '0'
    );
\app_wdf_data_r1_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => app_wdf_rdy_r_copy2,
      D => app_wdf_data(20),
      Q => app_wdf_data_r1(20),
      R => '0'
    );
\app_wdf_data_r1_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => app_wdf_rdy_r_copy2,
      D => app_wdf_data(21),
      Q => app_wdf_data_r1(21),
      R => '0'
    );
\app_wdf_data_r1_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => app_wdf_rdy_r_copy2,
      D => app_wdf_data(22),
      Q => app_wdf_data_r1(22),
      R => '0'
    );
\app_wdf_data_r1_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => app_wdf_rdy_r_copy2,
      D => app_wdf_data(23),
      Q => app_wdf_data_r1(23),
      R => '0'
    );
\app_wdf_data_r1_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => app_wdf_rdy_r_copy2,
      D => app_wdf_data(24),
      Q => app_wdf_data_r1(24),
      R => '0'
    );
\app_wdf_data_r1_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => app_wdf_rdy_r_copy2,
      D => app_wdf_data(25),
      Q => app_wdf_data_r1(25),
      R => '0'
    );
\app_wdf_data_r1_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => app_wdf_rdy_r_copy2,
      D => app_wdf_data(26),
      Q => app_wdf_data_r1(26),
      R => '0'
    );
\app_wdf_data_r1_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => app_wdf_rdy_r_copy2,
      D => app_wdf_data(27),
      Q => app_wdf_data_r1(27),
      R => '0'
    );
\app_wdf_data_r1_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => app_wdf_rdy_r_copy2,
      D => app_wdf_data(28),
      Q => app_wdf_data_r1(28),
      R => '0'
    );
\app_wdf_data_r1_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => app_wdf_rdy_r_copy2,
      D => app_wdf_data(29),
      Q => app_wdf_data_r1(29),
      R => '0'
    );
\app_wdf_data_r1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => app_wdf_rdy_r_copy2,
      D => app_wdf_data(2),
      Q => app_wdf_data_r1(2),
      R => '0'
    );
\app_wdf_data_r1_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => app_wdf_rdy_r_copy2,
      D => app_wdf_data(30),
      Q => app_wdf_data_r1(30),
      R => '0'
    );
\app_wdf_data_r1_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => app_wdf_rdy_r_copy2,
      D => app_wdf_data(31),
      Q => app_wdf_data_r1(31),
      R => '0'
    );
\app_wdf_data_r1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => app_wdf_rdy_r_copy2,
      D => app_wdf_data(3),
      Q => app_wdf_data_r1(3),
      R => '0'
    );
\app_wdf_data_r1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => app_wdf_rdy_r_copy2,
      D => app_wdf_data(4),
      Q => app_wdf_data_r1(4),
      R => '0'
    );
\app_wdf_data_r1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => app_wdf_rdy_r_copy2,
      D => app_wdf_data(5),
      Q => app_wdf_data_r1(5),
      R => '0'
    );
\app_wdf_data_r1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => app_wdf_rdy_r_copy2,
      D => app_wdf_data(6),
      Q => app_wdf_data_r1(6),
      R => '0'
    );
\app_wdf_data_r1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => app_wdf_rdy_r_copy2,
      D => app_wdf_data(7),
      Q => app_wdf_data_r1(7),
      R => '0'
    );
\app_wdf_data_r1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => app_wdf_rdy_r_copy2,
      D => app_wdf_data(8),
      Q => app_wdf_data_r1(8),
      R => '0'
    );
\app_wdf_data_r1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => app_wdf_rdy_r_copy2,
      D => app_wdf_data(9),
      Q => app_wdf_data_r1(9),
      R => '0'
    );
app_wdf_end_r1_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => app_wdf_end,
      I1 => app_wdf_rdy_r_copy2,
      I2 => app_wdf_end_r1,
      O => app_wdf_end_r1_i_1_n_0
    );
app_wdf_end_r1_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => app_wdf_end_r1_i_1_n_0,
      Q => app_wdf_end_r1,
      R => app_wdf_end_r1_reg_0
    );
\app_wdf_mask_r1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => app_wdf_rdy_r_copy2,
      D => app_wdf_mask(0),
      Q => app_wdf_mask_r1(0),
      R => '0'
    );
\app_wdf_mask_r1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => app_wdf_rdy_r_copy2,
      D => app_wdf_mask(1),
      Q => app_wdf_mask_r1(1),
      R => '0'
    );
\app_wdf_mask_r1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => app_wdf_rdy_r_copy2,
      D => app_wdf_mask(2),
      Q => app_wdf_mask_r1(2),
      R => '0'
    );
\app_wdf_mask_r1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => app_wdf_rdy_r_copy2,
      D => app_wdf_mask(3),
      Q => app_wdf_mask_r1(3),
      R => '0'
    );
app_wdf_rdy_r_copy1_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => wdf_rdy_ns,
      Q => app_wdf_rdy_r_copy1,
      R => '0'
    );
app_wdf_rdy_r_copy2_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => wdf_rdy_ns,
      Q => app_wdf_rdy_r_copy2,
      R => '0'
    );
app_wdf_rdy_r_copy3_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => wdf_rdy_ns,
      Q => app_wdf_rdy_r_copy3,
      R => '0'
    );
app_wdf_wren_r1_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => app_wdf_wren,
      I1 => app_wdf_rdy_r_copy2,
      I2 => app_wdf_wren_r1,
      O => app_wdf_wren_r1_i_1_n_0
    );
app_wdf_wren_r1_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => app_wdf_wren_r1_i_1_n_0,
      Q => app_wdf_wren_r1,
      R => app_wdf_end_r1_reg_0
    );
\data_buf_address_counter.data_buf_addr_cnt_r[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \data_buf_address_counter.data_buf_addr_cnt_r_reg\(0),
      O => \p_0_in__0\(0)
    );
\data_buf_address_counter.data_buf_addr_cnt_r[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \data_buf_address_counter.data_buf_addr_cnt_r_reg\(0),
      I1 => \data_buf_address_counter.data_buf_addr_cnt_r_reg\(1),
      O => \p_0_in__0\(1)
    );
\data_buf_address_counter.data_buf_addr_cnt_r[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \data_buf_address_counter.data_buf_addr_cnt_r_reg\(2),
      I1 => \data_buf_address_counter.data_buf_addr_cnt_r_reg\(1),
      I2 => \data_buf_address_counter.data_buf_addr_cnt_r_reg\(0),
      O => \p_0_in__0\(2)
    );
\data_buf_address_counter.data_buf_addr_cnt_r[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \data_buf_address_counter.data_buf_addr_cnt_r_reg\(3),
      I1 => \data_buf_address_counter.data_buf_addr_cnt_r_reg\(0),
      I2 => \data_buf_address_counter.data_buf_addr_cnt_r_reg\(1),
      I3 => \data_buf_address_counter.data_buf_addr_cnt_r_reg\(2),
      O => \p_0_in__0\(3)
    );
\data_buf_address_counter.data_buf_addr_cnt_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => wr_accepted,
      D => \p_0_in__0\(0),
      Q => \data_buf_address_counter.data_buf_addr_cnt_r_reg\(0),
      R => app_wdf_end_r1_reg_0
    );
\data_buf_address_counter.data_buf_addr_cnt_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => wr_accepted,
      D => \p_0_in__0\(1),
      Q => \data_buf_address_counter.data_buf_addr_cnt_r_reg\(1),
      R => app_wdf_end_r1_reg_0
    );
\data_buf_address_counter.data_buf_addr_cnt_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => wr_accepted,
      D => \p_0_in__0\(2),
      Q => \data_buf_address_counter.data_buf_addr_cnt_r_reg\(2),
      R => app_wdf_end_r1_reg_0
    );
\data_buf_address_counter.data_buf_addr_cnt_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => wr_accepted,
      D => \p_0_in__0\(3),
      Q => \data_buf_address_counter.data_buf_addr_cnt_r_reg\(3),
      R => app_wdf_end_r1_reg_0
    );
\occupied_counter.app_wdf_rdy_r_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444444400040404"
    )
        port map (
      I0 => app_wdf_end_r1_reg_0,
      I1 => ram_init_done_r,
      I2 => \occupied_counter.occ_cnt_reg_n_0_[15]\,
      I3 => \occupied_counter.app_wdf_rdy_r_i_2_n_0\,
      I4 => p_4_in,
      I5 => \^p_0_in\(0),
      O => wdf_rdy_ns
    );
\occupied_counter.app_wdf_rdy_r_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => app_wdf_end_r1,
      I1 => app_wdf_rdy_r_copy1,
      I2 => app_wdf_wren_r1,
      O => \occupied_counter.app_wdf_rdy_r_i_2_n_0\
    );
\occupied_counter.app_wdf_rdy_r_reg\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => wdf_rdy_ns,
      Q => app_wdf_rdy,
      R => '0'
    );
\occupied_counter.occ_cnt[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EAAA"
    )
        port map (
      I0 => \occupied_counter.occ_cnt_reg_n_0_[1]\,
      I1 => app_wdf_wren_r1,
      I2 => app_wdf_rdy_r_copy1,
      I3 => app_wdf_end_r1,
      O => \occupied_counter.occ_cnt[0]_i_1_n_0\
    );
\occupied_counter.occ_cnt[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFF8000"
    )
        port map (
      I0 => \occupied_counter.occ_cnt_reg_n_0_[9]\,
      I1 => app_wdf_end_r1,
      I2 => app_wdf_rdy_r_copy1,
      I3 => app_wdf_wren_r1,
      I4 => \occupied_counter.occ_cnt_reg_n_0_[11]\,
      O => \occupied_counter.occ_cnt[10]_i_1_n_0\
    );
\occupied_counter.occ_cnt[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFF8000"
    )
        port map (
      I0 => \occupied_counter.occ_cnt_reg_n_0_[10]\,
      I1 => app_wdf_end_r1,
      I2 => app_wdf_rdy_r_copy1,
      I3 => app_wdf_wren_r1,
      I4 => \occupied_counter.occ_cnt_reg_n_0_[12]\,
      O => \occupied_counter.occ_cnt[11]_i_1_n_0\
    );
\occupied_counter.occ_cnt[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFF8000"
    )
        port map (
      I0 => \occupied_counter.occ_cnt_reg_n_0_[11]\,
      I1 => app_wdf_end_r1,
      I2 => app_wdf_rdy_r_copy1,
      I3 => app_wdf_wren_r1,
      I4 => \occupied_counter.occ_cnt_reg_n_0_[13]\,
      O => \occupied_counter.occ_cnt[12]_i_1_n_0\
    );
\occupied_counter.occ_cnt[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFF8000"
    )
        port map (
      I0 => \occupied_counter.occ_cnt_reg_n_0_[12]\,
      I1 => app_wdf_end_r1,
      I2 => app_wdf_rdy_r_copy1,
      I3 => app_wdf_wren_r1,
      I4 => p_4_in,
      O => \occupied_counter.occ_cnt[13]_i_1_n_0\
    );
\occupied_counter.occ_cnt[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFF8000"
    )
        port map (
      I0 => \occupied_counter.occ_cnt_reg_n_0_[13]\,
      I1 => app_wdf_end_r1,
      I2 => app_wdf_rdy_r_copy1,
      I3 => app_wdf_wren_r1,
      I4 => \occupied_counter.occ_cnt_reg_n_0_[15]\,
      O => \occupied_counter.occ_cnt[14]_i_1_n_0\
    );
\occupied_counter.occ_cnt[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \^p_0_in\(0),
      I1 => app_wdf_wren_r1,
      I2 => app_wdf_rdy_r_copy1,
      I3 => app_wdf_end_r1,
      O => \occupied_counter.occ_cnt[15]_i_1_n_0\
    );
\occupied_counter.occ_cnt[15]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => p_4_in,
      I1 => app_wdf_wren_r1,
      I2 => app_wdf_rdy_r_copy1,
      I3 => app_wdf_end_r1,
      O => \occupied_counter.occ_cnt[15]_i_2_n_0\
    );
\occupied_counter.occ_cnt[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFF8000"
    )
        port map (
      I0 => \occupied_counter.occ_cnt_reg_n_0_[0]\,
      I1 => app_wdf_end_r1,
      I2 => app_wdf_rdy_r_copy1,
      I3 => app_wdf_wren_r1,
      I4 => \occupied_counter.occ_cnt_reg_n_0_[2]\,
      O => \occupied_counter.occ_cnt[1]_i_1_n_0\
    );
\occupied_counter.occ_cnt[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFF8000"
    )
        port map (
      I0 => \occupied_counter.occ_cnt_reg_n_0_[1]\,
      I1 => app_wdf_end_r1,
      I2 => app_wdf_rdy_r_copy1,
      I3 => app_wdf_wren_r1,
      I4 => \occupied_counter.occ_cnt_reg_n_0_[3]\,
      O => \occupied_counter.occ_cnt[2]_i_1_n_0\
    );
\occupied_counter.occ_cnt[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFF8000"
    )
        port map (
      I0 => \occupied_counter.occ_cnt_reg_n_0_[2]\,
      I1 => app_wdf_end_r1,
      I2 => app_wdf_rdy_r_copy1,
      I3 => app_wdf_wren_r1,
      I4 => \occupied_counter.occ_cnt_reg_n_0_[4]\,
      O => \occupied_counter.occ_cnt[3]_i_1_n_0\
    );
\occupied_counter.occ_cnt[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFF8000"
    )
        port map (
      I0 => \occupied_counter.occ_cnt_reg_n_0_[3]\,
      I1 => app_wdf_end_r1,
      I2 => app_wdf_rdy_r_copy1,
      I3 => app_wdf_wren_r1,
      I4 => \occupied_counter.occ_cnt_reg_n_0_[5]\,
      O => \occupied_counter.occ_cnt[4]_i_1_n_0\
    );
\occupied_counter.occ_cnt[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFF8000"
    )
        port map (
      I0 => \occupied_counter.occ_cnt_reg_n_0_[4]\,
      I1 => app_wdf_end_r1,
      I2 => app_wdf_rdy_r_copy1,
      I3 => app_wdf_wren_r1,
      I4 => \occupied_counter.occ_cnt_reg_n_0_[6]\,
      O => \occupied_counter.occ_cnt[5]_i_1_n_0\
    );
\occupied_counter.occ_cnt[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFF8000"
    )
        port map (
      I0 => \occupied_counter.occ_cnt_reg_n_0_[5]\,
      I1 => app_wdf_end_r1,
      I2 => app_wdf_rdy_r_copy1,
      I3 => app_wdf_wren_r1,
      I4 => \occupied_counter.occ_cnt_reg_n_0_[7]\,
      O => \occupied_counter.occ_cnt[6]_i_1_n_0\
    );
\occupied_counter.occ_cnt[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFF8000"
    )
        port map (
      I0 => \occupied_counter.occ_cnt_reg_n_0_[6]\,
      I1 => app_wdf_end_r1,
      I2 => app_wdf_rdy_r_copy1,
      I3 => app_wdf_wren_r1,
      I4 => \occupied_counter.occ_cnt_reg_n_0_[8]\,
      O => \occupied_counter.occ_cnt[7]_i_1_n_0\
    );
\occupied_counter.occ_cnt[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFF8000"
    )
        port map (
      I0 => \occupied_counter.occ_cnt_reg_n_0_[7]\,
      I1 => app_wdf_end_r1,
      I2 => app_wdf_rdy_r_copy1,
      I3 => app_wdf_wren_r1,
      I4 => \occupied_counter.occ_cnt_reg_n_0_[9]\,
      O => \occupied_counter.occ_cnt[8]_i_1_n_0\
    );
\occupied_counter.occ_cnt[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFF8000"
    )
        port map (
      I0 => \occupied_counter.occ_cnt_reg_n_0_[8]\,
      I1 => app_wdf_end_r1,
      I2 => app_wdf_rdy_r_copy1,
      I3 => app_wdf_wren_r1,
      I4 => \occupied_counter.occ_cnt_reg_n_0_[10]\,
      O => \occupied_counter.occ_cnt[9]_i_1_n_0\
    );
\occupied_counter.occ_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \occupied_counter.occ_cnt[15]_i_1_n_0\,
      D => \occupied_counter.occ_cnt[0]_i_1_n_0\,
      Q => \occupied_counter.occ_cnt_reg_n_0_[0]\,
      R => app_wdf_end_r1_reg_0
    );
\occupied_counter.occ_cnt_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \occupied_counter.occ_cnt[15]_i_1_n_0\,
      D => \occupied_counter.occ_cnt[10]_i_1_n_0\,
      Q => \occupied_counter.occ_cnt_reg_n_0_[10]\,
      R => app_wdf_end_r1_reg_0
    );
\occupied_counter.occ_cnt_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \occupied_counter.occ_cnt[15]_i_1_n_0\,
      D => \occupied_counter.occ_cnt[11]_i_1_n_0\,
      Q => \occupied_counter.occ_cnt_reg_n_0_[11]\,
      R => app_wdf_end_r1_reg_0
    );
\occupied_counter.occ_cnt_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \occupied_counter.occ_cnt[15]_i_1_n_0\,
      D => \occupied_counter.occ_cnt[12]_i_1_n_0\,
      Q => \occupied_counter.occ_cnt_reg_n_0_[12]\,
      R => app_wdf_end_r1_reg_0
    );
\occupied_counter.occ_cnt_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \occupied_counter.occ_cnt[15]_i_1_n_0\,
      D => \occupied_counter.occ_cnt[13]_i_1_n_0\,
      Q => \occupied_counter.occ_cnt_reg_n_0_[13]\,
      R => app_wdf_end_r1_reg_0
    );
\occupied_counter.occ_cnt_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \occupied_counter.occ_cnt[15]_i_1_n_0\,
      D => \occupied_counter.occ_cnt[14]_i_1_n_0\,
      Q => p_4_in,
      R => app_wdf_end_r1_reg_0
    );
\occupied_counter.occ_cnt_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \occupied_counter.occ_cnt[15]_i_1_n_0\,
      D => \occupied_counter.occ_cnt[15]_i_2_n_0\,
      Q => \occupied_counter.occ_cnt_reg_n_0_[15]\,
      R => app_wdf_end_r1_reg_0
    );
\occupied_counter.occ_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \occupied_counter.occ_cnt[15]_i_1_n_0\,
      D => \occupied_counter.occ_cnt[1]_i_1_n_0\,
      Q => \occupied_counter.occ_cnt_reg_n_0_[1]\,
      R => app_wdf_end_r1_reg_0
    );
\occupied_counter.occ_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \occupied_counter.occ_cnt[15]_i_1_n_0\,
      D => \occupied_counter.occ_cnt[2]_i_1_n_0\,
      Q => \occupied_counter.occ_cnt_reg_n_0_[2]\,
      R => app_wdf_end_r1_reg_0
    );
\occupied_counter.occ_cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \occupied_counter.occ_cnt[15]_i_1_n_0\,
      D => \occupied_counter.occ_cnt[3]_i_1_n_0\,
      Q => \occupied_counter.occ_cnt_reg_n_0_[3]\,
      R => app_wdf_end_r1_reg_0
    );
\occupied_counter.occ_cnt_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \occupied_counter.occ_cnt[15]_i_1_n_0\,
      D => \occupied_counter.occ_cnt[4]_i_1_n_0\,
      Q => \occupied_counter.occ_cnt_reg_n_0_[4]\,
      R => app_wdf_end_r1_reg_0
    );
\occupied_counter.occ_cnt_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \occupied_counter.occ_cnt[15]_i_1_n_0\,
      D => \occupied_counter.occ_cnt[5]_i_1_n_0\,
      Q => \occupied_counter.occ_cnt_reg_n_0_[5]\,
      R => app_wdf_end_r1_reg_0
    );
\occupied_counter.occ_cnt_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \occupied_counter.occ_cnt[15]_i_1_n_0\,
      D => \occupied_counter.occ_cnt[6]_i_1_n_0\,
      Q => \occupied_counter.occ_cnt_reg_n_0_[6]\,
      R => app_wdf_end_r1_reg_0
    );
\occupied_counter.occ_cnt_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \occupied_counter.occ_cnt[15]_i_1_n_0\,
      D => \occupied_counter.occ_cnt[7]_i_1_n_0\,
      Q => \occupied_counter.occ_cnt_reg_n_0_[7]\,
      R => app_wdf_end_r1_reg_0
    );
\occupied_counter.occ_cnt_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \occupied_counter.occ_cnt[15]_i_1_n_0\,
      D => \occupied_counter.occ_cnt[8]_i_1_n_0\,
      Q => \occupied_counter.occ_cnt_reg_n_0_[8]\,
      R => app_wdf_end_r1_reg_0
    );
\occupied_counter.occ_cnt_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \occupied_counter.occ_cnt[15]_i_1_n_0\,
      D => \occupied_counter.occ_cnt[9]_i_1_n_0\,
      Q => \occupied_counter.occ_cnt_reg_n_0_[9]\,
      R => app_wdf_end_r1_reg_0
    );
\pointer_ram.rams[0].RAM32M0\: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000",
      IS_WCLK_INVERTED => '0'
    )
        port map (
      ADDRA(4 downto 0) => B"00000",
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => \data_buf_address_counter.data_buf_addr_cnt_r_reg\(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => \write_data_control.wr_data_indx_r_reg\(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => ADDRD(3 downto 0),
      DIA(1 downto 0) => B"00",
      DIB(1 downto 0) => \pointer_ram.pointer_wr_data\(1 downto 0),
      DIC(1 downto 0) => \pointer_ram.pointer_wr_data\(1 downto 0),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \NLW_pointer_ram.rams[0].RAM32M0_DOA_UNCONNECTED\(1 downto 0),
      DOB(1 downto 0) => wr_data_buf_addr(1 downto 0),
      DOC(1 downto 0) => wr_data_pntr(1 downto 0),
      DOD(1 downto 0) => \NLW_pointer_ram.rams[0].RAM32M0_DOD_UNCONNECTED\(1 downto 0),
      WCLK => CLK,
      WE => \write_data_control.wb_wr_data_addr_r_reg[2]_0\
    );
\pointer_ram.rams[1].RAM32M0\: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000",
      IS_WCLK_INVERTED => '0'
    )
        port map (
      ADDRA(4 downto 0) => B"00000",
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => \data_buf_address_counter.data_buf_addr_cnt_r_reg\(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => \write_data_control.wr_data_indx_r_reg\(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => ADDRD(3 downto 0),
      DIA(1 downto 0) => B"00",
      DIB(1 downto 0) => \pointer_ram.pointer_wr_data\(3 downto 2),
      DIC(1 downto 0) => \pointer_ram.pointer_wr_data\(3 downto 2),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \NLW_pointer_ram.rams[1].RAM32M0_DOA_UNCONNECTED\(1 downto 0),
      DOB(1 downto 0) => wr_data_buf_addr(3 downto 2),
      DOC(1 downto 0) => wr_data_pntr(3 downto 2),
      DOD(1 downto 0) => \NLW_pointer_ram.rams[1].RAM32M0_DOD_UNCONNECTED\(1 downto 0),
      WCLK => CLK,
      WE => \write_data_control.wb_wr_data_addr_r_reg[2]_0\
    );
\read_data_indx.rd_data_indx_r[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \p_0_in__1\(0)
    );
\read_data_indx.rd_data_indx_r[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \p_0_in__1\(1)
    );
\read_data_indx.rd_data_indx_r[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(1),
      I2 => \^q\(0),
      O => \p_0_in__1\(2)
    );
\read_data_indx.rd_data_indx_r[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^q\(2),
      O => \p_0_in__1\(3)
    );
\read_data_indx.rd_data_indx_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => E(0),
      D => \p_0_in__1\(0),
      Q => \^q\(0),
      R => app_wdf_end_r1_reg_0
    );
\read_data_indx.rd_data_indx_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => E(0),
      D => \p_0_in__1\(1),
      Q => \^q\(1),
      R => app_wdf_end_r1_reg_0
    );
\read_data_indx.rd_data_indx_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => E(0),
      D => \p_0_in__1\(2),
      Q => \^q\(2),
      R => app_wdf_end_r1_reg_0
    );
\read_data_indx.rd_data_indx_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => E(0),
      D => \p_0_in__1\(3),
      Q => \^q\(3),
      R => app_wdf_end_r1_reg_0
    );
\read_data_indx.rd_data_upd_indx_r_reg\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => E(0),
      Q => \^p_0_in\(0),
      R => '0'
    );
\wr_req_counter.wr_req_cnt_r[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0096"
    )
        port map (
      I0 => \wr_req_counter.wr_req_cnt_r\(0),
      I1 => wr_accepted,
      I2 => \^p_0_in\(0),
      I3 => app_wdf_end_r1_reg_0,
      O => \wr_req_counter.wr_req_cnt_r[0]_i_1_n_0\
    );
\wr_req_counter.wr_req_cnt_r[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000A96A"
    )
        port map (
      I0 => \wr_req_counter.wr_req_cnt_r\(1),
      I1 => \wr_req_counter.wr_req_cnt_r\(0),
      I2 => wr_accepted,
      I3 => \^p_0_in\(0),
      I4 => app_wdf_end_r1_reg_0,
      O => \wr_req_counter.wr_req_cnt_r[1]_i_1_n_0\
    );
\wr_req_counter.wr_req_cnt_r[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AAA96AAA"
    )
        port map (
      I0 => \wr_req_counter.wr_req_cnt_r\(2),
      I1 => \wr_req_counter.wr_req_cnt_r\(0),
      I2 => \wr_req_counter.wr_req_cnt_r\(1),
      I3 => wr_accepted,
      I4 => \^p_0_in\(0),
      I5 => app_wdf_end_r1_reg_0,
      O => \wr_req_counter.wr_req_cnt_r[2]_i_1_n_0\
    );
\wr_req_counter.wr_req_cnt_r[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F66F0990"
    )
        port map (
      I0 => \wr_req_counter.wr_req_cnt_r[4]_i_3_n_0\,
      I1 => \wr_req_counter.wr_req_cnt_r\(2),
      I2 => wr_accepted,
      I3 => \^p_0_in\(0),
      I4 => \wr_req_counter.wr_req_cnt_r\(3),
      I5 => app_wdf_end_r1_reg_0,
      O => \wr_req_counter.wr_req_cnt_r[3]_i_1_n_0\
    );
\wr_req_counter.wr_req_cnt_r[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000009AAAAAA9"
    )
        port map (
      I0 => \wr_req_counter.wr_req_cnt_r\(4),
      I1 => \wr_req_counter.wr_req_cnt_r_reg[4]_0\,
      I2 => \wr_req_counter.wr_req_cnt_r\(3),
      I3 => \wr_req_counter.wr_req_cnt_r\(2),
      I4 => \wr_req_counter.wr_req_cnt_r[4]_i_3_n_0\,
      I5 => app_wdf_end_r1_reg_0,
      O => \wr_req_counter.wr_req_cnt_r[4]_i_1_n_0\
    );
\wr_req_counter.wr_req_cnt_r[4]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D554"
    )
        port map (
      I0 => \wr_req_counter.wr_req_cnt_r\(2),
      I1 => \wr_req_counter.wr_req_cnt_r\(1),
      I2 => wr_accepted,
      I3 => \wr_req_counter.wr_req_cnt_r\(0),
      O => \wr_req_counter.wr_req_cnt_r[4]_i_3_n_0\
    );
\wr_req_counter.wr_req_cnt_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \wr_req_counter.wr_req_cnt_r[0]_i_1_n_0\,
      Q => \wr_req_counter.wr_req_cnt_r\(0),
      R => '0'
    );
\wr_req_counter.wr_req_cnt_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \wr_req_counter.wr_req_cnt_r[1]_i_1_n_0\,
      Q => \wr_req_counter.wr_req_cnt_r\(1),
      R => '0'
    );
\wr_req_counter.wr_req_cnt_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \wr_req_counter.wr_req_cnt_r[2]_i_1_n_0\,
      Q => \wr_req_counter.wr_req_cnt_r\(2),
      R => '0'
    );
\wr_req_counter.wr_req_cnt_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \wr_req_counter.wr_req_cnt_r[3]_i_1_n_0\,
      Q => \wr_req_counter.wr_req_cnt_r\(3),
      R => '0'
    );
\wr_req_counter.wr_req_cnt_r_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \wr_req_counter.wr_req_cnt_r[4]_i_1_n_0\,
      Q => \wr_req_counter.wr_req_cnt_r\(4),
      R => '0'
    );
\write_buffer.wr_buf_out_data_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => wr_buf_out_data_w(0),
      Q => \write_buffer.wr_buf_out_data_reg[35]_0\(0),
      R => '0'
    );
\write_buffer.wr_buf_out_data_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => wr_buf_out_data_w(10),
      Q => \write_buffer.wr_buf_out_data_reg[35]_0\(10),
      R => '0'
    );
\write_buffer.wr_buf_out_data_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => wr_buf_out_data_w(11),
      Q => \write_buffer.wr_buf_out_data_reg[35]_0\(11),
      R => '0'
    );
\write_buffer.wr_buf_out_data_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => wr_buf_out_data_w(12),
      Q => \write_buffer.wr_buf_out_data_reg[35]_0\(12),
      R => '0'
    );
\write_buffer.wr_buf_out_data_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => wr_buf_out_data_w(13),
      Q => \write_buffer.wr_buf_out_data_reg[35]_0\(13),
      R => '0'
    );
\write_buffer.wr_buf_out_data_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => wr_buf_out_data_w(14),
      Q => \write_buffer.wr_buf_out_data_reg[35]_0\(14),
      R => '0'
    );
\write_buffer.wr_buf_out_data_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => wr_buf_out_data_w(15),
      Q => \write_buffer.wr_buf_out_data_reg[35]_0\(15),
      R => '0'
    );
\write_buffer.wr_buf_out_data_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => wr_buf_out_data_w(16),
      Q => \write_buffer.wr_buf_out_data_reg[35]_0\(16),
      R => '0'
    );
\write_buffer.wr_buf_out_data_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => wr_buf_out_data_w(17),
      Q => \write_buffer.wr_buf_out_data_reg[35]_0\(17),
      R => '0'
    );
\write_buffer.wr_buf_out_data_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => wr_buf_out_data_w(18),
      Q => \write_buffer.wr_buf_out_data_reg[35]_0\(18),
      R => '0'
    );
\write_buffer.wr_buf_out_data_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => wr_buf_out_data_w(19),
      Q => \write_buffer.wr_buf_out_data_reg[35]_0\(19),
      R => '0'
    );
\write_buffer.wr_buf_out_data_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => wr_buf_out_data_w(1),
      Q => \write_buffer.wr_buf_out_data_reg[35]_0\(1),
      R => '0'
    );
\write_buffer.wr_buf_out_data_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => wr_buf_out_data_w(20),
      Q => \write_buffer.wr_buf_out_data_reg[35]_0\(20),
      R => '0'
    );
\write_buffer.wr_buf_out_data_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => wr_buf_out_data_w(21),
      Q => \write_buffer.wr_buf_out_data_reg[35]_0\(21),
      R => '0'
    );
\write_buffer.wr_buf_out_data_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => wr_buf_out_data_w(22),
      Q => \write_buffer.wr_buf_out_data_reg[35]_0\(22),
      R => '0'
    );
\write_buffer.wr_buf_out_data_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => wr_buf_out_data_w(23),
      Q => \write_buffer.wr_buf_out_data_reg[35]_0\(23),
      R => '0'
    );
\write_buffer.wr_buf_out_data_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => wr_buf_out_data_w(24),
      Q => \write_buffer.wr_buf_out_data_reg[35]_0\(24),
      R => '0'
    );
\write_buffer.wr_buf_out_data_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => wr_buf_out_data_w(25),
      Q => \write_buffer.wr_buf_out_data_reg[35]_0\(25),
      R => '0'
    );
\write_buffer.wr_buf_out_data_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => wr_buf_out_data_w(26),
      Q => \write_buffer.wr_buf_out_data_reg[35]_0\(26),
      R => '0'
    );
\write_buffer.wr_buf_out_data_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => wr_buf_out_data_w(27),
      Q => \write_buffer.wr_buf_out_data_reg[35]_0\(27),
      R => '0'
    );
\write_buffer.wr_buf_out_data_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => wr_buf_out_data_w(28),
      Q => \write_buffer.wr_buf_out_data_reg[35]_0\(28),
      R => '0'
    );
\write_buffer.wr_buf_out_data_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => wr_buf_out_data_w(29),
      Q => \write_buffer.wr_buf_out_data_reg[35]_0\(29),
      R => '0'
    );
\write_buffer.wr_buf_out_data_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => wr_buf_out_data_w(2),
      Q => \write_buffer.wr_buf_out_data_reg[35]_0\(2),
      R => '0'
    );
\write_buffer.wr_buf_out_data_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => wr_buf_out_data_w(30),
      Q => \write_buffer.wr_buf_out_data_reg[35]_0\(30),
      R => '0'
    );
\write_buffer.wr_buf_out_data_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => wr_buf_out_data_w(31),
      Q => \write_buffer.wr_buf_out_data_reg[35]_0\(31),
      R => '0'
    );
\write_buffer.wr_buf_out_data_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => wr_buf_out_data_w(32),
      Q => \write_buffer.wr_buf_out_data_reg[35]_0\(32),
      R => '0'
    );
\write_buffer.wr_buf_out_data_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => wr_buf_out_data_w(33),
      Q => \write_buffer.wr_buf_out_data_reg[35]_0\(33),
      R => '0'
    );
\write_buffer.wr_buf_out_data_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => wr_buf_out_data_w(34),
      Q => \write_buffer.wr_buf_out_data_reg[35]_0\(34),
      R => '0'
    );
\write_buffer.wr_buf_out_data_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => wr_buf_out_data_w(35),
      Q => \write_buffer.wr_buf_out_data_reg[35]_0\(35),
      R => '0'
    );
\write_buffer.wr_buf_out_data_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => wr_buf_out_data_w(3),
      Q => \write_buffer.wr_buf_out_data_reg[35]_0\(3),
      R => '0'
    );
\write_buffer.wr_buf_out_data_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => wr_buf_out_data_w(4),
      Q => \write_buffer.wr_buf_out_data_reg[35]_0\(4),
      R => '0'
    );
\write_buffer.wr_buf_out_data_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => wr_buf_out_data_w(5),
      Q => \write_buffer.wr_buf_out_data_reg[35]_0\(5),
      R => '0'
    );
\write_buffer.wr_buf_out_data_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => wr_buf_out_data_w(6),
      Q => \write_buffer.wr_buf_out_data_reg[35]_0\(6),
      R => '0'
    );
\write_buffer.wr_buf_out_data_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => wr_buf_out_data_w(7),
      Q => \write_buffer.wr_buf_out_data_reg[35]_0\(7),
      R => '0'
    );
\write_buffer.wr_buf_out_data_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => wr_buf_out_data_w(8),
      Q => \write_buffer.wr_buf_out_data_reg[35]_0\(8),
      R => '0'
    );
\write_buffer.wr_buf_out_data_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => wr_buf_out_data_w(9),
      Q => \write_buffer.wr_buf_out_data_reg[35]_0\(9),
      R => '0'
    );
\write_buffer.wr_buffer_ram[0].RAM32M0\: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000",
      IS_WCLK_INVERTED => '0'
    )
        port map (
      ADDRA(4 downto 0) => ADDRA(4 downto 0),
      ADDRB(4 downto 0) => ADDRA(4 downto 0),
      ADDRC(4 downto 0) => ADDRA(4 downto 0),
      ADDRD(4 downto 1) => wb_wr_data_addr_w(4 downto 1),
      ADDRD(0) => \write_data_control.wb_wr_data_addr0_ns\,
      DIA(1 downto 0) => \write_buffer.wr_buf_in_data\(5 downto 4),
      DIB(1 downto 0) => \write_buffer.wr_buf_in_data\(3 downto 2),
      DIC(1 downto 0) => \write_buffer.wr_buf_in_data\(1 downto 0),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => wr_buf_out_data_w(5 downto 4),
      DOB(1 downto 0) => wr_buf_out_data_w(3 downto 2),
      DOC(1 downto 0) => wr_buf_out_data_w(1 downto 0),
      DOD(1 downto 0) => \NLW_write_buffer.wr_buffer_ram[0].RAM32M0_DOD_UNCONNECTED\(1 downto 0),
      WCLK => CLK,
      WE => wdf_rdy_ns
    );
\write_buffer.wr_buffer_ram[0].RAM32M0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => app_wdf_data(5),
      I1 => app_wdf_rdy_r_copy2,
      I2 => app_wdf_data_r1(5),
      O => \write_buffer.wr_buf_in_data\(5)
    );
\write_buffer.wr_buffer_ram[0].RAM32M0_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => wr_data_pntr(0),
      I1 => \write_buffer.wr_buffer_ram[0].RAM32M0_i_12_n_0\,
      I2 => \write_data_control.wb_wr_data_addr_r\(1),
      I3 => app_wdf_end_r1_reg_0,
      O => wb_wr_data_addr_w(1)
    );
\write_buffer.wr_buffer_ram[0].RAM32M0_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004F40"
    )
        port map (
      I0 => app_wdf_end_r1,
      I1 => app_wdf_rdy_r_copy3,
      I2 => app_wdf_wren_r1,
      I3 => \write_data_control.wb_wr_data_addr0_r\,
      I4 => app_wdf_end_r1_reg_0,
      O => \write_data_control.wb_wr_data_addr0_ns\
    );
\write_buffer.wr_buffer_ram[0].RAM32M0_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"3F55FF55"
    )
        port map (
      I0 => \^p_0_in\(0),
      I1 => wdf_rdy_ns,
      I2 => app_wdf_end_r1,
      I3 => app_wdf_rdy_r_copy1,
      I4 => app_wdf_wren_r1,
      O => \write_buffer.wr_buffer_ram[0].RAM32M0_i_12_n_0\
    );
\write_buffer.wr_buffer_ram[0].RAM32M0_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => app_wdf_data(4),
      I1 => app_wdf_rdy_r_copy2,
      I2 => app_wdf_data_r1(4),
      O => \write_buffer.wr_buf_in_data\(4)
    );
\write_buffer.wr_buffer_ram[0].RAM32M0_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => app_wdf_data(3),
      I1 => app_wdf_rdy_r_copy2,
      I2 => app_wdf_data_r1(3),
      O => \write_buffer.wr_buf_in_data\(3)
    );
\write_buffer.wr_buffer_ram[0].RAM32M0_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => app_wdf_data(2),
      I1 => app_wdf_rdy_r_copy2,
      I2 => app_wdf_data_r1(2),
      O => \write_buffer.wr_buf_in_data\(2)
    );
\write_buffer.wr_buffer_ram[0].RAM32M0_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => app_wdf_data(1),
      I1 => app_wdf_rdy_r_copy2,
      I2 => app_wdf_data_r1(1),
      O => \write_buffer.wr_buf_in_data\(1)
    );
\write_buffer.wr_buffer_ram[0].RAM32M0_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => app_wdf_data(0),
      I1 => app_wdf_rdy_r_copy2,
      I2 => app_wdf_data_r1(0),
      O => \write_buffer.wr_buf_in_data\(0)
    );
\write_buffer.wr_buffer_ram[0].RAM32M0_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => wr_data_pntr(3),
      I1 => \write_buffer.wr_buffer_ram[0].RAM32M0_i_12_n_0\,
      I2 => \write_data_control.wb_wr_data_addr_r\(4),
      I3 => app_wdf_end_r1_reg_0,
      O => wb_wr_data_addr_w(4)
    );
\write_buffer.wr_buffer_ram[0].RAM32M0_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => wr_data_pntr(2),
      I1 => \write_buffer.wr_buffer_ram[0].RAM32M0_i_12_n_0\,
      I2 => \write_data_control.wb_wr_data_addr_r\(3),
      I3 => app_wdf_end_r1_reg_0,
      O => wb_wr_data_addr_w(3)
    );
\write_buffer.wr_buffer_ram[0].RAM32M0_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => wr_data_pntr(1),
      I1 => \write_buffer.wr_buffer_ram[0].RAM32M0_i_12_n_0\,
      I2 => \write_data_control.wb_wr_data_addr_r\(2),
      I3 => app_wdf_end_r1_reg_0,
      O => wb_wr_data_addr_w(2)
    );
\write_buffer.wr_buffer_ram[1].RAM32M0\: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000",
      IS_WCLK_INVERTED => '0'
    )
        port map (
      ADDRA(4 downto 0) => ADDRA(4 downto 0),
      ADDRB(4 downto 0) => ADDRA(4 downto 0),
      ADDRC(4 downto 0) => ADDRA(4 downto 0),
      ADDRD(4 downto 1) => wb_wr_data_addr_w(4 downto 1),
      ADDRD(0) => \write_data_control.wb_wr_data_addr0_ns\,
      DIA(1 downto 0) => \write_buffer.wr_buf_in_data\(11 downto 10),
      DIB(1 downto 0) => \write_buffer.wr_buf_in_data\(9 downto 8),
      DIC(1 downto 0) => \write_buffer.wr_buf_in_data\(7 downto 6),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => wr_buf_out_data_w(11 downto 10),
      DOB(1 downto 0) => wr_buf_out_data_w(9 downto 8),
      DOC(1 downto 0) => wr_buf_out_data_w(7 downto 6),
      DOD(1 downto 0) => \NLW_write_buffer.wr_buffer_ram[1].RAM32M0_DOD_UNCONNECTED\(1 downto 0),
      WCLK => CLK,
      WE => wdf_rdy_ns
    );
\write_buffer.wr_buffer_ram[1].RAM32M0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => app_wdf_data(11),
      I1 => app_wdf_rdy_r_copy2,
      I2 => app_wdf_data_r1(11),
      O => \write_buffer.wr_buf_in_data\(11)
    );
\write_buffer.wr_buffer_ram[1].RAM32M0_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => app_wdf_data(10),
      I1 => app_wdf_rdy_r_copy2,
      I2 => app_wdf_data_r1(10),
      O => \write_buffer.wr_buf_in_data\(10)
    );
\write_buffer.wr_buffer_ram[1].RAM32M0_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => app_wdf_data(9),
      I1 => app_wdf_rdy_r_copy2,
      I2 => app_wdf_data_r1(9),
      O => \write_buffer.wr_buf_in_data\(9)
    );
\write_buffer.wr_buffer_ram[1].RAM32M0_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => app_wdf_data(8),
      I1 => app_wdf_rdy_r_copy2,
      I2 => app_wdf_data_r1(8),
      O => \write_buffer.wr_buf_in_data\(8)
    );
\write_buffer.wr_buffer_ram[1].RAM32M0_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => app_wdf_data(7),
      I1 => app_wdf_rdy_r_copy2,
      I2 => app_wdf_data_r1(7),
      O => \write_buffer.wr_buf_in_data\(7)
    );
\write_buffer.wr_buffer_ram[1].RAM32M0_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => app_wdf_data(6),
      I1 => app_wdf_rdy_r_copy2,
      I2 => app_wdf_data_r1(6),
      O => \write_buffer.wr_buf_in_data\(6)
    );
\write_buffer.wr_buffer_ram[2].RAM32M0\: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000",
      IS_WCLK_INVERTED => '0'
    )
        port map (
      ADDRA(4 downto 0) => ADDRA(4 downto 0),
      ADDRB(4 downto 0) => ADDRA(4 downto 0),
      ADDRC(4 downto 0) => ADDRA(4 downto 0),
      ADDRD(4 downto 1) => wb_wr_data_addr_w(4 downto 1),
      ADDRD(0) => \write_data_control.wb_wr_data_addr0_ns\,
      DIA(1 downto 0) => \write_buffer.wr_buf_in_data\(17 downto 16),
      DIB(1 downto 0) => \write_buffer.wr_buf_in_data\(15 downto 14),
      DIC(1 downto 0) => \write_buffer.wr_buf_in_data\(13 downto 12),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => wr_buf_out_data_w(17 downto 16),
      DOB(1 downto 0) => wr_buf_out_data_w(15 downto 14),
      DOC(1 downto 0) => wr_buf_out_data_w(13 downto 12),
      DOD(1 downto 0) => \NLW_write_buffer.wr_buffer_ram[2].RAM32M0_DOD_UNCONNECTED\(1 downto 0),
      WCLK => CLK,
      WE => wdf_rdy_ns
    );
\write_buffer.wr_buffer_ram[2].RAM32M0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => app_wdf_data(17),
      I1 => app_wdf_rdy_r_copy2,
      I2 => app_wdf_data_r1(17),
      O => \write_buffer.wr_buf_in_data\(17)
    );
\write_buffer.wr_buffer_ram[2].RAM32M0_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => app_wdf_data(16),
      I1 => app_wdf_rdy_r_copy2,
      I2 => app_wdf_data_r1(16),
      O => \write_buffer.wr_buf_in_data\(16)
    );
\write_buffer.wr_buffer_ram[2].RAM32M0_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => app_wdf_data(15),
      I1 => app_wdf_rdy_r_copy2,
      I2 => app_wdf_data_r1(15),
      O => \write_buffer.wr_buf_in_data\(15)
    );
\write_buffer.wr_buffer_ram[2].RAM32M0_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => app_wdf_data(14),
      I1 => app_wdf_rdy_r_copy2,
      I2 => app_wdf_data_r1(14),
      O => \write_buffer.wr_buf_in_data\(14)
    );
\write_buffer.wr_buffer_ram[2].RAM32M0_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => app_wdf_data(13),
      I1 => app_wdf_rdy_r_copy2,
      I2 => app_wdf_data_r1(13),
      O => \write_buffer.wr_buf_in_data\(13)
    );
\write_buffer.wr_buffer_ram[2].RAM32M0_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => app_wdf_data(12),
      I1 => app_wdf_rdy_r_copy2,
      I2 => app_wdf_data_r1(12),
      O => \write_buffer.wr_buf_in_data\(12)
    );
\write_buffer.wr_buffer_ram[3].RAM32M0\: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000",
      IS_WCLK_INVERTED => '0'
    )
        port map (
      ADDRA(4 downto 0) => ADDRA(4 downto 0),
      ADDRB(4 downto 0) => ADDRA(4 downto 0),
      ADDRC(4 downto 0) => ADDRA(4 downto 0),
      ADDRD(4 downto 1) => wb_wr_data_addr_w(4 downto 1),
      ADDRD(0) => \write_data_control.wb_wr_data_addr0_ns\,
      DIA(1 downto 0) => \write_buffer.wr_buf_in_data\(23 downto 22),
      DIB(1 downto 0) => \write_buffer.wr_buf_in_data\(21 downto 20),
      DIC(1 downto 0) => \write_buffer.wr_buf_in_data\(19 downto 18),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => wr_buf_out_data_w(23 downto 22),
      DOB(1 downto 0) => wr_buf_out_data_w(21 downto 20),
      DOC(1 downto 0) => wr_buf_out_data_w(19 downto 18),
      DOD(1 downto 0) => \NLW_write_buffer.wr_buffer_ram[3].RAM32M0_DOD_UNCONNECTED\(1 downto 0),
      WCLK => CLK,
      WE => wdf_rdy_ns
    );
\write_buffer.wr_buffer_ram[3].RAM32M0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => app_wdf_data(23),
      I1 => app_wdf_rdy_r_copy2,
      I2 => app_wdf_data_r1(23),
      O => \write_buffer.wr_buf_in_data\(23)
    );
\write_buffer.wr_buffer_ram[3].RAM32M0_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => app_wdf_data(22),
      I1 => app_wdf_rdy_r_copy2,
      I2 => app_wdf_data_r1(22),
      O => \write_buffer.wr_buf_in_data\(22)
    );
\write_buffer.wr_buffer_ram[3].RAM32M0_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => app_wdf_data(21),
      I1 => app_wdf_rdy_r_copy2,
      I2 => app_wdf_data_r1(21),
      O => \write_buffer.wr_buf_in_data\(21)
    );
\write_buffer.wr_buffer_ram[3].RAM32M0_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => app_wdf_data(20),
      I1 => app_wdf_rdy_r_copy2,
      I2 => app_wdf_data_r1(20),
      O => \write_buffer.wr_buf_in_data\(20)
    );
\write_buffer.wr_buffer_ram[3].RAM32M0_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => app_wdf_data(19),
      I1 => app_wdf_rdy_r_copy2,
      I2 => app_wdf_data_r1(19),
      O => \write_buffer.wr_buf_in_data\(19)
    );
\write_buffer.wr_buffer_ram[3].RAM32M0_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => app_wdf_data(18),
      I1 => app_wdf_rdy_r_copy2,
      I2 => app_wdf_data_r1(18),
      O => \write_buffer.wr_buf_in_data\(18)
    );
\write_buffer.wr_buffer_ram[4].RAM32M0\: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000",
      IS_WCLK_INVERTED => '0'
    )
        port map (
      ADDRA(4 downto 0) => ADDRA(4 downto 0),
      ADDRB(4 downto 0) => ADDRA(4 downto 0),
      ADDRC(4 downto 0) => ADDRA(4 downto 0),
      ADDRD(4 downto 1) => wb_wr_data_addr_w(4 downto 1),
      ADDRD(0) => \write_data_control.wb_wr_data_addr0_ns\,
      DIA(1 downto 0) => \write_buffer.wr_buf_in_data\(29 downto 28),
      DIB(1 downto 0) => \write_buffer.wr_buf_in_data\(27 downto 26),
      DIC(1 downto 0) => \write_buffer.wr_buf_in_data\(25 downto 24),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => wr_buf_out_data_w(29 downto 28),
      DOB(1 downto 0) => wr_buf_out_data_w(27 downto 26),
      DOC(1 downto 0) => wr_buf_out_data_w(25 downto 24),
      DOD(1 downto 0) => \NLW_write_buffer.wr_buffer_ram[4].RAM32M0_DOD_UNCONNECTED\(1 downto 0),
      WCLK => CLK,
      WE => wdf_rdy_ns
    );
\write_buffer.wr_buffer_ram[4].RAM32M0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => app_wdf_data(29),
      I1 => app_wdf_rdy_r_copy2,
      I2 => app_wdf_data_r1(29),
      O => \write_buffer.wr_buf_in_data\(29)
    );
\write_buffer.wr_buffer_ram[4].RAM32M0_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => app_wdf_data(28),
      I1 => app_wdf_rdy_r_copy2,
      I2 => app_wdf_data_r1(28),
      O => \write_buffer.wr_buf_in_data\(28)
    );
\write_buffer.wr_buffer_ram[4].RAM32M0_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => app_wdf_data(27),
      I1 => app_wdf_rdy_r_copy2,
      I2 => app_wdf_data_r1(27),
      O => \write_buffer.wr_buf_in_data\(27)
    );
\write_buffer.wr_buffer_ram[4].RAM32M0_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => app_wdf_data(26),
      I1 => app_wdf_rdy_r_copy2,
      I2 => app_wdf_data_r1(26),
      O => \write_buffer.wr_buf_in_data\(26)
    );
\write_buffer.wr_buffer_ram[4].RAM32M0_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => app_wdf_data(25),
      I1 => app_wdf_rdy_r_copy2,
      I2 => app_wdf_data_r1(25),
      O => \write_buffer.wr_buf_in_data\(25)
    );
\write_buffer.wr_buffer_ram[4].RAM32M0_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => app_wdf_data(24),
      I1 => app_wdf_rdy_r_copy2,
      I2 => app_wdf_data_r1(24),
      O => \write_buffer.wr_buf_in_data\(24)
    );
\write_buffer.wr_buffer_ram[5].RAM32M0\: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000",
      IS_WCLK_INVERTED => '0'
    )
        port map (
      ADDRA(4 downto 0) => ADDRA(4 downto 0),
      ADDRB(4 downto 0) => ADDRA(4 downto 0),
      ADDRC(4 downto 0) => ADDRA(4 downto 0),
      ADDRD(4 downto 1) => wb_wr_data_addr_w(4 downto 1),
      ADDRD(0) => \write_data_control.wb_wr_data_addr0_ns\,
      DIA(1 downto 0) => \write_buffer.wr_buf_in_data\(35 downto 34),
      DIB(1 downto 0) => \write_buffer.wr_buf_in_data\(33 downto 32),
      DIC(1 downto 0) => \write_buffer.wr_buf_in_data\(31 downto 30),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => wr_buf_out_data_w(35 downto 34),
      DOB(1 downto 0) => wr_buf_out_data_w(33 downto 32),
      DOC(1 downto 0) => wr_buf_out_data_w(31 downto 30),
      DOD(1 downto 0) => \NLW_write_buffer.wr_buffer_ram[5].RAM32M0_DOD_UNCONNECTED\(1 downto 0),
      WCLK => CLK,
      WE => wdf_rdy_ns
    );
\write_buffer.wr_buffer_ram[5].RAM32M0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => app_wdf_mask(3),
      I1 => app_wdf_rdy_r_copy2,
      I2 => app_wdf_mask_r1(3),
      O => \write_buffer.wr_buf_in_data\(35)
    );
\write_buffer.wr_buffer_ram[5].RAM32M0_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => app_wdf_mask(2),
      I1 => app_wdf_rdy_r_copy2,
      I2 => app_wdf_mask_r1(2),
      O => \write_buffer.wr_buf_in_data\(34)
    );
\write_buffer.wr_buffer_ram[5].RAM32M0_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => app_wdf_mask(1),
      I1 => app_wdf_rdy_r_copy2,
      I2 => app_wdf_mask_r1(1),
      O => \write_buffer.wr_buf_in_data\(33)
    );
\write_buffer.wr_buffer_ram[5].RAM32M0_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => app_wdf_mask(0),
      I1 => app_wdf_rdy_r_copy2,
      I2 => app_wdf_mask_r1(0),
      O => \write_buffer.wr_buf_in_data\(32)
    );
\write_buffer.wr_buffer_ram[5].RAM32M0_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => app_wdf_data(31),
      I1 => app_wdf_rdy_r_copy2,
      I2 => app_wdf_data_r1(31),
      O => \write_buffer.wr_buf_in_data\(31)
    );
\write_buffer.wr_buffer_ram[5].RAM32M0_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => app_wdf_data(30),
      I1 => app_wdf_rdy_r_copy2,
      I2 => app_wdf_data_r1(30),
      O => \write_buffer.wr_buf_in_data\(30)
    );
\write_data_control.wb_wr_data_addr0_r_reg\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \write_data_control.wb_wr_data_addr0_ns\,
      Q => \write_data_control.wb_wr_data_addr0_r\,
      R => '0'
    );
\write_data_control.wb_wr_data_addr_r[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B3338000"
    )
        port map (
      I0 => app_wdf_wren_r1,
      I1 => app_wdf_rdy_r_copy1,
      I2 => app_wdf_end_r1,
      I3 => wdf_rdy_ns,
      I4 => \^p_0_in\(0),
      O => \write_data_control.wr_data_addr_le\
    );
\write_data_control.wb_wr_data_addr_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \write_data_control.wr_data_addr_le\,
      D => wr_data_pntr(0),
      Q => \write_data_control.wb_wr_data_addr_r\(1),
      R => app_wdf_end_r1_reg_0
    );
\write_data_control.wb_wr_data_addr_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \write_data_control.wr_data_addr_le\,
      D => wr_data_pntr(1),
      Q => \write_data_control.wb_wr_data_addr_r\(2),
      R => app_wdf_end_r1_reg_0
    );
\write_data_control.wb_wr_data_addr_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \write_data_control.wr_data_addr_le\,
      D => wr_data_pntr(2),
      Q => \write_data_control.wb_wr_data_addr_r\(3),
      R => app_wdf_end_r1_reg_0
    );
\write_data_control.wb_wr_data_addr_r_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \write_data_control.wr_data_addr_le\,
      D => wr_data_pntr(3),
      Q => \write_data_control.wb_wr_data_addr_r\(4),
      R => app_wdf_end_r1_reg_0
    );
\write_data_control.wr_data_indx_r[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \write_data_control.wr_data_indx_r_reg\(0),
      O => \p_0_in__0__0\(0)
    );
\write_data_control.wr_data_indx_r[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \write_data_control.wr_data_indx_r_reg\(0),
      I1 => \write_data_control.wr_data_indx_r_reg\(1),
      O => \p_0_in__0__0\(1)
    );
\write_data_control.wr_data_indx_r[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \write_data_control.wr_data_indx_r_reg\(2),
      I1 => \write_data_control.wr_data_indx_r_reg\(1),
      I2 => \write_data_control.wr_data_indx_r_reg\(0),
      O => \p_0_in__0__0\(2)
    );
\write_data_control.wr_data_indx_r[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \write_data_control.wr_data_indx_r_reg\(3),
      I1 => \write_data_control.wr_data_indx_r_reg\(0),
      I2 => \write_data_control.wr_data_indx_r_reg\(1),
      I3 => \write_data_control.wr_data_indx_r_reg\(2),
      O => \p_0_in__0__0\(3)
    );
\write_data_control.wr_data_indx_r_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => CLK,
      CE => \write_data_control.wr_data_addr_le\,
      D => \p_0_in__0__0\(0),
      Q => \write_data_control.wr_data_indx_r_reg\(0),
      S => app_wdf_end_r1_reg_0
    );
\write_data_control.wr_data_indx_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \write_data_control.wr_data_addr_le\,
      D => \p_0_in__0__0\(1),
      Q => \write_data_control.wr_data_indx_r_reg\(1),
      R => app_wdf_end_r1_reg_0
    );
\write_data_control.wr_data_indx_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \write_data_control.wr_data_addr_le\,
      D => \p_0_in__0__0\(2),
      Q => \write_data_control.wr_data_indx_r_reg\(2),
      R => app_wdf_end_r1_reg_0
    );
\write_data_control.wr_data_indx_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \write_data_control.wr_data_addr_le\,
      D => \p_0_in__0__0\(3),
      Q => \write_data_control.wr_data_indx_r_reg\(3),
      R => app_wdf_end_r1_reg_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity mig_7series_nosysclock_mig_7series_v4_2_arb_row_col is
  port (
    granted_col_r_reg_0 : out STD_LOGIC;
    insert_maint_r1_lcl_reg_0 : out STD_LOGIC;
    granted_col_r_reg_1 : out STD_LOGIC;
    \grant_r_reg[3]\ : out STD_LOGIC;
    rd_wr_r_lcl_reg : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \grant_r_reg[0]\ : out STD_LOGIC;
    \genblk3[1].rnk_config_strobe_r_reg[1]_0\ : out STD_LOGIC;
    \periodic_rd_generation.read_this_rank_r1_reg\ : out STD_LOGIC;
    \periodic_rd_generation.read_this_rank\ : out STD_LOGIC;
    DIA : out STD_LOGIC_VECTOR ( 1 downto 0 );
    col_rd_wr : out STD_LOGIC;
    mc_cmd_ns : out STD_LOGIC_VECTOR ( 0 to 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    mc_odt_ns : out STD_LOGIC_VECTOR ( 0 to 0 );
    \data_valid_2_1.offset_r_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    offset_ns0 : out STD_LOGIC;
    col_size : out STD_LOGIC;
    \grant_r_reg[1]\ : out STD_LOGIC;
    \grant_r_reg[3]_0\ : out STD_LOGIC;
    \grant_r_reg[1]_0\ : out STD_LOGIC;
    \grant_r_reg[2]\ : out STD_LOGIC;
    granted_col_r_reg_2 : out STD_LOGIC;
    rnk_config_0 : out STD_LOGIC;
    \grant_r_reg[3]_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    mc_ras_n_ns : out STD_LOGIC_VECTOR ( 0 to 0 );
    mc_cas_n_ns : out STD_LOGIC_VECTOR ( 1 downto 0 );
    mc_cs_n_ns : out STD_LOGIC_VECTOR ( 0 to 0 );
    granted_col_r_reg_3 : out STD_LOGIC_VECTOR ( 26 downto 0 );
    granted_col_r_reg_4 : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \grant_r_reg[1]_1\ : out STD_LOGIC;
    col_data_buf_addr : out STD_LOGIC_VECTOR ( 2 downto 0 );
    act_this_rank : out STD_LOGIC;
    \grant_r_reg[3]_2\ : out STD_LOGIC;
    \grant_r_reg[3]_3\ : out STD_LOGIC;
    \grant_r_reg[3]_4\ : out STD_LOGIC;
    \grant_r_reg[0]_0\ : out STD_LOGIC;
    act_wait_r_lcl_reg : out STD_LOGIC;
    act_wait_r_lcl_reg_0 : out STD_LOGIC;
    \grant_r_reg[1]_2\ : out STD_LOGIC;
    \grant_r_reg[3]_5\ : out STD_LOGIC;
    \grant_r_reg[2]_0\ : out STD_LOGIC;
    \grant_r_reg[3]_6\ : out STD_LOGIC;
    \grant_r_reg[0]_1\ : out STD_LOGIC;
    demand_act_priority_r_reg : out STD_LOGIC;
    demand_act_priority_r_reg_0 : out STD_LOGIC;
    \grant_r_reg[1]_3\ : out STD_LOGIC;
    granted_col_r_reg_5 : out STD_LOGIC;
    granted_row_ns : in STD_LOGIC;
    CLK : in STD_LOGIC;
    granted_col_ns : in STD_LOGIC;
    insert_maint_r1_lcl_reg_1 : in STD_LOGIC;
    rnk_config_valid_r_lcl_reg_0 : in STD_LOGIC;
    col_rd_wr_r : in STD_LOGIC;
    rnk_config_r : in STD_LOGIC;
    \cmd_pipe_plus.mc_cas_n_reg[0]\ : in STD_LOGIC;
    \grant_r_reg[1]_4\ : in STD_LOGIC;
    \grant_r_reg[3]_7\ : in STD_LOGIC;
    \grant_r_reg[1]_5\ : in STD_LOGIC;
    \grant_r_reg[1]_6\ : in STD_LOGIC;
    \grant_r_reg[1]_7\ : in STD_LOGIC;
    \grant_r_reg[1]_8\ : in STD_LOGIC;
    \grant_r_reg[3]_8\ : in STD_LOGIC;
    \grant_r_reg[1]_9\ : in STD_LOGIC;
    \grant_r_reg[2]_1\ : in STD_LOGIC;
    \grant_r_reg[2]_2\ : in STD_LOGIC;
    p_15_in : in STD_LOGIC;
    \grant_r_reg[2]_3\ : in STD_LOGIC;
    \grant_r_reg[2]_4\ : in STD_LOGIC;
    \grant_r_reg[2]_5\ : in STD_LOGIC;
    p_15_in_0 : in STD_LOGIC;
    \rnk_config_strobe_r_reg[0]_0\ : in STD_LOGIC;
    \periodic_rd_generation.read_this_rank_r1\ : in STD_LOGIC;
    rd_this_rank_r : in STD_LOGIC_VECTOR ( 3 downto 0 );
    req_periodic_rd_r : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \col_mux.col_periodic_rd_r\ : in STD_LOGIC;
    \data_valid_2_1.offset_r_reg[0]_0\ : in STD_LOGIC;
    DIC : in STD_LOGIC_VECTOR ( 0 to 0 );
    mc_aux_out_r_1 : in STD_LOGIC;
    ddr3_ila_rdpath : in STD_LOGIC_VECTOR ( 0 to 0 );
    mc_aux_out_r_2 : in STD_LOGIC;
    rd_wr_r : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \col_mux.col_size_r\ : in STD_LOGIC;
    \grant_r[3]_i_3\ : in STD_LOGIC;
    ofs_rdy_r : in STD_LOGIC;
    \grant_r[3]_i_4\ : in STD_LOGIC;
    ofs_rdy_r_1 : in STD_LOGIC;
    \grant_r[3]_i_5\ : in STD_LOGIC;
    ofs_rdy_r_2 : in STD_LOGIC;
    \grant_r[2]_i_2\ : in STD_LOGIC;
    ofs_rdy_r_3 : in STD_LOGIC;
    row_cmd_wr : in STD_LOGIC_VECTOR ( 3 downto 0 );
    maint_zq_r : in STD_LOGIC;
    maint_srx_r : in STD_LOGIC;
    maint_rank_r : in STD_LOGIC;
    req_row_r : in STD_LOGIC_VECTOR ( 59 downto 0 );
    \cmd_pipe_plus.mc_address_reg[15]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    req_bank_r : in STD_LOGIC_VECTOR ( 11 downto 0 );
    req_data_buf_addr_r : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \delay_wr_data_cntrl_eq_1.col_wr_data_buf_addr_r_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    act_this_rank_r : in STD_LOGIC_VECTOR ( 3 downto 0 );
    wr_this_rank_r : in STD_LOGIC_VECTOR ( 3 downto 0 );
    inhbt_act_faw_r : in STD_LOGIC;
    \cmd_pipe_plus.mc_address_reg[25]\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \cmd_pipe_plus.mc_address_reg[25]_0\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \cmd_pipe_plus.mc_address_reg[25]_1\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \cmd_pipe_plus.mc_address_reg[25]_2\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    auto_pre_r : in STD_LOGIC;
    auto_pre_r_4 : in STD_LOGIC;
    auto_pre_r_5 : in STD_LOGIC;
    auto_pre_r_6 : in STD_LOGIC;
    demand_act_priority_r : in STD_LOGIC;
    demand_act_priority_r_7 : in STD_LOGIC;
    demand_act_priority_r_8 : in STD_LOGIC;
    demand_act_priority_r_9 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of mig_7series_nosysclock_mig_7series_v4_2_arb_row_col : entity is "mig_7series_v4_2_arb_row_col";
end mig_7series_nosysclock_mig_7series_v4_2_arb_row_col;

architecture STRUCTURE of mig_7series_nosysclock_mig_7series_v4_2_arb_row_col is
  signal config_arb0_n_0 : STD_LOGIC;
  signal config_arb0_n_1 : STD_LOGIC;
  signal \^genblk3[1].rnk_config_strobe_r_reg[1]_0\ : STD_LOGIC;
  signal \^granted_col_r_reg_0\ : STD_LOGIC;
  signal \^insert_maint_r1_lcl_reg_0\ : STD_LOGIC;
  signal rnk_config_strobe : STD_LOGIC;
  signal rnk_config_strobe_0 : STD_LOGIC_VECTOR ( 5 downto 1 );
  signal rnk_config_strobe_ns : STD_LOGIC;
  signal rnk_config_valid_r : STD_LOGIC;
  signal sent_row : STD_LOGIC;
begin
  \genblk3[1].rnk_config_strobe_r_reg[1]_0\ <= \^genblk3[1].rnk_config_strobe_r_reg[1]_0\;
  granted_col_r_reg_0 <= \^granted_col_r_reg_0\;
  insert_maint_r1_lcl_reg_0 <= \^insert_maint_r1_lcl_reg_0\;
\cmd_pipe_plus.mc_cas_n[1]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^granted_col_r_reg_0\,
      O => mc_cas_n_ns(1)
    );
col_arb0: entity work.\mig_7series_nosysclock_mig_7series_v4_2_round_robin_arb__parameterized1\
     port map (
      CLK => CLK,
      D(0) => D(1),
      DIA(1 downto 0) => DIA(1 downto 0),
      DIC(0) => DIC(0),
      E(0) => E(0),
      Q(3 downto 0) => Q(3 downto 0),
      auto_pre_r => auto_pre_r,
      auto_pre_r_4 => auto_pre_r_4,
      auto_pre_r_5 => auto_pre_r_5,
      auto_pre_r_6 => auto_pre_r_6,
      \cmd_pipe_plus.mc_address_reg[25]\(9 downto 0) => \cmd_pipe_plus.mc_address_reg[25]\(9 downto 0),
      \cmd_pipe_plus.mc_address_reg[25]_0\(9 downto 0) => \cmd_pipe_plus.mc_address_reg[25]_0\(9 downto 0),
      \cmd_pipe_plus.mc_address_reg[25]_1\(9 downto 0) => \cmd_pipe_plus.mc_address_reg[25]_1\(9 downto 0),
      \cmd_pipe_plus.mc_address_reg[25]_2\(9 downto 0) => \cmd_pipe_plus.mc_address_reg[25]_2\(9 downto 0),
      \cmd_pipe_plus.mc_data_offset_reg[0]\ => \^granted_col_r_reg_0\,
      col_data_buf_addr(2 downto 0) => col_data_buf_addr(2 downto 0),
      \col_mux.col_periodic_rd_r\ => \col_mux.col_periodic_rd_r\,
      \col_mux.col_size_r\ => \col_mux.col_size_r\,
      col_rd_wr => col_rd_wr,
      col_rd_wr_r => col_rd_wr_r,
      col_size => col_size,
      \data_valid_2_1.offset_r_reg[0]\(0) => \data_valid_2_1.offset_r_reg[0]\(0),
      \data_valid_2_1.offset_r_reg[0]_0\ => \data_valid_2_1.offset_r_reg[0]_0\,
      ddr3_ila_rdpath(0) => ddr3_ila_rdpath(0),
      \delay_wr_data_cntrl_eq_1.col_wr_data_buf_addr_r_reg[3]\(3 downto 0) => \delay_wr_data_cntrl_eq_1.col_wr_data_buf_addr_r_reg[3]\(3 downto 0),
      \grant_r[2]_i_2\ => \^genblk3[1].rnk_config_strobe_r_reg[1]_0\,
      \grant_r[2]_i_2_0\ => config_arb0_n_0,
      \grant_r[2]_i_2_1\ => \grant_r[2]_i_2\,
      \grant_r[3]_i_3\ => \grant_r[3]_i_3\,
      \grant_r[3]_i_4\ => \grant_r[3]_i_4\,
      \grant_r[3]_i_5\ => \grant_r[3]_i_5\,
      \grant_r_reg[0]_0\ => \grant_r_reg[0]\,
      \grant_r_reg[1]_0\ => \grant_r_reg[1]\,
      \grant_r_reg[1]_1\ => \grant_r_reg[1]_0\,
      \grant_r_reg[1]_2\ => \grant_r_reg[1]_4\,
      \grant_r_reg[1]_3\ => \grant_r_reg[1]_5\,
      \grant_r_reg[1]_4\ => \grant_r_reg[1]_6\,
      \grant_r_reg[2]_0\ => \grant_r_reg[2]\,
      \grant_r_reg[3]_0\ => \grant_r_reg[3]\,
      \grant_r_reg[3]_1\ => \grant_r_reg[3]_0\,
      \grant_r_reg[3]_2\ => \grant_r_reg[3]_3\,
      \grant_r_reg[3]_3\ => \grant_r_reg[3]_6\,
      \grant_r_reg[3]_4\ => \grant_r_reg[3]_7\,
      granted_col_r_reg => granted_col_r_reg_1,
      granted_col_r_reg_0 => granted_col_r_reg_2,
      granted_col_r_reg_1(10 downto 0) => granted_col_r_reg_3(26 downto 16),
      granted_col_r_reg_2(2 downto 0) => granted_col_r_reg_4(5 downto 3),
      granted_col_r_reg_3 => granted_col_r_reg_5,
      \last_master_r_reg[3]_0\ => \cmd_pipe_plus.mc_cas_n_reg[0]\,
      mc_aux_out_r_1 => mc_aux_out_r_1,
      mc_aux_out_r_2 => mc_aux_out_r_2,
      mc_cmd_ns(0) => mc_cmd_ns(0),
      mc_odt_ns(0) => mc_odt_ns(0),
      offset_ns0 => offset_ns0,
      ofs_rdy_r => ofs_rdy_r,
      ofs_rdy_r_1 => ofs_rdy_r_1,
      ofs_rdy_r_2 => ofs_rdy_r_2,
      ofs_rdy_r_3 => ofs_rdy_r_3,
      \periodic_rd_generation.read_this_rank\ => \periodic_rd_generation.read_this_rank\,
      \periodic_rd_generation.read_this_rank_r1\ => \periodic_rd_generation.read_this_rank_r1\,
      \periodic_rd_generation.read_this_rank_r1_reg\ => \periodic_rd_generation.read_this_rank_r1_reg\,
      rd_this_rank_r(3 downto 0) => rd_this_rank_r(3 downto 0),
      rd_wr_r(3 downto 0) => rd_wr_r(3 downto 0),
      rd_wr_r_lcl_reg => rd_wr_r_lcl_reg,
      req_bank_r(11 downto 0) => req_bank_r(11 downto 0),
      req_data_buf_addr_r(15 downto 0) => req_data_buf_addr_r(15 downto 0),
      req_periodic_rd_r(3 downto 0) => req_periodic_rd_r(3 downto 0),
      wr_this_rank_r(3 downto 0) => wr_this_rank_r(3 downto 0)
    );
config_arb0: entity work.\mig_7series_nosysclock_mig_7series_v4_2_round_robin_arb__parameterized1_3\
     port map (
      CLK => CLK,
      \genblk3[1].rnk_config_strobe_r_reg[1]\ => \^genblk3[1].rnk_config_strobe_r_reg[1]_0\,
      \grant_r_reg[0]_0\ => config_arb0_n_0,
      \grant_r_reg[2]_0\ => \grant_r_reg[2]_1\,
      \grant_r_reg[2]_1\ => \grant_r_reg[2]_2\,
      \grant_r_reg[2]_2\ => \grant_r_reg[2]_3\,
      \grant_r_reg[2]_3\ => \grant_r_reg[2]_4\,
      \grant_r_reg[2]_4\ => \grant_r_reg[2]_5\,
      p_15_in => p_15_in,
      p_15_in_0 => p_15_in_0,
      rnk_config_0 => rnk_config_0,
      rnk_config_r => rnk_config_r,
      \rnk_config_r_reg[0]\ => \cmd_pipe_plus.mc_cas_n_reg[0]\,
      rnk_config_strobe => rnk_config_strobe,
      rnk_config_strobe_0(4 downto 0) => rnk_config_strobe_0(5 downto 1),
      rnk_config_strobe_ns => rnk_config_strobe_ns,
      \rnk_config_strobe_r_reg[0]\ => \rnk_config_strobe_r_reg[0]_0\,
      rnk_config_valid_r => rnk_config_valid_r,
      rnk_config_valid_r_lcl_reg => config_arb0_n_1
    );
\genblk3[1].rnk_config_strobe_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rnk_config_strobe,
      Q => rnk_config_strobe_0(1),
      R => '0'
    );
\genblk3[2].rnk_config_strobe_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rnk_config_strobe_0(1),
      Q => rnk_config_strobe_0(2),
      R => '0'
    );
\genblk3[3].rnk_config_strobe_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rnk_config_strobe_0(2),
      Q => rnk_config_strobe_0(3),
      R => '0'
    );
\genblk3[4].rnk_config_strobe_r_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rnk_config_strobe_0(3),
      Q => rnk_config_strobe_0(4),
      R => '0'
    );
\genblk3[5].rnk_config_strobe_r_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rnk_config_strobe_0(4),
      Q => rnk_config_strobe_0(5),
      R => '0'
    );
granted_col_r_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => granted_col_ns,
      Q => \^granted_col_r_reg_0\,
      R => '0'
    );
granted_row_r_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => granted_row_ns,
      Q => sent_row,
      R => '0'
    );
insert_maint_r1_lcl_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => insert_maint_r1_lcl_reg_1,
      Q => \^insert_maint_r1_lcl_reg_0\,
      R => '0'
    );
\rnk_config_strobe_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rnk_config_strobe_ns,
      Q => rnk_config_strobe,
      R => '0'
    );
rnk_config_valid_r_lcl_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => config_arb0_n_1,
      Q => rnk_config_valid_r,
      R => rnk_config_valid_r_lcl_reg_0
    );
row_arb0: entity work.\mig_7series_nosysclock_mig_7series_v4_2_round_robin_arb__parameterized1_4\
     port map (
      CLK => CLK,
      D(0) => D(0),
      Q(3 downto 0) => \grant_r_reg[3]_1\(3 downto 0),
      act_this_rank => act_this_rank,
      act_this_rank_r(3 downto 0) => act_this_rank_r(3 downto 0),
      act_wait_r_lcl_reg => act_wait_r_lcl_reg,
      act_wait_r_lcl_reg_0 => act_wait_r_lcl_reg_0,
      \cmd_pipe_plus.mc_address_reg[15]\(3 downto 0) => \cmd_pipe_plus.mc_address_reg[15]\(3 downto 0),
      \cmd_pipe_plus.mc_cas_n_reg[0]\ => \cmd_pipe_plus.mc_cas_n_reg[0]\,
      \cmd_pipe_plus.mc_cs_n_reg[0]\ => \^insert_maint_r1_lcl_reg_0\,
      demand_act_priority_r => demand_act_priority_r,
      demand_act_priority_r_7 => demand_act_priority_r_7,
      demand_act_priority_r_8 => demand_act_priority_r_8,
      demand_act_priority_r_9 => demand_act_priority_r_9,
      demand_act_priority_r_reg => demand_act_priority_r_reg,
      demand_act_priority_r_reg_0 => demand_act_priority_r_reg_0,
      \grant_r[3]_i_2__1\ => insert_maint_r1_lcl_reg_1,
      \grant_r_reg[0]_0\(15 downto 0) => granted_col_r_reg_3(15 downto 0),
      \grant_r_reg[0]_1\(2 downto 0) => granted_col_r_reg_4(2 downto 0),
      \grant_r_reg[0]_2\ => \grant_r_reg[0]_0\,
      \grant_r_reg[0]_3\ => \grant_r_reg[0]_1\,
      \grant_r_reg[1]_0\ => \grant_r_reg[1]_1\,
      \grant_r_reg[1]_1\ => \grant_r_reg[1]_2\,
      \grant_r_reg[1]_2\ => \grant_r_reg[1]_3\,
      \grant_r_reg[1]_3\ => \grant_r_reg[1]_7\,
      \grant_r_reg[1]_4\ => \grant_r_reg[1]_8\,
      \grant_r_reg[1]_5\ => \grant_r_reg[1]_9\,
      \grant_r_reg[2]_0\ => \grant_r_reg[2]_0\,
      \grant_r_reg[3]_0\ => \grant_r_reg[3]_2\,
      \grant_r_reg[3]_1\ => \grant_r_reg[3]_4\,
      \grant_r_reg[3]_2\ => \grant_r_reg[3]_5\,
      \grant_r_reg[3]_3\ => \grant_r_reg[3]_8\,
      inhbt_act_faw_r => inhbt_act_faw_r,
      maint_rank_r => maint_rank_r,
      maint_srx_r => maint_srx_r,
      maint_zq_r => maint_zq_r,
      mc_cas_n_ns(0) => mc_cas_n_ns(0),
      mc_cs_n_ns(0) => mc_cs_n_ns(0),
      mc_ras_n_ns(0) => mc_ras_n_ns(0),
      req_bank_r(11 downto 0) => req_bank_r(11 downto 0),
      req_row_r(59 downto 0) => req_row_r(59 downto 0),
      row_cmd_wr(3 downto 0) => row_cmd_wr(3 downto 0),
      sent_row => sent_row
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity mig_7series_nosysclock_mig_7series_v4_2_bank_cntrl is
  port (
    idle_r : out STD_LOGIC_VECTOR ( 0 to 0 );
    req_periodic_rd_r : out STD_LOGIC_VECTOR ( 0 to 0 );
    rd_wr_r : out STD_LOGIC_VECTOR ( 0 to 0 );
    rb_hit_busy_r : out STD_LOGIC_VECTOR ( 0 to 0 );
    bm_end_r1 : out STD_LOGIC;
    bm_end : out STD_LOGIC_VECTOR ( 0 to 0 );
    row_cmd_wr : out STD_LOGIC_VECTOR ( 0 to 0 );
    demand_act_priority_r : out STD_LOGIC;
    act_this_rank_r : out STD_LOGIC_VECTOR ( 0 to 0 );
    demand_priority_r : out STD_LOGIC;
    demanded_prior_r : out STD_LOGIC;
    ofs_rdy_r : out STD_LOGIC;
    wr_this_rank_r : out STD_LOGIC_VECTOR ( 0 to 0 );
    rd_this_rank_r : out STD_LOGIC_VECTOR ( 0 to 0 );
    pre_bm_end_r_reg : out STD_LOGIC;
    wait_for_maint_r_lcl_reg : out STD_LOGIC;
    auto_pre_r : out STD_LOGIC;
    idle_r_lcl_reg : out STD_LOGIC;
    rd_wr_r_lcl_reg : out STD_LOGIC;
    req_wr_r_lcl_reg : out STD_LOGIC;
    pre_bm_end_r_reg_0 : out STD_LOGIC;
    override_demand_r_reg : out STD_LOGIC;
    rd_wr_r_lcl_reg_0 : out STD_LOGIC;
    \ras_timer_r_reg[2]\ : out STD_LOGIC;
    bm_end_r1_reg : out STD_LOGIC;
    \ras_timer_r_reg[2]_0\ : out STD_LOGIC;
    ordered_r_lcl_reg : out STD_LOGIC;
    ordered_r_lcl_reg_0 : out STD_LOGIC;
    \rstdiv0_sync_r1_reg_rep__12\ : out STD_LOGIC;
    p_9_in : out STD_LOGIC;
    q_entry_ns : out STD_LOGIC_VECTOR ( 0 to 0 );
    idle_r_lcl_reg_0 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    rb_hit_busy_r_reg : out STD_LOGIC;
    pre_passing_open_bank_r_reg : out STD_LOGIC;
    idle_r_lcl_reg_1 : out STD_LOGIC;
    idle_r_lcl_reg_2 : out STD_LOGIC;
    idle_r_lcl_reg_3 : out STD_LOGIC;
    pre_bm_end_r_reg_1 : out STD_LOGIC;
    idle_r_lcl_reg_4 : out STD_LOGIC;
    auto_pre_r_lcl_reg : out STD_LOGIC;
    \req_row_r_lcl_reg[15]\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    demand_priority_r_reg : out STD_LOGIC;
    \req_data_buf_addr_r_reg[3]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    req_bank_r : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \req_col_r_reg[9]\ : out STD_LOGIC_VECTOR ( 9 downto 0 );
    CLK : in STD_LOGIC;
    periodic_rd_insert : in STD_LOGIC;
    req_bank_rdy_r_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    req_wr_r_lcl0 : in STD_LOGIC;
    hi_priority : in STD_LOGIC;
    rb_hit_busy_r_reg_0 : in STD_LOGIC;
    ofs_rdy_r_reg : in STD_LOGIC;
    ofs_rdy_r0 : in STD_LOGIC;
    wait_for_maint_r_lcl_reg_0 : in STD_LOGIC;
    wait_for_maint_r_lcl_reg_1 : in STD_LOGIC;
    \order_q_r_reg[1]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S : in STD_LOGIC_VECTOR ( 0 to 0 );
    \compute_tail.tail_r_lcl_reg\ : in STD_LOGIC;
    \compute_tail.tail_r_lcl_reg_0\ : in STD_LOGIC;
    head_r_lcl_reg : in STD_LOGIC;
    \rp_timer.rp_timer_r_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    col_wait_r_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \q_entry_r_reg[0]\ : in STD_LOGIC;
    \compute_tail.tail_r_lcl_reg_1\ : in STD_LOGIC;
    \q_entry_r_reg[0]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    q_has_rd_r_reg : in STD_LOGIC;
    q_has_rd_r_reg_0 : in STD_LOGIC;
    was_wr : in STD_LOGIC;
    override_demand_r : in STD_LOGIC;
    demanded_prior_r_reg : in STD_LOGIC;
    demand_priority_r_0 : in STD_LOGIC;
    \q_entry_r_reg[0]_1\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \rtp_timer_r_reg[1]\ : in STD_LOGIC;
    granted_col_r_reg : in STD_LOGIC;
    granted_col_r_reg_0 : in STD_LOGIC;
    granted_col_r_reg_1 : in STD_LOGIC;
    \ras_timer_r_reg[0]\ : in STD_LOGIC;
    \ras_timer_r_reg[0]_0\ : in STD_LOGIC;
    \ras_timer_r_reg[0]_1\ : in STD_LOGIC;
    \ras_timer_r_reg[1]\ : in STD_LOGIC;
    \ras_timer_r_reg[1]_0\ : in STD_LOGIC;
    \ras_timer_r_reg[1]_1\ : in STD_LOGIC;
    \ras_timer_r_reg[2]_1\ : in STD_LOGIC;
    \ras_timer_r_reg[2]_2\ : in STD_LOGIC;
    \ras_timer_r_reg[2]_3\ : in STD_LOGIC;
    req_bank_rdy_r_reg_0 : in STD_LOGIC;
    req_bank_rdy_r_reg_1 : in STD_LOGIC;
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[1]\ : in STD_LOGIC;
    accept_internal_r_reg : in STD_LOGIC;
    accept_internal_r_reg_0 : in STD_LOGIC;
    accept_internal_r_reg_1 : in STD_LOGIC;
    accept_internal_r_reg_2 : in STD_LOGIC;
    \q_entry_r_reg[1]\ : in STD_LOGIC;
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[2]\ : in STD_LOGIC;
    \q_entry_r_reg[0]_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q_entry_r_reg[1]_0\ : in STD_LOGIC;
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[3]\ : in STD_LOGIC;
    \maint_controller.maint_hit_busies_r_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \maint_controller.maint_hit_busies_r_reg[0]_0\ : in STD_LOGIC;
    rd_wr_r_lcl_reg_1 : in STD_LOGIC;
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[1]_0\ : in STD_LOGIC;
    head_r_lcl_reg_0 : in STD_LOGIC;
    accept_internal_r : in STD_LOGIC;
    \q_entry_r_reg[0]_3\ : in STD_LOGIC;
    app_en_r2 : in STD_LOGIC;
    \q_entry_r_reg[0]_4\ : in STD_LOGIC;
    auto_pre_r_lcl_reg_0 : in STD_LOGIC;
    app_hi_pri_r2 : in STD_LOGIC;
    \ras_timer_r[2]_i_3__2\ : in STD_LOGIC;
    \ras_timer_r[2]_i_3__2_0\ : in STD_LOGIC;
    \ras_timer_r[2]_i_3__2_1\ : in STD_LOGIC;
    granted_row_r_reg : in STD_LOGIC;
    granted_row_r_reg_0 : in STD_LOGIC;
    ras_timer_zero_r_reg : in STD_LOGIC;
    ras_timer_zero_r_reg_0 : in STD_LOGIC;
    maint_req_r : in STD_LOGIC;
    pass_open_bank_r_lcl_reg : in STD_LOGIC;
    pass_open_bank_r_lcl_reg_0 : in STD_LOGIC;
    pass_open_bank_r_lcl_reg_1 : in STD_LOGIC;
    row : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \starve_limit_cntr_r_reg[0]\ : in STD_LOGIC;
    demanded_prior_r_1 : in STD_LOGIC;
    \rtp_timer_r_reg[0]\ : in STD_LOGIC;
    \req_data_buf_addr_r_reg[3]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    bank : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \req_col_r_reg[9]_0\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[3]_0\ : in STD_LOGIC;
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[2]_0\ : in STD_LOGIC;
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[1]_1\ : in STD_LOGIC;
    \q_entry_r_reg[1]_1\ : in STD_LOGIC;
    \q_entry_r_reg[0]_5\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of mig_7series_nosysclock_mig_7series_v4_2_bank_cntrl : entity is "mig_7series_v4_2_bank_cntrl";
end mig_7series_nosysclock_mig_7series_v4_2_bank_cntrl;

architecture STRUCTURE of mig_7series_nosysclock_mig_7series_v4_2_bank_cntrl is
  signal act_wait_ns : STD_LOGIC;
  signal \^auto_pre_r\ : STD_LOGIC;
  signal bank_compare0_n_14 : STD_LOGIC;
  signal bank_compare0_n_17 : STD_LOGIC;
  signal bank_compare0_n_8 : STD_LOGIC;
  signal bank_compare0_n_9 : STD_LOGIC;
  signal bank_queue0_n_14 : STD_LOGIC;
  signal bank_queue0_n_18 : STD_LOGIC;
  signal bank_state0_n_18 : STD_LOGIC;
  signal \^bm_end\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^bm_end_r1\ : STD_LOGIC;
  signal \^bm_end_r1_reg\ : STD_LOGIC;
  signal col_wait_r : STD_LOGIC;
  signal \^demand_act_priority_r\ : STD_LOGIC;
  signal idle_ns : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^idle_r\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^idle_r_lcl_reg\ : STD_LOGIC;
  signal order_q_r : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal ordered_r : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^ordered_r_lcl_reg\ : STD_LOGIC;
  signal \^ordered_r_lcl_reg_0\ : STD_LOGIC;
  signal p_15_in : STD_LOGIC;
  signal pass_open_bank_r : STD_LOGIC;
  signal pre_bm_end_ns : STD_LOGIC;
  signal pre_bm_end_r : STD_LOGIC;
  signal pre_passing_open_bank_ns : STD_LOGIC;
  signal pre_wait_r : STD_LOGIC;
  signal q_has_priority : STD_LOGIC;
  signal q_has_rd : STD_LOGIC;
  signal ras_timer_passed_ns : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^ras_timer_r_reg[2]\ : STD_LOGIC;
  signal \^ras_timer_r_reg[2]_0\ : STD_LOGIC;
  signal ras_timer_zero_r : STD_LOGIC;
  signal \^rb_hit_busy_r\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^rb_hit_busy_r_reg\ : STD_LOGIC;
  signal \^rd_wr_r\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal req_priority_r : STD_LOGIC;
  signal req_wr_r : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^req_wr_r_lcl_reg\ : STD_LOGIC;
  signal \^row_cmd_wr\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal row_hit_r : STD_LOGIC;
  signal \^rstdiv0_sync_r1_reg_rep__12\ : STD_LOGIC;
  signal set_order_q : STD_LOGIC;
  signal start_wtp_timer0 : STD_LOGIC;
  signal tail_r : STD_LOGIC;
  signal \^wait_for_maint_r_lcl_reg\ : STD_LOGIC;
begin
  auto_pre_r <= \^auto_pre_r\;
  bm_end(0) <= \^bm_end\(0);
  bm_end_r1 <= \^bm_end_r1\;
  bm_end_r1_reg <= \^bm_end_r1_reg\;
  demand_act_priority_r <= \^demand_act_priority_r\;
  idle_r(0) <= \^idle_r\(0);
  idle_r_lcl_reg <= \^idle_r_lcl_reg\;
  ordered_r_lcl_reg <= \^ordered_r_lcl_reg\;
  ordered_r_lcl_reg_0 <= \^ordered_r_lcl_reg_0\;
  \ras_timer_r_reg[2]\ <= \^ras_timer_r_reg[2]\;
  \ras_timer_r_reg[2]_0\ <= \^ras_timer_r_reg[2]_0\;
  rb_hit_busy_r(0) <= \^rb_hit_busy_r\(0);
  rb_hit_busy_r_reg <= \^rb_hit_busy_r_reg\;
  rd_wr_r(0) <= \^rd_wr_r\(0);
  req_wr_r_lcl_reg <= \^req_wr_r_lcl_reg\;
  row_cmd_wr(0) <= \^row_cmd_wr\(0);
  \rstdiv0_sync_r1_reg_rep__12\ <= \^rstdiv0_sync_r1_reg_rep__12\;
  wait_for_maint_r_lcl_reg <= \^wait_for_maint_r_lcl_reg\;
bank_compare0: entity work.mig_7series_nosysclock_mig_7series_v4_2_bank_compare_2
     port map (
      CLK => CLK,
      E(0) => idle_ns(0),
      Q(0) => Q(0),
      S(0) => S(0),
      bank(2 downto 0) => bank(2 downto 0),
      col_wait_r => col_wait_r,
      granted_col_r_reg => granted_col_r_reg,
      granted_col_r_reg_0 => granted_col_r_reg_0,
      granted_col_r_reg_1 => granted_col_r_reg_1,
      head_r_lcl_i_2(2 downto 0) => \q_entry_r_reg[0]_0\(2 downto 0),
      hi_priority => hi_priority,
      maint_req_r => maint_req_r,
      order_q_r(1 downto 0) => order_q_r(1 downto 0),
      \order_q_r_reg[0]\ => bank_compare0_n_14,
      \order_q_r_reg[1]\(2 downto 0) => \order_q_r_reg[1]\(2 downto 0),
      \order_q_r_reg[1]_0\ => \^idle_r_lcl_reg\,
      ordered_r(0) => ordered_r(0),
      ordered_r_lcl_reg => \^ordered_r_lcl_reg\,
      ordered_r_lcl_reg_0 => \^ordered_r_lcl_reg_0\,
      p_15_in => p_15_in,
      pass_open_bank_r => pass_open_bank_r,
      pass_open_bank_r_lcl_reg => bank_compare0_n_8,
      pass_open_bank_r_lcl_reg_0 => \compute_tail.tail_r_lcl_reg\,
      pass_open_bank_r_lcl_reg_1 => col_wait_r_reg,
      pass_open_bank_r_lcl_reg_2 => pass_open_bank_r_lcl_reg,
      pass_open_bank_r_lcl_reg_3 => pass_open_bank_r_lcl_reg_0,
      pass_open_bank_r_lcl_reg_4 => pass_open_bank_r_lcl_reg_1,
      pass_open_bank_r_lcl_reg_5 => \^wait_for_maint_r_lcl_reg\,
      periodic_rd_insert => periodic_rd_insert,
      pre_bm_end_r => pre_bm_end_r,
      pre_wait_r => pre_wait_r,
      rb_hit_busy_r_reg_0 => \^rb_hit_busy_r\(0),
      rb_hit_busy_r_reg_1 => \^rb_hit_busy_r_reg\,
      rb_hit_busy_r_reg_2 => rb_hit_busy_r_reg_0,
      rd_wr_r_lcl_reg_0 => \^rd_wr_r\(0),
      rd_wr_r_lcl_reg_1 => rd_wr_r_lcl_reg,
      rd_wr_r_lcl_reg_2 => rd_wr_r_lcl_reg_0,
      rd_wr_r_lcl_reg_3 => bank_compare0_n_17,
      rd_wr_r_lcl_reg_4 => \^rstdiv0_sync_r1_reg_rep__12\,
      rd_wr_r_lcl_reg_5 => rd_wr_r_lcl_reg_1,
      req_bank_r(2 downto 0) => req_bank_r(2 downto 0),
      req_bank_rdy_r_reg(0) => req_bank_rdy_r_reg(0),
      req_bank_rdy_r_reg_0 => req_bank_rdy_r_reg_0,
      req_bank_rdy_r_reg_1 => req_bank_rdy_r_reg_1,
      \req_col_r_reg[9]_0\(9 downto 0) => \req_col_r_reg[9]\(9 downto 0),
      \req_col_r_reg[9]_1\(9 downto 0) => \req_col_r_reg[9]_0\(9 downto 0),
      \req_data_buf_addr_r_reg[0]_0\(0) => \^idle_r\(0),
      \req_data_buf_addr_r_reg[3]_0\(3 downto 0) => \req_data_buf_addr_r_reg[3]\(3 downto 0),
      \req_data_buf_addr_r_reg[3]_1\(3 downto 0) => \req_data_buf_addr_r_reg[3]_0\(3 downto 0),
      req_periodic_rd_r(0) => req_periodic_rd_r(0),
      req_priority_r => req_priority_r,
      \req_row_r_lcl_reg[15]_0\(15 downto 0) => \req_row_r_lcl_reg[15]\(15 downto 0),
      req_wr_r(0) => req_wr_r(0),
      req_wr_r_lcl0 => req_wr_r_lcl0,
      req_wr_r_lcl_reg_0 => \^req_wr_r_lcl_reg\,
      row(15 downto 0) => row(15 downto 0),
      row_hit_r => row_hit_r,
      \rstdiv0_sync_r1_reg_rep__13\ => bank_compare0_n_9,
      set_order_q => set_order_q,
      start_wtp_timer0 => start_wtp_timer0,
      tail_r => tail_r
    );
bank_queue0: entity work.mig_7series_nosysclock_mig_7series_v4_2_bank_queue
     port map (
      CLK => CLK,
      D(2 downto 0) => ras_timer_passed_ns(2 downto 0),
      E(0) => idle_ns(0),
      Q(0) => Q(0),
      accept_internal_r => accept_internal_r,
      accept_internal_r_reg => accept_internal_r_reg,
      accept_internal_r_reg_0 => accept_internal_r_reg_0,
      accept_internal_r_reg_1 => accept_internal_r_reg_1,
      accept_internal_r_reg_2 => accept_internal_r_reg_2,
      act_wait_ns => act_wait_ns,
      act_wait_r_lcl_reg => col_wait_r_reg,
      act_wait_r_lcl_reg_0(0) => \rp_timer.rp_timer_r_reg[0]\(0),
      app_en_r2 => app_en_r2,
      app_hi_pri_r2 => app_hi_pri_r2,
      auto_pre_r_lcl_reg_0 => \^auto_pre_r\,
      auto_pre_r_lcl_reg_1 => auto_pre_r_lcl_reg,
      auto_pre_r_lcl_reg_2 => bank_state0_n_18,
      auto_pre_r_lcl_reg_3 => auto_pre_r_lcl_reg_0,
      auto_pre_r_lcl_reg_4 => bank_compare0_n_9,
      bm_end_r1 => \^bm_end_r1\,
      bm_end_r1_reg => \^rd_wr_r\(0),
      \compute_tail.tail_r_lcl_reg_0\ => \compute_tail.tail_r_lcl_reg\,
      \compute_tail.tail_r_lcl_reg_1\ => \compute_tail.tail_r_lcl_reg_0\,
      \compute_tail.tail_r_lcl_reg_2\ => \compute_tail.tail_r_lcl_reg_1\,
      demand_act_priority_r => \^demand_act_priority_r\,
      demand_act_priority_r_reg => \^row_cmd_wr\(0),
      granted_row_r_reg => granted_row_r_reg,
      granted_row_r_reg_0 => granted_row_r_reg_0,
      head_r_lcl_reg_0 => head_r_lcl_reg,
      head_r_lcl_reg_1 => \^rb_hit_busy_r_reg\,
      head_r_lcl_reg_2 => head_r_lcl_reg_0,
      idle_r_lcl_reg_0(0) => \^idle_r\(0),
      idle_r_lcl_reg_1 => \^idle_r_lcl_reg\,
      idle_r_lcl_reg_2 => idle_r_lcl_reg_0,
      idle_r_lcl_reg_3 => idle_r_lcl_reg_1,
      idle_r_lcl_reg_4 => idle_r_lcl_reg_2,
      idle_r_lcl_reg_5 => idle_r_lcl_reg_3,
      idle_r_lcl_reg_6 => idle_r_lcl_reg_4,
      \maint_controller.maint_hit_busies_r_reg[0]\(0) => \maint_controller.maint_hit_busies_r_reg[0]\(0),
      \maint_controller.maint_hit_busies_r_reg[0]_0\ => \maint_controller.maint_hit_busies_r_reg[0]_0\,
      order_q_r(1 downto 0) => order_q_r(1 downto 0),
      \order_q_r_reg[0]_0\ => \^req_wr_r_lcl_reg\,
      \order_q_r_reg[0]_1\ => \^ordered_r_lcl_reg\,
      \order_q_r_reg[1]_0\ => \^ordered_r_lcl_reg_0\,
      ordered_r(0) => ordered_r(0),
      ordered_r_lcl_reg_0 => \rtp_timer_r_reg[1]\,
      p_9_in => p_9_in,
      pass_open_bank_r => pass_open_bank_r,
      pass_open_bank_r_lcl_reg_0 => bank_compare0_n_8,
      pre_bm_end_ns => pre_bm_end_ns,
      pre_bm_end_r => pre_bm_end_r,
      pre_bm_end_r_reg_0 => pre_bm_end_r_reg,
      pre_bm_end_r_reg_1 => \^bm_end\(0),
      pre_bm_end_r_reg_2 => pre_bm_end_r_reg_0,
      pre_bm_end_r_reg_3 => pre_bm_end_r_reg_1,
      pre_passing_open_bank_ns => pre_passing_open_bank_ns,
      pre_passing_open_bank_r_reg_0 => pre_passing_open_bank_r_reg,
      pre_wait_r => pre_wait_r,
      q_entry_ns(0) => q_entry_ns(0),
      \q_entry_r_reg[0]_0\ => bank_queue0_n_18,
      \q_entry_r_reg[0]_1\ => \q_entry_r_reg[0]\,
      \q_entry_r_reg[0]_2\(2 downto 0) => \q_entry_r_reg[0]_0\(2 downto 0),
      \q_entry_r_reg[0]_3\(2 downto 0) => \q_entry_r_reg[0]_1\(2 downto 0),
      \q_entry_r_reg[0]_4\(0) => \q_entry_r_reg[0]_2\(0),
      \q_entry_r_reg[0]_5\ => \q_entry_r_reg[0]_3\,
      \q_entry_r_reg[0]_6\ => \q_entry_r_reg[0]_4\,
      \q_entry_r_reg[0]_7\ => \q_entry_r_reg[0]_5\,
      \q_entry_r_reg[1]_0\ => ofs_rdy_r_reg,
      \q_entry_r_reg[1]_1\ => \q_entry_r_reg[1]\,
      \q_entry_r_reg[1]_2\ => \q_entry_r_reg[1]_0\,
      \q_entry_r_reg[1]_3\ => \q_entry_r_reg[1]_1\,
      q_has_priority => q_has_priority,
      q_has_rd => q_has_rd,
      q_has_rd_r_reg_0 => \^rb_hit_busy_r\(0),
      q_has_rd_r_reg_1 => q_has_rd_r_reg,
      q_has_rd_r_reg_2 => q_has_rd_r_reg_0,
      \ras_timer_r[2]_i_3__2_0\ => \ras_timer_r[2]_i_3__2\,
      \ras_timer_r[2]_i_3__2_1\ => \ras_timer_r[2]_i_3__2_0\,
      \ras_timer_r[2]_i_3__2_2\ => \ras_timer_r[2]_i_3__2_1\,
      \ras_timer_r_reg[0]\ => \^ras_timer_r_reg[2]\,
      \ras_timer_r_reg[0]_0\ => \ras_timer_r_reg[0]\,
      \ras_timer_r_reg[0]_1\ => \ras_timer_r_reg[0]_0\,
      \ras_timer_r_reg[0]_2\ => \ras_timer_r_reg[0]_1\,
      \ras_timer_r_reg[1]\ => \^bm_end_r1_reg\,
      \ras_timer_r_reg[1]_0\ => \ras_timer_r_reg[1]\,
      \ras_timer_r_reg[1]_1\ => \ras_timer_r_reg[1]_0\,
      \ras_timer_r_reg[1]_2\ => \ras_timer_r_reg[1]_1\,
      \ras_timer_r_reg[2]\ => \^ras_timer_r_reg[2]_0\,
      \ras_timer_r_reg[2]_0\ => \ras_timer_r_reg[2]_1\,
      \ras_timer_r_reg[2]_1\ => \ras_timer_r_reg[2]_2\,
      \ras_timer_r_reg[2]_2\ => \ras_timer_r_reg[2]_3\,
      ras_timer_zero_r => ras_timer_zero_r,
      \rb_hit_busies.rb_hit_busies_r_lcl_reg[1]_0\ => \rb_hit_busies.rb_hit_busies_r_lcl_reg[1]\,
      \rb_hit_busies.rb_hit_busies_r_lcl_reg[1]_1\ => \rb_hit_busies.rb_hit_busies_r_lcl_reg[1]_0\,
      \rb_hit_busies.rb_hit_busies_r_lcl_reg[1]_2\ => \rb_hit_busies.rb_hit_busies_r_lcl_reg[1]_1\,
      \rb_hit_busies.rb_hit_busies_r_lcl_reg[2]_0\ => \rb_hit_busies.rb_hit_busies_r_lcl_reg[2]\,
      \rb_hit_busies.rb_hit_busies_r_lcl_reg[2]_1\ => \rb_hit_busies.rb_hit_busies_r_lcl_reg[2]_0\,
      \rb_hit_busies.rb_hit_busies_r_lcl_reg[3]_0\ => \rb_hit_busies.rb_hit_busies_r_lcl_reg[3]\,
      \rb_hit_busies.rb_hit_busies_r_lcl_reg[3]_1\ => \rb_hit_busies.rb_hit_busies_r_lcl_reg[3]_0\,
      req_wr_r(0) => req_wr_r(0),
      row_hit_r => row_hit_r,
      \rstdiv0_sync_r1_reg_rep__12\ => \^rstdiv0_sync_r1_reg_rep__12\,
      \rstdiv0_sync_r1_reg_rep__12_0\(0) => D(0),
      set_order_q => set_order_q,
      tail_r => tail_r,
      wait_for_maint_r_lcl_reg_0 => \^wait_for_maint_r_lcl_reg\,
      wait_for_maint_r_lcl_reg_1 => bank_queue0_n_14,
      wait_for_maint_r_lcl_reg_2 => wait_for_maint_r_lcl_reg_0,
      wait_for_maint_r_lcl_reg_3 => wait_for_maint_r_lcl_reg_1,
      was_wr => was_wr
    );
bank_state0: entity work.mig_7series_nosysclock_mig_7series_v4_2_bank_state
     port map (
      CLK => CLK,
      D(2 downto 0) => ras_timer_passed_ns(2 downto 0),
      Q(1 downto 0) => Q(1 downto 0),
      act_this_rank_r(0) => act_this_rank_r(0),
      act_wait_ns => act_wait_ns,
      act_wait_r_lcl_reg_0 => \^row_cmd_wr\(0),
      auto_pre_r => \^auto_pre_r\,
      auto_pre_r_lcl_reg => q_has_rd_r_reg_0,
      bm_end(0) => \^bm_end\(0),
      bm_end_r1 => \^bm_end_r1\,
      bm_end_r1_reg_0 => \^bm_end_r1_reg\,
      col_wait_r => col_wait_r,
      col_wait_r_reg_0 => col_wait_r_reg,
      col_wait_r_reg_1 => bank_queue0_n_18,
      \compute_tail.tail_r_lcl_reg\ => bank_state0_n_18,
      demand_act_priority_r => \^demand_act_priority_r\,
      demand_act_priority_r_reg_0 => bank_queue0_n_14,
      demand_priority_r_0 => demand_priority_r_0,
      demand_priority_r_reg_0 => demand_priority_r,
      demand_priority_r_reg_1 => demand_priority_r_reg,
      demand_priority_r_reg_2 => \^rstdiv0_sync_r1_reg_rep__12\,
      demand_priority_r_reg_3 => bank_compare0_n_14,
      demanded_prior_r_1 => demanded_prior_r_1,
      demanded_prior_r_reg_0 => demanded_prior_r,
      demanded_prior_r_reg_1 => demanded_prior_r_reg,
      ofs_rdy_r => ofs_rdy_r,
      ofs_rdy_r0 => ofs_rdy_r0,
      ofs_rdy_r_reg_0 => ofs_rdy_r_reg,
      override_demand_r => override_demand_r,
      override_demand_r_reg => override_demand_r_reg,
      p_15_in => p_15_in,
      pass_open_bank_r => pass_open_bank_r,
      pre_bm_end_ns => pre_bm_end_ns,
      pre_passing_open_bank_ns => pre_passing_open_bank_ns,
      pre_wait_r => pre_wait_r,
      pre_wait_r_reg_0 => bank_compare0_n_8,
      q_has_priority => q_has_priority,
      q_has_rd => q_has_rd,
      \ras_timer_r_reg[2]_0\ => \^ras_timer_r_reg[2]\,
      \ras_timer_r_reg[2]_1\ => \^ras_timer_r_reg[2]_0\,
      ras_timer_zero_r => ras_timer_zero_r,
      ras_timer_zero_r_reg_0 => ras_timer_zero_r_reg,
      ras_timer_zero_r_reg_1 => bank_compare0_n_17,
      ras_timer_zero_r_reg_2 => ras_timer_zero_r_reg_0,
      rb_hit_busy_r(0) => \^rb_hit_busy_r\(0),
      rd_this_rank_r(0) => rd_this_rank_r(0),
      \rd_this_rank_r_reg[0]_0\ => \^rd_wr_r\(0),
      req_priority_r => req_priority_r,
      req_wr_r(0) => req_wr_r(0),
      \rp_timer.rp_timer_r_reg[0]_0\(0) => \rp_timer.rp_timer_r_reg[0]\(0),
      \rtp_timer_r_reg[0]_0\ => \rtp_timer_r_reg[0]\,
      \rtp_timer_r_reg[1]_0\ => \rtp_timer_r_reg[1]\,
      start_wtp_timer0 => start_wtp_timer0,
      \starve_limit_cntr_r_reg[0]_0\ => \starve_limit_cntr_r_reg[0]\,
      tail_r => tail_r,
      wr_this_rank_r(0) => wr_this_rank_r(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \mig_7series_nosysclock_mig_7series_v4_2_bank_cntrl__parameterized0\ is
  port (
    idle_r_lcl_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    req_periodic_rd_r : out STD_LOGIC_VECTOR ( 0 to 0 );
    rd_wr_r : out STD_LOGIC_VECTOR ( 0 to 0 );
    req_wr_r_lcl_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    rb_hit_busy_r_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    bm_end_r1_reg : out STD_LOGIC;
    row_cmd_wr : out STD_LOGIC_VECTOR ( 0 to 0 );
    demand_act_priority_r : out STD_LOGIC;
    act_this_rank_r : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_15_in : out STD_LOGIC;
    demand_priority_r : out STD_LOGIC;
    demanded_prior_r : out STD_LOGIC;
    ofs_rdy_r : out STD_LOGIC;
    wr_this_rank_r : out STD_LOGIC_VECTOR ( 0 to 0 );
    rd_this_rank_r : out STD_LOGIC_VECTOR ( 0 to 0 );
    \rstdiv0_sync_r1_reg_rep__13\ : out STD_LOGIC;
    wait_for_maint_r_lcl_reg : out STD_LOGIC;
    auto_pre_r : out STD_LOGIC;
    ordered_r_lcl_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    pre_bm_end_r_reg : out STD_LOGIC;
    idle_r_lcl_reg_0 : out STD_LOGIC;
    idle_r_lcl_reg_1 : out STD_LOGIC;
    granted_col_ns : out STD_LOGIC;
    rd_wr_r_lcl_reg : out STD_LOGIC;
    \ras_timer_r_reg[1]\ : out STD_LOGIC;
    bm_end_r1_reg_0 : out STD_LOGIC;
    \ras_timer_r_reg[2]\ : out STD_LOGIC;
    \rstdiv0_sync_r1_reg_rep__12\ : out STD_LOGIC;
    \maint_controller.maint_rdy\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q_entry_r_reg[0]\ : out STD_LOGIC;
    pre_bm_end_r_reg_0 : out STD_LOGIC;
    req_wr_r_lcl_reg_0 : out STD_LOGIC;
    idle_r_lcl_reg_2 : out STD_LOGIC;
    pre_passing_open_bank_r_reg : out STD_LOGIC;
    \grant_r_reg[1]\ : out STD_LOGIC;
    \req_row_r_lcl_reg[15]\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    demanded_prior_r_reg : out STD_LOGIC;
    demand_priority_r_reg : out STD_LOGIC;
    \req_data_buf_addr_r_reg[3]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    req_bank_r : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \req_col_r_reg[9]\ : out STD_LOGIC_VECTOR ( 9 downto 0 );
    CLK : in STD_LOGIC;
    periodic_rd_insert : in STD_LOGIC;
    req_wr_r_lcl0 : in STD_LOGIC;
    hi_priority : in STD_LOGIC;
    rb_hit_busy_r_reg_0 : in STD_LOGIC;
    head_r_lcl_reg : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ofs_rdy_r_reg : in STD_LOGIC;
    ofs_rdy_r0 : in STD_LOGIC;
    wait_for_maint_r_lcl_reg_0 : in STD_LOGIC;
    wait_for_maint_r_lcl_reg_1 : in STD_LOGIC;
    row_hit_r_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    \compute_tail.tail_r_lcl_reg\ : in STD_LOGIC;
    \compute_tail.tail_r_lcl_reg_0\ : in STD_LOGIC;
    head_r_lcl_reg_0 : in STD_LOGIC;
    \rp_timer.rp_timer_r_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    pre_wait_r_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rb_hit_busy_r : in STD_LOGIC_VECTOR ( 2 downto 0 );
    q_has_rd_r_reg : in STD_LOGIC;
    q_has_rd_r_reg_0 : in STD_LOGIC;
    was_wr : in STD_LOGIC;
    idle_r : in STD_LOGIC_VECTOR ( 2 downto 0 );
    granted_col_r_reg : in STD_LOGIC;
    granted_col_r_reg_0 : in STD_LOGIC;
    granted_col_r_reg_1 : in STD_LOGIC;
    \rtp_timer_r_reg[1]\ : in STD_LOGIC;
    granted_col_r_reg_2 : in STD_LOGIC;
    granted_col_r_reg_3 : in STD_LOGIC;
    granted_col_r_reg_4 : in STD_LOGIC;
    ras_timer_zero_r_reg : in STD_LOGIC;
    ras_timer_zero_r_reg_0 : in STD_LOGIC;
    ras_timer_zero_r_reg_1 : in STD_LOGIC;
    req_bank_rdy_r_reg : in STD_LOGIC;
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[2]\ : in STD_LOGIC;
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[3]\ : in STD_LOGIC;
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[4]\ : in STD_LOGIC;
    \maint_controller.maint_rdy_r1_reg\ : in STD_LOGIC;
    \maint_controller.maint_rdy_r1_reg_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \maint_controller.maint_hit_busies_r_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \maint_controller.maint_hit_busies_r_reg[1]_0\ : in STD_LOGIC;
    rd_wr_r_lcl_reg_0 : in STD_LOGIC;
    head_r_lcl_reg_1 : in STD_LOGIC;
    head_r_lcl_reg_2 : in STD_LOGIC;
    \q_entry_r_reg[0]_0\ : in STD_LOGIC;
    accept_internal_r : in STD_LOGIC;
    \compute_tail.tail_r_lcl_reg_1\ : in STD_LOGIC;
    app_en_r2 : in STD_LOGIC;
    \compute_tail.tail_r_lcl_reg_2\ : in STD_LOGIC;
    \ras_timer_r[2]_i_3__1\ : in STD_LOGIC;
    \ras_timer_r[2]_i_3__1_0\ : in STD_LOGIC;
    \ras_timer_r[2]_i_3__1_1\ : in STD_LOGIC;
    \q_entry_r[1]_i_7__0\ : in STD_LOGIC;
    app_hi_pri_r2 : in STD_LOGIC;
    auto_pre_r_lcl_reg : in STD_LOGIC;
    \ras_timer_r_reg[0]\ : in STD_LOGIC;
    \ras_timer_r_reg[0]_0\ : in STD_LOGIC;
    \ras_timer_r_reg[0]_1\ : in STD_LOGIC;
    \ras_timer_r_reg[1]_0\ : in STD_LOGIC;
    \ras_timer_r_reg[1]_1\ : in STD_LOGIC;
    \ras_timer_r_reg[1]_2\ : in STD_LOGIC;
    \ras_timer_r_reg[2]_0\ : in STD_LOGIC;
    \ras_timer_r_reg[2]_1\ : in STD_LOGIC;
    \ras_timer_r_reg[2]_2\ : in STD_LOGIC;
    maint_req_r : in STD_LOGIC;
    pass_open_bank_r_lcl_reg : in STD_LOGIC;
    pass_open_bank_r_lcl_reg_0 : in STD_LOGIC;
    pass_open_bank_r_lcl_reg_1 : in STD_LOGIC;
    granted_row_r_reg : in STD_LOGIC;
    granted_row_r_reg_0 : in STD_LOGIC;
    \grant_r[3]_i_3__0\ : in STD_LOGIC;
    \grant_r[3]_i_3__0_0\ : in STD_LOGIC;
    row : in STD_LOGIC_VECTOR ( 15 downto 0 );
    demanded_prior_r_reg_0 : in STD_LOGIC;
    demand_priority_r_0 : in STD_LOGIC;
    demanded_prior_r_1 : in STD_LOGIC;
    \starve_limit_cntr_r_reg[0]\ : in STD_LOGIC;
    \rtp_timer_r_reg[0]\ : in STD_LOGIC;
    \req_data_buf_addr_r_reg[3]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    bank : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \req_col_r_reg[9]_0\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[3]_0\ : in STD_LOGIC;
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[2]_0\ : in STD_LOGIC;
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[4]_0\ : in STD_LOGIC;
    q_entry_ns : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q_entry_r_reg[0]_1\ : in STD_LOGIC;
    \order_q_r_reg[1]\ : in STD_LOGIC;
    \order_q_r_reg[0]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \mig_7series_nosysclock_mig_7series_v4_2_bank_cntrl__parameterized0\ : entity is "mig_7series_v4_2_bank_cntrl";
end \mig_7series_nosysclock_mig_7series_v4_2_bank_cntrl__parameterized0\;

architecture STRUCTURE of \mig_7series_nosysclock_mig_7series_v4_2_bank_cntrl__parameterized0\ is
  signal \^auto_pre_r\ : STD_LOGIC;
  signal bank_compare0_n_6 : STD_LOGIC;
  signal bank_compare0_n_7 : STD_LOGIC;
  signal bank_compare0_n_8 : STD_LOGIC;
  signal bank_compare0_n_9 : STD_LOGIC;
  signal bank_queue0_n_12 : STD_LOGIC;
  signal bank_queue0_n_20 : STD_LOGIC;
  signal bank_queue0_n_25 : STD_LOGIC;
  signal bank_queue0_n_30 : STD_LOGIC;
  signal bank_state0_n_18 : STD_LOGIC;
  signal bank_state0_n_22 : STD_LOGIC;
  signal bank_state0_n_5 : STD_LOGIC;
  signal bm_end : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \^bm_end_r1_reg_0\ : STD_LOGIC;
  signal col_wait_r : STD_LOGIC;
  signal \^demand_act_priority_r\ : STD_LOGIC;
  signal demand_priority_ns : STD_LOGIC;
  signal idle_ns : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \^idle_r_lcl_reg\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^idle_r_lcl_reg_0\ : STD_LOGIC;
  signal \^ordered_r_lcl_reg\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^p_15_in\ : STD_LOGIC;
  signal pass_open_bank_r : STD_LOGIC;
  signal pre_bm_end_ns : STD_LOGIC;
  signal pre_bm_end_r : STD_LOGIC;
  signal \^pre_bm_end_r_reg\ : STD_LOGIC;
  signal pre_passing_open_bank_ns : STD_LOGIC;
  signal pre_wait_r : STD_LOGIC;
  signal q_has_rd : STD_LOGIC;
  signal ras_timer_passed_ns : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^ras_timer_r_reg[1]\ : STD_LOGIC;
  signal \^ras_timer_r_reg[2]\ : STD_LOGIC;
  signal ras_timer_zero_r : STD_LOGIC;
  signal \^rb_hit_busy_r_reg\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^rd_wr_r\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal req_priority_r : STD_LOGIC;
  signal \^req_wr_r_lcl_reg\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^row_cmd_wr\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal row_hit_r : STD_LOGIC;
  signal \^rstdiv0_sync_r1_reg_rep__12\ : STD_LOGIC;
  signal set_order_q : STD_LOGIC;
  signal start_wtp_timer0 : STD_LOGIC;
  signal tail_r : STD_LOGIC;
  signal \^wait_for_maint_r_lcl_reg\ : STD_LOGIC;
begin
  auto_pre_r <= \^auto_pre_r\;
  bm_end_r1_reg_0 <= \^bm_end_r1_reg_0\;
  demand_act_priority_r <= \^demand_act_priority_r\;
  idle_r_lcl_reg(0) <= \^idle_r_lcl_reg\(0);
  idle_r_lcl_reg_0 <= \^idle_r_lcl_reg_0\;
  ordered_r_lcl_reg(0) <= \^ordered_r_lcl_reg\(0);
  p_15_in <= \^p_15_in\;
  pre_bm_end_r_reg <= \^pre_bm_end_r_reg\;
  \ras_timer_r_reg[1]\ <= \^ras_timer_r_reg[1]\;
  \ras_timer_r_reg[2]\ <= \^ras_timer_r_reg[2]\;
  rb_hit_busy_r_reg(0) <= \^rb_hit_busy_r_reg\(0);
  rd_wr_r(0) <= \^rd_wr_r\(0);
  req_wr_r_lcl_reg(0) <= \^req_wr_r_lcl_reg\(0);
  row_cmd_wr(0) <= \^row_cmd_wr\(0);
  \rstdiv0_sync_r1_reg_rep__12\ <= \^rstdiv0_sync_r1_reg_rep__12\;
  wait_for_maint_r_lcl_reg <= \^wait_for_maint_r_lcl_reg\;
bank_compare0: entity work.mig_7series_nosysclock_mig_7series_v4_2_bank_compare_1
     port map (
      CLK => CLK,
      E(0) => idle_ns(1),
      Q(0) => Q(0),
      bank(2 downto 0) => bank(2 downto 0),
      bm_end(0) => bm_end(1),
      \grant_r_reg[1]\ => bank_compare0_n_9,
      head_r_lcl_reg(0) => head_r_lcl_reg(0),
      hi_priority => hi_priority,
      maint_req_r => maint_req_r,
      ordered_r_lcl_reg => \^idle_r_lcl_reg_0\,
      ordered_r_lcl_reg_0(0) => \^ordered_r_lcl_reg\(0),
      ordered_r_lcl_reg_1 => \rtp_timer_r_reg[1]\,
      pass_open_bank_r => pass_open_bank_r,
      pass_open_bank_r_lcl_reg => bank_compare0_n_7,
      pass_open_bank_r_lcl_reg_0 => \compute_tail.tail_r_lcl_reg_0\,
      pass_open_bank_r_lcl_reg_1 => pre_wait_r_reg,
      pass_open_bank_r_lcl_reg_2 => pass_open_bank_r_lcl_reg,
      pass_open_bank_r_lcl_reg_3 => pass_open_bank_r_lcl_reg_0,
      pass_open_bank_r_lcl_reg_4 => pass_open_bank_r_lcl_reg_1,
      pass_open_bank_r_lcl_reg_5 => \^wait_for_maint_r_lcl_reg\,
      periodic_rd_insert => periodic_rd_insert,
      pre_bm_end_r => pre_bm_end_r,
      pre_wait_r => pre_wait_r,
      \q_entry_r[1]_i_4\ => bank_queue0_n_25,
      rb_hit_busy_r(2 downto 0) => rb_hit_busy_r(2 downto 0),
      rb_hit_busy_r_reg_0 => \^rb_hit_busy_r_reg\(0),
      rb_hit_busy_r_reg_1 => bank_compare0_n_6,
      rb_hit_busy_r_reg_2 => rb_hit_busy_r_reg_0,
      rd_wr_r_lcl_reg_0 => \^rd_wr_r\(0),
      rd_wr_r_lcl_reg_1 => \^rstdiv0_sync_r1_reg_rep__12\,
      rd_wr_r_lcl_reg_2 => rd_wr_r_lcl_reg_0,
      req_bank_r(2 downto 0) => req_bank_r(2 downto 0),
      \req_col_r_reg[9]_0\(9 downto 0) => \req_col_r_reg[9]\(9 downto 0),
      \req_col_r_reg[9]_1\(9 downto 0) => \req_col_r_reg[9]_0\(9 downto 0),
      \req_data_buf_addr_r_reg[0]_0\(0) => \^idle_r_lcl_reg\(0),
      \req_data_buf_addr_r_reg[3]_0\(3 downto 0) => \req_data_buf_addr_r_reg[3]\(3 downto 0),
      \req_data_buf_addr_r_reg[3]_1\(3 downto 0) => \req_data_buf_addr_r_reg[3]_0\(3 downto 0),
      req_periodic_rd_r(0) => req_periodic_rd_r(0),
      req_priority_r => req_priority_r,
      \req_row_r_lcl_reg[15]_0\(15 downto 0) => \req_row_r_lcl_reg[15]\(15 downto 0),
      req_wr_r_lcl0 => req_wr_r_lcl0,
      req_wr_r_lcl_reg_0 => \^req_wr_r_lcl_reg\(0),
      req_wr_r_lcl_reg_1 => bank_compare0_n_8,
      req_wr_r_lcl_reg_2 => req_wr_r_lcl_reg_0,
      row(15 downto 0) => row(15 downto 0),
      row_hit_r => row_hit_r,
      row_hit_r_reg_0(0) => row_hit_r_reg(0),
      set_order_q => set_order_q,
      start_wtp_timer0 => start_wtp_timer0,
      tail_r => tail_r
    );
bank_queue0: entity work.\mig_7series_nosysclock_mig_7series_v4_2_bank_queue__parameterized0\
     port map (
      CLK => CLK,
      D(2 downto 0) => ras_timer_passed_ns(2 downto 0),
      E(0) => idle_ns(1),
      Q(0) => Q(0),
      accept_internal_r => accept_internal_r,
      app_en_r2 => app_en_r2,
      app_hi_pri_r2 => app_hi_pri_r2,
      auto_pre_r_lcl_reg_0 => \^auto_pre_r\,
      auto_pre_r_lcl_reg_1 => bank_state0_n_18,
      auto_pre_r_lcl_reg_2 => auto_pre_r_lcl_reg,
      auto_pre_r_lcl_reg_3 => bank_compare0_n_8,
      col_wait_r => col_wait_r,
      \compute_tail.tail_r_lcl_reg_0\ => \compute_tail.tail_r_lcl_reg\,
      \compute_tail.tail_r_lcl_reg_1\ => \compute_tail.tail_r_lcl_reg_0\,
      \compute_tail.tail_r_lcl_reg_2\ => \compute_tail.tail_r_lcl_reg_1\,
      \compute_tail.tail_r_lcl_reg_3\ => \compute_tail.tail_r_lcl_reg_2\,
      demand_act_priority_r => \^demand_act_priority_r\,
      demand_act_priority_r_reg => \^row_cmd_wr\(0),
      demand_priority_ns => demand_priority_ns,
      demand_priority_r_reg => bank_state0_n_5,
      demand_priority_r_reg_0 => bank_state0_n_22,
      granted_col_ns => granted_col_ns,
      granted_col_r_reg => granted_col_r_reg,
      granted_col_r_reg_0 => granted_col_r_reg_0,
      granted_col_r_reg_1 => granted_col_r_reg_1,
      granted_col_r_reg_2 => granted_col_r_reg_2,
      granted_col_r_reg_3 => granted_col_r_reg_3,
      granted_col_r_reg_4 => granted_col_r_reg_4,
      head_r_lcl_reg_0 => head_r_lcl_reg_0,
      head_r_lcl_reg_1(1 downto 0) => head_r_lcl_reg(1 downto 0),
      head_r_lcl_reg_2 => head_r_lcl_reg_1,
      head_r_lcl_reg_3 => head_r_lcl_reg_2,
      idle_r(2 downto 0) => idle_r(2 downto 0),
      idle_r_lcl_reg_0(0) => \^idle_r_lcl_reg\(0),
      idle_r_lcl_reg_1 => \^idle_r_lcl_reg_0\,
      idle_r_lcl_reg_2 => idle_r_lcl_reg_1,
      idle_r_lcl_reg_3 => idle_r_lcl_reg_2,
      \maint_controller.maint_hit_busies_r_reg[1]\ => \rtp_timer_r_reg[1]\,
      \maint_controller.maint_hit_busies_r_reg[1]_0\(0) => \maint_controller.maint_hit_busies_r_reg[1]\(0),
      \maint_controller.maint_hit_busies_r_reg[1]_1\ => \maint_controller.maint_hit_busies_r_reg[1]_0\,
      \maint_controller.maint_rdy\ => \maint_controller.maint_rdy\,
      \maint_controller.maint_rdy_r1_reg\ => \maint_controller.maint_rdy_r1_reg\,
      \maint_controller.maint_rdy_r1_reg_0\(2 downto 0) => \maint_controller.maint_rdy_r1_reg_0\(2 downto 0),
      \order_q_r_reg[0]_0\ => \order_q_r_reg[0]\,
      \order_q_r_reg[1]_0\ => \order_q_r_reg[1]\,
      ordered_r_lcl_reg_0(0) => \^ordered_r_lcl_reg\(0),
      ordered_r_lcl_reg_1 => bank_compare0_n_9,
      p_15_in => \^p_15_in\,
      pass_open_bank_r => pass_open_bank_r,
      pass_open_bank_r_lcl_reg_0 => bank_compare0_n_7,
      pre_bm_end_ns => pre_bm_end_ns,
      pre_bm_end_r => pre_bm_end_r,
      pre_bm_end_r_reg_0 => \^pre_bm_end_r_reg\,
      pre_bm_end_r_reg_1 => pre_bm_end_r_reg_0,
      pre_passing_open_bank_ns => pre_passing_open_bank_ns,
      pre_passing_open_bank_r_reg_0 => pre_passing_open_bank_r_reg,
      q_entry_ns(0) => q_entry_ns(0),
      \q_entry_r[1]_i_2\ => bank_compare0_n_6,
      \q_entry_r[1]_i_7__0\ => \q_entry_r[1]_i_7__0\,
      \q_entry_r_reg[0]_0\ => bank_queue0_n_20,
      \q_entry_r_reg[0]_1\ => \q_entry_r_reg[0]\,
      \q_entry_r_reg[0]_2\ => \q_entry_r_reg[0]_0\,
      \q_entry_r_reg[0]_3\ => \q_entry_r_reg[0]_1\,
      \q_entry_r_reg[1]_0\ => ofs_rdy_r_reg,
      q_has_rd => q_has_rd,
      q_has_rd_r_reg_0 => q_has_rd_r_reg,
      q_has_rd_r_reg_1 => q_has_rd_r_reg_0,
      q_has_rd_r_reg_2 => \^rb_hit_busy_r_reg\(0),
      q_has_rd_r_reg_3 => \^rd_wr_r\(0),
      q_has_rd_r_reg_4 => \^req_wr_r_lcl_reg\(0),
      q_has_rd_r_reg_5 => pre_wait_r_reg,
      \ras_timer_r[2]_i_3__1_0\ => \ras_timer_r[2]_i_3__1\,
      \ras_timer_r[2]_i_3__1_1\ => \ras_timer_r[2]_i_3__1_0\,
      \ras_timer_r[2]_i_3__1_2\ => \ras_timer_r[2]_i_3__1_1\,
      \ras_timer_r_reg[0]\ => \^ras_timer_r_reg[1]\,
      \ras_timer_r_reg[0]_0\ => \ras_timer_r_reg[0]\,
      \ras_timer_r_reg[0]_1\ => \ras_timer_r_reg[0]_0\,
      \ras_timer_r_reg[0]_2\ => \ras_timer_r_reg[0]_1\,
      \ras_timer_r_reg[1]\ => \^bm_end_r1_reg_0\,
      \ras_timer_r_reg[1]_0\ => \ras_timer_r_reg[1]_0\,
      \ras_timer_r_reg[1]_1\ => \ras_timer_r_reg[1]_1\,
      \ras_timer_r_reg[1]_2\ => \ras_timer_r_reg[1]_2\,
      \ras_timer_r_reg[2]\ => \^ras_timer_r_reg[2]\,
      \ras_timer_r_reg[2]_0\ => \ras_timer_r_reg[2]_0\,
      \ras_timer_r_reg[2]_1\ => \ras_timer_r_reg[2]_1\,
      \ras_timer_r_reg[2]_2\ => \ras_timer_r_reg[2]_2\,
      ras_timer_zero_r => ras_timer_zero_r,
      ras_timer_zero_r_reg => bank_queue0_n_30,
      \rb_hit_busies.rb_hit_busies_r_lcl_reg[2]_0\ => \rb_hit_busies.rb_hit_busies_r_lcl_reg[2]\,
      \rb_hit_busies.rb_hit_busies_r_lcl_reg[2]_1\ => \rb_hit_busies.rb_hit_busies_r_lcl_reg[2]_0\,
      \rb_hit_busies.rb_hit_busies_r_lcl_reg[3]_0\ => bank_queue0_n_25,
      \rb_hit_busies.rb_hit_busies_r_lcl_reg[3]_1\ => \rb_hit_busies.rb_hit_busies_r_lcl_reg[3]\,
      \rb_hit_busies.rb_hit_busies_r_lcl_reg[3]_2\ => \rb_hit_busies.rb_hit_busies_r_lcl_reg[3]_0\,
      \rb_hit_busies.rb_hit_busies_r_lcl_reg[4]_0\ => \rb_hit_busies.rb_hit_busies_r_lcl_reg[4]\,
      \rb_hit_busies.rb_hit_busies_r_lcl_reg[4]_1\ => \rb_hit_busies.rb_hit_busies_r_lcl_reg[4]_0\,
      rd_wr_r_lcl_reg => rd_wr_r_lcl_reg,
      req_bank_rdy_r_reg => req_bank_rdy_r_reg,
      req_priority_r => req_priority_r,
      row_hit_r => row_hit_r,
      \rstdiv0_sync_r1_reg_rep__12\ => \^rstdiv0_sync_r1_reg_rep__12\,
      \rstdiv0_sync_r1_reg_rep__12_0\(0) => D(0),
      \rstdiv0_sync_r1_reg_rep__13\ => \rstdiv0_sync_r1_reg_rep__13\,
      set_order_q => set_order_q,
      tail_r => tail_r,
      wait_for_maint_r_lcl_reg_0 => \^wait_for_maint_r_lcl_reg\,
      wait_for_maint_r_lcl_reg_1 => bank_queue0_n_12,
      wait_for_maint_r_lcl_reg_2 => wait_for_maint_r_lcl_reg_0,
      wait_for_maint_r_lcl_reg_3 => wait_for_maint_r_lcl_reg_1,
      was_wr => was_wr
    );
bank_state0: entity work.\mig_7series_nosysclock_mig_7series_v4_2_bank_state__parameterized0\
     port map (
      CLK => CLK,
      D(2 downto 0) => ras_timer_passed_ns(2 downto 0),
      Q(1 downto 0) => Q(1 downto 0),
      act_this_rank_r(0) => act_this_rank_r(0),
      act_wait_r_lcl_reg_0 => \^row_cmd_wr\(0),
      act_wait_r_lcl_reg_1 => \^pre_bm_end_r_reg\,
      auto_pre_r_lcl_reg => q_has_rd_r_reg_0,
      auto_pre_r_lcl_reg_0(0) => \^rb_hit_busy_r_reg\(0),
      bm_end(0) => bm_end(1),
      bm_end_r1_reg_0 => bm_end_r1_reg,
      bm_end_r1_reg_1 => \^bm_end_r1_reg_0\,
      col_wait_r => col_wait_r,
      col_wait_r_reg_0 => bank_queue0_n_20,
      \compute_tail.tail_r_lcl_reg\ => bank_state0_n_18,
      demand_act_priority_r => \^demand_act_priority_r\,
      demand_act_priority_r_reg_0 => bank_queue0_n_12,
      demand_priority_ns => demand_priority_ns,
      demand_priority_r_0 => demand_priority_r_0,
      \demand_priority_r_i_3__0_0\(0) => \^req_wr_r_lcl_reg\(0),
      demand_priority_r_reg_0 => demand_priority_r,
      demand_priority_r_reg_1 => demand_priority_r_reg,
      demand_priority_r_reg_2 => bank_state0_n_22,
      demanded_prior_r_1 => demanded_prior_r_1,
      demanded_prior_r_reg_0 => demanded_prior_r,
      demanded_prior_r_reg_1 => demanded_prior_r_reg,
      demanded_prior_r_reg_2 => demanded_prior_r_reg_0,
      \grant_r[3]_i_3__0_0\ => \grant_r[3]_i_3__0\,
      \grant_r[3]_i_3__0_1\ => \grant_r[3]_i_3__0_0\,
      \grant_r[3]_i_3__0_2\ => bank_queue0_n_30,
      \grant_r_reg[1]\ => \grant_r_reg[1]\,
      granted_row_r_reg => granted_row_r_reg,
      granted_row_r_reg_0 => granted_row_r_reg_0,
      ofs_rdy_r => ofs_rdy_r,
      ofs_rdy_r0 => ofs_rdy_r0,
      ofs_rdy_r_reg_0 => ofs_rdy_r_reg,
      p_15_in => \^p_15_in\,
      pass_open_bank_r => pass_open_bank_r,
      pre_bm_end_ns => pre_bm_end_ns,
      pre_passing_open_bank_ns => pre_passing_open_bank_ns,
      pre_wait_r => pre_wait_r,
      pre_wait_r_reg_0 => pre_wait_r_reg,
      pre_wait_r_reg_1 => bank_compare0_n_7,
      q_has_rd => q_has_rd,
      \ras_timer_r_reg[1]_0\ => \^ras_timer_r_reg[1]\,
      \ras_timer_r_reg[2]_0\ => \^ras_timer_r_reg[2]\,
      ras_timer_zero_r => ras_timer_zero_r,
      ras_timer_zero_r_reg_0 => ras_timer_zero_r_reg,
      ras_timer_zero_r_reg_1 => ras_timer_zero_r_reg_0,
      ras_timer_zero_r_reg_2 => ras_timer_zero_r_reg_1,
      rd_this_rank_r(0) => rd_this_rank_r(0),
      rd_wr_r(0) => \^rd_wr_r\(0),
      \rp_timer.rp_timer_r_reg[0]_0\ => \^auto_pre_r\,
      \rp_timer.rp_timer_r_reg[0]_1\(0) => \rp_timer.rp_timer_r_reg[0]\(0),
      \rstdiv0_sync_r1_reg_rep__13\ => bank_state0_n_5,
      \rtp_timer_r_reg[0]_0\ => \rtp_timer_r_reg[0]\,
      \rtp_timer_r_reg[1]_0\ => \rtp_timer_r_reg[1]\,
      start_wtp_timer0 => start_wtp_timer0,
      \starve_limit_cntr_r_reg[0]_0\ => \starve_limit_cntr_r_reg[0]\,
      tail_r => tail_r,
      wr_this_rank_r(0) => wr_this_rank_r(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \mig_7series_nosysclock_mig_7series_v4_2_bank_cntrl__parameterized1\ is
  port (
    idle_r : out STD_LOGIC_VECTOR ( 0 to 0 );
    req_periodic_rd_r : out STD_LOGIC_VECTOR ( 0 to 0 );
    rd_wr_r : out STD_LOGIC_VECTOR ( 0 to 0 );
    req_wr_r : out STD_LOGIC_VECTOR ( 0 to 0 );
    rb_hit_busy_r : out STD_LOGIC_VECTOR ( 0 to 0 );
    bm_end_r1_reg : out STD_LOGIC;
    pre_bm_end_r_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    row_cmd_wr : out STD_LOGIC_VECTOR ( 0 to 0 );
    demand_act_priority_r : out STD_LOGIC;
    act_this_rank_r : out STD_LOGIC_VECTOR ( 0 to 0 );
    demand_priority_r : out STD_LOGIC;
    demanded_prior_r : out STD_LOGIC;
    override_demand_r : out STD_LOGIC;
    ofs_rdy_r : out STD_LOGIC;
    wr_this_rank_r : out STD_LOGIC_VECTOR ( 0 to 0 );
    rd_this_rank_r : out STD_LOGIC_VECTOR ( 0 to 0 );
    pre_bm_end_r_reg_0 : out STD_LOGIC;
    wait_for_maint_r_lcl_reg : out STD_LOGIC;
    auto_pre_r : out STD_LOGIC;
    ordered_r_lcl_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    idle_r_lcl_reg : out STD_LOGIC;
    rd_wr_r_lcl_reg : out STD_LOGIC;
    pre_bm_end_r_reg_1 : out STD_LOGIC;
    override_demand_r_reg : out STD_LOGIC;
    override_demand_r_reg_0 : out STD_LOGIC;
    granted_row_ns : out STD_LOGIC;
    auto_pre_r_lcl_reg : out STD_LOGIC;
    rd_wr_r_lcl_reg_0 : out STD_LOGIC;
    \ras_timer_r_reg[1]\ : out STD_LOGIC;
    bm_end_r1_reg_0 : out STD_LOGIC;
    \ras_timer_r_reg[2]\ : out STD_LOGIC;
    \rstdiv0_sync_r1_reg_rep__12\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q_entry_r_reg[1]\ : out STD_LOGIC;
    pre_passing_open_bank_r_reg : out STD_LOGIC;
    \req_row_r_lcl_reg[15]\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    demand_priority_r_reg : out STD_LOGIC;
    ofs_rdy_r0 : out STD_LOGIC;
    ofs_rdy_r0_0 : out STD_LOGIC;
    ofs_rdy_r0_1 : out STD_LOGIC;
    \req_data_buf_addr_r_reg[3]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    req_bank_r : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \req_col_r_reg[9]\ : out STD_LOGIC_VECTOR ( 9 downto 0 );
    CLK : in STD_LOGIC;
    periodic_rd_insert : in STD_LOGIC;
    req_wr_r_lcl0 : in STD_LOGIC;
    hi_priority : in STD_LOGIC;
    rb_hit_busy_r_reg : in STD_LOGIC;
    override_demand_ns : in STD_LOGIC;
    phy_mc_cmd_full_r_reg : in STD_LOGIC;
    phy_mc_cmd_full : in STD_LOGIC;
    phy_mc_ctl_full : in STD_LOGIC;
    wait_for_maint_r_lcl_reg_0 : in STD_LOGIC;
    wait_for_maint_r_lcl_reg_1 : in STD_LOGIC;
    row_hit_r_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    \compute_tail.tail_r_lcl_reg\ : in STD_LOGIC;
    \compute_tail.tail_r_lcl_reg_0\ : in STD_LOGIC;
    head_r_lcl_reg : in STD_LOGIC;
    head_r_lcl_reg_0 : in STD_LOGIC;
    \rp_timer.rp_timer_r_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    req_bank_rdy_r_reg : in STD_LOGIC;
    col_wait_r_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \compute_tail.tail_r_lcl_reg_1\ : in STD_LOGIC;
    \compute_tail.tail_r_lcl_reg_2\ : in STD_LOGIC;
    pre_wait_r_reg : in STD_LOGIC;
    q_has_rd_r_reg : in STD_LOGIC;
    q_has_rd_r_reg_0 : in STD_LOGIC;
    was_wr : in STD_LOGIC;
    demanded_prior_r_reg : in STD_LOGIC;
    demand_priority_r_2 : in STD_LOGIC;
    demanded_prior_r_3 : in STD_LOGIC;
    granted_row_r_reg : in STD_LOGIC;
    granted_row_r_reg_0 : in STD_LOGIC;
    granted_row_r_reg_1 : in STD_LOGIC;
    granted_col_r_reg : in STD_LOGIC;
    granted_col_r_reg_0 : in STD_LOGIC;
    granted_col_r_reg_1 : in STD_LOGIC;
    \ras_timer_r_reg[0]\ : in STD_LOGIC;
    \ras_timer_r_reg[0]_0\ : in STD_LOGIC;
    \ras_timer_r_reg[0]_1\ : in STD_LOGIC;
    \ras_timer_r_reg[1]_0\ : in STD_LOGIC;
    \ras_timer_r_reg[1]_1\ : in STD_LOGIC;
    \ras_timer_r_reg[1]_2\ : in STD_LOGIC;
    \ras_timer_r_reg[2]_0\ : in STD_LOGIC;
    \ras_timer_r_reg[2]_1\ : in STD_LOGIC;
    \ras_timer_r_reg[2]_2\ : in STD_LOGIC;
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[5]\ : in STD_LOGIC;
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[3]\ : in STD_LOGIC;
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[4]\ : in STD_LOGIC;
    \maint_controller.maint_hit_busies_r_reg[2]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \maint_controller.maint_hit_busies_r_reg[2]_0\ : in STD_LOGIC;
    rd_wr_r_lcl_reg_1 : in STD_LOGIC;
    head_r_lcl_reg_1 : in STD_LOGIC;
    head_r_lcl_reg_2 : in STD_LOGIC;
    \q_entry_r_reg[0]\ : in STD_LOGIC;
    accept_internal_r : in STD_LOGIC;
    \compute_tail.tail_r_lcl_reg_3\ : in STD_LOGIC;
    app_en_r2 : in STD_LOGIC;
    \compute_tail.tail_r_lcl_reg_4\ : in STD_LOGIC;
    \ras_timer_r[2]_i_3__0\ : in STD_LOGIC;
    \ras_timer_r[2]_i_3__0_0\ : in STD_LOGIC;
    \ras_timer_r[2]_i_3__0_1\ : in STD_LOGIC;
    bm_end : in STD_LOGIC_VECTOR ( 0 to 0 );
    auto_pre_r_lcl_reg_0 : in STD_LOGIC;
    app_hi_pri_r2 : in STD_LOGIC;
    ras_timer_zero_r_reg : in STD_LOGIC;
    ras_timer_zero_r_reg_0 : in STD_LOGIC;
    maint_req_r : in STD_LOGIC;
    pass_open_bank_r_lcl_reg : in STD_LOGIC;
    pass_open_bank_r_lcl_reg_0 : in STD_LOGIC;
    pass_open_bank_r_lcl_reg_1 : in STD_LOGIC;
    granted_row_r_reg_2 : in STD_LOGIC;
    granted_row_r_reg_3 : in STD_LOGIC;
    row : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ofs_rdy_r_reg : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ofs_rdy_r_reg_0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \starve_limit_cntr_r_reg[0]\ : in STD_LOGIC;
    \rtp_timer_r_reg[0]\ : in STD_LOGIC;
    \req_data_buf_addr_r_reg[3]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    bank : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \req_col_r_reg[9]_0\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[3]_0\ : in STD_LOGIC;
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[5]_0\ : in STD_LOGIC;
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[4]_0\ : in STD_LOGIC;
    \q_entry_r_reg[1]_0\ : in STD_LOGIC;
    \q_entry_r_reg[1]_1\ : in STD_LOGIC;
    \q_entry_r_reg[0]_0\ : in STD_LOGIC;
    \order_q_r_reg[1]\ : in STD_LOGIC;
    \order_q_r_reg[0]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \mig_7series_nosysclock_mig_7series_v4_2_bank_cntrl__parameterized1\ : entity is "mig_7series_v4_2_bank_cntrl";
end \mig_7series_nosysclock_mig_7series_v4_2_bank_cntrl__parameterized1\;

architecture STRUCTURE of \mig_7series_nosysclock_mig_7series_v4_2_bank_cntrl__parameterized1\ is
  signal \^auto_pre_r\ : STD_LOGIC;
  signal bank_compare0_n_6 : STD_LOGIC;
  signal bank_compare0_n_7 : STD_LOGIC;
  signal bank_compare0_n_9 : STD_LOGIC;
  signal bank_queue0_n_14 : STD_LOGIC;
  signal bank_queue0_n_21 : STD_LOGIC;
  signal bank_state0_n_21 : STD_LOGIC;
  signal bank_state0_n_26 : STD_LOGIC;
  signal bank_state0_n_5 : STD_LOGIC;
  signal \^bm_end_r1_reg_0\ : STD_LOGIC;
  signal col_wait_r : STD_LOGIC;
  signal \^demand_act_priority_r\ : STD_LOGIC;
  signal demand_priority_ns : STD_LOGIC;
  signal idle_ns : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \^idle_r\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^idle_r_lcl_reg\ : STD_LOGIC;
  signal p_15_in : STD_LOGIC;
  signal pass_open_bank_r : STD_LOGIC;
  signal pre_bm_end_ns : STD_LOGIC;
  signal pre_bm_end_r : STD_LOGIC;
  signal \^pre_bm_end_r_reg\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal pre_passing_open_bank_ns : STD_LOGIC;
  signal pre_wait_r : STD_LOGIC;
  signal q_has_rd : STD_LOGIC;
  signal ras_timer_passed_ns : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^ras_timer_r_reg[1]\ : STD_LOGIC;
  signal \^ras_timer_r_reg[2]\ : STD_LOGIC;
  signal ras_timer_zero_r : STD_LOGIC;
  signal \^rb_hit_busy_r\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^rd_wr_r\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal req_priority_r : STD_LOGIC;
  signal \^req_wr_r\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^row_cmd_wr\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal row_hit_r : STD_LOGIC;
  signal \^rstdiv0_sync_r1_reg_rep__12\ : STD_LOGIC;
  signal set_order_q : STD_LOGIC;
  signal start_wtp_timer0 : STD_LOGIC;
  signal tail_r : STD_LOGIC;
  signal \^wait_for_maint_r_lcl_reg\ : STD_LOGIC;
begin
  auto_pre_r <= \^auto_pre_r\;
  bm_end_r1_reg_0 <= \^bm_end_r1_reg_0\;
  demand_act_priority_r <= \^demand_act_priority_r\;
  idle_r(0) <= \^idle_r\(0);
  idle_r_lcl_reg <= \^idle_r_lcl_reg\;
  pre_bm_end_r_reg(0) <= \^pre_bm_end_r_reg\(0);
  \ras_timer_r_reg[1]\ <= \^ras_timer_r_reg[1]\;
  \ras_timer_r_reg[2]\ <= \^ras_timer_r_reg[2]\;
  rb_hit_busy_r(0) <= \^rb_hit_busy_r\(0);
  rd_wr_r(0) <= \^rd_wr_r\(0);
  req_wr_r(0) <= \^req_wr_r\(0);
  row_cmd_wr(0) <= \^row_cmd_wr\(0);
  \rstdiv0_sync_r1_reg_rep__12\ <= \^rstdiv0_sync_r1_reg_rep__12\;
  wait_for_maint_r_lcl_reg <= \^wait_for_maint_r_lcl_reg\;
bank_compare0: entity work.mig_7series_nosysclock_mig_7series_v4_2_bank_compare_0
     port map (
      CLK => CLK,
      E(0) => idle_ns(2),
      Q(0) => Q(1),
      bank(2 downto 0) => bank(2 downto 0),
      hi_priority => hi_priority,
      maint_req_r => maint_req_r,
      \order_q_r_reg[1]\ => \^idle_r_lcl_reg\,
      pass_open_bank_r => pass_open_bank_r,
      pass_open_bank_r_lcl_reg => bank_compare0_n_6,
      pass_open_bank_r_lcl_reg_0 => \compute_tail.tail_r_lcl_reg_0\,
      pass_open_bank_r_lcl_reg_1 => pre_wait_r_reg,
      pass_open_bank_r_lcl_reg_2 => pass_open_bank_r_lcl_reg,
      pass_open_bank_r_lcl_reg_3 => pass_open_bank_r_lcl_reg_0,
      pass_open_bank_r_lcl_reg_4 => pass_open_bank_r_lcl_reg_1,
      pass_open_bank_r_lcl_reg_5 => \^wait_for_maint_r_lcl_reg\,
      periodic_rd_insert => periodic_rd_insert,
      pre_bm_end_r => pre_bm_end_r,
      pre_wait_r => pre_wait_r,
      rb_hit_busy_r_reg_0 => \^rb_hit_busy_r\(0),
      rb_hit_busy_r_reg_1 => rb_hit_busy_r_reg,
      rd_wr_r_lcl_reg_0 => \^rd_wr_r\(0),
      rd_wr_r_lcl_reg_1 => bank_compare0_n_9,
      rd_wr_r_lcl_reg_2 => \^rstdiv0_sync_r1_reg_rep__12\,
      rd_wr_r_lcl_reg_3 => rd_wr_r_lcl_reg_1,
      req_bank_r(2 downto 0) => req_bank_r(2 downto 0),
      \req_col_r_reg[9]_0\(9 downto 0) => \req_col_r_reg[9]\(9 downto 0),
      \req_col_r_reg[9]_1\(9 downto 0) => \req_col_r_reg[9]_0\(9 downto 0),
      \req_data_buf_addr_r_reg[0]_0\(0) => \^idle_r\(0),
      \req_data_buf_addr_r_reg[3]_0\(3 downto 0) => \req_data_buf_addr_r_reg[3]\(3 downto 0),
      \req_data_buf_addr_r_reg[3]_1\(3 downto 0) => \req_data_buf_addr_r_reg[3]_0\(3 downto 0),
      req_periodic_rd_r(0) => req_periodic_rd_r(0),
      req_priority_r => req_priority_r,
      \req_row_r_lcl_reg[15]_0\(15 downto 0) => \req_row_r_lcl_reg[15]\(15 downto 0),
      req_wr_r_lcl0 => req_wr_r_lcl0,
      req_wr_r_lcl_reg_0 => \^req_wr_r\(0),
      row(15 downto 0) => row(15 downto 0),
      row_hit_r => row_hit_r,
      row_hit_r_reg_0(0) => row_hit_r_reg(0),
      \rstdiv0_sync_r1_reg_rep__13\ => bank_compare0_n_7,
      set_order_q => set_order_q,
      start_wtp_timer0 => start_wtp_timer0,
      tail_r => tail_r
    );
bank_queue0: entity work.\mig_7series_nosysclock_mig_7series_v4_2_bank_queue__parameterized1\
     port map (
      CLK => CLK,
      D(2 downto 0) => ras_timer_passed_ns(2 downto 0),
      E(0) => idle_ns(2),
      Q(0) => Q(1),
      accept_internal_r => accept_internal_r,
      app_en_r2 => app_en_r2,
      app_hi_pri_r2 => app_hi_pri_r2,
      auto_pre_r_lcl_reg_0 => \^auto_pre_r\,
      auto_pre_r_lcl_reg_1 => auto_pre_r_lcl_reg,
      auto_pre_r_lcl_reg_2 => bank_state0_n_21,
      auto_pre_r_lcl_reg_3 => auto_pre_r_lcl_reg_0,
      auto_pre_r_lcl_reg_4 => bank_compare0_n_7,
      bm_end(0) => bm_end(0),
      bm_end_r1_reg => \^rd_wr_r\(0),
      bm_end_r1_reg_0 => \^req_wr_r\(0),
      col_wait_r => col_wait_r,
      \compute_tail.tail_r_lcl_reg_0\ => \compute_tail.tail_r_lcl_reg\,
      \compute_tail.tail_r_lcl_reg_1\ => \compute_tail.tail_r_lcl_reg_0\,
      \compute_tail.tail_r_lcl_reg_2\ => \compute_tail.tail_r_lcl_reg_1\,
      \compute_tail.tail_r_lcl_reg_3\ => \compute_tail.tail_r_lcl_reg_2\,
      \compute_tail.tail_r_lcl_reg_4\ => \compute_tail.tail_r_lcl_reg_3\,
      \compute_tail.tail_r_lcl_reg_5\ => \compute_tail.tail_r_lcl_reg_4\,
      demand_act_priority_r => \^demand_act_priority_r\,
      demand_act_priority_r_reg => \^row_cmd_wr\(0),
      demand_priority_ns => demand_priority_ns,
      demand_priority_r_reg => bank_state0_n_5,
      demand_priority_r_reg_0 => bank_state0_n_26,
      granted_col_r_reg => granted_col_r_reg,
      granted_col_r_reg_0 => granted_col_r_reg_0,
      granted_col_r_reg_1 => granted_col_r_reg_1,
      granted_row_ns => granted_row_ns,
      granted_row_r_reg => granted_row_r_reg,
      granted_row_r_reg_0 => granted_row_r_reg_0,
      granted_row_r_reg_1 => granted_row_r_reg_1,
      granted_row_r_reg_2 => granted_row_r_reg_2,
      granted_row_r_reg_3 => granted_row_r_reg_3,
      head_r_lcl_reg_0 => head_r_lcl_reg,
      head_r_lcl_reg_1 => head_r_lcl_reg_0,
      head_r_lcl_reg_2 => head_r_lcl_reg_1,
      head_r_lcl_reg_3 => head_r_lcl_reg_2,
      idle_r_lcl_reg_0(0) => \^idle_r\(0),
      idle_r_lcl_reg_1 => \^idle_r_lcl_reg\,
      \maint_controller.maint_hit_busies_r_reg[2]\(0) => \maint_controller.maint_hit_busies_r_reg[2]\(0),
      \maint_controller.maint_hit_busies_r_reg[2]_0\ => \maint_controller.maint_hit_busies_r_reg[2]_0\,
      \order_q_r_reg[0]_0\ => \order_q_r_reg[0]\,
      \order_q_r_reg[1]_0\ => \order_q_r_reg[1]\,
      ordered_r_lcl_reg_0(0) => ordered_r_lcl_reg(0),
      ordered_r_lcl_reg_1 => col_wait_r_reg,
      p_15_in => p_15_in,
      pass_open_bank_r => pass_open_bank_r,
      pass_open_bank_r_lcl_reg_0 => bank_compare0_n_6,
      pre_bm_end_ns => pre_bm_end_ns,
      pre_bm_end_r => pre_bm_end_r,
      pre_bm_end_r_reg_0 => pre_bm_end_r_reg_0,
      pre_bm_end_r_reg_1 => \^pre_bm_end_r_reg\(0),
      pre_bm_end_r_reg_2 => pre_bm_end_r_reg_1,
      pre_passing_open_bank_ns => pre_passing_open_bank_ns,
      pre_passing_open_bank_r_reg_0 => pre_passing_open_bank_r_reg,
      pre_wait_r => pre_wait_r,
      \q_entry_r_reg[0]_0\ => bank_queue0_n_21,
      \q_entry_r_reg[0]_1\ => \q_entry_r_reg[0]\,
      \q_entry_r_reg[0]_2\ => \q_entry_r_reg[0]_0\,
      \q_entry_r_reg[1]_0\ => \q_entry_r_reg[1]\,
      \q_entry_r_reg[1]_1\ => phy_mc_cmd_full_r_reg,
      \q_entry_r_reg[1]_2\ => \q_entry_r_reg[1]_0\,
      \q_entry_r_reg[1]_3\ => \q_entry_r_reg[1]_1\,
      q_has_priority_r_reg_0 => pre_wait_r_reg,
      q_has_rd => q_has_rd,
      q_has_rd_r_reg_0 => q_has_rd_r_reg,
      q_has_rd_r_reg_1 => q_has_rd_r_reg_0,
      q_has_rd_r_reg_2 => \^rb_hit_busy_r\(0),
      \ras_timer_r[2]_i_3__0_0\ => \ras_timer_r[2]_i_3__0\,
      \ras_timer_r[2]_i_3__0_1\ => \ras_timer_r[2]_i_3__0_0\,
      \ras_timer_r[2]_i_3__0_2\ => \ras_timer_r[2]_i_3__0_1\,
      \ras_timer_r_reg[0]\ => \^ras_timer_r_reg[1]\,
      \ras_timer_r_reg[0]_0\ => \ras_timer_r_reg[0]\,
      \ras_timer_r_reg[0]_1\ => \ras_timer_r_reg[0]_0\,
      \ras_timer_r_reg[0]_2\ => \ras_timer_r_reg[0]_1\,
      \ras_timer_r_reg[1]\ => \^bm_end_r1_reg_0\,
      \ras_timer_r_reg[1]_0\ => \ras_timer_r_reg[1]_0\,
      \ras_timer_r_reg[1]_1\ => \ras_timer_r_reg[1]_1\,
      \ras_timer_r_reg[1]_2\ => \ras_timer_r_reg[1]_2\,
      \ras_timer_r_reg[2]\ => \^ras_timer_r_reg[2]\,
      \ras_timer_r_reg[2]_0\ => \ras_timer_r_reg[2]_0\,
      \ras_timer_r_reg[2]_1\ => \ras_timer_r_reg[2]_1\,
      \ras_timer_r_reg[2]_2\ => \ras_timer_r_reg[2]_2\,
      ras_timer_zero_r => ras_timer_zero_r,
      \rb_hit_busies.rb_hit_busies_r_lcl_reg[3]_0\ => \rb_hit_busies.rb_hit_busies_r_lcl_reg[3]\,
      \rb_hit_busies.rb_hit_busies_r_lcl_reg[3]_1\ => \rb_hit_busies.rb_hit_busies_r_lcl_reg[3]_0\,
      \rb_hit_busies.rb_hit_busies_r_lcl_reg[4]_0\ => \rb_hit_busies.rb_hit_busies_r_lcl_reg[4]\,
      \rb_hit_busies.rb_hit_busies_r_lcl_reg[4]_1\ => \rb_hit_busies.rb_hit_busies_r_lcl_reg[4]_0\,
      \rb_hit_busies.rb_hit_busies_r_lcl_reg[5]_0\ => \rb_hit_busies.rb_hit_busies_r_lcl_reg[5]\,
      \rb_hit_busies.rb_hit_busies_r_lcl_reg[5]_1\ => \rb_hit_busies.rb_hit_busies_r_lcl_reg[5]_0\,
      rd_wr_r_lcl_reg => rd_wr_r_lcl_reg,
      rd_wr_r_lcl_reg_0 => rd_wr_r_lcl_reg_0,
      req_bank_rdy_r_reg => req_bank_rdy_r_reg,
      req_priority_r => req_priority_r,
      row_hit_r => row_hit_r,
      \rstdiv0_sync_r1_reg_rep__12\ => \^rstdiv0_sync_r1_reg_rep__12\,
      \rstdiv0_sync_r1_reg_rep__12_0\(0) => D(0),
      set_order_q => set_order_q,
      tail_r => tail_r,
      wait_for_maint_r_lcl_reg_0 => \^wait_for_maint_r_lcl_reg\,
      wait_for_maint_r_lcl_reg_1 => bank_queue0_n_14,
      wait_for_maint_r_lcl_reg_2 => wait_for_maint_r_lcl_reg_0,
      wait_for_maint_r_lcl_reg_3 => wait_for_maint_r_lcl_reg_1,
      was_wr => was_wr
    );
bank_state0: entity work.\mig_7series_nosysclock_mig_7series_v4_2_bank_state__parameterized1\
     port map (
      CLK => CLK,
      D(2 downto 0) => ras_timer_passed_ns(2 downto 0),
      Q(1 downto 0) => Q(1 downto 0),
      act_this_rank_r(0) => act_this_rank_r(0),
      act_wait_r_lcl_reg_0 => \^row_cmd_wr\(0),
      auto_pre_r => \^auto_pre_r\,
      auto_pre_r_lcl_reg => q_has_rd_r_reg_0,
      bm_end_r1_reg_0 => bm_end_r1_reg,
      bm_end_r1_reg_1 => \^bm_end_r1_reg_0\,
      bm_end_r1_reg_2(0) => \^pre_bm_end_r_reg\(0),
      col_wait_r => col_wait_r,
      col_wait_r_reg_0 => col_wait_r_reg,
      col_wait_r_reg_1 => bank_queue0_n_21,
      \compute_tail.tail_r_lcl_reg\ => bank_state0_n_21,
      demand_act_priority_r => \^demand_act_priority_r\,
      demand_act_priority_r_reg_0 => bank_queue0_n_14,
      demand_priority_ns => demand_priority_ns,
      demand_priority_r_2 => demand_priority_r_2,
      demand_priority_r_reg_0 => demand_priority_r,
      demand_priority_r_reg_1 => demand_priority_r_reg,
      demand_priority_r_reg_2 => bank_state0_n_26,
      demanded_prior_r_3 => demanded_prior_r_3,
      demanded_prior_r_reg_0 => demanded_prior_r,
      demanded_prior_r_reg_1 => demanded_prior_r_reg,
      ofs_rdy_r => ofs_rdy_r,
      ofs_rdy_r0 => ofs_rdy_r0,
      ofs_rdy_r0_0 => ofs_rdy_r0_0,
      ofs_rdy_r0_1 => ofs_rdy_r0_1,
      ofs_rdy_r_reg_0(2 downto 0) => ofs_rdy_r_reg(2 downto 0),
      ofs_rdy_r_reg_1(2 downto 0) => ofs_rdy_r_reg_0(2 downto 0),
      override_demand_ns => override_demand_ns,
      override_demand_r => override_demand_r,
      override_demand_r_reg_0 => override_demand_r_reg,
      override_demand_r_reg_1 => override_demand_r_reg_0,
      p_15_in => p_15_in,
      pass_open_bank_r => pass_open_bank_r,
      phy_mc_cmd_full => phy_mc_cmd_full,
      phy_mc_cmd_full_r_reg_0 => phy_mc_cmd_full_r_reg,
      phy_mc_ctl_full => phy_mc_ctl_full,
      pre_bm_end_ns => pre_bm_end_ns,
      pre_passing_open_bank_ns => pre_passing_open_bank_ns,
      pre_wait_r => pre_wait_r,
      pre_wait_r_reg_0 => bank_compare0_n_6,
      pre_wait_r_reg_1 => pre_wait_r_reg,
      q_has_rd => q_has_rd,
      \ras_timer_r_reg[1]_0\ => \^ras_timer_r_reg[1]\,
      \ras_timer_r_reg[2]_0\ => \^ras_timer_r_reg[2]\,
      ras_timer_zero_r => ras_timer_zero_r,
      ras_timer_zero_r_reg_0 => ras_timer_zero_r_reg,
      ras_timer_zero_r_reg_1 => bank_compare0_n_9,
      ras_timer_zero_r_reg_2 => ras_timer_zero_r_reg_0,
      rb_hit_busy_r(0) => \^rb_hit_busy_r\(0),
      rd_this_rank_r(0) => rd_this_rank_r(0),
      \rd_this_rank_r_reg[0]_0\ => \^rd_wr_r\(0),
      req_wr_r(0) => \^req_wr_r\(0),
      \rp_timer.rp_timer_r_reg[0]_0\(0) => \rp_timer.rp_timer_r_reg[0]\(0),
      \rstdiv0_sync_r1_reg_rep__12\ => bank_state0_n_5,
      \rtp_timer_r_reg[0]_0\ => \rtp_timer_r_reg[0]\,
      start_wtp_timer0 => start_wtp_timer0,
      \starve_limit_cntr_r_reg[0]_0\ => \starve_limit_cntr_r_reg[0]\,
      tail_r => tail_r,
      wr_this_rank_r(0) => wr_this_rank_r(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \mig_7series_nosysclock_mig_7series_v4_2_bank_cntrl__parameterized2\ is
  port (
    idle_r : out STD_LOGIC_VECTOR ( 0 to 0 );
    req_periodic_rd_r : out STD_LOGIC_VECTOR ( 0 to 0 );
    rd_wr_r_lcl_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    rb_hit_busy_r : out STD_LOGIC_VECTOR ( 0 to 0 );
    bm_end_r1_reg : out STD_LOGIC;
    row_cmd_wr : out STD_LOGIC_VECTOR ( 0 to 0 );
    demand_act_priority_r : out STD_LOGIC;
    act_this_rank_r : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_15_in : out STD_LOGIC;
    demand_priority_r : out STD_LOGIC;
    demanded_prior_r : out STD_LOGIC;
    ofs_rdy_r : out STD_LOGIC;
    wr_this_rank_r : out STD_LOGIC_VECTOR ( 0 to 0 );
    rd_this_rank_r : out STD_LOGIC_VECTOR ( 0 to 0 );
    \rstdiv0_sync_r1_reg_rep__13\ : out STD_LOGIC;
    wait_for_maint_r_lcl_reg : out STD_LOGIC;
    auto_pre_r : out STD_LOGIC;
    ordered_r_lcl_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    pre_bm_end_r_reg : out STD_LOGIC;
    idle_r_lcl_reg : out STD_LOGIC;
    override_demand_r_reg : out STD_LOGIC;
    rd_wr_r_lcl_reg_0 : out STD_LOGIC;
    \ras_timer_r_reg[1]\ : out STD_LOGIC;
    bm_end_r1_reg_0 : out STD_LOGIC;
    \ras_timer_r_reg[0]\ : out STD_LOGIC;
    \rstdiv0_sync_r1_reg_rep__12\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    rb_hit_busy_r_reg : out STD_LOGIC;
    pre_bm_end_r_reg_0 : out STD_LOGIC;
    pre_passing_open_bank_r_reg : out STD_LOGIC;
    rd_wr_r_lcl_reg_1 : out STD_LOGIC;
    auto_pre_r_lcl_reg : out STD_LOGIC;
    \req_row_r_lcl_reg[15]\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    demand_priority_r_reg : out STD_LOGIC;
    demanded_prior_r_reg : out STD_LOGIC;
    \req_data_buf_addr_r_reg[3]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    req_bank_r : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \req_col_r_reg[9]\ : out STD_LOGIC_VECTOR ( 9 downto 0 );
    CLK : in STD_LOGIC;
    periodic_rd_insert : in STD_LOGIC;
    req_bank_rdy_r_i_2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    req_wr_r_lcl0 : in STD_LOGIC;
    hi_priority : in STD_LOGIC;
    rb_hit_busy_r_reg_0 : in STD_LOGIC;
    \compute_tail.tail_r_lcl_reg\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ofs_rdy_r_reg : in STD_LOGIC;
    ofs_rdy_r0 : in STD_LOGIC;
    wait_for_maint_r_lcl_reg_0 : in STD_LOGIC;
    wait_for_maint_r_lcl_reg_1 : in STD_LOGIC;
    row_hit_r_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    head_r_lcl_reg : in STD_LOGIC;
    \compute_tail.tail_r_lcl_reg_0\ : in STD_LOGIC;
    head_r_lcl_reg_0 : in STD_LOGIC;
    \rp_timer.rp_timer_r_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    col_wait_r_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \head_r_lcl_i_3__2\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    q_has_rd_r_reg : in STD_LOGIC;
    q_has_rd_r_reg_0 : in STD_LOGIC;
    was_wr : in STD_LOGIC;
    override_demand_r : in STD_LOGIC;
    demanded_prior_r_reg_0 : in STD_LOGIC;
    demand_priority_r_0 : in STD_LOGIC;
    granted_col_r_reg : in STD_LOGIC;
    granted_col_r_reg_0 : in STD_LOGIC;
    granted_col_r_reg_1 : in STD_LOGIC;
    \ras_timer_r_reg[0]_0\ : in STD_LOGIC;
    \ras_timer_r_reg[0]_1\ : in STD_LOGIC;
    \ras_timer_r_reg[0]_2\ : in STD_LOGIC;
    \ras_timer_r_reg[1]_0\ : in STD_LOGIC;
    \ras_timer_r_reg[1]_1\ : in STD_LOGIC;
    \ras_timer_r_reg[1]_2\ : in STD_LOGIC;
    \ras_timer_r_reg[2]\ : in STD_LOGIC;
    \ras_timer_r_reg[2]_0\ : in STD_LOGIC;
    \ras_timer_r_reg[2]_1\ : in STD_LOGIC;
    req_bank_rdy_r_reg : in STD_LOGIC;
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[5]\ : in STD_LOGIC;
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[6]\ : in STD_LOGIC;
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[4]\ : in STD_LOGIC;
    \maint_controller.maint_hit_busies_r_reg[3]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \maint_controller.maint_hit_busies_r_reg[3]_0\ : in STD_LOGIC;
    rd_wr_r_lcl_reg_2 : in STD_LOGIC;
    head_r_lcl_reg_1 : in STD_LOGIC;
    \q_entry_r_reg[0]\ : in STD_LOGIC;
    \q_entry_r_reg[1]\ : in STD_LOGIC;
    accept_internal_r : in STD_LOGIC;
    \compute_tail.tail_r_lcl_reg_1\ : in STD_LOGIC;
    app_en_r2 : in STD_LOGIC;
    \compute_tail.tail_r_lcl_reg_2\ : in STD_LOGIC;
    \ras_timer_r[2]_i_3\ : in STD_LOGIC;
    \ras_timer_r[2]_i_3_0\ : in STD_LOGIC;
    \ras_timer_r[2]_i_3_1\ : in STD_LOGIC;
    \head_r_lcl_i_2__0\ : in STD_LOGIC;
    pre_wait_r_reg : in STD_LOGIC;
    app_hi_pri_r2 : in STD_LOGIC;
    auto_pre_r_lcl_reg_0 : in STD_LOGIC;
    rd_wr_r : in STD_LOGIC_VECTOR ( 0 to 0 );
    ras_timer_zero_r_reg : in STD_LOGIC;
    ras_timer_zero_r_reg_0 : in STD_LOGIC;
    maint_req_r : in STD_LOGIC;
    pass_open_bank_r_lcl_reg : in STD_LOGIC;
    pass_open_bank_r_lcl_reg_0 : in STD_LOGIC;
    pass_open_bank_r_lcl_reg_1 : in STD_LOGIC;
    granted_row_r_reg : in STD_LOGIC;
    granted_row_r_reg_0 : in STD_LOGIC;
    row : in STD_LOGIC_VECTOR ( 15 downto 0 );
    demanded_prior_r_1 : in STD_LOGIC;
    \starve_limit_cntr_r_reg[0]\ : in STD_LOGIC;
    \rtp_timer_r_reg[0]\ : in STD_LOGIC;
    \req_data_buf_addr_r_reg[3]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    bank : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \req_col_r_reg[9]_0\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[6]_0\ : in STD_LOGIC;
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[5]_0\ : in STD_LOGIC;
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[4]_0\ : in STD_LOGIC;
    \q_entry_r_reg[1]_0\ : in STD_LOGIC;
    \q_entry_r_reg[0]_0\ : in STD_LOGIC;
    \order_q_r_reg[1]\ : in STD_LOGIC;
    \order_q_r_reg[0]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \mig_7series_nosysclock_mig_7series_v4_2_bank_cntrl__parameterized2\ : entity is "mig_7series_v4_2_bank_cntrl";
end \mig_7series_nosysclock_mig_7series_v4_2_bank_cntrl__parameterized2\;

architecture STRUCTURE of \mig_7series_nosysclock_mig_7series_v4_2_bank_cntrl__parameterized2\ is
  signal \^auto_pre_r\ : STD_LOGIC;
  signal bank_compare0_n_11 : STD_LOGIC;
  signal bank_compare0_n_6 : STD_LOGIC;
  signal bank_compare0_n_7 : STD_LOGIC;
  signal bank_queue0_n_12 : STD_LOGIC;
  signal bank_queue0_n_18 : STD_LOGIC;
  signal bank_state0_n_19 : STD_LOGIC;
  signal bank_state0_n_22 : STD_LOGIC;
  signal bank_state0_n_5 : STD_LOGIC;
  signal bm_end : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \^bm_end_r1_reg_0\ : STD_LOGIC;
  signal col_wait_r : STD_LOGIC;
  signal \^demand_act_priority_r\ : STD_LOGIC;
  signal demand_priority_ns : STD_LOGIC;
  signal idle_ns : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \^idle_r\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^idle_r_lcl_reg\ : STD_LOGIC;
  signal \^p_15_in\ : STD_LOGIC;
  signal pass_open_bank_r : STD_LOGIC;
  signal pre_bm_end_ns : STD_LOGIC;
  signal pre_bm_end_r : STD_LOGIC;
  signal \^pre_bm_end_r_reg\ : STD_LOGIC;
  signal pre_passing_open_bank_ns : STD_LOGIC;
  signal pre_wait_r : STD_LOGIC;
  signal q_has_rd : STD_LOGIC;
  signal ras_timer_passed_ns : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^ras_timer_r_reg[0]\ : STD_LOGIC;
  signal \^ras_timer_r_reg[1]\ : STD_LOGIC;
  signal ras_timer_zero_r : STD_LOGIC;
  signal \^rb_hit_busy_r\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^rb_hit_busy_r_reg\ : STD_LOGIC;
  signal \^rd_wr_r_lcl_reg\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal req_priority_r : STD_LOGIC;
  signal req_wr_r : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \^row_cmd_wr\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal row_hit_r : STD_LOGIC;
  signal \^rstdiv0_sync_r1_reg_rep__12\ : STD_LOGIC;
  signal set_order_q : STD_LOGIC;
  signal start_wtp_timer0 : STD_LOGIC;
  signal tail_r : STD_LOGIC;
  signal \^wait_for_maint_r_lcl_reg\ : STD_LOGIC;
begin
  auto_pre_r <= \^auto_pre_r\;
  bm_end_r1_reg_0 <= \^bm_end_r1_reg_0\;
  demand_act_priority_r <= \^demand_act_priority_r\;
  idle_r(0) <= \^idle_r\(0);
  idle_r_lcl_reg <= \^idle_r_lcl_reg\;
  p_15_in <= \^p_15_in\;
  pre_bm_end_r_reg <= \^pre_bm_end_r_reg\;
  \ras_timer_r_reg[0]\ <= \^ras_timer_r_reg[0]\;
  \ras_timer_r_reg[1]\ <= \^ras_timer_r_reg[1]\;
  rb_hit_busy_r(0) <= \^rb_hit_busy_r\(0);
  rb_hit_busy_r_reg <= \^rb_hit_busy_r_reg\;
  rd_wr_r_lcl_reg(0) <= \^rd_wr_r_lcl_reg\(0);
  row_cmd_wr(0) <= \^row_cmd_wr\(0);
  \rstdiv0_sync_r1_reg_rep__12\ <= \^rstdiv0_sync_r1_reg_rep__12\;
  wait_for_maint_r_lcl_reg <= \^wait_for_maint_r_lcl_reg\;
bank_compare0: entity work.mig_7series_nosysclock_mig_7series_v4_2_bank_compare
     port map (
      CLK => CLK,
      E(0) => idle_ns(3),
      Q(1 downto 0) => Q(2 downto 1),
      bank(2 downto 0) => bank(2 downto 0),
      bm_end(0) => bm_end(3),
      \head_r_lcl_i_3__2\(2 downto 0) => \head_r_lcl_i_3__2\(2 downto 0),
      hi_priority => hi_priority,
      maint_req_r => maint_req_r,
      \order_q_r_reg[1]\ => \^idle_r_lcl_reg\,
      pass_open_bank_r => pass_open_bank_r,
      pass_open_bank_r_lcl_reg => bank_compare0_n_6,
      pass_open_bank_r_lcl_reg_0 => \compute_tail.tail_r_lcl_reg_0\,
      pass_open_bank_r_lcl_reg_1 => pre_wait_r_reg,
      pass_open_bank_r_lcl_reg_2 => pass_open_bank_r_lcl_reg,
      pass_open_bank_r_lcl_reg_3 => pass_open_bank_r_lcl_reg_0,
      pass_open_bank_r_lcl_reg_4 => pass_open_bank_r_lcl_reg_1,
      pass_open_bank_r_lcl_reg_5 => \^wait_for_maint_r_lcl_reg\,
      periodic_rd_insert => periodic_rd_insert,
      pre_bm_end_r => pre_bm_end_r,
      pre_wait_r => pre_wait_r,
      rb_hit_busy_r_reg_0 => \^rb_hit_busy_r\(0),
      rb_hit_busy_r_reg_1 => \^rb_hit_busy_r_reg\,
      rb_hit_busy_r_reg_2 => rb_hit_busy_r_reg_0,
      rd_wr_r(0) => rd_wr_r(0),
      rd_wr_r_lcl_reg_0 => \^rd_wr_r_lcl_reg\(0),
      rd_wr_r_lcl_reg_1 => rd_wr_r_lcl_reg_1,
      rd_wr_r_lcl_reg_2 => bank_compare0_n_11,
      rd_wr_r_lcl_reg_3 => \^rstdiv0_sync_r1_reg_rep__12\,
      rd_wr_r_lcl_reg_4 => rd_wr_r_lcl_reg_2,
      req_bank_r(2 downto 0) => req_bank_r(2 downto 0),
      req_bank_rdy_r_i_2(0) => req_bank_rdy_r_i_2(0),
      \req_col_r_reg[9]_0\(9 downto 0) => \req_col_r_reg[9]\(9 downto 0),
      \req_col_r_reg[9]_1\(9 downto 0) => \req_col_r_reg[9]_0\(9 downto 0),
      \req_data_buf_addr_r_reg[0]_0\(0) => \^idle_r\(0),
      \req_data_buf_addr_r_reg[3]_0\(3 downto 0) => \req_data_buf_addr_r_reg[3]\(3 downto 0),
      \req_data_buf_addr_r_reg[3]_1\(3 downto 0) => \req_data_buf_addr_r_reg[3]_0\(3 downto 0),
      req_periodic_rd_r(0) => req_periodic_rd_r(0),
      req_priority_r => req_priority_r,
      \req_row_r_lcl_reg[15]_0\(15 downto 0) => \req_row_r_lcl_reg[15]\(15 downto 0),
      req_wr_r(0) => req_wr_r(3),
      req_wr_r_lcl0 => req_wr_r_lcl0,
      req_wr_r_lcl_reg_0 => bank_compare0_n_7,
      row(15 downto 0) => row(15 downto 0),
      row_hit_r => row_hit_r,
      row_hit_r_reg_0(0) => row_hit_r_reg(0),
      set_order_q => set_order_q,
      start_wtp_timer0 => start_wtp_timer0,
      tail_r => tail_r
    );
bank_queue0: entity work.\mig_7series_nosysclock_mig_7series_v4_2_bank_queue__parameterized2\
     port map (
      CLK => CLK,
      D(2 downto 0) => ras_timer_passed_ns(2 downto 0),
      E(0) => idle_ns(3),
      Q(0) => Q(2),
      accept_internal_r => accept_internal_r,
      app_en_r2 => app_en_r2,
      app_hi_pri_r2 => app_hi_pri_r2,
      auto_pre_r_lcl_reg_0 => \^auto_pre_r\,
      auto_pre_r_lcl_reg_1 => auto_pre_r_lcl_reg,
      auto_pre_r_lcl_reg_2 => bank_state0_n_19,
      auto_pre_r_lcl_reg_3 => auto_pre_r_lcl_reg_0,
      auto_pre_r_lcl_reg_4 => bank_compare0_n_7,
      col_wait_r => col_wait_r,
      \compute_tail.tail_r_lcl_reg_0\ => \compute_tail.tail_r_lcl_reg_0\,
      \compute_tail.tail_r_lcl_reg_1\ => \compute_tail.tail_r_lcl_reg_1\,
      \compute_tail.tail_r_lcl_reg_2\ => \compute_tail.tail_r_lcl_reg_2\,
      \compute_tail.tail_r_lcl_reg_3\(1 downto 0) => \compute_tail.tail_r_lcl_reg\(1 downto 0),
      demand_act_priority_r => \^demand_act_priority_r\,
      demand_act_priority_r_reg => \^row_cmd_wr\(0),
      demand_priority_ns => demand_priority_ns,
      demand_priority_r_reg => bank_state0_n_5,
      demand_priority_r_reg_0 => bank_state0_n_22,
      granted_col_r_reg => granted_col_r_reg,
      granted_col_r_reg_0 => granted_col_r_reg_0,
      granted_col_r_reg_1 => granted_col_r_reg_1,
      granted_row_r_reg => granted_row_r_reg,
      granted_row_r_reg_0 => granted_row_r_reg_0,
      \head_r_lcl_i_2__0_0\ => \head_r_lcl_i_2__0\,
      head_r_lcl_reg_0 => head_r_lcl_reg,
      head_r_lcl_reg_1 => head_r_lcl_reg_0,
      head_r_lcl_reg_2 => head_r_lcl_reg_1,
      head_r_lcl_reg_3 => \^rb_hit_busy_r_reg\,
      idle_r_lcl_reg_0(0) => \^idle_r\(0),
      idle_r_lcl_reg_1 => \^idle_r_lcl_reg\,
      \maint_controller.maint_hit_busies_r_reg[3]\(0) => \maint_controller.maint_hit_busies_r_reg[3]\(0),
      \maint_controller.maint_hit_busies_r_reg[3]_0\ => \maint_controller.maint_hit_busies_r_reg[3]_0\,
      \order_q_r_reg[0]_0\ => \order_q_r_reg[0]\,
      \order_q_r_reg[1]_0\ => \order_q_r_reg[1]\,
      ordered_r_lcl_reg_0(0) => ordered_r_lcl_reg(0),
      ordered_r_lcl_reg_1 => col_wait_r_reg,
      p_15_in => \^p_15_in\,
      pass_open_bank_r => pass_open_bank_r,
      pass_open_bank_r_lcl_reg_0 => bank_compare0_n_6,
      pre_bm_end_ns => pre_bm_end_ns,
      pre_bm_end_r => pre_bm_end_r,
      pre_bm_end_r_reg_0 => \^pre_bm_end_r_reg\,
      pre_bm_end_r_reg_1 => pre_bm_end_r_reg_0,
      pre_passing_open_bank_ns => pre_passing_open_bank_ns,
      pre_passing_open_bank_r_reg_0 => pre_passing_open_bank_r_reg,
      pre_wait_r => pre_wait_r,
      \q_entry_r[1]_i_3__1_0\(2 downto 0) => \head_r_lcl_i_3__2\(2 downto 0),
      \q_entry_r_reg[0]_0\ => bank_queue0_n_18,
      \q_entry_r_reg[0]_1\ => \q_entry_r_reg[0]\,
      \q_entry_r_reg[0]_2\ => \q_entry_r_reg[0]_0\,
      \q_entry_r_reg[1]_0\ => ofs_rdy_r_reg,
      \q_entry_r_reg[1]_1\ => \q_entry_r_reg[1]\,
      \q_entry_r_reg[1]_2\ => \q_entry_r_reg[1]_0\,
      q_has_rd => q_has_rd,
      q_has_rd_r_reg_0 => \^rb_hit_busy_r\(0),
      q_has_rd_r_reg_1 => q_has_rd_r_reg,
      q_has_rd_r_reg_2 => q_has_rd_r_reg_0,
      q_has_rd_r_reg_3 => \^rd_wr_r_lcl_reg\(0),
      q_has_rd_r_reg_4 => pre_wait_r_reg,
      \ras_timer_r[2]_i_3_0\ => \ras_timer_r[2]_i_3\,
      \ras_timer_r[2]_i_3_1\ => \ras_timer_r[2]_i_3_0\,
      \ras_timer_r[2]_i_3_2\ => \ras_timer_r[2]_i_3_1\,
      \ras_timer_r_reg[0]\ => \^ras_timer_r_reg[1]\,
      \ras_timer_r_reg[0]_0\ => \ras_timer_r_reg[0]_0\,
      \ras_timer_r_reg[0]_1\ => \ras_timer_r_reg[0]_1\,
      \ras_timer_r_reg[0]_2\ => \ras_timer_r_reg[0]_2\,
      \ras_timer_r_reg[1]\ => \^bm_end_r1_reg_0\,
      \ras_timer_r_reg[1]_0\ => \ras_timer_r_reg[1]_0\,
      \ras_timer_r_reg[1]_1\ => \ras_timer_r_reg[1]_1\,
      \ras_timer_r_reg[1]_2\ => \ras_timer_r_reg[1]_2\,
      \ras_timer_r_reg[2]\ => \^ras_timer_r_reg[0]\,
      \ras_timer_r_reg[2]_0\ => \ras_timer_r_reg[2]\,
      \ras_timer_r_reg[2]_1\ => \ras_timer_r_reg[2]_0\,
      \ras_timer_r_reg[2]_2\ => \ras_timer_r_reg[2]_1\,
      ras_timer_zero_r => ras_timer_zero_r,
      \rb_hit_busies.rb_hit_busies_r_lcl_reg[4]_0\ => \rb_hit_busies.rb_hit_busies_r_lcl_reg[4]\,
      \rb_hit_busies.rb_hit_busies_r_lcl_reg[4]_1\ => \rb_hit_busies.rb_hit_busies_r_lcl_reg[4]_0\,
      \rb_hit_busies.rb_hit_busies_r_lcl_reg[5]_0\ => \rb_hit_busies.rb_hit_busies_r_lcl_reg[5]\,
      \rb_hit_busies.rb_hit_busies_r_lcl_reg[5]_1\ => \rb_hit_busies.rb_hit_busies_r_lcl_reg[5]_0\,
      \rb_hit_busies.rb_hit_busies_r_lcl_reg[6]_0\ => \rb_hit_busies.rb_hit_busies_r_lcl_reg[6]\,
      \rb_hit_busies.rb_hit_busies_r_lcl_reg[6]_1\ => \rb_hit_busies.rb_hit_busies_r_lcl_reg[6]_0\,
      rd_wr_r_lcl_reg => rd_wr_r_lcl_reg_0,
      req_bank_rdy_r_reg => req_bank_rdy_r_reg,
      req_priority_r => req_priority_r,
      req_wr_r(0) => req_wr_r(3),
      row_hit_r => row_hit_r,
      \rstdiv0_sync_r1_reg_rep__12\ => \^rstdiv0_sync_r1_reg_rep__12\,
      \rstdiv0_sync_r1_reg_rep__12_0\(0) => D(0),
      \rstdiv0_sync_r1_reg_rep__13\ => \rstdiv0_sync_r1_reg_rep__13\,
      set_order_q => set_order_q,
      tail_r => tail_r,
      wait_for_maint_r_lcl_reg_0 => \^wait_for_maint_r_lcl_reg\,
      wait_for_maint_r_lcl_reg_1 => bank_queue0_n_12,
      wait_for_maint_r_lcl_reg_2 => wait_for_maint_r_lcl_reg_0,
      wait_for_maint_r_lcl_reg_3 => wait_for_maint_r_lcl_reg_1,
      was_wr => was_wr
    );
bank_state0: entity work.\mig_7series_nosysclock_mig_7series_v4_2_bank_state__parameterized2\
     port map (
      CLK => CLK,
      D(2 downto 0) => ras_timer_passed_ns(2 downto 0),
      Q(1) => Q(2),
      Q(0) => Q(0),
      act_this_rank_r(0) => act_this_rank_r(0),
      act_wait_r_lcl_reg_0 => \^row_cmd_wr\(0),
      act_wait_r_lcl_reg_1 => \^pre_bm_end_r_reg\,
      auto_pre_r => \^auto_pre_r\,
      auto_pre_r_lcl_reg => q_has_rd_r_reg_0,
      bm_end(0) => bm_end(3),
      bm_end_r1_reg_0 => bm_end_r1_reg,
      bm_end_r1_reg_1 => \^bm_end_r1_reg_0\,
      col_wait_r => col_wait_r,
      col_wait_r_reg_0 => col_wait_r_reg,
      col_wait_r_reg_1 => bank_queue0_n_18,
      \compute_tail.tail_r_lcl_reg\ => bank_state0_n_19,
      demand_act_priority_r => \^demand_act_priority_r\,
      demand_act_priority_r_reg_0 => bank_queue0_n_12,
      demand_priority_ns => demand_priority_ns,
      demand_priority_r_0 => demand_priority_r_0,
      demand_priority_r_reg_0 => demand_priority_r,
      demand_priority_r_reg_1 => demand_priority_r_reg,
      demand_priority_r_reg_2 => bank_state0_n_22,
      demanded_prior_r_1 => demanded_prior_r_1,
      demanded_prior_r_reg_0 => demanded_prior_r,
      demanded_prior_r_reg_1 => demanded_prior_r_reg,
      demanded_prior_r_reg_2 => demanded_prior_r_reg_0,
      ofs_rdy_r => ofs_rdy_r,
      ofs_rdy_r0 => ofs_rdy_r0,
      ofs_rdy_r_reg_0 => ofs_rdy_r_reg,
      override_demand_r => override_demand_r,
      override_demand_r_reg => override_demand_r_reg,
      p_15_in => \^p_15_in\,
      pass_open_bank_r => pass_open_bank_r,
      pre_bm_end_ns => pre_bm_end_ns,
      pre_passing_open_bank_ns => pre_passing_open_bank_ns,
      pre_wait_r => pre_wait_r,
      pre_wait_r_reg_0 => bank_compare0_n_6,
      pre_wait_r_reg_1 => pre_wait_r_reg,
      q_has_rd => q_has_rd,
      \ras_timer_r_reg[0]_0\ => \^ras_timer_r_reg[0]\,
      \ras_timer_r_reg[1]_0\ => \^ras_timer_r_reg[1]\,
      ras_timer_zero_r => ras_timer_zero_r,
      ras_timer_zero_r_reg_0 => ras_timer_zero_r_reg,
      ras_timer_zero_r_reg_1 => bank_compare0_n_11,
      ras_timer_zero_r_reg_2 => ras_timer_zero_r_reg_0,
      rb_hit_busy_r(0) => \^rb_hit_busy_r\(0),
      rd_this_rank_r(0) => rd_this_rank_r(0),
      \rd_this_rank_r_reg[0]_0\(0) => \^rd_wr_r_lcl_reg\(0),
      req_wr_r(0) => req_wr_r(3),
      \rp_timer.rp_timer_r_reg[0]_0\(0) => \rp_timer.rp_timer_r_reg[0]\(0),
      \rstdiv0_sync_r1_reg_rep__12\ => bank_state0_n_5,
      \rtp_timer_r_reg[0]_0\ => \rtp_timer_r_reg[0]\,
      start_wtp_timer0 => start_wtp_timer0,
      \starve_limit_cntr_r_reg[0]_0\ => \starve_limit_cntr_r_reg[0]\,
      tail_r => tail_r,
      wr_this_rank_r(0) => wr_this_rank_r(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity mig_7series_nosysclock_mig_7series_v4_2_ddr_byte_lane is
  port (
    \dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_0\ : out STD_LOGIC;
    \rd_ptr_timing_reg[1]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    A_rst_primitives_reg : out STD_LOGIC;
    mem_dq_out : out STD_LOGIC_VECTOR ( 8 downto 0 );
    mem_dq_ts : out STD_LOGIC_VECTOR ( 8 downto 0 );
    mem_dqs_out : out STD_LOGIC;
    mem_dqs_ts : out STD_LOGIC;
    ddr3_ila_rdpath : out STD_LOGIC_VECTOR ( 1 downto 0 );
    COUNTERREADVAL : out STD_LOGIC_VECTOR ( 5 downto 0 );
    A_rst_primitives_reg_0 : out STD_LOGIC_VECTOR ( 8 downto 0 );
    \rd_ptr_reg[0]\ : out STD_LOGIC;
    \rd_ptr_reg[1]\ : out STD_LOGIC;
    \rd_ptr_reg[2]\ : out STD_LOGIC;
    \rd_ptr_reg[3]\ : out STD_LOGIC;
    idelay_ld_rst : out STD_LOGIC;
    \ddr3_vio_sync_out[11]\ : out STD_LOGIC_VECTOR ( 10 downto 0 );
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[10]_0\ : out STD_LOGIC;
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[8]_0\ : out STD_LOGIC;
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[18]_0\ : out STD_LOGIC;
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[16]_0\ : out STD_LOGIC;
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[34]_0\ : out STD_LOGIC;
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[32]_0\ : out STD_LOGIC;
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[42]_0\ : out STD_LOGIC;
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[40]_0\ : out STD_LOGIC;
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[50]_0\ : out STD_LOGIC;
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[48]_0\ : out STD_LOGIC;
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[26]_0\ : out STD_LOGIC;
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[24]_0\ : out STD_LOGIC;
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[2]_0\ : out STD_LOGIC;
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[0]_0\ : out STD_LOGIC;
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[58]_0\ : out STD_LOGIC;
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[56]_0\ : out STD_LOGIC;
    \ddr3_vio_sync_out[9]\ : out STD_LOGIC;
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[11]_0\ : out STD_LOGIC;
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[9]_0\ : out STD_LOGIC;
    \ddr3_vio_sync_out[9]_0\ : out STD_LOGIC;
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[19]_0\ : out STD_LOGIC;
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[17]_0\ : out STD_LOGIC;
    \ddr3_vio_sync_out[9]_1\ : out STD_LOGIC;
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[51]_0\ : out STD_LOGIC;
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[49]_0\ : out STD_LOGIC;
    \ddr3_vio_sync_out[9]_2\ : out STD_LOGIC;
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[3]_0\ : out STD_LOGIC;
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[1]_0\ : out STD_LOGIC;
    \ddr3_vio_sync_out[9]_3\ : out STD_LOGIC;
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[59]_0\ : out STD_LOGIC;
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[57]_0\ : out STD_LOGIC;
    \ddr3_vio_sync_out[9]_4\ : out STD_LOGIC;
    \ddr3_vio_sync_out[9]_5\ : out STD_LOGIC;
    \ddr3_vio_sync_out[9]_6\ : out STD_LOGIC;
    \ddr3_vio_sync_out[9]_7\ : out STD_LOGIC;
    \ddr3_vio_sync_out[9]_8\ : out STD_LOGIC;
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[25]_0\ : out STD_LOGIC;
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[27]_0\ : out STD_LOGIC;
    \ddr3_vio_sync_out[9]_9\ : out STD_LOGIC;
    \ddr3_vio_sync_out[9]_10\ : out STD_LOGIC;
    \ddr3_vio_sync_out[9]_11\ : out STD_LOGIC;
    \ddr3_vio_sync_out[9]_12\ : out STD_LOGIC;
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[41]_0\ : out STD_LOGIC;
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[43]_0\ : out STD_LOGIC;
    \ddr3_vio_sync_out[9]_13\ : out STD_LOGIC;
    \ddr3_vio_sync_out[9]_14\ : out STD_LOGIC;
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[33]_0\ : out STD_LOGIC;
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[35]_0\ : out STD_LOGIC;
    \ddr3_vio_sync_out[9]_15\ : out STD_LOGIC;
    \ddr3_vio_sync_out[9]_16\ : out STD_LOGIC;
    \ddr3_vio_sync_out[9]_17\ : out STD_LOGIC;
    \ddr3_vio_sync_out[9]_18\ : out STD_LOGIC;
    \ddr3_vio_sync_out[9]_19\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 59 downto 0 );
    \my_empty_reg[4]_rep\ : out STD_LOGIC;
    \not_strict_mode.rd_buf_we\ : out STD_LOGIC;
    \my_empty_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    ADDRA : out STD_LOGIC_VECTOR ( 1 downto 0 );
    init_complete_r1_timing_reg : out STD_LOGIC;
    \my_empty_reg[1]\ : out STD_LOGIC;
    \dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_1\ : out STD_LOGIC;
    \dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_2\ : out STD_LOGIC;
    phy_rddata_en : out STD_LOGIC;
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[59]_1\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \entry_cnt_reg[4]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    wr_en_1 : out STD_LOGIC;
    \wr_ptr_reg[0]\ : out STD_LOGIC;
    wr_ptr : out STD_LOGIC_VECTOR ( 0 to 0 );
    \wr_ptr_reg[3]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    wr_en : out STD_LOGIC;
    CLK : in STD_LOGIC;
    \input_[7].iserdes_dq_.iserdesdq\ : in STD_LOGIC;
    mem_dq_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    idelay_inc : in STD_LOGIC;
    LD0 : in STD_LOGIC;
    idelay_ld_rst_reg : in STD_LOGIC;
    CLKB0 : in STD_LOGIC;
    INBURSTPENDING : in STD_LOGIC_VECTOR ( 0 to 0 );
    \pi_dqs_found_lanes_r1_reg[0]\ : in STD_LOGIC;
    \pi_dqs_found_lanes_r1_reg[0]_0\ : in STD_LOGIC;
    \pi_dqs_found_lanes_r1_reg[0]_1\ : in STD_LOGIC;
    \pi_dqs_found_lanes_r1_reg[0]_2\ : in STD_LOGIC;
    freq_refclk : in STD_LOGIC;
    mem_refclk : in STD_LOGIC;
    in_dqs : in STD_LOGIC;
    \pi_dqs_found_lanes_r1_reg[0]_3\ : in STD_LOGIC;
    sync_pulse : in STD_LOGIC;
    PCENABLECALIB : in STD_LOGIC_VECTOR ( 1 downto 0 );
    INRANKA : in STD_LOGIC_VECTOR ( 1 downto 0 );
    COUNTERLOADVAL : in STD_LOGIC_VECTOR ( 5 downto 0 );
    OUTBURSTPENDING : in STD_LOGIC_VECTOR ( 0 to 0 );
    \po_counter_read_val_reg[8]\ : in STD_LOGIC;
    \po_counter_read_val_reg[8]_0\ : in STD_LOGIC;
    \po_counter_read_val_reg[8]_1\ : in STD_LOGIC;
    \po_counter_read_val_reg[8]_2\ : in STD_LOGIC;
    D0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    D1 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    D2 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    D3 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    D4 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    D5 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    D6 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    D7 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    D9 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ififo_rst_reg0 : in STD_LOGIC;
    ofifo_rst_reg0 : in STD_LOGIC;
    ddr3_vio_sync_out : in STD_LOGIC_VECTOR ( 2 downto 0 );
    mem_out : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \not_strict_mode.status_ram.rd_buf_we_r1_reg\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : in STD_LOGIC;
    ram_init_done_r : in STD_LOGIC;
    \read_fifo.fifo_out_data_r_reg[6]\ : in STD_LOGIC;
    \read_fifo.tail_r_reg\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    mux_wrdata_en : in STD_LOGIC;
    mc_wrdata_en : in STD_LOGIC;
    \wr_ptr_timing_reg[0]\ : in STD_LOGIC;
    calib_wrdata_en : in STD_LOGIC;
    DOC : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \not_strict_mode.app_rd_data_reg[0]\ : in STD_LOGIC;
    DOB : in STD_LOGIC_VECTOR ( 1 downto 0 );
    DOA : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \not_strict_mode.app_rd_data_reg[7]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \not_strict_mode.app_rd_data_reg[9]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \not_strict_mode.app_rd_data_reg[11]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \not_strict_mode.app_rd_data_reg[13]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \not_strict_mode.app_rd_data_reg[15]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \not_strict_mode.app_rd_data_reg[17]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \not_strict_mode.app_rd_data_reg[19]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \not_strict_mode.app_rd_data_reg[21]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \not_strict_mode.app_rd_data_reg[23]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \not_strict_mode.app_rd_data_reg[25]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \not_strict_mode.app_rd_data_reg[27]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \not_strict_mode.app_rd_data_reg[29]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \not_strict_mode.app_rd_data_reg[31]\ : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of mig_7series_nosysclock_mig_7series_v4_2_ddr_byte_lane : entity is "mig_7series_v4_2_ddr_byte_lane";
end mig_7series_nosysclock_mig_7series_v4_2_ddr_byte_lane;

architecture STRUCTURE of mig_7series_nosysclock_mig_7series_v4_2_ddr_byte_lane is
  signal A_if_a_empty : STD_LOGIC;
  signal A_pi_dqs_out_of_range : STD_LOGIC;
  signal A_pi_fine_overflow : STD_LOGIC;
  signal A_po_coarse_overflow : STD_LOGIC;
  signal A_po_fine_overflow : STD_LOGIC;
  signal \^a_rst_primitives_reg\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 59 downto 0 );
  signal \^dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_0\ : STD_LOGIC;
  signal if_d0 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal if_d1 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal if_d2 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal if_d3 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal if_d4 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal if_d5 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal if_d6 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal if_d7 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \if_empty_\ : STD_LOGIC;
  signal ififo_rst : STD_LOGIC;
  signal ififo_wr_enable : STD_LOGIC;
  signal \in_fifo_gen.in_fifo_n_1\ : STD_LOGIC;
  signal \in_fifo_gen.in_fifo_n_3\ : STD_LOGIC;
  signal iserdes_clkdiv : STD_LOGIC;
  signal of_dqbus : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_4\ : STD_LOGIC;
  signal ofifo_rst : STD_LOGIC;
  signal oserdes_clk : STD_LOGIC;
  signal oserdes_clk_delayed : STD_LOGIC;
  signal oserdes_clkdiv : STD_LOGIC;
  signal oserdes_dq_ts : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal oserdes_dqs : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal oserdes_dqs_ts : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal out_fifo_n_0 : STD_LOGIC;
  signal out_fifo_n_1 : STD_LOGIC;
  signal out_fifo_n_2 : STD_LOGIC;
  signal out_fifo_n_3 : STD_LOGIC;
  signal \phaser_in_gen.phaser_in_n_5\ : STD_LOGIC;
  signal \phaser_in_gen.phaser_in_n_7\ : STD_LOGIC;
  signal po_oserdes_rst : STD_LOGIC;
  signal po_rd_enable : STD_LOGIC;
  signal rd_data : STD_LOGIC_VECTOR ( 79 downto 0 );
  signal \NLW_in_fifo_gen.in_fifo_D5_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal \NLW_in_fifo_gen.in_fifo_D6_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal NLW_out_fifo_Q5_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal NLW_out_fifo_Q6_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal NLW_phaser_out_PHASEREFCLK_UNCONNECTED : STD_LOGIC;
  attribute syn_maxfan : string;
  attribute syn_maxfan of \dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]\ : label is "3";
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \in_fifo_gen.in_fifo\ : label is "PRIMITIVE";
  attribute BOX_TYPE of out_fifo : label is "PRIMITIVE";
  attribute BOX_TYPE of \phaser_in_gen.phaser_in\ : label is "PRIMITIVE";
  attribute BOX_TYPE of phaser_out : label is "PRIMITIVE";
begin
  A_rst_primitives_reg <= \^a_rst_primitives_reg\;
  Q(59 downto 0) <= \^q\(59 downto 0);
  \dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_0\ <= \^dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_0\;
ddr_byte_group_io: entity work.mig_7series_nosysclock_mig_7series_v4_2_ddr_byte_group_io
     port map (
      CLK => CLK,
      CLKB0 => CLKB0,
      CTSBUS(0) => oserdes_dqs_ts(0),
      D0(3 downto 0) => if_d0(3 downto 0),
      D1(3 downto 0) => if_d1(3 downto 0),
      D2(3 downto 0) => if_d2(3 downto 0),
      D3(3 downto 0) => if_d3(3 downto 0),
      D4(3 downto 0) => if_d4(3 downto 0),
      D5(3 downto 0) => if_d5(3 downto 0),
      D6(3 downto 0) => if_d6(3 downto 0),
      D7(3 downto 0) => if_d7(3 downto 0),
      DQSBUS(1 downto 0) => oserdes_dqs(1 downto 0),
      DTSBUS(1 downto 0) => oserdes_dq_ts(1 downto 0),
      LD0 => LD0,
      \dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]\ => \^a_rst_primitives_reg\,
      idelay_inc => idelay_inc,
      idelay_ld_rst => idelay_ld_rst,
      idelay_ld_rst_reg_0 => idelay_ld_rst_reg,
      \input_[7].iserdes_dq_.iserdesdq_0\ => \input_[7].iserdes_dq_.iserdesdq\,
      iserdes_clkdiv => iserdes_clkdiv,
      mem_dq_in(7 downto 0) => mem_dq_in(7 downto 0),
      mem_dq_out(8 downto 0) => mem_dq_out(8 downto 0),
      mem_dq_ts(8 downto 0) => mem_dq_ts(8 downto 0),
      mem_dqs_out => mem_dqs_out,
      mem_dqs_ts => mem_dqs_ts,
      of_dqbus(35 downto 32) => of_dqbus(39 downto 36),
      of_dqbus(31 downto 0) => of_dqbus(31 downto 0),
      oserdes_clk => oserdes_clk,
      oserdes_clk_delayed => oserdes_clk_delayed,
      oserdes_clkdiv => oserdes_clkdiv,
      po_oserdes_rst => po_oserdes_rst
    );
\dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \if_empty_\,
      Q => \^dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_0\,
      R => '0'
    );
\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rd_data(0),
      Q => \^q\(0),
      R => '0'
    );
\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rd_data(10),
      Q => \^q\(10),
      R => '0'
    );
\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rd_data(11),
      Q => \^q\(11),
      R => '0'
    );
\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rd_data(12),
      Q => \^q\(12),
      R => '0'
    );
\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rd_data(13),
      Q => \^q\(13),
      R => '0'
    );
\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rd_data(14),
      Q => \^q\(14),
      R => '0'
    );
\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rd_data(15),
      Q => \^q\(15),
      R => '0'
    );
\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rd_data(16),
      Q => \^q\(16),
      R => '0'
    );
\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rd_data(17),
      Q => \^q\(17),
      R => '0'
    );
\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rd_data(18),
      Q => \^q\(18),
      R => '0'
    );
\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rd_data(19),
      Q => \^q\(19),
      R => '0'
    );
\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rd_data(1),
      Q => \^q\(1),
      R => '0'
    );
\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rd_data(20),
      Q => \^q\(20),
      R => '0'
    );
\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rd_data(21),
      Q => \^q\(21),
      R => '0'
    );
\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rd_data(22),
      Q => \^q\(22),
      R => '0'
    );
\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rd_data(23),
      Q => \^q\(23),
      R => '0'
    );
\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rd_data(24),
      Q => \^q\(24),
      R => '0'
    );
\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rd_data(25),
      Q => \^q\(25),
      R => '0'
    );
\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rd_data(26),
      Q => \^q\(26),
      R => '0'
    );
\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rd_data(27),
      Q => \^q\(27),
      R => '0'
    );
\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rd_data(28),
      Q => \^q\(28),
      R => '0'
    );
\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rd_data(29),
      Q => \^q\(29),
      R => '0'
    );
\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rd_data(2),
      Q => \^q\(2),
      R => '0'
    );
\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rd_data(30),
      Q => \^q\(30),
      R => '0'
    );
\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rd_data(31),
      Q => \^q\(31),
      R => '0'
    );
\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rd_data(32),
      Q => \^q\(32),
      R => '0'
    );
\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rd_data(33),
      Q => \^q\(33),
      R => '0'
    );
\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rd_data(34),
      Q => \^q\(34),
      R => '0'
    );
\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rd_data(35),
      Q => \^q\(35),
      R => '0'
    );
\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rd_data(36),
      Q => \^q\(36),
      R => '0'
    );
\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rd_data(37),
      Q => \^q\(37),
      R => '0'
    );
\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rd_data(38),
      Q => \^q\(38),
      R => '0'
    );
\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rd_data(39),
      Q => \^q\(39),
      R => '0'
    );
\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rd_data(3),
      Q => \^q\(3),
      R => '0'
    );
\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rd_data(40),
      Q => \^q\(40),
      R => '0'
    );
\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rd_data(41),
      Q => \^q\(41),
      R => '0'
    );
\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rd_data(42),
      Q => \^q\(42),
      R => '0'
    );
\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rd_data(43),
      Q => \^q\(43),
      R => '0'
    );
\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rd_data(44),
      Q => \^q\(44),
      R => '0'
    );
\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rd_data(45),
      Q => \^q\(45),
      R => '0'
    );
\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rd_data(46),
      Q => \^q\(46),
      R => '0'
    );
\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rd_data(47),
      Q => \^q\(47),
      R => '0'
    );
\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rd_data(48),
      Q => \^q\(48),
      R => '0'
    );
\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rd_data(49),
      Q => \^q\(49),
      R => '0'
    );
\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rd_data(4),
      Q => \^q\(4),
      R => '0'
    );
\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rd_data(50),
      Q => \^q\(50),
      R => '0'
    );
\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rd_data(51),
      Q => \^q\(51),
      R => '0'
    );
\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rd_data(52),
      Q => \^q\(52),
      R => '0'
    );
\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rd_data(53),
      Q => \^q\(53),
      R => '0'
    );
\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rd_data(54),
      Q => \^q\(54),
      R => '0'
    );
\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rd_data(55),
      Q => \^q\(55),
      R => '0'
    );
\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rd_data(56),
      Q => \^q\(56),
      R => '0'
    );
\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rd_data(57),
      Q => \^q\(57),
      R => '0'
    );
\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rd_data(58),
      Q => \^q\(58),
      R => '0'
    );
\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rd_data(59),
      Q => \^q\(59),
      R => '0'
    );
\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rd_data(5),
      Q => \^q\(5),
      R => '0'
    );
\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rd_data(6),
      Q => \^q\(6),
      R => '0'
    );
\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rd_data(7),
      Q => \^q\(7),
      R => '0'
    );
\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rd_data(8),
      Q => \^q\(8),
      R => '0'
    );
\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rd_data(9),
      Q => \^q\(9),
      R => '0'
    );
\dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo\: entity work.mig_7series_nosysclock_mig_7series_v4_2_ddr_if_post_fifo
     port map (
      ADDRA(1 downto 0) => ADDRA(1 downto 0),
      CLK => CLK,
      DOA(1 downto 0) => DOA(1 downto 0),
      DOB(1 downto 0) => DOB(1 downto 0),
      DOC(1 downto 0) => DOC(1 downto 0),
      Q(31 downto 28) => \^q\(59 downto 56),
      Q(27 downto 24) => \^q\(51 downto 48),
      Q(23 downto 20) => \^q\(43 downto 40),
      Q(19 downto 16) => \^q\(35 downto 32),
      Q(15 downto 12) => \^q\(27 downto 24),
      Q(11 downto 8) => \^q\(19 downto 16),
      Q(7 downto 4) => \^q\(11 downto 8),
      Q(3 downto 0) => \^q\(3 downto 0),
      SR(0) => ififo_rst,
      ddr3_vio_sync_out(2 downto 0) => ddr3_vio_sync_out(2 downto 0),
      \ddr3_vio_sync_out[11]\(10 downto 0) => \ddr3_vio_sync_out[11]\(10 downto 0),
      \ddr3_vio_sync_out[9]\ => \ddr3_vio_sync_out[9]\,
      \ddr3_vio_sync_out[9]_0\ => \ddr3_vio_sync_out[9]_0\,
      \ddr3_vio_sync_out[9]_1\ => \ddr3_vio_sync_out[9]_1\,
      \ddr3_vio_sync_out[9]_10\ => \ddr3_vio_sync_out[9]_10\,
      \ddr3_vio_sync_out[9]_11\ => \ddr3_vio_sync_out[9]_11\,
      \ddr3_vio_sync_out[9]_12\ => \ddr3_vio_sync_out[9]_12\,
      \ddr3_vio_sync_out[9]_13\ => \ddr3_vio_sync_out[9]_13\,
      \ddr3_vio_sync_out[9]_14\ => \ddr3_vio_sync_out[9]_14\,
      \ddr3_vio_sync_out[9]_15\ => \ddr3_vio_sync_out[9]_15\,
      \ddr3_vio_sync_out[9]_16\ => \ddr3_vio_sync_out[9]_16\,
      \ddr3_vio_sync_out[9]_17\ => \ddr3_vio_sync_out[9]_17\,
      \ddr3_vio_sync_out[9]_18\ => \ddr3_vio_sync_out[9]_18\,
      \ddr3_vio_sync_out[9]_19\ => \ddr3_vio_sync_out[9]_19\,
      \ddr3_vio_sync_out[9]_2\ => \ddr3_vio_sync_out[9]_2\,
      \ddr3_vio_sync_out[9]_3\ => \ddr3_vio_sync_out[9]_3\,
      \ddr3_vio_sync_out[9]_4\ => \ddr3_vio_sync_out[9]_4\,
      \ddr3_vio_sync_out[9]_5\ => \ddr3_vio_sync_out[9]_5\,
      \ddr3_vio_sync_out[9]_6\ => \ddr3_vio_sync_out[9]_6\,
      \ddr3_vio_sync_out[9]_7\ => \ddr3_vio_sync_out[9]_7\,
      \ddr3_vio_sync_out[9]_8\ => \ddr3_vio_sync_out[9]_8\,
      \ddr3_vio_sync_out[9]_9\ => \ddr3_vio_sync_out[9]_9\,
      \dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]\ => \dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_1\,
      \dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_0\ => \dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_2\,
      \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[0]\ => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[0]_0\,
      \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[10]\ => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[10]_0\,
      \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[11]\ => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[11]_0\,
      \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[16]\ => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[16]_0\,
      \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[17]\ => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[17]_0\,
      \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[18]\ => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[18]_0\,
      \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[19]\ => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[19]_0\,
      \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[1]\ => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[1]_0\,
      \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[24]\ => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[24]_0\,
      \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[25]\ => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[25]_0\,
      \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[26]\ => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[26]_0\,
      \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[27]\ => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[27]_0\,
      \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[2]\ => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[2]_0\,
      \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[32]\ => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[32]_0\,
      \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[33]\ => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[33]_0\,
      \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[34]\ => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[34]_0\,
      \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[35]\ => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[35]_0\,
      \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[3]\ => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[3]_0\,
      \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[40]\ => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[40]_0\,
      \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[41]\ => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[41]_0\,
      \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[42]\ => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[42]_0\,
      \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[43]\ => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[43]_0\,
      \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[48]\ => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[48]_0\,
      \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[49]\ => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[49]_0\,
      \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[50]\ => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[50]_0\,
      \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[51]\ => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[51]_0\,
      \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[56]\ => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[56]_0\,
      \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[57]\ => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[57]_0\,
      \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[58]\ => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[58]_0\,
      \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[59]\ => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[59]_0\,
      \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[59]_0\(31 downto 0) => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[59]_1\(31 downto 0),
      \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[8]\ => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[8]_0\,
      \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[9]\ => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[9]_0\,
      init_complete_r1_timing_reg => init_complete_r1_timing_reg,
      mem_out(31 downto 0) => mem_out(31 downto 0),
      \my_empty_reg[0]_0\(0) => \my_empty_reg[0]\(0),
      \my_empty_reg[4]_rep_0\ => \my_empty_reg[4]_rep\,
      \not_strict_mode.app_rd_data_reg[0]\ => \not_strict_mode.app_rd_data_reg[0]\,
      \not_strict_mode.app_rd_data_reg[11]\(1 downto 0) => \not_strict_mode.app_rd_data_reg[11]\(1 downto 0),
      \not_strict_mode.app_rd_data_reg[13]\(1 downto 0) => \not_strict_mode.app_rd_data_reg[13]\(1 downto 0),
      \not_strict_mode.app_rd_data_reg[15]\(1 downto 0) => \not_strict_mode.app_rd_data_reg[15]\(1 downto 0),
      \not_strict_mode.app_rd_data_reg[17]\(1 downto 0) => \not_strict_mode.app_rd_data_reg[17]\(1 downto 0),
      \not_strict_mode.app_rd_data_reg[19]\(1 downto 0) => \not_strict_mode.app_rd_data_reg[19]\(1 downto 0),
      \not_strict_mode.app_rd_data_reg[21]\(1 downto 0) => \not_strict_mode.app_rd_data_reg[21]\(1 downto 0),
      \not_strict_mode.app_rd_data_reg[23]\(1 downto 0) => \not_strict_mode.app_rd_data_reg[23]\(1 downto 0),
      \not_strict_mode.app_rd_data_reg[25]\(1 downto 0) => \not_strict_mode.app_rd_data_reg[25]\(1 downto 0),
      \not_strict_mode.app_rd_data_reg[27]\(1 downto 0) => \not_strict_mode.app_rd_data_reg[27]\(1 downto 0),
      \not_strict_mode.app_rd_data_reg[29]\(1 downto 0) => \not_strict_mode.app_rd_data_reg[29]\(1 downto 0),
      \not_strict_mode.app_rd_data_reg[31]\(1 downto 0) => \not_strict_mode.app_rd_data_reg[31]\(1 downto 0),
      \not_strict_mode.app_rd_data_reg[7]\(1 downto 0) => \not_strict_mode.app_rd_data_reg[7]\(1 downto 0),
      \not_strict_mode.app_rd_data_reg[9]\(1 downto 0) => \not_strict_mode.app_rd_data_reg[9]\(1 downto 0),
      \not_strict_mode.rd_buf_we\ => \not_strict_mode.rd_buf_we\,
      \not_strict_mode.status_ram.rd_buf_we_r1_reg\(0) => \not_strict_mode.status_ram.rd_buf_we_r1_reg\(0),
      \out\ => \out\,
      phy_rddata_en => phy_rddata_en,
      ram_init_done_r => ram_init_done_r,
      \rd_ptr_timing_reg[1]_0\(1 downto 0) => \rd_ptr_timing_reg[1]\(1 downto 0),
      \read_fifo.fifo_out_data_r_reg[6]\ => \read_fifo.fifo_out_data_r_reg[6]\,
      \read_fifo.tail_r_reg\(1 downto 0) => \read_fifo.tail_r_reg\(1 downto 0),
      wr_en => wr_en,
      wr_ptr(0) => wr_ptr(0),
      \wr_ptr_reg[0]_0\ => \wr_ptr_reg[0]\,
      \wr_ptr_reg[1]_0\ => \^dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_0\
    );
ififo_rst_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => '1',
      D => ififo_rst_reg0,
      Q => ififo_rst,
      R => '0'
    );
\in_fifo_gen.in_fifo\: unisim.vcomponents.IN_FIFO
    generic map(
      ALMOST_EMPTY_VALUE => 1,
      ALMOST_FULL_VALUE => 1,
      ARRAY_MODE => "ARRAY_MODE_4_X_4",
      SYNCHRONOUS_MODE => "FALSE"
    )
        port map (
      ALMOSTEMPTY => A_if_a_empty,
      ALMOSTFULL => \in_fifo_gen.in_fifo_n_1\,
      D0(3 downto 0) => if_d0(3 downto 0),
      D1(3 downto 0) => if_d1(3 downto 0),
      D2(3 downto 0) => if_d2(3 downto 0),
      D3(3 downto 0) => if_d3(3 downto 0),
      D4(3 downto 0) => if_d4(3 downto 0),
      D5(7 downto 4) => \NLW_in_fifo_gen.in_fifo_D5_UNCONNECTED\(7 downto 4),
      D5(3 downto 0) => if_d5(3 downto 0),
      D6(7 downto 4) => \NLW_in_fifo_gen.in_fifo_D6_UNCONNECTED\(7 downto 4),
      D6(3 downto 0) => if_d6(3 downto 0),
      D7(3 downto 0) => if_d7(3 downto 0),
      D8(3 downto 0) => B"0000",
      D9(3 downto 0) => B"0000",
      EMPTY => \if_empty_\,
      FULL => \in_fifo_gen.in_fifo_n_3\,
      Q0(7 downto 0) => rd_data(7 downto 0),
      Q1(7 downto 0) => rd_data(15 downto 8),
      Q2(7 downto 0) => rd_data(23 downto 16),
      Q3(7 downto 0) => rd_data(31 downto 24),
      Q4(7 downto 0) => rd_data(39 downto 32),
      Q5(7 downto 0) => rd_data(47 downto 40),
      Q6(7 downto 0) => rd_data(55 downto 48),
      Q7(7 downto 0) => rd_data(63 downto 56),
      Q8(7 downto 0) => rd_data(71 downto 64),
      Q9(7 downto 0) => rd_data(79 downto 72),
      RDCLK => CLK,
      RDEN => '1',
      RESET => ififo_rst,
      WRCLK => iserdes_clkdiv,
      WREN => ififo_wr_enable
    );
\of_pre_fifo_gen.u_ddr_of_pre_fifo\: entity work.\mig_7series_nosysclock_mig_7series_v4_2_ddr_of_pre_fifo__parameterized1_8\
     port map (
      CLK => CLK,
      Q(2 downto 0) => \entry_cnt_reg[4]\(2 downto 0),
      calib_wrdata_en => calib_wrdata_en,
      mc_wrdata_en => mc_wrdata_en,
      mux_wrdata_en => mux_wrdata_en,
      \my_empty_reg[1]_0\ => \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_4\,
      \my_empty_reg[1]_1\ => \my_empty_reg[1]\,
      \my_full_reg[4]_0\ => out_fifo_n_3,
      ofifo_rst => ofifo_rst,
      \rd_ptr_reg[0]_0\ => \rd_ptr_reg[0]\,
      \rd_ptr_reg[1]_0\ => \rd_ptr_reg[1]\,
      \rd_ptr_reg[2]_0\ => \rd_ptr_reg[2]\,
      \rd_ptr_reg[3]_0\ => \rd_ptr_reg[3]\,
      wr_en_1 => wr_en_1,
      \wr_ptr_reg[3]_0\(3 downto 0) => \wr_ptr_reg[3]\(3 downto 0),
      \wr_ptr_timing_reg[0]_0\ => \wr_ptr_timing_reg[0]\
    );
ofifo_rst_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => '1',
      D => ofifo_rst_reg0,
      Q => ofifo_rst,
      R => '0'
    );
out_fifo: unisim.vcomponents.OUT_FIFO
    generic map(
      ALMOST_EMPTY_VALUE => 1,
      ALMOST_FULL_VALUE => 1,
      ARRAY_MODE => "ARRAY_MODE_4_X_4",
      OUTPUT_DISABLE => "FALSE",
      SYNCHRONOUS_MODE => "FALSE"
    )
        port map (
      ALMOSTEMPTY => out_fifo_n_0,
      ALMOSTFULL => out_fifo_n_1,
      D0(7 downto 4) => B"0000",
      D0(3 downto 0) => D0(3 downto 0),
      D1(7 downto 4) => B"0000",
      D1(3 downto 0) => D1(3 downto 0),
      D2(7 downto 4) => B"0000",
      D2(3 downto 0) => D2(3 downto 0),
      D3(7 downto 4) => B"0000",
      D3(3 downto 0) => D3(3 downto 0),
      D4(7 downto 4) => B"0000",
      D4(3 downto 0) => D4(3 downto 0),
      D5(7 downto 4) => B"0000",
      D5(3 downto 0) => D5(3 downto 0),
      D6(7 downto 4) => B"0000",
      D6(3 downto 0) => D6(3 downto 0),
      D7(7 downto 4) => B"0000",
      D7(3 downto 0) => D7(3 downto 0),
      D8(7 downto 0) => B"00000000",
      D9(7 downto 4) => B"0000",
      D9(3 downto 0) => D9(3 downto 0),
      EMPTY => out_fifo_n_2,
      FULL => out_fifo_n_3,
      Q0(3 downto 0) => of_dqbus(3 downto 0),
      Q1(3 downto 0) => of_dqbus(7 downto 4),
      Q2(3 downto 0) => of_dqbus(11 downto 8),
      Q3(3 downto 0) => of_dqbus(15 downto 12),
      Q4(3 downto 0) => of_dqbus(19 downto 16),
      Q5(7 downto 4) => NLW_out_fifo_Q5_UNCONNECTED(7 downto 4),
      Q5(3 downto 0) => of_dqbus(23 downto 20),
      Q6(7 downto 4) => NLW_out_fifo_Q6_UNCONNECTED(7 downto 4),
      Q6(3 downto 0) => of_dqbus(27 downto 24),
      Q7(3 downto 0) => of_dqbus(31 downto 28),
      Q8(3 downto 0) => of_dqbus(35 downto 32),
      Q9(3 downto 0) => of_dqbus(39 downto 36),
      RDCLK => oserdes_clkdiv,
      RDEN => po_rd_enable,
      RESET => ofifo_rst,
      WRCLK => CLK,
      WREN => \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_4\
    );
\phaser_in_gen.phaser_in\: unisim.vcomponents.PHASER_IN_PHY
    generic map(
      BURST_MODE => "TRUE",
      CLKOUT_DIV => 2,
      DQS_AUTO_RECAL => '0',
      DQS_BIAS_MODE => "FALSE",
      DQS_FIND_PATTERN => B"000",
      FINE_DELAY => 33,
      FREQ_REF_DIV => "DIV2",
      IS_RST_INVERTED => '0',
      MEMREFCLK_PERIOD => 3.076000,
      OUTPUT_CLK_SRC => "DELAYED_REF",
      PHASEREFCLK_PERIOD => 3.076000,
      REFCLK_PERIOD => 1.538000,
      SEL_CLK_OFFSET => 6,
      SYNC_IN_DIV_RST => "TRUE",
      WR_CYCLES => "FALSE"
    )
        port map (
      BURSTPENDINGPHY => INBURSTPENDING(0),
      COUNTERLOADEN => \pi_dqs_found_lanes_r1_reg[0]\,
      COUNTERLOADVAL(5 downto 0) => COUNTERLOADVAL(5 downto 0),
      COUNTERREADEN => \pi_dqs_found_lanes_r1_reg[0]_0\,
      COUNTERREADVAL(5 downto 0) => COUNTERREADVAL(5 downto 0),
      DQSFOUND => ddr3_ila_rdpath(1),
      DQSOUTOFRANGE => A_pi_dqs_out_of_range,
      ENCALIBPHY(1 downto 0) => PCENABLECALIB(1 downto 0),
      FINEENABLE => \pi_dqs_found_lanes_r1_reg[0]_1\,
      FINEINC => \pi_dqs_found_lanes_r1_reg[0]_2\,
      FINEOVERFLOW => A_pi_fine_overflow,
      FREQREFCLK => freq_refclk,
      ICLK => \^a_rst_primitives_reg\,
      ICLKDIV => iserdes_clkdiv,
      ISERDESRST => \phaser_in_gen.phaser_in_n_5\,
      MEMREFCLK => mem_refclk,
      PHASELOCKED => ddr3_ila_rdpath(0),
      PHASEREFCLK => in_dqs,
      RANKSELPHY(1 downto 0) => INRANKA(1 downto 0),
      RCLK => \phaser_in_gen.phaser_in_n_7\,
      RST => idelay_ld_rst_reg,
      RSTDQSFIND => \pi_dqs_found_lanes_r1_reg[0]_3\,
      SYNCIN => sync_pulse,
      SYSCLK => CLK,
      WRENABLE => ififo_wr_enable
    );
phaser_out: unisim.vcomponents.PHASER_OUT_PHY
    generic map(
      CLKOUT_DIV => 2,
      COARSE_BYPASS => "FALSE",
      COARSE_DELAY => 0,
      DATA_CTL_N => "TRUE",
      DATA_RD_CYCLES => "FALSE",
      FINE_DELAY => 60,
      IS_RST_INVERTED => '0',
      MEMREFCLK_PERIOD => 3.076000,
      OCLKDELAY_INV => "FALSE",
      OCLK_DELAY => 0,
      OUTPUT_CLK_SRC => "DELAYED_REF",
      PHASEREFCLK_PERIOD => 1.000000,
      PO => B"111",
      REFCLK_PERIOD => 1.538000,
      SYNC_IN_DIV_RST => "TRUE"
    )
        port map (
      BURSTPENDINGPHY => OUTBURSTPENDING(0),
      COARSEENABLE => \po_counter_read_val_reg[8]\,
      COARSEINC => \po_counter_read_val_reg[8]\,
      COARSEOVERFLOW => A_po_coarse_overflow,
      COUNTERLOADEN => '0',
      COUNTERLOADVAL(8 downto 0) => B"000000000",
      COUNTERREADEN => \pi_dqs_found_lanes_r1_reg[0]_0\,
      COUNTERREADVAL(8 downto 0) => A_rst_primitives_reg_0(8 downto 0),
      CTSBUS(1 downto 0) => oserdes_dqs_ts(1 downto 0),
      DQSBUS(1 downto 0) => oserdes_dqs(1 downto 0),
      DTSBUS(1 downto 0) => oserdes_dq_ts(1 downto 0),
      ENCALIBPHY(1 downto 0) => PCENABLECALIB(1 downto 0),
      FINEENABLE => \po_counter_read_val_reg[8]_0\,
      FINEINC => \po_counter_read_val_reg[8]_1\,
      FINEOVERFLOW => A_po_fine_overflow,
      FREQREFCLK => freq_refclk,
      MEMREFCLK => mem_refclk,
      OCLK => oserdes_clk,
      OCLKDELAYED => oserdes_clk_delayed,
      OCLKDIV => oserdes_clkdiv,
      OSERDESRST => po_oserdes_rst,
      PHASEREFCLK => NLW_phaser_out_PHASEREFCLK_UNCONNECTED,
      RDENABLE => po_rd_enable,
      RST => idelay_ld_rst_reg,
      SELFINEOCLKDELAY => \po_counter_read_val_reg[8]_2\,
      SYNCIN => sync_pulse,
      SYSCLK => CLK
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \mig_7series_nosysclock_mig_7series_v4_2_ddr_byte_lane__parameterized0\ is
  port (
    \rd_ptr_reg[0]\ : out STD_LOGIC;
    \rd_ptr_reg[1]\ : out STD_LOGIC;
    \rd_ptr_reg[2]\ : out STD_LOGIC;
    \rd_ptr_reg[3]\ : out STD_LOGIC;
    wr_en_2 : out STD_LOGIC;
    \my_empty_reg[1]\ : out STD_LOGIC;
    phy_mc_cmd_full : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    mem_dq_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    D : out STD_LOGIC_VECTOR ( 8 downto 0 );
    OUTBURSTPENDING : in STD_LOGIC_VECTOR ( 0 to 0 );
    \po_counter_read_val_reg[8]\ : in STD_LOGIC;
    \po_counter_read_val_reg[8]_0\ : in STD_LOGIC;
    \po_counter_read_val_reg[8]_1\ : in STD_LOGIC;
    \po_counter_read_val_reg[8]_2\ : in STD_LOGIC;
    freq_refclk : in STD_LOGIC;
    mem_refclk : in STD_LOGIC;
    \po_counter_read_val_reg[8]_3\ : in STD_LOGIC;
    \po_counter_read_val_reg[8]_4\ : in STD_LOGIC;
    sync_pulse : in STD_LOGIC;
    CLK : in STD_LOGIC;
    PCENABLECALIB : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ofifo_rst : in STD_LOGIC;
    \my_full_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \my_full_reg[3]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \my_full_reg[3]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    calib_cmd_wren : in STD_LOGIC;
    \wr_ptr_timing_reg[0]\ : in STD_LOGIC;
    C_of_full : in STD_LOGIC;
    D_of_full : in STD_LOGIC;
    mux_cmd_wren : in STD_LOGIC;
    \my_empty_reg[6]\ : in STD_LOGIC;
    \po_counter_read_val_reg[8]_5\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    COUNTERREADVAL : in STD_LOGIC_VECTOR ( 8 downto 0 );
    calib_sel : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \po_counter_read_val_reg[8]_6\ : in STD_LOGIC_VECTOR ( 8 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \mig_7series_nosysclock_mig_7series_v4_2_ddr_byte_lane__parameterized0\ : entity is "mig_7series_v4_2_ddr_byte_lane";
end \mig_7series_nosysclock_mig_7series_v4_2_ddr_byte_lane__parameterized0\;

architecture STRUCTURE of \mig_7series_nosysclock_mig_7series_v4_2_ddr_byte_lane__parameterized0\ is
  signal B_of_a_full : STD_LOGIC;
  signal B_of_full : STD_LOGIC;
  signal B_po_coarse_overflow : STD_LOGIC;
  signal B_po_counter_read_val : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal B_po_fine_overflow : STD_LOGIC;
  signal \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_6\ : STD_LOGIC;
  signal of_q0 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal of_q1 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal of_q2 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal of_q3 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal of_q4 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal of_q5 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal of_q6 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal of_q7 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal of_q8 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal of_q9 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal oserdes_clk : STD_LOGIC;
  signal oserdes_clk_delayed : STD_LOGIC;
  signal oserdes_clkdiv : STD_LOGIC;
  signal oserdes_dq_ts : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal oserdes_dqs : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal oserdes_dqs_ts : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal out_fifo_n_0 : STD_LOGIC;
  signal out_fifo_n_2 : STD_LOGIC;
  signal po_oserdes_rst : STD_LOGIC;
  signal po_rd_enable : STD_LOGIC;
  signal NLW_phaser_out_PHASEREFCLK_UNCONNECTED : STD_LOGIC;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of out_fifo : label is "PRIMITIVE";
  attribute BOX_TYPE of phaser_out : label is "PRIMITIVE";
begin
ddr_byte_group_io: entity work.\mig_7series_nosysclock_mig_7series_v4_2_ddr_byte_group_io__parameterized0\
     port map (
      mem_dq_out(3 downto 0) => mem_dq_out(3 downto 0),
      oserdes_clk => oserdes_clk,
      oserdes_clkdiv => oserdes_clkdiv,
      oserdes_dq(15 downto 12) => of_q6(7 downto 4),
      oserdes_dq(11 downto 4) => of_q5(7 downto 0),
      oserdes_dq(3 downto 0) => of_q4(3 downto 0),
      po_oserdes_rst => po_oserdes_rst
    );
\of_pre_fifo_gen.u_ddr_of_pre_fifo\: entity work.\mig_7series_nosysclock_mig_7series_v4_2_ddr_of_pre_fifo__parameterized1_7\
     port map (
      B_of_full => B_of_full,
      CLK => CLK,
      Q(3 downto 0) => Q(3 downto 0),
      calib_cmd_wren => calib_cmd_wren,
      mux_cmd_wren => mux_cmd_wren,
      \my_empty_reg[1]_0\ => \my_empty_reg[1]\,
      \my_empty_reg[1]_1\ => \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_6\,
      \my_empty_reg[6]_0\ => \my_empty_reg[6]\,
      ofifo_rst => ofifo_rst,
      \rd_ptr_reg[0]_0\ => \rd_ptr_reg[0]\,
      \rd_ptr_reg[1]_0\ => \rd_ptr_reg[1]\,
      \rd_ptr_reg[2]_0\ => \rd_ptr_reg[2]\,
      \rd_ptr_reg[3]_0\ => \rd_ptr_reg[3]\,
      wr_en_2 => wr_en_2,
      \wr_ptr_timing_reg[0]_0\ => \wr_ptr_timing_reg[0]\
    );
out_fifo: unisim.vcomponents.OUT_FIFO
    generic map(
      ALMOST_EMPTY_VALUE => 1,
      ALMOST_FULL_VALUE => 1,
      ARRAY_MODE => "ARRAY_MODE_4_X_4",
      OUTPUT_DISABLE => "FALSE",
      SYNCHRONOUS_MODE => "FALSE"
    )
        port map (
      ALMOSTEMPTY => out_fifo_n_0,
      ALMOSTFULL => B_of_a_full,
      D0(7 downto 0) => B"00000000",
      D1(7 downto 0) => B"00000000",
      D2(7 downto 0) => B"00000000",
      D3(7 downto 0) => B"00000000",
      D4(7 downto 4) => B"0000",
      D4(3 downto 0) => \my_full_reg[3]\(3 downto 0),
      D5(7 downto 0) => \my_full_reg[3]_0\(7 downto 0),
      D6(7 downto 4) => \my_full_reg[3]_1\(3 downto 0),
      D6(3 downto 0) => B"0000",
      D7(7 downto 0) => B"00000000",
      D8(7 downto 0) => B"00000000",
      D9(7 downto 0) => B"00000000",
      EMPTY => out_fifo_n_2,
      FULL => B_of_full,
      Q0(3 downto 0) => of_q0(3 downto 0),
      Q1(3 downto 0) => of_q1(3 downto 0),
      Q2(3 downto 0) => of_q2(3 downto 0),
      Q3(3 downto 0) => of_q3(3 downto 0),
      Q4(3 downto 0) => of_q4(3 downto 0),
      Q5(7 downto 0) => of_q5(7 downto 0),
      Q6(7 downto 0) => of_q6(7 downto 0),
      Q7(3 downto 0) => of_q7(3 downto 0),
      Q8(3 downto 0) => of_q8(3 downto 0),
      Q9(3 downto 0) => of_q9(3 downto 0),
      RDCLK => oserdes_clkdiv,
      RDEN => po_rd_enable,
      RESET => ofifo_rst,
      WRCLK => CLK,
      WREN => \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_6\
    );
phaser_out: unisim.vcomponents.PHASER_OUT_PHY
    generic map(
      CLKOUT_DIV => 2,
      COARSE_BYPASS => "FALSE",
      COARSE_DELAY => 0,
      DATA_CTL_N => "FALSE",
      DATA_RD_CYCLES => "FALSE",
      FINE_DELAY => 60,
      IS_RST_INVERTED => '0',
      MEMREFCLK_PERIOD => 3.076000,
      OCLKDELAY_INV => "FALSE",
      OCLK_DELAY => 0,
      OUTPUT_CLK_SRC => "DELAYED_REF",
      PHASEREFCLK_PERIOD => 1.000000,
      PO => B"111",
      REFCLK_PERIOD => 1.538000,
      SYNC_IN_DIV_RST => "TRUE"
    )
        port map (
      BURSTPENDINGPHY => OUTBURSTPENDING(0),
      COARSEENABLE => \po_counter_read_val_reg[8]\,
      COARSEINC => \po_counter_read_val_reg[8]\,
      COARSEOVERFLOW => B_po_coarse_overflow,
      COUNTERLOADEN => '0',
      COUNTERLOADVAL(8 downto 0) => B"000000000",
      COUNTERREADEN => \po_counter_read_val_reg[8]_0\,
      COUNTERREADVAL(8 downto 0) => B_po_counter_read_val(8 downto 0),
      CTSBUS(1 downto 0) => oserdes_dqs_ts(1 downto 0),
      DQSBUS(1 downto 0) => oserdes_dqs(1 downto 0),
      DTSBUS(1 downto 0) => oserdes_dq_ts(1 downto 0),
      ENCALIBPHY(1 downto 0) => PCENABLECALIB(1 downto 0),
      FINEENABLE => \po_counter_read_val_reg[8]_1\,
      FINEINC => \po_counter_read_val_reg[8]_2\,
      FINEOVERFLOW => B_po_fine_overflow,
      FREQREFCLK => freq_refclk,
      MEMREFCLK => mem_refclk,
      OCLK => oserdes_clk,
      OCLKDELAYED => oserdes_clk_delayed,
      OCLKDIV => oserdes_clkdiv,
      OSERDESRST => po_oserdes_rst,
      PHASEREFCLK => NLW_phaser_out_PHASEREFCLK_UNCONNECTED,
      RDENABLE => po_rd_enable,
      RST => \po_counter_read_val_reg[8]_3\,
      SELFINEOCLKDELAY => \po_counter_read_val_reg[8]_4\,
      SYNCIN => sync_pulse,
      SYSCLK => CLK
    );
phy_mc_cmd_full_r_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => B_of_full,
      I1 => C_of_full,
      I2 => D_of_full,
      O => phy_mc_cmd_full
    );
\po_counter_read_val[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => B_po_counter_read_val(0),
      I1 => \po_counter_read_val_reg[8]_5\(0),
      I2 => COUNTERREADVAL(0),
      I3 => calib_sel(1),
      I4 => calib_sel(0),
      I5 => \po_counter_read_val_reg[8]_6\(0),
      O => D(0)
    );
\po_counter_read_val[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => B_po_counter_read_val(1),
      I1 => \po_counter_read_val_reg[8]_5\(1),
      I2 => COUNTERREADVAL(1),
      I3 => calib_sel(1),
      I4 => calib_sel(0),
      I5 => \po_counter_read_val_reg[8]_6\(1),
      O => D(1)
    );
\po_counter_read_val[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => B_po_counter_read_val(2),
      I1 => \po_counter_read_val_reg[8]_5\(2),
      I2 => COUNTERREADVAL(2),
      I3 => calib_sel(1),
      I4 => calib_sel(0),
      I5 => \po_counter_read_val_reg[8]_6\(2),
      O => D(2)
    );
\po_counter_read_val[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => B_po_counter_read_val(3),
      I1 => \po_counter_read_val_reg[8]_5\(3),
      I2 => COUNTERREADVAL(3),
      I3 => calib_sel(1),
      I4 => calib_sel(0),
      I5 => \po_counter_read_val_reg[8]_6\(3),
      O => D(3)
    );
\po_counter_read_val[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => B_po_counter_read_val(4),
      I1 => \po_counter_read_val_reg[8]_5\(4),
      I2 => COUNTERREADVAL(4),
      I3 => calib_sel(1),
      I4 => calib_sel(0),
      I5 => \po_counter_read_val_reg[8]_6\(4),
      O => D(4)
    );
\po_counter_read_val[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => B_po_counter_read_val(5),
      I1 => \po_counter_read_val_reg[8]_5\(5),
      I2 => COUNTERREADVAL(5),
      I3 => calib_sel(1),
      I4 => calib_sel(0),
      I5 => \po_counter_read_val_reg[8]_6\(5),
      O => D(5)
    );
\po_counter_read_val[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => B_po_counter_read_val(6),
      I1 => \po_counter_read_val_reg[8]_5\(6),
      I2 => COUNTERREADVAL(6),
      I3 => calib_sel(1),
      I4 => calib_sel(0),
      I5 => \po_counter_read_val_reg[8]_6\(6),
      O => D(6)
    );
\po_counter_read_val[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => B_po_counter_read_val(7),
      I1 => \po_counter_read_val_reg[8]_5\(7),
      I2 => COUNTERREADVAL(7),
      I3 => calib_sel(1),
      I4 => calib_sel(0),
      I5 => \po_counter_read_val_reg[8]_6\(7),
      O => D(7)
    );
\po_counter_read_val[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => B_po_counter_read_val(8),
      I1 => \po_counter_read_val_reg[8]_5\(8),
      I2 => COUNTERREADVAL(8),
      I3 => calib_sel(1),
      I4 => calib_sel(0),
      I5 => \po_counter_read_val_reg[8]_6\(8),
      O => D(8)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \mig_7series_nosysclock_mig_7series_v4_2_ddr_byte_lane__parameterized1\ is
  port (
    A_rst_primitives_reg : out STD_LOGIC_VECTOR ( 8 downto 0 );
    C_of_full : out STD_LOGIC;
    \rd_ptr_reg[0]\ : out STD_LOGIC;
    \rd_ptr_reg[1]\ : out STD_LOGIC;
    \rd_ptr_reg[2]\ : out STD_LOGIC;
    \rd_ptr_reg[3]\ : out STD_LOGIC;
    wr_en_3 : out STD_LOGIC;
    \my_empty_reg[1]\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    mem_dq_out : out STD_LOGIC_VECTOR ( 11 downto 0 );
    OUTBURSTPENDING : in STD_LOGIC_VECTOR ( 0 to 0 );
    \po_counter_read_val_reg[8]\ : in STD_LOGIC;
    \po_counter_read_val_reg[8]_0\ : in STD_LOGIC;
    \po_counter_read_val_reg[8]_1\ : in STD_LOGIC;
    \po_counter_read_val_reg[8]_2\ : in STD_LOGIC;
    freq_refclk : in STD_LOGIC;
    mem_refclk : in STD_LOGIC;
    \po_counter_read_val_reg[8]_3\ : in STD_LOGIC;
    \po_counter_read_val_reg[8]_4\ : in STD_LOGIC;
    sync_pulse : in STD_LOGIC;
    CLK : in STD_LOGIC;
    PCENABLECALIB : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ofifo_rst : in STD_LOGIC;
    \rd_ptr_reg[3]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \rd_ptr_reg[3]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \rd_ptr_reg[3]_2\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \rd_ptr_reg[3]_3\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \rd_ptr_reg[3]_4\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \rd_ptr_reg[3]_5\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \rd_ptr_reg[3]_6\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \rd_ptr_reg[3]_7\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    D8 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \rd_ptr_reg[3]_8\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    calib_cmd_wren : in STD_LOGIC;
    \wr_ptr_timing_reg[0]\ : in STD_LOGIC;
    mux_cmd_wren : in STD_LOGIC;
    \my_empty_reg[6]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \mig_7series_nosysclock_mig_7series_v4_2_ddr_byte_lane__parameterized1\ : entity is "mig_7series_v4_2_ddr_byte_lane";
end \mig_7series_nosysclock_mig_7series_v4_2_ddr_byte_lane__parameterized1\;

architecture STRUCTURE of \mig_7series_nosysclock_mig_7series_v4_2_ddr_byte_lane__parameterized1\ is
  signal C_of_a_full : STD_LOGIC;
  signal \^c_of_full\ : STD_LOGIC;
  signal C_po_coarse_overflow : STD_LOGIC;
  signal C_po_fine_overflow : STD_LOGIC;
  signal \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_6\ : STD_LOGIC;
  signal of_q0 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal of_q1 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal of_q2 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal of_q3 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal of_q4 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal of_q5 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal of_q6 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal of_q7 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal of_q8 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal of_q9 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal oserdes_clk : STD_LOGIC;
  signal oserdes_clk_delayed : STD_LOGIC;
  signal oserdes_clkdiv : STD_LOGIC;
  signal oserdes_dq_ts : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal oserdes_dqs : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal oserdes_dqs_ts : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal out_fifo_n_0 : STD_LOGIC;
  signal out_fifo_n_2 : STD_LOGIC;
  signal po_oserdes_rst : STD_LOGIC;
  signal po_rd_enable : STD_LOGIC;
  signal NLW_phaser_out_PHASEREFCLK_UNCONNECTED : STD_LOGIC;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of out_fifo : label is "PRIMITIVE";
  attribute BOX_TYPE of phaser_out : label is "PRIMITIVE";
begin
  C_of_full <= \^c_of_full\;
ddr_byte_group_io: entity work.\mig_7series_nosysclock_mig_7series_v4_2_ddr_byte_group_io__parameterized1\
     port map (
      mem_dq_out(11 downto 0) => mem_dq_out(11 downto 0),
      oserdes_clk => oserdes_clk,
      oserdes_clkdiv => oserdes_clkdiv,
      oserdes_dq(47 downto 44) => of_q6(7 downto 4),
      oserdes_dq(43 downto 40) => of_q5(7 downto 4),
      oserdes_dq(39 downto 36) => of_q9(3 downto 0),
      oserdes_dq(35 downto 32) => of_q8(3 downto 0),
      oserdes_dq(31 downto 28) => of_q7(3 downto 0),
      oserdes_dq(27 downto 24) => of_q6(3 downto 0),
      oserdes_dq(23 downto 20) => of_q5(3 downto 0),
      oserdes_dq(19 downto 16) => of_q4(3 downto 0),
      oserdes_dq(15 downto 12) => of_q3(3 downto 0),
      oserdes_dq(11 downto 8) => of_q2(3 downto 0),
      oserdes_dq(7 downto 4) => of_q1(3 downto 0),
      oserdes_dq(3 downto 0) => of_q0(3 downto 0),
      po_oserdes_rst => po_oserdes_rst
    );
\of_pre_fifo_gen.u_ddr_of_pre_fifo\: entity work.\mig_7series_nosysclock_mig_7series_v4_2_ddr_of_pre_fifo__parameterized1_6\
     port map (
      CLK => CLK,
      Q(3 downto 0) => Q(3 downto 0),
      calib_cmd_wren => calib_cmd_wren,
      mux_cmd_wren => mux_cmd_wren,
      \my_empty_reg[1]_0\ => \my_empty_reg[1]\,
      \my_empty_reg[1]_1\ => \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_6\,
      \my_empty_reg[6]_0\ => \my_empty_reg[6]\,
      ofifo_rst => ofifo_rst,
      \rd_ptr_reg[0]_0\ => \rd_ptr_reg[0]\,
      \rd_ptr_reg[1]_0\ => \rd_ptr_reg[1]\,
      \rd_ptr_reg[2]_0\ => \rd_ptr_reg[2]\,
      \rd_ptr_reg[3]_0\ => \rd_ptr_reg[3]\,
      \rd_ptr_reg[3]_1\ => \^c_of_full\,
      wr_en_3 => wr_en_3,
      \wr_ptr_timing_reg[0]_0\ => \wr_ptr_timing_reg[0]\
    );
out_fifo: unisim.vcomponents.OUT_FIFO
    generic map(
      ALMOST_EMPTY_VALUE => 1,
      ALMOST_FULL_VALUE => 1,
      ARRAY_MODE => "ARRAY_MODE_4_X_4",
      OUTPUT_DISABLE => "FALSE",
      SYNCHRONOUS_MODE => "FALSE"
    )
        port map (
      ALMOSTEMPTY => out_fifo_n_0,
      ALMOSTFULL => C_of_a_full,
      D0(7 downto 4) => B"0000",
      D0(3 downto 0) => \rd_ptr_reg[3]_0\(3 downto 0),
      D1(7 downto 4) => B"0000",
      D1(3 downto 0) => \rd_ptr_reg[3]_1\(3 downto 0),
      D2(7 downto 4) => B"0000",
      D2(3 downto 0) => \rd_ptr_reg[3]_2\(3 downto 0),
      D3(7 downto 4) => B"0000",
      D3(3 downto 0) => \rd_ptr_reg[3]_3\(3 downto 0),
      D4(7 downto 4) => B"0000",
      D4(3 downto 0) => \rd_ptr_reg[3]_4\(3 downto 0),
      D5(7 downto 0) => \rd_ptr_reg[3]_5\(7 downto 0),
      D6(7 downto 0) => \rd_ptr_reg[3]_6\(7 downto 0),
      D7(7 downto 4) => B"0000",
      D7(3 downto 0) => \rd_ptr_reg[3]_7\(3 downto 0),
      D8(7 downto 4) => B"0000",
      D8(3 downto 0) => D8(3 downto 0),
      D9(7 downto 4) => B"0000",
      D9(3 downto 0) => \rd_ptr_reg[3]_8\(3 downto 0),
      EMPTY => out_fifo_n_2,
      FULL => \^c_of_full\,
      Q0(3 downto 0) => of_q0(3 downto 0),
      Q1(3 downto 0) => of_q1(3 downto 0),
      Q2(3 downto 0) => of_q2(3 downto 0),
      Q3(3 downto 0) => of_q3(3 downto 0),
      Q4(3 downto 0) => of_q4(3 downto 0),
      Q5(7 downto 0) => of_q5(7 downto 0),
      Q6(7 downto 0) => of_q6(7 downto 0),
      Q7(3 downto 0) => of_q7(3 downto 0),
      Q8(3 downto 0) => of_q8(3 downto 0),
      Q9(3 downto 0) => of_q9(3 downto 0),
      RDCLK => oserdes_clkdiv,
      RDEN => po_rd_enable,
      RESET => ofifo_rst,
      WRCLK => CLK,
      WREN => \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_6\
    );
phaser_out: unisim.vcomponents.PHASER_OUT_PHY
    generic map(
      CLKOUT_DIV => 2,
      COARSE_BYPASS => "FALSE",
      COARSE_DELAY => 0,
      DATA_CTL_N => "FALSE",
      DATA_RD_CYCLES => "FALSE",
      FINE_DELAY => 60,
      IS_RST_INVERTED => '0',
      MEMREFCLK_PERIOD => 3.076000,
      OCLKDELAY_INV => "FALSE",
      OCLK_DELAY => 0,
      OUTPUT_CLK_SRC => "DELAYED_REF",
      PHASEREFCLK_PERIOD => 1.000000,
      PO => B"111",
      REFCLK_PERIOD => 1.538000,
      SYNC_IN_DIV_RST => "TRUE"
    )
        port map (
      BURSTPENDINGPHY => OUTBURSTPENDING(0),
      COARSEENABLE => \po_counter_read_val_reg[8]\,
      COARSEINC => \po_counter_read_val_reg[8]\,
      COARSEOVERFLOW => C_po_coarse_overflow,
      COUNTERLOADEN => '0',
      COUNTERLOADVAL(8 downto 0) => B"000000000",
      COUNTERREADEN => \po_counter_read_val_reg[8]_0\,
      COUNTERREADVAL(8 downto 0) => A_rst_primitives_reg(8 downto 0),
      CTSBUS(1 downto 0) => oserdes_dqs_ts(1 downto 0),
      DQSBUS(1 downto 0) => oserdes_dqs(1 downto 0),
      DTSBUS(1 downto 0) => oserdes_dq_ts(1 downto 0),
      ENCALIBPHY(1 downto 0) => PCENABLECALIB(1 downto 0),
      FINEENABLE => \po_counter_read_val_reg[8]_1\,
      FINEINC => \po_counter_read_val_reg[8]_2\,
      FINEOVERFLOW => C_po_fine_overflow,
      FREQREFCLK => freq_refclk,
      MEMREFCLK => mem_refclk,
      OCLK => oserdes_clk,
      OCLKDELAYED => oserdes_clk_delayed,
      OCLKDIV => oserdes_clkdiv,
      OSERDESRST => po_oserdes_rst,
      PHASEREFCLK => NLW_phaser_out_PHASEREFCLK_UNCONNECTED,
      RDENABLE => po_rd_enable,
      RST => \po_counter_read_val_reg[8]_3\,
      SELFINEOCLKDELAY => \po_counter_read_val_reg[8]_4\,
      SYNCIN => sync_pulse,
      SYSCLK => CLK
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \mig_7series_nosysclock_mig_7series_v4_2_ddr_byte_lane__parameterized2\ is
  port (
    ofifo_rst : out STD_LOGIC;
    ddr_ck_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    COUNTERREADVAL : out STD_LOGIC_VECTOR ( 8 downto 0 );
    D_of_full : out STD_LOGIC;
    \my_empty_reg[1]\ : out STD_LOGIC;
    mem_dq_out : out STD_LOGIC_VECTOR ( 8 downto 0 );
    \rd_ptr_reg[3]\ : out STD_LOGIC_VECTOR ( 19 downto 0 );
    ofifo_rst_reg_0 : in STD_LOGIC;
    CLK : in STD_LOGIC;
    OUTBURSTPENDING : in STD_LOGIC_VECTOR ( 0 to 0 );
    \po_counter_read_val_reg[8]\ : in STD_LOGIC;
    \po_counter_read_val_reg[8]_0\ : in STD_LOGIC;
    \po_counter_read_val_reg[8]_1\ : in STD_LOGIC;
    \po_counter_read_val_reg[8]_2\ : in STD_LOGIC;
    freq_refclk : in STD_LOGIC;
    mem_refclk : in STD_LOGIC;
    \po_counter_read_val_reg[8]_3\ : in STD_LOGIC;
    sync_pulse : in STD_LOGIC;
    PCENABLECALIB : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \rd_ptr_reg[3]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \rd_ptr_reg[3]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \rd_ptr_reg[3]_2\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \rd_ptr_reg[3]_3\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \rd_ptr_reg[3]_4\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \wr_ptr_timing_reg[0]\ : in STD_LOGIC;
    calib_cmd_wren : in STD_LOGIC;
    mux_cmd_wren : in STD_LOGIC;
    out_fifo_0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    mc_cas_n : in STD_LOGIC_VECTOR ( 0 to 0 );
    out_fifo_1 : in STD_LOGIC;
    phy_dout : in STD_LOGIC_VECTOR ( 14 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \mig_7series_nosysclock_mig_7series_v4_2_ddr_byte_lane__parameterized2\ : entity is "mig_7series_v4_2_ddr_byte_lane";
end \mig_7series_nosysclock_mig_7series_v4_2_ddr_byte_lane__parameterized2\;

architecture STRUCTURE of \mig_7series_nosysclock_mig_7series_v4_2_ddr_byte_lane__parameterized2\ is
  signal \^d_of_full\ : STD_LOGIC;
  signal ddr_ck_out_q : STD_LOGIC_VECTOR ( 0 to 0 );
  signal of_d5 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal of_d7 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal of_d8 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal of_d9 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_15\ : STD_LOGIC;
  signal of_q0 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal of_q1 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal of_q2 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal of_q3 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal of_q4 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal of_q5 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal of_q6 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal of_q7 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal of_q8 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal of_q9 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^ofifo_rst\ : STD_LOGIC;
  signal oserdes_clk : STD_LOGIC;
  signal oserdes_clk_delayed : STD_LOGIC;
  signal oserdes_clkdiv : STD_LOGIC;
  signal oserdes_dq_ts : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal oserdes_dqs : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal oserdes_dqs_ts : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal out_fifo_n_0 : STD_LOGIC;
  signal out_fifo_n_1 : STD_LOGIC;
  signal out_fifo_n_2 : STD_LOGIC;
  signal phaser_out_n_0 : STD_LOGIC;
  signal phaser_out_n_1 : STD_LOGIC;
  signal po_oserdes_rst : STD_LOGIC;
  signal po_rd_enable : STD_LOGIC;
  signal \NLW_ddr_ck_gen_loop[0].ddr_ck_gen.ddr_ck_S_UNCONNECTED\ : STD_LOGIC;
  signal NLW_phaser_out_PHASEREFCLK_UNCONNECTED : STD_LOGIC;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \ddr_ck_gen_loop[0].ddr_ck_gen.ddr_ck\ : label is "PRIMITIVE";
  attribute \__SRVAL\ : string;
  attribute \__SRVAL\ of \ddr_ck_gen_loop[0].ddr_ck_gen.ddr_ck\ : label is "FALSE";
  attribute BOX_TYPE of \ddr_ck_gen_loop[0].ddr_ck_gen.ddr_ck_obuf\ : label is "PRIMITIVE";
  attribute CAPACITANCE : string;
  attribute CAPACITANCE of \ddr_ck_gen_loop[0].ddr_ck_gen.ddr_ck_obuf\ : label is "DONT_CARE";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \ddr_ck_gen_loop[0].ddr_ck_gen.ddr_ck_obuf\ : label is "OBUFDS";
  attribute BOX_TYPE of out_fifo : label is "PRIMITIVE";
  attribute BOX_TYPE of phaser_out : label is "PRIMITIVE";
begin
  D_of_full <= \^d_of_full\;
  ofifo_rst <= \^ofifo_rst\;
ddr_byte_group_io: entity work.\mig_7series_nosysclock_mig_7series_v4_2_ddr_byte_group_io__parameterized2\
     port map (
      mem_dq_out(8 downto 0) => mem_dq_out(8 downto 0),
      oserdes_clk => oserdes_clk,
      oserdes_clkdiv => oserdes_clkdiv,
      oserdes_dq(35 downto 32) => of_q9(3 downto 0),
      oserdes_dq(31 downto 28) => of_q8(3 downto 0),
      oserdes_dq(27 downto 24) => of_q7(3 downto 0),
      oserdes_dq(23 downto 20) => of_q6(3 downto 0),
      oserdes_dq(19 downto 16) => of_q5(3 downto 0),
      oserdes_dq(15 downto 12) => of_q4(3 downto 0),
      oserdes_dq(11 downto 8) => of_q3(3 downto 0),
      oserdes_dq(7 downto 4) => of_q2(3 downto 0),
      oserdes_dq(3 downto 0) => of_q1(3 downto 0),
      po_oserdes_rst => po_oserdes_rst
    );
\ddr_ck_gen_loop[0].ddr_ck_gen.ddr_ck\: unisim.vcomponents.ODDR
    generic map(
      DDR_CLK_EDGE => "SAME_EDGE",
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D1_INVERTED => '0',
      IS_D2_INVERTED => '0',
      SRTYPE => "SYNC"
    )
        port map (
      C => oserdes_clk,
      CE => '1',
      D1 => '0',
      D2 => '1',
      Q => ddr_ck_out_q(0),
      R => '0',
      S => \NLW_ddr_ck_gen_loop[0].ddr_ck_gen.ddr_ck_S_UNCONNECTED\
    );
\ddr_ck_gen_loop[0].ddr_ck_gen.ddr_ck_obuf\: unisim.vcomponents.OBUFDS
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => ddr_ck_out_q(0),
      O => ddr_ck_out(0),
      OB => ddr_ck_out(1)
    );
\of_pre_fifo_gen.u_ddr_of_pre_fifo\: entity work.\mig_7series_nosysclock_mig_7series_v4_2_ddr_of_pre_fifo__parameterized1\
     port map (
      CLK => CLK,
      D5(3 downto 0) => of_d5(3 downto 0),
      D7(3 downto 0) => of_d7(3 downto 0),
      D8(1 downto 0) => of_d8(1 downto 0),
      D9(3 downto 0) => of_d9(3 downto 0),
      SR(0) => \^ofifo_rst\,
      calib_cmd_wren => calib_cmd_wren,
      mc_cas_n(0) => mc_cas_n(0),
      mux_cmd_wren => mux_cmd_wren,
      \my_empty_reg[1]_0\ => \my_empty_reg[1]\,
      \my_empty_reg[1]_1\ => \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_15\,
      out_fifo(3 downto 0) => out_fifo_0(3 downto 0),
      out_fifo_0 => out_fifo_1,
      phy_dout(14 downto 0) => phy_dout(14 downto 0),
      \rd_ptr_reg[3]_0\(19 downto 0) => \rd_ptr_reg[3]\(19 downto 0),
      \rd_ptr_reg[3]_1\ => \^d_of_full\,
      \wr_ptr_timing_reg[0]_0\ => \wr_ptr_timing_reg[0]\
    );
ofifo_rst_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => '1',
      D => ofifo_rst_reg_0,
      Q => \^ofifo_rst\,
      R => '0'
    );
out_fifo: unisim.vcomponents.OUT_FIFO
    generic map(
      ALMOST_EMPTY_VALUE => 1,
      ALMOST_FULL_VALUE => 1,
      ARRAY_MODE => "ARRAY_MODE_4_X_4",
      OUTPUT_DISABLE => "FALSE",
      SYNCHRONOUS_MODE => "FALSE"
    )
        port map (
      ALMOSTEMPTY => out_fifo_n_0,
      ALMOSTFULL => out_fifo_n_1,
      D0(7 downto 0) => B"00000000",
      D1(7 downto 4) => B"0000",
      D1(3 downto 0) => \rd_ptr_reg[3]_0\(3 downto 0),
      D2(7 downto 4) => B"0000",
      D2(3 downto 0) => \rd_ptr_reg[3]_1\(3 downto 0),
      D3(7 downto 4) => B"0000",
      D3(3 downto 0) => \rd_ptr_reg[3]_2\(3 downto 0),
      D4(7 downto 4) => B"0000",
      D4(3 downto 0) => \rd_ptr_reg[3]_3\(3 downto 0),
      D5(7 downto 4) => B"0000",
      D5(3 downto 0) => of_d5(3 downto 0),
      D6(7 downto 4) => B"0000",
      D6(3 downto 0) => \rd_ptr_reg[3]_4\(3 downto 0),
      D7(7 downto 4) => B"0000",
      D7(3 downto 0) => of_d7(3 downto 0),
      D8(7 downto 4) => B"0000",
      D8(3 downto 2) => of_d5(3 downto 2),
      D8(1 downto 0) => of_d8(1 downto 0),
      D9(7 downto 4) => B"0000",
      D9(3 downto 0) => of_d9(3 downto 0),
      EMPTY => out_fifo_n_2,
      FULL => \^d_of_full\,
      Q0(3 downto 0) => of_q0(3 downto 0),
      Q1(3 downto 0) => of_q1(3 downto 0),
      Q2(3 downto 0) => of_q2(3 downto 0),
      Q3(3 downto 0) => of_q3(3 downto 0),
      Q4(3 downto 0) => of_q4(3 downto 0),
      Q5(7 downto 0) => of_q5(7 downto 0),
      Q6(7 downto 0) => of_q6(7 downto 0),
      Q7(3 downto 0) => of_q7(3 downto 0),
      Q8(3 downto 0) => of_q8(3 downto 0),
      Q9(3 downto 0) => of_q9(3 downto 0),
      RDCLK => oserdes_clkdiv,
      RDEN => po_rd_enable,
      RESET => \^ofifo_rst\,
      WRCLK => CLK,
      WREN => \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_15\
    );
phaser_out: unisim.vcomponents.PHASER_OUT_PHY
    generic map(
      CLKOUT_DIV => 2,
      COARSE_BYPASS => "FALSE",
      COARSE_DELAY => 0,
      DATA_CTL_N => "FALSE",
      DATA_RD_CYCLES => "FALSE",
      FINE_DELAY => 60,
      IS_RST_INVERTED => '0',
      MEMREFCLK_PERIOD => 3.076000,
      OCLKDELAY_INV => "FALSE",
      OCLK_DELAY => 0,
      OUTPUT_CLK_SRC => "DELAYED_REF",
      PHASEREFCLK_PERIOD => 1.000000,
      PO => B"111",
      REFCLK_PERIOD => 1.538000,
      SYNC_IN_DIV_RST => "TRUE"
    )
        port map (
      BURSTPENDINGPHY => OUTBURSTPENDING(0),
      COARSEENABLE => \po_counter_read_val_reg[8]\,
      COARSEINC => \po_counter_read_val_reg[8]\,
      COARSEOVERFLOW => phaser_out_n_0,
      COUNTERLOADEN => '0',
      COUNTERLOADVAL(8 downto 0) => B"000000000",
      COUNTERREADEN => \po_counter_read_val_reg[8]_0\,
      COUNTERREADVAL(8 downto 0) => COUNTERREADVAL(8 downto 0),
      CTSBUS(1 downto 0) => oserdes_dqs_ts(1 downto 0),
      DQSBUS(1 downto 0) => oserdes_dqs(1 downto 0),
      DTSBUS(1 downto 0) => oserdes_dq_ts(1 downto 0),
      ENCALIBPHY(1 downto 0) => PCENABLECALIB(1 downto 0),
      FINEENABLE => \po_counter_read_val_reg[8]_1\,
      FINEINC => \po_counter_read_val_reg[8]_2\,
      FINEOVERFLOW => phaser_out_n_1,
      FREQREFCLK => freq_refclk,
      MEMREFCLK => mem_refclk,
      OCLK => oserdes_clk,
      OCLKDELAYED => oserdes_clk_delayed,
      OCLKDIV => oserdes_clkdiv,
      OSERDESRST => po_oserdes_rst,
      PHASEREFCLK => NLW_phaser_out_PHASEREFCLK_UNCONNECTED,
      RDENABLE => po_rd_enable,
      RST => ofifo_rst_reg_0,
      SELFINEOCLKDELAY => \po_counter_read_val_reg[8]_3\,
      SYNCIN => sync_pulse,
      SYSCLK => CLK
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity mig_7series_nosysclock_mig_7series_v4_2_ddr_calib_top is
  port (
    ddr3_ila_wrpath : out STD_LOGIC_VECTOR ( 59 downto 0 );
    ddr3_ila_basic : out STD_LOGIC_VECTOR ( 23 downto 0 );
    po_cnt_dec_reg : out STD_LOGIC;
    new_cnt_cpt_r_reg : out STD_LOGIC;
    samp_edge_cnt0_en_r : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_mux_rd_div2.gen_mux_rd[0].mux_rd_fall1_r_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_mux_rd_div2.gen_mux_rd[0].mux_rd_rise1_r_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_mux_rd_div2.gen_mux_rd[0].mux_rd_fall0_r_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    pi_cnt_dec_reg : out STD_LOGIC;
    \out\ : out STD_LOGIC;
    prbs_rdlvl_done_pulse_reg : out STD_LOGIC;
    pi_calib_done : out STD_LOGIC;
    calib_cmd_wren : out STD_LOGIC;
    calib_wrdata_en : out STD_LOGIC;
    phy_write_calib : out STD_LOGIC;
    phy_read_calib : out STD_LOGIC;
    tempmon_pi_f_inc : out STD_LOGIC;
    tempmon_pi_f_dec : out STD_LOGIC;
    idelay_inc : out STD_LOGIC;
    mux_rd_valid_r_reg : out STD_LOGIC;
    \idelay_tap_cnt_r_reg[0][0][4]\ : out STD_LOGIC_VECTOR ( 86 downto 0 );
    calib_in_common : out STD_LOGIC;
    init_calib_complete_reg_rep_0 : out STD_LOGIC;
    \init_calib_complete_reg_rep__2_0\ : out STD_LOGIC;
    \init_calib_complete_reg_rep__3_0\ : out STD_LOGIC;
    \init_calib_complete_reg_rep__4_0\ : out STD_LOGIC;
    \rank_final_loop[0].bank_final_loop[0].final_data_offset_mc_reg[0][3]\ : out STD_LOGIC;
    \rank_final_loop[0].bank_final_loop[0].final_data_offset_mc_reg[0][5]\ : out STD_LOGIC;
    dbg_pi_f_en_r_reg_0 : out STD_LOGIC;
    dbg_pi_f_inc_r_reg_0 : out STD_LOGIC;
    \gen_byte_sel_div2.calib_in_common_reg_0\ : out STD_LOGIC;
    calib_sel : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \gen_byte_sel_div2.calib_in_common_reg_1\ : out STD_LOGIC;
    dbg_po_f_inc_r_reg_0 : out STD_LOGIC;
    \gen_byte_sel_div2.calib_in_common_reg_2\ : out STD_LOGIC;
    \gen_byte_sel_div2.calib_in_common_reg_3\ : out STD_LOGIC;
    \gen_byte_sel_div2.calib_in_common_reg_4\ : out STD_LOGIC;
    \calib_sel_reg[1]_0\ : out STD_LOGIC;
    \gen_byte_sel_div2.calib_in_common_reg_5\ : out STD_LOGIC;
    \gen_byte_sel_div2.calib_in_common_reg_6\ : out STD_LOGIC;
    \gen_byte_sel_div2.calib_in_common_reg_7\ : out STD_LOGIC;
    \calib_sel_reg[1]_1\ : out STD_LOGIC;
    \calib_sel_reg[1]_2\ : out STD_LOGIC;
    \calib_sel_reg[1]_3\ : out STD_LOGIC;
    \calib_sel_reg[1]_4\ : out STD_LOGIC;
    \calib_sel_reg[1]_5\ : out STD_LOGIC;
    \calib_sel_reg[1]_6\ : out STD_LOGIC;
    \gen_byte_sel_div2.calib_in_common_reg_8\ : out STD_LOGIC;
    \gen_byte_sel_div2.calib_in_common_reg_9\ : out STD_LOGIC;
    \gen_byte_sel_div2.calib_in_common_reg_10\ : out STD_LOGIC;
    \gen_byte_sel_div2.calib_in_common_reg_11\ : out STD_LOGIC;
    \gen_byte_sel_div2.calib_in_common_reg_12\ : out STD_LOGIC;
    \gen_byte_sel_div2.calib_in_common_reg_13\ : out STD_LOGIC;
    \gen_byte_sel_div2.calib_in_common_reg_14\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \my_empty_reg[6]_inv\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    in0 : out STD_LOGIC;
    \my_empty_reg[0]\ : out STD_LOGIC;
    granted_col_r_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    \rank_final_loop[0].bank_final_loop[0].final_data_offset_mc_reg[0][4]\ : out STD_LOGIC;
    \rank_final_loop[0].bank_final_loop[0].final_data_offset_mc_reg[0][1]\ : out STD_LOGIC;
    \rank_final_loop[0].bank_final_loop[0].final_data_offset_mc_reg[0][0]\ : out STD_LOGIC;
    \calib_sel_reg[1]_7\ : out STD_LOGIC;
    LD0 : out STD_LOGIC;
    ififo_rst_reg0 : out STD_LOGIC;
    ofifo_rst_reg0 : out STD_LOGIC;
    D0 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    D1 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    D2 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    D3 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    D4 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    D5 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    D6 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    D7 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    D9 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \cmd_pipe_plus.mc_address_reg[23]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \cmd_pipe_plus.mc_address_reg[24]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \cmd_pipe_plus.mc_address_reg[25]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \cmd_pipe_plus.mc_address_reg[26]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \cmd_pipe_plus.mc_ras_n_reg[1]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    PHYCTLWD : out STD_LOGIC_VECTOR ( 10 downto 0 );
    COUNTERLOADVAL : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \pi_rst_stg1_cal_reg[0]\ : out STD_LOGIC;
    wr_level_done_reg : out STD_LOGIC;
    \cmd_pipe_plus.mc_odt_reg[0]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \cmd_pipe_plus.mc_cas_n_reg[1]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \cmd_pipe_plus.mc_we_n_reg[1]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \cmd_pipe_plus.mc_ras_n_reg[1]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \cmd_pipe_plus.mc_cas_n_reg[1]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \cmd_pipe_plus.mc_bank_reg[3]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \cmd_pipe_plus.mc_bank_reg[4]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \cmd_pipe_plus.mc_bank_reg[5]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \cmd_pipe_plus.mc_address_reg[17]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \cmd_pipe_plus.mc_address_reg[18]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \cmd_pipe_plus.mc_address_reg[20]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    D8 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \cmd_pipe_plus.mc_address_reg[22]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    phy_dout : out STD_LOGIC_VECTOR ( 21 downto 0 );
    \init_calib_complete_reg_rep__0_0\ : out STD_LOGIC_VECTOR ( 35 downto 0 );
    init_calib_complete_reg_rep_1 : out STD_LOGIC_VECTOR ( 14 downto 0 );
    mux_wrdata_en : out STD_LOGIC;
    mux_cmd_wren : out STD_LOGIC;
    mux_reset_n : out STD_LOGIC;
    \cmd_pipe_plus.mc_we_n_reg[1]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    CLK : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \po_rdval_cnt_reg[8]\ : in STD_LOGIC;
    found_first_edge_r_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    \po_coarse_tap_cnt_reg[0][0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \samp_edge_cnt1_r_reg[0]\ : in STD_LOGIC;
    po_en_stg2_f_reg : in STD_LOGIC;
    ddr3_ila_rdpath : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \init_state_r1_reg[0]\ : in STD_LOGIC;
    \init_state_r_reg[6]\ : in STD_LOGIC;
    init_complete_r_reg : in STD_LOGIC;
    \calib_cke_reg[0]\ : in STD_LOGIC;
    rstdiv0_sync_r1 : in STD_LOGIC;
    init_complete_r_timing_reg : in STD_LOGIC;
    tempmon_sample_en : in STD_LOGIC;
    \stable_pass_cnt_reg[5]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    dbg_sel_po_incdec : in STD_LOGIC;
    dbg_sel_pi_incdec : in STD_LOGIC;
    tempmon_sel_pi_incdec : in STD_LOGIC;
    dbg_pi_f_en_r0 : in STD_LOGIC;
    dbg_pi_f_inc : in STD_LOGIC;
    dbg_po_f_stg23_sel : in STD_LOGIC;
    dbg_po_f_inc : in STD_LOGIC;
    dbg_po_f_en_r0 : in STD_LOGIC;
    phy_rddata_en : in STD_LOGIC;
    \gen_mux_rd_div2.gen_mux_rd[0].mux_rd_rise0_r_reg[0]\ : in STD_LOGIC;
    \gen_mux_rd_div2.gen_mux_rd[1].mux_rd_rise0_r_reg[1]\ : in STD_LOGIC;
    \gen_mux_rd_div2.gen_mux_rd[2].mux_rd_rise0_r_reg[2]\ : in STD_LOGIC;
    \gen_mux_rd_div2.gen_mux_rd[3].mux_rd_rise0_r_reg[3]\ : in STD_LOGIC;
    \gen_mux_rd_div2.gen_mux_rd[4].mux_rd_rise0_r_reg[4]\ : in STD_LOGIC;
    \gen_mux_rd_div2.gen_mux_rd[5].mux_rd_rise0_r_reg[5]\ : in STD_LOGIC;
    \gen_mux_rd_div2.gen_mux_rd[6].mux_rd_rise0_r_reg[6]\ : in STD_LOGIC;
    \gen_mux_rd_div2.gen_mux_rd[7].mux_rd_rise0_r_reg[7]\ : in STD_LOGIC;
    \gen_mux_rd_div2.gen_mux_rd[0].mux_rd_fall0_r_reg[0]_0\ : in STD_LOGIC;
    \gen_mux_rd_div2.gen_mux_rd[1].mux_rd_fall0_r_reg[1]\ : in STD_LOGIC;
    \gen_mux_rd_div2.gen_mux_rd[2].mux_rd_fall0_r_reg[2]\ : in STD_LOGIC;
    \gen_mux_rd_div2.gen_mux_rd[3].mux_rd_fall0_r_reg[3]\ : in STD_LOGIC;
    \gen_mux_rd_div2.gen_mux_rd[4].mux_rd_fall0_r_reg[4]\ : in STD_LOGIC;
    \gen_mux_rd_div2.gen_mux_rd[5].mux_rd_fall0_r_reg[5]\ : in STD_LOGIC;
    \gen_mux_rd_div2.gen_mux_rd[6].mux_rd_fall0_r_reg[6]\ : in STD_LOGIC;
    \gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall0_r_reg[7]\ : in STD_LOGIC;
    \gen_mux_rd_div2.gen_mux_rd[0].mux_rd_rise1_r_reg[0]_0\ : in STD_LOGIC;
    \gen_mux_rd_div2.gen_mux_rd[1].mux_rd_rise1_r_reg[1]\ : in STD_LOGIC;
    \gen_mux_rd_div2.gen_mux_rd[2].mux_rd_rise1_r_reg[2]\ : in STD_LOGIC;
    \gen_mux_rd_div2.gen_mux_rd[3].mux_rd_rise1_r_reg[3]\ : in STD_LOGIC;
    \gen_mux_rd_div2.gen_mux_rd[4].mux_rd_rise1_r_reg[4]\ : in STD_LOGIC;
    \gen_mux_rd_div2.gen_mux_rd[5].mux_rd_rise1_r_reg[5]\ : in STD_LOGIC;
    \gen_mux_rd_div2.gen_mux_rd[6].mux_rd_rise1_r_reg[6]\ : in STD_LOGIC;
    \gen_mux_rd_div2.gen_mux_rd[7].mux_rd_rise1_r_reg[7]\ : in STD_LOGIC;
    \gen_mux_rd_div2.gen_mux_rd[0].mux_rd_fall1_r_reg[0]_0\ : in STD_LOGIC;
    \gen_mux_rd_div2.gen_mux_rd[1].mux_rd_fall1_r_reg[1]\ : in STD_LOGIC;
    \gen_mux_rd_div2.gen_mux_rd[2].mux_rd_fall1_r_reg[2]\ : in STD_LOGIC;
    \gen_mux_rd_div2.gen_mux_rd[3].mux_rd_fall1_r_reg[3]\ : in STD_LOGIC;
    \gen_mux_rd_div2.gen_mux_rd[4].mux_rd_fall1_r_reg[4]\ : in STD_LOGIC;
    \gen_mux_rd_div2.gen_mux_rd[5].mux_rd_fall1_r_reg[5]\ : in STD_LOGIC;
    \gen_mux_rd_div2.gen_mux_rd[6].mux_rd_fall1_r_reg[6]\ : in STD_LOGIC;
    \gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall1_r_reg[7]\ : in STD_LOGIC;
    \gen_byte_sel_div2.calib_in_common_reg_15\ : in STD_LOGIC;
    ddr3_ila_wrpath_14_sp_1 : in STD_LOGIC;
    ddr3_vio_sync_out : in STD_LOGIC_VECTOR ( 4 downto 0 );
    wrlvl_byte_done_reg : in STD_LOGIC;
    \idelay_tap_cnt_r_reg[0][0][4]_0\ : in STD_LOGIC;
    \not_empty_wait_cnt_reg[4]\ : in STD_LOGIC;
    complex_row0_rd_done_reg : in STD_LOGIC;
    \wr_ptr_timing_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \wr_ptr_timing_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \wr_en_inferred__0_i_1\ : in STD_LOGIC;
    \wr_en_inferred__0_i_1__0\ : in STD_LOGIC;
    sent_col : in STD_LOGIC;
    \cmd_pipe_plus.mc_data_offset_reg[2]\ : in STD_LOGIC;
    dbg_po_counter_read_val : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \cnt_idel_dec_cpt_r_reg[3]\ : in STD_LOGIC;
    \pi_rdval_cnt_reg[2]\ : in STD_LOGIC;
    \pi_rdval_cnt_reg[4]\ : in STD_LOGIC;
    \cnt_idel_dec_cpt_r_reg[5]\ : in STD_LOGIC;
    store_sr_req_r_reg : in STD_LOGIC;
    \pi_rdval_cnt_reg[0]\ : in STD_LOGIC;
    \pi_rdval_cnt_reg[1]\ : in STD_LOGIC;
    idelay_ld_rst : in STD_LOGIC;
    A_rst_primitives : in STD_LOGIC;
    \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_72_77\ : in STD_LOGIC_VECTOR ( 35 downto 0 );
    out_fifo : in STD_LOGIC_VECTOR ( 35 downto 0 );
    out_fifo_0 : in STD_LOGIC;
    mem_reg_0_15_30_35 : in STD_LOGIC_VECTOR ( 26 downto 0 );
    mem_out : in STD_LOGIC_VECTOR ( 19 downto 0 );
    out_fifo_1 : in STD_LOGIC;
    mc_ras_n : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \gen_rd[0].rd_data_rise_wl_r_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_rd[0].rd_data_rise_wl_r_reg[0]_0\ : in STD_LOGIC;
    \gen_rd[0].rd_data_rise_wl_r_reg[0]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    \tap_cnt_cpt_r_reg[5]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \wait_cnt_r_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \device_temp_101_reg[11]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    mc_odt : in STD_LOGIC_VECTOR ( 0 to 0 );
    out_fifo_2 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    out_fifo_3 : in STD_LOGIC;
    mc_cke : in STD_LOGIC_VECTOR ( 0 to 0 );
    mc_cs_n : in STD_LOGIC_VECTOR ( 0 to 0 );
    mc_cas_n : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    out_fifo_4 : in STD_LOGIC_VECTOR ( 47 downto 0 );
    out_fifo_5 : in STD_LOGIC;
    \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    mc_cmd : in STD_LOGIC_VECTOR ( 0 to 0 );
    phy_mc_ctl_full_r_reg : in STD_LOGIC_VECTOR ( 6 downto 0 );
    mc_wrdata_en : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of mig_7series_nosysclock_mig_7series_v4_2_ddr_calib_top : entity is "mig_7series_v4_2_ddr_calib_top";
end mig_7series_nosysclock_mig_7series_v4_2_ddr_calib_top;

architecture STRUCTURE of mig_7series_nosysclock_mig_7series_v4_2_ddr_calib_top is
  signal \^d\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal cal1_prech_req_r : STD_LOGIC;
  signal calib_complete : STD_LOGIC;
  signal \^calib_in_common\ : STD_LOGIC;
  signal \^calib_sel\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal calib_sel0 : STD_LOGIC;
  signal calib_zero_inputs : STD_LOGIC;
  signal ck_addr_cmd_delay_done : STD_LOGIC;
  signal ck_po_stg2_f_en : STD_LOGIC;
  signal ck_po_stg2_f_indec : STD_LOGIC;
  signal cmd_po_en_stg2_f : STD_LOGIC;
  signal cnt_pwron_cke_done_r : STD_LOGIC;
  signal ctl_lane_cnt : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal dbg_pi_f_en_r : STD_LOGIC;
  signal dbg_pi_f_inc_r : STD_LOGIC;
  signal dbg_po_f_en_r : STD_LOGIC;
  signal dbg_po_f_inc_r : STD_LOGIC;
  signal dbg_sel_pi_incdec_r : STD_LOGIC;
  signal dbg_sel_po_incdec_r : STD_LOGIC;
  signal \^ddr3_ila_basic\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \^ddr3_ila_wrpath\ : STD_LOGIC_VECTOR ( 59 downto 0 );
  signal ddr3_ila_wrpath_14_sn_1 : STD_LOGIC;
  signal ddr3_lm_done_r : STD_LOGIC;
  signal \ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl_n_72\ : STD_LOGIC;
  signal \ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl_n_73\ : STD_LOGIC;
  signal \ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl_n_74\ : STD_LOGIC;
  signal \ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl_n_79\ : STD_LOGIC;
  signal \ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl_n_80\ : STD_LOGIC;
  signal \ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl_n_81\ : STD_LOGIC;
  signal \ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl_n_82\ : STD_LOGIC;
  signal \ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl_n_84\ : STD_LOGIC;
  signal \ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl_n_85\ : STD_LOGIC;
  signal ddr_phy_tempmon_0_n_3 : STD_LOGIC;
  signal detect_pi_found_dqs : STD_LOGIC;
  signal done_dqs_tap_inc : STD_LOGIC;
  signal dqs_found_prech_req : STD_LOGIC;
  signal dqs_po_dec_done : STD_LOGIC;
  signal dqs_po_en_stg2_f : STD_LOGIC;
  signal dqs_po_stg2_f_incdec : STD_LOGIC;
  signal \dqsfind_calib_right.u_ddr_phy_dqs_found_cal_n_23\ : STD_LOGIC;
  signal \dqsfind_calib_right.u_ddr_phy_dqs_found_cal_n_25\ : STD_LOGIC;
  signal \dqsfind_calib_right.u_ddr_phy_dqs_found_cal_n_26\ : STD_LOGIC;
  signal \dqsfind_calib_right.u_ddr_phy_dqs_found_cal_n_27\ : STD_LOGIC;
  signal \dqsfind_calib_right.u_ddr_phy_dqs_found_cal_n_28\ : STD_LOGIC;
  signal \dqsfind_calib_right.u_ddr_phy_dqs_found_cal_n_29\ : STD_LOGIC;
  signal \dqsfind_calib_right.u_ddr_phy_dqs_found_cal_n_30\ : STD_LOGIC;
  signal \dqsfind_calib_right.u_ddr_phy_dqs_found_cal_n_33\ : STD_LOGIC;
  signal \dqsfind_calib_right.u_ddr_phy_dqs_found_cal_n_34\ : STD_LOGIC;
  signal \dqsfind_calib_right.u_ddr_phy_dqs_found_cal_n_35\ : STD_LOGIC;
  signal \dqsfind_calib_right.u_ddr_phy_dqs_found_cal_n_36\ : STD_LOGIC;
  signal \dqsfind_calib_right.u_ddr_phy_dqs_found_cal_n_37\ : STD_LOGIC;
  signal \dqsfind_calib_right.u_ddr_phy_dqs_found_cal_n_38\ : STD_LOGIC;
  signal \gen_byte_sel_div2.calib_in_common_i_7_n_0\ : STD_LOGIC;
  signal \gen_byte_sel_div2.ctl_lane_sel_reg_n_0_[0]\ : STD_LOGIC;
  signal \gen_byte_sel_div2.ctl_lane_sel_reg_n_0_[1]\ : STD_LOGIC;
  signal \gen_byte_sel_div2.ctl_lane_sel_reg_n_0_[2]\ : STD_LOGIC;
  signal \^gen_mux_rd_div2.gen_mux_rd[0].mux_rd_fall0_r_reg[0]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^gen_mux_rd_div2.gen_mux_rd[0].mux_rd_fall1_r_reg[0]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^gen_mux_rd_div2.gen_mux_rd[0].mux_rd_rise1_r_reg[0]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal idelay_ce : STD_LOGIC;
  signal idelay_ce_int : STD_LOGIC;
  signal idelay_ce_r1 : STD_LOGIC;
  signal idelay_inc_int : STD_LOGIC;
  signal idelay_inc_r1 : STD_LOGIC;
  signal \^idelay_tap_cnt_r_reg[0][0][4]\ : STD_LOGIC_VECTOR ( 86 downto 0 );
  signal \^init_calib_complete_reg_rep_0\ : STD_LOGIC;
  signal \init_calib_complete_reg_rep__0_n_0\ : STD_LOGIC;
  attribute MAX_FANOUT : string;
  attribute MAX_FANOUT of \init_calib_complete_reg_rep__0_n_0\ : signal is "50";
  attribute RTL_MAX_FANOUT : string;
  attribute RTL_MAX_FANOUT of \init_calib_complete_reg_rep__0_n_0\ : signal is "found";
  attribute syn_maxfan : string;
  attribute syn_maxfan of \init_calib_complete_reg_rep__0_n_0\ : signal is "10";
  signal \init_calib_complete_reg_rep__1_n_0\ : STD_LOGIC;
  attribute MAX_FANOUT of \init_calib_complete_reg_rep__1_n_0\ : signal is "50";
  attribute RTL_MAX_FANOUT of \init_calib_complete_reg_rep__1_n_0\ : signal is "found";
  attribute syn_maxfan of \init_calib_complete_reg_rep__1_n_0\ : signal is "10";
  signal \^init_calib_complete_reg_rep__2_0\ : STD_LOGIC;
  signal \^init_calib_complete_reg_rep__3_0\ : STD_LOGIC;
  signal \^init_calib_complete_reg_rep__4_0\ : STD_LOGIC;
  signal init_dqsfound_done_r2 : STD_LOGIC;
  signal \mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay_n_1\ : STD_LOGIC;
  signal \mb_wrlvl_inst.u_ddr_phy_wrlvl_n_50\ : STD_LOGIC;
  signal \mb_wrlvl_inst.u_ddr_phy_wrlvl_n_55\ : STD_LOGIC;
  signal mem_init_done_r : STD_LOGIC;
  signal mpr_rd_fall0_prev_r : STD_LOGIC;
  signal mpr_rd_fall1_prev_r : STD_LOGIC;
  signal mpr_rd_rise0_prev_r : STD_LOGIC;
  signal mpr_rd_rise1_prev_r : STD_LOGIC;
  signal \^mux_rd_valid_r_reg\ : STD_LOGIC;
  signal \phaser_in_gen.phaser_in_i_12_n_0\ : STD_LOGIC;
  signal phy_if_reset : STD_LOGIC;
  signal \phy_if_reset0__0\ : STD_LOGIC;
  signal phy_if_reset_w : STD_LOGIC;
  signal \^pi_calib_done\ : STD_LOGIC;
  signal pi_dqs_found_any_bank : STD_LOGIC;
  signal pi_dqs_found_done_r1 : STD_LOGIC;
  signal pi_dqs_found_rank_done : STD_LOGIC;
  signal pi_fine_dly_dec_done : STD_LOGIC;
  signal po_enstg2_f : STD_LOGIC_VECTOR ( 2 to 2 );
  signal po_sel_stg2stg3 : STD_LOGIC_VECTOR ( 2 to 2 );
  signal po_stg2_fincdec : STD_LOGIC_VECTOR ( 2 to 2 );
  signal po_stg2_wrcal_cnt : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal prbs_rdlvl_done_pulse0 : STD_LOGIC;
  signal prech_done : STD_LOGIC;
  signal \rd_byte_data_offset_reg[0]_4\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal rd_data_offset_ranks_0 : STD_LOGIC_VECTOR ( 3 to 3 );
  signal rdlvl_last_byte_done : STD_LOGIC;
  signal rdlvl_pi_incdec : STD_LOGIC;
  signal rdlvl_prech_req : STD_LOGIC;
  signal rdlvl_rank_done_r : STD_LOGIC;
  signal rdlvl_stg1_done_r1 : STD_LOGIC;
  signal rdlvl_stg1_rank_done : STD_LOGIC;
  signal rdlvl_stg1_start_r : STD_LOGIC;
  signal reset_if : STD_LOGIC;
  signal reset_if_r8_reg_srl8_n_0 : STD_LOGIC;
  signal reset_if_r9 : STD_LOGIC;
  signal tempmon_pi_f_en_r : STD_LOGIC;
  signal \^tempmon_pi_f_inc\ : STD_LOGIC;
  signal tempmon_pi_f_inc_r : STD_LOGIC;
  signal u_ddr_phy_init_n_15 : STD_LOGIC;
  signal u_ddr_phy_init_n_2 : STD_LOGIC;
  signal u_ddr_phy_init_n_38 : STD_LOGIC;
  signal u_ddr_phy_init_n_39 : STD_LOGIC;
  signal u_ddr_phy_init_n_75 : STD_LOGIC;
  signal u_ddr_phy_init_n_76 : STD_LOGIC;
  signal u_ddr_phy_init_n_77 : STD_LOGIC;
  signal u_ddr_phy_wrcal_n_65 : STD_LOGIC;
  signal u_ddr_phy_wrcal_n_66 : STD_LOGIC;
  signal u_ddr_phy_wrcal_n_67 : STD_LOGIC;
  signal u_ddr_phy_wrcal_n_70 : STD_LOGIC;
  signal u_ddr_phy_wrcal_n_71 : STD_LOGIC;
  signal u_ddr_phy_wrcal_n_72 : STD_LOGIC;
  signal u_ddr_phy_wrcal_n_73 : STD_LOGIC;
  signal u_ddr_phy_wrcal_n_74 : STD_LOGIC;
  signal wl_sm_start : STD_LOGIC;
  signal \wl_state_r__0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal wr_level_done_r5 : STD_LOGIC;
  signal wrcal_prech_req : STD_LOGIC;
  signal wrcal_rd_wait : STD_LOGIC;
  signal wrcal_resume_w : STD_LOGIC;
  signal wrcal_sanity_chk : STD_LOGIC;
  signal wrlvl_byte_done : STD_LOGIC;
  signal wrlvl_byte_redo : STD_LOGIC;
  signal wrlvl_done_r1 : STD_LOGIC;
  signal wrlvl_final_if_rst : STD_LOGIC;
  signal wrlvl_rank_done : STD_LOGIC;
  attribute syn_maxfan of \calib_sel_reg[0]\ : label is "10";
  attribute syn_maxfan of \calib_sel_reg[1]\ : label is "10";
  attribute syn_maxfan of \calib_zero_inputs_reg[0]\ : label is "10";
  attribute syn_maxfan of dbg_po_f_stg23_sel_r_reg : label is "3";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_16\ : label is "soft_lutpair441";
  attribute SOFT_HLUTNM of \ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_17\ : label is "soft_lutpair441";
  attribute SOFT_HLUTNM of \ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_8\ : label is "soft_lutpair440";
  attribute SOFT_HLUTNM of \ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_9\ : label is "soft_lutpair440";
  attribute SOFT_HLUTNM of \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_4\ : label is "soft_lutpair439";
  attribute SOFT_HLUTNM of \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_5\ : label is "soft_lutpair439";
  attribute SOFT_HLUTNM of \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_8\ : label is "soft_lutpair438";
  attribute SOFT_HLUTNM of \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_9\ : label is "soft_lutpair438";
  attribute syn_maxfan of \gen_byte_sel_div2.calib_in_common_reg\ : label is "10";
  attribute syn_maxfan of idelay_inc_r2_reg : label is "30";
  attribute ORIG_CELL_NAME : string;
  attribute ORIG_CELL_NAME of init_calib_complete_reg : label is "init_calib_complete_reg";
  attribute IS_FANOUT_CONSTRAINED : integer;
  attribute IS_FANOUT_CONSTRAINED of init_calib_complete_reg_rep : label is 1;
  attribute ORIG_CELL_NAME of init_calib_complete_reg_rep : label is "init_calib_complete_reg";
  attribute IS_FANOUT_CONSTRAINED of \init_calib_complete_reg_rep__0\ : label is 1;
  attribute ORIG_CELL_NAME of \init_calib_complete_reg_rep__0\ : label is "init_calib_complete_reg";
  attribute RTL_MAX_FANOUT of \init_calib_complete_reg_rep__0\ : label is "found";
  attribute syn_maxfan of \init_calib_complete_reg_rep__0\ : label is "10";
  attribute IS_FANOUT_CONSTRAINED of \init_calib_complete_reg_rep__1\ : label is 1;
  attribute ORIG_CELL_NAME of \init_calib_complete_reg_rep__1\ : label is "init_calib_complete_reg";
  attribute RTL_MAX_FANOUT of \init_calib_complete_reg_rep__1\ : label is "found";
  attribute syn_maxfan of \init_calib_complete_reg_rep__1\ : label is "10";
  attribute IS_FANOUT_CONSTRAINED of \init_calib_complete_reg_rep__2\ : label is 1;
  attribute ORIG_CELL_NAME of \init_calib_complete_reg_rep__2\ : label is "init_calib_complete_reg";
  attribute IS_FANOUT_CONSTRAINED of \init_calib_complete_reg_rep__3\ : label is 1;
  attribute ORIG_CELL_NAME of \init_calib_complete_reg_rep__3\ : label is "init_calib_complete_reg";
  attribute IS_FANOUT_CONSTRAINED of \init_calib_complete_reg_rep__4\ : label is 1;
  attribute ORIG_CELL_NAME of \init_calib_complete_reg_rep__4\ : label is "init_calib_complete_reg";
  attribute SOFT_HLUTNM of \input_[0].iserdes_dq_.idelay_dq.idelaye2_i_1\ : label is "soft_lutpair435";
  attribute SOFT_HLUTNM of \phaser_in_gen.phaser_in_i_12\ : label is "soft_lutpair443";
  attribute SOFT_HLUTNM of \phaser_in_gen.phaser_in_i_2\ : label is "soft_lutpair435";
  attribute SOFT_HLUTNM of \phaser_out_i_2__0\ : label is "soft_lutpair442";
  attribute SOFT_HLUTNM of \phaser_out_i_2__1\ : label is "soft_lutpair442";
  attribute SOFT_HLUTNM of \phaser_out_i_2__2\ : label is "soft_lutpair443";
  attribute SOFT_HLUTNM of \phaser_out_i_4__2\ : label is "soft_lutpair436";
  attribute SOFT_HLUTNM of phaser_out_i_5 : label is "soft_lutpair436";
  attribute SOFT_HLUTNM of \phaser_out_i_5__0\ : label is "soft_lutpair437";
  attribute SOFT_HLUTNM of \phaser_out_i_5__1\ : label is "soft_lutpair437";
  attribute srl_name : string;
  attribute srl_name of reset_if_r8_reg_srl8 : label is "\u_mig_7series_nosysclock_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/reset_if_r8_reg_srl8 ";
begin
  D(0) <= \^d\(0);
  calib_in_common <= \^calib_in_common\;
  calib_sel(1 downto 0) <= \^calib_sel\(1 downto 0);
  ddr3_ila_basic(23 downto 0) <= \^ddr3_ila_basic\(23 downto 0);
  ddr3_ila_wrpath(59 downto 0) <= \^ddr3_ila_wrpath\(59 downto 0);
  ddr3_ila_wrpath_14_sn_1 <= ddr3_ila_wrpath_14_sp_1;
  \gen_mux_rd_div2.gen_mux_rd[0].mux_rd_fall0_r_reg[0]\(0) <= \^gen_mux_rd_div2.gen_mux_rd[0].mux_rd_fall0_r_reg[0]\(0);
  \gen_mux_rd_div2.gen_mux_rd[0].mux_rd_fall1_r_reg[0]\(0) <= \^gen_mux_rd_div2.gen_mux_rd[0].mux_rd_fall1_r_reg[0]\(0);
  \gen_mux_rd_div2.gen_mux_rd[0].mux_rd_rise1_r_reg[0]\(0) <= \^gen_mux_rd_div2.gen_mux_rd[0].mux_rd_rise1_r_reg[0]\(0);
  \idelay_tap_cnt_r_reg[0][0][4]\(86 downto 0) <= \^idelay_tap_cnt_r_reg[0][0][4]\(86 downto 0);
  init_calib_complete_reg_rep_0 <= \^init_calib_complete_reg_rep_0\;
  \init_calib_complete_reg_rep__2_0\ <= \^init_calib_complete_reg_rep__2_0\;
  \init_calib_complete_reg_rep__3_0\ <= \^init_calib_complete_reg_rep__3_0\;
  \init_calib_complete_reg_rep__4_0\ <= \^init_calib_complete_reg_rep__4_0\;
  mux_rd_valid_r_reg <= \^mux_rd_valid_r_reg\;
  pi_calib_done <= \^pi_calib_done\;
  tempmon_pi_f_inc <= \^tempmon_pi_f_inc\;
\calib_sel_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \dqsfind_calib_right.u_ddr_phy_dqs_found_cal_n_38\,
      Q => \^calib_sel\(0),
      R => '0'
    );
\calib_sel_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \dqsfind_calib_right.u_ddr_phy_dqs_found_cal_n_36\,
      Q => \^calib_sel\(1),
      R => '0'
    );
\calib_zero_inputs_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => CLK,
      CE => '1',
      D => ddr_phy_tempmon_0_n_3,
      Q => calib_zero_inputs,
      S => po_en_stg2_f_reg
    );
dbg_pi_f_en_r_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => dbg_pi_f_en_r0,
      Q => dbg_pi_f_en_r,
      R => \po_rdval_cnt_reg[8]\
    );
dbg_pi_f_inc_r_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => dbg_pi_f_inc,
      Q => dbg_pi_f_inc_r,
      R => \po_rdval_cnt_reg[8]\
    );
dbg_po_f_en_r_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => dbg_po_f_en_r0,
      Q => dbg_po_f_en_r,
      R => \po_rdval_cnt_reg[8]\
    );
dbg_po_f_inc_r_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => dbg_po_f_inc,
      Q => dbg_po_f_inc_r,
      R => \po_rdval_cnt_reg[8]\
    );
dbg_po_f_stg23_sel_r_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => dbg_po_f_stg23_sel,
      Q => po_sel_stg2stg3(2),
      R => \po_rdval_cnt_reg[8]\
    );
dbg_sel_pi_incdec_r_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => dbg_sel_pi_incdec,
      Q => dbg_sel_pi_incdec_r,
      R => \po_rdval_cnt_reg[8]\
    );
dbg_sel_po_incdec_r_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => dbg_sel_po_incdec,
      Q => dbg_sel_po_incdec_r,
      R => \po_rdval_cnt_reg[8]\
    );
\ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BBF0"
    )
        port map (
      I0 => \ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59\(0),
      I1 => \^init_calib_complete_reg_rep__2_0\,
      I2 => out_fifo_2(13),
      I3 => out_fifo_3,
      O => \cmd_pipe_plus.mc_we_n_reg[1]\(1)
    );
\ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BBF0"
    )
        port map (
      I0 => \ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59\(0),
      I1 => \^init_calib_complete_reg_rep__2_0\,
      I2 => out_fifo_2(12),
      I3 => out_fifo_3,
      O => \cmd_pipe_plus.mc_we_n_reg[1]\(0)
    );
\ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BBF0"
    )
        port map (
      I0 => mc_cs_n(0),
      I1 => \^init_calib_complete_reg_rep__2_0\,
      I2 => out_fifo_2(9),
      I3 => out_fifo_3,
      O => \cmd_pipe_plus.mc_cas_n_reg[1]\(5)
    );
\ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BBF0"
    )
        port map (
      I0 => mc_cs_n(0),
      I1 => \^init_calib_complete_reg_rep__2_0\,
      I2 => out_fifo_2(8),
      I3 => out_fifo_3,
      O => \cmd_pipe_plus.mc_cas_n_reg[1]\(4)
    );
\ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BBF0"
    )
        port map (
      I0 => mc_ras_n(0),
      I1 => \^init_calib_complete_reg_rep__2_0\,
      I2 => out_fifo_4(1),
      I3 => out_fifo_5,
      O => \cmd_pipe_plus.mc_ras_n_reg[1]_0\(1)
    );
\ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BBF0"
    )
        port map (
      I0 => mc_ras_n(0),
      I1 => \^init_calib_complete_reg_rep__2_0\,
      I2 => out_fifo_4(0),
      I3 => out_fifo_5,
      O => \cmd_pipe_plus.mc_ras_n_reg[1]_0\(0)
    );
\ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BBF0"
    )
        port map (
      I0 => mc_cas_n(0),
      I1 => \^init_calib_complete_reg_rep__2_0\,
      I2 => out_fifo_4(5),
      I3 => out_fifo_5,
      O => \cmd_pipe_plus.mc_cas_n_reg[1]_0\(1)
    );
\ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BBF0"
    )
        port map (
      I0 => mc_cas_n(0),
      I1 => \^init_calib_complete_reg_rep__2_0\,
      I2 => out_fifo_4(4),
      I3 => out_fifo_5,
      O => \cmd_pipe_plus.mc_cas_n_reg[1]_0\(0)
    );
\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\: entity work.mig_7series_nosysclock_mig_7series_v4_2_ddr_phy_rdlvl
     port map (
      CLK => CLK,
      COUNTERLOADVAL(5 downto 0) => COUNTERLOADVAL(5 downto 0),
      D(0) => \^d\(0),
      E(0) => \^mux_rd_valid_r_reg\,
      \FSM_onehot_cal1_state_r[34]_i_4_0\ => u_ddr_phy_init_n_39,
      Q(0) => cal1_prech_req_r,
      \calib_sel_reg[1]\ => \calib_sel_reg[1]_6\,
      calib_zero_inputs => calib_zero_inputs,
      \cnt_idel_dec_cpt_r_reg[3]_0\ => \cnt_idel_dec_cpt_r_reg[3]\,
      \cnt_idel_dec_cpt_r_reg[5]_0\ => \cnt_idel_dec_cpt_r_reg[5]\,
      dbg_pi_f_en_r => dbg_pi_f_en_r,
      dbg_pi_f_en_r_reg => dbg_pi_f_en_r_reg_0,
      dbg_pi_f_inc_r => dbg_pi_f_inc_r,
      dbg_pi_f_inc_r_reg => dbg_pi_f_inc_r_reg_0,
      dbg_sel_pi_incdec_r => dbg_sel_pi_incdec_r,
      dbg_sel_po_incdec_r => dbg_sel_po_incdec_r,
      ddr3_ila_basic(0) => \^ddr3_ila_basic\(12),
      ddr3_vio_sync_out(2 downto 0) => ddr3_vio_sync_out(2 downto 0),
      \done_cnt_reg[1]_0\ => \po_rdval_cnt_reg[8]\,
      \done_cnt_reg[2]_0\ => wrlvl_byte_done_reg,
      dqs_po_dec_done => dqs_po_dec_done,
      found_first_edge_r_reg_0(0) => found_first_edge_r_reg(0),
      found_second_edge_r_reg_0 => po_en_stg2_f_reg,
      \gen_byte_sel_div2.calib_in_common_reg\ => \^ddr3_ila_basic\(2),
      \gen_byte_sel_div2.calib_in_common_reg_0\ => \gen_byte_sel_div2.calib_in_common_i_7_n_0\,
      \gen_byte_sel_div2.calib_in_common_reg_1\ => \dqsfind_calib_right.u_ddr_phy_dqs_found_cal_n_37\,
      \gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_fall0_r_reg[0][0]_0\(0) => \^gen_mux_rd_div2.gen_mux_rd[0].mux_rd_fall0_r_reg[0]\(0),
      \gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_fall1_r_reg[0][0]_0\(0) => \^gen_mux_rd_div2.gen_mux_rd[0].mux_rd_fall1_r_reg[0]\(0),
      \gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_rise1_r_reg[0][0]_0\(0) => \^gen_mux_rd_div2.gen_mux_rd[0].mux_rd_rise1_r_reg[0]\(0),
      \gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_fall1_r_reg[7][0]_0\(27 downto 0) => \^idelay_tap_cnt_r_reg[0][0][4]\(39 downto 12),
      idel_adj_inc_reg_0(0) => \po_coarse_tap_cnt_reg[0][0]\(0),
      idelay_ce_int => idelay_ce_int,
      idelay_inc_int => idelay_inc_int,
      \idelay_tap_cnt_r_reg[0][0][4]_0\(52 downto 6) => \^idelay_tap_cnt_r_reg[0][0][4]\(86 downto 40),
      \idelay_tap_cnt_r_reg[0][0][4]_0\(5 downto 0) => \^idelay_tap_cnt_r_reg[0][0][4]\(11 downto 6),
      \idelay_tap_cnt_r_reg[0][0][4]_1\(0) => u_ddr_phy_wrcal_n_67,
      idelay_tap_limit_r_reg_0 => \idelay_tap_cnt_r_reg[0][0][4]_0\,
      \init_state_r[0]_i_19\ => \^pi_calib_done\,
      \init_state_r[4]_i_16\ => u_ddr_phy_init_n_15,
      \mpr_2to1.stable_idel_cnt_reg[0]_0\ => u_ddr_phy_wrcal_n_70,
      mpr_rd_fall0_prev_r => mpr_rd_fall0_prev_r,
      mpr_rd_fall1_prev_r => mpr_rd_fall1_prev_r,
      mpr_rd_rise0_prev_r => mpr_rd_rise0_prev_r,
      mpr_rd_rise1_prev_r => mpr_rd_rise1_prev_r,
      mpr_rdlvl_start_r_reg_0 => \^ddr3_ila_basic\(10),
      new_cnt_cpt_r_reg_0 => new_cnt_cpt_r_reg,
      phy_rddata_en => phy_rddata_en,
      pi_calib_done_r1_reg => \ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl_n_80\,
      pi_cnt_dec_reg_0 => pi_cnt_dec_reg,
      pi_dqs_found_done => \^ddr3_ila_basic\(7),
      \pi_dqs_found_lanes_r1_reg[0]\ => \phaser_in_gen.phaser_in_i_12_n_0\,
      \pi_dqs_found_lanes_r1_reg[0]_0\ => \^calib_in_common\,
      \pi_dqs_found_lanes_r1_reg[0]_1\ => \^calib_sel\(1),
      \pi_dqs_found_lanes_r1_reg[0]_2\ => \^calib_sel\(0),
      pi_fine_dly_dec_done => pi_fine_dly_dec_done,
      pi_fine_dly_dec_done_reg_0 => \ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl_n_84\,
      \pi_rdval_cnt_reg[0]_0\ => \pi_rdval_cnt_reg[0]\,
      \pi_rdval_cnt_reg[1]_0\ => \pi_rdval_cnt_reg[1]\,
      \pi_rdval_cnt_reg[2]_0\ => \pi_rdval_cnt_reg[2]\,
      \pi_rdval_cnt_reg[4]_0\ => \pi_rdval_cnt_reg[4]\,
      prbs_rdlvl_done_pulse0 => prbs_rdlvl_done_pulse0,
      prech_done => prech_done,
      rdlvl_last_byte_done => rdlvl_last_byte_done,
      rdlvl_last_byte_done_int_reg_0 => \ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl_n_74\,
      rdlvl_pi_incdec => rdlvl_pi_incdec,
      rdlvl_prech_req => rdlvl_prech_req,
      rdlvl_rank_done_r => rdlvl_rank_done_r,
      rdlvl_stg1_done_int_reg_0 => \^ddr3_ila_basic\(11),
      rdlvl_stg1_done_int_reg_1 => \ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl_n_72\,
      rdlvl_stg1_done_int_reg_2 => \ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl_n_73\,
      rdlvl_stg1_done_int_reg_3 => \ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl_n_81\,
      rdlvl_stg1_done_int_reg_4 => \ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl_n_82\,
      rdlvl_stg1_done_int_reg_5 => \ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl_n_85\,
      rdlvl_stg1_done_r1 => rdlvl_stg1_done_r1,
      rdlvl_stg1_rank_done => rdlvl_stg1_rank_done,
      rdlvl_stg1_start_r => rdlvl_stg1_start_r,
      rdlvl_stg1_start_r_reg_0 => \^ddr3_ila_basic\(9),
      \rnk_cnt_r_reg[0]_0\ => \ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl_n_79\,
      samp_edge_cnt0_en_r => samp_edge_cnt0_en_r,
      \samp_edge_cnt1_r_reg[0]_0\ => \samp_edge_cnt1_r_reg[0]\,
      store_sr_req_r_reg_0 => store_sr_req_r_reg,
      \tap_cnt_cpt_r_reg[5]_0\(0) => \tap_cnt_cpt_r_reg[5]\(0),
      tempmon_pi_f_en_r => tempmon_pi_f_en_r,
      tempmon_pi_f_inc_r => tempmon_pi_f_inc_r,
      tempmon_sel_pi_incdec => tempmon_sel_pi_incdec,
      \wait_cnt_r_reg[0]_0\(0) => \wait_cnt_r_reg[0]\(0),
      wr_level_done_reg => wr_level_done_reg,
      \wrdq_div2_2to1_rdlvl_first.phy_wrdata_reg[31]\ => \^ddr3_ila_basic\(15),
      wrlvl_done_r1 => wrlvl_done_r1
    );
ddr_phy_tempmon_0: entity work.mig_7series_nosysclock_mig_7series_v4_2_ddr_phy_tempmon
     port map (
      CLK => CLK,
      calib_complete => calib_complete,
      calib_sel0 => calib_sel0,
      \calib_sel_reg[1]\ => \not_empty_wait_cnt_reg[4]\,
      dbg_sel_pi_incdec_r => dbg_sel_pi_incdec_r,
      dbg_sel_po_incdec_r => dbg_sel_po_incdec_r,
      \device_temp_101_reg[11]_0\(11 downto 0) => \device_temp_101_reg[11]\(11 downto 0),
      \neutral_min_limit_reg[11]_0\ => \init_state_r1_reg[0]\,
      \one_inc_max_limit_reg[11]_0\ => \calib_cke_reg[0]\,
      pi_f_inc_reg_0 => \^tempmon_pi_f_inc\,
      pi_f_inc_reg_1 => ddr_phy_tempmon_0_n_3,
      rstdiv0_sync_r1 => rstdiv0_sync_r1,
      tempmon_pi_f_dec => tempmon_pi_f_dec,
      tempmon_sample_en => tempmon_sample_en,
      \tempmon_state_reg[0]_0\ => init_complete_r_reg,
      \three_dec_min_limit_reg[0]_0\(0) => \stable_pass_cnt_reg[5]\(0),
      \two_dec_max_limit_reg[0]_0\ => init_complete_r_timing_reg
    );
\dqsfind_calib_right.u_ddr_phy_dqs_found_cal\: entity work.mig_7series_nosysclock_mig_7series_v4_2_ddr_phy_dqs_found_cal
     port map (
      A_rst_primitives => A_rst_primitives,
      CLK => CLK,
      Q(5 downto 0) => \^idelay_tap_cnt_r_reg[0][0][4]\(5 downto 0),
      SR(0) => SR(0),
      calib_sel0 => calib_sel0,
      \calib_sel_reg[1]\ => \calib_sel_reg[1]_5\,
      \calib_sel_reg[1]_0\ => \ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl_n_84\,
      calib_zero_inputs => calib_zero_inputs,
      ck_addr_cmd_delay_done => ck_addr_cmd_delay_done,
      ck_po_stg2_f_en => ck_po_stg2_f_en,
      ck_po_stg2_f_en_reg_0 => \init_state_r_reg[6]\,
      ck_po_stg2_f_indec => ck_po_stg2_f_indec,
      \cmd_pipe_plus.mc_data_offset_reg[2]\ => \cmd_pipe_plus.mc_data_offset_reg[2]\,
      ctl_lane_cnt(2 downto 0) => ctl_lane_cnt(2 downto 0),
      \ctl_lane_cnt_reg[0]_0\ => \dqsfind_calib_right.u_ddr_phy_dqs_found_cal_n_35\,
      \ctl_lane_cnt_reg[1]_0\ => \dqsfind_calib_right.u_ddr_phy_dqs_found_cal_n_34\,
      \ctl_lane_cnt_reg[2]_0\ => \dqsfind_calib_right.u_ddr_phy_dqs_found_cal_n_33\,
      ddr3_ila_basic(1) => \^ddr3_ila_basic\(23),
      ddr3_ila_basic(0) => \^ddr3_ila_basic\(8),
      ddr3_ila_rdpath(0) => ddr3_ila_rdpath(1),
      detect_pi_found_dqs => detect_pi_found_dqs,
      dqs_found_done_r_reg_0 => \dqsfind_calib_right.u_ddr_phy_dqs_found_cal_n_29\,
      dqs_found_prech_req => dqs_found_prech_req,
      dqs_found_start_r_reg_0 => \^ddr3_ila_basic\(6),
      dqs_po_dec_done => dqs_po_dec_done,
      first_fail_detect_reg_0 => po_en_stg2_f_reg,
      first_fail_detect_reg_1 => u_ddr_phy_init_n_76,
      \gen_byte_sel_div2.calib_in_common_i_2_0\ => \^pi_calib_done\,
      \gen_byte_sel_div2.calib_in_common_reg\ => \ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl_n_85\,
      \gen_byte_sel_div2.ctl_lane_sel_reg[0]\ => \gen_byte_sel_div2.ctl_lane_sel_reg_n_0_[0]\,
      \gen_byte_sel_div2.ctl_lane_sel_reg[1]\ => \gen_byte_sel_div2.ctl_lane_sel_reg_n_0_[1]\,
      \gen_byte_sel_div2.ctl_lane_sel_reg[2]\ => \dqsfind_calib_right.u_ddr_phy_dqs_found_cal_n_36\,
      \gen_byte_sel_div2.ctl_lane_sel_reg[2]_0\ => \dqsfind_calib_right.u_ddr_phy_dqs_found_cal_n_38\,
      \gen_byte_sel_div2.ctl_lane_sel_reg[2]_1\ => \gen_byte_sel_div2.ctl_lane_sel_reg_n_0_[2]\,
      \gen_no_mirror.div_clk_loop[0].phy_bank[0]_i_2\ => \^ddr3_ila_basic\(11),
      granted_col_r_reg(0) => granted_col_r_reg(0),
      ififo_rst_reg0 => ififo_rst_reg0,
      init_dqsfound_done_r2 => init_dqsfound_done_r2,
      init_dqsfound_done_r_reg_0 => \dqsfind_calib_right.u_ddr_phy_dqs_found_cal_n_37\,
      \init_state_r[0]_i_16\ => u_ddr_phy_init_n_2,
      ofifo_rst_reg => \^calib_sel\(1),
      ofifo_rst_reg0 => ofifo_rst_reg0,
      ofifo_rst_reg_0 => \^calib_sel\(0),
      ofifo_rst_reg_1 => \^calib_in_common\,
      phy_if_reset => phy_if_reset,
      pi_dqs_found_any_bank => pi_dqs_found_any_bank,
      pi_dqs_found_done => \^ddr3_ila_basic\(7),
      pi_dqs_found_done_r1 => pi_dqs_found_done_r1,
      pi_dqs_found_done_r1_reg => \dqsfind_calib_right.u_ddr_phy_dqs_found_cal_n_23\,
      pi_dqs_found_done_r1_reg_0 => \dqsfind_calib_right.u_ddr_phy_dqs_found_cal_n_25\,
      pi_dqs_found_done_r1_reg_1 => \dqsfind_calib_right.u_ddr_phy_dqs_found_cal_n_26\,
      pi_dqs_found_done_r1_reg_2 => \dqsfind_calib_right.u_ddr_phy_dqs_found_cal_n_27\,
      pi_dqs_found_done_r1_reg_3 => \dqsfind_calib_right.u_ddr_phy_dqs_found_cal_n_28\,
      pi_dqs_found_rank_done => pi_dqs_found_rank_done,
      pi_fine_dly_dec_done => pi_fine_dly_dec_done,
      \pi_rst_stg1_cal_r1_reg[0]_0\ => wrlvl_byte_done_reg,
      \pi_rst_stg1_cal_reg[0]_0\ => \pi_rst_stg1_cal_reg[0]\,
      prech_done => prech_done,
      rank_done_r_reg_0 => \dqsfind_calib_right.u_ddr_phy_dqs_found_cal_n_30\,
      \rank_final_loop[0].bank_final_loop[0].final_data_offset_mc_reg[0][0]_0\ => \rank_final_loop[0].bank_final_loop[0].final_data_offset_mc_reg[0][0]\,
      \rank_final_loop[0].bank_final_loop[0].final_data_offset_mc_reg[0][1]_0\ => \rank_final_loop[0].bank_final_loop[0].final_data_offset_mc_reg[0][1]\,
      \rank_final_loop[0].bank_final_loop[0].final_data_offset_mc_reg[0][3]_0\ => \rank_final_loop[0].bank_final_loop[0].final_data_offset_mc_reg[0][3]\,
      \rank_final_loop[0].bank_final_loop[0].final_data_offset_mc_reg[0][4]_0\ => \rank_final_loop[0].bank_final_loop[0].final_data_offset_mc_reg[0][4]\,
      \rank_final_loop[0].bank_final_loop[0].final_data_offset_mc_reg[0][5]_0\ => \rank_final_loop[0].bank_final_loop[0].final_data_offset_mc_reg[0][5]\,
      \rank_final_loop[0].bank_final_loop[0].final_data_offset_reg[0][3]_0\(0) => rd_data_offset_ranks_0(3),
      \rd_byte_data_offset_reg[0][3]_0\(0) => \rd_byte_data_offset_reg[0]_4\(3),
      rstdiv0_sync_r1 => rstdiv0_sync_r1,
      sent_col => sent_col,
      \stable_pass_cnt_reg[5]_0\(0) => \stable_pass_cnt_reg[5]\(0)
    );
\gen_byte_sel_div2.calib_in_common_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => dbg_sel_po_incdec_r,
      I1 => dbg_sel_pi_incdec_r,
      O => \gen_byte_sel_div2.calib_in_common_i_7_n_0\
    );
\gen_byte_sel_div2.calib_in_common_reg\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \gen_byte_sel_div2.calib_in_common_reg_15\,
      Q => \^calib_in_common\,
      R => \po_rdval_cnt_reg[8]\
    );
\gen_byte_sel_div2.ctl_lane_sel_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \dqsfind_calib_right.u_ddr_phy_dqs_found_cal_n_35\,
      Q => \gen_byte_sel_div2.ctl_lane_sel_reg_n_0_[0]\,
      R => \po_rdval_cnt_reg[8]\
    );
\gen_byte_sel_div2.ctl_lane_sel_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \dqsfind_calib_right.u_ddr_phy_dqs_found_cal_n_34\,
      Q => \gen_byte_sel_div2.ctl_lane_sel_reg_n_0_[1]\,
      R => \po_rdval_cnt_reg[8]\
    );
\gen_byte_sel_div2.ctl_lane_sel_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \dqsfind_calib_right.u_ddr_phy_dqs_found_cal_n_33\,
      Q => \gen_byte_sel_div2.ctl_lane_sel_reg_n_0_[2]\,
      R => \po_rdval_cnt_reg[8]\
    );
idelay_ce_r1_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => idelay_ce_int,
      Q => idelay_ce_r1,
      R => \po_rdval_cnt_reg[8]\
    );
idelay_ce_r2_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => idelay_ce_r1,
      Q => idelay_ce,
      R => \po_rdval_cnt_reg[8]\
    );
idelay_inc_r1_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => idelay_inc_int,
      Q => idelay_inc_r1,
      R => \po_rdval_cnt_reg[8]\
    );
idelay_inc_r2_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => idelay_inc_r1,
      Q => idelay_inc,
      R => \po_rdval_cnt_reg[8]\
    );
init_calib_complete_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => calib_complete,
      Q => \^ddr3_ila_basic\(0),
      R => '0'
    );
init_calib_complete_reg_rep: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => calib_complete,
      Q => \^init_calib_complete_reg_rep_0\,
      R => '0'
    );
\init_calib_complete_reg_rep__0\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => calib_complete,
      Q => \init_calib_complete_reg_rep__0_n_0\,
      R => '0'
    );
\init_calib_complete_reg_rep__1\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => calib_complete,
      Q => \init_calib_complete_reg_rep__1_n_0\,
      R => '0'
    );
\init_calib_complete_reg_rep__2\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => calib_complete,
      Q => \^init_calib_complete_reg_rep__2_0\,
      R => '0'
    );
\init_calib_complete_reg_rep__3\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => calib_complete,
      Q => \^init_calib_complete_reg_rep__3_0\,
      R => '0'
    );
\init_calib_complete_reg_rep__4\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => calib_complete,
      Q => \^init_calib_complete_reg_rep__4_0\,
      R => '0'
    );
\input_[0].iserdes_dq_.idelay_dq.idelaye2_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F010"
    )
        port map (
      I0 => \^calib_sel\(1),
      I1 => \^calib_sel\(0),
      I2 => idelay_ce,
      I3 => \^calib_in_common\,
      I4 => calib_zero_inputs,
      O => \calib_sel_reg[1]_3\
    );
\mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay\: entity work.mig_7series_nosysclock_mig_7series_v4_2_ddr_phy_ck_addr_cmd_delay
     port map (
      CLK => CLK,
      Q(0) => Q(0),
      ck_addr_cmd_delay_done => ck_addr_cmd_delay_done,
      cmd_po_en_stg2_f => cmd_po_en_stg2_f,
      cnt_pwron_cke_done_r => cnt_pwron_cke_done_r,
      ctl_lane_cnt(2 downto 0) => ctl_lane_cnt(2 downto 0),
      \ctl_lane_cnt_reg[1]_0\ => wrlvl_byte_done_reg,
      \ctl_lane_cnt_reg[1]_1\ => \ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl_n_84\,
      \ctl_lane_cnt_reg[2]_0\ => \mb_wrlvl_inst.u_ddr_phy_wrlvl_n_50\,
      delay_done_r4_reg_0 => \mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay_n_1\,
      dqs_po_dec_done => dqs_po_dec_done,
      pi_fine_dly_dec_done => pi_fine_dly_dec_done,
      po_en_stg2_f_reg_0 => po_en_stg2_f_reg
    );
\mb_wrlvl_inst.u_ddr_phy_wrlvl\: entity work.mig_7series_nosysclock_mig_7series_v4_2_ddr_phy_wrlvl
     port map (
      CLK => CLK,
      \FSM_sequential_wl_state_r_reg[0]_0\(0) => \wl_state_r__0\(0),
      \FSM_sequential_wl_state_r_reg[0]_1\ => u_ddr_phy_init_n_38,
      \FSM_sequential_wl_state_r_reg[0]_2\ => u_ddr_phy_wrcal_n_66,
      Q(0) => Q(0),
      SR(1 downto 0) => SR(1 downto 0),
      SS(0) => SS(0),
      \calib_sel_reg[1]\ => \calib_sel_reg[1]_0\,
      \calib_sel_reg[1]_0\ => \calib_sel_reg[1]_4\,
      calib_zero_inputs => calib_zero_inputs,
      ck_po_stg2_f_indec => ck_po_stg2_f_indec,
      \corse_cnt_reg[0][1]_0\ => \mb_wrlvl_inst.u_ddr_phy_wrlvl_n_55\,
      dbg_po_counter_read_val(8 downto 0) => dbg_po_counter_read_val(8 downto 0),
      dbg_po_f_inc_r => dbg_po_f_inc_r,
      dbg_po_f_inc_r_reg => dbg_po_f_inc_r_reg_0,
      ddr3_ila_basic(0) => \^ddr3_ila_basic\(1),
      ddr3_ila_wrpath(32 downto 24) => \^ddr3_ila_wrpath\(50 downto 42),
      ddr3_ila_wrpath(23 downto 0) => \^ddr3_ila_wrpath\(23 downto 0),
      ddr3_ila_wrpath_14_sp_1 => ddr3_ila_wrpath_14_sn_1,
      ddr3_vio_sync_out(4 downto 0) => ddr3_vio_sync_out(4 downto 0),
      done_dqs_tap_inc => done_dqs_tap_inc,
      dqs_po_dec_done => dqs_po_dec_done,
      dqs_po_dec_done_reg_0 => \mb_wrlvl_inst.u_ddr_phy_wrlvl_n_50\,
      dqs_po_en_stg2_f => dqs_po_en_stg2_f,
      dqs_po_stg2_f_incdec => dqs_po_stg2_f_incdec,
      \gen_byte_sel_div2.calib_in_common_reg\ => \gen_byte_sel_div2.calib_in_common_reg_0\,
      \gen_byte_sel_div2.calib_in_common_reg_0\ => \gen_byte_sel_div2.calib_in_common_reg_1\,
      \gen_byte_sel_div2.calib_in_common_reg_1\ => \gen_byte_sel_div2.calib_in_common_reg_2\,
      \gen_byte_sel_div2.calib_in_common_reg_2\ => \gen_byte_sel_div2.calib_in_common_reg_3\,
      \gen_byte_sel_div2.calib_in_common_reg_3\ => \gen_byte_sel_div2.calib_in_common_reg_4\,
      \gen_byte_sel_div2.calib_in_common_reg_4\ => \gen_byte_sel_div2.calib_in_common_reg_5\,
      \gen_byte_sel_div2.calib_in_common_reg_5\ => \gen_byte_sel_div2.calib_in_common_reg_6\,
      \gen_byte_sel_div2.calib_in_common_reg_6\ => \gen_byte_sel_div2.calib_in_common_reg_7\,
      \gen_byte_sel_div2.calib_in_common_reg_7\ => \gen_byte_sel_div2.calib_in_common_reg_8\,
      \gen_rd[0].rd_data_rise_wl_r_reg[0]_0\ => \gen_mux_rd_div2.gen_mux_rd[2].mux_rd_rise0_r_reg[2]\,
      \gen_rd[0].rd_data_rise_wl_r_reg[0]_1\ => \gen_mux_rd_div2.gen_mux_rd[3].mux_rd_rise0_r_reg[3]\,
      \gen_rd[0].rd_data_rise_wl_r_reg[0]_2\ => \gen_mux_rd_div2.gen_mux_rd[0].mux_rd_rise0_r_reg[0]\,
      \gen_rd[0].rd_data_rise_wl_r_reg[0]_3\ => \gen_mux_rd_div2.gen_mux_rd[1].mux_rd_rise0_r_reg[1]\,
      \gen_rd[0].rd_data_rise_wl_r_reg[0]_4\ => \gen_mux_rd_div2.gen_mux_rd[5].mux_rd_rise0_r_reg[5]\,
      \gen_rd[0].rd_data_rise_wl_r_reg[0]_5\(0) => \gen_rd[0].rd_data_rise_wl_r_reg[0]\(0),
      \gen_rd[0].rd_data_rise_wl_r_reg[0]_6\ => \gen_rd[0].rd_data_rise_wl_r_reg[0]_0\,
      \gen_rd[0].rd_data_rise_wl_r_reg[0]_7\(0) => \gen_rd[0].rd_data_rise_wl_r_reg[0]_1\(0),
      \gen_rd[0].rd_data_rise_wl_r_reg[0]_8\ => \gen_mux_rd_div2.gen_mux_rd[7].mux_rd_rise0_r_reg[7]\,
      \gen_rd[0].rd_data_rise_wl_r_reg[0]_9\ => \gen_mux_rd_div2.gen_mux_rd[6].mux_rd_rise0_r_reg[6]\,
      phaser_out => \^calib_in_common\,
      phaser_out_0 => \^calib_sel\(0),
      phaser_out_1 => \^calib_sel\(1),
      phaser_out_2 => \phaser_in_gen.phaser_in_i_12_n_0\,
      pi_fine_dly_dec_done => pi_fine_dly_dec_done,
      po_cnt_dec_reg_0 => po_cnt_dec_reg,
      po_enstg2_f(0) => po_enstg2_f(2),
      \po_rdval_cnt_reg[8]_0\ => \po_rdval_cnt_reg[8]\,
      po_stg2_fincdec(0) => po_stg2_fincdec(2),
      po_stg2_wrcal_cnt(1 downto 0) => po_stg2_wrcal_cnt(1 downto 0),
      \single_rank.done_dqs_dec_reg_0\ => \not_empty_wait_cnt_reg[4]\,
      wl_sm_start => wl_sm_start,
      wr_level_done_r5 => wr_level_done_r5,
      wrlvl_byte_done => wrlvl_byte_done,
      wrlvl_byte_done_reg_0 => wrlvl_byte_done_reg,
      wrlvl_byte_redo => wrlvl_byte_redo,
      wrlvl_err_i_3_0 => u_ddr_phy_wrcal_n_65,
      wrlvl_err_reg_0(1 downto 0) => \^ddr3_ila_basic\(3 downto 2),
      wrlvl_rank_done => wrlvl_rank_done,
      \wrlvl_redo_corse_inc_reg[0]_0\ => \^ddr3_ila_wrpath\(36)
    );
\mem_reg_0_15_36_41_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \init_calib_complete_reg_rep__0_n_0\,
      I1 => mem_reg_0_15_30_35(11),
      O => init_calib_complete_reg_rep_1(8)
    );
\mem_reg_0_15_42_47_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^init_calib_complete_reg_rep_0\,
      I1 => mc_cas_n(1),
      O => init_calib_complete_reg_rep_1(14)
    );
mem_reg_0_15_54_59_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \init_calib_complete_reg_rep__0_n_0\,
      I1 => mem_reg_0_15_30_35(13),
      O => init_calib_complete_reg_rep_1(11)
    );
\mem_reg_0_15_60_65_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \init_calib_complete_reg_rep__0_n_0\,
      I1 => mem_reg_0_15_30_35(14),
      O => init_calib_complete_reg_rep_1(12)
    );
mem_reg_0_15_72_77_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \init_calib_complete_reg_rep__0_n_0\,
      I1 => \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_72_77\(33),
      O => \init_calib_complete_reg_rep__0_0\(33)
    );
\mem_reg_0_15_72_77_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \init_calib_complete_reg_rep__0_n_0\,
      I1 => mem_reg_0_15_30_35(15),
      O => init_calib_complete_reg_rep_1(13)
    );
mem_reg_0_15_72_77_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \init_calib_complete_reg_rep__0_n_0\,
      I1 => \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_72_77\(32),
      O => \init_calib_complete_reg_rep__0_0\(32)
    );
mem_reg_0_15_72_77_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \init_calib_complete_reg_rep__0_n_0\,
      I1 => \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_72_77\(35),
      O => \init_calib_complete_reg_rep__0_0\(35)
    );
mem_reg_0_15_72_77_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \init_calib_complete_reg_rep__0_n_0\,
      I1 => \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_72_77\(34),
      O => \init_calib_complete_reg_rep__0_0\(34)
    );
out_fifo_i_34: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => \^init_calib_complete_reg_rep__2_0\,
      I1 => \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_72_77\(35),
      I2 => out_fifo(35),
      I3 => out_fifo_0,
      O => D9(3)
    );
out_fifo_i_35: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => \^init_calib_complete_reg_rep__2_0\,
      I1 => \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_72_77\(34),
      I2 => out_fifo(34),
      I3 => out_fifo_0,
      O => D9(2)
    );
out_fifo_i_36: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => \^init_calib_complete_reg_rep__2_0\,
      I1 => \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_72_77\(33),
      I2 => out_fifo(33),
      I3 => out_fifo_0,
      O => D9(1)
    );
out_fifo_i_37: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => \^init_calib_complete_reg_rep__2_0\,
      I1 => \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_72_77\(32),
      I2 => out_fifo(32),
      I3 => out_fifo_0,
      O => D9(0)
    );
\phaser_in_gen.phaser_in_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^calib_sel\(1),
      I1 => \^calib_sel\(0),
      O => \phaser_in_gen.phaser_in_i_12_n_0\
    );
\phaser_in_gen.phaser_in_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00F1"
    )
        port map (
      I0 => \^calib_sel\(1),
      I1 => \^calib_sel\(0),
      I2 => \^calib_in_common\,
      I3 => calib_zero_inputs,
      O => \calib_sel_reg[1]_1\
    );
\phaser_out_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
        port map (
      I0 => \^calib_in_common\,
      I1 => \^calib_sel\(1),
      I2 => \^calib_sel\(0),
      I3 => calib_zero_inputs,
      O => \gen_byte_sel_div2.calib_in_common_reg_10\
    );
\phaser_out_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => \^calib_in_common\,
      I1 => \^calib_sel\(1),
      I2 => \^calib_sel\(0),
      I3 => calib_zero_inputs,
      O => \gen_byte_sel_div2.calib_in_common_reg_13\
    );
\phaser_out_i_2__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => \^calib_in_common\,
      I1 => \^calib_sel\(0),
      I2 => \^calib_sel\(1),
      I3 => calib_zero_inputs,
      O => \gen_byte_sel_div2.calib_in_common_reg_14\
    );
\phaser_out_i_4__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F010"
    )
        port map (
      I0 => \^calib_sel\(1),
      I1 => \^calib_sel\(0),
      I2 => po_sel_stg2stg3(2),
      I3 => \^calib_in_common\,
      I4 => calib_zero_inputs,
      O => \calib_sel_reg[1]_2\
    );
phaser_out_i_5: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00001000"
    )
        port map (
      I0 => \^calib_in_common\,
      I1 => \^calib_sel\(0),
      I2 => po_sel_stg2stg3(2),
      I3 => \^calib_sel\(1),
      I4 => calib_zero_inputs,
      O => \gen_byte_sel_div2.calib_in_common_reg_9\
    );
\phaser_out_i_5__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000040"
    )
        port map (
      I0 => \^calib_in_common\,
      I1 => \^calib_sel\(0),
      I2 => po_sel_stg2stg3(2),
      I3 => \^calib_sel\(1),
      I4 => calib_zero_inputs,
      O => \gen_byte_sel_div2.calib_in_common_reg_11\
    );
\phaser_out_i_5__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004000"
    )
        port map (
      I0 => \^calib_in_common\,
      I1 => \^calib_sel\(1),
      I2 => \^calib_sel\(0),
      I3 => po_sel_stg2stg3(2),
      I4 => calib_zero_inputs,
      O => \gen_byte_sel_div2.calib_in_common_reg_12\
    );
phy_if_reset0: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => phy_if_reset_w,
      I1 => reset_if,
      I2 => wrlvl_final_if_rst,
      O => \phy_if_reset0__0\
    );
phy_if_reset_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \phy_if_reset0__0\,
      Q => phy_if_reset,
      R => '0'
    );
\pi_counter_read_val[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^calib_sel\(1),
      I1 => \^calib_sel\(0),
      O => \calib_sel_reg[1]_7\
    );
po_en_stg2_f0: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => dbg_po_f_en_r,
      I1 => dqs_po_en_stg2_f,
      I2 => cmd_po_en_stg2_f,
      I3 => ck_po_stg2_f_en,
      O => po_enstg2_f(2)
    );
po_stg2_f_incdec0: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => dbg_po_f_inc_r,
      I1 => dqs_po_stg2_f_incdec,
      I2 => ck_po_stg2_f_indec,
      O => po_stg2_fincdec(2)
    );
reset_if_r8_reg_srl8: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => CLK,
      D => reset_if,
      Q => reset_if_r8_reg_srl8_n_0
    );
reset_if_r9_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => reset_if_r8_reg_srl8_n_0,
      Q => reset_if_r9,
      R => '0'
    );
reset_if_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => u_ddr_phy_init_n_75,
      Q => reset_if,
      R => '0'
    );
tempmon_pi_f_en_r_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => tempmon_sel_pi_incdec,
      Q => tempmon_pi_f_en_r,
      R => \po_rdval_cnt_reg[8]\
    );
tempmon_pi_f_inc_r_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \^tempmon_pi_f_inc\,
      Q => tempmon_pi_f_inc_r,
      R => \po_rdval_cnt_reg[8]\
    );
u_ddr_phy_init: entity work.mig_7series_nosysclock_mig_7series_v4_2_ddr_phy_init
     port map (
      CLK => CLK,
      D0(3 downto 0) => D0(3 downto 0),
      D1(3 downto 0) => D1(3 downto 0),
      D2(3 downto 0) => D2(3 downto 0),
      D3(3 downto 0) => D3(3 downto 0),
      D4(3 downto 0) => D4(3 downto 0),
      D5(3 downto 0) => D5(3 downto 0),
      D6(3 downto 0) => D6(3 downto 0),
      D7(3 downto 0) => D7(3 downto 0),
      D8(3 downto 0) => D8(3 downto 0),
      E(0) => E(0),
      PHYCTLWD(10 downto 0) => PHYCTLWD(10 downto 0),
      Q(0) => cal1_prech_req_r,
      \back_to_back_reads_2_1.num_reads_reg[2]_0\ => \idelay_tap_cnt_r_reg[0][0][4]_0\,
      \cal2_state_r[3]_i_5\ => \^ddr3_ila_wrpath\(40),
      \calib_cke_reg[0]_0\ => \calib_cke_reg[0]\,
      calib_complete => calib_complete,
      calib_ctl_wren_reg_0 => calib_cmd_wren,
      calib_ctl_wren_reg_1(0) => Q(0),
      \calib_data_offset_0_reg[0]_0\ => \dqsfind_calib_right.u_ddr_phy_dqs_found_cal_n_28\,
      \calib_data_offset_0_reg[1]_0\ => \dqsfind_calib_right.u_ddr_phy_dqs_found_cal_n_27\,
      \calib_data_offset_0_reg[2]_0\ => \dqsfind_calib_right.u_ddr_phy_dqs_found_cal_n_26\,
      \calib_data_offset_0_reg[3]_0\(0) => rd_data_offset_ranks_0(3),
      \calib_data_offset_0_reg[3]_1\(0) => \rd_byte_data_offset_reg[0]_4\(3),
      \calib_data_offset_0_reg[4]_0\ => \dqsfind_calib_right.u_ddr_phy_dqs_found_cal_n_25\,
      \calib_data_offset_0_reg[5]_0\ => \dqsfind_calib_right.u_ddr_phy_dqs_found_cal_n_23\,
      calib_wrdata_en => calib_wrdata_en,
      ck_addr_cmd_delay_done => ck_addr_cmd_delay_done,
      \cmd_pipe_plus.mc_address_reg[17]\(7 downto 0) => \cmd_pipe_plus.mc_address_reg[17]\(7 downto 0),
      \cmd_pipe_plus.mc_address_reg[18]\(7 downto 0) => \cmd_pipe_plus.mc_address_reg[18]\(7 downto 0),
      \cmd_pipe_plus.mc_address_reg[20]\(3 downto 0) => \cmd_pipe_plus.mc_address_reg[20]\(3 downto 0),
      \cmd_pipe_plus.mc_address_reg[22]\(3 downto 0) => \cmd_pipe_plus.mc_address_reg[22]\(3 downto 0),
      \cmd_pipe_plus.mc_address_reg[23]\(3 downto 0) => \cmd_pipe_plus.mc_address_reg[23]\(3 downto 0),
      \cmd_pipe_plus.mc_address_reg[24]\(3 downto 0) => \cmd_pipe_plus.mc_address_reg[24]\(3 downto 0),
      \cmd_pipe_plus.mc_address_reg[25]\(3 downto 0) => \cmd_pipe_plus.mc_address_reg[25]\(3 downto 0),
      \cmd_pipe_plus.mc_address_reg[26]\(3 downto 0) => \cmd_pipe_plus.mc_address_reg[26]\(3 downto 0),
      \cmd_pipe_plus.mc_bank_reg[3]\(3 downto 0) => \cmd_pipe_plus.mc_bank_reg[3]\(3 downto 0),
      \cmd_pipe_plus.mc_bank_reg[4]\(3 downto 0) => \cmd_pipe_plus.mc_bank_reg[4]\(3 downto 0),
      \cmd_pipe_plus.mc_bank_reg[5]\(3 downto 0) => \cmd_pipe_plus.mc_bank_reg[5]\(3 downto 0),
      \cmd_pipe_plus.mc_cas_n_reg[1]\(5 downto 4) => \cmd_pipe_plus.mc_cas_n_reg[1]\(7 downto 6),
      \cmd_pipe_plus.mc_cas_n_reg[1]\(3 downto 0) => \cmd_pipe_plus.mc_cas_n_reg[1]\(3 downto 0),
      \cmd_pipe_plus.mc_cas_n_reg[1]_0\(1 downto 0) => \cmd_pipe_plus.mc_cas_n_reg[1]_0\(3 downto 2),
      \cmd_pipe_plus.mc_odt_reg[0]\(3 downto 0) => \cmd_pipe_plus.mc_odt_reg[0]\(3 downto 0),
      \cmd_pipe_plus.mc_ras_n_reg[1]\(9 downto 8) => init_calib_complete_reg_rep_1(10 downto 9),
      \cmd_pipe_plus.mc_ras_n_reg[1]\(7 downto 0) => init_calib_complete_reg_rep_1(7 downto 0),
      \cmd_pipe_plus.mc_ras_n_reg[1]_0\(1 downto 0) => \cmd_pipe_plus.mc_ras_n_reg[1]_0\(3 downto 2),
      \cmd_pipe_plus.mc_ras_n_reg[1]_1\(3 downto 0) => \cmd_pipe_plus.mc_ras_n_reg[1]\(3 downto 0),
      \cmd_pipe_plus.mc_we_n_reg[1]\(3 downto 0) => \cmd_pipe_plus.mc_we_n_reg[1]_0\(3 downto 0),
      \cmd_pipe_plus.mc_we_n_reg[1]_0\(1 downto 0) => \cmd_pipe_plus.mc_we_n_reg[1]\(3 downto 2),
      cnt_pwron_cke_done_r => cnt_pwron_cke_done_r,
      complex_row0_rd_done_reg_0 => complex_row0_rd_done_reg,
      ddr3_ila_basic(3) => \^ddr3_ila_basic\(15),
      ddr3_ila_basic(2) => \^ddr3_ila_basic\(11),
      ddr3_ila_basic(1) => \^ddr3_ila_basic\(7),
      ddr3_ila_basic(0) => \^ddr3_ila_basic\(2),
      ddr3_ila_rdpath(0) => ddr3_ila_rdpath(0),
      ddr3_lm_done_r => ddr3_lm_done_r,
      ddr3_reset_n => \init_calib_complete_reg_rep__1_n_0\,
      \ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59\(0) => \ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59\(1),
      \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35\(5 downto 0) => \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35\(5 downto 0),
      detect_pi_found_dqs => detect_pi_found_dqs,
      detect_pi_found_dqs_reg_0 => u_ddr_phy_init_n_76,
      done_dqs_tap_inc => done_dqs_tap_inc,
      dqs_found_prech_req => dqs_found_prech_req,
      \gen_no_mirror.div_clk_loop[0].phy_bank_reg[1]_0\ => \dqsfind_calib_right.u_ddr_phy_dqs_found_cal_n_29\,
      in0 => in0,
      init_complete_r_reg_0 => init_complete_r_reg,
      init_complete_r_timing_reg_0 => init_complete_r_timing_reg,
      init_dqsfound_done_r2 => init_dqsfound_done_r2,
      \init_state_r1_reg[0]_0\ => \init_state_r1_reg[0]\,
      \init_state_r[0]_i_18_0\ => u_ddr_phy_wrcal_n_73,
      \init_state_r[0]_i_5_0\ => \dqsfind_calib_right.u_ddr_phy_dqs_found_cal_n_30\,
      \init_state_r[0]_i_6_0\ => \mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay_n_1\,
      \init_state_r[0]_i_6_1\ => \ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl_n_80\,
      \init_state_r[1]_i_3_0\ => u_ddr_phy_wrcal_n_74,
      \init_state_r[1]_i_5_0\ => u_ddr_phy_wrcal_n_72,
      \init_state_r[2]_i_4_0\ => \^ddr3_ila_wrpath\(41),
      \init_state_r[2]_i_9_0\ => \ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl_n_73\,
      \init_state_r[3]_i_3_0\ => u_ddr_phy_wrcal_n_71,
      \init_state_r[4]_i_6_0\ => \ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl_n_74\,
      \init_state_r[4]_i_7_0\ => \ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl_n_81\,
      \init_state_r[5]_i_3_0\ => \ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl_n_72\,
      \init_state_r_reg[5]_0\(13 downto 8) => \^ddr3_ila_basic\(22 downto 17),
      \init_state_r_reg[5]_0\(7 downto 6) => \^ddr3_ila_basic\(14 downto 13),
      \init_state_r_reg[5]_0\(5 downto 4) => \^ddr3_ila_basic\(10 downto 9),
      \init_state_r_reg[5]_0\(3 downto 1) => \^ddr3_ila_basic\(6 downto 4),
      \init_state_r_reg[5]_0\(0) => \^ddr3_ila_basic\(1),
      \init_state_r_reg[6]_0\ => \init_state_r_reg[6]\,
      mc_cas_n(0) => mc_cas_n(1),
      mc_cke(0) => mc_cke(0),
      mc_cmd(0) => mc_cmd(0),
      mc_odt(0) => mc_odt(0),
      mc_ras_n(0) => mc_ras_n(1),
      mc_wrdata_en => mc_wrdata_en,
      mem_init_done_r => mem_init_done_r,
      mem_out(19 downto 0) => mem_out(19 downto 0),
      mem_reg_0_15_30_35(22 downto 12) => mem_reg_0_15_30_35(26 downto 16),
      mem_reg_0_15_30_35(11) => mem_reg_0_15_30_35(12),
      mem_reg_0_15_30_35(10 downto 0) => mem_reg_0_15_30_35(10 downto 0),
      mux_cmd_wren => mux_cmd_wren,
      mux_reset_n => mux_reset_n,
      mux_wrdata_en => mux_wrdata_en,
      \my_empty_reg[0]\ => \my_empty_reg[0]\,
      \my_empty_reg[6]_inv\(0) => \my_empty_reg[6]_inv\(0),
      \num_refresh_reg[3]_0\ => \not_empty_wait_cnt_reg[4]\,
      \one_rank.stg1_wr_done_reg_0\ => u_ddr_phy_init_n_15,
      \out\ => \out\,
      out_fifo(31 downto 0) => \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_72_77\(31 downto 0),
      out_fifo_0 => \^init_calib_complete_reg_rep__3_0\,
      out_fifo_1(31 downto 0) => out_fifo(31 downto 0),
      out_fifo_2 => out_fifo_0,
      out_fifo_3 => \^init_calib_complete_reg_rep__2_0\,
      out_fifo_4(11 downto 10) => out_fifo_2(15 downto 14),
      out_fifo_4(9 downto 8) => out_fifo_2(11 downto 10),
      out_fifo_4(7 downto 0) => out_fifo_2(7 downto 0),
      out_fifo_5 => out_fifo_3,
      out_fifo_6(43 downto 2) => out_fifo_4(47 downto 6),
      out_fifo_6(1 downto 0) => out_fifo_4(3 downto 2),
      out_fifo_7 => out_fifo_5,
      out_fifo_8 => \^init_calib_complete_reg_rep__4_0\,
      out_fifo_9 => out_fifo_1,
      phy_dout(21 downto 0) => phy_dout(21 downto 0),
      phy_mc_ctl_full_r_reg => \init_calib_complete_reg_rep__0_n_0\,
      phy_mc_ctl_full_r_reg_0(6 downto 0) => phy_mc_ctl_full_r_reg(6 downto 0),
      phy_read_calib => phy_read_calib,
      phy_write_calib => phy_write_calib,
      pi_calib_done_r1_reg_0 => \^pi_calib_done\,
      pi_dqs_found_any_bank => pi_dqs_found_any_bank,
      pi_dqs_found_done_r1 => pi_dqs_found_done_r1,
      pi_dqs_found_rank_done => pi_dqs_found_rank_done,
      prbs_rdlvl_done_pulse0 => prbs_rdlvl_done_pulse0,
      prbs_rdlvl_done_pulse_reg_0 => prbs_rdlvl_done_pulse_reg,
      prech_done => prech_done,
      prech_req_posedge_r_reg_0 => u_ddr_phy_init_n_2,
      rdlvl_last_byte_done => rdlvl_last_byte_done,
      rdlvl_pi_incdec => rdlvl_pi_incdec,
      rdlvl_prech_req => rdlvl_prech_req,
      rdlvl_rank_done_r => rdlvl_rank_done_r,
      rdlvl_stg1_done_r1 => rdlvl_stg1_done_r1,
      rdlvl_stg1_rank_done => rdlvl_stg1_rank_done,
      rdlvl_stg1_start_r => rdlvl_stg1_start_r,
      rdlvl_stg1_start_reg_0 => u_ddr_phy_init_n_39,
      reset_if => reset_if,
      reset_if_r9 => reset_if_r9,
      rstdiv0_sync_r1 => rstdiv0_sync_r1,
      \rstdiv0_sync_r1_reg_rep__16\ => u_ddr_phy_init_n_75,
      wl_sm_start => wl_sm_start,
      wl_sm_start_reg_0 => u_ddr_phy_init_n_38,
      \wr_en_inferred__0_i_1_0\ => \wr_en_inferred__0_i_1\,
      \wr_en_inferred__0_i_1__0_0\ => \wr_en_inferred__0_i_1__0\,
      wr_level_done_r5 => wr_level_done_r5,
      \wr_ptr_timing_reg[0]\(0) => \wr_ptr_timing_reg[0]\(0),
      \wr_ptr_timing_reg[0]_0\ => \^init_calib_complete_reg_rep_0\,
      \wr_ptr_timing_reg[0]_1\(0) => \wr_ptr_timing_reg[0]_0\(0),
      wrcal_prech_req => wrcal_prech_req,
      wrcal_rd_wait => wrcal_rd_wait,
      wrcal_resume_w => wrcal_resume_w,
      wrcal_sanity_chk => wrcal_sanity_chk,
      wrcal_sanity_chk_reg_0 => u_ddr_phy_init_n_77,
      \wrdq_div2_2to1_rdlvl_first.phy_wrdata_reg[31]_0\ => \ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl_n_82\,
      \write_buffer.wr_buf_out_data_reg[31]\(31 downto 0) => \init_calib_complete_reg_rep__0_0\(31 downto 0),
      wrlvl_byte_redo => wrlvl_byte_redo,
      wrlvl_done_r1 => wrlvl_done_r1,
      wrlvl_final_if_rst => wrlvl_final_if_rst,
      wrlvl_rank_done => wrlvl_rank_done
    );
u_ddr_phy_wrcal: entity work.mig_7series_nosysclock_mig_7series_v4_2_ddr_phy_wrcal
     port map (
      CLK => CLK,
      D(0) => \^d\(0),
      E(0) => \^mux_rd_valid_r_reg\,
      \FSM_sequential_wl_state_r[1]_i_3\(0) => \wl_state_r__0\(0),
      LD0 => LD0,
      Q(1 downto 0) => po_stg2_wrcal_cnt(1 downto 0),
      \cal2_state_r_reg[0]_0\ => u_ddr_phy_init_n_77,
      \cal2_state_r_reg[0]_1\(0) => \^ddr3_ila_basic\(14),
      calib_zero_inputs => calib_zero_inputs,
      ddr3_ila_basic(0) => \^ddr3_ila_basic\(15),
      ddr3_ila_wrpath(23 downto 15) => \^ddr3_ila_wrpath\(59 downto 51),
      ddr3_ila_wrpath(14) => \^ddr3_ila_wrpath\(41),
      ddr3_ila_wrpath(13) => \^ddr3_ila_wrpath\(39),
      ddr3_ila_wrpath(12 downto 0) => \^ddr3_ila_wrpath\(37 downto 25),
      ddr3_lm_done_r => ddr3_lm_done_r,
      \gen_mux_rd_div2.gen_mux_rd[0].mux_rd_fall0_r_reg[0]_0\(0) => \^gen_mux_rd_div2.gen_mux_rd[0].mux_rd_fall0_r_reg[0]\(0),
      \gen_mux_rd_div2.gen_mux_rd[0].mux_rd_fall0_r_reg[0]_1\ => \gen_mux_rd_div2.gen_mux_rd[0].mux_rd_fall0_r_reg[0]_0\,
      \gen_mux_rd_div2.gen_mux_rd[0].mux_rd_fall1_r_reg[0]_0\(0) => \^gen_mux_rd_div2.gen_mux_rd[0].mux_rd_fall1_r_reg[0]\(0),
      \gen_mux_rd_div2.gen_mux_rd[0].mux_rd_fall1_r_reg[0]_1\ => \gen_mux_rd_div2.gen_mux_rd[0].mux_rd_fall1_r_reg[0]_0\,
      \gen_mux_rd_div2.gen_mux_rd[0].mux_rd_rise0_r_reg[0]_0\ => \gen_mux_rd_div2.gen_mux_rd[0].mux_rd_rise0_r_reg[0]\,
      \gen_mux_rd_div2.gen_mux_rd[0].mux_rd_rise1_r_reg[0]_0\(0) => \^gen_mux_rd_div2.gen_mux_rd[0].mux_rd_rise1_r_reg[0]\(0),
      \gen_mux_rd_div2.gen_mux_rd[0].mux_rd_rise1_r_reg[0]_1\ => \gen_mux_rd_div2.gen_mux_rd[0].mux_rd_rise1_r_reg[0]_0\,
      \gen_mux_rd_div2.gen_mux_rd[1].mux_rd_fall0_r_reg[1]_0\ => \gen_mux_rd_div2.gen_mux_rd[1].mux_rd_fall0_r_reg[1]\,
      \gen_mux_rd_div2.gen_mux_rd[1].mux_rd_fall1_r_reg[1]_0\ => \gen_mux_rd_div2.gen_mux_rd[1].mux_rd_fall1_r_reg[1]\,
      \gen_mux_rd_div2.gen_mux_rd[1].mux_rd_rise0_r_reg[1]_0\ => \gen_mux_rd_div2.gen_mux_rd[1].mux_rd_rise0_r_reg[1]\,
      \gen_mux_rd_div2.gen_mux_rd[1].mux_rd_rise1_r_reg[1]_0\ => \gen_mux_rd_div2.gen_mux_rd[1].mux_rd_rise1_r_reg[1]\,
      \gen_mux_rd_div2.gen_mux_rd[2].mux_rd_fall0_r_reg[2]_0\ => \gen_mux_rd_div2.gen_mux_rd[2].mux_rd_fall0_r_reg[2]\,
      \gen_mux_rd_div2.gen_mux_rd[2].mux_rd_fall1_r_reg[2]_0\ => \gen_mux_rd_div2.gen_mux_rd[2].mux_rd_fall1_r_reg[2]\,
      \gen_mux_rd_div2.gen_mux_rd[2].mux_rd_rise0_r_reg[2]_0\ => \gen_mux_rd_div2.gen_mux_rd[2].mux_rd_rise0_r_reg[2]\,
      \gen_mux_rd_div2.gen_mux_rd[2].mux_rd_rise1_r_reg[2]_0\ => \gen_mux_rd_div2.gen_mux_rd[2].mux_rd_rise1_r_reg[2]\,
      \gen_mux_rd_div2.gen_mux_rd[3].mux_rd_fall0_r_reg[3]_0\ => \gen_mux_rd_div2.gen_mux_rd[3].mux_rd_fall0_r_reg[3]\,
      \gen_mux_rd_div2.gen_mux_rd[3].mux_rd_fall1_r_reg[3]_0\ => \gen_mux_rd_div2.gen_mux_rd[3].mux_rd_fall1_r_reg[3]\,
      \gen_mux_rd_div2.gen_mux_rd[3].mux_rd_rise0_r_reg[3]_0\ => \gen_mux_rd_div2.gen_mux_rd[3].mux_rd_rise0_r_reg[3]\,
      \gen_mux_rd_div2.gen_mux_rd[3].mux_rd_rise1_r_reg[3]_0\ => \gen_mux_rd_div2.gen_mux_rd[3].mux_rd_rise1_r_reg[3]\,
      \gen_mux_rd_div2.gen_mux_rd[4].mux_rd_fall0_r_reg[4]_0\ => \gen_mux_rd_div2.gen_mux_rd[4].mux_rd_fall0_r_reg[4]\,
      \gen_mux_rd_div2.gen_mux_rd[4].mux_rd_fall1_r_reg[4]_0\ => \gen_mux_rd_div2.gen_mux_rd[4].mux_rd_fall1_r_reg[4]\,
      \gen_mux_rd_div2.gen_mux_rd[4].mux_rd_rise0_r_reg[4]_0\ => \gen_mux_rd_div2.gen_mux_rd[4].mux_rd_rise0_r_reg[4]\,
      \gen_mux_rd_div2.gen_mux_rd[4].mux_rd_rise1_r_reg[4]_0\ => \gen_mux_rd_div2.gen_mux_rd[4].mux_rd_rise1_r_reg[4]\,
      \gen_mux_rd_div2.gen_mux_rd[5].mux_rd_fall0_r_reg[5]_0\ => \gen_mux_rd_div2.gen_mux_rd[5].mux_rd_fall0_r_reg[5]\,
      \gen_mux_rd_div2.gen_mux_rd[5].mux_rd_fall1_r_reg[5]_0\ => \gen_mux_rd_div2.gen_mux_rd[5].mux_rd_fall1_r_reg[5]\,
      \gen_mux_rd_div2.gen_mux_rd[5].mux_rd_rise0_r_reg[5]_0\ => \gen_mux_rd_div2.gen_mux_rd[5].mux_rd_rise0_r_reg[5]\,
      \gen_mux_rd_div2.gen_mux_rd[5].mux_rd_rise1_r_reg[5]_0\ => \gen_mux_rd_div2.gen_mux_rd[5].mux_rd_rise1_r_reg[5]\,
      \gen_mux_rd_div2.gen_mux_rd[6].mux_rd_fall0_r_reg[6]_0\ => \gen_mux_rd_div2.gen_mux_rd[6].mux_rd_fall0_r_reg[6]\,
      \gen_mux_rd_div2.gen_mux_rd[6].mux_rd_fall1_r_reg[6]_0\ => \gen_mux_rd_div2.gen_mux_rd[6].mux_rd_fall1_r_reg[6]\,
      \gen_mux_rd_div2.gen_mux_rd[6].mux_rd_rise0_r_reg[6]_0\ => \gen_mux_rd_div2.gen_mux_rd[6].mux_rd_rise0_r_reg[6]\,
      \gen_mux_rd_div2.gen_mux_rd[6].mux_rd_rise1_r_reg[6]_0\ => \gen_mux_rd_div2.gen_mux_rd[6].mux_rd_rise1_r_reg[6]\,
      \gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall0_r_reg[7]_0\ => \gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall0_r_reg[7]\,
      \gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall1_r_reg[7]_0\(27 downto 0) => \^idelay_tap_cnt_r_reg[0][0][4]\(39 downto 12),
      \gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall1_r_reg[7]_1\ => \gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall1_r_reg[7]\,
      \gen_mux_rd_div2.gen_mux_rd[7].mux_rd_rise0_r_reg[7]_0\ => \gen_mux_rd_div2.gen_mux_rd[7].mux_rd_rise0_r_reg[7]\,
      \gen_mux_rd_div2.gen_mux_rd[7].mux_rd_rise1_r_reg[7]_0\ => \gen_mux_rd_div2.gen_mux_rd[7].mux_rd_rise1_r_reg[7]\,
      \gen_pat_match_div2.early2_data_match_r_reg_0\ => \^ddr3_ila_wrpath\(38),
      \gen_pat_match_div2.pat_data_match_valid_r_reg_0\ => \^ddr3_ila_wrpath\(24),
      idelay_ce_int => idelay_ce_int,
      idelay_ld_rst => idelay_ld_rst,
      \idelay_tap_cnt_r_reg[0][0][4]\ => \ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl_n_79\,
      \idelay_tap_cnt_r_reg[0][0][4]_0\ => \idelay_tap_cnt_r_reg[0][0][4]_0\,
      \init_state_r[1]_i_16\ => u_ddr_phy_init_n_2,
      \init_state_r[3]_i_10\(1) => \^ddr3_ila_basic\(11),
      \init_state_r[3]_i_10\(0) => \^ddr3_ila_basic\(7),
      \input_[7].iserdes_dq_.idelay_dq.idelaye2\ => \^calib_in_common\,
      \input_[7].iserdes_dq_.idelay_dq.idelaye2_0\ => \^calib_sel\(0),
      \input_[7].iserdes_dq_.idelay_dq.idelaye2_1\ => \^calib_sel\(1),
      mem_init_done_r => mem_init_done_r,
      mpr_rd_fall0_prev_r => mpr_rd_fall0_prev_r,
      mpr_rd_fall1_prev_r => mpr_rd_fall1_prev_r,
      mpr_rd_rise0_prev_r => mpr_rd_rise0_prev_r,
      mpr_rd_rise0_prev_r_reg => u_ddr_phy_wrcal_n_70,
      mpr_rd_rise1_prev_r => mpr_rd_rise1_prev_r,
      \not_empty_wait_cnt_reg[4]_0\ => \not_empty_wait_cnt_reg[4]\,
      phy_if_reset_w => phy_if_reset_w,
      \po_coarse_tap_cnt_reg[0][0]_0\(0) => \po_coarse_tap_cnt_reg[0][0]\(0),
      \po_coarse_tap_cnt_reg[0][2]_0\(8 downto 0) => \^ddr3_ila_wrpath\(50 downto 42),
      \po_stg2_wrcal_cnt_reg[1]_0\(0) => u_ddr_phy_wrcal_n_67,
      prech_done => prech_done,
      rdlvl_stg1_done_int_reg => u_ddr_phy_wrcal_n_73,
      rdlvl_stg1_done_int_reg_0 => u_ddr_phy_wrcal_n_74,
      wrcal_pat_err_reg_0(0) => \^ddr3_ila_basic\(16),
      wrcal_prech_req => wrcal_prech_req,
      wrcal_rd_wait => wrcal_rd_wait,
      wrcal_resume_w => wrcal_resume_w,
      wrcal_sanity_chk => wrcal_sanity_chk,
      wrcal_sanity_chk_done_reg_0 => u_ddr_phy_wrcal_n_71,
      wrcal_sanity_chk_r_reg_0 => \^ddr3_ila_wrpath\(40),
      wrlvl_byte_done => wrlvl_byte_done,
      wrlvl_byte_redo => wrlvl_byte_redo,
      wrlvl_byte_redo_reg_0 => u_ddr_phy_wrcal_n_65,
      wrlvl_byte_redo_reg_1 => u_ddr_phy_wrcal_n_66,
      wrlvl_byte_redo_reg_2 => u_ddr_phy_wrcal_n_72,
      wrlvl_done_r1 => wrlvl_done_r1,
      wrlvl_err_i_5 => \mb_wrlvl_inst.u_ddr_phy_wrlvl_n_55\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity mig_7series_nosysclock_mig_7series_v4_2_rank_common is
  port (
    maint_prescaler_tick_r : out STD_LOGIC;
    \maintenance_request.maint_req_r_lcl_reg_0\ : out STD_LOGIC;
    \periodic_read_request.periodic_rd_r_lcl_reg_0\ : out STD_LOGIC;
    app_ref_ack : out STD_LOGIC;
    app_zq_ack : out STD_LOGIC;
    \maintenance_request.maint_srx_r_lcl_reg_0\ : out STD_LOGIC;
    \maintenance_request.maint_zq_r_lcl_reg_0\ : out STD_LOGIC;
    \maintenance_request.maint_rank_r_lcl_reg[0]_0\ : out STD_LOGIC;
    app_sr_active : out STD_LOGIC;
    maint_ref_zq_wip : out STD_LOGIC;
    periodic_rd_ack_r_lcl_reg : out STD_LOGIC;
    wait_for_maint_r_lcl_reg : out STD_LOGIC;
    wait_for_maint_r_lcl_reg_0 : out STD_LOGIC;
    wait_for_maint_r_lcl_reg_1 : out STD_LOGIC;
    wait_for_maint_r_lcl_reg_2 : out STD_LOGIC;
    \init_calib_complete_reg_rep__4\ : out STD_LOGIC;
    cke_ns2_out : out STD_LOGIC;
    clear_periodic_rd_request : out STD_LOGIC;
    \maintenance_request.maint_sre_r_lcl_reg_0\ : out STD_LOGIC;
    \maintenance_request.maint_sre_r_lcl_reg_1\ : out STD_LOGIC;
    \maintenance_request.maint_req_r_lcl_reg_1\ : out STD_LOGIC;
    \maintenance_request.maint_rank_r_lcl_reg[0]_1\ : out STD_LOGIC;
    \maintenance_request.maint_sre_r_lcl_reg_2\ : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \zq_cntrl.zq_timer.zq_timer_r_reg[7]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \zq_cntrl.zq_timer.zq_timer_r_reg[11]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \zq_cntrl.zq_timer.zq_timer_r_reg[15]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \zq_cntrl.zq_timer.zq_timer_r_reg[19]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \maintenance_request.maint_zq_r_lcl_reg_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \maintenance_request.maint_sre_r_lcl_reg_3\ : out STD_LOGIC;
    \maintenance_request.maint_sre_r_lcl_reg_4\ : out STD_LOGIC;
    CLK : in STD_LOGIC;
    \periodic_read_request.periodic_rd_r_cnt_reg_0\ : in STD_LOGIC;
    maint_ref_zq_wip_r_reg_0 : in STD_LOGIC;
    O : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \zq_cntrl.zq_timer.zq_timer_r_reg[7]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \zq_cntrl.zq_timer.zq_timer_r_reg[11]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \zq_cntrl.zq_timer.zq_timer_r_reg[15]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \zq_cntrl.zq_timer.zq_timer_r_reg[19]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \periodic_rd_generation.periodic_rd_request_r\ : in STD_LOGIC;
    \grant_r_reg[0]\ : in STD_LOGIC;
    insert_maint_r1 : in STD_LOGIC;
    \refresh_generation.refresh_bank_r\ : in STD_LOGIC;
    maint_wip_r : in STD_LOGIC;
    \periodic_read_request.periodic_rd_r_lcl_reg_1\ : in STD_LOGIC;
    \periodic_rd_generation.periodic_rd_cntr1_r\ : in STD_LOGIC;
    app_zq_req : in STD_LOGIC;
    app_sr_req : in STD_LOGIC;
    \last_master_r_reg[2]\ : in STD_LOGIC;
    wait_for_maint_r : in STD_LOGIC;
    wait_for_maint_r_lcl_reg_3 : in STD_LOGIC;
    wait_for_maint_r_0 : in STD_LOGIC;
    wait_for_maint_r_lcl_reg_4 : in STD_LOGIC;
    wait_for_maint_r_1 : in STD_LOGIC;
    wait_for_maint_r_lcl_reg_5 : in STD_LOGIC;
    wait_for_maint_r_2 : in STD_LOGIC;
    wait_for_maint_r_lcl_reg_6 : in STD_LOGIC;
    app_ref_req : in STD_LOGIC;
    cke_r : in STD_LOGIC;
    auto_pre_r_lcl_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[0]\ : in STD_LOGIC;
    \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[0]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of mig_7series_nosysclock_mig_7series_v4_2_rank_common : entity is "mig_7series_v4_2_rank_common";
end mig_7series_nosysclock_mig_7series_v4_2_rank_common;

architecture STRUCTURE of mig_7series_nosysclock_mig_7series_v4_2_rank_common is
  signal app_ref_ack_ns : STD_LOGIC;
  signal app_ref_ns : STD_LOGIC;
  signal app_ref_r : STD_LOGIC;
  signal \^app_sr_active\ : STD_LOGIC;
  signal app_sr_active_r_i_1_n_0 : STD_LOGIC;
  signal app_zq_ack_ns : STD_LOGIC;
  signal app_zq_ns : STD_LOGIC;
  signal app_zq_r : STD_LOGIC;
  signal inhbt_srx : STD_LOGIC;
  signal \maint_prescaler.maint_prescaler_r0\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \maint_prescaler.maint_prescaler_r[1]_i_1_n_0\ : STD_LOGIC;
  signal \maint_prescaler.maint_prescaler_r[5]_i_1_n_0\ : STD_LOGIC;
  signal \maint_prescaler.maint_prescaler_r_reg\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \maint_prescaler.maint_prescaler_tick_ns\ : STD_LOGIC;
  signal \^maint_prescaler_tick_r\ : STD_LOGIC;
  signal \^maint_ref_zq_wip\ : STD_LOGIC;
  signal maint_ref_zq_wip_r_i_1_n_0 : STD_LOGIC;
  signal maint_sre_r : STD_LOGIC;
  signal \maintenance_request.maint_arb0_n_0\ : STD_LOGIC;
  signal \maintenance_request.maint_arb0_n_1\ : STD_LOGIC;
  signal \maintenance_request.maint_arb0_n_3\ : STD_LOGIC;
  signal \^maintenance_request.maint_rank_r_lcl_reg[0]_0\ : STD_LOGIC;
  signal \^maintenance_request.maint_req_r_lcl_reg_0\ : STD_LOGIC;
  signal \maintenance_request.maint_sre_ns\ : STD_LOGIC;
  signal \^maintenance_request.maint_srx_r_lcl_reg_0\ : STD_LOGIC;
  signal \^maintenance_request.maint_zq_r_lcl_reg_0\ : STD_LOGIC;
  signal \maintenance_request.new_maint_rank_r\ : STD_LOGIC;
  signal \maintenance_request.upd_last_master_r\ : STD_LOGIC;
  signal \maintenance_request.upd_last_master_r_i_1_n_0\ : STD_LOGIC;
  signal \periodic_read_request.periodic_rd_grant_r\ : STD_LOGIC;
  signal \periodic_read_request.periodic_rd_grant_r[0]_i_1_n_0\ : STD_LOGIC;
  signal \periodic_read_request.periodic_rd_ns\ : STD_LOGIC;
  signal \periodic_read_request.periodic_rd_r_cnt\ : STD_LOGIC;
  signal \periodic_read_request.periodic_rd_r_cnt_i_1_n_0\ : STD_LOGIC;
  signal \^periodic_read_request.periodic_rd_r_lcl_reg_0\ : STD_LOGIC;
  signal \periodic_read_request.upd_last_master_ns\ : STD_LOGIC;
  signal \periodic_read_request.upd_last_master_r\ : STD_LOGIC;
  signal \refresh_generation.refresh_bank_r[0]_i_2_n_0\ : STD_LOGIC;
  signal \refresh_timer.refresh_timer_r0\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \refresh_timer.refresh_timer_r0_0\ : STD_LOGIC;
  signal \refresh_timer.refresh_timer_r[1]_i_1_n_0\ : STD_LOGIC;
  signal \refresh_timer.refresh_timer_r[5]_i_1_n_0\ : STD_LOGIC;
  signal \refresh_timer.refresh_timer_r[5]_i_4_n_0\ : STD_LOGIC;
  signal \refresh_timer.refresh_timer_r[5]_i_5_n_0\ : STD_LOGIC;
  signal \refresh_timer.refresh_timer_r[5]_i_6_n_0\ : STD_LOGIC;
  signal \refresh_timer.refresh_timer_r_reg\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal sel : STD_LOGIC;
  signal \sr_cntrl.ckesr_timer.ckesr_timer_r\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \sr_cntrl.ckesr_timer.ckesr_timer_r[0]_i_1_n_0\ : STD_LOGIC;
  signal \sr_cntrl.ckesr_timer.ckesr_timer_r[1]_i_1_n_0\ : STD_LOGIC;
  signal \sr_cntrl.sre_request_logic.sre_request_r\ : STD_LOGIC;
  signal \sr_cntrl.sre_request_logic.sre_request_r_i_1_n_0\ : STD_LOGIC;
  signal \zq_cntrl.zq_request_logic.zq_request_r\ : STD_LOGIC;
  signal \zq_cntrl.zq_request_logic.zq_request_r_i_1_n_0\ : STD_LOGIC;
  signal \zq_cntrl.zq_timer.zq_timer_r0\ : STD_LOGIC;
  signal \zq_cntrl.zq_timer.zq_timer_r[0]_i_10_n_0\ : STD_LOGIC;
  signal \zq_cntrl.zq_timer.zq_timer_r[0]_i_11_n_0\ : STD_LOGIC;
  signal \zq_cntrl.zq_timer.zq_timer_r[0]_i_12_n_0\ : STD_LOGIC;
  signal \zq_cntrl.zq_timer.zq_timer_r[0]_i_2_n_0\ : STD_LOGIC;
  signal \zq_cntrl.zq_timer.zq_timer_r[0]_i_4_n_0\ : STD_LOGIC;
  signal \zq_cntrl.zq_timer.zq_timer_r[0]_i_5_n_0\ : STD_LOGIC;
  signal \zq_cntrl.zq_timer.zq_timer_r_reg\ : STD_LOGIC_VECTOR ( 19 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of app_ref_ack_r_i_1 : label is "soft_lutpair557";
  attribute SOFT_HLUTNM of app_ref_r_i_1 : label is "soft_lutpair557";
  attribute SOFT_HLUTNM of app_sr_active_r_i_1 : label is "soft_lutpair556";
  attribute SOFT_HLUTNM of app_zq_ack_r_i_1 : label is "soft_lutpair558";
  attribute SOFT_HLUTNM of app_zq_r_i_1 : label is "soft_lutpair558";
  attribute SOFT_HLUTNM of cke_r_i_1 : label is "soft_lutpair556";
  attribute SOFT_HLUTNM of \maint_prescaler.maint_prescaler_r[1]_i_1\ : label is "soft_lutpair562";
  attribute SOFT_HLUTNM of \maint_prescaler.maint_prescaler_r[2]_i_1\ : label is "soft_lutpair562";
  attribute SOFT_HLUTNM of \maint_prescaler.maint_prescaler_r[3]_i_1\ : label is "soft_lutpair555";
  attribute SOFT_HLUTNM of \maint_prescaler.maint_prescaler_r[4]_i_1\ : label is "soft_lutpair555";
  attribute SOFT_HLUTNM of pass_open_bank_r_lcl_i_5 : label is "soft_lutpair550";
  attribute SOFT_HLUTNM of \periodic_rd_generation.periodic_rd_cntr1_r_i_1\ : label is "soft_lutpair561";
  attribute SOFT_HLUTNM of \periodic_rd_generation.periodic_rd_request_r_i_3\ : label is "soft_lutpair561";
  attribute SOFT_HLUTNM of \periodic_read_request.periodic_rd_grant_r[0]_i_1\ : label is "soft_lutpair553";
  attribute SOFT_HLUTNM of \periodic_read_request.upd_last_master_r_i_1\ : label is "soft_lutpair553";
  attribute SOFT_HLUTNM of \refresh_generation.refresh_bank_r[0]_i_2\ : label is "soft_lutpair552";
  attribute SOFT_HLUTNM of \refresh_timer.refresh_timer_r[2]_i_1\ : label is "soft_lutpair560";
  attribute SOFT_HLUTNM of \refresh_timer.refresh_timer_r[3]_i_1\ : label is "soft_lutpair554";
  attribute SOFT_HLUTNM of \refresh_timer.refresh_timer_r[4]_i_1\ : label is "soft_lutpair554";
  attribute SOFT_HLUTNM of \refresh_timer.refresh_timer_r[5]_i_5\ : label is "soft_lutpair560";
  attribute SOFT_HLUTNM of \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[5]_i_5\ : label is "soft_lutpair552";
  attribute SOFT_HLUTNM of \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[8]_i_3\ : label is "soft_lutpair551";
  attribute SOFT_HLUTNM of \sr_cntrl.ckesr_timer.ckesr_timer_r[0]_i_1\ : label is "soft_lutpair559";
  attribute SOFT_HLUTNM of \sr_cntrl.ckesr_timer.ckesr_timer_r[1]_i_1\ : label is "soft_lutpair559";
  attribute SOFT_HLUTNM of wait_for_maint_r_lcl_i_1 : label is "soft_lutpair551";
  attribute SOFT_HLUTNM of \wait_for_maint_r_lcl_i_2__2\ : label is "soft_lutpair550";
begin
  app_sr_active <= \^app_sr_active\;
  maint_prescaler_tick_r <= \^maint_prescaler_tick_r\;
  maint_ref_zq_wip <= \^maint_ref_zq_wip\;
  \maintenance_request.maint_rank_r_lcl_reg[0]_0\ <= \^maintenance_request.maint_rank_r_lcl_reg[0]_0\;
  \maintenance_request.maint_req_r_lcl_reg_0\ <= \^maintenance_request.maint_req_r_lcl_reg_0\;
  \maintenance_request.maint_srx_r_lcl_reg_0\ <= \^maintenance_request.maint_srx_r_lcl_reg_0\;
  \maintenance_request.maint_zq_r_lcl_reg_0\ <= \^maintenance_request.maint_zq_r_lcl_reg_0\;
  \periodic_read_request.periodic_rd_r_lcl_reg_0\ <= \^periodic_read_request.periodic_rd_r_lcl_reg_0\;
app_ref_ack_r_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => app_ref_r,
      I1 => \refresh_generation.refresh_bank_r\,
      I2 => \grant_r_reg[0]\,
      O => app_ref_ack_ns
    );
app_ref_ack_r_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => app_ref_ack_ns,
      Q => app_ref_ack,
      R => '0'
    );
app_ref_r_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA08"
    )
        port map (
      I0 => \grant_r_reg[0]\,
      I1 => app_ref_r,
      I2 => \refresh_generation.refresh_bank_r\,
      I3 => app_ref_req,
      O => app_ref_ns
    );
app_ref_r_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => app_ref_ns,
      Q => app_ref_r,
      R => '0'
    );
app_sr_active_r_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => maint_sre_r,
      I1 => \^maintenance_request.maint_srx_r_lcl_reg_0\,
      I2 => insert_maint_r1,
      I3 => \^app_sr_active\,
      O => app_sr_active_r_i_1_n_0
    );
app_sr_active_r_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => app_sr_active_r_i_1_n_0,
      Q => \^app_sr_active\,
      R => '0'
    );
app_zq_ack_r_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => app_zq_r,
      I1 => \zq_cntrl.zq_request_logic.zq_request_r\,
      I2 => \grant_r_reg[0]\,
      O => app_zq_ack_ns
    );
app_zq_ack_r_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => app_zq_ack_ns,
      Q => app_zq_ack,
      R => '0'
    );
app_zq_r_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A888"
    )
        port map (
      I0 => \grant_r_reg[0]\,
      I1 => app_zq_req,
      I2 => \zq_cntrl.zq_request_logic.zq_request_r\,
      I3 => app_zq_r,
      O => app_zq_ns
    );
app_zq_r_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => app_zq_ns,
      Q => app_zq_r,
      R => '0'
    );
auto_pre_r_lcl_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0D0D0DFF0D0D0D0D"
    )
        port map (
      I0 => \^maintenance_request.maint_req_r_lcl_reg_0\,
      I1 => auto_pre_r_lcl_reg,
      I2 => maint_wip_r,
      I3 => maint_sre_r,
      I4 => \^maintenance_request.maint_zq_r_lcl_reg_0\,
      I5 => \^maintenance_request.maint_rank_r_lcl_reg[0]_0\,
      O => \maintenance_request.maint_req_r_lcl_reg_1\
    );
cke_r_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0ECC"
    )
        port map (
      I0 => \^maintenance_request.maint_srx_r_lcl_reg_0\,
      I1 => cke_r,
      I2 => maint_sre_r,
      I3 => insert_maint_r1,
      O => cke_ns2_out
    );
\maint_controller.maint_hit_busies_r[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF1010FF10"
    )
        port map (
      I0 => maint_sre_r,
      I1 => \^maintenance_request.maint_zq_r_lcl_reg_0\,
      I2 => \^maintenance_request.maint_rank_r_lcl_reg[0]_0\,
      I3 => \^maintenance_request.maint_req_r_lcl_reg_0\,
      I4 => auto_pre_r_lcl_reg,
      I5 => maint_wip_r,
      O => \maintenance_request.maint_sre_r_lcl_reg_1\
    );
\maint_prescaler.maint_prescaler_r[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \maint_prescaler.maint_prescaler_r_reg\(0),
      O => \maint_prescaler.maint_prescaler_r0\(0)
    );
\maint_prescaler.maint_prescaler_r[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \maint_prescaler.maint_prescaler_r_reg\(0),
      I1 => \maint_prescaler.maint_prescaler_r_reg\(1),
      O => \maint_prescaler.maint_prescaler_r[1]_i_1_n_0\
    );
\maint_prescaler.maint_prescaler_r[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A9"
    )
        port map (
      I0 => \maint_prescaler.maint_prescaler_r_reg\(2),
      I1 => \maint_prescaler.maint_prescaler_r_reg\(1),
      I2 => \maint_prescaler.maint_prescaler_r_reg\(0),
      O => \maint_prescaler.maint_prescaler_r0\(2)
    );
\maint_prescaler.maint_prescaler_r[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA9"
    )
        port map (
      I0 => \maint_prescaler.maint_prescaler_r_reg\(3),
      I1 => \maint_prescaler.maint_prescaler_r_reg\(2),
      I2 => \maint_prescaler.maint_prescaler_r_reg\(0),
      I3 => \maint_prescaler.maint_prescaler_r_reg\(1),
      O => \maint_prescaler.maint_prescaler_r0\(3)
    );
\maint_prescaler.maint_prescaler_r[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAA9"
    )
        port map (
      I0 => \maint_prescaler.maint_prescaler_r_reg\(4),
      I1 => \maint_prescaler.maint_prescaler_r_reg\(3),
      I2 => \maint_prescaler.maint_prescaler_r_reg\(1),
      I3 => \maint_prescaler.maint_prescaler_r_reg\(0),
      I4 => \maint_prescaler.maint_prescaler_r_reg\(2),
      O => \maint_prescaler.maint_prescaler_r0\(4)
    );
\maint_prescaler.maint_prescaler_r[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \maint_prescaler.maint_prescaler_tick_ns\,
      I1 => \grant_r_reg[0]\,
      O => \maint_prescaler.maint_prescaler_r[5]_i_1_n_0\
    );
\maint_prescaler.maint_prescaler_r[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \maint_prescaler.maint_prescaler_r_reg\(5),
      I1 => \maint_prescaler.maint_prescaler_r_reg\(4),
      I2 => \maint_prescaler.maint_prescaler_r_reg\(3),
      I3 => \maint_prescaler.maint_prescaler_r_reg\(1),
      I4 => \maint_prescaler.maint_prescaler_r_reg\(0),
      I5 => \maint_prescaler.maint_prescaler_r_reg\(2),
      O => sel
    );
\maint_prescaler.maint_prescaler_r[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAA9"
    )
        port map (
      I0 => \maint_prescaler.maint_prescaler_r_reg\(5),
      I1 => \maint_prescaler.maint_prescaler_r_reg\(4),
      I2 => \maint_prescaler.maint_prescaler_r_reg\(3),
      I3 => \maint_prescaler.maint_prescaler_r_reg\(1),
      I4 => \maint_prescaler.maint_prescaler_r_reg\(0),
      I5 => \maint_prescaler.maint_prescaler_r_reg\(2),
      O => \maint_prescaler.maint_prescaler_r0\(5)
    );
\maint_prescaler.maint_prescaler_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => sel,
      D => \maint_prescaler.maint_prescaler_r0\(0),
      Q => \maint_prescaler.maint_prescaler_r_reg\(0),
      R => \maint_prescaler.maint_prescaler_r[5]_i_1_n_0\
    );
\maint_prescaler.maint_prescaler_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => sel,
      D => \maint_prescaler.maint_prescaler_r[1]_i_1_n_0\,
      Q => \maint_prescaler.maint_prescaler_r_reg\(1),
      R => \maint_prescaler.maint_prescaler_r[5]_i_1_n_0\
    );
\maint_prescaler.maint_prescaler_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => sel,
      D => \maint_prescaler.maint_prescaler_r0\(2),
      Q => \maint_prescaler.maint_prescaler_r_reg\(2),
      R => \maint_prescaler.maint_prescaler_r[5]_i_1_n_0\
    );
\maint_prescaler.maint_prescaler_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => sel,
      D => \maint_prescaler.maint_prescaler_r0\(3),
      Q => \maint_prescaler.maint_prescaler_r_reg\(3),
      R => \maint_prescaler.maint_prescaler_r[5]_i_1_n_0\
    );
\maint_prescaler.maint_prescaler_r_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => sel,
      D => \maint_prescaler.maint_prescaler_r0\(4),
      Q => \maint_prescaler.maint_prescaler_r_reg\(4),
      R => \maint_prescaler.maint_prescaler_r[5]_i_1_n_0\
    );
\maint_prescaler.maint_prescaler_r_reg[5]\: unisim.vcomponents.FDSE
     port map (
      C => CLK,
      CE => sel,
      D => \maint_prescaler.maint_prescaler_r0\(5),
      Q => \maint_prescaler.maint_prescaler_r_reg\(5),
      S => \maint_prescaler.maint_prescaler_r[5]_i_1_n_0\
    );
\maint_prescaler.maint_prescaler_tick_r_lcl_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000100"
    )
        port map (
      I0 => \maint_prescaler.maint_prescaler_r_reg\(1),
      I1 => \maint_prescaler.maint_prescaler_r_reg\(2),
      I2 => \maint_prescaler.maint_prescaler_r_reg\(5),
      I3 => \maint_prescaler.maint_prescaler_r_reg\(0),
      I4 => \maint_prescaler.maint_prescaler_r_reg\(4),
      I5 => \maint_prescaler.maint_prescaler_r_reg\(3),
      O => \maint_prescaler.maint_prescaler_tick_ns\
    );
\maint_prescaler.maint_prescaler_tick_r_lcl_reg\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \maint_prescaler.maint_prescaler_tick_ns\,
      Q => \^maint_prescaler_tick_r\,
      R => '0'
    );
maint_ref_zq_wip_r_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD000D000D000"
    )
        port map (
      I0 => \refresh_generation.refresh_bank_r\,
      I1 => \zq_cntrl.zq_request_logic.zq_request_r\,
      I2 => \grant_r_reg[0]\,
      I3 => insert_maint_r1,
      I4 => maint_wip_r,
      I5 => \^maint_ref_zq_wip\,
      O => maint_ref_zq_wip_r_i_1_n_0
    );
maint_ref_zq_wip_r_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => maint_ref_zq_wip_r_i_1_n_0,
      Q => \^maint_ref_zq_wip\,
      R => maint_ref_zq_wip_r_reg_0
    );
\maintenance_request.maint_arb0\: entity work.mig_7series_nosysclock_mig_7series_v4_2_round_robin_arb
     port map (
      CLK => CLK,
      app_sr_req => app_sr_req,
      app_sr_req_0 => \maintenance_request.maint_arb0_n_1\,
      \grant_r_reg[0]_0\ => \grant_r_reg[0]\,
      inhbt_srx => inhbt_srx,
      \last_master_r_reg[2]_0\ => \last_master_r_reg[2]\,
      maint_sre_r => maint_sre_r,
      \maintenance_request.maint_rank_r_lcl_reg[0]\ => \maintenance_request.maint_arb0_n_0\,
      \maintenance_request.maint_rank_r_lcl_reg[0]_0\ => \^maintenance_request.maint_rank_r_lcl_reg[0]_0\,
      \maintenance_request.maint_sre_ns\ => \maintenance_request.maint_sre_ns\,
      \maintenance_request.maint_srx_r_lcl_reg\ => \^maintenance_request.maint_srx_r_lcl_reg_0\,
      \maintenance_request.maint_zq_r_lcl_reg\ => \maintenance_request.maint_arb0_n_3\,
      \maintenance_request.maint_zq_r_lcl_reg_0\ => \^maintenance_request.maint_zq_r_lcl_reg_0\,
      \maintenance_request.new_maint_rank_r\ => \maintenance_request.new_maint_rank_r\,
      \maintenance_request.upd_last_master_r\ => \maintenance_request.upd_last_master_r\,
      \refresh_generation.refresh_bank_r\ => \refresh_generation.refresh_bank_r\,
      \sr_cntrl.sre_request_logic.sre_request_r\ => \sr_cntrl.sre_request_logic.sre_request_r\,
      \zq_cntrl.zq_request_logic.zq_request_r\ => \zq_cntrl.zq_request_logic.zq_request_r\
    );
\maintenance_request.maint_rank_r_lcl_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \maintenance_request.maint_arb0_n_0\,
      Q => \^maintenance_request.maint_rank_r_lcl_reg[0]_0\,
      R => '0'
    );
\maintenance_request.maint_req_r_lcl_reg\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \maintenance_request.new_maint_rank_r\,
      Q => \^maintenance_request.maint_req_r_lcl_reg_0\,
      R => '0'
    );
\maintenance_request.maint_sre_r_lcl_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \sr_cntrl.ckesr_timer.ckesr_timer_r\(0),
      I1 => \sr_cntrl.ckesr_timer.ckesr_timer_r\(1),
      O => inhbt_srx
    );
\maintenance_request.maint_sre_r_lcl_reg\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \maintenance_request.maint_sre_ns\,
      Q => maint_sre_r,
      R => '0'
    );
\maintenance_request.maint_srx_r_lcl_reg\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \maintenance_request.maint_arb0_n_1\,
      Q => \^maintenance_request.maint_srx_r_lcl_reg_0\,
      R => \periodic_read_request.periodic_rd_r_cnt_reg_0\
    );
\maintenance_request.maint_zq_r_lcl_reg\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \maintenance_request.maint_arb0_n_3\,
      Q => \^maintenance_request.maint_zq_r_lcl_reg_0\,
      R => \periodic_read_request.periodic_rd_r_cnt_reg_0\
    );
\maintenance_request.new_maint_rank_r_reg\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \maintenance_request.upd_last_master_r\,
      Q => \maintenance_request.new_maint_rank_r\,
      R => '0'
    );
\maintenance_request.upd_last_master_r_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"44444044"
    )
        port map (
      I0 => maint_wip_r,
      I1 => \grant_r_reg[0]\,
      I2 => \sr_cntrl.sre_request_logic.sre_request_r\,
      I3 => \refresh_generation.refresh_bank_r\,
      I4 => \zq_cntrl.zq_request_logic.zq_request_r\,
      O => \maintenance_request.upd_last_master_r_i_1_n_0\
    );
\maintenance_request.upd_last_master_r_reg\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \maintenance_request.upd_last_master_r_i_1_n_0\,
      Q => \maintenance_request.upd_last_master_r\,
      R => '0'
    );
pass_open_bank_r_lcl_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \^maintenance_request.maint_rank_r_lcl_reg[0]_0\,
      I1 => \^maintenance_request.maint_zq_r_lcl_reg_0\,
      I2 => maint_sre_r,
      O => \maintenance_request.maint_rank_r_lcl_reg[0]_1\
    );
\periodic_rd_generation.periodic_rd_cntr1_r_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \periodic_read_request.periodic_rd_r_lcl_reg_1\,
      I1 => \periodic_read_request.periodic_rd_grant_r\,
      I2 => \periodic_rd_generation.periodic_rd_cntr1_r\,
      O => periodic_rd_ack_r_lcl_reg
    );
\periodic_rd_generation.periodic_rd_request_r_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \periodic_read_request.periodic_rd_grant_r\,
      I1 => \periodic_read_request.periodic_rd_r_lcl_reg_1\,
      O => clear_periodic_rd_request
    );
\periodic_read_request.periodic_rd_grant_r[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0008"
    )
        port map (
      I0 => \periodic_rd_generation.periodic_rd_request_r\,
      I1 => \grant_r_reg[0]\,
      I2 => \periodic_read_request.upd_last_master_r\,
      I3 => \^periodic_read_request.periodic_rd_r_lcl_reg_0\,
      I4 => \periodic_read_request.periodic_rd_grant_r\,
      O => \periodic_read_request.periodic_rd_grant_r[0]_i_1_n_0\
    );
\periodic_read_request.periodic_rd_grant_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \periodic_read_request.periodic_rd_grant_r[0]_i_1_n_0\,
      Q => \periodic_read_request.periodic_rd_grant_r\,
      R => '0'
    );
\periodic_read_request.periodic_rd_r_cnt_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^periodic_read_request.periodic_rd_r_lcl_reg_0\,
      I1 => \periodic_read_request.periodic_rd_r_lcl_reg_1\,
      I2 => \periodic_read_request.periodic_rd_r_cnt\,
      O => \periodic_read_request.periodic_rd_r_cnt_i_1_n_0\
    );
\periodic_read_request.periodic_rd_r_cnt_reg\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \periodic_read_request.periodic_rd_r_cnt_i_1_n_0\,
      Q => \periodic_read_request.periodic_rd_r_cnt\,
      R => \periodic_read_request.periodic_rd_r_cnt_reg_0\
    );
\periodic_read_request.periodic_rd_r_lcl_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF700000"
    )
        port map (
      I0 => \periodic_read_request.periodic_rd_r_cnt\,
      I1 => \periodic_read_request.periodic_rd_r_lcl_reg_1\,
      I2 => \^periodic_read_request.periodic_rd_r_lcl_reg_0\,
      I3 => \periodic_read_request.upd_last_master_r\,
      I4 => \grant_r_reg[0]\,
      O => \periodic_read_request.periodic_rd_ns\
    );
\periodic_read_request.periodic_rd_r_lcl_reg\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \periodic_read_request.periodic_rd_ns\,
      Q => \^periodic_read_request.periodic_rd_r_lcl_reg_0\,
      R => '0'
    );
\periodic_read_request.upd_last_master_r_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => \periodic_rd_generation.periodic_rd_request_r\,
      I1 => \grant_r_reg[0]\,
      I2 => \periodic_read_request.upd_last_master_r\,
      I3 => \^periodic_read_request.periodic_rd_r_lcl_reg_0\,
      O => \periodic_read_request.upd_last_master_ns\
    );
\periodic_read_request.upd_last_master_r_reg\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \periodic_read_request.upd_last_master_ns\,
      Q => \periodic_read_request.upd_last_master_r\,
      R => '0'
    );
q_has_rd_r_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"10FF"
    )
        port map (
      I0 => maint_sre_r,
      I1 => \^maintenance_request.maint_zq_r_lcl_reg_0\,
      I2 => \^maintenance_request.maint_rank_r_lcl_reg[0]_0\,
      I3 => \^maintenance_request.maint_req_r_lcl_reg_0\,
      O => \maintenance_request.maint_sre_r_lcl_reg_0\
    );
\refresh_generation.refresh_bank_r[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88820008"
    )
        port map (
      I0 => \grant_r_reg[0]\,
      I1 => \refresh_generation.refresh_bank_r\,
      I2 => app_ref_req,
      I3 => \refresh_timer.refresh_timer_r[5]_i_4_n_0\,
      I4 => \refresh_generation.refresh_bank_r[0]_i_2_n_0\,
      O => \init_calib_complete_reg_rep__4\
    );
\refresh_generation.refresh_bank_r[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000004"
    )
        port map (
      I0 => \^maintenance_request.maint_rank_r_lcl_reg[0]_0\,
      I1 => insert_maint_r1,
      I2 => \^maintenance_request.maint_srx_r_lcl_reg_0\,
      I3 => \^maintenance_request.maint_zq_r_lcl_reg_0\,
      I4 => maint_sre_r,
      O => \refresh_generation.refresh_bank_r[0]_i_2_n_0\
    );
\refresh_timer.refresh_timer_r[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \refresh_timer.refresh_timer_r_reg\(0),
      O => \refresh_timer.refresh_timer_r0\(0)
    );
\refresh_timer.refresh_timer_r[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \refresh_timer.refresh_timer_r_reg\(1),
      I1 => \refresh_timer.refresh_timer_r_reg\(0),
      O => \refresh_timer.refresh_timer_r[1]_i_1_n_0\
    );
\refresh_timer.refresh_timer_r[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A9"
    )
        port map (
      I0 => \refresh_timer.refresh_timer_r_reg\(2),
      I1 => \refresh_timer.refresh_timer_r_reg\(0),
      I2 => \refresh_timer.refresh_timer_r_reg\(1),
      O => \refresh_timer.refresh_timer_r0\(2)
    );
\refresh_timer.refresh_timer_r[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA9"
    )
        port map (
      I0 => \refresh_timer.refresh_timer_r_reg\(3),
      I1 => \refresh_timer.refresh_timer_r_reg\(2),
      I2 => \refresh_timer.refresh_timer_r_reg\(1),
      I3 => \refresh_timer.refresh_timer_r_reg\(0),
      O => \refresh_timer.refresh_timer_r0\(3)
    );
\refresh_timer.refresh_timer_r[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAA9"
    )
        port map (
      I0 => \refresh_timer.refresh_timer_r_reg\(4),
      I1 => \refresh_timer.refresh_timer_r_reg\(3),
      I2 => \refresh_timer.refresh_timer_r_reg\(0),
      I3 => \refresh_timer.refresh_timer_r_reg\(1),
      I4 => \refresh_timer.refresh_timer_r_reg\(2),
      O => \refresh_timer.refresh_timer_r0\(4)
    );
\refresh_timer.refresh_timer_r[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \refresh_timer.refresh_timer_r[5]_i_4_n_0\,
      I1 => \grant_r_reg[0]\,
      O => \refresh_timer.refresh_timer_r[5]_i_1_n_0\
    );
\refresh_timer.refresh_timer_r[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAA8A"
    )
        port map (
      I0 => \^maint_prescaler_tick_r\,
      I1 => \refresh_timer.refresh_timer_r_reg\(5),
      I2 => \refresh_timer.refresh_timer_r[5]_i_5_n_0\,
      I3 => \refresh_timer.refresh_timer_r_reg\(3),
      I4 => \refresh_timer.refresh_timer_r_reg\(4),
      O => \refresh_timer.refresh_timer_r0_0\
    );
\refresh_timer.refresh_timer_r[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAA9"
    )
        port map (
      I0 => \refresh_timer.refresh_timer_r_reg\(5),
      I1 => \refresh_timer.refresh_timer_r_reg\(4),
      I2 => \refresh_timer.refresh_timer_r_reg\(3),
      I3 => \refresh_timer.refresh_timer_r_reg\(0),
      I4 => \refresh_timer.refresh_timer_r_reg\(1),
      I5 => \refresh_timer.refresh_timer_r_reg\(2),
      O => \refresh_timer.refresh_timer_r0\(5)
    );
\refresh_timer.refresh_timer_r[5]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000400000"
    )
        port map (
      I0 => \refresh_timer.refresh_timer_r_reg\(1),
      I1 => \refresh_timer.refresh_timer_r_reg\(0),
      I2 => \refresh_timer.refresh_timer_r[5]_i_6_n_0\,
      I3 => \refresh_timer.refresh_timer_r_reg\(2),
      I4 => \^maint_prescaler_tick_r\,
      I5 => \refresh_timer.refresh_timer_r_reg\(5),
      O => \refresh_timer.refresh_timer_r[5]_i_4_n_0\
    );
\refresh_timer.refresh_timer_r[5]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \refresh_timer.refresh_timer_r_reg\(0),
      I1 => \refresh_timer.refresh_timer_r_reg\(1),
      I2 => \refresh_timer.refresh_timer_r_reg\(2),
      O => \refresh_timer.refresh_timer_r[5]_i_5_n_0\
    );
\refresh_timer.refresh_timer_r[5]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \refresh_timer.refresh_timer_r_reg\(4),
      I1 => \refresh_timer.refresh_timer_r_reg\(3),
      O => \refresh_timer.refresh_timer_r[5]_i_6_n_0\
    );
\refresh_timer.refresh_timer_r_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => CLK,
      CE => \refresh_timer.refresh_timer_r0_0\,
      D => \refresh_timer.refresh_timer_r0\(0),
      Q => \refresh_timer.refresh_timer_r_reg\(0),
      S => \refresh_timer.refresh_timer_r[5]_i_1_n_0\
    );
\refresh_timer.refresh_timer_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \refresh_timer.refresh_timer_r0_0\,
      D => \refresh_timer.refresh_timer_r[1]_i_1_n_0\,
      Q => \refresh_timer.refresh_timer_r_reg\(1),
      R => \refresh_timer.refresh_timer_r[5]_i_1_n_0\
    );
\refresh_timer.refresh_timer_r_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => CLK,
      CE => \refresh_timer.refresh_timer_r0_0\,
      D => \refresh_timer.refresh_timer_r0\(2),
      Q => \refresh_timer.refresh_timer_r_reg\(2),
      S => \refresh_timer.refresh_timer_r[5]_i_1_n_0\
    );
\refresh_timer.refresh_timer_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \refresh_timer.refresh_timer_r0_0\,
      D => \refresh_timer.refresh_timer_r0\(3),
      Q => \refresh_timer.refresh_timer_r_reg\(3),
      R => \refresh_timer.refresh_timer_r[5]_i_1_n_0\
    );
\refresh_timer.refresh_timer_r_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \refresh_timer.refresh_timer_r0_0\,
      D => \refresh_timer.refresh_timer_r0\(4),
      Q => \refresh_timer.refresh_timer_r_reg\(4),
      R => \refresh_timer.refresh_timer_r[5]_i_1_n_0\
    );
\refresh_timer.refresh_timer_r_reg[5]\: unisim.vcomponents.FDSE
     port map (
      C => CLK,
      CE => \refresh_timer.refresh_timer_r0_0\,
      D => \refresh_timer.refresh_timer_r0\(5),
      Q => \refresh_timer.refresh_timer_r_reg\(5),
      S => \refresh_timer.refresh_timer_r[5]_i_1_n_0\
    );
\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000101000000FF"
    )
        port map (
      I0 => \^maintenance_request.maint_zq_r_lcl_reg_0\,
      I1 => \^maintenance_request.maint_srx_r_lcl_reg_0\,
      I2 => maint_sre_r,
      I3 => Q(0),
      I4 => \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[0]\,
      I5 => \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[0]_0\,
      O => \maintenance_request.maint_zq_r_lcl_reg_1\(0)
    );
\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[3]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000100"
    )
        port map (
      I0 => maint_sre_r,
      I1 => \^maintenance_request.maint_srx_r_lcl_reg_0\,
      I2 => \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[0]\,
      I3 => \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[0]_0\,
      I4 => \^maintenance_request.maint_zq_r_lcl_reg_0\,
      O => \maintenance_request.maint_sre_r_lcl_reg_3\
    );
\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[5]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => maint_sre_r,
      I1 => \^maintenance_request.maint_srx_r_lcl_reg_0\,
      O => \maintenance_request.maint_sre_r_lcl_reg_4\
    );
\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[8]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => maint_sre_r,
      I1 => \^maintenance_request.maint_zq_r_lcl_reg_0\,
      O => \maintenance_request.maint_sre_r_lcl_reg_2\
    );
\sr_cntrl.ckesr_timer.ckesr_timer_r[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0444"
    )
        port map (
      I0 => \sr_cntrl.ckesr_timer.ckesr_timer_r\(0),
      I1 => \sr_cntrl.ckesr_timer.ckesr_timer_r\(1),
      I2 => maint_sre_r,
      I3 => insert_maint_r1,
      O => \sr_cntrl.ckesr_timer.ckesr_timer_r[0]_i_1_n_0\
    );
\sr_cntrl.ckesr_timer.ckesr_timer_r[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \sr_cntrl.ckesr_timer.ckesr_timer_r\(1),
      I1 => \sr_cntrl.ckesr_timer.ckesr_timer_r\(0),
      I2 => maint_sre_r,
      I3 => insert_maint_r1,
      O => \sr_cntrl.ckesr_timer.ckesr_timer_r[1]_i_1_n_0\
    );
\sr_cntrl.ckesr_timer.ckesr_timer_r_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \sr_cntrl.ckesr_timer.ckesr_timer_r[0]_i_1_n_0\,
      Q => \sr_cntrl.ckesr_timer.ckesr_timer_r\(0),
      R => '0'
    );
\sr_cntrl.ckesr_timer.ckesr_timer_r_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \sr_cntrl.ckesr_timer.ckesr_timer_r[1]_i_1_n_0\,
      Q => \sr_cntrl.ckesr_timer.ckesr_timer_r\(1),
      R => '0'
    );
\sr_cntrl.sre_request_logic.sre_request_r_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00F0F8F8"
    )
        port map (
      I0 => app_sr_req,
      I1 => \grant_r_reg[0]\,
      I2 => \sr_cntrl.sre_request_logic.sre_request_r\,
      I3 => insert_maint_r1,
      I4 => maint_sre_r,
      O => \sr_cntrl.sre_request_logic.sre_request_r_i_1_n_0\
    );
\sr_cntrl.sre_request_logic.sre_request_r_reg\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \sr_cntrl.sre_request_logic.sre_request_r_i_1_n_0\,
      Q => \sr_cntrl.sre_request_logic.sre_request_r\,
      R => \periodic_read_request.periodic_rd_r_cnt_reg_0\
    );
wait_for_maint_r_lcl_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFBAAAA"
    )
        port map (
      I0 => wait_for_maint_r,
      I1 => \^maintenance_request.maint_rank_r_lcl_reg[0]_0\,
      I2 => \^maintenance_request.maint_zq_r_lcl_reg_0\,
      I3 => maint_sre_r,
      I4 => wait_for_maint_r_lcl_reg_3,
      O => wait_for_maint_r_lcl_reg
    );
\wait_for_maint_r_lcl_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFBAAAA"
    )
        port map (
      I0 => wait_for_maint_r_0,
      I1 => \^maintenance_request.maint_rank_r_lcl_reg[0]_0\,
      I2 => \^maintenance_request.maint_zq_r_lcl_reg_0\,
      I3 => maint_sre_r,
      I4 => wait_for_maint_r_lcl_reg_4,
      O => wait_for_maint_r_lcl_reg_0
    );
\wait_for_maint_r_lcl_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFBAAAA"
    )
        port map (
      I0 => wait_for_maint_r_1,
      I1 => \^maintenance_request.maint_rank_r_lcl_reg[0]_0\,
      I2 => \^maintenance_request.maint_zq_r_lcl_reg_0\,
      I3 => maint_sre_r,
      I4 => wait_for_maint_r_lcl_reg_5,
      O => wait_for_maint_r_lcl_reg_1
    );
\wait_for_maint_r_lcl_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFBAAAA"
    )
        port map (
      I0 => wait_for_maint_r_2,
      I1 => \^maintenance_request.maint_rank_r_lcl_reg[0]_0\,
      I2 => \^maintenance_request.maint_zq_r_lcl_reg_0\,
      I3 => maint_sre_r,
      I4 => wait_for_maint_r_lcl_reg_6,
      O => wait_for_maint_r_lcl_reg_2
    );
\zq_cntrl.zq_request_logic.zq_request_r_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF2AFFFF"
    )
        port map (
      I0 => \zq_cntrl.zq_request_logic.zq_request_r\,
      I1 => \^maintenance_request.maint_zq_r_lcl_reg_0\,
      I2 => insert_maint_r1,
      I3 => app_zq_req,
      I4 => \zq_cntrl.zq_timer.zq_timer_r[0]_i_4_n_0\,
      O => \zq_cntrl.zq_request_logic.zq_request_r_i_1_n_0\
    );
\zq_cntrl.zq_request_logic.zq_request_r_reg\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \zq_cntrl.zq_request_logic.zq_request_r_i_1_n_0\,
      Q => \zq_cntrl.zq_request_logic.zq_request_r\,
      R => \periodic_read_request.periodic_rd_r_cnt_reg_0\
    );
\zq_cntrl.zq_timer.zq_timer_r[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \zq_cntrl.zq_timer.zq_timer_r[0]_i_4_n_0\,
      O => \zq_cntrl.zq_timer.zq_timer_r0\
    );
\zq_cntrl.zq_timer.zq_timer_r[0]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \zq_cntrl.zq_timer.zq_timer_r_reg\(16),
      I1 => \zq_cntrl.zq_timer.zq_timer_r_reg\(17),
      I2 => \zq_cntrl.zq_timer.zq_timer_r_reg\(18),
      I3 => \zq_cntrl.zq_timer.zq_timer_r_reg\(14),
      I4 => \zq_cntrl.zq_timer.zq_timer_r_reg\(8),
      I5 => \zq_cntrl.zq_timer.zq_timer_r_reg\(15),
      O => \zq_cntrl.zq_timer.zq_timer_r[0]_i_10_n_0\
    );
\zq_cntrl.zq_timer.zq_timer_r[0]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \zq_cntrl.zq_timer.zq_timer_r_reg\(4),
      I1 => \zq_cntrl.zq_timer.zq_timer_r_reg\(10),
      I2 => \zq_cntrl.zq_timer.zq_timer_r_reg\(3),
      I3 => \zq_cntrl.zq_timer.zq_timer_r_reg\(19),
      I4 => \zq_cntrl.zq_timer.zq_timer_r[0]_i_12_n_0\,
      O => \zq_cntrl.zq_timer.zq_timer_r[0]_i_11_n_0\
    );
\zq_cntrl.zq_timer.zq_timer_r[0]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \zq_cntrl.zq_timer.zq_timer_r_reg\(12),
      I1 => \zq_cntrl.zq_timer.zq_timer_r_reg\(5),
      I2 => \zq_cntrl.zq_timer.zq_timer_r_reg\(13),
      I3 => \zq_cntrl.zq_timer.zq_timer_r_reg\(6),
      O => \zq_cntrl.zq_timer.zq_timer_r[0]_i_12_n_0\
    );
\zq_cntrl.zq_timer.zq_timer_r[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A8AA"
    )
        port map (
      I0 => \^maint_prescaler_tick_r\,
      I1 => \zq_cntrl.zq_timer.zq_timer_r_reg\(0),
      I2 => \zq_cntrl.zq_timer.zq_timer_r_reg\(1),
      I3 => \zq_cntrl.zq_timer.zq_timer_r[0]_i_5_n_0\,
      O => \zq_cntrl.zq_timer.zq_timer_r[0]_i_2_n_0\
    );
\zq_cntrl.zq_timer.zq_timer_r[0]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8AAAAAAA"
    )
        port map (
      I0 => \grant_r_reg[0]\,
      I1 => \zq_cntrl.zq_timer.zq_timer_r_reg\(1),
      I2 => \zq_cntrl.zq_timer.zq_timer_r_reg\(0),
      I3 => \^maint_prescaler_tick_r\,
      I4 => \zq_cntrl.zq_timer.zq_timer_r[0]_i_5_n_0\,
      O => \zq_cntrl.zq_timer.zq_timer_r[0]_i_4_n_0\
    );
\zq_cntrl.zq_timer.zq_timer_r[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => \zq_cntrl.zq_timer.zq_timer_r[0]_i_10_n_0\,
      I1 => \zq_cntrl.zq_timer.zq_timer_r[0]_i_11_n_0\,
      I2 => \zq_cntrl.zq_timer.zq_timer_r_reg\(11),
      I3 => \zq_cntrl.zq_timer.zq_timer_r_reg\(7),
      I4 => \zq_cntrl.zq_timer.zq_timer_r_reg\(9),
      I5 => \zq_cntrl.zq_timer.zq_timer_r_reg\(2),
      O => \zq_cntrl.zq_timer.zq_timer_r[0]_i_5_n_0\
    );
\zq_cntrl.zq_timer.zq_timer_r[0]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \zq_cntrl.zq_timer.zq_timer_r_reg\(3),
      O => S(3)
    );
\zq_cntrl.zq_timer.zq_timer_r[0]_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \zq_cntrl.zq_timer.zq_timer_r_reg\(2),
      O => S(2)
    );
\zq_cntrl.zq_timer.zq_timer_r[0]_i_8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \zq_cntrl.zq_timer.zq_timer_r_reg\(1),
      O => S(1)
    );
\zq_cntrl.zq_timer.zq_timer_r[0]_i_9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \zq_cntrl.zq_timer.zq_timer_r_reg\(0),
      O => S(0)
    );
\zq_cntrl.zq_timer.zq_timer_r[12]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \zq_cntrl.zq_timer.zq_timer_r_reg\(15),
      O => \zq_cntrl.zq_timer.zq_timer_r_reg[15]_0\(3)
    );
\zq_cntrl.zq_timer.zq_timer_r[12]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \zq_cntrl.zq_timer.zq_timer_r_reg\(14),
      O => \zq_cntrl.zq_timer.zq_timer_r_reg[15]_0\(2)
    );
\zq_cntrl.zq_timer.zq_timer_r[12]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \zq_cntrl.zq_timer.zq_timer_r_reg\(13),
      O => \zq_cntrl.zq_timer.zq_timer_r_reg[15]_0\(1)
    );
\zq_cntrl.zq_timer.zq_timer_r[12]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \zq_cntrl.zq_timer.zq_timer_r_reg\(12),
      O => \zq_cntrl.zq_timer.zq_timer_r_reg[15]_0\(0)
    );
\zq_cntrl.zq_timer.zq_timer_r[16]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \zq_cntrl.zq_timer.zq_timer_r_reg\(19),
      O => \zq_cntrl.zq_timer.zq_timer_r_reg[19]_0\(3)
    );
\zq_cntrl.zq_timer.zq_timer_r[16]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \zq_cntrl.zq_timer.zq_timer_r_reg\(18),
      O => \zq_cntrl.zq_timer.zq_timer_r_reg[19]_0\(2)
    );
\zq_cntrl.zq_timer.zq_timer_r[16]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \zq_cntrl.zq_timer.zq_timer_r_reg\(17),
      O => \zq_cntrl.zq_timer.zq_timer_r_reg[19]_0\(1)
    );
\zq_cntrl.zq_timer.zq_timer_r[16]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \zq_cntrl.zq_timer.zq_timer_r_reg\(16),
      O => \zq_cntrl.zq_timer.zq_timer_r_reg[19]_0\(0)
    );
\zq_cntrl.zq_timer.zq_timer_r[4]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \zq_cntrl.zq_timer.zq_timer_r_reg\(7),
      O => \zq_cntrl.zq_timer.zq_timer_r_reg[7]_0\(3)
    );
\zq_cntrl.zq_timer.zq_timer_r[4]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \zq_cntrl.zq_timer.zq_timer_r_reg\(6),
      O => \zq_cntrl.zq_timer.zq_timer_r_reg[7]_0\(2)
    );
\zq_cntrl.zq_timer.zq_timer_r[4]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \zq_cntrl.zq_timer.zq_timer_r_reg\(5),
      O => \zq_cntrl.zq_timer.zq_timer_r_reg[7]_0\(1)
    );
\zq_cntrl.zq_timer.zq_timer_r[4]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \zq_cntrl.zq_timer.zq_timer_r_reg\(4),
      O => \zq_cntrl.zq_timer.zq_timer_r_reg[7]_0\(0)
    );
\zq_cntrl.zq_timer.zq_timer_r[8]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \zq_cntrl.zq_timer.zq_timer_r_reg\(11),
      O => \zq_cntrl.zq_timer.zq_timer_r_reg[11]_0\(3)
    );
\zq_cntrl.zq_timer.zq_timer_r[8]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \zq_cntrl.zq_timer.zq_timer_r_reg\(10),
      O => \zq_cntrl.zq_timer.zq_timer_r_reg[11]_0\(2)
    );
\zq_cntrl.zq_timer.zq_timer_r[8]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \zq_cntrl.zq_timer.zq_timer_r_reg\(9),
      O => \zq_cntrl.zq_timer.zq_timer_r_reg[11]_0\(1)
    );
\zq_cntrl.zq_timer.zq_timer_r[8]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \zq_cntrl.zq_timer.zq_timer_r_reg\(8),
      O => \zq_cntrl.zq_timer.zq_timer_r_reg[11]_0\(0)
    );
\zq_cntrl.zq_timer.zq_timer_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \zq_cntrl.zq_timer.zq_timer_r[0]_i_2_n_0\,
      D => O(0),
      Q => \zq_cntrl.zq_timer.zq_timer_r_reg\(0),
      R => \zq_cntrl.zq_timer.zq_timer_r0\
    );
\zq_cntrl.zq_timer.zq_timer_r_reg[10]\: unisim.vcomponents.FDSE
     port map (
      C => CLK,
      CE => \zq_cntrl.zq_timer.zq_timer_r[0]_i_2_n_0\,
      D => \zq_cntrl.zq_timer.zq_timer_r_reg[11]_1\(2),
      Q => \zq_cntrl.zq_timer.zq_timer_r_reg\(10),
      S => \zq_cntrl.zq_timer.zq_timer_r0\
    );
\zq_cntrl.zq_timer.zq_timer_r_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \zq_cntrl.zq_timer.zq_timer_r[0]_i_2_n_0\,
      D => \zq_cntrl.zq_timer.zq_timer_r_reg[11]_1\(3),
      Q => \zq_cntrl.zq_timer.zq_timer_r_reg\(11),
      R => \zq_cntrl.zq_timer.zq_timer_r0\
    );
\zq_cntrl.zq_timer.zq_timer_r_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \zq_cntrl.zq_timer.zq_timer_r[0]_i_2_n_0\,
      D => \zq_cntrl.zq_timer.zq_timer_r_reg[15]_1\(0),
      Q => \zq_cntrl.zq_timer.zq_timer_r_reg\(12),
      R => \zq_cntrl.zq_timer.zq_timer_r0\
    );
\zq_cntrl.zq_timer.zq_timer_r_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \zq_cntrl.zq_timer.zq_timer_r[0]_i_2_n_0\,
      D => \zq_cntrl.zq_timer.zq_timer_r_reg[15]_1\(1),
      Q => \zq_cntrl.zq_timer.zq_timer_r_reg\(13),
      R => \zq_cntrl.zq_timer.zq_timer_r0\
    );
\zq_cntrl.zq_timer.zq_timer_r_reg[14]\: unisim.vcomponents.FDSE
     port map (
      C => CLK,
      CE => \zq_cntrl.zq_timer.zq_timer_r[0]_i_2_n_0\,
      D => \zq_cntrl.zq_timer.zq_timer_r_reg[15]_1\(2),
      Q => \zq_cntrl.zq_timer.zq_timer_r_reg\(14),
      S => \zq_cntrl.zq_timer.zq_timer_r0\
    );
\zq_cntrl.zq_timer.zq_timer_r_reg[15]\: unisim.vcomponents.FDSE
     port map (
      C => CLK,
      CE => \zq_cntrl.zq_timer.zq_timer_r[0]_i_2_n_0\,
      D => \zq_cntrl.zq_timer.zq_timer_r_reg[15]_1\(3),
      Q => \zq_cntrl.zq_timer.zq_timer_r_reg\(15),
      S => \zq_cntrl.zq_timer.zq_timer_r0\
    );
\zq_cntrl.zq_timer.zq_timer_r_reg[16]\: unisim.vcomponents.FDSE
     port map (
      C => CLK,
      CE => \zq_cntrl.zq_timer.zq_timer_r[0]_i_2_n_0\,
      D => \zq_cntrl.zq_timer.zq_timer_r_reg[19]_1\(0),
      Q => \zq_cntrl.zq_timer.zq_timer_r_reg\(16),
      S => \zq_cntrl.zq_timer.zq_timer_r0\
    );
\zq_cntrl.zq_timer.zq_timer_r_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \zq_cntrl.zq_timer.zq_timer_r[0]_i_2_n_0\,
      D => \zq_cntrl.zq_timer.zq_timer_r_reg[19]_1\(1),
      Q => \zq_cntrl.zq_timer.zq_timer_r_reg\(17),
      R => \zq_cntrl.zq_timer.zq_timer_r0\
    );
\zq_cntrl.zq_timer.zq_timer_r_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \zq_cntrl.zq_timer.zq_timer_r[0]_i_2_n_0\,
      D => \zq_cntrl.zq_timer.zq_timer_r_reg[19]_1\(2),
      Q => \zq_cntrl.zq_timer.zq_timer_r_reg\(18),
      R => \zq_cntrl.zq_timer.zq_timer_r0\
    );
\zq_cntrl.zq_timer.zq_timer_r_reg[19]\: unisim.vcomponents.FDSE
     port map (
      C => CLK,
      CE => \zq_cntrl.zq_timer.zq_timer_r[0]_i_2_n_0\,
      D => \zq_cntrl.zq_timer.zq_timer_r_reg[19]_1\(3),
      Q => \zq_cntrl.zq_timer.zq_timer_r_reg\(19),
      S => \zq_cntrl.zq_timer.zq_timer_r0\
    );
\zq_cntrl.zq_timer.zq_timer_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \zq_cntrl.zq_timer.zq_timer_r[0]_i_2_n_0\,
      D => O(1),
      Q => \zq_cntrl.zq_timer.zq_timer_r_reg\(1),
      R => \zq_cntrl.zq_timer.zq_timer_r0\
    );
\zq_cntrl.zq_timer.zq_timer_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \zq_cntrl.zq_timer.zq_timer_r[0]_i_2_n_0\,
      D => O(2),
      Q => \zq_cntrl.zq_timer.zq_timer_r_reg\(2),
      R => \zq_cntrl.zq_timer.zq_timer_r0\
    );
\zq_cntrl.zq_timer.zq_timer_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \zq_cntrl.zq_timer.zq_timer_r[0]_i_2_n_0\,
      D => O(3),
      Q => \zq_cntrl.zq_timer.zq_timer_r_reg\(3),
      R => \zq_cntrl.zq_timer.zq_timer_r0\
    );
\zq_cntrl.zq_timer.zq_timer_r_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \zq_cntrl.zq_timer.zq_timer_r[0]_i_2_n_0\,
      D => \zq_cntrl.zq_timer.zq_timer_r_reg[7]_1\(0),
      Q => \zq_cntrl.zq_timer.zq_timer_r_reg\(4),
      R => \zq_cntrl.zq_timer.zq_timer_r0\
    );
\zq_cntrl.zq_timer.zq_timer_r_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \zq_cntrl.zq_timer.zq_timer_r[0]_i_2_n_0\,
      D => \zq_cntrl.zq_timer.zq_timer_r_reg[7]_1\(1),
      Q => \zq_cntrl.zq_timer.zq_timer_r_reg\(5),
      R => \zq_cntrl.zq_timer.zq_timer_r0\
    );
\zq_cntrl.zq_timer.zq_timer_r_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \zq_cntrl.zq_timer.zq_timer_r[0]_i_2_n_0\,
      D => \zq_cntrl.zq_timer.zq_timer_r_reg[7]_1\(2),
      Q => \zq_cntrl.zq_timer.zq_timer_r_reg\(6),
      R => \zq_cntrl.zq_timer.zq_timer_r0\
    );
\zq_cntrl.zq_timer.zq_timer_r_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \zq_cntrl.zq_timer.zq_timer_r[0]_i_2_n_0\,
      D => \zq_cntrl.zq_timer.zq_timer_r_reg[7]_1\(3),
      Q => \zq_cntrl.zq_timer.zq_timer_r_reg\(7),
      R => \zq_cntrl.zq_timer.zq_timer_r0\
    );
\zq_cntrl.zq_timer.zq_timer_r_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \zq_cntrl.zq_timer.zq_timer_r[0]_i_2_n_0\,
      D => \zq_cntrl.zq_timer.zq_timer_r_reg[11]_1\(0),
      Q => \zq_cntrl.zq_timer.zq_timer_r_reg\(8),
      R => \zq_cntrl.zq_timer.zq_timer_r0\
    );
\zq_cntrl.zq_timer.zq_timer_r_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \zq_cntrl.zq_timer.zq_timer_r[0]_i_2_n_0\,
      D => \zq_cntrl.zq_timer.zq_timer_r_reg[11]_1\(1),
      Q => \zq_cntrl.zq_timer.zq_timer_r_reg\(9),
      R => \zq_cntrl.zq_timer.zq_timer_r0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity mig_7series_nosysclock_mig_7series_v4_2_ui_top is
  port (
    \not_strict_mode.status_ram.rd_buf_we_r1_reg\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \rd_buf_indx.rd_buf_indx_r_reg[4]\ : out STD_LOGIC;
    \rd_buf_indx.rd_buf_indx_r_reg[2]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    DOA : out STD_LOGIC_VECTOR ( 1 downto 0 );
    DOB : out STD_LOGIC_VECTOR ( 1 downto 0 );
    DOC : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[4]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[4]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[4]_1\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[4]_2\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[4]_3\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[4]_4\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[4]_5\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[4]_6\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[4]_7\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[4]_8\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[4]_9\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[4]_10\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[4]_11\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    app_rdy_r_reg : out STD_LOGIC;
    app_hi_pri_r2 : out STD_LOGIC;
    hi_priority : out STD_LOGIC;
    ram_init_done_r : out STD_LOGIC;
    app_wdf_rdy : out STD_LOGIC;
    app_rd_data_valid : out STD_LOGIC;
    \not_strict_mode.app_rd_data_end_reg\ : out STD_LOGIC;
    app_en_r2 : out STD_LOGIC;
    \app_addr_r2_reg[25]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    \app_addr_r2_reg[25]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \app_addr_r2_reg[25]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \app_addr_r2_reg[27]\ : out STD_LOGIC;
    \app_addr_r2_reg[27]_0\ : out STD_LOGIC;
    \app_addr_r2_reg[27]_1\ : out STD_LOGIC;
    \app_addr_r2_reg[27]_2\ : out STD_LOGIC;
    \app_cmd_r2_reg[0]\ : out STD_LOGIC;
    was_wr0 : out STD_LOGIC;
    bank : out STD_LOGIC_VECTOR ( 2 downto 0 );
    req_wr_r_lcl0 : out STD_LOGIC;
    \not_strict_mode.rd_data_buf_addr_r_lcl_reg[3]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \rd_buf_indx.rd_buf_indx_r_reg[0]\ : out STD_LOGIC;
    row : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \app_addr_r1_reg[9]\ : out STD_LOGIC_VECTOR ( 9 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 35 downto 0 );
    app_rd_data : out STD_LOGIC_VECTOR ( 31 downto 0 );
    CLK : in STD_LOGIC;
    \write_data_control.wb_wr_data_addr_r_reg[2]\ : in STD_LOGIC;
    ADDRA : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \not_strict_mode.rd_buf_we\ : in STD_LOGIC;
    dbg_rddata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \rd_buf_indx.rd_buf_indx_r_reg[5]\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \not_strict_mode.app_rd_data_end_ns\ : in STD_LOGIC;
    app_wdf_end_r1_reg : in STD_LOGIC;
    app_en : in STD_LOGIC;
    app_wdf_wren : in STD_LOGIC;
    app_wdf_end : in STD_LOGIC;
    row_hit_r_reg : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rb_hit_busy_r_reg : in STD_LOGIC;
    req_bank_r : in STD_LOGIC_VECTOR ( 11 downto 0 );
    rb_hit_busy_r_reg_0 : in STD_LOGIC;
    rb_hit_busy_r_reg_1 : in STD_LOGIC;
    rb_hit_busy_r_reg_2 : in STD_LOGIC;
    periodic_rd_ack_r : in STD_LOGIC;
    periodic_rd_cntr_r : in STD_LOGIC;
    periodic_rd_r : in STD_LOGIC;
    accept_ns : in STD_LOGIC;
    \not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[0]\ : in STD_LOGIC;
    \not_strict_mode.app_rd_data_valid_copy_reg\ : in STD_LOGIC;
    app_wdf_mask : in STD_LOGIC_VECTOR ( 3 downto 0 );
    app_wdf_data : in STD_LOGIC_VECTOR ( 31 downto 0 );
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    app_addr : in STD_LOGIC_VECTOR ( 28 downto 0 );
    app_cmd : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \not_strict_mode.app_rd_data_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of mig_7series_nosysclock_mig_7series_v4_2_ui_top : entity is "mig_7series_v4_2_ui_top";
end mig_7series_nosysclock_mig_7series_v4_2_ui_top;

architecture STRUCTURE of mig_7series_nosysclock_mig_7series_v4_2_ui_top is
  signal app_rdy_ns : STD_LOGIC;
  signal \^not_strict_mode.app_rd_data_end_reg\ : STD_LOGIC;
  signal \not_strict_mode.app_rd_data_valid_copy\ : STD_LOGIC;
  signal \not_strict_mode.occ_cnt_r\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal p_0_in : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \pointer_ram.pointer_wr_addr\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \pointer_ram.pointer_wr_data\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^ram_init_done_r\ : STD_LOGIC;
  signal rd_accepted : STD_LOGIC;
  signal rd_data_buf_addr_r : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \read_data_indx.rd_data_indx_r_reg\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal ui_cmd0_n_21 : STD_LOGIC;
  signal ui_cmd0_n_22 : STD_LOGIC;
  signal ui_cmd0_n_23 : STD_LOGIC;
  signal ui_cmd0_n_4 : STD_LOGIC;
  signal ui_rd_data0_n_42 : STD_LOGIC;
  signal wr_accepted : STD_LOGIC;
  signal wr_data_buf_addr : STD_LOGIC_VECTOR ( 3 downto 0 );
begin
  \not_strict_mode.app_rd_data_end_reg\ <= \^not_strict_mode.app_rd_data_end_reg\;
  ram_init_done_r <= \^ram_init_done_r\;
ui_cmd0: entity work.mig_7series_nosysclock_mig_7series_v4_2_ui_cmd
     port map (
      CLK => CLK,
      D(0) => ui_cmd0_n_21,
      E(0) => app_rdy_r_reg,
      Q(0) => \not_strict_mode.occ_cnt_r\(0),
      S(0) => S(0),
      app_addr(28 downto 0) => app_addr(28 downto 0),
      \app_addr_r1_reg[28]_0\ => bank(2),
      \app_addr_r1_reg[9]_0\(9 downto 0) => \app_addr_r1_reg[9]\(9 downto 0),
      \app_addr_r2_reg[25]_0\(0) => \app_addr_r2_reg[25]\(0),
      \app_addr_r2_reg[25]_1\(0) => \app_addr_r2_reg[25]_0\(0),
      \app_addr_r2_reg[25]_2\(0) => \app_addr_r2_reg[25]_1\(0),
      \app_addr_r2_reg[27]_0\ => \app_addr_r2_reg[27]\,
      \app_addr_r2_reg[27]_1\ => \app_addr_r2_reg[27]_0\,
      \app_addr_r2_reg[27]_2\ => \app_addr_r2_reg[27]_1\,
      \app_addr_r2_reg[27]_3\ => \app_addr_r2_reg[27]_2\,
      app_cmd(1 downto 0) => app_cmd(1 downto 0),
      \app_cmd_r2_reg[0]_0\ => \app_cmd_r2_reg[0]\,
      \app_cmd_r2_reg[0]_1\ => ui_cmd0_n_23,
      app_en => app_en,
      app_en_r2_reg_0 => app_en_r2,
      app_en_r2_reg_1 => app_wdf_end_r1_reg,
      app_hi_pri_r2 => app_hi_pri_r2,
      app_rdy_ns => app_rdy_ns,
      app_rdy_r_reg_0(0) => rd_accepted,
      app_rdy_r_reg_1 => ui_cmd0_n_22,
      bank(1 downto 0) => bank(1 downto 0),
      hi_priority => hi_priority,
      \not_strict_mode.app_rd_data_valid_copy\ => \not_strict_mode.app_rd_data_valid_copy\,
      \not_strict_mode.occ_cnt_r_reg[0]\ => \^not_strict_mode.app_rd_data_end_reg\,
      \not_strict_mode.rd_data_buf_addr_r_lcl_reg[3]\(3 downto 0) => \not_strict_mode.rd_data_buf_addr_r_lcl_reg[3]\(3 downto 0),
      p_0_in(0) => p_0_in(0),
      periodic_rd_ack_r => periodic_rd_ack_r,
      periodic_rd_cntr_r => periodic_rd_cntr_r,
      periodic_rd_r => periodic_rd_r,
      rb_hit_busy_r_reg => rb_hit_busy_r_reg,
      rb_hit_busy_r_reg_0 => rb_hit_busy_r_reg_0,
      rb_hit_busy_r_reg_1 => rb_hit_busy_r_reg_1,
      rb_hit_busy_r_reg_2 => rb_hit_busy_r_reg_2,
      \read_data_indx.rd_data_upd_indx_r_reg\ => ui_cmd0_n_4,
      req_bank_r(11 downto 0) => req_bank_r(11 downto 0),
      \req_data_buf_addr_r_reg[3]\(3 downto 0) => rd_data_buf_addr_r(3 downto 0),
      req_wr_r_lcl0 => req_wr_r_lcl0,
      row(15 downto 0) => row(15 downto 0),
      row_hit_r_reg(3 downto 0) => row_hit_r_reg(3 downto 0),
      was_wr0 => was_wr0,
      wr_accepted => wr_accepted,
      wr_data_buf_addr(3 downto 0) => wr_data_buf_addr(3 downto 0)
    );
ui_rd_data0: entity work.mig_7series_nosysclock_mig_7series_v4_2_ui_rd_data
     port map (
      ADDRA(3) => \rd_buf_indx.rd_buf_indx_r_reg[4]\,
      ADDRA(2 downto 0) => \rd_buf_indx.rd_buf_indx_r_reg[2]\(2 downto 0),
      ADDRD(3 downto 0) => \pointer_ram.pointer_wr_addr\(3 downto 0),
      CLK => CLK,
      D(0) => ui_rd_data0_n_42,
      DOA(1 downto 0) => DOA(1 downto 0),
      DOB(1 downto 0) => DOB(1 downto 0),
      DOC(1 downto 0) => DOC(1 downto 0),
      E(0) => rd_accepted,
      Q(0) => \not_strict_mode.occ_cnt_r\(0),
      app_rd_data(31 downto 0) => app_rd_data(31 downto 0),
      app_rd_data_valid => app_rd_data_valid,
      dbg_rddata(31 downto 0) => dbg_rddata(31 downto 0),
      \not_strict_mode.app_rd_data_end_ns\ => \not_strict_mode.app_rd_data_end_ns\,
      \not_strict_mode.app_rd_data_end_reg_0\ => \^not_strict_mode.app_rd_data_end_reg\,
      \not_strict_mode.app_rd_data_reg[31]_0\(31 downto 0) => \not_strict_mode.app_rd_data_reg[31]\(31 downto 0),
      \not_strict_mode.app_rd_data_valid_copy\ => \not_strict_mode.app_rd_data_valid_copy\,
      \not_strict_mode.app_rd_data_valid_copy_reg_0\ => \not_strict_mode.app_rd_data_valid_copy_reg\,
      \not_strict_mode.occ_cnt_r_reg[0]_0\(0) => ui_cmd0_n_21,
      \not_strict_mode.occ_cnt_r_reg[1]_0\ => ui_cmd0_n_23,
      \not_strict_mode.occ_cnt_r_reg[3]_0\ => ui_cmd0_n_22,
      \not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[0]_0\ => \not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[0]\,
      \not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[1]_0\ => app_wdf_end_r1_reg,
      \not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[4]_0\(1 downto 0) => \not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[4]\(1 downto 0),
      \not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[4]_1\(1 downto 0) => \not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[4]_0\(1 downto 0),
      \not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[4]_10\(1 downto 0) => \not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[4]_9\(1 downto 0),
      \not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[4]_11\(1 downto 0) => \not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[4]_10\(1 downto 0),
      \not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[4]_12\(1 downto 0) => \not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[4]_11\(1 downto 0),
      \not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[4]_2\(1 downto 0) => \not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[4]_1\(1 downto 0),
      \not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[4]_3\(1 downto 0) => \not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[4]_2\(1 downto 0),
      \not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[4]_4\(1 downto 0) => \not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[4]_3\(1 downto 0),
      \not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[4]_5\(1 downto 0) => \not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[4]_4\(1 downto 0),
      \not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[4]_6\(1 downto 0) => \not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[4]_5\(1 downto 0),
      \not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[4]_7\(1 downto 0) => \not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[4]_6\(1 downto 0),
      \not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[4]_8\(1 downto 0) => \not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[4]_7\(1 downto 0),
      \not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[4]_9\(1 downto 0) => \not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[4]_8\(1 downto 0),
      \not_strict_mode.rd_buf_we\ => \not_strict_mode.rd_buf_we\,
      \not_strict_mode.rd_data_buf_addr_r_lcl_reg[3]_0\(3 downto 0) => rd_data_buf_addr_r(3 downto 0),
      \not_strict_mode.status_ram.rd_buf_we_r1_reg_0\(0) => \not_strict_mode.status_ram.rd_buf_we_r1_reg\(0),
      \not_strict_mode.status_ram.status_ram_wr_data_r_reg[1]_0\(0) => D(0),
      \pointer_ram.pointer_wr_data\(3 downto 0) => \pointer_ram.pointer_wr_data\(3 downto 0),
      \rd_buf_indx.ram_init_done_r_lcl_reg_0\ => \^ram_init_done_r\,
      \rd_buf_indx.rd_buf_indx_r_reg[0]_0\ => \rd_buf_indx.rd_buf_indx_r_reg[0]\,
      \rd_buf_indx.rd_buf_indx_r_reg[5]_0\(5 downto 0) => \rd_buf_indx.rd_buf_indx_r_reg[5]\(5 downto 0),
      \write_data_control.wb_wr_data_addr_r_reg[2]\(3 downto 0) => \read_data_indx.rd_data_indx_r_reg\(3 downto 0),
      \write_data_control.wb_wr_data_addr_r_reg[4]\(3 downto 0) => ADDRA(4 downto 1)
    );
ui_wr_data0: entity work.mig_7series_nosysclock_mig_7series_v4_2_ui_wr_data
     port map (
      ADDRA(4 downto 0) => ADDRA(4 downto 0),
      ADDRD(3 downto 0) => \pointer_ram.pointer_wr_addr\(3 downto 0),
      CLK => CLK,
      D(0) => ui_rd_data0_n_42,
      E(0) => E(0),
      Q(3 downto 0) => \read_data_indx.rd_data_indx_r_reg\(3 downto 0),
      accept_ns => accept_ns,
      app_rdy_ns => app_rdy_ns,
      app_wdf_data(31 downto 0) => app_wdf_data(31 downto 0),
      app_wdf_end => app_wdf_end,
      app_wdf_end_r1_reg_0 => app_wdf_end_r1_reg,
      app_wdf_mask(3 downto 0) => app_wdf_mask(3 downto 0),
      app_wdf_rdy => app_wdf_rdy,
      app_wdf_wren => app_wdf_wren,
      p_0_in(0) => p_0_in(0),
      \pointer_ram.pointer_wr_data\(3 downto 0) => \pointer_ram.pointer_wr_data\(3 downto 0),
      ram_init_done_r => \^ram_init_done_r\,
      wr_accepted => wr_accepted,
      wr_data_buf_addr(3 downto 0) => wr_data_buf_addr(3 downto 0),
      \wr_req_counter.wr_req_cnt_r_reg[4]_0\ => ui_cmd0_n_4,
      \write_buffer.wr_buf_out_data_reg[35]_0\(35 downto 0) => Q(35 downto 0),
      \write_data_control.wb_wr_data_addr_r_reg[2]_0\ => \write_data_control.wb_wr_data_addr_r_reg[2]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity mig_7series_nosysclock_mig_7series_v4_2_arb_mux is
  port (
    granted_col_r_reg : out STD_LOGIC;
    insert_maint_r1_lcl_reg : out STD_LOGIC;
    DIA : out STD_LOGIC_VECTOR ( 1 downto 0 );
    col_rd_wr : out STD_LOGIC;
    cke_r : out STD_LOGIC;
    granted_col_r_reg_0 : out STD_LOGIC;
    \grant_r_reg[3]\ : out STD_LOGIC;
    rd_wr_r_lcl_reg : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \grant_r_reg[0]\ : out STD_LOGIC;
    override_demand_ns : out STD_LOGIC;
    \periodic_rd_generation.read_this_rank_r1_reg\ : out STD_LOGIC;
    \periodic_rd_generation.read_this_rank\ : out STD_LOGIC;
    mc_cmd_ns : out STD_LOGIC_VECTOR ( 0 to 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    mc_odt_ns : out STD_LOGIC_VECTOR ( 0 to 0 );
    \data_valid_2_1.offset_r_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    offset_ns0 : out STD_LOGIC;
    \grant_r_reg[1]\ : out STD_LOGIC;
    \grant_r_reg[3]_0\ : out STD_LOGIC;
    \grant_r_reg[1]_0\ : out STD_LOGIC;
    \grant_r_reg[2]\ : out STD_LOGIC;
    granted_col_r_reg_1 : out STD_LOGIC;
    \grant_r_reg[3]_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    mc_ras_n_ns : out STD_LOGIC_VECTOR ( 0 to 0 );
    mc_cas_n_ns : out STD_LOGIC_VECTOR ( 1 downto 0 );
    mc_cs_n_ns : out STD_LOGIC_VECTOR ( 0 to 0 );
    granted_col_r_reg_2 : out STD_LOGIC_VECTOR ( 26 downto 0 );
    granted_col_r_reg_3 : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \grant_r_reg[1]_1\ : out STD_LOGIC;
    col_data_buf_addr : out STD_LOGIC_VECTOR ( 2 downto 0 );
    act_this_rank : out STD_LOGIC;
    \grant_r_reg[3]_2\ : out STD_LOGIC;
    \grant_r_reg[3]_3\ : out STD_LOGIC;
    \grant_r_reg[3]_4\ : out STD_LOGIC;
    \grant_r_reg[0]_0\ : out STD_LOGIC;
    act_wait_r_lcl_reg : out STD_LOGIC;
    act_wait_r_lcl_reg_0 : out STD_LOGIC;
    \grant_r_reg[1]_2\ : out STD_LOGIC;
    \grant_r_reg[3]_5\ : out STD_LOGIC;
    \grant_r_reg[2]_0\ : out STD_LOGIC;
    \grant_r_reg[3]_6\ : out STD_LOGIC;
    \grant_r_reg[0]_1\ : out STD_LOGIC;
    demand_act_priority_r_reg : out STD_LOGIC;
    demand_act_priority_r_reg_0 : out STD_LOGIC;
    \grant_r_reg[1]_3\ : out STD_LOGIC;
    granted_col_r_reg_4 : out STD_LOGIC;
    granted_row_ns : in STD_LOGIC;
    CLK : in STD_LOGIC;
    granted_col_ns : in STD_LOGIC;
    insert_maint_r1_lcl_reg_0 : in STD_LOGIC;
    ddr3_ila_rdpath : in STD_LOGIC_VECTOR ( 0 to 0 );
    cke_r_reg : in STD_LOGIC;
    cke_ns2_out : in STD_LOGIC;
    rnk_config_valid_r_lcl_reg : in STD_LOGIC;
    \cmd_pipe_plus.mc_cas_n_reg[0]\ : in STD_LOGIC;
    \grant_r_reg[1]_4\ : in STD_LOGIC;
    \grant_r_reg[3]_7\ : in STD_LOGIC;
    \grant_r_reg[1]_5\ : in STD_LOGIC;
    \grant_r_reg[1]_6\ : in STD_LOGIC;
    \grant_r_reg[1]_7\ : in STD_LOGIC;
    \grant_r_reg[1]_8\ : in STD_LOGIC;
    \grant_r_reg[3]_8\ : in STD_LOGIC;
    \grant_r_reg[1]_9\ : in STD_LOGIC;
    \grant_r_reg[2]_1\ : in STD_LOGIC;
    \grant_r_reg[2]_2\ : in STD_LOGIC;
    p_15_in : in STD_LOGIC;
    \grant_r_reg[2]_3\ : in STD_LOGIC;
    \grant_r_reg[2]_4\ : in STD_LOGIC;
    \grant_r_reg[2]_5\ : in STD_LOGIC;
    p_15_in_0 : in STD_LOGIC;
    \rnk_config_strobe_r_reg[0]\ : in STD_LOGIC;
    \periodic_rd_generation.read_this_rank_r1\ : in STD_LOGIC;
    rd_this_rank_r : in STD_LOGIC_VECTOR ( 3 downto 0 );
    req_periodic_rd_r : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \data_valid_2_1.offset_r_reg[0]_0\ : in STD_LOGIC;
    DIC : in STD_LOGIC_VECTOR ( 0 to 0 );
    rd_wr_r : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \grant_r[3]_i_3\ : in STD_LOGIC;
    ofs_rdy_r : in STD_LOGIC;
    \grant_r[3]_i_4\ : in STD_LOGIC;
    ofs_rdy_r_1 : in STD_LOGIC;
    \grant_r[3]_i_5\ : in STD_LOGIC;
    ofs_rdy_r_2 : in STD_LOGIC;
    \grant_r[2]_i_2\ : in STD_LOGIC;
    ofs_rdy_r_3 : in STD_LOGIC;
    row_cmd_wr : in STD_LOGIC_VECTOR ( 3 downto 0 );
    maint_zq_r : in STD_LOGIC;
    maint_srx_r : in STD_LOGIC;
    maint_rank_r : in STD_LOGIC;
    req_row_r : in STD_LOGIC_VECTOR ( 59 downto 0 );
    \cmd_pipe_plus.mc_address_reg[15]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    req_bank_r : in STD_LOGIC_VECTOR ( 11 downto 0 );
    req_data_buf_addr_r : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \delay_wr_data_cntrl_eq_1.col_wr_data_buf_addr_r_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    act_this_rank_r : in STD_LOGIC_VECTOR ( 3 downto 0 );
    wr_this_rank_r : in STD_LOGIC_VECTOR ( 3 downto 0 );
    inhbt_act_faw_r : in STD_LOGIC;
    \cmd_pipe_plus.mc_address_reg[25]\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \cmd_pipe_plus.mc_address_reg[25]_0\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \cmd_pipe_plus.mc_address_reg[25]_1\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \cmd_pipe_plus.mc_address_reg[25]_2\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    auto_pre_r : in STD_LOGIC;
    auto_pre_r_4 : in STD_LOGIC;
    auto_pre_r_5 : in STD_LOGIC;
    auto_pre_r_6 : in STD_LOGIC;
    demand_act_priority_r : in STD_LOGIC;
    demand_act_priority_r_7 : in STD_LOGIC;
    demand_act_priority_r_8 : in STD_LOGIC;
    demand_act_priority_r_9 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of mig_7series_nosysclock_mig_7series_v4_2_arb_mux : entity is "mig_7series_v4_2_arb_mux";
end mig_7series_nosysclock_mig_7series_v4_2_arb_mux;

architecture STRUCTURE of mig_7series_nosysclock_mig_7series_v4_2_arb_mux is
  signal \^dia\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \col_mux.col_periodic_rd_r\ : STD_LOGIC;
  signal \col_mux.col_size_r\ : STD_LOGIC;
  signal \^col_rd_wr\ : STD_LOGIC;
  signal col_rd_wr_r : STD_LOGIC;
  signal col_size : STD_LOGIC;
  signal mc_aux_out_r_1 : STD_LOGIC;
  signal mc_aux_out_r_2 : STD_LOGIC;
  signal rnk_config_0 : STD_LOGIC;
  signal rnk_config_r : STD_LOGIC;
begin
  DIA(1 downto 0) <= \^dia\(1 downto 0);
  col_rd_wr <= \^col_rd_wr\;
arb_row_col0: entity work.mig_7series_nosysclock_mig_7series_v4_2_arb_row_col
     port map (
      CLK => CLK,
      D(1 downto 0) => D(1 downto 0),
      DIA(1 downto 0) => \^dia\(1 downto 0),
      DIC(0) => DIC(0),
      E(0) => E(0),
      Q(3 downto 0) => Q(3 downto 0),
      act_this_rank => act_this_rank,
      act_this_rank_r(3 downto 0) => act_this_rank_r(3 downto 0),
      act_wait_r_lcl_reg => act_wait_r_lcl_reg,
      act_wait_r_lcl_reg_0 => act_wait_r_lcl_reg_0,
      auto_pre_r => auto_pre_r,
      auto_pre_r_4 => auto_pre_r_4,
      auto_pre_r_5 => auto_pre_r_5,
      auto_pre_r_6 => auto_pre_r_6,
      \cmd_pipe_plus.mc_address_reg[15]\(3 downto 0) => \cmd_pipe_plus.mc_address_reg[15]\(3 downto 0),
      \cmd_pipe_plus.mc_address_reg[25]\(9 downto 0) => \cmd_pipe_plus.mc_address_reg[25]\(9 downto 0),
      \cmd_pipe_plus.mc_address_reg[25]_0\(9 downto 0) => \cmd_pipe_plus.mc_address_reg[25]_0\(9 downto 0),
      \cmd_pipe_plus.mc_address_reg[25]_1\(9 downto 0) => \cmd_pipe_plus.mc_address_reg[25]_1\(9 downto 0),
      \cmd_pipe_plus.mc_address_reg[25]_2\(9 downto 0) => \cmd_pipe_plus.mc_address_reg[25]_2\(9 downto 0),
      \cmd_pipe_plus.mc_cas_n_reg[0]\ => \cmd_pipe_plus.mc_cas_n_reg[0]\,
      col_data_buf_addr(2 downto 0) => col_data_buf_addr(2 downto 0),
      \col_mux.col_periodic_rd_r\ => \col_mux.col_periodic_rd_r\,
      \col_mux.col_size_r\ => \col_mux.col_size_r\,
      col_rd_wr => \^col_rd_wr\,
      col_rd_wr_r => col_rd_wr_r,
      col_size => col_size,
      \data_valid_2_1.offset_r_reg[0]\(0) => \data_valid_2_1.offset_r_reg[0]\(0),
      \data_valid_2_1.offset_r_reg[0]_0\ => \data_valid_2_1.offset_r_reg[0]_0\,
      ddr3_ila_rdpath(0) => ddr3_ila_rdpath(0),
      \delay_wr_data_cntrl_eq_1.col_wr_data_buf_addr_r_reg[3]\(3 downto 0) => \delay_wr_data_cntrl_eq_1.col_wr_data_buf_addr_r_reg[3]\(3 downto 0),
      demand_act_priority_r => demand_act_priority_r,
      demand_act_priority_r_7 => demand_act_priority_r_7,
      demand_act_priority_r_8 => demand_act_priority_r_8,
      demand_act_priority_r_9 => demand_act_priority_r_9,
      demand_act_priority_r_reg => demand_act_priority_r_reg,
      demand_act_priority_r_reg_0 => demand_act_priority_r_reg_0,
      \genblk3[1].rnk_config_strobe_r_reg[1]_0\ => override_demand_ns,
      \grant_r[2]_i_2\ => \grant_r[2]_i_2\,
      \grant_r[3]_i_3\ => \grant_r[3]_i_3\,
      \grant_r[3]_i_4\ => \grant_r[3]_i_4\,
      \grant_r[3]_i_5\ => \grant_r[3]_i_5\,
      \grant_r_reg[0]\ => \grant_r_reg[0]\,
      \grant_r_reg[0]_0\ => \grant_r_reg[0]_0\,
      \grant_r_reg[0]_1\ => \grant_r_reg[0]_1\,
      \grant_r_reg[1]\ => \grant_r_reg[1]\,
      \grant_r_reg[1]_0\ => \grant_r_reg[1]_0\,
      \grant_r_reg[1]_1\ => \grant_r_reg[1]_1\,
      \grant_r_reg[1]_2\ => \grant_r_reg[1]_2\,
      \grant_r_reg[1]_3\ => \grant_r_reg[1]_3\,
      \grant_r_reg[1]_4\ => \grant_r_reg[1]_4\,
      \grant_r_reg[1]_5\ => \grant_r_reg[1]_5\,
      \grant_r_reg[1]_6\ => \grant_r_reg[1]_6\,
      \grant_r_reg[1]_7\ => \grant_r_reg[1]_7\,
      \grant_r_reg[1]_8\ => \grant_r_reg[1]_8\,
      \grant_r_reg[1]_9\ => \grant_r_reg[1]_9\,
      \grant_r_reg[2]\ => \grant_r_reg[2]\,
      \grant_r_reg[2]_0\ => \grant_r_reg[2]_0\,
      \grant_r_reg[2]_1\ => \grant_r_reg[2]_1\,
      \grant_r_reg[2]_2\ => \grant_r_reg[2]_2\,
      \grant_r_reg[2]_3\ => \grant_r_reg[2]_3\,
      \grant_r_reg[2]_4\ => \grant_r_reg[2]_4\,
      \grant_r_reg[2]_5\ => \grant_r_reg[2]_5\,
      \grant_r_reg[3]\ => \grant_r_reg[3]\,
      \grant_r_reg[3]_0\ => \grant_r_reg[3]_0\,
      \grant_r_reg[3]_1\(3 downto 0) => \grant_r_reg[3]_1\(3 downto 0),
      \grant_r_reg[3]_2\ => \grant_r_reg[3]_2\,
      \grant_r_reg[3]_3\ => \grant_r_reg[3]_3\,
      \grant_r_reg[3]_4\ => \grant_r_reg[3]_4\,
      \grant_r_reg[3]_5\ => \grant_r_reg[3]_5\,
      \grant_r_reg[3]_6\ => \grant_r_reg[3]_6\,
      \grant_r_reg[3]_7\ => \grant_r_reg[3]_7\,
      \grant_r_reg[3]_8\ => \grant_r_reg[3]_8\,
      granted_col_ns => granted_col_ns,
      granted_col_r_reg_0 => granted_col_r_reg,
      granted_col_r_reg_1 => granted_col_r_reg_0,
      granted_col_r_reg_2 => granted_col_r_reg_1,
      granted_col_r_reg_3(26 downto 0) => granted_col_r_reg_2(26 downto 0),
      granted_col_r_reg_4(5 downto 0) => granted_col_r_reg_3(5 downto 0),
      granted_col_r_reg_5 => granted_col_r_reg_4,
      granted_row_ns => granted_row_ns,
      inhbt_act_faw_r => inhbt_act_faw_r,
      insert_maint_r1_lcl_reg_0 => insert_maint_r1_lcl_reg,
      insert_maint_r1_lcl_reg_1 => insert_maint_r1_lcl_reg_0,
      maint_rank_r => maint_rank_r,
      maint_srx_r => maint_srx_r,
      maint_zq_r => maint_zq_r,
      mc_aux_out_r_1 => mc_aux_out_r_1,
      mc_aux_out_r_2 => mc_aux_out_r_2,
      mc_cas_n_ns(1 downto 0) => mc_cas_n_ns(1 downto 0),
      mc_cmd_ns(0) => mc_cmd_ns(0),
      mc_cs_n_ns(0) => mc_cs_n_ns(0),
      mc_odt_ns(0) => mc_odt_ns(0),
      mc_ras_n_ns(0) => mc_ras_n_ns(0),
      offset_ns0 => offset_ns0,
      ofs_rdy_r => ofs_rdy_r,
      ofs_rdy_r_1 => ofs_rdy_r_1,
      ofs_rdy_r_2 => ofs_rdy_r_2,
      ofs_rdy_r_3 => ofs_rdy_r_3,
      p_15_in => p_15_in,
      p_15_in_0 => p_15_in_0,
      \periodic_rd_generation.read_this_rank\ => \periodic_rd_generation.read_this_rank\,
      \periodic_rd_generation.read_this_rank_r1\ => \periodic_rd_generation.read_this_rank_r1\,
      \periodic_rd_generation.read_this_rank_r1_reg\ => \periodic_rd_generation.read_this_rank_r1_reg\,
      rd_this_rank_r(3 downto 0) => rd_this_rank_r(3 downto 0),
      rd_wr_r(3 downto 0) => rd_wr_r(3 downto 0),
      rd_wr_r_lcl_reg => rd_wr_r_lcl_reg,
      req_bank_r(11 downto 0) => req_bank_r(11 downto 0),
      req_data_buf_addr_r(15 downto 0) => req_data_buf_addr_r(15 downto 0),
      req_periodic_rd_r(3 downto 0) => req_periodic_rd_r(3 downto 0),
      req_row_r(59 downto 0) => req_row_r(59 downto 0),
      rnk_config_0 => rnk_config_0,
      rnk_config_r => rnk_config_r,
      \rnk_config_strobe_r_reg[0]_0\ => \rnk_config_strobe_r_reg[0]\,
      rnk_config_valid_r_lcl_reg_0 => rnk_config_valid_r_lcl_reg,
      row_cmd_wr(3 downto 0) => row_cmd_wr(3 downto 0),
      wr_this_rank_r(3 downto 0) => wr_this_rank_r(3 downto 0)
    );
arb_select0: entity work.mig_7series_nosysclock_mig_7series_v4_2_arb_select
     port map (
      CLK => CLK,
      DIA(0) => \^dia\(1),
      cke_ns2_out => cke_ns2_out,
      cke_r => cke_r,
      cke_r_reg_0 => cke_r_reg,
      \col_mux.col_periodic_rd_r\ => \col_mux.col_periodic_rd_r\,
      \col_mux.col_size_r\ => \col_mux.col_size_r\,
      col_rd_wr => \^col_rd_wr\,
      col_rd_wr_r => col_rd_wr_r,
      col_size => col_size,
      ddr3_ila_rdpath(0) => ddr3_ila_rdpath(0),
      mc_aux_out_r_1 => mc_aux_out_r_1,
      mc_aux_out_r_2 => mc_aux_out_r_2,
      rnk_config_0 => rnk_config_0,
      rnk_config_r => rnk_config_r
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity mig_7series_nosysclock_mig_7series_v4_2_ddr_phy_4lanes is
  port (
    \dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]\ : out STD_LOGIC;
    \rd_ptr_timing_reg[1]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    A_rst_primitives_reg_0 : out STD_LOGIC;
    A_rst_primitives_reg_1 : out STD_LOGIC;
    mem_dq_out : out STD_LOGIC_VECTOR ( 33 downto 0 );
    mem_dq_ts : out STD_LOGIC_VECTOR ( 8 downto 0 );
    mem_dqs_out : out STD_LOGIC;
    mem_dqs_ts : out STD_LOGIC;
    ddr3_ila_rdpath : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \rd_ptr_reg[0]\ : out STD_LOGIC;
    \rd_ptr_reg[1]\ : out STD_LOGIC;
    \rd_ptr_reg[2]\ : out STD_LOGIC;
    \rd_ptr_reg[3]\ : out STD_LOGIC;
    \rd_ptr_reg[0]_0\ : out STD_LOGIC;
    \rd_ptr_reg[1]_0\ : out STD_LOGIC;
    \rd_ptr_reg[2]_0\ : out STD_LOGIC;
    \rd_ptr_reg[3]_0\ : out STD_LOGIC;
    \rd_ptr_reg[0]_1\ : out STD_LOGIC;
    \rd_ptr_reg[1]_1\ : out STD_LOGIC;
    \rd_ptr_reg[2]_1\ : out STD_LOGIC;
    \rd_ptr_reg[3]_1\ : out STD_LOGIC;
    phy_mc_ctl_full : out STD_LOGIC;
    ref_dll_lock : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    idelay_ld_rst : out STD_LOGIC;
    \pi_counter_read_val_reg[5]_0\ : out STD_LOGIC;
    \pi_counter_read_val_reg[4]_0\ : out STD_LOGIC;
    \pi_counter_read_val_reg[3]_0\ : out STD_LOGIC;
    \pi_counter_read_val_reg[2]_0\ : out STD_LOGIC;
    \pi_counter_read_val_reg[1]_0\ : out STD_LOGIC;
    \pi_counter_read_val_reg[0]_0\ : out STD_LOGIC;
    ddr_ck_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \ddr3_vio_sync_out[11]\ : out STD_LOGIC_VECTOR ( 10 downto 0 );
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[10]\ : out STD_LOGIC;
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[8]\ : out STD_LOGIC;
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[18]\ : out STD_LOGIC;
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[16]\ : out STD_LOGIC;
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[34]\ : out STD_LOGIC;
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[32]\ : out STD_LOGIC;
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[42]\ : out STD_LOGIC;
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[40]\ : out STD_LOGIC;
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[50]\ : out STD_LOGIC;
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[48]\ : out STD_LOGIC;
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[26]\ : out STD_LOGIC;
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[24]\ : out STD_LOGIC;
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[2]\ : out STD_LOGIC;
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[0]\ : out STD_LOGIC;
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[58]\ : out STD_LOGIC;
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[56]\ : out STD_LOGIC;
    \ddr3_vio_sync_out[9]\ : out STD_LOGIC;
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[11]\ : out STD_LOGIC;
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[9]\ : out STD_LOGIC;
    \ddr3_vio_sync_out[9]_0\ : out STD_LOGIC;
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[19]\ : out STD_LOGIC;
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[17]\ : out STD_LOGIC;
    \ddr3_vio_sync_out[9]_1\ : out STD_LOGIC;
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[51]\ : out STD_LOGIC;
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[49]\ : out STD_LOGIC;
    \ddr3_vio_sync_out[9]_2\ : out STD_LOGIC;
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[3]\ : out STD_LOGIC;
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[1]\ : out STD_LOGIC;
    \ddr3_vio_sync_out[9]_3\ : out STD_LOGIC;
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[59]\ : out STD_LOGIC;
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[57]\ : out STD_LOGIC;
    \ddr3_vio_sync_out[9]_4\ : out STD_LOGIC;
    \ddr3_vio_sync_out[9]_5\ : out STD_LOGIC;
    \ddr3_vio_sync_out[9]_6\ : out STD_LOGIC;
    \ddr3_vio_sync_out[9]_7\ : out STD_LOGIC;
    \ddr3_vio_sync_out[9]_8\ : out STD_LOGIC;
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[25]\ : out STD_LOGIC;
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[27]\ : out STD_LOGIC;
    \ddr3_vio_sync_out[9]_9\ : out STD_LOGIC;
    \ddr3_vio_sync_out[9]_10\ : out STD_LOGIC;
    \ddr3_vio_sync_out[9]_11\ : out STD_LOGIC;
    \ddr3_vio_sync_out[9]_12\ : out STD_LOGIC;
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[41]\ : out STD_LOGIC;
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[43]\ : out STD_LOGIC;
    \ddr3_vio_sync_out[9]_13\ : out STD_LOGIC;
    \ddr3_vio_sync_out[9]_14\ : out STD_LOGIC;
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[33]\ : out STD_LOGIC;
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[35]\ : out STD_LOGIC;
    \ddr3_vio_sync_out[9]_15\ : out STD_LOGIC;
    \ddr3_vio_sync_out[9]_16\ : out STD_LOGIC;
    \ddr3_vio_sync_out[9]_17\ : out STD_LOGIC;
    \ddr3_vio_sync_out[9]_18\ : out STD_LOGIC;
    \ddr3_vio_sync_out[9]_19\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 59 downto 0 );
    \my_empty_reg[4]_rep\ : out STD_LOGIC;
    \not_strict_mode.rd_buf_we\ : out STD_LOGIC;
    \my_empty_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    ADDRA : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \my_empty_reg[1]\ : out STD_LOGIC;
    init_complete_r1_timing_reg : out STD_LOGIC;
    \my_empty_reg[1]_0\ : out STD_LOGIC;
    \my_empty_reg[1]_1\ : out STD_LOGIC;
    \my_empty_reg[1]_2\ : out STD_LOGIC;
    \dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_0\ : out STD_LOGIC;
    \dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_1\ : out STD_LOGIC;
    \pi_counter_read_val_reg[5]_1\ : out STD_LOGIC;
    phy_rddata_en : out STD_LOGIC;
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[59]_0\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \entry_cnt_reg[4]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    wr_en_1 : out STD_LOGIC;
    phy_mc_cmd_full : out STD_LOGIC;
    wr_en_2 : out STD_LOGIC;
    wr_en_3 : out STD_LOGIC;
    \wr_ptr_reg[0]\ : out STD_LOGIC;
    wr_ptr : out STD_LOGIC_VECTOR ( 0 to 0 );
    \wr_ptr_reg[3]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \wr_ptr_reg[3]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \wr_ptr_reg[3]_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    dbg_po_counter_read_val : out STD_LOGIC_VECTOR ( 8 downto 0 );
    \rd_ptr_reg[3]_2\ : out STD_LOGIC_VECTOR ( 19 downto 0 );
    wr_en : out STD_LOGIC;
    CLK : in STD_LOGIC;
    \input_[7].iserdes_dq_.iserdesdq\ : in STD_LOGIC;
    mem_dq_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    idelay_inc : in STD_LOGIC;
    LD0 : in STD_LOGIC;
    CLKB0 : in STD_LOGIC;
    \pi_dqs_found_lanes_r1_reg[0]\ : in STD_LOGIC;
    \pi_dqs_found_lanes_r1_reg[0]_0\ : in STD_LOGIC;
    \pi_dqs_found_lanes_r1_reg[0]_1\ : in STD_LOGIC;
    \pi_dqs_found_lanes_r1_reg[0]_2\ : in STD_LOGIC;
    freq_refclk : in STD_LOGIC;
    mem_refclk : in STD_LOGIC;
    in_dqs : in STD_LOGIC;
    \pi_dqs_found_lanes_r1_reg[0]_3\ : in STD_LOGIC;
    sync_pulse : in STD_LOGIC;
    COUNTERLOADVAL : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \po_counter_read_val_reg[8]_0\ : in STD_LOGIC;
    \po_counter_read_val_reg[8]_1\ : in STD_LOGIC;
    \po_counter_read_val_reg[8]_2\ : in STD_LOGIC;
    \po_counter_read_val_reg[8]_3\ : in STD_LOGIC;
    D0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    D1 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    D2 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    D3 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    D4 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    D5 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    D6 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    D7 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    D9 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ififo_rst_reg0 : in STD_LOGIC;
    ofifo_rst_reg0 : in STD_LOGIC;
    \po_counter_read_val_reg[8]_4\ : in STD_LOGIC;
    \po_counter_read_val_reg[8]_5\ : in STD_LOGIC;
    \po_counter_read_val_reg[8]_6\ : in STD_LOGIC;
    \po_counter_read_val_reg[8]_7\ : in STD_LOGIC;
    \po_counter_read_val_reg[8]_8\ : in STD_LOGIC;
    \my_full_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \my_full_reg[3]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \my_full_reg[3]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \po_counter_read_val_reg[8]_9\ : in STD_LOGIC;
    \po_counter_read_val_reg[8]_10\ : in STD_LOGIC;
    \po_counter_read_val_reg[8]_11\ : in STD_LOGIC;
    \po_counter_read_val_reg[8]_12\ : in STD_LOGIC;
    \po_counter_read_val_reg[8]_13\ : in STD_LOGIC;
    \rd_ptr_reg[3]_3\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \rd_ptr_reg[3]_4\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \rd_ptr_reg[3]_5\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \rd_ptr_reg[3]_6\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \rd_ptr_reg[3]_7\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \rd_ptr_reg[3]_8\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \rd_ptr_reg[3]_9\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \rd_ptr_reg[3]_10\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    D8 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \rd_ptr_reg[3]_11\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    mux_cmd_wren : in STD_LOGIC;
    pll_locked : in STD_LOGIC;
    phy_read_calib : in STD_LOGIC;
    rstdiv0_sync_r1 : in STD_LOGIC;
    phy_write_calib : in STD_LOGIC;
    PHYCTLWD : in STD_LOGIC_VECTOR ( 10 downto 0 );
    RST0 : in STD_LOGIC;
    rst_out_reg_0 : in STD_LOGIC;
    \pi_counter_read_val_reg[5]_2\ : in STD_LOGIC;
    \po_counter_read_val_reg[8]_14\ : in STD_LOGIC;
    \po_counter_read_val_reg[8]_15\ : in STD_LOGIC;
    \po_counter_read_val_reg[8]_16\ : in STD_LOGIC;
    \po_counter_read_val_reg[8]_17\ : in STD_LOGIC;
    \po_counter_read_val_reg[8]_18\ : in STD_LOGIC;
    \rd_ptr_reg[3]_12\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \rd_ptr_reg[3]_13\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \rd_ptr_reg[3]_14\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \rd_ptr_reg[3]_15\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \rd_ptr_reg[3]_16\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ddr3_vio_sync_out : in STD_LOGIC_VECTOR ( 2 downto 0 );
    mem_out : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \not_strict_mode.status_ram.rd_buf_we_r1_reg\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : in STD_LOGIC;
    ram_init_done_r : in STD_LOGIC;
    \read_fifo.fifo_out_data_r_reg[6]\ : in STD_LOGIC;
    \read_fifo.tail_r_reg\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \wr_ptr_timing_reg[0]\ : in STD_LOGIC;
    calib_cmd_wren : in STD_LOGIC;
    mux_wrdata_en : in STD_LOGIC;
    mc_wrdata_en : in STD_LOGIC;
    \my_empty_reg[6]\ : in STD_LOGIC;
    calib_wrdata_en : in STD_LOGIC;
    \wr_ptr_timing_reg[0]_0\ : in STD_LOGIC;
    DOC : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \not_strict_mode.app_rd_data_reg[0]\ : in STD_LOGIC;
    DOB : in STD_LOGIC_VECTOR ( 1 downto 0 );
    DOA : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \not_strict_mode.app_rd_data_reg[7]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \not_strict_mode.app_rd_data_reg[9]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \not_strict_mode.app_rd_data_reg[11]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \not_strict_mode.app_rd_data_reg[13]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \not_strict_mode.app_rd_data_reg[15]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \not_strict_mode.app_rd_data_reg[17]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \not_strict_mode.app_rd_data_reg[19]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \not_strict_mode.app_rd_data_reg[21]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \not_strict_mode.app_rd_data_reg[23]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \not_strict_mode.app_rd_data_reg[25]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \not_strict_mode.app_rd_data_reg[27]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \not_strict_mode.app_rd_data_reg[29]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \not_strict_mode.app_rd_data_reg[31]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    out_fifo : in STD_LOGIC_VECTOR ( 3 downto 0 );
    mc_cas_n : in STD_LOGIC_VECTOR ( 0 to 0 );
    phy_dout : in STD_LOGIC_VECTOR ( 14 downto 0 );
    calib_sel : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of mig_7series_nosysclock_mig_7series_v4_2_ddr_phy_4lanes : entity is "mig_7series_v4_2_ddr_phy_4lanes";
end mig_7series_nosysclock_mig_7series_v4_2_ddr_phy_4lanes;

architecture STRUCTURE of mig_7series_nosysclock_mig_7series_v4_2_ddr_phy_4lanes is
  signal A_pi_counter_read_val : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal A_pi_rst_div2 : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of A_pi_rst_div2 : signal is "true";
  signal A_po_counter_read_val : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \^a_rst_primitives_reg_0\ : STD_LOGIC;
  signal B_pi_rst_div2 : STD_LOGIC;
  attribute async_reg of B_pi_rst_div2 : signal is "true";
  signal C_of_full : STD_LOGIC;
  signal C_pi_rst_div2 : STD_LOGIC;
  attribute async_reg of C_pi_rst_div2 : signal is "true";
  signal C_po_counter_read_val : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal D_of_full : STD_LOGIC;
  signal D_pi_rst_div2 : STD_LOGIC;
  attribute async_reg of D_pi_rst_div2 : signal is "true";
  signal D_po_counter_read_val : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \ddr_byte_lane_B.ddr_byte_lane_B_n_15\ : STD_LOGIC;
  signal \ddr_byte_lane_B.ddr_byte_lane_B_n_16\ : STD_LOGIC;
  signal \ddr_byte_lane_B.ddr_byte_lane_B_n_17\ : STD_LOGIC;
  signal \ddr_byte_lane_B.ddr_byte_lane_B_n_18\ : STD_LOGIC;
  signal \ddr_byte_lane_B.ddr_byte_lane_B_n_19\ : STD_LOGIC;
  signal \ddr_byte_lane_B.ddr_byte_lane_B_n_20\ : STD_LOGIC;
  signal \ddr_byte_lane_B.ddr_byte_lane_B_n_21\ : STD_LOGIC;
  signal \ddr_byte_lane_B.ddr_byte_lane_B_n_22\ : STD_LOGIC;
  signal \ddr_byte_lane_B.ddr_byte_lane_B_n_23\ : STD_LOGIC;
  signal ofifo_rst : STD_LOGIC;
  signal phaser_ctl_bus : STD_LOGIC_VECTOR ( 3 to 3 );
  signal phy_control_i_n_0 : STD_LOGIC;
  signal phy_control_i_n_1 : STD_LOGIC;
  signal phy_control_i_n_10 : STD_LOGIC;
  signal phy_control_i_n_11 : STD_LOGIC;
  signal phy_control_i_n_14 : STD_LOGIC;
  signal phy_control_i_n_15 : STD_LOGIC;
  signal phy_control_i_n_16 : STD_LOGIC;
  signal phy_control_i_n_17 : STD_LOGIC;
  signal phy_control_i_n_18 : STD_LOGIC;
  signal phy_control_i_n_19 : STD_LOGIC;
  signal phy_control_i_n_20 : STD_LOGIC;
  signal phy_control_i_n_21 : STD_LOGIC;
  signal phy_control_i_n_23 : STD_LOGIC;
  signal phy_control_i_n_24 : STD_LOGIC;
  signal phy_control_i_n_25 : STD_LOGIC;
  signal phy_control_i_n_3 : STD_LOGIC;
  signal phy_control_i_n_4 : STD_LOGIC;
  signal phy_control_i_n_5 : STD_LOGIC;
  signal phy_control_i_n_6 : STD_LOGIC;
  signal phy_control_i_n_7 : STD_LOGIC;
  signal phy_control_i_n_8 : STD_LOGIC;
  signal phy_control_i_n_9 : STD_LOGIC;
  signal phy_encalib : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^pi_counter_read_val_reg[0]_0\ : STD_LOGIC;
  signal \^pi_counter_read_val_reg[1]_0\ : STD_LOGIC;
  signal \^pi_counter_read_val_reg[2]_0\ : STD_LOGIC;
  signal \^pi_counter_read_val_reg[3]_0\ : STD_LOGIC;
  signal \^pi_counter_read_val_reg[4]_0\ : STD_LOGIC;
  signal \^pi_counter_read_val_reg[5]_0\ : STD_LOGIC;
  signal rclk_delay_11 : STD_LOGIC;
  signal \rclk_delay_reg[10]_srl11_i_1_n_0\ : STD_LOGIC;
  signal \rclk_delay_reg[10]_srl11_n_0\ : STD_LOGIC;
  signal \^ref_dll_lock\ : STD_LOGIC;
  signal rst_out_i_1_n_0 : STD_LOGIC;
  signal rst_out_reg_n_0 : STD_LOGIC;
  signal rst_primitives : STD_LOGIC;
  signal rst_primitives_i_1_n_0 : STD_LOGIC;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of phaser_ref_i : label is "PRIMITIVE";
  attribute BOX_TYPE of phy_control_i : label is "PRIMITIVE";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \rclk_delay_reg[10]_srl11\ : label is "\u_mig_7series_nosysclock_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/rclk_delay_reg ";
  attribute srl_name : string;
  attribute srl_name of \rclk_delay_reg[10]_srl11\ : label is "\u_mig_7series_nosysclock_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/rclk_delay_reg[10]_srl11 ";
begin
  A_rst_primitives_reg_0 <= \^a_rst_primitives_reg_0\;
  \pi_counter_read_val_reg[0]_0\ <= \^pi_counter_read_val_reg[0]_0\;
  \pi_counter_read_val_reg[1]_0\ <= \^pi_counter_read_val_reg[1]_0\;
  \pi_counter_read_val_reg[2]_0\ <= \^pi_counter_read_val_reg[2]_0\;
  \pi_counter_read_val_reg[3]_0\ <= \^pi_counter_read_val_reg[3]_0\;
  \pi_counter_read_val_reg[4]_0\ <= \^pi_counter_read_val_reg[4]_0\;
  \pi_counter_read_val_reg[5]_0\ <= \^pi_counter_read_val_reg[5]_0\;
  ref_dll_lock <= \^ref_dll_lock\;
A_rst_primitives_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => rst_primitives,
      Q => \^a_rst_primitives_reg_0\,
      R => '0'
    );
\FSM_onehot_cal1_state_r[16]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \^pi_counter_read_val_reg[5]_0\,
      I1 => \^pi_counter_read_val_reg[0]_0\,
      I2 => \^pi_counter_read_val_reg[3]_0\,
      I3 => \^pi_counter_read_val_reg[1]_0\,
      I4 => \^pi_counter_read_val_reg[2]_0\,
      I5 => \^pi_counter_read_val_reg[4]_0\,
      O => \pi_counter_read_val_reg[5]_1\
    );
\ddr_byte_lane_A.ddr_byte_lane_A\: entity work.mig_7series_nosysclock_mig_7series_v4_2_ddr_byte_lane
     port map (
      ADDRA(1 downto 0) => ADDRA(1 downto 0),
      A_rst_primitives_reg => A_rst_primitives_reg_1,
      A_rst_primitives_reg_0(8 downto 0) => A_po_counter_read_val(8 downto 0),
      CLK => CLK,
      CLKB0 => CLKB0,
      COUNTERLOADVAL(5 downto 0) => COUNTERLOADVAL(5 downto 0),
      COUNTERREADVAL(5 downto 0) => A_pi_counter_read_val(5 downto 0),
      D0(3 downto 0) => D0(3 downto 0),
      D1(3 downto 0) => D1(3 downto 0),
      D2(3 downto 0) => D2(3 downto 0),
      D3(3 downto 0) => D3(3 downto 0),
      D4(3 downto 0) => D4(3 downto 0),
      D5(3 downto 0) => D5(3 downto 0),
      D6(3 downto 0) => D6(3 downto 0),
      D7(3 downto 0) => D7(3 downto 0),
      D9(3 downto 0) => D9(3 downto 0),
      DOA(1 downto 0) => DOA(1 downto 0),
      DOB(1 downto 0) => DOB(1 downto 0),
      DOC(1 downto 0) => DOC(1 downto 0),
      INBURSTPENDING(0) => phy_control_i_n_21,
      INRANKA(1) => phy_control_i_n_4,
      INRANKA(0) => phy_control_i_n_5,
      LD0 => LD0,
      OUTBURSTPENDING(0) => phy_control_i_n_25,
      PCENABLECALIB(1 downto 0) => phy_encalib(1 downto 0),
      Q(59 downto 0) => Q(59 downto 0),
      calib_wrdata_en => calib_wrdata_en,
      ddr3_ila_rdpath(1 downto 0) => ddr3_ila_rdpath(1 downto 0),
      ddr3_vio_sync_out(2 downto 0) => ddr3_vio_sync_out(2 downto 0),
      \ddr3_vio_sync_out[11]\(10 downto 0) => \ddr3_vio_sync_out[11]\(10 downto 0),
      \ddr3_vio_sync_out[9]\ => \ddr3_vio_sync_out[9]\,
      \ddr3_vio_sync_out[9]_0\ => \ddr3_vio_sync_out[9]_0\,
      \ddr3_vio_sync_out[9]_1\ => \ddr3_vio_sync_out[9]_1\,
      \ddr3_vio_sync_out[9]_10\ => \ddr3_vio_sync_out[9]_10\,
      \ddr3_vio_sync_out[9]_11\ => \ddr3_vio_sync_out[9]_11\,
      \ddr3_vio_sync_out[9]_12\ => \ddr3_vio_sync_out[9]_12\,
      \ddr3_vio_sync_out[9]_13\ => \ddr3_vio_sync_out[9]_13\,
      \ddr3_vio_sync_out[9]_14\ => \ddr3_vio_sync_out[9]_14\,
      \ddr3_vio_sync_out[9]_15\ => \ddr3_vio_sync_out[9]_15\,
      \ddr3_vio_sync_out[9]_16\ => \ddr3_vio_sync_out[9]_16\,
      \ddr3_vio_sync_out[9]_17\ => \ddr3_vio_sync_out[9]_17\,
      \ddr3_vio_sync_out[9]_18\ => \ddr3_vio_sync_out[9]_18\,
      \ddr3_vio_sync_out[9]_19\ => \ddr3_vio_sync_out[9]_19\,
      \ddr3_vio_sync_out[9]_2\ => \ddr3_vio_sync_out[9]_2\,
      \ddr3_vio_sync_out[9]_3\ => \ddr3_vio_sync_out[9]_3\,
      \ddr3_vio_sync_out[9]_4\ => \ddr3_vio_sync_out[9]_4\,
      \ddr3_vio_sync_out[9]_5\ => \ddr3_vio_sync_out[9]_5\,
      \ddr3_vio_sync_out[9]_6\ => \ddr3_vio_sync_out[9]_6\,
      \ddr3_vio_sync_out[9]_7\ => \ddr3_vio_sync_out[9]_7\,
      \ddr3_vio_sync_out[9]_8\ => \ddr3_vio_sync_out[9]_8\,
      \ddr3_vio_sync_out[9]_9\ => \ddr3_vio_sync_out[9]_9\,
      \dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_0\ => \dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]\,
      \dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_1\ => \dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_0\,
      \dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_2\ => \dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_1\,
      \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[0]_0\ => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[0]\,
      \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[10]_0\ => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[10]\,
      \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[11]_0\ => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[11]\,
      \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[16]_0\ => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[16]\,
      \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[17]_0\ => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[17]\,
      \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[18]_0\ => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[18]\,
      \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[19]_0\ => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[19]\,
      \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[1]_0\ => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[1]\,
      \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[24]_0\ => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[24]\,
      \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[25]_0\ => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[25]\,
      \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[26]_0\ => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[26]\,
      \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[27]_0\ => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[27]\,
      \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[2]_0\ => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[2]\,
      \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[32]_0\ => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[32]\,
      \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[33]_0\ => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[33]\,
      \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[34]_0\ => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[34]\,
      \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[35]_0\ => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[35]\,
      \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[3]_0\ => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[3]\,
      \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[40]_0\ => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[40]\,
      \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[41]_0\ => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[41]\,
      \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[42]_0\ => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[42]\,
      \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[43]_0\ => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[43]\,
      \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[48]_0\ => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[48]\,
      \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[49]_0\ => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[49]\,
      \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[50]_0\ => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[50]\,
      \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[51]_0\ => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[51]\,
      \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[56]_0\ => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[56]\,
      \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[57]_0\ => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[57]\,
      \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[58]_0\ => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[58]\,
      \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[59]_0\ => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[59]\,
      \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[59]_1\(31 downto 0) => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[59]_0\(31 downto 0),
      \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[8]_0\ => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[8]\,
      \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[9]_0\ => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[9]\,
      \entry_cnt_reg[4]\(2 downto 0) => \entry_cnt_reg[4]\(2 downto 0),
      freq_refclk => freq_refclk,
      idelay_inc => idelay_inc,
      idelay_ld_rst => idelay_ld_rst,
      idelay_ld_rst_reg => \^a_rst_primitives_reg_0\,
      ififo_rst_reg0 => ififo_rst_reg0,
      in_dqs => in_dqs,
      init_complete_r1_timing_reg => init_complete_r1_timing_reg,
      \input_[7].iserdes_dq_.iserdesdq\ => \input_[7].iserdes_dq_.iserdesdq\,
      mc_wrdata_en => mc_wrdata_en,
      mem_dq_in(7 downto 0) => mem_dq_in(7 downto 0),
      mem_dq_out(8 downto 0) => mem_dq_out(8 downto 0),
      mem_dq_ts(8 downto 0) => mem_dq_ts(8 downto 0),
      mem_dqs_out => mem_dqs_out,
      mem_dqs_ts => mem_dqs_ts,
      mem_out(31 downto 0) => mem_out(31 downto 0),
      mem_refclk => mem_refclk,
      mux_wrdata_en => mux_wrdata_en,
      \my_empty_reg[0]\(0) => \my_empty_reg[0]\(0),
      \my_empty_reg[1]\ => \my_empty_reg[1]_0\,
      \my_empty_reg[4]_rep\ => \my_empty_reg[4]_rep\,
      \not_strict_mode.app_rd_data_reg[0]\ => \not_strict_mode.app_rd_data_reg[0]\,
      \not_strict_mode.app_rd_data_reg[11]\(1 downto 0) => \not_strict_mode.app_rd_data_reg[11]\(1 downto 0),
      \not_strict_mode.app_rd_data_reg[13]\(1 downto 0) => \not_strict_mode.app_rd_data_reg[13]\(1 downto 0),
      \not_strict_mode.app_rd_data_reg[15]\(1 downto 0) => \not_strict_mode.app_rd_data_reg[15]\(1 downto 0),
      \not_strict_mode.app_rd_data_reg[17]\(1 downto 0) => \not_strict_mode.app_rd_data_reg[17]\(1 downto 0),
      \not_strict_mode.app_rd_data_reg[19]\(1 downto 0) => \not_strict_mode.app_rd_data_reg[19]\(1 downto 0),
      \not_strict_mode.app_rd_data_reg[21]\(1 downto 0) => \not_strict_mode.app_rd_data_reg[21]\(1 downto 0),
      \not_strict_mode.app_rd_data_reg[23]\(1 downto 0) => \not_strict_mode.app_rd_data_reg[23]\(1 downto 0),
      \not_strict_mode.app_rd_data_reg[25]\(1 downto 0) => \not_strict_mode.app_rd_data_reg[25]\(1 downto 0),
      \not_strict_mode.app_rd_data_reg[27]\(1 downto 0) => \not_strict_mode.app_rd_data_reg[27]\(1 downto 0),
      \not_strict_mode.app_rd_data_reg[29]\(1 downto 0) => \not_strict_mode.app_rd_data_reg[29]\(1 downto 0),
      \not_strict_mode.app_rd_data_reg[31]\(1 downto 0) => \not_strict_mode.app_rd_data_reg[31]\(1 downto 0),
      \not_strict_mode.app_rd_data_reg[7]\(1 downto 0) => \not_strict_mode.app_rd_data_reg[7]\(1 downto 0),
      \not_strict_mode.app_rd_data_reg[9]\(1 downto 0) => \not_strict_mode.app_rd_data_reg[9]\(1 downto 0),
      \not_strict_mode.rd_buf_we\ => \not_strict_mode.rd_buf_we\,
      \not_strict_mode.status_ram.rd_buf_we_r1_reg\(0) => \not_strict_mode.status_ram.rd_buf_we_r1_reg\(0),
      ofifo_rst_reg0 => ofifo_rst_reg0,
      \out\ => \out\,
      phy_rddata_en => phy_rddata_en,
      \pi_dqs_found_lanes_r1_reg[0]\ => \pi_dqs_found_lanes_r1_reg[0]\,
      \pi_dqs_found_lanes_r1_reg[0]_0\ => \pi_dqs_found_lanes_r1_reg[0]_0\,
      \pi_dqs_found_lanes_r1_reg[0]_1\ => \pi_dqs_found_lanes_r1_reg[0]_1\,
      \pi_dqs_found_lanes_r1_reg[0]_2\ => \pi_dqs_found_lanes_r1_reg[0]_2\,
      \pi_dqs_found_lanes_r1_reg[0]_3\ => \pi_dqs_found_lanes_r1_reg[0]_3\,
      \po_counter_read_val_reg[8]\ => \po_counter_read_val_reg[8]_0\,
      \po_counter_read_val_reg[8]_0\ => \po_counter_read_val_reg[8]_1\,
      \po_counter_read_val_reg[8]_1\ => \po_counter_read_val_reg[8]_2\,
      \po_counter_read_val_reg[8]_2\ => \po_counter_read_val_reg[8]_3\,
      ram_init_done_r => ram_init_done_r,
      \rd_ptr_reg[0]\ => \rd_ptr_reg[0]\,
      \rd_ptr_reg[1]\ => \rd_ptr_reg[1]\,
      \rd_ptr_reg[2]\ => \rd_ptr_reg[2]\,
      \rd_ptr_reg[3]\ => \rd_ptr_reg[3]\,
      \rd_ptr_timing_reg[1]\(1 downto 0) => \rd_ptr_timing_reg[1]\(1 downto 0),
      \read_fifo.fifo_out_data_r_reg[6]\ => \read_fifo.fifo_out_data_r_reg[6]\,
      \read_fifo.tail_r_reg\(1 downto 0) => \read_fifo.tail_r_reg\(1 downto 0),
      sync_pulse => sync_pulse,
      wr_en => wr_en,
      wr_en_1 => wr_en_1,
      wr_ptr(0) => wr_ptr(0),
      \wr_ptr_reg[0]\ => \wr_ptr_reg[0]\,
      \wr_ptr_reg[3]\(3 downto 0) => \wr_ptr_reg[3]\(3 downto 0),
      \wr_ptr_timing_reg[0]\ => \my_empty_reg[6]\
    );
\ddr_byte_lane_B.ddr_byte_lane_B\: entity work.\mig_7series_nosysclock_mig_7series_v4_2_ddr_byte_lane__parameterized0\
     port map (
      CLK => CLK,
      COUNTERREADVAL(8 downto 0) => D_po_counter_read_val(8 downto 0),
      C_of_full => C_of_full,
      D(8) => \ddr_byte_lane_B.ddr_byte_lane_B_n_15\,
      D(7) => \ddr_byte_lane_B.ddr_byte_lane_B_n_16\,
      D(6) => \ddr_byte_lane_B.ddr_byte_lane_B_n_17\,
      D(5) => \ddr_byte_lane_B.ddr_byte_lane_B_n_18\,
      D(4) => \ddr_byte_lane_B.ddr_byte_lane_B_n_19\,
      D(3) => \ddr_byte_lane_B.ddr_byte_lane_B_n_20\,
      D(2) => \ddr_byte_lane_B.ddr_byte_lane_B_n_21\,
      D(1) => \ddr_byte_lane_B.ddr_byte_lane_B_n_22\,
      D(0) => \ddr_byte_lane_B.ddr_byte_lane_B_n_23\,
      D_of_full => D_of_full,
      OUTBURSTPENDING(0) => phy_control_i_n_24,
      PCENABLECALIB(1 downto 0) => phy_encalib(1 downto 0),
      Q(3 downto 0) => \wr_ptr_reg[3]_0\(3 downto 0),
      calib_cmd_wren => calib_cmd_wren,
      calib_sel(1 downto 0) => calib_sel(1 downto 0),
      freq_refclk => freq_refclk,
      mem_dq_out(3 downto 0) => mem_dq_out(12 downto 9),
      mem_refclk => mem_refclk,
      mux_cmd_wren => mux_cmd_wren,
      \my_empty_reg[1]\ => \my_empty_reg[1]_1\,
      \my_empty_reg[6]\ => \my_empty_reg[6]\,
      \my_full_reg[3]\(3 downto 0) => \my_full_reg[3]\(3 downto 0),
      \my_full_reg[3]_0\(7 downto 0) => \my_full_reg[3]_0\(7 downto 0),
      \my_full_reg[3]_1\(3 downto 0) => \my_full_reg[3]_1\(3 downto 0),
      ofifo_rst => ofifo_rst,
      phy_mc_cmd_full => phy_mc_cmd_full,
      \po_counter_read_val_reg[8]\ => \po_counter_read_val_reg[8]_4\,
      \po_counter_read_val_reg[8]_0\ => \po_counter_read_val_reg[8]_5\,
      \po_counter_read_val_reg[8]_1\ => \po_counter_read_val_reg[8]_6\,
      \po_counter_read_val_reg[8]_2\ => \po_counter_read_val_reg[8]_7\,
      \po_counter_read_val_reg[8]_3\ => \^a_rst_primitives_reg_0\,
      \po_counter_read_val_reg[8]_4\ => \po_counter_read_val_reg[8]_8\,
      \po_counter_read_val_reg[8]_5\(8 downto 0) => A_po_counter_read_val(8 downto 0),
      \po_counter_read_val_reg[8]_6\(8 downto 0) => C_po_counter_read_val(8 downto 0),
      \rd_ptr_reg[0]\ => \rd_ptr_reg[0]_0\,
      \rd_ptr_reg[1]\ => \rd_ptr_reg[1]_0\,
      \rd_ptr_reg[2]\ => \rd_ptr_reg[2]_0\,
      \rd_ptr_reg[3]\ => \rd_ptr_reg[3]_0\,
      sync_pulse => sync_pulse,
      wr_en_2 => wr_en_2,
      \wr_ptr_timing_reg[0]\ => \wr_ptr_timing_reg[0]_0\
    );
\ddr_byte_lane_C.ddr_byte_lane_C\: entity work.\mig_7series_nosysclock_mig_7series_v4_2_ddr_byte_lane__parameterized1\
     port map (
      A_rst_primitives_reg(8 downto 0) => C_po_counter_read_val(8 downto 0),
      CLK => CLK,
      C_of_full => C_of_full,
      D8(3 downto 0) => D8(3 downto 0),
      OUTBURSTPENDING(0) => phy_control_i_n_23,
      PCENABLECALIB(1 downto 0) => phy_encalib(1 downto 0),
      Q(3 downto 0) => \wr_ptr_reg[3]_1\(3 downto 0),
      calib_cmd_wren => calib_cmd_wren,
      freq_refclk => freq_refclk,
      mem_dq_out(11 downto 0) => mem_dq_out(24 downto 13),
      mem_refclk => mem_refclk,
      mux_cmd_wren => mux_cmd_wren,
      \my_empty_reg[1]\ => \my_empty_reg[1]_2\,
      \my_empty_reg[6]\ => \my_empty_reg[6]\,
      ofifo_rst => ofifo_rst,
      \po_counter_read_val_reg[8]\ => \po_counter_read_val_reg[8]_9\,
      \po_counter_read_val_reg[8]_0\ => \po_counter_read_val_reg[8]_10\,
      \po_counter_read_val_reg[8]_1\ => \po_counter_read_val_reg[8]_11\,
      \po_counter_read_val_reg[8]_2\ => \po_counter_read_val_reg[8]_12\,
      \po_counter_read_val_reg[8]_3\ => \^a_rst_primitives_reg_0\,
      \po_counter_read_val_reg[8]_4\ => \po_counter_read_val_reg[8]_13\,
      \rd_ptr_reg[0]\ => \rd_ptr_reg[0]_1\,
      \rd_ptr_reg[1]\ => \rd_ptr_reg[1]_1\,
      \rd_ptr_reg[2]\ => \rd_ptr_reg[2]_1\,
      \rd_ptr_reg[3]\ => \rd_ptr_reg[3]_1\,
      \rd_ptr_reg[3]_0\(3 downto 0) => \rd_ptr_reg[3]_3\(3 downto 0),
      \rd_ptr_reg[3]_1\(3 downto 0) => \rd_ptr_reg[3]_4\(3 downto 0),
      \rd_ptr_reg[3]_2\(3 downto 0) => \rd_ptr_reg[3]_5\(3 downto 0),
      \rd_ptr_reg[3]_3\(3 downto 0) => \rd_ptr_reg[3]_6\(3 downto 0),
      \rd_ptr_reg[3]_4\(3 downto 0) => \rd_ptr_reg[3]_7\(3 downto 0),
      \rd_ptr_reg[3]_5\(7 downto 0) => \rd_ptr_reg[3]_8\(7 downto 0),
      \rd_ptr_reg[3]_6\(7 downto 0) => \rd_ptr_reg[3]_9\(7 downto 0),
      \rd_ptr_reg[3]_7\(3 downto 0) => \rd_ptr_reg[3]_10\(3 downto 0),
      \rd_ptr_reg[3]_8\(3 downto 0) => \rd_ptr_reg[3]_11\(3 downto 0),
      sync_pulse => sync_pulse,
      wr_en_3 => wr_en_3,
      \wr_ptr_timing_reg[0]\ => \wr_ptr_timing_reg[0]_0\
    );
\ddr_byte_lane_D.ddr_byte_lane_D\: entity work.\mig_7series_nosysclock_mig_7series_v4_2_ddr_byte_lane__parameterized2\
     port map (
      CLK => CLK,
      COUNTERREADVAL(8 downto 0) => D_po_counter_read_val(8 downto 0),
      D_of_full => D_of_full,
      OUTBURSTPENDING(0) => phaser_ctl_bus(3),
      PCENABLECALIB(1 downto 0) => phy_encalib(1 downto 0),
      calib_cmd_wren => calib_cmd_wren,
      ddr_ck_out(1 downto 0) => ddr_ck_out(1 downto 0),
      freq_refclk => freq_refclk,
      mc_cas_n(0) => mc_cas_n(0),
      mem_dq_out(8 downto 0) => mem_dq_out(33 downto 25),
      mem_refclk => mem_refclk,
      mux_cmd_wren => mux_cmd_wren,
      \my_empty_reg[1]\ => \my_empty_reg[1]\,
      ofifo_rst => ofifo_rst,
      ofifo_rst_reg_0 => \^a_rst_primitives_reg_0\,
      out_fifo_0(3 downto 0) => out_fifo(3 downto 0),
      out_fifo_1 => \my_empty_reg[6]\,
      phy_dout(14 downto 0) => phy_dout(14 downto 0),
      \po_counter_read_val_reg[8]\ => \po_counter_read_val_reg[8]_14\,
      \po_counter_read_val_reg[8]_0\ => \po_counter_read_val_reg[8]_15\,
      \po_counter_read_val_reg[8]_1\ => \po_counter_read_val_reg[8]_16\,
      \po_counter_read_val_reg[8]_2\ => \po_counter_read_val_reg[8]_17\,
      \po_counter_read_val_reg[8]_3\ => \po_counter_read_val_reg[8]_18\,
      \rd_ptr_reg[3]\(19 downto 0) => \rd_ptr_reg[3]_2\(19 downto 0),
      \rd_ptr_reg[3]_0\(3 downto 0) => \rd_ptr_reg[3]_12\(3 downto 0),
      \rd_ptr_reg[3]_1\(3 downto 0) => \rd_ptr_reg[3]_13\(3 downto 0),
      \rd_ptr_reg[3]_2\(3 downto 0) => \rd_ptr_reg[3]_14\(3 downto 0),
      \rd_ptr_reg[3]_3\(3 downto 0) => \rd_ptr_reg[3]_15\(3 downto 0),
      \rd_ptr_reg[3]_4\(3 downto 0) => \rd_ptr_reg[3]_16\(3 downto 0),
      sync_pulse => sync_pulse,
      \wr_ptr_timing_reg[0]\ => \wr_ptr_timing_reg[0]\
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => A_pi_rst_div2
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => B_pi_rst_div2
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => C_pi_rst_div2
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => D_pi_rst_div2
    );
mcGo_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => rst_out_reg_n_0,
      Q => D(0),
      R => '0'
    );
phaser_ref_i: unisim.vcomponents.PHASER_REF
    generic map(
      IS_PWRDWN_INVERTED => '0',
      IS_RST_INVERTED => '0'
    )
        port map (
      CLKIN => freq_refclk,
      LOCKED => \^ref_dll_lock\,
      PWRDWN => '0',
      RST => RST0
    );
phy_control_i: unisim.vcomponents.PHY_CONTROL
    generic map(
      AO_TOGGLE => 1,
      AO_WRLVL_EN => B"0000",
      BURST_MODE => "TRUE",
      CLK_RATIO => 2,
      CMD_OFFSET => 4,
      CO_DURATION => 1,
      DATA_CTL_A_N => "TRUE",
      DATA_CTL_B_N => "FALSE",
      DATA_CTL_C_N => "FALSE",
      DATA_CTL_D_N => "FALSE",
      DISABLE_SEQ_MATCH => "TRUE",
      DI_DURATION => 1,
      DO_DURATION => 1,
      EVENTS_DELAY => 18,
      FOUR_WINDOW_CLOCKS => 63,
      MULTI_REGION => "FALSE",
      PHY_COUNT_ENABLE => "FALSE",
      RD_CMD_OFFSET_0 => 10,
      RD_CMD_OFFSET_1 => 10,
      RD_CMD_OFFSET_2 => 10,
      RD_CMD_OFFSET_3 => 10,
      RD_DURATION_0 => 6,
      RD_DURATION_1 => 6,
      RD_DURATION_2 => 6,
      RD_DURATION_3 => 6,
      SYNC_MODE => "FALSE",
      WR_CMD_OFFSET_0 => 4,
      WR_CMD_OFFSET_1 => 4,
      WR_CMD_OFFSET_2 => 4,
      WR_CMD_OFFSET_3 => 4,
      WR_DURATION_0 => 7,
      WR_DURATION_1 => 7,
      WR_DURATION_2 => 7,
      WR_DURATION_3 => 7
    )
        port map (
      AUXOUTPUT(3) => phy_control_i_n_14,
      AUXOUTPUT(2) => phy_control_i_n_15,
      AUXOUTPUT(1) => phy_control_i_n_16,
      AUXOUTPUT(0) => phy_control_i_n_17,
      INBURSTPENDING(3) => phy_control_i_n_18,
      INBURSTPENDING(2) => phy_control_i_n_19,
      INBURSTPENDING(1) => phy_control_i_n_20,
      INBURSTPENDING(0) => phy_control_i_n_21,
      INRANKA(1) => phy_control_i_n_4,
      INRANKA(0) => phy_control_i_n_5,
      INRANKB(1) => phy_control_i_n_6,
      INRANKB(0) => phy_control_i_n_7,
      INRANKC(1) => phy_control_i_n_8,
      INRANKC(0) => phy_control_i_n_9,
      INRANKD(1) => phy_control_i_n_10,
      INRANKD(0) => phy_control_i_n_11,
      MEMREFCLK => mem_refclk,
      OUTBURSTPENDING(3) => phaser_ctl_bus(3),
      OUTBURSTPENDING(2) => phy_control_i_n_23,
      OUTBURSTPENDING(1) => phy_control_i_n_24,
      OUTBURSTPENDING(0) => phy_control_i_n_25,
      PCENABLECALIB(1 downto 0) => phy_encalib(1 downto 0),
      PHYCLK => CLK,
      PHYCTLALMOSTFULL => phy_control_i_n_0,
      PHYCTLEMPTY => phy_control_i_n_1,
      PHYCTLFULL => phy_mc_ctl_full,
      PHYCTLMSTREMPTY => phy_control_i_n_1,
      PHYCTLREADY => phy_control_i_n_3,
      PHYCTLWD(31 downto 25) => B"0000001",
      PHYCTLWD(24 downto 17) => PHYCTLWD(10 downto 3),
      PHYCTLWD(16 downto 3) => B"00000000000000",
      PHYCTLWD(2 downto 0) => PHYCTLWD(2 downto 0),
      PHYCTLWRENABLE => mux_cmd_wren,
      PLLLOCK => pll_locked,
      READCALIBENABLE => phy_read_calib,
      REFDLLLOCK => \^ref_dll_lock\,
      RESET => rstdiv0_sync_r1,
      SYNCIN => sync_pulse,
      WRITECALIBENABLE => phy_write_calib
    );
\pi_counter_read_val_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => A_pi_counter_read_val(0),
      Q => \^pi_counter_read_val_reg[0]_0\,
      R => \pi_counter_read_val_reg[5]_2\
    );
\pi_counter_read_val_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => A_pi_counter_read_val(1),
      Q => \^pi_counter_read_val_reg[1]_0\,
      R => \pi_counter_read_val_reg[5]_2\
    );
\pi_counter_read_val_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => A_pi_counter_read_val(2),
      Q => \^pi_counter_read_val_reg[2]_0\,
      R => \pi_counter_read_val_reg[5]_2\
    );
\pi_counter_read_val_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => A_pi_counter_read_val(3),
      Q => \^pi_counter_read_val_reg[3]_0\,
      R => \pi_counter_read_val_reg[5]_2\
    );
\pi_counter_read_val_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => A_pi_counter_read_val(4),
      Q => \^pi_counter_read_val_reg[4]_0\,
      R => \pi_counter_read_val_reg[5]_2\
    );
\pi_counter_read_val_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => A_pi_counter_read_val(5),
      Q => \^pi_counter_read_val_reg[5]_0\,
      R => \pi_counter_read_val_reg[5]_2\
    );
\po_counter_read_val_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \ddr_byte_lane_B.ddr_byte_lane_B_n_23\,
      Q => dbg_po_counter_read_val(0),
      R => '0'
    );
\po_counter_read_val_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \ddr_byte_lane_B.ddr_byte_lane_B_n_22\,
      Q => dbg_po_counter_read_val(1),
      R => '0'
    );
\po_counter_read_val_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \ddr_byte_lane_B.ddr_byte_lane_B_n_21\,
      Q => dbg_po_counter_read_val(2),
      R => '0'
    );
\po_counter_read_val_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \ddr_byte_lane_B.ddr_byte_lane_B_n_20\,
      Q => dbg_po_counter_read_val(3),
      R => '0'
    );
\po_counter_read_val_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \ddr_byte_lane_B.ddr_byte_lane_B_n_19\,
      Q => dbg_po_counter_read_val(4),
      R => '0'
    );
\po_counter_read_val_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \ddr_byte_lane_B.ddr_byte_lane_B_n_18\,
      Q => dbg_po_counter_read_val(5),
      R => '0'
    );
\po_counter_read_val_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \ddr_byte_lane_B.ddr_byte_lane_B_n_17\,
      Q => dbg_po_counter_read_val(6),
      R => '0'
    );
\po_counter_read_val_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \ddr_byte_lane_B.ddr_byte_lane_B_n_16\,
      Q => dbg_po_counter_read_val(7),
      R => '0'
    );
\po_counter_read_val_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \ddr_byte_lane_B.ddr_byte_lane_B_n_15\,
      Q => dbg_po_counter_read_val(8),
      R => '0'
    );
\rclk_delay_reg[10]_srl11\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '1',
      CE => '1',
      CLK => CLK,
      D => \rclk_delay_reg[10]_srl11_i_1_n_0\,
      Q => \rclk_delay_reg[10]_srl11_n_0\
    );
\rclk_delay_reg[10]_srl11_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rst_primitives,
      O => \rclk_delay_reg[10]_srl11_i_1_n_0\
    );
\rclk_delay_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \rclk_delay_reg[10]_srl11_n_0\,
      Q => rclk_delay_11,
      R => '0'
    );
rst_out_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => rclk_delay_11,
      I1 => rst_out_reg_n_0,
      O => rst_out_i_1_n_0
    );
rst_out_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      CLR => rst_out_reg_0,
      D => rst_out_i_1_n_0,
      Q => rst_out_reg_n_0
    );
rst_primitives_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => phy_control_i_n_3,
      O => rst_primitives_i_1_n_0
    );
rst_primitives_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => rst_primitives_i_1_n_0,
      Q => rst_primitives,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity mig_7series_nosysclock_mig_7series_v4_2_rank_mach is
  port (
    \periodic_rd_generation.read_this_rank_r1\ : out STD_LOGIC;
    inhbt_act_faw_r : out STD_LOGIC;
    maint_req_r : out STD_LOGIC;
    \periodic_read_request.periodic_rd_r_lcl_reg\ : out STD_LOGIC;
    app_ref_ack : out STD_LOGIC;
    app_zq_ack : out STD_LOGIC;
    maint_srx_r : out STD_LOGIC;
    maint_zq_r : out STD_LOGIC;
    maint_rank_r : out STD_LOGIC;
    app_sr_active : out STD_LOGIC;
    maint_ref_zq_wip : out STD_LOGIC;
    wait_for_maint_r_lcl_reg : out STD_LOGIC;
    wait_for_maint_r_lcl_reg_0 : out STD_LOGIC;
    wait_for_maint_r_lcl_reg_1 : out STD_LOGIC;
    wait_for_maint_r_lcl_reg_2 : out STD_LOGIC;
    cke_ns2_out : out STD_LOGIC;
    \maintenance_request.maint_sre_r_lcl_reg\ : out STD_LOGIC;
    \maintenance_request.maint_sre_r_lcl_reg_0\ : out STD_LOGIC;
    \maintenance_request.maint_req_r_lcl_reg\ : out STD_LOGIC;
    \maintenance_request.maint_rank_r_lcl_reg[0]\ : out STD_LOGIC;
    \maintenance_request.maint_sre_r_lcl_reg_1\ : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \zq_cntrl.zq_timer.zq_timer_r_reg[7]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \zq_cntrl.zq_timer.zq_timer_r_reg[11]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \zq_cntrl.zq_timer.zq_timer_r_reg[15]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \zq_cntrl.zq_timer.zq_timer_r_reg[19]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \maintenance_request.maint_zq_r_lcl_reg\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \maintenance_request.maint_sre_r_lcl_reg_2\ : out STD_LOGIC;
    \maintenance_request.maint_sre_r_lcl_reg_3\ : out STD_LOGIC;
    \rstdiv0_sync_r1_reg_rep__16\ : out STD_LOGIC;
    \wtr_timer.wtr_cnt_r_reg[1]\ : out STD_LOGIC;
    act_this_rank : in STD_LOGIC;
    CLK : in STD_LOGIC;
    \periodic_rd_generation.read_this_rank\ : in STD_LOGIC;
    \periodic_read_request.periodic_rd_r_cnt_reg\ : in STD_LOGIC;
    maint_ref_zq_wip_r_reg : in STD_LOGIC;
    O : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \zq_cntrl.zq_timer.zq_timer_r_reg[7]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \zq_cntrl.zq_timer.zq_timer_r_reg[11]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \zq_cntrl.zq_timer.zq_timer_r_reg[15]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \zq_cntrl.zq_timer.zq_timer_r_reg[19]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \grant_r_reg[0]\ : in STD_LOGIC;
    insert_maint_r1 : in STD_LOGIC;
    maint_wip_r : in STD_LOGIC;
    \periodic_read_request.periodic_rd_r_lcl_reg_0\ : in STD_LOGIC;
    \periodic_rd_generation.periodic_rd_timer_r_reg[2]\ : in STD_LOGIC;
    \last_master_r_reg[2]\ : in STD_LOGIC;
    \rtw_timer.rtw_cnt_r_reg[1]\ : in STD_LOGIC;
    app_zq_req : in STD_LOGIC;
    app_sr_req : in STD_LOGIC;
    wait_for_maint_r : in STD_LOGIC;
    wait_for_maint_r_lcl_reg_3 : in STD_LOGIC;
    wait_for_maint_r_0 : in STD_LOGIC;
    wait_for_maint_r_lcl_reg_4 : in STD_LOGIC;
    wait_for_maint_r_1 : in STD_LOGIC;
    wait_for_maint_r_lcl_reg_5 : in STD_LOGIC;
    wait_for_maint_r_2 : in STD_LOGIC;
    wait_for_maint_r_lcl_reg_6 : in STD_LOGIC;
    \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[0]\ : in STD_LOGIC;
    \inhbt_act_faw.faw_cnt_r_reg[0]\ : in STD_LOGIC;
    \wtr_timer.wtr_cnt_r_reg[1]_0\ : in STD_LOGIC;
    \periodic_rd_generation.periodic_rd_timer_r_reg[2]_0\ : in STD_LOGIC;
    app_ref_req : in STD_LOGIC;
    cke_r : in STD_LOGIC;
    auto_pre_r_lcl_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[0]_0\ : in STD_LOGIC;
    \grant_r[2]_i_2\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of mig_7series_nosysclock_mig_7series_v4_2_rank_mach : entity is "mig_7series_v4_2_rank_mach";
end mig_7series_nosysclock_mig_7series_v4_2_rank_mach;

architecture STRUCTURE of mig_7series_nosysclock_mig_7series_v4_2_rank_mach is
  signal clear_periodic_rd_request : STD_LOGIC;
  signal maint_prescaler_tick_r : STD_LOGIC;
  signal \periodic_rd_generation.periodic_rd_cntr1_r\ : STD_LOGIC;
  signal \periodic_rd_generation.periodic_rd_request_r\ : STD_LOGIC;
  signal rank_common0_n_10 : STD_LOGIC;
  signal rank_common0_n_15 : STD_LOGIC;
  signal \refresh_generation.refresh_bank_r\ : STD_LOGIC;
begin
\rank_cntrl[0].rank_cntrl0\: entity work.mig_7series_nosysclock_mig_7series_v4_2_rank_cntrl
     port map (
      CLK => CLK,
      act_this_rank => act_this_rank,
      clear_periodic_rd_request => clear_periodic_rd_request,
      \grant_r[2]_i_2\ => \grant_r[2]_i_2\,
      \inhbt_act_faw.faw_cnt_r_reg[0]_0\ => \inhbt_act_faw.faw_cnt_r_reg[0]\,
      \inhbt_act_faw.inhbt_act_faw_r_reg_0\ => \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[0]\,
      inhbt_act_faw_r => inhbt_act_faw_r,
      maint_prescaler_tick_r => maint_prescaler_tick_r,
      \periodic_rd_generation.periodic_rd_cntr1_r\ => \periodic_rd_generation.periodic_rd_cntr1_r\,
      \periodic_rd_generation.periodic_rd_cntr1_r_reg_0\ => maint_ref_zq_wip_r_reg,
      \periodic_rd_generation.periodic_rd_cntr1_r_reg_1\ => rank_common0_n_10,
      \periodic_rd_generation.periodic_rd_request_r\ => \periodic_rd_generation.periodic_rd_request_r\,
      \periodic_rd_generation.periodic_rd_request_r_reg_0\ => \periodic_read_request.periodic_rd_r_cnt_reg\,
      \periodic_rd_generation.periodic_rd_request_r_reg_1\ => \grant_r_reg[0]\,
      \periodic_rd_generation.periodic_rd_timer_r_reg[2]_0\ => \periodic_rd_generation.periodic_rd_timer_r_reg[2]\,
      \periodic_rd_generation.periodic_rd_timer_r_reg[2]_1\ => \periodic_rd_generation.periodic_rd_timer_r_reg[2]_0\,
      \periodic_rd_generation.read_this_rank\ => \periodic_rd_generation.read_this_rank\,
      \periodic_rd_generation.read_this_rank_r1\ => \periodic_rd_generation.read_this_rank_r1\,
      \refresh_generation.refresh_bank_r\ => \refresh_generation.refresh_bank_r\,
      \refresh_generation.refresh_bank_r_reg[0]_0\ => rank_common0_n_15,
      \rstdiv0_sync_r1_reg_rep__16\ => \rstdiv0_sync_r1_reg_rep__16\,
      \rtw_timer.rtw_cnt_r_reg[1]_0\ => \rtw_timer.rtw_cnt_r_reg[1]\,
      \rtw_timer.rtw_cnt_r_reg[2]_0\ => \last_master_r_reg[2]\,
      \wtr_timer.wtr_cnt_r_reg[1]_0\ => \wtr_timer.wtr_cnt_r_reg[1]\,
      \wtr_timer.wtr_cnt_r_reg[1]_1\ => \wtr_timer.wtr_cnt_r_reg[1]_0\
    );
rank_common0: entity work.mig_7series_nosysclock_mig_7series_v4_2_rank_common
     port map (
      CLK => CLK,
      O(3 downto 0) => O(3 downto 0),
      Q(0) => Q(0),
      S(3 downto 0) => S(3 downto 0),
      app_ref_ack => app_ref_ack,
      app_ref_req => app_ref_req,
      app_sr_active => app_sr_active,
      app_sr_req => app_sr_req,
      app_zq_ack => app_zq_ack,
      app_zq_req => app_zq_req,
      auto_pre_r_lcl_reg => auto_pre_r_lcl_reg,
      cke_ns2_out => cke_ns2_out,
      cke_r => cke_r,
      clear_periodic_rd_request => clear_periodic_rd_request,
      \grant_r_reg[0]\ => \grant_r_reg[0]\,
      \init_calib_complete_reg_rep__4\ => rank_common0_n_15,
      insert_maint_r1 => insert_maint_r1,
      \last_master_r_reg[2]\ => \last_master_r_reg[2]\,
      maint_prescaler_tick_r => maint_prescaler_tick_r,
      maint_ref_zq_wip => maint_ref_zq_wip,
      maint_ref_zq_wip_r_reg_0 => maint_ref_zq_wip_r_reg,
      maint_wip_r => maint_wip_r,
      \maintenance_request.maint_rank_r_lcl_reg[0]_0\ => maint_rank_r,
      \maintenance_request.maint_rank_r_lcl_reg[0]_1\ => \maintenance_request.maint_rank_r_lcl_reg[0]\,
      \maintenance_request.maint_req_r_lcl_reg_0\ => maint_req_r,
      \maintenance_request.maint_req_r_lcl_reg_1\ => \maintenance_request.maint_req_r_lcl_reg\,
      \maintenance_request.maint_sre_r_lcl_reg_0\ => \maintenance_request.maint_sre_r_lcl_reg\,
      \maintenance_request.maint_sre_r_lcl_reg_1\ => \maintenance_request.maint_sre_r_lcl_reg_0\,
      \maintenance_request.maint_sre_r_lcl_reg_2\ => \maintenance_request.maint_sre_r_lcl_reg_1\,
      \maintenance_request.maint_sre_r_lcl_reg_3\ => \maintenance_request.maint_sre_r_lcl_reg_2\,
      \maintenance_request.maint_sre_r_lcl_reg_4\ => \maintenance_request.maint_sre_r_lcl_reg_3\,
      \maintenance_request.maint_srx_r_lcl_reg_0\ => maint_srx_r,
      \maintenance_request.maint_zq_r_lcl_reg_0\ => maint_zq_r,
      \maintenance_request.maint_zq_r_lcl_reg_1\(0) => \maintenance_request.maint_zq_r_lcl_reg\(0),
      periodic_rd_ack_r_lcl_reg => rank_common0_n_10,
      \periodic_rd_generation.periodic_rd_cntr1_r\ => \periodic_rd_generation.periodic_rd_cntr1_r\,
      \periodic_rd_generation.periodic_rd_request_r\ => \periodic_rd_generation.periodic_rd_request_r\,
      \periodic_read_request.periodic_rd_r_cnt_reg_0\ => \periodic_read_request.periodic_rd_r_cnt_reg\,
      \periodic_read_request.periodic_rd_r_lcl_reg_0\ => \periodic_read_request.periodic_rd_r_lcl_reg\,
      \periodic_read_request.periodic_rd_r_lcl_reg_1\ => \periodic_read_request.periodic_rd_r_lcl_reg_0\,
      \refresh_generation.refresh_bank_r\ => \refresh_generation.refresh_bank_r\,
      \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[0]\ => \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[0]\,
      \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[0]_0\ => \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[0]_0\,
      wait_for_maint_r => wait_for_maint_r,
      wait_for_maint_r_0 => wait_for_maint_r_0,
      wait_for_maint_r_1 => wait_for_maint_r_1,
      wait_for_maint_r_2 => wait_for_maint_r_2,
      wait_for_maint_r_lcl_reg => wait_for_maint_r_lcl_reg,
      wait_for_maint_r_lcl_reg_0 => wait_for_maint_r_lcl_reg_0,
      wait_for_maint_r_lcl_reg_1 => wait_for_maint_r_lcl_reg_1,
      wait_for_maint_r_lcl_reg_2 => wait_for_maint_r_lcl_reg_2,
      wait_for_maint_r_lcl_reg_3 => wait_for_maint_r_lcl_reg_3,
      wait_for_maint_r_lcl_reg_4 => wait_for_maint_r_lcl_reg_4,
      wait_for_maint_r_lcl_reg_5 => wait_for_maint_r_lcl_reg_5,
      wait_for_maint_r_lcl_reg_6 => wait_for_maint_r_lcl_reg_6,
      \zq_cntrl.zq_timer.zq_timer_r_reg[11]_0\(3 downto 0) => \zq_cntrl.zq_timer.zq_timer_r_reg[11]\(3 downto 0),
      \zq_cntrl.zq_timer.zq_timer_r_reg[11]_1\(3 downto 0) => \zq_cntrl.zq_timer.zq_timer_r_reg[11]_0\(3 downto 0),
      \zq_cntrl.zq_timer.zq_timer_r_reg[15]_0\(3 downto 0) => \zq_cntrl.zq_timer.zq_timer_r_reg[15]\(3 downto 0),
      \zq_cntrl.zq_timer.zq_timer_r_reg[15]_1\(3 downto 0) => \zq_cntrl.zq_timer.zq_timer_r_reg[15]_0\(3 downto 0),
      \zq_cntrl.zq_timer.zq_timer_r_reg[19]_0\(3 downto 0) => \zq_cntrl.zq_timer.zq_timer_r_reg[19]\(3 downto 0),
      \zq_cntrl.zq_timer.zq_timer_r_reg[19]_1\(3 downto 0) => \zq_cntrl.zq_timer.zq_timer_r_reg[19]_0\(3 downto 0),
      \zq_cntrl.zq_timer.zq_timer_r_reg[7]_0\(3 downto 0) => \zq_cntrl.zq_timer.zq_timer_r_reg[7]\(3 downto 0),
      \zq_cntrl.zq_timer.zq_timer_r_reg[7]_1\(3 downto 0) => \zq_cntrl.zq_timer.zq_timer_r_reg[7]_0\(3 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity mig_7series_nosysclock_mig_7series_v4_2_bank_mach is
  port (
    bm_end_r1 : out STD_LOGIC;
    bm_end_r1_reg : out STD_LOGIC;
    bm_end_r1_reg_0 : out STD_LOGIC;
    bm_end_r1_reg_1 : out STD_LOGIC;
    periodic_rd_ack_r_lcl_reg : out STD_LOGIC;
    accept_ns : out STD_LOGIC;
    \generate_maint_cmds.insert_maint_r_lcl_reg\ : out STD_LOGIC;
    granted_col_r_reg : out STD_LOGIC;
    insert_maint_r1 : out STD_LOGIC;
    DIA : out STD_LOGIC_VECTOR ( 1 downto 0 );
    col_rd_wr : out STD_LOGIC;
    cke_r : out STD_LOGIC;
    wait_for_maint_r : out STD_LOGIC;
    wait_for_maint_r_0 : out STD_LOGIC;
    wait_for_maint_r_1 : out STD_LOGIC;
    wait_for_maint_r_2 : out STD_LOGIC;
    maint_wip_r : out STD_LOGIC;
    periodic_rd_cntr_r_reg : out STD_LOGIC;
    idle_r_lcl_reg : out STD_LOGIC;
    idle_r_lcl_reg_0 : out STD_LOGIC;
    idle_r_lcl_reg_1 : out STD_LOGIC;
    idle_r_lcl_reg_2 : out STD_LOGIC;
    granted_col_r_reg_0 : out STD_LOGIC;
    \grant_r_reg[3]\ : out STD_LOGIC;
    rd_wr_r_lcl_reg : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \grant_r_reg[0]\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    \periodic_rd_generation.read_this_rank_r1_reg\ : out STD_LOGIC;
    \periodic_rd_generation.read_this_rank\ : out STD_LOGIC;
    mc_cmd_ns : out STD_LOGIC_VECTOR ( 0 to 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    mc_odt_ns : out STD_LOGIC_VECTOR ( 0 to 0 );
    \data_valid_2_1.offset_r_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    offset_ns0 : out STD_LOGIC;
    \rstdiv0_sync_r1_reg_rep__12\ : out STD_LOGIC;
    \rstdiv0_sync_r1_reg_rep__12_0\ : out STD_LOGIC;
    \rstdiv0_sync_r1_reg_rep__12_1\ : out STD_LOGIC;
    \rstdiv0_sync_r1_reg_rep__12_2\ : out STD_LOGIC;
    mc_ras_n_ns : out STD_LOGIC_VECTOR ( 0 to 0 );
    mc_cas_n_ns : out STD_LOGIC_VECTOR ( 1 downto 0 );
    mc_cs_n_ns : out STD_LOGIC_VECTOR ( 0 to 0 );
    granted_col_r_reg_1 : out STD_LOGIC_VECTOR ( 26 downto 0 );
    \req_row_r_lcl_reg[15]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    granted_col_r_reg_2 : out STD_LOGIC_VECTOR ( 5 downto 0 );
    req_bank_r : out STD_LOGIC_VECTOR ( 11 downto 0 );
    col_data_buf_addr : out STD_LOGIC_VECTOR ( 2 downto 0 );
    act_this_rank : out STD_LOGIC;
    \grant_r_reg[3]_0\ : out STD_LOGIC;
    \grant_r_reg[3]_1\ : out STD_LOGIC;
    granted_col_r_reg_3 : out STD_LOGIC;
    CLK : in STD_LOGIC;
    req_wr_r_lcl0 : in STD_LOGIC;
    hi_priority : in STD_LOGIC;
    rb_hit_busy_r_reg : in STD_LOGIC;
    periodic_rd_cntr_r_reg_0 : in STD_LOGIC;
    rb_hit_busy_r_reg_0 : in STD_LOGIC;
    rb_hit_busy_r_reg_1 : in STD_LOGIC;
    rb_hit_busy_r_reg_2 : in STD_LOGIC;
    was_wr0 : in STD_LOGIC;
    maint_srx_r : in STD_LOGIC;
    ddr3_ila_rdpath : in STD_LOGIC_VECTOR ( 0 to 0 );
    cke_ns2_out : in STD_LOGIC;
    phy_mc_cmd_full : in STD_LOGIC;
    phy_mc_ctl_full : in STD_LOGIC;
    wait_for_maint_r_lcl_reg : in STD_LOGIC;
    wait_for_maint_r_lcl_reg_0 : in STD_LOGIC;
    wait_for_maint_r_lcl_reg_1 : in STD_LOGIC;
    wait_for_maint_r_lcl_reg_2 : in STD_LOGIC;
    rnk_config_valid_r_lcl_reg : in STD_LOGIC;
    S : in STD_LOGIC_VECTOR ( 0 to 0 );
    row_hit_r_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    row_hit_r_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    row_hit_r_reg_1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    periodic_rd_cntr_r_reg_1 : in STD_LOGIC;
    \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[8]\ : in STD_LOGIC;
    \maint_controller.maint_wip_r_lcl_reg\ : in STD_LOGIC;
    q_has_rd_r_reg : in STD_LOGIC;
    app_en_r2 : in STD_LOGIC;
    q_has_rd_r_reg_0 : in STD_LOGIC;
    maint_req_r : in STD_LOGIC;
    \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[5]\ : in STD_LOGIC;
    \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[7]\ : in STD_LOGIC;
    \periodic_rd_generation.read_this_rank_r1\ : in STD_LOGIC;
    granted_col_r_reg_4 : in STD_LOGIC;
    granted_col_r_reg_5 : in STD_LOGIC;
    DIC : in STD_LOGIC_VECTOR ( 0 to 0 );
    ras_timer_zero_r_reg : in STD_LOGIC;
    \maint_controller.maint_hit_busies_r_reg[3]\ : in STD_LOGIC;
    accept_internal_r_reg : in STD_LOGIC;
    rd_wr_r_lcl_reg_0 : in STD_LOGIC;
    auto_pre_r_lcl_reg : in STD_LOGIC;
    app_hi_pri_r2 : in STD_LOGIC;
    ras_timer_zero_r_reg_0 : in STD_LOGIC;
    ras_timer_zero_r_reg_1 : in STD_LOGIC;
    ras_timer_zero_r_reg_2 : in STD_LOGIC;
    \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[8]_0\ : in STD_LOGIC;
    pass_open_bank_r_lcl_reg : in STD_LOGIC;
    row : in STD_LOGIC_VECTOR ( 15 downto 0 );
    maint_zq_r : in STD_LOGIC;
    maint_rank_r : in STD_LOGIC;
    \delay_wr_data_cntrl_eq_1.col_wr_data_buf_addr_r_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    inhbt_act_faw_r : in STD_LOGIC;
    ofs_rdy_r_reg : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[3]\ : in STD_LOGIC;
    \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[1]\ : in STD_LOGIC;
    \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[5]_0\ : in STD_LOGIC;
    \req_data_buf_addr_r_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    bank : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \req_col_r_reg[9]\ : in STD_LOGIC_VECTOR ( 9 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of mig_7series_nosysclock_mig_7series_v4_2_bank_mach : entity is "mig_7series_v4_2_bank_mach";
end mig_7series_nosysclock_mig_7series_v4_2_bank_mach;

architecture STRUCTURE of mig_7series_nosysclock_mig_7series_v4_2_bank_mach is
  signal accept_internal_r : STD_LOGIC;
  signal act_this_rank_r : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal arb_mux0_n_24 : STD_LOGIC;
  signal arb_mux0_n_25 : STD_LOGIC;
  signal arb_mux0_n_26 : STD_LOGIC;
  signal arb_mux0_n_27 : STD_LOGIC;
  signal arb_mux0_n_28 : STD_LOGIC;
  signal arb_mux0_n_70 : STD_LOGIC;
  signal arb_mux0_n_77 : STD_LOGIC;
  signal arb_mux0_n_78 : STD_LOGIC;
  signal arb_mux0_n_79 : STD_LOGIC;
  signal arb_mux0_n_80 : STD_LOGIC;
  signal arb_mux0_n_81 : STD_LOGIC;
  signal arb_mux0_n_82 : STD_LOGIC;
  signal arb_mux0_n_83 : STD_LOGIC;
  signal arb_mux0_n_84 : STD_LOGIC;
  signal arb_mux0_n_85 : STD_LOGIC;
  signal arb_mux0_n_86 : STD_LOGIC;
  signal arb_mux0_n_87 : STD_LOGIC;
  signal arb_mux0_n_88 : STD_LOGIC;
  signal \arb_row_col0/granted_col_ns\ : STD_LOGIC;
  signal auto_pre_r : STD_LOGIC;
  signal auto_pre_r_1 : STD_LOGIC;
  signal auto_pre_r_15 : STD_LOGIC;
  signal auto_pre_r_9 : STD_LOGIC;
  signal \bank_cntrl[0].bank0_n_14\ : STD_LOGIC;
  signal \bank_cntrl[0].bank0_n_18\ : STD_LOGIC;
  signal \bank_cntrl[0].bank0_n_19\ : STD_LOGIC;
  signal \bank_cntrl[0].bank0_n_20\ : STD_LOGIC;
  signal \bank_cntrl[0].bank0_n_21\ : STD_LOGIC;
  signal \bank_cntrl[0].bank0_n_22\ : STD_LOGIC;
  signal \bank_cntrl[0].bank0_n_23\ : STD_LOGIC;
  signal \bank_cntrl[0].bank0_n_24\ : STD_LOGIC;
  signal \bank_cntrl[0].bank0_n_25\ : STD_LOGIC;
  signal \bank_cntrl[0].bank0_n_26\ : STD_LOGIC;
  signal \bank_cntrl[0].bank0_n_27\ : STD_LOGIC;
  signal \bank_cntrl[0].bank0_n_31\ : STD_LOGIC;
  signal \bank_cntrl[0].bank0_n_33\ : STD_LOGIC;
  signal \bank_cntrl[0].bank0_n_34\ : STD_LOGIC;
  signal \bank_cntrl[0].bank0_n_35\ : STD_LOGIC;
  signal \bank_cntrl[0].bank0_n_36\ : STD_LOGIC;
  signal \bank_cntrl[0].bank0_n_37\ : STD_LOGIC;
  signal \bank_cntrl[0].bank0_n_38\ : STD_LOGIC;
  signal \bank_cntrl[0].bank0_n_39\ : STD_LOGIC;
  signal \bank_cntrl[0].bank0_n_40\ : STD_LOGIC;
  signal \bank_cntrl[0].bank0_n_57\ : STD_LOGIC;
  signal \bank_cntrl[1].bank0_n_15\ : STD_LOGIC;
  signal \bank_cntrl[1].bank0_n_19\ : STD_LOGIC;
  signal \bank_cntrl[1].bank0_n_21\ : STD_LOGIC;
  signal \bank_cntrl[1].bank0_n_23\ : STD_LOGIC;
  signal \bank_cntrl[1].bank0_n_24\ : STD_LOGIC;
  signal \bank_cntrl[1].bank0_n_25\ : STD_LOGIC;
  signal \bank_cntrl[1].bank0_n_26\ : STD_LOGIC;
  signal \bank_cntrl[1].bank0_n_30\ : STD_LOGIC;
  signal \bank_cntrl[1].bank0_n_31\ : STD_LOGIC;
  signal \bank_cntrl[1].bank0_n_32\ : STD_LOGIC;
  signal \bank_cntrl[1].bank0_n_33\ : STD_LOGIC;
  signal \bank_cntrl[1].bank0_n_34\ : STD_LOGIC;
  signal \bank_cntrl[1].bank0_n_35\ : STD_LOGIC;
  signal \bank_cntrl[1].bank0_n_52\ : STD_LOGIC;
  signal \bank_cntrl[1].bank0_n_53\ : STD_LOGIC;
  signal \bank_cntrl[2].bank0_n_16\ : STD_LOGIC;
  signal \bank_cntrl[2].bank0_n_21\ : STD_LOGIC;
  signal \bank_cntrl[2].bank0_n_22\ : STD_LOGIC;
  signal \bank_cntrl[2].bank0_n_23\ : STD_LOGIC;
  signal \bank_cntrl[2].bank0_n_24\ : STD_LOGIC;
  signal \bank_cntrl[2].bank0_n_26\ : STD_LOGIC;
  signal \bank_cntrl[2].bank0_n_27\ : STD_LOGIC;
  signal \bank_cntrl[2].bank0_n_28\ : STD_LOGIC;
  signal \bank_cntrl[2].bank0_n_29\ : STD_LOGIC;
  signal \bank_cntrl[2].bank0_n_30\ : STD_LOGIC;
  signal \bank_cntrl[2].bank0_n_33\ : STD_LOGIC;
  signal \bank_cntrl[2].bank0_n_34\ : STD_LOGIC;
  signal \bank_cntrl[2].bank0_n_51\ : STD_LOGIC;
  signal \bank_cntrl[3].bank0_n_14\ : STD_LOGIC;
  signal \bank_cntrl[3].bank0_n_18\ : STD_LOGIC;
  signal \bank_cntrl[3].bank0_n_20\ : STD_LOGIC;
  signal \bank_cntrl[3].bank0_n_21\ : STD_LOGIC;
  signal \bank_cntrl[3].bank0_n_22\ : STD_LOGIC;
  signal \bank_cntrl[3].bank0_n_23\ : STD_LOGIC;
  signal \bank_cntrl[3].bank0_n_24\ : STD_LOGIC;
  signal \bank_cntrl[3].bank0_n_27\ : STD_LOGIC;
  signal \bank_cntrl[3].bank0_n_28\ : STD_LOGIC;
  signal \bank_cntrl[3].bank0_n_29\ : STD_LOGIC;
  signal \bank_cntrl[3].bank0_n_30\ : STD_LOGIC;
  signal \bank_cntrl[3].bank0_n_31\ : STD_LOGIC;
  signal \bank_cntrl[3].bank0_n_48\ : STD_LOGIC;
  signal \bank_cntrl[3].bank0_n_49\ : STD_LOGIC;
  signal bank_common0_n_10 : STD_LOGIC;
  signal bank_common0_n_11 : STD_LOGIC;
  signal bank_common0_n_12 : STD_LOGIC;
  signal bank_common0_n_14 : STD_LOGIC;
  signal bank_common0_n_16 : STD_LOGIC;
  signal bank_common0_n_17 : STD_LOGIC;
  signal bank_common0_n_18 : STD_LOGIC;
  signal bank_common0_n_6 : STD_LOGIC;
  signal bank_common0_n_8 : STD_LOGIC;
  signal bank_common0_n_9 : STD_LOGIC;
  signal \bank_compare0/req_col_r\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \bank_compare0/req_col_r_0\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \bank_compare0/req_col_r_14\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \bank_compare0/req_col_r_6\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \bank_queue0/q_entry_ns\ : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \bank_state0/demand_act_priority_r\ : STD_LOGIC;
  signal \bank_state0/demand_act_priority_r_13\ : STD_LOGIC;
  signal \bank_state0/demand_act_priority_r_20\ : STD_LOGIC;
  signal \bank_state0/demand_act_priority_r_5\ : STD_LOGIC;
  signal \bank_state0/demand_priority_r\ : STD_LOGIC;
  signal \bank_state0/demand_priority_r_12\ : STD_LOGIC;
  signal \bank_state0/demand_priority_r_18\ : STD_LOGIC;
  signal \bank_state0/demand_priority_r_4\ : STD_LOGIC;
  signal \bank_state0/demanded_prior_r\ : STD_LOGIC;
  signal \bank_state0/demanded_prior_r_11\ : STD_LOGIC;
  signal \bank_state0/demanded_prior_r_17\ : STD_LOGIC;
  signal \bank_state0/demanded_prior_r_3\ : STD_LOGIC;
  signal \bank_state0/ofs_rdy_r\ : STD_LOGIC;
  signal \bank_state0/ofs_rdy_r0\ : STD_LOGIC;
  signal \bank_state0/ofs_rdy_r0_7\ : STD_LOGIC;
  signal \bank_state0/ofs_rdy_r0_8\ : STD_LOGIC;
  signal \bank_state0/ofs_rdy_r_10\ : STD_LOGIC;
  signal \bank_state0/ofs_rdy_r_16\ : STD_LOGIC;
  signal \bank_state0/ofs_rdy_r_2\ : STD_LOGIC;
  signal \bank_state0/override_demand_ns\ : STD_LOGIC;
  signal \bank_state0/override_demand_r\ : STD_LOGIC;
  signal \bank_state0/p_15_in\ : STD_LOGIC;
  signal \bank_state0/p_15_in_19\ : STD_LOGIC;
  signal bm_end : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^generate_maint_cmds.insert_maint_r_lcl_reg\ : STD_LOGIC;
  signal \^granted_col_r_reg\ : STD_LOGIC;
  signal granted_row_ns : STD_LOGIC;
  signal idle_r : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \maint_controller.maint_hit_busies_ns\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \maint_controller.maint_hit_busies_r\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \maint_controller.maint_rdy\ : STD_LOGIC;
  signal \^maint_wip_r\ : STD_LOGIC;
  signal ordered_r : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal p_9_in : STD_LOGIC;
  signal \^periodic_rd_ack_r_lcl_reg\ : STD_LOGIC;
  signal \^periodic_rd_cntr_r_reg\ : STD_LOGIC;
  signal periodic_rd_insert : STD_LOGIC;
  signal rb_hit_busy_r : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal rd_this_rank_r : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal rd_wr_r : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^req_bank_r\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal req_data_buf_addr_r : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal req_periodic_rd_r : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal req_row_r : STD_LOGIC_VECTOR ( 62 downto 0 );
  signal \^req_row_r_lcl_reg[15]\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal req_wr_r : STD_LOGIC_VECTOR ( 2 downto 1 );
  signal row_cmd_wr : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^rstdiv0_sync_r1_reg_rep__12\ : STD_LOGIC;
  signal \^rstdiv0_sync_r1_reg_rep__12_0\ : STD_LOGIC;
  signal \^rstdiv0_sync_r1_reg_rep__12_1\ : STD_LOGIC;
  signal sending_col : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal sending_row : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal was_wr : STD_LOGIC;
  signal wr_this_rank_r : STD_LOGIC_VECTOR ( 3 downto 0 );
begin
  \generate_maint_cmds.insert_maint_r_lcl_reg\ <= \^generate_maint_cmds.insert_maint_r_lcl_reg\;
  granted_col_r_reg <= \^granted_col_r_reg\;
  maint_wip_r <= \^maint_wip_r\;
  periodic_rd_ack_r_lcl_reg <= \^periodic_rd_ack_r_lcl_reg\;
  periodic_rd_cntr_r_reg <= \^periodic_rd_cntr_r_reg\;
  req_bank_r(11 downto 0) <= \^req_bank_r\(11 downto 0);
  \req_row_r_lcl_reg[15]\(3 downto 0) <= \^req_row_r_lcl_reg[15]\(3 downto 0);
  \rstdiv0_sync_r1_reg_rep__12\ <= \^rstdiv0_sync_r1_reg_rep__12\;
  \rstdiv0_sync_r1_reg_rep__12_0\ <= \^rstdiv0_sync_r1_reg_rep__12_0\;
  \rstdiv0_sync_r1_reg_rep__12_1\ <= \^rstdiv0_sync_r1_reg_rep__12_1\;
arb_mux0: entity work.mig_7series_nosysclock_mig_7series_v4_2_arb_mux
     port map (
      CLK => CLK,
      D(1 downto 0) => D(1 downto 0),
      DIA(1 downto 0) => DIA(1 downto 0),
      DIC(0) => DIC(0),
      E(0) => E(0),
      Q(3 downto 0) => sending_col(3 downto 0),
      act_this_rank => act_this_rank,
      act_this_rank_r(3 downto 0) => act_this_rank_r(3 downto 0),
      act_wait_r_lcl_reg => arb_mux0_n_79,
      act_wait_r_lcl_reg_0 => arb_mux0_n_80,
      auto_pre_r => auto_pre_r_15,
      auto_pre_r_4 => auto_pre_r,
      auto_pre_r_5 => auto_pre_r_1,
      auto_pre_r_6 => auto_pre_r_9,
      cke_ns2_out => cke_ns2_out,
      cke_r => cke_r,
      cke_r_reg => periodic_rd_cntr_r_reg_0,
      \cmd_pipe_plus.mc_address_reg[15]\(3 downto 0) => \^req_row_r_lcl_reg[15]\(3 downto 0),
      \cmd_pipe_plus.mc_address_reg[25]\(9 downto 0) => \bank_compare0/req_col_r_14\(9 downto 0),
      \cmd_pipe_plus.mc_address_reg[25]_0\(9 downto 0) => \bank_compare0/req_col_r\(9 downto 0),
      \cmd_pipe_plus.mc_address_reg[25]_1\(9 downto 0) => \bank_compare0/req_col_r_0\(9 downto 0),
      \cmd_pipe_plus.mc_address_reg[25]_2\(9 downto 0) => \bank_compare0/req_col_r_6\(9 downto 0),
      \cmd_pipe_plus.mc_cas_n_reg[0]\ => \maint_controller.maint_wip_r_lcl_reg\,
      col_data_buf_addr(2 downto 0) => col_data_buf_addr(2 downto 0),
      col_rd_wr => col_rd_wr,
      \data_valid_2_1.offset_r_reg[0]\(0) => \data_valid_2_1.offset_r_reg[0]\(0),
      \data_valid_2_1.offset_r_reg[0]_0\ => \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[8]\,
      ddr3_ila_rdpath(0) => ddr3_ila_rdpath(0),
      \delay_wr_data_cntrl_eq_1.col_wr_data_buf_addr_r_reg[3]\(3 downto 0) => \delay_wr_data_cntrl_eq_1.col_wr_data_buf_addr_r_reg[3]\(3 downto 0),
      demand_act_priority_r => \bank_state0/demand_act_priority_r\,
      demand_act_priority_r_7 => \bank_state0/demand_act_priority_r_20\,
      demand_act_priority_r_8 => \bank_state0/demand_act_priority_r_13\,
      demand_act_priority_r_9 => \bank_state0/demand_act_priority_r_5\,
      demand_act_priority_r_reg => arb_mux0_n_86,
      demand_act_priority_r_reg_0 => arb_mux0_n_87,
      \grant_r[2]_i_2\ => \bank_cntrl[3].bank0_n_20\,
      \grant_r[3]_i_3\ => \bank_cntrl[0].bank0_n_21\,
      \grant_r[3]_i_4\ => \bank_cntrl[2].bank0_n_23\,
      \grant_r[3]_i_5\ => \bank_cntrl[2].bank0_n_24\,
      \grant_r_reg[0]\ => \grant_r_reg[0]\,
      \grant_r_reg[0]_0\ => arb_mux0_n_78,
      \grant_r_reg[0]_1\ => arb_mux0_n_85,
      \grant_r_reg[1]\ => arb_mux0_n_24,
      \grant_r_reg[1]_0\ => arb_mux0_n_26,
      \grant_r_reg[1]_1\ => arb_mux0_n_70,
      \grant_r_reg[1]_2\ => arb_mux0_n_81,
      \grant_r_reg[1]_3\ => arb_mux0_n_88,
      \grant_r_reg[1]_4\ => \bank_cntrl[3].bank0_n_21\,
      \grant_r_reg[1]_5\ => \bank_cntrl[0].bank0_n_22\,
      \grant_r_reg[1]_6\ => \bank_cntrl[1].bank0_n_23\,
      \grant_r_reg[1]_7\ => \bank_cntrl[1].bank0_n_35\,
      \grant_r_reg[1]_8\ => \bank_cntrl[0].bank0_n_40\,
      \grant_r_reg[1]_9\ => \bank_cntrl[3].bank0_n_31\,
      \grant_r_reg[2]\ => arb_mux0_n_27,
      \grant_r_reg[2]_0\ => arb_mux0_n_83,
      \grant_r_reg[2]_1\ => \bank_cntrl[0].bank0_n_18\,
      \grant_r_reg[2]_2\ => \bank_cntrl[3].bank0_n_48\,
      \grant_r_reg[2]_3\ => \bank_cntrl[2].bank0_n_51\,
      \grant_r_reg[2]_4\ => \bank_cntrl[2].bank0_n_21\,
      \grant_r_reg[2]_5\ => \bank_cntrl[1].bank0_n_53\,
      \grant_r_reg[3]\ => \grant_r_reg[3]\,
      \grant_r_reg[3]_0\ => arb_mux0_n_25,
      \grant_r_reg[3]_1\(3 downto 0) => sending_row(3 downto 0),
      \grant_r_reg[3]_2\ => \grant_r_reg[3]_0\,
      \grant_r_reg[3]_3\ => \grant_r_reg[3]_1\,
      \grant_r_reg[3]_4\ => arb_mux0_n_77,
      \grant_r_reg[3]_5\ => arb_mux0_n_82,
      \grant_r_reg[3]_6\ => arb_mux0_n_84,
      \grant_r_reg[3]_7\ => \bank_cntrl[2].bank0_n_27\,
      \grant_r_reg[3]_8\ => \bank_cntrl[2].bank0_n_26\,
      granted_col_ns => \arb_row_col0/granted_col_ns\,
      granted_col_r_reg => \^granted_col_r_reg\,
      granted_col_r_reg_0 => granted_col_r_reg_0,
      granted_col_r_reg_1 => arb_mux0_n_28,
      granted_col_r_reg_2(26 downto 0) => granted_col_r_reg_1(26 downto 0),
      granted_col_r_reg_3(5 downto 0) => granted_col_r_reg_2(5 downto 0),
      granted_col_r_reg_4 => granted_col_r_reg_3,
      granted_row_ns => granted_row_ns,
      inhbt_act_faw_r => inhbt_act_faw_r,
      insert_maint_r1_lcl_reg => insert_maint_r1,
      insert_maint_r1_lcl_reg_0 => \^generate_maint_cmds.insert_maint_r_lcl_reg\,
      maint_rank_r => maint_rank_r,
      maint_srx_r => maint_srx_r,
      maint_zq_r => maint_zq_r,
      mc_cas_n_ns(1 downto 0) => mc_cas_n_ns(1 downto 0),
      mc_cmd_ns(0) => mc_cmd_ns(0),
      mc_cs_n_ns(0) => mc_cs_n_ns(0),
      mc_odt_ns(0) => mc_odt_ns(0),
      mc_ras_n_ns(0) => mc_ras_n_ns(0),
      offset_ns0 => offset_ns0,
      ofs_rdy_r => \bank_state0/ofs_rdy_r_16\,
      ofs_rdy_r_1 => \bank_state0/ofs_rdy_r_2\,
      ofs_rdy_r_2 => \bank_state0/ofs_rdy_r_10\,
      ofs_rdy_r_3 => \bank_state0/ofs_rdy_r\,
      override_demand_ns => \bank_state0/override_demand_ns\,
      p_15_in => \bank_state0/p_15_in\,
      p_15_in_0 => \bank_state0/p_15_in_19\,
      \periodic_rd_generation.read_this_rank\ => \periodic_rd_generation.read_this_rank\,
      \periodic_rd_generation.read_this_rank_r1\ => \periodic_rd_generation.read_this_rank_r1\,
      \periodic_rd_generation.read_this_rank_r1_reg\ => \periodic_rd_generation.read_this_rank_r1_reg\,
      rd_this_rank_r(3 downto 0) => rd_this_rank_r(3 downto 0),
      rd_wr_r(3 downto 0) => rd_wr_r(3 downto 0),
      rd_wr_r_lcl_reg => rd_wr_r_lcl_reg,
      req_bank_r(11 downto 0) => \^req_bank_r\(11 downto 0),
      req_data_buf_addr_r(15 downto 0) => req_data_buf_addr_r(15 downto 0),
      req_periodic_rd_r(3 downto 0) => req_periodic_rd_r(3 downto 0),
      req_row_r(59 downto 45) => req_row_r(62 downto 48),
      req_row_r(44 downto 30) => req_row_r(46 downto 32),
      req_row_r(29 downto 15) => req_row_r(30 downto 16),
      req_row_r(14 downto 0) => req_row_r(14 downto 0),
      \rnk_config_strobe_r_reg[0]\ => \bank_cntrl[0].bank0_n_57\,
      rnk_config_valid_r_lcl_reg => rnk_config_valid_r_lcl_reg,
      row_cmd_wr(3 downto 0) => row_cmd_wr(3 downto 0),
      wr_this_rank_r(3 downto 0) => wr_this_rank_r(3 downto 0)
    );
\bank_cntrl[0].bank0\: entity work.mig_7series_nosysclock_mig_7series_v4_2_bank_cntrl
     port map (
      CLK => CLK,
      D(0) => \maint_controller.maint_hit_busies_ns\(0),
      Q(1) => sending_col(3),
      Q(0) => sending_col(0),
      S(0) => S(0),
      accept_internal_r => accept_internal_r,
      accept_internal_r_reg => accept_internal_r_reg,
      accept_internal_r_reg_0 => \^rstdiv0_sync_r1_reg_rep__12\,
      accept_internal_r_reg_1 => \^rstdiv0_sync_r1_reg_rep__12_0\,
      accept_internal_r_reg_2 => \^rstdiv0_sync_r1_reg_rep__12_1\,
      act_this_rank_r(0) => act_this_rank_r(0),
      app_en_r2 => app_en_r2,
      app_hi_pri_r2 => app_hi_pri_r2,
      auto_pre_r => auto_pre_r,
      auto_pre_r_lcl_reg => \bank_cntrl[0].bank0_n_40\,
      auto_pre_r_lcl_reg_0 => auto_pre_r_lcl_reg,
      bank(2 downto 0) => bank(2 downto 0),
      bm_end(0) => bm_end(0),
      bm_end_r1 => bm_end_r1,
      bm_end_r1_reg => \bank_cntrl[0].bank0_n_24\,
      col_wait_r_reg => \maint_controller.maint_wip_r_lcl_reg\,
      \compute_tail.tail_r_lcl_reg\ => bank_common0_n_18,
      \compute_tail.tail_r_lcl_reg_0\ => \bank_cntrl[2].bank0_n_22\,
      \compute_tail.tail_r_lcl_reg_1\ => \bank_cntrl[3].bank0_n_18\,
      demand_act_priority_r => \bank_state0/demand_act_priority_r\,
      demand_priority_r => \bank_state0/demand_priority_r\,
      demand_priority_r_0 => \bank_state0/demand_priority_r_18\,
      demand_priority_r_reg => \bank_cntrl[0].bank0_n_57\,
      demanded_prior_r => \bank_state0/demanded_prior_r\,
      demanded_prior_r_1 => \bank_state0/demanded_prior_r_17\,
      demanded_prior_r_reg => \bank_cntrl[1].bank0_n_52\,
      granted_col_r_reg => granted_col_r_reg_4,
      granted_col_r_reg_0 => arb_mux0_n_28,
      granted_col_r_reg_1 => granted_col_r_reg_5,
      granted_row_r_reg => arb_mux0_n_81,
      granted_row_r_reg_0 => arb_mux0_n_87,
      head_r_lcl_reg => bank_common0_n_16,
      head_r_lcl_reg_0 => \bank_cntrl[3].bank0_n_27\,
      hi_priority => hi_priority,
      idle_r(0) => idle_r(0),
      idle_r_lcl_reg => idle_r_lcl_reg,
      idle_r_lcl_reg_0 => \bank_cntrl[0].bank0_n_31\,
      idle_r_lcl_reg_1 => \bank_cntrl[0].bank0_n_35\,
      idle_r_lcl_reg_2 => \bank_cntrl[0].bank0_n_36\,
      idle_r_lcl_reg_3 => \bank_cntrl[0].bank0_n_37\,
      idle_r_lcl_reg_4 => \bank_cntrl[0].bank0_n_39\,
      \maint_controller.maint_hit_busies_r_reg[0]\(0) => \maint_controller.maint_hit_busies_r\(0),
      \maint_controller.maint_hit_busies_r_reg[0]_0\ => \maint_controller.maint_hit_busies_r_reg[3]\,
      maint_req_r => maint_req_r,
      ofs_rdy_r => \bank_state0/ofs_rdy_r\,
      ofs_rdy_r0 => \bank_state0/ofs_rdy_r0_8\,
      ofs_rdy_r_reg => periodic_rd_cntr_r_reg_0,
      \order_q_r_reg[1]\(2 downto 0) => ordered_r(3 downto 1),
      ordered_r_lcl_reg => \bank_cntrl[0].bank0_n_26\,
      ordered_r_lcl_reg_0 => \bank_cntrl[0].bank0_n_27\,
      override_demand_r => \bank_state0/override_demand_r\,
      override_demand_r_reg => \bank_cntrl[0].bank0_n_21\,
      p_9_in => p_9_in,
      pass_open_bank_r_lcl_reg => \^periodic_rd_cntr_r_reg\,
      pass_open_bank_r_lcl_reg_0 => \^maint_wip_r\,
      pass_open_bank_r_lcl_reg_1 => pass_open_bank_r_lcl_reg,
      periodic_rd_insert => periodic_rd_insert,
      pre_bm_end_r_reg => \bank_cntrl[0].bank0_n_14\,
      pre_bm_end_r_reg_0 => \bank_cntrl[0].bank0_n_20\,
      pre_bm_end_r_reg_1 => \bank_cntrl[0].bank0_n_38\,
      pre_passing_open_bank_r_reg => \bank_cntrl[0].bank0_n_34\,
      q_entry_ns(0) => \bank_queue0/q_entry_ns\(1),
      \q_entry_r_reg[0]\ => \bank_cntrl[1].bank0_n_19\,
      \q_entry_r_reg[0]_0\(2 downto 0) => rb_hit_busy_r(3 downto 1),
      \q_entry_r_reg[0]_1\(2 downto 0) => idle_r(3 downto 1),
      \q_entry_r_reg[0]_2\(0) => bm_end(2),
      \q_entry_r_reg[0]_3\ => q_has_rd_r_reg_0,
      \q_entry_r_reg[0]_4\ => \^periodic_rd_ack_r_lcl_reg\,
      \q_entry_r_reg[0]_5\ => bank_common0_n_8,
      \q_entry_r_reg[1]\ => \bank_cntrl[1].bank0_n_30\,
      \q_entry_r_reg[1]_0\ => \bank_cntrl[2].bank0_n_33\,
      \q_entry_r_reg[1]_1\ => \bank_cntrl[1].bank0_n_21\,
      q_has_rd_r_reg => q_has_rd_r_reg,
      q_has_rd_r_reg_0 => bank_common0_n_9,
      \ras_timer_r[2]_i_3__2\ => \bank_cntrl[3].bank0_n_29\,
      \ras_timer_r[2]_i_3__2_0\ => \bank_cntrl[1].bank0_n_34\,
      \ras_timer_r[2]_i_3__2_1\ => \bank_cntrl[2].bank0_n_34\,
      \ras_timer_r_reg[0]\ => \bank_cntrl[3].bank0_n_22\,
      \ras_timer_r_reg[0]_0\ => \bank_cntrl[1].bank0_n_24\,
      \ras_timer_r_reg[0]_1\ => \bank_cntrl[2].bank0_n_28\,
      \ras_timer_r_reg[1]\ => \bank_cntrl[3].bank0_n_23\,
      \ras_timer_r_reg[1]_0\ => \bank_cntrl[2].bank0_n_29\,
      \ras_timer_r_reg[1]_1\ => \bank_cntrl[1].bank0_n_25\,
      \ras_timer_r_reg[2]\ => \bank_cntrl[0].bank0_n_23\,
      \ras_timer_r_reg[2]_0\ => \bank_cntrl[0].bank0_n_25\,
      \ras_timer_r_reg[2]_1\ => \bank_cntrl[3].bank0_n_24\,
      \ras_timer_r_reg[2]_2\ => \bank_cntrl[2].bank0_n_30\,
      \ras_timer_r_reg[2]_3\ => \bank_cntrl[1].bank0_n_26\,
      ras_timer_zero_r_reg => arb_mux0_n_78,
      ras_timer_zero_r_reg_0 => ras_timer_zero_r_reg_2,
      \rb_hit_busies.rb_hit_busies_r_lcl_reg[1]\ => rb_hit_busy_r_reg_0,
      \rb_hit_busies.rb_hit_busies_r_lcl_reg[1]_0\ => bank_common0_n_14,
      \rb_hit_busies.rb_hit_busies_r_lcl_reg[1]_1\ => \bank_cntrl[1].bank0_n_15\,
      \rb_hit_busies.rb_hit_busies_r_lcl_reg[2]\ => rb_hit_busy_r_reg_1,
      \rb_hit_busies.rb_hit_busies_r_lcl_reg[2]_0\ => \bank_cntrl[2].bank0_n_16\,
      \rb_hit_busies.rb_hit_busies_r_lcl_reg[3]\ => rb_hit_busy_r_reg_2,
      \rb_hit_busies.rb_hit_busies_r_lcl_reg[3]_0\ => \bank_cntrl[3].bank0_n_14\,
      rb_hit_busy_r(0) => rb_hit_busy_r(0),
      rb_hit_busy_r_reg => \bank_cntrl[0].bank0_n_33\,
      rb_hit_busy_r_reg_0 => rb_hit_busy_r_reg,
      rd_this_rank_r(0) => rd_this_rank_r(0),
      rd_wr_r(0) => rd_wr_r(0),
      rd_wr_r_lcl_reg => \bank_cntrl[0].bank0_n_18\,
      rd_wr_r_lcl_reg_0 => \bank_cntrl[0].bank0_n_22\,
      rd_wr_r_lcl_reg_1 => rd_wr_r_lcl_reg_0,
      req_bank_r(2 downto 0) => \^req_bank_r\(2 downto 0),
      req_bank_rdy_r_reg(0) => req_wr_r(1),
      req_bank_rdy_r_reg_0 => arb_mux0_n_24,
      req_bank_rdy_r_reg_1 => \bank_cntrl[3].bank0_n_30\,
      \req_col_r_reg[9]\(9 downto 0) => \bank_compare0/req_col_r\(9 downto 0),
      \req_col_r_reg[9]_0\(9 downto 0) => \req_col_r_reg[9]\(9 downto 0),
      \req_data_buf_addr_r_reg[3]\(3 downto 0) => req_data_buf_addr_r(3 downto 0),
      \req_data_buf_addr_r_reg[3]_0\(3 downto 0) => \req_data_buf_addr_r_reg[3]\(3 downto 0),
      req_periodic_rd_r(0) => req_periodic_rd_r(0),
      \req_row_r_lcl_reg[15]\(15) => \^req_row_r_lcl_reg[15]\(0),
      \req_row_r_lcl_reg[15]\(14 downto 0) => req_row_r(14 downto 0),
      req_wr_r_lcl0 => req_wr_r_lcl0,
      req_wr_r_lcl_reg => \bank_cntrl[0].bank0_n_19\,
      row(15 downto 0) => row(15 downto 0),
      row_cmd_wr(0) => row_cmd_wr(0),
      \rp_timer.rp_timer_r_reg[0]\(0) => sending_row(0),
      \rstdiv0_sync_r1_reg_rep__12\ => \rstdiv0_sync_r1_reg_rep__12_2\,
      \rtp_timer_r_reg[0]\ => \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[7]\,
      \rtp_timer_r_reg[1]\ => \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[8]\,
      \starve_limit_cntr_r_reg[0]\ => \^granted_col_r_reg\,
      wait_for_maint_r_lcl_reg => wait_for_maint_r,
      wait_for_maint_r_lcl_reg_0 => bank_common0_n_6,
      wait_for_maint_r_lcl_reg_1 => wait_for_maint_r_lcl_reg,
      was_wr => was_wr,
      wr_this_rank_r(0) => wr_this_rank_r(0)
    );
\bank_cntrl[1].bank0\: entity work.\mig_7series_nosysclock_mig_7series_v4_2_bank_cntrl__parameterized0\
     port map (
      CLK => CLK,
      D(0) => \maint_controller.maint_hit_busies_ns\(1),
      Q(1 downto 0) => sending_col(2 downto 1),
      accept_internal_r => accept_internal_r,
      act_this_rank_r(0) => act_this_rank_r(1),
      app_en_r2 => app_en_r2,
      app_hi_pri_r2 => app_hi_pri_r2,
      auto_pre_r => auto_pre_r_1,
      auto_pre_r_lcl_reg => auto_pre_r_lcl_reg,
      bank(2 downto 0) => bank(2 downto 0),
      bm_end_r1_reg => bm_end_r1_reg,
      bm_end_r1_reg_0 => \bank_cntrl[1].bank0_n_25\,
      \compute_tail.tail_r_lcl_reg\ => \bank_cntrl[3].bank0_n_28\,
      \compute_tail.tail_r_lcl_reg_0\ => bank_common0_n_17,
      \compute_tail.tail_r_lcl_reg_1\ => q_has_rd_r_reg_0,
      \compute_tail.tail_r_lcl_reg_2\ => \^periodic_rd_ack_r_lcl_reg\,
      demand_act_priority_r => \bank_state0/demand_act_priority_r_5\,
      demand_priority_r => \bank_state0/demand_priority_r_4\,
      demand_priority_r_0 => \bank_state0/demand_priority_r_12\,
      demand_priority_r_reg => \bank_cntrl[1].bank0_n_53\,
      demanded_prior_r => \bank_state0/demanded_prior_r_3\,
      demanded_prior_r_1 => \bank_state0/demanded_prior_r_11\,
      demanded_prior_r_reg => \bank_cntrl[1].bank0_n_52\,
      demanded_prior_r_reg_0 => \bank_cntrl[3].bank0_n_49\,
      \grant_r[3]_i_3__0\ => arb_mux0_n_82,
      \grant_r[3]_i_3__0_0\ => arb_mux0_n_80,
      \grant_r_reg[1]\ => \bank_cntrl[1].bank0_n_35\,
      granted_col_ns => \arb_row_col0/granted_col_ns\,
      granted_col_r_reg => \bank_cntrl[0].bank0_n_22\,
      granted_col_r_reg_0 => \bank_cntrl[3].bank0_n_21\,
      granted_col_r_reg_1 => \bank_cntrl[2].bank0_n_27\,
      granted_col_r_reg_2 => granted_col_r_reg_4,
      granted_col_r_reg_3 => arb_mux0_n_26,
      granted_col_r_reg_4 => granted_col_r_reg_5,
      granted_row_r_reg => \^generate_maint_cmds.insert_maint_r_lcl_reg\,
      granted_row_r_reg_0 => arb_mux0_n_86,
      head_r_lcl_reg(1) => bm_end(2),
      head_r_lcl_reg(0) => bm_end(0),
      head_r_lcl_reg_0 => bank_common0_n_16,
      head_r_lcl_reg_1 => bank_common0_n_14,
      head_r_lcl_reg_2 => \bank_cntrl[3].bank0_n_27\,
      hi_priority => hi_priority,
      idle_r(2 downto 1) => idle_r(3 downto 2),
      idle_r(0) => idle_r(0),
      idle_r_lcl_reg(0) => idle_r(1),
      idle_r_lcl_reg_0 => idle_r_lcl_reg_0,
      idle_r_lcl_reg_1 => \bank_cntrl[1].bank0_n_21\,
      idle_r_lcl_reg_2 => \bank_cntrl[1].bank0_n_33\,
      \maint_controller.maint_hit_busies_r_reg[1]\(0) => \maint_controller.maint_hit_busies_r\(1),
      \maint_controller.maint_hit_busies_r_reg[1]_0\ => \maint_controller.maint_hit_busies_r_reg[3]\,
      \maint_controller.maint_rdy\ => \maint_controller.maint_rdy\,
      \maint_controller.maint_rdy_r1_reg\ => bank_common0_n_12,
      \maint_controller.maint_rdy_r1_reg_0\(2 downto 1) => \maint_controller.maint_hit_busies_ns\(3 downto 2),
      \maint_controller.maint_rdy_r1_reg_0\(0) => \maint_controller.maint_hit_busies_ns\(0),
      maint_req_r => maint_req_r,
      ofs_rdy_r => \bank_state0/ofs_rdy_r_2\,
      ofs_rdy_r0 => \bank_state0/ofs_rdy_r0\,
      ofs_rdy_r_reg => periodic_rd_cntr_r_reg_0,
      \order_q_r_reg[0]\ => \bank_cntrl[0].bank0_n_26\,
      \order_q_r_reg[1]\ => \bank_cntrl[0].bank0_n_27\,
      ordered_r_lcl_reg(0) => ordered_r(1),
      p_15_in => \bank_state0/p_15_in\,
      pass_open_bank_r_lcl_reg => \^periodic_rd_cntr_r_reg\,
      pass_open_bank_r_lcl_reg_0 => \^maint_wip_r\,
      pass_open_bank_r_lcl_reg_1 => pass_open_bank_r_lcl_reg,
      periodic_rd_insert => periodic_rd_insert,
      pre_bm_end_r_reg => \bank_cntrl[1].bank0_n_19\,
      pre_bm_end_r_reg_0 => \bank_cntrl[1].bank0_n_31\,
      pre_passing_open_bank_r_reg => \bank_cntrl[1].bank0_n_34\,
      pre_wait_r_reg => \maint_controller.maint_wip_r_lcl_reg\,
      q_entry_ns(0) => \bank_queue0/q_entry_ns\(1),
      \q_entry_r[1]_i_7__0\ => \bank_cntrl[3].bank0_n_18\,
      \q_entry_r_reg[0]\ => \bank_cntrl[1].bank0_n_30\,
      \q_entry_r_reg[0]_0\ => \bank_cntrl[0].bank0_n_33\,
      \q_entry_r_reg[0]_1\ => \bank_cntrl[0].bank0_n_39\,
      q_has_rd_r_reg => q_has_rd_r_reg,
      q_has_rd_r_reg_0 => bank_common0_n_9,
      \ras_timer_r[2]_i_3__1\ => \bank_cntrl[2].bank0_n_34\,
      \ras_timer_r[2]_i_3__1_0\ => \bank_cntrl[0].bank0_n_34\,
      \ras_timer_r[2]_i_3__1_1\ => \bank_cntrl[3].bank0_n_29\,
      \ras_timer_r_reg[0]\ => \bank_cntrl[0].bank0_n_23\,
      \ras_timer_r_reg[0]_0\ => \bank_cntrl[2].bank0_n_28\,
      \ras_timer_r_reg[0]_1\ => \bank_cntrl[3].bank0_n_22\,
      \ras_timer_r_reg[1]\ => \bank_cntrl[1].bank0_n_24\,
      \ras_timer_r_reg[1]_0\ => \bank_cntrl[0].bank0_n_24\,
      \ras_timer_r_reg[1]_1\ => \bank_cntrl[2].bank0_n_29\,
      \ras_timer_r_reg[1]_2\ => \bank_cntrl[3].bank0_n_23\,
      \ras_timer_r_reg[2]\ => \bank_cntrl[1].bank0_n_26\,
      \ras_timer_r_reg[2]_0\ => \bank_cntrl[0].bank0_n_25\,
      \ras_timer_r_reg[2]_1\ => \bank_cntrl[3].bank0_n_24\,
      \ras_timer_r_reg[2]_2\ => \bank_cntrl[2].bank0_n_30\,
      ras_timer_zero_r_reg => arb_mux0_n_70,
      ras_timer_zero_r_reg_0 => arb_mux0_n_24,
      ras_timer_zero_r_reg_1 => ras_timer_zero_r_reg,
      \rb_hit_busies.rb_hit_busies_r_lcl_reg[2]\ => rb_hit_busy_r_reg_1,
      \rb_hit_busies.rb_hit_busies_r_lcl_reg[2]_0\ => \bank_cntrl[2].bank0_n_16\,
      \rb_hit_busies.rb_hit_busies_r_lcl_reg[3]\ => rb_hit_busy_r_reg_2,
      \rb_hit_busies.rb_hit_busies_r_lcl_reg[3]_0\ => \bank_cntrl[3].bank0_n_14\,
      \rb_hit_busies.rb_hit_busies_r_lcl_reg[4]\ => rb_hit_busy_r_reg,
      \rb_hit_busies.rb_hit_busies_r_lcl_reg[4]_0\ => \bank_cntrl[0].bank0_n_14\,
      rb_hit_busy_r(2 downto 1) => rb_hit_busy_r(3 downto 2),
      rb_hit_busy_r(0) => rb_hit_busy_r(0),
      rb_hit_busy_r_reg(0) => rb_hit_busy_r(1),
      rb_hit_busy_r_reg_0 => rb_hit_busy_r_reg_0,
      rd_this_rank_r(0) => rd_this_rank_r(1),
      rd_wr_r(0) => rd_wr_r(1),
      rd_wr_r_lcl_reg => \bank_cntrl[1].bank0_n_23\,
      rd_wr_r_lcl_reg_0 => rd_wr_r_lcl_reg_0,
      req_bank_r(2 downto 0) => \^req_bank_r\(5 downto 3),
      req_bank_rdy_r_reg => \bank_cntrl[0].bank0_n_19\,
      \req_col_r_reg[9]\(9 downto 0) => \bank_compare0/req_col_r_0\(9 downto 0),
      \req_col_r_reg[9]_0\(9 downto 0) => \req_col_r_reg[9]\(9 downto 0),
      \req_data_buf_addr_r_reg[3]\(3 downto 0) => req_data_buf_addr_r(7 downto 4),
      \req_data_buf_addr_r_reg[3]_0\(3 downto 0) => \req_data_buf_addr_r_reg[3]\(3 downto 0),
      req_periodic_rd_r(0) => req_periodic_rd_r(1),
      \req_row_r_lcl_reg[15]\(15) => \^req_row_r_lcl_reg[15]\(1),
      \req_row_r_lcl_reg[15]\(14 downto 0) => req_row_r(30 downto 16),
      req_wr_r_lcl0 => req_wr_r_lcl0,
      req_wr_r_lcl_reg(0) => req_wr_r(1),
      req_wr_r_lcl_reg_0 => \bank_cntrl[1].bank0_n_32\,
      row(15 downto 0) => row(15 downto 0),
      row_cmd_wr(0) => row_cmd_wr(1),
      row_hit_r_reg(0) => row_hit_r_reg(0),
      \rp_timer.rp_timer_r_reg[0]\(0) => sending_row(1),
      \rstdiv0_sync_r1_reg_rep__12\ => \^rstdiv0_sync_r1_reg_rep__12_1\,
      \rstdiv0_sync_r1_reg_rep__13\ => \bank_cntrl[1].bank0_n_15\,
      \rtp_timer_r_reg[0]\ => \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[7]\,
      \rtp_timer_r_reg[1]\ => \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[8]\,
      \starve_limit_cntr_r_reg[0]\ => \^granted_col_r_reg\,
      wait_for_maint_r_lcl_reg => wait_for_maint_r_0,
      wait_for_maint_r_lcl_reg_0 => bank_common0_n_6,
      wait_for_maint_r_lcl_reg_1 => wait_for_maint_r_lcl_reg_0,
      was_wr => was_wr,
      wr_this_rank_r(0) => wr_this_rank_r(1)
    );
\bank_cntrl[2].bank0\: entity work.\mig_7series_nosysclock_mig_7series_v4_2_bank_cntrl__parameterized1\
     port map (
      CLK => CLK,
      D(0) => \maint_controller.maint_hit_busies_ns\(2),
      Q(1 downto 0) => sending_col(2 downto 1),
      accept_internal_r => accept_internal_r,
      act_this_rank_r(0) => act_this_rank_r(2),
      app_en_r2 => app_en_r2,
      app_hi_pri_r2 => app_hi_pri_r2,
      auto_pre_r => auto_pre_r_9,
      auto_pre_r_lcl_reg => \bank_cntrl[2].bank0_n_26\,
      auto_pre_r_lcl_reg_0 => auto_pre_r_lcl_reg,
      bank(2 downto 0) => bank(2 downto 0),
      bm_end(0) => bm_end(0),
      bm_end_r1_reg => bm_end_r1_reg_0,
      bm_end_r1_reg_0 => \bank_cntrl[2].bank0_n_29\,
      col_wait_r_reg => \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[8]\,
      \compute_tail.tail_r_lcl_reg\ => \bank_cntrl[0].bank0_n_20\,
      \compute_tail.tail_r_lcl_reg_0\ => bank_common0_n_11,
      \compute_tail.tail_r_lcl_reg_1\ => \bank_cntrl[1].bank0_n_19\,
      \compute_tail.tail_r_lcl_reg_2\ => \bank_cntrl[3].bank0_n_18\,
      \compute_tail.tail_r_lcl_reg_3\ => q_has_rd_r_reg_0,
      \compute_tail.tail_r_lcl_reg_4\ => \^periodic_rd_ack_r_lcl_reg\,
      demand_act_priority_r => \bank_state0/demand_act_priority_r_13\,
      demand_priority_r => \bank_state0/demand_priority_r_12\,
      demand_priority_r_2 => \bank_state0/demand_priority_r_4\,
      demand_priority_r_reg => \bank_cntrl[2].bank0_n_51\,
      demanded_prior_r => \bank_state0/demanded_prior_r_11\,
      demanded_prior_r_3 => \bank_state0/demanded_prior_r_3\,
      demanded_prior_r_reg => \bank_cntrl[3].bank0_n_49\,
      granted_col_r_reg => granted_col_r_reg_4,
      granted_col_r_reg_0 => arb_mux0_n_27,
      granted_col_r_reg_1 => granted_col_r_reg_5,
      granted_row_ns => granted_row_ns,
      granted_row_r_reg => \bank_cntrl[3].bank0_n_31\,
      granted_row_r_reg_0 => \bank_cntrl[1].bank0_n_35\,
      granted_row_r_reg_1 => \bank_cntrl[0].bank0_n_40\,
      granted_row_r_reg_2 => arb_mux0_n_77,
      granted_row_r_reg_3 => arb_mux0_n_88,
      head_r_lcl_reg => \bank_cntrl[1].bank0_n_32\,
      head_r_lcl_reg_0 => bank_common0_n_16,
      head_r_lcl_reg_1 => bank_common0_n_14,
      head_r_lcl_reg_2 => \bank_cntrl[3].bank0_n_27\,
      hi_priority => hi_priority,
      idle_r(0) => idle_r(2),
      idle_r_lcl_reg => idle_r_lcl_reg_1,
      \maint_controller.maint_hit_busies_r_reg[2]\(0) => \maint_controller.maint_hit_busies_r\(2),
      \maint_controller.maint_hit_busies_r_reg[2]_0\ => \maint_controller.maint_hit_busies_r_reg[3]\,
      maint_req_r => maint_req_r,
      ofs_rdy_r => \bank_state0/ofs_rdy_r_10\,
      ofs_rdy_r0 => \bank_state0/ofs_rdy_r0_8\,
      ofs_rdy_r0_0 => \bank_state0/ofs_rdy_r0_7\,
      ofs_rdy_r0_1 => \bank_state0/ofs_rdy_r0\,
      ofs_rdy_r_reg(2) => rd_wr_r(3),
      ofs_rdy_r_reg(1 downto 0) => rd_wr_r(1 downto 0),
      ofs_rdy_r_reg_0(2 downto 0) => ofs_rdy_r_reg(2 downto 0),
      \order_q_r_reg[0]\ => \bank_cntrl[0].bank0_n_26\,
      \order_q_r_reg[1]\ => \bank_cntrl[0].bank0_n_27\,
      ordered_r_lcl_reg(0) => ordered_r(2),
      override_demand_ns => \bank_state0/override_demand_ns\,
      override_demand_r => \bank_state0/override_demand_r\,
      override_demand_r_reg => \bank_cntrl[2].bank0_n_23\,
      override_demand_r_reg_0 => \bank_cntrl[2].bank0_n_24\,
      pass_open_bank_r_lcl_reg => \^periodic_rd_cntr_r_reg\,
      pass_open_bank_r_lcl_reg_0 => \^maint_wip_r\,
      pass_open_bank_r_lcl_reg_1 => pass_open_bank_r_lcl_reg,
      periodic_rd_insert => periodic_rd_insert,
      phy_mc_cmd_full => phy_mc_cmd_full,
      phy_mc_cmd_full_r_reg => periodic_rd_cntr_r_reg_0,
      phy_mc_ctl_full => phy_mc_ctl_full,
      pre_bm_end_r_reg(0) => bm_end(2),
      pre_bm_end_r_reg_0 => \bank_cntrl[2].bank0_n_16\,
      pre_bm_end_r_reg_1 => \bank_cntrl[2].bank0_n_22\,
      pre_passing_open_bank_r_reg => \bank_cntrl[2].bank0_n_34\,
      pre_wait_r_reg => \maint_controller.maint_wip_r_lcl_reg\,
      \q_entry_r_reg[0]\ => \bank_cntrl[0].bank0_n_33\,
      \q_entry_r_reg[0]_0\ => \bank_cntrl[1].bank0_n_33\,
      \q_entry_r_reg[1]\ => \bank_cntrl[2].bank0_n_33\,
      \q_entry_r_reg[1]_0\ => \bank_cntrl[0].bank0_n_35\,
      \q_entry_r_reg[1]_1\ => \bank_cntrl[0].bank0_n_31\,
      q_has_rd_r_reg => q_has_rd_r_reg,
      q_has_rd_r_reg_0 => bank_common0_n_9,
      \ras_timer_r[2]_i_3__0\ => \bank_cntrl[3].bank0_n_29\,
      \ras_timer_r[2]_i_3__0_0\ => \bank_cntrl[0].bank0_n_34\,
      \ras_timer_r[2]_i_3__0_1\ => \bank_cntrl[1].bank0_n_34\,
      \ras_timer_r_reg[0]\ => \bank_cntrl[1].bank0_n_24\,
      \ras_timer_r_reg[0]_0\ => \bank_cntrl[0].bank0_n_23\,
      \ras_timer_r_reg[0]_1\ => \bank_cntrl[3].bank0_n_22\,
      \ras_timer_r_reg[1]\ => \bank_cntrl[2].bank0_n_28\,
      \ras_timer_r_reg[1]_0\ => \bank_cntrl[1].bank0_n_25\,
      \ras_timer_r_reg[1]_1\ => \bank_cntrl[3].bank0_n_23\,
      \ras_timer_r_reg[1]_2\ => \bank_cntrl[0].bank0_n_24\,
      \ras_timer_r_reg[2]\ => \bank_cntrl[2].bank0_n_30\,
      \ras_timer_r_reg[2]_0\ => \bank_cntrl[1].bank0_n_26\,
      \ras_timer_r_reg[2]_1\ => \bank_cntrl[0].bank0_n_25\,
      \ras_timer_r_reg[2]_2\ => \bank_cntrl[3].bank0_n_24\,
      ras_timer_zero_r_reg => arb_mux0_n_83,
      ras_timer_zero_r_reg_0 => ras_timer_zero_r_reg_0,
      \rb_hit_busies.rb_hit_busies_r_lcl_reg[3]\ => rb_hit_busy_r_reg_2,
      \rb_hit_busies.rb_hit_busies_r_lcl_reg[3]_0\ => \bank_cntrl[3].bank0_n_14\,
      \rb_hit_busies.rb_hit_busies_r_lcl_reg[4]\ => rb_hit_busy_r_reg,
      \rb_hit_busies.rb_hit_busies_r_lcl_reg[4]_0\ => \bank_cntrl[0].bank0_n_14\,
      \rb_hit_busies.rb_hit_busies_r_lcl_reg[5]\ => rb_hit_busy_r_reg_0,
      \rb_hit_busies.rb_hit_busies_r_lcl_reg[5]_0\ => \bank_cntrl[1].bank0_n_15\,
      rb_hit_busy_r(0) => rb_hit_busy_r(2),
      rb_hit_busy_r_reg => rb_hit_busy_r_reg_1,
      rd_this_rank_r(0) => rd_this_rank_r(2),
      rd_wr_r(0) => rd_wr_r(2),
      rd_wr_r_lcl_reg => \bank_cntrl[2].bank0_n_21\,
      rd_wr_r_lcl_reg_0 => \bank_cntrl[2].bank0_n_27\,
      rd_wr_r_lcl_reg_1 => rd_wr_r_lcl_reg_0,
      req_bank_r(2 downto 0) => \^req_bank_r\(8 downto 6),
      req_bank_rdy_r_reg => \bank_cntrl[0].bank0_n_19\,
      \req_col_r_reg[9]\(9 downto 0) => \bank_compare0/req_col_r_6\(9 downto 0),
      \req_col_r_reg[9]_0\(9 downto 0) => \req_col_r_reg[9]\(9 downto 0),
      \req_data_buf_addr_r_reg[3]\(3 downto 0) => req_data_buf_addr_r(11 downto 8),
      \req_data_buf_addr_r_reg[3]_0\(3 downto 0) => \req_data_buf_addr_r_reg[3]\(3 downto 0),
      req_periodic_rd_r(0) => req_periodic_rd_r(2),
      \req_row_r_lcl_reg[15]\(15) => \^req_row_r_lcl_reg[15]\(2),
      \req_row_r_lcl_reg[15]\(14 downto 0) => req_row_r(46 downto 32),
      req_wr_r(0) => req_wr_r(2),
      req_wr_r_lcl0 => req_wr_r_lcl0,
      row(15 downto 0) => row(15 downto 0),
      row_cmd_wr(0) => row_cmd_wr(2),
      row_hit_r_reg(0) => row_hit_r_reg_0(0),
      \rp_timer.rp_timer_r_reg[0]\(0) => sending_row(2),
      \rstdiv0_sync_r1_reg_rep__12\ => \^rstdiv0_sync_r1_reg_rep__12_0\,
      \rtp_timer_r_reg[0]\ => \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[7]\,
      \starve_limit_cntr_r_reg[0]\ => \^granted_col_r_reg\,
      wait_for_maint_r_lcl_reg => wait_for_maint_r_1,
      wait_for_maint_r_lcl_reg_0 => bank_common0_n_6,
      wait_for_maint_r_lcl_reg_1 => wait_for_maint_r_lcl_reg_1,
      was_wr => was_wr,
      wr_this_rank_r(0) => wr_this_rank_r(2)
    );
\bank_cntrl[3].bank0\: entity work.\mig_7series_nosysclock_mig_7series_v4_2_bank_cntrl__parameterized2\
     port map (
      CLK => CLK,
      D(0) => \maint_controller.maint_hit_busies_ns\(3),
      Q(2 downto 1) => sending_col(3 downto 2),
      Q(0) => sending_col(0),
      accept_internal_r => accept_internal_r,
      act_this_rank_r(0) => act_this_rank_r(3),
      app_en_r2 => app_en_r2,
      app_hi_pri_r2 => app_hi_pri_r2,
      auto_pre_r => auto_pre_r_15,
      auto_pre_r_lcl_reg => \bank_cntrl[3].bank0_n_31\,
      auto_pre_r_lcl_reg_0 => auto_pre_r_lcl_reg,
      bank(2 downto 0) => bank(2 downto 0),
      bm_end_r1_reg => bm_end_r1_reg_1,
      bm_end_r1_reg_0 => \bank_cntrl[3].bank0_n_23\,
      col_wait_r_reg => \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[8]\,
      \compute_tail.tail_r_lcl_reg\(1) => bm_end(2),
      \compute_tail.tail_r_lcl_reg\(0) => bm_end(0),
      \compute_tail.tail_r_lcl_reg_0\ => bank_common0_n_10,
      \compute_tail.tail_r_lcl_reg_1\ => q_has_rd_r_reg_0,
      \compute_tail.tail_r_lcl_reg_2\ => \^periodic_rd_ack_r_lcl_reg\,
      demand_act_priority_r => \bank_state0/demand_act_priority_r_20\,
      demand_priority_r => \bank_state0/demand_priority_r_18\,
      demand_priority_r_0 => \bank_state0/demand_priority_r\,
      demand_priority_r_reg => \bank_cntrl[3].bank0_n_48\,
      demanded_prior_r => \bank_state0/demanded_prior_r_17\,
      demanded_prior_r_1 => \bank_state0/demanded_prior_r\,
      demanded_prior_r_reg => \bank_cntrl[3].bank0_n_49\,
      demanded_prior_r_reg_0 => \bank_cntrl[1].bank0_n_52\,
      granted_col_r_reg => granted_col_r_reg_4,
      granted_col_r_reg_0 => arb_mux0_n_25,
      granted_col_r_reg_1 => granted_col_r_reg_5,
      granted_row_r_reg => arb_mux0_n_79,
      granted_row_r_reg_0 => arb_mux0_n_85,
      \head_r_lcl_i_2__0\ => \bank_cntrl[1].bank0_n_19\,
      \head_r_lcl_i_3__2\(2 downto 0) => rb_hit_busy_r(2 downto 0),
      head_r_lcl_reg => \bank_cntrl[1].bank0_n_31\,
      head_r_lcl_reg_0 => bank_common0_n_16,
      head_r_lcl_reg_1 => bank_common0_n_14,
      hi_priority => hi_priority,
      idle_r(0) => idle_r(3),
      idle_r_lcl_reg => idle_r_lcl_reg_2,
      \maint_controller.maint_hit_busies_r_reg[3]\(0) => \maint_controller.maint_hit_busies_r\(3),
      \maint_controller.maint_hit_busies_r_reg[3]_0\ => \maint_controller.maint_hit_busies_r_reg[3]\,
      maint_req_r => maint_req_r,
      ofs_rdy_r => \bank_state0/ofs_rdy_r_16\,
      ofs_rdy_r0 => \bank_state0/ofs_rdy_r0_7\,
      ofs_rdy_r_reg => periodic_rd_cntr_r_reg_0,
      \order_q_r_reg[0]\ => \bank_cntrl[0].bank0_n_26\,
      \order_q_r_reg[1]\ => \bank_cntrl[0].bank0_n_27\,
      ordered_r_lcl_reg(0) => ordered_r(3),
      override_demand_r => \bank_state0/override_demand_r\,
      override_demand_r_reg => \bank_cntrl[3].bank0_n_20\,
      p_15_in => \bank_state0/p_15_in_19\,
      pass_open_bank_r_lcl_reg => \^periodic_rd_cntr_r_reg\,
      pass_open_bank_r_lcl_reg_0 => \^maint_wip_r\,
      pass_open_bank_r_lcl_reg_1 => pass_open_bank_r_lcl_reg,
      periodic_rd_insert => periodic_rd_insert,
      pre_bm_end_r_reg => \bank_cntrl[3].bank0_n_18\,
      pre_bm_end_r_reg_0 => \bank_cntrl[3].bank0_n_28\,
      pre_passing_open_bank_r_reg => \bank_cntrl[3].bank0_n_29\,
      pre_wait_r_reg => \maint_controller.maint_wip_r_lcl_reg\,
      \q_entry_r_reg[0]\ => \bank_cntrl[0].bank0_n_33\,
      \q_entry_r_reg[0]_0\ => \bank_cntrl[0].bank0_n_38\,
      \q_entry_r_reg[1]\ => \bank_cntrl[0].bank0_n_36\,
      \q_entry_r_reg[1]_0\ => \bank_cntrl[0].bank0_n_37\,
      q_has_rd_r_reg => q_has_rd_r_reg,
      q_has_rd_r_reg_0 => bank_common0_n_9,
      \ras_timer_r[2]_i_3\ => \bank_cntrl[1].bank0_n_34\,
      \ras_timer_r[2]_i_3_0\ => \bank_cntrl[0].bank0_n_34\,
      \ras_timer_r[2]_i_3_1\ => \bank_cntrl[2].bank0_n_34\,
      \ras_timer_r_reg[0]\ => \bank_cntrl[3].bank0_n_24\,
      \ras_timer_r_reg[0]_0\ => \bank_cntrl[2].bank0_n_28\,
      \ras_timer_r_reg[0]_1\ => \bank_cntrl[1].bank0_n_24\,
      \ras_timer_r_reg[0]_2\ => \bank_cntrl[0].bank0_n_23\,
      \ras_timer_r_reg[1]\ => \bank_cntrl[3].bank0_n_22\,
      \ras_timer_r_reg[1]_0\ => \bank_cntrl[2].bank0_n_29\,
      \ras_timer_r_reg[1]_1\ => \bank_cntrl[0].bank0_n_24\,
      \ras_timer_r_reg[1]_2\ => \bank_cntrl[1].bank0_n_25\,
      \ras_timer_r_reg[2]\ => \bank_cntrl[2].bank0_n_30\,
      \ras_timer_r_reg[2]_0\ => \bank_cntrl[0].bank0_n_25\,
      \ras_timer_r_reg[2]_1\ => \bank_cntrl[1].bank0_n_26\,
      ras_timer_zero_r_reg => arb_mux0_n_82,
      ras_timer_zero_r_reg_0 => ras_timer_zero_r_reg_1,
      \rb_hit_busies.rb_hit_busies_r_lcl_reg[4]\ => rb_hit_busy_r_reg,
      \rb_hit_busies.rb_hit_busies_r_lcl_reg[4]_0\ => \bank_cntrl[0].bank0_n_14\,
      \rb_hit_busies.rb_hit_busies_r_lcl_reg[5]\ => rb_hit_busy_r_reg_0,
      \rb_hit_busies.rb_hit_busies_r_lcl_reg[5]_0\ => \bank_cntrl[1].bank0_n_15\,
      \rb_hit_busies.rb_hit_busies_r_lcl_reg[6]\ => rb_hit_busy_r_reg_1,
      \rb_hit_busies.rb_hit_busies_r_lcl_reg[6]_0\ => \bank_cntrl[2].bank0_n_16\,
      rb_hit_busy_r(0) => rb_hit_busy_r(3),
      rb_hit_busy_r_reg => \bank_cntrl[3].bank0_n_27\,
      rb_hit_busy_r_reg_0 => rb_hit_busy_r_reg_2,
      rd_this_rank_r(0) => rd_this_rank_r(3),
      rd_wr_r(0) => rd_wr_r(2),
      rd_wr_r_lcl_reg(0) => rd_wr_r(3),
      rd_wr_r_lcl_reg_0 => \bank_cntrl[3].bank0_n_21\,
      rd_wr_r_lcl_reg_1 => \bank_cntrl[3].bank0_n_30\,
      rd_wr_r_lcl_reg_2 => rd_wr_r_lcl_reg_0,
      req_bank_r(2 downto 0) => \^req_bank_r\(11 downto 9),
      req_bank_rdy_r_i_2(0) => req_wr_r(2),
      req_bank_rdy_r_reg => \bank_cntrl[0].bank0_n_19\,
      \req_col_r_reg[9]\(9 downto 0) => \bank_compare0/req_col_r_14\(9 downto 0),
      \req_col_r_reg[9]_0\(9 downto 0) => \req_col_r_reg[9]\(9 downto 0),
      \req_data_buf_addr_r_reg[3]\(3 downto 0) => req_data_buf_addr_r(15 downto 12),
      \req_data_buf_addr_r_reg[3]_0\(3 downto 0) => \req_data_buf_addr_r_reg[3]\(3 downto 0),
      req_periodic_rd_r(0) => req_periodic_rd_r(3),
      \req_row_r_lcl_reg[15]\(15) => \^req_row_r_lcl_reg[15]\(3),
      \req_row_r_lcl_reg[15]\(14 downto 0) => req_row_r(62 downto 48),
      req_wr_r_lcl0 => req_wr_r_lcl0,
      row(15 downto 0) => row(15 downto 0),
      row_cmd_wr(0) => row_cmd_wr(3),
      row_hit_r_reg(0) => row_hit_r_reg_1(0),
      \rp_timer.rp_timer_r_reg[0]\(0) => sending_row(3),
      \rstdiv0_sync_r1_reg_rep__12\ => \^rstdiv0_sync_r1_reg_rep__12\,
      \rstdiv0_sync_r1_reg_rep__13\ => \bank_cntrl[3].bank0_n_14\,
      \rtp_timer_r_reg[0]\ => \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[7]\,
      \starve_limit_cntr_r_reg[0]\ => arb_mux0_n_84,
      wait_for_maint_r_lcl_reg => wait_for_maint_r_2,
      wait_for_maint_r_lcl_reg_0 => bank_common0_n_6,
      wait_for_maint_r_lcl_reg_1 => wait_for_maint_r_lcl_reg_2,
      was_wr => was_wr,
      wr_this_rank_r(0) => wr_this_rank_r(3)
    );
bank_common0: entity work.mig_7series_nosysclock_mig_7series_v4_2_bank_common
     port map (
      CLK => CLK,
      D(3 downto 0) => \maint_controller.maint_hit_busies_ns\(3 downto 0),
      Q(0) => Q(0),
      accept_internal_r => accept_internal_r,
      accept_internal_r_reg_0 => bank_common0_n_14,
      accept_ns => accept_ns,
      app_en_r2 => app_en_r2,
      app_en_r2_reg => bank_common0_n_10,
      app_en_r2_reg_0 => bank_common0_n_11,
      app_en_r2_reg_1 => bank_common0_n_17,
      app_en_r2_reg_2 => bank_common0_n_18,
      \generate_maint_cmds.insert_maint_r_lcl_reg_0\ => \^generate_maint_cmds.insert_maint_r_lcl_reg\,
      idle_r(3 downto 0) => idle_r(3 downto 0),
      idle_r_lcl_reg => bank_common0_n_8,
      idle_r_lcl_reg_0 => bank_common0_n_16,
      \maint_controller.maint_hit_busies_r_reg[3]_0\(3 downto 0) => \maint_controller.maint_hit_busies_r\(3 downto 0),
      \maint_controller.maint_rdy\ => \maint_controller.maint_rdy\,
      \maint_controller.maint_wip_r_lcl_reg_0\ => \^maint_wip_r\,
      \maint_controller.maint_wip_r_lcl_reg_1\ => bank_common0_n_12,
      \maint_controller.maint_wip_r_lcl_reg_2\ => \maint_controller.maint_wip_r_lcl_reg\,
      maint_req_r => maint_req_r,
      maint_srx_r => maint_srx_r,
      maint_zq_r => maint_zq_r,
      p_9_in => p_9_in,
      periodic_rd_ack_r_lcl_reg_0 => \^periodic_rd_ack_r_lcl_reg\,
      periodic_rd_ack_r_lcl_reg_1 => bank_common0_n_9,
      periodic_rd_cntr_r_reg_0 => \^periodic_rd_cntr_r_reg\,
      periodic_rd_cntr_r_reg_1 => periodic_rd_cntr_r_reg_0,
      periodic_rd_cntr_r_reg_2 => periodic_rd_cntr_r_reg_1,
      periodic_rd_insert => periodic_rd_insert,
      q_has_rd_r_reg => q_has_rd_r_reg_0,
      rb_hit_busy_r(3 downto 0) => rb_hit_busy_r(3 downto 0),
      \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[0]_0\(0) => \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[0]\(0),
      \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[1]_0\ => \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[1]\,
      \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[3]_0\ => \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[3]\,
      \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[5]_0\ => \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[5]\,
      \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[5]_1\ => \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[5]_0\,
      \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[7]_0\ => \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[7]\,
      \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[8]_0\ => \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[8]_0\,
      \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[8]_1\ => \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[8]\,
      \rstdiv0_sync_r1_reg_rep__13\ => bank_common0_n_6,
      was_wr => was_wr,
      was_wr0 => was_wr0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity mig_7series_nosysclock_mig_7series_v4_2_ddr_mc_phy is
  port (
    \dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]\ : out STD_LOGIC;
    \rd_ptr_timing_reg[1]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    A_rst_primitives_reg : out STD_LOGIC;
    A_rst_primitives_reg_0 : out STD_LOGIC;
    mem_dq_out : out STD_LOGIC_VECTOR ( 33 downto 0 );
    mem_dq_ts : out STD_LOGIC_VECTOR ( 8 downto 0 );
    mem_dqs_out : out STD_LOGIC;
    mem_dqs_ts : out STD_LOGIC;
    ddr3_ila_rdpath : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \rd_ptr_reg[0]\ : out STD_LOGIC;
    \rd_ptr_reg[1]\ : out STD_LOGIC;
    \rd_ptr_reg[2]\ : out STD_LOGIC;
    \rd_ptr_reg[3]\ : out STD_LOGIC;
    \rd_ptr_reg[0]_0\ : out STD_LOGIC;
    \rd_ptr_reg[1]_0\ : out STD_LOGIC;
    \rd_ptr_reg[2]_0\ : out STD_LOGIC;
    \rd_ptr_reg[3]_0\ : out STD_LOGIC;
    \rd_ptr_reg[0]_1\ : out STD_LOGIC;
    \rd_ptr_reg[1]_1\ : out STD_LOGIC;
    \rd_ptr_reg[2]_1\ : out STD_LOGIC;
    \rd_ptr_reg[3]_1\ : out STD_LOGIC;
    phy_mc_ctl_full : out STD_LOGIC;
    ref_dll_lock : out STD_LOGIC;
    idelay_ld_rst : out STD_LOGIC;
    \pi_counter_read_val_reg[5]\ : out STD_LOGIC;
    \pi_counter_read_val_reg[4]\ : out STD_LOGIC;
    \pi_counter_read_val_reg[3]\ : out STD_LOGIC;
    \pi_counter_read_val_reg[2]\ : out STD_LOGIC;
    \pi_counter_read_val_reg[1]\ : out STD_LOGIC;
    \pi_counter_read_val_reg[0]\ : out STD_LOGIC;
    ddr_ck_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    D : out STD_LOGIC_VECTOR ( 10 downto 0 );
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[10]\ : out STD_LOGIC;
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[8]\ : out STD_LOGIC;
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[18]\ : out STD_LOGIC;
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[16]\ : out STD_LOGIC;
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[34]\ : out STD_LOGIC;
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[32]\ : out STD_LOGIC;
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[42]\ : out STD_LOGIC;
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[40]\ : out STD_LOGIC;
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[50]\ : out STD_LOGIC;
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[48]\ : out STD_LOGIC;
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[26]\ : out STD_LOGIC;
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[24]\ : out STD_LOGIC;
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[2]\ : out STD_LOGIC;
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[0]\ : out STD_LOGIC;
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[58]\ : out STD_LOGIC;
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[56]\ : out STD_LOGIC;
    \ddr3_vio_sync_out[9]\ : out STD_LOGIC;
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[11]\ : out STD_LOGIC;
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[9]\ : out STD_LOGIC;
    \ddr3_vio_sync_out[9]_0\ : out STD_LOGIC;
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[19]\ : out STD_LOGIC;
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[17]\ : out STD_LOGIC;
    \ddr3_vio_sync_out[9]_1\ : out STD_LOGIC;
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[51]\ : out STD_LOGIC;
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[49]\ : out STD_LOGIC;
    \ddr3_vio_sync_out[9]_2\ : out STD_LOGIC;
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[3]\ : out STD_LOGIC;
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[1]\ : out STD_LOGIC;
    \ddr3_vio_sync_out[9]_3\ : out STD_LOGIC;
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[59]\ : out STD_LOGIC;
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[57]\ : out STD_LOGIC;
    \ddr3_vio_sync_out[9]_4\ : out STD_LOGIC;
    \ddr3_vio_sync_out[9]_5\ : out STD_LOGIC;
    \ddr3_vio_sync_out[9]_6\ : out STD_LOGIC;
    \ddr3_vio_sync_out[9]_7\ : out STD_LOGIC;
    \ddr3_vio_sync_out[9]_8\ : out STD_LOGIC;
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[25]\ : out STD_LOGIC;
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[27]\ : out STD_LOGIC;
    \ddr3_vio_sync_out[9]_9\ : out STD_LOGIC;
    \ddr3_vio_sync_out[9]_10\ : out STD_LOGIC;
    \ddr3_vio_sync_out[9]_11\ : out STD_LOGIC;
    \ddr3_vio_sync_out[9]_12\ : out STD_LOGIC;
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[41]\ : out STD_LOGIC;
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[43]\ : out STD_LOGIC;
    \ddr3_vio_sync_out[9]_13\ : out STD_LOGIC;
    \ddr3_vio_sync_out[9]_14\ : out STD_LOGIC;
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[33]\ : out STD_LOGIC;
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[35]\ : out STD_LOGIC;
    \ddr3_vio_sync_out[9]_15\ : out STD_LOGIC;
    \ddr3_vio_sync_out[9]_16\ : out STD_LOGIC;
    \ddr3_vio_sync_out[9]_17\ : out STD_LOGIC;
    \ddr3_vio_sync_out[9]_18\ : out STD_LOGIC;
    \ddr3_vio_sync_out[9]_19\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 59 downto 0 );
    \my_empty_reg[4]_rep\ : out STD_LOGIC;
    \not_strict_mode.rd_buf_we\ : out STD_LOGIC;
    \my_empty_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    ADDRA : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \my_empty_reg[1]\ : out STD_LOGIC;
    init_complete_r1_timing_reg : out STD_LOGIC;
    \my_empty_reg[1]_0\ : out STD_LOGIC;
    \my_empty_reg[1]_1\ : out STD_LOGIC;
    \my_empty_reg[1]_2\ : out STD_LOGIC;
    \dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_0\ : out STD_LOGIC;
    \dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_1\ : out STD_LOGIC;
    \pi_counter_read_val_reg[5]_0\ : out STD_LOGIC;
    phy_rddata_en : out STD_LOGIC;
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[59]_0\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \entry_cnt_reg[4]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    wr_en_1 : out STD_LOGIC;
    phy_mc_cmd_full : out STD_LOGIC;
    wr_en_2 : out STD_LOGIC;
    wr_en_3 : out STD_LOGIC;
    \mcGo_r_reg[15]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \wr_ptr_reg[0]\ : out STD_LOGIC;
    wr_ptr : out STD_LOGIC_VECTOR ( 0 to 0 );
    \wr_ptr_reg[3]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \wr_ptr_reg[3]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \wr_ptr_reg[3]_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    dbg_po_counter_read_val : out STD_LOGIC_VECTOR ( 8 downto 0 );
    \rd_ptr_reg[3]_2\ : out STD_LOGIC_VECTOR ( 19 downto 0 );
    wr_en : out STD_LOGIC;
    CLK : in STD_LOGIC;
    \input_[7].iserdes_dq_.iserdesdq\ : in STD_LOGIC;
    mem_dq_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    idelay_inc : in STD_LOGIC;
    LD0 : in STD_LOGIC;
    CLKB0 : in STD_LOGIC;
    \pi_dqs_found_lanes_r1_reg[0]\ : in STD_LOGIC;
    \pi_dqs_found_lanes_r1_reg[0]_0\ : in STD_LOGIC;
    \pi_dqs_found_lanes_r1_reg[0]_1\ : in STD_LOGIC;
    \pi_dqs_found_lanes_r1_reg[0]_2\ : in STD_LOGIC;
    freq_refclk : in STD_LOGIC;
    mem_refclk : in STD_LOGIC;
    in_dqs : in STD_LOGIC;
    \pi_dqs_found_lanes_r1_reg[0]_3\ : in STD_LOGIC;
    sync_pulse : in STD_LOGIC;
    COUNTERLOADVAL : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \po_counter_read_val_reg[8]\ : in STD_LOGIC;
    \po_counter_read_val_reg[8]_0\ : in STD_LOGIC;
    \po_counter_read_val_reg[8]_1\ : in STD_LOGIC;
    \po_counter_read_val_reg[8]_2\ : in STD_LOGIC;
    D0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    D1 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    D2 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    D3 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    D4 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    D5 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    D6 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    D7 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    D9 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ififo_rst_reg0 : in STD_LOGIC;
    ofifo_rst_reg0 : in STD_LOGIC;
    \po_counter_read_val_reg[8]_3\ : in STD_LOGIC;
    \po_counter_read_val_reg[8]_4\ : in STD_LOGIC;
    \po_counter_read_val_reg[8]_5\ : in STD_LOGIC;
    \po_counter_read_val_reg[8]_6\ : in STD_LOGIC;
    \po_counter_read_val_reg[8]_7\ : in STD_LOGIC;
    \my_full_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \my_full_reg[3]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \my_full_reg[3]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \po_counter_read_val_reg[8]_8\ : in STD_LOGIC;
    \po_counter_read_val_reg[8]_9\ : in STD_LOGIC;
    \po_counter_read_val_reg[8]_10\ : in STD_LOGIC;
    \po_counter_read_val_reg[8]_11\ : in STD_LOGIC;
    \po_counter_read_val_reg[8]_12\ : in STD_LOGIC;
    \rd_ptr_reg[3]_3\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \rd_ptr_reg[3]_4\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \rd_ptr_reg[3]_5\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \rd_ptr_reg[3]_6\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \rd_ptr_reg[3]_7\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \rd_ptr_reg[3]_8\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \rd_ptr_reg[3]_9\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \rd_ptr_reg[3]_10\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    D8 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \rd_ptr_reg[3]_11\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    mux_cmd_wren : in STD_LOGIC;
    pll_locked : in STD_LOGIC;
    phy_read_calib : in STD_LOGIC;
    rstdiv0_sync_r1 : in STD_LOGIC;
    phy_write_calib : in STD_LOGIC;
    PHYCTLWD : in STD_LOGIC_VECTOR ( 10 downto 0 );
    RST0 : in STD_LOGIC;
    rst_out_reg : in STD_LOGIC;
    \pi_counter_read_val_reg[5]_1\ : in STD_LOGIC;
    \po_counter_read_val_reg[8]_13\ : in STD_LOGIC;
    \po_counter_read_val_reg[8]_14\ : in STD_LOGIC;
    \po_counter_read_val_reg[8]_15\ : in STD_LOGIC;
    \po_counter_read_val_reg[8]_16\ : in STD_LOGIC;
    \po_counter_read_val_reg[8]_17\ : in STD_LOGIC;
    \rd_ptr_reg[3]_12\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \rd_ptr_reg[3]_13\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \rd_ptr_reg[3]_14\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \rd_ptr_reg[3]_15\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \rd_ptr_reg[3]_16\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ddr3_vio_sync_out : in STD_LOGIC_VECTOR ( 2 downto 0 );
    mem_out : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \not_strict_mode.status_ram.rd_buf_we_r1_reg\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : in STD_LOGIC;
    ram_init_done_r : in STD_LOGIC;
    \read_fifo.fifo_out_data_r_reg[6]\ : in STD_LOGIC;
    \read_fifo.tail_r_reg\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \wr_ptr_timing_reg[0]\ : in STD_LOGIC;
    calib_cmd_wren : in STD_LOGIC;
    mux_wrdata_en : in STD_LOGIC;
    mc_wrdata_en : in STD_LOGIC;
    \my_empty_reg[6]\ : in STD_LOGIC;
    calib_wrdata_en : in STD_LOGIC;
    \wr_ptr_timing_reg[0]_0\ : in STD_LOGIC;
    DOC : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \not_strict_mode.app_rd_data_reg[0]\ : in STD_LOGIC;
    DOB : in STD_LOGIC_VECTOR ( 1 downto 0 );
    DOA : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \not_strict_mode.app_rd_data_reg[7]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \not_strict_mode.app_rd_data_reg[9]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \not_strict_mode.app_rd_data_reg[11]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \not_strict_mode.app_rd_data_reg[13]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \not_strict_mode.app_rd_data_reg[15]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \not_strict_mode.app_rd_data_reg[17]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \not_strict_mode.app_rd_data_reg[19]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \not_strict_mode.app_rd_data_reg[21]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \not_strict_mode.app_rd_data_reg[23]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \not_strict_mode.app_rd_data_reg[25]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \not_strict_mode.app_rd_data_reg[27]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \not_strict_mode.app_rd_data_reg[29]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \not_strict_mode.app_rd_data_reg[31]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    out_fifo : in STD_LOGIC_VECTOR ( 3 downto 0 );
    mc_cas_n : in STD_LOGIC_VECTOR ( 0 to 0 );
    phy_dout : in STD_LOGIC_VECTOR ( 14 downto 0 );
    calib_sel : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of mig_7series_nosysclock_mig_7series_v4_2_ddr_mc_phy : entity is "mig_7series_v4_2_ddr_mc_phy";
end mig_7series_nosysclock_mig_7series_v4_2_ddr_mc_phy;

architecture STRUCTURE of mig_7series_nosysclock_mig_7series_v4_2_ddr_mc_phy is
  signal mcGo_w : STD_LOGIC_VECTOR ( 0 to 0 );
  signal p_0_in : STD_LOGIC_VECTOR ( 15 downto 1 );
begin
\ddr_phy_4lanes_0.u_ddr_phy_4lanes\: entity work.mig_7series_nosysclock_mig_7series_v4_2_ddr_phy_4lanes
     port map (
      ADDRA(1 downto 0) => ADDRA(1 downto 0),
      A_rst_primitives_reg_0 => A_rst_primitives_reg,
      A_rst_primitives_reg_1 => A_rst_primitives_reg_0,
      CLK => CLK,
      CLKB0 => CLKB0,
      COUNTERLOADVAL(5 downto 0) => COUNTERLOADVAL(5 downto 0),
      D(0) => mcGo_w(0),
      D0(3 downto 0) => D0(3 downto 0),
      D1(3 downto 0) => D1(3 downto 0),
      D2(3 downto 0) => D2(3 downto 0),
      D3(3 downto 0) => D3(3 downto 0),
      D4(3 downto 0) => D4(3 downto 0),
      D5(3 downto 0) => D5(3 downto 0),
      D6(3 downto 0) => D6(3 downto 0),
      D7(3 downto 0) => D7(3 downto 0),
      D8(3 downto 0) => D8(3 downto 0),
      D9(3 downto 0) => D9(3 downto 0),
      DOA(1 downto 0) => DOA(1 downto 0),
      DOB(1 downto 0) => DOB(1 downto 0),
      DOC(1 downto 0) => DOC(1 downto 0),
      LD0 => LD0,
      PHYCTLWD(10 downto 0) => PHYCTLWD(10 downto 0),
      Q(59 downto 0) => Q(59 downto 0),
      RST0 => RST0,
      calib_cmd_wren => calib_cmd_wren,
      calib_sel(1 downto 0) => calib_sel(1 downto 0),
      calib_wrdata_en => calib_wrdata_en,
      dbg_po_counter_read_val(8 downto 0) => dbg_po_counter_read_val(8 downto 0),
      ddr3_ila_rdpath(1 downto 0) => ddr3_ila_rdpath(1 downto 0),
      ddr3_vio_sync_out(2 downto 0) => ddr3_vio_sync_out(2 downto 0),
      \ddr3_vio_sync_out[11]\(10 downto 0) => D(10 downto 0),
      \ddr3_vio_sync_out[9]\ => \ddr3_vio_sync_out[9]\,
      \ddr3_vio_sync_out[9]_0\ => \ddr3_vio_sync_out[9]_0\,
      \ddr3_vio_sync_out[9]_1\ => \ddr3_vio_sync_out[9]_1\,
      \ddr3_vio_sync_out[9]_10\ => \ddr3_vio_sync_out[9]_10\,
      \ddr3_vio_sync_out[9]_11\ => \ddr3_vio_sync_out[9]_11\,
      \ddr3_vio_sync_out[9]_12\ => \ddr3_vio_sync_out[9]_12\,
      \ddr3_vio_sync_out[9]_13\ => \ddr3_vio_sync_out[9]_13\,
      \ddr3_vio_sync_out[9]_14\ => \ddr3_vio_sync_out[9]_14\,
      \ddr3_vio_sync_out[9]_15\ => \ddr3_vio_sync_out[9]_15\,
      \ddr3_vio_sync_out[9]_16\ => \ddr3_vio_sync_out[9]_16\,
      \ddr3_vio_sync_out[9]_17\ => \ddr3_vio_sync_out[9]_17\,
      \ddr3_vio_sync_out[9]_18\ => \ddr3_vio_sync_out[9]_18\,
      \ddr3_vio_sync_out[9]_19\ => \ddr3_vio_sync_out[9]_19\,
      \ddr3_vio_sync_out[9]_2\ => \ddr3_vio_sync_out[9]_2\,
      \ddr3_vio_sync_out[9]_3\ => \ddr3_vio_sync_out[9]_3\,
      \ddr3_vio_sync_out[9]_4\ => \ddr3_vio_sync_out[9]_4\,
      \ddr3_vio_sync_out[9]_5\ => \ddr3_vio_sync_out[9]_5\,
      \ddr3_vio_sync_out[9]_6\ => \ddr3_vio_sync_out[9]_6\,
      \ddr3_vio_sync_out[9]_7\ => \ddr3_vio_sync_out[9]_7\,
      \ddr3_vio_sync_out[9]_8\ => \ddr3_vio_sync_out[9]_8\,
      \ddr3_vio_sync_out[9]_9\ => \ddr3_vio_sync_out[9]_9\,
      ddr_ck_out(1 downto 0) => ddr_ck_out(1 downto 0),
      \dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]\ => \dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]\,
      \dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_0\ => \dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_0\,
      \dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_1\ => \dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_1\,
      \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[0]\ => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[0]\,
      \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[10]\ => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[10]\,
      \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[11]\ => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[11]\,
      \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[16]\ => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[16]\,
      \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[17]\ => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[17]\,
      \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[18]\ => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[18]\,
      \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[19]\ => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[19]\,
      \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[1]\ => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[1]\,
      \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[24]\ => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[24]\,
      \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[25]\ => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[25]\,
      \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[26]\ => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[26]\,
      \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[27]\ => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[27]\,
      \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[2]\ => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[2]\,
      \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[32]\ => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[32]\,
      \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[33]\ => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[33]\,
      \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[34]\ => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[34]\,
      \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[35]\ => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[35]\,
      \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[3]\ => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[3]\,
      \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[40]\ => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[40]\,
      \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[41]\ => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[41]\,
      \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[42]\ => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[42]\,
      \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[43]\ => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[43]\,
      \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[48]\ => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[48]\,
      \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[49]\ => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[49]\,
      \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[50]\ => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[50]\,
      \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[51]\ => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[51]\,
      \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[56]\ => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[56]\,
      \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[57]\ => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[57]\,
      \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[58]\ => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[58]\,
      \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[59]\ => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[59]\,
      \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[59]_0\(31 downto 0) => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[59]_0\(31 downto 0),
      \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[8]\ => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[8]\,
      \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[9]\ => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[9]\,
      \entry_cnt_reg[4]\(2 downto 0) => \entry_cnt_reg[4]\(2 downto 0),
      freq_refclk => freq_refclk,
      idelay_inc => idelay_inc,
      idelay_ld_rst => idelay_ld_rst,
      ififo_rst_reg0 => ififo_rst_reg0,
      in_dqs => in_dqs,
      init_complete_r1_timing_reg => init_complete_r1_timing_reg,
      \input_[7].iserdes_dq_.iserdesdq\ => \input_[7].iserdes_dq_.iserdesdq\,
      mc_cas_n(0) => mc_cas_n(0),
      mc_wrdata_en => mc_wrdata_en,
      mem_dq_in(7 downto 0) => mem_dq_in(7 downto 0),
      mem_dq_out(33 downto 0) => mem_dq_out(33 downto 0),
      mem_dq_ts(8 downto 0) => mem_dq_ts(8 downto 0),
      mem_dqs_out => mem_dqs_out,
      mem_dqs_ts => mem_dqs_ts,
      mem_out(31 downto 0) => mem_out(31 downto 0),
      mem_refclk => mem_refclk,
      mux_cmd_wren => mux_cmd_wren,
      mux_wrdata_en => mux_wrdata_en,
      \my_empty_reg[0]\(0) => \my_empty_reg[0]\(0),
      \my_empty_reg[1]\ => \my_empty_reg[1]\,
      \my_empty_reg[1]_0\ => \my_empty_reg[1]_0\,
      \my_empty_reg[1]_1\ => \my_empty_reg[1]_1\,
      \my_empty_reg[1]_2\ => \my_empty_reg[1]_2\,
      \my_empty_reg[4]_rep\ => \my_empty_reg[4]_rep\,
      \my_empty_reg[6]\ => \my_empty_reg[6]\,
      \my_full_reg[3]\(3 downto 0) => \my_full_reg[3]\(3 downto 0),
      \my_full_reg[3]_0\(7 downto 0) => \my_full_reg[3]_0\(7 downto 0),
      \my_full_reg[3]_1\(3 downto 0) => \my_full_reg[3]_1\(3 downto 0),
      \not_strict_mode.app_rd_data_reg[0]\ => \not_strict_mode.app_rd_data_reg[0]\,
      \not_strict_mode.app_rd_data_reg[11]\(1 downto 0) => \not_strict_mode.app_rd_data_reg[11]\(1 downto 0),
      \not_strict_mode.app_rd_data_reg[13]\(1 downto 0) => \not_strict_mode.app_rd_data_reg[13]\(1 downto 0),
      \not_strict_mode.app_rd_data_reg[15]\(1 downto 0) => \not_strict_mode.app_rd_data_reg[15]\(1 downto 0),
      \not_strict_mode.app_rd_data_reg[17]\(1 downto 0) => \not_strict_mode.app_rd_data_reg[17]\(1 downto 0),
      \not_strict_mode.app_rd_data_reg[19]\(1 downto 0) => \not_strict_mode.app_rd_data_reg[19]\(1 downto 0),
      \not_strict_mode.app_rd_data_reg[21]\(1 downto 0) => \not_strict_mode.app_rd_data_reg[21]\(1 downto 0),
      \not_strict_mode.app_rd_data_reg[23]\(1 downto 0) => \not_strict_mode.app_rd_data_reg[23]\(1 downto 0),
      \not_strict_mode.app_rd_data_reg[25]\(1 downto 0) => \not_strict_mode.app_rd_data_reg[25]\(1 downto 0),
      \not_strict_mode.app_rd_data_reg[27]\(1 downto 0) => \not_strict_mode.app_rd_data_reg[27]\(1 downto 0),
      \not_strict_mode.app_rd_data_reg[29]\(1 downto 0) => \not_strict_mode.app_rd_data_reg[29]\(1 downto 0),
      \not_strict_mode.app_rd_data_reg[31]\(1 downto 0) => \not_strict_mode.app_rd_data_reg[31]\(1 downto 0),
      \not_strict_mode.app_rd_data_reg[7]\(1 downto 0) => \not_strict_mode.app_rd_data_reg[7]\(1 downto 0),
      \not_strict_mode.app_rd_data_reg[9]\(1 downto 0) => \not_strict_mode.app_rd_data_reg[9]\(1 downto 0),
      \not_strict_mode.rd_buf_we\ => \not_strict_mode.rd_buf_we\,
      \not_strict_mode.status_ram.rd_buf_we_r1_reg\(0) => \not_strict_mode.status_ram.rd_buf_we_r1_reg\(0),
      ofifo_rst_reg0 => ofifo_rst_reg0,
      \out\ => \out\,
      out_fifo(3 downto 0) => out_fifo(3 downto 0),
      phy_dout(14 downto 0) => phy_dout(14 downto 0),
      phy_mc_cmd_full => phy_mc_cmd_full,
      phy_mc_ctl_full => phy_mc_ctl_full,
      phy_rddata_en => phy_rddata_en,
      phy_read_calib => phy_read_calib,
      phy_write_calib => phy_write_calib,
      \pi_counter_read_val_reg[0]_0\ => \pi_counter_read_val_reg[0]\,
      \pi_counter_read_val_reg[1]_0\ => \pi_counter_read_val_reg[1]\,
      \pi_counter_read_val_reg[2]_0\ => \pi_counter_read_val_reg[2]\,
      \pi_counter_read_val_reg[3]_0\ => \pi_counter_read_val_reg[3]\,
      \pi_counter_read_val_reg[4]_0\ => \pi_counter_read_val_reg[4]\,
      \pi_counter_read_val_reg[5]_0\ => \pi_counter_read_val_reg[5]\,
      \pi_counter_read_val_reg[5]_1\ => \pi_counter_read_val_reg[5]_0\,
      \pi_counter_read_val_reg[5]_2\ => \pi_counter_read_val_reg[5]_1\,
      \pi_dqs_found_lanes_r1_reg[0]\ => \pi_dqs_found_lanes_r1_reg[0]\,
      \pi_dqs_found_lanes_r1_reg[0]_0\ => \pi_dqs_found_lanes_r1_reg[0]_0\,
      \pi_dqs_found_lanes_r1_reg[0]_1\ => \pi_dqs_found_lanes_r1_reg[0]_1\,
      \pi_dqs_found_lanes_r1_reg[0]_2\ => \pi_dqs_found_lanes_r1_reg[0]_2\,
      \pi_dqs_found_lanes_r1_reg[0]_3\ => \pi_dqs_found_lanes_r1_reg[0]_3\,
      pll_locked => pll_locked,
      \po_counter_read_val_reg[8]_0\ => \po_counter_read_val_reg[8]\,
      \po_counter_read_val_reg[8]_1\ => \po_counter_read_val_reg[8]_0\,
      \po_counter_read_val_reg[8]_10\ => \po_counter_read_val_reg[8]_9\,
      \po_counter_read_val_reg[8]_11\ => \po_counter_read_val_reg[8]_10\,
      \po_counter_read_val_reg[8]_12\ => \po_counter_read_val_reg[8]_11\,
      \po_counter_read_val_reg[8]_13\ => \po_counter_read_val_reg[8]_12\,
      \po_counter_read_val_reg[8]_14\ => \po_counter_read_val_reg[8]_13\,
      \po_counter_read_val_reg[8]_15\ => \po_counter_read_val_reg[8]_14\,
      \po_counter_read_val_reg[8]_16\ => \po_counter_read_val_reg[8]_15\,
      \po_counter_read_val_reg[8]_17\ => \po_counter_read_val_reg[8]_16\,
      \po_counter_read_val_reg[8]_18\ => \po_counter_read_val_reg[8]_17\,
      \po_counter_read_val_reg[8]_2\ => \po_counter_read_val_reg[8]_1\,
      \po_counter_read_val_reg[8]_3\ => \po_counter_read_val_reg[8]_2\,
      \po_counter_read_val_reg[8]_4\ => \po_counter_read_val_reg[8]_3\,
      \po_counter_read_val_reg[8]_5\ => \po_counter_read_val_reg[8]_4\,
      \po_counter_read_val_reg[8]_6\ => \po_counter_read_val_reg[8]_5\,
      \po_counter_read_val_reg[8]_7\ => \po_counter_read_val_reg[8]_6\,
      \po_counter_read_val_reg[8]_8\ => \po_counter_read_val_reg[8]_7\,
      \po_counter_read_val_reg[8]_9\ => \po_counter_read_val_reg[8]_8\,
      ram_init_done_r => ram_init_done_r,
      \rd_ptr_reg[0]\ => \rd_ptr_reg[0]\,
      \rd_ptr_reg[0]_0\ => \rd_ptr_reg[0]_0\,
      \rd_ptr_reg[0]_1\ => \rd_ptr_reg[0]_1\,
      \rd_ptr_reg[1]\ => \rd_ptr_reg[1]\,
      \rd_ptr_reg[1]_0\ => \rd_ptr_reg[1]_0\,
      \rd_ptr_reg[1]_1\ => \rd_ptr_reg[1]_1\,
      \rd_ptr_reg[2]\ => \rd_ptr_reg[2]\,
      \rd_ptr_reg[2]_0\ => \rd_ptr_reg[2]_0\,
      \rd_ptr_reg[2]_1\ => \rd_ptr_reg[2]_1\,
      \rd_ptr_reg[3]\ => \rd_ptr_reg[3]\,
      \rd_ptr_reg[3]_0\ => \rd_ptr_reg[3]_0\,
      \rd_ptr_reg[3]_1\ => \rd_ptr_reg[3]_1\,
      \rd_ptr_reg[3]_10\(3 downto 0) => \rd_ptr_reg[3]_10\(3 downto 0),
      \rd_ptr_reg[3]_11\(3 downto 0) => \rd_ptr_reg[3]_11\(3 downto 0),
      \rd_ptr_reg[3]_12\(3 downto 0) => \rd_ptr_reg[3]_12\(3 downto 0),
      \rd_ptr_reg[3]_13\(3 downto 0) => \rd_ptr_reg[3]_13\(3 downto 0),
      \rd_ptr_reg[3]_14\(3 downto 0) => \rd_ptr_reg[3]_14\(3 downto 0),
      \rd_ptr_reg[3]_15\(3 downto 0) => \rd_ptr_reg[3]_15\(3 downto 0),
      \rd_ptr_reg[3]_16\(3 downto 0) => \rd_ptr_reg[3]_16\(3 downto 0),
      \rd_ptr_reg[3]_2\(19 downto 0) => \rd_ptr_reg[3]_2\(19 downto 0),
      \rd_ptr_reg[3]_3\(3 downto 0) => \rd_ptr_reg[3]_3\(3 downto 0),
      \rd_ptr_reg[3]_4\(3 downto 0) => \rd_ptr_reg[3]_4\(3 downto 0),
      \rd_ptr_reg[3]_5\(3 downto 0) => \rd_ptr_reg[3]_5\(3 downto 0),
      \rd_ptr_reg[3]_6\(3 downto 0) => \rd_ptr_reg[3]_6\(3 downto 0),
      \rd_ptr_reg[3]_7\(3 downto 0) => \rd_ptr_reg[3]_7\(3 downto 0),
      \rd_ptr_reg[3]_8\(7 downto 0) => \rd_ptr_reg[3]_8\(7 downto 0),
      \rd_ptr_reg[3]_9\(7 downto 0) => \rd_ptr_reg[3]_9\(7 downto 0),
      \rd_ptr_timing_reg[1]\(1 downto 0) => \rd_ptr_timing_reg[1]\(1 downto 0),
      \read_fifo.fifo_out_data_r_reg[6]\ => \read_fifo.fifo_out_data_r_reg[6]\,
      \read_fifo.tail_r_reg\(1 downto 0) => \read_fifo.tail_r_reg\(1 downto 0),
      ref_dll_lock => ref_dll_lock,
      rst_out_reg_0 => rst_out_reg,
      rstdiv0_sync_r1 => rstdiv0_sync_r1,
      sync_pulse => sync_pulse,
      wr_en => wr_en,
      wr_en_1 => wr_en_1,
      wr_en_2 => wr_en_2,
      wr_en_3 => wr_en_3,
      wr_ptr(0) => wr_ptr(0),
      \wr_ptr_reg[0]\ => \wr_ptr_reg[0]\,
      \wr_ptr_reg[3]\(3 downto 0) => \wr_ptr_reg[3]\(3 downto 0),
      \wr_ptr_reg[3]_0\(3 downto 0) => \wr_ptr_reg[3]_0\(3 downto 0),
      \wr_ptr_reg[3]_1\(3 downto 0) => \wr_ptr_reg[3]_1\(3 downto 0),
      \wr_ptr_timing_reg[0]\ => \wr_ptr_timing_reg[0]\,
      \wr_ptr_timing_reg[0]_0\ => \wr_ptr_timing_reg[0]_0\
    );
\mcGo_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => mcGo_w(0),
      Q => p_0_in(1),
      R => rst_out_reg
    );
\mcGo_r_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => p_0_in(10),
      Q => p_0_in(11),
      R => rst_out_reg
    );
\mcGo_r_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => p_0_in(11),
      Q => p_0_in(12),
      R => rst_out_reg
    );
\mcGo_r_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => p_0_in(12),
      Q => p_0_in(13),
      R => rst_out_reg
    );
\mcGo_r_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => p_0_in(13),
      Q => p_0_in(14),
      R => rst_out_reg
    );
\mcGo_r_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => p_0_in(14),
      Q => p_0_in(15),
      R => rst_out_reg
    );
\mcGo_r_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => p_0_in(15),
      Q => \mcGo_r_reg[15]_0\(0),
      R => rst_out_reg
    );
\mcGo_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => p_0_in(1),
      Q => p_0_in(2),
      R => rst_out_reg
    );
\mcGo_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => p_0_in(2),
      Q => p_0_in(3),
      R => rst_out_reg
    );
\mcGo_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => p_0_in(3),
      Q => p_0_in(4),
      R => rst_out_reg
    );
\mcGo_r_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => p_0_in(4),
      Q => p_0_in(5),
      R => rst_out_reg
    );
\mcGo_r_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => p_0_in(5),
      Q => p_0_in(6),
      R => rst_out_reg
    );
\mcGo_r_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => p_0_in(6),
      Q => p_0_in(7),
      R => rst_out_reg
    );
\mcGo_r_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => p_0_in(7),
      Q => p_0_in(8),
      R => rst_out_reg
    );
\mcGo_r_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => p_0_in(8),
      Q => p_0_in(9),
      R => rst_out_reg
    );
\mcGo_r_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => p_0_in(9),
      Q => p_0_in(10),
      R => rst_out_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity mig_7series_nosysclock_mig_7series_v4_2_ddr_mc_phy_wrapper is
  port (
    ddr3_addr : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ddr3_ba : out STD_LOGIC_VECTOR ( 2 downto 0 );
    ddr3_cs_n : out STD_LOGIC_VECTOR ( 0 to 0 );
    ddr3_odt : out STD_LOGIC_VECTOR ( 0 to 0 );
    ddr3_cke : out STD_LOGIC_VECTOR ( 0 to 0 );
    ddr3_reset_n : out STD_LOGIC;
    ddr3_dm : out STD_LOGIC_VECTOR ( 0 to 0 );
    ddr3_cas_n : out STD_LOGIC;
    ddr3_ras_n : out STD_LOGIC;
    ddr3_we_n : out STD_LOGIC;
    \dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]\ : out STD_LOGIC;
    \rd_ptr_timing_reg[1]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    A_rst_primitives : out STD_LOGIC;
    A_rst_primitives_reg : out STD_LOGIC;
    ddr3_ila_rdpath : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \rd_ptr_reg[0]\ : out STD_LOGIC;
    \rd_ptr_reg[1]\ : out STD_LOGIC;
    \rd_ptr_reg[2]\ : out STD_LOGIC;
    \rd_ptr_reg[3]\ : out STD_LOGIC;
    \rd_ptr_reg[0]_0\ : out STD_LOGIC;
    \rd_ptr_reg[1]_0\ : out STD_LOGIC;
    \rd_ptr_reg[2]_0\ : out STD_LOGIC;
    \rd_ptr_reg[3]_0\ : out STD_LOGIC;
    \rd_ptr_reg[0]_1\ : out STD_LOGIC;
    \rd_ptr_reg[1]_1\ : out STD_LOGIC;
    \rd_ptr_reg[2]_1\ : out STD_LOGIC;
    \rd_ptr_reg[3]_1\ : out STD_LOGIC;
    phy_mc_ctl_full : out STD_LOGIC;
    ref_dll_lock : out STD_LOGIC;
    idelay_ld_rst : out STD_LOGIC;
    \pi_counter_read_val_reg[5]\ : out STD_LOGIC;
    \pi_counter_read_val_reg[4]\ : out STD_LOGIC;
    \pi_counter_read_val_reg[3]\ : out STD_LOGIC;
    \pi_counter_read_val_reg[2]\ : out STD_LOGIC;
    \pi_counter_read_val_reg[1]\ : out STD_LOGIC;
    \pi_counter_read_val_reg[0]\ : out STD_LOGIC;
    ddr_ck_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    D : out STD_LOGIC_VECTOR ( 10 downto 0 );
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[10]\ : out STD_LOGIC;
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[8]\ : out STD_LOGIC;
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[18]\ : out STD_LOGIC;
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[16]\ : out STD_LOGIC;
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[34]\ : out STD_LOGIC;
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[32]\ : out STD_LOGIC;
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[42]\ : out STD_LOGIC;
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[40]\ : out STD_LOGIC;
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[50]\ : out STD_LOGIC;
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[48]\ : out STD_LOGIC;
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[26]\ : out STD_LOGIC;
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[24]\ : out STD_LOGIC;
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[2]\ : out STD_LOGIC;
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[0]\ : out STD_LOGIC;
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[58]\ : out STD_LOGIC;
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[56]\ : out STD_LOGIC;
    \ddr3_vio_sync_out[9]\ : out STD_LOGIC;
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[11]\ : out STD_LOGIC;
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[9]\ : out STD_LOGIC;
    \ddr3_vio_sync_out[9]_0\ : out STD_LOGIC;
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[19]\ : out STD_LOGIC;
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[17]\ : out STD_LOGIC;
    \ddr3_vio_sync_out[9]_1\ : out STD_LOGIC;
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[51]\ : out STD_LOGIC;
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[49]\ : out STD_LOGIC;
    \ddr3_vio_sync_out[9]_2\ : out STD_LOGIC;
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[3]\ : out STD_LOGIC;
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[1]\ : out STD_LOGIC;
    \ddr3_vio_sync_out[9]_3\ : out STD_LOGIC;
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[59]\ : out STD_LOGIC;
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[57]\ : out STD_LOGIC;
    \ddr3_vio_sync_out[9]_4\ : out STD_LOGIC;
    \ddr3_vio_sync_out[9]_5\ : out STD_LOGIC;
    \ddr3_vio_sync_out[9]_6\ : out STD_LOGIC;
    \ddr3_vio_sync_out[9]_7\ : out STD_LOGIC;
    \ddr3_vio_sync_out[9]_8\ : out STD_LOGIC;
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[25]\ : out STD_LOGIC;
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[27]\ : out STD_LOGIC;
    \ddr3_vio_sync_out[9]_9\ : out STD_LOGIC;
    \ddr3_vio_sync_out[9]_10\ : out STD_LOGIC;
    \ddr3_vio_sync_out[9]_11\ : out STD_LOGIC;
    \ddr3_vio_sync_out[9]_12\ : out STD_LOGIC;
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[41]\ : out STD_LOGIC;
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[43]\ : out STD_LOGIC;
    \ddr3_vio_sync_out[9]_13\ : out STD_LOGIC;
    \ddr3_vio_sync_out[9]_14\ : out STD_LOGIC;
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[33]\ : out STD_LOGIC;
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[35]\ : out STD_LOGIC;
    \ddr3_vio_sync_out[9]_15\ : out STD_LOGIC;
    \ddr3_vio_sync_out[9]_16\ : out STD_LOGIC;
    \ddr3_vio_sync_out[9]_17\ : out STD_LOGIC;
    \ddr3_vio_sync_out[9]_18\ : out STD_LOGIC;
    \ddr3_vio_sync_out[9]_19\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 59 downto 0 );
    \my_empty_reg[4]_rep\ : out STD_LOGIC;
    \not_strict_mode.rd_buf_we\ : out STD_LOGIC;
    \my_empty_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    ADDRA : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \my_empty_reg[1]\ : out STD_LOGIC;
    init_complete_r1_timing_reg : out STD_LOGIC;
    \my_empty_reg[1]_0\ : out STD_LOGIC;
    \my_empty_reg[1]_1\ : out STD_LOGIC;
    \my_empty_reg[1]_2\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \my_empty_reg[0]_0\ : out STD_LOGIC;
    \my_empty_reg[6]_inv\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \my_empty_reg[0]_1\ : out STD_LOGIC;
    \dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_0\ : out STD_LOGIC;
    \dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_1\ : out STD_LOGIC;
    \pi_counter_read_val_reg[5]_0\ : out STD_LOGIC;
    phy_rddata_en : out STD_LOGIC;
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[59]_0\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \entry_cnt_reg[4]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    wr_en_1 : out STD_LOGIC;
    phy_mc_cmd_full : out STD_LOGIC;
    wr_en_2 : out STD_LOGIC;
    wr_en_3 : out STD_LOGIC;
    \rd_ptr_reg[3]_2\ : out STD_LOGIC_VECTOR ( 19 downto 0 );
    \mcGo_r_reg[15]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \wr_ptr_reg[0]\ : out STD_LOGIC;
    wr_ptr : out STD_LOGIC_VECTOR ( 0 to 0 );
    \wr_ptr_reg[3]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \wr_ptr_reg[3]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \wr_ptr_reg[3]_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    dbg_po_counter_read_val : out STD_LOGIC_VECTOR ( 8 downto 0 );
    wr_en : out STD_LOGIC;
    ddr3_dq : inout STD_LOGIC_VECTOR ( 7 downto 0 );
    ddr3_dqs_p : inout STD_LOGIC_VECTOR ( 0 to 0 );
    ddr3_dqs_n : inout STD_LOGIC_VECTOR ( 0 to 0 );
    mux_reset_n : in STD_LOGIC;
    idle : in STD_LOGIC;
    in0 : in STD_LOGIC;
    UNCONN_IN : in STD_LOGIC;
    CLK : in STD_LOGIC;
    \input_[7].iserdes_dq_.iserdesdq\ : in STD_LOGIC;
    idelay_inc : in STD_LOGIC;
    LD0 : in STD_LOGIC;
    CLKB0 : in STD_LOGIC;
    \pi_dqs_found_lanes_r1_reg[0]\ : in STD_LOGIC;
    \pi_dqs_found_lanes_r1_reg[0]_0\ : in STD_LOGIC;
    \pi_dqs_found_lanes_r1_reg[0]_1\ : in STD_LOGIC;
    \pi_dqs_found_lanes_r1_reg[0]_2\ : in STD_LOGIC;
    freq_refclk : in STD_LOGIC;
    mem_refclk : in STD_LOGIC;
    \pi_dqs_found_lanes_r1_reg[0]_3\ : in STD_LOGIC;
    sync_pulse : in STD_LOGIC;
    COUNTERLOADVAL : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \po_counter_read_val_reg[8]\ : in STD_LOGIC;
    \po_counter_read_val_reg[8]_0\ : in STD_LOGIC;
    \po_counter_read_val_reg[8]_1\ : in STD_LOGIC;
    \po_counter_read_val_reg[8]_2\ : in STD_LOGIC;
    D0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    D1 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    D2 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    D3 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    D4 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    D5 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    D6 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    D7 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    D9 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ififo_rst_reg0 : in STD_LOGIC;
    ofifo_rst_reg0 : in STD_LOGIC;
    \po_counter_read_val_reg[8]_3\ : in STD_LOGIC;
    \po_counter_read_val_reg[8]_4\ : in STD_LOGIC;
    \po_counter_read_val_reg[8]_5\ : in STD_LOGIC;
    \po_counter_read_val_reg[8]_6\ : in STD_LOGIC;
    \po_counter_read_val_reg[8]_7\ : in STD_LOGIC;
    \my_full_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \my_full_reg[3]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \my_full_reg[3]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \po_counter_read_val_reg[8]_8\ : in STD_LOGIC;
    \po_counter_read_val_reg[8]_9\ : in STD_LOGIC;
    \po_counter_read_val_reg[8]_10\ : in STD_LOGIC;
    \po_counter_read_val_reg[8]_11\ : in STD_LOGIC;
    \po_counter_read_val_reg[8]_12\ : in STD_LOGIC;
    \rd_ptr_reg[3]_3\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \rd_ptr_reg[3]_4\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \rd_ptr_reg[3]_5\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \rd_ptr_reg[3]_6\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \rd_ptr_reg[3]_7\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \rd_ptr_reg[3]_8\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \rd_ptr_reg[3]_9\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \rd_ptr_reg[3]_10\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    D8 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \rd_ptr_reg[3]_11\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    mux_cmd_wren : in STD_LOGIC;
    pll_locked : in STD_LOGIC;
    phy_read_calib : in STD_LOGIC;
    rstdiv0_sync_r1 : in STD_LOGIC;
    phy_write_calib : in STD_LOGIC;
    PHYCTLWD : in STD_LOGIC_VECTOR ( 10 downto 0 );
    RST0 : in STD_LOGIC;
    rst_out_reg : in STD_LOGIC;
    \pi_counter_read_val_reg[5]_1\ : in STD_LOGIC;
    \po_counter_read_val_reg[8]_13\ : in STD_LOGIC;
    \po_counter_read_val_reg[8]_14\ : in STD_LOGIC;
    \po_counter_read_val_reg[8]_15\ : in STD_LOGIC;
    \po_counter_read_val_reg[8]_16\ : in STD_LOGIC;
    \po_counter_read_val_reg[8]_17\ : in STD_LOGIC;
    \rd_ptr_reg[3]_12\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \rd_ptr_reg[3]_13\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \rd_ptr_reg[3]_14\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \rd_ptr_reg[3]_15\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \rd_ptr_reg[3]_16\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ddr3_vio_sync_out : in STD_LOGIC_VECTOR ( 2 downto 0 );
    mem_out : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \not_strict_mode.status_ram.rd_buf_we_r1_reg\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : in STD_LOGIC;
    ram_init_done_r : in STD_LOGIC;
    \read_fifo.fifo_out_data_r_reg[6]\ : in STD_LOGIC;
    \read_fifo.tail_r_reg\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \wr_ptr_timing_reg[0]\ : in STD_LOGIC;
    calib_cmd_wren : in STD_LOGIC;
    mux_wrdata_en : in STD_LOGIC;
    mc_wrdata_en : in STD_LOGIC;
    \my_empty_reg[6]\ : in STD_LOGIC;
    calib_wrdata_en : in STD_LOGIC;
    \wr_ptr_timing_reg[0]_0\ : in STD_LOGIC;
    \my_full_reg[3]_2\ : in STD_LOGIC;
    DOC : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \not_strict_mode.app_rd_data_reg[0]\ : in STD_LOGIC;
    DOB : in STD_LOGIC_VECTOR ( 1 downto 0 );
    DOA : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \not_strict_mode.app_rd_data_reg[7]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \not_strict_mode.app_rd_data_reg[9]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \not_strict_mode.app_rd_data_reg[11]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \not_strict_mode.app_rd_data_reg[13]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \not_strict_mode.app_rd_data_reg[15]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \not_strict_mode.app_rd_data_reg[17]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \not_strict_mode.app_rd_data_reg[19]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \not_strict_mode.app_rd_data_reg[21]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \not_strict_mode.app_rd_data_reg[23]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \not_strict_mode.app_rd_data_reg[25]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \not_strict_mode.app_rd_data_reg[27]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \not_strict_mode.app_rd_data_reg[29]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \not_strict_mode.app_rd_data_reg[31]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    out_fifo : in STD_LOGIC_VECTOR ( 3 downto 0 );
    mc_cas_n : in STD_LOGIC_VECTOR ( 0 to 0 );
    \wr_ptr_reg[0]_0\ : in STD_LOGIC;
    \wr_ptr_timing_reg[0]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \wr_ptr_timing_reg[0]_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \wr_ptr_timing_reg[0]_3\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    phy_dout : in STD_LOGIC_VECTOR ( 14 downto 0 );
    calib_sel : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of mig_7series_nosysclock_mig_7series_v4_2_ddr_mc_phy_wrapper : entity is "mig_7series_v4_2_ddr_mc_phy_wrapper";
end mig_7series_nosysclock_mig_7series_v4_2_ddr_mc_phy_wrapper;

architecture STRUCTURE of mig_7series_nosysclock_mig_7series_v4_2_ddr_mc_phy_wrapper is
  signal in_dqs : STD_LOGIC;
  signal mem_dq_in : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal mem_dq_out : STD_LOGIC_VECTOR ( 45 downto 0 );
  signal mem_dq_ts : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal mem_dqs_out : STD_LOGIC;
  signal mem_dqs_ts : STD_LOGIC;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \cke_odt_thru_outfifo.gen_cke_obuf[0].u_cs_n_obuf\ : label is "PRIMITIVE";
  attribute CAPACITANCE : string;
  attribute CAPACITANCE of \cke_odt_thru_outfifo.gen_cke_obuf[0].u_cs_n_obuf\ : label is "DONT_CARE";
  attribute BOX_TYPE of \cke_odt_thru_outfifo.gen_odt_obuf.gen_odt_obuf[0].u_cs_n_obuf\ : label is "PRIMITIVE";
  attribute CAPACITANCE of \cke_odt_thru_outfifo.gen_odt_obuf.gen_odt_obuf[0].u_cs_n_obuf\ : label is "DONT_CARE";
  attribute BOX_TYPE of \gen_addr_obuf[0].u_addr_obuf\ : label is "PRIMITIVE";
  attribute CAPACITANCE of \gen_addr_obuf[0].u_addr_obuf\ : label is "DONT_CARE";
  attribute BOX_TYPE of \gen_addr_obuf[10].u_addr_obuf\ : label is "PRIMITIVE";
  attribute CAPACITANCE of \gen_addr_obuf[10].u_addr_obuf\ : label is "DONT_CARE";
  attribute BOX_TYPE of \gen_addr_obuf[11].u_addr_obuf\ : label is "PRIMITIVE";
  attribute CAPACITANCE of \gen_addr_obuf[11].u_addr_obuf\ : label is "DONT_CARE";
  attribute BOX_TYPE of \gen_addr_obuf[12].u_addr_obuf\ : label is "PRIMITIVE";
  attribute CAPACITANCE of \gen_addr_obuf[12].u_addr_obuf\ : label is "DONT_CARE";
  attribute BOX_TYPE of \gen_addr_obuf[13].u_addr_obuf\ : label is "PRIMITIVE";
  attribute CAPACITANCE of \gen_addr_obuf[13].u_addr_obuf\ : label is "DONT_CARE";
  attribute BOX_TYPE of \gen_addr_obuf[14].u_addr_obuf\ : label is "PRIMITIVE";
  attribute CAPACITANCE of \gen_addr_obuf[14].u_addr_obuf\ : label is "DONT_CARE";
  attribute BOX_TYPE of \gen_addr_obuf[15].u_addr_obuf\ : label is "PRIMITIVE";
  attribute CAPACITANCE of \gen_addr_obuf[15].u_addr_obuf\ : label is "DONT_CARE";
  attribute BOX_TYPE of \gen_addr_obuf[1].u_addr_obuf\ : label is "PRIMITIVE";
  attribute CAPACITANCE of \gen_addr_obuf[1].u_addr_obuf\ : label is "DONT_CARE";
  attribute BOX_TYPE of \gen_addr_obuf[2].u_addr_obuf\ : label is "PRIMITIVE";
  attribute CAPACITANCE of \gen_addr_obuf[2].u_addr_obuf\ : label is "DONT_CARE";
  attribute BOX_TYPE of \gen_addr_obuf[3].u_addr_obuf\ : label is "PRIMITIVE";
  attribute CAPACITANCE of \gen_addr_obuf[3].u_addr_obuf\ : label is "DONT_CARE";
  attribute BOX_TYPE of \gen_addr_obuf[4].u_addr_obuf\ : label is "PRIMITIVE";
  attribute CAPACITANCE of \gen_addr_obuf[4].u_addr_obuf\ : label is "DONT_CARE";
  attribute BOX_TYPE of \gen_addr_obuf[5].u_addr_obuf\ : label is "PRIMITIVE";
  attribute CAPACITANCE of \gen_addr_obuf[5].u_addr_obuf\ : label is "DONT_CARE";
  attribute BOX_TYPE of \gen_addr_obuf[6].u_addr_obuf\ : label is "PRIMITIVE";
  attribute CAPACITANCE of \gen_addr_obuf[6].u_addr_obuf\ : label is "DONT_CARE";
  attribute BOX_TYPE of \gen_addr_obuf[7].u_addr_obuf\ : label is "PRIMITIVE";
  attribute CAPACITANCE of \gen_addr_obuf[7].u_addr_obuf\ : label is "DONT_CARE";
  attribute BOX_TYPE of \gen_addr_obuf[8].u_addr_obuf\ : label is "PRIMITIVE";
  attribute CAPACITANCE of \gen_addr_obuf[8].u_addr_obuf\ : label is "DONT_CARE";
  attribute BOX_TYPE of \gen_addr_obuf[9].u_addr_obuf\ : label is "PRIMITIVE";
  attribute CAPACITANCE of \gen_addr_obuf[9].u_addr_obuf\ : label is "DONT_CARE";
  attribute BOX_TYPE of \gen_bank_obuf[0].u_bank_obuf\ : label is "PRIMITIVE";
  attribute CAPACITANCE of \gen_bank_obuf[0].u_bank_obuf\ : label is "DONT_CARE";
  attribute BOX_TYPE of \gen_bank_obuf[1].u_bank_obuf\ : label is "PRIMITIVE";
  attribute CAPACITANCE of \gen_bank_obuf[1].u_bank_obuf\ : label is "DONT_CARE";
  attribute BOX_TYPE of \gen_bank_obuf[2].u_bank_obuf\ : label is "PRIMITIVE";
  attribute CAPACITANCE of \gen_bank_obuf[2].u_bank_obuf\ : label is "DONT_CARE";
  attribute BOX_TYPE of \gen_cs_n_obuf.gen_cs_obuf[0].u_cs_n_obuf\ : label is "PRIMITIVE";
  attribute CAPACITANCE of \gen_cs_n_obuf.gen_cs_obuf[0].u_cs_n_obuf\ : label is "DONT_CARE";
  attribute BOX_TYPE of \gen_dm_obuf.loop_dm[0].u_dm_obuf\ : label is "PRIMITIVE";
  attribute CAPACITANCE of \gen_dm_obuf.loop_dm[0].u_dm_obuf\ : label is "DONT_CARE";
  attribute BOX_TYPE of \gen_dq_iobuf_HP.gen_dq_iobuf[0].u_iobuf_dq\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \gen_dq_iobuf_HP.gen_dq_iobuf[1].u_iobuf_dq\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \gen_dq_iobuf_HP.gen_dq_iobuf[2].u_iobuf_dq\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \gen_dq_iobuf_HP.gen_dq_iobuf[3].u_iobuf_dq\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \gen_dq_iobuf_HP.gen_dq_iobuf[4].u_iobuf_dq\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \gen_dq_iobuf_HP.gen_dq_iobuf[5].u_iobuf_dq\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \gen_dq_iobuf_HP.gen_dq_iobuf[6].u_iobuf_dq\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \gen_dq_iobuf_HP.gen_dq_iobuf[7].u_iobuf_dq\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \gen_dqs_iobuf_HP.gen_dqs_iobuf[0].gen_ddr2_or_low_dqs_diff.u_iobuf_dqs\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \gen_reset_obuf.u_reset_obuf\ : label is "PRIMITIVE";
  attribute CAPACITANCE of \gen_reset_obuf.u_reset_obuf\ : label is "DONT_CARE";
  attribute BOX_TYPE of u_cas_n_obuf : label is "PRIMITIVE";
  attribute CAPACITANCE of u_cas_n_obuf : label is "DONT_CARE";
  attribute BOX_TYPE of u_ras_n_obuf : label is "PRIMITIVE";
  attribute CAPACITANCE of u_ras_n_obuf : label is "DONT_CARE";
  attribute BOX_TYPE of u_we_n_obuf : label is "PRIMITIVE";
  attribute CAPACITANCE of u_we_n_obuf : label is "DONT_CARE";
begin
\cke_odt_thru_outfifo.gen_cke_obuf[0].u_cs_n_obuf\: unisim.vcomponents.OBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => mem_dq_out(17),
      O => ddr3_cke(0)
    );
\cke_odt_thru_outfifo.gen_odt_obuf.gen_odt_obuf[0].u_cs_n_obuf\: unisim.vcomponents.OBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => mem_dq_out(16),
      O => ddr3_odt(0)
    );
\gen_addr_obuf[0].u_addr_obuf\: unisim.vcomponents.OBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => mem_dq_out(29),
      O => ddr3_addr(0)
    );
\gen_addr_obuf[10].u_addr_obuf\: unisim.vcomponents.OBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => mem_dq_out(40),
      O => ddr3_addr(10)
    );
\gen_addr_obuf[11].u_addr_obuf\: unisim.vcomponents.OBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => mem_dq_out(41),
      O => ddr3_addr(11)
    );
\gen_addr_obuf[12].u_addr_obuf\: unisim.vcomponents.OBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => mem_dq_out(42),
      O => ddr3_addr(12)
    );
\gen_addr_obuf[13].u_addr_obuf\: unisim.vcomponents.OBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => mem_dq_out(43),
      O => ddr3_addr(13)
    );
\gen_addr_obuf[14].u_addr_obuf\: unisim.vcomponents.OBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => mem_dq_out(44),
      O => ddr3_addr(14)
    );
\gen_addr_obuf[15].u_addr_obuf\: unisim.vcomponents.OBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => mem_dq_out(45),
      O => ddr3_addr(15)
    );
\gen_addr_obuf[1].u_addr_obuf\: unisim.vcomponents.OBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => mem_dq_out(34),
      O => ddr3_addr(1)
    );
\gen_addr_obuf[2].u_addr_obuf\: unisim.vcomponents.OBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => mem_dq_out(35),
      O => ddr3_addr(2)
    );
\gen_addr_obuf[3].u_addr_obuf\: unisim.vcomponents.OBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => mem_dq_out(30),
      O => ddr3_addr(3)
    );
\gen_addr_obuf[4].u_addr_obuf\: unisim.vcomponents.OBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => mem_dq_out(31),
      O => ddr3_addr(4)
    );
\gen_addr_obuf[5].u_addr_obuf\: unisim.vcomponents.OBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => mem_dq_out(32),
      O => ddr3_addr(5)
    );
\gen_addr_obuf[6].u_addr_obuf\: unisim.vcomponents.OBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => mem_dq_out(33),
      O => ddr3_addr(6)
    );
\gen_addr_obuf[7].u_addr_obuf\: unisim.vcomponents.OBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => mem_dq_out(37),
      O => ddr3_addr(7)
    );
\gen_addr_obuf[8].u_addr_obuf\: unisim.vcomponents.OBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => mem_dq_out(38),
      O => ddr3_addr(8)
    );
\gen_addr_obuf[9].u_addr_obuf\: unisim.vcomponents.OBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => mem_dq_out(39),
      O => ddr3_addr(9)
    );
\gen_bank_obuf[0].u_bank_obuf\: unisim.vcomponents.OBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => mem_dq_out(26),
      O => ddr3_ba(0)
    );
\gen_bank_obuf[1].u_bank_obuf\: unisim.vcomponents.OBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => mem_dq_out(27),
      O => ddr3_ba(1)
    );
\gen_bank_obuf[2].u_bank_obuf\: unisim.vcomponents.OBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => mem_dq_out(28),
      O => ddr3_ba(2)
    );
\gen_cs_n_obuf.gen_cs_obuf[0].u_cs_n_obuf\: unisim.vcomponents.OBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => mem_dq_out(22),
      O => ddr3_cs_n(0)
    );
\gen_dm_obuf.loop_dm[0].u_dm_obuf\: unisim.vcomponents.OBUFT
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => mem_dq_out(9),
      O => ddr3_dm(0),
      T => mem_dq_ts(9)
    );
\gen_dq_iobuf_HP.gen_dq_iobuf[0].u_iobuf_dq\: unisim.vcomponents.IOBUF_DCIEN
    generic map(
      IOSTANDARD => "DEFAULT",
      SIM_DEVICE => "7SERIES",
      USE_IBUFDISABLE => "TRUE"
    )
        port map (
      DCITERMDISABLE => idle,
      I => mem_dq_out(1),
      IBUFDISABLE => idle,
      IO => ddr3_dq(0),
      O => mem_dq_in(1),
      T => mem_dq_ts(1)
    );
\gen_dq_iobuf_HP.gen_dq_iobuf[1].u_iobuf_dq\: unisim.vcomponents.IOBUF_DCIEN
    generic map(
      IOSTANDARD => "DEFAULT",
      SIM_DEVICE => "7SERIES",
      USE_IBUFDISABLE => "TRUE"
    )
        port map (
      DCITERMDISABLE => idle,
      I => mem_dq_out(2),
      IBUFDISABLE => idle,
      IO => ddr3_dq(1),
      O => mem_dq_in(2),
      T => mem_dq_ts(2)
    );
\gen_dq_iobuf_HP.gen_dq_iobuf[2].u_iobuf_dq\: unisim.vcomponents.IOBUF_DCIEN
    generic map(
      IOSTANDARD => "DEFAULT",
      SIM_DEVICE => "7SERIES",
      USE_IBUFDISABLE => "TRUE"
    )
        port map (
      DCITERMDISABLE => idle,
      I => mem_dq_out(4),
      IBUFDISABLE => idle,
      IO => ddr3_dq(2),
      O => mem_dq_in(4),
      T => mem_dq_ts(4)
    );
\gen_dq_iobuf_HP.gen_dq_iobuf[3].u_iobuf_dq\: unisim.vcomponents.IOBUF_DCIEN
    generic map(
      IOSTANDARD => "DEFAULT",
      SIM_DEVICE => "7SERIES",
      USE_IBUFDISABLE => "TRUE"
    )
        port map (
      DCITERMDISABLE => idle,
      I => mem_dq_out(5),
      IBUFDISABLE => idle,
      IO => ddr3_dq(3),
      O => mem_dq_in(5),
      T => mem_dq_ts(5)
    );
\gen_dq_iobuf_HP.gen_dq_iobuf[4].u_iobuf_dq\: unisim.vcomponents.IOBUF_DCIEN
    generic map(
      IOSTANDARD => "DEFAULT",
      SIM_DEVICE => "7SERIES",
      USE_IBUFDISABLE => "TRUE"
    )
        port map (
      DCITERMDISABLE => idle,
      I => mem_dq_out(6),
      IBUFDISABLE => idle,
      IO => ddr3_dq(4),
      O => mem_dq_in(6),
      T => mem_dq_ts(6)
    );
\gen_dq_iobuf_HP.gen_dq_iobuf[5].u_iobuf_dq\: unisim.vcomponents.IOBUF_DCIEN
    generic map(
      IOSTANDARD => "DEFAULT",
      SIM_DEVICE => "7SERIES",
      USE_IBUFDISABLE => "TRUE"
    )
        port map (
      DCITERMDISABLE => idle,
      I => mem_dq_out(3),
      IBUFDISABLE => idle,
      IO => ddr3_dq(5),
      O => mem_dq_in(3),
      T => mem_dq_ts(3)
    );
\gen_dq_iobuf_HP.gen_dq_iobuf[6].u_iobuf_dq\: unisim.vcomponents.IOBUF_DCIEN
    generic map(
      IOSTANDARD => "DEFAULT",
      SIM_DEVICE => "7SERIES",
      USE_IBUFDISABLE => "TRUE"
    )
        port map (
      DCITERMDISABLE => idle,
      I => mem_dq_out(0),
      IBUFDISABLE => idle,
      IO => ddr3_dq(6),
      O => mem_dq_in(0),
      T => mem_dq_ts(0)
    );
\gen_dq_iobuf_HP.gen_dq_iobuf[7].u_iobuf_dq\: unisim.vcomponents.IOBUF_DCIEN
    generic map(
      IOSTANDARD => "DEFAULT",
      SIM_DEVICE => "7SERIES",
      USE_IBUFDISABLE => "TRUE"
    )
        port map (
      DCITERMDISABLE => idle,
      I => mem_dq_out(7),
      IBUFDISABLE => idle,
      IO => ddr3_dq(7),
      O => mem_dq_in(7),
      T => mem_dq_ts(7)
    );
\gen_dqs_iobuf_HP.gen_dqs_iobuf[0].gen_ddr2_or_low_dqs_diff.u_iobuf_dqs\: unisim.vcomponents.IOBUFDS_DCIEN
    generic map(
      DQS_BIAS => "TRUE",
      IOSTANDARD => "DEFAULT",
      SIM_DEVICE => "7SERIES",
      USE_IBUFDISABLE => "TRUE"
    )
        port map (
      DCITERMDISABLE => idle,
      I => mem_dqs_out,
      IBUFDISABLE => idle,
      IO => ddr3_dqs_p(0),
      IOB => ddr3_dqs_n(0),
      O => in_dqs,
      T => mem_dqs_ts
    );
\gen_reset_obuf.u_reset_obuf\: unisim.vcomponents.OBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => mux_reset_n,
      O => ddr3_reset_n
    );
\genblk24.phy_ctl_pre_fifo_0\: entity work.mig_7series_nosysclock_mig_7series_v4_2_ddr_of_pre_fifo
     port map (
      CLK => CLK,
      \rd_ptr_timing_reg[2]_0\ => \wr_ptr_reg[0]_0\,
      \wr_ptr_timing_reg[0]_0\(0) => \wr_ptr_timing_reg[0]_1\(0)
    );
\genblk24.phy_ctl_pre_fifo_1\: entity work.\mig_7series_nosysclock_mig_7series_v4_2_ddr_of_pre_fifo__parameterized0\
     port map (
      CLK => CLK,
      E(0) => E(0),
      in0 => in0,
      mux_cmd_wren => mux_cmd_wren,
      \my_empty_reg[0]_0\ => \my_empty_reg[0]_0\,
      \my_empty_reg[6]_inv_0\ => rst_out_reg,
      \my_full_reg[3]_0\ => \my_full_reg[3]_2\,
      \rd_ptr_timing_reg[0]_0\(0) => \wr_ptr_timing_reg[0]_1\(0),
      \wr_ptr_reg[2]_0\ => \wr_ptr_reg[0]_0\,
      \wr_ptr_timing_reg[0]_0\(0) => \wr_ptr_timing_reg[0]_2\(0)
    );
\genblk24.phy_ctl_pre_fifo_2\: entity work.\mig_7series_nosysclock_mig_7series_v4_2_ddr_of_pre_fifo__parameterized0_5\
     port map (
      CLK => CLK,
      E(0) => \my_empty_reg[6]_inv\(0),
      UNCONN_IN => UNCONN_IN,
      mux_cmd_wren => mux_cmd_wren,
      \my_empty_reg[0]_0\ => \my_empty_reg[0]_1\,
      \my_empty_reg[6]_inv_0\ => rst_out_reg,
      \my_full_reg[3]_0\ => \my_full_reg[3]_2\,
      \wr_ptr_reg[0]_0\ => \wr_ptr_reg[0]_0\,
      \wr_ptr_timing_reg[0]_0\(0) => \wr_ptr_timing_reg[0]_3\(0),
      \wr_ptr_timing_reg[0]_1\(0) => \wr_ptr_timing_reg[0]_1\(0)
    );
u_cas_n_obuf: unisim.vcomponents.OBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => mem_dq_out(25),
      O => ddr3_cas_n
    );
u_ddr_mc_phy: entity work.mig_7series_nosysclock_mig_7series_v4_2_ddr_mc_phy
     port map (
      ADDRA(1 downto 0) => ADDRA(1 downto 0),
      A_rst_primitives_reg => A_rst_primitives,
      A_rst_primitives_reg_0 => A_rst_primitives_reg,
      CLK => CLK,
      CLKB0 => CLKB0,
      COUNTERLOADVAL(5 downto 0) => COUNTERLOADVAL(5 downto 0),
      D(10 downto 0) => D(10 downto 0),
      D0(3 downto 0) => D0(3 downto 0),
      D1(3 downto 0) => D1(3 downto 0),
      D2(3 downto 0) => D2(3 downto 0),
      D3(3 downto 0) => D3(3 downto 0),
      D4(3 downto 0) => D4(3 downto 0),
      D5(3 downto 0) => D5(3 downto 0),
      D6(3 downto 0) => D6(3 downto 0),
      D7(3 downto 0) => D7(3 downto 0),
      D8(3 downto 0) => D8(3 downto 0),
      D9(3 downto 0) => D9(3 downto 0),
      DOA(1 downto 0) => DOA(1 downto 0),
      DOB(1 downto 0) => DOB(1 downto 0),
      DOC(1 downto 0) => DOC(1 downto 0),
      LD0 => LD0,
      PHYCTLWD(10 downto 0) => PHYCTLWD(10 downto 0),
      Q(59 downto 0) => Q(59 downto 0),
      RST0 => RST0,
      calib_cmd_wren => calib_cmd_wren,
      calib_sel(1 downto 0) => calib_sel(1 downto 0),
      calib_wrdata_en => calib_wrdata_en,
      dbg_po_counter_read_val(8 downto 0) => dbg_po_counter_read_val(8 downto 0),
      ddr3_ila_rdpath(1 downto 0) => ddr3_ila_rdpath(1 downto 0),
      ddr3_vio_sync_out(2 downto 0) => ddr3_vio_sync_out(2 downto 0),
      \ddr3_vio_sync_out[9]\ => \ddr3_vio_sync_out[9]\,
      \ddr3_vio_sync_out[9]_0\ => \ddr3_vio_sync_out[9]_0\,
      \ddr3_vio_sync_out[9]_1\ => \ddr3_vio_sync_out[9]_1\,
      \ddr3_vio_sync_out[9]_10\ => \ddr3_vio_sync_out[9]_10\,
      \ddr3_vio_sync_out[9]_11\ => \ddr3_vio_sync_out[9]_11\,
      \ddr3_vio_sync_out[9]_12\ => \ddr3_vio_sync_out[9]_12\,
      \ddr3_vio_sync_out[9]_13\ => \ddr3_vio_sync_out[9]_13\,
      \ddr3_vio_sync_out[9]_14\ => \ddr3_vio_sync_out[9]_14\,
      \ddr3_vio_sync_out[9]_15\ => \ddr3_vio_sync_out[9]_15\,
      \ddr3_vio_sync_out[9]_16\ => \ddr3_vio_sync_out[9]_16\,
      \ddr3_vio_sync_out[9]_17\ => \ddr3_vio_sync_out[9]_17\,
      \ddr3_vio_sync_out[9]_18\ => \ddr3_vio_sync_out[9]_18\,
      \ddr3_vio_sync_out[9]_19\ => \ddr3_vio_sync_out[9]_19\,
      \ddr3_vio_sync_out[9]_2\ => \ddr3_vio_sync_out[9]_2\,
      \ddr3_vio_sync_out[9]_3\ => \ddr3_vio_sync_out[9]_3\,
      \ddr3_vio_sync_out[9]_4\ => \ddr3_vio_sync_out[9]_4\,
      \ddr3_vio_sync_out[9]_5\ => \ddr3_vio_sync_out[9]_5\,
      \ddr3_vio_sync_out[9]_6\ => \ddr3_vio_sync_out[9]_6\,
      \ddr3_vio_sync_out[9]_7\ => \ddr3_vio_sync_out[9]_7\,
      \ddr3_vio_sync_out[9]_8\ => \ddr3_vio_sync_out[9]_8\,
      \ddr3_vio_sync_out[9]_9\ => \ddr3_vio_sync_out[9]_9\,
      ddr_ck_out(1 downto 0) => ddr_ck_out(1 downto 0),
      \dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]\ => \dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]\,
      \dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_0\ => \dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_0\,
      \dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_1\ => \dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_1\,
      \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[0]\ => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[0]\,
      \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[10]\ => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[10]\,
      \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[11]\ => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[11]\,
      \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[16]\ => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[16]\,
      \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[17]\ => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[17]\,
      \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[18]\ => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[18]\,
      \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[19]\ => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[19]\,
      \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[1]\ => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[1]\,
      \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[24]\ => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[24]\,
      \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[25]\ => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[25]\,
      \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[26]\ => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[26]\,
      \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[27]\ => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[27]\,
      \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[2]\ => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[2]\,
      \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[32]\ => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[32]\,
      \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[33]\ => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[33]\,
      \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[34]\ => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[34]\,
      \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[35]\ => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[35]\,
      \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[3]\ => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[3]\,
      \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[40]\ => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[40]\,
      \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[41]\ => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[41]\,
      \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[42]\ => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[42]\,
      \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[43]\ => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[43]\,
      \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[48]\ => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[48]\,
      \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[49]\ => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[49]\,
      \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[50]\ => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[50]\,
      \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[51]\ => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[51]\,
      \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[56]\ => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[56]\,
      \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[57]\ => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[57]\,
      \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[58]\ => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[58]\,
      \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[59]\ => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[59]\,
      \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[59]_0\(31 downto 0) => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[59]_0\(31 downto 0),
      \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[8]\ => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[8]\,
      \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[9]\ => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[9]\,
      \entry_cnt_reg[4]\(2 downto 0) => \entry_cnt_reg[4]\(2 downto 0),
      freq_refclk => freq_refclk,
      idelay_inc => idelay_inc,
      idelay_ld_rst => idelay_ld_rst,
      ififo_rst_reg0 => ififo_rst_reg0,
      in_dqs => in_dqs,
      init_complete_r1_timing_reg => init_complete_r1_timing_reg,
      \input_[7].iserdes_dq_.iserdesdq\ => \input_[7].iserdes_dq_.iserdesdq\,
      \mcGo_r_reg[15]_0\(0) => \mcGo_r_reg[15]\(0),
      mc_cas_n(0) => mc_cas_n(0),
      mc_wrdata_en => mc_wrdata_en,
      mem_dq_in(7 downto 0) => mem_dq_in(7 downto 0),
      mem_dq_out(33 downto 25) => mem_dq_out(45 downto 37),
      mem_dq_out(24 downto 11) => mem_dq_out(35 downto 22),
      mem_dq_out(10 downto 9) => mem_dq_out(17 downto 16),
      mem_dq_out(8) => mem_dq_out(9),
      mem_dq_out(7 downto 0) => mem_dq_out(7 downto 0),
      mem_dq_ts(8) => mem_dq_ts(9),
      mem_dq_ts(7 downto 0) => mem_dq_ts(7 downto 0),
      mem_dqs_out => mem_dqs_out,
      mem_dqs_ts => mem_dqs_ts,
      mem_out(31 downto 0) => mem_out(31 downto 0),
      mem_refclk => mem_refclk,
      mux_cmd_wren => mux_cmd_wren,
      mux_wrdata_en => mux_wrdata_en,
      \my_empty_reg[0]\(0) => \my_empty_reg[0]\(0),
      \my_empty_reg[1]\ => \my_empty_reg[1]\,
      \my_empty_reg[1]_0\ => \my_empty_reg[1]_0\,
      \my_empty_reg[1]_1\ => \my_empty_reg[1]_1\,
      \my_empty_reg[1]_2\ => \my_empty_reg[1]_2\,
      \my_empty_reg[4]_rep\ => \my_empty_reg[4]_rep\,
      \my_empty_reg[6]\ => \my_empty_reg[6]\,
      \my_full_reg[3]\(3 downto 0) => \my_full_reg[3]\(3 downto 0),
      \my_full_reg[3]_0\(7 downto 0) => \my_full_reg[3]_0\(7 downto 0),
      \my_full_reg[3]_1\(3 downto 0) => \my_full_reg[3]_1\(3 downto 0),
      \not_strict_mode.app_rd_data_reg[0]\ => \not_strict_mode.app_rd_data_reg[0]\,
      \not_strict_mode.app_rd_data_reg[11]\(1 downto 0) => \not_strict_mode.app_rd_data_reg[11]\(1 downto 0),
      \not_strict_mode.app_rd_data_reg[13]\(1 downto 0) => \not_strict_mode.app_rd_data_reg[13]\(1 downto 0),
      \not_strict_mode.app_rd_data_reg[15]\(1 downto 0) => \not_strict_mode.app_rd_data_reg[15]\(1 downto 0),
      \not_strict_mode.app_rd_data_reg[17]\(1 downto 0) => \not_strict_mode.app_rd_data_reg[17]\(1 downto 0),
      \not_strict_mode.app_rd_data_reg[19]\(1 downto 0) => \not_strict_mode.app_rd_data_reg[19]\(1 downto 0),
      \not_strict_mode.app_rd_data_reg[21]\(1 downto 0) => \not_strict_mode.app_rd_data_reg[21]\(1 downto 0),
      \not_strict_mode.app_rd_data_reg[23]\(1 downto 0) => \not_strict_mode.app_rd_data_reg[23]\(1 downto 0),
      \not_strict_mode.app_rd_data_reg[25]\(1 downto 0) => \not_strict_mode.app_rd_data_reg[25]\(1 downto 0),
      \not_strict_mode.app_rd_data_reg[27]\(1 downto 0) => \not_strict_mode.app_rd_data_reg[27]\(1 downto 0),
      \not_strict_mode.app_rd_data_reg[29]\(1 downto 0) => \not_strict_mode.app_rd_data_reg[29]\(1 downto 0),
      \not_strict_mode.app_rd_data_reg[31]\(1 downto 0) => \not_strict_mode.app_rd_data_reg[31]\(1 downto 0),
      \not_strict_mode.app_rd_data_reg[7]\(1 downto 0) => \not_strict_mode.app_rd_data_reg[7]\(1 downto 0),
      \not_strict_mode.app_rd_data_reg[9]\(1 downto 0) => \not_strict_mode.app_rd_data_reg[9]\(1 downto 0),
      \not_strict_mode.rd_buf_we\ => \not_strict_mode.rd_buf_we\,
      \not_strict_mode.status_ram.rd_buf_we_r1_reg\(0) => \not_strict_mode.status_ram.rd_buf_we_r1_reg\(0),
      ofifo_rst_reg0 => ofifo_rst_reg0,
      \out\ => \out\,
      out_fifo(3 downto 0) => out_fifo(3 downto 0),
      phy_dout(14 downto 0) => phy_dout(14 downto 0),
      phy_mc_cmd_full => phy_mc_cmd_full,
      phy_mc_ctl_full => phy_mc_ctl_full,
      phy_rddata_en => phy_rddata_en,
      phy_read_calib => phy_read_calib,
      phy_write_calib => phy_write_calib,
      \pi_counter_read_val_reg[0]\ => \pi_counter_read_val_reg[0]\,
      \pi_counter_read_val_reg[1]\ => \pi_counter_read_val_reg[1]\,
      \pi_counter_read_val_reg[2]\ => \pi_counter_read_val_reg[2]\,
      \pi_counter_read_val_reg[3]\ => \pi_counter_read_val_reg[3]\,
      \pi_counter_read_val_reg[4]\ => \pi_counter_read_val_reg[4]\,
      \pi_counter_read_val_reg[5]\ => \pi_counter_read_val_reg[5]\,
      \pi_counter_read_val_reg[5]_0\ => \pi_counter_read_val_reg[5]_0\,
      \pi_counter_read_val_reg[5]_1\ => \pi_counter_read_val_reg[5]_1\,
      \pi_dqs_found_lanes_r1_reg[0]\ => \pi_dqs_found_lanes_r1_reg[0]\,
      \pi_dqs_found_lanes_r1_reg[0]_0\ => \pi_dqs_found_lanes_r1_reg[0]_0\,
      \pi_dqs_found_lanes_r1_reg[0]_1\ => \pi_dqs_found_lanes_r1_reg[0]_1\,
      \pi_dqs_found_lanes_r1_reg[0]_2\ => \pi_dqs_found_lanes_r1_reg[0]_2\,
      \pi_dqs_found_lanes_r1_reg[0]_3\ => \pi_dqs_found_lanes_r1_reg[0]_3\,
      pll_locked => pll_locked,
      \po_counter_read_val_reg[8]\ => \po_counter_read_val_reg[8]\,
      \po_counter_read_val_reg[8]_0\ => \po_counter_read_val_reg[8]_0\,
      \po_counter_read_val_reg[8]_1\ => \po_counter_read_val_reg[8]_1\,
      \po_counter_read_val_reg[8]_10\ => \po_counter_read_val_reg[8]_10\,
      \po_counter_read_val_reg[8]_11\ => \po_counter_read_val_reg[8]_11\,
      \po_counter_read_val_reg[8]_12\ => \po_counter_read_val_reg[8]_12\,
      \po_counter_read_val_reg[8]_13\ => \po_counter_read_val_reg[8]_13\,
      \po_counter_read_val_reg[8]_14\ => \po_counter_read_val_reg[8]_14\,
      \po_counter_read_val_reg[8]_15\ => \po_counter_read_val_reg[8]_15\,
      \po_counter_read_val_reg[8]_16\ => \po_counter_read_val_reg[8]_16\,
      \po_counter_read_val_reg[8]_17\ => \po_counter_read_val_reg[8]_17\,
      \po_counter_read_val_reg[8]_2\ => \po_counter_read_val_reg[8]_2\,
      \po_counter_read_val_reg[8]_3\ => \po_counter_read_val_reg[8]_3\,
      \po_counter_read_val_reg[8]_4\ => \po_counter_read_val_reg[8]_4\,
      \po_counter_read_val_reg[8]_5\ => \po_counter_read_val_reg[8]_5\,
      \po_counter_read_val_reg[8]_6\ => \po_counter_read_val_reg[8]_6\,
      \po_counter_read_val_reg[8]_7\ => \po_counter_read_val_reg[8]_7\,
      \po_counter_read_val_reg[8]_8\ => \po_counter_read_val_reg[8]_8\,
      \po_counter_read_val_reg[8]_9\ => \po_counter_read_val_reg[8]_9\,
      ram_init_done_r => ram_init_done_r,
      \rd_ptr_reg[0]\ => \rd_ptr_reg[0]\,
      \rd_ptr_reg[0]_0\ => \rd_ptr_reg[0]_0\,
      \rd_ptr_reg[0]_1\ => \rd_ptr_reg[0]_1\,
      \rd_ptr_reg[1]\ => \rd_ptr_reg[1]\,
      \rd_ptr_reg[1]_0\ => \rd_ptr_reg[1]_0\,
      \rd_ptr_reg[1]_1\ => \rd_ptr_reg[1]_1\,
      \rd_ptr_reg[2]\ => \rd_ptr_reg[2]\,
      \rd_ptr_reg[2]_0\ => \rd_ptr_reg[2]_0\,
      \rd_ptr_reg[2]_1\ => \rd_ptr_reg[2]_1\,
      \rd_ptr_reg[3]\ => \rd_ptr_reg[3]\,
      \rd_ptr_reg[3]_0\ => \rd_ptr_reg[3]_0\,
      \rd_ptr_reg[3]_1\ => \rd_ptr_reg[3]_1\,
      \rd_ptr_reg[3]_10\(3 downto 0) => \rd_ptr_reg[3]_10\(3 downto 0),
      \rd_ptr_reg[3]_11\(3 downto 0) => \rd_ptr_reg[3]_11\(3 downto 0),
      \rd_ptr_reg[3]_12\(3 downto 0) => \rd_ptr_reg[3]_12\(3 downto 0),
      \rd_ptr_reg[3]_13\(3 downto 0) => \rd_ptr_reg[3]_13\(3 downto 0),
      \rd_ptr_reg[3]_14\(3 downto 0) => \rd_ptr_reg[3]_14\(3 downto 0),
      \rd_ptr_reg[3]_15\(3 downto 0) => \rd_ptr_reg[3]_15\(3 downto 0),
      \rd_ptr_reg[3]_16\(3 downto 0) => \rd_ptr_reg[3]_16\(3 downto 0),
      \rd_ptr_reg[3]_2\(19 downto 0) => \rd_ptr_reg[3]_2\(19 downto 0),
      \rd_ptr_reg[3]_3\(3 downto 0) => \rd_ptr_reg[3]_3\(3 downto 0),
      \rd_ptr_reg[3]_4\(3 downto 0) => \rd_ptr_reg[3]_4\(3 downto 0),
      \rd_ptr_reg[3]_5\(3 downto 0) => \rd_ptr_reg[3]_5\(3 downto 0),
      \rd_ptr_reg[3]_6\(3 downto 0) => \rd_ptr_reg[3]_6\(3 downto 0),
      \rd_ptr_reg[3]_7\(3 downto 0) => \rd_ptr_reg[3]_7\(3 downto 0),
      \rd_ptr_reg[3]_8\(7 downto 0) => \rd_ptr_reg[3]_8\(7 downto 0),
      \rd_ptr_reg[3]_9\(7 downto 0) => \rd_ptr_reg[3]_9\(7 downto 0),
      \rd_ptr_timing_reg[1]\(1 downto 0) => \rd_ptr_timing_reg[1]\(1 downto 0),
      \read_fifo.fifo_out_data_r_reg[6]\ => \read_fifo.fifo_out_data_r_reg[6]\,
      \read_fifo.tail_r_reg\(1 downto 0) => \read_fifo.tail_r_reg\(1 downto 0),
      ref_dll_lock => ref_dll_lock,
      rst_out_reg => rst_out_reg,
      rstdiv0_sync_r1 => rstdiv0_sync_r1,
      sync_pulse => sync_pulse,
      wr_en => wr_en,
      wr_en_1 => wr_en_1,
      wr_en_2 => wr_en_2,
      wr_en_3 => wr_en_3,
      wr_ptr(0) => wr_ptr(0),
      \wr_ptr_reg[0]\ => \wr_ptr_reg[0]\,
      \wr_ptr_reg[3]\(3 downto 0) => \wr_ptr_reg[3]\(3 downto 0),
      \wr_ptr_reg[3]_0\(3 downto 0) => \wr_ptr_reg[3]_0\(3 downto 0),
      \wr_ptr_reg[3]_1\(3 downto 0) => \wr_ptr_reg[3]_1\(3 downto 0),
      \wr_ptr_timing_reg[0]\ => \wr_ptr_timing_reg[0]\,
      \wr_ptr_timing_reg[0]_0\ => \wr_ptr_timing_reg[0]_0\
    );
u_ras_n_obuf: unisim.vcomponents.OBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => mem_dq_out(24),
      O => ddr3_ras_n
    );
u_we_n_obuf: unisim.vcomponents.OBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => mem_dq_out(23),
      O => ddr3_we_n
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity mig_7series_nosysclock_mig_7series_v4_2_mc is
  port (
    bm_end_r1 : out STD_LOGIC;
    bm_end_r1_reg : out STD_LOGIC;
    bm_end_r1_reg_0 : out STD_LOGIC;
    bm_end_r1_reg_1 : out STD_LOGIC;
    periodic_rd_ack_r_lcl_reg : out STD_LOGIC;
    accept_ns : out STD_LOGIC;
    \generate_maint_cmds.insert_maint_r_lcl_reg\ : out STD_LOGIC;
    sent_col : out STD_LOGIC;
    ddr3_ila_rdpath : out STD_LOGIC_VECTOR ( 7 downto 0 );
    mc_cmd : out STD_LOGIC_VECTOR ( 0 to 0 );
    \periodic_read_request.periodic_rd_r_lcl_reg\ : out STD_LOGIC;
    app_ref_ack : out STD_LOGIC;
    app_zq_ack : out STD_LOGIC;
    \cmd_pipe_plus.wr_data_addr_reg[3]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    idle : out STD_LOGIC;
    tempmon_sample_en : out STD_LOGIC;
    mc_ras_n : out STD_LOGIC_VECTOR ( 1 downto 0 );
    mc_cas_n : out STD_LOGIC_VECTOR ( 1 downto 0 );
    mc_cs_n : out STD_LOGIC_VECTOR ( 0 to 0 );
    mc_odt : out STD_LOGIC_VECTOR ( 0 to 0 );
    mc_cke : out STD_LOGIC_VECTOR ( 0 to 0 );
    mc_wrdata_en : out STD_LOGIC;
    periodic_rd_cntr_r_reg : out STD_LOGIC;
    app_sr_active : out STD_LOGIC;
    \grant_r_reg[3]\ : out STD_LOGIC;
    \read_fifo.tail_r_reg[1]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \cmd_pipe_plus.wr_data_offset_reg[0]_0\ : out STD_LOGIC;
    phy_dout : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \cmd_pipe_plus.mc_we_n_reg[0]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \rstdiv0_sync_r1_reg_rep__12\ : out STD_LOGIC;
    \rstdiv0_sync_r1_reg_rep__12_0\ : out STD_LOGIC;
    \rstdiv0_sync_r1_reg_rep__12_1\ : out STD_LOGIC;
    \rstdiv0_sync_r1_reg_rep__12_2\ : out STD_LOGIC;
    \req_row_r_lcl_reg[15]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    req_bank_r : out STD_LOGIC_VECTOR ( 11 downto 0 );
    \not_strict_mode.app_rd_data_end_ns\ : out STD_LOGIC;
    \read_fifo.fifo_out_data_r_reg[6]\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \read_fifo.fifo_out_data_r_reg[4]\ : out STD_LOGIC;
    \read_fifo.fifo_out_data_r_reg[6]_0\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \read_fifo.fifo_out_data_r_reg[6]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \cmd_pipe_plus.mc_address_reg[26]_0\ : out STD_LOGIC_VECTOR ( 26 downto 0 );
    \cmd_pipe_plus.mc_bank_reg[5]_0\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    CLK : in STD_LOGIC;
    req_wr_r_lcl0 : in STD_LOGIC;
    hi_priority : in STD_LOGIC;
    rb_hit_busy_r_reg : in STD_LOGIC;
    maint_ref_zq_wip_r_reg : in STD_LOGIC;
    rb_hit_busy_r_reg_0 : in STD_LOGIC;
    rb_hit_busy_r_reg_1 : in STD_LOGIC;
    rb_hit_busy_r_reg_2 : in STD_LOGIC;
    was_wr0 : in STD_LOGIC;
    phy_mc_cmd_full : in STD_LOGIC;
    phy_mc_ctl_full : in STD_LOGIC;
    ADDRA : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \periodic_read_request.periodic_rd_r_cnt_reg\ : in STD_LOGIC;
    S : in STD_LOGIC_VECTOR ( 0 to 0 );
    row_hit_r_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    row_hit_r_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    row_hit_r_reg_1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \grant_r_reg[0]\ : in STD_LOGIC;
    \last_master_r_reg[2]\ : in STD_LOGIC;
    app_zq_req : in STD_LOGIC;
    app_sr_req : in STD_LOGIC;
    \maint_controller.maint_wip_r_lcl_reg\ : in STD_LOGIC;
    app_en_r2 : in STD_LOGIC;
    q_has_rd_r_reg : in STD_LOGIC;
    \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[0]\ : in STD_LOGIC;
    \read_fifo.tail_r_reg[3]\ : in STD_LOGIC;
    if_empty_r : in STD_LOGIC_VECTOR ( 0 to 0 );
    \read_fifo.tail_r_reg[2]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : in STD_LOGIC;
    ram_init_done_r : in STD_LOGIC;
    \periodic_rd_generation.periodic_rd_timer_r_reg[2]\ : in STD_LOGIC;
    \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[7]\ : in STD_LOGIC;
    ras_timer_zero_r_reg : in STD_LOGIC;
    app_ref_req : in STD_LOGIC;
    rd_wr_r_lcl_reg : in STD_LOGIC;
    app_hi_pri_r2 : in STD_LOGIC;
    ras_timer_zero_r_reg_0 : in STD_LOGIC;
    ras_timer_zero_r_reg_1 : in STD_LOGIC;
    ras_timer_zero_r_reg_2 : in STD_LOGIC;
    row : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ofs_rdy_r_reg : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[3]\ : in STD_LOGIC;
    \not_strict_mode.app_rd_data_end_reg\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \not_strict_mode.app_rd_data_end_reg_0\ : in STD_LOGIC;
    ram_init_addr : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \not_strict_mode.app_rd_data_end_reg_1\ : in STD_LOGIC;
    \req_data_buf_addr_r_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    bank : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \req_col_r_reg[9]\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    \cmd_pipe_plus.mc_data_offset_reg[5]_0\ : in STD_LOGIC;
    \cmd_pipe_plus.mc_data_offset_reg[4]_0\ : in STD_LOGIC;
    \cmd_pipe_plus.mc_data_offset_reg[3]_0\ : in STD_LOGIC;
    \cmd_pipe_plus.mc_data_offset_reg[1]_0\ : in STD_LOGIC;
    \cmd_pipe_plus.mc_data_offset_reg[0]_0\ : in STD_LOGIC;
    \read_fifo.tail_r_reg[0]\ : in STD_LOGIC;
    \read_fifo.tail_r_reg[1]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of mig_7series_nosysclock_mig_7series_v4_2_mc : entity is "mig_7series_v4_2_mc";
end mig_7series_nosysclock_mig_7series_v4_2_mc;

architecture STRUCTURE of mig_7series_nosysclock_mig_7series_v4_2_mc is
  signal \^q\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \arb_mux0/arb_select0/cke_ns2_out\ : STD_LOGIC;
  signal \arb_mux0/arb_select0/cke_r\ : STD_LOGIC;
  signal \bank_cntrl[0].bank0/wait_for_maint_r\ : STD_LOGIC;
  signal \bank_cntrl[1].bank0/wait_for_maint_r\ : STD_LOGIC;
  signal \bank_cntrl[2].bank0/wait_for_maint_r\ : STD_LOGIC;
  signal \bank_cntrl[3].bank0/wait_for_maint_r\ : STD_LOGIC;
  signal \bank_common0/rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_ns\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \bank_common0/rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal bank_mach0_n_100 : STD_LOGIC;
  signal bank_mach0_n_19 : STD_LOGIC;
  signal bank_mach0_n_20 : STD_LOGIC;
  signal bank_mach0_n_21 : STD_LOGIC;
  signal bank_mach0_n_22 : STD_LOGIC;
  signal bank_mach0_n_23 : STD_LOGIC;
  signal bank_mach0_n_25 : STD_LOGIC;
  signal bank_mach0_n_26 : STD_LOGIC;
  signal bank_mach0_n_28 : STD_LOGIC;
  signal bank_mach0_n_30 : STD_LOGIC;
  signal bank_mach0_n_98 : STD_LOGIC;
  signal bank_mach0_n_99 : STD_LOGIC;
  signal \^cmd_pipe_plus.wr_data_addr_reg[3]_0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal col_data_buf_addr : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal col_periodic_rd : STD_LOGIC;
  signal col_rd_wr : STD_LOGIC;
  signal \^ddr3_ila_rdpath\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \delay_wr_data_cntrl_eq_1.col_wr_data_buf_addr_r\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^generate_maint_cmds.insert_maint_r_lcl_reg\ : STD_LOGIC;
  signal inhbt_act_faw_r : STD_LOGIC;
  signal insert_maint_r1 : STD_LOGIC;
  signal maint_rank_r : STD_LOGIC;
  signal maint_ref_zq_wip : STD_LOGIC;
  signal maint_req_r : STD_LOGIC;
  signal maint_srx_r : STD_LOGIC;
  signal maint_wip_r : STD_LOGIC;
  signal maint_zq_r : STD_LOGIC;
  signal mc_address_ns : STD_LOGIC_VECTOR ( 26 downto 0 );
  signal mc_bank_ns : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \^mc_cas_n\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal mc_cas_n_ns : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^mc_cmd\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal mc_cmd_ns : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \^mc_cs_n\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal mc_cs_n_ns : STD_LOGIC_VECTOR ( 0 to 0 );
  signal mc_odt_ns : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^mc_ras_n\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal mc_ras_n_ns : STD_LOGIC_VECTOR ( 0 to 0 );
  signal mc_read_idle_ns : STD_LOGIC;
  signal mc_ref_zq_wip_ns : STD_LOGIC;
  signal mc_we_n_ns : STD_LOGIC_VECTOR ( 0 to 0 );
  signal mc_wrdata_en_ns : STD_LOGIC;
  signal offset_ns0 : STD_LOGIC;
  signal offset_r : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^periodic_rd_ack_r_lcl_reg\ : STD_LOGIC;
  signal \^periodic_rd_cntr_r_reg\ : STD_LOGIC;
  signal \^periodic_read_request.periodic_rd_r_lcl_reg\ : STD_LOGIC;
  signal \rank_cntrl[0].rank_cntrl0/act_this_rank\ : STD_LOGIC;
  signal \rank_cntrl[0].rank_cntrl0/periodic_rd_generation.read_this_rank\ : STD_LOGIC;
  signal \rank_cntrl[0].rank_cntrl0/periodic_rd_generation.read_this_rank_r1\ : STD_LOGIC;
  signal rank_mach0_n_11 : STD_LOGIC;
  signal rank_mach0_n_12 : STD_LOGIC;
  signal rank_mach0_n_13 : STD_LOGIC;
  signal rank_mach0_n_14 : STD_LOGIC;
  signal rank_mach0_n_16 : STD_LOGIC;
  signal rank_mach0_n_17 : STD_LOGIC;
  signal rank_mach0_n_18 : STD_LOGIC;
  signal rank_mach0_n_19 : STD_LOGIC;
  signal rank_mach0_n_20 : STD_LOGIC;
  signal rank_mach0_n_21 : STD_LOGIC;
  signal rank_mach0_n_22 : STD_LOGIC;
  signal rank_mach0_n_23 : STD_LOGIC;
  signal rank_mach0_n_24 : STD_LOGIC;
  signal rank_mach0_n_25 : STD_LOGIC;
  signal rank_mach0_n_26 : STD_LOGIC;
  signal rank_mach0_n_27 : STD_LOGIC;
  signal rank_mach0_n_28 : STD_LOGIC;
  signal rank_mach0_n_29 : STD_LOGIC;
  signal rank_mach0_n_30 : STD_LOGIC;
  signal rank_mach0_n_31 : STD_LOGIC;
  signal rank_mach0_n_32 : STD_LOGIC;
  signal rank_mach0_n_33 : STD_LOGIC;
  signal rank_mach0_n_34 : STD_LOGIC;
  signal rank_mach0_n_35 : STD_LOGIC;
  signal rank_mach0_n_36 : STD_LOGIC;
  signal rank_mach0_n_37 : STD_LOGIC;
  signal rank_mach0_n_38 : STD_LOGIC;
  signal rank_mach0_n_39 : STD_LOGIC;
  signal rank_mach0_n_40 : STD_LOGIC;
  signal rank_mach0_n_42 : STD_LOGIC;
  signal rank_mach0_n_43 : STD_LOGIC;
  signal rank_mach0_n_44 : STD_LOGIC;
  signal rank_mach0_n_45 : STD_LOGIC;
  signal read_data_valid : STD_LOGIC;
  signal \read_fifo.fifo_in_data\ : STD_LOGIC_VECTOR ( 6 to 6 );
  signal \^sent_col\ : STD_LOGIC;
  signal wr_data_en : STD_LOGIC;
  signal wr_data_en_ns : STD_LOGIC;
  signal wr_data_offset_ns : STD_LOGIC;
  signal \zq_cntrl.zq_timer.zq_timer_r_reg[0]_i_3_n_0\ : STD_LOGIC;
  signal \zq_cntrl.zq_timer.zq_timer_r_reg[0]_i_3_n_1\ : STD_LOGIC;
  signal \zq_cntrl.zq_timer.zq_timer_r_reg[0]_i_3_n_2\ : STD_LOGIC;
  signal \zq_cntrl.zq_timer.zq_timer_r_reg[0]_i_3_n_3\ : STD_LOGIC;
  signal \zq_cntrl.zq_timer.zq_timer_r_reg[0]_i_3_n_4\ : STD_LOGIC;
  signal \zq_cntrl.zq_timer.zq_timer_r_reg[0]_i_3_n_5\ : STD_LOGIC;
  signal \zq_cntrl.zq_timer.zq_timer_r_reg[0]_i_3_n_6\ : STD_LOGIC;
  signal \zq_cntrl.zq_timer.zq_timer_r_reg[0]_i_3_n_7\ : STD_LOGIC;
  signal \zq_cntrl.zq_timer.zq_timer_r_reg[12]_i_1_n_0\ : STD_LOGIC;
  signal \zq_cntrl.zq_timer.zq_timer_r_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \zq_cntrl.zq_timer.zq_timer_r_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \zq_cntrl.zq_timer.zq_timer_r_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \zq_cntrl.zq_timer.zq_timer_r_reg[12]_i_1_n_4\ : STD_LOGIC;
  signal \zq_cntrl.zq_timer.zq_timer_r_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \zq_cntrl.zq_timer.zq_timer_r_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \zq_cntrl.zq_timer.zq_timer_r_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \zq_cntrl.zq_timer.zq_timer_r_reg[16]_i_1_n_1\ : STD_LOGIC;
  signal \zq_cntrl.zq_timer.zq_timer_r_reg[16]_i_1_n_2\ : STD_LOGIC;
  signal \zq_cntrl.zq_timer.zq_timer_r_reg[16]_i_1_n_3\ : STD_LOGIC;
  signal \zq_cntrl.zq_timer.zq_timer_r_reg[16]_i_1_n_4\ : STD_LOGIC;
  signal \zq_cntrl.zq_timer.zq_timer_r_reg[16]_i_1_n_5\ : STD_LOGIC;
  signal \zq_cntrl.zq_timer.zq_timer_r_reg[16]_i_1_n_6\ : STD_LOGIC;
  signal \zq_cntrl.zq_timer.zq_timer_r_reg[16]_i_1_n_7\ : STD_LOGIC;
  signal \zq_cntrl.zq_timer.zq_timer_r_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \zq_cntrl.zq_timer.zq_timer_r_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \zq_cntrl.zq_timer.zq_timer_r_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \zq_cntrl.zq_timer.zq_timer_r_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \zq_cntrl.zq_timer.zq_timer_r_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \zq_cntrl.zq_timer.zq_timer_r_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \zq_cntrl.zq_timer.zq_timer_r_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \zq_cntrl.zq_timer.zq_timer_r_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \zq_cntrl.zq_timer.zq_timer_r_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \zq_cntrl.zq_timer.zq_timer_r_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \zq_cntrl.zq_timer.zq_timer_r_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \zq_cntrl.zq_timer.zq_timer_r_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \zq_cntrl.zq_timer.zq_timer_r_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \zq_cntrl.zq_timer.zq_timer_r_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \zq_cntrl.zq_timer.zq_timer_r_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \zq_cntrl.zq_timer.zq_timer_r_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \NLW_zq_cntrl.zq_timer.zq_timer_r_reg[16]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute syn_maxfan : string;
  attribute syn_maxfan of \cmd_pipe_plus.wr_data_addr_reg[0]\ : label is "30";
  attribute syn_maxfan of \cmd_pipe_plus.wr_data_addr_reg[1]\ : label is "30";
  attribute syn_maxfan of \cmd_pipe_plus.wr_data_addr_reg[2]\ : label is "30";
  attribute syn_maxfan of \cmd_pipe_plus.wr_data_addr_reg[3]\ : label is "30";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of \cmd_pipe_plus.wr_data_offset_reg[0]\ : label is "no";
  attribute syn_maxfan of \cmd_pipe_plus.wr_data_offset_reg[0]\ : label is "30";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \zq_cntrl.zq_timer.zq_timer_r_reg[0]_i_3\ : label is 11;
  attribute ADDER_THRESHOLD of \zq_cntrl.zq_timer.zq_timer_r_reg[12]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \zq_cntrl.zq_timer.zq_timer_r_reg[16]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \zq_cntrl.zq_timer.zq_timer_r_reg[4]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \zq_cntrl.zq_timer.zq_timer_r_reg[8]_i_1\ : label is 11;
begin
  Q(1 downto 0) <= \^q\(1 downto 0);
  \cmd_pipe_plus.wr_data_addr_reg[3]_0\(4 downto 0) <= \^cmd_pipe_plus.wr_data_addr_reg[3]_0\(4 downto 0);
  ddr3_ila_rdpath(7 downto 0) <= \^ddr3_ila_rdpath\(7 downto 0);
  \generate_maint_cmds.insert_maint_r_lcl_reg\ <= \^generate_maint_cmds.insert_maint_r_lcl_reg\;
  mc_cas_n(1 downto 0) <= \^mc_cas_n\(1 downto 0);
  mc_cmd(0) <= \^mc_cmd\(0);
  mc_cs_n(0) <= \^mc_cs_n\(0);
  mc_ras_n(1 downto 0) <= \^mc_ras_n\(1 downto 0);
  periodic_rd_ack_r_lcl_reg <= \^periodic_rd_ack_r_lcl_reg\;
  periodic_rd_cntr_r_reg <= \^periodic_rd_cntr_r_reg\;
  \periodic_read_request.periodic_rd_r_lcl_reg\ <= \^periodic_read_request.periodic_rd_r_lcl_reg\;
  sent_col <= \^sent_col\;
bank_mach0: entity work.mig_7series_nosysclock_mig_7series_v4_2_bank_mach
     port map (
      CLK => CLK,
      D(1) => bank_mach0_n_26,
      D(0) => mc_we_n_ns(0),
      DIA(1) => col_periodic_rd,
      DIA(0) => col_data_buf_addr(3),
      DIC(0) => offset_r(0),
      E(0) => read_data_valid,
      Q(0) => \bank_common0/rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r\(0),
      S(0) => S(0),
      accept_internal_r_reg => \grant_r_reg[0]\,
      accept_ns => accept_ns,
      act_this_rank => \rank_cntrl[0].rank_cntrl0/act_this_rank\,
      app_en_r2 => app_en_r2,
      app_hi_pri_r2 => app_hi_pri_r2,
      auto_pre_r_lcl_reg => rank_mach0_n_18,
      bank(2 downto 0) => bank(2 downto 0),
      bm_end_r1 => bm_end_r1,
      bm_end_r1_reg => bm_end_r1_reg,
      bm_end_r1_reg_0 => bm_end_r1_reg_0,
      bm_end_r1_reg_1 => bm_end_r1_reg_1,
      cke_ns2_out => \arb_mux0/arb_select0/cke_ns2_out\,
      cke_r => \arb_mux0/arb_select0/cke_r\,
      col_data_buf_addr(2 downto 0) => col_data_buf_addr(2 downto 0),
      col_rd_wr => col_rd_wr,
      \data_valid_2_1.offset_r_reg[0]\(0) => \read_fifo.fifo_in_data\(6),
      ddr3_ila_rdpath(0) => \^ddr3_ila_rdpath\(7),
      \delay_wr_data_cntrl_eq_1.col_wr_data_buf_addr_r_reg[3]\(3 downto 0) => \delay_wr_data_cntrl_eq_1.col_wr_data_buf_addr_r\(3 downto 0),
      \generate_maint_cmds.insert_maint_r_lcl_reg\ => \^generate_maint_cmds.insert_maint_r_lcl_reg\,
      \grant_r_reg[0]\ => bank_mach0_n_28,
      \grant_r_reg[3]\ => \grant_r_reg[3]\,
      \grant_r_reg[3]_0\ => bank_mach0_n_98,
      \grant_r_reg[3]_1\ => bank_mach0_n_99,
      granted_col_r_reg => \^sent_col\,
      granted_col_r_reg_0 => bank_mach0_n_23,
      granted_col_r_reg_1(26 downto 0) => mc_address_ns(26 downto 0),
      granted_col_r_reg_2(5 downto 0) => mc_bank_ns(5 downto 0),
      granted_col_r_reg_3 => bank_mach0_n_100,
      granted_col_r_reg_4 => rank_mach0_n_44,
      granted_col_r_reg_5 => rank_mach0_n_45,
      hi_priority => hi_priority,
      idle_r_lcl_reg => bank_mach0_n_19,
      idle_r_lcl_reg_0 => bank_mach0_n_20,
      idle_r_lcl_reg_1 => bank_mach0_n_21,
      idle_r_lcl_reg_2 => bank_mach0_n_22,
      inhbt_act_faw_r => inhbt_act_faw_r,
      insert_maint_r1 => insert_maint_r1,
      \maint_controller.maint_hit_busies_r_reg[3]\ => rank_mach0_n_17,
      \maint_controller.maint_wip_r_lcl_reg\ => \maint_controller.maint_wip_r_lcl_reg\,
      maint_rank_r => maint_rank_r,
      maint_req_r => maint_req_r,
      maint_srx_r => maint_srx_r,
      maint_wip_r => maint_wip_r,
      maint_zq_r => maint_zq_r,
      mc_cas_n_ns(1 downto 0) => mc_cas_n_ns(1 downto 0),
      mc_cmd_ns(0) => mc_cmd_ns(1),
      mc_cs_n_ns(0) => mc_cs_n_ns(0),
      mc_odt_ns(0) => mc_odt_ns(0),
      mc_ras_n_ns(0) => mc_ras_n_ns(0),
      offset_ns0 => offset_ns0,
      ofs_rdy_r_reg(2 downto 0) => ofs_rdy_r_reg(2 downto 0),
      pass_open_bank_r_lcl_reg => rank_mach0_n_19,
      periodic_rd_ack_r_lcl_reg => \^periodic_rd_ack_r_lcl_reg\,
      periodic_rd_cntr_r_reg => \^periodic_rd_cntr_r_reg\,
      periodic_rd_cntr_r_reg_0 => maint_ref_zq_wip_r_reg,
      periodic_rd_cntr_r_reg_1 => \^periodic_read_request.periodic_rd_r_lcl_reg\,
      \periodic_rd_generation.read_this_rank\ => \rank_cntrl[0].rank_cntrl0/periodic_rd_generation.read_this_rank\,
      \periodic_rd_generation.read_this_rank_r1\ => \rank_cntrl[0].rank_cntrl0/periodic_rd_generation.read_this_rank_r1\,
      \periodic_rd_generation.read_this_rank_r1_reg\ => bank_mach0_n_30,
      phy_mc_cmd_full => phy_mc_cmd_full,
      phy_mc_ctl_full => phy_mc_ctl_full,
      q_has_rd_r_reg => rank_mach0_n_16,
      q_has_rd_r_reg_0 => q_has_rd_r_reg,
      ras_timer_zero_r_reg => ras_timer_zero_r_reg,
      ras_timer_zero_r_reg_0 => ras_timer_zero_r_reg_0,
      ras_timer_zero_r_reg_1 => ras_timer_zero_r_reg_1,
      ras_timer_zero_r_reg_2 => ras_timer_zero_r_reg_2,
      rb_hit_busy_r_reg => rb_hit_busy_r_reg,
      rb_hit_busy_r_reg_0 => rb_hit_busy_r_reg_0,
      rb_hit_busy_r_reg_1 => rb_hit_busy_r_reg_1,
      rb_hit_busy_r_reg_2 => rb_hit_busy_r_reg_2,
      rd_wr_r_lcl_reg => bank_mach0_n_25,
      rd_wr_r_lcl_reg_0 => rd_wr_r_lcl_reg,
      req_bank_r(11 downto 0) => req_bank_r(11 downto 0),
      \req_col_r_reg[9]\(9 downto 0) => \req_col_r_reg[9]\(9 downto 0),
      \req_data_buf_addr_r_reg[3]\(3 downto 0) => \req_data_buf_addr_r_reg[3]\(3 downto 0),
      \req_row_r_lcl_reg[15]\(3 downto 0) => \req_row_r_lcl_reg[15]\(3 downto 0),
      req_wr_r_lcl0 => req_wr_r_lcl0,
      \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[0]\(0) => \bank_common0/rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_ns\(0),
      \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[1]\ => rank_mach0_n_42,
      \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[3]\ => \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[3]\,
      \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[5]\ => \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[0]\,
      \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[5]_0\ => rank_mach0_n_43,
      \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[7]\ => \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[7]\,
      \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[8]\ => \last_master_r_reg[2]\,
      \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[8]_0\ => rank_mach0_n_20,
      rnk_config_valid_r_lcl_reg => \periodic_read_request.periodic_rd_r_cnt_reg\,
      row(15 downto 0) => row(15 downto 0),
      row_hit_r_reg(0) => row_hit_r_reg(0),
      row_hit_r_reg_0(0) => row_hit_r_reg_0(0),
      row_hit_r_reg_1(0) => row_hit_r_reg_1(0),
      \rstdiv0_sync_r1_reg_rep__12\ => \rstdiv0_sync_r1_reg_rep__12\,
      \rstdiv0_sync_r1_reg_rep__12_0\ => \rstdiv0_sync_r1_reg_rep__12_0\,
      \rstdiv0_sync_r1_reg_rep__12_1\ => \rstdiv0_sync_r1_reg_rep__12_1\,
      \rstdiv0_sync_r1_reg_rep__12_2\ => \rstdiv0_sync_r1_reg_rep__12_2\,
      wait_for_maint_r => \bank_cntrl[0].bank0/wait_for_maint_r\,
      wait_for_maint_r_0 => \bank_cntrl[1].bank0/wait_for_maint_r\,
      wait_for_maint_r_1 => \bank_cntrl[2].bank0/wait_for_maint_r\,
      wait_for_maint_r_2 => \bank_cntrl[3].bank0/wait_for_maint_r\,
      wait_for_maint_r_lcl_reg => rank_mach0_n_14,
      wait_for_maint_r_lcl_reg_0 => rank_mach0_n_11,
      wait_for_maint_r_lcl_reg_1 => rank_mach0_n_12,
      wait_for_maint_r_lcl_reg_2 => rank_mach0_n_13,
      was_wr0 => was_wr0
    );
\cmd_pipe_plus.mc_address_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => mc_address_ns(0),
      Q => \cmd_pipe_plus.mc_address_reg[26]_0\(0),
      R => '0'
    );
\cmd_pipe_plus.mc_address_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => mc_address_ns(10),
      Q => \cmd_pipe_plus.mc_address_reg[26]_0\(10),
      R => '0'
    );
\cmd_pipe_plus.mc_address_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => mc_address_ns(11),
      Q => \cmd_pipe_plus.mc_address_reg[26]_0\(11),
      R => '0'
    );
\cmd_pipe_plus.mc_address_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => mc_address_ns(12),
      Q => \cmd_pipe_plus.mc_address_reg[26]_0\(12),
      R => '0'
    );
\cmd_pipe_plus.mc_address_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => mc_address_ns(13),
      Q => \cmd_pipe_plus.mc_address_reg[26]_0\(13),
      R => '0'
    );
\cmd_pipe_plus.mc_address_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => mc_address_ns(14),
      Q => \cmd_pipe_plus.mc_address_reg[26]_0\(14),
      R => '0'
    );
\cmd_pipe_plus.mc_address_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => mc_address_ns(15),
      Q => \cmd_pipe_plus.mc_address_reg[26]_0\(15),
      R => '0'
    );
\cmd_pipe_plus.mc_address_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => mc_address_ns(16),
      Q => \cmd_pipe_plus.mc_address_reg[26]_0\(16),
      R => '0'
    );
\cmd_pipe_plus.mc_address_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => mc_address_ns(17),
      Q => \cmd_pipe_plus.mc_address_reg[26]_0\(17),
      R => '0'
    );
\cmd_pipe_plus.mc_address_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => mc_address_ns(18),
      Q => \cmd_pipe_plus.mc_address_reg[26]_0\(18),
      R => '0'
    );
\cmd_pipe_plus.mc_address_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => mc_address_ns(19),
      Q => \cmd_pipe_plus.mc_address_reg[26]_0\(19),
      R => '0'
    );
\cmd_pipe_plus.mc_address_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => mc_address_ns(1),
      Q => \cmd_pipe_plus.mc_address_reg[26]_0\(1),
      R => '0'
    );
\cmd_pipe_plus.mc_address_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => mc_address_ns(20),
      Q => \cmd_pipe_plus.mc_address_reg[26]_0\(20),
      R => '0'
    );
\cmd_pipe_plus.mc_address_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => mc_address_ns(21),
      Q => \cmd_pipe_plus.mc_address_reg[26]_0\(21),
      R => '0'
    );
\cmd_pipe_plus.mc_address_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => mc_address_ns(22),
      Q => \cmd_pipe_plus.mc_address_reg[26]_0\(22),
      R => '0'
    );
\cmd_pipe_plus.mc_address_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => mc_address_ns(23),
      Q => \cmd_pipe_plus.mc_address_reg[26]_0\(23),
      R => '0'
    );
\cmd_pipe_plus.mc_address_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => mc_address_ns(24),
      Q => \cmd_pipe_plus.mc_address_reg[26]_0\(24),
      R => '0'
    );
\cmd_pipe_plus.mc_address_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => mc_address_ns(25),
      Q => \cmd_pipe_plus.mc_address_reg[26]_0\(25),
      R => '0'
    );
\cmd_pipe_plus.mc_address_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => mc_address_ns(26),
      Q => \cmd_pipe_plus.mc_address_reg[26]_0\(26),
      R => '0'
    );
\cmd_pipe_plus.mc_address_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => mc_address_ns(2),
      Q => \cmd_pipe_plus.mc_address_reg[26]_0\(2),
      R => '0'
    );
\cmd_pipe_plus.mc_address_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => mc_address_ns(3),
      Q => \cmd_pipe_plus.mc_address_reg[26]_0\(3),
      R => '0'
    );
\cmd_pipe_plus.mc_address_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => mc_address_ns(4),
      Q => \cmd_pipe_plus.mc_address_reg[26]_0\(4),
      R => '0'
    );
\cmd_pipe_plus.mc_address_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => mc_address_ns(5),
      Q => \cmd_pipe_plus.mc_address_reg[26]_0\(5),
      R => '0'
    );
\cmd_pipe_plus.mc_address_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => mc_address_ns(6),
      Q => \cmd_pipe_plus.mc_address_reg[26]_0\(6),
      R => '0'
    );
\cmd_pipe_plus.mc_address_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => mc_address_ns(7),
      Q => \cmd_pipe_plus.mc_address_reg[26]_0\(7),
      R => '0'
    );
\cmd_pipe_plus.mc_address_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => mc_address_ns(8),
      Q => \cmd_pipe_plus.mc_address_reg[26]_0\(8),
      R => '0'
    );
\cmd_pipe_plus.mc_address_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => mc_address_ns(9),
      Q => \cmd_pipe_plus.mc_address_reg[26]_0\(9),
      R => '0'
    );
\cmd_pipe_plus.mc_bank_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => mc_bank_ns(0),
      Q => \cmd_pipe_plus.mc_bank_reg[5]_0\(0),
      R => '0'
    );
\cmd_pipe_plus.mc_bank_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => mc_bank_ns(1),
      Q => \cmd_pipe_plus.mc_bank_reg[5]_0\(1),
      R => '0'
    );
\cmd_pipe_plus.mc_bank_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => mc_bank_ns(2),
      Q => \cmd_pipe_plus.mc_bank_reg[5]_0\(2),
      R => '0'
    );
\cmd_pipe_plus.mc_bank_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => mc_bank_ns(3),
      Q => \cmd_pipe_plus.mc_bank_reg[5]_0\(3),
      R => '0'
    );
\cmd_pipe_plus.mc_bank_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => mc_bank_ns(4),
      Q => \cmd_pipe_plus.mc_bank_reg[5]_0\(4),
      R => '0'
    );
\cmd_pipe_plus.mc_bank_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => mc_bank_ns(5),
      Q => \cmd_pipe_plus.mc_bank_reg[5]_0\(5),
      R => '0'
    );
\cmd_pipe_plus.mc_cas_n_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => mc_cas_n_ns(0),
      Q => \^mc_cas_n\(0),
      R => '0'
    );
\cmd_pipe_plus.mc_cas_n_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => mc_cas_n_ns(1),
      Q => \^mc_cas_n\(1),
      R => '0'
    );
\cmd_pipe_plus.mc_cke_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \arb_mux0/arb_select0/cke_ns2_out\,
      Q => mc_cke(0),
      R => '0'
    );
\cmd_pipe_plus.mc_cmd_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \^sent_col\,
      Q => \^mc_cmd\(0),
      R => '0'
    );
\cmd_pipe_plus.mc_cmd_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => mc_cmd_ns(1),
      Q => \^ddr3_ila_rdpath\(6),
      R => '0'
    );
\cmd_pipe_plus.mc_cs_n_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => mc_cs_n_ns(0),
      Q => \^mc_cs_n\(0),
      R => '0'
    );
\cmd_pipe_plus.mc_data_offset_1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => bank_mach0_n_23,
      Q => \^ddr3_ila_rdpath\(7),
      R => '0'
    );
\cmd_pipe_plus.mc_data_offset_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \cmd_pipe_plus.mc_data_offset_reg[0]_0\,
      Q => \^ddr3_ila_rdpath\(0),
      R => bank_mach0_n_100
    );
\cmd_pipe_plus.mc_data_offset_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \cmd_pipe_plus.mc_data_offset_reg[1]_0\,
      Q => \^ddr3_ila_rdpath\(1),
      R => bank_mach0_n_100
    );
\cmd_pipe_plus.mc_data_offset_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => D(0),
      Q => \^ddr3_ila_rdpath\(2),
      R => '0'
    );
\cmd_pipe_plus.mc_data_offset_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \cmd_pipe_plus.mc_data_offset_reg[3]_0\,
      Q => \^ddr3_ila_rdpath\(3),
      R => bank_mach0_n_100
    );
\cmd_pipe_plus.mc_data_offset_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \cmd_pipe_plus.mc_data_offset_reg[4]_0\,
      Q => \^ddr3_ila_rdpath\(4),
      R => bank_mach0_n_100
    );
\cmd_pipe_plus.mc_data_offset_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \cmd_pipe_plus.mc_data_offset_reg[5]_0\,
      Q => \^ddr3_ila_rdpath\(5),
      R => bank_mach0_n_100
    );
\cmd_pipe_plus.mc_odt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => mc_odt_ns(0),
      Q => mc_odt(0),
      R => '0'
    );
\cmd_pipe_plus.mc_ras_n_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => mc_ras_n_ns(0),
      Q => \^mc_ras_n\(0),
      R => '0'
    );
\cmd_pipe_plus.mc_ras_n_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => bank_mach0_n_28,
      Q => \^mc_ras_n\(1),
      R => '0'
    );
\cmd_pipe_plus.mc_we_n_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => mc_we_n_ns(0),
      Q => \^q\(0),
      R => '0'
    );
\cmd_pipe_plus.mc_we_n_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => bank_mach0_n_26,
      Q => \^q\(1),
      R => '0'
    );
\cmd_pipe_plus.mc_wrdata_en_reg\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => mc_wrdata_en_ns,
      Q => mc_wrdata_en,
      R => '0'
    );
\cmd_pipe_plus.wr_data_addr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \delay_wr_data_cntrl_eq_1.col_wr_data_buf_addr_r\(0),
      Q => \^cmd_pipe_plus.wr_data_addr_reg[3]_0\(1),
      R => '0'
    );
\cmd_pipe_plus.wr_data_addr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \delay_wr_data_cntrl_eq_1.col_wr_data_buf_addr_r\(1),
      Q => \^cmd_pipe_plus.wr_data_addr_reg[3]_0\(2),
      R => '0'
    );
\cmd_pipe_plus.wr_data_addr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \delay_wr_data_cntrl_eq_1.col_wr_data_buf_addr_r\(2),
      Q => \^cmd_pipe_plus.wr_data_addr_reg[3]_0\(3),
      R => '0'
    );
\cmd_pipe_plus.wr_data_addr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \delay_wr_data_cntrl_eq_1.col_wr_data_buf_addr_r\(3),
      Q => \^cmd_pipe_plus.wr_data_addr_reg[3]_0\(4),
      R => '0'
    );
\cmd_pipe_plus.wr_data_en_reg\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => wr_data_en_ns,
      Q => wr_data_en,
      R => '0'
    );
\cmd_pipe_plus.wr_data_offset_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => wr_data_offset_ns,
      Q => \^cmd_pipe_plus.wr_data_addr_reg[3]_0\(0),
      R => '0'
    );
col_mach0: entity work.mig_7series_nosysclock_mig_7series_v4_2_col_mach
     port map (
      ADDRA(1 downto 0) => ADDRA(1 downto 0),
      CLK => CLK,
      D(3 downto 0) => \delay_wr_data_cntrl_eq_1.col_wr_data_buf_addr_r\(3 downto 0),
      DIA(1) => col_periodic_rd,
      DIA(0) => col_data_buf_addr(3),
      DIC(0) => offset_r(0),
      E(0) => read_data_valid,
      Q(6 downto 0) => \read_fifo.fifo_out_data_r_reg[6]\(6 downto 0),
      col_data_buf_addr(2 downto 0) => col_data_buf_addr(2 downto 0),
      col_rd_wr => col_rd_wr,
      if_empty_r(0) => if_empty_r(0),
      maint_ref_zq_wip => maint_ref_zq_wip,
      mc_cmd(0) => \^mc_cmd\(0),
      mc_read_idle_ns => mc_read_idle_ns,
      mc_read_idle_r_reg => \grant_r_reg[0]\,
      mc_ref_zq_wip_ns => mc_ref_zq_wip_ns,
      mc_wrdata_en_ns => mc_wrdata_en_ns,
      \not_strict_mode.app_rd_data_end_ns\ => \not_strict_mode.app_rd_data_end_ns\,
      \not_strict_mode.app_rd_data_end_reg\(0) => \not_strict_mode.app_rd_data_end_reg\(0),
      \not_strict_mode.app_rd_data_end_reg_0\ => \not_strict_mode.app_rd_data_end_reg_0\,
      \not_strict_mode.app_rd_data_end_reg_1\ => \not_strict_mode.app_rd_data_end_reg_1\,
      offset_ns0 => offset_ns0,
      \out\ => \out\,
      ram_init_addr(2 downto 0) => ram_init_addr(2 downto 0),
      ram_init_done_r => ram_init_done_r,
      \read_fifo.fifo_out_data_r_reg[4]_0\ => \read_fifo.fifo_out_data_r_reg[4]\,
      \read_fifo.fifo_out_data_r_reg[6]_0\ => \read_fifo.fifo_out_data_r_reg[6]_0\,
      \read_fifo.fifo_out_data_r_reg[6]_1\(0) => \read_fifo.fifo_out_data_r_reg[6]_1\(0),
      \read_fifo.fifo_out_data_r_reg[6]_2\(0) => \read_fifo.fifo_in_data\(6),
      \read_fifo.fifo_out_data_r_reg[6]_3\ => \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[0]\,
      \read_fifo.tail_r_reg[0]_0\ => \read_fifo.tail_r_reg[1]\(0),
      \read_fifo.tail_r_reg[0]_1\ => \read_fifo.tail_r_reg[0]\,
      \read_fifo.tail_r_reg[1]_0\ => \read_fifo.tail_r_reg[1]\(1),
      \read_fifo.tail_r_reg[1]_1\ => \periodic_read_request.periodic_rd_r_cnt_reg\,
      \read_fifo.tail_r_reg[1]_2\ => \read_fifo.tail_r_reg[1]_0\,
      \read_fifo.tail_r_reg[2]_0\(0) => \read_fifo.tail_r_reg[2]\(0),
      \read_fifo.tail_r_reg[3]_0\ => \read_fifo.tail_r_reg[3]\,
      wr_data_en_ns => wr_data_en_ns,
      wr_data_offset_ns => wr_data_offset_ns
    );
mc_read_idle_r_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => mc_read_idle_ns,
      Q => idle,
      R => '0'
    );
mc_ref_zq_wip_r_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => mc_ref_zq_wip_ns,
      Q => tempmon_sample_en,
      R => '0'
    );
\mem_reg_0_15_0_5_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^mc_ras_n\(0),
      I1 => \periodic_rd_generation.periodic_rd_timer_r_reg[2]\,
      O => phy_dout(0)
    );
\mem_reg_0_15_42_47_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^mc_cs_n\(0),
      I1 => \periodic_rd_generation.periodic_rd_timer_r_reg[2]\,
      O => \cmd_pipe_plus.mc_we_n_reg[0]_0\(0)
    );
\mem_reg_0_15_48_53_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^q\(0),
      I1 => \periodic_rd_generation.periodic_rd_timer_r_reg[2]\,
      O => \cmd_pipe_plus.mc_we_n_reg[0]_0\(1)
    );
\mem_reg_0_15_6_11_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^mc_cas_n\(0),
      I1 => \periodic_rd_generation.periodic_rd_timer_r_reg[2]\,
      O => phy_dout(1)
    );
\pointer_ram.rams[0].RAM32M0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4F"
    )
        port map (
      I0 => \^cmd_pipe_plus.wr_data_addr_reg[3]_0\(0),
      I1 => wr_data_en,
      I2 => ram_init_done_r,
      O => \cmd_pipe_plus.wr_data_offset_reg[0]_0\
    );
rank_mach0: entity work.mig_7series_nosysclock_mig_7series_v4_2_rank_mach
     port map (
      CLK => CLK,
      O(3) => \zq_cntrl.zq_timer.zq_timer_r_reg[0]_i_3_n_4\,
      O(2) => \zq_cntrl.zq_timer.zq_timer_r_reg[0]_i_3_n_5\,
      O(1) => \zq_cntrl.zq_timer.zq_timer_r_reg[0]_i_3_n_6\,
      O(0) => \zq_cntrl.zq_timer.zq_timer_r_reg[0]_i_3_n_7\,
      Q(0) => \bank_common0/rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r\(0),
      S(3) => rank_mach0_n_21,
      S(2) => rank_mach0_n_22,
      S(1) => rank_mach0_n_23,
      S(0) => rank_mach0_n_24,
      act_this_rank => \rank_cntrl[0].rank_cntrl0/act_this_rank\,
      app_ref_ack => app_ref_ack,
      app_ref_req => app_ref_req,
      app_sr_active => app_sr_active,
      app_sr_req => app_sr_req,
      app_zq_ack => app_zq_ack,
      app_zq_req => app_zq_req,
      auto_pre_r_lcl_reg => \^periodic_rd_cntr_r_reg\,
      cke_ns2_out => \arb_mux0/arb_select0/cke_ns2_out\,
      cke_r => \arb_mux0/arb_select0/cke_r\,
      \grant_r[2]_i_2\ => \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[7]\,
      \grant_r_reg[0]\ => \grant_r_reg[0]\,
      \inhbt_act_faw.faw_cnt_r_reg[0]\ => bank_mach0_n_98,
      inhbt_act_faw_r => inhbt_act_faw_r,
      insert_maint_r1 => insert_maint_r1,
      \last_master_r_reg[2]\ => \last_master_r_reg[2]\,
      maint_rank_r => maint_rank_r,
      maint_ref_zq_wip => maint_ref_zq_wip,
      maint_ref_zq_wip_r_reg => maint_ref_zq_wip_r_reg,
      maint_req_r => maint_req_r,
      maint_srx_r => maint_srx_r,
      maint_wip_r => maint_wip_r,
      maint_zq_r => maint_zq_r,
      \maintenance_request.maint_rank_r_lcl_reg[0]\ => rank_mach0_n_19,
      \maintenance_request.maint_req_r_lcl_reg\ => rank_mach0_n_18,
      \maintenance_request.maint_sre_r_lcl_reg\ => rank_mach0_n_16,
      \maintenance_request.maint_sre_r_lcl_reg_0\ => rank_mach0_n_17,
      \maintenance_request.maint_sre_r_lcl_reg_1\ => rank_mach0_n_20,
      \maintenance_request.maint_sre_r_lcl_reg_2\ => rank_mach0_n_42,
      \maintenance_request.maint_sre_r_lcl_reg_3\ => rank_mach0_n_43,
      \maintenance_request.maint_zq_r_lcl_reg\(0) => \bank_common0/rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_ns\(0),
      \periodic_rd_generation.periodic_rd_timer_r_reg[2]\ => bank_mach0_n_30,
      \periodic_rd_generation.periodic_rd_timer_r_reg[2]_0\ => \periodic_rd_generation.periodic_rd_timer_r_reg[2]\,
      \periodic_rd_generation.read_this_rank\ => \rank_cntrl[0].rank_cntrl0/periodic_rd_generation.read_this_rank\,
      \periodic_rd_generation.read_this_rank_r1\ => \rank_cntrl[0].rank_cntrl0/periodic_rd_generation.read_this_rank_r1\,
      \periodic_read_request.periodic_rd_r_cnt_reg\ => \periodic_read_request.periodic_rd_r_cnt_reg\,
      \periodic_read_request.periodic_rd_r_lcl_reg\ => \^periodic_read_request.periodic_rd_r_lcl_reg\,
      \periodic_read_request.periodic_rd_r_lcl_reg_0\ => \^periodic_rd_ack_r_lcl_reg\,
      \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[0]\ => \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[0]\,
      \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[0]_0\ => \^generate_maint_cmds.insert_maint_r_lcl_reg\,
      \rstdiv0_sync_r1_reg_rep__16\ => rank_mach0_n_44,
      \rtw_timer.rtw_cnt_r_reg[1]\ => bank_mach0_n_25,
      wait_for_maint_r => \bank_cntrl[1].bank0/wait_for_maint_r\,
      wait_for_maint_r_0 => \bank_cntrl[2].bank0/wait_for_maint_r\,
      wait_for_maint_r_1 => \bank_cntrl[3].bank0/wait_for_maint_r\,
      wait_for_maint_r_2 => \bank_cntrl[0].bank0/wait_for_maint_r\,
      wait_for_maint_r_lcl_reg => rank_mach0_n_11,
      wait_for_maint_r_lcl_reg_0 => rank_mach0_n_12,
      wait_for_maint_r_lcl_reg_1 => rank_mach0_n_13,
      wait_for_maint_r_lcl_reg_2 => rank_mach0_n_14,
      wait_for_maint_r_lcl_reg_3 => bank_mach0_n_20,
      wait_for_maint_r_lcl_reg_4 => bank_mach0_n_21,
      wait_for_maint_r_lcl_reg_5 => bank_mach0_n_22,
      wait_for_maint_r_lcl_reg_6 => bank_mach0_n_19,
      \wtr_timer.wtr_cnt_r_reg[1]\ => rank_mach0_n_45,
      \wtr_timer.wtr_cnt_r_reg[1]_0\ => bank_mach0_n_99,
      \zq_cntrl.zq_timer.zq_timer_r_reg[11]\(3) => rank_mach0_n_29,
      \zq_cntrl.zq_timer.zq_timer_r_reg[11]\(2) => rank_mach0_n_30,
      \zq_cntrl.zq_timer.zq_timer_r_reg[11]\(1) => rank_mach0_n_31,
      \zq_cntrl.zq_timer.zq_timer_r_reg[11]\(0) => rank_mach0_n_32,
      \zq_cntrl.zq_timer.zq_timer_r_reg[11]_0\(3) => \zq_cntrl.zq_timer.zq_timer_r_reg[8]_i_1_n_4\,
      \zq_cntrl.zq_timer.zq_timer_r_reg[11]_0\(2) => \zq_cntrl.zq_timer.zq_timer_r_reg[8]_i_1_n_5\,
      \zq_cntrl.zq_timer.zq_timer_r_reg[11]_0\(1) => \zq_cntrl.zq_timer.zq_timer_r_reg[8]_i_1_n_6\,
      \zq_cntrl.zq_timer.zq_timer_r_reg[11]_0\(0) => \zq_cntrl.zq_timer.zq_timer_r_reg[8]_i_1_n_7\,
      \zq_cntrl.zq_timer.zq_timer_r_reg[15]\(3) => rank_mach0_n_33,
      \zq_cntrl.zq_timer.zq_timer_r_reg[15]\(2) => rank_mach0_n_34,
      \zq_cntrl.zq_timer.zq_timer_r_reg[15]\(1) => rank_mach0_n_35,
      \zq_cntrl.zq_timer.zq_timer_r_reg[15]\(0) => rank_mach0_n_36,
      \zq_cntrl.zq_timer.zq_timer_r_reg[15]_0\(3) => \zq_cntrl.zq_timer.zq_timer_r_reg[12]_i_1_n_4\,
      \zq_cntrl.zq_timer.zq_timer_r_reg[15]_0\(2) => \zq_cntrl.zq_timer.zq_timer_r_reg[12]_i_1_n_5\,
      \zq_cntrl.zq_timer.zq_timer_r_reg[15]_0\(1) => \zq_cntrl.zq_timer.zq_timer_r_reg[12]_i_1_n_6\,
      \zq_cntrl.zq_timer.zq_timer_r_reg[15]_0\(0) => \zq_cntrl.zq_timer.zq_timer_r_reg[12]_i_1_n_7\,
      \zq_cntrl.zq_timer.zq_timer_r_reg[19]\(3) => rank_mach0_n_37,
      \zq_cntrl.zq_timer.zq_timer_r_reg[19]\(2) => rank_mach0_n_38,
      \zq_cntrl.zq_timer.zq_timer_r_reg[19]\(1) => rank_mach0_n_39,
      \zq_cntrl.zq_timer.zq_timer_r_reg[19]\(0) => rank_mach0_n_40,
      \zq_cntrl.zq_timer.zq_timer_r_reg[19]_0\(3) => \zq_cntrl.zq_timer.zq_timer_r_reg[16]_i_1_n_4\,
      \zq_cntrl.zq_timer.zq_timer_r_reg[19]_0\(2) => \zq_cntrl.zq_timer.zq_timer_r_reg[16]_i_1_n_5\,
      \zq_cntrl.zq_timer.zq_timer_r_reg[19]_0\(1) => \zq_cntrl.zq_timer.zq_timer_r_reg[16]_i_1_n_6\,
      \zq_cntrl.zq_timer.zq_timer_r_reg[19]_0\(0) => \zq_cntrl.zq_timer.zq_timer_r_reg[16]_i_1_n_7\,
      \zq_cntrl.zq_timer.zq_timer_r_reg[7]\(3) => rank_mach0_n_25,
      \zq_cntrl.zq_timer.zq_timer_r_reg[7]\(2) => rank_mach0_n_26,
      \zq_cntrl.zq_timer.zq_timer_r_reg[7]\(1) => rank_mach0_n_27,
      \zq_cntrl.zq_timer.zq_timer_r_reg[7]\(0) => rank_mach0_n_28,
      \zq_cntrl.zq_timer.zq_timer_r_reg[7]_0\(3) => \zq_cntrl.zq_timer.zq_timer_r_reg[4]_i_1_n_4\,
      \zq_cntrl.zq_timer.zq_timer_r_reg[7]_0\(2) => \zq_cntrl.zq_timer.zq_timer_r_reg[4]_i_1_n_5\,
      \zq_cntrl.zq_timer.zq_timer_r_reg[7]_0\(1) => \zq_cntrl.zq_timer.zq_timer_r_reg[4]_i_1_n_6\,
      \zq_cntrl.zq_timer.zq_timer_r_reg[7]_0\(0) => \zq_cntrl.zq_timer.zq_timer_r_reg[4]_i_1_n_7\
    );
\read_data_indx.rd_data_upd_indx_r_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => wr_data_en,
      I1 => \^cmd_pipe_plus.wr_data_addr_reg[3]_0\(0),
      O => E(0)
    );
\zq_cntrl.zq_timer.zq_timer_r_reg[0]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \zq_cntrl.zq_timer.zq_timer_r_reg[0]_i_3_n_0\,
      CO(2) => \zq_cntrl.zq_timer.zq_timer_r_reg[0]_i_3_n_1\,
      CO(1) => \zq_cntrl.zq_timer.zq_timer_r_reg[0]_i_3_n_2\,
      CO(0) => \zq_cntrl.zq_timer.zq_timer_r_reg[0]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"1111",
      O(3) => \zq_cntrl.zq_timer.zq_timer_r_reg[0]_i_3_n_4\,
      O(2) => \zq_cntrl.zq_timer.zq_timer_r_reg[0]_i_3_n_5\,
      O(1) => \zq_cntrl.zq_timer.zq_timer_r_reg[0]_i_3_n_6\,
      O(0) => \zq_cntrl.zq_timer.zq_timer_r_reg[0]_i_3_n_7\,
      S(3) => rank_mach0_n_21,
      S(2) => rank_mach0_n_22,
      S(1) => rank_mach0_n_23,
      S(0) => rank_mach0_n_24
    );
\zq_cntrl.zq_timer.zq_timer_r_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \zq_cntrl.zq_timer.zq_timer_r_reg[8]_i_1_n_0\,
      CO(3) => \zq_cntrl.zq_timer.zq_timer_r_reg[12]_i_1_n_0\,
      CO(2) => \zq_cntrl.zq_timer.zq_timer_r_reg[12]_i_1_n_1\,
      CO(1) => \zq_cntrl.zq_timer.zq_timer_r_reg[12]_i_1_n_2\,
      CO(0) => \zq_cntrl.zq_timer.zq_timer_r_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"1111",
      O(3) => \zq_cntrl.zq_timer.zq_timer_r_reg[12]_i_1_n_4\,
      O(2) => \zq_cntrl.zq_timer.zq_timer_r_reg[12]_i_1_n_5\,
      O(1) => \zq_cntrl.zq_timer.zq_timer_r_reg[12]_i_1_n_6\,
      O(0) => \zq_cntrl.zq_timer.zq_timer_r_reg[12]_i_1_n_7\,
      S(3) => rank_mach0_n_33,
      S(2) => rank_mach0_n_34,
      S(1) => rank_mach0_n_35,
      S(0) => rank_mach0_n_36
    );
\zq_cntrl.zq_timer.zq_timer_r_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \zq_cntrl.zq_timer.zq_timer_r_reg[12]_i_1_n_0\,
      CO(3) => \NLW_zq_cntrl.zq_timer.zq_timer_r_reg[16]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \zq_cntrl.zq_timer.zq_timer_r_reg[16]_i_1_n_1\,
      CO(1) => \zq_cntrl.zq_timer.zq_timer_r_reg[16]_i_1_n_2\,
      CO(0) => \zq_cntrl.zq_timer.zq_timer_r_reg[16]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0111",
      O(3) => \zq_cntrl.zq_timer.zq_timer_r_reg[16]_i_1_n_4\,
      O(2) => \zq_cntrl.zq_timer.zq_timer_r_reg[16]_i_1_n_5\,
      O(1) => \zq_cntrl.zq_timer.zq_timer_r_reg[16]_i_1_n_6\,
      O(0) => \zq_cntrl.zq_timer.zq_timer_r_reg[16]_i_1_n_7\,
      S(3) => rank_mach0_n_37,
      S(2) => rank_mach0_n_38,
      S(1) => rank_mach0_n_39,
      S(0) => rank_mach0_n_40
    );
\zq_cntrl.zq_timer.zq_timer_r_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \zq_cntrl.zq_timer.zq_timer_r_reg[0]_i_3_n_0\,
      CO(3) => \zq_cntrl.zq_timer.zq_timer_r_reg[4]_i_1_n_0\,
      CO(2) => \zq_cntrl.zq_timer.zq_timer_r_reg[4]_i_1_n_1\,
      CO(1) => \zq_cntrl.zq_timer.zq_timer_r_reg[4]_i_1_n_2\,
      CO(0) => \zq_cntrl.zq_timer.zq_timer_r_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"1111",
      O(3) => \zq_cntrl.zq_timer.zq_timer_r_reg[4]_i_1_n_4\,
      O(2) => \zq_cntrl.zq_timer.zq_timer_r_reg[4]_i_1_n_5\,
      O(1) => \zq_cntrl.zq_timer.zq_timer_r_reg[4]_i_1_n_6\,
      O(0) => \zq_cntrl.zq_timer.zq_timer_r_reg[4]_i_1_n_7\,
      S(3) => rank_mach0_n_25,
      S(2) => rank_mach0_n_26,
      S(1) => rank_mach0_n_27,
      S(0) => rank_mach0_n_28
    );
\zq_cntrl.zq_timer.zq_timer_r_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \zq_cntrl.zq_timer.zq_timer_r_reg[4]_i_1_n_0\,
      CO(3) => \zq_cntrl.zq_timer.zq_timer_r_reg[8]_i_1_n_0\,
      CO(2) => \zq_cntrl.zq_timer.zq_timer_r_reg[8]_i_1_n_1\,
      CO(1) => \zq_cntrl.zq_timer.zq_timer_r_reg[8]_i_1_n_2\,
      CO(0) => \zq_cntrl.zq_timer.zq_timer_r_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"1111",
      O(3) => \zq_cntrl.zq_timer.zq_timer_r_reg[8]_i_1_n_4\,
      O(2) => \zq_cntrl.zq_timer.zq_timer_r_reg[8]_i_1_n_5\,
      O(1) => \zq_cntrl.zq_timer.zq_timer_r_reg[8]_i_1_n_6\,
      O(0) => \zq_cntrl.zq_timer.zq_timer_r_reg[8]_i_1_n_7\,
      S(3) => rank_mach0_n_29,
      S(2) => rank_mach0_n_30,
      S(1) => rank_mach0_n_31,
      S(0) => rank_mach0_n_32
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity mig_7series_nosysclock_mig_7series_v4_2_ddr_phy_top is
  port (
    ddr3_addr : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ddr3_ba : out STD_LOGIC_VECTOR ( 2 downto 0 );
    ddr3_cs_n : out STD_LOGIC_VECTOR ( 0 to 0 );
    ddr3_odt : out STD_LOGIC_VECTOR ( 0 to 0 );
    ddr3_cke : out STD_LOGIC_VECTOR ( 0 to 0 );
    ddr3_reset_n : out STD_LOGIC;
    ddr3_dm : out STD_LOGIC_VECTOR ( 0 to 0 );
    ddr3_cas_n : out STD_LOGIC;
    ddr3_ras_n : out STD_LOGIC;
    ddr3_we_n : out STD_LOGIC;
    if_empty_r : out STD_LOGIC_VECTOR ( 0 to 0 );
    \rd_ptr_timing_reg[1]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    A_rst_primitives_reg : out STD_LOGIC;
    ddr3_ila_rdpath : out STD_LOGIC_VECTOR ( 93 downto 0 );
    \rd_ptr_reg[0]\ : out STD_LOGIC;
    \rd_ptr_reg[1]\ : out STD_LOGIC;
    \rd_ptr_reg[2]\ : out STD_LOGIC;
    \rd_ptr_reg[3]\ : out STD_LOGIC;
    \rd_ptr_reg[0]_0\ : out STD_LOGIC;
    \rd_ptr_reg[1]_0\ : out STD_LOGIC;
    \rd_ptr_reg[2]_0\ : out STD_LOGIC;
    \rd_ptr_reg[3]_0\ : out STD_LOGIC;
    \rd_ptr_reg[0]_1\ : out STD_LOGIC;
    \rd_ptr_reg[1]_1\ : out STD_LOGIC;
    \rd_ptr_reg[2]_1\ : out STD_LOGIC;
    \rd_ptr_reg[3]_1\ : out STD_LOGIC;
    phy_mc_ctl_full : out STD_LOGIC;
    ref_dll_lock : out STD_LOGIC;
    ddr3_ila_wrpath : out STD_LOGIC_VECTOR ( 59 downto 0 );
    ddr3_ila_basic : out STD_LOGIC_VECTOR ( 23 downto 0 );
    po_cnt_dec_reg : out STD_LOGIC;
    new_cnt_cpt_r_reg : out STD_LOGIC;
    samp_edge_cnt0_en_r : out STD_LOGIC;
    pi_cnt_dec_reg : out STD_LOGIC;
    \out\ : out STD_LOGIC;
    prbs_rdlvl_done_pulse_reg : out STD_LOGIC;
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[8]\ : out STD_LOGIC;
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[16]\ : out STD_LOGIC;
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[32]\ : out STD_LOGIC;
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[40]\ : out STD_LOGIC;
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[48]\ : out STD_LOGIC;
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[24]\ : out STD_LOGIC;
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[0]\ : out STD_LOGIC;
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[56]\ : out STD_LOGIC;
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[9]\ : out STD_LOGIC;
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[17]\ : out STD_LOGIC;
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[33]\ : out STD_LOGIC;
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[41]\ : out STD_LOGIC;
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[49]\ : out STD_LOGIC;
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[25]\ : out STD_LOGIC;
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[1]\ : out STD_LOGIC;
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[57]\ : out STD_LOGIC;
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[10]\ : out STD_LOGIC;
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[18]\ : out STD_LOGIC;
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[34]\ : out STD_LOGIC;
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[42]\ : out STD_LOGIC;
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[50]\ : out STD_LOGIC;
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[26]\ : out STD_LOGIC;
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[2]\ : out STD_LOGIC;
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[58]\ : out STD_LOGIC;
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[11]\ : out STD_LOGIC;
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[19]\ : out STD_LOGIC;
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[35]\ : out STD_LOGIC;
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[43]\ : out STD_LOGIC;
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[51]\ : out STD_LOGIC;
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[27]\ : out STD_LOGIC;
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[3]\ : out STD_LOGIC;
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[59]\ : out STD_LOGIC;
    init_calib_complete_reg_rep : out STD_LOGIC;
    \init_calib_complete_reg_rep__4\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 10 downto 0 );
    \ddr3_vio_sync_out[9]\ : out STD_LOGIC;
    \ddr3_vio_sync_out[9]_0\ : out STD_LOGIC;
    \ddr3_vio_sync_out[9]_1\ : out STD_LOGIC;
    \ddr3_vio_sync_out[9]_2\ : out STD_LOGIC;
    \ddr3_vio_sync_out[9]_3\ : out STD_LOGIC;
    \ddr3_vio_sync_out[9]_4\ : out STD_LOGIC;
    \ddr3_vio_sync_out[9]_5\ : out STD_LOGIC;
    \ddr3_vio_sync_out[9]_6\ : out STD_LOGIC;
    \ddr3_vio_sync_out[9]_7\ : out STD_LOGIC;
    \ddr3_vio_sync_out[9]_8\ : out STD_LOGIC;
    \ddr3_vio_sync_out[9]_9\ : out STD_LOGIC;
    \ddr3_vio_sync_out[9]_10\ : out STD_LOGIC;
    \ddr3_vio_sync_out[9]_11\ : out STD_LOGIC;
    \ddr3_vio_sync_out[9]_12\ : out STD_LOGIC;
    \ddr3_vio_sync_out[9]_13\ : out STD_LOGIC;
    \ddr3_vio_sync_out[9]_14\ : out STD_LOGIC;
    \ddr3_vio_sync_out[9]_15\ : out STD_LOGIC;
    \ddr3_vio_sync_out[9]_16\ : out STD_LOGIC;
    \ddr3_vio_sync_out[9]_17\ : out STD_LOGIC;
    \ddr3_vio_sync_out[9]_18\ : out STD_LOGIC;
    \ddr3_vio_sync_out[9]_19\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 59 downto 0 );
    \my_empty_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \not_strict_mode.rd_buf_we\ : out STD_LOGIC;
    \rank_final_loop[0].bank_final_loop[0].final_data_offset_mc_reg[0][3]\ : out STD_LOGIC;
    \rank_final_loop[0].bank_final_loop[0].final_data_offset_mc_reg[0][5]\ : out STD_LOGIC;
    ADDRA : out STD_LOGIC_VECTOR ( 1 downto 0 );
    init_complete_r1_timing_reg : out STD_LOGIC;
    granted_col_r_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    \rank_final_loop[0].bank_final_loop[0].final_data_offset_mc_reg[0][4]\ : out STD_LOGIC;
    \rank_final_loop[0].bank_final_loop[0].final_data_offset_mc_reg[0][1]\ : out STD_LOGIC;
    \dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]\ : out STD_LOGIC;
    \dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_0\ : out STD_LOGIC;
    \rank_final_loop[0].bank_final_loop[0].final_data_offset_mc_reg[0][0]\ : out STD_LOGIC;
    dbg_po_counter_read_val : out STD_LOGIC_VECTOR ( 8 downto 0 );
    \pi_counter_read_val_reg[3]\ : out STD_LOGIC;
    \pi_counter_read_val_reg[2]\ : out STD_LOGIC;
    \pi_counter_read_val_reg[4]\ : out STD_LOGIC;
    \pi_counter_read_val_reg[5]\ : out STD_LOGIC;
    \pi_counter_read_val_reg[0]\ : out STD_LOGIC;
    \pi_counter_read_val_reg[1]\ : out STD_LOGIC;
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[59]_0\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \wr_ptr_reg[0]\ : out STD_LOGIC;
    wr_ptr : out STD_LOGIC_VECTOR ( 0 to 0 );
    \wr_ptr_reg[3]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \wr_ptr_reg[3]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \wr_ptr_reg[3]_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    wr_en : out STD_LOGIC;
    ddr_ck_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \entry_cnt_reg[4]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    wr_en_1 : out STD_LOGIC;
    wr_en_2 : out STD_LOGIC;
    wr_en_3 : out STD_LOGIC;
    phy_mc_cmd_full : out STD_LOGIC;
    phy_dout : out STD_LOGIC_VECTOR ( 21 downto 0 );
    \init_calib_complete_reg_rep__0\ : out STD_LOGIC_VECTOR ( 35 downto 0 );
    \cmd_pipe_plus.mc_we_n_reg[1]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ddr3_dq : inout STD_LOGIC_VECTOR ( 7 downto 0 );
    ddr3_dqs_p : inout STD_LOGIC_VECTOR ( 0 to 0 );
    ddr3_dqs_n : inout STD_LOGIC_VECTOR ( 0 to 0 );
    idle : in STD_LOGIC;
    CLK : in STD_LOGIC;
    CLKB0 : in STD_LOGIC;
    freq_refclk : in STD_LOGIC;
    mem_refclk : in STD_LOGIC;
    sync_pulse : in STD_LOGIC;
    pll_locked : in STD_LOGIC;
    rstdiv0_sync_r1 : in STD_LOGIC;
    RST0 : in STD_LOGIC;
    rst_out_reg : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \po_rdval_cnt_reg[8]\ : in STD_LOGIC;
    found_first_edge_r_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    \wr_ptr_timing_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \samp_edge_cnt1_r_reg[0]\ : in STD_LOGIC;
    \init_state_r1_reg[0]\ : in STD_LOGIC;
    \init_state_r_reg[6]\ : in STD_LOGIC;
    init_complete_r_reg : in STD_LOGIC;
    \calib_cke_reg[0]\ : in STD_LOGIC;
    init_complete_r_timing_reg : in STD_LOGIC;
    tempmon_sample_en : in STD_LOGIC;
    \stable_pass_cnt_reg[5]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    dbg_sel_po_incdec : in STD_LOGIC;
    dbg_sel_pi_incdec : in STD_LOGIC;
    dbg_pi_f_inc : in STD_LOGIC;
    dbg_po_f_stg23_sel : in STD_LOGIC;
    dbg_po_f_inc : in STD_LOGIC;
    dbg_pi_f_dec : in STD_LOGIC;
    dbg_po_f_dec : in STD_LOGIC;
    ddr3_ila_wrpath_14_sp_1 : in STD_LOGIC;
    ddr3_vio_sync_out : in STD_LOGIC_VECTOR ( 4 downto 0 );
    mem_out : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \not_strict_mode.status_ram.rd_buf_we_r1_reg\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_init_done_r : in STD_LOGIC;
    wrlvl_byte_done_reg : in STD_LOGIC;
    \read_fifo.tail_r_reg\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \idelay_tap_cnt_r_reg[0][0][4]\ : in STD_LOGIC;
    \my_full_reg[3]\ : in STD_LOGIC;
    complex_row0_rd_done_reg : in STD_LOGIC;
    mc_wrdata_en : in STD_LOGIC;
    sent_col : in STD_LOGIC;
    \cmd_pipe_plus.mc_data_offset_reg[2]\ : in STD_LOGIC;
    DOC : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \not_strict_mode.app_rd_data_reg[0]\ : in STD_LOGIC;
    DOB : in STD_LOGIC_VECTOR ( 1 downto 0 );
    DOA : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \not_strict_mode.app_rd_data_reg[7]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \not_strict_mode.app_rd_data_reg[9]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \not_strict_mode.app_rd_data_reg[11]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \not_strict_mode.app_rd_data_reg[13]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \not_strict_mode.app_rd_data_reg[15]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \not_strict_mode.app_rd_data_reg[17]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \not_strict_mode.app_rd_data_reg[19]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \not_strict_mode.app_rd_data_reg[21]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \not_strict_mode.app_rd_data_reg[23]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \not_strict_mode.app_rd_data_reg[25]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \not_strict_mode.app_rd_data_reg[27]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \not_strict_mode.app_rd_data_reg[29]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \not_strict_mode.app_rd_data_reg[31]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \wr_ptr_reg[0]_0\ : in STD_LOGIC;
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    \tap_cnt_cpt_r_reg[5]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \wait_cnt_r_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \device_temp_101_reg[11]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    mem_reg_0_15_30_35 : in STD_LOGIC_VECTOR ( 26 downto 0 );
    mc_cas_n : in STD_LOGIC_VECTOR ( 1 downto 0 );
    mc_ras_n : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_72_77\ : in STD_LOGIC_VECTOR ( 35 downto 0 );
    out_fifo : in STD_LOGIC_VECTOR ( 35 downto 0 );
    mc_odt : in STD_LOGIC_VECTOR ( 0 to 0 );
    out_fifo_0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    mc_cke : in STD_LOGIC_VECTOR ( 0 to 0 );
    mc_cs_n : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    out_fifo_1 : in STD_LOGIC_VECTOR ( 47 downto 0 );
    \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    mc_cmd : in STD_LOGIC_VECTOR ( 0 to 0 );
    phy_mc_ctl_full_r_reg : in STD_LOGIC_VECTOR ( 6 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of mig_7series_nosysclock_mig_7series_v4_2_ddr_phy_top : entity is "mig_7series_v4_2_ddr_phy_top";
end mig_7series_nosysclock_mig_7series_v4_2_ddr_phy_top;

architecture STRUCTURE of mig_7series_nosysclock_mig_7series_v4_2_ddr_phy_top is
  signal \^q\ : STD_LOGIC_VECTOR ( 59 downto 0 );
  signal calib_cmd_wren : STD_LOGIC;
  signal calib_in_common : STD_LOGIC;
  signal calib_sel : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal calib_wrdata_en : STD_LOGIC;
  signal dbg_pi_f_en_r0 : STD_LOGIC;
  signal \^dbg_po_counter_read_val\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal dbg_po_f_en_r0 : STD_LOGIC;
  signal \^ddr3_ila_basic\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \^ddr3_ila_rdpath\ : STD_LOGIC_VECTOR ( 93 downto 0 );
  signal ddr3_ila_wrpath_14_sn_1 : STD_LOGIC;
  signal \^dq_gen_40.if_post_fifo_gen.rd_data_r_reg[0]\ : STD_LOGIC;
  signal \^dq_gen_40.if_post_fifo_gen.rd_data_r_reg[10]\ : STD_LOGIC;
  signal \^dq_gen_40.if_post_fifo_gen.rd_data_r_reg[11]\ : STD_LOGIC;
  signal \^dq_gen_40.if_post_fifo_gen.rd_data_r_reg[16]\ : STD_LOGIC;
  signal \^dq_gen_40.if_post_fifo_gen.rd_data_r_reg[17]\ : STD_LOGIC;
  signal \^dq_gen_40.if_post_fifo_gen.rd_data_r_reg[18]\ : STD_LOGIC;
  signal \^dq_gen_40.if_post_fifo_gen.rd_data_r_reg[19]\ : STD_LOGIC;
  signal \^dq_gen_40.if_post_fifo_gen.rd_data_r_reg[1]\ : STD_LOGIC;
  signal \^dq_gen_40.if_post_fifo_gen.rd_data_r_reg[24]\ : STD_LOGIC;
  signal \^dq_gen_40.if_post_fifo_gen.rd_data_r_reg[25]\ : STD_LOGIC;
  signal \^dq_gen_40.if_post_fifo_gen.rd_data_r_reg[26]\ : STD_LOGIC;
  signal \^dq_gen_40.if_post_fifo_gen.rd_data_r_reg[27]\ : STD_LOGIC;
  signal \^dq_gen_40.if_post_fifo_gen.rd_data_r_reg[2]\ : STD_LOGIC;
  signal \^dq_gen_40.if_post_fifo_gen.rd_data_r_reg[32]\ : STD_LOGIC;
  signal \^dq_gen_40.if_post_fifo_gen.rd_data_r_reg[33]\ : STD_LOGIC;
  signal \^dq_gen_40.if_post_fifo_gen.rd_data_r_reg[34]\ : STD_LOGIC;
  signal \^dq_gen_40.if_post_fifo_gen.rd_data_r_reg[35]\ : STD_LOGIC;
  signal \^dq_gen_40.if_post_fifo_gen.rd_data_r_reg[3]\ : STD_LOGIC;
  signal \^dq_gen_40.if_post_fifo_gen.rd_data_r_reg[40]\ : STD_LOGIC;
  signal \^dq_gen_40.if_post_fifo_gen.rd_data_r_reg[41]\ : STD_LOGIC;
  signal \^dq_gen_40.if_post_fifo_gen.rd_data_r_reg[42]\ : STD_LOGIC;
  signal \^dq_gen_40.if_post_fifo_gen.rd_data_r_reg[43]\ : STD_LOGIC;
  signal \^dq_gen_40.if_post_fifo_gen.rd_data_r_reg[48]\ : STD_LOGIC;
  signal \^dq_gen_40.if_post_fifo_gen.rd_data_r_reg[49]\ : STD_LOGIC;
  signal \^dq_gen_40.if_post_fifo_gen.rd_data_r_reg[50]\ : STD_LOGIC;
  signal \^dq_gen_40.if_post_fifo_gen.rd_data_r_reg[51]\ : STD_LOGIC;
  signal \^dq_gen_40.if_post_fifo_gen.rd_data_r_reg[56]\ : STD_LOGIC;
  signal \^dq_gen_40.if_post_fifo_gen.rd_data_r_reg[57]\ : STD_LOGIC;
  signal \^dq_gen_40.if_post_fifo_gen.rd_data_r_reg[58]\ : STD_LOGIC;
  signal \^dq_gen_40.if_post_fifo_gen.rd_data_r_reg[59]\ : STD_LOGIC;
  signal \^dq_gen_40.if_post_fifo_gen.rd_data_r_reg[8]\ : STD_LOGIC;
  signal \^dq_gen_40.if_post_fifo_gen.rd_data_r_reg[9]\ : STD_LOGIC;
  signal \gen_byte_sel_div2.calib_in_common_i_1_n_0\ : STD_LOGIC;
  signal \genblk24.phy_ctl_pre_fifo_1/wr_en\ : STD_LOGIC;
  attribute MAX_FANOUT : string;
  attribute MAX_FANOUT of \genblk24.phy_ctl_pre_fifo_1/wr_en\ : signal is "50";
  attribute RTL_MAX_FANOUT : string;
  attribute RTL_MAX_FANOUT of \genblk24.phy_ctl_pre_fifo_1/wr_en\ : signal is "found";
  signal \genblk24.phy_ctl_pre_fifo_2/wr_en\ : STD_LOGIC;
  attribute MAX_FANOUT of \genblk24.phy_ctl_pre_fifo_2/wr_en\ : signal is "50";
  attribute RTL_MAX_FANOUT of \genblk24.phy_ctl_pre_fifo_2/wr_en\ : signal is "found";
  signal idelay_inc : STD_LOGIC;
  signal \^init_calib_complete_reg_rep__4\ : STD_LOGIC;
  signal mux_address : STD_LOGIC_VECTOR ( 31 downto 7 );
  signal mux_cmd_wren : STD_LOGIC;
  signal mux_reset_n : STD_LOGIC;
  signal mux_wrdata_en : STD_LOGIC;
  signal \^out\ : STD_LOGIC;
  signal p_1_out : STD_LOGIC_VECTOR ( 24 downto 0 );
  signal phy_mc_go : STD_LOGIC;
  signal phy_rddata_en : STD_LOGIC;
  signal phy_read_calib : STD_LOGIC;
  signal phy_write_calib : STD_LOGIC;
  signal pi_calib_done : STD_LOGIC;
  signal \^pi_counter_read_val_reg[0]\ : STD_LOGIC;
  signal \^pi_counter_read_val_reg[1]\ : STD_LOGIC;
  signal \^pi_counter_read_val_reg[2]\ : STD_LOGIC;
  signal \^pi_counter_read_val_reg[3]\ : STD_LOGIC;
  signal \^pi_counter_read_val_reg[4]\ : STD_LOGIC;
  signal \^pi_counter_read_val_reg[5]\ : STD_LOGIC;
  signal tempmon_pi_f_dec : STD_LOGIC;
  signal tempmon_pi_f_inc : STD_LOGIC;
  signal tempmon_sel_pi_incdec : STD_LOGIC;
  signal u_ddr_calib_top_n_192 : STD_LOGIC;
  attribute MAX_FANOUT of u_ddr_calib_top_n_192 : signal is "50";
  attribute RTL_MAX_FANOUT of u_ddr_calib_top_n_192 : signal is "found";
  attribute syn_maxfan : string;
  attribute syn_maxfan of u_ddr_calib_top_n_192 : signal is "10";
  signal u_ddr_calib_top_n_193 : STD_LOGIC;
  attribute MAX_FANOUT of u_ddr_calib_top_n_193 : signal is "50";
  attribute RTL_MAX_FANOUT of u_ddr_calib_top_n_193 : signal is "found";
  attribute syn_maxfan of u_ddr_calib_top_n_193 : signal is "10";
  signal u_ddr_calib_top_n_197 : STD_LOGIC;
  signal u_ddr_calib_top_n_198 : STD_LOGIC;
  signal u_ddr_calib_top_n_199 : STD_LOGIC;
  signal u_ddr_calib_top_n_202 : STD_LOGIC;
  signal u_ddr_calib_top_n_203 : STD_LOGIC;
  signal u_ddr_calib_top_n_204 : STD_LOGIC;
  signal u_ddr_calib_top_n_205 : STD_LOGIC;
  signal u_ddr_calib_top_n_206 : STD_LOGIC;
  signal u_ddr_calib_top_n_207 : STD_LOGIC;
  signal u_ddr_calib_top_n_208 : STD_LOGIC;
  signal u_ddr_calib_top_n_209 : STD_LOGIC;
  signal u_ddr_calib_top_n_210 : STD_LOGIC;
  signal u_ddr_calib_top_n_211 : STD_LOGIC;
  signal u_ddr_calib_top_n_212 : STD_LOGIC;
  signal u_ddr_calib_top_n_213 : STD_LOGIC;
  signal u_ddr_calib_top_n_214 : STD_LOGIC;
  signal u_ddr_calib_top_n_215 : STD_LOGIC;
  signal u_ddr_calib_top_n_216 : STD_LOGIC;
  signal u_ddr_calib_top_n_217 : STD_LOGIC;
  signal u_ddr_calib_top_n_218 : STD_LOGIC;
  signal u_ddr_calib_top_n_219 : STD_LOGIC;
  signal u_ddr_calib_top_n_220 : STD_LOGIC;
  signal u_ddr_calib_top_n_221 : STD_LOGIC;
  signal u_ddr_calib_top_n_222 : STD_LOGIC;
  signal u_ddr_calib_top_n_223 : STD_LOGIC;
  signal u_ddr_calib_top_n_224 : STD_LOGIC;
  signal u_ddr_calib_top_n_225 : STD_LOGIC;
  signal u_ddr_calib_top_n_232 : STD_LOGIC;
  signal u_ddr_calib_top_n_309 : STD_LOGIC;
  signal u_ddr_calib_top_n_310 : STD_LOGIC;
  signal \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/A_pi_counter_load_val\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/A_rst_primitives\ : STD_LOGIC;
  signal \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/LD0\ : STD_LOGIC;
  signal \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/idelay_ld_rst\ : STD_LOGIC;
  signal \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ififo_rst_reg0\ : STD_LOGIC;
  signal \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_d0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_d1\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_d2\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_d3\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_d4\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_d5\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_d6\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_d7\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_d9\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst_reg0\ : STD_LOGIC;
  signal \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_d4\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_d5\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_d6\ : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_d0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_d1\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_d2\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_d3\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_d4\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_d5\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_d6\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_d7\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_d8\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_d9\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_out\ : STD_LOGIC_VECTOR ( 51 downto 8 );
  signal \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_d1\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_d2\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_d3\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_d4\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_d6\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal u_ddr_mc_phy_wrapper_n_181 : STD_LOGIC;
  signal u_ddr_mc_phy_wrapper_n_186 : STD_LOGIC;
  signal u_ddr_mc_phy_wrapper_n_188 : STD_LOGIC;
  signal u_ddr_mc_phy_wrapper_n_189 : STD_LOGIC;
  signal u_ddr_mc_phy_wrapper_n_190 : STD_LOGIC;
  signal u_ddr_mc_phy_wrapper_n_191 : STD_LOGIC;
  signal u_ddr_mc_phy_wrapper_n_192 : STD_LOGIC;
  signal u_ddr_mc_phy_wrapper_n_193 : STD_LOGIC;
  signal u_ddr_mc_phy_wrapper_n_194 : STD_LOGIC;
  signal u_ddr_mc_phy_wrapper_n_197 : STD_LOGIC;
begin
  Q(59 downto 0) <= \^q\(59 downto 0);
  dbg_po_counter_read_val(8 downto 0) <= \^dbg_po_counter_read_val\(8 downto 0);
  ddr3_ila_basic(23 downto 0) <= \^ddr3_ila_basic\(23 downto 0);
  ddr3_ila_rdpath(93 downto 0) <= \^ddr3_ila_rdpath\(93 downto 0);
  ddr3_ila_wrpath_14_sn_1 <= ddr3_ila_wrpath_14_sp_1;
  \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[0]\ <= \^dq_gen_40.if_post_fifo_gen.rd_data_r_reg[0]\;
  \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[10]\ <= \^dq_gen_40.if_post_fifo_gen.rd_data_r_reg[10]\;
  \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[11]\ <= \^dq_gen_40.if_post_fifo_gen.rd_data_r_reg[11]\;
  \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[16]\ <= \^dq_gen_40.if_post_fifo_gen.rd_data_r_reg[16]\;
  \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[17]\ <= \^dq_gen_40.if_post_fifo_gen.rd_data_r_reg[17]\;
  \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[18]\ <= \^dq_gen_40.if_post_fifo_gen.rd_data_r_reg[18]\;
  \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[19]\ <= \^dq_gen_40.if_post_fifo_gen.rd_data_r_reg[19]\;
  \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[1]\ <= \^dq_gen_40.if_post_fifo_gen.rd_data_r_reg[1]\;
  \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[24]\ <= \^dq_gen_40.if_post_fifo_gen.rd_data_r_reg[24]\;
  \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[25]\ <= \^dq_gen_40.if_post_fifo_gen.rd_data_r_reg[25]\;
  \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[26]\ <= \^dq_gen_40.if_post_fifo_gen.rd_data_r_reg[26]\;
  \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[27]\ <= \^dq_gen_40.if_post_fifo_gen.rd_data_r_reg[27]\;
  \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[2]\ <= \^dq_gen_40.if_post_fifo_gen.rd_data_r_reg[2]\;
  \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[32]\ <= \^dq_gen_40.if_post_fifo_gen.rd_data_r_reg[32]\;
  \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[33]\ <= \^dq_gen_40.if_post_fifo_gen.rd_data_r_reg[33]\;
  \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[34]\ <= \^dq_gen_40.if_post_fifo_gen.rd_data_r_reg[34]\;
  \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[35]\ <= \^dq_gen_40.if_post_fifo_gen.rd_data_r_reg[35]\;
  \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[3]\ <= \^dq_gen_40.if_post_fifo_gen.rd_data_r_reg[3]\;
  \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[40]\ <= \^dq_gen_40.if_post_fifo_gen.rd_data_r_reg[40]\;
  \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[41]\ <= \^dq_gen_40.if_post_fifo_gen.rd_data_r_reg[41]\;
  \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[42]\ <= \^dq_gen_40.if_post_fifo_gen.rd_data_r_reg[42]\;
  \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[43]\ <= \^dq_gen_40.if_post_fifo_gen.rd_data_r_reg[43]\;
  \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[48]\ <= \^dq_gen_40.if_post_fifo_gen.rd_data_r_reg[48]\;
  \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[49]\ <= \^dq_gen_40.if_post_fifo_gen.rd_data_r_reg[49]\;
  \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[50]\ <= \^dq_gen_40.if_post_fifo_gen.rd_data_r_reg[50]\;
  \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[51]\ <= \^dq_gen_40.if_post_fifo_gen.rd_data_r_reg[51]\;
  \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[56]\ <= \^dq_gen_40.if_post_fifo_gen.rd_data_r_reg[56]\;
  \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[57]\ <= \^dq_gen_40.if_post_fifo_gen.rd_data_r_reg[57]\;
  \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[58]\ <= \^dq_gen_40.if_post_fifo_gen.rd_data_r_reg[58]\;
  \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[59]\ <= \^dq_gen_40.if_post_fifo_gen.rd_data_r_reg[59]\;
  \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[8]\ <= \^dq_gen_40.if_post_fifo_gen.rd_data_r_reg[8]\;
  \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[9]\ <= \^dq_gen_40.if_post_fifo_gen.rd_data_r_reg[9]\;
  \init_calib_complete_reg_rep__4\ <= \^init_calib_complete_reg_rep__4\;
  \out\ <= \^out\;
  \pi_counter_read_val_reg[0]\ <= \^pi_counter_read_val_reg[0]\;
  \pi_counter_read_val_reg[1]\ <= \^pi_counter_read_val_reg[1]\;
  \pi_counter_read_val_reg[2]\ <= \^pi_counter_read_val_reg[2]\;
  \pi_counter_read_val_reg[3]\ <= \^pi_counter_read_val_reg[3]\;
  \pi_counter_read_val_reg[4]\ <= \^pi_counter_read_val_reg[4]\;
  \pi_counter_read_val_reg[5]\ <= \^pi_counter_read_val_reg[5]\;
dbg_pi_f_en_r_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => dbg_pi_f_inc,
      I1 => dbg_pi_f_dec,
      O => dbg_pi_f_en_r0
    );
dbg_po_f_en_r_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => dbg_po_f_inc,
      I1 => dbg_po_f_dec,
      O => dbg_po_f_en_r0
    );
\gen_byte_sel_div2.calib_in_common_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAABAAAAAAA8AAA"
    )
        port map (
      I0 => u_ddr_calib_top_n_309,
      I1 => tempmon_sel_pi_incdec,
      I2 => \^ddr3_ila_basic\(7),
      I3 => pi_calib_done,
      I4 => u_ddr_calib_top_n_310,
      I5 => calib_in_common,
      O => \gen_byte_sel_div2.calib_in_common_i_1_n_0\
    );
tempmon_pi_f_en_r_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => tempmon_pi_f_inc,
      I1 => tempmon_pi_f_dec,
      O => tempmon_sel_pi_incdec
    );
u_ddr_calib_top: entity work.mig_7series_nosysclock_mig_7series_v4_2_ddr_calib_top
     port map (
      A_rst_primitives => \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/A_rst_primitives\,
      CLK => CLK,
      COUNTERLOADVAL(5 downto 0) => \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/A_pi_counter_load_val\(5 downto 0),
      D(0) => \^ddr3_ila_rdpath\(14),
      D0(3 downto 0) => \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_d0\(3 downto 0),
      D1(3 downto 0) => \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_d1\(3 downto 0),
      D2(3 downto 0) => \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_d2\(3 downto 0),
      D3(3 downto 0) => \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_d3\(3 downto 0),
      D4(3 downto 0) => \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_d4\(3 downto 0),
      D5(3 downto 0) => \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_d5\(3 downto 0),
      D6(3 downto 0) => \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_d6\(3 downto 0),
      D7(3 downto 0) => \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_d7\(3 downto 0),
      D8(3 downto 0) => \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_d8\(3 downto 0),
      D9(3 downto 0) => \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_d9\(3 downto 0),
      E(0) => u_ddr_calib_top_n_224,
      LD0 => \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/LD0\,
      PHYCTLWD(10 downto 3) => p_1_out(24 downto 17),
      PHYCTLWD(2 downto 0) => p_1_out(2 downto 0),
      Q(0) => phy_mc_go,
      SR(1 downto 0) => SR(1 downto 0),
      SS(0) => SS(0),
      \calib_cke_reg[0]\ => \calib_cke_reg[0]\,
      calib_cmd_wren => calib_cmd_wren,
      calib_in_common => calib_in_common,
      calib_sel(1 downto 0) => calib_sel(1 downto 0),
      \calib_sel_reg[1]_0\ => u_ddr_calib_top_n_207,
      \calib_sel_reg[1]_1\ => u_ddr_calib_top_n_211,
      \calib_sel_reg[1]_2\ => u_ddr_calib_top_n_212,
      \calib_sel_reg[1]_3\ => u_ddr_calib_top_n_213,
      \calib_sel_reg[1]_4\ => u_ddr_calib_top_n_214,
      \calib_sel_reg[1]_5\ => u_ddr_calib_top_n_215,
      \calib_sel_reg[1]_6\ => u_ddr_calib_top_n_216,
      \calib_sel_reg[1]_7\ => u_ddr_calib_top_n_232,
      calib_wrdata_en => calib_wrdata_en,
      \cmd_pipe_plus.mc_address_reg[17]\(7 downto 0) => \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_d5\(7 downto 0),
      \cmd_pipe_plus.mc_address_reg[18]\(7 downto 0) => \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_d6\(7 downto 0),
      \cmd_pipe_plus.mc_address_reg[20]\(3 downto 0) => \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_d7\(3 downto 0),
      \cmd_pipe_plus.mc_address_reg[22]\(3 downto 0) => \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_d9\(3 downto 0),
      \cmd_pipe_plus.mc_address_reg[23]\(3 downto 0) => \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_d1\(3 downto 0),
      \cmd_pipe_plus.mc_address_reg[24]\(3 downto 0) => \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_d2\(3 downto 0),
      \cmd_pipe_plus.mc_address_reg[25]\(3 downto 0) => \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_d3\(3 downto 0),
      \cmd_pipe_plus.mc_address_reg[26]\(3 downto 0) => \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_d4\(3 downto 0),
      \cmd_pipe_plus.mc_bank_reg[3]\(3 downto 0) => \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_d2\(3 downto 0),
      \cmd_pipe_plus.mc_bank_reg[4]\(3 downto 0) => \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_d3\(3 downto 0),
      \cmd_pipe_plus.mc_bank_reg[5]\(3 downto 0) => \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_d4\(3 downto 0),
      \cmd_pipe_plus.mc_cas_n_reg[1]\(7 downto 0) => \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_d5\(7 downto 0),
      \cmd_pipe_plus.mc_cas_n_reg[1]_0\(3 downto 0) => \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_d1\(3 downto 0),
      \cmd_pipe_plus.mc_data_offset_reg[2]\ => \cmd_pipe_plus.mc_data_offset_reg[2]\,
      \cmd_pipe_plus.mc_odt_reg[0]\(3 downto 0) => \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_d4\(3 downto 0),
      \cmd_pipe_plus.mc_ras_n_reg[1]\(3 downto 0) => \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_d6\(3 downto 0),
      \cmd_pipe_plus.mc_ras_n_reg[1]_0\(3 downto 0) => \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_d0\(3 downto 0),
      \cmd_pipe_plus.mc_we_n_reg[1]\(3 downto 0) => \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_d6\(7 downto 4),
      \cmd_pipe_plus.mc_we_n_reg[1]_0\(3 downto 0) => \cmd_pipe_plus.mc_we_n_reg[1]\(3 downto 0),
      \cnt_idel_dec_cpt_r_reg[3]\ => \^pi_counter_read_val_reg[3]\,
      \cnt_idel_dec_cpt_r_reg[5]\ => \^pi_counter_read_val_reg[5]\,
      complex_row0_rd_done_reg => complex_row0_rd_done_reg,
      dbg_pi_f_en_r0 => dbg_pi_f_en_r0,
      dbg_pi_f_en_r_reg_0 => u_ddr_calib_top_n_197,
      dbg_pi_f_inc => dbg_pi_f_inc,
      dbg_pi_f_inc_r_reg_0 => u_ddr_calib_top_n_198,
      dbg_po_counter_read_val(8 downto 0) => \^dbg_po_counter_read_val\(8 downto 0),
      dbg_po_f_en_r0 => dbg_po_f_en_r0,
      dbg_po_f_inc => dbg_po_f_inc,
      dbg_po_f_inc_r_reg_0 => u_ddr_calib_top_n_203,
      dbg_po_f_stg23_sel => dbg_po_f_stg23_sel,
      dbg_sel_pi_incdec => dbg_sel_pi_incdec,
      dbg_sel_po_incdec => dbg_sel_po_incdec,
      ddr3_ila_basic(23 downto 0) => \^ddr3_ila_basic\(23 downto 0),
      ddr3_ila_rdpath(1 downto 0) => \^ddr3_ila_rdpath\(1 downto 0),
      ddr3_ila_wrpath(59 downto 0) => ddr3_ila_wrpath(59 downto 0),
      ddr3_ila_wrpath_14_sp_1 => ddr3_ila_wrpath_14_sn_1,
      ddr3_vio_sync_out(4 downto 0) => ddr3_vio_sync_out(4 downto 0),
      \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_72_77\(35 downto 0) => \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_72_77\(35 downto 0),
      \ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59\(1 downto 0) => \ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59\(1 downto 0),
      \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35\(5 downto 0) => \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35\(5 downto 0),
      \device_temp_101_reg[11]\(11 downto 0) => \device_temp_101_reg[11]\(11 downto 0),
      found_first_edge_r_reg(0) => found_first_edge_r_reg(0),
      \gen_byte_sel_div2.calib_in_common_reg_0\ => u_ddr_calib_top_n_199,
      \gen_byte_sel_div2.calib_in_common_reg_1\ => u_ddr_calib_top_n_202,
      \gen_byte_sel_div2.calib_in_common_reg_10\ => u_ddr_calib_top_n_219,
      \gen_byte_sel_div2.calib_in_common_reg_11\ => u_ddr_calib_top_n_220,
      \gen_byte_sel_div2.calib_in_common_reg_12\ => u_ddr_calib_top_n_221,
      \gen_byte_sel_div2.calib_in_common_reg_13\ => u_ddr_calib_top_n_222,
      \gen_byte_sel_div2.calib_in_common_reg_14\ => u_ddr_calib_top_n_223,
      \gen_byte_sel_div2.calib_in_common_reg_15\ => \gen_byte_sel_div2.calib_in_common_i_1_n_0\,
      \gen_byte_sel_div2.calib_in_common_reg_2\ => u_ddr_calib_top_n_204,
      \gen_byte_sel_div2.calib_in_common_reg_3\ => u_ddr_calib_top_n_205,
      \gen_byte_sel_div2.calib_in_common_reg_4\ => u_ddr_calib_top_n_206,
      \gen_byte_sel_div2.calib_in_common_reg_5\ => u_ddr_calib_top_n_208,
      \gen_byte_sel_div2.calib_in_common_reg_6\ => u_ddr_calib_top_n_209,
      \gen_byte_sel_div2.calib_in_common_reg_7\ => u_ddr_calib_top_n_210,
      \gen_byte_sel_div2.calib_in_common_reg_8\ => u_ddr_calib_top_n_217,
      \gen_byte_sel_div2.calib_in_common_reg_9\ => u_ddr_calib_top_n_218,
      \gen_mux_rd_div2.gen_mux_rd[0].mux_rd_fall0_r_reg[0]\(0) => \^ddr3_ila_rdpath\(22),
      \gen_mux_rd_div2.gen_mux_rd[0].mux_rd_fall0_r_reg[0]_0\ => \^dq_gen_40.if_post_fifo_gen.rd_data_r_reg[9]\,
      \gen_mux_rd_div2.gen_mux_rd[0].mux_rd_fall1_r_reg[0]\(0) => \^ddr3_ila_rdpath\(38),
      \gen_mux_rd_div2.gen_mux_rd[0].mux_rd_fall1_r_reg[0]_0\ => \^dq_gen_40.if_post_fifo_gen.rd_data_r_reg[11]\,
      \gen_mux_rd_div2.gen_mux_rd[0].mux_rd_rise0_r_reg[0]\ => \^dq_gen_40.if_post_fifo_gen.rd_data_r_reg[8]\,
      \gen_mux_rd_div2.gen_mux_rd[0].mux_rd_rise1_r_reg[0]\(0) => \^ddr3_ila_rdpath\(30),
      \gen_mux_rd_div2.gen_mux_rd[0].mux_rd_rise1_r_reg[0]_0\ => \^dq_gen_40.if_post_fifo_gen.rd_data_r_reg[10]\,
      \gen_mux_rd_div2.gen_mux_rd[1].mux_rd_fall0_r_reg[1]\ => \^dq_gen_40.if_post_fifo_gen.rd_data_r_reg[17]\,
      \gen_mux_rd_div2.gen_mux_rd[1].mux_rd_fall1_r_reg[1]\ => \^dq_gen_40.if_post_fifo_gen.rd_data_r_reg[19]\,
      \gen_mux_rd_div2.gen_mux_rd[1].mux_rd_rise0_r_reg[1]\ => \^dq_gen_40.if_post_fifo_gen.rd_data_r_reg[16]\,
      \gen_mux_rd_div2.gen_mux_rd[1].mux_rd_rise1_r_reg[1]\ => \^dq_gen_40.if_post_fifo_gen.rd_data_r_reg[18]\,
      \gen_mux_rd_div2.gen_mux_rd[2].mux_rd_fall0_r_reg[2]\ => \^dq_gen_40.if_post_fifo_gen.rd_data_r_reg[33]\,
      \gen_mux_rd_div2.gen_mux_rd[2].mux_rd_fall1_r_reg[2]\ => \^dq_gen_40.if_post_fifo_gen.rd_data_r_reg[35]\,
      \gen_mux_rd_div2.gen_mux_rd[2].mux_rd_rise0_r_reg[2]\ => \^dq_gen_40.if_post_fifo_gen.rd_data_r_reg[32]\,
      \gen_mux_rd_div2.gen_mux_rd[2].mux_rd_rise1_r_reg[2]\ => \^dq_gen_40.if_post_fifo_gen.rd_data_r_reg[34]\,
      \gen_mux_rd_div2.gen_mux_rd[3].mux_rd_fall0_r_reg[3]\ => \^dq_gen_40.if_post_fifo_gen.rd_data_r_reg[41]\,
      \gen_mux_rd_div2.gen_mux_rd[3].mux_rd_fall1_r_reg[3]\ => \^dq_gen_40.if_post_fifo_gen.rd_data_r_reg[43]\,
      \gen_mux_rd_div2.gen_mux_rd[3].mux_rd_rise0_r_reg[3]\ => \^dq_gen_40.if_post_fifo_gen.rd_data_r_reg[40]\,
      \gen_mux_rd_div2.gen_mux_rd[3].mux_rd_rise1_r_reg[3]\ => \^dq_gen_40.if_post_fifo_gen.rd_data_r_reg[42]\,
      \gen_mux_rd_div2.gen_mux_rd[4].mux_rd_fall0_r_reg[4]\ => \^dq_gen_40.if_post_fifo_gen.rd_data_r_reg[49]\,
      \gen_mux_rd_div2.gen_mux_rd[4].mux_rd_fall1_r_reg[4]\ => \^dq_gen_40.if_post_fifo_gen.rd_data_r_reg[51]\,
      \gen_mux_rd_div2.gen_mux_rd[4].mux_rd_rise0_r_reg[4]\ => \^dq_gen_40.if_post_fifo_gen.rd_data_r_reg[48]\,
      \gen_mux_rd_div2.gen_mux_rd[4].mux_rd_rise1_r_reg[4]\ => \^dq_gen_40.if_post_fifo_gen.rd_data_r_reg[50]\,
      \gen_mux_rd_div2.gen_mux_rd[5].mux_rd_fall0_r_reg[5]\ => \^dq_gen_40.if_post_fifo_gen.rd_data_r_reg[25]\,
      \gen_mux_rd_div2.gen_mux_rd[5].mux_rd_fall1_r_reg[5]\ => \^dq_gen_40.if_post_fifo_gen.rd_data_r_reg[27]\,
      \gen_mux_rd_div2.gen_mux_rd[5].mux_rd_rise0_r_reg[5]\ => \^dq_gen_40.if_post_fifo_gen.rd_data_r_reg[24]\,
      \gen_mux_rd_div2.gen_mux_rd[5].mux_rd_rise1_r_reg[5]\ => \^dq_gen_40.if_post_fifo_gen.rd_data_r_reg[26]\,
      \gen_mux_rd_div2.gen_mux_rd[6].mux_rd_fall0_r_reg[6]\ => \^dq_gen_40.if_post_fifo_gen.rd_data_r_reg[1]\,
      \gen_mux_rd_div2.gen_mux_rd[6].mux_rd_fall1_r_reg[6]\ => \^dq_gen_40.if_post_fifo_gen.rd_data_r_reg[3]\,
      \gen_mux_rd_div2.gen_mux_rd[6].mux_rd_rise0_r_reg[6]\ => \^dq_gen_40.if_post_fifo_gen.rd_data_r_reg[0]\,
      \gen_mux_rd_div2.gen_mux_rd[6].mux_rd_rise1_r_reg[6]\ => \^dq_gen_40.if_post_fifo_gen.rd_data_r_reg[2]\,
      \gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall0_r_reg[7]\ => \^dq_gen_40.if_post_fifo_gen.rd_data_r_reg[57]\,
      \gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall1_r_reg[7]\ => \^dq_gen_40.if_post_fifo_gen.rd_data_r_reg[59]\,
      \gen_mux_rd_div2.gen_mux_rd[7].mux_rd_rise0_r_reg[7]\ => \^dq_gen_40.if_post_fifo_gen.rd_data_r_reg[56]\,
      \gen_mux_rd_div2.gen_mux_rd[7].mux_rd_rise1_r_reg[7]\ => \^dq_gen_40.if_post_fifo_gen.rd_data_r_reg[58]\,
      \gen_rd[0].rd_data_rise_wl_r_reg[0]\(0) => \^q\(48),
      \gen_rd[0].rd_data_rise_wl_r_reg[0]_0\ => u_ddr_mc_phy_wrapper_n_181,
      \gen_rd[0].rd_data_rise_wl_r_reg[0]_1\(0) => mem_out(24),
      granted_col_r_reg(0) => granted_col_r_reg(0),
      idelay_inc => idelay_inc,
      idelay_ld_rst => \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/idelay_ld_rst\,
      \idelay_tap_cnt_r_reg[0][0][4]\(86 downto 41) => \^ddr3_ila_rdpath\(93 downto 48),
      \idelay_tap_cnt_r_reg[0][0][4]\(40 downto 33) => \^ddr3_ila_rdpath\(46 downto 39),
      \idelay_tap_cnt_r_reg[0][0][4]\(32 downto 26) => \^ddr3_ila_rdpath\(37 downto 31),
      \idelay_tap_cnt_r_reg[0][0][4]\(25 downto 19) => \^ddr3_ila_rdpath\(29 downto 23),
      \idelay_tap_cnt_r_reg[0][0][4]\(18 downto 12) => \^ddr3_ila_rdpath\(21 downto 15),
      \idelay_tap_cnt_r_reg[0][0][4]\(11 downto 0) => \^ddr3_ila_rdpath\(13 downto 2),
      \idelay_tap_cnt_r_reg[0][0][4]_0\ => \idelay_tap_cnt_r_reg[0][0][4]\,
      ififo_rst_reg0 => \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ififo_rst_reg0\,
      in0 => \genblk24.phy_ctl_pre_fifo_1/wr_en\,
      init_calib_complete_reg_rep_0 => init_calib_complete_reg_rep,
      init_calib_complete_reg_rep_1(14) => mux_address(31),
      init_calib_complete_reg_rep_1(13 downto 11) => mux_address(15 downto 13),
      init_calib_complete_reg_rep_1(10) => mux_address(28),
      init_calib_complete_reg_rep_1(9 downto 8) => mux_address(12 downto 11),
      init_calib_complete_reg_rep_1(7) => mux_address(26),
      init_calib_complete_reg_rep_1(6) => mux_address(10),
      init_calib_complete_reg_rep_1(5) => mux_address(25),
      init_calib_complete_reg_rep_1(4) => mux_address(9),
      init_calib_complete_reg_rep_1(3) => mux_address(24),
      init_calib_complete_reg_rep_1(2) => mux_address(8),
      init_calib_complete_reg_rep_1(1) => mux_address(23),
      init_calib_complete_reg_rep_1(0) => mux_address(7),
      \init_calib_complete_reg_rep__0_0\(35 downto 0) => \init_calib_complete_reg_rep__0\(35 downto 0),
      \init_calib_complete_reg_rep__2_0\ => u_ddr_calib_top_n_192,
      \init_calib_complete_reg_rep__3_0\ => u_ddr_calib_top_n_193,
      \init_calib_complete_reg_rep__4_0\ => \^init_calib_complete_reg_rep__4\,
      init_complete_r_reg => init_complete_r_reg,
      init_complete_r_timing_reg => init_complete_r_timing_reg,
      \init_state_r1_reg[0]\ => \init_state_r1_reg[0]\,
      \init_state_r_reg[6]\ => \init_state_r_reg[6]\,
      mc_cas_n(1 downto 0) => mc_cas_n(1 downto 0),
      mc_cke(0) => mc_cke(0),
      mc_cmd(0) => mc_cmd(0),
      mc_cs_n(0) => mc_cs_n(0),
      mc_odt(0) => mc_odt(0),
      mc_ras_n(1 downto 0) => mc_ras_n(1 downto 0),
      mc_wrdata_en => mc_wrdata_en,
      mem_out(19 downto 16) => \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_out\(51 downto 48),
      mem_out(15 downto 12) => \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_out\(35 downto 32),
      mem_out(11 downto 8) => \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_out\(27 downto 24),
      mem_out(7 downto 4) => \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_out\(19 downto 16),
      mem_out(3 downto 0) => \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_out\(11 downto 8),
      mem_reg_0_15_30_35(26 downto 0) => mem_reg_0_15_30_35(26 downto 0),
      mux_cmd_wren => mux_cmd_wren,
      mux_rd_valid_r_reg => \^ddr3_ila_rdpath\(47),
      mux_reset_n => mux_reset_n,
      mux_wrdata_en => mux_wrdata_en,
      \my_empty_reg[0]\ => \genblk24.phy_ctl_pre_fifo_2/wr_en\,
      \my_empty_reg[6]_inv\(0) => u_ddr_calib_top_n_225,
      new_cnt_cpt_r_reg => new_cnt_cpt_r_reg,
      \not_empty_wait_cnt_reg[4]\ => \my_full_reg[3]\,
      ofifo_rst_reg0 => \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst_reg0\,
      \out\ => \^out\,
      out_fifo(35 downto 0) => out_fifo(35 downto 0),
      out_fifo_0 => u_ddr_mc_phy_wrapper_n_188,
      out_fifo_1 => u_ddr_mc_phy_wrapper_n_186,
      out_fifo_2(15 downto 0) => out_fifo_0(15 downto 0),
      out_fifo_3 => u_ddr_mc_phy_wrapper_n_189,
      out_fifo_4(47 downto 0) => out_fifo_1(47 downto 0),
      out_fifo_5 => u_ddr_mc_phy_wrapper_n_190,
      phy_dout(21 downto 0) => phy_dout(21 downto 0),
      phy_mc_ctl_full_r_reg(6 downto 0) => phy_mc_ctl_full_r_reg(6 downto 0),
      phy_rddata_en => phy_rddata_en,
      phy_read_calib => phy_read_calib,
      phy_write_calib => phy_write_calib,
      pi_calib_done => pi_calib_done,
      pi_cnt_dec_reg => pi_cnt_dec_reg,
      \pi_rdval_cnt_reg[0]\ => \^pi_counter_read_val_reg[0]\,
      \pi_rdval_cnt_reg[1]\ => \^pi_counter_read_val_reg[1]\,
      \pi_rdval_cnt_reg[2]\ => \^pi_counter_read_val_reg[2]\,
      \pi_rdval_cnt_reg[4]\ => \^pi_counter_read_val_reg[4]\,
      \pi_rst_stg1_cal_reg[0]\ => u_ddr_calib_top_n_309,
      po_cnt_dec_reg => po_cnt_dec_reg,
      \po_coarse_tap_cnt_reg[0][0]\(0) => \wr_ptr_timing_reg[0]\(0),
      po_en_stg2_f_reg => rst_out_reg,
      \po_rdval_cnt_reg[8]\ => \po_rdval_cnt_reg[8]\,
      prbs_rdlvl_done_pulse_reg => prbs_rdlvl_done_pulse_reg,
      \rank_final_loop[0].bank_final_loop[0].final_data_offset_mc_reg[0][0]\ => \rank_final_loop[0].bank_final_loop[0].final_data_offset_mc_reg[0][0]\,
      \rank_final_loop[0].bank_final_loop[0].final_data_offset_mc_reg[0][1]\ => \rank_final_loop[0].bank_final_loop[0].final_data_offset_mc_reg[0][1]\,
      \rank_final_loop[0].bank_final_loop[0].final_data_offset_mc_reg[0][3]\ => \rank_final_loop[0].bank_final_loop[0].final_data_offset_mc_reg[0][3]\,
      \rank_final_loop[0].bank_final_loop[0].final_data_offset_mc_reg[0][4]\ => \rank_final_loop[0].bank_final_loop[0].final_data_offset_mc_reg[0][4]\,
      \rank_final_loop[0].bank_final_loop[0].final_data_offset_mc_reg[0][5]\ => \rank_final_loop[0].bank_final_loop[0].final_data_offset_mc_reg[0][5]\,
      rstdiv0_sync_r1 => rstdiv0_sync_r1,
      samp_edge_cnt0_en_r => samp_edge_cnt0_en_r,
      \samp_edge_cnt1_r_reg[0]\ => \samp_edge_cnt1_r_reg[0]\,
      sent_col => sent_col,
      \stable_pass_cnt_reg[5]\(0) => \stable_pass_cnt_reg[5]\(0),
      store_sr_req_r_reg => u_ddr_mc_phy_wrapper_n_197,
      \tap_cnt_cpt_r_reg[5]\(0) => \tap_cnt_cpt_r_reg[5]\(0),
      tempmon_pi_f_dec => tempmon_pi_f_dec,
      tempmon_pi_f_inc => tempmon_pi_f_inc,
      tempmon_sample_en => tempmon_sample_en,
      tempmon_sel_pi_incdec => tempmon_sel_pi_incdec,
      \wait_cnt_r_reg[0]\(0) => \wait_cnt_r_reg[0]\(0),
      \wr_en_inferred__0_i_1\ => u_ddr_mc_phy_wrapper_n_192,
      \wr_en_inferred__0_i_1__0\ => u_ddr_mc_phy_wrapper_n_194,
      wr_level_done_reg => u_ddr_calib_top_n_310,
      \wr_ptr_timing_reg[0]\(0) => u_ddr_mc_phy_wrapper_n_191,
      \wr_ptr_timing_reg[0]_0\(0) => u_ddr_mc_phy_wrapper_n_193,
      wrlvl_byte_done_reg => wrlvl_byte_done_reg
    );
u_ddr_mc_phy_wrapper: entity work.mig_7series_nosysclock_mig_7series_v4_2_ddr_mc_phy_wrapper
     port map (
      ADDRA(1 downto 0) => ADDRA(1 downto 0),
      A_rst_primitives => \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/A_rst_primitives\,
      A_rst_primitives_reg => A_rst_primitives_reg,
      CLK => CLK,
      CLKB0 => CLKB0,
      COUNTERLOADVAL(5 downto 0) => \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/A_pi_counter_load_val\(5 downto 0),
      D(10 downto 0) => D(10 downto 0),
      D0(3 downto 0) => \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_d0\(3 downto 0),
      D1(3 downto 0) => \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_d1\(3 downto 0),
      D2(3 downto 0) => \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_d2\(3 downto 0),
      D3(3 downto 0) => \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_d3\(3 downto 0),
      D4(3 downto 0) => \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_d4\(3 downto 0),
      D5(3 downto 0) => \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_d5\(3 downto 0),
      D6(3 downto 0) => \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_d6\(3 downto 0),
      D7(3 downto 0) => \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_d7\(3 downto 0),
      D8(3 downto 0) => \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_d8\(3 downto 0),
      D9(3 downto 0) => \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_d9\(3 downto 0),
      DOA(1 downto 0) => DOA(1 downto 0),
      DOB(1 downto 0) => DOB(1 downto 0),
      DOC(1 downto 0) => DOC(1 downto 0),
      E(0) => u_ddr_mc_phy_wrapper_n_191,
      LD0 => \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/LD0\,
      PHYCTLWD(10 downto 3) => p_1_out(24 downto 17),
      PHYCTLWD(2 downto 0) => p_1_out(2 downto 0),
      Q(59 downto 0) => \^q\(59 downto 0),
      RST0 => RST0,
      UNCONN_IN => \genblk24.phy_ctl_pre_fifo_2/wr_en\,
      calib_cmd_wren => calib_cmd_wren,
      calib_sel(1 downto 0) => calib_sel(1 downto 0),
      calib_wrdata_en => calib_wrdata_en,
      dbg_po_counter_read_val(8 downto 0) => \^dbg_po_counter_read_val\(8 downto 0),
      ddr3_addr(15 downto 0) => ddr3_addr(15 downto 0),
      ddr3_ba(2 downto 0) => ddr3_ba(2 downto 0),
      ddr3_cas_n => ddr3_cas_n,
      ddr3_cke(0) => ddr3_cke(0),
      ddr3_cs_n(0) => ddr3_cs_n(0),
      ddr3_dm(0) => ddr3_dm(0),
      ddr3_dq(7 downto 0) => ddr3_dq(7 downto 0),
      ddr3_dqs_n(0) => ddr3_dqs_n(0),
      ddr3_dqs_p(0) => ddr3_dqs_p(0),
      ddr3_ila_rdpath(1 downto 0) => \^ddr3_ila_rdpath\(1 downto 0),
      ddr3_odt(0) => ddr3_odt(0),
      ddr3_ras_n => ddr3_ras_n,
      ddr3_reset_n => ddr3_reset_n,
      ddr3_vio_sync_out(2 downto 0) => ddr3_vio_sync_out(2 downto 0),
      \ddr3_vio_sync_out[9]\ => \ddr3_vio_sync_out[9]\,
      \ddr3_vio_sync_out[9]_0\ => \ddr3_vio_sync_out[9]_0\,
      \ddr3_vio_sync_out[9]_1\ => \ddr3_vio_sync_out[9]_1\,
      \ddr3_vio_sync_out[9]_10\ => \ddr3_vio_sync_out[9]_10\,
      \ddr3_vio_sync_out[9]_11\ => \ddr3_vio_sync_out[9]_11\,
      \ddr3_vio_sync_out[9]_12\ => \ddr3_vio_sync_out[9]_12\,
      \ddr3_vio_sync_out[9]_13\ => \ddr3_vio_sync_out[9]_13\,
      \ddr3_vio_sync_out[9]_14\ => \ddr3_vio_sync_out[9]_14\,
      \ddr3_vio_sync_out[9]_15\ => \ddr3_vio_sync_out[9]_15\,
      \ddr3_vio_sync_out[9]_16\ => \ddr3_vio_sync_out[9]_16\,
      \ddr3_vio_sync_out[9]_17\ => \ddr3_vio_sync_out[9]_17\,
      \ddr3_vio_sync_out[9]_18\ => \ddr3_vio_sync_out[9]_18\,
      \ddr3_vio_sync_out[9]_19\ => \ddr3_vio_sync_out[9]_19\,
      \ddr3_vio_sync_out[9]_2\ => \ddr3_vio_sync_out[9]_2\,
      \ddr3_vio_sync_out[9]_3\ => \ddr3_vio_sync_out[9]_3\,
      \ddr3_vio_sync_out[9]_4\ => \ddr3_vio_sync_out[9]_4\,
      \ddr3_vio_sync_out[9]_5\ => \ddr3_vio_sync_out[9]_5\,
      \ddr3_vio_sync_out[9]_6\ => \ddr3_vio_sync_out[9]_6\,
      \ddr3_vio_sync_out[9]_7\ => \ddr3_vio_sync_out[9]_7\,
      \ddr3_vio_sync_out[9]_8\ => \ddr3_vio_sync_out[9]_8\,
      \ddr3_vio_sync_out[9]_9\ => \ddr3_vio_sync_out[9]_9\,
      ddr3_we_n => ddr3_we_n,
      ddr_ck_out(1 downto 0) => ddr_ck_out(1 downto 0),
      \dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]\ => if_empty_r(0),
      \dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_0\ => \dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]\,
      \dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_1\ => \dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_0\,
      \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[0]\ => \^dq_gen_40.if_post_fifo_gen.rd_data_r_reg[0]\,
      \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[10]\ => \^dq_gen_40.if_post_fifo_gen.rd_data_r_reg[10]\,
      \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[11]\ => \^dq_gen_40.if_post_fifo_gen.rd_data_r_reg[11]\,
      \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[16]\ => \^dq_gen_40.if_post_fifo_gen.rd_data_r_reg[16]\,
      \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[17]\ => \^dq_gen_40.if_post_fifo_gen.rd_data_r_reg[17]\,
      \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[18]\ => \^dq_gen_40.if_post_fifo_gen.rd_data_r_reg[18]\,
      \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[19]\ => \^dq_gen_40.if_post_fifo_gen.rd_data_r_reg[19]\,
      \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[1]\ => \^dq_gen_40.if_post_fifo_gen.rd_data_r_reg[1]\,
      \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[24]\ => \^dq_gen_40.if_post_fifo_gen.rd_data_r_reg[24]\,
      \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[25]\ => \^dq_gen_40.if_post_fifo_gen.rd_data_r_reg[25]\,
      \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[26]\ => \^dq_gen_40.if_post_fifo_gen.rd_data_r_reg[26]\,
      \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[27]\ => \^dq_gen_40.if_post_fifo_gen.rd_data_r_reg[27]\,
      \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[2]\ => \^dq_gen_40.if_post_fifo_gen.rd_data_r_reg[2]\,
      \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[32]\ => \^dq_gen_40.if_post_fifo_gen.rd_data_r_reg[32]\,
      \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[33]\ => \^dq_gen_40.if_post_fifo_gen.rd_data_r_reg[33]\,
      \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[34]\ => \^dq_gen_40.if_post_fifo_gen.rd_data_r_reg[34]\,
      \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[35]\ => \^dq_gen_40.if_post_fifo_gen.rd_data_r_reg[35]\,
      \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[3]\ => \^dq_gen_40.if_post_fifo_gen.rd_data_r_reg[3]\,
      \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[40]\ => \^dq_gen_40.if_post_fifo_gen.rd_data_r_reg[40]\,
      \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[41]\ => \^dq_gen_40.if_post_fifo_gen.rd_data_r_reg[41]\,
      \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[42]\ => \^dq_gen_40.if_post_fifo_gen.rd_data_r_reg[42]\,
      \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[43]\ => \^dq_gen_40.if_post_fifo_gen.rd_data_r_reg[43]\,
      \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[48]\ => \^dq_gen_40.if_post_fifo_gen.rd_data_r_reg[48]\,
      \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[49]\ => \^dq_gen_40.if_post_fifo_gen.rd_data_r_reg[49]\,
      \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[50]\ => \^dq_gen_40.if_post_fifo_gen.rd_data_r_reg[50]\,
      \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[51]\ => \^dq_gen_40.if_post_fifo_gen.rd_data_r_reg[51]\,
      \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[56]\ => \^dq_gen_40.if_post_fifo_gen.rd_data_r_reg[56]\,
      \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[57]\ => \^dq_gen_40.if_post_fifo_gen.rd_data_r_reg[57]\,
      \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[58]\ => \^dq_gen_40.if_post_fifo_gen.rd_data_r_reg[58]\,
      \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[59]\ => \^dq_gen_40.if_post_fifo_gen.rd_data_r_reg[59]\,
      \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[59]_0\(31 downto 0) => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[59]_0\(31 downto 0),
      \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[8]\ => \^dq_gen_40.if_post_fifo_gen.rd_data_r_reg[8]\,
      \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[9]\ => \^dq_gen_40.if_post_fifo_gen.rd_data_r_reg[9]\,
      \entry_cnt_reg[4]\(2 downto 0) => \entry_cnt_reg[4]\(2 downto 0),
      freq_refclk => freq_refclk,
      idelay_inc => idelay_inc,
      idelay_ld_rst => \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/idelay_ld_rst\,
      idle => idle,
      ififo_rst_reg0 => \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ififo_rst_reg0\,
      in0 => \genblk24.phy_ctl_pre_fifo_1/wr_en\,
      init_complete_r1_timing_reg => init_complete_r1_timing_reg,
      \input_[7].iserdes_dq_.iserdesdq\ => u_ddr_calib_top_n_213,
      \mcGo_r_reg[15]\(0) => phy_mc_go,
      mc_cas_n(0) => mc_cas_n(1),
      mc_wrdata_en => mc_wrdata_en,
      mem_out(31 downto 0) => mem_out(31 downto 0),
      mem_refclk => mem_refclk,
      mux_cmd_wren => mux_cmd_wren,
      mux_reset_n => mux_reset_n,
      mux_wrdata_en => mux_wrdata_en,
      \my_empty_reg[0]\(0) => \my_empty_reg[0]\(0),
      \my_empty_reg[0]_0\ => u_ddr_mc_phy_wrapper_n_192,
      \my_empty_reg[0]_1\ => u_ddr_mc_phy_wrapper_n_194,
      \my_empty_reg[1]\ => u_ddr_mc_phy_wrapper_n_186,
      \my_empty_reg[1]_0\ => u_ddr_mc_phy_wrapper_n_188,
      \my_empty_reg[1]_1\ => u_ddr_mc_phy_wrapper_n_189,
      \my_empty_reg[1]_2\ => u_ddr_mc_phy_wrapper_n_190,
      \my_empty_reg[4]_rep\ => u_ddr_mc_phy_wrapper_n_181,
      \my_empty_reg[6]\ => u_ddr_calib_top_n_193,
      \my_empty_reg[6]_inv\(0) => u_ddr_mc_phy_wrapper_n_193,
      \my_full_reg[3]\(3 downto 0) => \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_d4\(3 downto 0),
      \my_full_reg[3]_0\(7 downto 0) => \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_d5\(7 downto 0),
      \my_full_reg[3]_1\(3 downto 0) => \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_d6\(7 downto 4),
      \my_full_reg[3]_2\ => \my_full_reg[3]\,
      \not_strict_mode.app_rd_data_reg[0]\ => \not_strict_mode.app_rd_data_reg[0]\,
      \not_strict_mode.app_rd_data_reg[11]\(1 downto 0) => \not_strict_mode.app_rd_data_reg[11]\(1 downto 0),
      \not_strict_mode.app_rd_data_reg[13]\(1 downto 0) => \not_strict_mode.app_rd_data_reg[13]\(1 downto 0),
      \not_strict_mode.app_rd_data_reg[15]\(1 downto 0) => \not_strict_mode.app_rd_data_reg[15]\(1 downto 0),
      \not_strict_mode.app_rd_data_reg[17]\(1 downto 0) => \not_strict_mode.app_rd_data_reg[17]\(1 downto 0),
      \not_strict_mode.app_rd_data_reg[19]\(1 downto 0) => \not_strict_mode.app_rd_data_reg[19]\(1 downto 0),
      \not_strict_mode.app_rd_data_reg[21]\(1 downto 0) => \not_strict_mode.app_rd_data_reg[21]\(1 downto 0),
      \not_strict_mode.app_rd_data_reg[23]\(1 downto 0) => \not_strict_mode.app_rd_data_reg[23]\(1 downto 0),
      \not_strict_mode.app_rd_data_reg[25]\(1 downto 0) => \not_strict_mode.app_rd_data_reg[25]\(1 downto 0),
      \not_strict_mode.app_rd_data_reg[27]\(1 downto 0) => \not_strict_mode.app_rd_data_reg[27]\(1 downto 0),
      \not_strict_mode.app_rd_data_reg[29]\(1 downto 0) => \not_strict_mode.app_rd_data_reg[29]\(1 downto 0),
      \not_strict_mode.app_rd_data_reg[31]\(1 downto 0) => \not_strict_mode.app_rd_data_reg[31]\(1 downto 0),
      \not_strict_mode.app_rd_data_reg[7]\(1 downto 0) => \not_strict_mode.app_rd_data_reg[7]\(1 downto 0),
      \not_strict_mode.app_rd_data_reg[9]\(1 downto 0) => \not_strict_mode.app_rd_data_reg[9]\(1 downto 0),
      \not_strict_mode.rd_buf_we\ => \not_strict_mode.rd_buf_we\,
      \not_strict_mode.status_ram.rd_buf_we_r1_reg\(0) => \not_strict_mode.status_ram.rd_buf_we_r1_reg\(0),
      ofifo_rst_reg0 => \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst_reg0\,
      \out\ => \^out\,
      out_fifo(3 downto 1) => mem_reg_0_15_30_35(15 downto 13),
      out_fifo(0) => mem_reg_0_15_30_35(11),
      phy_dout(14) => mux_address(31),
      phy_dout(13 downto 11) => mux_address(15 downto 13),
      phy_dout(10) => mux_address(28),
      phy_dout(9 downto 8) => mux_address(12 downto 11),
      phy_dout(7) => mux_address(26),
      phy_dout(6) => mux_address(10),
      phy_dout(5) => mux_address(25),
      phy_dout(4) => mux_address(9),
      phy_dout(3) => mux_address(24),
      phy_dout(2) => mux_address(8),
      phy_dout(1) => mux_address(23),
      phy_dout(0) => mux_address(7),
      phy_mc_cmd_full => phy_mc_cmd_full,
      phy_mc_ctl_full => phy_mc_ctl_full,
      phy_rddata_en => phy_rddata_en,
      phy_read_calib => phy_read_calib,
      phy_write_calib => phy_write_calib,
      \pi_counter_read_val_reg[0]\ => \^pi_counter_read_val_reg[0]\,
      \pi_counter_read_val_reg[1]\ => \^pi_counter_read_val_reg[1]\,
      \pi_counter_read_val_reg[2]\ => \^pi_counter_read_val_reg[2]\,
      \pi_counter_read_val_reg[3]\ => \^pi_counter_read_val_reg[3]\,
      \pi_counter_read_val_reg[4]\ => \^pi_counter_read_val_reg[4]\,
      \pi_counter_read_val_reg[5]\ => \^pi_counter_read_val_reg[5]\,
      \pi_counter_read_val_reg[5]_0\ => u_ddr_mc_phy_wrapper_n_197,
      \pi_counter_read_val_reg[5]_1\ => u_ddr_calib_top_n_232,
      \pi_dqs_found_lanes_r1_reg[0]\ => u_ddr_calib_top_n_216,
      \pi_dqs_found_lanes_r1_reg[0]_0\ => u_ddr_calib_top_n_211,
      \pi_dqs_found_lanes_r1_reg[0]_1\ => u_ddr_calib_top_n_197,
      \pi_dqs_found_lanes_r1_reg[0]_2\ => u_ddr_calib_top_n_198,
      \pi_dqs_found_lanes_r1_reg[0]_3\ => u_ddr_calib_top_n_215,
      pll_locked => pll_locked,
      \po_counter_read_val_reg[8]\ => u_ddr_calib_top_n_214,
      \po_counter_read_val_reg[8]_0\ => u_ddr_calib_top_n_207,
      \po_counter_read_val_reg[8]_1\ => u_ddr_calib_top_n_203,
      \po_counter_read_val_reg[8]_10\ => u_ddr_calib_top_n_208,
      \po_counter_read_val_reg[8]_11\ => u_ddr_calib_top_n_204,
      \po_counter_read_val_reg[8]_12\ => u_ddr_calib_top_n_218,
      \po_counter_read_val_reg[8]_13\ => u_ddr_calib_top_n_210,
      \po_counter_read_val_reg[8]_14\ => u_ddr_calib_top_n_219,
      \po_counter_read_val_reg[8]_15\ => u_ddr_calib_top_n_206,
      \po_counter_read_val_reg[8]_16\ => u_ddr_calib_top_n_202,
      \po_counter_read_val_reg[8]_17\ => u_ddr_calib_top_n_221,
      \po_counter_read_val_reg[8]_2\ => u_ddr_calib_top_n_212,
      \po_counter_read_val_reg[8]_3\ => u_ddr_calib_top_n_209,
      \po_counter_read_val_reg[8]_4\ => u_ddr_calib_top_n_223,
      \po_counter_read_val_reg[8]_5\ => u_ddr_calib_top_n_205,
      \po_counter_read_val_reg[8]_6\ => u_ddr_calib_top_n_199,
      \po_counter_read_val_reg[8]_7\ => u_ddr_calib_top_n_220,
      \po_counter_read_val_reg[8]_8\ => u_ddr_calib_top_n_217,
      \po_counter_read_val_reg[8]_9\ => u_ddr_calib_top_n_222,
      ram_init_done_r => ram_init_done_r,
      \rd_ptr_reg[0]\ => \rd_ptr_reg[0]\,
      \rd_ptr_reg[0]_0\ => \rd_ptr_reg[0]_0\,
      \rd_ptr_reg[0]_1\ => \rd_ptr_reg[0]_1\,
      \rd_ptr_reg[1]\ => \rd_ptr_reg[1]\,
      \rd_ptr_reg[1]_0\ => \rd_ptr_reg[1]_0\,
      \rd_ptr_reg[1]_1\ => \rd_ptr_reg[1]_1\,
      \rd_ptr_reg[2]\ => \rd_ptr_reg[2]\,
      \rd_ptr_reg[2]_0\ => \rd_ptr_reg[2]_0\,
      \rd_ptr_reg[2]_1\ => \rd_ptr_reg[2]_1\,
      \rd_ptr_reg[3]\ => \rd_ptr_reg[3]\,
      \rd_ptr_reg[3]_0\ => \rd_ptr_reg[3]_0\,
      \rd_ptr_reg[3]_1\ => \rd_ptr_reg[3]_1\,
      \rd_ptr_reg[3]_10\(3 downto 0) => \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_d7\(3 downto 0),
      \rd_ptr_reg[3]_11\(3 downto 0) => \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_d9\(3 downto 0),
      \rd_ptr_reg[3]_12\(3 downto 0) => \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_d1\(3 downto 0),
      \rd_ptr_reg[3]_13\(3 downto 0) => \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_d2\(3 downto 0),
      \rd_ptr_reg[3]_14\(3 downto 0) => \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_d3\(3 downto 0),
      \rd_ptr_reg[3]_15\(3 downto 0) => \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_d4\(3 downto 0),
      \rd_ptr_reg[3]_16\(3 downto 0) => \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_d6\(3 downto 0),
      \rd_ptr_reg[3]_2\(19 downto 16) => \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_out\(51 downto 48),
      \rd_ptr_reg[3]_2\(15 downto 12) => \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_out\(35 downto 32),
      \rd_ptr_reg[3]_2\(11 downto 8) => \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_out\(27 downto 24),
      \rd_ptr_reg[3]_2\(7 downto 4) => \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_out\(19 downto 16),
      \rd_ptr_reg[3]_2\(3 downto 0) => \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_out\(11 downto 8),
      \rd_ptr_reg[3]_3\(3 downto 0) => \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_d0\(3 downto 0),
      \rd_ptr_reg[3]_4\(3 downto 0) => \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_d1\(3 downto 0),
      \rd_ptr_reg[3]_5\(3 downto 0) => \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_d2\(3 downto 0),
      \rd_ptr_reg[3]_6\(3 downto 0) => \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_d3\(3 downto 0),
      \rd_ptr_reg[3]_7\(3 downto 0) => \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_d4\(3 downto 0),
      \rd_ptr_reg[3]_8\(7 downto 0) => \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_d5\(7 downto 0),
      \rd_ptr_reg[3]_9\(7 downto 0) => \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_d6\(7 downto 0),
      \rd_ptr_timing_reg[1]\(1 downto 0) => \rd_ptr_timing_reg[1]\(1 downto 0),
      \read_fifo.fifo_out_data_r_reg[6]\ => wrlvl_byte_done_reg,
      \read_fifo.tail_r_reg\(1 downto 0) => \read_fifo.tail_r_reg\(1 downto 0),
      ref_dll_lock => ref_dll_lock,
      rst_out_reg => rst_out_reg,
      rstdiv0_sync_r1 => rstdiv0_sync_r1,
      sync_pulse => sync_pulse,
      wr_en => wr_en,
      wr_en_1 => wr_en_1,
      wr_en_2 => wr_en_2,
      wr_en_3 => wr_en_3,
      wr_ptr(0) => wr_ptr(0),
      \wr_ptr_reg[0]\ => \wr_ptr_reg[0]\,
      \wr_ptr_reg[0]_0\ => \wr_ptr_reg[0]_0\,
      \wr_ptr_reg[3]\(3 downto 0) => \wr_ptr_reg[3]\(3 downto 0),
      \wr_ptr_reg[3]_0\(3 downto 0) => \wr_ptr_reg[3]_0\(3 downto 0),
      \wr_ptr_reg[3]_1\(3 downto 0) => \wr_ptr_reg[3]_1\(3 downto 0),
      \wr_ptr_timing_reg[0]\ => \^init_calib_complete_reg_rep__4\,
      \wr_ptr_timing_reg[0]_0\ => u_ddr_calib_top_n_192,
      \wr_ptr_timing_reg[0]_1\(0) => \wr_ptr_timing_reg[0]\(0),
      \wr_ptr_timing_reg[0]_2\(0) => u_ddr_calib_top_n_224,
      \wr_ptr_timing_reg[0]_3\(0) => u_ddr_calib_top_n_225
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity mig_7series_nosysclock_mig_7series_v4_2_mem_intfc is
  port (
    bm_end_r1 : out STD_LOGIC;
    bm_end_r1_reg : out STD_LOGIC;
    bm_end_r1_reg_0 : out STD_LOGIC;
    bm_end_r1_reg_1 : out STD_LOGIC;
    periodic_rd_ack_r : out STD_LOGIC;
    accept_ns : out STD_LOGIC;
    \generate_maint_cmds.insert_maint_r_lcl_reg\ : out STD_LOGIC;
    ddr3_ila_rdpath : out STD_LOGIC_VECTOR ( 101 downto 0 );
    periodic_rd_r : out STD_LOGIC;
    app_ref_ack : out STD_LOGIC;
    app_zq_ack : out STD_LOGIC;
    ADDRA : out STD_LOGIC_VECTOR ( 4 downto 0 );
    ddr3_addr : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ddr3_ba : out STD_LOGIC_VECTOR ( 2 downto 0 );
    ddr3_cs_n : out STD_LOGIC_VECTOR ( 0 to 0 );
    ddr3_odt : out STD_LOGIC_VECTOR ( 0 to 0 );
    ddr3_cke : out STD_LOGIC_VECTOR ( 0 to 0 );
    ddr3_reset_n : out STD_LOGIC;
    ddr3_dm : out STD_LOGIC_VECTOR ( 0 to 0 );
    ddr3_cas_n : out STD_LOGIC;
    ddr3_ras_n : out STD_LOGIC;
    ddr3_we_n : out STD_LOGIC;
    \rd_ptr_timing_reg[1]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    A_rst_primitives_reg : out STD_LOGIC;
    \rd_ptr_reg[0]\ : out STD_LOGIC;
    \rd_ptr_reg[1]\ : out STD_LOGIC;
    \rd_ptr_reg[2]\ : out STD_LOGIC;
    \rd_ptr_reg[3]\ : out STD_LOGIC;
    \rd_ptr_reg[0]_0\ : out STD_LOGIC;
    \rd_ptr_reg[1]_0\ : out STD_LOGIC;
    \rd_ptr_reg[2]_0\ : out STD_LOGIC;
    \rd_ptr_reg[3]_0\ : out STD_LOGIC;
    \rd_ptr_reg[0]_1\ : out STD_LOGIC;
    \rd_ptr_reg[1]_1\ : out STD_LOGIC;
    \rd_ptr_reg[2]_1\ : out STD_LOGIC;
    \rd_ptr_reg[3]_1\ : out STD_LOGIC;
    ref_dll_lock : out STD_LOGIC;
    periodic_rd_cntr_r : out STD_LOGIC;
    app_sr_active : out STD_LOGIC;
    ddr3_ila_wrpath : out STD_LOGIC_VECTOR ( 59 downto 0 );
    ddr3_ila_basic : out STD_LOGIC_VECTOR ( 23 downto 0 );
    po_cnt_dec_reg : out STD_LOGIC;
    new_cnt_cpt_r_reg : out STD_LOGIC;
    samp_edge_cnt0_en_r : out STD_LOGIC;
    pi_cnt_dec_reg : out STD_LOGIC;
    prbs_rdlvl_done_pulse_reg : out STD_LOGIC;
    dbg_rddata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    D : out STD_LOGIC_VECTOR ( 10 downto 0 );
    \ddr3_vio_sync_out[9]\ : out STD_LOGIC;
    \ddr3_vio_sync_out[9]_0\ : out STD_LOGIC;
    \ddr3_vio_sync_out[9]_1\ : out STD_LOGIC;
    \ddr3_vio_sync_out[9]_2\ : out STD_LOGIC;
    \ddr3_vio_sync_out[9]_3\ : out STD_LOGIC;
    \ddr3_vio_sync_out[9]_4\ : out STD_LOGIC;
    \ddr3_vio_sync_out[9]_5\ : out STD_LOGIC;
    \ddr3_vio_sync_out[9]_6\ : out STD_LOGIC;
    \ddr3_vio_sync_out[9]_7\ : out STD_LOGIC;
    \ddr3_vio_sync_out[9]_8\ : out STD_LOGIC;
    \ddr3_vio_sync_out[9]_9\ : out STD_LOGIC;
    \ddr3_vio_sync_out[9]_10\ : out STD_LOGIC;
    \ddr3_vio_sync_out[9]_11\ : out STD_LOGIC;
    \ddr3_vio_sync_out[9]_12\ : out STD_LOGIC;
    \ddr3_vio_sync_out[9]_13\ : out STD_LOGIC;
    \ddr3_vio_sync_out[9]_14\ : out STD_LOGIC;
    \ddr3_vio_sync_out[9]_15\ : out STD_LOGIC;
    \ddr3_vio_sync_out[9]_16\ : out STD_LOGIC;
    \ddr3_vio_sync_out[9]_17\ : out STD_LOGIC;
    \ddr3_vio_sync_out[9]_18\ : out STD_LOGIC;
    \ddr3_vio_sync_out[9]_19\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 59 downto 0 );
    \not_strict_mode.rd_buf_we\ : out STD_LOGIC;
    init_complete_r1_timing_reg : out STD_LOGIC;
    \cmd_pipe_plus.wr_data_offset_reg[0]\ : out STD_LOGIC;
    phy_dout : out STD_LOGIC_VECTOR ( 23 downto 0 );
    \cmd_pipe_plus.mc_we_n_reg[1]\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \rstdiv0_sync_r1_reg_rep__12\ : out STD_LOGIC;
    \rstdiv0_sync_r1_reg_rep__12_0\ : out STD_LOGIC;
    \rstdiv0_sync_r1_reg_rep__12_1\ : out STD_LOGIC;
    \rstdiv0_sync_r1_reg_rep__12_2\ : out STD_LOGIC;
    \req_row_r_lcl_reg[15]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    req_bank_r : out STD_LOGIC_VECTOR ( 11 downto 0 );
    dbg_po_counter_read_val : out STD_LOGIC_VECTOR ( 8 downto 0 );
    \pi_counter_read_val_reg[3]\ : out STD_LOGIC;
    \pi_counter_read_val_reg[2]\ : out STD_LOGIC;
    \pi_counter_read_val_reg[4]\ : out STD_LOGIC;
    \pi_counter_read_val_reg[5]\ : out STD_LOGIC;
    \pi_counter_read_val_reg[0]\ : out STD_LOGIC;
    \pi_counter_read_val_reg[1]\ : out STD_LOGIC;
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[59]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \read_fifo.fifo_out_data_r_reg[4]\ : out STD_LOGIC;
    \not_strict_mode.app_rd_data_end_ns\ : out STD_LOGIC;
    \read_fifo.fifo_out_data_r_reg[6]\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \read_fifo.fifo_out_data_r_reg[6]_0\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \read_fifo.fifo_out_data_r_reg[6]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \wr_ptr_reg[0]\ : out STD_LOGIC;
    wr_ptr : out STD_LOGIC_VECTOR ( 0 to 0 );
    \wr_ptr_reg[3]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \wr_ptr_reg[3]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \wr_ptr_reg[3]_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    wr_en : out STD_LOGIC;
    ddr_ck_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    wr_en_1 : out STD_LOGIC;
    wr_en_2 : out STD_LOGIC;
    wr_en_3 : out STD_LOGIC;
    \init_calib_complete_reg_rep__0\ : out STD_LOGIC_VECTOR ( 35 downto 0 );
    ddr3_dq : inout STD_LOGIC_VECTOR ( 7 downto 0 );
    ddr3_dqs_p : inout STD_LOGIC_VECTOR ( 0 to 0 );
    ddr3_dqs_n : inout STD_LOGIC_VECTOR ( 0 to 0 );
    CLK : in STD_LOGIC;
    req_wr_r_lcl0 : in STD_LOGIC;
    hi_priority : in STD_LOGIC;
    rb_hit_busy_r_reg : in STD_LOGIC;
    maint_ref_zq_wip_r_reg : in STD_LOGIC;
    rb_hit_busy_r_reg_0 : in STD_LOGIC;
    rb_hit_busy_r_reg_1 : in STD_LOGIC;
    rb_hit_busy_r_reg_2 : in STD_LOGIC;
    was_wr0 : in STD_LOGIC;
    CLKB0 : in STD_LOGIC;
    freq_refclk : in STD_LOGIC;
    mem_refclk : in STD_LOGIC;
    sync_pulse : in STD_LOGIC;
    pll_locked : in STD_LOGIC;
    rstdiv0_sync_r1 : in STD_LOGIC;
    RST0 : in STD_LOGIC;
    \periodic_read_request.periodic_rd_r_cnt_reg\ : in STD_LOGIC;
    S : in STD_LOGIC_VECTOR ( 0 to 0 );
    row_hit_r_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    row_hit_r_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    row_hit_r_reg_1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    SR : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \po_rdval_cnt_reg[8]\ : in STD_LOGIC;
    found_first_edge_r_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    \wr_ptr_timing_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \samp_edge_cnt1_r_reg[0]\ : in STD_LOGIC;
    \init_state_r1_reg[0]\ : in STD_LOGIC;
    \init_state_r_reg[6]\ : in STD_LOGIC;
    init_complete_r_reg : in STD_LOGIC;
    \calib_cke_reg[0]\ : in STD_LOGIC;
    init_complete_r_timing_reg : in STD_LOGIC;
    \stable_pass_cnt_reg[5]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    dbg_sel_po_incdec : in STD_LOGIC;
    dbg_sel_pi_incdec : in STD_LOGIC;
    dbg_pi_f_inc : in STD_LOGIC;
    dbg_po_f_stg23_sel : in STD_LOGIC;
    dbg_po_f_inc : in STD_LOGIC;
    dbg_pi_f_dec : in STD_LOGIC;
    dbg_po_f_dec : in STD_LOGIC;
    ddr3_ila_wrpath_14_sp_1 : in STD_LOGIC;
    ddr3_vio_sync_out : in STD_LOGIC_VECTOR ( 4 downto 0 );
    mem_out : in STD_LOGIC_VECTOR ( 31 downto 0 );
    ram_init_done_r : in STD_LOGIC;
    \last_master_r_reg[2]\ : in STD_LOGIC;
    app_zq_req : in STD_LOGIC;
    app_sr_req : in STD_LOGIC;
    \maint_controller.maint_wip_r_lcl_reg\ : in STD_LOGIC;
    app_en_r2 : in STD_LOGIC;
    q_has_rd_r_reg : in STD_LOGIC;
    \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[0]\ : in STD_LOGIC;
    \idelay_tap_cnt_r_reg[0][0][4]\ : in STD_LOGIC;
    \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[7]\ : in STD_LOGIC;
    complex_row0_rd_done_reg : in STD_LOGIC;
    ras_timer_zero_r_reg : in STD_LOGIC;
    app_ref_req : in STD_LOGIC;
    rd_wr_r_lcl_reg : in STD_LOGIC;
    app_hi_pri_r2 : in STD_LOGIC;
    ras_timer_zero_r_reg_0 : in STD_LOGIC;
    ras_timer_zero_r_reg_1 : in STD_LOGIC;
    ras_timer_zero_r_reg_2 : in STD_LOGIC;
    row : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[3]\ : in STD_LOGIC;
    DOC : in STD_LOGIC_VECTOR ( 1 downto 0 );
    DOB : in STD_LOGIC_VECTOR ( 1 downto 0 );
    DOA : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \not_strict_mode.app_rd_data_reg[7]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \not_strict_mode.app_rd_data_reg[9]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \not_strict_mode.app_rd_data_reg[11]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \not_strict_mode.app_rd_data_reg[13]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \not_strict_mode.app_rd_data_reg[15]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \not_strict_mode.app_rd_data_reg[17]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \not_strict_mode.app_rd_data_reg[19]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \not_strict_mode.app_rd_data_reg[21]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \not_strict_mode.app_rd_data_reg[23]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \not_strict_mode.app_rd_data_reg[25]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \not_strict_mode.app_rd_data_reg[27]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \not_strict_mode.app_rd_data_reg[29]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \not_strict_mode.app_rd_data_reg[31]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \not_strict_mode.app_rd_data_end_reg\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \not_strict_mode.app_rd_data_end_reg_0\ : in STD_LOGIC;
    ram_init_addr : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \not_strict_mode.app_rd_data_end_reg_1\ : in STD_LOGIC;
    \req_data_buf_addr_r_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    bank : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \req_col_r_reg[9]\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    \tap_cnt_cpt_r_reg[5]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \wait_cnt_r_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \device_temp_101_reg[11]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_72_77\ : in STD_LOGIC_VECTOR ( 35 downto 0 );
    out_fifo : in STD_LOGIC_VECTOR ( 35 downto 0 );
    out_fifo_0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    out_fifo_1 : in STD_LOGIC_VECTOR ( 47 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of mig_7series_nosysclock_mig_7series_v4_2_mem_intfc : entity is "mig_7series_v4_2_mem_intfc";
end mig_7series_nosysclock_mig_7series_v4_2_mem_intfc;

architecture STRUCTURE of mig_7series_nosysclock_mig_7series_v4_2_mem_intfc is
  signal \col_mach0/p_0_in\ : STD_LOGIC;
  signal \col_mach0/read_fifo.tail_ns\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \col_mach0/read_fifo.tail_r_reg\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^ddr3_ila_rdpath\ : STD_LOGIC_VECTOR ( 101 downto 0 );
  signal ddr3_ila_wrpath_14_sn_1 : STD_LOGIC;
  signal ddr_phy_top0_n_227 : STD_LOGIC;
  signal ddr_phy_top0_n_261 : STD_LOGIC;
  attribute MAX_FANOUT : string;
  attribute MAX_FANOUT of ddr_phy_top0_n_261 : signal is "50";
  attribute RTL_MAX_FANOUT : string;
  attribute RTL_MAX_FANOUT of ddr_phy_top0_n_261 : signal is "found";
  attribute syn_maxfan : string;
  attribute syn_maxfan of ddr_phy_top0_n_261 : signal is "10";
  signal ddr_phy_top0_n_262 : STD_LOGIC;
  attribute MAX_FANOUT of ddr_phy_top0_n_262 : signal is "50";
  attribute RTL_MAX_FANOUT of ddr_phy_top0_n_262 : signal is "found";
  attribute syn_maxfan of ddr_phy_top0_n_262 : signal is "10";
  signal ddr_phy_top0_n_357 : STD_LOGIC;
  signal ddr_phy_top0_n_358 : STD_LOGIC;
  signal ddr_phy_top0_n_359 : STD_LOGIC;
  signal ddr_phy_top0_n_363 : STD_LOGIC;
  signal ddr_phy_top0_n_364 : STD_LOGIC;
  signal ddr_phy_top0_n_365 : STD_LOGIC;
  signal ddr_phy_top0_n_366 : STD_LOGIC;
  signal ddr_phy_top0_n_367 : STD_LOGIC;
  signal idle : STD_LOGIC;
  signal \^init_complete_r1_timing_reg\ : STD_LOGIC;
  signal mc0_n_37 : STD_LOGIC;
  signal mc_address : STD_LOGIC_VECTOR ( 26 downto 0 );
  signal mc_bank : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal mc_cas_n : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal mc_cke : STD_LOGIC_VECTOR ( 1 to 1 );
  signal mc_cmd : STD_LOGIC_VECTOR ( 0 to 0 );
  signal mc_cs_n : STD_LOGIC_VECTOR ( 0 to 0 );
  signal mc_data_offset_ns : STD_LOGIC_VECTOR ( 2 to 2 );
  signal mc_odt : STD_LOGIC_VECTOR ( 0 to 0 );
  signal mc_ras_n : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal mc_we_n : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal mc_wrdata_en : STD_LOGIC;
  signal phy_mc_cmd_full : STD_LOGIC;
  signal phy_mc_ctl_full : STD_LOGIC;
  signal \^read_fifo.fifo_out_data_r_reg[4]\ : STD_LOGIC;
  signal sent_col : STD_LOGIC;
  signal tempmon_sample_en : STD_LOGIC;
  signal \u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_empty\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/if_empty_r\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/entry_cnt_reg\ : STD_LOGIC_VECTOR ( 4 downto 2 );
begin
  ddr3_ila_rdpath(101 downto 0) <= \^ddr3_ila_rdpath\(101 downto 0);
  ddr3_ila_wrpath_14_sn_1 <= ddr3_ila_wrpath_14_sp_1;
  init_complete_r1_timing_reg <= \^init_complete_r1_timing_reg\;
  \read_fifo.fifo_out_data_r_reg[4]\ <= \^read_fifo.fifo_out_data_r_reg[4]\;
ddr_phy_top0: entity work.mig_7series_nosysclock_mig_7series_v4_2_ddr_phy_top
     port map (
      ADDRA(1) => ddr_phy_top0_n_359,
      ADDRA(0) => \col_mach0/read_fifo.tail_ns\(0),
      A_rst_primitives_reg => A_rst_primitives_reg,
      CLK => CLK,
      CLKB0 => CLKB0,
      D(10 downto 0) => D(10 downto 0),
      DOA(1 downto 0) => DOA(1 downto 0),
      DOB(1 downto 0) => DOB(1 downto 0),
      DOC(1 downto 0) => DOC(1 downto 0),
      Q(59 downto 0) => Q(59 downto 0),
      RST0 => RST0,
      SR(1 downto 0) => SR(1 downto 0),
      SS(0) => SS(0),
      \calib_cke_reg[0]\ => \calib_cke_reg[0]\,
      \cmd_pipe_plus.mc_data_offset_reg[2]\ => mc0_n_37,
      \cmd_pipe_plus.mc_we_n_reg[1]\(3) => \cmd_pipe_plus.mc_we_n_reg[1]\(5),
      \cmd_pipe_plus.mc_we_n_reg[1]\(2) => \cmd_pipe_plus.mc_we_n_reg[1]\(3),
      \cmd_pipe_plus.mc_we_n_reg[1]\(1 downto 0) => \cmd_pipe_plus.mc_we_n_reg[1]\(1 downto 0),
      complex_row0_rd_done_reg => complex_row0_rd_done_reg,
      dbg_pi_f_dec => dbg_pi_f_dec,
      dbg_pi_f_inc => dbg_pi_f_inc,
      dbg_po_counter_read_val(8 downto 0) => dbg_po_counter_read_val(8 downto 0),
      dbg_po_f_dec => dbg_po_f_dec,
      dbg_po_f_inc => dbg_po_f_inc,
      dbg_po_f_stg23_sel => dbg_po_f_stg23_sel,
      dbg_sel_pi_incdec => dbg_sel_pi_incdec,
      dbg_sel_po_incdec => dbg_sel_po_incdec,
      ddr3_addr(15 downto 0) => ddr3_addr(15 downto 0),
      ddr3_ba(2 downto 0) => ddr3_ba(2 downto 0),
      ddr3_cas_n => ddr3_cas_n,
      ddr3_cke(0) => ddr3_cke(0),
      ddr3_cs_n(0) => ddr3_cs_n(0),
      ddr3_dm(0) => ddr3_dm(0),
      ddr3_dq(7 downto 0) => ddr3_dq(7 downto 0),
      ddr3_dqs_n(0) => ddr3_dqs_n(0),
      ddr3_dqs_p(0) => ddr3_dqs_p(0),
      ddr3_ila_basic(23 downto 0) => ddr3_ila_basic(23 downto 0),
      ddr3_ila_rdpath(93 downto 71) => \^ddr3_ila_rdpath\(101 downto 79),
      ddr3_ila_rdpath(70 downto 0) => \^ddr3_ila_rdpath\(70 downto 0),
      ddr3_ila_wrpath(59 downto 0) => ddr3_ila_wrpath(59 downto 0),
      ddr3_ila_wrpath_14_sp_1 => ddr3_ila_wrpath_14_sn_1,
      ddr3_odt(0) => ddr3_odt(0),
      ddr3_ras_n => ddr3_ras_n,
      ddr3_reset_n => ddr3_reset_n,
      ddr3_vio_sync_out(4 downto 0) => ddr3_vio_sync_out(4 downto 0),
      \ddr3_vio_sync_out[9]\ => \ddr3_vio_sync_out[9]\,
      \ddr3_vio_sync_out[9]_0\ => \ddr3_vio_sync_out[9]_0\,
      \ddr3_vio_sync_out[9]_1\ => \ddr3_vio_sync_out[9]_1\,
      \ddr3_vio_sync_out[9]_10\ => \ddr3_vio_sync_out[9]_10\,
      \ddr3_vio_sync_out[9]_11\ => \ddr3_vio_sync_out[9]_11\,
      \ddr3_vio_sync_out[9]_12\ => \ddr3_vio_sync_out[9]_12\,
      \ddr3_vio_sync_out[9]_13\ => \ddr3_vio_sync_out[9]_13\,
      \ddr3_vio_sync_out[9]_14\ => \ddr3_vio_sync_out[9]_14\,
      \ddr3_vio_sync_out[9]_15\ => \ddr3_vio_sync_out[9]_15\,
      \ddr3_vio_sync_out[9]_16\ => \ddr3_vio_sync_out[9]_16\,
      \ddr3_vio_sync_out[9]_17\ => \ddr3_vio_sync_out[9]_17\,
      \ddr3_vio_sync_out[9]_18\ => \ddr3_vio_sync_out[9]_18\,
      \ddr3_vio_sync_out[9]_19\ => \ddr3_vio_sync_out[9]_19\,
      \ddr3_vio_sync_out[9]_2\ => \ddr3_vio_sync_out[9]_2\,
      \ddr3_vio_sync_out[9]_3\ => \ddr3_vio_sync_out[9]_3\,
      \ddr3_vio_sync_out[9]_4\ => \ddr3_vio_sync_out[9]_4\,
      \ddr3_vio_sync_out[9]_5\ => \ddr3_vio_sync_out[9]_5\,
      \ddr3_vio_sync_out[9]_6\ => \ddr3_vio_sync_out[9]_6\,
      \ddr3_vio_sync_out[9]_7\ => \ddr3_vio_sync_out[9]_7\,
      \ddr3_vio_sync_out[9]_8\ => \ddr3_vio_sync_out[9]_8\,
      \ddr3_vio_sync_out[9]_9\ => \ddr3_vio_sync_out[9]_9\,
      ddr3_we_n => ddr3_we_n,
      \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_72_77\(35 downto 0) => \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_72_77\(35 downto 0),
      \ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59\(1 downto 0) => mc_we_n(1 downto 0),
      \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35\(5 downto 0) => mc_bank(5 downto 0),
      ddr_ck_out(1 downto 0) => ddr_ck_out(1 downto 0),
      \device_temp_101_reg[11]\(11 downto 0) => \device_temp_101_reg[11]\(11 downto 0),
      \dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]\ => ddr_phy_top0_n_365,
      \dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_0\ => ddr_phy_top0_n_366,
      \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[0]\ => dbg_rddata(6),
      \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[10]\ => dbg_rddata(16),
      \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[11]\ => dbg_rddata(24),
      \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[16]\ => dbg_rddata(1),
      \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[17]\ => dbg_rddata(9),
      \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[18]\ => dbg_rddata(17),
      \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[19]\ => dbg_rddata(25),
      \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[1]\ => dbg_rddata(14),
      \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[24]\ => dbg_rddata(5),
      \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[25]\ => dbg_rddata(13),
      \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[26]\ => dbg_rddata(21),
      \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[27]\ => dbg_rddata(29),
      \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[2]\ => dbg_rddata(22),
      \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[32]\ => dbg_rddata(2),
      \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[33]\ => dbg_rddata(10),
      \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[34]\ => dbg_rddata(18),
      \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[35]\ => dbg_rddata(26),
      \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[3]\ => dbg_rddata(30),
      \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[40]\ => dbg_rddata(3),
      \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[41]\ => dbg_rddata(11),
      \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[42]\ => dbg_rddata(19),
      \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[43]\ => dbg_rddata(27),
      \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[48]\ => dbg_rddata(4),
      \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[49]\ => dbg_rddata(12),
      \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[50]\ => dbg_rddata(20),
      \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[51]\ => dbg_rddata(28),
      \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[56]\ => dbg_rddata(7),
      \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[57]\ => dbg_rddata(15),
      \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[58]\ => dbg_rddata(23),
      \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[59]\ => dbg_rddata(31),
      \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[59]_0\(31 downto 0) => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[59]\(31 downto 0),
      \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[8]\ => dbg_rddata(0),
      \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[9]\ => dbg_rddata(8),
      \entry_cnt_reg[4]\(2 downto 0) => \u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/entry_cnt_reg\(4 downto 2),
      found_first_edge_r_reg(0) => found_first_edge_r_reg(0),
      freq_refclk => freq_refclk,
      granted_col_r_reg(0) => mc_data_offset_ns(2),
      \idelay_tap_cnt_r_reg[0][0][4]\ => \idelay_tap_cnt_r_reg[0][0][4]\,
      idle => idle,
      if_empty_r(0) => \u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/if_empty_r\(3),
      init_calib_complete_reg_rep => ddr_phy_top0_n_261,
      \init_calib_complete_reg_rep__0\(35 downto 0) => \init_calib_complete_reg_rep__0\(35 downto 0),
      \init_calib_complete_reg_rep__4\ => ddr_phy_top0_n_262,
      init_complete_r1_timing_reg => \^init_complete_r1_timing_reg\,
      init_complete_r_reg => init_complete_r_reg,
      init_complete_r_timing_reg => init_complete_r_timing_reg,
      \init_state_r1_reg[0]\ => \init_state_r1_reg[0]\,
      \init_state_r_reg[6]\ => \init_state_r_reg[6]\,
      mc_cas_n(1 downto 0) => mc_cas_n(1 downto 0),
      mc_cke(0) => mc_cke(1),
      mc_cmd(0) => mc_cmd(0),
      mc_cs_n(0) => mc_cs_n(0),
      mc_odt(0) => mc_odt(0),
      mc_ras_n(1 downto 0) => mc_ras_n(1 downto 0),
      mc_wrdata_en => mc_wrdata_en,
      mem_out(31 downto 0) => mem_out(31 downto 0),
      mem_refclk => mem_refclk,
      mem_reg_0_15_30_35(26 downto 0) => mc_address(26 downto 0),
      \my_empty_reg[0]\(0) => \u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_empty\(0),
      \my_full_reg[3]\ => \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[7]\,
      new_cnt_cpt_r_reg => new_cnt_cpt_r_reg,
      \not_strict_mode.app_rd_data_reg[0]\ => \^read_fifo.fifo_out_data_r_reg[4]\,
      \not_strict_mode.app_rd_data_reg[11]\(1 downto 0) => \not_strict_mode.app_rd_data_reg[11]\(1 downto 0),
      \not_strict_mode.app_rd_data_reg[13]\(1 downto 0) => \not_strict_mode.app_rd_data_reg[13]\(1 downto 0),
      \not_strict_mode.app_rd_data_reg[15]\(1 downto 0) => \not_strict_mode.app_rd_data_reg[15]\(1 downto 0),
      \not_strict_mode.app_rd_data_reg[17]\(1 downto 0) => \not_strict_mode.app_rd_data_reg[17]\(1 downto 0),
      \not_strict_mode.app_rd_data_reg[19]\(1 downto 0) => \not_strict_mode.app_rd_data_reg[19]\(1 downto 0),
      \not_strict_mode.app_rd_data_reg[21]\(1 downto 0) => \not_strict_mode.app_rd_data_reg[21]\(1 downto 0),
      \not_strict_mode.app_rd_data_reg[23]\(1 downto 0) => \not_strict_mode.app_rd_data_reg[23]\(1 downto 0),
      \not_strict_mode.app_rd_data_reg[25]\(1 downto 0) => \not_strict_mode.app_rd_data_reg[25]\(1 downto 0),
      \not_strict_mode.app_rd_data_reg[27]\(1 downto 0) => \not_strict_mode.app_rd_data_reg[27]\(1 downto 0),
      \not_strict_mode.app_rd_data_reg[29]\(1 downto 0) => \not_strict_mode.app_rd_data_reg[29]\(1 downto 0),
      \not_strict_mode.app_rd_data_reg[31]\(1 downto 0) => \not_strict_mode.app_rd_data_reg[31]\(1 downto 0),
      \not_strict_mode.app_rd_data_reg[7]\(1 downto 0) => \not_strict_mode.app_rd_data_reg[7]\(1 downto 0),
      \not_strict_mode.app_rd_data_reg[9]\(1 downto 0) => \not_strict_mode.app_rd_data_reg[9]\(1 downto 0),
      \not_strict_mode.rd_buf_we\ => \not_strict_mode.rd_buf_we\,
      \not_strict_mode.status_ram.rd_buf_we_r1_reg\(0) => \col_mach0/p_0_in\,
      \out\ => ddr_phy_top0_n_227,
      out_fifo(35 downto 0) => out_fifo(35 downto 0),
      out_fifo_0(15 downto 0) => out_fifo_0(15 downto 0),
      out_fifo_1(47 downto 0) => out_fifo_1(47 downto 0),
      phy_dout(21 downto 1) => phy_dout(23 downto 3),
      phy_dout(0) => phy_dout(1),
      phy_mc_cmd_full => phy_mc_cmd_full,
      phy_mc_ctl_full => phy_mc_ctl_full,
      phy_mc_ctl_full_r_reg(6 downto 0) => \^ddr3_ila_rdpath\(77 downto 71),
      pi_cnt_dec_reg => pi_cnt_dec_reg,
      \pi_counter_read_val_reg[0]\ => \pi_counter_read_val_reg[0]\,
      \pi_counter_read_val_reg[1]\ => \pi_counter_read_val_reg[1]\,
      \pi_counter_read_val_reg[2]\ => \pi_counter_read_val_reg[2]\,
      \pi_counter_read_val_reg[3]\ => \pi_counter_read_val_reg[3]\,
      \pi_counter_read_val_reg[4]\ => \pi_counter_read_val_reg[4]\,
      \pi_counter_read_val_reg[5]\ => \pi_counter_read_val_reg[5]\,
      pll_locked => pll_locked,
      po_cnt_dec_reg => po_cnt_dec_reg,
      \po_rdval_cnt_reg[8]\ => \po_rdval_cnt_reg[8]\,
      prbs_rdlvl_done_pulse_reg => prbs_rdlvl_done_pulse_reg,
      ram_init_done_r => ram_init_done_r,
      \rank_final_loop[0].bank_final_loop[0].final_data_offset_mc_reg[0][0]\ => ddr_phy_top0_n_367,
      \rank_final_loop[0].bank_final_loop[0].final_data_offset_mc_reg[0][1]\ => ddr_phy_top0_n_364,
      \rank_final_loop[0].bank_final_loop[0].final_data_offset_mc_reg[0][3]\ => ddr_phy_top0_n_357,
      \rank_final_loop[0].bank_final_loop[0].final_data_offset_mc_reg[0][4]\ => ddr_phy_top0_n_363,
      \rank_final_loop[0].bank_final_loop[0].final_data_offset_mc_reg[0][5]\ => ddr_phy_top0_n_358,
      \rd_ptr_reg[0]\ => \rd_ptr_reg[0]\,
      \rd_ptr_reg[0]_0\ => \rd_ptr_reg[0]_0\,
      \rd_ptr_reg[0]_1\ => \rd_ptr_reg[0]_1\,
      \rd_ptr_reg[1]\ => \rd_ptr_reg[1]\,
      \rd_ptr_reg[1]_0\ => \rd_ptr_reg[1]_0\,
      \rd_ptr_reg[1]_1\ => \rd_ptr_reg[1]_1\,
      \rd_ptr_reg[2]\ => \rd_ptr_reg[2]\,
      \rd_ptr_reg[2]_0\ => \rd_ptr_reg[2]_0\,
      \rd_ptr_reg[2]_1\ => \rd_ptr_reg[2]_1\,
      \rd_ptr_reg[3]\ => \rd_ptr_reg[3]\,
      \rd_ptr_reg[3]_0\ => \rd_ptr_reg[3]_0\,
      \rd_ptr_reg[3]_1\ => \rd_ptr_reg[3]_1\,
      \rd_ptr_timing_reg[1]\(1 downto 0) => \rd_ptr_timing_reg[1]\(1 downto 0),
      \read_fifo.tail_r_reg\(1 downto 0) => \col_mach0/read_fifo.tail_r_reg\(1 downto 0),
      ref_dll_lock => ref_dll_lock,
      rst_out_reg => \periodic_read_request.periodic_rd_r_cnt_reg\,
      rstdiv0_sync_r1 => rstdiv0_sync_r1,
      samp_edge_cnt0_en_r => samp_edge_cnt0_en_r,
      \samp_edge_cnt1_r_reg[0]\ => \samp_edge_cnt1_r_reg[0]\,
      sent_col => sent_col,
      \stable_pass_cnt_reg[5]\(0) => \stable_pass_cnt_reg[5]\(0),
      sync_pulse => sync_pulse,
      \tap_cnt_cpt_r_reg[5]\(0) => \tap_cnt_cpt_r_reg[5]\(0),
      tempmon_sample_en => tempmon_sample_en,
      \wait_cnt_r_reg[0]\(0) => \wait_cnt_r_reg[0]\(0),
      wr_en => wr_en,
      wr_en_1 => wr_en_1,
      wr_en_2 => wr_en_2,
      wr_en_3 => wr_en_3,
      wr_ptr(0) => wr_ptr(0),
      \wr_ptr_reg[0]\ => \wr_ptr_reg[0]\,
      \wr_ptr_reg[0]_0\ => maint_ref_zq_wip_r_reg,
      \wr_ptr_reg[3]\(3 downto 0) => \wr_ptr_reg[3]\(3 downto 0),
      \wr_ptr_reg[3]_0\(3 downto 0) => \wr_ptr_reg[3]_0\(3 downto 0),
      \wr_ptr_reg[3]_1\(3 downto 0) => \wr_ptr_reg[3]_1\(3 downto 0),
      \wr_ptr_timing_reg[0]\(0) => \wr_ptr_timing_reg[0]\(0),
      wrlvl_byte_done_reg => \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[0]\
    );
mc0: entity work.mig_7series_nosysclock_mig_7series_v4_2_mc
     port map (
      ADDRA(1) => ddr_phy_top0_n_359,
      ADDRA(0) => \col_mach0/read_fifo.tail_ns\(0),
      CLK => CLK,
      D(0) => mc_data_offset_ns(2),
      E(0) => E(0),
      Q(1 downto 0) => mc_we_n(1 downto 0),
      S(0) => S(0),
      accept_ns => accept_ns,
      app_en_r2 => app_en_r2,
      app_hi_pri_r2 => app_hi_pri_r2,
      app_ref_ack => app_ref_ack,
      app_ref_req => app_ref_req,
      app_sr_active => app_sr_active,
      app_sr_req => app_sr_req,
      app_zq_ack => app_zq_ack,
      app_zq_req => app_zq_req,
      bank(2 downto 0) => bank(2 downto 0),
      bm_end_r1 => bm_end_r1,
      bm_end_r1_reg => bm_end_r1_reg,
      bm_end_r1_reg_0 => bm_end_r1_reg_0,
      bm_end_r1_reg_1 => bm_end_r1_reg_1,
      \cmd_pipe_plus.mc_address_reg[26]_0\(26 downto 0) => mc_address(26 downto 0),
      \cmd_pipe_plus.mc_bank_reg[5]_0\(5 downto 0) => mc_bank(5 downto 0),
      \cmd_pipe_plus.mc_data_offset_reg[0]_0\ => ddr_phy_top0_n_367,
      \cmd_pipe_plus.mc_data_offset_reg[1]_0\ => ddr_phy_top0_n_364,
      \cmd_pipe_plus.mc_data_offset_reg[3]_0\ => ddr_phy_top0_n_357,
      \cmd_pipe_plus.mc_data_offset_reg[4]_0\ => ddr_phy_top0_n_363,
      \cmd_pipe_plus.mc_data_offset_reg[5]_0\ => ddr_phy_top0_n_358,
      \cmd_pipe_plus.mc_we_n_reg[0]_0\(1) => \cmd_pipe_plus.mc_we_n_reg[1]\(4),
      \cmd_pipe_plus.mc_we_n_reg[0]_0\(0) => \cmd_pipe_plus.mc_we_n_reg[1]\(2),
      \cmd_pipe_plus.wr_data_addr_reg[3]_0\(4 downto 0) => ADDRA(4 downto 0),
      \cmd_pipe_plus.wr_data_offset_reg[0]_0\ => \cmd_pipe_plus.wr_data_offset_reg[0]\,
      ddr3_ila_rdpath(7 downto 0) => \^ddr3_ila_rdpath\(78 downto 71),
      \generate_maint_cmds.insert_maint_r_lcl_reg\ => \generate_maint_cmds.insert_maint_r_lcl_reg\,
      \grant_r_reg[0]\ => ddr_phy_top0_n_262,
      \grant_r_reg[3]\ => mc0_n_37,
      hi_priority => hi_priority,
      idle => idle,
      if_empty_r(0) => \u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/if_empty_r\(3),
      \last_master_r_reg[2]\ => \last_master_r_reg[2]\,
      \maint_controller.maint_wip_r_lcl_reg\ => \maint_controller.maint_wip_r_lcl_reg\,
      maint_ref_zq_wip_r_reg => maint_ref_zq_wip_r_reg,
      mc_cas_n(1 downto 0) => mc_cas_n(1 downto 0),
      mc_cke(0) => mc_cke(1),
      mc_cmd(0) => mc_cmd(0),
      mc_cs_n(0) => mc_cs_n(0),
      mc_odt(0) => mc_odt(0),
      mc_ras_n(1 downto 0) => mc_ras_n(1 downto 0),
      mc_wrdata_en => mc_wrdata_en,
      \not_strict_mode.app_rd_data_end_ns\ => \not_strict_mode.app_rd_data_end_ns\,
      \not_strict_mode.app_rd_data_end_reg\(0) => \not_strict_mode.app_rd_data_end_reg\(0),
      \not_strict_mode.app_rd_data_end_reg_0\ => \not_strict_mode.app_rd_data_end_reg_0\,
      \not_strict_mode.app_rd_data_end_reg_1\ => \not_strict_mode.app_rd_data_end_reg_1\,
      ofs_rdy_r_reg(2 downto 0) => \u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/entry_cnt_reg\(4 downto 2),
      \out\ => ddr_phy_top0_n_227,
      periodic_rd_ack_r_lcl_reg => periodic_rd_ack_r,
      periodic_rd_cntr_r_reg => periodic_rd_cntr_r,
      \periodic_rd_generation.periodic_rd_timer_r_reg[2]\ => ddr_phy_top0_n_261,
      \periodic_read_request.periodic_rd_r_cnt_reg\ => \periodic_read_request.periodic_rd_r_cnt_reg\,
      \periodic_read_request.periodic_rd_r_lcl_reg\ => periodic_rd_r,
      phy_dout(1) => phy_dout(2),
      phy_dout(0) => phy_dout(0),
      phy_mc_cmd_full => phy_mc_cmd_full,
      phy_mc_ctl_full => phy_mc_ctl_full,
      q_has_rd_r_reg => q_has_rd_r_reg,
      ram_init_addr(2 downto 0) => ram_init_addr(2 downto 0),
      ram_init_done_r => ram_init_done_r,
      ras_timer_zero_r_reg => ras_timer_zero_r_reg,
      ras_timer_zero_r_reg_0 => ras_timer_zero_r_reg_0,
      ras_timer_zero_r_reg_1 => ras_timer_zero_r_reg_1,
      ras_timer_zero_r_reg_2 => ras_timer_zero_r_reg_2,
      rb_hit_busy_r_reg => rb_hit_busy_r_reg,
      rb_hit_busy_r_reg_0 => rb_hit_busy_r_reg_0,
      rb_hit_busy_r_reg_1 => rb_hit_busy_r_reg_1,
      rb_hit_busy_r_reg_2 => rb_hit_busy_r_reg_2,
      rd_wr_r_lcl_reg => rd_wr_r_lcl_reg,
      \read_fifo.fifo_out_data_r_reg[4]\ => \^read_fifo.fifo_out_data_r_reg[4]\,
      \read_fifo.fifo_out_data_r_reg[6]\(6) => \read_fifo.fifo_out_data_r_reg[6]\(5),
      \read_fifo.fifo_out_data_r_reg[6]\(5) => \col_mach0/p_0_in\,
      \read_fifo.fifo_out_data_r_reg[6]\(4 downto 0) => \read_fifo.fifo_out_data_r_reg[6]\(4 downto 0),
      \read_fifo.fifo_out_data_r_reg[6]_0\ => \read_fifo.fifo_out_data_r_reg[6]_0\,
      \read_fifo.fifo_out_data_r_reg[6]_1\(0) => \read_fifo.fifo_out_data_r_reg[6]_1\(0),
      \read_fifo.tail_r_reg[0]\ => ddr_phy_top0_n_366,
      \read_fifo.tail_r_reg[1]\(1 downto 0) => \col_mach0/read_fifo.tail_r_reg\(1 downto 0),
      \read_fifo.tail_r_reg[1]_0\ => ddr_phy_top0_n_365,
      \read_fifo.tail_r_reg[2]\(0) => \u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_empty\(0),
      \read_fifo.tail_r_reg[3]\ => \^init_complete_r1_timing_reg\,
      req_bank_r(11 downto 0) => req_bank_r(11 downto 0),
      \req_col_r_reg[9]\(9 downto 0) => \req_col_r_reg[9]\(9 downto 0),
      \req_data_buf_addr_r_reg[3]\(3 downto 0) => \req_data_buf_addr_r_reg[3]\(3 downto 0),
      \req_row_r_lcl_reg[15]\(3 downto 0) => \req_row_r_lcl_reg[15]\(3 downto 0),
      req_wr_r_lcl0 => req_wr_r_lcl0,
      \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[0]\ => \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[0]\,
      \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[3]\ => \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[3]\,
      \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[7]\ => \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[7]\,
      row(15 downto 0) => row(15 downto 0),
      row_hit_r_reg(0) => row_hit_r_reg(0),
      row_hit_r_reg_0(0) => row_hit_r_reg_0(0),
      row_hit_r_reg_1(0) => row_hit_r_reg_1(0),
      \rstdiv0_sync_r1_reg_rep__12\ => \rstdiv0_sync_r1_reg_rep__12\,
      \rstdiv0_sync_r1_reg_rep__12_0\ => \rstdiv0_sync_r1_reg_rep__12_0\,
      \rstdiv0_sync_r1_reg_rep__12_1\ => \rstdiv0_sync_r1_reg_rep__12_1\,
      \rstdiv0_sync_r1_reg_rep__12_2\ => \rstdiv0_sync_r1_reg_rep__12_2\,
      sent_col => sent_col,
      tempmon_sample_en => tempmon_sample_en,
      was_wr0 => was_wr0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity mig_7series_nosysclock_mig_7series_v4_2_memc_ui_top_std is
  port (
    bm_end_r1 : out STD_LOGIC;
    bm_end_r1_0 : out STD_LOGIC;
    bm_end_r1_1 : out STD_LOGIC;
    bm_end_r1_2 : out STD_LOGIC;
    insert_maint_r : out STD_LOGIC;
    ddr3_ila_rdpath : out STD_LOGIC_VECTOR ( 101 downto 0 );
    app_ref_ack : out STD_LOGIC;
    app_zq_ack : out STD_LOGIC;
    ddr3_addr : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ddr3_ba : out STD_LOGIC_VECTOR ( 2 downto 0 );
    ddr3_cs_n : out STD_LOGIC_VECTOR ( 0 to 0 );
    ddr3_odt : out STD_LOGIC_VECTOR ( 0 to 0 );
    ddr3_cke : out STD_LOGIC_VECTOR ( 0 to 0 );
    ddr3_reset_n : out STD_LOGIC;
    ddr3_dm : out STD_LOGIC_VECTOR ( 0 to 0 );
    ddr3_cas_n : out STD_LOGIC;
    ddr3_ras_n : out STD_LOGIC;
    ddr3_we_n : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    app_wdf_rdy : out STD_LOGIC;
    app_rd_data_valid : out STD_LOGIC;
    \not_strict_mode.app_rd_data_end_reg\ : out STD_LOGIC;
    \rd_ptr_timing_reg[1]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    A_rst_primitives_reg : out STD_LOGIC;
    \rd_ptr_reg[0]\ : out STD_LOGIC;
    \rd_ptr_reg[1]\ : out STD_LOGIC;
    \rd_ptr_reg[2]\ : out STD_LOGIC;
    \rd_ptr_reg[3]\ : out STD_LOGIC;
    \rd_ptr_reg[0]_0\ : out STD_LOGIC;
    \rd_ptr_reg[1]_0\ : out STD_LOGIC;
    \rd_ptr_reg[2]_0\ : out STD_LOGIC;
    \rd_ptr_reg[3]_0\ : out STD_LOGIC;
    \rd_ptr_reg[0]_1\ : out STD_LOGIC;
    \rd_ptr_reg[1]_1\ : out STD_LOGIC;
    \rd_ptr_reg[2]_1\ : out STD_LOGIC;
    \rd_ptr_reg[3]_1\ : out STD_LOGIC;
    ref_dll_lock : out STD_LOGIC;
    app_sr_active : out STD_LOGIC;
    ddr3_ila_wrpath : out STD_LOGIC_VECTOR ( 59 downto 0 );
    ddr3_ila_basic : out STD_LOGIC_VECTOR ( 23 downto 0 );
    po_cnt_dec : out STD_LOGIC;
    new_cnt_cpt_r_reg : out STD_LOGIC;
    samp_edge_cnt0_en_r : out STD_LOGIC;
    pi_cnt_dec : out STD_LOGIC;
    prbs_rdlvl_done_pulse : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 10 downto 0 );
    \ddr3_vio_sync_out[9]\ : out STD_LOGIC;
    \ddr3_vio_sync_out[9]_0\ : out STD_LOGIC;
    \ddr3_vio_sync_out[9]_1\ : out STD_LOGIC;
    \ddr3_vio_sync_out[9]_2\ : out STD_LOGIC;
    \ddr3_vio_sync_out[9]_3\ : out STD_LOGIC;
    \ddr3_vio_sync_out[9]_4\ : out STD_LOGIC;
    \ddr3_vio_sync_out[9]_5\ : out STD_LOGIC;
    \ddr3_vio_sync_out[9]_6\ : out STD_LOGIC;
    \ddr3_vio_sync_out[9]_7\ : out STD_LOGIC;
    \ddr3_vio_sync_out[9]_8\ : out STD_LOGIC;
    \ddr3_vio_sync_out[9]_9\ : out STD_LOGIC;
    \ddr3_vio_sync_out[9]_10\ : out STD_LOGIC;
    \ddr3_vio_sync_out[9]_11\ : out STD_LOGIC;
    \ddr3_vio_sync_out[9]_12\ : out STD_LOGIC;
    \ddr3_vio_sync_out[9]_13\ : out STD_LOGIC;
    \ddr3_vio_sync_out[9]_14\ : out STD_LOGIC;
    \ddr3_vio_sync_out[9]_15\ : out STD_LOGIC;
    \ddr3_vio_sync_out[9]_16\ : out STD_LOGIC;
    \ddr3_vio_sync_out[9]_17\ : out STD_LOGIC;
    \ddr3_vio_sync_out[9]_18\ : out STD_LOGIC;
    \ddr3_vio_sync_out[9]_19\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 59 downto 0 );
    init_complete_r1_timing_reg : out STD_LOGIC;
    phy_dout : out STD_LOGIC_VECTOR ( 23 downto 0 );
    \cmd_pipe_plus.mc_we_n_reg[1]\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    dbg_po_counter_read_val : out STD_LOGIC_VECTOR ( 8 downto 0 );
    \pi_counter_read_val_reg[3]\ : out STD_LOGIC;
    \pi_counter_read_val_reg[2]\ : out STD_LOGIC;
    \pi_counter_read_val_reg[4]\ : out STD_LOGIC;
    \pi_counter_read_val_reg[5]\ : out STD_LOGIC;
    \pi_counter_read_val_reg[0]\ : out STD_LOGIC;
    \pi_counter_read_val_reg[1]\ : out STD_LOGIC;
    app_rd_data : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \wr_ptr_reg[0]\ : out STD_LOGIC;
    wr_ptr : out STD_LOGIC_VECTOR ( 0 to 0 );
    \wr_ptr_reg[3]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \wr_ptr_reg[3]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \wr_ptr_reg[3]_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    wr_en : out STD_LOGIC;
    ddr_ck_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    wr_en_1 : out STD_LOGIC;
    wr_en_2 : out STD_LOGIC;
    wr_en_3 : out STD_LOGIC;
    \init_calib_complete_reg_rep__0\ : out STD_LOGIC_VECTOR ( 35 downto 0 );
    ddr3_dq : inout STD_LOGIC_VECTOR ( 7 downto 0 );
    ddr3_dqs_p : inout STD_LOGIC_VECTOR ( 0 to 0 );
    ddr3_dqs_n : inout STD_LOGIC_VECTOR ( 0 to 0 );
    CLK : in STD_LOGIC;
    maint_ref_zq_wip_r_reg : in STD_LOGIC;
    reset_reg_0 : in STD_LOGIC;
    CLKB0 : in STD_LOGIC;
    freq_refclk : in STD_LOGIC;
    mem_refclk : in STD_LOGIC;
    sync_pulse : in STD_LOGIC;
    pll_locked : in STD_LOGIC;
    rstdiv0_sync_r1 : in STD_LOGIC;
    RST0 : in STD_LOGIC;
    \periodic_read_request.periodic_rd_r_cnt_reg\ : in STD_LOGIC;
    app_en : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \po_rdval_cnt_reg[8]\ : in STD_LOGIC;
    found_first_edge_r_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    \wr_ptr_timing_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \samp_edge_cnt1_r_reg[0]\ : in STD_LOGIC;
    \init_state_r1_reg[0]\ : in STD_LOGIC;
    \init_state_r_reg[6]\ : in STD_LOGIC;
    init_complete_r_reg : in STD_LOGIC;
    \calib_cke_reg[0]\ : in STD_LOGIC;
    init_complete_r_timing_reg : in STD_LOGIC;
    \stable_pass_cnt_reg[5]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    dbg_sel_po_incdec : in STD_LOGIC;
    dbg_sel_pi_incdec : in STD_LOGIC;
    dbg_pi_f_inc : in STD_LOGIC;
    dbg_po_f_stg23_sel : in STD_LOGIC;
    dbg_po_f_inc : in STD_LOGIC;
    dbg_pi_f_dec : in STD_LOGIC;
    dbg_po_f_dec : in STD_LOGIC;
    ddr3_ila_wrpath_14_sp_1 : in STD_LOGIC;
    ddr3_vio_sync_out : in STD_LOGIC_VECTOR ( 4 downto 0 );
    mem_out : in STD_LOGIC_VECTOR ( 31 downto 0 );
    app_wdf_wren : in STD_LOGIC;
    app_wdf_end : in STD_LOGIC;
    \last_master_r_reg[2]\ : in STD_LOGIC;
    app_zq_req : in STD_LOGIC;
    app_sr_req : in STD_LOGIC;
    \maint_controller.maint_wip_r_lcl_reg\ : in STD_LOGIC;
    \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[0]\ : in STD_LOGIC;
    \idelay_tap_cnt_r_reg[0][0][4]\ : in STD_LOGIC;
    complex_row0_rd_done_reg : in STD_LOGIC;
    ras_timer_zero_r_reg : in STD_LOGIC;
    app_ref_req : in STD_LOGIC;
    ras_timer_zero_r_reg_0 : in STD_LOGIC;
    ras_timer_zero_r_reg_1 : in STD_LOGIC;
    ras_timer_zero_r_reg_2 : in STD_LOGIC;
    \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[3]\ : in STD_LOGIC;
    app_addr : in STD_LOGIC_VECTOR ( 28 downto 0 );
    app_cmd : in STD_LOGIC_VECTOR ( 1 downto 0 );
    app_wdf_data : in STD_LOGIC_VECTOR ( 31 downto 0 );
    app_wdf_mask : in STD_LOGIC_VECTOR ( 3 downto 0 );
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    \tap_cnt_cpt_r_reg[5]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \wait_cnt_r_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \device_temp_101_reg[11]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    out_fifo : in STD_LOGIC_VECTOR ( 35 downto 0 );
    out_fifo_0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    out_fifo_1 : in STD_LOGIC_VECTOR ( 47 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of mig_7series_nosysclock_mig_7series_v4_2_memc_ui_top_std : entity is "mig_7series_v4_2_memc_ui_top_std";
end mig_7series_nosysclock_mig_7series_v4_2_memc_ui_top_std;

architecture STRUCTURE of mig_7series_nosysclock_mig_7series_v4_2_memc_ui_top_std is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal accept_ns : STD_LOGIC;
  signal bank : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal col : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal data_buf_addr : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal dbg_rddata : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal ddr3_ila_wrpath_14_sn_1 : STD_LOGIC;
  signal hi_priority : STD_LOGIC;
  signal \mc0/bank_mach0/bank_cntrl[0].bank0/bank_compare0/req_wr_r_lcl0\ : STD_LOGIC;
  signal \mc0/bank_mach0/bank_common0/periodic_rd_cntr_r\ : STD_LOGIC;
  signal \mc0/bank_mach0/bank_common0/was_wr0\ : STD_LOGIC;
  signal \mc0/bank_mach0/req_bank_r\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \mc0/bank_mach0/req_row_r\ : STD_LOGIC_VECTOR ( 63 downto 15 );
  signal \mc0/periodic_rd_ack_r\ : STD_LOGIC;
  signal \mc0/periodic_rd_r\ : STD_LOGIC;
  signal mem_intfc0_n_377 : STD_LOGIC;
  signal mem_intfc0_n_408 : STD_LOGIC;
  signal mem_intfc0_n_409 : STD_LOGIC;
  signal mem_intfc0_n_410 : STD_LOGIC;
  signal mem_intfc0_n_411 : STD_LOGIC;
  signal mem_intfc0_n_475 : STD_LOGIC;
  signal mem_intfc0_n_483 : STD_LOGIC;
  signal \not_strict_mode.app_rd_data_ns\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal ram_init_addr : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal ram_init_done_r : STD_LOGIC;
  signal rd_data_addr : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal rd_data_end : STD_LOGIC;
  signal rd_data_offset : STD_LOGIC;
  signal reset_reg_n_0 : STD_LOGIC;
  signal row : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal u_ui_top_n_1 : STD_LOGIC;
  signal u_ui_top_n_10 : STD_LOGIC;
  signal u_ui_top_n_11 : STD_LOGIC;
  signal u_ui_top_n_12 : STD_LOGIC;
  signal u_ui_top_n_13 : STD_LOGIC;
  signal u_ui_top_n_14 : STD_LOGIC;
  signal u_ui_top_n_15 : STD_LOGIC;
  signal u_ui_top_n_16 : STD_LOGIC;
  signal u_ui_top_n_17 : STD_LOGIC;
  signal u_ui_top_n_18 : STD_LOGIC;
  signal u_ui_top_n_19 : STD_LOGIC;
  signal u_ui_top_n_20 : STD_LOGIC;
  signal u_ui_top_n_21 : STD_LOGIC;
  signal u_ui_top_n_22 : STD_LOGIC;
  signal u_ui_top_n_23 : STD_LOGIC;
  signal u_ui_top_n_24 : STD_LOGIC;
  signal u_ui_top_n_25 : STD_LOGIC;
  signal u_ui_top_n_26 : STD_LOGIC;
  signal u_ui_top_n_27 : STD_LOGIC;
  signal u_ui_top_n_28 : STD_LOGIC;
  signal u_ui_top_n_29 : STD_LOGIC;
  signal u_ui_top_n_30 : STD_LOGIC;
  signal u_ui_top_n_31 : STD_LOGIC;
  signal u_ui_top_n_32 : STD_LOGIC;
  signal u_ui_top_n_33 : STD_LOGIC;
  signal u_ui_top_n_34 : STD_LOGIC;
  signal u_ui_top_n_35 : STD_LOGIC;
  signal u_ui_top_n_36 : STD_LOGIC;
  signal u_ui_top_n_45 : STD_LOGIC;
  signal u_ui_top_n_46 : STD_LOGIC;
  signal u_ui_top_n_47 : STD_LOGIC;
  signal u_ui_top_n_48 : STD_LOGIC;
  signal u_ui_top_n_49 : STD_LOGIC;
  signal u_ui_top_n_5 : STD_LOGIC;
  signal u_ui_top_n_50 : STD_LOGIC;
  signal u_ui_top_n_51 : STD_LOGIC;
  signal u_ui_top_n_52 : STD_LOGIC;
  signal u_ui_top_n_53 : STD_LOGIC;
  signal u_ui_top_n_6 : STD_LOGIC;
  signal u_ui_top_n_63 : STD_LOGIC;
  signal u_ui_top_n_7 : STD_LOGIC;
  signal u_ui_top_n_8 : STD_LOGIC;
  signal u_ui_top_n_9 : STD_LOGIC;
  signal \ui_cmd0/app_en_r2\ : STD_LOGIC;
  signal \ui_cmd0/app_hi_pri_r2\ : STD_LOGIC;
  signal \ui_rd_data0/not_strict_mode.app_rd_data_end_ns\ : STD_LOGIC;
  signal \ui_rd_data0/not_strict_mode.rd_buf_we\ : STD_LOGIC;
  signal \ui_rd_data0/not_strict_mode.rd_status\ : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \ui_rd_data0/not_strict_mode.status_ram.status_ram_wr_data_ns\ : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \ui_wr_data0/new_rd_data\ : STD_LOGIC;
  signal wr_data : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal wr_data_addr : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal wr_data_mask : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal wr_data_offset : STD_LOGIC;
  attribute syn_maxfan : string;
  attribute syn_maxfan of reset_reg : label is "10";
begin
  E(0) <= \^e\(0);
  ddr3_ila_wrpath_14_sn_1 <= ddr3_ila_wrpath_14_sp_1;
mem_intfc0: entity work.mig_7series_nosysclock_mig_7series_v4_2_mem_intfc
     port map (
      ADDRA(4 downto 1) => wr_data_addr(3 downto 0),
      ADDRA(0) => wr_data_offset,
      A_rst_primitives_reg => A_rst_primitives_reg,
      CLK => CLK,
      CLKB0 => CLKB0,
      D(10 downto 0) => D(10 downto 0),
      DOA(1) => u_ui_top_n_5,
      DOA(0) => u_ui_top_n_6,
      DOB(1) => u_ui_top_n_7,
      DOB(0) => u_ui_top_n_8,
      DOC(1) => u_ui_top_n_9,
      DOC(0) => u_ui_top_n_10,
      E(0) => \ui_wr_data0/new_rd_data\,
      Q(59 downto 0) => Q(59 downto 0),
      RST0 => RST0,
      S(0) => u_ui_top_n_46,
      SR(1 downto 0) => SR(1 downto 0),
      SS(0) => SS(0),
      accept_ns => accept_ns,
      app_en_r2 => \ui_cmd0/app_en_r2\,
      app_hi_pri_r2 => \ui_cmd0/app_hi_pri_r2\,
      app_ref_ack => app_ref_ack,
      app_ref_req => app_ref_req,
      app_sr_active => app_sr_active,
      app_sr_req => app_sr_req,
      app_zq_ack => app_zq_ack,
      app_zq_req => app_zq_req,
      bank(2 downto 0) => bank(2 downto 0),
      bm_end_r1 => bm_end_r1,
      bm_end_r1_reg => bm_end_r1_0,
      bm_end_r1_reg_0 => bm_end_r1_1,
      bm_end_r1_reg_1 => bm_end_r1_2,
      \calib_cke_reg[0]\ => \calib_cke_reg[0]\,
      \cmd_pipe_plus.mc_we_n_reg[1]\(5 downto 0) => \cmd_pipe_plus.mc_we_n_reg[1]\(5 downto 0),
      \cmd_pipe_plus.wr_data_offset_reg[0]\ => mem_intfc0_n_377,
      complex_row0_rd_done_reg => complex_row0_rd_done_reg,
      dbg_pi_f_dec => dbg_pi_f_dec,
      dbg_pi_f_inc => dbg_pi_f_inc,
      dbg_po_counter_read_val(8 downto 0) => dbg_po_counter_read_val(8 downto 0),
      dbg_po_f_dec => dbg_po_f_dec,
      dbg_po_f_inc => dbg_po_f_inc,
      dbg_po_f_stg23_sel => dbg_po_f_stg23_sel,
      dbg_rddata(31 downto 0) => dbg_rddata(31 downto 0),
      dbg_sel_pi_incdec => dbg_sel_pi_incdec,
      dbg_sel_po_incdec => dbg_sel_po_incdec,
      ddr3_addr(15 downto 0) => ddr3_addr(15 downto 0),
      ddr3_ba(2 downto 0) => ddr3_ba(2 downto 0),
      ddr3_cas_n => ddr3_cas_n,
      ddr3_cke(0) => ddr3_cke(0),
      ddr3_cs_n(0) => ddr3_cs_n(0),
      ddr3_dm(0) => ddr3_dm(0),
      ddr3_dq(7 downto 0) => ddr3_dq(7 downto 0),
      ddr3_dqs_n(0) => ddr3_dqs_n(0),
      ddr3_dqs_p(0) => ddr3_dqs_p(0),
      ddr3_ila_basic(23 downto 0) => ddr3_ila_basic(23 downto 0),
      ddr3_ila_rdpath(101 downto 0) => ddr3_ila_rdpath(101 downto 0),
      ddr3_ila_wrpath(59 downto 0) => ddr3_ila_wrpath(59 downto 0),
      ddr3_ila_wrpath_14_sp_1 => ddr3_ila_wrpath_14_sn_1,
      ddr3_odt(0) => ddr3_odt(0),
      ddr3_ras_n => ddr3_ras_n,
      ddr3_reset_n => ddr3_reset_n,
      ddr3_vio_sync_out(4 downto 0) => ddr3_vio_sync_out(4 downto 0),
      \ddr3_vio_sync_out[9]\ => \ddr3_vio_sync_out[9]\,
      \ddr3_vio_sync_out[9]_0\ => \ddr3_vio_sync_out[9]_0\,
      \ddr3_vio_sync_out[9]_1\ => \ddr3_vio_sync_out[9]_1\,
      \ddr3_vio_sync_out[9]_10\ => \ddr3_vio_sync_out[9]_10\,
      \ddr3_vio_sync_out[9]_11\ => \ddr3_vio_sync_out[9]_11\,
      \ddr3_vio_sync_out[9]_12\ => \ddr3_vio_sync_out[9]_12\,
      \ddr3_vio_sync_out[9]_13\ => \ddr3_vio_sync_out[9]_13\,
      \ddr3_vio_sync_out[9]_14\ => \ddr3_vio_sync_out[9]_14\,
      \ddr3_vio_sync_out[9]_15\ => \ddr3_vio_sync_out[9]_15\,
      \ddr3_vio_sync_out[9]_16\ => \ddr3_vio_sync_out[9]_16\,
      \ddr3_vio_sync_out[9]_17\ => \ddr3_vio_sync_out[9]_17\,
      \ddr3_vio_sync_out[9]_18\ => \ddr3_vio_sync_out[9]_18\,
      \ddr3_vio_sync_out[9]_19\ => \ddr3_vio_sync_out[9]_19\,
      \ddr3_vio_sync_out[9]_2\ => \ddr3_vio_sync_out[9]_2\,
      \ddr3_vio_sync_out[9]_3\ => \ddr3_vio_sync_out[9]_3\,
      \ddr3_vio_sync_out[9]_4\ => \ddr3_vio_sync_out[9]_4\,
      \ddr3_vio_sync_out[9]_5\ => \ddr3_vio_sync_out[9]_5\,
      \ddr3_vio_sync_out[9]_6\ => \ddr3_vio_sync_out[9]_6\,
      \ddr3_vio_sync_out[9]_7\ => \ddr3_vio_sync_out[9]_7\,
      \ddr3_vio_sync_out[9]_8\ => \ddr3_vio_sync_out[9]_8\,
      \ddr3_vio_sync_out[9]_9\ => \ddr3_vio_sync_out[9]_9\,
      ddr3_we_n => ddr3_we_n,
      \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_72_77\(35 downto 32) => wr_data_mask(3 downto 0),
      \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_72_77\(31 downto 0) => wr_data(31 downto 0),
      ddr_ck_out(1 downto 0) => ddr_ck_out(1 downto 0),
      \device_temp_101_reg[11]\(11 downto 0) => \device_temp_101_reg[11]\(11 downto 0),
      \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[59]\(31 downto 0) => \not_strict_mode.app_rd_data_ns\(31 downto 0),
      found_first_edge_r_reg(0) => found_first_edge_r_reg(0),
      freq_refclk => freq_refclk,
      \generate_maint_cmds.insert_maint_r_lcl_reg\ => insert_maint_r,
      hi_priority => hi_priority,
      \idelay_tap_cnt_r_reg[0][0][4]\ => \idelay_tap_cnt_r_reg[0][0][4]\,
      \init_calib_complete_reg_rep__0\(35 downto 0) => \init_calib_complete_reg_rep__0\(35 downto 0),
      init_complete_r1_timing_reg => init_complete_r1_timing_reg,
      init_complete_r_reg => init_complete_r_reg,
      init_complete_r_timing_reg => init_complete_r_timing_reg,
      \init_state_r1_reg[0]\ => \init_state_r1_reg[0]\,
      \init_state_r_reg[6]\ => \init_state_r_reg[6]\,
      \last_master_r_reg[2]\ => \last_master_r_reg[2]\,
      \maint_controller.maint_wip_r_lcl_reg\ => \maint_controller.maint_wip_r_lcl_reg\,
      maint_ref_zq_wip_r_reg => maint_ref_zq_wip_r_reg,
      mem_out(31 downto 0) => mem_out(31 downto 0),
      mem_refclk => mem_refclk,
      new_cnt_cpt_r_reg => new_cnt_cpt_r_reg,
      \not_strict_mode.app_rd_data_end_ns\ => \ui_rd_data0/not_strict_mode.app_rd_data_end_ns\,
      \not_strict_mode.app_rd_data_end_reg\(0) => \ui_rd_data0/not_strict_mode.rd_status\(1),
      \not_strict_mode.app_rd_data_end_reg_0\ => u_ui_top_n_1,
      \not_strict_mode.app_rd_data_end_reg_1\ => u_ui_top_n_63,
      \not_strict_mode.app_rd_data_reg[11]\(1) => u_ui_top_n_11,
      \not_strict_mode.app_rd_data_reg[11]\(0) => u_ui_top_n_12,
      \not_strict_mode.app_rd_data_reg[13]\(1) => u_ui_top_n_21,
      \not_strict_mode.app_rd_data_reg[13]\(0) => u_ui_top_n_22,
      \not_strict_mode.app_rd_data_reg[15]\(1) => u_ui_top_n_19,
      \not_strict_mode.app_rd_data_reg[15]\(0) => u_ui_top_n_20,
      \not_strict_mode.app_rd_data_reg[17]\(1) => u_ui_top_n_17,
      \not_strict_mode.app_rd_data_reg[17]\(0) => u_ui_top_n_18,
      \not_strict_mode.app_rd_data_reg[19]\(1) => u_ui_top_n_27,
      \not_strict_mode.app_rd_data_reg[19]\(0) => u_ui_top_n_28,
      \not_strict_mode.app_rd_data_reg[21]\(1) => u_ui_top_n_25,
      \not_strict_mode.app_rd_data_reg[21]\(0) => u_ui_top_n_26,
      \not_strict_mode.app_rd_data_reg[23]\(1) => u_ui_top_n_23,
      \not_strict_mode.app_rd_data_reg[23]\(0) => u_ui_top_n_24,
      \not_strict_mode.app_rd_data_reg[25]\(1) => u_ui_top_n_33,
      \not_strict_mode.app_rd_data_reg[25]\(0) => u_ui_top_n_34,
      \not_strict_mode.app_rd_data_reg[27]\(1) => u_ui_top_n_31,
      \not_strict_mode.app_rd_data_reg[27]\(0) => u_ui_top_n_32,
      \not_strict_mode.app_rd_data_reg[29]\(1) => u_ui_top_n_29,
      \not_strict_mode.app_rd_data_reg[29]\(0) => u_ui_top_n_30,
      \not_strict_mode.app_rd_data_reg[31]\(1) => u_ui_top_n_35,
      \not_strict_mode.app_rd_data_reg[31]\(0) => u_ui_top_n_36,
      \not_strict_mode.app_rd_data_reg[7]\(1) => u_ui_top_n_15,
      \not_strict_mode.app_rd_data_reg[7]\(0) => u_ui_top_n_16,
      \not_strict_mode.app_rd_data_reg[9]\(1) => u_ui_top_n_13,
      \not_strict_mode.app_rd_data_reg[9]\(0) => u_ui_top_n_14,
      \not_strict_mode.rd_buf_we\ => \ui_rd_data0/not_strict_mode.rd_buf_we\,
      out_fifo(35 downto 0) => out_fifo(35 downto 0),
      out_fifo_0(15 downto 0) => out_fifo_0(15 downto 0),
      out_fifo_1(47 downto 0) => out_fifo_1(47 downto 0),
      periodic_rd_ack_r => \mc0/periodic_rd_ack_r\,
      periodic_rd_cntr_r => \mc0/bank_mach0/bank_common0/periodic_rd_cntr_r\,
      periodic_rd_r => \mc0/periodic_rd_r\,
      \periodic_read_request.periodic_rd_r_cnt_reg\ => \periodic_read_request.periodic_rd_r_cnt_reg\,
      phy_dout(23 downto 0) => phy_dout(23 downto 0),
      pi_cnt_dec_reg => pi_cnt_dec,
      \pi_counter_read_val_reg[0]\ => \pi_counter_read_val_reg[0]\,
      \pi_counter_read_val_reg[1]\ => \pi_counter_read_val_reg[1]\,
      \pi_counter_read_val_reg[2]\ => \pi_counter_read_val_reg[2]\,
      \pi_counter_read_val_reg[3]\ => \pi_counter_read_val_reg[3]\,
      \pi_counter_read_val_reg[4]\ => \pi_counter_read_val_reg[4]\,
      \pi_counter_read_val_reg[5]\ => \pi_counter_read_val_reg[5]\,
      pll_locked => pll_locked,
      po_cnt_dec_reg => po_cnt_dec,
      \po_rdval_cnt_reg[8]\ => \po_rdval_cnt_reg[8]\,
      prbs_rdlvl_done_pulse_reg => prbs_rdlvl_done_pulse,
      q_has_rd_r_reg => \^e\(0),
      ram_init_addr(2 downto 0) => ram_init_addr(2 downto 0),
      ram_init_done_r => ram_init_done_r,
      ras_timer_zero_r_reg => ras_timer_zero_r_reg,
      ras_timer_zero_r_reg_0 => ras_timer_zero_r_reg_0,
      ras_timer_zero_r_reg_1 => ras_timer_zero_r_reg_1,
      ras_timer_zero_r_reg_2 => ras_timer_zero_r_reg_2,
      rb_hit_busy_r_reg => u_ui_top_n_52,
      rb_hit_busy_r_reg_0 => u_ui_top_n_49,
      rb_hit_busy_r_reg_1 => u_ui_top_n_50,
      rb_hit_busy_r_reg_2 => u_ui_top_n_51,
      \rd_ptr_reg[0]\ => \rd_ptr_reg[0]\,
      \rd_ptr_reg[0]_0\ => \rd_ptr_reg[0]_0\,
      \rd_ptr_reg[0]_1\ => \rd_ptr_reg[0]_1\,
      \rd_ptr_reg[1]\ => \rd_ptr_reg[1]\,
      \rd_ptr_reg[1]_0\ => \rd_ptr_reg[1]_0\,
      \rd_ptr_reg[1]_1\ => \rd_ptr_reg[1]_1\,
      \rd_ptr_reg[2]\ => \rd_ptr_reg[2]\,
      \rd_ptr_reg[2]_0\ => \rd_ptr_reg[2]_0\,
      \rd_ptr_reg[2]_1\ => \rd_ptr_reg[2]_1\,
      \rd_ptr_reg[3]\ => \rd_ptr_reg[3]\,
      \rd_ptr_reg[3]_0\ => \rd_ptr_reg[3]_0\,
      \rd_ptr_reg[3]_1\ => \rd_ptr_reg[3]_1\,
      \rd_ptr_timing_reg[1]\(1 downto 0) => \rd_ptr_timing_reg[1]\(1 downto 0),
      rd_wr_r_lcl_reg => u_ui_top_n_53,
      \read_fifo.fifo_out_data_r_reg[4]\ => mem_intfc0_n_475,
      \read_fifo.fifo_out_data_r_reg[6]\(5) => rd_data_end,
      \read_fifo.fifo_out_data_r_reg[6]\(4 downto 1) => rd_data_addr(3 downto 0),
      \read_fifo.fifo_out_data_r_reg[6]\(0) => rd_data_offset,
      \read_fifo.fifo_out_data_r_reg[6]_0\ => mem_intfc0_n_483,
      \read_fifo.fifo_out_data_r_reg[6]_1\(0) => \ui_rd_data0/not_strict_mode.status_ram.status_ram_wr_data_ns\(1),
      ref_dll_lock => ref_dll_lock,
      req_bank_r(11 downto 0) => \mc0/bank_mach0/req_bank_r\(11 downto 0),
      \req_col_r_reg[9]\(9 downto 0) => col(9 downto 0),
      \req_data_buf_addr_r_reg[3]\(3 downto 0) => data_buf_addr(3 downto 0),
      \req_row_r_lcl_reg[15]\(3) => \mc0/bank_mach0/req_row_r\(63),
      \req_row_r_lcl_reg[15]\(2) => \mc0/bank_mach0/req_row_r\(47),
      \req_row_r_lcl_reg[15]\(1) => \mc0/bank_mach0/req_row_r\(31),
      \req_row_r_lcl_reg[15]\(0) => \mc0/bank_mach0/req_row_r\(15),
      req_wr_r_lcl0 => \mc0/bank_mach0/bank_cntrl[0].bank0/bank_compare0/req_wr_r_lcl0\,
      \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[0]\ => \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[0]\,
      \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[3]\ => \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[3]\,
      \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[7]\ => reset_reg_0,
      row(15 downto 0) => row(15 downto 0),
      row_hit_r_reg(0) => u_ui_top_n_45,
      row_hit_r_reg_0(0) => u_ui_top_n_47,
      row_hit_r_reg_1(0) => u_ui_top_n_48,
      rstdiv0_sync_r1 => rstdiv0_sync_r1,
      \rstdiv0_sync_r1_reg_rep__12\ => mem_intfc0_n_408,
      \rstdiv0_sync_r1_reg_rep__12_0\ => mem_intfc0_n_409,
      \rstdiv0_sync_r1_reg_rep__12_1\ => mem_intfc0_n_410,
      \rstdiv0_sync_r1_reg_rep__12_2\ => mem_intfc0_n_411,
      samp_edge_cnt0_en_r => samp_edge_cnt0_en_r,
      \samp_edge_cnt1_r_reg[0]\ => \samp_edge_cnt1_r_reg[0]\,
      \stable_pass_cnt_reg[5]\(0) => \stable_pass_cnt_reg[5]\(0),
      sync_pulse => sync_pulse,
      \tap_cnt_cpt_r_reg[5]\(0) => \tap_cnt_cpt_r_reg[5]\(0),
      \wait_cnt_r_reg[0]\(0) => \wait_cnt_r_reg[0]\(0),
      was_wr0 => \mc0/bank_mach0/bank_common0/was_wr0\,
      wr_en => wr_en,
      wr_en_1 => wr_en_1,
      wr_en_2 => wr_en_2,
      wr_en_3 => wr_en_3,
      wr_ptr(0) => wr_ptr(0),
      \wr_ptr_reg[0]\ => \wr_ptr_reg[0]\,
      \wr_ptr_reg[3]\(3 downto 0) => \wr_ptr_reg[3]\(3 downto 0),
      \wr_ptr_reg[3]_0\(3 downto 0) => \wr_ptr_reg[3]_0\(3 downto 0),
      \wr_ptr_reg[3]_1\(3 downto 0) => \wr_ptr_reg[3]_1\(3 downto 0),
      \wr_ptr_timing_reg[0]\(0) => \wr_ptr_timing_reg[0]\(0)
    );
reset_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => reset_reg_0,
      Q => reset_reg_n_0,
      R => '0'
    );
u_ui_top: entity work.mig_7series_nosysclock_mig_7series_v4_2_ui_top
     port map (
      ADDRA(4 downto 1) => wr_data_addr(3 downto 0),
      ADDRA(0) => wr_data_offset,
      CLK => CLK,
      D(0) => \ui_rd_data0/not_strict_mode.status_ram.status_ram_wr_data_ns\(1),
      DOA(1) => u_ui_top_n_5,
      DOA(0) => u_ui_top_n_6,
      DOB(1) => u_ui_top_n_7,
      DOB(0) => u_ui_top_n_8,
      DOC(1) => u_ui_top_n_9,
      DOC(0) => u_ui_top_n_10,
      E(0) => \ui_wr_data0/new_rd_data\,
      Q(35 downto 32) => wr_data_mask(3 downto 0),
      Q(31 downto 0) => wr_data(31 downto 0),
      S(0) => u_ui_top_n_46,
      accept_ns => accept_ns,
      app_addr(28 downto 0) => app_addr(28 downto 0),
      \app_addr_r1_reg[9]\(9 downto 0) => col(9 downto 0),
      \app_addr_r2_reg[25]\(0) => u_ui_top_n_45,
      \app_addr_r2_reg[25]_0\(0) => u_ui_top_n_47,
      \app_addr_r2_reg[25]_1\(0) => u_ui_top_n_48,
      \app_addr_r2_reg[27]\ => u_ui_top_n_49,
      \app_addr_r2_reg[27]_0\ => u_ui_top_n_50,
      \app_addr_r2_reg[27]_1\ => u_ui_top_n_51,
      \app_addr_r2_reg[27]_2\ => u_ui_top_n_52,
      app_cmd(1 downto 0) => app_cmd(1 downto 0),
      \app_cmd_r2_reg[0]\ => u_ui_top_n_53,
      app_en => app_en,
      app_en_r2 => \ui_cmd0/app_en_r2\,
      app_hi_pri_r2 => \ui_cmd0/app_hi_pri_r2\,
      app_rd_data(31 downto 0) => app_rd_data(31 downto 0),
      app_rd_data_valid => app_rd_data_valid,
      app_rdy_r_reg => \^e\(0),
      app_wdf_data(31 downto 0) => app_wdf_data(31 downto 0),
      app_wdf_end => app_wdf_end,
      app_wdf_end_r1_reg => reset_reg_n_0,
      app_wdf_mask(3 downto 0) => app_wdf_mask(3 downto 0),
      app_wdf_rdy => app_wdf_rdy,
      app_wdf_wren => app_wdf_wren,
      bank(2 downto 0) => bank(2 downto 0),
      dbg_rddata(31 downto 0) => dbg_rddata(31 downto 0),
      hi_priority => hi_priority,
      \not_strict_mode.app_rd_data_end_ns\ => \ui_rd_data0/not_strict_mode.app_rd_data_end_ns\,
      \not_strict_mode.app_rd_data_end_reg\ => \not_strict_mode.app_rd_data_end_reg\,
      \not_strict_mode.app_rd_data_reg[31]\(31 downto 0) => \not_strict_mode.app_rd_data_ns\(31 downto 0),
      \not_strict_mode.app_rd_data_valid_copy_reg\ => mem_intfc0_n_475,
      \not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[0]\ => mem_intfc0_n_483,
      \not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[4]\(1) => u_ui_top_n_11,
      \not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[4]\(0) => u_ui_top_n_12,
      \not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[4]_0\(1) => u_ui_top_n_13,
      \not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[4]_0\(0) => u_ui_top_n_14,
      \not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[4]_1\(1) => u_ui_top_n_15,
      \not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[4]_1\(0) => u_ui_top_n_16,
      \not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[4]_10\(1) => u_ui_top_n_33,
      \not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[4]_10\(0) => u_ui_top_n_34,
      \not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[4]_11\(1) => u_ui_top_n_35,
      \not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[4]_11\(0) => u_ui_top_n_36,
      \not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[4]_2\(1) => u_ui_top_n_17,
      \not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[4]_2\(0) => u_ui_top_n_18,
      \not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[4]_3\(1) => u_ui_top_n_19,
      \not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[4]_3\(0) => u_ui_top_n_20,
      \not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[4]_4\(1) => u_ui_top_n_21,
      \not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[4]_4\(0) => u_ui_top_n_22,
      \not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[4]_5\(1) => u_ui_top_n_23,
      \not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[4]_5\(0) => u_ui_top_n_24,
      \not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[4]_6\(1) => u_ui_top_n_25,
      \not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[4]_6\(0) => u_ui_top_n_26,
      \not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[4]_7\(1) => u_ui_top_n_27,
      \not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[4]_7\(0) => u_ui_top_n_28,
      \not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[4]_8\(1) => u_ui_top_n_29,
      \not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[4]_8\(0) => u_ui_top_n_30,
      \not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[4]_9\(1) => u_ui_top_n_31,
      \not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[4]_9\(0) => u_ui_top_n_32,
      \not_strict_mode.rd_buf_we\ => \ui_rd_data0/not_strict_mode.rd_buf_we\,
      \not_strict_mode.rd_data_buf_addr_r_lcl_reg[3]\(3 downto 0) => data_buf_addr(3 downto 0),
      \not_strict_mode.status_ram.rd_buf_we_r1_reg\(0) => \ui_rd_data0/not_strict_mode.rd_status\(1),
      periodic_rd_ack_r => \mc0/periodic_rd_ack_r\,
      periodic_rd_cntr_r => \mc0/bank_mach0/bank_common0/periodic_rd_cntr_r\,
      periodic_rd_r => \mc0/periodic_rd_r\,
      ram_init_done_r => ram_init_done_r,
      rb_hit_busy_r_reg => mem_intfc0_n_410,
      rb_hit_busy_r_reg_0 => mem_intfc0_n_409,
      rb_hit_busy_r_reg_1 => mem_intfc0_n_408,
      rb_hit_busy_r_reg_2 => mem_intfc0_n_411,
      \rd_buf_indx.rd_buf_indx_r_reg[0]\ => u_ui_top_n_63,
      \rd_buf_indx.rd_buf_indx_r_reg[2]\(2 downto 0) => ram_init_addr(2 downto 0),
      \rd_buf_indx.rd_buf_indx_r_reg[4]\ => u_ui_top_n_1,
      \rd_buf_indx.rd_buf_indx_r_reg[5]\(5) => rd_data_end,
      \rd_buf_indx.rd_buf_indx_r_reg[5]\(4 downto 1) => rd_data_addr(3 downto 0),
      \rd_buf_indx.rd_buf_indx_r_reg[5]\(0) => rd_data_offset,
      req_bank_r(11 downto 0) => \mc0/bank_mach0/req_bank_r\(11 downto 0),
      req_wr_r_lcl0 => \mc0/bank_mach0/bank_cntrl[0].bank0/bank_compare0/req_wr_r_lcl0\,
      row(15 downto 0) => row(15 downto 0),
      row_hit_r_reg(3) => \mc0/bank_mach0/req_row_r\(63),
      row_hit_r_reg(2) => \mc0/bank_mach0/req_row_r\(47),
      row_hit_r_reg(1) => \mc0/bank_mach0/req_row_r\(31),
      row_hit_r_reg(0) => \mc0/bank_mach0/req_row_r\(15),
      was_wr0 => \mc0/bank_mach0/bank_common0/was_wr0\,
      \write_data_control.wb_wr_data_addr_r_reg[2]\ => mem_intfc0_n_377
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity mig_7series_nosysclock_mig_7series_nosysclock_mig is
  port (
    \gen_mmcm.mmcm_i\ : out STD_LOGIC;
    ddr3_ila_rdpath : out STD_LOGIC_VECTOR ( 101 downto 0 );
    app_ref_ack : out STD_LOGIC;
    app_zq_ack : out STD_LOGIC;
    ddr3_addr : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ddr3_ba : out STD_LOGIC_VECTOR ( 2 downto 0 );
    ddr3_cs_n : out STD_LOGIC_VECTOR ( 0 to 0 );
    ddr3_odt : out STD_LOGIC_VECTOR ( 0 to 0 );
    ddr3_cke : out STD_LOGIC_VECTOR ( 0 to 0 );
    ddr3_reset_n : out STD_LOGIC;
    ddr3_dm : out STD_LOGIC_VECTOR ( 0 to 0 );
    ddr3_cas_n : out STD_LOGIC;
    ddr3_ras_n : out STD_LOGIC;
    ddr3_we_n : out STD_LOGIC;
    app_rdy_r_reg : out STD_LOGIC;
    app_wdf_rdy : out STD_LOGIC;
    app_rd_data_valid : out STD_LOGIC;
    \not_strict_mode.app_rd_data_end_reg\ : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 11 downto 0 );
    ui_clk_sync_rst : out STD_LOGIC;
    ddr3_ila_basic : out STD_LOGIC_VECTOR ( 56 downto 0 );
    \rd_ptr_timing_reg[1]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    iserdes_clk : out STD_LOGIC;
    \rd_ptr_reg[0]\ : out STD_LOGIC;
    \rd_ptr_reg[1]\ : out STD_LOGIC;
    \rd_ptr_reg[2]\ : out STD_LOGIC;
    \rd_ptr_reg[3]\ : out STD_LOGIC;
    rd_ptr : out STD_LOGIC_VECTOR ( 3 downto 0 );
    rd_ptr_0 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    app_sr_active : out STD_LOGIC;
    ddr3_ila_wrpath : out STD_LOGIC_VECTOR ( 59 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 59 downto 0 );
    phy_dout : out STD_LOGIC_VECTOR ( 23 downto 0 );
    \cmd_pipe_plus.mc_we_n_reg[1]\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    app_rd_data : out STD_LOGIC_VECTOR ( 31 downto 0 );
    wr_ptr : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \wr_ptr_reg[3]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \wr_ptr_reg[3]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \wr_ptr_reg[3]_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    dbg_po_counter_read_val : out STD_LOGIC_VECTOR ( 8 downto 0 );
    \pi_counter_read_val_reg[5]\ : out STD_LOGIC;
    \pi_counter_read_val_reg[4]\ : out STD_LOGIC;
    \pi_counter_read_val_reg[3]\ : out STD_LOGIC;
    \pi_counter_read_val_reg[2]\ : out STD_LOGIC;
    \pi_counter_read_val_reg[1]\ : out STD_LOGIC;
    \pi_counter_read_val_reg[0]\ : out STD_LOGIC;
    wr_en : out STD_LOGIC;
    ddr_ck_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    wr_en_1 : out STD_LOGIC;
    wr_en_2 : out STD_LOGIC;
    wr_en_3 : out STD_LOGIC;
    \init_calib_complete_reg_rep__0\ : out STD_LOGIC_VECTOR ( 35 downto 0 );
    ddr3_dq : inout STD_LOGIC_VECTOR ( 7 downto 0 );
    ddr3_dqs_p : inout STD_LOGIC_VECTOR ( 0 to 0 );
    ddr3_dqs_n : inout STD_LOGIC_VECTOR ( 0 to 0 );
    sys_clk_p : in STD_LOGIC;
    sys_clk_n : in STD_LOGIC;
    device_temp_i : in STD_LOGIC_VECTOR ( 11 downto 0 );
    CLKB0 : in STD_LOGIC;
    app_en : in STD_LOGIC;
    ddr3_ila_wrpath_14_sp_1 : in STD_LOGIC;
    ddr3_vio_sync_out : in STD_LOGIC_VECTOR ( 4 downto 0 );
    mem_out : in STD_LOGIC_VECTOR ( 31 downto 0 );
    app_wdf_wren : in STD_LOGIC;
    app_wdf_end : in STD_LOGIC;
    app_zq_req : in STD_LOGIC;
    app_sr_req : in STD_LOGIC;
    app_addr : in STD_LOGIC_VECTOR ( 28 downto 0 );
    app_cmd : in STD_LOGIC_VECTOR ( 1 downto 0 );
    app_wdf_data : in STD_LOGIC_VECTOR ( 31 downto 0 );
    app_wdf_mask : in STD_LOGIC_VECTOR ( 3 downto 0 );
    app_ref_req : in STD_LOGIC;
    sys_rst : in STD_LOGIC;
    dbg_sel_po_incdec : in STD_LOGIC;
    dbg_sel_pi_incdec : in STD_LOGIC;
    dbg_pi_f_inc : in STD_LOGIC;
    dbg_po_f_stg23_sel : in STD_LOGIC;
    dbg_po_f_inc : in STD_LOGIC;
    dbg_pi_f_dec : in STD_LOGIC;
    dbg_po_f_dec : in STD_LOGIC;
    out_fifo : in STD_LOGIC_VECTOR ( 35 downto 0 );
    out_fifo_0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    out_fifo_1 : in STD_LOGIC_VECTOR ( 47 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of mig_7series_nosysclock_mig_7series_nosysclock_mig : entity is "mig_7series_nosysclock_mig";
end mig_7series_nosysclock_mig_7series_nosysclock_mig;

architecture STRUCTURE of mig_7series_nosysclock_mig_7series_nosysclock_mig is
  signal clk_ref_in : STD_LOGIC;
  signal dbg_rddata_r0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \dbg_rddata_r[15]_i_1_n_0\ : STD_LOGIC;
  signal \dbg_rddata_r[23]_i_1_n_0\ : STD_LOGIC;
  signal \dbg_rddata_r[31]_i_1_n_0\ : STD_LOGIC;
  signal ddr3_ila_wrpath_14_sn_1 : STD_LOGIC;
  signal device_temp_sync_r4_neq_r3 : STD_LOGIC;
  signal freq_refclk : STD_LOGIC;
  signal \^gen_mmcm.mmcm_i\ : STD_LOGIC;
  signal \mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/idelay_tap_limit_r0\ : STD_LOGIC;
  signal \mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/pi_cnt_dec\ : STD_LOGIC;
  signal \mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/samp_edge_cnt0_en_r\ : STD_LOGIC;
  signal \mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/device_temp_100\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/po_cnt_dec\ : STD_LOGIC;
  signal \mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/prbs_rdlvl_done_pulse\ : STD_LOGIC;
  signal \mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/RST0\ : STD_LOGIC;
  signal \mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_state0/bm_end_r1\ : STD_LOGIC;
  signal \mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_state0/bm_end_r1\ : STD_LOGIC;
  signal \mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_state0/bm_end_r1\ : STD_LOGIC;
  signal \mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_state0/bm_end_r1\ : STD_LOGIC;
  signal \mem_intfc0/mc0/bank_mach0/insert_maint_r\ : STD_LOGIC;
  signal mem_refclk : STD_LOGIC;
  signal pll_locked : STD_LOGIC;
  signal ref_dll_lock : STD_LOGIC;
  signal rst_tmp : STD_LOGIC;
  signal rstdiv0_sync_r1 : STD_LOGIC;
  attribute MAX_FANOUT : string;
  attribute MAX_FANOUT of rstdiv0_sync_r1 : signal is "50";
  attribute RTL_MAX_FANOUT : string;
  attribute RTL_MAX_FANOUT of rstdiv0_sync_r1 : signal is "found";
  attribute syn_maxfan : string;
  attribute syn_maxfan of rstdiv0_sync_r1 : signal is "50";
  signal sync_pulse : STD_LOGIC;
  signal sys_rst_act_hi : STD_LOGIC;
  signal u_ddr3_infrastructure_n_0 : STD_LOGIC;
  signal u_ddr3_infrastructure_n_10 : STD_LOGIC;
  attribute MAX_FANOUT of u_ddr3_infrastructure_n_10 : signal is "50";
  attribute RTL_MAX_FANOUT of u_ddr3_infrastructure_n_10 : signal is "found";
  attribute syn_maxfan of u_ddr3_infrastructure_n_10 : signal is "50";
  signal u_ddr3_infrastructure_n_11 : STD_LOGIC;
  attribute MAX_FANOUT of u_ddr3_infrastructure_n_11 : signal is "50";
  attribute RTL_MAX_FANOUT of u_ddr3_infrastructure_n_11 : signal is "found";
  attribute syn_maxfan of u_ddr3_infrastructure_n_11 : signal is "50";
  signal u_ddr3_infrastructure_n_12 : STD_LOGIC;
  attribute MAX_FANOUT of u_ddr3_infrastructure_n_12 : signal is "50";
  attribute RTL_MAX_FANOUT of u_ddr3_infrastructure_n_12 : signal is "found";
  attribute syn_maxfan of u_ddr3_infrastructure_n_12 : signal is "50";
  signal u_ddr3_infrastructure_n_13 : STD_LOGIC;
  attribute MAX_FANOUT of u_ddr3_infrastructure_n_13 : signal is "50";
  attribute RTL_MAX_FANOUT of u_ddr3_infrastructure_n_13 : signal is "found";
  attribute syn_maxfan of u_ddr3_infrastructure_n_13 : signal is "50";
  signal u_ddr3_infrastructure_n_14 : STD_LOGIC;
  attribute MAX_FANOUT of u_ddr3_infrastructure_n_14 : signal is "50";
  attribute RTL_MAX_FANOUT of u_ddr3_infrastructure_n_14 : signal is "found";
  attribute syn_maxfan of u_ddr3_infrastructure_n_14 : signal is "50";
  signal u_ddr3_infrastructure_n_15 : STD_LOGIC;
  attribute MAX_FANOUT of u_ddr3_infrastructure_n_15 : signal is "50";
  attribute RTL_MAX_FANOUT of u_ddr3_infrastructure_n_15 : signal is "found";
  attribute syn_maxfan of u_ddr3_infrastructure_n_15 : signal is "50";
  signal u_ddr3_infrastructure_n_16 : STD_LOGIC;
  attribute MAX_FANOUT of u_ddr3_infrastructure_n_16 : signal is "50";
  attribute RTL_MAX_FANOUT of u_ddr3_infrastructure_n_16 : signal is "found";
  attribute syn_maxfan of u_ddr3_infrastructure_n_16 : signal is "50";
  signal u_ddr3_infrastructure_n_17 : STD_LOGIC;
  attribute MAX_FANOUT of u_ddr3_infrastructure_n_17 : signal is "50";
  attribute RTL_MAX_FANOUT of u_ddr3_infrastructure_n_17 : signal is "found";
  attribute syn_maxfan of u_ddr3_infrastructure_n_17 : signal is "50";
  signal u_ddr3_infrastructure_n_18 : STD_LOGIC;
  attribute MAX_FANOUT of u_ddr3_infrastructure_n_18 : signal is "50";
  attribute RTL_MAX_FANOUT of u_ddr3_infrastructure_n_18 : signal is "found";
  attribute syn_maxfan of u_ddr3_infrastructure_n_18 : signal is "50";
  signal u_ddr3_infrastructure_n_19 : STD_LOGIC;
  attribute MAX_FANOUT of u_ddr3_infrastructure_n_19 : signal is "50";
  attribute RTL_MAX_FANOUT of u_ddr3_infrastructure_n_19 : signal is "found";
  attribute syn_maxfan of u_ddr3_infrastructure_n_19 : signal is "50";
  signal u_ddr3_infrastructure_n_20 : STD_LOGIC;
  attribute MAX_FANOUT of u_ddr3_infrastructure_n_20 : signal is "50";
  attribute RTL_MAX_FANOUT of u_ddr3_infrastructure_n_20 : signal is "found";
  attribute syn_maxfan of u_ddr3_infrastructure_n_20 : signal is "50";
  signal u_ddr3_infrastructure_n_21 : STD_LOGIC;
  attribute MAX_FANOUT of u_ddr3_infrastructure_n_21 : signal is "50";
  attribute RTL_MAX_FANOUT of u_ddr3_infrastructure_n_21 : signal is "found";
  attribute syn_maxfan of u_ddr3_infrastructure_n_21 : signal is "50";
  signal u_ddr3_infrastructure_n_22 : STD_LOGIC;
  attribute MAX_FANOUT of u_ddr3_infrastructure_n_22 : signal is "50";
  attribute RTL_MAX_FANOUT of u_ddr3_infrastructure_n_22 : signal is "found";
  attribute syn_maxfan of u_ddr3_infrastructure_n_22 : signal is "50";
  signal u_ddr3_infrastructure_n_23 : STD_LOGIC;
  attribute MAX_FANOUT of u_ddr3_infrastructure_n_23 : signal is "50";
  attribute RTL_MAX_FANOUT of u_ddr3_infrastructure_n_23 : signal is "found";
  attribute syn_maxfan of u_ddr3_infrastructure_n_23 : signal is "50";
  signal u_ddr3_infrastructure_n_24 : STD_LOGIC;
  attribute MAX_FANOUT of u_ddr3_infrastructure_n_24 : signal is "50";
  attribute RTL_MAX_FANOUT of u_ddr3_infrastructure_n_24 : signal is "found";
  attribute syn_maxfan of u_ddr3_infrastructure_n_24 : signal is "50";
  signal u_ddr3_infrastructure_n_26 : STD_LOGIC;
  signal u_ddr3_infrastructure_n_28 : STD_LOGIC;
  signal u_ddr3_infrastructure_n_29 : STD_LOGIC;
  signal u_ddr3_infrastructure_n_30 : STD_LOGIC;
  signal u_ddr3_infrastructure_n_31 : STD_LOGIC;
  signal u_ddr3_infrastructure_n_32 : STD_LOGIC;
  signal u_ddr3_infrastructure_n_33 : STD_LOGIC;
  signal u_ddr3_infrastructure_n_35 : STD_LOGIC;
  signal u_ddr3_infrastructure_n_36 : STD_LOGIC;
  signal u_ddr3_infrastructure_n_37 : STD_LOGIC;
  signal u_ddr3_infrastructure_n_7 : STD_LOGIC;
  attribute MAX_FANOUT of u_ddr3_infrastructure_n_7 : signal is "50";
  attribute RTL_MAX_FANOUT of u_ddr3_infrastructure_n_7 : signal is "found";
  attribute syn_maxfan of u_ddr3_infrastructure_n_7 : signal is "50";
  signal u_ddr3_infrastructure_n_8 : STD_LOGIC;
  attribute MAX_FANOUT of u_ddr3_infrastructure_n_8 : signal is "50";
  attribute RTL_MAX_FANOUT of u_ddr3_infrastructure_n_8 : signal is "found";
  attribute syn_maxfan of u_ddr3_infrastructure_n_8 : signal is "50";
  signal u_ddr3_infrastructure_n_9 : STD_LOGIC;
  attribute MAX_FANOUT of u_ddr3_infrastructure_n_9 : signal is "50";
  attribute RTL_MAX_FANOUT of u_ddr3_infrastructure_n_9 : signal is "found";
  attribute syn_maxfan of u_ddr3_infrastructure_n_9 : signal is "50";
  signal u_memc_ui_top_std_n_242 : STD_LOGIC;
  signal u_memc_ui_top_std_n_246 : STD_LOGIC;
  signal u_memc_ui_top_std_n_247 : STD_LOGIC;
  signal u_memc_ui_top_std_n_248 : STD_LOGIC;
  signal u_memc_ui_top_std_n_257 : STD_LOGIC;
  signal u_memc_ui_top_std_n_258 : STD_LOGIC;
  signal u_memc_ui_top_std_n_259 : STD_LOGIC;
  signal u_memc_ui_top_std_n_260 : STD_LOGIC;
  signal u_memc_ui_top_std_n_261 : STD_LOGIC;
  signal u_memc_ui_top_std_n_262 : STD_LOGIC;
  signal u_memc_ui_top_std_n_263 : STD_LOGIC;
  signal u_memc_ui_top_std_n_264 : STD_LOGIC;
  signal u_memc_ui_top_std_n_265 : STD_LOGIC;
  signal u_memc_ui_top_std_n_266 : STD_LOGIC;
  signal u_memc_ui_top_std_n_267 : STD_LOGIC;
  signal u_memc_ui_top_std_n_268 : STD_LOGIC;
  signal u_memc_ui_top_std_n_269 : STD_LOGIC;
  signal u_memc_ui_top_std_n_270 : STD_LOGIC;
  signal u_memc_ui_top_std_n_271 : STD_LOGIC;
  signal u_memc_ui_top_std_n_272 : STD_LOGIC;
  signal u_memc_ui_top_std_n_273 : STD_LOGIC;
  signal u_memc_ui_top_std_n_274 : STD_LOGIC;
  signal u_memc_ui_top_std_n_275 : STD_LOGIC;
  signal u_memc_ui_top_std_n_276 : STD_LOGIC;
  signal u_memc_ui_top_std_n_277 : STD_LOGIC;
  signal u_memc_ui_top_std_n_338 : STD_LOGIC;
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of u_memc_ui_top_std : label is "mig_7series_v4_2_ddr3_7Series, mig_7series_nosysclock, 2018.3";
begin
  ddr3_ila_wrpath_14_sn_1 <= ddr3_ila_wrpath_14_sp_1;
  \gen_mmcm.mmcm_i\ <= \^gen_mmcm.mmcm_i\;
\dbg_rddata_r[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => ddr3_vio_sync_out(2),
      I1 => ddr3_vio_sync_out(1),
      I2 => ddr3_vio_sync_out(0),
      O => \dbg_rddata_r[15]_i_1_n_0\
    );
\dbg_rddata_r[23]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ddr3_vio_sync_out(2),
      I1 => ddr3_vio_sync_out(1),
      O => \dbg_rddata_r[23]_i_1_n_0\
    );
\dbg_rddata_r[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"56"
    )
        port map (
      I0 => ddr3_vio_sync_out(2),
      I1 => ddr3_vio_sync_out(1),
      I2 => ddr3_vio_sync_out(0),
      O => \dbg_rddata_r[31]_i_1_n_0\
    );
\dbg_rddata_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => \^gen_mmcm.mmcm_i\,
      CE => '1',
      D => dbg_rddata_r0(0),
      Q => ddr3_ila_basic(24),
      R => '0'
    );
\dbg_rddata_r_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => \^gen_mmcm.mmcm_i\,
      CE => '1',
      D => u_memc_ui_top_std_n_248,
      Q => ddr3_ila_basic(34),
      R => '0'
    );
\dbg_rddata_r_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => \^gen_mmcm.mmcm_i\,
      CE => '1',
      D => u_memc_ui_top_std_n_247,
      Q => ddr3_ila_basic(35),
      R => '0'
    );
\dbg_rddata_r_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => \^gen_mmcm.mmcm_i\,
      CE => '1',
      D => u_memc_ui_top_std_n_259,
      Q => ddr3_ila_basic(36),
      R => \dbg_rddata_r[15]_i_1_n_0\
    );
\dbg_rddata_r_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => \^gen_mmcm.mmcm_i\,
      CE => '1',
      D => u_memc_ui_top_std_n_246,
      Q => ddr3_ila_basic(37),
      R => '0'
    );
\dbg_rddata_r_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => \^gen_mmcm.mmcm_i\,
      CE => '1',
      D => u_memc_ui_top_std_n_260,
      Q => ddr3_ila_basic(38),
      R => \dbg_rddata_r[15]_i_1_n_0\
    );
\dbg_rddata_r_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => \^gen_mmcm.mmcm_i\,
      CE => '1',
      D => u_memc_ui_top_std_n_261,
      Q => ddr3_ila_basic(39),
      R => \dbg_rddata_r[15]_i_1_n_0\
    );
\dbg_rddata_r_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => \^gen_mmcm.mmcm_i\,
      CE => '1',
      D => u_memc_ui_top_std_n_276,
      Q => ddr3_ila_basic(40),
      R => \dbg_rddata_r[23]_i_1_n_0\
    );
\dbg_rddata_r_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => \^gen_mmcm.mmcm_i\,
      CE => '1',
      D => u_memc_ui_top_std_n_274,
      Q => ddr3_ila_basic(41),
      R => \dbg_rddata_r[23]_i_1_n_0\
    );
\dbg_rddata_r_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => \^gen_mmcm.mmcm_i\,
      CE => '1',
      D => u_memc_ui_top_std_n_272,
      Q => ddr3_ila_basic(42),
      R => \dbg_rddata_r[23]_i_1_n_0\
    );
\dbg_rddata_r_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => \^gen_mmcm.mmcm_i\,
      CE => '1',
      D => u_memc_ui_top_std_n_270,
      Q => ddr3_ila_basic(43),
      R => \dbg_rddata_r[23]_i_1_n_0\
    );
\dbg_rddata_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => \^gen_mmcm.mmcm_i\,
      CE => '1',
      D => dbg_rddata_r0(1),
      Q => ddr3_ila_basic(25),
      R => '0'
    );
\dbg_rddata_r_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => \^gen_mmcm.mmcm_i\,
      CE => '1',
      D => u_memc_ui_top_std_n_268,
      Q => ddr3_ila_basic(44),
      R => \dbg_rddata_r[23]_i_1_n_0\
    );
\dbg_rddata_r_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => \^gen_mmcm.mmcm_i\,
      CE => '1',
      D => u_memc_ui_top_std_n_266,
      Q => ddr3_ila_basic(45),
      R => \dbg_rddata_r[23]_i_1_n_0\
    );
\dbg_rddata_r_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => \^gen_mmcm.mmcm_i\,
      CE => '1',
      D => u_memc_ui_top_std_n_264,
      Q => ddr3_ila_basic(46),
      R => \dbg_rddata_r[23]_i_1_n_0\
    );
\dbg_rddata_r_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => \^gen_mmcm.mmcm_i\,
      CE => '1',
      D => u_memc_ui_top_std_n_262,
      Q => ddr3_ila_basic(47),
      R => \dbg_rddata_r[23]_i_1_n_0\
    );
\dbg_rddata_r_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => \^gen_mmcm.mmcm_i\,
      CE => '1',
      D => u_memc_ui_top_std_n_277,
      Q => ddr3_ila_basic(48),
      R => \dbg_rddata_r[31]_i_1_n_0\
    );
\dbg_rddata_r_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => \^gen_mmcm.mmcm_i\,
      CE => '1',
      D => u_memc_ui_top_std_n_275,
      Q => ddr3_ila_basic(49),
      R => \dbg_rddata_r[31]_i_1_n_0\
    );
\dbg_rddata_r_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => \^gen_mmcm.mmcm_i\,
      CE => '1',
      D => u_memc_ui_top_std_n_273,
      Q => ddr3_ila_basic(50),
      R => \dbg_rddata_r[31]_i_1_n_0\
    );
\dbg_rddata_r_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => \^gen_mmcm.mmcm_i\,
      CE => '1',
      D => u_memc_ui_top_std_n_271,
      Q => ddr3_ila_basic(51),
      R => \dbg_rddata_r[31]_i_1_n_0\
    );
\dbg_rddata_r_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => \^gen_mmcm.mmcm_i\,
      CE => '1',
      D => u_memc_ui_top_std_n_269,
      Q => ddr3_ila_basic(52),
      R => \dbg_rddata_r[31]_i_1_n_0\
    );
\dbg_rddata_r_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => \^gen_mmcm.mmcm_i\,
      CE => '1',
      D => u_memc_ui_top_std_n_267,
      Q => ddr3_ila_basic(53),
      R => \dbg_rddata_r[31]_i_1_n_0\
    );
\dbg_rddata_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => \^gen_mmcm.mmcm_i\,
      CE => '1',
      D => dbg_rddata_r0(2),
      Q => ddr3_ila_basic(26),
      R => '0'
    );
\dbg_rddata_r_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => \^gen_mmcm.mmcm_i\,
      CE => '1',
      D => u_memc_ui_top_std_n_265,
      Q => ddr3_ila_basic(54),
      R => \dbg_rddata_r[31]_i_1_n_0\
    );
\dbg_rddata_r_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => \^gen_mmcm.mmcm_i\,
      CE => '1',
      D => u_memc_ui_top_std_n_263,
      Q => ddr3_ila_basic(55),
      R => \dbg_rddata_r[31]_i_1_n_0\
    );
\dbg_rddata_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => \^gen_mmcm.mmcm_i\,
      CE => '1',
      D => dbg_rddata_r0(3),
      Q => ddr3_ila_basic(27),
      R => '0'
    );
\dbg_rddata_r_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => \^gen_mmcm.mmcm_i\,
      CE => '1',
      D => dbg_rddata_r0(4),
      Q => ddr3_ila_basic(28),
      R => '0'
    );
\dbg_rddata_r_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => \^gen_mmcm.mmcm_i\,
      CE => '1',
      D => dbg_rddata_r0(5),
      Q => ddr3_ila_basic(29),
      R => '0'
    );
\dbg_rddata_r_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => \^gen_mmcm.mmcm_i\,
      CE => '1',
      D => dbg_rddata_r0(6),
      Q => ddr3_ila_basic(30),
      R => '0'
    );
\dbg_rddata_r_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => \^gen_mmcm.mmcm_i\,
      CE => '1',
      D => dbg_rddata_r0(7),
      Q => ddr3_ila_basic(31),
      R => '0'
    );
\dbg_rddata_r_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => \^gen_mmcm.mmcm_i\,
      CE => '1',
      D => u_memc_ui_top_std_n_257,
      Q => ddr3_ila_basic(32),
      R => \dbg_rddata_r[15]_i_1_n_0\
    );
\dbg_rddata_r_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => \^gen_mmcm.mmcm_i\,
      CE => '1',
      D => u_memc_ui_top_std_n_258,
      Q => ddr3_ila_basic(33),
      R => \dbg_rddata_r[15]_i_1_n_0\
    );
dbg_rddata_valid_r_reg: unisim.vcomponents.FDRE
     port map (
      C => \^gen_mmcm.mmcm_i\,
      CE => '1',
      D => u_memc_ui_top_std_n_338,
      Q => ddr3_ila_basic(23),
      R => '0'
    );
\temp_mon_enabled.u_tempmon\: entity work.mig_7series_nosysclock_mig_7series_v4_2_tempmon
     port map (
      CLK => \^gen_mmcm.mmcm_i\,
      D(11 downto 0) => \mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/device_temp_100\(11 downto 0),
      SR(0) => u_ddr3_infrastructure_n_26,
      device_temp_i(11 downto 0) => device_temp_i(11 downto 0),
      device_temp_sync_r4_neq_r3 => device_temp_sync_r4_neq_r3,
      \out\(11 downto 0) => \out\(11 downto 0)
    );
u_ddr3_clk_ibuf: entity work.mig_7series_nosysclock_mig_7series_v4_2_clk_ibuf
     port map (
      clk_ref_i => clk_ref_in,
      sys_clk_n => sys_clk_n,
      sys_clk_p => sys_clk_p
    );
u_ddr3_infrastructure: entity work.mig_7series_nosysclock_mig_7series_v4_2_infrastructure
     port map (
      AS(0) => sys_rst_act_hi,
      CLK => \^gen_mmcm.mmcm_i\,
      RST0 => \mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/RST0\,
      SR(0) => u_ddr3_infrastructure_n_7,
      SS(0) => u_ddr3_infrastructure_n_33,
      bm_end_r1 => \mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_state0/bm_end_r1\,
      bm_end_r1_0 => \mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_state0/bm_end_r1\,
      bm_end_r1_1 => \mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_state0/bm_end_r1\,
      bm_end_r1_2 => \mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_state0/bm_end_r1\,
      clk_ref_i => clk_ref_in,
      device_temp_sync_r4_neq_r3 => device_temp_sync_r4_neq_r3,
      freq_refclk => freq_refclk,
      \gen_mmcm.mmcm_i_i_1_0\ => u_ddr3_infrastructure_n_0,
      insert_maint_r => \mem_intfc0/mc0/bank_mach0/insert_maint_r\,
      mem_refclk => mem_refclk,
      pi_cnt_dec => \mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/pi_cnt_dec\,
      pll_locked => pll_locked,
      po_cnt_dec => \mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/po_cnt_dec\,
      prbs_rdlvl_done_pulse => \mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/prbs_rdlvl_done_pulse\,
      rst_tmp => rst_tmp,
      rstdiv0_sync_r1 => rstdiv0_sync_r1,
      \rstdiv0_sync_r1_reg_rep__0_0\ => u_ddr3_infrastructure_n_8,
      \rstdiv0_sync_r1_reg_rep__10_0\ => u_ddr3_infrastructure_n_18,
      \rstdiv0_sync_r1_reg_rep__11_0\ => u_ddr3_infrastructure_n_19,
      \rstdiv0_sync_r1_reg_rep__12_0\ => u_ddr3_infrastructure_n_20,
      \rstdiv0_sync_r1_reg_rep__13_0\ => u_ddr3_infrastructure_n_21,
      \rstdiv0_sync_r1_reg_rep__14_0\ => u_ddr3_infrastructure_n_22,
      \rstdiv0_sync_r1_reg_rep__14_1\(0) => u_ddr3_infrastructure_n_26,
      \rstdiv0_sync_r1_reg_rep__14_2\ => u_ddr3_infrastructure_n_28,
      \rstdiv0_sync_r1_reg_rep__14_3\ => u_ddr3_infrastructure_n_29,
      \rstdiv0_sync_r1_reg_rep__14_4\ => u_ddr3_infrastructure_n_30,
      \rstdiv0_sync_r1_reg_rep__14_5\ => u_ddr3_infrastructure_n_31,
      \rstdiv0_sync_r1_reg_rep__14_6\ => u_ddr3_infrastructure_n_32,
      \rstdiv0_sync_r1_reg_rep__15_0\ => u_ddr3_infrastructure_n_23,
      \rstdiv0_sync_r1_reg_rep__15_1\(0) => \mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/idelay_tap_limit_r0\,
      \rstdiv0_sync_r1_reg_rep__15_2\ => u_ddr3_infrastructure_n_35,
      \rstdiv0_sync_r1_reg_rep__15_3\(0) => u_ddr3_infrastructure_n_36,
      \rstdiv0_sync_r1_reg_rep__16_0\ => u_ddr3_infrastructure_n_24,
      \rstdiv0_sync_r1_reg_rep__16_1\ => u_ddr3_infrastructure_n_37,
      \rstdiv0_sync_r1_reg_rep__1_0\ => u_ddr3_infrastructure_n_9,
      \rstdiv0_sync_r1_reg_rep__2_0\ => u_ddr3_infrastructure_n_10,
      \rstdiv0_sync_r1_reg_rep__3_0\ => u_ddr3_infrastructure_n_11,
      \rstdiv0_sync_r1_reg_rep__4_0\ => u_ddr3_infrastructure_n_12,
      \rstdiv0_sync_r1_reg_rep__6_0\(1) => u_ddr3_infrastructure_n_13,
      \rstdiv0_sync_r1_reg_rep__6_0\(0) => u_ddr3_infrastructure_n_14,
      \rstdiv0_sync_r1_reg_rep__7_0\ => u_ddr3_infrastructure_n_15,
      \rstdiv0_sync_r1_reg_rep__8_0\(0) => u_ddr3_infrastructure_n_16,
      \rstdiv0_sync_r1_reg_rep__9_0\(0) => u_ddr3_infrastructure_n_17,
      samp_edge_cnt0_en_r => \mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/samp_edge_cnt0_en_r\,
      sync_pulse => sync_pulse,
      \tap_cnt_cpt_r_reg[5]\ => u_memc_ui_top_std_n_242,
      ui_clk_sync_rst => ui_clk_sync_rst
    );
u_iodelay_ctrl: entity work.mig_7series_nosysclock_mig_7series_v4_2_iodelay_ctrl
     port map (
      AS(0) => sys_rst_act_hi,
      clk_ref_i => clk_ref_in,
      ref_dll_lock => ref_dll_lock,
      rst_tmp => rst_tmp,
      \rstdiv2_sync_r_reg[11]\ => u_ddr3_infrastructure_n_0,
      sys_rst => sys_rst
    );
u_memc_ui_top_std: entity work.mig_7series_nosysclock_mig_7series_v4_2_memc_ui_top_std
     port map (
      A_rst_primitives_reg => iserdes_clk,
      CLK => \^gen_mmcm.mmcm_i\,
      CLKB0 => CLKB0,
      D(10) => u_memc_ui_top_std_n_246,
      D(9) => u_memc_ui_top_std_n_247,
      D(8) => u_memc_ui_top_std_n_248,
      D(7 downto 0) => dbg_rddata_r0(7 downto 0),
      E(0) => app_rdy_r_reg,
      Q(59 downto 0) => Q(59 downto 0),
      RST0 => \mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/RST0\,
      SR(1) => u_ddr3_infrastructure_n_13,
      SR(0) => u_ddr3_infrastructure_n_14,
      SS(0) => u_ddr3_infrastructure_n_33,
      app_addr(28 downto 0) => app_addr(28 downto 0),
      app_cmd(1 downto 0) => app_cmd(1 downto 0),
      app_en => app_en,
      app_rd_data(31 downto 0) => app_rd_data(31 downto 0),
      app_rd_data_valid => app_rd_data_valid,
      app_ref_ack => app_ref_ack,
      app_ref_req => app_ref_req,
      app_sr_active => app_sr_active,
      app_sr_req => app_sr_req,
      app_wdf_data(31 downto 0) => app_wdf_data(31 downto 0),
      app_wdf_end => app_wdf_end,
      app_wdf_mask(3 downto 0) => app_wdf_mask(3 downto 0),
      app_wdf_rdy => app_wdf_rdy,
      app_wdf_wren => app_wdf_wren,
      app_zq_ack => app_zq_ack,
      app_zq_req => app_zq_req,
      bm_end_r1 => \mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_state0/bm_end_r1\,
      bm_end_r1_0 => \mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_state0/bm_end_r1\,
      bm_end_r1_1 => \mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_state0/bm_end_r1\,
      bm_end_r1_2 => \mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_state0/bm_end_r1\,
      \calib_cke_reg[0]\ => u_ddr3_infrastructure_n_10,
      \cmd_pipe_plus.mc_we_n_reg[1]\(5 downto 0) => \cmd_pipe_plus.mc_we_n_reg[1]\(5 downto 0),
      complex_row0_rd_done_reg => u_ddr3_infrastructure_n_37,
      dbg_pi_f_dec => dbg_pi_f_dec,
      dbg_pi_f_inc => dbg_pi_f_inc,
      dbg_po_counter_read_val(8 downto 0) => dbg_po_counter_read_val(8 downto 0),
      dbg_po_f_dec => dbg_po_f_dec,
      dbg_po_f_inc => dbg_po_f_inc,
      dbg_po_f_stg23_sel => dbg_po_f_stg23_sel,
      dbg_sel_pi_incdec => dbg_sel_pi_incdec,
      dbg_sel_po_incdec => dbg_sel_po_incdec,
      ddr3_addr(15 downto 0) => ddr3_addr(15 downto 0),
      ddr3_ba(2 downto 0) => ddr3_ba(2 downto 0),
      ddr3_cas_n => ddr3_cas_n,
      ddr3_cke(0) => ddr3_cke(0),
      ddr3_cs_n(0) => ddr3_cs_n(0),
      ddr3_dm(0) => ddr3_dm(0),
      ddr3_dq(7 downto 0) => ddr3_dq(7 downto 0),
      ddr3_dqs_n(0) => ddr3_dqs_n(0),
      ddr3_dqs_p(0) => ddr3_dqs_p(0),
      ddr3_ila_basic(23) => ddr3_ila_basic(56),
      ddr3_ila_basic(22 downto 0) => ddr3_ila_basic(22 downto 0),
      ddr3_ila_rdpath(101 downto 0) => ddr3_ila_rdpath(101 downto 0),
      ddr3_ila_wrpath(59 downto 0) => ddr3_ila_wrpath(59 downto 0),
      ddr3_ila_wrpath_14_sp_1 => ddr3_ila_wrpath_14_sn_1,
      ddr3_odt(0) => ddr3_odt(0),
      ddr3_ras_n => ddr3_ras_n,
      ddr3_reset_n => ddr3_reset_n,
      ddr3_vio_sync_out(4 downto 0) => ddr3_vio_sync_out(4 downto 0),
      \ddr3_vio_sync_out[9]\ => u_memc_ui_top_std_n_257,
      \ddr3_vio_sync_out[9]_0\ => u_memc_ui_top_std_n_258,
      \ddr3_vio_sync_out[9]_1\ => u_memc_ui_top_std_n_259,
      \ddr3_vio_sync_out[9]_10\ => u_memc_ui_top_std_n_268,
      \ddr3_vio_sync_out[9]_11\ => u_memc_ui_top_std_n_269,
      \ddr3_vio_sync_out[9]_12\ => u_memc_ui_top_std_n_270,
      \ddr3_vio_sync_out[9]_13\ => u_memc_ui_top_std_n_271,
      \ddr3_vio_sync_out[9]_14\ => u_memc_ui_top_std_n_272,
      \ddr3_vio_sync_out[9]_15\ => u_memc_ui_top_std_n_273,
      \ddr3_vio_sync_out[9]_16\ => u_memc_ui_top_std_n_274,
      \ddr3_vio_sync_out[9]_17\ => u_memc_ui_top_std_n_275,
      \ddr3_vio_sync_out[9]_18\ => u_memc_ui_top_std_n_276,
      \ddr3_vio_sync_out[9]_19\ => u_memc_ui_top_std_n_277,
      \ddr3_vio_sync_out[9]_2\ => u_memc_ui_top_std_n_260,
      \ddr3_vio_sync_out[9]_3\ => u_memc_ui_top_std_n_261,
      \ddr3_vio_sync_out[9]_4\ => u_memc_ui_top_std_n_262,
      \ddr3_vio_sync_out[9]_5\ => u_memc_ui_top_std_n_263,
      \ddr3_vio_sync_out[9]_6\ => u_memc_ui_top_std_n_264,
      \ddr3_vio_sync_out[9]_7\ => u_memc_ui_top_std_n_265,
      \ddr3_vio_sync_out[9]_8\ => u_memc_ui_top_std_n_266,
      \ddr3_vio_sync_out[9]_9\ => u_memc_ui_top_std_n_267,
      ddr3_we_n => ddr3_we_n,
      ddr_ck_out(1 downto 0) => ddr_ck_out(1 downto 0),
      \device_temp_101_reg[11]\(11 downto 0) => \mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/device_temp_100\(11 downto 0),
      found_first_edge_r_reg(0) => u_ddr3_infrastructure_n_16,
      freq_refclk => freq_refclk,
      \idelay_tap_cnt_r_reg[0][0][4]\ => u_ddr3_infrastructure_n_23,
      \init_calib_complete_reg_rep__0\(35 downto 0) => \init_calib_complete_reg_rep__0\(35 downto 0),
      init_complete_r1_timing_reg => u_memc_ui_top_std_n_338,
      init_complete_r_reg => u_ddr3_infrastructure_n_9,
      init_complete_r_timing_reg => u_ddr3_infrastructure_n_8,
      \init_state_r1_reg[0]\ => u_ddr3_infrastructure_n_11,
      \init_state_r_reg[6]\ => u_ddr3_infrastructure_n_12,
      insert_maint_r => \mem_intfc0/mc0/bank_mach0/insert_maint_r\,
      \last_master_r_reg[2]\ => u_ddr3_infrastructure_n_20,
      \maint_controller.maint_wip_r_lcl_reg\ => u_ddr3_infrastructure_n_21,
      maint_ref_zq_wip_r_reg => u_ddr3_infrastructure_n_18,
      mem_out(31 downto 0) => mem_out(31 downto 0),
      mem_refclk => mem_refclk,
      new_cnt_cpt_r_reg => u_memc_ui_top_std_n_242,
      \not_strict_mode.app_rd_data_end_reg\ => \not_strict_mode.app_rd_data_end_reg\,
      out_fifo(35 downto 0) => out_fifo(35 downto 0),
      out_fifo_0(15 downto 0) => out_fifo_0(15 downto 0),
      out_fifo_1(47 downto 0) => out_fifo_1(47 downto 0),
      \periodic_read_request.periodic_rd_r_cnt_reg\ => u_ddr3_infrastructure_n_19,
      phy_dout(23 downto 0) => phy_dout(23 downto 0),
      pi_cnt_dec => \mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/pi_cnt_dec\,
      \pi_counter_read_val_reg[0]\ => \pi_counter_read_val_reg[0]\,
      \pi_counter_read_val_reg[1]\ => \pi_counter_read_val_reg[1]\,
      \pi_counter_read_val_reg[2]\ => \pi_counter_read_val_reg[2]\,
      \pi_counter_read_val_reg[3]\ => \pi_counter_read_val_reg[3]\,
      \pi_counter_read_val_reg[4]\ => \pi_counter_read_val_reg[4]\,
      \pi_counter_read_val_reg[5]\ => \pi_counter_read_val_reg[5]\,
      pll_locked => pll_locked,
      po_cnt_dec => \mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/po_cnt_dec\,
      \po_rdval_cnt_reg[8]\ => u_ddr3_infrastructure_n_15,
      prbs_rdlvl_done_pulse => \mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/prbs_rdlvl_done_pulse\,
      ras_timer_zero_r_reg => u_ddr3_infrastructure_n_29,
      ras_timer_zero_r_reg_0 => u_ddr3_infrastructure_n_30,
      ras_timer_zero_r_reg_1 => u_ddr3_infrastructure_n_31,
      ras_timer_zero_r_reg_2 => u_ddr3_infrastructure_n_28,
      \rd_ptr_reg[0]\ => \rd_ptr_reg[0]\,
      \rd_ptr_reg[0]_0\ => rd_ptr(0),
      \rd_ptr_reg[0]_1\ => rd_ptr_0(0),
      \rd_ptr_reg[1]\ => \rd_ptr_reg[1]\,
      \rd_ptr_reg[1]_0\ => rd_ptr(1),
      \rd_ptr_reg[1]_1\ => rd_ptr_0(1),
      \rd_ptr_reg[2]\ => \rd_ptr_reg[2]\,
      \rd_ptr_reg[2]_0\ => rd_ptr(2),
      \rd_ptr_reg[2]_1\ => rd_ptr_0(2),
      \rd_ptr_reg[3]\ => \rd_ptr_reg[3]\,
      \rd_ptr_reg[3]_0\ => rd_ptr(3),
      \rd_ptr_reg[3]_1\ => rd_ptr_0(3),
      \rd_ptr_timing_reg[1]\(1 downto 0) => \rd_ptr_timing_reg[1]\(1 downto 0),
      ref_dll_lock => ref_dll_lock,
      reset_reg_0 => u_ddr3_infrastructure_n_24,
      \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[0]\ => u_ddr3_infrastructure_n_22,
      \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[3]\ => u_ddr3_infrastructure_n_32,
      rstdiv0_sync_r1 => rstdiv0_sync_r1,
      samp_edge_cnt0_en_r => \mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/samp_edge_cnt0_en_r\,
      \samp_edge_cnt1_r_reg[0]\ => u_ddr3_infrastructure_n_35,
      \stable_pass_cnt_reg[5]\(0) => u_ddr3_infrastructure_n_7,
      sync_pulse => sync_pulse,
      \tap_cnt_cpt_r_reg[5]\(0) => \mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/idelay_tap_limit_r0\,
      \wait_cnt_r_reg[0]\(0) => u_ddr3_infrastructure_n_36,
      wr_en => wr_en,
      wr_en_1 => wr_en_1,
      wr_en_2 => wr_en_2,
      wr_en_3 => wr_en_3,
      wr_ptr(0) => wr_ptr(1),
      \wr_ptr_reg[0]\ => wr_ptr(0),
      \wr_ptr_reg[3]\(3 downto 0) => \wr_ptr_reg[3]\(3 downto 0),
      \wr_ptr_reg[3]_0\(3 downto 0) => \wr_ptr_reg[3]_0\(3 downto 0),
      \wr_ptr_reg[3]_1\(3 downto 0) => \wr_ptr_reg[3]_1\(3 downto 0),
      \wr_ptr_timing_reg[0]\(0) => u_ddr3_infrastructure_n_17
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity mig_7series_nosysclock is
  port (
    ddr3_dq : inout STD_LOGIC_VECTOR ( 7 downto 0 );
    ddr3_dqs_n : inout STD_LOGIC_VECTOR ( 0 to 0 );
    ddr3_dqs_p : inout STD_LOGIC_VECTOR ( 0 to 0 );
    ddr3_addr : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ddr3_ba : out STD_LOGIC_VECTOR ( 2 downto 0 );
    ddr3_ras_n : out STD_LOGIC;
    ddr3_cas_n : out STD_LOGIC;
    ddr3_we_n : out STD_LOGIC;
    ddr3_reset_n : out STD_LOGIC;
    ddr3_ck_p : out STD_LOGIC_VECTOR ( 0 to 0 );
    ddr3_ck_n : out STD_LOGIC_VECTOR ( 0 to 0 );
    ddr3_cke : out STD_LOGIC_VECTOR ( 0 to 0 );
    ddr3_cs_n : out STD_LOGIC_VECTOR ( 0 to 0 );
    ddr3_dm : out STD_LOGIC_VECTOR ( 0 to 0 );
    ddr3_odt : out STD_LOGIC_VECTOR ( 0 to 0 );
    sys_clk_p : in STD_LOGIC;
    sys_clk_n : in STD_LOGIC;
    app_addr : in STD_LOGIC_VECTOR ( 29 downto 0 );
    app_cmd : in STD_LOGIC_VECTOR ( 2 downto 0 );
    app_en : in STD_LOGIC;
    app_wdf_data : in STD_LOGIC_VECTOR ( 31 downto 0 );
    app_wdf_end : in STD_LOGIC;
    app_wdf_mask : in STD_LOGIC_VECTOR ( 3 downto 0 );
    app_wdf_wren : in STD_LOGIC;
    app_rd_data : out STD_LOGIC_VECTOR ( 31 downto 0 );
    app_rd_data_end : out STD_LOGIC;
    app_rd_data_valid : out STD_LOGIC;
    app_rdy : out STD_LOGIC;
    app_wdf_rdy : out STD_LOGIC;
    app_sr_req : in STD_LOGIC;
    app_ref_req : in STD_LOGIC;
    app_zq_req : in STD_LOGIC;
    app_sr_active : out STD_LOGIC;
    app_ref_ack : out STD_LOGIC;
    app_zq_ack : out STD_LOGIC;
    ui_clk : out STD_LOGIC;
    ui_clk_sync_rst : out STD_LOGIC;
    ddr3_ila_wrpath : out STD_LOGIC_VECTOR ( 390 downto 0 );
    ddr3_ila_rdpath : out STD_LOGIC_VECTOR ( 1023 downto 0 );
    ddr3_ila_basic : out STD_LOGIC_VECTOR ( 119 downto 0 );
    ddr3_vio_sync_out : in STD_LOGIC_VECTOR ( 13 downto 0 );
    dbg_byte_sel : in STD_LOGIC_VECTOR ( 1 downto 0 );
    dbg_sel_pi_incdec : in STD_LOGIC;
    dbg_pi_f_inc : in STD_LOGIC;
    dbg_pi_f_dec : in STD_LOGIC;
    dbg_sel_po_incdec : in STD_LOGIC;
    dbg_po_f_inc : in STD_LOGIC;
    dbg_po_f_dec : in STD_LOGIC;
    dbg_po_f_stg23_sel : in STD_LOGIC;
    dbg_pi_counter_read_val : out STD_LOGIC_VECTOR ( 5 downto 0 );
    dbg_po_counter_read_val : out STD_LOGIC_VECTOR ( 8 downto 0 );
    dbg_prbs_final_dqs_tap_cnt_r : out STD_LOGIC_VECTOR ( 107 downto 0 );
    dbg_prbs_first_edge_taps : out STD_LOGIC_VECTOR ( 107 downto 0 );
    dbg_prbs_second_edge_taps : out STD_LOGIC_VECTOR ( 107 downto 0 );
    init_calib_complete : out STD_LOGIC;
    device_temp_i : in STD_LOGIC_VECTOR ( 11 downto 0 );
    device_temp : out STD_LOGIC_VECTOR ( 11 downto 0 );
    sys_rst : in STD_LOGIC
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of mig_7series_nosysclock : entity is true;
end mig_7series_nosysclock;

architecture STRUCTURE of mig_7series_nosysclock is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal \^ddr3_ila_basic\ : STD_LOGIC_VECTOR ( 93 downto 1 );
  signal \^ddr3_ila_rdpath\ : STD_LOGIC_VECTOR ( 534 downto 12 );
  signal \^ddr3_ila_wrpath\ : STD_LOGIC_VECTOR ( 342 downto 0 );
  signal \ddr3_ila_wrpath[19]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_0_5_n_4\ : STD_LOGIC;
  signal \ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_0_5_n_5\ : STD_LOGIC;
  signal \ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_12_17_n_0\ : STD_LOGIC;
  signal \ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_12_17_n_1\ : STD_LOGIC;
  signal \ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_12_17_n_2\ : STD_LOGIC;
  signal \ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_12_17_n_3\ : STD_LOGIC;
  signal \ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_18_23_n_2\ : STD_LOGIC;
  signal \ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_18_23_n_3\ : STD_LOGIC;
  signal \ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_18_23_n_4\ : STD_LOGIC;
  signal \ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_18_23_n_5\ : STD_LOGIC;
  signal \ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_24_29_n_4\ : STD_LOGIC;
  signal \ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_24_29_n_5\ : STD_LOGIC;
  signal \ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_30_35_n_0\ : STD_LOGIC;
  signal \ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_30_35_n_1\ : STD_LOGIC;
  signal \ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_36_41_n_0\ : STD_LOGIC;
  signal \ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_36_41_n_1\ : STD_LOGIC;
  signal \ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_36_41_n_2\ : STD_LOGIC;
  signal \ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_36_41_n_3\ : STD_LOGIC;
  signal \ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_42_47_n_2\ : STD_LOGIC;
  signal \ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_42_47_n_3\ : STD_LOGIC;
  signal \ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_42_47_n_4\ : STD_LOGIC;
  signal \ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_42_47_n_5\ : STD_LOGIC;
  signal \ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_48_53_n_4\ : STD_LOGIC;
  signal \ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_48_53_n_5\ : STD_LOGIC;
  signal \ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_54_59_n_0\ : STD_LOGIC;
  signal \ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_54_59_n_1\ : STD_LOGIC;
  signal \ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_6_11_n_0\ : STD_LOGIC;
  signal \ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_6_11_n_1\ : STD_LOGIC;
  signal \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_0_5_n_0\ : STD_LOGIC;
  signal \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_0_5_n_1\ : STD_LOGIC;
  signal \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_0_5_n_2\ : STD_LOGIC;
  signal \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_0_5_n_3\ : STD_LOGIC;
  signal \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_12_17_n_4\ : STD_LOGIC;
  signal \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_12_17_n_5\ : STD_LOGIC;
  signal \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23_n_0\ : STD_LOGIC;
  signal \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23_n_1\ : STD_LOGIC;
  signal \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_24_29_n_0\ : STD_LOGIC;
  signal \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_24_29_n_1\ : STD_LOGIC;
  signal \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_24_29_n_2\ : STD_LOGIC;
  signal \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_24_29_n_3\ : STD_LOGIC;
  signal \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35_n_2\ : STD_LOGIC;
  signal \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35_n_3\ : STD_LOGIC;
  signal \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35_n_4\ : STD_LOGIC;
  signal \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35_n_5\ : STD_LOGIC;
  signal \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41_n_4\ : STD_LOGIC;
  signal \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41_n_5\ : STD_LOGIC;
  signal \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_42_47_n_0\ : STD_LOGIC;
  signal \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_42_47_n_1\ : STD_LOGIC;
  signal \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_48_53_n_0\ : STD_LOGIC;
  signal \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_48_53_n_1\ : STD_LOGIC;
  signal \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_48_53_n_2\ : STD_LOGIC;
  signal \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_48_53_n_3\ : STD_LOGIC;
  signal \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59_n_2\ : STD_LOGIC;
  signal \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59_n_3\ : STD_LOGIC;
  signal \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59_n_4\ : STD_LOGIC;
  signal \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59_n_5\ : STD_LOGIC;
  signal \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_6_11_n_2\ : STD_LOGIC;
  signal \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_6_11_n_3\ : STD_LOGIC;
  signal \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_6_11_n_4\ : STD_LOGIC;
  signal \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_6_11_n_5\ : STD_LOGIC;
  signal \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_72_77_n_0\ : STD_LOGIC;
  signal \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_72_77_n_1\ : STD_LOGIC;
  signal \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_72_77_n_2\ : STD_LOGIC;
  signal \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_72_77_n_3\ : STD_LOGIC;
  signal \^init_calib_complete\ : STD_LOGIC;
  attribute MAX_FANOUT : string;
  attribute MAX_FANOUT of init_calib_complete : signal is "50";
  attribute RTL_MAX_FANOUT : string;
  attribute RTL_MAX_FANOUT of init_calib_complete : signal is "found";
  attribute syn_maxfan : string;
  attribute syn_maxfan of init_calib_complete : signal is "10";
  signal \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_address__0\ : STD_LOGIC_VECTOR ( 22 downto 0 );
  signal \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_bank\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_cas_n\ : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_cke\ : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_cs_n\ : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_odt\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_ras_n\ : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_we_n\ : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata_mask\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en\ : STD_LOGIC;
  attribute MAX_FANOUT of \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en\ : signal is "40";
  attribute RTL_MAX_FANOUT of \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en\ : signal is "found";
  attribute syn_maxfan of \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en\ : signal is "10";
  signal \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_ptr\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk\ : STD_LOGIC;
  signal \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_out\ : STD_LOGIC_VECTOR ( 59 downto 0 );
  signal \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en\ : STD_LOGIC;
  attribute MAX_FANOUT of \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en\ : signal is "50";
  attribute RTL_MAX_FANOUT of \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en\ : signal is "found";
  signal \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/rd_data_r\ : STD_LOGIC_VECTOR ( 59 downto 0 );
  signal \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_out\ : STD_LOGIC_VECTOR ( 55 downto 32 );
  signal \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en\ : STD_LOGIC;
  attribute MAX_FANOUT of \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en\ : signal is "50";
  attribute RTL_MAX_FANOUT of \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en\ : signal is "found";
  signal \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/rd_ptr\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_out\ : STD_LOGIC_VECTOR ( 75 downto 0 );
  signal \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en\ : STD_LOGIC;
  attribute MAX_FANOUT of \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en\ : signal is "50";
  attribute RTL_MAX_FANOUT of \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en\ : signal is "found";
  signal \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/rd_ptr\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal u_mig_7series_nosysclock_mig_n_209 : STD_LOGIC;
  signal u_mig_7series_nosysclock_mig_n_210 : STD_LOGIC;
  signal u_mig_7series_nosysclock_mig_n_211 : STD_LOGIC;
  signal u_mig_7series_nosysclock_mig_n_212 : STD_LOGIC;
  signal u_mig_7series_nosysclock_mig_n_363 : STD_LOGIC;
  signal u_mig_7series_nosysclock_mig_n_365 : STD_LOGIC;
  signal u_mig_7series_nosysclock_mig_n_367 : STD_LOGIC;
  signal u_mig_7series_nosysclock_mig_n_369 : STD_LOGIC;
  signal \^ui_clk\ : STD_LOGIC;
  signal \NLW_ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_0_5_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_12_17_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_18_23_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_24_29_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_30_35_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_36_41_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_42_47_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_48_53_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_54_59_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_6_11_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_0_5_DOC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_0_5_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_12_17_DOA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_12_17_DOB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_12_17_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23_DOB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23_DOC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_24_29_DOC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_24_29_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35_DOA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41_DOA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41_DOB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_42_47_DOB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_42_47_DOC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_42_47_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_48_53_DOC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_48_53_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59_DOA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_6_11_DOA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_6_11_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_72_77_DOC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_72_77_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35_DOA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41_DOA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41_DOB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_42_47_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_48_53_DOA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_48_53_DOB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_48_53_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59_DOB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59_DOC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_0_5_DOC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_0_5_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_12_17_DOA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_12_17_DOB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_12_17_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23_DOB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23_DOC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_24_29_DOC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_24_29_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35_DOA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41_DOA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41_DOB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_42_47_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_48_53_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_60_65_DOA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_60_65_DOB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_60_65_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71_DOB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71_DOC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_6_11_DOA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_6_11_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_72_77_DOC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_72_77_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_0_5\ : label is "";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of \ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_0_5\ : label is 320;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of \ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_0_5\ : label is "ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of \ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_0_5\ : label is "RAM_SDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of \ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_0_5\ : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of \ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_0_5\ : label is 3;
  attribute ram_offset : integer;
  attribute ram_offset of \ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_0_5\ : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of \ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_0_5\ : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of \ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_0_5\ : label is 5;
  attribute METHODOLOGY_DRC_VIOS of \ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_12_17\ : label is "";
  attribute RTL_RAM_BITS of \ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_12_17\ : label is 320;
  attribute RTL_RAM_NAME of \ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_12_17\ : label is "ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem";
  attribute RTL_RAM_TYPE of \ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_12_17\ : label is "RAM_SDP";
  attribute ram_addr_begin of \ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_12_17\ : label is 0;
  attribute ram_addr_end of \ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_12_17\ : label is 3;
  attribute ram_offset of \ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_12_17\ : label is 0;
  attribute ram_slice_begin of \ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_12_17\ : label is 12;
  attribute ram_slice_end of \ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_12_17\ : label is 17;
  attribute METHODOLOGY_DRC_VIOS of \ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_18_23\ : label is "";
  attribute RTL_RAM_BITS of \ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_18_23\ : label is 320;
  attribute RTL_RAM_NAME of \ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_18_23\ : label is "ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem";
  attribute RTL_RAM_TYPE of \ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_18_23\ : label is "RAM_SDP";
  attribute ram_addr_begin of \ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_18_23\ : label is 0;
  attribute ram_addr_end of \ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_18_23\ : label is 3;
  attribute ram_offset of \ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_18_23\ : label is 0;
  attribute ram_slice_begin of \ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_18_23\ : label is 18;
  attribute ram_slice_end of \ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_18_23\ : label is 23;
  attribute METHODOLOGY_DRC_VIOS of \ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_24_29\ : label is "";
  attribute RTL_RAM_BITS of \ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_24_29\ : label is 320;
  attribute RTL_RAM_NAME of \ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_24_29\ : label is "ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem";
  attribute RTL_RAM_TYPE of \ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_24_29\ : label is "RAM_SDP";
  attribute ram_addr_begin of \ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_24_29\ : label is 0;
  attribute ram_addr_end of \ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_24_29\ : label is 3;
  attribute ram_offset of \ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_24_29\ : label is 0;
  attribute ram_slice_begin of \ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_24_29\ : label is 24;
  attribute ram_slice_end of \ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_24_29\ : label is 29;
  attribute METHODOLOGY_DRC_VIOS of \ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_30_35\ : label is "";
  attribute RTL_RAM_BITS of \ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_30_35\ : label is 320;
  attribute RTL_RAM_NAME of \ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_30_35\ : label is "ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem";
  attribute RTL_RAM_TYPE of \ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_30_35\ : label is "RAM_SDP";
  attribute ram_addr_begin of \ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_30_35\ : label is 0;
  attribute ram_addr_end of \ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_30_35\ : label is 3;
  attribute ram_offset of \ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_30_35\ : label is 0;
  attribute ram_slice_begin of \ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_30_35\ : label is 30;
  attribute ram_slice_end of \ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_30_35\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_36_41\ : label is "";
  attribute RTL_RAM_BITS of \ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_36_41\ : label is 320;
  attribute RTL_RAM_NAME of \ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_36_41\ : label is "ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem";
  attribute RTL_RAM_TYPE of \ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_36_41\ : label is "RAM_SDP";
  attribute ram_addr_begin of \ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_36_41\ : label is 0;
  attribute ram_addr_end of \ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_36_41\ : label is 3;
  attribute ram_offset of \ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_36_41\ : label is 0;
  attribute ram_slice_begin of \ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_36_41\ : label is 36;
  attribute ram_slice_end of \ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_36_41\ : label is 41;
  attribute METHODOLOGY_DRC_VIOS of \ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_42_47\ : label is "";
  attribute RTL_RAM_BITS of \ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_42_47\ : label is 320;
  attribute RTL_RAM_NAME of \ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_42_47\ : label is "ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem";
  attribute RTL_RAM_TYPE of \ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_42_47\ : label is "RAM_SDP";
  attribute ram_addr_begin of \ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_42_47\ : label is 0;
  attribute ram_addr_end of \ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_42_47\ : label is 3;
  attribute ram_offset of \ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_42_47\ : label is 0;
  attribute ram_slice_begin of \ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_42_47\ : label is 42;
  attribute ram_slice_end of \ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_42_47\ : label is 47;
  attribute METHODOLOGY_DRC_VIOS of \ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_48_53\ : label is "";
  attribute RTL_RAM_BITS of \ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_48_53\ : label is 320;
  attribute RTL_RAM_NAME of \ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_48_53\ : label is "ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem";
  attribute RTL_RAM_TYPE of \ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_48_53\ : label is "RAM_SDP";
  attribute ram_addr_begin of \ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_48_53\ : label is 0;
  attribute ram_addr_end of \ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_48_53\ : label is 3;
  attribute ram_offset of \ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_48_53\ : label is 0;
  attribute ram_slice_begin of \ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_48_53\ : label is 48;
  attribute ram_slice_end of \ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_48_53\ : label is 53;
  attribute METHODOLOGY_DRC_VIOS of \ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_54_59\ : label is "";
  attribute RTL_RAM_BITS of \ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_54_59\ : label is 320;
  attribute RTL_RAM_NAME of \ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_54_59\ : label is "ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem";
  attribute RTL_RAM_TYPE of \ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_54_59\ : label is "RAM_SDP";
  attribute ram_addr_begin of \ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_54_59\ : label is 0;
  attribute ram_addr_end of \ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_54_59\ : label is 3;
  attribute ram_offset of \ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_54_59\ : label is 0;
  attribute ram_slice_begin of \ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_54_59\ : label is 54;
  attribute ram_slice_end of \ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_54_59\ : label is 59;
  attribute METHODOLOGY_DRC_VIOS of \ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_6_11\ : label is "";
  attribute RTL_RAM_BITS of \ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_6_11\ : label is 320;
  attribute RTL_RAM_NAME of \ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_6_11\ : label is "ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem";
  attribute RTL_RAM_TYPE of \ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_6_11\ : label is "RAM_SDP";
  attribute ram_addr_begin of \ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_6_11\ : label is 0;
  attribute ram_addr_end of \ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_6_11\ : label is 3;
  attribute ram_offset of \ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_6_11\ : label is 0;
  attribute ram_slice_begin of \ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_6_11\ : label is 6;
  attribute ram_slice_end of \ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_6_11\ : label is 11;
  attribute METHODOLOGY_DRC_VIOS of \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_0_5\ : label is "";
  attribute RTL_RAM_BITS of \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_0_5\ : label is 720;
  attribute RTL_RAM_NAME of \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_0_5\ : label is "ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem";
  attribute RTL_RAM_TYPE of \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_0_5\ : label is "RAM_SDP";
  attribute ram_addr_begin of \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_0_5\ : label is 0;
  attribute ram_addr_end of \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_0_5\ : label is 8;
  attribute ram_offset of \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_0_5\ : label is 0;
  attribute ram_slice_begin of \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_0_5\ : label is 0;
  attribute ram_slice_end of \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_0_5\ : label is 5;
  attribute METHODOLOGY_DRC_VIOS of \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_12_17\ : label is "";
  attribute RTL_RAM_BITS of \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_12_17\ : label is 720;
  attribute RTL_RAM_NAME of \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_12_17\ : label is "ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem";
  attribute RTL_RAM_TYPE of \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_12_17\ : label is "RAM_SDP";
  attribute ram_addr_begin of \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_12_17\ : label is 0;
  attribute ram_addr_end of \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_12_17\ : label is 8;
  attribute ram_offset of \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_12_17\ : label is 0;
  attribute ram_slice_begin of \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_12_17\ : label is 12;
  attribute ram_slice_end of \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_12_17\ : label is 17;
  attribute METHODOLOGY_DRC_VIOS of \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23\ : label is "";
  attribute RTL_RAM_BITS of \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23\ : label is 720;
  attribute RTL_RAM_NAME of \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23\ : label is "ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem";
  attribute RTL_RAM_TYPE of \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23\ : label is "RAM_SDP";
  attribute ram_addr_begin of \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23\ : label is 0;
  attribute ram_addr_end of \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23\ : label is 8;
  attribute ram_offset of \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23\ : label is 0;
  attribute ram_slice_begin of \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23\ : label is 18;
  attribute ram_slice_end of \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23\ : label is 23;
  attribute METHODOLOGY_DRC_VIOS of \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_24_29\ : label is "";
  attribute RTL_RAM_BITS of \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_24_29\ : label is 720;
  attribute RTL_RAM_NAME of \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_24_29\ : label is "ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem";
  attribute RTL_RAM_TYPE of \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_24_29\ : label is "RAM_SDP";
  attribute ram_addr_begin of \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_24_29\ : label is 0;
  attribute ram_addr_end of \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_24_29\ : label is 8;
  attribute ram_offset of \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_24_29\ : label is 0;
  attribute ram_slice_begin of \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_24_29\ : label is 24;
  attribute ram_slice_end of \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_24_29\ : label is 29;
  attribute METHODOLOGY_DRC_VIOS of \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35\ : label is "";
  attribute RTL_RAM_BITS of \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35\ : label is 720;
  attribute RTL_RAM_NAME of \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35\ : label is "ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem";
  attribute RTL_RAM_TYPE of \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35\ : label is "RAM_SDP";
  attribute ram_addr_begin of \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35\ : label is 0;
  attribute ram_addr_end of \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35\ : label is 8;
  attribute ram_offset of \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35\ : label is 0;
  attribute ram_slice_begin of \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35\ : label is 30;
  attribute ram_slice_end of \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41\ : label is "";
  attribute RTL_RAM_BITS of \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41\ : label is 720;
  attribute RTL_RAM_NAME of \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41\ : label is "ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem";
  attribute RTL_RAM_TYPE of \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41\ : label is "RAM_SDP";
  attribute ram_addr_begin of \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41\ : label is 0;
  attribute ram_addr_end of \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41\ : label is 8;
  attribute ram_offset of \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41\ : label is 0;
  attribute ram_slice_begin of \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41\ : label is 36;
  attribute ram_slice_end of \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41\ : label is 41;
  attribute METHODOLOGY_DRC_VIOS of \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_42_47\ : label is "";
  attribute RTL_RAM_BITS of \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_42_47\ : label is 720;
  attribute RTL_RAM_NAME of \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_42_47\ : label is "ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem";
  attribute RTL_RAM_TYPE of \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_42_47\ : label is "RAM_SDP";
  attribute ram_addr_begin of \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_42_47\ : label is 0;
  attribute ram_addr_end of \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_42_47\ : label is 8;
  attribute ram_offset of \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_42_47\ : label is 0;
  attribute ram_slice_begin of \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_42_47\ : label is 42;
  attribute ram_slice_end of \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_42_47\ : label is 47;
  attribute METHODOLOGY_DRC_VIOS of \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_48_53\ : label is "";
  attribute RTL_RAM_BITS of \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_48_53\ : label is 720;
  attribute RTL_RAM_NAME of \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_48_53\ : label is "ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem";
  attribute RTL_RAM_TYPE of \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_48_53\ : label is "RAM_SDP";
  attribute ram_addr_begin of \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_48_53\ : label is 0;
  attribute ram_addr_end of \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_48_53\ : label is 8;
  attribute ram_offset of \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_48_53\ : label is 0;
  attribute ram_slice_begin of \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_48_53\ : label is 48;
  attribute ram_slice_end of \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_48_53\ : label is 53;
  attribute METHODOLOGY_DRC_VIOS of \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59\ : label is "";
  attribute RTL_RAM_BITS of \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59\ : label is 720;
  attribute RTL_RAM_NAME of \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59\ : label is "ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem";
  attribute RTL_RAM_TYPE of \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59\ : label is "RAM_SDP";
  attribute ram_addr_begin of \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59\ : label is 0;
  attribute ram_addr_end of \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59\ : label is 8;
  attribute ram_offset of \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59\ : label is 0;
  attribute ram_slice_begin of \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59\ : label is 54;
  attribute ram_slice_end of \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59\ : label is 59;
  attribute METHODOLOGY_DRC_VIOS of \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_6_11\ : label is "";
  attribute RTL_RAM_BITS of \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_6_11\ : label is 720;
  attribute RTL_RAM_NAME of \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_6_11\ : label is "ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem";
  attribute RTL_RAM_TYPE of \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_6_11\ : label is "RAM_SDP";
  attribute ram_addr_begin of \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_6_11\ : label is 0;
  attribute ram_addr_end of \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_6_11\ : label is 8;
  attribute ram_offset of \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_6_11\ : label is 0;
  attribute ram_slice_begin of \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_6_11\ : label is 6;
  attribute ram_slice_end of \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_6_11\ : label is 11;
  attribute METHODOLOGY_DRC_VIOS of \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_72_77\ : label is "";
  attribute RTL_RAM_BITS of \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_72_77\ : label is 720;
  attribute RTL_RAM_NAME of \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_72_77\ : label is "ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem";
  attribute RTL_RAM_TYPE of \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_72_77\ : label is "RAM_SDP";
  attribute ram_addr_begin of \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_72_77\ : label is 0;
  attribute ram_addr_end of \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_72_77\ : label is 8;
  attribute ram_offset of \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_72_77\ : label is 0;
  attribute ram_slice_begin of \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_72_77\ : label is 72;
  attribute ram_slice_end of \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_72_77\ : label is 77;
  attribute METHODOLOGY_DRC_VIOS of \ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35\ : label is "";
  attribute RTL_RAM_BITS of \ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35\ : label is 720;
  attribute RTL_RAM_NAME of \ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35\ : label is "ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem";
  attribute RTL_RAM_TYPE of \ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35\ : label is "RAM_SDP";
  attribute ram_addr_begin of \ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35\ : label is 0;
  attribute ram_addr_end of \ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35\ : label is 8;
  attribute ram_offset of \ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35\ : label is 0;
  attribute ram_slice_begin of \ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35\ : label is 30;
  attribute ram_slice_end of \ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41\ : label is "";
  attribute RTL_RAM_BITS of \ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41\ : label is 720;
  attribute RTL_RAM_NAME of \ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41\ : label is "ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem";
  attribute RTL_RAM_TYPE of \ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41\ : label is "RAM_SDP";
  attribute ram_addr_begin of \ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41\ : label is 0;
  attribute ram_addr_end of \ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41\ : label is 8;
  attribute ram_offset of \ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41\ : label is 0;
  attribute ram_slice_begin of \ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41\ : label is 36;
  attribute ram_slice_end of \ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41\ : label is 41;
  attribute METHODOLOGY_DRC_VIOS of \ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_42_47\ : label is "";
  attribute RTL_RAM_BITS of \ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_42_47\ : label is 720;
  attribute RTL_RAM_NAME of \ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_42_47\ : label is "ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem";
  attribute RTL_RAM_TYPE of \ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_42_47\ : label is "RAM_SDP";
  attribute ram_addr_begin of \ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_42_47\ : label is 0;
  attribute ram_addr_end of \ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_42_47\ : label is 8;
  attribute ram_offset of \ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_42_47\ : label is 0;
  attribute ram_slice_begin of \ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_42_47\ : label is 42;
  attribute ram_slice_end of \ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_42_47\ : label is 47;
  attribute METHODOLOGY_DRC_VIOS of \ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_48_53\ : label is "";
  attribute RTL_RAM_BITS of \ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_48_53\ : label is 720;
  attribute RTL_RAM_NAME of \ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_48_53\ : label is "ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem";
  attribute RTL_RAM_TYPE of \ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_48_53\ : label is "RAM_SDP";
  attribute ram_addr_begin of \ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_48_53\ : label is 0;
  attribute ram_addr_end of \ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_48_53\ : label is 8;
  attribute ram_offset of \ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_48_53\ : label is 0;
  attribute ram_slice_begin of \ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_48_53\ : label is 48;
  attribute ram_slice_end of \ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_48_53\ : label is 53;
  attribute METHODOLOGY_DRC_VIOS of \ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59\ : label is "";
  attribute RTL_RAM_BITS of \ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59\ : label is 720;
  attribute RTL_RAM_NAME of \ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59\ : label is "ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem";
  attribute RTL_RAM_TYPE of \ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59\ : label is "RAM_SDP";
  attribute ram_addr_begin of \ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59\ : label is 0;
  attribute ram_addr_end of \ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59\ : label is 8;
  attribute ram_offset of \ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59\ : label is 0;
  attribute ram_slice_begin of \ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59\ : label is 54;
  attribute ram_slice_end of \ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59\ : label is 59;
  attribute METHODOLOGY_DRC_VIOS of \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_0_5\ : label is "";
  attribute RTL_RAM_BITS of \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_0_5\ : label is 720;
  attribute RTL_RAM_NAME of \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_0_5\ : label is "ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem";
  attribute RTL_RAM_TYPE of \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_0_5\ : label is "RAM_SDP";
  attribute ram_addr_begin of \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_0_5\ : label is 0;
  attribute ram_addr_end of \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_0_5\ : label is 8;
  attribute ram_offset of \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_0_5\ : label is 0;
  attribute ram_slice_begin of \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_0_5\ : label is 0;
  attribute ram_slice_end of \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_0_5\ : label is 5;
  attribute METHODOLOGY_DRC_VIOS of \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_12_17\ : label is "";
  attribute RTL_RAM_BITS of \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_12_17\ : label is 720;
  attribute RTL_RAM_NAME of \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_12_17\ : label is "ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem";
  attribute RTL_RAM_TYPE of \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_12_17\ : label is "RAM_SDP";
  attribute ram_addr_begin of \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_12_17\ : label is 0;
  attribute ram_addr_end of \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_12_17\ : label is 8;
  attribute ram_offset of \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_12_17\ : label is 0;
  attribute ram_slice_begin of \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_12_17\ : label is 12;
  attribute ram_slice_end of \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_12_17\ : label is 17;
  attribute METHODOLOGY_DRC_VIOS of \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23\ : label is "";
  attribute RTL_RAM_BITS of \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23\ : label is 720;
  attribute RTL_RAM_NAME of \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23\ : label is "ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem";
  attribute RTL_RAM_TYPE of \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23\ : label is "RAM_SDP";
  attribute ram_addr_begin of \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23\ : label is 0;
  attribute ram_addr_end of \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23\ : label is 8;
  attribute ram_offset of \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23\ : label is 0;
  attribute ram_slice_begin of \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23\ : label is 18;
  attribute ram_slice_end of \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23\ : label is 23;
  attribute METHODOLOGY_DRC_VIOS of \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_24_29\ : label is "";
  attribute RTL_RAM_BITS of \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_24_29\ : label is 720;
  attribute RTL_RAM_NAME of \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_24_29\ : label is "ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem";
  attribute RTL_RAM_TYPE of \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_24_29\ : label is "RAM_SDP";
  attribute ram_addr_begin of \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_24_29\ : label is 0;
  attribute ram_addr_end of \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_24_29\ : label is 8;
  attribute ram_offset of \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_24_29\ : label is 0;
  attribute ram_slice_begin of \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_24_29\ : label is 24;
  attribute ram_slice_end of \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_24_29\ : label is 29;
  attribute METHODOLOGY_DRC_VIOS of \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35\ : label is "";
  attribute RTL_RAM_BITS of \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35\ : label is 720;
  attribute RTL_RAM_NAME of \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35\ : label is "ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem";
  attribute RTL_RAM_TYPE of \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35\ : label is "RAM_SDP";
  attribute ram_addr_begin of \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35\ : label is 0;
  attribute ram_addr_end of \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35\ : label is 8;
  attribute ram_offset of \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35\ : label is 0;
  attribute ram_slice_begin of \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35\ : label is 30;
  attribute ram_slice_end of \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41\ : label is "";
  attribute RTL_RAM_BITS of \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41\ : label is 720;
  attribute RTL_RAM_NAME of \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41\ : label is "ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem";
  attribute RTL_RAM_TYPE of \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41\ : label is "RAM_SDP";
  attribute ram_addr_begin of \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41\ : label is 0;
  attribute ram_addr_end of \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41\ : label is 8;
  attribute ram_offset of \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41\ : label is 0;
  attribute ram_slice_begin of \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41\ : label is 36;
  attribute ram_slice_end of \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41\ : label is 41;
  attribute METHODOLOGY_DRC_VIOS of \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_42_47\ : label is "";
  attribute RTL_RAM_BITS of \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_42_47\ : label is 720;
  attribute RTL_RAM_NAME of \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_42_47\ : label is "ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem";
  attribute RTL_RAM_TYPE of \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_42_47\ : label is "RAM_SDP";
  attribute ram_addr_begin of \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_42_47\ : label is 0;
  attribute ram_addr_end of \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_42_47\ : label is 8;
  attribute ram_offset of \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_42_47\ : label is 0;
  attribute ram_slice_begin of \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_42_47\ : label is 42;
  attribute ram_slice_end of \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_42_47\ : label is 47;
  attribute METHODOLOGY_DRC_VIOS of \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_48_53\ : label is "";
  attribute RTL_RAM_BITS of \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_48_53\ : label is 720;
  attribute RTL_RAM_NAME of \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_48_53\ : label is "ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem";
  attribute RTL_RAM_TYPE of \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_48_53\ : label is "RAM_SDP";
  attribute ram_addr_begin of \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_48_53\ : label is 0;
  attribute ram_addr_end of \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_48_53\ : label is 8;
  attribute ram_offset of \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_48_53\ : label is 0;
  attribute ram_slice_begin of \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_48_53\ : label is 48;
  attribute ram_slice_end of \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_48_53\ : label is 53;
  attribute METHODOLOGY_DRC_VIOS of \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59\ : label is "";
  attribute RTL_RAM_BITS of \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59\ : label is 720;
  attribute RTL_RAM_NAME of \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59\ : label is "ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem";
  attribute RTL_RAM_TYPE of \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59\ : label is "RAM_SDP";
  attribute ram_addr_begin of \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59\ : label is 0;
  attribute ram_addr_end of \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59\ : label is 8;
  attribute ram_offset of \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59\ : label is 0;
  attribute ram_slice_begin of \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59\ : label is 54;
  attribute ram_slice_end of \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59\ : label is 59;
  attribute METHODOLOGY_DRC_VIOS of \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_60_65\ : label is "";
  attribute RTL_RAM_BITS of \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_60_65\ : label is 720;
  attribute RTL_RAM_NAME of \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_60_65\ : label is "ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem";
  attribute RTL_RAM_TYPE of \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_60_65\ : label is "RAM_SDP";
  attribute ram_addr_begin of \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_60_65\ : label is 0;
  attribute ram_addr_end of \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_60_65\ : label is 8;
  attribute ram_offset of \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_60_65\ : label is 0;
  attribute ram_slice_begin of \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_60_65\ : label is 60;
  attribute ram_slice_end of \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_60_65\ : label is 65;
  attribute METHODOLOGY_DRC_VIOS of \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71\ : label is "";
  attribute RTL_RAM_BITS of \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71\ : label is 720;
  attribute RTL_RAM_NAME of \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71\ : label is "ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem";
  attribute RTL_RAM_TYPE of \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71\ : label is "RAM_SDP";
  attribute ram_addr_begin of \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71\ : label is 0;
  attribute ram_addr_end of \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71\ : label is 8;
  attribute ram_offset of \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71\ : label is 0;
  attribute ram_slice_begin of \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71\ : label is 66;
  attribute ram_slice_end of \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71\ : label is 71;
  attribute METHODOLOGY_DRC_VIOS of \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_6_11\ : label is "";
  attribute RTL_RAM_BITS of \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_6_11\ : label is 720;
  attribute RTL_RAM_NAME of \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_6_11\ : label is "ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem";
  attribute RTL_RAM_TYPE of \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_6_11\ : label is "RAM_SDP";
  attribute ram_addr_begin of \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_6_11\ : label is 0;
  attribute ram_addr_end of \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_6_11\ : label is 8;
  attribute ram_offset of \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_6_11\ : label is 0;
  attribute ram_slice_begin of \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_6_11\ : label is 6;
  attribute ram_slice_end of \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_6_11\ : label is 11;
  attribute METHODOLOGY_DRC_VIOS of \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_72_77\ : label is "";
  attribute RTL_RAM_BITS of \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_72_77\ : label is 720;
  attribute RTL_RAM_NAME of \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_72_77\ : label is "ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem";
  attribute RTL_RAM_TYPE of \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_72_77\ : label is "RAM_SDP";
  attribute ram_addr_begin of \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_72_77\ : label is 0;
  attribute ram_addr_end of \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_72_77\ : label is 8;
  attribute ram_offset of \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_72_77\ : label is 0;
  attribute ram_slice_begin of \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_72_77\ : label is 72;
  attribute ram_slice_end of \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_72_77\ : label is 77;
begin
  dbg_prbs_final_dqs_tap_cnt_r(107) <= \<const0>\;
  dbg_prbs_final_dqs_tap_cnt_r(106) <= \<const0>\;
  dbg_prbs_final_dqs_tap_cnt_r(105) <= \<const0>\;
  dbg_prbs_final_dqs_tap_cnt_r(104) <= \<const0>\;
  dbg_prbs_final_dqs_tap_cnt_r(103) <= \<const0>\;
  dbg_prbs_final_dqs_tap_cnt_r(102) <= \<const0>\;
  dbg_prbs_final_dqs_tap_cnt_r(101) <= \<const0>\;
  dbg_prbs_final_dqs_tap_cnt_r(100) <= \<const0>\;
  dbg_prbs_final_dqs_tap_cnt_r(99) <= \<const0>\;
  dbg_prbs_final_dqs_tap_cnt_r(98) <= \<const0>\;
  dbg_prbs_final_dqs_tap_cnt_r(97) <= \<const0>\;
  dbg_prbs_final_dqs_tap_cnt_r(96) <= \<const0>\;
  dbg_prbs_final_dqs_tap_cnt_r(95) <= \<const0>\;
  dbg_prbs_final_dqs_tap_cnt_r(94) <= \<const0>\;
  dbg_prbs_final_dqs_tap_cnt_r(93) <= \<const0>\;
  dbg_prbs_final_dqs_tap_cnt_r(92) <= \<const0>\;
  dbg_prbs_final_dqs_tap_cnt_r(91) <= \<const0>\;
  dbg_prbs_final_dqs_tap_cnt_r(90) <= \<const0>\;
  dbg_prbs_final_dqs_tap_cnt_r(89) <= \<const0>\;
  dbg_prbs_final_dqs_tap_cnt_r(88) <= \<const0>\;
  dbg_prbs_final_dqs_tap_cnt_r(87) <= \<const0>\;
  dbg_prbs_final_dqs_tap_cnt_r(86) <= \<const0>\;
  dbg_prbs_final_dqs_tap_cnt_r(85) <= \<const0>\;
  dbg_prbs_final_dqs_tap_cnt_r(84) <= \<const0>\;
  dbg_prbs_final_dqs_tap_cnt_r(83) <= \<const0>\;
  dbg_prbs_final_dqs_tap_cnt_r(82) <= \<const0>\;
  dbg_prbs_final_dqs_tap_cnt_r(81) <= \<const0>\;
  dbg_prbs_final_dqs_tap_cnt_r(80) <= \<const0>\;
  dbg_prbs_final_dqs_tap_cnt_r(79) <= \<const0>\;
  dbg_prbs_final_dqs_tap_cnt_r(78) <= \<const0>\;
  dbg_prbs_final_dqs_tap_cnt_r(77) <= \<const0>\;
  dbg_prbs_final_dqs_tap_cnt_r(76) <= \<const0>\;
  dbg_prbs_final_dqs_tap_cnt_r(75) <= \<const0>\;
  dbg_prbs_final_dqs_tap_cnt_r(74) <= \<const0>\;
  dbg_prbs_final_dqs_tap_cnt_r(73) <= \<const0>\;
  dbg_prbs_final_dqs_tap_cnt_r(72) <= \<const0>\;
  dbg_prbs_final_dqs_tap_cnt_r(71) <= \<const0>\;
  dbg_prbs_final_dqs_tap_cnt_r(70) <= \<const0>\;
  dbg_prbs_final_dqs_tap_cnt_r(69) <= \<const0>\;
  dbg_prbs_final_dqs_tap_cnt_r(68) <= \<const0>\;
  dbg_prbs_final_dqs_tap_cnt_r(67) <= \<const0>\;
  dbg_prbs_final_dqs_tap_cnt_r(66) <= \<const0>\;
  dbg_prbs_final_dqs_tap_cnt_r(65) <= \<const0>\;
  dbg_prbs_final_dqs_tap_cnt_r(64) <= \<const0>\;
  dbg_prbs_final_dqs_tap_cnt_r(63) <= \<const0>\;
  dbg_prbs_final_dqs_tap_cnt_r(62) <= \<const0>\;
  dbg_prbs_final_dqs_tap_cnt_r(61) <= \<const0>\;
  dbg_prbs_final_dqs_tap_cnt_r(60) <= \<const0>\;
  dbg_prbs_final_dqs_tap_cnt_r(59) <= \<const0>\;
  dbg_prbs_final_dqs_tap_cnt_r(58) <= \<const0>\;
  dbg_prbs_final_dqs_tap_cnt_r(57) <= \<const0>\;
  dbg_prbs_final_dqs_tap_cnt_r(56) <= \<const0>\;
  dbg_prbs_final_dqs_tap_cnt_r(55) <= \<const0>\;
  dbg_prbs_final_dqs_tap_cnt_r(54) <= \<const0>\;
  dbg_prbs_final_dqs_tap_cnt_r(53) <= \<const0>\;
  dbg_prbs_final_dqs_tap_cnt_r(52) <= \<const0>\;
  dbg_prbs_final_dqs_tap_cnt_r(51) <= \<const0>\;
  dbg_prbs_final_dqs_tap_cnt_r(50) <= \<const0>\;
  dbg_prbs_final_dqs_tap_cnt_r(49) <= \<const0>\;
  dbg_prbs_final_dqs_tap_cnt_r(48) <= \<const0>\;
  dbg_prbs_final_dqs_tap_cnt_r(47) <= \<const0>\;
  dbg_prbs_final_dqs_tap_cnt_r(46) <= \<const0>\;
  dbg_prbs_final_dqs_tap_cnt_r(45) <= \<const0>\;
  dbg_prbs_final_dqs_tap_cnt_r(44) <= \<const0>\;
  dbg_prbs_final_dqs_tap_cnt_r(43) <= \<const0>\;
  dbg_prbs_final_dqs_tap_cnt_r(42) <= \<const0>\;
  dbg_prbs_final_dqs_tap_cnt_r(41) <= \<const0>\;
  dbg_prbs_final_dqs_tap_cnt_r(40) <= \<const0>\;
  dbg_prbs_final_dqs_tap_cnt_r(39) <= \<const0>\;
  dbg_prbs_final_dqs_tap_cnt_r(38) <= \<const0>\;
  dbg_prbs_final_dqs_tap_cnt_r(37) <= \<const0>\;
  dbg_prbs_final_dqs_tap_cnt_r(36) <= \<const0>\;
  dbg_prbs_final_dqs_tap_cnt_r(35) <= \<const0>\;
  dbg_prbs_final_dqs_tap_cnt_r(34) <= \<const0>\;
  dbg_prbs_final_dqs_tap_cnt_r(33) <= \<const0>\;
  dbg_prbs_final_dqs_tap_cnt_r(32) <= \<const0>\;
  dbg_prbs_final_dqs_tap_cnt_r(31) <= \<const0>\;
  dbg_prbs_final_dqs_tap_cnt_r(30) <= \<const0>\;
  dbg_prbs_final_dqs_tap_cnt_r(29) <= \<const0>\;
  dbg_prbs_final_dqs_tap_cnt_r(28) <= \<const0>\;
  dbg_prbs_final_dqs_tap_cnt_r(27) <= \<const0>\;
  dbg_prbs_final_dqs_tap_cnt_r(26) <= \<const0>\;
  dbg_prbs_final_dqs_tap_cnt_r(25) <= \<const0>\;
  dbg_prbs_final_dqs_tap_cnt_r(24) <= \<const0>\;
  dbg_prbs_final_dqs_tap_cnt_r(23) <= \<const0>\;
  dbg_prbs_final_dqs_tap_cnt_r(22) <= \<const0>\;
  dbg_prbs_final_dqs_tap_cnt_r(21) <= \<const0>\;
  dbg_prbs_final_dqs_tap_cnt_r(20) <= \<const0>\;
  dbg_prbs_final_dqs_tap_cnt_r(19) <= \<const0>\;
  dbg_prbs_final_dqs_tap_cnt_r(18) <= \<const0>\;
  dbg_prbs_final_dqs_tap_cnt_r(17) <= \<const0>\;
  dbg_prbs_final_dqs_tap_cnt_r(16) <= \<const0>\;
  dbg_prbs_final_dqs_tap_cnt_r(15) <= \<const0>\;
  dbg_prbs_final_dqs_tap_cnt_r(14) <= \<const0>\;
  dbg_prbs_final_dqs_tap_cnt_r(13) <= \<const0>\;
  dbg_prbs_final_dqs_tap_cnt_r(12) <= \<const0>\;
  dbg_prbs_final_dqs_tap_cnt_r(11) <= \<const0>\;
  dbg_prbs_final_dqs_tap_cnt_r(10) <= \<const0>\;
  dbg_prbs_final_dqs_tap_cnt_r(9) <= \<const0>\;
  dbg_prbs_final_dqs_tap_cnt_r(8) <= \<const0>\;
  dbg_prbs_final_dqs_tap_cnt_r(7) <= \<const0>\;
  dbg_prbs_final_dqs_tap_cnt_r(6) <= \<const0>\;
  dbg_prbs_final_dqs_tap_cnt_r(5) <= \<const0>\;
  dbg_prbs_final_dqs_tap_cnt_r(4) <= \<const0>\;
  dbg_prbs_final_dqs_tap_cnt_r(3) <= \<const0>\;
  dbg_prbs_final_dqs_tap_cnt_r(2) <= \<const0>\;
  dbg_prbs_final_dqs_tap_cnt_r(1) <= \<const0>\;
  dbg_prbs_final_dqs_tap_cnt_r(0) <= \<const0>\;
  dbg_prbs_first_edge_taps(107) <= \<const0>\;
  dbg_prbs_first_edge_taps(106) <= \<const0>\;
  dbg_prbs_first_edge_taps(105) <= \<const0>\;
  dbg_prbs_first_edge_taps(104) <= \<const0>\;
  dbg_prbs_first_edge_taps(103) <= \<const0>\;
  dbg_prbs_first_edge_taps(102) <= \<const0>\;
  dbg_prbs_first_edge_taps(101) <= \<const0>\;
  dbg_prbs_first_edge_taps(100) <= \<const0>\;
  dbg_prbs_first_edge_taps(99) <= \<const0>\;
  dbg_prbs_first_edge_taps(98) <= \<const0>\;
  dbg_prbs_first_edge_taps(97) <= \<const0>\;
  dbg_prbs_first_edge_taps(96) <= \<const0>\;
  dbg_prbs_first_edge_taps(95) <= \<const0>\;
  dbg_prbs_first_edge_taps(94) <= \<const0>\;
  dbg_prbs_first_edge_taps(93) <= \<const0>\;
  dbg_prbs_first_edge_taps(92) <= \<const0>\;
  dbg_prbs_first_edge_taps(91) <= \<const0>\;
  dbg_prbs_first_edge_taps(90) <= \<const0>\;
  dbg_prbs_first_edge_taps(89) <= \<const0>\;
  dbg_prbs_first_edge_taps(88) <= \<const0>\;
  dbg_prbs_first_edge_taps(87) <= \<const0>\;
  dbg_prbs_first_edge_taps(86) <= \<const0>\;
  dbg_prbs_first_edge_taps(85) <= \<const0>\;
  dbg_prbs_first_edge_taps(84) <= \<const0>\;
  dbg_prbs_first_edge_taps(83) <= \<const0>\;
  dbg_prbs_first_edge_taps(82) <= \<const0>\;
  dbg_prbs_first_edge_taps(81) <= \<const0>\;
  dbg_prbs_first_edge_taps(80) <= \<const0>\;
  dbg_prbs_first_edge_taps(79) <= \<const0>\;
  dbg_prbs_first_edge_taps(78) <= \<const0>\;
  dbg_prbs_first_edge_taps(77) <= \<const0>\;
  dbg_prbs_first_edge_taps(76) <= \<const0>\;
  dbg_prbs_first_edge_taps(75) <= \<const0>\;
  dbg_prbs_first_edge_taps(74) <= \<const0>\;
  dbg_prbs_first_edge_taps(73) <= \<const0>\;
  dbg_prbs_first_edge_taps(72) <= \<const0>\;
  dbg_prbs_first_edge_taps(71) <= \<const0>\;
  dbg_prbs_first_edge_taps(70) <= \<const0>\;
  dbg_prbs_first_edge_taps(69) <= \<const0>\;
  dbg_prbs_first_edge_taps(68) <= \<const0>\;
  dbg_prbs_first_edge_taps(67) <= \<const0>\;
  dbg_prbs_first_edge_taps(66) <= \<const0>\;
  dbg_prbs_first_edge_taps(65) <= \<const0>\;
  dbg_prbs_first_edge_taps(64) <= \<const0>\;
  dbg_prbs_first_edge_taps(63) <= \<const0>\;
  dbg_prbs_first_edge_taps(62) <= \<const0>\;
  dbg_prbs_first_edge_taps(61) <= \<const0>\;
  dbg_prbs_first_edge_taps(60) <= \<const0>\;
  dbg_prbs_first_edge_taps(59) <= \<const0>\;
  dbg_prbs_first_edge_taps(58) <= \<const0>\;
  dbg_prbs_first_edge_taps(57) <= \<const0>\;
  dbg_prbs_first_edge_taps(56) <= \<const0>\;
  dbg_prbs_first_edge_taps(55) <= \<const0>\;
  dbg_prbs_first_edge_taps(54) <= \<const0>\;
  dbg_prbs_first_edge_taps(53) <= \<const0>\;
  dbg_prbs_first_edge_taps(52) <= \<const0>\;
  dbg_prbs_first_edge_taps(51) <= \<const0>\;
  dbg_prbs_first_edge_taps(50) <= \<const0>\;
  dbg_prbs_first_edge_taps(49) <= \<const0>\;
  dbg_prbs_first_edge_taps(48) <= \<const0>\;
  dbg_prbs_first_edge_taps(47) <= \<const0>\;
  dbg_prbs_first_edge_taps(46) <= \<const0>\;
  dbg_prbs_first_edge_taps(45) <= \<const0>\;
  dbg_prbs_first_edge_taps(44) <= \<const0>\;
  dbg_prbs_first_edge_taps(43) <= \<const0>\;
  dbg_prbs_first_edge_taps(42) <= \<const0>\;
  dbg_prbs_first_edge_taps(41) <= \<const0>\;
  dbg_prbs_first_edge_taps(40) <= \<const0>\;
  dbg_prbs_first_edge_taps(39) <= \<const0>\;
  dbg_prbs_first_edge_taps(38) <= \<const0>\;
  dbg_prbs_first_edge_taps(37) <= \<const0>\;
  dbg_prbs_first_edge_taps(36) <= \<const0>\;
  dbg_prbs_first_edge_taps(35) <= \<const0>\;
  dbg_prbs_first_edge_taps(34) <= \<const0>\;
  dbg_prbs_first_edge_taps(33) <= \<const0>\;
  dbg_prbs_first_edge_taps(32) <= \<const0>\;
  dbg_prbs_first_edge_taps(31) <= \<const0>\;
  dbg_prbs_first_edge_taps(30) <= \<const0>\;
  dbg_prbs_first_edge_taps(29) <= \<const0>\;
  dbg_prbs_first_edge_taps(28) <= \<const0>\;
  dbg_prbs_first_edge_taps(27) <= \<const0>\;
  dbg_prbs_first_edge_taps(26) <= \<const0>\;
  dbg_prbs_first_edge_taps(25) <= \<const0>\;
  dbg_prbs_first_edge_taps(24) <= \<const0>\;
  dbg_prbs_first_edge_taps(23) <= \<const0>\;
  dbg_prbs_first_edge_taps(22) <= \<const0>\;
  dbg_prbs_first_edge_taps(21) <= \<const0>\;
  dbg_prbs_first_edge_taps(20) <= \<const0>\;
  dbg_prbs_first_edge_taps(19) <= \<const0>\;
  dbg_prbs_first_edge_taps(18) <= \<const0>\;
  dbg_prbs_first_edge_taps(17) <= \<const0>\;
  dbg_prbs_first_edge_taps(16) <= \<const0>\;
  dbg_prbs_first_edge_taps(15) <= \<const0>\;
  dbg_prbs_first_edge_taps(14) <= \<const0>\;
  dbg_prbs_first_edge_taps(13) <= \<const0>\;
  dbg_prbs_first_edge_taps(12) <= \<const0>\;
  dbg_prbs_first_edge_taps(11) <= \<const0>\;
  dbg_prbs_first_edge_taps(10) <= \<const0>\;
  dbg_prbs_first_edge_taps(9) <= \<const0>\;
  dbg_prbs_first_edge_taps(8) <= \<const0>\;
  dbg_prbs_first_edge_taps(7) <= \<const0>\;
  dbg_prbs_first_edge_taps(6) <= \<const0>\;
  dbg_prbs_first_edge_taps(5) <= \<const0>\;
  dbg_prbs_first_edge_taps(4) <= \<const0>\;
  dbg_prbs_first_edge_taps(3) <= \<const0>\;
  dbg_prbs_first_edge_taps(2) <= \<const0>\;
  dbg_prbs_first_edge_taps(1) <= \<const0>\;
  dbg_prbs_first_edge_taps(0) <= \<const0>\;
  dbg_prbs_second_edge_taps(107) <= \<const0>\;
  dbg_prbs_second_edge_taps(106) <= \<const0>\;
  dbg_prbs_second_edge_taps(105) <= \<const0>\;
  dbg_prbs_second_edge_taps(104) <= \<const0>\;
  dbg_prbs_second_edge_taps(103) <= \<const0>\;
  dbg_prbs_second_edge_taps(102) <= \<const0>\;
  dbg_prbs_second_edge_taps(101) <= \<const0>\;
  dbg_prbs_second_edge_taps(100) <= \<const0>\;
  dbg_prbs_second_edge_taps(99) <= \<const0>\;
  dbg_prbs_second_edge_taps(98) <= \<const0>\;
  dbg_prbs_second_edge_taps(97) <= \<const0>\;
  dbg_prbs_second_edge_taps(96) <= \<const0>\;
  dbg_prbs_second_edge_taps(95) <= \<const0>\;
  dbg_prbs_second_edge_taps(94) <= \<const0>\;
  dbg_prbs_second_edge_taps(93) <= \<const0>\;
  dbg_prbs_second_edge_taps(92) <= \<const0>\;
  dbg_prbs_second_edge_taps(91) <= \<const0>\;
  dbg_prbs_second_edge_taps(90) <= \<const0>\;
  dbg_prbs_second_edge_taps(89) <= \<const0>\;
  dbg_prbs_second_edge_taps(88) <= \<const0>\;
  dbg_prbs_second_edge_taps(87) <= \<const0>\;
  dbg_prbs_second_edge_taps(86) <= \<const0>\;
  dbg_prbs_second_edge_taps(85) <= \<const0>\;
  dbg_prbs_second_edge_taps(84) <= \<const0>\;
  dbg_prbs_second_edge_taps(83) <= \<const0>\;
  dbg_prbs_second_edge_taps(82) <= \<const0>\;
  dbg_prbs_second_edge_taps(81) <= \<const0>\;
  dbg_prbs_second_edge_taps(80) <= \<const0>\;
  dbg_prbs_second_edge_taps(79) <= \<const0>\;
  dbg_prbs_second_edge_taps(78) <= \<const0>\;
  dbg_prbs_second_edge_taps(77) <= \<const0>\;
  dbg_prbs_second_edge_taps(76) <= \<const0>\;
  dbg_prbs_second_edge_taps(75) <= \<const0>\;
  dbg_prbs_second_edge_taps(74) <= \<const0>\;
  dbg_prbs_second_edge_taps(73) <= \<const0>\;
  dbg_prbs_second_edge_taps(72) <= \<const0>\;
  dbg_prbs_second_edge_taps(71) <= \<const0>\;
  dbg_prbs_second_edge_taps(70) <= \<const0>\;
  dbg_prbs_second_edge_taps(69) <= \<const0>\;
  dbg_prbs_second_edge_taps(68) <= \<const0>\;
  dbg_prbs_second_edge_taps(67) <= \<const0>\;
  dbg_prbs_second_edge_taps(66) <= \<const0>\;
  dbg_prbs_second_edge_taps(65) <= \<const0>\;
  dbg_prbs_second_edge_taps(64) <= \<const0>\;
  dbg_prbs_second_edge_taps(63) <= \<const0>\;
  dbg_prbs_second_edge_taps(62) <= \<const0>\;
  dbg_prbs_second_edge_taps(61) <= \<const0>\;
  dbg_prbs_second_edge_taps(60) <= \<const0>\;
  dbg_prbs_second_edge_taps(59) <= \<const0>\;
  dbg_prbs_second_edge_taps(58) <= \<const0>\;
  dbg_prbs_second_edge_taps(57) <= \<const0>\;
  dbg_prbs_second_edge_taps(56) <= \<const0>\;
  dbg_prbs_second_edge_taps(55) <= \<const0>\;
  dbg_prbs_second_edge_taps(54) <= \<const0>\;
  dbg_prbs_second_edge_taps(53) <= \<const0>\;
  dbg_prbs_second_edge_taps(52) <= \<const0>\;
  dbg_prbs_second_edge_taps(51) <= \<const0>\;
  dbg_prbs_second_edge_taps(50) <= \<const0>\;
  dbg_prbs_second_edge_taps(49) <= \<const0>\;
  dbg_prbs_second_edge_taps(48) <= \<const0>\;
  dbg_prbs_second_edge_taps(47) <= \<const0>\;
  dbg_prbs_second_edge_taps(46) <= \<const0>\;
  dbg_prbs_second_edge_taps(45) <= \<const0>\;
  dbg_prbs_second_edge_taps(44) <= \<const0>\;
  dbg_prbs_second_edge_taps(43) <= \<const0>\;
  dbg_prbs_second_edge_taps(42) <= \<const0>\;
  dbg_prbs_second_edge_taps(41) <= \<const0>\;
  dbg_prbs_second_edge_taps(40) <= \<const0>\;
  dbg_prbs_second_edge_taps(39) <= \<const0>\;
  dbg_prbs_second_edge_taps(38) <= \<const0>\;
  dbg_prbs_second_edge_taps(37) <= \<const0>\;
  dbg_prbs_second_edge_taps(36) <= \<const0>\;
  dbg_prbs_second_edge_taps(35) <= \<const0>\;
  dbg_prbs_second_edge_taps(34) <= \<const0>\;
  dbg_prbs_second_edge_taps(33) <= \<const0>\;
  dbg_prbs_second_edge_taps(32) <= \<const0>\;
  dbg_prbs_second_edge_taps(31) <= \<const0>\;
  dbg_prbs_second_edge_taps(30) <= \<const0>\;
  dbg_prbs_second_edge_taps(29) <= \<const0>\;
  dbg_prbs_second_edge_taps(28) <= \<const0>\;
  dbg_prbs_second_edge_taps(27) <= \<const0>\;
  dbg_prbs_second_edge_taps(26) <= \<const0>\;
  dbg_prbs_second_edge_taps(25) <= \<const0>\;
  dbg_prbs_second_edge_taps(24) <= \<const0>\;
  dbg_prbs_second_edge_taps(23) <= \<const0>\;
  dbg_prbs_second_edge_taps(22) <= \<const0>\;
  dbg_prbs_second_edge_taps(21) <= \<const0>\;
  dbg_prbs_second_edge_taps(20) <= \<const0>\;
  dbg_prbs_second_edge_taps(19) <= \<const0>\;
  dbg_prbs_second_edge_taps(18) <= \<const0>\;
  dbg_prbs_second_edge_taps(17) <= \<const0>\;
  dbg_prbs_second_edge_taps(16) <= \<const0>\;
  dbg_prbs_second_edge_taps(15) <= \<const0>\;
  dbg_prbs_second_edge_taps(14) <= \<const0>\;
  dbg_prbs_second_edge_taps(13) <= \<const0>\;
  dbg_prbs_second_edge_taps(12) <= \<const0>\;
  dbg_prbs_second_edge_taps(11) <= \<const0>\;
  dbg_prbs_second_edge_taps(10) <= \<const0>\;
  dbg_prbs_second_edge_taps(9) <= \<const0>\;
  dbg_prbs_second_edge_taps(8) <= \<const0>\;
  dbg_prbs_second_edge_taps(7) <= \<const0>\;
  dbg_prbs_second_edge_taps(6) <= \<const0>\;
  dbg_prbs_second_edge_taps(5) <= \<const0>\;
  dbg_prbs_second_edge_taps(4) <= \<const0>\;
  dbg_prbs_second_edge_taps(3) <= \<const0>\;
  dbg_prbs_second_edge_taps(2) <= \<const0>\;
  dbg_prbs_second_edge_taps(1) <= \<const0>\;
  dbg_prbs_second_edge_taps(0) <= \<const0>\;
  ddr3_ila_basic(119) <= \<const0>\;
  ddr3_ila_basic(118) <= \<const0>\;
  ddr3_ila_basic(117) <= \<const0>\;
  ddr3_ila_basic(116) <= \<const0>\;
  ddr3_ila_basic(115) <= \<const0>\;
  ddr3_ila_basic(114) <= \<const0>\;
  ddr3_ila_basic(113) <= \<const0>\;
  ddr3_ila_basic(112) <= \<const0>\;
  ddr3_ila_basic(111) <= \<const0>\;
  ddr3_ila_basic(110) <= \<const0>\;
  ddr3_ila_basic(109) <= \<const0>\;
  ddr3_ila_basic(108) <= \<const0>\;
  ddr3_ila_basic(107) <= \<const0>\;
  ddr3_ila_basic(106) <= \<const0>\;
  ddr3_ila_basic(105) <= \<const0>\;
  ddr3_ila_basic(104) <= \<const0>\;
  ddr3_ila_basic(103) <= \<const0>\;
  ddr3_ila_basic(102) <= \<const0>\;
  ddr3_ila_basic(101) <= \<const0>\;
  ddr3_ila_basic(100) <= \<const0>\;
  ddr3_ila_basic(99) <= \<const0>\;
  ddr3_ila_basic(98) <= \<const0>\;
  ddr3_ila_basic(97) <= \<const0>\;
  ddr3_ila_basic(96) <= \<const0>\;
  ddr3_ila_basic(95) <= \<const0>\;
  ddr3_ila_basic(94) <= \<const0>\;
  ddr3_ila_basic(93) <= \^ddr3_ila_basic\(93);
  ddr3_ila_basic(92) <= \<const0>\;
  ddr3_ila_basic(91) <= \<const0>\;
  ddr3_ila_basic(90) <= \<const0>\;
  ddr3_ila_basic(89) <= \<const0>\;
  ddr3_ila_basic(88) <= \<const0>\;
  ddr3_ila_basic(87) <= \<const0>\;
  ddr3_ila_basic(86) <= \<const0>\;
  ddr3_ila_basic(85) <= \<const0>\;
  ddr3_ila_basic(84) <= \<const0>\;
  ddr3_ila_basic(83) <= \<const0>\;
  ddr3_ila_basic(82) <= \<const0>\;
  ddr3_ila_basic(81) <= \<const0>\;
  ddr3_ila_basic(80) <= \<const0>\;
  ddr3_ila_basic(79) <= \<const0>\;
  ddr3_ila_basic(78) <= \<const0>\;
  ddr3_ila_basic(77) <= \<const0>\;
  ddr3_ila_basic(76) <= \<const0>\;
  ddr3_ila_basic(75) <= \<const0>\;
  ddr3_ila_basic(74) <= \<const0>\;
  ddr3_ila_basic(73) <= \<const0>\;
  ddr3_ila_basic(72) <= \<const0>\;
  ddr3_ila_basic(71) <= \<const0>\;
  ddr3_ila_basic(70) <= \<const0>\;
  ddr3_ila_basic(69) <= \<const0>\;
  ddr3_ila_basic(68) <= \<const0>\;
  ddr3_ila_basic(67) <= \<const0>\;
  ddr3_ila_basic(66) <= \<const0>\;
  ddr3_ila_basic(65) <= \<const0>\;
  ddr3_ila_basic(64) <= \<const0>\;
  ddr3_ila_basic(63) <= \<const0>\;
  ddr3_ila_basic(62) <= \<const0>\;
  ddr3_ila_basic(61) <= \<const0>\;
  ddr3_ila_basic(60 downto 19) <= \^ddr3_ila_basic\(60 downto 19);
  ddr3_ila_basic(18) <= \<const0>\;
  ddr3_ila_basic(17) <= \<const1>\;
  ddr3_ila_basic(16) <= \^ddr3_ila_basic\(16);
  ddr3_ila_basic(15) <= \<const0>\;
  ddr3_ila_basic(14) <= \^ddr3_ila_basic\(14);
  ddr3_ila_basic(13) <= \<const1>\;
  ddr3_ila_basic(12 downto 1) <= \^ddr3_ila_basic\(12 downto 1);
  ddr3_ila_basic(0) <= \^init_calib_complete\;
  ddr3_ila_rdpath(1023) <= \<const0>\;
  ddr3_ila_rdpath(1022) <= \<const0>\;
  ddr3_ila_rdpath(1021) <= \<const0>\;
  ddr3_ila_rdpath(1020) <= \<const0>\;
  ddr3_ila_rdpath(1019) <= \<const0>\;
  ddr3_ila_rdpath(1018) <= \<const0>\;
  ddr3_ila_rdpath(1017) <= \<const0>\;
  ddr3_ila_rdpath(1016) <= \<const0>\;
  ddr3_ila_rdpath(1015) <= \<const0>\;
  ddr3_ila_rdpath(1014) <= \<const0>\;
  ddr3_ila_rdpath(1013) <= \<const0>\;
  ddr3_ila_rdpath(1012) <= \<const0>\;
  ddr3_ila_rdpath(1011) <= \<const0>\;
  ddr3_ila_rdpath(1010) <= \<const0>\;
  ddr3_ila_rdpath(1009) <= \<const0>\;
  ddr3_ila_rdpath(1008) <= \<const0>\;
  ddr3_ila_rdpath(1007) <= \<const0>\;
  ddr3_ila_rdpath(1006) <= \<const0>\;
  ddr3_ila_rdpath(1005) <= \<const0>\;
  ddr3_ila_rdpath(1004) <= \<const0>\;
  ddr3_ila_rdpath(1003) <= \<const0>\;
  ddr3_ila_rdpath(1002) <= \<const0>\;
  ddr3_ila_rdpath(1001) <= \<const0>\;
  ddr3_ila_rdpath(1000) <= \<const0>\;
  ddr3_ila_rdpath(999) <= \<const0>\;
  ddr3_ila_rdpath(998) <= \<const0>\;
  ddr3_ila_rdpath(997) <= \<const0>\;
  ddr3_ila_rdpath(996) <= \<const0>\;
  ddr3_ila_rdpath(995) <= \<const0>\;
  ddr3_ila_rdpath(994) <= \<const0>\;
  ddr3_ila_rdpath(993) <= \<const0>\;
  ddr3_ila_rdpath(992) <= \<const0>\;
  ddr3_ila_rdpath(991) <= \<const0>\;
  ddr3_ila_rdpath(990) <= \<const0>\;
  ddr3_ila_rdpath(989) <= \<const0>\;
  ddr3_ila_rdpath(988) <= \<const0>\;
  ddr3_ila_rdpath(987) <= \<const0>\;
  ddr3_ila_rdpath(986) <= \<const0>\;
  ddr3_ila_rdpath(985) <= \<const0>\;
  ddr3_ila_rdpath(984) <= \<const0>\;
  ddr3_ila_rdpath(983) <= \<const0>\;
  ddr3_ila_rdpath(982) <= \<const0>\;
  ddr3_ila_rdpath(981) <= \<const0>\;
  ddr3_ila_rdpath(980) <= \<const0>\;
  ddr3_ila_rdpath(979) <= \<const0>\;
  ddr3_ila_rdpath(978) <= \<const0>\;
  ddr3_ila_rdpath(977) <= \<const0>\;
  ddr3_ila_rdpath(976) <= \<const0>\;
  ddr3_ila_rdpath(975) <= \<const0>\;
  ddr3_ila_rdpath(974) <= \<const0>\;
  ddr3_ila_rdpath(973) <= \<const0>\;
  ddr3_ila_rdpath(972) <= \<const0>\;
  ddr3_ila_rdpath(971) <= \<const0>\;
  ddr3_ila_rdpath(970) <= \<const0>\;
  ddr3_ila_rdpath(969) <= \<const0>\;
  ddr3_ila_rdpath(968) <= \<const0>\;
  ddr3_ila_rdpath(967) <= \<const0>\;
  ddr3_ila_rdpath(966) <= \<const0>\;
  ddr3_ila_rdpath(965) <= \<const0>\;
  ddr3_ila_rdpath(964) <= \<const0>\;
  ddr3_ila_rdpath(963) <= \<const0>\;
  ddr3_ila_rdpath(962) <= \<const0>\;
  ddr3_ila_rdpath(961) <= \<const0>\;
  ddr3_ila_rdpath(960) <= \<const0>\;
  ddr3_ila_rdpath(959) <= \<const0>\;
  ddr3_ila_rdpath(958) <= \<const0>\;
  ddr3_ila_rdpath(957) <= \<const0>\;
  ddr3_ila_rdpath(956) <= \<const0>\;
  ddr3_ila_rdpath(955) <= \<const0>\;
  ddr3_ila_rdpath(954) <= \<const0>\;
  ddr3_ila_rdpath(953) <= \<const0>\;
  ddr3_ila_rdpath(952) <= \<const0>\;
  ddr3_ila_rdpath(951) <= \<const0>\;
  ddr3_ila_rdpath(950) <= \<const0>\;
  ddr3_ila_rdpath(949) <= \<const0>\;
  ddr3_ila_rdpath(948) <= \<const0>\;
  ddr3_ila_rdpath(947) <= \<const0>\;
  ddr3_ila_rdpath(946) <= \<const0>\;
  ddr3_ila_rdpath(945) <= \<const0>\;
  ddr3_ila_rdpath(944) <= \<const0>\;
  ddr3_ila_rdpath(943) <= \<const0>\;
  ddr3_ila_rdpath(942) <= \<const0>\;
  ddr3_ila_rdpath(941) <= \<const0>\;
  ddr3_ila_rdpath(940) <= \<const0>\;
  ddr3_ila_rdpath(939) <= \<const0>\;
  ddr3_ila_rdpath(938) <= \<const0>\;
  ddr3_ila_rdpath(937) <= \<const0>\;
  ddr3_ila_rdpath(936) <= \<const0>\;
  ddr3_ila_rdpath(935) <= \<const0>\;
  ddr3_ila_rdpath(934) <= \<const0>\;
  ddr3_ila_rdpath(933) <= \<const0>\;
  ddr3_ila_rdpath(932) <= \<const0>\;
  ddr3_ila_rdpath(931) <= \<const0>\;
  ddr3_ila_rdpath(930) <= \<const0>\;
  ddr3_ila_rdpath(929) <= \<const0>\;
  ddr3_ila_rdpath(928) <= \<const0>\;
  ddr3_ila_rdpath(927) <= \<const0>\;
  ddr3_ila_rdpath(926) <= \<const0>\;
  ddr3_ila_rdpath(925) <= \<const0>\;
  ddr3_ila_rdpath(924) <= \<const0>\;
  ddr3_ila_rdpath(923) <= \<const0>\;
  ddr3_ila_rdpath(922) <= \<const0>\;
  ddr3_ila_rdpath(921) <= \<const0>\;
  ddr3_ila_rdpath(920) <= \<const0>\;
  ddr3_ila_rdpath(919) <= \<const0>\;
  ddr3_ila_rdpath(918) <= \<const0>\;
  ddr3_ila_rdpath(917) <= \<const0>\;
  ddr3_ila_rdpath(916) <= \<const0>\;
  ddr3_ila_rdpath(915) <= \<const0>\;
  ddr3_ila_rdpath(914) <= \<const0>\;
  ddr3_ila_rdpath(913) <= \<const0>\;
  ddr3_ila_rdpath(912) <= \<const0>\;
  ddr3_ila_rdpath(911) <= \<const0>\;
  ddr3_ila_rdpath(910) <= \<const0>\;
  ddr3_ila_rdpath(909) <= \<const0>\;
  ddr3_ila_rdpath(908) <= \<const0>\;
  ddr3_ila_rdpath(907) <= \<const0>\;
  ddr3_ila_rdpath(906) <= \<const0>\;
  ddr3_ila_rdpath(905) <= \<const0>\;
  ddr3_ila_rdpath(904) <= \<const0>\;
  ddr3_ila_rdpath(903) <= \<const0>\;
  ddr3_ila_rdpath(902) <= \<const0>\;
  ddr3_ila_rdpath(901) <= \<const0>\;
  ddr3_ila_rdpath(900) <= \<const0>\;
  ddr3_ila_rdpath(899) <= \<const0>\;
  ddr3_ila_rdpath(898) <= \<const0>\;
  ddr3_ila_rdpath(897) <= \<const0>\;
  ddr3_ila_rdpath(896) <= \<const0>\;
  ddr3_ila_rdpath(895) <= \<const0>\;
  ddr3_ila_rdpath(894) <= \<const0>\;
  ddr3_ila_rdpath(893) <= \<const0>\;
  ddr3_ila_rdpath(892) <= \<const0>\;
  ddr3_ila_rdpath(891) <= \<const0>\;
  ddr3_ila_rdpath(890) <= \<const0>\;
  ddr3_ila_rdpath(889) <= \<const0>\;
  ddr3_ila_rdpath(888) <= \<const0>\;
  ddr3_ila_rdpath(887) <= \<const0>\;
  ddr3_ila_rdpath(886) <= \<const0>\;
  ddr3_ila_rdpath(885) <= \<const0>\;
  ddr3_ila_rdpath(884) <= \<const0>\;
  ddr3_ila_rdpath(883) <= \<const0>\;
  ddr3_ila_rdpath(882) <= \<const0>\;
  ddr3_ila_rdpath(881) <= \<const0>\;
  ddr3_ila_rdpath(880) <= \<const0>\;
  ddr3_ila_rdpath(879) <= \<const0>\;
  ddr3_ila_rdpath(878) <= \<const0>\;
  ddr3_ila_rdpath(877) <= \<const0>\;
  ddr3_ila_rdpath(876) <= \<const0>\;
  ddr3_ila_rdpath(875) <= \<const0>\;
  ddr3_ila_rdpath(874) <= \<const0>\;
  ddr3_ila_rdpath(873) <= \<const0>\;
  ddr3_ila_rdpath(872) <= \<const0>\;
  ddr3_ila_rdpath(871) <= \<const0>\;
  ddr3_ila_rdpath(870) <= \<const0>\;
  ddr3_ila_rdpath(869) <= \<const0>\;
  ddr3_ila_rdpath(868) <= \<const0>\;
  ddr3_ila_rdpath(867) <= \<const0>\;
  ddr3_ila_rdpath(866) <= \<const0>\;
  ddr3_ila_rdpath(865) <= \<const0>\;
  ddr3_ila_rdpath(864) <= \<const0>\;
  ddr3_ila_rdpath(863) <= \<const0>\;
  ddr3_ila_rdpath(862) <= \<const0>\;
  ddr3_ila_rdpath(861) <= \<const0>\;
  ddr3_ila_rdpath(860) <= \<const0>\;
  ddr3_ila_rdpath(859) <= \<const0>\;
  ddr3_ila_rdpath(858) <= \<const0>\;
  ddr3_ila_rdpath(857) <= \<const0>\;
  ddr3_ila_rdpath(856) <= \<const0>\;
  ddr3_ila_rdpath(855) <= \<const0>\;
  ddr3_ila_rdpath(854) <= \<const0>\;
  ddr3_ila_rdpath(853) <= \<const0>\;
  ddr3_ila_rdpath(852) <= \<const0>\;
  ddr3_ila_rdpath(851) <= \<const0>\;
  ddr3_ila_rdpath(850) <= \<const0>\;
  ddr3_ila_rdpath(849) <= \<const0>\;
  ddr3_ila_rdpath(848) <= \<const0>\;
  ddr3_ila_rdpath(847) <= \<const0>\;
  ddr3_ila_rdpath(846) <= \<const0>\;
  ddr3_ila_rdpath(845) <= \<const0>\;
  ddr3_ila_rdpath(844) <= \<const0>\;
  ddr3_ila_rdpath(843) <= \<const0>\;
  ddr3_ila_rdpath(842) <= \<const0>\;
  ddr3_ila_rdpath(841) <= \<const0>\;
  ddr3_ila_rdpath(840) <= \<const0>\;
  ddr3_ila_rdpath(839) <= \<const0>\;
  ddr3_ila_rdpath(838) <= \<const0>\;
  ddr3_ila_rdpath(837) <= \<const0>\;
  ddr3_ila_rdpath(836) <= \<const0>\;
  ddr3_ila_rdpath(835) <= \<const0>\;
  ddr3_ila_rdpath(834) <= \<const0>\;
  ddr3_ila_rdpath(833) <= \<const0>\;
  ddr3_ila_rdpath(832) <= \<const0>\;
  ddr3_ila_rdpath(831) <= \<const0>\;
  ddr3_ila_rdpath(830) <= \<const0>\;
  ddr3_ila_rdpath(829) <= \<const0>\;
  ddr3_ila_rdpath(828) <= \<const0>\;
  ddr3_ila_rdpath(827) <= \<const0>\;
  ddr3_ila_rdpath(826) <= \<const0>\;
  ddr3_ila_rdpath(825) <= \<const0>\;
  ddr3_ila_rdpath(824) <= \<const0>\;
  ddr3_ila_rdpath(823) <= \<const0>\;
  ddr3_ila_rdpath(822) <= \<const0>\;
  ddr3_ila_rdpath(821) <= \<const0>\;
  ddr3_ila_rdpath(820) <= \<const0>\;
  ddr3_ila_rdpath(819) <= \<const0>\;
  ddr3_ila_rdpath(818) <= \<const0>\;
  ddr3_ila_rdpath(817) <= \<const0>\;
  ddr3_ila_rdpath(816) <= \<const0>\;
  ddr3_ila_rdpath(815) <= \<const0>\;
  ddr3_ila_rdpath(814) <= \<const0>\;
  ddr3_ila_rdpath(813) <= \<const0>\;
  ddr3_ila_rdpath(812) <= \<const0>\;
  ddr3_ila_rdpath(811) <= \<const0>\;
  ddr3_ila_rdpath(810) <= \<const0>\;
  ddr3_ila_rdpath(809) <= \<const0>\;
  ddr3_ila_rdpath(808) <= \<const0>\;
  ddr3_ila_rdpath(807) <= \<const0>\;
  ddr3_ila_rdpath(806) <= \<const0>\;
  ddr3_ila_rdpath(805) <= \<const0>\;
  ddr3_ila_rdpath(804) <= \<const0>\;
  ddr3_ila_rdpath(803) <= \<const0>\;
  ddr3_ila_rdpath(802) <= \<const0>\;
  ddr3_ila_rdpath(801) <= \<const0>\;
  ddr3_ila_rdpath(800) <= \<const0>\;
  ddr3_ila_rdpath(799) <= \<const0>\;
  ddr3_ila_rdpath(798) <= \<const0>\;
  ddr3_ila_rdpath(797) <= \<const0>\;
  ddr3_ila_rdpath(796) <= \<const0>\;
  ddr3_ila_rdpath(795) <= \<const0>\;
  ddr3_ila_rdpath(794) <= \<const0>\;
  ddr3_ila_rdpath(793) <= \<const0>\;
  ddr3_ila_rdpath(792) <= \<const0>\;
  ddr3_ila_rdpath(791) <= \<const0>\;
  ddr3_ila_rdpath(790) <= \<const0>\;
  ddr3_ila_rdpath(789) <= \<const0>\;
  ddr3_ila_rdpath(788) <= \<const0>\;
  ddr3_ila_rdpath(787) <= \<const0>\;
  ddr3_ila_rdpath(786) <= \<const0>\;
  ddr3_ila_rdpath(785) <= \<const0>\;
  ddr3_ila_rdpath(784) <= \<const0>\;
  ddr3_ila_rdpath(783) <= \<const0>\;
  ddr3_ila_rdpath(782) <= \<const0>\;
  ddr3_ila_rdpath(781) <= \<const0>\;
  ddr3_ila_rdpath(780) <= \<const0>\;
  ddr3_ila_rdpath(779) <= \<const0>\;
  ddr3_ila_rdpath(778) <= \<const0>\;
  ddr3_ila_rdpath(777) <= \<const0>\;
  ddr3_ila_rdpath(776) <= \<const0>\;
  ddr3_ila_rdpath(775) <= \<const0>\;
  ddr3_ila_rdpath(774) <= \<const0>\;
  ddr3_ila_rdpath(773) <= \<const0>\;
  ddr3_ila_rdpath(772) <= \<const0>\;
  ddr3_ila_rdpath(771) <= \<const0>\;
  ddr3_ila_rdpath(770) <= \<const0>\;
  ddr3_ila_rdpath(769) <= \<const0>\;
  ddr3_ila_rdpath(768) <= \<const0>\;
  ddr3_ila_rdpath(767) <= \<const0>\;
  ddr3_ila_rdpath(766) <= \<const0>\;
  ddr3_ila_rdpath(765) <= \<const0>\;
  ddr3_ila_rdpath(764) <= \<const0>\;
  ddr3_ila_rdpath(763) <= \<const0>\;
  ddr3_ila_rdpath(762) <= \<const0>\;
  ddr3_ila_rdpath(761) <= \<const0>\;
  ddr3_ila_rdpath(760) <= \<const0>\;
  ddr3_ila_rdpath(759) <= \<const0>\;
  ddr3_ila_rdpath(758) <= \<const0>\;
  ddr3_ila_rdpath(757) <= \<const0>\;
  ddr3_ila_rdpath(756) <= \<const0>\;
  ddr3_ila_rdpath(755) <= \<const0>\;
  ddr3_ila_rdpath(754) <= \<const0>\;
  ddr3_ila_rdpath(753) <= \<const0>\;
  ddr3_ila_rdpath(752) <= \<const0>\;
  ddr3_ila_rdpath(751) <= \<const0>\;
  ddr3_ila_rdpath(750) <= \<const0>\;
  ddr3_ila_rdpath(749) <= \<const0>\;
  ddr3_ila_rdpath(748) <= \<const0>\;
  ddr3_ila_rdpath(747) <= \<const0>\;
  ddr3_ila_rdpath(746) <= \<const0>\;
  ddr3_ila_rdpath(745) <= \<const0>\;
  ddr3_ila_rdpath(744) <= \<const0>\;
  ddr3_ila_rdpath(743) <= \<const0>\;
  ddr3_ila_rdpath(742) <= \<const0>\;
  ddr3_ila_rdpath(741) <= \<const0>\;
  ddr3_ila_rdpath(740) <= \<const0>\;
  ddr3_ila_rdpath(739) <= \<const0>\;
  ddr3_ila_rdpath(738) <= \<const0>\;
  ddr3_ila_rdpath(737) <= \<const0>\;
  ddr3_ila_rdpath(736) <= \<const0>\;
  ddr3_ila_rdpath(735) <= \<const0>\;
  ddr3_ila_rdpath(734) <= \<const0>\;
  ddr3_ila_rdpath(733) <= \<const0>\;
  ddr3_ila_rdpath(732) <= \<const0>\;
  ddr3_ila_rdpath(731) <= \<const0>\;
  ddr3_ila_rdpath(730) <= \<const0>\;
  ddr3_ila_rdpath(729) <= \<const0>\;
  ddr3_ila_rdpath(728) <= \<const0>\;
  ddr3_ila_rdpath(727) <= \<const0>\;
  ddr3_ila_rdpath(726) <= \<const0>\;
  ddr3_ila_rdpath(725) <= \<const0>\;
  ddr3_ila_rdpath(724) <= \<const0>\;
  ddr3_ila_rdpath(723) <= \<const0>\;
  ddr3_ila_rdpath(722) <= \<const0>\;
  ddr3_ila_rdpath(721) <= \<const0>\;
  ddr3_ila_rdpath(720) <= \<const0>\;
  ddr3_ila_rdpath(719) <= \<const0>\;
  ddr3_ila_rdpath(718) <= \<const0>\;
  ddr3_ila_rdpath(717) <= \<const0>\;
  ddr3_ila_rdpath(716) <= \<const0>\;
  ddr3_ila_rdpath(715) <= \<const0>\;
  ddr3_ila_rdpath(714) <= \<const0>\;
  ddr3_ila_rdpath(713) <= \<const0>\;
  ddr3_ila_rdpath(712) <= \<const0>\;
  ddr3_ila_rdpath(711) <= \<const0>\;
  ddr3_ila_rdpath(710) <= \<const0>\;
  ddr3_ila_rdpath(709) <= \<const0>\;
  ddr3_ila_rdpath(708) <= \<const0>\;
  ddr3_ila_rdpath(707) <= \<const0>\;
  ddr3_ila_rdpath(706) <= \<const0>\;
  ddr3_ila_rdpath(705) <= \<const0>\;
  ddr3_ila_rdpath(704) <= \<const0>\;
  ddr3_ila_rdpath(703) <= \<const0>\;
  ddr3_ila_rdpath(702) <= \<const0>\;
  ddr3_ila_rdpath(701) <= \<const0>\;
  ddr3_ila_rdpath(700) <= \<const0>\;
  ddr3_ila_rdpath(699) <= \<const0>\;
  ddr3_ila_rdpath(698) <= \<const0>\;
  ddr3_ila_rdpath(697) <= \<const0>\;
  ddr3_ila_rdpath(696) <= \<const0>\;
  ddr3_ila_rdpath(695) <= \<const0>\;
  ddr3_ila_rdpath(694) <= \<const0>\;
  ddr3_ila_rdpath(693) <= \<const0>\;
  ddr3_ila_rdpath(692) <= \<const0>\;
  ddr3_ila_rdpath(691) <= \<const0>\;
  ddr3_ila_rdpath(690) <= \<const0>\;
  ddr3_ila_rdpath(689) <= \<const0>\;
  ddr3_ila_rdpath(688) <= \<const0>\;
  ddr3_ila_rdpath(687) <= \<const0>\;
  ddr3_ila_rdpath(686) <= \<const0>\;
  ddr3_ila_rdpath(685) <= \<const0>\;
  ddr3_ila_rdpath(684) <= \<const0>\;
  ddr3_ila_rdpath(683) <= \<const0>\;
  ddr3_ila_rdpath(682) <= \<const0>\;
  ddr3_ila_rdpath(681) <= \<const0>\;
  ddr3_ila_rdpath(680) <= \<const0>\;
  ddr3_ila_rdpath(679) <= \<const0>\;
  ddr3_ila_rdpath(678) <= \<const0>\;
  ddr3_ila_rdpath(677) <= \<const0>\;
  ddr3_ila_rdpath(676) <= \<const0>\;
  ddr3_ila_rdpath(675) <= \<const0>\;
  ddr3_ila_rdpath(674) <= \<const0>\;
  ddr3_ila_rdpath(673) <= \<const0>\;
  ddr3_ila_rdpath(672) <= \<const0>\;
  ddr3_ila_rdpath(671) <= \<const0>\;
  ddr3_ila_rdpath(670) <= \<const0>\;
  ddr3_ila_rdpath(669) <= \<const0>\;
  ddr3_ila_rdpath(668) <= \<const0>\;
  ddr3_ila_rdpath(667) <= \<const0>\;
  ddr3_ila_rdpath(666) <= \<const0>\;
  ddr3_ila_rdpath(665) <= \<const0>\;
  ddr3_ila_rdpath(664) <= \<const0>\;
  ddr3_ila_rdpath(663) <= \<const0>\;
  ddr3_ila_rdpath(662) <= \<const0>\;
  ddr3_ila_rdpath(661) <= \<const0>\;
  ddr3_ila_rdpath(660) <= \<const0>\;
  ddr3_ila_rdpath(659) <= \<const0>\;
  ddr3_ila_rdpath(658) <= \<const0>\;
  ddr3_ila_rdpath(657) <= \<const0>\;
  ddr3_ila_rdpath(656) <= \<const0>\;
  ddr3_ila_rdpath(655) <= \<const0>\;
  ddr3_ila_rdpath(654) <= \<const0>\;
  ddr3_ila_rdpath(653) <= \<const0>\;
  ddr3_ila_rdpath(652) <= \<const0>\;
  ddr3_ila_rdpath(651) <= \<const0>\;
  ddr3_ila_rdpath(650) <= \<const0>\;
  ddr3_ila_rdpath(649) <= \<const0>\;
  ddr3_ila_rdpath(648) <= \<const0>\;
  ddr3_ila_rdpath(647) <= \<const0>\;
  ddr3_ila_rdpath(646) <= \<const0>\;
  ddr3_ila_rdpath(645) <= \<const0>\;
  ddr3_ila_rdpath(644) <= \<const0>\;
  ddr3_ila_rdpath(643) <= \<const0>\;
  ddr3_ila_rdpath(642) <= \<const0>\;
  ddr3_ila_rdpath(641) <= \<const0>\;
  ddr3_ila_rdpath(640) <= \<const0>\;
  ddr3_ila_rdpath(639) <= \<const0>\;
  ddr3_ila_rdpath(638) <= \<const0>\;
  ddr3_ila_rdpath(637) <= \<const0>\;
  ddr3_ila_rdpath(636) <= \<const0>\;
  ddr3_ila_rdpath(635) <= \<const0>\;
  ddr3_ila_rdpath(634) <= \<const0>\;
  ddr3_ila_rdpath(633) <= \<const0>\;
  ddr3_ila_rdpath(632) <= \<const0>\;
  ddr3_ila_rdpath(631) <= \<const0>\;
  ddr3_ila_rdpath(630) <= \<const0>\;
  ddr3_ila_rdpath(629) <= \<const0>\;
  ddr3_ila_rdpath(628) <= \<const0>\;
  ddr3_ila_rdpath(627) <= \<const0>\;
  ddr3_ila_rdpath(626) <= \<const0>\;
  ddr3_ila_rdpath(625) <= \<const0>\;
  ddr3_ila_rdpath(624) <= \<const0>\;
  ddr3_ila_rdpath(623) <= \<const0>\;
  ddr3_ila_rdpath(622) <= \<const0>\;
  ddr3_ila_rdpath(621) <= \<const0>\;
  ddr3_ila_rdpath(620) <= \<const0>\;
  ddr3_ila_rdpath(619) <= \<const0>\;
  ddr3_ila_rdpath(618) <= \<const0>\;
  ddr3_ila_rdpath(617) <= \<const0>\;
  ddr3_ila_rdpath(616) <= \<const0>\;
  ddr3_ila_rdpath(615) <= \<const0>\;
  ddr3_ila_rdpath(614) <= \<const0>\;
  ddr3_ila_rdpath(613) <= \<const0>\;
  ddr3_ila_rdpath(612) <= \<const0>\;
  ddr3_ila_rdpath(611) <= \<const0>\;
  ddr3_ila_rdpath(610) <= \<const0>\;
  ddr3_ila_rdpath(609) <= \<const0>\;
  ddr3_ila_rdpath(608) <= \<const0>\;
  ddr3_ila_rdpath(607) <= \<const0>\;
  ddr3_ila_rdpath(606) <= \<const0>\;
  ddr3_ila_rdpath(605) <= \<const0>\;
  ddr3_ila_rdpath(604) <= \<const0>\;
  ddr3_ila_rdpath(603) <= \<const0>\;
  ddr3_ila_rdpath(602) <= \<const0>\;
  ddr3_ila_rdpath(601) <= \<const0>\;
  ddr3_ila_rdpath(600) <= \<const0>\;
  ddr3_ila_rdpath(599) <= \<const0>\;
  ddr3_ila_rdpath(598) <= \<const0>\;
  ddr3_ila_rdpath(597) <= \<const0>\;
  ddr3_ila_rdpath(596) <= \<const0>\;
  ddr3_ila_rdpath(595) <= \<const0>\;
  ddr3_ila_rdpath(594) <= \<const0>\;
  ddr3_ila_rdpath(593) <= \<const0>\;
  ddr3_ila_rdpath(592) <= \<const0>\;
  ddr3_ila_rdpath(591) <= \<const0>\;
  ddr3_ila_rdpath(590) <= \<const0>\;
  ddr3_ila_rdpath(589) <= \<const0>\;
  ddr3_ila_rdpath(588) <= \<const0>\;
  ddr3_ila_rdpath(587) <= \<const0>\;
  ddr3_ila_rdpath(586) <= \<const0>\;
  ddr3_ila_rdpath(585) <= \<const0>\;
  ddr3_ila_rdpath(584) <= \<const0>\;
  ddr3_ila_rdpath(583) <= \<const0>\;
  ddr3_ila_rdpath(582) <= \<const0>\;
  ddr3_ila_rdpath(581) <= \<const0>\;
  ddr3_ila_rdpath(580) <= \<const0>\;
  ddr3_ila_rdpath(579) <= \<const0>\;
  ddr3_ila_rdpath(578) <= \<const0>\;
  ddr3_ila_rdpath(577) <= \<const0>\;
  ddr3_ila_rdpath(576) <= \<const0>\;
  ddr3_ila_rdpath(575) <= \<const0>\;
  ddr3_ila_rdpath(574) <= \<const0>\;
  ddr3_ila_rdpath(573) <= \<const0>\;
  ddr3_ila_rdpath(572) <= \<const0>\;
  ddr3_ila_rdpath(571) <= \<const0>\;
  ddr3_ila_rdpath(570) <= \<const0>\;
  ddr3_ila_rdpath(569) <= \<const0>\;
  ddr3_ila_rdpath(568) <= \<const0>\;
  ddr3_ila_rdpath(567) <= \<const0>\;
  ddr3_ila_rdpath(566) <= \<const0>\;
  ddr3_ila_rdpath(565) <= \<const0>\;
  ddr3_ila_rdpath(564) <= \<const0>\;
  ddr3_ila_rdpath(563) <= \<const0>\;
  ddr3_ila_rdpath(562) <= \<const0>\;
  ddr3_ila_rdpath(561) <= \<const0>\;
  ddr3_ila_rdpath(560) <= \<const0>\;
  ddr3_ila_rdpath(559) <= \<const0>\;
  ddr3_ila_rdpath(558) <= \<const0>\;
  ddr3_ila_rdpath(557) <= \<const0>\;
  ddr3_ila_rdpath(556) <= \<const0>\;
  ddr3_ila_rdpath(555) <= \<const0>\;
  ddr3_ila_rdpath(554) <= \<const0>\;
  ddr3_ila_rdpath(553) <= \<const0>\;
  ddr3_ila_rdpath(552) <= \<const0>\;
  ddr3_ila_rdpath(551) <= \<const0>\;
  ddr3_ila_rdpath(550) <= \<const0>\;
  ddr3_ila_rdpath(549) <= \<const0>\;
  ddr3_ila_rdpath(548) <= \<const0>\;
  ddr3_ila_rdpath(547) <= \<const0>\;
  ddr3_ila_rdpath(546) <= \<const0>\;
  ddr3_ila_rdpath(545) <= \<const0>\;
  ddr3_ila_rdpath(544) <= \<const0>\;
  ddr3_ila_rdpath(543) <= \<const0>\;
  ddr3_ila_rdpath(542) <= \<const0>\;
  ddr3_ila_rdpath(541) <= \<const0>\;
  ddr3_ila_rdpath(540) <= \<const0>\;
  ddr3_ila_rdpath(539) <= \<const0>\;
  ddr3_ila_rdpath(538) <= \<const0>\;
  ddr3_ila_rdpath(537) <= \<const0>\;
  ddr3_ila_rdpath(536) <= \<const0>\;
  ddr3_ila_rdpath(535) <= \<const0>\;
  ddr3_ila_rdpath(534 downto 530) <= \^ddr3_ila_rdpath\(534 downto 530);
  ddr3_ila_rdpath(529) <= \<const0>\;
  ddr3_ila_rdpath(528) <= \<const0>\;
  ddr3_ila_rdpath(527) <= \<const0>\;
  ddr3_ila_rdpath(526) <= \<const0>\;
  ddr3_ila_rdpath(525) <= \<const0>\;
  ddr3_ila_rdpath(524) <= \<const0>\;
  ddr3_ila_rdpath(523) <= \<const0>\;
  ddr3_ila_rdpath(522) <= \<const0>\;
  ddr3_ila_rdpath(521) <= \<const0>\;
  ddr3_ila_rdpath(520) <= \<const0>\;
  ddr3_ila_rdpath(519) <= \<const0>\;
  ddr3_ila_rdpath(518) <= \<const0>\;
  ddr3_ila_rdpath(517) <= \<const0>\;
  ddr3_ila_rdpath(516) <= \<const0>\;
  ddr3_ila_rdpath(515) <= \<const0>\;
  ddr3_ila_rdpath(514) <= \<const0>\;
  ddr3_ila_rdpath(513) <= \<const0>\;
  ddr3_ila_rdpath(512) <= \<const0>\;
  ddr3_ila_rdpath(511) <= \<const0>\;
  ddr3_ila_rdpath(510) <= \<const0>\;
  ddr3_ila_rdpath(509) <= \<const0>\;
  ddr3_ila_rdpath(508) <= \<const0>\;
  ddr3_ila_rdpath(507) <= \<const0>\;
  ddr3_ila_rdpath(506) <= \<const0>\;
  ddr3_ila_rdpath(505) <= \<const0>\;
  ddr3_ila_rdpath(504) <= \<const0>\;
  ddr3_ila_rdpath(503) <= \<const0>\;
  ddr3_ila_rdpath(502) <= \<const0>\;
  ddr3_ila_rdpath(501) <= \<const0>\;
  ddr3_ila_rdpath(500) <= \<const0>\;
  ddr3_ila_rdpath(499) <= \<const0>\;
  ddr3_ila_rdpath(498) <= \<const0>\;
  ddr3_ila_rdpath(497) <= \<const0>\;
  ddr3_ila_rdpath(496) <= \<const0>\;
  ddr3_ila_rdpath(495) <= \<const0>\;
  ddr3_ila_rdpath(494) <= \<const0>\;
  ddr3_ila_rdpath(493) <= \<const0>\;
  ddr3_ila_rdpath(492) <= \<const0>\;
  ddr3_ila_rdpath(491) <= \<const0>\;
  ddr3_ila_rdpath(490) <= \<const0>\;
  ddr3_ila_rdpath(489) <= \<const0>\;
  ddr3_ila_rdpath(488) <= \<const0>\;
  ddr3_ila_rdpath(487) <= \<const0>\;
  ddr3_ila_rdpath(486) <= \<const0>\;
  ddr3_ila_rdpath(485) <= \<const0>\;
  ddr3_ila_rdpath(484) <= \<const0>\;
  ddr3_ila_rdpath(483) <= \<const0>\;
  ddr3_ila_rdpath(482) <= \<const0>\;
  ddr3_ila_rdpath(481) <= \<const0>\;
  ddr3_ila_rdpath(480) <= \<const0>\;
  ddr3_ila_rdpath(479) <= \<const0>\;
  ddr3_ila_rdpath(478) <= \<const0>\;
  ddr3_ila_rdpath(477) <= \<const0>\;
  ddr3_ila_rdpath(476) <= \<const0>\;
  ddr3_ila_rdpath(475) <= \<const0>\;
  ddr3_ila_rdpath(474) <= \<const0>\;
  ddr3_ila_rdpath(473) <= \<const0>\;
  ddr3_ila_rdpath(472) <= \<const0>\;
  ddr3_ila_rdpath(471) <= \<const0>\;
  ddr3_ila_rdpath(470) <= \<const0>\;
  ddr3_ila_rdpath(469) <= \<const0>\;
  ddr3_ila_rdpath(468) <= \<const0>\;
  ddr3_ila_rdpath(467) <= \<const0>\;
  ddr3_ila_rdpath(466) <= \<const0>\;
  ddr3_ila_rdpath(465) <= \<const0>\;
  ddr3_ila_rdpath(464) <= \<const0>\;
  ddr3_ila_rdpath(463) <= \<const0>\;
  ddr3_ila_rdpath(462) <= \<const0>\;
  ddr3_ila_rdpath(461) <= \<const0>\;
  ddr3_ila_rdpath(460) <= \<const0>\;
  ddr3_ila_rdpath(459) <= \<const0>\;
  ddr3_ila_rdpath(458) <= \<const0>\;
  ddr3_ila_rdpath(457) <= \<const0>\;
  ddr3_ila_rdpath(456) <= \<const0>\;
  ddr3_ila_rdpath(455) <= \<const0>\;
  ddr3_ila_rdpath(454) <= \<const0>\;
  ddr3_ila_rdpath(453) <= \<const0>\;
  ddr3_ila_rdpath(452) <= \<const0>\;
  ddr3_ila_rdpath(451) <= \<const0>\;
  ddr3_ila_rdpath(450) <= \<const0>\;
  ddr3_ila_rdpath(449) <= \<const0>\;
  ddr3_ila_rdpath(448) <= \<const0>\;
  ddr3_ila_rdpath(447) <= \<const0>\;
  ddr3_ila_rdpath(446) <= \<const0>\;
  ddr3_ila_rdpath(445) <= \<const0>\;
  ddr3_ila_rdpath(444) <= \<const0>\;
  ddr3_ila_rdpath(443) <= \<const0>\;
  ddr3_ila_rdpath(442) <= \<const0>\;
  ddr3_ila_rdpath(441) <= \<const0>\;
  ddr3_ila_rdpath(440) <= \<const0>\;
  ddr3_ila_rdpath(439) <= \<const0>\;
  ddr3_ila_rdpath(438) <= \<const0>\;
  ddr3_ila_rdpath(437) <= \<const0>\;
  ddr3_ila_rdpath(436) <= \<const0>\;
  ddr3_ila_rdpath(435) <= \<const0>\;
  ddr3_ila_rdpath(434) <= \<const0>\;
  ddr3_ila_rdpath(433) <= \<const0>\;
  ddr3_ila_rdpath(432) <= \<const0>\;
  ddr3_ila_rdpath(431) <= \<const0>\;
  ddr3_ila_rdpath(430) <= \<const0>\;
  ddr3_ila_rdpath(429) <= \<const0>\;
  ddr3_ila_rdpath(428) <= \<const0>\;
  ddr3_ila_rdpath(427 downto 422) <= \^ddr3_ila_rdpath\(427 downto 422);
  ddr3_ila_rdpath(421) <= \<const0>\;
  ddr3_ila_rdpath(420) <= \<const0>\;
  ddr3_ila_rdpath(419) <= \<const0>\;
  ddr3_ila_rdpath(418) <= \<const0>\;
  ddr3_ila_rdpath(417) <= \<const0>\;
  ddr3_ila_rdpath(416) <= \<const0>\;
  ddr3_ila_rdpath(415) <= \<const0>\;
  ddr3_ila_rdpath(414) <= \<const0>\;
  ddr3_ila_rdpath(413) <= \<const0>\;
  ddr3_ila_rdpath(412) <= \<const0>\;
  ddr3_ila_rdpath(411) <= \<const0>\;
  ddr3_ila_rdpath(410) <= \<const0>\;
  ddr3_ila_rdpath(409) <= \<const0>\;
  ddr3_ila_rdpath(408) <= \<const0>\;
  ddr3_ila_rdpath(407) <= \<const0>\;
  ddr3_ila_rdpath(406) <= \<const0>\;
  ddr3_ila_rdpath(405) <= \<const0>\;
  ddr3_ila_rdpath(404) <= \<const0>\;
  ddr3_ila_rdpath(403) <= \<const0>\;
  ddr3_ila_rdpath(402) <= \<const0>\;
  ddr3_ila_rdpath(401) <= \<const0>\;
  ddr3_ila_rdpath(400) <= \<const0>\;
  ddr3_ila_rdpath(399) <= \<const0>\;
  ddr3_ila_rdpath(398) <= \<const0>\;
  ddr3_ila_rdpath(397) <= \<const0>\;
  ddr3_ila_rdpath(396) <= \<const0>\;
  ddr3_ila_rdpath(395) <= \<const0>\;
  ddr3_ila_rdpath(394) <= \<const0>\;
  ddr3_ila_rdpath(393) <= \<const0>\;
  ddr3_ila_rdpath(392) <= \<const0>\;
  ddr3_ila_rdpath(391) <= \<const0>\;
  ddr3_ila_rdpath(390) <= \<const0>\;
  ddr3_ila_rdpath(389) <= \<const0>\;
  ddr3_ila_rdpath(388) <= \<const0>\;
  ddr3_ila_rdpath(387) <= \<const0>\;
  ddr3_ila_rdpath(386) <= \<const0>\;
  ddr3_ila_rdpath(385) <= \<const0>\;
  ddr3_ila_rdpath(384) <= \<const0>\;
  ddr3_ila_rdpath(383) <= \<const0>\;
  ddr3_ila_rdpath(382) <= \<const0>\;
  ddr3_ila_rdpath(381) <= \<const0>\;
  ddr3_ila_rdpath(380) <= \<const0>\;
  ddr3_ila_rdpath(379) <= \<const0>\;
  ddr3_ila_rdpath(378) <= \<const0>\;
  ddr3_ila_rdpath(377) <= \<const0>\;
  ddr3_ila_rdpath(376) <= \<const0>\;
  ddr3_ila_rdpath(375) <= \<const0>\;
  ddr3_ila_rdpath(374) <= \<const0>\;
  ddr3_ila_rdpath(373) <= \<const0>\;
  ddr3_ila_rdpath(372) <= \<const0>\;
  ddr3_ila_rdpath(371) <= \<const0>\;
  ddr3_ila_rdpath(370) <= \<const0>\;
  ddr3_ila_rdpath(369) <= \<const0>\;
  ddr3_ila_rdpath(368) <= \<const0>\;
  ddr3_ila_rdpath(367) <= \<const0>\;
  ddr3_ila_rdpath(366) <= \<const0>\;
  ddr3_ila_rdpath(365) <= \<const0>\;
  ddr3_ila_rdpath(364) <= \<const0>\;
  ddr3_ila_rdpath(363) <= \<const0>\;
  ddr3_ila_rdpath(362) <= \<const0>\;
  ddr3_ila_rdpath(361) <= \<const0>\;
  ddr3_ila_rdpath(360) <= \<const0>\;
  ddr3_ila_rdpath(359) <= \<const0>\;
  ddr3_ila_rdpath(358) <= \<const0>\;
  ddr3_ila_rdpath(357) <= \<const0>\;
  ddr3_ila_rdpath(356) <= \<const0>\;
  ddr3_ila_rdpath(355) <= \<const0>\;
  ddr3_ila_rdpath(354) <= \<const0>\;
  ddr3_ila_rdpath(353) <= \<const0>\;
  ddr3_ila_rdpath(352) <= \<const0>\;
  ddr3_ila_rdpath(351) <= \<const0>\;
  ddr3_ila_rdpath(350) <= \<const0>\;
  ddr3_ila_rdpath(349) <= \<const0>\;
  ddr3_ila_rdpath(348) <= \<const0>\;
  ddr3_ila_rdpath(347) <= \<const0>\;
  ddr3_ila_rdpath(346) <= \<const0>\;
  ddr3_ila_rdpath(345) <= \<const0>\;
  ddr3_ila_rdpath(344) <= \<const0>\;
  ddr3_ila_rdpath(343) <= \<const0>\;
  ddr3_ila_rdpath(342) <= \<const0>\;
  ddr3_ila_rdpath(341) <= \<const0>\;
  ddr3_ila_rdpath(340) <= \<const0>\;
  ddr3_ila_rdpath(339) <= \<const0>\;
  ddr3_ila_rdpath(338) <= \<const0>\;
  ddr3_ila_rdpath(337) <= \<const0>\;
  ddr3_ila_rdpath(336) <= \<const0>\;
  ddr3_ila_rdpath(335) <= \<const0>\;
  ddr3_ila_rdpath(334) <= \<const0>\;
  ddr3_ila_rdpath(333) <= \<const0>\;
  ddr3_ila_rdpath(332) <= \<const0>\;
  ddr3_ila_rdpath(331) <= \<const0>\;
  ddr3_ila_rdpath(330) <= \<const0>\;
  ddr3_ila_rdpath(329) <= \<const0>\;
  ddr3_ila_rdpath(328) <= \<const0>\;
  ddr3_ila_rdpath(327) <= \<const0>\;
  ddr3_ila_rdpath(326) <= \<const0>\;
  ddr3_ila_rdpath(325) <= \<const0>\;
  ddr3_ila_rdpath(324) <= \<const0>\;
  ddr3_ila_rdpath(323) <= \<const0>\;
  ddr3_ila_rdpath(322) <= \<const0>\;
  ddr3_ila_rdpath(321) <= \<const0>\;
  ddr3_ila_rdpath(320) <= \<const0>\;
  ddr3_ila_rdpath(319 downto 314) <= \^ddr3_ila_rdpath\(319 downto 314);
  ddr3_ila_rdpath(313) <= \<const0>\;
  ddr3_ila_rdpath(312) <= \<const0>\;
  ddr3_ila_rdpath(311) <= \<const0>\;
  ddr3_ila_rdpath(310) <= \<const0>\;
  ddr3_ila_rdpath(309) <= \<const0>\;
  ddr3_ila_rdpath(308) <= \<const0>\;
  ddr3_ila_rdpath(307) <= \<const0>\;
  ddr3_ila_rdpath(306) <= \<const0>\;
  ddr3_ila_rdpath(305) <= \<const0>\;
  ddr3_ila_rdpath(304) <= \<const0>\;
  ddr3_ila_rdpath(303) <= \<const0>\;
  ddr3_ila_rdpath(302) <= \<const0>\;
  ddr3_ila_rdpath(301) <= \<const0>\;
  ddr3_ila_rdpath(300) <= \<const0>\;
  ddr3_ila_rdpath(299) <= \<const0>\;
  ddr3_ila_rdpath(298) <= \<const0>\;
  ddr3_ila_rdpath(297) <= \<const0>\;
  ddr3_ila_rdpath(296) <= \<const0>\;
  ddr3_ila_rdpath(295) <= \<const0>\;
  ddr3_ila_rdpath(294) <= \<const0>\;
  ddr3_ila_rdpath(293) <= \<const0>\;
  ddr3_ila_rdpath(292) <= \<const0>\;
  ddr3_ila_rdpath(291) <= \<const0>\;
  ddr3_ila_rdpath(290) <= \<const0>\;
  ddr3_ila_rdpath(289) <= \<const0>\;
  ddr3_ila_rdpath(288) <= \<const0>\;
  ddr3_ila_rdpath(287) <= \<const0>\;
  ddr3_ila_rdpath(286) <= \<const0>\;
  ddr3_ila_rdpath(285) <= \<const0>\;
  ddr3_ila_rdpath(284) <= \<const0>\;
  ddr3_ila_rdpath(283) <= \<const0>\;
  ddr3_ila_rdpath(282) <= \<const0>\;
  ddr3_ila_rdpath(281) <= \<const0>\;
  ddr3_ila_rdpath(280) <= \<const0>\;
  ddr3_ila_rdpath(279) <= \<const0>\;
  ddr3_ila_rdpath(278) <= \<const0>\;
  ddr3_ila_rdpath(277) <= \<const0>\;
  ddr3_ila_rdpath(276) <= \<const0>\;
  ddr3_ila_rdpath(275) <= \<const0>\;
  ddr3_ila_rdpath(274) <= \<const0>\;
  ddr3_ila_rdpath(273) <= \<const0>\;
  ddr3_ila_rdpath(272) <= \<const0>\;
  ddr3_ila_rdpath(271) <= \<const0>\;
  ddr3_ila_rdpath(270) <= \<const0>\;
  ddr3_ila_rdpath(269) <= \<const0>\;
  ddr3_ila_rdpath(268) <= \<const0>\;
  ddr3_ila_rdpath(267) <= \<const0>\;
  ddr3_ila_rdpath(266) <= \<const0>\;
  ddr3_ila_rdpath(265) <= \<const0>\;
  ddr3_ila_rdpath(264) <= \<const0>\;
  ddr3_ila_rdpath(263) <= \<const0>\;
  ddr3_ila_rdpath(262) <= \<const0>\;
  ddr3_ila_rdpath(261) <= \<const0>\;
  ddr3_ila_rdpath(260) <= \<const0>\;
  ddr3_ila_rdpath(259) <= \<const0>\;
  ddr3_ila_rdpath(258) <= \<const0>\;
  ddr3_ila_rdpath(257) <= \<const0>\;
  ddr3_ila_rdpath(256) <= \<const0>\;
  ddr3_ila_rdpath(255) <= \<const0>\;
  ddr3_ila_rdpath(254) <= \<const0>\;
  ddr3_ila_rdpath(253) <= \<const0>\;
  ddr3_ila_rdpath(252) <= \<const0>\;
  ddr3_ila_rdpath(251) <= \<const0>\;
  ddr3_ila_rdpath(250) <= \<const0>\;
  ddr3_ila_rdpath(249) <= \<const0>\;
  ddr3_ila_rdpath(248) <= \<const0>\;
  ddr3_ila_rdpath(247) <= \<const0>\;
  ddr3_ila_rdpath(246) <= \<const0>\;
  ddr3_ila_rdpath(245) <= \<const0>\;
  ddr3_ila_rdpath(244) <= \<const0>\;
  ddr3_ila_rdpath(243) <= \<const0>\;
  ddr3_ila_rdpath(242) <= \<const0>\;
  ddr3_ila_rdpath(241) <= \<const0>\;
  ddr3_ila_rdpath(240) <= \<const0>\;
  ddr3_ila_rdpath(239) <= \<const0>\;
  ddr3_ila_rdpath(238) <= \<const0>\;
  ddr3_ila_rdpath(237) <= \<const0>\;
  ddr3_ila_rdpath(236) <= \<const0>\;
  ddr3_ila_rdpath(235) <= \<const0>\;
  ddr3_ila_rdpath(234) <= \<const0>\;
  ddr3_ila_rdpath(233) <= \<const0>\;
  ddr3_ila_rdpath(232) <= \<const0>\;
  ddr3_ila_rdpath(231) <= \<const0>\;
  ddr3_ila_rdpath(230) <= \<const0>\;
  ddr3_ila_rdpath(229) <= \<const0>\;
  ddr3_ila_rdpath(228) <= \<const0>\;
  ddr3_ila_rdpath(227) <= \<const0>\;
  ddr3_ila_rdpath(226) <= \<const0>\;
  ddr3_ila_rdpath(225) <= \<const0>\;
  ddr3_ila_rdpath(224) <= \<const0>\;
  ddr3_ila_rdpath(223) <= \<const0>\;
  ddr3_ila_rdpath(222) <= \<const0>\;
  ddr3_ila_rdpath(221) <= \<const0>\;
  ddr3_ila_rdpath(220) <= \<const0>\;
  ddr3_ila_rdpath(219) <= \<const0>\;
  ddr3_ila_rdpath(218) <= \<const0>\;
  ddr3_ila_rdpath(217) <= \<const0>\;
  ddr3_ila_rdpath(216) <= \<const0>\;
  ddr3_ila_rdpath(215) <= \<const0>\;
  ddr3_ila_rdpath(214) <= \<const0>\;
  ddr3_ila_rdpath(213) <= \<const0>\;
  ddr3_ila_rdpath(212) <= \<const0>\;
  ddr3_ila_rdpath(211 downto 206) <= \^ddr3_ila_rdpath\(211 downto 206);
  ddr3_ila_rdpath(205) <= \<const0>\;
  ddr3_ila_rdpath(204) <= \<const0>\;
  ddr3_ila_rdpath(203) <= \<const0>\;
  ddr3_ila_rdpath(202) <= \^ddr3_ila_rdpath\(196);
  ddr3_ila_rdpath(201) <= \<const0>\;
  ddr3_ila_rdpath(200) <= \^ddr3_ila_rdpath\(200);
  ddr3_ila_rdpath(199) <= \<const0>\;
  ddr3_ila_rdpath(198) <= \<const0>\;
  ddr3_ila_rdpath(197) <= \<const0>\;
  ddr3_ila_rdpath(196) <= \^ddr3_ila_rdpath\(196);
  ddr3_ila_rdpath(195) <= \<const0>\;
  ddr3_ila_rdpath(194) <= \^ddr3_ila_rdpath\(200);
  ddr3_ila_rdpath(193 downto 188) <= \^ddr3_ila_rdpath\(193 downto 188);
  ddr3_ila_rdpath(187) <= \<const0>\;
  ddr3_ila_rdpath(186) <= \<const0>\;
  ddr3_ila_rdpath(185) <= \<const0>\;
  ddr3_ila_rdpath(184) <= \<const0>\;
  ddr3_ila_rdpath(183) <= \<const0>\;
  ddr3_ila_rdpath(182) <= \<const0>\;
  ddr3_ila_rdpath(181) <= \<const0>\;
  ddr3_ila_rdpath(180) <= \<const0>\;
  ddr3_ila_rdpath(179) <= \<const0>\;
  ddr3_ila_rdpath(178) <= \<const0>\;
  ddr3_ila_rdpath(177) <= \<const0>\;
  ddr3_ila_rdpath(176) <= \<const0>\;
  ddr3_ila_rdpath(175) <= \<const0>\;
  ddr3_ila_rdpath(174) <= \<const0>\;
  ddr3_ila_rdpath(173) <= \<const0>\;
  ddr3_ila_rdpath(172) <= \<const0>\;
  ddr3_ila_rdpath(171) <= \<const0>\;
  ddr3_ila_rdpath(170) <= \<const0>\;
  ddr3_ila_rdpath(169) <= \<const0>\;
  ddr3_ila_rdpath(168) <= \<const0>\;
  ddr3_ila_rdpath(167) <= \<const0>\;
  ddr3_ila_rdpath(166) <= \<const0>\;
  ddr3_ila_rdpath(165) <= \<const0>\;
  ddr3_ila_rdpath(164) <= \<const0>\;
  ddr3_ila_rdpath(163) <= \<const0>\;
  ddr3_ila_rdpath(162) <= \<const0>\;
  ddr3_ila_rdpath(161) <= \<const0>\;
  ddr3_ila_rdpath(160) <= \<const0>\;
  ddr3_ila_rdpath(159) <= \<const0>\;
  ddr3_ila_rdpath(158) <= \<const0>\;
  ddr3_ila_rdpath(157) <= \<const0>\;
  ddr3_ila_rdpath(156) <= \<const0>\;
  ddr3_ila_rdpath(155) <= \<const0>\;
  ddr3_ila_rdpath(154) <= \<const0>\;
  ddr3_ila_rdpath(153) <= \<const0>\;
  ddr3_ila_rdpath(152) <= \<const0>\;
  ddr3_ila_rdpath(151) <= \<const0>\;
  ddr3_ila_rdpath(150) <= \<const0>\;
  ddr3_ila_rdpath(149) <= \<const0>\;
  ddr3_ila_rdpath(148) <= \<const0>\;
  ddr3_ila_rdpath(147) <= \<const0>\;
  ddr3_ila_rdpath(146) <= \<const0>\;
  ddr3_ila_rdpath(145) <= \<const0>\;
  ddr3_ila_rdpath(144) <= \<const0>\;
  ddr3_ila_rdpath(143) <= \<const0>\;
  ddr3_ila_rdpath(142) <= \<const0>\;
  ddr3_ila_rdpath(141) <= \<const0>\;
  ddr3_ila_rdpath(140) <= \<const0>\;
  ddr3_ila_rdpath(139) <= \<const0>\;
  ddr3_ila_rdpath(138 downto 114) <= \^ddr3_ila_rdpath\(138 downto 114);
  ddr3_ila_rdpath(113) <= \<const0>\;
  ddr3_ila_rdpath(112) <= \<const0>\;
  ddr3_ila_rdpath(111) <= \<const0>\;
  ddr3_ila_rdpath(110) <= \<const0>\;
  ddr3_ila_rdpath(109) <= \<const0>\;
  ddr3_ila_rdpath(108) <= \<const0>\;
  ddr3_ila_rdpath(107) <= \<const0>\;
  ddr3_ila_rdpath(106) <= \<const0>\;
  ddr3_ila_rdpath(105) <= \<const0>\;
  ddr3_ila_rdpath(104) <= \<const0>\;
  ddr3_ila_rdpath(103) <= \<const0>\;
  ddr3_ila_rdpath(102) <= \<const0>\;
  ddr3_ila_rdpath(101) <= \<const0>\;
  ddr3_ila_rdpath(100) <= \<const0>\;
  ddr3_ila_rdpath(99) <= \<const0>\;
  ddr3_ila_rdpath(98) <= \<const0>\;
  ddr3_ila_rdpath(97) <= \<const0>\;
  ddr3_ila_rdpath(96) <= \<const0>\;
  ddr3_ila_rdpath(95) <= \<const0>\;
  ddr3_ila_rdpath(94) <= \<const0>\;
  ddr3_ila_rdpath(93) <= \<const0>\;
  ddr3_ila_rdpath(92) <= \<const0>\;
  ddr3_ila_rdpath(91) <= \<const0>\;
  ddr3_ila_rdpath(90) <= \<const0>\;
  ddr3_ila_rdpath(89) <= \<const0>\;
  ddr3_ila_rdpath(88) <= \<const0>\;
  ddr3_ila_rdpath(87) <= \<const0>\;
  ddr3_ila_rdpath(86) <= \<const0>\;
  ddr3_ila_rdpath(85) <= \<const0>\;
  ddr3_ila_rdpath(84) <= \<const0>\;
  ddr3_ila_rdpath(83) <= \<const0>\;
  ddr3_ila_rdpath(82) <= \<const0>\;
  ddr3_ila_rdpath(81 downto 50) <= \^ddr3_ila_rdpath\(81 downto 50);
  ddr3_ila_rdpath(49) <= \<const0>\;
  ddr3_ila_rdpath(48) <= \<const0>\;
  ddr3_ila_rdpath(47) <= \<const0>\;
  ddr3_ila_rdpath(46) <= \<const0>\;
  ddr3_ila_rdpath(45 downto 40) <= \^ddr3_ila_rdpath\(45 downto 40);
  ddr3_ila_rdpath(39) <= \<const0>\;
  ddr3_ila_rdpath(38) <= \<const0>\;
  ddr3_ila_rdpath(37) <= \<const0>\;
  ddr3_ila_rdpath(36) <= \<const0>\;
  ddr3_ila_rdpath(35) <= \<const0>\;
  ddr3_ila_rdpath(34) <= \<const0>\;
  ddr3_ila_rdpath(33) <= \<const0>\;
  ddr3_ila_rdpath(32) <= \<const0>\;
  ddr3_ila_rdpath(31) <= \<const0>\;
  ddr3_ila_rdpath(30) <= \<const0>\;
  ddr3_ila_rdpath(29 downto 24) <= \^ddr3_ila_rdpath\(29 downto 24);
  ddr3_ila_rdpath(23) <= \<const0>\;
  ddr3_ila_rdpath(22) <= \<const0>\;
  ddr3_ila_rdpath(21) <= \<const0>\;
  ddr3_ila_rdpath(20) <= \<const0>\;
  ddr3_ila_rdpath(19) <= \<const0>\;
  ddr3_ila_rdpath(18) <= \<const0>\;
  ddr3_ila_rdpath(17) <= \<const0>\;
  ddr3_ila_rdpath(16) <= \<const0>\;
  ddr3_ila_rdpath(15) <= \<const1>\;
  ddr3_ila_rdpath(14) <= \<const1>\;
  ddr3_ila_rdpath(13) <= \<const1>\;
  ddr3_ila_rdpath(12) <= \^ddr3_ila_rdpath\(12);
  ddr3_ila_rdpath(11) <= \<const0>\;
  ddr3_ila_rdpath(10) <= \<const0>\;
  ddr3_ila_rdpath(9) <= \<const0>\;
  ddr3_ila_rdpath(8) <= \<const0>\;
  ddr3_ila_rdpath(7) <= \<const0>\;
  ddr3_ila_rdpath(6) <= \<const0>\;
  ddr3_ila_rdpath(5) <= \<const0>\;
  ddr3_ila_rdpath(4) <= \<const0>\;
  ddr3_ila_rdpath(3) <= \<const1>\;
  ddr3_ila_rdpath(2) <= \<const1>\;
  ddr3_ila_rdpath(1) <= \<const1>\;
  ddr3_ila_rdpath(0) <= \^ddr3_ila_basic\(5);
  ddr3_ila_wrpath(390) <= \<const0>\;
  ddr3_ila_wrpath(389) <= \<const0>\;
  ddr3_ila_wrpath(388) <= \<const0>\;
  ddr3_ila_wrpath(387) <= \<const0>\;
  ddr3_ila_wrpath(386) <= \<const0>\;
  ddr3_ila_wrpath(385) <= \<const0>\;
  ddr3_ila_wrpath(384) <= \<const0>\;
  ddr3_ila_wrpath(383) <= \<const0>\;
  ddr3_ila_wrpath(382) <= \<const0>\;
  ddr3_ila_wrpath(381) <= \<const0>\;
  ddr3_ila_wrpath(380) <= \<const0>\;
  ddr3_ila_wrpath(379) <= \<const0>\;
  ddr3_ila_wrpath(378) <= \<const0>\;
  ddr3_ila_wrpath(377) <= \<const0>\;
  ddr3_ila_wrpath(376) <= \<const0>\;
  ddr3_ila_wrpath(375) <= \<const0>\;
  ddr3_ila_wrpath(374) <= \<const0>\;
  ddr3_ila_wrpath(373) <= \<const0>\;
  ddr3_ila_wrpath(372) <= \<const0>\;
  ddr3_ila_wrpath(371) <= \<const0>\;
  ddr3_ila_wrpath(370) <= \<const0>\;
  ddr3_ila_wrpath(369) <= \<const0>\;
  ddr3_ila_wrpath(368) <= \<const0>\;
  ddr3_ila_wrpath(367) <= \<const0>\;
  ddr3_ila_wrpath(366) <= \<const0>\;
  ddr3_ila_wrpath(365) <= \<const0>\;
  ddr3_ila_wrpath(364) <= \<const0>\;
  ddr3_ila_wrpath(363) <= \<const0>\;
  ddr3_ila_wrpath(362) <= \<const0>\;
  ddr3_ila_wrpath(361) <= \<const0>\;
  ddr3_ila_wrpath(360) <= \<const0>\;
  ddr3_ila_wrpath(359) <= \<const0>\;
  ddr3_ila_wrpath(358) <= \<const0>\;
  ddr3_ila_wrpath(357) <= \<const0>\;
  ddr3_ila_wrpath(356) <= \<const0>\;
  ddr3_ila_wrpath(355) <= \<const0>\;
  ddr3_ila_wrpath(354) <= \<const0>\;
  ddr3_ila_wrpath(353) <= \<const0>\;
  ddr3_ila_wrpath(352) <= \<const0>\;
  ddr3_ila_wrpath(351) <= \<const0>\;
  ddr3_ila_wrpath(350) <= \<const0>\;
  ddr3_ila_wrpath(349) <= \<const0>\;
  ddr3_ila_wrpath(348) <= \<const0>\;
  ddr3_ila_wrpath(347) <= \<const0>\;
  ddr3_ila_wrpath(346) <= \<const0>\;
  ddr3_ila_wrpath(345) <= \<const0>\;
  ddr3_ila_wrpath(344) <= \<const0>\;
  ddr3_ila_wrpath(343) <= \<const0>\;
  ddr3_ila_wrpath(342 downto 337) <= \^ddr3_ila_wrpath\(342 downto 337);
  ddr3_ila_wrpath(336) <= \<const0>\;
  ddr3_ila_wrpath(335) <= \<const0>\;
  ddr3_ila_wrpath(334) <= \<const0>\;
  ddr3_ila_wrpath(333) <= \<const0>\;
  ddr3_ila_wrpath(332) <= \<const0>\;
  ddr3_ila_wrpath(331) <= \<const0>\;
  ddr3_ila_wrpath(330) <= \<const0>\;
  ddr3_ila_wrpath(329) <= \<const0>\;
  ddr3_ila_wrpath(328) <= \<const0>\;
  ddr3_ila_wrpath(327) <= \<const0>\;
  ddr3_ila_wrpath(326) <= \<const0>\;
  ddr3_ila_wrpath(325) <= \<const0>\;
  ddr3_ila_wrpath(324) <= \<const0>\;
  ddr3_ila_wrpath(323) <= \<const0>\;
  ddr3_ila_wrpath(322) <= \<const0>\;
  ddr3_ila_wrpath(321) <= \<const0>\;
  ddr3_ila_wrpath(320) <= \<const0>\;
  ddr3_ila_wrpath(319) <= \<const0>\;
  ddr3_ila_wrpath(318) <= \<const0>\;
  ddr3_ila_wrpath(317) <= \<const0>\;
  ddr3_ila_wrpath(316) <= \<const0>\;
  ddr3_ila_wrpath(315) <= \<const0>\;
  ddr3_ila_wrpath(314) <= \<const0>\;
  ddr3_ila_wrpath(313) <= \<const0>\;
  ddr3_ila_wrpath(312 downto 310) <= \^ddr3_ila_wrpath\(312 downto 310);
  ddr3_ila_wrpath(309) <= \<const0>\;
  ddr3_ila_wrpath(308) <= \<const0>\;
  ddr3_ila_wrpath(307) <= \<const0>\;
  ddr3_ila_wrpath(306) <= \<const0>\;
  ddr3_ila_wrpath(305) <= \<const0>\;
  ddr3_ila_wrpath(304) <= \<const0>\;
  ddr3_ila_wrpath(303) <= \<const0>\;
  ddr3_ila_wrpath(302) <= \<const0>\;
  ddr3_ila_wrpath(301) <= \<const0>\;
  ddr3_ila_wrpath(300) <= \<const0>\;
  ddr3_ila_wrpath(299) <= \<const0>\;
  ddr3_ila_wrpath(298) <= \<const0>\;
  ddr3_ila_wrpath(297) <= \<const0>\;
  ddr3_ila_wrpath(296) <= \<const0>\;
  ddr3_ila_wrpath(295) <= \<const0>\;
  ddr3_ila_wrpath(294) <= \<const0>\;
  ddr3_ila_wrpath(293) <= \<const0>\;
  ddr3_ila_wrpath(292) <= \<const0>\;
  ddr3_ila_wrpath(291) <= \<const0>\;
  ddr3_ila_wrpath(290) <= \<const0>\;
  ddr3_ila_wrpath(289) <= \<const0>\;
  ddr3_ila_wrpath(288) <= \<const0>\;
  ddr3_ila_wrpath(287) <= \<const0>\;
  ddr3_ila_wrpath(286) <= \<const0>\;
  ddr3_ila_wrpath(285) <= \<const0>\;
  ddr3_ila_wrpath(284) <= \<const0>\;
  ddr3_ila_wrpath(283) <= \<const0>\;
  ddr3_ila_wrpath(282) <= \<const0>\;
  ddr3_ila_wrpath(281) <= \<const0>\;
  ddr3_ila_wrpath(280) <= \<const0>\;
  ddr3_ila_wrpath(279) <= \<const0>\;
  ddr3_ila_wrpath(278) <= \<const0>\;
  ddr3_ila_wrpath(277) <= \<const0>\;
  ddr3_ila_wrpath(276) <= \<const0>\;
  ddr3_ila_wrpath(275) <= \<const0>\;
  ddr3_ila_wrpath(274) <= \<const0>\;
  ddr3_ila_wrpath(273) <= \<const0>\;
  ddr3_ila_wrpath(272) <= \<const0>\;
  ddr3_ila_wrpath(271) <= \<const0>\;
  ddr3_ila_wrpath(270) <= \<const0>\;
  ddr3_ila_wrpath(269) <= \<const0>\;
  ddr3_ila_wrpath(268) <= \<const0>\;
  ddr3_ila_wrpath(267) <= \<const0>\;
  ddr3_ila_wrpath(266) <= \<const0>\;
  ddr3_ila_wrpath(265) <= \<const0>\;
  ddr3_ila_wrpath(264) <= \<const0>\;
  ddr3_ila_wrpath(263) <= \<const0>\;
  ddr3_ila_wrpath(262) <= \<const0>\;
  ddr3_ila_wrpath(261) <= \<const0>\;
  ddr3_ila_wrpath(260) <= \<const0>\;
  ddr3_ila_wrpath(259) <= \<const0>\;
  ddr3_ila_wrpath(258) <= \<const0>\;
  ddr3_ila_wrpath(257) <= \<const0>\;
  ddr3_ila_wrpath(256) <= \<const0>\;
  ddr3_ila_wrpath(255) <= \<const0>\;
  ddr3_ila_wrpath(254) <= \<const0>\;
  ddr3_ila_wrpath(253) <= \<const0>\;
  ddr3_ila_wrpath(252) <= \<const0>\;
  ddr3_ila_wrpath(251) <= \<const0>\;
  ddr3_ila_wrpath(250) <= \<const0>\;
  ddr3_ila_wrpath(249) <= \<const0>\;
  ddr3_ila_wrpath(248) <= \<const0>\;
  ddr3_ila_wrpath(247) <= \<const0>\;
  ddr3_ila_wrpath(246) <= \<const0>\;
  ddr3_ila_wrpath(245) <= \<const0>\;
  ddr3_ila_wrpath(244) <= \<const0>\;
  ddr3_ila_wrpath(243) <= \<const0>\;
  ddr3_ila_wrpath(242) <= \<const0>\;
  ddr3_ila_wrpath(241) <= \<const0>\;
  ddr3_ila_wrpath(240) <= \<const0>\;
  ddr3_ila_wrpath(239) <= \<const0>\;
  ddr3_ila_wrpath(238) <= \<const0>\;
  ddr3_ila_wrpath(237) <= \<const0>\;
  ddr3_ila_wrpath(236) <= \<const0>\;
  ddr3_ila_wrpath(235) <= \<const0>\;
  ddr3_ila_wrpath(234) <= \<const0>\;
  ddr3_ila_wrpath(233) <= \<const0>\;
  ddr3_ila_wrpath(232) <= \<const0>\;
  ddr3_ila_wrpath(231) <= \<const0>\;
  ddr3_ila_wrpath(230) <= \<const0>\;
  ddr3_ila_wrpath(229) <= \<const0>\;
  ddr3_ila_wrpath(228) <= \<const0>\;
  ddr3_ila_wrpath(227) <= \<const0>\;
  ddr3_ila_wrpath(226) <= \<const0>\;
  ddr3_ila_wrpath(225) <= \<const0>\;
  ddr3_ila_wrpath(224) <= \<const0>\;
  ddr3_ila_wrpath(223) <= \<const0>\;
  ddr3_ila_wrpath(222) <= \<const0>\;
  ddr3_ila_wrpath(221) <= \<const0>\;
  ddr3_ila_wrpath(220) <= \<const0>\;
  ddr3_ila_wrpath(219) <= \<const0>\;
  ddr3_ila_wrpath(218) <= \<const0>\;
  ddr3_ila_wrpath(217) <= \<const0>\;
  ddr3_ila_wrpath(216) <= \<const0>\;
  ddr3_ila_wrpath(215) <= \<const0>\;
  ddr3_ila_wrpath(214) <= \<const0>\;
  ddr3_ila_wrpath(213) <= \<const0>\;
  ddr3_ila_wrpath(212) <= \<const0>\;
  ddr3_ila_wrpath(211) <= \<const0>\;
  ddr3_ila_wrpath(210) <= \<const0>\;
  ddr3_ila_wrpath(209) <= \<const0>\;
  ddr3_ila_wrpath(208 downto 177) <= \^ddr3_ila_rdpath\(81 downto 50);
  ddr3_ila_wrpath(176) <= \<const0>\;
  ddr3_ila_wrpath(175) <= \<const0>\;
  ddr3_ila_wrpath(174) <= \<const0>\;
  ddr3_ila_wrpath(173) <= \<const0>\;
  ddr3_ila_wrpath(172) <= \<const0>\;
  ddr3_ila_wrpath(171) <= \<const0>\;
  ddr3_ila_wrpath(170) <= \<const0>\;
  ddr3_ila_wrpath(169) <= \<const0>\;
  ddr3_ila_wrpath(168) <= \<const0>\;
  ddr3_ila_wrpath(167) <= \<const0>\;
  ddr3_ila_wrpath(166) <= \<const0>\;
  ddr3_ila_wrpath(165) <= \<const0>\;
  ddr3_ila_wrpath(164) <= \<const0>\;
  ddr3_ila_wrpath(163) <= \<const0>\;
  ddr3_ila_wrpath(162) <= \<const0>\;
  ddr3_ila_wrpath(161) <= \<const0>\;
  ddr3_ila_wrpath(160) <= \<const0>\;
  ddr3_ila_wrpath(159) <= \<const0>\;
  ddr3_ila_wrpath(158) <= \<const0>\;
  ddr3_ila_wrpath(157) <= \<const0>\;
  ddr3_ila_wrpath(156) <= \<const0>\;
  ddr3_ila_wrpath(155) <= \<const0>\;
  ddr3_ila_wrpath(154) <= \<const0>\;
  ddr3_ila_wrpath(153) <= \<const0>\;
  ddr3_ila_wrpath(152 downto 150) <= \^ddr3_ila_wrpath\(152 downto 150);
  ddr3_ila_wrpath(149) <= \<const0>\;
  ddr3_ila_wrpath(148) <= \<const0>\;
  ddr3_ila_wrpath(147) <= \<const0>\;
  ddr3_ila_wrpath(146) <= \<const0>\;
  ddr3_ila_wrpath(145) <= \<const0>\;
  ddr3_ila_wrpath(144) <= \<const0>\;
  ddr3_ila_wrpath(143) <= \<const0>\;
  ddr3_ila_wrpath(142) <= \<const0>\;
  ddr3_ila_wrpath(141) <= \<const0>\;
  ddr3_ila_wrpath(140) <= \<const0>\;
  ddr3_ila_wrpath(139) <= \<const0>\;
  ddr3_ila_wrpath(138) <= \<const0>\;
  ddr3_ila_wrpath(137) <= \<const0>\;
  ddr3_ila_wrpath(136) <= \<const0>\;
  ddr3_ila_wrpath(135) <= \<const0>\;
  ddr3_ila_wrpath(134) <= \<const0>\;
  ddr3_ila_wrpath(133) <= \<const0>\;
  ddr3_ila_wrpath(132) <= \<const0>\;
  ddr3_ila_wrpath(131) <= \<const0>\;
  ddr3_ila_wrpath(130) <= \<const0>\;
  ddr3_ila_wrpath(129) <= \<const0>\;
  ddr3_ila_wrpath(128) <= \<const0>\;
  ddr3_ila_wrpath(127) <= \<const0>\;
  ddr3_ila_wrpath(126) <= \<const0>\;
  ddr3_ila_wrpath(125) <= \<const0>\;
  ddr3_ila_wrpath(124) <= \<const0>\;
  ddr3_ila_wrpath(123) <= \<const0>\;
  ddr3_ila_wrpath(122) <= \<const0>\;
  ddr3_ila_wrpath(121) <= \<const0>\;
  ddr3_ila_wrpath(120) <= \<const0>\;
  ddr3_ila_wrpath(119) <= \<const0>\;
  ddr3_ila_wrpath(118) <= \<const0>\;
  ddr3_ila_wrpath(117) <= \<const0>\;
  ddr3_ila_wrpath(116) <= \<const0>\;
  ddr3_ila_wrpath(115) <= \<const0>\;
  ddr3_ila_wrpath(114) <= \<const0>\;
  ddr3_ila_wrpath(113) <= \<const0>\;
  ddr3_ila_wrpath(112) <= \<const0>\;
  ddr3_ila_wrpath(111) <= \<const0>\;
  ddr3_ila_wrpath(110) <= \<const0>\;
  ddr3_ila_wrpath(109) <= \<const0>\;
  ddr3_ila_wrpath(108) <= \<const0>\;
  ddr3_ila_wrpath(107) <= \<const0>\;
  ddr3_ila_wrpath(106) <= \<const0>\;
  ddr3_ila_wrpath(105) <= \<const0>\;
  ddr3_ila_wrpath(104) <= \<const0>\;
  ddr3_ila_wrpath(103) <= \<const0>\;
  ddr3_ila_wrpath(102) <= \<const0>\;
  ddr3_ila_wrpath(101 downto 96) <= \^ddr3_ila_wrpath\(101 downto 96);
  ddr3_ila_wrpath(95) <= \<const0>\;
  ddr3_ila_wrpath(94) <= \<const0>\;
  ddr3_ila_wrpath(93) <= \<const0>\;
  ddr3_ila_wrpath(92) <= \<const0>\;
  ddr3_ila_wrpath(91) <= \<const0>\;
  ddr3_ila_wrpath(90) <= \<const0>\;
  ddr3_ila_wrpath(89) <= \<const0>\;
  ddr3_ila_wrpath(88) <= \<const0>\;
  ddr3_ila_wrpath(87) <= \<const0>\;
  ddr3_ila_wrpath(86 downto 82) <= \^ddr3_ila_wrpath\(86 downto 82);
  ddr3_ila_wrpath(81) <= \<const0>\;
  ddr3_ila_wrpath(80 downto 70) <= \^ddr3_ila_wrpath\(80 downto 70);
  ddr3_ila_wrpath(69) <= \<const0>\;
  ddr3_ila_wrpath(68) <= \<const0>\;
  ddr3_ila_wrpath(67) <= \<const0>\;
  ddr3_ila_wrpath(66 downto 65) <= \^ddr3_ila_wrpath\(66 downto 65);
  ddr3_ila_wrpath(64) <= \<const0>\;
  ddr3_ila_wrpath(63) <= \<const0>\;
  ddr3_ila_wrpath(62) <= \<const0>\;
  ddr3_ila_wrpath(61) <= \<const0>\;
  ddr3_ila_wrpath(60) <= \<const0>\;
  ddr3_ila_wrpath(59) <= \<const0>\;
  ddr3_ila_wrpath(58) <= \<const0>\;
  ddr3_ila_wrpath(57) <= \<const0>\;
  ddr3_ila_wrpath(56) <= \<const0>\;
  ddr3_ila_wrpath(55) <= \<const0>\;
  ddr3_ila_wrpath(54) <= \<const0>\;
  ddr3_ila_wrpath(53) <= \<const0>\;
  ddr3_ila_wrpath(52) <= \<const0>\;
  ddr3_ila_wrpath(51) <= \<const0>\;
  ddr3_ila_wrpath(50) <= \<const0>\;
  ddr3_ila_wrpath(49) <= \<const0>\;
  ddr3_ila_wrpath(48) <= \<const0>\;
  ddr3_ila_wrpath(47) <= \<const0>\;
  ddr3_ila_wrpath(46) <= \<const0>\;
  ddr3_ila_wrpath(45) <= \<const0>\;
  ddr3_ila_wrpath(44) <= \<const0>\;
  ddr3_ila_wrpath(43) <= \<const0>\;
  ddr3_ila_wrpath(42) <= \<const0>\;
  ddr3_ila_wrpath(41) <= \<const0>\;
  ddr3_ila_wrpath(40) <= \<const0>\;
  ddr3_ila_wrpath(39) <= \<const0>\;
  ddr3_ila_wrpath(38) <= \<const0>\;
  ddr3_ila_wrpath(37) <= \<const0>\;
  ddr3_ila_wrpath(36) <= \<const0>\;
  ddr3_ila_wrpath(35) <= \<const0>\;
  ddr3_ila_wrpath(34) <= \<const0>\;
  ddr3_ila_wrpath(33) <= \<const0>\;
  ddr3_ila_wrpath(32) <= \<const0>\;
  ddr3_ila_wrpath(31) <= \<const0>\;
  ddr3_ila_wrpath(30) <= \<const0>\;
  ddr3_ila_wrpath(29) <= \<const0>\;
  ddr3_ila_wrpath(28) <= \<const0>\;
  ddr3_ila_wrpath(27) <= \<const0>\;
  ddr3_ila_wrpath(26 downto 10) <= \^ddr3_ila_wrpath\(26 downto 10);
  ddr3_ila_wrpath(9) <= \<const0>\;
  ddr3_ila_wrpath(8) <= \<const0>\;
  ddr3_ila_wrpath(7 downto 6) <= \^ddr3_ila_wrpath\(7 downto 6);
  ddr3_ila_wrpath(5) <= \<const0>\;
  ddr3_ila_wrpath(4 downto 0) <= \^ddr3_ila_wrpath\(4 downto 0);
  init_calib_complete <= \^init_calib_complete\;
  ui_clk <= \^ui_clk\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
     port map (
      P => \<const1>\
    );
\ddr3_ila_wrpath[19]_INST_0_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E7F6DEDE"
    )
        port map (
      I0 => ddr3_vio_sync_out(11),
      I1 => ddr3_vio_sync_out(13),
      I2 => ddr3_vio_sync_out(12),
      I3 => ddr3_vio_sync_out(9),
      I4 => ddr3_vio_sync_out(10),
      O => \ddr3_ila_wrpath[19]_INST_0_i_1_n_0\
    );
\ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_0_5\: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 2) => B"000",
      ADDRA(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in\(1 downto 0),
      ADDRB(4 downto 2) => B"000",
      ADDRB(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in\(1 downto 0),
      ADDRC(4 downto 2) => B"000",
      ADDRC(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in\(1 downto 0),
      ADDRD(4 downto 2) => B"000",
      ADDRD(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_ptr\(1 downto 0),
      DIA(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/rd_data_r\(1 downto 0),
      DIB(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/rd_data_r\(3 downto 2),
      DIC(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/rd_data_r\(5 downto 4),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_out\(1 downto 0),
      DOB(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_out\(3 downto 2),
      DOC(1) => \ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_0_5_n_4\,
      DOC(0) => \ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_0_5_n_5\,
      DOD(1 downto 0) => \NLW_ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_0_5_DOD_UNCONNECTED\(1 downto 0),
      WCLK => \^ui_clk\,
      WE => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en\
    );
\ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_12_17\: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 2) => B"000",
      ADDRA(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in\(1 downto 0),
      ADDRB(4 downto 2) => B"000",
      ADDRB(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in\(1 downto 0),
      ADDRC(4 downto 2) => B"000",
      ADDRC(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in\(1 downto 0),
      ADDRD(4 downto 2) => B"000",
      ADDRD(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_ptr\(1 downto 0),
      DIA(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/rd_data_r\(13 downto 12),
      DIB(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/rd_data_r\(15 downto 14),
      DIC(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/rd_data_r\(17 downto 16),
      DID(1 downto 0) => B"00",
      DOA(1) => \ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_12_17_n_0\,
      DOA(0) => \ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_12_17_n_1\,
      DOB(1) => \ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_12_17_n_2\,
      DOB(0) => \ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_12_17_n_3\,
      DOC(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_out\(17 downto 16),
      DOD(1 downto 0) => \NLW_ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_12_17_DOD_UNCONNECTED\(1 downto 0),
      WCLK => \^ui_clk\,
      WE => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en\
    );
\ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_18_23\: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 2) => B"000",
      ADDRA(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in\(1 downto 0),
      ADDRB(4 downto 2) => B"000",
      ADDRB(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in\(1 downto 0),
      ADDRC(4 downto 2) => B"000",
      ADDRC(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in\(1 downto 0),
      ADDRD(4 downto 2) => B"000",
      ADDRD(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_ptr\(1 downto 0),
      DIA(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/rd_data_r\(19 downto 18),
      DIB(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/rd_data_r\(21 downto 20),
      DIC(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/rd_data_r\(23 downto 22),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_out\(19 downto 18),
      DOB(1) => \ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_18_23_n_2\,
      DOB(0) => \ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_18_23_n_3\,
      DOC(1) => \ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_18_23_n_4\,
      DOC(0) => \ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_18_23_n_5\,
      DOD(1 downto 0) => \NLW_ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_18_23_DOD_UNCONNECTED\(1 downto 0),
      WCLK => \^ui_clk\,
      WE => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en\
    );
\ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_24_29\: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 2) => B"000",
      ADDRA(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in\(1 downto 0),
      ADDRB(4 downto 2) => B"000",
      ADDRB(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in\(1 downto 0),
      ADDRC(4 downto 2) => B"000",
      ADDRC(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in\(1 downto 0),
      ADDRD(4 downto 2) => B"000",
      ADDRD(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_ptr\(1 downto 0),
      DIA(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/rd_data_r\(25 downto 24),
      DIB(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/rd_data_r\(27 downto 26),
      DIC(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/rd_data_r\(29 downto 28),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_out\(25 downto 24),
      DOB(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_out\(27 downto 26),
      DOC(1) => \ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_24_29_n_4\,
      DOC(0) => \ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_24_29_n_5\,
      DOD(1 downto 0) => \NLW_ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_24_29_DOD_UNCONNECTED\(1 downto 0),
      WCLK => \^ui_clk\,
      WE => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en\
    );
\ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_30_35\: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 2) => B"000",
      ADDRA(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in\(1 downto 0),
      ADDRB(4 downto 2) => B"000",
      ADDRB(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in\(1 downto 0),
      ADDRC(4 downto 2) => B"000",
      ADDRC(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in\(1 downto 0),
      ADDRD(4 downto 2) => B"000",
      ADDRD(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_ptr\(1 downto 0),
      DIA(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/rd_data_r\(31 downto 30),
      DIB(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/rd_data_r\(33 downto 32),
      DIC(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/rd_data_r\(35 downto 34),
      DID(1 downto 0) => B"00",
      DOA(1) => \ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_30_35_n_0\,
      DOA(0) => \ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_30_35_n_1\,
      DOB(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_out\(33 downto 32),
      DOC(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_out\(35 downto 34),
      DOD(1 downto 0) => \NLW_ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_30_35_DOD_UNCONNECTED\(1 downto 0),
      WCLK => \^ui_clk\,
      WE => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en\
    );
\ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_36_41\: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 2) => B"000",
      ADDRA(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in\(1 downto 0),
      ADDRB(4 downto 2) => B"000",
      ADDRB(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in\(1 downto 0),
      ADDRC(4 downto 2) => B"000",
      ADDRC(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in\(1 downto 0),
      ADDRD(4 downto 2) => B"000",
      ADDRD(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_ptr\(1 downto 0),
      DIA(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/rd_data_r\(37 downto 36),
      DIB(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/rd_data_r\(39 downto 38),
      DIC(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/rd_data_r\(41 downto 40),
      DID(1 downto 0) => B"00",
      DOA(1) => \ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_36_41_n_0\,
      DOA(0) => \ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_36_41_n_1\,
      DOB(1) => \ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_36_41_n_2\,
      DOB(0) => \ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_36_41_n_3\,
      DOC(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_out\(41 downto 40),
      DOD(1 downto 0) => \NLW_ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_36_41_DOD_UNCONNECTED\(1 downto 0),
      WCLK => \^ui_clk\,
      WE => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en\
    );
\ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_42_47\: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 2) => B"000",
      ADDRA(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in\(1 downto 0),
      ADDRB(4 downto 2) => B"000",
      ADDRB(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in\(1 downto 0),
      ADDRC(4 downto 2) => B"000",
      ADDRC(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in\(1 downto 0),
      ADDRD(4 downto 2) => B"000",
      ADDRD(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_ptr\(1 downto 0),
      DIA(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/rd_data_r\(43 downto 42),
      DIB(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/rd_data_r\(45 downto 44),
      DIC(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/rd_data_r\(47 downto 46),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_out\(43 downto 42),
      DOB(1) => \ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_42_47_n_2\,
      DOB(0) => \ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_42_47_n_3\,
      DOC(1) => \ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_42_47_n_4\,
      DOC(0) => \ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_42_47_n_5\,
      DOD(1 downto 0) => \NLW_ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_42_47_DOD_UNCONNECTED\(1 downto 0),
      WCLK => \^ui_clk\,
      WE => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en\
    );
\ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_48_53\: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 2) => B"000",
      ADDRA(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in\(1 downto 0),
      ADDRB(4 downto 2) => B"000",
      ADDRB(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in\(1 downto 0),
      ADDRC(4 downto 2) => B"000",
      ADDRC(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in\(1 downto 0),
      ADDRD(4 downto 2) => B"000",
      ADDRD(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_ptr\(1 downto 0),
      DIA(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/rd_data_r\(49 downto 48),
      DIB(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/rd_data_r\(51 downto 50),
      DIC(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/rd_data_r\(53 downto 52),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_out\(49 downto 48),
      DOB(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_out\(51 downto 50),
      DOC(1) => \ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_48_53_n_4\,
      DOC(0) => \ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_48_53_n_5\,
      DOD(1 downto 0) => \NLW_ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_48_53_DOD_UNCONNECTED\(1 downto 0),
      WCLK => \^ui_clk\,
      WE => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en\
    );
\ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_54_59\: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 2) => B"000",
      ADDRA(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in\(1 downto 0),
      ADDRB(4 downto 2) => B"000",
      ADDRB(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in\(1 downto 0),
      ADDRC(4 downto 2) => B"000",
      ADDRC(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in\(1 downto 0),
      ADDRD(4 downto 2) => B"000",
      ADDRD(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_ptr\(1 downto 0),
      DIA(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/rd_data_r\(55 downto 54),
      DIB(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/rd_data_r\(57 downto 56),
      DIC(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/rd_data_r\(59 downto 58),
      DID(1 downto 0) => B"00",
      DOA(1) => \ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_54_59_n_0\,
      DOA(0) => \ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_54_59_n_1\,
      DOB(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_out\(57 downto 56),
      DOC(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_out\(59 downto 58),
      DOD(1 downto 0) => \NLW_ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_54_59_DOD_UNCONNECTED\(1 downto 0),
      WCLK => \^ui_clk\,
      WE => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en\
    );
\ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_6_11\: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 2) => B"000",
      ADDRA(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in\(1 downto 0),
      ADDRB(4 downto 2) => B"000",
      ADDRB(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in\(1 downto 0),
      ADDRC(4 downto 2) => B"000",
      ADDRC(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in\(1 downto 0),
      ADDRD(4 downto 2) => B"000",
      ADDRD(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_ptr\(1 downto 0),
      DIA(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/rd_data_r\(7 downto 6),
      DIB(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/rd_data_r\(9 downto 8),
      DIC(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/rd_data_r\(11 downto 10),
      DID(1 downto 0) => B"00",
      DOA(1) => \ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_6_11_n_0\,
      DOA(0) => \ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_6_11_n_1\,
      DOB(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_out\(9 downto 8),
      DOC(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_out\(11 downto 10),
      DOD(1 downto 0) => \NLW_ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_6_11_DOD_UNCONNECTED\(1 downto 0),
      WCLK => \^ui_clk\,
      WE => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en\
    );
\ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_0_5\: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4) => '0',
      ADDRA(3) => u_mig_7series_nosysclock_mig_n_212,
      ADDRA(2) => u_mig_7series_nosysclock_mig_n_211,
      ADDRA(1) => u_mig_7series_nosysclock_mig_n_210,
      ADDRA(0) => u_mig_7series_nosysclock_mig_n_209,
      ADDRB(4) => '0',
      ADDRB(3) => u_mig_7series_nosysclock_mig_n_212,
      ADDRB(2) => u_mig_7series_nosysclock_mig_n_211,
      ADDRB(1) => u_mig_7series_nosysclock_mig_n_210,
      ADDRB(0) => u_mig_7series_nosysclock_mig_n_209,
      ADDRC(4) => '0',
      ADDRC(3) => u_mig_7series_nosysclock_mig_n_212,
      ADDRC(2) => u_mig_7series_nosysclock_mig_n_211,
      ADDRC(1) => u_mig_7series_nosysclock_mig_n_210,
      ADDRC(0) => u_mig_7series_nosysclock_mig_n_209,
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr\(3 downto 0),
      DIA(1) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata\(14),
      DIA(0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata\(6),
      DIB(1) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata\(30),
      DIB(0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata\(22),
      DIC(1 downto 0) => B"00",
      DID(1 downto 0) => B"00",
      DOA(1) => \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_0_5_n_0\,
      DOA(0) => \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_0_5_n_1\,
      DOB(1) => \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_0_5_n_2\,
      DOB(0) => \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_0_5_n_3\,
      DOC(1 downto 0) => \NLW_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_0_5_DOC_UNCONNECTED\(1 downto 0),
      DOD(1 downto 0) => \NLW_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_0_5_DOD_UNCONNECTED\(1 downto 0),
      WCLK => \^ui_clk\,
      WE => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en\
    );
\ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_12_17\: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4) => '0',
      ADDRA(3) => u_mig_7series_nosysclock_mig_n_212,
      ADDRA(2) => u_mig_7series_nosysclock_mig_n_211,
      ADDRA(1) => u_mig_7series_nosysclock_mig_n_210,
      ADDRA(0) => u_mig_7series_nosysclock_mig_n_209,
      ADDRB(4) => '0',
      ADDRB(3) => u_mig_7series_nosysclock_mig_n_212,
      ADDRB(2) => u_mig_7series_nosysclock_mig_n_211,
      ADDRB(1) => u_mig_7series_nosysclock_mig_n_210,
      ADDRB(0) => u_mig_7series_nosysclock_mig_n_209,
      ADDRC(4) => '0',
      ADDRC(3) => u_mig_7series_nosysclock_mig_n_212,
      ADDRC(2) => u_mig_7series_nosysclock_mig_n_211,
      ADDRC(1) => u_mig_7series_nosysclock_mig_n_210,
      ADDRC(0) => u_mig_7series_nosysclock_mig_n_209,
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr\(3 downto 0),
      DIA(1 downto 0) => B"00",
      DIB(1 downto 0) => B"00",
      DIC(1) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata\(9),
      DIC(0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata\(1),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \NLW_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_12_17_DOA_UNCONNECTED\(1 downto 0),
      DOB(1 downto 0) => \NLW_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_12_17_DOB_UNCONNECTED\(1 downto 0),
      DOC(1) => \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_12_17_n_4\,
      DOC(0) => \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_12_17_n_5\,
      DOD(1 downto 0) => \NLW_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_12_17_DOD_UNCONNECTED\(1 downto 0),
      WCLK => \^ui_clk\,
      WE => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en\
    );
\ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23\: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4) => '0',
      ADDRA(3) => u_mig_7series_nosysclock_mig_n_212,
      ADDRA(2) => u_mig_7series_nosysclock_mig_n_211,
      ADDRA(1) => u_mig_7series_nosysclock_mig_n_210,
      ADDRA(0) => u_mig_7series_nosysclock_mig_n_209,
      ADDRB(4) => '0',
      ADDRB(3) => u_mig_7series_nosysclock_mig_n_212,
      ADDRB(2) => u_mig_7series_nosysclock_mig_n_211,
      ADDRB(1) => u_mig_7series_nosysclock_mig_n_210,
      ADDRB(0) => u_mig_7series_nosysclock_mig_n_209,
      ADDRC(4) => '0',
      ADDRC(3) => u_mig_7series_nosysclock_mig_n_212,
      ADDRC(2) => u_mig_7series_nosysclock_mig_n_211,
      ADDRC(1) => u_mig_7series_nosysclock_mig_n_210,
      ADDRC(0) => u_mig_7series_nosysclock_mig_n_209,
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr\(3 downto 0),
      DIA(1) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata\(25),
      DIA(0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata\(17),
      DIB(1 downto 0) => B"00",
      DIC(1 downto 0) => B"00",
      DID(1 downto 0) => B"00",
      DOA(1) => \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23_n_0\,
      DOA(0) => \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23_n_1\,
      DOB(1 downto 0) => \NLW_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23_DOB_UNCONNECTED\(1 downto 0),
      DOC(1 downto 0) => \NLW_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23_DOC_UNCONNECTED\(1 downto 0),
      DOD(1 downto 0) => \NLW_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23_DOD_UNCONNECTED\(1 downto 0),
      WCLK => \^ui_clk\,
      WE => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en\
    );
\ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_24_29\: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4) => '0',
      ADDRA(3) => u_mig_7series_nosysclock_mig_n_212,
      ADDRA(2) => u_mig_7series_nosysclock_mig_n_211,
      ADDRA(1) => u_mig_7series_nosysclock_mig_n_210,
      ADDRA(0) => u_mig_7series_nosysclock_mig_n_209,
      ADDRB(4) => '0',
      ADDRB(3) => u_mig_7series_nosysclock_mig_n_212,
      ADDRB(2) => u_mig_7series_nosysclock_mig_n_211,
      ADDRB(1) => u_mig_7series_nosysclock_mig_n_210,
      ADDRB(0) => u_mig_7series_nosysclock_mig_n_209,
      ADDRC(4) => '0',
      ADDRC(3) => u_mig_7series_nosysclock_mig_n_212,
      ADDRC(2) => u_mig_7series_nosysclock_mig_n_211,
      ADDRC(1) => u_mig_7series_nosysclock_mig_n_210,
      ADDRC(0) => u_mig_7series_nosysclock_mig_n_209,
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr\(3 downto 0),
      DIA(1) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata\(13),
      DIA(0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata\(5),
      DIB(1) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata\(29),
      DIB(0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata\(21),
      DIC(1 downto 0) => B"00",
      DID(1 downto 0) => B"00",
      DOA(1) => \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_24_29_n_0\,
      DOA(0) => \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_24_29_n_1\,
      DOB(1) => \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_24_29_n_2\,
      DOB(0) => \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_24_29_n_3\,
      DOC(1 downto 0) => \NLW_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_24_29_DOC_UNCONNECTED\(1 downto 0),
      DOD(1 downto 0) => \NLW_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_24_29_DOD_UNCONNECTED\(1 downto 0),
      WCLK => \^ui_clk\,
      WE => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en\
    );
\ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35\: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4) => '0',
      ADDRA(3) => u_mig_7series_nosysclock_mig_n_212,
      ADDRA(2) => u_mig_7series_nosysclock_mig_n_211,
      ADDRA(1) => u_mig_7series_nosysclock_mig_n_210,
      ADDRA(0) => u_mig_7series_nosysclock_mig_n_209,
      ADDRB(4) => '0',
      ADDRB(3) => u_mig_7series_nosysclock_mig_n_212,
      ADDRB(2) => u_mig_7series_nosysclock_mig_n_211,
      ADDRB(1) => u_mig_7series_nosysclock_mig_n_210,
      ADDRB(0) => u_mig_7series_nosysclock_mig_n_209,
      ADDRC(4) => '0',
      ADDRC(3) => u_mig_7series_nosysclock_mig_n_212,
      ADDRC(2) => u_mig_7series_nosysclock_mig_n_211,
      ADDRC(1) => u_mig_7series_nosysclock_mig_n_210,
      ADDRC(0) => u_mig_7series_nosysclock_mig_n_209,
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr\(3 downto 0),
      DIA(1 downto 0) => B"00",
      DIB(1) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata\(10),
      DIB(0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata\(2),
      DIC(1) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata\(26),
      DIC(0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata\(18),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \NLW_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35_DOA_UNCONNECTED\(1 downto 0),
      DOB(1) => \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35_n_2\,
      DOB(0) => \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35_n_3\,
      DOC(1) => \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35_n_4\,
      DOC(0) => \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35_n_5\,
      DOD(1 downto 0) => \NLW_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35_DOD_UNCONNECTED\(1 downto 0),
      WCLK => \^ui_clk\,
      WE => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en\
    );
\ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41\: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4) => '0',
      ADDRA(3) => u_mig_7series_nosysclock_mig_n_212,
      ADDRA(2) => u_mig_7series_nosysclock_mig_n_211,
      ADDRA(1) => u_mig_7series_nosysclock_mig_n_210,
      ADDRA(0) => u_mig_7series_nosysclock_mig_n_209,
      ADDRB(4) => '0',
      ADDRB(3) => u_mig_7series_nosysclock_mig_n_212,
      ADDRB(2) => u_mig_7series_nosysclock_mig_n_211,
      ADDRB(1) => u_mig_7series_nosysclock_mig_n_210,
      ADDRB(0) => u_mig_7series_nosysclock_mig_n_209,
      ADDRC(4) => '0',
      ADDRC(3) => u_mig_7series_nosysclock_mig_n_212,
      ADDRC(2) => u_mig_7series_nosysclock_mig_n_211,
      ADDRC(1) => u_mig_7series_nosysclock_mig_n_210,
      ADDRC(0) => u_mig_7series_nosysclock_mig_n_209,
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr\(3 downto 0),
      DIA(1 downto 0) => B"00",
      DIB(1 downto 0) => B"00",
      DIC(1) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata\(11),
      DIC(0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata\(3),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \NLW_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41_DOA_UNCONNECTED\(1 downto 0),
      DOB(1 downto 0) => \NLW_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41_DOB_UNCONNECTED\(1 downto 0),
      DOC(1) => \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41_n_4\,
      DOC(0) => \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41_n_5\,
      DOD(1 downto 0) => \NLW_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41_DOD_UNCONNECTED\(1 downto 0),
      WCLK => \^ui_clk\,
      WE => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en\
    );
\ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_42_47\: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4) => '0',
      ADDRA(3) => u_mig_7series_nosysclock_mig_n_212,
      ADDRA(2) => u_mig_7series_nosysclock_mig_n_211,
      ADDRA(1) => u_mig_7series_nosysclock_mig_n_210,
      ADDRA(0) => u_mig_7series_nosysclock_mig_n_209,
      ADDRB(4) => '0',
      ADDRB(3) => u_mig_7series_nosysclock_mig_n_212,
      ADDRB(2) => u_mig_7series_nosysclock_mig_n_211,
      ADDRB(1) => u_mig_7series_nosysclock_mig_n_210,
      ADDRB(0) => u_mig_7series_nosysclock_mig_n_209,
      ADDRC(4) => '0',
      ADDRC(3) => u_mig_7series_nosysclock_mig_n_212,
      ADDRC(2) => u_mig_7series_nosysclock_mig_n_211,
      ADDRC(1) => u_mig_7series_nosysclock_mig_n_210,
      ADDRC(0) => u_mig_7series_nosysclock_mig_n_209,
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr\(3 downto 0),
      DIA(1) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata\(27),
      DIA(0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata\(19),
      DIB(1 downto 0) => B"00",
      DIC(1 downto 0) => B"00",
      DID(1 downto 0) => B"00",
      DOA(1) => \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_42_47_n_0\,
      DOA(0) => \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_42_47_n_1\,
      DOB(1 downto 0) => \NLW_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_42_47_DOB_UNCONNECTED\(1 downto 0),
      DOC(1 downto 0) => \NLW_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_42_47_DOC_UNCONNECTED\(1 downto 0),
      DOD(1 downto 0) => \NLW_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_42_47_DOD_UNCONNECTED\(1 downto 0),
      WCLK => \^ui_clk\,
      WE => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en\
    );
\ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_48_53\: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4) => '0',
      ADDRA(3) => u_mig_7series_nosysclock_mig_n_212,
      ADDRA(2) => u_mig_7series_nosysclock_mig_n_211,
      ADDRA(1) => u_mig_7series_nosysclock_mig_n_210,
      ADDRA(0) => u_mig_7series_nosysclock_mig_n_209,
      ADDRB(4) => '0',
      ADDRB(3) => u_mig_7series_nosysclock_mig_n_212,
      ADDRB(2) => u_mig_7series_nosysclock_mig_n_211,
      ADDRB(1) => u_mig_7series_nosysclock_mig_n_210,
      ADDRB(0) => u_mig_7series_nosysclock_mig_n_209,
      ADDRC(4) => '0',
      ADDRC(3) => u_mig_7series_nosysclock_mig_n_212,
      ADDRC(2) => u_mig_7series_nosysclock_mig_n_211,
      ADDRC(1) => u_mig_7series_nosysclock_mig_n_210,
      ADDRC(0) => u_mig_7series_nosysclock_mig_n_209,
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr\(3 downto 0),
      DIA(1) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata\(12),
      DIA(0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata\(4),
      DIB(1) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata\(28),
      DIB(0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata\(20),
      DIC(1 downto 0) => B"00",
      DID(1 downto 0) => B"00",
      DOA(1) => \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_48_53_n_0\,
      DOA(0) => \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_48_53_n_1\,
      DOB(1) => \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_48_53_n_2\,
      DOB(0) => \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_48_53_n_3\,
      DOC(1 downto 0) => \NLW_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_48_53_DOC_UNCONNECTED\(1 downto 0),
      DOD(1 downto 0) => \NLW_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_48_53_DOD_UNCONNECTED\(1 downto 0),
      WCLK => \^ui_clk\,
      WE => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en\
    );
\ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59\: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4) => '0',
      ADDRA(3) => u_mig_7series_nosysclock_mig_n_212,
      ADDRA(2) => u_mig_7series_nosysclock_mig_n_211,
      ADDRA(1) => u_mig_7series_nosysclock_mig_n_210,
      ADDRA(0) => u_mig_7series_nosysclock_mig_n_209,
      ADDRB(4) => '0',
      ADDRB(3) => u_mig_7series_nosysclock_mig_n_212,
      ADDRB(2) => u_mig_7series_nosysclock_mig_n_211,
      ADDRB(1) => u_mig_7series_nosysclock_mig_n_210,
      ADDRB(0) => u_mig_7series_nosysclock_mig_n_209,
      ADDRC(4) => '0',
      ADDRC(3) => u_mig_7series_nosysclock_mig_n_212,
      ADDRC(2) => u_mig_7series_nosysclock_mig_n_211,
      ADDRC(1) => u_mig_7series_nosysclock_mig_n_210,
      ADDRC(0) => u_mig_7series_nosysclock_mig_n_209,
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr\(3 downto 0),
      DIA(1 downto 0) => B"00",
      DIB(1) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata\(15),
      DIB(0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata\(7),
      DIC(1) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata\(31),
      DIC(0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata\(23),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \NLW_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59_DOA_UNCONNECTED\(1 downto 0),
      DOB(1) => \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59_n_2\,
      DOB(0) => \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59_n_3\,
      DOC(1) => \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59_n_4\,
      DOC(0) => \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59_n_5\,
      DOD(1 downto 0) => \NLW_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59_DOD_UNCONNECTED\(1 downto 0),
      WCLK => \^ui_clk\,
      WE => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en\
    );
\ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_6_11\: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4) => '0',
      ADDRA(3) => u_mig_7series_nosysclock_mig_n_212,
      ADDRA(2) => u_mig_7series_nosysclock_mig_n_211,
      ADDRA(1) => u_mig_7series_nosysclock_mig_n_210,
      ADDRA(0) => u_mig_7series_nosysclock_mig_n_209,
      ADDRB(4) => '0',
      ADDRB(3) => u_mig_7series_nosysclock_mig_n_212,
      ADDRB(2) => u_mig_7series_nosysclock_mig_n_211,
      ADDRB(1) => u_mig_7series_nosysclock_mig_n_210,
      ADDRB(0) => u_mig_7series_nosysclock_mig_n_209,
      ADDRC(4) => '0',
      ADDRC(3) => u_mig_7series_nosysclock_mig_n_212,
      ADDRC(2) => u_mig_7series_nosysclock_mig_n_211,
      ADDRC(1) => u_mig_7series_nosysclock_mig_n_210,
      ADDRC(0) => u_mig_7series_nosysclock_mig_n_209,
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr\(3 downto 0),
      DIA(1 downto 0) => B"00",
      DIB(1) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata\(8),
      DIB(0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata\(0),
      DIC(1) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata\(24),
      DIC(0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata\(16),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \NLW_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_6_11_DOA_UNCONNECTED\(1 downto 0),
      DOB(1) => \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_6_11_n_2\,
      DOB(0) => \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_6_11_n_3\,
      DOC(1) => \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_6_11_n_4\,
      DOC(0) => \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_6_11_n_5\,
      DOD(1 downto 0) => \NLW_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_6_11_DOD_UNCONNECTED\(1 downto 0),
      WCLK => \^ui_clk\,
      WE => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en\
    );
\ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_72_77\: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4) => '0',
      ADDRA(3) => u_mig_7series_nosysclock_mig_n_212,
      ADDRA(2) => u_mig_7series_nosysclock_mig_n_211,
      ADDRA(1) => u_mig_7series_nosysclock_mig_n_210,
      ADDRA(0) => u_mig_7series_nosysclock_mig_n_209,
      ADDRB(4) => '0',
      ADDRB(3) => u_mig_7series_nosysclock_mig_n_212,
      ADDRB(2) => u_mig_7series_nosysclock_mig_n_211,
      ADDRB(1) => u_mig_7series_nosysclock_mig_n_210,
      ADDRB(0) => u_mig_7series_nosysclock_mig_n_209,
      ADDRC(4) => '0',
      ADDRC(3) => u_mig_7series_nosysclock_mig_n_212,
      ADDRC(2) => u_mig_7series_nosysclock_mig_n_211,
      ADDRC(1) => u_mig_7series_nosysclock_mig_n_210,
      ADDRC(0) => u_mig_7series_nosysclock_mig_n_209,
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr\(3 downto 0),
      DIA(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata_mask\(1 downto 0),
      DIB(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata_mask\(3 downto 2),
      DIC(1 downto 0) => B"00",
      DID(1 downto 0) => B"00",
      DOA(1) => \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_72_77_n_0\,
      DOA(0) => \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_72_77_n_1\,
      DOB(1) => \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_72_77_n_2\,
      DOB(0) => \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_72_77_n_3\,
      DOC(1 downto 0) => \NLW_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_72_77_DOC_UNCONNECTED\(1 downto 0),
      DOD(1 downto 0) => \NLW_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_72_77_DOD_UNCONNECTED\(1 downto 0),
      WCLK => \^ui_clk\,
      WE => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en\
    );
\ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35\: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/rd_ptr\(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/rd_ptr\(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/rd_ptr\(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr\(3 downto 0),
      DIA(1 downto 0) => B"00",
      DIB(1) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_odt\(0),
      DIB(0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_odt\(0),
      DIC(1) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_odt\(0),
      DIC(0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_odt\(0),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \NLW_ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35_DOA_UNCONNECTED\(1 downto 0),
      DOB(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_out\(33 downto 32),
      DOC(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_out\(35 downto 34),
      DOD(1 downto 0) => \NLW_ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35_DOD_UNCONNECTED\(1 downto 0),
      WCLK => \^ui_clk\,
      WE => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en\
    );
\ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41\: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/rd_ptr\(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/rd_ptr\(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/rd_ptr\(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr\(3 downto 0),
      DIA(1 downto 0) => B"00",
      DIB(1 downto 0) => B"00",
      DIC(1) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_cke\(1),
      DIC(0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_cke\(1),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \NLW_ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41_DOA_UNCONNECTED\(1 downto 0),
      DOB(1 downto 0) => \NLW_ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41_DOB_UNCONNECTED\(1 downto 0),
      DOC(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_out\(41 downto 40),
      DOD(1 downto 0) => \NLW_ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41_DOD_UNCONNECTED\(1 downto 0),
      WCLK => \^ui_clk\,
      WE => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en\
    );
\ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_42_47\: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/rd_ptr\(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/rd_ptr\(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/rd_ptr\(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr\(3 downto 0),
      DIA(1) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_cke\(1),
      DIA(0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_cke\(1),
      DIB(1) => u_mig_7series_nosysclock_mig_n_369,
      DIB(0) => u_mig_7series_nosysclock_mig_n_369,
      DIC(1) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_cs_n\(1),
      DIC(0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_cs_n\(1),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_out\(43 downto 42),
      DOB(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_out\(45 downto 44),
      DOC(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_out\(47 downto 46),
      DOD(1 downto 0) => \NLW_ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_42_47_DOD_UNCONNECTED\(1 downto 0),
      WCLK => \^ui_clk\,
      WE => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en\
    );
\ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_48_53\: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/rd_ptr\(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/rd_ptr\(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/rd_ptr\(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr\(3 downto 0),
      DIA(1 downto 0) => B"00",
      DIB(1 downto 0) => B"00",
      DIC(1) => u_mig_7series_nosysclock_mig_n_367,
      DIC(0) => u_mig_7series_nosysclock_mig_n_367,
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \NLW_ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_48_53_DOA_UNCONNECTED\(1 downto 0),
      DOB(1 downto 0) => \NLW_ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_48_53_DOB_UNCONNECTED\(1 downto 0),
      DOC(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_out\(53 downto 52),
      DOD(1 downto 0) => \NLW_ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_48_53_DOD_UNCONNECTED\(1 downto 0),
      WCLK => \^ui_clk\,
      WE => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en\
    );
\ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59\: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/rd_ptr\(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/rd_ptr\(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/rd_ptr\(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr\(3 downto 0),
      DIA(1) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_we_n\(1),
      DIA(0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_we_n\(1),
      DIB(1 downto 0) => B"00",
      DIC(1 downto 0) => B"00",
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_out\(55 downto 54),
      DOB(1 downto 0) => \NLW_ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59_DOB_UNCONNECTED\(1 downto 0),
      DOC(1 downto 0) => \NLW_ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59_DOC_UNCONNECTED\(1 downto 0),
      DOD(1 downto 0) => \NLW_ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59_DOD_UNCONNECTED\(1 downto 0),
      WCLK => \^ui_clk\,
      WE => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en\
    );
\ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_0_5\: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/rd_ptr\(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/rd_ptr\(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/rd_ptr\(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr\(3 downto 0),
      DIA(1) => u_mig_7series_nosysclock_mig_n_365,
      DIA(0) => u_mig_7series_nosysclock_mig_n_365,
      DIB(1) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_ras_n\(1),
      DIB(0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_ras_n\(1),
      DIC(1 downto 0) => B"00",
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_out\(1 downto 0),
      DOB(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_out\(3 downto 2),
      DOC(1 downto 0) => \NLW_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_0_5_DOC_UNCONNECTED\(1 downto 0),
      DOD(1 downto 0) => \NLW_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_0_5_DOD_UNCONNECTED\(1 downto 0),
      WCLK => \^ui_clk\,
      WE => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en\
    );
\ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_12_17\: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/rd_ptr\(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/rd_ptr\(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/rd_ptr\(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr\(3 downto 0),
      DIA(1 downto 0) => B"00",
      DIB(1 downto 0) => B"00",
      DIC(1) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_bank\(0),
      DIC(0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_bank\(0),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \NLW_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_12_17_DOA_UNCONNECTED\(1 downto 0),
      DOB(1 downto 0) => \NLW_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_12_17_DOB_UNCONNECTED\(1 downto 0),
      DOC(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_out\(17 downto 16),
      DOD(1 downto 0) => \NLW_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_12_17_DOD_UNCONNECTED\(1 downto 0),
      WCLK => \^ui_clk\,
      WE => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en\
    );
\ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23\: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/rd_ptr\(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/rd_ptr\(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/rd_ptr\(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr\(3 downto 0),
      DIA(1) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_bank\(3),
      DIA(0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_bank\(3),
      DIB(1 downto 0) => B"00",
      DIC(1 downto 0) => B"00",
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_out\(19 downto 18),
      DOB(1 downto 0) => \NLW_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23_DOB_UNCONNECTED\(1 downto 0),
      DOC(1 downto 0) => \NLW_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23_DOC_UNCONNECTED\(1 downto 0),
      DOD(1 downto 0) => \NLW_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23_DOD_UNCONNECTED\(1 downto 0),
      WCLK => \^ui_clk\,
      WE => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en\
    );
\ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_24_29\: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/rd_ptr\(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/rd_ptr\(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/rd_ptr\(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr\(3 downto 0),
      DIA(1) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_bank\(1),
      DIA(0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_bank\(1),
      DIB(1) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_bank\(4),
      DIB(0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_bank\(4),
      DIC(1 downto 0) => B"00",
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_out\(25 downto 24),
      DOB(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_out\(27 downto 26),
      DOC(1 downto 0) => \NLW_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_24_29_DOC_UNCONNECTED\(1 downto 0),
      DOD(1 downto 0) => \NLW_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_24_29_DOD_UNCONNECTED\(1 downto 0),
      WCLK => \^ui_clk\,
      WE => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en\
    );
\ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35\: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/rd_ptr\(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/rd_ptr\(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/rd_ptr\(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr\(3 downto 0),
      DIA(1 downto 0) => B"00",
      DIB(1) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_bank\(2),
      DIB(0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_bank\(2),
      DIC(1) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_bank\(5),
      DIC(0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_bank\(5),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \NLW_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35_DOA_UNCONNECTED\(1 downto 0),
      DOB(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_out\(33 downto 32),
      DOC(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_out\(35 downto 34),
      DOD(1 downto 0) => \NLW_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35_DOD_UNCONNECTED\(1 downto 0),
      WCLK => \^ui_clk\,
      WE => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en\
    );
\ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41\: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/rd_ptr\(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/rd_ptr\(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/rd_ptr\(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr\(3 downto 0),
      DIA(1 downto 0) => B"00",
      DIB(1 downto 0) => B"00",
      DIC(1) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_address__0\(0),
      DIC(0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_address__0\(0),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \NLW_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41_DOA_UNCONNECTED\(1 downto 0),
      DOB(1 downto 0) => \NLW_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41_DOB_UNCONNECTED\(1 downto 0),
      DOC(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_out\(41 downto 40),
      DOD(1 downto 0) => \NLW_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41_DOD_UNCONNECTED\(1 downto 0),
      WCLK => \^ui_clk\,
      WE => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en\
    );
\ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_42_47\: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/rd_ptr\(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/rd_ptr\(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/rd_ptr\(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr\(3 downto 0),
      DIA(1) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_address__0\(16),
      DIA(0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_address__0\(16),
      DIB(1) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_address__0\(1),
      DIB(0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_address__0\(1),
      DIC(1) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_address__0\(17),
      DIC(0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_address__0\(17),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_out\(43 downto 42),
      DOB(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_out\(45 downto 44),
      DOC(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_out\(47 downto 46),
      DOD(1 downto 0) => \NLW_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_42_47_DOD_UNCONNECTED\(1 downto 0),
      WCLK => \^ui_clk\,
      WE => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en\
    );
\ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_48_53\: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/rd_ptr\(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/rd_ptr\(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/rd_ptr\(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr\(3 downto 0),
      DIA(1) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_address__0\(3),
      DIA(0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_address__0\(3),
      DIB(1) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_address__0\(19),
      DIB(0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_address__0\(19),
      DIC(1) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_address__0\(2),
      DIC(0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_address__0\(2),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_out\(49 downto 48),
      DOB(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_out\(51 downto 50),
      DOC(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_out\(53 downto 52),
      DOD(1 downto 0) => \NLW_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_48_53_DOD_UNCONNECTED\(1 downto 0),
      WCLK => \^ui_clk\,
      WE => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en\
    );
\ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59\: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/rd_ptr\(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/rd_ptr\(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/rd_ptr\(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr\(3 downto 0),
      DIA(1) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_address__0\(18),
      DIA(0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_address__0\(18),
      DIB(1) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_address__0\(4),
      DIB(0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_address__0\(4),
      DIC(1) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_address__0\(20),
      DIC(0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_address__0\(20),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_out\(55 downto 54),
      DOB(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_out\(57 downto 56),
      DOC(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_out\(59 downto 58),
      DOD(1 downto 0) => \NLW_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59_DOD_UNCONNECTED\(1 downto 0),
      WCLK => \^ui_clk\,
      WE => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en\
    );
\ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_60_65\: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/rd_ptr\(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/rd_ptr\(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/rd_ptr\(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr\(3 downto 0),
      DIA(1 downto 0) => B"00",
      DIB(1 downto 0) => B"00",
      DIC(1) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_address__0\(5),
      DIC(0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_address__0\(5),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \NLW_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_60_65_DOA_UNCONNECTED\(1 downto 0),
      DOB(1 downto 0) => \NLW_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_60_65_DOB_UNCONNECTED\(1 downto 0),
      DOC(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_out\(65 downto 64),
      DOD(1 downto 0) => \NLW_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_60_65_DOD_UNCONNECTED\(1 downto 0),
      WCLK => \^ui_clk\,
      WE => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en\
    );
\ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71\: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/rd_ptr\(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/rd_ptr\(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/rd_ptr\(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr\(3 downto 0),
      DIA(1) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_address__0\(21),
      DIA(0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_address__0\(21),
      DIB(1 downto 0) => B"00",
      DIC(1 downto 0) => B"00",
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_out\(67 downto 66),
      DOB(1 downto 0) => \NLW_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71_DOB_UNCONNECTED\(1 downto 0),
      DOC(1 downto 0) => \NLW_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71_DOC_UNCONNECTED\(1 downto 0),
      DOD(1 downto 0) => \NLW_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71_DOD_UNCONNECTED\(1 downto 0),
      WCLK => \^ui_clk\,
      WE => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en\
    );
\ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_6_11\: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/rd_ptr\(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/rd_ptr\(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/rd_ptr\(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr\(3 downto 0),
      DIA(1 downto 0) => B"00",
      DIB(1) => u_mig_7series_nosysclock_mig_n_363,
      DIB(0) => u_mig_7series_nosysclock_mig_n_363,
      DIC(1) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_cas_n\(1),
      DIC(0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_cas_n\(1),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \NLW_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_6_11_DOA_UNCONNECTED\(1 downto 0),
      DOB(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_out\(9 downto 8),
      DOC(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_out\(11 downto 10),
      DOD(1 downto 0) => \NLW_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_6_11_DOD_UNCONNECTED\(1 downto 0),
      WCLK => \^ui_clk\,
      WE => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en\
    );
\ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_72_77\: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/rd_ptr\(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/rd_ptr\(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/rd_ptr\(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr\(3 downto 0),
      DIA(1) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_address__0\(6),
      DIA(0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_address__0\(6),
      DIB(1) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_address__0\(22),
      DIB(0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_address__0\(22),
      DIC(1 downto 0) => B"00",
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_out\(73 downto 72),
      DOB(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_out\(75 downto 74),
      DOC(1 downto 0) => \NLW_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_72_77_DOC_UNCONNECTED\(1 downto 0),
      DOD(1 downto 0) => \NLW_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_72_77_DOD_UNCONNECTED\(1 downto 0),
      WCLK => \^ui_clk\,
      WE => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en\
    );
u_mig_7series_nosysclock_mig: entity work.mig_7series_nosysclock_mig_7series_nosysclock_mig
     port map (
      CLKB0 => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk\,
      Q(59 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/rd_data_r\(59 downto 0),
      app_addr(28 downto 0) => app_addr(28 downto 0),
      app_cmd(1 downto 0) => app_cmd(1 downto 0),
      app_en => app_en,
      app_rd_data(31 downto 0) => app_rd_data(31 downto 0),
      app_rd_data_valid => app_rd_data_valid,
      app_rdy_r_reg => app_rdy,
      app_ref_ack => app_ref_ack,
      app_ref_req => app_ref_req,
      app_sr_active => app_sr_active,
      app_sr_req => app_sr_req,
      app_wdf_data(31 downto 0) => app_wdf_data(31 downto 0),
      app_wdf_end => app_wdf_end,
      app_wdf_mask(3 downto 0) => app_wdf_mask(3 downto 0),
      app_wdf_rdy => app_wdf_rdy,
      app_wdf_wren => app_wdf_wren,
      app_zq_ack => app_zq_ack,
      app_zq_req => app_zq_req,
      \cmd_pipe_plus.mc_we_n_reg[1]\(5) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_we_n\(1),
      \cmd_pipe_plus.mc_we_n_reg[1]\(4) => u_mig_7series_nosysclock_mig_n_367,
      \cmd_pipe_plus.mc_we_n_reg[1]\(3) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_cs_n\(1),
      \cmd_pipe_plus.mc_we_n_reg[1]\(2) => u_mig_7series_nosysclock_mig_n_369,
      \cmd_pipe_plus.mc_we_n_reg[1]\(1) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_cke\(1),
      \cmd_pipe_plus.mc_we_n_reg[1]\(0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_odt\(0),
      dbg_pi_f_dec => dbg_pi_f_dec,
      dbg_pi_f_inc => dbg_pi_f_inc,
      dbg_po_counter_read_val(8 downto 0) => dbg_po_counter_read_val(8 downto 0),
      dbg_po_f_dec => dbg_po_f_dec,
      dbg_po_f_inc => dbg_po_f_inc,
      dbg_po_f_stg23_sel => dbg_po_f_stg23_sel,
      dbg_sel_pi_incdec => dbg_sel_pi_incdec,
      dbg_sel_po_incdec => dbg_sel_po_incdec,
      ddr3_addr(15 downto 0) => ddr3_addr(15 downto 0),
      ddr3_ba(2 downto 0) => ddr3_ba(2 downto 0),
      ddr3_cas_n => ddr3_cas_n,
      ddr3_cke(0) => ddr3_cke(0),
      ddr3_cs_n(0) => ddr3_cs_n(0),
      ddr3_dm(0) => ddr3_dm(0),
      ddr3_dq(7 downto 0) => ddr3_dq(7 downto 0),
      ddr3_dqs_n(0) => ddr3_dqs_n(0),
      ddr3_dqs_p(0) => ddr3_dqs_p(0),
      ddr3_ila_basic(56) => \^ddr3_ila_basic\(93),
      ddr3_ila_basic(55 downto 14) => \^ddr3_ila_basic\(60 downto 19),
      ddr3_ila_basic(13) => \^ddr3_ila_basic\(16),
      ddr3_ila_basic(12) => \^ddr3_ila_basic\(14),
      ddr3_ila_basic(11 downto 5) => \^ddr3_ila_basic\(12 downto 6),
      ddr3_ila_basic(4 downto 1) => \^ddr3_ila_basic\(4 downto 1),
      ddr3_ila_basic(0) => \^init_calib_complete\,
      ddr3_ila_rdpath(101 downto 97) => \^ddr3_ila_rdpath\(534 downto 530),
      ddr3_ila_rdpath(96 downto 91) => \^ddr3_ila_rdpath\(427 downto 422),
      ddr3_ila_rdpath(90 downto 85) => \^ddr3_ila_rdpath\(319 downto 314),
      ddr3_ila_rdpath(84 downto 79) => \^ddr3_ila_rdpath\(211 downto 206),
      ddr3_ila_rdpath(78) => \^ddr3_ila_rdpath\(196),
      ddr3_ila_rdpath(77) => \^ddr3_ila_rdpath\(200),
      ddr3_ila_rdpath(76 downto 71) => \^ddr3_ila_rdpath\(193 downto 188),
      ddr3_ila_rdpath(70 downto 46) => \^ddr3_ila_rdpath\(138 downto 114),
      ddr3_ila_rdpath(45 downto 14) => \^ddr3_ila_rdpath\(81 downto 50),
      ddr3_ila_rdpath(13 downto 8) => \^ddr3_ila_rdpath\(45 downto 40),
      ddr3_ila_rdpath(7 downto 2) => \^ddr3_ila_rdpath\(29 downto 24),
      ddr3_ila_rdpath(1) => \^ddr3_ila_rdpath\(12),
      ddr3_ila_rdpath(0) => \^ddr3_ila_basic\(5),
      ddr3_ila_wrpath(59 downto 54) => \^ddr3_ila_wrpath\(342 downto 337),
      ddr3_ila_wrpath(53 downto 51) => \^ddr3_ila_wrpath\(312 downto 310),
      ddr3_ila_wrpath(50 downto 48) => \^ddr3_ila_wrpath\(152 downto 150),
      ddr3_ila_wrpath(47 downto 42) => \^ddr3_ila_wrpath\(101 downto 96),
      ddr3_ila_wrpath(41 downto 37) => \^ddr3_ila_wrpath\(86 downto 82),
      ddr3_ila_wrpath(36 downto 26) => \^ddr3_ila_wrpath\(80 downto 70),
      ddr3_ila_wrpath(25 downto 24) => \^ddr3_ila_wrpath\(66 downto 65),
      ddr3_ila_wrpath(23 downto 7) => \^ddr3_ila_wrpath\(26 downto 10),
      ddr3_ila_wrpath(6 downto 5) => \^ddr3_ila_wrpath\(7 downto 6),
      ddr3_ila_wrpath(4 downto 0) => \^ddr3_ila_wrpath\(4 downto 0),
      ddr3_ila_wrpath_14_sp_1 => \ddr3_ila_wrpath[19]_INST_0_i_1_n_0\,
      ddr3_odt(0) => ddr3_odt(0),
      ddr3_ras_n => ddr3_ras_n,
      ddr3_reset_n => ddr3_reset_n,
      ddr3_vio_sync_out(4 downto 0) => ddr3_vio_sync_out(13 downto 9),
      ddr3_we_n => ddr3_we_n,
      ddr_ck_out(1) => ddr3_ck_n(0),
      ddr_ck_out(0) => ddr3_ck_p(0),
      device_temp_i(11 downto 0) => device_temp_i(11 downto 0),
      \gen_mmcm.mmcm_i\ => \^ui_clk\,
      \init_calib_complete_reg_rep__0\(35 downto 32) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata_mask\(3 downto 0),
      \init_calib_complete_reg_rep__0\(31) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata\(31),
      \init_calib_complete_reg_rep__0\(30) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata\(23),
      \init_calib_complete_reg_rep__0\(29) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata\(15),
      \init_calib_complete_reg_rep__0\(28) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata\(7),
      \init_calib_complete_reg_rep__0\(27) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata\(28),
      \init_calib_complete_reg_rep__0\(26) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata\(20),
      \init_calib_complete_reg_rep__0\(25) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata\(12),
      \init_calib_complete_reg_rep__0\(24) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata\(4),
      \init_calib_complete_reg_rep__0\(23) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata\(27),
      \init_calib_complete_reg_rep__0\(22) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata\(19),
      \init_calib_complete_reg_rep__0\(21) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata\(11),
      \init_calib_complete_reg_rep__0\(20) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata\(3),
      \init_calib_complete_reg_rep__0\(19) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata\(26),
      \init_calib_complete_reg_rep__0\(18) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata\(18),
      \init_calib_complete_reg_rep__0\(17) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata\(10),
      \init_calib_complete_reg_rep__0\(16) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata\(2),
      \init_calib_complete_reg_rep__0\(15) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata\(29),
      \init_calib_complete_reg_rep__0\(14) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata\(21),
      \init_calib_complete_reg_rep__0\(13) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata\(13),
      \init_calib_complete_reg_rep__0\(12) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata\(5),
      \init_calib_complete_reg_rep__0\(11) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata\(25),
      \init_calib_complete_reg_rep__0\(10) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata\(17),
      \init_calib_complete_reg_rep__0\(9) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata\(9),
      \init_calib_complete_reg_rep__0\(8) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata\(1),
      \init_calib_complete_reg_rep__0\(7) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata\(24),
      \init_calib_complete_reg_rep__0\(6) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata\(16),
      \init_calib_complete_reg_rep__0\(5) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata\(8),
      \init_calib_complete_reg_rep__0\(4) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata\(0),
      \init_calib_complete_reg_rep__0\(3) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata\(30),
      \init_calib_complete_reg_rep__0\(2) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata\(22),
      \init_calib_complete_reg_rep__0\(1) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata\(14),
      \init_calib_complete_reg_rep__0\(0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata\(6),
      iserdes_clk => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk\,
      mem_out(31 downto 28) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_out\(59 downto 56),
      mem_out(27 downto 24) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_out\(51 downto 48),
      mem_out(23 downto 20) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_out\(43 downto 40),
      mem_out(19 downto 16) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_out\(35 downto 32),
      mem_out(15 downto 12) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_out\(27 downto 24),
      mem_out(11 downto 8) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_out\(19 downto 16),
      mem_out(7 downto 4) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_out\(11 downto 8),
      mem_out(3 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_out\(3 downto 0),
      \not_strict_mode.app_rd_data_end_reg\ => app_rd_data_end,
      \out\(11 downto 0) => device_temp(11 downto 0),
      out_fifo(35) => \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_72_77_n_2\,
      out_fifo(34) => \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_72_77_n_3\,
      out_fifo(33) => \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_72_77_n_0\,
      out_fifo(32) => \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_72_77_n_1\,
      out_fifo(31) => \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59_n_4\,
      out_fifo(30) => \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59_n_5\,
      out_fifo(29) => \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59_n_2\,
      out_fifo(28) => \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59_n_3\,
      out_fifo(27) => \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_48_53_n_2\,
      out_fifo(26) => \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_48_53_n_3\,
      out_fifo(25) => \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_48_53_n_0\,
      out_fifo(24) => \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_48_53_n_1\,
      out_fifo(23) => \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_42_47_n_0\,
      out_fifo(22) => \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_42_47_n_1\,
      out_fifo(21) => \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41_n_4\,
      out_fifo(20) => \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41_n_5\,
      out_fifo(19) => \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35_n_4\,
      out_fifo(18) => \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35_n_5\,
      out_fifo(17) => \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35_n_2\,
      out_fifo(16) => \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35_n_3\,
      out_fifo(15) => \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_24_29_n_2\,
      out_fifo(14) => \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_24_29_n_3\,
      out_fifo(13) => \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_24_29_n_0\,
      out_fifo(12) => \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_24_29_n_1\,
      out_fifo(11) => \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23_n_0\,
      out_fifo(10) => \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23_n_1\,
      out_fifo(9) => \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_12_17_n_4\,
      out_fifo(8) => \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_12_17_n_5\,
      out_fifo(7) => \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_6_11_n_4\,
      out_fifo(6) => \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_6_11_n_5\,
      out_fifo(5) => \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_6_11_n_2\,
      out_fifo(4) => \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_6_11_n_3\,
      out_fifo(3) => \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_0_5_n_2\,
      out_fifo(2) => \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_0_5_n_3\,
      out_fifo(1) => \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_0_5_n_0\,
      out_fifo(0) => \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_0_5_n_1\,
      out_fifo_0(15 downto 12) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_out\(55 downto 52),
      out_fifo_0(11 downto 4) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_out\(47 downto 40),
      out_fifo_0(3 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_out\(35 downto 32),
      out_fifo_1(47 downto 44) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_out\(75 downto 72),
      out_fifo_1(43 downto 40) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_out\(67 downto 64),
      out_fifo_1(39 downto 20) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_out\(59 downto 40),
      out_fifo_1(19 downto 16) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_out\(35 downto 32),
      out_fifo_1(15 downto 12) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_out\(27 downto 24),
      out_fifo_1(11 downto 8) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_out\(19 downto 16),
      out_fifo_1(7 downto 4) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_out\(11 downto 8),
      out_fifo_1(3 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_out\(3 downto 0),
      phy_dout(23) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_address__0\(22),
      phy_dout(22) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_address__0\(6),
      phy_dout(21) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_address__0\(21),
      phy_dout(20) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_address__0\(5),
      phy_dout(19) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_address__0\(20),
      phy_dout(18) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_address__0\(4),
      phy_dout(17) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_address__0\(18),
      phy_dout(16) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_address__0\(2),
      phy_dout(15) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_address__0\(19),
      phy_dout(14) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_address__0\(3),
      phy_dout(13) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_address__0\(17),
      phy_dout(12) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_address__0\(1),
      phy_dout(11) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_address__0\(16),
      phy_dout(10) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_address__0\(0),
      phy_dout(9) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_bank\(5),
      phy_dout(8) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_bank\(2),
      phy_dout(7) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_bank\(4),
      phy_dout(6) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_bank\(1),
      phy_dout(5) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_bank\(3),
      phy_dout(4) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_bank\(0),
      phy_dout(3) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_cas_n\(1),
      phy_dout(2) => u_mig_7series_nosysclock_mig_n_363,
      phy_dout(1) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_ras_n\(1),
      phy_dout(0) => u_mig_7series_nosysclock_mig_n_365,
      \pi_counter_read_val_reg[0]\ => dbg_pi_counter_read_val(0),
      \pi_counter_read_val_reg[1]\ => dbg_pi_counter_read_val(1),
      \pi_counter_read_val_reg[2]\ => dbg_pi_counter_read_val(2),
      \pi_counter_read_val_reg[3]\ => dbg_pi_counter_read_val(3),
      \pi_counter_read_val_reg[4]\ => dbg_pi_counter_read_val(4),
      \pi_counter_read_val_reg[5]\ => dbg_pi_counter_read_val(5),
      rd_ptr(3 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/rd_ptr\(3 downto 0),
      rd_ptr_0(3 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/rd_ptr\(3 downto 0),
      \rd_ptr_reg[0]\ => u_mig_7series_nosysclock_mig_n_209,
      \rd_ptr_reg[1]\ => u_mig_7series_nosysclock_mig_n_210,
      \rd_ptr_reg[2]\ => u_mig_7series_nosysclock_mig_n_211,
      \rd_ptr_reg[3]\ => u_mig_7series_nosysclock_mig_n_212,
      \rd_ptr_timing_reg[1]\(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in\(1 downto 0),
      sys_clk_n => sys_clk_n,
      sys_clk_p => sys_clk_p,
      sys_rst => sys_rst,
      ui_clk_sync_rst => ui_clk_sync_rst,
      wr_en => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en\,
      wr_en_1 => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en\,
      wr_en_2 => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en\,
      wr_en_3 => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en\,
      wr_ptr(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_ptr\(1 downto 0),
      \wr_ptr_reg[3]\(3 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr\(3 downto 0),
      \wr_ptr_reg[3]_0\(3 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr\(3 downto 0),
      \wr_ptr_reg[3]_1\(3 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr\(3 downto 0)
    );
end STRUCTURE;
