Classic Timing Analyzer report for CPU16
Wed Jun 01 11:45:58 2011
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clock'
  7. tsu
  8. tco
  9. th
 10. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                      ;
+------------------------------+-------+---------------+----------------------------------+-----------------------------------------------------------------------------------------------+-----------------------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                      ; From                                                                                          ; To                          ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+----------------------------------+-----------------------------------------------------------------------------------------------+-----------------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 2.996 ns                         ; reset                                                                                         ; program_counter[4]~reg0     ; --         ; clock    ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 12.026 ns                        ; altsyncram:altsyncram_component|altsyncram_u2t:auto_generated|ram_block1a0~porta_address_reg7 ; memory_data_register_out[9] ; clock      ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; -1.540 ns                        ; reset                                                                                         ; register_A[5]~reg0          ; --         ; clock    ; 0            ;
; Clock Setup: 'clock'         ; N/A   ; None          ; 125.08 MHz ( period = 7.995 ns ) ; altsyncram:altsyncram_component|altsyncram_u2t:auto_generated|ram_block1a0~porta_address_reg7 ; register_A[15]~reg0         ; clock      ; clock    ; 0            ;
; Total number of failed paths ;       ;               ;                                  ;                                                                                               ;                             ;            ;          ; 0            ;
+------------------------------+-------+---------------+----------------------------------+-----------------------------------------------------------------------------------------------+-----------------------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2C20F484C7       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clock           ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clock'                                                                                                                                                                                                                                                                                                                     ;
+-----------------------------------------+-----------------------------------------------------+-----------------------------------------------------------------------------------------------+------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                                                          ; To                           ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+-----------------------------------------------------------------------------------------------+------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 125.08 MHz ( period = 7.995 ns )                    ; altsyncram:altsyncram_component|altsyncram_u2t:auto_generated|ram_block1a0~porta_we_reg       ; register_A[15]~reg0          ; clock      ; clock    ; None                        ; None                      ; 7.729 ns                ;
; N/A                                     ; 125.08 MHz ( period = 7.995 ns )                    ; altsyncram:altsyncram_component|altsyncram_u2t:auto_generated|ram_block1a0~porta_address_reg0 ; register_A[15]~reg0          ; clock      ; clock    ; None                        ; None                      ; 7.729 ns                ;
; N/A                                     ; 125.08 MHz ( period = 7.995 ns )                    ; altsyncram:altsyncram_component|altsyncram_u2t:auto_generated|ram_block1a0~porta_address_reg1 ; register_A[15]~reg0          ; clock      ; clock    ; None                        ; None                      ; 7.729 ns                ;
; N/A                                     ; 125.08 MHz ( period = 7.995 ns )                    ; altsyncram:altsyncram_component|altsyncram_u2t:auto_generated|ram_block1a0~porta_address_reg2 ; register_A[15]~reg0          ; clock      ; clock    ; None                        ; None                      ; 7.729 ns                ;
; N/A                                     ; 125.08 MHz ( period = 7.995 ns )                    ; altsyncram:altsyncram_component|altsyncram_u2t:auto_generated|ram_block1a0~porta_address_reg3 ; register_A[15]~reg0          ; clock      ; clock    ; None                        ; None                      ; 7.729 ns                ;
; N/A                                     ; 125.08 MHz ( period = 7.995 ns )                    ; altsyncram:altsyncram_component|altsyncram_u2t:auto_generated|ram_block1a0~porta_address_reg4 ; register_A[15]~reg0          ; clock      ; clock    ; None                        ; None                      ; 7.729 ns                ;
; N/A                                     ; 125.08 MHz ( period = 7.995 ns )                    ; altsyncram:altsyncram_component|altsyncram_u2t:auto_generated|ram_block1a0~porta_address_reg5 ; register_A[15]~reg0          ; clock      ; clock    ; None                        ; None                      ; 7.729 ns                ;
; N/A                                     ; 125.08 MHz ( period = 7.995 ns )                    ; altsyncram:altsyncram_component|altsyncram_u2t:auto_generated|ram_block1a0~porta_address_reg6 ; register_A[15]~reg0          ; clock      ; clock    ; None                        ; None                      ; 7.729 ns                ;
; N/A                                     ; 125.08 MHz ( period = 7.995 ns )                    ; altsyncram:altsyncram_component|altsyncram_u2t:auto_generated|ram_block1a0~porta_address_reg7 ; register_A[15]~reg0          ; clock      ; clock    ; None                        ; None                      ; 7.729 ns                ;
; N/A                                     ; 127.86 MHz ( period = 7.821 ns )                    ; altsyncram:altsyncram_component|altsyncram_u2t:auto_generated|ram_block1a0~porta_we_reg       ; register_A[14]~reg0          ; clock      ; clock    ; None                        ; None                      ; 7.555 ns                ;
; N/A                                     ; 127.86 MHz ( period = 7.821 ns )                    ; altsyncram:altsyncram_component|altsyncram_u2t:auto_generated|ram_block1a0~porta_address_reg0 ; register_A[14]~reg0          ; clock      ; clock    ; None                        ; None                      ; 7.555 ns                ;
; N/A                                     ; 127.86 MHz ( period = 7.821 ns )                    ; altsyncram:altsyncram_component|altsyncram_u2t:auto_generated|ram_block1a0~porta_address_reg1 ; register_A[14]~reg0          ; clock      ; clock    ; None                        ; None                      ; 7.555 ns                ;
; N/A                                     ; 127.86 MHz ( period = 7.821 ns )                    ; altsyncram:altsyncram_component|altsyncram_u2t:auto_generated|ram_block1a0~porta_address_reg2 ; register_A[14]~reg0          ; clock      ; clock    ; None                        ; None                      ; 7.555 ns                ;
; N/A                                     ; 127.86 MHz ( period = 7.821 ns )                    ; altsyncram:altsyncram_component|altsyncram_u2t:auto_generated|ram_block1a0~porta_address_reg3 ; register_A[14]~reg0          ; clock      ; clock    ; None                        ; None                      ; 7.555 ns                ;
; N/A                                     ; 127.86 MHz ( period = 7.821 ns )                    ; altsyncram:altsyncram_component|altsyncram_u2t:auto_generated|ram_block1a0~porta_address_reg4 ; register_A[14]~reg0          ; clock      ; clock    ; None                        ; None                      ; 7.555 ns                ;
; N/A                                     ; 127.86 MHz ( period = 7.821 ns )                    ; altsyncram:altsyncram_component|altsyncram_u2t:auto_generated|ram_block1a0~porta_address_reg5 ; register_A[14]~reg0          ; clock      ; clock    ; None                        ; None                      ; 7.555 ns                ;
; N/A                                     ; 127.86 MHz ( period = 7.821 ns )                    ; altsyncram:altsyncram_component|altsyncram_u2t:auto_generated|ram_block1a0~porta_address_reg6 ; register_A[14]~reg0          ; clock      ; clock    ; None                        ; None                      ; 7.555 ns                ;
; N/A                                     ; 127.86 MHz ( period = 7.821 ns )                    ; altsyncram:altsyncram_component|altsyncram_u2t:auto_generated|ram_block1a0~porta_address_reg7 ; register_A[14]~reg0          ; clock      ; clock    ; None                        ; None                      ; 7.555 ns                ;
; N/A                                     ; 131.75 MHz ( period = 7.590 ns )                    ; altsyncram:altsyncram_component|altsyncram_u2t:auto_generated|ram_block1a0~porta_we_reg       ; register_A[13]~reg0          ; clock      ; clock    ; None                        ; None                      ; 7.324 ns                ;
; N/A                                     ; 131.75 MHz ( period = 7.590 ns )                    ; altsyncram:altsyncram_component|altsyncram_u2t:auto_generated|ram_block1a0~porta_address_reg0 ; register_A[13]~reg0          ; clock      ; clock    ; None                        ; None                      ; 7.324 ns                ;
; N/A                                     ; 131.75 MHz ( period = 7.590 ns )                    ; altsyncram:altsyncram_component|altsyncram_u2t:auto_generated|ram_block1a0~porta_address_reg1 ; register_A[13]~reg0          ; clock      ; clock    ; None                        ; None                      ; 7.324 ns                ;
; N/A                                     ; 131.75 MHz ( period = 7.590 ns )                    ; altsyncram:altsyncram_component|altsyncram_u2t:auto_generated|ram_block1a0~porta_address_reg2 ; register_A[13]~reg0          ; clock      ; clock    ; None                        ; None                      ; 7.324 ns                ;
; N/A                                     ; 131.75 MHz ( period = 7.590 ns )                    ; altsyncram:altsyncram_component|altsyncram_u2t:auto_generated|ram_block1a0~porta_address_reg3 ; register_A[13]~reg0          ; clock      ; clock    ; None                        ; None                      ; 7.324 ns                ;
; N/A                                     ; 131.75 MHz ( period = 7.590 ns )                    ; altsyncram:altsyncram_component|altsyncram_u2t:auto_generated|ram_block1a0~porta_address_reg4 ; register_A[13]~reg0          ; clock      ; clock    ; None                        ; None                      ; 7.324 ns                ;
; N/A                                     ; 131.75 MHz ( period = 7.590 ns )                    ; altsyncram:altsyncram_component|altsyncram_u2t:auto_generated|ram_block1a0~porta_address_reg5 ; register_A[13]~reg0          ; clock      ; clock    ; None                        ; None                      ; 7.324 ns                ;
; N/A                                     ; 131.75 MHz ( period = 7.590 ns )                    ; altsyncram:altsyncram_component|altsyncram_u2t:auto_generated|ram_block1a0~porta_address_reg6 ; register_A[13]~reg0          ; clock      ; clock    ; None                        ; None                      ; 7.324 ns                ;
; N/A                                     ; 131.75 MHz ( period = 7.590 ns )                    ; altsyncram:altsyncram_component|altsyncram_u2t:auto_generated|ram_block1a0~porta_address_reg7 ; register_A[13]~reg0          ; clock      ; clock    ; None                        ; None                      ; 7.324 ns                ;
; N/A                                     ; 131.91 MHz ( period = 7.581 ns )                    ; altsyncram:altsyncram_component|altsyncram_u2t:auto_generated|ram_block1a0~porta_we_reg       ; register_A[11]~reg0          ; clock      ; clock    ; None                        ; None                      ; 7.315 ns                ;
; N/A                                     ; 131.91 MHz ( period = 7.581 ns )                    ; altsyncram:altsyncram_component|altsyncram_u2t:auto_generated|ram_block1a0~porta_address_reg0 ; register_A[11]~reg0          ; clock      ; clock    ; None                        ; None                      ; 7.315 ns                ;
; N/A                                     ; 131.91 MHz ( period = 7.581 ns )                    ; altsyncram:altsyncram_component|altsyncram_u2t:auto_generated|ram_block1a0~porta_address_reg1 ; register_A[11]~reg0          ; clock      ; clock    ; None                        ; None                      ; 7.315 ns                ;
; N/A                                     ; 131.91 MHz ( period = 7.581 ns )                    ; altsyncram:altsyncram_component|altsyncram_u2t:auto_generated|ram_block1a0~porta_address_reg2 ; register_A[11]~reg0          ; clock      ; clock    ; None                        ; None                      ; 7.315 ns                ;
; N/A                                     ; 131.91 MHz ( period = 7.581 ns )                    ; altsyncram:altsyncram_component|altsyncram_u2t:auto_generated|ram_block1a0~porta_address_reg3 ; register_A[11]~reg0          ; clock      ; clock    ; None                        ; None                      ; 7.315 ns                ;
; N/A                                     ; 131.91 MHz ( period = 7.581 ns )                    ; altsyncram:altsyncram_component|altsyncram_u2t:auto_generated|ram_block1a0~porta_address_reg4 ; register_A[11]~reg0          ; clock      ; clock    ; None                        ; None                      ; 7.315 ns                ;
; N/A                                     ; 131.91 MHz ( period = 7.581 ns )                    ; altsyncram:altsyncram_component|altsyncram_u2t:auto_generated|ram_block1a0~porta_address_reg5 ; register_A[11]~reg0          ; clock      ; clock    ; None                        ; None                      ; 7.315 ns                ;
; N/A                                     ; 131.91 MHz ( period = 7.581 ns )                    ; altsyncram:altsyncram_component|altsyncram_u2t:auto_generated|ram_block1a0~porta_address_reg6 ; register_A[11]~reg0          ; clock      ; clock    ; None                        ; None                      ; 7.315 ns                ;
; N/A                                     ; 131.91 MHz ( period = 7.581 ns )                    ; altsyncram:altsyncram_component|altsyncram_u2t:auto_generated|ram_block1a0~porta_address_reg7 ; register_A[11]~reg0          ; clock      ; clock    ; None                        ; None                      ; 7.315 ns                ;
; N/A                                     ; 132.54 MHz ( period = 7.545 ns )                    ; altsyncram:altsyncram_component|altsyncram_u2t:auto_generated|ram_block1a0~porta_we_reg       ; register_A[7]~reg0           ; clock      ; clock    ; None                        ; None                      ; 7.279 ns                ;
; N/A                                     ; 132.54 MHz ( period = 7.545 ns )                    ; altsyncram:altsyncram_component|altsyncram_u2t:auto_generated|ram_block1a0~porta_address_reg0 ; register_A[7]~reg0           ; clock      ; clock    ; None                        ; None                      ; 7.279 ns                ;
; N/A                                     ; 132.54 MHz ( period = 7.545 ns )                    ; altsyncram:altsyncram_component|altsyncram_u2t:auto_generated|ram_block1a0~porta_address_reg1 ; register_A[7]~reg0           ; clock      ; clock    ; None                        ; None                      ; 7.279 ns                ;
; N/A                                     ; 132.54 MHz ( period = 7.545 ns )                    ; altsyncram:altsyncram_component|altsyncram_u2t:auto_generated|ram_block1a0~porta_address_reg2 ; register_A[7]~reg0           ; clock      ; clock    ; None                        ; None                      ; 7.279 ns                ;
; N/A                                     ; 132.54 MHz ( period = 7.545 ns )                    ; altsyncram:altsyncram_component|altsyncram_u2t:auto_generated|ram_block1a0~porta_address_reg3 ; register_A[7]~reg0           ; clock      ; clock    ; None                        ; None                      ; 7.279 ns                ;
; N/A                                     ; 132.54 MHz ( period = 7.545 ns )                    ; altsyncram:altsyncram_component|altsyncram_u2t:auto_generated|ram_block1a0~porta_address_reg4 ; register_A[7]~reg0           ; clock      ; clock    ; None                        ; None                      ; 7.279 ns                ;
; N/A                                     ; 132.54 MHz ( period = 7.545 ns )                    ; altsyncram:altsyncram_component|altsyncram_u2t:auto_generated|ram_block1a0~porta_address_reg5 ; register_A[7]~reg0           ; clock      ; clock    ; None                        ; None                      ; 7.279 ns                ;
; N/A                                     ; 132.54 MHz ( period = 7.545 ns )                    ; altsyncram:altsyncram_component|altsyncram_u2t:auto_generated|ram_block1a0~porta_address_reg6 ; register_A[7]~reg0           ; clock      ; clock    ; None                        ; None                      ; 7.279 ns                ;
; N/A                                     ; 132.54 MHz ( period = 7.545 ns )                    ; altsyncram:altsyncram_component|altsyncram_u2t:auto_generated|ram_block1a0~porta_address_reg7 ; register_A[7]~reg0           ; clock      ; clock    ; None                        ; None                      ; 7.279 ns                ;
; N/A                                     ; 133.16 MHz ( period = 7.510 ns )                    ; altsyncram:altsyncram_component|altsyncram_u2t:auto_generated|ram_block1a0~porta_we_reg       ; register_A[12]~reg0          ; clock      ; clock    ; None                        ; None                      ; 7.244 ns                ;
; N/A                                     ; 133.16 MHz ( period = 7.510 ns )                    ; altsyncram:altsyncram_component|altsyncram_u2t:auto_generated|ram_block1a0~porta_address_reg0 ; register_A[12]~reg0          ; clock      ; clock    ; None                        ; None                      ; 7.244 ns                ;
; N/A                                     ; 133.16 MHz ( period = 7.510 ns )                    ; altsyncram:altsyncram_component|altsyncram_u2t:auto_generated|ram_block1a0~porta_address_reg1 ; register_A[12]~reg0          ; clock      ; clock    ; None                        ; None                      ; 7.244 ns                ;
; N/A                                     ; 133.16 MHz ( period = 7.510 ns )                    ; altsyncram:altsyncram_component|altsyncram_u2t:auto_generated|ram_block1a0~porta_address_reg2 ; register_A[12]~reg0          ; clock      ; clock    ; None                        ; None                      ; 7.244 ns                ;
; N/A                                     ; 133.16 MHz ( period = 7.510 ns )                    ; altsyncram:altsyncram_component|altsyncram_u2t:auto_generated|ram_block1a0~porta_address_reg3 ; register_A[12]~reg0          ; clock      ; clock    ; None                        ; None                      ; 7.244 ns                ;
; N/A                                     ; 133.16 MHz ( period = 7.510 ns )                    ; altsyncram:altsyncram_component|altsyncram_u2t:auto_generated|ram_block1a0~porta_address_reg4 ; register_A[12]~reg0          ; clock      ; clock    ; None                        ; None                      ; 7.244 ns                ;
; N/A                                     ; 133.16 MHz ( period = 7.510 ns )                    ; altsyncram:altsyncram_component|altsyncram_u2t:auto_generated|ram_block1a0~porta_address_reg5 ; register_A[12]~reg0          ; clock      ; clock    ; None                        ; None                      ; 7.244 ns                ;
; N/A                                     ; 133.16 MHz ( period = 7.510 ns )                    ; altsyncram:altsyncram_component|altsyncram_u2t:auto_generated|ram_block1a0~porta_address_reg6 ; register_A[12]~reg0          ; clock      ; clock    ; None                        ; None                      ; 7.244 ns                ;
; N/A                                     ; 133.16 MHz ( period = 7.510 ns )                    ; altsyncram:altsyncram_component|altsyncram_u2t:auto_generated|ram_block1a0~porta_address_reg7 ; register_A[12]~reg0          ; clock      ; clock    ; None                        ; None                      ; 7.244 ns                ;
; N/A                                     ; 133.71 MHz ( period = 7.479 ns )                    ; altsyncram:altsyncram_component|altsyncram_u2t:auto_generated|ram_block1a0~porta_we_reg       ; register_A[8]~reg0           ; clock      ; clock    ; None                        ; None                      ; 7.213 ns                ;
; N/A                                     ; 133.71 MHz ( period = 7.479 ns )                    ; altsyncram:altsyncram_component|altsyncram_u2t:auto_generated|ram_block1a0~porta_address_reg0 ; register_A[8]~reg0           ; clock      ; clock    ; None                        ; None                      ; 7.213 ns                ;
; N/A                                     ; 133.71 MHz ( period = 7.479 ns )                    ; altsyncram:altsyncram_component|altsyncram_u2t:auto_generated|ram_block1a0~porta_address_reg1 ; register_A[8]~reg0           ; clock      ; clock    ; None                        ; None                      ; 7.213 ns                ;
; N/A                                     ; 133.71 MHz ( period = 7.479 ns )                    ; altsyncram:altsyncram_component|altsyncram_u2t:auto_generated|ram_block1a0~porta_address_reg2 ; register_A[8]~reg0           ; clock      ; clock    ; None                        ; None                      ; 7.213 ns                ;
; N/A                                     ; 133.71 MHz ( period = 7.479 ns )                    ; altsyncram:altsyncram_component|altsyncram_u2t:auto_generated|ram_block1a0~porta_address_reg3 ; register_A[8]~reg0           ; clock      ; clock    ; None                        ; None                      ; 7.213 ns                ;
; N/A                                     ; 133.71 MHz ( period = 7.479 ns )                    ; altsyncram:altsyncram_component|altsyncram_u2t:auto_generated|ram_block1a0~porta_address_reg4 ; register_A[8]~reg0           ; clock      ; clock    ; None                        ; None                      ; 7.213 ns                ;
; N/A                                     ; 133.71 MHz ( period = 7.479 ns )                    ; altsyncram:altsyncram_component|altsyncram_u2t:auto_generated|ram_block1a0~porta_address_reg5 ; register_A[8]~reg0           ; clock      ; clock    ; None                        ; None                      ; 7.213 ns                ;
; N/A                                     ; 133.71 MHz ( period = 7.479 ns )                    ; altsyncram:altsyncram_component|altsyncram_u2t:auto_generated|ram_block1a0~porta_address_reg6 ; register_A[8]~reg0           ; clock      ; clock    ; None                        ; None                      ; 7.213 ns                ;
; N/A                                     ; 133.71 MHz ( period = 7.479 ns )                    ; altsyncram:altsyncram_component|altsyncram_u2t:auto_generated|ram_block1a0~porta_address_reg7 ; register_A[8]~reg0           ; clock      ; clock    ; None                        ; None                      ; 7.213 ns                ;
; N/A                                     ; 134.75 MHz ( period = 7.421 ns )                    ; altsyncram:altsyncram_component|altsyncram_u2t:auto_generated|ram_block1a0~porta_we_reg       ; register_A[9]~reg0           ; clock      ; clock    ; None                        ; None                      ; 7.155 ns                ;
; N/A                                     ; 134.75 MHz ( period = 7.421 ns )                    ; altsyncram:altsyncram_component|altsyncram_u2t:auto_generated|ram_block1a0~porta_address_reg0 ; register_A[9]~reg0           ; clock      ; clock    ; None                        ; None                      ; 7.155 ns                ;
; N/A                                     ; 134.75 MHz ( period = 7.421 ns )                    ; altsyncram:altsyncram_component|altsyncram_u2t:auto_generated|ram_block1a0~porta_address_reg1 ; register_A[9]~reg0           ; clock      ; clock    ; None                        ; None                      ; 7.155 ns                ;
; N/A                                     ; 134.75 MHz ( period = 7.421 ns )                    ; altsyncram:altsyncram_component|altsyncram_u2t:auto_generated|ram_block1a0~porta_address_reg2 ; register_A[9]~reg0           ; clock      ; clock    ; None                        ; None                      ; 7.155 ns                ;
; N/A                                     ; 134.75 MHz ( period = 7.421 ns )                    ; altsyncram:altsyncram_component|altsyncram_u2t:auto_generated|ram_block1a0~porta_address_reg3 ; register_A[9]~reg0           ; clock      ; clock    ; None                        ; None                      ; 7.155 ns                ;
; N/A                                     ; 134.75 MHz ( period = 7.421 ns )                    ; altsyncram:altsyncram_component|altsyncram_u2t:auto_generated|ram_block1a0~porta_address_reg4 ; register_A[9]~reg0           ; clock      ; clock    ; None                        ; None                      ; 7.155 ns                ;
; N/A                                     ; 134.75 MHz ( period = 7.421 ns )                    ; altsyncram:altsyncram_component|altsyncram_u2t:auto_generated|ram_block1a0~porta_address_reg5 ; register_A[9]~reg0           ; clock      ; clock    ; None                        ; None                      ; 7.155 ns                ;
; N/A                                     ; 134.75 MHz ( period = 7.421 ns )                    ; altsyncram:altsyncram_component|altsyncram_u2t:auto_generated|ram_block1a0~porta_address_reg6 ; register_A[9]~reg0           ; clock      ; clock    ; None                        ; None                      ; 7.155 ns                ;
; N/A                                     ; 134.75 MHz ( period = 7.421 ns )                    ; altsyncram:altsyncram_component|altsyncram_u2t:auto_generated|ram_block1a0~porta_address_reg7 ; register_A[9]~reg0           ; clock      ; clock    ; None                        ; None                      ; 7.155 ns                ;
; N/A                                     ; 136.05 MHz ( period = 7.350 ns )                    ; altsyncram:altsyncram_component|altsyncram_u2t:auto_generated|ram_block1a0~porta_we_reg       ; register_A[10]~reg0          ; clock      ; clock    ; None                        ; None                      ; 7.084 ns                ;
; N/A                                     ; 136.05 MHz ( period = 7.350 ns )                    ; altsyncram:altsyncram_component|altsyncram_u2t:auto_generated|ram_block1a0~porta_address_reg0 ; register_A[10]~reg0          ; clock      ; clock    ; None                        ; None                      ; 7.084 ns                ;
; N/A                                     ; 136.05 MHz ( period = 7.350 ns )                    ; altsyncram:altsyncram_component|altsyncram_u2t:auto_generated|ram_block1a0~porta_address_reg1 ; register_A[10]~reg0          ; clock      ; clock    ; None                        ; None                      ; 7.084 ns                ;
; N/A                                     ; 136.05 MHz ( period = 7.350 ns )                    ; altsyncram:altsyncram_component|altsyncram_u2t:auto_generated|ram_block1a0~porta_address_reg2 ; register_A[10]~reg0          ; clock      ; clock    ; None                        ; None                      ; 7.084 ns                ;
; N/A                                     ; 136.05 MHz ( period = 7.350 ns )                    ; altsyncram:altsyncram_component|altsyncram_u2t:auto_generated|ram_block1a0~porta_address_reg3 ; register_A[10]~reg0          ; clock      ; clock    ; None                        ; None                      ; 7.084 ns                ;
; N/A                                     ; 136.05 MHz ( period = 7.350 ns )                    ; altsyncram:altsyncram_component|altsyncram_u2t:auto_generated|ram_block1a0~porta_address_reg4 ; register_A[10]~reg0          ; clock      ; clock    ; None                        ; None                      ; 7.084 ns                ;
; N/A                                     ; 136.05 MHz ( period = 7.350 ns )                    ; altsyncram:altsyncram_component|altsyncram_u2t:auto_generated|ram_block1a0~porta_address_reg5 ; register_A[10]~reg0          ; clock      ; clock    ; None                        ; None                      ; 7.084 ns                ;
; N/A                                     ; 136.05 MHz ( period = 7.350 ns )                    ; altsyncram:altsyncram_component|altsyncram_u2t:auto_generated|ram_block1a0~porta_address_reg6 ; register_A[10]~reg0          ; clock      ; clock    ; None                        ; None                      ; 7.084 ns                ;
; N/A                                     ; 136.05 MHz ( period = 7.350 ns )                    ; altsyncram:altsyncram_component|altsyncram_u2t:auto_generated|ram_block1a0~porta_address_reg7 ; register_A[10]~reg0          ; clock      ; clock    ; None                        ; None                      ; 7.084 ns                ;
; N/A                                     ; 138.06 MHz ( period = 7.243 ns )                    ; altsyncram:altsyncram_component|altsyncram_u2t:auto_generated|ram_block1a0~porta_we_reg       ; register_A[3]~reg0           ; clock      ; clock    ; None                        ; None                      ; 6.968 ns                ;
; N/A                                     ; 138.06 MHz ( period = 7.243 ns )                    ; altsyncram:altsyncram_component|altsyncram_u2t:auto_generated|ram_block1a0~porta_address_reg0 ; register_A[3]~reg0           ; clock      ; clock    ; None                        ; None                      ; 6.968 ns                ;
; N/A                                     ; 138.06 MHz ( period = 7.243 ns )                    ; altsyncram:altsyncram_component|altsyncram_u2t:auto_generated|ram_block1a0~porta_address_reg1 ; register_A[3]~reg0           ; clock      ; clock    ; None                        ; None                      ; 6.968 ns                ;
; N/A                                     ; 138.06 MHz ( period = 7.243 ns )                    ; altsyncram:altsyncram_component|altsyncram_u2t:auto_generated|ram_block1a0~porta_address_reg2 ; register_A[3]~reg0           ; clock      ; clock    ; None                        ; None                      ; 6.968 ns                ;
; N/A                                     ; 138.06 MHz ( period = 7.243 ns )                    ; altsyncram:altsyncram_component|altsyncram_u2t:auto_generated|ram_block1a0~porta_address_reg3 ; register_A[3]~reg0           ; clock      ; clock    ; None                        ; None                      ; 6.968 ns                ;
; N/A                                     ; 138.06 MHz ( period = 7.243 ns )                    ; altsyncram:altsyncram_component|altsyncram_u2t:auto_generated|ram_block1a0~porta_address_reg4 ; register_A[3]~reg0           ; clock      ; clock    ; None                        ; None                      ; 6.968 ns                ;
; N/A                                     ; 138.06 MHz ( period = 7.243 ns )                    ; altsyncram:altsyncram_component|altsyncram_u2t:auto_generated|ram_block1a0~porta_address_reg5 ; register_A[3]~reg0           ; clock      ; clock    ; None                        ; None                      ; 6.968 ns                ;
; N/A                                     ; 138.06 MHz ( period = 7.243 ns )                    ; altsyncram:altsyncram_component|altsyncram_u2t:auto_generated|ram_block1a0~porta_address_reg6 ; register_A[3]~reg0           ; clock      ; clock    ; None                        ; None                      ; 6.968 ns                ;
; N/A                                     ; 138.06 MHz ( period = 7.243 ns )                    ; altsyncram:altsyncram_component|altsyncram_u2t:auto_generated|ram_block1a0~porta_address_reg7 ; register_A[3]~reg0           ; clock      ; clock    ; None                        ; None                      ; 6.968 ns                ;
; N/A                                     ; 138.77 MHz ( period = 7.206 ns )                    ; altsyncram:altsyncram_component|altsyncram_u2t:auto_generated|ram_block1a0~porta_we_reg       ; register_A[4]~reg0           ; clock      ; clock    ; None                        ; None                      ; 6.931 ns                ;
; N/A                                     ; 138.77 MHz ( period = 7.206 ns )                    ; altsyncram:altsyncram_component|altsyncram_u2t:auto_generated|ram_block1a0~porta_address_reg0 ; register_A[4]~reg0           ; clock      ; clock    ; None                        ; None                      ; 6.931 ns                ;
; N/A                                     ; 138.77 MHz ( period = 7.206 ns )                    ; altsyncram:altsyncram_component|altsyncram_u2t:auto_generated|ram_block1a0~porta_address_reg1 ; register_A[4]~reg0           ; clock      ; clock    ; None                        ; None                      ; 6.931 ns                ;
; N/A                                     ; 138.77 MHz ( period = 7.206 ns )                    ; altsyncram:altsyncram_component|altsyncram_u2t:auto_generated|ram_block1a0~porta_address_reg2 ; register_A[4]~reg0           ; clock      ; clock    ; None                        ; None                      ; 6.931 ns                ;
; N/A                                     ; 138.77 MHz ( period = 7.206 ns )                    ; altsyncram:altsyncram_component|altsyncram_u2t:auto_generated|ram_block1a0~porta_address_reg3 ; register_A[4]~reg0           ; clock      ; clock    ; None                        ; None                      ; 6.931 ns                ;
; N/A                                     ; 138.77 MHz ( period = 7.206 ns )                    ; altsyncram:altsyncram_component|altsyncram_u2t:auto_generated|ram_block1a0~porta_address_reg4 ; register_A[4]~reg0           ; clock      ; clock    ; None                        ; None                      ; 6.931 ns                ;
; N/A                                     ; 138.77 MHz ( period = 7.206 ns )                    ; altsyncram:altsyncram_component|altsyncram_u2t:auto_generated|ram_block1a0~porta_address_reg5 ; register_A[4]~reg0           ; clock      ; clock    ; None                        ; None                      ; 6.931 ns                ;
; N/A                                     ; 138.77 MHz ( period = 7.206 ns )                    ; altsyncram:altsyncram_component|altsyncram_u2t:auto_generated|ram_block1a0~porta_address_reg6 ; register_A[4]~reg0           ; clock      ; clock    ; None                        ; None                      ; 6.931 ns                ;
; N/A                                     ; 138.77 MHz ( period = 7.206 ns )                    ; altsyncram:altsyncram_component|altsyncram_u2t:auto_generated|ram_block1a0~porta_address_reg7 ; register_A[4]~reg0           ; clock      ; clock    ; None                        ; None                      ; 6.931 ns                ;
; N/A                                     ; 139.74 MHz ( period = 7.156 ns )                    ; altsyncram:altsyncram_component|altsyncram_u2t:auto_generated|ram_block1a0~porta_we_reg       ; register_A[2]~reg0           ; clock      ; clock    ; None                        ; None                      ; 6.881 ns                ;
; N/A                                     ; 139.74 MHz ( period = 7.156 ns )                    ; altsyncram:altsyncram_component|altsyncram_u2t:auto_generated|ram_block1a0~porta_address_reg0 ; register_A[2]~reg0           ; clock      ; clock    ; None                        ; None                      ; 6.881 ns                ;
; N/A                                     ; 139.74 MHz ( period = 7.156 ns )                    ; altsyncram:altsyncram_component|altsyncram_u2t:auto_generated|ram_block1a0~porta_address_reg1 ; register_A[2]~reg0           ; clock      ; clock    ; None                        ; None                      ; 6.881 ns                ;
; N/A                                     ; 139.74 MHz ( period = 7.156 ns )                    ; altsyncram:altsyncram_component|altsyncram_u2t:auto_generated|ram_block1a0~porta_address_reg2 ; register_A[2]~reg0           ; clock      ; clock    ; None                        ; None                      ; 6.881 ns                ;
; N/A                                     ; 139.74 MHz ( period = 7.156 ns )                    ; altsyncram:altsyncram_component|altsyncram_u2t:auto_generated|ram_block1a0~porta_address_reg3 ; register_A[2]~reg0           ; clock      ; clock    ; None                        ; None                      ; 6.881 ns                ;
; N/A                                     ; 139.74 MHz ( period = 7.156 ns )                    ; altsyncram:altsyncram_component|altsyncram_u2t:auto_generated|ram_block1a0~porta_address_reg4 ; register_A[2]~reg0           ; clock      ; clock    ; None                        ; None                      ; 6.881 ns                ;
; N/A                                     ; 139.74 MHz ( period = 7.156 ns )                    ; altsyncram:altsyncram_component|altsyncram_u2t:auto_generated|ram_block1a0~porta_address_reg5 ; register_A[2]~reg0           ; clock      ; clock    ; None                        ; None                      ; 6.881 ns                ;
; N/A                                     ; 139.74 MHz ( period = 7.156 ns )                    ; altsyncram:altsyncram_component|altsyncram_u2t:auto_generated|ram_block1a0~porta_address_reg6 ; register_A[2]~reg0           ; clock      ; clock    ; None                        ; None                      ; 6.881 ns                ;
; N/A                                     ; 139.74 MHz ( period = 7.156 ns )                    ; altsyncram:altsyncram_component|altsyncram_u2t:auto_generated|ram_block1a0~porta_address_reg7 ; register_A[2]~reg0           ; clock      ; clock    ; None                        ; None                      ; 6.881 ns                ;
; N/A                                     ; 140.92 MHz ( period = 7.096 ns )                    ; altsyncram:altsyncram_component|altsyncram_u2t:auto_generated|ram_block1a0~porta_we_reg       ; register_A[5]~reg0           ; clock      ; clock    ; None                        ; None                      ; 6.821 ns                ;
; N/A                                     ; 140.92 MHz ( period = 7.096 ns )                    ; altsyncram:altsyncram_component|altsyncram_u2t:auto_generated|ram_block1a0~porta_address_reg0 ; register_A[5]~reg0           ; clock      ; clock    ; None                        ; None                      ; 6.821 ns                ;
; N/A                                     ; 140.92 MHz ( period = 7.096 ns )                    ; altsyncram:altsyncram_component|altsyncram_u2t:auto_generated|ram_block1a0~porta_address_reg1 ; register_A[5]~reg0           ; clock      ; clock    ; None                        ; None                      ; 6.821 ns                ;
; N/A                                     ; 140.92 MHz ( period = 7.096 ns )                    ; altsyncram:altsyncram_component|altsyncram_u2t:auto_generated|ram_block1a0~porta_address_reg2 ; register_A[5]~reg0           ; clock      ; clock    ; None                        ; None                      ; 6.821 ns                ;
; N/A                                     ; 140.92 MHz ( period = 7.096 ns )                    ; altsyncram:altsyncram_component|altsyncram_u2t:auto_generated|ram_block1a0~porta_address_reg3 ; register_A[5]~reg0           ; clock      ; clock    ; None                        ; None                      ; 6.821 ns                ;
; N/A                                     ; 140.92 MHz ( period = 7.096 ns )                    ; altsyncram:altsyncram_component|altsyncram_u2t:auto_generated|ram_block1a0~porta_address_reg4 ; register_A[5]~reg0           ; clock      ; clock    ; None                        ; None                      ; 6.821 ns                ;
; N/A                                     ; 140.92 MHz ( period = 7.096 ns )                    ; altsyncram:altsyncram_component|altsyncram_u2t:auto_generated|ram_block1a0~porta_address_reg5 ; register_A[5]~reg0           ; clock      ; clock    ; None                        ; None                      ; 6.821 ns                ;
; N/A                                     ; 140.92 MHz ( period = 7.096 ns )                    ; altsyncram:altsyncram_component|altsyncram_u2t:auto_generated|ram_block1a0~porta_address_reg6 ; register_A[5]~reg0           ; clock      ; clock    ; None                        ; None                      ; 6.821 ns                ;
; N/A                                     ; 140.92 MHz ( period = 7.096 ns )                    ; altsyncram:altsyncram_component|altsyncram_u2t:auto_generated|ram_block1a0~porta_address_reg7 ; register_A[5]~reg0           ; clock      ; clock    ; None                        ; None                      ; 6.821 ns                ;
; N/A                                     ; 143.97 MHz ( period = 6.946 ns )                    ; altsyncram:altsyncram_component|altsyncram_u2t:auto_generated|ram_block1a0~porta_we_reg       ; register_A[6]~reg0           ; clock      ; clock    ; None                        ; None                      ; 6.672 ns                ;
; N/A                                     ; 143.97 MHz ( period = 6.946 ns )                    ; altsyncram:altsyncram_component|altsyncram_u2t:auto_generated|ram_block1a0~porta_address_reg0 ; register_A[6]~reg0           ; clock      ; clock    ; None                        ; None                      ; 6.672 ns                ;
; N/A                                     ; 143.97 MHz ( period = 6.946 ns )                    ; altsyncram:altsyncram_component|altsyncram_u2t:auto_generated|ram_block1a0~porta_address_reg1 ; register_A[6]~reg0           ; clock      ; clock    ; None                        ; None                      ; 6.672 ns                ;
; N/A                                     ; 143.97 MHz ( period = 6.946 ns )                    ; altsyncram:altsyncram_component|altsyncram_u2t:auto_generated|ram_block1a0~porta_address_reg2 ; register_A[6]~reg0           ; clock      ; clock    ; None                        ; None                      ; 6.672 ns                ;
; N/A                                     ; 143.97 MHz ( period = 6.946 ns )                    ; altsyncram:altsyncram_component|altsyncram_u2t:auto_generated|ram_block1a0~porta_address_reg3 ; register_A[6]~reg0           ; clock      ; clock    ; None                        ; None                      ; 6.672 ns                ;
; N/A                                     ; 143.97 MHz ( period = 6.946 ns )                    ; altsyncram:altsyncram_component|altsyncram_u2t:auto_generated|ram_block1a0~porta_address_reg4 ; register_A[6]~reg0           ; clock      ; clock    ; None                        ; None                      ; 6.672 ns                ;
; N/A                                     ; 143.97 MHz ( period = 6.946 ns )                    ; altsyncram:altsyncram_component|altsyncram_u2t:auto_generated|ram_block1a0~porta_address_reg5 ; register_A[6]~reg0           ; clock      ; clock    ; None                        ; None                      ; 6.672 ns                ;
; N/A                                     ; 143.97 MHz ( period = 6.946 ns )                    ; altsyncram:altsyncram_component|altsyncram_u2t:auto_generated|ram_block1a0~porta_address_reg6 ; register_A[6]~reg0           ; clock      ; clock    ; None                        ; None                      ; 6.672 ns                ;
; N/A                                     ; 143.97 MHz ( period = 6.946 ns )                    ; altsyncram:altsyncram_component|altsyncram_u2t:auto_generated|ram_block1a0~porta_address_reg7 ; register_A[6]~reg0           ; clock      ; clock    ; None                        ; None                      ; 6.672 ns                ;
; N/A                                     ; 147.23 MHz ( period = 6.792 ns )                    ; altsyncram:altsyncram_component|altsyncram_u2t:auto_generated|ram_block1a0~porta_we_reg       ; register_A[1]~reg0           ; clock      ; clock    ; None                        ; None                      ; 6.517 ns                ;
; N/A                                     ; 147.23 MHz ( period = 6.792 ns )                    ; altsyncram:altsyncram_component|altsyncram_u2t:auto_generated|ram_block1a0~porta_address_reg0 ; register_A[1]~reg0           ; clock      ; clock    ; None                        ; None                      ; 6.517 ns                ;
; N/A                                     ; 147.23 MHz ( period = 6.792 ns )                    ; altsyncram:altsyncram_component|altsyncram_u2t:auto_generated|ram_block1a0~porta_address_reg1 ; register_A[1]~reg0           ; clock      ; clock    ; None                        ; None                      ; 6.517 ns                ;
; N/A                                     ; 147.23 MHz ( period = 6.792 ns )                    ; altsyncram:altsyncram_component|altsyncram_u2t:auto_generated|ram_block1a0~porta_address_reg2 ; register_A[1]~reg0           ; clock      ; clock    ; None                        ; None                      ; 6.517 ns                ;
; N/A                                     ; 147.23 MHz ( period = 6.792 ns )                    ; altsyncram:altsyncram_component|altsyncram_u2t:auto_generated|ram_block1a0~porta_address_reg3 ; register_A[1]~reg0           ; clock      ; clock    ; None                        ; None                      ; 6.517 ns                ;
; N/A                                     ; 147.23 MHz ( period = 6.792 ns )                    ; altsyncram:altsyncram_component|altsyncram_u2t:auto_generated|ram_block1a0~porta_address_reg4 ; register_A[1]~reg0           ; clock      ; clock    ; None                        ; None                      ; 6.517 ns                ;
; N/A                                     ; 147.23 MHz ( period = 6.792 ns )                    ; altsyncram:altsyncram_component|altsyncram_u2t:auto_generated|ram_block1a0~porta_address_reg5 ; register_A[1]~reg0           ; clock      ; clock    ; None                        ; None                      ; 6.517 ns                ;
; N/A                                     ; 147.23 MHz ( period = 6.792 ns )                    ; altsyncram:altsyncram_component|altsyncram_u2t:auto_generated|ram_block1a0~porta_address_reg6 ; register_A[1]~reg0           ; clock      ; clock    ; None                        ; None                      ; 6.517 ns                ;
; N/A                                     ; 147.23 MHz ( period = 6.792 ns )                    ; altsyncram:altsyncram_component|altsyncram_u2t:auto_generated|ram_block1a0~porta_address_reg7 ; register_A[1]~reg0           ; clock      ; clock    ; None                        ; None                      ; 6.517 ns                ;
; N/A                                     ; 157.21 MHz ( period = 6.361 ns )                    ; altsyncram:altsyncram_component|altsyncram_u2t:auto_generated|ram_block1a0~porta_we_reg       ; register_A[0]~reg0           ; clock      ; clock    ; None                        ; None                      ; 6.086 ns                ;
; N/A                                     ; 157.21 MHz ( period = 6.361 ns )                    ; altsyncram:altsyncram_component|altsyncram_u2t:auto_generated|ram_block1a0~porta_address_reg0 ; register_A[0]~reg0           ; clock      ; clock    ; None                        ; None                      ; 6.086 ns                ;
; N/A                                     ; 157.21 MHz ( period = 6.361 ns )                    ; altsyncram:altsyncram_component|altsyncram_u2t:auto_generated|ram_block1a0~porta_address_reg1 ; register_A[0]~reg0           ; clock      ; clock    ; None                        ; None                      ; 6.086 ns                ;
; N/A                                     ; 157.21 MHz ( period = 6.361 ns )                    ; altsyncram:altsyncram_component|altsyncram_u2t:auto_generated|ram_block1a0~porta_address_reg2 ; register_A[0]~reg0           ; clock      ; clock    ; None                        ; None                      ; 6.086 ns                ;
; N/A                                     ; 157.21 MHz ( period = 6.361 ns )                    ; altsyncram:altsyncram_component|altsyncram_u2t:auto_generated|ram_block1a0~porta_address_reg3 ; register_A[0]~reg0           ; clock      ; clock    ; None                        ; None                      ; 6.086 ns                ;
; N/A                                     ; 157.21 MHz ( period = 6.361 ns )                    ; altsyncram:altsyncram_component|altsyncram_u2t:auto_generated|ram_block1a0~porta_address_reg4 ; register_A[0]~reg0           ; clock      ; clock    ; None                        ; None                      ; 6.086 ns                ;
; N/A                                     ; 157.21 MHz ( period = 6.361 ns )                    ; altsyncram:altsyncram_component|altsyncram_u2t:auto_generated|ram_block1a0~porta_address_reg5 ; register_A[0]~reg0           ; clock      ; clock    ; None                        ; None                      ; 6.086 ns                ;
; N/A                                     ; 157.21 MHz ( period = 6.361 ns )                    ; altsyncram:altsyncram_component|altsyncram_u2t:auto_generated|ram_block1a0~porta_address_reg6 ; register_A[0]~reg0           ; clock      ; clock    ; None                        ; None                      ; 6.086 ns                ;
; N/A                                     ; 157.21 MHz ( period = 6.361 ns )                    ; altsyncram:altsyncram_component|altsyncram_u2t:auto_generated|ram_block1a0~porta_address_reg7 ; register_A[0]~reg0           ; clock      ; clock    ; None                        ; None                      ; 6.086 ns                ;
; N/A                                     ; 175.32 MHz ( period = 5.704 ns )                    ; state[3]~0                                                                                    ; register_A[15]~reg0          ; clock      ; clock    ; None                        ; None                      ; 5.459 ns                ;
; N/A                                     ; 175.35 MHz ( period = 5.703 ns )                    ; state[3]~0                                                                                    ; register_A[9]~reg0           ; clock      ; clock    ; None                        ; None                      ; 5.458 ns                ;
; N/A                                     ; 175.41 MHz ( period = 5.701 ns )                    ; state[3]~0                                                                                    ; register_A[11]~reg0          ; clock      ; clock    ; None                        ; None                      ; 5.456 ns                ;
; N/A                                     ; 175.44 MHz ( period = 5.700 ns )                    ; state[3]~0                                                                                    ; register_A[10]~reg0          ; clock      ; clock    ; None                        ; None                      ; 5.455 ns                ;
; N/A                                     ; 175.44 MHz ( period = 5.700 ns )                    ; state[3]~0                                                                                    ; register_A[14]~reg0          ; clock      ; clock    ; None                        ; None                      ; 5.455 ns                ;
; N/A                                     ; 175.62 MHz ( period = 5.694 ns )                    ; state[3]~0                                                                                    ; register_A[13]~reg0          ; clock      ; clock    ; None                        ; None                      ; 5.449 ns                ;
; N/A                                     ; 178.99 MHz ( period = 5.587 ns )                    ; altsyncram:altsyncram_component|altsyncram_u2t:auto_generated|ram_block1a0~porta_we_reg       ; instruction_register[8]~reg0 ; clock      ; clock    ; None                        ; None                      ; 5.315 ns                ;
; N/A                                     ; 178.99 MHz ( period = 5.587 ns )                    ; altsyncram:altsyncram_component|altsyncram_u2t:auto_generated|ram_block1a0~porta_address_reg0 ; instruction_register[8]~reg0 ; clock      ; clock    ; None                        ; None                      ; 5.315 ns                ;
; N/A                                     ; 178.99 MHz ( period = 5.587 ns )                    ; altsyncram:altsyncram_component|altsyncram_u2t:auto_generated|ram_block1a0~porta_address_reg1 ; instruction_register[8]~reg0 ; clock      ; clock    ; None                        ; None                      ; 5.315 ns                ;
; N/A                                     ; 178.99 MHz ( period = 5.587 ns )                    ; altsyncram:altsyncram_component|altsyncram_u2t:auto_generated|ram_block1a0~porta_address_reg2 ; instruction_register[8]~reg0 ; clock      ; clock    ; None                        ; None                      ; 5.315 ns                ;
; N/A                                     ; 178.99 MHz ( period = 5.587 ns )                    ; altsyncram:altsyncram_component|altsyncram_u2t:auto_generated|ram_block1a0~porta_address_reg3 ; instruction_register[8]~reg0 ; clock      ; clock    ; None                        ; None                      ; 5.315 ns                ;
; N/A                                     ; 178.99 MHz ( period = 5.587 ns )                    ; altsyncram:altsyncram_component|altsyncram_u2t:auto_generated|ram_block1a0~porta_address_reg4 ; instruction_register[8]~reg0 ; clock      ; clock    ; None                        ; None                      ; 5.315 ns                ;
; N/A                                     ; 178.99 MHz ( period = 5.587 ns )                    ; altsyncram:altsyncram_component|altsyncram_u2t:auto_generated|ram_block1a0~porta_address_reg5 ; instruction_register[8]~reg0 ; clock      ; clock    ; None                        ; None                      ; 5.315 ns                ;
; N/A                                     ; 178.99 MHz ( period = 5.587 ns )                    ; altsyncram:altsyncram_component|altsyncram_u2t:auto_generated|ram_block1a0~porta_address_reg6 ; instruction_register[8]~reg0 ; clock      ; clock    ; None                        ; None                      ; 5.315 ns                ;
; N/A                                     ; 178.99 MHz ( period = 5.587 ns )                    ; altsyncram:altsyncram_component|altsyncram_u2t:auto_generated|ram_block1a0~porta_address_reg7 ; instruction_register[8]~reg0 ; clock      ; clock    ; None                        ; None                      ; 5.315 ns                ;
; N/A                                     ; 179.40 MHz ( period = 5.574 ns )                    ; altsyncram:altsyncram_component|altsyncram_u2t:auto_generated|ram_block1a0~porta_we_reg       ; instruction_register[9]~reg0 ; clock      ; clock    ; None                        ; None                      ; 5.302 ns                ;
; N/A                                     ; 179.40 MHz ( period = 5.574 ns )                    ; altsyncram:altsyncram_component|altsyncram_u2t:auto_generated|ram_block1a0~porta_address_reg0 ; instruction_register[9]~reg0 ; clock      ; clock    ; None                        ; None                      ; 5.302 ns                ;
; N/A                                     ; 179.40 MHz ( period = 5.574 ns )                    ; altsyncram:altsyncram_component|altsyncram_u2t:auto_generated|ram_block1a0~porta_address_reg1 ; instruction_register[9]~reg0 ; clock      ; clock    ; None                        ; None                      ; 5.302 ns                ;
; N/A                                     ; 179.40 MHz ( period = 5.574 ns )                    ; altsyncram:altsyncram_component|altsyncram_u2t:auto_generated|ram_block1a0~porta_address_reg2 ; instruction_register[9]~reg0 ; clock      ; clock    ; None                        ; None                      ; 5.302 ns                ;
; N/A                                     ; 179.40 MHz ( period = 5.574 ns )                    ; altsyncram:altsyncram_component|altsyncram_u2t:auto_generated|ram_block1a0~porta_address_reg3 ; instruction_register[9]~reg0 ; clock      ; clock    ; None                        ; None                      ; 5.302 ns                ;
; N/A                                     ; 179.40 MHz ( period = 5.574 ns )                    ; altsyncram:altsyncram_component|altsyncram_u2t:auto_generated|ram_block1a0~porta_address_reg4 ; instruction_register[9]~reg0 ; clock      ; clock    ; None                        ; None                      ; 5.302 ns                ;
; N/A                                     ; 179.40 MHz ( period = 5.574 ns )                    ; altsyncram:altsyncram_component|altsyncram_u2t:auto_generated|ram_block1a0~porta_address_reg5 ; instruction_register[9]~reg0 ; clock      ; clock    ; None                        ; None                      ; 5.302 ns                ;
; N/A                                     ; 179.40 MHz ( period = 5.574 ns )                    ; altsyncram:altsyncram_component|altsyncram_u2t:auto_generated|ram_block1a0~porta_address_reg6 ; instruction_register[9]~reg0 ; clock      ; clock    ; None                        ; None                      ; 5.302 ns                ;
; N/A                                     ; 179.40 MHz ( period = 5.574 ns )                    ; altsyncram:altsyncram_component|altsyncram_u2t:auto_generated|ram_block1a0~porta_address_reg7 ; instruction_register[9]~reg0 ; clock      ; clock    ; None                        ; None                      ; 5.302 ns                ;
; N/A                                     ; 179.44 MHz ( period = 5.573 ns )                    ; state[3]~0                                                                                    ; register_A[12]~reg0          ; clock      ; clock    ; None                        ; None                      ; 5.328 ns                ;
; N/A                                     ; 179.76 MHz ( period = 5.563 ns )                    ; state[3]~0                                                                                    ; register_A[7]~reg0           ; clock      ; clock    ; None                        ; None                      ; 5.318 ns                ;
; N/A                                     ; 179.76 MHz ( period = 5.563 ns )                    ; state[3]~0                                                                                    ; register_A[8]~reg0           ; clock      ; clock    ; None                        ; None                      ; 5.318 ns                ;
; N/A                                     ; 181.55 MHz ( period = 5.508 ns )                    ; state[3]~2                                                                                    ; register_A[15]~reg0          ; clock      ; clock    ; None                        ; None                      ; 5.275 ns                ;
; N/A                                     ; 182.38 MHz ( period = 5.483 ns )                    ; state[3]~2                                                                                    ; register_A[9]~reg0           ; clock      ; clock    ; None                        ; None                      ; 5.250 ns                ;
; N/A                                     ; 182.45 MHz ( period = 5.481 ns )                    ; state[3]~2                                                                                    ; register_A[11]~reg0          ; clock      ; clock    ; None                        ; None                      ; 5.248 ns                ;
; N/A                                     ; 182.48 MHz ( period = 5.480 ns )                    ; state[3]~2                                                                                    ; register_A[10]~reg0          ; clock      ; clock    ; None                        ; None                      ; 5.247 ns                ;
; N/A                                     ; 182.48 MHz ( period = 5.480 ns )                    ; state[3]~2                                                                                    ; register_A[14]~reg0          ; clock      ; clock    ; None                        ; None                      ; 5.247 ns                ;
; N/A                                     ; 182.68 MHz ( period = 5.474 ns )                    ; state[3]~2                                                                                    ; register_A[13]~reg0          ; clock      ; clock    ; None                        ; None                      ; 5.241 ns                ;
; N/A                                     ; 183.08 MHz ( period = 5.462 ns )                    ; altsyncram:altsyncram_component|altsyncram_u2t:auto_generated|ram_block1a0~porta_we_reg       ; instruction_register[3]~reg0 ; clock      ; clock    ; None                        ; None                      ; 5.188 ns                ;
; N/A                                     ; 183.08 MHz ( period = 5.462 ns )                    ; altsyncram:altsyncram_component|altsyncram_u2t:auto_generated|ram_block1a0~porta_address_reg0 ; instruction_register[3]~reg0 ; clock      ; clock    ; None                        ; None                      ; 5.188 ns                ;
; N/A                                     ; 183.08 MHz ( period = 5.462 ns )                    ; altsyncram:altsyncram_component|altsyncram_u2t:auto_generated|ram_block1a0~porta_address_reg1 ; instruction_register[3]~reg0 ; clock      ; clock    ; None                        ; None                      ; 5.188 ns                ;
; N/A                                     ; 183.08 MHz ( period = 5.462 ns )                    ; altsyncram:altsyncram_component|altsyncram_u2t:auto_generated|ram_block1a0~porta_address_reg2 ; instruction_register[3]~reg0 ; clock      ; clock    ; None                        ; None                      ; 5.188 ns                ;
; N/A                                     ; 183.08 MHz ( period = 5.462 ns )                    ; altsyncram:altsyncram_component|altsyncram_u2t:auto_generated|ram_block1a0~porta_address_reg3 ; instruction_register[3]~reg0 ; clock      ; clock    ; None                        ; None                      ; 5.188 ns                ;
; N/A                                     ; 183.08 MHz ( period = 5.462 ns )                    ; altsyncram:altsyncram_component|altsyncram_u2t:auto_generated|ram_block1a0~porta_address_reg4 ; instruction_register[3]~reg0 ; clock      ; clock    ; None                        ; None                      ; 5.188 ns                ;
; N/A                                     ; 183.08 MHz ( period = 5.462 ns )                    ; altsyncram:altsyncram_component|altsyncram_u2t:auto_generated|ram_block1a0~porta_address_reg5 ; instruction_register[3]~reg0 ; clock      ; clock    ; None                        ; None                      ; 5.188 ns                ;
; N/A                                     ; 183.08 MHz ( period = 5.462 ns )                    ; altsyncram:altsyncram_component|altsyncram_u2t:auto_generated|ram_block1a0~porta_address_reg6 ; instruction_register[3]~reg0 ; clock      ; clock    ; None                        ; None                      ; 5.188 ns                ;
; N/A                                     ; 183.08 MHz ( period = 5.462 ns )                    ; altsyncram:altsyncram_component|altsyncram_u2t:auto_generated|ram_block1a0~porta_address_reg7 ; instruction_register[3]~reg0 ; clock      ; clock    ; None                        ; None                      ; 5.188 ns                ;
; N/A                                     ; 184.43 MHz ( period = 5.422 ns )                    ; state[3]~0                                                                                    ; program_counter[0]~reg0      ; clock      ; clock    ; None                        ; None                      ; 5.169 ns                ;
; N/A                                     ; 184.43 MHz ( period = 5.422 ns )                    ; state[3]~0                                                                                    ; program_counter[1]~reg0      ; clock      ; clock    ; None                        ; None                      ; 5.169 ns                ;
; N/A                                     ; 184.43 MHz ( period = 5.422 ns )                    ; state[3]~0                                                                                    ; program_counter[2]~reg0      ; clock      ; clock    ; None                        ; None                      ; 5.169 ns                ;
; N/A                                     ; 184.43 MHz ( period = 5.422 ns )                    ; state[3]~0                                                                                    ; program_counter[3]~reg0      ; clock      ; clock    ; None                        ; None                      ; 5.169 ns                ;
; N/A                                     ; 184.43 MHz ( period = 5.422 ns )                    ; state[3]~0                                                                                    ; program_counter[4]~reg0      ; clock      ; clock    ; None                        ; None                      ; 5.169 ns                ;
; N/A                                     ; 186.81 MHz ( period = 5.353 ns )                    ; state[3]~2                                                                                    ; register_A[12]~reg0          ; clock      ; clock    ; None                        ; None                      ; 5.120 ns                ;
; N/A                                     ; 187.16 MHz ( period = 5.343 ns )                    ; state[3]~2                                                                                    ; register_A[7]~reg0           ; clock      ; clock    ; None                        ; None                      ; 5.110 ns                ;
; N/A                                     ; 187.16 MHz ( period = 5.343 ns )                    ; state[3]~2                                                                                    ; register_A[8]~reg0           ; clock      ; clock    ; None                        ; None                      ; 5.110 ns                ;
; N/A                                     ; 187.30 MHz ( period = 5.339 ns )                    ; state[3]~1                                                                                    ; register_A[15]~reg0          ; clock      ; clock    ; None                        ; None                      ; 5.099 ns                ;
; N/A                                     ; 187.34 MHz ( period = 5.338 ns )                    ; state[3]~1                                                                                    ; register_A[9]~reg0           ; clock      ; clock    ; None                        ; None                      ; 5.098 ns                ;
; N/A                                     ; 187.41 MHz ( period = 5.336 ns )                    ; state[3]~1                                                                                    ; register_A[11]~reg0          ; clock      ; clock    ; None                        ; None                      ; 5.096 ns                ;
; N/A                                     ; 187.44 MHz ( period = 5.335 ns )                    ; state[3]~1                                                                                    ; register_A[10]~reg0          ; clock      ; clock    ; None                        ; None                      ; 5.095 ns                ;
; N/A                                     ; 187.44 MHz ( period = 5.335 ns )                    ; state[3]~1                                                                                    ; register_A[14]~reg0          ; clock      ; clock    ; None                        ; None                      ; 5.095 ns                ;
; N/A                                     ; 187.65 MHz ( period = 5.329 ns )                    ; state[3]~1                                                                                    ; register_A[13]~reg0          ; clock      ; clock    ; None                        ; None                      ; 5.089 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                                               ;                              ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+-----------------------------------------------------------------------------------------------+------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+--------------------------------------------------------------------------------------+
; tsu                                                                                  ;
+-------+--------------+------------+-------+-------------------------------+----------+
; Slack ; Required tsu ; Actual tsu ; From  ; To                            ; To Clock ;
+-------+--------------+------------+-------+-------------------------------+----------+
; N/A   ; None         ; 2.996 ns   ; reset ; program_counter[0]~reg0       ; clock    ;
; N/A   ; None         ; 2.996 ns   ; reset ; program_counter[1]~reg0       ; clock    ;
; N/A   ; None         ; 2.996 ns   ; reset ; program_counter[2]~reg0       ; clock    ;
; N/A   ; None         ; 2.996 ns   ; reset ; program_counter[3]~reg0       ; clock    ;
; N/A   ; None         ; 2.996 ns   ; reset ; program_counter[4]~reg0       ; clock    ;
; N/A   ; None         ; 2.800 ns   ; reset ; instruction_register[0]~reg0  ; clock    ;
; N/A   ; None         ; 2.800 ns   ; reset ; instruction_register[1]~reg0  ; clock    ;
; N/A   ; None         ; 2.800 ns   ; reset ; instruction_register[2]~reg0  ; clock    ;
; N/A   ; None         ; 2.800 ns   ; reset ; instruction_register[3]~reg0  ; clock    ;
; N/A   ; None         ; 2.800 ns   ; reset ; instruction_register[4]~reg0  ; clock    ;
; N/A   ; None         ; 2.800 ns   ; reset ; instruction_register[5]~reg0  ; clock    ;
; N/A   ; None         ; 2.800 ns   ; reset ; instruction_register[6]~reg0  ; clock    ;
; N/A   ; None         ; 2.800 ns   ; reset ; instruction_register[7]~reg0  ; clock    ;
; N/A   ; None         ; 2.552 ns   ; reset ; instruction_register[15]~reg0 ; clock    ;
; N/A   ; None         ; 2.552 ns   ; reset ; instruction_register[8]~reg0  ; clock    ;
; N/A   ; None         ; 2.552 ns   ; reset ; instruction_register[14]~reg0 ; clock    ;
; N/A   ; None         ; 2.552 ns   ; reset ; instruction_register[10]~reg0 ; clock    ;
; N/A   ; None         ; 2.552 ns   ; reset ; instruction_register[11]~reg0 ; clock    ;
; N/A   ; None         ; 2.552 ns   ; reset ; instruction_register[9]~reg0  ; clock    ;
; N/A   ; None         ; 2.552 ns   ; reset ; instruction_register[12]~reg0 ; clock    ;
; N/A   ; None         ; 2.552 ns   ; reset ; instruction_register[13]~reg0 ; clock    ;
; N/A   ; None         ; 2.191 ns   ; reset ; program_counter[5]~reg0       ; clock    ;
; N/A   ; None         ; 2.191 ns   ; reset ; program_counter[6]~reg0       ; clock    ;
; N/A   ; None         ; 2.191 ns   ; reset ; program_counter[7]~reg0       ; clock    ;
; N/A   ; None         ; 2.119 ns   ; reset ; register_A[9]~reg0            ; clock    ;
; N/A   ; None         ; 2.119 ns   ; reset ; register_A[10]~reg0           ; clock    ;
; N/A   ; None         ; 2.119 ns   ; reset ; register_A[11]~reg0           ; clock    ;
; N/A   ; None         ; 2.119 ns   ; reset ; register_A[12]~reg0           ; clock    ;
; N/A   ; None         ; 2.119 ns   ; reset ; register_A[13]~reg0           ; clock    ;
; N/A   ; None         ; 2.119 ns   ; reset ; register_A[14]~reg0           ; clock    ;
; N/A   ; None         ; 2.119 ns   ; reset ; register_A[15]~reg0           ; clock    ;
; N/A   ; None         ; 2.109 ns   ; reset ; register_A[7]~reg0            ; clock    ;
; N/A   ; None         ; 2.109 ns   ; reset ; register_A[8]~reg0            ; clock    ;
; N/A   ; None         ; 1.789 ns   ; reset ; register_A[6]~reg0            ; clock    ;
; N/A   ; None         ; 1.788 ns   ; reset ; register_A[0]~reg0            ; clock    ;
; N/A   ; None         ; 1.788 ns   ; reset ; register_A[1]~reg0            ; clock    ;
; N/A   ; None         ; 1.788 ns   ; reset ; register_A[2]~reg0            ; clock    ;
; N/A   ; None         ; 1.788 ns   ; reset ; register_A[3]~reg0            ; clock    ;
; N/A   ; None         ; 1.788 ns   ; reset ; register_A[4]~reg0            ; clock    ;
; N/A   ; None         ; 1.788 ns   ; reset ; register_A[5]~reg0            ; clock    ;
+-------+--------------+------------+-------+-------------------------------+----------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                                                           ;
+-------+--------------+------------+-----------------------------------------------------------------------------------------------+------------------------------+------------+
; Slack ; Required tco ; Actual tco ; From                                                                                          ; To                           ; From Clock ;
+-------+--------------+------------+-----------------------------------------------------------------------------------------------+------------------------------+------------+
; N/A   ; None         ; 12.026 ns  ; altsyncram:altsyncram_component|altsyncram_u2t:auto_generated|ram_block1a0~porta_we_reg       ; memory_data_register_out[9]  ; clock      ;
; N/A   ; None         ; 12.026 ns  ; altsyncram:altsyncram_component|altsyncram_u2t:auto_generated|ram_block1a0~porta_address_reg0 ; memory_data_register_out[9]  ; clock      ;
; N/A   ; None         ; 12.026 ns  ; altsyncram:altsyncram_component|altsyncram_u2t:auto_generated|ram_block1a0~porta_address_reg1 ; memory_data_register_out[9]  ; clock      ;
; N/A   ; None         ; 12.026 ns  ; altsyncram:altsyncram_component|altsyncram_u2t:auto_generated|ram_block1a0~porta_address_reg2 ; memory_data_register_out[9]  ; clock      ;
; N/A   ; None         ; 12.026 ns  ; altsyncram:altsyncram_component|altsyncram_u2t:auto_generated|ram_block1a0~porta_address_reg3 ; memory_data_register_out[9]  ; clock      ;
; N/A   ; None         ; 12.026 ns  ; altsyncram:altsyncram_component|altsyncram_u2t:auto_generated|ram_block1a0~porta_address_reg4 ; memory_data_register_out[9]  ; clock      ;
; N/A   ; None         ; 12.026 ns  ; altsyncram:altsyncram_component|altsyncram_u2t:auto_generated|ram_block1a0~porta_address_reg5 ; memory_data_register_out[9]  ; clock      ;
; N/A   ; None         ; 12.026 ns  ; altsyncram:altsyncram_component|altsyncram_u2t:auto_generated|ram_block1a0~porta_address_reg6 ; memory_data_register_out[9]  ; clock      ;
; N/A   ; None         ; 12.026 ns  ; altsyncram:altsyncram_component|altsyncram_u2t:auto_generated|ram_block1a0~porta_address_reg7 ; memory_data_register_out[9]  ; clock      ;
; N/A   ; None         ; 11.891 ns  ; altsyncram:altsyncram_component|altsyncram_u2t:auto_generated|ram_block1a0~porta_we_reg       ; memory_data_register_out[12] ; clock      ;
; N/A   ; None         ; 11.891 ns  ; altsyncram:altsyncram_component|altsyncram_u2t:auto_generated|ram_block1a0~porta_address_reg0 ; memory_data_register_out[12] ; clock      ;
; N/A   ; None         ; 11.891 ns  ; altsyncram:altsyncram_component|altsyncram_u2t:auto_generated|ram_block1a0~porta_address_reg1 ; memory_data_register_out[12] ; clock      ;
; N/A   ; None         ; 11.891 ns  ; altsyncram:altsyncram_component|altsyncram_u2t:auto_generated|ram_block1a0~porta_address_reg2 ; memory_data_register_out[12] ; clock      ;
; N/A   ; None         ; 11.891 ns  ; altsyncram:altsyncram_component|altsyncram_u2t:auto_generated|ram_block1a0~porta_address_reg3 ; memory_data_register_out[12] ; clock      ;
; N/A   ; None         ; 11.891 ns  ; altsyncram:altsyncram_component|altsyncram_u2t:auto_generated|ram_block1a0~porta_address_reg4 ; memory_data_register_out[12] ; clock      ;
; N/A   ; None         ; 11.891 ns  ; altsyncram:altsyncram_component|altsyncram_u2t:auto_generated|ram_block1a0~porta_address_reg5 ; memory_data_register_out[12] ; clock      ;
; N/A   ; None         ; 11.891 ns  ; altsyncram:altsyncram_component|altsyncram_u2t:auto_generated|ram_block1a0~porta_address_reg6 ; memory_data_register_out[12] ; clock      ;
; N/A   ; None         ; 11.891 ns  ; altsyncram:altsyncram_component|altsyncram_u2t:auto_generated|ram_block1a0~porta_address_reg7 ; memory_data_register_out[12] ; clock      ;
; N/A   ; None         ; 11.665 ns  ; altsyncram:altsyncram_component|altsyncram_u2t:auto_generated|ram_block1a0~porta_we_reg       ; memory_data_register_out[14] ; clock      ;
; N/A   ; None         ; 11.665 ns  ; altsyncram:altsyncram_component|altsyncram_u2t:auto_generated|ram_block1a0~porta_address_reg0 ; memory_data_register_out[14] ; clock      ;
; N/A   ; None         ; 11.665 ns  ; altsyncram:altsyncram_component|altsyncram_u2t:auto_generated|ram_block1a0~porta_address_reg1 ; memory_data_register_out[14] ; clock      ;
; N/A   ; None         ; 11.665 ns  ; altsyncram:altsyncram_component|altsyncram_u2t:auto_generated|ram_block1a0~porta_address_reg2 ; memory_data_register_out[14] ; clock      ;
; N/A   ; None         ; 11.665 ns  ; altsyncram:altsyncram_component|altsyncram_u2t:auto_generated|ram_block1a0~porta_address_reg3 ; memory_data_register_out[14] ; clock      ;
; N/A   ; None         ; 11.665 ns  ; altsyncram:altsyncram_component|altsyncram_u2t:auto_generated|ram_block1a0~porta_address_reg4 ; memory_data_register_out[14] ; clock      ;
; N/A   ; None         ; 11.665 ns  ; altsyncram:altsyncram_component|altsyncram_u2t:auto_generated|ram_block1a0~porta_address_reg5 ; memory_data_register_out[14] ; clock      ;
; N/A   ; None         ; 11.665 ns  ; altsyncram:altsyncram_component|altsyncram_u2t:auto_generated|ram_block1a0~porta_address_reg6 ; memory_data_register_out[14] ; clock      ;
; N/A   ; None         ; 11.665 ns  ; altsyncram:altsyncram_component|altsyncram_u2t:auto_generated|ram_block1a0~porta_address_reg7 ; memory_data_register_out[14] ; clock      ;
; N/A   ; None         ; 11.617 ns  ; altsyncram:altsyncram_component|altsyncram_u2t:auto_generated|ram_block1a0~porta_we_reg       ; memory_data_register_out[11] ; clock      ;
; N/A   ; None         ; 11.617 ns  ; altsyncram:altsyncram_component|altsyncram_u2t:auto_generated|ram_block1a0~porta_address_reg0 ; memory_data_register_out[11] ; clock      ;
; N/A   ; None         ; 11.617 ns  ; altsyncram:altsyncram_component|altsyncram_u2t:auto_generated|ram_block1a0~porta_address_reg1 ; memory_data_register_out[11] ; clock      ;
; N/A   ; None         ; 11.617 ns  ; altsyncram:altsyncram_component|altsyncram_u2t:auto_generated|ram_block1a0~porta_address_reg2 ; memory_data_register_out[11] ; clock      ;
; N/A   ; None         ; 11.617 ns  ; altsyncram:altsyncram_component|altsyncram_u2t:auto_generated|ram_block1a0~porta_address_reg3 ; memory_data_register_out[11] ; clock      ;
; N/A   ; None         ; 11.617 ns  ; altsyncram:altsyncram_component|altsyncram_u2t:auto_generated|ram_block1a0~porta_address_reg4 ; memory_data_register_out[11] ; clock      ;
; N/A   ; None         ; 11.617 ns  ; altsyncram:altsyncram_component|altsyncram_u2t:auto_generated|ram_block1a0~porta_address_reg5 ; memory_data_register_out[11] ; clock      ;
; N/A   ; None         ; 11.617 ns  ; altsyncram:altsyncram_component|altsyncram_u2t:auto_generated|ram_block1a0~porta_address_reg6 ; memory_data_register_out[11] ; clock      ;
; N/A   ; None         ; 11.617 ns  ; altsyncram:altsyncram_component|altsyncram_u2t:auto_generated|ram_block1a0~porta_address_reg7 ; memory_data_register_out[11] ; clock      ;
; N/A   ; None         ; 11.570 ns  ; altsyncram:altsyncram_component|altsyncram_u2t:auto_generated|ram_block1a0~porta_we_reg       ; memory_data_register_out[8]  ; clock      ;
; N/A   ; None         ; 11.570 ns  ; altsyncram:altsyncram_component|altsyncram_u2t:auto_generated|ram_block1a0~porta_address_reg0 ; memory_data_register_out[8]  ; clock      ;
; N/A   ; None         ; 11.570 ns  ; altsyncram:altsyncram_component|altsyncram_u2t:auto_generated|ram_block1a0~porta_address_reg1 ; memory_data_register_out[8]  ; clock      ;
; N/A   ; None         ; 11.570 ns  ; altsyncram:altsyncram_component|altsyncram_u2t:auto_generated|ram_block1a0~porta_address_reg2 ; memory_data_register_out[8]  ; clock      ;
; N/A   ; None         ; 11.570 ns  ; altsyncram:altsyncram_component|altsyncram_u2t:auto_generated|ram_block1a0~porta_address_reg3 ; memory_data_register_out[8]  ; clock      ;
; N/A   ; None         ; 11.570 ns  ; altsyncram:altsyncram_component|altsyncram_u2t:auto_generated|ram_block1a0~porta_address_reg4 ; memory_data_register_out[8]  ; clock      ;
; N/A   ; None         ; 11.570 ns  ; altsyncram:altsyncram_component|altsyncram_u2t:auto_generated|ram_block1a0~porta_address_reg5 ; memory_data_register_out[8]  ; clock      ;
; N/A   ; None         ; 11.570 ns  ; altsyncram:altsyncram_component|altsyncram_u2t:auto_generated|ram_block1a0~porta_address_reg6 ; memory_data_register_out[8]  ; clock      ;
; N/A   ; None         ; 11.570 ns  ; altsyncram:altsyncram_component|altsyncram_u2t:auto_generated|ram_block1a0~porta_address_reg7 ; memory_data_register_out[8]  ; clock      ;
; N/A   ; None         ; 11.504 ns  ; altsyncram:altsyncram_component|altsyncram_u2t:auto_generated|ram_block1a0~porta_we_reg       ; memory_data_register_out[5]  ; clock      ;
; N/A   ; None         ; 11.504 ns  ; altsyncram:altsyncram_component|altsyncram_u2t:auto_generated|ram_block1a0~porta_address_reg0 ; memory_data_register_out[5]  ; clock      ;
; N/A   ; None         ; 11.504 ns  ; altsyncram:altsyncram_component|altsyncram_u2t:auto_generated|ram_block1a0~porta_address_reg1 ; memory_data_register_out[5]  ; clock      ;
; N/A   ; None         ; 11.504 ns  ; altsyncram:altsyncram_component|altsyncram_u2t:auto_generated|ram_block1a0~porta_address_reg2 ; memory_data_register_out[5]  ; clock      ;
; N/A   ; None         ; 11.504 ns  ; altsyncram:altsyncram_component|altsyncram_u2t:auto_generated|ram_block1a0~porta_address_reg3 ; memory_data_register_out[5]  ; clock      ;
; N/A   ; None         ; 11.504 ns  ; altsyncram:altsyncram_component|altsyncram_u2t:auto_generated|ram_block1a0~porta_address_reg4 ; memory_data_register_out[5]  ; clock      ;
; N/A   ; None         ; 11.504 ns  ; altsyncram:altsyncram_component|altsyncram_u2t:auto_generated|ram_block1a0~porta_address_reg5 ; memory_data_register_out[5]  ; clock      ;
; N/A   ; None         ; 11.504 ns  ; altsyncram:altsyncram_component|altsyncram_u2t:auto_generated|ram_block1a0~porta_address_reg6 ; memory_data_register_out[5]  ; clock      ;
; N/A   ; None         ; 11.504 ns  ; altsyncram:altsyncram_component|altsyncram_u2t:auto_generated|ram_block1a0~porta_address_reg7 ; memory_data_register_out[5]  ; clock      ;
; N/A   ; None         ; 11.409 ns  ; altsyncram:altsyncram_component|altsyncram_u2t:auto_generated|ram_block1a0~porta_we_reg       ; memory_data_register_out[6]  ; clock      ;
; N/A   ; None         ; 11.409 ns  ; altsyncram:altsyncram_component|altsyncram_u2t:auto_generated|ram_block1a0~porta_address_reg0 ; memory_data_register_out[6]  ; clock      ;
; N/A   ; None         ; 11.409 ns  ; altsyncram:altsyncram_component|altsyncram_u2t:auto_generated|ram_block1a0~porta_address_reg1 ; memory_data_register_out[6]  ; clock      ;
; N/A   ; None         ; 11.409 ns  ; altsyncram:altsyncram_component|altsyncram_u2t:auto_generated|ram_block1a0~porta_address_reg2 ; memory_data_register_out[6]  ; clock      ;
; N/A   ; None         ; 11.409 ns  ; altsyncram:altsyncram_component|altsyncram_u2t:auto_generated|ram_block1a0~porta_address_reg3 ; memory_data_register_out[6]  ; clock      ;
; N/A   ; None         ; 11.409 ns  ; altsyncram:altsyncram_component|altsyncram_u2t:auto_generated|ram_block1a0~porta_address_reg4 ; memory_data_register_out[6]  ; clock      ;
; N/A   ; None         ; 11.409 ns  ; altsyncram:altsyncram_component|altsyncram_u2t:auto_generated|ram_block1a0~porta_address_reg5 ; memory_data_register_out[6]  ; clock      ;
; N/A   ; None         ; 11.409 ns  ; altsyncram:altsyncram_component|altsyncram_u2t:auto_generated|ram_block1a0~porta_address_reg6 ; memory_data_register_out[6]  ; clock      ;
; N/A   ; None         ; 11.409 ns  ; altsyncram:altsyncram_component|altsyncram_u2t:auto_generated|ram_block1a0~porta_address_reg7 ; memory_data_register_out[6]  ; clock      ;
; N/A   ; None         ; 11.318 ns  ; altsyncram:altsyncram_component|altsyncram_u2t:auto_generated|ram_block1a0~porta_we_reg       ; memory_data_register_out[4]  ; clock      ;
; N/A   ; None         ; 11.318 ns  ; altsyncram:altsyncram_component|altsyncram_u2t:auto_generated|ram_block1a0~porta_address_reg0 ; memory_data_register_out[4]  ; clock      ;
; N/A   ; None         ; 11.318 ns  ; altsyncram:altsyncram_component|altsyncram_u2t:auto_generated|ram_block1a0~porta_address_reg1 ; memory_data_register_out[4]  ; clock      ;
; N/A   ; None         ; 11.318 ns  ; altsyncram:altsyncram_component|altsyncram_u2t:auto_generated|ram_block1a0~porta_address_reg2 ; memory_data_register_out[4]  ; clock      ;
; N/A   ; None         ; 11.318 ns  ; altsyncram:altsyncram_component|altsyncram_u2t:auto_generated|ram_block1a0~porta_address_reg3 ; memory_data_register_out[4]  ; clock      ;
; N/A   ; None         ; 11.318 ns  ; altsyncram:altsyncram_component|altsyncram_u2t:auto_generated|ram_block1a0~porta_address_reg4 ; memory_data_register_out[4]  ; clock      ;
; N/A   ; None         ; 11.318 ns  ; altsyncram:altsyncram_component|altsyncram_u2t:auto_generated|ram_block1a0~porta_address_reg5 ; memory_data_register_out[4]  ; clock      ;
; N/A   ; None         ; 11.318 ns  ; altsyncram:altsyncram_component|altsyncram_u2t:auto_generated|ram_block1a0~porta_address_reg6 ; memory_data_register_out[4]  ; clock      ;
; N/A   ; None         ; 11.318 ns  ; altsyncram:altsyncram_component|altsyncram_u2t:auto_generated|ram_block1a0~porta_address_reg7 ; memory_data_register_out[4]  ; clock      ;
; N/A   ; None         ; 11.318 ns  ; altsyncram:altsyncram_component|altsyncram_u2t:auto_generated|ram_block1a0~porta_we_reg       ; memory_data_register_out[3]  ; clock      ;
; N/A   ; None         ; 11.318 ns  ; altsyncram:altsyncram_component|altsyncram_u2t:auto_generated|ram_block1a0~porta_address_reg0 ; memory_data_register_out[3]  ; clock      ;
; N/A   ; None         ; 11.318 ns  ; altsyncram:altsyncram_component|altsyncram_u2t:auto_generated|ram_block1a0~porta_address_reg1 ; memory_data_register_out[3]  ; clock      ;
; N/A   ; None         ; 11.318 ns  ; altsyncram:altsyncram_component|altsyncram_u2t:auto_generated|ram_block1a0~porta_address_reg2 ; memory_data_register_out[3]  ; clock      ;
; N/A   ; None         ; 11.318 ns  ; altsyncram:altsyncram_component|altsyncram_u2t:auto_generated|ram_block1a0~porta_address_reg3 ; memory_data_register_out[3]  ; clock      ;
; N/A   ; None         ; 11.318 ns  ; altsyncram:altsyncram_component|altsyncram_u2t:auto_generated|ram_block1a0~porta_address_reg4 ; memory_data_register_out[3]  ; clock      ;
; N/A   ; None         ; 11.318 ns  ; altsyncram:altsyncram_component|altsyncram_u2t:auto_generated|ram_block1a0~porta_address_reg5 ; memory_data_register_out[3]  ; clock      ;
; N/A   ; None         ; 11.318 ns  ; altsyncram:altsyncram_component|altsyncram_u2t:auto_generated|ram_block1a0~porta_address_reg6 ; memory_data_register_out[3]  ; clock      ;
; N/A   ; None         ; 11.318 ns  ; altsyncram:altsyncram_component|altsyncram_u2t:auto_generated|ram_block1a0~porta_address_reg7 ; memory_data_register_out[3]  ; clock      ;
; N/A   ; None         ; 11.285 ns  ; altsyncram:altsyncram_component|altsyncram_u2t:auto_generated|ram_block1a0~porta_we_reg       ; memory_data_register_out[13] ; clock      ;
; N/A   ; None         ; 11.285 ns  ; altsyncram:altsyncram_component|altsyncram_u2t:auto_generated|ram_block1a0~porta_address_reg0 ; memory_data_register_out[13] ; clock      ;
; N/A   ; None         ; 11.285 ns  ; altsyncram:altsyncram_component|altsyncram_u2t:auto_generated|ram_block1a0~porta_address_reg1 ; memory_data_register_out[13] ; clock      ;
; N/A   ; None         ; 11.285 ns  ; altsyncram:altsyncram_component|altsyncram_u2t:auto_generated|ram_block1a0~porta_address_reg2 ; memory_data_register_out[13] ; clock      ;
; N/A   ; None         ; 11.285 ns  ; altsyncram:altsyncram_component|altsyncram_u2t:auto_generated|ram_block1a0~porta_address_reg3 ; memory_data_register_out[13] ; clock      ;
; N/A   ; None         ; 11.285 ns  ; altsyncram:altsyncram_component|altsyncram_u2t:auto_generated|ram_block1a0~porta_address_reg4 ; memory_data_register_out[13] ; clock      ;
; N/A   ; None         ; 11.285 ns  ; altsyncram:altsyncram_component|altsyncram_u2t:auto_generated|ram_block1a0~porta_address_reg5 ; memory_data_register_out[13] ; clock      ;
; N/A   ; None         ; 11.285 ns  ; altsyncram:altsyncram_component|altsyncram_u2t:auto_generated|ram_block1a0~porta_address_reg6 ; memory_data_register_out[13] ; clock      ;
; N/A   ; None         ; 11.285 ns  ; altsyncram:altsyncram_component|altsyncram_u2t:auto_generated|ram_block1a0~porta_address_reg7 ; memory_data_register_out[13] ; clock      ;
; N/A   ; None         ; 11.202 ns  ; altsyncram:altsyncram_component|altsyncram_u2t:auto_generated|ram_block1a0~porta_we_reg       ; memory_data_register_out[10] ; clock      ;
; N/A   ; None         ; 11.202 ns  ; altsyncram:altsyncram_component|altsyncram_u2t:auto_generated|ram_block1a0~porta_address_reg0 ; memory_data_register_out[10] ; clock      ;
; N/A   ; None         ; 11.202 ns  ; altsyncram:altsyncram_component|altsyncram_u2t:auto_generated|ram_block1a0~porta_address_reg1 ; memory_data_register_out[10] ; clock      ;
; N/A   ; None         ; 11.202 ns  ; altsyncram:altsyncram_component|altsyncram_u2t:auto_generated|ram_block1a0~porta_address_reg2 ; memory_data_register_out[10] ; clock      ;
; N/A   ; None         ; 11.202 ns  ; altsyncram:altsyncram_component|altsyncram_u2t:auto_generated|ram_block1a0~porta_address_reg3 ; memory_data_register_out[10] ; clock      ;
; N/A   ; None         ; 11.202 ns  ; altsyncram:altsyncram_component|altsyncram_u2t:auto_generated|ram_block1a0~porta_address_reg4 ; memory_data_register_out[10] ; clock      ;
; N/A   ; None         ; 11.202 ns  ; altsyncram:altsyncram_component|altsyncram_u2t:auto_generated|ram_block1a0~porta_address_reg5 ; memory_data_register_out[10] ; clock      ;
; N/A   ; None         ; 11.202 ns  ; altsyncram:altsyncram_component|altsyncram_u2t:auto_generated|ram_block1a0~porta_address_reg6 ; memory_data_register_out[10] ; clock      ;
; N/A   ; None         ; 11.202 ns  ; altsyncram:altsyncram_component|altsyncram_u2t:auto_generated|ram_block1a0~porta_address_reg7 ; memory_data_register_out[10] ; clock      ;
; N/A   ; None         ; 11.177 ns  ; altsyncram:altsyncram_component|altsyncram_u2t:auto_generated|ram_block1a0~porta_we_reg       ; memory_data_register_out[0]  ; clock      ;
; N/A   ; None         ; 11.177 ns  ; altsyncram:altsyncram_component|altsyncram_u2t:auto_generated|ram_block1a0~porta_address_reg0 ; memory_data_register_out[0]  ; clock      ;
; N/A   ; None         ; 11.177 ns  ; altsyncram:altsyncram_component|altsyncram_u2t:auto_generated|ram_block1a0~porta_address_reg1 ; memory_data_register_out[0]  ; clock      ;
; N/A   ; None         ; 11.177 ns  ; altsyncram:altsyncram_component|altsyncram_u2t:auto_generated|ram_block1a0~porta_address_reg2 ; memory_data_register_out[0]  ; clock      ;
; N/A   ; None         ; 11.177 ns  ; altsyncram:altsyncram_component|altsyncram_u2t:auto_generated|ram_block1a0~porta_address_reg3 ; memory_data_register_out[0]  ; clock      ;
; N/A   ; None         ; 11.177 ns  ; altsyncram:altsyncram_component|altsyncram_u2t:auto_generated|ram_block1a0~porta_address_reg4 ; memory_data_register_out[0]  ; clock      ;
; N/A   ; None         ; 11.177 ns  ; altsyncram:altsyncram_component|altsyncram_u2t:auto_generated|ram_block1a0~porta_address_reg5 ; memory_data_register_out[0]  ; clock      ;
; N/A   ; None         ; 11.177 ns  ; altsyncram:altsyncram_component|altsyncram_u2t:auto_generated|ram_block1a0~porta_address_reg6 ; memory_data_register_out[0]  ; clock      ;
; N/A   ; None         ; 11.177 ns  ; altsyncram:altsyncram_component|altsyncram_u2t:auto_generated|ram_block1a0~porta_address_reg7 ; memory_data_register_out[0]  ; clock      ;
; N/A   ; None         ; 10.974 ns  ; altsyncram:altsyncram_component|altsyncram_u2t:auto_generated|ram_block1a0~porta_we_reg       ; memory_data_register_out[15] ; clock      ;
; N/A   ; None         ; 10.974 ns  ; altsyncram:altsyncram_component|altsyncram_u2t:auto_generated|ram_block1a0~porta_address_reg0 ; memory_data_register_out[15] ; clock      ;
; N/A   ; None         ; 10.974 ns  ; altsyncram:altsyncram_component|altsyncram_u2t:auto_generated|ram_block1a0~porta_address_reg1 ; memory_data_register_out[15] ; clock      ;
; N/A   ; None         ; 10.974 ns  ; altsyncram:altsyncram_component|altsyncram_u2t:auto_generated|ram_block1a0~porta_address_reg2 ; memory_data_register_out[15] ; clock      ;
; N/A   ; None         ; 10.974 ns  ; altsyncram:altsyncram_component|altsyncram_u2t:auto_generated|ram_block1a0~porta_address_reg3 ; memory_data_register_out[15] ; clock      ;
; N/A   ; None         ; 10.974 ns  ; altsyncram:altsyncram_component|altsyncram_u2t:auto_generated|ram_block1a0~porta_address_reg4 ; memory_data_register_out[15] ; clock      ;
; N/A   ; None         ; 10.974 ns  ; altsyncram:altsyncram_component|altsyncram_u2t:auto_generated|ram_block1a0~porta_address_reg5 ; memory_data_register_out[15] ; clock      ;
; N/A   ; None         ; 10.974 ns  ; altsyncram:altsyncram_component|altsyncram_u2t:auto_generated|ram_block1a0~porta_address_reg6 ; memory_data_register_out[15] ; clock      ;
; N/A   ; None         ; 10.974 ns  ; altsyncram:altsyncram_component|altsyncram_u2t:auto_generated|ram_block1a0~porta_address_reg7 ; memory_data_register_out[15] ; clock      ;
; N/A   ; None         ; 10.939 ns  ; altsyncram:altsyncram_component|altsyncram_u2t:auto_generated|ram_block1a0~porta_we_reg       ; memory_data_register_out[7]  ; clock      ;
; N/A   ; None         ; 10.939 ns  ; altsyncram:altsyncram_component|altsyncram_u2t:auto_generated|ram_block1a0~porta_address_reg0 ; memory_data_register_out[7]  ; clock      ;
; N/A   ; None         ; 10.939 ns  ; altsyncram:altsyncram_component|altsyncram_u2t:auto_generated|ram_block1a0~porta_address_reg1 ; memory_data_register_out[7]  ; clock      ;
; N/A   ; None         ; 10.939 ns  ; altsyncram:altsyncram_component|altsyncram_u2t:auto_generated|ram_block1a0~porta_address_reg2 ; memory_data_register_out[7]  ; clock      ;
; N/A   ; None         ; 10.939 ns  ; altsyncram:altsyncram_component|altsyncram_u2t:auto_generated|ram_block1a0~porta_address_reg3 ; memory_data_register_out[7]  ; clock      ;
; N/A   ; None         ; 10.939 ns  ; altsyncram:altsyncram_component|altsyncram_u2t:auto_generated|ram_block1a0~porta_address_reg4 ; memory_data_register_out[7]  ; clock      ;
; N/A   ; None         ; 10.939 ns  ; altsyncram:altsyncram_component|altsyncram_u2t:auto_generated|ram_block1a0~porta_address_reg5 ; memory_data_register_out[7]  ; clock      ;
; N/A   ; None         ; 10.939 ns  ; altsyncram:altsyncram_component|altsyncram_u2t:auto_generated|ram_block1a0~porta_address_reg6 ; memory_data_register_out[7]  ; clock      ;
; N/A   ; None         ; 10.939 ns  ; altsyncram:altsyncram_component|altsyncram_u2t:auto_generated|ram_block1a0~porta_address_reg7 ; memory_data_register_out[7]  ; clock      ;
; N/A   ; None         ; 10.896 ns  ; altsyncram:altsyncram_component|altsyncram_u2t:auto_generated|ram_block1a0~porta_we_reg       ; memory_data_register_out[1]  ; clock      ;
; N/A   ; None         ; 10.896 ns  ; altsyncram:altsyncram_component|altsyncram_u2t:auto_generated|ram_block1a0~porta_address_reg0 ; memory_data_register_out[1]  ; clock      ;
; N/A   ; None         ; 10.896 ns  ; altsyncram:altsyncram_component|altsyncram_u2t:auto_generated|ram_block1a0~porta_address_reg1 ; memory_data_register_out[1]  ; clock      ;
; N/A   ; None         ; 10.896 ns  ; altsyncram:altsyncram_component|altsyncram_u2t:auto_generated|ram_block1a0~porta_address_reg2 ; memory_data_register_out[1]  ; clock      ;
; N/A   ; None         ; 10.896 ns  ; altsyncram:altsyncram_component|altsyncram_u2t:auto_generated|ram_block1a0~porta_address_reg3 ; memory_data_register_out[1]  ; clock      ;
; N/A   ; None         ; 10.896 ns  ; altsyncram:altsyncram_component|altsyncram_u2t:auto_generated|ram_block1a0~porta_address_reg4 ; memory_data_register_out[1]  ; clock      ;
; N/A   ; None         ; 10.896 ns  ; altsyncram:altsyncram_component|altsyncram_u2t:auto_generated|ram_block1a0~porta_address_reg5 ; memory_data_register_out[1]  ; clock      ;
; N/A   ; None         ; 10.896 ns  ; altsyncram:altsyncram_component|altsyncram_u2t:auto_generated|ram_block1a0~porta_address_reg6 ; memory_data_register_out[1]  ; clock      ;
; N/A   ; None         ; 10.896 ns  ; altsyncram:altsyncram_component|altsyncram_u2t:auto_generated|ram_block1a0~porta_address_reg7 ; memory_data_register_out[1]  ; clock      ;
; N/A   ; None         ; 10.609 ns  ; altsyncram:altsyncram_component|altsyncram_u2t:auto_generated|ram_block1a0~porta_we_reg       ; memory_data_register_out[2]  ; clock      ;
; N/A   ; None         ; 10.609 ns  ; altsyncram:altsyncram_component|altsyncram_u2t:auto_generated|ram_block1a0~porta_address_reg0 ; memory_data_register_out[2]  ; clock      ;
; N/A   ; None         ; 10.609 ns  ; altsyncram:altsyncram_component|altsyncram_u2t:auto_generated|ram_block1a0~porta_address_reg1 ; memory_data_register_out[2]  ; clock      ;
; N/A   ; None         ; 10.609 ns  ; altsyncram:altsyncram_component|altsyncram_u2t:auto_generated|ram_block1a0~porta_address_reg2 ; memory_data_register_out[2]  ; clock      ;
; N/A   ; None         ; 10.609 ns  ; altsyncram:altsyncram_component|altsyncram_u2t:auto_generated|ram_block1a0~porta_address_reg3 ; memory_data_register_out[2]  ; clock      ;
; N/A   ; None         ; 10.609 ns  ; altsyncram:altsyncram_component|altsyncram_u2t:auto_generated|ram_block1a0~porta_address_reg4 ; memory_data_register_out[2]  ; clock      ;
; N/A   ; None         ; 10.609 ns  ; altsyncram:altsyncram_component|altsyncram_u2t:auto_generated|ram_block1a0~porta_address_reg5 ; memory_data_register_out[2]  ; clock      ;
; N/A   ; None         ; 10.609 ns  ; altsyncram:altsyncram_component|altsyncram_u2t:auto_generated|ram_block1a0~porta_address_reg6 ; memory_data_register_out[2]  ; clock      ;
; N/A   ; None         ; 10.609 ns  ; altsyncram:altsyncram_component|altsyncram_u2t:auto_generated|ram_block1a0~porta_address_reg7 ; memory_data_register_out[2]  ; clock      ;
; N/A   ; None         ; 8.646 ns   ; register_A[10]~reg0                                                                           ; register_A[10]               ; clock      ;
; N/A   ; None         ; 8.578 ns   ; instruction_register[6]~reg0                                                                  ; instruction_register[6]      ; clock      ;
; N/A   ; None         ; 8.522 ns   ; register_A[14]~reg0                                                                           ; register_A[14]               ; clock      ;
; N/A   ; None         ; 8.404 ns   ; register_A[7]~reg0                                                                            ; register_A[7]                ; clock      ;
; N/A   ; None         ; 8.381 ns   ; program_counter[2]~reg0                                                                       ; program_counter[2]           ; clock      ;
; N/A   ; None         ; 8.360 ns   ; instruction_register[14]~reg0                                                                 ; instruction_register[14]     ; clock      ;
; N/A   ; None         ; 8.347 ns   ; instruction_register[11]~reg0                                                                 ; instruction_register[11]     ; clock      ;
; N/A   ; None         ; 8.341 ns   ; instruction_register[2]~reg0                                                                  ; instruction_register[2]      ; clock      ;
; N/A   ; None         ; 8.338 ns   ; instruction_register[1]~reg0                                                                  ; instruction_register[1]      ; clock      ;
; N/A   ; None         ; 8.318 ns   ; register_A[12]~reg0                                                                           ; register_A[12]               ; clock      ;
; N/A   ; None         ; 8.207 ns   ; register_A[2]~reg0                                                                            ; register_A[2]                ; clock      ;
; N/A   ; None         ; 8.164 ns   ; register_A[9]~reg0                                                                            ; register_A[9]                ; clock      ;
; N/A   ; None         ; 8.131 ns   ; program_counter[3]~reg0                                                                       ; program_counter[3]           ; clock      ;
; N/A   ; None         ; 8.039 ns   ; register_A[13]~reg0                                                                           ; register_A[13]               ; clock      ;
; N/A   ; None         ; 8.004 ns   ; instruction_register[15]~reg0                                                                 ; instruction_register[15]     ; clock      ;
; N/A   ; None         ; 7.956 ns   ; register_A[1]~reg0                                                                            ; register_A[1]                ; clock      ;
; N/A   ; None         ; 7.904 ns   ; register_A[3]~reg0                                                                            ; register_A[3]                ; clock      ;
; N/A   ; None         ; 7.901 ns   ; register_A[8]~reg0                                                                            ; register_A[8]                ; clock      ;
; N/A   ; None         ; 7.878 ns   ; instruction_register[0]~reg0                                                                  ; instruction_register[0]      ; clock      ;
; N/A   ; None         ; 7.875 ns   ; register_A[5]~reg0                                                                            ; register_A[5]                ; clock      ;
; N/A   ; None         ; 7.866 ns   ; instruction_register[3]~reg0                                                                  ; instruction_register[3]      ; clock      ;
; N/A   ; None         ; 7.850 ns   ; instruction_register[8]~reg0                                                                  ; instruction_register[8]      ; clock      ;
; N/A   ; None         ; 7.846 ns   ; instruction_register[7]~reg0                                                                  ; instruction_register[7]      ; clock      ;
; N/A   ; None         ; 7.832 ns   ; instruction_register[13]~reg0                                                                 ; instruction_register[13]     ; clock      ;
; N/A   ; None         ; 7.828 ns   ; program_counter[6]~reg0                                                                       ; program_counter[6]           ; clock      ;
; N/A   ; None         ; 7.699 ns   ; register_A[4]~reg0                                                                            ; register_A[4]                ; clock      ;
; N/A   ; None         ; 7.660 ns   ; register_A[15]~reg0                                                                           ; register_A[15]               ; clock      ;
; N/A   ; None         ; 7.630 ns   ; instruction_register[10]~reg0                                                                 ; instruction_register[10]     ; clock      ;
; N/A   ; None         ; 7.607 ns   ; instruction_register[9]~reg0                                                                  ; instruction_register[9]      ; clock      ;
; N/A   ; None         ; 7.596 ns   ; instruction_register[4]~reg0                                                                  ; instruction_register[4]      ; clock      ;
; N/A   ; None         ; 7.594 ns   ; program_counter[7]~reg0                                                                       ; program_counter[7]           ; clock      ;
; N/A   ; None         ; 7.553 ns   ; program_counter[5]~reg0                                                                       ; program_counter[5]           ; clock      ;
; N/A   ; None         ; 7.546 ns   ; program_counter[0]~reg0                                                                       ; program_counter[0]           ; clock      ;
; N/A   ; None         ; 7.524 ns   ; program_counter[1]~reg0                                                                       ; program_counter[1]           ; clock      ;
; N/A   ; None         ; 7.361 ns   ; register_A[0]~reg0                                                                            ; register_A[0]                ; clock      ;
; N/A   ; None         ; 7.319 ns   ; register_A[11]~reg0                                                                           ; register_A[11]               ; clock      ;
; N/A   ; None         ; 7.285 ns   ; program_counter[4]~reg0                                                                       ; program_counter[4]           ; clock      ;
; N/A   ; None         ; 7.282 ns   ; register_A[6]~reg0                                                                            ; register_A[6]                ; clock      ;
; N/A   ; None         ; 7.278 ns   ; instruction_register[5]~reg0                                                                  ; instruction_register[5]      ; clock      ;
; N/A   ; None         ; 7.272 ns   ; instruction_register[12]~reg0                                                                 ; instruction_register[12]     ; clock      ;
+-------+--------------+------------+-----------------------------------------------------------------------------------------------+------------------------------+------------+


+--------------------------------------------------------------------------------------------+
; th                                                                                         ;
+---------------+-------------+-----------+-------+-------------------------------+----------+
; Minimum Slack ; Required th ; Actual th ; From  ; To                            ; To Clock ;
+---------------+-------------+-----------+-------+-------------------------------+----------+
; N/A           ; None        ; -1.540 ns ; reset ; register_A[0]~reg0            ; clock    ;
; N/A           ; None        ; -1.540 ns ; reset ; register_A[1]~reg0            ; clock    ;
; N/A           ; None        ; -1.540 ns ; reset ; register_A[2]~reg0            ; clock    ;
; N/A           ; None        ; -1.540 ns ; reset ; register_A[3]~reg0            ; clock    ;
; N/A           ; None        ; -1.540 ns ; reset ; register_A[4]~reg0            ; clock    ;
; N/A           ; None        ; -1.540 ns ; reset ; register_A[5]~reg0            ; clock    ;
; N/A           ; None        ; -1.541 ns ; reset ; register_A[6]~reg0            ; clock    ;
; N/A           ; None        ; -1.861 ns ; reset ; register_A[7]~reg0            ; clock    ;
; N/A           ; None        ; -1.861 ns ; reset ; register_A[8]~reg0            ; clock    ;
; N/A           ; None        ; -1.871 ns ; reset ; register_A[9]~reg0            ; clock    ;
; N/A           ; None        ; -1.871 ns ; reset ; register_A[10]~reg0           ; clock    ;
; N/A           ; None        ; -1.871 ns ; reset ; register_A[11]~reg0           ; clock    ;
; N/A           ; None        ; -1.871 ns ; reset ; register_A[12]~reg0           ; clock    ;
; N/A           ; None        ; -1.871 ns ; reset ; register_A[13]~reg0           ; clock    ;
; N/A           ; None        ; -1.871 ns ; reset ; register_A[14]~reg0           ; clock    ;
; N/A           ; None        ; -1.871 ns ; reset ; register_A[15]~reg0           ; clock    ;
; N/A           ; None        ; -1.943 ns ; reset ; program_counter[5]~reg0       ; clock    ;
; N/A           ; None        ; -1.943 ns ; reset ; program_counter[6]~reg0       ; clock    ;
; N/A           ; None        ; -1.943 ns ; reset ; program_counter[7]~reg0       ; clock    ;
; N/A           ; None        ; -2.304 ns ; reset ; instruction_register[15]~reg0 ; clock    ;
; N/A           ; None        ; -2.304 ns ; reset ; instruction_register[8]~reg0  ; clock    ;
; N/A           ; None        ; -2.304 ns ; reset ; instruction_register[14]~reg0 ; clock    ;
; N/A           ; None        ; -2.304 ns ; reset ; instruction_register[10]~reg0 ; clock    ;
; N/A           ; None        ; -2.304 ns ; reset ; instruction_register[11]~reg0 ; clock    ;
; N/A           ; None        ; -2.304 ns ; reset ; instruction_register[9]~reg0  ; clock    ;
; N/A           ; None        ; -2.304 ns ; reset ; instruction_register[12]~reg0 ; clock    ;
; N/A           ; None        ; -2.304 ns ; reset ; instruction_register[13]~reg0 ; clock    ;
; N/A           ; None        ; -2.552 ns ; reset ; instruction_register[0]~reg0  ; clock    ;
; N/A           ; None        ; -2.552 ns ; reset ; instruction_register[1]~reg0  ; clock    ;
; N/A           ; None        ; -2.552 ns ; reset ; instruction_register[2]~reg0  ; clock    ;
; N/A           ; None        ; -2.552 ns ; reset ; instruction_register[3]~reg0  ; clock    ;
; N/A           ; None        ; -2.552 ns ; reset ; instruction_register[4]~reg0  ; clock    ;
; N/A           ; None        ; -2.552 ns ; reset ; instruction_register[5]~reg0  ; clock    ;
; N/A           ; None        ; -2.552 ns ; reset ; instruction_register[6]~reg0  ; clock    ;
; N/A           ; None        ; -2.552 ns ; reset ; instruction_register[7]~reg0  ; clock    ;
; N/A           ; None        ; -2.748 ns ; reset ; program_counter[0]~reg0       ; clock    ;
; N/A           ; None        ; -2.748 ns ; reset ; program_counter[1]~reg0       ; clock    ;
; N/A           ; None        ; -2.748 ns ; reset ; program_counter[2]~reg0       ; clock    ;
; N/A           ; None        ; -2.748 ns ; reset ; program_counter[3]~reg0       ; clock    ;
; N/A           ; None        ; -2.748 ns ; reset ; program_counter[4]~reg0       ; clock    ;
+---------------+-------------+-----------+-------+-------------------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Wed Jun 01 11:45:55 2011
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off CPU16 -c CPU16 --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clock" is an undefined clock
Info: Clock "clock" has Internal fmax of 125.08 MHz between source memory "altsyncram:altsyncram_component|altsyncram_u2t:auto_generated|ram_block1a0~porta_we_reg" and destination register "register_A[15]~reg0" (period= 7.995 ns)
    Info: + Longest memory to register delay is 7.729 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X17_Y20; Fanout = 16; MEM Node = 'altsyncram:altsyncram_component|altsyncram_u2t:auto_generated|ram_block1a0~porta_we_reg'
        Info: 2: + IC(0.000 ns) + CELL(3.377 ns) = 3.377 ns; Loc. = M4K_X17_Y20; Fanout = 4; MEM Node = 'altsyncram:altsyncram_component|altsyncram_u2t:auto_generated|q_a[0]'
        Info: 3: + IC(0.864 ns) + CELL(0.178 ns) = 4.419 ns; Loc. = LCCOMB_X19_Y20_N10; Fanout = 2; COMB Node = 'Add1~1'
        Info: 4: + IC(0.319 ns) + CELL(0.517 ns) = 5.255 ns; Loc. = LCCOMB_X19_Y20_N18; Fanout = 2; COMB Node = 'Add1~5'
        Info: 5: + IC(0.000 ns) + CELL(0.080 ns) = 5.335 ns; Loc. = LCCOMB_X19_Y20_N20; Fanout = 2; COMB Node = 'Add1~8'
        Info: 6: + IC(0.000 ns) + CELL(0.080 ns) = 5.415 ns; Loc. = LCCOMB_X19_Y20_N22; Fanout = 2; COMB Node = 'Add1~11'
        Info: 7: + IC(0.000 ns) + CELL(0.080 ns) = 5.495 ns; Loc. = LCCOMB_X19_Y20_N24; Fanout = 2; COMB Node = 'Add1~14'
        Info: 8: + IC(0.000 ns) + CELL(0.080 ns) = 5.575 ns; Loc. = LCCOMB_X19_Y20_N26; Fanout = 2; COMB Node = 'Add1~17'
        Info: 9: + IC(0.000 ns) + CELL(0.080 ns) = 5.655 ns; Loc. = LCCOMB_X19_Y20_N28; Fanout = 2; COMB Node = 'Add1~20'
        Info: 10: + IC(0.000 ns) + CELL(0.161 ns) = 5.816 ns; Loc. = LCCOMB_X19_Y20_N30; Fanout = 2; COMB Node = 'Add1~23'
        Info: 11: + IC(0.000 ns) + CELL(0.080 ns) = 5.896 ns; Loc. = LCCOMB_X19_Y19_N0; Fanout = 2; COMB Node = 'Add1~26'
        Info: 12: + IC(0.000 ns) + CELL(0.080 ns) = 5.976 ns; Loc. = LCCOMB_X19_Y19_N2; Fanout = 2; COMB Node = 'Add1~29'
        Info: 13: + IC(0.000 ns) + CELL(0.080 ns) = 6.056 ns; Loc. = LCCOMB_X19_Y19_N4; Fanout = 2; COMB Node = 'Add1~32'
        Info: 14: + IC(0.000 ns) + CELL(0.080 ns) = 6.136 ns; Loc. = LCCOMB_X19_Y19_N6; Fanout = 2; COMB Node = 'Add1~35'
        Info: 15: + IC(0.000 ns) + CELL(0.080 ns) = 6.216 ns; Loc. = LCCOMB_X19_Y19_N8; Fanout = 2; COMB Node = 'Add1~38'
        Info: 16: + IC(0.000 ns) + CELL(0.080 ns) = 6.296 ns; Loc. = LCCOMB_X19_Y19_N10; Fanout = 2; COMB Node = 'Add1~41'
        Info: 17: + IC(0.000 ns) + CELL(0.080 ns) = 6.376 ns; Loc. = LCCOMB_X19_Y19_N12; Fanout = 2; COMB Node = 'Add1~44'
        Info: 18: + IC(0.000 ns) + CELL(0.174 ns) = 6.550 ns; Loc. = LCCOMB_X19_Y19_N14; Fanout = 1; COMB Node = 'Add1~47'
        Info: 19: + IC(0.000 ns) + CELL(0.458 ns) = 7.008 ns; Loc. = LCCOMB_X19_Y19_N16; Fanout = 1; COMB Node = 'Add1~49'
        Info: 20: + IC(0.303 ns) + CELL(0.322 ns) = 7.633 ns; Loc. = LCCOMB_X19_Y19_N30; Fanout = 1; COMB Node = 'Mux3~1'
        Info: 21: + IC(0.000 ns) + CELL(0.096 ns) = 7.729 ns; Loc. = LCFF_X19_Y19_N31; Fanout = 5; REG Node = 'register_A[15]~reg0'
        Info: Total cell delay = 6.243 ns ( 80.77 % )
        Info: Total interconnect delay = 1.486 ns ( 19.23 % )
    Info: - Smallest clock skew is -0.070 ns
        Info: + Shortest clock path from clock "clock" to destination register is 2.843 ns
            Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'clock'
            Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 87; COMB Node = 'clock~clkctrl'
            Info: 3: + IC(0.977 ns) + CELL(0.602 ns) = 2.843 ns; Loc. = LCFF_X19_Y19_N31; Fanout = 5; REG Node = 'register_A[15]~reg0'
            Info: Total cell delay = 1.628 ns ( 57.26 % )
            Info: Total interconnect delay = 1.215 ns ( 42.74 % )
        Info: - Longest clock path from clock "clock" to source memory is 2.913 ns
            Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'clock'
            Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 87; COMB Node = 'clock~clkctrl'
            Info: 3: + IC(0.902 ns) + CELL(0.747 ns) = 2.913 ns; Loc. = M4K_X17_Y20; Fanout = 16; MEM Node = 'altsyncram:altsyncram_component|altsyncram_u2t:auto_generated|ram_block1a0~porta_we_reg'
            Info: Total cell delay = 1.773 ns ( 60.87 % )
            Info: Total interconnect delay = 1.140 ns ( 39.13 % )
    Info: + Micro clock to output delay of source is 0.234 ns
    Info: + Micro setup delay of destination is -0.038 ns
Info: tsu for register "program_counter[0]~reg0" (data pin = "reset", clock pin = "clock") is 2.996 ns
    Info: + Longest pin to register delay is 5.869 ns
        Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M2; Fanout = 3; PIN Node = 'reset'
        Info: 2: + IC(1.728 ns) + CELL(0.458 ns) = 3.212 ns; Loc. = LCCOMB_X16_Y20_N14; Fanout = 2; COMB Node = 'instruction_register[0]~0'
        Info: 3: + IC(0.299 ns) + CELL(0.521 ns) = 4.032 ns; Loc. = LCCOMB_X16_Y20_N24; Fanout = 8; COMB Node = 'program_counter[0]~0'
        Info: 4: + IC(1.079 ns) + CELL(0.758 ns) = 5.869 ns; Loc. = LCFF_X20_Y20_N25; Fanout = 4; REG Node = 'program_counter[0]~reg0'
        Info: Total cell delay = 2.763 ns ( 47.08 % )
        Info: Total interconnect delay = 3.106 ns ( 52.92 % )
    Info: + Micro setup delay of destination is -0.038 ns
    Info: - Shortest clock path from clock "clock" to destination register is 2.835 ns
        Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'clock'
        Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 87; COMB Node = 'clock~clkctrl'
        Info: 3: + IC(0.969 ns) + CELL(0.602 ns) = 2.835 ns; Loc. = LCFF_X20_Y20_N25; Fanout = 4; REG Node = 'program_counter[0]~reg0'
        Info: Total cell delay = 1.628 ns ( 57.43 % )
        Info: Total interconnect delay = 1.207 ns ( 42.57 % )
Info: tco from clock "clock" to destination pin "memory_data_register_out[9]" through memory "altsyncram:altsyncram_component|altsyncram_u2t:auto_generated|ram_block1a0~porta_we_reg" is 12.026 ns
    Info: + Longest clock path from clock "clock" to source memory is 2.913 ns
        Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'clock'
        Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 87; COMB Node = 'clock~clkctrl'
        Info: 3: + IC(0.902 ns) + CELL(0.747 ns) = 2.913 ns; Loc. = M4K_X17_Y20; Fanout = 16; MEM Node = 'altsyncram:altsyncram_component|altsyncram_u2t:auto_generated|ram_block1a0~porta_we_reg'
        Info: Total cell delay = 1.773 ns ( 60.87 % )
        Info: Total interconnect delay = 1.140 ns ( 39.13 % )
    Info: + Micro clock to output delay of source is 0.234 ns
    Info: + Longest memory to pin delay is 8.879 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X17_Y20; Fanout = 16; MEM Node = 'altsyncram:altsyncram_component|altsyncram_u2t:auto_generated|ram_block1a0~porta_we_reg'
        Info: 2: + IC(0.000 ns) + CELL(3.377 ns) = 3.377 ns; Loc. = M4K_X17_Y20; Fanout = 4; MEM Node = 'altsyncram:altsyncram_component|altsyncram_u2t:auto_generated|q_a[9]'
        Info: 3: + IC(2.496 ns) + CELL(3.006 ns) = 8.879 ns; Loc. = PIN_AA8; Fanout = 0; PIN Node = 'memory_data_register_out[9]'
        Info: Total cell delay = 6.383 ns ( 71.89 % )
        Info: Total interconnect delay = 2.496 ns ( 28.11 % )
Info: th for register "register_A[0]~reg0" (data pin = "reset", clock pin = "clock") is -1.540 ns
    Info: + Longest clock path from clock "clock" to destination register is 2.834 ns
        Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'clock'
        Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 87; COMB Node = 'clock~clkctrl'
        Info: 3: + IC(0.968 ns) + CELL(0.602 ns) = 2.834 ns; Loc. = LCFF_X18_Y20_N9; Fanout = 5; REG Node = 'register_A[0]~reg0'
        Info: Total cell delay = 1.628 ns ( 57.45 % )
        Info: Total interconnect delay = 1.206 ns ( 42.55 % )
    Info: + Micro hold delay of destination is 0.286 ns
    Info: - Shortest pin to register delay is 4.660 ns
        Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M2; Fanout = 3; PIN Node = 'reset'
        Info: 2: + IC(1.729 ns) + CELL(0.322 ns) = 3.077 ns; Loc. = LCCOMB_X16_Y20_N4; Fanout = 16; COMB Node = 'register_A[0]~4'
        Info: 3: + IC(0.825 ns) + CELL(0.758 ns) = 4.660 ns; Loc. = LCFF_X18_Y20_N9; Fanout = 5; REG Node = 'register_A[0]~reg0'
        Info: Total cell delay = 2.106 ns ( 45.19 % )
        Info: Total interconnect delay = 2.554 ns ( 54.81 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 165 megabytes
    Info: Processing ended: Wed Jun 01 11:46:00 2011
    Info: Elapsed time: 00:00:05
    Info: Total CPU time (on all processors): 00:00:01


