//
// Generated by LLVM NVPTX Back-End
//

.version 3.1
.target sm_20
.address_size 64

	// .globl	kernel
.visible .shared .align 4 .b8 counts[64];
                                        // @kernel
.visible .entry kernel(
	.param .u64 kernel_param_1
)
{
	.reg .s32 	%r<3>;
	.reg .s64 	%rl<4>;

// BB#0:                                // %entry
	mov.u32 	%r1, %tid.x;
	mul.wide.s32 	%rl1, %r1, 4;
	ld.param.u64 	%rl2, [kernel_param_1];
	add.s64 	%rl3, %rl2, %rl1;
	mov.u32 	%r2, 0;
	st.global.u32 	[%rl3], %r2;
	ret;
}

