{
  "fileIDs": {
      "1": "/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v"
  },
  "hierTree": [
      {
          "file": "0",
          "internalSignals": [
              {
                  "name": "dataready_s",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "datareadyack_s",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "memswitchrd_s",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "memswitchwr_s",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "ramdatai_s",
                  "range": {
                      "lsb": 0,
                      "msb": 9
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "ramdatao1_s",
                  "range": {
                      "lsb": 0,
                      "msb": 9
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "ramdatao2_s",
                  "range": {
                      "lsb": 0,
                      "msb": 9
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "ramdatao_s",
                  "range": {
                      "lsb": 0,
                      "msb": 9
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "ramraddro_s",
                  "range": {
                      "lsb": 0,
                      "msb": 5
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "ramwaddro_s",
                  "range": {
                      "lsb": 0,
                      "msb": 5
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "ramwe1_s",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "ramwe2_s",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "ramwe_s",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "rmemsel_s",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "rome2addro_s",
                  "range": {
                      "lsb": 0,
                      "msb": 65
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "rome2datao_s",
                  "range": {
                      "lsb": 0,
                      "msb": 153
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "romeaddro_s",
                  "range": {
                      "lsb": 0,
                      "msb": 53
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "romedatao_s",
                  "range": {
                      "lsb": 0,
                      "msb": 125
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "romo2addro_s",
                  "range": {
                      "lsb": 0,
                      "msb": 65
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "romo2datao_s",
                  "range": {
                      "lsb": 0,
                      "msb": 153
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "romoaddro_s",
                  "range": {
                      "lsb": 0,
                      "msb": 53
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "romodatao_s",
                  "range": {
                      "lsb": 0,
                      "msb": 125
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "wmemsel_s",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              }
          ],
          "language": "SystemVerilog",
          "line": 0,
          "moduleInsts": [
              {
                   "file": "0",
                   "instName": "g_rom_st1:1.u1_rome",
                   "line": 0,
                   "module":  "rome",
                   "parameters": []
              },
              {
                   "file": "0",
                   "instName": "g_rom_st1:1.u1_romo",
                   "line": 0,
                   "module":  "romo",
                   "parameters": []
              },
              {
                   "file": "0",
                   "instName": "g_rom_st1:2.u1_rome",
                   "line": 0,
                   "module":  "rome",
                   "parameters": []
              },
              {
                   "file": "0",
                   "instName": "g_rom_st1:2.u1_romo",
                   "line": 0,
                   "module":  "romo",
                   "parameters": []
              },
              {
                   "file": "0",
                   "instName": "g_rom_st1:3.u1_rome",
                   "line": 0,
                   "module":  "rome",
                   "parameters": []
              },
              {
                   "file": "0",
                   "instName": "g_rom_st1:3.u1_romo",
                   "line": 0,
                   "module":  "romo",
                   "parameters": []
              },
              {
                   "file": "0",
                   "instName": "g_rom_st1:4.u1_rome",
                   "line": 0,
                   "module":  "rome",
                   "parameters": []
              },
              {
                   "file": "0",
                   "instName": "g_rom_st1:4.u1_romo",
                   "line": 0,
                   "module":  "romo",
                   "parameters": []
              },
              {
                   "file": "0",
                   "instName": "g_rom_st1:5.u1_rome",
                   "line": 0,
                   "module":  "rome",
                   "parameters": []
              },
              {
                   "file": "0",
                   "instName": "g_rom_st1:5.u1_romo",
                   "line": 0,
                   "module":  "romo",
                   "parameters": []
              },
              {
                   "file": "0",
                   "instName": "g_rom_st1:6.u1_rome",
                   "line": 0,
                   "module":  "rome",
                   "parameters": []
              },
              {
                   "file": "0",
                   "instName": "g_rom_st1:6.u1_romo",
                   "line": 0,
                   "module":  "romo",
                   "parameters": []
              },
              {
                   "file": "0",
                   "instName": "g_rom_st1:7.u1_rome",
                   "line": 0,
                   "module":  "rome",
                   "parameters": []
              },
              {
                   "file": "0",
                   "instName": "g_rom_st1:7.u1_romo",
                   "line": 0,
                   "module":  "romo",
                   "parameters": []
              },
              {
                   "file": "0",
                   "instName": "g_rom_st1:8.u1_rome",
                   "line": 0,
                   "module":  "rome",
                   "parameters": []
              },
              {
                   "file": "0",
                   "instName": "g_rom_st1:8.u1_romo",
                   "line": 0,
                   "module":  "romo",
                   "parameters": []
              },
              {
                   "file": "0",
                   "instName": "g_rom_st1:9.u1_rome",
                   "line": 0,
                   "module":  "rome",
                   "parameters": []
              },
              {
                   "file": "0",
                   "instName": "g_rom_st1:9.u1_romo",
                   "line": 0,
                   "module":  "romo",
                   "parameters": []
              },
              {
                   "file": "0",
                   "instName": "g_rom_st2:1.u2_rome",
                   "line": 0,
                   "module":  "rome",
                   "parameters": []
              },
              {
                   "file": "0",
                   "instName": "g_rom_st2:1.u2_romo",
                   "line": 0,
                   "module":  "romo",
                   "parameters": []
              },
              {
                   "file": "0",
                   "instName": "g_rom_st2:10.u2_rome",
                   "line": 0,
                   "module":  "rome",
                   "parameters": []
              },
              {
                   "file": "0",
                   "instName": "g_rom_st2:10.u2_romo",
                   "line": 0,
                   "module":  "romo",
                   "parameters": []
              },
              {
                   "file": "0",
                   "instName": "g_rom_st2:11.u2_rome",
                   "line": 0,
                   "module":  "rome",
                   "parameters": []
              },
              {
                   "file": "0",
                   "instName": "g_rom_st2:11.u2_romo",
                   "line": 0,
                   "module":  "romo",
                   "parameters": []
              },
              {
                   "file": "0",
                   "instName": "g_rom_st2:2.u2_rome",
                   "line": 0,
                   "module":  "rome",
                   "parameters": []
              },
              {
                   "file": "0",
                   "instName": "g_rom_st2:2.u2_romo",
                   "line": 0,
                   "module":  "romo",
                   "parameters": []
              },
              {
                   "file": "0",
                   "instName": "g_rom_st2:3.u2_rome",
                   "line": 0,
                   "module":  "rome",
                   "parameters": []
              },
              {
                   "file": "0",
                   "instName": "g_rom_st2:3.u2_romo",
                   "line": 0,
                   "module":  "romo",
                   "parameters": []
              },
              {
                   "file": "0",
                   "instName": "g_rom_st2:4.u2_rome",
                   "line": 0,
                   "module":  "rome",
                   "parameters": []
              },
              {
                   "file": "0",
                   "instName": "g_rom_st2:4.u2_romo",
                   "line": 0,
                   "module":  "romo",
                   "parameters": []
              },
              {
                   "file": "0",
                   "instName": "g_rom_st2:5.u2_rome",
                   "line": 0,
                   "module":  "rome",
                   "parameters": []
              },
              {
                   "file": "0",
                   "instName": "g_rom_st2:5.u2_romo",
                   "line": 0,
                   "module":  "romo",
                   "parameters": []
              },
              {
                   "file": "0",
                   "instName": "g_rom_st2:6.u2_rome",
                   "line": 0,
                   "module":  "rome",
                   "parameters": []
              },
              {
                   "file": "0",
                   "instName": "g_rom_st2:6.u2_romo",
                   "line": 0,
                   "module":  "romo",
                   "parameters": []
              },
              {
                   "file": "0",
                   "instName": "g_rom_st2:7.u2_rome",
                   "line": 0,
                   "module":  "rome",
                   "parameters": []
              },
              {
                   "file": "0",
                   "instName": "g_rom_st2:7.u2_romo",
                   "line": 0,
                   "module":  "romo",
                   "parameters": []
              },
              {
                   "file": "0",
                   "instName": "g_rom_st2:8.u2_rome",
                   "line": 0,
                   "module":  "rome",
                   "parameters": []
              },
              {
                   "file": "0",
                   "instName": "g_rom_st2:8.u2_romo",
                   "line": 0,
                   "module":  "romo",
                   "parameters": []
              },
              {
                   "file": "0",
                   "instName": "g_rom_st2:9.u2_rome",
                   "line": 0,
                   "module":  "rome",
                   "parameters": []
              },
              {
                   "file": "0",
                   "instName": "g_rom_st2:9.u2_romo",
                   "line": 0,
                   "module":  "romo",
                   "parameters": []
              },
              {
                   "file": "0",
                   "instName": "u1_ram",
                   "line": 0,
                   "module":  "ram",
                   "parameters": []
              },
              {
                   "file": "0",
                   "instName": "u2_ram",
                   "line": 0,
                   "module":  "ram",
                   "parameters": []
              },
              {
                   "file": "0",
                   "instName": "u_dbufctl",
                   "line": 0,
                   "module":  "dbufctl",
                   "parameters": []
              },
              {
                   "file": "0",
                   "instName": "u_dct1d",
                   "line": 0,
                   "module":  "dct1d",
                   "parameters": []
              },
              {
                   "file": "0",
                   "instName": "u_dct2d",
                   "line": 0,
                   "module":  "dct2d",
                   "parameters": []
              }
          ],
          "ports": [
              {
                  "direction": "Input",
                  "name": "clk",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "rst",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "dcti",
                  "range": {
                      "lsb": 0,
                      "msb": 7
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "idv",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "odv",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "dcto",
                  "range": {
                      "lsb": 0,
                      "msb": 11
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "odv1",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "dcto1",
                  "range": {
                      "lsb": 0,
                      "msb": 11
                  },
                  "type": "LOGIC"
              }
          ],
          "topModule": "MDCT"
      }
  ],
  "modules": {
      "dbufctl": {
          "file": "0",
          "internalSignals": [
              {
                  "name": "memswitchrd_reg",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "memswitchwr_reg",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              }
          ],
          "language": "SystemVerilog",
          "line": 0,
          "module": "dbufctl",
          "ports": [
              {
                  "direction": "Input",
                  "name": "clk",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "rst",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "wmemsel",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "rmemsel",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "datareadyack",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "memswitchwr",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "memswitchrd",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "dataready",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              }
          ]
      },
      "dct1d": {
          "file": "0",
          "internalSignals": [
              {
                  "name": "col_2_reg",
                  "range": {
                      "lsb": 0,
                      "msb": 2
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "col_reg",
                  "range": {
                      "lsb": 0,
                      "msb": 2
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "databuf_reg",
                  "range": {
                      "lsb": 0,
                      "msb": 71
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "dcto_1",
                  "range": {
                      "lsb": 0,
                      "msb": 21
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "dcto_2",
                  "range": {
                      "lsb": 0,
                      "msb": 21
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "dcto_3",
                  "range": {
                      "lsb": 0,
                      "msb": 21
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "dcto_4",
                  "range": {
                      "lsb": 0,
                      "msb": 21
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "even_not_odd",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "even_not_odd_d1",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "even_not_odd_d2",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "even_not_odd_d3",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "inpcnt_reg",
                  "range": {
                      "lsb": 0,
                      "msb": 2
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "latchbuf_reg",
                  "range": {
                      "lsb": 0,
                      "msb": 71
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "ramwaddro_d1",
                  "range": {
                      "lsb": 0,
                      "msb": 5
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "ramwaddro_d2",
                  "range": {
                      "lsb": 0,
                      "msb": 5
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "ramwaddro_d3",
                  "range": {
                      "lsb": 0,
                      "msb": 5
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "ramwaddro_d4",
                  "range": {
                      "lsb": 0,
                      "msb": 5
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "ramwaddro_s",
                  "range": {
                      "lsb": 0,
                      "msb": 5
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "ramwe_d1",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "ramwe_d2",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "ramwe_d3",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "ramwe_d4",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "ramwe_s",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "romedatao_d1",
                  "range": {
                      "lsb": 0,
                      "msb": 125
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "romedatao_d2",
                  "range": {
                      "lsb": 0,
                      "msb": 125
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "romedatao_d3",
                  "range": {
                      "lsb": 0,
                      "msb": 125
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "romodatao_d1",
                  "range": {
                      "lsb": 0,
                      "msb": 125
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "romodatao_d2",
                  "range": {
                      "lsb": 0,
                      "msb": 125
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "romodatao_d3",
                  "range": {
                      "lsb": 0,
                      "msb": 125
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "row_reg",
                  "range": {
                      "lsb": 0,
                      "msb": 2
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "stage2_cnt_reg",
                  "range": {
                      "lsb": 0,
                      "msb": 5
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "stage2_reg",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "wmemsel_d1",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "wmemsel_d2",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "wmemsel_d3",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "wmemsel_d4",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "wmemsel_reg",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              }
          ],
          "language": "SystemVerilog",
          "line": 0,
          "module": "dct1d",
          "ports": [
              {
                  "direction": "Input",
                  "name": "clk",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "rst",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "dcti",
                  "range": {
                      "lsb": 0,
                      "msb": 7
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "idv",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "romedatao",
                  "range": {
                      "lsb": 0,
                      "msb": 125
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "romodatao",
                  "range": {
                      "lsb": 0,
                      "msb": 125
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "odv",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "dcto",
                  "range": {
                      "lsb": 0,
                      "msb": 11
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "romeaddro",
                  "range": {
                      "lsb": 0,
                      "msb": 53
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "romoaddro",
                  "range": {
                      "lsb": 0,
                      "msb": 53
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "ramwaddro",
                  "range": {
                      "lsb": 0,
                      "msb": 5
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "ramdatai",
                  "range": {
                      "lsb": 0,
                      "msb": 9
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "ramwe",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "wmemsel",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              }
          ]
      },
      "dct2d": {
          "file": "0",
          "internalSignals": [
              {
                  "name": "col_reg",
                  "range": {
                      "lsb": 0,
                      "msb": 2
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "colr_reg",
                  "range": {
                      "lsb": 0,
                      "msb": 2
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "colram_reg",
                  "range": {
                      "lsb": 0,
                      "msb": 2
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "databuf_reg",
                  "range": {
                      "lsb": 0,
                      "msb": 87
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "dataready_2_reg",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "dcto_1",
                  "range": {
                      "lsb": 0,
                      "msb": 23
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "dcto_2",
                  "range": {
                      "lsb": 0,
                      "msb": 23
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "dcto_3",
                  "range": {
                      "lsb": 0,
                      "msb": 23
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "dcto_4",
                  "range": {
                      "lsb": 0,
                      "msb": 23
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "dcto_5",
                  "range": {
                      "lsb": 0,
                      "msb": 23
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "even_not_odd",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "even_not_odd_d1",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "even_not_odd_d2",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "even_not_odd_d3",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "even_not_odd_d4",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "latchbuf_reg",
                  "range": {
                      "lsb": 0,
                      "msb": 87
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "odv_d0",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "odv_d1",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "odv_d2",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "odv_d3",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "odv_d4",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "odv_d5",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "rmemsel_reg",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "romedatao_d1",
                  "range": {
                      "lsb": 0,
                      "msb": 153
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "romedatao_d2",
                  "range": {
                      "lsb": 0,
                      "msb": 153
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "romedatao_d3",
                  "range": {
                      "lsb": 0,
                      "msb": 153
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "romedatao_d4",
                  "range": {
                      "lsb": 0,
                      "msb": 153
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "romodatao_d1",
                  "range": {
                      "lsb": 0,
                      "msb": 153
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "romodatao_d2",
                  "range": {
                      "lsb": 0,
                      "msb": 153
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "romodatao_d3",
                  "range": {
                      "lsb": 0,
                      "msb": 153
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "romodatao_d4",
                  "range": {
                      "lsb": 0,
                      "msb": 153
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "rowr_reg",
                  "range": {
                      "lsb": 0,
                      "msb": 2
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "rowram_reg",
                  "range": {
                      "lsb": 0,
                      "msb": 2
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "stage1_reg",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "stage2_cnt_reg",
                  "range": {
                      "lsb": 0,
                      "msb": 5
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "stage2_reg",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              }
          ],
          "language": "SystemVerilog",
          "line": 0,
          "module": "dct2d",
          "ports": [
              {
                  "direction": "Input",
                  "name": "clk",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "rst",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "romedatao",
                  "range": {
                      "lsb": 0,
                      "msb": 153
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "romodatao",
                  "range": {
                      "lsb": 0,
                      "msb": 153
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "ramdatao",
                  "range": {
                      "lsb": 0,
                      "msb": 9
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "dataready",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "odv",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "dcto",
                  "range": {
                      "lsb": 0,
                      "msb": 11
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "romeaddro",
                  "range": {
                      "lsb": 0,
                      "msb": 65
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "romoaddro",
                  "range": {
                      "lsb": 0,
                      "msb": 65
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "ramraddro",
                  "range": {
                      "lsb": 0,
                      "msb": 5
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "rmemsel",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "datareadyack",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              }
          ]
      },
      "ram": {
          "file": "0",
          "internalSignals": [
              {
                  "name": "read_addr",
                  "range": {
                      "lsb": 0,
                      "msb": 5
                  },
                  "type": "LOGIC"
              }
          ],
          "language": "SystemVerilog",
          "line": 0,
          "module": "ram",
          "ports": [
              {
                  "direction": "Input",
                  "name": "d",
                  "range": {
                      "lsb": 0,
                      "msb": 9
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "waddr",
                  "range": {
                      "lsb": 0,
                      "msb": 5
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "raddr",
                  "range": {
                      "lsb": 0,
                      "msb": 5
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "we",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "clk",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "q",
                  "range": {
                      "lsb": 0,
                      "msb": 9
                  },
                  "type": "LOGIC"
              }
          ]
      },
      "rome": {
          "file": "0",
          "language": "SystemVerilog",
          "line": 0,
          "module": "rome",
          "ports": [
              {
                  "direction": "Input",
                  "name": "addr",
                  "range": {
                      "lsb": 0,
                      "msb": 5
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "clk",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "datao",
                  "range": {
                      "lsb": 0,
                      "msb": 13
                  },
                  "type": "LOGIC"
              }
          ]
      },
      "romo": {
          "file": "0",
          "language": "SystemVerilog",
          "line": 0,
          "module": "romo",
          "ports": [
              {
                  "direction": "Input",
                  "name": "addr",
                  "range": {
                      "lsb": 0,
                      "msb": 5
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "clk",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "datao",
                  "range": {
                      "lsb": 0,
                      "msb": 13
                  },
                  "type": "LOGIC"
              }
          ]
      }
  }
}
