# Format: clock  timeReq  slackR/slackF  setupR/setupF  instName/pinName   # cycle(s)
REF_CLK(R)->ALU_CLK(R)	19.381   */2.400         */0.419         ALU_INST/\ALU_OUT_reg[0] /D    1
REF_CLK(R)->ALU_CLK(R)	19.368   */5.346         */0.432         ALU_INST/\ALU_OUT_reg[1] /D    1
REF_CLK(R)->ALU_CLK(R)	19.372   */8.110         */0.428         ALU_INST/\ALU_OUT_reg[2] /D    1
REF_CLK(R)->ALU_CLK(R)	19.376   */10.638        */0.424         ALU_INST/\ALU_OUT_reg[3] /D    1
REF_CLK(R)->ALU_CLK(R)	19.399   */12.219        */0.401         ALU_INST/\ALU_OUT_reg[15] /D    1
REF_CLK(R)->ALU_CLK(R)	19.400   */12.432        */0.400         ALU_INST/\ALU_OUT_reg[14] /D    1
REF_CLK(R)->ALU_CLK(R)	19.376   */12.831        */0.424         ALU_INST/\ALU_OUT_reg[4] /D    1
REF_CLK(R)->ALU_CLK(R)	19.398   */12.838        */0.402         ALU_INST/\ALU_OUT_reg[13] /D    1
REF_CLK(R)->ALU_CLK(R)	19.397   */13.187        */0.403         ALU_INST/\ALU_OUT_reg[12] /D    1
REF_CLK(R)->ALU_CLK(R)	19.398   */13.537        */0.402         ALU_INST/\ALU_OUT_reg[11] /D    1
REF_CLK(R)->ALU_CLK(R)	19.398   */13.683        */0.402         ALU_INST/\ALU_OUT_reg[10] /D    1
REF_CLK(R)->ALU_CLK(R)	19.390   */13.935        */0.410         ALU_INST/\ALU_OUT_reg[8] /D    1
REF_CLK(R)->ALU_CLK(R)	19.396   */14.043        */0.404         ALU_INST/\ALU_OUT_reg[9] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	19.392   */14.049        */0.408         CLK_DIV_RX_INST/\counter_reg[4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	19.392   */14.053        */0.408         CLK_DIV_RX_INST/\counter_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	19.393   */14.058        */0.407         CLK_DIV_RX_INST/\counter_reg[6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	19.393   */14.059        */0.407         CLK_DIV_RX_INST/\counter_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	19.393   */14.060        */0.407         CLK_DIV_RX_INST/\counter_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	19.393   */14.061        */0.406         CLK_DIV_RX_INST/\counter_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	19.394   */14.062        */0.406         CLK_DIV_RX_INST/\counter_reg[7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	19.394   */14.062        */0.406         CLK_DIV_RX_INST/\counter_reg[5] /D    1
REF_CLK(R)->ALU_CLK(R)	19.376   */14.096        */0.424         ALU_INST/\ALU_OUT_reg[7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	19.390   */14.217        */0.410         CLK_DIV_RX_INST/reg_div_clk_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	19.392   */14.423        */0.408         CLK_DIV_RX_INST/flag_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	15.800   */14.473        */4.000         SO[2]    1
REF_CLK(R)->ALU_CLK(R)	19.375   */14.505        */0.425         ALU_INST/\ALU_OUT_reg[6] /D    1
REF_CLK(R)->ALU_CLK(R)	19.372   */14.565        */0.428         ALU_INST/\ALU_OUT_reg[5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	15.800   14.572/*        4.000/*         SO[0]    1
SCAN_CLK(R)->SCAN_CLK(R)	15.800   14.746/*        4.000/*         SO[1]    1
SCAN_CLK(R)->SCAN_CLK(R)	15.800   14.769/*        4.000/*         SO[3]    1
SCAN_CLK(R)->SCAN_CLK(R)	19.393   */15.072        */0.406         REG_FILE_INST/\RdData_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	19.393   */15.102        */0.407         REG_FILE_INST/\RdData_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	19.393   */15.117        */0.407         REG_FILE_INST/\RdData_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	19.391   */15.117        */0.409         REG_FILE_INST/\RdData_reg[7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	19.393   */15.121        */0.407         REG_FILE_INST/\RdData_reg[6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	19.389   */15.124        */0.411         REG_FILE_INST/\RdData_reg[4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	19.391   */15.148        */0.409         REG_FILE_INST/\RdData_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	19.393   */15.158        */0.407         REG_FILE_INST/\RdData_reg[5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	19.384   */15.171        */0.416         UART_INST/U0_UART_RX/U0_data_sampling/\Samples_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	19.278   */15.194        */0.521         FIFO_INST/fifo_mem/\fifo_mem_reg[4][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	19.294   */15.271        */0.506         REG_FILE_INST/\regArr_reg[3][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	19.295   */15.280        */0.505         REG_FILE_INST/\regArr_reg[13][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	19.390   */15.526        */0.410         CLK_DIV_TX_INST/\counter_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	19.390   */15.527        */0.410         CLK_DIV_TX_INST/\counter_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	19.390   */15.529        */0.410         CLK_DIV_TX_INST/\counter_reg[5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	19.391   */15.535        */0.409         CLK_DIV_TX_INST/\counter_reg[4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	19.392   */15.542        */0.408         CLK_DIV_TX_INST/\counter_reg[7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	19.393   */15.545        */0.407         CLK_DIV_TX_INST/\counter_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	19.393   */15.548        */0.407         CLK_DIV_TX_INST/\counter_reg[6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	19.394   */15.550        */0.406         CLK_DIV_TX_INST/\counter_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	19.387   */15.626        */0.413         UART_INST/U0_UART_RX/U0_data_sampling/\Samples_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	19.394   */15.704        */0.406         CLK_DIV_TX_INST/reg_div_clk_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	19.380   */15.728        */0.420         UART_INST/U0_UART_RX/U0_uart_fsm/\current_state_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	19.377   */15.768        */0.423         REG_FILE_INST/\regArr_reg[13][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	19.380   */15.769        */0.420         REG_FILE_INST/\regArr_reg[13][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	19.383   */15.776        */0.417         REG_FILE_INST/\regArr_reg[13][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	19.385   */15.777        */0.415         REG_FILE_INST/\regArr_reg[13][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	19.380   */15.778        */0.420         REG_FILE_INST/\regArr_reg[9][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	19.384   */15.780        */0.416         REG_FILE_INST/\regArr_reg[13][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	19.382   */15.780        */0.417         REG_FILE_INST/\regArr_reg[9][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	19.380   */15.782        */0.420         REG_FILE_INST/\regArr_reg[8][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	19.378   */15.783        */0.422         REG_FILE_INST/\regArr_reg[5][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	19.381   */15.785        */0.419         REG_FILE_INST/\regArr_reg[9][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	19.380   */15.785        */0.420         REG_FILE_INST/\regArr_reg[8][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	19.384   */15.787        */0.416         REG_FILE_INST/\regArr_reg[13][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	19.384   */15.788        */0.416         REG_FILE_INST/\regArr_reg[8][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	19.381   */15.789        */0.419         REG_FILE_INST/\regArr_reg[5][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	19.385   */15.789        */0.415         REG_FILE_INST/\regArr_reg[9][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	19.384   */15.789        */0.416         REG_FILE_INST/\regArr_reg[11][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	19.387   */15.791        */0.413         REG_FILE_INST/\regArr_reg[13][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	19.384   */15.791        */0.416         REG_FILE_INST/\regArr_reg[11][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	19.381   */15.792        */0.419         REG_FILE_INST/\regArr_reg[11][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	19.383   */15.793        */0.417         REG_FILE_INST/\regArr_reg[8][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	19.384   */15.794        */0.416         REG_FILE_INST/\regArr_reg[8][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	19.384   */15.795        */0.416         REG_FILE_INST/\regArr_reg[11][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	19.382   */15.795        */0.418         REG_FILE_INST/\regArr_reg[8][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	19.388   */15.796        */0.412         REG_FILE_INST/\regArr_reg[13][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	19.380   */15.797        */0.420         REG_FILE_INST/\regArr_reg[5][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	19.379   */15.798        */0.421         REG_FILE_INST/\regArr_reg[4][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	19.381   */15.799        */0.419         REG_FILE_INST/\regArr_reg[1][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	19.385   */15.800        */0.415         REG_FILE_INST/\regArr_reg[11][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	19.383   */15.800        */0.417         REG_FILE_INST/\regArr_reg[9][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	19.377   */15.800        */0.423         REG_FILE_INST/\regArr_reg[14][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	19.380   */15.800        */0.420         REG_FILE_INST/\regArr_reg[5][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	19.385   */15.801        */0.415         REG_FILE_INST/\regArr_reg[9][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	19.384   */15.801        */0.416         REG_FILE_INST/\regArr_reg[11][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	19.388   */15.801        */0.412         REG_FILE_INST/\regArr_reg[9][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	19.382   */15.802        */0.418         REG_FILE_INST/\regArr_reg[5][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	19.385   */15.802        */0.415         REG_FILE_INST/\regArr_reg[11][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	19.386   */15.803        */0.414         REG_FILE_INST/\regArr_reg[9][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	19.388   */15.805        */0.412         REG_FILE_INST/\regArr_reg[8][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	19.380   */15.806        */0.420         REG_FILE_INST/\regArr_reg[10][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	19.388   */15.808        */0.412         REG_FILE_INST/\regArr_reg[11][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	19.378   */15.808        */0.422         REG_FILE_INST/\regArr_reg[10][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	19.388   */15.810        */0.412         REG_FILE_INST/\regArr_reg[8][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	19.382   */15.810        */0.418         REG_FILE_INST/\regArr_reg[1][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	19.381   */15.811        */0.419         REG_FILE_INST/\regArr_reg[12][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	19.382   */15.811        */0.418         REG_FILE_INST/\regArr_reg[4][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	19.382   */15.811        */0.418         REG_FILE_INST/\regArr_reg[12][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	19.384   */15.814        */0.416         REG_FILE_INST/\regArr_reg[14][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	19.382   */15.814        */0.418         REG_FILE_INST/\regArr_reg[1][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	19.382   */15.814        */0.418         REG_FILE_INST/\regArr_reg[4][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	19.385   */15.815        */0.415         REG_FILE_INST/\regArr_reg[4][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	19.387   */15.815        */0.413         REG_FILE_INST/\regArr_reg[5][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	19.383   */15.816        */0.417         REG_FILE_INST/\regArr_reg[12][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	19.385   */15.816        */0.415         REG_FILE_INST/\regArr_reg[1][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	19.381   */15.817        */0.419         REG_FILE_INST/\regArr_reg[14][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	19.386   */15.818        */0.414         REG_FILE_INST/\regArr_reg[12][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	19.385   */15.819        */0.415         REG_FILE_INST/\regArr_reg[1][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	19.382   */15.819        */0.418         REG_FILE_INST/\regArr_reg[1][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	19.383   */15.819        */0.417         REG_FILE_INST/\regArr_reg[15][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	19.385   */15.820        */0.415         REG_FILE_INST/\regArr_reg[4][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	19.383   */15.820        */0.417         REG_FILE_INST/\regArr_reg[15][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	19.386   */15.820        */0.414         REG_FILE_INST/\regArr_reg[5][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	19.385   */15.821        */0.415         REG_FILE_INST/\regArr_reg[12][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	19.385   */15.822        */0.415         REG_FILE_INST/\regArr_reg[4][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	19.386   */15.823        */0.414         REG_FILE_INST/\regArr_reg[10][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	19.382   */15.823        */0.418         REG_FILE_INST/\regArr_reg[10][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	19.388   */15.824        */0.412         REG_FILE_INST/\regArr_reg[4][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	19.384   */15.824        */0.416         REG_FILE_INST/\regArr_reg[14][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	19.386   */15.824        */0.414         REG_FILE_INST/\regArr_reg[12][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	19.386   */15.825        */0.413         REG_FILE_INST/\regArr_reg[14][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	19.388   */15.826        */0.412         REG_FILE_INST/\regArr_reg[1][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	19.386   */15.826        */0.414         REG_FILE_INST/\regArr_reg[1][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	19.388   */15.826        */0.412         REG_FILE_INST/\regArr_reg[5][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	19.387   */15.827        */0.413         REG_FILE_INST/\regArr_reg[12][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	19.388   */15.827        */0.412         REG_FILE_INST/\regArr_reg[12][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	19.385   */15.829        */0.415         REG_FILE_INST/\regArr_reg[14][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	19.388   */15.829        */0.412         REG_FILE_INST/\regArr_reg[4][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	19.382   */15.830        */0.418         REG_FILE_INST/\regArr_reg[15][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	19.385   */15.830        */0.415         REG_FILE_INST/\regArr_reg[14][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	19.384   */15.831        */0.416         REG_FILE_INST/\regArr_reg[15][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	19.385   */15.831        */0.415         REG_FILE_INST/\regArr_reg[10][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	19.387   */15.831        */0.413         REG_FILE_INST/\regArr_reg[10][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	19.385   */15.832        */0.415         REG_FILE_INST/\regArr_reg[10][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	19.376   */15.833        */0.424         REG_FILE_INST/\regArr_reg[0][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	19.387   */15.834        */0.413         REG_FILE_INST/\regArr_reg[10][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	19.385   */15.834        */0.415         REG_FILE_INST/\regArr_reg[15][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	19.387   */15.834        */0.413         REG_FILE_INST/\regArr_reg[14][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	19.383   */15.836        */0.417         REG_FILE_INST/\regArr_reg[15][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	19.385   */15.838        */0.415         REG_FILE_INST/\regArr_reg[15][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	19.388   */15.841        */0.412         REG_FILE_INST/\regArr_reg[15][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	19.377   */15.842        */0.423         REG_FILE_INST/\regArr_reg[0][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	19.378   */15.848        */0.422         REG_FILE_INST/\regArr_reg[0][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	19.472   15.853/*        0.328/*         UART_INST/U0_UART_RX/U0_edge_bit_counter/\bit_count_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	19.381   */15.853        */0.419         REG_FILE_INST/\regArr_reg[0][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	19.383   */15.859        */0.417         REG_FILE_INST/\regArr_reg[0][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	19.382   */15.861        */0.417         REG_FILE_INST/\regArr_reg[0][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	19.385   */15.861        */0.415         REG_FILE_INST/\regArr_reg[0][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	19.384   */15.863        */0.416         REG_FILE_INST/\regArr_reg[0][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	19.392   */15.886        */0.408         CLK_DIV_TX_INST/flag_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	19.384   */15.930        */0.416         UART_INST/U0_UART_RX/U0_data_sampling/\Samples_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	19.497   15.940/*        0.303/*         UART_INST/U0_UART_RX/U0_edge_bit_counter/\bit_count_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	19.376   */15.976        */0.424         REG_FILE_INST/\regArr_reg[7][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	19.377   */15.977        */0.423         REG_FILE_INST/\regArr_reg[7][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	19.382   */15.988        */0.418         REG_FILE_INST/\regArr_reg[7][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	19.384   */15.989        */0.416         REG_FILE_INST/\regArr_reg[7][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	19.383   */15.995        */0.417         REG_FILE_INST/\regArr_reg[7][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	19.383   */15.997        */0.417         REG_FILE_INST/\regArr_reg[7][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	19.353   */16.000        */0.447         REG_FILE_INST/\regArr_reg[3][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	19.387   */16.005        */0.413         REG_FILE_INST/\regArr_reg[7][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	19.385   */16.007        */0.415         REG_FILE_INST/\regArr_reg[7][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	19.378   */16.007        */0.422         REG_FILE_INST/\regArr_reg[3][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	19.385   */16.018        */0.415         UART_INST/U0_UART_RX/U0_edge_bit_counter/\bit_count_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	19.382   */16.035        */0.418         REG_FILE_INST/\regArr_reg[3][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	19.383   */16.038        */0.417         REG_FILE_INST/\regArr_reg[3][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	19.382   */16.042        */0.418         REG_FILE_INST/\regArr_reg[3][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	19.385   */16.049        */0.415         REG_FILE_INST/\regArr_reg[3][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	19.387   */16.053        */0.413         REG_FILE_INST/\regArr_reg[3][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	19.388   */16.053        */0.412         REG_FILE_INST/\regArr_reg[3][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	19.494   16.072/*        0.306/*         UART_INST/U0_UART_RX/U0_uart_fsm/\current_state_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	19.397   */16.109        */0.403         UART_INST/U0_UART_RX/U0_edge_bit_counter/\edge_count_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	19.397   */16.110        */0.403         UART_INST/U0_UART_RX/U0_edge_bit_counter/\edge_count_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	19.397   */16.111        */0.403         UART_INST/U0_UART_RX/U0_edge_bit_counter/\edge_count_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	19.398   */16.118        */0.402         UART_INST/U0_UART_RX/U0_edge_bit_counter/\edge_count_reg[5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	19.397   */16.120        */0.403         UART_INST/U0_UART_RX/U0_edge_bit_counter/\edge_count_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	19.356   */16.122        */0.444         REG_FILE_INST/\regArr_reg[2][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	19.399   */16.122        */0.401         UART_INST/U0_UART_RX/U0_edge_bit_counter/\edge_count_reg[4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	19.356   */16.128        */0.444         REG_FILE_INST/\regArr_reg[2][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	19.379   */16.152        */0.421         REG_FILE_INST/\regArr_reg[2][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	19.385   */16.164        */0.415         REG_FILE_INST/\regArr_reg[2][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	19.383   */16.165        */0.417         REG_FILE_INST/\regArr_reg[2][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	19.383   */16.170        */0.417         REG_FILE_INST/\regArr_reg[2][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	19.386   */16.174        */0.414         REG_FILE_INST/\regArr_reg[2][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	19.389   */16.177        */0.411         REG_FILE_INST/\regArr_reg[2][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	19.376   */16.180        */0.424         REG_FILE_INST/\regArr_reg[6][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	19.378   */16.182        */0.422         REG_FILE_INST/\regArr_reg[6][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	19.364   */16.188        */0.436         UART_INST/U0_UART_RX/U0_edge_bit_counter/\bit_count_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	19.383   */16.198        */0.417         REG_FILE_INST/\regArr_reg[6][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	19.381   */16.200        */0.419         REG_FILE_INST/\regArr_reg[6][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	19.391   */16.201        */0.409         UART_INST/U0_UART_RX/U0_deserializer/\P_DATA_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	19.391   */16.203        */0.409         UART_INST/U0_UART_RX/U0_deserializer/\P_DATA_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	19.391   */16.205        */0.409         UART_INST/U0_UART_RX/U0_deserializer/\P_DATA_reg[6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	19.382   */16.205        */0.418         REG_FILE_INST/\regArr_reg[6][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	19.385   */16.207        */0.415         REG_FILE_INST/\regArr_reg[6][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	19.391   */16.207        */0.409         UART_INST/U0_UART_RX/U0_deserializer/\P_DATA_reg[7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	19.514   16.210/*        0.286/*         UART_INST/U0_UART_RX/U0_uart_fsm/\current_state_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	19.385   */16.211        */0.415         REG_FILE_INST/\regArr_reg[6][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	19.393   */16.212        */0.407         UART_INST/U0_UART_RX/U0_deserializer/\P_DATA_reg[5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	19.387   */16.212        */0.413         REG_FILE_INST/\regArr_reg[6][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	19.393   */16.213        */0.407         UART_INST/U0_UART_RX/U0_deserializer/\P_DATA_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	19.393   */16.213        */0.407         UART_INST/U0_UART_RX/U0_deserializer/\P_DATA_reg[4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	19.389   */16.272        */0.411         UART_INST/U0_UART_RX/U0_deserializer/\P_DATA_reg[0] /D    1
REF_CLK(R)->REF_CLK(R)	19.420   16.358/*        0.380/*         SYS_CTRL_INST/\state_reg[2] /RN    1
REF_CLK(R)->REF_CLK(R)	19.420   16.358/*        0.380/*         FIFO_INST/fifo_mem/\fifo_mem_reg[6][7] /RN    1
REF_CLK(R)->REF_CLK(R)	19.420   16.358/*        0.380/*         SYS_CTRL_INST/\state_reg[3] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	19.380   */16.358        */0.420         FIFO_INST/fifo_mem/\fifo_mem_reg[0][1] /D    1
REF_CLK(R)->REF_CLK(R)	19.420   16.358/*        0.380/*         DATA_SYNC_INST/\sync_bus_reg[1] /RN    1
REF_CLK(R)->REF_CLK(R)	19.420   16.358/*        0.380/*         DATA_SYNC_INST/sync_enable_F3_reg/RN    1
REF_CLK(R)->REF_CLK(R)	19.420   16.358/*        0.380/*         DATA_SYNC_INST/\sync_bus_reg[0] /RN    1
REF_CLK(R)->REF_CLK(R)	19.420   16.359/*        0.380/*         FIFO_INST/fifo_mem/\fifo_mem_reg[5][7] /RN    1
REF_CLK(R)->REF_CLK(R)	19.420   16.359/*        0.380/*         DATA_SYNC_INST/\sync_enable_FF_reg[0] /RN    1
REF_CLK(R)->REF_CLK(R)	19.420   16.359/*        0.380/*         DATA_SYNC_INST/\sync_enable_FF_reg[1] /RN    1
REF_CLK(R)->REF_CLK(R)	19.420   16.360/*        0.380/*         FIFO_INST/fifo_mem/\fifo_mem_reg[5][6] /RN    1
REF_CLK(R)->REF_CLK(R)	19.420   16.360/*        0.380/*         FIFO_INST/fifo_mem/\fifo_mem_reg[6][0] /RN    1
REF_CLK(R)->REF_CLK(R)	19.410   16.360/*        0.390/*         FIFO_INST/fifo_wr/\wptr_reg[0] /RN    1
REF_CLK(R)->REF_CLK(R)	19.420   16.360/*        0.380/*         FIFO_INST/fifo_mem/\fifo_mem_reg[4][7] /RN    1
REF_CLK(R)->REF_CLK(R)	19.420   16.360/*        0.380/*         FIFO_INST/fifo_mem/\fifo_mem_reg[6][6] /RN    1
REF_CLK(R)->REF_CLK(R)	19.420   16.361/*        0.380/*         FIFO_INST/fifo_mem/\fifo_mem_reg[7][5] /RN    1
REF_CLK(R)->REF_CLK(R)	19.420   16.361/*        0.380/*         FIFO_INST/fifo_mem/\fifo_mem_reg[7][7] /RN    1
REF_CLK(R)->REF_CLK(R)	19.420   16.361/*        0.380/*         FIFO_INST/fifo_mem/\fifo_mem_reg[7][6] /RN    1
REF_CLK(R)->REF_CLK(R)	19.420   16.363/*        0.380/*         FIFO_INST/fifo_mem/\fifo_mem_reg[6][5] /RN    1
REF_CLK(R)->REF_CLK(R)	19.420   16.363/*        0.380/*         FIFO_INST/fifo_mem/\fifo_mem_reg[4][6] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	19.381   */16.364        */0.419         FIFO_INST/fifo_mem/\fifo_mem_reg[0][3] /D    1
REF_CLK(R)->REF_CLK(R)	19.420   16.364/*        0.380/*         FIFO_INST/fifo_mem/\fifo_mem_reg[7][2] /RN    1
REF_CLK(R)->REF_CLK(R)	19.420   16.364/*        0.380/*         FIFO_INST/fifo_mem/\fifo_mem_reg[6][2] /RN    1
REF_CLK(R)->REF_CLK(R)	19.420   16.365/*        0.380/*         FIFO_INST/sync_rptr_gray_to_wptr_gray/\sync_ff1_reg[0] /RN    1
REF_CLK(R)->REF_CLK(R)	19.420   16.365/*        0.380/*         FIFO_INST/sync_rptr_gray_to_wptr_gray/\sync_ff1_reg[1] /RN    1
REF_CLK(R)->REF_CLK(R)	19.420   16.366/*        0.380/*         FIFO_INST/fifo_mem/\fifo_mem_reg[5][5] /RN    1
REF_CLK(R)->REF_CLK(R)	19.420   16.366/*        0.380/*         FIFO_INST/sync_rptr_gray_to_wptr_gray/\sync_ff1_reg[2] /RN    1
REF_CLK(R)->REF_CLK(R)	19.420   16.366/*        0.380/*         FIFO_INST/fifo_mem/\fifo_mem_reg[7][3] /RN    1
REF_CLK(R)->REF_CLK(R)	19.420   16.366/*        0.379/*         FIFO_INST/fifo_mem/\fifo_mem_reg[7][4] /RN    1
REF_CLK(R)->REF_CLK(R)	19.420   16.366/*        0.379/*         FIFO_INST/fifo_mem/\fifo_mem_reg[6][4] /RN    1
REF_CLK(R)->REF_CLK(R)	19.420   16.366/*        0.379/*         FIFO_INST/fifo_mem/\fifo_mem_reg[5][4] /RN    1
REF_CLK(R)->REF_CLK(R)	19.420   16.368/*        0.379/*         FIFO_INST/fifo_mem/\fifo_mem_reg[6][3] /RN    1
REF_CLK(R)->REF_CLK(R)	19.420   16.369/*        0.379/*         FIFO_INST/fifo_wr/\wptr_reg[2] /RN    1
REF_CLK(R)->REF_CLK(R)	19.420   16.369/*        0.379/*         FIFO_INST/fifo_wr/\wptr_reg[3] /RN    1
REF_CLK(R)->REF_CLK(R)	19.420   16.370/*        0.379/*         FIFO_INST/sync_rptr_gray_to_wptr_gray/\sync_ff2_reg[1] /RN    1
REF_CLK(R)->REF_CLK(R)	19.420   16.370/*        0.379/*         FIFO_INST/sync_rptr_gray_to_wptr_gray/\sync_ff2_reg[3] /RN    1
REF_CLK(R)->REF_CLK(R)	19.421   16.370/*        0.379/*         FIFO_INST/sync_rptr_gray_to_wptr_gray/\sync_ff2_reg[2] /RN    1
REF_CLK(R)->REF_CLK(R)	19.421   16.370/*        0.379/*         FIFO_INST/sync_rptr_gray_to_wptr_gray/\sync_ff2_reg[0] /RN    1
REF_CLK(R)->REF_CLK(R)	19.421   16.370/*        0.379/*         FIFO_INST/sync_rptr_gray_to_wptr_gray/\sync_ff1_reg[3] /RN    1
REF_CLK(R)->REF_CLK(R)	19.421   16.371/*        0.379/*         FIFO_INST/fifo_mem/\fifo_mem_reg[4][4] /RN    1
REF_CLK(R)->REF_CLK(R)	19.421   16.373/*        0.379/*         FIFO_INST/fifo_mem/\fifo_mem_reg[4][3] /RN    1
REF_CLK(R)->REF_CLK(R)	19.421   16.374/*        0.379/*         FIFO_INST/fifo_mem/\fifo_mem_reg[5][3] /RN    1
REF_CLK(R)->REF_CLK(R)	19.421   16.374/*        0.379/*         FIFO_INST/fifo_mem/\fifo_mem_reg[4][2] /RN    1
REF_CLK(R)->REF_CLK(R)	19.421   16.376/*        0.379/*         FIFO_INST/fifo_mem/\fifo_mem_reg[3][6] /RN    1
REF_CLK(R)->REF_CLK(R)	19.421   16.379/*        0.379/*         FIFO_INST/fifo_mem/\fifo_mem_reg[0][5] /RN    1
REF_CLK(R)->REF_CLK(R)	19.421   16.381/*        0.379/*         FIFO_INST/fifo_mem/\fifo_mem_reg[3][5] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	19.385   */16.381        */0.415         FIFO_INST/fifo_mem/\fifo_mem_reg[0][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	19.384   */16.382        */0.416         FIFO_INST/fifo_mem/\fifo_mem_reg[0][6] /D    1
REF_CLK(R)->REF_CLK(R)	19.421   16.382/*        0.379/*         FIFO_INST/fifo_mem/\fifo_mem_reg[1][5] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	19.385   */16.382        */0.415         FIFO_INST/fifo_mem/\fifo_mem_reg[0][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	19.385   */16.383        */0.415         FIFO_INST/fifo_mem/\fifo_mem_reg[0][7] /D    1
REF_CLK(R)->REF_CLK(R)	19.421   16.384/*        0.379/*         FIFO_INST/fifo_mem/\fifo_mem_reg[2][5] /RN    1
REF_CLK(R)->REF_CLK(R)	19.421   16.388/*        0.379/*         FIFO_INST/fifo_mem/\fifo_mem_reg[3][4] /RN    1
REF_CLK(R)->REF_CLK(R)	19.421   16.388/*        0.379/*         FIFO_INST/fifo_mem/\fifo_mem_reg[0][4] /RN    1
REF_CLK(R)->REF_CLK(R)	19.421   16.388/*        0.379/*         FIFO_INST/fifo_wr/\wptr_reg[1] /RN    1
REF_CLK(R)->REF_CLK(R)	19.421   16.389/*        0.379/*         FIFO_INST/fifo_mem/\fifo_mem_reg[1][4] /RN    1
REF_CLK(R)->REF_CLK(R)	19.421   16.389/*        0.379/*         FIFO_INST/fifo_mem/\fifo_mem_reg[2][4] /RN    1
REF_CLK(R)->REF_CLK(R)	19.421   16.389/*        0.379/*         FIFO_INST/fifo_mem/\fifo_mem_reg[1][3] /RN    1
REF_CLK(R)->REF_CLK(R)	19.421   16.389/*        0.379/*         FIFO_INST/fifo_mem/\fifo_mem_reg[2][3] /RN    1
REF_CLK(R)->REF_CLK(R)	19.421   16.390/*        0.379/*         FIFO_INST/fifo_mem/\fifo_mem_reg[3][3] /RN    1
REF_CLK(R)->REF_CLK(R)	19.421   16.390/*        0.379/*         FIFO_INST/fifo_mem/\fifo_mem_reg[2][2] /RN    1
REF_CLK(R)->REF_CLK(R)	19.421   16.390/*        0.379/*         FIFO_INST/fifo_mem/\fifo_mem_reg[0][3] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	19.380   */16.390        */0.420         FIFO_INST/fifo_mem/\fifo_mem_reg[2][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	19.386   */16.391        */0.414         FIFO_INST/fifo_mem/\fifo_mem_reg[0][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	19.387   */16.392        */0.413         FIFO_INST/fifo_mem/\fifo_mem_reg[0][5] /D    1
REF_CLK(R)->REF_CLK(R)	19.421   16.396/*        0.379/*         FIFO_INST/fifo_mem/\fifo_mem_reg[1][2] /RN    1
REF_CLK(R)->REF_CLK(R)	19.421   16.396/*        0.379/*         FIFO_INST/fifo_mem/\fifo_mem_reg[3][7] /RN    1
REF_CLK(R)->REF_CLK(R)	19.421   16.397/*        0.379/*         FIFO_INST/fifo_mem/\fifo_mem_reg[5][2] /RN    1
REF_CLK(R)->REF_CLK(R)	19.421   16.397/*        0.379/*         FIFO_INST/fifo_mem/\fifo_mem_reg[0][6] /RN    1
REF_CLK(R)->REF_CLK(R)	19.421   16.397/*        0.379/*         FIFO_INST/fifo_mem/\fifo_mem_reg[3][0] /RN    1
REF_CLK(R)->REF_CLK(R)	19.421   16.397/*        0.379/*         FIFO_INST/fifo_mem/\fifo_mem_reg[1][7] /RN    1
REF_CLK(R)->REF_CLK(R)	19.421   16.397/*        0.379/*         FIFO_INST/fifo_mem/\fifo_mem_reg[0][2] /RN    1
REF_CLK(R)->REF_CLK(R)	19.421   16.397/*        0.379/*         FIFO_INST/fifo_mem/\fifo_mem_reg[1][6] /RN    1
REF_CLK(R)->REF_CLK(R)	19.421   16.397/*        0.379/*         FIFO_INST/fifo_mem/\fifo_mem_reg[2][6] /RN    1
REF_CLK(R)->REF_CLK(R)	19.421   16.397/*        0.379/*         FIFO_INST/fifo_mem/\fifo_mem_reg[3][2] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	19.382   */16.398        */0.418         FIFO_INST/fifo_mem/\fifo_mem_reg[2][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	19.382   */16.399        */0.418         FIFO_INST/fifo_mem/\fifo_mem_reg[2][1] /D    1
REF_CLK(R)->REF_CLK(R)	19.421   16.401/*        0.379/*         FIFO_INST/fifo_mem/\fifo_mem_reg[3][1] /RN    1
REF_CLK(R)->REF_CLK(R)	19.421   16.403/*        0.379/*         FIFO_INST/fifo_mem/\fifo_mem_reg[2][1] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	19.383   */16.404        */0.417         FIFO_INST/fifo_mem/\fifo_mem_reg[2][6] /D    1
REF_CLK(R)->REF_CLK(R)	19.421   16.407/*        0.379/*         FIFO_INST/fifo_mem/\fifo_mem_reg[1][1] /RN    1
REF_CLK(R)->REF_CLK(R)	19.421   16.413/*        0.379/*         FIFO_INST/fifo_mem/\fifo_mem_reg[0][1] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	19.386   */16.415        */0.414         FIFO_INST/fifo_mem/\fifo_mem_reg[2][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	19.387   */16.422        */0.413         FIFO_INST/fifo_mem/\fifo_mem_reg[2][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	19.388   */16.424        */0.412         FIFO_INST/fifo_mem/\fifo_mem_reg[2][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	19.388   */16.426        */0.412         FIFO_INST/fifo_mem/\fifo_mem_reg[2][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	19.385   */16.428        */0.415         FIFO_INST/fifo_mem/\fifo_mem_reg[3][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	19.385   */16.429        */0.415         FIFO_INST/fifo_mem/\fifo_mem_reg[3][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	19.385   */16.429        */0.415         FIFO_INST/fifo_mem/\fifo_mem_reg[3][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	19.382   */16.430        */0.418         FIFO_INST/fifo_mem/\fifo_mem_reg[1][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	19.386   */16.431        */0.414         FIFO_INST/fifo_mem/\fifo_mem_reg[3][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	19.386   */16.434        */0.414         FIFO_INST/fifo_mem/\fifo_mem_reg[3][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	19.386   */16.435        */0.414         FIFO_INST/fifo_mem/\fifo_mem_reg[3][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	19.387   */16.441        */0.413         FIFO_INST/fifo_mem/\fifo_mem_reg[3][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	19.388   */16.441        */0.412         FIFO_INST/fifo_mem/\fifo_mem_reg[3][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	19.385   */16.444        */0.415         FIFO_INST/fifo_mem/\fifo_mem_reg[1][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	19.385   */16.445        */0.415         FIFO_INST/fifo_mem/\fifo_mem_reg[1][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	19.386   */16.445        */0.414         FIFO_INST/fifo_mem/\fifo_mem_reg[1][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	19.386   */16.446        */0.414         FIFO_INST/fifo_mem/\fifo_mem_reg[1][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	19.388   */16.457        */0.412         FIFO_INST/fifo_mem/\fifo_mem_reg[1][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	19.388   */16.457        */0.412         FIFO_INST/fifo_mem/\fifo_mem_reg[1][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	19.389   */16.460        */0.411         FIFO_INST/fifo_mem/\fifo_mem_reg[1][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	19.386   */16.506        */0.414         FIFO_INST/fifo_mem/\fifo_mem_reg[7][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	19.386   */16.507        */0.414         FIFO_INST/fifo_mem/\fifo_mem_reg[7][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	19.381   */16.517        */0.419         FIFO_INST/fifo_mem/\fifo_mem_reg[4][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	19.383   */16.519        */0.417         FIFO_INST/fifo_mem/\fifo_mem_reg[4][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	19.389   */16.521        */0.411         FIFO_INST/fifo_mem/\fifo_mem_reg[7][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	19.383   */16.521        */0.417         FIFO_INST/fifo_mem/\fifo_mem_reg[5][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	19.389   */16.521        */0.411         FIFO_INST/fifo_mem/\fifo_mem_reg[7][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	19.389   */16.523        */0.411         FIFO_INST/fifo_mem/\fifo_mem_reg[7][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	19.384   */16.524        */0.416         FIFO_INST/fifo_mem/\fifo_mem_reg[5][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	19.390   */16.525        */0.410         FIFO_INST/fifo_mem/\fifo_mem_reg[7][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	19.390   */16.527        */0.410         FIFO_INST/fifo_mem/\fifo_mem_reg[7][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	19.390   */16.528        */0.410         FIFO_INST/fifo_mem/\fifo_mem_reg[7][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	19.385   */16.528        */0.415         FIFO_INST/fifo_mem/\fifo_mem_reg[4][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	19.384   */16.530        */0.416         FIFO_INST/fifo_mem/\fifo_mem_reg[5][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	19.394   */16.530        */0.406         UART_INST/U0_UART_TX/U0_Serializer/\DATA_V_reg[7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	19.386   */16.531        */0.414         FIFO_INST/fifo_mem/\fifo_mem_reg[4][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	19.385   */16.531        */0.414         FIFO_INST/fifo_mem/\fifo_mem_reg[4][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	19.386   */16.534        */0.414         FIFO_INST/fifo_mem/\fifo_mem_reg[4][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	19.386   */16.536        */0.414         FIFO_INST/fifo_mem/\fifo_mem_reg[5][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	19.387   */16.539        */0.413         FIFO_INST/fifo_mem/\fifo_mem_reg[5][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	19.387   */16.539        */0.413         FIFO_INST/fifo_mem/\fifo_mem_reg[5][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	19.386   */16.540        */0.413         FIFO_INST/fifo_mem/\fifo_mem_reg[5][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	19.388   */16.540        */0.412         FIFO_INST/fifo_mem/\fifo_mem_reg[4][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	19.388   */16.541        */0.412         FIFO_INST/fifo_mem/\fifo_mem_reg[4][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	19.387   */16.542        */0.413         FIFO_INST/fifo_mem/\fifo_mem_reg[5][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	19.382   */16.543        */0.418         FIFO_INST/fifo_mem/\fifo_mem_reg[6][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	19.384   */16.553        */0.416         FIFO_INST/fifo_mem/\fifo_mem_reg[6][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	19.385   */16.559        */0.415         FIFO_INST/fifo_mem/\fifo_mem_reg[6][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	19.385   */16.560        */0.414         FIFO_INST/fifo_mem/\fifo_mem_reg[6][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	19.387   */16.564        */0.413         FIFO_INST/fifo_mem/\fifo_mem_reg[6][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	19.386   */16.564        */0.414         FIFO_INST/fifo_mem/\fifo_mem_reg[6][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	19.387   */16.566        */0.413         FIFO_INST/fifo_mem/\fifo_mem_reg[6][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	19.388   */16.571        */0.412         FIFO_INST/fifo_mem/\fifo_mem_reg[6][2] /D    1
REF_CLK(R)->REF_CLK(R)	19.429   16.589/*        0.371/*         DATA_SYNC_INST/enable_pulse_reg/RN    1
REF_CLK(R)->REF_CLK(R)	19.429   16.589/*        0.371/*         DATA_SYNC_INST/\sync_bus_reg[2] /RN    1
REF_CLK(R)->REF_CLK(R)	19.429   16.589/*        0.371/*         DATA_SYNC_INST/\sync_bus_reg[3] /RN    1
REF_CLK(R)->REF_CLK(R)	19.429   16.589/*        0.371/*         DATA_SYNC_INST/\sync_bus_reg[4] /RN    1
REF_CLK(R)->REF_CLK(R)	19.429   16.589/*        0.371/*         DATA_SYNC_INST/\sync_bus_reg[5] /RN    1
REF_CLK(R)->REF_CLK(R)	19.429   16.589/*        0.371/*         DATA_SYNC_INST/\sync_bus_reg[7] /RN    1
REF_CLK(R)->REF_CLK(R)	19.429   16.590/*        0.371/*         DATA_SYNC_INST/\sync_bus_reg[6] /RN    1
REF_CLK(R)->ALU_CLK(R)	19.429   16.590/*        0.371/*         ALU_INST/OUT_VALID_reg/RN    1
REF_CLK(R)->ALU_CLK(R)	19.429   16.590/*        0.371/*         ALU_INST/\ALU_OUT_reg[15] /RN    1
REF_CLK(R)->ALU_CLK(R)	19.429   16.590/*        0.371/*         ALU_INST/\ALU_OUT_reg[14] /RN    1
REF_CLK(R)->ALU_CLK(R)	19.429   16.590/*        0.371/*         ALU_INST/\ALU_OUT_reg[13] /RN    1
REF_CLK(R)->ALU_CLK(R)	19.429   16.591/*        0.371/*         ALU_INST/\ALU_OUT_reg[12] /RN    1
REF_CLK(R)->ALU_CLK(R)	19.429   16.592/*        0.371/*         ALU_INST/\ALU_OUT_reg[11] /RN    1
REF_CLK(R)->ALU_CLK(R)	19.429   16.592/*        0.371/*         ALU_INST/\ALU_OUT_reg[10] /RN    1
REF_CLK(R)->ALU_CLK(R)	19.429   16.592/*        0.371/*         ALU_INST/\ALU_OUT_reg[9] /RN    1
REF_CLK(R)->ALU_CLK(R)	19.429   16.593/*        0.371/*         ALU_INST/\ALU_OUT_reg[6] /RN    1
REF_CLK(R)->ALU_CLK(R)	19.429   16.593/*        0.371/*         ALU_INST/\ALU_OUT_reg[8] /RN    1
REF_CLK(R)->ALU_CLK(R)	19.429   16.593/*        0.371/*         ALU_INST/\ALU_OUT_reg[7] /RN    1
REF_CLK(R)->ALU_CLK(R)	19.429   16.594/*        0.371/*         ALU_INST/\ALU_OUT_reg[5] /RN    1
REF_CLK(R)->ALU_CLK(R)	19.429   16.594/*        0.371/*         ALU_INST/\ALU_OUT_reg[1] /RN    1
REF_CLK(R)->REF_CLK(R)	19.429   16.594/*        0.371/*         REG_FILE_INST/\regArr_reg[12][0] /RN    1
REF_CLK(R)->REF_CLK(R)	19.429   16.594/*        0.371/*         REG_FILE_INST/\regArr_reg[3][1] /RN    1
REF_CLK(R)->ALU_CLK(R)	19.429   16.594/*        0.371/*         ALU_INST/\ALU_OUT_reg[4] /RN    1
REF_CLK(R)->REF_CLK(R)	19.429   16.594/*        0.371/*         REG_FILE_INST/\regArr_reg[1][1] /RN    1
REF_CLK(R)->REF_CLK(R)	19.429   16.595/*        0.371/*         REG_FILE_INST/\regArr_reg[1][0] /RN    1
REF_CLK(R)->REF_CLK(R)	19.429   16.595/*        0.371/*         REG_FILE_INST/\regArr_reg[1][6] /RN    1
REF_CLK(R)->REF_CLK(R)	19.429   16.595/*        0.371/*         REG_FILE_INST/\regArr_reg[1][7] /RN    1
REF_CLK(R)->REF_CLK(R)	19.429   16.595/*        0.371/*         REG_FILE_INST/\regArr_reg[1][4] /RN    1
REF_CLK(R)->ALU_CLK(R)	19.429   16.596/*        0.371/*         ALU_INST/\ALU_OUT_reg[3] /RN    1
REF_CLK(R)->REF_CLK(R)	19.429   16.596/*        0.371/*         REG_FILE_INST/\regArr_reg[1][5] /RN    1
REF_CLK(R)->REF_CLK(R)	19.429   16.596/*        0.371/*         REG_FILE_INST/\regArr_reg[2][4] /RN    1
REF_CLK(R)->REF_CLK(R)	19.430   16.597/*        0.370/*         REG_FILE_INST/\regArr_reg[2][5] /RN    1
REF_CLK(R)->ALU_CLK(R)	19.430   16.597/*        0.370/*         ALU_INST/\ALU_OUT_reg[2] /RN    1
REF_CLK(R)->REF_CLK(R)	19.430   16.598/*        0.370/*         REG_FILE_INST/\regArr_reg[2][6] /RN    1
REF_CLK(R)->REF_CLK(R)	19.430   16.598/*        0.370/*         REG_FILE_INST/\regArr_reg[8][0] /RN    1
REF_CLK(R)->ALU_CLK(R)	19.430   16.598/*        0.370/*         ALU_INST/\ALU_OUT_reg[0] /RN    1
REF_CLK(R)->REF_CLK(R)	19.430   16.598/*        0.370/*         REG_FILE_INST/\regArr_reg[11][0] /RN    1
REF_CLK(R)->REF_CLK(R)	19.430   16.598/*        0.370/*         REG_FILE_INST/\RdData_reg[7] /RN    1
REF_CLK(R)->REF_CLK(R)	19.430   16.598/*        0.370/*         REG_FILE_INST/\RdData_reg[5] /RN    1
REF_CLK(R)->REF_CLK(R)	19.430   16.598/*        0.370/*         REG_FILE_INST/\RdData_reg[6] /RN    1
REF_CLK(R)->REF_CLK(R)	19.430   16.598/*        0.370/*         REG_FILE_INST/\RdData_reg[1] /RN    1
REF_CLK(R)->REF_CLK(R)	19.430   16.599/*        0.370/*         REG_FILE_INST/\RdData_reg[3] /RN    1
REF_CLK(R)->REF_CLK(R)	19.430   16.599/*        0.370/*         REG_FILE_INST/\RdData_reg[4] /RN    1
REF_CLK(R)->REF_CLK(R)	19.430   16.599/*        0.370/*         REG_FILE_INST/\regArr_reg[2][1] /RN    1
REF_CLK(R)->REF_CLK(R)	19.430   16.600/*        0.370/*         REG_FILE_INST/\regArr_reg[2][3] /RN    1
REF_CLK(R)->REF_CLK(R)	19.430   16.601/*        0.370/*         REG_FILE_INST/\RdData_reg[2] /RN    1
REF_CLK(R)->REF_CLK(R)	19.430   16.613/*        0.370/*         REG_FILE_INST/\regArr_reg[2][2] /RN    1
REF_CLK(R)->REF_CLK(R)	19.430   16.614/*        0.370/*         REG_FILE_INST/\regArr_reg[0][0] /RN    1
REF_CLK(R)->REF_CLK(R)	19.430   16.618/*        0.370/*         REG_FILE_INST/\regArr_reg[4][0] /RN    1
REF_CLK(R)->REF_CLK(R)	19.431   16.622/*        0.369/*         REG_FILE_INST/\regArr_reg[4][1] /RN    1
REF_CLK(R)->REF_CLK(R)	19.431   16.626/*        0.369/*         REG_FILE_INST/\regArr_reg[5][0] /RN    1
REF_CLK(R)->REF_CLK(R)	19.431   16.632/*        0.369/*         REG_FILE_INST/\regArr_reg[7][1] /RN    1
REF_CLK(R)->REF_CLK(R)	19.431   16.635/*        0.369/*         REG_FILE_INST/\regArr_reg[6][0] /RN    1
REF_CLK(R)->REF_CLK(R)	19.431   16.635/*        0.369/*         REG_FILE_INST/\regArr_reg[6][1] /RN    1
REF_CLK(R)->REF_CLK(R)	19.431   16.637/*        0.369/*         REG_FILE_INST/\regArr_reg[7][0] /RN    1
REF_CLK(R)->REF_CLK(R)	19.431   16.638/*        0.369/*         REG_FILE_INST/\regArr_reg[6][7] /RN    1
REF_CLK(R)->REF_CLK(R)	19.431   16.640/*        0.369/*         REG_FILE_INST/\regArr_reg[4][7] /RN    1
REF_CLK(R)->REF_CLK(R)	19.431   16.643/*        0.369/*         REG_FILE_INST/\regArr_reg[6][5] /RN    1
REF_CLK(R)->REF_CLK(R)	19.431   16.643/*        0.369/*         REG_FILE_INST/\regArr_reg[6][6] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	19.399   */16.667        */0.400         UART_INST/U0_UART_TX/U0_Serializer/\DATA_V_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	19.400   */16.670        */0.400         UART_INST/U0_UART_TX/U0_Serializer/\DATA_V_reg[5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	19.400   */16.670        */0.400         UART_INST/U0_UART_TX/U0_Serializer/\DATA_V_reg[6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	19.400   */16.673        */0.400         UART_INST/U0_UART_TX/U0_Serializer/\DATA_V_reg[4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	19.401   */16.673        */0.399         UART_INST/U0_UART_TX/U0_Serializer/\DATA_V_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	19.400   */16.689        */0.400         UART_INST/U0_UART_TX/U0_Serializer/\DATA_V_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	19.400   */16.690        */0.400         UART_INST/U0_UART_TX/U0_Serializer/\DATA_V_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	19.397   */16.920        */0.403         UART_INST/U0_UART_TX/U0_parity_calc/\DATA_V_reg[2] /D    1
REF_CLK(R)->REF_CLK(R)	19.750   16.921/*        0.050/*         REG_FILE_INST/\regArr_reg[2][7] /SN    1
SCAN_CLK(R)->SCAN_CLK(R)	19.397   */16.923        */0.403         UART_INST/U0_UART_TX/U0_parity_calc/\DATA_V_reg[7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	19.397   */16.925        */0.403         UART_INST/U0_UART_TX/U0_parity_calc/\DATA_V_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	19.398   */16.926        */0.402         UART_INST/U0_UART_TX/U0_parity_calc/\DATA_V_reg[0] /D    1
REF_CLK(R)->REF_CLK(R)	19.750   16.928/*        0.050/*         REG_FILE_INST/\regArr_reg[2][0] /SN    1
SCAN_CLK(R)->SCAN_CLK(R)	19.398   */16.929        */0.402         UART_INST/U0_UART_TX/U0_parity_calc/\DATA_V_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	19.398   */16.931        */0.402         UART_INST/U0_UART_TX/U0_parity_calc/\DATA_V_reg[6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	19.399   */16.935        */0.401         UART_INST/U0_UART_TX/U0_parity_calc/\DATA_V_reg[4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	19.399   */16.935        */0.401         UART_INST/U0_UART_TX/U0_parity_calc/\DATA_V_reg[5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	19.396   */16.980        */0.404         FIFO_INST/fifo_wr/\wptr_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	19.506   17.037/*        0.294/*         SYS_CTRL_INST/\Address_s_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	19.398   */17.111        */0.402         FIFO_INST/fifo_wr/\wptr_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	19.395   */17.141        */0.405         FIFO_INST/fifo_rd/\rptr_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	19.396   */17.149        */0.404         FIFO_INST/fifo_wr/\wptr_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	19.367   */17.216        */0.433         SYS_CTRL_INST/\Address_s_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	19.392   */17.274        */0.408         SYS_CTRL_INST/\state_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	19.394   */17.278        */0.406         FIFO_INST/fifo_rd/\rptr_reg[1] /D    1
REF_CLK(R)->REF_CLK(R)	19.415   17.293/*        0.385/*         SYS_CTRL_INST/\Address_s_reg[3] /RN    1
REF_CLK(R)->REF_CLK(R)	19.415   17.293/*        0.385/*         SYS_CTRL_INST/\Address_s_reg[2] /RN    1
REF_CLK(R)->REF_CLK(R)	19.415   17.297/*        0.385/*         SYS_CTRL_INST/\Address_s_reg[1] /RN    1
REF_CLK(R)->REF_CLK(R)	19.426   17.300/*        0.374/*         FIFO_INST/fifo_mem/\fifo_mem_reg[5][1] /RN    1
REF_CLK(R)->REF_CLK(R)	19.415   17.300/*        0.385/*         SYS_CTRL_INST/\Address_s_reg[0] /RN    1
REF_CLK(R)->REF_CLK(R)	19.426   17.300/*        0.374/*         FIFO_INST/fifo_mem/\fifo_mem_reg[7][1] /RN    1
REF_CLK(R)->REF_CLK(R)	19.426   17.300/*        0.374/*         FIFO_INST/fifo_mem/\fifo_mem_reg[7][0] /RN    1
REF_CLK(R)->REF_CLK(R)	19.426   17.301/*        0.374/*         FIFO_INST/fifo_mem/\fifo_mem_reg[5][0] /RN    1
REF_CLK(R)->REF_CLK(R)	19.426   17.301/*        0.374/*         SYS_CTRL_INST/\state_reg[1] /RN    1
REF_CLK(R)->REF_CLK(R)	19.426   17.301/*        0.374/*         SYS_CTRL_INST/\state_reg[0] /RN    1
REF_CLK(R)->REF_CLK(R)	19.426   17.301/*        0.374/*         FIFO_INST/fifo_mem/\fifo_mem_reg[6][1] /RN    1
REF_CLK(R)->REF_CLK(R)	19.426   17.301/*        0.374/*         FIFO_INST/fifo_mem/\fifo_mem_reg[4][1] /RN    1
REF_CLK(R)->REF_CLK(R)	19.426   17.302/*        0.374/*         FIFO_INST/fifo_mem/\fifo_mem_reg[2][7] /RN    1
REF_CLK(R)->REF_CLK(R)	19.426   17.302/*        0.374/*         REG_FILE_INST/\regArr_reg[11][3] /RN    1
REF_CLK(R)->REF_CLK(R)	19.426   17.302/*        0.374/*         REG_FILE_INST/\regArr_reg[11][4] /RN    1
REF_CLK(R)->REF_CLK(R)	19.426   17.302/*        0.374/*         FIFO_INST/fifo_mem/\fifo_mem_reg[2][0] /RN    1
REF_CLK(R)->REF_CLK(R)	19.426   17.302/*        0.374/*         REG_FILE_INST/\regArr_reg[9][4] /RN    1
REF_CLK(R)->REF_CLK(R)	19.426   17.302/*        0.374/*         FIFO_INST/fifo_mem/\fifo_mem_reg[4][0] /RN    1
REF_CLK(R)->REF_CLK(R)	19.426   17.302/*        0.374/*         FIFO_INST/fifo_mem/\fifo_mem_reg[0][7] /RN    1
REF_CLK(R)->REF_CLK(R)	19.426   17.302/*        0.374/*         FIFO_INST/fifo_mem/\fifo_mem_reg[1][0] /RN    1
REF_CLK(R)->REF_CLK(R)	19.426   17.302/*        0.374/*         REG_FILE_INST/\regArr_reg[9][3] /RN    1
REF_CLK(R)->REF_CLK(R)	19.426   17.303/*        0.374/*         FIFO_INST/fifo_mem/\fifo_mem_reg[0][0] /RN    1
REF_CLK(R)->REF_CLK(R)	19.426   17.303/*        0.374/*         FIFO_INST/fifo_mem/\fifo_mem_reg[4][5] /RN    1
REF_CLK(R)->REF_CLK(R)	19.426   17.304/*        0.374/*         REG_FILE_INST/\regArr_reg[11][2] /RN    1
REF_CLK(R)->REF_CLK(R)	19.426   17.304/*        0.374/*         REG_FILE_INST/\regArr_reg[8][2] /RN    1
REF_CLK(R)->REF_CLK(R)	19.426   17.305/*        0.374/*         REG_FILE_INST/\regArr_reg[9][2] /RN    1
REF_CLK(R)->REF_CLK(R)	19.426   17.305/*        0.374/*         REG_FILE_INST/\regArr_reg[8][3] /RN    1
REF_CLK(R)->REF_CLK(R)	19.426   17.307/*        0.374/*         REG_FILE_INST/\regArr_reg[9][1] /RN    1
REF_CLK(R)->REF_CLK(R)	19.426   17.307/*        0.374/*         REG_FILE_INST/\regArr_reg[8][1] /RN    1
REF_CLK(R)->REF_CLK(R)	19.426   17.307/*        0.374/*         REG_FILE_INST/\regArr_reg[10][1] /RN    1
REF_CLK(R)->REF_CLK(R)	19.426   17.309/*        0.374/*         REG_FILE_INST/\regArr_reg[10][3] /RN    1
REF_CLK(R)->REF_CLK(R)	19.426   17.310/*        0.374/*         SYS_CTRL_INST/ALU_OUT_BYTE_reg/RN    1
REF_CLK(R)->REF_CLK(R)	19.426   17.310/*        0.374/*         REG_FILE_INST/RdData_VLD_reg/RN    1
REF_CLK(R)->REF_CLK(R)	19.426   17.310/*        0.374/*         REG_FILE_INST/\RdData_reg[0] /RN    1
REF_CLK(R)->REF_CLK(R)	19.426   17.311/*        0.374/*         REG_FILE_INST/\regArr_reg[10][2] /RN    1
REF_CLK(R)->REF_CLK(R)	19.426   17.311/*        0.374/*         REG_FILE_INST/\regArr_reg[11][1] /RN    1
REF_CLK(R)->REF_CLK(R)	19.426   17.312/*        0.374/*         REG_FILE_INST/\regArr_reg[10][0] /RN    1
REF_CLK(R)->REF_CLK(R)	19.426   17.312/*        0.374/*         REG_FILE_INST/\regArr_reg[11][7] /RN    1
REF_CLK(R)->REF_CLK(R)	19.426   17.312/*        0.374/*         REG_FILE_INST/\regArr_reg[10][7] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	19.387   */17.312        */0.413         FIFO_INST/fifo_rd/\rptr_reg[2] /D    1
REF_CLK(R)->REF_CLK(R)	19.426   17.312/*        0.374/*         REG_FILE_INST/\regArr_reg[9][0] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	19.371   */17.314        */0.429         FIFO_INST/fifo_rd/\rptr_reg[0] /D    1
REF_CLK(R)->REF_CLK(R)	19.426   17.315/*        0.374/*         REG_FILE_INST/\regArr_reg[9][7] /RN    1
REF_CLK(R)->REF_CLK(R)	19.426   17.318/*        0.374/*         REG_FILE_INST/\regArr_reg[8][7] /RN    1
REF_CLK(R)->REF_CLK(R)	19.426   17.320/*        0.374/*         REG_FILE_INST/\regArr_reg[9][6] /RN    1
REF_CLK(R)->REF_CLK(R)	19.426   17.321/*        0.374/*         REG_FILE_INST/\regArr_reg[10][4] /RN    1
REF_CLK(R)->REF_CLK(R)	19.426   17.321/*        0.374/*         REG_FILE_INST/\regArr_reg[8][4] /RN    1
REF_CLK(R)->REF_CLK(R)	19.426   17.321/*        0.374/*         REG_FILE_INST/\regArr_reg[9][5] /RN    1
REF_CLK(R)->REF_CLK(R)	19.426   17.321/*        0.374/*         REG_FILE_INST/\regArr_reg[11][5] /RN    1
REF_CLK(R)->REF_CLK(R)	19.426   17.321/*        0.374/*         REG_FILE_INST/\regArr_reg[10][5] /RN    1
REF_CLK(R)->REF_CLK(R)	19.426   17.322/*        0.374/*         REG_FILE_INST/\regArr_reg[10][6] /RN    1
REF_CLK(R)->REF_CLK(R)	19.426   17.322/*        0.374/*         REG_FILE_INST/\regArr_reg[8][5] /RN    1
REF_CLK(R)->REF_CLK(R)	19.426   17.326/*        0.374/*         REG_FILE_INST/\regArr_reg[8][6] /RN    1
REF_CLK(R)->REF_CLK(R)	19.426   17.330/*        0.374/*         REG_FILE_INST/\regArr_reg[5][7] /RN    1
REF_CLK(R)->REF_CLK(R)	19.426   17.332/*        0.374/*         REG_FILE_INST/\regArr_reg[7][7] /RN    1
REF_CLK(R)->REF_CLK(R)	19.426   17.334/*        0.374/*         REG_FILE_INST/\regArr_reg[7][6] /RN    1
REF_CLK(R)->REF_CLK(R)	19.426   17.335/*        0.374/*         REG_FILE_INST/\regArr_reg[11][6] /RN    1
REF_CLK(R)->REF_CLK(R)	19.426   17.341/*        0.374/*         REG_FILE_INST/\regArr_reg[5][6] /RN    1
REF_CLK(R)->REF_CLK(R)	19.426   17.341/*        0.374/*         REG_FILE_INST/\regArr_reg[7][5] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	19.372   */17.342        */0.428         FIFO_INST/fifo_wr/\wptr_reg[0] /D    1
REF_CLK(R)->REF_CLK(R)	19.426   17.342/*        0.374/*         REG_FILE_INST/\regArr_reg[4][6] /RN    1
REF_CLK(R)->REF_CLK(R)	19.426   17.350/*        0.374/*         REG_FILE_INST/\regArr_reg[4][5] /RN    1
REF_CLK(R)->REF_CLK(R)	19.426   17.350/*        0.374/*         REG_FILE_INST/\regArr_reg[5][5] /RN    1
REF_CLK(R)->REF_CLK(R)	19.426   17.353/*        0.374/*         REG_FILE_INST/\regArr_reg[6][4] /RN    1
REF_CLK(R)->REF_CLK(R)	19.426   17.362/*        0.374/*         REG_FILE_INST/\regArr_reg[5][1] /RN    1
REF_CLK(R)->REF_CLK(R)	19.426   17.362/*        0.374/*         REG_FILE_INST/\regArr_reg[7][2] /RN    1
REF_CLK(R)->REF_CLK(R)	19.426   17.362/*        0.374/*         REG_FILE_INST/\regArr_reg[6][2] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	19.361   */17.365        */0.439         SYS_CTRL_INST/\Address_s_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	19.513   17.387/*        0.287/*         SYS_CTRL_INST/\state_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	19.386   */17.411        */0.414         SYS_CTRL_INST/\state_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	19.389   */17.415        */0.411         SYS_CTRL_INST/\state_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	19.393   */17.494        */0.407         UART_INST/U0_UART_TX/U0_fsm/\current_state_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	19.398   */17.562        */0.402         REG_FILE_INST/RdData_VLD_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	19.366   */17.593        */0.434         SYS_CTRL_INST/\Address_s_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	19.384   */17.596        */0.416         SYS_CTRL_INST/ALU_OUT_BYTE_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	19.474   17.651/*        0.326/*         UART_INST/U0_UART_TX/U0_Serializer/\ser_count_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	19.362   */17.704        */0.438         UART_INST/U0_UART_TX/U0_mux/OUT_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	19.508   17.751/*        0.292/*         UART_INST/U0_UART_TX/U0_parity_calc/parity_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	19.364   */17.782        */0.436         UART_INST/U0_UART_RX/U0_par_chk/par_err_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	19.505   17.871/*        0.295/*         UART_INST/U0_UART_TX/U0_Serializer/\ser_count_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	19.398   */17.894        */0.402         UART_INST/U0_UART_RX/U0_strt_chk/strt_glitch_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	19.517   17.913/*        0.283/*         UART_INST/U0_UART_TX/U0_Serializer/\ser_count_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	19.364   */17.924        */0.436         UART_INST/U0_UART_RX/U0_stp_chk/stp_err_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	19.402   */18.000        */0.398         UART_INST/U0_UART_RX/U0_data_sampling/sampled_bit_reg/D    1
REF_CLK(R)->ALU_CLK(R)	19.519   18.106/*        0.281/*         ALU_INST/OUT_VALID_reg/D    1
REF_CLK(R)->REF_CLK(R)	19.388   */18.176        */0.412         DATA_SYNC_INST/\sync_bus_reg[4] /D    1
REF_CLK(R)->REF_CLK(R)	19.389   */18.184        */0.411         DATA_SYNC_INST/\sync_bus_reg[7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	19.393   */18.192        */0.407         UART_INST/U0_UART_TX/U0_fsm/\current_state_reg[1] /D    1
REF_CLK(R)->REF_CLK(R)	19.420   18.203/*        0.380/*         REG_FILE_INST/\regArr_reg[5][4] /RN    1
REF_CLK(R)->REF_CLK(R)	19.420   18.203/*        0.380/*         REG_FILE_INST/\regArr_reg[4][4] /RN    1
REF_CLK(R)->REF_CLK(R)	19.420   18.204/*        0.380/*         REG_FILE_INST/\regArr_reg[5][3] /RN    1
REF_CLK(R)->REF_CLK(R)	19.420   18.204/*        0.380/*         REG_FILE_INST/\regArr_reg[7][4] /RN    1
REF_CLK(R)->REF_CLK(R)	19.420   18.204/*        0.380/*         REG_FILE_INST/\regArr_reg[6][3] /RN    1
REF_CLK(R)->REF_CLK(R)	19.420   18.204/*        0.379/*         REG_FILE_INST/\regArr_reg[4][3] /RN    1
REF_CLK(R)->REF_CLK(R)	19.420   18.204/*        0.379/*         REG_FILE_INST/\regArr_reg[4][2] /RN    1
REF_CLK(R)->REF_CLK(R)	19.420   18.205/*        0.379/*         REG_FILE_INST/\regArr_reg[5][2] /RN    1
REF_CLK(R)->REF_CLK(R)	19.420   18.205/*        0.379/*         REG_FILE_INST/\regArr_reg[7][3] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	19.382   */18.205        */0.418         FIFO_INST/sync_rptr_gray_to_wptr_gray/\sync_ff1_reg[2] /D    1
REF_CLK(R)->REF_CLK(R)	19.420   18.206/*        0.379/*         REG_FILE_INST/\regArr_reg[14][1] /RN    1
REF_CLK(R)->REF_CLK(R)	19.420   18.206/*        0.379/*         REG_FILE_INST/\regArr_reg[13][2] /RN    1
REF_CLK(R)->REF_CLK(R)	19.420   18.206/*        0.379/*         REG_FILE_INST/\regArr_reg[12][2] /RN    1
REF_CLK(R)->REF_CLK(R)	19.420   18.206/*        0.379/*         REG_FILE_INST/\regArr_reg[13][3] /RN    1
REF_CLK(R)->REF_CLK(R)	19.421   18.207/*        0.379/*         REG_FILE_INST/\regArr_reg[12][3] /RN    1
REF_CLK(R)->REF_CLK(R)	19.421   18.207/*        0.379/*         REG_FILE_INST/\regArr_reg[12][4] /RN    1
REF_CLK(R)->REF_CLK(R)	19.421   18.207/*        0.379/*         REG_FILE_INST/\regArr_reg[15][4] /RN    1
REF_CLK(R)->REF_CLK(R)	19.393   */18.207        */0.407         DATA_SYNC_INST/\sync_bus_reg[5] /D    1
REF_CLK(R)->REF_CLK(R)	19.421   18.207/*        0.379/*         REG_FILE_INST/\regArr_reg[13][4] /RN    1
REF_CLK(R)->REF_CLK(R)	19.421   18.208/*        0.379/*         REG_FILE_INST/\regArr_reg[15][3] /RN    1
REF_CLK(R)->REF_CLK(R)	19.393   */18.209        */0.407         DATA_SYNC_INST/\sync_bus_reg[2] /D    1
REF_CLK(R)->REF_CLK(R)	19.421   18.209/*        0.379/*         REG_FILE_INST/\regArr_reg[15][2] /RN    1
REF_CLK(R)->REF_CLK(R)	19.421   18.209/*        0.379/*         REG_FILE_INST/\regArr_reg[14][2] /RN    1
REF_CLK(R)->REF_CLK(R)	19.421   18.209/*        0.379/*         REG_FILE_INST/\regArr_reg[12][7] /RN    1
REF_CLK(R)->REF_CLK(R)	19.393   */18.209        */0.407         DATA_SYNC_INST/\sync_bus_reg[3] /D    1
REF_CLK(R)->REF_CLK(R)	19.421   18.211/*        0.379/*         REG_FILE_INST/\regArr_reg[12][6] /RN    1
REF_CLK(R)->REF_CLK(R)	19.393   */18.211        */0.406         DATA_SYNC_INST/\sync_bus_reg[0] /D    1
REF_CLK(R)->REF_CLK(R)	19.394   */18.212        */0.406         DATA_SYNC_INST/\sync_bus_reg[1] /D    1
REF_CLK(R)->REF_CLK(R)	19.394   */18.212        */0.406         DATA_SYNC_INST/\sync_bus_reg[6] /D    1
REF_CLK(R)->REF_CLK(R)	19.421   18.213/*        0.379/*         REG_FILE_INST/\regArr_reg[12][5] /RN    1
REF_CLK(R)->REF_CLK(R)	19.421   18.213/*        0.379/*         REG_FILE_INST/\regArr_reg[14][4] /RN    1
REF_CLK(R)->REF_CLK(R)	19.421   18.213/*        0.379/*         REG_FILE_INST/\regArr_reg[14][5] /RN    1
REF_CLK(R)->REF_CLK(R)	19.421   18.213/*        0.379/*         REG_FILE_INST/\regArr_reg[14][3] /RN    1
REF_CLK(R)->REF_CLK(R)	19.421   18.213/*        0.379/*         REG_FILE_INST/\regArr_reg[15][5] /RN    1
REF_CLK(R)->REF_CLK(R)	19.421   18.215/*        0.379/*         REG_FILE_INST/\regArr_reg[14][6] /RN    1
REF_CLK(R)->REF_CLK(R)	19.421   18.215/*        0.379/*         REG_FILE_INST/\regArr_reg[13][6] /RN    1
REF_CLK(R)->REF_CLK(R)	19.421   18.217/*        0.379/*         REG_FILE_INST/\regArr_reg[13][5] /RN    1
REF_CLK(R)->REF_CLK(R)	19.421   18.218/*        0.379/*         REG_FILE_INST/\regArr_reg[15][6] /RN    1
REF_CLK(R)->REF_CLK(R)	19.421   18.219/*        0.379/*         REG_FILE_INST/\regArr_reg[13][7] /RN    1
REF_CLK(R)->REF_CLK(R)	19.421   18.220/*        0.379/*         REG_FILE_INST/\regArr_reg[15][7] /RN    1
REF_CLK(R)->REF_CLK(R)	19.421   18.222/*        0.379/*         REG_FILE_INST/\regArr_reg[14][7] /RN    1
REF_CLK(R)->REF_CLK(R)	19.422   18.226/*        0.378/*         REG_FILE_INST/\regArr_reg[14][0] /RN    1
REF_CLK(R)->REF_CLK(R)	19.422   18.226/*        0.378/*         REG_FILE_INST/\regArr_reg[3][0] /RN    1
REF_CLK(R)->REF_CLK(R)	19.422   18.230/*        0.378/*         REG_FILE_INST/\regArr_reg[15][0] /RN    1
REF_CLK(R)->REF_CLK(R)	19.422   18.230/*        0.378/*         REG_FILE_INST/\regArr_reg[3][7] /RN    1
REF_CLK(R)->REF_CLK(R)	19.422   18.230/*        0.378/*         REG_FILE_INST/\regArr_reg[13][0] /RN    1
REF_CLK(R)->REF_CLK(R)	19.422   18.234/*        0.378/*         REG_FILE_INST/\regArr_reg[15][1] /RN    1
REF_CLK(R)->REF_CLK(R)	19.422   18.238/*        0.378/*         REG_FILE_INST/\regArr_reg[3][6] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	19.388   */18.241        */0.412         FIFO_INST/sync_rptr_gray_to_wptr_gray/\sync_ff1_reg[1] /D    1
REF_CLK(R)->REF_CLK(R)	19.422   18.241/*        0.378/*         REG_FILE_INST/\regArr_reg[1][3] /RN    1
REF_CLK(R)->REF_CLK(R)	19.422   18.241/*        0.378/*         REG_FILE_INST/\regArr_reg[0][7] /RN    1
REF_CLK(R)->REF_CLK(R)	19.422   18.241/*        0.378/*         REG_FILE_INST/\regArr_reg[1][2] /RN    1
REF_CLK(R)->REF_CLK(R)	19.422   18.241/*        0.378/*         REG_FILE_INST/\regArr_reg[0][3] /RN    1
REF_CLK(R)->REF_CLK(R)	19.422   18.242/*        0.378/*         REG_FILE_INST/\regArr_reg[3][2] /RN    1
REF_CLK(R)->REF_CLK(R)	19.422   18.242/*        0.378/*         REG_FILE_INST/\regArr_reg[12][1] /RN    1
REF_CLK(R)->REF_CLK(R)	19.422   18.242/*        0.378/*         REG_FILE_INST/\regArr_reg[3][3] /RN    1
REF_CLK(R)->REF_CLK(R)	19.422   18.242/*        0.378/*         REG_FILE_INST/\regArr_reg[0][1] /RN    1
REF_CLK(R)->REF_CLK(R)	19.422   18.242/*        0.378/*         REG_FILE_INST/\regArr_reg[13][1] /RN    1
REF_CLK(R)->REF_CLK(R)	19.422   18.243/*        0.378/*         REG_FILE_INST/\regArr_reg[3][4] /RN    1
REF_CLK(R)->REF_CLK(R)	19.422   18.251/*        0.378/*         REG_FILE_INST/\regArr_reg[0][2] /RN    1
REF_CLK(R)->REF_CLK(R)	19.423   18.256/*        0.377/*         REG_FILE_INST/\regArr_reg[0][6] /RN    1
REF_CLK(R)->REF_CLK(R)	19.423   18.258/*        0.377/*         REG_FILE_INST/\regArr_reg[0][4] /RN    1
REF_CLK(R)->REF_CLK(R)	19.423   18.260/*        0.377/*         REG_FILE_INST/\regArr_reg[0][5] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	19.441   18.310/*        0.359/*         DATA_SYNC_INST/\sync_enable_FF_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	19.395   */18.414        */0.405         UART_INST/U0_UART_TX/U0_fsm/\current_state_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	19.377   */18.425        */0.423         FIFO_INST/sync_rptr_gray_to_wptr_gray/\sync_ff1_reg[0] /D    1
REF_CLK(R)->REF_CLK(R)	19.715   18.444/*        0.085/*         CLK_GATE_INST/U0_TLATNCAX12M/E    1
SCAN_CLK(R)->SCAN_CLK(R)	19.387   */18.498        */0.413         FIFO_INST/sync_wptr_gray_to_rptr_gray/\sync_ff1_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	19.388   */18.532        */0.412         FIFO_INST/sync_wptr_gray_to_rptr_gray/\sync_ff1_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	19.224   */18.539        */0.576         REG_FILE_INST/\regArr_reg[2][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	19.399   */18.548        */0.401         UART_INST/U0_UART_TX/U0_fsm/busy_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	19.238   */18.550        */0.562         FIFO_INST/fifo_rd/\rptr_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	19.387   */18.562        */0.413         DATA_SYNC_INST/enable_pulse_reg/D    1
REF_CLK(R)->REF_CLK(R)	19.740   18.564/*        0.060/*         REG_FILE_INST/\regArr_reg[3][5] /SN    1
SCAN_CLK(R)->SCAN_CLK(R)	19.384   */18.573        */0.416         FIFO_INST/sync_wptr_gray_to_rptr_gray/\sync_ff1_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	19.234   */18.578        */0.566         REG_FILE_INST/\regArr_reg[0][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	19.217   */18.583        */0.583         REG_FILE_INST/\regArr_reg[2][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	19.237   */18.586        */0.563         FIFO_INST/fifo_rd/\rptr_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	19.239   */18.596        */0.561         REG_FILE_INST/\regArr_reg[0][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	19.239   */18.596        */0.561         REG_FILE_INST/\regArr_reg[0][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	19.222   */18.597        */0.578         REG_FILE_INST/\regArr_reg[2][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	19.239   */18.602        */0.561         REG_FILE_INST/\regArr_reg[0][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	19.240   */18.605        */0.560         REG_FILE_INST/\regArr_reg[0][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	19.240   */18.607        */0.560         REG_FILE_INST/\regArr_reg[0][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	19.241   */18.608        */0.559         REG_FILE_INST/\regArr_reg[2][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	19.241   */18.608        */0.559         REG_FILE_INST/\regArr_reg[2][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	19.241   */18.609        */0.559         REG_FILE_INST/\regArr_reg[1][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	19.241   */18.609        */0.559         REG_FILE_INST/\regArr_reg[0][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	19.246   */18.625        */0.554         REG_FILE_INST/\regArr_reg[1][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	19.246   */18.631        */0.554         REG_FILE_INST/\regArr_reg[2][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	19.248   */18.642        */0.552         REG_FILE_INST/\regArr_reg[1][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	19.252   */18.653        */0.548         REG_FILE_INST/\regArr_reg[1][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	19.255   */18.654        */0.545         REG_FILE_INST/\regArr_reg[2][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	19.265   */18.660        */0.535         UART_INST/U0_UART_TX/U0_Serializer/\DATA_V_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	19.274   */18.661        */0.526         UART_INST/U0_UART_RX/U0_uart_fsm/\current_state_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	19.255   */18.664        */0.545         REG_FILE_INST/\regArr_reg[1][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	19.224   */18.666        */0.576         UART_INST/U0_UART_RX/U0_par_chk/par_err_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	19.256   */18.671        */0.544         UART_INST/U0_UART_RX/U0_edge_bit_counter/\edge_count_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	19.256   */18.672        */0.544         REG_FILE_INST/\regArr_reg[1][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	19.257   */18.674        */0.543         REG_FILE_INST/\regArr_reg[1][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	19.257   */18.677        */0.543         UART_INST/U0_UART_RX/U0_edge_bit_counter/\edge_count_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	19.258   */18.679        */0.542         UART_INST/U0_UART_RX/U0_edge_bit_counter/\edge_count_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	19.258   */18.681        */0.542         REG_FILE_INST/\regArr_reg[1][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	19.259   */18.683        */0.541         FIFO_INST/fifo_wr/\wptr_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	19.259   */18.684        */0.541         UART_INST/U0_UART_RX/U0_edge_bit_counter/\edge_count_reg[4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	19.260   */18.691        */0.540         REG_FILE_INST/\regArr_reg[2][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	19.287   */18.698        */0.513         UART_INST/U0_UART_RX/U0_edge_bit_counter/\bit_count_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	19.250   */18.698        */0.550         UART_INST/U0_UART_RX/U0_edge_bit_counter/\bit_count_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	19.286   */18.699        */0.514         UART_INST/U0_UART_RX/U0_edge_bit_counter/\bit_count_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	19.262   */18.701        */0.538         UART_INST/U0_UART_TX/U0_parity_calc/\DATA_V_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	19.261   */18.703        */0.539         FIFO_INST/fifo_wr/\wptr_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	19.263   */18.703        */0.537         REG_FILE_INST/\regArr_reg[3][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	19.265   */18.716        */0.535         UART_INST/U0_UART_RX/U0_edge_bit_counter/\edge_count_reg[5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	19.234   */18.717        */0.566         FIFO_INST/fifo_wr/\wptr_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	19.264   */18.718        */0.536         UART_INST/U0_UART_RX/U0_strt_chk/strt_glitch_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	19.267   */18.722        */0.533         DATA_SYNC_INST/\sync_bus_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	19.286   */18.722        */0.514         CLK_DIV_TX_INST/\counter_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	19.267   */18.724        */0.533         REG_FILE_INST/\regArr_reg[3][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	19.251   */18.725        */0.549         REG_FILE_INST/\regArr_reg[3][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	19.268   */18.727        */0.532         REG_FILE_INST/\regArr_reg[4][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	19.268   */18.728        */0.532         REG_FILE_INST/\regArr_reg[3][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	19.271   */18.729        */0.529         REG_FILE_INST/\regArr_reg[3][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	19.287   */18.738        */0.513         CLK_DIV_RX_INST/\counter_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	19.287   */18.739        */0.513         UART_INST/U0_UART_RX/U0_data_sampling/\Samples_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	19.270   */18.741        */0.530         REG_FILE_INST/\regArr_reg[3][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	19.271   */18.742        */0.529         SYS_CTRL_INST/\state_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	19.238   */18.742        */0.562         UART_INST/U0_UART_RX/U0_stp_chk/stp_err_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	19.271   */18.747        */0.528         REG_FILE_INST/\regArr_reg[3][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	19.272   */18.748        */0.528         SYS_CTRL_INST/\state_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	19.272   */18.751        */0.528         UART_INST/U0_UART_TX/U0_fsm/\current_state_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	19.273   */18.752        */0.527         DATA_SYNC_INST/\sync_bus_reg[7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	19.273   */18.752        */0.527         FIFO_INST/fifo_wr/\wptr_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	19.274   */18.756        */0.526         FIFO_INST/sync_rptr_gray_to_wptr_gray/\sync_ff1_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	19.242   */18.756        */0.558         FIFO_INST/fifo_rd/\rptr_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	19.273   */18.757        */0.527         DATA_SYNC_INST/\sync_bus_reg[5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	19.274   */18.761        */0.526         DATA_SYNC_INST/\sync_bus_reg[6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	19.275   */18.762        */0.525         DATA_SYNC_INST/\sync_bus_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	19.275   */18.762        */0.525         CLK_DIV_TX_INST/\counter_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	19.275   */18.765        */0.525         CLK_DIV_RX_INST/\counter_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	19.244   */18.768        */0.556         SYS_CTRL_INST/\Address_s_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	19.276   */18.772        */0.524         RST_SYNC1_INST/\FFs_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	19.276   */18.772        */0.524         CLK_DIV_TX_INST/\counter_reg[7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	19.277   */18.773        */0.523         UART_INST/U0_UART_TX/U0_fsm/\current_state_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	19.288   */18.774        */0.512         SYS_CTRL_INST/\state_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	19.277   */18.774        */0.523         UART_INST/U0_UART_TX/U0_Serializer/\ser_count_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	19.288   */18.775        */0.512         UART_INST/U0_UART_RX/U0_edge_bit_counter/\bit_count_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	19.277   */18.777        */0.523         CLK_DIV_RX_INST/flag_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	19.278   */18.778        */0.522         CLK_DIV_RX_INST/\counter_reg[4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	19.278   */18.778        */0.522         REG_FILE_INST/\regArr_reg[12][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	19.278   */18.779        */0.522         UART_INST/U0_UART_RX/U0_uart_fsm/\current_state_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	19.278   */18.779        */0.522         CLK_DIV_TX_INST/\counter_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	19.278   */18.779        */0.522         CLK_DIV_TX_INST/\counter_reg[5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	19.278   */18.780        */0.522         CLK_DIV_TX_INST/\counter_reg[4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	19.278   */18.782        */0.522         FIFO_INST/fifo_mem/\fifo_mem_reg[4][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	19.278   */18.782        */0.522         CLK_DIV_RX_INST/\counter_reg[6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	19.278   */18.783        */0.522         UART_INST/U0_UART_RX/U0_deserializer/\P_DATA_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	19.279   */18.785        */0.521         CLK_DIV_TX_INST/\counter_reg[6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	19.279   */18.786        */0.521         DATA_SYNC_INST/\sync_bus_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	19.279   */18.788        */0.521         CLK_DIV_RX_INST/\counter_reg[5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	19.279   */18.788        */0.521         CLK_DIV_RX_INST/\counter_reg[7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	19.279   */18.789        */0.521         REG_FILE_INST/RdData_VLD_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	19.247   */18.790        */0.553         UART_INST/U0_UART_TX/U0_mux/OUT_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	19.280   */18.790        */0.520         CLK_DIV_TX_INST/flag_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	19.280   */18.790        */0.520         FIFO_INST/fifo_mem/\fifo_mem_reg[0][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	19.291   */18.791        */0.509         UART_INST/U0_UART_TX/U0_fsm/\current_state_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	19.280   */18.791        */0.520         REG_FILE_INST/\regArr_reg[0][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	19.281   */18.795        */0.519         DATA_SYNC_INST/\sync_bus_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	19.292   */18.796        */0.508         UART_INST/U0_UART_RX/U0_deserializer/\P_DATA_reg[6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	19.292   */18.797        */0.508         UART_INST/U0_UART_RX/U0_deserializer/\P_DATA_reg[7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	19.281   */18.797        */0.519         CLK_DIV_RX_INST/\counter_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	19.281   */18.797        */0.519         UART_INST/U0_UART_RX/U0_data_sampling/\Samples_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	19.248   */18.798        */0.552         SYS_CTRL_INST/\Address_s_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	19.289   */18.800        */0.511         CLK_DIV_RX_INST/reg_div_clk_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	19.281   */18.801        */0.518         UART_INST/U0_UART_RX/U0_data_sampling/\Samples_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	19.282   */18.801        */0.518         FIFO_INST/fifo_mem/\fifo_mem_reg[4][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	19.282   */18.801        */0.518         REG_FILE_INST/\regArr_reg[11][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	19.282   */18.802        */0.518         REG_FILE_INST/\RdData_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	19.282   */18.803        */0.518         REG_FILE_INST/\regArr_reg[11][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	19.282   */18.803        */0.518         UART_INST/U0_UART_TX/U0_Serializer/\DATA_V_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	19.283   */18.806        */0.517         REG_FILE_INST/\regArr_reg[8][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	19.282   */18.806        */0.517         FIFO_INST/fifo_mem/\fifo_mem_reg[0][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	19.283   */18.806        */0.517         REG_FILE_INST/\regArr_reg[5][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	19.283   */18.807        */0.517         DATA_SYNC_INST/sync_enable_F3_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	19.293   */18.808        */0.507         UART_INST/U0_UART_RX/U0_deserializer/\P_DATA_reg[4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	19.283   */18.808        */0.517         REG_FILE_INST/\regArr_reg[11][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	19.292   */18.809        */0.508         UART_INST/U0_UART_TX/U0_fsm/busy_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	19.293   */18.810        */0.507         UART_INST/U0_UART_RX/U0_deserializer/\P_DATA_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	19.283   */18.810        */0.517         REG_FILE_INST/\RdData_reg[7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	19.283   */18.810        */0.517         UART_INST/U0_UART_RX/U0_uart_fsm/\current_state_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	19.283   */18.810        */0.517         REG_FILE_INST/\regArr_reg[4][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	19.283   */18.810        */0.517         REG_FILE_INST/\regArr_reg[10][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	19.283   */18.811        */0.517         REG_FILE_INST/\regArr_reg[13][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	19.283   */18.811        */0.517         FIFO_INST/fifo_mem/\fifo_mem_reg[1][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	19.283   */18.811        */0.517         REG_FILE_INST/\regArr_reg[9][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	19.283   */18.812        */0.517         FIFO_INST/fifo_mem/\fifo_mem_reg[0][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	19.284   */18.812        */0.516         REG_FILE_INST/\regArr_reg[6][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	19.283   */18.812        */0.517         REG_FILE_INST/\regArr_reg[14][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	19.283   */18.812        */0.517         UART_INST/U0_UART_RX/U0_deserializer/\P_DATA_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	19.283   */18.812        */0.517         REG_FILE_INST/\RdData_reg[6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	19.284   */18.812        */0.516         REG_FILE_INST/\regArr_reg[4][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	19.284   */18.812        */0.516         UART_INST/U0_UART_TX/U0_parity_calc/parity_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	19.284   */18.813        */0.516         REG_FILE_INST/\regArr_reg[11][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	19.284   */18.813        */0.516         FIFO_INST/fifo_mem/\fifo_mem_reg[5][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	19.284   */18.813        */0.516         FIFO_INST/fifo_mem/\fifo_mem_reg[0][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	19.284   */18.814        */0.516         REG_FILE_INST/\regArr_reg[14][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	19.284   */18.814        */0.516         REG_FILE_INST/\RdData_reg[4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	19.284   */18.814        */0.516         REG_FILE_INST/\regArr_reg[9][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	19.284   */18.814        */0.516         FIFO_INST/fifo_mem/\fifo_mem_reg[3][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	19.284   */18.814        */0.516         FIFO_INST/fifo_mem/\fifo_mem_reg[4][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	19.284   */18.815        */0.516         FIFO_INST/fifo_mem/\fifo_mem_reg[0][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	19.284   */18.815        */0.516         REG_FILE_INST/\regArr_reg[11][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	19.284   */18.815        */0.516         FIFO_INST/fifo_mem/\fifo_mem_reg[2][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	19.284   */18.815        */0.516         REG_FILE_INST/\regArr_reg[6][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	19.284   */18.816        */0.516         REG_FILE_INST/\regArr_reg[15][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	19.284   */18.816        */0.516         REG_FILE_INST/\regArr_reg[14][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	19.284   */18.816        */0.516         FIFO_INST/fifo_mem/\fifo_mem_reg[2][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	19.284   */18.816        */0.516         REG_FILE_INST/\regArr_reg[14][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	19.284   */18.816        */0.516         PLSE_GEN_INST/pls_flop_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	19.284   */18.816        */0.516         REG_FILE_INST/\regArr_reg[10][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	19.284   */18.816        */0.516         REG_FILE_INST/\regArr_reg[11][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	19.284   */18.816        */0.516         UART_INST/U0_UART_TX/U0_Serializer/\DATA_V_reg[6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	19.284   */18.816        */0.516         REG_FILE_INST/\regArr_reg[4][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	19.294   */18.816        */0.506         UART_INST/U0_UART_RX/U0_deserializer/\P_DATA_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	19.290   */18.817        */0.510         UART_INST/U0_UART_TX/U0_Serializer/\ser_count_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	19.284   */18.817        */0.516         FIFO_INST/fifo_mem/\fifo_mem_reg[1][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	19.284   */18.817        */0.516         FIFO_INST/fifo_mem/\fifo_mem_reg[7][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	19.284   */18.817        */0.516         FIFO_INST/fifo_mem/\fifo_mem_reg[5][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	19.285   */18.817        */0.515         FIFO_INST/fifo_mem/\fifo_mem_reg[6][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	19.294   */18.817        */0.506         UART_INST/U0_UART_RX/U0_deserializer/\P_DATA_reg[5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	19.285   */18.818        */0.515         FIFO_INST/fifo_mem/\fifo_mem_reg[2][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	19.285   */18.818        */0.515         REG_FILE_INST/\regArr_reg[15][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	19.285   */18.818        */0.515         REG_FILE_INST/\regArr_reg[5][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	19.285   */18.818        */0.515         REG_FILE_INST/\regArr_reg[12][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	19.285   */18.818        */0.515         REG_FILE_INST/\regArr_reg[10][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	19.285   */18.818        */0.515         FIFO_INST/fifo_mem/\fifo_mem_reg[1][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	19.285   */18.818        */0.515         REG_FILE_INST/\regArr_reg[10][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	19.285   */18.819        */0.515         FIFO_INST/fifo_mem/\fifo_mem_reg[5][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	19.285   */18.819        */0.515         REG_FILE_INST/\regArr_reg[12][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	19.285   */18.819        */0.515         REG_FILE_INST/\regArr_reg[12][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	19.285   */18.820        */0.515         FIFO_INST/fifo_mem/\fifo_mem_reg[0][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	19.285   */18.820        */0.515         FIFO_INST/fifo_mem/\fifo_mem_reg[5][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	19.285   */18.820        */0.515         FIFO_INST/fifo_mem/\fifo_mem_reg[1][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	19.285   */18.820        */0.515         REG_FILE_INST/\regArr_reg[5][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	19.285   */18.820        */0.515         FIFO_INST/fifo_mem/\fifo_mem_reg[1][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	19.285   */18.820        */0.515         REG_FILE_INST/\RdData_reg[5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	19.285   */18.820        */0.515         REG_FILE_INST/\regArr_reg[7][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	19.285   */18.820        */0.515         FIFO_INST/fifo_mem/\fifo_mem_reg[5][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	19.285   */18.820        */0.515         REG_FILE_INST/\regArr_reg[6][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	19.285   */18.820        */0.515         REG_FILE_INST/\regArr_reg[8][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	19.285   */18.820        */0.515         FIFO_INST/fifo_mem/\fifo_mem_reg[2][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	19.285   */18.820        */0.515         REG_FILE_INST/\regArr_reg[4][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	19.285   */18.820        */0.515         REG_FILE_INST/\regArr_reg[8][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	19.285   */18.820        */0.515         REG_FILE_INST/\regArr_reg[7][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	19.285   */18.820        */0.515         REG_FILE_INST/\regArr_reg[13][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	19.285   */18.820        */0.515         REG_FILE_INST/\regArr_reg[4][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	19.285   */18.821        */0.515         UART_INST/U0_UART_TX/U0_parity_calc/\DATA_V_reg[7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	19.285   */18.821        */0.515         REG_FILE_INST/\regArr_reg[13][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	19.285   */18.821        */0.515         REG_FILE_INST/\regArr_reg[13][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	19.285   */18.821        */0.515         REG_FILE_INST/\regArr_reg[12][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	19.285   */18.821        */0.515         REG_FILE_INST/\regArr_reg[13][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	19.285   */18.821        */0.515         FIFO_INST/fifo_mem/\fifo_mem_reg[6][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	19.285   */18.822        */0.515         FIFO_INST/fifo_mem/\fifo_mem_reg[4][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	19.285   */18.822        */0.515         FIFO_INST/fifo_mem/\fifo_mem_reg[0][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	19.285   */18.822        */0.515         REG_FILE_INST/\regArr_reg[14][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	19.285   */18.822        */0.515         REG_FILE_INST/\regArr_reg[7][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	19.285   */18.822        */0.515         FIFO_INST/fifo_mem/\fifo_mem_reg[0][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	19.285   */18.822        */0.515         REG_FILE_INST/\regArr_reg[8][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	19.285   */18.822        */0.515         REG_FILE_INST/\regArr_reg[11][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	19.285   */18.823        */0.515         REG_FILE_INST/\regArr_reg[8][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	19.285   */18.823        */0.515         UART_INST/U0_UART_TX/U0_parity_calc/\DATA_V_reg[5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	19.285   */18.823        */0.515         UART_INST/U0_UART_TX/U0_Serializer/\ser_count_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	19.285   */18.823        */0.515         UART_INST/U0_UART_TX/U0_parity_calc/\DATA_V_reg[4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	19.285   */18.823        */0.515         FIFO_INST/fifo_mem/\fifo_mem_reg[1][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	19.285   */18.823        */0.515         REG_FILE_INST/\regArr_reg[9][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	19.285   */18.824        */0.515         FIFO_INST/fifo_mem/\fifo_mem_reg[3][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	19.285   */18.824        */0.515         REG_FILE_INST/\regArr_reg[15][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	19.285   */18.824        */0.514         FIFO_INST/fifo_mem/\fifo_mem_reg[1][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	19.285   */18.824        */0.514         REG_FILE_INST/\regArr_reg[14][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	19.285   */18.824        */0.514         REG_FILE_INST/\regArr_reg[6][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	19.285   */18.824        */0.514         FIFO_INST/fifo_mem/\fifo_mem_reg[4][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	19.285   */18.824        */0.514         REG_FILE_INST/\regArr_reg[6][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	19.286   */18.824        */0.514         REG_FILE_INST/\regArr_reg[5][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	19.285   */18.824        */0.514         REG_FILE_INST/\regArr_reg[7][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	19.286   */18.825        */0.514         FIFO_INST/fifo_mem/\fifo_mem_reg[6][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	19.286   */18.825        */0.514         FIFO_INST/fifo_mem/\fifo_mem_reg[2][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	19.286   */18.825        */0.514         REG_FILE_INST/\regArr_reg[9][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	19.286   */18.825        */0.514         FIFO_INST/fifo_mem/\fifo_mem_reg[7][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	19.292   */18.825        */0.508         CLK_DIV_TX_INST/reg_div_clk_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	19.286   */18.825        */0.514         REG_FILE_INST/\regArr_reg[8][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	19.286   */18.825        */0.514         REG_FILE_INST/\regArr_reg[12][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	19.286   */18.825        */0.514         REG_FILE_INST/\regArr_reg[4][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	19.286   */18.825        */0.514         DATA_SYNC_INST/\sync_bus_reg[4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	19.286   */18.825        */0.514         REG_FILE_INST/\regArr_reg[14][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	19.286   */18.826        */0.514         REG_FILE_INST/\regArr_reg[7][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	19.286   */18.826        */0.514         REG_FILE_INST/\regArr_reg[13][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	19.286   */18.826        */0.514         REG_FILE_INST/\regArr_reg[10][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	19.286   */18.826        */0.514         REG_FILE_INST/\regArr_reg[9][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	19.286   */18.826        */0.514         UART_INST/U0_UART_TX/U0_Serializer/\DATA_V_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	19.286   */18.826        */0.514         FIFO_INST/fifo_mem/\fifo_mem_reg[3][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	19.286   */18.826        */0.514         REG_FILE_INST/\regArr_reg[5][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	19.286   */18.826        */0.514         REG_FILE_INST/\regArr_reg[15][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	19.286   */18.826        */0.514         REG_FILE_INST/\regArr_reg[15][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	19.286   */18.826        */0.514         REG_FILE_INST/\regArr_reg[9][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	19.286   */18.827        */0.514         REG_FILE_INST/\RdData_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	19.286   */18.827        */0.514         FIFO_INST/fifo_mem/\fifo_mem_reg[7][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	19.286   */18.827        */0.514         REG_FILE_INST/\RdData_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	19.286   */18.827        */0.514         FIFO_INST/fifo_mem/\fifo_mem_reg[7][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	19.286   */18.827        */0.514         REG_FILE_INST/\regArr_reg[8][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	19.286   */18.827        */0.514         FIFO_INST/fifo_mem/\fifo_mem_reg[6][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	19.286   */18.827        */0.514         FIFO_INST/fifo_mem/\fifo_mem_reg[2][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	19.286   */18.827        */0.514         REG_FILE_INST/\regArr_reg[15][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	19.286   */18.827        */0.514         REG_FILE_INST/\regArr_reg[5][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	19.286   */18.827        */0.514         FIFO_INST/fifo_mem/\fifo_mem_reg[6][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	19.286   */18.827        */0.514         FIFO_INST/fifo_mem/\fifo_mem_reg[3][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	19.286   */18.828        */0.514         REG_FILE_INST/\regArr_reg[15][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	19.253   */18.828        */0.547         SYS_CTRL_INST/\Address_s_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	19.286   */18.828        */0.514         FIFO_INST/fifo_mem/\fifo_mem_reg[3][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	19.286   */18.828        */0.514         FIFO_INST/fifo_mem/\fifo_mem_reg[6][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	19.286   */18.828        */0.514         FIFO_INST/fifo_mem/\fifo_mem_reg[5][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	19.286   */18.828        */0.514         UART_INST/U0_UART_RX/U0_data_sampling/sampled_bit_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	19.286   */18.828        */0.514         FIFO_INST/fifo_mem/\fifo_mem_reg[6][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	19.253   */18.828        */0.547         SYS_CTRL_INST/\Address_s_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	19.286   */18.829        */0.514         UART_INST/U0_UART_TX/U0_Serializer/\DATA_V_reg[5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	19.286   */18.829        */0.514         FIFO_INST/fifo_mem/\fifo_mem_reg[2][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	19.286   */18.829        */0.514         FIFO_INST/fifo_mem/\fifo_mem_reg[5][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	19.286   */18.829        */0.514         REG_FILE_INST/\regArr_reg[10][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	19.286   */18.829        */0.514         FIFO_INST/fifo_mem/\fifo_mem_reg[7][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	19.286   */18.829        */0.514         REG_FILE_INST/\regArr_reg[14][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	19.286   */18.829        */0.514         UART_INST/U0_UART_TX/U0_parity_calc/\DATA_V_reg[6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	19.286   */18.829        */0.514         REG_FILE_INST/\regArr_reg[5][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	19.286   */18.829        */0.514         FIFO_INST/fifo_mem/\fifo_mem_reg[1][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	19.286   */18.829        */0.514         UART_INST/U0_UART_TX/U0_Serializer/\DATA_V_reg[4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	19.286   */18.830        */0.514         FIFO_INST/fifo_mem/\fifo_mem_reg[4][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	19.286   */18.830        */0.514         REG_FILE_INST/\regArr_reg[12][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	19.286   */18.830        */0.514         REG_FILE_INST/\regArr_reg[7][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	19.286   */18.830        */0.514         FIFO_INST/fifo_mem/\fifo_mem_reg[3][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	19.286   */18.830        */0.514         REG_FILE_INST/\regArr_reg[10][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	19.286   */18.830        */0.514         FIFO_INST/fifo_mem/\fifo_mem_reg[7][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	19.286   */18.830        */0.514         REG_FILE_INST/\regArr_reg[6][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	19.286   */18.830        */0.514         REG_FILE_INST/\regArr_reg[10][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	19.286   */18.830        */0.514         REG_FILE_INST/\regArr_reg[5][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	19.286   */18.830        */0.514         FIFO_INST/fifo_mem/\fifo_mem_reg[2][7] /SI    1
ALU_CLK(R)->ALU_CLK(R)	19.286   */18.831        */0.514         ALU_INST/\ALU_OUT_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	19.286   */18.831        */0.514         REG_FILE_INST/\regArr_reg[7][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	19.286   */18.831        */0.514         REG_FILE_INST/\regArr_reg[4][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	19.286   */18.831        */0.514         UART_INST/U0_UART_TX/U0_parity_calc/\DATA_V_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	19.287   */18.831        */0.513         UART_INST/U0_UART_TX/U0_parity_calc/\DATA_V_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	19.287   */18.831        */0.513         RST_SYNC2_INST/\FFs_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	19.287   */18.831        */0.513         REG_FILE_INST/\regArr_reg[9][7] /SI    1
ALU_CLK(R)->ALU_CLK(R)	19.287   */18.831        */0.513         ALU_INST/\ALU_OUT_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	19.287   */18.832        */0.513         FIFO_INST/fifo_mem/\fifo_mem_reg[3][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	19.287   */18.832        */0.513         REG_FILE_INST/\regArr_reg[15][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	19.287   */18.832        */0.513         FIFO_INST/fifo_mem/\fifo_mem_reg[7][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	19.287   */18.832        */0.513         REG_FILE_INST/\regArr_reg[6][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	19.289   */18.832        */0.511         FIFO_INST/fifo_mem/\fifo_mem_reg[4][4] /SI    1
ALU_CLK(R)->ALU_CLK(R)	19.287   */18.832        */0.513         ALU_INST/\ALU_OUT_reg[12] /SI    1
ALU_CLK(R)->ALU_CLK(R)	19.287   */18.832        */0.513         ALU_INST/\ALU_OUT_reg[10] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	19.287   */18.832        */0.513         REG_FILE_INST/\RdData_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	19.287   */18.832        */0.513         REG_FILE_INST/\regArr_reg[9][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	19.287   */18.832        */0.513         REG_FILE_INST/\regArr_reg[11][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	19.287   */18.832        */0.513         FIFO_INST/fifo_mem/\fifo_mem_reg[7][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	19.287   */18.832        */0.513         UART_INST/U0_UART_TX/U0_parity_calc/\DATA_V_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	19.287   */18.832        */0.513         UART_INST/U0_UART_TX/U0_Serializer/\DATA_V_reg[7] /SI    1
ALU_CLK(R)->ALU_CLK(R)	19.287   */18.832        */0.513         ALU_INST/\ALU_OUT_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	19.287   */18.833        */0.513         REG_FILE_INST/\regArr_reg[8][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	19.290   */18.833        */0.510         REG_FILE_INST/\regArr_reg[13][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	19.287   */18.833        */0.513         FIFO_INST/sync_rptr_gray_to_wptr_gray/\sync_ff2_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	19.287   */18.833        */0.513         REG_FILE_INST/\regArr_reg[12][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	19.289   */18.834        */0.511         FIFO_INST/fifo_rd/\rptr_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	19.287   */18.834        */0.513         FIFO_INST/sync_rptr_gray_to_wptr_gray/\sync_ff2_reg[3] /SI    1
ALU_CLK(R)->ALU_CLK(R)	19.287   */18.834        */0.513         ALU_INST/\ALU_OUT_reg[8] /SI    1
ALU_CLK(R)->ALU_CLK(R)	19.287   */18.834        */0.513         ALU_INST/\ALU_OUT_reg[14] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	19.287   */18.834        */0.513         REG_FILE_INST/\regArr_reg[6][5] /SI    1
ALU_CLK(R)->ALU_CLK(R)	19.287   */18.834        */0.513         ALU_INST/\ALU_OUT_reg[11] /SI    1
ALU_CLK(R)->ALU_CLK(R)	19.287   */18.834        */0.513         ALU_INST/\ALU_OUT_reg[13] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	19.287   */18.834        */0.513         FIFO_INST/fifo_mem/\fifo_mem_reg[6][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	19.287   */18.834        */0.513         UART_INST/U0_UART_TX/U0_Serializer/\DATA_V_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	19.287   */18.835        */0.513         REG_FILE_INST/\regArr_reg[7][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	19.287   */18.835        */0.513         FIFO_INST/fifo_mem/\fifo_mem_reg[3][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	19.287   */18.835        */0.513         FIFO_INST/fifo_mem/\fifo_mem_reg[5][7] /SI    1
ALU_CLK(R)->ALU_CLK(R)	19.287   */18.835        */0.513         ALU_INST/\ALU_OUT_reg[15] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	19.287   */18.835        */0.513         FIFO_INST/sync_rptr_gray_to_wptr_gray/\sync_ff1_reg[3] /SI    1
ALU_CLK(R)->ALU_CLK(R)	19.287   */18.835        */0.513         ALU_INST/\ALU_OUT_reg[9] /SI    1
ALU_CLK(R)->ALU_CLK(R)	19.287   */18.837        */0.513         ALU_INST/OUT_VALID_reg/SI    1
ALU_CLK(R)->ALU_CLK(R)	19.288   */18.838        */0.512         ALU_INST/\ALU_OUT_reg[5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	19.288   */18.838        */0.512         FIFO_INST/sync_wptr_gray_to_rptr_gray/\sync_ff2_reg[2] /SI    1
ALU_CLK(R)->ALU_CLK(R)	19.288   */18.840        */0.512         ALU_INST/\ALU_OUT_reg[6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	19.288   */18.842        */0.512         FIFO_INST/sync_wptr_gray_to_rptr_gray/\sync_ff2_reg[1] /SI    1
ALU_CLK(R)->ALU_CLK(R)	19.288   */18.842        */0.512         ALU_INST/\ALU_OUT_reg[4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	19.288   */18.842        */0.512         FIFO_INST/sync_wptr_gray_to_rptr_gray/\sync_ff2_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	19.288   */18.843        */0.512         SYS_CTRL_INST/\state_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	19.288   */18.843        */0.512         FIFO_INST/sync_rptr_gray_to_wptr_gray/\sync_ff1_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	19.289   */18.844        */0.511         FIFO_INST/sync_rptr_gray_to_wptr_gray/\sync_ff2_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	19.289   */18.845        */0.511         PLSE_GEN_INST/rcv_flop_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	19.289   */18.845        */0.511         FIFO_INST/sync_wptr_gray_to_rptr_gray/\sync_ff1_reg[0] /SI    1
ALU_CLK(R)->ALU_CLK(R)	19.289   */18.846        */0.511         ALU_INST/\ALU_OUT_reg[7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	19.289   */18.846        */0.511         FIFO_INST/sync_rptr_gray_to_wptr_gray/\sync_ff1_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	19.289   */18.848        */0.511         FIFO_INST/sync_wptr_gray_to_rptr_gray/\sync_ff1_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	19.289   */18.848        */0.511         FIFO_INST/sync_rptr_gray_to_wptr_gray/\sync_ff2_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	19.289   */18.848        */0.511         FIFO_INST/sync_wptr_gray_to_rptr_gray/\sync_ff1_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	19.290   */18.851        */0.510         FIFO_INST/sync_wptr_gray_to_rptr_gray/\sync_ff2_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	19.290   */18.851        */0.510         FIFO_INST/sync_wptr_gray_to_rptr_gray/\sync_ff1_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	19.290   */18.852        */0.510         RST_SYNC2_INST/\FFs_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	19.290   */18.852        */0.510         RST_SYNC1_INST/\FFs_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	19.290   */18.856        */0.510         DATA_SYNC_INST/\sync_enable_FF_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	19.291   */18.859        */0.509         DATA_SYNC_INST/\sync_enable_FF_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	19.381   */18.863        */0.419         FIFO_INST/sync_rptr_gray_to_wptr_gray/\sync_ff1_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	19.381   */18.864        */0.419         FIFO_INST/sync_wptr_gray_to_rptr_gray/\sync_ff1_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	19.385   */18.880        */0.415         PLSE_GEN_INST/rcv_flop_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	19.294   */18.881        */0.506         SYS_CTRL_INST/ALU_OUT_BYTE_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	19.294   */18.881        */0.506         CLK_DIV_TX_INST/\counter_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	19.294   */18.881        */0.506         DATA_SYNC_INST/enable_pulse_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	19.388   */18.898        */0.412         PLSE_GEN_INST/pls_flop_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	19.388   */18.899        */0.412         DATA_SYNC_INST/sync_enable_F3_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	19.396   */18.944        */0.404         FIFO_INST/sync_rptr_gray_to_wptr_gray/\sync_ff2_reg[2] /D    1
@(R)->SCAN_CLK(R)	19.454   18.949/*        0.346/*         CLK_DIV_RX_INST/\counter_reg[4] /RN    1
@(R)->SCAN_CLK(R)	19.454   18.950/*        0.346/*         CLK_DIV_RX_INST/\counter_reg[6] /RN    1
@(R)->SCAN_CLK(R)	19.454   18.950/*        0.346/*         CLK_DIV_RX_INST/\counter_reg[5] /RN    1
@(R)->SCAN_CLK(R)	19.454   18.950/*        0.346/*         CLK_DIV_RX_INST/\counter_reg[7] /RN    1
@(R)->SCAN_CLK(R)	19.454   18.950/*        0.346/*         CLK_DIV_RX_INST/\counter_reg[2] /RN    1
@(R)->SCAN_CLK(R)	19.454   18.951/*        0.346/*         CLK_DIV_RX_INST/\counter_reg[3] /RN    1
@(R)->SCAN_CLK(R)	19.454   18.951/*        0.346/*         CLK_DIV_RX_INST/\counter_reg[1] /RN    1
@(R)->SCAN_CLK(R)	19.454   18.952/*        0.346/*         CLK_DIV_RX_INST/flag_reg/RN    1
SCAN_CLK(R)->SCAN_CLK(R)	19.397   */18.952        */0.403         FIFO_INST/sync_rptr_gray_to_wptr_gray/\sync_ff2_reg[1] /D    1
@(R)->SCAN_CLK(R)	19.454   18.952/*        0.346/*         CLK_DIV_RX_INST/\counter_reg[0] /RN    1
@(R)->SCAN_CLK(R)	19.454   18.953/*        0.346/*         CLK_DIV_RX_INST/reg_div_clk_reg/RN    1
SCAN_CLK(R)->SCAN_CLK(R)	19.398   */18.955        */0.402         FIFO_INST/sync_rptr_gray_to_wptr_gray/\sync_ff2_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	19.398   */18.957        */0.402         FIFO_INST/sync_wptr_gray_to_rptr_gray/\sync_ff2_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	19.398   */18.957        */0.402         FIFO_INST/sync_wptr_gray_to_rptr_gray/\sync_ff2_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	19.398   */18.957        */0.402         FIFO_INST/sync_rptr_gray_to_wptr_gray/\sync_ff2_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	19.276   */18.959        */0.524         UART_INST/U0_UART_RX/U0_edge_bit_counter/\edge_count_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	19.398   */18.960        */0.402         FIFO_INST/sync_wptr_gray_to_rptr_gray/\sync_ff2_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	19.398   */18.960        */0.402         FIFO_INST/sync_wptr_gray_to_rptr_gray/\sync_ff2_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	19.399   */18.961        */0.401         RST_SYNC2_INST/\FFs_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	19.399   */18.961        */0.401         RST_SYNC1_INST/\FFs_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	19.400   */18.968        */0.400         DATA_SYNC_INST/\sync_enable_FF_reg[1] /D    1
@(R)->SCAN_CLK(R)	19.488   19.241/*        0.312/*         RST_SYNC2_INST/\FFs_reg[1] /RN    1
@(R)->SCAN_CLK(R)	19.488   19.241/*        0.312/*         RST_SYNC2_INST/\FFs_reg[0] /RN    1
@(R)->SCAN_CLK(R)	19.488   19.241/*        0.312/*         RST_SYNC1_INST/\FFs_reg[1] /RN    1
@(R)->SCAN_CLK(R)	19.488   19.241/*        0.312/*         RST_SYNC1_INST/\FFs_reg[0] /RN    1
@(R)->SCAN_CLK(R)	19.512   19.396/*        0.288/*         UART_INST/U0_UART_RX/U0_edge_bit_counter/\bit_count_reg[3] /RN    1
@(R)->SCAN_CLK(R)	19.512   19.396/*        0.288/*         UART_INST/U0_UART_TX/U0_mux/OUT_reg/RN    1
@(R)->SCAN_CLK(R)	19.512   19.396/*        0.288/*         UART_INST/U0_UART_RX/U0_par_chk/par_err_reg/RN    1
@(R)->SCAN_CLK(R)	19.512   19.396/*        0.288/*         FIFO_INST/fifo_rd/\rptr_reg[0] /RN    1
@(R)->SCAN_CLK(R)	19.512   19.396/*        0.288/*         UART_INST/U0_UART_RX/U0_stp_chk/stp_err_reg/RN    1
@(R)->SCAN_CLK(R)	19.516   19.400/*        0.284/*         UART_INST/U0_UART_TX/U0_parity_calc/\DATA_V_reg[5] /RN    1
@(R)->SCAN_CLK(R)	19.516   19.400/*        0.284/*         UART_INST/U0_UART_TX/U0_parity_calc/parity_reg/RN    1
@(R)->SCAN_CLK(R)	19.516   19.400/*        0.284/*         UART_INST/U0_UART_TX/U0_Serializer/\ser_count_reg[0] /RN    1
@(R)->SCAN_CLK(R)	19.516   19.400/*        0.284/*         UART_INST/U0_UART_TX/U0_Serializer/\ser_count_reg[1] /RN    1
@(R)->SCAN_CLK(R)	19.516   19.400/*        0.284/*         UART_INST/U0_UART_TX/U0_Serializer/\ser_count_reg[2] /RN    1
@(R)->SCAN_CLK(R)	19.516   19.400/*        0.284/*         UART_INST/U0_UART_TX/U0_Serializer/\DATA_V_reg[7] /RN    1
@(R)->SCAN_CLK(R)	19.516   19.400/*        0.284/*         UART_INST/U0_UART_TX/U0_Serializer/\DATA_V_reg[1] /RN    1
@(R)->SCAN_CLK(R)	19.516   19.400/*        0.284/*         UART_INST/U0_UART_TX/U0_Serializer/\DATA_V_reg[2] /RN    1
@(R)->SCAN_CLK(R)	19.516   19.400/*        0.284/*         UART_INST/U0_UART_TX/U0_Serializer/\DATA_V_reg[3] /RN    1
@(R)->SCAN_CLK(R)	19.516   19.400/*        0.284/*         UART_INST/U0_UART_TX/U0_Serializer/\DATA_V_reg[4] /RN    1
@(R)->SCAN_CLK(R)	19.516   19.400/*        0.284/*         UART_INST/U0_UART_TX/U0_Serializer/\DATA_V_reg[5] /RN    1
@(R)->SCAN_CLK(R)	19.516   19.400/*        0.284/*         UART_INST/U0_UART_TX/U0_Serializer/\DATA_V_reg[6] /RN    1
@(R)->SCAN_CLK(R)	19.516   19.400/*        0.284/*         UART_INST/U0_UART_TX/U0_Serializer/\DATA_V_reg[0] /RN    1
@(R)->SCAN_CLK(R)	19.516   19.400/*        0.284/*         UART_INST/U0_UART_TX/U0_fsm/\current_state_reg[0] /RN    1
@(R)->SCAN_CLK(R)	19.516   19.400/*        0.284/*         UART_INST/U0_UART_TX/U0_fsm/\current_state_reg[2] /RN    1
@(R)->SCAN_CLK(R)	19.516   19.400/*        0.284/*         UART_INST/U0_UART_TX/U0_fsm/\current_state_reg[1] /RN    1
@(R)->SCAN_CLK(R)	19.516   19.400/*        0.284/*         UART_INST/U0_UART_TX/U0_fsm/busy_reg/RN    1
@(R)->SCAN_CLK(R)	19.516   19.400/*        0.284/*         CLK_DIV_TX_INST/\counter_reg[1] /RN    1
@(R)->SCAN_CLK(R)	19.516   19.400/*        0.284/*         CLK_DIV_TX_INST/\counter_reg[3] /RN    1
@(R)->SCAN_CLK(R)	19.516   19.400/*        0.284/*         CLK_DIV_TX_INST/\counter_reg[4] /RN    1
@(R)->SCAN_CLK(R)	19.516   19.400/*        0.284/*         CLK_DIV_TX_INST/\counter_reg[5] /RN    1
@(R)->SCAN_CLK(R)	19.516   19.400/*        0.284/*         CLK_DIV_TX_INST/\counter_reg[6] /RN    1
@(R)->SCAN_CLK(R)	19.516   19.400/*        0.284/*         CLK_DIV_TX_INST/\counter_reg[2] /RN    1
@(R)->SCAN_CLK(R)	19.516   19.400/*        0.284/*         CLK_DIV_TX_INST/\counter_reg[0] /RN    1
@(R)->SCAN_CLK(R)	19.516   19.400/*        0.284/*         UART_INST/U0_UART_RX/U0_edge_bit_counter/\edge_count_reg[3] /RN    1
@(R)->SCAN_CLK(R)	19.516   19.400/*        0.284/*         UART_INST/U0_UART_RX/U0_edge_bit_counter/\edge_count_reg[4] /RN    1
@(R)->SCAN_CLK(R)	19.516   19.400/*        0.284/*         UART_INST/U0_UART_RX/U0_edge_bit_counter/\edge_count_reg[5] /RN    1
@(R)->SCAN_CLK(R)	19.516   19.400/*        0.284/*         UART_INST/U0_UART_RX/U0_edge_bit_counter/\bit_count_reg[0] /RN    1
@(R)->SCAN_CLK(R)	19.516   19.400/*        0.284/*         UART_INST/U0_UART_RX/U0_edge_bit_counter/\bit_count_reg[1] /RN    1
@(R)->SCAN_CLK(R)	19.516   19.400/*        0.284/*         UART_INST/U0_UART_RX/U0_edge_bit_counter/\bit_count_reg[2] /RN    1
@(R)->SCAN_CLK(R)	19.516   19.400/*        0.284/*         UART_INST/U0_UART_RX/U0_uart_fsm/\current_state_reg[1] /RN    1
@(R)->SCAN_CLK(R)	19.516   19.400/*        0.284/*         UART_INST/U0_UART_RX/U0_uart_fsm/\current_state_reg[0] /RN    1
@(R)->SCAN_CLK(R)	19.516   19.400/*        0.284/*         UART_INST/U0_UART_RX/U0_uart_fsm/\current_state_reg[2] /RN    1
@(R)->SCAN_CLK(R)	19.516   19.400/*        0.284/*         UART_INST/U0_UART_TX/U0_parity_calc/\DATA_V_reg[7] /RN    1
@(R)->SCAN_CLK(R)	19.516   19.400/*        0.284/*         UART_INST/U0_UART_TX/U0_parity_calc/\DATA_V_reg[6] /RN    1
@(R)->SCAN_CLK(R)	19.516   19.400/*        0.284/*         UART_INST/U0_UART_TX/U0_parity_calc/\DATA_V_reg[3] /RN    1
@(R)->SCAN_CLK(R)	19.516   19.400/*        0.284/*         UART_INST/U0_UART_TX/U0_parity_calc/\DATA_V_reg[2] /RN    1
@(R)->SCAN_CLK(R)	19.516   19.400/*        0.284/*         UART_INST/U0_UART_TX/U0_parity_calc/\DATA_V_reg[0] /RN    1
@(R)->SCAN_CLK(R)	19.516   19.400/*        0.284/*         UART_INST/U0_UART_TX/U0_parity_calc/\DATA_V_reg[4] /RN    1
@(R)->SCAN_CLK(R)	19.516   19.400/*        0.284/*         UART_INST/U0_UART_TX/U0_parity_calc/\DATA_V_reg[1] /RN    1
@(R)->SCAN_CLK(R)	19.516   19.400/*        0.284/*         CLK_DIV_TX_INST/\counter_reg[7] /RN    1
@(R)->SCAN_CLK(R)	19.516   19.400/*        0.284/*         CLK_DIV_TX_INST/flag_reg/RN    1
@(R)->SCAN_CLK(R)	19.516   19.400/*        0.284/*         CLK_DIV_TX_INST/reg_div_clk_reg/RN    1
@(R)->SCAN_CLK(R)	19.516   19.400/*        0.284/*         PLSE_GEN_INST/pls_flop_reg/RN    1
@(R)->SCAN_CLK(R)	19.516   19.400/*        0.284/*         PLSE_GEN_INST/rcv_flop_reg/RN    1
@(R)->SCAN_CLK(R)	19.516   19.400/*        0.284/*         FIFO_INST/sync_wptr_gray_to_rptr_gray/\sync_ff1_reg[0] /RN    1
@(R)->SCAN_CLK(R)	19.516   19.400/*        0.284/*         FIFO_INST/sync_wptr_gray_to_rptr_gray/\sync_ff1_reg[1] /RN    1
@(R)->SCAN_CLK(R)	19.516   19.400/*        0.284/*         FIFO_INST/sync_wptr_gray_to_rptr_gray/\sync_ff1_reg[2] /RN    1
@(R)->SCAN_CLK(R)	19.516   19.400/*        0.284/*         UART_INST/U0_UART_RX/U0_deserializer/\P_DATA_reg[0] /RN    1
@(R)->SCAN_CLK(R)	19.516   19.400/*        0.284/*         UART_INST/U0_UART_RX/U0_data_sampling/sampled_bit_reg/RN    1
@(R)->SCAN_CLK(R)	19.516   19.400/*        0.284/*         UART_INST/U0_UART_RX/U0_data_sampling/\Samples_reg[0] /RN    1
@(R)->SCAN_CLK(R)	19.516   19.400/*        0.284/*         UART_INST/U0_UART_RX/U0_data_sampling/\Samples_reg[1] /RN    1
@(R)->SCAN_CLK(R)	19.516   19.400/*        0.284/*         UART_INST/U0_UART_RX/U0_data_sampling/\Samples_reg[2] /RN    1
@(R)->SCAN_CLK(R)	19.516   19.400/*        0.284/*         UART_INST/U0_UART_RX/U0_edge_bit_counter/\edge_count_reg[0] /RN    1
@(R)->SCAN_CLK(R)	19.516   19.400/*        0.284/*         UART_INST/U0_UART_RX/U0_edge_bit_counter/\edge_count_reg[1] /RN    1
@(R)->SCAN_CLK(R)	19.516   19.400/*        0.284/*         UART_INST/U0_UART_RX/U0_edge_bit_counter/\edge_count_reg[2] /RN    1
@(R)->SCAN_CLK(R)	19.516   19.400/*        0.284/*         FIFO_INST/sync_wptr_gray_to_rptr_gray/\sync_ff1_reg[3] /RN    1
@(R)->SCAN_CLK(R)	19.516   19.400/*        0.284/*         FIFO_INST/sync_wptr_gray_to_rptr_gray/\sync_ff2_reg[0] /RN    1
@(R)->SCAN_CLK(R)	19.516   19.400/*        0.284/*         FIFO_INST/sync_wptr_gray_to_rptr_gray/\sync_ff2_reg[1] /RN    1
@(R)->SCAN_CLK(R)	19.516   19.400/*        0.284/*         FIFO_INST/sync_wptr_gray_to_rptr_gray/\sync_ff2_reg[2] /RN    1
@(R)->SCAN_CLK(R)	19.516   19.400/*        0.284/*         UART_INST/U0_UART_RX/U0_deserializer/\P_DATA_reg[7] /RN    1
@(R)->SCAN_CLK(R)	19.516   19.400/*        0.284/*         UART_INST/U0_UART_RX/U0_deserializer/\P_DATA_reg[4] /RN    1
@(R)->SCAN_CLK(R)	19.516   19.400/*        0.284/*         UART_INST/U0_UART_RX/U0_deserializer/\P_DATA_reg[1] /RN    1
@(R)->SCAN_CLK(R)	19.516   19.400/*        0.284/*         UART_INST/U0_UART_RX/U0_deserializer/\P_DATA_reg[5] /RN    1
@(R)->SCAN_CLK(R)	19.516   19.400/*        0.284/*         FIFO_INST/sync_wptr_gray_to_rptr_gray/\sync_ff2_reg[3] /RN    1
@(R)->SCAN_CLK(R)	19.516   19.400/*        0.284/*         FIFO_INST/fifo_rd/\rptr_reg[1] /RN    1
@(R)->SCAN_CLK(R)	19.516   19.400/*        0.284/*         UART_INST/U0_UART_RX/U0_strt_chk/strt_glitch_reg/RN    1
@(R)->SCAN_CLK(R)	19.516   19.400/*        0.284/*         UART_INST/U0_UART_RX/U0_deserializer/\P_DATA_reg[2] /RN    1
@(R)->SCAN_CLK(R)	19.516   19.400/*        0.284/*         UART_INST/U0_UART_RX/U0_deserializer/\P_DATA_reg[6] /RN    1
@(R)->SCAN_CLK(R)	19.516   19.400/*        0.284/*         UART_INST/U0_UART_RX/U0_deserializer/\P_DATA_reg[3] /RN    1
@(R)->SCAN_CLK(R)	19.516   19.400/*        0.284/*         FIFO_INST/fifo_rd/\rptr_reg[2] /RN    1
@(R)->SCAN_CLK(R)	19.516   19.400/*        0.284/*         FIFO_INST/fifo_rd/\rptr_reg[3] /RN    1
RX_CLK(R)->UART_CLK(R)	216.814  215.568/*       54.253/*        framing_error    1
RX_CLK(R)->UART_CLK(R)	216.814  215.638/*       54.253/*        parity_error    1
TX_CLK(R)->TX_CLK(R)	8626.091 8624.876/*      54.253/*        UART_TX_O    1
