piton/design/chip/tile/common/rtl/u1.beh.v:3927:        assign carry = cin & b | (cin | b) & (a ^ c ^ d);
piton/design/chip/tile/common/rtl/u1.behV:3927:        assign carry = cin & b | (cin | b) & (a ^ c ^ d);
piton/design/chip/tile/common/rtl/dbl_buf.v:95:   assign 	  rd_buf = rd & (buf0_vld | buf1_vld);
piton/design/chip/tile/sparc/exu/rtl/sparc_exu_ecl_divcntl.v:310:    assign        zero_rem_d = ~ecl_div_ld_inputs & (div_ecl_detect_zero | zero_rem_q) & 
piton/design/chip/tile/sparc/exu/rtl/sparc_exu_ecl_divcntl.v:313:   assign new_zero_rem_with_zero = ~ecl_div_ld_inputs & (~div_ecl_d_62 | ecl_div_almostlast_cycle);
piton/design/chip/tile/sparc/exu/rtl/sparc_exu_ecl_mdqctl.v:181:   assign invalid_div_w = isdiv_w & (~ifu_exu_inst_vld_w | ifu_tlu_flush_w | early_flush_w);
piton/design/chip/tile/sparc/exu/rtl/sparc_exu_ecl_mdqctl.v:289:   assign        stay_mul_done = mul_done & (~wb_divcntl_ack_g | ecl_div_sel_div);
piton/design/chip/tile/sparc/exu/rtl/sparc_exu_ecl_mdqctl.v:290:   assign        next_mul_done = ~reset & (go_mul_done | stay_mul_done);
piton/design/chip/tile/sparc/exu/rtl/sparc_exu_rml.v:300:   assign       vld_w = ecl_rml_inst_vld_w & (~ecl_rml_early_flush_w | win_trap_w);
piton/design/chip/tile/sparc/exu/rtl/sparc_exu_ecl_wb.v:251:   assign      ecl_byp_sel_load_g = (ld_g2 & (wb_m | wrsr_m | ecl_byp_sel_ecc_m));
piton/design/chip/tile/sparc/exu/rtl/sparc_exu_eclccr.v:149:   assign valid_setcc_w = ~ifu_tlu_flush_w & ~early_flush_w & ifu_exu_inst_vld_w & (setcc_w | wb_ccr_wrccr_w);
piton/design/chip/tile/sparc/exu/rtl/sparc_exu_ecl.v:1032:                                (~rml_ecl_fill_e & (rml_ecl_clean_window_e | tag_overflow_trap_e | div_e));
piton/design/chip/tile/sparc/exu/bw_r_irf/rtl/bw_r_irf.v:1471:  wire wr_en  = active_win_thr_rd_w_neg_wr_en & (~rst_tri_en | ~rst_tri_en_neg);
piton/design/chip/tile/sparc/exu/bw_r_irf/rtl/bw_r_irf.v:1472:  wire wr_en2 = active_win_thr_rd_w2_neg_wr_en & (~rst_tri_en | ~rst_tri_en_neg);
piton/design/chip/tile/sparc/exu/bw_r_irf/rtl/bw_r_irf.v:3705:      if (active_win_thr_rd_w_neg_wr_en & (~rst_tri_en | ~rst_tri_en_neg)) begin
piton/design/chip/tile/sparc/exu/bw_r_irf/rtl/bw_r_irf.v:3708:      if (active_win_thr_rd_w2_neg_wr_en & (~rst_tri_en | ~rst_tri_en_neg)) begin
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_ifqctl.v:1180:   assign milhit_vec_s = ifd_ifc_milhit_s & (mil_valid_s | errthr_d1);
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_ifqctl.v:1394:   assign err_vec_d1 = dpcxthr_d & (errthr_d1 | err_req);
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_ifqctl.v:1440://   assign wrt_en_wd0_i2 = inv_ifc_word0_inv_i2 & (stpkt_i2 | evpkt_i2) |
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_ifqctl.v:1447://   assign wrt_en_wd1_i2 = inv_ifc_word1_inv_i2 & (stpkt_i2 | evpkt_i2) |
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_ifqctl.v:1562://   assign ifu_lsu_ibuf_busy = inq_vld & (~ifqadv_i1 | asireq_i1);
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_ifqctl.v:1839:   assign asird_i1 = asi_load_i1 & (~byp_sel_asi_l | illva_i1);
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_errctl.v:981:   assign meu_nxt = any_ue_vld & (any_lsu_ue | any_rf_ue | any_tlbasi_err |
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_errctl.v:988:   assign mec_nxt = any_err_vld & (any_lsu_ce | any_rf_ce |
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_errctl.v:996:					  any_priv_state & (any_lsu_ce | any_rf_err | any_tlbasi_err) |
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_swl.v:1128://                         resum_thread & (~wm_imiss | ifq_dtu_thrrdy);
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_swl.v:1130:   assign start_thread = resum_thread & (~wm_imiss | ifq_dtu_thrrdy) & 
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_dec.v:1084://   assign flag_sir_d = sir_inst_d & (fcl_dtu_privmode_d | fcl_dtu_hprivmode_d);
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_fcl.v:1503:                          ~dtu_fcl_ntr_s & (ely_stall_thisthr_f | usep_bf);
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_fcl.v:1675:   assign inst_vld_s2 = ((thr_f_crit & (tinst_vld_s | val_thr_s2_ed)) == 4'b0000) ?
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_fcl.v:1832:   assign kill_local_m = thr_match_mw & (utrap_flush_w | intr_vld_w);
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_fcl.v:1966://   assign imsto_nextthr_s1 = thr_match_nd & (ic_miss_s1 | tlbmiss_s1);
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_invctl.v:285:   assign wrt_en_wd_i2[0] = word_inv_i2 & (stpkt_i2 | evpkt_i2 |strmack_i2) &
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_invctl.v:290:   assign wrt_en_wd_i2[1] = word_inv_i2 & (stpkt_i2 | evpkt_i2 |strmack_i2) &
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_invctl.v:295:   assign wrt_en_wd_i2[2] = word_inv_i2 & (stpkt_i2 | evpkt_i2 |strmack_i2) &
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_invctl.v:300:   assign wrt_en_wd_i2[3] = word_inv_i2 & (stpkt_i2 | evpkt_i2 |strmack_i2) &
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:1267:           (wsr_inst_w2 & (tstate_rw_w2 | tpc_rw_w2 | tnpc_rw_w2  | 
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:2397:           (pich_onebelow_flg[0] & inst_vld_m & (inst_vld_g | inst_vld_w2) & 
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:2398:           thread0_rsel_m & (thread0_wsel_w2 | thread0_rsel_g)) | 
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:2405:           (pich_onebelow_flg[1] & inst_vld_m & (inst_vld_g | inst_vld_w2) & 
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:2406:           thread1_rsel_m & (thread1_wsel_w2 | thread1_rsel_g)) | 
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:2413:           (pich_onebelow_flg[2] & inst_vld_m & (inst_vld_g | inst_vld_w2) & 
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:2414:           thread2_rsel_m & (thread2_wsel_w2 | thread2_rsel_g)) | 
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:2421:           (pich_onebelow_flg[3] & inst_vld_m & (inst_vld_g | inst_vld_w2) & 
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:2422:           thread3_rsel_m & (thread3_wsel_w2 | thread3_rsel_g)) | 
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:2431:           (pich_onebelow_flg[0] & inst_vld_m & (inst_vld_g | inst_vld_w2) & 
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:2432:           thread0_rsel_m & (thread0_wsel_w2 | thread0_rsel_g)) | 
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:2439:           (pich_onebelow_flg[1] & inst_vld_m & (inst_vld_g | inst_vld_w2) & 
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:2440:           thread1_rsel_m & (thread1_wsel_w2 | thread1_rsel_g)) | 
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:2447:           (pich_onebelow_flg[2] & inst_vld_m & (inst_vld_g | inst_vld_w2) & 
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:2448:           thread2_rsel_m & (thread2_wsel_w2 | thread2_rsel_g)) | 
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:2455:           (pich_onebelow_flg[3] & inst_vld_m & (inst_vld_g | inst_vld_w2) & 
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:2456:           thread3_rsel_m & (thread3_wsel_w2 | thread3_rsel_g)) | 
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:4017:           wsr_inst_g_unflushed & inst_vld_g & (tstate_rw_g | tpc_rw_g | 
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:4023:           (((wsr_inst_g & (tstate_rw_g | tpc_rw_g | 
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:4039:           (((wsr_inst_w2 & (tstate_rw_w2 | tpc_rw_w2 | 
piton/design/chip/tile/sparc/tlu/rtl/tlu_pib.v:1714:// assign rsr_data_sel_e[1] = ~pcr_rw_e & (pic_npriv_rw_e | pic_priv_rw_e);
piton/design/chip/tile/sparc/tlu/rtl/tlu_mmu_ctl.v:1929:assign  tlu_dtlb_rd_done  = lsu_tlu_dtlb_done & (dtlb_data_rd_pend | dtlb_csm_rd_pend | dtlb_tag_rd_pend) ;
piton/design/chip/tile/sparc/tlu/rtl/tlu_mmu_ctl.v:1931:assign  tlu_dtlb_rd_done  = lsu_tlu_dtlb_done & (dtlb_data_rd_pend | dtlb_tag_rd_pend) ;
piton/design/chip/tile/sparc/tlu/rtl/tlu_mmu_ctl.v:1933://assign  itlb_rd_done  = ifu_tlu_itlb_done & (itlb_data_rd_pend | itlb_tag_rd_pend) ;
piton/design/chip/tile/sparc/tlu/rtl/tlu_mmu_ctl.v:2005:	(tlb_st_inst_unflushed & (dmmu_async_illgl_va_g | immu_async_illgl_va_g)) ;
piton/design/chip/tile/sparc/tlu/rtl/tlu_mmu_ctl.v:2062:        (tlb_ld_inst_unflushed & (dmmu_async_illgl_va_g | immu_async_illgl_va_g)) ;
piton/design/chip/tile/sparc/mul/rtl/sparc_mul_cntl.v:104:assign	epick = exu_req_vld & ( favor_e | ~spu_req_vld) ; 
piton/design/chip/tile/sparc/mul/rtl/sparc_mul_cntl.v:105:assign  spick = spu_req_vld & (~favor_e | ~exu_req_vld) ;
piton/design/chip/tile/sparc/ffu/rtl/sparc_ffu_ctl.v:707:                                                        fpop2_e & (fpop_high_5 | fpop_high_c |
piton/design/chip/tile/sparc/ffu/rtl/sparc_ffu_ctl.v:709:                           (fpop_low_4 | fpop_low_8) & fpop1_e & (fpop_high_8 | fpop_high_c) |
piton/design/chip/tile/sparc/ffu/rtl/sparc_ffu_ctl.v:712:                                                        fpop2_e & (fpop_high_2 | fpop_high_5 |
piton/design/chip/tile/sparc/ffu/rtl/sparc_ffu_ctl.v:716:                           fpop_low_9 & fpop1_e & (fpop_high_0 | fpop_high_4 | fpop_high_6 |
piton/design/chip/tile/sparc/ffu/rtl/sparc_ffu_ctl.v:718:                           fpop_low_a & fpop1_e & (fpop_high_0 | fpop_high_4) |
piton/design/chip/tile/sparc/ffu/rtl/sparc_ffu_ctl.v:1095:		                  any_op_w & (~ifu_tlu_inst_vld_w | unimpl_op_w)) & ~rolled_back;
piton/design/chip/tile/sparc/ffu/rtl/sparc_ffu_ctl.v:1390:   assign ctl_frf_wen[0] = ((rf_wen & (~dest_single | rd[0])) | ecc_wen[0]) & ~ctl_frf_ren; // dbl or odd sgl
piton/design/chip/tile/sparc/ffu/rtl/sparc_ffu_ctl.v:1473:   assign ctl_dp_fsr_sel_ld[3:0] =  ({4{ld_ret & (ldfsr | ldxfsr)}} &  
piton/design/chip/tile/sparc/ffu/rtl/sparc_ffu_ctl.v:1511:	                     fld_done & (ldfsr_vld | ldxfsr_vld);
piton/design/chip/tile/sparc/ffu/rtl/sparc_ffu_ctl.v:1689:   assign chk_ecc_m[0] = fst_m & (~dest_single | rd[0]) & ~output_sel_fsr;
piton/design/chip/tile/sparc/ffu/rtl/sparc_ffu_ctl.v:1691:   assign chk_ecc_w[0] = ren_rs2_w & ~kill_eccchk_w & (~source_single | rs2[0]);
piton/design/chip/tile/sparc/ffu/rtl/sparc_ffu_ctl.v:1693:   assign chk_ecc_w2[0] = chk_rs1_w2 & (~source_single | rs1[0]);
piton/design/chip/tile/sparc/ffu/rtl/sparc_ffu_ctl_visctl.v:266:   assign rs1_check_nonzero_e = visop_e & (siam | (wlogic & (opf_log_zero | opf_log_one | opf_log_src2 | opf_log_not2)));
piton/design/chip/tile/sparc/ffu/rtl/sparc_ffu_ctl_visctl.v:267:   assign rs2_check_nonzero_e = visop_e & wlogic & (opf_log_zero | opf_log_one | opf_log_src1 | opf_log_not1);
piton/design/chip/tile/sparc/ffu/rtl/sparc_ffu_ctl_visctl.v:272:   assign vis_nofrf_e = visop_e & (siam | alignaddr | opf_log_zero | opf_log_one);
piton/design/chip/tile/sparc/spu/rtl/spu_maaeqb.v:418:	//(cur_accumshft_state & spu_maaddr_ieven & (spu_maaddr_iequtwolenplus1 | spu_maaddr_iequtwolen))	|
piton/design/chip/tile/sparc/spu/rtl/spu_mactl.v:459:wire tr2state10_frm_state10 = cur_state_10 & (stxa_2ctl_reg | waiting_4stb_tobecome_empty |
piton/design/chip/tile/sparc/spu/rtl/spu_mactl.v:461:wire tr2state10_frm_state00 = cur_state_00 & (wait_4stb_tobecome_empty | wait4_trap_ack_stxa2ctl); 
piton/design/chip/tile/sparc/spu/rtl/spu_mactl.v:470:wire tr2state11_frm_state11 = cur_state_11 & (stxa_2ctl_reg | ~ma_op_complete_mask); 
piton/design/chip/tile/sparc/spu/rtl/spu_mared.v:539:assign spu_mared_m_rd_oprnd_sel = nxt_rdm_state & (mamulred_op_q | mamulred_op_set);
piton/design/chip/tile/sparc/spu/rtl/spu_mared.v:540:assign spu_mared_nm_rd_oprnd_sel = nxt_rdn_state & (mamulred_op_q | mamulred_op_set);
piton/design/chip/tile/sparc/spu/rtl/spu_mared.v:545:assign spu_mared_nm_rd_oprnd_sel = nxt_rdn_state & (spu_mactl_mulop | spu_mactl_expop);
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl2.v.pyv:1369:  (dfq_byp_full & (dcfill_active_e | inv_active_e | stdq_active_e) & ~(lsu_ignore_fill | ld_ignore_sec))) ; 
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl2.v.pyv:1469:  //(vld_dfq_pkt & (dfq_vld_entry_exists | dfq_rptr_vld_d1)) | 
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl2.v.pyv:1470:  (vld_dfq_pkt & (dfq_vld_entry_exists_w | dfq_rptr_vld_d1)) | 
piton/design/chip/tile/sparc/lsu/rtl/lsu_tlbdp.v:144:assign  stb_cam_vld = ld_inst_vld_m & (tlb_cam_hit | dtlb_bypass_m) & 
piton/design/chip/tile/sparc/lsu/rtl/lsu_excpctl.v:648:		(fp_ldst_m & (ld_inst_vld_m | st_inst_vld_m))) ; // float should not use
piton/design/chip/tile/sparc/lsu/rtl/lsu_excpctl.v:841:      ~(dw_size & (~ldst_dbl_m | fp_ldst_m)) ; //bug4149;
piton/design/chip/tile/sparc/lsu/rtl/lsu_excpctl.v:864:assign  unimp_asi_used = unimp_asi_m &  (ld_inst_vld_m | st_inst_vld_m) & lsu_alt_space_m ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_excpctl.v:1533:assign  dsfsr_side_effect_g = lsu_tlu_tte_ebit_g & (ldst_xslate_g | flsh_inst_g);
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:1929:    ((hpv_priv_e & hpstate_en_e) & ~(alt_space_e & (as_if_user_asi_e | tlb_byp_asi_e)));
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:2545:((|lsu_way_hit[`L1D_WAY_ARRAY_MASK])  & dcache_enable_g & (tlb_cam_hit_g | lsu_dtlb_bypass_g) &  //bug3702
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:3064:(~(cache_hit & (tlb_cam_hit_g | lsu_dtlb_bypass_g)) |	// include miss in tlb;bypass
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:3169:assign	lsu_st_rmo_m = (st_inst_vld_m & (binit_quad_asi_m | blk_asi_m) & lsu_alt_space_m) | blkst_m ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:4570://SC assign  unimp_asi_used = unimp_asi_m &  (ld_inst_vld_m | st_inst_vld_m) & lsu_alt_space_m ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:4652:	~(alt_space_e & (asi_internal_e | ~recognized_asi_e ))) ; //bug3660
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:6164:(dtlb_bypass_m & (phy_use_ec_asi_m | phy_byp_ec_asi_m) & lsu_alt_space_m) ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:6582:   assign signed_ldst_hw_m = signed_ldst_m & ( byp_byte_m | byp_hword_m );
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:6583://   assign unsigned_ldst_hw_m = unsigned_ldst_m & ( byp_byte_m | byp_hword_m );
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:6585:   assign signed_ldst_w_m = signed_ldst_m & ( byp_byte_m | byp_hword_m | byp_word_m );
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:6586://   assign unsigned_ldst_w_m = unsigned_ldst_m & ( byp_byte_m | byp_hword_m | byp_word_m );
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:6628:  =  merged_addr_m[4] & ~(~bendian_pred_m & (byp_hword_m | byp_word_m)) ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:7139:assign  st_x_le_g = (st_sz_dw_g & (~stdbl_g | fp_ldst_g)  & ~bendian_g) &  st_inst_vld_unflushed;
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl1.v:1872://assign lsu_ld0_spec_vld_kill_w2  =  ld0_spec_pick_vld_w2 & (~ld0_pkt_vld_unmasked | ld0_l2cache_rq_kill | ld0_ldbl_rq_w2 | non_l2bnk_mx0_d1) ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl1.v:1873:assign lsu_ld0_spec_vld_kill_w2  =  ld0_spec_pick_vld_w2 & (~ld0_l2cache_rq_w2 | ld0_l2cache_rq_kill | ld0_ldbl_rq_w2 | non_l2bnk_mx0_d1) ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl1.v:2041:assign lsu_ld1_spec_vld_kill_w2  =  ld1_spec_pick_vld_w2 & (~ld1_l2cache_rq_w2 | ld1_l2cache_rq_kill | ld1_ldbl_rq_w2 | non_l2bnk_mx1_d1) ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl1.v:2195:assign lsu_ld2_spec_vld_kill_w2  =  ld2_spec_pick_vld_w2 & (~ld2_l2cache_rq_w2 | ld2_l2cache_rq_kill | ld2_ldbl_rq_w2 | non_l2bnk_mx2_d1) ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl1.v:2347:assign lsu_ld3_spec_vld_kill_w2  =  ld3_spec_pick_vld_w2 & (~ld3_l2cache_rq_w2 | ld3_l2cache_rq_kill | ld3_ldbl_rq_w2 | non_l2bnk_mx3_d1) ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_stb_rwctl.v:1167://assign  ldstdbl_g = ldst_dbl_g & (ld_inst_vld_g | st_inst_vld_g) & ~ldst_fp_g ;
piton/design/chip/tile/ariane/src/fpu/src/fpnew_cast_multi.sv:684:  assign fp_regular_status.NV = src_is_int_q & (of_before_round | of_after_round); // overflow is invalid for I2F casts
piton/design/chip/tile/ariane/src/fpu/src/fpnew_cast_multi.sv:686:  assign fp_regular_status.OF = ~src_is_int_q & (~info_q.is_inf & (of_before_round | of_after_round)); // inf casts no OF
piton/design/chip/tile/ariane/src/fpu/src/fpnew_cast_multi.sv:689:            : (| fp_round_sticky_bits) | (~info_q.is_inf & (of_before_round | of_after_round));
piton/verif/env/manycore/tso_mon.v.pyv:812:wire spc1_stb_top_hit = |(spc1_stb_rdptr_decoded & (spc1_stb_ld_full_raw | spc1_stb_ld_partial_raw));
piton/verif/env/manycore/tso_mon.v.pyv:862:    if(spc1_mbar_inst0_g & ~spc1_dctl_flush_pipe_w & (C1T0_stb_ne|~spc1_no_spc_rmo_st[0]))
piton/verif/env/manycore/tso_mon.v.pyv:866:    if(spc1_mbar_inst1_g & ~ spc1_dctl_flush_pipe_w & (C1T1_stb_ne|~spc1_no_spc_rmo_st[1]))
piton/verif/env/manycore/tso_mon.v.pyv:870:    if(spc1_mbar_inst2_g & ~ spc1_dctl_flush_pipe_w & (C1T2_stb_ne|~spc1_no_spc_rmo_st[2]))
piton/verif/env/manycore/tso_mon.v.pyv:874:    if(spc1_mbar_inst3_g & ~ spc1_dctl_flush_pipe_w & (C1T3_stb_ne|~spc1_no_spc_rmo_st[3]))
