;redcode
;assert 1
	SPL 0, <-2
	CMP -7, <-420
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	DJN -1, @-20
	DJN -1, @-20
	SUB @127, 100
	CMP -7, <-420
	SUB #-16, 0
	ADD 0, 21
	SUB 6, @111
	SUB 7, <-425
	ADD -1, <-20
	ADD -1, <-20
	CMP -7, <-720
	SUB -7, <-720
	CMP -7, <-420
	SUB @121, 103
	SUB @121, 103
	JMZ 0, <-2
	SUB -7, <-420
	SUB -7, <-420
	CMP -7, <-420
	CMP -7, <-420
	CMP -7, <-420
	SUB @121, 201
	SUB @70, 8
	SPL 900, -600
	SLT @0, 2
	SUB @127, 106
	SPL 300, 90
	SPL 300, 90
	SPL 300, 90
	SUB @127, 100
	SUB @127, 100
	CMP @127, 100
	ADD 210, 60
	ADD 210, 60
	SUB @0, 2
	ADD 210, 60
	SPL 0
	SPL <0, 2
	CMP -7, <-720
	ADD 210, 60
	SUB #72, @200
	MOV -1, <-20
	MOV -1, <-20
	SUB #72, @200
	ADD 270, 1
	JMP @12, #200
	SUB #72, @200
	CMP -907, <-722
