

================================================================
== Vivado HLS Report for 'mergesort'
================================================================
* Date:           Thu Mar  1 10:51:46 2018

* Version:        2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)
* Project:        RTL_mergesort.prj
* Solution:       solution2
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      7.59|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   57|  909|   58|  910|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        +------------------+-------+-----+-----+-----+-----+---------+
        |                  |       |  Latency  |  Interval | Pipeline|
        |     Instance     | Module| min | max | min | max |   Type  |
        +------------------+-------+-----+-----+-----+-----+---------+
        |grp_merge_fu_154  |merge  |    8|   41|    8|   41|   none  |
        +------------------+-------+-----+-----+-----+-----+---------+

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+-------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  |  Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count | Pipelined|
        +----------+-----+-----+----------+-----------+-----------+-------+----------+
        |- FOR1    |   56|  908| 14 ~ 227 |          -|          -|      4|    no    |
        | + FOR2   |   12|  225|  12 ~ 45 |          -|          -| 1 ~ 5 |    no    |
        +----------+-----+-----+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|     788|    436|
|FIFO             |        -|      -|       -|      -|
|Instance         |        0|      -|    2560|   1096|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    238|
|Register         |        -|      -|     454|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|    3802|   1770|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|       3|      3|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +------------------+-------+---------+-------+------+------+
    |     Instance     | Module| BRAM_18K| DSP48E|  FF  |  LUT |
    +------------------+-------+---------+-------+------+------+
    |grp_merge_fu_154  |merge  |        0|      0|  2560|  1096|
    +------------------+-------+---------+-------+------+------+
    |Total             |       |        0|      0|  2560|  1096|
    +------------------+-------+---------+-------+------+------+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+-------+-----+----+------------+------------+
    |     Variable Name    | Operation| DSP48E|  FF | LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+-------+-----+----+------------+------------+
    |c_assign_fu_224_p2    |     +    |      0|  197|  69|          64|          64|
    |tmp1_fu_212_p2        |     +    |      0|  197|  69|          64|           2|
    |tmp_5_fu_218_p2       |     +    |      0|  197|  69|          64|          64|
    |x_1_fu_229_p2         |     +    |      0|  197|  69|          64|          64|
    |tmp_3_fu_206_p2       |   icmp   |      0|    0|  32|          64|           4|
    |tmp_fu_194_p2         |   icmp   |      0|    0|  32|          64|           4|
    |tmp_i_fu_234_p2       |   icmp   |      0|    0|  32|          64|           4|
    |c_assign_1_fu_239_p3  |  select  |      0|    0|  64|           1|          64|
    +----------------------+----------+-------+-----+----+------------+------------+
    |Total                 |          |      0|  788| 436|         449|         270|
    +----------------------+----------+-------+-----+----+------------+------------+

    * Multiplexer: 
    +----------------+----+-----------+-----+-----------+
    |      Name      | LUT| Input Size| Bits| Total Bits|
    +----------------+----+-----------+-----+-----------+
    |ap_NS_fsm       |  40|          7|    1|          7|
    |arr_0_o         |   9|          2|   64|        128|
    |arr_0_o_ap_vld  |   9|          2|    1|          2|
    |arr_1_o         |   9|          2|   64|        128|
    |arr_1_o_ap_vld  |   9|          2|    1|          2|
    |arr_2_o         |   9|          2|   64|        128|
    |arr_2_o_ap_vld  |   9|          2|    1|          2|
    |arr_3_o         |   9|          2|   64|        128|
    |arr_3_o_ap_vld  |   9|          2|    1|          2|
    |arr_4_o         |   9|          2|   64|        128|
    |arr_4_o_ap_vld  |   9|          2|    1|          2|
    |arr_5_o         |   9|          2|   64|        128|
    |arr_5_o_ap_vld  |   9|          2|    1|          2|
    |arr_6_o         |   9|          2|   64|        128|
    |arr_6_o_ap_vld  |   9|          2|    1|          2|
    |arr_7_o         |   9|          2|   64|        128|
    |arr_7_o_ap_vld  |   9|          2|    1|          2|
    |arr_8_o         |   9|          2|   64|        128|
    |arr_8_o_ap_vld  |   9|          2|    1|          2|
    |arr_9_o         |   9|          2|   64|        128|
    |arr_9_o_ap_vld  |   9|          2|    1|          2|
    |m_reg_130       |   9|          2|   64|        128|
    |x_reg_142       |   9|          2|   64|        128|
    +----------------+----+-----------+-----+-----------+
    |Total           | 238|         51|  779|       1563|
    +----------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   6|   0|    6|          0|
    |ap_reg_grp_merge_fu_154_ap_start  |   1|   0|    1|          0|
    |c_assign_1_reg_275                |  64|   0|   64|          0|
    |c_assign_reg_264                  |  64|   0|   64|          0|
    |m_1_reg_249                       |  63|   0|   64|          1|
    |m_reg_130                         |  64|   0|   64|          0|
    |tmp_5_reg_259                     |  64|   0|   64|          0|
    |x_1_reg_270                       |  64|   0|   64|          0|
    |x_reg_142                         |  64|   0|   64|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 454|   0|  455|          1|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+--------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------------+-----+-----+------------+--------------+--------------+
|ap_clk          |  in |    1| ap_ctrl_hs |   mergesort  | return value |
|ap_rst          |  in |    1| ap_ctrl_hs |   mergesort  | return value |
|ap_start        |  in |    1| ap_ctrl_hs |   mergesort  | return value |
|ap_done         | out |    1| ap_ctrl_hs |   mergesort  | return value |
|ap_idle         | out |    1| ap_ctrl_hs |   mergesort  | return value |
|ap_ready        | out |    1| ap_ctrl_hs |   mergesort  | return value |
|arr_0_i         |  in |   64|   ap_ovld  |     arr_0    |    pointer   |
|arr_0_o         | out |   64|   ap_ovld  |     arr_0    |    pointer   |
|arr_0_o_ap_vld  | out |    1|   ap_ovld  |     arr_0    |    pointer   |
|arr_1_i         |  in |   64|   ap_ovld  |     arr_1    |    pointer   |
|arr_1_o         | out |   64|   ap_ovld  |     arr_1    |    pointer   |
|arr_1_o_ap_vld  | out |    1|   ap_ovld  |     arr_1    |    pointer   |
|arr_2_i         |  in |   64|   ap_ovld  |     arr_2    |    pointer   |
|arr_2_o         | out |   64|   ap_ovld  |     arr_2    |    pointer   |
|arr_2_o_ap_vld  | out |    1|   ap_ovld  |     arr_2    |    pointer   |
|arr_3_i         |  in |   64|   ap_ovld  |     arr_3    |    pointer   |
|arr_3_o         | out |   64|   ap_ovld  |     arr_3    |    pointer   |
|arr_3_o_ap_vld  | out |    1|   ap_ovld  |     arr_3    |    pointer   |
|arr_4_i         |  in |   64|   ap_ovld  |     arr_4    |    pointer   |
|arr_4_o         | out |   64|   ap_ovld  |     arr_4    |    pointer   |
|arr_4_o_ap_vld  | out |    1|   ap_ovld  |     arr_4    |    pointer   |
|arr_5_i         |  in |   64|   ap_ovld  |     arr_5    |    pointer   |
|arr_5_o         | out |   64|   ap_ovld  |     arr_5    |    pointer   |
|arr_5_o_ap_vld  | out |    1|   ap_ovld  |     arr_5    |    pointer   |
|arr_6_i         |  in |   64|   ap_ovld  |     arr_6    |    pointer   |
|arr_6_o         | out |   64|   ap_ovld  |     arr_6    |    pointer   |
|arr_6_o_ap_vld  | out |    1|   ap_ovld  |     arr_6    |    pointer   |
|arr_7_i         |  in |   64|   ap_ovld  |     arr_7    |    pointer   |
|arr_7_o         | out |   64|   ap_ovld  |     arr_7    |    pointer   |
|arr_7_o_ap_vld  | out |    1|   ap_ovld  |     arr_7    |    pointer   |
|arr_8_i         |  in |   64|   ap_ovld  |     arr_8    |    pointer   |
|arr_8_o         | out |   64|   ap_ovld  |     arr_8    |    pointer   |
|arr_8_o_ap_vld  | out |    1|   ap_ovld  |     arr_8    |    pointer   |
|arr_9_i         |  in |   64|   ap_ovld  |     arr_9    |    pointer   |
|arr_9_o         | out |   64|   ap_ovld  |     arr_9    |    pointer   |
|arr_9_o_ap_vld  | out |    1|   ap_ovld  |     arr_9    |    pointer   |
+----------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 6
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (tmp)
3 --> 
	4  / (tmp_3)
	2  / (!tmp_3)
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	3  / true
* FSM state operations: 

 <State 1>: 1.59ns
ST_1: StgValue_7 (12)  [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecBitsMap(i64* %arr_9), !map !26

ST_1: StgValue_8 (13)  [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecBitsMap(i64* %arr_8), !map !32

ST_1: StgValue_9 (14)  [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecBitsMap(i64* %arr_7), !map !38

ST_1: StgValue_10 (15)  [1/1] 0.00ns
:3  call void (...)* @_ssdm_op_SpecBitsMap(i64* %arr_6), !map !44

ST_1: StgValue_11 (16)  [1/1] 0.00ns
:4  call void (...)* @_ssdm_op_SpecBitsMap(i64* %arr_5), !map !50

ST_1: StgValue_12 (17)  [1/1] 0.00ns
:5  call void (...)* @_ssdm_op_SpecBitsMap(i64* %arr_4), !map !56

ST_1: StgValue_13 (18)  [1/1] 0.00ns
:6  call void (...)* @_ssdm_op_SpecBitsMap(i64* %arr_3), !map !62

ST_1: StgValue_14 (19)  [1/1] 0.00ns
:7  call void (...)* @_ssdm_op_SpecBitsMap(i64* %arr_2), !map !68

ST_1: StgValue_15 (20)  [1/1] 0.00ns
:8  call void (...)* @_ssdm_op_SpecBitsMap(i64* %arr_1), !map !74

ST_1: StgValue_16 (21)  [1/1] 0.00ns
:9  call void (...)* @_ssdm_op_SpecBitsMap(i64* %arr_0), !map !80

ST_1: StgValue_17 (22)  [1/1] 0.00ns
:10  call void (...)* @_ssdm_op_SpecTopModule([10 x i8]* @mergesort_str) nounwind

ST_1: StgValue_18 (23)  [1/1] 1.59ns  loc: RTL_mergesort.prj/solution1/mergesort.c:49
:11  br label %1


 <State 2>: 5.80ns
ST_2: m (25)  [1/1] 0.00ns
:0  %m = phi i64 [ 1, %0 ], [ %m_1, %5 ]

ST_2: tmp (26)  [1/1] 3.73ns  loc: RTL_mergesort.prj/solution1/mergesort.c:49
:1  %tmp = icmp slt i64 %m, 10

ST_2: StgValue_21 (27)  [1/1] 0.00ns  loc: RTL_mergesort.prj/solution1/mergesort.c:49
:2  br i1 %tmp, label %2, label %6

ST_2: StgValue_22 (29)  [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)

ST_2: StgValue_23 (30)  [1/1] 0.00ns  loc: RTL_mergesort.prj/solution1/mergesort.c:50
:1  call void (...)* @_ssdm_op_SpecLoopName([5 x i8]* @p_str6) nounwind

ST_2: tmp_1 (31)  [1/1] 0.00ns  loc: RTL_mergesort.prj/solution1/mergesort.c:50
:2  %tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([5 x i8]* @p_str6) nounwind

ST_2: m_1 (32)  [1/1] 0.00ns  loc: RTL_mergesort.prj/solution1/mergesort.c:54
:3  %m_1 = shl i64 %m, 1

ST_2: StgValue_26 (33)  [1/1] 1.59ns  loc: RTL_mergesort.prj/solution1/mergesort.c:52
:4  br label %3

ST_2: StgValue_27 (66)  [1/1] 0.00ns  loc: RTL_mergesort.prj/solution1/mergesort.c:57
:0  ret void


 <State 3>: 7.59ns
ST_3: x (35)  [1/1] 0.00ns
:0  %x = phi i64 [ 0, %2 ], [ %x_1, %4 ]

ST_3: tmp_3 (36)  [1/1] 3.73ns  loc: RTL_mergesort.prj/solution1/mergesort.c:52
:1  %tmp_3 = icmp slt i64 %x, 9

ST_3: StgValue_30 (37)  [1/1] 0.00ns  loc: RTL_mergesort.prj/solution1/mergesort.c:52
:2  br i1 %tmp_3, label %4, label %5

ST_3: tmp1 (43)  [1/1] 3.79ns  loc: RTL_mergesort.prj/solution1/mergesort.c:54
:4  %tmp1 = add i64 %x, -1

ST_3: tmp_5 (44)  [1/1] 3.79ns  loc: RTL_mergesort.prj/solution1/mergesort.c:54
:5  %tmp_5 = add i64 %tmp1, %m

ST_3: c_assign (45)  [1/1] 3.79ns  loc: RTL_mergesort.prj/solution1/mergesort.c:54
:6  %c_assign = add i64 %tmp1, %m_1

ST_3: x_1 (60)  [1/1] 3.79ns  loc: RTL_mergesort.prj/solution1/mergesort.c:52
:21  %x_1 = add nsw i64 %m_1, %x

ST_3: empty_3 (63)  [1/1] 0.00ns  loc: RTL_mergesort.prj/solution1/mergesort.c:56
:0  %empty_3 = call i32 (...)* @_ssdm_op_SpecRegionEnd([5 x i8]* @p_str6, i32 %tmp_1) nounwind

ST_3: StgValue_36 (64)  [1/1] 0.00ns  loc: RTL_mergesort.prj/solution1/mergesort.c:49
:1  br label %1


 <State 4>: 5.80ns
ST_4: tmp_i (46)  [1/1] 3.73ns  loc: RTL_mergesort.prj/solution1/mergesort.c:41->RTL_mergesort.prj/solution1/mergesort.c:54
:7  %tmp_i = icmp slt i64 %c_assign, 9

ST_4: c_assign_1 (47)  [1/1] 2.07ns  loc: RTL_mergesort.prj/solution1/mergesort.c:41->RTL_mergesort.prj/solution1/mergesort.c:54
:8  %c_assign_1 = select i1 %tmp_i, i64 %c_assign, i64 9

ST_4: arr_0_read (48)  [1/1] 0.00ns  loc: RTL_mergesort.prj/solution1/mergesort.c:54
:9  %arr_0_read = call i64 @_ssdm_op_Read.ap_auto.i64P(i64* %arr_0)

ST_4: arr_1_read (49)  [1/1] 0.00ns  loc: RTL_mergesort.prj/solution1/mergesort.c:54
:10  %arr_1_read = call i64 @_ssdm_op_Read.ap_auto.i64P(i64* %arr_1)

ST_4: arr_2_read (50)  [1/1] 0.00ns  loc: RTL_mergesort.prj/solution1/mergesort.c:54
:11  %arr_2_read = call i64 @_ssdm_op_Read.ap_auto.i64P(i64* %arr_2)

ST_4: arr_3_read (51)  [1/1] 0.00ns  loc: RTL_mergesort.prj/solution1/mergesort.c:54
:12  %arr_3_read = call i64 @_ssdm_op_Read.ap_auto.i64P(i64* %arr_3)

ST_4: arr_4_read (52)  [1/1] 0.00ns  loc: RTL_mergesort.prj/solution1/mergesort.c:54
:13  %arr_4_read = call i64 @_ssdm_op_Read.ap_auto.i64P(i64* %arr_4)

ST_4: arr_5_read (53)  [1/1] 0.00ns  loc: RTL_mergesort.prj/solution1/mergesort.c:54
:14  %arr_5_read = call i64 @_ssdm_op_Read.ap_auto.i64P(i64* %arr_5)

ST_4: arr_6_read (54)  [1/1] 0.00ns  loc: RTL_mergesort.prj/solution1/mergesort.c:54
:15  %arr_6_read = call i64 @_ssdm_op_Read.ap_auto.i64P(i64* %arr_6)

ST_4: arr_7_read (55)  [1/1] 0.00ns  loc: RTL_mergesort.prj/solution1/mergesort.c:54
:16  %arr_7_read = call i64 @_ssdm_op_Read.ap_auto.i64P(i64* %arr_7)

ST_4: arr_8_read (56)  [1/1] 0.00ns  loc: RTL_mergesort.prj/solution1/mergesort.c:54
:17  %arr_8_read = call i64 @_ssdm_op_Read.ap_auto.i64P(i64* %arr_8)

ST_4: arr_9_read (57)  [1/1] 0.00ns  loc: RTL_mergesort.prj/solution1/mergesort.c:54
:18  %arr_9_read = call i64 @_ssdm_op_Read.ap_auto.i64P(i64* %arr_9)


 <State 5>: 5.38ns
ST_5: StgValue_49 (58)  [2/2] 5.38ns  loc: RTL_mergesort.prj/solution1/mergesort.c:54
:19  call fastcc void @merge(i64 %x, i64 %tmp_5, i64 %c_assign_1, i64* %arr_0, i64 %arr_0_read, i64* %arr_1, i64 %arr_1_read, i64* %arr_2, i64 %arr_2_read, i64* %arr_3, i64 %arr_3_read, i64* %arr_4, i64 %arr_4_read, i64* %arr_5, i64 %arr_5_read, i64* %arr_6, i64 %arr_6_read, i64* %arr_7, i64 %arr_7_read, i64* %arr_8, i64 %arr_8_read, i64* %arr_9, i64 %arr_9_read)


 <State 6>: 2.32ns
ST_6: StgValue_50 (39)  [1/1] 0.00ns  loc: RTL_mergesort.prj/solution1/mergesort.c:53
:0  call void (...)* @_ssdm_op_SpecLoopName([5 x i8]* @p_str7) nounwind

ST_6: tmp_2 (40)  [1/1] 0.00ns  loc: RTL_mergesort.prj/solution1/mergesort.c:53
:1  %tmp_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([5 x i8]* @p_str7) nounwind

ST_6: StgValue_52 (41)  [1/1] 0.00ns  loc: RTL_mergesort.prj/solution1/mergesort.c:54
:2  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

ST_6: StgValue_53 (42)  [1/1] 0.00ns  loc: RTL_mergesort.prj/solution1/mergesort.c:54
:3  call void (...)* @_ssdm_op_SpecLoopTripCount(i32 1, i32 5, i32 3, [1 x i8]* @p_str1) nounwind

ST_6: StgValue_54 (58)  [1/2] 2.32ns  loc: RTL_mergesort.prj/solution1/mergesort.c:54
:19  call fastcc void @merge(i64 %x, i64 %tmp_5, i64 %c_assign_1, i64* %arr_0, i64 %arr_0_read, i64* %arr_1, i64 %arr_1_read, i64* %arr_2, i64 %arr_2_read, i64* %arr_3, i64 %arr_3_read, i64* %arr_4, i64 %arr_4_read, i64* %arr_5, i64 %arr_5_read, i64* %arr_6, i64 %arr_6_read, i64* %arr_7, i64 %arr_7_read, i64* %arr_8, i64 %arr_8_read, i64* %arr_9, i64 %arr_9_read)

ST_6: empty (59)  [1/1] 0.00ns  loc: RTL_mergesort.prj/solution1/mergesort.c:55
:20  %empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([5 x i8]* @p_str7, i32 %tmp_2) nounwind

ST_6: StgValue_56 (61)  [1/1] 0.00ns  loc: RTL_mergesort.prj/solution1/mergesort.c:52
:22  br label %3



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ arr_0]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ arr_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ arr_2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ arr_3]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ arr_4]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ arr_5]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ arr_6]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ arr_7]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ arr_8]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ arr_9]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ h]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; linkage=0; visibility=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_7  (specbitsmap      ) [ 0000000]
StgValue_8  (specbitsmap      ) [ 0000000]
StgValue_9  (specbitsmap      ) [ 0000000]
StgValue_10 (specbitsmap      ) [ 0000000]
StgValue_11 (specbitsmap      ) [ 0000000]
StgValue_12 (specbitsmap      ) [ 0000000]
StgValue_13 (specbitsmap      ) [ 0000000]
StgValue_14 (specbitsmap      ) [ 0000000]
StgValue_15 (specbitsmap      ) [ 0000000]
StgValue_16 (specbitsmap      ) [ 0000000]
StgValue_17 (spectopmodule    ) [ 0000000]
StgValue_18 (br               ) [ 0111111]
m           (phi              ) [ 0011111]
tmp         (icmp             ) [ 0011111]
StgValue_21 (br               ) [ 0000000]
StgValue_22 (speclooptripcount) [ 0000000]
StgValue_23 (specloopname     ) [ 0000000]
tmp_1       (specregionbegin  ) [ 0001111]
m_1         (shl              ) [ 0111111]
StgValue_26 (br               ) [ 0011111]
StgValue_27 (ret              ) [ 0000000]
x           (phi              ) [ 0001111]
tmp_3       (icmp             ) [ 0011111]
StgValue_30 (br               ) [ 0000000]
tmp1        (add              ) [ 0000000]
tmp_5       (add              ) [ 0000111]
c_assign    (add              ) [ 0000100]
x_1         (add              ) [ 0011111]
empty_3     (specregionend    ) [ 0000000]
StgValue_36 (br               ) [ 0111111]
tmp_i       (icmp             ) [ 0000000]
c_assign_1  (select           ) [ 0000011]
arr_0_read  (read             ) [ 0000011]
arr_1_read  (read             ) [ 0000011]
arr_2_read  (read             ) [ 0000011]
arr_3_read  (read             ) [ 0000011]
arr_4_read  (read             ) [ 0000011]
arr_5_read  (read             ) [ 0000011]
arr_6_read  (read             ) [ 0000011]
arr_7_read  (read             ) [ 0000011]
arr_8_read  (read             ) [ 0000011]
arr_9_read  (read             ) [ 0000011]
StgValue_50 (specloopname     ) [ 0000000]
tmp_2       (specregionbegin  ) [ 0000000]
StgValue_52 (specpipeline     ) [ 0000000]
StgValue_53 (speclooptripcount) [ 0000000]
StgValue_54 (call             ) [ 0000000]
empty       (specregionend    ) [ 0000000]
StgValue_56 (br               ) [ 0011111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="arr_0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arr_0"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="arr_1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arr_1"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="arr_2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arr_2"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="arr_3">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arr_3"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="arr_4">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arr_4"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="arr_5">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arr_5"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="arr_6">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arr_6"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="arr_7">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arr_7"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="arr_8">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arr_8"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="arr_9">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arr_9"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="h">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="h"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="mergesort_str"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str6"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64P"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="merge"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str7"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1004" name="arr_0_read_read_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="64" slack="0"/>
<pin id="72" dir="0" index="1" bw="64" slack="0"/>
<pin id="73" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="arr_0_read/4 "/>
</bind>
</comp>

<comp id="76" class="1004" name="arr_1_read_read_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="64" slack="0"/>
<pin id="78" dir="0" index="1" bw="64" slack="0"/>
<pin id="79" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="arr_1_read/4 "/>
</bind>
</comp>

<comp id="82" class="1004" name="arr_2_read_read_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="64" slack="0"/>
<pin id="84" dir="0" index="1" bw="64" slack="0"/>
<pin id="85" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="arr_2_read/4 "/>
</bind>
</comp>

<comp id="88" class="1004" name="arr_3_read_read_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="64" slack="0"/>
<pin id="90" dir="0" index="1" bw="64" slack="0"/>
<pin id="91" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="arr_3_read/4 "/>
</bind>
</comp>

<comp id="94" class="1004" name="arr_4_read_read_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="64" slack="0"/>
<pin id="96" dir="0" index="1" bw="64" slack="0"/>
<pin id="97" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="arr_4_read/4 "/>
</bind>
</comp>

<comp id="100" class="1004" name="arr_5_read_read_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="64" slack="0"/>
<pin id="102" dir="0" index="1" bw="64" slack="0"/>
<pin id="103" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="arr_5_read/4 "/>
</bind>
</comp>

<comp id="106" class="1004" name="arr_6_read_read_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="64" slack="0"/>
<pin id="108" dir="0" index="1" bw="64" slack="0"/>
<pin id="109" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="arr_6_read/4 "/>
</bind>
</comp>

<comp id="112" class="1004" name="arr_7_read_read_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="64" slack="0"/>
<pin id="114" dir="0" index="1" bw="64" slack="0"/>
<pin id="115" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="arr_7_read/4 "/>
</bind>
</comp>

<comp id="118" class="1004" name="arr_8_read_read_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="64" slack="0"/>
<pin id="120" dir="0" index="1" bw="64" slack="0"/>
<pin id="121" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="arr_8_read/4 "/>
</bind>
</comp>

<comp id="124" class="1004" name="arr_9_read_read_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="64" slack="0"/>
<pin id="126" dir="0" index="1" bw="64" slack="0"/>
<pin id="127" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="arr_9_read/4 "/>
</bind>
</comp>

<comp id="130" class="1005" name="m_reg_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="64" slack="1"/>
<pin id="132" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="m (phireg) "/>
</bind>
</comp>

<comp id="134" class="1004" name="m_phi_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="1" slack="1"/>
<pin id="136" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="137" dir="0" index="2" bw="64" slack="0"/>
<pin id="138" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="139" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="m/2 "/>
</bind>
</comp>

<comp id="142" class="1005" name="x_reg_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="64" slack="1"/>
<pin id="144" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="x (phireg) "/>
</bind>
</comp>

<comp id="146" class="1004" name="x_phi_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="1" slack="1"/>
<pin id="148" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="149" dir="0" index="2" bw="64" slack="0"/>
<pin id="150" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="151" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="x/3 "/>
</bind>
</comp>

<comp id="154" class="1004" name="grp_merge_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="0" slack="0"/>
<pin id="156" dir="0" index="1" bw="64" slack="2"/>
<pin id="157" dir="0" index="2" bw="64" slack="2"/>
<pin id="158" dir="0" index="3" bw="64" slack="1"/>
<pin id="159" dir="0" index="4" bw="64" slack="0"/>
<pin id="160" dir="0" index="5" bw="64" slack="1"/>
<pin id="161" dir="0" index="6" bw="64" slack="0"/>
<pin id="162" dir="0" index="7" bw="64" slack="1"/>
<pin id="163" dir="0" index="8" bw="64" slack="0"/>
<pin id="164" dir="0" index="9" bw="64" slack="1"/>
<pin id="165" dir="0" index="10" bw="64" slack="0"/>
<pin id="166" dir="0" index="11" bw="64" slack="1"/>
<pin id="167" dir="0" index="12" bw="64" slack="0"/>
<pin id="168" dir="0" index="13" bw="64" slack="1"/>
<pin id="169" dir="0" index="14" bw="64" slack="0"/>
<pin id="170" dir="0" index="15" bw="64" slack="1"/>
<pin id="171" dir="0" index="16" bw="64" slack="0"/>
<pin id="172" dir="0" index="17" bw="64" slack="1"/>
<pin id="173" dir="0" index="18" bw="64" slack="0"/>
<pin id="174" dir="0" index="19" bw="64" slack="1"/>
<pin id="175" dir="0" index="20" bw="64" slack="0"/>
<pin id="176" dir="0" index="21" bw="64" slack="1"/>
<pin id="177" dir="0" index="22" bw="64" slack="0"/>
<pin id="178" dir="0" index="23" bw="64" slack="1"/>
<pin id="179" dir="0" index="24" bw="8" slack="0"/>
<pin id="180" dir="1" index="25" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_49/5 "/>
</bind>
</comp>

<comp id="194" class="1004" name="tmp_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="64" slack="0"/>
<pin id="196" dir="0" index="1" bw="64" slack="0"/>
<pin id="197" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="200" class="1004" name="m_1_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="64" slack="0"/>
<pin id="202" dir="0" index="1" bw="1" slack="0"/>
<pin id="203" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="m_1/2 "/>
</bind>
</comp>

<comp id="206" class="1004" name="tmp_3_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="64" slack="0"/>
<pin id="208" dir="0" index="1" bw="64" slack="0"/>
<pin id="209" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_3/3 "/>
</bind>
</comp>

<comp id="212" class="1004" name="tmp1_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="64" slack="0"/>
<pin id="214" dir="0" index="1" bw="1" slack="0"/>
<pin id="215" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp1/3 "/>
</bind>
</comp>

<comp id="218" class="1004" name="tmp_5_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="64" slack="0"/>
<pin id="220" dir="0" index="1" bw="64" slack="1"/>
<pin id="221" dir="1" index="2" bw="64" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_5/3 "/>
</bind>
</comp>

<comp id="224" class="1004" name="c_assign_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="64" slack="0"/>
<pin id="226" dir="0" index="1" bw="64" slack="1"/>
<pin id="227" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="c_assign/3 "/>
</bind>
</comp>

<comp id="229" class="1004" name="x_1_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="64" slack="1"/>
<pin id="231" dir="0" index="1" bw="64" slack="0"/>
<pin id="232" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="x_1/3 "/>
</bind>
</comp>

<comp id="234" class="1004" name="tmp_i_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="64" slack="1"/>
<pin id="236" dir="0" index="1" bw="64" slack="0"/>
<pin id="237" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_i/4 "/>
</bind>
</comp>

<comp id="239" class="1004" name="c_assign_1_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="1" slack="0"/>
<pin id="241" dir="0" index="1" bw="64" slack="1"/>
<pin id="242" dir="0" index="2" bw="64" slack="0"/>
<pin id="243" dir="1" index="3" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="c_assign_1/4 "/>
</bind>
</comp>

<comp id="249" class="1005" name="m_1_reg_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="64" slack="0"/>
<pin id="251" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="m_1 "/>
</bind>
</comp>

<comp id="259" class="1005" name="tmp_5_reg_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="64" slack="2"/>
<pin id="261" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="tmp_5 "/>
</bind>
</comp>

<comp id="264" class="1005" name="c_assign_reg_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="64" slack="1"/>
<pin id="266" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="c_assign "/>
</bind>
</comp>

<comp id="270" class="1005" name="x_1_reg_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="64" slack="0"/>
<pin id="272" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="x_1 "/>
</bind>
</comp>

<comp id="275" class="1005" name="c_assign_1_reg_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="64" slack="1"/>
<pin id="277" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="c_assign_1 "/>
</bind>
</comp>

<comp id="280" class="1005" name="arr_0_read_reg_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="64" slack="1"/>
<pin id="282" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="arr_0_read "/>
</bind>
</comp>

<comp id="285" class="1005" name="arr_1_read_reg_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="64" slack="1"/>
<pin id="287" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="arr_1_read "/>
</bind>
</comp>

<comp id="290" class="1005" name="arr_2_read_reg_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="64" slack="1"/>
<pin id="292" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="arr_2_read "/>
</bind>
</comp>

<comp id="295" class="1005" name="arr_3_read_reg_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="64" slack="1"/>
<pin id="297" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="arr_3_read "/>
</bind>
</comp>

<comp id="300" class="1005" name="arr_4_read_reg_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="64" slack="1"/>
<pin id="302" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="arr_4_read "/>
</bind>
</comp>

<comp id="305" class="1005" name="arr_5_read_reg_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="64" slack="1"/>
<pin id="307" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="arr_5_read "/>
</bind>
</comp>

<comp id="310" class="1005" name="arr_6_read_reg_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="64" slack="1"/>
<pin id="312" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="arr_6_read "/>
</bind>
</comp>

<comp id="315" class="1005" name="arr_7_read_reg_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="64" slack="1"/>
<pin id="317" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="arr_7_read "/>
</bind>
</comp>

<comp id="320" class="1005" name="arr_8_read_reg_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="64" slack="1"/>
<pin id="322" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="arr_8_read "/>
</bind>
</comp>

<comp id="325" class="1005" name="arr_9_read_reg_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="64" slack="1"/>
<pin id="327" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="arr_9_read "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="74"><net_src comp="50" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="75"><net_src comp="0" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="80"><net_src comp="50" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="81"><net_src comp="2" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="86"><net_src comp="50" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="87"><net_src comp="4" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="92"><net_src comp="50" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="93"><net_src comp="6" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="98"><net_src comp="50" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="99"><net_src comp="8" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="104"><net_src comp="50" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="105"><net_src comp="10" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="110"><net_src comp="50" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="111"><net_src comp="12" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="116"><net_src comp="50" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="117"><net_src comp="14" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="122"><net_src comp="50" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="123"><net_src comp="16" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="128"><net_src comp="50" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="129"><net_src comp="18" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="133"><net_src comp="28" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="140"><net_src comp="130" pin="1"/><net_sink comp="134" pin=0"/></net>

<net id="141"><net_src comp="134" pin="4"/><net_sink comp="130" pin=0"/></net>

<net id="145"><net_src comp="42" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="152"><net_src comp="142" pin="1"/><net_sink comp="146" pin=0"/></net>

<net id="153"><net_src comp="146" pin="4"/><net_sink comp="142" pin=0"/></net>

<net id="181"><net_src comp="52" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="182"><net_src comp="142" pin="1"/><net_sink comp="154" pin=1"/></net>

<net id="183"><net_src comp="0" pin="0"/><net_sink comp="154" pin=4"/></net>

<net id="184"><net_src comp="2" pin="0"/><net_sink comp="154" pin=6"/></net>

<net id="185"><net_src comp="4" pin="0"/><net_sink comp="154" pin=8"/></net>

<net id="186"><net_src comp="6" pin="0"/><net_sink comp="154" pin=10"/></net>

<net id="187"><net_src comp="8" pin="0"/><net_sink comp="154" pin=12"/></net>

<net id="188"><net_src comp="10" pin="0"/><net_sink comp="154" pin=14"/></net>

<net id="189"><net_src comp="12" pin="0"/><net_sink comp="154" pin=16"/></net>

<net id="190"><net_src comp="14" pin="0"/><net_sink comp="154" pin=18"/></net>

<net id="191"><net_src comp="16" pin="0"/><net_sink comp="154" pin=20"/></net>

<net id="192"><net_src comp="18" pin="0"/><net_sink comp="154" pin=22"/></net>

<net id="193"><net_src comp="20" pin="0"/><net_sink comp="154" pin=24"/></net>

<net id="198"><net_src comp="134" pin="4"/><net_sink comp="194" pin=0"/></net>

<net id="199"><net_src comp="30" pin="0"/><net_sink comp="194" pin=1"/></net>

<net id="204"><net_src comp="134" pin="4"/><net_sink comp="200" pin=0"/></net>

<net id="205"><net_src comp="28" pin="0"/><net_sink comp="200" pin=1"/></net>

<net id="210"><net_src comp="146" pin="4"/><net_sink comp="206" pin=0"/></net>

<net id="211"><net_src comp="44" pin="0"/><net_sink comp="206" pin=1"/></net>

<net id="216"><net_src comp="146" pin="4"/><net_sink comp="212" pin=0"/></net>

<net id="217"><net_src comp="46" pin="0"/><net_sink comp="212" pin=1"/></net>

<net id="222"><net_src comp="212" pin="2"/><net_sink comp="218" pin=0"/></net>

<net id="223"><net_src comp="130" pin="1"/><net_sink comp="218" pin=1"/></net>

<net id="228"><net_src comp="212" pin="2"/><net_sink comp="224" pin=0"/></net>

<net id="233"><net_src comp="146" pin="4"/><net_sink comp="229" pin=1"/></net>

<net id="238"><net_src comp="44" pin="0"/><net_sink comp="234" pin=1"/></net>

<net id="244"><net_src comp="234" pin="2"/><net_sink comp="239" pin=0"/></net>

<net id="245"><net_src comp="44" pin="0"/><net_sink comp="239" pin=2"/></net>

<net id="252"><net_src comp="200" pin="2"/><net_sink comp="249" pin=0"/></net>

<net id="253"><net_src comp="249" pin="1"/><net_sink comp="134" pin=2"/></net>

<net id="254"><net_src comp="249" pin="1"/><net_sink comp="224" pin=1"/></net>

<net id="255"><net_src comp="249" pin="1"/><net_sink comp="229" pin=0"/></net>

<net id="262"><net_src comp="218" pin="2"/><net_sink comp="259" pin=0"/></net>

<net id="263"><net_src comp="259" pin="1"/><net_sink comp="154" pin=2"/></net>

<net id="267"><net_src comp="224" pin="2"/><net_sink comp="264" pin=0"/></net>

<net id="268"><net_src comp="264" pin="1"/><net_sink comp="234" pin=0"/></net>

<net id="269"><net_src comp="264" pin="1"/><net_sink comp="239" pin=1"/></net>

<net id="273"><net_src comp="229" pin="2"/><net_sink comp="270" pin=0"/></net>

<net id="274"><net_src comp="270" pin="1"/><net_sink comp="146" pin=2"/></net>

<net id="278"><net_src comp="239" pin="3"/><net_sink comp="275" pin=0"/></net>

<net id="279"><net_src comp="275" pin="1"/><net_sink comp="154" pin=3"/></net>

<net id="283"><net_src comp="70" pin="2"/><net_sink comp="280" pin=0"/></net>

<net id="284"><net_src comp="280" pin="1"/><net_sink comp="154" pin=5"/></net>

<net id="288"><net_src comp="76" pin="2"/><net_sink comp="285" pin=0"/></net>

<net id="289"><net_src comp="285" pin="1"/><net_sink comp="154" pin=7"/></net>

<net id="293"><net_src comp="82" pin="2"/><net_sink comp="290" pin=0"/></net>

<net id="294"><net_src comp="290" pin="1"/><net_sink comp="154" pin=9"/></net>

<net id="298"><net_src comp="88" pin="2"/><net_sink comp="295" pin=0"/></net>

<net id="299"><net_src comp="295" pin="1"/><net_sink comp="154" pin=11"/></net>

<net id="303"><net_src comp="94" pin="2"/><net_sink comp="300" pin=0"/></net>

<net id="304"><net_src comp="300" pin="1"/><net_sink comp="154" pin=13"/></net>

<net id="308"><net_src comp="100" pin="2"/><net_sink comp="305" pin=0"/></net>

<net id="309"><net_src comp="305" pin="1"/><net_sink comp="154" pin=15"/></net>

<net id="313"><net_src comp="106" pin="2"/><net_sink comp="310" pin=0"/></net>

<net id="314"><net_src comp="310" pin="1"/><net_sink comp="154" pin=17"/></net>

<net id="318"><net_src comp="112" pin="2"/><net_sink comp="315" pin=0"/></net>

<net id="319"><net_src comp="315" pin="1"/><net_sink comp="154" pin=19"/></net>

<net id="323"><net_src comp="118" pin="2"/><net_sink comp="320" pin=0"/></net>

<net id="324"><net_src comp="320" pin="1"/><net_sink comp="154" pin=21"/></net>

<net id="328"><net_src comp="124" pin="2"/><net_sink comp="325" pin=0"/></net>

<net id="329"><net_src comp="325" pin="1"/><net_sink comp="154" pin=23"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: arr_0 | {5 6 }
	Port: arr_1 | {5 6 }
	Port: arr_2 | {5 6 }
	Port: arr_3 | {5 6 }
	Port: arr_4 | {5 6 }
	Port: arr_5 | {5 6 }
	Port: arr_6 | {5 6 }
	Port: arr_7 | {5 6 }
	Port: arr_8 | {5 6 }
	Port: arr_9 | {5 6 }
	Port: h | {5 6 }
 - Input state : 
	Port: mergesort : arr_0 | {4 }
	Port: mergesort : arr_1 | {4 }
	Port: mergesort : arr_2 | {4 }
	Port: mergesort : arr_3 | {4 }
	Port: mergesort : arr_4 | {4 }
	Port: mergesort : arr_5 | {4 }
	Port: mergesort : arr_6 | {4 }
	Port: mergesort : arr_7 | {4 }
	Port: mergesort : arr_8 | {4 }
	Port: mergesort : arr_9 | {4 }
  - Chain level:
	State 1
	State 2
		tmp : 1
		StgValue_21 : 2
		m_1 : 1
	State 3
		tmp_3 : 1
		StgValue_30 : 2
		tmp1 : 1
		tmp_5 : 2
		c_assign : 2
		x_1 : 1
	State 4
		c_assign_1 : 1
	State 5
	State 6
		empty : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------|---------|---------|---------|---------|
| Operation|     Functional Unit    |   BRAM  |  Delay  |    FF   |   LUT   |
|----------|------------------------|---------|---------|---------|---------|
|   call   |    grp_merge_fu_154    |    0    |  4.286  |   3635  |   976   |
|----------|------------------------|---------|---------|---------|---------|
|          |       tmp1_fu_212      |    0    |    0    |   197   |    69   |
|    add   |      tmp_5_fu_218      |    0    |    0    |   197   |    69   |
|          |     c_assign_fu_224    |    0    |    0    |   197   |    69   |
|          |       x_1_fu_229       |    0    |    0    |   197   |    69   |
|----------|------------------------|---------|---------|---------|---------|
|          |       tmp_fu_194       |    0    |    0    |    0    |    32   |
|   icmp   |      tmp_3_fu_206      |    0    |    0    |    0    |    32   |
|          |      tmp_i_fu_234      |    0    |    0    |    0    |    32   |
|----------|------------------------|---------|---------|---------|---------|
|  select  |    c_assign_1_fu_239   |    0    |    0    |    0    |    64   |
|----------|------------------------|---------|---------|---------|---------|
|          |  arr_0_read_read_fu_70 |    0    |    0    |    0    |    0    |
|          |  arr_1_read_read_fu_76 |    0    |    0    |    0    |    0    |
|          |  arr_2_read_read_fu_82 |    0    |    0    |    0    |    0    |
|          |  arr_3_read_read_fu_88 |    0    |    0    |    0    |    0    |
|   read   |  arr_4_read_read_fu_94 |    0    |    0    |    0    |    0    |
|          | arr_5_read_read_fu_100 |    0    |    0    |    0    |    0    |
|          | arr_6_read_read_fu_106 |    0    |    0    |    0    |    0    |
|          | arr_7_read_read_fu_112 |    0    |    0    |    0    |    0    |
|          | arr_8_read_read_fu_118 |    0    |    0    |    0    |    0    |
|          | arr_9_read_read_fu_124 |    0    |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|---------|
|    shl   |       m_1_fu_200       |    0    |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|---------|
|   Total  |                        |    0    |  4.286  |   4423  |   1412  |
|----------|------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------+--------+
|                  |   FF   |
+------------------+--------+
|arr_0_read_reg_280|   64   |
|arr_1_read_reg_285|   64   |
|arr_2_read_reg_290|   64   |
|arr_3_read_reg_295|   64   |
|arr_4_read_reg_300|   64   |
|arr_5_read_reg_305|   64   |
|arr_6_read_reg_310|   64   |
|arr_7_read_reg_315|   64   |
|arr_8_read_reg_320|   64   |
|arr_9_read_reg_325|   64   |
|c_assign_1_reg_275|   64   |
| c_assign_reg_264 |   64   |
|    m_1_reg_249   |   64   |
|     m_reg_130    |   64   |
|   tmp_5_reg_259  |   64   |
|    x_1_reg_270   |   64   |
|     x_reg_142    |   64   |
+------------------+--------+
|       Total      |  1088  |
+------------------+--------+

* Multiplexer (MUX) list: 
|-----------|------|------|------|--------||---------||---------|
|    Comp   |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------|------|------|------|--------||---------||---------|
| m_reg_130 |  p0  |   2  |  64  |   128  ||    9    |
| x_reg_142 |  p0  |   2  |  64  |   128  ||    9    |
|-----------|------|------|------|--------||---------||---------|
|   Total   |      |      |      |   256  ||  3.176  ||    18   |
|-----------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    0   |    4   |  4423  |  1412  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    3   |    -   |   18   |
|  Register |    -   |    -   |  1088  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    0   |    7   |  5511  |  1430  |
+-----------+--------+--------+--------+--------+
