# //  Questa Sim-64
# //  Version 2022.2 linux_x86_64 Apr 25 2022
# //
# //  Copyright 1991-2022 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
vcom -reportprogress 300 -work work /home/cbdeboef/CprE381_git/proj/fetchLogic/fetchLogic.vhd
# QuestaSim-64 vcom 2022.2 Compiler 2022.04 Apr 25 2022
# Start time: 08:35:45 on Nov 03,2022
# vcom -reportprogress 300 -work work /home/cbdeboef/CprE381_git/proj/fetchLogic/fetchLogic.vhd 
# -- Loading package STANDARD
# ** Error (suppressible): /home/cbdeboef/CprE381_git/proj/fetchLogic/fetchLogic.vhd(1): (vcom-1491) Empty source files.
# End time: 08:35:45 on Nov 03,2022, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
vcom -reportprogress 300 -work work /home/cbdeboef/CprE381_git/proj/fetchLogic/fetchLogic.vhd
# QuestaSim-64 vcom 2022.2 Compiler 2022.04 Apr 25 2022
# Start time: 08:36:13 on Nov 03,2022
# vcom -reportprogress 300 -work work /home/cbdeboef/CprE381_git/proj/fetchLogic/fetchLogic.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity fetchLogic
# ** Error: /home/cbdeboef/CprE381_git/proj/fetchLogic/fetchLogic.vhd(17): near "signal": syntax error
# ** Note: /home/cbdeboef/CprE381_git/proj/fetchLogic/fetchLogic.vhd(17): VHDL Compiler exiting
# End time: 08:36:13 on Nov 03,2022, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
vcom -reportprogress 300 -work work /home/cbdeboef/CprE381_git/proj/fetchLogic/fetchLogic.vhd
# QuestaSim-64 vcom 2022.2 Compiler 2022.04 Apr 25 2022
# Start time: 08:38:27 on Nov 03,2022
# vcom -reportprogress 300 -work work /home/cbdeboef/CprE381_git/proj/fetchLogic/fetchLogic.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity fetchLogic
# ** Error: /home/cbdeboef/CprE381_git/proj/fetchLogic/fetchLogic.vhd(17): near "signal": syntax error
# ** Note: /home/cbdeboef/CprE381_git/proj/fetchLogic/fetchLogic.vhd(17): VHDL Compiler exiting
# End time: 08:38:27 on Nov 03,2022, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
vcom -reportprogress 300 -work work /home/cbdeboef/CprE381_git/proj/fetchLogic/fetchLogic.vhd
# QuestaSim-64 vcom 2022.2 Compiler 2022.04 Apr 25 2022
# Start time: 08:38:56 on Nov 03,2022
# vcom -reportprogress 300 -work work /home/cbdeboef/CprE381_git/proj/fetchLogic/fetchLogic.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity fetchLogic
# -- Compiling architecture dataflow of fetchLogic
# ** Error: /home/cbdeboef/CprE381_git/proj/fetchLogic/fetchLogic.vhd(23): Type error resolving infix expression "+" as type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: /home/cbdeboef/CprE381_git/proj/fetchLogic/fetchLogic.vhd(27): near "begin": syntax error
# End time: 08:38:56 on Nov 03,2022, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
vcom -reportprogress 300 -work work /home/cbdeboef/CprE381_git/proj/fetchLogic/fetchLogic.vhd
# QuestaSim-64 vcom 2022.2 Compiler 2022.04 Apr 25 2022
# Start time: 08:39:20 on Nov 03,2022
# vcom -reportprogress 300 -work work /home/cbdeboef/CprE381_git/proj/fetchLogic/fetchLogic.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity fetchLogic
# -- Compiling architecture dataflow of fetchLogic
# ** Error: /home/cbdeboef/CprE381_git/proj/fetchLogic/fetchLogic.vhd(23): (vcom-1600) No feasible entries for subprogram "TO_INTEGER".
#    Visible subprograms are:
#       (explicit) NUMERIC_STD.TO_INTEGER[UNRESOLVED_UNSIGNED return NATURAL] at vhdl_src/ieee/mti_numeric_std.vhd(1449)
#       (explicit) NUMERIC_STD.TO_INTEGER[UNRESOLVED_SIGNED return INTEGER] at vhdl_src/ieee/mti_numeric_std.vhd(1457)
# ** Error: /home/cbdeboef/CprE381_git/proj/fetchLogic/fetchLogic.vhd(23): Type error resolving infix expression "+" as type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: /home/cbdeboef/CprE381_git/proj/fetchLogic/fetchLogic.vhd(27): near "begin": syntax error
# End time: 08:39:20 on Nov 03,2022, Elapsed time: 0:00:00
# Errors: 3, Warnings: 0
vcom -reportprogress 300 -work work /home/cbdeboef/CprE381_git/proj/fetchLogic/fetchLogic.vhd
# QuestaSim-64 vcom 2022.2 Compiler 2022.04 Apr 25 2022
# Start time: 08:40:06 on Nov 03,2022
# vcom -reportprogress 300 -work work /home/cbdeboef/CprE381_git/proj/fetchLogic/fetchLogic.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity fetchLogic
# -- Compiling architecture dataflow of fetchLogic
# ** Error: /home/cbdeboef/CprE381_git/proj/fetchLogic/fetchLogic.vhd(23): (vcom-1600) No feasible entries for subprogram "TO_INTEGER".
#    Visible subprograms are:
#       (explicit) NUMERIC_STD.TO_INTEGER[UNRESOLVED_UNSIGNED return NATURAL] at vhdl_src/ieee/mti_numeric_std.vhd(1449)
#       (explicit) NUMERIC_STD.TO_INTEGER[UNRESOLVED_SIGNED return INTEGER] at vhdl_src/ieee/mti_numeric_std.vhd(1457)
# ** Error: /home/cbdeboef/CprE381_git/proj/fetchLogic/fetchLogic.vhd(23): Type error resolving infix expression "+" as type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Note: /home/cbdeboef/CprE381_git/proj/fetchLogic/fetchLogic.vhd(27): VHDL Compiler exiting
# End time: 08:40:07 on Nov 03,2022, Elapsed time: 0:00:01
# Errors: 2, Warnings: 0
vcom -reportprogress 300 -work work /home/cbdeboef/CprE381_git/proj/fetchLogic/fetchLogic.vhd
# QuestaSim-64 vcom 2022.2 Compiler 2022.04 Apr 25 2022
# Start time: 08:40:57 on Nov 03,2022
# vcom -reportprogress 300 -work work /home/cbdeboef/CprE381_git/proj/fetchLogic/fetchLogic.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity fetchLogic
# -- Compiling architecture dataflow of fetchLogic
# ** Error: /home/cbdeboef/CprE381_git/proj/fetchLogic/fetchLogic.vhd(23): Type error resolving infix expression "+" as type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Note: /home/cbdeboef/CprE381_git/proj/fetchLogic/fetchLogic.vhd(27): VHDL Compiler exiting
# End time: 08:40:57 on Nov 03,2022, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
vcom -reportprogress 300 -work work /home/cbdeboef/CprE381_git/proj/fetchLogic/fetchLogic.vhd
# QuestaSim-64 vcom 2022.2 Compiler 2022.04 Apr 25 2022
# Start time: 08:43:16 on Nov 03,2022
# vcom -reportprogress 300 -work work /home/cbdeboef/CprE381_git/proj/fetchLogic/fetchLogic.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity fetchLogic
# -- Compiling architecture dataflow of fetchLogic
# End time: 08:43:16 on Nov 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/cbdeboef/CprE381_git/proj/fetchLogic/fetchLogic.vhd
# QuestaSim-64 vcom 2022.2 Compiler 2022.04 Apr 25 2022
# Start time: 08:52:30 on Nov 03,2022
# vcom -reportprogress 300 -work work /home/cbdeboef/CprE381_git/proj/fetchLogic/fetchLogic.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity fetchLogic
# -- Compiling architecture dataflow of fetchLogic
# ** Error: /home/cbdeboef/CprE381_git/proj/fetchLogic/fetchLogic.vhd(28): (vcom-1581) No feasible entries for infix operator '+'.
# ** Error: /home/cbdeboef/CprE381_git/proj/fetchLogic/fetchLogic.vhd(28): Cannot resolve expression type of infix expression.
# ** Error: /home/cbdeboef/CprE381_git/proj/fetchLogic/fetchLogic.vhd(28): (vcom-1583) Illegal type conversion from 'unknown' to 'ieee.std_logic_1164.STD_LOGIC_VECTOR' (operand type is not known).
# ** Error (suppressible): /home/cbdeboef/CprE381_git/proj/fetchLogic/fetchLogic.vhd(27): (vcom-1272) Length of expected is 32; length of actual is 38.
# ** Note: /home/cbdeboef/CprE381_git/proj/fetchLogic/fetchLogic.vhd(31): VHDL Compiler exiting
# End time: 08:52:30 on Nov 03,2022, Elapsed time: 0:00:00
# Errors: 4, Warnings: 0
vcom -reportprogress 300 -work work /home/cbdeboef/CprE381_git/proj/fetchLogic/fetchLogic.vhd
# QuestaSim-64 vcom 2022.2 Compiler 2022.04 Apr 25 2022
# Start time: 08:53:46 on Nov 03,2022
# vcom -reportprogress 300 -work work /home/cbdeboef/CprE381_git/proj/fetchLogic/fetchLogic.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity fetchLogic
# -- Compiling architecture dataflow of fetchLogic
# ** Error (suppressible): /home/cbdeboef/CprE381_git/proj/fetchLogic/fetchLogic.vhd(27): (vcom-1272) Length of expected is 32; length of actual is 38.
# ** Note: /home/cbdeboef/CprE381_git/proj/fetchLogic/fetchLogic.vhd(31): VHDL Compiler exiting
# End time: 08:53:46 on Nov 03,2022, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
vcom -reportprogress 300 -work work /home/cbdeboef/CprE381_git/proj/fetchLogic/fetchLogic.vhd
# QuestaSim-64 vcom 2022.2 Compiler 2022.04 Apr 25 2022
# Start time: 08:55:00 on Nov 03,2022
# vcom -reportprogress 300 -work work /home/cbdeboef/CprE381_git/proj/fetchLogic/fetchLogic.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity fetchLogic
# -- Compiling architecture dataflow of fetchLogic
# ** Error: /home/cbdeboef/CprE381_git/proj/fetchLogic/fetchLogic.vhd(28): (vcom-1581) No feasible entries for infix operator '+'.
# ** Error: /home/cbdeboef/CprE381_git/proj/fetchLogic/fetchLogic.vhd(28): Cannot resolve expression type of infix expression.
# ** Error: /home/cbdeboef/CprE381_git/proj/fetchLogic/fetchLogic.vhd(28): (vcom-1583) Illegal type conversion from 'unknown' to 'ieee.std_logic_1164.STD_LOGIC_VECTOR' (operand type is not known).
# ** Note: /home/cbdeboef/CprE381_git/proj/fetchLogic/fetchLogic.vhd(31): VHDL Compiler exiting
# End time: 08:55:00 on Nov 03,2022, Elapsed time: 0:00:00
# Errors: 3, Warnings: 0
vcom -reportprogress 300 -work work /home/cbdeboef/CprE381_git/proj/fetchLogic/fetchLogic.vhd
# QuestaSim-64 vcom 2022.2 Compiler 2022.04 Apr 25 2022
# Start time: 08:56:39 on Nov 03,2022
# vcom -reportprogress 300 -work work /home/cbdeboef/CprE381_git/proj/fetchLogic/fetchLogic.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity fetchLogic
# -- Compiling architecture dataflow of fetchLogic
# End time: 08:56:39 on Nov 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/cbdeboef/CprE381_git/proj/fetchLogic/fetchLogic.vhd
# QuestaSim-64 vcom 2022.2 Compiler 2022.04 Apr 25 2022
# Start time: 09:01:18 on Nov 03,2022
# vcom -reportprogress 300 -work work /home/cbdeboef/CprE381_git/proj/fetchLogic/fetchLogic.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity fetchLogic
# -- Compiling architecture dataflow of fetchLogic
# ** Error: /home/cbdeboef/CprE381_git/proj/fetchLogic/fetchLogic.vhd(30): (vcom-1581) No feasible entries for infix operator '='.
# ** Error: /home/cbdeboef/CprE381_git/proj/fetchLogic/fetchLogic.vhd(30): Type error resolving infix expression "=" as type std.STANDARD.BOOLEAN.
# ** Error: /home/cbdeboef/CprE381_git/proj/fetchLogic/fetchLogic.vhd(30): Illegal concurrent statement.
# ** Error: /home/cbdeboef/CprE381_git/proj/fetchLogic/fetchLogic.vhd(32): (vcom-1581) No feasible entries for infix operator 'and'.
# ** Error: /home/cbdeboef/CprE381_git/proj/fetchLogic/fetchLogic.vhd(32): Type error resolving infix expression "and" as type std.STANDARD.BOOLEAN.
# ** Error: /home/cbdeboef/CprE381_git/proj/fetchLogic/fetchLogic.vhd(34): (vcom-1581) No feasible entries for infix operator 'and'.
# ** Error: /home/cbdeboef/CprE381_git/proj/fetchLogic/fetchLogic.vhd(34): Type error resolving infix expression "and" as type std.STANDARD.BOOLEAN.
# ** Note: /home/cbdeboef/CprE381_git/proj/fetchLogic/fetchLogic.vhd(38): VHDL Compiler exiting
# End time: 09:01:18 on Nov 03,2022, Elapsed time: 0:00:00
# Errors: 7, Warnings: 0
vcom -reportprogress 300 -work work /home/cbdeboef/CprE381_git/proj/fetchLogic/fetchLogic.vhd
# QuestaSim-64 vcom 2022.2 Compiler 2022.04 Apr 25 2022
# Start time: 09:01:36 on Nov 03,2022
# vcom -reportprogress 300 -work work /home/cbdeboef/CprE381_git/proj/fetchLogic/fetchLogic.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity fetchLogic
# -- Compiling architecture dataflow of fetchLogic
# ** Error: /home/cbdeboef/CprE381_git/proj/fetchLogic/fetchLogic.vhd(30): Illegal concurrent statement.
# ** Error: /home/cbdeboef/CprE381_git/proj/fetchLogic/fetchLogic.vhd(32): (vcom-1581) No feasible entries for infix operator 'and'.
# ** Error: /home/cbdeboef/CprE381_git/proj/fetchLogic/fetchLogic.vhd(32): Type error resolving infix expression "and" as type std.STANDARD.BOOLEAN.
# ** Error: /home/cbdeboef/CprE381_git/proj/fetchLogic/fetchLogic.vhd(34): (vcom-1581) No feasible entries for infix operator 'and'.
# ** Error: /home/cbdeboef/CprE381_git/proj/fetchLogic/fetchLogic.vhd(34): Type error resolving infix expression "and" as type std.STANDARD.BOOLEAN.
# ** Note: /home/cbdeboef/CprE381_git/proj/fetchLogic/fetchLogic.vhd(38): VHDL Compiler exiting
# End time: 09:01:36 on Nov 03,2022, Elapsed time: 0:00:00
# Errors: 5, Warnings: 0
vcom -reportprogress 300 -work work /home/cbdeboef/CprE381_git/proj/fetchLogic/fetchLogic.vhd
# QuestaSim-64 vcom 2022.2 Compiler 2022.04 Apr 25 2022
# Start time: 09:03:40 on Nov 03,2022
# vcom -reportprogress 300 -work work /home/cbdeboef/CprE381_git/proj/fetchLogic/fetchLogic.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity fetchLogic
# -- Compiling architecture dataflow of fetchLogic
# ** Error: /home/cbdeboef/CprE381_git/proj/fetchLogic/fetchLogic.vhd(35): (vcom-1581) No feasible entries for infix operator 'and'.
# ** Error: /home/cbdeboef/CprE381_git/proj/fetchLogic/fetchLogic.vhd(35): Type error resolving infix expression "and" as type std.STANDARD.BOOLEAN.
# ** Error: /home/cbdeboef/CprE381_git/proj/fetchLogic/fetchLogic.vhd(37): (vcom-1581) No feasible entries for infix operator 'and'.
# ** Error: /home/cbdeboef/CprE381_git/proj/fetchLogic/fetchLogic.vhd(37): Type error resolving infix expression "and" as type std.STANDARD.BOOLEAN.
# ** Warning: /home/cbdeboef/CprE381_git/proj/fetchLogic/fetchLogic.vhd(40): (vcom-1090) Possible infinite loop: Process contains no WAIT statement.
# ** Note: /home/cbdeboef/CprE381_git/proj/fetchLogic/fetchLogic.vhd(42): VHDL Compiler exiting
# End time: 09:03:40 on Nov 03,2022, Elapsed time: 0:00:00
# Errors: 4, Warnings: 1
vcom -reportprogress 300 -work work /home/cbdeboef/CprE381_git/proj/fetchLogic/fetchLogic.vhd
# QuestaSim-64 vcom 2022.2 Compiler 2022.04 Apr 25 2022
# Start time: 09:04:47 on Nov 03,2022
# vcom -reportprogress 300 -work work /home/cbdeboef/CprE381_git/proj/fetchLogic/fetchLogic.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity fetchLogic
# -- Compiling architecture dataflow of fetchLogic
# ** Warning: /home/cbdeboef/CprE381_git/proj/fetchLogic/fetchLogic.vhd(40): (vcom-1090) Possible infinite loop: Process contains no WAIT statement.
# End time: 09:04:47 on Nov 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
vcom -reportprogress 300 -work work /home/cbdeboef/CprE381_git/proj/fetchLogic/fetchLogic.vhd /home/cbdeboef/CprE381_git/proj/fetchLogic/tb_fetchLogic.vhd
# QuestaSim-64 vcom 2022.2 Compiler 2022.04 Apr 25 2022
# Start time: 09:23:37 on Nov 03,2022
# vcom -reportprogress 300 -work work /home/cbdeboef/CprE381_git/proj/fetchLogic/fetchLogic.vhd /home/cbdeboef/CprE381_git/proj/fetchLogic/tb_fetchLogic.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity fetchLogic
# -- Compiling architecture dataflow of fetchLogic
# ** Warning: /home/cbdeboef/CprE381_git/proj/fetchLogic/fetchLogic.vhd(40): (vcom-1090) Possible infinite loop: Process contains no WAIT statement.
# -- Loading package std_logic_textio
# -- Loading package ENV
# -- Compiling entity tb_fetchLogic
# -- Compiling architecture mixed of tb_fetchLogic
# ** Error: /home/cbdeboef/CprE381_git/proj/fetchLogic/tb_fetchLogic.vhd(70): near "=>": (vcom-1576) expecting == or '+' or '-' or '&'.
# ** Error: /home/cbdeboef/CprE381_git/proj/fetchLogic/tb_fetchLogic.vhd(76): near "=>": (vcom-1576) expecting == or '+' or '-' or '&'.
# ** Error: /home/cbdeboef/CprE381_git/proj/fetchLogic/tb_fetchLogic.vhd(82): near "=>": (vcom-1576) expecting == or '+' or '-' or '&'.
# ** Error: /home/cbdeboef/CprE381_git/proj/fetchLogic/tb_fetchLogic.vhd(88): near "=>": (vcom-1576) expecting == or '+' or '-' or '&'.
# ** Error: /home/cbdeboef/CprE381_git/proj/fetchLogic/tb_fetchLogic.vhd(94): near "=>": (vcom-1576) expecting == or '+' or '-' or '&'.
# ** Error (suppressible): /home/cbdeboef/CprE381_git/proj/fetchLogic/tb_fetchLogic.vhd(37): (vcom-1272) Length of expected is 26; length of actual is 25.
# ** Error (suppressible): /home/cbdeboef/CprE381_git/proj/fetchLogic/tb_fetchLogic.vhd(66): (vcom-1272) Length of expected is 26; length of actual is 25.
# ** Note: /home/cbdeboef/CprE381_git/proj/fetchLogic/tb_fetchLogic.vhd(101): VHDL Compiler exiting
# End time: 09:23:37 on Nov 03,2022, Elapsed time: 0:00:00
# Errors: 7, Warnings: 1
vcom -reportprogress 300 -work work /home/cbdeboef/CprE381_git/proj/fetchLogic/fetchLogic.vhd /home/cbdeboef/CprE381_git/proj/fetchLogic/tb_fetchLogic.vhd
# QuestaSim-64 vcom 2022.2 Compiler 2022.04 Apr 25 2022
# Start time: 09:24:50 on Nov 03,2022
# vcom -reportprogress 300 -work work /home/cbdeboef/CprE381_git/proj/fetchLogic/fetchLogic.vhd /home/cbdeboef/CprE381_git/proj/fetchLogic/tb_fetchLogic.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity fetchLogic
# -- Compiling architecture dataflow of fetchLogic
# ** Warning: /home/cbdeboef/CprE381_git/proj/fetchLogic/fetchLogic.vhd(40): (vcom-1090) Possible infinite loop: Process contains no WAIT statement.
# -- Loading package std_logic_textio
# -- Loading package ENV
# -- Compiling entity tb_fetchLogic
# -- Compiling architecture mixed of tb_fetchLogic
# ** Error: /home/cbdeboef/CprE381_git/proj/fetchLogic/tb_fetchLogic.vhd(70): Illegal target for signal assignment.
# ** Error: /home/cbdeboef/CprE381_git/proj/fetchLogic/tb_fetchLogic.vhd(70): (vcom-1136) Unknown identifier "i_jumpSel".
# ** Error: /home/cbdeboef/CprE381_git/proj/fetchLogic/tb_fetchLogic.vhd(71): Illegal target for signal assignment.
# ** Error: /home/cbdeboef/CprE381_git/proj/fetchLogic/tb_fetchLogic.vhd(71): (vcom-1136) Unknown identifier "i_branch".
# ** Error: /home/cbdeboef/CprE381_git/proj/fetchLogic/tb_fetchLogic.vhd(72): Illegal target for signal assignment.
# ** Error: /home/cbdeboef/CprE381_git/proj/fetchLogic/tb_fetchLogic.vhd(72): (vcom-1136) Unknown identifier "i_ALUZero".
# ** Error: /home/cbdeboef/CprE381_git/proj/fetchLogic/tb_fetchLogic.vhd(76): Illegal target for signal assignment.
# ** Error: /home/cbdeboef/CprE381_git/proj/fetchLogic/tb_fetchLogic.vhd(76): (vcom-1136) Unknown identifier "i_jumpSel".
# ** Error: /home/cbdeboef/CprE381_git/proj/fetchLogic/tb_fetchLogic.vhd(77): Illegal target for signal assignment.
# ** Error: /home/cbdeboef/CprE381_git/proj/fetchLogic/tb_fetchLogic.vhd(77): (vcom-1136) Unknown identifier "i_branch".
# ** Error: /home/cbdeboef/CprE381_git/proj/fetchLogic/tb_fetchLogic.vhd(78): Illegal target for signal assignment.
# ** Error: /home/cbdeboef/CprE381_git/proj/fetchLogic/tb_fetchLogic.vhd(78): (vcom-1136) Unknown identifier "i_ALUZero".
# ** Error: /home/cbdeboef/CprE381_git/proj/fetchLogic/tb_fetchLogic.vhd(82): Illegal target for signal assignment.
# ** Error: /home/cbdeboef/CprE381_git/proj/fetchLogic/tb_fetchLogic.vhd(82): (vcom-1136) Unknown identifier "i_jumpSel".
# ** Error: /home/cbdeboef/CprE381_git/proj/fetchLogic/tb_fetchLogic.vhd(83): Illegal target for signal assignment.
# ** Error: /home/cbdeboef/CprE381_git/proj/fetchLogic/tb_fetchLogic.vhd(83): (vcom-1136) Unknown identifier "i_branch".
# ** Error: /home/cbdeboef/CprE381_git/proj/fetchLogic/tb_fetchLogic.vhd(84): Illegal target for signal assignment.
# ** Error: /home/cbdeboef/CprE381_git/proj/fetchLogic/tb_fetchLogic.vhd(84): (vcom-1136) Unknown identifier "i_ALUZero".
# ** Error: /home/cbdeboef/CprE381_git/proj/fetchLogic/tb_fetchLogic.vhd(88): Illegal target for signal assignment.
# ** Error: /home/cbdeboef/CprE381_git/proj/fetchLogic/tb_fetchLogic.vhd(88): (vcom-1136) Unknown identifier "i_jumpSel".
# ** Error: /home/cbdeboef/CprE381_git/proj/fetchLogic/tb_fetchLogic.vhd(89): Illegal target for signal assignment.
# ** Error: /home/cbdeboef/CprE381_git/proj/fetchLogic/tb_fetchLogic.vhd(89): (vcom-1136) Unknown identifier "i_branch".
# ** Error: /home/cbdeboef/CprE381_git/proj/fetchLogic/tb_fetchLogic.vhd(90): Illegal target for signal assignment.
# ** Error: /home/cbdeboef/CprE381_git/proj/fetchLogic/tb_fetchLogic.vhd(90): (vcom-1136) Unknown identifier "i_ALUZero".
# ** Error: /home/cbdeboef/CprE381_git/proj/fetchLogic/tb_fetchLogic.vhd(94): Illegal target for signal assignment.
# ** Error: /home/cbdeboef/CprE381_git/proj/fetchLogic/tb_fetchLogic.vhd(94): (vcom-1136) Unknown identifier "i_jumpSel".
# ** Error: /home/cbdeboef/CprE381_git/proj/fetchLogic/tb_fetchLogic.vhd(95): Illegal target for signal assignment.
# ** Error: /home/cbdeboef/CprE381_git/proj/fetchLogic/tb_fetchLogic.vhd(95): (vcom-1136) Unknown identifier "i_branch".
# ** Error: /home/cbdeboef/CprE381_git/proj/fetchLogic/tb_fetchLogic.vhd(96): Illegal target for signal assignment.
# ** Error: /home/cbdeboef/CprE381_git/proj/fetchLogic/tb_fetchLogic.vhd(96): (vcom-1136) Unknown identifier "i_ALUZero".
# ** Error (suppressible): /home/cbdeboef/CprE381_git/proj/fetchLogic/tb_fetchLogic.vhd(37): (vcom-1272) Length of expected is 26; length of actual is 25.
# ** Error (suppressible): /home/cbdeboef/CprE381_git/proj/fetchLogic/tb_fetchLogic.vhd(66): (vcom-1272) Length of expected is 26; length of actual is 25.
# ** Note: /home/cbdeboef/CprE381_git/proj/fetchLogic/tb_fetchLogic.vhd(101): VHDL Compiler exiting
# End time: 09:24:50 on Nov 03,2022, Elapsed time: 0:00:00
# Errors: 32, Warnings: 1
vcom -reportprogress 300 -work work /home/cbdeboef/CprE381_git/proj/fetchLogic/fetchLogic.vhd /home/cbdeboef/CprE381_git/proj/fetchLogic/tb_fetchLogic.vhd
# QuestaSim-64 vcom 2022.2 Compiler 2022.04 Apr 25 2022
# Start time: 09:26:08 on Nov 03,2022
# vcom -reportprogress 300 -work work /home/cbdeboef/CprE381_git/proj/fetchLogic/fetchLogic.vhd /home/cbdeboef/CprE381_git/proj/fetchLogic/tb_fetchLogic.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity fetchLogic
# -- Compiling architecture dataflow of fetchLogic
# ** Warning: /home/cbdeboef/CprE381_git/proj/fetchLogic/fetchLogic.vhd(40): (vcom-1090) Possible infinite loop: Process contains no WAIT statement.
# -- Loading package std_logic_textio
# -- Loading package ENV
# -- Compiling entity tb_fetchLogic
# -- Compiling architecture mixed of tb_fetchLogic
# ** Error (suppressible): /home/cbdeboef/CprE381_git/proj/fetchLogic/tb_fetchLogic.vhd(37): (vcom-1272) Length of expected is 26; length of actual is 25.
# ** Error (suppressible): /home/cbdeboef/CprE381_git/proj/fetchLogic/tb_fetchLogic.vhd(66): (vcom-1272) Length of expected is 26; length of actual is 25.
# ** Note: /home/cbdeboef/CprE381_git/proj/fetchLogic/tb_fetchLogic.vhd(101): VHDL Compiler exiting
# End time: 09:26:08 on Nov 03,2022, Elapsed time: 0:00:00
# Errors: 2, Warnings: 1
vcom -reportprogress 300 -work work /home/cbdeboef/CprE381_git/proj/fetchLogic/fetchLogic.vhd /home/cbdeboef/CprE381_git/proj/fetchLogic/tb_fetchLogic.vhd
# QuestaSim-64 vcom 2022.2 Compiler 2022.04 Apr 25 2022
# Start time: 09:26:42 on Nov 03,2022
# vcom -reportprogress 300 -work work /home/cbdeboef/CprE381_git/proj/fetchLogic/fetchLogic.vhd /home/cbdeboef/CprE381_git/proj/fetchLogic/tb_fetchLogic.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity fetchLogic
# -- Compiling architecture dataflow of fetchLogic
# ** Warning: /home/cbdeboef/CprE381_git/proj/fetchLogic/fetchLogic.vhd(40): (vcom-1090) Possible infinite loop: Process contains no WAIT statement.
# -- Loading package std_logic_textio
# -- Loading package ENV
# -- Compiling entity tb_fetchLogic
# -- Compiling architecture mixed of tb_fetchLogic
# End time: 09:26:42 on Nov 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
vsim work.tb_fetchlogic
# vsim work.tb_fetchlogic 
# Start time: 09:27:04 on Nov 03,2022
# ** Note: (vsim-3812) Design is being optimized...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_textio(body)
# Loading std.env(body)
# Loading ieee.numeric_std(body)
# Loading work.tb_fetchlogic(mixed)#1
quit -sim
# End time: 09:27:23 on Nov 03,2022, Elapsed time: 0:00:19
# Errors: 0, Warnings: 0
vsim work.fetchlogic -voptargs=+acc
# vsim work.fetchlogic -voptargs="+acc" 
# Start time: 09:27:36 on Nov 03,2022
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.fetchlogic(dataflow)#1
add wave -position insertpoint  \
sim:/fetchlogic/i_ALUZero \
sim:/fetchlogic/i_branch \
sim:/fetchlogic/i_branchImm \
sim:/fetchlogic/i_jumpImm \
sim:/fetchlogic/i_jumpSel \
sim:/fetchlogic/i_pcIn \
sim:/fetchlogic/o_pcOut
run
# Break key hit
# Break in Process selectOutput at /home/cbdeboef/CprE381_git/proj/fetchLogic/fetchLogic.vhd line 40


vcom -reportprogress 300 -work work /home/cbdeboef/CprE381_git/proj/fetchLogic/fetchLogic.vhd /home/cbdeboef/CprE381_git/proj/fetchLogic/tb_fetchLogic.vhd
# QuestaSim-64 vcom 2022.2 Compiler 2022.04 Apr 25 2022
# Start time: 09:30:44 on Nov 03,2022
# vcom -reportprogress 300 -work work /home/cbdeboef/CprE381_git/proj/fetchLogic/fetchLogic.vhd /home/cbdeboef/CprE381_git/proj/fetchLogic/tb_fetchLogic.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity fetchLogic
# -- Compiling architecture dataflow of fetchLogic
# ** Warning: /home/cbdeboef/CprE381_git/proj/fetchLogic/fetchLogic.vhd(40): (vcom-1090) Possible infinite loop: Process contains no WAIT statement.
# -- Loading package std_logic_textio
# -- Loading package ENV
# -- Compiling entity tb_fetchLogic
# -- Compiling architecture mixed of tb_fetchLogic
# End time: 09:30:44 on Nov 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.fetchlogic(dataflow)#1
run
# Break key hit
# Break in Process selectOutput at /home/cbdeboef/CprE381_git/proj/fetchLogic/fetchLogic.vhd line 40
vcom -reportprogress 300 -work work /home/cbdeboef/CprE381_git/proj/fetchLogic/fetchLogic.vhd /home/cbdeboef/CprE381_git/proj/fetchLogic/tb_fetchLogic.vhd
# QuestaSim-64 vcom 2022.2 Compiler 2022.04 Apr 25 2022
# Start time: 09:39:25 on Nov 03,2022
# vcom -reportprogress 300 -work work /home/cbdeboef/CprE381_git/proj/fetchLogic/fetchLogic.vhd /home/cbdeboef/CprE381_git/proj/fetchLogic/tb_fetchLogic.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity fetchLogic
# -- Compiling architecture dataflow of fetchLogic
# ** Warning: /home/cbdeboef/CprE381_git/proj/fetchLogic/fetchLogic.vhd(40): (vcom-1090) Possible infinite loop: Process contains no WAIT statement.
# -- Loading package std_logic_textio
# -- Loading package ENV
# -- Compiling entity tb_fetchLogic
# -- Compiling architecture mixed of tb_fetchLogic
# End time: 09:39:25 on Nov 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
run 100
# Break key hit
# Break in Process selectOutput at /home/cbdeboef/CprE381_git/proj/fetchLogic/fetchLogic.vhd line 40
vcom -reportprogress 300 -work work /home/cbdeboef/CprE381_git/proj/fetchLogic/fetchLogic.vhd /home/cbdeboef/CprE381_git/proj/fetchLogic/tb_fetchLogic.vhd
# QuestaSim-64 vcom 2022.2 Compiler 2022.04 Apr 25 2022
# Start time: 09:45:19 on Nov 03,2022
# vcom -reportprogress 300 -work work /home/cbdeboef/CprE381_git/proj/fetchLogic/fetchLogic.vhd /home/cbdeboef/CprE381_git/proj/fetchLogic/tb_fetchLogic.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity fetchLogic
# -- Compiling architecture dataflow of fetchLogic
# ** Warning: /home/cbdeboef/CprE381_git/proj/fetchLogic/fetchLogic.vhd(40): (vcom-1090) Possible infinite loop: Process contains no WAIT statement.
# -- Loading package std_logic_textio
# -- Loading package ENV
# -- Compiling entity tb_fetchLogic
# -- Compiling architecture mixed of tb_fetchLogic
# End time: 09:45:19 on Nov 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.fetchlogic(dataflow)#1
run 100
# Break key hit
# Break in Process selectOutput at /home/cbdeboef/CprE381_git/proj/fetchLogic/fetchLogic.vhd line 40
vsim work.tb_fetchlogic
# End time: 09:46:25 on Nov 03,2022, Elapsed time: 0:18:49
# Errors: 0, Warnings: 1
# vsim work.tb_fetchlogic 
# Start time: 09:46:25 on Nov 03,2022
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_textio(body)
# Loading std.env(body)
# Loading ieee.numeric_std(body)
# Loading work.tb_fetchlogic(mixed)#1
run
vsim work.tb_fetchlogic -voptargs=+acc
# End time: 09:47:34 on Nov 03,2022, Elapsed time: 0:01:09
# Errors: 0, Warnings: 0
# vsim work.tb_fetchlogic -voptargs="+acc" 
# Start time: 09:47:34 on Nov 03,2022
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_textio(body)
# Loading std.env(body)
# Loading work.tb_fetchlogic(mixed)#1
# Loading ieee.numeric_std(body)
# Loading work.fetchlogic(dataflow)#1
add wave -position insertpoint  \
sim:/tb_fetchlogic/DUT0/o_pcOut
run
# Break key hit
# Break in Process selectOutput at /home/cbdeboef/CprE381_git/proj/fetchLogic/fetchLogic.vhd line 40
vcom -reportprogress 300 -work work /home/cbdeboef/CprE381_git/proj/fetchLogic/fetchLogic.vhd /home/cbdeboef/CprE381_git/proj/fetchLogic/tb_fetchLogic.vhd
# QuestaSim-64 vcom 2022.2 Compiler 2022.04 Apr 25 2022
# Start time: 09:54:13 on Nov 03,2022
# vcom -reportprogress 300 -work work /home/cbdeboef/CprE381_git/proj/fetchLogic/fetchLogic.vhd /home/cbdeboef/CprE381_git/proj/fetchLogic/tb_fetchLogic.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity fetchLogic
# -- Compiling architecture dataflow of fetchLogic
# ** Error: /home/cbdeboef/CprE381_git/proj/fetchLogic/fetchLogic.vhd(22): (vcom-1581) No feasible entries for infix operator 'and'.
# ** Error: /home/cbdeboef/CprE381_git/proj/fetchLogic/fetchLogic.vhd(22): (vcom-1590) Bad expression in right operand of infix expression 'and'.
# ** Error: /home/cbdeboef/CprE381_git/proj/fetchLogic/fetchLogic.vhd(22): Type error resolving infix expression "and" as type std.STANDARD.BOOLEAN.
# ** Error: /home/cbdeboef/CprE381_git/proj/fetchLogic/fetchLogic.vhd(23): (vcom-1136) Unknown identifier "s_pcPlusFour".
# ** Error: /home/cbdeboef/CprE381_git/proj/fetchLogic/fetchLogic.vhd(23): (vcom-1590) Bad expression in left operand of infix expression '&'.
# ** Error: /home/cbdeboef/CprE381_git/proj/fetchLogic/fetchLogic.vhd(23): Type error resolving infix expression "&" as type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: /home/cbdeboef/CprE381_git/proj/fetchLogic/fetchLogic.vhd(24): (vcom-1136) Unknown identifier "s_pcPlusFour".
# ** Error: /home/cbdeboef/CprE381_git/proj/fetchLogic/fetchLogic.vhd(24): (vcom-1581) No feasible entries for infix operator 'and'.
# ** Error: /home/cbdeboef/CprE381_git/proj/fetchLogic/fetchLogic.vhd(24): (vcom-1590) Bad expression in right operand of infix expression 'and'.
# ** Error: /home/cbdeboef/CprE381_git/proj/fetchLogic/fetchLogic.vhd(24): Type error resolving infix expression "and" as type std.STANDARD.BOOLEAN.
# ** Note: /home/cbdeboef/CprE381_git/proj/fetchLogic/fetchLogic.vhd(26): VHDL Compiler exiting
# End time: 09:54:13 on Nov 03,2022, Elapsed time: 0:00:00
# Errors: 10, Warnings: 0
vcom -reportprogress 300 -work work /home/cbdeboef/CprE381_git/proj/fetchLogic/fetchLogic.vhd /home/cbdeboef/CprE381_git/proj/fetchLogic/tb_fetchLogic.vhd
# QuestaSim-64 vcom 2022.2 Compiler 2022.04 Apr 25 2022
# Start time: 09:54:53 on Nov 03,2022
# vcom -reportprogress 300 -work work /home/cbdeboef/CprE381_git/proj/fetchLogic/fetchLogic.vhd /home/cbdeboef/CprE381_git/proj/fetchLogic/tb_fetchLogic.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity fetchLogic
# -- Compiling architecture dataflow of fetchLogic
# ** Error: /home/cbdeboef/CprE381_git/proj/fetchLogic/fetchLogic.vhd(22): (vcom-1581) No feasible entries for infix operator 'and'.
# ** Error: /home/cbdeboef/CprE381_git/proj/fetchLogic/fetchLogic.vhd(22): (vcom-1590) Bad expression in right operand of infix expression 'and'.
# ** Error: /home/cbdeboef/CprE381_git/proj/fetchLogic/fetchLogic.vhd(22): Type error resolving infix expression "and" as type std.STANDARD.BOOLEAN.
# ** Error: /home/cbdeboef/CprE381_git/proj/fetchLogic/fetchLogic.vhd(23): (vcom-1136) Unknown identifier "s_pcPlusFour".
# ** Error: /home/cbdeboef/CprE381_git/proj/fetchLogic/fetchLogic.vhd(23): (vcom-1590) Bad expression in left operand of infix expression '&'.
# ** Error: /home/cbdeboef/CprE381_git/proj/fetchLogic/fetchLogic.vhd(23): Type error resolving infix expression "&" as type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: /home/cbdeboef/CprE381_git/proj/fetchLogic/fetchLogic.vhd(24): (vcom-1136) Unknown identifier "s_pcPlusFour".
# ** Error: /home/cbdeboef/CprE381_git/proj/fetchLogic/fetchLogic.vhd(24): (vcom-1581) No feasible entries for infix operator 'and'.
# ** Error: /home/cbdeboef/CprE381_git/proj/fetchLogic/fetchLogic.vhd(24): (vcom-1590) Bad expression in right operand of infix expression 'and'.
# ** Error: /home/cbdeboef/CprE381_git/proj/fetchLogic/fetchLogic.vhd(24): Type error resolving infix expression "and" as type std.STANDARD.BOOLEAN.
# ** Note: /home/cbdeboef/CprE381_git/proj/fetchLogic/fetchLogic.vhd(26): VHDL Compiler exiting
# End time: 09:54:53 on Nov 03,2022, Elapsed time: 0:00:00
# Errors: 10, Warnings: 0
vcom -reportprogress 300 -work work /home/cbdeboef/CprE381_git/proj/fetchLogic/fetchLogic.vhd /home/cbdeboef/CprE381_git/proj/fetchLogic/tb_fetchLogic.vhd
# QuestaSim-64 vcom 2022.2 Compiler 2022.04 Apr 25 2022
# Start time: 09:56:25 on Nov 03,2022
# vcom -reportprogress 300 -work work /home/cbdeboef/CprE381_git/proj/fetchLogic/fetchLogic.vhd /home/cbdeboef/CprE381_git/proj/fetchLogic/tb_fetchLogic.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity fetchLogic
# -- Compiling architecture dataflow of fetchLogic
# ** Error: /home/cbdeboef/CprE381_git/proj/fetchLogic/fetchLogic.vhd(25): (vcom-1581) No feasible entries for infix operator 'and'.
# ** Error: /home/cbdeboef/CprE381_git/proj/fetchLogic/fetchLogic.vhd(25): (vcom-1590) Bad expression in right operand of infix expression 'and'.
# ** Error: /home/cbdeboef/CprE381_git/proj/fetchLogic/fetchLogic.vhd(25): Type error resolving infix expression "and" as type std.STANDARD.BOOLEAN.
# ** Error: /home/cbdeboef/CprE381_git/proj/fetchLogic/fetchLogic.vhd(27): (vcom-1581) No feasible entries for infix operator 'and'.
# ** Error: /home/cbdeboef/CprE381_git/proj/fetchLogic/fetchLogic.vhd(27): (vcom-1590) Bad expression in right operand of infix expression 'and'.
# ** Error: /home/cbdeboef/CprE381_git/proj/fetchLogic/fetchLogic.vhd(27): Type error resolving infix expression "and" as type std.STANDARD.BOOLEAN.
# ** Warning: /home/cbdeboef/CprE381_git/proj/fetchLogic/fetchLogic.vhd(20): (vcom-1013) Initial value of "s_pcPlusFour" depends on value of signal "i_pcIn".
# ** Note: /home/cbdeboef/CprE381_git/proj/fetchLogic/fetchLogic.vhd(29): VHDL Compiler exiting
# End time: 09:56:25 on Nov 03,2022, Elapsed time: 0:00:00
# Errors: 6, Warnings: 1
vcom -reportprogress 300 -work work /home/cbdeboef/CprE381_git/proj/fetchLogic/fetchLogic.vhd /home/cbdeboef/CprE381_git/proj/fetchLogic/tb_fetchLogic.vhd
# QuestaSim-64 vcom 2022.2 Compiler 2022.04 Apr 25 2022
# Start time: 09:57:54 on Nov 03,2022
# vcom -reportprogress 300 -work work /home/cbdeboef/CprE381_git/proj/fetchLogic/fetchLogic.vhd /home/cbdeboef/CprE381_git/proj/fetchLogic/tb_fetchLogic.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity fetchLogic
# -- Compiling architecture dataflow of fetchLogic
# ** Error: /home/cbdeboef/CprE381_git/proj/fetchLogic/fetchLogic.vhd(25): Operator "=" is ambiguous.
#    Feasible operators are:
#       (explicit) NUMERIC_STD."="[UNRESOLVED_UNSIGNED, UNRESOLVED_UNSIGNED return BOOLEAN] at vhdl_src/ieee/mti_numeric_std.vhd(705)
#       (explicit) NUMERIC_STD."="[UNRESOLVED_SIGNED, UNRESOLVED_SIGNED return BOOLEAN] at vhdl_src/ieee/mti_numeric_std.vhd(713)
# ** Error: /home/cbdeboef/CprE381_git/proj/fetchLogic/fetchLogic.vhd(25): Type error resolving infix expression "=" as type std.STANDARD.BOOLEAN.
# ** Error: /home/cbdeboef/CprE381_git/proj/fetchLogic/fetchLogic.vhd(27): Operator "=" is ambiguous.
#    Feasible operators are:
#       (explicit) NUMERIC_STD."="[UNRESOLVED_UNSIGNED, UNRESOLVED_UNSIGNED return BOOLEAN] at vhdl_src/ieee/mti_numeric_std.vhd(705)
#       (explicit) NUMERIC_STD."="[UNRESOLVED_SIGNED, UNRESOLVED_SIGNED return BOOLEAN] at vhdl_src/ieee/mti_numeric_std.vhd(713)
# ** Error: /home/cbdeboef/CprE381_git/proj/fetchLogic/fetchLogic.vhd(27): Type error resolving infix expression "=" as type std.STANDARD.BOOLEAN.
# ** Warning: /home/cbdeboef/CprE381_git/proj/fetchLogic/fetchLogic.vhd(20): (vcom-1013) Initial value of "s_pcPlusFour" depends on value of signal "i_pcIn".
# ** Note: /home/cbdeboef/CprE381_git/proj/fetchLogic/fetchLogic.vhd(29): VHDL Compiler exiting
# End time: 09:57:54 on Nov 03,2022, Elapsed time: 0:00:00
# Errors: 4, Warnings: 1
vcom -reportprogress 300 -work work /home/cbdeboef/CprE381_git/proj/fetchLogic/fetchLogic.vhd /home/cbdeboef/CprE381_git/proj/fetchLogic/tb_fetchLogic.vhd
# QuestaSim-64 vcom 2022.2 Compiler 2022.04 Apr 25 2022
# Start time: 09:59:51 on Nov 03,2022
# vcom -reportprogress 300 -work work /home/cbdeboef/CprE381_git/proj/fetchLogic/fetchLogic.vhd /home/cbdeboef/CprE381_git/proj/fetchLogic/tb_fetchLogic.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity fetchLogic
# -- Compiling architecture dataflow of fetchLogic
# ** Error: /home/cbdeboef/CprE381_git/proj/fetchLogic/fetchLogic.vhd(25): (vcom-1581) No feasible entries for infix operator '='.
# ** Error: /home/cbdeboef/CprE381_git/proj/fetchLogic/fetchLogic.vhd(25): (vcom-1590) Bad expression in right operand of infix expression '&'.
# ** Error: /home/cbdeboef/CprE381_git/proj/fetchLogic/fetchLogic.vhd(25): Type error resolving infix expression "&" as type std.STANDARD.BOOLEAN.
# ** Error: /home/cbdeboef/CprE381_git/proj/fetchLogic/fetchLogic.vhd(27): (vcom-1581) No feasible entries for infix operator '='.
# ** Error: /home/cbdeboef/CprE381_git/proj/fetchLogic/fetchLogic.vhd(27): (vcom-1590) Bad expression in right operand of infix expression '&'.
# ** Error: /home/cbdeboef/CprE381_git/proj/fetchLogic/fetchLogic.vhd(27): Type error resolving infix expression "&" as type std.STANDARD.BOOLEAN.
# ** Warning: /home/cbdeboef/CprE381_git/proj/fetchLogic/fetchLogic.vhd(20): (vcom-1013) Initial value of "s_pcPlusFour" depends on value of signal "i_pcIn".
# ** Note: /home/cbdeboef/CprE381_git/proj/fetchLogic/fetchLogic.vhd(29): VHDL Compiler exiting
# End time: 09:59:51 on Nov 03,2022, Elapsed time: 0:00:00
# Errors: 6, Warnings: 1
vcom -reportprogress 300 -work work /home/cbdeboef/CprE381_git/proj/fetchLogic/fetchLogic.vhd /home/cbdeboef/CprE381_git/proj/fetchLogic/tb_fetchLogic.vhd
# QuestaSim-64 vcom 2022.2 Compiler 2022.04 Apr 25 2022
# Start time: 10:00:21 on Nov 03,2022
# vcom -reportprogress 300 -work work /home/cbdeboef/CprE381_git/proj/fetchLogic/fetchLogic.vhd /home/cbdeboef/CprE381_git/proj/fetchLogic/tb_fetchLogic.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity fetchLogic
# -- Compiling architecture dataflow of fetchLogic
# ** Error: /home/cbdeboef/CprE381_git/proj/fetchLogic/fetchLogic.vhd(25): (vcom-1581) No feasible entries for infix operator '='.
# ** Error: /home/cbdeboef/CprE381_git/proj/fetchLogic/fetchLogic.vhd(25): Type error resolving infix expression "=" as type std.STANDARD.BOOLEAN.
# ** Error: /home/cbdeboef/CprE381_git/proj/fetchLogic/fetchLogic.vhd(27): (vcom-1581) No feasible entries for infix operator '='.
# ** Error: /home/cbdeboef/CprE381_git/proj/fetchLogic/fetchLogic.vhd(27): (vcom-1590) Bad expression in right operand of infix expression '&'.
# ** Error: /home/cbdeboef/CprE381_git/proj/fetchLogic/fetchLogic.vhd(27): Type error resolving infix expression "&" as type std.STANDARD.BOOLEAN.
# ** Warning: /home/cbdeboef/CprE381_git/proj/fetchLogic/fetchLogic.vhd(20): (vcom-1013) Initial value of "s_pcPlusFour" depends on value of signal "i_pcIn".
# ** Note: /home/cbdeboef/CprE381_git/proj/fetchLogic/fetchLogic.vhd(29): VHDL Compiler exiting
# End time: 10:00:22 on Nov 03,2022, Elapsed time: 0:00:01
# Errors: 5, Warnings: 1
vcom -reportprogress 300 -work work /home/cbdeboef/CprE381_git/proj/fetchLogic/fetchLogic.vhd /home/cbdeboef/CprE381_git/proj/fetchLogic/tb_fetchLogic.vhd
# QuestaSim-64 vcom 2022.2 Compiler 2022.04 Apr 25 2022
# Start time: 10:03:06 on Nov 03,2022
# vcom -reportprogress 300 -work work /home/cbdeboef/CprE381_git/proj/fetchLogic/fetchLogic.vhd /home/cbdeboef/CprE381_git/proj/fetchLogic/tb_fetchLogic.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity fetchLogic
# -- Compiling architecture dataflow of fetchLogic
# ** Error: /home/cbdeboef/CprE381_git/proj/fetchLogic/fetchLogic.vhd(25): (vcom-1581) No feasible entries for infix operator 'and'.
# ** Error: /home/cbdeboef/CprE381_git/proj/fetchLogic/fetchLogic.vhd(25): (vcom-1590) Bad expression in right operand of infix expression 'and'.
# ** Error: /home/cbdeboef/CprE381_git/proj/fetchLogic/fetchLogic.vhd(25): Type error resolving infix expression "and" as type std.STANDARD.BOOLEAN.
# ** Error: /home/cbdeboef/CprE381_git/proj/fetchLogic/fetchLogic.vhd(27): (vcom-1581) No feasible entries for infix operator 'and'.
# ** Error: /home/cbdeboef/CprE381_git/proj/fetchLogic/fetchLogic.vhd(27): (vcom-1590) Bad expression in right operand of infix expression 'and'.
# ** Error: /home/cbdeboef/CprE381_git/proj/fetchLogic/fetchLogic.vhd(27): Type error resolving infix expression "and" as type std.STANDARD.BOOLEAN.
# ** Error: /home/cbdeboef/CprE381_git/proj/fetchLogic/fetchLogic.vhd(28): (vcom-1136) Unknown identifier "s_pcIn".
# ** Warning: /home/cbdeboef/CprE381_git/proj/fetchLogic/fetchLogic.vhd(20): (vcom-1013) Initial value of "s_pcPlusFour" depends on value of signal "i_pcIn".
# ** Note: /home/cbdeboef/CprE381_git/proj/fetchLogic/fetchLogic.vhd(31): VHDL Compiler exiting
# End time: 10:03:06 on Nov 03,2022, Elapsed time: 0:00:00
# Errors: 7, Warnings: 1
vcom -reportprogress 300 -work work /home/cbdeboef/CprE381_git/proj/fetchLogic/fetchLogic.vhd /home/cbdeboef/CprE381_git/proj/fetchLogic/tb_fetchLogic.vhd
# QuestaSim-64 vcom 2022.2 Compiler 2022.04 Apr 25 2022
# Start time: 10:04:03 on Nov 03,2022
# vcom -reportprogress 300 -work work /home/cbdeboef/CprE381_git/proj/fetchLogic/fetchLogic.vhd /home/cbdeboef/CprE381_git/proj/fetchLogic/tb_fetchLogic.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity fetchLogic
# -- Compiling architecture dataflow of fetchLogic
# ** Error: /home/cbdeboef/CprE381_git/proj/fetchLogic/fetchLogic.vhd(27): (vcom-1581) No feasible entries for infix operator 'and'.
# ** Error: /home/cbdeboef/CprE381_git/proj/fetchLogic/fetchLogic.vhd(27): (vcom-1590) Bad expression in right operand of infix expression 'and'.
# ** Error: /home/cbdeboef/CprE381_git/proj/fetchLogic/fetchLogic.vhd(27): Type error resolving infix expression "and" as type std.STANDARD.BOOLEAN.
# ** Error: /home/cbdeboef/CprE381_git/proj/fetchLogic/fetchLogic.vhd(28): (vcom-1136) Unknown identifier "s_pcIn".
# ** Warning: /home/cbdeboef/CprE381_git/proj/fetchLogic/fetchLogic.vhd(20): (vcom-1013) Initial value of "s_pcPlusFour" depends on value of signal "i_pcIn".
# ** Note: /home/cbdeboef/CprE381_git/proj/fetchLogic/fetchLogic.vhd(31): VHDL Compiler exiting
# End time: 10:04:03 on Nov 03,2022, Elapsed time: 0:00:00
# Errors: 4, Warnings: 1
vcom -reportprogress 300 -work work /home/cbdeboef/CprE381_git/proj/fetchLogic/fetchLogic.vhd /home/cbdeboef/CprE381_git/proj/fetchLogic/tb_fetchLogic.vhd
# QuestaSim-64 vcom 2022.2 Compiler 2022.04 Apr 25 2022
# Start time: 10:04:46 on Nov 03,2022
# vcom -reportprogress 300 -work work /home/cbdeboef/CprE381_git/proj/fetchLogic/fetchLogic.vhd /home/cbdeboef/CprE381_git/proj/fetchLogic/tb_fetchLogic.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity fetchLogic
# -- Compiling architecture dataflow of fetchLogic
# ** Warning: /home/cbdeboef/CprE381_git/proj/fetchLogic/fetchLogic.vhd(20): (vcom-1013) Initial value of "s_pcPlusFour" depends on value of signal "i_pcIn".
# -- Loading package std_logic_textio
# -- Loading package ENV
# -- Compiling entity tb_fetchLogic
# -- Compiling architecture mixed of tb_fetchLogic
# End time: 10:04:46 on Nov 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
vcom -reportprogress 300 -work work /home/cbdeboef/CprE381_git/proj/fetchLogic/fetchLogic.vhd /home/cbdeboef/CprE381_git/proj/fetchLogic/tb_fetchLogic.vhd
# QuestaSim-64 vcom 2022.2 Compiler 2022.04 Apr 25 2022
# Start time: 10:05:40 on Nov 03,2022
# vcom -reportprogress 300 -work work /home/cbdeboef/CprE381_git/proj/fetchLogic/fetchLogic.vhd /home/cbdeboef/CprE381_git/proj/fetchLogic/tb_fetchLogic.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity fetchLogic
# -- Compiling architecture dataflow of fetchLogic
# ** Error: /home/cbdeboef/CprE381_git/proj/fetchLogic/fetchLogic.vhd(25): Illegal name (subtype declaration "STD_LOGIC_VECTOR") in expression.
# ** Error: /home/cbdeboef/CprE381_git/proj/fetchLogic/fetchLogic.vhd(25): near ":=": (vcom-1576) expecting ';'.
# ** Note: /home/cbdeboef/CprE381_git/proj/fetchLogic/fetchLogic.vhd(33): VHDL Compiler exiting
# End time: 10:05:40 on Nov 03,2022, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
vcom -reportprogress 300 -work work /home/cbdeboef/CprE381_git/proj/fetchLogic/fetchLogic.vhd /home/cbdeboef/CprE381_git/proj/fetchLogic/tb_fetchLogic.vhd
# QuestaSim-64 vcom 2022.2 Compiler 2022.04 Apr 25 2022
# Start time: 10:05:57 on Nov 03,2022
# vcom -reportprogress 300 -work work /home/cbdeboef/CprE381_git/proj/fetchLogic/fetchLogic.vhd /home/cbdeboef/CprE381_git/proj/fetchLogic/tb_fetchLogic.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity fetchLogic
# -- Compiling architecture dataflow of fetchLogic
# -- Loading package std_logic_textio
# -- Loading package ENV
# -- Compiling entity tb_fetchLogic
# -- Compiling architecture mixed of tb_fetchLogic
# End time: 10:05:58 on Nov 03,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_textio(body)
# Loading std.env(body)
# Loading work.tb_fetchlogic(mixed)#1
# Loading ieee.numeric_std(body)
# Loading work.fetchlogic(dataflow)#1
vsim -voptargs=+acc work.tb_fetchlogic
# End time: 10:06:18 on Nov 03,2022, Elapsed time: 0:18:44
# Errors: 0, Warnings: 1
# vsim -voptargs="+acc" work.tb_fetchlogic 
# Start time: 10:06:18 on Nov 03,2022
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_textio(body)
# Loading std.env(body)
# Loading work.tb_fetchlogic(mixed)#1
# Loading ieee.numeric_std(body)
# Loading work.fetchlogic(dataflow)#1
add wave -position insertpoint  \
sim:/tb_fetchlogic/DUT0/o_pcOut
run
quit -sim
# End time: 10:07:37 on Nov 03,2022, Elapsed time: 0:01:19
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/cbdeboef/CprE381_git/proj/fetchLogic/fetchLogic.vhd /home/cbdeboef/CprE381_git/proj/fetchLogic/tb_fetchLogic.vhd
# QuestaSim-64 vcom 2022.2 Compiler 2022.04 Apr 25 2022
# Start time: 10:07:43 on Nov 03,2022
# vcom -reportprogress 300 -work work /home/cbdeboef/CprE381_git/proj/fetchLogic/fetchLogic.vhd /home/cbdeboef/CprE381_git/proj/fetchLogic/tb_fetchLogic.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity fetchLogic
# -- Compiling architecture dataflow of fetchLogic
# -- Loading package std_logic_textio
# -- Loading package ENV
# -- Compiling entity tb_fetchLogic
# -- Compiling architecture mixed of tb_fetchLogic
# End time: 10:07:43 on Nov 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim -voptargs=+acc work.tb_fetchlogic
# vsim -voptargs="+acc" work.tb_fetchlogic 
# Start time: 10:07:53 on Nov 03,2022
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_textio(body)
# Loading std.env(body)
# Loading work.tb_fetchlogic(mixed)#1
# Loading ieee.numeric_std(body)
# Loading work.fetchlogic(dataflow)#1
add wave -position insertpoint  \
sim:/tb_fetchlogic/DUT0/o_pcOut
run
run
run
run
# Causality operation skipped due to absence of debug database file
vcom -reportprogress 300 -work work /home/cbdeboef/CprE381_git/proj/fetchLogic/fetchLogic.vhd /home/cbdeboef/CprE381_git/proj/fetchLogic/tb_fetchLogic.vhd
# QuestaSim-64 vcom 2022.2 Compiler 2022.04 Apr 25 2022
# Start time: 10:13:47 on Nov 03,2022
# vcom -reportprogress 300 -work work /home/cbdeboef/CprE381_git/proj/fetchLogic/fetchLogic.vhd /home/cbdeboef/CprE381_git/proj/fetchLogic/tb_fetchLogic.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity fetchLogic
# -- Compiling architecture dataflow of fetchLogic
# -- Loading package std_logic_textio
# -- Loading package ENV
# -- Compiling entity tb_fetchLogic
# -- Compiling architecture mixed of tb_fetchLogic
# End time: 10:13:47 on Nov 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_textio(body)
# Loading std.env(body)
# Loading work.tb_fetchlogic(mixed)#1
# Loading ieee.numeric_std(body)
# Loading work.fetchlogic(dataflow)#1
add wave -position insertpoint  \
sim:/tb_fetchlogic/cCLK_PER \
sim:/tb_fetchlogic/CLK \
sim:/tb_fetchlogic/gCLK_HPER \
sim:/tb_fetchlogic/reset \
sim:/tb_fetchlogic/s_ALUZero \
sim:/tb_fetchlogic/s_branch \
sim:/tb_fetchlogic/s_branchImm \
sim:/tb_fetchlogic/s_jumpImm \
sim:/tb_fetchlogic/s_jumpSel \
sim:/tb_fetchlogic/s_pcIn \
sim:/tb_fetchlogic/s_pcOut
run
run
run
run
# End time: 10:31:20 on Nov 03,2022, Elapsed time: 0:23:27
# Errors: 0, Warnings: 1
