
Warning-[LNX_OS_VERUN] Unsupported Linux version
  Linux version 'CentOS release 6.8 (Final)' is not supported on 'x86_64' 
  officially, assuming linux compatibility by default. Set VCS_ARCH_OVERRIDE 
  to linux or suse32 to override.
  Please refer to release notes for information on supported platforms.

Command: vcs -full64 -gui -R -f file_list +v2k +lint=all -l log_name -Mupdate +define+SINGLE \
-timescale=1ns/1ps
                         Chronologic VCS (TM)
      Version K-2015.09-SP2-3_Full64 -- Mon Oct 10 00:28:42 2016
               Copyright (c) 1991-2015 by Synopsys Inc.
                         ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.

Parsing design file '../../front_end/source/MultiplexTxT.v'

Lint-[VCDE] Compiler directive encountered
../../front_end/source/MultiplexTxT.v, 1
  Verilog compiler directive encountered "`timescale".

Parsing design file '../../front_end/source/shift_mux.v'

Lint-[VCDE] Compiler directive encountered
../../front_end/source/shift_mux.v, 1
  Verilog compiler directive encountered "`timescale".

Parsing design file '../../front_end/source/LZD.v'

Lint-[VCDE] Compiler directive encountered
../../front_end/source/LZD.v, 1
  Verilog compiler directive encountered "`timescale".

Parsing design file '../../front_end/source/FPU_Add_Subtract_Function.v'

Lint-[VCDE] Compiler directive encountered
../../front_end/source/FPU_Add_Subtract_Function.v, 1
  Verilog compiler directive encountered "`timescale".


Lint-[IWU] Implicit wire is used
../../front_end/source/FPU_Add_Subtract_Function.v, 167
  No type is specified for wire 'zero_flag'. Default wire type is being 
  applied according to the IEEE spec.
  See the Verilog LRM(1364-2005), section 4.5.

Parsing design file '../../front_end/source/RegisterAdd.v'

Lint-[VCDE] Compiler directive encountered
../../front_end/source/RegisterAdd.v, 1
  Verilog compiler directive encountered "`timescale".

Parsing design file '../../front_end/source/exp_operation.v'

Lint-[VCDE] Compiler directive encountered
../../front_end/source/exp_operation.v, 1
  Verilog compiler directive encountered "`timescale".


Lint-[IWU] Implicit wire is used
../../front_end/source/exp_operation.v, 63
  No type is specified for wire 'Overflow_flag'. Default wire type is being 
  applied according to the IEEE spec.
  See the Verilog LRM(1364-2005), section 4.5.


Lint-[IWU] Implicit wire is used
../../front_end/source/exp_operation.v, 64
  No type is specified for wire 'Underflow_flag'. Default wire type is being 
  applied according to the IEEE spec.
  See the Verilog LRM(1364-2005), section 4.5.

Parsing design file '../../front_end/source/Round_Sgf_Dec.v'

Lint-[VCDE] Compiler directive encountered
../../front_end/source/Round_Sgf_Dec.v, 1
  Verilog compiler directive encountered "`timescale".

Parsing design file '../../front_end/source/Multiplexer_AC.v'

Lint-[VCDE] Compiler directive encountered
../../front_end/source/Multiplexer_AC.v, 1
  Verilog compiler directive encountered "`timescale".

Parsing design file '../../front_end/source/Greater_Comparator.v'

Lint-[VCDE] Compiler directive encountered
../../front_end/source/Greater_Comparator.v, 1
  Verilog compiler directive encountered "`timescale".

Parsing design file '../../front_end/source/add_sub_carry_out.v'

Lint-[VCDE] Compiler directive encountered
../../front_end/source/add_sub_carry_out.v, 1
  Verilog compiler directive encountered "`timescale".

Parsing design file '../../front_end/source/Mux_3x1.v'

Lint-[VCDE] Compiler directive encountered
../../front_end/source/Mux_3x1.v, 1
  Verilog compiler directive encountered "`timescale".

Parsing design file '../../front_end/source/FSM_Add_Subtract.v'

Lint-[VCDE] Compiler directive encountered
../../front_end/source/FSM_Add_Subtract.v, 1
  Verilog compiler directive encountered "`timescale".

Parsing design file '../../front_end/source/Mux_Array.v'

Lint-[VCDE] Compiler directive encountered
../../front_end/source/Mux_Array.v, 1
  Verilog compiler directive encountered "`timescale".

Parsing design file '../../front_end/source/sgn_result.v'

Lint-[VCDE] Compiler directive encountered
../../front_end/source/sgn_result.v, 1
  Verilog compiler directive encountered "`timescale".

Parsing design file '../../front_end/source/Oper_Start_In.v'

Lint-[VCDE] Compiler directive encountered
../../front_end/source/Oper_Start_In.v, 1
  Verilog compiler directive encountered "`timescale".


Lint-[IWU] Implicit wire is used
../../front_end/source/Oper_Start_In.v, 110
  No type is specified for wire 'sign_result'. Default wire type is being 
  applied according to the IEEE spec.
  See the Verilog LRM(1364-2005), section 4.5.

Parsing design file '../../front_end/source/Priority_Codec_64.v'

Lint-[VCDE] Compiler directive encountered
../../front_end/source/Priority_Codec_64.v, 1
  Verilog compiler directive encountered "`timescale".

Parsing design file '../../front_end/source/Comparator_Less.v'

Lint-[VCDE] Compiler directive encountered
../../front_end/source/Comparator_Less.v, 1
  Verilog compiler directive encountered "`timescale".

Parsing design file '../../front_end/source/Rotate_Mux_Array.v'

Lint-[VCDE] Compiler directive encountered
../../front_end/source/Rotate_Mux_Array.v, 1
  Verilog compiler directive encountered "`timescale".

Parsing design file '../../front_end/source/Add_Subt.v'

Lint-[VCDE] Compiler directive encountered
../../front_end/source/Add_Subt.v, 1
  Verilog compiler directive encountered "`timescale".

Parsing design file '../../front_end/source/Priority_Codec_32.v'

Lint-[VCDE] Compiler directive encountered
../../front_end/source/Priority_Codec_32.v, 1
  Verilog compiler directive encountered "`timescale".

Parsing design file '../../front_end/source/Tenth_Phase.v'

Lint-[VCDE] Compiler directive encountered
../../front_end/source/Tenth_Phase.v, 1
  Verilog compiler directive encountered "`timescale".

Parsing design file '../../front_end/source/Comparator.v'

Lint-[VCDE] Compiler directive encountered
../../front_end/source/Comparator.v, 1
  Verilog compiler directive encountered "`timescale".

Parsing design file '../../front_end/source/Barrel_shifter.v'

Lint-[VCDE] Compiler directive encountered
../../front_end/source/Barrel_shifter.v, 1
  Verilog compiler directive encountered "`timescale".

Parsing design file '../../front_end/source/Comparators.v'

Lint-[VCDE] Compiler directive encountered
../../front_end/source/Comparators.v, 1
  Verilog compiler directive encountered "`timescale".

Parsing design file '../../front_end/source/xor_tri.v'

Lint-[VCDE] Compiler directive encountered
../../front_end/source/xor_tri.v, 1
  Verilog compiler directive encountered "`timescale".

Parsing design file 'Testbench_FPU_Add_Subt.v'

Lint-[VCDE] Compiler directive encountered
Testbench_FPU_Add_Subt.v, 1
  Verilog compiler directive encountered "`timescale".


Lint-[VCDE] Compiler directive encountered
Testbench_FPU_Add_Subt.v, 26
  Verilog compiler directive encountered "`ifdef".


Lint-[VCDE] Compiler directive encountered
Testbench_FPU_Add_Subt.v, 32
  Verilog compiler directive encountered "`endif".


Lint-[VCDE] Compiler directive encountered
Testbench_FPU_Add_Subt.v, 34
  Verilog compiler directive encountered "`ifdef".


Lint-[VCDE] Compiler directive encountered
Testbench_FPU_Add_Subt.v, 40
  Verilog compiler directive encountered "`endif".

Top Level Modules:
       Testbench_FPU_Add_Subt

Lint-[IWU] Implicit wire is used
../../front_end/source/FPU_Add_Subtract_Function.v, 167
  No type is specified for wire 'zero_flag'. Default wire type is being 
  applied according to the IEEE spec.
  See the Verilog LRM(1364-2005), section 4.5.

TimeScale is 1 ns / 1 ps

Lint-[UI] Unused input
../../front_end/source/Mux_Array.v, 28
  Following is an unused input.
  Source info: load_i

Starting vcs inline pass...
4 modules and 0 UDP read.
recompiling module shift_mux_array
recompiling module Multiplexer_AC
recompiling module Rotate_Mux_Array
recompiling module Testbench_FPU_Add_Subt
All of 4 modules done
rm -f _csrc*.so linux64_scvhdl_*.so pre_vcsobj_*.so share_vcsobj_*.so
if [ -x ../simv ]; then chmod -x ../simv; fi
g++  -o ../simv   -Wl,-rpath-link=./ -Wl,-rpath='$ORIGIN'/simv.daidir/ -Wl,-rpath=./simv.daidir/ \
-Wl,-rpath='$ORIGIN'/simv.daidir//scsim.db.dir  -rdynamic   amcQwB.o objs/amcQw_d.o \
_21498_archive_1.so  SIM_l.o       rmapats_mop.o rmapats.o rmar.o  rmar_llvm_0_1.o \
rmar_llvm_0_0.o          /mnt/vol_NFS_Zener/tools/synopsys/apps/vcs-mx/K-2015.09-SP2-3/linux64/lib/libzerosoft_rt_stubs.so \
/mnt/vol_NFS_Zener/tools/synopsys/apps/vcs-mx/K-2015.09-SP2-3/linux64/lib/libvirsim.so \
/mnt/vol_NFS_Zener/tools/synopsys/apps/vcs-mx/K-2015.09-SP2-3/linux64/lib/liberrorinf.so \
/mnt/vol_NFS_Zener/tools/synopsys/apps/vcs-mx/K-2015.09-SP2-3/linux64/lib/libsnpsmalloc.so \
/mnt/vol_NFS_Zener/tools/synopsys/apps/vcs-mx/K-2015.09-SP2-3/linux64/lib/libvcsnew.so \
/mnt/vol_NFS_Zener/tools/synopsys/apps/vcs-mx/K-2015.09-SP2-3/linux64/lib/libsimprofile.so \
/mnt/vol_NFS_Zener/tools/synopsys/apps/vcs-mx/K-2015.09-SP2-3/linux64/lib/libuclinative.so \
-Wl,-whole-archive /mnt/vol_NFS_Zener/tools/synopsys/apps/vcs-mx/K-2015.09-SP2-3/linux64/lib/libvcsucli.so \
-Wl,-no-whole-archive          /mnt/vol_NFS_Zener/tools/synopsys/apps/vcs-mx/K-2015.09-SP2-3/linux64/lib/vcs_save_restore_new.o \
-ldl -lm  -lc -lpthread -ldl 
../simv up to date
Command: ./simv -gui +v2k +lint=all -a log_name +define+SINGLE -ucli
Chronologic VCS simulator copyright 1991-2015
Contains Synopsys proprietary information.
Compiler version K-2015.09-SP2-3_Full64; Runtime version K-2015.09-SP2-3_Full64;  Oct 10 00:28 2016
VCD+ Writer K-2015.09-SP2-3_Full64 Copyright (c) 1991-2015 by Synopsys Inc.
$finish called from file "Testbench_FPU_Add_Subt.v", line 134.
$finish at simulation time            174035000
Simulation complete, time is 174035000 ps.
           V C S   S i m u l a t i o n   R e p o r t 
Time: 174035000 ps
CPU Time:      1.330 seconds;       Data structure size:   0.1Mb
Mon Oct 10 00:53:59 2016
CPU time: .372 seconds to compile + .489 seconds to elab + .130 seconds to link + 74.070 seconds in simulation
