The following files were generated for 'chipscope_ila_0' in directory 
D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\implementation\chipscope_ila_0_wrapper\

chipscope_ila_0.asy:
   Graphical symbol information file. Used by the ISE tools and some
   third party tools to create a symbol representing the core.

chipscope_ila_0.cdc:
   Please see the core data sheet.

chipscope_ila_0.ejp:
   Please see the core data sheet.

chipscope_ila_0.gise:
   ISE Project Navigator support file. This is a generated file and should
   not be edited directly.

chipscope_ila_0.ngc:
   Binary Xilinx implementation netlist file containing the information
   required to implement the module in a Xilinx (R) FPGA.

chipscope_ila_0.xco:
   CORE Generator input file containing the parameters used to
   regenerate a core.

chipscope_ila_0.xise:
   ISE Project Navigator support file. This is a generated file and should
   not be edited directly.

chipscope_ila_0_readme.txt:
   Text file indicating the files generated and how they are used.

chipscope_ila_0_xmdf.tcl:
   ISE Project Navigator interface file. ISE uses this file to determine
   how the files output by CORE Generator for the core can be integrated
   into your ISE project.

chipscope_ila_0_flist.txt:
   Text file listing all of the output files produced when a customized
   core was generated in the CORE Generator.


Please see the Xilinx CORE Generator online help for further details on
generated files and how to use them.

