{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Mar 16 15:18:23 2024 " "Info: Processing started: Sat Mar 16 15:18:23 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off NHAN3BIT -c NHAN3BIT --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off NHAN3BIT -c NHAN3BIT --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "A\[0\] S\[4\] 11.905 ns Longest " "Info: Longest tpd from source pin \"A\[0\]\" to destination pin \"S\[4\]\" is 11.905 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.830 ns) 0.830 ns A\[0\] 1 PIN PIN_D15 5 " "Info: 1: + IC(0.000 ns) + CELL(0.830 ns) = 0.830 ns; Loc. = PIN_D15; Fanout = 5; PIN Node = 'A\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A[0] } "NODE_NAME" } } { "NHAN3BIT.bdf" "" { Schematic "M:/2380602028_TranQuocThanh/NHAN3BIT/NHAN3BIT.bdf" { { 112 -8 160 128 "A\[2..0\]" "" } { 104 160 232 120 "A\[2..0\]" "" } { 120 216 232 192 "A\[2\]" "" } { 120 272 288 192 "A\[1\]" "" } { 120 328 344 192 "A\[2\]" "" } { 120 384 400 192 "A\[0\]" "" } { 120 440 456 192 "A\[1\]" "" } { 120 496 512 192 "A\[2\]" "" } { 120 552 568 192 "A\[0\]" "" } { 120 608 624 192 "A\[1\]" "" } { 120 664 680 192 "A\[0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.091 ns) + CELL(0.438 ns) 6.359 ns inst11 2 COMB LCCOMB_X40_Y50_N2 3 " "Info: 2: + IC(5.091 ns) + CELL(0.438 ns) = 6.359 ns; Loc. = LCCOMB_X40_Y50_N2; Fanout = 3; COMB Node = 'inst11'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.529 ns" { A[0] inst11 } "NODE_NAME" } } { "NHAN3BIT.bdf" "" { Schematic "M:/2380602028_TranQuocThanh/NHAN3BIT/NHAN3BIT.bdf" { { 192 368 416 256 "inst11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.262 ns) + CELL(0.419 ns) 7.040 ns FA:inst2\|inst7~0 3 COMB LCCOMB_X40_Y50_N4 2 " "Info: 3: + IC(0.262 ns) + CELL(0.419 ns) = 7.040 ns; Loc. = LCCOMB_X40_Y50_N4; Fanout = 2; COMB Node = 'FA:inst2\|inst7~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.681 ns" { inst11 FA:inst2|inst7~0 } "NODE_NAME" } } { "FA.bdf" "" { Schematic "M:/2380602028_TranQuocThanh/NHAN3BIT/FA.bdf" { { 200 640 704 248 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.273 ns) + CELL(0.275 ns) 7.588 ns FA:inst1\|inst6 4 COMB LCCOMB_X40_Y50_N16 2 " "Info: 4: + IC(0.273 ns) + CELL(0.275 ns) = 7.588 ns; Loc. = LCCOMB_X40_Y50_N16; Fanout = 2; COMB Node = 'FA:inst1\|inst6'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.548 ns" { FA:inst2|inst7~0 FA:inst1|inst6 } "NODE_NAME" } } { "FA.bdf" "" { Schematic "M:/2380602028_TranQuocThanh/NHAN3BIT/FA.bdf" { { 64 640 704 112 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.266 ns) + CELL(0.438 ns) 8.292 ns FA:inst\|inst6 5 COMB LCCOMB_X40_Y50_N20 1 " "Info: 5: + IC(0.266 ns) + CELL(0.438 ns) = 8.292 ns; Loc. = LCCOMB_X40_Y50_N20; Fanout = 1; COMB Node = 'FA:inst\|inst6'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.704 ns" { FA:inst1|inst6 FA:inst|inst6 } "NODE_NAME" } } { "FA.bdf" "" { Schematic "M:/2380602028_TranQuocThanh/NHAN3BIT/FA.bdf" { { 64 640 704 112 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.815 ns) + CELL(2.798 ns) 11.905 ns S\[4\] 6 PIN PIN_B12 0 " "Info: 6: + IC(0.815 ns) + CELL(2.798 ns) = 11.905 ns; Loc. = PIN_B12; Fanout = 0; PIN Node = 'S\[4\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.613 ns" { FA:inst|inst6 S[4] } "NODE_NAME" } } { "NHAN3BIT.bdf" "" { Schematic "M:/2380602028_TranQuocThanh/NHAN3BIT/NHAN3BIT.bdf" { { 512 760 936 528 "S\[5..0\]" "" } { 504 672 760 520 "S\[5..0\]" "" } { 480 224 240 520 "S\[5\]" "" } { 480 240 256 520 "S\[4\]" "" } { 480 352 368 520 "S\[3\]" "" } { 480 504 520 520 "S\[2\]" "" } { 368 600 616 520 "S\[1\]" "" } { 256 656 672 520 "S\[0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.198 ns ( 43.66 % ) " "Info: Total cell delay = 5.198 ns ( 43.66 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.707 ns ( 56.34 % ) " "Info: Total interconnect delay = 6.707 ns ( 56.34 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.905 ns" { A[0] inst11 FA:inst2|inst7~0 FA:inst1|inst6 FA:inst|inst6 S[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "11.905 ns" { A[0] {} A[0]~combout {} inst11 {} FA:inst2|inst7~0 {} FA:inst1|inst6 {} FA:inst|inst6 {} S[4] {} } { 0.000ns 0.000ns 5.091ns 0.262ns 0.273ns 0.266ns 0.815ns } { 0.000ns 0.830ns 0.438ns 0.419ns 0.275ns 0.438ns 2.798ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 0 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "175 " "Info: Peak virtual memory: 175 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Mar 16 15:18:23 2024 " "Info: Processing ended: Sat Mar 16 15:18:23 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
