$date
	Mon Nov 20 13:40:25 2017
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module alutest $end
$var wire 1 ! zero $end
$var wire 32 " res [31:0] $end
$var reg 3 # aluc [2:0] $end
$var reg 32 $ opa [31:0] $end
$var reg 32 % opb [31:0] $end
$scope module alu1 $end
$var wire 3 & alucontrol [2:0] $end
$var wire 32 ' srca [31:0] $end
$var wire 32 ( srcb [31:0] $end
$var reg 32 ) aluout [31:0] $end
$var reg 1 ! zero $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx )
bx (
bx '
b0 &
bx %
bx $
b0 #
bx "
x!
$end
#1000
0!
b0 "
b0 )
b1 %
b1 (
b1000 $
b1000 '
#2000
b1001 "
b1001 )
b1 #
b1 &
#3000
b10 #
b10 &
#4000
b111 "
b111 )
b110 #
b110 &
#5000
b0 "
b0 )
b111 #
b111 &
#6000
b11111111111111111111111111111000 "
b11111111111111111111111111111000 )
b0 #
b0 &
b11111111111111111111111111111111 %
b11111111111111111111111111111111 (
b11111111111111111111111111111000 $
b11111111111111111111111111111000 '
#7000
b11111111111111111111111111111111 "
b11111111111111111111111111111111 )
b1 #
b1 &
#8000
b11111111111111111111111111110111 "
b11111111111111111111111111110111 )
b10 #
b10 &
#9000
b11111111111111111111111111111001 "
b11111111111111111111111111111001 )
b110 #
b110 &
#10000
b1 "
b1 )
b111 #
b111 &
#11000
