{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1733186255115 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1733186255115 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Copyright (C) 2024  Intel Corporation. All rights reserved. " "Copyright (C) 2024  Intel Corporation. All rights reserved." {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1733186255115 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Your use of Intel Corporation's design tools, logic functions  " "Your use of Intel Corporation's design tools, logic functions " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1733186255115 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "and other software and tools, and any partner logic  " "and other software and tools, and any partner logic " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1733186255115 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "functions, and any output files from any of the foregoing  " "functions, and any output files from any of the foregoing " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1733186255115 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "(including device programming or simulation files), and any  " "(including device programming or simulation files), and any " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1733186255115 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "associated documentation or information are expressly subject  " "associated documentation or information are expressly subject " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1733186255115 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "to the terms and conditions of the Intel Program License  " "to the terms and conditions of the Intel Program License " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1733186255115 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Subscription Agreement, the Intel Quartus Prime License Agreement, " "Subscription Agreement, the Intel Quartus Prime License Agreement," {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1733186255115 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "the Intel FPGA IP License Agreement, or other applicable license " "the Intel FPGA IP License Agreement, or other applicable license" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1733186255115 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "agreement, including, without limitation, that your use is for " "agreement, including, without limitation, that your use is for" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1733186255115 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "the sole purpose of programming logic devices manufactured by " "the sole purpose of programming logic devices manufactured by" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1733186255115 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Intel and sold by Intel or its authorized distributors.  Please " "Intel and sold by Intel or its authorized distributors.  Please" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1733186255115 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "refer to the applicable agreement for further details, at " "refer to the applicable agreement for further details, at" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1733186255115 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "https://fpgasoftware.intel.com/eula. " "https://fpgasoftware.intel.com/eula." {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1733186255115 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec  2 18:37:34 2024 " "Processing started: Mon Dec  2 18:37:34 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1733186255115 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1733186255115 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta --sdc=toolflow.sdc toolflow --do_report_timing " "Command: quartus_sta --sdc=toolflow.sdc toolflow --do_report_timing" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1733186255115 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1733186255139 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1733186255555 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1733186255555 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Timing Analyzer" 0 -1 1733186255580 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Timing Analyzer" 0 -1 1733186255580 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "13 " "The Timing Analyzer is analyzing 13 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1733186256662 ""}
{ "Info" "ISTA_SDC_FOUND" "toolflow.sdc " "Reading SDC File: 'toolflow.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1733186257225 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1733186257666 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1733186257687 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1733186258628 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1733186258628 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -8.046 " "Worst-case setup slack is -8.046" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733186258628 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733186258628 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.046            -131.519 iCLK  " "   -8.046            -131.519 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733186258628 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1733186258628 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.278 " "Worst-case hold slack is 0.278" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733186258801 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733186258801 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.278               0.000 iCLK  " "    0.278               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733186258801 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1733186258801 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 6.749 " "Worst-case recovery slack is 6.749" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733186258873 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733186258873 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.749               0.000 iCLK  " "    6.749               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733186258873 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1733186258873 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.385 " "Worst-case removal slack is 1.385" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733186258941 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733186258941 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.385               0.000 iCLK  " "    1.385               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733186258941 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1733186258941 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.624 " "Worst-case minimum pulse width slack is 9.624" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733186258958 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733186258958 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.624               0.000 iCLK  " "    9.624               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733186258958 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1733186258958 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (1 violated).  Worst case slack is -8.046 " "Report Timing: Found 1 setup paths (1 violated).  Worst case slack is -8.046" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733186260511 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733186260511 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733186260511 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1733186260511 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is -8.046 (VIOLATED) " "Path #1: Setup slack is -8.046 (VIOLATED)" { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733186260511 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : MEM_WB_Reg:MEM_WB_Reg_inst\|n_reg:RegDst_Reg\|dffg:\\G_n_reg:2:REGI\|s_Q " "From Node    : MEM_WB_Reg:MEM_WB_Reg_inst\|n_reg:RegDst_Reg\|dffg:\\G_n_reg:2:REGI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733186260511 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : hazard_detection:hazard_detection_inst\|o_IF_ID_Flush " "To Node      : hazard_detection:hazard_detection_inst\|o_IF_ID_Flush" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733186260511 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733186260511 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK (INVERTED) " "Latch Clock  : iCLK (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733186260511 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733186260511 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733186260511 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733186260511 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733186260511 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733186260511 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733186260511 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.081      3.081  R        clock network delay " "     3.081      3.081  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733186260511 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.313      0.232     uTco  MEM_WB_Reg:MEM_WB_Reg_inst\|n_reg:RegDst_Reg\|dffg:\\G_n_reg:2:REGI\|s_Q " "     3.313      0.232     uTco  MEM_WB_Reg:MEM_WB_Reg_inst\|n_reg:RegDst_Reg\|dffg:\\G_n_reg:2:REGI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733186260511 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.313      0.000 FF  CELL  MEM_WB_Reg_inst\|RegDst_Reg\|\\G_n_reg:2:REGI\|s_Q\|q " "     3.313      0.000 FF  CELL  MEM_WB_Reg_inst\|RegDst_Reg\|\\G_n_reg:2:REGI\|s_Q\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733186260511 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.035      0.722 FF    IC  forwarding_unit\|Equal8~0\|datad " "     4.035      0.722 FF    IC  forwarding_unit\|Equal8~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733186260511 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.185      0.150 FR  CELL  forwarding_unit\|Equal8~0\|combout " "     4.185      0.150 FR  CELL  forwarding_unit\|Equal8~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733186260511 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.860      0.675 RR    IC  forwarding_unit\|process_0~4\|datab " "     4.860      0.675 RR    IC  forwarding_unit\|process_0~4\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733186260511 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.224      0.364 RF  CELL  forwarding_unit\|process_0~4\|combout " "     5.224      0.364 RF  CELL  forwarding_unit\|process_0~4\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733186260511 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.492      0.268 FF    IC  forwarding_unit\|process_0~7\|datab " "     5.492      0.268 FF    IC  forwarding_unit\|process_0~7\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733186260511 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.848      0.356 FF  CELL  forwarding_unit\|process_0~7\|combout " "     5.848      0.356 FF  CELL  forwarding_unit\|process_0~7\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733186260511 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.691      1.843 FF    IC  ALU_Mux_1\|Mux0~5\|dataa " "     7.691      1.843 FF    IC  ALU_Mux_1\|Mux0~5\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733186260511 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.120      0.429 FR  CELL  ALU_Mux_1\|Mux0~5\|combout " "     8.120      0.429 FR  CELL  ALU_Mux_1\|Mux0~5\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733186260511 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.218      1.098 RR    IC  ALU_Mux_1\|Mux9~0\|dataa " "     9.218      1.098 RR    IC  ALU_Mux_1\|Mux9~0\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733186260511 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.655      0.437 RF  CELL  ALU_Mux_1\|Mux9~0\|combout " "     9.655      0.437 RF  CELL  ALU_Mux_1\|Mux9~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733186260511 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.883      0.228 FF    IC  ALU_Mux_1\|Mux9~1\|datad " "     9.883      0.228 FF    IC  ALU_Mux_1\|Mux9~1\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733186260511 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.033      0.150 FR  CELL  ALU_Mux_1\|Mux9~1\|combout " "    10.033      0.150 FR  CELL  ALU_Mux_1\|Mux9~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733186260511 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.066      1.033 RR    IC  alu_1\|ShiftRight0~37\|datac " "    11.066      1.033 RR    IC  alu_1\|ShiftRight0~37\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733186260511 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.353      0.287 RR  CELL  alu_1\|ShiftRight0~37\|combout " "    11.353      0.287 RR  CELL  alu_1\|ShiftRight0~37\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733186260511 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.590      0.237 RR    IC  alu_1\|ShiftRight0~39\|dataa " "    11.590      0.237 RR    IC  alu_1\|ShiftRight0~39\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733186260511 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.007      0.417 RR  CELL  alu_1\|ShiftRight0~39\|combout " "    12.007      0.417 RR  CELL  alu_1\|ShiftRight0~39\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733186260511 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.215      0.208 RR    IC  alu_1\|ShiftRight0~40\|datac " "    12.215      0.208 RR    IC  alu_1\|ShiftRight0~40\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733186260511 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.502      0.287 RR  CELL  alu_1\|ShiftRight0~40\|combout " "    12.502      0.287 RR  CELL  alu_1\|ShiftRight0~40\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733186260511 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.128      0.626 RR    IC  alu_1\|Mux34~8\|datac " "    13.128      0.626 RR    IC  alu_1\|Mux34~8\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733186260511 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.415      0.287 RR  CELL  alu_1\|Mux34~8\|combout " "    13.415      0.287 RR  CELL  alu_1\|Mux34~8\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733186260511 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.618      0.203 RR    IC  alu_1\|Mux34~9\|datad " "    13.618      0.203 RR    IC  alu_1\|Mux34~9\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733186260511 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.773      0.155 RR  CELL  alu_1\|Mux34~9\|combout " "    13.773      0.155 RR  CELL  alu_1\|Mux34~9\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733186260511 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.074      1.301 RR    IC  alu_1\|Mux34~10\|datac " "    15.074      1.301 RR    IC  alu_1\|Mux34~10\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733186260511 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.361      0.287 RR  CELL  alu_1\|Mux34~10\|combout " "    15.361      0.287 RR  CELL  alu_1\|Mux34~10\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733186260511 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.564      0.203 RR    IC  alu_1\|Mux34~11\|datad " "    15.564      0.203 RR    IC  alu_1\|Mux34~11\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733186260511 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.719      0.155 RR  CELL  alu_1\|Mux34~11\|combout " "    15.719      0.155 RR  CELL  alu_1\|Mux34~11\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733186260511 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.924      0.205 RR    IC  alu_1\|Mux34~14\|datad " "    15.924      0.205 RR    IC  alu_1\|Mux34~14\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733186260511 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.079      0.155 RR  CELL  alu_1\|Mux34~14\|combout " "    16.079      0.155 RR  CELL  alu_1\|Mux34~14\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733186260511 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.283      0.204 RR    IC  alu_1\|Mux34~18\|datad " "    16.283      0.204 RR    IC  alu_1\|Mux34~18\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733186260511 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.438      0.155 RR  CELL  alu_1\|Mux34~18\|combout " "    16.438      0.155 RR  CELL  alu_1\|Mux34~18\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733186260511 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.673      0.235 RR    IC  branch_mux0\|Mux31~1\|datad " "    16.673      0.235 RR    IC  branch_mux0\|Mux31~1\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733186260511 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.828      0.155 RR  CELL  branch_mux0\|Mux31~1\|combout " "    16.828      0.155 RR  CELL  branch_mux0\|Mux31~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733186260511 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.480      0.652 RR    IC  branch_logic_inst\|Equal0~0\|datab " "    17.480      0.652 RR    IC  branch_logic_inst\|Equal0~0\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733186260511 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.912      0.432 RF  CELL  branch_logic_inst\|Equal0~0\|combout " "    17.912      0.432 RF  CELL  branch_logic_inst\|Equal0~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733186260511 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.188      0.276 FF    IC  branch_logic_inst\|Equal0~4\|dataa " "    18.188      0.276 FF    IC  branch_logic_inst\|Equal0~4\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733186260511 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.541      0.353 FF  CELL  branch_logic_inst\|Equal0~4\|combout " "    18.541      0.353 FF  CELL  branch_logic_inst\|Equal0~4\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733186260511 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.769      0.228 FF    IC  branch_logic_inst\|Equal0~10\|datad " "    18.769      0.228 FF    IC  branch_logic_inst\|Equal0~10\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733186260511 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.894      0.125 FF  CELL  branch_logic_inst\|Equal0~10\|combout " "    18.894      0.125 FF  CELL  branch_logic_inst\|Equal0~10\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733186260511 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.127      0.233 FF    IC  branch_logic_inst\|o_Branch_Take~1\|datac " "    19.127      0.233 FF    IC  branch_logic_inst\|o_Branch_Take~1\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733186260511 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.408      0.281 FF  CELL  branch_logic_inst\|o_Branch_Take~1\|combout " "    19.408      0.281 FF  CELL  branch_logic_inst\|o_Branch_Take~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733186260511 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.693      0.285 FF    IC  fetch_component\|s_next_PC\[22\]~27\|datad " "    19.693      0.285 FF    IC  fetch_component\|s_next_PC\[22\]~27\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733186260511 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.818      0.125 FF  CELL  fetch_component\|s_next_PC\[22\]~27\|combout " "    19.818      0.125 FF  CELL  fetch_component\|s_next_PC\[22\]~27\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733186260511 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.068      0.250 FF    IC  hazard_detection_inst\|o_IF_ID_Flush\|datad " "    20.068      0.250 FF    IC  hazard_detection_inst\|o_IF_ID_Flush\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733186260511 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.193      0.125 FF  CELL  hazard_detection:hazard_detection_inst\|o_IF_ID_Flush " "    20.193      0.125 FF  CELL  hazard_detection:hazard_detection_inst\|o_IF_ID_Flush" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733186260511 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733186260511 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733186260511 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733186260511 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733186260511 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733186260511 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.000     10.000           latch edge time " "    10.000     10.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733186260511 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.167      3.167  F        clock network delay " "    13.167      3.167  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733186260511 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.199      0.032           clock pessimism removed " "    13.199      0.032           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733186260511 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.179     -0.020           clock uncertainty " "    13.179     -0.020           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733186260511 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.147     -1.032     uTsu  hazard_detection:hazard_detection_inst\|o_IF_ID_Flush " "    12.147     -1.032     uTsu  hazard_detection:hazard_detection_inst\|o_IF_ID_Flush" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733186260511 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733186260511 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    20.193 " "Data Arrival Time  :    20.193" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733186260511 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    12.147 " "Data Required Time :    12.147" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733186260511 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    -8.046 (VIOLATED) " "Slack              :    -8.046 (VIOLATED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733186260511 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733186260511 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733186260511 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1733186260511 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.278 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.278" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733186260706 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733186260706 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733186260706 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1733186260706 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.278  " "Path #1: Hold slack is 0.278 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733186260706 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : EX_MEM_Reg:EX_MEM_Reg_inst\|n_reg:MemWrData_Reg\|dffg:\\G_n_reg:26:REGI\|s_Q " "From Node    : EX_MEM_Reg:EX_MEM_Reg_inst\|n_reg:MemWrData_Reg\|dffg:\\G_n_reg:26:REGI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733186260706 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a23~porta_datain_reg0 " "To Node      : mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a23~porta_datain_reg0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733186260706 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733186260706 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733186260706 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733186260706 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733186260706 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733186260706 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733186260706 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733186260706 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733186260706 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.970      2.970  R        clock network delay " "     2.970      2.970  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733186260706 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.202      0.232     uTco  EX_MEM_Reg:EX_MEM_Reg_inst\|n_reg:MemWrData_Reg\|dffg:\\G_n_reg:26:REGI\|s_Q " "     3.202      0.232     uTco  EX_MEM_Reg:EX_MEM_Reg_inst\|n_reg:MemWrData_Reg\|dffg:\\G_n_reg:26:REGI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733186260706 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.202      0.000 RR  CELL  EX_MEM_Reg_inst\|MemWrData_Reg\|\\G_n_reg:26:REGI\|s_Q\|q " "     3.202      0.000 RR  CELL  EX_MEM_Reg_inst\|MemWrData_Reg\|\\G_n_reg:26:REGI\|s_Q\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733186260706 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.836      0.634 RR    IC  DMem\|ram_rtl_0\|auto_generated\|ram_block1a23\|portadatain\[3\] " "     3.836      0.634 RR    IC  DMem\|ram_rtl_0\|auto_generated\|ram_block1a23\|portadatain\[3\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733186260706 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.908      0.072 RR  CELL  mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a23~porta_datain_reg0 " "     3.908      0.072 RR  CELL  mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a23~porta_datain_reg0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733186260706 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733186260706 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733186260706 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733186260706 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733186260706 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733186260706 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733186260706 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.440      3.440  R        clock network delay " "     3.440      3.440  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733186260706 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.408     -0.032           clock pessimism removed " "     3.408     -0.032           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733186260706 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.408      0.000           clock uncertainty " "     3.408      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733186260706 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.630      0.222      uTh  mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a23~porta_datain_reg0 " "     3.630      0.222      uTh  mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a23~porta_datain_reg0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733186260706 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733186260706 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     3.908 " "Data Arrival Time  :     3.908" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733186260706 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     3.630 " "Data Required Time :     3.630" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733186260706 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.278  " "Slack              :     0.278 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733186260706 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733186260706 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733186260706 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1733186260706 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 6.749 " "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 6.749" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733186260761 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733186260761 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733186260761 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1733186260761 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 6.749  " "Path #1: Recovery slack is 6.749 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733186260761 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : iCLK " "From Node    : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733186260761 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : fetch_logic:fetch_component\|s_PC\[18\] " "To Node      : fetch_logic:fetch_component\|s_PC\[18\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733186260761 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK (INVERTED) " "Launch Clock : iCLK (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733186260761 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733186260761 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733186260761 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733186260761 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733186260761 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733186260761 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733186260761 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.000     10.000           launch edge time " "    10.000     10.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733186260761 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.000      0.000  F        clock network delay " "    10.000      0.000  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733186260761 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.000      0.000  F        iCLK " "    10.000      0.000  F        iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733186260761 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.000      0.000 FF    IC  iCLK~input\|i " "    10.000      0.000 FF    IC  iCLK~input\|i" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733186260761 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.836      0.836 FF  CELL  iCLK~input\|o " "    10.836      0.836 FF  CELL  iCLK~input\|o" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733186260761 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.518      1.682 FF    IC  control_component\|process_0~0\|datac " "    12.518      1.682 FF    IC  control_component\|process_0~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733186260761 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.778      0.260 FR  CELL  control_component\|process_0~0\|combout " "    12.778      0.260 FR  CELL  control_component\|process_0~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733186260761 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.427      2.649 RR    IC  fetch_component\|s_PC\[18\]\|clrn " "    15.427      2.649 RR    IC  fetch_component\|s_PC\[18\]\|clrn" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733186260761 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.196      0.769 RF  CELL  fetch_logic:fetch_component\|s_PC\[18\] " "    16.196      0.769 RF  CELL  fetch_logic:fetch_component\|s_PC\[18\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733186260761 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733186260761 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733186260761 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733186260761 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733186260761 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733186260761 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           latch edge time " "    20.000     20.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733186260761 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.947      2.947  R        clock network delay " "    22.947      2.947  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733186260761 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.927     -0.020           clock uncertainty " "    22.927     -0.020           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733186260761 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.945      0.018     uTsu  fetch_logic:fetch_component\|s_PC\[18\] " "    22.945      0.018     uTsu  fetch_logic:fetch_component\|s_PC\[18\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733186260761 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733186260761 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    16.196 " "Data Arrival Time  :    16.196" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733186260761 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    22.945 " "Data Required Time :    22.945" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733186260761 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     6.749  " "Slack              :     6.749 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733186260761 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733186260761 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733186260761 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1733186260761 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 1.385 " "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 1.385" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733186260815 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733186260815 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733186260815 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1733186260815 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 1.385  " "Path #1: Removal slack is 1.385 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733186260815 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : iCLK " "From Node    : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733186260815 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : control_logic:control_component\|r_control.Jump " "To Node      : control_logic:control_component\|r_control.Jump" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733186260815 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK (INVERTED) " "Launch Clock : iCLK (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733186260815 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK (INVERTED) " "Latch Clock  : iCLK (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733186260815 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733186260815 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733186260815 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733186260815 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733186260815 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733186260815 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.000     10.000           launch edge time " "    10.000     10.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733186260815 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.000      0.000  F        clock network delay " "    10.000      0.000  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733186260815 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.000      0.000  F        iCLK " "    10.000      0.000  F        iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733186260815 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.000      0.000 FF    IC  iCLK~input\|i " "    10.000      0.000 FF    IC  iCLK~input\|i" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733186260815 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.836      0.836 FF  CELL  iCLK~input\|o " "    10.836      0.836 FF  CELL  iCLK~input\|o" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733186260815 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.451      1.615 FF    IC  control_component\|process_0~0\|datac " "    12.451      1.615 FF    IC  control_component\|process_0~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733186260815 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.701      0.250 FR  CELL  control_component\|process_0~0\|combout " "    12.701      0.250 FR  CELL  control_component\|process_0~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733186260815 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.274      1.573 RR    IC  control_component\|r_control.Jump\|dataa " "    14.274      1.573 RR    IC  control_component\|r_control.Jump\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733186260815 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.620      0.346 RF  CELL  control_logic:control_component\|r_control.Jump " "    14.620      0.346 RF  CELL  control_logic:control_component\|r_control.Jump" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733186260815 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733186260815 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733186260815 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733186260815 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733186260815 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733186260815 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.000     10.000           latch edge time " "    10.000     10.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733186260815 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.235      3.235  F        clock network delay " "    13.235      3.235  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733186260815 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.235      0.000           clock uncertainty " "    13.235      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733186260815 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.235      0.000      uTh  control_logic:control_component\|r_control.Jump " "    13.235      0.000      uTh  control_logic:control_component\|r_control.Jump" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733186260815 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733186260815 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    14.620 " "Data Arrival Time  :    14.620" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733186260815 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    13.235 " "Data Required Time :    13.235" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733186260815 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     1.385  " "Slack              :     1.385 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733186260815 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733186260815 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733186260815 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1733186260815 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1733186260816 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1733186260869 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1733186262819 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1733186264265 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1733186264265 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -6.594 " "Worst-case setup slack is -6.594" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733186264266 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733186264266 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.594             -90.403 iCLK  " "   -6.594             -90.403 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733186264266 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1733186264266 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.281 " "Worst-case hold slack is 0.281" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733186264436 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733186264436 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.281               0.000 iCLK  " "    0.281               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733186264436 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1733186264436 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 6.883 " "Worst-case recovery slack is 6.883" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733186264492 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733186264492 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.883               0.000 iCLK  " "    6.883               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733186264492 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1733186264492 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.292 " "Worst-case removal slack is 1.292" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733186264549 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733186264549 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.292               0.000 iCLK  " "    1.292               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733186264549 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1733186264549 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.645 " "Worst-case minimum pulse width slack is 9.645" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733186264567 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733186264567 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.645               0.000 iCLK  " "    9.645               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733186264567 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1733186264567 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (1 violated).  Worst case slack is -6.594 " "Report Timing: Found 1 setup paths (1 violated).  Worst case slack is -6.594" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733186266142 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733186266142 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733186266142 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1733186266142 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is -6.594 (VIOLATED) " "Path #1: Setup slack is -6.594 (VIOLATED)" { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733186266143 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : MEM_WB_Reg:MEM_WB_Reg_inst\|n_reg:RegDst_Reg\|dffg:\\G_n_reg:2:REGI\|s_Q " "From Node    : MEM_WB_Reg:MEM_WB_Reg_inst\|n_reg:RegDst_Reg\|dffg:\\G_n_reg:2:REGI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733186266143 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : hazard_detection:hazard_detection_inst\|o_IF_ID_Flush " "To Node      : hazard_detection:hazard_detection_inst\|o_IF_ID_Flush" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733186266143 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733186266143 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK (INVERTED) " "Latch Clock  : iCLK (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733186266143 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733186266143 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733186266143 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733186266143 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733186266143 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733186266143 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733186266143 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.794      2.794  R        clock network delay " "     2.794      2.794  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733186266143 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.007      0.213     uTco  MEM_WB_Reg:MEM_WB_Reg_inst\|n_reg:RegDst_Reg\|dffg:\\G_n_reg:2:REGI\|s_Q " "     3.007      0.213     uTco  MEM_WB_Reg:MEM_WB_Reg_inst\|n_reg:RegDst_Reg\|dffg:\\G_n_reg:2:REGI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733186266143 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.007      0.000 RR  CELL  MEM_WB_Reg_inst\|RegDst_Reg\|\\G_n_reg:2:REGI\|s_Q\|q " "     3.007      0.000 RR  CELL  MEM_WB_Reg_inst\|RegDst_Reg\|\\G_n_reg:2:REGI\|s_Q\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733186266143 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.670      0.663 RR    IC  forwarding_unit\|Equal8~0\|datad " "     3.670      0.663 RR    IC  forwarding_unit\|Equal8~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733186266143 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.795      0.125 RF  CELL  forwarding_unit\|Equal8~0\|combout " "     3.795      0.125 RF  CELL  forwarding_unit\|Equal8~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733186266143 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.382      0.587 FF    IC  forwarding_unit\|process_0~4\|datab " "     4.382      0.587 FF    IC  forwarding_unit\|process_0~4\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733186266143 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.693      0.311 FR  CELL  forwarding_unit\|process_0~4\|combout " "     4.693      0.311 FR  CELL  forwarding_unit\|process_0~4\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733186266143 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.910      0.217 RR    IC  forwarding_unit\|process_0~7\|datab " "     4.910      0.217 RR    IC  forwarding_unit\|process_0~7\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733186266143 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.223      0.313 RR  CELL  forwarding_unit\|process_0~7\|combout " "     5.223      0.313 RR  CELL  forwarding_unit\|process_0~7\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733186266143 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.005      1.782 RR    IC  ALU_Mux_1\|Mux0~5\|dataa " "     7.005      1.782 RR    IC  ALU_Mux_1\|Mux0~5\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733186266143 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.399      0.394 RF  CELL  ALU_Mux_1\|Mux0~5\|combout " "     7.399      0.394 RF  CELL  ALU_Mux_1\|Mux0~5\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733186266143 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.406      1.007 FF    IC  ALU_Mux_1\|Mux9~0\|dataa " "     8.406      1.007 FF    IC  ALU_Mux_1\|Mux9~0\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733186266143 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.788      0.382 FR  CELL  ALU_Mux_1\|Mux9~0\|combout " "     8.788      0.382 FR  CELL  ALU_Mux_1\|Mux9~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733186266143 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.977      0.189 RR    IC  ALU_Mux_1\|Mux9~1\|datad " "     8.977      0.189 RR    IC  ALU_Mux_1\|Mux9~1\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733186266143 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.121      0.144 RR  CELL  ALU_Mux_1\|Mux9~1\|combout " "     9.121      0.144 RR  CELL  ALU_Mux_1\|Mux9~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733186266143 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.091      0.970 RR    IC  alu_1\|ShiftRight0~37\|datac " "    10.091      0.970 RR    IC  alu_1\|ShiftRight0~37\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733186266143 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.356      0.265 RR  CELL  alu_1\|ShiftRight0~37\|combout " "    10.356      0.265 RR  CELL  alu_1\|ShiftRight0~37\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733186266143 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.576      0.220 RR    IC  alu_1\|ShiftRight0~39\|dataa " "    10.576      0.220 RR    IC  alu_1\|ShiftRight0~39\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733186266143 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.956      0.380 RR  CELL  alu_1\|ShiftRight0~39\|combout " "    10.956      0.380 RR  CELL  alu_1\|ShiftRight0~39\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733186266143 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.146      0.190 RR    IC  alu_1\|ShiftRight0~40\|datac " "    11.146      0.190 RR    IC  alu_1\|ShiftRight0~40\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733186266143 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.411      0.265 RR  CELL  alu_1\|ShiftRight0~40\|combout " "    11.411      0.265 RR  CELL  alu_1\|ShiftRight0~40\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733186266143 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.002      0.591 RR    IC  alu_1\|Mux34~8\|datac " "    12.002      0.591 RR    IC  alu_1\|Mux34~8\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733186266143 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.267      0.265 RR  CELL  alu_1\|Mux34~8\|combout " "    12.267      0.265 RR  CELL  alu_1\|Mux34~8\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733186266143 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.454      0.187 RR    IC  alu_1\|Mux34~9\|datad " "    12.454      0.187 RR    IC  alu_1\|Mux34~9\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733186266143 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.598      0.144 RR  CELL  alu_1\|Mux34~9\|combout " "    12.598      0.144 RR  CELL  alu_1\|Mux34~9\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733186266143 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.825      1.227 RR    IC  alu_1\|Mux34~10\|datac " "    13.825      1.227 RR    IC  alu_1\|Mux34~10\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733186266143 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.090      0.265 RR  CELL  alu_1\|Mux34~10\|combout " "    14.090      0.265 RR  CELL  alu_1\|Mux34~10\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733186266143 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.277      0.187 RR    IC  alu_1\|Mux34~11\|datad " "    14.277      0.187 RR    IC  alu_1\|Mux34~11\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733186266143 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.421      0.144 RR  CELL  alu_1\|Mux34~11\|combout " "    14.421      0.144 RR  CELL  alu_1\|Mux34~11\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733186266143 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.610      0.189 RR    IC  alu_1\|Mux34~14\|datad " "    14.610      0.189 RR    IC  alu_1\|Mux34~14\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733186266143 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.754      0.144 RR  CELL  alu_1\|Mux34~14\|combout " "    14.754      0.144 RR  CELL  alu_1\|Mux34~14\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733186266143 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.942      0.188 RR    IC  alu_1\|Mux34~18\|datad " "    14.942      0.188 RR    IC  alu_1\|Mux34~18\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733186266143 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.086      0.144 RR  CELL  alu_1\|Mux34~18\|combout " "    15.086      0.144 RR  CELL  alu_1\|Mux34~18\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733186266143 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.302      0.216 RR    IC  branch_mux0\|Mux31~1\|datad " "    15.302      0.216 RR    IC  branch_mux0\|Mux31~1\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733186266143 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.446      0.144 RR  CELL  branch_mux0\|Mux31~1\|combout " "    15.446      0.144 RR  CELL  branch_mux0\|Mux31~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733186266143 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.063      0.617 RR    IC  branch_logic_inst\|Equal0~0\|datab " "    16.063      0.617 RR    IC  branch_logic_inst\|Equal0~0\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733186266143 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.457      0.394 RF  CELL  branch_logic_inst\|Equal0~0\|combout " "    16.457      0.394 RF  CELL  branch_logic_inst\|Equal0~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733186266143 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.706      0.249 FF    IC  branch_logic_inst\|Equal0~4\|dataa " "    16.706      0.249 FF    IC  branch_logic_inst\|Equal0~4\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733186266143 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.019      0.313 FF  CELL  branch_logic_inst\|Equal0~4\|combout " "    17.019      0.313 FF  CELL  branch_logic_inst\|Equal0~4\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733186266143 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.226      0.207 FF    IC  branch_logic_inst\|Equal0~10\|datad " "    17.226      0.207 FF    IC  branch_logic_inst\|Equal0~10\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733186266143 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.336      0.110 FF  CELL  branch_logic_inst\|Equal0~10\|combout " "    17.336      0.110 FF  CELL  branch_logic_inst\|Equal0~10\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733186266143 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.549      0.213 FF    IC  branch_logic_inst\|o_Branch_Take~1\|datac " "    17.549      0.213 FF    IC  branch_logic_inst\|o_Branch_Take~1\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733186266143 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.786      0.237 FR  CELL  branch_logic_inst\|o_Branch_Take~1\|combout " "    17.786      0.237 FR  CELL  branch_logic_inst\|o_Branch_Take~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733186266143 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.022      0.236 RR    IC  fetch_component\|s_next_PC\[22\]~27\|datad " "    18.022      0.236 RR    IC  fetch_component\|s_next_PC\[22\]~27\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733186266143 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.166      0.144 RR  CELL  fetch_component\|s_next_PC\[22\]~27\|combout " "    18.166      0.144 RR  CELL  fetch_component\|s_next_PC\[22\]~27\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733186266143 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.375      0.209 RR    IC  hazard_detection_inst\|o_IF_ID_Flush\|datad " "    18.375      0.209 RR    IC  hazard_detection_inst\|o_IF_ID_Flush\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733186266143 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.519      0.144 RR  CELL  hazard_detection:hazard_detection_inst\|o_IF_ID_Flush " "    18.519      0.144 RR  CELL  hazard_detection:hazard_detection_inst\|o_IF_ID_Flush" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733186266143 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733186266143 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733186266143 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733186266143 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733186266143 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733186266143 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.000     10.000           latch edge time " "    10.000     10.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733186266143 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.851      2.851  F        clock network delay " "    12.851      2.851  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733186266143 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.879      0.028           clock pessimism removed " "    12.879      0.028           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733186266143 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.859     -0.020           clock uncertainty " "    12.859     -0.020           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733186266143 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.925     -0.934     uTsu  hazard_detection:hazard_detection_inst\|o_IF_ID_Flush " "    11.925     -0.934     uTsu  hazard_detection:hazard_detection_inst\|o_IF_ID_Flush" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733186266143 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733186266143 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    18.519 " "Data Arrival Time  :    18.519" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733186266143 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    11.925 " "Data Required Time :    11.925" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733186266143 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    -6.594 (VIOLATED) " "Slack              :    -6.594 (VIOLATED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733186266143 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733186266143 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733186266143 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1733186266143 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.281 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.281" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733186266350 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733186266350 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733186266350 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1733186266350 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.281  " "Path #1: Hold slack is 0.281 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733186266350 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : EX_MEM_Reg:EX_MEM_Reg_inst\|n_reg:MemWrData_Reg\|dffg:\\G_n_reg:26:REGI\|s_Q " "From Node    : EX_MEM_Reg:EX_MEM_Reg_inst\|n_reg:MemWrData_Reg\|dffg:\\G_n_reg:26:REGI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733186266350 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a23~porta_datain_reg0 " "To Node      : mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a23~porta_datain_reg0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733186266350 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733186266350 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733186266350 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733186266350 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733186266350 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733186266350 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733186266350 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733186266350 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733186266350 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.699      2.699  R        clock network delay " "     2.699      2.699  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733186266350 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.912      0.213     uTco  EX_MEM_Reg:EX_MEM_Reg_inst\|n_reg:MemWrData_Reg\|dffg:\\G_n_reg:26:REGI\|s_Q " "     2.912      0.213     uTco  EX_MEM_Reg:EX_MEM_Reg_inst\|n_reg:MemWrData_Reg\|dffg:\\G_n_reg:26:REGI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733186266350 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.912      0.000 FF  CELL  EX_MEM_Reg_inst\|MemWrData_Reg\|\\G_n_reg:26:REGI\|s_Q\|q " "     2.912      0.000 FF  CELL  EX_MEM_Reg_inst\|MemWrData_Reg\|\\G_n_reg:26:REGI\|s_Q\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733186266350 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.493      0.581 FF    IC  DMem\|ram_rtl_0\|auto_generated\|ram_block1a23\|portadatain\[3\] " "     3.493      0.581 FF    IC  DMem\|ram_rtl_0\|auto_generated\|ram_block1a23\|portadatain\[3\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733186266350 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.572      0.079 FF  CELL  mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a23~porta_datain_reg0 " "     3.572      0.079 FF  CELL  mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a23~porta_datain_reg0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733186266350 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733186266350 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733186266350 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733186266350 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733186266350 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733186266350 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733186266350 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.118      3.118  R        clock network delay " "     3.118      3.118  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733186266350 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.090     -0.028           clock pessimism removed " "     3.090     -0.028           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733186266350 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.090      0.000           clock uncertainty " "     3.090      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733186266350 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.291      0.201      uTh  mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a23~porta_datain_reg0 " "     3.291      0.201      uTh  mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a23~porta_datain_reg0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733186266350 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733186266350 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     3.572 " "Data Arrival Time  :     3.572" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733186266350 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     3.291 " "Data Required Time :     3.291" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733186266350 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.281  " "Slack              :     0.281 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733186266350 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733186266350 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733186266350 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1733186266350 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 6.883 " "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 6.883" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733186266411 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733186266411 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733186266411 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1733186266411 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 6.883  " "Path #1: Recovery slack is 6.883 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733186266411 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : iCLK " "From Node    : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733186266411 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : fetch_logic:fetch_component\|s_PC\[18\] " "To Node      : fetch_logic:fetch_component\|s_PC\[18\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733186266411 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK (INVERTED) " "Launch Clock : iCLK (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733186266411 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733186266411 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733186266411 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733186266411 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733186266411 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733186266411 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733186266411 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.000     10.000           launch edge time " "    10.000     10.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733186266411 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.000      0.000  F        clock network delay " "    10.000      0.000  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733186266411 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.000      0.000  F        iCLK " "    10.000      0.000  F        iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733186266411 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.000      0.000 FF    IC  iCLK~input\|i " "    10.000      0.000 FF    IC  iCLK~input\|i" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733186266411 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.798      0.798 FF  CELL  iCLK~input\|o " "    10.798      0.798 FF  CELL  iCLK~input\|o" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733186266411 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.365      1.567 FF    IC  control_component\|process_0~0\|datac " "    12.365      1.567 FF    IC  control_component\|process_0~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733186266411 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.602      0.237 FR  CELL  control_component\|process_0~0\|combout " "    12.602      0.237 FR  CELL  control_component\|process_0~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733186266411 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.101      2.499 RR    IC  fetch_component\|s_PC\[18\]\|clrn " "    15.101      2.499 RR    IC  fetch_component\|s_PC\[18\]\|clrn" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733186266411 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.791      0.690 RF  CELL  fetch_logic:fetch_component\|s_PC\[18\] " "    15.791      0.690 RF  CELL  fetch_logic:fetch_component\|s_PC\[18\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733186266411 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733186266411 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733186266411 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733186266411 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733186266411 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733186266411 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           latch edge time " "    20.000     20.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733186266411 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.675      2.675  R        clock network delay " "    22.675      2.675  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733186266411 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.655     -0.020           clock uncertainty " "    22.655     -0.020           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733186266411 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.674      0.019     uTsu  fetch_logic:fetch_component\|s_PC\[18\] " "    22.674      0.019     uTsu  fetch_logic:fetch_component\|s_PC\[18\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733186266411 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733186266411 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    15.791 " "Data Arrival Time  :    15.791" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733186266411 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    22.674 " "Data Required Time :    22.674" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733186266411 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     6.883  " "Slack              :     6.883 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733186266411 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733186266411 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733186266411 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1733186266411 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 1.292 " "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 1.292" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733186266470 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733186266470 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733186266470 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1733186266470 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 1.292  " "Path #1: Removal slack is 1.292 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733186266470 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : ID_EX_Reg:ID_EX_Reg_inst\|WB_Reg:WB_Reg_inst\|dffg:reg_MemtoReg\|altshift_taps:s_Q_rtl_0\|shift_taps_dkm:auto_generated\|dffe6 " "From Node    : ID_EX_Reg:ID_EX_Reg_inst\|WB_Reg:WB_Reg_inst\|dffg:reg_MemtoReg\|altshift_taps:s_Q_rtl_0\|shift_taps_dkm:auto_generated\|dffe6" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733186266470 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : ID_EX_Reg:ID_EX_Reg_inst\|WB_Reg:WB_Reg_inst\|dffg:reg_MemtoReg\|altshift_taps:s_Q_rtl_0\|shift_taps_dkm:auto_generated\|altsyncram_v861:altsyncram4\|ram_block7a0 " "To Node      : ID_EX_Reg:ID_EX_Reg_inst\|WB_Reg:WB_Reg_inst\|dffg:reg_MemtoReg\|altshift_taps:s_Q_rtl_0\|shift_taps_dkm:auto_generated\|altsyncram_v861:altsyncram4\|ram_block7a0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733186266470 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733186266470 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733186266470 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733186266470 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733186266470 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733186266470 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733186266470 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733186266470 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733186266470 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.682      2.682  R        clock network delay " "     2.682      2.682  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733186266470 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.895      0.213     uTco  ID_EX_Reg:ID_EX_Reg_inst\|WB_Reg:WB_Reg_inst\|dffg:reg_MemtoReg\|altshift_taps:s_Q_rtl_0\|shift_taps_dkm:auto_generated\|dffe6 " "     2.895      0.213     uTco  ID_EX_Reg:ID_EX_Reg_inst\|WB_Reg:WB_Reg_inst\|dffg:reg_MemtoReg\|altshift_taps:s_Q_rtl_0\|shift_taps_dkm:auto_generated\|dffe6" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733186266470 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.895      0.000 FF  CELL  ID_EX_Reg_inst\|WB_Reg_inst\|reg_MemtoReg\|s_Q_rtl_0\|auto_generated\|dffe6\|q " "     2.895      0.000 FF  CELL  ID_EX_Reg_inst\|WB_Reg_inst\|reg_MemtoReg\|s_Q_rtl_0\|auto_generated\|dffe6\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733186266470 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.453      0.558 FF    IC  ID_EX_Reg_inst\|WB_Reg_inst\|reg_MemtoReg\|s_Q_rtl_0\|auto_generated\|altsyncram4\|ram_block7a0\|clr0 " "     3.453      0.558 FF    IC  ID_EX_Reg_inst\|WB_Reg_inst\|reg_MemtoReg\|s_Q_rtl_0\|auto_generated\|altsyncram4\|ram_block7a0\|clr0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733186266470 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.502      1.049 FR  CELL  ID_EX_Reg:ID_EX_Reg_inst\|WB_Reg:WB_Reg_inst\|dffg:reg_MemtoReg\|altshift_taps:s_Q_rtl_0\|shift_taps_dkm:auto_generated\|altsyncram_v861:altsyncram4\|ram_block7a0 " "     4.502      1.049 FR  CELL  ID_EX_Reg:ID_EX_Reg_inst\|WB_Reg:WB_Reg_inst\|dffg:reg_MemtoReg\|altshift_taps:s_Q_rtl_0\|shift_taps_dkm:auto_generated\|altsyncram_v861:altsyncram4\|ram_block7a0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733186266470 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733186266470 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733186266470 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733186266470 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733186266470 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733186266470 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733186266470 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.070      3.070  R        clock network delay " "     3.070      3.070  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733186266470 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.042     -0.028           clock pessimism removed " "     3.042     -0.028           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733186266470 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.042      0.000           clock uncertainty " "     3.042      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733186266470 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.210      0.168      uTh  ID_EX_Reg:ID_EX_Reg_inst\|WB_Reg:WB_Reg_inst\|dffg:reg_MemtoReg\|altshift_taps:s_Q_rtl_0\|shift_taps_dkm:auto_generated\|altsyncram_v861:altsyncram4\|ram_block7a0 " "     3.210      0.168      uTh  ID_EX_Reg:ID_EX_Reg_inst\|WB_Reg:WB_Reg_inst\|dffg:reg_MemtoReg\|altshift_taps:s_Q_rtl_0\|shift_taps_dkm:auto_generated\|altsyncram_v861:altsyncram4\|ram_block7a0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733186266470 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733186266470 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     4.502 " "Data Arrival Time  :     4.502" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733186266470 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     3.210 " "Data Required Time :     3.210" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733186266470 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     1.292  " "Slack              :     1.292 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733186266470 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733186266470 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733186266470 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1733186266470 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1733186266471 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 1.467 " "Worst-case setup slack is 1.467" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733186267306 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733186267306 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.467               0.000 iCLK  " "    1.467               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733186267306 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1733186267306 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.100 " "Worst-case hold slack is 0.100" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733186267479 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733186267479 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.100               0.000 iCLK  " "    0.100               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733186267479 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1733186267479 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 8.230 " "Worst-case recovery slack is 8.230" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733186267537 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733186267537 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.230               0.000 iCLK  " "    8.230               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733186267537 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1733186267537 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.484 " "Worst-case removal slack is 0.484" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733186267593 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733186267593 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.484               0.000 iCLK  " "    0.484               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733186267593 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1733186267593 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.371 " "Worst-case minimum pulse width slack is 9.371" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733186267614 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733186267614 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.371               0.000 iCLK  " "    9.371               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733186267614 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1733186267614 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 1.467 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 1.467" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733186269142 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733186269142 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733186269142 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1733186269142 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 1.467  " "Path #1: Setup slack is 1.467 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733186269142 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : MEM_WB_Reg:MEM_WB_Reg_inst\|n_reg:RegDst_Reg\|dffg:\\G_n_reg:2:REGI\|s_Q " "From Node    : MEM_WB_Reg:MEM_WB_Reg_inst\|n_reg:RegDst_Reg\|dffg:\\G_n_reg:2:REGI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733186269142 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : hazard_detection:hazard_detection_inst\|o_IF_ID_Flush " "To Node      : hazard_detection:hazard_detection_inst\|o_IF_ID_Flush" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733186269142 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733186269142 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK (INVERTED) " "Latch Clock  : iCLK (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733186269142 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733186269142 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733186269142 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733186269142 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733186269142 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733186269142 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733186269142 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.636      1.636  R        clock network delay " "     1.636      1.636  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733186269142 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.741      0.105     uTco  MEM_WB_Reg:MEM_WB_Reg_inst\|n_reg:RegDst_Reg\|dffg:\\G_n_reg:2:REGI\|s_Q " "     1.741      0.105     uTco  MEM_WB_Reg:MEM_WB_Reg_inst\|n_reg:RegDst_Reg\|dffg:\\G_n_reg:2:REGI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733186269142 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.741      0.000 FF  CELL  MEM_WB_Reg_inst\|RegDst_Reg\|\\G_n_reg:2:REGI\|s_Q\|q " "     1.741      0.000 FF  CELL  MEM_WB_Reg_inst\|RegDst_Reg\|\\G_n_reg:2:REGI\|s_Q\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733186269142 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.106      0.365 FF    IC  forwarding_unit\|Equal8~0\|datad " "     2.106      0.365 FF    IC  forwarding_unit\|Equal8~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733186269142 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.178      0.072 FR  CELL  forwarding_unit\|Equal8~0\|combout " "     2.178      0.072 FR  CELL  forwarding_unit\|Equal8~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733186269142 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.470      0.292 RR    IC  forwarding_unit\|process_0~4\|datab " "     2.470      0.292 RR    IC  forwarding_unit\|process_0~4\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733186269142 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.637      0.167 RF  CELL  forwarding_unit\|process_0~4\|combout " "     2.637      0.167 RF  CELL  forwarding_unit\|process_0~4\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733186269142 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.767      0.130 FF    IC  forwarding_unit\|process_0~7\|datab " "     2.767      0.130 FF    IC  forwarding_unit\|process_0~7\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733186269142 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.943      0.176 FF  CELL  forwarding_unit\|process_0~7\|combout " "     2.943      0.176 FF  CELL  forwarding_unit\|process_0~7\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733186269142 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.929      0.986 FF    IC  ALU_Mux_1\|Mux0~5\|dataa " "     3.929      0.986 FF    IC  ALU_Mux_1\|Mux0~5\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733186269142 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.142      0.213 FR  CELL  ALU_Mux_1\|Mux0~5\|combout " "     4.142      0.213 FR  CELL  ALU_Mux_1\|Mux0~5\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733186269142 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.652      0.510 RR    IC  ALU_Mux_1\|Mux9~0\|dataa " "     4.652      0.510 RR    IC  ALU_Mux_1\|Mux9~0\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733186269142 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.859      0.207 RF  CELL  ALU_Mux_1\|Mux9~0\|combout " "     4.859      0.207 RF  CELL  ALU_Mux_1\|Mux9~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733186269142 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.968      0.109 FF    IC  ALU_Mux_1\|Mux9~1\|datad " "     4.968      0.109 FF    IC  ALU_Mux_1\|Mux9~1\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733186269142 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.031      0.063 FF  CELL  ALU_Mux_1\|Mux9~1\|combout " "     5.031      0.063 FF  CELL  ALU_Mux_1\|Mux9~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733186269142 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.575      0.544 FF    IC  alu_1\|ShiftRight0~37\|datac " "     5.575      0.544 FF    IC  alu_1\|ShiftRight0~37\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733186269142 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.708      0.133 FF  CELL  alu_1\|ShiftRight0~37\|combout " "     5.708      0.133 FF  CELL  alu_1\|ShiftRight0~37\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733186269142 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.845      0.137 FF    IC  alu_1\|ShiftRight0~39\|dataa " "     5.845      0.137 FF    IC  alu_1\|ShiftRight0~39\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733186269142 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.049      0.204 FF  CELL  alu_1\|ShiftRight0~39\|combout " "     6.049      0.204 FF  CELL  alu_1\|ShiftRight0~39\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733186269142 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.165      0.116 FF    IC  alu_1\|ShiftRight0~40\|datac " "     6.165      0.116 FF    IC  alu_1\|ShiftRight0~40\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733186269142 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.298      0.133 FF  CELL  alu_1\|ShiftRight0~40\|combout " "     6.298      0.133 FF  CELL  alu_1\|ShiftRight0~40\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733186269142 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.611      0.313 FF    IC  alu_1\|Mux34~8\|datac " "     6.611      0.313 FF    IC  alu_1\|Mux34~8\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733186269142 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.744      0.133 FF  CELL  alu_1\|Mux34~8\|combout " "     6.744      0.133 FF  CELL  alu_1\|Mux34~8\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733186269142 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.851      0.107 FF    IC  alu_1\|Mux34~9\|datad " "     6.851      0.107 FF    IC  alu_1\|Mux34~9\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733186269142 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.914      0.063 FF  CELL  alu_1\|Mux34~9\|combout " "     6.914      0.063 FF  CELL  alu_1\|Mux34~9\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733186269142 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.622      0.708 FF    IC  alu_1\|Mux34~10\|datac " "     7.622      0.708 FF    IC  alu_1\|Mux34~10\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733186269142 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.755      0.133 FF  CELL  alu_1\|Mux34~10\|combout " "     7.755      0.133 FF  CELL  alu_1\|Mux34~10\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733186269142 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.861      0.106 FF    IC  alu_1\|Mux34~11\|datad " "     7.861      0.106 FF    IC  alu_1\|Mux34~11\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733186269142 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.924      0.063 FF  CELL  alu_1\|Mux34~11\|combout " "     7.924      0.063 FF  CELL  alu_1\|Mux34~11\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733186269142 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.033      0.109 FF    IC  alu_1\|Mux34~14\|datad " "     8.033      0.109 FF    IC  alu_1\|Mux34~14\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733186269142 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.096      0.063 FF  CELL  alu_1\|Mux34~14\|combout " "     8.096      0.063 FF  CELL  alu_1\|Mux34~14\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733186269142 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.204      0.108 FF    IC  alu_1\|Mux34~18\|datad " "     8.204      0.108 FF    IC  alu_1\|Mux34~18\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733186269142 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.267      0.063 FF  CELL  alu_1\|Mux34~18\|combout " "     8.267      0.063 FF  CELL  alu_1\|Mux34~18\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733186269142 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.391      0.124 FF    IC  branch_mux0\|Mux31~1\|datad " "     8.391      0.124 FF    IC  branch_mux0\|Mux31~1\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733186269142 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.454      0.063 FF  CELL  branch_mux0\|Mux31~1\|combout " "     8.454      0.063 FF  CELL  branch_mux0\|Mux31~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733186269142 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.779      0.325 FF    IC  branch_logic_inst\|Equal0~0\|datab " "     8.779      0.325 FF    IC  branch_logic_inst\|Equal0~0\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733186269142 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.956      0.177 FF  CELL  branch_logic_inst\|Equal0~0\|combout " "     8.956      0.177 FF  CELL  branch_logic_inst\|Equal0~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733186269142 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.089      0.133 FF    IC  branch_logic_inst\|Equal0~4\|dataa " "     9.089      0.133 FF    IC  branch_logic_inst\|Equal0~4\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733186269142 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.262      0.173 FF  CELL  branch_logic_inst\|Equal0~4\|combout " "     9.262      0.173 FF  CELL  branch_logic_inst\|Equal0~4\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733186269142 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.370      0.108 FF    IC  branch_logic_inst\|Equal0~10\|datad " "     9.370      0.108 FF    IC  branch_logic_inst\|Equal0~10\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733186269142 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.433      0.063 FF  CELL  branch_logic_inst\|Equal0~10\|combout " "     9.433      0.063 FF  CELL  branch_logic_inst\|Equal0~10\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733186269142 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.543      0.110 FF    IC  branch_logic_inst\|o_Branch_Take~1\|datac " "     9.543      0.110 FF    IC  branch_logic_inst\|o_Branch_Take~1\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733186269142 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.676      0.133 FF  CELL  branch_logic_inst\|o_Branch_Take~1\|combout " "     9.676      0.133 FF  CELL  branch_logic_inst\|o_Branch_Take~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733186269142 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.814      0.138 FF    IC  fetch_component\|s_next_PC\[22\]~27\|datad " "     9.814      0.138 FF    IC  fetch_component\|s_next_PC\[22\]~27\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733186269142 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.877      0.063 FF  CELL  fetch_component\|s_next_PC\[22\]~27\|combout " "     9.877      0.063 FF  CELL  fetch_component\|s_next_PC\[22\]~27\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733186269142 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.995      0.118 FF    IC  hazard_detection_inst\|o_IF_ID_Flush\|datad " "     9.995      0.118 FF    IC  hazard_detection_inst\|o_IF_ID_Flush\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733186269142 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.058      0.063 FF  CELL  hazard_detection:hazard_detection_inst\|o_IF_ID_Flush " "    10.058      0.063 FF  CELL  hazard_detection:hazard_detection_inst\|o_IF_ID_Flush" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733186269142 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733186269142 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733186269142 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733186269142 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733186269142 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733186269142 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.000     10.000           latch edge time " "    10.000     10.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733186269142 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.021      2.021  F        clock network delay " "    12.021      2.021  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733186269142 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.040      0.019           clock pessimism removed " "    12.040      0.019           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733186269142 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.020     -0.020           clock uncertainty " "    12.020     -0.020           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733186269142 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.525     -0.495     uTsu  hazard_detection:hazard_detection_inst\|o_IF_ID_Flush " "    11.525     -0.495     uTsu  hazard_detection:hazard_detection_inst\|o_IF_ID_Flush" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733186269142 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733186269142 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    10.058 " "Data Arrival Time  :    10.058" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733186269142 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    11.525 " "Data Required Time :    11.525" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733186269142 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     1.467  " "Slack              :     1.467 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733186269142 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733186269142 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733186269142 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1733186269142 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.100 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.100" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733186269336 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733186269336 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733186269336 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1733186269336 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.100  " "Path #1: Hold slack is 0.100 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733186269336 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : EX_MEM_Reg:EX_MEM_Reg_inst\|n_reg:MemWrData_Reg\|dffg:\\G_n_reg:26:REGI\|s_Q " "From Node    : EX_MEM_Reg:EX_MEM_Reg_inst\|n_reg:MemWrData_Reg\|dffg:\\G_n_reg:26:REGI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733186269336 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a23~porta_datain_reg0 " "To Node      : mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a23~porta_datain_reg0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733186269336 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733186269336 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733186269336 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733186269336 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733186269336 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733186269336 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733186269336 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733186269336 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733186269336 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.588      1.588  R        clock network delay " "     1.588      1.588  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733186269336 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.693      0.105     uTco  EX_MEM_Reg:EX_MEM_Reg_inst\|n_reg:MemWrData_Reg\|dffg:\\G_n_reg:26:REGI\|s_Q " "     1.693      0.105     uTco  EX_MEM_Reg:EX_MEM_Reg_inst\|n_reg:MemWrData_Reg\|dffg:\\G_n_reg:26:REGI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733186269336 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.693      0.000 RR  CELL  EX_MEM_Reg_inst\|MemWrData_Reg\|\\G_n_reg:26:REGI\|s_Q\|q " "     1.693      0.000 RR  CELL  EX_MEM_Reg_inst\|MemWrData_Reg\|\\G_n_reg:26:REGI\|s_Q\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733186269336 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.979      0.286 RR    IC  DMem\|ram_rtl_0\|auto_generated\|ram_block1a23\|portadatain\[3\] " "     1.979      0.286 RR    IC  DMem\|ram_rtl_0\|auto_generated\|ram_block1a23\|portadatain\[3\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733186269336 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.015      0.036 RR  CELL  mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a23~porta_datain_reg0 " "     2.015      0.036 RR  CELL  mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a23~porta_datain_reg0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733186269336 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733186269336 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733186269336 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733186269336 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733186269336 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733186269336 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733186269336 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.831      1.831  R        clock network delay " "     1.831      1.831  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733186269336 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.811     -0.020           clock pessimism removed " "     1.811     -0.020           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733186269336 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.811      0.000           clock uncertainty " "     1.811      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733186269336 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.915      0.104      uTh  mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a23~porta_datain_reg0 " "     1.915      0.104      uTh  mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a23~porta_datain_reg0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733186269336 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733186269336 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     2.015 " "Data Arrival Time  :     2.015" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733186269336 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     1.915 " "Data Required Time :     1.915" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733186269336 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.100  " "Slack              :     0.100 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733186269336 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733186269336 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733186269336 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1733186269336 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 8.230 " "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 8.230" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733186269391 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733186269391 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733186269391 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1733186269391 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 8.230  " "Path #1: Recovery slack is 8.230 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733186269391 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : iCLK " "From Node    : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733186269391 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : fetch_logic:fetch_component\|s_PC\[18\] " "To Node      : fetch_logic:fetch_component\|s_PC\[18\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733186269391 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK (INVERTED) " "Launch Clock : iCLK (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733186269391 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733186269391 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733186269391 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733186269391 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733186269391 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733186269391 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733186269391 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.000     10.000           launch edge time " "    10.000     10.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733186269391 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.000      0.000  F        clock network delay " "    10.000      0.000  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733186269391 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.000      0.000  F        iCLK " "    10.000      0.000  F        iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733186269391 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.000      0.000 FF    IC  iCLK~input\|i " "    10.000      0.000 FF    IC  iCLK~input\|i" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733186269391 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.748      0.748 FF  CELL  iCLK~input\|o " "    10.748      0.748 FF  CELL  iCLK~input\|o" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733186269391 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.546      0.798 FF    IC  control_component\|process_0~0\|datac " "    11.546      0.798 FF    IC  control_component\|process_0~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733186269391 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.665      0.119 FR  CELL  control_component\|process_0~0\|combout " "    11.665      0.119 FR  CELL  control_component\|process_0~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733186269391 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.929      1.264 RR    IC  fetch_component\|s_PC\[18\]\|clrn " "    12.929      1.264 RR    IC  fetch_component\|s_PC\[18\]\|clrn" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733186269391 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.315      0.386 RF  CELL  fetch_logic:fetch_component\|s_PC\[18\] " "    13.315      0.386 RF  CELL  fetch_logic:fetch_component\|s_PC\[18\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733186269391 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733186269391 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733186269391 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733186269391 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733186269391 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733186269391 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           latch edge time " "    20.000     20.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733186269391 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.558      1.558  R        clock network delay " "    21.558      1.558  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733186269391 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.538     -0.020           clock uncertainty " "    21.538     -0.020           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733186269391 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.545      0.007     uTsu  fetch_logic:fetch_component\|s_PC\[18\] " "    21.545      0.007     uTsu  fetch_logic:fetch_component\|s_PC\[18\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733186269391 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733186269391 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    13.315 " "Data Arrival Time  :    13.315" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733186269391 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    21.545 " "Data Required Time :    21.545" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733186269391 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     8.230  " "Slack              :     8.230 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733186269391 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733186269391 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733186269391 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1733186269391 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.484 " "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.484" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733186269444 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733186269444 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733186269444 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1733186269444 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 0.484  " "Path #1: Removal slack is 0.484 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733186269444 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : iCLK " "From Node    : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733186269444 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : control_logic:control_component\|r_control.Jump " "To Node      : control_logic:control_component\|r_control.Jump" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733186269444 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK (INVERTED) " "Launch Clock : iCLK (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733186269444 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK (INVERTED) " "Latch Clock  : iCLK (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733186269444 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733186269444 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733186269444 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733186269444 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733186269444 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733186269444 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.000     10.000           launch edge time " "    10.000     10.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733186269444 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.000      0.000  F        clock network delay " "    10.000      0.000  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733186269444 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.000      0.000  F        iCLK " "    10.000      0.000  F        iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733186269444 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.000      0.000 FF    IC  iCLK~input\|i " "    10.000      0.000 FF    IC  iCLK~input\|i" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733186269444 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.748      0.748 FF  CELL  iCLK~input\|o " "    10.748      0.748 FF  CELL  iCLK~input\|o" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733186269444 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.514      0.766 FF    IC  control_component\|process_0~0\|datac " "    11.514      0.766 FF    IC  control_component\|process_0~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733186269444 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.628      0.114 FR  CELL  control_component\|process_0~0\|combout " "    11.628      0.114 FR  CELL  control_component\|process_0~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733186269444 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.371      0.743 RR    IC  control_component\|r_control.Jump\|dataa " "    12.371      0.743 RR    IC  control_component\|r_control.Jump\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733186269444 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.530      0.159 RF  CELL  control_logic:control_component\|r_control.Jump " "    12.530      0.159 RF  CELL  control_logic:control_component\|r_control.Jump" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733186269444 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733186269444 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733186269444 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733186269444 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733186269444 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733186269444 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.000     10.000           latch edge time " "    10.000     10.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733186269444 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.046      2.046  F        clock network delay " "    12.046      2.046  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733186269444 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.046      0.000           clock uncertainty " "    12.046      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733186269444 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.046      0.000      uTh  control_logic:control_component\|r_control.Jump " "    12.046      0.000      uTh  control_logic:control_component\|r_control.Jump" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733186269444 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733186269444 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    12.530 " "Data Arrival Time  :    12.530" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733186269444 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    12.046 " "Data Required Time :    12.046" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733186269444 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.484  " "Slack              :     0.484 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733186269444 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733186269444 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733186269444 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1733186269444 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1733186270968 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1733186272260 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1134 " "Peak virtual memory: 1134 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1733186272467 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec  2 18:37:52 2024 " "Processing ended: Mon Dec  2 18:37:52 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1733186272467 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1733186272467 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:26 " "Total CPU time (on all processors): 00:00:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1733186272467 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1733186272467 ""}
