Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Wed May 14 00:44:38 2025
| Host         : Ideapad_S340 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file mlp_module_timing_summary_routed.rpt -pb mlp_module_timing_summary_routed.pb -rpx mlp_module_timing_summary_routed.rpx -warn_on_violation
| Design       : mlp_module
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  32          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (8)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (8)
------------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.102        0.000                      0                  604       -0.477     -109.343                    262                  604        4.500        0.000                       0                   303  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0               0.102        0.000                      0                  604       -0.477     -109.343                    262                  604        4.500        0.000                       0                   303  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        clk_0                       
(none)                      clk_0         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack        0.102ns,  Total Violation        0.000ns
Hold  :          262  Failing Endpoints,  Worst Slack       -0.477ns,  Total Violation     -109.343ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.102ns  (required time - arrival time)
  Source:                 forLoop_idx_0_2009982348[2].input_layer/adder/D_total_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            forLoop_idx_0_1996756110[4].hidden_layer/adder/D_total_q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.747ns  (logic 4.353ns (44.662%)  route 5.394ns (55.338%))
  Logic Levels:           11  (CARRY4=6 LUT2=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.178ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.210ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=588, routed)         1.626     5.210    forLoop_idx_0_2009982348[2].input_layer/adder/CLK
    SLICE_X0Y54          FDRE                                         r  forLoop_idx_0_2009982348[2].input_layer/adder/D_total_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y54          FDRE (Prop_fdre_C_Q)         0.456     5.666 r  forLoop_idx_0_2009982348[2].input_layer/adder/D_total_q_reg[1]/Q
                         net (fo=23, routed)          0.740     6.406    forLoop_idx_0_2009982348[2].input_layer/adder/D_total_q_reg[1]
    SLICE_X2Y54          LUT4 (Prop_lut4_I1_O)        0.124     6.530 r  forLoop_idx_0_2009982348[2].input_layer/adder/D_total_q0_carry_i_103__2/O
                         net (fo=1, routed)           0.336     6.866    forLoop_idx_0_2009982348[2].input_layer/adder/D_total_q0_carry_i_103__2_n_0
    SLICE_X5Y54          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.446 r  forLoop_idx_0_2009982348[2].input_layer/adder/D_total_q0_carry_i_38/CO[3]
                         net (fo=1, routed)           0.000     7.446    forLoop_idx_0_2009982348[2].input_layer/adder/D_total_q0_carry_i_38_n_0
    SLICE_X5Y55          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.780 f  forLoop_idx_0_2009982348[2].input_layer/adder/D_total_q0_carry_i_37/O[1]
                         net (fo=88, routed)          0.717     8.497    forLoop_idx_0_2009982348[2].input_layer/adder/M_relu_value[7]
    SLICE_X5Y53          LUT6 (Prop_lut6_I2_O)        0.303     8.800 r  forLoop_idx_0_2009982348[2].input_layer/adder/D_total_q0_carry_i_62__4/O
                         net (fo=6, routed)           1.217    10.016    forLoop_idx_0_2009982348[2].input_layer/adder/D_total_q0_carry_i_62__4_n_0
    SLICE_X8Y40          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    10.412 r  forLoop_idx_0_2009982348[2].input_layer/adder/D_total_q0_carry_i_19__4/CO[3]
                         net (fo=1, routed)           0.000    10.412    forLoop_idx_0_2009982348[2].input_layer/adder/D_total_q0_carry_i_19__4_n_0
    SLICE_X8Y41          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.631 r  forLoop_idx_0_2009982348[2].input_layer/adder/D_total_q0_carry_i_25__3/O[0]
                         net (fo=2, routed)           0.593    11.225    forLoop_idx_0_2009982348[2].input_layer/adder/D_total_q0_carry_i_25__3_n_7
    SLICE_X9Y41          LUT2 (Prop_lut2_I0_O)        0.295    11.520 r  forLoop_idx_0_2009982348[2].input_layer/adder/D_total_q0_carry_i_28__4/O
                         net (fo=1, routed)           0.000    11.520    forLoop_idx_0_2009982348[2].input_layer/adder/D_total_q0_carry_i_28__4_n_0
    SLICE_X9Y41          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    12.100 r  forLoop_idx_0_2009982348[2].input_layer/adder/D_total_q0_carry_i_12__3/O[2]
                         net (fo=1, routed)           0.724    12.823    forLoop_idx_0_1996756110[4].hidden_layer/adder/array[2]0[5]
    SLICE_X11Y42         LUT6 (Prop_lut6_I1_O)        0.302    13.125 r  forLoop_idx_0_1996756110[4].hidden_layer/adder/D_total_q0_carry__0_i_9__3/O
                         net (fo=1, routed)           1.067    14.193    forLoop_idx_0_1996756110[4].hidden_layer/adder/D_total_q0_carry__0_i_9__3_n_0
    SLICE_X28Y49         LUT4 (Prop_lut4_I1_O)        0.124    14.317 r  forLoop_idx_0_1996756110[4].hidden_layer/adder/D_total_q0_carry__0_i_3__3/O
                         net (fo=1, routed)           0.000    14.317    forLoop_idx_0_1996756110[4].hidden_layer/adder/D_total_q0_carry__0_i_3__3_n_0
    SLICE_X28Y49         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    14.957 r  forLoop_idx_0_1996756110[4].hidden_layer/adder/D_total_q0_carry__0/O[3]
                         net (fo=1, routed)           0.000    14.957    forLoop_idx_0_1996756110[4].hidden_layer/adder/p_0_in__0[7]
    SLICE_X28Y49         FDRE                                         r  forLoop_idx_0_1996756110[4].hidden_layer/adder/D_total_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=588, routed)         1.448    14.853    forLoop_idx_0_1996756110[4].hidden_layer/adder/CLK
    SLICE_X28Y49         FDRE                                         r  forLoop_idx_0_1996756110[4].hidden_layer/adder/D_total_q_reg[7]/C
                         clock pessimism              0.179    15.032    
                         clock uncertainty           -0.035    14.997    
    SLICE_X28Y49         FDRE (Setup_fdre_C_D)        0.062    15.059    forLoop_idx_0_1996756110[4].hidden_layer/adder/D_total_q_reg[7]
  -------------------------------------------------------------------
                         required time                         15.059    
                         arrival time                         -14.957    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.162ns  (required time - arrival time)
  Source:                 forLoop_idx_0_2009982348[2].input_layer/adder/D_total_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            forLoop_idx_0_1996756110[4].hidden_layer/adder/D_total_q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.687ns  (logic 4.293ns (44.319%)  route 5.394ns (55.681%))
  Logic Levels:           11  (CARRY4=6 LUT2=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.178ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.210ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=588, routed)         1.626     5.210    forLoop_idx_0_2009982348[2].input_layer/adder/CLK
    SLICE_X0Y54          FDRE                                         r  forLoop_idx_0_2009982348[2].input_layer/adder/D_total_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y54          FDRE (Prop_fdre_C_Q)         0.456     5.666 r  forLoop_idx_0_2009982348[2].input_layer/adder/D_total_q_reg[1]/Q
                         net (fo=23, routed)          0.740     6.406    forLoop_idx_0_2009982348[2].input_layer/adder/D_total_q_reg[1]
    SLICE_X2Y54          LUT4 (Prop_lut4_I1_O)        0.124     6.530 r  forLoop_idx_0_2009982348[2].input_layer/adder/D_total_q0_carry_i_103__2/O
                         net (fo=1, routed)           0.336     6.866    forLoop_idx_0_2009982348[2].input_layer/adder/D_total_q0_carry_i_103__2_n_0
    SLICE_X5Y54          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.446 r  forLoop_idx_0_2009982348[2].input_layer/adder/D_total_q0_carry_i_38/CO[3]
                         net (fo=1, routed)           0.000     7.446    forLoop_idx_0_2009982348[2].input_layer/adder/D_total_q0_carry_i_38_n_0
    SLICE_X5Y55          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.780 f  forLoop_idx_0_2009982348[2].input_layer/adder/D_total_q0_carry_i_37/O[1]
                         net (fo=88, routed)          0.717     8.497    forLoop_idx_0_2009982348[2].input_layer/adder/M_relu_value[7]
    SLICE_X5Y53          LUT6 (Prop_lut6_I2_O)        0.303     8.800 r  forLoop_idx_0_2009982348[2].input_layer/adder/D_total_q0_carry_i_62__4/O
                         net (fo=6, routed)           1.217    10.016    forLoop_idx_0_2009982348[2].input_layer/adder/D_total_q0_carry_i_62__4_n_0
    SLICE_X8Y40          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    10.412 r  forLoop_idx_0_2009982348[2].input_layer/adder/D_total_q0_carry_i_19__4/CO[3]
                         net (fo=1, routed)           0.000    10.412    forLoop_idx_0_2009982348[2].input_layer/adder/D_total_q0_carry_i_19__4_n_0
    SLICE_X8Y41          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.631 r  forLoop_idx_0_2009982348[2].input_layer/adder/D_total_q0_carry_i_25__3/O[0]
                         net (fo=2, routed)           0.593    11.225    forLoop_idx_0_2009982348[2].input_layer/adder/D_total_q0_carry_i_25__3_n_7
    SLICE_X9Y41          LUT2 (Prop_lut2_I0_O)        0.295    11.520 r  forLoop_idx_0_2009982348[2].input_layer/adder/D_total_q0_carry_i_28__4/O
                         net (fo=1, routed)           0.000    11.520    forLoop_idx_0_2009982348[2].input_layer/adder/D_total_q0_carry_i_28__4_n_0
    SLICE_X9Y41          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    12.100 r  forLoop_idx_0_2009982348[2].input_layer/adder/D_total_q0_carry_i_12__3/O[2]
                         net (fo=1, routed)           0.724    12.823    forLoop_idx_0_1996756110[4].hidden_layer/adder/array[2]0[5]
    SLICE_X11Y42         LUT6 (Prop_lut6_I1_O)        0.302    13.125 r  forLoop_idx_0_1996756110[4].hidden_layer/adder/D_total_q0_carry__0_i_9__3/O
                         net (fo=1, routed)           1.067    14.193    forLoop_idx_0_1996756110[4].hidden_layer/adder/D_total_q0_carry__0_i_9__3_n_0
    SLICE_X28Y49         LUT4 (Prop_lut4_I1_O)        0.124    14.317 r  forLoop_idx_0_1996756110[4].hidden_layer/adder/D_total_q0_carry__0_i_3__3/O
                         net (fo=1, routed)           0.000    14.317    forLoop_idx_0_1996756110[4].hidden_layer/adder/D_total_q0_carry__0_i_3__3_n_0
    SLICE_X28Y49         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    14.897 r  forLoop_idx_0_1996756110[4].hidden_layer/adder/D_total_q0_carry__0/O[2]
                         net (fo=1, routed)           0.000    14.897    forLoop_idx_0_1996756110[4].hidden_layer/adder/p_0_in__0[6]
    SLICE_X28Y49         FDRE                                         r  forLoop_idx_0_1996756110[4].hidden_layer/adder/D_total_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=588, routed)         1.448    14.853    forLoop_idx_0_1996756110[4].hidden_layer/adder/CLK
    SLICE_X28Y49         FDRE                                         r  forLoop_idx_0_1996756110[4].hidden_layer/adder/D_total_q_reg[6]/C
                         clock pessimism              0.179    15.032    
                         clock uncertainty           -0.035    14.997    
    SLICE_X28Y49         FDRE (Setup_fdre_C_D)        0.062    15.059    forLoop_idx_0_1996756110[4].hidden_layer/adder/D_total_q_reg[6]
  -------------------------------------------------------------------
                         required time                         15.059    
                         arrival time                         -14.897    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.188ns  (required time - arrival time)
  Source:                 forLoop_idx_0_2009982348[2].input_layer/adder/D_total_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            forLoop_idx_0_1996756110[5].hidden_layer/adder/D_total_q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.664ns  (logic 3.759ns (38.895%)  route 5.905ns (61.105%))
  Logic Levels:           11  (CARRY4=5 LUT3=1 LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.175ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 14.856 - 10.000 ) 
    Source Clock Delay      (SCD):    5.210ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=588, routed)         1.626     5.210    forLoop_idx_0_2009982348[2].input_layer/adder/CLK
    SLICE_X0Y54          FDRE                                         r  forLoop_idx_0_2009982348[2].input_layer/adder/D_total_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y54          FDRE (Prop_fdre_C_Q)         0.456     5.666 r  forLoop_idx_0_2009982348[2].input_layer/adder/D_total_q_reg[1]/Q
                         net (fo=23, routed)          0.740     6.406    forLoop_idx_0_2009982348[2].input_layer/adder/D_total_q_reg[1]
    SLICE_X2Y54          LUT4 (Prop_lut4_I1_O)        0.124     6.530 r  forLoop_idx_0_2009982348[2].input_layer/adder/D_total_q0_carry_i_103__2/O
                         net (fo=1, routed)           0.336     6.866    forLoop_idx_0_2009982348[2].input_layer/adder/D_total_q0_carry_i_103__2_n_0
    SLICE_X5Y54          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.446 r  forLoop_idx_0_2009982348[2].input_layer/adder/D_total_q0_carry_i_38/CO[3]
                         net (fo=1, routed)           0.000     7.446    forLoop_idx_0_2009982348[2].input_layer/adder/D_total_q0_carry_i_38_n_0
    SLICE_X5Y55          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.780 f  forLoop_idx_0_2009982348[2].input_layer/adder/D_total_q0_carry_i_37/O[1]
                         net (fo=88, routed)          0.862     8.641    forLoop_idx_0_2009982348[2].input_layer/adder/M_relu_value[7]
    SLICE_X4Y50          LUT5 (Prop_lut5_I3_O)        0.303     8.944 r  forLoop_idx_0_2009982348[2].input_layer/adder/D_total_q0_carry_i_22/O
                         net (fo=22, routed)          1.328    10.273    forLoop_idx_0_2009982348[2].input_layer/adder/D_total_q_reg[0]_0[0]
    SLICE_X5Y36          LUT3 (Prop_lut3_I1_O)        0.124    10.397 r  forLoop_idx_0_2009982348[2].input_layer/adder/D_total_q0_carry__0_i_55__10/O
                         net (fo=1, routed)           0.000    10.397    forLoop_idx_0_2009982348[2].input_layer/adder/D_total_q0_carry__0_i_55__10_n_0
    SLICE_X5Y36          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    11.003 r  forLoop_idx_0_2009982348[2].input_layer/adder/D_total_q0_carry__0_i_27__3/O[3]
                         net (fo=1, routed)           0.892    11.895    forLoop_idx_0_2009982348[2].input_layer/adder/D_total_q0_carry__0_i_27__3_n_4
    SLICE_X4Y39          LUT5 (Prop_lut5_I1_O)        0.306    12.201 r  forLoop_idx_0_2009982348[2].input_layer/adder/D_total_q0_carry__0_i_28__14/O
                         net (fo=1, routed)           0.000    12.201    forLoop_idx_0_2009982348[2].input_layer/adder/D_total_q0_carry__0_i_28__14_n_0
    SLICE_X4Y39          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    12.449 r  forLoop_idx_0_2009982348[2].input_layer/adder/D_total_q0_carry__0_i_14__4/O[3]
                         net (fo=1, routed)           0.942    13.390    forLoop_idx_0_1996756110[5].hidden_layer/adder/array[2]0[6]
    SLICE_X2Y45          LUT6 (Prop_lut6_I1_O)        0.306    13.696 r  forLoop_idx_0_1996756110[5].hidden_layer/adder/D_total_q0_carry__0_i_5__4/O
                         net (fo=1, routed)           0.806    14.502    forLoop_idx_0_1996756110[5].hidden_layer/adder/D_total_q0_carry__0_i_5__4_n_0
    SLICE_X11Y46         LUT4 (Prop_lut4_I1_O)        0.124    14.626 r  forLoop_idx_0_1996756110[5].hidden_layer/adder/D_total_q0_carry__0_i_1__4/O
                         net (fo=1, routed)           0.000    14.626    forLoop_idx_0_1996756110[5].hidden_layer/adder/D_total_q0_carry__0_i_1__4_n_0
    SLICE_X11Y46         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    14.874 r  forLoop_idx_0_1996756110[5].hidden_layer/adder/D_total_q0_carry__0/O[3]
                         net (fo=1, routed)           0.000    14.874    forLoop_idx_0_1996756110[5].hidden_layer/adder/p_0_in__0[7]
    SLICE_X11Y46         FDRE                                         r  forLoop_idx_0_1996756110[5].hidden_layer/adder/D_total_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=588, routed)         1.451    14.856    forLoop_idx_0_1996756110[5].hidden_layer/adder/CLK
    SLICE_X11Y46         FDRE                                         r  forLoop_idx_0_1996756110[5].hidden_layer/adder/D_total_q_reg[7]/C
                         clock pessimism              0.179    15.035    
                         clock uncertainty           -0.035    15.000    
    SLICE_X11Y46         FDRE (Setup_fdre_C_D)        0.062    15.062    forLoop_idx_0_1996756110[5].hidden_layer/adder/D_total_q_reg[7]
  -------------------------------------------------------------------
                         required time                         15.062    
                         arrival time                         -14.874    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.216ns  (required time - arrival time)
  Source:                 forLoop_idx_0_1996756110[1].hidden_layer/adder/D_total_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            forLoop_idx_0_1105080993[7].output_layer/adder/D_total_q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.701ns  (logic 4.415ns (45.509%)  route 5.286ns (54.491%))
  Logic Levels:           10  (CARRY4=5 LUT2=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=588, routed)         1.555     5.139    forLoop_idx_0_1996756110[1].hidden_layer/adder/CLK
    SLICE_X29Y51         FDRE                                         r  forLoop_idx_0_1996756110[1].hidden_layer/adder/D_total_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y51         FDRE (Prop_fdre_C_Q)         0.456     5.595 r  forLoop_idx_0_1996756110[1].hidden_layer/adder/D_total_q_reg[2]/Q
                         net (fo=20, routed)          0.769     6.364    forLoop_idx_0_1996756110[1].hidden_layer/adder/D_total_q_reg[2]
    SLICE_X35Y53         LUT4 (Prop_lut4_I2_O)        0.124     6.488 r  forLoop_idx_0_1996756110[1].hidden_layer/adder/D_total_q0_carry_i_68__2/O
                         net (fo=1, routed)           0.487     6.975    forLoop_idx_0_1996756110[1].hidden_layer/adder/p_0_in[2]
    SLICE_X36Y54         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.555 r  forLoop_idx_0_1996756110[1].hidden_layer/adder/D_total_q0_carry_i_34__0/CO[3]
                         net (fo=1, routed)           0.000     7.555    forLoop_idx_0_1996756110[1].hidden_layer/adder/D_total_q0_carry_i_34__0_n_0
    SLICE_X36Y55         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.777 f  forLoop_idx_0_1996756110[1].hidden_layer/adder/D_total_q0_carry_i_27__1/O[0]
                         net (fo=93, routed)          1.088     8.865    forLoop_idx_0_1996756110[1].hidden_layer/adder/M_relu_value[7]
    SLICE_X41Y53         LUT5 (Prop_lut5_I0_O)        0.327     9.192 r  forLoop_idx_0_1996756110[1].hidden_layer/adder/D_total_q0_carry_i_21__14/O
                         net (fo=24, routed)          1.203    10.395    forLoop_idx_0_1996756110[1].hidden_layer/adder/D_index_q_reg[0]_0[0]
    SLICE_X43Y39         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.758    11.153 r  forLoop_idx_0_1996756110[1].hidden_layer/adder/D_total_q0_carry_i_21__13/O[2]
                         net (fo=2, routed)           0.411    11.564    forLoop_idx_0_1996756110[1].hidden_layer/adder/D_total_q0_carry_i_21__13_n_5
    SLICE_X41Y39         LUT2 (Prop_lut2_I0_O)        0.302    11.866 r  forLoop_idx_0_1996756110[1].hidden_layer/adder/D_total_q0_carry_i_40__12/O
                         net (fo=1, routed)           0.000    11.866    forLoop_idx_0_1996756110[1].hidden_layer/adder/D_total_q0_carry_i_40__12_n_0
    SLICE_X41Y39         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    12.446 r  forLoop_idx_0_1996756110[1].hidden_layer/adder/D_total_q0_carry_i_15__14/O[2]
                         net (fo=1, routed)           0.710    13.156    forLoop_idx_0_1105080993[7].output_layer/adder/array[1]0_0[3]
    SLICE_X40Y45         LUT6 (Prop_lut6_I3_O)        0.302    13.458 r  forLoop_idx_0_1105080993[7].output_layer/adder/D_total_q0_carry__0_i_9__14/O
                         net (fo=1, routed)           0.618    14.076    forLoop_idx_0_1105080993[7].output_layer/adder/D_total_q0_carry__0_i_9__14_n_0
    SLICE_X31Y44         LUT4 (Prop_lut4_I1_O)        0.124    14.200 r  forLoop_idx_0_1105080993[7].output_layer/adder/D_total_q0_carry__0_i_3__14/O
                         net (fo=1, routed)           0.000    14.200    forLoop_idx_0_1105080993[7].output_layer/adder/D_total_q0_carry__0_i_3__14_n_0
    SLICE_X31Y44         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    14.840 r  forLoop_idx_0_1105080993[7].output_layer/adder/D_total_q0_carry__0/O[3]
                         net (fo=1, routed)           0.000    14.840    forLoop_idx_0_1105080993[7].output_layer/adder/p_0_in__0[7]
    SLICE_X31Y44         FDRE                                         r  forLoop_idx_0_1105080993[7].output_layer/adder/D_total_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=588, routed)         1.445    14.850    forLoop_idx_0_1105080993[7].output_layer/adder/CLK
    SLICE_X31Y44         FDRE                                         r  forLoop_idx_0_1105080993[7].output_layer/adder/D_total_q_reg[7]/C
                         clock pessimism              0.179    15.029    
                         clock uncertainty           -0.035    14.994    
    SLICE_X31Y44         FDRE (Setup_fdre_C_D)        0.062    15.056    forLoop_idx_0_1105080993[7].output_layer/adder/D_total_q_reg[7]
  -------------------------------------------------------------------
                         required time                         15.056    
                         arrival time                         -14.840    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.264ns  (required time - arrival time)
  Source:                 forLoop_idx_0_1996756110[1].hidden_layer/adder/D_total_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            forLoop_idx_0_1105080993[0].output_layer/adder/D_total_q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.699ns  (logic 4.194ns (43.240%)  route 5.505ns (56.760%))
  Logic Levels:           10  (CARRY4=6 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=588, routed)         1.555     5.139    forLoop_idx_0_1996756110[1].hidden_layer/adder/CLK
    SLICE_X29Y51         FDRE                                         r  forLoop_idx_0_1996756110[1].hidden_layer/adder/D_total_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y51         FDRE (Prop_fdre_C_Q)         0.456     5.595 r  forLoop_idx_0_1996756110[1].hidden_layer/adder/D_total_q_reg[2]/Q
                         net (fo=20, routed)          0.769     6.364    forLoop_idx_0_1996756110[1].hidden_layer/adder/D_total_q_reg[2]
    SLICE_X35Y53         LUT4 (Prop_lut4_I2_O)        0.124     6.488 r  forLoop_idx_0_1996756110[1].hidden_layer/adder/D_total_q0_carry_i_68__2/O
                         net (fo=1, routed)           0.487     6.975    forLoop_idx_0_1996756110[1].hidden_layer/adder/p_0_in[2]
    SLICE_X36Y54         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.555 r  forLoop_idx_0_1996756110[1].hidden_layer/adder/D_total_q0_carry_i_34__0/CO[3]
                         net (fo=1, routed)           0.000     7.555    forLoop_idx_0_1996756110[1].hidden_layer/adder/D_total_q0_carry_i_34__0_n_0
    SLICE_X36Y55         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.777 f  forLoop_idx_0_1996756110[1].hidden_layer/adder/D_total_q0_carry_i_27__1/O[0]
                         net (fo=93, routed)          1.088     8.865    forLoop_idx_0_1996756110[1].hidden_layer/adder/M_relu_value[7]
    SLICE_X41Y53         LUT5 (Prop_lut5_I0_O)        0.327     9.192 r  forLoop_idx_0_1996756110[1].hidden_layer/adder/D_total_q0_carry_i_21__14/O
                         net (fo=24, routed)          1.055    10.247    forLoop_idx_0_1996756110[1].hidden_layer/adder/D_index_q_reg[0]_0[0]
    SLICE_X48Y48         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.587    10.834 r  forLoop_idx_0_1996756110[1].hidden_layer/adder/D_total_q0_carry_i_22__6/CO[3]
                         net (fo=1, routed)           0.000    10.834    forLoop_idx_0_1996756110[1].hidden_layer/adder/D_total_q0_carry_i_22__6_n_0
    SLICE_X48Y49         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    11.105 r  forLoop_idx_0_1996756110[1].hidden_layer/adder/D_total_q0_carry_i_41__9/CO[0]
                         net (fo=2, routed)           0.524    11.629    forLoop_idx_0_1996756110[1].hidden_layer/adder/D_total_q0_carry_i_41__9_n_3
    SLICE_X49Y48         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.845    12.474 r  forLoop_idx_0_1996756110[1].hidden_layer/adder/D_total_q0_carry_i_15__8/O[3]
                         net (fo=1, routed)           0.783    13.257    forLoop_idx_0_1105080993[0].output_layer/adder/array[1]0[6]
    SLICE_X49Y41         LUT6 (Prop_lut6_I3_O)        0.306    13.563 r  forLoop_idx_0_1105080993[0].output_layer/adder/D_total_q0_carry__0_i_7__7/O
                         net (fo=1, routed)           0.800    14.362    forLoop_idx_0_1105080993[0].output_layer/adder/D_total_q0_carry__0_i_7__7_n_0
    SLICE_X46Y37         LUT4 (Prop_lut4_I1_O)        0.124    14.486 r  forLoop_idx_0_1105080993[0].output_layer/adder/D_total_q0_carry__0_i_2__7/O
                         net (fo=1, routed)           0.000    14.486    forLoop_idx_0_1105080993[0].output_layer/adder/D_total_q0_carry__0_i_2__7_n_0
    SLICE_X46Y37         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    14.838 r  forLoop_idx_0_1105080993[0].output_layer/adder/D_total_q0_carry__0/O[3]
                         net (fo=1, routed)           0.000    14.838    forLoop_idx_0_1105080993[0].output_layer/adder/p_0_in__0[7]
    SLICE_X46Y37         FDRE                                         r  forLoop_idx_0_1105080993[0].output_layer/adder/D_total_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=588, routed)         1.444    14.849    forLoop_idx_0_1105080993[0].output_layer/adder/CLK
    SLICE_X46Y37         FDRE                                         r  forLoop_idx_0_1105080993[0].output_layer/adder/D_total_q_reg[7]/C
                         clock pessimism              0.179    15.028    
                         clock uncertainty           -0.035    14.993    
    SLICE_X46Y37         FDRE (Setup_fdre_C_D)        0.109    15.102    forLoop_idx_0_1105080993[0].output_layer/adder/D_total_q_reg[7]
  -------------------------------------------------------------------
                         required time                         15.102    
                         arrival time                         -14.838    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.276ns  (required time - arrival time)
  Source:                 forLoop_idx_0_1996756110[1].hidden_layer/adder/D_total_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            forLoop_idx_0_1105080993[7].output_layer/adder/D_total_q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.641ns  (logic 4.355ns (45.170%)  route 5.286ns (54.830%))
  Logic Levels:           10  (CARRY4=5 LUT2=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=588, routed)         1.555     5.139    forLoop_idx_0_1996756110[1].hidden_layer/adder/CLK
    SLICE_X29Y51         FDRE                                         r  forLoop_idx_0_1996756110[1].hidden_layer/adder/D_total_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y51         FDRE (Prop_fdre_C_Q)         0.456     5.595 r  forLoop_idx_0_1996756110[1].hidden_layer/adder/D_total_q_reg[2]/Q
                         net (fo=20, routed)          0.769     6.364    forLoop_idx_0_1996756110[1].hidden_layer/adder/D_total_q_reg[2]
    SLICE_X35Y53         LUT4 (Prop_lut4_I2_O)        0.124     6.488 r  forLoop_idx_0_1996756110[1].hidden_layer/adder/D_total_q0_carry_i_68__2/O
                         net (fo=1, routed)           0.487     6.975    forLoop_idx_0_1996756110[1].hidden_layer/adder/p_0_in[2]
    SLICE_X36Y54         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.555 r  forLoop_idx_0_1996756110[1].hidden_layer/adder/D_total_q0_carry_i_34__0/CO[3]
                         net (fo=1, routed)           0.000     7.555    forLoop_idx_0_1996756110[1].hidden_layer/adder/D_total_q0_carry_i_34__0_n_0
    SLICE_X36Y55         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.777 f  forLoop_idx_0_1996756110[1].hidden_layer/adder/D_total_q0_carry_i_27__1/O[0]
                         net (fo=93, routed)          1.088     8.865    forLoop_idx_0_1996756110[1].hidden_layer/adder/M_relu_value[7]
    SLICE_X41Y53         LUT5 (Prop_lut5_I0_O)        0.327     9.192 r  forLoop_idx_0_1996756110[1].hidden_layer/adder/D_total_q0_carry_i_21__14/O
                         net (fo=24, routed)          1.203    10.395    forLoop_idx_0_1996756110[1].hidden_layer/adder/D_index_q_reg[0]_0[0]
    SLICE_X43Y39         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.758    11.153 r  forLoop_idx_0_1996756110[1].hidden_layer/adder/D_total_q0_carry_i_21__13/O[2]
                         net (fo=2, routed)           0.411    11.564    forLoop_idx_0_1996756110[1].hidden_layer/adder/D_total_q0_carry_i_21__13_n_5
    SLICE_X41Y39         LUT2 (Prop_lut2_I0_O)        0.302    11.866 r  forLoop_idx_0_1996756110[1].hidden_layer/adder/D_total_q0_carry_i_40__12/O
                         net (fo=1, routed)           0.000    11.866    forLoop_idx_0_1996756110[1].hidden_layer/adder/D_total_q0_carry_i_40__12_n_0
    SLICE_X41Y39         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    12.446 r  forLoop_idx_0_1996756110[1].hidden_layer/adder/D_total_q0_carry_i_15__14/O[2]
                         net (fo=1, routed)           0.710    13.156    forLoop_idx_0_1105080993[7].output_layer/adder/array[1]0_0[3]
    SLICE_X40Y45         LUT6 (Prop_lut6_I3_O)        0.302    13.458 r  forLoop_idx_0_1105080993[7].output_layer/adder/D_total_q0_carry__0_i_9__14/O
                         net (fo=1, routed)           0.618    14.076    forLoop_idx_0_1105080993[7].output_layer/adder/D_total_q0_carry__0_i_9__14_n_0
    SLICE_X31Y44         LUT4 (Prop_lut4_I1_O)        0.124    14.200 r  forLoop_idx_0_1105080993[7].output_layer/adder/D_total_q0_carry__0_i_3__14/O
                         net (fo=1, routed)           0.000    14.200    forLoop_idx_0_1105080993[7].output_layer/adder/D_total_q0_carry__0_i_3__14_n_0
    SLICE_X31Y44         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    14.780 r  forLoop_idx_0_1105080993[7].output_layer/adder/D_total_q0_carry__0/O[2]
                         net (fo=1, routed)           0.000    14.780    forLoop_idx_0_1105080993[7].output_layer/adder/p_0_in__0[6]
    SLICE_X31Y44         FDRE                                         r  forLoop_idx_0_1105080993[7].output_layer/adder/D_total_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=588, routed)         1.445    14.850    forLoop_idx_0_1105080993[7].output_layer/adder/CLK
    SLICE_X31Y44         FDRE                                         r  forLoop_idx_0_1105080993[7].output_layer/adder/D_total_q_reg[6]/C
                         clock pessimism              0.179    15.029    
                         clock uncertainty           -0.035    14.994    
    SLICE_X31Y44         FDRE (Setup_fdre_C_D)        0.062    15.056    forLoop_idx_0_1105080993[7].output_layer/adder/D_total_q_reg[6]
  -------------------------------------------------------------------
                         required time                         15.056    
                         arrival time                         -14.780    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.289ns  (required time - arrival time)
  Source:                 forLoop_idx_0_1996756110[1].hidden_layer/adder/D_total_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            forLoop_idx_0_1105080993[5].output_layer/adder/D_total_q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.670ns  (logic 3.905ns (40.384%)  route 5.765ns (59.616%))
  Logic Levels:           9  (CARRY4=5 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=588, routed)         1.555     5.139    forLoop_idx_0_1996756110[1].hidden_layer/adder/CLK
    SLICE_X29Y51         FDRE                                         r  forLoop_idx_0_1996756110[1].hidden_layer/adder/D_total_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y51         FDRE (Prop_fdre_C_Q)         0.456     5.595 r  forLoop_idx_0_1996756110[1].hidden_layer/adder/D_total_q_reg[2]/Q
                         net (fo=20, routed)          0.769     6.364    forLoop_idx_0_1996756110[1].hidden_layer/adder/D_total_q_reg[2]
    SLICE_X35Y53         LUT4 (Prop_lut4_I2_O)        0.124     6.488 r  forLoop_idx_0_1996756110[1].hidden_layer/adder/D_total_q0_carry_i_68__2/O
                         net (fo=1, routed)           0.487     6.975    forLoop_idx_0_1996756110[1].hidden_layer/adder/p_0_in[2]
    SLICE_X36Y54         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.555 r  forLoop_idx_0_1996756110[1].hidden_layer/adder/D_total_q0_carry_i_34__0/CO[3]
                         net (fo=1, routed)           0.000     7.555    forLoop_idx_0_1996756110[1].hidden_layer/adder/D_total_q0_carry_i_34__0_n_0
    SLICE_X36Y55         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.777 f  forLoop_idx_0_1996756110[1].hidden_layer/adder/D_total_q0_carry_i_27__1/O[0]
                         net (fo=93, routed)          1.088     8.865    forLoop_idx_0_1996756110[1].hidden_layer/adder/M_relu_value[7]
    SLICE_X41Y53         LUT5 (Prop_lut5_I0_O)        0.327     9.192 r  forLoop_idx_0_1996756110[1].hidden_layer/adder/D_total_q0_carry_i_21__14/O
                         net (fo=24, routed)          1.159    10.351    forLoop_idx_0_1996756110[1].hidden_layer/adder/D_index_q_reg[0]_0[0]
    SLICE_X45Y42         CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.667    11.018 r  forLoop_idx_0_1996756110[1].hidden_layer/adder/D_total_q0_carry__0_i_25__10/CO[1]
                         net (fo=2, routed)           0.666    11.684    forLoop_idx_0_1996756110[1].hidden_layer/adder/D_total_q0_carry__0_i_25__10_n_2
    SLICE_X46Y41         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.752    12.436 r  forLoop_idx_0_1996756110[1].hidden_layer/adder/D_total_q0_carry__0_i_15__11/O[2]
                         net (fo=1, routed)           0.796    13.233    forLoop_idx_0_1105080993[5].output_layer/adder/array[1]0[5]
    SLICE_X44Y41         LUT6 (Prop_lut6_I3_O)        0.301    13.534 r  forLoop_idx_0_1105080993[5].output_layer/adder/D_total_q0_carry__0_i_7__12/O
                         net (fo=1, routed)           0.799    14.333    forLoop_idx_0_1105080993[5].output_layer/adder/D_total_q0_carry__0_i_7__12_n_0
    SLICE_X34Y37         LUT4 (Prop_lut4_I1_O)        0.124    14.457 r  forLoop_idx_0_1105080993[5].output_layer/adder/D_total_q0_carry__0_i_2__12/O
                         net (fo=1, routed)           0.000    14.457    forLoop_idx_0_1105080993[5].output_layer/adder/D_total_q0_carry__0_i_2__12_n_0
    SLICE_X34Y37         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    14.809 r  forLoop_idx_0_1105080993[5].output_layer/adder/D_total_q0_carry__0/O[3]
                         net (fo=1, routed)           0.000    14.809    forLoop_idx_0_1105080993[5].output_layer/adder/p_0_in__0[7]
    SLICE_X34Y37         FDRE                                         r  forLoop_idx_0_1105080993[5].output_layer/adder/D_total_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=588, routed)         1.440    14.845    forLoop_idx_0_1105080993[5].output_layer/adder/CLK
    SLICE_X34Y37         FDRE                                         r  forLoop_idx_0_1105080993[5].output_layer/adder/D_total_q_reg[7]/C
                         clock pessimism              0.179    15.024    
                         clock uncertainty           -0.035    14.989    
    SLICE_X34Y37         FDRE (Setup_fdre_C_D)        0.109    15.098    forLoop_idx_0_1105080993[5].output_layer/adder/D_total_q_reg[7]
  -------------------------------------------------------------------
                         required time                         15.098    
                         arrival time                         -14.809    
  -------------------------------------------------------------------
                         slack                                  0.289    

Slack (MET) :             0.323ns  (required time - arrival time)
  Source:                 forLoop_idx_0_2009982348[2].input_layer/adder/D_total_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            forLoop_idx_0_1996756110[2].hidden_layer/adder/D_total_q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.526ns  (logic 4.091ns (42.945%)  route 5.435ns (57.055%))
  Logic Levels:           12  (CARRY4=6 LUT2=1 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.178ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.210ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=588, routed)         1.626     5.210    forLoop_idx_0_2009982348[2].input_layer/adder/CLK
    SLICE_X0Y54          FDRE                                         r  forLoop_idx_0_2009982348[2].input_layer/adder/D_total_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y54          FDRE (Prop_fdre_C_Q)         0.456     5.666 r  forLoop_idx_0_2009982348[2].input_layer/adder/D_total_q_reg[1]/Q
                         net (fo=23, routed)          0.740     6.406    forLoop_idx_0_2009982348[2].input_layer/adder/D_total_q_reg[1]
    SLICE_X2Y54          LUT4 (Prop_lut4_I1_O)        0.124     6.530 r  forLoop_idx_0_2009982348[2].input_layer/adder/D_total_q0_carry_i_103__2/O
                         net (fo=1, routed)           0.336     6.866    forLoop_idx_0_2009982348[2].input_layer/adder/D_total_q0_carry_i_103__2_n_0
    SLICE_X5Y54          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.446 r  forLoop_idx_0_2009982348[2].input_layer/adder/D_total_q0_carry_i_38/CO[3]
                         net (fo=1, routed)           0.000     7.446    forLoop_idx_0_2009982348[2].input_layer/adder/D_total_q0_carry_i_38_n_0
    SLICE_X5Y55          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.780 f  forLoop_idx_0_2009982348[2].input_layer/adder/D_total_q0_carry_i_37/O[1]
                         net (fo=88, routed)          0.717     8.497    forLoop_idx_0_2009982348[2].input_layer/adder/M_relu_value[7]
    SLICE_X5Y53          LUT6 (Prop_lut6_I2_O)        0.303     8.800 r  forLoop_idx_0_2009982348[2].input_layer/adder/D_total_q0_carry_i_62__4/O
                         net (fo=6, routed)           0.692     9.491    forLoop_idx_0_2009982348[2].input_layer/adder/D_total_q0_carry_i_62__4_n_0
    SLICE_X6Y45          LUT6 (Prop_lut6_I0_O)        0.124     9.615 r  forLoop_idx_0_2009982348[2].input_layer/adder/D_total_q0_carry_i_61__8/O
                         net (fo=2, routed)           0.706    10.321    forLoop_idx_0_2009982348[2].input_layer/adder/D_total_q0_carry_i_61__8_n_0
    SLICE_X8Y45          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    10.717 r  forLoop_idx_0_2009982348[2].input_layer/adder/D_total_q0_carry_i_24__1/CO[3]
                         net (fo=1, routed)           0.000    10.717    forLoop_idx_0_2009982348[2].input_layer/adder/D_total_q0_carry_i_24__1_n_0
    SLICE_X8Y46          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.936 r  forLoop_idx_0_2009982348[2].input_layer/adder/D_total_q0_carry_i_41__1/O[0]
                         net (fo=2, routed)           0.593    11.530    forLoop_idx_0_2009982348[2].input_layer/adder/D_total_q0_carry_i_41__1_n_7
    SLICE_X9Y46          LUT2 (Prop_lut2_I0_O)        0.295    11.825 r  forLoop_idx_0_2009982348[2].input_layer/adder/D_total_q0_carry_i_44__2/O
                         net (fo=1, routed)           0.000    11.825    forLoop_idx_0_2009982348[2].input_layer/adder/D_total_q0_carry_i_44__2_n_0
    SLICE_X9Y46          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    12.052 r  forLoop_idx_0_2009982348[2].input_layer/adder/D_total_q0_carry_i_16__0/O[1]
                         net (fo=1, routed)           0.467    12.518    forLoop_idx_0_1996756110[2].hidden_layer/adder/array[2]0_6[4]
    SLICE_X9Y45          LUT6 (Prop_lut6_I5_O)        0.303    12.821 r  forLoop_idx_0_1996756110[2].hidden_layer/adder/D_total_q0_carry__0_i_11__1/O
                         net (fo=1, routed)           1.185    14.006    forLoop_idx_0_1996756110[2].hidden_layer/adder/D_total_q0_carry__0_i_11__1_n_0
    SLICE_X29Y49         LUT4 (Prop_lut4_I1_O)        0.124    14.130 r  forLoop_idx_0_1996756110[2].hidden_layer/adder/D_total_q0_carry__0_i_4__1/O
                         net (fo=1, routed)           0.000    14.130    forLoop_idx_0_1996756110[2].hidden_layer/adder/D_total_q0_carry__0_i_4__1_n_0
    SLICE_X29Y49         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    14.736 r  forLoop_idx_0_1996756110[2].hidden_layer/adder/D_total_q0_carry__0/O[3]
                         net (fo=1, routed)           0.000    14.736    forLoop_idx_0_1996756110[2].hidden_layer/adder/p_0_in__0[7]
    SLICE_X29Y49         FDRE                                         r  forLoop_idx_0_1996756110[2].hidden_layer/adder/D_total_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=588, routed)         1.448    14.853    forLoop_idx_0_1996756110[2].hidden_layer/adder/CLK
    SLICE_X29Y49         FDRE                                         r  forLoop_idx_0_1996756110[2].hidden_layer/adder/D_total_q_reg[7]/C
                         clock pessimism              0.179    15.032    
                         clock uncertainty           -0.035    14.997    
    SLICE_X29Y49         FDRE (Setup_fdre_C_D)        0.062    15.059    forLoop_idx_0_1996756110[2].hidden_layer/adder/D_total_q_reg[7]
  -------------------------------------------------------------------
                         required time                         15.059    
                         arrival time                         -14.736    
  -------------------------------------------------------------------
                         slack                                  0.323    

Slack (MET) :             0.334ns  (required time - arrival time)
  Source:                 forLoop_idx_0_1996756110[3].hidden_layer/adder/D_index_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            forLoop_idx_0_1105080993[4].output_layer/adder/D_total_q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.585ns  (logic 4.019ns (41.931%)  route 5.566ns (58.069%))
  Logic Levels:           13  (CARRY4=6 LUT4=1 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.137ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=588, routed)         1.553     5.137    forLoop_idx_0_1996756110[3].hidden_layer/adder/CLK
    SLICE_X33Y54         FDRE                                         r  forLoop_idx_0_1996756110[3].hidden_layer/adder/D_index_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y54         FDRE (Prop_fdre_C_Q)         0.456     5.593 r  forLoop_idx_0_1996756110[3].hidden_layer/adder/D_index_q_reg[1]/Q
                         net (fo=130, routed)         0.861     6.454    forLoop_idx_0_1996756110[3].hidden_layer/adder/Q[1]
    SLICE_X35Y52         LUT4 (Prop_lut4_I1_O)        0.124     6.578 r  forLoop_idx_0_1996756110[3].hidden_layer/adder/D_total_q0_carry_i_140/O
                         net (fo=1, routed)           0.379     6.957    forLoop_idx_0_1996756110[3].hidden_layer/adder/p_0_in[0]
    SLICE_X34Y52         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     7.552 r  forLoop_idx_0_1996756110[3].hidden_layer/adder/D_total_q0_carry_i_92__1/CO[3]
                         net (fo=1, routed)           0.000     7.552    forLoop_idx_0_1996756110[3].hidden_layer/adder/D_total_q0_carry_i_92__1_n_0
    SLICE_X34Y53         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.791 f  forLoop_idx_0_1996756110[3].hidden_layer/adder/D_total_q0_carry_i_91__0/O[2]
                         net (fo=139, routed)         0.509     8.300    forLoop_idx_0_1996756110[3].hidden_layer/adder/M_relu_value[7]
    SLICE_X35Y53         LUT5 (Prop_lut5_I0_O)        0.301     8.601 r  forLoop_idx_0_1996756110[3].hidden_layer/adder/D_total_q0_carry_i_30__14/O
                         net (fo=36, routed)          1.040     9.641    forLoop_idx_0_1996756110[3].hidden_layer/adder/DI[0]
    SLICE_X40Y55         LUT5 (Prop_lut5_I3_O)        0.153     9.794 r  forLoop_idx_0_1996756110[3].hidden_layer/adder/D_total_q0_carry_i_79__4/O
                         net (fo=3, routed)           0.426    10.220    forLoop_idx_0_1996756110[3].hidden_layer/adder/D_total_q0_carry_i_79__4_n_0
    SLICE_X41Y56         LUT6 (Prop_lut6_I0_O)        0.327    10.547 r  forLoop_idx_0_1996756110[3].hidden_layer/adder/D_total_q0_carry_i_81__8/O
                         net (fo=1, routed)           0.000    10.547    forLoop_idx_0_1996756110[3].hidden_layer/adder/D_total_q0_carry_i_81__8_n_0
    SLICE_X41Y56         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    10.774 r  forLoop_idx_0_1996756110[3].hidden_layer/adder/D_total_q0_carry_i_26__7/O[1]
                         net (fo=2, routed)           0.423    11.198    forLoop_idx_0_1996756110[3].hidden_layer/adder/D_total_q0_carry_i_26__7_n_6
    SLICE_X41Y54         LUT5 (Prop_lut5_I1_O)        0.303    11.501 r  forLoop_idx_0_1996756110[3].hidden_layer/adder/D_total_q0_carry_i_27__8/O
                         net (fo=1, routed)           0.000    11.501    forLoop_idx_0_1996756110[3].hidden_layer/adder/D_total_q0_carry_i_27__8_n_0
    SLICE_X41Y54         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.902 r  forLoop_idx_0_1996756110[3].hidden_layer/adder/D_total_q0_carry_i_13__10/CO[3]
                         net (fo=1, routed)           0.000    11.902    forLoop_idx_0_1996756110[3].hidden_layer/adder/D_total_q0_carry_i_13__10_n_0
    SLICE_X41Y55         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.124 r  forLoop_idx_0_1996756110[3].hidden_layer/adder/D_total_q0_carry__0_i_15__10/O[0]
                         net (fo=1, routed)           1.130    13.254    forLoop_idx_0_1105080993[4].output_layer/adder/array[3]0[4]
    SLICE_X34Y50         LUT6 (Prop_lut6_I0_O)        0.299    13.553 r  forLoop_idx_0_1105080993[4].output_layer/adder/D_total_q0_carry__0_i_5__11/O
                         net (fo=1, routed)           0.797    14.350    forLoop_idx_0_1105080993[4].output_layer/adder/D_total_q0_carry__0_i_5__11_n_0
    SLICE_X32Y44         LUT6 (Prop_lut6_I1_O)        0.124    14.474 r  forLoop_idx_0_1105080993[4].output_layer/adder/D_total_q0_carry__0_i_1__11/O
                         net (fo=1, routed)           0.000    14.474    forLoop_idx_0_1105080993[4].output_layer/adder/D_total_q0_carry__0_i_1__11_n_0
    SLICE_X32Y44         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    14.722 r  forLoop_idx_0_1105080993[4].output_layer/adder/D_total_q0_carry__0/O[3]
                         net (fo=1, routed)           0.000    14.722    forLoop_idx_0_1105080993[4].output_layer/adder/p_0_in__0[7]
    SLICE_X32Y44         FDRE                                         r  forLoop_idx_0_1105080993[4].output_layer/adder/D_total_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=588, routed)         1.445    14.850    forLoop_idx_0_1105080993[4].output_layer/adder/CLK
    SLICE_X32Y44         FDRE                                         r  forLoop_idx_0_1105080993[4].output_layer/adder/D_total_q_reg[7]/C
                         clock pessimism              0.179    15.029    
                         clock uncertainty           -0.035    14.994    
    SLICE_X32Y44         FDRE (Setup_fdre_C_D)        0.062    15.056    forLoop_idx_0_1105080993[4].output_layer/adder/D_total_q_reg[7]
  -------------------------------------------------------------------
                         required time                         15.056    
                         arrival time                         -14.722    
  -------------------------------------------------------------------
                         slack                                  0.334    

Slack (MET) :             0.343ns  (required time - arrival time)
  Source:                 forLoop_idx_0_1996756110[4].hidden_layer/adder/D_index_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            forLoop_idx_0_1105080993[2].output_layer/adder/D_total_q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.573ns  (logic 4.358ns (45.525%)  route 5.215ns (54.475%))
  Logic Levels:           10  (CARRY4=6 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=588, routed)         1.566     5.150    forLoop_idx_0_1996756110[4].hidden_layer/adder/CLK
    SLICE_X30Y49         FDRE                                         r  forLoop_idx_0_1996756110[4].hidden_layer/adder/D_index_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y49         FDRE (Prop_fdre_C_Q)         0.518     5.668 r  forLoop_idx_0_1996756110[4].hidden_layer/adder/D_index_q_reg[1]/Q
                         net (fo=110, routed)         1.062     6.730    forLoop_idx_0_1996756110[4].hidden_layer/adder/D_index_q[1]
    SLICE_X29Y50         LUT4 (Prop_lut4_I1_O)        0.152     6.882 r  forLoop_idx_0_1996756110[4].hidden_layer/adder/D_total_q0_carry_i_66__4/O
                         net (fo=1, routed)           0.388     7.271    forLoop_idx_0_1996756110[4].hidden_layer/adder/p_0_in[2]
    SLICE_X28Y50         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.782     8.053 r  forLoop_idx_0_1996756110[4].hidden_layer/adder/D_total_q0_carry_i_49/CO[3]
                         net (fo=1, routed)           0.000     8.053    forLoop_idx_0_1996756110[4].hidden_layer/adder/D_total_q0_carry_i_49_n_0
    SLICE_X28Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.275 f  forLoop_idx_0_1996756110[4].hidden_layer/adder/D_total_q0_carry_i_22__3/O[0]
                         net (fo=93, routed)          1.049     9.324    forLoop_idx_0_1996756110[4].hidden_layer/adder/M_relu_value[7]
    SLICE_X29Y50         LUT5 (Prop_lut5_I0_O)        0.299     9.623 r  forLoop_idx_0_1996756110[4].hidden_layer/adder/D_total_q0_carry_i_21__15/O
                         net (fo=21, routed)          0.985    10.608    forLoop_idx_0_1996756110[4].hidden_layer/adder/D_total_q_reg[2]_0[1]
    SLICE_X37Y37         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    10.993 r  forLoop_idx_0_1996756110[4].hidden_layer/adder/D_total_q0_carry_i_25__6/CO[3]
                         net (fo=1, routed)           0.000    10.993    forLoop_idx_0_1996756110[4].hidden_layer/adder/D_total_q0_carry_i_25__6_n_0
    SLICE_X37Y38         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.215 r  forLoop_idx_0_1996756110[4].hidden_layer/adder/D_total_q0_carry_i_51__5/O[0]
                         net (fo=2, routed)           0.649    11.864    forLoop_idx_0_1996756110[4].hidden_layer/adder/D_total_q0_carry_i_51__5_n_7
    SLICE_X36Y38         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.712    12.576 r  forLoop_idx_0_1996756110[4].hidden_layer/adder/D_total_q0_carry_i_19__9/O[2]
                         net (fo=1, routed)           0.638    13.214    forLoop_idx_0_1105080993[2].output_layer/adder/array[4]0[5]
    SLICE_X39Y45         LUT6 (Prop_lut6_I5_O)        0.302    13.516 r  forLoop_idx_0_1105080993[2].output_layer/adder/D_total_q0_carry__0_i_10__9/O
                         net (fo=1, routed)           0.443    13.959    forLoop_idx_0_1105080993[2].output_layer/adder/D_total_q0_carry__0_i_10__9_n_0
    SLICE_X40Y44         LUT4 (Prop_lut4_I3_O)        0.124    14.083 r  forLoop_idx_0_1105080993[2].output_layer/adder/D_total_q0_carry__0_i_3__9/O
                         net (fo=1, routed)           0.000    14.083    forLoop_idx_0_1105080993[2].output_layer/adder/D_total_q0_carry__0_i_3__9_n_0
    SLICE_X40Y44         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    14.723 r  forLoop_idx_0_1105080993[2].output_layer/adder/D_total_q0_carry__0/O[3]
                         net (fo=1, routed)           0.000    14.723    forLoop_idx_0_1105080993[2].output_layer/adder/p_0_in__0[7]
    SLICE_X40Y44         FDRE                                         r  forLoop_idx_0_1105080993[2].output_layer/adder/D_total_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=588, routed)         1.447    14.852    forLoop_idx_0_1105080993[2].output_layer/adder/CLK
    SLICE_X40Y44         FDRE                                         r  forLoop_idx_0_1105080993[2].output_layer/adder/D_total_q_reg[7]/C
                         clock pessimism              0.187    15.039    
                         clock uncertainty           -0.035    15.004    
    SLICE_X40Y44         FDRE (Setup_fdre_C_D)        0.062    15.066    forLoop_idx_0_1105080993[2].output_layer/adder/D_total_q_reg[7]
  -------------------------------------------------------------------
                         required time                         15.066    
                         arrival time                         -14.723    
  -------------------------------------------------------------------
                         slack                                  0.343    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.477ns  (arrival time - required time)
  Source:                 clk
                            (clock source 'clk_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            forLoop_idx_0_2009982348[2].input_layer/adder/D_total_q_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.593ns  (logic 0.310ns (19.455%)  route 1.283ns (80.545%))
  Logic Levels:           2  (BUFG=1 IBUF=1)
  Clock Path Skew:        2.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=588, routed)         0.649     1.593    forLoop_idx_0_2009982348[2].input_layer/adder/CLK
    SLICE_X6Y54          FDRE                                         r  forLoop_idx_0_2009982348[2].input_layer/adder/D_total_q_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=588, routed)         0.861     2.051    forLoop_idx_0_2009982348[2].input_layer/adder/CLK
    SLICE_X6Y54          FDRE                                         r  forLoop_idx_0_2009982348[2].input_layer/adder/D_total_q_reg[0]/C
                         clock pessimism              0.000     2.051    
                         clock uncertainty            0.035     2.087    
    SLICE_X6Y54          FDRE (Hold_fdre_C_CE)       -0.016     2.071    forLoop_idx_0_2009982348[2].input_layer/adder/D_total_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.071    
                         arrival time                           1.593    
  -------------------------------------------------------------------
                         slack                                 -0.477    

Slack (VIOLATED) :        -0.477ns  (arrival time - required time)
  Source:                 clk
                            (clock source 'clk_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            forLoop_idx_0_2009982348[2].input_layer/adder/D_total_q_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.593ns  (logic 0.310ns (19.455%)  route 1.283ns (80.545%))
  Logic Levels:           2  (BUFG=1 IBUF=1)
  Clock Path Skew:        2.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=588, routed)         0.649     1.593    forLoop_idx_0_2009982348[2].input_layer/adder/CLK
    SLICE_X6Y54          FDRE                                         r  forLoop_idx_0_2009982348[2].input_layer/adder/D_total_q_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=588, routed)         0.861     2.051    forLoop_idx_0_2009982348[2].input_layer/adder/CLK
    SLICE_X6Y54          FDRE                                         r  forLoop_idx_0_2009982348[2].input_layer/adder/D_total_q_reg[2]/C
                         clock pessimism              0.000     2.051    
                         clock uncertainty            0.035     2.087    
    SLICE_X6Y54          FDRE (Hold_fdre_C_CE)       -0.016     2.071    forLoop_idx_0_2009982348[2].input_layer/adder/D_total_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.071    
                         arrival time                           1.593    
  -------------------------------------------------------------------
                         slack                                 -0.477    

Slack (VIOLATED) :        -0.477ns  (arrival time - required time)
  Source:                 clk
                            (clock source 'clk_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            forLoop_idx_0_2009982348[2].input_layer/adder/D_total_q_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.593ns  (logic 0.310ns (19.455%)  route 1.283ns (80.545%))
  Logic Levels:           2  (BUFG=1 IBUF=1)
  Clock Path Skew:        2.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=588, routed)         0.649     1.593    forLoop_idx_0_2009982348[2].input_layer/adder/CLK
    SLICE_X6Y54          FDRE                                         r  forLoop_idx_0_2009982348[2].input_layer/adder/D_total_q_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=588, routed)         0.861     2.051    forLoop_idx_0_2009982348[2].input_layer/adder/CLK
    SLICE_X6Y54          FDRE                                         r  forLoop_idx_0_2009982348[2].input_layer/adder/D_total_q_reg[3]/C
                         clock pessimism              0.000     2.051    
                         clock uncertainty            0.035     2.087    
    SLICE_X6Y54          FDRE (Hold_fdre_C_CE)       -0.016     2.071    forLoop_idx_0_2009982348[2].input_layer/adder/D_total_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.071    
                         arrival time                           1.593    
  -------------------------------------------------------------------
                         slack                                 -0.477    

Slack (VIOLATED) :        -0.477ns  (arrival time - required time)
  Source:                 clk
                            (clock source 'clk_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            forLoop_idx_0_2009982348[2].input_layer/adder/D_total_q_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.593ns  (logic 0.310ns (19.455%)  route 1.283ns (80.545%))
  Logic Levels:           2  (BUFG=1 IBUF=1)
  Clock Path Skew:        2.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=588, routed)         0.649     1.593    forLoop_idx_0_2009982348[2].input_layer/adder/CLK
    SLICE_X6Y55          FDRE                                         r  forLoop_idx_0_2009982348[2].input_layer/adder/D_total_q_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=588, routed)         0.861     2.051    forLoop_idx_0_2009982348[2].input_layer/adder/CLK
    SLICE_X6Y55          FDRE                                         r  forLoop_idx_0_2009982348[2].input_layer/adder/D_total_q_reg[4]/C
                         clock pessimism              0.000     2.051    
                         clock uncertainty            0.035     2.087    
    SLICE_X6Y55          FDRE (Hold_fdre_C_CE)       -0.016     2.071    forLoop_idx_0_2009982348[2].input_layer/adder/D_total_q_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.071    
                         arrival time                           1.593    
  -------------------------------------------------------------------
                         slack                                 -0.477    

Slack (VIOLATED) :        -0.477ns  (arrival time - required time)
  Source:                 clk
                            (clock source 'clk_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            forLoop_idx_0_2009982348[2].input_layer/adder/D_total_q_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.593ns  (logic 0.310ns (19.455%)  route 1.283ns (80.545%))
  Logic Levels:           2  (BUFG=1 IBUF=1)
  Clock Path Skew:        2.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=588, routed)         0.649     1.593    forLoop_idx_0_2009982348[2].input_layer/adder/CLK
    SLICE_X6Y55          FDRE                                         r  forLoop_idx_0_2009982348[2].input_layer/adder/D_total_q_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=588, routed)         0.861     2.051    forLoop_idx_0_2009982348[2].input_layer/adder/CLK
    SLICE_X6Y55          FDRE                                         r  forLoop_idx_0_2009982348[2].input_layer/adder/D_total_q_reg[5]/C
                         clock pessimism              0.000     2.051    
                         clock uncertainty            0.035     2.087    
    SLICE_X6Y55          FDRE (Hold_fdre_C_CE)       -0.016     2.071    forLoop_idx_0_2009982348[2].input_layer/adder/D_total_q_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.071    
                         arrival time                           1.593    
  -------------------------------------------------------------------
                         slack                                 -0.477    

Slack (VIOLATED) :        -0.477ns  (arrival time - required time)
  Source:                 clk
                            (clock source 'clk_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            forLoop_idx_0_2009982348[2].input_layer/adder/D_total_q_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.593ns  (logic 0.310ns (19.455%)  route 1.283ns (80.545%))
  Logic Levels:           2  (BUFG=1 IBUF=1)
  Clock Path Skew:        2.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=588, routed)         0.649     1.593    forLoop_idx_0_2009982348[2].input_layer/adder/CLK
    SLICE_X6Y55          FDRE                                         r  forLoop_idx_0_2009982348[2].input_layer/adder/D_total_q_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=588, routed)         0.861     2.051    forLoop_idx_0_2009982348[2].input_layer/adder/CLK
    SLICE_X6Y55          FDRE                                         r  forLoop_idx_0_2009982348[2].input_layer/adder/D_total_q_reg[6]/C
                         clock pessimism              0.000     2.051    
                         clock uncertainty            0.035     2.087    
    SLICE_X6Y55          FDRE (Hold_fdre_C_CE)       -0.016     2.071    forLoop_idx_0_2009982348[2].input_layer/adder/D_total_q_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.071    
                         arrival time                           1.593    
  -------------------------------------------------------------------
                         slack                                 -0.477    

Slack (VIOLATED) :        -0.477ns  (arrival time - required time)
  Source:                 clk
                            (clock source 'clk_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            forLoop_idx_0_2009982348[2].input_layer/adder/D_total_q_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.593ns  (logic 0.310ns (19.455%)  route 1.283ns (80.545%))
  Logic Levels:           2  (BUFG=1 IBUF=1)
  Clock Path Skew:        2.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=588, routed)         0.649     1.593    forLoop_idx_0_2009982348[2].input_layer/adder/CLK
    SLICE_X6Y55          FDRE                                         r  forLoop_idx_0_2009982348[2].input_layer/adder/D_total_q_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=588, routed)         0.861     2.051    forLoop_idx_0_2009982348[2].input_layer/adder/CLK
    SLICE_X6Y55          FDRE                                         r  forLoop_idx_0_2009982348[2].input_layer/adder/D_total_q_reg[7]/C
                         clock pessimism              0.000     2.051    
                         clock uncertainty            0.035     2.087    
    SLICE_X6Y55          FDRE (Hold_fdre_C_CE)       -0.016     2.071    forLoop_idx_0_2009982348[2].input_layer/adder/D_total_q_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.071    
                         arrival time                           1.593    
  -------------------------------------------------------------------
                         slack                                 -0.477    

Slack (VIOLATED) :        -0.477ns  (arrival time - required time)
  Source:                 clk
                            (clock source 'clk_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            forLoop_idx_0_2009982348[7].input_layer/adder/D_total_q_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.591ns  (logic 0.310ns (19.480%)  route 1.281ns (80.520%))
  Logic Levels:           2  (BUFG=1 IBUF=1)
  Clock Path Skew:        2.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=588, routed)         0.647     1.591    forLoop_idx_0_2009982348[7].input_layer/adder/CLK
    SLICE_X6Y60          FDRE                                         r  forLoop_idx_0_2009982348[7].input_layer/adder/D_total_q_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=588, routed)         0.860     2.049    forLoop_idx_0_2009982348[7].input_layer/adder/CLK
    SLICE_X6Y60          FDRE                                         r  forLoop_idx_0_2009982348[7].input_layer/adder/D_total_q_reg[0]/C
                         clock pessimism              0.000     2.049    
                         clock uncertainty            0.035     2.085    
    SLICE_X6Y60          FDRE (Hold_fdre_C_CE)       -0.016     2.069    forLoop_idx_0_2009982348[7].input_layer/adder/D_total_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.069    
                         arrival time                           1.591    
  -------------------------------------------------------------------
                         slack                                 -0.477    

Slack (VIOLATED) :        -0.477ns  (arrival time - required time)
  Source:                 clk
                            (clock source 'clk_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            forLoop_idx_0_2009982348[1].input_layer/adder/D_index_q_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.595ns  (logic 0.310ns (19.431%)  route 1.285ns (80.569%))
  Logic Levels:           2  (BUFG=1 IBUF=1)
  Clock Path Skew:        2.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=588, routed)         0.651     1.595    forLoop_idx_0_2009982348[1].input_layer/adder/CLK
    SLICE_X2Y54          FDRE                                         r  forLoop_idx_0_2009982348[1].input_layer/adder/D_index_q_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=588, routed)         0.863     2.053    forLoop_idx_0_2009982348[1].input_layer/adder/CLK
    SLICE_X2Y54          FDRE                                         r  forLoop_idx_0_2009982348[1].input_layer/adder/D_index_q_reg[2]/C
                         clock pessimism              0.000     2.053    
                         clock uncertainty            0.035     2.089    
    SLICE_X2Y54          FDRE (Hold_fdre_C_CE)       -0.016     2.073    forLoop_idx_0_2009982348[1].input_layer/adder/D_index_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.073    
                         arrival time                           1.595    
  -------------------------------------------------------------------
                         slack                                 -0.477    

Slack (VIOLATED) :        -0.477ns  (arrival time - required time)
  Source:                 clk
                            (clock source 'clk_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            forLoop_idx_0_2009982348[2].input_layer/adder/D_index_q_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.595ns  (logic 0.310ns (19.431%)  route 1.285ns (80.569%))
  Logic Levels:           2  (BUFG=1 IBUF=1)
  Clock Path Skew:        2.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=588, routed)         0.651     1.595    forLoop_idx_0_2009982348[2].input_layer/adder/CLK
    SLICE_X2Y54          FDRE                                         r  forLoop_idx_0_2009982348[2].input_layer/adder/D_index_q_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=588, routed)         0.863     2.053    forLoop_idx_0_2009982348[2].input_layer/adder/CLK
    SLICE_X2Y54          FDRE                                         r  forLoop_idx_0_2009982348[2].input_layer/adder/D_index_q_reg[1]/C
                         clock pessimism              0.000     2.053    
                         clock uncertainty            0.035     2.089    
    SLICE_X2Y54          FDRE (Hold_fdre_C_CE)       -0.016     2.073    forLoop_idx_0_2009982348[2].input_layer/adder/D_index_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.073    
                         arrival time                           1.595    
  -------------------------------------------------------------------
                         slack                                 -0.477    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X39Y38   forLoop_idx_0_1105080993[0].output_layer/adder/D_index_q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X42Y38   forLoop_idx_0_1105080993[0].output_layer/adder/D_index_q_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X40Y36   forLoop_idx_0_1105080993[0].output_layer/adder/D_index_q_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X46Y36   forLoop_idx_0_1105080993[0].output_layer/adder/D_total_q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X46Y36   forLoop_idx_0_1105080993[0].output_layer/adder/D_total_q_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X46Y36   forLoop_idx_0_1105080993[0].output_layer/adder/D_total_q_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X46Y36   forLoop_idx_0_1105080993[0].output_layer/adder/D_total_q_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X46Y37   forLoop_idx_0_1105080993[0].output_layer/adder/D_total_q_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X46Y37   forLoop_idx_0_1105080993[0].output_layer/adder/D_total_q_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y38   forLoop_idx_0_1105080993[0].output_layer/adder/D_index_q_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y38   forLoop_idx_0_1105080993[0].output_layer/adder/D_index_q_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y38   forLoop_idx_0_1105080993[0].output_layer/adder/D_index_q_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y38   forLoop_idx_0_1105080993[0].output_layer/adder/D_index_q_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y36   forLoop_idx_0_1105080993[0].output_layer/adder/D_index_q_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y36   forLoop_idx_0_1105080993[0].output_layer/adder/D_index_q_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y36   forLoop_idx_0_1105080993[0].output_layer/adder/D_total_q_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y36   forLoop_idx_0_1105080993[0].output_layer/adder/D_total_q_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y36   forLoop_idx_0_1105080993[0].output_layer/adder/D_total_q_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y36   forLoop_idx_0_1105080993[0].output_layer/adder/D_total_q_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y38   forLoop_idx_0_1105080993[0].output_layer/adder/D_index_q_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y38   forLoop_idx_0_1105080993[0].output_layer/adder/D_index_q_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y38   forLoop_idx_0_1105080993[0].output_layer/adder/D_index_q_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y38   forLoop_idx_0_1105080993[0].output_layer/adder/D_index_q_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y36   forLoop_idx_0_1105080993[0].output_layer/adder/D_index_q_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y36   forLoop_idx_0_1105080993[0].output_layer/adder/D_index_q_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y36   forLoop_idx_0_1105080993[0].output_layer/adder/D_total_q_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y36   forLoop_idx_0_1105080993[0].output_layer/adder/D_total_q_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y36   forLoop_idx_0_1105080993[0].output_layer/adder/D_total_q_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y36   forLoop_idx_0_1105080993[0].output_layer/adder/D_total_q_reg[1]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_0
  To Clock:  

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pooling/D_temp_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.080ns  (logic 3.154ns (51.874%)  route 2.926ns (48.126%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=588, routed)         1.564     5.148    pooling/CLK
    SLICE_X12Y36         FDRE                                         r  pooling/D_temp_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y36         FDRE (Prop_fdre_C_Q)         0.518     5.666 r  pooling/D_temp_q_reg[3]/Q
                         net (fo=1, routed)           2.926     8.593    out_OBUF[3]
    G12                  OBUF (Prop_obuf_I_O)         2.636    11.229 r  out_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.229    out[3]
    G12                                                               r  out[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pooling/D_temp_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.891ns  (logic 3.138ns (53.276%)  route 2.753ns (46.724%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=588, routed)         1.565     5.149    pooling/CLK
    SLICE_X12Y37         FDRE                                         r  pooling/D_temp_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y37         FDRE (Prop_fdre_C_Q)         0.518     5.667 r  pooling/D_temp_q_reg[0]/Q
                         net (fo=1, routed)           2.753     8.420    out_OBUF[0]
    G14                  OBUF (Prop_obuf_I_O)         2.620    11.040 r  out_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.040    out[0]
    G14                                                               r  out[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pooling/D_temp_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.838ns  (logic 3.071ns (52.612%)  route 2.766ns (47.388%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=588, routed)         1.565     5.149    pooling/CLK
    SLICE_X13Y37         FDRE                                         r  pooling/D_temp_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y37         FDRE (Prop_fdre_C_Q)         0.456     5.605 r  pooling/D_temp_q_reg[1]/Q
                         net (fo=1, routed)           2.766     8.372    out_OBUF[1]
    H13                  OBUF (Prop_obuf_I_O)         2.615    10.987 r  out_OBUF[1]_inst/O
                         net (fo=0)                   0.000    10.987    out[1]
    H13                                                               r  out[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pooling/D_temp_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.751ns  (logic 3.080ns (53.559%)  route 2.671ns (46.441%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=588, routed)         1.564     5.148    pooling/CLK
    SLICE_X13Y36         FDRE                                         r  pooling/D_temp_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y36         FDRE (Prop_fdre_C_Q)         0.456     5.604 r  pooling/D_temp_q_reg[2]/Q
                         net (fo=1, routed)           2.671     8.275    out_OBUF[2]
    H12                  OBUF (Prop_obuf_I_O)         2.624    10.899 r  out_OBUF[2]_inst/O
                         net (fo=0)                   0.000    10.899    out[2]
    H12                                                               r  out[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pooling/D_temp_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.060ns  (logic 1.282ns (62.211%)  route 0.779ns (37.789%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=588, routed)         0.562     1.506    pooling/CLK
    SLICE_X13Y36         FDRE                                         r  pooling/D_temp_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y36         FDRE (Prop_fdre_C_Q)         0.141     1.647 r  pooling/D_temp_q_reg[2]/Q
                         net (fo=1, routed)           0.779     2.425    out_OBUF[2]
    H12                  OBUF (Prop_obuf_I_O)         1.141     3.566 r  out_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.566    out[2]
    H12                                                               r  out[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pooling/D_temp_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.133ns  (logic 1.273ns (59.705%)  route 0.859ns (40.295%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=588, routed)         0.563     1.507    pooling/CLK
    SLICE_X13Y37         FDRE                                         r  pooling/D_temp_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y37         FDRE (Prop_fdre_C_Q)         0.141     1.648 r  pooling/D_temp_q_reg[1]/Q
                         net (fo=1, routed)           0.859     2.507    out_OBUF[1]
    H13                  OBUF (Prop_obuf_I_O)         1.132     3.640 r  out_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.640    out[1]
    H13                                                               r  out[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pooling/D_temp_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.153ns  (logic 1.301ns (60.448%)  route 0.852ns (39.552%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=588, routed)         0.563     1.507    pooling/CLK
    SLICE_X12Y37         FDRE                                         r  pooling/D_temp_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y37         FDRE (Prop_fdre_C_Q)         0.164     1.671 r  pooling/D_temp_q_reg[0]/Q
                         net (fo=1, routed)           0.852     2.522    out_OBUF[0]
    G14                  OBUF (Prop_obuf_I_O)         1.137     3.660 r  out_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.660    out[0]
    G14                                                               r  out[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pooling/D_temp_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.220ns  (logic 1.317ns (59.317%)  route 0.903ns (40.683%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=588, routed)         0.562     1.506    pooling/CLK
    SLICE_X12Y36         FDRE                                         r  pooling/D_temp_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y36         FDRE (Prop_fdre_C_Q)         0.164     1.670 r  pooling/D_temp_q_reg[3]/Q
                         net (fo=1, routed)           0.903     2.573    out_OBUF[3]
    G12                  OBUF (Prop_obuf_I_O)         1.153     3.726 r  out_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.726    out[3]
    G12                                                               r  out[3] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_0

Max Delay            64 Endpoints
Min Delay            64 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 in[0][5]
                            (input port)
  Destination:            forLoop_idx_0_2009982348[1].input_layer/adder/D_total_q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.146ns  (logic 1.997ns (27.951%)  route 5.148ns (72.049%))
  Logic Levels:           5  (CARRY4=1 IBUF=1 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.913ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G16                                               0.000     0.000 r  in[0][5] (IN)
                         net (fo=0)                   0.000     0.000    in[0][5]
    G16                  IBUF (Prop_ibuf_I_O)         0.971     0.971 r  D_total_q_reg[3]_i_8/O
                         net (fo=11, routed)          2.358     3.330    forLoop_idx_0_2009982348[1].input_layer/adder/D_total_q[3]_i_3__0_1
    SLICE_X2Y56          LUT5 (Prop_lut5_I1_O)        0.150     3.480 r  forLoop_idx_0_2009982348[1].input_layer/adder/D_total_q[3]_i_6/O
                         net (fo=2, routed)           0.995     4.475    forLoop_idx_0_2009982348[1].input_layer/adder/D_total_q[3]_i_6_n_0
    SLICE_X2Y57          LUT6 (Prop_lut6_I5_O)        0.328     4.803 r  forLoop_idx_0_2009982348[1].input_layer/adder/D_total_q[7]_i_6__0/O
                         net (fo=5, routed)           0.835     5.638    forLoop_idx_0_2009982348[1].input_layer/adder/array[5]
    SLICE_X3Y58          LUT2 (Prop_lut2_I1_O)        0.124     5.762 r  forLoop_idx_0_2009982348[1].input_layer/adder/D_total_q[7]_i_5__0/O
                         net (fo=1, routed)           0.000     5.762    forLoop_idx_0_2009982348[1].input_layer/adder/D_total_q[7]_i_5__0_n_0
    SLICE_X3Y58          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     6.186 r  forLoop_idx_0_2009982348[1].input_layer/adder/D_total_q_reg[7]_i_1__0/O[1]
                         net (fo=1, routed)           0.960     7.146    forLoop_idx_0_2009982348[1].input_layer/adder/p_0_in__0[5]
    SLICE_X3Y54          FDRE                                         r  forLoop_idx_0_2009982348[1].input_layer/adder/D_total_q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=588, routed)         1.509     4.913    forLoop_idx_0_2009982348[1].input_layer/adder/CLK
    SLICE_X3Y54          FDRE                                         r  forLoop_idx_0_2009982348[1].input_layer/adder/D_total_q_reg[5]/C

Slack:                    inf
  Source:                 in[0][5]
                            (input port)
  Destination:            forLoop_idx_0_2009982348[1].input_layer/adder/D_total_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.046ns  (logic 2.196ns (31.173%)  route 4.849ns (68.827%))
  Logic Levels:           6  (CARRY4=2 IBUF=1 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.913ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G16                                               0.000     0.000 r  in[0][5] (IN)
                         net (fo=0)                   0.000     0.000    in[0][5]
    G16                  IBUF (Prop_ibuf_I_O)         0.971     0.971 r  D_total_q_reg[3]_i_8/O
                         net (fo=11, routed)          2.358     3.330    forLoop_idx_0_2009982348[1].input_layer/adder/D_total_q[3]_i_3__0_1
    SLICE_X2Y56          LUT5 (Prop_lut5_I1_O)        0.150     3.480 r  forLoop_idx_0_2009982348[1].input_layer/adder/D_total_q[3]_i_6/O
                         net (fo=2, routed)           0.995     4.475    forLoop_idx_0_2009982348[1].input_layer/adder/D_total_q[3]_i_6_n_0
    SLICE_X2Y57          LUT6 (Prop_lut6_I5_O)        0.328     4.803 r  forLoop_idx_0_2009982348[1].input_layer/adder/D_total_q[7]_i_6__0/O
                         net (fo=5, routed)           0.507     5.310    forLoop_idx_0_2009982348[1].input_layer/adder/array[5]
    SLICE_X3Y57          LUT2 (Prop_lut2_I1_O)        0.124     5.434 r  forLoop_idx_0_2009982348[1].input_layer/adder/D_total_q[3]_i_2__0/O
                         net (fo=1, routed)           0.000     5.434    forLoop_idx_0_2009982348[1].input_layer/adder/D_total_q[3]_i_2__0_n_0
    SLICE_X3Y57          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.835 r  forLoop_idx_0_2009982348[1].input_layer/adder/D_total_q_reg[3]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     5.835    forLoop_idx_0_2009982348[1].input_layer/adder/D_total_q_reg[3]_i_1__0_n_0
    SLICE_X3Y58          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.057 r  forLoop_idx_0_2009982348[1].input_layer/adder/D_total_q_reg[7]_i_1__0/O[0]
                         net (fo=1, routed)           0.989     7.046    forLoop_idx_0_2009982348[1].input_layer/adder/p_0_in__0[4]
    SLICE_X1Y54          FDRE                                         r  forLoop_idx_0_2009982348[1].input_layer/adder/D_total_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=588, routed)         1.509     4.913    forLoop_idx_0_2009982348[1].input_layer/adder/CLK
    SLICE_X1Y54          FDRE                                         r  forLoop_idx_0_2009982348[1].input_layer/adder/D_total_q_reg[4]/C

Slack:                    inf
  Source:                 in[0][0]
                            (input port)
  Destination:            forLoop_idx_0_2009982348[4].input_layer/adder/D_total_q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.574ns  (logic 2.200ns (33.460%)  route 4.375ns (66.540%))
  Logic Levels:           5  (CARRY4=1 IBUF=1 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.835ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.835ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G11                                               0.000     0.000 r  in[0][0] (IN)
                         net (fo=0)                   0.000     0.000    in[0][0]
    G11                  IBUF (Prop_ibuf_I_O)         0.958     0.958 r  D_total_q_reg[7]_i_6/O
                         net (fo=15, routed)          3.156     4.113    forLoop_idx_0_2009982348[4].input_layer/adder/D_total_q[7]_i_6__2_1
    SLICE_X32Y60         LUT5 (Prop_lut5_I1_O)        0.152     4.265 r  forLoop_idx_0_2009982348[4].input_layer/adder/D_total_q[7]_i_7/O
                         net (fo=1, routed)           0.162     4.427    forLoop_idx_0_2009982348[4].input_layer/adder/D_total_q[7]_i_7_n_0
    SLICE_X32Y60         LUT6 (Prop_lut6_I5_O)        0.326     4.753 r  forLoop_idx_0_2009982348[4].input_layer/adder/D_total_q[7]_i_6__2/O
                         net (fo=6, routed)           1.057     5.810    forLoop_idx_0_2009982348[4].input_layer/adder/array[5]
    SLICE_X36Y62         LUT2 (Prop_lut2_I1_O)        0.124     5.934 r  forLoop_idx_0_2009982348[4].input_layer/adder/D_total_q[7]_i_4__3/O
                         net (fo=1, routed)           0.000     5.934    forLoop_idx_0_2009982348[4].input_layer/adder/D_total_q[7]_i_4__3_n_0
    SLICE_X36Y62         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     6.574 r  forLoop_idx_0_2009982348[4].input_layer/adder/D_total_q_reg[7]_i_1__3/O[3]
                         net (fo=1, routed)           0.000     6.574    forLoop_idx_0_2009982348[4].input_layer/adder/p_0_in__0[7]
    SLICE_X36Y62         FDRE                                         r  forLoop_idx_0_2009982348[4].input_layer/adder/D_total_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=588, routed)         1.431     4.835    forLoop_idx_0_2009982348[4].input_layer/adder/CLK
    SLICE_X36Y62         FDRE                                         r  forLoop_idx_0_2009982348[4].input_layer/adder/D_total_q_reg[7]/C

Slack:                    inf
  Source:                 in[0][0]
                            (input port)
  Destination:            forLoop_idx_0_2009982348[4].input_layer/adder/D_total_q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.514ns  (logic 2.140ns (32.848%)  route 4.375ns (67.152%))
  Logic Levels:           5  (CARRY4=1 IBUF=1 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.835ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.835ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G11                                               0.000     0.000 r  in[0][0] (IN)
                         net (fo=0)                   0.000     0.000    in[0][0]
    G11                  IBUF (Prop_ibuf_I_O)         0.958     0.958 r  D_total_q_reg[7]_i_6/O
                         net (fo=15, routed)          3.156     4.113    forLoop_idx_0_2009982348[4].input_layer/adder/D_total_q[7]_i_6__2_1
    SLICE_X32Y60         LUT5 (Prop_lut5_I1_O)        0.152     4.265 r  forLoop_idx_0_2009982348[4].input_layer/adder/D_total_q[7]_i_7/O
                         net (fo=1, routed)           0.162     4.427    forLoop_idx_0_2009982348[4].input_layer/adder/D_total_q[7]_i_7_n_0
    SLICE_X32Y60         LUT6 (Prop_lut6_I5_O)        0.326     4.753 r  forLoop_idx_0_2009982348[4].input_layer/adder/D_total_q[7]_i_6__2/O
                         net (fo=6, routed)           1.057     5.810    forLoop_idx_0_2009982348[4].input_layer/adder/array[5]
    SLICE_X36Y62         LUT2 (Prop_lut2_I1_O)        0.124     5.934 r  forLoop_idx_0_2009982348[4].input_layer/adder/D_total_q[7]_i_4__3/O
                         net (fo=1, routed)           0.000     5.934    forLoop_idx_0_2009982348[4].input_layer/adder/D_total_q[7]_i_4__3_n_0
    SLICE_X36Y62         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     6.514 r  forLoop_idx_0_2009982348[4].input_layer/adder/D_total_q_reg[7]_i_1__3/O[2]
                         net (fo=1, routed)           0.000     6.514    forLoop_idx_0_2009982348[4].input_layer/adder/p_0_in__0[6]
    SLICE_X36Y62         FDRE                                         r  forLoop_idx_0_2009982348[4].input_layer/adder/D_total_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=588, routed)         1.431     4.835    forLoop_idx_0_2009982348[4].input_layer/adder/CLK
    SLICE_X36Y62         FDRE                                         r  forLoop_idx_0_2009982348[4].input_layer/adder/D_total_q_reg[6]/C

Slack:                    inf
  Source:                 in[0][5]
                            (input port)
  Destination:            forLoop_idx_0_2009982348[1].input_layer/adder/D_total_q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.502ns  (logic 1.821ns (28.011%)  route 4.681ns (71.989%))
  Logic Levels:           5  (CARRY4=1 IBUF=1 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.913ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G16                                               0.000     0.000 r  in[0][5] (IN)
                         net (fo=0)                   0.000     0.000    in[0][5]
    G16                  IBUF (Prop_ibuf_I_O)         0.971     0.971 r  D_total_q_reg[3]_i_8/O
                         net (fo=11, routed)          2.358     3.330    forLoop_idx_0_2009982348[1].input_layer/adder/D_total_q[3]_i_3__0_1
    SLICE_X2Y56          LUT5 (Prop_lut5_I1_O)        0.150     3.480 r  forLoop_idx_0_2009982348[1].input_layer/adder/D_total_q[3]_i_6/O
                         net (fo=2, routed)           0.995     4.475    forLoop_idx_0_2009982348[1].input_layer/adder/D_total_q[3]_i_6_n_0
    SLICE_X2Y57          LUT6 (Prop_lut6_I5_O)        0.328     4.803 r  forLoop_idx_0_2009982348[1].input_layer/adder/D_total_q[7]_i_6__0/O
                         net (fo=5, routed)           0.507     5.310    forLoop_idx_0_2009982348[1].input_layer/adder/array[5]
    SLICE_X3Y57          LUT2 (Prop_lut2_I1_O)        0.124     5.434 r  forLoop_idx_0_2009982348[1].input_layer/adder/D_total_q[3]_i_2__0/O
                         net (fo=1, routed)           0.000     5.434    forLoop_idx_0_2009982348[1].input_layer/adder/D_total_q[3]_i_2__0_n_0
    SLICE_X3Y57          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248     5.682 r  forLoop_idx_0_2009982348[1].input_layer/adder/D_total_q_reg[3]_i_1__0/O[3]
                         net (fo=1, routed)           0.820     6.502    forLoop_idx_0_2009982348[1].input_layer/adder/p_0_in__0[3]
    SLICE_X1Y54          FDRE                                         r  forLoop_idx_0_2009982348[1].input_layer/adder/D_total_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=588, routed)         1.509     4.913    forLoop_idx_0_2009982348[1].input_layer/adder/CLK
    SLICE_X1Y54          FDRE                                         r  forLoop_idx_0_2009982348[1].input_layer/adder/D_total_q_reg[3]/C

Slack:                    inf
  Source:                 in[0][5]
                            (input port)
  Destination:            forLoop_idx_0_2009982348[1].input_layer/adder/D_total_q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.401ns  (logic 2.213ns (34.578%)  route 4.188ns (65.422%))
  Logic Levels:           5  (CARRY4=1 IBUF=1 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.912ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G16                                               0.000     0.000 r  in[0][5] (IN)
                         net (fo=0)                   0.000     0.000    in[0][5]
    G16                  IBUF (Prop_ibuf_I_O)         0.971     0.971 r  D_total_q_reg[3]_i_8/O
                         net (fo=11, routed)          2.358     3.330    forLoop_idx_0_2009982348[1].input_layer/adder/D_total_q[3]_i_3__0_1
    SLICE_X2Y56          LUT5 (Prop_lut5_I1_O)        0.150     3.480 r  forLoop_idx_0_2009982348[1].input_layer/adder/D_total_q[3]_i_6/O
                         net (fo=2, routed)           0.995     4.475    forLoop_idx_0_2009982348[1].input_layer/adder/D_total_q[3]_i_6_n_0
    SLICE_X2Y57          LUT6 (Prop_lut6_I5_O)        0.328     4.803 r  forLoop_idx_0_2009982348[1].input_layer/adder/D_total_q[7]_i_6__0/O
                         net (fo=5, routed)           0.834     5.637    forLoop_idx_0_2009982348[1].input_layer/adder/array[5]
    SLICE_X3Y58          LUT2 (Prop_lut2_I1_O)        0.124     5.761 r  forLoop_idx_0_2009982348[1].input_layer/adder/D_total_q[7]_i_4__0/O
                         net (fo=1, routed)           0.000     5.761    forLoop_idx_0_2009982348[1].input_layer/adder/D_total_q[7]_i_4__0_n_0
    SLICE_X3Y58          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     6.401 r  forLoop_idx_0_2009982348[1].input_layer/adder/D_total_q_reg[7]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     6.401    forLoop_idx_0_2009982348[1].input_layer/adder/p_0_in__0[7]
    SLICE_X3Y58          FDRE                                         r  forLoop_idx_0_2009982348[1].input_layer/adder/D_total_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=588, routed)         1.508     4.912    forLoop_idx_0_2009982348[1].input_layer/adder/CLK
    SLICE_X3Y58          FDRE                                         r  forLoop_idx_0_2009982348[1].input_layer/adder/D_total_q_reg[7]/C

Slack:                    inf
  Source:                 in[0][0]
                            (input port)
  Destination:            forLoop_idx_0_2009982348[4].input_layer/adder/D_total_q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.370ns  (logic 1.984ns (31.145%)  route 4.386ns (68.855%))
  Logic Levels:           5  (CARRY4=1 IBUF=1 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.835ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.835ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G11                                               0.000     0.000 r  in[0][0] (IN)
                         net (fo=0)                   0.000     0.000    in[0][0]
    G11                  IBUF (Prop_ibuf_I_O)         0.958     0.958 r  D_total_q_reg[7]_i_6/O
                         net (fo=15, routed)          3.156     4.113    forLoop_idx_0_2009982348[4].input_layer/adder/D_total_q[7]_i_6__2_1
    SLICE_X32Y60         LUT5 (Prop_lut5_I1_O)        0.152     4.265 r  forLoop_idx_0_2009982348[4].input_layer/adder/D_total_q[7]_i_7/O
                         net (fo=1, routed)           0.162     4.427    forLoop_idx_0_2009982348[4].input_layer/adder/D_total_q[7]_i_7_n_0
    SLICE_X32Y60         LUT6 (Prop_lut6_I5_O)        0.326     4.753 r  forLoop_idx_0_2009982348[4].input_layer/adder/D_total_q[7]_i_6__2/O
                         net (fo=6, routed)           1.068     5.822    forLoop_idx_0_2009982348[4].input_layer/adder/array[5]
    SLICE_X36Y62         LUT2 (Prop_lut2_I1_O)        0.124     5.946 r  forLoop_idx_0_2009982348[4].input_layer/adder/D_total_q[7]_i_5__3/O
                         net (fo=1, routed)           0.000     5.946    forLoop_idx_0_2009982348[4].input_layer/adder/D_total_q[7]_i_5__3_n_0
    SLICE_X36Y62         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     6.370 r  forLoop_idx_0_2009982348[4].input_layer/adder/D_total_q_reg[7]_i_1__3/O[1]
                         net (fo=1, routed)           0.000     6.370    forLoop_idx_0_2009982348[4].input_layer/adder/p_0_in__0[5]
    SLICE_X36Y62         FDRE                                         r  forLoop_idx_0_2009982348[4].input_layer/adder/D_total_q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=588, routed)         1.431     4.835    forLoop_idx_0_2009982348[4].input_layer/adder/CLK
    SLICE_X36Y62         FDRE                                         r  forLoop_idx_0_2009982348[4].input_layer/adder/D_total_q_reg[5]/C

Slack:                    inf
  Source:                 in[0][1]
                            (input port)
  Destination:            forLoop_idx_0_2009982348[5].input_layer/adder/D_total_q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.350ns  (logic 2.338ns (36.814%)  route 4.012ns (63.186%))
  Logic Levels:           5  (CARRY4=2 IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        4.838ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.838ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  in[0][1] (IN)
                         net (fo=0)                   0.000     0.000    in[0][1]
    G15                  IBUF (Prop_ibuf_I_O)         0.976     0.976 r  D_total_q_reg[3]_i_10__0/O
                         net (fo=13, routed)          3.029     4.004    forLoop_idx_0_2009982348[5].input_layer/adder/D_total_q[3]_i_3__4_0
    SLICE_X29Y59         LUT4 (Prop_lut4_I1_O)        0.152     4.156 r  forLoop_idx_0_2009982348[5].input_layer/adder/D_total_q[3]_i_10__0/O
                         net (fo=1, routed)           0.983     5.140    forLoop_idx_0_2009982348[5].input_layer/adder/D_total_q[3]_i_10__0_n_0
    SLICE_X29Y60         LUT6 (Prop_lut6_I5_O)        0.326     5.466 r  forLoop_idx_0_2009982348[5].input_layer/adder/D_total_q[3]_i_4__4/O
                         net (fo=1, routed)           0.000     5.466    forLoop_idx_0_2009982348[5].input_layer/adder/D_total_q[3]_i_4__4_n_0
    SLICE_X29Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.016 r  forLoop_idx_0_2009982348[5].input_layer/adder/D_total_q_reg[3]_i_1__4/CO[3]
                         net (fo=1, routed)           0.000     6.016    forLoop_idx_0_2009982348[5].input_layer/adder/D_total_q_reg[3]_i_1__4_n_0
    SLICE_X29Y61         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.350 r  forLoop_idx_0_2009982348[5].input_layer/adder/D_total_q_reg[7]_i_1__4/O[1]
                         net (fo=1, routed)           0.000     6.350    forLoop_idx_0_2009982348[5].input_layer/adder/p_0_in__0[5]
    SLICE_X29Y61         FDRE                                         r  forLoop_idx_0_2009982348[5].input_layer/adder/D_total_q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=588, routed)         1.434     4.838    forLoop_idx_0_2009982348[5].input_layer/adder/CLK
    SLICE_X29Y61         FDRE                                         r  forLoop_idx_0_2009982348[5].input_layer/adder/D_total_q_reg[5]/C

Slack:                    inf
  Source:                 in[0][5]
                            (input port)
  Destination:            forLoop_idx_0_2009982348[1].input_layer/adder/D_total_q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.341ns  (logic 2.153ns (33.959%)  route 4.188ns (66.041%))
  Logic Levels:           5  (CARRY4=1 IBUF=1 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.912ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G16                                               0.000     0.000 r  in[0][5] (IN)
                         net (fo=0)                   0.000     0.000    in[0][5]
    G16                  IBUF (Prop_ibuf_I_O)         0.971     0.971 r  D_total_q_reg[3]_i_8/O
                         net (fo=11, routed)          2.358     3.330    forLoop_idx_0_2009982348[1].input_layer/adder/D_total_q[3]_i_3__0_1
    SLICE_X2Y56          LUT5 (Prop_lut5_I1_O)        0.150     3.480 r  forLoop_idx_0_2009982348[1].input_layer/adder/D_total_q[3]_i_6/O
                         net (fo=2, routed)           0.995     4.475    forLoop_idx_0_2009982348[1].input_layer/adder/D_total_q[3]_i_6_n_0
    SLICE_X2Y57          LUT6 (Prop_lut6_I5_O)        0.328     4.803 r  forLoop_idx_0_2009982348[1].input_layer/adder/D_total_q[7]_i_6__0/O
                         net (fo=5, routed)           0.834     5.637    forLoop_idx_0_2009982348[1].input_layer/adder/array[5]
    SLICE_X3Y58          LUT2 (Prop_lut2_I1_O)        0.124     5.761 r  forLoop_idx_0_2009982348[1].input_layer/adder/D_total_q[7]_i_4__0/O
                         net (fo=1, routed)           0.000     5.761    forLoop_idx_0_2009982348[1].input_layer/adder/D_total_q[7]_i_4__0_n_0
    SLICE_X3Y58          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     6.341 r  forLoop_idx_0_2009982348[1].input_layer/adder/D_total_q_reg[7]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     6.341    forLoop_idx_0_2009982348[1].input_layer/adder/p_0_in__0[6]
    SLICE_X3Y58          FDRE                                         r  forLoop_idx_0_2009982348[1].input_layer/adder/D_total_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=588, routed)         1.508     4.912    forLoop_idx_0_2009982348[1].input_layer/adder/CLK
    SLICE_X3Y58          FDRE                                         r  forLoop_idx_0_2009982348[1].input_layer/adder/D_total_q_reg[6]/C

Slack:                    inf
  Source:                 in[0][1]
                            (input port)
  Destination:            forLoop_idx_0_2009982348[5].input_layer/adder/D_total_q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.329ns  (logic 2.317ns (36.604%)  route 4.012ns (63.396%))
  Logic Levels:           5  (CARRY4=2 IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        4.838ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.838ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  in[0][1] (IN)
                         net (fo=0)                   0.000     0.000    in[0][1]
    G15                  IBUF (Prop_ibuf_I_O)         0.976     0.976 r  D_total_q_reg[3]_i_10__0/O
                         net (fo=13, routed)          3.029     4.004    forLoop_idx_0_2009982348[5].input_layer/adder/D_total_q[3]_i_3__4_0
    SLICE_X29Y59         LUT4 (Prop_lut4_I1_O)        0.152     4.156 r  forLoop_idx_0_2009982348[5].input_layer/adder/D_total_q[3]_i_10__0/O
                         net (fo=1, routed)           0.983     5.140    forLoop_idx_0_2009982348[5].input_layer/adder/D_total_q[3]_i_10__0_n_0
    SLICE_X29Y60         LUT6 (Prop_lut6_I5_O)        0.326     5.466 r  forLoop_idx_0_2009982348[5].input_layer/adder/D_total_q[3]_i_4__4/O
                         net (fo=1, routed)           0.000     5.466    forLoop_idx_0_2009982348[5].input_layer/adder/D_total_q[3]_i_4__4_n_0
    SLICE_X29Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.016 r  forLoop_idx_0_2009982348[5].input_layer/adder/D_total_q_reg[3]_i_1__4/CO[3]
                         net (fo=1, routed)           0.000     6.016    forLoop_idx_0_2009982348[5].input_layer/adder/D_total_q_reg[3]_i_1__4_n_0
    SLICE_X29Y61         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.329 r  forLoop_idx_0_2009982348[5].input_layer/adder/D_total_q_reg[7]_i_1__4/O[3]
                         net (fo=1, routed)           0.000     6.329    forLoop_idx_0_2009982348[5].input_layer/adder/p_0_in__0[7]
    SLICE_X29Y61         FDRE                                         r  forLoop_idx_0_2009982348[5].input_layer/adder/D_total_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=588, routed)         1.434     4.838    forLoop_idx_0_2009982348[5].input_layer/adder/CLK
    SLICE_X29Y61         FDRE                                         r  forLoop_idx_0_2009982348[5].input_layer/adder/D_total_q_reg[7]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 in[0][4]
                            (input port)
  Destination:            forLoop_idx_0_2009982348[7].input_layer/adder/D_total_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.845ns  (logic 0.300ns (35.503%)  route 0.545ns (64.497%))
  Logic Levels:           3  (CARRY4=1 IBUF=1 LUT5=1)
  Clock Path Skew:        2.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.050ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  in[0][4] (IN)
                         net (fo=0)                   0.000     0.000    in[0][4]
    J15                  IBUF (Prop_ibuf_I_O)         0.189     0.189 r  D_total_q_reg[3]_i_10/O
                         net (fo=15, routed)          0.545     0.734    forLoop_idx_0_2009982348[7].input_layer/adder/D_total_q_reg[3]_0
    SLICE_X5Y59          LUT5 (Prop_lut5_I3_O)        0.045     0.779 r  forLoop_idx_0_2009982348[7].input_layer/adder/D_total_q[3]_i_3__1/O
                         net (fo=1, routed)           0.000     0.779    forLoop_idx_0_2009982348[7].input_layer/adder/D_total_q[3]_i_3__1_n_0
    SLICE_X5Y59          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     0.845 r  forLoop_idx_0_2009982348[7].input_layer/adder/D_total_q_reg[3]_i_1__1/O[2]
                         net (fo=1, routed)           0.000     0.845    forLoop_idx_0_2009982348[7].input_layer/adder/p_0_in__0[2]
    SLICE_X5Y59          FDRE                                         r  forLoop_idx_0_2009982348[7].input_layer/adder/D_total_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=588, routed)         0.860     2.050    forLoop_idx_0_2009982348[7].input_layer/adder/CLK
    SLICE_X5Y59          FDRE                                         r  forLoop_idx_0_2009982348[7].input_layer/adder/D_total_q_reg[2]/C

Slack:                    inf
  Source:                 in[0][4]
                            (input port)
  Destination:            forLoop_idx_0_2009982348[7].input_layer/adder/D_total_q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.878ns  (logic 0.333ns (37.928%)  route 0.545ns (62.072%))
  Logic Levels:           3  (CARRY4=1 IBUF=1 LUT5=1)
  Clock Path Skew:        2.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.050ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  in[0][4] (IN)
                         net (fo=0)                   0.000     0.000    in[0][4]
    J15                  IBUF (Prop_ibuf_I_O)         0.189     0.189 r  D_total_q_reg[3]_i_10/O
                         net (fo=15, routed)          0.545     0.734    forLoop_idx_0_2009982348[7].input_layer/adder/D_total_q_reg[3]_0
    SLICE_X5Y59          LUT5 (Prop_lut5_I3_O)        0.045     0.779 r  forLoop_idx_0_2009982348[7].input_layer/adder/D_total_q[3]_i_3__1/O
                         net (fo=1, routed)           0.000     0.779    forLoop_idx_0_2009982348[7].input_layer/adder/D_total_q[3]_i_3__1_n_0
    SLICE_X5Y59          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.099     0.878 r  forLoop_idx_0_2009982348[7].input_layer/adder/D_total_q_reg[3]_i_1__1/O[3]
                         net (fo=1, routed)           0.000     0.878    forLoop_idx_0_2009982348[7].input_layer/adder/p_0_in__0[3]
    SLICE_X5Y59          FDRE                                         r  forLoop_idx_0_2009982348[7].input_layer/adder/D_total_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=588, routed)         0.860     2.050    forLoop_idx_0_2009982348[7].input_layer/adder/CLK
    SLICE_X5Y59          FDRE                                         r  forLoop_idx_0_2009982348[7].input_layer/adder/D_total_q_reg[3]/C

Slack:                    inf
  Source:                 in[0][0]
                            (input port)
  Destination:            forLoop_idx_0_2009982348[3].input_layer/adder/D_total_q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.888ns  (logic 0.295ns (33.200%)  route 0.593ns (66.800%))
  Logic Levels:           3  (CARRY4=1 IBUF=1 LUT5=1)
  Clock Path Skew:        2.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.050ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G11                                               0.000     0.000 r  in[0][0] (IN)
                         net (fo=0)                   0.000     0.000    in[0][0]
    G11                  IBUF (Prop_ibuf_I_O)         0.187     0.187 r  D_total_q_reg[7]_i_6/O
                         net (fo=15, routed)          0.593     0.780    forLoop_idx_0_2009982348[3].input_layer/adder/D_total_q_reg[7]_0
    SLICE_X4Y59          LUT5 (Prop_lut5_I3_O)        0.045     0.825 r  forLoop_idx_0_2009982348[3].input_layer/adder/D_total_q[3]_i_2__2/O
                         net (fo=1, routed)           0.000     0.825    forLoop_idx_0_2009982348[3].input_layer/adder/D_total_q[3]_i_2__2_n_0
    SLICE_X4Y59          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.888 r  forLoop_idx_0_2009982348[3].input_layer/adder/D_total_q_reg[3]_i_1__2/O[3]
                         net (fo=1, routed)           0.000     0.888    forLoop_idx_0_2009982348[3].input_layer/adder/p_0_in__0[3]
    SLICE_X4Y59          FDRE                                         r  forLoop_idx_0_2009982348[3].input_layer/adder/D_total_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=588, routed)         0.860     2.050    forLoop_idx_0_2009982348[3].input_layer/adder/CLK
    SLICE_X4Y59          FDRE                                         r  forLoop_idx_0_2009982348[3].input_layer/adder/D_total_q_reg[3]/C

Slack:                    inf
  Source:                 in[0][4]
                            (input port)
  Destination:            forLoop_idx_0_2009982348[1].input_layer/adder/D_total_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.891ns  (logic 0.304ns (34.098%)  route 0.588ns (65.902%))
  Logic Levels:           3  (CARRY4=1 IBUF=1 LUT6=1)
  Clock Path Skew:        2.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  in[0][4] (IN)
                         net (fo=0)                   0.000     0.000    in[0][4]
    J15                  IBUF (Prop_ibuf_I_O)         0.189     0.189 r  D_total_q_reg[3]_i_10/O
                         net (fo=15, routed)          0.588     0.776    forLoop_idx_0_2009982348[1].input_layer/adder/D_total_q_reg[3]_0
    SLICE_X3Y57          LUT6 (Prop_lut6_I5_O)        0.045     0.821 r  forLoop_idx_0_2009982348[1].input_layer/adder/D_total_q[3]_i_5__0/O
                         net (fo=1, routed)           0.000     0.821    forLoop_idx_0_2009982348[1].input_layer/adder/D_total_q[3]_i_5__0_n_0
    SLICE_X3Y57          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.891 r  forLoop_idx_0_2009982348[1].input_layer/adder/D_total_q_reg[3]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     0.891    forLoop_idx_0_2009982348[1].input_layer/adder/p_0_in__0[0]
    SLICE_X3Y57          FDRE                                         r  forLoop_idx_0_2009982348[1].input_layer/adder/D_total_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=588, routed)         0.862     2.052    forLoop_idx_0_2009982348[1].input_layer/adder/CLK
    SLICE_X3Y57          FDRE                                         r  forLoop_idx_0_2009982348[1].input_layer/adder/D_total_q_reg[0]/C

Slack:                    inf
  Source:                 in[0][0]
                            (input port)
  Destination:            forLoop_idx_0_2009982348[3].input_layer/adder/D_total_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.897ns  (logic 0.302ns (33.653%)  route 0.595ns (66.347%))
  Logic Levels:           3  (CARRY4=1 IBUF=1 LUT5=1)
  Clock Path Skew:        2.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G11                                               0.000     0.000 r  in[0][0] (IN)
                         net (fo=0)                   0.000     0.000    in[0][0]
    G11                  IBUF (Prop_ibuf_I_O)         0.187     0.187 r  D_total_q_reg[7]_i_6/O
                         net (fo=15, routed)          0.595     0.782    forLoop_idx_0_2009982348[3].input_layer/adder/D_total_q_reg[7]_0
    SLICE_X4Y60          LUT5 (Prop_lut5_I3_O)        0.045     0.827 r  forLoop_idx_0_2009982348[3].input_layer/adder/D_total_q[7]_i_5__2/O
                         net (fo=1, routed)           0.000     0.827    forLoop_idx_0_2009982348[3].input_layer/adder/D_total_q[7]_i_5__2_n_0
    SLICE_X4Y60          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.897 r  forLoop_idx_0_2009982348[3].input_layer/adder/D_total_q_reg[7]_i_1__2/O[0]
                         net (fo=1, routed)           0.000     0.897    forLoop_idx_0_2009982348[3].input_layer/adder/p_0_in__0[4]
    SLICE_X4Y60          FDRE                                         r  forLoop_idx_0_2009982348[3].input_layer/adder/D_total_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=588, routed)         0.860     2.049    forLoop_idx_0_2009982348[3].input_layer/adder/CLK
    SLICE_X4Y60          FDRE                                         r  forLoop_idx_0_2009982348[3].input_layer/adder/D_total_q_reg[4]/C

Slack:                    inf
  Source:                 in[0][2]
                            (input port)
  Destination:            forLoop_idx_0_2009982348[0].input_layer/adder/D_total_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.921ns  (logic 0.359ns (38.946%)  route 0.562ns (61.054%))
  Logic Levels:           4  (CARRY4=1 IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        2.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H14                                               0.000     0.000 r  in[0][2] (IN)
                         net (fo=0)                   0.000     0.000    in[0][2]
    H14                  IBUF (Prop_ibuf_I_O)         0.199     0.199 r  D_total_q_reg[3]_i_6__0/O
                         net (fo=21, routed)          0.422     0.620    forLoop_idx_0_2009982348[0].input_layer/adder/D_total_q_reg[3]_0
    SLICE_X2Y56          LUT6 (Prop_lut6_I1_O)        0.045     0.665 r  forLoop_idx_0_2009982348[0].input_layer/adder/D_total_q[3]_i_10__1/O
                         net (fo=1, routed)           0.140     0.806    forLoop_idx_0_2009982348[0].input_layer/adder/D_total_q[3]_i_10__1_n_0
    SLICE_X0Y56          LUT4 (Prop_lut4_I1_O)        0.045     0.851 r  forLoop_idx_0_2009982348[0].input_layer/adder/D_total_q[3]_i_5__6/O
                         net (fo=1, routed)           0.000     0.851    forLoop_idx_0_2009982348[0].input_layer/adder/D_total_q[3]_i_5__6_n_0
    SLICE_X0Y56          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.921 r  forLoop_idx_0_2009982348[0].input_layer/adder/D_total_q_reg[3]_i_1__6/O[0]
                         net (fo=1, routed)           0.000     0.921    forLoop_idx_0_2009982348[0].input_layer/adder/p_0_in__0[0]
    SLICE_X0Y56          FDRE                                         r  forLoop_idx_0_2009982348[0].input_layer/adder/D_total_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=588, routed)         0.863     2.053    forLoop_idx_0_2009982348[0].input_layer/adder/CLK
    SLICE_X0Y56          FDRE                                         r  forLoop_idx_0_2009982348[0].input_layer/adder/D_total_q_reg[0]/C

Slack:                    inf
  Source:                 in[0][0]
                            (input port)
  Destination:            forLoop_idx_0_2009982348[3].input_layer/adder/D_total_q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.933ns  (logic 0.338ns (36.214%)  route 0.595ns (63.786%))
  Logic Levels:           3  (CARRY4=1 IBUF=1 LUT5=1)
  Clock Path Skew:        2.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G11                                               0.000     0.000 r  in[0][0] (IN)
                         net (fo=0)                   0.000     0.000    in[0][0]
    G11                  IBUF (Prop_ibuf_I_O)         0.187     0.187 r  D_total_q_reg[7]_i_6/O
                         net (fo=15, routed)          0.595     0.782    forLoop_idx_0_2009982348[3].input_layer/adder/D_total_q_reg[7]_0
    SLICE_X4Y60          LUT5 (Prop_lut5_I3_O)        0.045     0.827 r  forLoop_idx_0_2009982348[3].input_layer/adder/D_total_q[7]_i_5__2/O
                         net (fo=1, routed)           0.000     0.827    forLoop_idx_0_2009982348[3].input_layer/adder/D_total_q[7]_i_5__2_n_0
    SLICE_X4Y60          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.106     0.933 r  forLoop_idx_0_2009982348[3].input_layer/adder/D_total_q_reg[7]_i_1__2/O[1]
                         net (fo=1, routed)           0.000     0.933    forLoop_idx_0_2009982348[3].input_layer/adder/p_0_in__0[5]
    SLICE_X4Y60          FDRE                                         r  forLoop_idx_0_2009982348[3].input_layer/adder/D_total_q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=588, routed)         0.860     2.049    forLoop_idx_0_2009982348[3].input_layer/adder/CLK
    SLICE_X4Y60          FDRE                                         r  forLoop_idx_0_2009982348[3].input_layer/adder/D_total_q_reg[5]/C

Slack:                    inf
  Source:                 in[0][4]
                            (input port)
  Destination:            forLoop_idx_0_2009982348[7].input_layer/adder/D_total_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.948ns  (logic 0.403ns (42.511%)  route 0.545ns (57.489%))
  Logic Levels:           4  (CARRY4=2 IBUF=1 LUT5=1)
  Clock Path Skew:        2.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  in[0][4] (IN)
                         net (fo=0)                   0.000     0.000    in[0][4]
    J15                  IBUF (Prop_ibuf_I_O)         0.189     0.189 r  D_total_q_reg[3]_i_10/O
                         net (fo=15, routed)          0.545     0.734    forLoop_idx_0_2009982348[7].input_layer/adder/D_total_q_reg[3]_0
    SLICE_X5Y59          LUT5 (Prop_lut5_I3_O)        0.045     0.779 r  forLoop_idx_0_2009982348[7].input_layer/adder/D_total_q[3]_i_3__1/O
                         net (fo=1, routed)           0.000     0.779    forLoop_idx_0_2009982348[7].input_layer/adder/D_total_q[3]_i_3__1_n_0
    SLICE_X5Y59          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.115     0.894 r  forLoop_idx_0_2009982348[7].input_layer/adder/D_total_q_reg[3]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     0.894    forLoop_idx_0_2009982348[7].input_layer/adder/D_total_q_reg[3]_i_1__1_n_0
    SLICE_X5Y60          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     0.948 r  forLoop_idx_0_2009982348[7].input_layer/adder/D_total_q_reg[7]_i_1__1/O[0]
                         net (fo=1, routed)           0.000     0.948    forLoop_idx_0_2009982348[7].input_layer/adder/p_0_in__0[4]
    SLICE_X5Y60          FDRE                                         r  forLoop_idx_0_2009982348[7].input_layer/adder/D_total_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=588, routed)         0.860     2.049    forLoop_idx_0_2009982348[7].input_layer/adder/CLK
    SLICE_X5Y60          FDRE                                         r  forLoop_idx_0_2009982348[7].input_layer/adder/D_total_q_reg[4]/C

Slack:                    inf
  Source:                 in[0][2]
                            (input port)
  Destination:            forLoop_idx_0_2009982348[0].input_layer/adder/D_total_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.957ns  (logic 0.395ns (41.244%)  route 0.562ns (58.756%))
  Logic Levels:           4  (CARRY4=1 IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        2.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H14                                               0.000     0.000 r  in[0][2] (IN)
                         net (fo=0)                   0.000     0.000    in[0][2]
    H14                  IBUF (Prop_ibuf_I_O)         0.199     0.199 r  D_total_q_reg[3]_i_6__0/O
                         net (fo=21, routed)          0.422     0.620    forLoop_idx_0_2009982348[0].input_layer/adder/D_total_q_reg[3]_0
    SLICE_X2Y56          LUT6 (Prop_lut6_I1_O)        0.045     0.665 r  forLoop_idx_0_2009982348[0].input_layer/adder/D_total_q[3]_i_10__1/O
                         net (fo=1, routed)           0.140     0.806    forLoop_idx_0_2009982348[0].input_layer/adder/D_total_q[3]_i_10__1_n_0
    SLICE_X0Y56          LUT4 (Prop_lut4_I1_O)        0.045     0.851 r  forLoop_idx_0_2009982348[0].input_layer/adder/D_total_q[3]_i_5__6/O
                         net (fo=1, routed)           0.000     0.851    forLoop_idx_0_2009982348[0].input_layer/adder/D_total_q[3]_i_5__6_n_0
    SLICE_X0Y56          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.106     0.957 r  forLoop_idx_0_2009982348[0].input_layer/adder/D_total_q_reg[3]_i_1__6/O[1]
                         net (fo=1, routed)           0.000     0.957    forLoop_idx_0_2009982348[0].input_layer/adder/p_0_in__0[1]
    SLICE_X0Y56          FDRE                                         r  forLoop_idx_0_2009982348[0].input_layer/adder/D_total_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=588, routed)         0.863     2.053    forLoop_idx_0_2009982348[0].input_layer/adder/CLK
    SLICE_X0Y56          FDRE                                         r  forLoop_idx_0_2009982348[0].input_layer/adder/D_total_q_reg[1]/C

Slack:                    inf
  Source:                 in[0][4]
                            (input port)
  Destination:            forLoop_idx_0_2009982348[7].input_layer/adder/D_total_q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.959ns  (logic 0.414ns (43.171%)  route 0.545ns (56.829%))
  Logic Levels:           4  (CARRY4=2 IBUF=1 LUT5=1)
  Clock Path Skew:        2.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  in[0][4] (IN)
                         net (fo=0)                   0.000     0.000    in[0][4]
    J15                  IBUF (Prop_ibuf_I_O)         0.189     0.189 r  D_total_q_reg[3]_i_10/O
                         net (fo=15, routed)          0.545     0.734    forLoop_idx_0_2009982348[7].input_layer/adder/D_total_q_reg[3]_0
    SLICE_X5Y59          LUT5 (Prop_lut5_I3_O)        0.045     0.779 r  forLoop_idx_0_2009982348[7].input_layer/adder/D_total_q[3]_i_3__1/O
                         net (fo=1, routed)           0.000     0.779    forLoop_idx_0_2009982348[7].input_layer/adder/D_total_q[3]_i_3__1_n_0
    SLICE_X5Y59          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.115     0.894 r  forLoop_idx_0_2009982348[7].input_layer/adder/D_total_q_reg[3]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     0.894    forLoop_idx_0_2009982348[7].input_layer/adder/D_total_q_reg[3]_i_1__1_n_0
    SLICE_X5Y60          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     0.959 r  forLoop_idx_0_2009982348[7].input_layer/adder/D_total_q_reg[7]_i_1__1/O[2]
                         net (fo=1, routed)           0.000     0.959    forLoop_idx_0_2009982348[7].input_layer/adder/p_0_in__0[6]
    SLICE_X5Y60          FDRE                                         r  forLoop_idx_0_2009982348[7].input_layer/adder/D_total_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=588, routed)         0.860     2.049    forLoop_idx_0_2009982348[7].input_layer/adder/CLK
    SLICE_X5Y60          FDRE                                         r  forLoop_idx_0_2009982348[7].input_layer/adder/D_total_q_reg[6]/C





