
413_test.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000bee8  080001e0  080001e0  000101e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000008d0  0800c0c8  0800c0c8  0001c0c8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800c998  0800c998  00020094  2**0
                  CONTENTS
  4 .ARM          00000008  0800c998  0800c998  0001c998  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800c9a0  0800c9a0  00020094  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800c9a0  0800c9a0  0001c9a0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800c9a4  0800c9a4  0001c9a4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000094  20000000  0800c9a8  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000749c  20000094  0800ca3c  00020094  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20007530  0800ca3c  00027530  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020094  2**0
                  CONTENTS, READONLY
 12 .debug_info   00022f90  00000000  00000000  000200c4  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00004598  00000000  00000000  00043054  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00001be0  00000000  00000000  000475f0  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 000019b8  00000000  00000000  000491d0  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  000292e4  00000000  00000000  0004ab88  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   0001c7b3  00000000  00000000  00073e6c  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000e30a0  00000000  00000000  0009061f  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  001736bf  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00007d74  00000000  00000000  0017373c  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001e0 <__do_global_dtors_aux>:
 80001e0:	b510      	push	{r4, lr}
 80001e2:	4c05      	ldr	r4, [pc, #20]	; (80001f8 <__do_global_dtors_aux+0x18>)
 80001e4:	7823      	ldrb	r3, [r4, #0]
 80001e6:	b933      	cbnz	r3, 80001f6 <__do_global_dtors_aux+0x16>
 80001e8:	4b04      	ldr	r3, [pc, #16]	; (80001fc <__do_global_dtors_aux+0x1c>)
 80001ea:	b113      	cbz	r3, 80001f2 <__do_global_dtors_aux+0x12>
 80001ec:	4804      	ldr	r0, [pc, #16]	; (8000200 <__do_global_dtors_aux+0x20>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	2301      	movs	r3, #1
 80001f4:	7023      	strb	r3, [r4, #0]
 80001f6:	bd10      	pop	{r4, pc}
 80001f8:	20000094 	.word	0x20000094
 80001fc:	00000000 	.word	0x00000000
 8000200:	0800c0b0 	.word	0x0800c0b0

08000204 <frame_dummy>:
 8000204:	b508      	push	{r3, lr}
 8000206:	4b03      	ldr	r3, [pc, #12]	; (8000214 <frame_dummy+0x10>)
 8000208:	b11b      	cbz	r3, 8000212 <frame_dummy+0xe>
 800020a:	4903      	ldr	r1, [pc, #12]	; (8000218 <frame_dummy+0x14>)
 800020c:	4803      	ldr	r0, [pc, #12]	; (800021c <frame_dummy+0x18>)
 800020e:	f3af 8000 	nop.w
 8000212:	bd08      	pop	{r3, pc}
 8000214:	00000000 	.word	0x00000000
 8000218:	20000098 	.word	0x20000098
 800021c:	0800c0b0 	.word	0x0800c0b0

08000220 <strlen>:
 8000220:	4603      	mov	r3, r0
 8000222:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000226:	2a00      	cmp	r2, #0
 8000228:	d1fb      	bne.n	8000222 <strlen+0x2>
 800022a:	1a18      	subs	r0, r3, r0
 800022c:	3801      	subs	r0, #1
 800022e:	4770      	bx	lr

08000230 <memchr>:
 8000230:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000234:	2a10      	cmp	r2, #16
 8000236:	db2b      	blt.n	8000290 <memchr+0x60>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	d008      	beq.n	8000250 <memchr+0x20>
 800023e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000242:	3a01      	subs	r2, #1
 8000244:	428b      	cmp	r3, r1
 8000246:	d02d      	beq.n	80002a4 <memchr+0x74>
 8000248:	f010 0f07 	tst.w	r0, #7
 800024c:	b342      	cbz	r2, 80002a0 <memchr+0x70>
 800024e:	d1f6      	bne.n	800023e <memchr+0xe>
 8000250:	b4f0      	push	{r4, r5, r6, r7}
 8000252:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000256:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800025a:	f022 0407 	bic.w	r4, r2, #7
 800025e:	f07f 0700 	mvns.w	r7, #0
 8000262:	2300      	movs	r3, #0
 8000264:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000268:	3c08      	subs	r4, #8
 800026a:	ea85 0501 	eor.w	r5, r5, r1
 800026e:	ea86 0601 	eor.w	r6, r6, r1
 8000272:	fa85 f547 	uadd8	r5, r5, r7
 8000276:	faa3 f587 	sel	r5, r3, r7
 800027a:	fa86 f647 	uadd8	r6, r6, r7
 800027e:	faa5 f687 	sel	r6, r5, r7
 8000282:	b98e      	cbnz	r6, 80002a8 <memchr+0x78>
 8000284:	d1ee      	bne.n	8000264 <memchr+0x34>
 8000286:	bcf0      	pop	{r4, r5, r6, r7}
 8000288:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800028c:	f002 0207 	and.w	r2, r2, #7
 8000290:	b132      	cbz	r2, 80002a0 <memchr+0x70>
 8000292:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000296:	3a01      	subs	r2, #1
 8000298:	ea83 0301 	eor.w	r3, r3, r1
 800029c:	b113      	cbz	r3, 80002a4 <memchr+0x74>
 800029e:	d1f8      	bne.n	8000292 <memchr+0x62>
 80002a0:	2000      	movs	r0, #0
 80002a2:	4770      	bx	lr
 80002a4:	3801      	subs	r0, #1
 80002a6:	4770      	bx	lr
 80002a8:	2d00      	cmp	r5, #0
 80002aa:	bf06      	itte	eq
 80002ac:	4635      	moveq	r5, r6
 80002ae:	3803      	subeq	r0, #3
 80002b0:	3807      	subne	r0, #7
 80002b2:	f015 0f01 	tst.w	r5, #1
 80002b6:	d107      	bne.n	80002c8 <memchr+0x98>
 80002b8:	3001      	adds	r0, #1
 80002ba:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002be:	bf02      	ittt	eq
 80002c0:	3001      	addeq	r0, #1
 80002c2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002c6:	3001      	addeq	r0, #1
 80002c8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ca:	3801      	subs	r0, #1
 80002cc:	4770      	bx	lr
 80002ce:	bf00      	nop

080002d0 <__aeabi_uldivmod>:
 80002d0:	b953      	cbnz	r3, 80002e8 <__aeabi_uldivmod+0x18>
 80002d2:	b94a      	cbnz	r2, 80002e8 <__aeabi_uldivmod+0x18>
 80002d4:	2900      	cmp	r1, #0
 80002d6:	bf08      	it	eq
 80002d8:	2800      	cmpeq	r0, #0
 80002da:	bf1c      	itt	ne
 80002dc:	f04f 31ff 	movne.w	r1, #4294967295
 80002e0:	f04f 30ff 	movne.w	r0, #4294967295
 80002e4:	f000 b972 	b.w	80005cc <__aeabi_idiv0>
 80002e8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002ec:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002f0:	f000 f806 	bl	8000300 <__udivmoddi4>
 80002f4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002f8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002fc:	b004      	add	sp, #16
 80002fe:	4770      	bx	lr

08000300 <__udivmoddi4>:
 8000300:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000304:	9e08      	ldr	r6, [sp, #32]
 8000306:	4604      	mov	r4, r0
 8000308:	4688      	mov	r8, r1
 800030a:	2b00      	cmp	r3, #0
 800030c:	d14b      	bne.n	80003a6 <__udivmoddi4+0xa6>
 800030e:	428a      	cmp	r2, r1
 8000310:	4615      	mov	r5, r2
 8000312:	d967      	bls.n	80003e4 <__udivmoddi4+0xe4>
 8000314:	fab2 f282 	clz	r2, r2
 8000318:	b14a      	cbz	r2, 800032e <__udivmoddi4+0x2e>
 800031a:	f1c2 0720 	rsb	r7, r2, #32
 800031e:	fa01 f302 	lsl.w	r3, r1, r2
 8000322:	fa20 f707 	lsr.w	r7, r0, r7
 8000326:	4095      	lsls	r5, r2
 8000328:	ea47 0803 	orr.w	r8, r7, r3
 800032c:	4094      	lsls	r4, r2
 800032e:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000332:	0c23      	lsrs	r3, r4, #16
 8000334:	fbb8 f7fe 	udiv	r7, r8, lr
 8000338:	fa1f fc85 	uxth.w	ip, r5
 800033c:	fb0e 8817 	mls	r8, lr, r7, r8
 8000340:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000344:	fb07 f10c 	mul.w	r1, r7, ip
 8000348:	4299      	cmp	r1, r3
 800034a:	d909      	bls.n	8000360 <__udivmoddi4+0x60>
 800034c:	18eb      	adds	r3, r5, r3
 800034e:	f107 30ff 	add.w	r0, r7, #4294967295
 8000352:	f080 811b 	bcs.w	800058c <__udivmoddi4+0x28c>
 8000356:	4299      	cmp	r1, r3
 8000358:	f240 8118 	bls.w	800058c <__udivmoddi4+0x28c>
 800035c:	3f02      	subs	r7, #2
 800035e:	442b      	add	r3, r5
 8000360:	1a5b      	subs	r3, r3, r1
 8000362:	b2a4      	uxth	r4, r4
 8000364:	fbb3 f0fe 	udiv	r0, r3, lr
 8000368:	fb0e 3310 	mls	r3, lr, r0, r3
 800036c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000370:	fb00 fc0c 	mul.w	ip, r0, ip
 8000374:	45a4      	cmp	ip, r4
 8000376:	d909      	bls.n	800038c <__udivmoddi4+0x8c>
 8000378:	192c      	adds	r4, r5, r4
 800037a:	f100 33ff 	add.w	r3, r0, #4294967295
 800037e:	f080 8107 	bcs.w	8000590 <__udivmoddi4+0x290>
 8000382:	45a4      	cmp	ip, r4
 8000384:	f240 8104 	bls.w	8000590 <__udivmoddi4+0x290>
 8000388:	3802      	subs	r0, #2
 800038a:	442c      	add	r4, r5
 800038c:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8000390:	eba4 040c 	sub.w	r4, r4, ip
 8000394:	2700      	movs	r7, #0
 8000396:	b11e      	cbz	r6, 80003a0 <__udivmoddi4+0xa0>
 8000398:	40d4      	lsrs	r4, r2
 800039a:	2300      	movs	r3, #0
 800039c:	e9c6 4300 	strd	r4, r3, [r6]
 80003a0:	4639      	mov	r1, r7
 80003a2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003a6:	428b      	cmp	r3, r1
 80003a8:	d909      	bls.n	80003be <__udivmoddi4+0xbe>
 80003aa:	2e00      	cmp	r6, #0
 80003ac:	f000 80eb 	beq.w	8000586 <__udivmoddi4+0x286>
 80003b0:	2700      	movs	r7, #0
 80003b2:	e9c6 0100 	strd	r0, r1, [r6]
 80003b6:	4638      	mov	r0, r7
 80003b8:	4639      	mov	r1, r7
 80003ba:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003be:	fab3 f783 	clz	r7, r3
 80003c2:	2f00      	cmp	r7, #0
 80003c4:	d147      	bne.n	8000456 <__udivmoddi4+0x156>
 80003c6:	428b      	cmp	r3, r1
 80003c8:	d302      	bcc.n	80003d0 <__udivmoddi4+0xd0>
 80003ca:	4282      	cmp	r2, r0
 80003cc:	f200 80fa 	bhi.w	80005c4 <__udivmoddi4+0x2c4>
 80003d0:	1a84      	subs	r4, r0, r2
 80003d2:	eb61 0303 	sbc.w	r3, r1, r3
 80003d6:	2001      	movs	r0, #1
 80003d8:	4698      	mov	r8, r3
 80003da:	2e00      	cmp	r6, #0
 80003dc:	d0e0      	beq.n	80003a0 <__udivmoddi4+0xa0>
 80003de:	e9c6 4800 	strd	r4, r8, [r6]
 80003e2:	e7dd      	b.n	80003a0 <__udivmoddi4+0xa0>
 80003e4:	b902      	cbnz	r2, 80003e8 <__udivmoddi4+0xe8>
 80003e6:	deff      	udf	#255	; 0xff
 80003e8:	fab2 f282 	clz	r2, r2
 80003ec:	2a00      	cmp	r2, #0
 80003ee:	f040 808f 	bne.w	8000510 <__udivmoddi4+0x210>
 80003f2:	1b49      	subs	r1, r1, r5
 80003f4:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 80003f8:	fa1f f885 	uxth.w	r8, r5
 80003fc:	2701      	movs	r7, #1
 80003fe:	fbb1 fcfe 	udiv	ip, r1, lr
 8000402:	0c23      	lsrs	r3, r4, #16
 8000404:	fb0e 111c 	mls	r1, lr, ip, r1
 8000408:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800040c:	fb08 f10c 	mul.w	r1, r8, ip
 8000410:	4299      	cmp	r1, r3
 8000412:	d907      	bls.n	8000424 <__udivmoddi4+0x124>
 8000414:	18eb      	adds	r3, r5, r3
 8000416:	f10c 30ff 	add.w	r0, ip, #4294967295
 800041a:	d202      	bcs.n	8000422 <__udivmoddi4+0x122>
 800041c:	4299      	cmp	r1, r3
 800041e:	f200 80cd 	bhi.w	80005bc <__udivmoddi4+0x2bc>
 8000422:	4684      	mov	ip, r0
 8000424:	1a59      	subs	r1, r3, r1
 8000426:	b2a3      	uxth	r3, r4
 8000428:	fbb1 f0fe 	udiv	r0, r1, lr
 800042c:	fb0e 1410 	mls	r4, lr, r0, r1
 8000430:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8000434:	fb08 f800 	mul.w	r8, r8, r0
 8000438:	45a0      	cmp	r8, r4
 800043a:	d907      	bls.n	800044c <__udivmoddi4+0x14c>
 800043c:	192c      	adds	r4, r5, r4
 800043e:	f100 33ff 	add.w	r3, r0, #4294967295
 8000442:	d202      	bcs.n	800044a <__udivmoddi4+0x14a>
 8000444:	45a0      	cmp	r8, r4
 8000446:	f200 80b6 	bhi.w	80005b6 <__udivmoddi4+0x2b6>
 800044a:	4618      	mov	r0, r3
 800044c:	eba4 0408 	sub.w	r4, r4, r8
 8000450:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000454:	e79f      	b.n	8000396 <__udivmoddi4+0x96>
 8000456:	f1c7 0c20 	rsb	ip, r7, #32
 800045a:	40bb      	lsls	r3, r7
 800045c:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000460:	ea4e 0e03 	orr.w	lr, lr, r3
 8000464:	fa01 f407 	lsl.w	r4, r1, r7
 8000468:	fa20 f50c 	lsr.w	r5, r0, ip
 800046c:	fa21 f30c 	lsr.w	r3, r1, ip
 8000470:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8000474:	4325      	orrs	r5, r4
 8000476:	fbb3 f9f8 	udiv	r9, r3, r8
 800047a:	0c2c      	lsrs	r4, r5, #16
 800047c:	fb08 3319 	mls	r3, r8, r9, r3
 8000480:	fa1f fa8e 	uxth.w	sl, lr
 8000484:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 8000488:	fb09 f40a 	mul.w	r4, r9, sl
 800048c:	429c      	cmp	r4, r3
 800048e:	fa02 f207 	lsl.w	r2, r2, r7
 8000492:	fa00 f107 	lsl.w	r1, r0, r7
 8000496:	d90b      	bls.n	80004b0 <__udivmoddi4+0x1b0>
 8000498:	eb1e 0303 	adds.w	r3, lr, r3
 800049c:	f109 30ff 	add.w	r0, r9, #4294967295
 80004a0:	f080 8087 	bcs.w	80005b2 <__udivmoddi4+0x2b2>
 80004a4:	429c      	cmp	r4, r3
 80004a6:	f240 8084 	bls.w	80005b2 <__udivmoddi4+0x2b2>
 80004aa:	f1a9 0902 	sub.w	r9, r9, #2
 80004ae:	4473      	add	r3, lr
 80004b0:	1b1b      	subs	r3, r3, r4
 80004b2:	b2ad      	uxth	r5, r5
 80004b4:	fbb3 f0f8 	udiv	r0, r3, r8
 80004b8:	fb08 3310 	mls	r3, r8, r0, r3
 80004bc:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 80004c0:	fb00 fa0a 	mul.w	sl, r0, sl
 80004c4:	45a2      	cmp	sl, r4
 80004c6:	d908      	bls.n	80004da <__udivmoddi4+0x1da>
 80004c8:	eb1e 0404 	adds.w	r4, lr, r4
 80004cc:	f100 33ff 	add.w	r3, r0, #4294967295
 80004d0:	d26b      	bcs.n	80005aa <__udivmoddi4+0x2aa>
 80004d2:	45a2      	cmp	sl, r4
 80004d4:	d969      	bls.n	80005aa <__udivmoddi4+0x2aa>
 80004d6:	3802      	subs	r0, #2
 80004d8:	4474      	add	r4, lr
 80004da:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 80004de:	fba0 8902 	umull	r8, r9, r0, r2
 80004e2:	eba4 040a 	sub.w	r4, r4, sl
 80004e6:	454c      	cmp	r4, r9
 80004e8:	46c2      	mov	sl, r8
 80004ea:	464b      	mov	r3, r9
 80004ec:	d354      	bcc.n	8000598 <__udivmoddi4+0x298>
 80004ee:	d051      	beq.n	8000594 <__udivmoddi4+0x294>
 80004f0:	2e00      	cmp	r6, #0
 80004f2:	d069      	beq.n	80005c8 <__udivmoddi4+0x2c8>
 80004f4:	ebb1 050a 	subs.w	r5, r1, sl
 80004f8:	eb64 0403 	sbc.w	r4, r4, r3
 80004fc:	fa04 fc0c 	lsl.w	ip, r4, ip
 8000500:	40fd      	lsrs	r5, r7
 8000502:	40fc      	lsrs	r4, r7
 8000504:	ea4c 0505 	orr.w	r5, ip, r5
 8000508:	e9c6 5400 	strd	r5, r4, [r6]
 800050c:	2700      	movs	r7, #0
 800050e:	e747      	b.n	80003a0 <__udivmoddi4+0xa0>
 8000510:	f1c2 0320 	rsb	r3, r2, #32
 8000514:	fa20 f703 	lsr.w	r7, r0, r3
 8000518:	4095      	lsls	r5, r2
 800051a:	fa01 f002 	lsl.w	r0, r1, r2
 800051e:	fa21 f303 	lsr.w	r3, r1, r3
 8000522:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000526:	4338      	orrs	r0, r7
 8000528:	0c01      	lsrs	r1, r0, #16
 800052a:	fbb3 f7fe 	udiv	r7, r3, lr
 800052e:	fa1f f885 	uxth.w	r8, r5
 8000532:	fb0e 3317 	mls	r3, lr, r7, r3
 8000536:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800053a:	fb07 f308 	mul.w	r3, r7, r8
 800053e:	428b      	cmp	r3, r1
 8000540:	fa04 f402 	lsl.w	r4, r4, r2
 8000544:	d907      	bls.n	8000556 <__udivmoddi4+0x256>
 8000546:	1869      	adds	r1, r5, r1
 8000548:	f107 3cff 	add.w	ip, r7, #4294967295
 800054c:	d22f      	bcs.n	80005ae <__udivmoddi4+0x2ae>
 800054e:	428b      	cmp	r3, r1
 8000550:	d92d      	bls.n	80005ae <__udivmoddi4+0x2ae>
 8000552:	3f02      	subs	r7, #2
 8000554:	4429      	add	r1, r5
 8000556:	1acb      	subs	r3, r1, r3
 8000558:	b281      	uxth	r1, r0
 800055a:	fbb3 f0fe 	udiv	r0, r3, lr
 800055e:	fb0e 3310 	mls	r3, lr, r0, r3
 8000562:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000566:	fb00 f308 	mul.w	r3, r0, r8
 800056a:	428b      	cmp	r3, r1
 800056c:	d907      	bls.n	800057e <__udivmoddi4+0x27e>
 800056e:	1869      	adds	r1, r5, r1
 8000570:	f100 3cff 	add.w	ip, r0, #4294967295
 8000574:	d217      	bcs.n	80005a6 <__udivmoddi4+0x2a6>
 8000576:	428b      	cmp	r3, r1
 8000578:	d915      	bls.n	80005a6 <__udivmoddi4+0x2a6>
 800057a:	3802      	subs	r0, #2
 800057c:	4429      	add	r1, r5
 800057e:	1ac9      	subs	r1, r1, r3
 8000580:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 8000584:	e73b      	b.n	80003fe <__udivmoddi4+0xfe>
 8000586:	4637      	mov	r7, r6
 8000588:	4630      	mov	r0, r6
 800058a:	e709      	b.n	80003a0 <__udivmoddi4+0xa0>
 800058c:	4607      	mov	r7, r0
 800058e:	e6e7      	b.n	8000360 <__udivmoddi4+0x60>
 8000590:	4618      	mov	r0, r3
 8000592:	e6fb      	b.n	800038c <__udivmoddi4+0x8c>
 8000594:	4541      	cmp	r1, r8
 8000596:	d2ab      	bcs.n	80004f0 <__udivmoddi4+0x1f0>
 8000598:	ebb8 0a02 	subs.w	sl, r8, r2
 800059c:	eb69 020e 	sbc.w	r2, r9, lr
 80005a0:	3801      	subs	r0, #1
 80005a2:	4613      	mov	r3, r2
 80005a4:	e7a4      	b.n	80004f0 <__udivmoddi4+0x1f0>
 80005a6:	4660      	mov	r0, ip
 80005a8:	e7e9      	b.n	800057e <__udivmoddi4+0x27e>
 80005aa:	4618      	mov	r0, r3
 80005ac:	e795      	b.n	80004da <__udivmoddi4+0x1da>
 80005ae:	4667      	mov	r7, ip
 80005b0:	e7d1      	b.n	8000556 <__udivmoddi4+0x256>
 80005b2:	4681      	mov	r9, r0
 80005b4:	e77c      	b.n	80004b0 <__udivmoddi4+0x1b0>
 80005b6:	3802      	subs	r0, #2
 80005b8:	442c      	add	r4, r5
 80005ba:	e747      	b.n	800044c <__udivmoddi4+0x14c>
 80005bc:	f1ac 0c02 	sub.w	ip, ip, #2
 80005c0:	442b      	add	r3, r5
 80005c2:	e72f      	b.n	8000424 <__udivmoddi4+0x124>
 80005c4:	4638      	mov	r0, r7
 80005c6:	e708      	b.n	80003da <__udivmoddi4+0xda>
 80005c8:	4637      	mov	r7, r6
 80005ca:	e6e9      	b.n	80003a0 <__udivmoddi4+0xa0>

080005cc <__aeabi_idiv0>:
 80005cc:	4770      	bx	lr
 80005ce:	bf00      	nop

080005d0 <write_PCM16_stereo_header>:
#include "fatfs.h"


/*Return 0 on success and -1 on failure*/
int write_PCM16_stereo_header(FILE* file_p, int32_t SampleRate, int32_t FrameCount)
{
 80005d0:	b580      	push	{r7, lr}
 80005d2:	b094      	sub	sp, #80	; 0x50
 80005d4:	af00      	add	r7, sp, #0
 80005d6:	60f8      	str	r0, [r7, #12]
 80005d8:	60b9      	str	r1, [r7, #8]
 80005da:	607a      	str	r2, [r7, #4]
    int32_t subchunk2_size;
    int32_t chunk_size;

    size_t write_count;

    subchunk2_size  = FrameCount * NUM_CHANNELS * BITS_PER_SAMPLE/8;
 80005dc:	687b      	ldr	r3, [r7, #4]
 80005de:	011b      	lsls	r3, r3, #4
 80005e0:	2b00      	cmp	r3, #0
 80005e2:	da00      	bge.n	80005e6 <write_PCM16_stereo_header+0x16>
 80005e4:	3307      	adds	r3, #7
 80005e6:	10db      	asrs	r3, r3, #3
 80005e8:	64fb      	str	r3, [r7, #76]	; 0x4c
    chunk_size      = 4 + (8 + SUBCHUNK1SIZE) + (8 + subchunk2_size);
 80005ea:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80005ec:	3324      	adds	r3, #36	; 0x24
 80005ee:	64bb      	str	r3, [r7, #72]	; 0x48

    wav_header.ChunkID[0] = 'R';
 80005f0:	2352      	movs	r3, #82	; 0x52
 80005f2:	763b      	strb	r3, [r7, #24]
    wav_header.ChunkID[1] = 'I';
 80005f4:	2349      	movs	r3, #73	; 0x49
 80005f6:	767b      	strb	r3, [r7, #25]
    wav_header.ChunkID[2] = 'F';
 80005f8:	2346      	movs	r3, #70	; 0x46
 80005fa:	76bb      	strb	r3, [r7, #26]
    wav_header.ChunkID[3] = 'F';
 80005fc:	2346      	movs	r3, #70	; 0x46
 80005fe:	76fb      	strb	r3, [r7, #27]

    wav_header.ChunkSize = chunk_size;
 8000600:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8000602:	61fb      	str	r3, [r7, #28]

    wav_header.Format[0] = 'W';
 8000604:	2357      	movs	r3, #87	; 0x57
 8000606:	f887 3020 	strb.w	r3, [r7, #32]
    wav_header.Format[1] = 'A';
 800060a:	2341      	movs	r3, #65	; 0x41
 800060c:	f887 3021 	strb.w	r3, [r7, #33]	; 0x21
    wav_header.Format[2] = 'V';
 8000610:	2356      	movs	r3, #86	; 0x56
 8000612:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
    wav_header.Format[3] = 'E';
 8000616:	2345      	movs	r3, #69	; 0x45
 8000618:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

    wav_header.Subchunk1ID[0] = 'f';
 800061c:	2366      	movs	r3, #102	; 0x66
 800061e:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
    wav_header.Subchunk1ID[1] = 'm';
 8000622:	236d      	movs	r3, #109	; 0x6d
 8000624:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
    wav_header.Subchunk1ID[2] = 't';
 8000628:	2374      	movs	r3, #116	; 0x74
 800062a:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
    wav_header.Subchunk1ID[3] = ' ';
 800062e:	2320      	movs	r3, #32
 8000630:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

    wav_header.Subchunk1Size = SUBCHUNK1SIZE;
 8000634:	2310      	movs	r3, #16
 8000636:	62bb      	str	r3, [r7, #40]	; 0x28
    wav_header.AudioFormat = AUDIO_FORMAT;
 8000638:	2301      	movs	r3, #1
 800063a:	85bb      	strh	r3, [r7, #44]	; 0x2c
    wav_header.NumChannels = NUM_CHANNELS;
 800063c:	2301      	movs	r3, #1
 800063e:	85fb      	strh	r3, [r7, #46]	; 0x2e
    wav_header.SampleRate = SampleRate;
 8000640:	68bb      	ldr	r3, [r7, #8]
 8000642:	633b      	str	r3, [r7, #48]	; 0x30
    wav_header.ByteRate = BYTE_RATE;
 8000644:	4b15      	ldr	r3, [pc, #84]	; (800069c <write_PCM16_stereo_header+0xcc>)
 8000646:	637b      	str	r3, [r7, #52]	; 0x34
    wav_header.BlockAlign = BLOCK_ALIGN;
 8000648:	2302      	movs	r3, #2
 800064a:	873b      	strh	r3, [r7, #56]	; 0x38
    wav_header.BitsPerSample = BITS_PER_SAMPLE;
 800064c:	2310      	movs	r3, #16
 800064e:	877b      	strh	r3, [r7, #58]	; 0x3a

    wav_header.Subchunk2ID[0] = 'd';
 8000650:	2364      	movs	r3, #100	; 0x64
 8000652:	f887 303c 	strb.w	r3, [r7, #60]	; 0x3c
    wav_header.Subchunk2ID[1] = 'a';
 8000656:	2361      	movs	r3, #97	; 0x61
 8000658:	f887 303d 	strb.w	r3, [r7, #61]	; 0x3d
    wav_header.Subchunk2ID[2] = 't';
 800065c:	2374      	movs	r3, #116	; 0x74
 800065e:	f887 303e 	strb.w	r3, [r7, #62]	; 0x3e
    wav_header.Subchunk2ID[3] = 'a';
 8000662:	2361      	movs	r3, #97	; 0x61
 8000664:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
    wav_header.Subchunk2Size = subchunk2_size;
 8000668:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800066a:	643b      	str	r3, [r7, #64]	; 0x40

    UINT byteCount;
	ret = f_write(file_p, &wav_header, sizeof(wavfile_header_t), &byteCount);
 800066c:	f107 0314 	add.w	r3, r7, #20
 8000670:	f107 0118 	add.w	r1, r7, #24
 8000674:	222c      	movs	r2, #44	; 0x2c
 8000676:	68f8      	ldr	r0, [r7, #12]
 8000678:	f00a fa8c 	bl	800ab94 <f_write>
 800067c:	4603      	mov	r3, r0
 800067e:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
	printf("header write result = %d\r\n", ret);
 8000682:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8000686:	4619      	mov	r1, r3
 8000688:	4805      	ldr	r0, [pc, #20]	; (80006a0 <write_PCM16_stereo_header+0xd0>)
 800068a:	f00a fe1b 	bl	800b2c4 <iprintf>
//	ret = f_close(file_p);
//	printf("header close result = %d\r\n", ret);
    return ret;
 800068e:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
}
 8000692:	4618      	mov	r0, r3
 8000694:	3750      	adds	r7, #80	; 0x50
 8000696:	46bd      	mov	sp, r7
 8000698:	bd80      	pop	{r7, pc}
 800069a:	bf00      	nop
 800069c:	00017700 	.word	0x00017700
 80006a0:	0800c0c8 	.word	0x0800c0c8

080006a4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80006a4:	b580      	push	{r7, lr}
 80006a6:	b082      	sub	sp, #8
 80006a8:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80006aa:	f002 fa0d 	bl	8002ac8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80006ae:	f000 f86f 	bl	8000790 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80006b2:	f000 fae3 	bl	8000c7c <MX_GPIO_Init>
  MX_DMA_Init();
 80006b6:	f000 fac1 	bl	8000c3c <MX_DMA_Init>
  MX_ADC1_Init();
 80006ba:	f000 f8f9 	bl	80008b0 <MX_ADC1_Init>
  MX_DAC_Init();
 80006be:	f000 f949 	bl	8000954 <MX_DAC_Init>
  MX_DFSDM1_Init();
 80006c2:	f000 f971 	bl	80009a8 <MX_DFSDM1_Init>
  MX_FMPI2C1_Init();
 80006c6:	f000 f9d5 	bl	8000a74 <MX_FMPI2C1_Init>
  MX_FSMC_Init();
 80006ca:	f000 fd03 	bl	80010d4 <MX_FSMC_Init>
  MX_QUADSPI_Init();
 80006ce:	f000 fa07 	bl	8000ae0 <MX_QUADSPI_Init>
  MX_SDIO_SD_Init();
 80006d2:	f000 fa31 	bl	8000b38 <MX_SDIO_SD_Init>
  MX_USART6_UART_Init();
 80006d6:	f000 fa87 	bl	8000be8 <MX_USART6_UART_Init>
  MX_FATFS_Init();
 80006da:	f007 fc19 	bl	8007f10 <MX_FATFS_Init>
  MX_SPI3_Init();
 80006de:	f000 fa4b 	bl	8000b78 <MX_SPI3_Init>
  /* USER CODE BEGIN 2 */
  HAL_GPIO_WritePin(LED2_GREEN_GPIO_Port, LED2_GREEN_Pin, GPIO_PIN_SET);
 80006e2:	2201      	movs	r2, #1
 80006e4:	2120      	movs	r1, #32
 80006e6:	481e      	ldr	r0, [pc, #120]	; (8000760 <main+0xbc>)
 80006e8:	f003 fffe 	bl	80046e8 <HAL_GPIO_WritePin>
  InitWifi();
 80006ec:	f000 ff58 	bl	80015a0 <InitWifi>
//  GetWifiConnectionStatus();
//  SendHelpCommand();
//  GetHelpCommand();


	printf("path: '%s'\r\n", SDPath);
 80006f0:	491c      	ldr	r1, [pc, #112]	; (8000764 <main+0xc0>)
 80006f2:	481d      	ldr	r0, [pc, #116]	; (8000768 <main+0xc4>)
 80006f4:	f00a fde6 	bl	800b2c4 <iprintf>
//	double duration = 10; /*seconds*/


	fRet = f_mount(&myFAT, SDPath, 1);
 80006f8:	2201      	movs	r2, #1
 80006fa:	491a      	ldr	r1, [pc, #104]	; (8000764 <main+0xc0>)
 80006fc:	481b      	ldr	r0, [pc, #108]	; (800076c <main+0xc8>)
 80006fe:	f00a f837 	bl	800a770 <f_mount>
 8000702:	4603      	mov	r3, r0
 8000704:	461a      	mov	r2, r3
 8000706:	4b1a      	ldr	r3, [pc, #104]	; (8000770 <main+0xcc>)
 8000708:	701a      	strb	r2, [r3, #0]
	printf("header write result = %d\r\n", fRet);
 800070a:	4b19      	ldr	r3, [pc, #100]	; (8000770 <main+0xcc>)
 800070c:	781b      	ldrb	r3, [r3, #0]
 800070e:	4619      	mov	r1, r3
 8000710:	4818      	ldr	r0, [pc, #96]	; (8000774 <main+0xd0>)
 8000712:	f00a fdd7 	bl	800b2c4 <iprintf>

	f_open(&myFile, fname, FA_WRITE | FA_CREATE_ALWAYS);
 8000716:	4b18      	ldr	r3, [pc, #96]	; (8000778 <main+0xd4>)
 8000718:	681b      	ldr	r3, [r3, #0]
 800071a:	220a      	movs	r2, #10
 800071c:	4619      	mov	r1, r3
 800071e:	4817      	ldr	r0, [pc, #92]	; (800077c <main+0xd8>)
 8000720:	f00a f86c 	bl	800a7fc <f_open>

	write_PCM16_stereo_header(&myFile, SAMPLE_RATE, FrameCount * AUDIO_REC);
 8000724:	4b16      	ldr	r3, [pc, #88]	; (8000780 <main+0xdc>)
 8000726:	681b      	ldr	r3, [r3, #0]
 8000728:	029b      	lsls	r3, r3, #10
 800072a:	461a      	mov	r2, r3
 800072c:	f64b 3180 	movw	r1, #48000	; 0xbb80
 8000730:	4812      	ldr	r0, [pc, #72]	; (800077c <main+0xd8>)
 8000732:	f7ff ff4d 	bl	80005d0 <write_PCM16_stereo_header>
//	write_PCM16_stereo_header(&myFile, SAMPLE_RATE, 131072);
//	write_PCM_mono_2khz(&myFile);


  ret = HAL_DFSDM_FilterRegularStart_DMA(&hdfsdm1_filter0, Rec1Buf, AUDIO_REC);
 8000736:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800073a:	4912      	ldr	r1, [pc, #72]	; (8000784 <main+0xe0>)
 800073c:	4812      	ldr	r0, [pc, #72]	; (8000788 <main+0xe4>)
 800073e:	f003 f86b 	bl	8003818 <HAL_DFSDM_FilterRegularStart_DMA>
 8000742:	4603      	mov	r3, r0
 8000744:	71fb      	strb	r3, [r7, #7]
  if(ret != HAL_OK)
 8000746:	79fb      	ldrb	r3, [r7, #7]
 8000748:	2b00      	cmp	r3, #0
 800074a:	d002      	beq.n	8000752 <main+0xae>
  {
	  printf("DMA on filter not started");
 800074c:	480f      	ldr	r0, [pc, #60]	; (800078c <main+0xe8>)
 800074e:	f00a fdb9 	bl	800b2c4 <iprintf>
  }
   HAL_GPIO_WritePin(LED2_GREEN_GPIO_Port, LED2_GREEN_Pin, GPIO_PIN_RESET);
 8000752:	2200      	movs	r2, #0
 8000754:	2120      	movs	r1, #32
 8000756:	4802      	ldr	r0, [pc, #8]	; (8000760 <main+0xbc>)
 8000758:	f003 ffc6 	bl	80046e8 <HAL_GPIO_WritePin>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 800075c:	e7fe      	b.n	800075c <main+0xb8>
 800075e:	bf00      	nop
 8000760:	40020800 	.word	0x40020800
 8000764:	200054c0 	.word	0x200054c0
 8000768:	0800c0f0 	.word	0x0800c0f0
 800076c:	200036e0 	.word	0x200036e0
 8000770:	200000b0 	.word	0x200000b0
 8000774:	0800c100 	.word	0x0800c100
 8000778:	20000004 	.word	0x20000004
 800077c:	20001394 	.word	0x20001394
 8000780:	20000000 	.word	0x20000000
 8000784:	200023c4 	.word	0x200023c4
 8000788:	200033c4 	.word	0x200033c4
 800078c:	0800c11c 	.word	0x0800c11c

08000790 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000790:	b580      	push	{r7, lr}
 8000792:	b0aa      	sub	sp, #168	; 0xa8
 8000794:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000796:	f107 0374 	add.w	r3, r7, #116	; 0x74
 800079a:	2234      	movs	r2, #52	; 0x34
 800079c:	2100      	movs	r1, #0
 800079e:	4618      	mov	r0, r3
 80007a0:	f00a fcdf 	bl	800b162 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80007a4:	f107 0360 	add.w	r3, r7, #96	; 0x60
 80007a8:	2200      	movs	r2, #0
 80007aa:	601a      	str	r2, [r3, #0]
 80007ac:	605a      	str	r2, [r3, #4]
 80007ae:	609a      	str	r2, [r3, #8]
 80007b0:	60da      	str	r2, [r3, #12]
 80007b2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80007b4:	f107 0308 	add.w	r3, r7, #8
 80007b8:	2258      	movs	r2, #88	; 0x58
 80007ba:	2100      	movs	r1, #0
 80007bc:	4618      	mov	r0, r3
 80007be:	f00a fcd0 	bl	800b162 <memset>

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80007c2:	2300      	movs	r3, #0
 80007c4:	607b      	str	r3, [r7, #4]
 80007c6:	4b38      	ldr	r3, [pc, #224]	; (80008a8 <SystemClock_Config+0x118>)
 80007c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80007ca:	4a37      	ldr	r2, [pc, #220]	; (80008a8 <SystemClock_Config+0x118>)
 80007cc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80007d0:	6413      	str	r3, [r2, #64]	; 0x40
 80007d2:	4b35      	ldr	r3, [pc, #212]	; (80008a8 <SystemClock_Config+0x118>)
 80007d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80007d6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80007da:	607b      	str	r3, [r7, #4]
 80007dc:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80007de:	2300      	movs	r3, #0
 80007e0:	603b      	str	r3, [r7, #0]
 80007e2:	4b32      	ldr	r3, [pc, #200]	; (80008ac <SystemClock_Config+0x11c>)
 80007e4:	681b      	ldr	r3, [r3, #0]
 80007e6:	4a31      	ldr	r2, [pc, #196]	; (80008ac <SystemClock_Config+0x11c>)
 80007e8:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80007ec:	6013      	str	r3, [r2, #0]
 80007ee:	4b2f      	ldr	r3, [pc, #188]	; (80008ac <SystemClock_Config+0x11c>)
 80007f0:	681b      	ldr	r3, [r3, #0]
 80007f2:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 80007f6:	603b      	str	r3, [r7, #0]
 80007f8:	683b      	ldr	r3, [r7, #0]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80007fa:	2302      	movs	r3, #2
 80007fc:	677b      	str	r3, [r7, #116]	; 0x74
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80007fe:	2301      	movs	r3, #1
 8000800:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000804:	2310      	movs	r3, #16
 8000806:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800080a:	2302      	movs	r3, #2
 800080c:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000810:	2300      	movs	r3, #0
 8000812:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  RCC_OscInitStruct.PLL.PLLM = 8;
 8000816:	2308      	movs	r3, #8
 8000818:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  RCC_OscInitStruct.PLL.PLLN = 96;
 800081c:	2360      	movs	r3, #96	; 0x60
 800081e:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000822:	2302      	movs	r3, #2
 8000824:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8000828:	2304      	movs	r3, #4
 800082a:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
  RCC_OscInitStruct.PLL.PLLR = 2;
 800082e:	2302      	movs	r3, #2
 8000830:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000834:	f107 0374 	add.w	r3, r7, #116	; 0x74
 8000838:	4618      	mov	r0, r3
 800083a:	f004 fc89 	bl	8005150 <HAL_RCC_OscConfig>
 800083e:	4603      	mov	r3, r0
 8000840:	2b00      	cmp	r3, #0
 8000842:	d001      	beq.n	8000848 <SystemClock_Config+0xb8>
  {
    Error_Handler();
 8000844:	f000 feb8 	bl	80015b8 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000848:	230f      	movs	r3, #15
 800084a:	663b      	str	r3, [r7, #96]	; 0x60
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800084c:	2302      	movs	r3, #2
 800084e:	667b      	str	r3, [r7, #100]	; 0x64
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000850:	2300      	movs	r3, #0
 8000852:	66bb      	str	r3, [r7, #104]	; 0x68
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000854:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000858:	66fb      	str	r3, [r7, #108]	; 0x6c
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800085a:	2300      	movs	r3, #0
 800085c:	673b      	str	r3, [r7, #112]	; 0x70

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 800085e:	f107 0360 	add.w	r3, r7, #96	; 0x60
 8000862:	2103      	movs	r1, #3
 8000864:	4618      	mov	r0, r3
 8000866:	f004 f81b 	bl	80048a0 <HAL_RCC_ClockConfig>
 800086a:	4603      	mov	r3, r0
 800086c:	2b00      	cmp	r3, #0
 800086e:	d001      	beq.n	8000874 <SystemClock_Config+0xe4>
  {
    Error_Handler();
 8000870:	f000 fea2 	bl	80015b8 <Error_Handler>
  }
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_DFSDM1|RCC_PERIPHCLK_SDIO
 8000874:	f44f 73b8 	mov.w	r3, #368	; 0x170
 8000878:	60bb      	str	r3, [r7, #8]
                              |RCC_PERIPHCLK_CLK48|RCC_PERIPHCLK_FMPI2C1;
  PeriphClkInitStruct.Clk48ClockSelection = RCC_CLK48CLKSOURCE_PLLQ;
 800087a:	2300      	movs	r3, #0
 800087c:	63bb      	str	r3, [r7, #56]	; 0x38
  PeriphClkInitStruct.Dfsdm1ClockSelection = RCC_DFSDM1CLKSOURCE_APB2;
 800087e:	2300      	movs	r3, #0
 8000880:	63fb      	str	r3, [r7, #60]	; 0x3c
  PeriphClkInitStruct.SdioClockSelection = RCC_SDIOCLKSOURCE_CLK48;
 8000882:	2300      	movs	r3, #0
 8000884:	633b      	str	r3, [r7, #48]	; 0x30
  PeriphClkInitStruct.Fmpi2c1ClockSelection = RCC_FMPI2C1CLKSOURCE_APB;
 8000886:	2300      	movs	r3, #0
 8000888:	637b      	str	r3, [r7, #52]	; 0x34
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800088a:	f107 0308 	add.w	r3, r7, #8
 800088e:	4618      	mov	r0, r3
 8000890:	f004 f9d2 	bl	8004c38 <HAL_RCCEx_PeriphCLKConfig>
 8000894:	4603      	mov	r3, r0
 8000896:	2b00      	cmp	r3, #0
 8000898:	d001      	beq.n	800089e <SystemClock_Config+0x10e>
  {
    Error_Handler();
 800089a:	f000 fe8d 	bl	80015b8 <Error_Handler>
  }
}
 800089e:	bf00      	nop
 80008a0:	37a8      	adds	r7, #168	; 0xa8
 80008a2:	46bd      	mov	sp, r7
 80008a4:	bd80      	pop	{r7, pc}
 80008a6:	bf00      	nop
 80008a8:	40023800 	.word	0x40023800
 80008ac:	40007000 	.word	0x40007000

080008b0 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 80008b0:	b580      	push	{r7, lr}
 80008b2:	b084      	sub	sp, #16
 80008b4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80008b6:	463b      	mov	r3, r7
 80008b8:	2200      	movs	r2, #0
 80008ba:	601a      	str	r2, [r3, #0]
 80008bc:	605a      	str	r2, [r3, #4]
 80008be:	609a      	str	r2, [r3, #8]
 80008c0:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 80008c2:	4b21      	ldr	r3, [pc, #132]	; (8000948 <MX_ADC1_Init+0x98>)
 80008c4:	4a21      	ldr	r2, [pc, #132]	; (800094c <MX_ADC1_Init+0x9c>)
 80008c6:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 80008c8:	4b1f      	ldr	r3, [pc, #124]	; (8000948 <MX_ADC1_Init+0x98>)
 80008ca:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 80008ce:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80008d0:	4b1d      	ldr	r3, [pc, #116]	; (8000948 <MX_ADC1_Init+0x98>)
 80008d2:	2200      	movs	r2, #0
 80008d4:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 80008d6:	4b1c      	ldr	r3, [pc, #112]	; (8000948 <MX_ADC1_Init+0x98>)
 80008d8:	2200      	movs	r2, #0
 80008da:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 80008dc:	4b1a      	ldr	r3, [pc, #104]	; (8000948 <MX_ADC1_Init+0x98>)
 80008de:	2200      	movs	r2, #0
 80008e0:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80008e2:	4b19      	ldr	r3, [pc, #100]	; (8000948 <MX_ADC1_Init+0x98>)
 80008e4:	2200      	movs	r2, #0
 80008e6:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80008ea:	4b17      	ldr	r3, [pc, #92]	; (8000948 <MX_ADC1_Init+0x98>)
 80008ec:	2200      	movs	r2, #0
 80008ee:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80008f0:	4b15      	ldr	r3, [pc, #84]	; (8000948 <MX_ADC1_Init+0x98>)
 80008f2:	4a17      	ldr	r2, [pc, #92]	; (8000950 <MX_ADC1_Init+0xa0>)
 80008f4:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80008f6:	4b14      	ldr	r3, [pc, #80]	; (8000948 <MX_ADC1_Init+0x98>)
 80008f8:	2200      	movs	r2, #0
 80008fa:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 80008fc:	4b12      	ldr	r3, [pc, #72]	; (8000948 <MX_ADC1_Init+0x98>)
 80008fe:	2201      	movs	r2, #1
 8000900:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8000902:	4b11      	ldr	r3, [pc, #68]	; (8000948 <MX_ADC1_Init+0x98>)
 8000904:	2200      	movs	r2, #0
 8000906:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800090a:	4b0f      	ldr	r3, [pc, #60]	; (8000948 <MX_ADC1_Init+0x98>)
 800090c:	2201      	movs	r2, #1
 800090e:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000910:	480d      	ldr	r0, [pc, #52]	; (8000948 <MX_ADC1_Init+0x98>)
 8000912:	f002 f96d 	bl	8002bf0 <HAL_ADC_Init>
 8000916:	4603      	mov	r3, r0
 8000918:	2b00      	cmp	r3, #0
 800091a:	d001      	beq.n	8000920 <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 800091c:	f000 fe4c 	bl	80015b8 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_10;
 8000920:	230a      	movs	r3, #10
 8000922:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8000924:	2301      	movs	r3, #1
 8000926:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8000928:	2300      	movs	r3, #0
 800092a:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800092c:	463b      	mov	r3, r7
 800092e:	4619      	mov	r1, r3
 8000930:	4805      	ldr	r0, [pc, #20]	; (8000948 <MX_ADC1_Init+0x98>)
 8000932:	f002 f9a1 	bl	8002c78 <HAL_ADC_ConfigChannel>
 8000936:	4603      	mov	r3, r0
 8000938:	2b00      	cmp	r3, #0
 800093a:	d001      	beq.n	8000940 <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 800093c:	f000 fe3c 	bl	80015b8 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000940:	bf00      	nop
 8000942:	3710      	adds	r7, #16
 8000944:	46bd      	mov	sp, r7
 8000946:	bd80      	pop	{r7, pc}
 8000948:	200034c4 	.word	0x200034c4
 800094c:	40012000 	.word	0x40012000
 8000950:	0f000001 	.word	0x0f000001

08000954 <MX_DAC_Init>:
  * @brief DAC Initialization Function
  * @param None
  * @retval None
  */
static void MX_DAC_Init(void)
{
 8000954:	b580      	push	{r7, lr}
 8000956:	b082      	sub	sp, #8
 8000958:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN DAC_Init 0 */

  /* USER CODE END DAC_Init 0 */

  DAC_ChannelConfTypeDef sConfig = {0};
 800095a:	463b      	mov	r3, r7
 800095c:	2200      	movs	r2, #0
 800095e:	601a      	str	r2, [r3, #0]
 8000960:	605a      	str	r2, [r3, #4]
  /* USER CODE BEGIN DAC_Init 1 */

  /* USER CODE END DAC_Init 1 */
  /** DAC Initialization
  */
  hdac.Instance = DAC;
 8000962:	4b0f      	ldr	r3, [pc, #60]	; (80009a0 <MX_DAC_Init+0x4c>)
 8000964:	4a0f      	ldr	r2, [pc, #60]	; (80009a4 <MX_DAC_Init+0x50>)
 8000966:	601a      	str	r2, [r3, #0]
  if (HAL_DAC_Init(&hdac) != HAL_OK)
 8000968:	480d      	ldr	r0, [pc, #52]	; (80009a0 <MX_DAC_Init+0x4c>)
 800096a:	f002 fcc4 	bl	80032f6 <HAL_DAC_Init>
 800096e:	4603      	mov	r3, r0
 8000970:	2b00      	cmp	r3, #0
 8000972:	d001      	beq.n	8000978 <MX_DAC_Init+0x24>
  {
    Error_Handler();
 8000974:	f000 fe20 	bl	80015b8 <Error_Handler>
  }
  /** DAC channel OUT1 config
  */
  sConfig.DAC_Trigger = DAC_TRIGGER_NONE;
 8000978:	2300      	movs	r3, #0
 800097a:	603b      	str	r3, [r7, #0]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 800097c:	2300      	movs	r3, #0
 800097e:	607b      	str	r3, [r7, #4]
  if (HAL_DAC_ConfigChannel(&hdac, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 8000980:	463b      	mov	r3, r7
 8000982:	2200      	movs	r2, #0
 8000984:	4619      	mov	r1, r3
 8000986:	4806      	ldr	r0, [pc, #24]	; (80009a0 <MX_DAC_Init+0x4c>)
 8000988:	f002 fcd7 	bl	800333a <HAL_DAC_ConfigChannel>
 800098c:	4603      	mov	r3, r0
 800098e:	2b00      	cmp	r3, #0
 8000990:	d001      	beq.n	8000996 <MX_DAC_Init+0x42>
  {
    Error_Handler();
 8000992:	f000 fe11 	bl	80015b8 <Error_Handler>
  }
  /* USER CODE BEGIN DAC_Init 2 */

  /* USER CODE END DAC_Init 2 */

}
 8000996:	bf00      	nop
 8000998:	3708      	adds	r7, #8
 800099a:	46bd      	mov	sp, r7
 800099c:	bd80      	pop	{r7, pc}
 800099e:	bf00      	nop
 80009a0:	2000356c 	.word	0x2000356c
 80009a4:	40007400 	.word	0x40007400

080009a8 <MX_DFSDM1_Init>:
  * @brief DFSDM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_DFSDM1_Init(void)
{
 80009a8:	b580      	push	{r7, lr}
 80009aa:	af00      	add	r7, sp, #0
  /* USER CODE END DFSDM1_Init 0 */

  /* USER CODE BEGIN DFSDM1_Init 1 */

  /* USER CODE END DFSDM1_Init 1 */
  hdfsdm1_filter0.Instance = DFSDM1_Filter0;
 80009ac:	4b2c      	ldr	r3, [pc, #176]	; (8000a60 <MX_DFSDM1_Init+0xb8>)
 80009ae:	4a2d      	ldr	r2, [pc, #180]	; (8000a64 <MX_DFSDM1_Init+0xbc>)
 80009b0:	601a      	str	r2, [r3, #0]
  hdfsdm1_filter0.Init.RegularParam.Trigger = DFSDM_FILTER_SW_TRIGGER;
 80009b2:	4b2b      	ldr	r3, [pc, #172]	; (8000a60 <MX_DFSDM1_Init+0xb8>)
 80009b4:	2200      	movs	r2, #0
 80009b6:	605a      	str	r2, [r3, #4]
  hdfsdm1_filter0.Init.RegularParam.FastMode = ENABLE;
 80009b8:	4b29      	ldr	r3, [pc, #164]	; (8000a60 <MX_DFSDM1_Init+0xb8>)
 80009ba:	2201      	movs	r2, #1
 80009bc:	721a      	strb	r2, [r3, #8]
  hdfsdm1_filter0.Init.RegularParam.DmaMode = ENABLE;
 80009be:	4b28      	ldr	r3, [pc, #160]	; (8000a60 <MX_DFSDM1_Init+0xb8>)
 80009c0:	2201      	movs	r2, #1
 80009c2:	725a      	strb	r2, [r3, #9]
  hdfsdm1_filter0.Init.FilterParam.SincOrder = DFSDM_FILTER_SINC3_ORDER;
 80009c4:	4b26      	ldr	r3, [pc, #152]	; (8000a60 <MX_DFSDM1_Init+0xb8>)
 80009c6:	f04f 42c0 	mov.w	r2, #1610612736	; 0x60000000
 80009ca:	61da      	str	r2, [r3, #28]
  hdfsdm1_filter0.Init.FilterParam.Oversampling = 50;
 80009cc:	4b24      	ldr	r3, [pc, #144]	; (8000a60 <MX_DFSDM1_Init+0xb8>)
 80009ce:	2232      	movs	r2, #50	; 0x32
 80009d0:	621a      	str	r2, [r3, #32]
  hdfsdm1_filter0.Init.FilterParam.IntOversampling = 1;
 80009d2:	4b23      	ldr	r3, [pc, #140]	; (8000a60 <MX_DFSDM1_Init+0xb8>)
 80009d4:	2201      	movs	r2, #1
 80009d6:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_DFSDM_FilterInit(&hdfsdm1_filter0) != HAL_OK)
 80009d8:	4821      	ldr	r0, [pc, #132]	; (8000a60 <MX_DFSDM1_Init+0xb8>)
 80009da:	f002 fdeb 	bl	80035b4 <HAL_DFSDM_FilterInit>
 80009de:	4603      	mov	r3, r0
 80009e0:	2b00      	cmp	r3, #0
 80009e2:	d001      	beq.n	80009e8 <MX_DFSDM1_Init+0x40>
  {
    Error_Handler();
 80009e4:	f000 fde8 	bl	80015b8 <Error_Handler>
  }
  hdfsdm1_channel1.Instance = DFSDM1_Channel1;
 80009e8:	4b1f      	ldr	r3, [pc, #124]	; (8000a68 <MX_DFSDM1_Init+0xc0>)
 80009ea:	4a20      	ldr	r2, [pc, #128]	; (8000a6c <MX_DFSDM1_Init+0xc4>)
 80009ec:	601a      	str	r2, [r3, #0]
  hdfsdm1_channel1.Init.OutputClock.Activation = ENABLE;
 80009ee:	4b1e      	ldr	r3, [pc, #120]	; (8000a68 <MX_DFSDM1_Init+0xc0>)
 80009f0:	2201      	movs	r2, #1
 80009f2:	711a      	strb	r2, [r3, #4]
  hdfsdm1_channel1.Init.OutputClock.Selection = DFSDM_CHANNEL_OUTPUT_CLOCK_SYSTEM;
 80009f4:	4b1c      	ldr	r3, [pc, #112]	; (8000a68 <MX_DFSDM1_Init+0xc0>)
 80009f6:	2200      	movs	r2, #0
 80009f8:	609a      	str	r2, [r3, #8]
  hdfsdm1_channel1.Init.OutputClock.Divider = 40;
 80009fa:	4b1b      	ldr	r3, [pc, #108]	; (8000a68 <MX_DFSDM1_Init+0xc0>)
 80009fc:	2228      	movs	r2, #40	; 0x28
 80009fe:	60da      	str	r2, [r3, #12]
  hdfsdm1_channel1.Init.Input.Multiplexer = DFSDM_CHANNEL_EXTERNAL_INPUTS;
 8000a00:	4b19      	ldr	r3, [pc, #100]	; (8000a68 <MX_DFSDM1_Init+0xc0>)
 8000a02:	2200      	movs	r2, #0
 8000a04:	611a      	str	r2, [r3, #16]
  hdfsdm1_channel1.Init.Input.DataPacking = DFSDM_CHANNEL_STANDARD_MODE;
 8000a06:	4b18      	ldr	r3, [pc, #96]	; (8000a68 <MX_DFSDM1_Init+0xc0>)
 8000a08:	2200      	movs	r2, #0
 8000a0a:	615a      	str	r2, [r3, #20]
  hdfsdm1_channel1.Init.Input.Pins = DFSDM_CHANNEL_SAME_CHANNEL_PINS;
 8000a0c:	4b16      	ldr	r3, [pc, #88]	; (8000a68 <MX_DFSDM1_Init+0xc0>)
 8000a0e:	2200      	movs	r2, #0
 8000a10:	619a      	str	r2, [r3, #24]
  hdfsdm1_channel1.Init.SerialInterface.Type = DFSDM_CHANNEL_SPI_FALLING;
 8000a12:	4b15      	ldr	r3, [pc, #84]	; (8000a68 <MX_DFSDM1_Init+0xc0>)
 8000a14:	2201      	movs	r2, #1
 8000a16:	61da      	str	r2, [r3, #28]
  hdfsdm1_channel1.Init.SerialInterface.SpiClock = DFSDM_CHANNEL_SPI_CLOCK_INTERNAL;
 8000a18:	4b13      	ldr	r3, [pc, #76]	; (8000a68 <MX_DFSDM1_Init+0xc0>)
 8000a1a:	2204      	movs	r2, #4
 8000a1c:	621a      	str	r2, [r3, #32]
  hdfsdm1_channel1.Init.Awd.FilterOrder = DFSDM_CHANNEL_FASTSINC_ORDER;
 8000a1e:	4b12      	ldr	r3, [pc, #72]	; (8000a68 <MX_DFSDM1_Init+0xc0>)
 8000a20:	2200      	movs	r2, #0
 8000a22:	625a      	str	r2, [r3, #36]	; 0x24
  hdfsdm1_channel1.Init.Awd.Oversampling = 1;
 8000a24:	4b10      	ldr	r3, [pc, #64]	; (8000a68 <MX_DFSDM1_Init+0xc0>)
 8000a26:	2201      	movs	r2, #1
 8000a28:	629a      	str	r2, [r3, #40]	; 0x28
  hdfsdm1_channel1.Init.Offset = 0;
 8000a2a:	4b0f      	ldr	r3, [pc, #60]	; (8000a68 <MX_DFSDM1_Init+0xc0>)
 8000a2c:	2200      	movs	r2, #0
 8000a2e:	62da      	str	r2, [r3, #44]	; 0x2c
  hdfsdm1_channel1.Init.RightBitShift = 0x0;
 8000a30:	4b0d      	ldr	r3, [pc, #52]	; (8000a68 <MX_DFSDM1_Init+0xc0>)
 8000a32:	2200      	movs	r2, #0
 8000a34:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_DFSDM_ChannelInit(&hdfsdm1_channel1) != HAL_OK)
 8000a36:	480c      	ldr	r0, [pc, #48]	; (8000a68 <MX_DFSDM1_Init+0xc0>)
 8000a38:	f002 fccc 	bl	80033d4 <HAL_DFSDM_ChannelInit>
 8000a3c:	4603      	mov	r3, r0
 8000a3e:	2b00      	cmp	r3, #0
 8000a40:	d001      	beq.n	8000a46 <MX_DFSDM1_Init+0x9e>
  {
    Error_Handler();
 8000a42:	f000 fdb9 	bl	80015b8 <Error_Handler>
  }
  if (HAL_DFSDM_FilterConfigRegChannel(&hdfsdm1_filter0, DFSDM_CHANNEL_1, DFSDM_CONTINUOUS_CONV_ON) != HAL_OK)
 8000a46:	2201      	movs	r2, #1
 8000a48:	4909      	ldr	r1, [pc, #36]	; (8000a70 <MX_DFSDM1_Init+0xc8>)
 8000a4a:	4805      	ldr	r0, [pc, #20]	; (8000a60 <MX_DFSDM1_Init+0xb8>)
 8000a4c:	f002 fe9e 	bl	800378c <HAL_DFSDM_FilterConfigRegChannel>
 8000a50:	4603      	mov	r3, r0
 8000a52:	2b00      	cmp	r3, #0
 8000a54:	d001      	beq.n	8000a5a <MX_DFSDM1_Init+0xb2>
  {
    Error_Handler();
 8000a56:	f000 fdaf 	bl	80015b8 <Error_Handler>
  }
  /* USER CODE BEGIN DFSDM1_Init 2 */

  /* USER CODE END DFSDM1_Init 2 */

}
 8000a5a:	bf00      	nop
 8000a5c:	bd80      	pop	{r7, pc}
 8000a5e:	bf00      	nop
 8000a60:	200033c4 	.word	0x200033c4
 8000a64:	40016100 	.word	0x40016100
 8000a68:	2000035c 	.word	0x2000035c
 8000a6c:	40016020 	.word	0x40016020
 8000a70:	00010002 	.word	0x00010002

08000a74 <MX_FMPI2C1_Init>:
  * @brief FMPI2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_FMPI2C1_Init(void)
{
 8000a74:	b580      	push	{r7, lr}
 8000a76:	af00      	add	r7, sp, #0
  /* USER CODE END FMPI2C1_Init 0 */

  /* USER CODE BEGIN FMPI2C1_Init 1 */

  /* USER CODE END FMPI2C1_Init 1 */
  hfmpi2c1.Instance = FMPI2C1;
 8000a78:	4b16      	ldr	r3, [pc, #88]	; (8000ad4 <MX_FMPI2C1_Init+0x60>)
 8000a7a:	4a17      	ldr	r2, [pc, #92]	; (8000ad8 <MX_FMPI2C1_Init+0x64>)
 8000a7c:	601a      	str	r2, [r3, #0]
  hfmpi2c1.Init.Timing = 0x20303E5D;
 8000a7e:	4b15      	ldr	r3, [pc, #84]	; (8000ad4 <MX_FMPI2C1_Init+0x60>)
 8000a80:	4a16      	ldr	r2, [pc, #88]	; (8000adc <MX_FMPI2C1_Init+0x68>)
 8000a82:	605a      	str	r2, [r3, #4]
  hfmpi2c1.Init.OwnAddress1 = 0;
 8000a84:	4b13      	ldr	r3, [pc, #76]	; (8000ad4 <MX_FMPI2C1_Init+0x60>)
 8000a86:	2200      	movs	r2, #0
 8000a88:	609a      	str	r2, [r3, #8]
  hfmpi2c1.Init.AddressingMode = FMPI2C_ADDRESSINGMODE_7BIT;
 8000a8a:	4b12      	ldr	r3, [pc, #72]	; (8000ad4 <MX_FMPI2C1_Init+0x60>)
 8000a8c:	2201      	movs	r2, #1
 8000a8e:	60da      	str	r2, [r3, #12]
  hfmpi2c1.Init.DualAddressMode = FMPI2C_DUALADDRESS_DISABLE;
 8000a90:	4b10      	ldr	r3, [pc, #64]	; (8000ad4 <MX_FMPI2C1_Init+0x60>)
 8000a92:	2200      	movs	r2, #0
 8000a94:	611a      	str	r2, [r3, #16]
  hfmpi2c1.Init.OwnAddress2 = 0;
 8000a96:	4b0f      	ldr	r3, [pc, #60]	; (8000ad4 <MX_FMPI2C1_Init+0x60>)
 8000a98:	2200      	movs	r2, #0
 8000a9a:	615a      	str	r2, [r3, #20]
  hfmpi2c1.Init.OwnAddress2Masks = FMPI2C_OA2_NOMASK;
 8000a9c:	4b0d      	ldr	r3, [pc, #52]	; (8000ad4 <MX_FMPI2C1_Init+0x60>)
 8000a9e:	2200      	movs	r2, #0
 8000aa0:	619a      	str	r2, [r3, #24]
  hfmpi2c1.Init.GeneralCallMode = FMPI2C_GENERALCALL_DISABLE;
 8000aa2:	4b0c      	ldr	r3, [pc, #48]	; (8000ad4 <MX_FMPI2C1_Init+0x60>)
 8000aa4:	2200      	movs	r2, #0
 8000aa6:	61da      	str	r2, [r3, #28]
  hfmpi2c1.Init.NoStretchMode = FMPI2C_NOSTRETCH_DISABLE;
 8000aa8:	4b0a      	ldr	r3, [pc, #40]	; (8000ad4 <MX_FMPI2C1_Init+0x60>)
 8000aaa:	2200      	movs	r2, #0
 8000aac:	621a      	str	r2, [r3, #32]
  if (HAL_FMPI2C_Init(&hfmpi2c1) != HAL_OK)
 8000aae:	4809      	ldr	r0, [pc, #36]	; (8000ad4 <MX_FMPI2C1_Init+0x60>)
 8000ab0:	f003 fb96 	bl	80041e0 <HAL_FMPI2C_Init>
 8000ab4:	4603      	mov	r3, r0
 8000ab6:	2b00      	cmp	r3, #0
 8000ab8:	d001      	beq.n	8000abe <MX_FMPI2C1_Init+0x4a>
  {
    Error_Handler();
 8000aba:	f000 fd7d 	bl	80015b8 <Error_Handler>
  }
  /** Configure Analogue filter
  */
  if (HAL_FMPI2CEx_ConfigAnalogFilter(&hfmpi2c1, FMPI2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8000abe:	2100      	movs	r1, #0
 8000ac0:	4804      	ldr	r0, [pc, #16]	; (8000ad4 <MX_FMPI2C1_Init+0x60>)
 8000ac2:	f003 fc1c 	bl	80042fe <HAL_FMPI2CEx_ConfigAnalogFilter>
 8000ac6:	4603      	mov	r3, r0
 8000ac8:	2b00      	cmp	r3, #0
 8000aca:	d001      	beq.n	8000ad0 <MX_FMPI2C1_Init+0x5c>
  {
    Error_Handler();
 8000acc:	f000 fd74 	bl	80015b8 <Error_Handler>
  }
  /* USER CODE BEGIN FMPI2C1_Init 2 */

  /* USER CODE END FMPI2C1_Init 2 */

}
 8000ad0:	bf00      	nop
 8000ad2:	bd80      	pop	{r7, pc}
 8000ad4:	20003580 	.word	0x20003580
 8000ad8:	40006000 	.word	0x40006000
 8000adc:	20303e5d 	.word	0x20303e5d

08000ae0 <MX_QUADSPI_Init>:
  * @brief QUADSPI Initialization Function
  * @param None
  * @retval None
  */
static void MX_QUADSPI_Init(void)
{
 8000ae0:	b580      	push	{r7, lr}
 8000ae2:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN QUADSPI_Init 1 */

  /* USER CODE END QUADSPI_Init 1 */
  /* QUADSPI parameter configuration*/
  hqspi.Instance = QUADSPI;
 8000ae4:	4b12      	ldr	r3, [pc, #72]	; (8000b30 <MX_QUADSPI_Init+0x50>)
 8000ae6:	4a13      	ldr	r2, [pc, #76]	; (8000b34 <MX_QUADSPI_Init+0x54>)
 8000ae8:	601a      	str	r2, [r3, #0]
  hqspi.Init.ClockPrescaler = 255;
 8000aea:	4b11      	ldr	r3, [pc, #68]	; (8000b30 <MX_QUADSPI_Init+0x50>)
 8000aec:	22ff      	movs	r2, #255	; 0xff
 8000aee:	605a      	str	r2, [r3, #4]
  hqspi.Init.FifoThreshold = 1;
 8000af0:	4b0f      	ldr	r3, [pc, #60]	; (8000b30 <MX_QUADSPI_Init+0x50>)
 8000af2:	2201      	movs	r2, #1
 8000af4:	609a      	str	r2, [r3, #8]
  hqspi.Init.SampleShifting = QSPI_SAMPLE_SHIFTING_NONE;
 8000af6:	4b0e      	ldr	r3, [pc, #56]	; (8000b30 <MX_QUADSPI_Init+0x50>)
 8000af8:	2200      	movs	r2, #0
 8000afa:	60da      	str	r2, [r3, #12]
  hqspi.Init.FlashSize = 1;
 8000afc:	4b0c      	ldr	r3, [pc, #48]	; (8000b30 <MX_QUADSPI_Init+0x50>)
 8000afe:	2201      	movs	r2, #1
 8000b00:	611a      	str	r2, [r3, #16]
  hqspi.Init.ChipSelectHighTime = QSPI_CS_HIGH_TIME_1_CYCLE;
 8000b02:	4b0b      	ldr	r3, [pc, #44]	; (8000b30 <MX_QUADSPI_Init+0x50>)
 8000b04:	2200      	movs	r2, #0
 8000b06:	615a      	str	r2, [r3, #20]
  hqspi.Init.ClockMode = QSPI_CLOCK_MODE_0;
 8000b08:	4b09      	ldr	r3, [pc, #36]	; (8000b30 <MX_QUADSPI_Init+0x50>)
 8000b0a:	2200      	movs	r2, #0
 8000b0c:	619a      	str	r2, [r3, #24]
  hqspi.Init.FlashID = QSPI_FLASH_ID_1;
 8000b0e:	4b08      	ldr	r3, [pc, #32]	; (8000b30 <MX_QUADSPI_Init+0x50>)
 8000b10:	2200      	movs	r2, #0
 8000b12:	61da      	str	r2, [r3, #28]
  hqspi.Init.DualFlash = QSPI_DUALFLASH_DISABLE;
 8000b14:	4b06      	ldr	r3, [pc, #24]	; (8000b30 <MX_QUADSPI_Init+0x50>)
 8000b16:	2200      	movs	r2, #0
 8000b18:	621a      	str	r2, [r3, #32]
  if (HAL_QSPI_Init(&hqspi) != HAL_OK)
 8000b1a:	4805      	ldr	r0, [pc, #20]	; (8000b30 <MX_QUADSPI_Init+0x50>)
 8000b1c:	f003 fdfe 	bl	800471c <HAL_QSPI_Init>
 8000b20:	4603      	mov	r3, r0
 8000b22:	2b00      	cmp	r3, #0
 8000b24:	d001      	beq.n	8000b2a <MX_QUADSPI_Init+0x4a>
  {
    Error_Handler();
 8000b26:	f000 fd47 	bl	80015b8 <Error_Handler>
  }
  /* USER CODE BEGIN QUADSPI_Init 2 */

  /* USER CODE END QUADSPI_Init 2 */

}
 8000b2a:	bf00      	nop
 8000b2c:	bd80      	pop	{r7, pc}
 8000b2e:	bf00      	nop
 8000b30:	20004f18 	.word	0x20004f18
 8000b34:	a0001000 	.word	0xa0001000

08000b38 <MX_SDIO_SD_Init>:
  * @brief SDIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_SDIO_SD_Init(void)
{
 8000b38:	b480      	push	{r7}
 8000b3a:	af00      	add	r7, sp, #0
  /* USER CODE END SDIO_Init 0 */

  /* USER CODE BEGIN SDIO_Init 1 */

  /* USER CODE END SDIO_Init 1 */
  hsd.Instance = SDIO;
 8000b3c:	4b0c      	ldr	r3, [pc, #48]	; (8000b70 <MX_SDIO_SD_Init+0x38>)
 8000b3e:	4a0d      	ldr	r2, [pc, #52]	; (8000b74 <MX_SDIO_SD_Init+0x3c>)
 8000b40:	601a      	str	r2, [r3, #0]
  hsd.Init.ClockEdge = SDIO_CLOCK_EDGE_RISING;
 8000b42:	4b0b      	ldr	r3, [pc, #44]	; (8000b70 <MX_SDIO_SD_Init+0x38>)
 8000b44:	2200      	movs	r2, #0
 8000b46:	605a      	str	r2, [r3, #4]
  hsd.Init.ClockBypass = SDIO_CLOCK_BYPASS_DISABLE;
 8000b48:	4b09      	ldr	r3, [pc, #36]	; (8000b70 <MX_SDIO_SD_Init+0x38>)
 8000b4a:	2200      	movs	r2, #0
 8000b4c:	609a      	str	r2, [r3, #8]
  hsd.Init.ClockPowerSave = SDIO_CLOCK_POWER_SAVE_DISABLE;
 8000b4e:	4b08      	ldr	r3, [pc, #32]	; (8000b70 <MX_SDIO_SD_Init+0x38>)
 8000b50:	2200      	movs	r2, #0
 8000b52:	60da      	str	r2, [r3, #12]
  hsd.Init.BusWide = SDIO_BUS_WIDE_1B;
 8000b54:	4b06      	ldr	r3, [pc, #24]	; (8000b70 <MX_SDIO_SD_Init+0x38>)
 8000b56:	2200      	movs	r2, #0
 8000b58:	611a      	str	r2, [r3, #16]
  hsd.Init.HardwareFlowControl = SDIO_HARDWARE_FLOW_CONTROL_DISABLE;
 8000b5a:	4b05      	ldr	r3, [pc, #20]	; (8000b70 <MX_SDIO_SD_Init+0x38>)
 8000b5c:	2200      	movs	r2, #0
 8000b5e:	615a      	str	r2, [r3, #20]
  hsd.Init.ClockDiv = 0;
 8000b60:	4b03      	ldr	r3, [pc, #12]	; (8000b70 <MX_SDIO_SD_Init+0x38>)
 8000b62:	2200      	movs	r2, #0
 8000b64:	619a      	str	r2, [r3, #24]
  /* USER CODE BEGIN SDIO_Init 2 */

  /* USER CODE END SDIO_Init 2 */

}
 8000b66:	bf00      	nop
 8000b68:	46bd      	mov	sp, r7
 8000b6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b6e:	4770      	bx	lr
 8000b70:	2000361c 	.word	0x2000361c
 8000b74:	40012c00 	.word	0x40012c00

08000b78 <MX_SPI3_Init>:
  * @brief SPI3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI3_Init(void)
{
 8000b78:	b580      	push	{r7, lr}
 8000b7a:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI3_Init 1 */

  /* USER CODE END SPI3_Init 1 */
  /* SPI3 parameter configuration*/
  hspi3.Instance = SPI3;
 8000b7c:	4b18      	ldr	r3, [pc, #96]	; (8000be0 <MX_SPI3_Init+0x68>)
 8000b7e:	4a19      	ldr	r2, [pc, #100]	; (8000be4 <MX_SPI3_Init+0x6c>)
 8000b80:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 8000b82:	4b17      	ldr	r3, [pc, #92]	; (8000be0 <MX_SPI3_Init+0x68>)
 8000b84:	f44f 7282 	mov.w	r2, #260	; 0x104
 8000b88:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 8000b8a:	4b15      	ldr	r3, [pc, #84]	; (8000be0 <MX_SPI3_Init+0x68>)
 8000b8c:	2200      	movs	r2, #0
 8000b8e:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_16BIT;
 8000b90:	4b13      	ldr	r3, [pc, #76]	; (8000be0 <MX_SPI3_Init+0x68>)
 8000b92:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8000b96:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000b98:	4b11      	ldr	r3, [pc, #68]	; (8000be0 <MX_SPI3_Init+0x68>)
 8000b9a:	2200      	movs	r2, #0
 8000b9c:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000b9e:	4b10      	ldr	r3, [pc, #64]	; (8000be0 <MX_SPI3_Init+0x68>)
 8000ba0:	2200      	movs	r2, #0
 8000ba2:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 8000ba4:	4b0e      	ldr	r3, [pc, #56]	; (8000be0 <MX_SPI3_Init+0x68>)
 8000ba6:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000baa:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_32;
 8000bac:	4b0c      	ldr	r3, [pc, #48]	; (8000be0 <MX_SPI3_Init+0x68>)
 8000bae:	2220      	movs	r2, #32
 8000bb0:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000bb2:	4b0b      	ldr	r3, [pc, #44]	; (8000be0 <MX_SPI3_Init+0x68>)
 8000bb4:	2200      	movs	r2, #0
 8000bb6:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 8000bb8:	4b09      	ldr	r3, [pc, #36]	; (8000be0 <MX_SPI3_Init+0x68>)
 8000bba:	2200      	movs	r2, #0
 8000bbc:	625a      	str	r2, [r3, #36]	; 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000bbe:	4b08      	ldr	r3, [pc, #32]	; (8000be0 <MX_SPI3_Init+0x68>)
 8000bc0:	2200      	movs	r2, #0
 8000bc2:	629a      	str	r2, [r3, #40]	; 0x28
  hspi3.Init.CRCPolynomial = 10;
 8000bc4:	4b06      	ldr	r3, [pc, #24]	; (8000be0 <MX_SPI3_Init+0x68>)
 8000bc6:	220a      	movs	r2, #10
 8000bc8:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 8000bca:	4805      	ldr	r0, [pc, #20]	; (8000be0 <MX_SPI3_Init+0x68>)
 8000bcc:	f005 fc9e 	bl	800650c <HAL_SPI_Init>
 8000bd0:	4603      	mov	r3, r0
 8000bd2:	2b00      	cmp	r3, #0
 8000bd4:	d001      	beq.n	8000bda <MX_SPI3_Init+0x62>
  {
    Error_Handler();
 8000bd6:	f000 fcef 	bl	80015b8 <Error_Handler>
  }
  /* USER CODE BEGIN SPI3_Init 2 */

  /* USER CODE END SPI3_Init 2 */

}
 8000bda:	bf00      	nop
 8000bdc:	bd80      	pop	{r7, pc}
 8000bde:	bf00      	nop
 8000be0:	2000346c 	.word	0x2000346c
 8000be4:	40003c00 	.word	0x40003c00

08000be8 <MX_USART6_UART_Init>:
  * @brief USART6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART6_UART_Init(void)
{
 8000be8:	b580      	push	{r7, lr}
 8000bea:	af00      	add	r7, sp, #0
  /* USER CODE END USART6_Init 0 */

  /* USER CODE BEGIN USART6_Init 1 */

  /* USER CODE END USART6_Init 1 */
  huart6.Instance = USART6;
 8000bec:	4b11      	ldr	r3, [pc, #68]	; (8000c34 <MX_USART6_UART_Init+0x4c>)
 8000bee:	4a12      	ldr	r2, [pc, #72]	; (8000c38 <MX_USART6_UART_Init+0x50>)
 8000bf0:	601a      	str	r2, [r3, #0]
  huart6.Init.BaudRate = 115200;
 8000bf2:	4b10      	ldr	r3, [pc, #64]	; (8000c34 <MX_USART6_UART_Init+0x4c>)
 8000bf4:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000bf8:	605a      	str	r2, [r3, #4]
  huart6.Init.WordLength = UART_WORDLENGTH_8B;
 8000bfa:	4b0e      	ldr	r3, [pc, #56]	; (8000c34 <MX_USART6_UART_Init+0x4c>)
 8000bfc:	2200      	movs	r2, #0
 8000bfe:	609a      	str	r2, [r3, #8]
  huart6.Init.StopBits = UART_STOPBITS_1;
 8000c00:	4b0c      	ldr	r3, [pc, #48]	; (8000c34 <MX_USART6_UART_Init+0x4c>)
 8000c02:	2200      	movs	r2, #0
 8000c04:	60da      	str	r2, [r3, #12]
  huart6.Init.Parity = UART_PARITY_NONE;
 8000c06:	4b0b      	ldr	r3, [pc, #44]	; (8000c34 <MX_USART6_UART_Init+0x4c>)
 8000c08:	2200      	movs	r2, #0
 8000c0a:	611a      	str	r2, [r3, #16]
  huart6.Init.Mode = UART_MODE_TX_RX;
 8000c0c:	4b09      	ldr	r3, [pc, #36]	; (8000c34 <MX_USART6_UART_Init+0x4c>)
 8000c0e:	220c      	movs	r2, #12
 8000c10:	615a      	str	r2, [r3, #20]
  huart6.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000c12:	4b08      	ldr	r3, [pc, #32]	; (8000c34 <MX_USART6_UART_Init+0x4c>)
 8000c14:	2200      	movs	r2, #0
 8000c16:	619a      	str	r2, [r3, #24]
  huart6.Init.OverSampling = UART_OVERSAMPLING_16;
 8000c18:	4b06      	ldr	r3, [pc, #24]	; (8000c34 <MX_USART6_UART_Init+0x4c>)
 8000c1a:	2200      	movs	r2, #0
 8000c1c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart6) != HAL_OK)
 8000c1e:	4805      	ldr	r0, [pc, #20]	; (8000c34 <MX_USART6_UART_Init+0x4c>)
 8000c20:	f005 ff6a 	bl	8006af8 <HAL_UART_Init>
 8000c24:	4603      	mov	r3, r0
 8000c26:	2b00      	cmp	r3, #0
 8000c28:	d001      	beq.n	8000c2e <MX_USART6_UART_Init+0x46>
  {
    Error_Handler();
 8000c2a:	f000 fcc5 	bl	80015b8 <Error_Handler>
  }
  /* USER CODE BEGIN USART6_Init 2 */

  /* USER CODE END USART6_Init 2 */

}
 8000c2e:	bf00      	nop
 8000c30:	bd80      	pop	{r7, pc}
 8000c32:	bf00      	nop
 8000c34:	200036a0 	.word	0x200036a0
 8000c38:	40011400 	.word	0x40011400

08000c3c <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8000c3c:	b580      	push	{r7, lr}
 8000c3e:	b082      	sub	sp, #8
 8000c40:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 8000c42:	2300      	movs	r3, #0
 8000c44:	607b      	str	r3, [r7, #4]
 8000c46:	4b0c      	ldr	r3, [pc, #48]	; (8000c78 <MX_DMA_Init+0x3c>)
 8000c48:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c4a:	4a0b      	ldr	r2, [pc, #44]	; (8000c78 <MX_DMA_Init+0x3c>)
 8000c4c:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8000c50:	6313      	str	r3, [r2, #48]	; 0x30
 8000c52:	4b09      	ldr	r3, [pc, #36]	; (8000c78 <MX_DMA_Init+0x3c>)
 8000c54:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c56:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8000c5a:	607b      	str	r3, [r7, #4]
 8000c5c:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 0, 0);
 8000c5e:	2200      	movs	r2, #0
 8000c60:	2100      	movs	r1, #0
 8000c62:	2038      	movs	r0, #56	; 0x38
 8000c64:	f002 fb11 	bl	800328a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 8000c68:	2038      	movs	r0, #56	; 0x38
 8000c6a:	f002 fb2a 	bl	80032c2 <HAL_NVIC_EnableIRQ>

}
 8000c6e:	bf00      	nop
 8000c70:	3708      	adds	r7, #8
 8000c72:	46bd      	mov	sp, r7
 8000c74:	bd80      	pop	{r7, pc}
 8000c76:	bf00      	nop
 8000c78:	40023800 	.word	0x40023800

08000c7c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000c7c:	b580      	push	{r7, lr}
 8000c7e:	b08e      	sub	sp, #56	; 0x38
 8000c80:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000c82:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000c86:	2200      	movs	r2, #0
 8000c88:	601a      	str	r2, [r3, #0]
 8000c8a:	605a      	str	r2, [r3, #4]
 8000c8c:	609a      	str	r2, [r3, #8]
 8000c8e:	60da      	str	r2, [r3, #12]
 8000c90:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8000c92:	2300      	movs	r3, #0
 8000c94:	623b      	str	r3, [r7, #32]
 8000c96:	4bb0      	ldr	r3, [pc, #704]	; (8000f58 <MX_GPIO_Init+0x2dc>)
 8000c98:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c9a:	4aaf      	ldr	r2, [pc, #700]	; (8000f58 <MX_GPIO_Init+0x2dc>)
 8000c9c:	f043 0310 	orr.w	r3, r3, #16
 8000ca0:	6313      	str	r3, [r2, #48]	; 0x30
 8000ca2:	4bad      	ldr	r3, [pc, #692]	; (8000f58 <MX_GPIO_Init+0x2dc>)
 8000ca4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000ca6:	f003 0310 	and.w	r3, r3, #16
 8000caa:	623b      	str	r3, [r7, #32]
 8000cac:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000cae:	2300      	movs	r3, #0
 8000cb0:	61fb      	str	r3, [r7, #28]
 8000cb2:	4ba9      	ldr	r3, [pc, #676]	; (8000f58 <MX_GPIO_Init+0x2dc>)
 8000cb4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000cb6:	4aa8      	ldr	r2, [pc, #672]	; (8000f58 <MX_GPIO_Init+0x2dc>)
 8000cb8:	f043 0304 	orr.w	r3, r3, #4
 8000cbc:	6313      	str	r3, [r2, #48]	; 0x30
 8000cbe:	4ba6      	ldr	r3, [pc, #664]	; (8000f58 <MX_GPIO_Init+0x2dc>)
 8000cc0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000cc2:	f003 0304 	and.w	r3, r3, #4
 8000cc6:	61fb      	str	r3, [r7, #28]
 8000cc8:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000cca:	2300      	movs	r3, #0
 8000ccc:	61bb      	str	r3, [r7, #24]
 8000cce:	4ba2      	ldr	r3, [pc, #648]	; (8000f58 <MX_GPIO_Init+0x2dc>)
 8000cd0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000cd2:	4aa1      	ldr	r2, [pc, #644]	; (8000f58 <MX_GPIO_Init+0x2dc>)
 8000cd4:	f043 0320 	orr.w	r3, r3, #32
 8000cd8:	6313      	str	r3, [r2, #48]	; 0x30
 8000cda:	4b9f      	ldr	r3, [pc, #636]	; (8000f58 <MX_GPIO_Init+0x2dc>)
 8000cdc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000cde:	f003 0320 	and.w	r3, r3, #32
 8000ce2:	61bb      	str	r3, [r7, #24]
 8000ce4:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000ce6:	2300      	movs	r3, #0
 8000ce8:	617b      	str	r3, [r7, #20]
 8000cea:	4b9b      	ldr	r3, [pc, #620]	; (8000f58 <MX_GPIO_Init+0x2dc>)
 8000cec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000cee:	4a9a      	ldr	r2, [pc, #616]	; (8000f58 <MX_GPIO_Init+0x2dc>)
 8000cf0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000cf4:	6313      	str	r3, [r2, #48]	; 0x30
 8000cf6:	4b98      	ldr	r3, [pc, #608]	; (8000f58 <MX_GPIO_Init+0x2dc>)
 8000cf8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000cfa:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000cfe:	617b      	str	r3, [r7, #20]
 8000d00:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000d02:	2300      	movs	r3, #0
 8000d04:	613b      	str	r3, [r7, #16]
 8000d06:	4b94      	ldr	r3, [pc, #592]	; (8000f58 <MX_GPIO_Init+0x2dc>)
 8000d08:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d0a:	4a93      	ldr	r2, [pc, #588]	; (8000f58 <MX_GPIO_Init+0x2dc>)
 8000d0c:	f043 0301 	orr.w	r3, r3, #1
 8000d10:	6313      	str	r3, [r2, #48]	; 0x30
 8000d12:	4b91      	ldr	r3, [pc, #580]	; (8000f58 <MX_GPIO_Init+0x2dc>)
 8000d14:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d16:	f003 0301 	and.w	r3, r3, #1
 8000d1a:	613b      	str	r3, [r7, #16]
 8000d1c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000d1e:	2300      	movs	r3, #0
 8000d20:	60fb      	str	r3, [r7, #12]
 8000d22:	4b8d      	ldr	r3, [pc, #564]	; (8000f58 <MX_GPIO_Init+0x2dc>)
 8000d24:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d26:	4a8c      	ldr	r2, [pc, #560]	; (8000f58 <MX_GPIO_Init+0x2dc>)
 8000d28:	f043 0302 	orr.w	r3, r3, #2
 8000d2c:	6313      	str	r3, [r2, #48]	; 0x30
 8000d2e:	4b8a      	ldr	r3, [pc, #552]	; (8000f58 <MX_GPIO_Init+0x2dc>)
 8000d30:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d32:	f003 0302 	and.w	r3, r3, #2
 8000d36:	60fb      	str	r3, [r7, #12]
 8000d38:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8000d3a:	2300      	movs	r3, #0
 8000d3c:	60bb      	str	r3, [r7, #8]
 8000d3e:	4b86      	ldr	r3, [pc, #536]	; (8000f58 <MX_GPIO_Init+0x2dc>)
 8000d40:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d42:	4a85      	ldr	r2, [pc, #532]	; (8000f58 <MX_GPIO_Init+0x2dc>)
 8000d44:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000d48:	6313      	str	r3, [r2, #48]	; 0x30
 8000d4a:	4b83      	ldr	r3, [pc, #524]	; (8000f58 <MX_GPIO_Init+0x2dc>)
 8000d4c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d4e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8000d52:	60bb      	str	r3, [r7, #8]
 8000d54:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000d56:	2300      	movs	r3, #0
 8000d58:	607b      	str	r3, [r7, #4]
 8000d5a:	4b7f      	ldr	r3, [pc, #508]	; (8000f58 <MX_GPIO_Init+0x2dc>)
 8000d5c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d5e:	4a7e      	ldr	r2, [pc, #504]	; (8000f58 <MX_GPIO_Init+0x2dc>)
 8000d60:	f043 0308 	orr.w	r3, r3, #8
 8000d64:	6313      	str	r3, [r2, #48]	; 0x30
 8000d66:	4b7c      	ldr	r3, [pc, #496]	; (8000f58 <MX_GPIO_Init+0x2dc>)
 8000d68:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d6a:	f003 0308 	and.w	r3, r3, #8
 8000d6e:	607b      	str	r3, [r7, #4]
 8000d70:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, LED1_RED_Pin|MEMS_LED_Pin|LCD_BL_CTRL_Pin, GPIO_PIN_RESET);
 8000d72:	2200      	movs	r2, #0
 8000d74:	2138      	movs	r1, #56	; 0x38
 8000d76:	4879      	ldr	r0, [pc, #484]	; (8000f5c <MX_GPIO_Init+0x2e0>)
 8000d78:	f003 fcb6 	bl	80046e8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED2_GREEN_GPIO_Port, LED2_GREEN_Pin, GPIO_PIN_RESET);
 8000d7c:	2200      	movs	r2, #0
 8000d7e:	2120      	movs	r1, #32
 8000d80:	4877      	ldr	r0, [pc, #476]	; (8000f60 <MX_GPIO_Init+0x2e4>)
 8000d82:	f003 fcb1 	bl	80046e8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LCD_CTP_RST_Pin|LCD_TE_Pin|WIFI_WKUP_Pin, GPIO_PIN_RESET);
 8000d86:	2200      	movs	r2, #0
 8000d88:	f44f 4160 	mov.w	r1, #57344	; 0xe000
 8000d8c:	4875      	ldr	r0, [pc, #468]	; (8000f64 <MX_GPIO_Init+0x2e8>)
 8000d8e:	f003 fcab 	bl	80046e8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOG, USB_OTG_FS_PWR_EN_Pin|WIFI_SPI_CSN_Pin|ARD_D2_Pin, GPIO_PIN_RESET);
 8000d92:	2200      	movs	r2, #0
 8000d94:	f44f 5124 	mov.w	r1, #10496	; 0x2900
 8000d98:	4873      	ldr	r0, [pc, #460]	; (8000f68 <MX_GPIO_Init+0x2ec>)
 8000d9a:	f003 fca5 	bl	80046e8 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : LED1_RED_Pin MEMS_LED_Pin LCD_BL_CTRL_Pin */
  GPIO_InitStruct.Pin = LED1_RED_Pin|MEMS_LED_Pin|LCD_BL_CTRL_Pin;
 8000d9e:	2338      	movs	r3, #56	; 0x38
 8000da0:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000da2:	2301      	movs	r3, #1
 8000da4:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000da6:	2300      	movs	r3, #0
 8000da8:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000daa:	2300      	movs	r3, #0
 8000dac:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8000dae:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000db2:	4619      	mov	r1, r3
 8000db4:	4869      	ldr	r0, [pc, #420]	; (8000f5c <MX_GPIO_Init+0x2e0>)
 8000db6:	f003 faed 	bl	8004394 <HAL_GPIO_Init>

  /*Configure GPIO pin : ARD_D5_Pin */
  GPIO_InitStruct.Pin = ARD_D5_Pin;
 8000dba:	2340      	movs	r3, #64	; 0x40
 8000dbc:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000dbe:	2302      	movs	r3, #2
 8000dc0:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000dc2:	2300      	movs	r3, #0
 8000dc4:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000dc6:	2300      	movs	r3, #0
 8000dc8:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF3_TIM9;
 8000dca:	2303      	movs	r3, #3
 8000dcc:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(ARD_D5_GPIO_Port, &GPIO_InitStruct);
 8000dce:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000dd2:	4619      	mov	r1, r3
 8000dd4:	4861      	ldr	r0, [pc, #388]	; (8000f5c <MX_GPIO_Init+0x2e0>)
 8000dd6:	f003 fadd 	bl	8004394 <HAL_GPIO_Init>

  /*Configure GPIO pin : ARD_D3_Pin */
  GPIO_InitStruct.Pin = ARD_D3_Pin;
 8000dda:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000dde:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000de0:	2302      	movs	r3, #2
 8000de2:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000de4:	2300      	movs	r3, #0
 8000de6:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000de8:	2300      	movs	r3, #0
 8000dea:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF2_TIM5;
 8000dec:	2302      	movs	r3, #2
 8000dee:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(ARD_D3_GPIO_Port, &GPIO_InitStruct);
 8000df0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000df4:	4619      	mov	r1, r3
 8000df6:	485d      	ldr	r0, [pc, #372]	; (8000f6c <MX_GPIO_Init+0x2f0>)
 8000df8:	f003 facc 	bl	8004394 <HAL_GPIO_Init>

  /*Configure GPIO pin : CTP_INT_Pin */
  GPIO_InitStruct.Pin = CTP_INT_Pin;
 8000dfc:	2302      	movs	r3, #2
 8000dfe:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000e00:	4b5b      	ldr	r3, [pc, #364]	; (8000f70 <MX_GPIO_Init+0x2f4>)
 8000e02:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e04:	2300      	movs	r3, #0
 8000e06:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(CTP_INT_GPIO_Port, &GPIO_InitStruct);
 8000e08:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000e0c:	4619      	mov	r1, r3
 8000e0e:	4854      	ldr	r0, [pc, #336]	; (8000f60 <MX_GPIO_Init+0x2e4>)
 8000e10:	f003 fac0 	bl	8004394 <HAL_GPIO_Init>

  /*Configure GPIO pin : CODEC_ext_SD_Pin */
  GPIO_InitStruct.Pin = CODEC_ext_SD_Pin;
 8000e14:	2304      	movs	r3, #4
 8000e16:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000e18:	2302      	movs	r3, #2
 8000e1a:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e1c:	2300      	movs	r3, #0
 8000e1e:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e20:	2300      	movs	r3, #0
 8000e22:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF6_SPI2;
 8000e24:	2306      	movs	r3, #6
 8000e26:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(CODEC_ext_SD_GPIO_Port, &GPIO_InitStruct);
 8000e28:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000e2c:	4619      	mov	r1, r3
 8000e2e:	484c      	ldr	r0, [pc, #304]	; (8000f60 <MX_GPIO_Init+0x2e4>)
 8000e30:	f003 fab0 	bl	8004394 <HAL_GPIO_Init>

  /*Configure GPIO pin : CODEC_SD_Pin */
  GPIO_InitStruct.Pin = CODEC_SD_Pin;
 8000e34:	2308      	movs	r3, #8
 8000e36:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000e38:	2302      	movs	r3, #2
 8000e3a:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e3c:	2300      	movs	r3, #0
 8000e3e:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e40:	2300      	movs	r3, #0
 8000e42:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8000e44:	2305      	movs	r3, #5
 8000e46:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(CODEC_SD_GPIO_Port, &GPIO_InitStruct);
 8000e48:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000e4c:	4619      	mov	r1, r3
 8000e4e:	4844      	ldr	r0, [pc, #272]	; (8000f60 <MX_GPIO_Init+0x2e4>)
 8000e50:	f003 faa0 	bl	8004394 <HAL_GPIO_Init>

  /*Configure GPIO pin : B_USER_Pin */
  GPIO_InitStruct.Pin = B_USER_Pin;
 8000e54:	2301      	movs	r3, #1
 8000e56:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000e58:	4b45      	ldr	r3, [pc, #276]	; (8000f70 <MX_GPIO_Init+0x2f4>)
 8000e5a:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e5c:	2300      	movs	r3, #0
 8000e5e:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(B_USER_GPIO_Port, &GPIO_InitStruct);
 8000e60:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000e64:	4619      	mov	r1, r3
 8000e66:	4843      	ldr	r0, [pc, #268]	; (8000f74 <MX_GPIO_Init+0x2f8>)
 8000e68:	f003 fa94 	bl	8004394 <HAL_GPIO_Init>

  /*Configure GPIO pin : CODEC_MCK_Pin */
  GPIO_InitStruct.Pin = CODEC_MCK_Pin;
 8000e6c:	2308      	movs	r3, #8
 8000e6e:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000e70:	2302      	movs	r3, #2
 8000e72:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e74:	2300      	movs	r3, #0
 8000e76:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e78:	2300      	movs	r3, #0
 8000e7a:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8000e7c:	2305      	movs	r3, #5
 8000e7e:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(CODEC_MCK_GPIO_Port, &GPIO_InitStruct);
 8000e80:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000e84:	4619      	mov	r1, r3
 8000e86:	483b      	ldr	r0, [pc, #236]	; (8000f74 <MX_GPIO_Init+0x2f8>)
 8000e88:	f003 fa84 	bl	8004394 <HAL_GPIO_Init>

  /*Configure GPIO pin : DFSDM2_DATIN1_Pin */
  GPIO_InitStruct.Pin = DFSDM2_DATIN1_Pin;
 8000e8c:	2380      	movs	r3, #128	; 0x80
 8000e8e:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000e90:	2302      	movs	r3, #2
 8000e92:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e94:	2300      	movs	r3, #0
 8000e96:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e98:	2300      	movs	r3, #0
 8000e9a:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF7_DFSDM2;
 8000e9c:	2307      	movs	r3, #7
 8000e9e:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(DFSDM2_DATIN1_GPIO_Port, &GPIO_InitStruct);
 8000ea0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000ea4:	4619      	mov	r1, r3
 8000ea6:	4833      	ldr	r0, [pc, #204]	; (8000f74 <MX_GPIO_Init+0x2f8>)
 8000ea8:	f003 fa74 	bl	8004394 <HAL_GPIO_Init>

  /*Configure GPIO pin : LED2_GREEN_Pin */
  GPIO_InitStruct.Pin = LED2_GREEN_Pin;
 8000eac:	2320      	movs	r3, #32
 8000eae:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000eb0:	2301      	movs	r3, #1
 8000eb2:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000eb4:	2300      	movs	r3, #0
 8000eb6:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000eb8:	2300      	movs	r3, #0
 8000eba:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(LED2_GREEN_GPIO_Port, &GPIO_InitStruct);
 8000ebc:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000ec0:	4619      	mov	r1, r3
 8000ec2:	4827      	ldr	r0, [pc, #156]	; (8000f60 <MX_GPIO_Init+0x2e4>)
 8000ec4:	f003 fa66 	bl	8004394 <HAL_GPIO_Init>

  /*Configure GPIO pin : ARD_D6_Pin */
  GPIO_InitStruct.Pin = ARD_D6_Pin;
 8000ec8:	2301      	movs	r3, #1
 8000eca:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000ecc:	2302      	movs	r3, #2
 8000ece:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ed0:	2300      	movs	r3, #0
 8000ed2:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ed4:	2300      	movs	r3, #0
 8000ed6:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8000ed8:	2302      	movs	r3, #2
 8000eda:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(ARD_D6_GPIO_Port, &GPIO_InitStruct);
 8000edc:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000ee0:	4619      	mov	r1, r3
 8000ee2:	4820      	ldr	r0, [pc, #128]	; (8000f64 <MX_GPIO_Init+0x2e8>)
 8000ee4:	f003 fa56 	bl	8004394 <HAL_GPIO_Init>

  /*Configure GPIO pin : SD_Detect_Pin */
  GPIO_InitStruct.Pin = SD_Detect_Pin;
 8000ee8:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8000eec:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000eee:	2300      	movs	r3, #0
 8000ef0:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ef2:	2300      	movs	r3, #0
 8000ef4:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(SD_Detect_GPIO_Port, &GPIO_InitStruct);
 8000ef6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000efa:	4619      	mov	r1, r3
 8000efc:	481b      	ldr	r0, [pc, #108]	; (8000f6c <MX_GPIO_Init+0x2f0>)
 8000efe:	f003 fa49 	bl	8004394 <HAL_GPIO_Init>

  /*Configure GPIO pins : ARD_D15_Pin ARD_D14_Pin */
  GPIO_InitStruct.Pin = ARD_D15_Pin|ARD_D14_Pin;
 8000f02:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8000f06:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000f08:	2312      	movs	r3, #18
 8000f0a:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000f0c:	2301      	movs	r3, #1
 8000f0e:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000f10:	2303      	movs	r3, #3
 8000f12:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8000f14:	2304      	movs	r3, #4
 8000f16:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000f18:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000f1c:	4619      	mov	r1, r3
 8000f1e:	4811      	ldr	r0, [pc, #68]	; (8000f64 <MX_GPIO_Init+0x2e8>)
 8000f20:	f003 fa38 	bl	8004394 <HAL_GPIO_Init>

  /*Configure GPIO pins : LCD_CTP_RST_Pin LCD_TE_Pin WIFI_WKUP_Pin */
  GPIO_InitStruct.Pin = LCD_CTP_RST_Pin|LCD_TE_Pin|WIFI_WKUP_Pin;
 8000f24:	f44f 4360 	mov.w	r3, #57344	; 0xe000
 8000f28:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000f2a:	2301      	movs	r3, #1
 8000f2c:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f2e:	2300      	movs	r3, #0
 8000f30:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f32:	2300      	movs	r3, #0
 8000f34:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000f36:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000f3a:	4619      	mov	r1, r3
 8000f3c:	4809      	ldr	r0, [pc, #36]	; (8000f64 <MX_GPIO_Init+0x2e8>)
 8000f3e:	f003 fa29 	bl	8004394 <HAL_GPIO_Init>

  /*Configure GPIO pins : USB_OTG_FS_OVRCR_Pin CODEC_INT_Pin */
  GPIO_InitStruct.Pin = USB_OTG_FS_OVRCR_Pin|CODEC_INT_Pin;
 8000f42:	f248 0380 	movw	r3, #32896	; 0x8080
 8000f46:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000f48:	4b09      	ldr	r3, [pc, #36]	; (8000f70 <MX_GPIO_Init+0x2f4>)
 8000f4a:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f4c:	2300      	movs	r3, #0
 8000f4e:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8000f50:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000f54:	4619      	mov	r1, r3
 8000f56:	e00f      	b.n	8000f78 <MX_GPIO_Init+0x2fc>
 8000f58:	40023800 	.word	0x40023800
 8000f5c:	40021000 	.word	0x40021000
 8000f60:	40020800 	.word	0x40020800
 8000f64:	40020400 	.word	0x40020400
 8000f68:	40021800 	.word	0x40021800
 8000f6c:	40021400 	.word	0x40021400
 8000f70:	10110000 	.word	0x10110000
 8000f74:	40020000 	.word	0x40020000
 8000f78:	4851      	ldr	r0, [pc, #324]	; (80010c0 <MX_GPIO_Init+0x444>)
 8000f7a:	f003 fa0b 	bl	8004394 <HAL_GPIO_Init>

  /*Configure GPIO pins : USB_OTG_FS_PWR_EN_Pin WIFI_SPI_CSN_Pin ARD_D2_Pin */
  GPIO_InitStruct.Pin = USB_OTG_FS_PWR_EN_Pin|WIFI_SPI_CSN_Pin|ARD_D2_Pin;
 8000f7e:	f44f 5324 	mov.w	r3, #10496	; 0x2900
 8000f82:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000f84:	2301      	movs	r3, #1
 8000f86:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f88:	2300      	movs	r3, #0
 8000f8a:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f8c:	2300      	movs	r3, #0
 8000f8e:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8000f90:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000f94:	4619      	mov	r1, r3
 8000f96:	484a      	ldr	r0, [pc, #296]	; (80010c0 <MX_GPIO_Init+0x444>)
 8000f98:	f003 f9fc 	bl	8004394 <HAL_GPIO_Init>

  /*Configure GPIO pins : USB_OTG_FS_ID_Pin USB_OTG_FS_DM_Pin USB_OTG_FS_DP_Pin */
  GPIO_InitStruct.Pin = USB_OTG_FS_ID_Pin|USB_OTG_FS_DM_Pin|USB_OTG_FS_DP_Pin;
 8000f9c:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 8000fa0:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000fa2:	2302      	movs	r3, #2
 8000fa4:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000fa6:	2300      	movs	r3, #0
 8000fa8:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000faa:	2303      	movs	r3, #3
 8000fac:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8000fae:	230a      	movs	r3, #10
 8000fb0:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000fb2:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000fb6:	4619      	mov	r1, r3
 8000fb8:	4842      	ldr	r0, [pc, #264]	; (80010c4 <MX_GPIO_Init+0x448>)
 8000fba:	f003 f9eb 	bl	8004394 <HAL_GPIO_Init>

  /*Configure GPIO pin : ARD_D10_Pin */
  GPIO_InitStruct.Pin = ARD_D10_Pin;
 8000fbe:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8000fc2:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000fc4:	2302      	movs	r3, #2
 8000fc6:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000fc8:	2300      	movs	r3, #0
 8000fca:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000fcc:	2300      	movs	r3, #0
 8000fce:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8000fd0:	2301      	movs	r3, #1
 8000fd2:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(ARD_D10_GPIO_Port, &GPIO_InitStruct);
 8000fd4:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000fd8:	4619      	mov	r1, r3
 8000fda:	483a      	ldr	r0, [pc, #232]	; (80010c4 <MX_GPIO_Init+0x448>)
 8000fdc:	f003 f9da 	bl	8004394 <HAL_GPIO_Init>

  /*Configure GPIO pin : DFSDM2_CKOUT_Pin */
  GPIO_InitStruct.Pin = DFSDM2_CKOUT_Pin;
 8000fe0:	2304      	movs	r3, #4
 8000fe2:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000fe4:	2302      	movs	r3, #2
 8000fe6:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000fe8:	2300      	movs	r3, #0
 8000fea:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000fec:	2300      	movs	r3, #0
 8000fee:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF3_DFSDM2;
 8000ff0:	2303      	movs	r3, #3
 8000ff2:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(DFSDM2_CKOUT_GPIO_Port, &GPIO_InitStruct);
 8000ff4:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000ff8:	4619      	mov	r1, r3
 8000ffa:	4833      	ldr	r0, [pc, #204]	; (80010c8 <MX_GPIO_Init+0x44c>)
 8000ffc:	f003 f9ca 	bl	8004394 <HAL_GPIO_Init>

  /*Configure GPIO pin : CODEC_CK_Pin */
  GPIO_InitStruct.Pin = CODEC_CK_Pin;
 8001000:	2308      	movs	r3, #8
 8001002:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001004:	2302      	movs	r3, #2
 8001006:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001008:	2300      	movs	r3, #0
 800100a:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800100c:	2300      	movs	r3, #0
 800100e:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8001010:	2305      	movs	r3, #5
 8001012:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(CODEC_CK_GPIO_Port, &GPIO_InitStruct);
 8001014:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001018:	4619      	mov	r1, r3
 800101a:	482b      	ldr	r0, [pc, #172]	; (80010c8 <MX_GPIO_Init+0x44c>)
 800101c:	f003 f9ba 	bl	8004394 <HAL_GPIO_Init>

  /*Configure GPIO pin : WIFI_DRDY_Pin */
  GPIO_InitStruct.Pin = WIFI_DRDY_Pin;
 8001020:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001024:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001026:	2300      	movs	r3, #0
 8001028:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800102a:	2300      	movs	r3, #0
 800102c:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(WIFI_DRDY_GPIO_Port, &GPIO_InitStruct);
 800102e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001032:	4619      	mov	r1, r3
 8001034:	4822      	ldr	r0, [pc, #136]	; (80010c0 <MX_GPIO_Init+0x444>)
 8001036:	f003 f9ad 	bl	8004394 <HAL_GPIO_Init>

  /*Configure GPIO pin : ARD_D4_Pin */
  GPIO_InitStruct.Pin = ARD_D4_Pin;
 800103a:	2340      	movs	r3, #64	; 0x40
 800103c:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800103e:	4b23      	ldr	r3, [pc, #140]	; (80010cc <MX_GPIO_Init+0x450>)
 8001040:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001042:	2300      	movs	r3, #0
 8001044:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(ARD_D4_GPIO_Port, &GPIO_InitStruct);
 8001046:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800104a:	4619      	mov	r1, r3
 800104c:	4820      	ldr	r0, [pc, #128]	; (80010d0 <MX_GPIO_Init+0x454>)
 800104e:	f003 f9a1 	bl	8004394 <HAL_GPIO_Init>

  /*Configure GPIO pin : DFSDM2_DATIN7_Pin */
  GPIO_InitStruct.Pin = DFSDM2_DATIN7_Pin;
 8001052:	2380      	movs	r3, #128	; 0x80
 8001054:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001056:	2302      	movs	r3, #2
 8001058:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800105a:	2300      	movs	r3, #0
 800105c:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800105e:	2300      	movs	r3, #0
 8001060:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF6_DFSDM2;
 8001062:	2306      	movs	r3, #6
 8001064:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(DFSDM2_DATIN7_GPIO_Port, &GPIO_InitStruct);
 8001066:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800106a:	4619      	mov	r1, r3
 800106c:	4818      	ldr	r0, [pc, #96]	; (80010d0 <MX_GPIO_Init+0x454>)
 800106e:	f003 f991 	bl	8004394 <HAL_GPIO_Init>

  /*Configure GPIO pin : ARD_D9_Pin */
  GPIO_InitStruct.Pin = ARD_D9_Pin;
 8001072:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001076:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001078:	2302      	movs	r3, #2
 800107a:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800107c:	2300      	movs	r3, #0
 800107e:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001080:	2300      	movs	r3, #0
 8001082:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8001084:	2302      	movs	r3, #2
 8001086:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(ARD_D9_GPIO_Port, &GPIO_InitStruct);
 8001088:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800108c:	4619      	mov	r1, r3
 800108e:	4810      	ldr	r0, [pc, #64]	; (80010d0 <MX_GPIO_Init+0x454>)
 8001090:	f003 f980 	bl	8004394 <HAL_GPIO_Init>

  /*Configure GPIO pin : CODEC_WS_Pin */
  GPIO_InitStruct.Pin = CODEC_WS_Pin;
 8001094:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001098:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800109a:	2302      	movs	r3, #2
 800109c:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800109e:	2300      	movs	r3, #0
 80010a0:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80010a2:	2300      	movs	r3, #0
 80010a4:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80010a6:	2305      	movs	r3, #5
 80010a8:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(CODEC_WS_GPIO_Port, &GPIO_InitStruct);
 80010aa:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80010ae:	4619      	mov	r1, r3
 80010b0:	4807      	ldr	r0, [pc, #28]	; (80010d0 <MX_GPIO_Init+0x454>)
 80010b2:	f003 f96f 	bl	8004394 <HAL_GPIO_Init>

}
 80010b6:	bf00      	nop
 80010b8:	3738      	adds	r7, #56	; 0x38
 80010ba:	46bd      	mov	sp, r7
 80010bc:	bd80      	pop	{r7, pc}
 80010be:	bf00      	nop
 80010c0:	40021800 	.word	0x40021800
 80010c4:	40020000 	.word	0x40020000
 80010c8:	40020c00 	.word	0x40020c00
 80010cc:	10110000 	.word	0x10110000
 80010d0:	40020400 	.word	0x40020400

080010d4 <MX_FSMC_Init>:

/* FSMC initialization function */
static void MX_FSMC_Init(void)
{
 80010d4:	b580      	push	{r7, lr}
 80010d6:	b088      	sub	sp, #32
 80010d8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN FSMC_Init 0 */

  /* USER CODE END FSMC_Init 0 */

  FSMC_NORSRAM_TimingTypeDef Timing = {0};
 80010da:	1d3b      	adds	r3, r7, #4
 80010dc:	2200      	movs	r2, #0
 80010de:	601a      	str	r2, [r3, #0]
 80010e0:	605a      	str	r2, [r3, #4]
 80010e2:	609a      	str	r2, [r3, #8]
 80010e4:	60da      	str	r2, [r3, #12]
 80010e6:	611a      	str	r2, [r3, #16]
 80010e8:	615a      	str	r2, [r3, #20]
 80010ea:	619a      	str	r2, [r3, #24]

  /* USER CODE END FSMC_Init 1 */

  /** Perform the SRAM1 memory initialization sequence
  */
  hsram1.Instance = FSMC_NORSRAM_DEVICE;
 80010ec:	4b4f      	ldr	r3, [pc, #316]	; (800122c <MX_FSMC_Init+0x158>)
 80010ee:	f04f 4220 	mov.w	r2, #2684354560	; 0xa0000000
 80010f2:	601a      	str	r2, [r3, #0]
  hsram1.Extended = FSMC_NORSRAM_EXTENDED_DEVICE;
 80010f4:	4b4d      	ldr	r3, [pc, #308]	; (800122c <MX_FSMC_Init+0x158>)
 80010f6:	4a4e      	ldr	r2, [pc, #312]	; (8001230 <MX_FSMC_Init+0x15c>)
 80010f8:	605a      	str	r2, [r3, #4]
  /* hsram1.Init */
  hsram1.Init.NSBank = FSMC_NORSRAM_BANK1;
 80010fa:	4b4c      	ldr	r3, [pc, #304]	; (800122c <MX_FSMC_Init+0x158>)
 80010fc:	2200      	movs	r2, #0
 80010fe:	609a      	str	r2, [r3, #8]
  hsram1.Init.DataAddressMux = FSMC_DATA_ADDRESS_MUX_DISABLE;
 8001100:	4b4a      	ldr	r3, [pc, #296]	; (800122c <MX_FSMC_Init+0x158>)
 8001102:	2200      	movs	r2, #0
 8001104:	60da      	str	r2, [r3, #12]
  hsram1.Init.MemoryType = FSMC_MEMORY_TYPE_SRAM;
 8001106:	4b49      	ldr	r3, [pc, #292]	; (800122c <MX_FSMC_Init+0x158>)
 8001108:	2200      	movs	r2, #0
 800110a:	611a      	str	r2, [r3, #16]
  hsram1.Init.MemoryDataWidth = FSMC_NORSRAM_MEM_BUS_WIDTH_16;
 800110c:	4b47      	ldr	r3, [pc, #284]	; (800122c <MX_FSMC_Init+0x158>)
 800110e:	2210      	movs	r2, #16
 8001110:	615a      	str	r2, [r3, #20]
  hsram1.Init.BurstAccessMode = FSMC_BURST_ACCESS_MODE_DISABLE;
 8001112:	4b46      	ldr	r3, [pc, #280]	; (800122c <MX_FSMC_Init+0x158>)
 8001114:	2200      	movs	r2, #0
 8001116:	619a      	str	r2, [r3, #24]
  hsram1.Init.WaitSignalPolarity = FSMC_WAIT_SIGNAL_POLARITY_LOW;
 8001118:	4b44      	ldr	r3, [pc, #272]	; (800122c <MX_FSMC_Init+0x158>)
 800111a:	2200      	movs	r2, #0
 800111c:	61da      	str	r2, [r3, #28]
  hsram1.Init.WaitSignalActive = FSMC_WAIT_TIMING_BEFORE_WS;
 800111e:	4b43      	ldr	r3, [pc, #268]	; (800122c <MX_FSMC_Init+0x158>)
 8001120:	2200      	movs	r2, #0
 8001122:	625a      	str	r2, [r3, #36]	; 0x24
  hsram1.Init.WriteOperation = FSMC_WRITE_OPERATION_DISABLE;
 8001124:	4b41      	ldr	r3, [pc, #260]	; (800122c <MX_FSMC_Init+0x158>)
 8001126:	2200      	movs	r2, #0
 8001128:	629a      	str	r2, [r3, #40]	; 0x28
  hsram1.Init.WaitSignal = FSMC_WAIT_SIGNAL_DISABLE;
 800112a:	4b40      	ldr	r3, [pc, #256]	; (800122c <MX_FSMC_Init+0x158>)
 800112c:	2200      	movs	r2, #0
 800112e:	62da      	str	r2, [r3, #44]	; 0x2c
  hsram1.Init.ExtendedMode = FSMC_EXTENDED_MODE_DISABLE;
 8001130:	4b3e      	ldr	r3, [pc, #248]	; (800122c <MX_FSMC_Init+0x158>)
 8001132:	2200      	movs	r2, #0
 8001134:	631a      	str	r2, [r3, #48]	; 0x30
  hsram1.Init.AsynchronousWait = FSMC_ASYNCHRONOUS_WAIT_DISABLE;
 8001136:	4b3d      	ldr	r3, [pc, #244]	; (800122c <MX_FSMC_Init+0x158>)
 8001138:	2200      	movs	r2, #0
 800113a:	635a      	str	r2, [r3, #52]	; 0x34
  hsram1.Init.WriteBurst = FSMC_WRITE_BURST_DISABLE;
 800113c:	4b3b      	ldr	r3, [pc, #236]	; (800122c <MX_FSMC_Init+0x158>)
 800113e:	2200      	movs	r2, #0
 8001140:	639a      	str	r2, [r3, #56]	; 0x38
  hsram1.Init.ContinuousClock = FSMC_CONTINUOUS_CLOCK_SYNC_ONLY;
 8001142:	4b3a      	ldr	r3, [pc, #232]	; (800122c <MX_FSMC_Init+0x158>)
 8001144:	2200      	movs	r2, #0
 8001146:	63da      	str	r2, [r3, #60]	; 0x3c
  hsram1.Init.WriteFifo = FSMC_WRITE_FIFO_ENABLE;
 8001148:	4b38      	ldr	r3, [pc, #224]	; (800122c <MX_FSMC_Init+0x158>)
 800114a:	2200      	movs	r2, #0
 800114c:	641a      	str	r2, [r3, #64]	; 0x40
  hsram1.Init.PageSize = FSMC_PAGE_SIZE_NONE;
 800114e:	4b37      	ldr	r3, [pc, #220]	; (800122c <MX_FSMC_Init+0x158>)
 8001150:	2200      	movs	r2, #0
 8001152:	645a      	str	r2, [r3, #68]	; 0x44
  /* Timing */
  Timing.AddressSetupTime = 15;
 8001154:	230f      	movs	r3, #15
 8001156:	607b      	str	r3, [r7, #4]
  Timing.AddressHoldTime = 15;
 8001158:	230f      	movs	r3, #15
 800115a:	60bb      	str	r3, [r7, #8]
  Timing.DataSetupTime = 255;
 800115c:	23ff      	movs	r3, #255	; 0xff
 800115e:	60fb      	str	r3, [r7, #12]
  Timing.BusTurnAroundDuration = 15;
 8001160:	230f      	movs	r3, #15
 8001162:	613b      	str	r3, [r7, #16]
  Timing.CLKDivision = 16;
 8001164:	2310      	movs	r3, #16
 8001166:	617b      	str	r3, [r7, #20]
  Timing.DataLatency = 17;
 8001168:	2311      	movs	r3, #17
 800116a:	61bb      	str	r3, [r7, #24]
  Timing.AccessMode = FSMC_ACCESS_MODE_A;
 800116c:	2300      	movs	r3, #0
 800116e:	61fb      	str	r3, [r7, #28]
  /* ExtTiming */

  if (HAL_SRAM_Init(&hsram1, &Timing, NULL) != HAL_OK)
 8001170:	1d3b      	adds	r3, r7, #4
 8001172:	2200      	movs	r2, #0
 8001174:	4619      	mov	r1, r3
 8001176:	482d      	ldr	r0, [pc, #180]	; (800122c <MX_FSMC_Init+0x158>)
 8001178:	f005 fc7a 	bl	8006a70 <HAL_SRAM_Init>
 800117c:	4603      	mov	r3, r0
 800117e:	2b00      	cmp	r3, #0
 8001180:	d001      	beq.n	8001186 <MX_FSMC_Init+0xb2>
  {
    Error_Handler( );
 8001182:	f000 fa19 	bl	80015b8 <Error_Handler>
  }

  /** Perform the SRAM2 memory initialization sequence
  */
  hsram2.Instance = FSMC_NORSRAM_DEVICE;
 8001186:	4b2b      	ldr	r3, [pc, #172]	; (8001234 <MX_FSMC_Init+0x160>)
 8001188:	f04f 4220 	mov.w	r2, #2684354560	; 0xa0000000
 800118c:	601a      	str	r2, [r3, #0]
  hsram2.Extended = FSMC_NORSRAM_EXTENDED_DEVICE;
 800118e:	4b29      	ldr	r3, [pc, #164]	; (8001234 <MX_FSMC_Init+0x160>)
 8001190:	4a27      	ldr	r2, [pc, #156]	; (8001230 <MX_FSMC_Init+0x15c>)
 8001192:	605a      	str	r2, [r3, #4]
  /* hsram2.Init */
  hsram2.Init.NSBank = FSMC_NORSRAM_BANK3;
 8001194:	4b27      	ldr	r3, [pc, #156]	; (8001234 <MX_FSMC_Init+0x160>)
 8001196:	2204      	movs	r2, #4
 8001198:	609a      	str	r2, [r3, #8]
  hsram2.Init.DataAddressMux = FSMC_DATA_ADDRESS_MUX_DISABLE;
 800119a:	4b26      	ldr	r3, [pc, #152]	; (8001234 <MX_FSMC_Init+0x160>)
 800119c:	2200      	movs	r2, #0
 800119e:	60da      	str	r2, [r3, #12]
  hsram2.Init.MemoryType = FSMC_MEMORY_TYPE_SRAM;
 80011a0:	4b24      	ldr	r3, [pc, #144]	; (8001234 <MX_FSMC_Init+0x160>)
 80011a2:	2200      	movs	r2, #0
 80011a4:	611a      	str	r2, [r3, #16]
  hsram2.Init.MemoryDataWidth = FSMC_NORSRAM_MEM_BUS_WIDTH_16;
 80011a6:	4b23      	ldr	r3, [pc, #140]	; (8001234 <MX_FSMC_Init+0x160>)
 80011a8:	2210      	movs	r2, #16
 80011aa:	615a      	str	r2, [r3, #20]
  hsram2.Init.BurstAccessMode = FSMC_BURST_ACCESS_MODE_DISABLE;
 80011ac:	4b21      	ldr	r3, [pc, #132]	; (8001234 <MX_FSMC_Init+0x160>)
 80011ae:	2200      	movs	r2, #0
 80011b0:	619a      	str	r2, [r3, #24]
  hsram2.Init.WaitSignalPolarity = FSMC_WAIT_SIGNAL_POLARITY_LOW;
 80011b2:	4b20      	ldr	r3, [pc, #128]	; (8001234 <MX_FSMC_Init+0x160>)
 80011b4:	2200      	movs	r2, #0
 80011b6:	61da      	str	r2, [r3, #28]
  hsram2.Init.WaitSignalActive = FSMC_WAIT_TIMING_BEFORE_WS;
 80011b8:	4b1e      	ldr	r3, [pc, #120]	; (8001234 <MX_FSMC_Init+0x160>)
 80011ba:	2200      	movs	r2, #0
 80011bc:	625a      	str	r2, [r3, #36]	; 0x24
  hsram2.Init.WriteOperation = FSMC_WRITE_OPERATION_ENABLE;
 80011be:	4b1d      	ldr	r3, [pc, #116]	; (8001234 <MX_FSMC_Init+0x160>)
 80011c0:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80011c4:	629a      	str	r2, [r3, #40]	; 0x28
  hsram2.Init.WaitSignal = FSMC_WAIT_SIGNAL_DISABLE;
 80011c6:	4b1b      	ldr	r3, [pc, #108]	; (8001234 <MX_FSMC_Init+0x160>)
 80011c8:	2200      	movs	r2, #0
 80011ca:	62da      	str	r2, [r3, #44]	; 0x2c
  hsram2.Init.ExtendedMode = FSMC_EXTENDED_MODE_DISABLE;
 80011cc:	4b19      	ldr	r3, [pc, #100]	; (8001234 <MX_FSMC_Init+0x160>)
 80011ce:	2200      	movs	r2, #0
 80011d0:	631a      	str	r2, [r3, #48]	; 0x30
  hsram2.Init.AsynchronousWait = FSMC_ASYNCHRONOUS_WAIT_DISABLE;
 80011d2:	4b18      	ldr	r3, [pc, #96]	; (8001234 <MX_FSMC_Init+0x160>)
 80011d4:	2200      	movs	r2, #0
 80011d6:	635a      	str	r2, [r3, #52]	; 0x34
  hsram2.Init.WriteBurst = FSMC_WRITE_BURST_DISABLE;
 80011d8:	4b16      	ldr	r3, [pc, #88]	; (8001234 <MX_FSMC_Init+0x160>)
 80011da:	2200      	movs	r2, #0
 80011dc:	639a      	str	r2, [r3, #56]	; 0x38
  hsram2.Init.ContinuousClock = FSMC_CONTINUOUS_CLOCK_SYNC_ONLY;
 80011de:	4b15      	ldr	r3, [pc, #84]	; (8001234 <MX_FSMC_Init+0x160>)
 80011e0:	2200      	movs	r2, #0
 80011e2:	63da      	str	r2, [r3, #60]	; 0x3c
  hsram2.Init.WriteFifo = FSMC_WRITE_FIFO_ENABLE;
 80011e4:	4b13      	ldr	r3, [pc, #76]	; (8001234 <MX_FSMC_Init+0x160>)
 80011e6:	2200      	movs	r2, #0
 80011e8:	641a      	str	r2, [r3, #64]	; 0x40
  hsram2.Init.PageSize = FSMC_PAGE_SIZE_NONE;
 80011ea:	4b12      	ldr	r3, [pc, #72]	; (8001234 <MX_FSMC_Init+0x160>)
 80011ec:	2200      	movs	r2, #0
 80011ee:	645a      	str	r2, [r3, #68]	; 0x44
  /* Timing */
  Timing.AddressSetupTime = 15;
 80011f0:	230f      	movs	r3, #15
 80011f2:	607b      	str	r3, [r7, #4]
  Timing.AddressHoldTime = 15;
 80011f4:	230f      	movs	r3, #15
 80011f6:	60bb      	str	r3, [r7, #8]
  Timing.DataSetupTime = 255;
 80011f8:	23ff      	movs	r3, #255	; 0xff
 80011fa:	60fb      	str	r3, [r7, #12]
  Timing.BusTurnAroundDuration = 15;
 80011fc:	230f      	movs	r3, #15
 80011fe:	613b      	str	r3, [r7, #16]
  Timing.CLKDivision = 16;
 8001200:	2310      	movs	r3, #16
 8001202:	617b      	str	r3, [r7, #20]
  Timing.DataLatency = 17;
 8001204:	2311      	movs	r3, #17
 8001206:	61bb      	str	r3, [r7, #24]
  Timing.AccessMode = FSMC_ACCESS_MODE_A;
 8001208:	2300      	movs	r3, #0
 800120a:	61fb      	str	r3, [r7, #28]
  /* ExtTiming */

  if (HAL_SRAM_Init(&hsram2, &Timing, NULL) != HAL_OK)
 800120c:	1d3b      	adds	r3, r7, #4
 800120e:	2200      	movs	r2, #0
 8001210:	4619      	mov	r1, r3
 8001212:	4808      	ldr	r0, [pc, #32]	; (8001234 <MX_FSMC_Init+0x160>)
 8001214:	f005 fc2c 	bl	8006a70 <HAL_SRAM_Init>
 8001218:	4603      	mov	r3, r0
 800121a:	2b00      	cmp	r3, #0
 800121c:	d001      	beq.n	8001222 <MX_FSMC_Init+0x14e>
  {
    Error_Handler( );
 800121e:	f000 f9cb 	bl	80015b8 <Error_Handler>
  }

  /* USER CODE BEGIN FSMC_Init 2 */

  /* USER CODE END FSMC_Init 2 */
}
 8001222:	bf00      	nop
 8001224:	3720      	adds	r7, #32
 8001226:	46bd      	mov	sp, r7
 8001228:	bd80      	pop	{r7, pc}
 800122a:	bf00      	nop
 800122c:	2000341c 	.word	0x2000341c
 8001230:	a0000104 	.word	0xa0000104
 8001234:	200035cc 	.word	0x200035cc

08001238 <HAL_DFSDM_FilterRegConvHalfCpltCallback>:

/* USER CODE BEGIN 4 */
void HAL_DFSDM_FilterRegConvHalfCpltCallback(DFSDM_Filter_HandleTypeDef *hdfsdm_filter)
{
 8001238:	b480      	push	{r7}
 800123a:	b089      	sub	sp, #36	; 0x24
 800123c:	af00      	add	r7, sp, #0
 800123e:	6078      	str	r0, [r7, #4]
//	DmaRecHalfBuffCplt=1;
	float lsamp, rsamp;
	float ltmp, rtmp;
	uint16_t lfinal, rfinal;

	for(int i = 0; i < AUDIO_REC/2; i++)
 8001240:	2300      	movs	r3, #0
 8001242:	61fb      	str	r3, [r7, #28]
 8001244:	e0ab      	b.n	800139e <HAL_DFSDM_FilterRegConvHalfCpltCallback+0x166>
	{
		lsamp = (float)Rec1Buf[i];
 8001246:	4a5b      	ldr	r2, [pc, #364]	; (80013b4 <HAL_DFSDM_FilterRegConvHalfCpltCallback+0x17c>)
 8001248:	69fb      	ldr	r3, [r7, #28]
 800124a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800124e:	ee07 3a90 	vmov	s15, r3
 8001252:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001256:	edc7 7a06 	vstr	s15, [r7, #24]
		rsamp = (float)Rec2Buf[i];
 800125a:	4a57      	ldr	r2, [pc, #348]	; (80013b8 <HAL_DFSDM_FilterRegConvHalfCpltCallback+0x180>)
 800125c:	69fb      	ldr	r3, [r7, #28]
 800125e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001262:	ee07 3a90 	vmov	s15, r3
 8001266:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800126a:	edc7 7a05 	vstr	s15, [r7, #20]
		ltmp = a0* lsamp + a1*lin_z1 + a2*lin_z2 - b1*lout_z1 - b2 * lout_z2;
 800126e:	4b53      	ldr	r3, [pc, #332]	; (80013bc <HAL_DFSDM_FilterRegConvHalfCpltCallback+0x184>)
 8001270:	ed93 7a00 	vldr	s14, [r3]
 8001274:	edd7 7a06 	vldr	s15, [r7, #24]
 8001278:	ee27 7a27 	vmul.f32	s14, s14, s15
 800127c:	4b50      	ldr	r3, [pc, #320]	; (80013c0 <HAL_DFSDM_FilterRegConvHalfCpltCallback+0x188>)
 800127e:	edd3 6a00 	vldr	s13, [r3]
 8001282:	4b50      	ldr	r3, [pc, #320]	; (80013c4 <HAL_DFSDM_FilterRegConvHalfCpltCallback+0x18c>)
 8001284:	edd3 7a00 	vldr	s15, [r3]
 8001288:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800128c:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001290:	4b4d      	ldr	r3, [pc, #308]	; (80013c8 <HAL_DFSDM_FilterRegConvHalfCpltCallback+0x190>)
 8001292:	edd3 6a00 	vldr	s13, [r3]
 8001296:	4b4d      	ldr	r3, [pc, #308]	; (80013cc <HAL_DFSDM_FilterRegConvHalfCpltCallback+0x194>)
 8001298:	edd3 7a00 	vldr	s15, [r3]
 800129c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80012a0:	ee37 7a27 	vadd.f32	s14, s14, s15
 80012a4:	4b4a      	ldr	r3, [pc, #296]	; (80013d0 <HAL_DFSDM_FilterRegConvHalfCpltCallback+0x198>)
 80012a6:	edd3 6a00 	vldr	s13, [r3]
 80012aa:	4b4a      	ldr	r3, [pc, #296]	; (80013d4 <HAL_DFSDM_FilterRegConvHalfCpltCallback+0x19c>)
 80012ac:	edd3 7a00 	vldr	s15, [r3]
 80012b0:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80012b4:	ee37 7a67 	vsub.f32	s14, s14, s15
 80012b8:	4b47      	ldr	r3, [pc, #284]	; (80013d8 <HAL_DFSDM_FilterRegConvHalfCpltCallback+0x1a0>)
 80012ba:	edd3 6a00 	vldr	s13, [r3]
 80012be:	4b47      	ldr	r3, [pc, #284]	; (80013dc <HAL_DFSDM_FilterRegConvHalfCpltCallback+0x1a4>)
 80012c0:	edd3 7a00 	vldr	s15, [r3]
 80012c4:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80012c8:	ee77 7a67 	vsub.f32	s15, s14, s15
 80012cc:	edc7 7a04 	vstr	s15, [r7, #16]
		rtmp = a0* rsamp + a1*rin_z1 + a2*rin_z2 - b1*rout_z1 - b2 * rout_z2;
 80012d0:	4b3a      	ldr	r3, [pc, #232]	; (80013bc <HAL_DFSDM_FilterRegConvHalfCpltCallback+0x184>)
 80012d2:	ed93 7a00 	vldr	s14, [r3]
 80012d6:	edd7 7a05 	vldr	s15, [r7, #20]
 80012da:	ee27 7a27 	vmul.f32	s14, s14, s15
 80012de:	4b38      	ldr	r3, [pc, #224]	; (80013c0 <HAL_DFSDM_FilterRegConvHalfCpltCallback+0x188>)
 80012e0:	edd3 6a00 	vldr	s13, [r3]
 80012e4:	4b3e      	ldr	r3, [pc, #248]	; (80013e0 <HAL_DFSDM_FilterRegConvHalfCpltCallback+0x1a8>)
 80012e6:	edd3 7a00 	vldr	s15, [r3]
 80012ea:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80012ee:	ee37 7a27 	vadd.f32	s14, s14, s15
 80012f2:	4b35      	ldr	r3, [pc, #212]	; (80013c8 <HAL_DFSDM_FilterRegConvHalfCpltCallback+0x190>)
 80012f4:	edd3 6a00 	vldr	s13, [r3]
 80012f8:	4b3a      	ldr	r3, [pc, #232]	; (80013e4 <HAL_DFSDM_FilterRegConvHalfCpltCallback+0x1ac>)
 80012fa:	edd3 7a00 	vldr	s15, [r3]
 80012fe:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001302:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001306:	4b32      	ldr	r3, [pc, #200]	; (80013d0 <HAL_DFSDM_FilterRegConvHalfCpltCallback+0x198>)
 8001308:	edd3 6a00 	vldr	s13, [r3]
 800130c:	4b36      	ldr	r3, [pc, #216]	; (80013e8 <HAL_DFSDM_FilterRegConvHalfCpltCallback+0x1b0>)
 800130e:	edd3 7a00 	vldr	s15, [r3]
 8001312:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001316:	ee37 7a67 	vsub.f32	s14, s14, s15
 800131a:	4b2f      	ldr	r3, [pc, #188]	; (80013d8 <HAL_DFSDM_FilterRegConvHalfCpltCallback+0x1a0>)
 800131c:	edd3 6a00 	vldr	s13, [r3]
 8001320:	4b32      	ldr	r3, [pc, #200]	; (80013ec <HAL_DFSDM_FilterRegConvHalfCpltCallback+0x1b4>)
 8001322:	edd3 7a00 	vldr	s15, [r3]
 8001326:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800132a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800132e:	edc7 7a03 	vstr	s15, [r7, #12]

		lin_z2 = lin_z1;
 8001332:	4b24      	ldr	r3, [pc, #144]	; (80013c4 <HAL_DFSDM_FilterRegConvHalfCpltCallback+0x18c>)
 8001334:	681b      	ldr	r3, [r3, #0]
 8001336:	4a25      	ldr	r2, [pc, #148]	; (80013cc <HAL_DFSDM_FilterRegConvHalfCpltCallback+0x194>)
 8001338:	6013      	str	r3, [r2, #0]
		rin_z2 = rin_z1;
 800133a:	4b29      	ldr	r3, [pc, #164]	; (80013e0 <HAL_DFSDM_FilterRegConvHalfCpltCallback+0x1a8>)
 800133c:	681b      	ldr	r3, [r3, #0]
 800133e:	4a29      	ldr	r2, [pc, #164]	; (80013e4 <HAL_DFSDM_FilterRegConvHalfCpltCallback+0x1ac>)
 8001340:	6013      	str	r3, [r2, #0]
		lin_z1 = lsamp;
 8001342:	4a20      	ldr	r2, [pc, #128]	; (80013c4 <HAL_DFSDM_FilterRegConvHalfCpltCallback+0x18c>)
 8001344:	69bb      	ldr	r3, [r7, #24]
 8001346:	6013      	str	r3, [r2, #0]
		rin_z1 = rsamp;
 8001348:	4a25      	ldr	r2, [pc, #148]	; (80013e0 <HAL_DFSDM_FilterRegConvHalfCpltCallback+0x1a8>)
 800134a:	697b      	ldr	r3, [r7, #20]
 800134c:	6013      	str	r3, [r2, #0]
		lout_z2 = lout_z1;
 800134e:	4b21      	ldr	r3, [pc, #132]	; (80013d4 <HAL_DFSDM_FilterRegConvHalfCpltCallback+0x19c>)
 8001350:	681b      	ldr	r3, [r3, #0]
 8001352:	4a22      	ldr	r2, [pc, #136]	; (80013dc <HAL_DFSDM_FilterRegConvHalfCpltCallback+0x1a4>)
 8001354:	6013      	str	r3, [r2, #0]
		rout_z2 = rout_z1;
 8001356:	4b24      	ldr	r3, [pc, #144]	; (80013e8 <HAL_DFSDM_FilterRegConvHalfCpltCallback+0x1b0>)
 8001358:	681b      	ldr	r3, [r3, #0]
 800135a:	4a24      	ldr	r2, [pc, #144]	; (80013ec <HAL_DFSDM_FilterRegConvHalfCpltCallback+0x1b4>)
 800135c:	6013      	str	r3, [r2, #0]
		lout_z1 = ltmp;
 800135e:	4a1d      	ldr	r2, [pc, #116]	; (80013d4 <HAL_DFSDM_FilterRegConvHalfCpltCallback+0x19c>)
 8001360:	693b      	ldr	r3, [r7, #16]
 8001362:	6013      	str	r3, [r2, #0]
		rout_z1 = rtmp;
 8001364:	4a20      	ldr	r2, [pc, #128]	; (80013e8 <HAL_DFSDM_FilterRegConvHalfCpltCallback+0x1b0>)
 8001366:	68fb      	ldr	r3, [r7, #12]
 8001368:	6013      	str	r3, [r2, #0]

//			Value1Buf[i] = (uint16_t)(((int32_t)tmp >> 8) & 0xffff);//(Rec1Buf[i] >> 8) & 0xffff;
		lfinal = (uint16_t)(((int32_t)ltmp >> 8) & 0xffff);//(Rec1Buf[i] >> 8) & 0xffff;
 800136a:	edd7 7a04 	vldr	s15, [r7, #16]
 800136e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001372:	ee17 3a90 	vmov	r3, s15
 8001376:	121b      	asrs	r3, r3, #8
 8001378:	817b      	strh	r3, [r7, #10]
		AudioBuf[i*NUM_CHANNELS*2 + 1] = lfinal >> 8;
 800137a:	897b      	ldrh	r3, [r7, #10]
 800137c:	0a1b      	lsrs	r3, r3, #8
 800137e:	b29a      	uxth	r2, r3
 8001380:	69fb      	ldr	r3, [r7, #28]
 8001382:	005b      	lsls	r3, r3, #1
 8001384:	3301      	adds	r3, #1
 8001386:	b2d1      	uxtb	r1, r2
 8001388:	4a19      	ldr	r2, [pc, #100]	; (80013f0 <HAL_DFSDM_FilterRegConvHalfCpltCallback+0x1b8>)
 800138a:	54d1      	strb	r1, [r2, r3]
		AudioBuf[i*NUM_CHANNELS*2] = lfinal & 0xff;
 800138c:	69fb      	ldr	r3, [r7, #28]
 800138e:	005b      	lsls	r3, r3, #1
 8001390:	897a      	ldrh	r2, [r7, #10]
 8001392:	b2d1      	uxtb	r1, r2
 8001394:	4a16      	ldr	r2, [pc, #88]	; (80013f0 <HAL_DFSDM_FilterRegConvHalfCpltCallback+0x1b8>)
 8001396:	54d1      	strb	r1, [r2, r3]
	for(int i = 0; i < AUDIO_REC/2; i++)
 8001398:	69fb      	ldr	r3, [r7, #28]
 800139a:	3301      	adds	r3, #1
 800139c:	61fb      	str	r3, [r7, #28]
 800139e:	69fb      	ldr	r3, [r7, #28]
 80013a0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80013a4:	f6ff af4f 	blt.w	8001246 <HAL_DFSDM_FilterRegConvHalfCpltCallback+0xe>
//		//	  {
//		//		  simpleBuf[i*2 +1] = toneBuf[i] >> 8;
//		//		  simpleBuf[i*2] = toneBuf[i];
//		//	  }
	}
}
 80013a8:	bf00      	nop
 80013aa:	3724      	adds	r7, #36	; 0x24
 80013ac:	46bd      	mov	sp, r7
 80013ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013b2:	4770      	bx	lr
 80013b4:	200023c4 	.word	0x200023c4
 80013b8:	20000394 	.word	0x20000394
 80013bc:	20000008 	.word	0x20000008
 80013c0:	2000000c 	.word	0x2000000c
 80013c4:	200000b8 	.word	0x200000b8
 80013c8:	20000010 	.word	0x20000010
 80013cc:	200000bc 	.word	0x200000bc
 80013d0:	20000014 	.word	0x20000014
 80013d4:	200000c0 	.word	0x200000c0
 80013d8:	20000018 	.word	0x20000018
 80013dc:	200000c4 	.word	0x200000c4
 80013e0:	200000c8 	.word	0x200000c8
 80013e4:	200000cc 	.word	0x200000cc
 80013e8:	200000d0 	.word	0x200000d0
 80013ec:	200000d4 	.word	0x200000d4
 80013f0:	20004718 	.word	0x20004718

080013f4 <HAL_DFSDM_FilterRegConvCpltCallback>:

void HAL_DFSDM_FilterRegConvCpltCallback(DFSDM_Filter_HandleTypeDef *hdfsdm_filter)
{
 80013f4:	b580      	push	{r7, lr}
 80013f6:	b086      	sub	sp, #24
 80013f8:	af00      	add	r7, sp, #0
 80013fa:	6078      	str	r0, [r7, #4]
//	uint16_t finaltmp;
	float lsamp, rsamp;
	float ltmp, rtmp;
	uint16_t lfinal, rfinal;

	for(int i = AUDIO_REC/2; i < AUDIO_REC; i++)
 80013fc:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001400:	617b      	str	r3, [r7, #20]
 8001402:	e062      	b.n	80014ca <HAL_DFSDM_FilterRegConvCpltCallback+0xd6>
	{
		lsamp = (float)Rec1Buf[i];
 8001404:	4a53      	ldr	r2, [pc, #332]	; (8001554 <HAL_DFSDM_FilterRegConvCpltCallback+0x160>)
 8001406:	697b      	ldr	r3, [r7, #20]
 8001408:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800140c:	ee07 3a90 	vmov	s15, r3
 8001410:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001414:	edc7 7a04 	vstr	s15, [r7, #16]
		ltmp = a0* lsamp + a1*lin_z1 + a2*lin_z2 - b1*lout_z1 - b2 * lout_z2;
 8001418:	4b4f      	ldr	r3, [pc, #316]	; (8001558 <HAL_DFSDM_FilterRegConvCpltCallback+0x164>)
 800141a:	ed93 7a00 	vldr	s14, [r3]
 800141e:	edd7 7a04 	vldr	s15, [r7, #16]
 8001422:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001426:	4b4d      	ldr	r3, [pc, #308]	; (800155c <HAL_DFSDM_FilterRegConvCpltCallback+0x168>)
 8001428:	edd3 6a00 	vldr	s13, [r3]
 800142c:	4b4c      	ldr	r3, [pc, #304]	; (8001560 <HAL_DFSDM_FilterRegConvCpltCallback+0x16c>)
 800142e:	edd3 7a00 	vldr	s15, [r3]
 8001432:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001436:	ee37 7a27 	vadd.f32	s14, s14, s15
 800143a:	4b4a      	ldr	r3, [pc, #296]	; (8001564 <HAL_DFSDM_FilterRegConvCpltCallback+0x170>)
 800143c:	edd3 6a00 	vldr	s13, [r3]
 8001440:	4b49      	ldr	r3, [pc, #292]	; (8001568 <HAL_DFSDM_FilterRegConvCpltCallback+0x174>)
 8001442:	edd3 7a00 	vldr	s15, [r3]
 8001446:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800144a:	ee37 7a27 	vadd.f32	s14, s14, s15
 800144e:	4b47      	ldr	r3, [pc, #284]	; (800156c <HAL_DFSDM_FilterRegConvCpltCallback+0x178>)
 8001450:	edd3 6a00 	vldr	s13, [r3]
 8001454:	4b46      	ldr	r3, [pc, #280]	; (8001570 <HAL_DFSDM_FilterRegConvCpltCallback+0x17c>)
 8001456:	edd3 7a00 	vldr	s15, [r3]
 800145a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800145e:	ee37 7a67 	vsub.f32	s14, s14, s15
 8001462:	4b44      	ldr	r3, [pc, #272]	; (8001574 <HAL_DFSDM_FilterRegConvCpltCallback+0x180>)
 8001464:	edd3 6a00 	vldr	s13, [r3]
 8001468:	4b43      	ldr	r3, [pc, #268]	; (8001578 <HAL_DFSDM_FilterRegConvCpltCallback+0x184>)
 800146a:	edd3 7a00 	vldr	s15, [r3]
 800146e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001472:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001476:	edc7 7a03 	vstr	s15, [r7, #12]
		lin_z2 = lin_z1;
 800147a:	4b39      	ldr	r3, [pc, #228]	; (8001560 <HAL_DFSDM_FilterRegConvCpltCallback+0x16c>)
 800147c:	681b      	ldr	r3, [r3, #0]
 800147e:	4a3a      	ldr	r2, [pc, #232]	; (8001568 <HAL_DFSDM_FilterRegConvCpltCallback+0x174>)
 8001480:	6013      	str	r3, [r2, #0]
		lin_z1 = lsamp;
 8001482:	4a37      	ldr	r2, [pc, #220]	; (8001560 <HAL_DFSDM_FilterRegConvCpltCallback+0x16c>)
 8001484:	693b      	ldr	r3, [r7, #16]
 8001486:	6013      	str	r3, [r2, #0]
		lout_z2 = lout_z1;
 8001488:	4b39      	ldr	r3, [pc, #228]	; (8001570 <HAL_DFSDM_FilterRegConvCpltCallback+0x17c>)
 800148a:	681b      	ldr	r3, [r3, #0]
 800148c:	4a3a      	ldr	r2, [pc, #232]	; (8001578 <HAL_DFSDM_FilterRegConvCpltCallback+0x184>)
 800148e:	6013      	str	r3, [r2, #0]
		lout_z1 = ltmp;
 8001490:	4a37      	ldr	r2, [pc, #220]	; (8001570 <HAL_DFSDM_FilterRegConvCpltCallback+0x17c>)
 8001492:	68fb      	ldr	r3, [r7, #12]
 8001494:	6013      	str	r3, [r2, #0]
//		rin_z1 = rsamp;
//		rout_z2 = rout_z1;
//		rout_z1 = rtmp;

//			Value1Buf[i] = (uint16_t)(((int32_t)tmp >> 8) & 0xffff);//(Rec1Buf[i] >> 8) & 0xffff;
		lfinal = (uint16_t)(((int32_t)ltmp >> 8) & 0xffff);//(Rec1Buf[i] >> 8) & 0xffff;
 8001496:	edd7 7a03 	vldr	s15, [r7, #12]
 800149a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800149e:	ee17 3a90 	vmov	r3, s15
 80014a2:	121b      	asrs	r3, r3, #8
 80014a4:	817b      	strh	r3, [r7, #10]
		AudioBuf[i*2 + 1] = lfinal >> 8;
 80014a6:	897b      	ldrh	r3, [r7, #10]
 80014a8:	0a1b      	lsrs	r3, r3, #8
 80014aa:	b29a      	uxth	r2, r3
 80014ac:	697b      	ldr	r3, [r7, #20]
 80014ae:	005b      	lsls	r3, r3, #1
 80014b0:	3301      	adds	r3, #1
 80014b2:	b2d1      	uxtb	r1, r2
 80014b4:	4a31      	ldr	r2, [pc, #196]	; (800157c <HAL_DFSDM_FilterRegConvCpltCallback+0x188>)
 80014b6:	54d1      	strb	r1, [r2, r3]
		AudioBuf[i*2] = lfinal & 0xff;
 80014b8:	697b      	ldr	r3, [r7, #20]
 80014ba:	005b      	lsls	r3, r3, #1
 80014bc:	897a      	ldrh	r2, [r7, #10]
 80014be:	b2d1      	uxtb	r1, r2
 80014c0:	4a2e      	ldr	r2, [pc, #184]	; (800157c <HAL_DFSDM_FilterRegConvCpltCallback+0x188>)
 80014c2:	54d1      	strb	r1, [r2, r3]
	for(int i = AUDIO_REC/2; i < AUDIO_REC; i++)
 80014c4:	697b      	ldr	r3, [r7, #20]
 80014c6:	3301      	adds	r3, #1
 80014c8:	617b      	str	r3, [r7, #20]
 80014ca:	697b      	ldr	r3, [r7, #20]
 80014cc:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80014d0:	db98      	blt.n	8001404 <HAL_DFSDM_FilterRegConvCpltCallback+0x10>
//		finaltmp = (uint16_t)(((int32_t)tmp >> 8) & 0xffff);//(Rec1Buf[i] >> 8) & 0xffff;
//		AudioBuf[i*2 + 1] = finaltmp >> 8;
//		AudioBuf[i*2] = finaltmp & 0xff;
	}

	if(pass > 20 && pass < FrameCount + 20)
 80014d2:	4b2b      	ldr	r3, [pc, #172]	; (8001580 <HAL_DFSDM_FilterRegConvCpltCallback+0x18c>)
 80014d4:	681b      	ldr	r3, [r3, #0]
 80014d6:	2b14      	cmp	r3, #20
 80014d8:	dd18      	ble.n	800150c <HAL_DFSDM_FilterRegConvCpltCallback+0x118>
 80014da:	4b2a      	ldr	r3, [pc, #168]	; (8001584 <HAL_DFSDM_FilterRegConvCpltCallback+0x190>)
 80014dc:	681b      	ldr	r3, [r3, #0]
 80014de:	f103 0214 	add.w	r2, r3, #20
 80014e2:	4b27      	ldr	r3, [pc, #156]	; (8001580 <HAL_DFSDM_FilterRegConvCpltCallback+0x18c>)
 80014e4:	681b      	ldr	r3, [r3, #0]
 80014e6:	429a      	cmp	r2, r3
 80014e8:	dd10      	ble.n	800150c <HAL_DFSDM_FilterRegConvCpltCallback+0x118>
	{
	//			  fRet = f_open(&myFile, fname, FA_WRITE | FA_OPEN_APPEND);// | FA_CREATE_ALWAYS);
	//			  printf("f_open error == %d\r\n", fRet);
		fRet = f_write(&myFile, AudioBuf, WRITE_LENGTH, &byteCount);
 80014ea:	4b27      	ldr	r3, [pc, #156]	; (8001588 <HAL_DFSDM_FilterRegConvCpltCallback+0x194>)
 80014ec:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80014f0:	4922      	ldr	r1, [pc, #136]	; (800157c <HAL_DFSDM_FilterRegConvCpltCallback+0x188>)
 80014f2:	4826      	ldr	r0, [pc, #152]	; (800158c <HAL_DFSDM_FilterRegConvCpltCallback+0x198>)
 80014f4:	f009 fb4e 	bl	800ab94 <f_write>
 80014f8:	4603      	mov	r3, r0
 80014fa:	461a      	mov	r2, r3
 80014fc:	4b24      	ldr	r3, [pc, #144]	; (8001590 <HAL_DFSDM_FilterRegConvCpltCallback+0x19c>)
 80014fe:	701a      	strb	r2, [r3, #0]
		printf("f_write error == %d\r\n", fRet);
 8001500:	4b23      	ldr	r3, [pc, #140]	; (8001590 <HAL_DFSDM_FilterRegConvCpltCallback+0x19c>)
 8001502:	781b      	ldrb	r3, [r3, #0]
 8001504:	4619      	mov	r1, r3
 8001506:	4823      	ldr	r0, [pc, #140]	; (8001594 <HAL_DFSDM_FilterRegConvCpltCallback+0x1a0>)
 8001508:	f009 fedc 	bl	800b2c4 <iprintf>
	//			  fRet = f_close(&myFile);
	//			  printf("f_close error == %d\r\n\n", fRet);
	}
	if(pass == FrameCount + 20)
 800150c:	4b1d      	ldr	r3, [pc, #116]	; (8001584 <HAL_DFSDM_FilterRegConvCpltCallback+0x190>)
 800150e:	681b      	ldr	r3, [r3, #0]
 8001510:	f103 0214 	add.w	r2, r3, #20
 8001514:	4b1a      	ldr	r3, [pc, #104]	; (8001580 <HAL_DFSDM_FilterRegConvCpltCallback+0x18c>)
 8001516:	681b      	ldr	r3, [r3, #0]
 8001518:	429a      	cmp	r2, r3
 800151a:	d111      	bne.n	8001540 <HAL_DFSDM_FilterRegConvCpltCallback+0x14c>
	{
	  fRet = f_close(&myFile);
 800151c:	481b      	ldr	r0, [pc, #108]	; (800158c <HAL_DFSDM_FilterRegConvCpltCallback+0x198>)
 800151e:	f009 fd4b 	bl	800afb8 <f_close>
 8001522:	4603      	mov	r3, r0
 8001524:	461a      	mov	r2, r3
 8001526:	4b1a      	ldr	r3, [pc, #104]	; (8001590 <HAL_DFSDM_FilterRegConvCpltCallback+0x19c>)
 8001528:	701a      	strb	r2, [r3, #0]
	  printf("f_close error == %d\r\n\n", fRet);
 800152a:	4b19      	ldr	r3, [pc, #100]	; (8001590 <HAL_DFSDM_FilterRegConvCpltCallback+0x19c>)
 800152c:	781b      	ldrb	r3, [r3, #0]
 800152e:	4619      	mov	r1, r3
 8001530:	4819      	ldr	r0, [pc, #100]	; (8001598 <HAL_DFSDM_FilterRegConvCpltCallback+0x1a4>)
 8001532:	f009 fec7 	bl	800b2c4 <iprintf>
	  HAL_GPIO_WritePin(LED2_GREEN_GPIO_Port, LED2_GREEN_Pin, GPIO_PIN_SET);
 8001536:	2201      	movs	r2, #1
 8001538:	2120      	movs	r1, #32
 800153a:	4818      	ldr	r0, [pc, #96]	; (800159c <HAL_DFSDM_FilterRegConvCpltCallback+0x1a8>)
 800153c:	f003 f8d4 	bl	80046e8 <HAL_GPIO_WritePin>
	}

	pass++;
 8001540:	4b0f      	ldr	r3, [pc, #60]	; (8001580 <HAL_DFSDM_FilterRegConvCpltCallback+0x18c>)
 8001542:	681b      	ldr	r3, [r3, #0]
 8001544:	3301      	adds	r3, #1
 8001546:	4a0e      	ldr	r2, [pc, #56]	; (8001580 <HAL_DFSDM_FilterRegConvCpltCallback+0x18c>)
 8001548:	6013      	str	r3, [r2, #0]

}
 800154a:	bf00      	nop
 800154c:	3718      	adds	r7, #24
 800154e:	46bd      	mov	sp, r7
 8001550:	bd80      	pop	{r7, pc}
 8001552:	bf00      	nop
 8001554:	200023c4 	.word	0x200023c4
 8001558:	20000008 	.word	0x20000008
 800155c:	2000000c 	.word	0x2000000c
 8001560:	200000b8 	.word	0x200000b8
 8001564:	20000010 	.word	0x20000010
 8001568:	200000bc 	.word	0x200000bc
 800156c:	20000014 	.word	0x20000014
 8001570:	200000c0 	.word	0x200000c0
 8001574:	20000018 	.word	0x20000018
 8001578:	200000c4 	.word	0x200000c4
 800157c:	20004718 	.word	0x20004718
 8001580:	200000b4 	.word	0x200000b4
 8001584:	20000000 	.word	0x20000000
 8001588:	20003418 	.word	0x20003418
 800158c:	20001394 	.word	0x20001394
 8001590:	200000b0 	.word	0x200000b0
 8001594:	0800c138 	.word	0x0800c138
 8001598:	0800c150 	.word	0x0800c150
 800159c:	40020800 	.word	0x40020800

080015a0 <InitWifi>:

void InitWifi()
{
 80015a0:	b580      	push	{r7, lr}
 80015a2:	af00      	add	r7, sp, #0
	ConnectWifi(&hspi3);
 80015a4:	4803      	ldr	r0, [pc, #12]	; (80015b4 <InitWifi+0x14>)
 80015a6:	f000 fe05 	bl	80021b4 <ConnectWifi>
	Wifi_Init();
 80015aa:	f000 fe51 	bl	8002250 <Wifi_Init>


//	SetSSID();
}
 80015ae:	bf00      	nop
 80015b0:	bd80      	pop	{r7, pc}
 80015b2:	bf00      	nop
 80015b4:	2000346c 	.word	0x2000346c

080015b8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80015b8:	b480      	push	{r7}
 80015ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 80015bc:	bf00      	nop
 80015be:	46bd      	mov	sp, r7
 80015c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015c4:	4770      	bx	lr
	...

080015c8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80015c8:	b480      	push	{r7}
 80015ca:	b083      	sub	sp, #12
 80015cc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80015ce:	2300      	movs	r3, #0
 80015d0:	607b      	str	r3, [r7, #4]
 80015d2:	4b10      	ldr	r3, [pc, #64]	; (8001614 <HAL_MspInit+0x4c>)
 80015d4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80015d6:	4a0f      	ldr	r2, [pc, #60]	; (8001614 <HAL_MspInit+0x4c>)
 80015d8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80015dc:	6453      	str	r3, [r2, #68]	; 0x44
 80015de:	4b0d      	ldr	r3, [pc, #52]	; (8001614 <HAL_MspInit+0x4c>)
 80015e0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80015e2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80015e6:	607b      	str	r3, [r7, #4]
 80015e8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80015ea:	2300      	movs	r3, #0
 80015ec:	603b      	str	r3, [r7, #0]
 80015ee:	4b09      	ldr	r3, [pc, #36]	; (8001614 <HAL_MspInit+0x4c>)
 80015f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80015f2:	4a08      	ldr	r2, [pc, #32]	; (8001614 <HAL_MspInit+0x4c>)
 80015f4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80015f8:	6413      	str	r3, [r2, #64]	; 0x40
 80015fa:	4b06      	ldr	r3, [pc, #24]	; (8001614 <HAL_MspInit+0x4c>)
 80015fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80015fe:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001602:	603b      	str	r3, [r7, #0]
 8001604:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001606:	bf00      	nop
 8001608:	370c      	adds	r7, #12
 800160a:	46bd      	mov	sp, r7
 800160c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001610:	4770      	bx	lr
 8001612:	bf00      	nop
 8001614:	40023800 	.word	0x40023800

08001618 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001618:	b580      	push	{r7, lr}
 800161a:	b08c      	sub	sp, #48	; 0x30
 800161c:	af00      	add	r7, sp, #0
 800161e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001620:	f107 031c 	add.w	r3, r7, #28
 8001624:	2200      	movs	r2, #0
 8001626:	601a      	str	r2, [r3, #0]
 8001628:	605a      	str	r2, [r3, #4]
 800162a:	609a      	str	r2, [r3, #8]
 800162c:	60da      	str	r2, [r3, #12]
 800162e:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8001630:	687b      	ldr	r3, [r7, #4]
 8001632:	681b      	ldr	r3, [r3, #0]
 8001634:	4a31      	ldr	r2, [pc, #196]	; (80016fc <HAL_ADC_MspInit+0xe4>)
 8001636:	4293      	cmp	r3, r2
 8001638:	d15b      	bne.n	80016f2 <HAL_ADC_MspInit+0xda>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 800163a:	2300      	movs	r3, #0
 800163c:	61bb      	str	r3, [r7, #24]
 800163e:	4b30      	ldr	r3, [pc, #192]	; (8001700 <HAL_ADC_MspInit+0xe8>)
 8001640:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001642:	4a2f      	ldr	r2, [pc, #188]	; (8001700 <HAL_ADC_MspInit+0xe8>)
 8001644:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001648:	6453      	str	r3, [r2, #68]	; 0x44
 800164a:	4b2d      	ldr	r3, [pc, #180]	; (8001700 <HAL_ADC_MspInit+0xe8>)
 800164c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800164e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001652:	61bb      	str	r3, [r7, #24]
 8001654:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001656:	2300      	movs	r3, #0
 8001658:	617b      	str	r3, [r7, #20]
 800165a:	4b29      	ldr	r3, [pc, #164]	; (8001700 <HAL_ADC_MspInit+0xe8>)
 800165c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800165e:	4a28      	ldr	r2, [pc, #160]	; (8001700 <HAL_ADC_MspInit+0xe8>)
 8001660:	f043 0304 	orr.w	r3, r3, #4
 8001664:	6313      	str	r3, [r2, #48]	; 0x30
 8001666:	4b26      	ldr	r3, [pc, #152]	; (8001700 <HAL_ADC_MspInit+0xe8>)
 8001668:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800166a:	f003 0304 	and.w	r3, r3, #4
 800166e:	617b      	str	r3, [r7, #20]
 8001670:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001672:	2300      	movs	r3, #0
 8001674:	613b      	str	r3, [r7, #16]
 8001676:	4b22      	ldr	r3, [pc, #136]	; (8001700 <HAL_ADC_MspInit+0xe8>)
 8001678:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800167a:	4a21      	ldr	r2, [pc, #132]	; (8001700 <HAL_ADC_MspInit+0xe8>)
 800167c:	f043 0301 	orr.w	r3, r3, #1
 8001680:	6313      	str	r3, [r2, #48]	; 0x30
 8001682:	4b1f      	ldr	r3, [pc, #124]	; (8001700 <HAL_ADC_MspInit+0xe8>)
 8001684:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001686:	f003 0301 	and.w	r3, r3, #1
 800168a:	613b      	str	r3, [r7, #16]
 800168c:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800168e:	2300      	movs	r3, #0
 8001690:	60fb      	str	r3, [r7, #12]
 8001692:	4b1b      	ldr	r3, [pc, #108]	; (8001700 <HAL_ADC_MspInit+0xe8>)
 8001694:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001696:	4a1a      	ldr	r2, [pc, #104]	; (8001700 <HAL_ADC_MspInit+0xe8>)
 8001698:	f043 0302 	orr.w	r3, r3, #2
 800169c:	6313      	str	r3, [r2, #48]	; 0x30
 800169e:	4b18      	ldr	r3, [pc, #96]	; (8001700 <HAL_ADC_MspInit+0xe8>)
 80016a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80016a2:	f003 0302 	and.w	r3, r3, #2
 80016a6:	60fb      	str	r3, [r7, #12]
 80016a8:	68fb      	ldr	r3, [r7, #12]
    PA2     ------> ADC1_IN2
    PA5     ------> ADC1_IN5
    PC4     ------> ADC1_IN14
    PB1     ------> ADC1_IN9
    */
    GPIO_InitStruct.Pin = ARD_A0_Pin|ARD_A5_Pin;
 80016aa:	2311      	movs	r3, #17
 80016ac:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80016ae:	2303      	movs	r3, #3
 80016b0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016b2:	2300      	movs	r3, #0
 80016b4:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80016b6:	f107 031c 	add.w	r3, r7, #28
 80016ba:	4619      	mov	r1, r3
 80016bc:	4811      	ldr	r0, [pc, #68]	; (8001704 <HAL_ADC_MspInit+0xec>)
 80016be:	f002 fe69 	bl	8004394 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = ARD_A1_Pin|ARD_A2_Pin|ARD_A3_Pin;
 80016c2:	2326      	movs	r3, #38	; 0x26
 80016c4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80016c6:	2303      	movs	r3, #3
 80016c8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016ca:	2300      	movs	r3, #0
 80016cc:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80016ce:	f107 031c 	add.w	r3, r7, #28
 80016d2:	4619      	mov	r1, r3
 80016d4:	480c      	ldr	r0, [pc, #48]	; (8001708 <HAL_ADC_MspInit+0xf0>)
 80016d6:	f002 fe5d 	bl	8004394 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = ARD_A4_Pin;
 80016da:	2302      	movs	r3, #2
 80016dc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80016de:	2303      	movs	r3, #3
 80016e0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016e2:	2300      	movs	r3, #0
 80016e4:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(ARD_A4_GPIO_Port, &GPIO_InitStruct);
 80016e6:	f107 031c 	add.w	r3, r7, #28
 80016ea:	4619      	mov	r1, r3
 80016ec:	4807      	ldr	r0, [pc, #28]	; (800170c <HAL_ADC_MspInit+0xf4>)
 80016ee:	f002 fe51 	bl	8004394 <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 80016f2:	bf00      	nop
 80016f4:	3730      	adds	r7, #48	; 0x30
 80016f6:	46bd      	mov	sp, r7
 80016f8:	bd80      	pop	{r7, pc}
 80016fa:	bf00      	nop
 80016fc:	40012000 	.word	0x40012000
 8001700:	40023800 	.word	0x40023800
 8001704:	40020800 	.word	0x40020800
 8001708:	40020000 	.word	0x40020000
 800170c:	40020400 	.word	0x40020400

08001710 <HAL_DAC_MspInit>:
* This function configures the hardware resources used in this example
* @param hdac: DAC handle pointer
* @retval None
*/
void HAL_DAC_MspInit(DAC_HandleTypeDef* hdac)
{
 8001710:	b580      	push	{r7, lr}
 8001712:	b08a      	sub	sp, #40	; 0x28
 8001714:	af00      	add	r7, sp, #0
 8001716:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001718:	f107 0314 	add.w	r3, r7, #20
 800171c:	2200      	movs	r2, #0
 800171e:	601a      	str	r2, [r3, #0]
 8001720:	605a      	str	r2, [r3, #4]
 8001722:	609a      	str	r2, [r3, #8]
 8001724:	60da      	str	r2, [r3, #12]
 8001726:	611a      	str	r2, [r3, #16]
  if(hdac->Instance==DAC)
 8001728:	687b      	ldr	r3, [r7, #4]
 800172a:	681b      	ldr	r3, [r3, #0]
 800172c:	4a17      	ldr	r2, [pc, #92]	; (800178c <HAL_DAC_MspInit+0x7c>)
 800172e:	4293      	cmp	r3, r2
 8001730:	d127      	bne.n	8001782 <HAL_DAC_MspInit+0x72>
  {
  /* USER CODE BEGIN DAC_MspInit 0 */

  /* USER CODE END DAC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DAC_CLK_ENABLE();
 8001732:	2300      	movs	r3, #0
 8001734:	613b      	str	r3, [r7, #16]
 8001736:	4b16      	ldr	r3, [pc, #88]	; (8001790 <HAL_DAC_MspInit+0x80>)
 8001738:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800173a:	4a15      	ldr	r2, [pc, #84]	; (8001790 <HAL_DAC_MspInit+0x80>)
 800173c:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8001740:	6413      	str	r3, [r2, #64]	; 0x40
 8001742:	4b13      	ldr	r3, [pc, #76]	; (8001790 <HAL_DAC_MspInit+0x80>)
 8001744:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001746:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800174a:	613b      	str	r3, [r7, #16]
 800174c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800174e:	2300      	movs	r3, #0
 8001750:	60fb      	str	r3, [r7, #12]
 8001752:	4b0f      	ldr	r3, [pc, #60]	; (8001790 <HAL_DAC_MspInit+0x80>)
 8001754:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001756:	4a0e      	ldr	r2, [pc, #56]	; (8001790 <HAL_DAC_MspInit+0x80>)
 8001758:	f043 0301 	orr.w	r3, r3, #1
 800175c:	6313      	str	r3, [r2, #48]	; 0x30
 800175e:	4b0c      	ldr	r3, [pc, #48]	; (8001790 <HAL_DAC_MspInit+0x80>)
 8001760:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001762:	f003 0301 	and.w	r3, r3, #1
 8001766:	60fb      	str	r3, [r7, #12]
 8001768:	68fb      	ldr	r3, [r7, #12]
    /**DAC GPIO Configuration
    PA4     ------> DAC_OUT1
    */
    GPIO_InitStruct.Pin = ARD_D8_Pin;
 800176a:	2310      	movs	r3, #16
 800176c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800176e:	2303      	movs	r3, #3
 8001770:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001772:	2300      	movs	r3, #0
 8001774:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(ARD_D8_GPIO_Port, &GPIO_InitStruct);
 8001776:	f107 0314 	add.w	r3, r7, #20
 800177a:	4619      	mov	r1, r3
 800177c:	4805      	ldr	r0, [pc, #20]	; (8001794 <HAL_DAC_MspInit+0x84>)
 800177e:	f002 fe09 	bl	8004394 <HAL_GPIO_Init>
  /* USER CODE BEGIN DAC_MspInit 1 */

  /* USER CODE END DAC_MspInit 1 */
  }

}
 8001782:	bf00      	nop
 8001784:	3728      	adds	r7, #40	; 0x28
 8001786:	46bd      	mov	sp, r7
 8001788:	bd80      	pop	{r7, pc}
 800178a:	bf00      	nop
 800178c:	40007400 	.word	0x40007400
 8001790:	40023800 	.word	0x40023800
 8001794:	40020000 	.word	0x40020000

08001798 <HAL_DFSDM_FilterMspInit>:
* This function configures the hardware resources used in this example
* @param hdfsdm_filter: DFSDM_Filter handle pointer
* @retval None
*/
void HAL_DFSDM_FilterMspInit(DFSDM_Filter_HandleTypeDef* hdfsdm_filter)
{
 8001798:	b580      	push	{r7, lr}
 800179a:	b08a      	sub	sp, #40	; 0x28
 800179c:	af00      	add	r7, sp, #0
 800179e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80017a0:	f107 0314 	add.w	r3, r7, #20
 80017a4:	2200      	movs	r2, #0
 80017a6:	601a      	str	r2, [r3, #0]
 80017a8:	605a      	str	r2, [r3, #4]
 80017aa:	609a      	str	r2, [r3, #8]
 80017ac:	60da      	str	r2, [r3, #12]
 80017ae:	611a      	str	r2, [r3, #16]
  if((IS_DFSDM1_FILTER_INSTANCE(hdfsdm_filter->Instance))&&(DFSDM1_Init == 0))
 80017b0:	687b      	ldr	r3, [r7, #4]
 80017b2:	681b      	ldr	r3, [r3, #0]
 80017b4:	4a52      	ldr	r2, [pc, #328]	; (8001900 <HAL_DFSDM_FilterMspInit+0x168>)
 80017b6:	4293      	cmp	r3, r2
 80017b8:	d004      	beq.n	80017c4 <HAL_DFSDM_FilterMspInit+0x2c>
 80017ba:	687b      	ldr	r3, [r7, #4]
 80017bc:	681b      	ldr	r3, [r3, #0]
 80017be:	4a51      	ldr	r2, [pc, #324]	; (8001904 <HAL_DFSDM_FilterMspInit+0x16c>)
 80017c0:	4293      	cmp	r3, r2
 80017c2:	d15c      	bne.n	800187e <HAL_DFSDM_FilterMspInit+0xe6>
 80017c4:	4b50      	ldr	r3, [pc, #320]	; (8001908 <HAL_DFSDM_FilterMspInit+0x170>)
 80017c6:	681b      	ldr	r3, [r3, #0]
 80017c8:	2b00      	cmp	r3, #0
 80017ca:	d158      	bne.n	800187e <HAL_DFSDM_FilterMspInit+0xe6>
  {
  /* USER CODE BEGIN DFSDM1_MspInit 0 */

  /* USER CODE END DFSDM1_MspInit 0 */
    /* Peripheral clock enable */
    HAL_RCC_DFSDM1_CLK_ENABLED++;
 80017cc:	4b4f      	ldr	r3, [pc, #316]	; (800190c <HAL_DFSDM_FilterMspInit+0x174>)
 80017ce:	681b      	ldr	r3, [r3, #0]
 80017d0:	3301      	adds	r3, #1
 80017d2:	4a4e      	ldr	r2, [pc, #312]	; (800190c <HAL_DFSDM_FilterMspInit+0x174>)
 80017d4:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_DFSDM1_CLK_ENABLED==1){
 80017d6:	4b4d      	ldr	r3, [pc, #308]	; (800190c <HAL_DFSDM_FilterMspInit+0x174>)
 80017d8:	681b      	ldr	r3, [r3, #0]
 80017da:	2b01      	cmp	r3, #1
 80017dc:	d10d      	bne.n	80017fa <HAL_DFSDM_FilterMspInit+0x62>
      __HAL_RCC_DFSDM1_CLK_ENABLE();
 80017de:	2300      	movs	r3, #0
 80017e0:	613b      	str	r3, [r7, #16]
 80017e2:	4b4b      	ldr	r3, [pc, #300]	; (8001910 <HAL_DFSDM_FilterMspInit+0x178>)
 80017e4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80017e6:	4a4a      	ldr	r2, [pc, #296]	; (8001910 <HAL_DFSDM_FilterMspInit+0x178>)
 80017e8:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80017ec:	6453      	str	r3, [r2, #68]	; 0x44
 80017ee:	4b48      	ldr	r3, [pc, #288]	; (8001910 <HAL_DFSDM_FilterMspInit+0x178>)
 80017f0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80017f2:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80017f6:	613b      	str	r3, [r7, #16]
 80017f8:	693b      	ldr	r3, [r7, #16]
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80017fa:	2300      	movs	r3, #0
 80017fc:	60fb      	str	r3, [r7, #12]
 80017fe:	4b44      	ldr	r3, [pc, #272]	; (8001910 <HAL_DFSDM_FilterMspInit+0x178>)
 8001800:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001802:	4a43      	ldr	r2, [pc, #268]	; (8001910 <HAL_DFSDM_FilterMspInit+0x178>)
 8001804:	f043 0301 	orr.w	r3, r3, #1
 8001808:	6313      	str	r3, [r2, #48]	; 0x30
 800180a:	4b41      	ldr	r3, [pc, #260]	; (8001910 <HAL_DFSDM_FilterMspInit+0x178>)
 800180c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800180e:	f003 0301 	and.w	r3, r3, #1
 8001812:	60fb      	str	r3, [r7, #12]
 8001814:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001816:	2300      	movs	r3, #0
 8001818:	60bb      	str	r3, [r7, #8]
 800181a:	4b3d      	ldr	r3, [pc, #244]	; (8001910 <HAL_DFSDM_FilterMspInit+0x178>)
 800181c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800181e:	4a3c      	ldr	r2, [pc, #240]	; (8001910 <HAL_DFSDM_FilterMspInit+0x178>)
 8001820:	f043 0308 	orr.w	r3, r3, #8
 8001824:	6313      	str	r3, [r2, #48]	; 0x30
 8001826:	4b3a      	ldr	r3, [pc, #232]	; (8001910 <HAL_DFSDM_FilterMspInit+0x178>)
 8001828:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800182a:	f003 0308 	and.w	r3, r3, #8
 800182e:	60bb      	str	r3, [r7, #8]
 8001830:	68bb      	ldr	r3, [r7, #8]
    /**DFSDM1 GPIO Configuration
    PA8     ------> DFSDM1_CKOUT
    PD6     ------> DFSDM1_DATIN1
    */
    GPIO_InitStruct.Pin = DFSDM1_CKOUT_Pin;
 8001832:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001836:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001838:	2302      	movs	r3, #2
 800183a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800183c:	2300      	movs	r3, #0
 800183e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001840:	2300      	movs	r3, #0
 8001842:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_DFSDM1;
 8001844:	2306      	movs	r3, #6
 8001846:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(DFSDM1_CKOUT_GPIO_Port, &GPIO_InitStruct);
 8001848:	f107 0314 	add.w	r3, r7, #20
 800184c:	4619      	mov	r1, r3
 800184e:	4831      	ldr	r0, [pc, #196]	; (8001914 <HAL_DFSDM_FilterMspInit+0x17c>)
 8001850:	f002 fda0 	bl	8004394 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = DFSDM1_DATIN1_Pin;
 8001854:	2340      	movs	r3, #64	; 0x40
 8001856:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001858:	2302      	movs	r3, #2
 800185a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800185c:	2300      	movs	r3, #0
 800185e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001860:	2300      	movs	r3, #0
 8001862:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_DFSDM1;
 8001864:	2306      	movs	r3, #6
 8001866:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(DFSDM1_DATIN1_GPIO_Port, &GPIO_InitStruct);
 8001868:	f107 0314 	add.w	r3, r7, #20
 800186c:	4619      	mov	r1, r3
 800186e:	482a      	ldr	r0, [pc, #168]	; (8001918 <HAL_DFSDM_FilterMspInit+0x180>)
 8001870:	f002 fd90 	bl	8004394 <HAL_GPIO_Init>

  /* USER CODE BEGIN DFSDM1_MspInit 1 */

  /* USER CODE END DFSDM1_MspInit 1 */
  DFSDM1_Init++;
 8001874:	4b24      	ldr	r3, [pc, #144]	; (8001908 <HAL_DFSDM_FilterMspInit+0x170>)
 8001876:	681b      	ldr	r3, [r3, #0]
 8001878:	3301      	adds	r3, #1
 800187a:	4a23      	ldr	r2, [pc, #140]	; (8001908 <HAL_DFSDM_FilterMspInit+0x170>)
 800187c:	6013      	str	r3, [r2, #0]
  }

    /* DFSDM1 DMA Init */
    /* DFSDM1_FLT0 Init */
  if(hdfsdm_filter->Instance == DFSDM1_Filter0){
 800187e:	687b      	ldr	r3, [r7, #4]
 8001880:	681b      	ldr	r3, [r3, #0]
 8001882:	4a1f      	ldr	r2, [pc, #124]	; (8001900 <HAL_DFSDM_FilterMspInit+0x168>)
 8001884:	4293      	cmp	r3, r2
 8001886:	d137      	bne.n	80018f8 <HAL_DFSDM_FilterMspInit+0x160>
    hdma_dfsdm1_flt0.Instance = DMA2_Stream0;
 8001888:	4b24      	ldr	r3, [pc, #144]	; (800191c <HAL_DFSDM_FilterMspInit+0x184>)
 800188a:	4a25      	ldr	r2, [pc, #148]	; (8001920 <HAL_DFSDM_FilterMspInit+0x188>)
 800188c:	601a      	str	r2, [r3, #0]
    hdma_dfsdm1_flt0.Init.Channel = DMA_CHANNEL_7;
 800188e:	4b23      	ldr	r3, [pc, #140]	; (800191c <HAL_DFSDM_FilterMspInit+0x184>)
 8001890:	f04f 6260 	mov.w	r2, #234881024	; 0xe000000
 8001894:	605a      	str	r2, [r3, #4]
    hdma_dfsdm1_flt0.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001896:	4b21      	ldr	r3, [pc, #132]	; (800191c <HAL_DFSDM_FilterMspInit+0x184>)
 8001898:	2200      	movs	r2, #0
 800189a:	609a      	str	r2, [r3, #8]
    hdma_dfsdm1_flt0.Init.PeriphInc = DMA_PINC_DISABLE;
 800189c:	4b1f      	ldr	r3, [pc, #124]	; (800191c <HAL_DFSDM_FilterMspInit+0x184>)
 800189e:	2200      	movs	r2, #0
 80018a0:	60da      	str	r2, [r3, #12]
    hdma_dfsdm1_flt0.Init.MemInc = DMA_MINC_ENABLE;
 80018a2:	4b1e      	ldr	r3, [pc, #120]	; (800191c <HAL_DFSDM_FilterMspInit+0x184>)
 80018a4:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80018a8:	611a      	str	r2, [r3, #16]
    hdma_dfsdm1_flt0.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 80018aa:	4b1c      	ldr	r3, [pc, #112]	; (800191c <HAL_DFSDM_FilterMspInit+0x184>)
 80018ac:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80018b0:	615a      	str	r2, [r3, #20]
    hdma_dfsdm1_flt0.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 80018b2:	4b1a      	ldr	r3, [pc, #104]	; (800191c <HAL_DFSDM_FilterMspInit+0x184>)
 80018b4:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80018b8:	619a      	str	r2, [r3, #24]
    hdma_dfsdm1_flt0.Init.Mode = DMA_CIRCULAR;
 80018ba:	4b18      	ldr	r3, [pc, #96]	; (800191c <HAL_DFSDM_FilterMspInit+0x184>)
 80018bc:	f44f 7280 	mov.w	r2, #256	; 0x100
 80018c0:	61da      	str	r2, [r3, #28]
    hdma_dfsdm1_flt0.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 80018c2:	4b16      	ldr	r3, [pc, #88]	; (800191c <HAL_DFSDM_FilterMspInit+0x184>)
 80018c4:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 80018c8:	621a      	str	r2, [r3, #32]
    hdma_dfsdm1_flt0.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80018ca:	4b14      	ldr	r3, [pc, #80]	; (800191c <HAL_DFSDM_FilterMspInit+0x184>)
 80018cc:	2200      	movs	r2, #0
 80018ce:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_dfsdm1_flt0) != HAL_OK)
 80018d0:	4812      	ldr	r0, [pc, #72]	; (800191c <HAL_DFSDM_FilterMspInit+0x184>)
 80018d2:	f002 f917 	bl	8003b04 <HAL_DMA_Init>
 80018d6:	4603      	mov	r3, r0
 80018d8:	2b00      	cmp	r3, #0
 80018da:	d001      	beq.n	80018e0 <HAL_DFSDM_FilterMspInit+0x148>
    {
      Error_Handler();
 80018dc:	f7ff fe6c 	bl	80015b8 <Error_Handler>
    }

    /* Several peripheral DMA handle pointers point to the same DMA handle.
     Be aware that there is only one stream to perform all the requested DMAs. */
    __HAL_LINKDMA(hdfsdm_filter,hdmaInj,hdma_dfsdm1_flt0);
 80018e0:	687b      	ldr	r3, [r7, #4]
 80018e2:	4a0e      	ldr	r2, [pc, #56]	; (800191c <HAL_DFSDM_FilterMspInit+0x184>)
 80018e4:	62da      	str	r2, [r3, #44]	; 0x2c
 80018e6:	4a0d      	ldr	r2, [pc, #52]	; (800191c <HAL_DFSDM_FilterMspInit+0x184>)
 80018e8:	687b      	ldr	r3, [r7, #4]
 80018ea:	6393      	str	r3, [r2, #56]	; 0x38
    __HAL_LINKDMA(hdfsdm_filter,hdmaReg,hdma_dfsdm1_flt0);
 80018ec:	687b      	ldr	r3, [r7, #4]
 80018ee:	4a0b      	ldr	r2, [pc, #44]	; (800191c <HAL_DFSDM_FilterMspInit+0x184>)
 80018f0:	629a      	str	r2, [r3, #40]	; 0x28
 80018f2:	4a0a      	ldr	r2, [pc, #40]	; (800191c <HAL_DFSDM_FilterMspInit+0x184>)
 80018f4:	687b      	ldr	r3, [r7, #4]
 80018f6:	6393      	str	r3, [r2, #56]	; 0x38
  }

}
 80018f8:	bf00      	nop
 80018fa:	3728      	adds	r7, #40	; 0x28
 80018fc:	46bd      	mov	sp, r7
 80018fe:	bd80      	pop	{r7, pc}
 8001900:	40016100 	.word	0x40016100
 8001904:	40016180 	.word	0x40016180
 8001908:	200000dc 	.word	0x200000dc
 800190c:	200000d8 	.word	0x200000d8
 8001910:	40023800 	.word	0x40023800
 8001914:	40020000 	.word	0x40020000
 8001918:	40020c00 	.word	0x40020c00
 800191c:	2000350c 	.word	0x2000350c
 8001920:	40026410 	.word	0x40026410

08001924 <HAL_DFSDM_ChannelMspInit>:
* This function configures the hardware resources used in this example
* @param hdfsdm_channel: DFSDM_Channel handle pointer
* @retval None
*/
void HAL_DFSDM_ChannelMspInit(DFSDM_Channel_HandleTypeDef* hdfsdm_channel)
{
 8001924:	b580      	push	{r7, lr}
 8001926:	b08a      	sub	sp, #40	; 0x28
 8001928:	af00      	add	r7, sp, #0
 800192a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800192c:	f107 0314 	add.w	r3, r7, #20
 8001930:	2200      	movs	r2, #0
 8001932:	601a      	str	r2, [r3, #0]
 8001934:	605a      	str	r2, [r3, #4]
 8001936:	609a      	str	r2, [r3, #8]
 8001938:	60da      	str	r2, [r3, #12]
 800193a:	611a      	str	r2, [r3, #16]
  if((IS_DFSDM1_CHANNEL_INSTANCE(hdfsdm_channel->Instance))&&(DFSDM1_Init == 0))
 800193c:	687b      	ldr	r3, [r7, #4]
 800193e:	681b      	ldr	r3, [r3, #0]
 8001940:	4a39      	ldr	r2, [pc, #228]	; (8001a28 <HAL_DFSDM_ChannelMspInit+0x104>)
 8001942:	4293      	cmp	r3, r2
 8001944:	d00e      	beq.n	8001964 <HAL_DFSDM_ChannelMspInit+0x40>
 8001946:	687b      	ldr	r3, [r7, #4]
 8001948:	681b      	ldr	r3, [r3, #0]
 800194a:	4a38      	ldr	r2, [pc, #224]	; (8001a2c <HAL_DFSDM_ChannelMspInit+0x108>)
 800194c:	4293      	cmp	r3, r2
 800194e:	d009      	beq.n	8001964 <HAL_DFSDM_ChannelMspInit+0x40>
 8001950:	687b      	ldr	r3, [r7, #4]
 8001952:	681b      	ldr	r3, [r3, #0]
 8001954:	4a36      	ldr	r2, [pc, #216]	; (8001a30 <HAL_DFSDM_ChannelMspInit+0x10c>)
 8001956:	4293      	cmp	r3, r2
 8001958:	d004      	beq.n	8001964 <HAL_DFSDM_ChannelMspInit+0x40>
 800195a:	687b      	ldr	r3, [r7, #4]
 800195c:	681b      	ldr	r3, [r3, #0]
 800195e:	4a35      	ldr	r2, [pc, #212]	; (8001a34 <HAL_DFSDM_ChannelMspInit+0x110>)
 8001960:	4293      	cmp	r3, r2
 8001962:	d15c      	bne.n	8001a1e <HAL_DFSDM_ChannelMspInit+0xfa>
 8001964:	4b34      	ldr	r3, [pc, #208]	; (8001a38 <HAL_DFSDM_ChannelMspInit+0x114>)
 8001966:	681b      	ldr	r3, [r3, #0]
 8001968:	2b00      	cmp	r3, #0
 800196a:	d158      	bne.n	8001a1e <HAL_DFSDM_ChannelMspInit+0xfa>
  {
  /* USER CODE BEGIN DFSDM1_MspInit 0 */

  /* USER CODE END DFSDM1_MspInit 0 */
    /* Peripheral clock enable */
    HAL_RCC_DFSDM1_CLK_ENABLED++;
 800196c:	4b33      	ldr	r3, [pc, #204]	; (8001a3c <HAL_DFSDM_ChannelMspInit+0x118>)
 800196e:	681b      	ldr	r3, [r3, #0]
 8001970:	3301      	adds	r3, #1
 8001972:	4a32      	ldr	r2, [pc, #200]	; (8001a3c <HAL_DFSDM_ChannelMspInit+0x118>)
 8001974:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_DFSDM1_CLK_ENABLED==1){
 8001976:	4b31      	ldr	r3, [pc, #196]	; (8001a3c <HAL_DFSDM_ChannelMspInit+0x118>)
 8001978:	681b      	ldr	r3, [r3, #0]
 800197a:	2b01      	cmp	r3, #1
 800197c:	d10d      	bne.n	800199a <HAL_DFSDM_ChannelMspInit+0x76>
      __HAL_RCC_DFSDM1_CLK_ENABLE();
 800197e:	2300      	movs	r3, #0
 8001980:	613b      	str	r3, [r7, #16]
 8001982:	4b2f      	ldr	r3, [pc, #188]	; (8001a40 <HAL_DFSDM_ChannelMspInit+0x11c>)
 8001984:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001986:	4a2e      	ldr	r2, [pc, #184]	; (8001a40 <HAL_DFSDM_ChannelMspInit+0x11c>)
 8001988:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800198c:	6453      	str	r3, [r2, #68]	; 0x44
 800198e:	4b2c      	ldr	r3, [pc, #176]	; (8001a40 <HAL_DFSDM_ChannelMspInit+0x11c>)
 8001990:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001992:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8001996:	613b      	str	r3, [r7, #16]
 8001998:	693b      	ldr	r3, [r7, #16]
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800199a:	2300      	movs	r3, #0
 800199c:	60fb      	str	r3, [r7, #12]
 800199e:	4b28      	ldr	r3, [pc, #160]	; (8001a40 <HAL_DFSDM_ChannelMspInit+0x11c>)
 80019a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80019a2:	4a27      	ldr	r2, [pc, #156]	; (8001a40 <HAL_DFSDM_ChannelMspInit+0x11c>)
 80019a4:	f043 0301 	orr.w	r3, r3, #1
 80019a8:	6313      	str	r3, [r2, #48]	; 0x30
 80019aa:	4b25      	ldr	r3, [pc, #148]	; (8001a40 <HAL_DFSDM_ChannelMspInit+0x11c>)
 80019ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80019ae:	f003 0301 	and.w	r3, r3, #1
 80019b2:	60fb      	str	r3, [r7, #12]
 80019b4:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 80019b6:	2300      	movs	r3, #0
 80019b8:	60bb      	str	r3, [r7, #8]
 80019ba:	4b21      	ldr	r3, [pc, #132]	; (8001a40 <HAL_DFSDM_ChannelMspInit+0x11c>)
 80019bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80019be:	4a20      	ldr	r2, [pc, #128]	; (8001a40 <HAL_DFSDM_ChannelMspInit+0x11c>)
 80019c0:	f043 0308 	orr.w	r3, r3, #8
 80019c4:	6313      	str	r3, [r2, #48]	; 0x30
 80019c6:	4b1e      	ldr	r3, [pc, #120]	; (8001a40 <HAL_DFSDM_ChannelMspInit+0x11c>)
 80019c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80019ca:	f003 0308 	and.w	r3, r3, #8
 80019ce:	60bb      	str	r3, [r7, #8]
 80019d0:	68bb      	ldr	r3, [r7, #8]
    /**DFSDM1 GPIO Configuration
    PA8     ------> DFSDM1_CKOUT
    PD6     ------> DFSDM1_DATIN1
    */
    GPIO_InitStruct.Pin = DFSDM1_CKOUT_Pin;
 80019d2:	f44f 7380 	mov.w	r3, #256	; 0x100
 80019d6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80019d8:	2302      	movs	r3, #2
 80019da:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019dc:	2300      	movs	r3, #0
 80019de:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80019e0:	2300      	movs	r3, #0
 80019e2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_DFSDM1;
 80019e4:	2306      	movs	r3, #6
 80019e6:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(DFSDM1_CKOUT_GPIO_Port, &GPIO_InitStruct);
 80019e8:	f107 0314 	add.w	r3, r7, #20
 80019ec:	4619      	mov	r1, r3
 80019ee:	4815      	ldr	r0, [pc, #84]	; (8001a44 <HAL_DFSDM_ChannelMspInit+0x120>)
 80019f0:	f002 fcd0 	bl	8004394 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = DFSDM1_DATIN1_Pin;
 80019f4:	2340      	movs	r3, #64	; 0x40
 80019f6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80019f8:	2302      	movs	r3, #2
 80019fa:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019fc:	2300      	movs	r3, #0
 80019fe:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001a00:	2300      	movs	r3, #0
 8001a02:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_DFSDM1;
 8001a04:	2306      	movs	r3, #6
 8001a06:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(DFSDM1_DATIN1_GPIO_Port, &GPIO_InitStruct);
 8001a08:	f107 0314 	add.w	r3, r7, #20
 8001a0c:	4619      	mov	r1, r3
 8001a0e:	480e      	ldr	r0, [pc, #56]	; (8001a48 <HAL_DFSDM_ChannelMspInit+0x124>)
 8001a10:	f002 fcc0 	bl	8004394 <HAL_GPIO_Init>

  /* USER CODE BEGIN DFSDM1_MspInit 1 */

  /* USER CODE END DFSDM1_MspInit 1 */
  DFSDM1_Init++;
 8001a14:	4b08      	ldr	r3, [pc, #32]	; (8001a38 <HAL_DFSDM_ChannelMspInit+0x114>)
 8001a16:	681b      	ldr	r3, [r3, #0]
 8001a18:	3301      	adds	r3, #1
 8001a1a:	4a07      	ldr	r2, [pc, #28]	; (8001a38 <HAL_DFSDM_ChannelMspInit+0x114>)
 8001a1c:	6013      	str	r3, [r2, #0]
  }

}
 8001a1e:	bf00      	nop
 8001a20:	3728      	adds	r7, #40	; 0x28
 8001a22:	46bd      	mov	sp, r7
 8001a24:	bd80      	pop	{r7, pc}
 8001a26:	bf00      	nop
 8001a28:	40016000 	.word	0x40016000
 8001a2c:	40016020 	.word	0x40016020
 8001a30:	40016040 	.word	0x40016040
 8001a34:	40016060 	.word	0x40016060
 8001a38:	200000dc 	.word	0x200000dc
 8001a3c:	200000d8 	.word	0x200000d8
 8001a40:	40023800 	.word	0x40023800
 8001a44:	40020000 	.word	0x40020000
 8001a48:	40020c00 	.word	0x40020c00

08001a4c <HAL_FMPI2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hfmpi2c: FMPI2C handle pointer
* @retval None
*/
void HAL_FMPI2C_MspInit(FMPI2C_HandleTypeDef* hfmpi2c)
{
 8001a4c:	b580      	push	{r7, lr}
 8001a4e:	b08a      	sub	sp, #40	; 0x28
 8001a50:	af00      	add	r7, sp, #0
 8001a52:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001a54:	f107 0314 	add.w	r3, r7, #20
 8001a58:	2200      	movs	r2, #0
 8001a5a:	601a      	str	r2, [r3, #0]
 8001a5c:	605a      	str	r2, [r3, #4]
 8001a5e:	609a      	str	r2, [r3, #8]
 8001a60:	60da      	str	r2, [r3, #12]
 8001a62:	611a      	str	r2, [r3, #16]
  if(hfmpi2c->Instance==FMPI2C1)
 8001a64:	687b      	ldr	r3, [r7, #4]
 8001a66:	681b      	ldr	r3, [r3, #0]
 8001a68:	4a19      	ldr	r2, [pc, #100]	; (8001ad0 <HAL_FMPI2C_MspInit+0x84>)
 8001a6a:	4293      	cmp	r3, r2
 8001a6c:	d12b      	bne.n	8001ac6 <HAL_FMPI2C_MspInit+0x7a>
  {
  /* USER CODE BEGIN FMPI2C1_MspInit 0 */

  /* USER CODE END FMPI2C1_MspInit 0 */

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001a6e:	2300      	movs	r3, #0
 8001a70:	613b      	str	r3, [r7, #16]
 8001a72:	4b18      	ldr	r3, [pc, #96]	; (8001ad4 <HAL_FMPI2C_MspInit+0x88>)
 8001a74:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a76:	4a17      	ldr	r2, [pc, #92]	; (8001ad4 <HAL_FMPI2C_MspInit+0x88>)
 8001a78:	f043 0304 	orr.w	r3, r3, #4
 8001a7c:	6313      	str	r3, [r2, #48]	; 0x30
 8001a7e:	4b15      	ldr	r3, [pc, #84]	; (8001ad4 <HAL_FMPI2C_MspInit+0x88>)
 8001a80:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a82:	f003 0304 	and.w	r3, r3, #4
 8001a86:	613b      	str	r3, [r7, #16]
 8001a88:	693b      	ldr	r3, [r7, #16]
    /**FMPI2C1 GPIO Configuration
    PC6     ------> FMPI2C1_SCL
    PC7     ------> FMPI2C1_SDA
    */
    GPIO_InitStruct.Pin = I2CFMP1_SCL_Pin|I2CFMP_SDA_Pin;
 8001a8a:	23c0      	movs	r3, #192	; 0xc0
 8001a8c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001a8e:	2312      	movs	r3, #18
 8001a90:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001a92:	2301      	movs	r3, #1
 8001a94:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001a96:	2303      	movs	r3, #3
 8001a98:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_FMPI2C1;
 8001a9a:	2304      	movs	r3, #4
 8001a9c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001a9e:	f107 0314 	add.w	r3, r7, #20
 8001aa2:	4619      	mov	r1, r3
 8001aa4:	480c      	ldr	r0, [pc, #48]	; (8001ad8 <HAL_FMPI2C_MspInit+0x8c>)
 8001aa6:	f002 fc75 	bl	8004394 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_FMPI2C1_CLK_ENABLE();
 8001aaa:	2300      	movs	r3, #0
 8001aac:	60fb      	str	r3, [r7, #12]
 8001aae:	4b09      	ldr	r3, [pc, #36]	; (8001ad4 <HAL_FMPI2C_MspInit+0x88>)
 8001ab0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ab2:	4a08      	ldr	r2, [pc, #32]	; (8001ad4 <HAL_FMPI2C_MspInit+0x88>)
 8001ab4:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001ab8:	6413      	str	r3, [r2, #64]	; 0x40
 8001aba:	4b06      	ldr	r3, [pc, #24]	; (8001ad4 <HAL_FMPI2C_MspInit+0x88>)
 8001abc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001abe:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8001ac2:	60fb      	str	r3, [r7, #12]
 8001ac4:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN FMPI2C1_MspInit 1 */

  /* USER CODE END FMPI2C1_MspInit 1 */
  }

}
 8001ac6:	bf00      	nop
 8001ac8:	3728      	adds	r7, #40	; 0x28
 8001aca:	46bd      	mov	sp, r7
 8001acc:	bd80      	pop	{r7, pc}
 8001ace:	bf00      	nop
 8001ad0:	40006000 	.word	0x40006000
 8001ad4:	40023800 	.word	0x40023800
 8001ad8:	40020800 	.word	0x40020800

08001adc <HAL_QSPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hqspi: QSPI handle pointer
* @retval None
*/
void HAL_QSPI_MspInit(QSPI_HandleTypeDef* hqspi)
{
 8001adc:	b580      	push	{r7, lr}
 8001ade:	b08e      	sub	sp, #56	; 0x38
 8001ae0:	af00      	add	r7, sp, #0
 8001ae2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001ae4:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001ae8:	2200      	movs	r2, #0
 8001aea:	601a      	str	r2, [r3, #0]
 8001aec:	605a      	str	r2, [r3, #4]
 8001aee:	609a      	str	r2, [r3, #8]
 8001af0:	60da      	str	r2, [r3, #12]
 8001af2:	611a      	str	r2, [r3, #16]
  if(hqspi->Instance==QUADSPI)
 8001af4:	687b      	ldr	r3, [r7, #4]
 8001af6:	681b      	ldr	r3, [r3, #0]
 8001af8:	4a56      	ldr	r2, [pc, #344]	; (8001c54 <HAL_QSPI_MspInit+0x178>)
 8001afa:	4293      	cmp	r3, r2
 8001afc:	f040 80a6 	bne.w	8001c4c <HAL_QSPI_MspInit+0x170>
  {
  /* USER CODE BEGIN QUADSPI_MspInit 0 */

  /* USER CODE END QUADSPI_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_QSPI_CLK_ENABLE();
 8001b00:	2300      	movs	r3, #0
 8001b02:	623b      	str	r3, [r7, #32]
 8001b04:	4b54      	ldr	r3, [pc, #336]	; (8001c58 <HAL_QSPI_MspInit+0x17c>)
 8001b06:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001b08:	4a53      	ldr	r2, [pc, #332]	; (8001c58 <HAL_QSPI_MspInit+0x17c>)
 8001b0a:	f043 0302 	orr.w	r3, r3, #2
 8001b0e:	6393      	str	r3, [r2, #56]	; 0x38
 8001b10:	4b51      	ldr	r3, [pc, #324]	; (8001c58 <HAL_QSPI_MspInit+0x17c>)
 8001b12:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001b14:	f003 0302 	and.w	r3, r3, #2
 8001b18:	623b      	str	r3, [r7, #32]
 8001b1a:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOE_CLK_ENABLE();
 8001b1c:	2300      	movs	r3, #0
 8001b1e:	61fb      	str	r3, [r7, #28]
 8001b20:	4b4d      	ldr	r3, [pc, #308]	; (8001c58 <HAL_QSPI_MspInit+0x17c>)
 8001b22:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b24:	4a4c      	ldr	r2, [pc, #304]	; (8001c58 <HAL_QSPI_MspInit+0x17c>)
 8001b26:	f043 0310 	orr.w	r3, r3, #16
 8001b2a:	6313      	str	r3, [r2, #48]	; 0x30
 8001b2c:	4b4a      	ldr	r3, [pc, #296]	; (8001c58 <HAL_QSPI_MspInit+0x17c>)
 8001b2e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b30:	f003 0310 	and.w	r3, r3, #16
 8001b34:	61fb      	str	r3, [r7, #28]
 8001b36:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOF_CLK_ENABLE();
 8001b38:	2300      	movs	r3, #0
 8001b3a:	61bb      	str	r3, [r7, #24]
 8001b3c:	4b46      	ldr	r3, [pc, #280]	; (8001c58 <HAL_QSPI_MspInit+0x17c>)
 8001b3e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b40:	4a45      	ldr	r2, [pc, #276]	; (8001c58 <HAL_QSPI_MspInit+0x17c>)
 8001b42:	f043 0320 	orr.w	r3, r3, #32
 8001b46:	6313      	str	r3, [r2, #48]	; 0x30
 8001b48:	4b43      	ldr	r3, [pc, #268]	; (8001c58 <HAL_QSPI_MspInit+0x17c>)
 8001b4a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b4c:	f003 0320 	and.w	r3, r3, #32
 8001b50:	61bb      	str	r3, [r7, #24]
 8001b52:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001b54:	2300      	movs	r3, #0
 8001b56:	617b      	str	r3, [r7, #20]
 8001b58:	4b3f      	ldr	r3, [pc, #252]	; (8001c58 <HAL_QSPI_MspInit+0x17c>)
 8001b5a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b5c:	4a3e      	ldr	r2, [pc, #248]	; (8001c58 <HAL_QSPI_MspInit+0x17c>)
 8001b5e:	f043 0302 	orr.w	r3, r3, #2
 8001b62:	6313      	str	r3, [r2, #48]	; 0x30
 8001b64:	4b3c      	ldr	r3, [pc, #240]	; (8001c58 <HAL_QSPI_MspInit+0x17c>)
 8001b66:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b68:	f003 0302 	and.w	r3, r3, #2
 8001b6c:	617b      	str	r3, [r7, #20]
 8001b6e:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001b70:	2300      	movs	r3, #0
 8001b72:	613b      	str	r3, [r7, #16]
 8001b74:	4b38      	ldr	r3, [pc, #224]	; (8001c58 <HAL_QSPI_MspInit+0x17c>)
 8001b76:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b78:	4a37      	ldr	r2, [pc, #220]	; (8001c58 <HAL_QSPI_MspInit+0x17c>)
 8001b7a:	f043 0308 	orr.w	r3, r3, #8
 8001b7e:	6313      	str	r3, [r2, #48]	; 0x30
 8001b80:	4b35      	ldr	r3, [pc, #212]	; (8001c58 <HAL_QSPI_MspInit+0x17c>)
 8001b82:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b84:	f003 0308 	and.w	r3, r3, #8
 8001b88:	613b      	str	r3, [r7, #16]
 8001b8a:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 8001b8c:	2300      	movs	r3, #0
 8001b8e:	60fb      	str	r3, [r7, #12]
 8001b90:	4b31      	ldr	r3, [pc, #196]	; (8001c58 <HAL_QSPI_MspInit+0x17c>)
 8001b92:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b94:	4a30      	ldr	r2, [pc, #192]	; (8001c58 <HAL_QSPI_MspInit+0x17c>)
 8001b96:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001b9a:	6313      	str	r3, [r2, #48]	; 0x30
 8001b9c:	4b2e      	ldr	r3, [pc, #184]	; (8001c58 <HAL_QSPI_MspInit+0x17c>)
 8001b9e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ba0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001ba4:	60fb      	str	r3, [r7, #12]
 8001ba6:	68fb      	ldr	r3, [r7, #12]
    PF9     ------> QUADSPI_BK1_IO1
    PB2     ------> QUADSPI_CLK
    PD13     ------> QUADSPI_BK1_IO3
    PG6     ------> QUADSPI_BK1_NCS
    */
    GPIO_InitStruct.Pin = QSPI_BK1_IO2_Pin;
 8001ba8:	2304      	movs	r3, #4
 8001baa:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001bac:	2302      	movs	r3, #2
 8001bae:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001bb0:	2300      	movs	r3, #0
 8001bb2:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001bb4:	2303      	movs	r3, #3
 8001bb6:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF9_QSPI;
 8001bb8:	2309      	movs	r3, #9
 8001bba:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(QSPI_BK1_IO2_GPIO_Port, &GPIO_InitStruct);
 8001bbc:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001bc0:	4619      	mov	r1, r3
 8001bc2:	4826      	ldr	r0, [pc, #152]	; (8001c5c <HAL_QSPI_MspInit+0x180>)
 8001bc4:	f002 fbe6 	bl	8004394 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = QSPI_BK1_IO0_Pin|QSPI_BK1_IO1_Pin;
 8001bc8:	f44f 7340 	mov.w	r3, #768	; 0x300
 8001bcc:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001bce:	2302      	movs	r3, #2
 8001bd0:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001bd2:	2300      	movs	r3, #0
 8001bd4:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001bd6:	2303      	movs	r3, #3
 8001bd8:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8001bda:	230a      	movs	r3, #10
 8001bdc:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8001bde:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001be2:	4619      	mov	r1, r3
 8001be4:	481e      	ldr	r0, [pc, #120]	; (8001c60 <HAL_QSPI_MspInit+0x184>)
 8001be6:	f002 fbd5 	bl	8004394 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = QSPI_CLK_Pin;
 8001bea:	2304      	movs	r3, #4
 8001bec:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001bee:	2302      	movs	r3, #2
 8001bf0:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001bf2:	2300      	movs	r3, #0
 8001bf4:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001bf6:	2303      	movs	r3, #3
 8001bf8:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF9_QSPI;
 8001bfa:	2309      	movs	r3, #9
 8001bfc:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(QSPI_CLK_GPIO_Port, &GPIO_InitStruct);
 8001bfe:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001c02:	4619      	mov	r1, r3
 8001c04:	4817      	ldr	r0, [pc, #92]	; (8001c64 <HAL_QSPI_MspInit+0x188>)
 8001c06:	f002 fbc5 	bl	8004394 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = QSPI_BK1_IO3_Pin;
 8001c0a:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001c0e:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001c10:	2302      	movs	r3, #2
 8001c12:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c14:	2300      	movs	r3, #0
 8001c16:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001c18:	2303      	movs	r3, #3
 8001c1a:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF9_QSPI;
 8001c1c:	2309      	movs	r3, #9
 8001c1e:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(QSPI_BK1_IO3_GPIO_Port, &GPIO_InitStruct);
 8001c20:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001c24:	4619      	mov	r1, r3
 8001c26:	4810      	ldr	r0, [pc, #64]	; (8001c68 <HAL_QSPI_MspInit+0x18c>)
 8001c28:	f002 fbb4 	bl	8004394 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = QSPI_BK1_NCS_Pin;
 8001c2c:	2340      	movs	r3, #64	; 0x40
 8001c2e:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001c30:	2302      	movs	r3, #2
 8001c32:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c34:	2300      	movs	r3, #0
 8001c36:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001c38:	2303      	movs	r3, #3
 8001c3a:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8001c3c:	230a      	movs	r3, #10
 8001c3e:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(QSPI_BK1_NCS_GPIO_Port, &GPIO_InitStruct);
 8001c40:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001c44:	4619      	mov	r1, r3
 8001c46:	4809      	ldr	r0, [pc, #36]	; (8001c6c <HAL_QSPI_MspInit+0x190>)
 8001c48:	f002 fba4 	bl	8004394 <HAL_GPIO_Init>
  /* USER CODE BEGIN QUADSPI_MspInit 1 */

  /* USER CODE END QUADSPI_MspInit 1 */
  }

}
 8001c4c:	bf00      	nop
 8001c4e:	3738      	adds	r7, #56	; 0x38
 8001c50:	46bd      	mov	sp, r7
 8001c52:	bd80      	pop	{r7, pc}
 8001c54:	a0001000 	.word	0xa0001000
 8001c58:	40023800 	.word	0x40023800
 8001c5c:	40021000 	.word	0x40021000
 8001c60:	40021400 	.word	0x40021400
 8001c64:	40020400 	.word	0x40020400
 8001c68:	40020c00 	.word	0x40020c00
 8001c6c:	40021800 	.word	0x40021800

08001c70 <HAL_SD_MspInit>:
* This function configures the hardware resources used in this example
* @param hsd: SD handle pointer
* @retval None
*/
void HAL_SD_MspInit(SD_HandleTypeDef* hsd)
{
 8001c70:	b580      	push	{r7, lr}
 8001c72:	b08a      	sub	sp, #40	; 0x28
 8001c74:	af00      	add	r7, sp, #0
 8001c76:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001c78:	f107 0314 	add.w	r3, r7, #20
 8001c7c:	2200      	movs	r2, #0
 8001c7e:	601a      	str	r2, [r3, #0]
 8001c80:	605a      	str	r2, [r3, #4]
 8001c82:	609a      	str	r2, [r3, #8]
 8001c84:	60da      	str	r2, [r3, #12]
 8001c86:	611a      	str	r2, [r3, #16]
  if(hsd->Instance==SDIO)
 8001c88:	687b      	ldr	r3, [r7, #4]
 8001c8a:	681b      	ldr	r3, [r3, #0]
 8001c8c:	4a31      	ldr	r2, [pc, #196]	; (8001d54 <HAL_SD_MspInit+0xe4>)
 8001c8e:	4293      	cmp	r3, r2
 8001c90:	d15b      	bne.n	8001d4a <HAL_SD_MspInit+0xda>
  {
  /* USER CODE BEGIN SDIO_MspInit 0 */

  /* USER CODE END SDIO_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SDIO_CLK_ENABLE();
 8001c92:	2300      	movs	r3, #0
 8001c94:	613b      	str	r3, [r7, #16]
 8001c96:	4b30      	ldr	r3, [pc, #192]	; (8001d58 <HAL_SD_MspInit+0xe8>)
 8001c98:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001c9a:	4a2f      	ldr	r2, [pc, #188]	; (8001d58 <HAL_SD_MspInit+0xe8>)
 8001c9c:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8001ca0:	6453      	str	r3, [r2, #68]	; 0x44
 8001ca2:	4b2d      	ldr	r3, [pc, #180]	; (8001d58 <HAL_SD_MspInit+0xe8>)
 8001ca4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001ca6:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8001caa:	613b      	str	r3, [r7, #16]
 8001cac:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001cae:	2300      	movs	r3, #0
 8001cb0:	60fb      	str	r3, [r7, #12]
 8001cb2:	4b29      	ldr	r3, [pc, #164]	; (8001d58 <HAL_SD_MspInit+0xe8>)
 8001cb4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001cb6:	4a28      	ldr	r2, [pc, #160]	; (8001d58 <HAL_SD_MspInit+0xe8>)
 8001cb8:	f043 0301 	orr.w	r3, r3, #1
 8001cbc:	6313      	str	r3, [r2, #48]	; 0x30
 8001cbe:	4b26      	ldr	r3, [pc, #152]	; (8001d58 <HAL_SD_MspInit+0xe8>)
 8001cc0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001cc2:	f003 0301 	and.w	r3, r3, #1
 8001cc6:	60fb      	str	r3, [r7, #12]
 8001cc8:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001cca:	2300      	movs	r3, #0
 8001ccc:	60bb      	str	r3, [r7, #8]
 8001cce:	4b22      	ldr	r3, [pc, #136]	; (8001d58 <HAL_SD_MspInit+0xe8>)
 8001cd0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001cd2:	4a21      	ldr	r2, [pc, #132]	; (8001d58 <HAL_SD_MspInit+0xe8>)
 8001cd4:	f043 0304 	orr.w	r3, r3, #4
 8001cd8:	6313      	str	r3, [r2, #48]	; 0x30
 8001cda:	4b1f      	ldr	r3, [pc, #124]	; (8001d58 <HAL_SD_MspInit+0xe8>)
 8001cdc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001cde:	f003 0304 	and.w	r3, r3, #4
 8001ce2:	60bb      	str	r3, [r7, #8]
 8001ce4:	68bb      	ldr	r3, [r7, #8]
    PC9     ------> SDIO_D1
    PC10     ------> SDIO_D2
    PC11     ------> SDIO_D3
    PC12     ------> SDIO_CK
    */
    GPIO_InitStruct.Pin = SD_CMD_Pin;
 8001ce6:	2340      	movs	r3, #64	; 0x40
 8001ce8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001cea:	2302      	movs	r3, #2
 8001cec:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001cee:	2300      	movs	r3, #0
 8001cf0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001cf2:	2303      	movs	r3, #3
 8001cf4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF12_SDIO;
 8001cf6:	230c      	movs	r3, #12
 8001cf8:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(SD_CMD_GPIO_Port, &GPIO_InitStruct);
 8001cfa:	f107 0314 	add.w	r3, r7, #20
 8001cfe:	4619      	mov	r1, r3
 8001d00:	4816      	ldr	r0, [pc, #88]	; (8001d5c <HAL_SD_MspInit+0xec>)
 8001d02:	f002 fb47 	bl	8004394 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = SD_D0_Pin|SD_D1_Pin|SD_D2_Pin|SD_D3_Pin;
 8001d06:	f44f 6370 	mov.w	r3, #3840	; 0xf00
 8001d0a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d0c:	2302      	movs	r3, #2
 8001d0e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d10:	2300      	movs	r3, #0
 8001d12:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001d14:	2303      	movs	r3, #3
 8001d16:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF12_SDIO;
 8001d18:	230c      	movs	r3, #12
 8001d1a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001d1c:	f107 0314 	add.w	r3, r7, #20
 8001d20:	4619      	mov	r1, r3
 8001d22:	480f      	ldr	r0, [pc, #60]	; (8001d60 <HAL_SD_MspInit+0xf0>)
 8001d24:	f002 fb36 	bl	8004394 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = SD_CLK_Pin;
 8001d28:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001d2c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d2e:	2302      	movs	r3, #2
 8001d30:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001d32:	2301      	movs	r3, #1
 8001d34:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001d36:	2303      	movs	r3, #3
 8001d38:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF12_SDIO;
 8001d3a:	230c      	movs	r3, #12
 8001d3c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(SD_CLK_GPIO_Port, &GPIO_InitStruct);
 8001d3e:	f107 0314 	add.w	r3, r7, #20
 8001d42:	4619      	mov	r1, r3
 8001d44:	4806      	ldr	r0, [pc, #24]	; (8001d60 <HAL_SD_MspInit+0xf0>)
 8001d46:	f002 fb25 	bl	8004394 <HAL_GPIO_Init>
  /* USER CODE BEGIN SDIO_MspInit 1 */

  /* USER CODE END SDIO_MspInit 1 */
  }

}
 8001d4a:	bf00      	nop
 8001d4c:	3728      	adds	r7, #40	; 0x28
 8001d4e:	46bd      	mov	sp, r7
 8001d50:	bd80      	pop	{r7, pc}
 8001d52:	bf00      	nop
 8001d54:	40012c00 	.word	0x40012c00
 8001d58:	40023800 	.word	0x40023800
 8001d5c:	40020000 	.word	0x40020000
 8001d60:	40020800 	.word	0x40020800

08001d64 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8001d64:	b580      	push	{r7, lr}
 8001d66:	b08a      	sub	sp, #40	; 0x28
 8001d68:	af00      	add	r7, sp, #0
 8001d6a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001d6c:	f107 0314 	add.w	r3, r7, #20
 8001d70:	2200      	movs	r2, #0
 8001d72:	601a      	str	r2, [r3, #0]
 8001d74:	605a      	str	r2, [r3, #4]
 8001d76:	609a      	str	r2, [r3, #8]
 8001d78:	60da      	str	r2, [r3, #12]
 8001d7a:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI3)
 8001d7c:	687b      	ldr	r3, [r7, #4]
 8001d7e:	681b      	ldr	r3, [r3, #0]
 8001d80:	4a21      	ldr	r2, [pc, #132]	; (8001e08 <HAL_SPI_MspInit+0xa4>)
 8001d82:	4293      	cmp	r3, r2
 8001d84:	d13c      	bne.n	8001e00 <HAL_SPI_MspInit+0x9c>
  {
  /* USER CODE BEGIN SPI3_MspInit 0 */

  /* USER CODE END SPI3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI3_CLK_ENABLE();
 8001d86:	2300      	movs	r3, #0
 8001d88:	613b      	str	r3, [r7, #16]
 8001d8a:	4b20      	ldr	r3, [pc, #128]	; (8001e0c <HAL_SPI_MspInit+0xa8>)
 8001d8c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d8e:	4a1f      	ldr	r2, [pc, #124]	; (8001e0c <HAL_SPI_MspInit+0xa8>)
 8001d90:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8001d94:	6413      	str	r3, [r2, #64]	; 0x40
 8001d96:	4b1d      	ldr	r3, [pc, #116]	; (8001e0c <HAL_SPI_MspInit+0xa8>)
 8001d98:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d9a:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8001d9e:	613b      	str	r3, [r7, #16]
 8001da0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001da2:	2300      	movs	r3, #0
 8001da4:	60fb      	str	r3, [r7, #12]
 8001da6:	4b19      	ldr	r3, [pc, #100]	; (8001e0c <HAL_SPI_MspInit+0xa8>)
 8001da8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001daa:	4a18      	ldr	r2, [pc, #96]	; (8001e0c <HAL_SPI_MspInit+0xa8>)
 8001dac:	f043 0302 	orr.w	r3, r3, #2
 8001db0:	6313      	str	r3, [r2, #48]	; 0x30
 8001db2:	4b16      	ldr	r3, [pc, #88]	; (8001e0c <HAL_SPI_MspInit+0xa8>)
 8001db4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001db6:	f003 0302 	and.w	r3, r3, #2
 8001dba:	60fb      	str	r3, [r7, #12]
 8001dbc:	68fb      	ldr	r3, [r7, #12]
    /**SPI3 GPIO Configuration
    PB12     ------> SPI3_SCK
    PB4     ------> SPI3_MISO
    PB5     ------> SPI3_MOSI
    */
    GPIO_InitStruct.Pin = ARD_D13_Pin;
 8001dbe:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001dc2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001dc4:	2302      	movs	r3, #2
 8001dc6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001dc8:	2300      	movs	r3, #0
 8001dca:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001dcc:	2303      	movs	r3, #3
 8001dce:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_SPI3;
 8001dd0:	2307      	movs	r3, #7
 8001dd2:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(ARD_D13_GPIO_Port, &GPIO_InitStruct);
 8001dd4:	f107 0314 	add.w	r3, r7, #20
 8001dd8:	4619      	mov	r1, r3
 8001dda:	480d      	ldr	r0, [pc, #52]	; (8001e10 <HAL_SPI_MspInit+0xac>)
 8001ddc:	f002 fada 	bl	8004394 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = ARD_D12_Pin|ARD_D11_Pin;
 8001de0:	2330      	movs	r3, #48	; 0x30
 8001de2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001de4:	2302      	movs	r3, #2
 8001de6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001de8:	2300      	movs	r3, #0
 8001dea:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001dec:	2303      	movs	r3, #3
 8001dee:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8001df0:	2306      	movs	r3, #6
 8001df2:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001df4:	f107 0314 	add.w	r3, r7, #20
 8001df8:	4619      	mov	r1, r3
 8001dfa:	4805      	ldr	r0, [pc, #20]	; (8001e10 <HAL_SPI_MspInit+0xac>)
 8001dfc:	f002 faca 	bl	8004394 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }

}
 8001e00:	bf00      	nop
 8001e02:	3728      	adds	r7, #40	; 0x28
 8001e04:	46bd      	mov	sp, r7
 8001e06:	bd80      	pop	{r7, pc}
 8001e08:	40003c00 	.word	0x40003c00
 8001e0c:	40023800 	.word	0x40023800
 8001e10:	40020400 	.word	0x40020400

08001e14 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001e14:	b580      	push	{r7, lr}
 8001e16:	b08a      	sub	sp, #40	; 0x28
 8001e18:	af00      	add	r7, sp, #0
 8001e1a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001e1c:	f107 0314 	add.w	r3, r7, #20
 8001e20:	2200      	movs	r2, #0
 8001e22:	601a      	str	r2, [r3, #0]
 8001e24:	605a      	str	r2, [r3, #4]
 8001e26:	609a      	str	r2, [r3, #8]
 8001e28:	60da      	str	r2, [r3, #12]
 8001e2a:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART6)
 8001e2c:	687b      	ldr	r3, [r7, #4]
 8001e2e:	681b      	ldr	r3, [r3, #0]
 8001e30:	4a19      	ldr	r2, [pc, #100]	; (8001e98 <HAL_UART_MspInit+0x84>)
 8001e32:	4293      	cmp	r3, r2
 8001e34:	d12c      	bne.n	8001e90 <HAL_UART_MspInit+0x7c>
  {
  /* USER CODE BEGIN USART6_MspInit 0 */

  /* USER CODE END USART6_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART6_CLK_ENABLE();
 8001e36:	2300      	movs	r3, #0
 8001e38:	613b      	str	r3, [r7, #16]
 8001e3a:	4b18      	ldr	r3, [pc, #96]	; (8001e9c <HAL_UART_MspInit+0x88>)
 8001e3c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001e3e:	4a17      	ldr	r2, [pc, #92]	; (8001e9c <HAL_UART_MspInit+0x88>)
 8001e40:	f043 0320 	orr.w	r3, r3, #32
 8001e44:	6453      	str	r3, [r2, #68]	; 0x44
 8001e46:	4b15      	ldr	r3, [pc, #84]	; (8001e9c <HAL_UART_MspInit+0x88>)
 8001e48:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001e4a:	f003 0320 	and.w	r3, r3, #32
 8001e4e:	613b      	str	r3, [r7, #16]
 8001e50:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOG_CLK_ENABLE();
 8001e52:	2300      	movs	r3, #0
 8001e54:	60fb      	str	r3, [r7, #12]
 8001e56:	4b11      	ldr	r3, [pc, #68]	; (8001e9c <HAL_UART_MspInit+0x88>)
 8001e58:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e5a:	4a10      	ldr	r2, [pc, #64]	; (8001e9c <HAL_UART_MspInit+0x88>)
 8001e5c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001e60:	6313      	str	r3, [r2, #48]	; 0x30
 8001e62:	4b0e      	ldr	r3, [pc, #56]	; (8001e9c <HAL_UART_MspInit+0x88>)
 8001e64:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e66:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001e6a:	60fb      	str	r3, [r7, #12]
 8001e6c:	68fb      	ldr	r3, [r7, #12]
    /**USART6 GPIO Configuration
    PG9     ------> USART6_RX
    PG14     ------> USART6_TX
    */
    GPIO_InitStruct.Pin = VCP_RX_Pin|VCP_TX_Pin;
 8001e6e:	f44f 4384 	mov.w	r3, #16896	; 0x4200
 8001e72:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001e74:	2302      	movs	r3, #2
 8001e76:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e78:	2300      	movs	r3, #0
 8001e7a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001e7c:	2303      	movs	r3, #3
 8001e7e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
 8001e80:	2308      	movs	r3, #8
 8001e82:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8001e84:	f107 0314 	add.w	r3, r7, #20
 8001e88:	4619      	mov	r1, r3
 8001e8a:	4805      	ldr	r0, [pc, #20]	; (8001ea0 <HAL_UART_MspInit+0x8c>)
 8001e8c:	f002 fa82 	bl	8004394 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART6_MspInit 1 */

  /* USER CODE END USART6_MspInit 1 */
  }

}
 8001e90:	bf00      	nop
 8001e92:	3728      	adds	r7, #40	; 0x28
 8001e94:	46bd      	mov	sp, r7
 8001e96:	bd80      	pop	{r7, pc}
 8001e98:	40011400 	.word	0x40011400
 8001e9c:	40023800 	.word	0x40023800
 8001ea0:	40021800 	.word	0x40021800

08001ea4 <HAL_FSMC_MspInit>:

}

static uint32_t FSMC_Initialized = 0;

static void HAL_FSMC_MspInit(void){
 8001ea4:	b580      	push	{r7, lr}
 8001ea6:	b086      	sub	sp, #24
 8001ea8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FSMC_MspInit 0 */

  /* USER CODE END FSMC_MspInit 0 */
  GPIO_InitTypeDef GPIO_InitStruct ={0};
 8001eaa:	1d3b      	adds	r3, r7, #4
 8001eac:	2200      	movs	r2, #0
 8001eae:	601a      	str	r2, [r3, #0]
 8001eb0:	605a      	str	r2, [r3, #4]
 8001eb2:	609a      	str	r2, [r3, #8]
 8001eb4:	60da      	str	r2, [r3, #12]
 8001eb6:	611a      	str	r2, [r3, #16]
  if (FSMC_Initialized) {
 8001eb8:	4b2c      	ldr	r3, [pc, #176]	; (8001f6c <HAL_FSMC_MspInit+0xc8>)
 8001eba:	681b      	ldr	r3, [r3, #0]
 8001ebc:	2b00      	cmp	r3, #0
 8001ebe:	d151      	bne.n	8001f64 <HAL_FSMC_MspInit+0xc0>
    return;
  }
  FSMC_Initialized = 1;
 8001ec0:	4b2a      	ldr	r3, [pc, #168]	; (8001f6c <HAL_FSMC_MspInit+0xc8>)
 8001ec2:	2201      	movs	r2, #1
 8001ec4:	601a      	str	r2, [r3, #0]

  /* Peripheral clock enable */
  __HAL_RCC_FSMC_CLK_ENABLE();
 8001ec6:	2300      	movs	r3, #0
 8001ec8:	603b      	str	r3, [r7, #0]
 8001eca:	4b29      	ldr	r3, [pc, #164]	; (8001f70 <HAL_FSMC_MspInit+0xcc>)
 8001ecc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001ece:	4a28      	ldr	r2, [pc, #160]	; (8001f70 <HAL_FSMC_MspInit+0xcc>)
 8001ed0:	f043 0301 	orr.w	r3, r3, #1
 8001ed4:	6393      	str	r3, [r2, #56]	; 0x38
 8001ed6:	4b26      	ldr	r3, [pc, #152]	; (8001f70 <HAL_FSMC_MspInit+0xcc>)
 8001ed8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001eda:	f003 0301 	and.w	r3, r3, #1
 8001ede:	603b      	str	r3, [r7, #0]
 8001ee0:	683b      	ldr	r3, [r7, #0]
  PD7   ------> FSMC_NE1
  PG10   ------> FSMC_NE3
  PE0   ------> FSMC_NBL0
  PE1   ------> FSMC_NBL1
  */
  GPIO_InitStruct.Pin = PSRAM_A0_Pin|PSRAM_A1_Pin|PSRAM_A2_Pin|PSRAM_A3_Pin
 8001ee2:	f24f 033f 	movw	r3, #61503	; 0xf03f
 8001ee6:	607b      	str	r3, [r7, #4]
                          |PSRAM_A4_Pin|PSRAM_A5_Pin|PSRAM_A6_Pin|PSRAM_A7_Pin
                          |PSRAM_A8_Pin|PSRAM_A9_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001ee8:	2302      	movs	r3, #2
 8001eea:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001eec:	2300      	movs	r3, #0
 8001eee:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001ef0:	2303      	movs	r3, #3
 8001ef2:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FSMC;
 8001ef4:	230c      	movs	r3, #12
 8001ef6:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8001ef8:	1d3b      	adds	r3, r7, #4
 8001efa:	4619      	mov	r1, r3
 8001efc:	481d      	ldr	r0, [pc, #116]	; (8001f74 <HAL_FSMC_MspInit+0xd0>)
 8001efe:	f002 fa49 	bl	8004394 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = PSRAM_A10_Pin|PSRAM_A11_Pin|PSRAM_A12_Pin|PSRAM_A13_Pin
 8001f02:	f240 433f 	movw	r3, #1087	; 0x43f
 8001f06:	607b      	str	r3, [r7, #4]
                          |PSRAM_A14_Pin|PSRAM_A15_Pin|LCD_NE3_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001f08:	2302      	movs	r3, #2
 8001f0a:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f0c:	2300      	movs	r3, #0
 8001f0e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001f10:	2303      	movs	r3, #3
 8001f12:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FSMC;
 8001f14:	230c      	movs	r3, #12
 8001f16:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8001f18:	1d3b      	adds	r3, r7, #4
 8001f1a:	4619      	mov	r1, r3
 8001f1c:	4816      	ldr	r0, [pc, #88]	; (8001f78 <HAL_FSMC_MspInit+0xd4>)
 8001f1e:	f002 fa39 	bl	8004394 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = LCD_PSRAM_D4_Pin|LCD_PSRAM_D5_Pin|LCD_PSRAM_D6_Pin|LCD_PSRAM_D7_Pin
 8001f22:	f64f 7383 	movw	r3, #65411	; 0xff83
 8001f26:	607b      	str	r3, [r7, #4]
                          |LCD_PSRAM_D8_Pin|LCD_PSRAM_D9_Pin|LCD_PSRAM_D10_Pin|LCD_PSRAM_D11_Pin
                          |LCD_PSRAM_D12_Pin|PSRAM_NBL0_Pin|PSRAM_NBL1_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001f28:	2302      	movs	r3, #2
 8001f2a:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f2c:	2300      	movs	r3, #0
 8001f2e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001f30:	2303      	movs	r3, #3
 8001f32:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FSMC;
 8001f34:	230c      	movs	r3, #12
 8001f36:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001f38:	1d3b      	adds	r3, r7, #4
 8001f3a:	4619      	mov	r1, r3
 8001f3c:	480f      	ldr	r0, [pc, #60]	; (8001f7c <HAL_FSMC_MspInit+0xd8>)
 8001f3e:	f002 fa29 	bl	8004394 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = LCD_PSRAM_D13_Pin|LCD_PSRAM_D14_Pin|LCd_PSRAM_D15_Pin|PSRAM_A16_Pin
 8001f42:	f64d 73b3 	movw	r3, #57267	; 0xdfb3
 8001f46:	607b      	str	r3, [r7, #4]
                          |PSRAM_A17_Pin|LCD_PSRAM_D0_Pin|LCD_PSRAM_D1_Pin|LCD_PSRAM_D2_Pin
                          |LCD_PSRAM_D3_Pin|LCD_PSRAM_NOE_Pin|LCD_PSRAM_NWE_Pin|PSRAM_NE1_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001f48:	2302      	movs	r3, #2
 8001f4a:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f4c:	2300      	movs	r3, #0
 8001f4e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001f50:	2303      	movs	r3, #3
 8001f52:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FSMC;
 8001f54:	230c      	movs	r3, #12
 8001f56:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001f58:	1d3b      	adds	r3, r7, #4
 8001f5a:	4619      	mov	r1, r3
 8001f5c:	4808      	ldr	r0, [pc, #32]	; (8001f80 <HAL_FSMC_MspInit+0xdc>)
 8001f5e:	f002 fa19 	bl	8004394 <HAL_GPIO_Init>
 8001f62:	e000      	b.n	8001f66 <HAL_FSMC_MspInit+0xc2>
    return;
 8001f64:	bf00      	nop

  /* USER CODE BEGIN FSMC_MspInit 1 */

  /* USER CODE END FSMC_MspInit 1 */
}
 8001f66:	3718      	adds	r7, #24
 8001f68:	46bd      	mov	sp, r7
 8001f6a:	bd80      	pop	{r7, pc}
 8001f6c:	200000e0 	.word	0x200000e0
 8001f70:	40023800 	.word	0x40023800
 8001f74:	40021400 	.word	0x40021400
 8001f78:	40021800 	.word	0x40021800
 8001f7c:	40021000 	.word	0x40021000
 8001f80:	40020c00 	.word	0x40020c00

08001f84 <HAL_SRAM_MspInit>:

void HAL_SRAM_MspInit(SRAM_HandleTypeDef* hsram){
 8001f84:	b580      	push	{r7, lr}
 8001f86:	b082      	sub	sp, #8
 8001f88:	af00      	add	r7, sp, #0
 8001f8a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN SRAM_MspInit 0 */

  /* USER CODE END SRAM_MspInit 0 */
  HAL_FSMC_MspInit();
 8001f8c:	f7ff ff8a 	bl	8001ea4 <HAL_FSMC_MspInit>
  /* USER CODE BEGIN SRAM_MspInit 1 */

  /* USER CODE END SRAM_MspInit 1 */
}
 8001f90:	bf00      	nop
 8001f92:	3708      	adds	r7, #8
 8001f94:	46bd      	mov	sp, r7
 8001f96:	bd80      	pop	{r7, pc}

08001f98 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001f98:	b480      	push	{r7}
 8001f9a:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8001f9c:	bf00      	nop
 8001f9e:	46bd      	mov	sp, r7
 8001fa0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fa4:	4770      	bx	lr

08001fa6 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001fa6:	b480      	push	{r7}
 8001fa8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001faa:	e7fe      	b.n	8001faa <HardFault_Handler+0x4>

08001fac <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001fac:	b480      	push	{r7}
 8001fae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001fb0:	e7fe      	b.n	8001fb0 <MemManage_Handler+0x4>

08001fb2 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001fb2:	b480      	push	{r7}
 8001fb4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001fb6:	e7fe      	b.n	8001fb6 <BusFault_Handler+0x4>

08001fb8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001fb8:	b480      	push	{r7}
 8001fba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001fbc:	e7fe      	b.n	8001fbc <UsageFault_Handler+0x4>

08001fbe <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001fbe:	b480      	push	{r7}
 8001fc0:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001fc2:	bf00      	nop
 8001fc4:	46bd      	mov	sp, r7
 8001fc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fca:	4770      	bx	lr

08001fcc <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001fcc:	b480      	push	{r7}
 8001fce:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001fd0:	bf00      	nop
 8001fd2:	46bd      	mov	sp, r7
 8001fd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fd8:	4770      	bx	lr

08001fda <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001fda:	b480      	push	{r7}
 8001fdc:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001fde:	bf00      	nop
 8001fe0:	46bd      	mov	sp, r7
 8001fe2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fe6:	4770      	bx	lr

08001fe8 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001fe8:	b580      	push	{r7, lr}
 8001fea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001fec:	f000 fdbe 	bl	8002b6c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001ff0:	bf00      	nop
 8001ff2:	bd80      	pop	{r7, pc}

08001ff4 <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 8001ff4:	b580      	push	{r7, lr}
 8001ff6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_dfsdm1_flt0);
 8001ff8:	4802      	ldr	r0, [pc, #8]	; (8002004 <DMA2_Stream0_IRQHandler+0x10>)
 8001ffa:	f001 fe89 	bl	8003d10 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 8001ffe:	bf00      	nop
 8002000:	bd80      	pop	{r7, pc}
 8002002:	bf00      	nop
 8002004:	2000350c 	.word	0x2000350c

08002008 <ITM_SendChar>:
           \li Is blocking when a debugger is connected, but the previous character sent has not been transmitted.
  \param [in]     ch  Character to transmit.
  \returns            Character to transmit.
 */
__STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch)
{
 8002008:	b480      	push	{r7}
 800200a:	b083      	sub	sp, #12
 800200c:	af00      	add	r7, sp, #0
 800200e:	6078      	str	r0, [r7, #4]
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 8002010:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8002014:	f8d3 3e80 	ldr.w	r3, [r3, #3712]	; 0xe80
 8002018:	f003 0301 	and.w	r3, r3, #1
 800201c:	2b00      	cmp	r3, #0
 800201e:	d013      	beq.n	8002048 <ITM_SendChar+0x40>
      ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
 8002020:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8002024:	f8d3 3e00 	ldr.w	r3, [r3, #3584]	; 0xe00
 8002028:	f003 0301 	and.w	r3, r3, #1
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 800202c:	2b00      	cmp	r3, #0
 800202e:	d00b      	beq.n	8002048 <ITM_SendChar+0x40>
  {
    while (ITM->PORT[0U].u32 == 0UL)
 8002030:	e000      	b.n	8002034 <ITM_SendChar+0x2c>
    {
      __NOP();
 8002032:	bf00      	nop
    while (ITM->PORT[0U].u32 == 0UL)
 8002034:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8002038:	681b      	ldr	r3, [r3, #0]
 800203a:	2b00      	cmp	r3, #0
 800203c:	d0f9      	beq.n	8002032 <ITM_SendChar+0x2a>
    }
    ITM->PORT[0U].u8 = (uint8_t)ch;
 800203e:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8002042:	687a      	ldr	r2, [r7, #4]
 8002044:	b2d2      	uxtb	r2, r2
 8002046:	701a      	strb	r2, [r3, #0]
  }
  return (ch);
 8002048:	687b      	ldr	r3, [r7, #4]
}
 800204a:	4618      	mov	r0, r3
 800204c:	370c      	adds	r7, #12
 800204e:	46bd      	mov	sp, r7
 8002050:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002054:	4770      	bx	lr

08002056 <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002056:	b580      	push	{r7, lr}
 8002058:	b086      	sub	sp, #24
 800205a:	af00      	add	r7, sp, #0
 800205c:	60f8      	str	r0, [r7, #12]
 800205e:	60b9      	str	r1, [r7, #8]
 8002060:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002062:	2300      	movs	r3, #0
 8002064:	617b      	str	r3, [r7, #20]
 8002066:	e00a      	b.n	800207e <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8002068:	f3af 8000 	nop.w
 800206c:	4601      	mov	r1, r0
 800206e:	68bb      	ldr	r3, [r7, #8]
 8002070:	1c5a      	adds	r2, r3, #1
 8002072:	60ba      	str	r2, [r7, #8]
 8002074:	b2ca      	uxtb	r2, r1
 8002076:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002078:	697b      	ldr	r3, [r7, #20]
 800207a:	3301      	adds	r3, #1
 800207c:	617b      	str	r3, [r7, #20]
 800207e:	697a      	ldr	r2, [r7, #20]
 8002080:	687b      	ldr	r3, [r7, #4]
 8002082:	429a      	cmp	r2, r3
 8002084:	dbf0      	blt.n	8002068 <_read+0x12>
	}

return len;
 8002086:	687b      	ldr	r3, [r7, #4]
}
 8002088:	4618      	mov	r0, r3
 800208a:	3718      	adds	r7, #24
 800208c:	46bd      	mov	sp, r7
 800208e:	bd80      	pop	{r7, pc}

08002090 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8002090:	b580      	push	{r7, lr}
 8002092:	b086      	sub	sp, #24
 8002094:	af00      	add	r7, sp, #0
 8002096:	60f8      	str	r0, [r7, #12]
 8002098:	60b9      	str	r1, [r7, #8]
 800209a:	607a      	str	r2, [r7, #4]
	/* Implement your write code here, this is used by puts and printf for example */
		for(int i = 0; i < len; i++){
 800209c:	2300      	movs	r3, #0
 800209e:	617b      	str	r3, [r7, #20]
 80020a0:	e009      	b.n	80020b6 <_write+0x26>
			ITM_SendChar(*ptr++);
 80020a2:	68bb      	ldr	r3, [r7, #8]
 80020a4:	1c5a      	adds	r2, r3, #1
 80020a6:	60ba      	str	r2, [r7, #8]
 80020a8:	781b      	ldrb	r3, [r3, #0]
 80020aa:	4618      	mov	r0, r3
 80020ac:	f7ff ffac 	bl	8002008 <ITM_SendChar>
		for(int i = 0; i < len; i++){
 80020b0:	697b      	ldr	r3, [r7, #20]
 80020b2:	3301      	adds	r3, #1
 80020b4:	617b      	str	r3, [r7, #20]
 80020b6:	697a      	ldr	r2, [r7, #20]
 80020b8:	687b      	ldr	r3, [r7, #4]
 80020ba:	429a      	cmp	r2, r3
 80020bc:	dbf1      	blt.n	80020a2 <_write+0x12>
		}
		return len;
 80020be:	687b      	ldr	r3, [r7, #4]

	//	errno = ENOSYS;
	//	return -1;
}
 80020c0:	4618      	mov	r0, r3
 80020c2:	3718      	adds	r7, #24
 80020c4:	46bd      	mov	sp, r7
 80020c6:	bd80      	pop	{r7, pc}

080020c8 <_close>:

int _close(int file)
{
 80020c8:	b480      	push	{r7}
 80020ca:	b083      	sub	sp, #12
 80020cc:	af00      	add	r7, sp, #0
 80020ce:	6078      	str	r0, [r7, #4]
	return -1;
 80020d0:	f04f 33ff 	mov.w	r3, #4294967295
}
 80020d4:	4618      	mov	r0, r3
 80020d6:	370c      	adds	r7, #12
 80020d8:	46bd      	mov	sp, r7
 80020da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020de:	4770      	bx	lr

080020e0 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80020e0:	b480      	push	{r7}
 80020e2:	b083      	sub	sp, #12
 80020e4:	af00      	add	r7, sp, #0
 80020e6:	6078      	str	r0, [r7, #4]
 80020e8:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 80020ea:	683b      	ldr	r3, [r7, #0]
 80020ec:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80020f0:	605a      	str	r2, [r3, #4]
	return 0;
 80020f2:	2300      	movs	r3, #0
}
 80020f4:	4618      	mov	r0, r3
 80020f6:	370c      	adds	r7, #12
 80020f8:	46bd      	mov	sp, r7
 80020fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020fe:	4770      	bx	lr

08002100 <_isatty>:

int _isatty(int file)
{
 8002100:	b480      	push	{r7}
 8002102:	b083      	sub	sp, #12
 8002104:	af00      	add	r7, sp, #0
 8002106:	6078      	str	r0, [r7, #4]
	return 1;
 8002108:	2301      	movs	r3, #1
}
 800210a:	4618      	mov	r0, r3
 800210c:	370c      	adds	r7, #12
 800210e:	46bd      	mov	sp, r7
 8002110:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002114:	4770      	bx	lr

08002116 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002116:	b480      	push	{r7}
 8002118:	b085      	sub	sp, #20
 800211a:	af00      	add	r7, sp, #0
 800211c:	60f8      	str	r0, [r7, #12]
 800211e:	60b9      	str	r1, [r7, #8]
 8002120:	607a      	str	r2, [r7, #4]
	return 0;
 8002122:	2300      	movs	r3, #0
}
 8002124:	4618      	mov	r0, r3
 8002126:	3714      	adds	r7, #20
 8002128:	46bd      	mov	sp, r7
 800212a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800212e:	4770      	bx	lr

08002130 <_sbrk>:
/**
 _sbrk
 Increase program data space. Malloc and related functions depend on this
**/
caddr_t _sbrk(int incr)
{
 8002130:	b580      	push	{r7, lr}
 8002132:	b084      	sub	sp, #16
 8002134:	af00      	add	r7, sp, #0
 8002136:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 8002138:	4b11      	ldr	r3, [pc, #68]	; (8002180 <_sbrk+0x50>)
 800213a:	681b      	ldr	r3, [r3, #0]
 800213c:	2b00      	cmp	r3, #0
 800213e:	d102      	bne.n	8002146 <_sbrk+0x16>
		heap_end = &end;
 8002140:	4b0f      	ldr	r3, [pc, #60]	; (8002180 <_sbrk+0x50>)
 8002142:	4a10      	ldr	r2, [pc, #64]	; (8002184 <_sbrk+0x54>)
 8002144:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 8002146:	4b0e      	ldr	r3, [pc, #56]	; (8002180 <_sbrk+0x50>)
 8002148:	681b      	ldr	r3, [r3, #0]
 800214a:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 800214c:	4b0c      	ldr	r3, [pc, #48]	; (8002180 <_sbrk+0x50>)
 800214e:	681a      	ldr	r2, [r3, #0]
 8002150:	687b      	ldr	r3, [r7, #4]
 8002152:	4413      	add	r3, r2
 8002154:	466a      	mov	r2, sp
 8002156:	4293      	cmp	r3, r2
 8002158:	d907      	bls.n	800216a <_sbrk+0x3a>
	{
		errno = ENOMEM;
 800215a:	f008 ffb3 	bl	800b0c4 <__errno>
 800215e:	4602      	mov	r2, r0
 8002160:	230c      	movs	r3, #12
 8002162:	6013      	str	r3, [r2, #0]
		return (caddr_t) -1;
 8002164:	f04f 33ff 	mov.w	r3, #4294967295
 8002168:	e006      	b.n	8002178 <_sbrk+0x48>
	}

	heap_end += incr;
 800216a:	4b05      	ldr	r3, [pc, #20]	; (8002180 <_sbrk+0x50>)
 800216c:	681a      	ldr	r2, [r3, #0]
 800216e:	687b      	ldr	r3, [r7, #4]
 8002170:	4413      	add	r3, r2
 8002172:	4a03      	ldr	r2, [pc, #12]	; (8002180 <_sbrk+0x50>)
 8002174:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 8002176:	68fb      	ldr	r3, [r7, #12]
}
 8002178:	4618      	mov	r0, r3
 800217a:	3710      	adds	r7, #16
 800217c:	46bd      	mov	sp, r7
 800217e:	bd80      	pop	{r7, pc}
 8002180:	200000e4 	.word	0x200000e4
 8002184:	20007530 	.word	0x20007530

08002188 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002188:	b480      	push	{r7}
 800218a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800218c:	4b08      	ldr	r3, [pc, #32]	; (80021b0 <SystemInit+0x28>)
 800218e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002192:	4a07      	ldr	r2, [pc, #28]	; (80021b0 <SystemInit+0x28>)
 8002194:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8002198:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 800219c:	4b04      	ldr	r3, [pc, #16]	; (80021b0 <SystemInit+0x28>)
 800219e:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80021a2:	609a      	str	r2, [r3, #8]
#endif
}
 80021a4:	bf00      	nop
 80021a6:	46bd      	mov	sp, r7
 80021a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021ac:	4770      	bx	lr
 80021ae:	bf00      	nop
 80021b0:	e000ed00 	.word	0xe000ed00

080021b4 <ConnectWifi>:
char full_command[1024];
char *CR = "\r";
char *NL = "\n";

void ConnectWifi(SPI_HandleTypeDef *spidef)
{
 80021b4:	b580      	push	{r7, lr}
 80021b6:	b082      	sub	sp, #8
 80021b8:	af00      	add	r7, sp, #0
 80021ba:	6078      	str	r0, [r7, #4]
	wifi_spi = *spidef;
 80021bc:	4a05      	ldr	r2, [pc, #20]	; (80021d4 <ConnectWifi+0x20>)
 80021be:	687b      	ldr	r3, [r7, #4]
 80021c0:	4610      	mov	r0, r2
 80021c2:	4619      	mov	r1, r3
 80021c4:	2358      	movs	r3, #88	; 0x58
 80021c6:	461a      	mov	r2, r3
 80021c8:	f008 ffc0 	bl	800b14c <memcpy>
}
 80021cc:	bf00      	nop
 80021ce:	3708      	adds	r7, #8
 80021d0:	46bd      	mov	sp, r7
 80021d2:	bd80      	pop	{r7, pc}
 80021d4:	20005460 	.word	0x20005460

080021d8 <Wifi_ChipDeselect>:

//WiFi SPI ChipDeselect
void Wifi_ChipDeselect(void)
{
 80021d8:	b580      	push	{r7, lr}
 80021da:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(WIFI_SPI_CSN_GPIO_Port, WIFI_SPI_CSN_Pin, GPIO_PIN_SET);
 80021dc:	2201      	movs	r2, #1
 80021de:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80021e2:	4802      	ldr	r0, [pc, #8]	; (80021ec <Wifi_ChipDeselect+0x14>)
 80021e4:	f002 fa80 	bl	80046e8 <HAL_GPIO_WritePin>
}
 80021e8:	bf00      	nop
 80021ea:	bd80      	pop	{r7, pc}
 80021ec:	40021800 	.word	0x40021800

080021f0 <Wifi_ChipSelect>:

//WiFi SPI ChipSelect
void Wifi_ChipSelect(void)
{
 80021f0:	b580      	push	{r7, lr}
 80021f2:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(WIFI_SPI_CSN_GPIO_Port, WIFI_SPI_CSN_Pin, GPIO_PIN_RESET);
 80021f4:	2200      	movs	r2, #0
 80021f6:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80021fa:	4802      	ldr	r0, [pc, #8]	; (8002204 <Wifi_ChipSelect+0x14>)
 80021fc:	f002 fa74 	bl	80046e8 <HAL_GPIO_WritePin>
}
 8002200:	bf00      	nop
 8002202:	bd80      	pop	{r7, pc}
 8002204:	40021800 	.word	0x40021800

08002208 <GetCmdDataReady>:

uint8_t GetCmdDataReady()
{
 8002208:	b580      	push	{r7, lr}
 800220a:	af00      	add	r7, sp, #0
	return (uint8_t)HAL_GPIO_ReadPin(WIFI_DRDY_GPIO_Port, WIFI_DRDY_Pin);
 800220c:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8002210:	4802      	ldr	r0, [pc, #8]	; (800221c <GetCmdDataReady+0x14>)
 8002212:	f002 fa51 	bl	80046b8 <HAL_GPIO_ReadPin>
 8002216:	4603      	mov	r3, r0
}
 8002218:	4618      	mov	r0, r3
 800221a:	bd80      	pop	{r7, pc}
 800221c:	40021800 	.word	0x40021800

08002220 <IsCommandPhaseReady>:

bool IsCommandPhaseReady()
{
 8002220:	b580      	push	{r7, lr}
 8002222:	af00      	add	r7, sp, #0
	if(GetCmdDataReady() != 0)
 8002224:	f7ff fff0 	bl	8002208 <GetCmdDataReady>
 8002228:	4603      	mov	r3, r0
 800222a:	2b00      	cmp	r3, #0
 800222c:	d001      	beq.n	8002232 <IsCommandPhaseReady+0x12>
	{
		return true;
 800222e:	2301      	movs	r3, #1
 8002230:	e000      	b.n	8002234 <IsCommandPhaseReady+0x14>
	}
	return false;
 8002232:	2300      	movs	r3, #0
}
 8002234:	4618      	mov	r0, r3
 8002236:	bd80      	pop	{r7, pc}

08002238 <IsDataPhaseReady>:

bool IsDataPhaseReady()
{
 8002238:	b580      	push	{r7, lr}
 800223a:	af00      	add	r7, sp, #0
	if(GetCmdDataReady() != 0)
 800223c:	f7ff ffe4 	bl	8002208 <GetCmdDataReady>
 8002240:	4603      	mov	r3, r0
 8002242:	2b00      	cmp	r3, #0
 8002244:	d001      	beq.n	800224a <IsDataPhaseReady+0x12>
	{
		return true;
 8002246:	2301      	movs	r3, #1
 8002248:	e000      	b.n	800224c <IsDataPhaseReady+0x14>
	}
	return false;
 800224a:	2300      	movs	r3, #0
}
 800224c:	4618      	mov	r0, r3
 800224e:	bd80      	pop	{r7, pc}

08002250 <Wifi_Init>:

void Wifi_Init()
{
 8002250:	b580      	push	{r7, lr}
 8002252:	af00      	add	r7, sp, #0
	WifiStartup();
 8002254:	f000 f984 	bl	8002560 <WifiStartup>
	StartJoinNetwork("DevinsHotWifi", "RickAndMorty123");
 8002258:	4904      	ldr	r1, [pc, #16]	; (800226c <Wifi_Init+0x1c>)
 800225a:	4805      	ldr	r0, [pc, #20]	; (8002270 <Wifi_Init+0x20>)
 800225c:	f000 fbda 	bl	8002a14 <StartJoinNetwork>
	StartTCP(5025);
 8002260:	f241 30a1 	movw	r0, #5025	; 0x13a1
 8002264:	f000 fbf2 	bl	8002a4c <StartTCP>
}
 8002268:	bf00      	nop
 800226a:	bd80      	pop	{r7, pc}
 800226c:	0800c170 	.word	0x0800c170
 8002270:	0800c180 	.word	0x0800c180

08002274 <GetSPIResponse>:

void GetSPIResponse()
{
 8002274:	b5b0      	push	{r4, r5, r7, lr}
 8002276:	b08a      	sub	sp, #40	; 0x28
 8002278:	af02      	add	r7, sp, #8
	uint8_t checkReady = GetCmdDataReady();
 800227a:	f7ff ffc5 	bl	8002208 <GetCmdDataReady>
 800227e:	4603      	mov	r3, r0
 8002280:	75fb      	strb	r3, [r7, #23]
	while(!IsDataPhaseReady())
 8002282:	e008      	b.n	8002296 <GetSPIResponse+0x22>
	{
		checkReady = GetCmdDataReady();
 8002284:	f7ff ffc0 	bl	8002208 <GetCmdDataReady>
 8002288:	4603      	mov	r3, r0
 800228a:	75fb      	strb	r3, [r7, #23]
		printf("Wait for CMD/DATARDY to be high again [%d]\r\n", checkReady);
 800228c:	7dfb      	ldrb	r3, [r7, #23]
 800228e:	4619      	mov	r1, r3
 8002290:	484c      	ldr	r0, [pc, #304]	; (80023c4 <GetSPIResponse+0x150>)
 8002292:	f009 f817 	bl	800b2c4 <iprintf>
	while(!IsDataPhaseReady())
 8002296:	f7ff ffcf 	bl	8002238 <IsDataPhaseReady>
 800229a:	4603      	mov	r3, r0
 800229c:	f083 0301 	eor.w	r3, r3, #1
 80022a0:	b2db      	uxtb	r3, r3
 80022a2:	2b00      	cmp	r3, #0
 80022a4:	d1ee      	bne.n	8002284 <GetSPIResponse+0x10>

	}
	int length = 1;
 80022a6:	2301      	movs	r3, #1
 80022a8:	613b      	str	r3, [r7, #16]
	uint16_t wb2[] = { 0x0A0A };
 80022aa:	f640 230a 	movw	r3, #2570	; 0xa0a
 80022ae:	80bb      	strh	r3, [r7, #4]
	uint16_t rb2[length];
 80022b0:	6938      	ldr	r0, [r7, #16]
 80022b2:	466b      	mov	r3, sp
 80022b4:	461d      	mov	r5, r3
 80022b6:	1e43      	subs	r3, r0, #1
 80022b8:	60fb      	str	r3, [r7, #12]
 80022ba:	4603      	mov	r3, r0
 80022bc:	4619      	mov	r1, r3
 80022be:	f04f 0200 	mov.w	r2, #0
 80022c2:	f04f 0300 	mov.w	r3, #0
 80022c6:	f04f 0400 	mov.w	r4, #0
 80022ca:	0114      	lsls	r4, r2, #4
 80022cc:	ea44 7411 	orr.w	r4, r4, r1, lsr #28
 80022d0:	010b      	lsls	r3, r1, #4
 80022d2:	4603      	mov	r3, r0
 80022d4:	4619      	mov	r1, r3
 80022d6:	f04f 0200 	mov.w	r2, #0
 80022da:	f04f 0300 	mov.w	r3, #0
 80022de:	f04f 0400 	mov.w	r4, #0
 80022e2:	0114      	lsls	r4, r2, #4
 80022e4:	ea44 7411 	orr.w	r4, r4, r1, lsr #28
 80022e8:	010b      	lsls	r3, r1, #4
 80022ea:	4603      	mov	r3, r0
 80022ec:	005b      	lsls	r3, r3, #1
 80022ee:	3301      	adds	r3, #1
 80022f0:	3307      	adds	r3, #7
 80022f2:	08db      	lsrs	r3, r3, #3
 80022f4:	00db      	lsls	r3, r3, #3
 80022f6:	ebad 0d03 	sub.w	sp, sp, r3
 80022fa:	ab02      	add	r3, sp, #8
 80022fc:	3301      	adds	r3, #1
 80022fe:	085b      	lsrs	r3, r3, #1
 8002300:	005b      	lsls	r3, r3, #1
 8002302:	60bb      	str	r3, [r7, #8]

	checkReady = GetCmdDataReady();
 8002304:	f7ff ff80 	bl	8002208 <GetCmdDataReady>
 8002308:	4603      	mov	r3, r0
 800230a:	75fb      	strb	r3, [r7, #23]
	printf("Starting read data phase, checkReady = [%d]\r\n", checkReady);
 800230c:	7dfb      	ldrb	r3, [r7, #23]
 800230e:	4619      	mov	r1, r3
 8002310:	482d      	ldr	r0, [pc, #180]	; (80023c8 <GetSPIResponse+0x154>)
 8002312:	f008 ffd7 	bl	800b2c4 <iprintf>
	Wifi_ChipSelect();
 8002316:	f7ff ff6b 	bl	80021f0 <Wifi_ChipSelect>

	int i = 0;
 800231a:	2300      	movs	r3, #0
 800231c:	61bb      	str	r3, [r7, #24]
	int index = 0;
 800231e:	2300      	movs	r3, #0
 8002320:	61fb      	str	r3, [r7, #28]
	while(IsDataPhaseReady())
 8002322:	e03a      	b.n	800239a <GetSPIResponse+0x126>
	{
		HAL_Delay(20);
 8002324:	2014      	movs	r0, #20
 8002326:	f000 fc41 	bl	8002bac <HAL_Delay>
		HAL_SPI_TransmitReceive(&wifi_spi, &wb2, &rb2, length, HAL_MAX_DELAY);
 800232a:	68ba      	ldr	r2, [r7, #8]
 800232c:	693b      	ldr	r3, [r7, #16]
 800232e:	b298      	uxth	r0, r3
 8002330:	1d39      	adds	r1, r7, #4
 8002332:	f04f 33ff 	mov.w	r3, #4294967295
 8002336:	9300      	str	r3, [sp, #0]
 8002338:	4603      	mov	r3, r0
 800233a:	4824      	ldr	r0, [pc, #144]	; (80023cc <GetSPIResponse+0x158>)
 800233c:	f004 f94a 	bl	80065d4 <HAL_SPI_TransmitReceive>
		checkReady = GetCmdDataReady();
 8002340:	f7ff ff62 	bl	8002208 <GetCmdDataReady>
 8002344:	4603      	mov	r3, r0
 8002346:	75fb      	strb	r3, [r7, #23]

		printf("i = %d, value = %0x\r\n", i, rb2[0]);
 8002348:	68bb      	ldr	r3, [r7, #8]
 800234a:	881b      	ldrh	r3, [r3, #0]
 800234c:	461a      	mov	r2, r3
 800234e:	69b9      	ldr	r1, [r7, #24]
 8002350:	481f      	ldr	r0, [pc, #124]	; (80023d0 <GetSPIResponse+0x15c>)
 8002352:	f008 ffb7 	bl	800b2c4 <iprintf>
		char first = rb2[0] & 0xff;
 8002356:	68bb      	ldr	r3, [r7, #8]
 8002358:	881b      	ldrh	r3, [r3, #0]
 800235a:	71fb      	strb	r3, [r7, #7]
		char second = rb2[0] >> 8;
 800235c:	68bb      	ldr	r3, [r7, #8]
 800235e:	881b      	ldrh	r3, [r3, #0]
 8002360:	0a1b      	lsrs	r3, r3, #8
 8002362:	b29b      	uxth	r3, r3
 8002364:	71bb      	strb	r3, [r7, #6]
		//		uint16_t first = (uint16_t)rb2[0];// && 0xff;
//		uint16_t second = (*rb2 && 0xff00) >> 8;//   tmp[i*2+1] << 8;

		printf("wb2[i] = %0x\r\n", wb2[0]);
 8002366:	88bb      	ldrh	r3, [r7, #4]
 8002368:	4619      	mov	r1, r3
 800236a:	481a      	ldr	r0, [pc, #104]	; (80023d4 <GetSPIResponse+0x160>)
 800236c:	f008 ffaa 	bl	800b2c4 <iprintf>
		if(first != 0x15)
 8002370:	79fb      	ldrb	r3, [r7, #7]
 8002372:	2b15      	cmp	r3, #21
 8002374:	d005      	beq.n	8002382 <GetSPIResponse+0x10e>
		{
			spi_response[index++] = first;
 8002376:	69fb      	ldr	r3, [r7, #28]
 8002378:	1c5a      	adds	r2, r3, #1
 800237a:	61fa      	str	r2, [r7, #28]
 800237c:	4916      	ldr	r1, [pc, #88]	; (80023d8 <GetSPIResponse+0x164>)
 800237e:	79fa      	ldrb	r2, [r7, #7]
 8002380:	54ca      	strb	r2, [r1, r3]
		}
		if(second != 0x15)
 8002382:	79bb      	ldrb	r3, [r7, #6]
 8002384:	2b15      	cmp	r3, #21
 8002386:	d005      	beq.n	8002394 <GetSPIResponse+0x120>
		{
			spi_response[index++] = (char)second;
 8002388:	69fb      	ldr	r3, [r7, #28]
 800238a:	1c5a      	adds	r2, r3, #1
 800238c:	61fa      	str	r2, [r7, #28]
 800238e:	4912      	ldr	r1, [pc, #72]	; (80023d8 <GetSPIResponse+0x164>)
 8002390:	79ba      	ldrb	r2, [r7, #6]
 8002392:	54ca      	strb	r2, [r1, r3]
		}

		i++;
 8002394:	69bb      	ldr	r3, [r7, #24]
 8002396:	3301      	adds	r3, #1
 8002398:	61bb      	str	r3, [r7, #24]
	while(IsDataPhaseReady())
 800239a:	f7ff ff4d 	bl	8002238 <IsDataPhaseReady>
 800239e:	4603      	mov	r3, r0
 80023a0:	2b00      	cmp	r3, #0
 80023a2:	d1bf      	bne.n	8002324 <GetSPIResponse+0xb0>
	}

	printf("%s\r\n", spi_response);
 80023a4:	490c      	ldr	r1, [pc, #48]	; (80023d8 <GetSPIResponse+0x164>)
 80023a6:	480d      	ldr	r0, [pc, #52]	; (80023dc <GetSPIResponse+0x168>)
 80023a8:	f008 ff8c 	bl	800b2c4 <iprintf>

	Wifi_ChipDeselect();
 80023ac:	f7ff ff14 	bl	80021d8 <Wifi_ChipDeselect>
	printf("ChipDeselect == [%d]\r\n", checkReady);
 80023b0:	7dfb      	ldrb	r3, [r7, #23]
 80023b2:	4619      	mov	r1, r3
 80023b4:	480a      	ldr	r0, [pc, #40]	; (80023e0 <GetSPIResponse+0x16c>)
 80023b6:	f008 ff85 	bl	800b2c4 <iprintf>
 80023ba:	46ad      	mov	sp, r5
}
 80023bc:	bf00      	nop
 80023be:	3720      	adds	r7, #32
 80023c0:	46bd      	mov	sp, r7
 80023c2:	bdb0      	pop	{r4, r5, r7, pc}
 80023c4:	0800c190 	.word	0x0800c190
 80023c8:	0800c1c0 	.word	0x0800c1c0
 80023cc:	20005460 	.word	0x20005460
 80023d0:	0800c1f0 	.word	0x0800c1f0
 80023d4:	0800c208 	.word	0x0800c208
 80023d8:	20005364 	.word	0x20005364
 80023dc:	0800c218 	.word	0x0800c218
 80023e0:	0800c220 	.word	0x0800c220

080023e4 <SendSPICommand>:

void SendSPICommand(char *command)
{
 80023e4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80023e6:	b08d      	sub	sp, #52	; 0x34
 80023e8:	af02      	add	r7, sp, #8
 80023ea:	6078      	str	r0, [r7, #4]
 80023ec:	466b      	mov	r3, sp
 80023ee:	461d      	mov	r5, r3
	uint8_t checkReady;
	int length = strlen(command)/2;
 80023f0:	6878      	ldr	r0, [r7, #4]
 80023f2:	f7fd ff15 	bl	8000220 <strlen>
 80023f6:	4603      	mov	r3, r0
 80023f8:	085b      	lsrs	r3, r3, #1
 80023fa:	627b      	str	r3, [r7, #36]	; 0x24
	uint16_t wb[length];
 80023fc:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80023fe:	1e43      	subs	r3, r0, #1
 8002400:	61fb      	str	r3, [r7, #28]
 8002402:	4603      	mov	r3, r0
 8002404:	4619      	mov	r1, r3
 8002406:	f04f 0200 	mov.w	r2, #0
 800240a:	f04f 0300 	mov.w	r3, #0
 800240e:	f04f 0400 	mov.w	r4, #0
 8002412:	0114      	lsls	r4, r2, #4
 8002414:	ea44 7411 	orr.w	r4, r4, r1, lsr #28
 8002418:	010b      	lsls	r3, r1, #4
 800241a:	4603      	mov	r3, r0
 800241c:	4619      	mov	r1, r3
 800241e:	f04f 0200 	mov.w	r2, #0
 8002422:	f04f 0300 	mov.w	r3, #0
 8002426:	f04f 0400 	mov.w	r4, #0
 800242a:	0114      	lsls	r4, r2, #4
 800242c:	ea44 7411 	orr.w	r4, r4, r1, lsr #28
 8002430:	010b      	lsls	r3, r1, #4
 8002432:	4603      	mov	r3, r0
 8002434:	005b      	lsls	r3, r3, #1
 8002436:	3301      	adds	r3, #1
 8002438:	3307      	adds	r3, #7
 800243a:	08db      	lsrs	r3, r3, #3
 800243c:	00db      	lsls	r3, r3, #3
 800243e:	ebad 0d03 	sub.w	sp, sp, r3
 8002442:	ab02      	add	r3, sp, #8
 8002444:	3301      	adds	r3, #1
 8002446:	085b      	lsrs	r3, r3, #1
 8002448:	005b      	lsls	r3, r3, #1
 800244a:	61bb      	str	r3, [r7, #24]
	memset(wb, 0, length);
 800244c:	69bb      	ldr	r3, [r7, #24]
 800244e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002450:	2100      	movs	r1, #0
 8002452:	4618      	mov	r0, r3
 8002454:	f008 fe85 	bl	800b162 <memset>

	for(int i = 0; i < length; i++)
 8002458:	2300      	movs	r3, #0
 800245a:	623b      	str	r3, [r7, #32]
 800245c:	e022      	b.n	80024a4 <SendSPICommand+0xc0>
	{
		uint16_t lo = command[i*2];
 800245e:	6a3b      	ldr	r3, [r7, #32]
 8002460:	005b      	lsls	r3, r3, #1
 8002462:	461a      	mov	r2, r3
 8002464:	687b      	ldr	r3, [r7, #4]
 8002466:	4413      	add	r3, r2
 8002468:	781b      	ldrb	r3, [r3, #0]
 800246a:	81fb      	strh	r3, [r7, #14]
		uint16_t hi = command[i*2+1] << 8;
 800246c:	6a3b      	ldr	r3, [r7, #32]
 800246e:	005b      	lsls	r3, r3, #1
 8002470:	3301      	adds	r3, #1
 8002472:	687a      	ldr	r2, [r7, #4]
 8002474:	4413      	add	r3, r2
 8002476:	781b      	ldrb	r3, [r3, #0]
 8002478:	b29b      	uxth	r3, r3
 800247a:	021b      	lsls	r3, r3, #8
 800247c:	81bb      	strh	r3, [r7, #12]
		wb[i] = lo | hi;
 800247e:	89fa      	ldrh	r2, [r7, #14]
 8002480:	89bb      	ldrh	r3, [r7, #12]
 8002482:	4313      	orrs	r3, r2
 8002484:	b299      	uxth	r1, r3
 8002486:	69bb      	ldr	r3, [r7, #24]
 8002488:	6a3a      	ldr	r2, [r7, #32]
 800248a:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]

		printf("wb[i] = %0x\r\n", wb[i]);
 800248e:	69bb      	ldr	r3, [r7, #24]
 8002490:	6a3a      	ldr	r2, [r7, #32]
 8002492:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8002496:	4619      	mov	r1, r3
 8002498:	482e      	ldr	r0, [pc, #184]	; (8002554 <SendSPICommand+0x170>)
 800249a:	f008 ff13 	bl	800b2c4 <iprintf>
	for(int i = 0; i < length; i++)
 800249e:	6a3b      	ldr	r3, [r7, #32]
 80024a0:	3301      	adds	r3, #1
 80024a2:	623b      	str	r3, [r7, #32]
 80024a4:	6a3a      	ldr	r2, [r7, #32]
 80024a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80024a8:	429a      	cmp	r2, r3
 80024aa:	dbd8      	blt.n	800245e <SendSPICommand+0x7a>
	}
	uint16_t rb[length];
 80024ac:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80024ae:	466b      	mov	r3, sp
 80024b0:	461e      	mov	r6, r3
 80024b2:	1e43      	subs	r3, r0, #1
 80024b4:	617b      	str	r3, [r7, #20]
 80024b6:	4603      	mov	r3, r0
 80024b8:	4619      	mov	r1, r3
 80024ba:	f04f 0200 	mov.w	r2, #0
 80024be:	f04f 0300 	mov.w	r3, #0
 80024c2:	f04f 0400 	mov.w	r4, #0
 80024c6:	0114      	lsls	r4, r2, #4
 80024c8:	ea44 7411 	orr.w	r4, r4, r1, lsr #28
 80024cc:	010b      	lsls	r3, r1, #4
 80024ce:	4603      	mov	r3, r0
 80024d0:	4619      	mov	r1, r3
 80024d2:	f04f 0200 	mov.w	r2, #0
 80024d6:	f04f 0300 	mov.w	r3, #0
 80024da:	f04f 0400 	mov.w	r4, #0
 80024de:	0114      	lsls	r4, r2, #4
 80024e0:	ea44 7411 	orr.w	r4, r4, r1, lsr #28
 80024e4:	010b      	lsls	r3, r1, #4
 80024e6:	4603      	mov	r3, r0
 80024e8:	005b      	lsls	r3, r3, #1
 80024ea:	3301      	adds	r3, #1
 80024ec:	3307      	adds	r3, #7
 80024ee:	08db      	lsrs	r3, r3, #3
 80024f0:	00db      	lsls	r3, r3, #3
 80024f2:	ebad 0d03 	sub.w	sp, sp, r3
 80024f6:	ab02      	add	r3, sp, #8
 80024f8:	3301      	adds	r3, #1
 80024fa:	085b      	lsrs	r3, r3, #1
 80024fc:	005b      	lsls	r3, r3, #1
 80024fe:	613b      	str	r3, [r7, #16]

	//Wait for chip to be ready for command
	printf("waiting for chip to be ready to send spi command\r\n");
 8002500:	4815      	ldr	r0, [pc, #84]	; (8002558 <SendSPICommand+0x174>)
 8002502:	f008 ff53 	bl	800b3ac <puts>
	while(!IsCommandPhaseReady())
 8002506:	bf00      	nop
 8002508:	f7ff fe8a 	bl	8002220 <IsCommandPhaseReady>
 800250c:	4603      	mov	r3, r0
 800250e:	f083 0301 	eor.w	r3, r3, #1
 8002512:	b2db      	uxtb	r3, r3
 8002514:	2b00      	cmp	r3, #0
 8002516:	d1f7      	bne.n	8002508 <SendSPICommand+0x124>
	{

	}

	Wifi_ChipSelect();
 8002518:	f7ff fe6a 	bl	80021f0 <Wifi_ChipSelect>
	HAL_SPI_TransmitReceive(&wifi_spi, &wb, &rb, length, HAL_MAX_DELAY);
 800251c:	69b9      	ldr	r1, [r7, #24]
 800251e:	693a      	ldr	r2, [r7, #16]
 8002520:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002522:	b298      	uxth	r0, r3
 8002524:	f04f 33ff 	mov.w	r3, #4294967295
 8002528:	9300      	str	r3, [sp, #0]
 800252a:	4603      	mov	r3, r0
 800252c:	480b      	ldr	r0, [pc, #44]	; (800255c <SendSPICommand+0x178>)
 800252e:	f004 f851 	bl	80065d4 <HAL_SPI_TransmitReceive>
	Wifi_ChipDeselect();
 8002532:	f7ff fe51 	bl	80021d8 <Wifi_ChipDeselect>

	while(IsCommandPhaseReady())
 8002536:	bf00      	nop
 8002538:	f7ff fe72 	bl	8002220 <IsCommandPhaseReady>
 800253c:	4603      	mov	r3, r0
 800253e:	2b00      	cmp	r3, #0
 8002540:	d1fa      	bne.n	8002538 <SendSPICommand+0x154>
	{

	}

	GetSPIResponse();
 8002542:	f7ff fe97 	bl	8002274 <GetSPIResponse>
 8002546:	46b5      	mov	sp, r6
 8002548:	46ad      	mov	sp, r5


}
 800254a:	bf00      	nop
 800254c:	372c      	adds	r7, #44	; 0x2c
 800254e:	46bd      	mov	sp, r7
 8002550:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002552:	bf00      	nop
 8002554:	0800c238 	.word	0x0800c238
 8002558:	0800c248 	.word	0x0800c248
 800255c:	20005460 	.word	0x20005460

08002560 <WifiStartup>:
	Wifi_ChipDeselect();
}


void WifiStartup()
{
 8002560:	b580      	push	{r7, lr}
 8002562:	b086      	sub	sp, #24
 8002564:	af02      	add	r7, sp, #8
	int length = 1;
 8002566:	2301      	movs	r3, #1
 8002568:	60fb      	str	r3, [r7, #12]
//	uint8_t wb[] = {0x0a, 0x0a};
//	uint8_t rb[2];
	uint16_t wb[] = {0x0a0a};
 800256a:	f640 230a 	movw	r3, #2570	; 0xa0a
 800256e:	813b      	strh	r3, [r7, #8]
	uint16_t rb[1];
	Wifi_ChipSelect();
 8002570:	f7ff fe3e 	bl	80021f0 <Wifi_ChipSelect>

	while(IsDataPhaseReady())
 8002574:	e012      	b.n	800259c <WifiStartup+0x3c>
	{
		HAL_SPI_TransmitReceive(&wifi_spi, &wb, &rb, length, HAL_MAX_DELAY);
 8002576:	68fb      	ldr	r3, [r7, #12]
 8002578:	b298      	uxth	r0, r3
 800257a:	1d3a      	adds	r2, r7, #4
 800257c:	f107 0108 	add.w	r1, r7, #8
 8002580:	f04f 33ff 	mov.w	r3, #4294967295
 8002584:	9300      	str	r3, [sp, #0]
 8002586:	4603      	mov	r3, r0
 8002588:	480a      	ldr	r0, [pc, #40]	; (80025b4 <WifiStartup+0x54>)
 800258a:	f004 f823 	bl	80065d4 <HAL_SPI_TransmitReceive>
		printf("in first data phase, rb = 0x%0x, 0x%0x\r\n", rb[1], rb[0]);
 800258e:	88fb      	ldrh	r3, [r7, #6]
 8002590:	4619      	mov	r1, r3
 8002592:	88bb      	ldrh	r3, [r7, #4]
 8002594:	461a      	mov	r2, r3
 8002596:	4808      	ldr	r0, [pc, #32]	; (80025b8 <WifiStartup+0x58>)
 8002598:	f008 fe94 	bl	800b2c4 <iprintf>
	while(IsDataPhaseReady())
 800259c:	f7ff fe4c 	bl	8002238 <IsDataPhaseReady>
 80025a0:	4603      	mov	r3, r0
 80025a2:	2b00      	cmp	r3, #0
 80025a4:	d1e7      	bne.n	8002576 <WifiStartup+0x16>
//	for(int i = 0; i < 4; i++)
//	{
//		printf("i = %d, value = %0x\r\n", i, rb2[i]);
//	}

	Wifi_ChipDeselect();
 80025a6:	f7ff fe17 	bl	80021d8 <Wifi_ChipDeselect>
}
 80025aa:	bf00      	nop
 80025ac:	3710      	adds	r7, #16
 80025ae:	46bd      	mov	sp, r7
 80025b0:	bd80      	pop	{r7, pc}
 80025b2:	bf00      	nop
 80025b4:	20005460 	.word	0x20005460
 80025b8:	0800c280 	.word	0x0800c280

080025bc <SetAPSSID>:
	Wifi_ChipDeselect();
	printf("ChipDeselect == [%d]\r\n", checkReady);
}

void SetAPSSID(char *ssid)
{
 80025bc:	b580      	push	{r7, lr}
 80025be:	b084      	sub	sp, #16
 80025c0:	af00      	add	r7, sp, #0
 80025c2:	6078      	str	r0, [r7, #4]
	uint8_t checkReady;
	char command[] = "C1=";
 80025c4:	4b18      	ldr	r3, [pc, #96]	; (8002628 <SetAPSSID+0x6c>)
 80025c6:	60bb      	str	r3, [r7, #8]

	strcpy(full_command, command);
 80025c8:	f107 0308 	add.w	r3, r7, #8
 80025cc:	4619      	mov	r1, r3
 80025ce:	4817      	ldr	r0, [pc, #92]	; (800262c <SetAPSSID+0x70>)
 80025d0:	f008 ff13 	bl	800b3fa <strcpy>
	strcat(full_command, ssid);
 80025d4:	6879      	ldr	r1, [r7, #4]
 80025d6:	4815      	ldr	r0, [pc, #84]	; (800262c <SetAPSSID+0x70>)
 80025d8:	f008 ff00 	bl	800b3dc <strcat>
	strcat(full_command, CR);
 80025dc:	4b14      	ldr	r3, [pc, #80]	; (8002630 <SetAPSSID+0x74>)
 80025de:	681b      	ldr	r3, [r3, #0]
 80025e0:	4619      	mov	r1, r3
 80025e2:	4812      	ldr	r0, [pc, #72]	; (800262c <SetAPSSID+0x70>)
 80025e4:	f008 fefa 	bl	800b3dc <strcat>

	int totalLength = strlen(full_command);
 80025e8:	4810      	ldr	r0, [pc, #64]	; (800262c <SetAPSSID+0x70>)
 80025ea:	f7fd fe19 	bl	8000220 <strlen>
 80025ee:	4603      	mov	r3, r0
 80025f0:	60fb      	str	r3, [r7, #12]
//	printf("total length before = %d", totalLength);
	if(totalLength % 2 == 1)
 80025f2:	68fb      	ldr	r3, [r7, #12]
 80025f4:	2b00      	cmp	r3, #0
 80025f6:	f003 0301 	and.w	r3, r3, #1
 80025fa:	bfb8      	it	lt
 80025fc:	425b      	neglt	r3, r3
 80025fe:	2b01      	cmp	r3, #1
 8002600:	d105      	bne.n	800260e <SetAPSSID+0x52>
	{
		strcat(full_command, NL);
 8002602:	4b0c      	ldr	r3, [pc, #48]	; (8002634 <SetAPSSID+0x78>)
 8002604:	681b      	ldr	r3, [r3, #0]
 8002606:	4619      	mov	r1, r3
 8002608:	4808      	ldr	r0, [pc, #32]	; (800262c <SetAPSSID+0x70>)
 800260a:	f008 fee7 	bl	800b3dc <strcat>
	}
	totalLength = strlen(full_command);
 800260e:	4807      	ldr	r0, [pc, #28]	; (800262c <SetAPSSID+0x70>)
 8002610:	f7fd fe06 	bl	8000220 <strlen>
 8002614:	4603      	mov	r3, r0
 8002616:	60fb      	str	r3, [r7, #12]
//	printf("total length after = %d", totalLength);

	SendSPICommand(full_command);
 8002618:	4804      	ldr	r0, [pc, #16]	; (800262c <SetAPSSID+0x70>)
 800261a:	f7ff fee3 	bl	80023e4 <SendSPICommand>
}
 800261e:	bf00      	nop
 8002620:	3710      	adds	r7, #16
 8002622:	46bd      	mov	sp, r7
 8002624:	bd80      	pop	{r7, pc}
 8002626:	bf00      	nop
 8002628:	003d3143 	.word	0x003d3143
 800262c:	20004f64 	.word	0x20004f64
 8002630:	20000020 	.word	0x20000020
 8002634:	20000024 	.word	0x20000024

08002638 <SetAPPassword>:

void SetAPPassword(char *pass)
{
 8002638:	b580      	push	{r7, lr}
 800263a:	b084      	sub	sp, #16
 800263c:	af00      	add	r7, sp, #0
 800263e:	6078      	str	r0, [r7, #4]
	uint8_t checkReady;
	char command[] = "C2=";
 8002640:	4b18      	ldr	r3, [pc, #96]	; (80026a4 <SetAPPassword+0x6c>)
 8002642:	60bb      	str	r3, [r7, #8]

	strcpy(full_command, command);
 8002644:	f107 0308 	add.w	r3, r7, #8
 8002648:	4619      	mov	r1, r3
 800264a:	4817      	ldr	r0, [pc, #92]	; (80026a8 <SetAPPassword+0x70>)
 800264c:	f008 fed5 	bl	800b3fa <strcpy>
	strcat(full_command, pass);
 8002650:	6879      	ldr	r1, [r7, #4]
 8002652:	4815      	ldr	r0, [pc, #84]	; (80026a8 <SetAPPassword+0x70>)
 8002654:	f008 fec2 	bl	800b3dc <strcat>
	strcat(full_command, CR);
 8002658:	4b14      	ldr	r3, [pc, #80]	; (80026ac <SetAPPassword+0x74>)
 800265a:	681b      	ldr	r3, [r3, #0]
 800265c:	4619      	mov	r1, r3
 800265e:	4812      	ldr	r0, [pc, #72]	; (80026a8 <SetAPPassword+0x70>)
 8002660:	f008 febc 	bl	800b3dc <strcat>

	int totalLength = strlen(full_command);
 8002664:	4810      	ldr	r0, [pc, #64]	; (80026a8 <SetAPPassword+0x70>)
 8002666:	f7fd fddb 	bl	8000220 <strlen>
 800266a:	4603      	mov	r3, r0
 800266c:	60fb      	str	r3, [r7, #12]
//	printf("total length before = %d", totalLength);
	if(totalLength % 2 == 1)
 800266e:	68fb      	ldr	r3, [r7, #12]
 8002670:	2b00      	cmp	r3, #0
 8002672:	f003 0301 	and.w	r3, r3, #1
 8002676:	bfb8      	it	lt
 8002678:	425b      	neglt	r3, r3
 800267a:	2b01      	cmp	r3, #1
 800267c:	d105      	bne.n	800268a <SetAPPassword+0x52>
	{
		strcat(full_command, NL);
 800267e:	4b0c      	ldr	r3, [pc, #48]	; (80026b0 <SetAPPassword+0x78>)
 8002680:	681b      	ldr	r3, [r3, #0]
 8002682:	4619      	mov	r1, r3
 8002684:	4808      	ldr	r0, [pc, #32]	; (80026a8 <SetAPPassword+0x70>)
 8002686:	f008 fea9 	bl	800b3dc <strcat>
	}
	totalLength = strlen(full_command);
 800268a:	4807      	ldr	r0, [pc, #28]	; (80026a8 <SetAPPassword+0x70>)
 800268c:	f7fd fdc8 	bl	8000220 <strlen>
 8002690:	4603      	mov	r3, r0
 8002692:	60fb      	str	r3, [r7, #12]
//	printf("total length after = %d", totalLength);

	SendSPICommand(full_command);
 8002694:	4804      	ldr	r0, [pc, #16]	; (80026a8 <SetAPPassword+0x70>)
 8002696:	f7ff fea5 	bl	80023e4 <SendSPICommand>
}
 800269a:	bf00      	nop
 800269c:	3710      	adds	r7, #16
 800269e:	46bd      	mov	sp, r7
 80026a0:	bd80      	pop	{r7, pc}
 80026a2:	bf00      	nop
 80026a4:	003d3243 	.word	0x003d3243
 80026a8:	20004f64 	.word	0x20004f64
 80026ac:	20000020 	.word	0x20000020
 80026b0:	20000024 	.word	0x20000024

080026b4 <SetAPSecurityMode>:

void SetAPSecurityMode(char *mode)
{
 80026b4:	b580      	push	{r7, lr}
 80026b6:	b084      	sub	sp, #16
 80026b8:	af00      	add	r7, sp, #0
 80026ba:	6078      	str	r0, [r7, #4]
	uint8_t checkReady;
	char command[] = "C3=";
 80026bc:	4b18      	ldr	r3, [pc, #96]	; (8002720 <SetAPSecurityMode+0x6c>)
 80026be:	60bb      	str	r3, [r7, #8]

	strcpy(full_command, command);
 80026c0:	f107 0308 	add.w	r3, r7, #8
 80026c4:	4619      	mov	r1, r3
 80026c6:	4817      	ldr	r0, [pc, #92]	; (8002724 <SetAPSecurityMode+0x70>)
 80026c8:	f008 fe97 	bl	800b3fa <strcpy>
	strcat(full_command, mode);
 80026cc:	6879      	ldr	r1, [r7, #4]
 80026ce:	4815      	ldr	r0, [pc, #84]	; (8002724 <SetAPSecurityMode+0x70>)
 80026d0:	f008 fe84 	bl	800b3dc <strcat>
	strcat(full_command, CR);
 80026d4:	4b14      	ldr	r3, [pc, #80]	; (8002728 <SetAPSecurityMode+0x74>)
 80026d6:	681b      	ldr	r3, [r3, #0]
 80026d8:	4619      	mov	r1, r3
 80026da:	4812      	ldr	r0, [pc, #72]	; (8002724 <SetAPSecurityMode+0x70>)
 80026dc:	f008 fe7e 	bl	800b3dc <strcat>

	int totalLength = strlen(full_command);
 80026e0:	4810      	ldr	r0, [pc, #64]	; (8002724 <SetAPSecurityMode+0x70>)
 80026e2:	f7fd fd9d 	bl	8000220 <strlen>
 80026e6:	4603      	mov	r3, r0
 80026e8:	60fb      	str	r3, [r7, #12]
//	printf("total length before = %d", totalLength);
	if(totalLength % 2 == 1)
 80026ea:	68fb      	ldr	r3, [r7, #12]
 80026ec:	2b00      	cmp	r3, #0
 80026ee:	f003 0301 	and.w	r3, r3, #1
 80026f2:	bfb8      	it	lt
 80026f4:	425b      	neglt	r3, r3
 80026f6:	2b01      	cmp	r3, #1
 80026f8:	d105      	bne.n	8002706 <SetAPSecurityMode+0x52>
	{
		strcat(full_command, NL);
 80026fa:	4b0c      	ldr	r3, [pc, #48]	; (800272c <SetAPSecurityMode+0x78>)
 80026fc:	681b      	ldr	r3, [r3, #0]
 80026fe:	4619      	mov	r1, r3
 8002700:	4808      	ldr	r0, [pc, #32]	; (8002724 <SetAPSecurityMode+0x70>)
 8002702:	f008 fe6b 	bl	800b3dc <strcat>
	}
	totalLength = strlen(full_command);
 8002706:	4807      	ldr	r0, [pc, #28]	; (8002724 <SetAPSecurityMode+0x70>)
 8002708:	f7fd fd8a 	bl	8000220 <strlen>
 800270c:	4603      	mov	r3, r0
 800270e:	60fb      	str	r3, [r7, #12]
//	printf("total length after = %d", totalLength);

	SendSPICommand(full_command);
 8002710:	4804      	ldr	r0, [pc, #16]	; (8002724 <SetAPSecurityMode+0x70>)
 8002712:	f7ff fe67 	bl	80023e4 <SendSPICommand>
}
 8002716:	bf00      	nop
 8002718:	3710      	adds	r7, #16
 800271a:	46bd      	mov	sp, r7
 800271c:	bd80      	pop	{r7, pc}
 800271e:	bf00      	nop
 8002720:	003d3343 	.word	0x003d3343
 8002724:	20004f64 	.word	0x20004f64
 8002728:	20000020 	.word	0x20000020
 800272c:	20000024 	.word	0x20000024

08002730 <SetDHCPSetting>:

void SetDHCPSetting(char *dhcp)
{
 8002730:	b580      	push	{r7, lr}
 8002732:	b084      	sub	sp, #16
 8002734:	af00      	add	r7, sp, #0
 8002736:	6078      	str	r0, [r7, #4]
	uint8_t checkReady;
	char command[] = "C4=";
 8002738:	4b18      	ldr	r3, [pc, #96]	; (800279c <SetDHCPSetting+0x6c>)
 800273a:	60bb      	str	r3, [r7, #8]

	strcpy(full_command, command);
 800273c:	f107 0308 	add.w	r3, r7, #8
 8002740:	4619      	mov	r1, r3
 8002742:	4817      	ldr	r0, [pc, #92]	; (80027a0 <SetDHCPSetting+0x70>)
 8002744:	f008 fe59 	bl	800b3fa <strcpy>
	strcat(full_command, dhcp);
 8002748:	6879      	ldr	r1, [r7, #4]
 800274a:	4815      	ldr	r0, [pc, #84]	; (80027a0 <SetDHCPSetting+0x70>)
 800274c:	f008 fe46 	bl	800b3dc <strcat>
	strcat(full_command, CR);
 8002750:	4b14      	ldr	r3, [pc, #80]	; (80027a4 <SetDHCPSetting+0x74>)
 8002752:	681b      	ldr	r3, [r3, #0]
 8002754:	4619      	mov	r1, r3
 8002756:	4812      	ldr	r0, [pc, #72]	; (80027a0 <SetDHCPSetting+0x70>)
 8002758:	f008 fe40 	bl	800b3dc <strcat>

	int totalLength = strlen(full_command);
 800275c:	4810      	ldr	r0, [pc, #64]	; (80027a0 <SetDHCPSetting+0x70>)
 800275e:	f7fd fd5f 	bl	8000220 <strlen>
 8002762:	4603      	mov	r3, r0
 8002764:	60fb      	str	r3, [r7, #12]
//	printf("total length before = %d", totalLength);
	if(totalLength % 2 == 1)
 8002766:	68fb      	ldr	r3, [r7, #12]
 8002768:	2b00      	cmp	r3, #0
 800276a:	f003 0301 	and.w	r3, r3, #1
 800276e:	bfb8      	it	lt
 8002770:	425b      	neglt	r3, r3
 8002772:	2b01      	cmp	r3, #1
 8002774:	d105      	bne.n	8002782 <SetDHCPSetting+0x52>
	{
		strcat(full_command, NL);
 8002776:	4b0c      	ldr	r3, [pc, #48]	; (80027a8 <SetDHCPSetting+0x78>)
 8002778:	681b      	ldr	r3, [r3, #0]
 800277a:	4619      	mov	r1, r3
 800277c:	4808      	ldr	r0, [pc, #32]	; (80027a0 <SetDHCPSetting+0x70>)
 800277e:	f008 fe2d 	bl	800b3dc <strcat>
	}
	totalLength = strlen(full_command);
 8002782:	4807      	ldr	r0, [pc, #28]	; (80027a0 <SetDHCPSetting+0x70>)
 8002784:	f7fd fd4c 	bl	8000220 <strlen>
 8002788:	4603      	mov	r3, r0
 800278a:	60fb      	str	r3, [r7, #12]
//	printf("total length after = %d", totalLength);

	SendSPICommand(full_command);
 800278c:	4804      	ldr	r0, [pc, #16]	; (80027a0 <SetDHCPSetting+0x70>)
 800278e:	f7ff fe29 	bl	80023e4 <SendSPICommand>
}
 8002792:	bf00      	nop
 8002794:	3710      	adds	r7, #16
 8002796:	46bd      	mov	sp, r7
 8002798:	bd80      	pop	{r7, pc}
 800279a:	bf00      	nop
 800279c:	003d3443 	.word	0x003d3443
 80027a0:	20004f64 	.word	0x20004f64
 80027a4:	20000020 	.word	0x20000020
 80027a8:	20000024 	.word	0x20000024

080027ac <JoinNetwork>:

void JoinNetwork()
{
 80027ac:	b580      	push	{r7, lr}
 80027ae:	b082      	sub	sp, #8
 80027b0:	af00      	add	r7, sp, #0
	uint8_t checkReady;
	char command[] = "C0=";
 80027b2:	4b16      	ldr	r3, [pc, #88]	; (800280c <JoinNetwork+0x60>)
 80027b4:	603b      	str	r3, [r7, #0]

	strcpy(full_command, command);
 80027b6:	463b      	mov	r3, r7
 80027b8:	4619      	mov	r1, r3
 80027ba:	4815      	ldr	r0, [pc, #84]	; (8002810 <JoinNetwork+0x64>)
 80027bc:	f008 fe1d 	bl	800b3fa <strcpy>
	strcat(full_command, CR);
 80027c0:	4b14      	ldr	r3, [pc, #80]	; (8002814 <JoinNetwork+0x68>)
 80027c2:	681b      	ldr	r3, [r3, #0]
 80027c4:	4619      	mov	r1, r3
 80027c6:	4812      	ldr	r0, [pc, #72]	; (8002810 <JoinNetwork+0x64>)
 80027c8:	f008 fe08 	bl	800b3dc <strcat>

	int totalLength = strlen(full_command);
 80027cc:	4810      	ldr	r0, [pc, #64]	; (8002810 <JoinNetwork+0x64>)
 80027ce:	f7fd fd27 	bl	8000220 <strlen>
 80027d2:	4603      	mov	r3, r0
 80027d4:	607b      	str	r3, [r7, #4]
//	printf("total length before = %d", totalLength);
	if(totalLength % 2 == 1)
 80027d6:	687b      	ldr	r3, [r7, #4]
 80027d8:	2b00      	cmp	r3, #0
 80027da:	f003 0301 	and.w	r3, r3, #1
 80027de:	bfb8      	it	lt
 80027e0:	425b      	neglt	r3, r3
 80027e2:	2b01      	cmp	r3, #1
 80027e4:	d105      	bne.n	80027f2 <JoinNetwork+0x46>
	{
		strcat(full_command, NL);
 80027e6:	4b0c      	ldr	r3, [pc, #48]	; (8002818 <JoinNetwork+0x6c>)
 80027e8:	681b      	ldr	r3, [r3, #0]
 80027ea:	4619      	mov	r1, r3
 80027ec:	4808      	ldr	r0, [pc, #32]	; (8002810 <JoinNetwork+0x64>)
 80027ee:	f008 fdf5 	bl	800b3dc <strcat>
	}
	totalLength = strlen(full_command);
 80027f2:	4807      	ldr	r0, [pc, #28]	; (8002810 <JoinNetwork+0x64>)
 80027f4:	f7fd fd14 	bl	8000220 <strlen>
 80027f8:	4603      	mov	r3, r0
 80027fa:	607b      	str	r3, [r7, #4]
//	printf("total length after = %d", totalLength);

	SendSPICommand(full_command);
 80027fc:	4804      	ldr	r0, [pc, #16]	; (8002810 <JoinNetwork+0x64>)
 80027fe:	f7ff fdf1 	bl	80023e4 <SendSPICommand>
}
 8002802:	bf00      	nop
 8002804:	3708      	adds	r7, #8
 8002806:	46bd      	mov	sp, r7
 8002808:	bd80      	pop	{r7, pc}
 800280a:	bf00      	nop
 800280c:	003d3043 	.word	0x003d3043
 8002810:	20004f64 	.word	0x20004f64
 8002814:	20000020 	.word	0x20000020
 8002818:	20000024 	.word	0x20000024

0800281c <SetProtocol>:

void SetProtocol(char *protocol)
{
 800281c:	b580      	push	{r7, lr}
 800281e:	b084      	sub	sp, #16
 8002820:	af00      	add	r7, sp, #0
 8002822:	6078      	str	r0, [r7, #4]
	uint8_t checkReady;
	char command[] = "P1=";
 8002824:	4b18      	ldr	r3, [pc, #96]	; (8002888 <SetProtocol+0x6c>)
 8002826:	60bb      	str	r3, [r7, #8]

	strcpy(full_command, command);
 8002828:	f107 0308 	add.w	r3, r7, #8
 800282c:	4619      	mov	r1, r3
 800282e:	4817      	ldr	r0, [pc, #92]	; (800288c <SetProtocol+0x70>)
 8002830:	f008 fde3 	bl	800b3fa <strcpy>
	strcat(full_command, protocol);
 8002834:	6879      	ldr	r1, [r7, #4]
 8002836:	4815      	ldr	r0, [pc, #84]	; (800288c <SetProtocol+0x70>)
 8002838:	f008 fdd0 	bl	800b3dc <strcat>
	strcat(full_command, CR);
 800283c:	4b14      	ldr	r3, [pc, #80]	; (8002890 <SetProtocol+0x74>)
 800283e:	681b      	ldr	r3, [r3, #0]
 8002840:	4619      	mov	r1, r3
 8002842:	4812      	ldr	r0, [pc, #72]	; (800288c <SetProtocol+0x70>)
 8002844:	f008 fdca 	bl	800b3dc <strcat>

	int totalLength = strlen(full_command);
 8002848:	4810      	ldr	r0, [pc, #64]	; (800288c <SetProtocol+0x70>)
 800284a:	f7fd fce9 	bl	8000220 <strlen>
 800284e:	4603      	mov	r3, r0
 8002850:	60fb      	str	r3, [r7, #12]
//	printf("total length before = %d", totalLength);
	if(totalLength % 2 == 1)
 8002852:	68fb      	ldr	r3, [r7, #12]
 8002854:	2b00      	cmp	r3, #0
 8002856:	f003 0301 	and.w	r3, r3, #1
 800285a:	bfb8      	it	lt
 800285c:	425b      	neglt	r3, r3
 800285e:	2b01      	cmp	r3, #1
 8002860:	d105      	bne.n	800286e <SetProtocol+0x52>
	{
		strcat(full_command, NL);
 8002862:	4b0c      	ldr	r3, [pc, #48]	; (8002894 <SetProtocol+0x78>)
 8002864:	681b      	ldr	r3, [r3, #0]
 8002866:	4619      	mov	r1, r3
 8002868:	4808      	ldr	r0, [pc, #32]	; (800288c <SetProtocol+0x70>)
 800286a:	f008 fdb7 	bl	800b3dc <strcat>
	}
	totalLength = strlen(full_command);
 800286e:	4807      	ldr	r0, [pc, #28]	; (800288c <SetProtocol+0x70>)
 8002870:	f7fd fcd6 	bl	8000220 <strlen>
 8002874:	4603      	mov	r3, r0
 8002876:	60fb      	str	r3, [r7, #12]
//	printf("total length after = %d", totalLength);

	SendSPICommand(full_command);
 8002878:	4804      	ldr	r0, [pc, #16]	; (800288c <SetProtocol+0x70>)
 800287a:	f7ff fdb3 	bl	80023e4 <SendSPICommand>
}
 800287e:	bf00      	nop
 8002880:	3710      	adds	r7, #16
 8002882:	46bd      	mov	sp, r7
 8002884:	bd80      	pop	{r7, pc}
 8002886:	bf00      	nop
 8002888:	003d3150 	.word	0x003d3150
 800288c:	20004f64 	.word	0x20004f64
 8002890:	20000020 	.word	0x20000020
 8002894:	20000024 	.word	0x20000024

08002898 <SetPort>:

void SetPort(int port)
{
 8002898:	b580      	push	{r7, lr}
 800289a:	b086      	sub	sp, #24
 800289c:	af00      	add	r7, sp, #0
 800289e:	6078      	str	r0, [r7, #4]
	uint8_t checkReady;
	char command[] = "P2=";
 80028a0:	4b1c      	ldr	r3, [pc, #112]	; (8002914 <SetPort+0x7c>)
 80028a2:	613b      	str	r3, [r7, #16]

	strcpy(full_command, command);
 80028a4:	f107 0310 	add.w	r3, r7, #16
 80028a8:	4619      	mov	r1, r3
 80028aa:	481b      	ldr	r0, [pc, #108]	; (8002918 <SetPort+0x80>)
 80028ac:	f008 fda5 	bl	800b3fa <strcpy>
	char portString[5];
	itoa(port, portString, 10);
 80028b0:	f107 0308 	add.w	r3, r7, #8
 80028b4:	220a      	movs	r2, #10
 80028b6:	4619      	mov	r1, r3
 80028b8:	6878      	ldr	r0, [r7, #4]
 80028ba:	f008 fc45 	bl	800b148 <itoa>
	strcat(full_command, portString);
 80028be:	f107 0308 	add.w	r3, r7, #8
 80028c2:	4619      	mov	r1, r3
 80028c4:	4814      	ldr	r0, [pc, #80]	; (8002918 <SetPort+0x80>)
 80028c6:	f008 fd89 	bl	800b3dc <strcat>
	strcat(full_command, CR);
 80028ca:	4b14      	ldr	r3, [pc, #80]	; (800291c <SetPort+0x84>)
 80028cc:	681b      	ldr	r3, [r3, #0]
 80028ce:	4619      	mov	r1, r3
 80028d0:	4811      	ldr	r0, [pc, #68]	; (8002918 <SetPort+0x80>)
 80028d2:	f008 fd83 	bl	800b3dc <strcat>

	int totalLength = strlen(full_command);
 80028d6:	4810      	ldr	r0, [pc, #64]	; (8002918 <SetPort+0x80>)
 80028d8:	f7fd fca2 	bl	8000220 <strlen>
 80028dc:	4603      	mov	r3, r0
 80028de:	617b      	str	r3, [r7, #20]
//	printf("total length before = %d", totalLength);
	if(totalLength % 2 == 1)
 80028e0:	697b      	ldr	r3, [r7, #20]
 80028e2:	2b00      	cmp	r3, #0
 80028e4:	f003 0301 	and.w	r3, r3, #1
 80028e8:	bfb8      	it	lt
 80028ea:	425b      	neglt	r3, r3
 80028ec:	2b01      	cmp	r3, #1
 80028ee:	d105      	bne.n	80028fc <SetPort+0x64>
	{
		strcat(full_command, NL);
 80028f0:	4b0b      	ldr	r3, [pc, #44]	; (8002920 <SetPort+0x88>)
 80028f2:	681b      	ldr	r3, [r3, #0]
 80028f4:	4619      	mov	r1, r3
 80028f6:	4808      	ldr	r0, [pc, #32]	; (8002918 <SetPort+0x80>)
 80028f8:	f008 fd70 	bl	800b3dc <strcat>
	}
	totalLength = strlen(full_command);
 80028fc:	4806      	ldr	r0, [pc, #24]	; (8002918 <SetPort+0x80>)
 80028fe:	f7fd fc8f 	bl	8000220 <strlen>
 8002902:	4603      	mov	r3, r0
 8002904:	617b      	str	r3, [r7, #20]
//	printf("total length after = %d", totalLength);

	SendSPICommand(full_command);
 8002906:	4804      	ldr	r0, [pc, #16]	; (8002918 <SetPort+0x80>)
 8002908:	f7ff fd6c 	bl	80023e4 <SendSPICommand>
}
 800290c:	bf00      	nop
 800290e:	3718      	adds	r7, #24
 8002910:	46bd      	mov	sp, r7
 8002912:	bd80      	pop	{r7, pc}
 8002914:	003d3250 	.word	0x003d3250
 8002918:	20004f64 	.word	0x20004f64
 800291c:	20000020 	.word	0x20000020
 8002920:	20000024 	.word	0x20000024

08002924 <StartTCPComm>:

void StartTCPComm()
{
 8002924:	b580      	push	{r7, lr}
 8002926:	b084      	sub	sp, #16
 8002928:	af00      	add	r7, sp, #0
	uint8_t checkReady;
	char command[] = "P5=11";
 800292a:	4a18      	ldr	r2, [pc, #96]	; (800298c <StartTCPComm+0x68>)
 800292c:	1d3b      	adds	r3, r7, #4
 800292e:	e892 0003 	ldmia.w	r2, {r0, r1}
 8002932:	6018      	str	r0, [r3, #0]
 8002934:	3304      	adds	r3, #4
 8002936:	8019      	strh	r1, [r3, #0]

	strcpy(full_command, command);
 8002938:	1d3b      	adds	r3, r7, #4
 800293a:	4619      	mov	r1, r3
 800293c:	4814      	ldr	r0, [pc, #80]	; (8002990 <StartTCPComm+0x6c>)
 800293e:	f008 fd5c 	bl	800b3fa <strcpy>
	strcat(full_command, CR);
 8002942:	4b14      	ldr	r3, [pc, #80]	; (8002994 <StartTCPComm+0x70>)
 8002944:	681b      	ldr	r3, [r3, #0]
 8002946:	4619      	mov	r1, r3
 8002948:	4811      	ldr	r0, [pc, #68]	; (8002990 <StartTCPComm+0x6c>)
 800294a:	f008 fd47 	bl	800b3dc <strcat>

	int totalLength = strlen(full_command);
 800294e:	4810      	ldr	r0, [pc, #64]	; (8002990 <StartTCPComm+0x6c>)
 8002950:	f7fd fc66 	bl	8000220 <strlen>
 8002954:	4603      	mov	r3, r0
 8002956:	60fb      	str	r3, [r7, #12]
//	printf("total length before = %d", totalLength);
	if(totalLength % 2 == 1)
 8002958:	68fb      	ldr	r3, [r7, #12]
 800295a:	2b00      	cmp	r3, #0
 800295c:	f003 0301 	and.w	r3, r3, #1
 8002960:	bfb8      	it	lt
 8002962:	425b      	neglt	r3, r3
 8002964:	2b01      	cmp	r3, #1
 8002966:	d105      	bne.n	8002974 <StartTCPComm+0x50>
	{
		strcat(full_command, NL);
 8002968:	4b0b      	ldr	r3, [pc, #44]	; (8002998 <StartTCPComm+0x74>)
 800296a:	681b      	ldr	r3, [r3, #0]
 800296c:	4619      	mov	r1, r3
 800296e:	4808      	ldr	r0, [pc, #32]	; (8002990 <StartTCPComm+0x6c>)
 8002970:	f008 fd34 	bl	800b3dc <strcat>
	}
	totalLength = strlen(full_command);
 8002974:	4806      	ldr	r0, [pc, #24]	; (8002990 <StartTCPComm+0x6c>)
 8002976:	f7fd fc53 	bl	8000220 <strlen>
 800297a:	4603      	mov	r3, r0
 800297c:	60fb      	str	r3, [r7, #12]
//	printf("total length after = %d", totalLength);

	SendSPICommand(full_command);
 800297e:	4804      	ldr	r0, [pc, #16]	; (8002990 <StartTCPComm+0x6c>)
 8002980:	f7ff fd30 	bl	80023e4 <SendSPICommand>
}
 8002984:	bf00      	nop
 8002986:	3710      	adds	r7, #16
 8002988:	46bd      	mov	sp, r7
 800298a:	bd80      	pop	{r7, pc}
 800298c:	0800c400 	.word	0x0800c400
 8002990:	20004f64 	.word	0x20004f64
 8002994:	20000020 	.word	0x20000020
 8002998:	20000024 	.word	0x20000024

0800299c <SetSocketToReopen>:

void SetSocketToReopen()
{
 800299c:	b580      	push	{r7, lr}
 800299e:	b084      	sub	sp, #16
 80029a0:	af00      	add	r7, sp, #0
	uint8_t checkReady;
	char command[] = "P5=10";
 80029a2:	4a18      	ldr	r2, [pc, #96]	; (8002a04 <SetSocketToReopen+0x68>)
 80029a4:	1d3b      	adds	r3, r7, #4
 80029a6:	e892 0003 	ldmia.w	r2, {r0, r1}
 80029aa:	6018      	str	r0, [r3, #0]
 80029ac:	3304      	adds	r3, #4
 80029ae:	8019      	strh	r1, [r3, #0]

	strcpy(full_command, command);
 80029b0:	1d3b      	adds	r3, r7, #4
 80029b2:	4619      	mov	r1, r3
 80029b4:	4814      	ldr	r0, [pc, #80]	; (8002a08 <SetSocketToReopen+0x6c>)
 80029b6:	f008 fd20 	bl	800b3fa <strcpy>
	strcat(full_command, CR);
 80029ba:	4b14      	ldr	r3, [pc, #80]	; (8002a0c <SetSocketToReopen+0x70>)
 80029bc:	681b      	ldr	r3, [r3, #0]
 80029be:	4619      	mov	r1, r3
 80029c0:	4811      	ldr	r0, [pc, #68]	; (8002a08 <SetSocketToReopen+0x6c>)
 80029c2:	f008 fd0b 	bl	800b3dc <strcat>

	int totalLength = strlen(full_command);
 80029c6:	4810      	ldr	r0, [pc, #64]	; (8002a08 <SetSocketToReopen+0x6c>)
 80029c8:	f7fd fc2a 	bl	8000220 <strlen>
 80029cc:	4603      	mov	r3, r0
 80029ce:	60fb      	str	r3, [r7, #12]
//	printf("total length before = %d", totalLength);
	if(totalLength % 2 == 1)
 80029d0:	68fb      	ldr	r3, [r7, #12]
 80029d2:	2b00      	cmp	r3, #0
 80029d4:	f003 0301 	and.w	r3, r3, #1
 80029d8:	bfb8      	it	lt
 80029da:	425b      	neglt	r3, r3
 80029dc:	2b01      	cmp	r3, #1
 80029de:	d105      	bne.n	80029ec <SetSocketToReopen+0x50>
	{
		strcat(full_command, NL);
 80029e0:	4b0b      	ldr	r3, [pc, #44]	; (8002a10 <SetSocketToReopen+0x74>)
 80029e2:	681b      	ldr	r3, [r3, #0]
 80029e4:	4619      	mov	r1, r3
 80029e6:	4808      	ldr	r0, [pc, #32]	; (8002a08 <SetSocketToReopen+0x6c>)
 80029e8:	f008 fcf8 	bl	800b3dc <strcat>
	}
	totalLength = strlen(full_command);
 80029ec:	4806      	ldr	r0, [pc, #24]	; (8002a08 <SetSocketToReopen+0x6c>)
 80029ee:	f7fd fc17 	bl	8000220 <strlen>
 80029f2:	4603      	mov	r3, r0
 80029f4:	60fb      	str	r3, [r7, #12]
//	printf("total length after = %d", totalLength);

	SendSPICommand(full_command);
 80029f6:	4804      	ldr	r0, [pc, #16]	; (8002a08 <SetSocketToReopen+0x6c>)
 80029f8:	f7ff fcf4 	bl	80023e4 <SendSPICommand>
}
 80029fc:	bf00      	nop
 80029fe:	3710      	adds	r7, #16
 8002a00:	46bd      	mov	sp, r7
 8002a02:	bd80      	pop	{r7, pc}
 8002a04:	0800c408 	.word	0x0800c408
 8002a08:	20004f64 	.word	0x20004f64
 8002a0c:	20000020 	.word	0x20000020
 8002a10:	20000024 	.word	0x20000024

08002a14 <StartJoinNetwork>:


void StartJoinNetwork(char *ssid, char *pw)
{
 8002a14:	b580      	push	{r7, lr}
 8002a16:	b082      	sub	sp, #8
 8002a18:	af00      	add	r7, sp, #0
 8002a1a:	6078      	str	r0, [r7, #4]
 8002a1c:	6039      	str	r1, [r7, #0]
	SetAPSSID(ssid);
 8002a1e:	6878      	ldr	r0, [r7, #4]
 8002a20:	f7ff fdcc 	bl	80025bc <SetAPSSID>
	SetAPPassword(pw);
 8002a24:	6838      	ldr	r0, [r7, #0]
 8002a26:	f7ff fe07 	bl	8002638 <SetAPPassword>
	SetAPSecurityMode("3");
 8002a2a:	4806      	ldr	r0, [pc, #24]	; (8002a44 <StartJoinNetwork+0x30>)
 8002a2c:	f7ff fe42 	bl	80026b4 <SetAPSecurityMode>
	SetDHCPSetting("1");
 8002a30:	4805      	ldr	r0, [pc, #20]	; (8002a48 <StartJoinNetwork+0x34>)
 8002a32:	f7ff fe7d 	bl	8002730 <SetDHCPSetting>
	JoinNetwork();
 8002a36:	f7ff feb9 	bl	80027ac <JoinNetwork>
}
 8002a3a:	bf00      	nop
 8002a3c:	3708      	adds	r7, #8
 8002a3e:	46bd      	mov	sp, r7
 8002a40:	bd80      	pop	{r7, pc}
 8002a42:	bf00      	nop
 8002a44:	0800c410 	.word	0x0800c410
 8002a48:	0800c414 	.word	0x0800c414

08002a4c <StartTCP>:

void StartTCP(int port)
{
 8002a4c:	b580      	push	{r7, lr}
 8002a4e:	b082      	sub	sp, #8
 8002a50:	af00      	add	r7, sp, #0
 8002a52:	6078      	str	r0, [r7, #4]
	SetProtocol("0");
 8002a54:	4806      	ldr	r0, [pc, #24]	; (8002a70 <StartTCP+0x24>)
 8002a56:	f7ff fee1 	bl	800281c <SetProtocol>
	SetPort(port);
 8002a5a:	6878      	ldr	r0, [r7, #4]
 8002a5c:	f7ff ff1c 	bl	8002898 <SetPort>
	StartTCPComm();
 8002a60:	f7ff ff60 	bl	8002924 <StartTCPComm>
	SetSocketToReopen();
 8002a64:	f7ff ff9a 	bl	800299c <SetSocketToReopen>
}
 8002a68:	bf00      	nop
 8002a6a:	3708      	adds	r7, #8
 8002a6c:	46bd      	mov	sp, r7
 8002a6e:	bd80      	pop	{r7, pc}
 8002a70:	0800c418 	.word	0x0800c418

08002a74 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack       /* set stack pointer */
 8002a74:	f8df d034 	ldr.w	sp, [pc, #52]	; 8002aac <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */
  movs  r1, #0
 8002a78:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8002a7a:	e003      	b.n	8002a84 <LoopCopyDataInit>

08002a7c <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8002a7c:	4b0c      	ldr	r3, [pc, #48]	; (8002ab0 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8002a7e:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8002a80:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8002a82:	3104      	adds	r1, #4

08002a84 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8002a84:	480b      	ldr	r0, [pc, #44]	; (8002ab4 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8002a86:	4b0c      	ldr	r3, [pc, #48]	; (8002ab8 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8002a88:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8002a8a:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8002a8c:	d3f6      	bcc.n	8002a7c <CopyDataInit>
  ldr  r2, =_sbss
 8002a8e:	4a0b      	ldr	r2, [pc, #44]	; (8002abc <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8002a90:	e002      	b.n	8002a98 <LoopFillZerobss>

08002a92 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs  r3, #0
 8002a92:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8002a94:	f842 3b04 	str.w	r3, [r2], #4

08002a98 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8002a98:	4b09      	ldr	r3, [pc, #36]	; (8002ac0 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8002a9a:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8002a9c:	d3f9      	bcc.n	8002a92 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8002a9e:	f7ff fb73 	bl	8002188 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8002aa2:	f008 fb15 	bl	800b0d0 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002aa6:	f7fd fdfd 	bl	80006a4 <main>
  bx  lr    
 8002aaa:	4770      	bx	lr
  ldr   sp, =_estack       /* set stack pointer */
 8002aac:	20050000 	.word	0x20050000
  ldr  r3, =_sidata
 8002ab0:	0800c9a8 	.word	0x0800c9a8
  ldr  r0, =_sdata
 8002ab4:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8002ab8:	20000094 	.word	0x20000094
  ldr  r2, =_sbss
 8002abc:	20000094 	.word	0x20000094
  ldr  r3, = _ebss
 8002ac0:	20007530 	.word	0x20007530

08002ac4 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002ac4:	e7fe      	b.n	8002ac4 <ADC_IRQHandler>
	...

08002ac8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002ac8:	b580      	push	{r7, lr}
 8002aca:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002acc:	4b0e      	ldr	r3, [pc, #56]	; (8002b08 <HAL_Init+0x40>)
 8002ace:	681b      	ldr	r3, [r3, #0]
 8002ad0:	4a0d      	ldr	r2, [pc, #52]	; (8002b08 <HAL_Init+0x40>)
 8002ad2:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002ad6:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002ad8:	4b0b      	ldr	r3, [pc, #44]	; (8002b08 <HAL_Init+0x40>)
 8002ada:	681b      	ldr	r3, [r3, #0]
 8002adc:	4a0a      	ldr	r2, [pc, #40]	; (8002b08 <HAL_Init+0x40>)
 8002ade:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8002ae2:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002ae4:	4b08      	ldr	r3, [pc, #32]	; (8002b08 <HAL_Init+0x40>)
 8002ae6:	681b      	ldr	r3, [r3, #0]
 8002ae8:	4a07      	ldr	r2, [pc, #28]	; (8002b08 <HAL_Init+0x40>)
 8002aea:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002aee:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002af0:	2003      	movs	r0, #3
 8002af2:	f000 fbbf 	bl	8003274 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002af6:	2000      	movs	r0, #0
 8002af8:	f000 f808 	bl	8002b0c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002afc:	f7fe fd64 	bl	80015c8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002b00:	2300      	movs	r3, #0
}
 8002b02:	4618      	mov	r0, r3
 8002b04:	bd80      	pop	{r7, pc}
 8002b06:	bf00      	nop
 8002b08:	40023c00 	.word	0x40023c00

08002b0c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002b0c:	b580      	push	{r7, lr}
 8002b0e:	b082      	sub	sp, #8
 8002b10:	af00      	add	r7, sp, #0
 8002b12:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002b14:	4b12      	ldr	r3, [pc, #72]	; (8002b60 <HAL_InitTick+0x54>)
 8002b16:	681a      	ldr	r2, [r3, #0]
 8002b18:	4b12      	ldr	r3, [pc, #72]	; (8002b64 <HAL_InitTick+0x58>)
 8002b1a:	781b      	ldrb	r3, [r3, #0]
 8002b1c:	4619      	mov	r1, r3
 8002b1e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002b22:	fbb3 f3f1 	udiv	r3, r3, r1
 8002b26:	fbb2 f3f3 	udiv	r3, r2, r3
 8002b2a:	4618      	mov	r0, r3
 8002b2c:	f000 fbd7 	bl	80032de <HAL_SYSTICK_Config>
 8002b30:	4603      	mov	r3, r0
 8002b32:	2b00      	cmp	r3, #0
 8002b34:	d001      	beq.n	8002b3a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002b36:	2301      	movs	r3, #1
 8002b38:	e00e      	b.n	8002b58 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002b3a:	687b      	ldr	r3, [r7, #4]
 8002b3c:	2b0f      	cmp	r3, #15
 8002b3e:	d80a      	bhi.n	8002b56 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002b40:	2200      	movs	r2, #0
 8002b42:	6879      	ldr	r1, [r7, #4]
 8002b44:	f04f 30ff 	mov.w	r0, #4294967295
 8002b48:	f000 fb9f 	bl	800328a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002b4c:	4a06      	ldr	r2, [pc, #24]	; (8002b68 <HAL_InitTick+0x5c>)
 8002b4e:	687b      	ldr	r3, [r7, #4]
 8002b50:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002b52:	2300      	movs	r3, #0
 8002b54:	e000      	b.n	8002b58 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002b56:	2301      	movs	r3, #1
}
 8002b58:	4618      	mov	r0, r3
 8002b5a:	3708      	adds	r7, #8
 8002b5c:	46bd      	mov	sp, r7
 8002b5e:	bd80      	pop	{r7, pc}
 8002b60:	2000001c 	.word	0x2000001c
 8002b64:	2000002c 	.word	0x2000002c
 8002b68:	20000028 	.word	0x20000028

08002b6c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002b6c:	b480      	push	{r7}
 8002b6e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002b70:	4b06      	ldr	r3, [pc, #24]	; (8002b8c <HAL_IncTick+0x20>)
 8002b72:	781b      	ldrb	r3, [r3, #0]
 8002b74:	461a      	mov	r2, r3
 8002b76:	4b06      	ldr	r3, [pc, #24]	; (8002b90 <HAL_IncTick+0x24>)
 8002b78:	681b      	ldr	r3, [r3, #0]
 8002b7a:	4413      	add	r3, r2
 8002b7c:	4a04      	ldr	r2, [pc, #16]	; (8002b90 <HAL_IncTick+0x24>)
 8002b7e:	6013      	str	r3, [r2, #0]
}
 8002b80:	bf00      	nop
 8002b82:	46bd      	mov	sp, r7
 8002b84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b88:	4770      	bx	lr
 8002b8a:	bf00      	nop
 8002b8c:	2000002c 	.word	0x2000002c
 8002b90:	200054b8 	.word	0x200054b8

08002b94 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002b94:	b480      	push	{r7}
 8002b96:	af00      	add	r7, sp, #0
  return uwTick;
 8002b98:	4b03      	ldr	r3, [pc, #12]	; (8002ba8 <HAL_GetTick+0x14>)
 8002b9a:	681b      	ldr	r3, [r3, #0]
}
 8002b9c:	4618      	mov	r0, r3
 8002b9e:	46bd      	mov	sp, r7
 8002ba0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ba4:	4770      	bx	lr
 8002ba6:	bf00      	nop
 8002ba8:	200054b8 	.word	0x200054b8

08002bac <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002bac:	b580      	push	{r7, lr}
 8002bae:	b084      	sub	sp, #16
 8002bb0:	af00      	add	r7, sp, #0
 8002bb2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002bb4:	f7ff ffee 	bl	8002b94 <HAL_GetTick>
 8002bb8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002bba:	687b      	ldr	r3, [r7, #4]
 8002bbc:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002bbe:	68fb      	ldr	r3, [r7, #12]
 8002bc0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002bc4:	d005      	beq.n	8002bd2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002bc6:	4b09      	ldr	r3, [pc, #36]	; (8002bec <HAL_Delay+0x40>)
 8002bc8:	781b      	ldrb	r3, [r3, #0]
 8002bca:	461a      	mov	r2, r3
 8002bcc:	68fb      	ldr	r3, [r7, #12]
 8002bce:	4413      	add	r3, r2
 8002bd0:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8002bd2:	bf00      	nop
 8002bd4:	f7ff ffde 	bl	8002b94 <HAL_GetTick>
 8002bd8:	4602      	mov	r2, r0
 8002bda:	68bb      	ldr	r3, [r7, #8]
 8002bdc:	1ad3      	subs	r3, r2, r3
 8002bde:	68fa      	ldr	r2, [r7, #12]
 8002be0:	429a      	cmp	r2, r3
 8002be2:	d8f7      	bhi.n	8002bd4 <HAL_Delay+0x28>
  {
  }
}
 8002be4:	bf00      	nop
 8002be6:	3710      	adds	r7, #16
 8002be8:	46bd      	mov	sp, r7
 8002bea:	bd80      	pop	{r7, pc}
 8002bec:	2000002c 	.word	0x2000002c

08002bf0 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8002bf0:	b580      	push	{r7, lr}
 8002bf2:	b084      	sub	sp, #16
 8002bf4:	af00      	add	r7, sp, #0
 8002bf6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002bf8:	2300      	movs	r3, #0
 8002bfa:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8002bfc:	687b      	ldr	r3, [r7, #4]
 8002bfe:	2b00      	cmp	r3, #0
 8002c00:	d101      	bne.n	8002c06 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8002c02:	2301      	movs	r3, #1
 8002c04:	e033      	b.n	8002c6e <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 8002c06:	687b      	ldr	r3, [r7, #4]
 8002c08:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c0a:	2b00      	cmp	r3, #0
 8002c0c:	d109      	bne.n	8002c22 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8002c0e:	6878      	ldr	r0, [r7, #4]
 8002c10:	f7fe fd02 	bl	8001618 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8002c14:	687b      	ldr	r3, [r7, #4]
 8002c16:	2200      	movs	r2, #0
 8002c18:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8002c1a:	687b      	ldr	r3, [r7, #4]
 8002c1c:	2200      	movs	r2, #0
 8002c1e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8002c22:	687b      	ldr	r3, [r7, #4]
 8002c24:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c26:	f003 0310 	and.w	r3, r3, #16
 8002c2a:	2b00      	cmp	r3, #0
 8002c2c:	d118      	bne.n	8002c60 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002c2e:	687b      	ldr	r3, [r7, #4]
 8002c30:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c32:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8002c36:	f023 0302 	bic.w	r3, r3, #2
 8002c3a:	f043 0202 	orr.w	r2, r3, #2
 8002c3e:	687b      	ldr	r3, [r7, #4]
 8002c40:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 8002c42:	6878      	ldr	r0, [r7, #4]
 8002c44:	f000 f94a 	bl	8002edc <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8002c48:	687b      	ldr	r3, [r7, #4]
 8002c4a:	2200      	movs	r2, #0
 8002c4c:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002c4e:	687b      	ldr	r3, [r7, #4]
 8002c50:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c52:	f023 0303 	bic.w	r3, r3, #3
 8002c56:	f043 0201 	orr.w	r2, r3, #1
 8002c5a:	687b      	ldr	r3, [r7, #4]
 8002c5c:	641a      	str	r2, [r3, #64]	; 0x40
 8002c5e:	e001      	b.n	8002c64 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8002c60:	2301      	movs	r3, #1
 8002c62:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8002c64:	687b      	ldr	r3, [r7, #4]
 8002c66:	2200      	movs	r2, #0
 8002c68:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 8002c6c:	7bfb      	ldrb	r3, [r7, #15]
}
 8002c6e:	4618      	mov	r0, r3
 8002c70:	3710      	adds	r7, #16
 8002c72:	46bd      	mov	sp, r7
 8002c74:	bd80      	pop	{r7, pc}
	...

08002c78 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8002c78:	b480      	push	{r7}
 8002c7a:	b085      	sub	sp, #20
 8002c7c:	af00      	add	r7, sp, #0
 8002c7e:	6078      	str	r0, [r7, #4]
 8002c80:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8002c82:	2300      	movs	r3, #0
 8002c84:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8002c86:	687b      	ldr	r3, [r7, #4]
 8002c88:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002c8c:	2b01      	cmp	r3, #1
 8002c8e:	d101      	bne.n	8002c94 <HAL_ADC_ConfigChannel+0x1c>
 8002c90:	2302      	movs	r3, #2
 8002c92:	e113      	b.n	8002ebc <HAL_ADC_ConfigChannel+0x244>
 8002c94:	687b      	ldr	r3, [r7, #4]
 8002c96:	2201      	movs	r2, #1
 8002c98:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8002c9c:	683b      	ldr	r3, [r7, #0]
 8002c9e:	681b      	ldr	r3, [r3, #0]
 8002ca0:	2b09      	cmp	r3, #9
 8002ca2:	d925      	bls.n	8002cf0 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8002ca4:	687b      	ldr	r3, [r7, #4]
 8002ca6:	681b      	ldr	r3, [r3, #0]
 8002ca8:	68d9      	ldr	r1, [r3, #12]
 8002caa:	683b      	ldr	r3, [r7, #0]
 8002cac:	681b      	ldr	r3, [r3, #0]
 8002cae:	b29b      	uxth	r3, r3
 8002cb0:	461a      	mov	r2, r3
 8002cb2:	4613      	mov	r3, r2
 8002cb4:	005b      	lsls	r3, r3, #1
 8002cb6:	4413      	add	r3, r2
 8002cb8:	3b1e      	subs	r3, #30
 8002cba:	2207      	movs	r2, #7
 8002cbc:	fa02 f303 	lsl.w	r3, r2, r3
 8002cc0:	43da      	mvns	r2, r3
 8002cc2:	687b      	ldr	r3, [r7, #4]
 8002cc4:	681b      	ldr	r3, [r3, #0]
 8002cc6:	400a      	ands	r2, r1
 8002cc8:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8002cca:	687b      	ldr	r3, [r7, #4]
 8002ccc:	681b      	ldr	r3, [r3, #0]
 8002cce:	68d9      	ldr	r1, [r3, #12]
 8002cd0:	683b      	ldr	r3, [r7, #0]
 8002cd2:	689a      	ldr	r2, [r3, #8]
 8002cd4:	683b      	ldr	r3, [r7, #0]
 8002cd6:	681b      	ldr	r3, [r3, #0]
 8002cd8:	b29b      	uxth	r3, r3
 8002cda:	4618      	mov	r0, r3
 8002cdc:	4603      	mov	r3, r0
 8002cde:	005b      	lsls	r3, r3, #1
 8002ce0:	4403      	add	r3, r0
 8002ce2:	3b1e      	subs	r3, #30
 8002ce4:	409a      	lsls	r2, r3
 8002ce6:	687b      	ldr	r3, [r7, #4]
 8002ce8:	681b      	ldr	r3, [r3, #0]
 8002cea:	430a      	orrs	r2, r1
 8002cec:	60da      	str	r2, [r3, #12]
 8002cee:	e022      	b.n	8002d36 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8002cf0:	687b      	ldr	r3, [r7, #4]
 8002cf2:	681b      	ldr	r3, [r3, #0]
 8002cf4:	6919      	ldr	r1, [r3, #16]
 8002cf6:	683b      	ldr	r3, [r7, #0]
 8002cf8:	681b      	ldr	r3, [r3, #0]
 8002cfa:	b29b      	uxth	r3, r3
 8002cfc:	461a      	mov	r2, r3
 8002cfe:	4613      	mov	r3, r2
 8002d00:	005b      	lsls	r3, r3, #1
 8002d02:	4413      	add	r3, r2
 8002d04:	2207      	movs	r2, #7
 8002d06:	fa02 f303 	lsl.w	r3, r2, r3
 8002d0a:	43da      	mvns	r2, r3
 8002d0c:	687b      	ldr	r3, [r7, #4]
 8002d0e:	681b      	ldr	r3, [r3, #0]
 8002d10:	400a      	ands	r2, r1
 8002d12:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8002d14:	687b      	ldr	r3, [r7, #4]
 8002d16:	681b      	ldr	r3, [r3, #0]
 8002d18:	6919      	ldr	r1, [r3, #16]
 8002d1a:	683b      	ldr	r3, [r7, #0]
 8002d1c:	689a      	ldr	r2, [r3, #8]
 8002d1e:	683b      	ldr	r3, [r7, #0]
 8002d20:	681b      	ldr	r3, [r3, #0]
 8002d22:	b29b      	uxth	r3, r3
 8002d24:	4618      	mov	r0, r3
 8002d26:	4603      	mov	r3, r0
 8002d28:	005b      	lsls	r3, r3, #1
 8002d2a:	4403      	add	r3, r0
 8002d2c:	409a      	lsls	r2, r3
 8002d2e:	687b      	ldr	r3, [r7, #4]
 8002d30:	681b      	ldr	r3, [r3, #0]
 8002d32:	430a      	orrs	r2, r1
 8002d34:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8002d36:	683b      	ldr	r3, [r7, #0]
 8002d38:	685b      	ldr	r3, [r3, #4]
 8002d3a:	2b06      	cmp	r3, #6
 8002d3c:	d824      	bhi.n	8002d88 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8002d3e:	687b      	ldr	r3, [r7, #4]
 8002d40:	681b      	ldr	r3, [r3, #0]
 8002d42:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8002d44:	683b      	ldr	r3, [r7, #0]
 8002d46:	685a      	ldr	r2, [r3, #4]
 8002d48:	4613      	mov	r3, r2
 8002d4a:	009b      	lsls	r3, r3, #2
 8002d4c:	4413      	add	r3, r2
 8002d4e:	3b05      	subs	r3, #5
 8002d50:	221f      	movs	r2, #31
 8002d52:	fa02 f303 	lsl.w	r3, r2, r3
 8002d56:	43da      	mvns	r2, r3
 8002d58:	687b      	ldr	r3, [r7, #4]
 8002d5a:	681b      	ldr	r3, [r3, #0]
 8002d5c:	400a      	ands	r2, r1
 8002d5e:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8002d60:	687b      	ldr	r3, [r7, #4]
 8002d62:	681b      	ldr	r3, [r3, #0]
 8002d64:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8002d66:	683b      	ldr	r3, [r7, #0]
 8002d68:	681b      	ldr	r3, [r3, #0]
 8002d6a:	b29b      	uxth	r3, r3
 8002d6c:	4618      	mov	r0, r3
 8002d6e:	683b      	ldr	r3, [r7, #0]
 8002d70:	685a      	ldr	r2, [r3, #4]
 8002d72:	4613      	mov	r3, r2
 8002d74:	009b      	lsls	r3, r3, #2
 8002d76:	4413      	add	r3, r2
 8002d78:	3b05      	subs	r3, #5
 8002d7a:	fa00 f203 	lsl.w	r2, r0, r3
 8002d7e:	687b      	ldr	r3, [r7, #4]
 8002d80:	681b      	ldr	r3, [r3, #0]
 8002d82:	430a      	orrs	r2, r1
 8002d84:	635a      	str	r2, [r3, #52]	; 0x34
 8002d86:	e04c      	b.n	8002e22 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8002d88:	683b      	ldr	r3, [r7, #0]
 8002d8a:	685b      	ldr	r3, [r3, #4]
 8002d8c:	2b0c      	cmp	r3, #12
 8002d8e:	d824      	bhi.n	8002dda <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8002d90:	687b      	ldr	r3, [r7, #4]
 8002d92:	681b      	ldr	r3, [r3, #0]
 8002d94:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8002d96:	683b      	ldr	r3, [r7, #0]
 8002d98:	685a      	ldr	r2, [r3, #4]
 8002d9a:	4613      	mov	r3, r2
 8002d9c:	009b      	lsls	r3, r3, #2
 8002d9e:	4413      	add	r3, r2
 8002da0:	3b23      	subs	r3, #35	; 0x23
 8002da2:	221f      	movs	r2, #31
 8002da4:	fa02 f303 	lsl.w	r3, r2, r3
 8002da8:	43da      	mvns	r2, r3
 8002daa:	687b      	ldr	r3, [r7, #4]
 8002dac:	681b      	ldr	r3, [r3, #0]
 8002dae:	400a      	ands	r2, r1
 8002db0:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8002db2:	687b      	ldr	r3, [r7, #4]
 8002db4:	681b      	ldr	r3, [r3, #0]
 8002db6:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8002db8:	683b      	ldr	r3, [r7, #0]
 8002dba:	681b      	ldr	r3, [r3, #0]
 8002dbc:	b29b      	uxth	r3, r3
 8002dbe:	4618      	mov	r0, r3
 8002dc0:	683b      	ldr	r3, [r7, #0]
 8002dc2:	685a      	ldr	r2, [r3, #4]
 8002dc4:	4613      	mov	r3, r2
 8002dc6:	009b      	lsls	r3, r3, #2
 8002dc8:	4413      	add	r3, r2
 8002dca:	3b23      	subs	r3, #35	; 0x23
 8002dcc:	fa00 f203 	lsl.w	r2, r0, r3
 8002dd0:	687b      	ldr	r3, [r7, #4]
 8002dd2:	681b      	ldr	r3, [r3, #0]
 8002dd4:	430a      	orrs	r2, r1
 8002dd6:	631a      	str	r2, [r3, #48]	; 0x30
 8002dd8:	e023      	b.n	8002e22 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8002dda:	687b      	ldr	r3, [r7, #4]
 8002ddc:	681b      	ldr	r3, [r3, #0]
 8002dde:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8002de0:	683b      	ldr	r3, [r7, #0]
 8002de2:	685a      	ldr	r2, [r3, #4]
 8002de4:	4613      	mov	r3, r2
 8002de6:	009b      	lsls	r3, r3, #2
 8002de8:	4413      	add	r3, r2
 8002dea:	3b41      	subs	r3, #65	; 0x41
 8002dec:	221f      	movs	r2, #31
 8002dee:	fa02 f303 	lsl.w	r3, r2, r3
 8002df2:	43da      	mvns	r2, r3
 8002df4:	687b      	ldr	r3, [r7, #4]
 8002df6:	681b      	ldr	r3, [r3, #0]
 8002df8:	400a      	ands	r2, r1
 8002dfa:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8002dfc:	687b      	ldr	r3, [r7, #4]
 8002dfe:	681b      	ldr	r3, [r3, #0]
 8002e00:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8002e02:	683b      	ldr	r3, [r7, #0]
 8002e04:	681b      	ldr	r3, [r3, #0]
 8002e06:	b29b      	uxth	r3, r3
 8002e08:	4618      	mov	r0, r3
 8002e0a:	683b      	ldr	r3, [r7, #0]
 8002e0c:	685a      	ldr	r2, [r3, #4]
 8002e0e:	4613      	mov	r3, r2
 8002e10:	009b      	lsls	r3, r3, #2
 8002e12:	4413      	add	r3, r2
 8002e14:	3b41      	subs	r3, #65	; 0x41
 8002e16:	fa00 f203 	lsl.w	r2, r0, r3
 8002e1a:	687b      	ldr	r3, [r7, #4]
 8002e1c:	681b      	ldr	r3, [r3, #0]
 8002e1e:	430a      	orrs	r2, r1
 8002e20:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002e22:	4b29      	ldr	r3, [pc, #164]	; (8002ec8 <HAL_ADC_ConfigChannel+0x250>)
 8002e24:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8002e26:	687b      	ldr	r3, [r7, #4]
 8002e28:	681b      	ldr	r3, [r3, #0]
 8002e2a:	4a28      	ldr	r2, [pc, #160]	; (8002ecc <HAL_ADC_ConfigChannel+0x254>)
 8002e2c:	4293      	cmp	r3, r2
 8002e2e:	d10f      	bne.n	8002e50 <HAL_ADC_ConfigChannel+0x1d8>
 8002e30:	683b      	ldr	r3, [r7, #0]
 8002e32:	681b      	ldr	r3, [r3, #0]
 8002e34:	2b12      	cmp	r3, #18
 8002e36:	d10b      	bne.n	8002e50 <HAL_ADC_ConfigChannel+0x1d8>
  {
    /* Disable the TEMPSENSOR channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/    
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
 8002e38:	68fb      	ldr	r3, [r7, #12]
 8002e3a:	685b      	ldr	r3, [r3, #4]
 8002e3c:	f423 0200 	bic.w	r2, r3, #8388608	; 0x800000
 8002e40:	68fb      	ldr	r3, [r7, #12]
 8002e42:	605a      	str	r2, [r3, #4]
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8002e44:	68fb      	ldr	r3, [r7, #12]
 8002e46:	685b      	ldr	r3, [r3, #4]
 8002e48:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 8002e4c:	68fb      	ldr	r3, [r7, #12]
 8002e4e:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8002e50:	687b      	ldr	r3, [r7, #4]
 8002e52:	681b      	ldr	r3, [r3, #0]
 8002e54:	4a1d      	ldr	r2, [pc, #116]	; (8002ecc <HAL_ADC_ConfigChannel+0x254>)
 8002e56:	4293      	cmp	r3, r2
 8002e58:	d12b      	bne.n	8002eb2 <HAL_ADC_ConfigChannel+0x23a>
 8002e5a:	683b      	ldr	r3, [r7, #0]
 8002e5c:	681b      	ldr	r3, [r3, #0]
 8002e5e:	4a1c      	ldr	r2, [pc, #112]	; (8002ed0 <HAL_ADC_ConfigChannel+0x258>)
 8002e60:	4293      	cmp	r3, r2
 8002e62:	d003      	beq.n	8002e6c <HAL_ADC_ConfigChannel+0x1f4>
 8002e64:	683b      	ldr	r3, [r7, #0]
 8002e66:	681b      	ldr	r3, [r3, #0]
 8002e68:	2b11      	cmp	r3, #17
 8002e6a:	d122      	bne.n	8002eb2 <HAL_ADC_ConfigChannel+0x23a>
  {
    /* Disable the VBAT channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 8002e6c:	68fb      	ldr	r3, [r7, #12]
 8002e6e:	685b      	ldr	r3, [r3, #4]
 8002e70:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 8002e74:	68fb      	ldr	r3, [r7, #12]
 8002e76:	605a      	str	r2, [r3, #4]
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8002e78:	68fb      	ldr	r3, [r7, #12]
 8002e7a:	685b      	ldr	r3, [r3, #4]
 8002e7c:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8002e80:	68fb      	ldr	r3, [r7, #12]
 8002e82:	605a      	str	r2, [r3, #4]
    
    if((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 8002e84:	683b      	ldr	r3, [r7, #0]
 8002e86:	681b      	ldr	r3, [r3, #0]
 8002e88:	4a11      	ldr	r2, [pc, #68]	; (8002ed0 <HAL_ADC_ConfigChannel+0x258>)
 8002e8a:	4293      	cmp	r3, r2
 8002e8c:	d111      	bne.n	8002eb2 <HAL_ADC_ConfigChannel+0x23a>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8002e8e:	4b11      	ldr	r3, [pc, #68]	; (8002ed4 <HAL_ADC_ConfigChannel+0x25c>)
 8002e90:	681b      	ldr	r3, [r3, #0]
 8002e92:	4a11      	ldr	r2, [pc, #68]	; (8002ed8 <HAL_ADC_ConfigChannel+0x260>)
 8002e94:	fba2 2303 	umull	r2, r3, r2, r3
 8002e98:	0c9a      	lsrs	r2, r3, #18
 8002e9a:	4613      	mov	r3, r2
 8002e9c:	009b      	lsls	r3, r3, #2
 8002e9e:	4413      	add	r3, r2
 8002ea0:	005b      	lsls	r3, r3, #1
 8002ea2:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8002ea4:	e002      	b.n	8002eac <HAL_ADC_ConfigChannel+0x234>
      {
        counter--;
 8002ea6:	68bb      	ldr	r3, [r7, #8]
 8002ea8:	3b01      	subs	r3, #1
 8002eaa:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8002eac:	68bb      	ldr	r3, [r7, #8]
 8002eae:	2b00      	cmp	r3, #0
 8002eb0:	d1f9      	bne.n	8002ea6 <HAL_ADC_ConfigChannel+0x22e>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002eb2:	687b      	ldr	r3, [r7, #4]
 8002eb4:	2200      	movs	r2, #0
 8002eb6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 8002eba:	2300      	movs	r3, #0
}
 8002ebc:	4618      	mov	r0, r3
 8002ebe:	3714      	adds	r7, #20
 8002ec0:	46bd      	mov	sp, r7
 8002ec2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ec6:	4770      	bx	lr
 8002ec8:	40012300 	.word	0x40012300
 8002ecc:	40012000 	.word	0x40012000
 8002ed0:	10000012 	.word	0x10000012
 8002ed4:	2000001c 	.word	0x2000001c
 8002ed8:	431bde83 	.word	0x431bde83

08002edc <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 8002edc:	b480      	push	{r7}
 8002ede:	b085      	sub	sp, #20
 8002ee0:	af00      	add	r7, sp, #0
 8002ee2:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002ee4:	4b79      	ldr	r3, [pc, #484]	; (80030cc <ADC_Init+0x1f0>)
 8002ee6:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8002ee8:	68fb      	ldr	r3, [r7, #12]
 8002eea:	685b      	ldr	r3, [r3, #4]
 8002eec:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8002ef0:	68fb      	ldr	r3, [r7, #12]
 8002ef2:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8002ef4:	68fb      	ldr	r3, [r7, #12]
 8002ef6:	685a      	ldr	r2, [r3, #4]
 8002ef8:	687b      	ldr	r3, [r7, #4]
 8002efa:	685b      	ldr	r3, [r3, #4]
 8002efc:	431a      	orrs	r2, r3
 8002efe:	68fb      	ldr	r3, [r7, #12]
 8002f00:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8002f02:	687b      	ldr	r3, [r7, #4]
 8002f04:	681b      	ldr	r3, [r3, #0]
 8002f06:	685a      	ldr	r2, [r3, #4]
 8002f08:	687b      	ldr	r3, [r7, #4]
 8002f0a:	681b      	ldr	r3, [r3, #0]
 8002f0c:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8002f10:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8002f12:	687b      	ldr	r3, [r7, #4]
 8002f14:	681b      	ldr	r3, [r3, #0]
 8002f16:	6859      	ldr	r1, [r3, #4]
 8002f18:	687b      	ldr	r3, [r7, #4]
 8002f1a:	691b      	ldr	r3, [r3, #16]
 8002f1c:	021a      	lsls	r2, r3, #8
 8002f1e:	687b      	ldr	r3, [r7, #4]
 8002f20:	681b      	ldr	r3, [r3, #0]
 8002f22:	430a      	orrs	r2, r1
 8002f24:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8002f26:	687b      	ldr	r3, [r7, #4]
 8002f28:	681b      	ldr	r3, [r3, #0]
 8002f2a:	685a      	ldr	r2, [r3, #4]
 8002f2c:	687b      	ldr	r3, [r7, #4]
 8002f2e:	681b      	ldr	r3, [r3, #0]
 8002f30:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 8002f34:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8002f36:	687b      	ldr	r3, [r7, #4]
 8002f38:	681b      	ldr	r3, [r3, #0]
 8002f3a:	6859      	ldr	r1, [r3, #4]
 8002f3c:	687b      	ldr	r3, [r7, #4]
 8002f3e:	689a      	ldr	r2, [r3, #8]
 8002f40:	687b      	ldr	r3, [r7, #4]
 8002f42:	681b      	ldr	r3, [r3, #0]
 8002f44:	430a      	orrs	r2, r1
 8002f46:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8002f48:	687b      	ldr	r3, [r7, #4]
 8002f4a:	681b      	ldr	r3, [r3, #0]
 8002f4c:	689a      	ldr	r2, [r3, #8]
 8002f4e:	687b      	ldr	r3, [r7, #4]
 8002f50:	681b      	ldr	r3, [r3, #0]
 8002f52:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002f56:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8002f58:	687b      	ldr	r3, [r7, #4]
 8002f5a:	681b      	ldr	r3, [r3, #0]
 8002f5c:	6899      	ldr	r1, [r3, #8]
 8002f5e:	687b      	ldr	r3, [r7, #4]
 8002f60:	68da      	ldr	r2, [r3, #12]
 8002f62:	687b      	ldr	r3, [r7, #4]
 8002f64:	681b      	ldr	r3, [r3, #0]
 8002f66:	430a      	orrs	r2, r1
 8002f68:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8002f6a:	687b      	ldr	r3, [r7, #4]
 8002f6c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002f6e:	4a58      	ldr	r2, [pc, #352]	; (80030d0 <ADC_Init+0x1f4>)
 8002f70:	4293      	cmp	r3, r2
 8002f72:	d022      	beq.n	8002fba <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8002f74:	687b      	ldr	r3, [r7, #4]
 8002f76:	681b      	ldr	r3, [r3, #0]
 8002f78:	689a      	ldr	r2, [r3, #8]
 8002f7a:	687b      	ldr	r3, [r7, #4]
 8002f7c:	681b      	ldr	r3, [r3, #0]
 8002f7e:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8002f82:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8002f84:	687b      	ldr	r3, [r7, #4]
 8002f86:	681b      	ldr	r3, [r3, #0]
 8002f88:	6899      	ldr	r1, [r3, #8]
 8002f8a:	687b      	ldr	r3, [r7, #4]
 8002f8c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8002f8e:	687b      	ldr	r3, [r7, #4]
 8002f90:	681b      	ldr	r3, [r3, #0]
 8002f92:	430a      	orrs	r2, r1
 8002f94:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8002f96:	687b      	ldr	r3, [r7, #4]
 8002f98:	681b      	ldr	r3, [r3, #0]
 8002f9a:	689a      	ldr	r2, [r3, #8]
 8002f9c:	687b      	ldr	r3, [r7, #4]
 8002f9e:	681b      	ldr	r3, [r3, #0]
 8002fa0:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8002fa4:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8002fa6:	687b      	ldr	r3, [r7, #4]
 8002fa8:	681b      	ldr	r3, [r3, #0]
 8002faa:	6899      	ldr	r1, [r3, #8]
 8002fac:	687b      	ldr	r3, [r7, #4]
 8002fae:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002fb0:	687b      	ldr	r3, [r7, #4]
 8002fb2:	681b      	ldr	r3, [r3, #0]
 8002fb4:	430a      	orrs	r2, r1
 8002fb6:	609a      	str	r2, [r3, #8]
 8002fb8:	e00f      	b.n	8002fda <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8002fba:	687b      	ldr	r3, [r7, #4]
 8002fbc:	681b      	ldr	r3, [r3, #0]
 8002fbe:	689a      	ldr	r2, [r3, #8]
 8002fc0:	687b      	ldr	r3, [r7, #4]
 8002fc2:	681b      	ldr	r3, [r3, #0]
 8002fc4:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8002fc8:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8002fca:	687b      	ldr	r3, [r7, #4]
 8002fcc:	681b      	ldr	r3, [r3, #0]
 8002fce:	689a      	ldr	r2, [r3, #8]
 8002fd0:	687b      	ldr	r3, [r7, #4]
 8002fd2:	681b      	ldr	r3, [r3, #0]
 8002fd4:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8002fd8:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8002fda:	687b      	ldr	r3, [r7, #4]
 8002fdc:	681b      	ldr	r3, [r3, #0]
 8002fde:	689a      	ldr	r2, [r3, #8]
 8002fe0:	687b      	ldr	r3, [r7, #4]
 8002fe2:	681b      	ldr	r3, [r3, #0]
 8002fe4:	f022 0202 	bic.w	r2, r2, #2
 8002fe8:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8002fea:	687b      	ldr	r3, [r7, #4]
 8002fec:	681b      	ldr	r3, [r3, #0]
 8002fee:	6899      	ldr	r1, [r3, #8]
 8002ff0:	687b      	ldr	r3, [r7, #4]
 8002ff2:	7e1b      	ldrb	r3, [r3, #24]
 8002ff4:	005a      	lsls	r2, r3, #1
 8002ff6:	687b      	ldr	r3, [r7, #4]
 8002ff8:	681b      	ldr	r3, [r3, #0]
 8002ffa:	430a      	orrs	r2, r1
 8002ffc:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 8002ffe:	687b      	ldr	r3, [r7, #4]
 8003000:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003004:	2b00      	cmp	r3, #0
 8003006:	d01b      	beq.n	8003040 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8003008:	687b      	ldr	r3, [r7, #4]
 800300a:	681b      	ldr	r3, [r3, #0]
 800300c:	685a      	ldr	r2, [r3, #4]
 800300e:	687b      	ldr	r3, [r7, #4]
 8003010:	681b      	ldr	r3, [r3, #0]
 8003012:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003016:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8003018:	687b      	ldr	r3, [r7, #4]
 800301a:	681b      	ldr	r3, [r3, #0]
 800301c:	685a      	ldr	r2, [r3, #4]
 800301e:	687b      	ldr	r3, [r7, #4]
 8003020:	681b      	ldr	r3, [r3, #0]
 8003022:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 8003026:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8003028:	687b      	ldr	r3, [r7, #4]
 800302a:	681b      	ldr	r3, [r3, #0]
 800302c:	6859      	ldr	r1, [r3, #4]
 800302e:	687b      	ldr	r3, [r7, #4]
 8003030:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003032:	3b01      	subs	r3, #1
 8003034:	035a      	lsls	r2, r3, #13
 8003036:	687b      	ldr	r3, [r7, #4]
 8003038:	681b      	ldr	r3, [r3, #0]
 800303a:	430a      	orrs	r2, r1
 800303c:	605a      	str	r2, [r3, #4]
 800303e:	e007      	b.n	8003050 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8003040:	687b      	ldr	r3, [r7, #4]
 8003042:	681b      	ldr	r3, [r3, #0]
 8003044:	685a      	ldr	r2, [r3, #4]
 8003046:	687b      	ldr	r3, [r7, #4]
 8003048:	681b      	ldr	r3, [r3, #0]
 800304a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800304e:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8003050:	687b      	ldr	r3, [r7, #4]
 8003052:	681b      	ldr	r3, [r3, #0]
 8003054:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003056:	687b      	ldr	r3, [r7, #4]
 8003058:	681b      	ldr	r3, [r3, #0]
 800305a:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 800305e:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8003060:	687b      	ldr	r3, [r7, #4]
 8003062:	681b      	ldr	r3, [r3, #0]
 8003064:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8003066:	687b      	ldr	r3, [r7, #4]
 8003068:	69db      	ldr	r3, [r3, #28]
 800306a:	3b01      	subs	r3, #1
 800306c:	051a      	lsls	r2, r3, #20
 800306e:	687b      	ldr	r3, [r7, #4]
 8003070:	681b      	ldr	r3, [r3, #0]
 8003072:	430a      	orrs	r2, r1
 8003074:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8003076:	687b      	ldr	r3, [r7, #4]
 8003078:	681b      	ldr	r3, [r3, #0]
 800307a:	689a      	ldr	r2, [r3, #8]
 800307c:	687b      	ldr	r3, [r7, #4]
 800307e:	681b      	ldr	r3, [r3, #0]
 8003080:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8003084:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8003086:	687b      	ldr	r3, [r7, #4]
 8003088:	681b      	ldr	r3, [r3, #0]
 800308a:	6899      	ldr	r1, [r3, #8]
 800308c:	687b      	ldr	r3, [r7, #4]
 800308e:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8003092:	025a      	lsls	r2, r3, #9
 8003094:	687b      	ldr	r3, [r7, #4]
 8003096:	681b      	ldr	r3, [r3, #0]
 8003098:	430a      	orrs	r2, r1
 800309a:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 800309c:	687b      	ldr	r3, [r7, #4]
 800309e:	681b      	ldr	r3, [r3, #0]
 80030a0:	689a      	ldr	r2, [r3, #8]
 80030a2:	687b      	ldr	r3, [r7, #4]
 80030a4:	681b      	ldr	r3, [r3, #0]
 80030a6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80030aa:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 80030ac:	687b      	ldr	r3, [r7, #4]
 80030ae:	681b      	ldr	r3, [r3, #0]
 80030b0:	6899      	ldr	r1, [r3, #8]
 80030b2:	687b      	ldr	r3, [r7, #4]
 80030b4:	695b      	ldr	r3, [r3, #20]
 80030b6:	029a      	lsls	r2, r3, #10
 80030b8:	687b      	ldr	r3, [r7, #4]
 80030ba:	681b      	ldr	r3, [r3, #0]
 80030bc:	430a      	orrs	r2, r1
 80030be:	609a      	str	r2, [r3, #8]
}
 80030c0:	bf00      	nop
 80030c2:	3714      	adds	r7, #20
 80030c4:	46bd      	mov	sp, r7
 80030c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030ca:	4770      	bx	lr
 80030cc:	40012300 	.word	0x40012300
 80030d0:	0f000001 	.word	0x0f000001

080030d4 <__NVIC_SetPriorityGrouping>:
{
 80030d4:	b480      	push	{r7}
 80030d6:	b085      	sub	sp, #20
 80030d8:	af00      	add	r7, sp, #0
 80030da:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80030dc:	687b      	ldr	r3, [r7, #4]
 80030de:	f003 0307 	and.w	r3, r3, #7
 80030e2:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80030e4:	4b0c      	ldr	r3, [pc, #48]	; (8003118 <__NVIC_SetPriorityGrouping+0x44>)
 80030e6:	68db      	ldr	r3, [r3, #12]
 80030e8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80030ea:	68ba      	ldr	r2, [r7, #8]
 80030ec:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80030f0:	4013      	ands	r3, r2
 80030f2:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80030f4:	68fb      	ldr	r3, [r7, #12]
 80030f6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80030f8:	68bb      	ldr	r3, [r7, #8]
 80030fa:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80030fc:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8003100:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003104:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003106:	4a04      	ldr	r2, [pc, #16]	; (8003118 <__NVIC_SetPriorityGrouping+0x44>)
 8003108:	68bb      	ldr	r3, [r7, #8]
 800310a:	60d3      	str	r3, [r2, #12]
}
 800310c:	bf00      	nop
 800310e:	3714      	adds	r7, #20
 8003110:	46bd      	mov	sp, r7
 8003112:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003116:	4770      	bx	lr
 8003118:	e000ed00 	.word	0xe000ed00

0800311c <__NVIC_GetPriorityGrouping>:
{
 800311c:	b480      	push	{r7}
 800311e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003120:	4b04      	ldr	r3, [pc, #16]	; (8003134 <__NVIC_GetPriorityGrouping+0x18>)
 8003122:	68db      	ldr	r3, [r3, #12]
 8003124:	0a1b      	lsrs	r3, r3, #8
 8003126:	f003 0307 	and.w	r3, r3, #7
}
 800312a:	4618      	mov	r0, r3
 800312c:	46bd      	mov	sp, r7
 800312e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003132:	4770      	bx	lr
 8003134:	e000ed00 	.word	0xe000ed00

08003138 <__NVIC_EnableIRQ>:
{
 8003138:	b480      	push	{r7}
 800313a:	b083      	sub	sp, #12
 800313c:	af00      	add	r7, sp, #0
 800313e:	4603      	mov	r3, r0
 8003140:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003142:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003146:	2b00      	cmp	r3, #0
 8003148:	db0b      	blt.n	8003162 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800314a:	79fb      	ldrb	r3, [r7, #7]
 800314c:	f003 021f 	and.w	r2, r3, #31
 8003150:	4907      	ldr	r1, [pc, #28]	; (8003170 <__NVIC_EnableIRQ+0x38>)
 8003152:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003156:	095b      	lsrs	r3, r3, #5
 8003158:	2001      	movs	r0, #1
 800315a:	fa00 f202 	lsl.w	r2, r0, r2
 800315e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8003162:	bf00      	nop
 8003164:	370c      	adds	r7, #12
 8003166:	46bd      	mov	sp, r7
 8003168:	f85d 7b04 	ldr.w	r7, [sp], #4
 800316c:	4770      	bx	lr
 800316e:	bf00      	nop
 8003170:	e000e100 	.word	0xe000e100

08003174 <__NVIC_SetPriority>:
{
 8003174:	b480      	push	{r7}
 8003176:	b083      	sub	sp, #12
 8003178:	af00      	add	r7, sp, #0
 800317a:	4603      	mov	r3, r0
 800317c:	6039      	str	r1, [r7, #0]
 800317e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003180:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003184:	2b00      	cmp	r3, #0
 8003186:	db0a      	blt.n	800319e <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003188:	683b      	ldr	r3, [r7, #0]
 800318a:	b2da      	uxtb	r2, r3
 800318c:	490c      	ldr	r1, [pc, #48]	; (80031c0 <__NVIC_SetPriority+0x4c>)
 800318e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003192:	0112      	lsls	r2, r2, #4
 8003194:	b2d2      	uxtb	r2, r2
 8003196:	440b      	add	r3, r1
 8003198:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 800319c:	e00a      	b.n	80031b4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800319e:	683b      	ldr	r3, [r7, #0]
 80031a0:	b2da      	uxtb	r2, r3
 80031a2:	4908      	ldr	r1, [pc, #32]	; (80031c4 <__NVIC_SetPriority+0x50>)
 80031a4:	79fb      	ldrb	r3, [r7, #7]
 80031a6:	f003 030f 	and.w	r3, r3, #15
 80031aa:	3b04      	subs	r3, #4
 80031ac:	0112      	lsls	r2, r2, #4
 80031ae:	b2d2      	uxtb	r2, r2
 80031b0:	440b      	add	r3, r1
 80031b2:	761a      	strb	r2, [r3, #24]
}
 80031b4:	bf00      	nop
 80031b6:	370c      	adds	r7, #12
 80031b8:	46bd      	mov	sp, r7
 80031ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031be:	4770      	bx	lr
 80031c0:	e000e100 	.word	0xe000e100
 80031c4:	e000ed00 	.word	0xe000ed00

080031c8 <NVIC_EncodePriority>:
{
 80031c8:	b480      	push	{r7}
 80031ca:	b089      	sub	sp, #36	; 0x24
 80031cc:	af00      	add	r7, sp, #0
 80031ce:	60f8      	str	r0, [r7, #12]
 80031d0:	60b9      	str	r1, [r7, #8]
 80031d2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80031d4:	68fb      	ldr	r3, [r7, #12]
 80031d6:	f003 0307 	and.w	r3, r3, #7
 80031da:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80031dc:	69fb      	ldr	r3, [r7, #28]
 80031de:	f1c3 0307 	rsb	r3, r3, #7
 80031e2:	2b04      	cmp	r3, #4
 80031e4:	bf28      	it	cs
 80031e6:	2304      	movcs	r3, #4
 80031e8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80031ea:	69fb      	ldr	r3, [r7, #28]
 80031ec:	3304      	adds	r3, #4
 80031ee:	2b06      	cmp	r3, #6
 80031f0:	d902      	bls.n	80031f8 <NVIC_EncodePriority+0x30>
 80031f2:	69fb      	ldr	r3, [r7, #28]
 80031f4:	3b03      	subs	r3, #3
 80031f6:	e000      	b.n	80031fa <NVIC_EncodePriority+0x32>
 80031f8:	2300      	movs	r3, #0
 80031fa:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80031fc:	f04f 32ff 	mov.w	r2, #4294967295
 8003200:	69bb      	ldr	r3, [r7, #24]
 8003202:	fa02 f303 	lsl.w	r3, r2, r3
 8003206:	43da      	mvns	r2, r3
 8003208:	68bb      	ldr	r3, [r7, #8]
 800320a:	401a      	ands	r2, r3
 800320c:	697b      	ldr	r3, [r7, #20]
 800320e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003210:	f04f 31ff 	mov.w	r1, #4294967295
 8003214:	697b      	ldr	r3, [r7, #20]
 8003216:	fa01 f303 	lsl.w	r3, r1, r3
 800321a:	43d9      	mvns	r1, r3
 800321c:	687b      	ldr	r3, [r7, #4]
 800321e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003220:	4313      	orrs	r3, r2
}
 8003222:	4618      	mov	r0, r3
 8003224:	3724      	adds	r7, #36	; 0x24
 8003226:	46bd      	mov	sp, r7
 8003228:	f85d 7b04 	ldr.w	r7, [sp], #4
 800322c:	4770      	bx	lr
	...

08003230 <SysTick_Config>:
{
 8003230:	b580      	push	{r7, lr}
 8003232:	b082      	sub	sp, #8
 8003234:	af00      	add	r7, sp, #0
 8003236:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003238:	687b      	ldr	r3, [r7, #4]
 800323a:	3b01      	subs	r3, #1
 800323c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8003240:	d301      	bcc.n	8003246 <SysTick_Config+0x16>
    return (1UL);                                                   /* Reload value impossible */
 8003242:	2301      	movs	r3, #1
 8003244:	e00f      	b.n	8003266 <SysTick_Config+0x36>
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003246:	4a0a      	ldr	r2, [pc, #40]	; (8003270 <SysTick_Config+0x40>)
 8003248:	687b      	ldr	r3, [r7, #4]
 800324a:	3b01      	subs	r3, #1
 800324c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800324e:	210f      	movs	r1, #15
 8003250:	f04f 30ff 	mov.w	r0, #4294967295
 8003254:	f7ff ff8e 	bl	8003174 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003258:	4b05      	ldr	r3, [pc, #20]	; (8003270 <SysTick_Config+0x40>)
 800325a:	2200      	movs	r2, #0
 800325c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800325e:	4b04      	ldr	r3, [pc, #16]	; (8003270 <SysTick_Config+0x40>)
 8003260:	2207      	movs	r2, #7
 8003262:	601a      	str	r2, [r3, #0]
  return (0UL);                                                     /* Function successful */
 8003264:	2300      	movs	r3, #0
}
 8003266:	4618      	mov	r0, r3
 8003268:	3708      	adds	r7, #8
 800326a:	46bd      	mov	sp, r7
 800326c:	bd80      	pop	{r7, pc}
 800326e:	bf00      	nop
 8003270:	e000e010 	.word	0xe000e010

08003274 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003274:	b580      	push	{r7, lr}
 8003276:	b082      	sub	sp, #8
 8003278:	af00      	add	r7, sp, #0
 800327a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800327c:	6878      	ldr	r0, [r7, #4]
 800327e:	f7ff ff29 	bl	80030d4 <__NVIC_SetPriorityGrouping>
}
 8003282:	bf00      	nop
 8003284:	3708      	adds	r7, #8
 8003286:	46bd      	mov	sp, r7
 8003288:	bd80      	pop	{r7, pc}

0800328a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800328a:	b580      	push	{r7, lr}
 800328c:	b086      	sub	sp, #24
 800328e:	af00      	add	r7, sp, #0
 8003290:	4603      	mov	r3, r0
 8003292:	60b9      	str	r1, [r7, #8]
 8003294:	607a      	str	r2, [r7, #4]
 8003296:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8003298:	2300      	movs	r3, #0
 800329a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800329c:	f7ff ff3e 	bl	800311c <__NVIC_GetPriorityGrouping>
 80032a0:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80032a2:	687a      	ldr	r2, [r7, #4]
 80032a4:	68b9      	ldr	r1, [r7, #8]
 80032a6:	6978      	ldr	r0, [r7, #20]
 80032a8:	f7ff ff8e 	bl	80031c8 <NVIC_EncodePriority>
 80032ac:	4602      	mov	r2, r0
 80032ae:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80032b2:	4611      	mov	r1, r2
 80032b4:	4618      	mov	r0, r3
 80032b6:	f7ff ff5d 	bl	8003174 <__NVIC_SetPriority>
}
 80032ba:	bf00      	nop
 80032bc:	3718      	adds	r7, #24
 80032be:	46bd      	mov	sp, r7
 80032c0:	bd80      	pop	{r7, pc}

080032c2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80032c2:	b580      	push	{r7, lr}
 80032c4:	b082      	sub	sp, #8
 80032c6:	af00      	add	r7, sp, #0
 80032c8:	4603      	mov	r3, r0
 80032ca:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80032cc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80032d0:	4618      	mov	r0, r3
 80032d2:	f7ff ff31 	bl	8003138 <__NVIC_EnableIRQ>
}
 80032d6:	bf00      	nop
 80032d8:	3708      	adds	r7, #8
 80032da:	46bd      	mov	sp, r7
 80032dc:	bd80      	pop	{r7, pc}

080032de <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80032de:	b580      	push	{r7, lr}
 80032e0:	b082      	sub	sp, #8
 80032e2:	af00      	add	r7, sp, #0
 80032e4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80032e6:	6878      	ldr	r0, [r7, #4]
 80032e8:	f7ff ffa2 	bl	8003230 <SysTick_Config>
 80032ec:	4603      	mov	r3, r0
}
 80032ee:	4618      	mov	r0, r3
 80032f0:	3708      	adds	r7, #8
 80032f2:	46bd      	mov	sp, r7
 80032f4:	bd80      	pop	{r7, pc}

080032f6 <HAL_DAC_Init>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef* hdac)
{ 
 80032f6:	b580      	push	{r7, lr}
 80032f8:	b082      	sub	sp, #8
 80032fa:	af00      	add	r7, sp, #0
 80032fc:	6078      	str	r0, [r7, #4]
  /* Check DAC handle */
  if(hdac == NULL)
 80032fe:	687b      	ldr	r3, [r7, #4]
 8003300:	2b00      	cmp	r3, #0
 8003302:	d101      	bne.n	8003308 <HAL_DAC_Init+0x12>
  {
     return HAL_ERROR;
 8003304:	2301      	movs	r3, #1
 8003306:	e014      	b.n	8003332 <HAL_DAC_Init+0x3c>
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));
  
  if(hdac->State == HAL_DAC_STATE_RESET)
 8003308:	687b      	ldr	r3, [r7, #4]
 800330a:	791b      	ldrb	r3, [r3, #4]
 800330c:	b2db      	uxtb	r3, r3
 800330e:	2b00      	cmp	r3, #0
 8003310:	d105      	bne.n	800331e <HAL_DAC_Init+0x28>
    {
      hdac->MspInitCallback               = HAL_DAC_MspInit;
    }
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
    /* Allocate lock resource and initialize it */
    hdac->Lock = HAL_UNLOCKED;
 8003312:	687b      	ldr	r3, [r7, #4]
 8003314:	2200      	movs	r2, #0
 8003316:	715a      	strb	r2, [r3, #5]
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
    /* Init the low level hardware */
    hdac->MspInitCallback(hdac);
#else
    /* Init the low level hardware */
    HAL_DAC_MspInit(hdac);
 8003318:	6878      	ldr	r0, [r7, #4]
 800331a:	f7fe f9f9 	bl	8001710 <HAL_DAC_MspInit>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }
  
  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;
 800331e:	687b      	ldr	r3, [r7, #4]
 8003320:	2202      	movs	r2, #2
 8003322:	711a      	strb	r2, [r3, #4]
  
  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 8003324:	687b      	ldr	r3, [r7, #4]
 8003326:	2200      	movs	r2, #0
 8003328:	611a      	str	r2, [r3, #16]
  
  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 800332a:	687b      	ldr	r3, [r7, #4]
 800332c:	2201      	movs	r2, #1
 800332e:	711a      	strb	r2, [r3, #4]
  
  /* Return function status */
  return HAL_OK;
 8003330:	2300      	movs	r3, #0
}
 8003332:	4618      	mov	r0, r3
 8003334:	3708      	adds	r7, #8
 8003336:	46bd      	mov	sp, r7
 8003338:	bd80      	pop	{r7, pc}

0800333a <HAL_DAC_ConfigChannel>:
  *            @arg DAC_CHANNEL_1: DAC Channel1 selected
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_ConfigChannel(DAC_HandleTypeDef* hdac, DAC_ChannelConfTypeDef* sConfig, uint32_t Channel)
{
 800333a:	b480      	push	{r7}
 800333c:	b087      	sub	sp, #28
 800333e:	af00      	add	r7, sp, #0
 8003340:	60f8      	str	r0, [r7, #12]
 8003342:	60b9      	str	r1, [r7, #8]
 8003344:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg1 = 0U, tmpreg2 = 0U;
 8003346:	2300      	movs	r3, #0
 8003348:	617b      	str	r3, [r7, #20]
 800334a:	2300      	movs	r3, #0
 800334c:	613b      	str	r3, [r7, #16]
  assert_param(IS_DAC_TRIGGER(sConfig->DAC_Trigger));
  assert_param(IS_DAC_OUTPUT_BUFFER_STATE(sConfig->DAC_OutputBuffer));
  assert_param(IS_DAC_CHANNEL(Channel));
  
  /* Process locked */
  __HAL_LOCK(hdac);
 800334e:	68fb      	ldr	r3, [r7, #12]
 8003350:	795b      	ldrb	r3, [r3, #5]
 8003352:	2b01      	cmp	r3, #1
 8003354:	d101      	bne.n	800335a <HAL_DAC_ConfigChannel+0x20>
 8003356:	2302      	movs	r3, #2
 8003358:	e036      	b.n	80033c8 <HAL_DAC_ConfigChannel+0x8e>
 800335a:	68fb      	ldr	r3, [r7, #12]
 800335c:	2201      	movs	r2, #1
 800335e:	715a      	strb	r2, [r3, #5]
  
  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8003360:	68fb      	ldr	r3, [r7, #12]
 8003362:	2202      	movs	r2, #2
 8003364:	711a      	strb	r2, [r3, #4]
  
  /* Get the DAC CR value */
  tmpreg1 = hdac->Instance->CR;
 8003366:	68fb      	ldr	r3, [r7, #12]
 8003368:	681b      	ldr	r3, [r3, #0]
 800336a:	681b      	ldr	r3, [r3, #0]
 800336c:	617b      	str	r3, [r7, #20]
  /* Clear BOFFx, TENx, TSELx, WAVEx and MAMPx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1 | DAC_CR_BOFF1)) << Channel);
 800336e:	f640 72fe 	movw	r2, #4094	; 0xffe
 8003372:	687b      	ldr	r3, [r7, #4]
 8003374:	fa02 f303 	lsl.w	r3, r2, r3
 8003378:	43db      	mvns	r3, r3
 800337a:	697a      	ldr	r2, [r7, #20]
 800337c:	4013      	ands	r3, r2
 800337e:	617b      	str	r3, [r7, #20]
  /* Configure for the selected DAC channel: buffer output, trigger */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  /* Set BOFFx bit according to DAC_OutputBuffer value */   
  tmpreg2 = (sConfig->DAC_Trigger | sConfig->DAC_OutputBuffer);
 8003380:	68bb      	ldr	r3, [r7, #8]
 8003382:	681a      	ldr	r2, [r3, #0]
 8003384:	68bb      	ldr	r3, [r7, #8]
 8003386:	685b      	ldr	r3, [r3, #4]
 8003388:	4313      	orrs	r3, r2
 800338a:	613b      	str	r3, [r7, #16]
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << Channel;
 800338c:	693a      	ldr	r2, [r7, #16]
 800338e:	687b      	ldr	r3, [r7, #4]
 8003390:	fa02 f303 	lsl.w	r3, r2, r3
 8003394:	697a      	ldr	r2, [r7, #20]
 8003396:	4313      	orrs	r3, r2
 8003398:	617b      	str	r3, [r7, #20]
  /* Write to DAC CR */
  hdac->Instance->CR = tmpreg1;
 800339a:	68fb      	ldr	r3, [r7, #12]
 800339c:	681b      	ldr	r3, [r3, #0]
 800339e:	697a      	ldr	r2, [r7, #20]
 80033a0:	601a      	str	r2, [r3, #0]
  /* Disable wave generation */
  hdac->Instance->CR &= ~(DAC_CR_WAVE1 << Channel);
 80033a2:	68fb      	ldr	r3, [r7, #12]
 80033a4:	681b      	ldr	r3, [r3, #0]
 80033a6:	6819      	ldr	r1, [r3, #0]
 80033a8:	22c0      	movs	r2, #192	; 0xc0
 80033aa:	687b      	ldr	r3, [r7, #4]
 80033ac:	fa02 f303 	lsl.w	r3, r2, r3
 80033b0:	43da      	mvns	r2, r3
 80033b2:	68fb      	ldr	r3, [r7, #12]
 80033b4:	681b      	ldr	r3, [r3, #0]
 80033b6:	400a      	ands	r2, r1
 80033b8:	601a      	str	r2, [r3, #0]
  
  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 80033ba:	68fb      	ldr	r3, [r7, #12]
 80033bc:	2201      	movs	r2, #1
 80033be:	711a      	strb	r2, [r3, #4]
  
  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 80033c0:	68fb      	ldr	r3, [r7, #12]
 80033c2:	2200      	movs	r2, #0
 80033c4:	715a      	strb	r2, [r3, #5]
  
  /* Return function status */
  return HAL_OK;
 80033c6:	2300      	movs	r3, #0
}
 80033c8:	4618      	mov	r0, r3
 80033ca:	371c      	adds	r7, #28
 80033cc:	46bd      	mov	sp, r7
 80033ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033d2:	4770      	bx	lr

080033d4 <HAL_DFSDM_ChannelInit>:
  *         in the DFSDM_ChannelInitTypeDef structure and initialize the associated handle.
  * @param  hdfsdm_channel DFSDM channel handle.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_DFSDM_ChannelInit(DFSDM_Channel_HandleTypeDef *hdfsdm_channel)
{
 80033d4:	b580      	push	{r7, lr}
 80033d6:	b086      	sub	sp, #24
 80033d8:	af00      	add	r7, sp, #0
 80033da:	6078      	str	r0, [r7, #4]
  DFSDM_Channel_HandleTypeDef  **channelHandleTable;
  DFSDM_Channel_TypeDef*       channel0Instance;
#endif /* defined(DFSDM2_Channel0) */
  
  /* Check DFSDM Channel handle */
  if(hdfsdm_channel == NULL)
 80033dc:	687b      	ldr	r3, [r7, #4]
 80033de:	2b00      	cmp	r3, #0
 80033e0:	d101      	bne.n	80033e6 <HAL_DFSDM_ChannelInit+0x12>
  {
    return HAL_ERROR;
 80033e2:	2301      	movs	r3, #1
 80033e4:	e0cf      	b.n	8003586 <HAL_DFSDM_ChannelInit+0x1b2>
  assert_param(IS_DFSDM_CHANNEL_OFFSET(hdfsdm_channel->Init.Offset));
  assert_param(IS_DFSDM_CHANNEL_RIGHT_BIT_SHIFT(hdfsdm_channel->Init.RightBitShift));
  
#if defined(DFSDM2_Channel0)
  /* Get channel counter, channel handle table and channel 0 instance */
  if(IS_DFSDM1_CHANNEL_INSTANCE(hdfsdm_channel->Instance))
 80033e6:	687b      	ldr	r3, [r7, #4]
 80033e8:	681b      	ldr	r3, [r3, #0]
 80033ea:	4a69      	ldr	r2, [pc, #420]	; (8003590 <HAL_DFSDM_ChannelInit+0x1bc>)
 80033ec:	4293      	cmp	r3, r2
 80033ee:	d00e      	beq.n	800340e <HAL_DFSDM_ChannelInit+0x3a>
 80033f0:	687b      	ldr	r3, [r7, #4]
 80033f2:	681b      	ldr	r3, [r3, #0]
 80033f4:	4a67      	ldr	r2, [pc, #412]	; (8003594 <HAL_DFSDM_ChannelInit+0x1c0>)
 80033f6:	4293      	cmp	r3, r2
 80033f8:	d009      	beq.n	800340e <HAL_DFSDM_ChannelInit+0x3a>
 80033fa:	687b      	ldr	r3, [r7, #4]
 80033fc:	681b      	ldr	r3, [r3, #0]
 80033fe:	4a66      	ldr	r2, [pc, #408]	; (8003598 <HAL_DFSDM_ChannelInit+0x1c4>)
 8003400:	4293      	cmp	r3, r2
 8003402:	d004      	beq.n	800340e <HAL_DFSDM_ChannelInit+0x3a>
 8003404:	687b      	ldr	r3, [r7, #4]
 8003406:	681b      	ldr	r3, [r3, #0]
 8003408:	4a64      	ldr	r2, [pc, #400]	; (800359c <HAL_DFSDM_ChannelInit+0x1c8>)
 800340a:	4293      	cmp	r3, r2
 800340c:	d106      	bne.n	800341c <HAL_DFSDM_ChannelInit+0x48>
  {
    channelCounterPtr  = &v_dfsdm1ChannelCounter;
 800340e:	4b64      	ldr	r3, [pc, #400]	; (80035a0 <HAL_DFSDM_ChannelInit+0x1cc>)
 8003410:	617b      	str	r3, [r7, #20]
    channelHandleTable =  a_dfsdm1ChannelHandle;
 8003412:	4b64      	ldr	r3, [pc, #400]	; (80035a4 <HAL_DFSDM_ChannelInit+0x1d0>)
 8003414:	613b      	str	r3, [r7, #16]
    channel0Instance   = DFSDM1_Channel0;
 8003416:	4b5e      	ldr	r3, [pc, #376]	; (8003590 <HAL_DFSDM_ChannelInit+0x1bc>)
 8003418:	60fb      	str	r3, [r7, #12]
 800341a:	e005      	b.n	8003428 <HAL_DFSDM_ChannelInit+0x54>
  }
  else
  {
    channelCounterPtr  = &v_dfsdm2ChannelCounter;
 800341c:	4b62      	ldr	r3, [pc, #392]	; (80035a8 <HAL_DFSDM_ChannelInit+0x1d4>)
 800341e:	617b      	str	r3, [r7, #20]
    channelHandleTable = a_dfsdm2ChannelHandle;
 8003420:	4b62      	ldr	r3, [pc, #392]	; (80035ac <HAL_DFSDM_ChannelInit+0x1d8>)
 8003422:	613b      	str	r3, [r7, #16]
    channel0Instance   = DFSDM2_Channel0;
 8003424:	4b62      	ldr	r3, [pc, #392]	; (80035b0 <HAL_DFSDM_ChannelInit+0x1dc>)
 8003426:	60fb      	str	r3, [r7, #12]
  }
  
  /* Check that channel has not been already initialized */
  if(channelHandleTable[DFSDM_GetChannelFromInstance(hdfsdm_channel->Instance)] != NULL)
 8003428:	687b      	ldr	r3, [r7, #4]
 800342a:	681b      	ldr	r3, [r3, #0]
 800342c:	4618      	mov	r0, r3
 800342e:	f000 faaf 	bl	8003990 <DFSDM_GetChannelFromInstance>
 8003432:	4603      	mov	r3, r0
 8003434:	009b      	lsls	r3, r3, #2
 8003436:	693a      	ldr	r2, [r7, #16]
 8003438:	4413      	add	r3, r2
 800343a:	681b      	ldr	r3, [r3, #0]
 800343c:	2b00      	cmp	r3, #0
 800343e:	d001      	beq.n	8003444 <HAL_DFSDM_ChannelInit+0x70>
  {
    return HAL_ERROR;
 8003440:	2301      	movs	r3, #1
 8003442:	e0a0      	b.n	8003586 <HAL_DFSDM_ChannelInit+0x1b2>
    hdfsdm_channel->MspInitCallback = HAL_DFSDM_ChannelMspInit;
  }
  hdfsdm_channel->MspInitCallback(hdfsdm_channel);
#else
  /* Call MSP init function */
  HAL_DFSDM_ChannelMspInit(hdfsdm_channel);
 8003444:	6878      	ldr	r0, [r7, #4]
 8003446:	f7fe fa6d 	bl	8001924 <HAL_DFSDM_ChannelMspInit>
#endif
  
  /* Update the channel counter */
  (*channelCounterPtr)++;
 800344a:	697b      	ldr	r3, [r7, #20]
 800344c:	681b      	ldr	r3, [r3, #0]
 800344e:	1c5a      	adds	r2, r3, #1
 8003450:	697b      	ldr	r3, [r7, #20]
 8003452:	601a      	str	r2, [r3, #0]
  
  /* Configure output serial clock and enable global DFSDM interface only for first channel */
  if(*channelCounterPtr == 1U)
 8003454:	697b      	ldr	r3, [r7, #20]
 8003456:	681b      	ldr	r3, [r3, #0]
 8003458:	2b01      	cmp	r3, #1
 800345a:	d125      	bne.n	80034a8 <HAL_DFSDM_ChannelInit+0xd4>
  {
    assert_param(IS_DFSDM_CHANNEL_OUTPUT_CLOCK(hdfsdm_channel->Init.OutputClock.Selection));
    /* Set the output serial clock source */
    channel0Instance->CHCFGR1 &= ~(DFSDM_CHCFGR1_CKOUTSRC);
 800345c:	68fb      	ldr	r3, [r7, #12]
 800345e:	681b      	ldr	r3, [r3, #0]
 8003460:	f023 4280 	bic.w	r2, r3, #1073741824	; 0x40000000
 8003464:	68fb      	ldr	r3, [r7, #12]
 8003466:	601a      	str	r2, [r3, #0]
    channel0Instance->CHCFGR1 |= hdfsdm_channel->Init.OutputClock.Selection;
 8003468:	68fb      	ldr	r3, [r7, #12]
 800346a:	681a      	ldr	r2, [r3, #0]
 800346c:	687b      	ldr	r3, [r7, #4]
 800346e:	689b      	ldr	r3, [r3, #8]
 8003470:	431a      	orrs	r2, r3
 8003472:	68fb      	ldr	r3, [r7, #12]
 8003474:	601a      	str	r2, [r3, #0]
    
    /* Reset clock divider */
    channel0Instance->CHCFGR1 &= ~(DFSDM_CHCFGR1_CKOUTDIV);
 8003476:	68fb      	ldr	r3, [r7, #12]
 8003478:	681b      	ldr	r3, [r3, #0]
 800347a:	f423 027f 	bic.w	r2, r3, #16711680	; 0xff0000
 800347e:	68fb      	ldr	r3, [r7, #12]
 8003480:	601a      	str	r2, [r3, #0]
    if(hdfsdm_channel->Init.OutputClock.Activation == ENABLE)
 8003482:	687b      	ldr	r3, [r7, #4]
 8003484:	791b      	ldrb	r3, [r3, #4]
 8003486:	2b01      	cmp	r3, #1
 8003488:	d108      	bne.n	800349c <HAL_DFSDM_ChannelInit+0xc8>
    {
      assert_param(IS_DFSDM_CHANNEL_OUTPUT_CLOCK_DIVIDER(hdfsdm_channel->Init.OutputClock.Divider));
      /* Set the output clock divider */
      channel0Instance->CHCFGR1 |= (uint32_t) ((hdfsdm_channel->Init.OutputClock.Divider - 1U) << 
 800348a:	68fb      	ldr	r3, [r7, #12]
 800348c:	681a      	ldr	r2, [r3, #0]
 800348e:	687b      	ldr	r3, [r7, #4]
 8003490:	68db      	ldr	r3, [r3, #12]
 8003492:	3b01      	subs	r3, #1
 8003494:	041b      	lsls	r3, r3, #16
 8003496:	431a      	orrs	r2, r3
 8003498:	68fb      	ldr	r3, [r7, #12]
 800349a:	601a      	str	r2, [r3, #0]
                                               DFSDM_CHCFGR1_CKOUTDIV_Pos);
    }
    
    /* enable the DFSDM global interface */
    channel0Instance->CHCFGR1 |= DFSDM_CHCFGR1_DFSDMEN;
 800349c:	68fb      	ldr	r3, [r7, #12]
 800349e:	681b      	ldr	r3, [r3, #0]
 80034a0:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 80034a4:	68fb      	ldr	r3, [r7, #12]
 80034a6:	601a      	str	r2, [r3, #0]
  }
  
  /* Set channel input parameters */
  hdfsdm_channel->Instance->CHCFGR1 &= ~(DFSDM_CHCFGR1_DATPACK | DFSDM_CHCFGR1_DATMPX | 
 80034a8:	687b      	ldr	r3, [r7, #4]
 80034aa:	681b      	ldr	r3, [r3, #0]
 80034ac:	681a      	ldr	r2, [r3, #0]
 80034ae:	687b      	ldr	r3, [r7, #4]
 80034b0:	681b      	ldr	r3, [r3, #0]
 80034b2:	f422 4271 	bic.w	r2, r2, #61696	; 0xf100
 80034b6:	601a      	str	r2, [r3, #0]
                                         DFSDM_CHCFGR1_CHINSEL);
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.Input.Multiplexer | 
 80034b8:	687b      	ldr	r3, [r7, #4]
 80034ba:	681b      	ldr	r3, [r3, #0]
 80034bc:	6819      	ldr	r1, [r3, #0]
 80034be:	687b      	ldr	r3, [r7, #4]
 80034c0:	691a      	ldr	r2, [r3, #16]
                                        hdfsdm_channel->Init.Input.DataPacking | 
 80034c2:	687b      	ldr	r3, [r7, #4]
 80034c4:	695b      	ldr	r3, [r3, #20]
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.Input.Multiplexer | 
 80034c6:	431a      	orrs	r2, r3
                                        hdfsdm_channel->Init.Input.Pins);
 80034c8:	687b      	ldr	r3, [r7, #4]
 80034ca:	699b      	ldr	r3, [r3, #24]
                                        hdfsdm_channel->Init.Input.DataPacking | 
 80034cc:	431a      	orrs	r2, r3
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.Input.Multiplexer | 
 80034ce:	687b      	ldr	r3, [r7, #4]
 80034d0:	681b      	ldr	r3, [r3, #0]
 80034d2:	430a      	orrs	r2, r1
 80034d4:	601a      	str	r2, [r3, #0]
  
  /* Set serial interface parameters */
  hdfsdm_channel->Instance->CHCFGR1 &= ~(DFSDM_CHCFGR1_SITP | DFSDM_CHCFGR1_SPICKSEL);
 80034d6:	687b      	ldr	r3, [r7, #4]
 80034d8:	681b      	ldr	r3, [r3, #0]
 80034da:	681a      	ldr	r2, [r3, #0]
 80034dc:	687b      	ldr	r3, [r7, #4]
 80034de:	681b      	ldr	r3, [r3, #0]
 80034e0:	f022 020f 	bic.w	r2, r2, #15
 80034e4:	601a      	str	r2, [r3, #0]
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.SerialInterface.Type | 
 80034e6:	687b      	ldr	r3, [r7, #4]
 80034e8:	681b      	ldr	r3, [r3, #0]
 80034ea:	6819      	ldr	r1, [r3, #0]
 80034ec:	687b      	ldr	r3, [r7, #4]
 80034ee:	69da      	ldr	r2, [r3, #28]
                                        hdfsdm_channel->Init.SerialInterface.SpiClock);
 80034f0:	687b      	ldr	r3, [r7, #4]
 80034f2:	6a1b      	ldr	r3, [r3, #32]
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.SerialInterface.Type | 
 80034f4:	431a      	orrs	r2, r3
 80034f6:	687b      	ldr	r3, [r7, #4]
 80034f8:	681b      	ldr	r3, [r3, #0]
 80034fa:	430a      	orrs	r2, r1
 80034fc:	601a      	str	r2, [r3, #0]
  
  /* Set analog watchdog parameters */
  hdfsdm_channel->Instance->CHAWSCDR &= ~(DFSDM_CHAWSCDR_AWFORD | DFSDM_CHAWSCDR_AWFOSR);
 80034fe:	687b      	ldr	r3, [r7, #4]
 8003500:	681b      	ldr	r3, [r3, #0]
 8003502:	689a      	ldr	r2, [r3, #8]
 8003504:	687b      	ldr	r3, [r7, #4]
 8003506:	681b      	ldr	r3, [r3, #0]
 8003508:	f422 025f 	bic.w	r2, r2, #14614528	; 0xdf0000
 800350c:	609a      	str	r2, [r3, #8]
  hdfsdm_channel->Instance->CHAWSCDR |= (hdfsdm_channel->Init.Awd.FilterOrder | 
 800350e:	687b      	ldr	r3, [r7, #4]
 8003510:	681b      	ldr	r3, [r3, #0]
 8003512:	6899      	ldr	r1, [r3, #8]
 8003514:	687b      	ldr	r3, [r7, #4]
 8003516:	6a5a      	ldr	r2, [r3, #36]	; 0x24
                                       ((hdfsdm_channel->Init.Awd.Oversampling - 1U) << DFSDM_CHAWSCDR_AWFOSR_Pos));
 8003518:	687b      	ldr	r3, [r7, #4]
 800351a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800351c:	3b01      	subs	r3, #1
 800351e:	041b      	lsls	r3, r3, #16
  hdfsdm_channel->Instance->CHAWSCDR |= (hdfsdm_channel->Init.Awd.FilterOrder | 
 8003520:	431a      	orrs	r2, r3
 8003522:	687b      	ldr	r3, [r7, #4]
 8003524:	681b      	ldr	r3, [r3, #0]
 8003526:	430a      	orrs	r2, r1
 8003528:	609a      	str	r2, [r3, #8]

  /* Set channel offset and right bit shift */
  hdfsdm_channel->Instance->CHCFGR2 &= ~(DFSDM_CHCFGR2_OFFSET | DFSDM_CHCFGR2_DTRBS);
 800352a:	687b      	ldr	r3, [r7, #4]
 800352c:	681b      	ldr	r3, [r3, #0]
 800352e:	685a      	ldr	r2, [r3, #4]
 8003530:	687b      	ldr	r3, [r7, #4]
 8003532:	681b      	ldr	r3, [r3, #0]
 8003534:	f002 0207 	and.w	r2, r2, #7
 8003538:	605a      	str	r2, [r3, #4]
  hdfsdm_channel->Instance->CHCFGR2 |= (((uint32_t) hdfsdm_channel->Init.Offset << DFSDM_CHCFGR2_OFFSET_Pos) | 
 800353a:	687b      	ldr	r3, [r7, #4]
 800353c:	681b      	ldr	r3, [r3, #0]
 800353e:	6859      	ldr	r1, [r3, #4]
 8003540:	687b      	ldr	r3, [r7, #4]
 8003542:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003544:	021a      	lsls	r2, r3, #8
                                        (hdfsdm_channel->Init.RightBitShift << DFSDM_CHCFGR2_DTRBS_Pos));
 8003546:	687b      	ldr	r3, [r7, #4]
 8003548:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800354a:	00db      	lsls	r3, r3, #3
  hdfsdm_channel->Instance->CHCFGR2 |= (((uint32_t) hdfsdm_channel->Init.Offset << DFSDM_CHCFGR2_OFFSET_Pos) | 
 800354c:	431a      	orrs	r2, r3
 800354e:	687b      	ldr	r3, [r7, #4]
 8003550:	681b      	ldr	r3, [r3, #0]
 8003552:	430a      	orrs	r2, r1
 8003554:	605a      	str	r2, [r3, #4]

  /* Enable DFSDM channel */
  hdfsdm_channel->Instance->CHCFGR1 |= DFSDM_CHCFGR1_CHEN;
 8003556:	687b      	ldr	r3, [r7, #4]
 8003558:	681b      	ldr	r3, [r3, #0]
 800355a:	681a      	ldr	r2, [r3, #0]
 800355c:	687b      	ldr	r3, [r7, #4]
 800355e:	681b      	ldr	r3, [r3, #0]
 8003560:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8003564:	601a      	str	r2, [r3, #0]
  
  /* Set DFSDM Channel to ready state */
  hdfsdm_channel->State = HAL_DFSDM_CHANNEL_STATE_READY;
 8003566:	687b      	ldr	r3, [r7, #4]
 8003568:	2201      	movs	r2, #1
 800356a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Store channel handle in DFSDM channel handle table */
  channelHandleTable[DFSDM_GetChannelFromInstance(hdfsdm_channel->Instance)] = hdfsdm_channel;
 800356e:	687b      	ldr	r3, [r7, #4]
 8003570:	681b      	ldr	r3, [r3, #0]
 8003572:	4618      	mov	r0, r3
 8003574:	f000 fa0c 	bl	8003990 <DFSDM_GetChannelFromInstance>
 8003578:	4603      	mov	r3, r0
 800357a:	009b      	lsls	r3, r3, #2
 800357c:	693a      	ldr	r2, [r7, #16]
 800357e:	4413      	add	r3, r2
 8003580:	687a      	ldr	r2, [r7, #4]
 8003582:	601a      	str	r2, [r3, #0]

  /* Store channel handle in DFSDM channel handle table */
  a_dfsdm1ChannelHandle[DFSDM_GetChannelFromInstance(hdfsdm_channel->Instance)] = hdfsdm_channel;
#endif /* DFSDM2_Channel0 */
  
  return HAL_OK;
 8003584:	2300      	movs	r3, #0
}
 8003586:	4618      	mov	r0, r3
 8003588:	3718      	adds	r7, #24
 800358a:	46bd      	mov	sp, r7
 800358c:	bd80      	pop	{r7, pc}
 800358e:	bf00      	nop
 8003590:	40016000 	.word	0x40016000
 8003594:	40016020 	.word	0x40016020
 8003598:	40016040 	.word	0x40016040
 800359c:	40016060 	.word	0x40016060
 80035a0:	200000e8 	.word	0x200000e8
 80035a4:	200000ec 	.word	0x200000ec
 80035a8:	200000fc 	.word	0x200000fc
 80035ac:	20000100 	.word	0x20000100
 80035b0:	40016400 	.word	0x40016400

080035b4 <HAL_DFSDM_FilterInit>:
  *         in the DFSDM_FilterInitTypeDef structure and initialize the associated handle.
  * @param  hdfsdm_filter DFSDM filter handle.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_DFSDM_FilterInit(DFSDM_Filter_HandleTypeDef *hdfsdm_filter)
{
 80035b4:	b580      	push	{r7, lr}
 80035b6:	b082      	sub	sp, #8
 80035b8:	af00      	add	r7, sp, #0
 80035ba:	6078      	str	r0, [r7, #4]
  /* Check DFSDM Channel handle */
  if(hdfsdm_filter == NULL)
 80035bc:	687b      	ldr	r3, [r7, #4]
 80035be:	2b00      	cmp	r3, #0
 80035c0:	d101      	bne.n	80035c6 <HAL_DFSDM_FilterInit+0x12>
  {
    return HAL_ERROR;
 80035c2:	2301      	movs	r3, #1
 80035c4:	e0d9      	b.n	800377a <HAL_DFSDM_FilterInit+0x1c6>
  assert_param(IS_DFSDM_FILTER_SINC_ORDER(hdfsdm_filter->Init.FilterParam.SincOrder));
  assert_param(IS_DFSDM_FILTER_OVS_RATIO(hdfsdm_filter->Init.FilterParam.Oversampling));
  assert_param(IS_DFSDM_FILTER_INTEGRATOR_OVS_RATIO(hdfsdm_filter->Init.FilterParam.IntOversampling));

  /* Check parameters compatibility */
  if((hdfsdm_filter->Instance == DFSDM1_Filter0) && 
 80035c6:	687b      	ldr	r3, [r7, #4]
 80035c8:	681b      	ldr	r3, [r3, #0]
 80035ca:	4a6e      	ldr	r2, [pc, #440]	; (8003784 <HAL_DFSDM_FilterInit+0x1d0>)
 80035cc:	4293      	cmp	r3, r2
 80035ce:	d109      	bne.n	80035e4 <HAL_DFSDM_FilterInit+0x30>
    ((hdfsdm_filter->Init.RegularParam.Trigger  == DFSDM_FILTER_SYNC_TRIGGER) || 
 80035d0:	687b      	ldr	r3, [r7, #4]
 80035d2:	685b      	ldr	r3, [r3, #4]
  if((hdfsdm_filter->Instance == DFSDM1_Filter0) && 
 80035d4:	2b01      	cmp	r3, #1
 80035d6:	d003      	beq.n	80035e0 <HAL_DFSDM_FilterInit+0x2c>
     (hdfsdm_filter->Init.InjectedParam.Trigger == DFSDM_FILTER_SYNC_TRIGGER)))
 80035d8:	687b      	ldr	r3, [r7, #4]
 80035da:	68db      	ldr	r3, [r3, #12]
    ((hdfsdm_filter->Init.RegularParam.Trigger  == DFSDM_FILTER_SYNC_TRIGGER) || 
 80035dc:	2b01      	cmp	r3, #1
 80035de:	d101      	bne.n	80035e4 <HAL_DFSDM_FilterInit+0x30>
  {
    return HAL_ERROR;
 80035e0:	2301      	movs	r3, #1
 80035e2:	e0ca      	b.n	800377a <HAL_DFSDM_FilterInit+0x1c6>
  }
#if defined (DFSDM2_Channel0)  
  if((hdfsdm_filter->Instance == DFSDM2_Filter0) && 
 80035e4:	687b      	ldr	r3, [r7, #4]
 80035e6:	681b      	ldr	r3, [r3, #0]
 80035e8:	4a67      	ldr	r2, [pc, #412]	; (8003788 <HAL_DFSDM_FilterInit+0x1d4>)
 80035ea:	4293      	cmp	r3, r2
 80035ec:	d109      	bne.n	8003602 <HAL_DFSDM_FilterInit+0x4e>
    ((hdfsdm_filter->Init.RegularParam.Trigger  == DFSDM_FILTER_SYNC_TRIGGER) || 
 80035ee:	687b      	ldr	r3, [r7, #4]
 80035f0:	685b      	ldr	r3, [r3, #4]
  if((hdfsdm_filter->Instance == DFSDM2_Filter0) && 
 80035f2:	2b01      	cmp	r3, #1
 80035f4:	d003      	beq.n	80035fe <HAL_DFSDM_FilterInit+0x4a>
     (hdfsdm_filter->Init.InjectedParam.Trigger == DFSDM_FILTER_SYNC_TRIGGER)))
 80035f6:	687b      	ldr	r3, [r7, #4]
 80035f8:	68db      	ldr	r3, [r3, #12]
    ((hdfsdm_filter->Init.RegularParam.Trigger  == DFSDM_FILTER_SYNC_TRIGGER) || 
 80035fa:	2b01      	cmp	r3, #1
 80035fc:	d101      	bne.n	8003602 <HAL_DFSDM_FilterInit+0x4e>
  {
    return HAL_ERROR;
 80035fe:	2301      	movs	r3, #1
 8003600:	e0bb      	b.n	800377a <HAL_DFSDM_FilterInit+0x1c6>
  }  
#endif /* DFSDM2_Channel0 */
       
  /* Initialize DFSDM filter variables with default values */
  hdfsdm_filter->RegularContMode     = DFSDM_CONTINUOUS_CONV_OFF;
 8003602:	687b      	ldr	r3, [r7, #4]
 8003604:	2200      	movs	r2, #0
 8003606:	631a      	str	r2, [r3, #48]	; 0x30
  hdfsdm_filter->InjectedChannelsNbr = 1U;
 8003608:	687b      	ldr	r3, [r7, #4]
 800360a:	2201      	movs	r2, #1
 800360c:	645a      	str	r2, [r3, #68]	; 0x44
  hdfsdm_filter->InjConvRemaining    = 1U;
 800360e:	687b      	ldr	r3, [r7, #4]
 8003610:	2201      	movs	r2, #1
 8003612:	649a      	str	r2, [r3, #72]	; 0x48
  hdfsdm_filter->ErrorCode           = DFSDM_FILTER_ERROR_NONE;
 8003614:	687b      	ldr	r3, [r7, #4]
 8003616:	2200      	movs	r2, #0
 8003618:	651a      	str	r2, [r3, #80]	; 0x50
    hdfsdm_filter->MspInitCallback = HAL_DFSDM_FilterMspInit;
  }
  hdfsdm_filter->MspInitCallback(hdfsdm_filter);
#else
  /* Call MSP init function */
  HAL_DFSDM_FilterMspInit(hdfsdm_filter);
 800361a:	6878      	ldr	r0, [r7, #4]
 800361c:	f7fe f8bc 	bl	8001798 <HAL_DFSDM_FilterMspInit>
#endif

  /* Set regular parameters */
  hdfsdm_filter->Instance->FLTCR1 &= ~(DFSDM_FLTCR1_RSYNC);
 8003620:	687b      	ldr	r3, [r7, #4]
 8003622:	681b      	ldr	r3, [r3, #0]
 8003624:	681a      	ldr	r2, [r3, #0]
 8003626:	687b      	ldr	r3, [r7, #4]
 8003628:	681b      	ldr	r3, [r3, #0]
 800362a:	f422 2200 	bic.w	r2, r2, #524288	; 0x80000
 800362e:	601a      	str	r2, [r3, #0]
  if(hdfsdm_filter->Init.RegularParam.FastMode == ENABLE)
 8003630:	687b      	ldr	r3, [r7, #4]
 8003632:	7a1b      	ldrb	r3, [r3, #8]
 8003634:	2b01      	cmp	r3, #1
 8003636:	d108      	bne.n	800364a <HAL_DFSDM_FilterInit+0x96>
  {
    hdfsdm_filter->Instance->FLTCR1 |= DFSDM_FLTCR1_FAST;
 8003638:	687b      	ldr	r3, [r7, #4]
 800363a:	681b      	ldr	r3, [r3, #0]
 800363c:	681a      	ldr	r2, [r3, #0]
 800363e:	687b      	ldr	r3, [r7, #4]
 8003640:	681b      	ldr	r3, [r3, #0]
 8003642:	f042 5200 	orr.w	r2, r2, #536870912	; 0x20000000
 8003646:	601a      	str	r2, [r3, #0]
 8003648:	e007      	b.n	800365a <HAL_DFSDM_FilterInit+0xa6>
  }
  else
  {
    hdfsdm_filter->Instance->FLTCR1 &= ~(DFSDM_FLTCR1_FAST);
 800364a:	687b      	ldr	r3, [r7, #4]
 800364c:	681b      	ldr	r3, [r3, #0]
 800364e:	681a      	ldr	r2, [r3, #0]
 8003650:	687b      	ldr	r3, [r7, #4]
 8003652:	681b      	ldr	r3, [r3, #0]
 8003654:	f022 5200 	bic.w	r2, r2, #536870912	; 0x20000000
 8003658:	601a      	str	r2, [r3, #0]
  }

  if(hdfsdm_filter->Init.RegularParam.DmaMode == ENABLE)
 800365a:	687b      	ldr	r3, [r7, #4]
 800365c:	7a5b      	ldrb	r3, [r3, #9]
 800365e:	2b01      	cmp	r3, #1
 8003660:	d108      	bne.n	8003674 <HAL_DFSDM_FilterInit+0xc0>
  {
    hdfsdm_filter->Instance->FLTCR1 |= DFSDM_FLTCR1_RDMAEN;
 8003662:	687b      	ldr	r3, [r7, #4]
 8003664:	681b      	ldr	r3, [r3, #0]
 8003666:	681a      	ldr	r2, [r3, #0]
 8003668:	687b      	ldr	r3, [r7, #4]
 800366a:	681b      	ldr	r3, [r3, #0]
 800366c:	f442 1200 	orr.w	r2, r2, #2097152	; 0x200000
 8003670:	601a      	str	r2, [r3, #0]
 8003672:	e007      	b.n	8003684 <HAL_DFSDM_FilterInit+0xd0>
  }
  else
  {
    hdfsdm_filter->Instance->FLTCR1 &= ~(DFSDM_FLTCR1_RDMAEN);
 8003674:	687b      	ldr	r3, [r7, #4]
 8003676:	681b      	ldr	r3, [r3, #0]
 8003678:	681a      	ldr	r2, [r3, #0]
 800367a:	687b      	ldr	r3, [r7, #4]
 800367c:	681b      	ldr	r3, [r3, #0]
 800367e:	f422 1200 	bic.w	r2, r2, #2097152	; 0x200000
 8003682:	601a      	str	r2, [r3, #0]
  }

  /* Set injected parameters */
  hdfsdm_filter->Instance->FLTCR1 &= ~(DFSDM_FLTCR1_JSYNC | DFSDM_FLTCR1_JEXTEN | DFSDM_FLTCR1_JEXTSEL);
 8003684:	687b      	ldr	r3, [r7, #4]
 8003686:	681b      	ldr	r3, [r3, #0]
 8003688:	681b      	ldr	r3, [r3, #0]
 800368a:	687a      	ldr	r2, [r7, #4]
 800368c:	6812      	ldr	r2, [r2, #0]
 800368e:	f423 43ce 	bic.w	r3, r3, #26368	; 0x6700
 8003692:	f023 0308 	bic.w	r3, r3, #8
 8003696:	6013      	str	r3, [r2, #0]
  if(hdfsdm_filter->Init.InjectedParam.Trigger == DFSDM_FILTER_EXT_TRIGGER)
 8003698:	687b      	ldr	r3, [r7, #4]
 800369a:	68db      	ldr	r3, [r3, #12]
 800369c:	2b02      	cmp	r3, #2
 800369e:	d108      	bne.n	80036b2 <HAL_DFSDM_FilterInit+0xfe>
  {
    assert_param(IS_DFSDM_FILTER_EXT_TRIG(hdfsdm_filter->Init.InjectedParam.ExtTrigger));
    assert_param(IS_DFSDM_FILTER_EXT_TRIG_EDGE(hdfsdm_filter->Init.InjectedParam.ExtTriggerEdge));
    hdfsdm_filter->Instance->FLTCR1 |= (hdfsdm_filter->Init.InjectedParam.ExtTrigger);
 80036a0:	687b      	ldr	r3, [r7, #4]
 80036a2:	681b      	ldr	r3, [r3, #0]
 80036a4:	6819      	ldr	r1, [r3, #0]
 80036a6:	687b      	ldr	r3, [r7, #4]
 80036a8:	695a      	ldr	r2, [r3, #20]
 80036aa:	687b      	ldr	r3, [r7, #4]
 80036ac:	681b      	ldr	r3, [r3, #0]
 80036ae:	430a      	orrs	r2, r1
 80036b0:	601a      	str	r2, [r3, #0]
  }

  if(hdfsdm_filter->Init.InjectedParam.ScanMode == ENABLE)
 80036b2:	687b      	ldr	r3, [r7, #4]
 80036b4:	7c1b      	ldrb	r3, [r3, #16]
 80036b6:	2b01      	cmp	r3, #1
 80036b8:	d108      	bne.n	80036cc <HAL_DFSDM_FilterInit+0x118>
  {
    hdfsdm_filter->Instance->FLTCR1 |= DFSDM_FLTCR1_JSCAN;
 80036ba:	687b      	ldr	r3, [r7, #4]
 80036bc:	681b      	ldr	r3, [r3, #0]
 80036be:	681a      	ldr	r2, [r3, #0]
 80036c0:	687b      	ldr	r3, [r7, #4]
 80036c2:	681b      	ldr	r3, [r3, #0]
 80036c4:	f042 0210 	orr.w	r2, r2, #16
 80036c8:	601a      	str	r2, [r3, #0]
 80036ca:	e007      	b.n	80036dc <HAL_DFSDM_FilterInit+0x128>
  }
  else
  {
    hdfsdm_filter->Instance->FLTCR1 &= ~(DFSDM_FLTCR1_JSCAN);
 80036cc:	687b      	ldr	r3, [r7, #4]
 80036ce:	681b      	ldr	r3, [r3, #0]
 80036d0:	681a      	ldr	r2, [r3, #0]
 80036d2:	687b      	ldr	r3, [r7, #4]
 80036d4:	681b      	ldr	r3, [r3, #0]
 80036d6:	f022 0210 	bic.w	r2, r2, #16
 80036da:	601a      	str	r2, [r3, #0]
  }

  if(hdfsdm_filter->Init.InjectedParam.DmaMode == ENABLE)
 80036dc:	687b      	ldr	r3, [r7, #4]
 80036de:	7c5b      	ldrb	r3, [r3, #17]
 80036e0:	2b01      	cmp	r3, #1
 80036e2:	d108      	bne.n	80036f6 <HAL_DFSDM_FilterInit+0x142>
  {
    hdfsdm_filter->Instance->FLTCR1 |= DFSDM_FLTCR1_JDMAEN;
 80036e4:	687b      	ldr	r3, [r7, #4]
 80036e6:	681b      	ldr	r3, [r3, #0]
 80036e8:	681a      	ldr	r2, [r3, #0]
 80036ea:	687b      	ldr	r3, [r7, #4]
 80036ec:	681b      	ldr	r3, [r3, #0]
 80036ee:	f042 0220 	orr.w	r2, r2, #32
 80036f2:	601a      	str	r2, [r3, #0]
 80036f4:	e007      	b.n	8003706 <HAL_DFSDM_FilterInit+0x152>
  }
  else
  {
    hdfsdm_filter->Instance->FLTCR1 &= ~(DFSDM_FLTCR1_JDMAEN);
 80036f6:	687b      	ldr	r3, [r7, #4]
 80036f8:	681b      	ldr	r3, [r3, #0]
 80036fa:	681a      	ldr	r2, [r3, #0]
 80036fc:	687b      	ldr	r3, [r7, #4]
 80036fe:	681b      	ldr	r3, [r3, #0]
 8003700:	f022 0220 	bic.w	r2, r2, #32
 8003704:	601a      	str	r2, [r3, #0]
  }
  
  /* Set filter parameters */
  hdfsdm_filter->Instance->FLTFCR &= ~(DFSDM_FLTFCR_FORD | DFSDM_FLTFCR_FOSR | DFSDM_FLTFCR_IOSR);
 8003706:	687b      	ldr	r3, [r7, #4]
 8003708:	681b      	ldr	r3, [r3, #0]
 800370a:	695b      	ldr	r3, [r3, #20]
 800370c:	687a      	ldr	r2, [r7, #4]
 800370e:	6812      	ldr	r2, [r2, #0]
 8003710:	f023 4363 	bic.w	r3, r3, #3808428032	; 0xe3000000
 8003714:	f003 23ff 	and.w	r3, r3, #4278255360	; 0xff00ff00
 8003718:	6153      	str	r3, [r2, #20]
  hdfsdm_filter->Instance->FLTFCR |= (hdfsdm_filter->Init.FilterParam.SincOrder |
 800371a:	687b      	ldr	r3, [r7, #4]
 800371c:	681b      	ldr	r3, [r3, #0]
 800371e:	6959      	ldr	r1, [r3, #20]
 8003720:	687b      	ldr	r3, [r7, #4]
 8003722:	69da      	ldr	r2, [r3, #28]
                                    ((hdfsdm_filter->Init.FilterParam.Oversampling - 1U) << DFSDM_FLTFCR_FOSR_Pos) |
 8003724:	687b      	ldr	r3, [r7, #4]
 8003726:	6a1b      	ldr	r3, [r3, #32]
 8003728:	3b01      	subs	r3, #1
 800372a:	041b      	lsls	r3, r3, #16
  hdfsdm_filter->Instance->FLTFCR |= (hdfsdm_filter->Init.FilterParam.SincOrder |
 800372c:	431a      	orrs	r2, r3
                                     (hdfsdm_filter->Init.FilterParam.IntOversampling - 1U));
 800372e:	687b      	ldr	r3, [r7, #4]
 8003730:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003732:	3b01      	subs	r3, #1
                                    ((hdfsdm_filter->Init.FilterParam.Oversampling - 1U) << DFSDM_FLTFCR_FOSR_Pos) |
 8003734:	431a      	orrs	r2, r3
  hdfsdm_filter->Instance->FLTFCR |= (hdfsdm_filter->Init.FilterParam.SincOrder |
 8003736:	687b      	ldr	r3, [r7, #4]
 8003738:	681b      	ldr	r3, [r3, #0]
 800373a:	430a      	orrs	r2, r1
 800373c:	615a      	str	r2, [r3, #20]

  /* Store regular and injected triggers and injected scan mode*/
  hdfsdm_filter->RegularTrigger   = hdfsdm_filter->Init.RegularParam.Trigger;
 800373e:	687b      	ldr	r3, [r7, #4]
 8003740:	685a      	ldr	r2, [r3, #4]
 8003742:	687b      	ldr	r3, [r7, #4]
 8003744:	635a      	str	r2, [r3, #52]	; 0x34
  hdfsdm_filter->InjectedTrigger  = hdfsdm_filter->Init.InjectedParam.Trigger;
 8003746:	687b      	ldr	r3, [r7, #4]
 8003748:	68da      	ldr	r2, [r3, #12]
 800374a:	687b      	ldr	r3, [r7, #4]
 800374c:	639a      	str	r2, [r3, #56]	; 0x38
  hdfsdm_filter->ExtTriggerEdge   = hdfsdm_filter->Init.InjectedParam.ExtTriggerEdge;
 800374e:	687b      	ldr	r3, [r7, #4]
 8003750:	699a      	ldr	r2, [r3, #24]
 8003752:	687b      	ldr	r3, [r7, #4]
 8003754:	63da      	str	r2, [r3, #60]	; 0x3c
  hdfsdm_filter->InjectedScanMode = hdfsdm_filter->Init.InjectedParam.ScanMode;
 8003756:	687b      	ldr	r3, [r7, #4]
 8003758:	7c1a      	ldrb	r2, [r3, #16]
 800375a:	687b      	ldr	r3, [r7, #4]
 800375c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  
  /* Enable DFSDM filter */
  hdfsdm_filter->Instance->FLTCR1 |= DFSDM_FLTCR1_DFEN;
 8003760:	687b      	ldr	r3, [r7, #4]
 8003762:	681b      	ldr	r3, [r3, #0]
 8003764:	681a      	ldr	r2, [r3, #0]
 8003766:	687b      	ldr	r3, [r7, #4]
 8003768:	681b      	ldr	r3, [r3, #0]
 800376a:	f042 0201 	orr.w	r2, r2, #1
 800376e:	601a      	str	r2, [r3, #0]

  /* Set DFSDM filter to ready state */
  hdfsdm_filter->State = HAL_DFSDM_FILTER_STATE_READY;
 8003770:	687b      	ldr	r3, [r7, #4]
 8003772:	2201      	movs	r2, #1
 8003774:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
  
  return HAL_OK;
 8003778:	2300      	movs	r3, #0
}
 800377a:	4618      	mov	r0, r3
 800377c:	3708      	adds	r7, #8
 800377e:	46bd      	mov	sp, r7
 8003780:	bd80      	pop	{r7, pc}
 8003782:	bf00      	nop
 8003784:	40016100 	.word	0x40016100
 8003788:	40016500 	.word	0x40016500

0800378c <HAL_DFSDM_FilterConfigRegChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DFSDM_FilterConfigRegChannel(DFSDM_Filter_HandleTypeDef *hdfsdm_filter,
                                                   uint32_t                    Channel,
                                                   uint32_t                    ContinuousMode)
{
 800378c:	b480      	push	{r7}
 800378e:	b087      	sub	sp, #28
 8003790:	af00      	add	r7, sp, #0
 8003792:	60f8      	str	r0, [r7, #12]
 8003794:	60b9      	str	r1, [r7, #8]
 8003796:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003798:	2300      	movs	r3, #0
 800379a:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_DFSDM_FILTER_ALL_INSTANCE(hdfsdm_filter->Instance));
  assert_param(IS_DFSDM_REGULAR_CHANNEL(Channel));
  assert_param(IS_DFSDM_CONTINUOUS_MODE(ContinuousMode));
  
  /* Check DFSDM filter state */
  if((hdfsdm_filter->State != HAL_DFSDM_FILTER_STATE_RESET) && 
 800379c:	68fb      	ldr	r3, [r7, #12]
 800379e:	f893 304c 	ldrb.w	r3, [r3, #76]	; 0x4c
 80037a2:	2b00      	cmp	r3, #0
 80037a4:	d02e      	beq.n	8003804 <HAL_DFSDM_FilterConfigRegChannel+0x78>
     (hdfsdm_filter->State != HAL_DFSDM_FILTER_STATE_ERROR))
 80037a6:	68fb      	ldr	r3, [r7, #12]
 80037a8:	f893 304c 	ldrb.w	r3, [r3, #76]	; 0x4c
  if((hdfsdm_filter->State != HAL_DFSDM_FILTER_STATE_RESET) && 
 80037ac:	2bff      	cmp	r3, #255	; 0xff
 80037ae:	d029      	beq.n	8003804 <HAL_DFSDM_FilterConfigRegChannel+0x78>
  {
    /* Configure channel and continuous mode for regular conversion */
    hdfsdm_filter->Instance->FLTCR1 &= ~(DFSDM_FLTCR1_RCH | DFSDM_FLTCR1_RCONT);
 80037b0:	68fb      	ldr	r3, [r7, #12]
 80037b2:	681b      	ldr	r3, [r3, #0]
 80037b4:	681b      	ldr	r3, [r3, #0]
 80037b6:	68fa      	ldr	r2, [r7, #12]
 80037b8:	6812      	ldr	r2, [r2, #0]
 80037ba:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 80037be:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80037c2:	6013      	str	r3, [r2, #0]
    if(ContinuousMode == DFSDM_CONTINUOUS_CONV_ON)
 80037c4:	687b      	ldr	r3, [r7, #4]
 80037c6:	2b01      	cmp	r3, #1
 80037c8:	d10d      	bne.n	80037e6 <HAL_DFSDM_FilterConfigRegChannel+0x5a>
    {
      hdfsdm_filter->Instance->FLTCR1 |= (uint32_t) (((Channel & DFSDM_MSB_MASK) << DFSDM_FLTCR1_MSB_RCH_OFFSET) |
 80037ca:	68fb      	ldr	r3, [r7, #12]
 80037cc:	681b      	ldr	r3, [r3, #0]
 80037ce:	681a      	ldr	r2, [r3, #0]
 80037d0:	68bb      	ldr	r3, [r7, #8]
 80037d2:	021b      	lsls	r3, r3, #8
 80037d4:	f003 437f 	and.w	r3, r3, #4278190080	; 0xff000000
 80037d8:	431a      	orrs	r2, r3
 80037da:	68fb      	ldr	r3, [r7, #12]
 80037dc:	681b      	ldr	r3, [r3, #0]
 80037de:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 80037e2:	601a      	str	r2, [r3, #0]
 80037e4:	e00a      	b.n	80037fc <HAL_DFSDM_FilterConfigRegChannel+0x70>
                                                     DFSDM_FLTCR1_RCONT);
    }
    else
    {
      hdfsdm_filter->Instance->FLTCR1 |= (uint32_t) ((Channel & DFSDM_MSB_MASK) << DFSDM_FLTCR1_MSB_RCH_OFFSET);
 80037e6:	68fb      	ldr	r3, [r7, #12]
 80037e8:	681b      	ldr	r3, [r3, #0]
 80037ea:	6819      	ldr	r1, [r3, #0]
 80037ec:	68bb      	ldr	r3, [r7, #8]
 80037ee:	021b      	lsls	r3, r3, #8
 80037f0:	f003 427f 	and.w	r2, r3, #4278190080	; 0xff000000
 80037f4:	68fb      	ldr	r3, [r7, #12]
 80037f6:	681b      	ldr	r3, [r3, #0]
 80037f8:	430a      	orrs	r2, r1
 80037fa:	601a      	str	r2, [r3, #0]
    }
    /* Store continuous mode information */
    hdfsdm_filter->RegularContMode = ContinuousMode;
 80037fc:	68fb      	ldr	r3, [r7, #12]
 80037fe:	687a      	ldr	r2, [r7, #4]
 8003800:	631a      	str	r2, [r3, #48]	; 0x30
 8003802:	e001      	b.n	8003808 <HAL_DFSDM_FilterConfigRegChannel+0x7c>
  }  
  else
  {
    status = HAL_ERROR;
 8003804:	2301      	movs	r3, #1
 8003806:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return status;
 8003808:	7dfb      	ldrb	r3, [r7, #23]
}
 800380a:	4618      	mov	r0, r3
 800380c:	371c      	adds	r7, #28
 800380e:	46bd      	mov	sp, r7
 8003810:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003814:	4770      	bx	lr
	...

08003818 <HAL_DFSDM_FilterRegularStart_DMA>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DFSDM_FilterRegularStart_DMA(DFSDM_Filter_HandleTypeDef *hdfsdm_filter,
                                                   int32_t                    *pData,
                                                   uint32_t                    Length)
{
 8003818:	b580      	push	{r7, lr}
 800381a:	b086      	sub	sp, #24
 800381c:	af00      	add	r7, sp, #0
 800381e:	60f8      	str	r0, [r7, #12]
 8003820:	60b9      	str	r1, [r7, #8]
 8003822:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003824:	2300      	movs	r3, #0
 8003826:	75fb      	strb	r3, [r7, #23]

  /* Check parameters */
  assert_param(IS_DFSDM_FILTER_ALL_INSTANCE(hdfsdm_filter->Instance));

  /* Check destination address and length */
  if((pData == NULL) || (Length == 0U))
 8003828:	68bb      	ldr	r3, [r7, #8]
 800382a:	2b00      	cmp	r3, #0
 800382c:	d002      	beq.n	8003834 <HAL_DFSDM_FilterRegularStart_DMA+0x1c>
 800382e:	687b      	ldr	r3, [r7, #4]
 8003830:	2b00      	cmp	r3, #0
 8003832:	d102      	bne.n	800383a <HAL_DFSDM_FilterRegularStart_DMA+0x22>
  {
    status = HAL_ERROR;
 8003834:	2301      	movs	r3, #1
 8003836:	75fb      	strb	r3, [r7, #23]
 8003838:	e066      	b.n	8003908 <HAL_DFSDM_FilterRegularStart_DMA+0xf0>
  }
  /* Check that DMA is enabled for regular conversion */
  else if((hdfsdm_filter->Instance->FLTCR1 & DFSDM_FLTCR1_RDMAEN) != DFSDM_FLTCR1_RDMAEN)
 800383a:	68fb      	ldr	r3, [r7, #12]
 800383c:	681b      	ldr	r3, [r3, #0]
 800383e:	681b      	ldr	r3, [r3, #0]
 8003840:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003844:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8003848:	d002      	beq.n	8003850 <HAL_DFSDM_FilterRegularStart_DMA+0x38>
  {
    status = HAL_ERROR;
 800384a:	2301      	movs	r3, #1
 800384c:	75fb      	strb	r3, [r7, #23]
 800384e:	e05b      	b.n	8003908 <HAL_DFSDM_FilterRegularStart_DMA+0xf0>
  }
  /* Check parameters compatibility */
  else if((hdfsdm_filter->RegularTrigger == DFSDM_FILTER_SW_TRIGGER) && \
 8003850:	68fb      	ldr	r3, [r7, #12]
 8003852:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003854:	2b00      	cmp	r3, #0
 8003856:	d10e      	bne.n	8003876 <HAL_DFSDM_FilterRegularStart_DMA+0x5e>
          (hdfsdm_filter->RegularContMode == DFSDM_CONTINUOUS_CONV_OFF) && \
 8003858:	68fb      	ldr	r3, [r7, #12]
 800385a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  else if((hdfsdm_filter->RegularTrigger == DFSDM_FILTER_SW_TRIGGER) && \
 800385c:	2b00      	cmp	r3, #0
 800385e:	d10a      	bne.n	8003876 <HAL_DFSDM_FilterRegularStart_DMA+0x5e>
          (hdfsdm_filter->hdmaReg->Init.Mode == DMA_NORMAL) && \
 8003860:	68fb      	ldr	r3, [r7, #12]
 8003862:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003864:	69db      	ldr	r3, [r3, #28]
          (hdfsdm_filter->RegularContMode == DFSDM_CONTINUOUS_CONV_OFF) && \
 8003866:	2b00      	cmp	r3, #0
 8003868:	d105      	bne.n	8003876 <HAL_DFSDM_FilterRegularStart_DMA+0x5e>
          (hdfsdm_filter->hdmaReg->Init.Mode == DMA_NORMAL) && \
 800386a:	687b      	ldr	r3, [r7, #4]
 800386c:	2b01      	cmp	r3, #1
 800386e:	d002      	beq.n	8003876 <HAL_DFSDM_FilterRegularStart_DMA+0x5e>
          (Length != 1U))
  {
    status = HAL_ERROR;
 8003870:	2301      	movs	r3, #1
 8003872:	75fb      	strb	r3, [r7, #23]
 8003874:	e048      	b.n	8003908 <HAL_DFSDM_FilterRegularStart_DMA+0xf0>
  }
  else if((hdfsdm_filter->RegularTrigger == DFSDM_FILTER_SW_TRIGGER) && \
 8003876:	68fb      	ldr	r3, [r7, #12]
 8003878:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800387a:	2b00      	cmp	r3, #0
 800387c:	d10c      	bne.n	8003898 <HAL_DFSDM_FilterRegularStart_DMA+0x80>
          (hdfsdm_filter->RegularContMode == DFSDM_CONTINUOUS_CONV_OFF) && \
 800387e:	68fb      	ldr	r3, [r7, #12]
 8003880:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  else if((hdfsdm_filter->RegularTrigger == DFSDM_FILTER_SW_TRIGGER) && \
 8003882:	2b00      	cmp	r3, #0
 8003884:	d108      	bne.n	8003898 <HAL_DFSDM_FilterRegularStart_DMA+0x80>
          (hdfsdm_filter->hdmaReg->Init.Mode == DMA_CIRCULAR))
 8003886:	68fb      	ldr	r3, [r7, #12]
 8003888:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800388a:	69db      	ldr	r3, [r3, #28]
          (hdfsdm_filter->RegularContMode == DFSDM_CONTINUOUS_CONV_OFF) && \
 800388c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003890:	d102      	bne.n	8003898 <HAL_DFSDM_FilterRegularStart_DMA+0x80>
  {
    status = HAL_ERROR;
 8003892:	2301      	movs	r3, #1
 8003894:	75fb      	strb	r3, [r7, #23]
 8003896:	e037      	b.n	8003908 <HAL_DFSDM_FilterRegularStart_DMA+0xf0>
  }
  /* Check DFSDM filter state */
  else if((hdfsdm_filter->State == HAL_DFSDM_FILTER_STATE_READY) || \
 8003898:	68fb      	ldr	r3, [r7, #12]
 800389a:	f893 304c 	ldrb.w	r3, [r3, #76]	; 0x4c
 800389e:	2b01      	cmp	r3, #1
 80038a0:	d004      	beq.n	80038ac <HAL_DFSDM_FilterRegularStart_DMA+0x94>
          (hdfsdm_filter->State == HAL_DFSDM_FILTER_STATE_INJ))
 80038a2:	68fb      	ldr	r3, [r7, #12]
 80038a4:	f893 304c 	ldrb.w	r3, [r3, #76]	; 0x4c
  else if((hdfsdm_filter->State == HAL_DFSDM_FILTER_STATE_READY) || \
 80038a8:	2b03      	cmp	r3, #3
 80038aa:	d12b      	bne.n	8003904 <HAL_DFSDM_FilterRegularStart_DMA+0xec>
  {
    /* Set callbacks on DMA handler */
    hdfsdm_filter->hdmaReg->XferCpltCallback = DFSDM_DMARegularConvCplt;
 80038ac:	68fb      	ldr	r3, [r7, #12]
 80038ae:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80038b0:	4a18      	ldr	r2, [pc, #96]	; (8003914 <HAL_DFSDM_FilterRegularStart_DMA+0xfc>)
 80038b2:	63da      	str	r2, [r3, #60]	; 0x3c
    hdfsdm_filter->hdmaReg->XferErrorCallback = DFSDM_DMAError;
 80038b4:	68fb      	ldr	r3, [r7, #12]
 80038b6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80038b8:	4a17      	ldr	r2, [pc, #92]	; (8003918 <HAL_DFSDM_FilterRegularStart_DMA+0x100>)
 80038ba:	64da      	str	r2, [r3, #76]	; 0x4c
    hdfsdm_filter->hdmaReg->XferHalfCpltCallback = (hdfsdm_filter->hdmaReg->Init.Mode == DMA_CIRCULAR) ?\
 80038bc:	68fb      	ldr	r3, [r7, #12]
 80038be:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80038c0:	69db      	ldr	r3, [r3, #28]
                                                   DFSDM_DMARegularHalfConvCplt : NULL;
 80038c2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80038c6:	d101      	bne.n	80038cc <HAL_DFSDM_FilterRegularStart_DMA+0xb4>
 80038c8:	4a14      	ldr	r2, [pc, #80]	; (800391c <HAL_DFSDM_FilterRegularStart_DMA+0x104>)
 80038ca:	e000      	b.n	80038ce <HAL_DFSDM_FilterRegularStart_DMA+0xb6>
 80038cc:	2200      	movs	r2, #0
    hdfsdm_filter->hdmaReg->XferHalfCpltCallback = (hdfsdm_filter->hdmaReg->Init.Mode == DMA_CIRCULAR) ?\
 80038ce:	68fb      	ldr	r3, [r7, #12]
 80038d0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80038d2:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Start DMA in interrupt mode */
    if(HAL_DMA_Start_IT(hdfsdm_filter->hdmaReg, (uint32_t)&hdfsdm_filter->Instance->FLTRDATAR, \
 80038d4:	68fb      	ldr	r3, [r7, #12]
 80038d6:	6a98      	ldr	r0, [r3, #40]	; 0x28
 80038d8:	68fb      	ldr	r3, [r7, #12]
 80038da:	681b      	ldr	r3, [r3, #0]
 80038dc:	331c      	adds	r3, #28
 80038de:	4619      	mov	r1, r3
 80038e0:	68ba      	ldr	r2, [r7, #8]
 80038e2:	687b      	ldr	r3, [r7, #4]
 80038e4:	f000 f9bc 	bl	8003c60 <HAL_DMA_Start_IT>
 80038e8:	4603      	mov	r3, r0
 80038ea:	2b00      	cmp	r3, #0
 80038ec:	d006      	beq.n	80038fc <HAL_DFSDM_FilterRegularStart_DMA+0xe4>
                        (uint32_t) pData, Length) != HAL_OK)
    {
      /* Set DFSDM filter in error state */
      hdfsdm_filter->State = HAL_DFSDM_FILTER_STATE_ERROR;
 80038ee:	68fb      	ldr	r3, [r7, #12]
 80038f0:	22ff      	movs	r2, #255	; 0xff
 80038f2:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
      status = HAL_ERROR;
 80038f6:	2301      	movs	r3, #1
 80038f8:	75fb      	strb	r3, [r7, #23]
    if(HAL_DMA_Start_IT(hdfsdm_filter->hdmaReg, (uint32_t)&hdfsdm_filter->Instance->FLTRDATAR, \
 80038fa:	e005      	b.n	8003908 <HAL_DFSDM_FilterRegularStart_DMA+0xf0>
    }
    else
    {
      /* Start regular conversion */
      DFSDM_RegConvStart(hdfsdm_filter);
 80038fc:	68f8      	ldr	r0, [r7, #12]
 80038fe:	f000 f8ab 	bl	8003a58 <DFSDM_RegConvStart>
    if(HAL_DMA_Start_IT(hdfsdm_filter->hdmaReg, (uint32_t)&hdfsdm_filter->Instance->FLTRDATAR, \
 8003902:	e001      	b.n	8003908 <HAL_DFSDM_FilterRegularStart_DMA+0xf0>
    }
  }
  else
  {
    status = HAL_ERROR;
 8003904:	2301      	movs	r3, #1
 8003906:	75fb      	strb	r3, [r7, #23]
  }
  /* Return function status */
  return status;
 8003908:	7dfb      	ldrb	r3, [r7, #23]
}
 800390a:	4618      	mov	r0, r3
 800390c:	3718      	adds	r7, #24
 800390e:	46bd      	mov	sp, r7
 8003910:	bd80      	pop	{r7, pc}
 8003912:	bf00      	nop
 8003914:	08003951 	.word	0x08003951
 8003918:	0800396d 	.word	0x0800396d
 800391c:	08003935 	.word	0x08003935

08003920 <HAL_DFSDM_FilterErrorCallback>:
  * @brief  Error callback. 
  * @param  hdfsdm_filter DFSDM filter handle.
  * @retval None
  */
__weak void HAL_DFSDM_FilterErrorCallback(DFSDM_Filter_HandleTypeDef *hdfsdm_filter)
{
 8003920:	b480      	push	{r7}
 8003922:	b083      	sub	sp, #12
 8003924:	af00      	add	r7, sp, #0
 8003926:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hdfsdm_filter);
  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DFSDM_FilterErrorCallback could be implemented in the user file.
   */
}
 8003928:	bf00      	nop
 800392a:	370c      	adds	r7, #12
 800392c:	46bd      	mov	sp, r7
 800392e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003932:	4770      	bx	lr

08003934 <DFSDM_DMARegularHalfConvCplt>:
  * @brief  DMA half transfer complete callback for regular conversion. 
  * @param  hdma DMA handle.
  * @retval None
  */
static void DFSDM_DMARegularHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 8003934:	b580      	push	{r7, lr}
 8003936:	b084      	sub	sp, #16
 8003938:	af00      	add	r7, sp, #0
 800393a:	6078      	str	r0, [r7, #4]
  /* Get DFSDM filter handle */
  DFSDM_Filter_HandleTypeDef* hdfsdm_filter = (DFSDM_Filter_HandleTypeDef*) ((DMA_HandleTypeDef*)hdma)->Parent;
 800393c:	687b      	ldr	r3, [r7, #4]
 800393e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003940:	60fb      	str	r3, [r7, #12]

  /* Call regular half conversion complete callback */
#if (USE_HAL_DFSDM_REGISTER_CALLBACKS == 1)
  hdfsdm_filter->RegConvHalfCpltCallback(hdfsdm_filter);
#else
  HAL_DFSDM_FilterRegConvHalfCpltCallback(hdfsdm_filter);
 8003942:	68f8      	ldr	r0, [r7, #12]
 8003944:	f7fd fc78 	bl	8001238 <HAL_DFSDM_FilterRegConvHalfCpltCallback>
#endif
}
 8003948:	bf00      	nop
 800394a:	3710      	adds	r7, #16
 800394c:	46bd      	mov	sp, r7
 800394e:	bd80      	pop	{r7, pc}

08003950 <DFSDM_DMARegularConvCplt>:
  * @brief  DMA transfer complete callback for regular conversion. 
  * @param  hdma DMA handle.
  * @retval None
  */
static void DFSDM_DMARegularConvCplt(DMA_HandleTypeDef *hdma)   
{
 8003950:	b580      	push	{r7, lr}
 8003952:	b084      	sub	sp, #16
 8003954:	af00      	add	r7, sp, #0
 8003956:	6078      	str	r0, [r7, #4]
  /* Get DFSDM filter handle */
  DFSDM_Filter_HandleTypeDef* hdfsdm_filter = (DFSDM_Filter_HandleTypeDef*) ((DMA_HandleTypeDef*)hdma)->Parent;
 8003958:	687b      	ldr	r3, [r7, #4]
 800395a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800395c:	60fb      	str	r3, [r7, #12]

  /* Call regular conversion complete callback */
#if (USE_HAL_DFSDM_REGISTER_CALLBACKS == 1)
  hdfsdm_filter->RegConvCpltCallback(hdfsdm_filter);
#else
  HAL_DFSDM_FilterRegConvCpltCallback(hdfsdm_filter);
 800395e:	68f8      	ldr	r0, [r7, #12]
 8003960:	f7fd fd48 	bl	80013f4 <HAL_DFSDM_FilterRegConvCpltCallback>
#endif
}
 8003964:	bf00      	nop
 8003966:	3710      	adds	r7, #16
 8003968:	46bd      	mov	sp, r7
 800396a:	bd80      	pop	{r7, pc}

0800396c <DFSDM_DMAError>:
  * @brief  DMA error callback. 
  * @param  hdma DMA handle.
  * @retval None
  */
static void DFSDM_DMAError(DMA_HandleTypeDef *hdma)   
{
 800396c:	b580      	push	{r7, lr}
 800396e:	b084      	sub	sp, #16
 8003970:	af00      	add	r7, sp, #0
 8003972:	6078      	str	r0, [r7, #4]
  /* Get DFSDM filter handle */
  DFSDM_Filter_HandleTypeDef* hdfsdm_filter = (DFSDM_Filter_HandleTypeDef*) ((DMA_HandleTypeDef*)hdma)->Parent;
 8003974:	687b      	ldr	r3, [r7, #4]
 8003976:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003978:	60fb      	str	r3, [r7, #12]

  /* Update error code */
  hdfsdm_filter->ErrorCode = DFSDM_FILTER_ERROR_DMA;
 800397a:	68fb      	ldr	r3, [r7, #12]
 800397c:	2203      	movs	r2, #3
 800397e:	651a      	str	r2, [r3, #80]	; 0x50

  /* Call error callback */
#if (USE_HAL_DFSDM_REGISTER_CALLBACKS == 1)
  hdfsdm_filter->ErrorCallback(hdfsdm_filter);
#else
  HAL_DFSDM_FilterErrorCallback(hdfsdm_filter);
 8003980:	68f8      	ldr	r0, [r7, #12]
 8003982:	f7ff ffcd 	bl	8003920 <HAL_DFSDM_FilterErrorCallback>
#endif
}
 8003986:	bf00      	nop
 8003988:	3710      	adds	r7, #16
 800398a:	46bd      	mov	sp, r7
 800398c:	bd80      	pop	{r7, pc}
	...

08003990 <DFSDM_GetChannelFromInstance>:
  * @brief  This function allows to get the channel number from channel instance.
  * @param  Instance DFSDM channel instance.
  * @retval Channel number.
  */
static uint32_t DFSDM_GetChannelFromInstance(DFSDM_Channel_TypeDef* Instance)
{
 8003990:	b480      	push	{r7}
 8003992:	b085      	sub	sp, #20
 8003994:	af00      	add	r7, sp, #0
 8003996:	6078      	str	r0, [r7, #4]
  uint32_t channel;
  
  /* Get channel from instance */
#if defined(DFSDM2_Channel0)
  if((Instance == DFSDM1_Channel0) || (Instance == DFSDM2_Channel0))
 8003998:	687b      	ldr	r3, [r7, #4]
 800399a:	4a24      	ldr	r2, [pc, #144]	; (8003a2c <DFSDM_GetChannelFromInstance+0x9c>)
 800399c:	4293      	cmp	r3, r2
 800399e:	d003      	beq.n	80039a8 <DFSDM_GetChannelFromInstance+0x18>
 80039a0:	687b      	ldr	r3, [r7, #4]
 80039a2:	4a23      	ldr	r2, [pc, #140]	; (8003a30 <DFSDM_GetChannelFromInstance+0xa0>)
 80039a4:	4293      	cmp	r3, r2
 80039a6:	d102      	bne.n	80039ae <DFSDM_GetChannelFromInstance+0x1e>
  {
    channel = 0U;
 80039a8:	2300      	movs	r3, #0
 80039aa:	60fb      	str	r3, [r7, #12]
 80039ac:	e037      	b.n	8003a1e <DFSDM_GetChannelFromInstance+0x8e>
  }
  else if((Instance == DFSDM1_Channel1) ||  (Instance == DFSDM2_Channel1))
 80039ae:	687b      	ldr	r3, [r7, #4]
 80039b0:	4a20      	ldr	r2, [pc, #128]	; (8003a34 <DFSDM_GetChannelFromInstance+0xa4>)
 80039b2:	4293      	cmp	r3, r2
 80039b4:	d003      	beq.n	80039be <DFSDM_GetChannelFromInstance+0x2e>
 80039b6:	687b      	ldr	r3, [r7, #4]
 80039b8:	4a1f      	ldr	r2, [pc, #124]	; (8003a38 <DFSDM_GetChannelFromInstance+0xa8>)
 80039ba:	4293      	cmp	r3, r2
 80039bc:	d102      	bne.n	80039c4 <DFSDM_GetChannelFromInstance+0x34>
  {
    channel = 1U;
 80039be:	2301      	movs	r3, #1
 80039c0:	60fb      	str	r3, [r7, #12]
 80039c2:	e02c      	b.n	8003a1e <DFSDM_GetChannelFromInstance+0x8e>
  }
  else if((Instance == DFSDM1_Channel2) ||  (Instance == DFSDM2_Channel2))
 80039c4:	687b      	ldr	r3, [r7, #4]
 80039c6:	4a1d      	ldr	r2, [pc, #116]	; (8003a3c <DFSDM_GetChannelFromInstance+0xac>)
 80039c8:	4293      	cmp	r3, r2
 80039ca:	d003      	beq.n	80039d4 <DFSDM_GetChannelFromInstance+0x44>
 80039cc:	687b      	ldr	r3, [r7, #4]
 80039ce:	4a1c      	ldr	r2, [pc, #112]	; (8003a40 <DFSDM_GetChannelFromInstance+0xb0>)
 80039d0:	4293      	cmp	r3, r2
 80039d2:	d102      	bne.n	80039da <DFSDM_GetChannelFromInstance+0x4a>
  {
    channel = 2U;
 80039d4:	2302      	movs	r3, #2
 80039d6:	60fb      	str	r3, [r7, #12]
 80039d8:	e021      	b.n	8003a1e <DFSDM_GetChannelFromInstance+0x8e>
  }
  else if((Instance == DFSDM1_Channel3) ||  (Instance == DFSDM2_Channel3))
 80039da:	687b      	ldr	r3, [r7, #4]
 80039dc:	4a19      	ldr	r2, [pc, #100]	; (8003a44 <DFSDM_GetChannelFromInstance+0xb4>)
 80039de:	4293      	cmp	r3, r2
 80039e0:	d003      	beq.n	80039ea <DFSDM_GetChannelFromInstance+0x5a>
 80039e2:	687b      	ldr	r3, [r7, #4]
 80039e4:	4a18      	ldr	r2, [pc, #96]	; (8003a48 <DFSDM_GetChannelFromInstance+0xb8>)
 80039e6:	4293      	cmp	r3, r2
 80039e8:	d102      	bne.n	80039f0 <DFSDM_GetChannelFromInstance+0x60>
  {
    channel = 3U;
 80039ea:	2303      	movs	r3, #3
 80039ec:	60fb      	str	r3, [r7, #12]
 80039ee:	e016      	b.n	8003a1e <DFSDM_GetChannelFromInstance+0x8e>
  }
  else if(Instance == DFSDM2_Channel4)
 80039f0:	687b      	ldr	r3, [r7, #4]
 80039f2:	4a16      	ldr	r2, [pc, #88]	; (8003a4c <DFSDM_GetChannelFromInstance+0xbc>)
 80039f4:	4293      	cmp	r3, r2
 80039f6:	d102      	bne.n	80039fe <DFSDM_GetChannelFromInstance+0x6e>
  {
    channel = 4U;
 80039f8:	2304      	movs	r3, #4
 80039fa:	60fb      	str	r3, [r7, #12]
 80039fc:	e00f      	b.n	8003a1e <DFSDM_GetChannelFromInstance+0x8e>
  }
  else if(Instance == DFSDM2_Channel5)
 80039fe:	687b      	ldr	r3, [r7, #4]
 8003a00:	4a13      	ldr	r2, [pc, #76]	; (8003a50 <DFSDM_GetChannelFromInstance+0xc0>)
 8003a02:	4293      	cmp	r3, r2
 8003a04:	d102      	bne.n	8003a0c <DFSDM_GetChannelFromInstance+0x7c>
  {
    channel = 5U;
 8003a06:	2305      	movs	r3, #5
 8003a08:	60fb      	str	r3, [r7, #12]
 8003a0a:	e008      	b.n	8003a1e <DFSDM_GetChannelFromInstance+0x8e>
  }
  else if(Instance == DFSDM2_Channel6)
 8003a0c:	687b      	ldr	r3, [r7, #4]
 8003a0e:	4a11      	ldr	r2, [pc, #68]	; (8003a54 <DFSDM_GetChannelFromInstance+0xc4>)
 8003a10:	4293      	cmp	r3, r2
 8003a12:	d102      	bne.n	8003a1a <DFSDM_GetChannelFromInstance+0x8a>
  {
    channel = 6U;
 8003a14:	2306      	movs	r3, #6
 8003a16:	60fb      	str	r3, [r7, #12]
 8003a18:	e001      	b.n	8003a1e <DFSDM_GetChannelFromInstance+0x8e>
  }
  else /* DFSDM2_Channel7 */
  {
    channel = 7U;
 8003a1a:	2307      	movs	r3, #7
 8003a1c:	60fb      	str	r3, [r7, #12]
  {
    channel = 3U;
  }
#endif /* defined(DFSDM2_Channel0) */

  return channel;
 8003a1e:	68fb      	ldr	r3, [r7, #12]
}
 8003a20:	4618      	mov	r0, r3
 8003a22:	3714      	adds	r7, #20
 8003a24:	46bd      	mov	sp, r7
 8003a26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a2a:	4770      	bx	lr
 8003a2c:	40016000 	.word	0x40016000
 8003a30:	40016400 	.word	0x40016400
 8003a34:	40016020 	.word	0x40016020
 8003a38:	40016420 	.word	0x40016420
 8003a3c:	40016040 	.word	0x40016040
 8003a40:	40016440 	.word	0x40016440
 8003a44:	40016060 	.word	0x40016060
 8003a48:	40016460 	.word	0x40016460
 8003a4c:	40016480 	.word	0x40016480
 8003a50:	400164a0 	.word	0x400164a0
 8003a54:	400164c0 	.word	0x400164c0

08003a58 <DFSDM_RegConvStart>:
  * @brief  This function allows to really start regular conversion.
  * @param  hdfsdm_filter DFSDM filter handle.
  * @retval None
  */
static void DFSDM_RegConvStart(DFSDM_Filter_HandleTypeDef* hdfsdm_filter)
{
 8003a58:	b480      	push	{r7}
 8003a5a:	b083      	sub	sp, #12
 8003a5c:	af00      	add	r7, sp, #0
 8003a5e:	6078      	str	r0, [r7, #4]
  /* Check regular trigger */
  if(hdfsdm_filter->RegularTrigger == DFSDM_FILTER_SW_TRIGGER)
 8003a60:	687b      	ldr	r3, [r7, #4]
 8003a62:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003a64:	2b00      	cmp	r3, #0
 8003a66:	d108      	bne.n	8003a7a <DFSDM_RegConvStart+0x22>
  {
    /* Software start of regular conversion */
    hdfsdm_filter->Instance->FLTCR1 |= DFSDM_FLTCR1_RSWSTART;
 8003a68:	687b      	ldr	r3, [r7, #4]
 8003a6a:	681b      	ldr	r3, [r3, #0]
 8003a6c:	681a      	ldr	r2, [r3, #0]
 8003a6e:	687b      	ldr	r3, [r7, #4]
 8003a70:	681b      	ldr	r3, [r3, #0]
 8003a72:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 8003a76:	601a      	str	r2, [r3, #0]
 8003a78:	e033      	b.n	8003ae2 <DFSDM_RegConvStart+0x8a>
  }
  else /* synchronous trigger */
  {
    /* Disable DFSDM filter */
    hdfsdm_filter->Instance->FLTCR1 &= ~(DFSDM_FLTCR1_DFEN);
 8003a7a:	687b      	ldr	r3, [r7, #4]
 8003a7c:	681b      	ldr	r3, [r3, #0]
 8003a7e:	681a      	ldr	r2, [r3, #0]
 8003a80:	687b      	ldr	r3, [r7, #4]
 8003a82:	681b      	ldr	r3, [r3, #0]
 8003a84:	f022 0201 	bic.w	r2, r2, #1
 8003a88:	601a      	str	r2, [r3, #0]
    
    /* Set RSYNC bit in DFSDM_FLTCR1 register */
    hdfsdm_filter->Instance->FLTCR1 |= DFSDM_FLTCR1_RSYNC;
 8003a8a:	687b      	ldr	r3, [r7, #4]
 8003a8c:	681b      	ldr	r3, [r3, #0]
 8003a8e:	681a      	ldr	r2, [r3, #0]
 8003a90:	687b      	ldr	r3, [r7, #4]
 8003a92:	681b      	ldr	r3, [r3, #0]
 8003a94:	f442 2200 	orr.w	r2, r2, #524288	; 0x80000
 8003a98:	601a      	str	r2, [r3, #0]

    /* Enable DFSDM  filter */
    hdfsdm_filter->Instance->FLTCR1 |= DFSDM_FLTCR1_DFEN;
 8003a9a:	687b      	ldr	r3, [r7, #4]
 8003a9c:	681b      	ldr	r3, [r3, #0]
 8003a9e:	681a      	ldr	r2, [r3, #0]
 8003aa0:	687b      	ldr	r3, [r7, #4]
 8003aa2:	681b      	ldr	r3, [r3, #0]
 8003aa4:	f042 0201 	orr.w	r2, r2, #1
 8003aa8:	601a      	str	r2, [r3, #0]
    
    /* If injected conversion was in progress, restart it */
    if(hdfsdm_filter->State == HAL_DFSDM_FILTER_STATE_INJ)
 8003aaa:	687b      	ldr	r3, [r7, #4]
 8003aac:	f893 304c 	ldrb.w	r3, [r3, #76]	; 0x4c
 8003ab0:	2b03      	cmp	r3, #3
 8003ab2:	d116      	bne.n	8003ae2 <DFSDM_RegConvStart+0x8a>
    {
      if(hdfsdm_filter->InjectedTrigger == DFSDM_FILTER_SW_TRIGGER)
 8003ab4:	687b      	ldr	r3, [r7, #4]
 8003ab6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003ab8:	2b00      	cmp	r3, #0
 8003aba:	d107      	bne.n	8003acc <DFSDM_RegConvStart+0x74>
      {
        hdfsdm_filter->Instance->FLTCR1 |= DFSDM_FLTCR1_JSWSTART;
 8003abc:	687b      	ldr	r3, [r7, #4]
 8003abe:	681b      	ldr	r3, [r3, #0]
 8003ac0:	681a      	ldr	r2, [r3, #0]
 8003ac2:	687b      	ldr	r3, [r7, #4]
 8003ac4:	681b      	ldr	r3, [r3, #0]
 8003ac6:	f042 0202 	orr.w	r2, r2, #2
 8003aca:	601a      	str	r2, [r3, #0]
      }
      /* Update remaining injected conversions */
      hdfsdm_filter->InjConvRemaining = (hdfsdm_filter->InjectedScanMode == ENABLE) ? \
 8003acc:	687b      	ldr	r3, [r7, #4]
 8003ace:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
                                         hdfsdm_filter->InjectedChannelsNbr : 1U;
 8003ad2:	2b01      	cmp	r3, #1
 8003ad4:	d102      	bne.n	8003adc <DFSDM_RegConvStart+0x84>
 8003ad6:	687b      	ldr	r3, [r7, #4]
 8003ad8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003ada:	e000      	b.n	8003ade <DFSDM_RegConvStart+0x86>
 8003adc:	2301      	movs	r3, #1
      hdfsdm_filter->InjConvRemaining = (hdfsdm_filter->InjectedScanMode == ENABLE) ? \
 8003ade:	687a      	ldr	r2, [r7, #4]
 8003ae0:	6493      	str	r3, [r2, #72]	; 0x48
    }
  }
  /* Update DFSDM filter state */
  hdfsdm_filter->State = (hdfsdm_filter->State == HAL_DFSDM_FILTER_STATE_READY) ? \
 8003ae2:	687b      	ldr	r3, [r7, #4]
 8003ae4:	f893 304c 	ldrb.w	r3, [r3, #76]	; 0x4c
                          HAL_DFSDM_FILTER_STATE_REG : HAL_DFSDM_FILTER_STATE_REG_INJ;
 8003ae8:	2b01      	cmp	r3, #1
 8003aea:	d101      	bne.n	8003af0 <DFSDM_RegConvStart+0x98>
 8003aec:	2202      	movs	r2, #2
 8003aee:	e000      	b.n	8003af2 <DFSDM_RegConvStart+0x9a>
 8003af0:	2204      	movs	r2, #4
  hdfsdm_filter->State = (hdfsdm_filter->State == HAL_DFSDM_FILTER_STATE_READY) ? \
 8003af2:	687b      	ldr	r3, [r7, #4]
 8003af4:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
}
 8003af8:	bf00      	nop
 8003afa:	370c      	adds	r7, #12
 8003afc:	46bd      	mov	sp, r7
 8003afe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b02:	4770      	bx	lr

08003b04 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8003b04:	b580      	push	{r7, lr}
 8003b06:	b086      	sub	sp, #24
 8003b08:	af00      	add	r7, sp, #0
 8003b0a:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8003b0c:	2300      	movs	r3, #0
 8003b0e:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8003b10:	f7ff f840 	bl	8002b94 <HAL_GetTick>
 8003b14:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8003b16:	687b      	ldr	r3, [r7, #4]
 8003b18:	2b00      	cmp	r3, #0
 8003b1a:	d101      	bne.n	8003b20 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8003b1c:	2301      	movs	r3, #1
 8003b1e:	e099      	b.n	8003c54 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8003b20:	687b      	ldr	r3, [r7, #4]
 8003b22:	2200      	movs	r2, #0
 8003b24:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8003b28:	687b      	ldr	r3, [r7, #4]
 8003b2a:	2202      	movs	r2, #2
 8003b2c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8003b30:	687b      	ldr	r3, [r7, #4]
 8003b32:	681b      	ldr	r3, [r3, #0]
 8003b34:	681a      	ldr	r2, [r3, #0]
 8003b36:	687b      	ldr	r3, [r7, #4]
 8003b38:	681b      	ldr	r3, [r3, #0]
 8003b3a:	f022 0201 	bic.w	r2, r2, #1
 8003b3e:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003b40:	e00f      	b.n	8003b62 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8003b42:	f7ff f827 	bl	8002b94 <HAL_GetTick>
 8003b46:	4602      	mov	r2, r0
 8003b48:	693b      	ldr	r3, [r7, #16]
 8003b4a:	1ad3      	subs	r3, r2, r3
 8003b4c:	2b05      	cmp	r3, #5
 8003b4e:	d908      	bls.n	8003b62 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8003b50:	687b      	ldr	r3, [r7, #4]
 8003b52:	2220      	movs	r2, #32
 8003b54:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8003b56:	687b      	ldr	r3, [r7, #4]
 8003b58:	2203      	movs	r2, #3
 8003b5a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 8003b5e:	2303      	movs	r3, #3
 8003b60:	e078      	b.n	8003c54 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003b62:	687b      	ldr	r3, [r7, #4]
 8003b64:	681b      	ldr	r3, [r3, #0]
 8003b66:	681b      	ldr	r3, [r3, #0]
 8003b68:	f003 0301 	and.w	r3, r3, #1
 8003b6c:	2b00      	cmp	r3, #0
 8003b6e:	d1e8      	bne.n	8003b42 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8003b70:	687b      	ldr	r3, [r7, #4]
 8003b72:	681b      	ldr	r3, [r3, #0]
 8003b74:	681b      	ldr	r3, [r3, #0]
 8003b76:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8003b78:	697a      	ldr	r2, [r7, #20]
 8003b7a:	4b38      	ldr	r3, [pc, #224]	; (8003c5c <HAL_DMA_Init+0x158>)
 8003b7c:	4013      	ands	r3, r2
 8003b7e:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003b80:	687b      	ldr	r3, [r7, #4]
 8003b82:	685a      	ldr	r2, [r3, #4]
 8003b84:	687b      	ldr	r3, [r7, #4]
 8003b86:	689b      	ldr	r3, [r3, #8]
 8003b88:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003b8a:	687b      	ldr	r3, [r7, #4]
 8003b8c:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003b8e:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003b90:	687b      	ldr	r3, [r7, #4]
 8003b92:	691b      	ldr	r3, [r3, #16]
 8003b94:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003b96:	687b      	ldr	r3, [r7, #4]
 8003b98:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003b9a:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003b9c:	687b      	ldr	r3, [r7, #4]
 8003b9e:	699b      	ldr	r3, [r3, #24]
 8003ba0:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003ba2:	687b      	ldr	r3, [r7, #4]
 8003ba4:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003ba6:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003ba8:	687b      	ldr	r3, [r7, #4]
 8003baa:	6a1b      	ldr	r3, [r3, #32]
 8003bac:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003bae:	697a      	ldr	r2, [r7, #20]
 8003bb0:	4313      	orrs	r3, r2
 8003bb2:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8003bb4:	687b      	ldr	r3, [r7, #4]
 8003bb6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003bb8:	2b04      	cmp	r3, #4
 8003bba:	d107      	bne.n	8003bcc <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8003bbc:	687b      	ldr	r3, [r7, #4]
 8003bbe:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003bc0:	687b      	ldr	r3, [r7, #4]
 8003bc2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003bc4:	4313      	orrs	r3, r2
 8003bc6:	697a      	ldr	r2, [r7, #20]
 8003bc8:	4313      	orrs	r3, r2
 8003bca:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8003bcc:	687b      	ldr	r3, [r7, #4]
 8003bce:	681b      	ldr	r3, [r3, #0]
 8003bd0:	697a      	ldr	r2, [r7, #20]
 8003bd2:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8003bd4:	687b      	ldr	r3, [r7, #4]
 8003bd6:	681b      	ldr	r3, [r3, #0]
 8003bd8:	695b      	ldr	r3, [r3, #20]
 8003bda:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8003bdc:	697b      	ldr	r3, [r7, #20]
 8003bde:	f023 0307 	bic.w	r3, r3, #7
 8003be2:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8003be4:	687b      	ldr	r3, [r7, #4]
 8003be6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003be8:	697a      	ldr	r2, [r7, #20]
 8003bea:	4313      	orrs	r3, r2
 8003bec:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8003bee:	687b      	ldr	r3, [r7, #4]
 8003bf0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003bf2:	2b04      	cmp	r3, #4
 8003bf4:	d117      	bne.n	8003c26 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8003bf6:	687b      	ldr	r3, [r7, #4]
 8003bf8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003bfa:	697a      	ldr	r2, [r7, #20]
 8003bfc:	4313      	orrs	r3, r2
 8003bfe:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8003c00:	687b      	ldr	r3, [r7, #4]
 8003c02:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003c04:	2b00      	cmp	r3, #0
 8003c06:	d00e      	beq.n	8003c26 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8003c08:	6878      	ldr	r0, [r7, #4]
 8003c0a:	f000 fa6f 	bl	80040ec <DMA_CheckFifoParam>
 8003c0e:	4603      	mov	r3, r0
 8003c10:	2b00      	cmp	r3, #0
 8003c12:	d008      	beq.n	8003c26 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8003c14:	687b      	ldr	r3, [r7, #4]
 8003c16:	2240      	movs	r2, #64	; 0x40
 8003c18:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8003c1a:	687b      	ldr	r3, [r7, #4]
 8003c1c:	2201      	movs	r2, #1
 8003c1e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 8003c22:	2301      	movs	r3, #1
 8003c24:	e016      	b.n	8003c54 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8003c26:	687b      	ldr	r3, [r7, #4]
 8003c28:	681b      	ldr	r3, [r3, #0]
 8003c2a:	697a      	ldr	r2, [r7, #20]
 8003c2c:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8003c2e:	6878      	ldr	r0, [r7, #4]
 8003c30:	f000 fa26 	bl	8004080 <DMA_CalcBaseAndBitshift>
 8003c34:	4603      	mov	r3, r0
 8003c36:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003c38:	687b      	ldr	r3, [r7, #4]
 8003c3a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003c3c:	223f      	movs	r2, #63	; 0x3f
 8003c3e:	409a      	lsls	r2, r3
 8003c40:	68fb      	ldr	r3, [r7, #12]
 8003c42:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003c44:	687b      	ldr	r3, [r7, #4]
 8003c46:	2200      	movs	r2, #0
 8003c48:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8003c4a:	687b      	ldr	r3, [r7, #4]
 8003c4c:	2201      	movs	r2, #1
 8003c4e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8003c52:	2300      	movs	r3, #0
}
 8003c54:	4618      	mov	r0, r3
 8003c56:	3718      	adds	r7, #24
 8003c58:	46bd      	mov	sp, r7
 8003c5a:	bd80      	pop	{r7, pc}
 8003c5c:	e010803f 	.word	0xe010803f

08003c60 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003c60:	b580      	push	{r7, lr}
 8003c62:	b086      	sub	sp, #24
 8003c64:	af00      	add	r7, sp, #0
 8003c66:	60f8      	str	r0, [r7, #12]
 8003c68:	60b9      	str	r1, [r7, #8]
 8003c6a:	607a      	str	r2, [r7, #4]
 8003c6c:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003c6e:	2300      	movs	r3, #0
 8003c70:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003c72:	68fb      	ldr	r3, [r7, #12]
 8003c74:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003c76:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8003c78:	68fb      	ldr	r3, [r7, #12]
 8003c7a:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8003c7e:	2b01      	cmp	r3, #1
 8003c80:	d101      	bne.n	8003c86 <HAL_DMA_Start_IT+0x26>
 8003c82:	2302      	movs	r3, #2
 8003c84:	e040      	b.n	8003d08 <HAL_DMA_Start_IT+0xa8>
 8003c86:	68fb      	ldr	r3, [r7, #12]
 8003c88:	2201      	movs	r2, #1
 8003c8a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8003c8e:	68fb      	ldr	r3, [r7, #12]
 8003c90:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003c94:	b2db      	uxtb	r3, r3
 8003c96:	2b01      	cmp	r3, #1
 8003c98:	d12f      	bne.n	8003cfa <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8003c9a:	68fb      	ldr	r3, [r7, #12]
 8003c9c:	2202      	movs	r2, #2
 8003c9e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003ca2:	68fb      	ldr	r3, [r7, #12]
 8003ca4:	2200      	movs	r2, #0
 8003ca6:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8003ca8:	683b      	ldr	r3, [r7, #0]
 8003caa:	687a      	ldr	r2, [r7, #4]
 8003cac:	68b9      	ldr	r1, [r7, #8]
 8003cae:	68f8      	ldr	r0, [r7, #12]
 8003cb0:	f000 f9b8 	bl	8004024 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003cb4:	68fb      	ldr	r3, [r7, #12]
 8003cb6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003cb8:	223f      	movs	r2, #63	; 0x3f
 8003cba:	409a      	lsls	r2, r3
 8003cbc:	693b      	ldr	r3, [r7, #16]
 8003cbe:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8003cc0:	68fb      	ldr	r3, [r7, #12]
 8003cc2:	681b      	ldr	r3, [r3, #0]
 8003cc4:	681a      	ldr	r2, [r3, #0]
 8003cc6:	68fb      	ldr	r3, [r7, #12]
 8003cc8:	681b      	ldr	r3, [r3, #0]
 8003cca:	f042 0216 	orr.w	r2, r2, #22
 8003cce:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8003cd0:	68fb      	ldr	r3, [r7, #12]
 8003cd2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003cd4:	2b00      	cmp	r3, #0
 8003cd6:	d007      	beq.n	8003ce8 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8003cd8:	68fb      	ldr	r3, [r7, #12]
 8003cda:	681b      	ldr	r3, [r3, #0]
 8003cdc:	681a      	ldr	r2, [r3, #0]
 8003cde:	68fb      	ldr	r3, [r7, #12]
 8003ce0:	681b      	ldr	r3, [r3, #0]
 8003ce2:	f042 0208 	orr.w	r2, r2, #8
 8003ce6:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8003ce8:	68fb      	ldr	r3, [r7, #12]
 8003cea:	681b      	ldr	r3, [r3, #0]
 8003cec:	681a      	ldr	r2, [r3, #0]
 8003cee:	68fb      	ldr	r3, [r7, #12]
 8003cf0:	681b      	ldr	r3, [r3, #0]
 8003cf2:	f042 0201 	orr.w	r2, r2, #1
 8003cf6:	601a      	str	r2, [r3, #0]
 8003cf8:	e005      	b.n	8003d06 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8003cfa:	68fb      	ldr	r3, [r7, #12]
 8003cfc:	2200      	movs	r2, #0
 8003cfe:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8003d02:	2302      	movs	r3, #2
 8003d04:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8003d06:	7dfb      	ldrb	r3, [r7, #23]
}
 8003d08:	4618      	mov	r0, r3
 8003d0a:	3718      	adds	r7, #24
 8003d0c:	46bd      	mov	sp, r7
 8003d0e:	bd80      	pop	{r7, pc}

08003d10 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8003d10:	b580      	push	{r7, lr}
 8003d12:	b086      	sub	sp, #24
 8003d14:	af00      	add	r7, sp, #0
 8003d16:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8003d18:	2300      	movs	r3, #0
 8003d1a:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8003d1c:	4b92      	ldr	r3, [pc, #584]	; (8003f68 <HAL_DMA_IRQHandler+0x258>)
 8003d1e:	681b      	ldr	r3, [r3, #0]
 8003d20:	4a92      	ldr	r2, [pc, #584]	; (8003f6c <HAL_DMA_IRQHandler+0x25c>)
 8003d22:	fba2 2303 	umull	r2, r3, r2, r3
 8003d26:	0a9b      	lsrs	r3, r3, #10
 8003d28:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003d2a:	687b      	ldr	r3, [r7, #4]
 8003d2c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003d2e:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8003d30:	693b      	ldr	r3, [r7, #16]
 8003d32:	681b      	ldr	r3, [r3, #0]
 8003d34:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8003d36:	687b      	ldr	r3, [r7, #4]
 8003d38:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003d3a:	2208      	movs	r2, #8
 8003d3c:	409a      	lsls	r2, r3
 8003d3e:	68fb      	ldr	r3, [r7, #12]
 8003d40:	4013      	ands	r3, r2
 8003d42:	2b00      	cmp	r3, #0
 8003d44:	d01a      	beq.n	8003d7c <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8003d46:	687b      	ldr	r3, [r7, #4]
 8003d48:	681b      	ldr	r3, [r3, #0]
 8003d4a:	681b      	ldr	r3, [r3, #0]
 8003d4c:	f003 0304 	and.w	r3, r3, #4
 8003d50:	2b00      	cmp	r3, #0
 8003d52:	d013      	beq.n	8003d7c <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8003d54:	687b      	ldr	r3, [r7, #4]
 8003d56:	681b      	ldr	r3, [r3, #0]
 8003d58:	681a      	ldr	r2, [r3, #0]
 8003d5a:	687b      	ldr	r3, [r7, #4]
 8003d5c:	681b      	ldr	r3, [r3, #0]
 8003d5e:	f022 0204 	bic.w	r2, r2, #4
 8003d62:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8003d64:	687b      	ldr	r3, [r7, #4]
 8003d66:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003d68:	2208      	movs	r2, #8
 8003d6a:	409a      	lsls	r2, r3
 8003d6c:	693b      	ldr	r3, [r7, #16]
 8003d6e:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8003d70:	687b      	ldr	r3, [r7, #4]
 8003d72:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003d74:	f043 0201 	orr.w	r2, r3, #1
 8003d78:	687b      	ldr	r3, [r7, #4]
 8003d7a:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8003d7c:	687b      	ldr	r3, [r7, #4]
 8003d7e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003d80:	2201      	movs	r2, #1
 8003d82:	409a      	lsls	r2, r3
 8003d84:	68fb      	ldr	r3, [r7, #12]
 8003d86:	4013      	ands	r3, r2
 8003d88:	2b00      	cmp	r3, #0
 8003d8a:	d012      	beq.n	8003db2 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8003d8c:	687b      	ldr	r3, [r7, #4]
 8003d8e:	681b      	ldr	r3, [r3, #0]
 8003d90:	695b      	ldr	r3, [r3, #20]
 8003d92:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003d96:	2b00      	cmp	r3, #0
 8003d98:	d00b      	beq.n	8003db2 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8003d9a:	687b      	ldr	r3, [r7, #4]
 8003d9c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003d9e:	2201      	movs	r2, #1
 8003da0:	409a      	lsls	r2, r3
 8003da2:	693b      	ldr	r3, [r7, #16]
 8003da4:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8003da6:	687b      	ldr	r3, [r7, #4]
 8003da8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003daa:	f043 0202 	orr.w	r2, r3, #2
 8003dae:	687b      	ldr	r3, [r7, #4]
 8003db0:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8003db2:	687b      	ldr	r3, [r7, #4]
 8003db4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003db6:	2204      	movs	r2, #4
 8003db8:	409a      	lsls	r2, r3
 8003dba:	68fb      	ldr	r3, [r7, #12]
 8003dbc:	4013      	ands	r3, r2
 8003dbe:	2b00      	cmp	r3, #0
 8003dc0:	d012      	beq.n	8003de8 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8003dc2:	687b      	ldr	r3, [r7, #4]
 8003dc4:	681b      	ldr	r3, [r3, #0]
 8003dc6:	681b      	ldr	r3, [r3, #0]
 8003dc8:	f003 0302 	and.w	r3, r3, #2
 8003dcc:	2b00      	cmp	r3, #0
 8003dce:	d00b      	beq.n	8003de8 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8003dd0:	687b      	ldr	r3, [r7, #4]
 8003dd2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003dd4:	2204      	movs	r2, #4
 8003dd6:	409a      	lsls	r2, r3
 8003dd8:	693b      	ldr	r3, [r7, #16]
 8003dda:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8003ddc:	687b      	ldr	r3, [r7, #4]
 8003dde:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003de0:	f043 0204 	orr.w	r2, r3, #4
 8003de4:	687b      	ldr	r3, [r7, #4]
 8003de6:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8003de8:	687b      	ldr	r3, [r7, #4]
 8003dea:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003dec:	2210      	movs	r2, #16
 8003dee:	409a      	lsls	r2, r3
 8003df0:	68fb      	ldr	r3, [r7, #12]
 8003df2:	4013      	ands	r3, r2
 8003df4:	2b00      	cmp	r3, #0
 8003df6:	d043      	beq.n	8003e80 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8003df8:	687b      	ldr	r3, [r7, #4]
 8003dfa:	681b      	ldr	r3, [r3, #0]
 8003dfc:	681b      	ldr	r3, [r3, #0]
 8003dfe:	f003 0308 	and.w	r3, r3, #8
 8003e02:	2b00      	cmp	r3, #0
 8003e04:	d03c      	beq.n	8003e80 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8003e06:	687b      	ldr	r3, [r7, #4]
 8003e08:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003e0a:	2210      	movs	r2, #16
 8003e0c:	409a      	lsls	r2, r3
 8003e0e:	693b      	ldr	r3, [r7, #16]
 8003e10:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8003e12:	687b      	ldr	r3, [r7, #4]
 8003e14:	681b      	ldr	r3, [r3, #0]
 8003e16:	681b      	ldr	r3, [r3, #0]
 8003e18:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003e1c:	2b00      	cmp	r3, #0
 8003e1e:	d018      	beq.n	8003e52 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8003e20:	687b      	ldr	r3, [r7, #4]
 8003e22:	681b      	ldr	r3, [r3, #0]
 8003e24:	681b      	ldr	r3, [r3, #0]
 8003e26:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003e2a:	2b00      	cmp	r3, #0
 8003e2c:	d108      	bne.n	8003e40 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8003e2e:	687b      	ldr	r3, [r7, #4]
 8003e30:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003e32:	2b00      	cmp	r3, #0
 8003e34:	d024      	beq.n	8003e80 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8003e36:	687b      	ldr	r3, [r7, #4]
 8003e38:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003e3a:	6878      	ldr	r0, [r7, #4]
 8003e3c:	4798      	blx	r3
 8003e3e:	e01f      	b.n	8003e80 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8003e40:	687b      	ldr	r3, [r7, #4]
 8003e42:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003e44:	2b00      	cmp	r3, #0
 8003e46:	d01b      	beq.n	8003e80 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8003e48:	687b      	ldr	r3, [r7, #4]
 8003e4a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003e4c:	6878      	ldr	r0, [r7, #4]
 8003e4e:	4798      	blx	r3
 8003e50:	e016      	b.n	8003e80 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8003e52:	687b      	ldr	r3, [r7, #4]
 8003e54:	681b      	ldr	r3, [r3, #0]
 8003e56:	681b      	ldr	r3, [r3, #0]
 8003e58:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003e5c:	2b00      	cmp	r3, #0
 8003e5e:	d107      	bne.n	8003e70 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003e60:	687b      	ldr	r3, [r7, #4]
 8003e62:	681b      	ldr	r3, [r3, #0]
 8003e64:	681a      	ldr	r2, [r3, #0]
 8003e66:	687b      	ldr	r3, [r7, #4]
 8003e68:	681b      	ldr	r3, [r3, #0]
 8003e6a:	f022 0208 	bic.w	r2, r2, #8
 8003e6e:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8003e70:	687b      	ldr	r3, [r7, #4]
 8003e72:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003e74:	2b00      	cmp	r3, #0
 8003e76:	d003      	beq.n	8003e80 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8003e78:	687b      	ldr	r3, [r7, #4]
 8003e7a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003e7c:	6878      	ldr	r0, [r7, #4]
 8003e7e:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8003e80:	687b      	ldr	r3, [r7, #4]
 8003e82:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003e84:	2220      	movs	r2, #32
 8003e86:	409a      	lsls	r2, r3
 8003e88:	68fb      	ldr	r3, [r7, #12]
 8003e8a:	4013      	ands	r3, r2
 8003e8c:	2b00      	cmp	r3, #0
 8003e8e:	f000 808e 	beq.w	8003fae <HAL_DMA_IRQHandler+0x29e>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8003e92:	687b      	ldr	r3, [r7, #4]
 8003e94:	681b      	ldr	r3, [r3, #0]
 8003e96:	681b      	ldr	r3, [r3, #0]
 8003e98:	f003 0310 	and.w	r3, r3, #16
 8003e9c:	2b00      	cmp	r3, #0
 8003e9e:	f000 8086 	beq.w	8003fae <HAL_DMA_IRQHandler+0x29e>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8003ea2:	687b      	ldr	r3, [r7, #4]
 8003ea4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003ea6:	2220      	movs	r2, #32
 8003ea8:	409a      	lsls	r2, r3
 8003eaa:	693b      	ldr	r3, [r7, #16]
 8003eac:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8003eae:	687b      	ldr	r3, [r7, #4]
 8003eb0:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003eb4:	b2db      	uxtb	r3, r3
 8003eb6:	2b05      	cmp	r3, #5
 8003eb8:	d136      	bne.n	8003f28 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8003eba:	687b      	ldr	r3, [r7, #4]
 8003ebc:	681b      	ldr	r3, [r3, #0]
 8003ebe:	681a      	ldr	r2, [r3, #0]
 8003ec0:	687b      	ldr	r3, [r7, #4]
 8003ec2:	681b      	ldr	r3, [r3, #0]
 8003ec4:	f022 0216 	bic.w	r2, r2, #22
 8003ec8:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8003eca:	687b      	ldr	r3, [r7, #4]
 8003ecc:	681b      	ldr	r3, [r3, #0]
 8003ece:	695a      	ldr	r2, [r3, #20]
 8003ed0:	687b      	ldr	r3, [r7, #4]
 8003ed2:	681b      	ldr	r3, [r3, #0]
 8003ed4:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003ed8:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8003eda:	687b      	ldr	r3, [r7, #4]
 8003edc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003ede:	2b00      	cmp	r3, #0
 8003ee0:	d103      	bne.n	8003eea <HAL_DMA_IRQHandler+0x1da>
 8003ee2:	687b      	ldr	r3, [r7, #4]
 8003ee4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003ee6:	2b00      	cmp	r3, #0
 8003ee8:	d007      	beq.n	8003efa <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003eea:	687b      	ldr	r3, [r7, #4]
 8003eec:	681b      	ldr	r3, [r3, #0]
 8003eee:	681a      	ldr	r2, [r3, #0]
 8003ef0:	687b      	ldr	r3, [r7, #4]
 8003ef2:	681b      	ldr	r3, [r3, #0]
 8003ef4:	f022 0208 	bic.w	r2, r2, #8
 8003ef8:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003efa:	687b      	ldr	r3, [r7, #4]
 8003efc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003efe:	223f      	movs	r2, #63	; 0x3f
 8003f00:	409a      	lsls	r2, r3
 8003f02:	693b      	ldr	r3, [r7, #16]
 8003f04:	609a      	str	r2, [r3, #8]

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8003f06:	687b      	ldr	r3, [r7, #4]
 8003f08:	2200      	movs	r2, #0
 8003f0a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8003f0e:	687b      	ldr	r3, [r7, #4]
 8003f10:	2201      	movs	r2, #1
 8003f12:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        if(hdma->XferAbortCallback != NULL)
 8003f16:	687b      	ldr	r3, [r7, #4]
 8003f18:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003f1a:	2b00      	cmp	r3, #0
 8003f1c:	d07d      	beq.n	800401a <HAL_DMA_IRQHandler+0x30a>
        {
          hdma->XferAbortCallback(hdma);
 8003f1e:	687b      	ldr	r3, [r7, #4]
 8003f20:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003f22:	6878      	ldr	r0, [r7, #4]
 8003f24:	4798      	blx	r3
        }
        return;
 8003f26:	e078      	b.n	800401a <HAL_DMA_IRQHandler+0x30a>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8003f28:	687b      	ldr	r3, [r7, #4]
 8003f2a:	681b      	ldr	r3, [r3, #0]
 8003f2c:	681b      	ldr	r3, [r3, #0]
 8003f2e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003f32:	2b00      	cmp	r3, #0
 8003f34:	d01c      	beq.n	8003f70 <HAL_DMA_IRQHandler+0x260>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8003f36:	687b      	ldr	r3, [r7, #4]
 8003f38:	681b      	ldr	r3, [r3, #0]
 8003f3a:	681b      	ldr	r3, [r3, #0]
 8003f3c:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003f40:	2b00      	cmp	r3, #0
 8003f42:	d108      	bne.n	8003f56 <HAL_DMA_IRQHandler+0x246>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8003f44:	687b      	ldr	r3, [r7, #4]
 8003f46:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003f48:	2b00      	cmp	r3, #0
 8003f4a:	d030      	beq.n	8003fae <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8003f4c:	687b      	ldr	r3, [r7, #4]
 8003f4e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003f50:	6878      	ldr	r0, [r7, #4]
 8003f52:	4798      	blx	r3
 8003f54:	e02b      	b.n	8003fae <HAL_DMA_IRQHandler+0x29e>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8003f56:	687b      	ldr	r3, [r7, #4]
 8003f58:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003f5a:	2b00      	cmp	r3, #0
 8003f5c:	d027      	beq.n	8003fae <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8003f5e:	687b      	ldr	r3, [r7, #4]
 8003f60:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003f62:	6878      	ldr	r0, [r7, #4]
 8003f64:	4798      	blx	r3
 8003f66:	e022      	b.n	8003fae <HAL_DMA_IRQHandler+0x29e>
 8003f68:	2000001c 	.word	0x2000001c
 8003f6c:	1b4e81b5 	.word	0x1b4e81b5
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8003f70:	687b      	ldr	r3, [r7, #4]
 8003f72:	681b      	ldr	r3, [r3, #0]
 8003f74:	681b      	ldr	r3, [r3, #0]
 8003f76:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003f7a:	2b00      	cmp	r3, #0
 8003f7c:	d10f      	bne.n	8003f9e <HAL_DMA_IRQHandler+0x28e>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8003f7e:	687b      	ldr	r3, [r7, #4]
 8003f80:	681b      	ldr	r3, [r3, #0]
 8003f82:	681a      	ldr	r2, [r3, #0]
 8003f84:	687b      	ldr	r3, [r7, #4]
 8003f86:	681b      	ldr	r3, [r3, #0]
 8003f88:	f022 0210 	bic.w	r2, r2, #16
 8003f8c:	601a      	str	r2, [r3, #0]

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8003f8e:	687b      	ldr	r3, [r7, #4]
 8003f90:	2200      	movs	r2, #0
 8003f92:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8003f96:	687b      	ldr	r3, [r7, #4]
 8003f98:	2201      	movs	r2, #1
 8003f9a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        }

        if(hdma->XferCpltCallback != NULL)
 8003f9e:	687b      	ldr	r3, [r7, #4]
 8003fa0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003fa2:	2b00      	cmp	r3, #0
 8003fa4:	d003      	beq.n	8003fae <HAL_DMA_IRQHandler+0x29e>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8003fa6:	687b      	ldr	r3, [r7, #4]
 8003fa8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003faa:	6878      	ldr	r0, [r7, #4]
 8003fac:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8003fae:	687b      	ldr	r3, [r7, #4]
 8003fb0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003fb2:	2b00      	cmp	r3, #0
 8003fb4:	d032      	beq.n	800401c <HAL_DMA_IRQHandler+0x30c>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8003fb6:	687b      	ldr	r3, [r7, #4]
 8003fb8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003fba:	f003 0301 	and.w	r3, r3, #1
 8003fbe:	2b00      	cmp	r3, #0
 8003fc0:	d022      	beq.n	8004008 <HAL_DMA_IRQHandler+0x2f8>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8003fc2:	687b      	ldr	r3, [r7, #4]
 8003fc4:	2205      	movs	r2, #5
 8003fc6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8003fca:	687b      	ldr	r3, [r7, #4]
 8003fcc:	681b      	ldr	r3, [r3, #0]
 8003fce:	681a      	ldr	r2, [r3, #0]
 8003fd0:	687b      	ldr	r3, [r7, #4]
 8003fd2:	681b      	ldr	r3, [r3, #0]
 8003fd4:	f022 0201 	bic.w	r2, r2, #1
 8003fd8:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8003fda:	68bb      	ldr	r3, [r7, #8]
 8003fdc:	3301      	adds	r3, #1
 8003fde:	60bb      	str	r3, [r7, #8]
 8003fe0:	697a      	ldr	r2, [r7, #20]
 8003fe2:	429a      	cmp	r2, r3
 8003fe4:	d307      	bcc.n	8003ff6 <HAL_DMA_IRQHandler+0x2e6>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8003fe6:	687b      	ldr	r3, [r7, #4]
 8003fe8:	681b      	ldr	r3, [r3, #0]
 8003fea:	681b      	ldr	r3, [r3, #0]
 8003fec:	f003 0301 	and.w	r3, r3, #1
 8003ff0:	2b00      	cmp	r3, #0
 8003ff2:	d1f2      	bne.n	8003fda <HAL_DMA_IRQHandler+0x2ca>
 8003ff4:	e000      	b.n	8003ff8 <HAL_DMA_IRQHandler+0x2e8>
          break;
 8003ff6:	bf00      	nop

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8003ff8:	687b      	ldr	r3, [r7, #4]
 8003ffa:	2200      	movs	r2, #0
 8003ffc:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8004000:	687b      	ldr	r3, [r7, #4]
 8004002:	2201      	movs	r2, #1
 8004004:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    }

    if(hdma->XferErrorCallback != NULL)
 8004008:	687b      	ldr	r3, [r7, #4]
 800400a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800400c:	2b00      	cmp	r3, #0
 800400e:	d005      	beq.n	800401c <HAL_DMA_IRQHandler+0x30c>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8004010:	687b      	ldr	r3, [r7, #4]
 8004012:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004014:	6878      	ldr	r0, [r7, #4]
 8004016:	4798      	blx	r3
 8004018:	e000      	b.n	800401c <HAL_DMA_IRQHandler+0x30c>
        return;
 800401a:	bf00      	nop
    }
  }
}
 800401c:	3718      	adds	r7, #24
 800401e:	46bd      	mov	sp, r7
 8004020:	bd80      	pop	{r7, pc}
 8004022:	bf00      	nop

08004024 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8004024:	b480      	push	{r7}
 8004026:	b085      	sub	sp, #20
 8004028:	af00      	add	r7, sp, #0
 800402a:	60f8      	str	r0, [r7, #12]
 800402c:	60b9      	str	r1, [r7, #8]
 800402e:	607a      	str	r2, [r7, #4]
 8004030:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8004032:	68fb      	ldr	r3, [r7, #12]
 8004034:	681b      	ldr	r3, [r3, #0]
 8004036:	681a      	ldr	r2, [r3, #0]
 8004038:	68fb      	ldr	r3, [r7, #12]
 800403a:	681b      	ldr	r3, [r3, #0]
 800403c:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8004040:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8004042:	68fb      	ldr	r3, [r7, #12]
 8004044:	681b      	ldr	r3, [r3, #0]
 8004046:	683a      	ldr	r2, [r7, #0]
 8004048:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800404a:	68fb      	ldr	r3, [r7, #12]
 800404c:	689b      	ldr	r3, [r3, #8]
 800404e:	2b40      	cmp	r3, #64	; 0x40
 8004050:	d108      	bne.n	8004064 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8004052:	68fb      	ldr	r3, [r7, #12]
 8004054:	681b      	ldr	r3, [r3, #0]
 8004056:	687a      	ldr	r2, [r7, #4]
 8004058:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 800405a:	68fb      	ldr	r3, [r7, #12]
 800405c:	681b      	ldr	r3, [r3, #0]
 800405e:	68ba      	ldr	r2, [r7, #8]
 8004060:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8004062:	e007      	b.n	8004074 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8004064:	68fb      	ldr	r3, [r7, #12]
 8004066:	681b      	ldr	r3, [r3, #0]
 8004068:	68ba      	ldr	r2, [r7, #8]
 800406a:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 800406c:	68fb      	ldr	r3, [r7, #12]
 800406e:	681b      	ldr	r3, [r3, #0]
 8004070:	687a      	ldr	r2, [r7, #4]
 8004072:	60da      	str	r2, [r3, #12]
}
 8004074:	bf00      	nop
 8004076:	3714      	adds	r7, #20
 8004078:	46bd      	mov	sp, r7
 800407a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800407e:	4770      	bx	lr

08004080 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8004080:	b480      	push	{r7}
 8004082:	b085      	sub	sp, #20
 8004084:	af00      	add	r7, sp, #0
 8004086:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8004088:	687b      	ldr	r3, [r7, #4]
 800408a:	681b      	ldr	r3, [r3, #0]
 800408c:	b2db      	uxtb	r3, r3
 800408e:	3b10      	subs	r3, #16
 8004090:	4a14      	ldr	r2, [pc, #80]	; (80040e4 <DMA_CalcBaseAndBitshift+0x64>)
 8004092:	fba2 2303 	umull	r2, r3, r2, r3
 8004096:	091b      	lsrs	r3, r3, #4
 8004098:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 800409a:	4a13      	ldr	r2, [pc, #76]	; (80040e8 <DMA_CalcBaseAndBitshift+0x68>)
 800409c:	68fb      	ldr	r3, [r7, #12]
 800409e:	4413      	add	r3, r2
 80040a0:	781b      	ldrb	r3, [r3, #0]
 80040a2:	461a      	mov	r2, r3
 80040a4:	687b      	ldr	r3, [r7, #4]
 80040a6:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 80040a8:	68fb      	ldr	r3, [r7, #12]
 80040aa:	2b03      	cmp	r3, #3
 80040ac:	d909      	bls.n	80040c2 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 80040ae:	687b      	ldr	r3, [r7, #4]
 80040b0:	681b      	ldr	r3, [r3, #0]
 80040b2:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 80040b6:	f023 0303 	bic.w	r3, r3, #3
 80040ba:	1d1a      	adds	r2, r3, #4
 80040bc:	687b      	ldr	r3, [r7, #4]
 80040be:	659a      	str	r2, [r3, #88]	; 0x58
 80040c0:	e007      	b.n	80040d2 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 80040c2:	687b      	ldr	r3, [r7, #4]
 80040c4:	681b      	ldr	r3, [r3, #0]
 80040c6:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 80040ca:	f023 0303 	bic.w	r3, r3, #3
 80040ce:	687a      	ldr	r2, [r7, #4]
 80040d0:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 80040d2:	687b      	ldr	r3, [r7, #4]
 80040d4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 80040d6:	4618      	mov	r0, r3
 80040d8:	3714      	adds	r7, #20
 80040da:	46bd      	mov	sp, r7
 80040dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040e0:	4770      	bx	lr
 80040e2:	bf00      	nop
 80040e4:	aaaaaaab 	.word	0xaaaaaaab
 80040e8:	0800c47c 	.word	0x0800c47c

080040ec <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 80040ec:	b480      	push	{r7}
 80040ee:	b085      	sub	sp, #20
 80040f0:	af00      	add	r7, sp, #0
 80040f2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80040f4:	2300      	movs	r3, #0
 80040f6:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 80040f8:	687b      	ldr	r3, [r7, #4]
 80040fa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80040fc:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 80040fe:	687b      	ldr	r3, [r7, #4]
 8004100:	699b      	ldr	r3, [r3, #24]
 8004102:	2b00      	cmp	r3, #0
 8004104:	d11f      	bne.n	8004146 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8004106:	68bb      	ldr	r3, [r7, #8]
 8004108:	2b03      	cmp	r3, #3
 800410a:	d855      	bhi.n	80041b8 <DMA_CheckFifoParam+0xcc>
 800410c:	a201      	add	r2, pc, #4	; (adr r2, 8004114 <DMA_CheckFifoParam+0x28>)
 800410e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004112:	bf00      	nop
 8004114:	08004125 	.word	0x08004125
 8004118:	08004137 	.word	0x08004137
 800411c:	08004125 	.word	0x08004125
 8004120:	080041b9 	.word	0x080041b9
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004124:	687b      	ldr	r3, [r7, #4]
 8004126:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004128:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800412c:	2b00      	cmp	r3, #0
 800412e:	d045      	beq.n	80041bc <DMA_CheckFifoParam+0xd0>
      {
        status = HAL_ERROR;
 8004130:	2301      	movs	r3, #1
 8004132:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004134:	e042      	b.n	80041bc <DMA_CheckFifoParam+0xd0>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8004136:	687b      	ldr	r3, [r7, #4]
 8004138:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800413a:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 800413e:	d13f      	bne.n	80041c0 <DMA_CheckFifoParam+0xd4>
      {
        status = HAL_ERROR;
 8004140:	2301      	movs	r3, #1
 8004142:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004144:	e03c      	b.n	80041c0 <DMA_CheckFifoParam+0xd4>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8004146:	687b      	ldr	r3, [r7, #4]
 8004148:	699b      	ldr	r3, [r3, #24]
 800414a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800414e:	d121      	bne.n	8004194 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8004150:	68bb      	ldr	r3, [r7, #8]
 8004152:	2b03      	cmp	r3, #3
 8004154:	d836      	bhi.n	80041c4 <DMA_CheckFifoParam+0xd8>
 8004156:	a201      	add	r2, pc, #4	; (adr r2, 800415c <DMA_CheckFifoParam+0x70>)
 8004158:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800415c:	0800416d 	.word	0x0800416d
 8004160:	08004173 	.word	0x08004173
 8004164:	0800416d 	.word	0x0800416d
 8004168:	08004185 	.word	0x08004185
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 800416c:	2301      	movs	r3, #1
 800416e:	73fb      	strb	r3, [r7, #15]
      break;
 8004170:	e02f      	b.n	80041d2 <DMA_CheckFifoParam+0xe6>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004172:	687b      	ldr	r3, [r7, #4]
 8004174:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004176:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800417a:	2b00      	cmp	r3, #0
 800417c:	d024      	beq.n	80041c8 <DMA_CheckFifoParam+0xdc>
      {
        status = HAL_ERROR;
 800417e:	2301      	movs	r3, #1
 8004180:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004182:	e021      	b.n	80041c8 <DMA_CheckFifoParam+0xdc>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8004184:	687b      	ldr	r3, [r7, #4]
 8004186:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004188:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 800418c:	d11e      	bne.n	80041cc <DMA_CheckFifoParam+0xe0>
      {
        status = HAL_ERROR;
 800418e:	2301      	movs	r3, #1
 8004190:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8004192:	e01b      	b.n	80041cc <DMA_CheckFifoParam+0xe0>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8004194:	68bb      	ldr	r3, [r7, #8]
 8004196:	2b02      	cmp	r3, #2
 8004198:	d902      	bls.n	80041a0 <DMA_CheckFifoParam+0xb4>
 800419a:	2b03      	cmp	r3, #3
 800419c:	d003      	beq.n	80041a6 <DMA_CheckFifoParam+0xba>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 800419e:	e018      	b.n	80041d2 <DMA_CheckFifoParam+0xe6>
      status = HAL_ERROR;
 80041a0:	2301      	movs	r3, #1
 80041a2:	73fb      	strb	r3, [r7, #15]
      break;
 80041a4:	e015      	b.n	80041d2 <DMA_CheckFifoParam+0xe6>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80041a6:	687b      	ldr	r3, [r7, #4]
 80041a8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80041aa:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80041ae:	2b00      	cmp	r3, #0
 80041b0:	d00e      	beq.n	80041d0 <DMA_CheckFifoParam+0xe4>
        status = HAL_ERROR;
 80041b2:	2301      	movs	r3, #1
 80041b4:	73fb      	strb	r3, [r7, #15]
      break;
 80041b6:	e00b      	b.n	80041d0 <DMA_CheckFifoParam+0xe4>
      break;
 80041b8:	bf00      	nop
 80041ba:	e00a      	b.n	80041d2 <DMA_CheckFifoParam+0xe6>
      break;
 80041bc:	bf00      	nop
 80041be:	e008      	b.n	80041d2 <DMA_CheckFifoParam+0xe6>
      break;
 80041c0:	bf00      	nop
 80041c2:	e006      	b.n	80041d2 <DMA_CheckFifoParam+0xe6>
      break;
 80041c4:	bf00      	nop
 80041c6:	e004      	b.n	80041d2 <DMA_CheckFifoParam+0xe6>
      break;
 80041c8:	bf00      	nop
 80041ca:	e002      	b.n	80041d2 <DMA_CheckFifoParam+0xe6>
      break;   
 80041cc:	bf00      	nop
 80041ce:	e000      	b.n	80041d2 <DMA_CheckFifoParam+0xe6>
      break;
 80041d0:	bf00      	nop
    }
  } 
  
  return status; 
 80041d2:	7bfb      	ldrb	r3, [r7, #15]
}
 80041d4:	4618      	mov	r0, r3
 80041d6:	3714      	adds	r7, #20
 80041d8:	46bd      	mov	sp, r7
 80041da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041de:	4770      	bx	lr

080041e0 <HAL_FMPI2C_Init>:
  * @param  hfmpi2c Pointer to a FMPI2C_HandleTypeDef structure that contains
  *                the configuration information for the specified FMPI2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FMPI2C_Init(FMPI2C_HandleTypeDef *hfmpi2c)
{
 80041e0:	b580      	push	{r7, lr}
 80041e2:	b082      	sub	sp, #8
 80041e4:	af00      	add	r7, sp, #0
 80041e6:	6078      	str	r0, [r7, #4]
  /* Check the FMPI2C handle allocation */
  if (hfmpi2c == NULL)
 80041e8:	687b      	ldr	r3, [r7, #4]
 80041ea:	2b00      	cmp	r3, #0
 80041ec:	d101      	bne.n	80041f2 <HAL_FMPI2C_Init+0x12>
  {
    return HAL_ERROR;
 80041ee:	2301      	movs	r3, #1
 80041f0:	e081      	b.n	80042f6 <HAL_FMPI2C_Init+0x116>
  assert_param(IS_FMPI2C_OWN_ADDRESS2(hfmpi2c->Init.OwnAddress2));
  assert_param(IS_FMPI2C_OWN_ADDRESS2_MASK(hfmpi2c->Init.OwnAddress2Masks));
  assert_param(IS_FMPI2C_GENERAL_CALL(hfmpi2c->Init.GeneralCallMode));
  assert_param(IS_FMPI2C_NO_STRETCH(hfmpi2c->Init.NoStretchMode));

  if (hfmpi2c->State == HAL_FMPI2C_STATE_RESET)
 80041f2:	687b      	ldr	r3, [r7, #4]
 80041f4:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80041f8:	b2db      	uxtb	r3, r3
 80041fa:	2b00      	cmp	r3, #0
 80041fc:	d106      	bne.n	800420c <HAL_FMPI2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hfmpi2c->Lock = HAL_UNLOCKED;
 80041fe:	687b      	ldr	r3, [r7, #4]
 8004200:	2200      	movs	r2, #0
 8004202:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hfmpi2c->MspInitCallback(hfmpi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_FMPI2C_MspInit(hfmpi2c);
 8004206:	6878      	ldr	r0, [r7, #4]
 8004208:	f7fd fc20 	bl	8001a4c <HAL_FMPI2C_MspInit>
#endif /* USE_HAL_FMPI2C_REGISTER_CALLBACKS */
  }

  hfmpi2c->State = HAL_FMPI2C_STATE_BUSY;
 800420c:	687b      	ldr	r3, [r7, #4]
 800420e:	2224      	movs	r2, #36	; 0x24
 8004210:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected FMPI2C peripheral */
  __HAL_FMPI2C_DISABLE(hfmpi2c);
 8004214:	687b      	ldr	r3, [r7, #4]
 8004216:	681b      	ldr	r3, [r3, #0]
 8004218:	681a      	ldr	r2, [r3, #0]
 800421a:	687b      	ldr	r3, [r7, #4]
 800421c:	681b      	ldr	r3, [r3, #0]
 800421e:	f022 0201 	bic.w	r2, r2, #1
 8004222:	601a      	str	r2, [r3, #0]

  /*---------------------------- FMPI2Cx TIMINGR Configuration ------------------*/
  /* Configure FMPI2Cx: Frequency range */
  hfmpi2c->Instance->TIMINGR = hfmpi2c->Init.Timing & TIMING_CLEAR_MASK;
 8004224:	687b      	ldr	r3, [r7, #4]
 8004226:	685a      	ldr	r2, [r3, #4]
 8004228:	687b      	ldr	r3, [r7, #4]
 800422a:	681b      	ldr	r3, [r3, #0]
 800422c:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8004230:	611a      	str	r2, [r3, #16]

  /*---------------------------- FMPI2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hfmpi2c->Instance->OAR1 &= ~FMPI2C_OAR1_OA1EN;
 8004232:	687b      	ldr	r3, [r7, #4]
 8004234:	681b      	ldr	r3, [r3, #0]
 8004236:	689a      	ldr	r2, [r3, #8]
 8004238:	687b      	ldr	r3, [r7, #4]
 800423a:	681b      	ldr	r3, [r3, #0]
 800423c:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8004240:	609a      	str	r2, [r3, #8]

  /* Configure FMPI2Cx: Own Address1 and ack own address1 mode */
  if (hfmpi2c->Init.AddressingMode == FMPI2C_ADDRESSINGMODE_7BIT)
 8004242:	687b      	ldr	r3, [r7, #4]
 8004244:	68db      	ldr	r3, [r3, #12]
 8004246:	2b01      	cmp	r3, #1
 8004248:	d107      	bne.n	800425a <HAL_FMPI2C_Init+0x7a>
  {
    hfmpi2c->Instance->OAR1 = (FMPI2C_OAR1_OA1EN | hfmpi2c->Init.OwnAddress1);
 800424a:	687b      	ldr	r3, [r7, #4]
 800424c:	689a      	ldr	r2, [r3, #8]
 800424e:	687b      	ldr	r3, [r7, #4]
 8004250:	681b      	ldr	r3, [r3, #0]
 8004252:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8004256:	609a      	str	r2, [r3, #8]
 8004258:	e006      	b.n	8004268 <HAL_FMPI2C_Init+0x88>
  }
  else /* FMPI2C_ADDRESSINGMODE_10BIT */
  {
    hfmpi2c->Instance->OAR1 = (FMPI2C_OAR1_OA1EN | FMPI2C_OAR1_OA1MODE | hfmpi2c->Init.OwnAddress1);
 800425a:	687b      	ldr	r3, [r7, #4]
 800425c:	689a      	ldr	r2, [r3, #8]
 800425e:	687b      	ldr	r3, [r7, #4]
 8004260:	681b      	ldr	r3, [r3, #0]
 8004262:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 8004266:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- FMPI2Cx CR2 Configuration ----------------------*/
  /* Configure FMPI2Cx: Addressing Master mode */
  if (hfmpi2c->Init.AddressingMode == FMPI2C_ADDRESSINGMODE_10BIT)
 8004268:	687b      	ldr	r3, [r7, #4]
 800426a:	68db      	ldr	r3, [r3, #12]
 800426c:	2b02      	cmp	r3, #2
 800426e:	d104      	bne.n	800427a <HAL_FMPI2C_Init+0x9a>
  {
    hfmpi2c->Instance->CR2 = (FMPI2C_CR2_ADD10);
 8004270:	687b      	ldr	r3, [r7, #4]
 8004272:	681b      	ldr	r3, [r3, #0]
 8004274:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8004278:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hfmpi2c->Instance->CR2 |= (FMPI2C_CR2_AUTOEND | FMPI2C_CR2_NACK);
 800427a:	687b      	ldr	r3, [r7, #4]
 800427c:	681b      	ldr	r3, [r3, #0]
 800427e:	685b      	ldr	r3, [r3, #4]
 8004280:	687a      	ldr	r2, [r7, #4]
 8004282:	6812      	ldr	r2, [r2, #0]
 8004284:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8004288:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800428c:	6053      	str	r3, [r2, #4]

  /*---------------------------- FMPI2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hfmpi2c->Instance->OAR2 &= ~FMPI2C_DUALADDRESS_ENABLE;
 800428e:	687b      	ldr	r3, [r7, #4]
 8004290:	681b      	ldr	r3, [r3, #0]
 8004292:	68da      	ldr	r2, [r3, #12]
 8004294:	687b      	ldr	r3, [r7, #4]
 8004296:	681b      	ldr	r3, [r3, #0]
 8004298:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800429c:	60da      	str	r2, [r3, #12]

  /* Configure FMPI2Cx: Dual mode and Own Address2 */
  hfmpi2c->Instance->OAR2 = (hfmpi2c->Init.DualAddressMode | hfmpi2c->Init.OwnAddress2 | (hfmpi2c->Init.OwnAddress2Masks << 8));
 800429e:	687b      	ldr	r3, [r7, #4]
 80042a0:	691a      	ldr	r2, [r3, #16]
 80042a2:	687b      	ldr	r3, [r7, #4]
 80042a4:	695b      	ldr	r3, [r3, #20]
 80042a6:	ea42 0103 	orr.w	r1, r2, r3
 80042aa:	687b      	ldr	r3, [r7, #4]
 80042ac:	699b      	ldr	r3, [r3, #24]
 80042ae:	021a      	lsls	r2, r3, #8
 80042b0:	687b      	ldr	r3, [r7, #4]
 80042b2:	681b      	ldr	r3, [r3, #0]
 80042b4:	430a      	orrs	r2, r1
 80042b6:	60da      	str	r2, [r3, #12]

  /*---------------------------- FMPI2Cx CR1 Configuration ----------------------*/
  /* Configure FMPI2Cx: Generalcall and NoStretch mode */
  hfmpi2c->Instance->CR1 = (hfmpi2c->Init.GeneralCallMode | hfmpi2c->Init.NoStretchMode);
 80042b8:	687b      	ldr	r3, [r7, #4]
 80042ba:	69d9      	ldr	r1, [r3, #28]
 80042bc:	687b      	ldr	r3, [r7, #4]
 80042be:	6a1a      	ldr	r2, [r3, #32]
 80042c0:	687b      	ldr	r3, [r7, #4]
 80042c2:	681b      	ldr	r3, [r3, #0]
 80042c4:	430a      	orrs	r2, r1
 80042c6:	601a      	str	r2, [r3, #0]

  /* Enable the selected FMPI2C peripheral */
  __HAL_FMPI2C_ENABLE(hfmpi2c);
 80042c8:	687b      	ldr	r3, [r7, #4]
 80042ca:	681b      	ldr	r3, [r3, #0]
 80042cc:	681a      	ldr	r2, [r3, #0]
 80042ce:	687b      	ldr	r3, [r7, #4]
 80042d0:	681b      	ldr	r3, [r3, #0]
 80042d2:	f042 0201 	orr.w	r2, r2, #1
 80042d6:	601a      	str	r2, [r3, #0]

  hfmpi2c->ErrorCode = HAL_FMPI2C_ERROR_NONE;
 80042d8:	687b      	ldr	r3, [r7, #4]
 80042da:	2200      	movs	r2, #0
 80042dc:	645a      	str	r2, [r3, #68]	; 0x44
  hfmpi2c->State = HAL_FMPI2C_STATE_READY;
 80042de:	687b      	ldr	r3, [r7, #4]
 80042e0:	2220      	movs	r2, #32
 80042e2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hfmpi2c->PreviousState = FMPI2C_STATE_NONE;
 80042e6:	687b      	ldr	r3, [r7, #4]
 80042e8:	2200      	movs	r2, #0
 80042ea:	631a      	str	r2, [r3, #48]	; 0x30
  hfmpi2c->Mode = HAL_FMPI2C_MODE_NONE;
 80042ec:	687b      	ldr	r3, [r7, #4]
 80042ee:	2200      	movs	r2, #0
 80042f0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 80042f4:	2300      	movs	r3, #0
}
 80042f6:	4618      	mov	r0, r3
 80042f8:	3708      	adds	r7, #8
 80042fa:	46bd      	mov	sp, r7
 80042fc:	bd80      	pop	{r7, pc}

080042fe <HAL_FMPI2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified FMPI2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FMPI2CEx_ConfigAnalogFilter(FMPI2C_HandleTypeDef *hfmpi2c, uint32_t AnalogFilter)
{
 80042fe:	b480      	push	{r7}
 8004300:	b083      	sub	sp, #12
 8004302:	af00      	add	r7, sp, #0
 8004304:	6078      	str	r0, [r7, #4]
 8004306:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_FMPI2C_ALL_INSTANCE(hfmpi2c->Instance));
  assert_param(IS_FMPI2C_ANALOG_FILTER(AnalogFilter));

  if (hfmpi2c->State == HAL_FMPI2C_STATE_READY)
 8004308:	687b      	ldr	r3, [r7, #4]
 800430a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800430e:	b2db      	uxtb	r3, r3
 8004310:	2b20      	cmp	r3, #32
 8004312:	d138      	bne.n	8004386 <HAL_FMPI2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hfmpi2c);
 8004314:	687b      	ldr	r3, [r7, #4]
 8004316:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800431a:	2b01      	cmp	r3, #1
 800431c:	d101      	bne.n	8004322 <HAL_FMPI2CEx_ConfigAnalogFilter+0x24>
 800431e:	2302      	movs	r3, #2
 8004320:	e032      	b.n	8004388 <HAL_FMPI2CEx_ConfigAnalogFilter+0x8a>
 8004322:	687b      	ldr	r3, [r7, #4]
 8004324:	2201      	movs	r2, #1
 8004326:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hfmpi2c->State = HAL_FMPI2C_STATE_BUSY;
 800432a:	687b      	ldr	r3, [r7, #4]
 800432c:	2224      	movs	r2, #36	; 0x24
 800432e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected FMPI2C peripheral */
    __HAL_FMPI2C_DISABLE(hfmpi2c);
 8004332:	687b      	ldr	r3, [r7, #4]
 8004334:	681b      	ldr	r3, [r3, #0]
 8004336:	681a      	ldr	r2, [r3, #0]
 8004338:	687b      	ldr	r3, [r7, #4]
 800433a:	681b      	ldr	r3, [r3, #0]
 800433c:	f022 0201 	bic.w	r2, r2, #1
 8004340:	601a      	str	r2, [r3, #0]

    /* Reset FMPI2Cx ANOFF bit */
    hfmpi2c->Instance->CR1 &= ~(FMPI2C_CR1_ANFOFF);
 8004342:	687b      	ldr	r3, [r7, #4]
 8004344:	681b      	ldr	r3, [r3, #0]
 8004346:	681a      	ldr	r2, [r3, #0]
 8004348:	687b      	ldr	r3, [r7, #4]
 800434a:	681b      	ldr	r3, [r3, #0]
 800434c:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8004350:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hfmpi2c->Instance->CR1 |= AnalogFilter;
 8004352:	687b      	ldr	r3, [r7, #4]
 8004354:	681b      	ldr	r3, [r3, #0]
 8004356:	6819      	ldr	r1, [r3, #0]
 8004358:	687b      	ldr	r3, [r7, #4]
 800435a:	681b      	ldr	r3, [r3, #0]
 800435c:	683a      	ldr	r2, [r7, #0]
 800435e:	430a      	orrs	r2, r1
 8004360:	601a      	str	r2, [r3, #0]

    __HAL_FMPI2C_ENABLE(hfmpi2c);
 8004362:	687b      	ldr	r3, [r7, #4]
 8004364:	681b      	ldr	r3, [r3, #0]
 8004366:	681a      	ldr	r2, [r3, #0]
 8004368:	687b      	ldr	r3, [r7, #4]
 800436a:	681b      	ldr	r3, [r3, #0]
 800436c:	f042 0201 	orr.w	r2, r2, #1
 8004370:	601a      	str	r2, [r3, #0]

    hfmpi2c->State = HAL_FMPI2C_STATE_READY;
 8004372:	687b      	ldr	r3, [r7, #4]
 8004374:	2220      	movs	r2, #32
 8004376:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hfmpi2c);
 800437a:	687b      	ldr	r3, [r7, #4]
 800437c:	2200      	movs	r2, #0
 800437e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8004382:	2300      	movs	r3, #0
 8004384:	e000      	b.n	8004388 <HAL_FMPI2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8004386:	2302      	movs	r3, #2
  }
}
 8004388:	4618      	mov	r0, r3
 800438a:	370c      	adds	r7, #12
 800438c:	46bd      	mov	sp, r7
 800438e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004392:	4770      	bx	lr

08004394 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004394:	b480      	push	{r7}
 8004396:	b089      	sub	sp, #36	; 0x24
 8004398:	af00      	add	r7, sp, #0
 800439a:	6078      	str	r0, [r7, #4]
 800439c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800439e:	2300      	movs	r3, #0
 80043a0:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80043a2:	2300      	movs	r3, #0
 80043a4:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80043a6:	2300      	movs	r3, #0
 80043a8:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80043aa:	2300      	movs	r3, #0
 80043ac:	61fb      	str	r3, [r7, #28]
 80043ae:	e165      	b.n	800467c <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80043b0:	2201      	movs	r2, #1
 80043b2:	69fb      	ldr	r3, [r7, #28]
 80043b4:	fa02 f303 	lsl.w	r3, r2, r3
 80043b8:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80043ba:	683b      	ldr	r3, [r7, #0]
 80043bc:	681b      	ldr	r3, [r3, #0]
 80043be:	697a      	ldr	r2, [r7, #20]
 80043c0:	4013      	ands	r3, r2
 80043c2:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80043c4:	693a      	ldr	r2, [r7, #16]
 80043c6:	697b      	ldr	r3, [r7, #20]
 80043c8:	429a      	cmp	r2, r3
 80043ca:	f040 8154 	bne.w	8004676 <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80043ce:	683b      	ldr	r3, [r7, #0]
 80043d0:	685b      	ldr	r3, [r3, #4]
 80043d2:	2b01      	cmp	r3, #1
 80043d4:	d00b      	beq.n	80043ee <HAL_GPIO_Init+0x5a>
 80043d6:	683b      	ldr	r3, [r7, #0]
 80043d8:	685b      	ldr	r3, [r3, #4]
 80043da:	2b02      	cmp	r3, #2
 80043dc:	d007      	beq.n	80043ee <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80043de:	683b      	ldr	r3, [r7, #0]
 80043e0:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80043e2:	2b11      	cmp	r3, #17
 80043e4:	d003      	beq.n	80043ee <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80043e6:	683b      	ldr	r3, [r7, #0]
 80043e8:	685b      	ldr	r3, [r3, #4]
 80043ea:	2b12      	cmp	r3, #18
 80043ec:	d130      	bne.n	8004450 <HAL_GPIO_Init+0xbc>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80043ee:	687b      	ldr	r3, [r7, #4]
 80043f0:	689b      	ldr	r3, [r3, #8]
 80043f2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80043f4:	69fb      	ldr	r3, [r7, #28]
 80043f6:	005b      	lsls	r3, r3, #1
 80043f8:	2203      	movs	r2, #3
 80043fa:	fa02 f303 	lsl.w	r3, r2, r3
 80043fe:	43db      	mvns	r3, r3
 8004400:	69ba      	ldr	r2, [r7, #24]
 8004402:	4013      	ands	r3, r2
 8004404:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8004406:	683b      	ldr	r3, [r7, #0]
 8004408:	68da      	ldr	r2, [r3, #12]
 800440a:	69fb      	ldr	r3, [r7, #28]
 800440c:	005b      	lsls	r3, r3, #1
 800440e:	fa02 f303 	lsl.w	r3, r2, r3
 8004412:	69ba      	ldr	r2, [r7, #24]
 8004414:	4313      	orrs	r3, r2
 8004416:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8004418:	687b      	ldr	r3, [r7, #4]
 800441a:	69ba      	ldr	r2, [r7, #24]
 800441c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800441e:	687b      	ldr	r3, [r7, #4]
 8004420:	685b      	ldr	r3, [r3, #4]
 8004422:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8004424:	2201      	movs	r2, #1
 8004426:	69fb      	ldr	r3, [r7, #28]
 8004428:	fa02 f303 	lsl.w	r3, r2, r3
 800442c:	43db      	mvns	r3, r3
 800442e:	69ba      	ldr	r2, [r7, #24]
 8004430:	4013      	ands	r3, r2
 8004432:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8004434:	683b      	ldr	r3, [r7, #0]
 8004436:	685b      	ldr	r3, [r3, #4]
 8004438:	091b      	lsrs	r3, r3, #4
 800443a:	f003 0201 	and.w	r2, r3, #1
 800443e:	69fb      	ldr	r3, [r7, #28]
 8004440:	fa02 f303 	lsl.w	r3, r2, r3
 8004444:	69ba      	ldr	r2, [r7, #24]
 8004446:	4313      	orrs	r3, r2
 8004448:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800444a:	687b      	ldr	r3, [r7, #4]
 800444c:	69ba      	ldr	r2, [r7, #24]
 800444e:	605a      	str	r2, [r3, #4]
       }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8004450:	687b      	ldr	r3, [r7, #4]
 8004452:	68db      	ldr	r3, [r3, #12]
 8004454:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8004456:	69fb      	ldr	r3, [r7, #28]
 8004458:	005b      	lsls	r3, r3, #1
 800445a:	2203      	movs	r2, #3
 800445c:	fa02 f303 	lsl.w	r3, r2, r3
 8004460:	43db      	mvns	r3, r3
 8004462:	69ba      	ldr	r2, [r7, #24]
 8004464:	4013      	ands	r3, r2
 8004466:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8004468:	683b      	ldr	r3, [r7, #0]
 800446a:	689a      	ldr	r2, [r3, #8]
 800446c:	69fb      	ldr	r3, [r7, #28]
 800446e:	005b      	lsls	r3, r3, #1
 8004470:	fa02 f303 	lsl.w	r3, r2, r3
 8004474:	69ba      	ldr	r2, [r7, #24]
 8004476:	4313      	orrs	r3, r2
 8004478:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 800447a:	687b      	ldr	r3, [r7, #4]
 800447c:	69ba      	ldr	r2, [r7, #24]
 800447e:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8004480:	683b      	ldr	r3, [r7, #0]
 8004482:	685b      	ldr	r3, [r3, #4]
 8004484:	2b02      	cmp	r3, #2
 8004486:	d003      	beq.n	8004490 <HAL_GPIO_Init+0xfc>
 8004488:	683b      	ldr	r3, [r7, #0]
 800448a:	685b      	ldr	r3, [r3, #4]
 800448c:	2b12      	cmp	r3, #18
 800448e:	d123      	bne.n	80044d8 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8004490:	69fb      	ldr	r3, [r7, #28]
 8004492:	08da      	lsrs	r2, r3, #3
 8004494:	687b      	ldr	r3, [r7, #4]
 8004496:	3208      	adds	r2, #8
 8004498:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800449c:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800449e:	69fb      	ldr	r3, [r7, #28]
 80044a0:	f003 0307 	and.w	r3, r3, #7
 80044a4:	009b      	lsls	r3, r3, #2
 80044a6:	220f      	movs	r2, #15
 80044a8:	fa02 f303 	lsl.w	r3, r2, r3
 80044ac:	43db      	mvns	r3, r3
 80044ae:	69ba      	ldr	r2, [r7, #24]
 80044b0:	4013      	ands	r3, r2
 80044b2:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80044b4:	683b      	ldr	r3, [r7, #0]
 80044b6:	691a      	ldr	r2, [r3, #16]
 80044b8:	69fb      	ldr	r3, [r7, #28]
 80044ba:	f003 0307 	and.w	r3, r3, #7
 80044be:	009b      	lsls	r3, r3, #2
 80044c0:	fa02 f303 	lsl.w	r3, r2, r3
 80044c4:	69ba      	ldr	r2, [r7, #24]
 80044c6:	4313      	orrs	r3, r2
 80044c8:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80044ca:	69fb      	ldr	r3, [r7, #28]
 80044cc:	08da      	lsrs	r2, r3, #3
 80044ce:	687b      	ldr	r3, [r7, #4]
 80044d0:	3208      	adds	r2, #8
 80044d2:	69b9      	ldr	r1, [r7, #24]
 80044d4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80044d8:	687b      	ldr	r3, [r7, #4]
 80044da:	681b      	ldr	r3, [r3, #0]
 80044dc:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80044de:	69fb      	ldr	r3, [r7, #28]
 80044e0:	005b      	lsls	r3, r3, #1
 80044e2:	2203      	movs	r2, #3
 80044e4:	fa02 f303 	lsl.w	r3, r2, r3
 80044e8:	43db      	mvns	r3, r3
 80044ea:	69ba      	ldr	r2, [r7, #24]
 80044ec:	4013      	ands	r3, r2
 80044ee:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80044f0:	683b      	ldr	r3, [r7, #0]
 80044f2:	685b      	ldr	r3, [r3, #4]
 80044f4:	f003 0203 	and.w	r2, r3, #3
 80044f8:	69fb      	ldr	r3, [r7, #28]
 80044fa:	005b      	lsls	r3, r3, #1
 80044fc:	fa02 f303 	lsl.w	r3, r2, r3
 8004500:	69ba      	ldr	r2, [r7, #24]
 8004502:	4313      	orrs	r3, r2
 8004504:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8004506:	687b      	ldr	r3, [r7, #4]
 8004508:	69ba      	ldr	r2, [r7, #24]
 800450a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800450c:	683b      	ldr	r3, [r7, #0]
 800450e:	685b      	ldr	r3, [r3, #4]
 8004510:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004514:	2b00      	cmp	r3, #0
 8004516:	f000 80ae 	beq.w	8004676 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800451a:	2300      	movs	r3, #0
 800451c:	60fb      	str	r3, [r7, #12]
 800451e:	4b5c      	ldr	r3, [pc, #368]	; (8004690 <HAL_GPIO_Init+0x2fc>)
 8004520:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004522:	4a5b      	ldr	r2, [pc, #364]	; (8004690 <HAL_GPIO_Init+0x2fc>)
 8004524:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8004528:	6453      	str	r3, [r2, #68]	; 0x44
 800452a:	4b59      	ldr	r3, [pc, #356]	; (8004690 <HAL_GPIO_Init+0x2fc>)
 800452c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800452e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004532:	60fb      	str	r3, [r7, #12]
 8004534:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8004536:	4a57      	ldr	r2, [pc, #348]	; (8004694 <HAL_GPIO_Init+0x300>)
 8004538:	69fb      	ldr	r3, [r7, #28]
 800453a:	089b      	lsrs	r3, r3, #2
 800453c:	3302      	adds	r3, #2
 800453e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004542:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8004544:	69fb      	ldr	r3, [r7, #28]
 8004546:	f003 0303 	and.w	r3, r3, #3
 800454a:	009b      	lsls	r3, r3, #2
 800454c:	220f      	movs	r2, #15
 800454e:	fa02 f303 	lsl.w	r3, r2, r3
 8004552:	43db      	mvns	r3, r3
 8004554:	69ba      	ldr	r2, [r7, #24]
 8004556:	4013      	ands	r3, r2
 8004558:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800455a:	687b      	ldr	r3, [r7, #4]
 800455c:	4a4e      	ldr	r2, [pc, #312]	; (8004698 <HAL_GPIO_Init+0x304>)
 800455e:	4293      	cmp	r3, r2
 8004560:	d025      	beq.n	80045ae <HAL_GPIO_Init+0x21a>
 8004562:	687b      	ldr	r3, [r7, #4]
 8004564:	4a4d      	ldr	r2, [pc, #308]	; (800469c <HAL_GPIO_Init+0x308>)
 8004566:	4293      	cmp	r3, r2
 8004568:	d01f      	beq.n	80045aa <HAL_GPIO_Init+0x216>
 800456a:	687b      	ldr	r3, [r7, #4]
 800456c:	4a4c      	ldr	r2, [pc, #304]	; (80046a0 <HAL_GPIO_Init+0x30c>)
 800456e:	4293      	cmp	r3, r2
 8004570:	d019      	beq.n	80045a6 <HAL_GPIO_Init+0x212>
 8004572:	687b      	ldr	r3, [r7, #4]
 8004574:	4a4b      	ldr	r2, [pc, #300]	; (80046a4 <HAL_GPIO_Init+0x310>)
 8004576:	4293      	cmp	r3, r2
 8004578:	d013      	beq.n	80045a2 <HAL_GPIO_Init+0x20e>
 800457a:	687b      	ldr	r3, [r7, #4]
 800457c:	4a4a      	ldr	r2, [pc, #296]	; (80046a8 <HAL_GPIO_Init+0x314>)
 800457e:	4293      	cmp	r3, r2
 8004580:	d00d      	beq.n	800459e <HAL_GPIO_Init+0x20a>
 8004582:	687b      	ldr	r3, [r7, #4]
 8004584:	4a49      	ldr	r2, [pc, #292]	; (80046ac <HAL_GPIO_Init+0x318>)
 8004586:	4293      	cmp	r3, r2
 8004588:	d007      	beq.n	800459a <HAL_GPIO_Init+0x206>
 800458a:	687b      	ldr	r3, [r7, #4]
 800458c:	4a48      	ldr	r2, [pc, #288]	; (80046b0 <HAL_GPIO_Init+0x31c>)
 800458e:	4293      	cmp	r3, r2
 8004590:	d101      	bne.n	8004596 <HAL_GPIO_Init+0x202>
 8004592:	2306      	movs	r3, #6
 8004594:	e00c      	b.n	80045b0 <HAL_GPIO_Init+0x21c>
 8004596:	2307      	movs	r3, #7
 8004598:	e00a      	b.n	80045b0 <HAL_GPIO_Init+0x21c>
 800459a:	2305      	movs	r3, #5
 800459c:	e008      	b.n	80045b0 <HAL_GPIO_Init+0x21c>
 800459e:	2304      	movs	r3, #4
 80045a0:	e006      	b.n	80045b0 <HAL_GPIO_Init+0x21c>
 80045a2:	2303      	movs	r3, #3
 80045a4:	e004      	b.n	80045b0 <HAL_GPIO_Init+0x21c>
 80045a6:	2302      	movs	r3, #2
 80045a8:	e002      	b.n	80045b0 <HAL_GPIO_Init+0x21c>
 80045aa:	2301      	movs	r3, #1
 80045ac:	e000      	b.n	80045b0 <HAL_GPIO_Init+0x21c>
 80045ae:	2300      	movs	r3, #0
 80045b0:	69fa      	ldr	r2, [r7, #28]
 80045b2:	f002 0203 	and.w	r2, r2, #3
 80045b6:	0092      	lsls	r2, r2, #2
 80045b8:	4093      	lsls	r3, r2
 80045ba:	69ba      	ldr	r2, [r7, #24]
 80045bc:	4313      	orrs	r3, r2
 80045be:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80045c0:	4934      	ldr	r1, [pc, #208]	; (8004694 <HAL_GPIO_Init+0x300>)
 80045c2:	69fb      	ldr	r3, [r7, #28]
 80045c4:	089b      	lsrs	r3, r3, #2
 80045c6:	3302      	adds	r3, #2
 80045c8:	69ba      	ldr	r2, [r7, #24]
 80045ca:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80045ce:	4b39      	ldr	r3, [pc, #228]	; (80046b4 <HAL_GPIO_Init+0x320>)
 80045d0:	681b      	ldr	r3, [r3, #0]
 80045d2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80045d4:	693b      	ldr	r3, [r7, #16]
 80045d6:	43db      	mvns	r3, r3
 80045d8:	69ba      	ldr	r2, [r7, #24]
 80045da:	4013      	ands	r3, r2
 80045dc:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80045de:	683b      	ldr	r3, [r7, #0]
 80045e0:	685b      	ldr	r3, [r3, #4]
 80045e2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80045e6:	2b00      	cmp	r3, #0
 80045e8:	d003      	beq.n	80045f2 <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 80045ea:	69ba      	ldr	r2, [r7, #24]
 80045ec:	693b      	ldr	r3, [r7, #16]
 80045ee:	4313      	orrs	r3, r2
 80045f0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80045f2:	4a30      	ldr	r2, [pc, #192]	; (80046b4 <HAL_GPIO_Init+0x320>)
 80045f4:	69bb      	ldr	r3, [r7, #24]
 80045f6:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 80045f8:	4b2e      	ldr	r3, [pc, #184]	; (80046b4 <HAL_GPIO_Init+0x320>)
 80045fa:	685b      	ldr	r3, [r3, #4]
 80045fc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80045fe:	693b      	ldr	r3, [r7, #16]
 8004600:	43db      	mvns	r3, r3
 8004602:	69ba      	ldr	r2, [r7, #24]
 8004604:	4013      	ands	r3, r2
 8004606:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8004608:	683b      	ldr	r3, [r7, #0]
 800460a:	685b      	ldr	r3, [r3, #4]
 800460c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004610:	2b00      	cmp	r3, #0
 8004612:	d003      	beq.n	800461c <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 8004614:	69ba      	ldr	r2, [r7, #24]
 8004616:	693b      	ldr	r3, [r7, #16]
 8004618:	4313      	orrs	r3, r2
 800461a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800461c:	4a25      	ldr	r2, [pc, #148]	; (80046b4 <HAL_GPIO_Init+0x320>)
 800461e:	69bb      	ldr	r3, [r7, #24]
 8004620:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8004622:	4b24      	ldr	r3, [pc, #144]	; (80046b4 <HAL_GPIO_Init+0x320>)
 8004624:	689b      	ldr	r3, [r3, #8]
 8004626:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004628:	693b      	ldr	r3, [r7, #16]
 800462a:	43db      	mvns	r3, r3
 800462c:	69ba      	ldr	r2, [r7, #24]
 800462e:	4013      	ands	r3, r2
 8004630:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8004632:	683b      	ldr	r3, [r7, #0]
 8004634:	685b      	ldr	r3, [r3, #4]
 8004636:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800463a:	2b00      	cmp	r3, #0
 800463c:	d003      	beq.n	8004646 <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 800463e:	69ba      	ldr	r2, [r7, #24]
 8004640:	693b      	ldr	r3, [r7, #16]
 8004642:	4313      	orrs	r3, r2
 8004644:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8004646:	4a1b      	ldr	r2, [pc, #108]	; (80046b4 <HAL_GPIO_Init+0x320>)
 8004648:	69bb      	ldr	r3, [r7, #24]
 800464a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800464c:	4b19      	ldr	r3, [pc, #100]	; (80046b4 <HAL_GPIO_Init+0x320>)
 800464e:	68db      	ldr	r3, [r3, #12]
 8004650:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004652:	693b      	ldr	r3, [r7, #16]
 8004654:	43db      	mvns	r3, r3
 8004656:	69ba      	ldr	r2, [r7, #24]
 8004658:	4013      	ands	r3, r2
 800465a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 800465c:	683b      	ldr	r3, [r7, #0]
 800465e:	685b      	ldr	r3, [r3, #4]
 8004660:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004664:	2b00      	cmp	r3, #0
 8004666:	d003      	beq.n	8004670 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8004668:	69ba      	ldr	r2, [r7, #24]
 800466a:	693b      	ldr	r3, [r7, #16]
 800466c:	4313      	orrs	r3, r2
 800466e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8004670:	4a10      	ldr	r2, [pc, #64]	; (80046b4 <HAL_GPIO_Init+0x320>)
 8004672:	69bb      	ldr	r3, [r7, #24]
 8004674:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8004676:	69fb      	ldr	r3, [r7, #28]
 8004678:	3301      	adds	r3, #1
 800467a:	61fb      	str	r3, [r7, #28]
 800467c:	69fb      	ldr	r3, [r7, #28]
 800467e:	2b0f      	cmp	r3, #15
 8004680:	f67f ae96 	bls.w	80043b0 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8004684:	bf00      	nop
 8004686:	3724      	adds	r7, #36	; 0x24
 8004688:	46bd      	mov	sp, r7
 800468a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800468e:	4770      	bx	lr
 8004690:	40023800 	.word	0x40023800
 8004694:	40013800 	.word	0x40013800
 8004698:	40020000 	.word	0x40020000
 800469c:	40020400 	.word	0x40020400
 80046a0:	40020800 	.word	0x40020800
 80046a4:	40020c00 	.word	0x40020c00
 80046a8:	40021000 	.word	0x40021000
 80046ac:	40021400 	.word	0x40021400
 80046b0:	40021800 	.word	0x40021800
 80046b4:	40013c00 	.word	0x40013c00

080046b8 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80046b8:	b480      	push	{r7}
 80046ba:	b085      	sub	sp, #20
 80046bc:	af00      	add	r7, sp, #0
 80046be:	6078      	str	r0, [r7, #4]
 80046c0:	460b      	mov	r3, r1
 80046c2:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80046c4:	687b      	ldr	r3, [r7, #4]
 80046c6:	691a      	ldr	r2, [r3, #16]
 80046c8:	887b      	ldrh	r3, [r7, #2]
 80046ca:	4013      	ands	r3, r2
 80046cc:	2b00      	cmp	r3, #0
 80046ce:	d002      	beq.n	80046d6 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80046d0:	2301      	movs	r3, #1
 80046d2:	73fb      	strb	r3, [r7, #15]
 80046d4:	e001      	b.n	80046da <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80046d6:	2300      	movs	r3, #0
 80046d8:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80046da:	7bfb      	ldrb	r3, [r7, #15]
}
 80046dc:	4618      	mov	r0, r3
 80046de:	3714      	adds	r7, #20
 80046e0:	46bd      	mov	sp, r7
 80046e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046e6:	4770      	bx	lr

080046e8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80046e8:	b480      	push	{r7}
 80046ea:	b083      	sub	sp, #12
 80046ec:	af00      	add	r7, sp, #0
 80046ee:	6078      	str	r0, [r7, #4]
 80046f0:	460b      	mov	r3, r1
 80046f2:	807b      	strh	r3, [r7, #2]
 80046f4:	4613      	mov	r3, r2
 80046f6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80046f8:	787b      	ldrb	r3, [r7, #1]
 80046fa:	2b00      	cmp	r3, #0
 80046fc:	d003      	beq.n	8004706 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80046fe:	887a      	ldrh	r2, [r7, #2]
 8004700:	687b      	ldr	r3, [r7, #4]
 8004702:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8004704:	e003      	b.n	800470e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8004706:	887b      	ldrh	r3, [r7, #2]
 8004708:	041a      	lsls	r2, r3, #16
 800470a:	687b      	ldr	r3, [r7, #4]
 800470c:	619a      	str	r2, [r3, #24]
}
 800470e:	bf00      	nop
 8004710:	370c      	adds	r7, #12
 8004712:	46bd      	mov	sp, r7
 8004714:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004718:	4770      	bx	lr
	...

0800471c <HAL_QSPI_Init>:
  *        in the QSPI_InitTypeDef and initialize the associated handle.
  * @param hqspi : QSPI handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_QSPI_Init(QSPI_HandleTypeDef *hqspi)
{
 800471c:	b580      	push	{r7, lr}
 800471e:	b086      	sub	sp, #24
 8004720:	af02      	add	r7, sp, #8
 8004722:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status;
  uint32_t tickstart = HAL_GetTick();
 8004724:	f7fe fa36 	bl	8002b94 <HAL_GetTick>
 8004728:	60f8      	str	r0, [r7, #12]

  /* Check the QSPI handle allocation */
  if(hqspi == NULL)
 800472a:	687b      	ldr	r3, [r7, #4]
 800472c:	2b00      	cmp	r3, #0
 800472e:	d101      	bne.n	8004734 <HAL_QSPI_Init+0x18>
  {
    return HAL_ERROR;
 8004730:	2301      	movs	r3, #1
 8004732:	e069      	b.n	8004808 <HAL_QSPI_Init+0xec>
  if (hqspi->Init.DualFlash != QSPI_DUALFLASH_ENABLE )
  {
    assert_param(IS_QSPI_FLASH_ID(hqspi->Init.FlashID));
  }

  if(hqspi->State == HAL_QSPI_STATE_RESET)
 8004734:	687b      	ldr	r3, [r7, #4]
 8004736:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800473a:	b2db      	uxtb	r3, r3
 800473c:	2b00      	cmp	r3, #0
 800473e:	d10b      	bne.n	8004758 <HAL_QSPI_Init+0x3c>
  {
    /* Allocate lock resource and initialize it */
    hqspi->Lock = HAL_UNLOCKED;
 8004740:	687b      	ldr	r3, [r7, #4]
 8004742:	2200      	movs	r2, #0
 8004744:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware */
    hqspi->MspInitCallback(hqspi);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_QSPI_MspInit(hqspi);
 8004748:	6878      	ldr	r0, [r7, #4]
 800474a:	f7fd f9c7 	bl	8001adc <HAL_QSPI_MspInit>
#endif

    /* Configure the default timeout for the QSPI memory access */
    HAL_QSPI_SetTimeout(hqspi, HAL_QSPI_TIMEOUT_DEFAULT_VALUE);
 800474e:	f241 3188 	movw	r1, #5000	; 0x1388
 8004752:	6878      	ldr	r0, [r7, #4]
 8004754:	f000 f85e 	bl	8004814 <HAL_QSPI_SetTimeout>
  }

  /* Configure QSPI FIFO Threshold */
  MODIFY_REG(hqspi->Instance->CR, QUADSPI_CR_FTHRES,
 8004758:	687b      	ldr	r3, [r7, #4]
 800475a:	681b      	ldr	r3, [r3, #0]
 800475c:	681b      	ldr	r3, [r3, #0]
 800475e:	f423 51f8 	bic.w	r1, r3, #7936	; 0x1f00
 8004762:	687b      	ldr	r3, [r7, #4]
 8004764:	689b      	ldr	r3, [r3, #8]
 8004766:	3b01      	subs	r3, #1
 8004768:	021a      	lsls	r2, r3, #8
 800476a:	687b      	ldr	r3, [r7, #4]
 800476c:	681b      	ldr	r3, [r3, #0]
 800476e:	430a      	orrs	r2, r1
 8004770:	601a      	str	r2, [r3, #0]
             ((hqspi->Init.FifoThreshold - 1U) << QUADSPI_CR_FTHRES_Pos));

  /* Wait till BUSY flag reset */
  status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_BUSY, RESET, tickstart, hqspi->Timeout);
 8004772:	687b      	ldr	r3, [r7, #4]
 8004774:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004776:	9300      	str	r3, [sp, #0]
 8004778:	68fb      	ldr	r3, [r7, #12]
 800477a:	2200      	movs	r2, #0
 800477c:	2120      	movs	r1, #32
 800477e:	6878      	ldr	r0, [r7, #4]
 8004780:	f000 f856 	bl	8004830 <QSPI_WaitFlagStateUntilTimeout>
 8004784:	4603      	mov	r3, r0
 8004786:	72fb      	strb	r3, [r7, #11]

  if(status == HAL_OK)
 8004788:	7afb      	ldrb	r3, [r7, #11]
 800478a:	2b00      	cmp	r3, #0
 800478c:	d137      	bne.n	80047fe <HAL_QSPI_Init+0xe2>
  {
    /* Configure QSPI Clock Prescaler and Sample Shift */
    MODIFY_REG(hqspi->Instance->CR, (QUADSPI_CR_PRESCALER | QUADSPI_CR_SSHIFT | QUADSPI_CR_FSEL | QUADSPI_CR_DFM),
 800478e:	687b      	ldr	r3, [r7, #4]
 8004790:	681b      	ldr	r3, [r3, #0]
 8004792:	681b      	ldr	r3, [r3, #0]
 8004794:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8004798:	f023 03d0 	bic.w	r3, r3, #208	; 0xd0
 800479c:	687a      	ldr	r2, [r7, #4]
 800479e:	6852      	ldr	r2, [r2, #4]
 80047a0:	0611      	lsls	r1, r2, #24
 80047a2:	687a      	ldr	r2, [r7, #4]
 80047a4:	68d2      	ldr	r2, [r2, #12]
 80047a6:	4311      	orrs	r1, r2
 80047a8:	687a      	ldr	r2, [r7, #4]
 80047aa:	69d2      	ldr	r2, [r2, #28]
 80047ac:	4311      	orrs	r1, r2
 80047ae:	687a      	ldr	r2, [r7, #4]
 80047b0:	6a12      	ldr	r2, [r2, #32]
 80047b2:	4311      	orrs	r1, r2
 80047b4:	687a      	ldr	r2, [r7, #4]
 80047b6:	6812      	ldr	r2, [r2, #0]
 80047b8:	430b      	orrs	r3, r1
 80047ba:	6013      	str	r3, [r2, #0]
               ((hqspi->Init.ClockPrescaler << QUADSPI_CR_PRESCALER_Pos) |
                hqspi->Init.SampleShifting  | hqspi->Init.FlashID | hqspi->Init.DualFlash));

    /* Configure QSPI Flash Size, CS High Time and Clock Mode */
    MODIFY_REG(hqspi->Instance->DCR, (QUADSPI_DCR_FSIZE | QUADSPI_DCR_CSHT | QUADSPI_DCR_CKMODE),
 80047bc:	687b      	ldr	r3, [r7, #4]
 80047be:	681b      	ldr	r3, [r3, #0]
 80047c0:	685a      	ldr	r2, [r3, #4]
 80047c2:	4b13      	ldr	r3, [pc, #76]	; (8004810 <HAL_QSPI_Init+0xf4>)
 80047c4:	4013      	ands	r3, r2
 80047c6:	687a      	ldr	r2, [r7, #4]
 80047c8:	6912      	ldr	r2, [r2, #16]
 80047ca:	0411      	lsls	r1, r2, #16
 80047cc:	687a      	ldr	r2, [r7, #4]
 80047ce:	6952      	ldr	r2, [r2, #20]
 80047d0:	4311      	orrs	r1, r2
 80047d2:	687a      	ldr	r2, [r7, #4]
 80047d4:	6992      	ldr	r2, [r2, #24]
 80047d6:	4311      	orrs	r1, r2
 80047d8:	687a      	ldr	r2, [r7, #4]
 80047da:	6812      	ldr	r2, [r2, #0]
 80047dc:	430b      	orrs	r3, r1
 80047de:	6053      	str	r3, [r2, #4]
               ((hqspi->Init.FlashSize << QUADSPI_DCR_FSIZE_Pos) |
                hqspi->Init.ChipSelectHighTime | hqspi->Init.ClockMode));

    /* Enable the QSPI peripheral */
    __HAL_QSPI_ENABLE(hqspi);
 80047e0:	687b      	ldr	r3, [r7, #4]
 80047e2:	681b      	ldr	r3, [r3, #0]
 80047e4:	681a      	ldr	r2, [r3, #0]
 80047e6:	687b      	ldr	r3, [r7, #4]
 80047e8:	681b      	ldr	r3, [r3, #0]
 80047ea:	f042 0201 	orr.w	r2, r2, #1
 80047ee:	601a      	str	r2, [r3, #0]

    /* Set QSPI error code to none */
    hqspi->ErrorCode = HAL_QSPI_ERROR_NONE;
 80047f0:	687b      	ldr	r3, [r7, #4]
 80047f2:	2200      	movs	r2, #0
 80047f4:	645a      	str	r2, [r3, #68]	; 0x44

    /* Initialize the QSPI state */
    hqspi->State = HAL_QSPI_STATE_READY;
 80047f6:	687b      	ldr	r3, [r7, #4]
 80047f8:	2201      	movs	r2, #1
 80047fa:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  }

  /* Release Lock */
  __HAL_UNLOCK(hqspi);
 80047fe:	687b      	ldr	r3, [r7, #4]
 8004800:	2200      	movs	r2, #0
 8004802:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  /* Return function status */
  return status;
 8004806:	7afb      	ldrb	r3, [r7, #11]
}
 8004808:	4618      	mov	r0, r3
 800480a:	3710      	adds	r7, #16
 800480c:	46bd      	mov	sp, r7
 800480e:	bd80      	pop	{r7, pc}
 8004810:	ffe0f8fe 	.word	0xffe0f8fe

08004814 <HAL_QSPI_SetTimeout>:
  * @param  hqspi : QSPI handle.
  * @param  Timeout : Timeout for the QSPI memory access.
  * @retval None
  */
void HAL_QSPI_SetTimeout(QSPI_HandleTypeDef *hqspi, uint32_t Timeout)
{
 8004814:	b480      	push	{r7}
 8004816:	b083      	sub	sp, #12
 8004818:	af00      	add	r7, sp, #0
 800481a:	6078      	str	r0, [r7, #4]
 800481c:	6039      	str	r1, [r7, #0]
  hqspi->Timeout = Timeout;
 800481e:	687b      	ldr	r3, [r7, #4]
 8004820:	683a      	ldr	r2, [r7, #0]
 8004822:	649a      	str	r2, [r3, #72]	; 0x48
}
 8004824:	bf00      	nop
 8004826:	370c      	adds	r7, #12
 8004828:	46bd      	mov	sp, r7
 800482a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800482e:	4770      	bx	lr

08004830 <QSPI_WaitFlagStateUntilTimeout>:
  * @param  Timeout : Duration of the timeout
  * @retval HAL status
  */
static HAL_StatusTypeDef QSPI_WaitFlagStateUntilTimeout(QSPI_HandleTypeDef *hqspi, uint32_t Flag,
                                                        FlagStatus State, uint32_t Tickstart, uint32_t Timeout)
{
 8004830:	b580      	push	{r7, lr}
 8004832:	b084      	sub	sp, #16
 8004834:	af00      	add	r7, sp, #0
 8004836:	60f8      	str	r0, [r7, #12]
 8004838:	60b9      	str	r1, [r7, #8]
 800483a:	603b      	str	r3, [r7, #0]
 800483c:	4613      	mov	r3, r2
 800483e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is in expected state */
  while((__HAL_QSPI_GET_FLAG(hqspi, Flag)) != State)
 8004840:	e01a      	b.n	8004878 <QSPI_WaitFlagStateUntilTimeout+0x48>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004842:	69bb      	ldr	r3, [r7, #24]
 8004844:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004848:	d016      	beq.n	8004878 <QSPI_WaitFlagStateUntilTimeout+0x48>
    {
      if(((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800484a:	f7fe f9a3 	bl	8002b94 <HAL_GetTick>
 800484e:	4602      	mov	r2, r0
 8004850:	683b      	ldr	r3, [r7, #0]
 8004852:	1ad3      	subs	r3, r2, r3
 8004854:	69ba      	ldr	r2, [r7, #24]
 8004856:	429a      	cmp	r2, r3
 8004858:	d302      	bcc.n	8004860 <QSPI_WaitFlagStateUntilTimeout+0x30>
 800485a:	69bb      	ldr	r3, [r7, #24]
 800485c:	2b00      	cmp	r3, #0
 800485e:	d10b      	bne.n	8004878 <QSPI_WaitFlagStateUntilTimeout+0x48>
      {
        hqspi->State     = HAL_QSPI_STATE_ERROR;
 8004860:	68fb      	ldr	r3, [r7, #12]
 8004862:	2204      	movs	r2, #4
 8004864:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hqspi->ErrorCode |= HAL_QSPI_ERROR_TIMEOUT;
 8004868:	68fb      	ldr	r3, [r7, #12]
 800486a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800486c:	f043 0201 	orr.w	r2, r3, #1
 8004870:	68fb      	ldr	r3, [r7, #12]
 8004872:	645a      	str	r2, [r3, #68]	; 0x44

        return HAL_ERROR;
 8004874:	2301      	movs	r3, #1
 8004876:	e00e      	b.n	8004896 <QSPI_WaitFlagStateUntilTimeout+0x66>
  while((__HAL_QSPI_GET_FLAG(hqspi, Flag)) != State)
 8004878:	68fb      	ldr	r3, [r7, #12]
 800487a:	681b      	ldr	r3, [r3, #0]
 800487c:	689a      	ldr	r2, [r3, #8]
 800487e:	68bb      	ldr	r3, [r7, #8]
 8004880:	4013      	ands	r3, r2
 8004882:	2b00      	cmp	r3, #0
 8004884:	bf14      	ite	ne
 8004886:	2301      	movne	r3, #1
 8004888:	2300      	moveq	r3, #0
 800488a:	b2db      	uxtb	r3, r3
 800488c:	461a      	mov	r2, r3
 800488e:	79fb      	ldrb	r3, [r7, #7]
 8004890:	429a      	cmp	r2, r3
 8004892:	d1d6      	bne.n	8004842 <QSPI_WaitFlagStateUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8004894:	2300      	movs	r3, #0
}
 8004896:	4618      	mov	r0, r3
 8004898:	3710      	adds	r7, #16
 800489a:	46bd      	mov	sp, r7
 800489c:	bd80      	pop	{r7, pc}
	...

080048a0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80048a0:	b580      	push	{r7, lr}
 80048a2:	b084      	sub	sp, #16
 80048a4:	af00      	add	r7, sp, #0
 80048a6:	6078      	str	r0, [r7, #4]
 80048a8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80048aa:	687b      	ldr	r3, [r7, #4]
 80048ac:	2b00      	cmp	r3, #0
 80048ae:	d101      	bne.n	80048b4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80048b0:	2301      	movs	r3, #1
 80048b2:	e0cc      	b.n	8004a4e <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80048b4:	4b68      	ldr	r3, [pc, #416]	; (8004a58 <HAL_RCC_ClockConfig+0x1b8>)
 80048b6:	681b      	ldr	r3, [r3, #0]
 80048b8:	f003 030f 	and.w	r3, r3, #15
 80048bc:	683a      	ldr	r2, [r7, #0]
 80048be:	429a      	cmp	r2, r3
 80048c0:	d90c      	bls.n	80048dc <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80048c2:	4b65      	ldr	r3, [pc, #404]	; (8004a58 <HAL_RCC_ClockConfig+0x1b8>)
 80048c4:	683a      	ldr	r2, [r7, #0]
 80048c6:	b2d2      	uxtb	r2, r2
 80048c8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80048ca:	4b63      	ldr	r3, [pc, #396]	; (8004a58 <HAL_RCC_ClockConfig+0x1b8>)
 80048cc:	681b      	ldr	r3, [r3, #0]
 80048ce:	f003 030f 	and.w	r3, r3, #15
 80048d2:	683a      	ldr	r2, [r7, #0]
 80048d4:	429a      	cmp	r2, r3
 80048d6:	d001      	beq.n	80048dc <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80048d8:	2301      	movs	r3, #1
 80048da:	e0b8      	b.n	8004a4e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80048dc:	687b      	ldr	r3, [r7, #4]
 80048de:	681b      	ldr	r3, [r3, #0]
 80048e0:	f003 0302 	and.w	r3, r3, #2
 80048e4:	2b00      	cmp	r3, #0
 80048e6:	d020      	beq.n	800492a <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80048e8:	687b      	ldr	r3, [r7, #4]
 80048ea:	681b      	ldr	r3, [r3, #0]
 80048ec:	f003 0304 	and.w	r3, r3, #4
 80048f0:	2b00      	cmp	r3, #0
 80048f2:	d005      	beq.n	8004900 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80048f4:	4b59      	ldr	r3, [pc, #356]	; (8004a5c <HAL_RCC_ClockConfig+0x1bc>)
 80048f6:	689b      	ldr	r3, [r3, #8]
 80048f8:	4a58      	ldr	r2, [pc, #352]	; (8004a5c <HAL_RCC_ClockConfig+0x1bc>)
 80048fa:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 80048fe:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004900:	687b      	ldr	r3, [r7, #4]
 8004902:	681b      	ldr	r3, [r3, #0]
 8004904:	f003 0308 	and.w	r3, r3, #8
 8004908:	2b00      	cmp	r3, #0
 800490a:	d005      	beq.n	8004918 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800490c:	4b53      	ldr	r3, [pc, #332]	; (8004a5c <HAL_RCC_ClockConfig+0x1bc>)
 800490e:	689b      	ldr	r3, [r3, #8]
 8004910:	4a52      	ldr	r2, [pc, #328]	; (8004a5c <HAL_RCC_ClockConfig+0x1bc>)
 8004912:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8004916:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004918:	4b50      	ldr	r3, [pc, #320]	; (8004a5c <HAL_RCC_ClockConfig+0x1bc>)
 800491a:	689b      	ldr	r3, [r3, #8]
 800491c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004920:	687b      	ldr	r3, [r7, #4]
 8004922:	689b      	ldr	r3, [r3, #8]
 8004924:	494d      	ldr	r1, [pc, #308]	; (8004a5c <HAL_RCC_ClockConfig+0x1bc>)
 8004926:	4313      	orrs	r3, r2
 8004928:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800492a:	687b      	ldr	r3, [r7, #4]
 800492c:	681b      	ldr	r3, [r3, #0]
 800492e:	f003 0301 	and.w	r3, r3, #1
 8004932:	2b00      	cmp	r3, #0
 8004934:	d044      	beq.n	80049c0 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004936:	687b      	ldr	r3, [r7, #4]
 8004938:	685b      	ldr	r3, [r3, #4]
 800493a:	2b01      	cmp	r3, #1
 800493c:	d107      	bne.n	800494e <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800493e:	4b47      	ldr	r3, [pc, #284]	; (8004a5c <HAL_RCC_ClockConfig+0x1bc>)
 8004940:	681b      	ldr	r3, [r3, #0]
 8004942:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004946:	2b00      	cmp	r3, #0
 8004948:	d119      	bne.n	800497e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800494a:	2301      	movs	r3, #1
 800494c:	e07f      	b.n	8004a4e <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800494e:	687b      	ldr	r3, [r7, #4]
 8004950:	685b      	ldr	r3, [r3, #4]
 8004952:	2b02      	cmp	r3, #2
 8004954:	d003      	beq.n	800495e <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8004956:	687b      	ldr	r3, [r7, #4]
 8004958:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800495a:	2b03      	cmp	r3, #3
 800495c:	d107      	bne.n	800496e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800495e:	4b3f      	ldr	r3, [pc, #252]	; (8004a5c <HAL_RCC_ClockConfig+0x1bc>)
 8004960:	681b      	ldr	r3, [r3, #0]
 8004962:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004966:	2b00      	cmp	r3, #0
 8004968:	d109      	bne.n	800497e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800496a:	2301      	movs	r3, #1
 800496c:	e06f      	b.n	8004a4e <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800496e:	4b3b      	ldr	r3, [pc, #236]	; (8004a5c <HAL_RCC_ClockConfig+0x1bc>)
 8004970:	681b      	ldr	r3, [r3, #0]
 8004972:	f003 0302 	and.w	r3, r3, #2
 8004976:	2b00      	cmp	r3, #0
 8004978:	d101      	bne.n	800497e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800497a:	2301      	movs	r3, #1
 800497c:	e067      	b.n	8004a4e <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800497e:	4b37      	ldr	r3, [pc, #220]	; (8004a5c <HAL_RCC_ClockConfig+0x1bc>)
 8004980:	689b      	ldr	r3, [r3, #8]
 8004982:	f023 0203 	bic.w	r2, r3, #3
 8004986:	687b      	ldr	r3, [r7, #4]
 8004988:	685b      	ldr	r3, [r3, #4]
 800498a:	4934      	ldr	r1, [pc, #208]	; (8004a5c <HAL_RCC_ClockConfig+0x1bc>)
 800498c:	4313      	orrs	r3, r2
 800498e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004990:	f7fe f900 	bl	8002b94 <HAL_GetTick>
 8004994:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004996:	e00a      	b.n	80049ae <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004998:	f7fe f8fc 	bl	8002b94 <HAL_GetTick>
 800499c:	4602      	mov	r2, r0
 800499e:	68fb      	ldr	r3, [r7, #12]
 80049a0:	1ad3      	subs	r3, r2, r3
 80049a2:	f241 3288 	movw	r2, #5000	; 0x1388
 80049a6:	4293      	cmp	r3, r2
 80049a8:	d901      	bls.n	80049ae <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80049aa:	2303      	movs	r3, #3
 80049ac:	e04f      	b.n	8004a4e <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80049ae:	4b2b      	ldr	r3, [pc, #172]	; (8004a5c <HAL_RCC_ClockConfig+0x1bc>)
 80049b0:	689b      	ldr	r3, [r3, #8]
 80049b2:	f003 020c 	and.w	r2, r3, #12
 80049b6:	687b      	ldr	r3, [r7, #4]
 80049b8:	685b      	ldr	r3, [r3, #4]
 80049ba:	009b      	lsls	r3, r3, #2
 80049bc:	429a      	cmp	r2, r3
 80049be:	d1eb      	bne.n	8004998 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80049c0:	4b25      	ldr	r3, [pc, #148]	; (8004a58 <HAL_RCC_ClockConfig+0x1b8>)
 80049c2:	681b      	ldr	r3, [r3, #0]
 80049c4:	f003 030f 	and.w	r3, r3, #15
 80049c8:	683a      	ldr	r2, [r7, #0]
 80049ca:	429a      	cmp	r2, r3
 80049cc:	d20c      	bcs.n	80049e8 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80049ce:	4b22      	ldr	r3, [pc, #136]	; (8004a58 <HAL_RCC_ClockConfig+0x1b8>)
 80049d0:	683a      	ldr	r2, [r7, #0]
 80049d2:	b2d2      	uxtb	r2, r2
 80049d4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80049d6:	4b20      	ldr	r3, [pc, #128]	; (8004a58 <HAL_RCC_ClockConfig+0x1b8>)
 80049d8:	681b      	ldr	r3, [r3, #0]
 80049da:	f003 030f 	and.w	r3, r3, #15
 80049de:	683a      	ldr	r2, [r7, #0]
 80049e0:	429a      	cmp	r2, r3
 80049e2:	d001      	beq.n	80049e8 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80049e4:	2301      	movs	r3, #1
 80049e6:	e032      	b.n	8004a4e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80049e8:	687b      	ldr	r3, [r7, #4]
 80049ea:	681b      	ldr	r3, [r3, #0]
 80049ec:	f003 0304 	and.w	r3, r3, #4
 80049f0:	2b00      	cmp	r3, #0
 80049f2:	d008      	beq.n	8004a06 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80049f4:	4b19      	ldr	r3, [pc, #100]	; (8004a5c <HAL_RCC_ClockConfig+0x1bc>)
 80049f6:	689b      	ldr	r3, [r3, #8]
 80049f8:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 80049fc:	687b      	ldr	r3, [r7, #4]
 80049fe:	68db      	ldr	r3, [r3, #12]
 8004a00:	4916      	ldr	r1, [pc, #88]	; (8004a5c <HAL_RCC_ClockConfig+0x1bc>)
 8004a02:	4313      	orrs	r3, r2
 8004a04:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004a06:	687b      	ldr	r3, [r7, #4]
 8004a08:	681b      	ldr	r3, [r3, #0]
 8004a0a:	f003 0308 	and.w	r3, r3, #8
 8004a0e:	2b00      	cmp	r3, #0
 8004a10:	d009      	beq.n	8004a26 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004a12:	4b12      	ldr	r3, [pc, #72]	; (8004a5c <HAL_RCC_ClockConfig+0x1bc>)
 8004a14:	689b      	ldr	r3, [r3, #8]
 8004a16:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8004a1a:	687b      	ldr	r3, [r7, #4]
 8004a1c:	691b      	ldr	r3, [r3, #16]
 8004a1e:	00db      	lsls	r3, r3, #3
 8004a20:	490e      	ldr	r1, [pc, #56]	; (8004a5c <HAL_RCC_ClockConfig+0x1bc>)
 8004a22:	4313      	orrs	r3, r2
 8004a24:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8004a26:	f000 f821 	bl	8004a6c <HAL_RCC_GetSysClockFreq>
 8004a2a:	4601      	mov	r1, r0
 8004a2c:	4b0b      	ldr	r3, [pc, #44]	; (8004a5c <HAL_RCC_ClockConfig+0x1bc>)
 8004a2e:	689b      	ldr	r3, [r3, #8]
 8004a30:	091b      	lsrs	r3, r3, #4
 8004a32:	f003 030f 	and.w	r3, r3, #15
 8004a36:	4a0a      	ldr	r2, [pc, #40]	; (8004a60 <HAL_RCC_ClockConfig+0x1c0>)
 8004a38:	5cd3      	ldrb	r3, [r2, r3]
 8004a3a:	fa21 f303 	lsr.w	r3, r1, r3
 8004a3e:	4a09      	ldr	r2, [pc, #36]	; (8004a64 <HAL_RCC_ClockConfig+0x1c4>)
 8004a40:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8004a42:	4b09      	ldr	r3, [pc, #36]	; (8004a68 <HAL_RCC_ClockConfig+0x1c8>)
 8004a44:	681b      	ldr	r3, [r3, #0]
 8004a46:	4618      	mov	r0, r3
 8004a48:	f7fe f860 	bl	8002b0c <HAL_InitTick>

  return HAL_OK;
 8004a4c:	2300      	movs	r3, #0
}
 8004a4e:	4618      	mov	r0, r3
 8004a50:	3710      	adds	r7, #16
 8004a52:	46bd      	mov	sp, r7
 8004a54:	bd80      	pop	{r7, pc}
 8004a56:	bf00      	nop
 8004a58:	40023c00 	.word	0x40023c00
 8004a5c:	40023800 	.word	0x40023800
 8004a60:	0800c464 	.word	0x0800c464
 8004a64:	2000001c 	.word	0x2000001c
 8004a68:	20000028 	.word	0x20000028

08004a6c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004a6c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004a6e:	b085      	sub	sp, #20
 8004a70:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8004a72:	2300      	movs	r3, #0
 8004a74:	607b      	str	r3, [r7, #4]
 8004a76:	2300      	movs	r3, #0
 8004a78:	60fb      	str	r3, [r7, #12]
 8004a7a:	2300      	movs	r3, #0
 8004a7c:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 8004a7e:	2300      	movs	r3, #0
 8004a80:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004a82:	4b50      	ldr	r3, [pc, #320]	; (8004bc4 <HAL_RCC_GetSysClockFreq+0x158>)
 8004a84:	689b      	ldr	r3, [r3, #8]
 8004a86:	f003 030c 	and.w	r3, r3, #12
 8004a8a:	2b04      	cmp	r3, #4
 8004a8c:	d007      	beq.n	8004a9e <HAL_RCC_GetSysClockFreq+0x32>
 8004a8e:	2b08      	cmp	r3, #8
 8004a90:	d008      	beq.n	8004aa4 <HAL_RCC_GetSysClockFreq+0x38>
 8004a92:	2b00      	cmp	r3, #0
 8004a94:	f040 808d 	bne.w	8004bb2 <HAL_RCC_GetSysClockFreq+0x146>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8004a98:	4b4b      	ldr	r3, [pc, #300]	; (8004bc8 <HAL_RCC_GetSysClockFreq+0x15c>)
 8004a9a:	60bb      	str	r3, [r7, #8]
       break;
 8004a9c:	e08c      	b.n	8004bb8 <HAL_RCC_GetSysClockFreq+0x14c>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8004a9e:	4b4b      	ldr	r3, [pc, #300]	; (8004bcc <HAL_RCC_GetSysClockFreq+0x160>)
 8004aa0:	60bb      	str	r3, [r7, #8]
      break;
 8004aa2:	e089      	b.n	8004bb8 <HAL_RCC_GetSysClockFreq+0x14c>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8004aa4:	4b47      	ldr	r3, [pc, #284]	; (8004bc4 <HAL_RCC_GetSysClockFreq+0x158>)
 8004aa6:	685b      	ldr	r3, [r3, #4]
 8004aa8:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8004aac:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8004aae:	4b45      	ldr	r3, [pc, #276]	; (8004bc4 <HAL_RCC_GetSysClockFreq+0x158>)
 8004ab0:	685b      	ldr	r3, [r3, #4]
 8004ab2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004ab6:	2b00      	cmp	r3, #0
 8004ab8:	d023      	beq.n	8004b02 <HAL_RCC_GetSysClockFreq+0x96>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004aba:	4b42      	ldr	r3, [pc, #264]	; (8004bc4 <HAL_RCC_GetSysClockFreq+0x158>)
 8004abc:	685b      	ldr	r3, [r3, #4]
 8004abe:	099b      	lsrs	r3, r3, #6
 8004ac0:	f04f 0400 	mov.w	r4, #0
 8004ac4:	f240 11ff 	movw	r1, #511	; 0x1ff
 8004ac8:	f04f 0200 	mov.w	r2, #0
 8004acc:	ea03 0501 	and.w	r5, r3, r1
 8004ad0:	ea04 0602 	and.w	r6, r4, r2
 8004ad4:	4a3d      	ldr	r2, [pc, #244]	; (8004bcc <HAL_RCC_GetSysClockFreq+0x160>)
 8004ad6:	fb02 f106 	mul.w	r1, r2, r6
 8004ada:	2200      	movs	r2, #0
 8004adc:	fb02 f205 	mul.w	r2, r2, r5
 8004ae0:	440a      	add	r2, r1
 8004ae2:	493a      	ldr	r1, [pc, #232]	; (8004bcc <HAL_RCC_GetSysClockFreq+0x160>)
 8004ae4:	fba5 0101 	umull	r0, r1, r5, r1
 8004ae8:	1853      	adds	r3, r2, r1
 8004aea:	4619      	mov	r1, r3
 8004aec:	687b      	ldr	r3, [r7, #4]
 8004aee:	f04f 0400 	mov.w	r4, #0
 8004af2:	461a      	mov	r2, r3
 8004af4:	4623      	mov	r3, r4
 8004af6:	f7fb fbeb 	bl	80002d0 <__aeabi_uldivmod>
 8004afa:	4603      	mov	r3, r0
 8004afc:	460c      	mov	r4, r1
 8004afe:	60fb      	str	r3, [r7, #12]
 8004b00:	e049      	b.n	8004b96 <HAL_RCC_GetSysClockFreq+0x12a>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004b02:	4b30      	ldr	r3, [pc, #192]	; (8004bc4 <HAL_RCC_GetSysClockFreq+0x158>)
 8004b04:	685b      	ldr	r3, [r3, #4]
 8004b06:	099b      	lsrs	r3, r3, #6
 8004b08:	f04f 0400 	mov.w	r4, #0
 8004b0c:	f240 11ff 	movw	r1, #511	; 0x1ff
 8004b10:	f04f 0200 	mov.w	r2, #0
 8004b14:	ea03 0501 	and.w	r5, r3, r1
 8004b18:	ea04 0602 	and.w	r6, r4, r2
 8004b1c:	4629      	mov	r1, r5
 8004b1e:	4632      	mov	r2, r6
 8004b20:	f04f 0300 	mov.w	r3, #0
 8004b24:	f04f 0400 	mov.w	r4, #0
 8004b28:	0154      	lsls	r4, r2, #5
 8004b2a:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8004b2e:	014b      	lsls	r3, r1, #5
 8004b30:	4619      	mov	r1, r3
 8004b32:	4622      	mov	r2, r4
 8004b34:	1b49      	subs	r1, r1, r5
 8004b36:	eb62 0206 	sbc.w	r2, r2, r6
 8004b3a:	f04f 0300 	mov.w	r3, #0
 8004b3e:	f04f 0400 	mov.w	r4, #0
 8004b42:	0194      	lsls	r4, r2, #6
 8004b44:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8004b48:	018b      	lsls	r3, r1, #6
 8004b4a:	1a5b      	subs	r3, r3, r1
 8004b4c:	eb64 0402 	sbc.w	r4, r4, r2
 8004b50:	f04f 0100 	mov.w	r1, #0
 8004b54:	f04f 0200 	mov.w	r2, #0
 8004b58:	00e2      	lsls	r2, r4, #3
 8004b5a:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 8004b5e:	00d9      	lsls	r1, r3, #3
 8004b60:	460b      	mov	r3, r1
 8004b62:	4614      	mov	r4, r2
 8004b64:	195b      	adds	r3, r3, r5
 8004b66:	eb44 0406 	adc.w	r4, r4, r6
 8004b6a:	f04f 0100 	mov.w	r1, #0
 8004b6e:	f04f 0200 	mov.w	r2, #0
 8004b72:	02a2      	lsls	r2, r4, #10
 8004b74:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 8004b78:	0299      	lsls	r1, r3, #10
 8004b7a:	460b      	mov	r3, r1
 8004b7c:	4614      	mov	r4, r2
 8004b7e:	4618      	mov	r0, r3
 8004b80:	4621      	mov	r1, r4
 8004b82:	687b      	ldr	r3, [r7, #4]
 8004b84:	f04f 0400 	mov.w	r4, #0
 8004b88:	461a      	mov	r2, r3
 8004b8a:	4623      	mov	r3, r4
 8004b8c:	f7fb fba0 	bl	80002d0 <__aeabi_uldivmod>
 8004b90:	4603      	mov	r3, r0
 8004b92:	460c      	mov	r4, r1
 8004b94:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8004b96:	4b0b      	ldr	r3, [pc, #44]	; (8004bc4 <HAL_RCC_GetSysClockFreq+0x158>)
 8004b98:	685b      	ldr	r3, [r3, #4]
 8004b9a:	0c1b      	lsrs	r3, r3, #16
 8004b9c:	f003 0303 	and.w	r3, r3, #3
 8004ba0:	3301      	adds	r3, #1
 8004ba2:	005b      	lsls	r3, r3, #1
 8004ba4:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 8004ba6:	68fa      	ldr	r2, [r7, #12]
 8004ba8:	683b      	ldr	r3, [r7, #0]
 8004baa:	fbb2 f3f3 	udiv	r3, r2, r3
 8004bae:	60bb      	str	r3, [r7, #8]
      break;
 8004bb0:	e002      	b.n	8004bb8 <HAL_RCC_GetSysClockFreq+0x14c>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8004bb2:	4b05      	ldr	r3, [pc, #20]	; (8004bc8 <HAL_RCC_GetSysClockFreq+0x15c>)
 8004bb4:	60bb      	str	r3, [r7, #8]
      break;
 8004bb6:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004bb8:	68bb      	ldr	r3, [r7, #8]
}
 8004bba:	4618      	mov	r0, r3
 8004bbc:	3714      	adds	r7, #20
 8004bbe:	46bd      	mov	sp, r7
 8004bc0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004bc2:	bf00      	nop
 8004bc4:	40023800 	.word	0x40023800
 8004bc8:	00f42400 	.word	0x00f42400
 8004bcc:	017d7840 	.word	0x017d7840

08004bd0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004bd0:	b480      	push	{r7}
 8004bd2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004bd4:	4b03      	ldr	r3, [pc, #12]	; (8004be4 <HAL_RCC_GetHCLKFreq+0x14>)
 8004bd6:	681b      	ldr	r3, [r3, #0]
}
 8004bd8:	4618      	mov	r0, r3
 8004bda:	46bd      	mov	sp, r7
 8004bdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004be0:	4770      	bx	lr
 8004be2:	bf00      	nop
 8004be4:	2000001c 	.word	0x2000001c

08004be8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004be8:	b580      	push	{r7, lr}
 8004bea:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8004bec:	f7ff fff0 	bl	8004bd0 <HAL_RCC_GetHCLKFreq>
 8004bf0:	4601      	mov	r1, r0
 8004bf2:	4b05      	ldr	r3, [pc, #20]	; (8004c08 <HAL_RCC_GetPCLK1Freq+0x20>)
 8004bf4:	689b      	ldr	r3, [r3, #8]
 8004bf6:	0a9b      	lsrs	r3, r3, #10
 8004bf8:	f003 0307 	and.w	r3, r3, #7
 8004bfc:	4a03      	ldr	r2, [pc, #12]	; (8004c0c <HAL_RCC_GetPCLK1Freq+0x24>)
 8004bfe:	5cd3      	ldrb	r3, [r2, r3]
 8004c00:	fa21 f303 	lsr.w	r3, r1, r3
}
 8004c04:	4618      	mov	r0, r3
 8004c06:	bd80      	pop	{r7, pc}
 8004c08:	40023800 	.word	0x40023800
 8004c0c:	0800c474 	.word	0x0800c474

08004c10 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004c10:	b580      	push	{r7, lr}
 8004c12:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8004c14:	f7ff ffdc 	bl	8004bd0 <HAL_RCC_GetHCLKFreq>
 8004c18:	4601      	mov	r1, r0
 8004c1a:	4b05      	ldr	r3, [pc, #20]	; (8004c30 <HAL_RCC_GetPCLK2Freq+0x20>)
 8004c1c:	689b      	ldr	r3, [r3, #8]
 8004c1e:	0b5b      	lsrs	r3, r3, #13
 8004c20:	f003 0307 	and.w	r3, r3, #7
 8004c24:	4a03      	ldr	r2, [pc, #12]	; (8004c34 <HAL_RCC_GetPCLK2Freq+0x24>)
 8004c26:	5cd3      	ldrb	r3, [r2, r3]
 8004c28:	fa21 f303 	lsr.w	r3, r1, r3
}
 8004c2c:	4618      	mov	r0, r3
 8004c2e:	bd80      	pop	{r7, pc}
 8004c30:	40023800 	.word	0x40023800
 8004c34:	0800c474 	.word	0x0800c474

08004c38 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004c38:	b580      	push	{r7, lr}
 8004c3a:	b088      	sub	sp, #32
 8004c3c:	af00      	add	r7, sp, #0
 8004c3e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8004c40:	2300      	movs	r3, #0
 8004c42:	61bb      	str	r3, [r7, #24]
  uint32_t tmpreg1 = 0U;
 8004c44:	2300      	movs	r3, #0
 8004c46:	617b      	str	r3, [r7, #20]
#if defined(STM32F413xx) || defined(STM32F423xx)
  uint32_t plli2sq = 0U;
 8004c48:	2300      	movs	r3, #0
 8004c4a:	613b      	str	r3, [r7, #16]
#endif /* STM32F413xx || STM32F423xx */
  uint32_t plli2sused = 0U;
 8004c4c:	2300      	movs	r3, #0
 8004c4e:	61fb      	str	r3, [r7, #28]

  /* Check the peripheral clock selection parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S APB1 configuration ---------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB1) == (RCC_PERIPHCLK_I2S_APB1))
 8004c50:	687b      	ldr	r3, [r7, #4]
 8004c52:	681b      	ldr	r3, [r3, #0]
 8004c54:	f003 0301 	and.w	r3, r3, #1
 8004c58:	2b00      	cmp	r3, #0
 8004c5a:	d010      	beq.n	8004c7e <HAL_RCCEx_PeriphCLKConfig+0x46>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SAPB1CLKSOURCE(PeriphClkInit->I2sApb1ClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_APB1_CONFIG(PeriphClkInit->I2sApb1ClockSelection);
 8004c5c:	4b7a      	ldr	r3, [pc, #488]	; (8004e48 <HAL_RCCEx_PeriphCLKConfig+0x210>)
 8004c5e:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8004c62:	f023 62c0 	bic.w	r2, r3, #100663296	; 0x6000000
 8004c66:	687b      	ldr	r3, [r7, #4]
 8004c68:	69db      	ldr	r3, [r3, #28]
 8004c6a:	4977      	ldr	r1, [pc, #476]	; (8004e48 <HAL_RCCEx_PeriphCLKConfig+0x210>)
 8004c6c:	4313      	orrs	r3, r2
 8004c6e:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sApb1ClockSelection == RCC_I2SAPB1CLKSOURCE_PLLI2S)
 8004c72:	687b      	ldr	r3, [r7, #4]
 8004c74:	69db      	ldr	r3, [r3, #28]
 8004c76:	2b00      	cmp	r3, #0
 8004c78:	d101      	bne.n	8004c7e <HAL_RCCEx_PeriphCLKConfig+0x46>
    {
      plli2sused = 1U;
 8004c7a:	2301      	movs	r3, #1
 8004c7c:	61fb      	str	r3, [r7, #28]
    }
  }
  /*--------------------------------------------------------------------------*/

  /*----------------------------------- I2S APB2 configuration ---------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB2) == (RCC_PERIPHCLK_I2S_APB2))
 8004c7e:	687b      	ldr	r3, [r7, #4]
 8004c80:	681b      	ldr	r3, [r3, #0]
 8004c82:	f003 0302 	and.w	r3, r3, #2
 8004c86:	2b00      	cmp	r3, #0
 8004c88:	d010      	beq.n	8004cac <HAL_RCCEx_PeriphCLKConfig+0x74>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SAPB2CLKSOURCE(PeriphClkInit->I2sApb2ClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_APB2_CONFIG(PeriphClkInit->I2sApb2ClockSelection);
 8004c8a:	4b6f      	ldr	r3, [pc, #444]	; (8004e48 <HAL_RCCEx_PeriphCLKConfig+0x210>)
 8004c8c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8004c90:	f023 52c0 	bic.w	r2, r3, #402653184	; 0x18000000
 8004c94:	687b      	ldr	r3, [r7, #4]
 8004c96:	6a1b      	ldr	r3, [r3, #32]
 8004c98:	496b      	ldr	r1, [pc, #428]	; (8004e48 <HAL_RCCEx_PeriphCLKConfig+0x210>)
 8004c9a:	4313      	orrs	r3, r2
 8004c9c:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sApb2ClockSelection == RCC_I2SAPB2CLKSOURCE_PLLI2S)
 8004ca0:	687b      	ldr	r3, [r7, #4]
 8004ca2:	6a1b      	ldr	r3, [r3, #32]
 8004ca4:	2b00      	cmp	r3, #0
 8004ca6:	d101      	bne.n	8004cac <HAL_RCCEx_PeriphCLKConfig+0x74>
    {
      plli2sused = 1U;
 8004ca8:	2301      	movs	r3, #1
 8004caa:	61fb      	str	r3, [r7, #28]
  }
  /*--------------------------------------------------------------------------*/

#if defined(STM32F413xx) || defined(STM32F423xx)
  /*----------------------- SAI1 Block A configuration -----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAIA) == (RCC_PERIPHCLK_SAIA))
 8004cac:	687b      	ldr	r3, [r7, #4]
 8004cae:	681b      	ldr	r3, [r3, #0]
 8004cb0:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8004cb4:	2b00      	cmp	r3, #0
 8004cb6:	d022      	beq.n	8004cfe <HAL_RCCEx_PeriphCLKConfig+0xc6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAIACLKSOURCE(PeriphClkInit->SaiAClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI_BLOCKACLKSOURCE_CONFIG(PeriphClkInit->SaiAClockSelection);
 8004cb8:	4b63      	ldr	r3, [pc, #396]	; (8004e48 <HAL_RCCEx_PeriphCLKConfig+0x210>)
 8004cba:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8004cbe:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8004cc2:	687b      	ldr	r3, [r7, #4]
 8004cc4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004cc6:	4960      	ldr	r1, [pc, #384]	; (8004e48 <HAL_RCCEx_PeriphCLKConfig+0x210>)
 8004cc8:	4313      	orrs	r3, r2
 8004cca:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->SaiAClockSelection == RCC_SAIACLKSOURCE_PLLI2SR)
 8004cce:	687b      	ldr	r3, [r7, #4]
 8004cd0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004cd2:	2b00      	cmp	r3, #0
 8004cd4:	d101      	bne.n	8004cda <HAL_RCCEx_PeriphCLKConfig+0xa2>
    {
      plli2sused = 1U;
 8004cd6:	2301      	movs	r3, #1
 8004cd8:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->SaiAClockSelection == RCC_SAIACLKSOURCE_PLLR)
 8004cda:	687b      	ldr	r3, [r7, #4]
 8004cdc:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004cde:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8004ce2:	d10c      	bne.n	8004cfe <HAL_RCCEx_PeriphCLKConfig+0xc6>
    {
      /* Check for PLL/DIVR parameters */
      assert_param(IS_RCC_PLL_DIVR_VALUE(PeriphClkInit->PLLDivR));

      /* SAI_CLK_x = SAI_CLK(first level)/PLLDIVR */
      __HAL_RCC_PLL_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLDivR);
 8004ce4:	4b58      	ldr	r3, [pc, #352]	; (8004e48 <HAL_RCCEx_PeriphCLKConfig+0x210>)
 8004ce6:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8004cea:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 8004cee:	687b      	ldr	r3, [r7, #4]
 8004cf0:	695b      	ldr	r3, [r3, #20]
 8004cf2:	3b01      	subs	r3, #1
 8004cf4:	021b      	lsls	r3, r3, #8
 8004cf6:	4954      	ldr	r1, [pc, #336]	; (8004e48 <HAL_RCCEx_PeriphCLKConfig+0x210>)
 8004cf8:	4313      	orrs	r3, r2
 8004cfa:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------- SAI1 Block B configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAIB) == (RCC_PERIPHCLK_SAIB))
 8004cfe:	687b      	ldr	r3, [r7, #4]
 8004d00:	681b      	ldr	r3, [r3, #0]
 8004d02:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004d06:	2b00      	cmp	r3, #0
 8004d08:	d022      	beq.n	8004d50 <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAIBCLKSOURCE(PeriphClkInit->SaiBClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI_BLOCKBCLKSOURCE_CONFIG(PeriphClkInit->SaiBClockSelection);
 8004d0a:	4b4f      	ldr	r3, [pc, #316]	; (8004e48 <HAL_RCCEx_PeriphCLKConfig+0x210>)
 8004d0c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8004d10:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8004d14:	687b      	ldr	r3, [r7, #4]
 8004d16:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004d18:	494b      	ldr	r1, [pc, #300]	; (8004e48 <HAL_RCCEx_PeriphCLKConfig+0x210>)
 8004d1a:	4313      	orrs	r3, r2
 8004d1c:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->SaiBClockSelection == RCC_SAIBCLKSOURCE_PLLI2SR)
 8004d20:	687b      	ldr	r3, [r7, #4]
 8004d22:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004d24:	2b00      	cmp	r3, #0
 8004d26:	d101      	bne.n	8004d2c <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      plli2sused = 1U;
 8004d28:	2301      	movs	r3, #1
 8004d2a:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->SaiBClockSelection == RCC_SAIBCLKSOURCE_PLLR)
 8004d2c:	687b      	ldr	r3, [r7, #4]
 8004d2e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004d30:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8004d34:	d10c      	bne.n	8004d50 <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      /* Check for PLL/DIVR parameters */
      assert_param(IS_RCC_PLL_DIVR_VALUE(PeriphClkInit->PLLDivR));

      /* SAI_CLK_x = SAI_CLK(first level)/PLLDIVR */
      __HAL_RCC_PLL_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLDivR);
 8004d36:	4b44      	ldr	r3, [pc, #272]	; (8004e48 <HAL_RCCEx_PeriphCLKConfig+0x210>)
 8004d38:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8004d3c:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 8004d40:	687b      	ldr	r3, [r7, #4]
 8004d42:	695b      	ldr	r3, [r3, #20]
 8004d44:	3b01      	subs	r3, #1
 8004d46:	021b      	lsls	r3, r3, #8
 8004d48:	493f      	ldr	r1, [pc, #252]	; (8004e48 <HAL_RCCEx_PeriphCLKConfig+0x210>)
 8004d4a:	4313      	orrs	r3, r2
 8004d4c:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }
  /*--------------------------------------------------------------------------*/
#endif /* STM32F413xx || STM32F423xx */

  /*------------------------------------ RTC configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8004d50:	687b      	ldr	r3, [r7, #4]
 8004d52:	681b      	ldr	r3, [r3, #0]
 8004d54:	f003 0308 	and.w	r3, r3, #8
 8004d58:	2b00      	cmp	r3, #0
 8004d5a:	f000 808a 	beq.w	8004e72 <HAL_RCCEx_PeriphCLKConfig+0x23a>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8004d5e:	2300      	movs	r3, #0
 8004d60:	60fb      	str	r3, [r7, #12]
 8004d62:	4b39      	ldr	r3, [pc, #228]	; (8004e48 <HAL_RCCEx_PeriphCLKConfig+0x210>)
 8004d64:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004d66:	4a38      	ldr	r2, [pc, #224]	; (8004e48 <HAL_RCCEx_PeriphCLKConfig+0x210>)
 8004d68:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004d6c:	6413      	str	r3, [r2, #64]	; 0x40
 8004d6e:	4b36      	ldr	r3, [pc, #216]	; (8004e48 <HAL_RCCEx_PeriphCLKConfig+0x210>)
 8004d70:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004d72:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004d76:	60fb      	str	r3, [r7, #12]
 8004d78:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 8004d7a:	4b34      	ldr	r3, [pc, #208]	; (8004e4c <HAL_RCCEx_PeriphCLKConfig+0x214>)
 8004d7c:	681b      	ldr	r3, [r3, #0]
 8004d7e:	4a33      	ldr	r2, [pc, #204]	; (8004e4c <HAL_RCCEx_PeriphCLKConfig+0x214>)
 8004d80:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004d84:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8004d86:	f7fd ff05 	bl	8002b94 <HAL_GetTick>
 8004d8a:	61b8      	str	r0, [r7, #24]

    while((PWR->CR & PWR_CR_DBP) == RESET)
 8004d8c:	e008      	b.n	8004da0 <HAL_RCCEx_PeriphCLKConfig+0x168>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 8004d8e:	f7fd ff01 	bl	8002b94 <HAL_GetTick>
 8004d92:	4602      	mov	r2, r0
 8004d94:	69bb      	ldr	r3, [r7, #24]
 8004d96:	1ad3      	subs	r3, r2, r3
 8004d98:	2b02      	cmp	r3, #2
 8004d9a:	d901      	bls.n	8004da0 <HAL_RCCEx_PeriphCLKConfig+0x168>
      {
        return HAL_TIMEOUT;
 8004d9c:	2303      	movs	r3, #3
 8004d9e:	e1d1      	b.n	8005144 <HAL_RCCEx_PeriphCLKConfig+0x50c>
    while((PWR->CR & PWR_CR_DBP) == RESET)
 8004da0:	4b2a      	ldr	r3, [pc, #168]	; (8004e4c <HAL_RCCEx_PeriphCLKConfig+0x214>)
 8004da2:	681b      	ldr	r3, [r3, #0]
 8004da4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004da8:	2b00      	cmp	r3, #0
 8004daa:	d0f0      	beq.n	8004d8e <HAL_RCCEx_PeriphCLKConfig+0x156>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8004dac:	4b26      	ldr	r3, [pc, #152]	; (8004e48 <HAL_RCCEx_PeriphCLKConfig+0x210>)
 8004dae:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004db0:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004db4:	617b      	str	r3, [r7, #20]
    if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8004db6:	697b      	ldr	r3, [r7, #20]
 8004db8:	2b00      	cmp	r3, #0
 8004dba:	d02f      	beq.n	8004e1c <HAL_RCCEx_PeriphCLKConfig+0x1e4>
 8004dbc:	687b      	ldr	r3, [r7, #4]
 8004dbe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004dc0:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004dc4:	697a      	ldr	r2, [r7, #20]
 8004dc6:	429a      	cmp	r2, r3
 8004dc8:	d028      	beq.n	8004e1c <HAL_RCCEx_PeriphCLKConfig+0x1e4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8004dca:	4b1f      	ldr	r3, [pc, #124]	; (8004e48 <HAL_RCCEx_PeriphCLKConfig+0x210>)
 8004dcc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004dce:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004dd2:	617b      	str	r3, [r7, #20]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8004dd4:	4b1e      	ldr	r3, [pc, #120]	; (8004e50 <HAL_RCCEx_PeriphCLKConfig+0x218>)
 8004dd6:	2201      	movs	r2, #1
 8004dd8:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8004dda:	4b1d      	ldr	r3, [pc, #116]	; (8004e50 <HAL_RCCEx_PeriphCLKConfig+0x218>)
 8004ddc:	2200      	movs	r2, #0
 8004dde:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 8004de0:	4a19      	ldr	r2, [pc, #100]	; (8004e48 <HAL_RCCEx_PeriphCLKConfig+0x210>)
 8004de2:	697b      	ldr	r3, [r7, #20]
 8004de4:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8004de6:	4b18      	ldr	r3, [pc, #96]	; (8004e48 <HAL_RCCEx_PeriphCLKConfig+0x210>)
 8004de8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004dea:	f003 0301 	and.w	r3, r3, #1
 8004dee:	2b01      	cmp	r3, #1
 8004df0:	d114      	bne.n	8004e1c <HAL_RCCEx_PeriphCLKConfig+0x1e4>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 8004df2:	f7fd fecf 	bl	8002b94 <HAL_GetTick>
 8004df6:	61b8      	str	r0, [r7, #24]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004df8:	e00a      	b.n	8004e10 <HAL_RCCEx_PeriphCLKConfig+0x1d8>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004dfa:	f7fd fecb 	bl	8002b94 <HAL_GetTick>
 8004dfe:	4602      	mov	r2, r0
 8004e00:	69bb      	ldr	r3, [r7, #24]
 8004e02:	1ad3      	subs	r3, r2, r3
 8004e04:	f241 3288 	movw	r2, #5000	; 0x1388
 8004e08:	4293      	cmp	r3, r2
 8004e0a:	d901      	bls.n	8004e10 <HAL_RCCEx_PeriphCLKConfig+0x1d8>
          {
            return HAL_TIMEOUT;
 8004e0c:	2303      	movs	r3, #3
 8004e0e:	e199      	b.n	8005144 <HAL_RCCEx_PeriphCLKConfig+0x50c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004e10:	4b0d      	ldr	r3, [pc, #52]	; (8004e48 <HAL_RCCEx_PeriphCLKConfig+0x210>)
 8004e12:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004e14:	f003 0302 	and.w	r3, r3, #2
 8004e18:	2b00      	cmp	r3, #0
 8004e1a:	d0ee      	beq.n	8004dfa <HAL_RCCEx_PeriphCLKConfig+0x1c2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004e1c:	687b      	ldr	r3, [r7, #4]
 8004e1e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004e20:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004e24:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8004e28:	d114      	bne.n	8004e54 <HAL_RCCEx_PeriphCLKConfig+0x21c>
 8004e2a:	4b07      	ldr	r3, [pc, #28]	; (8004e48 <HAL_RCCEx_PeriphCLKConfig+0x210>)
 8004e2c:	689b      	ldr	r3, [r3, #8]
 8004e2e:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 8004e32:	687b      	ldr	r3, [r7, #4]
 8004e34:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004e36:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 8004e3a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004e3e:	4902      	ldr	r1, [pc, #8]	; (8004e48 <HAL_RCCEx_PeriphCLKConfig+0x210>)
 8004e40:	4313      	orrs	r3, r2
 8004e42:	608b      	str	r3, [r1, #8]
 8004e44:	e00c      	b.n	8004e60 <HAL_RCCEx_PeriphCLKConfig+0x228>
 8004e46:	bf00      	nop
 8004e48:	40023800 	.word	0x40023800
 8004e4c:	40007000 	.word	0x40007000
 8004e50:	42470e40 	.word	0x42470e40
 8004e54:	4b89      	ldr	r3, [pc, #548]	; (800507c <HAL_RCCEx_PeriphCLKConfig+0x444>)
 8004e56:	689b      	ldr	r3, [r3, #8]
 8004e58:	4a88      	ldr	r2, [pc, #544]	; (800507c <HAL_RCCEx_PeriphCLKConfig+0x444>)
 8004e5a:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 8004e5e:	6093      	str	r3, [r2, #8]
 8004e60:	4b86      	ldr	r3, [pc, #536]	; (800507c <HAL_RCCEx_PeriphCLKConfig+0x444>)
 8004e62:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8004e64:	687b      	ldr	r3, [r7, #4]
 8004e66:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004e68:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004e6c:	4983      	ldr	r1, [pc, #524]	; (800507c <HAL_RCCEx_PeriphCLKConfig+0x444>)
 8004e6e:	4313      	orrs	r3, r2
 8004e70:	670b      	str	r3, [r1, #112]	; 0x70
  }
  /*--------------------------------------------------------------------------*/

  /*------------------------------------ TIM configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8004e72:	687b      	ldr	r3, [r7, #4]
 8004e74:	681b      	ldr	r3, [r3, #0]
 8004e76:	f003 0304 	and.w	r3, r3, #4
 8004e7a:	2b00      	cmp	r3, #0
 8004e7c:	d004      	beq.n	8004e88 <HAL_RCCEx_PeriphCLKConfig+0x250>
  {
    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8004e7e:	687b      	ldr	r3, [r7, #4]
 8004e80:	f893 2054 	ldrb.w	r2, [r3, #84]	; 0x54
 8004e84:	4b7e      	ldr	r3, [pc, #504]	; (8005080 <HAL_RCCEx_PeriphCLKConfig+0x448>)
 8004e86:	601a      	str	r2, [r3, #0]
  }
  /*--------------------------------------------------------------------------*/

  /*------------------------------------- FMPI2C1 Configuration --------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMPI2C1) == RCC_PERIPHCLK_FMPI2C1)
 8004e88:	687b      	ldr	r3, [r7, #4]
 8004e8a:	681b      	ldr	r3, [r3, #0]
 8004e8c:	f003 0310 	and.w	r3, r3, #16
 8004e90:	2b00      	cmp	r3, #0
 8004e92:	d00a      	beq.n	8004eaa <HAL_RCCEx_PeriphCLKConfig+0x272>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FMPI2C1CLKSOURCE(PeriphClkInit->Fmpi2c1ClockSelection));

    /* Configure the FMPI2C1 clock source */
    __HAL_RCC_FMPI2C1_CONFIG(PeriphClkInit->Fmpi2c1ClockSelection);
 8004e94:	4b79      	ldr	r3, [pc, #484]	; (800507c <HAL_RCCEx_PeriphCLKConfig+0x444>)
 8004e96:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004e9a:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8004e9e:	687b      	ldr	r3, [r7, #4]
 8004ea0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004ea2:	4976      	ldr	r1, [pc, #472]	; (800507c <HAL_RCCEx_PeriphCLKConfig+0x444>)
 8004ea4:	4313      	orrs	r3, r2
 8004ea6:	f8c1 3094 	str.w	r3, [r1, #148]	; 0x94
  }
  /*--------------------------------------------------------------------------*/

  /*------------------------------------- CLK48 Configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 8004eaa:	687b      	ldr	r3, [r7, #4]
 8004eac:	681b      	ldr	r3, [r3, #0]
 8004eae:	f003 0320 	and.w	r3, r3, #32
 8004eb2:	2b00      	cmp	r3, #0
 8004eb4:	d011      	beq.n	8004eda <HAL_RCCEx_PeriphCLKConfig+0x2a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48CLKSOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the SDIO clock source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 8004eb6:	4b71      	ldr	r3, [pc, #452]	; (800507c <HAL_RCCEx_PeriphCLKConfig+0x444>)
 8004eb8:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004ebc:	f023 6200 	bic.w	r2, r3, #134217728	; 0x8000000
 8004ec0:	687b      	ldr	r3, [r7, #4]
 8004ec2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004ec4:	496d      	ldr	r1, [pc, #436]	; (800507c <HAL_RCCEx_PeriphCLKConfig+0x444>)
 8004ec6:	4313      	orrs	r3, r2
 8004ec8:	f8c1 3094 	str.w	r3, [r1, #148]	; 0x94

    /* Enable the PLLI2S when it's used as clock source for CLK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48CLKSOURCE_PLLI2SQ)
 8004ecc:	687b      	ldr	r3, [r7, #4]
 8004ece:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004ed0:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8004ed4:	d101      	bne.n	8004eda <HAL_RCCEx_PeriphCLKConfig+0x2a2>
    {
      plli2sused = 1U;
 8004ed6:	2301      	movs	r3, #1
 8004ed8:	61fb      	str	r3, [r7, #28]
    }
  }
  /*--------------------------------------------------------------------------*/

  /*------------------------------------- SDIO Configuration -----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDIO) == RCC_PERIPHCLK_SDIO)
 8004eda:	687b      	ldr	r3, [r7, #4]
 8004edc:	681b      	ldr	r3, [r3, #0]
 8004ede:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004ee2:	2b00      	cmp	r3, #0
 8004ee4:	d00a      	beq.n	8004efc <HAL_RCCEx_PeriphCLKConfig+0x2c4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDIOCLKSOURCE(PeriphClkInit->SdioClockSelection));

    /* Configure the SDIO clock source */
    __HAL_RCC_SDIO_CONFIG(PeriphClkInit->SdioClockSelection);
 8004ee6:	4b65      	ldr	r3, [pc, #404]	; (800507c <HAL_RCCEx_PeriphCLKConfig+0x444>)
 8004ee8:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004eec:	f023 5280 	bic.w	r2, r3, #268435456	; 0x10000000
 8004ef0:	687b      	ldr	r3, [r7, #4]
 8004ef2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004ef4:	4961      	ldr	r1, [pc, #388]	; (800507c <HAL_RCCEx_PeriphCLKConfig+0x444>)
 8004ef6:	4313      	orrs	r3, r2
 8004ef8:	f8c1 3094 	str.w	r3, [r1, #148]	; 0x94
  /*--------------------------------------------------------------------------*/

  /*-------------------------------------- PLLI2S Configuration --------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : I2S on APB1 or
     I2S on APB2*/
  if((plli2sused == 1U) || (PeriphClkInit->PeriphClockSelection == RCC_PERIPHCLK_PLLI2S))
 8004efc:	69fb      	ldr	r3, [r7, #28]
 8004efe:	2b01      	cmp	r3, #1
 8004f00:	d004      	beq.n	8004f0c <HAL_RCCEx_PeriphCLKConfig+0x2d4>
 8004f02:	687b      	ldr	r3, [r7, #4]
 8004f04:	681b      	ldr	r3, [r3, #0]
 8004f06:	2b80      	cmp	r3, #128	; 0x80
 8004f08:	f040 80c6 	bne.w	8005098 <HAL_RCCEx_PeriphCLKConfig+0x460>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8004f0c:	4b5d      	ldr	r3, [pc, #372]	; (8005084 <HAL_RCCEx_PeriphCLKConfig+0x44c>)
 8004f0e:	2200      	movs	r2, #0
 8004f10:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8004f12:	f7fd fe3f 	bl	8002b94 <HAL_GetTick>
 8004f16:	61b8      	str	r0, [r7, #24]
    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8004f18:	e008      	b.n	8004f2c <HAL_RCCEx_PeriphCLKConfig+0x2f4>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8004f1a:	f7fd fe3b 	bl	8002b94 <HAL_GetTick>
 8004f1e:	4602      	mov	r2, r0
 8004f20:	69bb      	ldr	r3, [r7, #24]
 8004f22:	1ad3      	subs	r3, r2, r3
 8004f24:	2b02      	cmp	r3, #2
 8004f26:	d901      	bls.n	8004f2c <HAL_RCCEx_PeriphCLKConfig+0x2f4>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8004f28:	2303      	movs	r3, #3
 8004f2a:	e10b      	b.n	8005144 <HAL_RCCEx_PeriphCLKConfig+0x50c>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8004f2c:	4b53      	ldr	r3, [pc, #332]	; (800507c <HAL_RCCEx_PeriphCLKConfig+0x444>)
 8004f2e:	681b      	ldr	r3, [r3, #0]
 8004f30:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8004f34:	2b00      	cmp	r3, #0
 8004f36:	d1f0      	bne.n	8004f1a <HAL_RCCEx_PeriphCLKConfig+0x2e2>
    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SCLKSOURCE(PeriphClkInit->PLLI2SSelection));
    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));
    /*-------------------- Set the PLL I2S clock -----------------------------*/
    __HAL_RCC_PLL_I2S_CONFIG(PeriphClkInit->PLLI2SSelection);
 8004f38:	4a53      	ldr	r2, [pc, #332]	; (8005088 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8004f3a:	687b      	ldr	r3, [r7, #4]
 8004f3c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004f3e:	6013      	str	r3, [r2, #0]

    /*------- In Case of PLLI2S is selected as source clock for I2S ----------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB1) == RCC_PERIPHCLK_I2S_APB1) && (PeriphClkInit->I2sApb1ClockSelection == RCC_I2SAPB1CLKSOURCE_PLLI2S)) ||
 8004f40:	687b      	ldr	r3, [r7, #4]
 8004f42:	681b      	ldr	r3, [r3, #0]
 8004f44:	f003 0301 	and.w	r3, r3, #1
 8004f48:	2b00      	cmp	r3, #0
 8004f4a:	d003      	beq.n	8004f54 <HAL_RCCEx_PeriphCLKConfig+0x31c>
 8004f4c:	687b      	ldr	r3, [r7, #4]
 8004f4e:	69db      	ldr	r3, [r3, #28]
 8004f50:	2b00      	cmp	r3, #0
 8004f52:	d023      	beq.n	8004f9c <HAL_RCCEx_PeriphCLKConfig+0x364>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB2) == RCC_PERIPHCLK_I2S_APB2) && (PeriphClkInit->I2sApb2ClockSelection == RCC_I2SAPB2CLKSOURCE_PLLI2S)) ||
 8004f54:	687b      	ldr	r3, [r7, #4]
 8004f56:	681b      	ldr	r3, [r3, #0]
 8004f58:	f003 0302 	and.w	r3, r3, #2
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB1) == RCC_PERIPHCLK_I2S_APB1) && (PeriphClkInit->I2sApb1ClockSelection == RCC_I2SAPB1CLKSOURCE_PLLI2S)) ||
 8004f5c:	2b00      	cmp	r3, #0
 8004f5e:	d003      	beq.n	8004f68 <HAL_RCCEx_PeriphCLKConfig+0x330>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB2) == RCC_PERIPHCLK_I2S_APB2) && (PeriphClkInit->I2sApb2ClockSelection == RCC_I2SAPB2CLKSOURCE_PLLI2S)) ||
 8004f60:	687b      	ldr	r3, [r7, #4]
 8004f62:	6a1b      	ldr	r3, [r3, #32]
 8004f64:	2b00      	cmp	r3, #0
 8004f66:	d019      	beq.n	8004f9c <HAL_RCCEx_PeriphCLKConfig+0x364>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48CLKSOURCE_PLLI2SQ)) ||
 8004f68:	687b      	ldr	r3, [r7, #4]
 8004f6a:	681b      	ldr	r3, [r3, #0]
 8004f6c:	f003 0320 	and.w	r3, r3, #32
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB2) == RCC_PERIPHCLK_I2S_APB2) && (PeriphClkInit->I2sApb2ClockSelection == RCC_I2SAPB2CLKSOURCE_PLLI2S)) ||
 8004f70:	2b00      	cmp	r3, #0
 8004f72:	d004      	beq.n	8004f7e <HAL_RCCEx_PeriphCLKConfig+0x346>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48CLKSOURCE_PLLI2SQ)) ||
 8004f74:	687b      	ldr	r3, [r7, #4]
 8004f76:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004f78:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8004f7c:	d00e      	beq.n	8004f9c <HAL_RCCEx_PeriphCLKConfig+0x364>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDIO) == RCC_PERIPHCLK_SDIO) && (PeriphClkInit->SdioClockSelection == RCC_SDIOCLKSOURCE_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48CLKSOURCE_PLLI2SQ)))
 8004f7e:	687b      	ldr	r3, [r7, #4]
 8004f80:	681b      	ldr	r3, [r3, #0]
 8004f82:	f003 0340 	and.w	r3, r3, #64	; 0x40
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48CLKSOURCE_PLLI2SQ)) ||
 8004f86:	2b00      	cmp	r3, #0
 8004f88:	d019      	beq.n	8004fbe <HAL_RCCEx_PeriphCLKConfig+0x386>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDIO) == RCC_PERIPHCLK_SDIO) && (PeriphClkInit->SdioClockSelection == RCC_SDIOCLKSOURCE_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48CLKSOURCE_PLLI2SQ)))
 8004f8a:	687b      	ldr	r3, [r7, #4]
 8004f8c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004f8e:	2b00      	cmp	r3, #0
 8004f90:	d115      	bne.n	8004fbe <HAL_RCCEx_PeriphCLKConfig+0x386>
 8004f92:	687b      	ldr	r3, [r7, #4]
 8004f94:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004f96:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8004f9a:	d110      	bne.n	8004fbe <HAL_RCCEx_PeriphCLKConfig+0x386>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLI2SM)*/
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 8004f9c:	687b      	ldr	r3, [r7, #4]
 8004f9e:	685a      	ldr	r2, [r3, #4]
 8004fa0:	687b      	ldr	r3, [r7, #4]
 8004fa2:	689b      	ldr	r3, [r3, #8]
 8004fa4:	019b      	lsls	r3, r3, #6
 8004fa6:	431a      	orrs	r2, r3
 8004fa8:	687b      	ldr	r3, [r7, #4]
 8004faa:	68db      	ldr	r3, [r3, #12]
 8004fac:	061b      	lsls	r3, r3, #24
 8004fae:	431a      	orrs	r2, r3
 8004fb0:	687b      	ldr	r3, [r7, #4]
 8004fb2:	691b      	ldr	r3, [r3, #16]
 8004fb4:	071b      	lsls	r3, r3, #28
 8004fb6:	4931      	ldr	r1, [pc, #196]	; (800507c <HAL_RCCEx_PeriphCLKConfig+0x444>)
 8004fb8:	4313      	orrs	r3, r2
 8004fba:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

#if defined(STM32F413xx) || defined(STM32F423xx)
    /*------- In Case of PLLI2S is selected as source clock for SAI ----------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAIA) == RCC_PERIPHCLK_SAIA) && (PeriphClkInit->SaiAClockSelection == RCC_SAIACLKSOURCE_PLLI2SR)) ||
 8004fbe:	687b      	ldr	r3, [r7, #4]
 8004fc0:	681b      	ldr	r3, [r3, #0]
 8004fc2:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8004fc6:	2b00      	cmp	r3, #0
 8004fc8:	d003      	beq.n	8004fd2 <HAL_RCCEx_PeriphCLKConfig+0x39a>
 8004fca:	687b      	ldr	r3, [r7, #4]
 8004fcc:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004fce:	2b00      	cmp	r3, #0
 8004fd0:	d009      	beq.n	8004fe6 <HAL_RCCEx_PeriphCLKConfig+0x3ae>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAIB) == RCC_PERIPHCLK_SAIB) && (PeriphClkInit->SaiBClockSelection == RCC_SAIBCLKSOURCE_PLLI2SR)))
 8004fd2:	687b      	ldr	r3, [r7, #4]
 8004fd4:	681b      	ldr	r3, [r3, #0]
 8004fd6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAIA) == RCC_PERIPHCLK_SAIA) && (PeriphClkInit->SaiAClockSelection == RCC_SAIACLKSOURCE_PLLI2SR)) ||
 8004fda:	2b00      	cmp	r3, #0
 8004fdc:	d026      	beq.n	800502c <HAL_RCCEx_PeriphCLKConfig+0x3f4>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAIB) == RCC_PERIPHCLK_SAIB) && (PeriphClkInit->SaiBClockSelection == RCC_SAIBCLKSOURCE_PLLI2SR)))
 8004fde:	687b      	ldr	r3, [r7, #4]
 8004fe0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004fe2:	2b00      	cmp	r3, #0
 8004fe4:	d122      	bne.n	800502c <HAL_RCCEx_PeriphCLKConfig+0x3f4>
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));
      /* Check for PLLI2S/DIVR parameters */
      assert_param(IS_RCC_PLLI2S_DIVR_VALUE(PeriphClkInit->PLLI2SDivR));

      /* Read PLLI2SQ value from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      plli2sq = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8004fe6:	4b25      	ldr	r3, [pc, #148]	; (800507c <HAL_RCCEx_PeriphCLKConfig+0x444>)
 8004fe8:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004fec:	0e1b      	lsrs	r3, r3, #24
 8004fee:	f003 030f 	and.w	r3, r3, #15
 8004ff2:	613b      	str	r3, [r7, #16]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLI2SM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN, plli2sq, PeriphClkInit->PLLI2S.PLLI2SR);
 8004ff4:	687b      	ldr	r3, [r7, #4]
 8004ff6:	685a      	ldr	r2, [r3, #4]
 8004ff8:	687b      	ldr	r3, [r7, #4]
 8004ffa:	689b      	ldr	r3, [r3, #8]
 8004ffc:	019b      	lsls	r3, r3, #6
 8004ffe:	431a      	orrs	r2, r3
 8005000:	693b      	ldr	r3, [r7, #16]
 8005002:	061b      	lsls	r3, r3, #24
 8005004:	431a      	orrs	r2, r3
 8005006:	687b      	ldr	r3, [r7, #4]
 8005008:	691b      	ldr	r3, [r3, #16]
 800500a:	071b      	lsls	r3, r3, #28
 800500c:	491b      	ldr	r1, [pc, #108]	; (800507c <HAL_RCCEx_PeriphCLKConfig+0x444>)
 800500e:	4313      	orrs	r3, r2
 8005010:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVR */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLI2SDivR);
 8005014:	4b19      	ldr	r3, [pc, #100]	; (800507c <HAL_RCCEx_PeriphCLKConfig+0x444>)
 8005016:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800501a:	f023 021f 	bic.w	r2, r3, #31
 800501e:	687b      	ldr	r3, [r7, #4]
 8005020:	699b      	ldr	r3, [r3, #24]
 8005022:	3b01      	subs	r3, #1
 8005024:	4915      	ldr	r1, [pc, #84]	; (800507c <HAL_RCCEx_PeriphCLKConfig+0x444>)
 8005026:	4313      	orrs	r3, r2
 8005028:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }
#endif /* STM32F413xx || STM32F423xx */

    /*----------------- In Case of PLLI2S is just selected  ------------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 800502c:	687b      	ldr	r3, [r7, #4]
 800502e:	681b      	ldr	r3, [r3, #0]
 8005030:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005034:	2b00      	cmp	r3, #0
 8005036:	d010      	beq.n	800505a <HAL_RCCEx_PeriphCLKConfig+0x422>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLI2SM)*/
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 8005038:	687b      	ldr	r3, [r7, #4]
 800503a:	685a      	ldr	r2, [r3, #4]
 800503c:	687b      	ldr	r3, [r7, #4]
 800503e:	689b      	ldr	r3, [r3, #8]
 8005040:	019b      	lsls	r3, r3, #6
 8005042:	431a      	orrs	r2, r3
 8005044:	687b      	ldr	r3, [r7, #4]
 8005046:	68db      	ldr	r3, [r3, #12]
 8005048:	061b      	lsls	r3, r3, #24
 800504a:	431a      	orrs	r2, r3
 800504c:	687b      	ldr	r3, [r7, #4]
 800504e:	691b      	ldr	r3, [r3, #16]
 8005050:	071b      	lsls	r3, r3, #28
 8005052:	490a      	ldr	r1, [pc, #40]	; (800507c <HAL_RCCEx_PeriphCLKConfig+0x444>)
 8005054:	4313      	orrs	r3, r2
 8005056:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 800505a:	4b0a      	ldr	r3, [pc, #40]	; (8005084 <HAL_RCCEx_PeriphCLKConfig+0x44c>)
 800505c:	2201      	movs	r2, #1
 800505e:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8005060:	f7fd fd98 	bl	8002b94 <HAL_GetTick>
 8005064:	61b8      	str	r0, [r7, #24]
    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8005066:	e011      	b.n	800508c <HAL_RCCEx_PeriphCLKConfig+0x454>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8005068:	f7fd fd94 	bl	8002b94 <HAL_GetTick>
 800506c:	4602      	mov	r2, r0
 800506e:	69bb      	ldr	r3, [r7, #24]
 8005070:	1ad3      	subs	r3, r2, r3
 8005072:	2b02      	cmp	r3, #2
 8005074:	d90a      	bls.n	800508c <HAL_RCCEx_PeriphCLKConfig+0x454>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8005076:	2303      	movs	r3, #3
 8005078:	e064      	b.n	8005144 <HAL_RCCEx_PeriphCLKConfig+0x50c>
 800507a:	bf00      	nop
 800507c:	40023800 	.word	0x40023800
 8005080:	424711e0 	.word	0x424711e0
 8005084:	42470068 	.word	0x42470068
 8005088:	424710d8 	.word	0x424710d8
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 800508c:	4b2f      	ldr	r3, [pc, #188]	; (800514c <HAL_RCCEx_PeriphCLKConfig+0x514>)
 800508e:	681b      	ldr	r3, [r3, #0]
 8005090:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8005094:	2b00      	cmp	r3, #0
 8005096:	d0e7      	beq.n	8005068 <HAL_RCCEx_PeriphCLKConfig+0x430>
    }
  }
  /*--------------------------------------------------------------------------*/

  /*-------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8005098:	687b      	ldr	r3, [r7, #4]
 800509a:	681b      	ldr	r3, [r3, #0]
 800509c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80050a0:	2b00      	cmp	r3, #0
 80050a2:	d00a      	beq.n	80050ba <HAL_RCCEx_PeriphCLKConfig+0x482>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 80050a4:	4b29      	ldr	r3, [pc, #164]	; (800514c <HAL_RCCEx_PeriphCLKConfig+0x514>)
 80050a6:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80050aa:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 80050ae:	687b      	ldr	r3, [r7, #4]
 80050b0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80050b2:	4926      	ldr	r1, [pc, #152]	; (800514c <HAL_RCCEx_PeriphCLKConfig+0x514>)
 80050b4:	4313      	orrs	r3, r2
 80050b6:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }
  /*--------------------------------------------------------------------------*/

  /*-------------------- DFSDM1 Audio clock source configuration -------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1_AUDIO) == RCC_PERIPHCLK_DFSDM1_AUDIO)
 80050ba:	687b      	ldr	r3, [r7, #4]
 80050bc:	681b      	ldr	r3, [r3, #0]
 80050be:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80050c2:	2b00      	cmp	r3, #0
 80050c4:	d00a      	beq.n	80050dc <HAL_RCCEx_PeriphCLKConfig+0x4a4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));

    /* Configure the DFSDM1 Audio interface clock source */
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 80050c6:	4b21      	ldr	r3, [pc, #132]	; (800514c <HAL_RCCEx_PeriphCLKConfig+0x514>)
 80050c8:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80050cc:	f423 4200 	bic.w	r2, r3, #32768	; 0x8000
 80050d0:	687b      	ldr	r3, [r7, #4]
 80050d2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80050d4:	491d      	ldr	r1, [pc, #116]	; (800514c <HAL_RCCEx_PeriphCLKConfig+0x514>)
 80050d6:	4313      	orrs	r3, r2
 80050d8:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }
  /*--------------------------------------------------------------------------*/

#if defined(STM32F413xx) || defined(STM32F423xx)
  /*-------------------- DFSDM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM2) == RCC_PERIPHCLK_DFSDM2)
 80050dc:	687b      	ldr	r3, [r7, #4]
 80050de:	681b      	ldr	r3, [r3, #0]
 80050e0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80050e4:	2b00      	cmp	r3, #0
 80050e6:	d00a      	beq.n	80050fe <HAL_RCCEx_PeriphCLKConfig+0x4c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM2CLKSOURCE(PeriphClkInit->Dfsdm2ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
 80050e8:	4b18      	ldr	r3, [pc, #96]	; (800514c <HAL_RCCEx_PeriphCLKConfig+0x514>)
 80050ea:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80050ee:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 80050f2:	687b      	ldr	r3, [r7, #4]
 80050f4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80050f6:	4915      	ldr	r1, [pc, #84]	; (800514c <HAL_RCCEx_PeriphCLKConfig+0x514>)
 80050f8:	4313      	orrs	r3, r2
 80050fa:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }
  /*--------------------------------------------------------------------------*/

  /*-------------------- DFSDM2 Audio clock source configuration -------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM2_AUDIO) == RCC_PERIPHCLK_DFSDM2_AUDIO)
 80050fe:	687b      	ldr	r3, [r7, #4]
 8005100:	681b      	ldr	r3, [r3, #0]
 8005102:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005106:	2b00      	cmp	r3, #0
 8005108:	d00a      	beq.n	8005120 <HAL_RCCEx_PeriphCLKConfig+0x4e8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM2AUDIOCLKSOURCE(PeriphClkInit->Dfsdm2AudioClockSelection));

    /* Configure the DFSDM1 Audio interface clock source */
    __HAL_RCC_DFSDM2AUDIO_CONFIG(PeriphClkInit->Dfsdm2AudioClockSelection);
 800510a:	4b10      	ldr	r3, [pc, #64]	; (800514c <HAL_RCCEx_PeriphCLKConfig+0x514>)
 800510c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8005110:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 8005114:	687b      	ldr	r3, [r7, #4]
 8005116:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005118:	490c      	ldr	r1, [pc, #48]	; (800514c <HAL_RCCEx_PeriphCLKConfig+0x514>)
 800511a:	4313      	orrs	r3, r2
 800511c:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- LPTIM1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8005120:	687b      	ldr	r3, [r7, #4]
 8005122:	681b      	ldr	r3, [r3, #0]
 8005124:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8005128:	2b00      	cmp	r3, #0
 800512a:	d00a      	beq.n	8005142 <HAL_RCCEx_PeriphCLKConfig+0x50a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800512c:	4b07      	ldr	r3, [pc, #28]	; (800514c <HAL_RCCEx_PeriphCLKConfig+0x514>)
 800512e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8005132:	f023 4240 	bic.w	r2, r3, #3221225472	; 0xc0000000
 8005136:	687b      	ldr	r3, [r7, #4]
 8005138:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800513a:	4904      	ldr	r1, [pc, #16]	; (800514c <HAL_RCCEx_PeriphCLKConfig+0x514>)
 800513c:	4313      	orrs	r3, r2
 800513e:	f8c1 3094 	str.w	r3, [r1, #148]	; 0x94
  }
  /*--------------------------------------------------------------------------*/
#endif /* STM32F413xx || STM32F423xx */

  return HAL_OK;
 8005142:	2300      	movs	r3, #0
}
 8005144:	4618      	mov	r0, r3
 8005146:	3720      	adds	r7, #32
 8005148:	46bd      	mov	sp, r7
 800514a:	bd80      	pop	{r7, pc}
 800514c:	40023800 	.word	0x40023800

08005150 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8005150:	b580      	push	{r7, lr}
 8005152:	b086      	sub	sp, #24
 8005154:	af00      	add	r7, sp, #0
 8005156:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8005158:	2300      	movs	r3, #0
 800515a:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800515c:	687b      	ldr	r3, [r7, #4]
 800515e:	681b      	ldr	r3, [r3, #0]
 8005160:	f003 0301 	and.w	r3, r3, #1
 8005164:	2b00      	cmp	r3, #0
 8005166:	d075      	beq.n	8005254 <HAL_RCC_OscConfig+0x104>
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#else
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 8005168:	4ba2      	ldr	r3, [pc, #648]	; (80053f4 <HAL_RCC_OscConfig+0x2a4>)
 800516a:	689b      	ldr	r3, [r3, #8]
 800516c:	f003 030c 	and.w	r3, r3, #12
 8005170:	2b04      	cmp	r3, #4
 8005172:	d00c      	beq.n	800518e <HAL_RCC_OscConfig+0x3e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8005174:	4b9f      	ldr	r3, [pc, #636]	; (80053f4 <HAL_RCC_OscConfig+0x2a4>)
 8005176:	689b      	ldr	r3, [r3, #8]
 8005178:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 800517c:	2b08      	cmp	r3, #8
 800517e:	d112      	bne.n	80051a6 <HAL_RCC_OscConfig+0x56>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8005180:	4b9c      	ldr	r3, [pc, #624]	; (80053f4 <HAL_RCC_OscConfig+0x2a4>)
 8005182:	685b      	ldr	r3, [r3, #4]
 8005184:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005188:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800518c:	d10b      	bne.n	80051a6 <HAL_RCC_OscConfig+0x56>
#endif /* STM32F446xx */
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800518e:	4b99      	ldr	r3, [pc, #612]	; (80053f4 <HAL_RCC_OscConfig+0x2a4>)
 8005190:	681b      	ldr	r3, [r3, #0]
 8005192:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005196:	2b00      	cmp	r3, #0
 8005198:	d05b      	beq.n	8005252 <HAL_RCC_OscConfig+0x102>
 800519a:	687b      	ldr	r3, [r7, #4]
 800519c:	685b      	ldr	r3, [r3, #4]
 800519e:	2b00      	cmp	r3, #0
 80051a0:	d157      	bne.n	8005252 <HAL_RCC_OscConfig+0x102>
      {
        return HAL_ERROR;
 80051a2:	2301      	movs	r3, #1
 80051a4:	e20b      	b.n	80055be <HAL_RCC_OscConfig+0x46e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80051a6:	687b      	ldr	r3, [r7, #4]
 80051a8:	685b      	ldr	r3, [r3, #4]
 80051aa:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80051ae:	d106      	bne.n	80051be <HAL_RCC_OscConfig+0x6e>
 80051b0:	4b90      	ldr	r3, [pc, #576]	; (80053f4 <HAL_RCC_OscConfig+0x2a4>)
 80051b2:	681b      	ldr	r3, [r3, #0]
 80051b4:	4a8f      	ldr	r2, [pc, #572]	; (80053f4 <HAL_RCC_OscConfig+0x2a4>)
 80051b6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80051ba:	6013      	str	r3, [r2, #0]
 80051bc:	e01d      	b.n	80051fa <HAL_RCC_OscConfig+0xaa>
 80051be:	687b      	ldr	r3, [r7, #4]
 80051c0:	685b      	ldr	r3, [r3, #4]
 80051c2:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80051c6:	d10c      	bne.n	80051e2 <HAL_RCC_OscConfig+0x92>
 80051c8:	4b8a      	ldr	r3, [pc, #552]	; (80053f4 <HAL_RCC_OscConfig+0x2a4>)
 80051ca:	681b      	ldr	r3, [r3, #0]
 80051cc:	4a89      	ldr	r2, [pc, #548]	; (80053f4 <HAL_RCC_OscConfig+0x2a4>)
 80051ce:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80051d2:	6013      	str	r3, [r2, #0]
 80051d4:	4b87      	ldr	r3, [pc, #540]	; (80053f4 <HAL_RCC_OscConfig+0x2a4>)
 80051d6:	681b      	ldr	r3, [r3, #0]
 80051d8:	4a86      	ldr	r2, [pc, #536]	; (80053f4 <HAL_RCC_OscConfig+0x2a4>)
 80051da:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80051de:	6013      	str	r3, [r2, #0]
 80051e0:	e00b      	b.n	80051fa <HAL_RCC_OscConfig+0xaa>
 80051e2:	4b84      	ldr	r3, [pc, #528]	; (80053f4 <HAL_RCC_OscConfig+0x2a4>)
 80051e4:	681b      	ldr	r3, [r3, #0]
 80051e6:	4a83      	ldr	r2, [pc, #524]	; (80053f4 <HAL_RCC_OscConfig+0x2a4>)
 80051e8:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80051ec:	6013      	str	r3, [r2, #0]
 80051ee:	4b81      	ldr	r3, [pc, #516]	; (80053f4 <HAL_RCC_OscConfig+0x2a4>)
 80051f0:	681b      	ldr	r3, [r3, #0]
 80051f2:	4a80      	ldr	r2, [pc, #512]	; (80053f4 <HAL_RCC_OscConfig+0x2a4>)
 80051f4:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80051f8:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80051fa:	687b      	ldr	r3, [r7, #4]
 80051fc:	685b      	ldr	r3, [r3, #4]
 80051fe:	2b00      	cmp	r3, #0
 8005200:	d013      	beq.n	800522a <HAL_RCC_OscConfig+0xda>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005202:	f7fd fcc7 	bl	8002b94 <HAL_GetTick>
 8005206:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005208:	e008      	b.n	800521c <HAL_RCC_OscConfig+0xcc>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800520a:	f7fd fcc3 	bl	8002b94 <HAL_GetTick>
 800520e:	4602      	mov	r2, r0
 8005210:	693b      	ldr	r3, [r7, #16]
 8005212:	1ad3      	subs	r3, r2, r3
 8005214:	2b64      	cmp	r3, #100	; 0x64
 8005216:	d901      	bls.n	800521c <HAL_RCC_OscConfig+0xcc>
          {
            return HAL_TIMEOUT;
 8005218:	2303      	movs	r3, #3
 800521a:	e1d0      	b.n	80055be <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800521c:	4b75      	ldr	r3, [pc, #468]	; (80053f4 <HAL_RCC_OscConfig+0x2a4>)
 800521e:	681b      	ldr	r3, [r3, #0]
 8005220:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005224:	2b00      	cmp	r3, #0
 8005226:	d0f0      	beq.n	800520a <HAL_RCC_OscConfig+0xba>
 8005228:	e014      	b.n	8005254 <HAL_RCC_OscConfig+0x104>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800522a:	f7fd fcb3 	bl	8002b94 <HAL_GetTick>
 800522e:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005230:	e008      	b.n	8005244 <HAL_RCC_OscConfig+0xf4>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8005232:	f7fd fcaf 	bl	8002b94 <HAL_GetTick>
 8005236:	4602      	mov	r2, r0
 8005238:	693b      	ldr	r3, [r7, #16]
 800523a:	1ad3      	subs	r3, r2, r3
 800523c:	2b64      	cmp	r3, #100	; 0x64
 800523e:	d901      	bls.n	8005244 <HAL_RCC_OscConfig+0xf4>
          {
            return HAL_TIMEOUT;
 8005240:	2303      	movs	r3, #3
 8005242:	e1bc      	b.n	80055be <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005244:	4b6b      	ldr	r3, [pc, #428]	; (80053f4 <HAL_RCC_OscConfig+0x2a4>)
 8005246:	681b      	ldr	r3, [r3, #0]
 8005248:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800524c:	2b00      	cmp	r3, #0
 800524e:	d1f0      	bne.n	8005232 <HAL_RCC_OscConfig+0xe2>
 8005250:	e000      	b.n	8005254 <HAL_RCC_OscConfig+0x104>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005252:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8005254:	687b      	ldr	r3, [r7, #4]
 8005256:	681b      	ldr	r3, [r3, #0]
 8005258:	f003 0302 	and.w	r3, r3, #2
 800525c:	2b00      	cmp	r3, #0
 800525e:	d063      	beq.n	8005328 <HAL_RCC_OscConfig+0x1d8>
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#else
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 8005260:	4b64      	ldr	r3, [pc, #400]	; (80053f4 <HAL_RCC_OscConfig+0x2a4>)
 8005262:	689b      	ldr	r3, [r3, #8]
 8005264:	f003 030c 	and.w	r3, r3, #12
 8005268:	2b00      	cmp	r3, #0
 800526a:	d00b      	beq.n	8005284 <HAL_RCC_OscConfig+0x134>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800526c:	4b61      	ldr	r3, [pc, #388]	; (80053f4 <HAL_RCC_OscConfig+0x2a4>)
 800526e:	689b      	ldr	r3, [r3, #8]
 8005270:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 8005274:	2b08      	cmp	r3, #8
 8005276:	d11c      	bne.n	80052b2 <HAL_RCC_OscConfig+0x162>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8005278:	4b5e      	ldr	r3, [pc, #376]	; (80053f4 <HAL_RCC_OscConfig+0x2a4>)
 800527a:	685b      	ldr	r3, [r3, #4]
 800527c:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005280:	2b00      	cmp	r3, #0
 8005282:	d116      	bne.n	80052b2 <HAL_RCC_OscConfig+0x162>
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005284:	4b5b      	ldr	r3, [pc, #364]	; (80053f4 <HAL_RCC_OscConfig+0x2a4>)
 8005286:	681b      	ldr	r3, [r3, #0]
 8005288:	f003 0302 	and.w	r3, r3, #2
 800528c:	2b00      	cmp	r3, #0
 800528e:	d005      	beq.n	800529c <HAL_RCC_OscConfig+0x14c>
 8005290:	687b      	ldr	r3, [r7, #4]
 8005292:	68db      	ldr	r3, [r3, #12]
 8005294:	2b01      	cmp	r3, #1
 8005296:	d001      	beq.n	800529c <HAL_RCC_OscConfig+0x14c>
      {
        return HAL_ERROR;
 8005298:	2301      	movs	r3, #1
 800529a:	e190      	b.n	80055be <HAL_RCC_OscConfig+0x46e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800529c:	4b55      	ldr	r3, [pc, #340]	; (80053f4 <HAL_RCC_OscConfig+0x2a4>)
 800529e:	681b      	ldr	r3, [r3, #0]
 80052a0:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80052a4:	687b      	ldr	r3, [r7, #4]
 80052a6:	691b      	ldr	r3, [r3, #16]
 80052a8:	00db      	lsls	r3, r3, #3
 80052aa:	4952      	ldr	r1, [pc, #328]	; (80053f4 <HAL_RCC_OscConfig+0x2a4>)
 80052ac:	4313      	orrs	r3, r2
 80052ae:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80052b0:	e03a      	b.n	8005328 <HAL_RCC_OscConfig+0x1d8>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80052b2:	687b      	ldr	r3, [r7, #4]
 80052b4:	68db      	ldr	r3, [r3, #12]
 80052b6:	2b00      	cmp	r3, #0
 80052b8:	d020      	beq.n	80052fc <HAL_RCC_OscConfig+0x1ac>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80052ba:	4b4f      	ldr	r3, [pc, #316]	; (80053f8 <HAL_RCC_OscConfig+0x2a8>)
 80052bc:	2201      	movs	r2, #1
 80052be:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80052c0:	f7fd fc68 	bl	8002b94 <HAL_GetTick>
 80052c4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80052c6:	e008      	b.n	80052da <HAL_RCC_OscConfig+0x18a>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80052c8:	f7fd fc64 	bl	8002b94 <HAL_GetTick>
 80052cc:	4602      	mov	r2, r0
 80052ce:	693b      	ldr	r3, [r7, #16]
 80052d0:	1ad3      	subs	r3, r2, r3
 80052d2:	2b02      	cmp	r3, #2
 80052d4:	d901      	bls.n	80052da <HAL_RCC_OscConfig+0x18a>
          {
            return HAL_TIMEOUT;
 80052d6:	2303      	movs	r3, #3
 80052d8:	e171      	b.n	80055be <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80052da:	4b46      	ldr	r3, [pc, #280]	; (80053f4 <HAL_RCC_OscConfig+0x2a4>)
 80052dc:	681b      	ldr	r3, [r3, #0]
 80052de:	f003 0302 	and.w	r3, r3, #2
 80052e2:	2b00      	cmp	r3, #0
 80052e4:	d0f0      	beq.n	80052c8 <HAL_RCC_OscConfig+0x178>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80052e6:	4b43      	ldr	r3, [pc, #268]	; (80053f4 <HAL_RCC_OscConfig+0x2a4>)
 80052e8:	681b      	ldr	r3, [r3, #0]
 80052ea:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80052ee:	687b      	ldr	r3, [r7, #4]
 80052f0:	691b      	ldr	r3, [r3, #16]
 80052f2:	00db      	lsls	r3, r3, #3
 80052f4:	493f      	ldr	r1, [pc, #252]	; (80053f4 <HAL_RCC_OscConfig+0x2a4>)
 80052f6:	4313      	orrs	r3, r2
 80052f8:	600b      	str	r3, [r1, #0]
 80052fa:	e015      	b.n	8005328 <HAL_RCC_OscConfig+0x1d8>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80052fc:	4b3e      	ldr	r3, [pc, #248]	; (80053f8 <HAL_RCC_OscConfig+0x2a8>)
 80052fe:	2200      	movs	r2, #0
 8005300:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005302:	f7fd fc47 	bl	8002b94 <HAL_GetTick>
 8005306:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005308:	e008      	b.n	800531c <HAL_RCC_OscConfig+0x1cc>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800530a:	f7fd fc43 	bl	8002b94 <HAL_GetTick>
 800530e:	4602      	mov	r2, r0
 8005310:	693b      	ldr	r3, [r7, #16]
 8005312:	1ad3      	subs	r3, r2, r3
 8005314:	2b02      	cmp	r3, #2
 8005316:	d901      	bls.n	800531c <HAL_RCC_OscConfig+0x1cc>
          {
            return HAL_TIMEOUT;
 8005318:	2303      	movs	r3, #3
 800531a:	e150      	b.n	80055be <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800531c:	4b35      	ldr	r3, [pc, #212]	; (80053f4 <HAL_RCC_OscConfig+0x2a4>)
 800531e:	681b      	ldr	r3, [r3, #0]
 8005320:	f003 0302 	and.w	r3, r3, #2
 8005324:	2b00      	cmp	r3, #0
 8005326:	d1f0      	bne.n	800530a <HAL_RCC_OscConfig+0x1ba>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005328:	687b      	ldr	r3, [r7, #4]
 800532a:	681b      	ldr	r3, [r3, #0]
 800532c:	f003 0308 	and.w	r3, r3, #8
 8005330:	2b00      	cmp	r3, #0
 8005332:	d030      	beq.n	8005396 <HAL_RCC_OscConfig+0x246>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8005334:	687b      	ldr	r3, [r7, #4]
 8005336:	695b      	ldr	r3, [r3, #20]
 8005338:	2b00      	cmp	r3, #0
 800533a:	d016      	beq.n	800536a <HAL_RCC_OscConfig+0x21a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800533c:	4b2f      	ldr	r3, [pc, #188]	; (80053fc <HAL_RCC_OscConfig+0x2ac>)
 800533e:	2201      	movs	r2, #1
 8005340:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005342:	f7fd fc27 	bl	8002b94 <HAL_GetTick>
 8005346:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005348:	e008      	b.n	800535c <HAL_RCC_OscConfig+0x20c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800534a:	f7fd fc23 	bl	8002b94 <HAL_GetTick>
 800534e:	4602      	mov	r2, r0
 8005350:	693b      	ldr	r3, [r7, #16]
 8005352:	1ad3      	subs	r3, r2, r3
 8005354:	2b02      	cmp	r3, #2
 8005356:	d901      	bls.n	800535c <HAL_RCC_OscConfig+0x20c>
        {
          return HAL_TIMEOUT;
 8005358:	2303      	movs	r3, #3
 800535a:	e130      	b.n	80055be <HAL_RCC_OscConfig+0x46e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800535c:	4b25      	ldr	r3, [pc, #148]	; (80053f4 <HAL_RCC_OscConfig+0x2a4>)
 800535e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005360:	f003 0302 	and.w	r3, r3, #2
 8005364:	2b00      	cmp	r3, #0
 8005366:	d0f0      	beq.n	800534a <HAL_RCC_OscConfig+0x1fa>
 8005368:	e015      	b.n	8005396 <HAL_RCC_OscConfig+0x246>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800536a:	4b24      	ldr	r3, [pc, #144]	; (80053fc <HAL_RCC_OscConfig+0x2ac>)
 800536c:	2200      	movs	r2, #0
 800536e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005370:	f7fd fc10 	bl	8002b94 <HAL_GetTick>
 8005374:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005376:	e008      	b.n	800538a <HAL_RCC_OscConfig+0x23a>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8005378:	f7fd fc0c 	bl	8002b94 <HAL_GetTick>
 800537c:	4602      	mov	r2, r0
 800537e:	693b      	ldr	r3, [r7, #16]
 8005380:	1ad3      	subs	r3, r2, r3
 8005382:	2b02      	cmp	r3, #2
 8005384:	d901      	bls.n	800538a <HAL_RCC_OscConfig+0x23a>
        {
          return HAL_TIMEOUT;
 8005386:	2303      	movs	r3, #3
 8005388:	e119      	b.n	80055be <HAL_RCC_OscConfig+0x46e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800538a:	4b1a      	ldr	r3, [pc, #104]	; (80053f4 <HAL_RCC_OscConfig+0x2a4>)
 800538c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800538e:	f003 0302 	and.w	r3, r3, #2
 8005392:	2b00      	cmp	r3, #0
 8005394:	d1f0      	bne.n	8005378 <HAL_RCC_OscConfig+0x228>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005396:	687b      	ldr	r3, [r7, #4]
 8005398:	681b      	ldr	r3, [r3, #0]
 800539a:	f003 0304 	and.w	r3, r3, #4
 800539e:	2b00      	cmp	r3, #0
 80053a0:	f000 809f 	beq.w	80054e2 <HAL_RCC_OscConfig+0x392>
  {
    FlagStatus       pwrclkchanged = RESET;
 80053a4:	2300      	movs	r3, #0
 80053a6:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80053a8:	4b12      	ldr	r3, [pc, #72]	; (80053f4 <HAL_RCC_OscConfig+0x2a4>)
 80053aa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80053ac:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80053b0:	2b00      	cmp	r3, #0
 80053b2:	d10f      	bne.n	80053d4 <HAL_RCC_OscConfig+0x284>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80053b4:	2300      	movs	r3, #0
 80053b6:	60fb      	str	r3, [r7, #12]
 80053b8:	4b0e      	ldr	r3, [pc, #56]	; (80053f4 <HAL_RCC_OscConfig+0x2a4>)
 80053ba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80053bc:	4a0d      	ldr	r2, [pc, #52]	; (80053f4 <HAL_RCC_OscConfig+0x2a4>)
 80053be:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80053c2:	6413      	str	r3, [r2, #64]	; 0x40
 80053c4:	4b0b      	ldr	r3, [pc, #44]	; (80053f4 <HAL_RCC_OscConfig+0x2a4>)
 80053c6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80053c8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80053cc:	60fb      	str	r3, [r7, #12]
 80053ce:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 80053d0:	2301      	movs	r3, #1
 80053d2:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80053d4:	4b0a      	ldr	r3, [pc, #40]	; (8005400 <HAL_RCC_OscConfig+0x2b0>)
 80053d6:	681b      	ldr	r3, [r3, #0]
 80053d8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80053dc:	2b00      	cmp	r3, #0
 80053de:	d120      	bne.n	8005422 <HAL_RCC_OscConfig+0x2d2>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80053e0:	4b07      	ldr	r3, [pc, #28]	; (8005400 <HAL_RCC_OscConfig+0x2b0>)
 80053e2:	681b      	ldr	r3, [r3, #0]
 80053e4:	4a06      	ldr	r2, [pc, #24]	; (8005400 <HAL_RCC_OscConfig+0x2b0>)
 80053e6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80053ea:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80053ec:	f7fd fbd2 	bl	8002b94 <HAL_GetTick>
 80053f0:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80053f2:	e010      	b.n	8005416 <HAL_RCC_OscConfig+0x2c6>
 80053f4:	40023800 	.word	0x40023800
 80053f8:	42470000 	.word	0x42470000
 80053fc:	42470e80 	.word	0x42470e80
 8005400:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005404:	f7fd fbc6 	bl	8002b94 <HAL_GetTick>
 8005408:	4602      	mov	r2, r0
 800540a:	693b      	ldr	r3, [r7, #16]
 800540c:	1ad3      	subs	r3, r2, r3
 800540e:	2b02      	cmp	r3, #2
 8005410:	d901      	bls.n	8005416 <HAL_RCC_OscConfig+0x2c6>
        {
          return HAL_TIMEOUT;
 8005412:	2303      	movs	r3, #3
 8005414:	e0d3      	b.n	80055be <HAL_RCC_OscConfig+0x46e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005416:	4b6c      	ldr	r3, [pc, #432]	; (80055c8 <HAL_RCC_OscConfig+0x478>)
 8005418:	681b      	ldr	r3, [r3, #0]
 800541a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800541e:	2b00      	cmp	r3, #0
 8005420:	d0f0      	beq.n	8005404 <HAL_RCC_OscConfig+0x2b4>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005422:	687b      	ldr	r3, [r7, #4]
 8005424:	689b      	ldr	r3, [r3, #8]
 8005426:	2b01      	cmp	r3, #1
 8005428:	d106      	bne.n	8005438 <HAL_RCC_OscConfig+0x2e8>
 800542a:	4b68      	ldr	r3, [pc, #416]	; (80055cc <HAL_RCC_OscConfig+0x47c>)
 800542c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800542e:	4a67      	ldr	r2, [pc, #412]	; (80055cc <HAL_RCC_OscConfig+0x47c>)
 8005430:	f043 0301 	orr.w	r3, r3, #1
 8005434:	6713      	str	r3, [r2, #112]	; 0x70
 8005436:	e01c      	b.n	8005472 <HAL_RCC_OscConfig+0x322>
 8005438:	687b      	ldr	r3, [r7, #4]
 800543a:	689b      	ldr	r3, [r3, #8]
 800543c:	2b05      	cmp	r3, #5
 800543e:	d10c      	bne.n	800545a <HAL_RCC_OscConfig+0x30a>
 8005440:	4b62      	ldr	r3, [pc, #392]	; (80055cc <HAL_RCC_OscConfig+0x47c>)
 8005442:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005444:	4a61      	ldr	r2, [pc, #388]	; (80055cc <HAL_RCC_OscConfig+0x47c>)
 8005446:	f043 0304 	orr.w	r3, r3, #4
 800544a:	6713      	str	r3, [r2, #112]	; 0x70
 800544c:	4b5f      	ldr	r3, [pc, #380]	; (80055cc <HAL_RCC_OscConfig+0x47c>)
 800544e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005450:	4a5e      	ldr	r2, [pc, #376]	; (80055cc <HAL_RCC_OscConfig+0x47c>)
 8005452:	f043 0301 	orr.w	r3, r3, #1
 8005456:	6713      	str	r3, [r2, #112]	; 0x70
 8005458:	e00b      	b.n	8005472 <HAL_RCC_OscConfig+0x322>
 800545a:	4b5c      	ldr	r3, [pc, #368]	; (80055cc <HAL_RCC_OscConfig+0x47c>)
 800545c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800545e:	4a5b      	ldr	r2, [pc, #364]	; (80055cc <HAL_RCC_OscConfig+0x47c>)
 8005460:	f023 0301 	bic.w	r3, r3, #1
 8005464:	6713      	str	r3, [r2, #112]	; 0x70
 8005466:	4b59      	ldr	r3, [pc, #356]	; (80055cc <HAL_RCC_OscConfig+0x47c>)
 8005468:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800546a:	4a58      	ldr	r2, [pc, #352]	; (80055cc <HAL_RCC_OscConfig+0x47c>)
 800546c:	f023 0304 	bic.w	r3, r3, #4
 8005470:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8005472:	687b      	ldr	r3, [r7, #4]
 8005474:	689b      	ldr	r3, [r3, #8]
 8005476:	2b00      	cmp	r3, #0
 8005478:	d015      	beq.n	80054a6 <HAL_RCC_OscConfig+0x356>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800547a:	f7fd fb8b 	bl	8002b94 <HAL_GetTick>
 800547e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005480:	e00a      	b.n	8005498 <HAL_RCC_OscConfig+0x348>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005482:	f7fd fb87 	bl	8002b94 <HAL_GetTick>
 8005486:	4602      	mov	r2, r0
 8005488:	693b      	ldr	r3, [r7, #16]
 800548a:	1ad3      	subs	r3, r2, r3
 800548c:	f241 3288 	movw	r2, #5000	; 0x1388
 8005490:	4293      	cmp	r3, r2
 8005492:	d901      	bls.n	8005498 <HAL_RCC_OscConfig+0x348>
        {
          return HAL_TIMEOUT;
 8005494:	2303      	movs	r3, #3
 8005496:	e092      	b.n	80055be <HAL_RCC_OscConfig+0x46e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005498:	4b4c      	ldr	r3, [pc, #304]	; (80055cc <HAL_RCC_OscConfig+0x47c>)
 800549a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800549c:	f003 0302 	and.w	r3, r3, #2
 80054a0:	2b00      	cmp	r3, #0
 80054a2:	d0ee      	beq.n	8005482 <HAL_RCC_OscConfig+0x332>
 80054a4:	e014      	b.n	80054d0 <HAL_RCC_OscConfig+0x380>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80054a6:	f7fd fb75 	bl	8002b94 <HAL_GetTick>
 80054aa:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80054ac:	e00a      	b.n	80054c4 <HAL_RCC_OscConfig+0x374>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80054ae:	f7fd fb71 	bl	8002b94 <HAL_GetTick>
 80054b2:	4602      	mov	r2, r0
 80054b4:	693b      	ldr	r3, [r7, #16]
 80054b6:	1ad3      	subs	r3, r2, r3
 80054b8:	f241 3288 	movw	r2, #5000	; 0x1388
 80054bc:	4293      	cmp	r3, r2
 80054be:	d901      	bls.n	80054c4 <HAL_RCC_OscConfig+0x374>
        {
          return HAL_TIMEOUT;
 80054c0:	2303      	movs	r3, #3
 80054c2:	e07c      	b.n	80055be <HAL_RCC_OscConfig+0x46e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80054c4:	4b41      	ldr	r3, [pc, #260]	; (80055cc <HAL_RCC_OscConfig+0x47c>)
 80054c6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80054c8:	f003 0302 	and.w	r3, r3, #2
 80054cc:	2b00      	cmp	r3, #0
 80054ce:	d1ee      	bne.n	80054ae <HAL_RCC_OscConfig+0x35e>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80054d0:	7dfb      	ldrb	r3, [r7, #23]
 80054d2:	2b01      	cmp	r3, #1
 80054d4:	d105      	bne.n	80054e2 <HAL_RCC_OscConfig+0x392>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80054d6:	4b3d      	ldr	r3, [pc, #244]	; (80055cc <HAL_RCC_OscConfig+0x47c>)
 80054d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80054da:	4a3c      	ldr	r2, [pc, #240]	; (80055cc <HAL_RCC_OscConfig+0x47c>)
 80054dc:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80054e0:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80054e2:	687b      	ldr	r3, [r7, #4]
 80054e4:	699b      	ldr	r3, [r3, #24]
 80054e6:	2b00      	cmp	r3, #0
 80054e8:	d068      	beq.n	80055bc <HAL_RCC_OscConfig+0x46c>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80054ea:	4b38      	ldr	r3, [pc, #224]	; (80055cc <HAL_RCC_OscConfig+0x47c>)
 80054ec:	689b      	ldr	r3, [r3, #8]
 80054ee:	f003 030c 	and.w	r3, r3, #12
 80054f2:	2b08      	cmp	r3, #8
 80054f4:	d060      	beq.n	80055b8 <HAL_RCC_OscConfig+0x468>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80054f6:	687b      	ldr	r3, [r7, #4]
 80054f8:	699b      	ldr	r3, [r3, #24]
 80054fa:	2b02      	cmp	r3, #2
 80054fc:	d145      	bne.n	800558a <HAL_RCC_OscConfig+0x43a>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80054fe:	4b34      	ldr	r3, [pc, #208]	; (80055d0 <HAL_RCC_OscConfig+0x480>)
 8005500:	2200      	movs	r2, #0
 8005502:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005504:	f7fd fb46 	bl	8002b94 <HAL_GetTick>
 8005508:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800550a:	e008      	b.n	800551e <HAL_RCC_OscConfig+0x3ce>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800550c:	f7fd fb42 	bl	8002b94 <HAL_GetTick>
 8005510:	4602      	mov	r2, r0
 8005512:	693b      	ldr	r3, [r7, #16]
 8005514:	1ad3      	subs	r3, r2, r3
 8005516:	2b02      	cmp	r3, #2
 8005518:	d901      	bls.n	800551e <HAL_RCC_OscConfig+0x3ce>
          {
            return HAL_TIMEOUT;
 800551a:	2303      	movs	r3, #3
 800551c:	e04f      	b.n	80055be <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800551e:	4b2b      	ldr	r3, [pc, #172]	; (80055cc <HAL_RCC_OscConfig+0x47c>)
 8005520:	681b      	ldr	r3, [r3, #0]
 8005522:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005526:	2b00      	cmp	r3, #0
 8005528:	d1f0      	bne.n	800550c <HAL_RCC_OscConfig+0x3bc>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800552a:	687b      	ldr	r3, [r7, #4]
 800552c:	69da      	ldr	r2, [r3, #28]
 800552e:	687b      	ldr	r3, [r7, #4]
 8005530:	6a1b      	ldr	r3, [r3, #32]
 8005532:	431a      	orrs	r2, r3
 8005534:	687b      	ldr	r3, [r7, #4]
 8005536:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005538:	019b      	lsls	r3, r3, #6
 800553a:	431a      	orrs	r2, r3
 800553c:	687b      	ldr	r3, [r7, #4]
 800553e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005540:	085b      	lsrs	r3, r3, #1
 8005542:	3b01      	subs	r3, #1
 8005544:	041b      	lsls	r3, r3, #16
 8005546:	431a      	orrs	r2, r3
 8005548:	687b      	ldr	r3, [r7, #4]
 800554a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800554c:	061b      	lsls	r3, r3, #24
 800554e:	431a      	orrs	r2, r3
 8005550:	687b      	ldr	r3, [r7, #4]
 8005552:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005554:	071b      	lsls	r3, r3, #28
 8005556:	491d      	ldr	r1, [pc, #116]	; (80055cc <HAL_RCC_OscConfig+0x47c>)
 8005558:	4313      	orrs	r3, r2
 800555a:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800555c:	4b1c      	ldr	r3, [pc, #112]	; (80055d0 <HAL_RCC_OscConfig+0x480>)
 800555e:	2201      	movs	r2, #1
 8005560:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005562:	f7fd fb17 	bl	8002b94 <HAL_GetTick>
 8005566:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005568:	e008      	b.n	800557c <HAL_RCC_OscConfig+0x42c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800556a:	f7fd fb13 	bl	8002b94 <HAL_GetTick>
 800556e:	4602      	mov	r2, r0
 8005570:	693b      	ldr	r3, [r7, #16]
 8005572:	1ad3      	subs	r3, r2, r3
 8005574:	2b02      	cmp	r3, #2
 8005576:	d901      	bls.n	800557c <HAL_RCC_OscConfig+0x42c>
          {
            return HAL_TIMEOUT;
 8005578:	2303      	movs	r3, #3
 800557a:	e020      	b.n	80055be <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800557c:	4b13      	ldr	r3, [pc, #76]	; (80055cc <HAL_RCC_OscConfig+0x47c>)
 800557e:	681b      	ldr	r3, [r3, #0]
 8005580:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005584:	2b00      	cmp	r3, #0
 8005586:	d0f0      	beq.n	800556a <HAL_RCC_OscConfig+0x41a>
 8005588:	e018      	b.n	80055bc <HAL_RCC_OscConfig+0x46c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800558a:	4b11      	ldr	r3, [pc, #68]	; (80055d0 <HAL_RCC_OscConfig+0x480>)
 800558c:	2200      	movs	r2, #0
 800558e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005590:	f7fd fb00 	bl	8002b94 <HAL_GetTick>
 8005594:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005596:	e008      	b.n	80055aa <HAL_RCC_OscConfig+0x45a>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005598:	f7fd fafc 	bl	8002b94 <HAL_GetTick>
 800559c:	4602      	mov	r2, r0
 800559e:	693b      	ldr	r3, [r7, #16]
 80055a0:	1ad3      	subs	r3, r2, r3
 80055a2:	2b02      	cmp	r3, #2
 80055a4:	d901      	bls.n	80055aa <HAL_RCC_OscConfig+0x45a>
          {
            return HAL_TIMEOUT;
 80055a6:	2303      	movs	r3, #3
 80055a8:	e009      	b.n	80055be <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80055aa:	4b08      	ldr	r3, [pc, #32]	; (80055cc <HAL_RCC_OscConfig+0x47c>)
 80055ac:	681b      	ldr	r3, [r3, #0]
 80055ae:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80055b2:	2b00      	cmp	r3, #0
 80055b4:	d1f0      	bne.n	8005598 <HAL_RCC_OscConfig+0x448>
 80055b6:	e001      	b.n	80055bc <HAL_RCC_OscConfig+0x46c>
        }
      }
    }
    else
    {
      return HAL_ERROR;
 80055b8:	2301      	movs	r3, #1
 80055ba:	e000      	b.n	80055be <HAL_RCC_OscConfig+0x46e>
    }
  }
  return HAL_OK;
 80055bc:	2300      	movs	r3, #0
}
 80055be:	4618      	mov	r0, r3
 80055c0:	3718      	adds	r7, #24
 80055c2:	46bd      	mov	sp, r7
 80055c4:	bd80      	pop	{r7, pc}
 80055c6:	bf00      	nop
 80055c8:	40007000 	.word	0x40007000
 80055cc:	40023800 	.word	0x40023800
 80055d0:	42470060 	.word	0x42470060

080055d4 <HAL_SD_Init>:
            SD_HandleTypeDef and create the associated handle.
  * @param  hsd: Pointer to the SD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_Init(SD_HandleTypeDef *hsd)
{
 80055d4:	b580      	push	{r7, lr}
 80055d6:	b082      	sub	sp, #8
 80055d8:	af00      	add	r7, sp, #0
 80055da:	6078      	str	r0, [r7, #4]
  /* Check the SD handle allocation */
  if(hsd == NULL)
 80055dc:	687b      	ldr	r3, [r7, #4]
 80055de:	2b00      	cmp	r3, #0
 80055e0:	d101      	bne.n	80055e6 <HAL_SD_Init+0x12>
  {
    return HAL_ERROR;
 80055e2:	2301      	movs	r3, #1
 80055e4:	e022      	b.n	800562c <HAL_SD_Init+0x58>
  assert_param(IS_SDIO_CLOCK_POWER_SAVE(hsd->Init.ClockPowerSave));
  assert_param(IS_SDIO_BUS_WIDE(hsd->Init.BusWide));
  assert_param(IS_SDIO_HARDWARE_FLOW_CONTROL(hsd->Init.HardwareFlowControl));
  assert_param(IS_SDIO_CLKDIV(hsd->Init.ClockDiv));

  if(hsd->State == HAL_SD_STATE_RESET)
 80055e6:	687b      	ldr	r3, [r7, #4]
 80055e8:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 80055ec:	b2db      	uxtb	r3, r3
 80055ee:	2b00      	cmp	r3, #0
 80055f0:	d105      	bne.n	80055fe <HAL_SD_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    hsd->Lock = HAL_UNLOCKED;
 80055f2:	687b      	ldr	r3, [r7, #4]
 80055f4:	2200      	movs	r2, #0
 80055f6:	771a      	strb	r2, [r3, #28]

    /* Init the low level hardware */
    hsd->MspInitCallback(hsd);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_SD_MspInit(hsd);
 80055f8:	6878      	ldr	r0, [r7, #4]
 80055fa:	f7fc fb39 	bl	8001c70 <HAL_SD_MspInit>
#endif /* USE_HAL_SD_REGISTER_CALLBACKS */
  }

  hsd->State = HAL_SD_STATE_BUSY;
 80055fe:	687b      	ldr	r3, [r7, #4]
 8005600:	2203      	movs	r2, #3
 8005602:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Initialize the Card parameters */
  if (HAL_SD_InitCard(hsd) != HAL_OK)
 8005606:	6878      	ldr	r0, [r7, #4]
 8005608:	f000 f814 	bl	8005634 <HAL_SD_InitCard>
 800560c:	4603      	mov	r3, r0
 800560e:	2b00      	cmp	r3, #0
 8005610:	d001      	beq.n	8005616 <HAL_SD_Init+0x42>
  {
    return HAL_ERROR;
 8005612:	2301      	movs	r3, #1
 8005614:	e00a      	b.n	800562c <HAL_SD_Init+0x58>
  }

  /* Initialize the error code */
  hsd->ErrorCode = HAL_SD_ERROR_NONE;
 8005616:	687b      	ldr	r3, [r7, #4]
 8005618:	2200      	movs	r2, #0
 800561a:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the SD operation */
  hsd->Context = SD_CONTEXT_NONE;
 800561c:	687b      	ldr	r3, [r7, #4]
 800561e:	2200      	movs	r2, #0
 8005620:	631a      	str	r2, [r3, #48]	; 0x30

  /* Initialize the SD state */
  hsd->State = HAL_SD_STATE_READY;
 8005622:	687b      	ldr	r3, [r7, #4]
 8005624:	2201      	movs	r2, #1
 8005626:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  return HAL_OK;
 800562a:	2300      	movs	r3, #0
}
 800562c:	4618      	mov	r0, r3
 800562e:	3708      	adds	r7, #8
 8005630:	46bd      	mov	sp, r7
 8005632:	bd80      	pop	{r7, pc}

08005634 <HAL_SD_InitCard>:
  * @note   This function initializes the SD card. It could be used when a card
            re-initialization is needed.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_InitCard(SD_HandleTypeDef *hsd)
{
 8005634:	b5b0      	push	{r4, r5, r7, lr}
 8005636:	b08e      	sub	sp, #56	; 0x38
 8005638:	af04      	add	r7, sp, #16
 800563a:	6078      	str	r0, [r7, #4]
  uint32_t errorstate;
  HAL_StatusTypeDef status;
  SD_InitTypeDef Init;
  
  /* Default SDIO peripheral configuration for SD card initialization */
  Init.ClockEdge           = SDIO_CLOCK_EDGE_RISING;
 800563c:	2300      	movs	r3, #0
 800563e:	60bb      	str	r3, [r7, #8]
  Init.ClockBypass         = SDIO_CLOCK_BYPASS_DISABLE;
 8005640:	2300      	movs	r3, #0
 8005642:	60fb      	str	r3, [r7, #12]
  Init.ClockPowerSave      = SDIO_CLOCK_POWER_SAVE_DISABLE;
 8005644:	2300      	movs	r3, #0
 8005646:	613b      	str	r3, [r7, #16]
  Init.BusWide             = SDIO_BUS_WIDE_1B;
 8005648:	2300      	movs	r3, #0
 800564a:	617b      	str	r3, [r7, #20]
  Init.HardwareFlowControl = SDIO_HARDWARE_FLOW_CONTROL_DISABLE;
 800564c:	2300      	movs	r3, #0
 800564e:	61bb      	str	r3, [r7, #24]
  Init.ClockDiv            = SDIO_INIT_CLK_DIV;
 8005650:	2376      	movs	r3, #118	; 0x76
 8005652:	61fb      	str	r3, [r7, #28]

  /* Initialize SDIO peripheral interface with default configuration */
  status = SDIO_Init(hsd->Instance, Init);
 8005654:	687b      	ldr	r3, [r7, #4]
 8005656:	681d      	ldr	r5, [r3, #0]
 8005658:	466c      	mov	r4, sp
 800565a:	f107 0314 	add.w	r3, r7, #20
 800565e:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8005662:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8005666:	f107 0308 	add.w	r3, r7, #8
 800566a:	cb0e      	ldmia	r3, {r1, r2, r3}
 800566c:	4628      	mov	r0, r5
 800566e:	f001 ff2d 	bl	80074cc <SDIO_Init>
 8005672:	4603      	mov	r3, r0
 8005674:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  if(status != HAL_OK)
 8005678:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800567c:	2b00      	cmp	r3, #0
 800567e:	d001      	beq.n	8005684 <HAL_SD_InitCard+0x50>
  {
    return HAL_ERROR;
 8005680:	2301      	movs	r3, #1
 8005682:	e031      	b.n	80056e8 <HAL_SD_InitCard+0xb4>
  }

  /* Disable SDIO Clock */
  __HAL_SD_DISABLE(hsd);
 8005684:	4b1a      	ldr	r3, [pc, #104]	; (80056f0 <HAL_SD_InitCard+0xbc>)
 8005686:	2200      	movs	r2, #0
 8005688:	601a      	str	r2, [r3, #0]

  /* Set Power State to ON */
  (void)SDIO_PowerState_ON(hsd->Instance);
 800568a:	687b      	ldr	r3, [r7, #4]
 800568c:	681b      	ldr	r3, [r3, #0]
 800568e:	4618      	mov	r0, r3
 8005690:	f001 ff65 	bl	800755e <SDIO_PowerState_ON>

  /* Enable SDIO Clock */
  __HAL_SD_ENABLE(hsd);
 8005694:	4b16      	ldr	r3, [pc, #88]	; (80056f0 <HAL_SD_InitCard+0xbc>)
 8005696:	2201      	movs	r2, #1
 8005698:	601a      	str	r2, [r3, #0]

  /* Identify card operating voltage */
  errorstate = SD_PowerON(hsd);
 800569a:	6878      	ldr	r0, [r7, #4]
 800569c:	f000 fe80 	bl	80063a0 <SD_PowerON>
 80056a0:	6238      	str	r0, [r7, #32]
  if(errorstate != HAL_SD_ERROR_NONE)
 80056a2:	6a3b      	ldr	r3, [r7, #32]
 80056a4:	2b00      	cmp	r3, #0
 80056a6:	d00b      	beq.n	80056c0 <HAL_SD_InitCard+0x8c>
  {
    hsd->State = HAL_SD_STATE_READY;
 80056a8:	687b      	ldr	r3, [r7, #4]
 80056aa:	2201      	movs	r2, #1
 80056ac:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    hsd->ErrorCode |= errorstate;
 80056b0:	687b      	ldr	r3, [r7, #4]
 80056b2:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80056b4:	6a3b      	ldr	r3, [r7, #32]
 80056b6:	431a      	orrs	r2, r3
 80056b8:	687b      	ldr	r3, [r7, #4]
 80056ba:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 80056bc:	2301      	movs	r3, #1
 80056be:	e013      	b.n	80056e8 <HAL_SD_InitCard+0xb4>
  }

  /* Card initialization */
  errorstate = SD_InitCard(hsd);
 80056c0:	6878      	ldr	r0, [r7, #4]
 80056c2:	f000 fd9f 	bl	8006204 <SD_InitCard>
 80056c6:	6238      	str	r0, [r7, #32]
  if(errorstate != HAL_SD_ERROR_NONE)
 80056c8:	6a3b      	ldr	r3, [r7, #32]
 80056ca:	2b00      	cmp	r3, #0
 80056cc:	d00b      	beq.n	80056e6 <HAL_SD_InitCard+0xb2>
  {
    hsd->State = HAL_SD_STATE_READY;
 80056ce:	687b      	ldr	r3, [r7, #4]
 80056d0:	2201      	movs	r2, #1
 80056d2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    hsd->ErrorCode |= errorstate;
 80056d6:	687b      	ldr	r3, [r7, #4]
 80056d8:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80056da:	6a3b      	ldr	r3, [r7, #32]
 80056dc:	431a      	orrs	r2, r3
 80056de:	687b      	ldr	r3, [r7, #4]
 80056e0:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 80056e2:	2301      	movs	r3, #1
 80056e4:	e000      	b.n	80056e8 <HAL_SD_InitCard+0xb4>
  }

  return HAL_OK;
 80056e6:	2300      	movs	r3, #0
}
 80056e8:	4618      	mov	r0, r3
 80056ea:	3728      	adds	r7, #40	; 0x28
 80056ec:	46bd      	mov	sp, r7
 80056ee:	bdb0      	pop	{r4, r5, r7, pc}
 80056f0:	422580a0 	.word	0x422580a0

080056f4 <HAL_SD_ReadBlocks>:
  * @param  NumberOfBlocks: Number of SD blocks to read
  * @param  Timeout: Specify timeout value
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_ReadBlocks(SD_HandleTypeDef *hsd, uint8_t *pData, uint32_t BlockAdd, uint32_t NumberOfBlocks, uint32_t Timeout)
{
 80056f4:	b580      	push	{r7, lr}
 80056f6:	b092      	sub	sp, #72	; 0x48
 80056f8:	af00      	add	r7, sp, #0
 80056fa:	60f8      	str	r0, [r7, #12]
 80056fc:	60b9      	str	r1, [r7, #8]
 80056fe:	607a      	str	r2, [r7, #4]
 8005700:	603b      	str	r3, [r7, #0]
  SDIO_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t tickstart = HAL_GetTick();
 8005702:	f7fd fa47 	bl	8002b94 <HAL_GetTick>
 8005706:	6338      	str	r0, [r7, #48]	; 0x30
  uint32_t count, data, dataremaining;
  uint32_t add = BlockAdd;
 8005708:	687b      	ldr	r3, [r7, #4]
 800570a:	63bb      	str	r3, [r7, #56]	; 0x38
  uint8_t *tempbuff = pData;
 800570c:	68bb      	ldr	r3, [r7, #8]
 800570e:	637b      	str	r3, [r7, #52]	; 0x34

  if(NULL == pData)
 8005710:	68bb      	ldr	r3, [r7, #8]
 8005712:	2b00      	cmp	r3, #0
 8005714:	d107      	bne.n	8005726 <HAL_SD_ReadBlocks+0x32>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 8005716:	68fb      	ldr	r3, [r7, #12]
 8005718:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800571a:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 800571e:	68fb      	ldr	r3, [r7, #12]
 8005720:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 8005722:	2301      	movs	r3, #1
 8005724:	e1d7      	b.n	8005ad6 <HAL_SD_ReadBlocks+0x3e2>
  }

  if(hsd->State == HAL_SD_STATE_READY)
 8005726:	68fb      	ldr	r3, [r7, #12]
 8005728:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800572c:	b2db      	uxtb	r3, r3
 800572e:	2b01      	cmp	r3, #1
 8005730:	f040 81ca 	bne.w	8005ac8 <HAL_SD_ReadBlocks+0x3d4>
  {
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 8005734:	68fb      	ldr	r3, [r7, #12]
 8005736:	2200      	movs	r2, #0
 8005738:	639a      	str	r2, [r3, #56]	; 0x38

    if((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 800573a:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800573c:	683b      	ldr	r3, [r7, #0]
 800573e:	441a      	add	r2, r3
 8005740:	68fb      	ldr	r3, [r7, #12]
 8005742:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005744:	429a      	cmp	r2, r3
 8005746:	d907      	bls.n	8005758 <HAL_SD_ReadBlocks+0x64>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 8005748:	68fb      	ldr	r3, [r7, #12]
 800574a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800574c:	f043 7200 	orr.w	r2, r3, #33554432	; 0x2000000
 8005750:	68fb      	ldr	r3, [r7, #12]
 8005752:	639a      	str	r2, [r3, #56]	; 0x38
      return HAL_ERROR;
 8005754:	2301      	movs	r3, #1
 8005756:	e1be      	b.n	8005ad6 <HAL_SD_ReadBlocks+0x3e2>
    }

    hsd->State = HAL_SD_STATE_BUSY;
 8005758:	68fb      	ldr	r3, [r7, #12]
 800575a:	2203      	movs	r2, #3
 800575c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Initialize data control register */
    hsd->Instance->DCTRL = 0U;
 8005760:	68fb      	ldr	r3, [r7, #12]
 8005762:	681b      	ldr	r3, [r3, #0]
 8005764:	2200      	movs	r2, #0
 8005766:	62da      	str	r2, [r3, #44]	; 0x2c

    if(hsd->SdCard.CardType != CARD_SDHC_SDXC)
 8005768:	68fb      	ldr	r3, [r7, #12]
 800576a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800576c:	2b01      	cmp	r3, #1
 800576e:	d002      	beq.n	8005776 <HAL_SD_ReadBlocks+0x82>
    {
      add *= 512U;
 8005770:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005772:	025b      	lsls	r3, r3, #9
 8005774:	63bb      	str	r3, [r7, #56]	; 0x38
    }

    /* Set Block Size for Card */
    errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 8005776:	68fb      	ldr	r3, [r7, #12]
 8005778:	681b      	ldr	r3, [r3, #0]
 800577a:	f44f 7100 	mov.w	r1, #512	; 0x200
 800577e:	4618      	mov	r0, r3
 8005780:	f001 ff80 	bl	8007684 <SDMMC_CmdBlockLength>
 8005784:	6478      	str	r0, [r7, #68]	; 0x44
    if(errorstate != HAL_SD_ERROR_NONE)
 8005786:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8005788:	2b00      	cmp	r3, #0
 800578a:	d00f      	beq.n	80057ac <HAL_SD_ReadBlocks+0xb8>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 800578c:	68fb      	ldr	r3, [r7, #12]
 800578e:	681b      	ldr	r3, [r3, #0]
 8005790:	4a9a      	ldr	r2, [pc, #616]	; (80059fc <HAL_SD_ReadBlocks+0x308>)
 8005792:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= errorstate;
 8005794:	68fb      	ldr	r3, [r7, #12]
 8005796:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005798:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800579a:	431a      	orrs	r2, r3
 800579c:	68fb      	ldr	r3, [r7, #12]
 800579e:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 80057a0:	68fb      	ldr	r3, [r7, #12]
 80057a2:	2201      	movs	r2, #1
 80057a4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      return HAL_ERROR;
 80057a8:	2301      	movs	r3, #1
 80057aa:	e194      	b.n	8005ad6 <HAL_SD_ReadBlocks+0x3e2>
    }

    /* Configure the SD DPSM (Data Path State Machine) */
    config.DataTimeOut   = SDMMC_DATATIMEOUT;
 80057ac:	f04f 33ff 	mov.w	r3, #4294967295
 80057b0:	617b      	str	r3, [r7, #20]
    config.DataLength    = NumberOfBlocks * BLOCKSIZE;
 80057b2:	683b      	ldr	r3, [r7, #0]
 80057b4:	025b      	lsls	r3, r3, #9
 80057b6:	61bb      	str	r3, [r7, #24]
    config.DataBlockSize = SDIO_DATABLOCK_SIZE_512B;
 80057b8:	2390      	movs	r3, #144	; 0x90
 80057ba:	61fb      	str	r3, [r7, #28]
    config.TransferDir   = SDIO_TRANSFER_DIR_TO_SDIO;
 80057bc:	2302      	movs	r3, #2
 80057be:	623b      	str	r3, [r7, #32]
    config.TransferMode  = SDIO_TRANSFER_MODE_BLOCK;
 80057c0:	2300      	movs	r3, #0
 80057c2:	627b      	str	r3, [r7, #36]	; 0x24
    config.DPSM          = SDIO_DPSM_ENABLE;
 80057c4:	2301      	movs	r3, #1
 80057c6:	62bb      	str	r3, [r7, #40]	; 0x28
    (void)SDIO_ConfigData(hsd->Instance, &config);
 80057c8:	68fb      	ldr	r3, [r7, #12]
 80057ca:	681b      	ldr	r3, [r3, #0]
 80057cc:	f107 0214 	add.w	r2, r7, #20
 80057d0:	4611      	mov	r1, r2
 80057d2:	4618      	mov	r0, r3
 80057d4:	f001 ff2a 	bl	800762c <SDIO_ConfigData>

    /* Read block(s) in polling mode */
    if(NumberOfBlocks > 1U)
 80057d8:	683b      	ldr	r3, [r7, #0]
 80057da:	2b01      	cmp	r3, #1
 80057dc:	d90a      	bls.n	80057f4 <HAL_SD_ReadBlocks+0x100>
    {
      hsd->Context = SD_CONTEXT_READ_MULTIPLE_BLOCK;
 80057de:	68fb      	ldr	r3, [r7, #12]
 80057e0:	2202      	movs	r2, #2
 80057e2:	631a      	str	r2, [r3, #48]	; 0x30

      /* Read Multi Block command */
      errorstate = SDMMC_CmdReadMultiBlock(hsd->Instance, add);
 80057e4:	68fb      	ldr	r3, [r7, #12]
 80057e6:	681b      	ldr	r3, [r3, #0]
 80057e8:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 80057ea:	4618      	mov	r0, r3
 80057ec:	f001 ff8e 	bl	800770c <SDMMC_CmdReadMultiBlock>
 80057f0:	6478      	str	r0, [r7, #68]	; 0x44
 80057f2:	e009      	b.n	8005808 <HAL_SD_ReadBlocks+0x114>
    }
    else
    {
      hsd->Context = SD_CONTEXT_READ_SINGLE_BLOCK;
 80057f4:	68fb      	ldr	r3, [r7, #12]
 80057f6:	2201      	movs	r2, #1
 80057f8:	631a      	str	r2, [r3, #48]	; 0x30

      /* Read Single Block command */
      errorstate = SDMMC_CmdReadSingleBlock(hsd->Instance, add);
 80057fa:	68fb      	ldr	r3, [r7, #12]
 80057fc:	681b      	ldr	r3, [r3, #0]
 80057fe:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8005800:	4618      	mov	r0, r3
 8005802:	f001 ff61 	bl	80076c8 <SDMMC_CmdReadSingleBlock>
 8005806:	6478      	str	r0, [r7, #68]	; 0x44
    }
    if(errorstate != HAL_SD_ERROR_NONE)
 8005808:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800580a:	2b00      	cmp	r3, #0
 800580c:	d012      	beq.n	8005834 <HAL_SD_ReadBlocks+0x140>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 800580e:	68fb      	ldr	r3, [r7, #12]
 8005810:	681b      	ldr	r3, [r3, #0]
 8005812:	4a7a      	ldr	r2, [pc, #488]	; (80059fc <HAL_SD_ReadBlocks+0x308>)
 8005814:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= errorstate;
 8005816:	68fb      	ldr	r3, [r7, #12]
 8005818:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800581a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800581c:	431a      	orrs	r2, r3
 800581e:	68fb      	ldr	r3, [r7, #12]
 8005820:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 8005822:	68fb      	ldr	r3, [r7, #12]
 8005824:	2201      	movs	r2, #1
 8005826:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 800582a:	68fb      	ldr	r3, [r7, #12]
 800582c:	2200      	movs	r2, #0
 800582e:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 8005830:	2301      	movs	r3, #1
 8005832:	e150      	b.n	8005ad6 <HAL_SD_ReadBlocks+0x3e2>
    }

    /* Poll on SDIO flags */
    dataremaining = config.DataLength;
 8005834:	69bb      	ldr	r3, [r7, #24]
 8005836:	63fb      	str	r3, [r7, #60]	; 0x3c
#if defined(SDIO_STA_STBITERR)
    while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DATAEND | SDIO_FLAG_STBITERR))
#else /* SDIO_STA_STBITERR not defined */
    while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DATAEND))
 8005838:	e061      	b.n	80058fe <HAL_SD_ReadBlocks+0x20a>
#endif /* SDIO_STA_STBITERR */
    {
      if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXFIFOHF) && (dataremaining > 0U))
 800583a:	68fb      	ldr	r3, [r7, #12]
 800583c:	681b      	ldr	r3, [r3, #0]
 800583e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005840:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8005844:	2b00      	cmp	r3, #0
 8005846:	d03c      	beq.n	80058c2 <HAL_SD_ReadBlocks+0x1ce>
 8005848:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800584a:	2b00      	cmp	r3, #0
 800584c:	d039      	beq.n	80058c2 <HAL_SD_ReadBlocks+0x1ce>
      {
        /* Read data from SDIO Rx FIFO */
        for(count = 0U; count < 8U; count++)
 800584e:	2300      	movs	r3, #0
 8005850:	643b      	str	r3, [r7, #64]	; 0x40
 8005852:	e033      	b.n	80058bc <HAL_SD_ReadBlocks+0x1c8>
        {
          data = SDIO_ReadFIFO(hsd->Instance);
 8005854:	68fb      	ldr	r3, [r7, #12]
 8005856:	681b      	ldr	r3, [r3, #0]
 8005858:	4618      	mov	r0, r3
 800585a:	f001 fe62 	bl	8007522 <SDIO_ReadFIFO>
 800585e:	62f8      	str	r0, [r7, #44]	; 0x2c
          *tempbuff = (uint8_t)(data & 0xFFU);
 8005860:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005862:	b2da      	uxtb	r2, r3
 8005864:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005866:	701a      	strb	r2, [r3, #0]
          tempbuff++;
 8005868:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800586a:	3301      	adds	r3, #1
 800586c:	637b      	str	r3, [r7, #52]	; 0x34
          dataremaining--;
 800586e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005870:	3b01      	subs	r3, #1
 8005872:	63fb      	str	r3, [r7, #60]	; 0x3c
          *tempbuff = (uint8_t)((data >> 8U) & 0xFFU);
 8005874:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005876:	0a1b      	lsrs	r3, r3, #8
 8005878:	b2da      	uxtb	r2, r3
 800587a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800587c:	701a      	strb	r2, [r3, #0]
          tempbuff++;
 800587e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005880:	3301      	adds	r3, #1
 8005882:	637b      	str	r3, [r7, #52]	; 0x34
          dataremaining--;
 8005884:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005886:	3b01      	subs	r3, #1
 8005888:	63fb      	str	r3, [r7, #60]	; 0x3c
          *tempbuff = (uint8_t)((data >> 16U) & 0xFFU);
 800588a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800588c:	0c1b      	lsrs	r3, r3, #16
 800588e:	b2da      	uxtb	r2, r3
 8005890:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005892:	701a      	strb	r2, [r3, #0]
          tempbuff++;
 8005894:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005896:	3301      	adds	r3, #1
 8005898:	637b      	str	r3, [r7, #52]	; 0x34
          dataremaining--;
 800589a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800589c:	3b01      	subs	r3, #1
 800589e:	63fb      	str	r3, [r7, #60]	; 0x3c
          *tempbuff = (uint8_t)((data >> 24U) & 0xFFU);
 80058a0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80058a2:	0e1b      	lsrs	r3, r3, #24
 80058a4:	b2da      	uxtb	r2, r3
 80058a6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80058a8:	701a      	strb	r2, [r3, #0]
          tempbuff++;
 80058aa:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80058ac:	3301      	adds	r3, #1
 80058ae:	637b      	str	r3, [r7, #52]	; 0x34
          dataremaining--;
 80058b0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80058b2:	3b01      	subs	r3, #1
 80058b4:	63fb      	str	r3, [r7, #60]	; 0x3c
        for(count = 0U; count < 8U; count++)
 80058b6:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80058b8:	3301      	adds	r3, #1
 80058ba:	643b      	str	r3, [r7, #64]	; 0x40
 80058bc:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80058be:	2b07      	cmp	r3, #7
 80058c0:	d9c8      	bls.n	8005854 <HAL_SD_ReadBlocks+0x160>
        }
      }

      if(((HAL_GetTick()-tickstart) >=  Timeout) || (Timeout == 0U))
 80058c2:	f7fd f967 	bl	8002b94 <HAL_GetTick>
 80058c6:	4602      	mov	r2, r0
 80058c8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80058ca:	1ad3      	subs	r3, r2, r3
 80058cc:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 80058ce:	429a      	cmp	r2, r3
 80058d0:	d902      	bls.n	80058d8 <HAL_SD_ReadBlocks+0x1e4>
 80058d2:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80058d4:	2b00      	cmp	r3, #0
 80058d6:	d112      	bne.n	80058fe <HAL_SD_ReadBlocks+0x20a>
      {
        /* Clear all the static flags */
        __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 80058d8:	68fb      	ldr	r3, [r7, #12]
 80058da:	681b      	ldr	r3, [r3, #0]
 80058dc:	4a47      	ldr	r2, [pc, #284]	; (80059fc <HAL_SD_ReadBlocks+0x308>)
 80058de:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->ErrorCode |= HAL_SD_ERROR_TIMEOUT;
 80058e0:	68fb      	ldr	r3, [r7, #12]
 80058e2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80058e4:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 80058e8:	68fb      	ldr	r3, [r7, #12]
 80058ea:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->State= HAL_SD_STATE_READY;
 80058ec:	68fb      	ldr	r3, [r7, #12]
 80058ee:	2201      	movs	r2, #1
 80058f0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        hsd->Context = SD_CONTEXT_NONE;
 80058f4:	68fb      	ldr	r3, [r7, #12]
 80058f6:	2200      	movs	r2, #0
 80058f8:	631a      	str	r2, [r3, #48]	; 0x30
        return HAL_TIMEOUT;
 80058fa:	2303      	movs	r3, #3
 80058fc:	e0eb      	b.n	8005ad6 <HAL_SD_ReadBlocks+0x3e2>
    while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DATAEND))
 80058fe:	68fb      	ldr	r3, [r7, #12]
 8005900:	681b      	ldr	r3, [r3, #0]
 8005902:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005904:	f403 7395 	and.w	r3, r3, #298	; 0x12a
 8005908:	2b00      	cmp	r3, #0
 800590a:	d096      	beq.n	800583a <HAL_SD_ReadBlocks+0x146>
      }
    }
    
    /* Send stop transmission command in case of multiblock read */
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DATAEND) && (NumberOfBlocks > 1U))
 800590c:	68fb      	ldr	r3, [r7, #12]
 800590e:	681b      	ldr	r3, [r3, #0]
 8005910:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005912:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005916:	2b00      	cmp	r3, #0
 8005918:	d022      	beq.n	8005960 <HAL_SD_ReadBlocks+0x26c>
 800591a:	683b      	ldr	r3, [r7, #0]
 800591c:	2b01      	cmp	r3, #1
 800591e:	d91f      	bls.n	8005960 <HAL_SD_ReadBlocks+0x26c>
    {
      if(hsd->SdCard.CardType != CARD_SECURED)
 8005920:	68fb      	ldr	r3, [r7, #12]
 8005922:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005924:	2b03      	cmp	r3, #3
 8005926:	d01b      	beq.n	8005960 <HAL_SD_ReadBlocks+0x26c>
      {
        /* Send stop transmission command */
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 8005928:	68fb      	ldr	r3, [r7, #12]
 800592a:	681b      	ldr	r3, [r3, #0]
 800592c:	4618      	mov	r0, r3
 800592e:	f001 ff53 	bl	80077d8 <SDMMC_CmdStopTransfer>
 8005932:	6478      	str	r0, [r7, #68]	; 0x44
        if(errorstate != HAL_SD_ERROR_NONE)
 8005934:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8005936:	2b00      	cmp	r3, #0
 8005938:	d012      	beq.n	8005960 <HAL_SD_ReadBlocks+0x26c>
        {
          /* Clear all the static flags */
          __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 800593a:	68fb      	ldr	r3, [r7, #12]
 800593c:	681b      	ldr	r3, [r3, #0]
 800593e:	4a2f      	ldr	r2, [pc, #188]	; (80059fc <HAL_SD_ReadBlocks+0x308>)
 8005940:	639a      	str	r2, [r3, #56]	; 0x38
          hsd->ErrorCode |= errorstate;
 8005942:	68fb      	ldr	r3, [r7, #12]
 8005944:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005946:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8005948:	431a      	orrs	r2, r3
 800594a:	68fb      	ldr	r3, [r7, #12]
 800594c:	639a      	str	r2, [r3, #56]	; 0x38
          hsd->State = HAL_SD_STATE_READY;
 800594e:	68fb      	ldr	r3, [r7, #12]
 8005950:	2201      	movs	r2, #1
 8005952:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
          hsd->Context = SD_CONTEXT_NONE;
 8005956:	68fb      	ldr	r3, [r7, #12]
 8005958:	2200      	movs	r2, #0
 800595a:	631a      	str	r2, [r3, #48]	; 0x30
          return HAL_ERROR;
 800595c:	2301      	movs	r3, #1
 800595e:	e0ba      	b.n	8005ad6 <HAL_SD_ReadBlocks+0x3e2>
        }
      }
    }

    /* Get error state */
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DTIMEOUT))
 8005960:	68fb      	ldr	r3, [r7, #12]
 8005962:	681b      	ldr	r3, [r3, #0]
 8005964:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005966:	f003 0308 	and.w	r3, r3, #8
 800596a:	2b00      	cmp	r3, #0
 800596c:	d012      	beq.n	8005994 <HAL_SD_ReadBlocks+0x2a0>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 800596e:	68fb      	ldr	r3, [r7, #12]
 8005970:	681b      	ldr	r3, [r3, #0]
 8005972:	4a22      	ldr	r2, [pc, #136]	; (80059fc <HAL_SD_ReadBlocks+0x308>)
 8005974:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_TIMEOUT;
 8005976:	68fb      	ldr	r3, [r7, #12]
 8005978:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800597a:	f043 0208 	orr.w	r2, r3, #8
 800597e:	68fb      	ldr	r3, [r7, #12]
 8005980:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 8005982:	68fb      	ldr	r3, [r7, #12]
 8005984:	2201      	movs	r2, #1
 8005986:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 800598a:	68fb      	ldr	r3, [r7, #12]
 800598c:	2200      	movs	r2, #0
 800598e:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 8005990:	2301      	movs	r3, #1
 8005992:	e0a0      	b.n	8005ad6 <HAL_SD_ReadBlocks+0x3e2>
    }
    else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DCRCFAIL))
 8005994:	68fb      	ldr	r3, [r7, #12]
 8005996:	681b      	ldr	r3, [r3, #0]
 8005998:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800599a:	f003 0302 	and.w	r3, r3, #2
 800599e:	2b00      	cmp	r3, #0
 80059a0:	d012      	beq.n	80059c8 <HAL_SD_ReadBlocks+0x2d4>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 80059a2:	68fb      	ldr	r3, [r7, #12]
 80059a4:	681b      	ldr	r3, [r3, #0]
 80059a6:	4a15      	ldr	r2, [pc, #84]	; (80059fc <HAL_SD_ReadBlocks+0x308>)
 80059a8:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_CRC_FAIL;
 80059aa:	68fb      	ldr	r3, [r7, #12]
 80059ac:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80059ae:	f043 0202 	orr.w	r2, r3, #2
 80059b2:	68fb      	ldr	r3, [r7, #12]
 80059b4:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 80059b6:	68fb      	ldr	r3, [r7, #12]
 80059b8:	2201      	movs	r2, #1
 80059ba:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 80059be:	68fb      	ldr	r3, [r7, #12]
 80059c0:	2200      	movs	r2, #0
 80059c2:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 80059c4:	2301      	movs	r3, #1
 80059c6:	e086      	b.n	8005ad6 <HAL_SD_ReadBlocks+0x3e2>
    }
    else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR))
 80059c8:	68fb      	ldr	r3, [r7, #12]
 80059ca:	681b      	ldr	r3, [r3, #0]
 80059cc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80059ce:	f003 0320 	and.w	r3, r3, #32
 80059d2:	2b00      	cmp	r3, #0
 80059d4:	d063      	beq.n	8005a9e <HAL_SD_ReadBlocks+0x3aa>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 80059d6:	68fb      	ldr	r3, [r7, #12]
 80059d8:	681b      	ldr	r3, [r3, #0]
 80059da:	4a08      	ldr	r2, [pc, #32]	; (80059fc <HAL_SD_ReadBlocks+0x308>)
 80059dc:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_RX_OVERRUN;
 80059de:	68fb      	ldr	r3, [r7, #12]
 80059e0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80059e2:	f043 0220 	orr.w	r2, r3, #32
 80059e6:	68fb      	ldr	r3, [r7, #12]
 80059e8:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 80059ea:	68fb      	ldr	r3, [r7, #12]
 80059ec:	2201      	movs	r2, #1
 80059ee:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 80059f2:	68fb      	ldr	r3, [r7, #12]
 80059f4:	2200      	movs	r2, #0
 80059f6:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 80059f8:	2301      	movs	r3, #1
 80059fa:	e06c      	b.n	8005ad6 <HAL_SD_ReadBlocks+0x3e2>
 80059fc:	004005ff 	.word	0x004005ff
    }

    /* Empty FIFO if there is still any data */
    while ((__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXDAVL)) && (dataremaining > 0U))
    {
      data = SDIO_ReadFIFO(hsd->Instance);
 8005a00:	68fb      	ldr	r3, [r7, #12]
 8005a02:	681b      	ldr	r3, [r3, #0]
 8005a04:	4618      	mov	r0, r3
 8005a06:	f001 fd8c 	bl	8007522 <SDIO_ReadFIFO>
 8005a0a:	62f8      	str	r0, [r7, #44]	; 0x2c
      *tempbuff = (uint8_t)(data & 0xFFU);
 8005a0c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005a0e:	b2da      	uxtb	r2, r3
 8005a10:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005a12:	701a      	strb	r2, [r3, #0]
      tempbuff++;
 8005a14:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005a16:	3301      	adds	r3, #1
 8005a18:	637b      	str	r3, [r7, #52]	; 0x34
      dataremaining--;
 8005a1a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005a1c:	3b01      	subs	r3, #1
 8005a1e:	63fb      	str	r3, [r7, #60]	; 0x3c
      *tempbuff = (uint8_t)((data >> 8U) & 0xFFU);
 8005a20:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005a22:	0a1b      	lsrs	r3, r3, #8
 8005a24:	b2da      	uxtb	r2, r3
 8005a26:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005a28:	701a      	strb	r2, [r3, #0]
      tempbuff++;
 8005a2a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005a2c:	3301      	adds	r3, #1
 8005a2e:	637b      	str	r3, [r7, #52]	; 0x34
      dataremaining--;
 8005a30:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005a32:	3b01      	subs	r3, #1
 8005a34:	63fb      	str	r3, [r7, #60]	; 0x3c
      *tempbuff = (uint8_t)((data >> 16U) & 0xFFU);
 8005a36:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005a38:	0c1b      	lsrs	r3, r3, #16
 8005a3a:	b2da      	uxtb	r2, r3
 8005a3c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005a3e:	701a      	strb	r2, [r3, #0]
      tempbuff++;
 8005a40:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005a42:	3301      	adds	r3, #1
 8005a44:	637b      	str	r3, [r7, #52]	; 0x34
      dataremaining--;
 8005a46:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005a48:	3b01      	subs	r3, #1
 8005a4a:	63fb      	str	r3, [r7, #60]	; 0x3c
      *tempbuff = (uint8_t)((data >> 24U) & 0xFFU);
 8005a4c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005a4e:	0e1b      	lsrs	r3, r3, #24
 8005a50:	b2da      	uxtb	r2, r3
 8005a52:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005a54:	701a      	strb	r2, [r3, #0]
      tempbuff++;
 8005a56:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005a58:	3301      	adds	r3, #1
 8005a5a:	637b      	str	r3, [r7, #52]	; 0x34
      dataremaining--;
 8005a5c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005a5e:	3b01      	subs	r3, #1
 8005a60:	63fb      	str	r3, [r7, #60]	; 0x3c

      if(((HAL_GetTick()-tickstart) >=  Timeout) || (Timeout == 0U))
 8005a62:	f7fd f897 	bl	8002b94 <HAL_GetTick>
 8005a66:	4602      	mov	r2, r0
 8005a68:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005a6a:	1ad3      	subs	r3, r2, r3
 8005a6c:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8005a6e:	429a      	cmp	r2, r3
 8005a70:	d902      	bls.n	8005a78 <HAL_SD_ReadBlocks+0x384>
 8005a72:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8005a74:	2b00      	cmp	r3, #0
 8005a76:	d112      	bne.n	8005a9e <HAL_SD_ReadBlocks+0x3aa>
      {
        /* Clear all the static flags */
        __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8005a78:	68fb      	ldr	r3, [r7, #12]
 8005a7a:	681b      	ldr	r3, [r3, #0]
 8005a7c:	4a18      	ldr	r2, [pc, #96]	; (8005ae0 <HAL_SD_ReadBlocks+0x3ec>)
 8005a7e:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->ErrorCode |= HAL_SD_ERROR_TIMEOUT;
 8005a80:	68fb      	ldr	r3, [r7, #12]
 8005a82:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005a84:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 8005a88:	68fb      	ldr	r3, [r7, #12]
 8005a8a:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->State= HAL_SD_STATE_READY;
 8005a8c:	68fb      	ldr	r3, [r7, #12]
 8005a8e:	2201      	movs	r2, #1
 8005a90:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        hsd->Context = SD_CONTEXT_NONE;
 8005a94:	68fb      	ldr	r3, [r7, #12]
 8005a96:	2200      	movs	r2, #0
 8005a98:	631a      	str	r2, [r3, #48]	; 0x30
        return HAL_ERROR;
 8005a9a:	2301      	movs	r3, #1
 8005a9c:	e01b      	b.n	8005ad6 <HAL_SD_ReadBlocks+0x3e2>
    while ((__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXDAVL)) && (dataremaining > 0U))
 8005a9e:	68fb      	ldr	r3, [r7, #12]
 8005aa0:	681b      	ldr	r3, [r3, #0]
 8005aa2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005aa4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8005aa8:	2b00      	cmp	r3, #0
 8005aaa:	d002      	beq.n	8005ab2 <HAL_SD_ReadBlocks+0x3be>
 8005aac:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005aae:	2b00      	cmp	r3, #0
 8005ab0:	d1a6      	bne.n	8005a00 <HAL_SD_ReadBlocks+0x30c>
      }
    }

    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 8005ab2:	68fb      	ldr	r3, [r7, #12]
 8005ab4:	681b      	ldr	r3, [r3, #0]
 8005ab6:	f240 523a 	movw	r2, #1338	; 0x53a
 8005aba:	639a      	str	r2, [r3, #56]	; 0x38

    hsd->State = HAL_SD_STATE_READY;
 8005abc:	68fb      	ldr	r3, [r7, #12]
 8005abe:	2201      	movs	r2, #1
 8005ac0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    return HAL_OK;
 8005ac4:	2300      	movs	r3, #0
 8005ac6:	e006      	b.n	8005ad6 <HAL_SD_ReadBlocks+0x3e2>
  }
  else
  {
    hsd->ErrorCode |= HAL_SD_ERROR_BUSY;
 8005ac8:	68fb      	ldr	r3, [r7, #12]
 8005aca:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005acc:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 8005ad0:	68fb      	ldr	r3, [r7, #12]
 8005ad2:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 8005ad4:	2301      	movs	r3, #1
  }
}
 8005ad6:	4618      	mov	r0, r3
 8005ad8:	3748      	adds	r7, #72	; 0x48
 8005ada:	46bd      	mov	sp, r7
 8005adc:	bd80      	pop	{r7, pc}
 8005ade:	bf00      	nop
 8005ae0:	004005ff 	.word	0x004005ff

08005ae4 <HAL_SD_WriteBlocks>:
  * @param  NumberOfBlocks: Number of SD blocks to write
  * @param  Timeout: Specify timeout value
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_WriteBlocks(SD_HandleTypeDef *hsd, uint8_t *pData, uint32_t BlockAdd, uint32_t NumberOfBlocks, uint32_t Timeout)
{
 8005ae4:	b580      	push	{r7, lr}
 8005ae6:	b092      	sub	sp, #72	; 0x48
 8005ae8:	af00      	add	r7, sp, #0
 8005aea:	60f8      	str	r0, [r7, #12]
 8005aec:	60b9      	str	r1, [r7, #8]
 8005aee:	607a      	str	r2, [r7, #4]
 8005af0:	603b      	str	r3, [r7, #0]
  SDIO_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t tickstart = HAL_GetTick();
 8005af2:	f7fd f84f 	bl	8002b94 <HAL_GetTick>
 8005af6:	6338      	str	r0, [r7, #48]	; 0x30
  uint32_t count, data, dataremaining;
  uint32_t add = BlockAdd;
 8005af8:	687b      	ldr	r3, [r7, #4]
 8005afa:	63bb      	str	r3, [r7, #56]	; 0x38
  uint8_t *tempbuff = pData;
 8005afc:	68bb      	ldr	r3, [r7, #8]
 8005afe:	637b      	str	r3, [r7, #52]	; 0x34

  if(NULL == pData)
 8005b00:	68bb      	ldr	r3, [r7, #8]
 8005b02:	2b00      	cmp	r3, #0
 8005b04:	d107      	bne.n	8005b16 <HAL_SD_WriteBlocks+0x32>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 8005b06:	68fb      	ldr	r3, [r7, #12]
 8005b08:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005b0a:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 8005b0e:	68fb      	ldr	r3, [r7, #12]
 8005b10:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 8005b12:	2301      	movs	r3, #1
 8005b14:	e182      	b.n	8005e1c <HAL_SD_WriteBlocks+0x338>
  }

  if(hsd->State == HAL_SD_STATE_READY)
 8005b16:	68fb      	ldr	r3, [r7, #12]
 8005b18:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8005b1c:	b2db      	uxtb	r3, r3
 8005b1e:	2b01      	cmp	r3, #1
 8005b20:	f040 8175 	bne.w	8005e0e <HAL_SD_WriteBlocks+0x32a>
  {
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 8005b24:	68fb      	ldr	r3, [r7, #12]
 8005b26:	2200      	movs	r2, #0
 8005b28:	639a      	str	r2, [r3, #56]	; 0x38

    if((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 8005b2a:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8005b2c:	683b      	ldr	r3, [r7, #0]
 8005b2e:	441a      	add	r2, r3
 8005b30:	68fb      	ldr	r3, [r7, #12]
 8005b32:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005b34:	429a      	cmp	r2, r3
 8005b36:	d907      	bls.n	8005b48 <HAL_SD_WriteBlocks+0x64>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 8005b38:	68fb      	ldr	r3, [r7, #12]
 8005b3a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005b3c:	f043 7200 	orr.w	r2, r3, #33554432	; 0x2000000
 8005b40:	68fb      	ldr	r3, [r7, #12]
 8005b42:	639a      	str	r2, [r3, #56]	; 0x38
      return HAL_ERROR;
 8005b44:	2301      	movs	r3, #1
 8005b46:	e169      	b.n	8005e1c <HAL_SD_WriteBlocks+0x338>
    }

    hsd->State = HAL_SD_STATE_BUSY;
 8005b48:	68fb      	ldr	r3, [r7, #12]
 8005b4a:	2203      	movs	r2, #3
 8005b4c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Initialize data control register */
    hsd->Instance->DCTRL = 0U;
 8005b50:	68fb      	ldr	r3, [r7, #12]
 8005b52:	681b      	ldr	r3, [r3, #0]
 8005b54:	2200      	movs	r2, #0
 8005b56:	62da      	str	r2, [r3, #44]	; 0x2c

    if(hsd->SdCard.CardType != CARD_SDHC_SDXC)
 8005b58:	68fb      	ldr	r3, [r7, #12]
 8005b5a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005b5c:	2b01      	cmp	r3, #1
 8005b5e:	d002      	beq.n	8005b66 <HAL_SD_WriteBlocks+0x82>
    {
      add *= 512U;
 8005b60:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005b62:	025b      	lsls	r3, r3, #9
 8005b64:	63bb      	str	r3, [r7, #56]	; 0x38
    }

    /* Set Block Size for Card */
    errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 8005b66:	68fb      	ldr	r3, [r7, #12]
 8005b68:	681b      	ldr	r3, [r3, #0]
 8005b6a:	f44f 7100 	mov.w	r1, #512	; 0x200
 8005b6e:	4618      	mov	r0, r3
 8005b70:	f001 fd88 	bl	8007684 <SDMMC_CmdBlockLength>
 8005b74:	6478      	str	r0, [r7, #68]	; 0x44
    if(errorstate != HAL_SD_ERROR_NONE)
 8005b76:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8005b78:	2b00      	cmp	r3, #0
 8005b7a:	d00f      	beq.n	8005b9c <HAL_SD_WriteBlocks+0xb8>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8005b7c:	68fb      	ldr	r3, [r7, #12]
 8005b7e:	681b      	ldr	r3, [r3, #0]
 8005b80:	4a9c      	ldr	r2, [pc, #624]	; (8005df4 <HAL_SD_WriteBlocks+0x310>)
 8005b82:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= errorstate;
 8005b84:	68fb      	ldr	r3, [r7, #12]
 8005b86:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005b88:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8005b8a:	431a      	orrs	r2, r3
 8005b8c:	68fb      	ldr	r3, [r7, #12]
 8005b8e:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 8005b90:	68fb      	ldr	r3, [r7, #12]
 8005b92:	2201      	movs	r2, #1
 8005b94:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      return HAL_ERROR;
 8005b98:	2301      	movs	r3, #1
 8005b9a:	e13f      	b.n	8005e1c <HAL_SD_WriteBlocks+0x338>
    }

    /* Configure the SD DPSM (Data Path State Machine) */
    config.DataTimeOut   = SDMMC_DATATIMEOUT;
 8005b9c:	f04f 33ff 	mov.w	r3, #4294967295
 8005ba0:	61bb      	str	r3, [r7, #24]
    config.DataLength    = NumberOfBlocks * BLOCKSIZE;
 8005ba2:	683b      	ldr	r3, [r7, #0]
 8005ba4:	025b      	lsls	r3, r3, #9
 8005ba6:	61fb      	str	r3, [r7, #28]
    config.DataBlockSize = SDIO_DATABLOCK_SIZE_512B;
 8005ba8:	2390      	movs	r3, #144	; 0x90
 8005baa:	623b      	str	r3, [r7, #32]
    config.TransferDir   = SDIO_TRANSFER_DIR_TO_CARD;
 8005bac:	2300      	movs	r3, #0
 8005bae:	627b      	str	r3, [r7, #36]	; 0x24
    config.TransferMode  = SDIO_TRANSFER_MODE_BLOCK;
 8005bb0:	2300      	movs	r3, #0
 8005bb2:	62bb      	str	r3, [r7, #40]	; 0x28
    config.DPSM          = SDIO_DPSM_ENABLE;
 8005bb4:	2301      	movs	r3, #1
 8005bb6:	62fb      	str	r3, [r7, #44]	; 0x2c
    (void)SDIO_ConfigData(hsd->Instance, &config);
 8005bb8:	68fb      	ldr	r3, [r7, #12]
 8005bba:	681b      	ldr	r3, [r3, #0]
 8005bbc:	f107 0218 	add.w	r2, r7, #24
 8005bc0:	4611      	mov	r1, r2
 8005bc2:	4618      	mov	r0, r3
 8005bc4:	f001 fd32 	bl	800762c <SDIO_ConfigData>

    /* Write Blocks in Polling mode */
    if(NumberOfBlocks > 1U)
 8005bc8:	683b      	ldr	r3, [r7, #0]
 8005bca:	2b01      	cmp	r3, #1
 8005bcc:	d90a      	bls.n	8005be4 <HAL_SD_WriteBlocks+0x100>
    {
      hsd->Context = SD_CONTEXT_WRITE_MULTIPLE_BLOCK;
 8005bce:	68fb      	ldr	r3, [r7, #12]
 8005bd0:	2220      	movs	r2, #32
 8005bd2:	631a      	str	r2, [r3, #48]	; 0x30

      /* Write Multi Block command */
      errorstate = SDMMC_CmdWriteMultiBlock(hsd->Instance, add);
 8005bd4:	68fb      	ldr	r3, [r7, #12]
 8005bd6:	681b      	ldr	r3, [r3, #0]
 8005bd8:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8005bda:	4618      	mov	r0, r3
 8005bdc:	f001 fdda 	bl	8007794 <SDMMC_CmdWriteMultiBlock>
 8005be0:	6478      	str	r0, [r7, #68]	; 0x44
 8005be2:	e009      	b.n	8005bf8 <HAL_SD_WriteBlocks+0x114>
    }
    else
    {
      hsd->Context = SD_CONTEXT_WRITE_SINGLE_BLOCK;
 8005be4:	68fb      	ldr	r3, [r7, #12]
 8005be6:	2210      	movs	r2, #16
 8005be8:	631a      	str	r2, [r3, #48]	; 0x30

      /* Write Single Block command */
      errorstate = SDMMC_CmdWriteSingleBlock(hsd->Instance, add);
 8005bea:	68fb      	ldr	r3, [r7, #12]
 8005bec:	681b      	ldr	r3, [r3, #0]
 8005bee:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8005bf0:	4618      	mov	r0, r3
 8005bf2:	f001 fdad 	bl	8007750 <SDMMC_CmdWriteSingleBlock>
 8005bf6:	6478      	str	r0, [r7, #68]	; 0x44
    }
    if(errorstate != HAL_SD_ERROR_NONE)
 8005bf8:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8005bfa:	2b00      	cmp	r3, #0
 8005bfc:	d012      	beq.n	8005c24 <HAL_SD_WriteBlocks+0x140>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8005bfe:	68fb      	ldr	r3, [r7, #12]
 8005c00:	681b      	ldr	r3, [r3, #0]
 8005c02:	4a7c      	ldr	r2, [pc, #496]	; (8005df4 <HAL_SD_WriteBlocks+0x310>)
 8005c04:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= errorstate;
 8005c06:	68fb      	ldr	r3, [r7, #12]
 8005c08:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005c0a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8005c0c:	431a      	orrs	r2, r3
 8005c0e:	68fb      	ldr	r3, [r7, #12]
 8005c10:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 8005c12:	68fb      	ldr	r3, [r7, #12]
 8005c14:	2201      	movs	r2, #1
 8005c16:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8005c1a:	68fb      	ldr	r3, [r7, #12]
 8005c1c:	2200      	movs	r2, #0
 8005c1e:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 8005c20:	2301      	movs	r3, #1
 8005c22:	e0fb      	b.n	8005e1c <HAL_SD_WriteBlocks+0x338>
    }

    /* Write block(s) in polling mode */
    dataremaining = config.DataLength;
 8005c24:	69fb      	ldr	r3, [r7, #28]
 8005c26:	63fb      	str	r3, [r7, #60]	; 0x3c
#if defined(SDIO_STA_STBITERR)
    while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXUNDERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DATAEND | SDIO_FLAG_STBITERR))
#else /* SDIO_STA_STBITERR not defined */
    while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXUNDERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DATAEND))
 8005c28:	e065      	b.n	8005cf6 <HAL_SD_WriteBlocks+0x212>
#endif /* SDIO_STA_STBITERR */
    {
      if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXFIFOHE) && (dataremaining > 0U))
 8005c2a:	68fb      	ldr	r3, [r7, #12]
 8005c2c:	681b      	ldr	r3, [r3, #0]
 8005c2e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005c30:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8005c34:	2b00      	cmp	r3, #0
 8005c36:	d040      	beq.n	8005cba <HAL_SD_WriteBlocks+0x1d6>
 8005c38:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005c3a:	2b00      	cmp	r3, #0
 8005c3c:	d03d      	beq.n	8005cba <HAL_SD_WriteBlocks+0x1d6>
      {
        /* Write data to SDIO Tx FIFO */
        for(count = 0U; count < 8U; count++)
 8005c3e:	2300      	movs	r3, #0
 8005c40:	643b      	str	r3, [r7, #64]	; 0x40
 8005c42:	e037      	b.n	8005cb4 <HAL_SD_WriteBlocks+0x1d0>
        {
          data = (uint32_t)(*tempbuff);
 8005c44:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005c46:	781b      	ldrb	r3, [r3, #0]
 8005c48:	617b      	str	r3, [r7, #20]
          tempbuff++;
 8005c4a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005c4c:	3301      	adds	r3, #1
 8005c4e:	637b      	str	r3, [r7, #52]	; 0x34
          dataremaining--;
 8005c50:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005c52:	3b01      	subs	r3, #1
 8005c54:	63fb      	str	r3, [r7, #60]	; 0x3c
          data |= ((uint32_t)(*tempbuff) << 8U);
 8005c56:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005c58:	781b      	ldrb	r3, [r3, #0]
 8005c5a:	021a      	lsls	r2, r3, #8
 8005c5c:	697b      	ldr	r3, [r7, #20]
 8005c5e:	4313      	orrs	r3, r2
 8005c60:	617b      	str	r3, [r7, #20]
          tempbuff++;
 8005c62:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005c64:	3301      	adds	r3, #1
 8005c66:	637b      	str	r3, [r7, #52]	; 0x34
          dataremaining--;
 8005c68:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005c6a:	3b01      	subs	r3, #1
 8005c6c:	63fb      	str	r3, [r7, #60]	; 0x3c
          data |= ((uint32_t)(*tempbuff) << 16U);
 8005c6e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005c70:	781b      	ldrb	r3, [r3, #0]
 8005c72:	041a      	lsls	r2, r3, #16
 8005c74:	697b      	ldr	r3, [r7, #20]
 8005c76:	4313      	orrs	r3, r2
 8005c78:	617b      	str	r3, [r7, #20]
          tempbuff++;
 8005c7a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005c7c:	3301      	adds	r3, #1
 8005c7e:	637b      	str	r3, [r7, #52]	; 0x34
          dataremaining--;
 8005c80:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005c82:	3b01      	subs	r3, #1
 8005c84:	63fb      	str	r3, [r7, #60]	; 0x3c
          data |= ((uint32_t)(*tempbuff) << 24U);
 8005c86:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005c88:	781b      	ldrb	r3, [r3, #0]
 8005c8a:	061a      	lsls	r2, r3, #24
 8005c8c:	697b      	ldr	r3, [r7, #20]
 8005c8e:	4313      	orrs	r3, r2
 8005c90:	617b      	str	r3, [r7, #20]
          tempbuff++;
 8005c92:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005c94:	3301      	adds	r3, #1
 8005c96:	637b      	str	r3, [r7, #52]	; 0x34
          dataremaining--;
 8005c98:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005c9a:	3b01      	subs	r3, #1
 8005c9c:	63fb      	str	r3, [r7, #60]	; 0x3c
          (void)SDIO_WriteFIFO(hsd->Instance, &data);
 8005c9e:	68fb      	ldr	r3, [r7, #12]
 8005ca0:	681b      	ldr	r3, [r3, #0]
 8005ca2:	f107 0214 	add.w	r2, r7, #20
 8005ca6:	4611      	mov	r1, r2
 8005ca8:	4618      	mov	r0, r3
 8005caa:	f001 fc47 	bl	800753c <SDIO_WriteFIFO>
        for(count = 0U; count < 8U; count++)
 8005cae:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005cb0:	3301      	adds	r3, #1
 8005cb2:	643b      	str	r3, [r7, #64]	; 0x40
 8005cb4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005cb6:	2b07      	cmp	r3, #7
 8005cb8:	d9c4      	bls.n	8005c44 <HAL_SD_WriteBlocks+0x160>
        }
      }

      if(((HAL_GetTick()-tickstart) >=  Timeout) || (Timeout == 0U))
 8005cba:	f7fc ff6b 	bl	8002b94 <HAL_GetTick>
 8005cbe:	4602      	mov	r2, r0
 8005cc0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005cc2:	1ad3      	subs	r3, r2, r3
 8005cc4:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8005cc6:	429a      	cmp	r2, r3
 8005cc8:	d902      	bls.n	8005cd0 <HAL_SD_WriteBlocks+0x1ec>
 8005cca:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8005ccc:	2b00      	cmp	r3, #0
 8005cce:	d112      	bne.n	8005cf6 <HAL_SD_WriteBlocks+0x212>
      {
        /* Clear all the static flags */
        __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8005cd0:	68fb      	ldr	r3, [r7, #12]
 8005cd2:	681b      	ldr	r3, [r3, #0]
 8005cd4:	4a47      	ldr	r2, [pc, #284]	; (8005df4 <HAL_SD_WriteBlocks+0x310>)
 8005cd6:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->ErrorCode |= errorstate;
 8005cd8:	68fb      	ldr	r3, [r7, #12]
 8005cda:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005cdc:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8005cde:	431a      	orrs	r2, r3
 8005ce0:	68fb      	ldr	r3, [r7, #12]
 8005ce2:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->State = HAL_SD_STATE_READY;
 8005ce4:	68fb      	ldr	r3, [r7, #12]
 8005ce6:	2201      	movs	r2, #1
 8005ce8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        hsd->Context = SD_CONTEXT_NONE;
 8005cec:	68fb      	ldr	r3, [r7, #12]
 8005cee:	2200      	movs	r2, #0
 8005cf0:	631a      	str	r2, [r3, #48]	; 0x30
        return HAL_TIMEOUT;
 8005cf2:	2303      	movs	r3, #3
 8005cf4:	e092      	b.n	8005e1c <HAL_SD_WriteBlocks+0x338>
    while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXUNDERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DATAEND))
 8005cf6:	68fb      	ldr	r3, [r7, #12]
 8005cf8:	681b      	ldr	r3, [r3, #0]
 8005cfa:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005cfc:	f403 738d 	and.w	r3, r3, #282	; 0x11a
 8005d00:	2b00      	cmp	r3, #0
 8005d02:	d092      	beq.n	8005c2a <HAL_SD_WriteBlocks+0x146>
      }
    }

    /* Send stop transmission command in case of multiblock write */
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DATAEND) && (NumberOfBlocks > 1U))
 8005d04:	68fb      	ldr	r3, [r7, #12]
 8005d06:	681b      	ldr	r3, [r3, #0]
 8005d08:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005d0a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005d0e:	2b00      	cmp	r3, #0
 8005d10:	d022      	beq.n	8005d58 <HAL_SD_WriteBlocks+0x274>
 8005d12:	683b      	ldr	r3, [r7, #0]
 8005d14:	2b01      	cmp	r3, #1
 8005d16:	d91f      	bls.n	8005d58 <HAL_SD_WriteBlocks+0x274>
    {
      if(hsd->SdCard.CardType != CARD_SECURED)
 8005d18:	68fb      	ldr	r3, [r7, #12]
 8005d1a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005d1c:	2b03      	cmp	r3, #3
 8005d1e:	d01b      	beq.n	8005d58 <HAL_SD_WriteBlocks+0x274>
      {
        /* Send stop transmission command */
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 8005d20:	68fb      	ldr	r3, [r7, #12]
 8005d22:	681b      	ldr	r3, [r3, #0]
 8005d24:	4618      	mov	r0, r3
 8005d26:	f001 fd57 	bl	80077d8 <SDMMC_CmdStopTransfer>
 8005d2a:	6478      	str	r0, [r7, #68]	; 0x44
        if(errorstate != HAL_SD_ERROR_NONE)
 8005d2c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8005d2e:	2b00      	cmp	r3, #0
 8005d30:	d012      	beq.n	8005d58 <HAL_SD_WriteBlocks+0x274>
        {
          /* Clear all the static flags */
          __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8005d32:	68fb      	ldr	r3, [r7, #12]
 8005d34:	681b      	ldr	r3, [r3, #0]
 8005d36:	4a2f      	ldr	r2, [pc, #188]	; (8005df4 <HAL_SD_WriteBlocks+0x310>)
 8005d38:	639a      	str	r2, [r3, #56]	; 0x38
          hsd->ErrorCode |= errorstate;
 8005d3a:	68fb      	ldr	r3, [r7, #12]
 8005d3c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005d3e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8005d40:	431a      	orrs	r2, r3
 8005d42:	68fb      	ldr	r3, [r7, #12]
 8005d44:	639a      	str	r2, [r3, #56]	; 0x38
          hsd->State = HAL_SD_STATE_READY;
 8005d46:	68fb      	ldr	r3, [r7, #12]
 8005d48:	2201      	movs	r2, #1
 8005d4a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
          hsd->Context = SD_CONTEXT_NONE;
 8005d4e:	68fb      	ldr	r3, [r7, #12]
 8005d50:	2200      	movs	r2, #0
 8005d52:	631a      	str	r2, [r3, #48]	; 0x30
          return HAL_ERROR;
 8005d54:	2301      	movs	r3, #1
 8005d56:	e061      	b.n	8005e1c <HAL_SD_WriteBlocks+0x338>
        }
      }
    }

    /* Get error state */
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DTIMEOUT))
 8005d58:	68fb      	ldr	r3, [r7, #12]
 8005d5a:	681b      	ldr	r3, [r3, #0]
 8005d5c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005d5e:	f003 0308 	and.w	r3, r3, #8
 8005d62:	2b00      	cmp	r3, #0
 8005d64:	d012      	beq.n	8005d8c <HAL_SD_WriteBlocks+0x2a8>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8005d66:	68fb      	ldr	r3, [r7, #12]
 8005d68:	681b      	ldr	r3, [r3, #0]
 8005d6a:	4a22      	ldr	r2, [pc, #136]	; (8005df4 <HAL_SD_WriteBlocks+0x310>)
 8005d6c:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_TIMEOUT;
 8005d6e:	68fb      	ldr	r3, [r7, #12]
 8005d70:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005d72:	f043 0208 	orr.w	r2, r3, #8
 8005d76:	68fb      	ldr	r3, [r7, #12]
 8005d78:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 8005d7a:	68fb      	ldr	r3, [r7, #12]
 8005d7c:	2201      	movs	r2, #1
 8005d7e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8005d82:	68fb      	ldr	r3, [r7, #12]
 8005d84:	2200      	movs	r2, #0
 8005d86:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 8005d88:	2301      	movs	r3, #1
 8005d8a:	e047      	b.n	8005e1c <HAL_SD_WriteBlocks+0x338>
    }
    else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DCRCFAIL))
 8005d8c:	68fb      	ldr	r3, [r7, #12]
 8005d8e:	681b      	ldr	r3, [r3, #0]
 8005d90:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005d92:	f003 0302 	and.w	r3, r3, #2
 8005d96:	2b00      	cmp	r3, #0
 8005d98:	d012      	beq.n	8005dc0 <HAL_SD_WriteBlocks+0x2dc>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8005d9a:	68fb      	ldr	r3, [r7, #12]
 8005d9c:	681b      	ldr	r3, [r3, #0]
 8005d9e:	4a15      	ldr	r2, [pc, #84]	; (8005df4 <HAL_SD_WriteBlocks+0x310>)
 8005da0:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_CRC_FAIL;
 8005da2:	68fb      	ldr	r3, [r7, #12]
 8005da4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005da6:	f043 0202 	orr.w	r2, r3, #2
 8005daa:	68fb      	ldr	r3, [r7, #12]
 8005dac:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 8005dae:	68fb      	ldr	r3, [r7, #12]
 8005db0:	2201      	movs	r2, #1
 8005db2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8005db6:	68fb      	ldr	r3, [r7, #12]
 8005db8:	2200      	movs	r2, #0
 8005dba:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 8005dbc:	2301      	movs	r3, #1
 8005dbe:	e02d      	b.n	8005e1c <HAL_SD_WriteBlocks+0x338>
    }
    else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXUNDERR))
 8005dc0:	68fb      	ldr	r3, [r7, #12]
 8005dc2:	681b      	ldr	r3, [r3, #0]
 8005dc4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005dc6:	f003 0310 	and.w	r3, r3, #16
 8005dca:	2b00      	cmp	r3, #0
 8005dcc:	d014      	beq.n	8005df8 <HAL_SD_WriteBlocks+0x314>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8005dce:	68fb      	ldr	r3, [r7, #12]
 8005dd0:	681b      	ldr	r3, [r3, #0]
 8005dd2:	4a08      	ldr	r2, [pc, #32]	; (8005df4 <HAL_SD_WriteBlocks+0x310>)
 8005dd4:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_TX_UNDERRUN;
 8005dd6:	68fb      	ldr	r3, [r7, #12]
 8005dd8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005dda:	f043 0210 	orr.w	r2, r3, #16
 8005dde:	68fb      	ldr	r3, [r7, #12]
 8005de0:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 8005de2:	68fb      	ldr	r3, [r7, #12]
 8005de4:	2201      	movs	r2, #1
 8005de6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8005dea:	68fb      	ldr	r3, [r7, #12]
 8005dec:	2200      	movs	r2, #0
 8005dee:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 8005df0:	2301      	movs	r3, #1
 8005df2:	e013      	b.n	8005e1c <HAL_SD_WriteBlocks+0x338>
 8005df4:	004005ff 	.word	0x004005ff
    {
      /* Nothing to do */
    }

    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 8005df8:	68fb      	ldr	r3, [r7, #12]
 8005dfa:	681b      	ldr	r3, [r3, #0]
 8005dfc:	f240 523a 	movw	r2, #1338	; 0x53a
 8005e00:	639a      	str	r2, [r3, #56]	; 0x38

    hsd->State = HAL_SD_STATE_READY;
 8005e02:	68fb      	ldr	r3, [r7, #12]
 8005e04:	2201      	movs	r2, #1
 8005e06:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    return HAL_OK;
 8005e0a:	2300      	movs	r3, #0
 8005e0c:	e006      	b.n	8005e1c <HAL_SD_WriteBlocks+0x338>
  }
  else
  {
    hsd->ErrorCode |= HAL_SD_ERROR_BUSY;
 8005e0e:	68fb      	ldr	r3, [r7, #12]
 8005e10:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005e12:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 8005e16:	68fb      	ldr	r3, [r7, #12]
 8005e18:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 8005e1a:	2301      	movs	r3, #1
  }
}
 8005e1c:	4618      	mov	r0, r3
 8005e1e:	3748      	adds	r7, #72	; 0x48
 8005e20:	46bd      	mov	sp, r7
 8005e22:	bd80      	pop	{r7, pc}

08005e24 <HAL_SD_GetCardCSD>:
  * @param  pCSD: Pointer to a HAL_SD_CardCSDTypeDef structure that  
  *         contains all CSD register parameters
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardCSD(SD_HandleTypeDef *hsd, HAL_SD_CardCSDTypeDef *pCSD)
{
 8005e24:	b480      	push	{r7}
 8005e26:	b083      	sub	sp, #12
 8005e28:	af00      	add	r7, sp, #0
 8005e2a:	6078      	str	r0, [r7, #4]
 8005e2c:	6039      	str	r1, [r7, #0]
  pCSD->CSDStruct = (uint8_t)((hsd->CSD[0] & 0xC0000000U) >> 30U);
 8005e2e:	687b      	ldr	r3, [r7, #4]
 8005e30:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8005e32:	0f9b      	lsrs	r3, r3, #30
 8005e34:	b2da      	uxtb	r2, r3
 8005e36:	683b      	ldr	r3, [r7, #0]
 8005e38:	701a      	strb	r2, [r3, #0]

  pCSD->SysSpecVersion = (uint8_t)((hsd->CSD[0] & 0x3C000000U) >> 26U);
 8005e3a:	687b      	ldr	r3, [r7, #4]
 8005e3c:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8005e3e:	0e9b      	lsrs	r3, r3, #26
 8005e40:	b2db      	uxtb	r3, r3
 8005e42:	f003 030f 	and.w	r3, r3, #15
 8005e46:	b2da      	uxtb	r2, r3
 8005e48:	683b      	ldr	r3, [r7, #0]
 8005e4a:	705a      	strb	r2, [r3, #1]

  pCSD->Reserved1 = (uint8_t)((hsd->CSD[0] & 0x03000000U) >> 24U);
 8005e4c:	687b      	ldr	r3, [r7, #4]
 8005e4e:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8005e50:	0e1b      	lsrs	r3, r3, #24
 8005e52:	b2db      	uxtb	r3, r3
 8005e54:	f003 0303 	and.w	r3, r3, #3
 8005e58:	b2da      	uxtb	r2, r3
 8005e5a:	683b      	ldr	r3, [r7, #0]
 8005e5c:	709a      	strb	r2, [r3, #2]

  pCSD->TAAC = (uint8_t)((hsd->CSD[0] & 0x00FF0000U) >> 16U);
 8005e5e:	687b      	ldr	r3, [r7, #4]
 8005e60:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8005e62:	0c1b      	lsrs	r3, r3, #16
 8005e64:	b2da      	uxtb	r2, r3
 8005e66:	683b      	ldr	r3, [r7, #0]
 8005e68:	70da      	strb	r2, [r3, #3]

  pCSD->NSAC = (uint8_t)((hsd->CSD[0] & 0x0000FF00U) >> 8U);
 8005e6a:	687b      	ldr	r3, [r7, #4]
 8005e6c:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8005e6e:	0a1b      	lsrs	r3, r3, #8
 8005e70:	b2da      	uxtb	r2, r3
 8005e72:	683b      	ldr	r3, [r7, #0]
 8005e74:	711a      	strb	r2, [r3, #4]

  pCSD->MaxBusClkFrec = (uint8_t)(hsd->CSD[0] & 0x000000FFU);
 8005e76:	687b      	ldr	r3, [r7, #4]
 8005e78:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8005e7a:	b2da      	uxtb	r2, r3
 8005e7c:	683b      	ldr	r3, [r7, #0]
 8005e7e:	715a      	strb	r2, [r3, #5]

  pCSD->CardComdClasses = (uint16_t)((hsd->CSD[1] & 0xFFF00000U) >> 20U);
 8005e80:	687b      	ldr	r3, [r7, #4]
 8005e82:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8005e84:	0d1b      	lsrs	r3, r3, #20
 8005e86:	b29a      	uxth	r2, r3
 8005e88:	683b      	ldr	r3, [r7, #0]
 8005e8a:	80da      	strh	r2, [r3, #6]

  pCSD->RdBlockLen = (uint8_t)((hsd->CSD[1] & 0x000F0000U) >> 16U);
 8005e8c:	687b      	ldr	r3, [r7, #4]
 8005e8e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8005e90:	0c1b      	lsrs	r3, r3, #16
 8005e92:	b2db      	uxtb	r3, r3
 8005e94:	f003 030f 	and.w	r3, r3, #15
 8005e98:	b2da      	uxtb	r2, r3
 8005e9a:	683b      	ldr	r3, [r7, #0]
 8005e9c:	721a      	strb	r2, [r3, #8]

  pCSD->PartBlockRead   = (uint8_t)((hsd->CSD[1] & 0x00008000U) >> 15U);
 8005e9e:	687b      	ldr	r3, [r7, #4]
 8005ea0:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8005ea2:	0bdb      	lsrs	r3, r3, #15
 8005ea4:	b2db      	uxtb	r3, r3
 8005ea6:	f003 0301 	and.w	r3, r3, #1
 8005eaa:	b2da      	uxtb	r2, r3
 8005eac:	683b      	ldr	r3, [r7, #0]
 8005eae:	725a      	strb	r2, [r3, #9]

  pCSD->WrBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00004000U) >> 14U);
 8005eb0:	687b      	ldr	r3, [r7, #4]
 8005eb2:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8005eb4:	0b9b      	lsrs	r3, r3, #14
 8005eb6:	b2db      	uxtb	r3, r3
 8005eb8:	f003 0301 	and.w	r3, r3, #1
 8005ebc:	b2da      	uxtb	r2, r3
 8005ebe:	683b      	ldr	r3, [r7, #0]
 8005ec0:	729a      	strb	r2, [r3, #10]

  pCSD->RdBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00002000U) >> 13U);
 8005ec2:	687b      	ldr	r3, [r7, #4]
 8005ec4:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8005ec6:	0b5b      	lsrs	r3, r3, #13
 8005ec8:	b2db      	uxtb	r3, r3
 8005eca:	f003 0301 	and.w	r3, r3, #1
 8005ece:	b2da      	uxtb	r2, r3
 8005ed0:	683b      	ldr	r3, [r7, #0]
 8005ed2:	72da      	strb	r2, [r3, #11]

  pCSD->DSRImpl = (uint8_t)((hsd->CSD[1] & 0x00001000U) >> 12U);
 8005ed4:	687b      	ldr	r3, [r7, #4]
 8005ed6:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8005ed8:	0b1b      	lsrs	r3, r3, #12
 8005eda:	b2db      	uxtb	r3, r3
 8005edc:	f003 0301 	and.w	r3, r3, #1
 8005ee0:	b2da      	uxtb	r2, r3
 8005ee2:	683b      	ldr	r3, [r7, #0]
 8005ee4:	731a      	strb	r2, [r3, #12]

  pCSD->Reserved2 = 0U; /*!< Reserved */
 8005ee6:	683b      	ldr	r3, [r7, #0]
 8005ee8:	2200      	movs	r2, #0
 8005eea:	735a      	strb	r2, [r3, #13]

  if(hsd->SdCard.CardType == CARD_SDSC)
 8005eec:	687b      	ldr	r3, [r7, #4]
 8005eee:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005ef0:	2b00      	cmp	r3, #0
 8005ef2:	d163      	bne.n	8005fbc <HAL_SD_GetCardCSD+0x198>
  {
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x000003FFU) << 2U) | ((hsd->CSD[2] & 0xC0000000U) >> 30U));
 8005ef4:	687b      	ldr	r3, [r7, #4]
 8005ef6:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8005ef8:	009a      	lsls	r2, r3, #2
 8005efa:	f640 73fc 	movw	r3, #4092	; 0xffc
 8005efe:	4013      	ands	r3, r2
 8005f00:	687a      	ldr	r2, [r7, #4]
 8005f02:	6ed2      	ldr	r2, [r2, #108]	; 0x6c
 8005f04:	0f92      	lsrs	r2, r2, #30
 8005f06:	431a      	orrs	r2, r3
 8005f08:	683b      	ldr	r3, [r7, #0]
 8005f0a:	611a      	str	r2, [r3, #16]

    pCSD->MaxRdCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x38000000U) >> 27U);
 8005f0c:	687b      	ldr	r3, [r7, #4]
 8005f0e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8005f10:	0edb      	lsrs	r3, r3, #27
 8005f12:	b2db      	uxtb	r3, r3
 8005f14:	f003 0307 	and.w	r3, r3, #7
 8005f18:	b2da      	uxtb	r2, r3
 8005f1a:	683b      	ldr	r3, [r7, #0]
 8005f1c:	751a      	strb	r2, [r3, #20]

    pCSD->MaxRdCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x07000000U) >> 24U);
 8005f1e:	687b      	ldr	r3, [r7, #4]
 8005f20:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8005f22:	0e1b      	lsrs	r3, r3, #24
 8005f24:	b2db      	uxtb	r3, r3
 8005f26:	f003 0307 	and.w	r3, r3, #7
 8005f2a:	b2da      	uxtb	r2, r3
 8005f2c:	683b      	ldr	r3, [r7, #0]
 8005f2e:	755a      	strb	r2, [r3, #21]

    pCSD->MaxWrCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x00E00000U) >> 21U);
 8005f30:	687b      	ldr	r3, [r7, #4]
 8005f32:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8005f34:	0d5b      	lsrs	r3, r3, #21
 8005f36:	b2db      	uxtb	r3, r3
 8005f38:	f003 0307 	and.w	r3, r3, #7
 8005f3c:	b2da      	uxtb	r2, r3
 8005f3e:	683b      	ldr	r3, [r7, #0]
 8005f40:	759a      	strb	r2, [r3, #22]

    pCSD->MaxWrCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x001C0000U) >> 18U);
 8005f42:	687b      	ldr	r3, [r7, #4]
 8005f44:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8005f46:	0c9b      	lsrs	r3, r3, #18
 8005f48:	b2db      	uxtb	r3, r3
 8005f4a:	f003 0307 	and.w	r3, r3, #7
 8005f4e:	b2da      	uxtb	r2, r3
 8005f50:	683b      	ldr	r3, [r7, #0]
 8005f52:	75da      	strb	r2, [r3, #23]

    pCSD->DeviceSizeMul = (uint8_t)((hsd->CSD[2] & 0x00038000U) >> 15U);
 8005f54:	687b      	ldr	r3, [r7, #4]
 8005f56:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8005f58:	0bdb      	lsrs	r3, r3, #15
 8005f5a:	b2db      	uxtb	r3, r3
 8005f5c:	f003 0307 	and.w	r3, r3, #7
 8005f60:	b2da      	uxtb	r2, r3
 8005f62:	683b      	ldr	r3, [r7, #0]
 8005f64:	761a      	strb	r2, [r3, #24]

    hsd->SdCard.BlockNbr  = (pCSD->DeviceSize + 1U) ;
 8005f66:	683b      	ldr	r3, [r7, #0]
 8005f68:	691b      	ldr	r3, [r3, #16]
 8005f6a:	1c5a      	adds	r2, r3, #1
 8005f6c:	687b      	ldr	r3, [r7, #4]
 8005f6e:	655a      	str	r2, [r3, #84]	; 0x54
    hsd->SdCard.BlockNbr *= (1UL << ((pCSD->DeviceSizeMul & 0x07U) + 2U));
 8005f70:	683b      	ldr	r3, [r7, #0]
 8005f72:	7e1b      	ldrb	r3, [r3, #24]
 8005f74:	b2db      	uxtb	r3, r3
 8005f76:	f003 0307 	and.w	r3, r3, #7
 8005f7a:	3302      	adds	r3, #2
 8005f7c:	2201      	movs	r2, #1
 8005f7e:	fa02 f303 	lsl.w	r3, r2, r3
 8005f82:	687a      	ldr	r2, [r7, #4]
 8005f84:	6d52      	ldr	r2, [r2, #84]	; 0x54
 8005f86:	fb02 f203 	mul.w	r2, r2, r3
 8005f8a:	687b      	ldr	r3, [r7, #4]
 8005f8c:	655a      	str	r2, [r3, #84]	; 0x54
    hsd->SdCard.BlockSize = (1UL << (pCSD->RdBlockLen & 0x0FU));
 8005f8e:	683b      	ldr	r3, [r7, #0]
 8005f90:	7a1b      	ldrb	r3, [r3, #8]
 8005f92:	b2db      	uxtb	r3, r3
 8005f94:	f003 030f 	and.w	r3, r3, #15
 8005f98:	2201      	movs	r2, #1
 8005f9a:	409a      	lsls	r2, r3
 8005f9c:	687b      	ldr	r3, [r7, #4]
 8005f9e:	659a      	str	r2, [r3, #88]	; 0x58

    hsd->SdCard.LogBlockNbr =  (hsd->SdCard.BlockNbr) * ((hsd->SdCard.BlockSize) / 512U);
 8005fa0:	687b      	ldr	r3, [r7, #4]
 8005fa2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005fa4:	687a      	ldr	r2, [r7, #4]
 8005fa6:	6d92      	ldr	r2, [r2, #88]	; 0x58
 8005fa8:	0a52      	lsrs	r2, r2, #9
 8005faa:	fb02 f203 	mul.w	r2, r2, r3
 8005fae:	687b      	ldr	r3, [r7, #4]
 8005fb0:	65da      	str	r2, [r3, #92]	; 0x5c
    hsd->SdCard.LogBlockSize = 512U;
 8005fb2:	687b      	ldr	r3, [r7, #4]
 8005fb4:	f44f 7200 	mov.w	r2, #512	; 0x200
 8005fb8:	661a      	str	r2, [r3, #96]	; 0x60
 8005fba:	e031      	b.n	8006020 <HAL_SD_GetCardCSD+0x1fc>
  }
  else if(hsd->SdCard.CardType == CARD_SDHC_SDXC)
 8005fbc:	687b      	ldr	r3, [r7, #4]
 8005fbe:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005fc0:	2b01      	cmp	r3, #1
 8005fc2:	d11d      	bne.n	8006000 <HAL_SD_GetCardCSD+0x1dc>
  {
    /* Byte 7 */
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x0000003FU) << 16U) | ((hsd->CSD[2] & 0xFFFF0000U) >> 16U));
 8005fc4:	687b      	ldr	r3, [r7, #4]
 8005fc6:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8005fc8:	041b      	lsls	r3, r3, #16
 8005fca:	f403 127c 	and.w	r2, r3, #4128768	; 0x3f0000
 8005fce:	687b      	ldr	r3, [r7, #4]
 8005fd0:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8005fd2:	0c1b      	lsrs	r3, r3, #16
 8005fd4:	431a      	orrs	r2, r3
 8005fd6:	683b      	ldr	r3, [r7, #0]
 8005fd8:	611a      	str	r2, [r3, #16]

    hsd->SdCard.BlockNbr = ((pCSD->DeviceSize + 1U) * 1024U);
 8005fda:	683b      	ldr	r3, [r7, #0]
 8005fdc:	691b      	ldr	r3, [r3, #16]
 8005fde:	3301      	adds	r3, #1
 8005fe0:	029a      	lsls	r2, r3, #10
 8005fe2:	687b      	ldr	r3, [r7, #4]
 8005fe4:	655a      	str	r2, [r3, #84]	; 0x54
    hsd->SdCard.LogBlockNbr = hsd->SdCard.BlockNbr;
 8005fe6:	687b      	ldr	r3, [r7, #4]
 8005fe8:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8005fea:	687b      	ldr	r3, [r7, #4]
 8005fec:	65da      	str	r2, [r3, #92]	; 0x5c
    hsd->SdCard.BlockSize = 512U;
 8005fee:	687b      	ldr	r3, [r7, #4]
 8005ff0:	f44f 7200 	mov.w	r2, #512	; 0x200
 8005ff4:	659a      	str	r2, [r3, #88]	; 0x58
    hsd->SdCard.LogBlockSize = hsd->SdCard.BlockSize;
 8005ff6:	687b      	ldr	r3, [r7, #4]
 8005ff8:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8005ffa:	687b      	ldr	r3, [r7, #4]
 8005ffc:	661a      	str	r2, [r3, #96]	; 0x60
 8005ffe:	e00f      	b.n	8006020 <HAL_SD_GetCardCSD+0x1fc>
  }
  else
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8006000:	687b      	ldr	r3, [r7, #4]
 8006002:	681b      	ldr	r3, [r3, #0]
 8006004:	4a58      	ldr	r2, [pc, #352]	; (8006168 <HAL_SD_GetCardCSD+0x344>)
 8006006:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8006008:	687b      	ldr	r3, [r7, #4]
 800600a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800600c:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 8006010:	687b      	ldr	r3, [r7, #4]
 8006012:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->State = HAL_SD_STATE_READY;
 8006014:	687b      	ldr	r3, [r7, #4]
 8006016:	2201      	movs	r2, #1
 8006018:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    return HAL_ERROR;
 800601c:	2301      	movs	r3, #1
 800601e:	e09d      	b.n	800615c <HAL_SD_GetCardCSD+0x338>
  }

  pCSD->EraseGrSize = (uint8_t)((hsd->CSD[2] & 0x00004000U) >> 14U);
 8006020:	687b      	ldr	r3, [r7, #4]
 8006022:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8006024:	0b9b      	lsrs	r3, r3, #14
 8006026:	b2db      	uxtb	r3, r3
 8006028:	f003 0301 	and.w	r3, r3, #1
 800602c:	b2da      	uxtb	r2, r3
 800602e:	683b      	ldr	r3, [r7, #0]
 8006030:	765a      	strb	r2, [r3, #25]

  pCSD->EraseGrMul = (uint8_t)((hsd->CSD[2] & 0x00003F80U) >> 7U);
 8006032:	687b      	ldr	r3, [r7, #4]
 8006034:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8006036:	09db      	lsrs	r3, r3, #7
 8006038:	b2db      	uxtb	r3, r3
 800603a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800603e:	b2da      	uxtb	r2, r3
 8006040:	683b      	ldr	r3, [r7, #0]
 8006042:	769a      	strb	r2, [r3, #26]

  pCSD->WrProtectGrSize = (uint8_t)(hsd->CSD[2] & 0x0000007FU);
 8006044:	687b      	ldr	r3, [r7, #4]
 8006046:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8006048:	b2db      	uxtb	r3, r3
 800604a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800604e:	b2da      	uxtb	r2, r3
 8006050:	683b      	ldr	r3, [r7, #0]
 8006052:	76da      	strb	r2, [r3, #27]

  pCSD->WrProtectGrEnable = (uint8_t)((hsd->CSD[3] & 0x80000000U) >> 31U);
 8006054:	687b      	ldr	r3, [r7, #4]
 8006056:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006058:	0fdb      	lsrs	r3, r3, #31
 800605a:	b2da      	uxtb	r2, r3
 800605c:	683b      	ldr	r3, [r7, #0]
 800605e:	771a      	strb	r2, [r3, #28]

  pCSD->ManDeflECC = (uint8_t)((hsd->CSD[3] & 0x60000000U) >> 29U);
 8006060:	687b      	ldr	r3, [r7, #4]
 8006062:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006064:	0f5b      	lsrs	r3, r3, #29
 8006066:	b2db      	uxtb	r3, r3
 8006068:	f003 0303 	and.w	r3, r3, #3
 800606c:	b2da      	uxtb	r2, r3
 800606e:	683b      	ldr	r3, [r7, #0]
 8006070:	775a      	strb	r2, [r3, #29]

  pCSD->WrSpeedFact = (uint8_t)((hsd->CSD[3] & 0x1C000000U) >> 26U);
 8006072:	687b      	ldr	r3, [r7, #4]
 8006074:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006076:	0e9b      	lsrs	r3, r3, #26
 8006078:	b2db      	uxtb	r3, r3
 800607a:	f003 0307 	and.w	r3, r3, #7
 800607e:	b2da      	uxtb	r2, r3
 8006080:	683b      	ldr	r3, [r7, #0]
 8006082:	779a      	strb	r2, [r3, #30]

  pCSD->MaxWrBlockLen= (uint8_t)((hsd->CSD[3] & 0x03C00000U) >> 22U);
 8006084:	687b      	ldr	r3, [r7, #4]
 8006086:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006088:	0d9b      	lsrs	r3, r3, #22
 800608a:	b2db      	uxtb	r3, r3
 800608c:	f003 030f 	and.w	r3, r3, #15
 8006090:	b2da      	uxtb	r2, r3
 8006092:	683b      	ldr	r3, [r7, #0]
 8006094:	77da      	strb	r2, [r3, #31]

  pCSD->WriteBlockPaPartial = (uint8_t)((hsd->CSD[3] & 0x00200000U) >> 21U);
 8006096:	687b      	ldr	r3, [r7, #4]
 8006098:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800609a:	0d5b      	lsrs	r3, r3, #21
 800609c:	b2db      	uxtb	r3, r3
 800609e:	f003 0301 	and.w	r3, r3, #1
 80060a2:	b2da      	uxtb	r2, r3
 80060a4:	683b      	ldr	r3, [r7, #0]
 80060a6:	f883 2020 	strb.w	r2, [r3, #32]

  pCSD->Reserved3 = 0;
 80060aa:	683b      	ldr	r3, [r7, #0]
 80060ac:	2200      	movs	r2, #0
 80060ae:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  pCSD->ContentProtectAppli = (uint8_t)((hsd->CSD[3] & 0x00010000U) >> 16U);
 80060b2:	687b      	ldr	r3, [r7, #4]
 80060b4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80060b6:	0c1b      	lsrs	r3, r3, #16
 80060b8:	b2db      	uxtb	r3, r3
 80060ba:	f003 0301 	and.w	r3, r3, #1
 80060be:	b2da      	uxtb	r2, r3
 80060c0:	683b      	ldr	r3, [r7, #0]
 80060c2:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22

  pCSD->FileFormatGroup = (uint8_t)((hsd->CSD[3] & 0x00008000U) >> 15U);
 80060c6:	687b      	ldr	r3, [r7, #4]
 80060c8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80060ca:	0bdb      	lsrs	r3, r3, #15
 80060cc:	b2db      	uxtb	r3, r3
 80060ce:	f003 0301 	and.w	r3, r3, #1
 80060d2:	b2da      	uxtb	r2, r3
 80060d4:	683b      	ldr	r3, [r7, #0]
 80060d6:	f883 2023 	strb.w	r2, [r3, #35]	; 0x23

  pCSD->CopyFlag = (uint8_t)((hsd->CSD[3] & 0x00004000U) >> 14U);
 80060da:	687b      	ldr	r3, [r7, #4]
 80060dc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80060de:	0b9b      	lsrs	r3, r3, #14
 80060e0:	b2db      	uxtb	r3, r3
 80060e2:	f003 0301 	and.w	r3, r3, #1
 80060e6:	b2da      	uxtb	r2, r3
 80060e8:	683b      	ldr	r3, [r7, #0]
 80060ea:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  pCSD->PermWrProtect = (uint8_t)((hsd->CSD[3] & 0x00002000U) >> 13U);
 80060ee:	687b      	ldr	r3, [r7, #4]
 80060f0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80060f2:	0b5b      	lsrs	r3, r3, #13
 80060f4:	b2db      	uxtb	r3, r3
 80060f6:	f003 0301 	and.w	r3, r3, #1
 80060fa:	b2da      	uxtb	r2, r3
 80060fc:	683b      	ldr	r3, [r7, #0]
 80060fe:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  pCSD->TempWrProtect = (uint8_t)((hsd->CSD[3] & 0x00001000U) >> 12U);
 8006102:	687b      	ldr	r3, [r7, #4]
 8006104:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006106:	0b1b      	lsrs	r3, r3, #12
 8006108:	b2db      	uxtb	r3, r3
 800610a:	f003 0301 	and.w	r3, r3, #1
 800610e:	b2da      	uxtb	r2, r3
 8006110:	683b      	ldr	r3, [r7, #0]
 8006112:	f883 2026 	strb.w	r2, [r3, #38]	; 0x26

  pCSD->FileFormat = (uint8_t)((hsd->CSD[3] & 0x00000C00U) >> 10U);
 8006116:	687b      	ldr	r3, [r7, #4]
 8006118:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800611a:	0a9b      	lsrs	r3, r3, #10
 800611c:	b2db      	uxtb	r3, r3
 800611e:	f003 0303 	and.w	r3, r3, #3
 8006122:	b2da      	uxtb	r2, r3
 8006124:	683b      	ldr	r3, [r7, #0]
 8006126:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27

  pCSD->ECC= (uint8_t)((hsd->CSD[3] & 0x00000300U) >> 8U);
 800612a:	687b      	ldr	r3, [r7, #4]
 800612c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800612e:	0a1b      	lsrs	r3, r3, #8
 8006130:	b2db      	uxtb	r3, r3
 8006132:	f003 0303 	and.w	r3, r3, #3
 8006136:	b2da      	uxtb	r2, r3
 8006138:	683b      	ldr	r3, [r7, #0]
 800613a:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28

  pCSD->CSD_CRC = (uint8_t)((hsd->CSD[3] & 0x000000FEU) >> 1U);
 800613e:	687b      	ldr	r3, [r7, #4]
 8006140:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006142:	085b      	lsrs	r3, r3, #1
 8006144:	b2db      	uxtb	r3, r3
 8006146:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800614a:	b2da      	uxtb	r2, r3
 800614c:	683b      	ldr	r3, [r7, #0]
 800614e:	f883 2029 	strb.w	r2, [r3, #41]	; 0x29

  pCSD->Reserved4 = 1;
 8006152:	683b      	ldr	r3, [r7, #0]
 8006154:	2201      	movs	r2, #1
 8006156:	f883 202a 	strb.w	r2, [r3, #42]	; 0x2a

  return HAL_OK;
 800615a:	2300      	movs	r3, #0
}
 800615c:	4618      	mov	r0, r3
 800615e:	370c      	adds	r7, #12
 8006160:	46bd      	mov	sp, r7
 8006162:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006166:	4770      	bx	lr
 8006168:	004005ff 	.word	0x004005ff

0800616c <HAL_SD_GetCardInfo>:
  * @param  pCardInfo: Pointer to the HAL_SD_CardInfoTypeDef structure that
  *         will contain the SD card status information
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardInfo(SD_HandleTypeDef *hsd, HAL_SD_CardInfoTypeDef *pCardInfo)
{
 800616c:	b480      	push	{r7}
 800616e:	b083      	sub	sp, #12
 8006170:	af00      	add	r7, sp, #0
 8006172:	6078      	str	r0, [r7, #4]
 8006174:	6039      	str	r1, [r7, #0]
  pCardInfo->CardType     = (uint32_t)(hsd->SdCard.CardType);
 8006176:	687b      	ldr	r3, [r7, #4]
 8006178:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800617a:	683b      	ldr	r3, [r7, #0]
 800617c:	601a      	str	r2, [r3, #0]
  pCardInfo->CardVersion  = (uint32_t)(hsd->SdCard.CardVersion);
 800617e:	687b      	ldr	r3, [r7, #4]
 8006180:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8006182:	683b      	ldr	r3, [r7, #0]
 8006184:	605a      	str	r2, [r3, #4]
  pCardInfo->Class        = (uint32_t)(hsd->SdCard.Class);
 8006186:	687b      	ldr	r3, [r7, #4]
 8006188:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800618a:	683b      	ldr	r3, [r7, #0]
 800618c:	609a      	str	r2, [r3, #8]
  pCardInfo->RelCardAdd   = (uint32_t)(hsd->SdCard.RelCardAdd);
 800618e:	687b      	ldr	r3, [r7, #4]
 8006190:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8006192:	683b      	ldr	r3, [r7, #0]
 8006194:	60da      	str	r2, [r3, #12]
  pCardInfo->BlockNbr     = (uint32_t)(hsd->SdCard.BlockNbr);
 8006196:	687b      	ldr	r3, [r7, #4]
 8006198:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800619a:	683b      	ldr	r3, [r7, #0]
 800619c:	611a      	str	r2, [r3, #16]
  pCardInfo->BlockSize    = (uint32_t)(hsd->SdCard.BlockSize);
 800619e:	687b      	ldr	r3, [r7, #4]
 80061a0:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 80061a2:	683b      	ldr	r3, [r7, #0]
 80061a4:	615a      	str	r2, [r3, #20]
  pCardInfo->LogBlockNbr  = (uint32_t)(hsd->SdCard.LogBlockNbr);
 80061a6:	687b      	ldr	r3, [r7, #4]
 80061a8:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 80061aa:	683b      	ldr	r3, [r7, #0]
 80061ac:	619a      	str	r2, [r3, #24]
  pCardInfo->LogBlockSize = (uint32_t)(hsd->SdCard.LogBlockSize);
 80061ae:	687b      	ldr	r3, [r7, #4]
 80061b0:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 80061b2:	683b      	ldr	r3, [r7, #0]
 80061b4:	61da      	str	r2, [r3, #28]

  return HAL_OK;
 80061b6:	2300      	movs	r3, #0
}
 80061b8:	4618      	mov	r0, r3
 80061ba:	370c      	adds	r7, #12
 80061bc:	46bd      	mov	sp, r7
 80061be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061c2:	4770      	bx	lr

080061c4 <HAL_SD_GetCardState>:
  * @brief  Gets the current sd card data state.
  * @param  hsd: pointer to SD handle
  * @retval Card state
  */
HAL_SD_CardStateTypeDef HAL_SD_GetCardState(SD_HandleTypeDef *hsd)
{
 80061c4:	b580      	push	{r7, lr}
 80061c6:	b086      	sub	sp, #24
 80061c8:	af00      	add	r7, sp, #0
 80061ca:	6078      	str	r0, [r7, #4]
  uint32_t cardstate;
  uint32_t errorstate;
  uint32_t resp1 = 0;
 80061cc:	2300      	movs	r3, #0
 80061ce:	60fb      	str	r3, [r7, #12]

  errorstate = SD_SendStatus(hsd, &resp1);
 80061d0:	f107 030c 	add.w	r3, r7, #12
 80061d4:	4619      	mov	r1, r3
 80061d6:	6878      	ldr	r0, [r7, #4]
 80061d8:	f000 f970 	bl	80064bc <SD_SendStatus>
 80061dc:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_SD_ERROR_NONE)
 80061de:	697b      	ldr	r3, [r7, #20]
 80061e0:	2b00      	cmp	r3, #0
 80061e2:	d005      	beq.n	80061f0 <HAL_SD_GetCardState+0x2c>
  {
    hsd->ErrorCode |= errorstate;
 80061e4:	687b      	ldr	r3, [r7, #4]
 80061e6:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80061e8:	697b      	ldr	r3, [r7, #20]
 80061ea:	431a      	orrs	r2, r3
 80061ec:	687b      	ldr	r3, [r7, #4]
 80061ee:	639a      	str	r2, [r3, #56]	; 0x38
  }

  cardstate = ((resp1 >> 9U) & 0x0FU);
 80061f0:	68fb      	ldr	r3, [r7, #12]
 80061f2:	0a5b      	lsrs	r3, r3, #9
 80061f4:	f003 030f 	and.w	r3, r3, #15
 80061f8:	613b      	str	r3, [r7, #16]

  return (HAL_SD_CardStateTypeDef)cardstate;
 80061fa:	693b      	ldr	r3, [r7, #16]
}
 80061fc:	4618      	mov	r0, r3
 80061fe:	3718      	adds	r7, #24
 8006200:	46bd      	mov	sp, r7
 8006202:	bd80      	pop	{r7, pc}

08006204 <SD_InitCard>:
  * @brief  Initializes the sd card.
  * @param  hsd: Pointer to SD handle
  * @retval SD Card error state
  */
static uint32_t SD_InitCard(SD_HandleTypeDef *hsd)
{
 8006204:	b5b0      	push	{r4, r5, r7, lr}
 8006206:	b094      	sub	sp, #80	; 0x50
 8006208:	af04      	add	r7, sp, #16
 800620a:	6078      	str	r0, [r7, #4]
  HAL_SD_CardCSDTypeDef CSD;
  uint32_t errorstate;
  uint16_t sd_rca = 1U;
 800620c:	2301      	movs	r3, #1
 800620e:	81fb      	strh	r3, [r7, #14]

  /* Check the power State */
  if(SDIO_GetPowerState(hsd->Instance) == 0U)
 8006210:	687b      	ldr	r3, [r7, #4]
 8006212:	681b      	ldr	r3, [r3, #0]
 8006214:	4618      	mov	r0, r3
 8006216:	f001 f9b1 	bl	800757c <SDIO_GetPowerState>
 800621a:	4603      	mov	r3, r0
 800621c:	2b00      	cmp	r3, #0
 800621e:	d102      	bne.n	8006226 <SD_InitCard+0x22>
  {
    /* Power off */
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 8006220:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 8006224:	e0b7      	b.n	8006396 <SD_InitCard+0x192>
  }

  if(hsd->SdCard.CardType != CARD_SECURED)
 8006226:	687b      	ldr	r3, [r7, #4]
 8006228:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800622a:	2b03      	cmp	r3, #3
 800622c:	d02f      	beq.n	800628e <SD_InitCard+0x8a>
  {
    /* Send CMD2 ALL_SEND_CID */
    errorstate = SDMMC_CmdSendCID(hsd->Instance);
 800622e:	687b      	ldr	r3, [r7, #4]
 8006230:	681b      	ldr	r3, [r3, #0]
 8006232:	4618      	mov	r0, r3
 8006234:	f001 fb97 	bl	8007966 <SDMMC_CmdSendCID>
 8006238:	63f8      	str	r0, [r7, #60]	; 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 800623a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800623c:	2b00      	cmp	r3, #0
 800623e:	d001      	beq.n	8006244 <SD_InitCard+0x40>
    {
      return errorstate;
 8006240:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006242:	e0a8      	b.n	8006396 <SD_InitCard+0x192>
    }
    else
    {
      /* Get Card identification number data */
      hsd->CID[0U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 8006244:	687b      	ldr	r3, [r7, #4]
 8006246:	681b      	ldr	r3, [r3, #0]
 8006248:	2100      	movs	r1, #0
 800624a:	4618      	mov	r0, r3
 800624c:	f001 f9db 	bl	8007606 <SDIO_GetResponse>
 8006250:	4602      	mov	r2, r0
 8006252:	687b      	ldr	r3, [r7, #4]
 8006254:	675a      	str	r2, [r3, #116]	; 0x74
      hsd->CID[1U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP2);
 8006256:	687b      	ldr	r3, [r7, #4]
 8006258:	681b      	ldr	r3, [r3, #0]
 800625a:	2104      	movs	r1, #4
 800625c:	4618      	mov	r0, r3
 800625e:	f001 f9d2 	bl	8007606 <SDIO_GetResponse>
 8006262:	4602      	mov	r2, r0
 8006264:	687b      	ldr	r3, [r7, #4]
 8006266:	679a      	str	r2, [r3, #120]	; 0x78
      hsd->CID[2U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP3);
 8006268:	687b      	ldr	r3, [r7, #4]
 800626a:	681b      	ldr	r3, [r3, #0]
 800626c:	2108      	movs	r1, #8
 800626e:	4618      	mov	r0, r3
 8006270:	f001 f9c9 	bl	8007606 <SDIO_GetResponse>
 8006274:	4602      	mov	r2, r0
 8006276:	687b      	ldr	r3, [r7, #4]
 8006278:	67da      	str	r2, [r3, #124]	; 0x7c
      hsd->CID[3U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP4);
 800627a:	687b      	ldr	r3, [r7, #4]
 800627c:	681b      	ldr	r3, [r3, #0]
 800627e:	210c      	movs	r1, #12
 8006280:	4618      	mov	r0, r3
 8006282:	f001 f9c0 	bl	8007606 <SDIO_GetResponse>
 8006286:	4602      	mov	r2, r0
 8006288:	687b      	ldr	r3, [r7, #4]
 800628a:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }
  }

  if(hsd->SdCard.CardType != CARD_SECURED)
 800628e:	687b      	ldr	r3, [r7, #4]
 8006290:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006292:	2b03      	cmp	r3, #3
 8006294:	d00d      	beq.n	80062b2 <SD_InitCard+0xae>
  {
    /* Send CMD3 SET_REL_ADDR with argument 0 */
    /* SD Card publishes its RCA. */
    errorstate = SDMMC_CmdSetRelAdd(hsd->Instance, &sd_rca);
 8006296:	687b      	ldr	r3, [r7, #4]
 8006298:	681b      	ldr	r3, [r3, #0]
 800629a:	f107 020e 	add.w	r2, r7, #14
 800629e:	4611      	mov	r1, r2
 80062a0:	4618      	mov	r0, r3
 80062a2:	f001 fb9d 	bl	80079e0 <SDMMC_CmdSetRelAdd>
 80062a6:	63f8      	str	r0, [r7, #60]	; 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 80062a8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80062aa:	2b00      	cmp	r3, #0
 80062ac:	d001      	beq.n	80062b2 <SD_InitCard+0xae>
    {
      return errorstate;
 80062ae:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80062b0:	e071      	b.n	8006396 <SD_InitCard+0x192>
    }
  }
  if(hsd->SdCard.CardType != CARD_SECURED)
 80062b2:	687b      	ldr	r3, [r7, #4]
 80062b4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80062b6:	2b03      	cmp	r3, #3
 80062b8:	d036      	beq.n	8006328 <SD_InitCard+0x124>
  {
    /* Get the SD card RCA */
    hsd->SdCard.RelCardAdd = sd_rca;
 80062ba:	89fb      	ldrh	r3, [r7, #14]
 80062bc:	461a      	mov	r2, r3
 80062be:	687b      	ldr	r3, [r7, #4]
 80062c0:	651a      	str	r2, [r3, #80]	; 0x50

    /* Send CMD9 SEND_CSD with argument as card's RCA */
    errorstate = SDMMC_CmdSendCSD(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 80062c2:	687b      	ldr	r3, [r7, #4]
 80062c4:	681a      	ldr	r2, [r3, #0]
 80062c6:	687b      	ldr	r3, [r7, #4]
 80062c8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80062ca:	041b      	lsls	r3, r3, #16
 80062cc:	4619      	mov	r1, r3
 80062ce:	4610      	mov	r0, r2
 80062d0:	f001 fb67 	bl	80079a2 <SDMMC_CmdSendCSD>
 80062d4:	63f8      	str	r0, [r7, #60]	; 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 80062d6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80062d8:	2b00      	cmp	r3, #0
 80062da:	d001      	beq.n	80062e0 <SD_InitCard+0xdc>
    {
      return errorstate;
 80062dc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80062de:	e05a      	b.n	8006396 <SD_InitCard+0x192>
    }
    else
    {
      /* Get Card Specific Data */
      hsd->CSD[0U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 80062e0:	687b      	ldr	r3, [r7, #4]
 80062e2:	681b      	ldr	r3, [r3, #0]
 80062e4:	2100      	movs	r1, #0
 80062e6:	4618      	mov	r0, r3
 80062e8:	f001 f98d 	bl	8007606 <SDIO_GetResponse>
 80062ec:	4602      	mov	r2, r0
 80062ee:	687b      	ldr	r3, [r7, #4]
 80062f0:	665a      	str	r2, [r3, #100]	; 0x64
      hsd->CSD[1U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP2);
 80062f2:	687b      	ldr	r3, [r7, #4]
 80062f4:	681b      	ldr	r3, [r3, #0]
 80062f6:	2104      	movs	r1, #4
 80062f8:	4618      	mov	r0, r3
 80062fa:	f001 f984 	bl	8007606 <SDIO_GetResponse>
 80062fe:	4602      	mov	r2, r0
 8006300:	687b      	ldr	r3, [r7, #4]
 8006302:	669a      	str	r2, [r3, #104]	; 0x68
      hsd->CSD[2U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP3);
 8006304:	687b      	ldr	r3, [r7, #4]
 8006306:	681b      	ldr	r3, [r3, #0]
 8006308:	2108      	movs	r1, #8
 800630a:	4618      	mov	r0, r3
 800630c:	f001 f97b 	bl	8007606 <SDIO_GetResponse>
 8006310:	4602      	mov	r2, r0
 8006312:	687b      	ldr	r3, [r7, #4]
 8006314:	66da      	str	r2, [r3, #108]	; 0x6c
      hsd->CSD[3U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP4);
 8006316:	687b      	ldr	r3, [r7, #4]
 8006318:	681b      	ldr	r3, [r3, #0]
 800631a:	210c      	movs	r1, #12
 800631c:	4618      	mov	r0, r3
 800631e:	f001 f972 	bl	8007606 <SDIO_GetResponse>
 8006322:	4602      	mov	r2, r0
 8006324:	687b      	ldr	r3, [r7, #4]
 8006326:	671a      	str	r2, [r3, #112]	; 0x70
    }
  }

  /* Get the Card Class */
  hsd->SdCard.Class = (SDIO_GetResponse(hsd->Instance, SDIO_RESP2) >> 20U);
 8006328:	687b      	ldr	r3, [r7, #4]
 800632a:	681b      	ldr	r3, [r3, #0]
 800632c:	2104      	movs	r1, #4
 800632e:	4618      	mov	r0, r3
 8006330:	f001 f969 	bl	8007606 <SDIO_GetResponse>
 8006334:	4603      	mov	r3, r0
 8006336:	0d1a      	lsrs	r2, r3, #20
 8006338:	687b      	ldr	r3, [r7, #4]
 800633a:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Get CSD parameters */
  if (HAL_SD_GetCardCSD(hsd, &CSD) != HAL_OK)
 800633c:	f107 0310 	add.w	r3, r7, #16
 8006340:	4619      	mov	r1, r3
 8006342:	6878      	ldr	r0, [r7, #4]
 8006344:	f7ff fd6e 	bl	8005e24 <HAL_SD_GetCardCSD>
 8006348:	4603      	mov	r3, r0
 800634a:	2b00      	cmp	r3, #0
 800634c:	d002      	beq.n	8006354 <SD_InitCard+0x150>
  {
    return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800634e:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8006352:	e020      	b.n	8006396 <SD_InitCard+0x192>
  }

  /* Select the Card */
  errorstate = SDMMC_CmdSelDesel(hsd->Instance, (uint32_t)(((uint32_t)hsd->SdCard.RelCardAdd) << 16U));
 8006354:	687b      	ldr	r3, [r7, #4]
 8006356:	6819      	ldr	r1, [r3, #0]
 8006358:	687b      	ldr	r3, [r7, #4]
 800635a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800635c:	041b      	lsls	r3, r3, #16
 800635e:	f04f 0400 	mov.w	r4, #0
 8006362:	461a      	mov	r2, r3
 8006364:	4623      	mov	r3, r4
 8006366:	4608      	mov	r0, r1
 8006368:	f001 fa58 	bl	800781c <SDMMC_CmdSelDesel>
 800636c:	63f8      	str	r0, [r7, #60]	; 0x3c
  if(errorstate != HAL_SD_ERROR_NONE)
 800636e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006370:	2b00      	cmp	r3, #0
 8006372:	d001      	beq.n	8006378 <SD_InitCard+0x174>
  {
    return errorstate;
 8006374:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006376:	e00e      	b.n	8006396 <SD_InitCard+0x192>
  }

  /* Configure SDIO peripheral interface */
  (void)SDIO_Init(hsd->Instance, hsd->Init);
 8006378:	687b      	ldr	r3, [r7, #4]
 800637a:	681d      	ldr	r5, [r3, #0]
 800637c:	687b      	ldr	r3, [r7, #4]
 800637e:	466c      	mov	r4, sp
 8006380:	f103 0210 	add.w	r2, r3, #16
 8006384:	ca07      	ldmia	r2, {r0, r1, r2}
 8006386:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 800638a:	3304      	adds	r3, #4
 800638c:	cb0e      	ldmia	r3, {r1, r2, r3}
 800638e:	4628      	mov	r0, r5
 8006390:	f001 f89c 	bl	80074cc <SDIO_Init>

  /* All cards are initialized */
  return HAL_SD_ERROR_NONE;
 8006394:	2300      	movs	r3, #0
}
 8006396:	4618      	mov	r0, r3
 8006398:	3740      	adds	r7, #64	; 0x40
 800639a:	46bd      	mov	sp, r7
 800639c:	bdb0      	pop	{r4, r5, r7, pc}
	...

080063a0 <SD_PowerON>:
  *         in the SD handle.
  * @param  hsd: Pointer to SD handle
  * @retval error state
  */
static uint32_t SD_PowerON(SD_HandleTypeDef *hsd)
{
 80063a0:	b580      	push	{r7, lr}
 80063a2:	b086      	sub	sp, #24
 80063a4:	af00      	add	r7, sp, #0
 80063a6:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 80063a8:	2300      	movs	r3, #0
 80063aa:	60bb      	str	r3, [r7, #8]
  uint32_t response = 0U, validvoltage = 0U;
 80063ac:	2300      	movs	r3, #0
 80063ae:	617b      	str	r3, [r7, #20]
 80063b0:	2300      	movs	r3, #0
 80063b2:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  /* CMD0: GO_IDLE_STATE */
  errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 80063b4:	687b      	ldr	r3, [r7, #4]
 80063b6:	681b      	ldr	r3, [r3, #0]
 80063b8:	4618      	mov	r0, r3
 80063ba:	f001 fa52 	bl	8007862 <SDMMC_CmdGoIdleState>
 80063be:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 80063c0:	68fb      	ldr	r3, [r7, #12]
 80063c2:	2b00      	cmp	r3, #0
 80063c4:	d001      	beq.n	80063ca <SD_PowerON+0x2a>
  {
    return errorstate;
 80063c6:	68fb      	ldr	r3, [r7, #12]
 80063c8:	e072      	b.n	80064b0 <SD_PowerON+0x110>
  }

  /* CMD8: SEND_IF_COND: Command available only on V2.0 cards */
  errorstate = SDMMC_CmdOperCond(hsd->Instance);
 80063ca:	687b      	ldr	r3, [r7, #4]
 80063cc:	681b      	ldr	r3, [r3, #0]
 80063ce:	4618      	mov	r0, r3
 80063d0:	f001 fa65 	bl	800789e <SDMMC_CmdOperCond>
 80063d4:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 80063d6:	68fb      	ldr	r3, [r7, #12]
 80063d8:	2b00      	cmp	r3, #0
 80063da:	d00d      	beq.n	80063f8 <SD_PowerON+0x58>
  {
    hsd->SdCard.CardVersion = CARD_V1_X;
 80063dc:	687b      	ldr	r3, [r7, #4]
 80063de:	2200      	movs	r2, #0
 80063e0:	649a      	str	r2, [r3, #72]	; 0x48
    /* CMD0: GO_IDLE_STATE */
    errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 80063e2:	687b      	ldr	r3, [r7, #4]
 80063e4:	681b      	ldr	r3, [r3, #0]
 80063e6:	4618      	mov	r0, r3
 80063e8:	f001 fa3b 	bl	8007862 <SDMMC_CmdGoIdleState>
 80063ec:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 80063ee:	68fb      	ldr	r3, [r7, #12]
 80063f0:	2b00      	cmp	r3, #0
 80063f2:	d004      	beq.n	80063fe <SD_PowerON+0x5e>
    {
      return errorstate;
 80063f4:	68fb      	ldr	r3, [r7, #12]
 80063f6:	e05b      	b.n	80064b0 <SD_PowerON+0x110>
    }

  }
  else
  {
    hsd->SdCard.CardVersion = CARD_V2_X;
 80063f8:	687b      	ldr	r3, [r7, #4]
 80063fa:	2201      	movs	r2, #1
 80063fc:	649a      	str	r2, [r3, #72]	; 0x48
  }

  if( hsd->SdCard.CardVersion == CARD_V2_X)
 80063fe:	687b      	ldr	r3, [r7, #4]
 8006400:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006402:	2b01      	cmp	r3, #1
 8006404:	d137      	bne.n	8006476 <SD_PowerON+0xd6>
  {
    /* SEND CMD55 APP_CMD with RCA as 0 */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 8006406:	687b      	ldr	r3, [r7, #4]
 8006408:	681b      	ldr	r3, [r3, #0]
 800640a:	2100      	movs	r1, #0
 800640c:	4618      	mov	r0, r3
 800640e:	f001 fa65 	bl	80078dc <SDMMC_CmdAppCommand>
 8006412:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 8006414:	68fb      	ldr	r3, [r7, #12]
 8006416:	2b00      	cmp	r3, #0
 8006418:	d02d      	beq.n	8006476 <SD_PowerON+0xd6>
    {
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800641a:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 800641e:	e047      	b.n	80064b0 <SD_PowerON+0x110>
  /* SD CARD */
  /* Send ACMD41 SD_APP_OP_COND with Argument 0x80100000 */
  while((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
  {
    /* SEND CMD55 APP_CMD with RCA as 0 */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 8006420:	687b      	ldr	r3, [r7, #4]
 8006422:	681b      	ldr	r3, [r3, #0]
 8006424:	2100      	movs	r1, #0
 8006426:	4618      	mov	r0, r3
 8006428:	f001 fa58 	bl	80078dc <SDMMC_CmdAppCommand>
 800642c:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 800642e:	68fb      	ldr	r3, [r7, #12]
 8006430:	2b00      	cmp	r3, #0
 8006432:	d001      	beq.n	8006438 <SD_PowerON+0x98>
    {
      return errorstate;
 8006434:	68fb      	ldr	r3, [r7, #12]
 8006436:	e03b      	b.n	80064b0 <SD_PowerON+0x110>
    }

    /* Send CMD41 */
    errorstate = SDMMC_CmdAppOperCommand(hsd->Instance, SDMMC_VOLTAGE_WINDOW_SD | SDMMC_HIGH_CAPACITY | SD_SWITCH_1_8V_CAPACITY);
 8006438:	687b      	ldr	r3, [r7, #4]
 800643a:	681b      	ldr	r3, [r3, #0]
 800643c:	491e      	ldr	r1, [pc, #120]	; (80064b8 <SD_PowerON+0x118>)
 800643e:	4618      	mov	r0, r3
 8006440:	f001 fa6e 	bl	8007920 <SDMMC_CmdAppOperCommand>
 8006444:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 8006446:	68fb      	ldr	r3, [r7, #12]
 8006448:	2b00      	cmp	r3, #0
 800644a:	d002      	beq.n	8006452 <SD_PowerON+0xb2>
    {
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800644c:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8006450:	e02e      	b.n	80064b0 <SD_PowerON+0x110>
    }

    /* Get command response */
    response = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 8006452:	687b      	ldr	r3, [r7, #4]
 8006454:	681b      	ldr	r3, [r3, #0]
 8006456:	2100      	movs	r1, #0
 8006458:	4618      	mov	r0, r3
 800645a:	f001 f8d4 	bl	8007606 <SDIO_GetResponse>
 800645e:	6178      	str	r0, [r7, #20]

    /* Get operating voltage*/
    validvoltage = (((response >> 31U) == 1U) ? 1U : 0U);
 8006460:	697b      	ldr	r3, [r7, #20]
 8006462:	0fdb      	lsrs	r3, r3, #31
 8006464:	2b01      	cmp	r3, #1
 8006466:	d101      	bne.n	800646c <SD_PowerON+0xcc>
 8006468:	2301      	movs	r3, #1
 800646a:	e000      	b.n	800646e <SD_PowerON+0xce>
 800646c:	2300      	movs	r3, #0
 800646e:	613b      	str	r3, [r7, #16]

    count++;
 8006470:	68bb      	ldr	r3, [r7, #8]
 8006472:	3301      	adds	r3, #1
 8006474:	60bb      	str	r3, [r7, #8]
  while((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
 8006476:	68bb      	ldr	r3, [r7, #8]
 8006478:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 800647c:	4293      	cmp	r3, r2
 800647e:	d802      	bhi.n	8006486 <SD_PowerON+0xe6>
 8006480:	693b      	ldr	r3, [r7, #16]
 8006482:	2b00      	cmp	r3, #0
 8006484:	d0cc      	beq.n	8006420 <SD_PowerON+0x80>
  }

  if(count >= SDMMC_MAX_VOLT_TRIAL)
 8006486:	68bb      	ldr	r3, [r7, #8]
 8006488:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 800648c:	4293      	cmp	r3, r2
 800648e:	d902      	bls.n	8006496 <SD_PowerON+0xf6>
  {
    return HAL_SD_ERROR_INVALID_VOLTRANGE;
 8006490:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8006494:	e00c      	b.n	80064b0 <SD_PowerON+0x110>
  }

  if((response & SDMMC_HIGH_CAPACITY) == SDMMC_HIGH_CAPACITY) /* (response &= SD_HIGH_CAPACITY) */
 8006496:	697b      	ldr	r3, [r7, #20]
 8006498:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 800649c:	2b00      	cmp	r3, #0
 800649e:	d003      	beq.n	80064a8 <SD_PowerON+0x108>
  {
    hsd->SdCard.CardType = CARD_SDHC_SDXC;
 80064a0:	687b      	ldr	r3, [r7, #4]
 80064a2:	2201      	movs	r2, #1
 80064a4:	645a      	str	r2, [r3, #68]	; 0x44
 80064a6:	e002      	b.n	80064ae <SD_PowerON+0x10e>
  }
  else
  {
    hsd->SdCard.CardType = CARD_SDSC;
 80064a8:	687b      	ldr	r3, [r7, #4]
 80064aa:	2200      	movs	r2, #0
 80064ac:	645a      	str	r2, [r3, #68]	; 0x44
  }


  return HAL_SD_ERROR_NONE;
 80064ae:	2300      	movs	r3, #0
}
 80064b0:	4618      	mov	r0, r3
 80064b2:	3718      	adds	r7, #24
 80064b4:	46bd      	mov	sp, r7
 80064b6:	bd80      	pop	{r7, pc}
 80064b8:	c1100000 	.word	0xc1100000

080064bc <SD_SendStatus>:
  * @param  pCardStatus: pointer to the buffer that will contain the SD card
  *         status (Card Status register)
  * @retval error state
  */
static uint32_t SD_SendStatus(SD_HandleTypeDef *hsd, uint32_t *pCardStatus)
{
 80064bc:	b580      	push	{r7, lr}
 80064be:	b084      	sub	sp, #16
 80064c0:	af00      	add	r7, sp, #0
 80064c2:	6078      	str	r0, [r7, #4]
 80064c4:	6039      	str	r1, [r7, #0]
  uint32_t errorstate;

  if(pCardStatus == NULL)
 80064c6:	683b      	ldr	r3, [r7, #0]
 80064c8:	2b00      	cmp	r3, #0
 80064ca:	d102      	bne.n	80064d2 <SD_SendStatus+0x16>
  {
    return HAL_SD_ERROR_PARAM;
 80064cc:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 80064d0:	e018      	b.n	8006504 <SD_SendStatus+0x48>
  }

  /* Send Status command */
  errorstate = SDMMC_CmdSendStatus(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 80064d2:	687b      	ldr	r3, [r7, #4]
 80064d4:	681a      	ldr	r2, [r3, #0]
 80064d6:	687b      	ldr	r3, [r7, #4]
 80064d8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80064da:	041b      	lsls	r3, r3, #16
 80064dc:	4619      	mov	r1, r3
 80064de:	4610      	mov	r0, r2
 80064e0:	f001 fa9f 	bl	8007a22 <SDMMC_CmdSendStatus>
 80064e4:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 80064e6:	68fb      	ldr	r3, [r7, #12]
 80064e8:	2b00      	cmp	r3, #0
 80064ea:	d001      	beq.n	80064f0 <SD_SendStatus+0x34>
  {
    return errorstate;
 80064ec:	68fb      	ldr	r3, [r7, #12]
 80064ee:	e009      	b.n	8006504 <SD_SendStatus+0x48>
  }

  /* Get SD card status */
  *pCardStatus = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 80064f0:	687b      	ldr	r3, [r7, #4]
 80064f2:	681b      	ldr	r3, [r3, #0]
 80064f4:	2100      	movs	r1, #0
 80064f6:	4618      	mov	r0, r3
 80064f8:	f001 f885 	bl	8007606 <SDIO_GetResponse>
 80064fc:	4602      	mov	r2, r0
 80064fe:	683b      	ldr	r3, [r7, #0]
 8006500:	601a      	str	r2, [r3, #0]

  return HAL_SD_ERROR_NONE;
 8006502:	2300      	movs	r3, #0
}
 8006504:	4618      	mov	r0, r3
 8006506:	3710      	adds	r7, #16
 8006508:	46bd      	mov	sp, r7
 800650a:	bd80      	pop	{r7, pc}

0800650c <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800650c:	b580      	push	{r7, lr}
 800650e:	b082      	sub	sp, #8
 8006510:	af00      	add	r7, sp, #0
 8006512:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8006514:	687b      	ldr	r3, [r7, #4]
 8006516:	2b00      	cmp	r3, #0
 8006518:	d101      	bne.n	800651e <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800651a:	2301      	movs	r3, #1
 800651c:	e056      	b.n	80065cc <HAL_SPI_Init+0xc0>
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800651e:	687b      	ldr	r3, [r7, #4]
 8006520:	2200      	movs	r2, #0
 8006522:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8006524:	687b      	ldr	r3, [r7, #4]
 8006526:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800652a:	b2db      	uxtb	r3, r3
 800652c:	2b00      	cmp	r3, #0
 800652e:	d106      	bne.n	800653e <HAL_SPI_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8006530:	687b      	ldr	r3, [r7, #4]
 8006532:	2200      	movs	r2, #0
 8006534:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8006538:	6878      	ldr	r0, [r7, #4]
 800653a:	f7fb fc13 	bl	8001d64 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800653e:	687b      	ldr	r3, [r7, #4]
 8006540:	2202      	movs	r2, #2
 8006542:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8006546:	687b      	ldr	r3, [r7, #4]
 8006548:	681b      	ldr	r3, [r3, #0]
 800654a:	681a      	ldr	r2, [r3, #0]
 800654c:	687b      	ldr	r3, [r7, #4]
 800654e:	681b      	ldr	r3, [r3, #0]
 8006550:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006554:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 8006556:	687b      	ldr	r3, [r7, #4]
 8006558:	685a      	ldr	r2, [r3, #4]
 800655a:	687b      	ldr	r3, [r7, #4]
 800655c:	689b      	ldr	r3, [r3, #8]
 800655e:	431a      	orrs	r2, r3
 8006560:	687b      	ldr	r3, [r7, #4]
 8006562:	68db      	ldr	r3, [r3, #12]
 8006564:	431a      	orrs	r2, r3
 8006566:	687b      	ldr	r3, [r7, #4]
 8006568:	691b      	ldr	r3, [r3, #16]
 800656a:	431a      	orrs	r2, r3
 800656c:	687b      	ldr	r3, [r7, #4]
 800656e:	695b      	ldr	r3, [r3, #20]
 8006570:	431a      	orrs	r2, r3
 8006572:	687b      	ldr	r3, [r7, #4]
 8006574:	699b      	ldr	r3, [r3, #24]
 8006576:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800657a:	431a      	orrs	r2, r3
 800657c:	687b      	ldr	r3, [r7, #4]
 800657e:	69db      	ldr	r3, [r3, #28]
 8006580:	431a      	orrs	r2, r3
 8006582:	687b      	ldr	r3, [r7, #4]
 8006584:	6a1b      	ldr	r3, [r3, #32]
 8006586:	ea42 0103 	orr.w	r1, r2, r3
 800658a:	687b      	ldr	r3, [r7, #4]
 800658c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800658e:	687b      	ldr	r3, [r7, #4]
 8006590:	681b      	ldr	r3, [r3, #0]
 8006592:	430a      	orrs	r2, r1
 8006594:	601a      	str	r2, [r3, #0]
                                  hspi->Init.CLKPolarity | hspi->Init.CLKPhase | (hspi->Init.NSS & SPI_CR1_SSM) |
                                  hspi->Init.BaudRatePrescaler | hspi->Init.FirstBit  | hspi->Init.CRCCalculation));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode));
 8006596:	687b      	ldr	r3, [r7, #4]
 8006598:	699b      	ldr	r3, [r3, #24]
 800659a:	0c1b      	lsrs	r3, r3, #16
 800659c:	f003 0104 	and.w	r1, r3, #4
 80065a0:	687b      	ldr	r3, [r7, #4]
 80065a2:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80065a4:	687b      	ldr	r3, [r7, #4]
 80065a6:	681b      	ldr	r3, [r3, #0]
 80065a8:	430a      	orrs	r2, r1
 80065aa:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80065ac:	687b      	ldr	r3, [r7, #4]
 80065ae:	681b      	ldr	r3, [r3, #0]
 80065b0:	69da      	ldr	r2, [r3, #28]
 80065b2:	687b      	ldr	r3, [r7, #4]
 80065b4:	681b      	ldr	r3, [r3, #0]
 80065b6:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80065ba:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80065bc:	687b      	ldr	r3, [r7, #4]
 80065be:	2200      	movs	r2, #0
 80065c0:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 80065c2:	687b      	ldr	r3, [r7, #4]
 80065c4:	2201      	movs	r2, #1
 80065c6:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 80065ca:	2300      	movs	r3, #0
}
 80065cc:	4618      	mov	r0, r3
 80065ce:	3708      	adds	r7, #8
 80065d0:	46bd      	mov	sp, r7
 80065d2:	bd80      	pop	{r7, pc}

080065d4 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 80065d4:	b580      	push	{r7, lr}
 80065d6:	b08c      	sub	sp, #48	; 0x30
 80065d8:	af00      	add	r7, sp, #0
 80065da:	60f8      	str	r0, [r7, #12]
 80065dc:	60b9      	str	r1, [r7, #8]
 80065de:	607a      	str	r2, [r7, #4]
 80065e0:	807b      	strh	r3, [r7, #2]
  uint32_t             tmp_mode;
  HAL_SPI_StateTypeDef tmp_state;
  uint32_t             tickstart;

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 80065e2:	2301      	movs	r3, #1
 80065e4:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 80065e6:	2300      	movs	r3, #0
 80065e8:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 80065ec:	68fb      	ldr	r3, [r7, #12]
 80065ee:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80065f2:	2b01      	cmp	r3, #1
 80065f4:	d101      	bne.n	80065fa <HAL_SPI_TransmitReceive+0x26>
 80065f6:	2302      	movs	r3, #2
 80065f8:	e18a      	b.n	8006910 <HAL_SPI_TransmitReceive+0x33c>
 80065fa:	68fb      	ldr	r3, [r7, #12]
 80065fc:	2201      	movs	r2, #1
 80065fe:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8006602:	f7fc fac7 	bl	8002b94 <HAL_GetTick>
 8006606:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8006608:	68fb      	ldr	r3, [r7, #12]
 800660a:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800660e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 8006612:	68fb      	ldr	r3, [r7, #12]
 8006614:	685b      	ldr	r3, [r3, #4]
 8006616:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 8006618:	887b      	ldrh	r3, [r7, #2]
 800661a:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 800661c:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8006620:	2b01      	cmp	r3, #1
 8006622:	d00f      	beq.n	8006644 <HAL_SPI_TransmitReceive+0x70>
 8006624:	69fb      	ldr	r3, [r7, #28]
 8006626:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800662a:	d107      	bne.n	800663c <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 800662c:	68fb      	ldr	r3, [r7, #12]
 800662e:	689b      	ldr	r3, [r3, #8]
 8006630:	2b00      	cmp	r3, #0
 8006632:	d103      	bne.n	800663c <HAL_SPI_TransmitReceive+0x68>
 8006634:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8006638:	2b04      	cmp	r3, #4
 800663a:	d003      	beq.n	8006644 <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 800663c:	2302      	movs	r3, #2
 800663e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8006642:	e15b      	b.n	80068fc <HAL_SPI_TransmitReceive+0x328>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8006644:	68bb      	ldr	r3, [r7, #8]
 8006646:	2b00      	cmp	r3, #0
 8006648:	d005      	beq.n	8006656 <HAL_SPI_TransmitReceive+0x82>
 800664a:	687b      	ldr	r3, [r7, #4]
 800664c:	2b00      	cmp	r3, #0
 800664e:	d002      	beq.n	8006656 <HAL_SPI_TransmitReceive+0x82>
 8006650:	887b      	ldrh	r3, [r7, #2]
 8006652:	2b00      	cmp	r3, #0
 8006654:	d103      	bne.n	800665e <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 8006656:	2301      	movs	r3, #1
 8006658:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 800665c:	e14e      	b.n	80068fc <HAL_SPI_TransmitReceive+0x328>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800665e:	68fb      	ldr	r3, [r7, #12]
 8006660:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8006664:	b2db      	uxtb	r3, r3
 8006666:	2b04      	cmp	r3, #4
 8006668:	d003      	beq.n	8006672 <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 800666a:	68fb      	ldr	r3, [r7, #12]
 800666c:	2205      	movs	r2, #5
 800666e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8006672:	68fb      	ldr	r3, [r7, #12]
 8006674:	2200      	movs	r2, #0
 8006676:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8006678:	68fb      	ldr	r3, [r7, #12]
 800667a:	687a      	ldr	r2, [r7, #4]
 800667c:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 800667e:	68fb      	ldr	r3, [r7, #12]
 8006680:	887a      	ldrh	r2, [r7, #2]
 8006682:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 8006684:	68fb      	ldr	r3, [r7, #12]
 8006686:	887a      	ldrh	r2, [r7, #2]
 8006688:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 800668a:	68fb      	ldr	r3, [r7, #12]
 800668c:	68ba      	ldr	r2, [r7, #8]
 800668e:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 8006690:	68fb      	ldr	r3, [r7, #12]
 8006692:	887a      	ldrh	r2, [r7, #2]
 8006694:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 8006696:	68fb      	ldr	r3, [r7, #12]
 8006698:	887a      	ldrh	r2, [r7, #2]
 800669a:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 800669c:	68fb      	ldr	r3, [r7, #12]
 800669e:	2200      	movs	r2, #0
 80066a0:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 80066a2:	68fb      	ldr	r3, [r7, #12]
 80066a4:	2200      	movs	r2, #0
 80066a6:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80066a8:	68fb      	ldr	r3, [r7, #12]
 80066aa:	681b      	ldr	r3, [r3, #0]
 80066ac:	681b      	ldr	r3, [r3, #0]
 80066ae:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80066b2:	2b40      	cmp	r3, #64	; 0x40
 80066b4:	d007      	beq.n	80066c6 <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80066b6:	68fb      	ldr	r3, [r7, #12]
 80066b8:	681b      	ldr	r3, [r3, #0]
 80066ba:	681a      	ldr	r2, [r3, #0]
 80066bc:	68fb      	ldr	r3, [r7, #12]
 80066be:	681b      	ldr	r3, [r3, #0]
 80066c0:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80066c4:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80066c6:	68fb      	ldr	r3, [r7, #12]
 80066c8:	68db      	ldr	r3, [r3, #12]
 80066ca:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80066ce:	d178      	bne.n	80067c2 <HAL_SPI_TransmitReceive+0x1ee>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80066d0:	68fb      	ldr	r3, [r7, #12]
 80066d2:	685b      	ldr	r3, [r3, #4]
 80066d4:	2b00      	cmp	r3, #0
 80066d6:	d002      	beq.n	80066de <HAL_SPI_TransmitReceive+0x10a>
 80066d8:	8b7b      	ldrh	r3, [r7, #26]
 80066da:	2b01      	cmp	r3, #1
 80066dc:	d166      	bne.n	80067ac <HAL_SPI_TransmitReceive+0x1d8>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80066de:	68fb      	ldr	r3, [r7, #12]
 80066e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80066e2:	881a      	ldrh	r2, [r3, #0]
 80066e4:	68fb      	ldr	r3, [r7, #12]
 80066e6:	681b      	ldr	r3, [r3, #0]
 80066e8:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80066ea:	68fb      	ldr	r3, [r7, #12]
 80066ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80066ee:	1c9a      	adds	r2, r3, #2
 80066f0:	68fb      	ldr	r3, [r7, #12]
 80066f2:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 80066f4:	68fb      	ldr	r3, [r7, #12]
 80066f6:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80066f8:	b29b      	uxth	r3, r3
 80066fa:	3b01      	subs	r3, #1
 80066fc:	b29a      	uxth	r2, r3
 80066fe:	68fb      	ldr	r3, [r7, #12]
 8006700:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8006702:	e053      	b.n	80067ac <HAL_SPI_TransmitReceive+0x1d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8006704:	68fb      	ldr	r3, [r7, #12]
 8006706:	681b      	ldr	r3, [r3, #0]
 8006708:	689b      	ldr	r3, [r3, #8]
 800670a:	f003 0302 	and.w	r3, r3, #2
 800670e:	2b02      	cmp	r3, #2
 8006710:	d11b      	bne.n	800674a <HAL_SPI_TransmitReceive+0x176>
 8006712:	68fb      	ldr	r3, [r7, #12]
 8006714:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006716:	b29b      	uxth	r3, r3
 8006718:	2b00      	cmp	r3, #0
 800671a:	d016      	beq.n	800674a <HAL_SPI_TransmitReceive+0x176>
 800671c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800671e:	2b01      	cmp	r3, #1
 8006720:	d113      	bne.n	800674a <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8006722:	68fb      	ldr	r3, [r7, #12]
 8006724:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006726:	881a      	ldrh	r2, [r3, #0]
 8006728:	68fb      	ldr	r3, [r7, #12]
 800672a:	681b      	ldr	r3, [r3, #0]
 800672c:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800672e:	68fb      	ldr	r3, [r7, #12]
 8006730:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006732:	1c9a      	adds	r2, r3, #2
 8006734:	68fb      	ldr	r3, [r7, #12]
 8006736:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8006738:	68fb      	ldr	r3, [r7, #12]
 800673a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800673c:	b29b      	uxth	r3, r3
 800673e:	3b01      	subs	r3, #1
 8006740:	b29a      	uxth	r2, r3
 8006742:	68fb      	ldr	r3, [r7, #12]
 8006744:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8006746:	2300      	movs	r3, #0
 8006748:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800674a:	68fb      	ldr	r3, [r7, #12]
 800674c:	681b      	ldr	r3, [r3, #0]
 800674e:	689b      	ldr	r3, [r3, #8]
 8006750:	f003 0301 	and.w	r3, r3, #1
 8006754:	2b01      	cmp	r3, #1
 8006756:	d119      	bne.n	800678c <HAL_SPI_TransmitReceive+0x1b8>
 8006758:	68fb      	ldr	r3, [r7, #12]
 800675a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800675c:	b29b      	uxth	r3, r3
 800675e:	2b00      	cmp	r3, #0
 8006760:	d014      	beq.n	800678c <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8006762:	68fb      	ldr	r3, [r7, #12]
 8006764:	681b      	ldr	r3, [r3, #0]
 8006766:	68da      	ldr	r2, [r3, #12]
 8006768:	68fb      	ldr	r3, [r7, #12]
 800676a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800676c:	b292      	uxth	r2, r2
 800676e:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8006770:	68fb      	ldr	r3, [r7, #12]
 8006772:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006774:	1c9a      	adds	r2, r3, #2
 8006776:	68fb      	ldr	r3, [r7, #12]
 8006778:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 800677a:	68fb      	ldr	r3, [r7, #12]
 800677c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800677e:	b29b      	uxth	r3, r3
 8006780:	3b01      	subs	r3, #1
 8006782:	b29a      	uxth	r2, r3
 8006784:	68fb      	ldr	r3, [r7, #12]
 8006786:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8006788:	2301      	movs	r3, #1
 800678a:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 800678c:	f7fc fa02 	bl	8002b94 <HAL_GetTick>
 8006790:	4602      	mov	r2, r0
 8006792:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006794:	1ad3      	subs	r3, r2, r3
 8006796:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8006798:	429a      	cmp	r2, r3
 800679a:	d807      	bhi.n	80067ac <HAL_SPI_TransmitReceive+0x1d8>
 800679c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800679e:	f1b3 3fff 	cmp.w	r3, #4294967295
 80067a2:	d003      	beq.n	80067ac <HAL_SPI_TransmitReceive+0x1d8>
      {
        errorcode = HAL_TIMEOUT;
 80067a4:	2303      	movs	r3, #3
 80067a6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 80067aa:	e0a7      	b.n	80068fc <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80067ac:	68fb      	ldr	r3, [r7, #12]
 80067ae:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80067b0:	b29b      	uxth	r3, r3
 80067b2:	2b00      	cmp	r3, #0
 80067b4:	d1a6      	bne.n	8006704 <HAL_SPI_TransmitReceive+0x130>
 80067b6:	68fb      	ldr	r3, [r7, #12]
 80067b8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80067ba:	b29b      	uxth	r3, r3
 80067bc:	2b00      	cmp	r3, #0
 80067be:	d1a1      	bne.n	8006704 <HAL_SPI_TransmitReceive+0x130>
 80067c0:	e07c      	b.n	80068bc <HAL_SPI_TransmitReceive+0x2e8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80067c2:	68fb      	ldr	r3, [r7, #12]
 80067c4:	685b      	ldr	r3, [r3, #4]
 80067c6:	2b00      	cmp	r3, #0
 80067c8:	d002      	beq.n	80067d0 <HAL_SPI_TransmitReceive+0x1fc>
 80067ca:	8b7b      	ldrh	r3, [r7, #26]
 80067cc:	2b01      	cmp	r3, #1
 80067ce:	d16b      	bne.n	80068a8 <HAL_SPI_TransmitReceive+0x2d4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80067d0:	68fb      	ldr	r3, [r7, #12]
 80067d2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80067d4:	68fb      	ldr	r3, [r7, #12]
 80067d6:	681b      	ldr	r3, [r3, #0]
 80067d8:	330c      	adds	r3, #12
 80067da:	7812      	ldrb	r2, [r2, #0]
 80067dc:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 80067de:	68fb      	ldr	r3, [r7, #12]
 80067e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80067e2:	1c5a      	adds	r2, r3, #1
 80067e4:	68fb      	ldr	r3, [r7, #12]
 80067e6:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 80067e8:	68fb      	ldr	r3, [r7, #12]
 80067ea:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80067ec:	b29b      	uxth	r3, r3
 80067ee:	3b01      	subs	r3, #1
 80067f0:	b29a      	uxth	r2, r3
 80067f2:	68fb      	ldr	r3, [r7, #12]
 80067f4:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80067f6:	e057      	b.n	80068a8 <HAL_SPI_TransmitReceive+0x2d4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80067f8:	68fb      	ldr	r3, [r7, #12]
 80067fa:	681b      	ldr	r3, [r3, #0]
 80067fc:	689b      	ldr	r3, [r3, #8]
 80067fe:	f003 0302 	and.w	r3, r3, #2
 8006802:	2b02      	cmp	r3, #2
 8006804:	d11c      	bne.n	8006840 <HAL_SPI_TransmitReceive+0x26c>
 8006806:	68fb      	ldr	r3, [r7, #12]
 8006808:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800680a:	b29b      	uxth	r3, r3
 800680c:	2b00      	cmp	r3, #0
 800680e:	d017      	beq.n	8006840 <HAL_SPI_TransmitReceive+0x26c>
 8006810:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006812:	2b01      	cmp	r3, #1
 8006814:	d114      	bne.n	8006840 <HAL_SPI_TransmitReceive+0x26c>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8006816:	68fb      	ldr	r3, [r7, #12]
 8006818:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800681a:	68fb      	ldr	r3, [r7, #12]
 800681c:	681b      	ldr	r3, [r3, #0]
 800681e:	330c      	adds	r3, #12
 8006820:	7812      	ldrb	r2, [r2, #0]
 8006822:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8006824:	68fb      	ldr	r3, [r7, #12]
 8006826:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006828:	1c5a      	adds	r2, r3, #1
 800682a:	68fb      	ldr	r3, [r7, #12]
 800682c:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800682e:	68fb      	ldr	r3, [r7, #12]
 8006830:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006832:	b29b      	uxth	r3, r3
 8006834:	3b01      	subs	r3, #1
 8006836:	b29a      	uxth	r2, r3
 8006838:	68fb      	ldr	r3, [r7, #12]
 800683a:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800683c:	2300      	movs	r3, #0
 800683e:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8006840:	68fb      	ldr	r3, [r7, #12]
 8006842:	681b      	ldr	r3, [r3, #0]
 8006844:	689b      	ldr	r3, [r3, #8]
 8006846:	f003 0301 	and.w	r3, r3, #1
 800684a:	2b01      	cmp	r3, #1
 800684c:	d119      	bne.n	8006882 <HAL_SPI_TransmitReceive+0x2ae>
 800684e:	68fb      	ldr	r3, [r7, #12]
 8006850:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006852:	b29b      	uxth	r3, r3
 8006854:	2b00      	cmp	r3, #0
 8006856:	d014      	beq.n	8006882 <HAL_SPI_TransmitReceive+0x2ae>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8006858:	68fb      	ldr	r3, [r7, #12]
 800685a:	681b      	ldr	r3, [r3, #0]
 800685c:	68da      	ldr	r2, [r3, #12]
 800685e:	68fb      	ldr	r3, [r7, #12]
 8006860:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006862:	b2d2      	uxtb	r2, r2
 8006864:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8006866:	68fb      	ldr	r3, [r7, #12]
 8006868:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800686a:	1c5a      	adds	r2, r3, #1
 800686c:	68fb      	ldr	r3, [r7, #12]
 800686e:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8006870:	68fb      	ldr	r3, [r7, #12]
 8006872:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006874:	b29b      	uxth	r3, r3
 8006876:	3b01      	subs	r3, #1
 8006878:	b29a      	uxth	r2, r3
 800687a:	68fb      	ldr	r3, [r7, #12]
 800687c:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800687e:	2301      	movs	r3, #1
 8006880:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8006882:	f7fc f987 	bl	8002b94 <HAL_GetTick>
 8006886:	4602      	mov	r2, r0
 8006888:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800688a:	1ad3      	subs	r3, r2, r3
 800688c:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800688e:	429a      	cmp	r2, r3
 8006890:	d803      	bhi.n	800689a <HAL_SPI_TransmitReceive+0x2c6>
 8006892:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006894:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006898:	d102      	bne.n	80068a0 <HAL_SPI_TransmitReceive+0x2cc>
 800689a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800689c:	2b00      	cmp	r3, #0
 800689e:	d103      	bne.n	80068a8 <HAL_SPI_TransmitReceive+0x2d4>
      {
        errorcode = HAL_TIMEOUT;
 80068a0:	2303      	movs	r3, #3
 80068a2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 80068a6:	e029      	b.n	80068fc <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80068a8:	68fb      	ldr	r3, [r7, #12]
 80068aa:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80068ac:	b29b      	uxth	r3, r3
 80068ae:	2b00      	cmp	r3, #0
 80068b0:	d1a2      	bne.n	80067f8 <HAL_SPI_TransmitReceive+0x224>
 80068b2:	68fb      	ldr	r3, [r7, #12]
 80068b4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80068b6:	b29b      	uxth	r3, r3
 80068b8:	2b00      	cmp	r3, #0
 80068ba:	d19d      	bne.n	80067f8 <HAL_SPI_TransmitReceive+0x224>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80068bc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80068be:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 80068c0:	68f8      	ldr	r0, [r7, #12]
 80068c2:	f000 f893 	bl	80069ec <SPI_EndRxTxTransaction>
 80068c6:	4603      	mov	r3, r0
 80068c8:	2b00      	cmp	r3, #0
 80068ca:	d006      	beq.n	80068da <HAL_SPI_TransmitReceive+0x306>
  {
    errorcode = HAL_ERROR;
 80068cc:	2301      	movs	r3, #1
 80068ce:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80068d2:	68fb      	ldr	r3, [r7, #12]
 80068d4:	2220      	movs	r2, #32
 80068d6:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 80068d8:	e010      	b.n	80068fc <HAL_SPI_TransmitReceive+0x328>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80068da:	68fb      	ldr	r3, [r7, #12]
 80068dc:	689b      	ldr	r3, [r3, #8]
 80068de:	2b00      	cmp	r3, #0
 80068e0:	d10b      	bne.n	80068fa <HAL_SPI_TransmitReceive+0x326>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80068e2:	2300      	movs	r3, #0
 80068e4:	617b      	str	r3, [r7, #20]
 80068e6:	68fb      	ldr	r3, [r7, #12]
 80068e8:	681b      	ldr	r3, [r3, #0]
 80068ea:	68db      	ldr	r3, [r3, #12]
 80068ec:	617b      	str	r3, [r7, #20]
 80068ee:	68fb      	ldr	r3, [r7, #12]
 80068f0:	681b      	ldr	r3, [r3, #0]
 80068f2:	689b      	ldr	r3, [r3, #8]
 80068f4:	617b      	str	r3, [r7, #20]
 80068f6:	697b      	ldr	r3, [r7, #20]
 80068f8:	e000      	b.n	80068fc <HAL_SPI_TransmitReceive+0x328>
  }

error :
 80068fa:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 80068fc:	68fb      	ldr	r3, [r7, #12]
 80068fe:	2201      	movs	r2, #1
 8006900:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 8006904:	68fb      	ldr	r3, [r7, #12]
 8006906:	2200      	movs	r2, #0
 8006908:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 800690c:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 8006910:	4618      	mov	r0, r3
 8006912:	3730      	adds	r7, #48	; 0x30
 8006914:	46bd      	mov	sp, r7
 8006916:	bd80      	pop	{r7, pc}

08006918 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8006918:	b580      	push	{r7, lr}
 800691a:	b084      	sub	sp, #16
 800691c:	af00      	add	r7, sp, #0
 800691e:	60f8      	str	r0, [r7, #12]
 8006920:	60b9      	str	r1, [r7, #8]
 8006922:	603b      	str	r3, [r7, #0]
 8006924:	4613      	mov	r3, r2
 8006926:	71fb      	strb	r3, [r7, #7]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8006928:	e04c      	b.n	80069c4 <SPI_WaitFlagStateUntilTimeout+0xac>
  {
    if (Timeout != HAL_MAX_DELAY)
 800692a:	683b      	ldr	r3, [r7, #0]
 800692c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006930:	d048      	beq.n	80069c4 <SPI_WaitFlagStateUntilTimeout+0xac>
    {
      if (((HAL_GetTick() - Tickstart) >= Timeout) || (Timeout == 0U))
 8006932:	f7fc f92f 	bl	8002b94 <HAL_GetTick>
 8006936:	4602      	mov	r2, r0
 8006938:	69bb      	ldr	r3, [r7, #24]
 800693a:	1ad3      	subs	r3, r2, r3
 800693c:	683a      	ldr	r2, [r7, #0]
 800693e:	429a      	cmp	r2, r3
 8006940:	d902      	bls.n	8006948 <SPI_WaitFlagStateUntilTimeout+0x30>
 8006942:	683b      	ldr	r3, [r7, #0]
 8006944:	2b00      	cmp	r3, #0
 8006946:	d13d      	bne.n	80069c4 <SPI_WaitFlagStateUntilTimeout+0xac>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
        on both master and slave sides in order to resynchronize the master
        and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8006948:	68fb      	ldr	r3, [r7, #12]
 800694a:	681b      	ldr	r3, [r3, #0]
 800694c:	685a      	ldr	r2, [r3, #4]
 800694e:	68fb      	ldr	r3, [r7, #12]
 8006950:	681b      	ldr	r3, [r3, #0]
 8006952:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8006956:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006958:	68fb      	ldr	r3, [r7, #12]
 800695a:	685b      	ldr	r3, [r3, #4]
 800695c:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8006960:	d111      	bne.n	8006986 <SPI_WaitFlagStateUntilTimeout+0x6e>
 8006962:	68fb      	ldr	r3, [r7, #12]
 8006964:	689b      	ldr	r3, [r3, #8]
 8006966:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800696a:	d004      	beq.n	8006976 <SPI_WaitFlagStateUntilTimeout+0x5e>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800696c:	68fb      	ldr	r3, [r7, #12]
 800696e:	689b      	ldr	r3, [r3, #8]
 8006970:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006974:	d107      	bne.n	8006986 <SPI_WaitFlagStateUntilTimeout+0x6e>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8006976:	68fb      	ldr	r3, [r7, #12]
 8006978:	681b      	ldr	r3, [r3, #0]
 800697a:	681a      	ldr	r2, [r3, #0]
 800697c:	68fb      	ldr	r3, [r7, #12]
 800697e:	681b      	ldr	r3, [r3, #0]
 8006980:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006984:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8006986:	68fb      	ldr	r3, [r7, #12]
 8006988:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800698a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800698e:	d10f      	bne.n	80069b0 <SPI_WaitFlagStateUntilTimeout+0x98>
        {
          SPI_RESET_CRC(hspi);
 8006990:	68fb      	ldr	r3, [r7, #12]
 8006992:	681b      	ldr	r3, [r3, #0]
 8006994:	681a      	ldr	r2, [r3, #0]
 8006996:	68fb      	ldr	r3, [r7, #12]
 8006998:	681b      	ldr	r3, [r3, #0]
 800699a:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800699e:	601a      	str	r2, [r3, #0]
 80069a0:	68fb      	ldr	r3, [r7, #12]
 80069a2:	681b      	ldr	r3, [r3, #0]
 80069a4:	681a      	ldr	r2, [r3, #0]
 80069a6:	68fb      	ldr	r3, [r7, #12]
 80069a8:	681b      	ldr	r3, [r3, #0]
 80069aa:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80069ae:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80069b0:	68fb      	ldr	r3, [r7, #12]
 80069b2:	2201      	movs	r2, #1
 80069b4:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80069b8:	68fb      	ldr	r3, [r7, #12]
 80069ba:	2200      	movs	r2, #0
 80069bc:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 80069c0:	2303      	movs	r3, #3
 80069c2:	e00f      	b.n	80069e4 <SPI_WaitFlagStateUntilTimeout+0xcc>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80069c4:	68fb      	ldr	r3, [r7, #12]
 80069c6:	681b      	ldr	r3, [r3, #0]
 80069c8:	689a      	ldr	r2, [r3, #8]
 80069ca:	68bb      	ldr	r3, [r7, #8]
 80069cc:	4013      	ands	r3, r2
 80069ce:	68ba      	ldr	r2, [r7, #8]
 80069d0:	429a      	cmp	r2, r3
 80069d2:	bf0c      	ite	eq
 80069d4:	2301      	moveq	r3, #1
 80069d6:	2300      	movne	r3, #0
 80069d8:	b2db      	uxtb	r3, r3
 80069da:	461a      	mov	r2, r3
 80069dc:	79fb      	ldrb	r3, [r7, #7]
 80069de:	429a      	cmp	r2, r3
 80069e0:	d1a3      	bne.n	800692a <SPI_WaitFlagStateUntilTimeout+0x12>
      }
    }
  }

  return HAL_OK;
 80069e2:	2300      	movs	r3, #0
}
 80069e4:	4618      	mov	r0, r3
 80069e6:	3710      	adds	r7, #16
 80069e8:	46bd      	mov	sp, r7
 80069ea:	bd80      	pop	{r7, pc}

080069ec <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80069ec:	b580      	push	{r7, lr}
 80069ee:	b088      	sub	sp, #32
 80069f0:	af02      	add	r7, sp, #8
 80069f2:	60f8      	str	r0, [r7, #12]
 80069f4:	60b9      	str	r1, [r7, #8]
 80069f6:	607a      	str	r2, [r7, #4]
  /* Timeout in s */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 80069f8:	4b1b      	ldr	r3, [pc, #108]	; (8006a68 <SPI_EndRxTxTransaction+0x7c>)
 80069fa:	681b      	ldr	r3, [r3, #0]
 80069fc:	4a1b      	ldr	r2, [pc, #108]	; (8006a6c <SPI_EndRxTxTransaction+0x80>)
 80069fe:	fba2 2303 	umull	r2, r3, r2, r3
 8006a02:	0d5b      	lsrs	r3, r3, #21
 8006a04:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8006a08:	fb02 f303 	mul.w	r3, r2, r3
 8006a0c:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8006a0e:	68fb      	ldr	r3, [r7, #12]
 8006a10:	685b      	ldr	r3, [r3, #4]
 8006a12:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8006a16:	d112      	bne.n	8006a3e <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8006a18:	687b      	ldr	r3, [r7, #4]
 8006a1a:	9300      	str	r3, [sp, #0]
 8006a1c:	68bb      	ldr	r3, [r7, #8]
 8006a1e:	2200      	movs	r2, #0
 8006a20:	2180      	movs	r1, #128	; 0x80
 8006a22:	68f8      	ldr	r0, [r7, #12]
 8006a24:	f7ff ff78 	bl	8006918 <SPI_WaitFlagStateUntilTimeout>
 8006a28:	4603      	mov	r3, r0
 8006a2a:	2b00      	cmp	r3, #0
 8006a2c:	d016      	beq.n	8006a5c <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006a2e:	68fb      	ldr	r3, [r7, #12]
 8006a30:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006a32:	f043 0220 	orr.w	r2, r3, #32
 8006a36:	68fb      	ldr	r3, [r7, #12]
 8006a38:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8006a3a:	2303      	movs	r3, #3
 8006a3c:	e00f      	b.n	8006a5e <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8006a3e:	697b      	ldr	r3, [r7, #20]
 8006a40:	2b00      	cmp	r3, #0
 8006a42:	d00a      	beq.n	8006a5a <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 8006a44:	697b      	ldr	r3, [r7, #20]
 8006a46:	3b01      	subs	r3, #1
 8006a48:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8006a4a:	68fb      	ldr	r3, [r7, #12]
 8006a4c:	681b      	ldr	r3, [r3, #0]
 8006a4e:	689b      	ldr	r3, [r3, #8]
 8006a50:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006a54:	2b80      	cmp	r3, #128	; 0x80
 8006a56:	d0f2      	beq.n	8006a3e <SPI_EndRxTxTransaction+0x52>
 8006a58:	e000      	b.n	8006a5c <SPI_EndRxTxTransaction+0x70>
        break;
 8006a5a:	bf00      	nop
  }

  return HAL_OK;
 8006a5c:	2300      	movs	r3, #0
}
 8006a5e:	4618      	mov	r0, r3
 8006a60:	3718      	adds	r7, #24
 8006a62:	46bd      	mov	sp, r7
 8006a64:	bd80      	pop	{r7, pc}
 8006a66:	bf00      	nop
 8006a68:	2000001c 	.word	0x2000001c
 8006a6c:	165e9f81 	.word	0x165e9f81

08006a70 <HAL_SRAM_Init>:
  * @param  Timing Pointer to SRAM control timing structure 
  * @param  ExtTiming Pointer to SRAM extended mode timing structure  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SRAM_Init(SRAM_HandleTypeDef *hsram, FMC_NORSRAM_TimingTypeDef *Timing, FMC_NORSRAM_TimingTypeDef *ExtTiming)
{ 
 8006a70:	b580      	push	{r7, lr}
 8006a72:	b084      	sub	sp, #16
 8006a74:	af00      	add	r7, sp, #0
 8006a76:	60f8      	str	r0, [r7, #12]
 8006a78:	60b9      	str	r1, [r7, #8]
 8006a7a:	607a      	str	r2, [r7, #4]
  /* Check the SRAM handle parameter */
  if(hsram == NULL)
 8006a7c:	68fb      	ldr	r3, [r7, #12]
 8006a7e:	2b00      	cmp	r3, #0
 8006a80:	d101      	bne.n	8006a86 <HAL_SRAM_Init+0x16>
  {
     return HAL_ERROR;
 8006a82:	2301      	movs	r3, #1
 8006a84:	e034      	b.n	8006af0 <HAL_SRAM_Init+0x80>
  }
  
  if(hsram->State == HAL_SRAM_STATE_RESET)
 8006a86:	68fb      	ldr	r3, [r7, #12]
 8006a88:	f893 3049 	ldrb.w	r3, [r3, #73]	; 0x49
 8006a8c:	b2db      	uxtb	r3, r3
 8006a8e:	2b00      	cmp	r3, #0
 8006a90:	d106      	bne.n	8006aa0 <HAL_SRAM_Init+0x30>
  {  
    /* Allocate lock resource and initialize it */
    hsram->Lock = HAL_UNLOCKED;
 8006a92:	68fb      	ldr	r3, [r7, #12]
 8006a94:	2200      	movs	r2, #0
 8006a96:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

    /* Init the low level hardware */
    hsram->MspInitCallback(hsram);
#else
    /* Initialize the low level hardware (MSP) */
    HAL_SRAM_MspInit(hsram);
 8006a9a:	68f8      	ldr	r0, [r7, #12]
 8006a9c:	f7fb fa72 	bl	8001f84 <HAL_SRAM_MspInit>
#endif
  }
  
  /* Initialize SRAM control Interface */
  FMC_NORSRAM_Init(hsram->Instance, &(hsram->Init));
 8006aa0:	68fb      	ldr	r3, [r7, #12]
 8006aa2:	681a      	ldr	r2, [r3, #0]
 8006aa4:	68fb      	ldr	r3, [r7, #12]
 8006aa6:	3308      	adds	r3, #8
 8006aa8:	4619      	mov	r1, r3
 8006aaa:	4610      	mov	r0, r2
 8006aac:	f000 fc0a 	bl	80072c4 <FSMC_NORSRAM_Init>

  /* Initialize SRAM timing Interface */
  FMC_NORSRAM_Timing_Init(hsram->Instance, Timing, hsram->Init.NSBank); 
 8006ab0:	68fb      	ldr	r3, [r7, #12]
 8006ab2:	6818      	ldr	r0, [r3, #0]
 8006ab4:	68fb      	ldr	r3, [r7, #12]
 8006ab6:	689b      	ldr	r3, [r3, #8]
 8006ab8:	461a      	mov	r2, r3
 8006aba:	68b9      	ldr	r1, [r7, #8]
 8006abc:	f000 fc72 	bl	80073a4 <FSMC_NORSRAM_Timing_Init>

  /* Initialize SRAM extended mode timing Interface */
  FMC_NORSRAM_Extended_Timing_Init(hsram->Extended, ExtTiming, hsram->Init.NSBank,  hsram->Init.ExtendedMode);  
 8006ac0:	68fb      	ldr	r3, [r7, #12]
 8006ac2:	6858      	ldr	r0, [r3, #4]
 8006ac4:	68fb      	ldr	r3, [r7, #12]
 8006ac6:	689a      	ldr	r2, [r3, #8]
 8006ac8:	68fb      	ldr	r3, [r7, #12]
 8006aca:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006acc:	6879      	ldr	r1, [r7, #4]
 8006ace:	f000 fcbd 	bl	800744c <FSMC_NORSRAM_Extended_Timing_Init>
  
  /* Enable the NORSRAM device */
  __FMC_NORSRAM_ENABLE(hsram->Instance, hsram->Init.NSBank); 
 8006ad2:	68fb      	ldr	r3, [r7, #12]
 8006ad4:	681b      	ldr	r3, [r3, #0]
 8006ad6:	68fa      	ldr	r2, [r7, #12]
 8006ad8:	6892      	ldr	r2, [r2, #8]
 8006ada:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8006ade:	68fb      	ldr	r3, [r7, #12]
 8006ae0:	681b      	ldr	r3, [r3, #0]
 8006ae2:	68fa      	ldr	r2, [r7, #12]
 8006ae4:	6892      	ldr	r2, [r2, #8]
 8006ae6:	f041 0101 	orr.w	r1, r1, #1
 8006aea:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  
  return HAL_OK;
 8006aee:	2300      	movs	r3, #0
}
 8006af0:	4618      	mov	r0, r3
 8006af2:	3710      	adds	r7, #16
 8006af4:	46bd      	mov	sp, r7
 8006af6:	bd80      	pop	{r7, pc}

08006af8 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8006af8:	b580      	push	{r7, lr}
 8006afa:	b082      	sub	sp, #8
 8006afc:	af00      	add	r7, sp, #0
 8006afe:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8006b00:	687b      	ldr	r3, [r7, #4]
 8006b02:	2b00      	cmp	r3, #0
 8006b04:	d101      	bne.n	8006b0a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8006b06:	2301      	movs	r3, #1
 8006b08:	e03f      	b.n	8006b8a <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8006b0a:	687b      	ldr	r3, [r7, #4]
 8006b0c:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8006b10:	b2db      	uxtb	r3, r3
 8006b12:	2b00      	cmp	r3, #0
 8006b14:	d106      	bne.n	8006b24 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8006b16:	687b      	ldr	r3, [r7, #4]
 8006b18:	2200      	movs	r2, #0
 8006b1a:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8006b1e:	6878      	ldr	r0, [r7, #4]
 8006b20:	f7fb f978 	bl	8001e14 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8006b24:	687b      	ldr	r3, [r7, #4]
 8006b26:	2224      	movs	r2, #36	; 0x24
 8006b28:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8006b2c:	687b      	ldr	r3, [r7, #4]
 8006b2e:	681b      	ldr	r3, [r3, #0]
 8006b30:	68da      	ldr	r2, [r3, #12]
 8006b32:	687b      	ldr	r3, [r7, #4]
 8006b34:	681b      	ldr	r3, [r3, #0]
 8006b36:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8006b3a:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8006b3c:	6878      	ldr	r0, [r7, #4]
 8006b3e:	f000 f829 	bl	8006b94 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8006b42:	687b      	ldr	r3, [r7, #4]
 8006b44:	681b      	ldr	r3, [r3, #0]
 8006b46:	691a      	ldr	r2, [r3, #16]
 8006b48:	687b      	ldr	r3, [r7, #4]
 8006b4a:	681b      	ldr	r3, [r3, #0]
 8006b4c:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8006b50:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8006b52:	687b      	ldr	r3, [r7, #4]
 8006b54:	681b      	ldr	r3, [r3, #0]
 8006b56:	695a      	ldr	r2, [r3, #20]
 8006b58:	687b      	ldr	r3, [r7, #4]
 8006b5a:	681b      	ldr	r3, [r3, #0]
 8006b5c:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8006b60:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8006b62:	687b      	ldr	r3, [r7, #4]
 8006b64:	681b      	ldr	r3, [r3, #0]
 8006b66:	68da      	ldr	r2, [r3, #12]
 8006b68:	687b      	ldr	r3, [r7, #4]
 8006b6a:	681b      	ldr	r3, [r3, #0]
 8006b6c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8006b70:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006b72:	687b      	ldr	r3, [r7, #4]
 8006b74:	2200      	movs	r2, #0
 8006b76:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 8006b78:	687b      	ldr	r3, [r7, #4]
 8006b7a:	2220      	movs	r2, #32
 8006b7c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 8006b80:	687b      	ldr	r3, [r7, #4]
 8006b82:	2220      	movs	r2, #32
 8006b84:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 8006b88:	2300      	movs	r3, #0
}
 8006b8a:	4618      	mov	r0, r3
 8006b8c:	3708      	adds	r7, #8
 8006b8e:	46bd      	mov	sp, r7
 8006b90:	bd80      	pop	{r7, pc}
	...

08006b94 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006b94:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006b98:	b085      	sub	sp, #20
 8006b9a:	af00      	add	r7, sp, #0
 8006b9c:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006b9e:	687b      	ldr	r3, [r7, #4]
 8006ba0:	681b      	ldr	r3, [r3, #0]
 8006ba2:	691b      	ldr	r3, [r3, #16]
 8006ba4:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8006ba8:	687b      	ldr	r3, [r7, #4]
 8006baa:	68da      	ldr	r2, [r3, #12]
 8006bac:	687b      	ldr	r3, [r7, #4]
 8006bae:	681b      	ldr	r3, [r3, #0]
 8006bb0:	430a      	orrs	r2, r1
 8006bb2:	611a      	str	r2, [r3, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8006bb4:	687b      	ldr	r3, [r7, #4]
 8006bb6:	689a      	ldr	r2, [r3, #8]
 8006bb8:	687b      	ldr	r3, [r7, #4]
 8006bba:	691b      	ldr	r3, [r3, #16]
 8006bbc:	431a      	orrs	r2, r3
 8006bbe:	687b      	ldr	r3, [r7, #4]
 8006bc0:	695b      	ldr	r3, [r3, #20]
 8006bc2:	431a      	orrs	r2, r3
 8006bc4:	687b      	ldr	r3, [r7, #4]
 8006bc6:	69db      	ldr	r3, [r3, #28]
 8006bc8:	4313      	orrs	r3, r2
 8006bca:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR1,
 8006bcc:	687b      	ldr	r3, [r7, #4]
 8006bce:	681b      	ldr	r3, [r3, #0]
 8006bd0:	68db      	ldr	r3, [r3, #12]
 8006bd2:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
 8006bd6:	f023 030c 	bic.w	r3, r3, #12
 8006bda:	687a      	ldr	r2, [r7, #4]
 8006bdc:	6812      	ldr	r2, [r2, #0]
 8006bde:	68f9      	ldr	r1, [r7, #12]
 8006be0:	430b      	orrs	r3, r1
 8006be2:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8006be4:	687b      	ldr	r3, [r7, #4]
 8006be6:	681b      	ldr	r3, [r3, #0]
 8006be8:	695b      	ldr	r3, [r3, #20]
 8006bea:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8006bee:	687b      	ldr	r3, [r7, #4]
 8006bf0:	699a      	ldr	r2, [r3, #24]
 8006bf2:	687b      	ldr	r3, [r7, #4]
 8006bf4:	681b      	ldr	r3, [r3, #0]
 8006bf6:	430a      	orrs	r2, r1
 8006bf8:	615a      	str	r2, [r3, #20]

  /* Check the Over Sampling */
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8006bfa:	687b      	ldr	r3, [r7, #4]
 8006bfc:	69db      	ldr	r3, [r3, #28]
 8006bfe:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006c02:	f040 8199 	bne.w	8006f38 <UART_SetConfig+0x3a4>
  {
    /*-------------------------- USART BRR Configuration ---------------------*/
#if defined(USART6) && defined(UART9) && defined(UART10)
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
 8006c06:	687b      	ldr	r3, [r7, #4]
 8006c08:	681b      	ldr	r3, [r3, #0]
 8006c0a:	4ac6      	ldr	r2, [pc, #792]	; (8006f24 <UART_SetConfig+0x390>)
 8006c0c:	4293      	cmp	r3, r2
 8006c0e:	d00f      	beq.n	8006c30 <UART_SetConfig+0x9c>
 8006c10:	687b      	ldr	r3, [r7, #4]
 8006c12:	681b      	ldr	r3, [r3, #0]
 8006c14:	4ac4      	ldr	r2, [pc, #784]	; (8006f28 <UART_SetConfig+0x394>)
 8006c16:	4293      	cmp	r3, r2
 8006c18:	d00a      	beq.n	8006c30 <UART_SetConfig+0x9c>
 8006c1a:	687b      	ldr	r3, [r7, #4]
 8006c1c:	681b      	ldr	r3, [r3, #0]
 8006c1e:	4ac3      	ldr	r2, [pc, #780]	; (8006f2c <UART_SetConfig+0x398>)
 8006c20:	4293      	cmp	r3, r2
 8006c22:	d005      	beq.n	8006c30 <UART_SetConfig+0x9c>
 8006c24:	687b      	ldr	r3, [r7, #4]
 8006c26:	681b      	ldr	r3, [r3, #0]
 8006c28:	4ac1      	ldr	r2, [pc, #772]	; (8006f30 <UART_SetConfig+0x39c>)
 8006c2a:	4293      	cmp	r3, r2
 8006c2c:	f040 80bd 	bne.w	8006daa <UART_SetConfig+0x216>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8006c30:	f7fd ffee 	bl	8004c10 <HAL_RCC_GetPCLK2Freq>
 8006c34:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8006c36:	68bb      	ldr	r3, [r7, #8]
 8006c38:	461d      	mov	r5, r3
 8006c3a:	f04f 0600 	mov.w	r6, #0
 8006c3e:	46a8      	mov	r8, r5
 8006c40:	46b1      	mov	r9, r6
 8006c42:	eb18 0308 	adds.w	r3, r8, r8
 8006c46:	eb49 0409 	adc.w	r4, r9, r9
 8006c4a:	4698      	mov	r8, r3
 8006c4c:	46a1      	mov	r9, r4
 8006c4e:	eb18 0805 	adds.w	r8, r8, r5
 8006c52:	eb49 0906 	adc.w	r9, r9, r6
 8006c56:	f04f 0100 	mov.w	r1, #0
 8006c5a:	f04f 0200 	mov.w	r2, #0
 8006c5e:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 8006c62:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 8006c66:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 8006c6a:	4688      	mov	r8, r1
 8006c6c:	4691      	mov	r9, r2
 8006c6e:	eb18 0005 	adds.w	r0, r8, r5
 8006c72:	eb49 0106 	adc.w	r1, r9, r6
 8006c76:	687b      	ldr	r3, [r7, #4]
 8006c78:	685b      	ldr	r3, [r3, #4]
 8006c7a:	461d      	mov	r5, r3
 8006c7c:	f04f 0600 	mov.w	r6, #0
 8006c80:	196b      	adds	r3, r5, r5
 8006c82:	eb46 0406 	adc.w	r4, r6, r6
 8006c86:	461a      	mov	r2, r3
 8006c88:	4623      	mov	r3, r4
 8006c8a:	f7f9 fb21 	bl	80002d0 <__aeabi_uldivmod>
 8006c8e:	4603      	mov	r3, r0
 8006c90:	460c      	mov	r4, r1
 8006c92:	461a      	mov	r2, r3
 8006c94:	4ba7      	ldr	r3, [pc, #668]	; (8006f34 <UART_SetConfig+0x3a0>)
 8006c96:	fba3 2302 	umull	r2, r3, r3, r2
 8006c9a:	095b      	lsrs	r3, r3, #5
 8006c9c:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8006ca0:	68bb      	ldr	r3, [r7, #8]
 8006ca2:	461d      	mov	r5, r3
 8006ca4:	f04f 0600 	mov.w	r6, #0
 8006ca8:	46a9      	mov	r9, r5
 8006caa:	46b2      	mov	sl, r6
 8006cac:	eb19 0309 	adds.w	r3, r9, r9
 8006cb0:	eb4a 040a 	adc.w	r4, sl, sl
 8006cb4:	4699      	mov	r9, r3
 8006cb6:	46a2      	mov	sl, r4
 8006cb8:	eb19 0905 	adds.w	r9, r9, r5
 8006cbc:	eb4a 0a06 	adc.w	sl, sl, r6
 8006cc0:	f04f 0100 	mov.w	r1, #0
 8006cc4:	f04f 0200 	mov.w	r2, #0
 8006cc8:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8006ccc:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8006cd0:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8006cd4:	4689      	mov	r9, r1
 8006cd6:	4692      	mov	sl, r2
 8006cd8:	eb19 0005 	adds.w	r0, r9, r5
 8006cdc:	eb4a 0106 	adc.w	r1, sl, r6
 8006ce0:	687b      	ldr	r3, [r7, #4]
 8006ce2:	685b      	ldr	r3, [r3, #4]
 8006ce4:	461d      	mov	r5, r3
 8006ce6:	f04f 0600 	mov.w	r6, #0
 8006cea:	196b      	adds	r3, r5, r5
 8006cec:	eb46 0406 	adc.w	r4, r6, r6
 8006cf0:	461a      	mov	r2, r3
 8006cf2:	4623      	mov	r3, r4
 8006cf4:	f7f9 faec 	bl	80002d0 <__aeabi_uldivmod>
 8006cf8:	4603      	mov	r3, r0
 8006cfa:	460c      	mov	r4, r1
 8006cfc:	461a      	mov	r2, r3
 8006cfe:	4b8d      	ldr	r3, [pc, #564]	; (8006f34 <UART_SetConfig+0x3a0>)
 8006d00:	fba3 1302 	umull	r1, r3, r3, r2
 8006d04:	095b      	lsrs	r3, r3, #5
 8006d06:	2164      	movs	r1, #100	; 0x64
 8006d08:	fb01 f303 	mul.w	r3, r1, r3
 8006d0c:	1ad3      	subs	r3, r2, r3
 8006d0e:	00db      	lsls	r3, r3, #3
 8006d10:	3332      	adds	r3, #50	; 0x32
 8006d12:	4a88      	ldr	r2, [pc, #544]	; (8006f34 <UART_SetConfig+0x3a0>)
 8006d14:	fba2 2303 	umull	r2, r3, r2, r3
 8006d18:	095b      	lsrs	r3, r3, #5
 8006d1a:	005b      	lsls	r3, r3, #1
 8006d1c:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8006d20:	4498      	add	r8, r3
 8006d22:	68bb      	ldr	r3, [r7, #8]
 8006d24:	461d      	mov	r5, r3
 8006d26:	f04f 0600 	mov.w	r6, #0
 8006d2a:	46a9      	mov	r9, r5
 8006d2c:	46b2      	mov	sl, r6
 8006d2e:	eb19 0309 	adds.w	r3, r9, r9
 8006d32:	eb4a 040a 	adc.w	r4, sl, sl
 8006d36:	4699      	mov	r9, r3
 8006d38:	46a2      	mov	sl, r4
 8006d3a:	eb19 0905 	adds.w	r9, r9, r5
 8006d3e:	eb4a 0a06 	adc.w	sl, sl, r6
 8006d42:	f04f 0100 	mov.w	r1, #0
 8006d46:	f04f 0200 	mov.w	r2, #0
 8006d4a:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8006d4e:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8006d52:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8006d56:	4689      	mov	r9, r1
 8006d58:	4692      	mov	sl, r2
 8006d5a:	eb19 0005 	adds.w	r0, r9, r5
 8006d5e:	eb4a 0106 	adc.w	r1, sl, r6
 8006d62:	687b      	ldr	r3, [r7, #4]
 8006d64:	685b      	ldr	r3, [r3, #4]
 8006d66:	461d      	mov	r5, r3
 8006d68:	f04f 0600 	mov.w	r6, #0
 8006d6c:	196b      	adds	r3, r5, r5
 8006d6e:	eb46 0406 	adc.w	r4, r6, r6
 8006d72:	461a      	mov	r2, r3
 8006d74:	4623      	mov	r3, r4
 8006d76:	f7f9 faab 	bl	80002d0 <__aeabi_uldivmod>
 8006d7a:	4603      	mov	r3, r0
 8006d7c:	460c      	mov	r4, r1
 8006d7e:	461a      	mov	r2, r3
 8006d80:	4b6c      	ldr	r3, [pc, #432]	; (8006f34 <UART_SetConfig+0x3a0>)
 8006d82:	fba3 1302 	umull	r1, r3, r3, r2
 8006d86:	095b      	lsrs	r3, r3, #5
 8006d88:	2164      	movs	r1, #100	; 0x64
 8006d8a:	fb01 f303 	mul.w	r3, r1, r3
 8006d8e:	1ad3      	subs	r3, r2, r3
 8006d90:	00db      	lsls	r3, r3, #3
 8006d92:	3332      	adds	r3, #50	; 0x32
 8006d94:	4a67      	ldr	r2, [pc, #412]	; (8006f34 <UART_SetConfig+0x3a0>)
 8006d96:	fba2 2303 	umull	r2, r3, r2, r3
 8006d9a:	095b      	lsrs	r3, r3, #5
 8006d9c:	f003 0207 	and.w	r2, r3, #7
 8006da0:	687b      	ldr	r3, [r7, #4]
 8006da2:	681b      	ldr	r3, [r3, #0]
 8006da4:	4442      	add	r2, r8
 8006da6:	609a      	str	r2, [r3, #8]
 8006da8:	e27d      	b.n	80072a6 <UART_SetConfig+0x712>
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8006daa:	f7fd ff1d 	bl	8004be8 <HAL_RCC_GetPCLK1Freq>
 8006dae:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8006db0:	68bb      	ldr	r3, [r7, #8]
 8006db2:	461d      	mov	r5, r3
 8006db4:	f04f 0600 	mov.w	r6, #0
 8006db8:	46a8      	mov	r8, r5
 8006dba:	46b1      	mov	r9, r6
 8006dbc:	eb18 0308 	adds.w	r3, r8, r8
 8006dc0:	eb49 0409 	adc.w	r4, r9, r9
 8006dc4:	4698      	mov	r8, r3
 8006dc6:	46a1      	mov	r9, r4
 8006dc8:	eb18 0805 	adds.w	r8, r8, r5
 8006dcc:	eb49 0906 	adc.w	r9, r9, r6
 8006dd0:	f04f 0100 	mov.w	r1, #0
 8006dd4:	f04f 0200 	mov.w	r2, #0
 8006dd8:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 8006ddc:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 8006de0:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 8006de4:	4688      	mov	r8, r1
 8006de6:	4691      	mov	r9, r2
 8006de8:	eb18 0005 	adds.w	r0, r8, r5
 8006dec:	eb49 0106 	adc.w	r1, r9, r6
 8006df0:	687b      	ldr	r3, [r7, #4]
 8006df2:	685b      	ldr	r3, [r3, #4]
 8006df4:	461d      	mov	r5, r3
 8006df6:	f04f 0600 	mov.w	r6, #0
 8006dfa:	196b      	adds	r3, r5, r5
 8006dfc:	eb46 0406 	adc.w	r4, r6, r6
 8006e00:	461a      	mov	r2, r3
 8006e02:	4623      	mov	r3, r4
 8006e04:	f7f9 fa64 	bl	80002d0 <__aeabi_uldivmod>
 8006e08:	4603      	mov	r3, r0
 8006e0a:	460c      	mov	r4, r1
 8006e0c:	461a      	mov	r2, r3
 8006e0e:	4b49      	ldr	r3, [pc, #292]	; (8006f34 <UART_SetConfig+0x3a0>)
 8006e10:	fba3 2302 	umull	r2, r3, r3, r2
 8006e14:	095b      	lsrs	r3, r3, #5
 8006e16:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8006e1a:	68bb      	ldr	r3, [r7, #8]
 8006e1c:	461d      	mov	r5, r3
 8006e1e:	f04f 0600 	mov.w	r6, #0
 8006e22:	46a9      	mov	r9, r5
 8006e24:	46b2      	mov	sl, r6
 8006e26:	eb19 0309 	adds.w	r3, r9, r9
 8006e2a:	eb4a 040a 	adc.w	r4, sl, sl
 8006e2e:	4699      	mov	r9, r3
 8006e30:	46a2      	mov	sl, r4
 8006e32:	eb19 0905 	adds.w	r9, r9, r5
 8006e36:	eb4a 0a06 	adc.w	sl, sl, r6
 8006e3a:	f04f 0100 	mov.w	r1, #0
 8006e3e:	f04f 0200 	mov.w	r2, #0
 8006e42:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8006e46:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8006e4a:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8006e4e:	4689      	mov	r9, r1
 8006e50:	4692      	mov	sl, r2
 8006e52:	eb19 0005 	adds.w	r0, r9, r5
 8006e56:	eb4a 0106 	adc.w	r1, sl, r6
 8006e5a:	687b      	ldr	r3, [r7, #4]
 8006e5c:	685b      	ldr	r3, [r3, #4]
 8006e5e:	461d      	mov	r5, r3
 8006e60:	f04f 0600 	mov.w	r6, #0
 8006e64:	196b      	adds	r3, r5, r5
 8006e66:	eb46 0406 	adc.w	r4, r6, r6
 8006e6a:	461a      	mov	r2, r3
 8006e6c:	4623      	mov	r3, r4
 8006e6e:	f7f9 fa2f 	bl	80002d0 <__aeabi_uldivmod>
 8006e72:	4603      	mov	r3, r0
 8006e74:	460c      	mov	r4, r1
 8006e76:	461a      	mov	r2, r3
 8006e78:	4b2e      	ldr	r3, [pc, #184]	; (8006f34 <UART_SetConfig+0x3a0>)
 8006e7a:	fba3 1302 	umull	r1, r3, r3, r2
 8006e7e:	095b      	lsrs	r3, r3, #5
 8006e80:	2164      	movs	r1, #100	; 0x64
 8006e82:	fb01 f303 	mul.w	r3, r1, r3
 8006e86:	1ad3      	subs	r3, r2, r3
 8006e88:	00db      	lsls	r3, r3, #3
 8006e8a:	3332      	adds	r3, #50	; 0x32
 8006e8c:	4a29      	ldr	r2, [pc, #164]	; (8006f34 <UART_SetConfig+0x3a0>)
 8006e8e:	fba2 2303 	umull	r2, r3, r2, r3
 8006e92:	095b      	lsrs	r3, r3, #5
 8006e94:	005b      	lsls	r3, r3, #1
 8006e96:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8006e9a:	4498      	add	r8, r3
 8006e9c:	68bb      	ldr	r3, [r7, #8]
 8006e9e:	461d      	mov	r5, r3
 8006ea0:	f04f 0600 	mov.w	r6, #0
 8006ea4:	46a9      	mov	r9, r5
 8006ea6:	46b2      	mov	sl, r6
 8006ea8:	eb19 0309 	adds.w	r3, r9, r9
 8006eac:	eb4a 040a 	adc.w	r4, sl, sl
 8006eb0:	4699      	mov	r9, r3
 8006eb2:	46a2      	mov	sl, r4
 8006eb4:	eb19 0905 	adds.w	r9, r9, r5
 8006eb8:	eb4a 0a06 	adc.w	sl, sl, r6
 8006ebc:	f04f 0100 	mov.w	r1, #0
 8006ec0:	f04f 0200 	mov.w	r2, #0
 8006ec4:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8006ec8:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8006ecc:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8006ed0:	4689      	mov	r9, r1
 8006ed2:	4692      	mov	sl, r2
 8006ed4:	eb19 0005 	adds.w	r0, r9, r5
 8006ed8:	eb4a 0106 	adc.w	r1, sl, r6
 8006edc:	687b      	ldr	r3, [r7, #4]
 8006ede:	685b      	ldr	r3, [r3, #4]
 8006ee0:	461d      	mov	r5, r3
 8006ee2:	f04f 0600 	mov.w	r6, #0
 8006ee6:	196b      	adds	r3, r5, r5
 8006ee8:	eb46 0406 	adc.w	r4, r6, r6
 8006eec:	461a      	mov	r2, r3
 8006eee:	4623      	mov	r3, r4
 8006ef0:	f7f9 f9ee 	bl	80002d0 <__aeabi_uldivmod>
 8006ef4:	4603      	mov	r3, r0
 8006ef6:	460c      	mov	r4, r1
 8006ef8:	461a      	mov	r2, r3
 8006efa:	4b0e      	ldr	r3, [pc, #56]	; (8006f34 <UART_SetConfig+0x3a0>)
 8006efc:	fba3 1302 	umull	r1, r3, r3, r2
 8006f00:	095b      	lsrs	r3, r3, #5
 8006f02:	2164      	movs	r1, #100	; 0x64
 8006f04:	fb01 f303 	mul.w	r3, r1, r3
 8006f08:	1ad3      	subs	r3, r2, r3
 8006f0a:	00db      	lsls	r3, r3, #3
 8006f0c:	3332      	adds	r3, #50	; 0x32
 8006f0e:	4a09      	ldr	r2, [pc, #36]	; (8006f34 <UART_SetConfig+0x3a0>)
 8006f10:	fba2 2303 	umull	r2, r3, r2, r3
 8006f14:	095b      	lsrs	r3, r3, #5
 8006f16:	f003 0207 	and.w	r2, r3, #7
 8006f1a:	687b      	ldr	r3, [r7, #4]
 8006f1c:	681b      	ldr	r3, [r3, #0]
 8006f1e:	4442      	add	r2, r8
 8006f20:	609a      	str	r2, [r3, #8]
    {
      pclk = HAL_RCC_GetPCLK1Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
    }
  }
}
 8006f22:	e1c0      	b.n	80072a6 <UART_SetConfig+0x712>
 8006f24:	40011000 	.word	0x40011000
 8006f28:	40011400 	.word	0x40011400
 8006f2c:	40011800 	.word	0x40011800
 8006f30:	40011c00 	.word	0x40011c00
 8006f34:	51eb851f 	.word	0x51eb851f
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
 8006f38:	687b      	ldr	r3, [r7, #4]
 8006f3a:	681b      	ldr	r3, [r3, #0]
 8006f3c:	4adc      	ldr	r2, [pc, #880]	; (80072b0 <UART_SetConfig+0x71c>)
 8006f3e:	4293      	cmp	r3, r2
 8006f40:	d00f      	beq.n	8006f62 <UART_SetConfig+0x3ce>
 8006f42:	687b      	ldr	r3, [r7, #4]
 8006f44:	681b      	ldr	r3, [r3, #0]
 8006f46:	4adb      	ldr	r2, [pc, #876]	; (80072b4 <UART_SetConfig+0x720>)
 8006f48:	4293      	cmp	r3, r2
 8006f4a:	d00a      	beq.n	8006f62 <UART_SetConfig+0x3ce>
 8006f4c:	687b      	ldr	r3, [r7, #4]
 8006f4e:	681b      	ldr	r3, [r3, #0]
 8006f50:	4ad9      	ldr	r2, [pc, #868]	; (80072b8 <UART_SetConfig+0x724>)
 8006f52:	4293      	cmp	r3, r2
 8006f54:	d005      	beq.n	8006f62 <UART_SetConfig+0x3ce>
 8006f56:	687b      	ldr	r3, [r7, #4]
 8006f58:	681b      	ldr	r3, [r3, #0]
 8006f5a:	4ad8      	ldr	r2, [pc, #864]	; (80072bc <UART_SetConfig+0x728>)
 8006f5c:	4293      	cmp	r3, r2
 8006f5e:	f040 80d1 	bne.w	8007104 <UART_SetConfig+0x570>
      pclk = HAL_RCC_GetPCLK2Freq();
 8006f62:	f7fd fe55 	bl	8004c10 <HAL_RCC_GetPCLK2Freq>
 8006f66:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8006f68:	68bb      	ldr	r3, [r7, #8]
 8006f6a:	469a      	mov	sl, r3
 8006f6c:	f04f 0b00 	mov.w	fp, #0
 8006f70:	46d0      	mov	r8, sl
 8006f72:	46d9      	mov	r9, fp
 8006f74:	eb18 0308 	adds.w	r3, r8, r8
 8006f78:	eb49 0409 	adc.w	r4, r9, r9
 8006f7c:	4698      	mov	r8, r3
 8006f7e:	46a1      	mov	r9, r4
 8006f80:	eb18 080a 	adds.w	r8, r8, sl
 8006f84:	eb49 090b 	adc.w	r9, r9, fp
 8006f88:	f04f 0100 	mov.w	r1, #0
 8006f8c:	f04f 0200 	mov.w	r2, #0
 8006f90:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 8006f94:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 8006f98:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 8006f9c:	4688      	mov	r8, r1
 8006f9e:	4691      	mov	r9, r2
 8006fa0:	eb1a 0508 	adds.w	r5, sl, r8
 8006fa4:	eb4b 0609 	adc.w	r6, fp, r9
 8006fa8:	687b      	ldr	r3, [r7, #4]
 8006faa:	685b      	ldr	r3, [r3, #4]
 8006fac:	4619      	mov	r1, r3
 8006fae:	f04f 0200 	mov.w	r2, #0
 8006fb2:	f04f 0300 	mov.w	r3, #0
 8006fb6:	f04f 0400 	mov.w	r4, #0
 8006fba:	0094      	lsls	r4, r2, #2
 8006fbc:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8006fc0:	008b      	lsls	r3, r1, #2
 8006fc2:	461a      	mov	r2, r3
 8006fc4:	4623      	mov	r3, r4
 8006fc6:	4628      	mov	r0, r5
 8006fc8:	4631      	mov	r1, r6
 8006fca:	f7f9 f981 	bl	80002d0 <__aeabi_uldivmod>
 8006fce:	4603      	mov	r3, r0
 8006fd0:	460c      	mov	r4, r1
 8006fd2:	461a      	mov	r2, r3
 8006fd4:	4bba      	ldr	r3, [pc, #744]	; (80072c0 <UART_SetConfig+0x72c>)
 8006fd6:	fba3 2302 	umull	r2, r3, r3, r2
 8006fda:	095b      	lsrs	r3, r3, #5
 8006fdc:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8006fe0:	68bb      	ldr	r3, [r7, #8]
 8006fe2:	469b      	mov	fp, r3
 8006fe4:	f04f 0c00 	mov.w	ip, #0
 8006fe8:	46d9      	mov	r9, fp
 8006fea:	46e2      	mov	sl, ip
 8006fec:	eb19 0309 	adds.w	r3, r9, r9
 8006ff0:	eb4a 040a 	adc.w	r4, sl, sl
 8006ff4:	4699      	mov	r9, r3
 8006ff6:	46a2      	mov	sl, r4
 8006ff8:	eb19 090b 	adds.w	r9, r9, fp
 8006ffc:	eb4a 0a0c 	adc.w	sl, sl, ip
 8007000:	f04f 0100 	mov.w	r1, #0
 8007004:	f04f 0200 	mov.w	r2, #0
 8007008:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800700c:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8007010:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8007014:	4689      	mov	r9, r1
 8007016:	4692      	mov	sl, r2
 8007018:	eb1b 0509 	adds.w	r5, fp, r9
 800701c:	eb4c 060a 	adc.w	r6, ip, sl
 8007020:	687b      	ldr	r3, [r7, #4]
 8007022:	685b      	ldr	r3, [r3, #4]
 8007024:	4619      	mov	r1, r3
 8007026:	f04f 0200 	mov.w	r2, #0
 800702a:	f04f 0300 	mov.w	r3, #0
 800702e:	f04f 0400 	mov.w	r4, #0
 8007032:	0094      	lsls	r4, r2, #2
 8007034:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8007038:	008b      	lsls	r3, r1, #2
 800703a:	461a      	mov	r2, r3
 800703c:	4623      	mov	r3, r4
 800703e:	4628      	mov	r0, r5
 8007040:	4631      	mov	r1, r6
 8007042:	f7f9 f945 	bl	80002d0 <__aeabi_uldivmod>
 8007046:	4603      	mov	r3, r0
 8007048:	460c      	mov	r4, r1
 800704a:	461a      	mov	r2, r3
 800704c:	4b9c      	ldr	r3, [pc, #624]	; (80072c0 <UART_SetConfig+0x72c>)
 800704e:	fba3 1302 	umull	r1, r3, r3, r2
 8007052:	095b      	lsrs	r3, r3, #5
 8007054:	2164      	movs	r1, #100	; 0x64
 8007056:	fb01 f303 	mul.w	r3, r1, r3
 800705a:	1ad3      	subs	r3, r2, r3
 800705c:	011b      	lsls	r3, r3, #4
 800705e:	3332      	adds	r3, #50	; 0x32
 8007060:	4a97      	ldr	r2, [pc, #604]	; (80072c0 <UART_SetConfig+0x72c>)
 8007062:	fba2 2303 	umull	r2, r3, r2, r3
 8007066:	095b      	lsrs	r3, r3, #5
 8007068:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800706c:	4498      	add	r8, r3
 800706e:	68bb      	ldr	r3, [r7, #8]
 8007070:	469b      	mov	fp, r3
 8007072:	f04f 0c00 	mov.w	ip, #0
 8007076:	46d9      	mov	r9, fp
 8007078:	46e2      	mov	sl, ip
 800707a:	eb19 0309 	adds.w	r3, r9, r9
 800707e:	eb4a 040a 	adc.w	r4, sl, sl
 8007082:	4699      	mov	r9, r3
 8007084:	46a2      	mov	sl, r4
 8007086:	eb19 090b 	adds.w	r9, r9, fp
 800708a:	eb4a 0a0c 	adc.w	sl, sl, ip
 800708e:	f04f 0100 	mov.w	r1, #0
 8007092:	f04f 0200 	mov.w	r2, #0
 8007096:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800709a:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800709e:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 80070a2:	4689      	mov	r9, r1
 80070a4:	4692      	mov	sl, r2
 80070a6:	eb1b 0509 	adds.w	r5, fp, r9
 80070aa:	eb4c 060a 	adc.w	r6, ip, sl
 80070ae:	687b      	ldr	r3, [r7, #4]
 80070b0:	685b      	ldr	r3, [r3, #4]
 80070b2:	4619      	mov	r1, r3
 80070b4:	f04f 0200 	mov.w	r2, #0
 80070b8:	f04f 0300 	mov.w	r3, #0
 80070bc:	f04f 0400 	mov.w	r4, #0
 80070c0:	0094      	lsls	r4, r2, #2
 80070c2:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 80070c6:	008b      	lsls	r3, r1, #2
 80070c8:	461a      	mov	r2, r3
 80070ca:	4623      	mov	r3, r4
 80070cc:	4628      	mov	r0, r5
 80070ce:	4631      	mov	r1, r6
 80070d0:	f7f9 f8fe 	bl	80002d0 <__aeabi_uldivmod>
 80070d4:	4603      	mov	r3, r0
 80070d6:	460c      	mov	r4, r1
 80070d8:	461a      	mov	r2, r3
 80070da:	4b79      	ldr	r3, [pc, #484]	; (80072c0 <UART_SetConfig+0x72c>)
 80070dc:	fba3 1302 	umull	r1, r3, r3, r2
 80070e0:	095b      	lsrs	r3, r3, #5
 80070e2:	2164      	movs	r1, #100	; 0x64
 80070e4:	fb01 f303 	mul.w	r3, r1, r3
 80070e8:	1ad3      	subs	r3, r2, r3
 80070ea:	011b      	lsls	r3, r3, #4
 80070ec:	3332      	adds	r3, #50	; 0x32
 80070ee:	4a74      	ldr	r2, [pc, #464]	; (80072c0 <UART_SetConfig+0x72c>)
 80070f0:	fba2 2303 	umull	r2, r3, r2, r3
 80070f4:	095b      	lsrs	r3, r3, #5
 80070f6:	f003 020f 	and.w	r2, r3, #15
 80070fa:	687b      	ldr	r3, [r7, #4]
 80070fc:	681b      	ldr	r3, [r3, #0]
 80070fe:	4442      	add	r2, r8
 8007100:	609a      	str	r2, [r3, #8]
 8007102:	e0d0      	b.n	80072a6 <UART_SetConfig+0x712>
      pclk = HAL_RCC_GetPCLK1Freq();
 8007104:	f7fd fd70 	bl	8004be8 <HAL_RCC_GetPCLK1Freq>
 8007108:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800710a:	68bb      	ldr	r3, [r7, #8]
 800710c:	469a      	mov	sl, r3
 800710e:	f04f 0b00 	mov.w	fp, #0
 8007112:	46d0      	mov	r8, sl
 8007114:	46d9      	mov	r9, fp
 8007116:	eb18 0308 	adds.w	r3, r8, r8
 800711a:	eb49 0409 	adc.w	r4, r9, r9
 800711e:	4698      	mov	r8, r3
 8007120:	46a1      	mov	r9, r4
 8007122:	eb18 080a 	adds.w	r8, r8, sl
 8007126:	eb49 090b 	adc.w	r9, r9, fp
 800712a:	f04f 0100 	mov.w	r1, #0
 800712e:	f04f 0200 	mov.w	r2, #0
 8007132:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 8007136:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 800713a:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 800713e:	4688      	mov	r8, r1
 8007140:	4691      	mov	r9, r2
 8007142:	eb1a 0508 	adds.w	r5, sl, r8
 8007146:	eb4b 0609 	adc.w	r6, fp, r9
 800714a:	687b      	ldr	r3, [r7, #4]
 800714c:	685b      	ldr	r3, [r3, #4]
 800714e:	4619      	mov	r1, r3
 8007150:	f04f 0200 	mov.w	r2, #0
 8007154:	f04f 0300 	mov.w	r3, #0
 8007158:	f04f 0400 	mov.w	r4, #0
 800715c:	0094      	lsls	r4, r2, #2
 800715e:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8007162:	008b      	lsls	r3, r1, #2
 8007164:	461a      	mov	r2, r3
 8007166:	4623      	mov	r3, r4
 8007168:	4628      	mov	r0, r5
 800716a:	4631      	mov	r1, r6
 800716c:	f7f9 f8b0 	bl	80002d0 <__aeabi_uldivmod>
 8007170:	4603      	mov	r3, r0
 8007172:	460c      	mov	r4, r1
 8007174:	461a      	mov	r2, r3
 8007176:	4b52      	ldr	r3, [pc, #328]	; (80072c0 <UART_SetConfig+0x72c>)
 8007178:	fba3 2302 	umull	r2, r3, r3, r2
 800717c:	095b      	lsrs	r3, r3, #5
 800717e:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8007182:	68bb      	ldr	r3, [r7, #8]
 8007184:	469b      	mov	fp, r3
 8007186:	f04f 0c00 	mov.w	ip, #0
 800718a:	46d9      	mov	r9, fp
 800718c:	46e2      	mov	sl, ip
 800718e:	eb19 0309 	adds.w	r3, r9, r9
 8007192:	eb4a 040a 	adc.w	r4, sl, sl
 8007196:	4699      	mov	r9, r3
 8007198:	46a2      	mov	sl, r4
 800719a:	eb19 090b 	adds.w	r9, r9, fp
 800719e:	eb4a 0a0c 	adc.w	sl, sl, ip
 80071a2:	f04f 0100 	mov.w	r1, #0
 80071a6:	f04f 0200 	mov.w	r2, #0
 80071aa:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80071ae:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 80071b2:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 80071b6:	4689      	mov	r9, r1
 80071b8:	4692      	mov	sl, r2
 80071ba:	eb1b 0509 	adds.w	r5, fp, r9
 80071be:	eb4c 060a 	adc.w	r6, ip, sl
 80071c2:	687b      	ldr	r3, [r7, #4]
 80071c4:	685b      	ldr	r3, [r3, #4]
 80071c6:	4619      	mov	r1, r3
 80071c8:	f04f 0200 	mov.w	r2, #0
 80071cc:	f04f 0300 	mov.w	r3, #0
 80071d0:	f04f 0400 	mov.w	r4, #0
 80071d4:	0094      	lsls	r4, r2, #2
 80071d6:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 80071da:	008b      	lsls	r3, r1, #2
 80071dc:	461a      	mov	r2, r3
 80071de:	4623      	mov	r3, r4
 80071e0:	4628      	mov	r0, r5
 80071e2:	4631      	mov	r1, r6
 80071e4:	f7f9 f874 	bl	80002d0 <__aeabi_uldivmod>
 80071e8:	4603      	mov	r3, r0
 80071ea:	460c      	mov	r4, r1
 80071ec:	461a      	mov	r2, r3
 80071ee:	4b34      	ldr	r3, [pc, #208]	; (80072c0 <UART_SetConfig+0x72c>)
 80071f0:	fba3 1302 	umull	r1, r3, r3, r2
 80071f4:	095b      	lsrs	r3, r3, #5
 80071f6:	2164      	movs	r1, #100	; 0x64
 80071f8:	fb01 f303 	mul.w	r3, r1, r3
 80071fc:	1ad3      	subs	r3, r2, r3
 80071fe:	011b      	lsls	r3, r3, #4
 8007200:	3332      	adds	r3, #50	; 0x32
 8007202:	4a2f      	ldr	r2, [pc, #188]	; (80072c0 <UART_SetConfig+0x72c>)
 8007204:	fba2 2303 	umull	r2, r3, r2, r3
 8007208:	095b      	lsrs	r3, r3, #5
 800720a:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800720e:	4498      	add	r8, r3
 8007210:	68bb      	ldr	r3, [r7, #8]
 8007212:	469b      	mov	fp, r3
 8007214:	f04f 0c00 	mov.w	ip, #0
 8007218:	46d9      	mov	r9, fp
 800721a:	46e2      	mov	sl, ip
 800721c:	eb19 0309 	adds.w	r3, r9, r9
 8007220:	eb4a 040a 	adc.w	r4, sl, sl
 8007224:	4699      	mov	r9, r3
 8007226:	46a2      	mov	sl, r4
 8007228:	eb19 090b 	adds.w	r9, r9, fp
 800722c:	eb4a 0a0c 	adc.w	sl, sl, ip
 8007230:	f04f 0100 	mov.w	r1, #0
 8007234:	f04f 0200 	mov.w	r2, #0
 8007238:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800723c:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8007240:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8007244:	4689      	mov	r9, r1
 8007246:	4692      	mov	sl, r2
 8007248:	eb1b 0509 	adds.w	r5, fp, r9
 800724c:	eb4c 060a 	adc.w	r6, ip, sl
 8007250:	687b      	ldr	r3, [r7, #4]
 8007252:	685b      	ldr	r3, [r3, #4]
 8007254:	4619      	mov	r1, r3
 8007256:	f04f 0200 	mov.w	r2, #0
 800725a:	f04f 0300 	mov.w	r3, #0
 800725e:	f04f 0400 	mov.w	r4, #0
 8007262:	0094      	lsls	r4, r2, #2
 8007264:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8007268:	008b      	lsls	r3, r1, #2
 800726a:	461a      	mov	r2, r3
 800726c:	4623      	mov	r3, r4
 800726e:	4628      	mov	r0, r5
 8007270:	4631      	mov	r1, r6
 8007272:	f7f9 f82d 	bl	80002d0 <__aeabi_uldivmod>
 8007276:	4603      	mov	r3, r0
 8007278:	460c      	mov	r4, r1
 800727a:	461a      	mov	r2, r3
 800727c:	4b10      	ldr	r3, [pc, #64]	; (80072c0 <UART_SetConfig+0x72c>)
 800727e:	fba3 1302 	umull	r1, r3, r3, r2
 8007282:	095b      	lsrs	r3, r3, #5
 8007284:	2164      	movs	r1, #100	; 0x64
 8007286:	fb01 f303 	mul.w	r3, r1, r3
 800728a:	1ad3      	subs	r3, r2, r3
 800728c:	011b      	lsls	r3, r3, #4
 800728e:	3332      	adds	r3, #50	; 0x32
 8007290:	4a0b      	ldr	r2, [pc, #44]	; (80072c0 <UART_SetConfig+0x72c>)
 8007292:	fba2 2303 	umull	r2, r3, r2, r3
 8007296:	095b      	lsrs	r3, r3, #5
 8007298:	f003 020f 	and.w	r2, r3, #15
 800729c:	687b      	ldr	r3, [r7, #4]
 800729e:	681b      	ldr	r3, [r3, #0]
 80072a0:	4442      	add	r2, r8
 80072a2:	609a      	str	r2, [r3, #8]
}
 80072a4:	e7ff      	b.n	80072a6 <UART_SetConfig+0x712>
 80072a6:	bf00      	nop
 80072a8:	3714      	adds	r7, #20
 80072aa:	46bd      	mov	sp, r7
 80072ac:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80072b0:	40011000 	.word	0x40011000
 80072b4:	40011400 	.word	0x40011400
 80072b8:	40011800 	.word	0x40011800
 80072bc:	40011c00 	.word	0x40011c00
 80072c0:	51eb851f 	.word	0x51eb851f

080072c4 <FSMC_NORSRAM_Init>:
  * @param  Device Pointer to NORSRAM device instance
  * @param  Init Pointer to NORSRAM Initialization structure   
  * @retval HAL status
  */
HAL_StatusTypeDef  FSMC_NORSRAM_Init(FSMC_NORSRAM_TypeDef *Device, FSMC_NORSRAM_InitTypeDef* Init)
{ 
 80072c4:	b480      	push	{r7}
 80072c6:	b085      	sub	sp, #20
 80072c8:	af00      	add	r7, sp, #0
 80072ca:	6078      	str	r0, [r7, #4]
 80072cc:	6039      	str	r1, [r7, #0]
  uint32_t tmpr = 0U;
 80072ce:	2300      	movs	r3, #0
 80072d0:	60fb      	str	r3, [r7, #12]
  assert_param(IS_FSMC_WRITE_FIFO(Init->WriteFifo));
  assert_param(IS_FSMC_CONTINOUS_CLOCK(Init->ContinuousClock));
#endif /* STM32F412Zx || STM32F412Vx || STM32F413xx || STM32F423xx */
  
  /* Get the BTCR register value */
  tmpr = Device->BTCR[Init->NSBank];
 80072d2:	683b      	ldr	r3, [r7, #0]
 80072d4:	681a      	ldr	r2, [r3, #0]
 80072d6:	687b      	ldr	r3, [r7, #4]
 80072d8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80072dc:	60fb      	str	r3, [r7, #12]
                     Init->WriteBurst
                     );
#else /* STM32F412Zx || STM32F412Vx || STM32F412Rx || STM32F413xx || STM32F423xx */
  /* Clear MBKEN, MUXEN, MTYP, MWID, FACCEN, BURSTEN, WAITPOL, WAITCFG, WREN,
           WAITEN, EXTMOD, ASYNCWAIT,CPSIZE,  CBURSTRW, CCLKEN and WFDIS bits */
  tmpr &= ((uint32_t)~(FSMC_BCR1_MBKEN     | FSMC_BCR1_MUXEN    | FSMC_BCR1_MTYP      | \
 80072de:	68fa      	ldr	r2, [r7, #12]
 80072e0:	4b2f      	ldr	r3, [pc, #188]	; (80073a0 <FSMC_NORSRAM_Init+0xdc>)
 80072e2:	4013      	ands	r3, r2
 80072e4:	60fb      	str	r3, [r7, #12]
                       FSMC_BCR1_WAITPOL   | FSMC_BCR1_WAITCFG  | FSMC_BCR1_WREN      | \
                       FSMC_BCR1_WAITEN    | FSMC_BCR1_EXTMOD   | FSMC_BCR1_ASYNCWAIT | \
                       FSMC_BCR1_CPSIZE    | FSMC_BCR1_CBURSTRW | FSMC_BCR1_CCLKEN    | \
                       FSMC_BCR1_WFDIS));
  /* Set NORSRAM device control parameters */
  tmpr |= (uint32_t)(Init->DataAddressMux       |\
 80072e6:	683b      	ldr	r3, [r7, #0]
 80072e8:	685a      	ldr	r2, [r3, #4]
                     Init->MemoryType           |\
 80072ea:	683b      	ldr	r3, [r7, #0]
 80072ec:	689b      	ldr	r3, [r3, #8]
  tmpr |= (uint32_t)(Init->DataAddressMux       |\
 80072ee:	431a      	orrs	r2, r3
                     Init->MemoryDataWidth      |\
 80072f0:	683b      	ldr	r3, [r7, #0]
 80072f2:	68db      	ldr	r3, [r3, #12]
                     Init->MemoryType           |\
 80072f4:	431a      	orrs	r2, r3
                     Init->BurstAccessMode      |\
 80072f6:	683b      	ldr	r3, [r7, #0]
 80072f8:	691b      	ldr	r3, [r3, #16]
                     Init->MemoryDataWidth      |\
 80072fa:	431a      	orrs	r2, r3
                     Init->WaitSignalPolarity   |\
 80072fc:	683b      	ldr	r3, [r7, #0]
 80072fe:	695b      	ldr	r3, [r3, #20]
                     Init->BurstAccessMode      |\
 8007300:	431a      	orrs	r2, r3
                     Init->WaitSignalActive     |\
 8007302:	683b      	ldr	r3, [r7, #0]
 8007304:	69db      	ldr	r3, [r3, #28]
                     Init->WaitSignalPolarity   |\
 8007306:	431a      	orrs	r2, r3
                     Init->WriteOperation       |\
 8007308:	683b      	ldr	r3, [r7, #0]
 800730a:	6a1b      	ldr	r3, [r3, #32]
                     Init->WaitSignalActive     |\
 800730c:	431a      	orrs	r2, r3
                     Init->WaitSignal           |\
 800730e:	683b      	ldr	r3, [r7, #0]
 8007310:	6a5b      	ldr	r3, [r3, #36]	; 0x24
                     Init->WriteOperation       |\
 8007312:	431a      	orrs	r2, r3
                     Init->ExtendedMode         |\
 8007314:	683b      	ldr	r3, [r7, #0]
 8007316:	6a9b      	ldr	r3, [r3, #40]	; 0x28
                     Init->WaitSignal           |\
 8007318:	431a      	orrs	r2, r3
                     Init->AsynchronousWait     |\
 800731a:	683b      	ldr	r3, [r7, #0]
 800731c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
                     Init->ExtendedMode         |\
 800731e:	431a      	orrs	r2, r3
                     Init->WriteBurst           |\
 8007320:	683b      	ldr	r3, [r7, #0]
 8007322:	6b1b      	ldr	r3, [r3, #48]	; 0x30
                     Init->AsynchronousWait     |\
 8007324:	431a      	orrs	r2, r3
                     Init->ContinuousClock      |\
 8007326:	683b      	ldr	r3, [r7, #0]
 8007328:	6b5b      	ldr	r3, [r3, #52]	; 0x34
                     Init->WriteBurst           |\
 800732a:	431a      	orrs	r2, r3
                     Init->PageSize             |\
 800732c:	683b      	ldr	r3, [r7, #0]
 800732e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
                     Init->ContinuousClock      |\
 8007330:	431a      	orrs	r2, r3
                     Init->WriteFifo);
 8007332:	683b      	ldr	r3, [r7, #0]
 8007334:	6b9b      	ldr	r3, [r3, #56]	; 0x38
                     Init->PageSize             |\
 8007336:	4313      	orrs	r3, r2
  tmpr |= (uint32_t)(Init->DataAddressMux       |\
 8007338:	68fa      	ldr	r2, [r7, #12]
 800733a:	4313      	orrs	r3, r2
 800733c:	60fb      	str	r3, [r7, #12]
#endif /* STM32F405xx || STM32F415xx || STM32F407xx || STM32F417xx */ 
            
  if(Init->MemoryType == FSMC_MEMORY_TYPE_NOR)
 800733e:	683b      	ldr	r3, [r7, #0]
 8007340:	689b      	ldr	r3, [r3, #8]
 8007342:	2b08      	cmp	r3, #8
 8007344:	d103      	bne.n	800734e <FSMC_NORSRAM_Init+0x8a>
  {
    tmpr |= (uint32_t)FSMC_NORSRAM_FLASH_ACCESS_ENABLE;
 8007346:	68fb      	ldr	r3, [r7, #12]
 8007348:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800734c:	60fb      	str	r3, [r7, #12]
  }

  Device->BTCR[Init->NSBank] = tmpr;
 800734e:	683b      	ldr	r3, [r7, #0]
 8007350:	681a      	ldr	r2, [r3, #0]
 8007352:	687b      	ldr	r3, [r7, #4]
 8007354:	68f9      	ldr	r1, [r7, #12]
 8007356:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

#if defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F413xx) || defined(STM32F423xx)
  /* Configure synchronous mode when Continuous clock is enabled for bank2..4 */
  if((Init->ContinuousClock == FSMC_CONTINUOUS_CLOCK_SYNC_ASYNC) && (Init->NSBank != FSMC_NORSRAM_BANK1))
 800735a:	683b      	ldr	r3, [r7, #0]
 800735c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800735e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8007362:	d10a      	bne.n	800737a <FSMC_NORSRAM_Init+0xb6>
 8007364:	683b      	ldr	r3, [r7, #0]
 8007366:	681b      	ldr	r3, [r3, #0]
 8007368:	2b00      	cmp	r3, #0
 800736a:	d006      	beq.n	800737a <FSMC_NORSRAM_Init+0xb6>
  {
    Device->BTCR[FSMC_NORSRAM_BANK1] |= (uint32_t)(Init->ContinuousClock);
 800736c:	687b      	ldr	r3, [r7, #4]
 800736e:	681a      	ldr	r2, [r3, #0]
 8007370:	683b      	ldr	r3, [r7, #0]
 8007372:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007374:	431a      	orrs	r2, r3
 8007376:	687b      	ldr	r3, [r7, #4]
 8007378:	601a      	str	r2, [r3, #0]
  }

  if(Init->NSBank != FSMC_NORSRAM_BANK1)
 800737a:	683b      	ldr	r3, [r7, #0]
 800737c:	681b      	ldr	r3, [r3, #0]
 800737e:	2b00      	cmp	r3, #0
 8007380:	d006      	beq.n	8007390 <FSMC_NORSRAM_Init+0xcc>
  {
    Device->BTCR[FSMC_NORSRAM_BANK1] |= (uint32_t)(Init->WriteFifo);
 8007382:	687b      	ldr	r3, [r7, #4]
 8007384:	681a      	ldr	r2, [r3, #0]
 8007386:	683b      	ldr	r3, [r7, #0]
 8007388:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800738a:	431a      	orrs	r2, r3
 800738c:	687b      	ldr	r3, [r7, #4]
 800738e:	601a      	str	r2, [r3, #0]
  }
#endif /* STM32F412Zx || STM32F412Vx || STM32F412Rx || STM32F413xx || STM32F423xx */

  return HAL_OK;
 8007390:	2300      	movs	r3, #0
}
 8007392:	4618      	mov	r0, r3
 8007394:	3714      	adds	r7, #20
 8007396:	46bd      	mov	sp, r7
 8007398:	f85d 7b04 	ldr.w	r7, [sp], #4
 800739c:	4770      	bx	lr
 800739e:	bf00      	nop
 80073a0:	ffc00480 	.word	0xffc00480

080073a4 <FSMC_NORSRAM_Timing_Init>:
  * @param  Timing Pointer to NORSRAM Timing structure
  * @param  Bank NORSRAM bank number  
  * @retval HAL status
  */
HAL_StatusTypeDef FSMC_NORSRAM_Timing_Init(FSMC_NORSRAM_TypeDef *Device, FSMC_NORSRAM_TimingTypeDef *Timing, uint32_t Bank)
{
 80073a4:	b480      	push	{r7}
 80073a6:	b087      	sub	sp, #28
 80073a8:	af00      	add	r7, sp, #0
 80073aa:	60f8      	str	r0, [r7, #12]
 80073ac:	60b9      	str	r1, [r7, #8]
 80073ae:	607a      	str	r2, [r7, #4]
  uint32_t tmpr = 0U;
 80073b0:	2300      	movs	r3, #0
 80073b2:	617b      	str	r3, [r7, #20]
  assert_param(IS_FSMC_DATA_LATENCY(Timing->DataLatency));
  assert_param(IS_FSMC_ACCESS_MODE(Timing->AccessMode));
  assert_param(IS_FSMC_NORSRAM_BANK(Bank));
  
  /* Get the BTCR register value */
  tmpr = Device->BTCR[Bank + 1U];
 80073b4:	687b      	ldr	r3, [r7, #4]
 80073b6:	1c5a      	adds	r2, r3, #1
 80073b8:	68fb      	ldr	r3, [r7, #12]
 80073ba:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80073be:	617b      	str	r3, [r7, #20]

  /* Clear ADDSET, ADDHLD, DATAST, BUSTURN, CLKDIV, DATLAT and ACCMOD bits */
  tmpr &= ((uint32_t)~(FSMC_BTR1_ADDSET  | FSMC_BTR1_ADDHLD | FSMC_BTR1_DATAST | \
 80073c0:	697b      	ldr	r3, [r7, #20]
 80073c2:	f003 4340 	and.w	r3, r3, #3221225472	; 0xc0000000
 80073c6:	617b      	str	r3, [r7, #20]
                       FSMC_BTR1_BUSTURN | FSMC_BTR1_CLKDIV | FSMC_BTR1_DATLAT | \
                       FSMC_BTR1_ACCMOD));
  
  /* Set FSMC_NORSRAM device timing parameters */  
  tmpr |= (uint32_t)(Timing->AddressSetupTime                  |\
 80073c8:	68bb      	ldr	r3, [r7, #8]
 80073ca:	681a      	ldr	r2, [r3, #0]
                    ((Timing->AddressHoldTime) << 4U)          |\
 80073cc:	68bb      	ldr	r3, [r7, #8]
 80073ce:	685b      	ldr	r3, [r3, #4]
 80073d0:	011b      	lsls	r3, r3, #4
  tmpr |= (uint32_t)(Timing->AddressSetupTime                  |\
 80073d2:	431a      	orrs	r2, r3
                    ((Timing->DataSetupTime) << 8U)            |\
 80073d4:	68bb      	ldr	r3, [r7, #8]
 80073d6:	689b      	ldr	r3, [r3, #8]
 80073d8:	021b      	lsls	r3, r3, #8
                    ((Timing->AddressHoldTime) << 4U)          |\
 80073da:	431a      	orrs	r2, r3
                    ((Timing->BusTurnAroundDuration) << 16U)   |\
 80073dc:	68bb      	ldr	r3, [r7, #8]
 80073de:	68db      	ldr	r3, [r3, #12]
 80073e0:	041b      	lsls	r3, r3, #16
                    ((Timing->DataSetupTime) << 8U)            |\
 80073e2:	431a      	orrs	r2, r3
                    (((Timing->CLKDivision)-1U) << 20U)        |\
 80073e4:	68bb      	ldr	r3, [r7, #8]
 80073e6:	691b      	ldr	r3, [r3, #16]
 80073e8:	3b01      	subs	r3, #1
 80073ea:	051b      	lsls	r3, r3, #20
                    ((Timing->BusTurnAroundDuration) << 16U)   |\
 80073ec:	431a      	orrs	r2, r3
                    (((Timing->DataLatency)-2U) << 24U)        |\
 80073ee:	68bb      	ldr	r3, [r7, #8]
 80073f0:	695b      	ldr	r3, [r3, #20]
 80073f2:	3b02      	subs	r3, #2
 80073f4:	061b      	lsls	r3, r3, #24
                    (((Timing->CLKDivision)-1U) << 20U)        |\
 80073f6:	431a      	orrs	r2, r3
                    (Timing->AccessMode));
 80073f8:	68bb      	ldr	r3, [r7, #8]
 80073fa:	699b      	ldr	r3, [r3, #24]
  tmpr |= (uint32_t)(Timing->AddressSetupTime                  |\
 80073fc:	4313      	orrs	r3, r2
 80073fe:	697a      	ldr	r2, [r7, #20]
 8007400:	4313      	orrs	r3, r2
 8007402:	617b      	str	r3, [r7, #20]
  
  Device->BTCR[Bank + 1] = tmpr; 
 8007404:	687b      	ldr	r3, [r7, #4]
 8007406:	1c5a      	adds	r2, r3, #1
 8007408:	68fb      	ldr	r3, [r7, #12]
 800740a:	6979      	ldr	r1, [r7, #20]
 800740c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

#if defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F413xx) || defined(STM32F423xx)
  /* Configure Clock division value (in NORSRAM bank 1) when continuous clock is enabled */
  if(HAL_IS_BIT_SET(Device->BTCR[FSMC_NORSRAM_BANK1], FSMC_BCR1_CCLKEN))
 8007410:	68fb      	ldr	r3, [r7, #12]
 8007412:	681b      	ldr	r3, [r3, #0]
 8007414:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8007418:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800741c:	d10e      	bne.n	800743c <FSMC_NORSRAM_Timing_Init+0x98>
  {
    tmpr = (uint32_t)(Device->BTCR[FSMC_NORSRAM_BANK1 + 1U] & ~(0x0FU << 20U)); 
 800741e:	68fb      	ldr	r3, [r7, #12]
 8007420:	685b      	ldr	r3, [r3, #4]
 8007422:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8007426:	617b      	str	r3, [r7, #20]
    tmpr |= (uint32_t)(((Timing->CLKDivision)-1U) << 20U);
 8007428:	68bb      	ldr	r3, [r7, #8]
 800742a:	691b      	ldr	r3, [r3, #16]
 800742c:	3b01      	subs	r3, #1
 800742e:	051b      	lsls	r3, r3, #20
 8007430:	697a      	ldr	r2, [r7, #20]
 8007432:	4313      	orrs	r3, r2
 8007434:	617b      	str	r3, [r7, #20]
    Device->BTCR[FSMC_NORSRAM_BANK1 + 1U] = tmpr;
 8007436:	68fb      	ldr	r3, [r7, #12]
 8007438:	697a      	ldr	r2, [r7, #20]
 800743a:	605a      	str	r2, [r3, #4]
  }
#endif /* STM32F412Zx || STM32F412Vx || STM32F412Rx || STM32F413xx || STM32F423xx */

  return HAL_OK;
 800743c:	2300      	movs	r3, #0
}
 800743e:	4618      	mov	r0, r3
 8007440:	371c      	adds	r7, #28
 8007442:	46bd      	mov	sp, r7
 8007444:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007448:	4770      	bx	lr
	...

0800744c <FSMC_NORSRAM_Extended_Timing_Init>:
  * @param  Timing Pointer to NORSRAM Timing structure
  * @param  Bank NORSRAM bank number  
  * @retval HAL status
  */
HAL_StatusTypeDef  FSMC_NORSRAM_Extended_Timing_Init(FSMC_NORSRAM_EXTENDED_TypeDef *Device, FSMC_NORSRAM_TimingTypeDef *Timing, uint32_t Bank, uint32_t ExtendedMode)
{
 800744c:	b480      	push	{r7}
 800744e:	b087      	sub	sp, #28
 8007450:	af00      	add	r7, sp, #0
 8007452:	60f8      	str	r0, [r7, #12]
 8007454:	60b9      	str	r1, [r7, #8]
 8007456:	607a      	str	r2, [r7, #4]
 8007458:	603b      	str	r3, [r7, #0]
  uint32_t tmpr = 0U;
 800745a:	2300      	movs	r3, #0
 800745c:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_FSMC_EXTENDED_MODE(ExtendedMode));

  /* Set NORSRAM device timing register for write configuration, if extended mode is used */
  if(ExtendedMode == FSMC_EXTENDED_MODE_ENABLE)
 800745e:	683b      	ldr	r3, [r7, #0]
 8007460:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8007464:	d122      	bne.n	80074ac <FSMC_NORSRAM_Extended_Timing_Init+0x60>
    assert_param(IS_FSMC_TURNAROUND_TIME(Timing->BusTurnAroundDuration));
    assert_param(IS_FSMC_ACCESS_MODE(Timing->AccessMode));
    assert_param(IS_FSMC_NORSRAM_BANK(Bank));
  
    /* Get the BWTR register value */
    tmpr = Device->BWTR[Bank];
 8007466:	68fb      	ldr	r3, [r7, #12]
 8007468:	687a      	ldr	r2, [r7, #4]
 800746a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800746e:	617b      	str	r3, [r7, #20]
    
    /* Clear ADDSET, ADDHLD, DATAST, BUSTURN and ACCMOD bits */
    tmpr &= ((uint32_t)~(FSMC_BWTR1_ADDSET  | FSMC_BWTR1_ADDHLD | FSMC_BWTR1_DATAST | \
 8007470:	697a      	ldr	r2, [r7, #20]
 8007472:	4b15      	ldr	r3, [pc, #84]	; (80074c8 <FSMC_NORSRAM_Extended_Timing_Init+0x7c>)
 8007474:	4013      	ands	r3, r2
 8007476:	617b      	str	r3, [r7, #20]
                         FSMC_BWTR1_BUSTURN | FSMC_BWTR1_ACCMOD));

    tmpr |= (uint32_t)(Timing->AddressSetupTime                  |\
 8007478:	68bb      	ldr	r3, [r7, #8]
 800747a:	681a      	ldr	r2, [r3, #0]
                      ((Timing->AddressHoldTime) << 4U)          |\
 800747c:	68bb      	ldr	r3, [r7, #8]
 800747e:	685b      	ldr	r3, [r3, #4]
 8007480:	011b      	lsls	r3, r3, #4
    tmpr |= (uint32_t)(Timing->AddressSetupTime                  |\
 8007482:	431a      	orrs	r2, r3
                      ((Timing->DataSetupTime) << 8U)            |\
 8007484:	68bb      	ldr	r3, [r7, #8]
 8007486:	689b      	ldr	r3, [r3, #8]
 8007488:	021b      	lsls	r3, r3, #8
                      ((Timing->AddressHoldTime) << 4U)          |\
 800748a:	431a      	orrs	r2, r3
                      ((Timing->BusTurnAroundDuration) << 16U)   |\
 800748c:	68bb      	ldr	r3, [r7, #8]
 800748e:	68db      	ldr	r3, [r3, #12]
 8007490:	041b      	lsls	r3, r3, #16
                      ((Timing->DataSetupTime) << 8U)            |\
 8007492:	431a      	orrs	r2, r3
                      (Timing->AccessMode));
 8007494:	68bb      	ldr	r3, [r7, #8]
 8007496:	699b      	ldr	r3, [r3, #24]
                      ((Timing->BusTurnAroundDuration) << 16U)   |\
 8007498:	4313      	orrs	r3, r2
    tmpr |= (uint32_t)(Timing->AddressSetupTime                  |\
 800749a:	697a      	ldr	r2, [r7, #20]
 800749c:	4313      	orrs	r3, r2
 800749e:	617b      	str	r3, [r7, #20]
    
    Device->BWTR[Bank] = tmpr;
 80074a0:	68fb      	ldr	r3, [r7, #12]
 80074a2:	687a      	ldr	r2, [r7, #4]
 80074a4:	6979      	ldr	r1, [r7, #20]
 80074a6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 80074aa:	e005      	b.n	80074b8 <FSMC_NORSRAM_Extended_Timing_Init+0x6c>
  }
  else                                        
  {
    Device->BWTR[Bank] = 0x0FFFFFFFU;
 80074ac:	68fb      	ldr	r3, [r7, #12]
 80074ae:	687a      	ldr	r2, [r7, #4]
 80074b0:	f06f 4170 	mvn.w	r1, #4026531840	; 0xf0000000
 80074b4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  }   
  
  return HAL_OK;  
 80074b8:	2300      	movs	r3, #0
}
 80074ba:	4618      	mov	r0, r3
 80074bc:	371c      	adds	r7, #28
 80074be:	46bd      	mov	sp, r7
 80074c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074c4:	4770      	bx	lr
 80074c6:	bf00      	nop
 80074c8:	cff00000 	.word	0xcff00000

080074cc <SDIO_Init>:
  * @param  SDIOx: Pointer to SDMMC register base
  * @param  Init: SDMMC initialization structure   
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_Init(SDIO_TypeDef *SDIOx, SDIO_InitTypeDef Init)
{
 80074cc:	b084      	sub	sp, #16
 80074ce:	b480      	push	{r7}
 80074d0:	b085      	sub	sp, #20
 80074d2:	af00      	add	r7, sp, #0
 80074d4:	6078      	str	r0, [r7, #4]
 80074d6:	f107 001c 	add.w	r0, r7, #28
 80074da:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  uint32_t tmpreg = 0;
 80074de:	2300      	movs	r3, #0
 80074e0:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDIO_BUS_WIDE(Init.BusWide));
  assert_param(IS_SDIO_HARDWARE_FLOW_CONTROL(Init.HardwareFlowControl));
  assert_param(IS_SDIO_CLKDIV(Init.ClockDiv));
  
  /* Set SDMMC configuration parameters */
  tmpreg |= (Init.ClockEdge           |\
 80074e2:	69fa      	ldr	r2, [r7, #28]
             Init.ClockBypass         |\
 80074e4:	6a3b      	ldr	r3, [r7, #32]
  tmpreg |= (Init.ClockEdge           |\
 80074e6:	431a      	orrs	r2, r3
             Init.ClockPowerSave      |\
 80074e8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
             Init.ClockBypass         |\
 80074ea:	431a      	orrs	r2, r3
             Init.BusWide             |\
 80074ec:	6abb      	ldr	r3, [r7, #40]	; 0x28
             Init.ClockPowerSave      |\
 80074ee:	431a      	orrs	r2, r3
             Init.HardwareFlowControl |\
 80074f0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
             Init.BusWide             |\
 80074f2:	431a      	orrs	r2, r3
             Init.ClockDiv
 80074f4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
             Init.HardwareFlowControl |\
 80074f6:	4313      	orrs	r3, r2
  tmpreg |= (Init.ClockEdge           |\
 80074f8:	68fa      	ldr	r2, [r7, #12]
 80074fa:	4313      	orrs	r3, r2
 80074fc:	60fb      	str	r3, [r7, #12]
             ); 
  
  /* Write to SDMMC CLKCR */
  MODIFY_REG(SDIOx->CLKCR, CLKCR_CLEAR_MASK, tmpreg);  
 80074fe:	687b      	ldr	r3, [r7, #4]
 8007500:	685b      	ldr	r3, [r3, #4]
 8007502:	f423 43fd 	bic.w	r3, r3, #32384	; 0x7e80
 8007506:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 800750a:	68fa      	ldr	r2, [r7, #12]
 800750c:	431a      	orrs	r2, r3
 800750e:	687b      	ldr	r3, [r7, #4]
 8007510:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 8007512:	2300      	movs	r3, #0
}
 8007514:	4618      	mov	r0, r3
 8007516:	3714      	adds	r7, #20
 8007518:	46bd      	mov	sp, r7
 800751a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800751e:	b004      	add	sp, #16
 8007520:	4770      	bx	lr

08007522 <SDIO_ReadFIFO>:
  * @brief  Read data (word) from Rx FIFO in blocking mode (polling) 
  * @param  SDIOx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDIO_ReadFIFO(SDIO_TypeDef *SDIOx)
{
 8007522:	b480      	push	{r7}
 8007524:	b083      	sub	sp, #12
 8007526:	af00      	add	r7, sp, #0
 8007528:	6078      	str	r0, [r7, #4]
  /* Read data from Rx FIFO */ 
  return (SDIOx->FIFO);
 800752a:	687b      	ldr	r3, [r7, #4]
 800752c:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
}
 8007530:	4618      	mov	r0, r3
 8007532:	370c      	adds	r7, #12
 8007534:	46bd      	mov	sp, r7
 8007536:	f85d 7b04 	ldr.w	r7, [sp], #4
 800753a:	4770      	bx	lr

0800753c <SDIO_WriteFIFO>:
  * @param  SDIOx: Pointer to SDMMC register base
  * @param  pWriteData: pointer to data to write
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_WriteFIFO(SDIO_TypeDef *SDIOx, uint32_t *pWriteData)
{ 
 800753c:	b480      	push	{r7}
 800753e:	b083      	sub	sp, #12
 8007540:	af00      	add	r7, sp, #0
 8007542:	6078      	str	r0, [r7, #4]
 8007544:	6039      	str	r1, [r7, #0]
  /* Write data to FIFO */ 
  SDIOx->FIFO = *pWriteData;
 8007546:	683b      	ldr	r3, [r7, #0]
 8007548:	681a      	ldr	r2, [r3, #0]
 800754a:	687b      	ldr	r3, [r7, #4]
 800754c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 8007550:	2300      	movs	r3, #0
}
 8007552:	4618      	mov	r0, r3
 8007554:	370c      	adds	r7, #12
 8007556:	46bd      	mov	sp, r7
 8007558:	f85d 7b04 	ldr.w	r7, [sp], #4
 800755c:	4770      	bx	lr

0800755e <SDIO_PowerState_ON>:
  * @brief  Set SDMMC Power state to ON. 
  * @param  SDIOx: Pointer to SDMMC register base
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_PowerState_ON(SDIO_TypeDef *SDIOx)
{  
 800755e:	b580      	push	{r7, lr}
 8007560:	b082      	sub	sp, #8
 8007562:	af00      	add	r7, sp, #0
 8007564:	6078      	str	r0, [r7, #4]
  /* Set power state to ON */ 
  SDIOx->POWER = SDIO_POWER_PWRCTRL;
 8007566:	687b      	ldr	r3, [r7, #4]
 8007568:	2203      	movs	r2, #3
 800756a:	601a      	str	r2, [r3, #0]

  /* 1ms: required power up waiting time before starting the SD initialization
  sequence */
  HAL_Delay(2);
 800756c:	2002      	movs	r0, #2
 800756e:	f7fb fb1d 	bl	8002bac <HAL_Delay>
  
  return HAL_OK;
 8007572:	2300      	movs	r3, #0
}
 8007574:	4618      	mov	r0, r3
 8007576:	3708      	adds	r7, #8
 8007578:	46bd      	mov	sp, r7
 800757a:	bd80      	pop	{r7, pc}

0800757c <SDIO_GetPowerState>:
  *            - 0x00: Power OFF
  *            - 0x02: Power UP
  *            - 0x03: Power ON 
  */
uint32_t SDIO_GetPowerState(SDIO_TypeDef *SDIOx)  
{
 800757c:	b480      	push	{r7}
 800757e:	b083      	sub	sp, #12
 8007580:	af00      	add	r7, sp, #0
 8007582:	6078      	str	r0, [r7, #4]
  return (SDIOx->POWER & SDIO_POWER_PWRCTRL);
 8007584:	687b      	ldr	r3, [r7, #4]
 8007586:	681b      	ldr	r3, [r3, #0]
 8007588:	f003 0303 	and.w	r3, r3, #3
}
 800758c:	4618      	mov	r0, r3
 800758e:	370c      	adds	r7, #12
 8007590:	46bd      	mov	sp, r7
 8007592:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007596:	4770      	bx	lr

08007598 <SDIO_SendCommand>:
  * @param  Command: pointer to a SDIO_CmdInitTypeDef structure that contains 
  *         the configuration information for the SDMMC command
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_SendCommand(SDIO_TypeDef *SDIOx, SDIO_CmdInitTypeDef *Command)
{
 8007598:	b480      	push	{r7}
 800759a:	b085      	sub	sp, #20
 800759c:	af00      	add	r7, sp, #0
 800759e:	6078      	str	r0, [r7, #4]
 80075a0:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 80075a2:	2300      	movs	r3, #0
 80075a4:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDIO_RESPONSE(Command->Response));
  assert_param(IS_SDIO_WAIT(Command->WaitForInterrupt));
  assert_param(IS_SDIO_CPSM(Command->CPSM));

  /* Set the SDMMC Argument value */
  SDIOx->ARG = Command->Argument;
 80075a6:	683b      	ldr	r3, [r7, #0]
 80075a8:	681a      	ldr	r2, [r3, #0]
 80075aa:	687b      	ldr	r3, [r7, #4]
 80075ac:	609a      	str	r2, [r3, #8]

  /* Set SDMMC command parameters */
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 80075ae:	683b      	ldr	r3, [r7, #0]
 80075b0:	685a      	ldr	r2, [r3, #4]
                       Command->Response         |\
 80075b2:	683b      	ldr	r3, [r7, #0]
 80075b4:	689b      	ldr	r3, [r3, #8]
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 80075b6:	431a      	orrs	r2, r3
                       Command->WaitForInterrupt |\
 80075b8:	683b      	ldr	r3, [r7, #0]
 80075ba:	68db      	ldr	r3, [r3, #12]
                       Command->Response         |\
 80075bc:	431a      	orrs	r2, r3
                       Command->CPSM);
 80075be:	683b      	ldr	r3, [r7, #0]
 80075c0:	691b      	ldr	r3, [r3, #16]
                       Command->WaitForInterrupt |\
 80075c2:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 80075c4:	68fa      	ldr	r2, [r7, #12]
 80075c6:	4313      	orrs	r3, r2
 80075c8:	60fb      	str	r3, [r7, #12]
  
  /* Write to SDMMC CMD register */
  MODIFY_REG(SDIOx->CMD, CMD_CLEAR_MASK, tmpreg); 
 80075ca:	687b      	ldr	r3, [r7, #4]
 80075cc:	68db      	ldr	r3, [r3, #12]
 80075ce:	f423 637f 	bic.w	r3, r3, #4080	; 0xff0
 80075d2:	f023 030f 	bic.w	r3, r3, #15
 80075d6:	68fa      	ldr	r2, [r7, #12]
 80075d8:	431a      	orrs	r2, r3
 80075da:	687b      	ldr	r3, [r7, #4]
 80075dc:	60da      	str	r2, [r3, #12]
  
  return HAL_OK;  
 80075de:	2300      	movs	r3, #0
}
 80075e0:	4618      	mov	r0, r3
 80075e2:	3714      	adds	r7, #20
 80075e4:	46bd      	mov	sp, r7
 80075e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075ea:	4770      	bx	lr

080075ec <SDIO_GetCommandResponse>:
  * @brief  Return the command index of last command for which response received
  * @param  SDIOx: Pointer to SDMMC register base
  * @retval Command index of the last command response received
  */
uint8_t SDIO_GetCommandResponse(SDIO_TypeDef *SDIOx)
{
 80075ec:	b480      	push	{r7}
 80075ee:	b083      	sub	sp, #12
 80075f0:	af00      	add	r7, sp, #0
 80075f2:	6078      	str	r0, [r7, #4]
  return (uint8_t)(SDIOx->RESPCMD);
 80075f4:	687b      	ldr	r3, [r7, #4]
 80075f6:	691b      	ldr	r3, [r3, #16]
 80075f8:	b2db      	uxtb	r3, r3
}
 80075fa:	4618      	mov	r0, r3
 80075fc:	370c      	adds	r7, #12
 80075fe:	46bd      	mov	sp, r7
 8007600:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007604:	4770      	bx	lr

08007606 <SDIO_GetResponse>:
  *            @arg SDIO_RESP3: Response Register 3
  *            @arg SDIO_RESP4: Response Register 4  
  * @retval The Corresponding response register value
  */
uint32_t SDIO_GetResponse(SDIO_TypeDef *SDIOx, uint32_t Response)
{
 8007606:	b480      	push	{r7}
 8007608:	b085      	sub	sp, #20
 800760a:	af00      	add	r7, sp, #0
 800760c:	6078      	str	r0, [r7, #4]
 800760e:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_SDIO_RESP(Response));
  
  /* Get the response */
  tmp = (uint32_t)(&(SDIOx->RESP1)) + Response;
 8007610:	687b      	ldr	r3, [r7, #4]
 8007612:	3314      	adds	r3, #20
 8007614:	461a      	mov	r2, r3
 8007616:	683b      	ldr	r3, [r7, #0]
 8007618:	4413      	add	r3, r2
 800761a:	60fb      	str	r3, [r7, #12]
  
  return (*(__IO uint32_t *) tmp);
 800761c:	68fb      	ldr	r3, [r7, #12]
 800761e:	681b      	ldr	r3, [r3, #0]
}  
 8007620:	4618      	mov	r0, r3
 8007622:	3714      	adds	r7, #20
 8007624:	46bd      	mov	sp, r7
 8007626:	f85d 7b04 	ldr.w	r7, [sp], #4
 800762a:	4770      	bx	lr

0800762c <SDIO_ConfigData>:
  * @param  Data : pointer to a SDIO_DataInitTypeDef structure 
  *         that contains the configuration information for the SDMMC data.
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_ConfigData(SDIO_TypeDef *SDIOx, SDIO_DataInitTypeDef* Data)
{
 800762c:	b480      	push	{r7}
 800762e:	b085      	sub	sp, #20
 8007630:	af00      	add	r7, sp, #0
 8007632:	6078      	str	r0, [r7, #4]
 8007634:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 8007636:	2300      	movs	r3, #0
 8007638:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDIO_TRANSFER_DIR(Data->TransferDir));
  assert_param(IS_SDIO_TRANSFER_MODE(Data->TransferMode));
  assert_param(IS_SDIO_DPSM(Data->DPSM));

  /* Set the SDMMC Data TimeOut value */
  SDIOx->DTIMER = Data->DataTimeOut;
 800763a:	683b      	ldr	r3, [r7, #0]
 800763c:	681a      	ldr	r2, [r3, #0]
 800763e:	687b      	ldr	r3, [r7, #4]
 8007640:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set the SDMMC DataLength value */
  SDIOx->DLEN = Data->DataLength;
 8007642:	683b      	ldr	r3, [r7, #0]
 8007644:	685a      	ldr	r2, [r3, #4]
 8007646:	687b      	ldr	r3, [r7, #4]
 8007648:	629a      	str	r2, [r3, #40]	; 0x28

  /* Set the SDMMC data configuration parameters */
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 800764a:	683b      	ldr	r3, [r7, #0]
 800764c:	689a      	ldr	r2, [r3, #8]
                       Data->TransferDir   |\
 800764e:	683b      	ldr	r3, [r7, #0]
 8007650:	68db      	ldr	r3, [r3, #12]
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 8007652:	431a      	orrs	r2, r3
                       Data->TransferMode  |\
 8007654:	683b      	ldr	r3, [r7, #0]
 8007656:	691b      	ldr	r3, [r3, #16]
                       Data->TransferDir   |\
 8007658:	431a      	orrs	r2, r3
                       Data->DPSM);
 800765a:	683b      	ldr	r3, [r7, #0]
 800765c:	695b      	ldr	r3, [r3, #20]
                       Data->TransferMode  |\
 800765e:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 8007660:	68fa      	ldr	r2, [r7, #12]
 8007662:	4313      	orrs	r3, r2
 8007664:	60fb      	str	r3, [r7, #12]
  
  /* Write to SDMMC DCTRL */
  MODIFY_REG(SDIOx->DCTRL, DCTRL_CLEAR_MASK, tmpreg);
 8007666:	687b      	ldr	r3, [r7, #4]
 8007668:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800766a:	f023 02f7 	bic.w	r2, r3, #247	; 0xf7
 800766e:	68fb      	ldr	r3, [r7, #12]
 8007670:	431a      	orrs	r2, r3
 8007672:	687b      	ldr	r3, [r7, #4]
 8007674:	62da      	str	r2, [r3, #44]	; 0x2c

  return HAL_OK;
 8007676:	2300      	movs	r3, #0

}
 8007678:	4618      	mov	r0, r3
 800767a:	3714      	adds	r7, #20
 800767c:	46bd      	mov	sp, r7
 800767e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007682:	4770      	bx	lr

08007684 <SDMMC_CmdBlockLength>:
  * @brief  Send the Data Block Lenght command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdBlockLength(SDIO_TypeDef *SDIOx, uint32_t BlockSize)
{
 8007684:	b580      	push	{r7, lr}
 8007686:	b088      	sub	sp, #32
 8007688:	af00      	add	r7, sp, #0
 800768a:	6078      	str	r0, [r7, #4]
 800768c:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)BlockSize;
 800768e:	683b      	ldr	r3, [r7, #0]
 8007690:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_BLOCKLEN;
 8007692:	2310      	movs	r3, #16
 8007694:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8007696:	2340      	movs	r3, #64	; 0x40
 8007698:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800769a:	2300      	movs	r3, #0
 800769c:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800769e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80076a2:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 80076a4:	f107 0308 	add.w	r3, r7, #8
 80076a8:	4619      	mov	r1, r3
 80076aa:	6878      	ldr	r0, [r7, #4]
 80076ac:	f7ff ff74 	bl	8007598 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SET_BLOCKLEN, SDIO_CMDTIMEOUT);
 80076b0:	f241 3288 	movw	r2, #5000	; 0x1388
 80076b4:	2110      	movs	r1, #16
 80076b6:	6878      	ldr	r0, [r7, #4]
 80076b8:	f000 f9fe 	bl	8007ab8 <SDMMC_GetCmdResp1>
 80076bc:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80076be:	69fb      	ldr	r3, [r7, #28]
}
 80076c0:	4618      	mov	r0, r3
 80076c2:	3720      	adds	r7, #32
 80076c4:	46bd      	mov	sp, r7
 80076c6:	bd80      	pop	{r7, pc}

080076c8 <SDMMC_CmdReadSingleBlock>:
  * @brief  Send the Read Single Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdReadSingleBlock(SDIO_TypeDef *SDIOx, uint32_t ReadAdd)
{
 80076c8:	b580      	push	{r7, lr}
 80076ca:	b088      	sub	sp, #32
 80076cc:	af00      	add	r7, sp, #0
 80076ce:	6078      	str	r0, [r7, #4]
 80076d0:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)ReadAdd;
 80076d2:	683b      	ldr	r3, [r7, #0]
 80076d4:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_SINGLE_BLOCK;
 80076d6:	2311      	movs	r3, #17
 80076d8:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 80076da:	2340      	movs	r3, #64	; 0x40
 80076dc:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 80076de:	2300      	movs	r3, #0
 80076e0:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 80076e2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80076e6:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 80076e8:	f107 0308 	add.w	r3, r7, #8
 80076ec:	4619      	mov	r1, r3
 80076ee:	6878      	ldr	r0, [r7, #4]
 80076f0:	f7ff ff52 	bl	8007598 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_READ_SINGLE_BLOCK, SDIO_CMDTIMEOUT);
 80076f4:	f241 3288 	movw	r2, #5000	; 0x1388
 80076f8:	2111      	movs	r1, #17
 80076fa:	6878      	ldr	r0, [r7, #4]
 80076fc:	f000 f9dc 	bl	8007ab8 <SDMMC_GetCmdResp1>
 8007700:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8007702:	69fb      	ldr	r3, [r7, #28]
}
 8007704:	4618      	mov	r0, r3
 8007706:	3720      	adds	r7, #32
 8007708:	46bd      	mov	sp, r7
 800770a:	bd80      	pop	{r7, pc}

0800770c <SDMMC_CmdReadMultiBlock>:
  * @brief  Send the Read Multi Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdReadMultiBlock(SDIO_TypeDef *SDIOx, uint32_t ReadAdd)
{
 800770c:	b580      	push	{r7, lr}
 800770e:	b088      	sub	sp, #32
 8007710:	af00      	add	r7, sp, #0
 8007712:	6078      	str	r0, [r7, #4]
 8007714:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)ReadAdd;
 8007716:	683b      	ldr	r3, [r7, #0]
 8007718:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_MULT_BLOCK;
 800771a:	2312      	movs	r3, #18
 800771c:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800771e:	2340      	movs	r3, #64	; 0x40
 8007720:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8007722:	2300      	movs	r3, #0
 8007724:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8007726:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800772a:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800772c:	f107 0308 	add.w	r3, r7, #8
 8007730:	4619      	mov	r1, r3
 8007732:	6878      	ldr	r0, [r7, #4]
 8007734:	f7ff ff30 	bl	8007598 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_READ_MULT_BLOCK, SDIO_CMDTIMEOUT);
 8007738:	f241 3288 	movw	r2, #5000	; 0x1388
 800773c:	2112      	movs	r1, #18
 800773e:	6878      	ldr	r0, [r7, #4]
 8007740:	f000 f9ba 	bl	8007ab8 <SDMMC_GetCmdResp1>
 8007744:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8007746:	69fb      	ldr	r3, [r7, #28]
}
 8007748:	4618      	mov	r0, r3
 800774a:	3720      	adds	r7, #32
 800774c:	46bd      	mov	sp, r7
 800774e:	bd80      	pop	{r7, pc}

08007750 <SDMMC_CmdWriteSingleBlock>:
  * @brief  Send the Write Single Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdWriteSingleBlock(SDIO_TypeDef *SDIOx, uint32_t WriteAdd)
{
 8007750:	b580      	push	{r7, lr}
 8007752:	b088      	sub	sp, #32
 8007754:	af00      	add	r7, sp, #0
 8007756:	6078      	str	r0, [r7, #4]
 8007758:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
 800775a:	683b      	ldr	r3, [r7, #0]
 800775c:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_SINGLE_BLOCK;
 800775e:	2318      	movs	r3, #24
 8007760:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8007762:	2340      	movs	r3, #64	; 0x40
 8007764:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8007766:	2300      	movs	r3, #0
 8007768:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800776a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800776e:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8007770:	f107 0308 	add.w	r3, r7, #8
 8007774:	4619      	mov	r1, r3
 8007776:	6878      	ldr	r0, [r7, #4]
 8007778:	f7ff ff0e 	bl	8007598 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_WRITE_SINGLE_BLOCK, SDIO_CMDTIMEOUT);
 800777c:	f241 3288 	movw	r2, #5000	; 0x1388
 8007780:	2118      	movs	r1, #24
 8007782:	6878      	ldr	r0, [r7, #4]
 8007784:	f000 f998 	bl	8007ab8 <SDMMC_GetCmdResp1>
 8007788:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800778a:	69fb      	ldr	r3, [r7, #28]
}
 800778c:	4618      	mov	r0, r3
 800778e:	3720      	adds	r7, #32
 8007790:	46bd      	mov	sp, r7
 8007792:	bd80      	pop	{r7, pc}

08007794 <SDMMC_CmdWriteMultiBlock>:
  * @brief  Send the Write Multi Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdWriteMultiBlock(SDIO_TypeDef *SDIOx, uint32_t WriteAdd)
{
 8007794:	b580      	push	{r7, lr}
 8007796:	b088      	sub	sp, #32
 8007798:	af00      	add	r7, sp, #0
 800779a:	6078      	str	r0, [r7, #4]
 800779c:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
 800779e:	683b      	ldr	r3, [r7, #0]
 80077a0:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_MULT_BLOCK;
 80077a2:	2319      	movs	r3, #25
 80077a4:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 80077a6:	2340      	movs	r3, #64	; 0x40
 80077a8:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 80077aa:	2300      	movs	r3, #0
 80077ac:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 80077ae:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80077b2:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 80077b4:	f107 0308 	add.w	r3, r7, #8
 80077b8:	4619      	mov	r1, r3
 80077ba:	6878      	ldr	r0, [r7, #4]
 80077bc:	f7ff feec 	bl	8007598 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_WRITE_MULT_BLOCK, SDIO_CMDTIMEOUT);
 80077c0:	f241 3288 	movw	r2, #5000	; 0x1388
 80077c4:	2119      	movs	r1, #25
 80077c6:	6878      	ldr	r0, [r7, #4]
 80077c8:	f000 f976 	bl	8007ab8 <SDMMC_GetCmdResp1>
 80077cc:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80077ce:	69fb      	ldr	r3, [r7, #28]
}
 80077d0:	4618      	mov	r0, r3
 80077d2:	3720      	adds	r7, #32
 80077d4:	46bd      	mov	sp, r7
 80077d6:	bd80      	pop	{r7, pc}

080077d8 <SDMMC_CmdStopTransfer>:
  * @brief  Send the Stop Transfer command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdStopTransfer(SDIO_TypeDef *SDIOx)
{
 80077d8:	b580      	push	{r7, lr}
 80077da:	b088      	sub	sp, #32
 80077dc:	af00      	add	r7, sp, #0
 80077de:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD12 STOP_TRANSMISSION  */
  sdmmc_cmdinit.Argument         = 0U;
 80077e0:	2300      	movs	r3, #0
 80077e2:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_STOP_TRANSMISSION;
 80077e4:	230c      	movs	r3, #12
 80077e6:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 80077e8:	2340      	movs	r3, #64	; 0x40
 80077ea:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 80077ec:	2300      	movs	r3, #0
 80077ee:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 80077f0:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80077f4:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 80077f6:	f107 0308 	add.w	r3, r7, #8
 80077fa:	4619      	mov	r1, r3
 80077fc:	6878      	ldr	r0, [r7, #4]
 80077fe:	f7ff fecb 	bl	8007598 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_STOP_TRANSMISSION, SDIO_STOPTRANSFERTIMEOUT);
 8007802:	4a05      	ldr	r2, [pc, #20]	; (8007818 <SDMMC_CmdStopTransfer+0x40>)
 8007804:	210c      	movs	r1, #12
 8007806:	6878      	ldr	r0, [r7, #4]
 8007808:	f000 f956 	bl	8007ab8 <SDMMC_GetCmdResp1>
 800780c:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800780e:	69fb      	ldr	r3, [r7, #28]
}
 8007810:	4618      	mov	r0, r3
 8007812:	3720      	adds	r7, #32
 8007814:	46bd      	mov	sp, r7
 8007816:	bd80      	pop	{r7, pc}
 8007818:	05f5e100 	.word	0x05f5e100

0800781c <SDMMC_CmdSelDesel>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  addr: Address of the card to be selected  
  * @retval HAL status
  */
uint32_t SDMMC_CmdSelDesel(SDIO_TypeDef *SDIOx, uint64_t Addr)
{
 800781c:	b580      	push	{r7, lr}
 800781e:	b08a      	sub	sp, #40	; 0x28
 8007820:	af00      	add	r7, sp, #0
 8007822:	60f8      	str	r0, [r7, #12]
 8007824:	e9c7 2300 	strd	r2, r3, [r7]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD7 SDMMC_SEL_DESEL_CARD */
  sdmmc_cmdinit.Argument         = (uint32_t)Addr;
 8007828:	683b      	ldr	r3, [r7, #0]
 800782a:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEL_DESEL_CARD;
 800782c:	2307      	movs	r3, #7
 800782e:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8007830:	2340      	movs	r3, #64	; 0x40
 8007832:	61bb      	str	r3, [r7, #24]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8007834:	2300      	movs	r3, #0
 8007836:	61fb      	str	r3, [r7, #28]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8007838:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800783c:	623b      	str	r3, [r7, #32]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800783e:	f107 0310 	add.w	r3, r7, #16
 8007842:	4619      	mov	r1, r3
 8007844:	68f8      	ldr	r0, [r7, #12]
 8007846:	f7ff fea7 	bl	8007598 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SEL_DESEL_CARD, SDIO_CMDTIMEOUT);
 800784a:	f241 3288 	movw	r2, #5000	; 0x1388
 800784e:	2107      	movs	r1, #7
 8007850:	68f8      	ldr	r0, [r7, #12]
 8007852:	f000 f931 	bl	8007ab8 <SDMMC_GetCmdResp1>
 8007856:	6278      	str	r0, [r7, #36]	; 0x24

  return errorstate;
 8007858:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 800785a:	4618      	mov	r0, r3
 800785c:	3728      	adds	r7, #40	; 0x28
 800785e:	46bd      	mov	sp, r7
 8007860:	bd80      	pop	{r7, pc}

08007862 <SDMMC_CmdGoIdleState>:
  * @brief  Send the Go Idle State command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdGoIdleState(SDIO_TypeDef *SDIOx)
{
 8007862:	b580      	push	{r7, lr}
 8007864:	b088      	sub	sp, #32
 8007866:	af00      	add	r7, sp, #0
 8007868:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = 0U;
 800786a:	2300      	movs	r3, #0
 800786c:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_GO_IDLE_STATE;
 800786e:	2300      	movs	r3, #0
 8007870:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_NO;
 8007872:	2300      	movs	r3, #0
 8007874:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8007876:	2300      	movs	r3, #0
 8007878:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800787a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800787e:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8007880:	f107 0308 	add.w	r3, r7, #8
 8007884:	4619      	mov	r1, r3
 8007886:	6878      	ldr	r0, [r7, #4]
 8007888:	f7ff fe86 	bl	8007598 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdError(SDIOx);
 800788c:	6878      	ldr	r0, [r7, #4]
 800788e:	f000 f8eb 	bl	8007a68 <SDMMC_GetCmdError>
 8007892:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8007894:	69fb      	ldr	r3, [r7, #28]
}
 8007896:	4618      	mov	r0, r3
 8007898:	3720      	adds	r7, #32
 800789a:	46bd      	mov	sp, r7
 800789c:	bd80      	pop	{r7, pc}

0800789e <SDMMC_CmdOperCond>:
  * @brief  Send the Operating Condition command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdOperCond(SDIO_TypeDef *SDIOx)
{
 800789e:	b580      	push	{r7, lr}
 80078a0:	b088      	sub	sp, #32
 80078a2:	af00      	add	r7, sp, #0
 80078a4:	6078      	str	r0, [r7, #4]
  /* Send CMD8 to verify SD card interface operating condition */
  /* Argument: - [31:12]: Reserved (shall be set to '0')
  - [11:8]: Supply Voltage (VHS) 0x1 (Range: 2.7-3.6 V)
  - [7:0]: Check Pattern (recommended 0xAA) */
  /* CMD Response: R7 */
  sdmmc_cmdinit.Argument         = SDMMC_CHECK_PATTERN;
 80078a6:	f44f 73d5 	mov.w	r3, #426	; 0x1aa
 80078aa:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_HS_SEND_EXT_CSD;
 80078ac:	2308      	movs	r3, #8
 80078ae:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 80078b0:	2340      	movs	r3, #64	; 0x40
 80078b2:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 80078b4:	2300      	movs	r3, #0
 80078b6:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 80078b8:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80078bc:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 80078be:	f107 0308 	add.w	r3, r7, #8
 80078c2:	4619      	mov	r1, r3
 80078c4:	6878      	ldr	r0, [r7, #4]
 80078c6:	f7ff fe67 	bl	8007598 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp7(SDIOx);
 80078ca:	6878      	ldr	r0, [r7, #4]
 80078cc:	f000 fad4 	bl	8007e78 <SDMMC_GetCmdResp7>
 80078d0:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80078d2:	69fb      	ldr	r3, [r7, #28]
}
 80078d4:	4618      	mov	r0, r3
 80078d6:	3720      	adds	r7, #32
 80078d8:	46bd      	mov	sp, r7
 80078da:	bd80      	pop	{r7, pc}

080078dc <SDMMC_CmdAppCommand>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument 
  * @retval HAL status
  */
uint32_t SDMMC_CmdAppCommand(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 80078dc:	b580      	push	{r7, lr}
 80078de:	b088      	sub	sp, #32
 80078e0:	af00      	add	r7, sp, #0
 80078e2:	6078      	str	r0, [r7, #4]
 80078e4:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = (uint32_t)Argument;
 80078e6:	683b      	ldr	r3, [r7, #0]
 80078e8:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_APP_CMD;
 80078ea:	2337      	movs	r3, #55	; 0x37
 80078ec:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 80078ee:	2340      	movs	r3, #64	; 0x40
 80078f0:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 80078f2:	2300      	movs	r3, #0
 80078f4:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 80078f6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80078fa:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 80078fc:	f107 0308 	add.w	r3, r7, #8
 8007900:	4619      	mov	r1, r3
 8007902:	6878      	ldr	r0, [r7, #4]
 8007904:	f7ff fe48 	bl	8007598 <SDIO_SendCommand>
  
  /* Check for error conditions */
  /* If there is a HAL_ERROR, it is a MMC card, else
  it is a SD card: SD card 2.0 (voltage range mismatch)
     or SD card 1.x */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_APP_CMD, SDIO_CMDTIMEOUT);
 8007908:	f241 3288 	movw	r2, #5000	; 0x1388
 800790c:	2137      	movs	r1, #55	; 0x37
 800790e:	6878      	ldr	r0, [r7, #4]
 8007910:	f000 f8d2 	bl	8007ab8 <SDMMC_GetCmdResp1>
 8007914:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8007916:	69fb      	ldr	r3, [r7, #28]
}
 8007918:	4618      	mov	r0, r3
 800791a:	3720      	adds	r7, #32
 800791c:	46bd      	mov	sp, r7
 800791e:	bd80      	pop	{r7, pc}

08007920 <SDMMC_CmdAppOperCommand>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdAppOperCommand(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 8007920:	b580      	push	{r7, lr}
 8007922:	b088      	sub	sp, #32
 8007924:	af00      	add	r7, sp, #0
 8007926:	6078      	str	r0, [r7, #4]
 8007928:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = SDMMC_VOLTAGE_WINDOW_SD | Argument;
 800792a:	683b      	ldr	r3, [r7, #0]
 800792c:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8007930:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8007934:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_OP_COND;
 8007936:	2329      	movs	r3, #41	; 0x29
 8007938:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800793a:	2340      	movs	r3, #64	; 0x40
 800793c:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800793e:	2300      	movs	r3, #0
 8007940:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8007942:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8007946:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8007948:	f107 0308 	add.w	r3, r7, #8
 800794c:	4619      	mov	r1, r3
 800794e:	6878      	ldr	r0, [r7, #4]
 8007950:	f7ff fe22 	bl	8007598 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp3(SDIOx);
 8007954:	6878      	ldr	r0, [r7, #4]
 8007956:	f000 f9e1 	bl	8007d1c <SDMMC_GetCmdResp3>
 800795a:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800795c:	69fb      	ldr	r3, [r7, #28]
}
 800795e:	4618      	mov	r0, r3
 8007960:	3720      	adds	r7, #32
 8007962:	46bd      	mov	sp, r7
 8007964:	bd80      	pop	{r7, pc}

08007966 <SDMMC_CmdSendCID>:
  * @brief  Send the Send CID command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCID(SDIO_TypeDef *SDIOx)
{
 8007966:	b580      	push	{r7, lr}
 8007968:	b088      	sub	sp, #32
 800796a:	af00      	add	r7, sp, #0
 800796c:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD2 ALL_SEND_CID */
  sdmmc_cmdinit.Argument         = 0U;
 800796e:	2300      	movs	r3, #0
 8007970:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_ALL_SEND_CID;
 8007972:	2302      	movs	r3, #2
 8007974:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_LONG;
 8007976:	23c0      	movs	r3, #192	; 0xc0
 8007978:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800797a:	2300      	movs	r3, #0
 800797c:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800797e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8007982:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8007984:	f107 0308 	add.w	r3, r7, #8
 8007988:	4619      	mov	r1, r3
 800798a:	6878      	ldr	r0, [r7, #4]
 800798c:	f7ff fe04 	bl	8007598 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDIOx);
 8007990:	6878      	ldr	r0, [r7, #4]
 8007992:	f000 f97d 	bl	8007c90 <SDMMC_GetCmdResp2>
 8007996:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8007998:	69fb      	ldr	r3, [r7, #28]
}
 800799a:	4618      	mov	r0, r3
 800799c:	3720      	adds	r7, #32
 800799e:	46bd      	mov	sp, r7
 80079a0:	bd80      	pop	{r7, pc}

080079a2 <SDMMC_CmdSendCSD>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCSD(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 80079a2:	b580      	push	{r7, lr}
 80079a4:	b088      	sub	sp, #32
 80079a6:	af00      	add	r7, sp, #0
 80079a8:	6078      	str	r0, [r7, #4]
 80079aa:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD9 SEND_CSD */
  sdmmc_cmdinit.Argument         = Argument;
 80079ac:	683b      	ldr	r3, [r7, #0]
 80079ae:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_CSD;
 80079b0:	2309      	movs	r3, #9
 80079b2:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_LONG;
 80079b4:	23c0      	movs	r3, #192	; 0xc0
 80079b6:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 80079b8:	2300      	movs	r3, #0
 80079ba:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 80079bc:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80079c0:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 80079c2:	f107 0308 	add.w	r3, r7, #8
 80079c6:	4619      	mov	r1, r3
 80079c8:	6878      	ldr	r0, [r7, #4]
 80079ca:	f7ff fde5 	bl	8007598 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDIOx);
 80079ce:	6878      	ldr	r0, [r7, #4]
 80079d0:	f000 f95e 	bl	8007c90 <SDMMC_GetCmdResp2>
 80079d4:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80079d6:	69fb      	ldr	r3, [r7, #28]
}
 80079d8:	4618      	mov	r0, r3
 80079da:	3720      	adds	r7, #32
 80079dc:	46bd      	mov	sp, r7
 80079de:	bd80      	pop	{r7, pc}

080079e0 <SDMMC_CmdSetRelAdd>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  pRCA: Card RCA  
  * @retval HAL status
  */
uint32_t SDMMC_CmdSetRelAdd(SDIO_TypeDef *SDIOx, uint16_t *pRCA)
{
 80079e0:	b580      	push	{r7, lr}
 80079e2:	b088      	sub	sp, #32
 80079e4:	af00      	add	r7, sp, #0
 80079e6:	6078      	str	r0, [r7, #4]
 80079e8:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD3 SD_CMD_SET_REL_ADDR */
  sdmmc_cmdinit.Argument         = 0U;
 80079ea:	2300      	movs	r3, #0
 80079ec:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_REL_ADDR;
 80079ee:	2303      	movs	r3, #3
 80079f0:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 80079f2:	2340      	movs	r3, #64	; 0x40
 80079f4:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 80079f6:	2300      	movs	r3, #0
 80079f8:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 80079fa:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80079fe:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8007a00:	f107 0308 	add.w	r3, r7, #8
 8007a04:	4619      	mov	r1, r3
 8007a06:	6878      	ldr	r0, [r7, #4]
 8007a08:	f7ff fdc6 	bl	8007598 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp6(SDIOx, SDMMC_CMD_SET_REL_ADDR, pRCA);
 8007a0c:	683a      	ldr	r2, [r7, #0]
 8007a0e:	2103      	movs	r1, #3
 8007a10:	6878      	ldr	r0, [r7, #4]
 8007a12:	f000 f9bd 	bl	8007d90 <SDMMC_GetCmdResp6>
 8007a16:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8007a18:	69fb      	ldr	r3, [r7, #28]
}
 8007a1a:	4618      	mov	r0, r3
 8007a1c:	3720      	adds	r7, #32
 8007a1e:	46bd      	mov	sp, r7
 8007a20:	bd80      	pop	{r7, pc}

08007a22 <SDMMC_CmdSendStatus>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendStatus(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 8007a22:	b580      	push	{r7, lr}
 8007a24:	b088      	sub	sp, #32
 8007a26:	af00      	add	r7, sp, #0
 8007a28:	6078      	str	r0, [r7, #4]
 8007a2a:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = Argument;
 8007a2c:	683b      	ldr	r3, [r7, #0]
 8007a2e:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_STATUS;
 8007a30:	230d      	movs	r3, #13
 8007a32:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8007a34:	2340      	movs	r3, #64	; 0x40
 8007a36:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8007a38:	2300      	movs	r3, #0
 8007a3a:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8007a3c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8007a40:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8007a42:	f107 0308 	add.w	r3, r7, #8
 8007a46:	4619      	mov	r1, r3
 8007a48:	6878      	ldr	r0, [r7, #4]
 8007a4a:	f7ff fda5 	bl	8007598 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SEND_STATUS, SDIO_CMDTIMEOUT);
 8007a4e:	f241 3288 	movw	r2, #5000	; 0x1388
 8007a52:	210d      	movs	r1, #13
 8007a54:	6878      	ldr	r0, [r7, #4]
 8007a56:	f000 f82f 	bl	8007ab8 <SDMMC_GetCmdResp1>
 8007a5a:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8007a5c:	69fb      	ldr	r3, [r7, #28]
}
 8007a5e:	4618      	mov	r0, r3
 8007a60:	3720      	adds	r7, #32
 8007a62:	46bd      	mov	sp, r7
 8007a64:	bd80      	pop	{r7, pc}
	...

08007a68 <SDMMC_GetCmdError>:
  * @brief  Checks for error conditions for CMD0.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdError(SDIO_TypeDef *SDIOx)
{
 8007a68:	b490      	push	{r4, r7}
 8007a6a:	b082      	sub	sp, #8
 8007a6c:	af00      	add	r7, sp, #0
 8007a6e:	6078      	str	r0, [r7, #4]
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  register uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8007a70:	4b0f      	ldr	r3, [pc, #60]	; (8007ab0 <SDMMC_GetCmdError+0x48>)
 8007a72:	681b      	ldr	r3, [r3, #0]
 8007a74:	4a0f      	ldr	r2, [pc, #60]	; (8007ab4 <SDMMC_GetCmdError+0x4c>)
 8007a76:	fba2 2303 	umull	r2, r3, r2, r3
 8007a7a:	0a5b      	lsrs	r3, r3, #9
 8007a7c:	f241 3288 	movw	r2, #5000	; 0x1388
 8007a80:	fb02 f403 	mul.w	r4, r2, r3
  
  do
  {
    if (count-- == 0U)
 8007a84:	4623      	mov	r3, r4
 8007a86:	1e5c      	subs	r4, r3, #1
 8007a88:	2b00      	cmp	r3, #0
 8007a8a:	d102      	bne.n	8007a92 <SDMMC_GetCmdError+0x2a>
    {
      return SDMMC_ERROR_TIMEOUT;
 8007a8c:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8007a90:	e009      	b.n	8007aa6 <SDMMC_GetCmdError+0x3e>
    }
    
  }while(!__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CMDSENT));
 8007a92:	687b      	ldr	r3, [r7, #4]
 8007a94:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007a96:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007a9a:	2b00      	cmp	r3, #0
 8007a9c:	d0f2      	beq.n	8007a84 <SDMMC_GetCmdError+0x1c>
  
  /* Clear all the static flags */
  __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 8007a9e:	687b      	ldr	r3, [r7, #4]
 8007aa0:	22c5      	movs	r2, #197	; 0xc5
 8007aa2:	639a      	str	r2, [r3, #56]	; 0x38
  
  return SDMMC_ERROR_NONE;
 8007aa4:	2300      	movs	r3, #0
}
 8007aa6:	4618      	mov	r0, r3
 8007aa8:	3708      	adds	r7, #8
 8007aaa:	46bd      	mov	sp, r7
 8007aac:	bc90      	pop	{r4, r7}
 8007aae:	4770      	bx	lr
 8007ab0:	2000001c 	.word	0x2000001c
 8007ab4:	10624dd3 	.word	0x10624dd3

08007ab8 <SDMMC_GetCmdResp1>:
  * @param  hsd: SD handle
  * @param  SD_CMD: The sent command index  
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdResp1(SDIO_TypeDef *SDIOx, uint8_t SD_CMD, uint32_t Timeout)
{
 8007ab8:	b590      	push	{r4, r7, lr}
 8007aba:	b087      	sub	sp, #28
 8007abc:	af00      	add	r7, sp, #0
 8007abe:	60f8      	str	r0, [r7, #12]
 8007ac0:	460b      	mov	r3, r1
 8007ac2:	607a      	str	r2, [r7, #4]
 8007ac4:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;
  uint32_t sta_reg;
  
  /* 8 is the number of required instructions cycles for the below loop statement.
  The Timeout is expressed in ms */
  register uint32_t count = Timeout * (SystemCoreClock / 8U /1000U);
 8007ac6:	4b6f      	ldr	r3, [pc, #444]	; (8007c84 <SDMMC_GetCmdResp1+0x1cc>)
 8007ac8:	681b      	ldr	r3, [r3, #0]
 8007aca:	4a6f      	ldr	r2, [pc, #444]	; (8007c88 <SDMMC_GetCmdResp1+0x1d0>)
 8007acc:	fba2 2303 	umull	r2, r3, r2, r3
 8007ad0:	0a5b      	lsrs	r3, r3, #9
 8007ad2:	687a      	ldr	r2, [r7, #4]
 8007ad4:	fb02 f403 	mul.w	r4, r2, r3
  
  do
  {
    if (count-- == 0U)
 8007ad8:	4623      	mov	r3, r4
 8007ada:	1e5c      	subs	r4, r3, #1
 8007adc:	2b00      	cmp	r3, #0
 8007ade:	d102      	bne.n	8007ae6 <SDMMC_GetCmdResp1+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 8007ae0:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8007ae4:	e0c9      	b.n	8007c7a <SDMMC_GetCmdResp1+0x1c2>
    }
    sta_reg = SDIOx->STA;
 8007ae6:	68fb      	ldr	r3, [r7, #12]
 8007ae8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007aea:	617b      	str	r3, [r7, #20]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8007aec:	697b      	ldr	r3, [r7, #20]
 8007aee:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 8007af2:	2b00      	cmp	r3, #0
 8007af4:	d0f0      	beq.n	8007ad8 <SDMMC_GetCmdResp1+0x20>
 8007af6:	697b      	ldr	r3, [r7, #20]
 8007af8:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8007afc:	2b00      	cmp	r3, #0
 8007afe:	d1eb      	bne.n	8007ad8 <SDMMC_GetCmdResp1+0x20>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 8007b00:	68fb      	ldr	r3, [r7, #12]
 8007b02:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007b04:	f003 0304 	and.w	r3, r3, #4
 8007b08:	2b00      	cmp	r3, #0
 8007b0a:	d004      	beq.n	8007b16 <SDMMC_GetCmdResp1+0x5e>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 8007b0c:	68fb      	ldr	r3, [r7, #12]
 8007b0e:	2204      	movs	r2, #4
 8007b10:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8007b12:	2304      	movs	r3, #4
 8007b14:	e0b1      	b.n	8007c7a <SDMMC_GetCmdResp1+0x1c2>
  }
  else if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 8007b16:	68fb      	ldr	r3, [r7, #12]
 8007b18:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007b1a:	f003 0301 	and.w	r3, r3, #1
 8007b1e:	2b00      	cmp	r3, #0
 8007b20:	d004      	beq.n	8007b2c <SDMMC_GetCmdResp1+0x74>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 8007b22:	68fb      	ldr	r3, [r7, #12]
 8007b24:	2201      	movs	r2, #1
 8007b26:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8007b28:	2301      	movs	r3, #1
 8007b2a:	e0a6      	b.n	8007c7a <SDMMC_GetCmdResp1+0x1c2>
  {
    /* Nothing to do */
  }
  
  /* Clear all the static flags */
  __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 8007b2c:	68fb      	ldr	r3, [r7, #12]
 8007b2e:	22c5      	movs	r2, #197	; 0xc5
 8007b30:	639a      	str	r2, [r3, #56]	; 0x38
  
  /* Check response received is of desired command */
  if(SDIO_GetCommandResponse(SDIOx) != SD_CMD)
 8007b32:	68f8      	ldr	r0, [r7, #12]
 8007b34:	f7ff fd5a 	bl	80075ec <SDIO_GetCommandResponse>
 8007b38:	4603      	mov	r3, r0
 8007b3a:	461a      	mov	r2, r3
 8007b3c:	7afb      	ldrb	r3, [r7, #11]
 8007b3e:	4293      	cmp	r3, r2
 8007b40:	d001      	beq.n	8007b46 <SDMMC_GetCmdResp1+0x8e>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8007b42:	2301      	movs	r3, #1
 8007b44:	e099      	b.n	8007c7a <SDMMC_GetCmdResp1+0x1c2>
  }
  
  /* We have received response, retrieve it for analysis  */
  response_r1 = SDIO_GetResponse(SDIOx, SDIO_RESP1);
 8007b46:	2100      	movs	r1, #0
 8007b48:	68f8      	ldr	r0, [r7, #12]
 8007b4a:	f7ff fd5c 	bl	8007606 <SDIO_GetResponse>
 8007b4e:	6138      	str	r0, [r7, #16]
  
  if((response_r1 & SDMMC_OCR_ERRORBITS) == SDMMC_ALLZERO)
 8007b50:	693a      	ldr	r2, [r7, #16]
 8007b52:	4b4e      	ldr	r3, [pc, #312]	; (8007c8c <SDMMC_GetCmdResp1+0x1d4>)
 8007b54:	4013      	ands	r3, r2
 8007b56:	2b00      	cmp	r3, #0
 8007b58:	d101      	bne.n	8007b5e <SDMMC_GetCmdResp1+0xa6>
  {
    return SDMMC_ERROR_NONE;
 8007b5a:	2300      	movs	r3, #0
 8007b5c:	e08d      	b.n	8007c7a <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_ADDR_OUT_OF_RANGE) == SDMMC_OCR_ADDR_OUT_OF_RANGE)
 8007b5e:	693b      	ldr	r3, [r7, #16]
 8007b60:	2b00      	cmp	r3, #0
 8007b62:	da02      	bge.n	8007b6a <SDMMC_GetCmdResp1+0xb2>
  {
    return SDMMC_ERROR_ADDR_OUT_OF_RANGE;
 8007b64:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8007b68:	e087      	b.n	8007c7a <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_ADDR_MISALIGNED) == SDMMC_OCR_ADDR_MISALIGNED)
 8007b6a:	693b      	ldr	r3, [r7, #16]
 8007b6c:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8007b70:	2b00      	cmp	r3, #0
 8007b72:	d001      	beq.n	8007b78 <SDMMC_GetCmdResp1+0xc0>
  {
    return SDMMC_ERROR_ADDR_MISALIGNED;
 8007b74:	2340      	movs	r3, #64	; 0x40
 8007b76:	e080      	b.n	8007c7a <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_BLOCK_LEN_ERR) == SDMMC_OCR_BLOCK_LEN_ERR)
 8007b78:	693b      	ldr	r3, [r7, #16]
 8007b7a:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8007b7e:	2b00      	cmp	r3, #0
 8007b80:	d001      	beq.n	8007b86 <SDMMC_GetCmdResp1+0xce>
  {
    return SDMMC_ERROR_BLOCK_LEN_ERR;
 8007b82:	2380      	movs	r3, #128	; 0x80
 8007b84:	e079      	b.n	8007c7a <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_ERASE_SEQ_ERR) == SDMMC_OCR_ERASE_SEQ_ERR)
 8007b86:	693b      	ldr	r3, [r7, #16]
 8007b88:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8007b8c:	2b00      	cmp	r3, #0
 8007b8e:	d002      	beq.n	8007b96 <SDMMC_GetCmdResp1+0xde>
  {
    return SDMMC_ERROR_ERASE_SEQ_ERR;
 8007b90:	f44f 7380 	mov.w	r3, #256	; 0x100
 8007b94:	e071      	b.n	8007c7a <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_BAD_ERASE_PARAM) == SDMMC_OCR_BAD_ERASE_PARAM)
 8007b96:	693b      	ldr	r3, [r7, #16]
 8007b98:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8007b9c:	2b00      	cmp	r3, #0
 8007b9e:	d002      	beq.n	8007ba6 <SDMMC_GetCmdResp1+0xee>
  {
    return SDMMC_ERROR_BAD_ERASE_PARAM;
 8007ba0:	f44f 7300 	mov.w	r3, #512	; 0x200
 8007ba4:	e069      	b.n	8007c7a <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_WRITE_PROT_VIOLATION) == SDMMC_OCR_WRITE_PROT_VIOLATION)
 8007ba6:	693b      	ldr	r3, [r7, #16]
 8007ba8:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8007bac:	2b00      	cmp	r3, #0
 8007bae:	d002      	beq.n	8007bb6 <SDMMC_GetCmdResp1+0xfe>
  {
    return SDMMC_ERROR_WRITE_PROT_VIOLATION;
 8007bb0:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8007bb4:	e061      	b.n	8007c7a <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_LOCK_UNLOCK_FAILED) == SDMMC_OCR_LOCK_UNLOCK_FAILED)
 8007bb6:	693b      	ldr	r3, [r7, #16]
 8007bb8:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8007bbc:	2b00      	cmp	r3, #0
 8007bbe:	d002      	beq.n	8007bc6 <SDMMC_GetCmdResp1+0x10e>
  {
    return SDMMC_ERROR_LOCK_UNLOCK_FAILED;
 8007bc0:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8007bc4:	e059      	b.n	8007c7a <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_COM_CRC_FAILED) == SDMMC_OCR_COM_CRC_FAILED)
 8007bc6:	693b      	ldr	r3, [r7, #16]
 8007bc8:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8007bcc:	2b00      	cmp	r3, #0
 8007bce:	d002      	beq.n	8007bd6 <SDMMC_GetCmdResp1+0x11e>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 8007bd0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8007bd4:	e051      	b.n	8007c7a <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_ILLEGAL_CMD) == SDMMC_OCR_ILLEGAL_CMD)
 8007bd6:	693b      	ldr	r3, [r7, #16]
 8007bd8:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8007bdc:	2b00      	cmp	r3, #0
 8007bde:	d002      	beq.n	8007be6 <SDMMC_GetCmdResp1+0x12e>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 8007be0:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8007be4:	e049      	b.n	8007c7a <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_CARD_ECC_FAILED) == SDMMC_OCR_CARD_ECC_FAILED)
 8007be6:	693b      	ldr	r3, [r7, #16]
 8007be8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8007bec:	2b00      	cmp	r3, #0
 8007bee:	d002      	beq.n	8007bf6 <SDMMC_GetCmdResp1+0x13e>
  {
    return SDMMC_ERROR_CARD_ECC_FAILED;
 8007bf0:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8007bf4:	e041      	b.n	8007c7a <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_CC_ERROR) == SDMMC_OCR_CC_ERROR)
 8007bf6:	693b      	ldr	r3, [r7, #16]
 8007bf8:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8007bfc:	2b00      	cmp	r3, #0
 8007bfe:	d002      	beq.n	8007c06 <SDMMC_GetCmdResp1+0x14e>
  {
    return SDMMC_ERROR_CC_ERR;
 8007c00:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8007c04:	e039      	b.n	8007c7a <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_STREAM_READ_UNDERRUN) == SDMMC_OCR_STREAM_READ_UNDERRUN)
 8007c06:	693b      	ldr	r3, [r7, #16]
 8007c08:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8007c0c:	2b00      	cmp	r3, #0
 8007c0e:	d002      	beq.n	8007c16 <SDMMC_GetCmdResp1+0x15e>
  {
    return SDMMC_ERROR_STREAM_READ_UNDERRUN;
 8007c10:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8007c14:	e031      	b.n	8007c7a <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_STREAM_WRITE_OVERRUN) == SDMMC_OCR_STREAM_WRITE_OVERRUN)
 8007c16:	693b      	ldr	r3, [r7, #16]
 8007c18:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007c1c:	2b00      	cmp	r3, #0
 8007c1e:	d002      	beq.n	8007c26 <SDMMC_GetCmdResp1+0x16e>
  {
    return SDMMC_ERROR_STREAM_WRITE_OVERRUN;
 8007c20:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8007c24:	e029      	b.n	8007c7a <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_CID_CSD_OVERWRITE) == SDMMC_OCR_CID_CSD_OVERWRITE)
 8007c26:	693b      	ldr	r3, [r7, #16]
 8007c28:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8007c2c:	2b00      	cmp	r3, #0
 8007c2e:	d002      	beq.n	8007c36 <SDMMC_GetCmdResp1+0x17e>
  {
    return SDMMC_ERROR_CID_CSD_OVERWRITE;
 8007c30:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8007c34:	e021      	b.n	8007c7a <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_WP_ERASE_SKIP) == SDMMC_OCR_WP_ERASE_SKIP)
 8007c36:	693b      	ldr	r3, [r7, #16]
 8007c38:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8007c3c:	2b00      	cmp	r3, #0
 8007c3e:	d002      	beq.n	8007c46 <SDMMC_GetCmdResp1+0x18e>
  {
    return SDMMC_ERROR_WP_ERASE_SKIP;
 8007c40:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8007c44:	e019      	b.n	8007c7a <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_CARD_ECC_DISABLED) == SDMMC_OCR_CARD_ECC_DISABLED)
 8007c46:	693b      	ldr	r3, [r7, #16]
 8007c48:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8007c4c:	2b00      	cmp	r3, #0
 8007c4e:	d002      	beq.n	8007c56 <SDMMC_GetCmdResp1+0x19e>
  {
    return SDMMC_ERROR_CARD_ECC_DISABLED;
 8007c50:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8007c54:	e011      	b.n	8007c7a <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_ERASE_RESET) == SDMMC_OCR_ERASE_RESET)
 8007c56:	693b      	ldr	r3, [r7, #16]
 8007c58:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8007c5c:	2b00      	cmp	r3, #0
 8007c5e:	d002      	beq.n	8007c66 <SDMMC_GetCmdResp1+0x1ae>
  {
    return SDMMC_ERROR_ERASE_RESET;
 8007c60:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8007c64:	e009      	b.n	8007c7a <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_AKE_SEQ_ERROR) == SDMMC_OCR_AKE_SEQ_ERROR)
 8007c66:	693b      	ldr	r3, [r7, #16]
 8007c68:	f003 0308 	and.w	r3, r3, #8
 8007c6c:	2b00      	cmp	r3, #0
 8007c6e:	d002      	beq.n	8007c76 <SDMMC_GetCmdResp1+0x1be>
  {
    return SDMMC_ERROR_AKE_SEQ_ERR;
 8007c70:	f44f 0300 	mov.w	r3, #8388608	; 0x800000
 8007c74:	e001      	b.n	8007c7a <SDMMC_GetCmdResp1+0x1c2>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 8007c76:	f44f 3380 	mov.w	r3, #65536	; 0x10000
  }
}
 8007c7a:	4618      	mov	r0, r3
 8007c7c:	371c      	adds	r7, #28
 8007c7e:	46bd      	mov	sp, r7
 8007c80:	bd90      	pop	{r4, r7, pc}
 8007c82:	bf00      	nop
 8007c84:	2000001c 	.word	0x2000001c
 8007c88:	10624dd3 	.word	0x10624dd3
 8007c8c:	fdffe008 	.word	0xfdffe008

08007c90 <SDMMC_GetCmdResp2>:
  * @brief  Checks for error conditions for R2 (CID or CSD) response.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdResp2(SDIO_TypeDef *SDIOx)
{
 8007c90:	b490      	push	{r4, r7}
 8007c92:	b084      	sub	sp, #16
 8007c94:	af00      	add	r7, sp, #0
 8007c96:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  register uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8007c98:	4b1e      	ldr	r3, [pc, #120]	; (8007d14 <SDMMC_GetCmdResp2+0x84>)
 8007c9a:	681b      	ldr	r3, [r3, #0]
 8007c9c:	4a1e      	ldr	r2, [pc, #120]	; (8007d18 <SDMMC_GetCmdResp2+0x88>)
 8007c9e:	fba2 2303 	umull	r2, r3, r2, r3
 8007ca2:	0a5b      	lsrs	r3, r3, #9
 8007ca4:	f241 3288 	movw	r2, #5000	; 0x1388
 8007ca8:	fb02 f403 	mul.w	r4, r2, r3
  
  do
  {
    if (count-- == 0U)
 8007cac:	4623      	mov	r3, r4
 8007cae:	1e5c      	subs	r4, r3, #1
 8007cb0:	2b00      	cmp	r3, #0
 8007cb2:	d102      	bne.n	8007cba <SDMMC_GetCmdResp2+0x2a>
    {
      return SDMMC_ERROR_TIMEOUT;
 8007cb4:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8007cb8:	e026      	b.n	8007d08 <SDMMC_GetCmdResp2+0x78>
    }
    sta_reg = SDIOx->STA;
 8007cba:	687b      	ldr	r3, [r7, #4]
 8007cbc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007cbe:	60fb      	str	r3, [r7, #12]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8007cc0:	68fb      	ldr	r3, [r7, #12]
 8007cc2:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 8007cc6:	2b00      	cmp	r3, #0
 8007cc8:	d0f0      	beq.n	8007cac <SDMMC_GetCmdResp2+0x1c>
 8007cca:	68fb      	ldr	r3, [r7, #12]
 8007ccc:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8007cd0:	2b00      	cmp	r3, #0
 8007cd2:	d1eb      	bne.n	8007cac <SDMMC_GetCmdResp2+0x1c>
    
  if (__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 8007cd4:	687b      	ldr	r3, [r7, #4]
 8007cd6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007cd8:	f003 0304 	and.w	r3, r3, #4
 8007cdc:	2b00      	cmp	r3, #0
 8007cde:	d004      	beq.n	8007cea <SDMMC_GetCmdResp2+0x5a>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 8007ce0:	687b      	ldr	r3, [r7, #4]
 8007ce2:	2204      	movs	r2, #4
 8007ce4:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8007ce6:	2304      	movs	r3, #4
 8007ce8:	e00e      	b.n	8007d08 <SDMMC_GetCmdResp2+0x78>
  }
  else if (__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 8007cea:	687b      	ldr	r3, [r7, #4]
 8007cec:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007cee:	f003 0301 	and.w	r3, r3, #1
 8007cf2:	2b00      	cmp	r3, #0
 8007cf4:	d004      	beq.n	8007d00 <SDMMC_GetCmdResp2+0x70>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 8007cf6:	687b      	ldr	r3, [r7, #4]
 8007cf8:	2201      	movs	r2, #1
 8007cfa:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8007cfc:	2301      	movs	r3, #1
 8007cfe:	e003      	b.n	8007d08 <SDMMC_GetCmdResp2+0x78>
  }
  else
  {
    /* No error flag set */
    /* Clear all the static flags */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 8007d00:	687b      	ldr	r3, [r7, #4]
 8007d02:	22c5      	movs	r2, #197	; 0xc5
 8007d04:	639a      	str	r2, [r3, #56]	; 0x38
  }

  return SDMMC_ERROR_NONE;
 8007d06:	2300      	movs	r3, #0
}
 8007d08:	4618      	mov	r0, r3
 8007d0a:	3710      	adds	r7, #16
 8007d0c:	46bd      	mov	sp, r7
 8007d0e:	bc90      	pop	{r4, r7}
 8007d10:	4770      	bx	lr
 8007d12:	bf00      	nop
 8007d14:	2000001c 	.word	0x2000001c
 8007d18:	10624dd3 	.word	0x10624dd3

08007d1c <SDMMC_GetCmdResp3>:
  * @brief  Checks for error conditions for R3 (OCR) response.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdResp3(SDIO_TypeDef *SDIOx)
{
 8007d1c:	b490      	push	{r4, r7}
 8007d1e:	b084      	sub	sp, #16
 8007d20:	af00      	add	r7, sp, #0
 8007d22:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  register uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8007d24:	4b18      	ldr	r3, [pc, #96]	; (8007d88 <SDMMC_GetCmdResp3+0x6c>)
 8007d26:	681b      	ldr	r3, [r3, #0]
 8007d28:	4a18      	ldr	r2, [pc, #96]	; (8007d8c <SDMMC_GetCmdResp3+0x70>)
 8007d2a:	fba2 2303 	umull	r2, r3, r2, r3
 8007d2e:	0a5b      	lsrs	r3, r3, #9
 8007d30:	f241 3288 	movw	r2, #5000	; 0x1388
 8007d34:	fb02 f403 	mul.w	r4, r2, r3
  
  do
  {
    if (count-- == 0U)
 8007d38:	4623      	mov	r3, r4
 8007d3a:	1e5c      	subs	r4, r3, #1
 8007d3c:	2b00      	cmp	r3, #0
 8007d3e:	d102      	bne.n	8007d46 <SDMMC_GetCmdResp3+0x2a>
    {
      return SDMMC_ERROR_TIMEOUT;
 8007d40:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8007d44:	e01b      	b.n	8007d7e <SDMMC_GetCmdResp3+0x62>
    }
    sta_reg = SDIOx->STA;
 8007d46:	687b      	ldr	r3, [r7, #4]
 8007d48:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007d4a:	60fb      	str	r3, [r7, #12]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8007d4c:	68fb      	ldr	r3, [r7, #12]
 8007d4e:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 8007d52:	2b00      	cmp	r3, #0
 8007d54:	d0f0      	beq.n	8007d38 <SDMMC_GetCmdResp3+0x1c>
 8007d56:	68fb      	ldr	r3, [r7, #12]
 8007d58:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8007d5c:	2b00      	cmp	r3, #0
 8007d5e:	d1eb      	bne.n	8007d38 <SDMMC_GetCmdResp3+0x1c>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 8007d60:	687b      	ldr	r3, [r7, #4]
 8007d62:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007d64:	f003 0304 	and.w	r3, r3, #4
 8007d68:	2b00      	cmp	r3, #0
 8007d6a:	d004      	beq.n	8007d76 <SDMMC_GetCmdResp3+0x5a>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 8007d6c:	687b      	ldr	r3, [r7, #4]
 8007d6e:	2204      	movs	r2, #4
 8007d70:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8007d72:	2304      	movs	r3, #4
 8007d74:	e003      	b.n	8007d7e <SDMMC_GetCmdResp3+0x62>
  }
  else
  {  
    /* Clear all the static flags */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 8007d76:	687b      	ldr	r3, [r7, #4]
 8007d78:	22c5      	movs	r2, #197	; 0xc5
 8007d7a:	639a      	str	r2, [r3, #56]	; 0x38
  }
  
  return SDMMC_ERROR_NONE;
 8007d7c:	2300      	movs	r3, #0
}
 8007d7e:	4618      	mov	r0, r3
 8007d80:	3710      	adds	r7, #16
 8007d82:	46bd      	mov	sp, r7
 8007d84:	bc90      	pop	{r4, r7}
 8007d86:	4770      	bx	lr
 8007d88:	2000001c 	.word	0x2000001c
 8007d8c:	10624dd3 	.word	0x10624dd3

08007d90 <SDMMC_GetCmdResp6>:
  * @param  pRCA: Pointer to the variable that will contain the SD card relative 
  *         address RCA   
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdResp6(SDIO_TypeDef *SDIOx, uint8_t SD_CMD, uint16_t *pRCA)
{
 8007d90:	b590      	push	{r4, r7, lr}
 8007d92:	b087      	sub	sp, #28
 8007d94:	af00      	add	r7, sp, #0
 8007d96:	60f8      	str	r0, [r7, #12]
 8007d98:	460b      	mov	r3, r1
 8007d9a:	607a      	str	r2, [r7, #4]
 8007d9c:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;
  uint32_t sta_reg;

  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  register uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8007d9e:	4b34      	ldr	r3, [pc, #208]	; (8007e70 <SDMMC_GetCmdResp6+0xe0>)
 8007da0:	681b      	ldr	r3, [r3, #0]
 8007da2:	4a34      	ldr	r2, [pc, #208]	; (8007e74 <SDMMC_GetCmdResp6+0xe4>)
 8007da4:	fba2 2303 	umull	r2, r3, r2, r3
 8007da8:	0a5b      	lsrs	r3, r3, #9
 8007daa:	f241 3288 	movw	r2, #5000	; 0x1388
 8007dae:	fb02 f403 	mul.w	r4, r2, r3
  
  do
  {
    if (count-- == 0U)
 8007db2:	4623      	mov	r3, r4
 8007db4:	1e5c      	subs	r4, r3, #1
 8007db6:	2b00      	cmp	r3, #0
 8007db8:	d102      	bne.n	8007dc0 <SDMMC_GetCmdResp6+0x30>
    {
      return SDMMC_ERROR_TIMEOUT;
 8007dba:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8007dbe:	e052      	b.n	8007e66 <SDMMC_GetCmdResp6+0xd6>
    }
    sta_reg = SDIOx->STA;
 8007dc0:	68fb      	ldr	r3, [r7, #12]
 8007dc2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007dc4:	617b      	str	r3, [r7, #20]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8007dc6:	697b      	ldr	r3, [r7, #20]
 8007dc8:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 8007dcc:	2b00      	cmp	r3, #0
 8007dce:	d0f0      	beq.n	8007db2 <SDMMC_GetCmdResp6+0x22>
 8007dd0:	697b      	ldr	r3, [r7, #20]
 8007dd2:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8007dd6:	2b00      	cmp	r3, #0
 8007dd8:	d1eb      	bne.n	8007db2 <SDMMC_GetCmdResp6+0x22>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 8007dda:	68fb      	ldr	r3, [r7, #12]
 8007ddc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007dde:	f003 0304 	and.w	r3, r3, #4
 8007de2:	2b00      	cmp	r3, #0
 8007de4:	d004      	beq.n	8007df0 <SDMMC_GetCmdResp6+0x60>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 8007de6:	68fb      	ldr	r3, [r7, #12]
 8007de8:	2204      	movs	r2, #4
 8007dea:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8007dec:	2304      	movs	r3, #4
 8007dee:	e03a      	b.n	8007e66 <SDMMC_GetCmdResp6+0xd6>
  }
  else if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 8007df0:	68fb      	ldr	r3, [r7, #12]
 8007df2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007df4:	f003 0301 	and.w	r3, r3, #1
 8007df8:	2b00      	cmp	r3, #0
 8007dfa:	d004      	beq.n	8007e06 <SDMMC_GetCmdResp6+0x76>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 8007dfc:	68fb      	ldr	r3, [r7, #12]
 8007dfe:	2201      	movs	r2, #1
 8007e00:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8007e02:	2301      	movs	r3, #1
 8007e04:	e02f      	b.n	8007e66 <SDMMC_GetCmdResp6+0xd6>
  {
    /* Nothing to do */
  }
  
  /* Check response received is of desired command */
  if(SDIO_GetCommandResponse(SDIOx) != SD_CMD)
 8007e06:	68f8      	ldr	r0, [r7, #12]
 8007e08:	f7ff fbf0 	bl	80075ec <SDIO_GetCommandResponse>
 8007e0c:	4603      	mov	r3, r0
 8007e0e:	461a      	mov	r2, r3
 8007e10:	7afb      	ldrb	r3, [r7, #11]
 8007e12:	4293      	cmp	r3, r2
 8007e14:	d001      	beq.n	8007e1a <SDMMC_GetCmdResp6+0x8a>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8007e16:	2301      	movs	r3, #1
 8007e18:	e025      	b.n	8007e66 <SDMMC_GetCmdResp6+0xd6>
  }
  
  /* Clear all the static flags */
  __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 8007e1a:	68fb      	ldr	r3, [r7, #12]
 8007e1c:	22c5      	movs	r2, #197	; 0xc5
 8007e1e:	639a      	str	r2, [r3, #56]	; 0x38
  
  /* We have received response, retrieve it.  */
  response_r1 = SDIO_GetResponse(SDIOx, SDIO_RESP1);
 8007e20:	2100      	movs	r1, #0
 8007e22:	68f8      	ldr	r0, [r7, #12]
 8007e24:	f7ff fbef 	bl	8007606 <SDIO_GetResponse>
 8007e28:	6138      	str	r0, [r7, #16]
  
  if((response_r1 & (SDMMC_R6_GENERAL_UNKNOWN_ERROR | SDMMC_R6_ILLEGAL_CMD | SDMMC_R6_COM_CRC_FAILED)) == SDMMC_ALLZERO)
 8007e2a:	693b      	ldr	r3, [r7, #16]
 8007e2c:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
 8007e30:	2b00      	cmp	r3, #0
 8007e32:	d106      	bne.n	8007e42 <SDMMC_GetCmdResp6+0xb2>
  {
    *pRCA = (uint16_t) (response_r1 >> 16);
 8007e34:	693b      	ldr	r3, [r7, #16]
 8007e36:	0c1b      	lsrs	r3, r3, #16
 8007e38:	b29a      	uxth	r2, r3
 8007e3a:	687b      	ldr	r3, [r7, #4]
 8007e3c:	801a      	strh	r2, [r3, #0]
    
    return SDMMC_ERROR_NONE;
 8007e3e:	2300      	movs	r3, #0
 8007e40:	e011      	b.n	8007e66 <SDMMC_GetCmdResp6+0xd6>
  }
  else if((response_r1 & SDMMC_R6_ILLEGAL_CMD) == SDMMC_R6_ILLEGAL_CMD)
 8007e42:	693b      	ldr	r3, [r7, #16]
 8007e44:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8007e48:	2b00      	cmp	r3, #0
 8007e4a:	d002      	beq.n	8007e52 <SDMMC_GetCmdResp6+0xc2>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 8007e4c:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8007e50:	e009      	b.n	8007e66 <SDMMC_GetCmdResp6+0xd6>
  }
  else if((response_r1 & SDMMC_R6_COM_CRC_FAILED) == SDMMC_R6_COM_CRC_FAILED)
 8007e52:	693b      	ldr	r3, [r7, #16]
 8007e54:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8007e58:	2b00      	cmp	r3, #0
 8007e5a:	d002      	beq.n	8007e62 <SDMMC_GetCmdResp6+0xd2>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 8007e5c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8007e60:	e001      	b.n	8007e66 <SDMMC_GetCmdResp6+0xd6>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 8007e62:	f44f 3380 	mov.w	r3, #65536	; 0x10000
  }
}
 8007e66:	4618      	mov	r0, r3
 8007e68:	371c      	adds	r7, #28
 8007e6a:	46bd      	mov	sp, r7
 8007e6c:	bd90      	pop	{r4, r7, pc}
 8007e6e:	bf00      	nop
 8007e70:	2000001c 	.word	0x2000001c
 8007e74:	10624dd3 	.word	0x10624dd3

08007e78 <SDMMC_GetCmdResp7>:
  * @brief  Checks for error conditions for R7 response.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdResp7(SDIO_TypeDef *SDIOx)
{
 8007e78:	b490      	push	{r4, r7}
 8007e7a:	b084      	sub	sp, #16
 8007e7c:	af00      	add	r7, sp, #0
 8007e7e:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  register uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8007e80:	4b21      	ldr	r3, [pc, #132]	; (8007f08 <SDMMC_GetCmdResp7+0x90>)
 8007e82:	681b      	ldr	r3, [r3, #0]
 8007e84:	4a21      	ldr	r2, [pc, #132]	; (8007f0c <SDMMC_GetCmdResp7+0x94>)
 8007e86:	fba2 2303 	umull	r2, r3, r2, r3
 8007e8a:	0a5b      	lsrs	r3, r3, #9
 8007e8c:	f241 3288 	movw	r2, #5000	; 0x1388
 8007e90:	fb02 f403 	mul.w	r4, r2, r3
  
  do
  {
    if (count-- == 0U)
 8007e94:	4623      	mov	r3, r4
 8007e96:	1e5c      	subs	r4, r3, #1
 8007e98:	2b00      	cmp	r3, #0
 8007e9a:	d102      	bne.n	8007ea2 <SDMMC_GetCmdResp7+0x2a>
    {
      return SDMMC_ERROR_TIMEOUT;
 8007e9c:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8007ea0:	e02c      	b.n	8007efc <SDMMC_GetCmdResp7+0x84>
    }
    sta_reg = SDIOx->STA;
 8007ea2:	687b      	ldr	r3, [r7, #4]
 8007ea4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007ea6:	60fb      	str	r3, [r7, #12]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8007ea8:	68fb      	ldr	r3, [r7, #12]
 8007eaa:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 8007eae:	2b00      	cmp	r3, #0
 8007eb0:	d0f0      	beq.n	8007e94 <SDMMC_GetCmdResp7+0x1c>
 8007eb2:	68fb      	ldr	r3, [r7, #12]
 8007eb4:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8007eb8:	2b00      	cmp	r3, #0
 8007eba:	d1eb      	bne.n	8007e94 <SDMMC_GetCmdResp7+0x1c>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 8007ebc:	687b      	ldr	r3, [r7, #4]
 8007ebe:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007ec0:	f003 0304 	and.w	r3, r3, #4
 8007ec4:	2b00      	cmp	r3, #0
 8007ec6:	d004      	beq.n	8007ed2 <SDMMC_GetCmdResp7+0x5a>
  {
    /* Card is SD V2.0 compliant */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 8007ec8:	687b      	ldr	r3, [r7, #4]
 8007eca:	2204      	movs	r2, #4
 8007ecc:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8007ece:	2304      	movs	r3, #4
 8007ed0:	e014      	b.n	8007efc <SDMMC_GetCmdResp7+0x84>
  }
  else if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 8007ed2:	687b      	ldr	r3, [r7, #4]
 8007ed4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007ed6:	f003 0301 	and.w	r3, r3, #1
 8007eda:	2b00      	cmp	r3, #0
 8007edc:	d004      	beq.n	8007ee8 <SDMMC_GetCmdResp7+0x70>
  {
    /* Card is SD V2.0 compliant */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 8007ede:	687b      	ldr	r3, [r7, #4]
 8007ee0:	2201      	movs	r2, #1
 8007ee2:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8007ee4:	2301      	movs	r3, #1
 8007ee6:	e009      	b.n	8007efc <SDMMC_GetCmdResp7+0x84>
  else
  {
    /* Nothing to do */
  }
  
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CMDREND))
 8007ee8:	687b      	ldr	r3, [r7, #4]
 8007eea:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007eec:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007ef0:	2b00      	cmp	r3, #0
 8007ef2:	d002      	beq.n	8007efa <SDMMC_GetCmdResp7+0x82>
  {
    /* Card is SD V2.0 compliant */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CMDREND);
 8007ef4:	687b      	ldr	r3, [r7, #4]
 8007ef6:	2240      	movs	r2, #64	; 0x40
 8007ef8:	639a      	str	r2, [r3, #56]	; 0x38
  }
  
  return SDMMC_ERROR_NONE;
 8007efa:	2300      	movs	r3, #0
  
}
 8007efc:	4618      	mov	r0, r3
 8007efe:	3710      	adds	r7, #16
 8007f00:	46bd      	mov	sp, r7
 8007f02:	bc90      	pop	{r4, r7}
 8007f04:	4770      	bx	lr
 8007f06:	bf00      	nop
 8007f08:	2000001c 	.word	0x2000001c
 8007f0c:	10624dd3 	.word	0x10624dd3

08007f10 <MX_FATFS_Init>:
/* USER CODE BEGIN Variables */

/* USER CODE END Variables */

void MX_FATFS_Init(void)
{
 8007f10:	b580      	push	{r7, lr}
 8007f12:	af00      	add	r7, sp, #0
  /*## FatFS: Link the SD driver ###########################*/
  retSD = FATFS_LinkDriver(&SD_Driver, SDPath);
 8007f14:	4904      	ldr	r1, [pc, #16]	; (8007f28 <MX_FATFS_Init+0x18>)
 8007f16:	4805      	ldr	r0, [pc, #20]	; (8007f2c <MX_FATFS_Init+0x1c>)
 8007f18:	f003 f8c4 	bl	800b0a4 <FATFS_LinkDriver>
 8007f1c:	4603      	mov	r3, r0
 8007f1e:	461a      	mov	r2, r3
 8007f20:	4b03      	ldr	r3, [pc, #12]	; (8007f30 <MX_FATFS_Init+0x20>)
 8007f22:	701a      	strb	r2, [r3, #0]

  /* USER CODE BEGIN Init */
  /* additional user code for init */     
  /* USER CODE END Init */
}
 8007f24:	bf00      	nop
 8007f26:	bd80      	pop	{r7, pc}
 8007f28:	200054c0 	.word	0x200054c0
 8007f2c:	0800c484 	.word	0x0800c484
 8007f30:	200054bc 	.word	0x200054bc

08007f34 <get_fattime>:
  * @brief  Gets Time from RTC
  * @param  None
  * @retval Time in DWORD
  */
DWORD get_fattime(void)
{
 8007f34:	b480      	push	{r7}
 8007f36:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN get_fattime */
  return 0;
 8007f38:	2300      	movs	r3, #0
  /* USER CODE END get_fattime */
}
 8007f3a:	4618      	mov	r0, r3
 8007f3c:	46bd      	mov	sp, r7
 8007f3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f42:	4770      	bx	lr

08007f44 <BSP_SD_Init>:
/**
  * @brief  Initializes the SD card device.
  * @retval SD status
  */
__weak uint8_t BSP_SD_Init(void)
{
 8007f44:	b580      	push	{r7, lr}
 8007f46:	b082      	sub	sp, #8
 8007f48:	af00      	add	r7, sp, #0
  uint8_t sd_state = MSD_OK;
 8007f4a:	2300      	movs	r3, #0
 8007f4c:	71fb      	strb	r3, [r7, #7]
  /* Check if the SD card is plugged in the slot */
  if (BSP_SD_IsDetected() != SD_PRESENT)
 8007f4e:	f000 f86b 	bl	8008028 <BSP_SD_IsDetected>
 8007f52:	4603      	mov	r3, r0
 8007f54:	2b01      	cmp	r3, #1
 8007f56:	d001      	beq.n	8007f5c <BSP_SD_Init+0x18>
  {
    return MSD_ERROR;
 8007f58:	2301      	movs	r3, #1
 8007f5a:	e005      	b.n	8007f68 <BSP_SD_Init+0x24>
  }
  /* HAL SD initialization */
  sd_state = HAL_SD_Init(&hsd);
 8007f5c:	4804      	ldr	r0, [pc, #16]	; (8007f70 <BSP_SD_Init+0x2c>)
 8007f5e:	f7fd fb39 	bl	80055d4 <HAL_SD_Init>
 8007f62:	4603      	mov	r3, r0
 8007f64:	71fb      	strb	r3, [r7, #7]

  return sd_state;
 8007f66:	79fb      	ldrb	r3, [r7, #7]
}
 8007f68:	4618      	mov	r0, r3
 8007f6a:	3708      	adds	r7, #8
 8007f6c:	46bd      	mov	sp, r7
 8007f6e:	bd80      	pop	{r7, pc}
 8007f70:	2000361c 	.word	0x2000361c

08007f74 <BSP_SD_ReadBlocks>:
  * @param  NumOfBlocks: Number of SD blocks to read
  * @param  Timeout: Timeout for read operation
  * @retval SD status
  */
__weak uint8_t BSP_SD_ReadBlocks(uint32_t *pData, uint32_t ReadAddr, uint32_t NumOfBlocks, uint32_t Timeout)
{
 8007f74:	b580      	push	{r7, lr}
 8007f76:	b088      	sub	sp, #32
 8007f78:	af02      	add	r7, sp, #8
 8007f7a:	60f8      	str	r0, [r7, #12]
 8007f7c:	60b9      	str	r1, [r7, #8]
 8007f7e:	607a      	str	r2, [r7, #4]
 8007f80:	603b      	str	r3, [r7, #0]
  uint8_t sd_state = MSD_OK;
 8007f82:	2300      	movs	r3, #0
 8007f84:	75fb      	strb	r3, [r7, #23]

  if (HAL_SD_ReadBlocks(&hsd, (uint8_t *)pData, ReadAddr, NumOfBlocks, Timeout) != HAL_OK)
 8007f86:	683b      	ldr	r3, [r7, #0]
 8007f88:	9300      	str	r3, [sp, #0]
 8007f8a:	687b      	ldr	r3, [r7, #4]
 8007f8c:	68ba      	ldr	r2, [r7, #8]
 8007f8e:	68f9      	ldr	r1, [r7, #12]
 8007f90:	4806      	ldr	r0, [pc, #24]	; (8007fac <BSP_SD_ReadBlocks+0x38>)
 8007f92:	f7fd fbaf 	bl	80056f4 <HAL_SD_ReadBlocks>
 8007f96:	4603      	mov	r3, r0
 8007f98:	2b00      	cmp	r3, #0
 8007f9a:	d001      	beq.n	8007fa0 <BSP_SD_ReadBlocks+0x2c>
  {
    sd_state = MSD_ERROR;
 8007f9c:	2301      	movs	r3, #1
 8007f9e:	75fb      	strb	r3, [r7, #23]
  }

  return sd_state;
 8007fa0:	7dfb      	ldrb	r3, [r7, #23]
}
 8007fa2:	4618      	mov	r0, r3
 8007fa4:	3718      	adds	r7, #24
 8007fa6:	46bd      	mov	sp, r7
 8007fa8:	bd80      	pop	{r7, pc}
 8007faa:	bf00      	nop
 8007fac:	2000361c 	.word	0x2000361c

08007fb0 <BSP_SD_WriteBlocks>:
  * @param  NumOfBlocks: Number of SD blocks to write
  * @param  Timeout: Timeout for write operation
  * @retval SD status
  */
__weak uint8_t BSP_SD_WriteBlocks(uint32_t *pData, uint32_t WriteAddr, uint32_t NumOfBlocks, uint32_t Timeout)
{
 8007fb0:	b580      	push	{r7, lr}
 8007fb2:	b088      	sub	sp, #32
 8007fb4:	af02      	add	r7, sp, #8
 8007fb6:	60f8      	str	r0, [r7, #12]
 8007fb8:	60b9      	str	r1, [r7, #8]
 8007fba:	607a      	str	r2, [r7, #4]
 8007fbc:	603b      	str	r3, [r7, #0]
  uint8_t sd_state = MSD_OK;
 8007fbe:	2300      	movs	r3, #0
 8007fc0:	75fb      	strb	r3, [r7, #23]

  if (HAL_SD_WriteBlocks(&hsd, (uint8_t *)pData, WriteAddr, NumOfBlocks, Timeout) != HAL_OK)
 8007fc2:	683b      	ldr	r3, [r7, #0]
 8007fc4:	9300      	str	r3, [sp, #0]
 8007fc6:	687b      	ldr	r3, [r7, #4]
 8007fc8:	68ba      	ldr	r2, [r7, #8]
 8007fca:	68f9      	ldr	r1, [r7, #12]
 8007fcc:	4806      	ldr	r0, [pc, #24]	; (8007fe8 <BSP_SD_WriteBlocks+0x38>)
 8007fce:	f7fd fd89 	bl	8005ae4 <HAL_SD_WriteBlocks>
 8007fd2:	4603      	mov	r3, r0
 8007fd4:	2b00      	cmp	r3, #0
 8007fd6:	d001      	beq.n	8007fdc <BSP_SD_WriteBlocks+0x2c>
  {
    sd_state = MSD_ERROR;
 8007fd8:	2301      	movs	r3, #1
 8007fda:	75fb      	strb	r3, [r7, #23]
  }

  return sd_state;
 8007fdc:	7dfb      	ldrb	r3, [r7, #23]
}
 8007fde:	4618      	mov	r0, r3
 8007fe0:	3718      	adds	r7, #24
 8007fe2:	46bd      	mov	sp, r7
 8007fe4:	bd80      	pop	{r7, pc}
 8007fe6:	bf00      	nop
 8007fe8:	2000361c 	.word	0x2000361c

08007fec <BSP_SD_GetCardState>:
  *          This value can be one of the following values:
  *            @arg  SD_TRANSFER_OK: No data transfer is acting
  *            @arg  SD_TRANSFER_BUSY: Data transfer is acting
  */
__weak uint8_t BSP_SD_GetCardState(void)
{
 8007fec:	b580      	push	{r7, lr}
 8007fee:	af00      	add	r7, sp, #0
  return ((HAL_SD_GetCardState(&hsd) == HAL_SD_CARD_TRANSFER ) ? SD_TRANSFER_OK : SD_TRANSFER_BUSY);
 8007ff0:	4805      	ldr	r0, [pc, #20]	; (8008008 <BSP_SD_GetCardState+0x1c>)
 8007ff2:	f7fe f8e7 	bl	80061c4 <HAL_SD_GetCardState>
 8007ff6:	4603      	mov	r3, r0
 8007ff8:	2b04      	cmp	r3, #4
 8007ffa:	bf14      	ite	ne
 8007ffc:	2301      	movne	r3, #1
 8007ffe:	2300      	moveq	r3, #0
 8008000:	b2db      	uxtb	r3, r3
}
 8008002:	4618      	mov	r0, r3
 8008004:	bd80      	pop	{r7, pc}
 8008006:	bf00      	nop
 8008008:	2000361c 	.word	0x2000361c

0800800c <BSP_SD_GetCardInfo>:
  * @brief  Get SD information about specific SD card.
  * @param  CardInfo: Pointer to HAL_SD_CardInfoTypedef structure
  * @retval None
  */
__weak void BSP_SD_GetCardInfo(HAL_SD_CardInfoTypeDef *CardInfo)
{
 800800c:	b580      	push	{r7, lr}
 800800e:	b082      	sub	sp, #8
 8008010:	af00      	add	r7, sp, #0
 8008012:	6078      	str	r0, [r7, #4]
  /* Get SD card Information */
  HAL_SD_GetCardInfo(&hsd, CardInfo);
 8008014:	6879      	ldr	r1, [r7, #4]
 8008016:	4803      	ldr	r0, [pc, #12]	; (8008024 <BSP_SD_GetCardInfo+0x18>)
 8008018:	f7fe f8a8 	bl	800616c <HAL_SD_GetCardInfo>
}
 800801c:	bf00      	nop
 800801e:	3708      	adds	r7, #8
 8008020:	46bd      	mov	sp, r7
 8008022:	bd80      	pop	{r7, pc}
 8008024:	2000361c 	.word	0x2000361c

08008028 <BSP_SD_IsDetected>:
 * @brief  Detects if SD card is correctly plugged in the memory slot or not.
 * @param  None
 * @retval Returns if SD is detected or not
 */
__weak uint8_t BSP_SD_IsDetected(void)
{
 8008028:	b580      	push	{r7, lr}
 800802a:	b082      	sub	sp, #8
 800802c:	af00      	add	r7, sp, #0
  __IO uint8_t status = SD_PRESENT;
 800802e:	2301      	movs	r3, #1
 8008030:	71fb      	strb	r3, [r7, #7]

  if (BSP_PlatformIsDetected() == 0x0)
 8008032:	f000 f80b 	bl	800804c <BSP_PlatformIsDetected>
 8008036:	4603      	mov	r3, r0
 8008038:	2b00      	cmp	r3, #0
 800803a:	d101      	bne.n	8008040 <BSP_SD_IsDetected+0x18>
  {
    status = SD_NOT_PRESENT;
 800803c:	2300      	movs	r3, #0
 800803e:	71fb      	strb	r3, [r7, #7]
  }

  return status;
 8008040:	79fb      	ldrb	r3, [r7, #7]
 8008042:	b2db      	uxtb	r3, r3
}
 8008044:	4618      	mov	r0, r3
 8008046:	3708      	adds	r7, #8
 8008048:	46bd      	mov	sp, r7
 800804a:	bd80      	pop	{r7, pc}

0800804c <BSP_PlatformIsDetected>:
  *
  ******************************************************************************
*/
#include "fatfs_platform.h"

uint8_t	BSP_PlatformIsDetected(void) {
 800804c:	b580      	push	{r7, lr}
 800804e:	b082      	sub	sp, #8
 8008050:	af00      	add	r7, sp, #0
    uint8_t status = SD_PRESENT;
 8008052:	2301      	movs	r3, #1
 8008054:	71fb      	strb	r3, [r7, #7]
    /* Check SD card detect pin */
    if(HAL_GPIO_ReadPin(SD_DETECT_GPIO_PORT, SD_DETECT_PIN) != GPIO_PIN_RESET)
 8008056:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800805a:	4806      	ldr	r0, [pc, #24]	; (8008074 <BSP_PlatformIsDetected+0x28>)
 800805c:	f7fc fb2c 	bl	80046b8 <HAL_GPIO_ReadPin>
 8008060:	4603      	mov	r3, r0
 8008062:	2b00      	cmp	r3, #0
 8008064:	d001      	beq.n	800806a <BSP_PlatformIsDetected+0x1e>
    {
        status = SD_NOT_PRESENT;
 8008066:	2300      	movs	r3, #0
 8008068:	71fb      	strb	r3, [r7, #7]
    }
    /* USER CODE BEGIN 1 */
    /* user code can be inserted here */
    /* USER CODE END 1 */
    return status;
 800806a:	79fb      	ldrb	r3, [r7, #7]
}
 800806c:	4618      	mov	r0, r3
 800806e:	3708      	adds	r7, #8
 8008070:	46bd      	mov	sp, r7
 8008072:	bd80      	pop	{r7, pc}
 8008074:	40021400 	.word	0x40021400

08008078 <SD_CheckStatus>:
/* USER CODE END beforeFunctionSection */

/* Private functions ---------------------------------------------------------*/

static DSTATUS SD_CheckStatus(BYTE lun)
{
 8008078:	b580      	push	{r7, lr}
 800807a:	b082      	sub	sp, #8
 800807c:	af00      	add	r7, sp, #0
 800807e:	4603      	mov	r3, r0
 8008080:	71fb      	strb	r3, [r7, #7]
  Stat = STA_NOINIT;
 8008082:	4b0b      	ldr	r3, [pc, #44]	; (80080b0 <SD_CheckStatus+0x38>)
 8008084:	2201      	movs	r2, #1
 8008086:	701a      	strb	r2, [r3, #0]

  if(BSP_SD_GetCardState() == MSD_OK)
 8008088:	f7ff ffb0 	bl	8007fec <BSP_SD_GetCardState>
 800808c:	4603      	mov	r3, r0
 800808e:	2b00      	cmp	r3, #0
 8008090:	d107      	bne.n	80080a2 <SD_CheckStatus+0x2a>
  {
    Stat &= ~STA_NOINIT;
 8008092:	4b07      	ldr	r3, [pc, #28]	; (80080b0 <SD_CheckStatus+0x38>)
 8008094:	781b      	ldrb	r3, [r3, #0]
 8008096:	b2db      	uxtb	r3, r3
 8008098:	f023 0301 	bic.w	r3, r3, #1
 800809c:	b2da      	uxtb	r2, r3
 800809e:	4b04      	ldr	r3, [pc, #16]	; (80080b0 <SD_CheckStatus+0x38>)
 80080a0:	701a      	strb	r2, [r3, #0]
  }

  return Stat;
 80080a2:	4b03      	ldr	r3, [pc, #12]	; (80080b0 <SD_CheckStatus+0x38>)
 80080a4:	781b      	ldrb	r3, [r3, #0]
 80080a6:	b2db      	uxtb	r3, r3
}
 80080a8:	4618      	mov	r0, r3
 80080aa:	3708      	adds	r7, #8
 80080ac:	46bd      	mov	sp, r7
 80080ae:	bd80      	pop	{r7, pc}
 80080b0:	2000002d 	.word	0x2000002d

080080b4 <SD_initialize>:
  * @brief  Initializes a Drive
  * @param  lun : not used
  * @retval DSTATUS: Operation status
  */
DSTATUS SD_initialize(BYTE lun)
{
 80080b4:	b580      	push	{r7, lr}
 80080b6:	b082      	sub	sp, #8
 80080b8:	af00      	add	r7, sp, #0
 80080ba:	4603      	mov	r3, r0
 80080bc:	71fb      	strb	r3, [r7, #7]
Stat = STA_NOINIT;
 80080be:	4b0b      	ldr	r3, [pc, #44]	; (80080ec <SD_initialize+0x38>)
 80080c0:	2201      	movs	r2, #1
 80080c2:	701a      	strb	r2, [r3, #0]

#if !defined(DISABLE_SD_INIT)

  if(BSP_SD_Init() == MSD_OK)
 80080c4:	f7ff ff3e 	bl	8007f44 <BSP_SD_Init>
 80080c8:	4603      	mov	r3, r0
 80080ca:	2b00      	cmp	r3, #0
 80080cc:	d107      	bne.n	80080de <SD_initialize+0x2a>
  {
    Stat = SD_CheckStatus(lun);
 80080ce:	79fb      	ldrb	r3, [r7, #7]
 80080d0:	4618      	mov	r0, r3
 80080d2:	f7ff ffd1 	bl	8008078 <SD_CheckStatus>
 80080d6:	4603      	mov	r3, r0
 80080d8:	461a      	mov	r2, r3
 80080da:	4b04      	ldr	r3, [pc, #16]	; (80080ec <SD_initialize+0x38>)
 80080dc:	701a      	strb	r2, [r3, #0]

#else
  Stat = SD_CheckStatus(lun);
#endif

  return Stat;
 80080de:	4b03      	ldr	r3, [pc, #12]	; (80080ec <SD_initialize+0x38>)
 80080e0:	781b      	ldrb	r3, [r3, #0]
 80080e2:	b2db      	uxtb	r3, r3
}
 80080e4:	4618      	mov	r0, r3
 80080e6:	3708      	adds	r7, #8
 80080e8:	46bd      	mov	sp, r7
 80080ea:	bd80      	pop	{r7, pc}
 80080ec:	2000002d 	.word	0x2000002d

080080f0 <SD_status>:
  * @brief  Gets Disk Status
  * @param  lun : not used
  * @retval DSTATUS: Operation status
  */
DSTATUS SD_status(BYTE lun)
{
 80080f0:	b580      	push	{r7, lr}
 80080f2:	b082      	sub	sp, #8
 80080f4:	af00      	add	r7, sp, #0
 80080f6:	4603      	mov	r3, r0
 80080f8:	71fb      	strb	r3, [r7, #7]
  return SD_CheckStatus(lun);
 80080fa:	79fb      	ldrb	r3, [r7, #7]
 80080fc:	4618      	mov	r0, r3
 80080fe:	f7ff ffbb 	bl	8008078 <SD_CheckStatus>
 8008102:	4603      	mov	r3, r0
}
 8008104:	4618      	mov	r0, r3
 8008106:	3708      	adds	r7, #8
 8008108:	46bd      	mov	sp, r7
 800810a:	bd80      	pop	{r7, pc}

0800810c <SD_read>:
  * @param  count: Number of sectors to read (1..128)
  * @retval DRESULT: Operation result
  */

DRESULT SD_read(BYTE lun, BYTE *buff, DWORD sector, UINT count)
{
 800810c:	b580      	push	{r7, lr}
 800810e:	b086      	sub	sp, #24
 8008110:	af00      	add	r7, sp, #0
 8008112:	60b9      	str	r1, [r7, #8]
 8008114:	607a      	str	r2, [r7, #4]
 8008116:	603b      	str	r3, [r7, #0]
 8008118:	4603      	mov	r3, r0
 800811a:	73fb      	strb	r3, [r7, #15]
  DRESULT res = RES_ERROR;
 800811c:	2301      	movs	r3, #1
 800811e:	75fb      	strb	r3, [r7, #23]

  if(BSP_SD_ReadBlocks((uint32_t*)buff,
 8008120:	f04f 33ff 	mov.w	r3, #4294967295
 8008124:	683a      	ldr	r2, [r7, #0]
 8008126:	6879      	ldr	r1, [r7, #4]
 8008128:	68b8      	ldr	r0, [r7, #8]
 800812a:	f7ff ff23 	bl	8007f74 <BSP_SD_ReadBlocks>
 800812e:	4603      	mov	r3, r0
 8008130:	2b00      	cmp	r3, #0
 8008132:	d107      	bne.n	8008144 <SD_read+0x38>
                       (uint32_t) (sector),
                       count, SD_TIMEOUT) == MSD_OK)
  {
    /* wait until the read operation is finished */
    while(BSP_SD_GetCardState()!= MSD_OK)
 8008134:	bf00      	nop
 8008136:	f7ff ff59 	bl	8007fec <BSP_SD_GetCardState>
 800813a:	4603      	mov	r3, r0
 800813c:	2b00      	cmp	r3, #0
 800813e:	d1fa      	bne.n	8008136 <SD_read+0x2a>
    {
    }
    res = RES_OK;
 8008140:	2300      	movs	r3, #0
 8008142:	75fb      	strb	r3, [r7, #23]
  }

  return res;
 8008144:	7dfb      	ldrb	r3, [r7, #23]
}
 8008146:	4618      	mov	r0, r3
 8008148:	3718      	adds	r7, #24
 800814a:	46bd      	mov	sp, r7
 800814c:	bd80      	pop	{r7, pc}

0800814e <SD_write>:
  * @retval DRESULT: Operation result
  */
#if _USE_WRITE == 1

DRESULT SD_write(BYTE lun, const BYTE *buff, DWORD sector, UINT count)
{
 800814e:	b580      	push	{r7, lr}
 8008150:	b086      	sub	sp, #24
 8008152:	af00      	add	r7, sp, #0
 8008154:	60b9      	str	r1, [r7, #8]
 8008156:	607a      	str	r2, [r7, #4]
 8008158:	603b      	str	r3, [r7, #0]
 800815a:	4603      	mov	r3, r0
 800815c:	73fb      	strb	r3, [r7, #15]
  DRESULT res = RES_ERROR;
 800815e:	2301      	movs	r3, #1
 8008160:	75fb      	strb	r3, [r7, #23]

  if(BSP_SD_WriteBlocks((uint32_t*)buff,
 8008162:	f04f 33ff 	mov.w	r3, #4294967295
 8008166:	683a      	ldr	r2, [r7, #0]
 8008168:	6879      	ldr	r1, [r7, #4]
 800816a:	68b8      	ldr	r0, [r7, #8]
 800816c:	f7ff ff20 	bl	8007fb0 <BSP_SD_WriteBlocks>
 8008170:	4603      	mov	r3, r0
 8008172:	2b00      	cmp	r3, #0
 8008174:	d107      	bne.n	8008186 <SD_write+0x38>
                        (uint32_t)(sector),
                        count, SD_TIMEOUT) == MSD_OK)
  {
	/* wait until the Write operation is finished */
    while(BSP_SD_GetCardState() != MSD_OK)
 8008176:	bf00      	nop
 8008178:	f7ff ff38 	bl	8007fec <BSP_SD_GetCardState>
 800817c:	4603      	mov	r3, r0
 800817e:	2b00      	cmp	r3, #0
 8008180:	d1fa      	bne.n	8008178 <SD_write+0x2a>
    {
    }
    res = RES_OK;
 8008182:	2300      	movs	r3, #0
 8008184:	75fb      	strb	r3, [r7, #23]
  }

  return res;
 8008186:	7dfb      	ldrb	r3, [r7, #23]
}
 8008188:	4618      	mov	r0, r3
 800818a:	3718      	adds	r7, #24
 800818c:	46bd      	mov	sp, r7
 800818e:	bd80      	pop	{r7, pc}

08008190 <SD_ioctl>:
  * @param  *buff: Buffer to send/receive control data
  * @retval DRESULT: Operation result
  */
#if _USE_IOCTL == 1
DRESULT SD_ioctl(BYTE lun, BYTE cmd, void *buff)
{
 8008190:	b580      	push	{r7, lr}
 8008192:	b08c      	sub	sp, #48	; 0x30
 8008194:	af00      	add	r7, sp, #0
 8008196:	4603      	mov	r3, r0
 8008198:	603a      	str	r2, [r7, #0]
 800819a:	71fb      	strb	r3, [r7, #7]
 800819c:	460b      	mov	r3, r1
 800819e:	71bb      	strb	r3, [r7, #6]
  DRESULT res = RES_ERROR;
 80081a0:	2301      	movs	r3, #1
 80081a2:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  BSP_SD_CardInfo CardInfo;

  if (Stat & STA_NOINIT) return RES_NOTRDY;
 80081a6:	4b25      	ldr	r3, [pc, #148]	; (800823c <SD_ioctl+0xac>)
 80081a8:	781b      	ldrb	r3, [r3, #0]
 80081aa:	b2db      	uxtb	r3, r3
 80081ac:	f003 0301 	and.w	r3, r3, #1
 80081b0:	2b00      	cmp	r3, #0
 80081b2:	d001      	beq.n	80081b8 <SD_ioctl+0x28>
 80081b4:	2303      	movs	r3, #3
 80081b6:	e03c      	b.n	8008232 <SD_ioctl+0xa2>

  switch (cmd)
 80081b8:	79bb      	ldrb	r3, [r7, #6]
 80081ba:	2b03      	cmp	r3, #3
 80081bc:	d834      	bhi.n	8008228 <SD_ioctl+0x98>
 80081be:	a201      	add	r2, pc, #4	; (adr r2, 80081c4 <SD_ioctl+0x34>)
 80081c0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80081c4:	080081d5 	.word	0x080081d5
 80081c8:	080081dd 	.word	0x080081dd
 80081cc:	080081f5 	.word	0x080081f5
 80081d0:	0800820f 	.word	0x0800820f
  {
  /* Make sure that no pending write process */
  case CTRL_SYNC :
    res = RES_OK;
 80081d4:	2300      	movs	r3, #0
 80081d6:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 80081da:	e028      	b.n	800822e <SD_ioctl+0x9e>

  /* Get number of sectors on the disk (DWORD) */
  case GET_SECTOR_COUNT :
    BSP_SD_GetCardInfo(&CardInfo);
 80081dc:	f107 030c 	add.w	r3, r7, #12
 80081e0:	4618      	mov	r0, r3
 80081e2:	f7ff ff13 	bl	800800c <BSP_SD_GetCardInfo>
    *(DWORD*)buff = CardInfo.LogBlockNbr;
 80081e6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80081e8:	683b      	ldr	r3, [r7, #0]
 80081ea:	601a      	str	r2, [r3, #0]
    res = RES_OK;
 80081ec:	2300      	movs	r3, #0
 80081ee:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 80081f2:	e01c      	b.n	800822e <SD_ioctl+0x9e>

  /* Get R/W sector size (WORD) */
  case GET_SECTOR_SIZE :
    BSP_SD_GetCardInfo(&CardInfo);
 80081f4:	f107 030c 	add.w	r3, r7, #12
 80081f8:	4618      	mov	r0, r3
 80081fa:	f7ff ff07 	bl	800800c <BSP_SD_GetCardInfo>
    *(WORD*)buff = CardInfo.LogBlockSize;
 80081fe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008200:	b29a      	uxth	r2, r3
 8008202:	683b      	ldr	r3, [r7, #0]
 8008204:	801a      	strh	r2, [r3, #0]
    res = RES_OK;
 8008206:	2300      	movs	r3, #0
 8008208:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 800820c:	e00f      	b.n	800822e <SD_ioctl+0x9e>

  /* Get erase block size in unit of sector (DWORD) */
  case GET_BLOCK_SIZE :
    BSP_SD_GetCardInfo(&CardInfo);
 800820e:	f107 030c 	add.w	r3, r7, #12
 8008212:	4618      	mov	r0, r3
 8008214:	f7ff fefa 	bl	800800c <BSP_SD_GetCardInfo>
    *(DWORD*)buff = CardInfo.LogBlockSize / SD_DEFAULT_BLOCK_SIZE;
 8008218:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800821a:	0a5a      	lsrs	r2, r3, #9
 800821c:	683b      	ldr	r3, [r7, #0]
 800821e:	601a      	str	r2, [r3, #0]
    res = RES_OK;
 8008220:	2300      	movs	r3, #0
 8008222:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 8008226:	e002      	b.n	800822e <SD_ioctl+0x9e>

  default:
    res = RES_PARERR;
 8008228:	2304      	movs	r3, #4
 800822a:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  }

  return res;
 800822e:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 8008232:	4618      	mov	r0, r3
 8008234:	3730      	adds	r7, #48	; 0x30
 8008236:	46bd      	mov	sp, r7
 8008238:	bd80      	pop	{r7, pc}
 800823a:	bf00      	nop
 800823c:	2000002d 	.word	0x2000002d

08008240 <ff_convert>:

WCHAR ff_convert (	/* Converted character, Returns zero on error */
	WCHAR	chr,	/* Character code to be converted */
	UINT	dir		/* 0: Unicode to OEM code, 1: OEM code to Unicode */
)
{
 8008240:	b480      	push	{r7}
 8008242:	b085      	sub	sp, #20
 8008244:	af00      	add	r7, sp, #0
 8008246:	4603      	mov	r3, r0
 8008248:	6039      	str	r1, [r7, #0]
 800824a:	80fb      	strh	r3, [r7, #6]
	WCHAR c;


	if (chr < 0x80) {	/* ASCII */
 800824c:	88fb      	ldrh	r3, [r7, #6]
 800824e:	2b7f      	cmp	r3, #127	; 0x7f
 8008250:	d802      	bhi.n	8008258 <ff_convert+0x18>
		c = chr;
 8008252:	88fb      	ldrh	r3, [r7, #6]
 8008254:	81fb      	strh	r3, [r7, #14]
 8008256:	e025      	b.n	80082a4 <ff_convert+0x64>

	} else {
		if (dir) {		/* OEM code to Unicode */
 8008258:	683b      	ldr	r3, [r7, #0]
 800825a:	2b00      	cmp	r3, #0
 800825c:	d00b      	beq.n	8008276 <ff_convert+0x36>
			c = (chr >= 0x100) ? 0 : Tbl[chr - 0x80];
 800825e:	88fb      	ldrh	r3, [r7, #6]
 8008260:	2bff      	cmp	r3, #255	; 0xff
 8008262:	d805      	bhi.n	8008270 <ff_convert+0x30>
 8008264:	88fb      	ldrh	r3, [r7, #6]
 8008266:	3b80      	subs	r3, #128	; 0x80
 8008268:	4a12      	ldr	r2, [pc, #72]	; (80082b4 <ff_convert+0x74>)
 800826a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800826e:	e000      	b.n	8008272 <ff_convert+0x32>
 8008270:	2300      	movs	r3, #0
 8008272:	81fb      	strh	r3, [r7, #14]
 8008274:	e016      	b.n	80082a4 <ff_convert+0x64>

		} else {		/* Unicode to OEM code */
			for (c = 0; c < 0x80; c++) {
 8008276:	2300      	movs	r3, #0
 8008278:	81fb      	strh	r3, [r7, #14]
 800827a:	e009      	b.n	8008290 <ff_convert+0x50>
				if (chr == Tbl[c]) break;
 800827c:	89fb      	ldrh	r3, [r7, #14]
 800827e:	4a0d      	ldr	r2, [pc, #52]	; (80082b4 <ff_convert+0x74>)
 8008280:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8008284:	88fa      	ldrh	r2, [r7, #6]
 8008286:	429a      	cmp	r2, r3
 8008288:	d006      	beq.n	8008298 <ff_convert+0x58>
			for (c = 0; c < 0x80; c++) {
 800828a:	89fb      	ldrh	r3, [r7, #14]
 800828c:	3301      	adds	r3, #1
 800828e:	81fb      	strh	r3, [r7, #14]
 8008290:	89fb      	ldrh	r3, [r7, #14]
 8008292:	2b7f      	cmp	r3, #127	; 0x7f
 8008294:	d9f2      	bls.n	800827c <ff_convert+0x3c>
 8008296:	e000      	b.n	800829a <ff_convert+0x5a>
				if (chr == Tbl[c]) break;
 8008298:	bf00      	nop
			}
			c = (c + 0x80) & 0xFF;
 800829a:	89fb      	ldrh	r3, [r7, #14]
 800829c:	3380      	adds	r3, #128	; 0x80
 800829e:	b29b      	uxth	r3, r3
 80082a0:	b2db      	uxtb	r3, r3
 80082a2:	81fb      	strh	r3, [r7, #14]
		}
	}

	return c;
 80082a4:	89fb      	ldrh	r3, [r7, #14]
}
 80082a6:	4618      	mov	r0, r3
 80082a8:	3714      	adds	r7, #20
 80082aa:	46bd      	mov	sp, r7
 80082ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082b0:	4770      	bx	lr
 80082b2:	bf00      	nop
 80082b4:	0800c498 	.word	0x0800c498

080082b8 <ff_wtoupper>:


WCHAR ff_wtoupper (	/* Returns upper converted character */
	WCHAR chr		/* Unicode character to be upper converted (BMP only) */
)
{
 80082b8:	b480      	push	{r7}
 80082ba:	b087      	sub	sp, #28
 80082bc:	af00      	add	r7, sp, #0
 80082be:	4603      	mov	r3, r0
 80082c0:	80fb      	strh	r3, [r7, #6]
	};
	const WCHAR *p;
	WCHAR bc, nc, cmd;


	p = chr < 0x1000 ? cvt1 : cvt2;
 80082c2:	88fb      	ldrh	r3, [r7, #6]
 80082c4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80082c8:	d201      	bcs.n	80082ce <ff_wtoupper+0x16>
 80082ca:	4b3e      	ldr	r3, [pc, #248]	; (80083c4 <ff_wtoupper+0x10c>)
 80082cc:	e000      	b.n	80082d0 <ff_wtoupper+0x18>
 80082ce:	4b3e      	ldr	r3, [pc, #248]	; (80083c8 <ff_wtoupper+0x110>)
 80082d0:	617b      	str	r3, [r7, #20]
	for (;;) {
		bc = *p++;								/* Get block base */
 80082d2:	697b      	ldr	r3, [r7, #20]
 80082d4:	1c9a      	adds	r2, r3, #2
 80082d6:	617a      	str	r2, [r7, #20]
 80082d8:	881b      	ldrh	r3, [r3, #0]
 80082da:	827b      	strh	r3, [r7, #18]
		if (!bc || chr < bc) break;
 80082dc:	8a7b      	ldrh	r3, [r7, #18]
 80082de:	2b00      	cmp	r3, #0
 80082e0:	d068      	beq.n	80083b4 <ff_wtoupper+0xfc>
 80082e2:	88fa      	ldrh	r2, [r7, #6]
 80082e4:	8a7b      	ldrh	r3, [r7, #18]
 80082e6:	429a      	cmp	r2, r3
 80082e8:	d364      	bcc.n	80083b4 <ff_wtoupper+0xfc>
		nc = *p++; cmd = nc >> 8; nc &= 0xFF;	/* Get processing command and block size */
 80082ea:	697b      	ldr	r3, [r7, #20]
 80082ec:	1c9a      	adds	r2, r3, #2
 80082ee:	617a      	str	r2, [r7, #20]
 80082f0:	881b      	ldrh	r3, [r3, #0]
 80082f2:	823b      	strh	r3, [r7, #16]
 80082f4:	8a3b      	ldrh	r3, [r7, #16]
 80082f6:	0a1b      	lsrs	r3, r3, #8
 80082f8:	81fb      	strh	r3, [r7, #14]
 80082fa:	8a3b      	ldrh	r3, [r7, #16]
 80082fc:	b2db      	uxtb	r3, r3
 80082fe:	823b      	strh	r3, [r7, #16]
		if (chr < bc + nc) {	/* In the block? */
 8008300:	88fa      	ldrh	r2, [r7, #6]
 8008302:	8a79      	ldrh	r1, [r7, #18]
 8008304:	8a3b      	ldrh	r3, [r7, #16]
 8008306:	440b      	add	r3, r1
 8008308:	429a      	cmp	r2, r3
 800830a:	da49      	bge.n	80083a0 <ff_wtoupper+0xe8>
			switch (cmd) {
 800830c:	89fb      	ldrh	r3, [r7, #14]
 800830e:	2b08      	cmp	r3, #8
 8008310:	d84f      	bhi.n	80083b2 <ff_wtoupper+0xfa>
 8008312:	a201      	add	r2, pc, #4	; (adr r2, 8008318 <ff_wtoupper+0x60>)
 8008314:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008318:	0800833d 	.word	0x0800833d
 800831c:	0800834f 	.word	0x0800834f
 8008320:	08008365 	.word	0x08008365
 8008324:	0800836d 	.word	0x0800836d
 8008328:	08008375 	.word	0x08008375
 800832c:	0800837d 	.word	0x0800837d
 8008330:	08008385 	.word	0x08008385
 8008334:	0800838d 	.word	0x0800838d
 8008338:	08008395 	.word	0x08008395
			case 0:	chr = p[chr - bc]; break;		/* Table conversion */
 800833c:	88fa      	ldrh	r2, [r7, #6]
 800833e:	8a7b      	ldrh	r3, [r7, #18]
 8008340:	1ad3      	subs	r3, r2, r3
 8008342:	005b      	lsls	r3, r3, #1
 8008344:	697a      	ldr	r2, [r7, #20]
 8008346:	4413      	add	r3, r2
 8008348:	881b      	ldrh	r3, [r3, #0]
 800834a:	80fb      	strh	r3, [r7, #6]
 800834c:	e027      	b.n	800839e <ff_wtoupper+0xe6>
			case 1:	chr -= (chr - bc) & 1; break;	/* Case pairs */
 800834e:	88fa      	ldrh	r2, [r7, #6]
 8008350:	8a7b      	ldrh	r3, [r7, #18]
 8008352:	1ad3      	subs	r3, r2, r3
 8008354:	b29b      	uxth	r3, r3
 8008356:	f003 0301 	and.w	r3, r3, #1
 800835a:	b29b      	uxth	r3, r3
 800835c:	88fa      	ldrh	r2, [r7, #6]
 800835e:	1ad3      	subs	r3, r2, r3
 8008360:	80fb      	strh	r3, [r7, #6]
 8008362:	e01c      	b.n	800839e <ff_wtoupper+0xe6>
			case 2: chr -= 16; break;				/* Shift -16 */
 8008364:	88fb      	ldrh	r3, [r7, #6]
 8008366:	3b10      	subs	r3, #16
 8008368:	80fb      	strh	r3, [r7, #6]
 800836a:	e018      	b.n	800839e <ff_wtoupper+0xe6>
			case 3:	chr -= 32; break;				/* Shift -32 */
 800836c:	88fb      	ldrh	r3, [r7, #6]
 800836e:	3b20      	subs	r3, #32
 8008370:	80fb      	strh	r3, [r7, #6]
 8008372:	e014      	b.n	800839e <ff_wtoupper+0xe6>
			case 4:	chr -= 48; break;				/* Shift -48 */
 8008374:	88fb      	ldrh	r3, [r7, #6]
 8008376:	3b30      	subs	r3, #48	; 0x30
 8008378:	80fb      	strh	r3, [r7, #6]
 800837a:	e010      	b.n	800839e <ff_wtoupper+0xe6>
			case 5:	chr -= 26; break;				/* Shift -26 */
 800837c:	88fb      	ldrh	r3, [r7, #6]
 800837e:	3b1a      	subs	r3, #26
 8008380:	80fb      	strh	r3, [r7, #6]
 8008382:	e00c      	b.n	800839e <ff_wtoupper+0xe6>
			case 6:	chr += 8; break;				/* Shift +8 */
 8008384:	88fb      	ldrh	r3, [r7, #6]
 8008386:	3308      	adds	r3, #8
 8008388:	80fb      	strh	r3, [r7, #6]
 800838a:	e008      	b.n	800839e <ff_wtoupper+0xe6>
			case 7: chr -= 80; break;				/* Shift -80 */
 800838c:	88fb      	ldrh	r3, [r7, #6]
 800838e:	3b50      	subs	r3, #80	; 0x50
 8008390:	80fb      	strh	r3, [r7, #6]
 8008392:	e004      	b.n	800839e <ff_wtoupper+0xe6>
			case 8:	chr -= 0x1C60; break;			/* Shift -0x1C60 */
 8008394:	88fb      	ldrh	r3, [r7, #6]
 8008396:	f5a3 53e3 	sub.w	r3, r3, #7264	; 0x1c60
 800839a:	80fb      	strh	r3, [r7, #6]
 800839c:	bf00      	nop
			}
			break;
 800839e:	e008      	b.n	80083b2 <ff_wtoupper+0xfa>
		}
		if (!cmd) p += nc;
 80083a0:	89fb      	ldrh	r3, [r7, #14]
 80083a2:	2b00      	cmp	r3, #0
 80083a4:	d195      	bne.n	80082d2 <ff_wtoupper+0x1a>
 80083a6:	8a3b      	ldrh	r3, [r7, #16]
 80083a8:	005b      	lsls	r3, r3, #1
 80083aa:	697a      	ldr	r2, [r7, #20]
 80083ac:	4413      	add	r3, r2
 80083ae:	617b      	str	r3, [r7, #20]
		bc = *p++;								/* Get block base */
 80083b0:	e78f      	b.n	80082d2 <ff_wtoupper+0x1a>
			break;
 80083b2:	bf00      	nop
	}

	return chr;
 80083b4:	88fb      	ldrh	r3, [r7, #6]
}
 80083b6:	4618      	mov	r0, r3
 80083b8:	371c      	adds	r7, #28
 80083ba:	46bd      	mov	sp, r7
 80083bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083c0:	4770      	bx	lr
 80083c2:	bf00      	nop
 80083c4:	0800c598 	.word	0x0800c598
 80083c8:	0800c78c 	.word	0x0800c78c

080083cc <disk_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_status (
	BYTE pdrv		/* Physical drive number to identify the drive */
)
{
 80083cc:	b580      	push	{r7, lr}
 80083ce:	b084      	sub	sp, #16
 80083d0:	af00      	add	r7, sp, #0
 80083d2:	4603      	mov	r3, r0
 80083d4:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat;

  stat = disk.drv[pdrv]->disk_status(disk.lun[pdrv]);
 80083d6:	79fb      	ldrb	r3, [r7, #7]
 80083d8:	4a08      	ldr	r2, [pc, #32]	; (80083fc <disk_status+0x30>)
 80083da:	009b      	lsls	r3, r3, #2
 80083dc:	4413      	add	r3, r2
 80083de:	685b      	ldr	r3, [r3, #4]
 80083e0:	685b      	ldr	r3, [r3, #4]
 80083e2:	79fa      	ldrb	r2, [r7, #7]
 80083e4:	4905      	ldr	r1, [pc, #20]	; (80083fc <disk_status+0x30>)
 80083e6:	440a      	add	r2, r1
 80083e8:	7a12      	ldrb	r2, [r2, #8]
 80083ea:	4610      	mov	r0, r2
 80083ec:	4798      	blx	r3
 80083ee:	4603      	mov	r3, r0
 80083f0:	73fb      	strb	r3, [r7, #15]
  return stat;
 80083f2:	7bfb      	ldrb	r3, [r7, #15]
}
 80083f4:	4618      	mov	r0, r3
 80083f6:	3710      	adds	r7, #16
 80083f8:	46bd      	mov	sp, r7
 80083fa:	bd80      	pop	{r7, pc}
 80083fc:	20000348 	.word	0x20000348

08008400 <disk_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_initialize (
	BYTE pdrv				/* Physical drive nmuber to identify the drive */
)
{
 8008400:	b580      	push	{r7, lr}
 8008402:	b084      	sub	sp, #16
 8008404:	af00      	add	r7, sp, #0
 8008406:	4603      	mov	r3, r0
 8008408:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat = RES_OK;
 800840a:	2300      	movs	r3, #0
 800840c:	73fb      	strb	r3, [r7, #15]

  if(disk.is_initialized[pdrv] == 0)
 800840e:	79fb      	ldrb	r3, [r7, #7]
 8008410:	4a0d      	ldr	r2, [pc, #52]	; (8008448 <disk_initialize+0x48>)
 8008412:	5cd3      	ldrb	r3, [r2, r3]
 8008414:	2b00      	cmp	r3, #0
 8008416:	d111      	bne.n	800843c <disk_initialize+0x3c>
  {
    disk.is_initialized[pdrv] = 1;
 8008418:	79fb      	ldrb	r3, [r7, #7]
 800841a:	4a0b      	ldr	r2, [pc, #44]	; (8008448 <disk_initialize+0x48>)
 800841c:	2101      	movs	r1, #1
 800841e:	54d1      	strb	r1, [r2, r3]
    stat = disk.drv[pdrv]->disk_initialize(disk.lun[pdrv]);
 8008420:	79fb      	ldrb	r3, [r7, #7]
 8008422:	4a09      	ldr	r2, [pc, #36]	; (8008448 <disk_initialize+0x48>)
 8008424:	009b      	lsls	r3, r3, #2
 8008426:	4413      	add	r3, r2
 8008428:	685b      	ldr	r3, [r3, #4]
 800842a:	681b      	ldr	r3, [r3, #0]
 800842c:	79fa      	ldrb	r2, [r7, #7]
 800842e:	4906      	ldr	r1, [pc, #24]	; (8008448 <disk_initialize+0x48>)
 8008430:	440a      	add	r2, r1
 8008432:	7a12      	ldrb	r2, [r2, #8]
 8008434:	4610      	mov	r0, r2
 8008436:	4798      	blx	r3
 8008438:	4603      	mov	r3, r0
 800843a:	73fb      	strb	r3, [r7, #15]
  }
  return stat;
 800843c:	7bfb      	ldrb	r3, [r7, #15]
}
 800843e:	4618      	mov	r0, r3
 8008440:	3710      	adds	r7, #16
 8008442:	46bd      	mov	sp, r7
 8008444:	bd80      	pop	{r7, pc}
 8008446:	bf00      	nop
 8008448:	20000348 	.word	0x20000348

0800844c <disk_read>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	BYTE *buff,		/* Data buffer to store read data */
	DWORD sector,	        /* Sector address in LBA */
	UINT count		/* Number of sectors to read */
)
{
 800844c:	b590      	push	{r4, r7, lr}
 800844e:	b087      	sub	sp, #28
 8008450:	af00      	add	r7, sp, #0
 8008452:	60b9      	str	r1, [r7, #8]
 8008454:	607a      	str	r2, [r7, #4]
 8008456:	603b      	str	r3, [r7, #0]
 8008458:	4603      	mov	r3, r0
 800845a:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_read(disk.lun[pdrv], buff, sector, count);
 800845c:	7bfb      	ldrb	r3, [r7, #15]
 800845e:	4a0a      	ldr	r2, [pc, #40]	; (8008488 <disk_read+0x3c>)
 8008460:	009b      	lsls	r3, r3, #2
 8008462:	4413      	add	r3, r2
 8008464:	685b      	ldr	r3, [r3, #4]
 8008466:	689c      	ldr	r4, [r3, #8]
 8008468:	7bfb      	ldrb	r3, [r7, #15]
 800846a:	4a07      	ldr	r2, [pc, #28]	; (8008488 <disk_read+0x3c>)
 800846c:	4413      	add	r3, r2
 800846e:	7a18      	ldrb	r0, [r3, #8]
 8008470:	683b      	ldr	r3, [r7, #0]
 8008472:	687a      	ldr	r2, [r7, #4]
 8008474:	68b9      	ldr	r1, [r7, #8]
 8008476:	47a0      	blx	r4
 8008478:	4603      	mov	r3, r0
 800847a:	75fb      	strb	r3, [r7, #23]
  return res;
 800847c:	7dfb      	ldrb	r3, [r7, #23]
}
 800847e:	4618      	mov	r0, r3
 8008480:	371c      	adds	r7, #28
 8008482:	46bd      	mov	sp, r7
 8008484:	bd90      	pop	{r4, r7, pc}
 8008486:	bf00      	nop
 8008488:	20000348 	.word	0x20000348

0800848c <disk_write>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	const BYTE *buff,	/* Data to be written */
	DWORD sector,		/* Sector address in LBA */
	UINT count        	/* Number of sectors to write */
)
{
 800848c:	b590      	push	{r4, r7, lr}
 800848e:	b087      	sub	sp, #28
 8008490:	af00      	add	r7, sp, #0
 8008492:	60b9      	str	r1, [r7, #8]
 8008494:	607a      	str	r2, [r7, #4]
 8008496:	603b      	str	r3, [r7, #0]
 8008498:	4603      	mov	r3, r0
 800849a:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_write(disk.lun[pdrv], buff, sector, count);
 800849c:	7bfb      	ldrb	r3, [r7, #15]
 800849e:	4a0a      	ldr	r2, [pc, #40]	; (80084c8 <disk_write+0x3c>)
 80084a0:	009b      	lsls	r3, r3, #2
 80084a2:	4413      	add	r3, r2
 80084a4:	685b      	ldr	r3, [r3, #4]
 80084a6:	68dc      	ldr	r4, [r3, #12]
 80084a8:	7bfb      	ldrb	r3, [r7, #15]
 80084aa:	4a07      	ldr	r2, [pc, #28]	; (80084c8 <disk_write+0x3c>)
 80084ac:	4413      	add	r3, r2
 80084ae:	7a18      	ldrb	r0, [r3, #8]
 80084b0:	683b      	ldr	r3, [r7, #0]
 80084b2:	687a      	ldr	r2, [r7, #4]
 80084b4:	68b9      	ldr	r1, [r7, #8]
 80084b6:	47a0      	blx	r4
 80084b8:	4603      	mov	r3, r0
 80084ba:	75fb      	strb	r3, [r7, #23]
  return res;
 80084bc:	7dfb      	ldrb	r3, [r7, #23]
}
 80084be:	4618      	mov	r0, r3
 80084c0:	371c      	adds	r7, #28
 80084c2:	46bd      	mov	sp, r7
 80084c4:	bd90      	pop	{r4, r7, pc}
 80084c6:	bf00      	nop
 80084c8:	20000348 	.word	0x20000348

080084cc <disk_ioctl>:
DRESULT disk_ioctl (
	BYTE pdrv,		/* Physical drive nmuber (0..) */
	BYTE cmd,		/* Control code */
	void *buff		/* Buffer to send/receive control data */
)
{
 80084cc:	b580      	push	{r7, lr}
 80084ce:	b084      	sub	sp, #16
 80084d0:	af00      	add	r7, sp, #0
 80084d2:	4603      	mov	r3, r0
 80084d4:	603a      	str	r2, [r7, #0]
 80084d6:	71fb      	strb	r3, [r7, #7]
 80084d8:	460b      	mov	r3, r1
 80084da:	71bb      	strb	r3, [r7, #6]
  DRESULT res;

  res = disk.drv[pdrv]->disk_ioctl(disk.lun[pdrv], cmd, buff);
 80084dc:	79fb      	ldrb	r3, [r7, #7]
 80084de:	4a09      	ldr	r2, [pc, #36]	; (8008504 <disk_ioctl+0x38>)
 80084e0:	009b      	lsls	r3, r3, #2
 80084e2:	4413      	add	r3, r2
 80084e4:	685b      	ldr	r3, [r3, #4]
 80084e6:	691b      	ldr	r3, [r3, #16]
 80084e8:	79fa      	ldrb	r2, [r7, #7]
 80084ea:	4906      	ldr	r1, [pc, #24]	; (8008504 <disk_ioctl+0x38>)
 80084ec:	440a      	add	r2, r1
 80084ee:	7a10      	ldrb	r0, [r2, #8]
 80084f0:	79b9      	ldrb	r1, [r7, #6]
 80084f2:	683a      	ldr	r2, [r7, #0]
 80084f4:	4798      	blx	r3
 80084f6:	4603      	mov	r3, r0
 80084f8:	73fb      	strb	r3, [r7, #15]
  return res;
 80084fa:	7bfb      	ldrb	r3, [r7, #15]
}
 80084fc:	4618      	mov	r0, r3
 80084fe:	3710      	adds	r7, #16
 8008500:	46bd      	mov	sp, r7
 8008502:	bd80      	pop	{r7, pc}
 8008504:	20000348 	.word	0x20000348

08008508 <ld_word>:
/* Load/Store multi-byte word in the FAT structure                       */
/*-----------------------------------------------------------------------*/

static
WORD ld_word (const BYTE* ptr)	/*	 Load a 2-byte little-endian word */
{
 8008508:	b480      	push	{r7}
 800850a:	b085      	sub	sp, #20
 800850c:	af00      	add	r7, sp, #0
 800850e:	6078      	str	r0, [r7, #4]
	WORD rv;

	rv = ptr[1];
 8008510:	687b      	ldr	r3, [r7, #4]
 8008512:	3301      	adds	r3, #1
 8008514:	781b      	ldrb	r3, [r3, #0]
 8008516:	81fb      	strh	r3, [r7, #14]
	rv = rv << 8 | ptr[0];
 8008518:	89fb      	ldrh	r3, [r7, #14]
 800851a:	021b      	lsls	r3, r3, #8
 800851c:	b21a      	sxth	r2, r3
 800851e:	687b      	ldr	r3, [r7, #4]
 8008520:	781b      	ldrb	r3, [r3, #0]
 8008522:	b21b      	sxth	r3, r3
 8008524:	4313      	orrs	r3, r2
 8008526:	b21b      	sxth	r3, r3
 8008528:	81fb      	strh	r3, [r7, #14]
	return rv;
 800852a:	89fb      	ldrh	r3, [r7, #14]
}
 800852c:	4618      	mov	r0, r3
 800852e:	3714      	adds	r7, #20
 8008530:	46bd      	mov	sp, r7
 8008532:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008536:	4770      	bx	lr

08008538 <ld_dword>:

static
DWORD ld_dword (const BYTE* ptr)	/* Load a 4-byte little-endian word */
{
 8008538:	b480      	push	{r7}
 800853a:	b085      	sub	sp, #20
 800853c:	af00      	add	r7, sp, #0
 800853e:	6078      	str	r0, [r7, #4]
	DWORD rv;

	rv = ptr[3];
 8008540:	687b      	ldr	r3, [r7, #4]
 8008542:	3303      	adds	r3, #3
 8008544:	781b      	ldrb	r3, [r3, #0]
 8008546:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[2];
 8008548:	68fb      	ldr	r3, [r7, #12]
 800854a:	021b      	lsls	r3, r3, #8
 800854c:	687a      	ldr	r2, [r7, #4]
 800854e:	3202      	adds	r2, #2
 8008550:	7812      	ldrb	r2, [r2, #0]
 8008552:	4313      	orrs	r3, r2
 8008554:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[1];
 8008556:	68fb      	ldr	r3, [r7, #12]
 8008558:	021b      	lsls	r3, r3, #8
 800855a:	687a      	ldr	r2, [r7, #4]
 800855c:	3201      	adds	r2, #1
 800855e:	7812      	ldrb	r2, [r2, #0]
 8008560:	4313      	orrs	r3, r2
 8008562:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[0];
 8008564:	68fb      	ldr	r3, [r7, #12]
 8008566:	021b      	lsls	r3, r3, #8
 8008568:	687a      	ldr	r2, [r7, #4]
 800856a:	7812      	ldrb	r2, [r2, #0]
 800856c:	4313      	orrs	r3, r2
 800856e:	60fb      	str	r3, [r7, #12]
	return rv;
 8008570:	68fb      	ldr	r3, [r7, #12]
}
 8008572:	4618      	mov	r0, r3
 8008574:	3714      	adds	r7, #20
 8008576:	46bd      	mov	sp, r7
 8008578:	f85d 7b04 	ldr.w	r7, [sp], #4
 800857c:	4770      	bx	lr

0800857e <st_word>:
#endif

#if !_FS_READONLY
static
void st_word (BYTE* ptr, WORD val)	/* Store a 2-byte word in little-endian */
{
 800857e:	b480      	push	{r7}
 8008580:	b083      	sub	sp, #12
 8008582:	af00      	add	r7, sp, #0
 8008584:	6078      	str	r0, [r7, #4]
 8008586:	460b      	mov	r3, r1
 8008588:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val; val >>= 8;
 800858a:	687b      	ldr	r3, [r7, #4]
 800858c:	1c5a      	adds	r2, r3, #1
 800858e:	607a      	str	r2, [r7, #4]
 8008590:	887a      	ldrh	r2, [r7, #2]
 8008592:	b2d2      	uxtb	r2, r2
 8008594:	701a      	strb	r2, [r3, #0]
 8008596:	887b      	ldrh	r3, [r7, #2]
 8008598:	0a1b      	lsrs	r3, r3, #8
 800859a:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val;
 800859c:	687b      	ldr	r3, [r7, #4]
 800859e:	1c5a      	adds	r2, r3, #1
 80085a0:	607a      	str	r2, [r7, #4]
 80085a2:	887a      	ldrh	r2, [r7, #2]
 80085a4:	b2d2      	uxtb	r2, r2
 80085a6:	701a      	strb	r2, [r3, #0]
}
 80085a8:	bf00      	nop
 80085aa:	370c      	adds	r7, #12
 80085ac:	46bd      	mov	sp, r7
 80085ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085b2:	4770      	bx	lr

080085b4 <st_dword>:

static
void st_dword (BYTE* ptr, DWORD val)	/* Store a 4-byte word in little-endian */
{
 80085b4:	b480      	push	{r7}
 80085b6:	b083      	sub	sp, #12
 80085b8:	af00      	add	r7, sp, #0
 80085ba:	6078      	str	r0, [r7, #4]
 80085bc:	6039      	str	r1, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 80085be:	687b      	ldr	r3, [r7, #4]
 80085c0:	1c5a      	adds	r2, r3, #1
 80085c2:	607a      	str	r2, [r7, #4]
 80085c4:	683a      	ldr	r2, [r7, #0]
 80085c6:	b2d2      	uxtb	r2, r2
 80085c8:	701a      	strb	r2, [r3, #0]
 80085ca:	683b      	ldr	r3, [r7, #0]
 80085cc:	0a1b      	lsrs	r3, r3, #8
 80085ce:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 80085d0:	687b      	ldr	r3, [r7, #4]
 80085d2:	1c5a      	adds	r2, r3, #1
 80085d4:	607a      	str	r2, [r7, #4]
 80085d6:	683a      	ldr	r2, [r7, #0]
 80085d8:	b2d2      	uxtb	r2, r2
 80085da:	701a      	strb	r2, [r3, #0]
 80085dc:	683b      	ldr	r3, [r7, #0]
 80085de:	0a1b      	lsrs	r3, r3, #8
 80085e0:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 80085e2:	687b      	ldr	r3, [r7, #4]
 80085e4:	1c5a      	adds	r2, r3, #1
 80085e6:	607a      	str	r2, [r7, #4]
 80085e8:	683a      	ldr	r2, [r7, #0]
 80085ea:	b2d2      	uxtb	r2, r2
 80085ec:	701a      	strb	r2, [r3, #0]
 80085ee:	683b      	ldr	r3, [r7, #0]
 80085f0:	0a1b      	lsrs	r3, r3, #8
 80085f2:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val;
 80085f4:	687b      	ldr	r3, [r7, #4]
 80085f6:	1c5a      	adds	r2, r3, #1
 80085f8:	607a      	str	r2, [r7, #4]
 80085fa:	683a      	ldr	r2, [r7, #0]
 80085fc:	b2d2      	uxtb	r2, r2
 80085fe:	701a      	strb	r2, [r3, #0]
}
 8008600:	bf00      	nop
 8008602:	370c      	adds	r7, #12
 8008604:	46bd      	mov	sp, r7
 8008606:	f85d 7b04 	ldr.w	r7, [sp], #4
 800860a:	4770      	bx	lr

0800860c <mem_cpy>:
/* String functions                                                      */
/*-----------------------------------------------------------------------*/

/* Copy memory to memory */
static
void mem_cpy (void* dst, const void* src, UINT cnt) {
 800860c:	b480      	push	{r7}
 800860e:	b087      	sub	sp, #28
 8008610:	af00      	add	r7, sp, #0
 8008612:	60f8      	str	r0, [r7, #12]
 8008614:	60b9      	str	r1, [r7, #8]
 8008616:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 8008618:	68fb      	ldr	r3, [r7, #12]
 800861a:	617b      	str	r3, [r7, #20]
	const BYTE *s = (const BYTE*)src;
 800861c:	68bb      	ldr	r3, [r7, #8]
 800861e:	613b      	str	r3, [r7, #16]

	if (cnt) {
 8008620:	687b      	ldr	r3, [r7, #4]
 8008622:	2b00      	cmp	r3, #0
 8008624:	d00d      	beq.n	8008642 <mem_cpy+0x36>
		do {
			*d++ = *s++;
 8008626:	693a      	ldr	r2, [r7, #16]
 8008628:	1c53      	adds	r3, r2, #1
 800862a:	613b      	str	r3, [r7, #16]
 800862c:	697b      	ldr	r3, [r7, #20]
 800862e:	1c59      	adds	r1, r3, #1
 8008630:	6179      	str	r1, [r7, #20]
 8008632:	7812      	ldrb	r2, [r2, #0]
 8008634:	701a      	strb	r2, [r3, #0]
		} while (--cnt);
 8008636:	687b      	ldr	r3, [r7, #4]
 8008638:	3b01      	subs	r3, #1
 800863a:	607b      	str	r3, [r7, #4]
 800863c:	687b      	ldr	r3, [r7, #4]
 800863e:	2b00      	cmp	r3, #0
 8008640:	d1f1      	bne.n	8008626 <mem_cpy+0x1a>
	}
}
 8008642:	bf00      	nop
 8008644:	371c      	adds	r7, #28
 8008646:	46bd      	mov	sp, r7
 8008648:	f85d 7b04 	ldr.w	r7, [sp], #4
 800864c:	4770      	bx	lr

0800864e <mem_set>:

/* Fill memory block */
static
void mem_set (void* dst, int val, UINT cnt) {
 800864e:	b480      	push	{r7}
 8008650:	b087      	sub	sp, #28
 8008652:	af00      	add	r7, sp, #0
 8008654:	60f8      	str	r0, [r7, #12]
 8008656:	60b9      	str	r1, [r7, #8]
 8008658:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 800865a:	68fb      	ldr	r3, [r7, #12]
 800865c:	617b      	str	r3, [r7, #20]

	do {
		*d++ = (BYTE)val;
 800865e:	697b      	ldr	r3, [r7, #20]
 8008660:	1c5a      	adds	r2, r3, #1
 8008662:	617a      	str	r2, [r7, #20]
 8008664:	68ba      	ldr	r2, [r7, #8]
 8008666:	b2d2      	uxtb	r2, r2
 8008668:	701a      	strb	r2, [r3, #0]
	} while (--cnt);
 800866a:	687b      	ldr	r3, [r7, #4]
 800866c:	3b01      	subs	r3, #1
 800866e:	607b      	str	r3, [r7, #4]
 8008670:	687b      	ldr	r3, [r7, #4]
 8008672:	2b00      	cmp	r3, #0
 8008674:	d1f3      	bne.n	800865e <mem_set+0x10>
}
 8008676:	bf00      	nop
 8008678:	371c      	adds	r7, #28
 800867a:	46bd      	mov	sp, r7
 800867c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008680:	4770      	bx	lr

08008682 <mem_cmp>:

/* Compare memory block */
static
int mem_cmp (const void* dst, const void* src, UINT cnt) {	/* ZR:same, NZ:different */
 8008682:	b480      	push	{r7}
 8008684:	b089      	sub	sp, #36	; 0x24
 8008686:	af00      	add	r7, sp, #0
 8008688:	60f8      	str	r0, [r7, #12]
 800868a:	60b9      	str	r1, [r7, #8]
 800868c:	607a      	str	r2, [r7, #4]
	const BYTE *d = (const BYTE *)dst, *s = (const BYTE *)src;
 800868e:	68fb      	ldr	r3, [r7, #12]
 8008690:	61fb      	str	r3, [r7, #28]
 8008692:	68bb      	ldr	r3, [r7, #8]
 8008694:	61bb      	str	r3, [r7, #24]
	int r = 0;
 8008696:	2300      	movs	r3, #0
 8008698:	617b      	str	r3, [r7, #20]

	do {
		r = *d++ - *s++;
 800869a:	69fb      	ldr	r3, [r7, #28]
 800869c:	1c5a      	adds	r2, r3, #1
 800869e:	61fa      	str	r2, [r7, #28]
 80086a0:	781b      	ldrb	r3, [r3, #0]
 80086a2:	4619      	mov	r1, r3
 80086a4:	69bb      	ldr	r3, [r7, #24]
 80086a6:	1c5a      	adds	r2, r3, #1
 80086a8:	61ba      	str	r2, [r7, #24]
 80086aa:	781b      	ldrb	r3, [r3, #0]
 80086ac:	1acb      	subs	r3, r1, r3
 80086ae:	617b      	str	r3, [r7, #20]
	} while (--cnt && r == 0);
 80086b0:	687b      	ldr	r3, [r7, #4]
 80086b2:	3b01      	subs	r3, #1
 80086b4:	607b      	str	r3, [r7, #4]
 80086b6:	687b      	ldr	r3, [r7, #4]
 80086b8:	2b00      	cmp	r3, #0
 80086ba:	d002      	beq.n	80086c2 <mem_cmp+0x40>
 80086bc:	697b      	ldr	r3, [r7, #20]
 80086be:	2b00      	cmp	r3, #0
 80086c0:	d0eb      	beq.n	800869a <mem_cmp+0x18>

	return r;
 80086c2:	697b      	ldr	r3, [r7, #20]
}
 80086c4:	4618      	mov	r0, r3
 80086c6:	3724      	adds	r7, #36	; 0x24
 80086c8:	46bd      	mov	sp, r7
 80086ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086ce:	4770      	bx	lr

080086d0 <chk_chr>:

/* Check if chr is contained in the string */
static
int chk_chr (const char* str, int chr) {	/* NZ:contained, ZR:not contained */
 80086d0:	b480      	push	{r7}
 80086d2:	b083      	sub	sp, #12
 80086d4:	af00      	add	r7, sp, #0
 80086d6:	6078      	str	r0, [r7, #4]
 80086d8:	6039      	str	r1, [r7, #0]
	while (*str && *str != chr) str++;
 80086da:	e002      	b.n	80086e2 <chk_chr+0x12>
 80086dc:	687b      	ldr	r3, [r7, #4]
 80086de:	3301      	adds	r3, #1
 80086e0:	607b      	str	r3, [r7, #4]
 80086e2:	687b      	ldr	r3, [r7, #4]
 80086e4:	781b      	ldrb	r3, [r3, #0]
 80086e6:	2b00      	cmp	r3, #0
 80086e8:	d005      	beq.n	80086f6 <chk_chr+0x26>
 80086ea:	687b      	ldr	r3, [r7, #4]
 80086ec:	781b      	ldrb	r3, [r3, #0]
 80086ee:	461a      	mov	r2, r3
 80086f0:	683b      	ldr	r3, [r7, #0]
 80086f2:	4293      	cmp	r3, r2
 80086f4:	d1f2      	bne.n	80086dc <chk_chr+0xc>
	return *str;
 80086f6:	687b      	ldr	r3, [r7, #4]
 80086f8:	781b      	ldrb	r3, [r3, #0]
}
 80086fa:	4618      	mov	r0, r3
 80086fc:	370c      	adds	r7, #12
 80086fe:	46bd      	mov	sp, r7
 8008700:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008704:	4770      	bx	lr
	...

08008708 <chk_lock>:
static
FRESULT chk_lock (	/* Check if the file can be accessed */
	DIR* dp,		/* Directory object pointing the file to be checked */
	int acc			/* Desired access type (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 8008708:	b480      	push	{r7}
 800870a:	b085      	sub	sp, #20
 800870c:	af00      	add	r7, sp, #0
 800870e:	6078      	str	r0, [r7, #4]
 8008710:	6039      	str	r1, [r7, #0]
	UINT i, be;

	/* Search file semaphore table */
	for (i = be = 0; i < _FS_LOCK; i++) {
 8008712:	2300      	movs	r3, #0
 8008714:	60bb      	str	r3, [r7, #8]
 8008716:	68bb      	ldr	r3, [r7, #8]
 8008718:	60fb      	str	r3, [r7, #12]
 800871a:	e029      	b.n	8008770 <chk_lock+0x68>
		if (Files[i].fs) {	/* Existing entry */
 800871c:	4a27      	ldr	r2, [pc, #156]	; (80087bc <chk_lock+0xb4>)
 800871e:	68fb      	ldr	r3, [r7, #12]
 8008720:	011b      	lsls	r3, r3, #4
 8008722:	4413      	add	r3, r2
 8008724:	681b      	ldr	r3, [r3, #0]
 8008726:	2b00      	cmp	r3, #0
 8008728:	d01d      	beq.n	8008766 <chk_lock+0x5e>
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 800872a:	4a24      	ldr	r2, [pc, #144]	; (80087bc <chk_lock+0xb4>)
 800872c:	68fb      	ldr	r3, [r7, #12]
 800872e:	011b      	lsls	r3, r3, #4
 8008730:	4413      	add	r3, r2
 8008732:	681a      	ldr	r2, [r3, #0]
 8008734:	687b      	ldr	r3, [r7, #4]
 8008736:	681b      	ldr	r3, [r3, #0]
 8008738:	429a      	cmp	r2, r3
 800873a:	d116      	bne.n	800876a <chk_lock+0x62>
				Files[i].clu == dp->obj.sclust &&
 800873c:	4a1f      	ldr	r2, [pc, #124]	; (80087bc <chk_lock+0xb4>)
 800873e:	68fb      	ldr	r3, [r7, #12]
 8008740:	011b      	lsls	r3, r3, #4
 8008742:	4413      	add	r3, r2
 8008744:	3304      	adds	r3, #4
 8008746:	681a      	ldr	r2, [r3, #0]
 8008748:	687b      	ldr	r3, [r7, #4]
 800874a:	689b      	ldr	r3, [r3, #8]
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 800874c:	429a      	cmp	r2, r3
 800874e:	d10c      	bne.n	800876a <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 8008750:	4a1a      	ldr	r2, [pc, #104]	; (80087bc <chk_lock+0xb4>)
 8008752:	68fb      	ldr	r3, [r7, #12]
 8008754:	011b      	lsls	r3, r3, #4
 8008756:	4413      	add	r3, r2
 8008758:	3308      	adds	r3, #8
 800875a:	681a      	ldr	r2, [r3, #0]
 800875c:	687b      	ldr	r3, [r7, #4]
 800875e:	695b      	ldr	r3, [r3, #20]
				Files[i].clu == dp->obj.sclust &&
 8008760:	429a      	cmp	r2, r3
 8008762:	d102      	bne.n	800876a <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 8008764:	e007      	b.n	8008776 <chk_lock+0x6e>
		} else {			/* Blank entry */
			be = 1;
 8008766:	2301      	movs	r3, #1
 8008768:	60bb      	str	r3, [r7, #8]
	for (i = be = 0; i < _FS_LOCK; i++) {
 800876a:	68fb      	ldr	r3, [r7, #12]
 800876c:	3301      	adds	r3, #1
 800876e:	60fb      	str	r3, [r7, #12]
 8008770:	68fb      	ldr	r3, [r7, #12]
 8008772:	2b01      	cmp	r3, #1
 8008774:	d9d2      	bls.n	800871c <chk_lock+0x14>
		}
	}
	if (i == _FS_LOCK) {	/* The object is not opened */
 8008776:	68fb      	ldr	r3, [r7, #12]
 8008778:	2b02      	cmp	r3, #2
 800877a:	d109      	bne.n	8008790 <chk_lock+0x88>
		return (be || acc == 2) ? FR_OK : FR_TOO_MANY_OPEN_FILES;	/* Is there a blank entry for new object? */
 800877c:	68bb      	ldr	r3, [r7, #8]
 800877e:	2b00      	cmp	r3, #0
 8008780:	d102      	bne.n	8008788 <chk_lock+0x80>
 8008782:	683b      	ldr	r3, [r7, #0]
 8008784:	2b02      	cmp	r3, #2
 8008786:	d101      	bne.n	800878c <chk_lock+0x84>
 8008788:	2300      	movs	r3, #0
 800878a:	e010      	b.n	80087ae <chk_lock+0xa6>
 800878c:	2312      	movs	r3, #18
 800878e:	e00e      	b.n	80087ae <chk_lock+0xa6>
	}

	/* The object has been opened. Reject any open against writing file and all write mode open */
	return (acc || Files[i].ctr == 0x100) ? FR_LOCKED : FR_OK;
 8008790:	683b      	ldr	r3, [r7, #0]
 8008792:	2b00      	cmp	r3, #0
 8008794:	d108      	bne.n	80087a8 <chk_lock+0xa0>
 8008796:	4a09      	ldr	r2, [pc, #36]	; (80087bc <chk_lock+0xb4>)
 8008798:	68fb      	ldr	r3, [r7, #12]
 800879a:	011b      	lsls	r3, r3, #4
 800879c:	4413      	add	r3, r2
 800879e:	330c      	adds	r3, #12
 80087a0:	881b      	ldrh	r3, [r3, #0]
 80087a2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80087a6:	d101      	bne.n	80087ac <chk_lock+0xa4>
 80087a8:	2310      	movs	r3, #16
 80087aa:	e000      	b.n	80087ae <chk_lock+0xa6>
 80087ac:	2300      	movs	r3, #0
}
 80087ae:	4618      	mov	r0, r3
 80087b0:	3714      	adds	r7, #20
 80087b2:	46bd      	mov	sp, r7
 80087b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80087b8:	4770      	bx	lr
 80087ba:	bf00      	nop
 80087bc:	20000128 	.word	0x20000128

080087c0 <enq_lock>:


static
int enq_lock (void)	/* Check if an entry is available for a new object */
{
 80087c0:	b480      	push	{r7}
 80087c2:	b083      	sub	sp, #12
 80087c4:	af00      	add	r7, sp, #0
	UINT i;

	for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 80087c6:	2300      	movs	r3, #0
 80087c8:	607b      	str	r3, [r7, #4]
 80087ca:	e002      	b.n	80087d2 <enq_lock+0x12>
 80087cc:	687b      	ldr	r3, [r7, #4]
 80087ce:	3301      	adds	r3, #1
 80087d0:	607b      	str	r3, [r7, #4]
 80087d2:	687b      	ldr	r3, [r7, #4]
 80087d4:	2b01      	cmp	r3, #1
 80087d6:	d806      	bhi.n	80087e6 <enq_lock+0x26>
 80087d8:	4a09      	ldr	r2, [pc, #36]	; (8008800 <enq_lock+0x40>)
 80087da:	687b      	ldr	r3, [r7, #4]
 80087dc:	011b      	lsls	r3, r3, #4
 80087de:	4413      	add	r3, r2
 80087e0:	681b      	ldr	r3, [r3, #0]
 80087e2:	2b00      	cmp	r3, #0
 80087e4:	d1f2      	bne.n	80087cc <enq_lock+0xc>
	return (i == _FS_LOCK) ? 0 : 1;
 80087e6:	687b      	ldr	r3, [r7, #4]
 80087e8:	2b02      	cmp	r3, #2
 80087ea:	bf14      	ite	ne
 80087ec:	2301      	movne	r3, #1
 80087ee:	2300      	moveq	r3, #0
 80087f0:	b2db      	uxtb	r3, r3
}
 80087f2:	4618      	mov	r0, r3
 80087f4:	370c      	adds	r7, #12
 80087f6:	46bd      	mov	sp, r7
 80087f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80087fc:	4770      	bx	lr
 80087fe:	bf00      	nop
 8008800:	20000128 	.word	0x20000128

08008804 <inc_lock>:
static
UINT inc_lock (	/* Increment object open counter and returns its index (0:Internal error) */
	DIR* dp,	/* Directory object pointing the file to register or increment */
	int acc		/* Desired access (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 8008804:	b480      	push	{r7}
 8008806:	b085      	sub	sp, #20
 8008808:	af00      	add	r7, sp, #0
 800880a:	6078      	str	r0, [r7, #4]
 800880c:	6039      	str	r1, [r7, #0]
	UINT i;


	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 800880e:	2300      	movs	r3, #0
 8008810:	60fb      	str	r3, [r7, #12]
 8008812:	e01f      	b.n	8008854 <inc_lock+0x50>
		if (Files[i].fs == dp->obj.fs &&
 8008814:	4a41      	ldr	r2, [pc, #260]	; (800891c <inc_lock+0x118>)
 8008816:	68fb      	ldr	r3, [r7, #12]
 8008818:	011b      	lsls	r3, r3, #4
 800881a:	4413      	add	r3, r2
 800881c:	681a      	ldr	r2, [r3, #0]
 800881e:	687b      	ldr	r3, [r7, #4]
 8008820:	681b      	ldr	r3, [r3, #0]
 8008822:	429a      	cmp	r2, r3
 8008824:	d113      	bne.n	800884e <inc_lock+0x4a>
			Files[i].clu == dp->obj.sclust &&
 8008826:	4a3d      	ldr	r2, [pc, #244]	; (800891c <inc_lock+0x118>)
 8008828:	68fb      	ldr	r3, [r7, #12]
 800882a:	011b      	lsls	r3, r3, #4
 800882c:	4413      	add	r3, r2
 800882e:	3304      	adds	r3, #4
 8008830:	681a      	ldr	r2, [r3, #0]
 8008832:	687b      	ldr	r3, [r7, #4]
 8008834:	689b      	ldr	r3, [r3, #8]
		if (Files[i].fs == dp->obj.fs &&
 8008836:	429a      	cmp	r2, r3
 8008838:	d109      	bne.n	800884e <inc_lock+0x4a>
			Files[i].ofs == dp->dptr) break;
 800883a:	4a38      	ldr	r2, [pc, #224]	; (800891c <inc_lock+0x118>)
 800883c:	68fb      	ldr	r3, [r7, #12]
 800883e:	011b      	lsls	r3, r3, #4
 8008840:	4413      	add	r3, r2
 8008842:	3308      	adds	r3, #8
 8008844:	681a      	ldr	r2, [r3, #0]
 8008846:	687b      	ldr	r3, [r7, #4]
 8008848:	695b      	ldr	r3, [r3, #20]
			Files[i].clu == dp->obj.sclust &&
 800884a:	429a      	cmp	r2, r3
 800884c:	d006      	beq.n	800885c <inc_lock+0x58>
	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 800884e:	68fb      	ldr	r3, [r7, #12]
 8008850:	3301      	adds	r3, #1
 8008852:	60fb      	str	r3, [r7, #12]
 8008854:	68fb      	ldr	r3, [r7, #12]
 8008856:	2b01      	cmp	r3, #1
 8008858:	d9dc      	bls.n	8008814 <inc_lock+0x10>
 800885a:	e000      	b.n	800885e <inc_lock+0x5a>
			Files[i].ofs == dp->dptr) break;
 800885c:	bf00      	nop
	}

	if (i == _FS_LOCK) {				/* Not opened. Register it as new. */
 800885e:	68fb      	ldr	r3, [r7, #12]
 8008860:	2b02      	cmp	r3, #2
 8008862:	d132      	bne.n	80088ca <inc_lock+0xc6>
		for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 8008864:	2300      	movs	r3, #0
 8008866:	60fb      	str	r3, [r7, #12]
 8008868:	e002      	b.n	8008870 <inc_lock+0x6c>
 800886a:	68fb      	ldr	r3, [r7, #12]
 800886c:	3301      	adds	r3, #1
 800886e:	60fb      	str	r3, [r7, #12]
 8008870:	68fb      	ldr	r3, [r7, #12]
 8008872:	2b01      	cmp	r3, #1
 8008874:	d806      	bhi.n	8008884 <inc_lock+0x80>
 8008876:	4a29      	ldr	r2, [pc, #164]	; (800891c <inc_lock+0x118>)
 8008878:	68fb      	ldr	r3, [r7, #12]
 800887a:	011b      	lsls	r3, r3, #4
 800887c:	4413      	add	r3, r2
 800887e:	681b      	ldr	r3, [r3, #0]
 8008880:	2b00      	cmp	r3, #0
 8008882:	d1f2      	bne.n	800886a <inc_lock+0x66>
		if (i == _FS_LOCK) return 0;	/* No free entry to register (int err) */
 8008884:	68fb      	ldr	r3, [r7, #12]
 8008886:	2b02      	cmp	r3, #2
 8008888:	d101      	bne.n	800888e <inc_lock+0x8a>
 800888a:	2300      	movs	r3, #0
 800888c:	e040      	b.n	8008910 <inc_lock+0x10c>
		Files[i].fs = dp->obj.fs;
 800888e:	687b      	ldr	r3, [r7, #4]
 8008890:	681a      	ldr	r2, [r3, #0]
 8008892:	4922      	ldr	r1, [pc, #136]	; (800891c <inc_lock+0x118>)
 8008894:	68fb      	ldr	r3, [r7, #12]
 8008896:	011b      	lsls	r3, r3, #4
 8008898:	440b      	add	r3, r1
 800889a:	601a      	str	r2, [r3, #0]
		Files[i].clu = dp->obj.sclust;
 800889c:	687b      	ldr	r3, [r7, #4]
 800889e:	689a      	ldr	r2, [r3, #8]
 80088a0:	491e      	ldr	r1, [pc, #120]	; (800891c <inc_lock+0x118>)
 80088a2:	68fb      	ldr	r3, [r7, #12]
 80088a4:	011b      	lsls	r3, r3, #4
 80088a6:	440b      	add	r3, r1
 80088a8:	3304      	adds	r3, #4
 80088aa:	601a      	str	r2, [r3, #0]
		Files[i].ofs = dp->dptr;
 80088ac:	687b      	ldr	r3, [r7, #4]
 80088ae:	695a      	ldr	r2, [r3, #20]
 80088b0:	491a      	ldr	r1, [pc, #104]	; (800891c <inc_lock+0x118>)
 80088b2:	68fb      	ldr	r3, [r7, #12]
 80088b4:	011b      	lsls	r3, r3, #4
 80088b6:	440b      	add	r3, r1
 80088b8:	3308      	adds	r3, #8
 80088ba:	601a      	str	r2, [r3, #0]
		Files[i].ctr = 0;
 80088bc:	4a17      	ldr	r2, [pc, #92]	; (800891c <inc_lock+0x118>)
 80088be:	68fb      	ldr	r3, [r7, #12]
 80088c0:	011b      	lsls	r3, r3, #4
 80088c2:	4413      	add	r3, r2
 80088c4:	330c      	adds	r3, #12
 80088c6:	2200      	movs	r2, #0
 80088c8:	801a      	strh	r2, [r3, #0]
	}

	if (acc && Files[i].ctr) return 0;	/* Access violation (int err) */
 80088ca:	683b      	ldr	r3, [r7, #0]
 80088cc:	2b00      	cmp	r3, #0
 80088ce:	d009      	beq.n	80088e4 <inc_lock+0xe0>
 80088d0:	4a12      	ldr	r2, [pc, #72]	; (800891c <inc_lock+0x118>)
 80088d2:	68fb      	ldr	r3, [r7, #12]
 80088d4:	011b      	lsls	r3, r3, #4
 80088d6:	4413      	add	r3, r2
 80088d8:	330c      	adds	r3, #12
 80088da:	881b      	ldrh	r3, [r3, #0]
 80088dc:	2b00      	cmp	r3, #0
 80088de:	d001      	beq.n	80088e4 <inc_lock+0xe0>
 80088e0:	2300      	movs	r3, #0
 80088e2:	e015      	b.n	8008910 <inc_lock+0x10c>

	Files[i].ctr = acc ? 0x100 : Files[i].ctr + 1;	/* Set semaphore value */
 80088e4:	683b      	ldr	r3, [r7, #0]
 80088e6:	2b00      	cmp	r3, #0
 80088e8:	d108      	bne.n	80088fc <inc_lock+0xf8>
 80088ea:	4a0c      	ldr	r2, [pc, #48]	; (800891c <inc_lock+0x118>)
 80088ec:	68fb      	ldr	r3, [r7, #12]
 80088ee:	011b      	lsls	r3, r3, #4
 80088f0:	4413      	add	r3, r2
 80088f2:	330c      	adds	r3, #12
 80088f4:	881b      	ldrh	r3, [r3, #0]
 80088f6:	3301      	adds	r3, #1
 80088f8:	b29a      	uxth	r2, r3
 80088fa:	e001      	b.n	8008900 <inc_lock+0xfc>
 80088fc:	f44f 7280 	mov.w	r2, #256	; 0x100
 8008900:	4906      	ldr	r1, [pc, #24]	; (800891c <inc_lock+0x118>)
 8008902:	68fb      	ldr	r3, [r7, #12]
 8008904:	011b      	lsls	r3, r3, #4
 8008906:	440b      	add	r3, r1
 8008908:	330c      	adds	r3, #12
 800890a:	801a      	strh	r2, [r3, #0]

	return i + 1;
 800890c:	68fb      	ldr	r3, [r7, #12]
 800890e:	3301      	adds	r3, #1
}
 8008910:	4618      	mov	r0, r3
 8008912:	3714      	adds	r7, #20
 8008914:	46bd      	mov	sp, r7
 8008916:	f85d 7b04 	ldr.w	r7, [sp], #4
 800891a:	4770      	bx	lr
 800891c:	20000128 	.word	0x20000128

08008920 <dec_lock>:

static
FRESULT dec_lock (	/* Decrement object open counter */
	UINT i			/* Semaphore index (1..) */
)
{
 8008920:	b480      	push	{r7}
 8008922:	b085      	sub	sp, #20
 8008924:	af00      	add	r7, sp, #0
 8008926:	6078      	str	r0, [r7, #4]
	WORD n;
	FRESULT res;


	if (--i < _FS_LOCK) {	/* Shift index number origin from 0 */
 8008928:	687b      	ldr	r3, [r7, #4]
 800892a:	3b01      	subs	r3, #1
 800892c:	607b      	str	r3, [r7, #4]
 800892e:	687b      	ldr	r3, [r7, #4]
 8008930:	2b01      	cmp	r3, #1
 8008932:	d825      	bhi.n	8008980 <dec_lock+0x60>
		n = Files[i].ctr;
 8008934:	4a17      	ldr	r2, [pc, #92]	; (8008994 <dec_lock+0x74>)
 8008936:	687b      	ldr	r3, [r7, #4]
 8008938:	011b      	lsls	r3, r3, #4
 800893a:	4413      	add	r3, r2
 800893c:	330c      	adds	r3, #12
 800893e:	881b      	ldrh	r3, [r3, #0]
 8008940:	81fb      	strh	r3, [r7, #14]
		if (n == 0x100) n = 0;		/* If write mode open, delete the entry */
 8008942:	89fb      	ldrh	r3, [r7, #14]
 8008944:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8008948:	d101      	bne.n	800894e <dec_lock+0x2e>
 800894a:	2300      	movs	r3, #0
 800894c:	81fb      	strh	r3, [r7, #14]
		if (n > 0) n--;				/* Decrement read mode open count */
 800894e:	89fb      	ldrh	r3, [r7, #14]
 8008950:	2b00      	cmp	r3, #0
 8008952:	d002      	beq.n	800895a <dec_lock+0x3a>
 8008954:	89fb      	ldrh	r3, [r7, #14]
 8008956:	3b01      	subs	r3, #1
 8008958:	81fb      	strh	r3, [r7, #14]
		Files[i].ctr = n;
 800895a:	4a0e      	ldr	r2, [pc, #56]	; (8008994 <dec_lock+0x74>)
 800895c:	687b      	ldr	r3, [r7, #4]
 800895e:	011b      	lsls	r3, r3, #4
 8008960:	4413      	add	r3, r2
 8008962:	330c      	adds	r3, #12
 8008964:	89fa      	ldrh	r2, [r7, #14]
 8008966:	801a      	strh	r2, [r3, #0]
		if (n == 0) Files[i].fs = 0;	/* Delete the entry if open count gets zero */
 8008968:	89fb      	ldrh	r3, [r7, #14]
 800896a:	2b00      	cmp	r3, #0
 800896c:	d105      	bne.n	800897a <dec_lock+0x5a>
 800896e:	4a09      	ldr	r2, [pc, #36]	; (8008994 <dec_lock+0x74>)
 8008970:	687b      	ldr	r3, [r7, #4]
 8008972:	011b      	lsls	r3, r3, #4
 8008974:	4413      	add	r3, r2
 8008976:	2200      	movs	r2, #0
 8008978:	601a      	str	r2, [r3, #0]
		res = FR_OK;
 800897a:	2300      	movs	r3, #0
 800897c:	737b      	strb	r3, [r7, #13]
 800897e:	e001      	b.n	8008984 <dec_lock+0x64>
	} else {
		res = FR_INT_ERR;			/* Invalid index nunber */
 8008980:	2302      	movs	r3, #2
 8008982:	737b      	strb	r3, [r7, #13]
	}
	return res;
 8008984:	7b7b      	ldrb	r3, [r7, #13]
}
 8008986:	4618      	mov	r0, r3
 8008988:	3714      	adds	r7, #20
 800898a:	46bd      	mov	sp, r7
 800898c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008990:	4770      	bx	lr
 8008992:	bf00      	nop
 8008994:	20000128 	.word	0x20000128

08008998 <clear_lock>:

static
void clear_lock (	/* Clear lock entries of the volume */
	FATFS *fs
)
{
 8008998:	b480      	push	{r7}
 800899a:	b085      	sub	sp, #20
 800899c:	af00      	add	r7, sp, #0
 800899e:	6078      	str	r0, [r7, #4]
	UINT i;

	for (i = 0; i < _FS_LOCK; i++) {
 80089a0:	2300      	movs	r3, #0
 80089a2:	60fb      	str	r3, [r7, #12]
 80089a4:	e010      	b.n	80089c8 <clear_lock+0x30>
		if (Files[i].fs == fs) Files[i].fs = 0;
 80089a6:	4a0d      	ldr	r2, [pc, #52]	; (80089dc <clear_lock+0x44>)
 80089a8:	68fb      	ldr	r3, [r7, #12]
 80089aa:	011b      	lsls	r3, r3, #4
 80089ac:	4413      	add	r3, r2
 80089ae:	681b      	ldr	r3, [r3, #0]
 80089b0:	687a      	ldr	r2, [r7, #4]
 80089b2:	429a      	cmp	r2, r3
 80089b4:	d105      	bne.n	80089c2 <clear_lock+0x2a>
 80089b6:	4a09      	ldr	r2, [pc, #36]	; (80089dc <clear_lock+0x44>)
 80089b8:	68fb      	ldr	r3, [r7, #12]
 80089ba:	011b      	lsls	r3, r3, #4
 80089bc:	4413      	add	r3, r2
 80089be:	2200      	movs	r2, #0
 80089c0:	601a      	str	r2, [r3, #0]
	for (i = 0; i < _FS_LOCK; i++) {
 80089c2:	68fb      	ldr	r3, [r7, #12]
 80089c4:	3301      	adds	r3, #1
 80089c6:	60fb      	str	r3, [r7, #12]
 80089c8:	68fb      	ldr	r3, [r7, #12]
 80089ca:	2b01      	cmp	r3, #1
 80089cc:	d9eb      	bls.n	80089a6 <clear_lock+0xe>
	}
}
 80089ce:	bf00      	nop
 80089d0:	3714      	adds	r7, #20
 80089d2:	46bd      	mov	sp, r7
 80089d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089d8:	4770      	bx	lr
 80089da:	bf00      	nop
 80089dc:	20000128 	.word	0x20000128

080089e0 <sync_window>:
#if !_FS_READONLY
static
FRESULT sync_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs			/* File system object */
)
{
 80089e0:	b580      	push	{r7, lr}
 80089e2:	b086      	sub	sp, #24
 80089e4:	af00      	add	r7, sp, #0
 80089e6:	6078      	str	r0, [r7, #4]
	DWORD wsect;
	UINT nf;
	FRESULT res = FR_OK;
 80089e8:	2300      	movs	r3, #0
 80089ea:	73fb      	strb	r3, [r7, #15]


	if (fs->wflag) {	/* Write back the sector if it is dirty */
 80089ec:	687b      	ldr	r3, [r7, #4]
 80089ee:	78db      	ldrb	r3, [r3, #3]
 80089f0:	2b00      	cmp	r3, #0
 80089f2:	d034      	beq.n	8008a5e <sync_window+0x7e>
		wsect = fs->winsect;	/* Current sector number */
 80089f4:	687b      	ldr	r3, [r7, #4]
 80089f6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80089f8:	617b      	str	r3, [r7, #20]
		if (disk_write(fs->drv, fs->win, wsect, 1) != RES_OK) {
 80089fa:	687b      	ldr	r3, [r7, #4]
 80089fc:	7858      	ldrb	r0, [r3, #1]
 80089fe:	687b      	ldr	r3, [r7, #4]
 8008a00:	f103 0138 	add.w	r1, r3, #56	; 0x38
 8008a04:	2301      	movs	r3, #1
 8008a06:	697a      	ldr	r2, [r7, #20]
 8008a08:	f7ff fd40 	bl	800848c <disk_write>
 8008a0c:	4603      	mov	r3, r0
 8008a0e:	2b00      	cmp	r3, #0
 8008a10:	d002      	beq.n	8008a18 <sync_window+0x38>
			res = FR_DISK_ERR;
 8008a12:	2301      	movs	r3, #1
 8008a14:	73fb      	strb	r3, [r7, #15]
 8008a16:	e022      	b.n	8008a5e <sync_window+0x7e>
		} else {
			fs->wflag = 0;
 8008a18:	687b      	ldr	r3, [r7, #4]
 8008a1a:	2200      	movs	r2, #0
 8008a1c:	70da      	strb	r2, [r3, #3]
			if (wsect - fs->fatbase < fs->fsize) {		/* Is it in the FAT area? */
 8008a1e:	687b      	ldr	r3, [r7, #4]
 8008a20:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008a22:	697a      	ldr	r2, [r7, #20]
 8008a24:	1ad2      	subs	r2, r2, r3
 8008a26:	687b      	ldr	r3, [r7, #4]
 8008a28:	6a1b      	ldr	r3, [r3, #32]
 8008a2a:	429a      	cmp	r2, r3
 8008a2c:	d217      	bcs.n	8008a5e <sync_window+0x7e>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 8008a2e:	687b      	ldr	r3, [r7, #4]
 8008a30:	789b      	ldrb	r3, [r3, #2]
 8008a32:	613b      	str	r3, [r7, #16]
 8008a34:	e010      	b.n	8008a58 <sync_window+0x78>
					wsect += fs->fsize;
 8008a36:	687b      	ldr	r3, [r7, #4]
 8008a38:	6a1b      	ldr	r3, [r3, #32]
 8008a3a:	697a      	ldr	r2, [r7, #20]
 8008a3c:	4413      	add	r3, r2
 8008a3e:	617b      	str	r3, [r7, #20]
					disk_write(fs->drv, fs->win, wsect, 1);
 8008a40:	687b      	ldr	r3, [r7, #4]
 8008a42:	7858      	ldrb	r0, [r3, #1]
 8008a44:	687b      	ldr	r3, [r7, #4]
 8008a46:	f103 0138 	add.w	r1, r3, #56	; 0x38
 8008a4a:	2301      	movs	r3, #1
 8008a4c:	697a      	ldr	r2, [r7, #20]
 8008a4e:	f7ff fd1d 	bl	800848c <disk_write>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 8008a52:	693b      	ldr	r3, [r7, #16]
 8008a54:	3b01      	subs	r3, #1
 8008a56:	613b      	str	r3, [r7, #16]
 8008a58:	693b      	ldr	r3, [r7, #16]
 8008a5a:	2b01      	cmp	r3, #1
 8008a5c:	d8eb      	bhi.n	8008a36 <sync_window+0x56>
				}
			}
		}
	}
	return res;
 8008a5e:	7bfb      	ldrb	r3, [r7, #15]
}
 8008a60:	4618      	mov	r0, r3
 8008a62:	3718      	adds	r7, #24
 8008a64:	46bd      	mov	sp, r7
 8008a66:	bd80      	pop	{r7, pc}

08008a68 <move_window>:
static
FRESULT move_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs,			/* File system object */
	DWORD sector		/* Sector number to make appearance in the fs->win[] */
)
{
 8008a68:	b580      	push	{r7, lr}
 8008a6a:	b084      	sub	sp, #16
 8008a6c:	af00      	add	r7, sp, #0
 8008a6e:	6078      	str	r0, [r7, #4]
 8008a70:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_OK;
 8008a72:	2300      	movs	r3, #0
 8008a74:	73fb      	strb	r3, [r7, #15]


	if (sector != fs->winsect) {	/* Window offset changed? */
 8008a76:	687b      	ldr	r3, [r7, #4]
 8008a78:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008a7a:	683a      	ldr	r2, [r7, #0]
 8008a7c:	429a      	cmp	r2, r3
 8008a7e:	d01b      	beq.n	8008ab8 <move_window+0x50>
#if !_FS_READONLY
		res = sync_window(fs);		/* Write-back changes */
 8008a80:	6878      	ldr	r0, [r7, #4]
 8008a82:	f7ff ffad 	bl	80089e0 <sync_window>
 8008a86:	4603      	mov	r3, r0
 8008a88:	73fb      	strb	r3, [r7, #15]
#endif
		if (res == FR_OK) {			/* Fill sector window with new data */
 8008a8a:	7bfb      	ldrb	r3, [r7, #15]
 8008a8c:	2b00      	cmp	r3, #0
 8008a8e:	d113      	bne.n	8008ab8 <move_window+0x50>
			if (disk_read(fs->drv, fs->win, sector, 1) != RES_OK) {
 8008a90:	687b      	ldr	r3, [r7, #4]
 8008a92:	7858      	ldrb	r0, [r3, #1]
 8008a94:	687b      	ldr	r3, [r7, #4]
 8008a96:	f103 0138 	add.w	r1, r3, #56	; 0x38
 8008a9a:	2301      	movs	r3, #1
 8008a9c:	683a      	ldr	r2, [r7, #0]
 8008a9e:	f7ff fcd5 	bl	800844c <disk_read>
 8008aa2:	4603      	mov	r3, r0
 8008aa4:	2b00      	cmp	r3, #0
 8008aa6:	d004      	beq.n	8008ab2 <move_window+0x4a>
				sector = 0xFFFFFFFF;	/* Invalidate window if data is not reliable */
 8008aa8:	f04f 33ff 	mov.w	r3, #4294967295
 8008aac:	603b      	str	r3, [r7, #0]
				res = FR_DISK_ERR;
 8008aae:	2301      	movs	r3, #1
 8008ab0:	73fb      	strb	r3, [r7, #15]
			}
			fs->winsect = sector;
 8008ab2:	687b      	ldr	r3, [r7, #4]
 8008ab4:	683a      	ldr	r2, [r7, #0]
 8008ab6:	635a      	str	r2, [r3, #52]	; 0x34
		}
	}
	return res;
 8008ab8:	7bfb      	ldrb	r3, [r7, #15]
}
 8008aba:	4618      	mov	r0, r3
 8008abc:	3710      	adds	r7, #16
 8008abe:	46bd      	mov	sp, r7
 8008ac0:	bd80      	pop	{r7, pc}
	...

08008ac4 <sync_fs>:

static
FRESULT sync_fs (	/* FR_OK:succeeded, !=0:error */
	FATFS* fs		/* File system object */
)
{
 8008ac4:	b580      	push	{r7, lr}
 8008ac6:	b084      	sub	sp, #16
 8008ac8:	af00      	add	r7, sp, #0
 8008aca:	6078      	str	r0, [r7, #4]
	FRESULT res;


	res = sync_window(fs);
 8008acc:	6878      	ldr	r0, [r7, #4]
 8008ace:	f7ff ff87 	bl	80089e0 <sync_window>
 8008ad2:	4603      	mov	r3, r0
 8008ad4:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK) {
 8008ad6:	7bfb      	ldrb	r3, [r7, #15]
 8008ad8:	2b00      	cmp	r3, #0
 8008ada:	d159      	bne.n	8008b90 <sync_fs+0xcc>
		/* Update FSInfo sector if needed */
		if (fs->fs_type == FS_FAT32 && fs->fsi_flag == 1) {
 8008adc:	687b      	ldr	r3, [r7, #4]
 8008ade:	781b      	ldrb	r3, [r3, #0]
 8008ae0:	2b03      	cmp	r3, #3
 8008ae2:	d149      	bne.n	8008b78 <sync_fs+0xb4>
 8008ae4:	687b      	ldr	r3, [r7, #4]
 8008ae6:	791b      	ldrb	r3, [r3, #4]
 8008ae8:	2b01      	cmp	r3, #1
 8008aea:	d145      	bne.n	8008b78 <sync_fs+0xb4>
			/* Create FSInfo structure */
			mem_set(fs->win, 0, SS(fs));
 8008aec:	687b      	ldr	r3, [r7, #4]
 8008aee:	f103 0038 	add.w	r0, r3, #56	; 0x38
 8008af2:	687b      	ldr	r3, [r7, #4]
 8008af4:	899b      	ldrh	r3, [r3, #12]
 8008af6:	461a      	mov	r2, r3
 8008af8:	2100      	movs	r1, #0
 8008afa:	f7ff fda8 	bl	800864e <mem_set>
			st_word(fs->win + BS_55AA, 0xAA55);
 8008afe:	687b      	ldr	r3, [r7, #4]
 8008b00:	3338      	adds	r3, #56	; 0x38
 8008b02:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 8008b06:	f64a 2155 	movw	r1, #43605	; 0xaa55
 8008b0a:	4618      	mov	r0, r3
 8008b0c:	f7ff fd37 	bl	800857e <st_word>
			st_dword(fs->win + FSI_LeadSig, 0x41615252);
 8008b10:	687b      	ldr	r3, [r7, #4]
 8008b12:	3338      	adds	r3, #56	; 0x38
 8008b14:	4921      	ldr	r1, [pc, #132]	; (8008b9c <sync_fs+0xd8>)
 8008b16:	4618      	mov	r0, r3
 8008b18:	f7ff fd4c 	bl	80085b4 <st_dword>
			st_dword(fs->win + FSI_StrucSig, 0x61417272);
 8008b1c:	687b      	ldr	r3, [r7, #4]
 8008b1e:	3338      	adds	r3, #56	; 0x38
 8008b20:	f503 73f2 	add.w	r3, r3, #484	; 0x1e4
 8008b24:	491e      	ldr	r1, [pc, #120]	; (8008ba0 <sync_fs+0xdc>)
 8008b26:	4618      	mov	r0, r3
 8008b28:	f7ff fd44 	bl	80085b4 <st_dword>
			st_dword(fs->win + FSI_Free_Count, fs->free_clst);
 8008b2c:	687b      	ldr	r3, [r7, #4]
 8008b2e:	3338      	adds	r3, #56	; 0x38
 8008b30:	f503 72f4 	add.w	r2, r3, #488	; 0x1e8
 8008b34:	687b      	ldr	r3, [r7, #4]
 8008b36:	699b      	ldr	r3, [r3, #24]
 8008b38:	4619      	mov	r1, r3
 8008b3a:	4610      	mov	r0, r2
 8008b3c:	f7ff fd3a 	bl	80085b4 <st_dword>
			st_dword(fs->win + FSI_Nxt_Free, fs->last_clst);
 8008b40:	687b      	ldr	r3, [r7, #4]
 8008b42:	3338      	adds	r3, #56	; 0x38
 8008b44:	f503 72f6 	add.w	r2, r3, #492	; 0x1ec
 8008b48:	687b      	ldr	r3, [r7, #4]
 8008b4a:	695b      	ldr	r3, [r3, #20]
 8008b4c:	4619      	mov	r1, r3
 8008b4e:	4610      	mov	r0, r2
 8008b50:	f7ff fd30 	bl	80085b4 <st_dword>
			/* Write it into the FSInfo sector */
			fs->winsect = fs->volbase + 1;
 8008b54:	687b      	ldr	r3, [r7, #4]
 8008b56:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008b58:	1c5a      	adds	r2, r3, #1
 8008b5a:	687b      	ldr	r3, [r7, #4]
 8008b5c:	635a      	str	r2, [r3, #52]	; 0x34
			disk_write(fs->drv, fs->win, fs->winsect, 1);
 8008b5e:	687b      	ldr	r3, [r7, #4]
 8008b60:	7858      	ldrb	r0, [r3, #1]
 8008b62:	687b      	ldr	r3, [r7, #4]
 8008b64:	f103 0138 	add.w	r1, r3, #56	; 0x38
 8008b68:	687b      	ldr	r3, [r7, #4]
 8008b6a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8008b6c:	2301      	movs	r3, #1
 8008b6e:	f7ff fc8d 	bl	800848c <disk_write>
			fs->fsi_flag = 0;
 8008b72:	687b      	ldr	r3, [r7, #4]
 8008b74:	2200      	movs	r2, #0
 8008b76:	711a      	strb	r2, [r3, #4]
		}
		/* Make sure that no pending write process in the physical drive */
		if (disk_ioctl(fs->drv, CTRL_SYNC, 0) != RES_OK) res = FR_DISK_ERR;
 8008b78:	687b      	ldr	r3, [r7, #4]
 8008b7a:	785b      	ldrb	r3, [r3, #1]
 8008b7c:	2200      	movs	r2, #0
 8008b7e:	2100      	movs	r1, #0
 8008b80:	4618      	mov	r0, r3
 8008b82:	f7ff fca3 	bl	80084cc <disk_ioctl>
 8008b86:	4603      	mov	r3, r0
 8008b88:	2b00      	cmp	r3, #0
 8008b8a:	d001      	beq.n	8008b90 <sync_fs+0xcc>
 8008b8c:	2301      	movs	r3, #1
 8008b8e:	73fb      	strb	r3, [r7, #15]
	}

	return res;
 8008b90:	7bfb      	ldrb	r3, [r7, #15]
}
 8008b92:	4618      	mov	r0, r3
 8008b94:	3710      	adds	r7, #16
 8008b96:	46bd      	mov	sp, r7
 8008b98:	bd80      	pop	{r7, pc}
 8008b9a:	bf00      	nop
 8008b9c:	41615252 	.word	0x41615252
 8008ba0:	61417272 	.word	0x61417272

08008ba4 <clust2sect>:
static
DWORD clust2sect (	/* !=0:Sector number, 0:Failed (invalid cluster#) */
	FATFS* fs,		/* File system object */
	DWORD clst		/* Cluster# to be converted */
)
{
 8008ba4:	b480      	push	{r7}
 8008ba6:	b083      	sub	sp, #12
 8008ba8:	af00      	add	r7, sp, #0
 8008baa:	6078      	str	r0, [r7, #4]
 8008bac:	6039      	str	r1, [r7, #0]
	clst -= 2;
 8008bae:	683b      	ldr	r3, [r7, #0]
 8008bb0:	3b02      	subs	r3, #2
 8008bb2:	603b      	str	r3, [r7, #0]
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 8008bb4:	687b      	ldr	r3, [r7, #4]
 8008bb6:	69db      	ldr	r3, [r3, #28]
 8008bb8:	3b02      	subs	r3, #2
 8008bba:	683a      	ldr	r2, [r7, #0]
 8008bbc:	429a      	cmp	r2, r3
 8008bbe:	d301      	bcc.n	8008bc4 <clust2sect+0x20>
 8008bc0:	2300      	movs	r3, #0
 8008bc2:	e008      	b.n	8008bd6 <clust2sect+0x32>
	return clst * fs->csize + fs->database;
 8008bc4:	687b      	ldr	r3, [r7, #4]
 8008bc6:	895b      	ldrh	r3, [r3, #10]
 8008bc8:	461a      	mov	r2, r3
 8008bca:	683b      	ldr	r3, [r7, #0]
 8008bcc:	fb03 f202 	mul.w	r2, r3, r2
 8008bd0:	687b      	ldr	r3, [r7, #4]
 8008bd2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008bd4:	4413      	add	r3, r2
}
 8008bd6:	4618      	mov	r0, r3
 8008bd8:	370c      	adds	r7, #12
 8008bda:	46bd      	mov	sp, r7
 8008bdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008be0:	4770      	bx	lr

08008be2 <get_fat>:
static
DWORD get_fat (	/* 0xFFFFFFFF:Disk error, 1:Internal error, 2..0x7FFFFFFF:Cluster status */
	_FDID* obj,	/* Corresponding object */
	DWORD clst	/* Cluster number to get the value */
)
{
 8008be2:	b580      	push	{r7, lr}
 8008be4:	b086      	sub	sp, #24
 8008be6:	af00      	add	r7, sp, #0
 8008be8:	6078      	str	r0, [r7, #4]
 8008bea:	6039      	str	r1, [r7, #0]
	UINT wc, bc;
	DWORD val;
	FATFS *fs = obj->fs;
 8008bec:	687b      	ldr	r3, [r7, #4]
 8008bee:	681b      	ldr	r3, [r3, #0]
 8008bf0:	613b      	str	r3, [r7, #16]


	if (clst < 2 || clst >= fs->n_fatent) {	/* Check if in valid range */
 8008bf2:	683b      	ldr	r3, [r7, #0]
 8008bf4:	2b01      	cmp	r3, #1
 8008bf6:	d904      	bls.n	8008c02 <get_fat+0x20>
 8008bf8:	693b      	ldr	r3, [r7, #16]
 8008bfa:	69db      	ldr	r3, [r3, #28]
 8008bfc:	683a      	ldr	r2, [r7, #0]
 8008bfe:	429a      	cmp	r2, r3
 8008c00:	d302      	bcc.n	8008c08 <get_fat+0x26>
		val = 1;	/* Internal error */
 8008c02:	2301      	movs	r3, #1
 8008c04:	617b      	str	r3, [r7, #20]
 8008c06:	e0b7      	b.n	8008d78 <get_fat+0x196>

	} else {
		val = 0xFFFFFFFF;	/* Default value falls on disk error */
 8008c08:	f04f 33ff 	mov.w	r3, #4294967295
 8008c0c:	617b      	str	r3, [r7, #20]

		switch (fs->fs_type) {
 8008c0e:	693b      	ldr	r3, [r7, #16]
 8008c10:	781b      	ldrb	r3, [r3, #0]
 8008c12:	2b02      	cmp	r3, #2
 8008c14:	d05a      	beq.n	8008ccc <get_fat+0xea>
 8008c16:	2b03      	cmp	r3, #3
 8008c18:	d07d      	beq.n	8008d16 <get_fat+0x134>
 8008c1a:	2b01      	cmp	r3, #1
 8008c1c:	f040 80a2 	bne.w	8008d64 <get_fat+0x182>
		case FS_FAT12 :
			bc = (UINT)clst; bc += bc / 2;
 8008c20:	683b      	ldr	r3, [r7, #0]
 8008c22:	60fb      	str	r3, [r7, #12]
 8008c24:	68fb      	ldr	r3, [r7, #12]
 8008c26:	085b      	lsrs	r3, r3, #1
 8008c28:	68fa      	ldr	r2, [r7, #12]
 8008c2a:	4413      	add	r3, r2
 8008c2c:	60fb      	str	r3, [r7, #12]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8008c2e:	693b      	ldr	r3, [r7, #16]
 8008c30:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8008c32:	693b      	ldr	r3, [r7, #16]
 8008c34:	899b      	ldrh	r3, [r3, #12]
 8008c36:	4619      	mov	r1, r3
 8008c38:	68fb      	ldr	r3, [r7, #12]
 8008c3a:	fbb3 f3f1 	udiv	r3, r3, r1
 8008c3e:	4413      	add	r3, r2
 8008c40:	4619      	mov	r1, r3
 8008c42:	6938      	ldr	r0, [r7, #16]
 8008c44:	f7ff ff10 	bl	8008a68 <move_window>
 8008c48:	4603      	mov	r3, r0
 8008c4a:	2b00      	cmp	r3, #0
 8008c4c:	f040 808d 	bne.w	8008d6a <get_fat+0x188>
			wc = fs->win[bc++ % SS(fs)];
 8008c50:	68fb      	ldr	r3, [r7, #12]
 8008c52:	1c5a      	adds	r2, r3, #1
 8008c54:	60fa      	str	r2, [r7, #12]
 8008c56:	693a      	ldr	r2, [r7, #16]
 8008c58:	8992      	ldrh	r2, [r2, #12]
 8008c5a:	fbb3 f1f2 	udiv	r1, r3, r2
 8008c5e:	fb02 f201 	mul.w	r2, r2, r1
 8008c62:	1a9b      	subs	r3, r3, r2
 8008c64:	693a      	ldr	r2, [r7, #16]
 8008c66:	4413      	add	r3, r2
 8008c68:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8008c6c:	60bb      	str	r3, [r7, #8]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8008c6e:	693b      	ldr	r3, [r7, #16]
 8008c70:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8008c72:	693b      	ldr	r3, [r7, #16]
 8008c74:	899b      	ldrh	r3, [r3, #12]
 8008c76:	4619      	mov	r1, r3
 8008c78:	68fb      	ldr	r3, [r7, #12]
 8008c7a:	fbb3 f3f1 	udiv	r3, r3, r1
 8008c7e:	4413      	add	r3, r2
 8008c80:	4619      	mov	r1, r3
 8008c82:	6938      	ldr	r0, [r7, #16]
 8008c84:	f7ff fef0 	bl	8008a68 <move_window>
 8008c88:	4603      	mov	r3, r0
 8008c8a:	2b00      	cmp	r3, #0
 8008c8c:	d16f      	bne.n	8008d6e <get_fat+0x18c>
			wc |= fs->win[bc % SS(fs)] << 8;
 8008c8e:	693b      	ldr	r3, [r7, #16]
 8008c90:	899b      	ldrh	r3, [r3, #12]
 8008c92:	461a      	mov	r2, r3
 8008c94:	68fb      	ldr	r3, [r7, #12]
 8008c96:	fbb3 f1f2 	udiv	r1, r3, r2
 8008c9a:	fb02 f201 	mul.w	r2, r2, r1
 8008c9e:	1a9b      	subs	r3, r3, r2
 8008ca0:	693a      	ldr	r2, [r7, #16]
 8008ca2:	4413      	add	r3, r2
 8008ca4:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8008ca8:	021b      	lsls	r3, r3, #8
 8008caa:	461a      	mov	r2, r3
 8008cac:	68bb      	ldr	r3, [r7, #8]
 8008cae:	4313      	orrs	r3, r2
 8008cb0:	60bb      	str	r3, [r7, #8]
			val = (clst & 1) ? (wc >> 4) : (wc & 0xFFF);
 8008cb2:	683b      	ldr	r3, [r7, #0]
 8008cb4:	f003 0301 	and.w	r3, r3, #1
 8008cb8:	2b00      	cmp	r3, #0
 8008cba:	d002      	beq.n	8008cc2 <get_fat+0xe0>
 8008cbc:	68bb      	ldr	r3, [r7, #8]
 8008cbe:	091b      	lsrs	r3, r3, #4
 8008cc0:	e002      	b.n	8008cc8 <get_fat+0xe6>
 8008cc2:	68bb      	ldr	r3, [r7, #8]
 8008cc4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8008cc8:	617b      	str	r3, [r7, #20]
			break;
 8008cca:	e055      	b.n	8008d78 <get_fat+0x196>

		case FS_FAT16 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 8008ccc:	693b      	ldr	r3, [r7, #16]
 8008cce:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8008cd0:	693b      	ldr	r3, [r7, #16]
 8008cd2:	899b      	ldrh	r3, [r3, #12]
 8008cd4:	085b      	lsrs	r3, r3, #1
 8008cd6:	b29b      	uxth	r3, r3
 8008cd8:	4619      	mov	r1, r3
 8008cda:	683b      	ldr	r3, [r7, #0]
 8008cdc:	fbb3 f3f1 	udiv	r3, r3, r1
 8008ce0:	4413      	add	r3, r2
 8008ce2:	4619      	mov	r1, r3
 8008ce4:	6938      	ldr	r0, [r7, #16]
 8008ce6:	f7ff febf 	bl	8008a68 <move_window>
 8008cea:	4603      	mov	r3, r0
 8008cec:	2b00      	cmp	r3, #0
 8008cee:	d140      	bne.n	8008d72 <get_fat+0x190>
			val = ld_word(fs->win + clst * 2 % SS(fs));
 8008cf0:	693b      	ldr	r3, [r7, #16]
 8008cf2:	f103 0138 	add.w	r1, r3, #56	; 0x38
 8008cf6:	683b      	ldr	r3, [r7, #0]
 8008cf8:	005b      	lsls	r3, r3, #1
 8008cfa:	693a      	ldr	r2, [r7, #16]
 8008cfc:	8992      	ldrh	r2, [r2, #12]
 8008cfe:	fbb3 f0f2 	udiv	r0, r3, r2
 8008d02:	fb02 f200 	mul.w	r2, r2, r0
 8008d06:	1a9b      	subs	r3, r3, r2
 8008d08:	440b      	add	r3, r1
 8008d0a:	4618      	mov	r0, r3
 8008d0c:	f7ff fbfc 	bl	8008508 <ld_word>
 8008d10:	4603      	mov	r3, r0
 8008d12:	617b      	str	r3, [r7, #20]
			break;
 8008d14:	e030      	b.n	8008d78 <get_fat+0x196>

		case FS_FAT32 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 8008d16:	693b      	ldr	r3, [r7, #16]
 8008d18:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8008d1a:	693b      	ldr	r3, [r7, #16]
 8008d1c:	899b      	ldrh	r3, [r3, #12]
 8008d1e:	089b      	lsrs	r3, r3, #2
 8008d20:	b29b      	uxth	r3, r3
 8008d22:	4619      	mov	r1, r3
 8008d24:	683b      	ldr	r3, [r7, #0]
 8008d26:	fbb3 f3f1 	udiv	r3, r3, r1
 8008d2a:	4413      	add	r3, r2
 8008d2c:	4619      	mov	r1, r3
 8008d2e:	6938      	ldr	r0, [r7, #16]
 8008d30:	f7ff fe9a 	bl	8008a68 <move_window>
 8008d34:	4603      	mov	r3, r0
 8008d36:	2b00      	cmp	r3, #0
 8008d38:	d11d      	bne.n	8008d76 <get_fat+0x194>
			val = ld_dword(fs->win + clst * 4 % SS(fs)) & 0x0FFFFFFF;
 8008d3a:	693b      	ldr	r3, [r7, #16]
 8008d3c:	f103 0138 	add.w	r1, r3, #56	; 0x38
 8008d40:	683b      	ldr	r3, [r7, #0]
 8008d42:	009b      	lsls	r3, r3, #2
 8008d44:	693a      	ldr	r2, [r7, #16]
 8008d46:	8992      	ldrh	r2, [r2, #12]
 8008d48:	fbb3 f0f2 	udiv	r0, r3, r2
 8008d4c:	fb02 f200 	mul.w	r2, r2, r0
 8008d50:	1a9b      	subs	r3, r3, r2
 8008d52:	440b      	add	r3, r1
 8008d54:	4618      	mov	r0, r3
 8008d56:	f7ff fbef 	bl	8008538 <ld_dword>
 8008d5a:	4603      	mov	r3, r0
 8008d5c:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 8008d60:	617b      	str	r3, [r7, #20]
			break;
 8008d62:	e009      	b.n	8008d78 <get_fat+0x196>
				}
			}
			/* go to default */
#endif
		default:
			val = 1;	/* Internal error */
 8008d64:	2301      	movs	r3, #1
 8008d66:	617b      	str	r3, [r7, #20]
 8008d68:	e006      	b.n	8008d78 <get_fat+0x196>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8008d6a:	bf00      	nop
 8008d6c:	e004      	b.n	8008d78 <get_fat+0x196>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8008d6e:	bf00      	nop
 8008d70:	e002      	b.n	8008d78 <get_fat+0x196>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 8008d72:	bf00      	nop
 8008d74:	e000      	b.n	8008d78 <get_fat+0x196>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 8008d76:	bf00      	nop
		}
	}

	return val;
 8008d78:	697b      	ldr	r3, [r7, #20]
}
 8008d7a:	4618      	mov	r0, r3
 8008d7c:	3718      	adds	r7, #24
 8008d7e:	46bd      	mov	sp, r7
 8008d80:	bd80      	pop	{r7, pc}

08008d82 <put_fat>:
FRESULT put_fat (	/* FR_OK(0):succeeded, !=0:error */
	FATFS* fs,		/* Corresponding file system object */
	DWORD clst,		/* FAT index number (cluster number) to be changed */
	DWORD val		/* New value to be set to the entry */
)
{
 8008d82:	b590      	push	{r4, r7, lr}
 8008d84:	b089      	sub	sp, #36	; 0x24
 8008d86:	af00      	add	r7, sp, #0
 8008d88:	60f8      	str	r0, [r7, #12]
 8008d8a:	60b9      	str	r1, [r7, #8]
 8008d8c:	607a      	str	r2, [r7, #4]
	UINT bc;
	BYTE *p;
	FRESULT res = FR_INT_ERR;
 8008d8e:	2302      	movs	r3, #2
 8008d90:	77fb      	strb	r3, [r7, #31]

	if (clst >= 2 && clst < fs->n_fatent) {	/* Check if in valid range */
 8008d92:	68bb      	ldr	r3, [r7, #8]
 8008d94:	2b01      	cmp	r3, #1
 8008d96:	f240 8106 	bls.w	8008fa6 <put_fat+0x224>
 8008d9a:	68fb      	ldr	r3, [r7, #12]
 8008d9c:	69db      	ldr	r3, [r3, #28]
 8008d9e:	68ba      	ldr	r2, [r7, #8]
 8008da0:	429a      	cmp	r2, r3
 8008da2:	f080 8100 	bcs.w	8008fa6 <put_fat+0x224>
		switch (fs->fs_type) {
 8008da6:	68fb      	ldr	r3, [r7, #12]
 8008da8:	781b      	ldrb	r3, [r3, #0]
 8008daa:	2b02      	cmp	r3, #2
 8008dac:	f000 8088 	beq.w	8008ec0 <put_fat+0x13e>
 8008db0:	2b03      	cmp	r3, #3
 8008db2:	f000 80b0 	beq.w	8008f16 <put_fat+0x194>
 8008db6:	2b01      	cmp	r3, #1
 8008db8:	f040 80f5 	bne.w	8008fa6 <put_fat+0x224>
		case FS_FAT12 :	/* Bitfield items */
			bc = (UINT)clst; bc += bc / 2;
 8008dbc:	68bb      	ldr	r3, [r7, #8]
 8008dbe:	61bb      	str	r3, [r7, #24]
 8008dc0:	69bb      	ldr	r3, [r7, #24]
 8008dc2:	085b      	lsrs	r3, r3, #1
 8008dc4:	69ba      	ldr	r2, [r7, #24]
 8008dc6:	4413      	add	r3, r2
 8008dc8:	61bb      	str	r3, [r7, #24]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 8008dca:	68fb      	ldr	r3, [r7, #12]
 8008dcc:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8008dce:	68fb      	ldr	r3, [r7, #12]
 8008dd0:	899b      	ldrh	r3, [r3, #12]
 8008dd2:	4619      	mov	r1, r3
 8008dd4:	69bb      	ldr	r3, [r7, #24]
 8008dd6:	fbb3 f3f1 	udiv	r3, r3, r1
 8008dda:	4413      	add	r3, r2
 8008ddc:	4619      	mov	r1, r3
 8008dde:	68f8      	ldr	r0, [r7, #12]
 8008de0:	f7ff fe42 	bl	8008a68 <move_window>
 8008de4:	4603      	mov	r3, r0
 8008de6:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8008de8:	7ffb      	ldrb	r3, [r7, #31]
 8008dea:	2b00      	cmp	r3, #0
 8008dec:	f040 80d4 	bne.w	8008f98 <put_fat+0x216>
			p = fs->win + bc++ % SS(fs);
 8008df0:	68fb      	ldr	r3, [r7, #12]
 8008df2:	f103 0138 	add.w	r1, r3, #56	; 0x38
 8008df6:	69bb      	ldr	r3, [r7, #24]
 8008df8:	1c5a      	adds	r2, r3, #1
 8008dfa:	61ba      	str	r2, [r7, #24]
 8008dfc:	68fa      	ldr	r2, [r7, #12]
 8008dfe:	8992      	ldrh	r2, [r2, #12]
 8008e00:	fbb3 f0f2 	udiv	r0, r3, r2
 8008e04:	fb02 f200 	mul.w	r2, r2, r0
 8008e08:	1a9b      	subs	r3, r3, r2
 8008e0a:	440b      	add	r3, r1
 8008e0c:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? ((*p & 0x0F) | ((BYTE)val << 4)) : (BYTE)val;
 8008e0e:	68bb      	ldr	r3, [r7, #8]
 8008e10:	f003 0301 	and.w	r3, r3, #1
 8008e14:	2b00      	cmp	r3, #0
 8008e16:	d00d      	beq.n	8008e34 <put_fat+0xb2>
 8008e18:	697b      	ldr	r3, [r7, #20]
 8008e1a:	781b      	ldrb	r3, [r3, #0]
 8008e1c:	b25b      	sxtb	r3, r3
 8008e1e:	f003 030f 	and.w	r3, r3, #15
 8008e22:	b25a      	sxtb	r2, r3
 8008e24:	687b      	ldr	r3, [r7, #4]
 8008e26:	b2db      	uxtb	r3, r3
 8008e28:	011b      	lsls	r3, r3, #4
 8008e2a:	b25b      	sxtb	r3, r3
 8008e2c:	4313      	orrs	r3, r2
 8008e2e:	b25b      	sxtb	r3, r3
 8008e30:	b2db      	uxtb	r3, r3
 8008e32:	e001      	b.n	8008e38 <put_fat+0xb6>
 8008e34:	687b      	ldr	r3, [r7, #4]
 8008e36:	b2db      	uxtb	r3, r3
 8008e38:	697a      	ldr	r2, [r7, #20]
 8008e3a:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 8008e3c:	68fb      	ldr	r3, [r7, #12]
 8008e3e:	2201      	movs	r2, #1
 8008e40:	70da      	strb	r2, [r3, #3]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 8008e42:	68fb      	ldr	r3, [r7, #12]
 8008e44:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8008e46:	68fb      	ldr	r3, [r7, #12]
 8008e48:	899b      	ldrh	r3, [r3, #12]
 8008e4a:	4619      	mov	r1, r3
 8008e4c:	69bb      	ldr	r3, [r7, #24]
 8008e4e:	fbb3 f3f1 	udiv	r3, r3, r1
 8008e52:	4413      	add	r3, r2
 8008e54:	4619      	mov	r1, r3
 8008e56:	68f8      	ldr	r0, [r7, #12]
 8008e58:	f7ff fe06 	bl	8008a68 <move_window>
 8008e5c:	4603      	mov	r3, r0
 8008e5e:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8008e60:	7ffb      	ldrb	r3, [r7, #31]
 8008e62:	2b00      	cmp	r3, #0
 8008e64:	f040 809a 	bne.w	8008f9c <put_fat+0x21a>
			p = fs->win + bc % SS(fs);
 8008e68:	68fb      	ldr	r3, [r7, #12]
 8008e6a:	f103 0138 	add.w	r1, r3, #56	; 0x38
 8008e6e:	68fb      	ldr	r3, [r7, #12]
 8008e70:	899b      	ldrh	r3, [r3, #12]
 8008e72:	461a      	mov	r2, r3
 8008e74:	69bb      	ldr	r3, [r7, #24]
 8008e76:	fbb3 f0f2 	udiv	r0, r3, r2
 8008e7a:	fb02 f200 	mul.w	r2, r2, r0
 8008e7e:	1a9b      	subs	r3, r3, r2
 8008e80:	440b      	add	r3, r1
 8008e82:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? (BYTE)(val >> 4) : ((*p & 0xF0) | ((BYTE)(val >> 8) & 0x0F));
 8008e84:	68bb      	ldr	r3, [r7, #8]
 8008e86:	f003 0301 	and.w	r3, r3, #1
 8008e8a:	2b00      	cmp	r3, #0
 8008e8c:	d003      	beq.n	8008e96 <put_fat+0x114>
 8008e8e:	687b      	ldr	r3, [r7, #4]
 8008e90:	091b      	lsrs	r3, r3, #4
 8008e92:	b2db      	uxtb	r3, r3
 8008e94:	e00e      	b.n	8008eb4 <put_fat+0x132>
 8008e96:	697b      	ldr	r3, [r7, #20]
 8008e98:	781b      	ldrb	r3, [r3, #0]
 8008e9a:	b25b      	sxtb	r3, r3
 8008e9c:	f023 030f 	bic.w	r3, r3, #15
 8008ea0:	b25a      	sxtb	r2, r3
 8008ea2:	687b      	ldr	r3, [r7, #4]
 8008ea4:	0a1b      	lsrs	r3, r3, #8
 8008ea6:	b25b      	sxtb	r3, r3
 8008ea8:	f003 030f 	and.w	r3, r3, #15
 8008eac:	b25b      	sxtb	r3, r3
 8008eae:	4313      	orrs	r3, r2
 8008eb0:	b25b      	sxtb	r3, r3
 8008eb2:	b2db      	uxtb	r3, r3
 8008eb4:	697a      	ldr	r2, [r7, #20]
 8008eb6:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 8008eb8:	68fb      	ldr	r3, [r7, #12]
 8008eba:	2201      	movs	r2, #1
 8008ebc:	70da      	strb	r2, [r3, #3]
			break;
 8008ebe:	e072      	b.n	8008fa6 <put_fat+0x224>

		case FS_FAT16 :	/* WORD aligned items */
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 2)));
 8008ec0:	68fb      	ldr	r3, [r7, #12]
 8008ec2:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8008ec4:	68fb      	ldr	r3, [r7, #12]
 8008ec6:	899b      	ldrh	r3, [r3, #12]
 8008ec8:	085b      	lsrs	r3, r3, #1
 8008eca:	b29b      	uxth	r3, r3
 8008ecc:	4619      	mov	r1, r3
 8008ece:	68bb      	ldr	r3, [r7, #8]
 8008ed0:	fbb3 f3f1 	udiv	r3, r3, r1
 8008ed4:	4413      	add	r3, r2
 8008ed6:	4619      	mov	r1, r3
 8008ed8:	68f8      	ldr	r0, [r7, #12]
 8008eda:	f7ff fdc5 	bl	8008a68 <move_window>
 8008ede:	4603      	mov	r3, r0
 8008ee0:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8008ee2:	7ffb      	ldrb	r3, [r7, #31]
 8008ee4:	2b00      	cmp	r3, #0
 8008ee6:	d15b      	bne.n	8008fa0 <put_fat+0x21e>
			st_word(fs->win + clst * 2 % SS(fs), (WORD)val);
 8008ee8:	68fb      	ldr	r3, [r7, #12]
 8008eea:	f103 0138 	add.w	r1, r3, #56	; 0x38
 8008eee:	68bb      	ldr	r3, [r7, #8]
 8008ef0:	005b      	lsls	r3, r3, #1
 8008ef2:	68fa      	ldr	r2, [r7, #12]
 8008ef4:	8992      	ldrh	r2, [r2, #12]
 8008ef6:	fbb3 f0f2 	udiv	r0, r3, r2
 8008efa:	fb02 f200 	mul.w	r2, r2, r0
 8008efe:	1a9b      	subs	r3, r3, r2
 8008f00:	440b      	add	r3, r1
 8008f02:	687a      	ldr	r2, [r7, #4]
 8008f04:	b292      	uxth	r2, r2
 8008f06:	4611      	mov	r1, r2
 8008f08:	4618      	mov	r0, r3
 8008f0a:	f7ff fb38 	bl	800857e <st_word>
			fs->wflag = 1;
 8008f0e:	68fb      	ldr	r3, [r7, #12]
 8008f10:	2201      	movs	r2, #1
 8008f12:	70da      	strb	r2, [r3, #3]
			break;
 8008f14:	e047      	b.n	8008fa6 <put_fat+0x224>

		case FS_FAT32 :	/* DWORD aligned items */
#if _FS_EXFAT
		case FS_EXFAT :
#endif
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 4)));
 8008f16:	68fb      	ldr	r3, [r7, #12]
 8008f18:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8008f1a:	68fb      	ldr	r3, [r7, #12]
 8008f1c:	899b      	ldrh	r3, [r3, #12]
 8008f1e:	089b      	lsrs	r3, r3, #2
 8008f20:	b29b      	uxth	r3, r3
 8008f22:	4619      	mov	r1, r3
 8008f24:	68bb      	ldr	r3, [r7, #8]
 8008f26:	fbb3 f3f1 	udiv	r3, r3, r1
 8008f2a:	4413      	add	r3, r2
 8008f2c:	4619      	mov	r1, r3
 8008f2e:	68f8      	ldr	r0, [r7, #12]
 8008f30:	f7ff fd9a 	bl	8008a68 <move_window>
 8008f34:	4603      	mov	r3, r0
 8008f36:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8008f38:	7ffb      	ldrb	r3, [r7, #31]
 8008f3a:	2b00      	cmp	r3, #0
 8008f3c:	d132      	bne.n	8008fa4 <put_fat+0x222>
			if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
				val = (val & 0x0FFFFFFF) | (ld_dword(fs->win + clst * 4 % SS(fs)) & 0xF0000000);
 8008f3e:	687b      	ldr	r3, [r7, #4]
 8008f40:	f023 4470 	bic.w	r4, r3, #4026531840	; 0xf0000000
 8008f44:	68fb      	ldr	r3, [r7, #12]
 8008f46:	f103 0138 	add.w	r1, r3, #56	; 0x38
 8008f4a:	68bb      	ldr	r3, [r7, #8]
 8008f4c:	009b      	lsls	r3, r3, #2
 8008f4e:	68fa      	ldr	r2, [r7, #12]
 8008f50:	8992      	ldrh	r2, [r2, #12]
 8008f52:	fbb3 f0f2 	udiv	r0, r3, r2
 8008f56:	fb02 f200 	mul.w	r2, r2, r0
 8008f5a:	1a9b      	subs	r3, r3, r2
 8008f5c:	440b      	add	r3, r1
 8008f5e:	4618      	mov	r0, r3
 8008f60:	f7ff faea 	bl	8008538 <ld_dword>
 8008f64:	4603      	mov	r3, r0
 8008f66:	f003 4370 	and.w	r3, r3, #4026531840	; 0xf0000000
 8008f6a:	4323      	orrs	r3, r4
 8008f6c:	607b      	str	r3, [r7, #4]
			}
			st_dword(fs->win + clst * 4 % SS(fs), val);
 8008f6e:	68fb      	ldr	r3, [r7, #12]
 8008f70:	f103 0138 	add.w	r1, r3, #56	; 0x38
 8008f74:	68bb      	ldr	r3, [r7, #8]
 8008f76:	009b      	lsls	r3, r3, #2
 8008f78:	68fa      	ldr	r2, [r7, #12]
 8008f7a:	8992      	ldrh	r2, [r2, #12]
 8008f7c:	fbb3 f0f2 	udiv	r0, r3, r2
 8008f80:	fb02 f200 	mul.w	r2, r2, r0
 8008f84:	1a9b      	subs	r3, r3, r2
 8008f86:	440b      	add	r3, r1
 8008f88:	6879      	ldr	r1, [r7, #4]
 8008f8a:	4618      	mov	r0, r3
 8008f8c:	f7ff fb12 	bl	80085b4 <st_dword>
			fs->wflag = 1;
 8008f90:	68fb      	ldr	r3, [r7, #12]
 8008f92:	2201      	movs	r2, #1
 8008f94:	70da      	strb	r2, [r3, #3]
			break;
 8008f96:	e006      	b.n	8008fa6 <put_fat+0x224>
			if (res != FR_OK) break;
 8008f98:	bf00      	nop
 8008f9a:	e004      	b.n	8008fa6 <put_fat+0x224>
			if (res != FR_OK) break;
 8008f9c:	bf00      	nop
 8008f9e:	e002      	b.n	8008fa6 <put_fat+0x224>
			if (res != FR_OK) break;
 8008fa0:	bf00      	nop
 8008fa2:	e000      	b.n	8008fa6 <put_fat+0x224>
			if (res != FR_OK) break;
 8008fa4:	bf00      	nop
		}
	}
	return res;
 8008fa6:	7ffb      	ldrb	r3, [r7, #31]
}
 8008fa8:	4618      	mov	r0, r3
 8008faa:	3724      	adds	r7, #36	; 0x24
 8008fac:	46bd      	mov	sp, r7
 8008fae:	bd90      	pop	{r4, r7, pc}

08008fb0 <remove_chain>:
FRESULT remove_chain (	/* FR_OK(0):succeeded, !=0:error */
	_FDID* obj,			/* Corresponding object */
	DWORD clst,			/* Cluster to remove a chain from */
	DWORD pclst			/* Previous cluster of clst (0:an entire chain) */
)
{
 8008fb0:	b580      	push	{r7, lr}
 8008fb2:	b088      	sub	sp, #32
 8008fb4:	af00      	add	r7, sp, #0
 8008fb6:	60f8      	str	r0, [r7, #12]
 8008fb8:	60b9      	str	r1, [r7, #8]
 8008fba:	607a      	str	r2, [r7, #4]
	FRESULT res = FR_OK;
 8008fbc:	2300      	movs	r3, #0
 8008fbe:	77fb      	strb	r3, [r7, #31]
	DWORD nxt;
	FATFS *fs = obj->fs;
 8008fc0:	68fb      	ldr	r3, [r7, #12]
 8008fc2:	681b      	ldr	r3, [r3, #0]
 8008fc4:	61bb      	str	r3, [r7, #24]
#endif
#if _USE_TRIM
	DWORD rt[2];
#endif

	if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Check if in valid range */
 8008fc6:	68bb      	ldr	r3, [r7, #8]
 8008fc8:	2b01      	cmp	r3, #1
 8008fca:	d904      	bls.n	8008fd6 <remove_chain+0x26>
 8008fcc:	69bb      	ldr	r3, [r7, #24]
 8008fce:	69db      	ldr	r3, [r3, #28]
 8008fd0:	68ba      	ldr	r2, [r7, #8]
 8008fd2:	429a      	cmp	r2, r3
 8008fd4:	d301      	bcc.n	8008fda <remove_chain+0x2a>
 8008fd6:	2302      	movs	r3, #2
 8008fd8:	e04b      	b.n	8009072 <remove_chain+0xc2>

	/* Mark the previous cluster 'EOC' on the FAT if it exists */
	if (pclst && (!_FS_EXFAT || fs->fs_type != FS_EXFAT || obj->stat != 2)) {
 8008fda:	687b      	ldr	r3, [r7, #4]
 8008fdc:	2b00      	cmp	r3, #0
 8008fde:	d00c      	beq.n	8008ffa <remove_chain+0x4a>
		res = put_fat(fs, pclst, 0xFFFFFFFF);
 8008fe0:	f04f 32ff 	mov.w	r2, #4294967295
 8008fe4:	6879      	ldr	r1, [r7, #4]
 8008fe6:	69b8      	ldr	r0, [r7, #24]
 8008fe8:	f7ff fecb 	bl	8008d82 <put_fat>
 8008fec:	4603      	mov	r3, r0
 8008fee:	77fb      	strb	r3, [r7, #31]
		if (res != FR_OK) return res;
 8008ff0:	7ffb      	ldrb	r3, [r7, #31]
 8008ff2:	2b00      	cmp	r3, #0
 8008ff4:	d001      	beq.n	8008ffa <remove_chain+0x4a>
 8008ff6:	7ffb      	ldrb	r3, [r7, #31]
 8008ff8:	e03b      	b.n	8009072 <remove_chain+0xc2>
	}

	/* Remove the chain */
	do {
		nxt = get_fat(obj, clst);			/* Get cluster status */
 8008ffa:	68b9      	ldr	r1, [r7, #8]
 8008ffc:	68f8      	ldr	r0, [r7, #12]
 8008ffe:	f7ff fdf0 	bl	8008be2 <get_fat>
 8009002:	6178      	str	r0, [r7, #20]
		if (nxt == 0) break;				/* Empty cluster? */
 8009004:	697b      	ldr	r3, [r7, #20]
 8009006:	2b00      	cmp	r3, #0
 8009008:	d031      	beq.n	800906e <remove_chain+0xbe>
		if (nxt == 1) return FR_INT_ERR;	/* Internal error? */
 800900a:	697b      	ldr	r3, [r7, #20]
 800900c:	2b01      	cmp	r3, #1
 800900e:	d101      	bne.n	8009014 <remove_chain+0x64>
 8009010:	2302      	movs	r3, #2
 8009012:	e02e      	b.n	8009072 <remove_chain+0xc2>
		if (nxt == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error? */
 8009014:	697b      	ldr	r3, [r7, #20]
 8009016:	f1b3 3fff 	cmp.w	r3, #4294967295
 800901a:	d101      	bne.n	8009020 <remove_chain+0x70>
 800901c:	2301      	movs	r3, #1
 800901e:	e028      	b.n	8009072 <remove_chain+0xc2>
		if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
			res = put_fat(fs, clst, 0);		/* Mark the cluster 'free' on the FAT */
 8009020:	2200      	movs	r2, #0
 8009022:	68b9      	ldr	r1, [r7, #8]
 8009024:	69b8      	ldr	r0, [r7, #24]
 8009026:	f7ff feac 	bl	8008d82 <put_fat>
 800902a:	4603      	mov	r3, r0
 800902c:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) return res;
 800902e:	7ffb      	ldrb	r3, [r7, #31]
 8009030:	2b00      	cmp	r3, #0
 8009032:	d001      	beq.n	8009038 <remove_chain+0x88>
 8009034:	7ffb      	ldrb	r3, [r7, #31]
 8009036:	e01c      	b.n	8009072 <remove_chain+0xc2>
		}
		if (fs->free_clst < fs->n_fatent - 2) {	/* Update FSINFO */
 8009038:	69bb      	ldr	r3, [r7, #24]
 800903a:	699a      	ldr	r2, [r3, #24]
 800903c:	69bb      	ldr	r3, [r7, #24]
 800903e:	69db      	ldr	r3, [r3, #28]
 8009040:	3b02      	subs	r3, #2
 8009042:	429a      	cmp	r2, r3
 8009044:	d20b      	bcs.n	800905e <remove_chain+0xae>
			fs->free_clst++;
 8009046:	69bb      	ldr	r3, [r7, #24]
 8009048:	699b      	ldr	r3, [r3, #24]
 800904a:	1c5a      	adds	r2, r3, #1
 800904c:	69bb      	ldr	r3, [r7, #24]
 800904e:	619a      	str	r2, [r3, #24]
			fs->fsi_flag |= 1;
 8009050:	69bb      	ldr	r3, [r7, #24]
 8009052:	791b      	ldrb	r3, [r3, #4]
 8009054:	f043 0301 	orr.w	r3, r3, #1
 8009058:	b2da      	uxtb	r2, r3
 800905a:	69bb      	ldr	r3, [r7, #24]
 800905c:	711a      	strb	r2, [r3, #4]
			disk_ioctl(fs->drv, CTRL_TRIM, rt);				/* Inform device the block can be erased */
#endif
			scl = ecl = nxt;
		}
#endif
		clst = nxt;					/* Next cluster */
 800905e:	697b      	ldr	r3, [r7, #20]
 8009060:	60bb      	str	r3, [r7, #8]
	} while (clst < fs->n_fatent);	/* Repeat while not the last link */
 8009062:	69bb      	ldr	r3, [r7, #24]
 8009064:	69db      	ldr	r3, [r3, #28]
 8009066:	68ba      	ldr	r2, [r7, #8]
 8009068:	429a      	cmp	r2, r3
 800906a:	d3c6      	bcc.n	8008ffa <remove_chain+0x4a>
 800906c:	e000      	b.n	8009070 <remove_chain+0xc0>
		if (nxt == 0) break;				/* Empty cluster? */
 800906e:	bf00      	nop
				obj->stat = 2;	/* Change the object status 'contiguous' */
			}
		}
	}
#endif
	return FR_OK;
 8009070:	2300      	movs	r3, #0
}
 8009072:	4618      	mov	r0, r3
 8009074:	3720      	adds	r7, #32
 8009076:	46bd      	mov	sp, r7
 8009078:	bd80      	pop	{r7, pc}

0800907a <create_chain>:
static
DWORD create_chain (	/* 0:No free cluster, 1:Internal error, 0xFFFFFFFF:Disk error, >=2:New cluster# */
	_FDID* obj,			/* Corresponding object */
	DWORD clst			/* Cluster# to stretch, 0:Create a new chain */
)
{
 800907a:	b580      	push	{r7, lr}
 800907c:	b088      	sub	sp, #32
 800907e:	af00      	add	r7, sp, #0
 8009080:	6078      	str	r0, [r7, #4]
 8009082:	6039      	str	r1, [r7, #0]
	DWORD cs, ncl, scl;
	FRESULT res;
	FATFS *fs = obj->fs;
 8009084:	687b      	ldr	r3, [r7, #4]
 8009086:	681b      	ldr	r3, [r3, #0]
 8009088:	613b      	str	r3, [r7, #16]


	if (clst == 0) {	/* Create a new chain */
 800908a:	683b      	ldr	r3, [r7, #0]
 800908c:	2b00      	cmp	r3, #0
 800908e:	d10d      	bne.n	80090ac <create_chain+0x32>
		scl = fs->last_clst;				/* Get suggested cluster to start from */
 8009090:	693b      	ldr	r3, [r7, #16]
 8009092:	695b      	ldr	r3, [r3, #20]
 8009094:	61bb      	str	r3, [r7, #24]
		if (scl == 0 || scl >= fs->n_fatent) scl = 1;
 8009096:	69bb      	ldr	r3, [r7, #24]
 8009098:	2b00      	cmp	r3, #0
 800909a:	d004      	beq.n	80090a6 <create_chain+0x2c>
 800909c:	693b      	ldr	r3, [r7, #16]
 800909e:	69db      	ldr	r3, [r3, #28]
 80090a0:	69ba      	ldr	r2, [r7, #24]
 80090a2:	429a      	cmp	r2, r3
 80090a4:	d31b      	bcc.n	80090de <create_chain+0x64>
 80090a6:	2301      	movs	r3, #1
 80090a8:	61bb      	str	r3, [r7, #24]
 80090aa:	e018      	b.n	80090de <create_chain+0x64>
	}
	else {				/* Stretch current chain */
		cs = get_fat(obj, clst);			/* Check the cluster status */
 80090ac:	6839      	ldr	r1, [r7, #0]
 80090ae:	6878      	ldr	r0, [r7, #4]
 80090b0:	f7ff fd97 	bl	8008be2 <get_fat>
 80090b4:	60f8      	str	r0, [r7, #12]
		if (cs < 2) return 1;				/* Invalid FAT value */
 80090b6:	68fb      	ldr	r3, [r7, #12]
 80090b8:	2b01      	cmp	r3, #1
 80090ba:	d801      	bhi.n	80090c0 <create_chain+0x46>
 80090bc:	2301      	movs	r3, #1
 80090be:	e070      	b.n	80091a2 <create_chain+0x128>
		if (cs == 0xFFFFFFFF) return cs;	/* A disk error occurred */
 80090c0:	68fb      	ldr	r3, [r7, #12]
 80090c2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80090c6:	d101      	bne.n	80090cc <create_chain+0x52>
 80090c8:	68fb      	ldr	r3, [r7, #12]
 80090ca:	e06a      	b.n	80091a2 <create_chain+0x128>
		if (cs < fs->n_fatent) return cs;	/* It is already followed by next cluster */
 80090cc:	693b      	ldr	r3, [r7, #16]
 80090ce:	69db      	ldr	r3, [r3, #28]
 80090d0:	68fa      	ldr	r2, [r7, #12]
 80090d2:	429a      	cmp	r2, r3
 80090d4:	d201      	bcs.n	80090da <create_chain+0x60>
 80090d6:	68fb      	ldr	r3, [r7, #12]
 80090d8:	e063      	b.n	80091a2 <create_chain+0x128>
		scl = clst;
 80090da:	683b      	ldr	r3, [r7, #0]
 80090dc:	61bb      	str	r3, [r7, #24]
			}
		}
	} else
#endif
	{	/* On the FAT12/16/32 volume */
		ncl = scl;	/* Start cluster */
 80090de:	69bb      	ldr	r3, [r7, #24]
 80090e0:	61fb      	str	r3, [r7, #28]
		for (;;) {
			ncl++;							/* Next cluster */
 80090e2:	69fb      	ldr	r3, [r7, #28]
 80090e4:	3301      	adds	r3, #1
 80090e6:	61fb      	str	r3, [r7, #28]
			if (ncl >= fs->n_fatent) {		/* Check wrap-around */
 80090e8:	693b      	ldr	r3, [r7, #16]
 80090ea:	69db      	ldr	r3, [r3, #28]
 80090ec:	69fa      	ldr	r2, [r7, #28]
 80090ee:	429a      	cmp	r2, r3
 80090f0:	d307      	bcc.n	8009102 <create_chain+0x88>
				ncl = 2;
 80090f2:	2302      	movs	r3, #2
 80090f4:	61fb      	str	r3, [r7, #28]
				if (ncl > scl) return 0;	/* No free cluster */
 80090f6:	69fa      	ldr	r2, [r7, #28]
 80090f8:	69bb      	ldr	r3, [r7, #24]
 80090fa:	429a      	cmp	r2, r3
 80090fc:	d901      	bls.n	8009102 <create_chain+0x88>
 80090fe:	2300      	movs	r3, #0
 8009100:	e04f      	b.n	80091a2 <create_chain+0x128>
			}
			cs = get_fat(obj, ncl);			/* Get the cluster status */
 8009102:	69f9      	ldr	r1, [r7, #28]
 8009104:	6878      	ldr	r0, [r7, #4]
 8009106:	f7ff fd6c 	bl	8008be2 <get_fat>
 800910a:	60f8      	str	r0, [r7, #12]
			if (cs == 0) break;				/* Found a free cluster */
 800910c:	68fb      	ldr	r3, [r7, #12]
 800910e:	2b00      	cmp	r3, #0
 8009110:	d00e      	beq.n	8009130 <create_chain+0xb6>
			if (cs == 1 || cs == 0xFFFFFFFF) return cs;	/* An error occurred */
 8009112:	68fb      	ldr	r3, [r7, #12]
 8009114:	2b01      	cmp	r3, #1
 8009116:	d003      	beq.n	8009120 <create_chain+0xa6>
 8009118:	68fb      	ldr	r3, [r7, #12]
 800911a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800911e:	d101      	bne.n	8009124 <create_chain+0xaa>
 8009120:	68fb      	ldr	r3, [r7, #12]
 8009122:	e03e      	b.n	80091a2 <create_chain+0x128>
			if (ncl == scl) return 0;		/* No free cluster */
 8009124:	69fa      	ldr	r2, [r7, #28]
 8009126:	69bb      	ldr	r3, [r7, #24]
 8009128:	429a      	cmp	r2, r3
 800912a:	d1da      	bne.n	80090e2 <create_chain+0x68>
 800912c:	2300      	movs	r3, #0
 800912e:	e038      	b.n	80091a2 <create_chain+0x128>
			if (cs == 0) break;				/* Found a free cluster */
 8009130:	bf00      	nop
		}
		res = put_fat(fs, ncl, 0xFFFFFFFF);	/* Mark the new cluster 'EOC' */
 8009132:	f04f 32ff 	mov.w	r2, #4294967295
 8009136:	69f9      	ldr	r1, [r7, #28]
 8009138:	6938      	ldr	r0, [r7, #16]
 800913a:	f7ff fe22 	bl	8008d82 <put_fat>
 800913e:	4603      	mov	r3, r0
 8009140:	75fb      	strb	r3, [r7, #23]
		if (res == FR_OK && clst != 0) {
 8009142:	7dfb      	ldrb	r3, [r7, #23]
 8009144:	2b00      	cmp	r3, #0
 8009146:	d109      	bne.n	800915c <create_chain+0xe2>
 8009148:	683b      	ldr	r3, [r7, #0]
 800914a:	2b00      	cmp	r3, #0
 800914c:	d006      	beq.n	800915c <create_chain+0xe2>
			res = put_fat(fs, clst, ncl);	/* Link it from the previous one if needed */
 800914e:	69fa      	ldr	r2, [r7, #28]
 8009150:	6839      	ldr	r1, [r7, #0]
 8009152:	6938      	ldr	r0, [r7, #16]
 8009154:	f7ff fe15 	bl	8008d82 <put_fat>
 8009158:	4603      	mov	r3, r0
 800915a:	75fb      	strb	r3, [r7, #23]
		}
	}

	if (res == FR_OK) {			/* Update FSINFO if function succeeded. */
 800915c:	7dfb      	ldrb	r3, [r7, #23]
 800915e:	2b00      	cmp	r3, #0
 8009160:	d116      	bne.n	8009190 <create_chain+0x116>
		fs->last_clst = ncl;
 8009162:	693b      	ldr	r3, [r7, #16]
 8009164:	69fa      	ldr	r2, [r7, #28]
 8009166:	615a      	str	r2, [r3, #20]
		if (fs->free_clst <= fs->n_fatent - 2) fs->free_clst--;
 8009168:	693b      	ldr	r3, [r7, #16]
 800916a:	699a      	ldr	r2, [r3, #24]
 800916c:	693b      	ldr	r3, [r7, #16]
 800916e:	69db      	ldr	r3, [r3, #28]
 8009170:	3b02      	subs	r3, #2
 8009172:	429a      	cmp	r2, r3
 8009174:	d804      	bhi.n	8009180 <create_chain+0x106>
 8009176:	693b      	ldr	r3, [r7, #16]
 8009178:	699b      	ldr	r3, [r3, #24]
 800917a:	1e5a      	subs	r2, r3, #1
 800917c:	693b      	ldr	r3, [r7, #16]
 800917e:	619a      	str	r2, [r3, #24]
		fs->fsi_flag |= 1;
 8009180:	693b      	ldr	r3, [r7, #16]
 8009182:	791b      	ldrb	r3, [r3, #4]
 8009184:	f043 0301 	orr.w	r3, r3, #1
 8009188:	b2da      	uxtb	r2, r3
 800918a:	693b      	ldr	r3, [r7, #16]
 800918c:	711a      	strb	r2, [r3, #4]
 800918e:	e007      	b.n	80091a0 <create_chain+0x126>
	} else {
		ncl = (res == FR_DISK_ERR) ? 0xFFFFFFFF : 1;	/* Failed. Generate error status */
 8009190:	7dfb      	ldrb	r3, [r7, #23]
 8009192:	2b01      	cmp	r3, #1
 8009194:	d102      	bne.n	800919c <create_chain+0x122>
 8009196:	f04f 33ff 	mov.w	r3, #4294967295
 800919a:	e000      	b.n	800919e <create_chain+0x124>
 800919c:	2301      	movs	r3, #1
 800919e:	61fb      	str	r3, [r7, #28]
	}

	return ncl;		/* Return new cluster number or error status */
 80091a0:	69fb      	ldr	r3, [r7, #28]
}
 80091a2:	4618      	mov	r0, r3
 80091a4:	3720      	adds	r7, #32
 80091a6:	46bd      	mov	sp, r7
 80091a8:	bd80      	pop	{r7, pc}

080091aa <clmt_clust>:
static
DWORD clmt_clust (	/* <2:Error, >=2:Cluster number */
	FIL* fp,		/* Pointer to the file object */
	FSIZE_t ofs		/* File offset to be converted to cluster# */
)
{
 80091aa:	b480      	push	{r7}
 80091ac:	b087      	sub	sp, #28
 80091ae:	af00      	add	r7, sp, #0
 80091b0:	6078      	str	r0, [r7, #4]
 80091b2:	6039      	str	r1, [r7, #0]
	DWORD cl, ncl, *tbl;
	FATFS *fs = fp->obj.fs;
 80091b4:	687b      	ldr	r3, [r7, #4]
 80091b6:	681b      	ldr	r3, [r3, #0]
 80091b8:	60fb      	str	r3, [r7, #12]


	tbl = fp->cltbl + 1;	/* Top of CLMT */
 80091ba:	687b      	ldr	r3, [r7, #4]
 80091bc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80091be:	3304      	adds	r3, #4
 80091c0:	613b      	str	r3, [r7, #16]
	cl = (DWORD)(ofs / SS(fs) / fs->csize);	/* Cluster order from top of the file */
 80091c2:	68fb      	ldr	r3, [r7, #12]
 80091c4:	899b      	ldrh	r3, [r3, #12]
 80091c6:	461a      	mov	r2, r3
 80091c8:	683b      	ldr	r3, [r7, #0]
 80091ca:	fbb3 f3f2 	udiv	r3, r3, r2
 80091ce:	68fa      	ldr	r2, [r7, #12]
 80091d0:	8952      	ldrh	r2, [r2, #10]
 80091d2:	fbb3 f3f2 	udiv	r3, r3, r2
 80091d6:	617b      	str	r3, [r7, #20]
	for (;;) {
		ncl = *tbl++;			/* Number of cluters in the fragment */
 80091d8:	693b      	ldr	r3, [r7, #16]
 80091da:	1d1a      	adds	r2, r3, #4
 80091dc:	613a      	str	r2, [r7, #16]
 80091de:	681b      	ldr	r3, [r3, #0]
 80091e0:	60bb      	str	r3, [r7, #8]
		if (ncl == 0) return 0;	/* End of table? (error) */
 80091e2:	68bb      	ldr	r3, [r7, #8]
 80091e4:	2b00      	cmp	r3, #0
 80091e6:	d101      	bne.n	80091ec <clmt_clust+0x42>
 80091e8:	2300      	movs	r3, #0
 80091ea:	e010      	b.n	800920e <clmt_clust+0x64>
		if (cl < ncl) break;	/* In this fragment? */
 80091ec:	697a      	ldr	r2, [r7, #20]
 80091ee:	68bb      	ldr	r3, [r7, #8]
 80091f0:	429a      	cmp	r2, r3
 80091f2:	d307      	bcc.n	8009204 <clmt_clust+0x5a>
		cl -= ncl; tbl++;		/* Next fragment */
 80091f4:	697a      	ldr	r2, [r7, #20]
 80091f6:	68bb      	ldr	r3, [r7, #8]
 80091f8:	1ad3      	subs	r3, r2, r3
 80091fa:	617b      	str	r3, [r7, #20]
 80091fc:	693b      	ldr	r3, [r7, #16]
 80091fe:	3304      	adds	r3, #4
 8009200:	613b      	str	r3, [r7, #16]
		ncl = *tbl++;			/* Number of cluters in the fragment */
 8009202:	e7e9      	b.n	80091d8 <clmt_clust+0x2e>
		if (cl < ncl) break;	/* In this fragment? */
 8009204:	bf00      	nop
	}
	return cl + *tbl;	/* Return the cluster number */
 8009206:	693b      	ldr	r3, [r7, #16]
 8009208:	681a      	ldr	r2, [r3, #0]
 800920a:	697b      	ldr	r3, [r7, #20]
 800920c:	4413      	add	r3, r2
}
 800920e:	4618      	mov	r0, r3
 8009210:	371c      	adds	r7, #28
 8009212:	46bd      	mov	sp, r7
 8009214:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009218:	4770      	bx	lr

0800921a <dir_sdi>:
static
FRESULT dir_sdi (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to directory object */
	DWORD ofs		/* Offset of directory table */
)
{
 800921a:	b580      	push	{r7, lr}
 800921c:	b086      	sub	sp, #24
 800921e:	af00      	add	r7, sp, #0
 8009220:	6078      	str	r0, [r7, #4]
 8009222:	6039      	str	r1, [r7, #0]
	DWORD csz, clst;
	FATFS *fs = dp->obj.fs;
 8009224:	687b      	ldr	r3, [r7, #4]
 8009226:	681b      	ldr	r3, [r3, #0]
 8009228:	613b      	str	r3, [r7, #16]


	if (ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR) || ofs % SZDIRE) {	/* Check range of offset and alignment */
 800922a:	683b      	ldr	r3, [r7, #0]
 800922c:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8009230:	d204      	bcs.n	800923c <dir_sdi+0x22>
 8009232:	683b      	ldr	r3, [r7, #0]
 8009234:	f003 031f 	and.w	r3, r3, #31
 8009238:	2b00      	cmp	r3, #0
 800923a:	d001      	beq.n	8009240 <dir_sdi+0x26>
		return FR_INT_ERR;
 800923c:	2302      	movs	r3, #2
 800923e:	e071      	b.n	8009324 <dir_sdi+0x10a>
	}
	dp->dptr = ofs;				/* Set current offset */
 8009240:	687b      	ldr	r3, [r7, #4]
 8009242:	683a      	ldr	r2, [r7, #0]
 8009244:	615a      	str	r2, [r3, #20]
	clst = dp->obj.sclust;		/* Table start cluster (0:root) */
 8009246:	687b      	ldr	r3, [r7, #4]
 8009248:	689b      	ldr	r3, [r3, #8]
 800924a:	617b      	str	r3, [r7, #20]
	if (clst == 0 && fs->fs_type >= FS_FAT32) {	/* Replace cluster# 0 with root cluster# */
 800924c:	697b      	ldr	r3, [r7, #20]
 800924e:	2b00      	cmp	r3, #0
 8009250:	d106      	bne.n	8009260 <dir_sdi+0x46>
 8009252:	693b      	ldr	r3, [r7, #16]
 8009254:	781b      	ldrb	r3, [r3, #0]
 8009256:	2b02      	cmp	r3, #2
 8009258:	d902      	bls.n	8009260 <dir_sdi+0x46>
		clst = fs->dirbase;
 800925a:	693b      	ldr	r3, [r7, #16]
 800925c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800925e:	617b      	str	r3, [r7, #20]
		if (_FS_EXFAT) dp->obj.stat = 0;	/* exFAT: Root dir has an FAT chain */
	}

	if (clst == 0) {	/* Static table (root-directory in FAT12/16) */
 8009260:	697b      	ldr	r3, [r7, #20]
 8009262:	2b00      	cmp	r3, #0
 8009264:	d10c      	bne.n	8009280 <dir_sdi+0x66>
		if (ofs / SZDIRE >= fs->n_rootdir)	return FR_INT_ERR;	/* Is index out of range? */
 8009266:	683b      	ldr	r3, [r7, #0]
 8009268:	095b      	lsrs	r3, r3, #5
 800926a:	693a      	ldr	r2, [r7, #16]
 800926c:	8912      	ldrh	r2, [r2, #8]
 800926e:	4293      	cmp	r3, r2
 8009270:	d301      	bcc.n	8009276 <dir_sdi+0x5c>
 8009272:	2302      	movs	r3, #2
 8009274:	e056      	b.n	8009324 <dir_sdi+0x10a>
		dp->sect = fs->dirbase;
 8009276:	693b      	ldr	r3, [r7, #16]
 8009278:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800927a:	687b      	ldr	r3, [r7, #4]
 800927c:	61da      	str	r2, [r3, #28]
 800927e:	e02d      	b.n	80092dc <dir_sdi+0xc2>

	} else {			/* Dynamic table (sub-directory or root-directory in FAT32+) */
		csz = (DWORD)fs->csize * SS(fs);	/* Bytes per cluster */
 8009280:	693b      	ldr	r3, [r7, #16]
 8009282:	895b      	ldrh	r3, [r3, #10]
 8009284:	461a      	mov	r2, r3
 8009286:	693b      	ldr	r3, [r7, #16]
 8009288:	899b      	ldrh	r3, [r3, #12]
 800928a:	fb03 f302 	mul.w	r3, r3, r2
 800928e:	60fb      	str	r3, [r7, #12]
		while (ofs >= csz) {				/* Follow cluster chain */
 8009290:	e019      	b.n	80092c6 <dir_sdi+0xac>
			clst = get_fat(&dp->obj, clst);				/* Get next cluster */
 8009292:	687b      	ldr	r3, [r7, #4]
 8009294:	6979      	ldr	r1, [r7, #20]
 8009296:	4618      	mov	r0, r3
 8009298:	f7ff fca3 	bl	8008be2 <get_fat>
 800929c:	6178      	str	r0, [r7, #20]
			if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 800929e:	697b      	ldr	r3, [r7, #20]
 80092a0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80092a4:	d101      	bne.n	80092aa <dir_sdi+0x90>
 80092a6:	2301      	movs	r3, #1
 80092a8:	e03c      	b.n	8009324 <dir_sdi+0x10a>
			if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Reached to end of table or internal error */
 80092aa:	697b      	ldr	r3, [r7, #20]
 80092ac:	2b01      	cmp	r3, #1
 80092ae:	d904      	bls.n	80092ba <dir_sdi+0xa0>
 80092b0:	693b      	ldr	r3, [r7, #16]
 80092b2:	69db      	ldr	r3, [r3, #28]
 80092b4:	697a      	ldr	r2, [r7, #20]
 80092b6:	429a      	cmp	r2, r3
 80092b8:	d301      	bcc.n	80092be <dir_sdi+0xa4>
 80092ba:	2302      	movs	r3, #2
 80092bc:	e032      	b.n	8009324 <dir_sdi+0x10a>
			ofs -= csz;
 80092be:	683a      	ldr	r2, [r7, #0]
 80092c0:	68fb      	ldr	r3, [r7, #12]
 80092c2:	1ad3      	subs	r3, r2, r3
 80092c4:	603b      	str	r3, [r7, #0]
		while (ofs >= csz) {				/* Follow cluster chain */
 80092c6:	683a      	ldr	r2, [r7, #0]
 80092c8:	68fb      	ldr	r3, [r7, #12]
 80092ca:	429a      	cmp	r2, r3
 80092cc:	d2e1      	bcs.n	8009292 <dir_sdi+0x78>
		}
		dp->sect = clust2sect(fs, clst);
 80092ce:	6979      	ldr	r1, [r7, #20]
 80092d0:	6938      	ldr	r0, [r7, #16]
 80092d2:	f7ff fc67 	bl	8008ba4 <clust2sect>
 80092d6:	4602      	mov	r2, r0
 80092d8:	687b      	ldr	r3, [r7, #4]
 80092da:	61da      	str	r2, [r3, #28]
	}
	dp->clust = clst;					/* Current cluster# */
 80092dc:	687b      	ldr	r3, [r7, #4]
 80092de:	697a      	ldr	r2, [r7, #20]
 80092e0:	619a      	str	r2, [r3, #24]
	if (!dp->sect) return FR_INT_ERR;
 80092e2:	687b      	ldr	r3, [r7, #4]
 80092e4:	69db      	ldr	r3, [r3, #28]
 80092e6:	2b00      	cmp	r3, #0
 80092e8:	d101      	bne.n	80092ee <dir_sdi+0xd4>
 80092ea:	2302      	movs	r3, #2
 80092ec:	e01a      	b.n	8009324 <dir_sdi+0x10a>
	dp->sect += ofs / SS(fs);			/* Sector# of the directory entry */
 80092ee:	687b      	ldr	r3, [r7, #4]
 80092f0:	69da      	ldr	r2, [r3, #28]
 80092f2:	693b      	ldr	r3, [r7, #16]
 80092f4:	899b      	ldrh	r3, [r3, #12]
 80092f6:	4619      	mov	r1, r3
 80092f8:	683b      	ldr	r3, [r7, #0]
 80092fa:	fbb3 f3f1 	udiv	r3, r3, r1
 80092fe:	441a      	add	r2, r3
 8009300:	687b      	ldr	r3, [r7, #4]
 8009302:	61da      	str	r2, [r3, #28]
	dp->dir = fs->win + (ofs % SS(fs));	/* Pointer to the entry in the win[] */
 8009304:	693b      	ldr	r3, [r7, #16]
 8009306:	f103 0138 	add.w	r1, r3, #56	; 0x38
 800930a:	693b      	ldr	r3, [r7, #16]
 800930c:	899b      	ldrh	r3, [r3, #12]
 800930e:	461a      	mov	r2, r3
 8009310:	683b      	ldr	r3, [r7, #0]
 8009312:	fbb3 f0f2 	udiv	r0, r3, r2
 8009316:	fb02 f200 	mul.w	r2, r2, r0
 800931a:	1a9b      	subs	r3, r3, r2
 800931c:	18ca      	adds	r2, r1, r3
 800931e:	687b      	ldr	r3, [r7, #4]
 8009320:	621a      	str	r2, [r3, #32]

	return FR_OK;
 8009322:	2300      	movs	r3, #0
}
 8009324:	4618      	mov	r0, r3
 8009326:	3718      	adds	r7, #24
 8009328:	46bd      	mov	sp, r7
 800932a:	bd80      	pop	{r7, pc}

0800932c <dir_next>:
static
FRESULT dir_next (	/* FR_OK(0):succeeded, FR_NO_FILE:End of table, FR_DENIED:Could not stretch */
	DIR* dp,		/* Pointer to the directory object */
	int stretch		/* 0: Do not stretch table, 1: Stretch table if needed */
)
{
 800932c:	b580      	push	{r7, lr}
 800932e:	b086      	sub	sp, #24
 8009330:	af00      	add	r7, sp, #0
 8009332:	6078      	str	r0, [r7, #4]
 8009334:	6039      	str	r1, [r7, #0]
	DWORD ofs, clst;
	FATFS *fs = dp->obj.fs;
 8009336:	687b      	ldr	r3, [r7, #4]
 8009338:	681b      	ldr	r3, [r3, #0]
 800933a:	60fb      	str	r3, [r7, #12]
#if !_FS_READONLY
	UINT n;
#endif

	ofs = dp->dptr + SZDIRE;	/* Next entry */
 800933c:	687b      	ldr	r3, [r7, #4]
 800933e:	695b      	ldr	r3, [r3, #20]
 8009340:	3320      	adds	r3, #32
 8009342:	60bb      	str	r3, [r7, #8]
	if (!dp->sect || ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR)) return FR_NO_FILE;	/* Report EOT when offset has reached max value */
 8009344:	687b      	ldr	r3, [r7, #4]
 8009346:	69db      	ldr	r3, [r3, #28]
 8009348:	2b00      	cmp	r3, #0
 800934a:	d003      	beq.n	8009354 <dir_next+0x28>
 800934c:	68bb      	ldr	r3, [r7, #8]
 800934e:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8009352:	d301      	bcc.n	8009358 <dir_next+0x2c>
 8009354:	2304      	movs	r3, #4
 8009356:	e0bb      	b.n	80094d0 <dir_next+0x1a4>

	if (ofs % SS(fs) == 0) {	/* Sector changed? */
 8009358:	68fb      	ldr	r3, [r7, #12]
 800935a:	899b      	ldrh	r3, [r3, #12]
 800935c:	461a      	mov	r2, r3
 800935e:	68bb      	ldr	r3, [r7, #8]
 8009360:	fbb3 f1f2 	udiv	r1, r3, r2
 8009364:	fb02 f201 	mul.w	r2, r2, r1
 8009368:	1a9b      	subs	r3, r3, r2
 800936a:	2b00      	cmp	r3, #0
 800936c:	f040 809d 	bne.w	80094aa <dir_next+0x17e>
		dp->sect++;				/* Next sector */
 8009370:	687b      	ldr	r3, [r7, #4]
 8009372:	69db      	ldr	r3, [r3, #28]
 8009374:	1c5a      	adds	r2, r3, #1
 8009376:	687b      	ldr	r3, [r7, #4]
 8009378:	61da      	str	r2, [r3, #28]

		if (!dp->clust) {		/* Static table */
 800937a:	687b      	ldr	r3, [r7, #4]
 800937c:	699b      	ldr	r3, [r3, #24]
 800937e:	2b00      	cmp	r3, #0
 8009380:	d10b      	bne.n	800939a <dir_next+0x6e>
			if (ofs / SZDIRE >= fs->n_rootdir) {	/* Report EOT if it reached end of static table */
 8009382:	68bb      	ldr	r3, [r7, #8]
 8009384:	095b      	lsrs	r3, r3, #5
 8009386:	68fa      	ldr	r2, [r7, #12]
 8009388:	8912      	ldrh	r2, [r2, #8]
 800938a:	4293      	cmp	r3, r2
 800938c:	f0c0 808d 	bcc.w	80094aa <dir_next+0x17e>
				dp->sect = 0; return FR_NO_FILE;
 8009390:	687b      	ldr	r3, [r7, #4]
 8009392:	2200      	movs	r2, #0
 8009394:	61da      	str	r2, [r3, #28]
 8009396:	2304      	movs	r3, #4
 8009398:	e09a      	b.n	80094d0 <dir_next+0x1a4>
			}
		}
		else {					/* Dynamic table */
			if ((ofs / SS(fs) & (fs->csize - 1)) == 0) {		/* Cluster changed? */
 800939a:	68fb      	ldr	r3, [r7, #12]
 800939c:	899b      	ldrh	r3, [r3, #12]
 800939e:	461a      	mov	r2, r3
 80093a0:	68bb      	ldr	r3, [r7, #8]
 80093a2:	fbb3 f3f2 	udiv	r3, r3, r2
 80093a6:	68fa      	ldr	r2, [r7, #12]
 80093a8:	8952      	ldrh	r2, [r2, #10]
 80093aa:	3a01      	subs	r2, #1
 80093ac:	4013      	ands	r3, r2
 80093ae:	2b00      	cmp	r3, #0
 80093b0:	d17b      	bne.n	80094aa <dir_next+0x17e>
				clst = get_fat(&dp->obj, dp->clust);			/* Get next cluster */
 80093b2:	687a      	ldr	r2, [r7, #4]
 80093b4:	687b      	ldr	r3, [r7, #4]
 80093b6:	699b      	ldr	r3, [r3, #24]
 80093b8:	4619      	mov	r1, r3
 80093ba:	4610      	mov	r0, r2
 80093bc:	f7ff fc11 	bl	8008be2 <get_fat>
 80093c0:	6178      	str	r0, [r7, #20]
				if (clst <= 1) return FR_INT_ERR;				/* Internal error */
 80093c2:	697b      	ldr	r3, [r7, #20]
 80093c4:	2b01      	cmp	r3, #1
 80093c6:	d801      	bhi.n	80093cc <dir_next+0xa0>
 80093c8:	2302      	movs	r3, #2
 80093ca:	e081      	b.n	80094d0 <dir_next+0x1a4>
				if (clst == 0xFFFFFFFF) return FR_DISK_ERR;		/* Disk error */
 80093cc:	697b      	ldr	r3, [r7, #20]
 80093ce:	f1b3 3fff 	cmp.w	r3, #4294967295
 80093d2:	d101      	bne.n	80093d8 <dir_next+0xac>
 80093d4:	2301      	movs	r3, #1
 80093d6:	e07b      	b.n	80094d0 <dir_next+0x1a4>
				if (clst >= fs->n_fatent) {						/* Reached end of dynamic table */
 80093d8:	68fb      	ldr	r3, [r7, #12]
 80093da:	69db      	ldr	r3, [r3, #28]
 80093dc:	697a      	ldr	r2, [r7, #20]
 80093de:	429a      	cmp	r2, r3
 80093e0:	d359      	bcc.n	8009496 <dir_next+0x16a>
#if !_FS_READONLY
					if (!stretch) {								/* If no stretch, report EOT */
 80093e2:	683b      	ldr	r3, [r7, #0]
 80093e4:	2b00      	cmp	r3, #0
 80093e6:	d104      	bne.n	80093f2 <dir_next+0xc6>
						dp->sect = 0; return FR_NO_FILE;
 80093e8:	687b      	ldr	r3, [r7, #4]
 80093ea:	2200      	movs	r2, #0
 80093ec:	61da      	str	r2, [r3, #28]
 80093ee:	2304      	movs	r3, #4
 80093f0:	e06e      	b.n	80094d0 <dir_next+0x1a4>
					}
					clst = create_chain(&dp->obj, dp->clust);	/* Allocate a cluster */
 80093f2:	687a      	ldr	r2, [r7, #4]
 80093f4:	687b      	ldr	r3, [r7, #4]
 80093f6:	699b      	ldr	r3, [r3, #24]
 80093f8:	4619      	mov	r1, r3
 80093fa:	4610      	mov	r0, r2
 80093fc:	f7ff fe3d 	bl	800907a <create_chain>
 8009400:	6178      	str	r0, [r7, #20]
					if (clst == 0) return FR_DENIED;			/* No free cluster */
 8009402:	697b      	ldr	r3, [r7, #20]
 8009404:	2b00      	cmp	r3, #0
 8009406:	d101      	bne.n	800940c <dir_next+0xe0>
 8009408:	2307      	movs	r3, #7
 800940a:	e061      	b.n	80094d0 <dir_next+0x1a4>
					if (clst == 1) return FR_INT_ERR;			/* Internal error */
 800940c:	697b      	ldr	r3, [r7, #20]
 800940e:	2b01      	cmp	r3, #1
 8009410:	d101      	bne.n	8009416 <dir_next+0xea>
 8009412:	2302      	movs	r3, #2
 8009414:	e05c      	b.n	80094d0 <dir_next+0x1a4>
					if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 8009416:	697b      	ldr	r3, [r7, #20]
 8009418:	f1b3 3fff 	cmp.w	r3, #4294967295
 800941c:	d101      	bne.n	8009422 <dir_next+0xf6>
 800941e:	2301      	movs	r3, #1
 8009420:	e056      	b.n	80094d0 <dir_next+0x1a4>
					/* Clean-up the stretched table */
					if (_FS_EXFAT) dp->obj.stat |= 4;			/* The directory needs to be updated */
					if (sync_window(fs) != FR_OK) return FR_DISK_ERR;	/* Flush disk access window */
 8009422:	68f8      	ldr	r0, [r7, #12]
 8009424:	f7ff fadc 	bl	80089e0 <sync_window>
 8009428:	4603      	mov	r3, r0
 800942a:	2b00      	cmp	r3, #0
 800942c:	d001      	beq.n	8009432 <dir_next+0x106>
 800942e:	2301      	movs	r3, #1
 8009430:	e04e      	b.n	80094d0 <dir_next+0x1a4>
					mem_set(fs->win, 0, SS(fs));				/* Clear window buffer */
 8009432:	68fb      	ldr	r3, [r7, #12]
 8009434:	f103 0038 	add.w	r0, r3, #56	; 0x38
 8009438:	68fb      	ldr	r3, [r7, #12]
 800943a:	899b      	ldrh	r3, [r3, #12]
 800943c:	461a      	mov	r2, r3
 800943e:	2100      	movs	r1, #0
 8009440:	f7ff f905 	bl	800864e <mem_set>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 8009444:	2300      	movs	r3, #0
 8009446:	613b      	str	r3, [r7, #16]
 8009448:	6979      	ldr	r1, [r7, #20]
 800944a:	68f8      	ldr	r0, [r7, #12]
 800944c:	f7ff fbaa 	bl	8008ba4 <clust2sect>
 8009450:	4602      	mov	r2, r0
 8009452:	68fb      	ldr	r3, [r7, #12]
 8009454:	635a      	str	r2, [r3, #52]	; 0x34
 8009456:	e012      	b.n	800947e <dir_next+0x152>
						fs->wflag = 1;
 8009458:	68fb      	ldr	r3, [r7, #12]
 800945a:	2201      	movs	r2, #1
 800945c:	70da      	strb	r2, [r3, #3]
						if (sync_window(fs) != FR_OK) return FR_DISK_ERR;
 800945e:	68f8      	ldr	r0, [r7, #12]
 8009460:	f7ff fabe 	bl	80089e0 <sync_window>
 8009464:	4603      	mov	r3, r0
 8009466:	2b00      	cmp	r3, #0
 8009468:	d001      	beq.n	800946e <dir_next+0x142>
 800946a:	2301      	movs	r3, #1
 800946c:	e030      	b.n	80094d0 <dir_next+0x1a4>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 800946e:	693b      	ldr	r3, [r7, #16]
 8009470:	3301      	adds	r3, #1
 8009472:	613b      	str	r3, [r7, #16]
 8009474:	68fb      	ldr	r3, [r7, #12]
 8009476:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009478:	1c5a      	adds	r2, r3, #1
 800947a:	68fb      	ldr	r3, [r7, #12]
 800947c:	635a      	str	r2, [r3, #52]	; 0x34
 800947e:	68fb      	ldr	r3, [r7, #12]
 8009480:	895b      	ldrh	r3, [r3, #10]
 8009482:	461a      	mov	r2, r3
 8009484:	693b      	ldr	r3, [r7, #16]
 8009486:	4293      	cmp	r3, r2
 8009488:	d3e6      	bcc.n	8009458 <dir_next+0x12c>
					}
					fs->winsect -= n;							/* Restore window offset */
 800948a:	68fb      	ldr	r3, [r7, #12]
 800948c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800948e:	693b      	ldr	r3, [r7, #16]
 8009490:	1ad2      	subs	r2, r2, r3
 8009492:	68fb      	ldr	r3, [r7, #12]
 8009494:	635a      	str	r2, [r3, #52]	; 0x34
#else
					if (!stretch) dp->sect = 0;					/* (this line is to suppress compiler warning) */
					dp->sect = 0; return FR_NO_FILE;			/* Report EOT */
#endif
				}
				dp->clust = clst;		/* Initialize data for new cluster */
 8009496:	687b      	ldr	r3, [r7, #4]
 8009498:	697a      	ldr	r2, [r7, #20]
 800949a:	619a      	str	r2, [r3, #24]
				dp->sect = clust2sect(fs, clst);
 800949c:	6979      	ldr	r1, [r7, #20]
 800949e:	68f8      	ldr	r0, [r7, #12]
 80094a0:	f7ff fb80 	bl	8008ba4 <clust2sect>
 80094a4:	4602      	mov	r2, r0
 80094a6:	687b      	ldr	r3, [r7, #4]
 80094a8:	61da      	str	r2, [r3, #28]
			}
		}
	}
	dp->dptr = ofs;						/* Current entry */
 80094aa:	687b      	ldr	r3, [r7, #4]
 80094ac:	68ba      	ldr	r2, [r7, #8]
 80094ae:	615a      	str	r2, [r3, #20]
	dp->dir = fs->win + ofs % SS(fs);	/* Pointer to the entry in the win[] */
 80094b0:	68fb      	ldr	r3, [r7, #12]
 80094b2:	f103 0138 	add.w	r1, r3, #56	; 0x38
 80094b6:	68fb      	ldr	r3, [r7, #12]
 80094b8:	899b      	ldrh	r3, [r3, #12]
 80094ba:	461a      	mov	r2, r3
 80094bc:	68bb      	ldr	r3, [r7, #8]
 80094be:	fbb3 f0f2 	udiv	r0, r3, r2
 80094c2:	fb02 f200 	mul.w	r2, r2, r0
 80094c6:	1a9b      	subs	r3, r3, r2
 80094c8:	18ca      	adds	r2, r1, r3
 80094ca:	687b      	ldr	r3, [r7, #4]
 80094cc:	621a      	str	r2, [r3, #32]

	return FR_OK;
 80094ce:	2300      	movs	r3, #0
}
 80094d0:	4618      	mov	r0, r3
 80094d2:	3718      	adds	r7, #24
 80094d4:	46bd      	mov	sp, r7
 80094d6:	bd80      	pop	{r7, pc}

080094d8 <dir_alloc>:
static
FRESULT dir_alloc (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to the directory object */
	UINT nent		/* Number of contiguous entries to allocate */
)
{
 80094d8:	b580      	push	{r7, lr}
 80094da:	b086      	sub	sp, #24
 80094dc:	af00      	add	r7, sp, #0
 80094de:	6078      	str	r0, [r7, #4]
 80094e0:	6039      	str	r1, [r7, #0]
	FRESULT res;
	UINT n;
	FATFS *fs = dp->obj.fs;
 80094e2:	687b      	ldr	r3, [r7, #4]
 80094e4:	681b      	ldr	r3, [r3, #0]
 80094e6:	60fb      	str	r3, [r7, #12]


	res = dir_sdi(dp, 0);
 80094e8:	2100      	movs	r1, #0
 80094ea:	6878      	ldr	r0, [r7, #4]
 80094ec:	f7ff fe95 	bl	800921a <dir_sdi>
 80094f0:	4603      	mov	r3, r0
 80094f2:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 80094f4:	7dfb      	ldrb	r3, [r7, #23]
 80094f6:	2b00      	cmp	r3, #0
 80094f8:	d12b      	bne.n	8009552 <dir_alloc+0x7a>
		n = 0;
 80094fa:	2300      	movs	r3, #0
 80094fc:	613b      	str	r3, [r7, #16]
		do {
			res = move_window(fs, dp->sect);
 80094fe:	687b      	ldr	r3, [r7, #4]
 8009500:	69db      	ldr	r3, [r3, #28]
 8009502:	4619      	mov	r1, r3
 8009504:	68f8      	ldr	r0, [r7, #12]
 8009506:	f7ff faaf 	bl	8008a68 <move_window>
 800950a:	4603      	mov	r3, r0
 800950c:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 800950e:	7dfb      	ldrb	r3, [r7, #23]
 8009510:	2b00      	cmp	r3, #0
 8009512:	d11d      	bne.n	8009550 <dir_alloc+0x78>
#if _FS_EXFAT
			if ((fs->fs_type == FS_EXFAT) ? (int)((dp->dir[XDIR_Type] & 0x80) == 0) : (int)(dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0)) {
#else
			if (dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0) {
 8009514:	687b      	ldr	r3, [r7, #4]
 8009516:	6a1b      	ldr	r3, [r3, #32]
 8009518:	781b      	ldrb	r3, [r3, #0]
 800951a:	2be5      	cmp	r3, #229	; 0xe5
 800951c:	d004      	beq.n	8009528 <dir_alloc+0x50>
 800951e:	687b      	ldr	r3, [r7, #4]
 8009520:	6a1b      	ldr	r3, [r3, #32]
 8009522:	781b      	ldrb	r3, [r3, #0]
 8009524:	2b00      	cmp	r3, #0
 8009526:	d107      	bne.n	8009538 <dir_alloc+0x60>
#endif
				if (++n == nent) break;	/* A block of contiguous free entries is found */
 8009528:	693b      	ldr	r3, [r7, #16]
 800952a:	3301      	adds	r3, #1
 800952c:	613b      	str	r3, [r7, #16]
 800952e:	693a      	ldr	r2, [r7, #16]
 8009530:	683b      	ldr	r3, [r7, #0]
 8009532:	429a      	cmp	r2, r3
 8009534:	d102      	bne.n	800953c <dir_alloc+0x64>
 8009536:	e00c      	b.n	8009552 <dir_alloc+0x7a>
			} else {
				n = 0;					/* Not a blank entry. Restart to search */
 8009538:	2300      	movs	r3, #0
 800953a:	613b      	str	r3, [r7, #16]
			}
			res = dir_next(dp, 1);
 800953c:	2101      	movs	r1, #1
 800953e:	6878      	ldr	r0, [r7, #4]
 8009540:	f7ff fef4 	bl	800932c <dir_next>
 8009544:	4603      	mov	r3, r0
 8009546:	75fb      	strb	r3, [r7, #23]
		} while (res == FR_OK);	/* Next entry with table stretch enabled */
 8009548:	7dfb      	ldrb	r3, [r7, #23]
 800954a:	2b00      	cmp	r3, #0
 800954c:	d0d7      	beq.n	80094fe <dir_alloc+0x26>
 800954e:	e000      	b.n	8009552 <dir_alloc+0x7a>
			if (res != FR_OK) break;
 8009550:	bf00      	nop
	}

	if (res == FR_NO_FILE) res = FR_DENIED;	/* No directory entry to allocate */
 8009552:	7dfb      	ldrb	r3, [r7, #23]
 8009554:	2b04      	cmp	r3, #4
 8009556:	d101      	bne.n	800955c <dir_alloc+0x84>
 8009558:	2307      	movs	r3, #7
 800955a:	75fb      	strb	r3, [r7, #23]
	return res;
 800955c:	7dfb      	ldrb	r3, [r7, #23]
}
 800955e:	4618      	mov	r0, r3
 8009560:	3718      	adds	r7, #24
 8009562:	46bd      	mov	sp, r7
 8009564:	bd80      	pop	{r7, pc}

08009566 <ld_clust>:
static
DWORD ld_clust (	/* Returns the top cluster value of the SFN entry */
	FATFS* fs,		/* Pointer to the fs object */
	const BYTE* dir	/* Pointer to the key entry */
)
{
 8009566:	b580      	push	{r7, lr}
 8009568:	b084      	sub	sp, #16
 800956a:	af00      	add	r7, sp, #0
 800956c:	6078      	str	r0, [r7, #4]
 800956e:	6039      	str	r1, [r7, #0]
	DWORD cl;

	cl = ld_word(dir + DIR_FstClusLO);
 8009570:	683b      	ldr	r3, [r7, #0]
 8009572:	331a      	adds	r3, #26
 8009574:	4618      	mov	r0, r3
 8009576:	f7fe ffc7 	bl	8008508 <ld_word>
 800957a:	4603      	mov	r3, r0
 800957c:	60fb      	str	r3, [r7, #12]
	if (fs->fs_type == FS_FAT32) {
 800957e:	687b      	ldr	r3, [r7, #4]
 8009580:	781b      	ldrb	r3, [r3, #0]
 8009582:	2b03      	cmp	r3, #3
 8009584:	d109      	bne.n	800959a <ld_clust+0x34>
		cl |= (DWORD)ld_word(dir + DIR_FstClusHI) << 16;
 8009586:	683b      	ldr	r3, [r7, #0]
 8009588:	3314      	adds	r3, #20
 800958a:	4618      	mov	r0, r3
 800958c:	f7fe ffbc 	bl	8008508 <ld_word>
 8009590:	4603      	mov	r3, r0
 8009592:	041b      	lsls	r3, r3, #16
 8009594:	68fa      	ldr	r2, [r7, #12]
 8009596:	4313      	orrs	r3, r2
 8009598:	60fb      	str	r3, [r7, #12]
	}

	return cl;
 800959a:	68fb      	ldr	r3, [r7, #12]
}
 800959c:	4618      	mov	r0, r3
 800959e:	3710      	adds	r7, #16
 80095a0:	46bd      	mov	sp, r7
 80095a2:	bd80      	pop	{r7, pc}

080095a4 <st_clust>:
void st_clust (
	FATFS* fs,	/* Pointer to the fs object */
	BYTE* dir,	/* Pointer to the key entry */
	DWORD cl	/* Value to be set */
)
{
 80095a4:	b580      	push	{r7, lr}
 80095a6:	b084      	sub	sp, #16
 80095a8:	af00      	add	r7, sp, #0
 80095aa:	60f8      	str	r0, [r7, #12]
 80095ac:	60b9      	str	r1, [r7, #8]
 80095ae:	607a      	str	r2, [r7, #4]
	st_word(dir + DIR_FstClusLO, (WORD)cl);
 80095b0:	68bb      	ldr	r3, [r7, #8]
 80095b2:	331a      	adds	r3, #26
 80095b4:	687a      	ldr	r2, [r7, #4]
 80095b6:	b292      	uxth	r2, r2
 80095b8:	4611      	mov	r1, r2
 80095ba:	4618      	mov	r0, r3
 80095bc:	f7fe ffdf 	bl	800857e <st_word>
	if (fs->fs_type == FS_FAT32) {
 80095c0:	68fb      	ldr	r3, [r7, #12]
 80095c2:	781b      	ldrb	r3, [r3, #0]
 80095c4:	2b03      	cmp	r3, #3
 80095c6:	d109      	bne.n	80095dc <st_clust+0x38>
		st_word(dir + DIR_FstClusHI, (WORD)(cl >> 16));
 80095c8:	68bb      	ldr	r3, [r7, #8]
 80095ca:	f103 0214 	add.w	r2, r3, #20
 80095ce:	687b      	ldr	r3, [r7, #4]
 80095d0:	0c1b      	lsrs	r3, r3, #16
 80095d2:	b29b      	uxth	r3, r3
 80095d4:	4619      	mov	r1, r3
 80095d6:	4610      	mov	r0, r2
 80095d8:	f7fe ffd1 	bl	800857e <st_word>
	}
}
 80095dc:	bf00      	nop
 80095de:	3710      	adds	r7, #16
 80095e0:	46bd      	mov	sp, r7
 80095e2:	bd80      	pop	{r7, pc}

080095e4 <cmp_lfn>:
static
int cmp_lfn (				/* 1:matched, 0:not matched */
	const WCHAR* lfnbuf,	/* Pointer to the LFN working buffer to be compared */
	BYTE* dir				/* Pointer to the directory entry containing the part of LFN */
)
{
 80095e4:	b590      	push	{r4, r7, lr}
 80095e6:	b087      	sub	sp, #28
 80095e8:	af00      	add	r7, sp, #0
 80095ea:	6078      	str	r0, [r7, #4]
 80095ec:	6039      	str	r1, [r7, #0]
	UINT i, s;
	WCHAR wc, uc;


	if (ld_word(dir + LDIR_FstClusLO) != 0) return 0;	/* Check LDIR_FstClusLO */
 80095ee:	683b      	ldr	r3, [r7, #0]
 80095f0:	331a      	adds	r3, #26
 80095f2:	4618      	mov	r0, r3
 80095f4:	f7fe ff88 	bl	8008508 <ld_word>
 80095f8:	4603      	mov	r3, r0
 80095fa:	2b00      	cmp	r3, #0
 80095fc:	d001      	beq.n	8009602 <cmp_lfn+0x1e>
 80095fe:	2300      	movs	r3, #0
 8009600:	e059      	b.n	80096b6 <cmp_lfn+0xd2>

	i = ((dir[LDIR_Ord] & 0x3F) - 1) * 13;	/* Offset in the LFN buffer */
 8009602:	683b      	ldr	r3, [r7, #0]
 8009604:	781b      	ldrb	r3, [r3, #0]
 8009606:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800960a:	1e5a      	subs	r2, r3, #1
 800960c:	4613      	mov	r3, r2
 800960e:	005b      	lsls	r3, r3, #1
 8009610:	4413      	add	r3, r2
 8009612:	009b      	lsls	r3, r3, #2
 8009614:	4413      	add	r3, r2
 8009616:	617b      	str	r3, [r7, #20]

	for (wc = 1, s = 0; s < 13; s++) {		/* Process all characters in the entry */
 8009618:	2301      	movs	r3, #1
 800961a:	81fb      	strh	r3, [r7, #14]
 800961c:	2300      	movs	r3, #0
 800961e:	613b      	str	r3, [r7, #16]
 8009620:	e033      	b.n	800968a <cmp_lfn+0xa6>
		uc = ld_word(dir + LfnOfs[s]);		/* Pick an LFN character */
 8009622:	4a27      	ldr	r2, [pc, #156]	; (80096c0 <cmp_lfn+0xdc>)
 8009624:	693b      	ldr	r3, [r7, #16]
 8009626:	4413      	add	r3, r2
 8009628:	781b      	ldrb	r3, [r3, #0]
 800962a:	461a      	mov	r2, r3
 800962c:	683b      	ldr	r3, [r7, #0]
 800962e:	4413      	add	r3, r2
 8009630:	4618      	mov	r0, r3
 8009632:	f7fe ff69 	bl	8008508 <ld_word>
 8009636:	4603      	mov	r3, r0
 8009638:	81bb      	strh	r3, [r7, #12]
		if (wc) {
 800963a:	89fb      	ldrh	r3, [r7, #14]
 800963c:	2b00      	cmp	r3, #0
 800963e:	d01a      	beq.n	8009676 <cmp_lfn+0x92>
			if (i >= _MAX_LFN || ff_wtoupper(uc) != ff_wtoupper(lfnbuf[i++])) {	/* Compare it */
 8009640:	697b      	ldr	r3, [r7, #20]
 8009642:	2bfe      	cmp	r3, #254	; 0xfe
 8009644:	d812      	bhi.n	800966c <cmp_lfn+0x88>
 8009646:	89bb      	ldrh	r3, [r7, #12]
 8009648:	4618      	mov	r0, r3
 800964a:	f7fe fe35 	bl	80082b8 <ff_wtoupper>
 800964e:	4603      	mov	r3, r0
 8009650:	461c      	mov	r4, r3
 8009652:	697b      	ldr	r3, [r7, #20]
 8009654:	1c5a      	adds	r2, r3, #1
 8009656:	617a      	str	r2, [r7, #20]
 8009658:	005b      	lsls	r3, r3, #1
 800965a:	687a      	ldr	r2, [r7, #4]
 800965c:	4413      	add	r3, r2
 800965e:	881b      	ldrh	r3, [r3, #0]
 8009660:	4618      	mov	r0, r3
 8009662:	f7fe fe29 	bl	80082b8 <ff_wtoupper>
 8009666:	4603      	mov	r3, r0
 8009668:	429c      	cmp	r4, r3
 800966a:	d001      	beq.n	8009670 <cmp_lfn+0x8c>
				return 0;					/* Not matched */
 800966c:	2300      	movs	r3, #0
 800966e:	e022      	b.n	80096b6 <cmp_lfn+0xd2>
			}
			wc = uc;
 8009670:	89bb      	ldrh	r3, [r7, #12]
 8009672:	81fb      	strh	r3, [r7, #14]
 8009674:	e006      	b.n	8009684 <cmp_lfn+0xa0>
		} else {
			if (uc != 0xFFFF) return 0;		/* Check filler */
 8009676:	89bb      	ldrh	r3, [r7, #12]
 8009678:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800967c:	4293      	cmp	r3, r2
 800967e:	d001      	beq.n	8009684 <cmp_lfn+0xa0>
 8009680:	2300      	movs	r3, #0
 8009682:	e018      	b.n	80096b6 <cmp_lfn+0xd2>
	for (wc = 1, s = 0; s < 13; s++) {		/* Process all characters in the entry */
 8009684:	693b      	ldr	r3, [r7, #16]
 8009686:	3301      	adds	r3, #1
 8009688:	613b      	str	r3, [r7, #16]
 800968a:	693b      	ldr	r3, [r7, #16]
 800968c:	2b0c      	cmp	r3, #12
 800968e:	d9c8      	bls.n	8009622 <cmp_lfn+0x3e>
		}
	}

	if ((dir[LDIR_Ord] & LLEF) && wc && lfnbuf[i]) return 0;	/* Last segment matched but different length */
 8009690:	683b      	ldr	r3, [r7, #0]
 8009692:	781b      	ldrb	r3, [r3, #0]
 8009694:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009698:	2b00      	cmp	r3, #0
 800969a:	d00b      	beq.n	80096b4 <cmp_lfn+0xd0>
 800969c:	89fb      	ldrh	r3, [r7, #14]
 800969e:	2b00      	cmp	r3, #0
 80096a0:	d008      	beq.n	80096b4 <cmp_lfn+0xd0>
 80096a2:	697b      	ldr	r3, [r7, #20]
 80096a4:	005b      	lsls	r3, r3, #1
 80096a6:	687a      	ldr	r2, [r7, #4]
 80096a8:	4413      	add	r3, r2
 80096aa:	881b      	ldrh	r3, [r3, #0]
 80096ac:	2b00      	cmp	r3, #0
 80096ae:	d001      	beq.n	80096b4 <cmp_lfn+0xd0>
 80096b0:	2300      	movs	r3, #0
 80096b2:	e000      	b.n	80096b6 <cmp_lfn+0xd2>

	return 1;		/* The part of LFN matched */
 80096b4:	2301      	movs	r3, #1
}
 80096b6:	4618      	mov	r0, r3
 80096b8:	371c      	adds	r7, #28
 80096ba:	46bd      	mov	sp, r7
 80096bc:	bd90      	pop	{r4, r7, pc}
 80096be:	bf00      	nop
 80096c0:	0800c8c8 	.word	0x0800c8c8

080096c4 <put_lfn>:
	const WCHAR* lfn,	/* Pointer to the LFN */
	BYTE* dir,			/* Pointer to the LFN entry to be created */
	BYTE ord,			/* LFN order (1-20) */
	BYTE sum			/* Checksum of the corresponding SFN */
)
{
 80096c4:	b580      	push	{r7, lr}
 80096c6:	b088      	sub	sp, #32
 80096c8:	af00      	add	r7, sp, #0
 80096ca:	60f8      	str	r0, [r7, #12]
 80096cc:	60b9      	str	r1, [r7, #8]
 80096ce:	4611      	mov	r1, r2
 80096d0:	461a      	mov	r2, r3
 80096d2:	460b      	mov	r3, r1
 80096d4:	71fb      	strb	r3, [r7, #7]
 80096d6:	4613      	mov	r3, r2
 80096d8:	71bb      	strb	r3, [r7, #6]
	UINT i, s;
	WCHAR wc;


	dir[LDIR_Chksum] = sum;			/* Set checksum */
 80096da:	68bb      	ldr	r3, [r7, #8]
 80096dc:	330d      	adds	r3, #13
 80096de:	79ba      	ldrb	r2, [r7, #6]
 80096e0:	701a      	strb	r2, [r3, #0]
	dir[LDIR_Attr] = AM_LFN;		/* Set attribute. LFN entry */
 80096e2:	68bb      	ldr	r3, [r7, #8]
 80096e4:	330b      	adds	r3, #11
 80096e6:	220f      	movs	r2, #15
 80096e8:	701a      	strb	r2, [r3, #0]
	dir[LDIR_Type] = 0;
 80096ea:	68bb      	ldr	r3, [r7, #8]
 80096ec:	330c      	adds	r3, #12
 80096ee:	2200      	movs	r2, #0
 80096f0:	701a      	strb	r2, [r3, #0]
	st_word(dir + LDIR_FstClusLO, 0);
 80096f2:	68bb      	ldr	r3, [r7, #8]
 80096f4:	331a      	adds	r3, #26
 80096f6:	2100      	movs	r1, #0
 80096f8:	4618      	mov	r0, r3
 80096fa:	f7fe ff40 	bl	800857e <st_word>

	i = (ord - 1) * 13;				/* Get offset in the LFN working buffer */
 80096fe:	79fb      	ldrb	r3, [r7, #7]
 8009700:	1e5a      	subs	r2, r3, #1
 8009702:	4613      	mov	r3, r2
 8009704:	005b      	lsls	r3, r3, #1
 8009706:	4413      	add	r3, r2
 8009708:	009b      	lsls	r3, r3, #2
 800970a:	4413      	add	r3, r2
 800970c:	61fb      	str	r3, [r7, #28]
	s = wc = 0;
 800970e:	2300      	movs	r3, #0
 8009710:	82fb      	strh	r3, [r7, #22]
 8009712:	2300      	movs	r3, #0
 8009714:	61bb      	str	r3, [r7, #24]
	do {
		if (wc != 0xFFFF) wc = lfn[i++];	/* Get an effective character */
 8009716:	8afb      	ldrh	r3, [r7, #22]
 8009718:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800971c:	4293      	cmp	r3, r2
 800971e:	d007      	beq.n	8009730 <put_lfn+0x6c>
 8009720:	69fb      	ldr	r3, [r7, #28]
 8009722:	1c5a      	adds	r2, r3, #1
 8009724:	61fa      	str	r2, [r7, #28]
 8009726:	005b      	lsls	r3, r3, #1
 8009728:	68fa      	ldr	r2, [r7, #12]
 800972a:	4413      	add	r3, r2
 800972c:	881b      	ldrh	r3, [r3, #0]
 800972e:	82fb      	strh	r3, [r7, #22]
		st_word(dir + LfnOfs[s], wc);		/* Put it */
 8009730:	4a17      	ldr	r2, [pc, #92]	; (8009790 <put_lfn+0xcc>)
 8009732:	69bb      	ldr	r3, [r7, #24]
 8009734:	4413      	add	r3, r2
 8009736:	781b      	ldrb	r3, [r3, #0]
 8009738:	461a      	mov	r2, r3
 800973a:	68bb      	ldr	r3, [r7, #8]
 800973c:	4413      	add	r3, r2
 800973e:	8afa      	ldrh	r2, [r7, #22]
 8009740:	4611      	mov	r1, r2
 8009742:	4618      	mov	r0, r3
 8009744:	f7fe ff1b 	bl	800857e <st_word>
		if (wc == 0) wc = 0xFFFF;		/* Padding characters for left locations */
 8009748:	8afb      	ldrh	r3, [r7, #22]
 800974a:	2b00      	cmp	r3, #0
 800974c:	d102      	bne.n	8009754 <put_lfn+0x90>
 800974e:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8009752:	82fb      	strh	r3, [r7, #22]
	} while (++s < 13);
 8009754:	69bb      	ldr	r3, [r7, #24]
 8009756:	3301      	adds	r3, #1
 8009758:	61bb      	str	r3, [r7, #24]
 800975a:	69bb      	ldr	r3, [r7, #24]
 800975c:	2b0c      	cmp	r3, #12
 800975e:	d9da      	bls.n	8009716 <put_lfn+0x52>
	if (wc == 0xFFFF || !lfn[i]) ord |= LLEF;	/* Last LFN part is the start of LFN sequence */
 8009760:	8afb      	ldrh	r3, [r7, #22]
 8009762:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8009766:	4293      	cmp	r3, r2
 8009768:	d006      	beq.n	8009778 <put_lfn+0xb4>
 800976a:	69fb      	ldr	r3, [r7, #28]
 800976c:	005b      	lsls	r3, r3, #1
 800976e:	68fa      	ldr	r2, [r7, #12]
 8009770:	4413      	add	r3, r2
 8009772:	881b      	ldrh	r3, [r3, #0]
 8009774:	2b00      	cmp	r3, #0
 8009776:	d103      	bne.n	8009780 <put_lfn+0xbc>
 8009778:	79fb      	ldrb	r3, [r7, #7]
 800977a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800977e:	71fb      	strb	r3, [r7, #7]
	dir[LDIR_Ord] = ord;			/* Set the LFN order */
 8009780:	68bb      	ldr	r3, [r7, #8]
 8009782:	79fa      	ldrb	r2, [r7, #7]
 8009784:	701a      	strb	r2, [r3, #0]
}
 8009786:	bf00      	nop
 8009788:	3720      	adds	r7, #32
 800978a:	46bd      	mov	sp, r7
 800978c:	bd80      	pop	{r7, pc}
 800978e:	bf00      	nop
 8009790:	0800c8c8 	.word	0x0800c8c8

08009794 <gen_numname>:
	BYTE* dst,			/* Pointer to the buffer to store numbered SFN */
	const BYTE* src,	/* Pointer to SFN */
	const WCHAR* lfn,	/* Pointer to LFN */
	UINT seq			/* Sequence number */
)
{
 8009794:	b580      	push	{r7, lr}
 8009796:	b08c      	sub	sp, #48	; 0x30
 8009798:	af00      	add	r7, sp, #0
 800979a:	60f8      	str	r0, [r7, #12]
 800979c:	60b9      	str	r1, [r7, #8]
 800979e:	607a      	str	r2, [r7, #4]
 80097a0:	603b      	str	r3, [r7, #0]
	UINT i, j;
	WCHAR wc;
	DWORD sr;


	mem_cpy(dst, src, 11);
 80097a2:	220b      	movs	r2, #11
 80097a4:	68b9      	ldr	r1, [r7, #8]
 80097a6:	68f8      	ldr	r0, [r7, #12]
 80097a8:	f7fe ff30 	bl	800860c <mem_cpy>

	if (seq > 5) {	/* In case of many collisions, generate a hash number instead of sequential number */
 80097ac:	683b      	ldr	r3, [r7, #0]
 80097ae:	2b05      	cmp	r3, #5
 80097b0:	d92b      	bls.n	800980a <gen_numname+0x76>
		sr = seq;
 80097b2:	683b      	ldr	r3, [r7, #0]
 80097b4:	61fb      	str	r3, [r7, #28]
		while (*lfn) {	/* Create a CRC */
 80097b6:	e022      	b.n	80097fe <gen_numname+0x6a>
			wc = *lfn++;
 80097b8:	687b      	ldr	r3, [r7, #4]
 80097ba:	1c9a      	adds	r2, r3, #2
 80097bc:	607a      	str	r2, [r7, #4]
 80097be:	881b      	ldrh	r3, [r3, #0]
 80097c0:	847b      	strh	r3, [r7, #34]	; 0x22
			for (i = 0; i < 16; i++) {
 80097c2:	2300      	movs	r3, #0
 80097c4:	62bb      	str	r3, [r7, #40]	; 0x28
 80097c6:	e017      	b.n	80097f8 <gen_numname+0x64>
				sr = (sr << 1) + (wc & 1);
 80097c8:	69fb      	ldr	r3, [r7, #28]
 80097ca:	005a      	lsls	r2, r3, #1
 80097cc:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 80097ce:	f003 0301 	and.w	r3, r3, #1
 80097d2:	4413      	add	r3, r2
 80097d4:	61fb      	str	r3, [r7, #28]
				wc >>= 1;
 80097d6:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 80097d8:	085b      	lsrs	r3, r3, #1
 80097da:	847b      	strh	r3, [r7, #34]	; 0x22
				if (sr & 0x10000) sr ^= 0x11021;
 80097dc:	69fb      	ldr	r3, [r7, #28]
 80097de:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80097e2:	2b00      	cmp	r3, #0
 80097e4:	d005      	beq.n	80097f2 <gen_numname+0x5e>
 80097e6:	69fb      	ldr	r3, [r7, #28]
 80097e8:	f483 3388 	eor.w	r3, r3, #69632	; 0x11000
 80097ec:	f083 0321 	eor.w	r3, r3, #33	; 0x21
 80097f0:	61fb      	str	r3, [r7, #28]
			for (i = 0; i < 16; i++) {
 80097f2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80097f4:	3301      	adds	r3, #1
 80097f6:	62bb      	str	r3, [r7, #40]	; 0x28
 80097f8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80097fa:	2b0f      	cmp	r3, #15
 80097fc:	d9e4      	bls.n	80097c8 <gen_numname+0x34>
		while (*lfn) {	/* Create a CRC */
 80097fe:	687b      	ldr	r3, [r7, #4]
 8009800:	881b      	ldrh	r3, [r3, #0]
 8009802:	2b00      	cmp	r3, #0
 8009804:	d1d8      	bne.n	80097b8 <gen_numname+0x24>
			}
		}
		seq = (UINT)sr;
 8009806:	69fb      	ldr	r3, [r7, #28]
 8009808:	603b      	str	r3, [r7, #0]
	}

	/* itoa (hexdecimal) */
	i = 7;
 800980a:	2307      	movs	r3, #7
 800980c:	62bb      	str	r3, [r7, #40]	; 0x28
	do {
		c = (BYTE)((seq % 16) + '0');
 800980e:	683b      	ldr	r3, [r7, #0]
 8009810:	b2db      	uxtb	r3, r3
 8009812:	f003 030f 	and.w	r3, r3, #15
 8009816:	b2db      	uxtb	r3, r3
 8009818:	3330      	adds	r3, #48	; 0x30
 800981a:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		if (c > '9') c += 7;
 800981e:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8009822:	2b39      	cmp	r3, #57	; 0x39
 8009824:	d904      	bls.n	8009830 <gen_numname+0x9c>
 8009826:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800982a:	3307      	adds	r3, #7
 800982c:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		ns[i--] = c;
 8009830:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009832:	1e5a      	subs	r2, r3, #1
 8009834:	62ba      	str	r2, [r7, #40]	; 0x28
 8009836:	f107 0230 	add.w	r2, r7, #48	; 0x30
 800983a:	4413      	add	r3, r2
 800983c:	f897 202f 	ldrb.w	r2, [r7, #47]	; 0x2f
 8009840:	f803 2c1c 	strb.w	r2, [r3, #-28]
		seq /= 16;
 8009844:	683b      	ldr	r3, [r7, #0]
 8009846:	091b      	lsrs	r3, r3, #4
 8009848:	603b      	str	r3, [r7, #0]
	} while (seq);
 800984a:	683b      	ldr	r3, [r7, #0]
 800984c:	2b00      	cmp	r3, #0
 800984e:	d1de      	bne.n	800980e <gen_numname+0x7a>
	ns[i] = '~';
 8009850:	f107 0214 	add.w	r2, r7, #20
 8009854:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009856:	4413      	add	r3, r2
 8009858:	227e      	movs	r2, #126	; 0x7e
 800985a:	701a      	strb	r2, [r3, #0]

	/* Append the number */
	for (j = 0; j < i && dst[j] != ' '; j++) {
 800985c:	2300      	movs	r3, #0
 800985e:	627b      	str	r3, [r7, #36]	; 0x24
 8009860:	e002      	b.n	8009868 <gen_numname+0xd4>
 8009862:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009864:	3301      	adds	r3, #1
 8009866:	627b      	str	r3, [r7, #36]	; 0x24
 8009868:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800986a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800986c:	429a      	cmp	r2, r3
 800986e:	d205      	bcs.n	800987c <gen_numname+0xe8>
 8009870:	68fa      	ldr	r2, [r7, #12]
 8009872:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009874:	4413      	add	r3, r2
 8009876:	781b      	ldrb	r3, [r3, #0]
 8009878:	2b20      	cmp	r3, #32
 800987a:	d1f2      	bne.n	8009862 <gen_numname+0xce>
			if (j == i - 1) break;
			j++;
		}
	}
	do {
		dst[j++] = (i < 8) ? ns[i++] : ' ';
 800987c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800987e:	2b07      	cmp	r3, #7
 8009880:	d808      	bhi.n	8009894 <gen_numname+0x100>
 8009882:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009884:	1c5a      	adds	r2, r3, #1
 8009886:	62ba      	str	r2, [r7, #40]	; 0x28
 8009888:	f107 0230 	add.w	r2, r7, #48	; 0x30
 800988c:	4413      	add	r3, r2
 800988e:	f813 1c1c 	ldrb.w	r1, [r3, #-28]
 8009892:	e000      	b.n	8009896 <gen_numname+0x102>
 8009894:	2120      	movs	r1, #32
 8009896:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009898:	1c5a      	adds	r2, r3, #1
 800989a:	627a      	str	r2, [r7, #36]	; 0x24
 800989c:	68fa      	ldr	r2, [r7, #12]
 800989e:	4413      	add	r3, r2
 80098a0:	460a      	mov	r2, r1
 80098a2:	701a      	strb	r2, [r3, #0]
	} while (j < 8);
 80098a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80098a6:	2b07      	cmp	r3, #7
 80098a8:	d9e8      	bls.n	800987c <gen_numname+0xe8>
}
 80098aa:	bf00      	nop
 80098ac:	3730      	adds	r7, #48	; 0x30
 80098ae:	46bd      	mov	sp, r7
 80098b0:	bd80      	pop	{r7, pc}

080098b2 <sum_sfn>:

static
BYTE sum_sfn (
	const BYTE* dir		/* Pointer to the SFN entry */
)
{
 80098b2:	b480      	push	{r7}
 80098b4:	b085      	sub	sp, #20
 80098b6:	af00      	add	r7, sp, #0
 80098b8:	6078      	str	r0, [r7, #4]
	BYTE sum = 0;
 80098ba:	2300      	movs	r3, #0
 80098bc:	73fb      	strb	r3, [r7, #15]
	UINT n = 11;
 80098be:	230b      	movs	r3, #11
 80098c0:	60bb      	str	r3, [r7, #8]

	do {
		sum = (sum >> 1) + (sum << 7) + *dir++;
 80098c2:	7bfb      	ldrb	r3, [r7, #15]
 80098c4:	b2da      	uxtb	r2, r3
 80098c6:	0852      	lsrs	r2, r2, #1
 80098c8:	01db      	lsls	r3, r3, #7
 80098ca:	4313      	orrs	r3, r2
 80098cc:	b2da      	uxtb	r2, r3
 80098ce:	687b      	ldr	r3, [r7, #4]
 80098d0:	1c59      	adds	r1, r3, #1
 80098d2:	6079      	str	r1, [r7, #4]
 80098d4:	781b      	ldrb	r3, [r3, #0]
 80098d6:	4413      	add	r3, r2
 80098d8:	73fb      	strb	r3, [r7, #15]
	} while (--n);
 80098da:	68bb      	ldr	r3, [r7, #8]
 80098dc:	3b01      	subs	r3, #1
 80098de:	60bb      	str	r3, [r7, #8]
 80098e0:	68bb      	ldr	r3, [r7, #8]
 80098e2:	2b00      	cmp	r3, #0
 80098e4:	d1ed      	bne.n	80098c2 <sum_sfn+0x10>
	return sum;
 80098e6:	7bfb      	ldrb	r3, [r7, #15]
}
 80098e8:	4618      	mov	r0, r3
 80098ea:	3714      	adds	r7, #20
 80098ec:	46bd      	mov	sp, r7
 80098ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80098f2:	4770      	bx	lr

080098f4 <dir_find>:

static
FRESULT dir_find (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp			/* Pointer to the directory object with the file name */
)
{
 80098f4:	b580      	push	{r7, lr}
 80098f6:	b086      	sub	sp, #24
 80098f8:	af00      	add	r7, sp, #0
 80098fa:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 80098fc:	687b      	ldr	r3, [r7, #4]
 80098fe:	681b      	ldr	r3, [r3, #0]
 8009900:	613b      	str	r3, [r7, #16]
	BYTE c;
#if _USE_LFN != 0
	BYTE a, ord, sum;
#endif

	res = dir_sdi(dp, 0);			/* Rewind directory object */
 8009902:	2100      	movs	r1, #0
 8009904:	6878      	ldr	r0, [r7, #4]
 8009906:	f7ff fc88 	bl	800921a <dir_sdi>
 800990a:	4603      	mov	r3, r0
 800990c:	75fb      	strb	r3, [r7, #23]
	if (res != FR_OK) return res;
 800990e:	7dfb      	ldrb	r3, [r7, #23]
 8009910:	2b00      	cmp	r3, #0
 8009912:	d001      	beq.n	8009918 <dir_find+0x24>
 8009914:	7dfb      	ldrb	r3, [r7, #23]
 8009916:	e0a9      	b.n	8009a6c <dir_find+0x178>
		return res;
	}
#endif
	/* On the FAT12/16/32 volume */
#if _USE_LFN != 0
	ord = sum = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
 8009918:	23ff      	movs	r3, #255	; 0xff
 800991a:	753b      	strb	r3, [r7, #20]
 800991c:	7d3b      	ldrb	r3, [r7, #20]
 800991e:	757b      	strb	r3, [r7, #21]
 8009920:	687b      	ldr	r3, [r7, #4]
 8009922:	f04f 32ff 	mov.w	r2, #4294967295
 8009926:	631a      	str	r2, [r3, #48]	; 0x30
#endif
	do {
		res = move_window(fs, dp->sect);
 8009928:	687b      	ldr	r3, [r7, #4]
 800992a:	69db      	ldr	r3, [r3, #28]
 800992c:	4619      	mov	r1, r3
 800992e:	6938      	ldr	r0, [r7, #16]
 8009930:	f7ff f89a 	bl	8008a68 <move_window>
 8009934:	4603      	mov	r3, r0
 8009936:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 8009938:	7dfb      	ldrb	r3, [r7, #23]
 800993a:	2b00      	cmp	r3, #0
 800993c:	f040 8090 	bne.w	8009a60 <dir_find+0x16c>
		c = dp->dir[DIR_Name];
 8009940:	687b      	ldr	r3, [r7, #4]
 8009942:	6a1b      	ldr	r3, [r3, #32]
 8009944:	781b      	ldrb	r3, [r3, #0]
 8009946:	75bb      	strb	r3, [r7, #22]
		if (c == 0) { res = FR_NO_FILE; break; }	/* Reached to end of table */
 8009948:	7dbb      	ldrb	r3, [r7, #22]
 800994a:	2b00      	cmp	r3, #0
 800994c:	d102      	bne.n	8009954 <dir_find+0x60>
 800994e:	2304      	movs	r3, #4
 8009950:	75fb      	strb	r3, [r7, #23]
 8009952:	e08a      	b.n	8009a6a <dir_find+0x176>
#if _USE_LFN != 0	/* LFN configuration */
		dp->obj.attr = a = dp->dir[DIR_Attr] & AM_MASK;
 8009954:	687b      	ldr	r3, [r7, #4]
 8009956:	6a1b      	ldr	r3, [r3, #32]
 8009958:	330b      	adds	r3, #11
 800995a:	781b      	ldrb	r3, [r3, #0]
 800995c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8009960:	73fb      	strb	r3, [r7, #15]
 8009962:	687b      	ldr	r3, [r7, #4]
 8009964:	7bfa      	ldrb	r2, [r7, #15]
 8009966:	719a      	strb	r2, [r3, #6]
		if (c == DDEM || ((a & AM_VOL) && a != AM_LFN)) {	/* An entry without valid data */
 8009968:	7dbb      	ldrb	r3, [r7, #22]
 800996a:	2be5      	cmp	r3, #229	; 0xe5
 800996c:	d007      	beq.n	800997e <dir_find+0x8a>
 800996e:	7bfb      	ldrb	r3, [r7, #15]
 8009970:	f003 0308 	and.w	r3, r3, #8
 8009974:	2b00      	cmp	r3, #0
 8009976:	d009      	beq.n	800998c <dir_find+0x98>
 8009978:	7bfb      	ldrb	r3, [r7, #15]
 800997a:	2b0f      	cmp	r3, #15
 800997c:	d006      	beq.n	800998c <dir_find+0x98>
			ord = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
 800997e:	23ff      	movs	r3, #255	; 0xff
 8009980:	757b      	strb	r3, [r7, #21]
 8009982:	687b      	ldr	r3, [r7, #4]
 8009984:	f04f 32ff 	mov.w	r2, #4294967295
 8009988:	631a      	str	r2, [r3, #48]	; 0x30
 800998a:	e05e      	b.n	8009a4a <dir_find+0x156>
		} else {
			if (a == AM_LFN) {			/* An LFN entry is found */
 800998c:	7bfb      	ldrb	r3, [r7, #15]
 800998e:	2b0f      	cmp	r3, #15
 8009990:	d136      	bne.n	8009a00 <dir_find+0x10c>
				if (!(dp->fn[NSFLAG] & NS_NOLFN)) {
 8009992:	687b      	ldr	r3, [r7, #4]
 8009994:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 8009998:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800999c:	2b00      	cmp	r3, #0
 800999e:	d154      	bne.n	8009a4a <dir_find+0x156>
					if (c & LLEF) {		/* Is it start of LFN sequence? */
 80099a0:	7dbb      	ldrb	r3, [r7, #22]
 80099a2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80099a6:	2b00      	cmp	r3, #0
 80099a8:	d00d      	beq.n	80099c6 <dir_find+0xd2>
						sum = dp->dir[LDIR_Chksum];
 80099aa:	687b      	ldr	r3, [r7, #4]
 80099ac:	6a1b      	ldr	r3, [r3, #32]
 80099ae:	7b5b      	ldrb	r3, [r3, #13]
 80099b0:	753b      	strb	r3, [r7, #20]
						c &= (BYTE)~LLEF; ord = c;	/* LFN start order */
 80099b2:	7dbb      	ldrb	r3, [r7, #22]
 80099b4:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80099b8:	75bb      	strb	r3, [r7, #22]
 80099ba:	7dbb      	ldrb	r3, [r7, #22]
 80099bc:	757b      	strb	r3, [r7, #21]
						dp->blk_ofs = dp->dptr;	/* Start offset of LFN */
 80099be:	687b      	ldr	r3, [r7, #4]
 80099c0:	695a      	ldr	r2, [r3, #20]
 80099c2:	687b      	ldr	r3, [r7, #4]
 80099c4:	631a      	str	r2, [r3, #48]	; 0x30
					}
					/* Check validity of the LFN entry and compare it with given name */
					ord = (c == ord && sum == dp->dir[LDIR_Chksum] && cmp_lfn(fs->lfnbuf, dp->dir)) ? ord - 1 : 0xFF;
 80099c6:	7dba      	ldrb	r2, [r7, #22]
 80099c8:	7d7b      	ldrb	r3, [r7, #21]
 80099ca:	429a      	cmp	r2, r3
 80099cc:	d115      	bne.n	80099fa <dir_find+0x106>
 80099ce:	687b      	ldr	r3, [r7, #4]
 80099d0:	6a1b      	ldr	r3, [r3, #32]
 80099d2:	330d      	adds	r3, #13
 80099d4:	781b      	ldrb	r3, [r3, #0]
 80099d6:	7d3a      	ldrb	r2, [r7, #20]
 80099d8:	429a      	cmp	r2, r3
 80099da:	d10e      	bne.n	80099fa <dir_find+0x106>
 80099dc:	693b      	ldr	r3, [r7, #16]
 80099de:	691a      	ldr	r2, [r3, #16]
 80099e0:	687b      	ldr	r3, [r7, #4]
 80099e2:	6a1b      	ldr	r3, [r3, #32]
 80099e4:	4619      	mov	r1, r3
 80099e6:	4610      	mov	r0, r2
 80099e8:	f7ff fdfc 	bl	80095e4 <cmp_lfn>
 80099ec:	4603      	mov	r3, r0
 80099ee:	2b00      	cmp	r3, #0
 80099f0:	d003      	beq.n	80099fa <dir_find+0x106>
 80099f2:	7d7b      	ldrb	r3, [r7, #21]
 80099f4:	3b01      	subs	r3, #1
 80099f6:	b2db      	uxtb	r3, r3
 80099f8:	e000      	b.n	80099fc <dir_find+0x108>
 80099fa:	23ff      	movs	r3, #255	; 0xff
 80099fc:	757b      	strb	r3, [r7, #21]
 80099fe:	e024      	b.n	8009a4a <dir_find+0x156>
				}
			} else {					/* An SFN entry is found */
				if (!ord && sum == sum_sfn(dp->dir)) break;	/* LFN matched? */
 8009a00:	7d7b      	ldrb	r3, [r7, #21]
 8009a02:	2b00      	cmp	r3, #0
 8009a04:	d109      	bne.n	8009a1a <dir_find+0x126>
 8009a06:	687b      	ldr	r3, [r7, #4]
 8009a08:	6a1b      	ldr	r3, [r3, #32]
 8009a0a:	4618      	mov	r0, r3
 8009a0c:	f7ff ff51 	bl	80098b2 <sum_sfn>
 8009a10:	4603      	mov	r3, r0
 8009a12:	461a      	mov	r2, r3
 8009a14:	7d3b      	ldrb	r3, [r7, #20]
 8009a16:	4293      	cmp	r3, r2
 8009a18:	d024      	beq.n	8009a64 <dir_find+0x170>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* SFN matched? */
 8009a1a:	687b      	ldr	r3, [r7, #4]
 8009a1c:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 8009a20:	f003 0301 	and.w	r3, r3, #1
 8009a24:	2b00      	cmp	r3, #0
 8009a26:	d10a      	bne.n	8009a3e <dir_find+0x14a>
 8009a28:	687b      	ldr	r3, [r7, #4]
 8009a2a:	6a18      	ldr	r0, [r3, #32]
 8009a2c:	687b      	ldr	r3, [r7, #4]
 8009a2e:	3324      	adds	r3, #36	; 0x24
 8009a30:	220b      	movs	r2, #11
 8009a32:	4619      	mov	r1, r3
 8009a34:	f7fe fe25 	bl	8008682 <mem_cmp>
 8009a38:	4603      	mov	r3, r0
 8009a3a:	2b00      	cmp	r3, #0
 8009a3c:	d014      	beq.n	8009a68 <dir_find+0x174>
				ord = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
 8009a3e:	23ff      	movs	r3, #255	; 0xff
 8009a40:	757b      	strb	r3, [r7, #21]
 8009a42:	687b      	ldr	r3, [r7, #4]
 8009a44:	f04f 32ff 	mov.w	r2, #4294967295
 8009a48:	631a      	str	r2, [r3, #48]	; 0x30
		}
#else		/* Non LFN configuration */
		dp->obj.attr = dp->dir[DIR_Attr] & AM_MASK;
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
#endif
		res = dir_next(dp, 0);	/* Next entry */
 8009a4a:	2100      	movs	r1, #0
 8009a4c:	6878      	ldr	r0, [r7, #4]
 8009a4e:	f7ff fc6d 	bl	800932c <dir_next>
 8009a52:	4603      	mov	r3, r0
 8009a54:	75fb      	strb	r3, [r7, #23]
	} while (res == FR_OK);
 8009a56:	7dfb      	ldrb	r3, [r7, #23]
 8009a58:	2b00      	cmp	r3, #0
 8009a5a:	f43f af65 	beq.w	8009928 <dir_find+0x34>
 8009a5e:	e004      	b.n	8009a6a <dir_find+0x176>
		if (res != FR_OK) break;
 8009a60:	bf00      	nop
 8009a62:	e002      	b.n	8009a6a <dir_find+0x176>
				if (!ord && sum == sum_sfn(dp->dir)) break;	/* LFN matched? */
 8009a64:	bf00      	nop
 8009a66:	e000      	b.n	8009a6a <dir_find+0x176>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* SFN matched? */
 8009a68:	bf00      	nop

	return res;
 8009a6a:	7dfb      	ldrb	r3, [r7, #23]
}
 8009a6c:	4618      	mov	r0, r3
 8009a6e:	3718      	adds	r7, #24
 8009a70:	46bd      	mov	sp, r7
 8009a72:	bd80      	pop	{r7, pc}

08009a74 <dir_register>:

static
FRESULT dir_register (	/* FR_OK:succeeded, FR_DENIED:no free entry or too many SFN collision, FR_DISK_ERR:disk error */
	DIR* dp				/* Target directory with object name to be created */
)
{
 8009a74:	b580      	push	{r7, lr}
 8009a76:	b08c      	sub	sp, #48	; 0x30
 8009a78:	af00      	add	r7, sp, #0
 8009a7a:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 8009a7c:	687b      	ldr	r3, [r7, #4]
 8009a7e:	681b      	ldr	r3, [r3, #0]
 8009a80:	61fb      	str	r3, [r7, #28]
#if _USE_LFN != 0	/* LFN configuration */
	UINT n, nlen, nent;
	BYTE sn[12], sum;


	if (dp->fn[NSFLAG] & (NS_DOT | NS_NONAME)) return FR_INVALID_NAME;	/* Check name validity */
 8009a82:	687b      	ldr	r3, [r7, #4]
 8009a84:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 8009a88:	f003 03a0 	and.w	r3, r3, #160	; 0xa0
 8009a8c:	2b00      	cmp	r3, #0
 8009a8e:	d001      	beq.n	8009a94 <dir_register+0x20>
 8009a90:	2306      	movs	r3, #6
 8009a92:	e0e0      	b.n	8009c56 <dir_register+0x1e2>
	for (nlen = 0; fs->lfnbuf[nlen]; nlen++) ;	/* Get lfn length */
 8009a94:	2300      	movs	r3, #0
 8009a96:	627b      	str	r3, [r7, #36]	; 0x24
 8009a98:	e002      	b.n	8009aa0 <dir_register+0x2c>
 8009a9a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009a9c:	3301      	adds	r3, #1
 8009a9e:	627b      	str	r3, [r7, #36]	; 0x24
 8009aa0:	69fb      	ldr	r3, [r7, #28]
 8009aa2:	691a      	ldr	r2, [r3, #16]
 8009aa4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009aa6:	005b      	lsls	r3, r3, #1
 8009aa8:	4413      	add	r3, r2
 8009aaa:	881b      	ldrh	r3, [r3, #0]
 8009aac:	2b00      	cmp	r3, #0
 8009aae:	d1f4      	bne.n	8009a9a <dir_register+0x26>
		create_xdir(fs->dirbuf, fs->lfnbuf);	/* Create on-memory directory block to be written later */
		return FR_OK;
	}
#endif
	/* On the FAT12/16/32 volume */
	mem_cpy(sn, dp->fn, 12);
 8009ab0:	687b      	ldr	r3, [r7, #4]
 8009ab2:	f103 0124 	add.w	r1, r3, #36	; 0x24
 8009ab6:	f107 030c 	add.w	r3, r7, #12
 8009aba:	220c      	movs	r2, #12
 8009abc:	4618      	mov	r0, r3
 8009abe:	f7fe fda5 	bl	800860c <mem_cpy>
	if (sn[NSFLAG] & NS_LOSS) {			/* When LFN is out of 8.3 format, generate a numbered name */
 8009ac2:	7dfb      	ldrb	r3, [r7, #23]
 8009ac4:	f003 0301 	and.w	r3, r3, #1
 8009ac8:	2b00      	cmp	r3, #0
 8009aca:	d032      	beq.n	8009b32 <dir_register+0xbe>
		dp->fn[NSFLAG] = NS_NOLFN;		/* Find only SFN */
 8009acc:	687b      	ldr	r3, [r7, #4]
 8009ace:	2240      	movs	r2, #64	; 0x40
 8009ad0:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f
		for (n = 1; n < 100; n++) {
 8009ad4:	2301      	movs	r3, #1
 8009ad6:	62bb      	str	r3, [r7, #40]	; 0x28
 8009ad8:	e016      	b.n	8009b08 <dir_register+0x94>
			gen_numname(dp->fn, sn, fs->lfnbuf, n);	/* Generate a numbered name */
 8009ada:	687b      	ldr	r3, [r7, #4]
 8009adc:	f103 0024 	add.w	r0, r3, #36	; 0x24
 8009ae0:	69fb      	ldr	r3, [r7, #28]
 8009ae2:	691a      	ldr	r2, [r3, #16]
 8009ae4:	f107 010c 	add.w	r1, r7, #12
 8009ae8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009aea:	f7ff fe53 	bl	8009794 <gen_numname>
			res = dir_find(dp);				/* Check if the name collides with existing SFN */
 8009aee:	6878      	ldr	r0, [r7, #4]
 8009af0:	f7ff ff00 	bl	80098f4 <dir_find>
 8009af4:	4603      	mov	r3, r0
 8009af6:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
			if (res != FR_OK) break;
 8009afa:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8009afe:	2b00      	cmp	r3, #0
 8009b00:	d106      	bne.n	8009b10 <dir_register+0x9c>
		for (n = 1; n < 100; n++) {
 8009b02:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009b04:	3301      	adds	r3, #1
 8009b06:	62bb      	str	r3, [r7, #40]	; 0x28
 8009b08:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009b0a:	2b63      	cmp	r3, #99	; 0x63
 8009b0c:	d9e5      	bls.n	8009ada <dir_register+0x66>
 8009b0e:	e000      	b.n	8009b12 <dir_register+0x9e>
			if (res != FR_OK) break;
 8009b10:	bf00      	nop
		}
		if (n == 100) return FR_DENIED;		/* Abort if too many collisions */
 8009b12:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009b14:	2b64      	cmp	r3, #100	; 0x64
 8009b16:	d101      	bne.n	8009b1c <dir_register+0xa8>
 8009b18:	2307      	movs	r3, #7
 8009b1a:	e09c      	b.n	8009c56 <dir_register+0x1e2>
		if (res != FR_NO_FILE) return res;	/* Abort if the result is other than 'not collided' */
 8009b1c:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8009b20:	2b04      	cmp	r3, #4
 8009b22:	d002      	beq.n	8009b2a <dir_register+0xb6>
 8009b24:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8009b28:	e095      	b.n	8009c56 <dir_register+0x1e2>
		dp->fn[NSFLAG] = sn[NSFLAG];
 8009b2a:	7dfa      	ldrb	r2, [r7, #23]
 8009b2c:	687b      	ldr	r3, [r7, #4]
 8009b2e:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f
	}

	/* Create an SFN with/without LFNs. */
	nent = (sn[NSFLAG] & NS_LFN) ? (nlen + 12) / 13 + 1 : 1;	/* Number of entries to allocate */
 8009b32:	7dfb      	ldrb	r3, [r7, #23]
 8009b34:	f003 0302 	and.w	r3, r3, #2
 8009b38:	2b00      	cmp	r3, #0
 8009b3a:	d007      	beq.n	8009b4c <dir_register+0xd8>
 8009b3c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009b3e:	330c      	adds	r3, #12
 8009b40:	4a47      	ldr	r2, [pc, #284]	; (8009c60 <dir_register+0x1ec>)
 8009b42:	fba2 2303 	umull	r2, r3, r2, r3
 8009b46:	089b      	lsrs	r3, r3, #2
 8009b48:	3301      	adds	r3, #1
 8009b4a:	e000      	b.n	8009b4e <dir_register+0xda>
 8009b4c:	2301      	movs	r3, #1
 8009b4e:	623b      	str	r3, [r7, #32]
	res = dir_alloc(dp, nent);		/* Allocate entries */
 8009b50:	6a39      	ldr	r1, [r7, #32]
 8009b52:	6878      	ldr	r0, [r7, #4]
 8009b54:	f7ff fcc0 	bl	80094d8 <dir_alloc>
 8009b58:	4603      	mov	r3, r0
 8009b5a:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
	if (res == FR_OK && --nent) {	/* Set LFN entry if needed */
 8009b5e:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8009b62:	2b00      	cmp	r3, #0
 8009b64:	d148      	bne.n	8009bf8 <dir_register+0x184>
 8009b66:	6a3b      	ldr	r3, [r7, #32]
 8009b68:	3b01      	subs	r3, #1
 8009b6a:	623b      	str	r3, [r7, #32]
 8009b6c:	6a3b      	ldr	r3, [r7, #32]
 8009b6e:	2b00      	cmp	r3, #0
 8009b70:	d042      	beq.n	8009bf8 <dir_register+0x184>
		res = dir_sdi(dp, dp->dptr - nent * SZDIRE);
 8009b72:	687b      	ldr	r3, [r7, #4]
 8009b74:	695a      	ldr	r2, [r3, #20]
 8009b76:	6a3b      	ldr	r3, [r7, #32]
 8009b78:	015b      	lsls	r3, r3, #5
 8009b7a:	1ad3      	subs	r3, r2, r3
 8009b7c:	4619      	mov	r1, r3
 8009b7e:	6878      	ldr	r0, [r7, #4]
 8009b80:	f7ff fb4b 	bl	800921a <dir_sdi>
 8009b84:	4603      	mov	r3, r0
 8009b86:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		if (res == FR_OK) {
 8009b8a:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8009b8e:	2b00      	cmp	r3, #0
 8009b90:	d132      	bne.n	8009bf8 <dir_register+0x184>
			sum = sum_sfn(dp->fn);	/* Checksum value of the SFN tied to the LFN */
 8009b92:	687b      	ldr	r3, [r7, #4]
 8009b94:	3324      	adds	r3, #36	; 0x24
 8009b96:	4618      	mov	r0, r3
 8009b98:	f7ff fe8b 	bl	80098b2 <sum_sfn>
 8009b9c:	4603      	mov	r3, r0
 8009b9e:	76fb      	strb	r3, [r7, #27]
			do {					/* Store LFN entries in bottom first */
				res = move_window(fs, dp->sect);
 8009ba0:	687b      	ldr	r3, [r7, #4]
 8009ba2:	69db      	ldr	r3, [r3, #28]
 8009ba4:	4619      	mov	r1, r3
 8009ba6:	69f8      	ldr	r0, [r7, #28]
 8009ba8:	f7fe ff5e 	bl	8008a68 <move_window>
 8009bac:	4603      	mov	r3, r0
 8009bae:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
				if (res != FR_OK) break;
 8009bb2:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8009bb6:	2b00      	cmp	r3, #0
 8009bb8:	d11d      	bne.n	8009bf6 <dir_register+0x182>
				put_lfn(fs->lfnbuf, dp->dir, (BYTE)nent, sum);
 8009bba:	69fb      	ldr	r3, [r7, #28]
 8009bbc:	6918      	ldr	r0, [r3, #16]
 8009bbe:	687b      	ldr	r3, [r7, #4]
 8009bc0:	6a19      	ldr	r1, [r3, #32]
 8009bc2:	6a3b      	ldr	r3, [r7, #32]
 8009bc4:	b2da      	uxtb	r2, r3
 8009bc6:	7efb      	ldrb	r3, [r7, #27]
 8009bc8:	f7ff fd7c 	bl	80096c4 <put_lfn>
				fs->wflag = 1;
 8009bcc:	69fb      	ldr	r3, [r7, #28]
 8009bce:	2201      	movs	r2, #1
 8009bd0:	70da      	strb	r2, [r3, #3]
				res = dir_next(dp, 0);	/* Next entry */
 8009bd2:	2100      	movs	r1, #0
 8009bd4:	6878      	ldr	r0, [r7, #4]
 8009bd6:	f7ff fba9 	bl	800932c <dir_next>
 8009bda:	4603      	mov	r3, r0
 8009bdc:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
			} while (res == FR_OK && --nent);
 8009be0:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8009be4:	2b00      	cmp	r3, #0
 8009be6:	d107      	bne.n	8009bf8 <dir_register+0x184>
 8009be8:	6a3b      	ldr	r3, [r7, #32]
 8009bea:	3b01      	subs	r3, #1
 8009bec:	623b      	str	r3, [r7, #32]
 8009bee:	6a3b      	ldr	r3, [r7, #32]
 8009bf0:	2b00      	cmp	r3, #0
 8009bf2:	d1d5      	bne.n	8009ba0 <dir_register+0x12c>
 8009bf4:	e000      	b.n	8009bf8 <dir_register+0x184>
				if (res != FR_OK) break;
 8009bf6:	bf00      	nop
	res = dir_alloc(dp, 1);		/* Allocate an entry for SFN */

#endif

	/* Set SFN entry */
	if (res == FR_OK) {
 8009bf8:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8009bfc:	2b00      	cmp	r3, #0
 8009bfe:	d128      	bne.n	8009c52 <dir_register+0x1de>
		res = move_window(fs, dp->sect);
 8009c00:	687b      	ldr	r3, [r7, #4]
 8009c02:	69db      	ldr	r3, [r3, #28]
 8009c04:	4619      	mov	r1, r3
 8009c06:	69f8      	ldr	r0, [r7, #28]
 8009c08:	f7fe ff2e 	bl	8008a68 <move_window>
 8009c0c:	4603      	mov	r3, r0
 8009c0e:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		if (res == FR_OK) {
 8009c12:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8009c16:	2b00      	cmp	r3, #0
 8009c18:	d11b      	bne.n	8009c52 <dir_register+0x1de>
			mem_set(dp->dir, 0, SZDIRE);	/* Clean the entry */
 8009c1a:	687b      	ldr	r3, [r7, #4]
 8009c1c:	6a1b      	ldr	r3, [r3, #32]
 8009c1e:	2220      	movs	r2, #32
 8009c20:	2100      	movs	r1, #0
 8009c22:	4618      	mov	r0, r3
 8009c24:	f7fe fd13 	bl	800864e <mem_set>
			mem_cpy(dp->dir + DIR_Name, dp->fn, 11);	/* Put SFN */
 8009c28:	687b      	ldr	r3, [r7, #4]
 8009c2a:	6a18      	ldr	r0, [r3, #32]
 8009c2c:	687b      	ldr	r3, [r7, #4]
 8009c2e:	3324      	adds	r3, #36	; 0x24
 8009c30:	220b      	movs	r2, #11
 8009c32:	4619      	mov	r1, r3
 8009c34:	f7fe fcea 	bl	800860c <mem_cpy>
#if _USE_LFN != 0
			dp->dir[DIR_NTres] = dp->fn[NSFLAG] & (NS_BODY | NS_EXT);	/* Put NT flag */
 8009c38:	687b      	ldr	r3, [r7, #4]
 8009c3a:	f893 202f 	ldrb.w	r2, [r3, #47]	; 0x2f
 8009c3e:	687b      	ldr	r3, [r7, #4]
 8009c40:	6a1b      	ldr	r3, [r3, #32]
 8009c42:	330c      	adds	r3, #12
 8009c44:	f002 0218 	and.w	r2, r2, #24
 8009c48:	b2d2      	uxtb	r2, r2
 8009c4a:	701a      	strb	r2, [r3, #0]
#endif
			fs->wflag = 1;
 8009c4c:	69fb      	ldr	r3, [r7, #28]
 8009c4e:	2201      	movs	r2, #1
 8009c50:	70da      	strb	r2, [r3, #3]
		}
	}

	return res;
 8009c52:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 8009c56:	4618      	mov	r0, r3
 8009c58:	3730      	adds	r7, #48	; 0x30
 8009c5a:	46bd      	mov	sp, r7
 8009c5c:	bd80      	pop	{r7, pc}
 8009c5e:	bf00      	nop
 8009c60:	4ec4ec4f 	.word	0x4ec4ec4f

08009c64 <create_name>:
static
FRESULT create_name (	/* FR_OK: successful, FR_INVALID_NAME: could not create */
	DIR* dp,			/* Pointer to the directory object */
	const TCHAR** path	/* Pointer to pointer to the segment in the path string */
)
{
 8009c64:	b580      	push	{r7, lr}
 8009c66:	b08a      	sub	sp, #40	; 0x28
 8009c68:	af00      	add	r7, sp, #0
 8009c6a:	6078      	str	r0, [r7, #4]
 8009c6c:	6039      	str	r1, [r7, #0]
	WCHAR w, *lfn;
	UINT i, ni, si, di;
	const TCHAR *p;

	/* Create LFN in Unicode */
	p = *path; lfn = dp->obj.fs->lfnbuf; si = di = 0;
 8009c6e:	683b      	ldr	r3, [r7, #0]
 8009c70:	681b      	ldr	r3, [r3, #0]
 8009c72:	613b      	str	r3, [r7, #16]
 8009c74:	687b      	ldr	r3, [r7, #4]
 8009c76:	681b      	ldr	r3, [r3, #0]
 8009c78:	691b      	ldr	r3, [r3, #16]
 8009c7a:	60fb      	str	r3, [r7, #12]
 8009c7c:	2300      	movs	r3, #0
 8009c7e:	617b      	str	r3, [r7, #20]
 8009c80:	697b      	ldr	r3, [r7, #20]
 8009c82:	61bb      	str	r3, [r7, #24]
	for (;;) {
		w = p[si++];					/* Get a character */
 8009c84:	69bb      	ldr	r3, [r7, #24]
 8009c86:	1c5a      	adds	r2, r3, #1
 8009c88:	61ba      	str	r2, [r7, #24]
 8009c8a:	693a      	ldr	r2, [r7, #16]
 8009c8c:	4413      	add	r3, r2
 8009c8e:	781b      	ldrb	r3, [r3, #0]
 8009c90:	84bb      	strh	r3, [r7, #36]	; 0x24
		if (w < ' ') break;				/* Break if end of the path name */
 8009c92:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8009c94:	2b1f      	cmp	r3, #31
 8009c96:	d940      	bls.n	8009d1a <create_name+0xb6>
		if (w == '/' || w == '\\') {	/* Break if a separator is found */
 8009c98:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8009c9a:	2b2f      	cmp	r3, #47	; 0x2f
 8009c9c:	d006      	beq.n	8009cac <create_name+0x48>
 8009c9e:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8009ca0:	2b5c      	cmp	r3, #92	; 0x5c
 8009ca2:	d110      	bne.n	8009cc6 <create_name+0x62>
			while (p[si] == '/' || p[si] == '\\') si++;	/* Skip duplicated separator if exist */
 8009ca4:	e002      	b.n	8009cac <create_name+0x48>
 8009ca6:	69bb      	ldr	r3, [r7, #24]
 8009ca8:	3301      	adds	r3, #1
 8009caa:	61bb      	str	r3, [r7, #24]
 8009cac:	693a      	ldr	r2, [r7, #16]
 8009cae:	69bb      	ldr	r3, [r7, #24]
 8009cb0:	4413      	add	r3, r2
 8009cb2:	781b      	ldrb	r3, [r3, #0]
 8009cb4:	2b2f      	cmp	r3, #47	; 0x2f
 8009cb6:	d0f6      	beq.n	8009ca6 <create_name+0x42>
 8009cb8:	693a      	ldr	r2, [r7, #16]
 8009cba:	69bb      	ldr	r3, [r7, #24]
 8009cbc:	4413      	add	r3, r2
 8009cbe:	781b      	ldrb	r3, [r3, #0]
 8009cc0:	2b5c      	cmp	r3, #92	; 0x5c
 8009cc2:	d0f0      	beq.n	8009ca6 <create_name+0x42>
			break;
 8009cc4:	e02a      	b.n	8009d1c <create_name+0xb8>
		}
		if (di >= _MAX_LFN) return FR_INVALID_NAME;	/* Reject too long name */
 8009cc6:	697b      	ldr	r3, [r7, #20]
 8009cc8:	2bfe      	cmp	r3, #254	; 0xfe
 8009cca:	d901      	bls.n	8009cd0 <create_name+0x6c>
 8009ccc:	2306      	movs	r3, #6
 8009cce:	e177      	b.n	8009fc0 <create_name+0x35c>
#if !_LFN_UNICODE
		w &= 0xFF;
 8009cd0:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8009cd2:	b2db      	uxtb	r3, r3
 8009cd4:	84bb      	strh	r3, [r7, #36]	; 0x24
		if (IsDBCS1(w)) {				/* Check if it is a DBC 1st byte (always false on SBCS cfg) */
			b = (BYTE)p[si++];			/* Get 2nd byte */
			w = (w << 8) + b;			/* Create a DBC */
			if (!IsDBCS2(b)) return FR_INVALID_NAME;	/* Reject invalid sequence */
		}
		w = ff_convert(w, 1);			/* Convert ANSI/OEM to Unicode */
 8009cd6:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8009cd8:	2101      	movs	r1, #1
 8009cda:	4618      	mov	r0, r3
 8009cdc:	f7fe fab0 	bl	8008240 <ff_convert>
 8009ce0:	4603      	mov	r3, r0
 8009ce2:	84bb      	strh	r3, [r7, #36]	; 0x24
		if (!w) return FR_INVALID_NAME;	/* Reject invalid code */
 8009ce4:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8009ce6:	2b00      	cmp	r3, #0
 8009ce8:	d101      	bne.n	8009cee <create_name+0x8a>
 8009cea:	2306      	movs	r3, #6
 8009cec:	e168      	b.n	8009fc0 <create_name+0x35c>
#endif
		if (w < 0x80 && chk_chr("\"*:<>\?|\x7F", w)) return FR_INVALID_NAME;	/* Reject illegal characters for LFN */
 8009cee:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8009cf0:	2b7f      	cmp	r3, #127	; 0x7f
 8009cf2:	d809      	bhi.n	8009d08 <create_name+0xa4>
 8009cf4:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8009cf6:	4619      	mov	r1, r3
 8009cf8:	48b3      	ldr	r0, [pc, #716]	; (8009fc8 <create_name+0x364>)
 8009cfa:	f7fe fce9 	bl	80086d0 <chk_chr>
 8009cfe:	4603      	mov	r3, r0
 8009d00:	2b00      	cmp	r3, #0
 8009d02:	d001      	beq.n	8009d08 <create_name+0xa4>
 8009d04:	2306      	movs	r3, #6
 8009d06:	e15b      	b.n	8009fc0 <create_name+0x35c>
		lfn[di++] = w;					/* Store the Unicode character */
 8009d08:	697b      	ldr	r3, [r7, #20]
 8009d0a:	1c5a      	adds	r2, r3, #1
 8009d0c:	617a      	str	r2, [r7, #20]
 8009d0e:	005b      	lsls	r3, r3, #1
 8009d10:	68fa      	ldr	r2, [r7, #12]
 8009d12:	4413      	add	r3, r2
 8009d14:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8009d16:	801a      	strh	r2, [r3, #0]
		w = p[si++];					/* Get a character */
 8009d18:	e7b4      	b.n	8009c84 <create_name+0x20>
		if (w < ' ') break;				/* Break if end of the path name */
 8009d1a:	bf00      	nop
	}
	*path = &p[si];						/* Return pointer to the next segment */
 8009d1c:	693a      	ldr	r2, [r7, #16]
 8009d1e:	69bb      	ldr	r3, [r7, #24]
 8009d20:	441a      	add	r2, r3
 8009d22:	683b      	ldr	r3, [r7, #0]
 8009d24:	601a      	str	r2, [r3, #0]
	cf = (w < ' ') ? NS_LAST : 0;		/* Set last segment flag if end of the path */
 8009d26:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8009d28:	2b1f      	cmp	r3, #31
 8009d2a:	d801      	bhi.n	8009d30 <create_name+0xcc>
 8009d2c:	2304      	movs	r3, #4
 8009d2e:	e000      	b.n	8009d32 <create_name+0xce>
 8009d30:	2300      	movs	r3, #0
 8009d32:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			dp->fn[i] = (i < di) ? '.' : ' ';
		dp->fn[i] = cf | NS_DOT;		/* This is a dot entry */
		return FR_OK;
	}
#endif
	while (di) {						/* Snip off trailing spaces and dots if exist */
 8009d36:	e011      	b.n	8009d5c <create_name+0xf8>
		w = lfn[di - 1];
 8009d38:	697b      	ldr	r3, [r7, #20]
 8009d3a:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 8009d3e:	3b01      	subs	r3, #1
 8009d40:	005b      	lsls	r3, r3, #1
 8009d42:	68fa      	ldr	r2, [r7, #12]
 8009d44:	4413      	add	r3, r2
 8009d46:	881b      	ldrh	r3, [r3, #0]
 8009d48:	84bb      	strh	r3, [r7, #36]	; 0x24
		if (w != ' ' && w != '.') break;
 8009d4a:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8009d4c:	2b20      	cmp	r3, #32
 8009d4e:	d002      	beq.n	8009d56 <create_name+0xf2>
 8009d50:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8009d52:	2b2e      	cmp	r3, #46	; 0x2e
 8009d54:	d106      	bne.n	8009d64 <create_name+0x100>
		di--;
 8009d56:	697b      	ldr	r3, [r7, #20]
 8009d58:	3b01      	subs	r3, #1
 8009d5a:	617b      	str	r3, [r7, #20]
	while (di) {						/* Snip off trailing spaces and dots if exist */
 8009d5c:	697b      	ldr	r3, [r7, #20]
 8009d5e:	2b00      	cmp	r3, #0
 8009d60:	d1ea      	bne.n	8009d38 <create_name+0xd4>
 8009d62:	e000      	b.n	8009d66 <create_name+0x102>
		if (w != ' ' && w != '.') break;
 8009d64:	bf00      	nop
	}
	lfn[di] = 0;						/* LFN is created */
 8009d66:	697b      	ldr	r3, [r7, #20]
 8009d68:	005b      	lsls	r3, r3, #1
 8009d6a:	68fa      	ldr	r2, [r7, #12]
 8009d6c:	4413      	add	r3, r2
 8009d6e:	2200      	movs	r2, #0
 8009d70:	801a      	strh	r2, [r3, #0]
	if (di == 0) return FR_INVALID_NAME;	/* Reject nul name */
 8009d72:	697b      	ldr	r3, [r7, #20]
 8009d74:	2b00      	cmp	r3, #0
 8009d76:	d101      	bne.n	8009d7c <create_name+0x118>
 8009d78:	2306      	movs	r3, #6
 8009d7a:	e121      	b.n	8009fc0 <create_name+0x35c>

	/* Create SFN in directory form */
	mem_set(dp->fn, ' ', 11);
 8009d7c:	687b      	ldr	r3, [r7, #4]
 8009d7e:	3324      	adds	r3, #36	; 0x24
 8009d80:	220b      	movs	r2, #11
 8009d82:	2120      	movs	r1, #32
 8009d84:	4618      	mov	r0, r3
 8009d86:	f7fe fc62 	bl	800864e <mem_set>
	for (si = 0; lfn[si] == ' ' || lfn[si] == '.'; si++) ;	/* Strip leading spaces and dots */
 8009d8a:	2300      	movs	r3, #0
 8009d8c:	61bb      	str	r3, [r7, #24]
 8009d8e:	e002      	b.n	8009d96 <create_name+0x132>
 8009d90:	69bb      	ldr	r3, [r7, #24]
 8009d92:	3301      	adds	r3, #1
 8009d94:	61bb      	str	r3, [r7, #24]
 8009d96:	69bb      	ldr	r3, [r7, #24]
 8009d98:	005b      	lsls	r3, r3, #1
 8009d9a:	68fa      	ldr	r2, [r7, #12]
 8009d9c:	4413      	add	r3, r2
 8009d9e:	881b      	ldrh	r3, [r3, #0]
 8009da0:	2b20      	cmp	r3, #32
 8009da2:	d0f5      	beq.n	8009d90 <create_name+0x12c>
 8009da4:	69bb      	ldr	r3, [r7, #24]
 8009da6:	005b      	lsls	r3, r3, #1
 8009da8:	68fa      	ldr	r2, [r7, #12]
 8009daa:	4413      	add	r3, r2
 8009dac:	881b      	ldrh	r3, [r3, #0]
 8009dae:	2b2e      	cmp	r3, #46	; 0x2e
 8009db0:	d0ee      	beq.n	8009d90 <create_name+0x12c>
	if (si) cf |= NS_LOSS | NS_LFN;
 8009db2:	69bb      	ldr	r3, [r7, #24]
 8009db4:	2b00      	cmp	r3, #0
 8009db6:	d009      	beq.n	8009dcc <create_name+0x168>
 8009db8:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8009dbc:	f043 0303 	orr.w	r3, r3, #3
 8009dc0:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	while (di && lfn[di - 1] != '.') di--;	/* Find extension (di<=si: no extension) */
 8009dc4:	e002      	b.n	8009dcc <create_name+0x168>
 8009dc6:	697b      	ldr	r3, [r7, #20]
 8009dc8:	3b01      	subs	r3, #1
 8009dca:	617b      	str	r3, [r7, #20]
 8009dcc:	697b      	ldr	r3, [r7, #20]
 8009dce:	2b00      	cmp	r3, #0
 8009dd0:	d009      	beq.n	8009de6 <create_name+0x182>
 8009dd2:	697b      	ldr	r3, [r7, #20]
 8009dd4:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 8009dd8:	3b01      	subs	r3, #1
 8009dda:	005b      	lsls	r3, r3, #1
 8009ddc:	68fa      	ldr	r2, [r7, #12]
 8009dde:	4413      	add	r3, r2
 8009de0:	881b      	ldrh	r3, [r3, #0]
 8009de2:	2b2e      	cmp	r3, #46	; 0x2e
 8009de4:	d1ef      	bne.n	8009dc6 <create_name+0x162>

	i = b = 0; ni = 8;
 8009de6:	2300      	movs	r3, #0
 8009de8:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 8009dec:	2300      	movs	r3, #0
 8009dee:	623b      	str	r3, [r7, #32]
 8009df0:	2308      	movs	r3, #8
 8009df2:	61fb      	str	r3, [r7, #28]
	for (;;) {
		w = lfn[si++];					/* Get an LFN character */
 8009df4:	69bb      	ldr	r3, [r7, #24]
 8009df6:	1c5a      	adds	r2, r3, #1
 8009df8:	61ba      	str	r2, [r7, #24]
 8009dfa:	005b      	lsls	r3, r3, #1
 8009dfc:	68fa      	ldr	r2, [r7, #12]
 8009dfe:	4413      	add	r3, r2
 8009e00:	881b      	ldrh	r3, [r3, #0]
 8009e02:	84bb      	strh	r3, [r7, #36]	; 0x24
		if (!w) break;					/* Break on end of the LFN */
 8009e04:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8009e06:	2b00      	cmp	r3, #0
 8009e08:	f000 8090 	beq.w	8009f2c <create_name+0x2c8>
		if (w == ' ' || (w == '.' && si != di)) {	/* Remove spaces and dots */
 8009e0c:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8009e0e:	2b20      	cmp	r3, #32
 8009e10:	d006      	beq.n	8009e20 <create_name+0x1bc>
 8009e12:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8009e14:	2b2e      	cmp	r3, #46	; 0x2e
 8009e16:	d10a      	bne.n	8009e2e <create_name+0x1ca>
 8009e18:	69ba      	ldr	r2, [r7, #24]
 8009e1a:	697b      	ldr	r3, [r7, #20]
 8009e1c:	429a      	cmp	r2, r3
 8009e1e:	d006      	beq.n	8009e2e <create_name+0x1ca>
			cf |= NS_LOSS | NS_LFN; continue;
 8009e20:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8009e24:	f043 0303 	orr.w	r3, r3, #3
 8009e28:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8009e2c:	e07d      	b.n	8009f2a <create_name+0x2c6>
		}

		if (i >= ni || si == di) {		/* Extension or end of SFN */
 8009e2e:	6a3a      	ldr	r2, [r7, #32]
 8009e30:	69fb      	ldr	r3, [r7, #28]
 8009e32:	429a      	cmp	r2, r3
 8009e34:	d203      	bcs.n	8009e3e <create_name+0x1da>
 8009e36:	69ba      	ldr	r2, [r7, #24]
 8009e38:	697b      	ldr	r3, [r7, #20]
 8009e3a:	429a      	cmp	r2, r3
 8009e3c:	d123      	bne.n	8009e86 <create_name+0x222>
			if (ni == 11) {				/* Long extension */
 8009e3e:	69fb      	ldr	r3, [r7, #28]
 8009e40:	2b0b      	cmp	r3, #11
 8009e42:	d106      	bne.n	8009e52 <create_name+0x1ee>
				cf |= NS_LOSS | NS_LFN; break;
 8009e44:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8009e48:	f043 0303 	orr.w	r3, r3, #3
 8009e4c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8009e50:	e06f      	b.n	8009f32 <create_name+0x2ce>
			}
			if (si != di) cf |= NS_LOSS | NS_LFN;	/* Out of 8.3 format */
 8009e52:	69ba      	ldr	r2, [r7, #24]
 8009e54:	697b      	ldr	r3, [r7, #20]
 8009e56:	429a      	cmp	r2, r3
 8009e58:	d005      	beq.n	8009e66 <create_name+0x202>
 8009e5a:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8009e5e:	f043 0303 	orr.w	r3, r3, #3
 8009e62:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			if (si > di) break;			/* No extension */
 8009e66:	69ba      	ldr	r2, [r7, #24]
 8009e68:	697b      	ldr	r3, [r7, #20]
 8009e6a:	429a      	cmp	r2, r3
 8009e6c:	d860      	bhi.n	8009f30 <create_name+0x2cc>
			si = di; i = 8; ni = 11;	/* Enter extension section */
 8009e6e:	697b      	ldr	r3, [r7, #20]
 8009e70:	61bb      	str	r3, [r7, #24]
 8009e72:	2308      	movs	r3, #8
 8009e74:	623b      	str	r3, [r7, #32]
 8009e76:	230b      	movs	r3, #11
 8009e78:	61fb      	str	r3, [r7, #28]
			b <<= 2; continue;
 8009e7a:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8009e7e:	009b      	lsls	r3, r3, #2
 8009e80:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 8009e84:	e051      	b.n	8009f2a <create_name+0x2c6>
		}

		if (w >= 0x80) {				/* Non ASCII character */
 8009e86:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8009e88:	2b7f      	cmp	r3, #127	; 0x7f
 8009e8a:	d914      	bls.n	8009eb6 <create_name+0x252>
#ifdef _EXCVT
			w = ff_convert(w, 0);		/* Unicode -> OEM code */
 8009e8c:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8009e8e:	2100      	movs	r1, #0
 8009e90:	4618      	mov	r0, r3
 8009e92:	f7fe f9d5 	bl	8008240 <ff_convert>
 8009e96:	4603      	mov	r3, r0
 8009e98:	84bb      	strh	r3, [r7, #36]	; 0x24
			if (w) w = ExCvt[w - 0x80];	/* Convert extended character to upper (SBCS) */
 8009e9a:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8009e9c:	2b00      	cmp	r3, #0
 8009e9e:	d004      	beq.n	8009eaa <create_name+0x246>
 8009ea0:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8009ea2:	3b80      	subs	r3, #128	; 0x80
 8009ea4:	4a49      	ldr	r2, [pc, #292]	; (8009fcc <create_name+0x368>)
 8009ea6:	5cd3      	ldrb	r3, [r2, r3]
 8009ea8:	84bb      	strh	r3, [r7, #36]	; 0x24
#else
			w = ff_convert(ff_wtoupper(w), 0);	/* Upper converted Unicode -> OEM code */
#endif
			cf |= NS_LFN;				/* Force create LFN entry */
 8009eaa:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8009eae:	f043 0302 	orr.w	r3, r3, #2
 8009eb2:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			if (i >= ni - 1) {
				cf |= NS_LOSS | NS_LFN; i = ni; continue;
			}
			dp->fn[i++] = (BYTE)(w >> 8);
		} else {						/* SBC */
			if (!w || chk_chr("+,;=[]", w)) {	/* Replace illegal characters for SFN */
 8009eb6:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8009eb8:	2b00      	cmp	r3, #0
 8009eba:	d007      	beq.n	8009ecc <create_name+0x268>
 8009ebc:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8009ebe:	4619      	mov	r1, r3
 8009ec0:	4843      	ldr	r0, [pc, #268]	; (8009fd0 <create_name+0x36c>)
 8009ec2:	f7fe fc05 	bl	80086d0 <chk_chr>
 8009ec6:	4603      	mov	r3, r0
 8009ec8:	2b00      	cmp	r3, #0
 8009eca:	d008      	beq.n	8009ede <create_name+0x27a>
				w = '_'; cf |= NS_LOSS | NS_LFN;/* Lossy conversion */
 8009ecc:	235f      	movs	r3, #95	; 0x5f
 8009ece:	84bb      	strh	r3, [r7, #36]	; 0x24
 8009ed0:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8009ed4:	f043 0303 	orr.w	r3, r3, #3
 8009ed8:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8009edc:	e01b      	b.n	8009f16 <create_name+0x2b2>
			} else {
				if (IsUpper(w)) {		/* ASCII large capital */
 8009ede:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8009ee0:	2b40      	cmp	r3, #64	; 0x40
 8009ee2:	d909      	bls.n	8009ef8 <create_name+0x294>
 8009ee4:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8009ee6:	2b5a      	cmp	r3, #90	; 0x5a
 8009ee8:	d806      	bhi.n	8009ef8 <create_name+0x294>
					b |= 2;
 8009eea:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8009eee:	f043 0302 	orr.w	r3, r3, #2
 8009ef2:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 8009ef6:	e00e      	b.n	8009f16 <create_name+0x2b2>
				} else {
					if (IsLower(w)) {	/* ASCII small capital */
 8009ef8:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8009efa:	2b60      	cmp	r3, #96	; 0x60
 8009efc:	d90b      	bls.n	8009f16 <create_name+0x2b2>
 8009efe:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8009f00:	2b7a      	cmp	r3, #122	; 0x7a
 8009f02:	d808      	bhi.n	8009f16 <create_name+0x2b2>
						b |= 1; w -= 0x20;
 8009f04:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8009f08:	f043 0301 	orr.w	r3, r3, #1
 8009f0c:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 8009f10:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8009f12:	3b20      	subs	r3, #32
 8009f14:	84bb      	strh	r3, [r7, #36]	; 0x24
					}
				}
			}
		}
		dp->fn[i++] = (BYTE)w;
 8009f16:	6a3b      	ldr	r3, [r7, #32]
 8009f18:	1c5a      	adds	r2, r3, #1
 8009f1a:	623a      	str	r2, [r7, #32]
 8009f1c:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8009f1e:	b2d1      	uxtb	r1, r2
 8009f20:	687a      	ldr	r2, [r7, #4]
 8009f22:	4413      	add	r3, r2
 8009f24:	460a      	mov	r2, r1
 8009f26:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
		w = lfn[si++];					/* Get an LFN character */
 8009f2a:	e763      	b.n	8009df4 <create_name+0x190>
		if (!w) break;					/* Break on end of the LFN */
 8009f2c:	bf00      	nop
 8009f2e:	e000      	b.n	8009f32 <create_name+0x2ce>
			if (si > di) break;			/* No extension */
 8009f30:	bf00      	nop
	}

	if (dp->fn[0] == DDEM) dp->fn[0] = RDDEM;	/* If the first character collides with DDEM, replace it with RDDEM */
 8009f32:	687b      	ldr	r3, [r7, #4]
 8009f34:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8009f38:	2be5      	cmp	r3, #229	; 0xe5
 8009f3a:	d103      	bne.n	8009f44 <create_name+0x2e0>
 8009f3c:	687b      	ldr	r3, [r7, #4]
 8009f3e:	2205      	movs	r2, #5
 8009f40:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

	if (ni == 8) b <<= 2;
 8009f44:	69fb      	ldr	r3, [r7, #28]
 8009f46:	2b08      	cmp	r3, #8
 8009f48:	d104      	bne.n	8009f54 <create_name+0x2f0>
 8009f4a:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8009f4e:	009b      	lsls	r3, r3, #2
 8009f50:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
	if ((b & 0x0C) == 0x0C || (b & 0x03) == 0x03) cf |= NS_LFN;	/* Create LFN entry when there are composite capitals */
 8009f54:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8009f58:	f003 030c 	and.w	r3, r3, #12
 8009f5c:	2b0c      	cmp	r3, #12
 8009f5e:	d005      	beq.n	8009f6c <create_name+0x308>
 8009f60:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8009f64:	f003 0303 	and.w	r3, r3, #3
 8009f68:	2b03      	cmp	r3, #3
 8009f6a:	d105      	bne.n	8009f78 <create_name+0x314>
 8009f6c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8009f70:	f043 0302 	orr.w	r3, r3, #2
 8009f74:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	if (!(cf & NS_LFN)) {						/* When LFN is in 8.3 format without extended character, NT flags are created */
 8009f78:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8009f7c:	f003 0302 	and.w	r3, r3, #2
 8009f80:	2b00      	cmp	r3, #0
 8009f82:	d117      	bne.n	8009fb4 <create_name+0x350>
		if ((b & 0x03) == 0x01) cf |= NS_EXT;	/* NT flag (Extension has only small capital) */
 8009f84:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8009f88:	f003 0303 	and.w	r3, r3, #3
 8009f8c:	2b01      	cmp	r3, #1
 8009f8e:	d105      	bne.n	8009f9c <create_name+0x338>
 8009f90:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8009f94:	f043 0310 	orr.w	r3, r3, #16
 8009f98:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
		if ((b & 0x0C) == 0x04) cf |= NS_BODY;	/* NT flag (Filename has only small capital) */
 8009f9c:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8009fa0:	f003 030c 	and.w	r3, r3, #12
 8009fa4:	2b04      	cmp	r3, #4
 8009fa6:	d105      	bne.n	8009fb4 <create_name+0x350>
 8009fa8:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8009fac:	f043 0308 	orr.w	r3, r3, #8
 8009fb0:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	}

	dp->fn[NSFLAG] = cf;	/* SFN is created */
 8009fb4:	687b      	ldr	r3, [r7, #4]
 8009fb6:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 8009fba:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f

	return FR_OK;
 8009fbe:	2300      	movs	r3, #0
	if (sfn[0] == DDEM) sfn[0] = RDDEM;	/* If the first character collides with DDEM, replace it with RDDEM */
	sfn[NSFLAG] = (c <= ' ') ? NS_LAST : 0;		/* Set last segment flag if end of the path */

	return FR_OK;
#endif /* _USE_LFN != 0 */
}
 8009fc0:	4618      	mov	r0, r3
 8009fc2:	3728      	adds	r7, #40	; 0x28
 8009fc4:	46bd      	mov	sp, r7
 8009fc6:	bd80      	pop	{r7, pc}
 8009fc8:	0800c41c 	.word	0x0800c41c
 8009fcc:	0800c848 	.word	0x0800c848
 8009fd0:	0800c428 	.word	0x0800c428

08009fd4 <follow_path>:
static
FRESULT follow_path (	/* FR_OK(0): successful, !=0: error code */
	DIR* dp,			/* Directory object to return last directory and found object */
	const TCHAR* path	/* Full-path string to find a file or directory */
)
{
 8009fd4:	b580      	push	{r7, lr}
 8009fd6:	b086      	sub	sp, #24
 8009fd8:	af00      	add	r7, sp, #0
 8009fda:	6078      	str	r0, [r7, #4]
 8009fdc:	6039      	str	r1, [r7, #0]
	FRESULT res;
	BYTE ns;
	_FDID *obj = &dp->obj;
 8009fde:	687b      	ldr	r3, [r7, #4]
 8009fe0:	613b      	str	r3, [r7, #16]
	FATFS *fs = obj->fs;
 8009fe2:	693b      	ldr	r3, [r7, #16]
 8009fe4:	681b      	ldr	r3, [r3, #0]
 8009fe6:	60fb      	str	r3, [r7, #12]
	if (*path != '/' && *path != '\\') {	/* Without heading separator */
		obj->sclust = fs->cdir;				/* Start from current directory */
	} else
#endif
	{										/* With heading separator */
		while (*path == '/' || *path == '\\') path++;	/* Strip heading separator */
 8009fe8:	e002      	b.n	8009ff0 <follow_path+0x1c>
 8009fea:	683b      	ldr	r3, [r7, #0]
 8009fec:	3301      	adds	r3, #1
 8009fee:	603b      	str	r3, [r7, #0]
 8009ff0:	683b      	ldr	r3, [r7, #0]
 8009ff2:	781b      	ldrb	r3, [r3, #0]
 8009ff4:	2b2f      	cmp	r3, #47	; 0x2f
 8009ff6:	d0f8      	beq.n	8009fea <follow_path+0x16>
 8009ff8:	683b      	ldr	r3, [r7, #0]
 8009ffa:	781b      	ldrb	r3, [r3, #0]
 8009ffc:	2b5c      	cmp	r3, #92	; 0x5c
 8009ffe:	d0f4      	beq.n	8009fea <follow_path+0x16>
		obj->sclust = 0;					/* Start from root directory */
 800a000:	693b      	ldr	r3, [r7, #16]
 800a002:	2200      	movs	r2, #0
 800a004:	609a      	str	r2, [r3, #8]
		obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
	}
#endif
#endif

	if ((UINT)*path < ' ') {				/* Null path name is the origin directory itself */
 800a006:	683b      	ldr	r3, [r7, #0]
 800a008:	781b      	ldrb	r3, [r3, #0]
 800a00a:	2b1f      	cmp	r3, #31
 800a00c:	d80a      	bhi.n	800a024 <follow_path+0x50>
		dp->fn[NSFLAG] = NS_NONAME;
 800a00e:	687b      	ldr	r3, [r7, #4]
 800a010:	2280      	movs	r2, #128	; 0x80
 800a012:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f
		res = dir_sdi(dp, 0);
 800a016:	2100      	movs	r1, #0
 800a018:	6878      	ldr	r0, [r7, #4]
 800a01a:	f7ff f8fe 	bl	800921a <dir_sdi>
 800a01e:	4603      	mov	r3, r0
 800a020:	75fb      	strb	r3, [r7, #23]
 800a022:	e048      	b.n	800a0b6 <follow_path+0xe2>

	} else {								/* Follow path */
		for (;;) {
			res = create_name(dp, &path);	/* Get a segment name of the path */
 800a024:	463b      	mov	r3, r7
 800a026:	4619      	mov	r1, r3
 800a028:	6878      	ldr	r0, [r7, #4]
 800a02a:	f7ff fe1b 	bl	8009c64 <create_name>
 800a02e:	4603      	mov	r3, r0
 800a030:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 800a032:	7dfb      	ldrb	r3, [r7, #23]
 800a034:	2b00      	cmp	r3, #0
 800a036:	d139      	bne.n	800a0ac <follow_path+0xd8>
			res = dir_find(dp);				/* Find an object with the segment name */
 800a038:	6878      	ldr	r0, [r7, #4]
 800a03a:	f7ff fc5b 	bl	80098f4 <dir_find>
 800a03e:	4603      	mov	r3, r0
 800a040:	75fb      	strb	r3, [r7, #23]
			ns = dp->fn[NSFLAG];
 800a042:	687b      	ldr	r3, [r7, #4]
 800a044:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 800a048:	72fb      	strb	r3, [r7, #11]
			if (res != FR_OK) {				/* Failed to find the object */
 800a04a:	7dfb      	ldrb	r3, [r7, #23]
 800a04c:	2b00      	cmp	r3, #0
 800a04e:	d00a      	beq.n	800a066 <follow_path+0x92>
				if (res == FR_NO_FILE) {	/* Object is not found */
 800a050:	7dfb      	ldrb	r3, [r7, #23]
 800a052:	2b04      	cmp	r3, #4
 800a054:	d12c      	bne.n	800a0b0 <follow_path+0xdc>
					if (_FS_RPATH && (ns & NS_DOT)) {	/* If dot entry is not exist, stay there */
						if (!(ns & NS_LAST)) continue;	/* Continue to follow if not last segment */
						dp->fn[NSFLAG] = NS_NONAME;
						res = FR_OK;
					} else {							/* Could not find the object */
						if (!(ns & NS_LAST)) res = FR_NO_PATH;	/* Adjust error code if not last segment */
 800a056:	7afb      	ldrb	r3, [r7, #11]
 800a058:	f003 0304 	and.w	r3, r3, #4
 800a05c:	2b00      	cmp	r3, #0
 800a05e:	d127      	bne.n	800a0b0 <follow_path+0xdc>
 800a060:	2305      	movs	r3, #5
 800a062:	75fb      	strb	r3, [r7, #23]
					}
				}
				break;
 800a064:	e024      	b.n	800a0b0 <follow_path+0xdc>
			}
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 800a066:	7afb      	ldrb	r3, [r7, #11]
 800a068:	f003 0304 	and.w	r3, r3, #4
 800a06c:	2b00      	cmp	r3, #0
 800a06e:	d121      	bne.n	800a0b4 <follow_path+0xe0>
			/* Get into the sub-directory */
			if (!(obj->attr & AM_DIR)) {		/* It is not a sub-directory and cannot follow */
 800a070:	693b      	ldr	r3, [r7, #16]
 800a072:	799b      	ldrb	r3, [r3, #6]
 800a074:	f003 0310 	and.w	r3, r3, #16
 800a078:	2b00      	cmp	r3, #0
 800a07a:	d102      	bne.n	800a082 <follow_path+0xae>
				res = FR_NO_PATH; break;
 800a07c:	2305      	movs	r3, #5
 800a07e:	75fb      	strb	r3, [r7, #23]
 800a080:	e019      	b.n	800a0b6 <follow_path+0xe2>
				obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
				obj->objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
			} else
#endif
			{
				obj->sclust = ld_clust(fs, fs->win + dp->dptr % SS(fs));	/* Open next directory */
 800a082:	68fb      	ldr	r3, [r7, #12]
 800a084:	f103 0138 	add.w	r1, r3, #56	; 0x38
 800a088:	687b      	ldr	r3, [r7, #4]
 800a08a:	695b      	ldr	r3, [r3, #20]
 800a08c:	68fa      	ldr	r2, [r7, #12]
 800a08e:	8992      	ldrh	r2, [r2, #12]
 800a090:	fbb3 f0f2 	udiv	r0, r3, r2
 800a094:	fb02 f200 	mul.w	r2, r2, r0
 800a098:	1a9b      	subs	r3, r3, r2
 800a09a:	440b      	add	r3, r1
 800a09c:	4619      	mov	r1, r3
 800a09e:	68f8      	ldr	r0, [r7, #12]
 800a0a0:	f7ff fa61 	bl	8009566 <ld_clust>
 800a0a4:	4602      	mov	r2, r0
 800a0a6:	693b      	ldr	r3, [r7, #16]
 800a0a8:	609a      	str	r2, [r3, #8]
			res = create_name(dp, &path);	/* Get a segment name of the path */
 800a0aa:	e7bb      	b.n	800a024 <follow_path+0x50>
			if (res != FR_OK) break;
 800a0ac:	bf00      	nop
 800a0ae:	e002      	b.n	800a0b6 <follow_path+0xe2>
				break;
 800a0b0:	bf00      	nop
 800a0b2:	e000      	b.n	800a0b6 <follow_path+0xe2>
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 800a0b4:	bf00      	nop
			}
		}
	}

	return res;
 800a0b6:	7dfb      	ldrb	r3, [r7, #23]
}
 800a0b8:	4618      	mov	r0, r3
 800a0ba:	3718      	adds	r7, #24
 800a0bc:	46bd      	mov	sp, r7
 800a0be:	bd80      	pop	{r7, pc}

0800a0c0 <get_ldnumber>:

static
int get_ldnumber (		/* Returns logical drive number (-1:invalid drive) */
	const TCHAR** path	/* Pointer to pointer to the path name */
)
{
 800a0c0:	b480      	push	{r7}
 800a0c2:	b087      	sub	sp, #28
 800a0c4:	af00      	add	r7, sp, #0
 800a0c6:	6078      	str	r0, [r7, #4]
	const TCHAR *tp, *tt;
	UINT i;
	int vol = -1;
 800a0c8:	f04f 33ff 	mov.w	r3, #4294967295
 800a0cc:	613b      	str	r3, [r7, #16]
	char c;
	TCHAR tc;
#endif


	if (*path) {	/* If the pointer is not a null */
 800a0ce:	687b      	ldr	r3, [r7, #4]
 800a0d0:	681b      	ldr	r3, [r3, #0]
 800a0d2:	2b00      	cmp	r3, #0
 800a0d4:	d031      	beq.n	800a13a <get_ldnumber+0x7a>
		for (tt = *path; (UINT)*tt >= (_USE_LFN ? ' ' : '!') && *tt != ':'; tt++) ;	/* Find ':' in the path */
 800a0d6:	687b      	ldr	r3, [r7, #4]
 800a0d8:	681b      	ldr	r3, [r3, #0]
 800a0da:	617b      	str	r3, [r7, #20]
 800a0dc:	e002      	b.n	800a0e4 <get_ldnumber+0x24>
 800a0de:	697b      	ldr	r3, [r7, #20]
 800a0e0:	3301      	adds	r3, #1
 800a0e2:	617b      	str	r3, [r7, #20]
 800a0e4:	697b      	ldr	r3, [r7, #20]
 800a0e6:	781b      	ldrb	r3, [r3, #0]
 800a0e8:	2b1f      	cmp	r3, #31
 800a0ea:	d903      	bls.n	800a0f4 <get_ldnumber+0x34>
 800a0ec:	697b      	ldr	r3, [r7, #20]
 800a0ee:	781b      	ldrb	r3, [r3, #0]
 800a0f0:	2b3a      	cmp	r3, #58	; 0x3a
 800a0f2:	d1f4      	bne.n	800a0de <get_ldnumber+0x1e>
		if (*tt == ':') {	/* If a ':' is exist in the path name */
 800a0f4:	697b      	ldr	r3, [r7, #20]
 800a0f6:	781b      	ldrb	r3, [r3, #0]
 800a0f8:	2b3a      	cmp	r3, #58	; 0x3a
 800a0fa:	d11c      	bne.n	800a136 <get_ldnumber+0x76>
			tp = *path;
 800a0fc:	687b      	ldr	r3, [r7, #4]
 800a0fe:	681b      	ldr	r3, [r3, #0]
 800a100:	60fb      	str	r3, [r7, #12]
			i = *tp++ - '0';
 800a102:	68fb      	ldr	r3, [r7, #12]
 800a104:	1c5a      	adds	r2, r3, #1
 800a106:	60fa      	str	r2, [r7, #12]
 800a108:	781b      	ldrb	r3, [r3, #0]
 800a10a:	3b30      	subs	r3, #48	; 0x30
 800a10c:	60bb      	str	r3, [r7, #8]
			if (i < 10 && tp == tt) {	/* Is there a numeric drive id? */
 800a10e:	68bb      	ldr	r3, [r7, #8]
 800a110:	2b09      	cmp	r3, #9
 800a112:	d80e      	bhi.n	800a132 <get_ldnumber+0x72>
 800a114:	68fa      	ldr	r2, [r7, #12]
 800a116:	697b      	ldr	r3, [r7, #20]
 800a118:	429a      	cmp	r2, r3
 800a11a:	d10a      	bne.n	800a132 <get_ldnumber+0x72>
				if (i < _VOLUMES) {	/* If a drive id is found, get the value and strip it */
 800a11c:	68bb      	ldr	r3, [r7, #8]
 800a11e:	2b00      	cmp	r3, #0
 800a120:	d107      	bne.n	800a132 <get_ldnumber+0x72>
					vol = (int)i;
 800a122:	68bb      	ldr	r3, [r7, #8]
 800a124:	613b      	str	r3, [r7, #16]
					*path = ++tt;
 800a126:	697b      	ldr	r3, [r7, #20]
 800a128:	3301      	adds	r3, #1
 800a12a:	617b      	str	r3, [r7, #20]
 800a12c:	687b      	ldr	r3, [r7, #4]
 800a12e:	697a      	ldr	r2, [r7, #20]
 800a130:	601a      	str	r2, [r3, #0]
					vol = (int)i;
					*path = tt;
				}
			}
#endif
			return vol;
 800a132:	693b      	ldr	r3, [r7, #16]
 800a134:	e002      	b.n	800a13c <get_ldnumber+0x7c>
		}
#if _FS_RPATH != 0 && _VOLUMES >= 2
		vol = CurrVol;	/* Current drive */
#else
		vol = 0;		/* Drive 0 */
 800a136:	2300      	movs	r3, #0
 800a138:	613b      	str	r3, [r7, #16]
#endif
	}
	return vol;
 800a13a:	693b      	ldr	r3, [r7, #16]
}
 800a13c:	4618      	mov	r0, r3
 800a13e:	371c      	adds	r7, #28
 800a140:	46bd      	mov	sp, r7
 800a142:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a146:	4770      	bx	lr

0800a148 <check_fs>:
static
BYTE check_fs (	/* 0:FAT, 1:exFAT, 2:Valid BS but not FAT, 3:Not a BS, 4:Disk error */
	FATFS* fs,	/* File system object */
	DWORD sect	/* Sector# (lba) to load and check if it is an FAT-VBR or not */
)
{
 800a148:	b580      	push	{r7, lr}
 800a14a:	b082      	sub	sp, #8
 800a14c:	af00      	add	r7, sp, #0
 800a14e:	6078      	str	r0, [r7, #4]
 800a150:	6039      	str	r1, [r7, #0]
	fs->wflag = 0; fs->winsect = 0xFFFFFFFF;		/* Invaidate window */
 800a152:	687b      	ldr	r3, [r7, #4]
 800a154:	2200      	movs	r2, #0
 800a156:	70da      	strb	r2, [r3, #3]
 800a158:	687b      	ldr	r3, [r7, #4]
 800a15a:	f04f 32ff 	mov.w	r2, #4294967295
 800a15e:	635a      	str	r2, [r3, #52]	; 0x34
	if (move_window(fs, sect) != FR_OK) return 4;	/* Load boot record */
 800a160:	6839      	ldr	r1, [r7, #0]
 800a162:	6878      	ldr	r0, [r7, #4]
 800a164:	f7fe fc80 	bl	8008a68 <move_window>
 800a168:	4603      	mov	r3, r0
 800a16a:	2b00      	cmp	r3, #0
 800a16c:	d001      	beq.n	800a172 <check_fs+0x2a>
 800a16e:	2304      	movs	r3, #4
 800a170:	e038      	b.n	800a1e4 <check_fs+0x9c>

	if (ld_word(fs->win + BS_55AA) != 0xAA55) return 3;	/* Check boot record signature (always placed here even if the sector size is >512) */
 800a172:	687b      	ldr	r3, [r7, #4]
 800a174:	3338      	adds	r3, #56	; 0x38
 800a176:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 800a17a:	4618      	mov	r0, r3
 800a17c:	f7fe f9c4 	bl	8008508 <ld_word>
 800a180:	4603      	mov	r3, r0
 800a182:	461a      	mov	r2, r3
 800a184:	f64a 2355 	movw	r3, #43605	; 0xaa55
 800a188:	429a      	cmp	r2, r3
 800a18a:	d001      	beq.n	800a190 <check_fs+0x48>
 800a18c:	2303      	movs	r3, #3
 800a18e:	e029      	b.n	800a1e4 <check_fs+0x9c>

	if (fs->win[BS_JmpBoot] == 0xE9 || (fs->win[BS_JmpBoot] == 0xEB && fs->win[BS_JmpBoot + 2] == 0x90)) {
 800a190:	687b      	ldr	r3, [r7, #4]
 800a192:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800a196:	2be9      	cmp	r3, #233	; 0xe9
 800a198:	d009      	beq.n	800a1ae <check_fs+0x66>
 800a19a:	687b      	ldr	r3, [r7, #4]
 800a19c:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800a1a0:	2beb      	cmp	r3, #235	; 0xeb
 800a1a2:	d11e      	bne.n	800a1e2 <check_fs+0x9a>
 800a1a4:	687b      	ldr	r3, [r7, #4]
 800a1a6:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 800a1aa:	2b90      	cmp	r3, #144	; 0x90
 800a1ac:	d119      	bne.n	800a1e2 <check_fs+0x9a>
		if ((ld_dword(fs->win + BS_FilSysType) & 0xFFFFFF) == 0x544146) return 0;	/* Check "FAT" string */
 800a1ae:	687b      	ldr	r3, [r7, #4]
 800a1b0:	3338      	adds	r3, #56	; 0x38
 800a1b2:	3336      	adds	r3, #54	; 0x36
 800a1b4:	4618      	mov	r0, r3
 800a1b6:	f7fe f9bf 	bl	8008538 <ld_dword>
 800a1ba:	4603      	mov	r3, r0
 800a1bc:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 800a1c0:	4a0a      	ldr	r2, [pc, #40]	; (800a1ec <check_fs+0xa4>)
 800a1c2:	4293      	cmp	r3, r2
 800a1c4:	d101      	bne.n	800a1ca <check_fs+0x82>
 800a1c6:	2300      	movs	r3, #0
 800a1c8:	e00c      	b.n	800a1e4 <check_fs+0x9c>
		if (ld_dword(fs->win + BS_FilSysType32) == 0x33544146) return 0;			/* Check "FAT3" string */
 800a1ca:	687b      	ldr	r3, [r7, #4]
 800a1cc:	3338      	adds	r3, #56	; 0x38
 800a1ce:	3352      	adds	r3, #82	; 0x52
 800a1d0:	4618      	mov	r0, r3
 800a1d2:	f7fe f9b1 	bl	8008538 <ld_dword>
 800a1d6:	4602      	mov	r2, r0
 800a1d8:	4b05      	ldr	r3, [pc, #20]	; (800a1f0 <check_fs+0xa8>)
 800a1da:	429a      	cmp	r2, r3
 800a1dc:	d101      	bne.n	800a1e2 <check_fs+0x9a>
 800a1de:	2300      	movs	r3, #0
 800a1e0:	e000      	b.n	800a1e4 <check_fs+0x9c>
	}
#if _FS_EXFAT
	if (!mem_cmp(fs->win + BS_JmpBoot, "\xEB\x76\x90" "EXFAT   ", 11)) return 1;
#endif
	return 2;
 800a1e2:	2302      	movs	r3, #2
}
 800a1e4:	4618      	mov	r0, r3
 800a1e6:	3708      	adds	r7, #8
 800a1e8:	46bd      	mov	sp, r7
 800a1ea:	bd80      	pop	{r7, pc}
 800a1ec:	00544146 	.word	0x00544146
 800a1f0:	33544146 	.word	0x33544146

0800a1f4 <find_volume>:
FRESULT find_volume (	/* FR_OK(0): successful, !=0: any error occurred */
	const TCHAR** path,	/* Pointer to pointer to the path name (drive number) */
	FATFS** rfs,		/* Pointer to pointer to the found file system object */
	BYTE mode			/* !=0: Check write protection for write access */
)
{
 800a1f4:	b580      	push	{r7, lr}
 800a1f6:	b096      	sub	sp, #88	; 0x58
 800a1f8:	af00      	add	r7, sp, #0
 800a1fa:	60f8      	str	r0, [r7, #12]
 800a1fc:	60b9      	str	r1, [r7, #8]
 800a1fe:	4613      	mov	r3, r2
 800a200:	71fb      	strb	r3, [r7, #7]
	FATFS *fs;
	UINT i;


	/* Get logical drive number */
	*rfs = 0;
 800a202:	68bb      	ldr	r3, [r7, #8]
 800a204:	2200      	movs	r2, #0
 800a206:	601a      	str	r2, [r3, #0]
	vol = get_ldnumber(path);
 800a208:	68f8      	ldr	r0, [r7, #12]
 800a20a:	f7ff ff59 	bl	800a0c0 <get_ldnumber>
 800a20e:	63f8      	str	r0, [r7, #60]	; 0x3c
	if (vol < 0) return FR_INVALID_DRIVE;
 800a210:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800a212:	2b00      	cmp	r3, #0
 800a214:	da01      	bge.n	800a21a <find_volume+0x26>
 800a216:	230b      	movs	r3, #11
 800a218:	e268      	b.n	800a6ec <find_volume+0x4f8>

	/* Check if the file system object is valid or not */
	fs = FatFs[vol];					/* Get pointer to the file system object */
 800a21a:	4ab0      	ldr	r2, [pc, #704]	; (800a4dc <find_volume+0x2e8>)
 800a21c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800a21e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800a222:	63bb      	str	r3, [r7, #56]	; 0x38
	if (!fs) return FR_NOT_ENABLED;		/* Is the file system object available? */
 800a224:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a226:	2b00      	cmp	r3, #0
 800a228:	d101      	bne.n	800a22e <find_volume+0x3a>
 800a22a:	230c      	movs	r3, #12
 800a22c:	e25e      	b.n	800a6ec <find_volume+0x4f8>

	ENTER_FF(fs);						/* Lock the volume */
	*rfs = fs;							/* Return pointer to the file system object */
 800a22e:	68bb      	ldr	r3, [r7, #8]
 800a230:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800a232:	601a      	str	r2, [r3, #0]

	mode &= (BYTE)~FA_READ;				/* Desired access mode, write access or not */
 800a234:	79fb      	ldrb	r3, [r7, #7]
 800a236:	f023 0301 	bic.w	r3, r3, #1
 800a23a:	71fb      	strb	r3, [r7, #7]
	if (fs->fs_type) {					/* If the volume has been mounted */
 800a23c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a23e:	781b      	ldrb	r3, [r3, #0]
 800a240:	2b00      	cmp	r3, #0
 800a242:	d01a      	beq.n	800a27a <find_volume+0x86>
		stat = disk_status(fs->drv);
 800a244:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a246:	785b      	ldrb	r3, [r3, #1]
 800a248:	4618      	mov	r0, r3
 800a24a:	f7fe f8bf 	bl	80083cc <disk_status>
 800a24e:	4603      	mov	r3, r0
 800a250:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
		if (!(stat & STA_NOINIT)) {		/* and the physical drive is kept initialized */
 800a254:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800a258:	f003 0301 	and.w	r3, r3, #1
 800a25c:	2b00      	cmp	r3, #0
 800a25e:	d10c      	bne.n	800a27a <find_volume+0x86>
			if (!_FS_READONLY && mode && (stat & STA_PROTECT)) {	/* Check write protection if needed */
 800a260:	79fb      	ldrb	r3, [r7, #7]
 800a262:	2b00      	cmp	r3, #0
 800a264:	d007      	beq.n	800a276 <find_volume+0x82>
 800a266:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800a26a:	f003 0304 	and.w	r3, r3, #4
 800a26e:	2b00      	cmp	r3, #0
 800a270:	d001      	beq.n	800a276 <find_volume+0x82>
				return FR_WRITE_PROTECTED;
 800a272:	230a      	movs	r3, #10
 800a274:	e23a      	b.n	800a6ec <find_volume+0x4f8>
			}
			return FR_OK;				/* The file system object is valid */
 800a276:	2300      	movs	r3, #0
 800a278:	e238      	b.n	800a6ec <find_volume+0x4f8>
	}

	/* The file system object is not valid. */
	/* Following code attempts to mount the volume. (analyze BPB and initialize the fs object) */

	fs->fs_type = 0;					/* Clear the file system object */
 800a27a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a27c:	2200      	movs	r2, #0
 800a27e:	701a      	strb	r2, [r3, #0]
	fs->drv = LD2PD(vol);				/* Bind the logical drive and a physical drive */
 800a280:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800a282:	b2da      	uxtb	r2, r3
 800a284:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a286:	705a      	strb	r2, [r3, #1]
	stat = disk_initialize(fs->drv);	/* Initialize the physical drive */
 800a288:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a28a:	785b      	ldrb	r3, [r3, #1]
 800a28c:	4618      	mov	r0, r3
 800a28e:	f7fe f8b7 	bl	8008400 <disk_initialize>
 800a292:	4603      	mov	r3, r0
 800a294:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
	if (stat & STA_NOINIT) { 			/* Check if the initialization succeeded */
 800a298:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800a29c:	f003 0301 	and.w	r3, r3, #1
 800a2a0:	2b00      	cmp	r3, #0
 800a2a2:	d001      	beq.n	800a2a8 <find_volume+0xb4>
		return FR_NOT_READY;			/* Failed to initialize due to no medium or hard error */
 800a2a4:	2303      	movs	r3, #3
 800a2a6:	e221      	b.n	800a6ec <find_volume+0x4f8>
	}
	if (!_FS_READONLY && mode && (stat & STA_PROTECT)) { /* Check disk write protection if needed */
 800a2a8:	79fb      	ldrb	r3, [r7, #7]
 800a2aa:	2b00      	cmp	r3, #0
 800a2ac:	d007      	beq.n	800a2be <find_volume+0xca>
 800a2ae:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800a2b2:	f003 0304 	and.w	r3, r3, #4
 800a2b6:	2b00      	cmp	r3, #0
 800a2b8:	d001      	beq.n	800a2be <find_volume+0xca>
		return FR_WRITE_PROTECTED;
 800a2ba:	230a      	movs	r3, #10
 800a2bc:	e216      	b.n	800a6ec <find_volume+0x4f8>
	}
#if _MAX_SS != _MIN_SS					/* Get sector size (multiple sector size cfg only) */
	if (disk_ioctl(fs->drv, GET_SECTOR_SIZE, &SS(fs)) != RES_OK) return FR_DISK_ERR;
 800a2be:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a2c0:	7858      	ldrb	r0, [r3, #1]
 800a2c2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a2c4:	330c      	adds	r3, #12
 800a2c6:	461a      	mov	r2, r3
 800a2c8:	2102      	movs	r1, #2
 800a2ca:	f7fe f8ff 	bl	80084cc <disk_ioctl>
 800a2ce:	4603      	mov	r3, r0
 800a2d0:	2b00      	cmp	r3, #0
 800a2d2:	d001      	beq.n	800a2d8 <find_volume+0xe4>
 800a2d4:	2301      	movs	r3, #1
 800a2d6:	e209      	b.n	800a6ec <find_volume+0x4f8>
	if (SS(fs) > _MAX_SS || SS(fs) < _MIN_SS || (SS(fs) & (SS(fs) - 1))) return FR_DISK_ERR;
 800a2d8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a2da:	899b      	ldrh	r3, [r3, #12]
 800a2dc:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800a2e0:	d80d      	bhi.n	800a2fe <find_volume+0x10a>
 800a2e2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a2e4:	899b      	ldrh	r3, [r3, #12]
 800a2e6:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800a2ea:	d308      	bcc.n	800a2fe <find_volume+0x10a>
 800a2ec:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a2ee:	899b      	ldrh	r3, [r3, #12]
 800a2f0:	461a      	mov	r2, r3
 800a2f2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a2f4:	899b      	ldrh	r3, [r3, #12]
 800a2f6:	3b01      	subs	r3, #1
 800a2f8:	4013      	ands	r3, r2
 800a2fa:	2b00      	cmp	r3, #0
 800a2fc:	d001      	beq.n	800a302 <find_volume+0x10e>
 800a2fe:	2301      	movs	r3, #1
 800a300:	e1f4      	b.n	800a6ec <find_volume+0x4f8>
#endif

	/* Find an FAT partition on the drive. Supports only generic partitioning rules, FDISK and SFD. */
	bsect = 0;
 800a302:	2300      	movs	r3, #0
 800a304:	653b      	str	r3, [r7, #80]	; 0x50
	fmt = check_fs(fs, bsect);			/* Load sector 0 and check if it is an FAT-VBR as SFD */
 800a306:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800a308:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800a30a:	f7ff ff1d 	bl	800a148 <check_fs>
 800a30e:	4603      	mov	r3, r0
 800a310:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	if (fmt == 2 || (fmt < 2 && LD2PT(vol) != 0)) {	/* Not an FAT-VBR or forced partition number */
 800a314:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800a318:	2b02      	cmp	r3, #2
 800a31a:	d14b      	bne.n	800a3b4 <find_volume+0x1c0>
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 800a31c:	2300      	movs	r3, #0
 800a31e:	643b      	str	r3, [r7, #64]	; 0x40
 800a320:	e01f      	b.n	800a362 <find_volume+0x16e>
			pt = fs->win + (MBR_Table + i * SZ_PTE);
 800a322:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a324:	f103 0238 	add.w	r2, r3, #56	; 0x38
 800a328:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800a32a:	011b      	lsls	r3, r3, #4
 800a32c:	f503 73df 	add.w	r3, r3, #446	; 0x1be
 800a330:	4413      	add	r3, r2
 800a332:	633b      	str	r3, [r7, #48]	; 0x30
			br[i] = pt[PTE_System] ? ld_dword(pt + PTE_StLba) : 0;
 800a334:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a336:	3304      	adds	r3, #4
 800a338:	781b      	ldrb	r3, [r3, #0]
 800a33a:	2b00      	cmp	r3, #0
 800a33c:	d006      	beq.n	800a34c <find_volume+0x158>
 800a33e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a340:	3308      	adds	r3, #8
 800a342:	4618      	mov	r0, r3
 800a344:	f7fe f8f8 	bl	8008538 <ld_dword>
 800a348:	4602      	mov	r2, r0
 800a34a:	e000      	b.n	800a34e <find_volume+0x15a>
 800a34c:	2200      	movs	r2, #0
 800a34e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800a350:	009b      	lsls	r3, r3, #2
 800a352:	f107 0158 	add.w	r1, r7, #88	; 0x58
 800a356:	440b      	add	r3, r1
 800a358:	f843 2c44 	str.w	r2, [r3, #-68]
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 800a35c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800a35e:	3301      	adds	r3, #1
 800a360:	643b      	str	r3, [r7, #64]	; 0x40
 800a362:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800a364:	2b03      	cmp	r3, #3
 800a366:	d9dc      	bls.n	800a322 <find_volume+0x12e>
		}
		i = LD2PT(vol);					/* Partition number: 0:auto, 1-4:forced */
 800a368:	2300      	movs	r3, #0
 800a36a:	643b      	str	r3, [r7, #64]	; 0x40
		if (i) i--;
 800a36c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800a36e:	2b00      	cmp	r3, #0
 800a370:	d002      	beq.n	800a378 <find_volume+0x184>
 800a372:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800a374:	3b01      	subs	r3, #1
 800a376:	643b      	str	r3, [r7, #64]	; 0x40
		do {							/* Find an FAT volume */
			bsect = br[i];
 800a378:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800a37a:	009b      	lsls	r3, r3, #2
 800a37c:	f107 0258 	add.w	r2, r7, #88	; 0x58
 800a380:	4413      	add	r3, r2
 800a382:	f853 3c44 	ldr.w	r3, [r3, #-68]
 800a386:	653b      	str	r3, [r7, #80]	; 0x50
			fmt = bsect ? check_fs(fs, bsect) : 3;	/* Check the partition */
 800a388:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800a38a:	2b00      	cmp	r3, #0
 800a38c:	d005      	beq.n	800a39a <find_volume+0x1a6>
 800a38e:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800a390:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800a392:	f7ff fed9 	bl	800a148 <check_fs>
 800a396:	4603      	mov	r3, r0
 800a398:	e000      	b.n	800a39c <find_volume+0x1a8>
 800a39a:	2303      	movs	r3, #3
 800a39c:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		} while (LD2PT(vol) == 0 && fmt >= 2 && ++i < 4);
 800a3a0:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800a3a4:	2b01      	cmp	r3, #1
 800a3a6:	d905      	bls.n	800a3b4 <find_volume+0x1c0>
 800a3a8:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800a3aa:	3301      	adds	r3, #1
 800a3ac:	643b      	str	r3, [r7, #64]	; 0x40
 800a3ae:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800a3b0:	2b03      	cmp	r3, #3
 800a3b2:	d9e1      	bls.n	800a378 <find_volume+0x184>
	}
	if (fmt == 4) return FR_DISK_ERR;		/* An error occured in the disk I/O layer */
 800a3b4:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800a3b8:	2b04      	cmp	r3, #4
 800a3ba:	d101      	bne.n	800a3c0 <find_volume+0x1cc>
 800a3bc:	2301      	movs	r3, #1
 800a3be:	e195      	b.n	800a6ec <find_volume+0x4f8>
	if (fmt >= 2) return FR_NO_FILESYSTEM;	/* No FAT volume is found */
 800a3c0:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800a3c4:	2b01      	cmp	r3, #1
 800a3c6:	d901      	bls.n	800a3cc <find_volume+0x1d8>
 800a3c8:	230d      	movs	r3, #13
 800a3ca:	e18f      	b.n	800a6ec <find_volume+0x4f8>
#endif
		fmt = FS_EXFAT;			/* FAT sub-type */
	} else
#endif	/* _FS_EXFAT */
	{
		if (ld_word(fs->win + BPB_BytsPerSec) != SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_BytsPerSec must be equal to the physical sector size) */
 800a3cc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a3ce:	3338      	adds	r3, #56	; 0x38
 800a3d0:	330b      	adds	r3, #11
 800a3d2:	4618      	mov	r0, r3
 800a3d4:	f7fe f898 	bl	8008508 <ld_word>
 800a3d8:	4603      	mov	r3, r0
 800a3da:	461a      	mov	r2, r3
 800a3dc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a3de:	899b      	ldrh	r3, [r3, #12]
 800a3e0:	429a      	cmp	r2, r3
 800a3e2:	d001      	beq.n	800a3e8 <find_volume+0x1f4>
 800a3e4:	230d      	movs	r3, #13
 800a3e6:	e181      	b.n	800a6ec <find_volume+0x4f8>

		fasize = ld_word(fs->win + BPB_FATSz16);		/* Number of sectors per FAT */
 800a3e8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a3ea:	3338      	adds	r3, #56	; 0x38
 800a3ec:	3316      	adds	r3, #22
 800a3ee:	4618      	mov	r0, r3
 800a3f0:	f7fe f88a 	bl	8008508 <ld_word>
 800a3f4:	4603      	mov	r3, r0
 800a3f6:	64fb      	str	r3, [r7, #76]	; 0x4c
		if (fasize == 0) fasize = ld_dword(fs->win + BPB_FATSz32);
 800a3f8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800a3fa:	2b00      	cmp	r3, #0
 800a3fc:	d106      	bne.n	800a40c <find_volume+0x218>
 800a3fe:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a400:	3338      	adds	r3, #56	; 0x38
 800a402:	3324      	adds	r3, #36	; 0x24
 800a404:	4618      	mov	r0, r3
 800a406:	f7fe f897 	bl	8008538 <ld_dword>
 800a40a:	64f8      	str	r0, [r7, #76]	; 0x4c
		fs->fsize = fasize;
 800a40c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a40e:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800a410:	621a      	str	r2, [r3, #32]

		fs->n_fats = fs->win[BPB_NumFATs];				/* Number of FATs */
 800a412:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a414:	f893 2048 	ldrb.w	r2, [r3, #72]	; 0x48
 800a418:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a41a:	709a      	strb	r2, [r3, #2]
		if (fs->n_fats != 1 && fs->n_fats != 2) return FR_NO_FILESYSTEM;	/* (Must be 1 or 2) */
 800a41c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a41e:	789b      	ldrb	r3, [r3, #2]
 800a420:	2b01      	cmp	r3, #1
 800a422:	d005      	beq.n	800a430 <find_volume+0x23c>
 800a424:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a426:	789b      	ldrb	r3, [r3, #2]
 800a428:	2b02      	cmp	r3, #2
 800a42a:	d001      	beq.n	800a430 <find_volume+0x23c>
 800a42c:	230d      	movs	r3, #13
 800a42e:	e15d      	b.n	800a6ec <find_volume+0x4f8>
		fasize *= fs->n_fats;							/* Number of sectors for FAT area */
 800a430:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a432:	789b      	ldrb	r3, [r3, #2]
 800a434:	461a      	mov	r2, r3
 800a436:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800a438:	fb02 f303 	mul.w	r3, r2, r3
 800a43c:	64fb      	str	r3, [r7, #76]	; 0x4c

		fs->csize = fs->win[BPB_SecPerClus];			/* Cluster size */
 800a43e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a440:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800a444:	b29a      	uxth	r2, r3
 800a446:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a448:	815a      	strh	r2, [r3, #10]
		if (fs->csize == 0 || (fs->csize & (fs->csize - 1))) return FR_NO_FILESYSTEM;	/* (Must be power of 2) */
 800a44a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a44c:	895b      	ldrh	r3, [r3, #10]
 800a44e:	2b00      	cmp	r3, #0
 800a450:	d008      	beq.n	800a464 <find_volume+0x270>
 800a452:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a454:	895b      	ldrh	r3, [r3, #10]
 800a456:	461a      	mov	r2, r3
 800a458:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a45a:	895b      	ldrh	r3, [r3, #10]
 800a45c:	3b01      	subs	r3, #1
 800a45e:	4013      	ands	r3, r2
 800a460:	2b00      	cmp	r3, #0
 800a462:	d001      	beq.n	800a468 <find_volume+0x274>
 800a464:	230d      	movs	r3, #13
 800a466:	e141      	b.n	800a6ec <find_volume+0x4f8>

		fs->n_rootdir = ld_word(fs->win + BPB_RootEntCnt);	/* Number of root directory entries */
 800a468:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a46a:	3338      	adds	r3, #56	; 0x38
 800a46c:	3311      	adds	r3, #17
 800a46e:	4618      	mov	r0, r3
 800a470:	f7fe f84a 	bl	8008508 <ld_word>
 800a474:	4603      	mov	r3, r0
 800a476:	461a      	mov	r2, r3
 800a478:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a47a:	811a      	strh	r2, [r3, #8]
		if (fs->n_rootdir % (SS(fs) / SZDIRE)) return FR_NO_FILESYSTEM;	/* (Must be sector aligned) */
 800a47c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a47e:	891b      	ldrh	r3, [r3, #8]
 800a480:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800a482:	8992      	ldrh	r2, [r2, #12]
 800a484:	0952      	lsrs	r2, r2, #5
 800a486:	b292      	uxth	r2, r2
 800a488:	fbb3 f1f2 	udiv	r1, r3, r2
 800a48c:	fb02 f201 	mul.w	r2, r2, r1
 800a490:	1a9b      	subs	r3, r3, r2
 800a492:	b29b      	uxth	r3, r3
 800a494:	2b00      	cmp	r3, #0
 800a496:	d001      	beq.n	800a49c <find_volume+0x2a8>
 800a498:	230d      	movs	r3, #13
 800a49a:	e127      	b.n	800a6ec <find_volume+0x4f8>

		tsect = ld_word(fs->win + BPB_TotSec16);		/* Number of sectors on the volume */
 800a49c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a49e:	3338      	adds	r3, #56	; 0x38
 800a4a0:	3313      	adds	r3, #19
 800a4a2:	4618      	mov	r0, r3
 800a4a4:	f7fe f830 	bl	8008508 <ld_word>
 800a4a8:	4603      	mov	r3, r0
 800a4aa:	64bb      	str	r3, [r7, #72]	; 0x48
		if (tsect == 0) tsect = ld_dword(fs->win + BPB_TotSec32);
 800a4ac:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800a4ae:	2b00      	cmp	r3, #0
 800a4b0:	d106      	bne.n	800a4c0 <find_volume+0x2cc>
 800a4b2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a4b4:	3338      	adds	r3, #56	; 0x38
 800a4b6:	3320      	adds	r3, #32
 800a4b8:	4618      	mov	r0, r3
 800a4ba:	f7fe f83d 	bl	8008538 <ld_dword>
 800a4be:	64b8      	str	r0, [r7, #72]	; 0x48

		nrsv = ld_word(fs->win + BPB_RsvdSecCnt);		/* Number of reserved sectors */
 800a4c0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a4c2:	3338      	adds	r3, #56	; 0x38
 800a4c4:	330e      	adds	r3, #14
 800a4c6:	4618      	mov	r0, r3
 800a4c8:	f7fe f81e 	bl	8008508 <ld_word>
 800a4cc:	4603      	mov	r3, r0
 800a4ce:	85fb      	strh	r3, [r7, #46]	; 0x2e
		if (nrsv == 0) return FR_NO_FILESYSTEM;			/* (Must not be 0) */
 800a4d0:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 800a4d2:	2b00      	cmp	r3, #0
 800a4d4:	d104      	bne.n	800a4e0 <find_volume+0x2ec>
 800a4d6:	230d      	movs	r3, #13
 800a4d8:	e108      	b.n	800a6ec <find_volume+0x4f8>
 800a4da:	bf00      	nop
 800a4dc:	20000120 	.word	0x20000120

		/* Determine the FAT sub type */
		sysect = nrsv + fasize + fs->n_rootdir / (SS(fs) / SZDIRE);	/* RSV + FAT + DIR */
 800a4e0:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 800a4e2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800a4e4:	4413      	add	r3, r2
 800a4e6:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800a4e8:	8911      	ldrh	r1, [r2, #8]
 800a4ea:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800a4ec:	8992      	ldrh	r2, [r2, #12]
 800a4ee:	0952      	lsrs	r2, r2, #5
 800a4f0:	b292      	uxth	r2, r2
 800a4f2:	fbb1 f2f2 	udiv	r2, r1, r2
 800a4f6:	b292      	uxth	r2, r2
 800a4f8:	4413      	add	r3, r2
 800a4fa:	62bb      	str	r3, [r7, #40]	; 0x28
		if (tsect < sysect) return FR_NO_FILESYSTEM;	/* (Invalid volume size) */
 800a4fc:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800a4fe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a500:	429a      	cmp	r2, r3
 800a502:	d201      	bcs.n	800a508 <find_volume+0x314>
 800a504:	230d      	movs	r3, #13
 800a506:	e0f1      	b.n	800a6ec <find_volume+0x4f8>
		nclst = (tsect - sysect) / fs->csize;			/* Number of clusters */
 800a508:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800a50a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a50c:	1ad3      	subs	r3, r2, r3
 800a50e:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800a510:	8952      	ldrh	r2, [r2, #10]
 800a512:	fbb3 f3f2 	udiv	r3, r3, r2
 800a516:	627b      	str	r3, [r7, #36]	; 0x24
		if (nclst == 0) return FR_NO_FILESYSTEM;		/* (Invalid volume size) */
 800a518:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a51a:	2b00      	cmp	r3, #0
 800a51c:	d101      	bne.n	800a522 <find_volume+0x32e>
 800a51e:	230d      	movs	r3, #13
 800a520:	e0e4      	b.n	800a6ec <find_volume+0x4f8>
		fmt = FS_FAT32;
 800a522:	2303      	movs	r3, #3
 800a524:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		if (nclst <= MAX_FAT16) fmt = FS_FAT16;
 800a528:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a52a:	f64f 72f5 	movw	r2, #65525	; 0xfff5
 800a52e:	4293      	cmp	r3, r2
 800a530:	d802      	bhi.n	800a538 <find_volume+0x344>
 800a532:	2302      	movs	r3, #2
 800a534:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		if (nclst <= MAX_FAT12) fmt = FS_FAT12;
 800a538:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a53a:	f640 72f5 	movw	r2, #4085	; 0xff5
 800a53e:	4293      	cmp	r3, r2
 800a540:	d802      	bhi.n	800a548 <find_volume+0x354>
 800a542:	2301      	movs	r3, #1
 800a544:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57

		/* Boundaries and Limits */
		fs->n_fatent = nclst + 2;						/* Number of FAT entries */
 800a548:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a54a:	1c9a      	adds	r2, r3, #2
 800a54c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a54e:	61da      	str	r2, [r3, #28]
		fs->volbase = bsect;							/* Volume start sector */
 800a550:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a552:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800a554:	625a      	str	r2, [r3, #36]	; 0x24
		fs->fatbase = bsect + nrsv; 					/* FAT start sector */
 800a556:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 800a558:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800a55a:	441a      	add	r2, r3
 800a55c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a55e:	629a      	str	r2, [r3, #40]	; 0x28
		fs->database = bsect + sysect;					/* Data start sector */
 800a560:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800a562:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a564:	441a      	add	r2, r3
 800a566:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a568:	631a      	str	r2, [r3, #48]	; 0x30
		if (fmt == FS_FAT32) {
 800a56a:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800a56e:	2b03      	cmp	r3, #3
 800a570:	d11e      	bne.n	800a5b0 <find_volume+0x3bc>
			if (ld_word(fs->win + BPB_FSVer32) != 0) return FR_NO_FILESYSTEM;	/* (Must be FAT32 revision 0.0) */
 800a572:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a574:	3338      	adds	r3, #56	; 0x38
 800a576:	332a      	adds	r3, #42	; 0x2a
 800a578:	4618      	mov	r0, r3
 800a57a:	f7fd ffc5 	bl	8008508 <ld_word>
 800a57e:	4603      	mov	r3, r0
 800a580:	2b00      	cmp	r3, #0
 800a582:	d001      	beq.n	800a588 <find_volume+0x394>
 800a584:	230d      	movs	r3, #13
 800a586:	e0b1      	b.n	800a6ec <find_volume+0x4f8>
			if (fs->n_rootdir) return FR_NO_FILESYSTEM;	/* (BPB_RootEntCnt must be 0) */
 800a588:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a58a:	891b      	ldrh	r3, [r3, #8]
 800a58c:	2b00      	cmp	r3, #0
 800a58e:	d001      	beq.n	800a594 <find_volume+0x3a0>
 800a590:	230d      	movs	r3, #13
 800a592:	e0ab      	b.n	800a6ec <find_volume+0x4f8>
			fs->dirbase = ld_dword(fs->win + BPB_RootClus32);	/* Root directory start cluster */
 800a594:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a596:	3338      	adds	r3, #56	; 0x38
 800a598:	332c      	adds	r3, #44	; 0x2c
 800a59a:	4618      	mov	r0, r3
 800a59c:	f7fd ffcc 	bl	8008538 <ld_dword>
 800a5a0:	4602      	mov	r2, r0
 800a5a2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a5a4:	62da      	str	r2, [r3, #44]	; 0x2c
			szbfat = fs->n_fatent * 4;					/* (Needed FAT size) */
 800a5a6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a5a8:	69db      	ldr	r3, [r3, #28]
 800a5aa:	009b      	lsls	r3, r3, #2
 800a5ac:	647b      	str	r3, [r7, #68]	; 0x44
 800a5ae:	e01f      	b.n	800a5f0 <find_volume+0x3fc>
		} else {
			if (fs->n_rootdir == 0)	return FR_NO_FILESYSTEM;/* (BPB_RootEntCnt must not be 0) */
 800a5b0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a5b2:	891b      	ldrh	r3, [r3, #8]
 800a5b4:	2b00      	cmp	r3, #0
 800a5b6:	d101      	bne.n	800a5bc <find_volume+0x3c8>
 800a5b8:	230d      	movs	r3, #13
 800a5ba:	e097      	b.n	800a6ec <find_volume+0x4f8>
			fs->dirbase = fs->fatbase + fasize;			/* Root directory start sector */
 800a5bc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a5be:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800a5c0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800a5c2:	441a      	add	r2, r3
 800a5c4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a5c6:	62da      	str	r2, [r3, #44]	; 0x2c
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
				fs->n_fatent * 2 : fs->n_fatent * 3 / 2 + (fs->n_fatent & 1);
 800a5c8:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800a5cc:	2b02      	cmp	r3, #2
 800a5ce:	d103      	bne.n	800a5d8 <find_volume+0x3e4>
 800a5d0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a5d2:	69db      	ldr	r3, [r3, #28]
 800a5d4:	005b      	lsls	r3, r3, #1
 800a5d6:	e00a      	b.n	800a5ee <find_volume+0x3fa>
 800a5d8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a5da:	69da      	ldr	r2, [r3, #28]
 800a5dc:	4613      	mov	r3, r2
 800a5de:	005b      	lsls	r3, r3, #1
 800a5e0:	4413      	add	r3, r2
 800a5e2:	085a      	lsrs	r2, r3, #1
 800a5e4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a5e6:	69db      	ldr	r3, [r3, #28]
 800a5e8:	f003 0301 	and.w	r3, r3, #1
 800a5ec:	4413      	add	r3, r2
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
 800a5ee:	647b      	str	r3, [r7, #68]	; 0x44
		}
		if (fs->fsize < (szbfat + (SS(fs) - 1)) / SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_FATSz must not be less than the size needed) */
 800a5f0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a5f2:	6a1a      	ldr	r2, [r3, #32]
 800a5f4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a5f6:	899b      	ldrh	r3, [r3, #12]
 800a5f8:	4619      	mov	r1, r3
 800a5fa:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800a5fc:	440b      	add	r3, r1
 800a5fe:	3b01      	subs	r3, #1
 800a600:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800a602:	8989      	ldrh	r1, [r1, #12]
 800a604:	fbb3 f3f1 	udiv	r3, r3, r1
 800a608:	429a      	cmp	r2, r3
 800a60a:	d201      	bcs.n	800a610 <find_volume+0x41c>
 800a60c:	230d      	movs	r3, #13
 800a60e:	e06d      	b.n	800a6ec <find_volume+0x4f8>

#if !_FS_READONLY
		/* Get FSINFO if available */
		fs->last_clst = fs->free_clst = 0xFFFFFFFF;		/* Initialize cluster allocation information */
 800a610:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a612:	f04f 32ff 	mov.w	r2, #4294967295
 800a616:	619a      	str	r2, [r3, #24]
 800a618:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a61a:	699a      	ldr	r2, [r3, #24]
 800a61c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a61e:	615a      	str	r2, [r3, #20]
		fs->fsi_flag = 0x80;
 800a620:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a622:	2280      	movs	r2, #128	; 0x80
 800a624:	711a      	strb	r2, [r3, #4]
#if (_FS_NOFSINFO & 3) != 3
		if (fmt == FS_FAT32				/* Enable FSINFO only if FAT32 and BPB_FSInfo32 == 1 */
 800a626:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800a62a:	2b03      	cmp	r3, #3
 800a62c:	d149      	bne.n	800a6c2 <find_volume+0x4ce>
			&& ld_word(fs->win + BPB_FSInfo32) == 1
 800a62e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a630:	3338      	adds	r3, #56	; 0x38
 800a632:	3330      	adds	r3, #48	; 0x30
 800a634:	4618      	mov	r0, r3
 800a636:	f7fd ff67 	bl	8008508 <ld_word>
 800a63a:	4603      	mov	r3, r0
 800a63c:	2b01      	cmp	r3, #1
 800a63e:	d140      	bne.n	800a6c2 <find_volume+0x4ce>
			&& move_window(fs, bsect + 1) == FR_OK)
 800a640:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800a642:	3301      	adds	r3, #1
 800a644:	4619      	mov	r1, r3
 800a646:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800a648:	f7fe fa0e 	bl	8008a68 <move_window>
 800a64c:	4603      	mov	r3, r0
 800a64e:	2b00      	cmp	r3, #0
 800a650:	d137      	bne.n	800a6c2 <find_volume+0x4ce>
		{
			fs->fsi_flag = 0;
 800a652:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a654:	2200      	movs	r2, #0
 800a656:	711a      	strb	r2, [r3, #4]
			if (ld_word(fs->win + BS_55AA) == 0xAA55	/* Load FSINFO data if available */
 800a658:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a65a:	3338      	adds	r3, #56	; 0x38
 800a65c:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 800a660:	4618      	mov	r0, r3
 800a662:	f7fd ff51 	bl	8008508 <ld_word>
 800a666:	4603      	mov	r3, r0
 800a668:	461a      	mov	r2, r3
 800a66a:	f64a 2355 	movw	r3, #43605	; 0xaa55
 800a66e:	429a      	cmp	r2, r3
 800a670:	d127      	bne.n	800a6c2 <find_volume+0x4ce>
				&& ld_dword(fs->win + FSI_LeadSig) == 0x41615252
 800a672:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a674:	3338      	adds	r3, #56	; 0x38
 800a676:	4618      	mov	r0, r3
 800a678:	f7fd ff5e 	bl	8008538 <ld_dword>
 800a67c:	4602      	mov	r2, r0
 800a67e:	4b1d      	ldr	r3, [pc, #116]	; (800a6f4 <find_volume+0x500>)
 800a680:	429a      	cmp	r2, r3
 800a682:	d11e      	bne.n	800a6c2 <find_volume+0x4ce>
				&& ld_dword(fs->win + FSI_StrucSig) == 0x61417272)
 800a684:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a686:	3338      	adds	r3, #56	; 0x38
 800a688:	f503 73f2 	add.w	r3, r3, #484	; 0x1e4
 800a68c:	4618      	mov	r0, r3
 800a68e:	f7fd ff53 	bl	8008538 <ld_dword>
 800a692:	4602      	mov	r2, r0
 800a694:	4b18      	ldr	r3, [pc, #96]	; (800a6f8 <find_volume+0x504>)
 800a696:	429a      	cmp	r2, r3
 800a698:	d113      	bne.n	800a6c2 <find_volume+0x4ce>
			{
#if (_FS_NOFSINFO & 1) == 0
				fs->free_clst = ld_dword(fs->win + FSI_Free_Count);
 800a69a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a69c:	3338      	adds	r3, #56	; 0x38
 800a69e:	f503 73f4 	add.w	r3, r3, #488	; 0x1e8
 800a6a2:	4618      	mov	r0, r3
 800a6a4:	f7fd ff48 	bl	8008538 <ld_dword>
 800a6a8:	4602      	mov	r2, r0
 800a6aa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a6ac:	619a      	str	r2, [r3, #24]
#endif
#if (_FS_NOFSINFO & 2) == 0
				fs->last_clst = ld_dword(fs->win + FSI_Nxt_Free);
 800a6ae:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a6b0:	3338      	adds	r3, #56	; 0x38
 800a6b2:	f503 73f6 	add.w	r3, r3, #492	; 0x1ec
 800a6b6:	4618      	mov	r0, r3
 800a6b8:	f7fd ff3e 	bl	8008538 <ld_dword>
 800a6bc:	4602      	mov	r2, r0
 800a6be:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a6c0:	615a      	str	r2, [r3, #20]
		}
#endif	/* (_FS_NOFSINFO & 3) != 3 */
#endif	/* !_FS_READONLY */
	}

	fs->fs_type = fmt;		/* FAT sub-type */
 800a6c2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a6c4:	f897 2057 	ldrb.w	r2, [r7, #87]	; 0x57
 800a6c8:	701a      	strb	r2, [r3, #0]
	fs->id = ++Fsid;		/* File system mount ID */
 800a6ca:	4b0c      	ldr	r3, [pc, #48]	; (800a6fc <find_volume+0x508>)
 800a6cc:	881b      	ldrh	r3, [r3, #0]
 800a6ce:	3301      	adds	r3, #1
 800a6d0:	b29a      	uxth	r2, r3
 800a6d2:	4b0a      	ldr	r3, [pc, #40]	; (800a6fc <find_volume+0x508>)
 800a6d4:	801a      	strh	r2, [r3, #0]
 800a6d6:	4b09      	ldr	r3, [pc, #36]	; (800a6fc <find_volume+0x508>)
 800a6d8:	881a      	ldrh	r2, [r3, #0]
 800a6da:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a6dc:	80da      	strh	r2, [r3, #6]
#if _USE_LFN == 1
	fs->lfnbuf = LfnBuf;	/* Static LFN working buffer */
 800a6de:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a6e0:	4a07      	ldr	r2, [pc, #28]	; (800a700 <find_volume+0x50c>)
 800a6e2:	611a      	str	r2, [r3, #16]
#endif
#if _FS_RPATH != 0
	fs->cdir = 0;			/* Initialize current directory */
#endif
#if _FS_LOCK != 0			/* Clear file lock semaphores */
	clear_lock(fs);
 800a6e4:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800a6e6:	f7fe f957 	bl	8008998 <clear_lock>
#endif
	return FR_OK;
 800a6ea:	2300      	movs	r3, #0
}
 800a6ec:	4618      	mov	r0, r3
 800a6ee:	3758      	adds	r7, #88	; 0x58
 800a6f0:	46bd      	mov	sp, r7
 800a6f2:	bd80      	pop	{r7, pc}
 800a6f4:	41615252 	.word	0x41615252
 800a6f8:	61417272 	.word	0x61417272
 800a6fc:	20000124 	.word	0x20000124
 800a700:	20000148 	.word	0x20000148

0800a704 <validate>:
static
FRESULT validate (	/* Returns FR_OK or FR_INVALID_OBJECT */
	_FDID* obj,		/* Pointer to the _OBJ, the 1st member in the FIL/DIR object, to check validity */
	FATFS** fs		/* Pointer to pointer to the owner file system object to return */
)
{
 800a704:	b580      	push	{r7, lr}
 800a706:	b084      	sub	sp, #16
 800a708:	af00      	add	r7, sp, #0
 800a70a:	6078      	str	r0, [r7, #4]
 800a70c:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_INVALID_OBJECT;
 800a70e:	2309      	movs	r3, #9
 800a710:	73fb      	strb	r3, [r7, #15]


	if (obj && obj->fs && obj->fs->fs_type && obj->id == obj->fs->id) {	/* Test if the object is valid */
 800a712:	687b      	ldr	r3, [r7, #4]
 800a714:	2b00      	cmp	r3, #0
 800a716:	d01c      	beq.n	800a752 <validate+0x4e>
 800a718:	687b      	ldr	r3, [r7, #4]
 800a71a:	681b      	ldr	r3, [r3, #0]
 800a71c:	2b00      	cmp	r3, #0
 800a71e:	d018      	beq.n	800a752 <validate+0x4e>
 800a720:	687b      	ldr	r3, [r7, #4]
 800a722:	681b      	ldr	r3, [r3, #0]
 800a724:	781b      	ldrb	r3, [r3, #0]
 800a726:	2b00      	cmp	r3, #0
 800a728:	d013      	beq.n	800a752 <validate+0x4e>
 800a72a:	687b      	ldr	r3, [r7, #4]
 800a72c:	889a      	ldrh	r2, [r3, #4]
 800a72e:	687b      	ldr	r3, [r7, #4]
 800a730:	681b      	ldr	r3, [r3, #0]
 800a732:	88db      	ldrh	r3, [r3, #6]
 800a734:	429a      	cmp	r2, r3
 800a736:	d10c      	bne.n	800a752 <validate+0x4e>
			}
		} else {
			res = FR_TIMEOUT;
		}
#else
		if (!(disk_status(obj->fs->drv) & STA_NOINIT)) { /* Test if the phsical drive is kept initialized */
 800a738:	687b      	ldr	r3, [r7, #4]
 800a73a:	681b      	ldr	r3, [r3, #0]
 800a73c:	785b      	ldrb	r3, [r3, #1]
 800a73e:	4618      	mov	r0, r3
 800a740:	f7fd fe44 	bl	80083cc <disk_status>
 800a744:	4603      	mov	r3, r0
 800a746:	f003 0301 	and.w	r3, r3, #1
 800a74a:	2b00      	cmp	r3, #0
 800a74c:	d101      	bne.n	800a752 <validate+0x4e>
			res = FR_OK;
 800a74e:	2300      	movs	r3, #0
 800a750:	73fb      	strb	r3, [r7, #15]
		}
#endif
	}
	*fs = (res == FR_OK) ? obj->fs : 0;	/* Corresponding filesystem object */
 800a752:	7bfb      	ldrb	r3, [r7, #15]
 800a754:	2b00      	cmp	r3, #0
 800a756:	d102      	bne.n	800a75e <validate+0x5a>
 800a758:	687b      	ldr	r3, [r7, #4]
 800a75a:	681b      	ldr	r3, [r3, #0]
 800a75c:	e000      	b.n	800a760 <validate+0x5c>
 800a75e:	2300      	movs	r3, #0
 800a760:	683a      	ldr	r2, [r7, #0]
 800a762:	6013      	str	r3, [r2, #0]
	return res;
 800a764:	7bfb      	ldrb	r3, [r7, #15]
}
 800a766:	4618      	mov	r0, r3
 800a768:	3710      	adds	r7, #16
 800a76a:	46bd      	mov	sp, r7
 800a76c:	bd80      	pop	{r7, pc}
	...

0800a770 <f_mount>:
FRESULT f_mount (
	FATFS* fs,			/* Pointer to the file system object (NULL:unmount)*/
	const TCHAR* path,	/* Logical drive number to be mounted/unmounted */
	BYTE opt			/* Mode option 0:Do not mount (delayed mount), 1:Mount immediately */
)
{
 800a770:	b580      	push	{r7, lr}
 800a772:	b088      	sub	sp, #32
 800a774:	af00      	add	r7, sp, #0
 800a776:	60f8      	str	r0, [r7, #12]
 800a778:	60b9      	str	r1, [r7, #8]
 800a77a:	4613      	mov	r3, r2
 800a77c:	71fb      	strb	r3, [r7, #7]
	FATFS *cfs;
	int vol;
	FRESULT res;
	const TCHAR *rp = path;
 800a77e:	68bb      	ldr	r3, [r7, #8]
 800a780:	613b      	str	r3, [r7, #16]


	/* Get logical drive number */
	vol = get_ldnumber(&rp);
 800a782:	f107 0310 	add.w	r3, r7, #16
 800a786:	4618      	mov	r0, r3
 800a788:	f7ff fc9a 	bl	800a0c0 <get_ldnumber>
 800a78c:	61f8      	str	r0, [r7, #28]
	if (vol < 0) return FR_INVALID_DRIVE;
 800a78e:	69fb      	ldr	r3, [r7, #28]
 800a790:	2b00      	cmp	r3, #0
 800a792:	da01      	bge.n	800a798 <f_mount+0x28>
 800a794:	230b      	movs	r3, #11
 800a796:	e02b      	b.n	800a7f0 <f_mount+0x80>
	cfs = FatFs[vol];					/* Pointer to fs object */
 800a798:	4a17      	ldr	r2, [pc, #92]	; (800a7f8 <f_mount+0x88>)
 800a79a:	69fb      	ldr	r3, [r7, #28]
 800a79c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800a7a0:	61bb      	str	r3, [r7, #24]

	if (cfs) {
 800a7a2:	69bb      	ldr	r3, [r7, #24]
 800a7a4:	2b00      	cmp	r3, #0
 800a7a6:	d005      	beq.n	800a7b4 <f_mount+0x44>
#if _FS_LOCK != 0
		clear_lock(cfs);
 800a7a8:	69b8      	ldr	r0, [r7, #24]
 800a7aa:	f7fe f8f5 	bl	8008998 <clear_lock>
#endif
#if _FS_REENTRANT						/* Discard sync object of the current volume */
		if (!ff_del_syncobj(cfs->sobj)) return FR_INT_ERR;
#endif
		cfs->fs_type = 0;				/* Clear old fs object */
 800a7ae:	69bb      	ldr	r3, [r7, #24]
 800a7b0:	2200      	movs	r2, #0
 800a7b2:	701a      	strb	r2, [r3, #0]
	}

	if (fs) {
 800a7b4:	68fb      	ldr	r3, [r7, #12]
 800a7b6:	2b00      	cmp	r3, #0
 800a7b8:	d002      	beq.n	800a7c0 <f_mount+0x50>
		fs->fs_type = 0;				/* Clear new fs object */
 800a7ba:	68fb      	ldr	r3, [r7, #12]
 800a7bc:	2200      	movs	r2, #0
 800a7be:	701a      	strb	r2, [r3, #0]
#if _FS_REENTRANT						/* Create sync object for the new volume */
		if (!ff_cre_syncobj((BYTE)vol, &fs->sobj)) return FR_INT_ERR;
#endif
	}
	FatFs[vol] = fs;					/* Register new fs object */
 800a7c0:	68fa      	ldr	r2, [r7, #12]
 800a7c2:	490d      	ldr	r1, [pc, #52]	; (800a7f8 <f_mount+0x88>)
 800a7c4:	69fb      	ldr	r3, [r7, #28]
 800a7c6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

	if (!fs || opt != 1) return FR_OK;	/* Do not mount now, it will be mounted later */
 800a7ca:	68fb      	ldr	r3, [r7, #12]
 800a7cc:	2b00      	cmp	r3, #0
 800a7ce:	d002      	beq.n	800a7d6 <f_mount+0x66>
 800a7d0:	79fb      	ldrb	r3, [r7, #7]
 800a7d2:	2b01      	cmp	r3, #1
 800a7d4:	d001      	beq.n	800a7da <f_mount+0x6a>
 800a7d6:	2300      	movs	r3, #0
 800a7d8:	e00a      	b.n	800a7f0 <f_mount+0x80>

	res = find_volume(&path, &fs, 0);	/* Force mounted the volume */
 800a7da:	f107 010c 	add.w	r1, r7, #12
 800a7de:	f107 0308 	add.w	r3, r7, #8
 800a7e2:	2200      	movs	r2, #0
 800a7e4:	4618      	mov	r0, r3
 800a7e6:	f7ff fd05 	bl	800a1f4 <find_volume>
 800a7ea:	4603      	mov	r3, r0
 800a7ec:	75fb      	strb	r3, [r7, #23]
	LEAVE_FF(fs, res);
 800a7ee:	7dfb      	ldrb	r3, [r7, #23]
}
 800a7f0:	4618      	mov	r0, r3
 800a7f2:	3720      	adds	r7, #32
 800a7f4:	46bd      	mov	sp, r7
 800a7f6:	bd80      	pop	{r7, pc}
 800a7f8:	20000120 	.word	0x20000120

0800a7fc <f_open>:
FRESULT f_open (
	FIL* fp,			/* Pointer to the blank file object */
	const TCHAR* path,	/* Pointer to the file name */
	BYTE mode			/* Access mode and file open mode flags */
)
{
 800a7fc:	b580      	push	{r7, lr}
 800a7fe:	b09a      	sub	sp, #104	; 0x68
 800a800:	af00      	add	r7, sp, #0
 800a802:	60f8      	str	r0, [r7, #12]
 800a804:	60b9      	str	r1, [r7, #8]
 800a806:	4613      	mov	r3, r2
 800a808:	71fb      	strb	r3, [r7, #7]
	FSIZE_t ofs;
#endif
	DEF_NAMBUF


	if (!fp) return FR_INVALID_OBJECT;
 800a80a:	68fb      	ldr	r3, [r7, #12]
 800a80c:	2b00      	cmp	r3, #0
 800a80e:	d101      	bne.n	800a814 <f_open+0x18>
 800a810:	2309      	movs	r3, #9
 800a812:	e1bb      	b.n	800ab8c <f_open+0x390>

	/* Get logical drive */
	mode &= _FS_READONLY ? FA_READ : FA_READ | FA_WRITE | FA_CREATE_ALWAYS | FA_CREATE_NEW | FA_OPEN_ALWAYS | FA_OPEN_APPEND | FA_SEEKEND;
 800a814:	79fb      	ldrb	r3, [r7, #7]
 800a816:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800a81a:	71fb      	strb	r3, [r7, #7]
	res = find_volume(&path, &fs, mode);
 800a81c:	79fa      	ldrb	r2, [r7, #7]
 800a81e:	f107 0114 	add.w	r1, r7, #20
 800a822:	f107 0308 	add.w	r3, r7, #8
 800a826:	4618      	mov	r0, r3
 800a828:	f7ff fce4 	bl	800a1f4 <find_volume>
 800a82c:	4603      	mov	r3, r0
 800a82e:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
	if (res == FR_OK) {
 800a832:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 800a836:	2b00      	cmp	r3, #0
 800a838:	f040 819f 	bne.w	800ab7a <f_open+0x37e>
		dj.obj.fs = fs;
 800a83c:	697b      	ldr	r3, [r7, #20]
 800a83e:	61bb      	str	r3, [r7, #24]
		INIT_NAMBUF(fs);
		res = follow_path(&dj, path);	/* Follow the file path */
 800a840:	68ba      	ldr	r2, [r7, #8]
 800a842:	f107 0318 	add.w	r3, r7, #24
 800a846:	4611      	mov	r1, r2
 800a848:	4618      	mov	r0, r3
 800a84a:	f7ff fbc3 	bl	8009fd4 <follow_path>
 800a84e:	4603      	mov	r3, r0
 800a850:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
#if !_FS_READONLY	/* R/W configuration */
		if (res == FR_OK) {
 800a854:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 800a858:	2b00      	cmp	r3, #0
 800a85a:	d11a      	bne.n	800a892 <f_open+0x96>
			if (dj.fn[NSFLAG] & NS_NONAME) {	/* Origin directory itself? */
 800a85c:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 800a860:	b25b      	sxtb	r3, r3
 800a862:	2b00      	cmp	r3, #0
 800a864:	da03      	bge.n	800a86e <f_open+0x72>
				res = FR_INVALID_NAME;
 800a866:	2306      	movs	r3, #6
 800a868:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
 800a86c:	e011      	b.n	800a892 <f_open+0x96>
			}
#if _FS_LOCK != 0
			else {
				res = chk_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 800a86e:	79fb      	ldrb	r3, [r7, #7]
 800a870:	f023 0301 	bic.w	r3, r3, #1
 800a874:	2b00      	cmp	r3, #0
 800a876:	bf14      	ite	ne
 800a878:	2301      	movne	r3, #1
 800a87a:	2300      	moveq	r3, #0
 800a87c:	b2db      	uxtb	r3, r3
 800a87e:	461a      	mov	r2, r3
 800a880:	f107 0318 	add.w	r3, r7, #24
 800a884:	4611      	mov	r1, r2
 800a886:	4618      	mov	r0, r3
 800a888:	f7fd ff3e 	bl	8008708 <chk_lock>
 800a88c:	4603      	mov	r3, r0
 800a88e:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
			}
#endif
		}
		/* Create or Open a file */
		if (mode & (FA_CREATE_ALWAYS | FA_OPEN_ALWAYS | FA_CREATE_NEW)) {
 800a892:	79fb      	ldrb	r3, [r7, #7]
 800a894:	f003 031c 	and.w	r3, r3, #28
 800a898:	2b00      	cmp	r3, #0
 800a89a:	d07f      	beq.n	800a99c <f_open+0x1a0>
			if (res != FR_OK) {					/* No file, create new */
 800a89c:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 800a8a0:	2b00      	cmp	r3, #0
 800a8a2:	d017      	beq.n	800a8d4 <f_open+0xd8>
				if (res == FR_NO_FILE) {		/* There is no file to open, create a new entry */
 800a8a4:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 800a8a8:	2b04      	cmp	r3, #4
 800a8aa:	d10e      	bne.n	800a8ca <f_open+0xce>
#if _FS_LOCK != 0
					res = enq_lock() ? dir_register(&dj) : FR_TOO_MANY_OPEN_FILES;
 800a8ac:	f7fd ff88 	bl	80087c0 <enq_lock>
 800a8b0:	4603      	mov	r3, r0
 800a8b2:	2b00      	cmp	r3, #0
 800a8b4:	d006      	beq.n	800a8c4 <f_open+0xc8>
 800a8b6:	f107 0318 	add.w	r3, r7, #24
 800a8ba:	4618      	mov	r0, r3
 800a8bc:	f7ff f8da 	bl	8009a74 <dir_register>
 800a8c0:	4603      	mov	r3, r0
 800a8c2:	e000      	b.n	800a8c6 <f_open+0xca>
 800a8c4:	2312      	movs	r3, #18
 800a8c6:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
#else
					res = dir_register(&dj);
#endif
				}
				mode |= FA_CREATE_ALWAYS;		/* File is created */
 800a8ca:	79fb      	ldrb	r3, [r7, #7]
 800a8cc:	f043 0308 	orr.w	r3, r3, #8
 800a8d0:	71fb      	strb	r3, [r7, #7]
 800a8d2:	e010      	b.n	800a8f6 <f_open+0xfa>
			}
			else {								/* Any object is already existing */
				if (dj.obj.attr & (AM_RDO | AM_DIR)) {	/* Cannot overwrite it (R/O or DIR) */
 800a8d4:	7fbb      	ldrb	r3, [r7, #30]
 800a8d6:	f003 0311 	and.w	r3, r3, #17
 800a8da:	2b00      	cmp	r3, #0
 800a8dc:	d003      	beq.n	800a8e6 <f_open+0xea>
					res = FR_DENIED;
 800a8de:	2307      	movs	r3, #7
 800a8e0:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
 800a8e4:	e007      	b.n	800a8f6 <f_open+0xfa>
				} else {
					if (mode & FA_CREATE_NEW) res = FR_EXIST;	/* Cannot create as new file */
 800a8e6:	79fb      	ldrb	r3, [r7, #7]
 800a8e8:	f003 0304 	and.w	r3, r3, #4
 800a8ec:	2b00      	cmp	r3, #0
 800a8ee:	d002      	beq.n	800a8f6 <f_open+0xfa>
 800a8f0:	2308      	movs	r3, #8
 800a8f2:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
				}
			}
			if (res == FR_OK && (mode & FA_CREATE_ALWAYS)) {	/* Truncate it if overwrite mode */
 800a8f6:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 800a8fa:	2b00      	cmp	r3, #0
 800a8fc:	d168      	bne.n	800a9d0 <f_open+0x1d4>
 800a8fe:	79fb      	ldrb	r3, [r7, #7]
 800a900:	f003 0308 	and.w	r3, r3, #8
 800a904:	2b00      	cmp	r3, #0
 800a906:	d063      	beq.n	800a9d0 <f_open+0x1d4>
				dw = GET_FATTIME();
 800a908:	f7fd fb14 	bl	8007f34 <get_fattime>
 800a90c:	65b8      	str	r0, [r7, #88]	; 0x58
					}
				} else
#endif
				{
					/* Clean directory info */
					st_dword(dj.dir + DIR_CrtTime, dw);	/* Set created time */
 800a90e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a910:	330e      	adds	r3, #14
 800a912:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800a914:	4618      	mov	r0, r3
 800a916:	f7fd fe4d 	bl	80085b4 <st_dword>
					st_dword(dj.dir + DIR_ModTime, dw);	/* Set modified time */
 800a91a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a91c:	3316      	adds	r3, #22
 800a91e:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800a920:	4618      	mov	r0, r3
 800a922:	f7fd fe47 	bl	80085b4 <st_dword>
					dj.dir[DIR_Attr] = AM_ARC;			/* Reset attribute */
 800a926:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a928:	330b      	adds	r3, #11
 800a92a:	2220      	movs	r2, #32
 800a92c:	701a      	strb	r2, [r3, #0]
					cl = ld_clust(fs, dj.dir);			/* Get cluster chain */
 800a92e:	697b      	ldr	r3, [r7, #20]
 800a930:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800a932:	4611      	mov	r1, r2
 800a934:	4618      	mov	r0, r3
 800a936:	f7fe fe16 	bl	8009566 <ld_clust>
 800a93a:	6578      	str	r0, [r7, #84]	; 0x54
					st_clust(fs, dj.dir, 0);			/* Reset file allocation info */
 800a93c:	697b      	ldr	r3, [r7, #20]
 800a93e:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800a940:	2200      	movs	r2, #0
 800a942:	4618      	mov	r0, r3
 800a944:	f7fe fe2e 	bl	80095a4 <st_clust>
					st_dword(dj.dir + DIR_FileSize, 0);
 800a948:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a94a:	331c      	adds	r3, #28
 800a94c:	2100      	movs	r1, #0
 800a94e:	4618      	mov	r0, r3
 800a950:	f7fd fe30 	bl	80085b4 <st_dword>
					fs->wflag = 1;
 800a954:	697b      	ldr	r3, [r7, #20]
 800a956:	2201      	movs	r2, #1
 800a958:	70da      	strb	r2, [r3, #3]

					if (cl) {							/* Remove the cluster chain if exist */
 800a95a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800a95c:	2b00      	cmp	r3, #0
 800a95e:	d037      	beq.n	800a9d0 <f_open+0x1d4>
						dw = fs->winsect;
 800a960:	697b      	ldr	r3, [r7, #20]
 800a962:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a964:	65bb      	str	r3, [r7, #88]	; 0x58
						res = remove_chain(&dj.obj, cl, 0);
 800a966:	f107 0318 	add.w	r3, r7, #24
 800a96a:	2200      	movs	r2, #0
 800a96c:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800a96e:	4618      	mov	r0, r3
 800a970:	f7fe fb1e 	bl	8008fb0 <remove_chain>
 800a974:	4603      	mov	r3, r0
 800a976:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
						if (res == FR_OK) {
 800a97a:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 800a97e:	2b00      	cmp	r3, #0
 800a980:	d126      	bne.n	800a9d0 <f_open+0x1d4>
							res = move_window(fs, dw);
 800a982:	697b      	ldr	r3, [r7, #20]
 800a984:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800a986:	4618      	mov	r0, r3
 800a988:	f7fe f86e 	bl	8008a68 <move_window>
 800a98c:	4603      	mov	r3, r0
 800a98e:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
							fs->last_clst = cl - 1;		/* Reuse the cluster hole */
 800a992:	697b      	ldr	r3, [r7, #20]
 800a994:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 800a996:	3a01      	subs	r2, #1
 800a998:	615a      	str	r2, [r3, #20]
 800a99a:	e019      	b.n	800a9d0 <f_open+0x1d4>
					}
				}
			}
		}
		else {	/* Open an existing file */
			if (res == FR_OK) {					/* Following succeeded */
 800a99c:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 800a9a0:	2b00      	cmp	r3, #0
 800a9a2:	d115      	bne.n	800a9d0 <f_open+0x1d4>
				if (dj.obj.attr & AM_DIR) {		/* It is a directory */
 800a9a4:	7fbb      	ldrb	r3, [r7, #30]
 800a9a6:	f003 0310 	and.w	r3, r3, #16
 800a9aa:	2b00      	cmp	r3, #0
 800a9ac:	d003      	beq.n	800a9b6 <f_open+0x1ba>
					res = FR_NO_FILE;
 800a9ae:	2304      	movs	r3, #4
 800a9b0:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
 800a9b4:	e00c      	b.n	800a9d0 <f_open+0x1d4>
				} else {
					if ((mode & FA_WRITE) && (dj.obj.attr & AM_RDO)) { /* R/O violation */
 800a9b6:	79fb      	ldrb	r3, [r7, #7]
 800a9b8:	f003 0302 	and.w	r3, r3, #2
 800a9bc:	2b00      	cmp	r3, #0
 800a9be:	d007      	beq.n	800a9d0 <f_open+0x1d4>
 800a9c0:	7fbb      	ldrb	r3, [r7, #30]
 800a9c2:	f003 0301 	and.w	r3, r3, #1
 800a9c6:	2b00      	cmp	r3, #0
 800a9c8:	d002      	beq.n	800a9d0 <f_open+0x1d4>
						res = FR_DENIED;
 800a9ca:	2307      	movs	r3, #7
 800a9cc:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
					}
				}
			}
		}
		if (res == FR_OK) {
 800a9d0:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 800a9d4:	2b00      	cmp	r3, #0
 800a9d6:	d128      	bne.n	800aa2a <f_open+0x22e>
			if (mode & FA_CREATE_ALWAYS)		/* Set file change flag if created or overwritten */
 800a9d8:	79fb      	ldrb	r3, [r7, #7]
 800a9da:	f003 0308 	and.w	r3, r3, #8
 800a9de:	2b00      	cmp	r3, #0
 800a9e0:	d003      	beq.n	800a9ea <f_open+0x1ee>
				mode |= FA_MODIFIED;
 800a9e2:	79fb      	ldrb	r3, [r7, #7]
 800a9e4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a9e8:	71fb      	strb	r3, [r7, #7]
			fp->dir_sect = fs->winsect;			/* Pointer to the directory entry */
 800a9ea:	697b      	ldr	r3, [r7, #20]
 800a9ec:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800a9ee:	68fb      	ldr	r3, [r7, #12]
 800a9f0:	625a      	str	r2, [r3, #36]	; 0x24
			fp->dir_ptr = dj.dir;
 800a9f2:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800a9f4:	68fb      	ldr	r3, [r7, #12]
 800a9f6:	629a      	str	r2, [r3, #40]	; 0x28
#if _FS_LOCK != 0
			fp->obj.lockid = inc_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 800a9f8:	79fb      	ldrb	r3, [r7, #7]
 800a9fa:	f023 0301 	bic.w	r3, r3, #1
 800a9fe:	2b00      	cmp	r3, #0
 800aa00:	bf14      	ite	ne
 800aa02:	2301      	movne	r3, #1
 800aa04:	2300      	moveq	r3, #0
 800aa06:	b2db      	uxtb	r3, r3
 800aa08:	461a      	mov	r2, r3
 800aa0a:	f107 0318 	add.w	r3, r7, #24
 800aa0e:	4611      	mov	r1, r2
 800aa10:	4618      	mov	r0, r3
 800aa12:	f7fd fef7 	bl	8008804 <inc_lock>
 800aa16:	4602      	mov	r2, r0
 800aa18:	68fb      	ldr	r3, [r7, #12]
 800aa1a:	611a      	str	r2, [r3, #16]
			if (!fp->obj.lockid) res = FR_INT_ERR;
 800aa1c:	68fb      	ldr	r3, [r7, #12]
 800aa1e:	691b      	ldr	r3, [r3, #16]
 800aa20:	2b00      	cmp	r3, #0
 800aa22:	d102      	bne.n	800aa2a <f_open+0x22e>
 800aa24:	2302      	movs	r3, #2
 800aa26:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
				}
			}
		}
#endif

		if (res == FR_OK) {
 800aa2a:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 800aa2e:	2b00      	cmp	r3, #0
 800aa30:	f040 80a3 	bne.w	800ab7a <f_open+0x37e>
				fp->obj.objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
				fp->obj.stat = fs->dirbuf[XDIR_GenFlags] & 2;
			} else
#endif
			{
				fp->obj.sclust = ld_clust(fs, dj.dir);					/* Get object allocation info */
 800aa34:	697b      	ldr	r3, [r7, #20]
 800aa36:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800aa38:	4611      	mov	r1, r2
 800aa3a:	4618      	mov	r0, r3
 800aa3c:	f7fe fd93 	bl	8009566 <ld_clust>
 800aa40:	4602      	mov	r2, r0
 800aa42:	68fb      	ldr	r3, [r7, #12]
 800aa44:	609a      	str	r2, [r3, #8]
				fp->obj.objsize = ld_dword(dj.dir + DIR_FileSize);
 800aa46:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800aa48:	331c      	adds	r3, #28
 800aa4a:	4618      	mov	r0, r3
 800aa4c:	f7fd fd74 	bl	8008538 <ld_dword>
 800aa50:	4602      	mov	r2, r0
 800aa52:	68fb      	ldr	r3, [r7, #12]
 800aa54:	60da      	str	r2, [r3, #12]
			}
#if _USE_FASTSEEK
			fp->cltbl = 0;			/* Disable fast seek mode */
 800aa56:	68fb      	ldr	r3, [r7, #12]
 800aa58:	2200      	movs	r2, #0
 800aa5a:	62da      	str	r2, [r3, #44]	; 0x2c
#endif
			fp->obj.fs = fs;	 	/* Validate the file object */
 800aa5c:	697a      	ldr	r2, [r7, #20]
 800aa5e:	68fb      	ldr	r3, [r7, #12]
 800aa60:	601a      	str	r2, [r3, #0]
			fp->obj.id = fs->id;
 800aa62:	697b      	ldr	r3, [r7, #20]
 800aa64:	88da      	ldrh	r2, [r3, #6]
 800aa66:	68fb      	ldr	r3, [r7, #12]
 800aa68:	809a      	strh	r2, [r3, #4]
			fp->flag = mode;		/* Set file access mode */
 800aa6a:	68fb      	ldr	r3, [r7, #12]
 800aa6c:	79fa      	ldrb	r2, [r7, #7]
 800aa6e:	751a      	strb	r2, [r3, #20]
			fp->err = 0;			/* Clear error flag */
 800aa70:	68fb      	ldr	r3, [r7, #12]
 800aa72:	2200      	movs	r2, #0
 800aa74:	755a      	strb	r2, [r3, #21]
			fp->sect = 0;			/* Invalidate current data sector */
 800aa76:	68fb      	ldr	r3, [r7, #12]
 800aa78:	2200      	movs	r2, #0
 800aa7a:	621a      	str	r2, [r3, #32]
			fp->fptr = 0;			/* Set file pointer top of the file */
 800aa7c:	68fb      	ldr	r3, [r7, #12]
 800aa7e:	2200      	movs	r2, #0
 800aa80:	619a      	str	r2, [r3, #24]
#if !_FS_READONLY
#if !_FS_TINY
			mem_set(fp->buf, 0, _MAX_SS);	/* Clear sector buffer */
 800aa82:	68fb      	ldr	r3, [r7, #12]
 800aa84:	3330      	adds	r3, #48	; 0x30
 800aa86:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 800aa8a:	2100      	movs	r1, #0
 800aa8c:	4618      	mov	r0, r3
 800aa8e:	f7fd fdde 	bl	800864e <mem_set>
#endif
			if ((mode & FA_SEEKEND) && fp->obj.objsize > 0) {	/* Seek to end of file if FA_OPEN_APPEND is specified */
 800aa92:	79fb      	ldrb	r3, [r7, #7]
 800aa94:	f003 0320 	and.w	r3, r3, #32
 800aa98:	2b00      	cmp	r3, #0
 800aa9a:	d06e      	beq.n	800ab7a <f_open+0x37e>
 800aa9c:	68fb      	ldr	r3, [r7, #12]
 800aa9e:	68db      	ldr	r3, [r3, #12]
 800aaa0:	2b00      	cmp	r3, #0
 800aaa2:	d06a      	beq.n	800ab7a <f_open+0x37e>
				fp->fptr = fp->obj.objsize;			/* Offset to seek */
 800aaa4:	68fb      	ldr	r3, [r7, #12]
 800aaa6:	68da      	ldr	r2, [r3, #12]
 800aaa8:	68fb      	ldr	r3, [r7, #12]
 800aaaa:	619a      	str	r2, [r3, #24]
				bcs = (DWORD)fs->csize * SS(fs);	/* Cluster size in byte */
 800aaac:	697b      	ldr	r3, [r7, #20]
 800aaae:	895b      	ldrh	r3, [r3, #10]
 800aab0:	461a      	mov	r2, r3
 800aab2:	697b      	ldr	r3, [r7, #20]
 800aab4:	899b      	ldrh	r3, [r3, #12]
 800aab6:	fb03 f302 	mul.w	r3, r3, r2
 800aaba:	653b      	str	r3, [r7, #80]	; 0x50
				clst = fp->obj.sclust;				/* Follow the cluster chain */
 800aabc:	68fb      	ldr	r3, [r7, #12]
 800aabe:	689b      	ldr	r3, [r3, #8]
 800aac0:	663b      	str	r3, [r7, #96]	; 0x60
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 800aac2:	68fb      	ldr	r3, [r7, #12]
 800aac4:	68db      	ldr	r3, [r3, #12]
 800aac6:	65fb      	str	r3, [r7, #92]	; 0x5c
 800aac8:	e016      	b.n	800aaf8 <f_open+0x2fc>
					clst = get_fat(&fp->obj, clst);
 800aaca:	68fb      	ldr	r3, [r7, #12]
 800aacc:	6e39      	ldr	r1, [r7, #96]	; 0x60
 800aace:	4618      	mov	r0, r3
 800aad0:	f7fe f887 	bl	8008be2 <get_fat>
 800aad4:	6638      	str	r0, [r7, #96]	; 0x60
					if (clst <= 1) res = FR_INT_ERR;
 800aad6:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800aad8:	2b01      	cmp	r3, #1
 800aada:	d802      	bhi.n	800aae2 <f_open+0x2e6>
 800aadc:	2302      	movs	r3, #2
 800aade:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
					if (clst == 0xFFFFFFFF) res = FR_DISK_ERR;
 800aae2:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800aae4:	f1b3 3fff 	cmp.w	r3, #4294967295
 800aae8:	d102      	bne.n	800aaf0 <f_open+0x2f4>
 800aaea:	2301      	movs	r3, #1
 800aaec:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 800aaf0:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 800aaf2:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800aaf4:	1ad3      	subs	r3, r2, r3
 800aaf6:	65fb      	str	r3, [r7, #92]	; 0x5c
 800aaf8:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 800aafc:	2b00      	cmp	r3, #0
 800aafe:	d103      	bne.n	800ab08 <f_open+0x30c>
 800ab00:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 800ab02:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800ab04:	429a      	cmp	r2, r3
 800ab06:	d8e0      	bhi.n	800aaca <f_open+0x2ce>
				}
				fp->clust = clst;
 800ab08:	68fb      	ldr	r3, [r7, #12]
 800ab0a:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800ab0c:	61da      	str	r2, [r3, #28]
				if (res == FR_OK && ofs % SS(fs)) {	/* Fill sector buffer if not on the sector boundary */
 800ab0e:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 800ab12:	2b00      	cmp	r3, #0
 800ab14:	d131      	bne.n	800ab7a <f_open+0x37e>
 800ab16:	697b      	ldr	r3, [r7, #20]
 800ab18:	899b      	ldrh	r3, [r3, #12]
 800ab1a:	461a      	mov	r2, r3
 800ab1c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800ab1e:	fbb3 f1f2 	udiv	r1, r3, r2
 800ab22:	fb02 f201 	mul.w	r2, r2, r1
 800ab26:	1a9b      	subs	r3, r3, r2
 800ab28:	2b00      	cmp	r3, #0
 800ab2a:	d026      	beq.n	800ab7a <f_open+0x37e>
					if ((sc = clust2sect(fs, clst)) == 0) {
 800ab2c:	697b      	ldr	r3, [r7, #20]
 800ab2e:	6e39      	ldr	r1, [r7, #96]	; 0x60
 800ab30:	4618      	mov	r0, r3
 800ab32:	f7fe f837 	bl	8008ba4 <clust2sect>
 800ab36:	64f8      	str	r0, [r7, #76]	; 0x4c
 800ab38:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800ab3a:	2b00      	cmp	r3, #0
 800ab3c:	d103      	bne.n	800ab46 <f_open+0x34a>
						res = FR_INT_ERR;
 800ab3e:	2302      	movs	r3, #2
 800ab40:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
 800ab44:	e019      	b.n	800ab7a <f_open+0x37e>
					} else {
						fp->sect = sc + (DWORD)(ofs / SS(fs));
 800ab46:	697b      	ldr	r3, [r7, #20]
 800ab48:	899b      	ldrh	r3, [r3, #12]
 800ab4a:	461a      	mov	r2, r3
 800ab4c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800ab4e:	fbb3 f2f2 	udiv	r2, r3, r2
 800ab52:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800ab54:	441a      	add	r2, r3
 800ab56:	68fb      	ldr	r3, [r7, #12]
 800ab58:	621a      	str	r2, [r3, #32]
#if !_FS_TINY
						if (disk_read(fs->drv, fp->buf, fp->sect, 1) != RES_OK) res = FR_DISK_ERR;
 800ab5a:	697b      	ldr	r3, [r7, #20]
 800ab5c:	7858      	ldrb	r0, [r3, #1]
 800ab5e:	68fb      	ldr	r3, [r7, #12]
 800ab60:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800ab64:	68fb      	ldr	r3, [r7, #12]
 800ab66:	6a1a      	ldr	r2, [r3, #32]
 800ab68:	2301      	movs	r3, #1
 800ab6a:	f7fd fc6f 	bl	800844c <disk_read>
 800ab6e:	4603      	mov	r3, r0
 800ab70:	2b00      	cmp	r3, #0
 800ab72:	d002      	beq.n	800ab7a <f_open+0x37e>
 800ab74:	2301      	movs	r3, #1
 800ab76:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
		}

		FREE_NAMBUF();
	}

	if (res != FR_OK) fp->obj.fs = 0;	/* Invalidate file object on error */
 800ab7a:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 800ab7e:	2b00      	cmp	r3, #0
 800ab80:	d002      	beq.n	800ab88 <f_open+0x38c>
 800ab82:	68fb      	ldr	r3, [r7, #12]
 800ab84:	2200      	movs	r2, #0
 800ab86:	601a      	str	r2, [r3, #0]

	LEAVE_FF(fs, res);
 800ab88:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
}
 800ab8c:	4618      	mov	r0, r3
 800ab8e:	3768      	adds	r7, #104	; 0x68
 800ab90:	46bd      	mov	sp, r7
 800ab92:	bd80      	pop	{r7, pc}

0800ab94 <f_write>:
	FIL* fp,			/* Pointer to the file object */
	const void* buff,	/* Pointer to the data to be written */
	UINT btw,			/* Number of bytes to write */
	UINT* bw			/* Pointer to number of bytes written */
)
{
 800ab94:	b580      	push	{r7, lr}
 800ab96:	b08c      	sub	sp, #48	; 0x30
 800ab98:	af00      	add	r7, sp, #0
 800ab9a:	60f8      	str	r0, [r7, #12]
 800ab9c:	60b9      	str	r1, [r7, #8]
 800ab9e:	607a      	str	r2, [r7, #4]
 800aba0:	603b      	str	r3, [r7, #0]
	FRESULT res;
	FATFS *fs;
	DWORD clst, sect;
	UINT wcnt, cc, csect;
	const BYTE *wbuff = (const BYTE*)buff;
 800aba2:	68bb      	ldr	r3, [r7, #8]
 800aba4:	61fb      	str	r3, [r7, #28]


	*bw = 0;	/* Clear write byte counter */
 800aba6:	683b      	ldr	r3, [r7, #0]
 800aba8:	2200      	movs	r2, #0
 800abaa:	601a      	str	r2, [r3, #0]
	res = validate(&fp->obj, &fs);			/* Check validity of the file object */
 800abac:	68fb      	ldr	r3, [r7, #12]
 800abae:	f107 0210 	add.w	r2, r7, #16
 800abb2:	4611      	mov	r1, r2
 800abb4:	4618      	mov	r0, r3
 800abb6:	f7ff fda5 	bl	800a704 <validate>
 800abba:	4603      	mov	r3, r0
 800abbc:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
	if (res != FR_OK || (res = (FRESULT)fp->err) != FR_OK) LEAVE_FF(fs, res);	/* Check validity */
 800abc0:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800abc4:	2b00      	cmp	r3, #0
 800abc6:	d107      	bne.n	800abd8 <f_write+0x44>
 800abc8:	68fb      	ldr	r3, [r7, #12]
 800abca:	7d5b      	ldrb	r3, [r3, #21]
 800abcc:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
 800abd0:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800abd4:	2b00      	cmp	r3, #0
 800abd6:	d002      	beq.n	800abde <f_write+0x4a>
 800abd8:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800abdc:	e16a      	b.n	800aeb4 <f_write+0x320>
	if (!(fp->flag & FA_WRITE)) LEAVE_FF(fs, FR_DENIED);	/* Check access mode */
 800abde:	68fb      	ldr	r3, [r7, #12]
 800abe0:	7d1b      	ldrb	r3, [r3, #20]
 800abe2:	f003 0302 	and.w	r3, r3, #2
 800abe6:	2b00      	cmp	r3, #0
 800abe8:	d101      	bne.n	800abee <f_write+0x5a>
 800abea:	2307      	movs	r3, #7
 800abec:	e162      	b.n	800aeb4 <f_write+0x320>

	/* Check fptr wrap-around (file size cannot reach 4GiB on FATxx) */
	if ((!_FS_EXFAT || fs->fs_type != FS_EXFAT) && (DWORD)(fp->fptr + btw) < (DWORD)fp->fptr) {
 800abee:	68fb      	ldr	r3, [r7, #12]
 800abf0:	699a      	ldr	r2, [r3, #24]
 800abf2:	687b      	ldr	r3, [r7, #4]
 800abf4:	441a      	add	r2, r3
 800abf6:	68fb      	ldr	r3, [r7, #12]
 800abf8:	699b      	ldr	r3, [r3, #24]
 800abfa:	429a      	cmp	r2, r3
 800abfc:	f080 814c 	bcs.w	800ae98 <f_write+0x304>
		btw = (UINT)(0xFFFFFFFF - (DWORD)fp->fptr);
 800ac00:	68fb      	ldr	r3, [r7, #12]
 800ac02:	699b      	ldr	r3, [r3, #24]
 800ac04:	43db      	mvns	r3, r3
 800ac06:	607b      	str	r3, [r7, #4]
	}

	for ( ;  btw;							/* Repeat until all data written */
 800ac08:	e146      	b.n	800ae98 <f_write+0x304>
		wbuff += wcnt, fp->fptr += wcnt, fp->obj.objsize = (fp->fptr > fp->obj.objsize) ? fp->fptr : fp->obj.objsize, *bw += wcnt, btw -= wcnt) {
		if (fp->fptr % SS(fs) == 0) {		/* On the sector boundary? */
 800ac0a:	68fb      	ldr	r3, [r7, #12]
 800ac0c:	699b      	ldr	r3, [r3, #24]
 800ac0e:	693a      	ldr	r2, [r7, #16]
 800ac10:	8992      	ldrh	r2, [r2, #12]
 800ac12:	fbb3 f1f2 	udiv	r1, r3, r2
 800ac16:	fb02 f201 	mul.w	r2, r2, r1
 800ac1a:	1a9b      	subs	r3, r3, r2
 800ac1c:	2b00      	cmp	r3, #0
 800ac1e:	f040 80f1 	bne.w	800ae04 <f_write+0x270>
			csect = (UINT)(fp->fptr / SS(fs)) & (fs->csize - 1);	/* Sector offset in the cluster */
 800ac22:	68fb      	ldr	r3, [r7, #12]
 800ac24:	699b      	ldr	r3, [r3, #24]
 800ac26:	693a      	ldr	r2, [r7, #16]
 800ac28:	8992      	ldrh	r2, [r2, #12]
 800ac2a:	fbb3 f3f2 	udiv	r3, r3, r2
 800ac2e:	693a      	ldr	r2, [r7, #16]
 800ac30:	8952      	ldrh	r2, [r2, #10]
 800ac32:	3a01      	subs	r2, #1
 800ac34:	4013      	ands	r3, r2
 800ac36:	61bb      	str	r3, [r7, #24]
			if (csect == 0) {				/* On the cluster boundary? */
 800ac38:	69bb      	ldr	r3, [r7, #24]
 800ac3a:	2b00      	cmp	r3, #0
 800ac3c:	d143      	bne.n	800acc6 <f_write+0x132>
				if (fp->fptr == 0) {		/* On the top of the file? */
 800ac3e:	68fb      	ldr	r3, [r7, #12]
 800ac40:	699b      	ldr	r3, [r3, #24]
 800ac42:	2b00      	cmp	r3, #0
 800ac44:	d10c      	bne.n	800ac60 <f_write+0xcc>
					clst = fp->obj.sclust;	/* Follow from the origin */
 800ac46:	68fb      	ldr	r3, [r7, #12]
 800ac48:	689b      	ldr	r3, [r3, #8]
 800ac4a:	62bb      	str	r3, [r7, #40]	; 0x28
					if (clst == 0) {		/* If no cluster is allocated, */
 800ac4c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ac4e:	2b00      	cmp	r3, #0
 800ac50:	d11a      	bne.n	800ac88 <f_write+0xf4>
						clst = create_chain(&fp->obj, 0);	/* create a new cluster chain */
 800ac52:	68fb      	ldr	r3, [r7, #12]
 800ac54:	2100      	movs	r1, #0
 800ac56:	4618      	mov	r0, r3
 800ac58:	f7fe fa0f 	bl	800907a <create_chain>
 800ac5c:	62b8      	str	r0, [r7, #40]	; 0x28
 800ac5e:	e013      	b.n	800ac88 <f_write+0xf4>
					}
				} else {					/* On the middle or end of the file */
#if _USE_FASTSEEK
					if (fp->cltbl) {
 800ac60:	68fb      	ldr	r3, [r7, #12]
 800ac62:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ac64:	2b00      	cmp	r3, #0
 800ac66:	d007      	beq.n	800ac78 <f_write+0xe4>
						clst = clmt_clust(fp, fp->fptr);	/* Get cluster# from the CLMT */
 800ac68:	68fb      	ldr	r3, [r7, #12]
 800ac6a:	699b      	ldr	r3, [r3, #24]
 800ac6c:	4619      	mov	r1, r3
 800ac6e:	68f8      	ldr	r0, [r7, #12]
 800ac70:	f7fe fa9b 	bl	80091aa <clmt_clust>
 800ac74:	62b8      	str	r0, [r7, #40]	; 0x28
 800ac76:	e007      	b.n	800ac88 <f_write+0xf4>
					} else
#endif
					{
						clst = create_chain(&fp->obj, fp->clust);	/* Follow or stretch cluster chain on the FAT */
 800ac78:	68fa      	ldr	r2, [r7, #12]
 800ac7a:	68fb      	ldr	r3, [r7, #12]
 800ac7c:	69db      	ldr	r3, [r3, #28]
 800ac7e:	4619      	mov	r1, r3
 800ac80:	4610      	mov	r0, r2
 800ac82:	f7fe f9fa 	bl	800907a <create_chain>
 800ac86:	62b8      	str	r0, [r7, #40]	; 0x28
					}
				}
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 800ac88:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ac8a:	2b00      	cmp	r3, #0
 800ac8c:	f000 8109 	beq.w	800aea2 <f_write+0x30e>
				if (clst == 1) ABORT(fs, FR_INT_ERR);
 800ac90:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ac92:	2b01      	cmp	r3, #1
 800ac94:	d104      	bne.n	800aca0 <f_write+0x10c>
 800ac96:	68fb      	ldr	r3, [r7, #12]
 800ac98:	2202      	movs	r2, #2
 800ac9a:	755a      	strb	r2, [r3, #21]
 800ac9c:	2302      	movs	r3, #2
 800ac9e:	e109      	b.n	800aeb4 <f_write+0x320>
				if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 800aca0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800aca2:	f1b3 3fff 	cmp.w	r3, #4294967295
 800aca6:	d104      	bne.n	800acb2 <f_write+0x11e>
 800aca8:	68fb      	ldr	r3, [r7, #12]
 800acaa:	2201      	movs	r2, #1
 800acac:	755a      	strb	r2, [r3, #21]
 800acae:	2301      	movs	r3, #1
 800acb0:	e100      	b.n	800aeb4 <f_write+0x320>
				fp->clust = clst;			/* Update current cluster */
 800acb2:	68fb      	ldr	r3, [r7, #12]
 800acb4:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800acb6:	61da      	str	r2, [r3, #28]
				if (fp->obj.sclust == 0) fp->obj.sclust = clst;	/* Set start cluster if the first write */
 800acb8:	68fb      	ldr	r3, [r7, #12]
 800acba:	689b      	ldr	r3, [r3, #8]
 800acbc:	2b00      	cmp	r3, #0
 800acbe:	d102      	bne.n	800acc6 <f_write+0x132>
 800acc0:	68fb      	ldr	r3, [r7, #12]
 800acc2:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800acc4:	609a      	str	r2, [r3, #8]
			}
#if _FS_TINY
			if (fs->winsect == fp->sect && sync_window(fs) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Write-back sector cache */
#else
			if (fp->flag & FA_DIRTY) {		/* Write-back sector cache */
 800acc6:	68fb      	ldr	r3, [r7, #12]
 800acc8:	7d1b      	ldrb	r3, [r3, #20]
 800acca:	b25b      	sxtb	r3, r3
 800accc:	2b00      	cmp	r3, #0
 800acce:	da18      	bge.n	800ad02 <f_write+0x16e>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 800acd0:	693b      	ldr	r3, [r7, #16]
 800acd2:	7858      	ldrb	r0, [r3, #1]
 800acd4:	68fb      	ldr	r3, [r7, #12]
 800acd6:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800acda:	68fb      	ldr	r3, [r7, #12]
 800acdc:	6a1a      	ldr	r2, [r3, #32]
 800acde:	2301      	movs	r3, #1
 800ace0:	f7fd fbd4 	bl	800848c <disk_write>
 800ace4:	4603      	mov	r3, r0
 800ace6:	2b00      	cmp	r3, #0
 800ace8:	d004      	beq.n	800acf4 <f_write+0x160>
 800acea:	68fb      	ldr	r3, [r7, #12]
 800acec:	2201      	movs	r2, #1
 800acee:	755a      	strb	r2, [r3, #21]
 800acf0:	2301      	movs	r3, #1
 800acf2:	e0df      	b.n	800aeb4 <f_write+0x320>
				fp->flag &= (BYTE)~FA_DIRTY;
 800acf4:	68fb      	ldr	r3, [r7, #12]
 800acf6:	7d1b      	ldrb	r3, [r3, #20]
 800acf8:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800acfc:	b2da      	uxtb	r2, r3
 800acfe:	68fb      	ldr	r3, [r7, #12]
 800ad00:	751a      	strb	r2, [r3, #20]
			}
#endif
			sect = clust2sect(fs, fp->clust);	/* Get current sector */
 800ad02:	693a      	ldr	r2, [r7, #16]
 800ad04:	68fb      	ldr	r3, [r7, #12]
 800ad06:	69db      	ldr	r3, [r3, #28]
 800ad08:	4619      	mov	r1, r3
 800ad0a:	4610      	mov	r0, r2
 800ad0c:	f7fd ff4a 	bl	8008ba4 <clust2sect>
 800ad10:	6178      	str	r0, [r7, #20]
			if (!sect) ABORT(fs, FR_INT_ERR);
 800ad12:	697b      	ldr	r3, [r7, #20]
 800ad14:	2b00      	cmp	r3, #0
 800ad16:	d104      	bne.n	800ad22 <f_write+0x18e>
 800ad18:	68fb      	ldr	r3, [r7, #12]
 800ad1a:	2202      	movs	r2, #2
 800ad1c:	755a      	strb	r2, [r3, #21]
 800ad1e:	2302      	movs	r3, #2
 800ad20:	e0c8      	b.n	800aeb4 <f_write+0x320>
			sect += csect;
 800ad22:	697a      	ldr	r2, [r7, #20]
 800ad24:	69bb      	ldr	r3, [r7, #24]
 800ad26:	4413      	add	r3, r2
 800ad28:	617b      	str	r3, [r7, #20]
			cc = btw / SS(fs);				/* When remaining bytes >= sector size, */
 800ad2a:	693b      	ldr	r3, [r7, #16]
 800ad2c:	899b      	ldrh	r3, [r3, #12]
 800ad2e:	461a      	mov	r2, r3
 800ad30:	687b      	ldr	r3, [r7, #4]
 800ad32:	fbb3 f3f2 	udiv	r3, r3, r2
 800ad36:	623b      	str	r3, [r7, #32]
			if (cc) {						/* Write maximum contiguous sectors directly */
 800ad38:	6a3b      	ldr	r3, [r7, #32]
 800ad3a:	2b00      	cmp	r3, #0
 800ad3c:	d043      	beq.n	800adc6 <f_write+0x232>
				if (csect + cc > fs->csize) {	/* Clip at cluster boundary */
 800ad3e:	69ba      	ldr	r2, [r7, #24]
 800ad40:	6a3b      	ldr	r3, [r7, #32]
 800ad42:	4413      	add	r3, r2
 800ad44:	693a      	ldr	r2, [r7, #16]
 800ad46:	8952      	ldrh	r2, [r2, #10]
 800ad48:	4293      	cmp	r3, r2
 800ad4a:	d905      	bls.n	800ad58 <f_write+0x1c4>
					cc = fs->csize - csect;
 800ad4c:	693b      	ldr	r3, [r7, #16]
 800ad4e:	895b      	ldrh	r3, [r3, #10]
 800ad50:	461a      	mov	r2, r3
 800ad52:	69bb      	ldr	r3, [r7, #24]
 800ad54:	1ad3      	subs	r3, r2, r3
 800ad56:	623b      	str	r3, [r7, #32]
				}
				if (disk_write(fs->drv, wbuff, sect, cc) != RES_OK) ABORT(fs, FR_DISK_ERR);
 800ad58:	693b      	ldr	r3, [r7, #16]
 800ad5a:	7858      	ldrb	r0, [r3, #1]
 800ad5c:	6a3b      	ldr	r3, [r7, #32]
 800ad5e:	697a      	ldr	r2, [r7, #20]
 800ad60:	69f9      	ldr	r1, [r7, #28]
 800ad62:	f7fd fb93 	bl	800848c <disk_write>
 800ad66:	4603      	mov	r3, r0
 800ad68:	2b00      	cmp	r3, #0
 800ad6a:	d004      	beq.n	800ad76 <f_write+0x1e2>
 800ad6c:	68fb      	ldr	r3, [r7, #12]
 800ad6e:	2201      	movs	r2, #1
 800ad70:	755a      	strb	r2, [r3, #21]
 800ad72:	2301      	movs	r3, #1
 800ad74:	e09e      	b.n	800aeb4 <f_write+0x320>
				if (fs->winsect - sect < cc) {	/* Refill sector cache if it gets invalidated by the direct write */
					mem_cpy(fs->win, wbuff + ((fs->winsect - sect) * SS(fs)), SS(fs));
					fs->wflag = 0;
				}
#else
				if (fp->sect - sect < cc) { /* Refill sector cache if it gets invalidated by the direct write */
 800ad76:	68fb      	ldr	r3, [r7, #12]
 800ad78:	6a1a      	ldr	r2, [r3, #32]
 800ad7a:	697b      	ldr	r3, [r7, #20]
 800ad7c:	1ad3      	subs	r3, r2, r3
 800ad7e:	6a3a      	ldr	r2, [r7, #32]
 800ad80:	429a      	cmp	r2, r3
 800ad82:	d918      	bls.n	800adb6 <f_write+0x222>
					mem_cpy(fp->buf, wbuff + ((fp->sect - sect) * SS(fs)), SS(fs));
 800ad84:	68fb      	ldr	r3, [r7, #12]
 800ad86:	f103 0030 	add.w	r0, r3, #48	; 0x30
 800ad8a:	68fb      	ldr	r3, [r7, #12]
 800ad8c:	6a1a      	ldr	r2, [r3, #32]
 800ad8e:	697b      	ldr	r3, [r7, #20]
 800ad90:	1ad3      	subs	r3, r2, r3
 800ad92:	693a      	ldr	r2, [r7, #16]
 800ad94:	8992      	ldrh	r2, [r2, #12]
 800ad96:	fb02 f303 	mul.w	r3, r2, r3
 800ad9a:	69fa      	ldr	r2, [r7, #28]
 800ad9c:	18d1      	adds	r1, r2, r3
 800ad9e:	693b      	ldr	r3, [r7, #16]
 800ada0:	899b      	ldrh	r3, [r3, #12]
 800ada2:	461a      	mov	r2, r3
 800ada4:	f7fd fc32 	bl	800860c <mem_cpy>
					fp->flag &= (BYTE)~FA_DIRTY;
 800ada8:	68fb      	ldr	r3, [r7, #12]
 800adaa:	7d1b      	ldrb	r3, [r3, #20]
 800adac:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800adb0:	b2da      	uxtb	r2, r3
 800adb2:	68fb      	ldr	r3, [r7, #12]
 800adb4:	751a      	strb	r2, [r3, #20]
				}
#endif
#endif
				wcnt = SS(fs) * cc;		/* Number of bytes transferred */
 800adb6:	693b      	ldr	r3, [r7, #16]
 800adb8:	899b      	ldrh	r3, [r3, #12]
 800adba:	461a      	mov	r2, r3
 800adbc:	6a3b      	ldr	r3, [r7, #32]
 800adbe:	fb02 f303 	mul.w	r3, r2, r3
 800adc2:	627b      	str	r3, [r7, #36]	; 0x24
				continue;
 800adc4:	e04b      	b.n	800ae5e <f_write+0x2ca>
			if (fp->fptr >= fp->obj.objsize) {	/* Avoid silly cache filling on the growing edge */
				if (sync_window(fs) != FR_OK) ABORT(fs, FR_DISK_ERR);
				fs->winsect = sect;
			}
#else
			if (fp->sect != sect && 		/* Fill sector cache with file data */
 800adc6:	68fb      	ldr	r3, [r7, #12]
 800adc8:	6a1b      	ldr	r3, [r3, #32]
 800adca:	697a      	ldr	r2, [r7, #20]
 800adcc:	429a      	cmp	r2, r3
 800adce:	d016      	beq.n	800adfe <f_write+0x26a>
				fp->fptr < fp->obj.objsize &&
 800add0:	68fb      	ldr	r3, [r7, #12]
 800add2:	699a      	ldr	r2, [r3, #24]
 800add4:	68fb      	ldr	r3, [r7, #12]
 800add6:	68db      	ldr	r3, [r3, #12]
			if (fp->sect != sect && 		/* Fill sector cache with file data */
 800add8:	429a      	cmp	r2, r3
 800adda:	d210      	bcs.n	800adfe <f_write+0x26a>
				disk_read(fs->drv, fp->buf, sect, 1) != RES_OK) {
 800addc:	693b      	ldr	r3, [r7, #16]
 800adde:	7858      	ldrb	r0, [r3, #1]
 800ade0:	68fb      	ldr	r3, [r7, #12]
 800ade2:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800ade6:	2301      	movs	r3, #1
 800ade8:	697a      	ldr	r2, [r7, #20]
 800adea:	f7fd fb2f 	bl	800844c <disk_read>
 800adee:	4603      	mov	r3, r0
				fp->fptr < fp->obj.objsize &&
 800adf0:	2b00      	cmp	r3, #0
 800adf2:	d004      	beq.n	800adfe <f_write+0x26a>
					ABORT(fs, FR_DISK_ERR);
 800adf4:	68fb      	ldr	r3, [r7, #12]
 800adf6:	2201      	movs	r2, #1
 800adf8:	755a      	strb	r2, [r3, #21]
 800adfa:	2301      	movs	r3, #1
 800adfc:	e05a      	b.n	800aeb4 <f_write+0x320>
			}
#endif
			fp->sect = sect;
 800adfe:	68fb      	ldr	r3, [r7, #12]
 800ae00:	697a      	ldr	r2, [r7, #20]
 800ae02:	621a      	str	r2, [r3, #32]
		}
		wcnt = SS(fs) - (UINT)fp->fptr % SS(fs);	/* Number of bytes left in the sector */
 800ae04:	693b      	ldr	r3, [r7, #16]
 800ae06:	899b      	ldrh	r3, [r3, #12]
 800ae08:	4618      	mov	r0, r3
 800ae0a:	68fb      	ldr	r3, [r7, #12]
 800ae0c:	699b      	ldr	r3, [r3, #24]
 800ae0e:	693a      	ldr	r2, [r7, #16]
 800ae10:	8992      	ldrh	r2, [r2, #12]
 800ae12:	fbb3 f1f2 	udiv	r1, r3, r2
 800ae16:	fb02 f201 	mul.w	r2, r2, r1
 800ae1a:	1a9b      	subs	r3, r3, r2
 800ae1c:	1ac3      	subs	r3, r0, r3
 800ae1e:	627b      	str	r3, [r7, #36]	; 0x24
		if (wcnt > btw) wcnt = btw;					/* Clip it by btw if needed */
 800ae20:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800ae22:	687b      	ldr	r3, [r7, #4]
 800ae24:	429a      	cmp	r2, r3
 800ae26:	d901      	bls.n	800ae2c <f_write+0x298>
 800ae28:	687b      	ldr	r3, [r7, #4]
 800ae2a:	627b      	str	r3, [r7, #36]	; 0x24
#if _FS_TINY
		if (move_window(fs, fp->sect) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Move sector window */
		mem_cpy(fs->win + fp->fptr % SS(fs), wbuff, wcnt);	/* Fit data to the sector */
		fs->wflag = 1;
#else
		mem_cpy(fp->buf + fp->fptr % SS(fs), wbuff, wcnt);	/* Fit data to the sector */
 800ae2c:	68fb      	ldr	r3, [r7, #12]
 800ae2e:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800ae32:	68fb      	ldr	r3, [r7, #12]
 800ae34:	699b      	ldr	r3, [r3, #24]
 800ae36:	693a      	ldr	r2, [r7, #16]
 800ae38:	8992      	ldrh	r2, [r2, #12]
 800ae3a:	fbb3 f0f2 	udiv	r0, r3, r2
 800ae3e:	fb02 f200 	mul.w	r2, r2, r0
 800ae42:	1a9b      	subs	r3, r3, r2
 800ae44:	440b      	add	r3, r1
 800ae46:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800ae48:	69f9      	ldr	r1, [r7, #28]
 800ae4a:	4618      	mov	r0, r3
 800ae4c:	f7fd fbde 	bl	800860c <mem_cpy>
		fp->flag |= FA_DIRTY;
 800ae50:	68fb      	ldr	r3, [r7, #12]
 800ae52:	7d1b      	ldrb	r3, [r3, #20]
 800ae54:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800ae58:	b2da      	uxtb	r2, r3
 800ae5a:	68fb      	ldr	r3, [r7, #12]
 800ae5c:	751a      	strb	r2, [r3, #20]
		wbuff += wcnt, fp->fptr += wcnt, fp->obj.objsize = (fp->fptr > fp->obj.objsize) ? fp->fptr : fp->obj.objsize, *bw += wcnt, btw -= wcnt) {
 800ae5e:	69fa      	ldr	r2, [r7, #28]
 800ae60:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ae62:	4413      	add	r3, r2
 800ae64:	61fb      	str	r3, [r7, #28]
 800ae66:	68fb      	ldr	r3, [r7, #12]
 800ae68:	699a      	ldr	r2, [r3, #24]
 800ae6a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ae6c:	441a      	add	r2, r3
 800ae6e:	68fb      	ldr	r3, [r7, #12]
 800ae70:	619a      	str	r2, [r3, #24]
 800ae72:	68fb      	ldr	r3, [r7, #12]
 800ae74:	68da      	ldr	r2, [r3, #12]
 800ae76:	68fb      	ldr	r3, [r7, #12]
 800ae78:	699b      	ldr	r3, [r3, #24]
 800ae7a:	429a      	cmp	r2, r3
 800ae7c:	bf38      	it	cc
 800ae7e:	461a      	movcc	r2, r3
 800ae80:	68fb      	ldr	r3, [r7, #12]
 800ae82:	60da      	str	r2, [r3, #12]
 800ae84:	683b      	ldr	r3, [r7, #0]
 800ae86:	681a      	ldr	r2, [r3, #0]
 800ae88:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ae8a:	441a      	add	r2, r3
 800ae8c:	683b      	ldr	r3, [r7, #0]
 800ae8e:	601a      	str	r2, [r3, #0]
 800ae90:	687a      	ldr	r2, [r7, #4]
 800ae92:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ae94:	1ad3      	subs	r3, r2, r3
 800ae96:	607b      	str	r3, [r7, #4]
	for ( ;  btw;							/* Repeat until all data written */
 800ae98:	687b      	ldr	r3, [r7, #4]
 800ae9a:	2b00      	cmp	r3, #0
 800ae9c:	f47f aeb5 	bne.w	800ac0a <f_write+0x76>
 800aea0:	e000      	b.n	800aea4 <f_write+0x310>
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 800aea2:	bf00      	nop
#endif
	}

	fp->flag |= FA_MODIFIED;				/* Set file change flag */
 800aea4:	68fb      	ldr	r3, [r7, #12]
 800aea6:	7d1b      	ldrb	r3, [r3, #20]
 800aea8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800aeac:	b2da      	uxtb	r2, r3
 800aeae:	68fb      	ldr	r3, [r7, #12]
 800aeb0:	751a      	strb	r2, [r3, #20]

	LEAVE_FF(fs, FR_OK);
 800aeb2:	2300      	movs	r3, #0
}
 800aeb4:	4618      	mov	r0, r3
 800aeb6:	3730      	adds	r7, #48	; 0x30
 800aeb8:	46bd      	mov	sp, r7
 800aeba:	bd80      	pop	{r7, pc}

0800aebc <f_sync>:
/*-----------------------------------------------------------------------*/

FRESULT f_sync (
	FIL* fp		/* Pointer to the file object */
)
{
 800aebc:	b580      	push	{r7, lr}
 800aebe:	b086      	sub	sp, #24
 800aec0:	af00      	add	r7, sp, #0
 800aec2:	6078      	str	r0, [r7, #4]
#if _FS_EXFAT
	DIR dj;
	DEF_NAMBUF
#endif

	res = validate(&fp->obj, &fs);	/* Check validity of the file object */
 800aec4:	687b      	ldr	r3, [r7, #4]
 800aec6:	f107 0208 	add.w	r2, r7, #8
 800aeca:	4611      	mov	r1, r2
 800aecc:	4618      	mov	r0, r3
 800aece:	f7ff fc19 	bl	800a704 <validate>
 800aed2:	4603      	mov	r3, r0
 800aed4:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 800aed6:	7dfb      	ldrb	r3, [r7, #23]
 800aed8:	2b00      	cmp	r3, #0
 800aeda:	d168      	bne.n	800afae <f_sync+0xf2>
		if (fp->flag & FA_MODIFIED) {	/* Is there any change to the file? */
 800aedc:	687b      	ldr	r3, [r7, #4]
 800aede:	7d1b      	ldrb	r3, [r3, #20]
 800aee0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800aee4:	2b00      	cmp	r3, #0
 800aee6:	d062      	beq.n	800afae <f_sync+0xf2>
#if !_FS_TINY
			if (fp->flag & FA_DIRTY) {	/* Write-back cached data if needed */
 800aee8:	687b      	ldr	r3, [r7, #4]
 800aeea:	7d1b      	ldrb	r3, [r3, #20]
 800aeec:	b25b      	sxtb	r3, r3
 800aeee:	2b00      	cmp	r3, #0
 800aef0:	da15      	bge.n	800af1e <f_sync+0x62>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) LEAVE_FF(fs, FR_DISK_ERR);
 800aef2:	68bb      	ldr	r3, [r7, #8]
 800aef4:	7858      	ldrb	r0, [r3, #1]
 800aef6:	687b      	ldr	r3, [r7, #4]
 800aef8:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800aefc:	687b      	ldr	r3, [r7, #4]
 800aefe:	6a1a      	ldr	r2, [r3, #32]
 800af00:	2301      	movs	r3, #1
 800af02:	f7fd fac3 	bl	800848c <disk_write>
 800af06:	4603      	mov	r3, r0
 800af08:	2b00      	cmp	r3, #0
 800af0a:	d001      	beq.n	800af10 <f_sync+0x54>
 800af0c:	2301      	movs	r3, #1
 800af0e:	e04f      	b.n	800afb0 <f_sync+0xf4>
				fp->flag &= (BYTE)~FA_DIRTY;
 800af10:	687b      	ldr	r3, [r7, #4]
 800af12:	7d1b      	ldrb	r3, [r3, #20]
 800af14:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800af18:	b2da      	uxtb	r2, r3
 800af1a:	687b      	ldr	r3, [r7, #4]
 800af1c:	751a      	strb	r2, [r3, #20]
			}
#endif
			/* Update the directory entry */
			tm = GET_FATTIME();				/* Modified time */
 800af1e:	f7fd f809 	bl	8007f34 <get_fattime>
 800af22:	6138      	str	r0, [r7, #16]
					FREE_NAMBUF();
				}
			} else
#endif
			{
				res = move_window(fs, fp->dir_sect);
 800af24:	68ba      	ldr	r2, [r7, #8]
 800af26:	687b      	ldr	r3, [r7, #4]
 800af28:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800af2a:	4619      	mov	r1, r3
 800af2c:	4610      	mov	r0, r2
 800af2e:	f7fd fd9b 	bl	8008a68 <move_window>
 800af32:	4603      	mov	r3, r0
 800af34:	75fb      	strb	r3, [r7, #23]
				if (res == FR_OK) {
 800af36:	7dfb      	ldrb	r3, [r7, #23]
 800af38:	2b00      	cmp	r3, #0
 800af3a:	d138      	bne.n	800afae <f_sync+0xf2>
					dir = fp->dir_ptr;
 800af3c:	687b      	ldr	r3, [r7, #4]
 800af3e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800af40:	60fb      	str	r3, [r7, #12]
					dir[DIR_Attr] |= AM_ARC;						/* Set archive bit */
 800af42:	68fb      	ldr	r3, [r7, #12]
 800af44:	330b      	adds	r3, #11
 800af46:	781a      	ldrb	r2, [r3, #0]
 800af48:	68fb      	ldr	r3, [r7, #12]
 800af4a:	330b      	adds	r3, #11
 800af4c:	f042 0220 	orr.w	r2, r2, #32
 800af50:	b2d2      	uxtb	r2, r2
 800af52:	701a      	strb	r2, [r3, #0]
					st_clust(fp->obj.fs, dir, fp->obj.sclust);		/* Update file allocation info  */
 800af54:	687b      	ldr	r3, [r7, #4]
 800af56:	6818      	ldr	r0, [r3, #0]
 800af58:	687b      	ldr	r3, [r7, #4]
 800af5a:	689b      	ldr	r3, [r3, #8]
 800af5c:	461a      	mov	r2, r3
 800af5e:	68f9      	ldr	r1, [r7, #12]
 800af60:	f7fe fb20 	bl	80095a4 <st_clust>
					st_dword(dir + DIR_FileSize, (DWORD)fp->obj.objsize);	/* Update file size */
 800af64:	68fb      	ldr	r3, [r7, #12]
 800af66:	f103 021c 	add.w	r2, r3, #28
 800af6a:	687b      	ldr	r3, [r7, #4]
 800af6c:	68db      	ldr	r3, [r3, #12]
 800af6e:	4619      	mov	r1, r3
 800af70:	4610      	mov	r0, r2
 800af72:	f7fd fb1f 	bl	80085b4 <st_dword>
					st_dword(dir + DIR_ModTime, tm);				/* Update modified time */
 800af76:	68fb      	ldr	r3, [r7, #12]
 800af78:	3316      	adds	r3, #22
 800af7a:	6939      	ldr	r1, [r7, #16]
 800af7c:	4618      	mov	r0, r3
 800af7e:	f7fd fb19 	bl	80085b4 <st_dword>
					st_word(dir + DIR_LstAccDate, 0);
 800af82:	68fb      	ldr	r3, [r7, #12]
 800af84:	3312      	adds	r3, #18
 800af86:	2100      	movs	r1, #0
 800af88:	4618      	mov	r0, r3
 800af8a:	f7fd faf8 	bl	800857e <st_word>
					fs->wflag = 1;
 800af8e:	68bb      	ldr	r3, [r7, #8]
 800af90:	2201      	movs	r2, #1
 800af92:	70da      	strb	r2, [r3, #3]
					res = sync_fs(fs);					/* Restore it to the directory */
 800af94:	68bb      	ldr	r3, [r7, #8]
 800af96:	4618      	mov	r0, r3
 800af98:	f7fd fd94 	bl	8008ac4 <sync_fs>
 800af9c:	4603      	mov	r3, r0
 800af9e:	75fb      	strb	r3, [r7, #23]
					fp->flag &= (BYTE)~FA_MODIFIED;
 800afa0:	687b      	ldr	r3, [r7, #4]
 800afa2:	7d1b      	ldrb	r3, [r3, #20]
 800afa4:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800afa8:	b2da      	uxtb	r2, r3
 800afaa:	687b      	ldr	r3, [r7, #4]
 800afac:	751a      	strb	r2, [r3, #20]
				}
			}
		}
	}

	LEAVE_FF(fs, res);
 800afae:	7dfb      	ldrb	r3, [r7, #23]
}
 800afb0:	4618      	mov	r0, r3
 800afb2:	3718      	adds	r7, #24
 800afb4:	46bd      	mov	sp, r7
 800afb6:	bd80      	pop	{r7, pc}

0800afb8 <f_close>:
/*-----------------------------------------------------------------------*/

FRESULT f_close (
	FIL* fp		/* Pointer to the file object to be closed */
)
{
 800afb8:	b580      	push	{r7, lr}
 800afba:	b084      	sub	sp, #16
 800afbc:	af00      	add	r7, sp, #0
 800afbe:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs;

#if !_FS_READONLY
	res = f_sync(fp);					/* Flush cached data */
 800afc0:	6878      	ldr	r0, [r7, #4]
 800afc2:	f7ff ff7b 	bl	800aebc <f_sync>
 800afc6:	4603      	mov	r3, r0
 800afc8:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK)
 800afca:	7bfb      	ldrb	r3, [r7, #15]
 800afcc:	2b00      	cmp	r3, #0
 800afce:	d118      	bne.n	800b002 <f_close+0x4a>
#endif
	{
		res = validate(&fp->obj, &fs);	/* Lock volume */
 800afd0:	687b      	ldr	r3, [r7, #4]
 800afd2:	f107 0208 	add.w	r2, r7, #8
 800afd6:	4611      	mov	r1, r2
 800afd8:	4618      	mov	r0, r3
 800afda:	f7ff fb93 	bl	800a704 <validate>
 800afde:	4603      	mov	r3, r0
 800afe0:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 800afe2:	7bfb      	ldrb	r3, [r7, #15]
 800afe4:	2b00      	cmp	r3, #0
 800afe6:	d10c      	bne.n	800b002 <f_close+0x4a>
#if _FS_LOCK != 0
			res = dec_lock(fp->obj.lockid);	/* Decrement file open counter */
 800afe8:	687b      	ldr	r3, [r7, #4]
 800afea:	691b      	ldr	r3, [r3, #16]
 800afec:	4618      	mov	r0, r3
 800afee:	f7fd fc97 	bl	8008920 <dec_lock>
 800aff2:	4603      	mov	r3, r0
 800aff4:	73fb      	strb	r3, [r7, #15]
			if (res == FR_OK)
 800aff6:	7bfb      	ldrb	r3, [r7, #15]
 800aff8:	2b00      	cmp	r3, #0
 800affa:	d102      	bne.n	800b002 <f_close+0x4a>
#endif
			{
				fp->obj.fs = 0;			/* Invalidate file object */
 800affc:	687b      	ldr	r3, [r7, #4]
 800affe:	2200      	movs	r2, #0
 800b000:	601a      	str	r2, [r3, #0]
#if _FS_REENTRANT
			unlock_fs(fs, FR_OK);		/* Unlock volume */
#endif
		}
	}
	return res;
 800b002:	7bfb      	ldrb	r3, [r7, #15]
}
 800b004:	4618      	mov	r0, r3
 800b006:	3710      	adds	r7, #16
 800b008:	46bd      	mov	sp, r7
 800b00a:	bd80      	pop	{r7, pc}

0800b00c <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the parameter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(const Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 800b00c:	b480      	push	{r7}
 800b00e:	b087      	sub	sp, #28
 800b010:	af00      	add	r7, sp, #0
 800b012:	60f8      	str	r0, [r7, #12]
 800b014:	60b9      	str	r1, [r7, #8]
 800b016:	4613      	mov	r3, r2
 800b018:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 800b01a:	2301      	movs	r3, #1
 800b01c:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 800b01e:	2300      	movs	r3, #0
 800b020:	75bb      	strb	r3, [r7, #22]

  if(disk.nbr < _VOLUMES)
 800b022:	4b1f      	ldr	r3, [pc, #124]	; (800b0a0 <FATFS_LinkDriverEx+0x94>)
 800b024:	7a5b      	ldrb	r3, [r3, #9]
 800b026:	b2db      	uxtb	r3, r3
 800b028:	2b00      	cmp	r3, #0
 800b02a:	d131      	bne.n	800b090 <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 800b02c:	4b1c      	ldr	r3, [pc, #112]	; (800b0a0 <FATFS_LinkDriverEx+0x94>)
 800b02e:	7a5b      	ldrb	r3, [r3, #9]
 800b030:	b2db      	uxtb	r3, r3
 800b032:	461a      	mov	r2, r3
 800b034:	4b1a      	ldr	r3, [pc, #104]	; (800b0a0 <FATFS_LinkDriverEx+0x94>)
 800b036:	2100      	movs	r1, #0
 800b038:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;
 800b03a:	4b19      	ldr	r3, [pc, #100]	; (800b0a0 <FATFS_LinkDriverEx+0x94>)
 800b03c:	7a5b      	ldrb	r3, [r3, #9]
 800b03e:	b2db      	uxtb	r3, r3
 800b040:	4a17      	ldr	r2, [pc, #92]	; (800b0a0 <FATFS_LinkDriverEx+0x94>)
 800b042:	009b      	lsls	r3, r3, #2
 800b044:	4413      	add	r3, r2
 800b046:	68fa      	ldr	r2, [r7, #12]
 800b048:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;
 800b04a:	4b15      	ldr	r3, [pc, #84]	; (800b0a0 <FATFS_LinkDriverEx+0x94>)
 800b04c:	7a5b      	ldrb	r3, [r3, #9]
 800b04e:	b2db      	uxtb	r3, r3
 800b050:	461a      	mov	r2, r3
 800b052:	4b13      	ldr	r3, [pc, #76]	; (800b0a0 <FATFS_LinkDriverEx+0x94>)
 800b054:	4413      	add	r3, r2
 800b056:	79fa      	ldrb	r2, [r7, #7]
 800b058:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 800b05a:	4b11      	ldr	r3, [pc, #68]	; (800b0a0 <FATFS_LinkDriverEx+0x94>)
 800b05c:	7a5b      	ldrb	r3, [r3, #9]
 800b05e:	b2db      	uxtb	r3, r3
 800b060:	1c5a      	adds	r2, r3, #1
 800b062:	b2d1      	uxtb	r1, r2
 800b064:	4a0e      	ldr	r2, [pc, #56]	; (800b0a0 <FATFS_LinkDriverEx+0x94>)
 800b066:	7251      	strb	r1, [r2, #9]
 800b068:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 800b06a:	7dbb      	ldrb	r3, [r7, #22]
 800b06c:	3330      	adds	r3, #48	; 0x30
 800b06e:	b2da      	uxtb	r2, r3
 800b070:	68bb      	ldr	r3, [r7, #8]
 800b072:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 800b074:	68bb      	ldr	r3, [r7, #8]
 800b076:	3301      	adds	r3, #1
 800b078:	223a      	movs	r2, #58	; 0x3a
 800b07a:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 800b07c:	68bb      	ldr	r3, [r7, #8]
 800b07e:	3302      	adds	r3, #2
 800b080:	222f      	movs	r2, #47	; 0x2f
 800b082:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 800b084:	68bb      	ldr	r3, [r7, #8]
 800b086:	3303      	adds	r3, #3
 800b088:	2200      	movs	r2, #0
 800b08a:	701a      	strb	r2, [r3, #0]
    ret = 0;
 800b08c:	2300      	movs	r3, #0
 800b08e:	75fb      	strb	r3, [r7, #23]
  }

  return ret;
 800b090:	7dfb      	ldrb	r3, [r7, #23]
}
 800b092:	4618      	mov	r0, r3
 800b094:	371c      	adds	r7, #28
 800b096:	46bd      	mov	sp, r7
 800b098:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b09c:	4770      	bx	lr
 800b09e:	bf00      	nop
 800b0a0:	20000348 	.word	0x20000348

0800b0a4 <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(const Diskio_drvTypeDef *drv, char *path)
{
 800b0a4:	b580      	push	{r7, lr}
 800b0a6:	b082      	sub	sp, #8
 800b0a8:	af00      	add	r7, sp, #0
 800b0aa:	6078      	str	r0, [r7, #4]
 800b0ac:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 800b0ae:	2200      	movs	r2, #0
 800b0b0:	6839      	ldr	r1, [r7, #0]
 800b0b2:	6878      	ldr	r0, [r7, #4]
 800b0b4:	f7ff ffaa 	bl	800b00c <FATFS_LinkDriverEx>
 800b0b8:	4603      	mov	r3, r0
}
 800b0ba:	4618      	mov	r0, r3
 800b0bc:	3708      	adds	r7, #8
 800b0be:	46bd      	mov	sp, r7
 800b0c0:	bd80      	pop	{r7, pc}
	...

0800b0c4 <__errno>:
 800b0c4:	4b01      	ldr	r3, [pc, #4]	; (800b0cc <__errno+0x8>)
 800b0c6:	6818      	ldr	r0, [r3, #0]
 800b0c8:	4770      	bx	lr
 800b0ca:	bf00      	nop
 800b0cc:	20000030 	.word	0x20000030

0800b0d0 <__libc_init_array>:
 800b0d0:	b570      	push	{r4, r5, r6, lr}
 800b0d2:	4e0d      	ldr	r6, [pc, #52]	; (800b108 <__libc_init_array+0x38>)
 800b0d4:	4c0d      	ldr	r4, [pc, #52]	; (800b10c <__libc_init_array+0x3c>)
 800b0d6:	1ba4      	subs	r4, r4, r6
 800b0d8:	10a4      	asrs	r4, r4, #2
 800b0da:	2500      	movs	r5, #0
 800b0dc:	42a5      	cmp	r5, r4
 800b0de:	d109      	bne.n	800b0f4 <__libc_init_array+0x24>
 800b0e0:	4e0b      	ldr	r6, [pc, #44]	; (800b110 <__libc_init_array+0x40>)
 800b0e2:	4c0c      	ldr	r4, [pc, #48]	; (800b114 <__libc_init_array+0x44>)
 800b0e4:	f000 ffe4 	bl	800c0b0 <_init>
 800b0e8:	1ba4      	subs	r4, r4, r6
 800b0ea:	10a4      	asrs	r4, r4, #2
 800b0ec:	2500      	movs	r5, #0
 800b0ee:	42a5      	cmp	r5, r4
 800b0f0:	d105      	bne.n	800b0fe <__libc_init_array+0x2e>
 800b0f2:	bd70      	pop	{r4, r5, r6, pc}
 800b0f4:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800b0f8:	4798      	blx	r3
 800b0fa:	3501      	adds	r5, #1
 800b0fc:	e7ee      	b.n	800b0dc <__libc_init_array+0xc>
 800b0fe:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800b102:	4798      	blx	r3
 800b104:	3501      	adds	r5, #1
 800b106:	e7f2      	b.n	800b0ee <__libc_init_array+0x1e>
 800b108:	0800c9a0 	.word	0x0800c9a0
 800b10c:	0800c9a0 	.word	0x0800c9a0
 800b110:	0800c9a0 	.word	0x0800c9a0
 800b114:	0800c9a4 	.word	0x0800c9a4

0800b118 <__itoa>:
 800b118:	1e93      	subs	r3, r2, #2
 800b11a:	2b22      	cmp	r3, #34	; 0x22
 800b11c:	b510      	push	{r4, lr}
 800b11e:	460c      	mov	r4, r1
 800b120:	d904      	bls.n	800b12c <__itoa+0x14>
 800b122:	2300      	movs	r3, #0
 800b124:	700b      	strb	r3, [r1, #0]
 800b126:	461c      	mov	r4, r3
 800b128:	4620      	mov	r0, r4
 800b12a:	bd10      	pop	{r4, pc}
 800b12c:	2a0a      	cmp	r2, #10
 800b12e:	d109      	bne.n	800b144 <__itoa+0x2c>
 800b130:	2800      	cmp	r0, #0
 800b132:	da07      	bge.n	800b144 <__itoa+0x2c>
 800b134:	232d      	movs	r3, #45	; 0x2d
 800b136:	700b      	strb	r3, [r1, #0]
 800b138:	4240      	negs	r0, r0
 800b13a:	2101      	movs	r1, #1
 800b13c:	4421      	add	r1, r4
 800b13e:	f000 f965 	bl	800b40c <__utoa>
 800b142:	e7f1      	b.n	800b128 <__itoa+0x10>
 800b144:	2100      	movs	r1, #0
 800b146:	e7f9      	b.n	800b13c <__itoa+0x24>

0800b148 <itoa>:
 800b148:	f7ff bfe6 	b.w	800b118 <__itoa>

0800b14c <memcpy>:
 800b14c:	b510      	push	{r4, lr}
 800b14e:	1e43      	subs	r3, r0, #1
 800b150:	440a      	add	r2, r1
 800b152:	4291      	cmp	r1, r2
 800b154:	d100      	bne.n	800b158 <memcpy+0xc>
 800b156:	bd10      	pop	{r4, pc}
 800b158:	f811 4b01 	ldrb.w	r4, [r1], #1
 800b15c:	f803 4f01 	strb.w	r4, [r3, #1]!
 800b160:	e7f7      	b.n	800b152 <memcpy+0x6>

0800b162 <memset>:
 800b162:	4402      	add	r2, r0
 800b164:	4603      	mov	r3, r0
 800b166:	4293      	cmp	r3, r2
 800b168:	d100      	bne.n	800b16c <memset+0xa>
 800b16a:	4770      	bx	lr
 800b16c:	f803 1b01 	strb.w	r1, [r3], #1
 800b170:	e7f9      	b.n	800b166 <memset+0x4>
	...

0800b174 <_free_r>:
 800b174:	b538      	push	{r3, r4, r5, lr}
 800b176:	4605      	mov	r5, r0
 800b178:	2900      	cmp	r1, #0
 800b17a:	d045      	beq.n	800b208 <_free_r+0x94>
 800b17c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800b180:	1f0c      	subs	r4, r1, #4
 800b182:	2b00      	cmp	r3, #0
 800b184:	bfb8      	it	lt
 800b186:	18e4      	addlt	r4, r4, r3
 800b188:	f000 fc1c 	bl	800b9c4 <__malloc_lock>
 800b18c:	4a1f      	ldr	r2, [pc, #124]	; (800b20c <_free_r+0x98>)
 800b18e:	6813      	ldr	r3, [r2, #0]
 800b190:	4610      	mov	r0, r2
 800b192:	b933      	cbnz	r3, 800b1a2 <_free_r+0x2e>
 800b194:	6063      	str	r3, [r4, #4]
 800b196:	6014      	str	r4, [r2, #0]
 800b198:	4628      	mov	r0, r5
 800b19a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800b19e:	f000 bc12 	b.w	800b9c6 <__malloc_unlock>
 800b1a2:	42a3      	cmp	r3, r4
 800b1a4:	d90c      	bls.n	800b1c0 <_free_r+0x4c>
 800b1a6:	6821      	ldr	r1, [r4, #0]
 800b1a8:	1862      	adds	r2, r4, r1
 800b1aa:	4293      	cmp	r3, r2
 800b1ac:	bf04      	itt	eq
 800b1ae:	681a      	ldreq	r2, [r3, #0]
 800b1b0:	685b      	ldreq	r3, [r3, #4]
 800b1b2:	6063      	str	r3, [r4, #4]
 800b1b4:	bf04      	itt	eq
 800b1b6:	1852      	addeq	r2, r2, r1
 800b1b8:	6022      	streq	r2, [r4, #0]
 800b1ba:	6004      	str	r4, [r0, #0]
 800b1bc:	e7ec      	b.n	800b198 <_free_r+0x24>
 800b1be:	4613      	mov	r3, r2
 800b1c0:	685a      	ldr	r2, [r3, #4]
 800b1c2:	b10a      	cbz	r2, 800b1c8 <_free_r+0x54>
 800b1c4:	42a2      	cmp	r2, r4
 800b1c6:	d9fa      	bls.n	800b1be <_free_r+0x4a>
 800b1c8:	6819      	ldr	r1, [r3, #0]
 800b1ca:	1858      	adds	r0, r3, r1
 800b1cc:	42a0      	cmp	r0, r4
 800b1ce:	d10b      	bne.n	800b1e8 <_free_r+0x74>
 800b1d0:	6820      	ldr	r0, [r4, #0]
 800b1d2:	4401      	add	r1, r0
 800b1d4:	1858      	adds	r0, r3, r1
 800b1d6:	4282      	cmp	r2, r0
 800b1d8:	6019      	str	r1, [r3, #0]
 800b1da:	d1dd      	bne.n	800b198 <_free_r+0x24>
 800b1dc:	6810      	ldr	r0, [r2, #0]
 800b1de:	6852      	ldr	r2, [r2, #4]
 800b1e0:	605a      	str	r2, [r3, #4]
 800b1e2:	4401      	add	r1, r0
 800b1e4:	6019      	str	r1, [r3, #0]
 800b1e6:	e7d7      	b.n	800b198 <_free_r+0x24>
 800b1e8:	d902      	bls.n	800b1f0 <_free_r+0x7c>
 800b1ea:	230c      	movs	r3, #12
 800b1ec:	602b      	str	r3, [r5, #0]
 800b1ee:	e7d3      	b.n	800b198 <_free_r+0x24>
 800b1f0:	6820      	ldr	r0, [r4, #0]
 800b1f2:	1821      	adds	r1, r4, r0
 800b1f4:	428a      	cmp	r2, r1
 800b1f6:	bf04      	itt	eq
 800b1f8:	6811      	ldreq	r1, [r2, #0]
 800b1fa:	6852      	ldreq	r2, [r2, #4]
 800b1fc:	6062      	str	r2, [r4, #4]
 800b1fe:	bf04      	itt	eq
 800b200:	1809      	addeq	r1, r1, r0
 800b202:	6021      	streq	r1, [r4, #0]
 800b204:	605c      	str	r4, [r3, #4]
 800b206:	e7c7      	b.n	800b198 <_free_r+0x24>
 800b208:	bd38      	pop	{r3, r4, r5, pc}
 800b20a:	bf00      	nop
 800b20c:	20000354 	.word	0x20000354

0800b210 <_malloc_r>:
 800b210:	b570      	push	{r4, r5, r6, lr}
 800b212:	1ccd      	adds	r5, r1, #3
 800b214:	f025 0503 	bic.w	r5, r5, #3
 800b218:	3508      	adds	r5, #8
 800b21a:	2d0c      	cmp	r5, #12
 800b21c:	bf38      	it	cc
 800b21e:	250c      	movcc	r5, #12
 800b220:	2d00      	cmp	r5, #0
 800b222:	4606      	mov	r6, r0
 800b224:	db01      	blt.n	800b22a <_malloc_r+0x1a>
 800b226:	42a9      	cmp	r1, r5
 800b228:	d903      	bls.n	800b232 <_malloc_r+0x22>
 800b22a:	230c      	movs	r3, #12
 800b22c:	6033      	str	r3, [r6, #0]
 800b22e:	2000      	movs	r0, #0
 800b230:	bd70      	pop	{r4, r5, r6, pc}
 800b232:	f000 fbc7 	bl	800b9c4 <__malloc_lock>
 800b236:	4a21      	ldr	r2, [pc, #132]	; (800b2bc <_malloc_r+0xac>)
 800b238:	6814      	ldr	r4, [r2, #0]
 800b23a:	4621      	mov	r1, r4
 800b23c:	b991      	cbnz	r1, 800b264 <_malloc_r+0x54>
 800b23e:	4c20      	ldr	r4, [pc, #128]	; (800b2c0 <_malloc_r+0xb0>)
 800b240:	6823      	ldr	r3, [r4, #0]
 800b242:	b91b      	cbnz	r3, 800b24c <_malloc_r+0x3c>
 800b244:	4630      	mov	r0, r6
 800b246:	f000 f8b9 	bl	800b3bc <_sbrk_r>
 800b24a:	6020      	str	r0, [r4, #0]
 800b24c:	4629      	mov	r1, r5
 800b24e:	4630      	mov	r0, r6
 800b250:	f000 f8b4 	bl	800b3bc <_sbrk_r>
 800b254:	1c43      	adds	r3, r0, #1
 800b256:	d124      	bne.n	800b2a2 <_malloc_r+0x92>
 800b258:	230c      	movs	r3, #12
 800b25a:	6033      	str	r3, [r6, #0]
 800b25c:	4630      	mov	r0, r6
 800b25e:	f000 fbb2 	bl	800b9c6 <__malloc_unlock>
 800b262:	e7e4      	b.n	800b22e <_malloc_r+0x1e>
 800b264:	680b      	ldr	r3, [r1, #0]
 800b266:	1b5b      	subs	r3, r3, r5
 800b268:	d418      	bmi.n	800b29c <_malloc_r+0x8c>
 800b26a:	2b0b      	cmp	r3, #11
 800b26c:	d90f      	bls.n	800b28e <_malloc_r+0x7e>
 800b26e:	600b      	str	r3, [r1, #0]
 800b270:	50cd      	str	r5, [r1, r3]
 800b272:	18cc      	adds	r4, r1, r3
 800b274:	4630      	mov	r0, r6
 800b276:	f000 fba6 	bl	800b9c6 <__malloc_unlock>
 800b27a:	f104 000b 	add.w	r0, r4, #11
 800b27e:	1d23      	adds	r3, r4, #4
 800b280:	f020 0007 	bic.w	r0, r0, #7
 800b284:	1ac3      	subs	r3, r0, r3
 800b286:	d0d3      	beq.n	800b230 <_malloc_r+0x20>
 800b288:	425a      	negs	r2, r3
 800b28a:	50e2      	str	r2, [r4, r3]
 800b28c:	e7d0      	b.n	800b230 <_malloc_r+0x20>
 800b28e:	428c      	cmp	r4, r1
 800b290:	684b      	ldr	r3, [r1, #4]
 800b292:	bf16      	itet	ne
 800b294:	6063      	strne	r3, [r4, #4]
 800b296:	6013      	streq	r3, [r2, #0]
 800b298:	460c      	movne	r4, r1
 800b29a:	e7eb      	b.n	800b274 <_malloc_r+0x64>
 800b29c:	460c      	mov	r4, r1
 800b29e:	6849      	ldr	r1, [r1, #4]
 800b2a0:	e7cc      	b.n	800b23c <_malloc_r+0x2c>
 800b2a2:	1cc4      	adds	r4, r0, #3
 800b2a4:	f024 0403 	bic.w	r4, r4, #3
 800b2a8:	42a0      	cmp	r0, r4
 800b2aa:	d005      	beq.n	800b2b8 <_malloc_r+0xa8>
 800b2ac:	1a21      	subs	r1, r4, r0
 800b2ae:	4630      	mov	r0, r6
 800b2b0:	f000 f884 	bl	800b3bc <_sbrk_r>
 800b2b4:	3001      	adds	r0, #1
 800b2b6:	d0cf      	beq.n	800b258 <_malloc_r+0x48>
 800b2b8:	6025      	str	r5, [r4, #0]
 800b2ba:	e7db      	b.n	800b274 <_malloc_r+0x64>
 800b2bc:	20000354 	.word	0x20000354
 800b2c0:	20000358 	.word	0x20000358

0800b2c4 <iprintf>:
 800b2c4:	b40f      	push	{r0, r1, r2, r3}
 800b2c6:	4b0a      	ldr	r3, [pc, #40]	; (800b2f0 <iprintf+0x2c>)
 800b2c8:	b513      	push	{r0, r1, r4, lr}
 800b2ca:	681c      	ldr	r4, [r3, #0]
 800b2cc:	b124      	cbz	r4, 800b2d8 <iprintf+0x14>
 800b2ce:	69a3      	ldr	r3, [r4, #24]
 800b2d0:	b913      	cbnz	r3, 800b2d8 <iprintf+0x14>
 800b2d2:	4620      	mov	r0, r4
 800b2d4:	f000 fa88 	bl	800b7e8 <__sinit>
 800b2d8:	ab05      	add	r3, sp, #20
 800b2da:	9a04      	ldr	r2, [sp, #16]
 800b2dc:	68a1      	ldr	r1, [r4, #8]
 800b2de:	9301      	str	r3, [sp, #4]
 800b2e0:	4620      	mov	r0, r4
 800b2e2:	f000 fb9b 	bl	800ba1c <_vfiprintf_r>
 800b2e6:	b002      	add	sp, #8
 800b2e8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b2ec:	b004      	add	sp, #16
 800b2ee:	4770      	bx	lr
 800b2f0:	20000030 	.word	0x20000030

0800b2f4 <_puts_r>:
 800b2f4:	b570      	push	{r4, r5, r6, lr}
 800b2f6:	460e      	mov	r6, r1
 800b2f8:	4605      	mov	r5, r0
 800b2fa:	b118      	cbz	r0, 800b304 <_puts_r+0x10>
 800b2fc:	6983      	ldr	r3, [r0, #24]
 800b2fe:	b90b      	cbnz	r3, 800b304 <_puts_r+0x10>
 800b300:	f000 fa72 	bl	800b7e8 <__sinit>
 800b304:	69ab      	ldr	r3, [r5, #24]
 800b306:	68ac      	ldr	r4, [r5, #8]
 800b308:	b913      	cbnz	r3, 800b310 <_puts_r+0x1c>
 800b30a:	4628      	mov	r0, r5
 800b30c:	f000 fa6c 	bl	800b7e8 <__sinit>
 800b310:	4b23      	ldr	r3, [pc, #140]	; (800b3a0 <_puts_r+0xac>)
 800b312:	429c      	cmp	r4, r3
 800b314:	d117      	bne.n	800b346 <_puts_r+0x52>
 800b316:	686c      	ldr	r4, [r5, #4]
 800b318:	89a3      	ldrh	r3, [r4, #12]
 800b31a:	071b      	lsls	r3, r3, #28
 800b31c:	d51d      	bpl.n	800b35a <_puts_r+0x66>
 800b31e:	6923      	ldr	r3, [r4, #16]
 800b320:	b1db      	cbz	r3, 800b35a <_puts_r+0x66>
 800b322:	3e01      	subs	r6, #1
 800b324:	68a3      	ldr	r3, [r4, #8]
 800b326:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800b32a:	3b01      	subs	r3, #1
 800b32c:	60a3      	str	r3, [r4, #8]
 800b32e:	b9e9      	cbnz	r1, 800b36c <_puts_r+0x78>
 800b330:	2b00      	cmp	r3, #0
 800b332:	da2e      	bge.n	800b392 <_puts_r+0x9e>
 800b334:	4622      	mov	r2, r4
 800b336:	210a      	movs	r1, #10
 800b338:	4628      	mov	r0, r5
 800b33a:	f000 f8a5 	bl	800b488 <__swbuf_r>
 800b33e:	3001      	adds	r0, #1
 800b340:	d011      	beq.n	800b366 <_puts_r+0x72>
 800b342:	200a      	movs	r0, #10
 800b344:	e011      	b.n	800b36a <_puts_r+0x76>
 800b346:	4b17      	ldr	r3, [pc, #92]	; (800b3a4 <_puts_r+0xb0>)
 800b348:	429c      	cmp	r4, r3
 800b34a:	d101      	bne.n	800b350 <_puts_r+0x5c>
 800b34c:	68ac      	ldr	r4, [r5, #8]
 800b34e:	e7e3      	b.n	800b318 <_puts_r+0x24>
 800b350:	4b15      	ldr	r3, [pc, #84]	; (800b3a8 <_puts_r+0xb4>)
 800b352:	429c      	cmp	r4, r3
 800b354:	bf08      	it	eq
 800b356:	68ec      	ldreq	r4, [r5, #12]
 800b358:	e7de      	b.n	800b318 <_puts_r+0x24>
 800b35a:	4621      	mov	r1, r4
 800b35c:	4628      	mov	r0, r5
 800b35e:	f000 f8e5 	bl	800b52c <__swsetup_r>
 800b362:	2800      	cmp	r0, #0
 800b364:	d0dd      	beq.n	800b322 <_puts_r+0x2e>
 800b366:	f04f 30ff 	mov.w	r0, #4294967295
 800b36a:	bd70      	pop	{r4, r5, r6, pc}
 800b36c:	2b00      	cmp	r3, #0
 800b36e:	da04      	bge.n	800b37a <_puts_r+0x86>
 800b370:	69a2      	ldr	r2, [r4, #24]
 800b372:	429a      	cmp	r2, r3
 800b374:	dc06      	bgt.n	800b384 <_puts_r+0x90>
 800b376:	290a      	cmp	r1, #10
 800b378:	d004      	beq.n	800b384 <_puts_r+0x90>
 800b37a:	6823      	ldr	r3, [r4, #0]
 800b37c:	1c5a      	adds	r2, r3, #1
 800b37e:	6022      	str	r2, [r4, #0]
 800b380:	7019      	strb	r1, [r3, #0]
 800b382:	e7cf      	b.n	800b324 <_puts_r+0x30>
 800b384:	4622      	mov	r2, r4
 800b386:	4628      	mov	r0, r5
 800b388:	f000 f87e 	bl	800b488 <__swbuf_r>
 800b38c:	3001      	adds	r0, #1
 800b38e:	d1c9      	bne.n	800b324 <_puts_r+0x30>
 800b390:	e7e9      	b.n	800b366 <_puts_r+0x72>
 800b392:	6823      	ldr	r3, [r4, #0]
 800b394:	200a      	movs	r0, #10
 800b396:	1c5a      	adds	r2, r3, #1
 800b398:	6022      	str	r2, [r4, #0]
 800b39a:	7018      	strb	r0, [r3, #0]
 800b39c:	e7e5      	b.n	800b36a <_puts_r+0x76>
 800b39e:	bf00      	nop
 800b3a0:	0800c924 	.word	0x0800c924
 800b3a4:	0800c944 	.word	0x0800c944
 800b3a8:	0800c904 	.word	0x0800c904

0800b3ac <puts>:
 800b3ac:	4b02      	ldr	r3, [pc, #8]	; (800b3b8 <puts+0xc>)
 800b3ae:	4601      	mov	r1, r0
 800b3b0:	6818      	ldr	r0, [r3, #0]
 800b3b2:	f7ff bf9f 	b.w	800b2f4 <_puts_r>
 800b3b6:	bf00      	nop
 800b3b8:	20000030 	.word	0x20000030

0800b3bc <_sbrk_r>:
 800b3bc:	b538      	push	{r3, r4, r5, lr}
 800b3be:	4c06      	ldr	r4, [pc, #24]	; (800b3d8 <_sbrk_r+0x1c>)
 800b3c0:	2300      	movs	r3, #0
 800b3c2:	4605      	mov	r5, r0
 800b3c4:	4608      	mov	r0, r1
 800b3c6:	6023      	str	r3, [r4, #0]
 800b3c8:	f7f6 feb2 	bl	8002130 <_sbrk>
 800b3cc:	1c43      	adds	r3, r0, #1
 800b3ce:	d102      	bne.n	800b3d6 <_sbrk_r+0x1a>
 800b3d0:	6823      	ldr	r3, [r4, #0]
 800b3d2:	b103      	cbz	r3, 800b3d6 <_sbrk_r+0x1a>
 800b3d4:	602b      	str	r3, [r5, #0]
 800b3d6:	bd38      	pop	{r3, r4, r5, pc}
 800b3d8:	2000752c 	.word	0x2000752c

0800b3dc <strcat>:
 800b3dc:	b510      	push	{r4, lr}
 800b3de:	4603      	mov	r3, r0
 800b3e0:	781a      	ldrb	r2, [r3, #0]
 800b3e2:	1c5c      	adds	r4, r3, #1
 800b3e4:	b93a      	cbnz	r2, 800b3f6 <strcat+0x1a>
 800b3e6:	3b01      	subs	r3, #1
 800b3e8:	f811 2b01 	ldrb.w	r2, [r1], #1
 800b3ec:	f803 2f01 	strb.w	r2, [r3, #1]!
 800b3f0:	2a00      	cmp	r2, #0
 800b3f2:	d1f9      	bne.n	800b3e8 <strcat+0xc>
 800b3f4:	bd10      	pop	{r4, pc}
 800b3f6:	4623      	mov	r3, r4
 800b3f8:	e7f2      	b.n	800b3e0 <strcat+0x4>

0800b3fa <strcpy>:
 800b3fa:	4603      	mov	r3, r0
 800b3fc:	f811 2b01 	ldrb.w	r2, [r1], #1
 800b400:	f803 2b01 	strb.w	r2, [r3], #1
 800b404:	2a00      	cmp	r2, #0
 800b406:	d1f9      	bne.n	800b3fc <strcpy+0x2>
 800b408:	4770      	bx	lr
	...

0800b40c <__utoa>:
 800b40c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800b40e:	4b1d      	ldr	r3, [pc, #116]	; (800b484 <__utoa+0x78>)
 800b410:	b08b      	sub	sp, #44	; 0x2c
 800b412:	4605      	mov	r5, r0
 800b414:	460c      	mov	r4, r1
 800b416:	466e      	mov	r6, sp
 800b418:	f103 0c20 	add.w	ip, r3, #32
 800b41c:	6818      	ldr	r0, [r3, #0]
 800b41e:	6859      	ldr	r1, [r3, #4]
 800b420:	4637      	mov	r7, r6
 800b422:	c703      	stmia	r7!, {r0, r1}
 800b424:	3308      	adds	r3, #8
 800b426:	4563      	cmp	r3, ip
 800b428:	463e      	mov	r6, r7
 800b42a:	d1f7      	bne.n	800b41c <__utoa+0x10>
 800b42c:	6818      	ldr	r0, [r3, #0]
 800b42e:	791b      	ldrb	r3, [r3, #4]
 800b430:	713b      	strb	r3, [r7, #4]
 800b432:	1e93      	subs	r3, r2, #2
 800b434:	2b22      	cmp	r3, #34	; 0x22
 800b436:	6038      	str	r0, [r7, #0]
 800b438:	f04f 0300 	mov.w	r3, #0
 800b43c:	d904      	bls.n	800b448 <__utoa+0x3c>
 800b43e:	7023      	strb	r3, [r4, #0]
 800b440:	461c      	mov	r4, r3
 800b442:	4620      	mov	r0, r4
 800b444:	b00b      	add	sp, #44	; 0x2c
 800b446:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b448:	1e66      	subs	r6, r4, #1
 800b44a:	fbb5 f0f2 	udiv	r0, r5, r2
 800b44e:	af0a      	add	r7, sp, #40	; 0x28
 800b450:	fb02 5510 	mls	r5, r2, r0, r5
 800b454:	443d      	add	r5, r7
 800b456:	1c59      	adds	r1, r3, #1
 800b458:	f815 5c28 	ldrb.w	r5, [r5, #-40]
 800b45c:	f806 5f01 	strb.w	r5, [r6, #1]!
 800b460:	4605      	mov	r5, r0
 800b462:	b968      	cbnz	r0, 800b480 <__utoa+0x74>
 800b464:	5460      	strb	r0, [r4, r1]
 800b466:	4423      	add	r3, r4
 800b468:	4622      	mov	r2, r4
 800b46a:	1b19      	subs	r1, r3, r4
 800b46c:	1b10      	subs	r0, r2, r4
 800b46e:	4281      	cmp	r1, r0
 800b470:	dde7      	ble.n	800b442 <__utoa+0x36>
 800b472:	7811      	ldrb	r1, [r2, #0]
 800b474:	7818      	ldrb	r0, [r3, #0]
 800b476:	f802 0b01 	strb.w	r0, [r2], #1
 800b47a:	f803 1901 	strb.w	r1, [r3], #-1
 800b47e:	e7f4      	b.n	800b46a <__utoa+0x5e>
 800b480:	460b      	mov	r3, r1
 800b482:	e7e2      	b.n	800b44a <__utoa+0x3e>
 800b484:	0800c8dc 	.word	0x0800c8dc

0800b488 <__swbuf_r>:
 800b488:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b48a:	460e      	mov	r6, r1
 800b48c:	4614      	mov	r4, r2
 800b48e:	4605      	mov	r5, r0
 800b490:	b118      	cbz	r0, 800b49a <__swbuf_r+0x12>
 800b492:	6983      	ldr	r3, [r0, #24]
 800b494:	b90b      	cbnz	r3, 800b49a <__swbuf_r+0x12>
 800b496:	f000 f9a7 	bl	800b7e8 <__sinit>
 800b49a:	4b21      	ldr	r3, [pc, #132]	; (800b520 <__swbuf_r+0x98>)
 800b49c:	429c      	cmp	r4, r3
 800b49e:	d12a      	bne.n	800b4f6 <__swbuf_r+0x6e>
 800b4a0:	686c      	ldr	r4, [r5, #4]
 800b4a2:	69a3      	ldr	r3, [r4, #24]
 800b4a4:	60a3      	str	r3, [r4, #8]
 800b4a6:	89a3      	ldrh	r3, [r4, #12]
 800b4a8:	071a      	lsls	r2, r3, #28
 800b4aa:	d52e      	bpl.n	800b50a <__swbuf_r+0x82>
 800b4ac:	6923      	ldr	r3, [r4, #16]
 800b4ae:	b363      	cbz	r3, 800b50a <__swbuf_r+0x82>
 800b4b0:	6923      	ldr	r3, [r4, #16]
 800b4b2:	6820      	ldr	r0, [r4, #0]
 800b4b4:	1ac0      	subs	r0, r0, r3
 800b4b6:	6963      	ldr	r3, [r4, #20]
 800b4b8:	b2f6      	uxtb	r6, r6
 800b4ba:	4283      	cmp	r3, r0
 800b4bc:	4637      	mov	r7, r6
 800b4be:	dc04      	bgt.n	800b4ca <__swbuf_r+0x42>
 800b4c0:	4621      	mov	r1, r4
 800b4c2:	4628      	mov	r0, r5
 800b4c4:	f000 f926 	bl	800b714 <_fflush_r>
 800b4c8:	bb28      	cbnz	r0, 800b516 <__swbuf_r+0x8e>
 800b4ca:	68a3      	ldr	r3, [r4, #8]
 800b4cc:	3b01      	subs	r3, #1
 800b4ce:	60a3      	str	r3, [r4, #8]
 800b4d0:	6823      	ldr	r3, [r4, #0]
 800b4d2:	1c5a      	adds	r2, r3, #1
 800b4d4:	6022      	str	r2, [r4, #0]
 800b4d6:	701e      	strb	r6, [r3, #0]
 800b4d8:	6963      	ldr	r3, [r4, #20]
 800b4da:	3001      	adds	r0, #1
 800b4dc:	4283      	cmp	r3, r0
 800b4de:	d004      	beq.n	800b4ea <__swbuf_r+0x62>
 800b4e0:	89a3      	ldrh	r3, [r4, #12]
 800b4e2:	07db      	lsls	r3, r3, #31
 800b4e4:	d519      	bpl.n	800b51a <__swbuf_r+0x92>
 800b4e6:	2e0a      	cmp	r6, #10
 800b4e8:	d117      	bne.n	800b51a <__swbuf_r+0x92>
 800b4ea:	4621      	mov	r1, r4
 800b4ec:	4628      	mov	r0, r5
 800b4ee:	f000 f911 	bl	800b714 <_fflush_r>
 800b4f2:	b190      	cbz	r0, 800b51a <__swbuf_r+0x92>
 800b4f4:	e00f      	b.n	800b516 <__swbuf_r+0x8e>
 800b4f6:	4b0b      	ldr	r3, [pc, #44]	; (800b524 <__swbuf_r+0x9c>)
 800b4f8:	429c      	cmp	r4, r3
 800b4fa:	d101      	bne.n	800b500 <__swbuf_r+0x78>
 800b4fc:	68ac      	ldr	r4, [r5, #8]
 800b4fe:	e7d0      	b.n	800b4a2 <__swbuf_r+0x1a>
 800b500:	4b09      	ldr	r3, [pc, #36]	; (800b528 <__swbuf_r+0xa0>)
 800b502:	429c      	cmp	r4, r3
 800b504:	bf08      	it	eq
 800b506:	68ec      	ldreq	r4, [r5, #12]
 800b508:	e7cb      	b.n	800b4a2 <__swbuf_r+0x1a>
 800b50a:	4621      	mov	r1, r4
 800b50c:	4628      	mov	r0, r5
 800b50e:	f000 f80d 	bl	800b52c <__swsetup_r>
 800b512:	2800      	cmp	r0, #0
 800b514:	d0cc      	beq.n	800b4b0 <__swbuf_r+0x28>
 800b516:	f04f 37ff 	mov.w	r7, #4294967295
 800b51a:	4638      	mov	r0, r7
 800b51c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800b51e:	bf00      	nop
 800b520:	0800c924 	.word	0x0800c924
 800b524:	0800c944 	.word	0x0800c944
 800b528:	0800c904 	.word	0x0800c904

0800b52c <__swsetup_r>:
 800b52c:	4b32      	ldr	r3, [pc, #200]	; (800b5f8 <__swsetup_r+0xcc>)
 800b52e:	b570      	push	{r4, r5, r6, lr}
 800b530:	681d      	ldr	r5, [r3, #0]
 800b532:	4606      	mov	r6, r0
 800b534:	460c      	mov	r4, r1
 800b536:	b125      	cbz	r5, 800b542 <__swsetup_r+0x16>
 800b538:	69ab      	ldr	r3, [r5, #24]
 800b53a:	b913      	cbnz	r3, 800b542 <__swsetup_r+0x16>
 800b53c:	4628      	mov	r0, r5
 800b53e:	f000 f953 	bl	800b7e8 <__sinit>
 800b542:	4b2e      	ldr	r3, [pc, #184]	; (800b5fc <__swsetup_r+0xd0>)
 800b544:	429c      	cmp	r4, r3
 800b546:	d10f      	bne.n	800b568 <__swsetup_r+0x3c>
 800b548:	686c      	ldr	r4, [r5, #4]
 800b54a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b54e:	b29a      	uxth	r2, r3
 800b550:	0715      	lsls	r5, r2, #28
 800b552:	d42c      	bmi.n	800b5ae <__swsetup_r+0x82>
 800b554:	06d0      	lsls	r0, r2, #27
 800b556:	d411      	bmi.n	800b57c <__swsetup_r+0x50>
 800b558:	2209      	movs	r2, #9
 800b55a:	6032      	str	r2, [r6, #0]
 800b55c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800b560:	81a3      	strh	r3, [r4, #12]
 800b562:	f04f 30ff 	mov.w	r0, #4294967295
 800b566:	e03e      	b.n	800b5e6 <__swsetup_r+0xba>
 800b568:	4b25      	ldr	r3, [pc, #148]	; (800b600 <__swsetup_r+0xd4>)
 800b56a:	429c      	cmp	r4, r3
 800b56c:	d101      	bne.n	800b572 <__swsetup_r+0x46>
 800b56e:	68ac      	ldr	r4, [r5, #8]
 800b570:	e7eb      	b.n	800b54a <__swsetup_r+0x1e>
 800b572:	4b24      	ldr	r3, [pc, #144]	; (800b604 <__swsetup_r+0xd8>)
 800b574:	429c      	cmp	r4, r3
 800b576:	bf08      	it	eq
 800b578:	68ec      	ldreq	r4, [r5, #12]
 800b57a:	e7e6      	b.n	800b54a <__swsetup_r+0x1e>
 800b57c:	0751      	lsls	r1, r2, #29
 800b57e:	d512      	bpl.n	800b5a6 <__swsetup_r+0x7a>
 800b580:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800b582:	b141      	cbz	r1, 800b596 <__swsetup_r+0x6a>
 800b584:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800b588:	4299      	cmp	r1, r3
 800b58a:	d002      	beq.n	800b592 <__swsetup_r+0x66>
 800b58c:	4630      	mov	r0, r6
 800b58e:	f7ff fdf1 	bl	800b174 <_free_r>
 800b592:	2300      	movs	r3, #0
 800b594:	6363      	str	r3, [r4, #52]	; 0x34
 800b596:	89a3      	ldrh	r3, [r4, #12]
 800b598:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800b59c:	81a3      	strh	r3, [r4, #12]
 800b59e:	2300      	movs	r3, #0
 800b5a0:	6063      	str	r3, [r4, #4]
 800b5a2:	6923      	ldr	r3, [r4, #16]
 800b5a4:	6023      	str	r3, [r4, #0]
 800b5a6:	89a3      	ldrh	r3, [r4, #12]
 800b5a8:	f043 0308 	orr.w	r3, r3, #8
 800b5ac:	81a3      	strh	r3, [r4, #12]
 800b5ae:	6923      	ldr	r3, [r4, #16]
 800b5b0:	b94b      	cbnz	r3, 800b5c6 <__swsetup_r+0x9a>
 800b5b2:	89a3      	ldrh	r3, [r4, #12]
 800b5b4:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800b5b8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800b5bc:	d003      	beq.n	800b5c6 <__swsetup_r+0x9a>
 800b5be:	4621      	mov	r1, r4
 800b5c0:	4630      	mov	r0, r6
 800b5c2:	f000 f9bf 	bl	800b944 <__smakebuf_r>
 800b5c6:	89a2      	ldrh	r2, [r4, #12]
 800b5c8:	f012 0301 	ands.w	r3, r2, #1
 800b5cc:	d00c      	beq.n	800b5e8 <__swsetup_r+0xbc>
 800b5ce:	2300      	movs	r3, #0
 800b5d0:	60a3      	str	r3, [r4, #8]
 800b5d2:	6963      	ldr	r3, [r4, #20]
 800b5d4:	425b      	negs	r3, r3
 800b5d6:	61a3      	str	r3, [r4, #24]
 800b5d8:	6923      	ldr	r3, [r4, #16]
 800b5da:	b953      	cbnz	r3, 800b5f2 <__swsetup_r+0xc6>
 800b5dc:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b5e0:	f013 0080 	ands.w	r0, r3, #128	; 0x80
 800b5e4:	d1ba      	bne.n	800b55c <__swsetup_r+0x30>
 800b5e6:	bd70      	pop	{r4, r5, r6, pc}
 800b5e8:	0792      	lsls	r2, r2, #30
 800b5ea:	bf58      	it	pl
 800b5ec:	6963      	ldrpl	r3, [r4, #20]
 800b5ee:	60a3      	str	r3, [r4, #8]
 800b5f0:	e7f2      	b.n	800b5d8 <__swsetup_r+0xac>
 800b5f2:	2000      	movs	r0, #0
 800b5f4:	e7f7      	b.n	800b5e6 <__swsetup_r+0xba>
 800b5f6:	bf00      	nop
 800b5f8:	20000030 	.word	0x20000030
 800b5fc:	0800c924 	.word	0x0800c924
 800b600:	0800c944 	.word	0x0800c944
 800b604:	0800c904 	.word	0x0800c904

0800b608 <__sflush_r>:
 800b608:	898a      	ldrh	r2, [r1, #12]
 800b60a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b60e:	4605      	mov	r5, r0
 800b610:	0710      	lsls	r0, r2, #28
 800b612:	460c      	mov	r4, r1
 800b614:	d458      	bmi.n	800b6c8 <__sflush_r+0xc0>
 800b616:	684b      	ldr	r3, [r1, #4]
 800b618:	2b00      	cmp	r3, #0
 800b61a:	dc05      	bgt.n	800b628 <__sflush_r+0x20>
 800b61c:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800b61e:	2b00      	cmp	r3, #0
 800b620:	dc02      	bgt.n	800b628 <__sflush_r+0x20>
 800b622:	2000      	movs	r0, #0
 800b624:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b628:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800b62a:	2e00      	cmp	r6, #0
 800b62c:	d0f9      	beq.n	800b622 <__sflush_r+0x1a>
 800b62e:	2300      	movs	r3, #0
 800b630:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800b634:	682f      	ldr	r7, [r5, #0]
 800b636:	6a21      	ldr	r1, [r4, #32]
 800b638:	602b      	str	r3, [r5, #0]
 800b63a:	d032      	beq.n	800b6a2 <__sflush_r+0x9a>
 800b63c:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800b63e:	89a3      	ldrh	r3, [r4, #12]
 800b640:	075a      	lsls	r2, r3, #29
 800b642:	d505      	bpl.n	800b650 <__sflush_r+0x48>
 800b644:	6863      	ldr	r3, [r4, #4]
 800b646:	1ac0      	subs	r0, r0, r3
 800b648:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800b64a:	b10b      	cbz	r3, 800b650 <__sflush_r+0x48>
 800b64c:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800b64e:	1ac0      	subs	r0, r0, r3
 800b650:	2300      	movs	r3, #0
 800b652:	4602      	mov	r2, r0
 800b654:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800b656:	6a21      	ldr	r1, [r4, #32]
 800b658:	4628      	mov	r0, r5
 800b65a:	47b0      	blx	r6
 800b65c:	1c43      	adds	r3, r0, #1
 800b65e:	89a3      	ldrh	r3, [r4, #12]
 800b660:	d106      	bne.n	800b670 <__sflush_r+0x68>
 800b662:	6829      	ldr	r1, [r5, #0]
 800b664:	291d      	cmp	r1, #29
 800b666:	d848      	bhi.n	800b6fa <__sflush_r+0xf2>
 800b668:	4a29      	ldr	r2, [pc, #164]	; (800b710 <__sflush_r+0x108>)
 800b66a:	40ca      	lsrs	r2, r1
 800b66c:	07d6      	lsls	r6, r2, #31
 800b66e:	d544      	bpl.n	800b6fa <__sflush_r+0xf2>
 800b670:	2200      	movs	r2, #0
 800b672:	6062      	str	r2, [r4, #4]
 800b674:	04d9      	lsls	r1, r3, #19
 800b676:	6922      	ldr	r2, [r4, #16]
 800b678:	6022      	str	r2, [r4, #0]
 800b67a:	d504      	bpl.n	800b686 <__sflush_r+0x7e>
 800b67c:	1c42      	adds	r2, r0, #1
 800b67e:	d101      	bne.n	800b684 <__sflush_r+0x7c>
 800b680:	682b      	ldr	r3, [r5, #0]
 800b682:	b903      	cbnz	r3, 800b686 <__sflush_r+0x7e>
 800b684:	6560      	str	r0, [r4, #84]	; 0x54
 800b686:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800b688:	602f      	str	r7, [r5, #0]
 800b68a:	2900      	cmp	r1, #0
 800b68c:	d0c9      	beq.n	800b622 <__sflush_r+0x1a>
 800b68e:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800b692:	4299      	cmp	r1, r3
 800b694:	d002      	beq.n	800b69c <__sflush_r+0x94>
 800b696:	4628      	mov	r0, r5
 800b698:	f7ff fd6c 	bl	800b174 <_free_r>
 800b69c:	2000      	movs	r0, #0
 800b69e:	6360      	str	r0, [r4, #52]	; 0x34
 800b6a0:	e7c0      	b.n	800b624 <__sflush_r+0x1c>
 800b6a2:	2301      	movs	r3, #1
 800b6a4:	4628      	mov	r0, r5
 800b6a6:	47b0      	blx	r6
 800b6a8:	1c41      	adds	r1, r0, #1
 800b6aa:	d1c8      	bne.n	800b63e <__sflush_r+0x36>
 800b6ac:	682b      	ldr	r3, [r5, #0]
 800b6ae:	2b00      	cmp	r3, #0
 800b6b0:	d0c5      	beq.n	800b63e <__sflush_r+0x36>
 800b6b2:	2b1d      	cmp	r3, #29
 800b6b4:	d001      	beq.n	800b6ba <__sflush_r+0xb2>
 800b6b6:	2b16      	cmp	r3, #22
 800b6b8:	d101      	bne.n	800b6be <__sflush_r+0xb6>
 800b6ba:	602f      	str	r7, [r5, #0]
 800b6bc:	e7b1      	b.n	800b622 <__sflush_r+0x1a>
 800b6be:	89a3      	ldrh	r3, [r4, #12]
 800b6c0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800b6c4:	81a3      	strh	r3, [r4, #12]
 800b6c6:	e7ad      	b.n	800b624 <__sflush_r+0x1c>
 800b6c8:	690f      	ldr	r7, [r1, #16]
 800b6ca:	2f00      	cmp	r7, #0
 800b6cc:	d0a9      	beq.n	800b622 <__sflush_r+0x1a>
 800b6ce:	0793      	lsls	r3, r2, #30
 800b6d0:	680e      	ldr	r6, [r1, #0]
 800b6d2:	bf08      	it	eq
 800b6d4:	694b      	ldreq	r3, [r1, #20]
 800b6d6:	600f      	str	r7, [r1, #0]
 800b6d8:	bf18      	it	ne
 800b6da:	2300      	movne	r3, #0
 800b6dc:	eba6 0807 	sub.w	r8, r6, r7
 800b6e0:	608b      	str	r3, [r1, #8]
 800b6e2:	f1b8 0f00 	cmp.w	r8, #0
 800b6e6:	dd9c      	ble.n	800b622 <__sflush_r+0x1a>
 800b6e8:	4643      	mov	r3, r8
 800b6ea:	463a      	mov	r2, r7
 800b6ec:	6a21      	ldr	r1, [r4, #32]
 800b6ee:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800b6f0:	4628      	mov	r0, r5
 800b6f2:	47b0      	blx	r6
 800b6f4:	2800      	cmp	r0, #0
 800b6f6:	dc06      	bgt.n	800b706 <__sflush_r+0xfe>
 800b6f8:	89a3      	ldrh	r3, [r4, #12]
 800b6fa:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800b6fe:	81a3      	strh	r3, [r4, #12]
 800b700:	f04f 30ff 	mov.w	r0, #4294967295
 800b704:	e78e      	b.n	800b624 <__sflush_r+0x1c>
 800b706:	4407      	add	r7, r0
 800b708:	eba8 0800 	sub.w	r8, r8, r0
 800b70c:	e7e9      	b.n	800b6e2 <__sflush_r+0xda>
 800b70e:	bf00      	nop
 800b710:	20400001 	.word	0x20400001

0800b714 <_fflush_r>:
 800b714:	b538      	push	{r3, r4, r5, lr}
 800b716:	690b      	ldr	r3, [r1, #16]
 800b718:	4605      	mov	r5, r0
 800b71a:	460c      	mov	r4, r1
 800b71c:	b1db      	cbz	r3, 800b756 <_fflush_r+0x42>
 800b71e:	b118      	cbz	r0, 800b728 <_fflush_r+0x14>
 800b720:	6983      	ldr	r3, [r0, #24]
 800b722:	b90b      	cbnz	r3, 800b728 <_fflush_r+0x14>
 800b724:	f000 f860 	bl	800b7e8 <__sinit>
 800b728:	4b0c      	ldr	r3, [pc, #48]	; (800b75c <_fflush_r+0x48>)
 800b72a:	429c      	cmp	r4, r3
 800b72c:	d109      	bne.n	800b742 <_fflush_r+0x2e>
 800b72e:	686c      	ldr	r4, [r5, #4]
 800b730:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b734:	b17b      	cbz	r3, 800b756 <_fflush_r+0x42>
 800b736:	4621      	mov	r1, r4
 800b738:	4628      	mov	r0, r5
 800b73a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800b73e:	f7ff bf63 	b.w	800b608 <__sflush_r>
 800b742:	4b07      	ldr	r3, [pc, #28]	; (800b760 <_fflush_r+0x4c>)
 800b744:	429c      	cmp	r4, r3
 800b746:	d101      	bne.n	800b74c <_fflush_r+0x38>
 800b748:	68ac      	ldr	r4, [r5, #8]
 800b74a:	e7f1      	b.n	800b730 <_fflush_r+0x1c>
 800b74c:	4b05      	ldr	r3, [pc, #20]	; (800b764 <_fflush_r+0x50>)
 800b74e:	429c      	cmp	r4, r3
 800b750:	bf08      	it	eq
 800b752:	68ec      	ldreq	r4, [r5, #12]
 800b754:	e7ec      	b.n	800b730 <_fflush_r+0x1c>
 800b756:	2000      	movs	r0, #0
 800b758:	bd38      	pop	{r3, r4, r5, pc}
 800b75a:	bf00      	nop
 800b75c:	0800c924 	.word	0x0800c924
 800b760:	0800c944 	.word	0x0800c944
 800b764:	0800c904 	.word	0x0800c904

0800b768 <std>:
 800b768:	2300      	movs	r3, #0
 800b76a:	b510      	push	{r4, lr}
 800b76c:	4604      	mov	r4, r0
 800b76e:	e9c0 3300 	strd	r3, r3, [r0]
 800b772:	6083      	str	r3, [r0, #8]
 800b774:	8181      	strh	r1, [r0, #12]
 800b776:	6643      	str	r3, [r0, #100]	; 0x64
 800b778:	81c2      	strh	r2, [r0, #14]
 800b77a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800b77e:	6183      	str	r3, [r0, #24]
 800b780:	4619      	mov	r1, r3
 800b782:	2208      	movs	r2, #8
 800b784:	305c      	adds	r0, #92	; 0x5c
 800b786:	f7ff fcec 	bl	800b162 <memset>
 800b78a:	4b05      	ldr	r3, [pc, #20]	; (800b7a0 <std+0x38>)
 800b78c:	6263      	str	r3, [r4, #36]	; 0x24
 800b78e:	4b05      	ldr	r3, [pc, #20]	; (800b7a4 <std+0x3c>)
 800b790:	62a3      	str	r3, [r4, #40]	; 0x28
 800b792:	4b05      	ldr	r3, [pc, #20]	; (800b7a8 <std+0x40>)
 800b794:	62e3      	str	r3, [r4, #44]	; 0x2c
 800b796:	4b05      	ldr	r3, [pc, #20]	; (800b7ac <std+0x44>)
 800b798:	6224      	str	r4, [r4, #32]
 800b79a:	6323      	str	r3, [r4, #48]	; 0x30
 800b79c:	bd10      	pop	{r4, pc}
 800b79e:	bf00      	nop
 800b7a0:	0800bf59 	.word	0x0800bf59
 800b7a4:	0800bf7b 	.word	0x0800bf7b
 800b7a8:	0800bfb3 	.word	0x0800bfb3
 800b7ac:	0800bfd7 	.word	0x0800bfd7

0800b7b0 <_cleanup_r>:
 800b7b0:	4901      	ldr	r1, [pc, #4]	; (800b7b8 <_cleanup_r+0x8>)
 800b7b2:	f000 b885 	b.w	800b8c0 <_fwalk_reent>
 800b7b6:	bf00      	nop
 800b7b8:	0800b715 	.word	0x0800b715

0800b7bc <__sfmoreglue>:
 800b7bc:	b570      	push	{r4, r5, r6, lr}
 800b7be:	1e4a      	subs	r2, r1, #1
 800b7c0:	2568      	movs	r5, #104	; 0x68
 800b7c2:	4355      	muls	r5, r2
 800b7c4:	460e      	mov	r6, r1
 800b7c6:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800b7ca:	f7ff fd21 	bl	800b210 <_malloc_r>
 800b7ce:	4604      	mov	r4, r0
 800b7d0:	b140      	cbz	r0, 800b7e4 <__sfmoreglue+0x28>
 800b7d2:	2100      	movs	r1, #0
 800b7d4:	e9c0 1600 	strd	r1, r6, [r0]
 800b7d8:	300c      	adds	r0, #12
 800b7da:	60a0      	str	r0, [r4, #8]
 800b7dc:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800b7e0:	f7ff fcbf 	bl	800b162 <memset>
 800b7e4:	4620      	mov	r0, r4
 800b7e6:	bd70      	pop	{r4, r5, r6, pc}

0800b7e8 <__sinit>:
 800b7e8:	6983      	ldr	r3, [r0, #24]
 800b7ea:	b510      	push	{r4, lr}
 800b7ec:	4604      	mov	r4, r0
 800b7ee:	bb33      	cbnz	r3, 800b83e <__sinit+0x56>
 800b7f0:	e9c0 3312 	strd	r3, r3, [r0, #72]	; 0x48
 800b7f4:	6503      	str	r3, [r0, #80]	; 0x50
 800b7f6:	4b12      	ldr	r3, [pc, #72]	; (800b840 <__sinit+0x58>)
 800b7f8:	4a12      	ldr	r2, [pc, #72]	; (800b844 <__sinit+0x5c>)
 800b7fa:	681b      	ldr	r3, [r3, #0]
 800b7fc:	6282      	str	r2, [r0, #40]	; 0x28
 800b7fe:	4298      	cmp	r0, r3
 800b800:	bf04      	itt	eq
 800b802:	2301      	moveq	r3, #1
 800b804:	6183      	streq	r3, [r0, #24]
 800b806:	f000 f81f 	bl	800b848 <__sfp>
 800b80a:	6060      	str	r0, [r4, #4]
 800b80c:	4620      	mov	r0, r4
 800b80e:	f000 f81b 	bl	800b848 <__sfp>
 800b812:	60a0      	str	r0, [r4, #8]
 800b814:	4620      	mov	r0, r4
 800b816:	f000 f817 	bl	800b848 <__sfp>
 800b81a:	2200      	movs	r2, #0
 800b81c:	60e0      	str	r0, [r4, #12]
 800b81e:	2104      	movs	r1, #4
 800b820:	6860      	ldr	r0, [r4, #4]
 800b822:	f7ff ffa1 	bl	800b768 <std>
 800b826:	2201      	movs	r2, #1
 800b828:	2109      	movs	r1, #9
 800b82a:	68a0      	ldr	r0, [r4, #8]
 800b82c:	f7ff ff9c 	bl	800b768 <std>
 800b830:	2202      	movs	r2, #2
 800b832:	2112      	movs	r1, #18
 800b834:	68e0      	ldr	r0, [r4, #12]
 800b836:	f7ff ff97 	bl	800b768 <std>
 800b83a:	2301      	movs	r3, #1
 800b83c:	61a3      	str	r3, [r4, #24]
 800b83e:	bd10      	pop	{r4, pc}
 800b840:	0800c8d8 	.word	0x0800c8d8
 800b844:	0800b7b1 	.word	0x0800b7b1

0800b848 <__sfp>:
 800b848:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b84a:	4b1b      	ldr	r3, [pc, #108]	; (800b8b8 <__sfp+0x70>)
 800b84c:	681e      	ldr	r6, [r3, #0]
 800b84e:	69b3      	ldr	r3, [r6, #24]
 800b850:	4607      	mov	r7, r0
 800b852:	b913      	cbnz	r3, 800b85a <__sfp+0x12>
 800b854:	4630      	mov	r0, r6
 800b856:	f7ff ffc7 	bl	800b7e8 <__sinit>
 800b85a:	3648      	adds	r6, #72	; 0x48
 800b85c:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800b860:	3b01      	subs	r3, #1
 800b862:	d503      	bpl.n	800b86c <__sfp+0x24>
 800b864:	6833      	ldr	r3, [r6, #0]
 800b866:	b133      	cbz	r3, 800b876 <__sfp+0x2e>
 800b868:	6836      	ldr	r6, [r6, #0]
 800b86a:	e7f7      	b.n	800b85c <__sfp+0x14>
 800b86c:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800b870:	b16d      	cbz	r5, 800b88e <__sfp+0x46>
 800b872:	3468      	adds	r4, #104	; 0x68
 800b874:	e7f4      	b.n	800b860 <__sfp+0x18>
 800b876:	2104      	movs	r1, #4
 800b878:	4638      	mov	r0, r7
 800b87a:	f7ff ff9f 	bl	800b7bc <__sfmoreglue>
 800b87e:	6030      	str	r0, [r6, #0]
 800b880:	2800      	cmp	r0, #0
 800b882:	d1f1      	bne.n	800b868 <__sfp+0x20>
 800b884:	230c      	movs	r3, #12
 800b886:	603b      	str	r3, [r7, #0]
 800b888:	4604      	mov	r4, r0
 800b88a:	4620      	mov	r0, r4
 800b88c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800b88e:	4b0b      	ldr	r3, [pc, #44]	; (800b8bc <__sfp+0x74>)
 800b890:	6665      	str	r5, [r4, #100]	; 0x64
 800b892:	e9c4 5500 	strd	r5, r5, [r4]
 800b896:	60a5      	str	r5, [r4, #8]
 800b898:	e9c4 3503 	strd	r3, r5, [r4, #12]
 800b89c:	e9c4 5505 	strd	r5, r5, [r4, #20]
 800b8a0:	2208      	movs	r2, #8
 800b8a2:	4629      	mov	r1, r5
 800b8a4:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800b8a8:	f7ff fc5b 	bl	800b162 <memset>
 800b8ac:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800b8b0:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800b8b4:	e7e9      	b.n	800b88a <__sfp+0x42>
 800b8b6:	bf00      	nop
 800b8b8:	0800c8d8 	.word	0x0800c8d8
 800b8bc:	ffff0001 	.word	0xffff0001

0800b8c0 <_fwalk_reent>:
 800b8c0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b8c4:	4680      	mov	r8, r0
 800b8c6:	4689      	mov	r9, r1
 800b8c8:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800b8cc:	2600      	movs	r6, #0
 800b8ce:	b914      	cbnz	r4, 800b8d6 <_fwalk_reent+0x16>
 800b8d0:	4630      	mov	r0, r6
 800b8d2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b8d6:	e9d4 7501 	ldrd	r7, r5, [r4, #4]
 800b8da:	3f01      	subs	r7, #1
 800b8dc:	d501      	bpl.n	800b8e2 <_fwalk_reent+0x22>
 800b8de:	6824      	ldr	r4, [r4, #0]
 800b8e0:	e7f5      	b.n	800b8ce <_fwalk_reent+0xe>
 800b8e2:	89ab      	ldrh	r3, [r5, #12]
 800b8e4:	2b01      	cmp	r3, #1
 800b8e6:	d907      	bls.n	800b8f8 <_fwalk_reent+0x38>
 800b8e8:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800b8ec:	3301      	adds	r3, #1
 800b8ee:	d003      	beq.n	800b8f8 <_fwalk_reent+0x38>
 800b8f0:	4629      	mov	r1, r5
 800b8f2:	4640      	mov	r0, r8
 800b8f4:	47c8      	blx	r9
 800b8f6:	4306      	orrs	r6, r0
 800b8f8:	3568      	adds	r5, #104	; 0x68
 800b8fa:	e7ee      	b.n	800b8da <_fwalk_reent+0x1a>

0800b8fc <__swhatbuf_r>:
 800b8fc:	b570      	push	{r4, r5, r6, lr}
 800b8fe:	460e      	mov	r6, r1
 800b900:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b904:	2900      	cmp	r1, #0
 800b906:	b096      	sub	sp, #88	; 0x58
 800b908:	4614      	mov	r4, r2
 800b90a:	461d      	mov	r5, r3
 800b90c:	da07      	bge.n	800b91e <__swhatbuf_r+0x22>
 800b90e:	2300      	movs	r3, #0
 800b910:	602b      	str	r3, [r5, #0]
 800b912:	89b3      	ldrh	r3, [r6, #12]
 800b914:	061a      	lsls	r2, r3, #24
 800b916:	d410      	bmi.n	800b93a <__swhatbuf_r+0x3e>
 800b918:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800b91c:	e00e      	b.n	800b93c <__swhatbuf_r+0x40>
 800b91e:	466a      	mov	r2, sp
 800b920:	f000 fb80 	bl	800c024 <_fstat_r>
 800b924:	2800      	cmp	r0, #0
 800b926:	dbf2      	blt.n	800b90e <__swhatbuf_r+0x12>
 800b928:	9a01      	ldr	r2, [sp, #4]
 800b92a:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800b92e:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800b932:	425a      	negs	r2, r3
 800b934:	415a      	adcs	r2, r3
 800b936:	602a      	str	r2, [r5, #0]
 800b938:	e7ee      	b.n	800b918 <__swhatbuf_r+0x1c>
 800b93a:	2340      	movs	r3, #64	; 0x40
 800b93c:	2000      	movs	r0, #0
 800b93e:	6023      	str	r3, [r4, #0]
 800b940:	b016      	add	sp, #88	; 0x58
 800b942:	bd70      	pop	{r4, r5, r6, pc}

0800b944 <__smakebuf_r>:
 800b944:	898b      	ldrh	r3, [r1, #12]
 800b946:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800b948:	079d      	lsls	r5, r3, #30
 800b94a:	4606      	mov	r6, r0
 800b94c:	460c      	mov	r4, r1
 800b94e:	d507      	bpl.n	800b960 <__smakebuf_r+0x1c>
 800b950:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800b954:	6023      	str	r3, [r4, #0]
 800b956:	6123      	str	r3, [r4, #16]
 800b958:	2301      	movs	r3, #1
 800b95a:	6163      	str	r3, [r4, #20]
 800b95c:	b002      	add	sp, #8
 800b95e:	bd70      	pop	{r4, r5, r6, pc}
 800b960:	ab01      	add	r3, sp, #4
 800b962:	466a      	mov	r2, sp
 800b964:	f7ff ffca 	bl	800b8fc <__swhatbuf_r>
 800b968:	9900      	ldr	r1, [sp, #0]
 800b96a:	4605      	mov	r5, r0
 800b96c:	4630      	mov	r0, r6
 800b96e:	f7ff fc4f 	bl	800b210 <_malloc_r>
 800b972:	b948      	cbnz	r0, 800b988 <__smakebuf_r+0x44>
 800b974:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b978:	059a      	lsls	r2, r3, #22
 800b97a:	d4ef      	bmi.n	800b95c <__smakebuf_r+0x18>
 800b97c:	f023 0303 	bic.w	r3, r3, #3
 800b980:	f043 0302 	orr.w	r3, r3, #2
 800b984:	81a3      	strh	r3, [r4, #12]
 800b986:	e7e3      	b.n	800b950 <__smakebuf_r+0xc>
 800b988:	4b0d      	ldr	r3, [pc, #52]	; (800b9c0 <__smakebuf_r+0x7c>)
 800b98a:	62b3      	str	r3, [r6, #40]	; 0x28
 800b98c:	89a3      	ldrh	r3, [r4, #12]
 800b98e:	6020      	str	r0, [r4, #0]
 800b990:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800b994:	81a3      	strh	r3, [r4, #12]
 800b996:	9b00      	ldr	r3, [sp, #0]
 800b998:	6163      	str	r3, [r4, #20]
 800b99a:	9b01      	ldr	r3, [sp, #4]
 800b99c:	6120      	str	r0, [r4, #16]
 800b99e:	b15b      	cbz	r3, 800b9b8 <__smakebuf_r+0x74>
 800b9a0:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800b9a4:	4630      	mov	r0, r6
 800b9a6:	f000 fb4f 	bl	800c048 <_isatty_r>
 800b9aa:	b128      	cbz	r0, 800b9b8 <__smakebuf_r+0x74>
 800b9ac:	89a3      	ldrh	r3, [r4, #12]
 800b9ae:	f023 0303 	bic.w	r3, r3, #3
 800b9b2:	f043 0301 	orr.w	r3, r3, #1
 800b9b6:	81a3      	strh	r3, [r4, #12]
 800b9b8:	89a3      	ldrh	r3, [r4, #12]
 800b9ba:	431d      	orrs	r5, r3
 800b9bc:	81a5      	strh	r5, [r4, #12]
 800b9be:	e7cd      	b.n	800b95c <__smakebuf_r+0x18>
 800b9c0:	0800b7b1 	.word	0x0800b7b1

0800b9c4 <__malloc_lock>:
 800b9c4:	4770      	bx	lr

0800b9c6 <__malloc_unlock>:
 800b9c6:	4770      	bx	lr

0800b9c8 <__sfputc_r>:
 800b9c8:	6893      	ldr	r3, [r2, #8]
 800b9ca:	3b01      	subs	r3, #1
 800b9cc:	2b00      	cmp	r3, #0
 800b9ce:	b410      	push	{r4}
 800b9d0:	6093      	str	r3, [r2, #8]
 800b9d2:	da08      	bge.n	800b9e6 <__sfputc_r+0x1e>
 800b9d4:	6994      	ldr	r4, [r2, #24]
 800b9d6:	42a3      	cmp	r3, r4
 800b9d8:	db01      	blt.n	800b9de <__sfputc_r+0x16>
 800b9da:	290a      	cmp	r1, #10
 800b9dc:	d103      	bne.n	800b9e6 <__sfputc_r+0x1e>
 800b9de:	f85d 4b04 	ldr.w	r4, [sp], #4
 800b9e2:	f7ff bd51 	b.w	800b488 <__swbuf_r>
 800b9e6:	6813      	ldr	r3, [r2, #0]
 800b9e8:	1c58      	adds	r0, r3, #1
 800b9ea:	6010      	str	r0, [r2, #0]
 800b9ec:	7019      	strb	r1, [r3, #0]
 800b9ee:	4608      	mov	r0, r1
 800b9f0:	f85d 4b04 	ldr.w	r4, [sp], #4
 800b9f4:	4770      	bx	lr

0800b9f6 <__sfputs_r>:
 800b9f6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b9f8:	4606      	mov	r6, r0
 800b9fa:	460f      	mov	r7, r1
 800b9fc:	4614      	mov	r4, r2
 800b9fe:	18d5      	adds	r5, r2, r3
 800ba00:	42ac      	cmp	r4, r5
 800ba02:	d101      	bne.n	800ba08 <__sfputs_r+0x12>
 800ba04:	2000      	movs	r0, #0
 800ba06:	e007      	b.n	800ba18 <__sfputs_r+0x22>
 800ba08:	463a      	mov	r2, r7
 800ba0a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ba0e:	4630      	mov	r0, r6
 800ba10:	f7ff ffda 	bl	800b9c8 <__sfputc_r>
 800ba14:	1c43      	adds	r3, r0, #1
 800ba16:	d1f3      	bne.n	800ba00 <__sfputs_r+0xa>
 800ba18:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800ba1c <_vfiprintf_r>:
 800ba1c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ba20:	460c      	mov	r4, r1
 800ba22:	b09d      	sub	sp, #116	; 0x74
 800ba24:	4617      	mov	r7, r2
 800ba26:	461d      	mov	r5, r3
 800ba28:	4606      	mov	r6, r0
 800ba2a:	b118      	cbz	r0, 800ba34 <_vfiprintf_r+0x18>
 800ba2c:	6983      	ldr	r3, [r0, #24]
 800ba2e:	b90b      	cbnz	r3, 800ba34 <_vfiprintf_r+0x18>
 800ba30:	f7ff feda 	bl	800b7e8 <__sinit>
 800ba34:	4b7c      	ldr	r3, [pc, #496]	; (800bc28 <_vfiprintf_r+0x20c>)
 800ba36:	429c      	cmp	r4, r3
 800ba38:	d158      	bne.n	800baec <_vfiprintf_r+0xd0>
 800ba3a:	6874      	ldr	r4, [r6, #4]
 800ba3c:	89a3      	ldrh	r3, [r4, #12]
 800ba3e:	0718      	lsls	r0, r3, #28
 800ba40:	d55e      	bpl.n	800bb00 <_vfiprintf_r+0xe4>
 800ba42:	6923      	ldr	r3, [r4, #16]
 800ba44:	2b00      	cmp	r3, #0
 800ba46:	d05b      	beq.n	800bb00 <_vfiprintf_r+0xe4>
 800ba48:	2300      	movs	r3, #0
 800ba4a:	9309      	str	r3, [sp, #36]	; 0x24
 800ba4c:	2320      	movs	r3, #32
 800ba4e:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800ba52:	2330      	movs	r3, #48	; 0x30
 800ba54:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800ba58:	9503      	str	r5, [sp, #12]
 800ba5a:	f04f 0b01 	mov.w	fp, #1
 800ba5e:	46b8      	mov	r8, r7
 800ba60:	4645      	mov	r5, r8
 800ba62:	f815 3b01 	ldrb.w	r3, [r5], #1
 800ba66:	b10b      	cbz	r3, 800ba6c <_vfiprintf_r+0x50>
 800ba68:	2b25      	cmp	r3, #37	; 0x25
 800ba6a:	d154      	bne.n	800bb16 <_vfiprintf_r+0xfa>
 800ba6c:	ebb8 0a07 	subs.w	sl, r8, r7
 800ba70:	d00b      	beq.n	800ba8a <_vfiprintf_r+0x6e>
 800ba72:	4653      	mov	r3, sl
 800ba74:	463a      	mov	r2, r7
 800ba76:	4621      	mov	r1, r4
 800ba78:	4630      	mov	r0, r6
 800ba7a:	f7ff ffbc 	bl	800b9f6 <__sfputs_r>
 800ba7e:	3001      	adds	r0, #1
 800ba80:	f000 80c2 	beq.w	800bc08 <_vfiprintf_r+0x1ec>
 800ba84:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ba86:	4453      	add	r3, sl
 800ba88:	9309      	str	r3, [sp, #36]	; 0x24
 800ba8a:	f898 3000 	ldrb.w	r3, [r8]
 800ba8e:	2b00      	cmp	r3, #0
 800ba90:	f000 80ba 	beq.w	800bc08 <_vfiprintf_r+0x1ec>
 800ba94:	2300      	movs	r3, #0
 800ba96:	f04f 32ff 	mov.w	r2, #4294967295
 800ba9a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800ba9e:	9304      	str	r3, [sp, #16]
 800baa0:	9307      	str	r3, [sp, #28]
 800baa2:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800baa6:	931a      	str	r3, [sp, #104]	; 0x68
 800baa8:	46a8      	mov	r8, r5
 800baaa:	2205      	movs	r2, #5
 800baac:	f818 1b01 	ldrb.w	r1, [r8], #1
 800bab0:	485e      	ldr	r0, [pc, #376]	; (800bc2c <_vfiprintf_r+0x210>)
 800bab2:	f7f4 fbbd 	bl	8000230 <memchr>
 800bab6:	9b04      	ldr	r3, [sp, #16]
 800bab8:	bb78      	cbnz	r0, 800bb1a <_vfiprintf_r+0xfe>
 800baba:	06d9      	lsls	r1, r3, #27
 800babc:	bf44      	itt	mi
 800babe:	2220      	movmi	r2, #32
 800bac0:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800bac4:	071a      	lsls	r2, r3, #28
 800bac6:	bf44      	itt	mi
 800bac8:	222b      	movmi	r2, #43	; 0x2b
 800baca:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800bace:	782a      	ldrb	r2, [r5, #0]
 800bad0:	2a2a      	cmp	r2, #42	; 0x2a
 800bad2:	d02a      	beq.n	800bb2a <_vfiprintf_r+0x10e>
 800bad4:	9a07      	ldr	r2, [sp, #28]
 800bad6:	46a8      	mov	r8, r5
 800bad8:	2000      	movs	r0, #0
 800bada:	250a      	movs	r5, #10
 800badc:	4641      	mov	r1, r8
 800bade:	f811 3b01 	ldrb.w	r3, [r1], #1
 800bae2:	3b30      	subs	r3, #48	; 0x30
 800bae4:	2b09      	cmp	r3, #9
 800bae6:	d969      	bls.n	800bbbc <_vfiprintf_r+0x1a0>
 800bae8:	b360      	cbz	r0, 800bb44 <_vfiprintf_r+0x128>
 800baea:	e024      	b.n	800bb36 <_vfiprintf_r+0x11a>
 800baec:	4b50      	ldr	r3, [pc, #320]	; (800bc30 <_vfiprintf_r+0x214>)
 800baee:	429c      	cmp	r4, r3
 800baf0:	d101      	bne.n	800baf6 <_vfiprintf_r+0xda>
 800baf2:	68b4      	ldr	r4, [r6, #8]
 800baf4:	e7a2      	b.n	800ba3c <_vfiprintf_r+0x20>
 800baf6:	4b4f      	ldr	r3, [pc, #316]	; (800bc34 <_vfiprintf_r+0x218>)
 800baf8:	429c      	cmp	r4, r3
 800bafa:	bf08      	it	eq
 800bafc:	68f4      	ldreq	r4, [r6, #12]
 800bafe:	e79d      	b.n	800ba3c <_vfiprintf_r+0x20>
 800bb00:	4621      	mov	r1, r4
 800bb02:	4630      	mov	r0, r6
 800bb04:	f7ff fd12 	bl	800b52c <__swsetup_r>
 800bb08:	2800      	cmp	r0, #0
 800bb0a:	d09d      	beq.n	800ba48 <_vfiprintf_r+0x2c>
 800bb0c:	f04f 30ff 	mov.w	r0, #4294967295
 800bb10:	b01d      	add	sp, #116	; 0x74
 800bb12:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bb16:	46a8      	mov	r8, r5
 800bb18:	e7a2      	b.n	800ba60 <_vfiprintf_r+0x44>
 800bb1a:	4a44      	ldr	r2, [pc, #272]	; (800bc2c <_vfiprintf_r+0x210>)
 800bb1c:	1a80      	subs	r0, r0, r2
 800bb1e:	fa0b f000 	lsl.w	r0, fp, r0
 800bb22:	4318      	orrs	r0, r3
 800bb24:	9004      	str	r0, [sp, #16]
 800bb26:	4645      	mov	r5, r8
 800bb28:	e7be      	b.n	800baa8 <_vfiprintf_r+0x8c>
 800bb2a:	9a03      	ldr	r2, [sp, #12]
 800bb2c:	1d11      	adds	r1, r2, #4
 800bb2e:	6812      	ldr	r2, [r2, #0]
 800bb30:	9103      	str	r1, [sp, #12]
 800bb32:	2a00      	cmp	r2, #0
 800bb34:	db01      	blt.n	800bb3a <_vfiprintf_r+0x11e>
 800bb36:	9207      	str	r2, [sp, #28]
 800bb38:	e004      	b.n	800bb44 <_vfiprintf_r+0x128>
 800bb3a:	4252      	negs	r2, r2
 800bb3c:	f043 0302 	orr.w	r3, r3, #2
 800bb40:	9207      	str	r2, [sp, #28]
 800bb42:	9304      	str	r3, [sp, #16]
 800bb44:	f898 3000 	ldrb.w	r3, [r8]
 800bb48:	2b2e      	cmp	r3, #46	; 0x2e
 800bb4a:	d10e      	bne.n	800bb6a <_vfiprintf_r+0x14e>
 800bb4c:	f898 3001 	ldrb.w	r3, [r8, #1]
 800bb50:	2b2a      	cmp	r3, #42	; 0x2a
 800bb52:	d138      	bne.n	800bbc6 <_vfiprintf_r+0x1aa>
 800bb54:	9b03      	ldr	r3, [sp, #12]
 800bb56:	1d1a      	adds	r2, r3, #4
 800bb58:	681b      	ldr	r3, [r3, #0]
 800bb5a:	9203      	str	r2, [sp, #12]
 800bb5c:	2b00      	cmp	r3, #0
 800bb5e:	bfb8      	it	lt
 800bb60:	f04f 33ff 	movlt.w	r3, #4294967295
 800bb64:	f108 0802 	add.w	r8, r8, #2
 800bb68:	9305      	str	r3, [sp, #20]
 800bb6a:	4d33      	ldr	r5, [pc, #204]	; (800bc38 <_vfiprintf_r+0x21c>)
 800bb6c:	f898 1000 	ldrb.w	r1, [r8]
 800bb70:	2203      	movs	r2, #3
 800bb72:	4628      	mov	r0, r5
 800bb74:	f7f4 fb5c 	bl	8000230 <memchr>
 800bb78:	b140      	cbz	r0, 800bb8c <_vfiprintf_r+0x170>
 800bb7a:	2340      	movs	r3, #64	; 0x40
 800bb7c:	1b40      	subs	r0, r0, r5
 800bb7e:	fa03 f000 	lsl.w	r0, r3, r0
 800bb82:	9b04      	ldr	r3, [sp, #16]
 800bb84:	4303      	orrs	r3, r0
 800bb86:	f108 0801 	add.w	r8, r8, #1
 800bb8a:	9304      	str	r3, [sp, #16]
 800bb8c:	f898 1000 	ldrb.w	r1, [r8]
 800bb90:	482a      	ldr	r0, [pc, #168]	; (800bc3c <_vfiprintf_r+0x220>)
 800bb92:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800bb96:	2206      	movs	r2, #6
 800bb98:	f108 0701 	add.w	r7, r8, #1
 800bb9c:	f7f4 fb48 	bl	8000230 <memchr>
 800bba0:	2800      	cmp	r0, #0
 800bba2:	d037      	beq.n	800bc14 <_vfiprintf_r+0x1f8>
 800bba4:	4b26      	ldr	r3, [pc, #152]	; (800bc40 <_vfiprintf_r+0x224>)
 800bba6:	bb1b      	cbnz	r3, 800bbf0 <_vfiprintf_r+0x1d4>
 800bba8:	9b03      	ldr	r3, [sp, #12]
 800bbaa:	3307      	adds	r3, #7
 800bbac:	f023 0307 	bic.w	r3, r3, #7
 800bbb0:	3308      	adds	r3, #8
 800bbb2:	9303      	str	r3, [sp, #12]
 800bbb4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800bbb6:	444b      	add	r3, r9
 800bbb8:	9309      	str	r3, [sp, #36]	; 0x24
 800bbba:	e750      	b.n	800ba5e <_vfiprintf_r+0x42>
 800bbbc:	fb05 3202 	mla	r2, r5, r2, r3
 800bbc0:	2001      	movs	r0, #1
 800bbc2:	4688      	mov	r8, r1
 800bbc4:	e78a      	b.n	800badc <_vfiprintf_r+0xc0>
 800bbc6:	2300      	movs	r3, #0
 800bbc8:	f108 0801 	add.w	r8, r8, #1
 800bbcc:	9305      	str	r3, [sp, #20]
 800bbce:	4619      	mov	r1, r3
 800bbd0:	250a      	movs	r5, #10
 800bbd2:	4640      	mov	r0, r8
 800bbd4:	f810 2b01 	ldrb.w	r2, [r0], #1
 800bbd8:	3a30      	subs	r2, #48	; 0x30
 800bbda:	2a09      	cmp	r2, #9
 800bbdc:	d903      	bls.n	800bbe6 <_vfiprintf_r+0x1ca>
 800bbde:	2b00      	cmp	r3, #0
 800bbe0:	d0c3      	beq.n	800bb6a <_vfiprintf_r+0x14e>
 800bbe2:	9105      	str	r1, [sp, #20]
 800bbe4:	e7c1      	b.n	800bb6a <_vfiprintf_r+0x14e>
 800bbe6:	fb05 2101 	mla	r1, r5, r1, r2
 800bbea:	2301      	movs	r3, #1
 800bbec:	4680      	mov	r8, r0
 800bbee:	e7f0      	b.n	800bbd2 <_vfiprintf_r+0x1b6>
 800bbf0:	ab03      	add	r3, sp, #12
 800bbf2:	9300      	str	r3, [sp, #0]
 800bbf4:	4622      	mov	r2, r4
 800bbf6:	4b13      	ldr	r3, [pc, #76]	; (800bc44 <_vfiprintf_r+0x228>)
 800bbf8:	a904      	add	r1, sp, #16
 800bbfa:	4630      	mov	r0, r6
 800bbfc:	f3af 8000 	nop.w
 800bc00:	f1b0 3fff 	cmp.w	r0, #4294967295
 800bc04:	4681      	mov	r9, r0
 800bc06:	d1d5      	bne.n	800bbb4 <_vfiprintf_r+0x198>
 800bc08:	89a3      	ldrh	r3, [r4, #12]
 800bc0a:	065b      	lsls	r3, r3, #25
 800bc0c:	f53f af7e 	bmi.w	800bb0c <_vfiprintf_r+0xf0>
 800bc10:	9809      	ldr	r0, [sp, #36]	; 0x24
 800bc12:	e77d      	b.n	800bb10 <_vfiprintf_r+0xf4>
 800bc14:	ab03      	add	r3, sp, #12
 800bc16:	9300      	str	r3, [sp, #0]
 800bc18:	4622      	mov	r2, r4
 800bc1a:	4b0a      	ldr	r3, [pc, #40]	; (800bc44 <_vfiprintf_r+0x228>)
 800bc1c:	a904      	add	r1, sp, #16
 800bc1e:	4630      	mov	r0, r6
 800bc20:	f000 f888 	bl	800bd34 <_printf_i>
 800bc24:	e7ec      	b.n	800bc00 <_vfiprintf_r+0x1e4>
 800bc26:	bf00      	nop
 800bc28:	0800c924 	.word	0x0800c924
 800bc2c:	0800c964 	.word	0x0800c964
 800bc30:	0800c944 	.word	0x0800c944
 800bc34:	0800c904 	.word	0x0800c904
 800bc38:	0800c96a 	.word	0x0800c96a
 800bc3c:	0800c96e 	.word	0x0800c96e
 800bc40:	00000000 	.word	0x00000000
 800bc44:	0800b9f7 	.word	0x0800b9f7

0800bc48 <_printf_common>:
 800bc48:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800bc4c:	4691      	mov	r9, r2
 800bc4e:	461f      	mov	r7, r3
 800bc50:	688a      	ldr	r2, [r1, #8]
 800bc52:	690b      	ldr	r3, [r1, #16]
 800bc54:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800bc58:	4293      	cmp	r3, r2
 800bc5a:	bfb8      	it	lt
 800bc5c:	4613      	movlt	r3, r2
 800bc5e:	f8c9 3000 	str.w	r3, [r9]
 800bc62:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800bc66:	4606      	mov	r6, r0
 800bc68:	460c      	mov	r4, r1
 800bc6a:	b112      	cbz	r2, 800bc72 <_printf_common+0x2a>
 800bc6c:	3301      	adds	r3, #1
 800bc6e:	f8c9 3000 	str.w	r3, [r9]
 800bc72:	6823      	ldr	r3, [r4, #0]
 800bc74:	0699      	lsls	r1, r3, #26
 800bc76:	bf42      	ittt	mi
 800bc78:	f8d9 3000 	ldrmi.w	r3, [r9]
 800bc7c:	3302      	addmi	r3, #2
 800bc7e:	f8c9 3000 	strmi.w	r3, [r9]
 800bc82:	6825      	ldr	r5, [r4, #0]
 800bc84:	f015 0506 	ands.w	r5, r5, #6
 800bc88:	d107      	bne.n	800bc9a <_printf_common+0x52>
 800bc8a:	f104 0a19 	add.w	sl, r4, #25
 800bc8e:	68e3      	ldr	r3, [r4, #12]
 800bc90:	f8d9 2000 	ldr.w	r2, [r9]
 800bc94:	1a9b      	subs	r3, r3, r2
 800bc96:	42ab      	cmp	r3, r5
 800bc98:	dc28      	bgt.n	800bcec <_printf_common+0xa4>
 800bc9a:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 800bc9e:	6822      	ldr	r2, [r4, #0]
 800bca0:	3300      	adds	r3, #0
 800bca2:	bf18      	it	ne
 800bca4:	2301      	movne	r3, #1
 800bca6:	0692      	lsls	r2, r2, #26
 800bca8:	d42d      	bmi.n	800bd06 <_printf_common+0xbe>
 800bcaa:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800bcae:	4639      	mov	r1, r7
 800bcb0:	4630      	mov	r0, r6
 800bcb2:	47c0      	blx	r8
 800bcb4:	3001      	adds	r0, #1
 800bcb6:	d020      	beq.n	800bcfa <_printf_common+0xb2>
 800bcb8:	6823      	ldr	r3, [r4, #0]
 800bcba:	68e5      	ldr	r5, [r4, #12]
 800bcbc:	f8d9 2000 	ldr.w	r2, [r9]
 800bcc0:	f003 0306 	and.w	r3, r3, #6
 800bcc4:	2b04      	cmp	r3, #4
 800bcc6:	bf08      	it	eq
 800bcc8:	1aad      	subeq	r5, r5, r2
 800bcca:	68a3      	ldr	r3, [r4, #8]
 800bccc:	6922      	ldr	r2, [r4, #16]
 800bcce:	bf0c      	ite	eq
 800bcd0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800bcd4:	2500      	movne	r5, #0
 800bcd6:	4293      	cmp	r3, r2
 800bcd8:	bfc4      	itt	gt
 800bcda:	1a9b      	subgt	r3, r3, r2
 800bcdc:	18ed      	addgt	r5, r5, r3
 800bcde:	f04f 0900 	mov.w	r9, #0
 800bce2:	341a      	adds	r4, #26
 800bce4:	454d      	cmp	r5, r9
 800bce6:	d11a      	bne.n	800bd1e <_printf_common+0xd6>
 800bce8:	2000      	movs	r0, #0
 800bcea:	e008      	b.n	800bcfe <_printf_common+0xb6>
 800bcec:	2301      	movs	r3, #1
 800bcee:	4652      	mov	r2, sl
 800bcf0:	4639      	mov	r1, r7
 800bcf2:	4630      	mov	r0, r6
 800bcf4:	47c0      	blx	r8
 800bcf6:	3001      	adds	r0, #1
 800bcf8:	d103      	bne.n	800bd02 <_printf_common+0xba>
 800bcfa:	f04f 30ff 	mov.w	r0, #4294967295
 800bcfe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800bd02:	3501      	adds	r5, #1
 800bd04:	e7c3      	b.n	800bc8e <_printf_common+0x46>
 800bd06:	18e1      	adds	r1, r4, r3
 800bd08:	1c5a      	adds	r2, r3, #1
 800bd0a:	2030      	movs	r0, #48	; 0x30
 800bd0c:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800bd10:	4422      	add	r2, r4
 800bd12:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800bd16:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800bd1a:	3302      	adds	r3, #2
 800bd1c:	e7c5      	b.n	800bcaa <_printf_common+0x62>
 800bd1e:	2301      	movs	r3, #1
 800bd20:	4622      	mov	r2, r4
 800bd22:	4639      	mov	r1, r7
 800bd24:	4630      	mov	r0, r6
 800bd26:	47c0      	blx	r8
 800bd28:	3001      	adds	r0, #1
 800bd2a:	d0e6      	beq.n	800bcfa <_printf_common+0xb2>
 800bd2c:	f109 0901 	add.w	r9, r9, #1
 800bd30:	e7d8      	b.n	800bce4 <_printf_common+0x9c>
	...

0800bd34 <_printf_i>:
 800bd34:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800bd38:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 800bd3c:	460c      	mov	r4, r1
 800bd3e:	7e09      	ldrb	r1, [r1, #24]
 800bd40:	b085      	sub	sp, #20
 800bd42:	296e      	cmp	r1, #110	; 0x6e
 800bd44:	4617      	mov	r7, r2
 800bd46:	4606      	mov	r6, r0
 800bd48:	4698      	mov	r8, r3
 800bd4a:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800bd4c:	f000 80b3 	beq.w	800beb6 <_printf_i+0x182>
 800bd50:	d822      	bhi.n	800bd98 <_printf_i+0x64>
 800bd52:	2963      	cmp	r1, #99	; 0x63
 800bd54:	d036      	beq.n	800bdc4 <_printf_i+0x90>
 800bd56:	d80a      	bhi.n	800bd6e <_printf_i+0x3a>
 800bd58:	2900      	cmp	r1, #0
 800bd5a:	f000 80b9 	beq.w	800bed0 <_printf_i+0x19c>
 800bd5e:	2958      	cmp	r1, #88	; 0x58
 800bd60:	f000 8083 	beq.w	800be6a <_printf_i+0x136>
 800bd64:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800bd68:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 800bd6c:	e032      	b.n	800bdd4 <_printf_i+0xa0>
 800bd6e:	2964      	cmp	r1, #100	; 0x64
 800bd70:	d001      	beq.n	800bd76 <_printf_i+0x42>
 800bd72:	2969      	cmp	r1, #105	; 0x69
 800bd74:	d1f6      	bne.n	800bd64 <_printf_i+0x30>
 800bd76:	6820      	ldr	r0, [r4, #0]
 800bd78:	6813      	ldr	r3, [r2, #0]
 800bd7a:	0605      	lsls	r5, r0, #24
 800bd7c:	f103 0104 	add.w	r1, r3, #4
 800bd80:	d52a      	bpl.n	800bdd8 <_printf_i+0xa4>
 800bd82:	681b      	ldr	r3, [r3, #0]
 800bd84:	6011      	str	r1, [r2, #0]
 800bd86:	2b00      	cmp	r3, #0
 800bd88:	da03      	bge.n	800bd92 <_printf_i+0x5e>
 800bd8a:	222d      	movs	r2, #45	; 0x2d
 800bd8c:	425b      	negs	r3, r3
 800bd8e:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 800bd92:	486f      	ldr	r0, [pc, #444]	; (800bf50 <_printf_i+0x21c>)
 800bd94:	220a      	movs	r2, #10
 800bd96:	e039      	b.n	800be0c <_printf_i+0xd8>
 800bd98:	2973      	cmp	r1, #115	; 0x73
 800bd9a:	f000 809d 	beq.w	800bed8 <_printf_i+0x1a4>
 800bd9e:	d808      	bhi.n	800bdb2 <_printf_i+0x7e>
 800bda0:	296f      	cmp	r1, #111	; 0x6f
 800bda2:	d020      	beq.n	800bde6 <_printf_i+0xb2>
 800bda4:	2970      	cmp	r1, #112	; 0x70
 800bda6:	d1dd      	bne.n	800bd64 <_printf_i+0x30>
 800bda8:	6823      	ldr	r3, [r4, #0]
 800bdaa:	f043 0320 	orr.w	r3, r3, #32
 800bdae:	6023      	str	r3, [r4, #0]
 800bdb0:	e003      	b.n	800bdba <_printf_i+0x86>
 800bdb2:	2975      	cmp	r1, #117	; 0x75
 800bdb4:	d017      	beq.n	800bde6 <_printf_i+0xb2>
 800bdb6:	2978      	cmp	r1, #120	; 0x78
 800bdb8:	d1d4      	bne.n	800bd64 <_printf_i+0x30>
 800bdba:	2378      	movs	r3, #120	; 0x78
 800bdbc:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800bdc0:	4864      	ldr	r0, [pc, #400]	; (800bf54 <_printf_i+0x220>)
 800bdc2:	e055      	b.n	800be70 <_printf_i+0x13c>
 800bdc4:	6813      	ldr	r3, [r2, #0]
 800bdc6:	1d19      	adds	r1, r3, #4
 800bdc8:	681b      	ldr	r3, [r3, #0]
 800bdca:	6011      	str	r1, [r2, #0]
 800bdcc:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800bdd0:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800bdd4:	2301      	movs	r3, #1
 800bdd6:	e08c      	b.n	800bef2 <_printf_i+0x1be>
 800bdd8:	681b      	ldr	r3, [r3, #0]
 800bdda:	6011      	str	r1, [r2, #0]
 800bddc:	f010 0f40 	tst.w	r0, #64	; 0x40
 800bde0:	bf18      	it	ne
 800bde2:	b21b      	sxthne	r3, r3
 800bde4:	e7cf      	b.n	800bd86 <_printf_i+0x52>
 800bde6:	6813      	ldr	r3, [r2, #0]
 800bde8:	6825      	ldr	r5, [r4, #0]
 800bdea:	1d18      	adds	r0, r3, #4
 800bdec:	6010      	str	r0, [r2, #0]
 800bdee:	0628      	lsls	r0, r5, #24
 800bdf0:	d501      	bpl.n	800bdf6 <_printf_i+0xc2>
 800bdf2:	681b      	ldr	r3, [r3, #0]
 800bdf4:	e002      	b.n	800bdfc <_printf_i+0xc8>
 800bdf6:	0668      	lsls	r0, r5, #25
 800bdf8:	d5fb      	bpl.n	800bdf2 <_printf_i+0xbe>
 800bdfa:	881b      	ldrh	r3, [r3, #0]
 800bdfc:	4854      	ldr	r0, [pc, #336]	; (800bf50 <_printf_i+0x21c>)
 800bdfe:	296f      	cmp	r1, #111	; 0x6f
 800be00:	bf14      	ite	ne
 800be02:	220a      	movne	r2, #10
 800be04:	2208      	moveq	r2, #8
 800be06:	2100      	movs	r1, #0
 800be08:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800be0c:	6865      	ldr	r5, [r4, #4]
 800be0e:	60a5      	str	r5, [r4, #8]
 800be10:	2d00      	cmp	r5, #0
 800be12:	f2c0 8095 	blt.w	800bf40 <_printf_i+0x20c>
 800be16:	6821      	ldr	r1, [r4, #0]
 800be18:	f021 0104 	bic.w	r1, r1, #4
 800be1c:	6021      	str	r1, [r4, #0]
 800be1e:	2b00      	cmp	r3, #0
 800be20:	d13d      	bne.n	800be9e <_printf_i+0x16a>
 800be22:	2d00      	cmp	r5, #0
 800be24:	f040 808e 	bne.w	800bf44 <_printf_i+0x210>
 800be28:	4665      	mov	r5, ip
 800be2a:	2a08      	cmp	r2, #8
 800be2c:	d10b      	bne.n	800be46 <_printf_i+0x112>
 800be2e:	6823      	ldr	r3, [r4, #0]
 800be30:	07db      	lsls	r3, r3, #31
 800be32:	d508      	bpl.n	800be46 <_printf_i+0x112>
 800be34:	6923      	ldr	r3, [r4, #16]
 800be36:	6862      	ldr	r2, [r4, #4]
 800be38:	429a      	cmp	r2, r3
 800be3a:	bfde      	ittt	le
 800be3c:	2330      	movle	r3, #48	; 0x30
 800be3e:	f805 3c01 	strble.w	r3, [r5, #-1]
 800be42:	f105 35ff 	addle.w	r5, r5, #4294967295
 800be46:	ebac 0305 	sub.w	r3, ip, r5
 800be4a:	6123      	str	r3, [r4, #16]
 800be4c:	f8cd 8000 	str.w	r8, [sp]
 800be50:	463b      	mov	r3, r7
 800be52:	aa03      	add	r2, sp, #12
 800be54:	4621      	mov	r1, r4
 800be56:	4630      	mov	r0, r6
 800be58:	f7ff fef6 	bl	800bc48 <_printf_common>
 800be5c:	3001      	adds	r0, #1
 800be5e:	d14d      	bne.n	800befc <_printf_i+0x1c8>
 800be60:	f04f 30ff 	mov.w	r0, #4294967295
 800be64:	b005      	add	sp, #20
 800be66:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800be6a:	4839      	ldr	r0, [pc, #228]	; (800bf50 <_printf_i+0x21c>)
 800be6c:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 800be70:	6813      	ldr	r3, [r2, #0]
 800be72:	6821      	ldr	r1, [r4, #0]
 800be74:	1d1d      	adds	r5, r3, #4
 800be76:	681b      	ldr	r3, [r3, #0]
 800be78:	6015      	str	r5, [r2, #0]
 800be7a:	060a      	lsls	r2, r1, #24
 800be7c:	d50b      	bpl.n	800be96 <_printf_i+0x162>
 800be7e:	07ca      	lsls	r2, r1, #31
 800be80:	bf44      	itt	mi
 800be82:	f041 0120 	orrmi.w	r1, r1, #32
 800be86:	6021      	strmi	r1, [r4, #0]
 800be88:	b91b      	cbnz	r3, 800be92 <_printf_i+0x15e>
 800be8a:	6822      	ldr	r2, [r4, #0]
 800be8c:	f022 0220 	bic.w	r2, r2, #32
 800be90:	6022      	str	r2, [r4, #0]
 800be92:	2210      	movs	r2, #16
 800be94:	e7b7      	b.n	800be06 <_printf_i+0xd2>
 800be96:	064d      	lsls	r5, r1, #25
 800be98:	bf48      	it	mi
 800be9a:	b29b      	uxthmi	r3, r3
 800be9c:	e7ef      	b.n	800be7e <_printf_i+0x14a>
 800be9e:	4665      	mov	r5, ip
 800bea0:	fbb3 f1f2 	udiv	r1, r3, r2
 800bea4:	fb02 3311 	mls	r3, r2, r1, r3
 800bea8:	5cc3      	ldrb	r3, [r0, r3]
 800beaa:	f805 3d01 	strb.w	r3, [r5, #-1]!
 800beae:	460b      	mov	r3, r1
 800beb0:	2900      	cmp	r1, #0
 800beb2:	d1f5      	bne.n	800bea0 <_printf_i+0x16c>
 800beb4:	e7b9      	b.n	800be2a <_printf_i+0xf6>
 800beb6:	6813      	ldr	r3, [r2, #0]
 800beb8:	6825      	ldr	r5, [r4, #0]
 800beba:	6961      	ldr	r1, [r4, #20]
 800bebc:	1d18      	adds	r0, r3, #4
 800bebe:	6010      	str	r0, [r2, #0]
 800bec0:	0628      	lsls	r0, r5, #24
 800bec2:	681b      	ldr	r3, [r3, #0]
 800bec4:	d501      	bpl.n	800beca <_printf_i+0x196>
 800bec6:	6019      	str	r1, [r3, #0]
 800bec8:	e002      	b.n	800bed0 <_printf_i+0x19c>
 800beca:	066a      	lsls	r2, r5, #25
 800becc:	d5fb      	bpl.n	800bec6 <_printf_i+0x192>
 800bece:	8019      	strh	r1, [r3, #0]
 800bed0:	2300      	movs	r3, #0
 800bed2:	6123      	str	r3, [r4, #16]
 800bed4:	4665      	mov	r5, ip
 800bed6:	e7b9      	b.n	800be4c <_printf_i+0x118>
 800bed8:	6813      	ldr	r3, [r2, #0]
 800beda:	1d19      	adds	r1, r3, #4
 800bedc:	6011      	str	r1, [r2, #0]
 800bede:	681d      	ldr	r5, [r3, #0]
 800bee0:	6862      	ldr	r2, [r4, #4]
 800bee2:	2100      	movs	r1, #0
 800bee4:	4628      	mov	r0, r5
 800bee6:	f7f4 f9a3 	bl	8000230 <memchr>
 800beea:	b108      	cbz	r0, 800bef0 <_printf_i+0x1bc>
 800beec:	1b40      	subs	r0, r0, r5
 800beee:	6060      	str	r0, [r4, #4]
 800bef0:	6863      	ldr	r3, [r4, #4]
 800bef2:	6123      	str	r3, [r4, #16]
 800bef4:	2300      	movs	r3, #0
 800bef6:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800befa:	e7a7      	b.n	800be4c <_printf_i+0x118>
 800befc:	6923      	ldr	r3, [r4, #16]
 800befe:	462a      	mov	r2, r5
 800bf00:	4639      	mov	r1, r7
 800bf02:	4630      	mov	r0, r6
 800bf04:	47c0      	blx	r8
 800bf06:	3001      	adds	r0, #1
 800bf08:	d0aa      	beq.n	800be60 <_printf_i+0x12c>
 800bf0a:	6823      	ldr	r3, [r4, #0]
 800bf0c:	079b      	lsls	r3, r3, #30
 800bf0e:	d413      	bmi.n	800bf38 <_printf_i+0x204>
 800bf10:	68e0      	ldr	r0, [r4, #12]
 800bf12:	9b03      	ldr	r3, [sp, #12]
 800bf14:	4298      	cmp	r0, r3
 800bf16:	bfb8      	it	lt
 800bf18:	4618      	movlt	r0, r3
 800bf1a:	e7a3      	b.n	800be64 <_printf_i+0x130>
 800bf1c:	2301      	movs	r3, #1
 800bf1e:	464a      	mov	r2, r9
 800bf20:	4639      	mov	r1, r7
 800bf22:	4630      	mov	r0, r6
 800bf24:	47c0      	blx	r8
 800bf26:	3001      	adds	r0, #1
 800bf28:	d09a      	beq.n	800be60 <_printf_i+0x12c>
 800bf2a:	3501      	adds	r5, #1
 800bf2c:	68e3      	ldr	r3, [r4, #12]
 800bf2e:	9a03      	ldr	r2, [sp, #12]
 800bf30:	1a9b      	subs	r3, r3, r2
 800bf32:	42ab      	cmp	r3, r5
 800bf34:	dcf2      	bgt.n	800bf1c <_printf_i+0x1e8>
 800bf36:	e7eb      	b.n	800bf10 <_printf_i+0x1dc>
 800bf38:	2500      	movs	r5, #0
 800bf3a:	f104 0919 	add.w	r9, r4, #25
 800bf3e:	e7f5      	b.n	800bf2c <_printf_i+0x1f8>
 800bf40:	2b00      	cmp	r3, #0
 800bf42:	d1ac      	bne.n	800be9e <_printf_i+0x16a>
 800bf44:	7803      	ldrb	r3, [r0, #0]
 800bf46:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800bf4a:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800bf4e:	e76c      	b.n	800be2a <_printf_i+0xf6>
 800bf50:	0800c975 	.word	0x0800c975
 800bf54:	0800c986 	.word	0x0800c986

0800bf58 <__sread>:
 800bf58:	b510      	push	{r4, lr}
 800bf5a:	460c      	mov	r4, r1
 800bf5c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800bf60:	f000 f894 	bl	800c08c <_read_r>
 800bf64:	2800      	cmp	r0, #0
 800bf66:	bfab      	itete	ge
 800bf68:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800bf6a:	89a3      	ldrhlt	r3, [r4, #12]
 800bf6c:	181b      	addge	r3, r3, r0
 800bf6e:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800bf72:	bfac      	ite	ge
 800bf74:	6563      	strge	r3, [r4, #84]	; 0x54
 800bf76:	81a3      	strhlt	r3, [r4, #12]
 800bf78:	bd10      	pop	{r4, pc}

0800bf7a <__swrite>:
 800bf7a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800bf7e:	461f      	mov	r7, r3
 800bf80:	898b      	ldrh	r3, [r1, #12]
 800bf82:	05db      	lsls	r3, r3, #23
 800bf84:	4605      	mov	r5, r0
 800bf86:	460c      	mov	r4, r1
 800bf88:	4616      	mov	r6, r2
 800bf8a:	d505      	bpl.n	800bf98 <__swrite+0x1e>
 800bf8c:	2302      	movs	r3, #2
 800bf8e:	2200      	movs	r2, #0
 800bf90:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800bf94:	f000 f868 	bl	800c068 <_lseek_r>
 800bf98:	89a3      	ldrh	r3, [r4, #12]
 800bf9a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800bf9e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800bfa2:	81a3      	strh	r3, [r4, #12]
 800bfa4:	4632      	mov	r2, r6
 800bfa6:	463b      	mov	r3, r7
 800bfa8:	4628      	mov	r0, r5
 800bfaa:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800bfae:	f000 b817 	b.w	800bfe0 <_write_r>

0800bfb2 <__sseek>:
 800bfb2:	b510      	push	{r4, lr}
 800bfb4:	460c      	mov	r4, r1
 800bfb6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800bfba:	f000 f855 	bl	800c068 <_lseek_r>
 800bfbe:	1c43      	adds	r3, r0, #1
 800bfc0:	89a3      	ldrh	r3, [r4, #12]
 800bfc2:	bf15      	itete	ne
 800bfc4:	6560      	strne	r0, [r4, #84]	; 0x54
 800bfc6:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800bfca:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800bfce:	81a3      	strheq	r3, [r4, #12]
 800bfd0:	bf18      	it	ne
 800bfd2:	81a3      	strhne	r3, [r4, #12]
 800bfd4:	bd10      	pop	{r4, pc}

0800bfd6 <__sclose>:
 800bfd6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800bfda:	f000 b813 	b.w	800c004 <_close_r>
	...

0800bfe0 <_write_r>:
 800bfe0:	b538      	push	{r3, r4, r5, lr}
 800bfe2:	4c07      	ldr	r4, [pc, #28]	; (800c000 <_write_r+0x20>)
 800bfe4:	4605      	mov	r5, r0
 800bfe6:	4608      	mov	r0, r1
 800bfe8:	4611      	mov	r1, r2
 800bfea:	2200      	movs	r2, #0
 800bfec:	6022      	str	r2, [r4, #0]
 800bfee:	461a      	mov	r2, r3
 800bff0:	f7f6 f84e 	bl	8002090 <_write>
 800bff4:	1c43      	adds	r3, r0, #1
 800bff6:	d102      	bne.n	800bffe <_write_r+0x1e>
 800bff8:	6823      	ldr	r3, [r4, #0]
 800bffa:	b103      	cbz	r3, 800bffe <_write_r+0x1e>
 800bffc:	602b      	str	r3, [r5, #0]
 800bffe:	bd38      	pop	{r3, r4, r5, pc}
 800c000:	2000752c 	.word	0x2000752c

0800c004 <_close_r>:
 800c004:	b538      	push	{r3, r4, r5, lr}
 800c006:	4c06      	ldr	r4, [pc, #24]	; (800c020 <_close_r+0x1c>)
 800c008:	2300      	movs	r3, #0
 800c00a:	4605      	mov	r5, r0
 800c00c:	4608      	mov	r0, r1
 800c00e:	6023      	str	r3, [r4, #0]
 800c010:	f7f6 f85a 	bl	80020c8 <_close>
 800c014:	1c43      	adds	r3, r0, #1
 800c016:	d102      	bne.n	800c01e <_close_r+0x1a>
 800c018:	6823      	ldr	r3, [r4, #0]
 800c01a:	b103      	cbz	r3, 800c01e <_close_r+0x1a>
 800c01c:	602b      	str	r3, [r5, #0]
 800c01e:	bd38      	pop	{r3, r4, r5, pc}
 800c020:	2000752c 	.word	0x2000752c

0800c024 <_fstat_r>:
 800c024:	b538      	push	{r3, r4, r5, lr}
 800c026:	4c07      	ldr	r4, [pc, #28]	; (800c044 <_fstat_r+0x20>)
 800c028:	2300      	movs	r3, #0
 800c02a:	4605      	mov	r5, r0
 800c02c:	4608      	mov	r0, r1
 800c02e:	4611      	mov	r1, r2
 800c030:	6023      	str	r3, [r4, #0]
 800c032:	f7f6 f855 	bl	80020e0 <_fstat>
 800c036:	1c43      	adds	r3, r0, #1
 800c038:	d102      	bne.n	800c040 <_fstat_r+0x1c>
 800c03a:	6823      	ldr	r3, [r4, #0]
 800c03c:	b103      	cbz	r3, 800c040 <_fstat_r+0x1c>
 800c03e:	602b      	str	r3, [r5, #0]
 800c040:	bd38      	pop	{r3, r4, r5, pc}
 800c042:	bf00      	nop
 800c044:	2000752c 	.word	0x2000752c

0800c048 <_isatty_r>:
 800c048:	b538      	push	{r3, r4, r5, lr}
 800c04a:	4c06      	ldr	r4, [pc, #24]	; (800c064 <_isatty_r+0x1c>)
 800c04c:	2300      	movs	r3, #0
 800c04e:	4605      	mov	r5, r0
 800c050:	4608      	mov	r0, r1
 800c052:	6023      	str	r3, [r4, #0]
 800c054:	f7f6 f854 	bl	8002100 <_isatty>
 800c058:	1c43      	adds	r3, r0, #1
 800c05a:	d102      	bne.n	800c062 <_isatty_r+0x1a>
 800c05c:	6823      	ldr	r3, [r4, #0]
 800c05e:	b103      	cbz	r3, 800c062 <_isatty_r+0x1a>
 800c060:	602b      	str	r3, [r5, #0]
 800c062:	bd38      	pop	{r3, r4, r5, pc}
 800c064:	2000752c 	.word	0x2000752c

0800c068 <_lseek_r>:
 800c068:	b538      	push	{r3, r4, r5, lr}
 800c06a:	4c07      	ldr	r4, [pc, #28]	; (800c088 <_lseek_r+0x20>)
 800c06c:	4605      	mov	r5, r0
 800c06e:	4608      	mov	r0, r1
 800c070:	4611      	mov	r1, r2
 800c072:	2200      	movs	r2, #0
 800c074:	6022      	str	r2, [r4, #0]
 800c076:	461a      	mov	r2, r3
 800c078:	f7f6 f84d 	bl	8002116 <_lseek>
 800c07c:	1c43      	adds	r3, r0, #1
 800c07e:	d102      	bne.n	800c086 <_lseek_r+0x1e>
 800c080:	6823      	ldr	r3, [r4, #0]
 800c082:	b103      	cbz	r3, 800c086 <_lseek_r+0x1e>
 800c084:	602b      	str	r3, [r5, #0]
 800c086:	bd38      	pop	{r3, r4, r5, pc}
 800c088:	2000752c 	.word	0x2000752c

0800c08c <_read_r>:
 800c08c:	b538      	push	{r3, r4, r5, lr}
 800c08e:	4c07      	ldr	r4, [pc, #28]	; (800c0ac <_read_r+0x20>)
 800c090:	4605      	mov	r5, r0
 800c092:	4608      	mov	r0, r1
 800c094:	4611      	mov	r1, r2
 800c096:	2200      	movs	r2, #0
 800c098:	6022      	str	r2, [r4, #0]
 800c09a:	461a      	mov	r2, r3
 800c09c:	f7f5 ffdb 	bl	8002056 <_read>
 800c0a0:	1c43      	adds	r3, r0, #1
 800c0a2:	d102      	bne.n	800c0aa <_read_r+0x1e>
 800c0a4:	6823      	ldr	r3, [r4, #0]
 800c0a6:	b103      	cbz	r3, 800c0aa <_read_r+0x1e>
 800c0a8:	602b      	str	r3, [r5, #0]
 800c0aa:	bd38      	pop	{r3, r4, r5, pc}
 800c0ac:	2000752c 	.word	0x2000752c

0800c0b0 <_init>:
 800c0b0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c0b2:	bf00      	nop
 800c0b4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c0b6:	bc08      	pop	{r3}
 800c0b8:	469e      	mov	lr, r3
 800c0ba:	4770      	bx	lr

0800c0bc <_fini>:
 800c0bc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c0be:	bf00      	nop
 800c0c0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c0c2:	bc08      	pop	{r3}
 800c0c4:	469e      	mov	lr, r3
 800c0c6:	4770      	bx	lr
