Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2015.4 (win64) Build 1412921 Wed Nov 18 09:43:45 MST 2015
| Date             : Sun Apr 14 17:02:51 2019
| Host             : DESKTOP-KPCP68V running 64-bit major release  (build 9200)
| Command          : 
| Design           : design_1_wrapper
| Device           : xc7a35tcpg236-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+-------+
| Total On-Chip Power (W)  | 7.729 |
| Dynamic (W)              | 7.618 |
| Device Static (W)        | 0.111 |
| Effective TJA (C/W)      | 5.0   |
| Max Ambient (C)          | 46.4  |
| Junction Temperature (C) | 63.6  |
| Confidence Level         | Low   |
| Setting File             | ---   |
| Simulation Activity File | ---   |
| Design Nets Matched      | NA    |
+--------------------------+-------+


1.1 On-Chip Components
----------------------

+----------------+-----------+----------+-----------+-----------------+
| On-Chip        | Power (W) | Used     | Available | Utilization (%) |
+----------------+-----------+----------+-----------+-----------------+
| Slice Logic    |     0.098 |       42 |       --- |             --- |
|   LUT as Logic |     0.098 |       38 |     20800 |            0.18 |
| Signals        |     0.094 |       46 |       --- |             --- |
| I/O            |     7.425 |       11 |       106 |           10.38 |
| Static Power   |     0.111 |          |           |                 |
| Total          |     7.729 |          |           |                 |
+----------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.251 |       0.208 |      0.042 |
| Vccaux    |       1.800 |     0.288 |       0.272 |      0.016 |
| Vcco33    |       3.300 |     2.098 |       2.097 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.001 |       0.000 |      0.001 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 5.0                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------+--------+-----------------+
| Clock | Domain | Constraint (ns) |
+-------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-----------------------------+-----------+
| Name                        | Power (W) |
+-----------------------------+-----------+
| design_1_wrapper            |     7.618 |
|   design_1_i                |     0.145 |
|     four_2_input_and_gate_0 |     0.012 |
|     four_2_input_and_gate_1 |     0.007 |
|     four_2_input_and_gate_2 |     0.007 |
|     four_2_input_and_gate_3 |     0.009 |
|     four_2_input_and_gate_4 |     0.012 |
|     four_2_input_and_gate_6 |     0.009 |
|     six_not_gate_0          |     0.000 |
|     six_not_gate_1          |     0.000 |
|     six_not_gate_2          |     0.000 |
|     six_not_gate_3          |     0.000 |
|     six_not_gate_4          |     0.000 |
|     six_not_gate_5          |     0.000 |
|     six_not_gate_6          |     0.000 |
|     six_not_gate_7          |     0.000 |
|     six_not_gate_8          |     0.000 |
|     tri_3_input_and_gate_0  |     0.007 |
|       inst                  |     0.007 |
|     tri_3_input_and_gate_1  |     0.005 |
|       inst                  |     0.005 |
|     xup_and2_0              |     0.002 |
|     xup_and2_1              |     0.002 |
|     xup_and3_0              |     0.002 |
|       inst                  |     0.002 |
|     xup_and3_1              |     0.002 |
|       inst                  |     0.002 |
|     xup_and3_2              |     0.003 |
|       inst                  |     0.003 |
|     xup_or4_0               |     0.008 |
|       inst                  |     0.008 |
|     xup_or4_1               |     0.008 |
|       inst                  |     0.008 |
|     xup_or4_2               |     0.008 |
|       inst                  |     0.008 |
|     xup_or5_0               |     0.008 |
|       inst                  |     0.008 |
|     xup_or5_1               |     0.008 |
|       inst                  |     0.008 |
|     xup_or5_2               |     0.008 |
|       inst                  |     0.008 |
|     xup_or6_0               |     0.008 |
|       inst                  |     0.008 |
|     xup_xor2_0              |     0.003 |
|     xup_xor2_1              |     0.003 |
|     xup_xor2_2              |     0.003 |
+-----------------------------+-----------+


