amd64-linux/generated/MESI_CMP_directory_m/obj/DRAMsimControl.d amd64-linux/generated/MESI_CMP_directory_m/obj/DRAMsimControl.o: system/DRAMsimControl.C common/Global.h \
 ../common/std-includes.h common/Debug.h common/Debug.def ../common/Map.h \
 ../common/Vector.h ../common/std-includes.h common/Address.h \
 common/Global.h config/RubyConfig.h ../common/ioutil/vardecl.h \
 config/config.include system/NodeID.h ../common/util.h \
 system/MachineID.h generated/MESI_CMP_directory_m/MachineType.h \
 profiler/Profiler.h generated/MESI_CMP_directory_m/GenericMachineType.h \
 common/Histogram.h ../common/Vector.h common/Consumer.h \
 eventqueue/EventQueue.h generated/MESI_CMP_directory_m/AccessModeType.h \
 generated/MESI_CMP_directory_m/AccessType.h \
 generated/MESI_CMP_directory_m/PrefetchBit.h common/Set.h \
 common/OptBigSet.h generated/MESI_CMP_directory_m/CacheRequestType.h \
 generated/MESI_CMP_directory_m/GenericRequestType.h \
 slicc_interface/AbstractChip.h \
 generated/MESI_CMP_directory_m/L1Cache_Entry.h ../common/Allocator.h \
 generated/MESI_CMP_directory_m/L1Cache_State.h common/DataBlock.h \
 slicc_interface/AbstractCacheEntry.h \
 generated/MESI_CMP_directory_m/AccessPermission.h system/System.h \
 slicc_interface/RubySlicc_ComponentMapping.h common/NetDest.h \
 common/Set.h slicc_interface/NetworkMessage.h ../common/RefCnt.h \
 ../common/RefCountable.h ../common/RefCnt.h slicc_interface/Message.h \
 generated/MESI_CMP_directory_m/MessageSizeType.h network/Network.h \
 system/DRAMsimControl.h slicc_interface/Message.h system/MemoryNode.h \
 generated/MESI_CMP_directory_m/MemoryRequestType.h \
 generated/MESI_CMP_directory_m/MemoryMsg.h \
 generated/MESI_CMP_directory_m/MemoryRequestType.h \
 generated/MESI_CMP_directory_m/MessageSizeType.h \
 generated/MESI_CMP_directory_m/PrefetchBit.h system/AbstractMemOrCache.h \
 DRAM/DRAMSim.h DRAM/Callback.h
