

================================================================
== Vitis HLS Report for 'sqrt_Pipeline_VITIS_LOOP_444_1'
================================================================
* Date:           Tue Feb  8 15:34:22 2022

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
* Project:        ban_interface
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.057 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       16|       16|  0.160 us|  0.160 us|   16|   16|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_444_1  |       14|       14|        14|          1|          1|     2|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 14


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 14
* Pipeline : 1
  Pipeline-0 : II = 1, D = 14, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.64>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%i_1 = alloca i32 1"   --->   Operation 17 'alloca' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%eps_2_2 = alloca i32 1"   --->   Operation 18 'alloca' 'eps_2_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%eps_2_2_3 = alloca i32 1"   --->   Operation 19 'alloca' 'eps_2_2_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%num_res_load_1 = alloca i32 1"   --->   Operation 20 'alloca' 'num_res_load_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%num_res_load_2 = alloca i32 1"   --->   Operation 21 'alloca' 'num_res_load_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%eps_1_2 = alloca i32 1"   --->   Operation 22 'alloca' 'eps_1_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%eps_1_2_3 = alloca i32 1"   --->   Operation 23 'alloca' 'eps_1_2_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%normalizer_1_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %normalizer_1"   --->   Operation 24 'read' 'normalizer_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%p_read = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %p_read13"   --->   Operation 25 'read' 'p_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.42ns)   --->   "%store_ln0 = store i2 1, i2 %i_1"   --->   Operation 26 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 27 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%i = load i2 %i_1" [../src/ban.cpp:444]   --->   Operation 28 'load' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 29 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.44ns)   --->   "%icmp_ln444 = icmp_eq  i2 %i, i2 3" [../src/ban.cpp:444]   --->   Operation 30 'icmp' 'icmp_ln444' <Predicate = true> <Delay = 0.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 2, i64 2, i64 2"   --->   Operation 31 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%br_ln444 = br i1 %icmp_ln444, void %.split6_ifconv, void %.preheader5.preheader.exitStub" [../src/ban.cpp:444]   --->   Operation 32 'br' 'br_ln444' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%shl_ln1 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i2.i5, i2 %i, i5 0" [../src/ban.cpp:445]   --->   Operation 33 'bitconcatenate' 'shl_ln1' <Predicate = (!icmp_ln444)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.77ns)   --->   "%add_ln445 = add i7 %shl_ln1, i7 32" [../src/ban.cpp:445]   --->   Operation 34 'add' 'add_ln445' <Predicate = (!icmp_ln444)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.77ns)   --->   "%add_ln445_1 = add i7 %shl_ln1, i7 63" [../src/ban.cpp:445]   --->   Operation 35 'add' 'add_ln445_1' <Predicate = (!icmp_ln444)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln445)   --->   "%zext_ln445 = zext i7 %add_ln445" [../src/ban.cpp:445]   --->   Operation 36 'zext' 'zext_ln445' <Predicate = (!icmp_ln444)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns) (grouped into LUT with out node sub_ln445)   --->   "%zext_ln445_1 = zext i7 %add_ln445" [../src/ban.cpp:445]   --->   Operation 37 'zext' 'zext_ln445_1' <Predicate = (!icmp_ln444)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%zext_ln445_2 = zext i7 %add_ln445_1" [../src/ban.cpp:445]   --->   Operation 38 'zext' 'zext_ln445_2' <Predicate = (!icmp_ln444)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.77ns)   --->   "%add_ln445_2 = add i8 %zext_ln445_2, i8 1" [../src/ban.cpp:445]   --->   Operation 39 'add' 'add_ln445_2' <Predicate = (!icmp_ln444)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (0.00ns) (grouped into LUT with out node sub_ln445)   --->   "%zext_ln445_3 = zext i8 %add_ln445_2" [../src/ban.cpp:445]   --->   Operation 40 'zext' 'zext_ln445_3' <Predicate = (!icmp_ln444)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns) (grouped into LUT with out node sub_ln445)   --->   "%shl_ln445 = shl i128 1, i128 %zext_ln445_3" [../src/ban.cpp:445]   --->   Operation 41 'shl' 'shl_ln445' <Predicate = (!icmp_ln444)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (0.00ns) (grouped into LUT with out node sub_ln445)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %add_ln445_2, i32 7" [../src/ban.cpp:445]   --->   Operation 42 'bitselect' 'tmp' <Predicate = (!icmp_ln444)> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns) (grouped into LUT with out node sub_ln445)   --->   "%select_ln445 = select i1 %tmp, i128 0, i128 %shl_ln445" [../src/ban.cpp:445]   --->   Operation 43 'select' 'select_ln445' <Predicate = (!icmp_ln444)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 44 [1/1] (0.00ns) (grouped into LUT with out node sub_ln445)   --->   "%shl_ln445_1 = shl i97 1, i97 %zext_ln445_1" [../src/ban.cpp:445]   --->   Operation 44 'shl' 'shl_ln445_1' <Predicate = (!icmp_ln444)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 45 [1/1] (0.00ns) (grouped into LUT with out node sub_ln445)   --->   "%zext_ln445_4 = zext i97 %shl_ln445_1" [../src/ban.cpp:445]   --->   Operation 45 'zext' 'zext_ln445_4' <Predicate = (!icmp_ln444)> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (1.57ns) (out node of the LUT)   --->   "%sub_ln445 = sub i128 %select_ln445, i128 %zext_ln445_4" [../src/ban.cpp:445]   --->   Operation 46 'sub' 'sub_ln445' <Predicate = (!icmp_ln444)> <Delay = 1.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 47 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln445)   --->   "%and_ln445 = and i128 %sub_ln445, i128 %p_read" [../src/ban.cpp:445]   --->   Operation 47 'and' 'and_ln445' <Predicate = (!icmp_ln444)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 48 [1/1] (1.51ns) (out node of the LUT)   --->   "%lshr_ln445 = lshr i128 %and_ln445, i128 %zext_ln445" [../src/ban.cpp:445]   --->   Operation 48 'lshr' 'lshr_ln445' <Predicate = (!icmp_ln444)> <Delay = 1.51> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%trunc_ln445 = trunc i128 %lshr_ln445" [../src/ban.cpp:445]   --->   Operation 49 'trunc' 'trunc_ln445' <Predicate = (!icmp_ln444)> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.44ns)   --->   "%icmp_ln445 = icmp_eq  i2 %i, i2 1" [../src/ban.cpp:445]   --->   Operation 50 'icmp' 'icmp_ln445' <Predicate = (!icmp_ln444)> <Delay = 0.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 51 [1/1] (0.54ns)   --->   "%add_ln444 = add i2 %i, i2 1" [../src/ban.cpp:444]   --->   Operation 51 'add' 'add_ln444' <Predicate = (!icmp_ln444)> <Delay = 0.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 52 [1/1] (0.42ns)   --->   "%store_ln444 = store i2 %add_ln444, i2 %i_1" [../src/ban.cpp:444]   --->   Operation 52 'store' 'store_ln444' <Predicate = (!icmp_ln444)> <Delay = 0.42>

State 2 <SV = 1> <Delay = 7.05>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%bitcast_ln445 = bitcast i32 %trunc_ln445" [../src/ban.cpp:445]   --->   Operation 53 'bitcast' 'bitcast_ln445' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 54 [9/9] (7.05ns)   --->   "%eps_2_1 = fdiv i32 %bitcast_ln445, i32 %normalizer_1_read" [../src/ban.cpp:446]   --->   Operation 54 'fdiv' 'eps_2_1' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 7.05>
ST_3 : Operation 55 [8/9] (7.05ns)   --->   "%eps_2_1 = fdiv i32 %bitcast_ln445, i32 %normalizer_1_read" [../src/ban.cpp:446]   --->   Operation 55 'fdiv' 'eps_2_1' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 7.05>
ST_4 : Operation 56 [7/9] (7.05ns)   --->   "%eps_2_1 = fdiv i32 %bitcast_ln445, i32 %normalizer_1_read" [../src/ban.cpp:446]   --->   Operation 56 'fdiv' 'eps_2_1' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 7.05>
ST_5 : Operation 57 [6/9] (7.05ns)   --->   "%eps_2_1 = fdiv i32 %bitcast_ln445, i32 %normalizer_1_read" [../src/ban.cpp:446]   --->   Operation 57 'fdiv' 'eps_2_1' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 7.05>
ST_6 : Operation 58 [5/9] (7.05ns)   --->   "%eps_2_1 = fdiv i32 %bitcast_ln445, i32 %normalizer_1_read" [../src/ban.cpp:446]   --->   Operation 58 'fdiv' 'eps_2_1' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 7.05>
ST_7 : Operation 59 [4/9] (7.05ns)   --->   "%eps_2_1 = fdiv i32 %bitcast_ln445, i32 %normalizer_1_read" [../src/ban.cpp:446]   --->   Operation 59 'fdiv' 'eps_2_1' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 7.05>
ST_8 : Operation 60 [3/9] (7.05ns)   --->   "%eps_2_1 = fdiv i32 %bitcast_ln445, i32 %normalizer_1_read" [../src/ban.cpp:446]   --->   Operation 60 'fdiv' 'eps_2_1' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 7.05>
ST_9 : Operation 61 [2/9] (7.05ns)   --->   "%eps_2_1 = fdiv i32 %bitcast_ln445, i32 %normalizer_1_read" [../src/ban.cpp:446]   --->   Operation 61 'fdiv' 'eps_2_1' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 7.05>
ST_10 : Operation 62 [1/9] (7.05ns)   --->   "%eps_2_1 = fdiv i32 %bitcast_ln445, i32 %normalizer_1_read" [../src/ban.cpp:446]   --->   Operation 62 'fdiv' 'eps_2_1' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 7.01>
ST_11 : Operation 63 [1/1] (0.00ns)   --->   "%eps_2_2_load_1 = load i32 %eps_2_2" [../src/ban.cpp:445]   --->   Operation 63 'load' 'eps_2_2_load_1' <Predicate = (icmp_ln445)> <Delay = 0.00>
ST_11 : Operation 64 [1/1] (0.00ns)   --->   "%eps_2_2_3_load_1 = load i32 %eps_2_2_3" [../src/ban.cpp:445]   --->   Operation 64 'load' 'eps_2_2_3_load_1' <Predicate = (!icmp_ln445)> <Delay = 0.00>
ST_11 : Operation 65 [1/1] (0.00ns)   --->   "%eps_1_2_load_1 = load i32 %eps_1_2" [../src/ban.cpp:445]   --->   Operation 65 'load' 'eps_1_2_load_1' <Predicate = (icmp_ln445)> <Delay = 0.00>
ST_11 : Operation 66 [1/1] (0.00ns)   --->   "%eps_1_2_3_load_1 = load i32 %eps_1_2_3" [../src/ban.cpp:445]   --->   Operation 66 'load' 'eps_1_2_3_load_1' <Predicate = (!icmp_ln445)> <Delay = 0.00>
ST_11 : Operation 67 [1/1] (0.44ns)   --->   "%eps_2_2_5 = select i1 %icmp_ln445, i32 %eps_2_1, i32 %eps_2_2_3_load_1" [../src/ban.cpp:445]   --->   Operation 67 'select' 'eps_2_2_5' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 68 [1/1] (0.44ns)   --->   "%eps_2_2_6 = select i1 %icmp_ln445, i32 %eps_2_2_load_1, i32 %eps_2_1" [../src/ban.cpp:445]   --->   Operation 68 'select' 'eps_2_2_6' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 69 [1/1] (0.44ns)   --->   "%eps_1_2_5 = select i1 %icmp_ln445, i32 %eps_2_1, i32 %eps_1_2_3_load_1" [../src/ban.cpp:445]   --->   Operation 69 'select' 'eps_1_2_5' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 70 [1/1] (0.44ns)   --->   "%eps_1_2_6 = select i1 %icmp_ln445, i32 %eps_1_2_load_1, i32 %eps_2_1" [../src/ban.cpp:445]   --->   Operation 70 'select' 'eps_1_2_6' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 71 [3/3] (7.01ns)   --->   "%conv = fmul i32 %eps_2_1, i32 0.5" [../src/ban.cpp:446]   --->   Operation 71 'fmul' 'conv' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 72 [1/1] (0.00ns)   --->   "%store_ln445 = store i32 %eps_1_2_5, i32 %eps_1_2_3" [../src/ban.cpp:445]   --->   Operation 72 'store' 'store_ln445' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 73 [1/1] (0.00ns)   --->   "%store_ln445 = store i32 %eps_1_2_6, i32 %eps_1_2" [../src/ban.cpp:445]   --->   Operation 73 'store' 'store_ln445' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 74 [1/1] (0.00ns)   --->   "%store_ln445 = store i32 %eps_2_2_5, i32 %eps_2_2_3" [../src/ban.cpp:445]   --->   Operation 74 'store' 'store_ln445' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 75 [1/1] (0.00ns)   --->   "%store_ln445 = store i32 %eps_2_2_6, i32 %eps_2_2" [../src/ban.cpp:445]   --->   Operation 75 'store' 'store_ln445' <Predicate = true> <Delay = 0.00>

State 12 <SV = 11> <Delay = 7.01>
ST_12 : Operation 76 [2/3] (7.01ns)   --->   "%conv = fmul i32 %eps_2_1, i32 0.5" [../src/ban.cpp:446]   --->   Operation 76 'fmul' 'conv' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 7.01>
ST_13 : Operation 77 [1/3] (7.01ns)   --->   "%conv = fmul i32 %eps_2_1, i32 0.5" [../src/ban.cpp:446]   --->   Operation 77 'fmul' 'conv' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 86 [1/1] (0.00ns)   --->   "%eps_2_2_load = load i32 %eps_2_2"   --->   Operation 86 'load' 'eps_2_2_load' <Predicate = (icmp_ln444)> <Delay = 0.00>
ST_13 : Operation 87 [1/1] (0.00ns)   --->   "%eps_2_2_3_load = load i32 %eps_2_2_3"   --->   Operation 87 'load' 'eps_2_2_3_load' <Predicate = (icmp_ln444)> <Delay = 0.00>
ST_13 : Operation 88 [1/1] (0.00ns)   --->   "%num_res_load = load i32 %num_res_load_1"   --->   Operation 88 'load' 'num_res_load' <Predicate = (icmp_ln444)> <Delay = 0.00>
ST_13 : Operation 89 [1/1] (0.00ns)   --->   "%num_res_load_3 = load i32 %num_res_load_2"   --->   Operation 89 'load' 'num_res_load_3' <Predicate = (icmp_ln444)> <Delay = 0.00>
ST_13 : Operation 90 [1/1] (0.00ns)   --->   "%eps_1_2_load = load i32 %eps_1_2"   --->   Operation 90 'load' 'eps_1_2_load' <Predicate = (icmp_ln444)> <Delay = 0.00>
ST_13 : Operation 91 [1/1] (0.00ns)   --->   "%eps_1_2_3_load = load i32 %eps_1_2_3"   --->   Operation 91 'load' 'eps_1_2_3_load' <Predicate = (icmp_ln444)> <Delay = 0.00>
ST_13 : Operation 92 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %eps_1_1_02_out, i32 %eps_1_2_3_load"   --->   Operation 92 'write' 'write_ln0' <Predicate = (icmp_ln444)> <Delay = 0.00>
ST_13 : Operation 93 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %eps_1_2_01_out, i32 %eps_1_2_load"   --->   Operation 93 'write' 'write_ln0' <Predicate = (icmp_ln444)> <Delay = 0.00>
ST_13 : Operation 94 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %num_res_load_2_out, i32 %num_res_load_3"   --->   Operation 94 'write' 'write_ln0' <Predicate = (icmp_ln444)> <Delay = 0.00>
ST_13 : Operation 95 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %num_res_load_1_out, i32 %num_res_load"   --->   Operation 95 'write' 'write_ln0' <Predicate = (icmp_ln444)> <Delay = 0.00>
ST_13 : Operation 96 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %eps_2_1_08_out, i32 %eps_2_2_3_load"   --->   Operation 96 'write' 'write_ln0' <Predicate = (icmp_ln444)> <Delay = 0.00>
ST_13 : Operation 97 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %eps_2_2_07_out, i32 %eps_2_2_load"   --->   Operation 97 'write' 'write_ln0' <Predicate = (icmp_ln444)> <Delay = 0.00>
ST_13 : Operation 98 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 98 'ret' 'ret_ln0' <Predicate = (icmp_ln444)> <Delay = 0.00>

State 14 <SV = 13> <Delay = 0.44>
ST_14 : Operation 78 [1/1] (0.00ns)   --->   "%num_res_load_4 = load i32 %num_res_load_1" [../src/ban.cpp:446]   --->   Operation 78 'load' 'num_res_load_4' <Predicate = (!icmp_ln445)> <Delay = 0.00>
ST_14 : Operation 79 [1/1] (0.00ns)   --->   "%num_res_load_5 = load i32 %num_res_load_2" [../src/ban.cpp:446]   --->   Operation 79 'load' 'num_res_load_5' <Predicate = (icmp_ln445)> <Delay = 0.00>
ST_14 : Operation 80 [1/1] (0.00ns)   --->   "%specloopname_ln444 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9" [../src/ban.cpp:444]   --->   Operation 80 'specloopname' 'specloopname_ln444' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 81 [1/1] (0.44ns)   --->   "%select_ln446 = select i1 %icmp_ln445, i32 %num_res_load_5, i32 %conv" [../src/ban.cpp:446]   --->   Operation 81 'select' 'select_ln446' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 82 [1/1] (0.44ns)   --->   "%select_ln446_1 = select i1 %icmp_ln445, i32 %conv, i32 %num_res_load_4" [../src/ban.cpp:446]   --->   Operation 82 'select' 'select_ln446_1' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 83 [1/1] (0.00ns)   --->   "%store_ln446 = store i32 %select_ln446, i32 %num_res_load_2" [../src/ban.cpp:446]   --->   Operation 83 'store' 'store_ln446' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 84 [1/1] (0.00ns)   --->   "%store_ln446 = store i32 %select_ln446_1, i32 %num_res_load_1" [../src/ban.cpp:446]   --->   Operation 84 'store' 'store_ln446' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 85 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 85 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ p_read13]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ normalizer_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ eps_1_1_02_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ eps_1_2_01_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ num_res_load_2_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ num_res_load_1_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ eps_2_1_08_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ eps_2_2_07_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i_1                (alloca           ) [ 010000000000000]
eps_2_2            (alloca           ) [ 011111111111110]
eps_2_2_3          (alloca           ) [ 011111111111110]
num_res_load_1     (alloca           ) [ 011111111111111]
num_res_load_2     (alloca           ) [ 011111111111111]
eps_1_2            (alloca           ) [ 011111111111110]
eps_1_2_3          (alloca           ) [ 011111111111110]
normalizer_1_read  (read             ) [ 011111111110000]
p_read             (read             ) [ 000000000000000]
store_ln0          (store            ) [ 000000000000000]
br_ln0             (br               ) [ 000000000000000]
i                  (load             ) [ 000000000000000]
specpipeline_ln0   (specpipeline     ) [ 000000000000000]
icmp_ln444         (icmp             ) [ 011111111111110]
empty              (speclooptripcount) [ 000000000000000]
br_ln444           (br               ) [ 000000000000000]
shl_ln1            (bitconcatenate   ) [ 000000000000000]
add_ln445          (add              ) [ 000000000000000]
add_ln445_1        (add              ) [ 000000000000000]
zext_ln445         (zext             ) [ 000000000000000]
zext_ln445_1       (zext             ) [ 000000000000000]
zext_ln445_2       (zext             ) [ 000000000000000]
add_ln445_2        (add              ) [ 000000000000000]
zext_ln445_3       (zext             ) [ 000000000000000]
shl_ln445          (shl              ) [ 000000000000000]
tmp                (bitselect        ) [ 000000000000000]
select_ln445       (select           ) [ 000000000000000]
shl_ln445_1        (shl              ) [ 000000000000000]
zext_ln445_4       (zext             ) [ 000000000000000]
sub_ln445          (sub              ) [ 000000000000000]
and_ln445          (and              ) [ 000000000000000]
lshr_ln445         (lshr             ) [ 000000000000000]
trunc_ln445        (trunc            ) [ 011000000000000]
icmp_ln445         (icmp             ) [ 011111111111111]
add_ln444          (add              ) [ 000000000000000]
store_ln444        (store            ) [ 000000000000000]
bitcast_ln445      (bitcast          ) [ 010111111110000]
eps_2_1            (fdiv             ) [ 010000000001110]
eps_2_2_load_1     (load             ) [ 000000000000000]
eps_2_2_3_load_1   (load             ) [ 000000000000000]
eps_1_2_load_1     (load             ) [ 000000000000000]
eps_1_2_3_load_1   (load             ) [ 000000000000000]
eps_2_2_5          (select           ) [ 000000000000000]
eps_2_2_6          (select           ) [ 000000000000000]
eps_1_2_5          (select           ) [ 000000000000000]
eps_1_2_6          (select           ) [ 000000000000000]
store_ln445        (store            ) [ 000000000000000]
store_ln445        (store            ) [ 000000000000000]
store_ln445        (store            ) [ 000000000000000]
store_ln445        (store            ) [ 000000000000000]
conv               (fmul             ) [ 010000000000001]
num_res_load_4     (load             ) [ 000000000000000]
num_res_load_5     (load             ) [ 000000000000000]
specloopname_ln444 (specloopname     ) [ 000000000000000]
select_ln446       (select           ) [ 000000000000000]
select_ln446_1     (select           ) [ 000000000000000]
store_ln446        (store            ) [ 000000000000000]
store_ln446        (store            ) [ 000000000000000]
br_ln0             (br               ) [ 000000000000000]
eps_2_2_load       (load             ) [ 000000000000000]
eps_2_2_3_load     (load             ) [ 000000000000000]
num_res_load       (load             ) [ 000000000000000]
num_res_load_3     (load             ) [ 000000000000000]
eps_1_2_load       (load             ) [ 000000000000000]
eps_1_2_3_load     (load             ) [ 000000000000000]
write_ln0          (write            ) [ 000000000000000]
write_ln0          (write            ) [ 000000000000000]
write_ln0          (write            ) [ 000000000000000]
write_ln0          (write            ) [ 000000000000000]
write_ln0          (write            ) [ 000000000000000]
write_ln0          (write            ) [ 000000000000000]
ret_ln0            (ret              ) [ 000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="p_read13">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read13"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="normalizer_1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="normalizer_1"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="eps_1_1_02_out">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="eps_1_1_02_out"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="eps_1_2_01_out">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="eps_1_2_01_out"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="num_res_load_2_out">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="num_res_load_2_out"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="num_res_load_1_out">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="num_res_load_1_out"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="eps_2_1_08_out">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="eps_2_1_08_out"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="eps_2_2_07_out">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="eps_2_2_07_out"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.float"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i128"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i2.i5"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i8.i32"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.floatP0A"/></StgValue>
</bind>
</comp>

<comp id="66" class="1004" name="i_1_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="1" slack="0"/>
<pin id="68" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i_1/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="eps_2_2_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="1" slack="0"/>
<pin id="72" dir="1" index="1" bw="32" slack="10"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="eps_2_2/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="eps_2_2_3_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="1" slack="0"/>
<pin id="76" dir="1" index="1" bw="32" slack="10"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="eps_2_2_3/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="num_res_load_1_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="1" slack="0"/>
<pin id="80" dir="1" index="1" bw="32" slack="12"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="num_res_load_1/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="num_res_load_2_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="1" slack="0"/>
<pin id="84" dir="1" index="1" bw="32" slack="12"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="num_res_load_2/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="eps_1_2_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="1" slack="0"/>
<pin id="88" dir="1" index="1" bw="32" slack="10"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="eps_1_2/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="eps_1_2_3_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="1" slack="0"/>
<pin id="92" dir="1" index="1" bw="32" slack="10"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="eps_1_2_3/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="normalizer_1_read_read_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="32" slack="0"/>
<pin id="96" dir="0" index="1" bw="32" slack="0"/>
<pin id="97" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="normalizer_1_read/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="p_read_read_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="128" slack="0"/>
<pin id="102" dir="0" index="1" bw="128" slack="0"/>
<pin id="103" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="write_ln0_write_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="0" slack="0"/>
<pin id="108" dir="0" index="1" bw="32" slack="0"/>
<pin id="109" dir="0" index="2" bw="32" slack="0"/>
<pin id="110" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/13 "/>
</bind>
</comp>

<comp id="113" class="1004" name="write_ln0_write_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="0" slack="0"/>
<pin id="115" dir="0" index="1" bw="32" slack="0"/>
<pin id="116" dir="0" index="2" bw="32" slack="0"/>
<pin id="117" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/13 "/>
</bind>
</comp>

<comp id="120" class="1004" name="write_ln0_write_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="0" slack="0"/>
<pin id="122" dir="0" index="1" bw="32" slack="0"/>
<pin id="123" dir="0" index="2" bw="32" slack="0"/>
<pin id="124" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/13 "/>
</bind>
</comp>

<comp id="127" class="1004" name="write_ln0_write_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="0" slack="0"/>
<pin id="129" dir="0" index="1" bw="32" slack="0"/>
<pin id="130" dir="0" index="2" bw="32" slack="0"/>
<pin id="131" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/13 "/>
</bind>
</comp>

<comp id="134" class="1004" name="write_ln0_write_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="0" slack="0"/>
<pin id="136" dir="0" index="1" bw="32" slack="0"/>
<pin id="137" dir="0" index="2" bw="32" slack="0"/>
<pin id="138" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/13 "/>
</bind>
</comp>

<comp id="141" class="1004" name="write_ln0_write_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="0" slack="0"/>
<pin id="143" dir="0" index="1" bw="32" slack="0"/>
<pin id="144" dir="0" index="2" bw="32" slack="0"/>
<pin id="145" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/13 "/>
</bind>
</comp>

<comp id="148" class="1004" name="grp_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="32" slack="1"/>
<pin id="150" dir="0" index="1" bw="32" slack="0"/>
<pin id="151" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="conv/11 "/>
</bind>
</comp>

<comp id="153" class="1004" name="grp_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="32" slack="0"/>
<pin id="155" dir="0" index="1" bw="32" slack="1"/>
<pin id="156" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fdiv(16) " fcode="fdiv"/>
<opset="eps_2_1/2 "/>
</bind>
</comp>

<comp id="157" class="1004" name="store_ln0_store_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="1" slack="0"/>
<pin id="159" dir="0" index="1" bw="2" slack="0"/>
<pin id="160" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="i_load_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="2" slack="0"/>
<pin id="164" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="165" class="1004" name="icmp_ln444_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="2" slack="0"/>
<pin id="167" dir="0" index="1" bw="1" slack="0"/>
<pin id="168" dir="1" index="2" bw="1" slack="12"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln444/1 "/>
</bind>
</comp>

<comp id="171" class="1004" name="shl_ln1_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="7" slack="0"/>
<pin id="173" dir="0" index="1" bw="2" slack="0"/>
<pin id="174" dir="0" index="2" bw="1" slack="0"/>
<pin id="175" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1/1 "/>
</bind>
</comp>

<comp id="179" class="1004" name="add_ln445_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="7" slack="0"/>
<pin id="181" dir="0" index="1" bw="7" slack="0"/>
<pin id="182" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln445/1 "/>
</bind>
</comp>

<comp id="185" class="1004" name="add_ln445_1_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="7" slack="0"/>
<pin id="187" dir="0" index="1" bw="7" slack="0"/>
<pin id="188" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln445_1/1 "/>
</bind>
</comp>

<comp id="191" class="1004" name="zext_ln445_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="7" slack="0"/>
<pin id="193" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln445/1 "/>
</bind>
</comp>

<comp id="195" class="1004" name="zext_ln445_1_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="7" slack="0"/>
<pin id="197" dir="1" index="1" bw="97" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln445_1/1 "/>
</bind>
</comp>

<comp id="199" class="1004" name="zext_ln445_2_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="7" slack="0"/>
<pin id="201" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln445_2/1 "/>
</bind>
</comp>

<comp id="203" class="1004" name="add_ln445_2_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="7" slack="0"/>
<pin id="205" dir="0" index="1" bw="1" slack="0"/>
<pin id="206" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln445_2/1 "/>
</bind>
</comp>

<comp id="209" class="1004" name="zext_ln445_3_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="8" slack="0"/>
<pin id="211" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln445_3/1 "/>
</bind>
</comp>

<comp id="213" class="1004" name="shl_ln445_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="1" slack="0"/>
<pin id="215" dir="0" index="1" bw="8" slack="0"/>
<pin id="216" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln445/1 "/>
</bind>
</comp>

<comp id="219" class="1004" name="tmp_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="1" slack="0"/>
<pin id="221" dir="0" index="1" bw="8" slack="0"/>
<pin id="222" dir="0" index="2" bw="4" slack="0"/>
<pin id="223" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="227" class="1004" name="select_ln445_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="1" slack="0"/>
<pin id="229" dir="0" index="1" bw="1" slack="0"/>
<pin id="230" dir="0" index="2" bw="128" slack="0"/>
<pin id="231" dir="1" index="3" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln445/1 "/>
</bind>
</comp>

<comp id="235" class="1004" name="shl_ln445_1_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="1" slack="0"/>
<pin id="237" dir="0" index="1" bw="7" slack="0"/>
<pin id="238" dir="1" index="2" bw="97" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln445_1/1 "/>
</bind>
</comp>

<comp id="241" class="1004" name="zext_ln445_4_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="97" slack="0"/>
<pin id="243" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln445_4/1 "/>
</bind>
</comp>

<comp id="245" class="1004" name="sub_ln445_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="128" slack="0"/>
<pin id="247" dir="0" index="1" bw="97" slack="0"/>
<pin id="248" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln445/1 "/>
</bind>
</comp>

<comp id="251" class="1004" name="and_ln445_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="128" slack="0"/>
<pin id="253" dir="0" index="1" bw="128" slack="0"/>
<pin id="254" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln445/1 "/>
</bind>
</comp>

<comp id="257" class="1004" name="lshr_ln445_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="128" slack="0"/>
<pin id="259" dir="0" index="1" bw="7" slack="0"/>
<pin id="260" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln445/1 "/>
</bind>
</comp>

<comp id="263" class="1004" name="trunc_ln445_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="128" slack="0"/>
<pin id="265" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln445/1 "/>
</bind>
</comp>

<comp id="267" class="1004" name="icmp_ln445_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="2" slack="0"/>
<pin id="269" dir="0" index="1" bw="1" slack="0"/>
<pin id="270" dir="1" index="2" bw="1" slack="10"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln445/1 "/>
</bind>
</comp>

<comp id="273" class="1004" name="add_ln444_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="2" slack="0"/>
<pin id="275" dir="0" index="1" bw="1" slack="0"/>
<pin id="276" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln444/1 "/>
</bind>
</comp>

<comp id="279" class="1004" name="store_ln444_store_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="2" slack="0"/>
<pin id="281" dir="0" index="1" bw="2" slack="0"/>
<pin id="282" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln444/1 "/>
</bind>
</comp>

<comp id="284" class="1004" name="bitcast_ln445_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="32" slack="1"/>
<pin id="286" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln445/2 "/>
</bind>
</comp>

<comp id="288" class="1004" name="eps_2_2_load_1_load_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="32" slack="10"/>
<pin id="290" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="eps_2_2_load_1/11 "/>
</bind>
</comp>

<comp id="291" class="1004" name="eps_2_2_3_load_1_load_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="32" slack="10"/>
<pin id="293" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="eps_2_2_3_load_1/11 "/>
</bind>
</comp>

<comp id="294" class="1004" name="eps_1_2_load_1_load_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="32" slack="10"/>
<pin id="296" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="eps_1_2_load_1/11 "/>
</bind>
</comp>

<comp id="297" class="1004" name="eps_1_2_3_load_1_load_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="32" slack="10"/>
<pin id="299" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="eps_1_2_3_load_1/11 "/>
</bind>
</comp>

<comp id="300" class="1004" name="eps_2_2_5_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="1" slack="10"/>
<pin id="302" dir="0" index="1" bw="32" slack="1"/>
<pin id="303" dir="0" index="2" bw="32" slack="0"/>
<pin id="304" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="eps_2_2_5/11 "/>
</bind>
</comp>

<comp id="306" class="1004" name="eps_2_2_6_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="1" slack="10"/>
<pin id="308" dir="0" index="1" bw="32" slack="0"/>
<pin id="309" dir="0" index="2" bw="32" slack="1"/>
<pin id="310" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="eps_2_2_6/11 "/>
</bind>
</comp>

<comp id="312" class="1004" name="eps_1_2_5_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="1" slack="10"/>
<pin id="314" dir="0" index="1" bw="32" slack="1"/>
<pin id="315" dir="0" index="2" bw="32" slack="0"/>
<pin id="316" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="eps_1_2_5/11 "/>
</bind>
</comp>

<comp id="318" class="1004" name="eps_1_2_6_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="1" slack="10"/>
<pin id="320" dir="0" index="1" bw="32" slack="0"/>
<pin id="321" dir="0" index="2" bw="32" slack="1"/>
<pin id="322" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="eps_1_2_6/11 "/>
</bind>
</comp>

<comp id="324" class="1004" name="store_ln445_store_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="32" slack="0"/>
<pin id="326" dir="0" index="1" bw="32" slack="10"/>
<pin id="327" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln445/11 "/>
</bind>
</comp>

<comp id="329" class="1004" name="store_ln445_store_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="32" slack="0"/>
<pin id="331" dir="0" index="1" bw="32" slack="10"/>
<pin id="332" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln445/11 "/>
</bind>
</comp>

<comp id="334" class="1004" name="store_ln445_store_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="32" slack="0"/>
<pin id="336" dir="0" index="1" bw="32" slack="10"/>
<pin id="337" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln445/11 "/>
</bind>
</comp>

<comp id="339" class="1004" name="store_ln445_store_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="32" slack="0"/>
<pin id="341" dir="0" index="1" bw="32" slack="10"/>
<pin id="342" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln445/11 "/>
</bind>
</comp>

<comp id="344" class="1004" name="num_res_load_4_load_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="32" slack="13"/>
<pin id="346" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="num_res_load_4/14 "/>
</bind>
</comp>

<comp id="347" class="1004" name="num_res_load_5_load_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="32" slack="13"/>
<pin id="349" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="num_res_load_5/14 "/>
</bind>
</comp>

<comp id="350" class="1004" name="select_ln446_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="1" slack="13"/>
<pin id="352" dir="0" index="1" bw="32" slack="0"/>
<pin id="353" dir="0" index="2" bw="32" slack="1"/>
<pin id="354" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln446/14 "/>
</bind>
</comp>

<comp id="356" class="1004" name="select_ln446_1_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="1" slack="13"/>
<pin id="358" dir="0" index="1" bw="32" slack="1"/>
<pin id="359" dir="0" index="2" bw="32" slack="0"/>
<pin id="360" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln446_1/14 "/>
</bind>
</comp>

<comp id="362" class="1004" name="store_ln446_store_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="32" slack="0"/>
<pin id="364" dir="0" index="1" bw="32" slack="13"/>
<pin id="365" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln446/14 "/>
</bind>
</comp>

<comp id="367" class="1004" name="store_ln446_store_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="32" slack="0"/>
<pin id="369" dir="0" index="1" bw="32" slack="13"/>
<pin id="370" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln446/14 "/>
</bind>
</comp>

<comp id="372" class="1004" name="eps_2_2_load_load_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="32" slack="12"/>
<pin id="374" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="eps_2_2_load/13 "/>
</bind>
</comp>

<comp id="376" class="1004" name="eps_2_2_3_load_load_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="32" slack="12"/>
<pin id="378" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="eps_2_2_3_load/13 "/>
</bind>
</comp>

<comp id="380" class="1004" name="num_res_load_load_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="32" slack="12"/>
<pin id="382" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="num_res_load/13 "/>
</bind>
</comp>

<comp id="384" class="1004" name="num_res_load_3_load_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="32" slack="12"/>
<pin id="386" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="num_res_load_3/13 "/>
</bind>
</comp>

<comp id="388" class="1004" name="eps_1_2_load_load_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="32" slack="12"/>
<pin id="390" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="eps_1_2_load/13 "/>
</bind>
</comp>

<comp id="392" class="1004" name="eps_1_2_3_load_load_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="32" slack="12"/>
<pin id="394" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="eps_1_2_3_load/13 "/>
</bind>
</comp>

<comp id="396" class="1005" name="i_1_reg_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="2" slack="0"/>
<pin id="398" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="403" class="1005" name="eps_2_2_reg_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="32" slack="10"/>
<pin id="405" dir="1" index="1" bw="32" slack="10"/>
</pin_list>
<bind>
<opset="eps_2_2 "/>
</bind>
</comp>

<comp id="410" class="1005" name="eps_2_2_3_reg_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="32" slack="10"/>
<pin id="412" dir="1" index="1" bw="32" slack="10"/>
</pin_list>
<bind>
<opset="eps_2_2_3 "/>
</bind>
</comp>

<comp id="417" class="1005" name="num_res_load_1_reg_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="32" slack="12"/>
<pin id="419" dir="1" index="1" bw="32" slack="12"/>
</pin_list>
<bind>
<opset="num_res_load_1 "/>
</bind>
</comp>

<comp id="424" class="1005" name="num_res_load_2_reg_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="32" slack="12"/>
<pin id="426" dir="1" index="1" bw="32" slack="12"/>
</pin_list>
<bind>
<opset="num_res_load_2 "/>
</bind>
</comp>

<comp id="431" class="1005" name="eps_1_2_reg_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="32" slack="10"/>
<pin id="433" dir="1" index="1" bw="32" slack="10"/>
</pin_list>
<bind>
<opset="eps_1_2 "/>
</bind>
</comp>

<comp id="438" class="1005" name="eps_1_2_3_reg_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="32" slack="10"/>
<pin id="440" dir="1" index="1" bw="32" slack="10"/>
</pin_list>
<bind>
<opset="eps_1_2_3 "/>
</bind>
</comp>

<comp id="445" class="1005" name="normalizer_1_read_reg_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="32" slack="1"/>
<pin id="447" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="normalizer_1_read "/>
</bind>
</comp>

<comp id="450" class="1005" name="icmp_ln444_reg_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="1" slack="12"/>
<pin id="452" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln444 "/>
</bind>
</comp>

<comp id="454" class="1005" name="trunc_ln445_reg_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="32" slack="1"/>
<pin id="456" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln445 "/>
</bind>
</comp>

<comp id="459" class="1005" name="icmp_ln445_reg_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="1" slack="10"/>
<pin id="461" dir="1" index="1" bw="1" slack="10"/>
</pin_list>
<bind>
<opset="icmp_ln445 "/>
</bind>
</comp>

<comp id="469" class="1005" name="bitcast_ln445_reg_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="32" slack="1"/>
<pin id="471" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln445 "/>
</bind>
</comp>

<comp id="474" class="1005" name="eps_2_1_reg_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="32" slack="1"/>
<pin id="476" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="eps_2_1 "/>
</bind>
</comp>

<comp id="483" class="1005" name="conv_reg_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="32" slack="1"/>
<pin id="485" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="conv "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="69"><net_src comp="16" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="73"><net_src comp="16" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="77"><net_src comp="16" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="81"><net_src comp="16" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="85"><net_src comp="16" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="89"><net_src comp="16" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="93"><net_src comp="16" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="98"><net_src comp="18" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="99"><net_src comp="2" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="104"><net_src comp="20" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="105"><net_src comp="0" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="111"><net_src comp="64" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="112"><net_src comp="4" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="118"><net_src comp="64" pin="0"/><net_sink comp="113" pin=0"/></net>

<net id="119"><net_src comp="6" pin="0"/><net_sink comp="113" pin=1"/></net>

<net id="125"><net_src comp="64" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="126"><net_src comp="8" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="132"><net_src comp="64" pin="0"/><net_sink comp="127" pin=0"/></net>

<net id="133"><net_src comp="10" pin="0"/><net_sink comp="127" pin=1"/></net>

<net id="139"><net_src comp="64" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="140"><net_src comp="12" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="146"><net_src comp="64" pin="0"/><net_sink comp="141" pin=0"/></net>

<net id="147"><net_src comp="14" pin="0"/><net_sink comp="141" pin=1"/></net>

<net id="152"><net_src comp="58" pin="0"/><net_sink comp="148" pin=1"/></net>

<net id="161"><net_src comp="22" pin="0"/><net_sink comp="157" pin=0"/></net>

<net id="169"><net_src comp="162" pin="1"/><net_sink comp="165" pin=0"/></net>

<net id="170"><net_src comp="32" pin="0"/><net_sink comp="165" pin=1"/></net>

<net id="176"><net_src comp="38" pin="0"/><net_sink comp="171" pin=0"/></net>

<net id="177"><net_src comp="162" pin="1"/><net_sink comp="171" pin=1"/></net>

<net id="178"><net_src comp="40" pin="0"/><net_sink comp="171" pin=2"/></net>

<net id="183"><net_src comp="171" pin="3"/><net_sink comp="179" pin=0"/></net>

<net id="184"><net_src comp="42" pin="0"/><net_sink comp="179" pin=1"/></net>

<net id="189"><net_src comp="171" pin="3"/><net_sink comp="185" pin=0"/></net>

<net id="190"><net_src comp="44" pin="0"/><net_sink comp="185" pin=1"/></net>

<net id="194"><net_src comp="179" pin="2"/><net_sink comp="191" pin=0"/></net>

<net id="198"><net_src comp="179" pin="2"/><net_sink comp="195" pin=0"/></net>

<net id="202"><net_src comp="185" pin="2"/><net_sink comp="199" pin=0"/></net>

<net id="207"><net_src comp="199" pin="1"/><net_sink comp="203" pin=0"/></net>

<net id="208"><net_src comp="46" pin="0"/><net_sink comp="203" pin=1"/></net>

<net id="212"><net_src comp="203" pin="2"/><net_sink comp="209" pin=0"/></net>

<net id="217"><net_src comp="48" pin="0"/><net_sink comp="213" pin=0"/></net>

<net id="218"><net_src comp="209" pin="1"/><net_sink comp="213" pin=1"/></net>

<net id="224"><net_src comp="50" pin="0"/><net_sink comp="219" pin=0"/></net>

<net id="225"><net_src comp="203" pin="2"/><net_sink comp="219" pin=1"/></net>

<net id="226"><net_src comp="52" pin="0"/><net_sink comp="219" pin=2"/></net>

<net id="232"><net_src comp="219" pin="3"/><net_sink comp="227" pin=0"/></net>

<net id="233"><net_src comp="54" pin="0"/><net_sink comp="227" pin=1"/></net>

<net id="234"><net_src comp="213" pin="2"/><net_sink comp="227" pin=2"/></net>

<net id="239"><net_src comp="56" pin="0"/><net_sink comp="235" pin=0"/></net>

<net id="240"><net_src comp="195" pin="1"/><net_sink comp="235" pin=1"/></net>

<net id="244"><net_src comp="235" pin="2"/><net_sink comp="241" pin=0"/></net>

<net id="249"><net_src comp="227" pin="3"/><net_sink comp="245" pin=0"/></net>

<net id="250"><net_src comp="241" pin="1"/><net_sink comp="245" pin=1"/></net>

<net id="255"><net_src comp="245" pin="2"/><net_sink comp="251" pin=0"/></net>

<net id="256"><net_src comp="100" pin="2"/><net_sink comp="251" pin=1"/></net>

<net id="261"><net_src comp="251" pin="2"/><net_sink comp="257" pin=0"/></net>

<net id="262"><net_src comp="191" pin="1"/><net_sink comp="257" pin=1"/></net>

<net id="266"><net_src comp="257" pin="2"/><net_sink comp="263" pin=0"/></net>

<net id="271"><net_src comp="162" pin="1"/><net_sink comp="267" pin=0"/></net>

<net id="272"><net_src comp="22" pin="0"/><net_sink comp="267" pin=1"/></net>

<net id="277"><net_src comp="162" pin="1"/><net_sink comp="273" pin=0"/></net>

<net id="278"><net_src comp="22" pin="0"/><net_sink comp="273" pin=1"/></net>

<net id="283"><net_src comp="273" pin="2"/><net_sink comp="279" pin=0"/></net>

<net id="287"><net_src comp="284" pin="1"/><net_sink comp="153" pin=0"/></net>

<net id="305"><net_src comp="291" pin="1"/><net_sink comp="300" pin=2"/></net>

<net id="311"><net_src comp="288" pin="1"/><net_sink comp="306" pin=1"/></net>

<net id="317"><net_src comp="297" pin="1"/><net_sink comp="312" pin=2"/></net>

<net id="323"><net_src comp="294" pin="1"/><net_sink comp="318" pin=1"/></net>

<net id="328"><net_src comp="312" pin="3"/><net_sink comp="324" pin=0"/></net>

<net id="333"><net_src comp="318" pin="3"/><net_sink comp="329" pin=0"/></net>

<net id="338"><net_src comp="300" pin="3"/><net_sink comp="334" pin=0"/></net>

<net id="343"><net_src comp="306" pin="3"/><net_sink comp="339" pin=0"/></net>

<net id="355"><net_src comp="347" pin="1"/><net_sink comp="350" pin=1"/></net>

<net id="361"><net_src comp="344" pin="1"/><net_sink comp="356" pin=2"/></net>

<net id="366"><net_src comp="350" pin="3"/><net_sink comp="362" pin=0"/></net>

<net id="371"><net_src comp="356" pin="3"/><net_sink comp="367" pin=0"/></net>

<net id="375"><net_src comp="372" pin="1"/><net_sink comp="141" pin=2"/></net>

<net id="379"><net_src comp="376" pin="1"/><net_sink comp="134" pin=2"/></net>

<net id="383"><net_src comp="380" pin="1"/><net_sink comp="127" pin=2"/></net>

<net id="387"><net_src comp="384" pin="1"/><net_sink comp="120" pin=2"/></net>

<net id="391"><net_src comp="388" pin="1"/><net_sink comp="113" pin=2"/></net>

<net id="395"><net_src comp="392" pin="1"/><net_sink comp="106" pin=2"/></net>

<net id="399"><net_src comp="66" pin="1"/><net_sink comp="396" pin=0"/></net>

<net id="400"><net_src comp="396" pin="1"/><net_sink comp="157" pin=1"/></net>

<net id="401"><net_src comp="396" pin="1"/><net_sink comp="162" pin=0"/></net>

<net id="402"><net_src comp="396" pin="1"/><net_sink comp="279" pin=1"/></net>

<net id="406"><net_src comp="70" pin="1"/><net_sink comp="403" pin=0"/></net>

<net id="407"><net_src comp="403" pin="1"/><net_sink comp="288" pin=0"/></net>

<net id="408"><net_src comp="403" pin="1"/><net_sink comp="339" pin=1"/></net>

<net id="409"><net_src comp="403" pin="1"/><net_sink comp="372" pin=0"/></net>

<net id="413"><net_src comp="74" pin="1"/><net_sink comp="410" pin=0"/></net>

<net id="414"><net_src comp="410" pin="1"/><net_sink comp="291" pin=0"/></net>

<net id="415"><net_src comp="410" pin="1"/><net_sink comp="334" pin=1"/></net>

<net id="416"><net_src comp="410" pin="1"/><net_sink comp="376" pin=0"/></net>

<net id="420"><net_src comp="78" pin="1"/><net_sink comp="417" pin=0"/></net>

<net id="421"><net_src comp="417" pin="1"/><net_sink comp="344" pin=0"/></net>

<net id="422"><net_src comp="417" pin="1"/><net_sink comp="367" pin=1"/></net>

<net id="423"><net_src comp="417" pin="1"/><net_sink comp="380" pin=0"/></net>

<net id="427"><net_src comp="82" pin="1"/><net_sink comp="424" pin=0"/></net>

<net id="428"><net_src comp="424" pin="1"/><net_sink comp="347" pin=0"/></net>

<net id="429"><net_src comp="424" pin="1"/><net_sink comp="362" pin=1"/></net>

<net id="430"><net_src comp="424" pin="1"/><net_sink comp="384" pin=0"/></net>

<net id="434"><net_src comp="86" pin="1"/><net_sink comp="431" pin=0"/></net>

<net id="435"><net_src comp="431" pin="1"/><net_sink comp="294" pin=0"/></net>

<net id="436"><net_src comp="431" pin="1"/><net_sink comp="329" pin=1"/></net>

<net id="437"><net_src comp="431" pin="1"/><net_sink comp="388" pin=0"/></net>

<net id="441"><net_src comp="90" pin="1"/><net_sink comp="438" pin=0"/></net>

<net id="442"><net_src comp="438" pin="1"/><net_sink comp="297" pin=0"/></net>

<net id="443"><net_src comp="438" pin="1"/><net_sink comp="324" pin=1"/></net>

<net id="444"><net_src comp="438" pin="1"/><net_sink comp="392" pin=0"/></net>

<net id="448"><net_src comp="94" pin="2"/><net_sink comp="445" pin=0"/></net>

<net id="449"><net_src comp="445" pin="1"/><net_sink comp="153" pin=1"/></net>

<net id="453"><net_src comp="165" pin="2"/><net_sink comp="450" pin=0"/></net>

<net id="457"><net_src comp="263" pin="1"/><net_sink comp="454" pin=0"/></net>

<net id="458"><net_src comp="454" pin="1"/><net_sink comp="284" pin=0"/></net>

<net id="462"><net_src comp="267" pin="2"/><net_sink comp="459" pin=0"/></net>

<net id="463"><net_src comp="459" pin="1"/><net_sink comp="300" pin=0"/></net>

<net id="464"><net_src comp="459" pin="1"/><net_sink comp="306" pin=0"/></net>

<net id="465"><net_src comp="459" pin="1"/><net_sink comp="312" pin=0"/></net>

<net id="466"><net_src comp="459" pin="1"/><net_sink comp="318" pin=0"/></net>

<net id="467"><net_src comp="459" pin="1"/><net_sink comp="350" pin=0"/></net>

<net id="468"><net_src comp="459" pin="1"/><net_sink comp="356" pin=0"/></net>

<net id="472"><net_src comp="284" pin="1"/><net_sink comp="469" pin=0"/></net>

<net id="473"><net_src comp="469" pin="1"/><net_sink comp="153" pin=0"/></net>

<net id="477"><net_src comp="153" pin="2"/><net_sink comp="474" pin=0"/></net>

<net id="478"><net_src comp="474" pin="1"/><net_sink comp="300" pin=1"/></net>

<net id="479"><net_src comp="474" pin="1"/><net_sink comp="306" pin=2"/></net>

<net id="480"><net_src comp="474" pin="1"/><net_sink comp="312" pin=1"/></net>

<net id="481"><net_src comp="474" pin="1"/><net_sink comp="318" pin=2"/></net>

<net id="482"><net_src comp="474" pin="1"/><net_sink comp="148" pin=0"/></net>

<net id="486"><net_src comp="148" pin="2"/><net_sink comp="483" pin=0"/></net>

<net id="487"><net_src comp="483" pin="1"/><net_sink comp="350" pin=2"/></net>

<net id="488"><net_src comp="483" pin="1"/><net_sink comp="356" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: eps_1_1_02_out | {13 }
	Port: eps_1_2_01_out | {13 }
	Port: num_res_load_2_out | {13 }
	Port: num_res_load_1_out | {13 }
	Port: eps_2_1_08_out | {13 }
	Port: eps_2_2_07_out | {13 }
 - Input state : 
	Port: sqrt_Pipeline_VITIS_LOOP_444_1 : p_read13 | {1 }
	Port: sqrt_Pipeline_VITIS_LOOP_444_1 : normalizer_1 | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
		i : 1
		icmp_ln444 : 2
		br_ln444 : 3
		shl_ln1 : 2
		add_ln445 : 3
		add_ln445_1 : 3
		zext_ln445 : 4
		zext_ln445_1 : 4
		zext_ln445_2 : 4
		add_ln445_2 : 5
		zext_ln445_3 : 6
		shl_ln445 : 7
		tmp : 6
		select_ln445 : 8
		shl_ln445_1 : 5
		zext_ln445_4 : 6
		sub_ln445 : 9
		and_ln445 : 10
		lshr_ln445 : 10
		trunc_ln445 : 11
		icmp_ln445 : 2
		add_ln444 : 2
		store_ln444 : 3
	State 2
		eps_2_1 : 1
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
		eps_2_2_5 : 1
		eps_2_2_6 : 1
		eps_1_2_5 : 1
		eps_1_2_6 : 1
		store_ln445 : 2
		store_ln445 : 2
		store_ln445 : 2
		store_ln445 : 2
	State 12
	State 13
		write_ln0 : 1
		write_ln0 : 1
		write_ln0 : 1
		write_ln0 : 1
		write_ln0 : 1
		write_ln0 : 1
	State 14
		select_ln446 : 1
		select_ln446_1 : 1
		store_ln446 : 2
		store_ln446 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------|---------|---------|---------|
| Operation|        Functional Unit       |   DSP   |    FF   |   LUT   |
|----------|------------------------------|---------|---------|---------|
|   lshr   |       lshr_ln445_fu_257      |    0    |    0    |   423   |
|----------|------------------------------|---------|---------|---------|
|          |      select_ln445_fu_227     |    0    |    0    |   107   |
|          |       eps_2_2_5_fu_300       |    0    |    0    |    32   |
|          |       eps_2_2_6_fu_306       |    0    |    0    |    32   |
|  select  |       eps_1_2_5_fu_312       |    0    |    0    |    32   |
|          |       eps_1_2_6_fu_318       |    0    |    0    |    32   |
|          |      select_ln446_fu_350     |    0    |    0    |    32   |
|          |     select_ln446_1_fu_356    |    0    |    0    |    32   |
|----------|------------------------------|---------|---------|---------|
|   fmul   |          grp_fu_148          |    3    |   128   |   135   |
|----------|------------------------------|---------|---------|---------|
|    sub   |       sub_ln445_fu_245       |    0    |    0    |   135   |
|----------|------------------------------|---------|---------|---------|
|    and   |       and_ln445_fu_251       |    0    |    0    |   128   |
|----------|------------------------------|---------|---------|---------|
|          |       add_ln445_fu_179       |    0    |    0    |    14   |
|    add   |      add_ln445_1_fu_185      |    0    |    0    |    14   |
|          |      add_ln445_2_fu_203      |    0    |    0    |    14   |
|          |       add_ln444_fu_273       |    0    |    0    |    9    |
|----------|------------------------------|---------|---------|---------|
|    shl   |       shl_ln445_fu_213       |    0    |    0    |    16   |
|          |      shl_ln445_1_fu_235      |    0    |    0    |    14   |
|----------|------------------------------|---------|---------|---------|
|   icmp   |       icmp_ln444_fu_165      |    0    |    0    |    8    |
|          |       icmp_ln445_fu_267      |    0    |    0    |    8    |
|----------|------------------------------|---------|---------|---------|
|   read   | normalizer_1_read_read_fu_94 |    0    |    0    |    0    |
|          |      p_read_read_fu_100      |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |    write_ln0_write_fu_106    |    0    |    0    |    0    |
|          |    write_ln0_write_fu_113    |    0    |    0    |    0    |
|   write  |    write_ln0_write_fu_120    |    0    |    0    |    0    |
|          |    write_ln0_write_fu_127    |    0    |    0    |    0    |
|          |    write_ln0_write_fu_134    |    0    |    0    |    0    |
|          |    write_ln0_write_fu_141    |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|   fdiv   |          grp_fu_153          |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|bitconcatenate|        shl_ln1_fu_171        |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |       zext_ln445_fu_191      |    0    |    0    |    0    |
|          |      zext_ln445_1_fu_195     |    0    |    0    |    0    |
|   zext   |      zext_ln445_2_fu_199     |    0    |    0    |    0    |
|          |      zext_ln445_3_fu_209     |    0    |    0    |    0    |
|          |      zext_ln445_4_fu_241     |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
| bitselect|          tmp_fu_219          |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|   trunc  |      trunc_ln445_fu_263      |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|   Total  |                              |    3    |   128   |   1217  |
|----------|------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
|  bitcast_ln445_reg_469  |   32   |
|       conv_reg_483      |   32   |
|    eps_1_2_3_reg_438    |   32   |
|     eps_1_2_reg_431     |   32   |
|     eps_2_1_reg_474     |   32   |
|    eps_2_2_3_reg_410    |   32   |
|     eps_2_2_reg_403     |   32   |
|       i_1_reg_396       |    2   |
|    icmp_ln444_reg_450   |    1   |
|    icmp_ln445_reg_459   |    1   |
|normalizer_1_read_reg_445|   32   |
|  num_res_load_1_reg_417 |   32   |
|  num_res_load_2_reg_424 |   32   |
|   trunc_ln445_reg_454   |   32   |
+-------------------------+--------+
|          Total          |   356  |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|------------|------|------|------|--------||---------||---------|
|    Comp    |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------|------|------|------|--------||---------||---------|
| grp_fu_153 |  p0  |   2  |  32  |   64   ||    9    |
|------------|------|------|------|--------||---------||---------|
|    Total   |      |      |      |   64   ||  0.427  ||    9    |
|------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    3   |    -   |   128  |  1217  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    0   |    -   |    9   |
|  Register |    -   |    -   |   356  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    3   |    0   |   484  |  1226  |
+-----------+--------+--------+--------+--------+
