v 20210731 2
C 40000 40000 0 0 0 title-B.sym
N 40200 45300 56300 45300 10
{
T 55900 45350 5 10 1 1 0 0 1
netname=bus
}
N 43900 44500 43900 45300 10
C 41700 43400 1 0 0 REG.sym
{
T 42050 44750 5 10 1 1 0 0 1
device=REG
T 43250 44750 5 10 1 1 0 6 1
refdes=ACCU
}
N 41700 44500 41400 44500 10
N 41400 44500 41400 45300 10
N 43900 44500 43600 44500 10
C 48500 45100 1 0 0 BUSTAP.sym
{
T 48592 45192 5 2 1 1 0 4 1
device=BUSTAP
T 48642 45242 5 5 1 1 0 0 1
refdes=T3
T 48700 45050 5 10 1 1 0 0 1
spec=0-19
}
N 51300 44500 50900 44500 19
N 49000 44500 48600 44500 19
N 48600 44500 48600 45100 19
C 54100 42600 1 0 0 DUALREG.sym
{
T 54450 44850 5 10 1 1 0 0 1
device=DUALREG
T 55750 44850 5 10 1 1 0 6 1
refdes=RAM
}
N 54100 43700 53200 43700 10
N 53200 42200 53200 43900 10
N 56000 44300 56400 44300 10
N 56400 44300 56400 42200 10
N 56400 42200 53200 42200 10
N 54100 44600 53500 44600 10
N 53500 44600 53500 45300 10
N 56000 44600 56200 44600 10
N 56200 44600 56200 45300 10
C 47900 42700 1 0 0 AND.sym
{
T 48250 43450 5 10 1 1 0 0 1
device=AND
T 49450 43450 5 10 1 1 0 6 1
refdes=U7
}
N 49800 43200 49950 43200 4
N 49950 43200 49950 43700 4
C 51300 44400 1 0 0 OPAD.sym
{
T 51602 44618 5 10 0 1 0 0 1
device=OPAD
T 51602 44635 5 10 1 1 0 0 1
refdes=RAM_ADDR
T 51592 44292 5 6 1 1 0 0 1
pinseq=1
T 51425 44525 5 6 1 1 0 3 1
width=20
}
C 51500 43800 1 0 0 IOPAD.sym
{
T 51684 44021 5 10 0 1 0 0 1
device=IOPAD
T 51500 44038 5 10 1 1 0 0 1
refdes=RAM_VAL
T 51600 43695 5 6 1 1 0 0 1
pinseq=0
T 52375 43925 5 6 1 1 0 3 1
width=24
}
N 52500 43900 53200 43900 10
C 51300 43300 1 0 0 OPAD.sym
{
T 51602 43518 5 10 0 1 0 0 1
device=OPAD
T 51602 43335 5 10 1 1 0 0 1
refdes=RAM_R
T 51592 43192 5 6 1 1 0 0 1
pinseq=2
T 51425 43425 5 6 1 1 0 3 1
width=1
}
C 51300 42800 1 0 0 OPAD.sym
{
T 51602 43018 5 10 0 1 0 0 1
device=OPAD
T 51602 42835 5 10 1 1 0 0 1
refdes=RAM_W
T 51592 42692 5 6 1 1 0 0 1
pinseq=3
T 51425 42925 5 6 1 1 0 3 1
width=1
}
B 51100 42500 1700 2400 12 10 1 0 -1 -1 0 -1 -1 -1 -1 -1
T 51100 42100 12 10 1 0 0 0 2
RAM Interface

C 49000 44000 1 0 0 D_FF20.sym
{
T 49350 44750 5 10 1 1 0 0 1
device=D_FF20
T 50550 44750 5 10 1 1 0 6 1
refdes=MAR
}
C 48200 47300 1 0 0 D_FF24.sym
{
T 48550 48050 5 10 1 1 0 0 1
device=D_FF24
T 49750 48050 5 10 1 1 0 6 1
refdes=RX
}
C 50900 47300 1 0 0 D_FF24.sym
{
T 51250 48050 5 10 1 1 0 0 1
device=D_FF24
T 52450 48050 5 10 1 1 0 6 1
refdes=RY
}
C 48200 46000 1 0 0 AND.sym
{
T 48550 46750 5 10 1 1 0 0 1
device=AND
T 49750 46750 5 10 1 1 0 6 1
refdes=U8
}
C 50900 46000 1 0 0 AND.sym
{
T 51250 46750 5 10 1 1 0 0 1
device=AND
T 52450 46750 5 10 1 1 0 6 1
refdes=U9
}
N 41700 44200 41300 44200 4
{
T 41600 44250 5 10 1 1 0 6 1
netname=clk
}
N 48200 46500 47800 46500 4
{
T 48100 46550 5 10 1 1 0 6 1
netname=clk
}
N 50900 46500 50500 46500 4
{
T 50800 46550 5 10 1 1 0 6 1
netname=clk
}
N 47900 43200 47500 43200 4
{
T 47800 43250 5 10 1 1 0 6 1
netname=clk
}
N 48200 47800 47500 47800 10
N 47500 47800 47500 45300 10
C 50900 49100 1 0 0 ALU.sym
{
T 51250 49850 5 10 1 1 0 0 1
device=ALU
T 52450 49850 5 10 1 1 0 6 1
refdes=ALU
}
N 50100 47800 50100 49600 10
N 50100 49600 50900 49600 10
N 50100 46500 50100 47000 4
N 50100 47000 49150 47000 4
N 52800 47800 52800 48400 10
N 52800 48400 50700 48400 10
N 50700 48400 50700 49300 10
N 50700 49300 50900 49300 10
N 50900 47800 50300 47800 10
N 50300 47800 50300 45300 10
N 52800 46500 52800 47000 4
N 52800 47000 51850 47000 4
C 53400 47600 1 0 0 DRIVER24.sym
{
T 53750 48050 5 10 1 1 0 0 1
device=DRIVER24
T 54950 48050 5 10 1 1 0 6 1
refdes=RZ
}
N 53400 47800 53100 47800 10
N 53100 47800 53100 49600 10
N 53100 49600 52800 49600 10
N 53600 47300 54350 47300 4
{
T 53700 47350 5 10 1 1 0 0 1
netname=d_alu
}
N 55300 47800 55300 45300 10
N 41200 43600 41700 43600 4
{
T 41300 43650 5 10 1 1 0 0 1
netname=d_accu
}
N 43600 44200 44100 44200 10
C 43600 44000 1 0 0 BUSTAP.sym
{
T 43692 44092 5 2 1 1 0 4 1
device=BUSTAP
T 43742 44142 5 5 1 1 0 0 1
refdes=T10
T 43800 43950 5 10 1 1 0 0 1
spec=23
}
N 43700 44000 43700 43100 4
N 43700 43100 42700 43100 4
{
T 43600 43150 5 10 1 1 0 6 1
netname=accu_sign
}
N 41200 43900 41700 43900 4
{
T 41300 43950 5 10 1 1 0 0 1
netname=s_accu
}
N 47500 42900 47900 42900 4
{
T 47600 42950 5 10 1 1 0 0 1
netname=s_adr
}
N 47800 46200 48200 46200 4
{
T 47900 46250 5 10 1 1 0 0 1
netname=s_rx
}
N 50900 46200 50500 46200 4
{
T 50800 46250 5 10 1 1 0 6 1
netname=s_ry
}
N 51300 43400 50300 43400 4
{
T 50900 43450 5 10 1 1 0 6 1
netname=ram_r
}
N 51300 42900 50300 42900 4
{
T 51000 42950 5 10 1 1 0 6 1
netname=ram_w
}
N 54100 44300 53300 44300 4
{
T 54000 44350 5 10 1 1 0 6 1
netname=d_ram
}
N 54100 44000 53300 44000 4
{
T 54000 44050 5 10 1 1 0 6 1
netname=s_ram
}
N 54100 43400 53300 43400 4
{
T 54100 43450 5 10 1 1 0 6 1
netname=d_ramval
}
N 54100 43100 53300 43100 4
{
T 54100 43150 5 10 1 1 0 6 1
netname=s_ramval
}
N 54100 42800 53300 42800 4
{
T 54000 42850 5 10 1 1 0 6 1
netname=clk
}
N 51850 48800 50950 48800 4
{
T 51650 48850 5 10 1 1 0 6 1
netname=alu_op
}
C 41700 41000 1 0 0 REG20.sym
{
T 42050 42350 5 10 1 1 0 0 1
device=REG20
T 43250 42350 5 10 1 1 0 6 1
refdes=IAR
}
N 41700 42100 40400 42100 19
N 40400 42100 40400 45100 19
C 40300 45100 1 0 0 BUSTAP.sym
{
T 40392 45192 5 2 1 1 0 4 1
device=BUSTAP
T 40442 45242 5 5 1 1 0 0 1
refdes=T8
T 40500 45050 5 10 1 1 0 0 1
spec=0-19
}
C 43500 42100 1 0 0 BUSTAP.sym
{
T 43592 42192 5 2 1 1 0 4 1
device=BUSTAP
T 43642 42242 5 5 1 1 0 0 1
refdes=T9
T 43500 42350 5 10 1 1 0 0 1
spec=0-19
}
N 41700 41800 41100 41800 4
{
T 41600 41850 5 10 1 1 0 6 1
netname=clk
}
N 41700 41500 41100 41500 4
{
T 41600 41550 5 10 1 1 0 6 1
netname=s_iar
}
N 41700 41200 41100 41200 4
{
T 41600 41250 5 10 1 1 0 6 1
netname=d_iar
}
C 40400 50400 1 0 0 IPAD.sym
{
T 40484 50621 5 10 0 1 0 0 1
device=IPAD
T 40400 50438 5 10 1 1 0 0 1
refdes=CLK
T 40400 50295 5 6 1 1 0 0 1
pinseq=0
T 41175 50525 5 6 1 1 0 3 1
width=1
}
C 42100 45500 1 0 0 CTRL_UNIT.sym
{
T 42450 50750 5 10 1 1 0 0 1
device=CTRL_UNIT
T 43750 50750 5 10 1 1 0 6 1
refdes=CU
}
C 40400 50100 1 0 0 IPAD.sym
{
T 40484 50321 5 10 0 1 0 0 1
device=IPAD
T 40400 50138 5 10 1 1 0 0 1
refdes=RESET
T 40400 49995 5 6 1 1 0 0 1
pinseq=0
T 41175 50225 5 6 1 1 0 3 1
width=1
}
N 41400 49900 41400 49800 4
N 41400 49800 40400 49800 4
{
T 41300 49850 5 10 1 1 0 6 1
netname=accu_sign
}
C 45200 41000 1 0 0 REG.sym
{
T 45550 42350 5 10 1 1 0 0 1
device=REG
T 46750 42350 5 10 1 1 0 6 1
refdes=IR
}
N 45200 42100 45000 42100 10
N 47100 42100 47300 42100 10
N 47300 42100 47300 45300 10
N 45200 41800 44400 41800 4
{
T 45100 41850 5 10 1 1 0 6 1
netname=clk
}
N 44400 41500 45200 41500 4
{
T 44800 41550 5 10 1 1 0 0 1
netname=s_ir
}
N 45200 41200 44400 41200 4
{
T 45100 41250 5 10 1 1 0 6 1
netname=d_ir
}
N 48000 41800 47100 41800 10
C 47000 41600 1 0 0 BUSTAP.sym
{
T 47092 41692 5 2 1 1 0 4 1
device=BUSTAP
T 47142 41742 5 5 1 1 0 0 1
refdes=T11
T 47000 41450 5 10 1 1 0 0 1
spec=16-19
}
C 47500 41600 1 0 0 BUSTAP.sym
{
T 47592 41692 5 2 1 1 0 4 1
device=BUSTAP
T 47642 41742 5 5 1 1 0 0 1
refdes=T12
T 47700 41550 5 10 1 1 0 0 1
spec=20-23
}
N 47600 41600 47600 41300 4
N 47600 41300 48500 41300 4
{
T 47700 41350 5 10 1 1 0 0 1
netname=ir_hi4
}
N 47100 41600 47100 41000 4
N 47100 41000 48500 41000 4
{
T 47700 41050 5 10 1 1 0 0 1
netname=ir_lo4
}
N 41300 50500 42100 50500 4
{
T 41500 50550 5 10 1 1 0 0 1
netname=clk
}
N 41300 50200 42100 50200 4
N 41400 49900 42100 49900 4
N 42100 49600 41400 49600 4
N 41400 49600 41400 49500 4
N 41400 49500 40400 49500 4
{
T 41300 49550 5 10 1 1 0 6 1
netname=ir_hi4
}
N 42100 49300 41400 49300 4
N 41400 49300 41400 49200 4
N 41400 49200 40400 49200 4
{
T 41300 49250 5 10 1 1 0 6 1
netname=ir_lo4
}
N 44000 50500 45000 50500 4
{
T 44100 50550 5 10 1 1 0 0 1
netname=s_accu
}
N 44000 50200 45000 50200 4
{
T 44100 50250 5 10 1 1 0 0 1
netname=d_accu
}
N 45000 49900 44000 49900 4
{
T 44100 49950 5 10 1 1 0 0 1
netname=s_iar
}
N 44000 49300 45000 49300 4
{
T 44100 49350 5 10 1 1 0 0 1
netname=s_adr
}
N 44000 49600 45000 49600 4
{
T 44100 49650 5 10 1 1 0 0 1
netname=d_iar
}
N 44000 49000 45000 49000 4
{
T 44100 49050 5 10 1 1 0 0 1
netname=ram_r
}
N 44000 48700 45000 48700 4
{
T 44100 48750 5 10 1 1 0 0 1
netname=ram_w
}
N 44000 48400 45000 48400 4
{
T 44100 48450 5 10 1 1 0 0 1
netname=d_ram
}
N 44000 48100 45000 48100 4
{
T 44100 48150 5 10 1 1 0 0 1
netname=s_ram
}
N 44000 47800 45000 47800 4
{
T 44100 47850 5 10 1 1 0 0 1
netname=d_ramval
}
N 44000 47500 45000 47500 4
{
T 44100 47550 5 10 1 1 0 0 1
netname=s_ramval
}
N 44000 47200 45000 47200 4
{
T 44100 47250 5 10 1 1 0 0 1
netname=s_rx
}
N 44000 46900 45000 46900 4
{
T 44100 46950 5 10 1 1 0 0 1
netname=s_ry
}
N 44000 46600 45000 46600 4
{
T 44100 46650 5 10 1 1 0 0 1
netname=d_alu
}
N 44000 45700 45000 45700 4
{
T 44100 45750 5 10 1 1 0 0 1
netname=alu_op
}
N 44000 46300 45000 46300 4
{
T 44100 46350 5 10 1 1 0 0 1
netname=s_ir
}
N 44000 46000 45000 46000 4
{
T 44100 46050 5 10 1 1 0 0 1
netname=d_ir
}
N 45000 42100 45000 42700 10
N 45000 42700 47300 42700 10
C 39800 40200 1 0 0 DUP4.sym
{
T 40150 40650 5 10 1 1 0 0 1
device=DUP4
T 41350 40650 5 10 1 1 0 6 1
refdes=U3
}
N 43800 42300 44300 42300 10
N 44300 42300 44300 45300 10
C 43800 42100 1 0 0 BUSTAP.sym
{
T 43892 42192 5 2 1 1 0 4 1
device=BUSTAP
T 43942 42242 5 5 1 1 0 0 1
refdes=T1
T 44000 42350 5 10 1 1 0 0 1
spec=20-23
}
N 43900 42100 43900 40400 4
N 41600 41200 41600 39900 4
N 41600 39900 42650 39900 4
C 37900 40200 1 0 0 ZERO.sym
{
T 38250 40650 5 10 1 1 0 0 1
device=ZERO
T 39450 40650 5 10 1 1 0 6 1
refdes=U1
}
C 41700 40200 1 0 0 DRIVER4.sym
{
T 42050 40650 5 10 1 1 0 0 1
device=DRIVER4
T 43250 40650 5 10 1 1 0 6 1
refdes=U2
}
N 43900 40400 43600 40400 4
