<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<title>File&nbsp;GEM5&nbsp;Wrapper: cpu/simple/base.hh ソースファイル</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<!-- 作成： Doxygen 1.6.1 -->
<div class="navigation" id="top">
  <div class="tabs">
    <ul>
      <li><a href="main.html"><span>メインページ</span></a></li>
      <li><a href="pages.html"><span>関連ページ</span></a></li>
      <li><a href="modules.html"><span>モジュール</span></a></li>
      <li><a href="namespaces.html"><span>ネームスペース</span></a></li>
      <li><a href="annotated.html"><span>クラス</span></a></li>
      <li class="current"><a href="files.html"><span>ファイル</span></a></li>
    </ul>
  </div>
  <div class="tabs">
    <ul>
      <li><a href="files.html"><span>ファイル一覧</span></a></li>
      <li><a href="globals.html"><span>ファイルメンバ</span></a></li>
    </ul>
  </div>
<h1>cpu/simple/base.hh</h1><a href="cpu_2simple_2base_8hh.html">説明を見る。</a><div class="fragment"><pre class="fragment"><a name="l00001"></a>00001 <span class="comment">/*</span>
<a name="l00002"></a>00002 <span class="comment"> * Copyright (c) 2011-2012 ARM Limited</span>
<a name="l00003"></a>00003 <span class="comment"> * Copyright (c) 2013 Advanced Micro Devices, Inc.</span>
<a name="l00004"></a>00004 <span class="comment"> * All rights reserved</span>
<a name="l00005"></a>00005 <span class="comment"> *</span>
<a name="l00006"></a>00006 <span class="comment"> * The license below extends only to copyright in the software and shall</span>
<a name="l00007"></a>00007 <span class="comment"> * not be construed as granting a license to any other intellectual</span>
<a name="l00008"></a>00008 <span class="comment"> * property including but not limited to intellectual property relating</span>
<a name="l00009"></a>00009 <span class="comment"> * to a hardware implementation of the functionality of the software</span>
<a name="l00010"></a>00010 <span class="comment"> * licensed hereunder.  You may use the software subject to the license</span>
<a name="l00011"></a>00011 <span class="comment"> * terms below provided that you ensure that this notice is replicated</span>
<a name="l00012"></a>00012 <span class="comment"> * unmodified and in its entirety in all distributions of the software,</span>
<a name="l00013"></a>00013 <span class="comment"> * modified or unmodified, in source code or in binary form.</span>
<a name="l00014"></a>00014 <span class="comment"> *</span>
<a name="l00015"></a>00015 <span class="comment"> * Copyright (c) 2002-2005 The Regents of The University of Michigan</span>
<a name="l00016"></a>00016 <span class="comment"> * All rights reserved.</span>
<a name="l00017"></a>00017 <span class="comment"> *</span>
<a name="l00018"></a>00018 <span class="comment"> * Redistribution and use in source and binary forms, with or without</span>
<a name="l00019"></a>00019 <span class="comment"> * modification, are permitted provided that the following conditions are</span>
<a name="l00020"></a>00020 <span class="comment"> * met: redistributions of source code must retain the above copyright</span>
<a name="l00021"></a>00021 <span class="comment"> * notice, this list of conditions and the following disclaimer;</span>
<a name="l00022"></a>00022 <span class="comment"> * redistributions in binary form must reproduce the above copyright</span>
<a name="l00023"></a>00023 <span class="comment"> * notice, this list of conditions and the following disclaimer in the</span>
<a name="l00024"></a>00024 <span class="comment"> * documentation and/or other materials provided with the distribution;</span>
<a name="l00025"></a>00025 <span class="comment"> * neither the name of the copyright holders nor the names of its</span>
<a name="l00026"></a>00026 <span class="comment"> * contributors may be used to endorse or promote products derived from</span>
<a name="l00027"></a>00027 <span class="comment"> * this software without specific prior written permission.</span>
<a name="l00028"></a>00028 <span class="comment"> *</span>
<a name="l00029"></a>00029 <span class="comment"> * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS</span>
<a name="l00030"></a>00030 <span class="comment"> * &quot;AS IS&quot; AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT</span>
<a name="l00031"></a>00031 <span class="comment"> * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR</span>
<a name="l00032"></a>00032 <span class="comment"> * A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT</span>
<a name="l00033"></a>00033 <span class="comment"> * OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,</span>
<a name="l00034"></a>00034 <span class="comment"> * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT</span>
<a name="l00035"></a>00035 <span class="comment"> * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,</span>
<a name="l00036"></a>00036 <span class="comment"> * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY</span>
<a name="l00037"></a>00037 <span class="comment"> * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT</span>
<a name="l00038"></a>00038 <span class="comment"> * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE</span>
<a name="l00039"></a>00039 <span class="comment"> * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.</span>
<a name="l00040"></a>00040 <span class="comment"> *</span>
<a name="l00041"></a>00041 <span class="comment"> * Authors: Steve Reinhardt</span>
<a name="l00042"></a>00042 <span class="comment"> *          Dave Greene</span>
<a name="l00043"></a>00043 <span class="comment"> *          Nathan Binkert</span>
<a name="l00044"></a>00044 <span class="comment"> */</span>
<a name="l00045"></a>00045 
<a name="l00046"></a>00046 <span class="preprocessor">#ifndef __CPU_SIMPLE_BASE_HH__</span>
<a name="l00047"></a>00047 <span class="preprocessor"></span><span class="preprocessor">#define __CPU_SIMPLE_BASE_HH__</span>
<a name="l00048"></a>00048 <span class="preprocessor"></span>
<a name="l00049"></a>00049 <span class="preprocessor">#include &quot;<a class="code" href="statistics_8hh.html">base/statistics.hh</a>&quot;</span>
<a name="l00050"></a>00050 <span class="preprocessor">#include &quot;config/the_isa.hh&quot;</span>
<a name="l00051"></a>00051 <span class="preprocessor">#include &quot;<a class="code" href="cpu_2base_8hh.html">cpu/base.hh</a>&quot;</span>
<a name="l00052"></a>00052 <span class="preprocessor">#include &quot;<a class="code" href="checker_2cpu_8hh.html">cpu/checker/cpu.hh</a>&quot;</span>
<a name="l00053"></a>00053 <span class="preprocessor">#include &quot;<a class="code" href="pc__event_8hh.html">cpu/pc_event.hh</a>&quot;</span>
<a name="l00054"></a>00054 <span class="preprocessor">#include &quot;<a class="code" href="simple__thread_8hh.html">cpu/simple_thread.hh</a>&quot;</span>
<a name="l00055"></a>00055 <span class="preprocessor">#include &quot;<a class="code" href="cpu_2static__inst_8hh.html">cpu/static_inst.hh</a>&quot;</span>
<a name="l00056"></a>00056 <span class="preprocessor">#include &quot;<a class="code" href="packet_8hh.html">mem/packet.hh</a>&quot;</span>
<a name="l00057"></a>00057 <span class="preprocessor">#include &quot;<a class="code" href="port_8hh.html">mem/port.hh</a>&quot;</span>
<a name="l00058"></a>00058 <span class="preprocessor">#include &quot;<a class="code" href="request_8hh.html">mem/request.hh</a>&quot;</span>
<a name="l00059"></a>00059 <span class="preprocessor">#include &quot;<a class="code" href="eventq_8hh.html">sim/eventq.hh</a>&quot;</span>
<a name="l00060"></a>00060 <span class="preprocessor">#include &quot;<a class="code" href="full__system_8hh.html">sim/full_system.hh</a>&quot;</span>
<a name="l00061"></a>00061 <span class="preprocessor">#include &quot;<a class="code" href="sim_2system_8hh.html">sim/system.hh</a>&quot;</span>
<a name="l00062"></a>00062 
<a name="l00063"></a>00063 <span class="comment">// forward declarations</span>
<a name="l00064"></a>00064 <span class="keyword">class </span><a class="code" href="classCheckpoint.html">Checkpoint</a>;
<a name="l00065"></a>00065 <span class="keyword">class </span><a class="code" href="classProcess.html">Process</a>;
<a name="l00066"></a>00066 <span class="keyword">class </span>Processor;
<a name="l00067"></a>00067 <span class="keyword">class </span><a class="code" href="classThreadContext.html">ThreadContext</a>;
<a name="l00068"></a>00068 
<a name="l00069"></a>00069 <span class="keyword">namespace </span>TheISA
<a name="l00070"></a>00070 {
<a name="l00071"></a>00071     <span class="keyword">class </span>DTB;
<a name="l00072"></a>00072     <span class="keyword">class </span>ITB;
<a name="l00073"></a>00073 }
<a name="l00074"></a>00074 
<a name="l00075"></a>00075 <span class="keyword">namespace </span>Trace {
<a name="l00076"></a>00076     <span class="keyword">class </span>InstRecord;
<a name="l00077"></a>00077 }
<a name="l00078"></a>00078 
<a name="l00079"></a>00079 <span class="keyword">struct </span>BaseSimpleCPUParams;
<a name="l00080"></a>00080 <span class="keyword">class </span><a class="code" href="classBPredUnit.html">BPredUnit</a>;
<a name="l00081"></a>00081 
<a name="l00082"></a><a class="code" href="classBaseSimpleCPU.html">00082</a> <span class="keyword">class </span><a class="code" href="classBaseSimpleCPU_1_1BaseSimpleCPU.html">BaseSimpleCPU</a> : <span class="keyword">public</span> <a class="code" href="classBaseCPU.html">BaseCPU</a>
<a name="l00083"></a>00083 {
<a name="l00084"></a>00084   <span class="keyword">protected</span>:
<a name="l00085"></a><a class="code" href="classBaseSimpleCPU.html#aaf5f073a387db0556d1db4bcc45428bc">00085</a>     <span class="keyword">typedef</span> <a class="code" href="namespaceAlphaISA.html#aa16539aa6584fd12f7d6fa868f75b4de">TheISA::MiscReg</a> <a class="code" href="classBaseSimpleCPU.html#aaf5f073a387db0556d1db4bcc45428bc">MiscReg</a>;
<a name="l00086"></a><a class="code" href="classBaseSimpleCPU.html#a75484259f1855aabc8d74c6eb1cfe186">00086</a>     <span class="keyword">typedef</span> <a class="code" href="namespaceAlphaISA.html#a06fae4f187c7c94b8b0046dd6802be48">TheISA::FloatReg</a> <a class="code" href="classBaseSimpleCPU.html#a75484259f1855aabc8d74c6eb1cfe186">FloatReg</a>;
<a name="l00087"></a><a class="code" href="classBaseSimpleCPU.html#aab5eeae86499f9bfe15ef79360eccc64">00087</a>     <span class="keyword">typedef</span> <a class="code" href="namespaceAlphaISA.html#a6905e424d12491fe126e1a22a9c8d655">TheISA::FloatRegBits</a> <a class="code" href="classBaseSimpleCPU.html#aab5eeae86499f9bfe15ef79360eccc64">FloatRegBits</a>;
<a name="l00088"></a><a class="code" href="classBaseSimpleCPU.html#a0c9de550a32808e6a25b54b6c791d5ab">00088</a>     <span class="keyword">typedef</span> <a class="code" href="namespaceAlphaISA.html#a5834599c0196ce4accda8049e7320621">TheISA::CCReg</a> <a class="code" href="classBaseSimpleCPU.html#a0c9de550a32808e6a25b54b6c791d5ab">CCReg</a>;
<a name="l00089"></a>00089 
<a name="l00090"></a><a class="code" href="classBaseSimpleCPU.html#adee29d0de843b42df1f1caf92d388413">00090</a>     <a class="code" href="classBPredUnit.html">BPredUnit</a> *<a class="code" href="classBaseSimpleCPU.html#adee29d0de843b42df1f1caf92d388413">branchPred</a>;
<a name="l00091"></a>00091 
<a name="l00092"></a>00092   <span class="keyword">protected</span>:
<a name="l00093"></a><a class="code" href="classBaseSimpleCPU.html#acbcf6d90551f8d3a598a70caae74d1ef">00093</a>     <a class="code" href="classTrace_1_1InstRecord.html">Trace::InstRecord</a> *<a class="code" href="classBaseSimpleCPU.html#acbcf6d90551f8d3a598a70caae74d1ef">traceData</a>;
<a name="l00094"></a>00094 
<a name="l00095"></a><a class="code" href="classBaseSimpleCPU.html#a925a66fd31bbc43fa4bc4a90d5b316cb">00095</a>     <span class="keyword">inline</span> <span class="keywordtype">void</span> <a class="code" href="classBaseSimpleCPU.html#a925a66fd31bbc43fa4bc4a90d5b316cb">checkPcEventQueue</a>() {
<a name="l00096"></a>00096         <a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> oldpc, <a class="code" href="inorder__dyn__inst_8cc.html#a0c864f905330c0fe3ecc683b7bf8b793">pc</a> = <a class="code" href="classBaseSimpleCPU.html#af9572fa907cd21b54cb14bd626010d39">thread</a>-&gt;<a class="code" href="classSimpleThread.html#a53c92716db281ae16ffb693c6d7803c7">instAddr</a>();
<a name="l00097"></a>00097         <span class="keywordflow">do</span> {
<a name="l00098"></a>00098             oldpc = pc;
<a name="l00099"></a>00099             <a class="code" href="classBaseCPU.html#ab737471139f5a296e5b26e8a0e1b0744" title="initialize section">system</a>-&gt;pcEventQueue.service(<a class="code" href="classBaseSimpleCPU.html#a4455a4759e69e5ebe68ae7298cbcc37d">tc</a>);
<a name="l00100"></a>00100             pc = <a class="code" href="classBaseSimpleCPU.html#af9572fa907cd21b54cb14bd626010d39">thread</a>-&gt;<a class="code" href="classSimpleThread.html#a53c92716db281ae16ffb693c6d7803c7">instAddr</a>();
<a name="l00101"></a>00101         } <span class="keywordflow">while</span> (oldpc != pc);
<a name="l00102"></a>00102     }
<a name="l00103"></a>00103 
<a name="l00104"></a>00104   <span class="keyword">public</span>:
<a name="l00105"></a>00105     <span class="keywordtype">void</span> <a class="code" href="classBaseSimpleCPU.html#ae674290a26ecbd622c5160e38e8a4fe9">wakeup</a>();
<a name="l00106"></a>00106 
<a name="l00107"></a><a class="code" href="classBaseSimpleCPU.html#ab009616bac40c9b920ed54fccca517a9">00107</a>     <span class="keywordtype">void</span> <a class="code" href="classBaseSimpleCPU.html#ab009616bac40c9b920ed54fccca517a9">zero_fill_64</a>(<a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> <a class="code" href="namespaceX86ISA.html#ab705917f60c5566f9ce56a93f798b2e2">addr</a>) {
<a name="l00108"></a>00108       <span class="keyword">static</span> <span class="keywordtype">int</span> warned = 0;
<a name="l00109"></a>00109       <span class="keywordflow">if</span> (!warned) {
<a name="l00110"></a>00110         <a class="code" href="base_2misc_8hh.html#a8224a361dddd2ad59b411982e5ea746f">warn</a> (<span class="stringliteral">&quot;WH64 is not implemented&quot;</span>);
<a name="l00111"></a>00111         warned = 1;
<a name="l00112"></a>00112       }
<a name="l00113"></a>00113     };
<a name="l00114"></a>00114 
<a name="l00115"></a>00115   <span class="keyword">public</span>:
<a name="l00116"></a>00116     <a class="code" href="classBaseSimpleCPU.html#a71551db7d052136dcf3e0ff87f935568">BaseSimpleCPU</a>(BaseSimpleCPUParams *params);
<a name="l00117"></a>00117     <span class="keyword">virtual</span> <a class="code" href="classBaseSimpleCPU.html#a42056bddf302c92cf50f79e3d184ccfa">~BaseSimpleCPU</a>();
<a name="l00118"></a>00118 
<a name="l00119"></a>00119   <span class="keyword">public</span>:
<a name="l00121"></a><a class="code" href="classBaseSimpleCPU.html#af9572fa907cd21b54cb14bd626010d39">00121</a>     <a class="code" href="classSimpleThread.html">SimpleThread</a> *<a class="code" href="classBaseSimpleCPU.html#af9572fa907cd21b54cb14bd626010d39">thread</a>;
<a name="l00122"></a>00122 
<a name="l00126"></a><a class="code" href="classBaseSimpleCPU.html#a4455a4759e69e5ebe68ae7298cbcc37d">00126</a>     <a class="code" href="classThreadContext.html">ThreadContext</a> *<a class="code" href="classBaseSimpleCPU.html#a4455a4759e69e5ebe68ae7298cbcc37d">tc</a>;
<a name="l00127"></a>00127 
<a name="l00128"></a><a class="code" href="classBaseSimpleCPU.html#aaa7fb8cd1a26ae3d37471b17ac031f73">00128</a>     <a class="code" href="classCheckerCPU.html">CheckerCPU</a> *<a class="code" href="classBaseSimpleCPU.html#aaa7fb8cd1a26ae3d37471b17ac031f73">checker</a>;
<a name="l00129"></a>00129 
<a name="l00130"></a>00130   <span class="keyword">protected</span>:
<a name="l00131"></a>00131 
<a name="l00132"></a><a class="code" href="classBaseSimpleCPU.html#a67a0db04d321a74b7e7fcfd3f1a3f70b">00132</a>     <span class="keyword">enum</span> <a class="code" href="classBaseSimpleCPU.html#a67a0db04d321a74b7e7fcfd3f1a3f70b">Status</a> {
<a name="l00133"></a><a class="code" href="classBaseSimpleCPU.html#a67a0db04d321a74b7e7fcfd3f1a3f70bad3fa9ae9431d6cb1772f9d9df48cab19">00133</a>         <a class="code" href="classBaseSimpleCPU.html#a67a0db04d321a74b7e7fcfd3f1a3f70bad3fa9ae9431d6cb1772f9d9df48cab19">Idle</a>,
<a name="l00134"></a><a class="code" href="classBaseSimpleCPU.html#a67a0db04d321a74b7e7fcfd3f1a3f70ba2f5f2c4a8c4f4f0519d503dcdfbf55cb">00134</a>         <a class="code" href="classBaseSimpleCPU.html#a67a0db04d321a74b7e7fcfd3f1a3f70ba2f5f2c4a8c4f4f0519d503dcdfbf55cb">Running</a>,
<a name="l00135"></a><a class="code" href="classBaseSimpleCPU.html#a67a0db04d321a74b7e7fcfd3f1a3f70bab5c34d467d56d4c58a5be9aa5dbb03e2">00135</a>         <a class="code" href="classBaseSimpleCPU.html#a67a0db04d321a74b7e7fcfd3f1a3f70bab5c34d467d56d4c58a5be9aa5dbb03e2">Faulting</a>,
<a name="l00136"></a><a class="code" href="classBaseSimpleCPU.html#a67a0db04d321a74b7e7fcfd3f1a3f70ba0f2b789f7a775fa65b4d107b728cffeb">00136</a>         <a class="code" href="classBaseSimpleCPU.html#a67a0db04d321a74b7e7fcfd3f1a3f70ba0f2b789f7a775fa65b4d107b728cffeb">ITBWaitResponse</a>,
<a name="l00137"></a><a class="code" href="classBaseSimpleCPU.html#a67a0db04d321a74b7e7fcfd3f1a3f70baad09d918aed86399df0c327ea3418b15">00137</a>         <a class="code" href="classBaseSimpleCPU.html#a67a0db04d321a74b7e7fcfd3f1a3f70baad09d918aed86399df0c327ea3418b15">IcacheRetry</a>,
<a name="l00138"></a><a class="code" href="classBaseSimpleCPU.html#a67a0db04d321a74b7e7fcfd3f1a3f70baa694766f134e9cd81f5ad5b91dedf852">00138</a>         <a class="code" href="classBaseSimpleCPU.html#a67a0db04d321a74b7e7fcfd3f1a3f70baa694766f134e9cd81f5ad5b91dedf852">IcacheWaitResponse</a>,
<a name="l00139"></a><a class="code" href="classBaseSimpleCPU.html#a67a0db04d321a74b7e7fcfd3f1a3f70bae892f6104e6e26b96d970b34619eb724">00139</a>         <a class="code" href="classBaseSimpleCPU.html#a67a0db04d321a74b7e7fcfd3f1a3f70bae892f6104e6e26b96d970b34619eb724">IcacheWaitSwitch</a>,
<a name="l00140"></a><a class="code" href="classBaseSimpleCPU.html#a67a0db04d321a74b7e7fcfd3f1a3f70baa9c3fe4ed9cc00350965e1fc87f2353c">00140</a>         <a class="code" href="classBaseSimpleCPU.html#a67a0db04d321a74b7e7fcfd3f1a3f70baa9c3fe4ed9cc00350965e1fc87f2353c">DTBWaitResponse</a>,
<a name="l00141"></a><a class="code" href="classBaseSimpleCPU.html#a67a0db04d321a74b7e7fcfd3f1a3f70ba0faf54129de01a1d6f0ba1c929e0fa40">00141</a>         <a class="code" href="classBaseSimpleCPU.html#a67a0db04d321a74b7e7fcfd3f1a3f70ba0faf54129de01a1d6f0ba1c929e0fa40">DcacheRetry</a>,
<a name="l00142"></a><a class="code" href="classBaseSimpleCPU.html#a67a0db04d321a74b7e7fcfd3f1a3f70ba62a98c3fd8f706eefc06ffbf0e657c7b">00142</a>         <a class="code" href="classBaseSimpleCPU.html#a67a0db04d321a74b7e7fcfd3f1a3f70ba62a98c3fd8f706eefc06ffbf0e657c7b">DcacheWaitResponse</a>,
<a name="l00143"></a><a class="code" href="classBaseSimpleCPU.html#a67a0db04d321a74b7e7fcfd3f1a3f70ba45e19e93d67b542b4d8be7a5fc631aca">00143</a>         <a class="code" href="classBaseSimpleCPU.html#a67a0db04d321a74b7e7fcfd3f1a3f70ba45e19e93d67b542b4d8be7a5fc631aca">DcacheWaitSwitch</a>,
<a name="l00144"></a>00144     };
<a name="l00145"></a>00145 
<a name="l00146"></a><a class="code" href="classBaseSimpleCPU.html#a6cdf6e6db875a442f3ab6db542bd2bb5">00146</a>     <a class="code" href="classBaseSimpleCPU.html#a67a0db04d321a74b7e7fcfd3f1a3f70b">Status</a> <a class="code" href="classBaseSimpleCPU.html#a6cdf6e6db875a442f3ab6db542bd2bb5">_status</a>;
<a name="l00147"></a>00147 
<a name="l00148"></a>00148   <span class="keyword">public</span>:
<a name="l00149"></a>00149 
<a name="l00150"></a>00150     <a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> <a class="code" href="classBaseSimpleCPU.html#a7e2d118d430dcbebd896ba39811ef03b">dbg_vtophys</a>(<a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> <a class="code" href="namespaceX86ISA.html#ab705917f60c5566f9ce56a93f798b2e2">addr</a>);
<a name="l00151"></a>00151 
<a name="l00152"></a><a class="code" href="classBaseSimpleCPU.html#a60dc78ede18ae1c296442fd0d1cde61b">00152</a>     <span class="keywordtype">bool</span> <a class="code" href="classBaseSimpleCPU.html#a60dc78ede18ae1c296442fd0d1cde61b">interval_stats</a>;
<a name="l00153"></a>00153 
<a name="l00154"></a>00154     <span class="comment">// current instruction</span>
<a name="l00155"></a><a class="code" href="classBaseSimpleCPU.html#a3fb19fcd9c09cfac7357af074b301868">00155</a>     <a class="code" href="namespaceAlphaISA.html#a301c22ea09fa33dcfe6ddf22f203699c">TheISA::MachInst</a> <a class="code" href="classBaseSimpleCPU.html#a3fb19fcd9c09cfac7357af074b301868">inst</a>;
<a name="l00156"></a>00156 
<a name="l00157"></a><a class="code" href="classBaseSimpleCPU.html#abd80e0d70258dae9a743c9930a385163">00157</a>     <a class="code" href="classRefCountingPtr.html">StaticInstPtr</a> <a class="code" href="classBaseSimpleCPU.html#abd80e0d70258dae9a743c9930a385163">curStaticInst</a>;
<a name="l00158"></a><a class="code" href="classBaseSimpleCPU.html#a52d6d2514fb5ccecad4788d57738f544">00158</a>     <a class="code" href="classRefCountingPtr.html">StaticInstPtr</a> <a class="code" href="classBaseSimpleCPU.html#a52d6d2514fb5ccecad4788d57738f544">curMacroStaticInst</a>;
<a name="l00159"></a>00159 
<a name="l00160"></a>00160     <span class="comment">//This is the offset from the current pc that fetch should be performed at</span>
<a name="l00161"></a><a class="code" href="classBaseSimpleCPU.html#a0d06ede4b8656108bf00293f1ee0e035">00161</a>     <a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> <a class="code" href="classBaseSimpleCPU.html#a0d06ede4b8656108bf00293f1ee0e035">fetchOffset</a>;
<a name="l00162"></a>00162     <span class="comment">//This flag says to stay at the current pc. This is useful for</span>
<a name="l00163"></a>00163     <span class="comment">//instructions which go beyond MachInst boundaries.</span>
<a name="l00164"></a><a class="code" href="classBaseSimpleCPU.html#ae91a837c03d66c9c15de3da2fc76e811">00164</a>     <span class="keywordtype">bool</span> <a class="code" href="classBaseSimpleCPU.html#ae91a837c03d66c9c15de3da2fc76e811">stayAtPC</a>;
<a name="l00165"></a>00165 
<a name="l00166"></a>00166     <span class="keywordtype">void</span> <a class="code" href="classBaseSimpleCPU.html#afc6b0526014df091373ec2c850508a55">checkForInterrupts</a>();
<a name="l00167"></a>00167     <span class="keywordtype">void</span> <a class="code" href="classBaseSimpleCPU.html#a06bcbb6a9e9cbcf60796a0843cdf9a35">setupFetchRequest</a>(<a class="code" href="classRequest.html">Request</a> *req);
<a name="l00168"></a>00168     <span class="keywordtype">void</span> <a class="code" href="classBaseSimpleCPU.html#ad341f256f4b26b20980f548e42ea79c4">preExecute</a>();
<a name="l00169"></a>00169     <span class="keywordtype">void</span> <a class="code" href="classBaseSimpleCPU.html#a86cfcf0bbf35e6f79ccf03bd9436f633">postExecute</a>();
<a name="l00170"></a>00170     <span class="keywordtype">void</span> <a class="code" href="classBaseSimpleCPU.html#a9ff8fd374877c2ff6c10178aaad00852">advancePC</a>(<a class="code" href="classRefCountingPtr.html">Fault</a> fault);
<a name="l00171"></a>00171 
<a name="l00172"></a>00172     <span class="keyword">virtual</span> <span class="keywordtype">void</span> <a class="code" href="classBaseSimpleCPU.html#a49259982c98a7959f39b77db5069fea0">deallocateContext</a>(<a class="code" href="base_2types_8hh.html#ab39b1a4f9dad884694c7a74ed69e6a6b">ThreadID</a> thread_num);
<a name="l00173"></a>00173     <span class="keyword">virtual</span> <span class="keywordtype">void</span> <a class="code" href="classBaseSimpleCPU.html#ab39525f324a8a93139e17327f6ccde10">haltContext</a>(<a class="code" href="base_2types_8hh.html#ab39b1a4f9dad884694c7a74ed69e6a6b">ThreadID</a> thread_num);
<a name="l00174"></a>00174 
<a name="l00175"></a>00175     <span class="comment">// statistics</span>
<a name="l00176"></a>00176     <span class="keyword">virtual</span> <span class="keywordtype">void</span> <a class="code" href="classBaseSimpleCPU.html#a4dc637449366fcdfc4e764cdf12d9b11">regStats</a>();
<a name="l00177"></a>00177     <span class="keyword">virtual</span> <span class="keywordtype">void</span> <a class="code" href="classBaseSimpleCPU.html#a65880e61108132689a1bd769b9187fb7">resetStats</a>();
<a name="l00178"></a>00178 
<a name="l00179"></a>00179     <span class="keyword">virtual</span> <span class="keywordtype">void</span> <a class="code" href="classBaseSimpleCPU.html#aecc7d8debf54990ffeaaed5bac7d7d81">startup</a>();
<a name="l00180"></a>00180 
<a name="l00181"></a>00181     <span class="comment">// number of simulated instructions</span>
<a name="l00182"></a><a class="code" href="classBaseSimpleCPU.html#a1431f3f73435dd9b1c68e7e3a303ada0">00182</a>     <a class="code" href="base_2types_8hh.html#ae1475755791765b8e6f6a8bb091e273e">Counter</a> <a class="code" href="classBaseSimpleCPU.html#a1431f3f73435dd9b1c68e7e3a303ada0">numInst</a>;
<a name="l00183"></a><a class="code" href="classBaseSimpleCPU.html#add074e8bdc5b62781b8ef02d666dc6b1">00183</a>     <a class="code" href="base_2types_8hh.html#ae1475755791765b8e6f6a8bb091e273e">Counter</a> <a class="code" href="classBaseSimpleCPU.html#add074e8bdc5b62781b8ef02d666dc6b1">startNumInst</a>;
<a name="l00184"></a><a class="code" href="classBaseSimpleCPU.html#a302bf9a6fd3b54c46eb3e2bfb18a320e">00184</a>     <a class="code" href="classStats_1_1Scalar.html">Stats::Scalar</a> <a class="code" href="classBaseSimpleCPU.html#a302bf9a6fd3b54c46eb3e2bfb18a320e">numInsts</a>;
<a name="l00185"></a><a class="code" href="classBaseSimpleCPU.html#a0cb2e6732f2a0039cb918fc50956616a">00185</a>     <a class="code" href="base_2types_8hh.html#ae1475755791765b8e6f6a8bb091e273e">Counter</a> <a class="code" href="classBaseSimpleCPU.html#a0cb2e6732f2a0039cb918fc50956616a">numOp</a>;
<a name="l00186"></a><a class="code" href="classBaseSimpleCPU.html#ac574fb5f01568f023779519da07bf695">00186</a>     <a class="code" href="base_2types_8hh.html#ae1475755791765b8e6f6a8bb091e273e">Counter</a> <a class="code" href="classBaseSimpleCPU.html#ac574fb5f01568f023779519da07bf695">startNumOp</a>;
<a name="l00187"></a><a class="code" href="classBaseSimpleCPU.html#a121c14c0d2e80edfe1e3d01031707c0b">00187</a>     <a class="code" href="classStats_1_1Scalar.html">Stats::Scalar</a> <a class="code" href="classBaseSimpleCPU.html#a121c14c0d2e80edfe1e3d01031707c0b">numOps</a>;
<a name="l00188"></a>00188 
<a name="l00189"></a><a class="code" href="classBaseSimpleCPU.html#ae14e8c918d9e0fa1f09581af157369e2">00189</a>     <span class="keywordtype">void</span> <a class="code" href="classBaseSimpleCPU.html#ae14e8c918d9e0fa1f09581af157369e2">countInst</a>()
<a name="l00190"></a>00190     {
<a name="l00191"></a>00191         <span class="keywordflow">if</span> (!<a class="code" href="classBaseSimpleCPU.html#abd80e0d70258dae9a743c9930a385163">curStaticInst</a>-&gt;isMicroop() || <a class="code" href="classBaseSimpleCPU.html#abd80e0d70258dae9a743c9930a385163">curStaticInst</a>-&gt;isLastMicroop()) {
<a name="l00192"></a>00192             <a class="code" href="classBaseSimpleCPU.html#a1431f3f73435dd9b1c68e7e3a303ada0">numInst</a>++;
<a name="l00193"></a>00193             <a class="code" href="classBaseSimpleCPU.html#a302bf9a6fd3b54c46eb3e2bfb18a320e">numInsts</a>++;
<a name="l00194"></a>00194         }
<a name="l00195"></a>00195         <a class="code" href="classBaseSimpleCPU.html#a0cb2e6732f2a0039cb918fc50956616a">numOp</a>++;
<a name="l00196"></a>00196         <a class="code" href="classBaseSimpleCPU.html#a121c14c0d2e80edfe1e3d01031707c0b">numOps</a>++;
<a name="l00197"></a>00197 
<a name="l00198"></a>00198         <a class="code" href="classBaseCPU.html#ab737471139f5a296e5b26e8a0e1b0744" title="initialize section">system</a>-&gt;totalNumInsts++;
<a name="l00199"></a>00199         <a class="code" href="classBaseSimpleCPU.html#af9572fa907cd21b54cb14bd626010d39">thread</a>-&gt;<a class="code" href="structThreadState.html#a344acde4f72898017365be79fd18a323">funcExeInst</a>++;
<a name="l00200"></a>00200     }
<a name="l00201"></a>00201 
<a name="l00202"></a><a class="code" href="classBaseSimpleCPU.html#abdcc0de01ff3d8d22a40e0b966acb463">00202</a>     <span class="keyword">virtual</span> <a class="code" href="base_2types_8hh.html#ae1475755791765b8e6f6a8bb091e273e">Counter</a> <a class="code" href="classBaseSimpleCPU.html#abdcc0de01ff3d8d22a40e0b966acb463">totalInsts</a>()<span class="keyword"> const</span>
<a name="l00203"></a>00203 <span class="keyword">    </span>{
<a name="l00204"></a>00204         <span class="keywordflow">return</span> <a class="code" href="classBaseSimpleCPU.html#a1431f3f73435dd9b1c68e7e3a303ada0">numInst</a> - <a class="code" href="classBaseSimpleCPU.html#add074e8bdc5b62781b8ef02d666dc6b1">startNumInst</a>;
<a name="l00205"></a>00205     }
<a name="l00206"></a>00206 
<a name="l00207"></a><a class="code" href="classBaseSimpleCPU.html#adfb528b512cf037ade8dc8e22bf8a7bd">00207</a>     <span class="keyword">virtual</span> <a class="code" href="base_2types_8hh.html#ae1475755791765b8e6f6a8bb091e273e">Counter</a> <a class="code" href="classBaseSimpleCPU.html#adfb528b512cf037ade8dc8e22bf8a7bd">totalOps</a>()<span class="keyword"> const</span>
<a name="l00208"></a>00208 <span class="keyword">    </span>{
<a name="l00209"></a>00209         <span class="keywordflow">return</span> <a class="code" href="classBaseSimpleCPU.html#a0cb2e6732f2a0039cb918fc50956616a">numOp</a> - <a class="code" href="classBaseSimpleCPU.html#ac574fb5f01568f023779519da07bf695">startNumOp</a>;
<a name="l00210"></a>00210     }
<a name="l00211"></a>00211 
<a name="l00212"></a>00212     <span class="comment">//number of integer alu accesses</span>
<a name="l00213"></a><a class="code" href="classBaseSimpleCPU.html#a416968ef3d43f2bd9da001865a53a90b">00213</a>     <a class="code" href="classStats_1_1Scalar.html">Stats::Scalar</a> <a class="code" href="classBaseSimpleCPU.html#a416968ef3d43f2bd9da001865a53a90b">numIntAluAccesses</a>;
<a name="l00214"></a>00214 
<a name="l00215"></a>00215     <span class="comment">//number of float alu accesses</span>
<a name="l00216"></a><a class="code" href="classBaseSimpleCPU.html#aecffaf5b7016d2d991dd5e1de1a8946e">00216</a>     <a class="code" href="classStats_1_1Scalar.html">Stats::Scalar</a> <a class="code" href="classBaseSimpleCPU.html#aecffaf5b7016d2d991dd5e1de1a8946e">numFpAluAccesses</a>;
<a name="l00217"></a>00217 
<a name="l00218"></a>00218     <span class="comment">//number of function calls/returns</span>
<a name="l00219"></a><a class="code" href="classBaseSimpleCPU.html#a18b716819072434f709f1513e5078168">00219</a>     <a class="code" href="classStats_1_1Scalar.html">Stats::Scalar</a> <a class="code" href="classBaseSimpleCPU.html#a18b716819072434f709f1513e5078168">numCallsReturns</a>;
<a name="l00220"></a>00220 
<a name="l00221"></a>00221     <span class="comment">//conditional control instructions;</span>
<a name="l00222"></a><a class="code" href="classBaseSimpleCPU.html#a23ee17e43ac73ad292d6ffb605293364">00222</a>     <a class="code" href="classStats_1_1Scalar.html">Stats::Scalar</a> <a class="code" href="classBaseSimpleCPU.html#a23ee17e43ac73ad292d6ffb605293364">numCondCtrlInsts</a>;
<a name="l00223"></a>00223 
<a name="l00224"></a>00224     <span class="comment">//number of int instructions</span>
<a name="l00225"></a><a class="code" href="classBaseSimpleCPU.html#a9e5a156bac1cb43d66b86372e17da1bd">00225</a>     <a class="code" href="classStats_1_1Scalar.html">Stats::Scalar</a> <a class="code" href="classBaseSimpleCPU.html#a9e5a156bac1cb43d66b86372e17da1bd">numIntInsts</a>;
<a name="l00226"></a>00226 
<a name="l00227"></a>00227     <span class="comment">//number of float instructions</span>
<a name="l00228"></a><a class="code" href="classBaseSimpleCPU.html#a925ac62d7f57c791a98868d640c3d195">00228</a>     <a class="code" href="classStats_1_1Scalar.html">Stats::Scalar</a> <a class="code" href="classBaseSimpleCPU.html#a925ac62d7f57c791a98868d640c3d195">numFpInsts</a>;
<a name="l00229"></a>00229 
<a name="l00230"></a>00230     <span class="comment">//number of integer register file accesses</span>
<a name="l00231"></a><a class="code" href="classBaseSimpleCPU.html#ae7061027b5edb87b145bf1ebf1720c37">00231</a>     <a class="code" href="classStats_1_1Scalar.html">Stats::Scalar</a> <a class="code" href="classBaseSimpleCPU.html#ae7061027b5edb87b145bf1ebf1720c37">numIntRegReads</a>;
<a name="l00232"></a><a class="code" href="classBaseSimpleCPU.html#a57ac9b75469edc84c4cde5fbc967cd06">00232</a>     <a class="code" href="classStats_1_1Scalar.html">Stats::Scalar</a> <a class="code" href="classBaseSimpleCPU.html#a57ac9b75469edc84c4cde5fbc967cd06">numIntRegWrites</a>;
<a name="l00233"></a>00233 
<a name="l00234"></a>00234     <span class="comment">//number of float register file accesses</span>
<a name="l00235"></a><a class="code" href="classBaseSimpleCPU.html#a958575f0f033dd22c762ca5e2be64034">00235</a>     <a class="code" href="classStats_1_1Scalar.html">Stats::Scalar</a> <a class="code" href="classBaseSimpleCPU.html#a958575f0f033dd22c762ca5e2be64034">numFpRegReads</a>;
<a name="l00236"></a><a class="code" href="classBaseSimpleCPU.html#a7b705046e187b82706fb786e8e8edd1a">00236</a>     <a class="code" href="classStats_1_1Scalar.html">Stats::Scalar</a> <a class="code" href="classBaseSimpleCPU.html#a7b705046e187b82706fb786e8e8edd1a">numFpRegWrites</a>;
<a name="l00237"></a>00237 
<a name="l00238"></a>00238     <span class="comment">//number of condition code register file accesses</span>
<a name="l00239"></a><a class="code" href="classBaseSimpleCPU.html#a949ece84cfe5ba6af93b85de367806ef">00239</a>     <a class="code" href="classStats_1_1Scalar.html">Stats::Scalar</a> <a class="code" href="classBaseSimpleCPU.html#a949ece84cfe5ba6af93b85de367806ef">numCCRegReads</a>;
<a name="l00240"></a><a class="code" href="classBaseSimpleCPU.html#a0bd5bc278dffd538498c492e41831997">00240</a>     <a class="code" href="classStats_1_1Scalar.html">Stats::Scalar</a> <a class="code" href="classBaseSimpleCPU.html#a0bd5bc278dffd538498c492e41831997">numCCRegWrites</a>;
<a name="l00241"></a>00241 
<a name="l00242"></a>00242     <span class="comment">// number of simulated memory references</span>
<a name="l00243"></a><a class="code" href="classBaseSimpleCPU.html#a6102e519d600e5e0f2d310d628f9a361">00243</a>     <a class="code" href="classStats_1_1Scalar.html">Stats::Scalar</a> <a class="code" href="classBaseSimpleCPU.html#a6102e519d600e5e0f2d310d628f9a361">numMemRefs</a>;
<a name="l00244"></a><a class="code" href="classBaseSimpleCPU.html#ae7c222b5c2c639802515df29884a7576">00244</a>     <a class="code" href="classStats_1_1Scalar.html">Stats::Scalar</a> <a class="code" href="classBaseSimpleCPU.html#ae7c222b5c2c639802515df29884a7576">numLoadInsts</a>;
<a name="l00245"></a><a class="code" href="classBaseSimpleCPU.html#a597ae298ef74a2f5578c27208781c44c">00245</a>     <a class="code" href="classStats_1_1Scalar.html">Stats::Scalar</a> <a class="code" href="classBaseSimpleCPU.html#a597ae298ef74a2f5578c27208781c44c">numStoreInsts</a>;
<a name="l00246"></a>00246 
<a name="l00247"></a>00247     <span class="comment">// number of idle cycles</span>
<a name="l00248"></a><a class="code" href="classBaseSimpleCPU.html#af52194e661180e3b96c4cecb634f2051">00248</a>     <a class="code" href="classStats_1_1Formula.html">Stats::Formula</a> <a class="code" href="classBaseSimpleCPU.html#af52194e661180e3b96c4cecb634f2051">numIdleCycles</a>;
<a name="l00249"></a>00249 
<a name="l00250"></a>00250     <span class="comment">// number of busy cycles</span>
<a name="l00251"></a><a class="code" href="classBaseSimpleCPU.html#a7298dfe65dbb56979d6cb073fcb92a74">00251</a>     <a class="code" href="classStats_1_1Formula.html">Stats::Formula</a> <a class="code" href="classBaseSimpleCPU.html#a7298dfe65dbb56979d6cb073fcb92a74">numBusyCycles</a>;
<a name="l00252"></a>00252 
<a name="l00253"></a>00253     <span class="comment">// number of simulated loads</span>
<a name="l00254"></a><a class="code" href="classBaseSimpleCPU.html#a9c78b70028e5df92b15a6fd9c56e5acf">00254</a>     <a class="code" href="base_2types_8hh.html#ae1475755791765b8e6f6a8bb091e273e">Counter</a> <a class="code" href="classBaseSimpleCPU.html#a9c78b70028e5df92b15a6fd9c56e5acf">numLoad</a>;
<a name="l00255"></a><a class="code" href="classBaseSimpleCPU.html#abc2dac603f413be8cd5f63b5c0b2d48d">00255</a>     <a class="code" href="base_2types_8hh.html#ae1475755791765b8e6f6a8bb091e273e">Counter</a> <a class="code" href="classBaseSimpleCPU.html#abc2dac603f413be8cd5f63b5c0b2d48d">startNumLoad</a>;
<a name="l00256"></a>00256 
<a name="l00257"></a>00257     <span class="comment">// number of idle cycles</span>
<a name="l00258"></a><a class="code" href="classBaseSimpleCPU.html#a40be38a691cf502b6ba46aaefd86dc77">00258</a>     <a class="code" href="classStats_1_1Average.html">Stats::Average</a> <a class="code" href="classBaseSimpleCPU.html#a40be38a691cf502b6ba46aaefd86dc77">notIdleFraction</a>;
<a name="l00259"></a><a class="code" href="classBaseSimpleCPU.html#a591131fa4ec30e59631a01f16393430e">00259</a>     <a class="code" href="classStats_1_1Formula.html">Stats::Formula</a> <a class="code" href="classBaseSimpleCPU.html#a591131fa4ec30e59631a01f16393430e">idleFraction</a>;
<a name="l00260"></a>00260 
<a name="l00261"></a>00261     <span class="comment">// number of cycles stalled for I-cache responses</span>
<a name="l00262"></a><a class="code" href="classBaseSimpleCPU.html#a2b9328bdb1a6898bfae824981cd64311">00262</a>     <a class="code" href="classStats_1_1Scalar.html">Stats::Scalar</a> <a class="code" href="classBaseSimpleCPU.html#a2b9328bdb1a6898bfae824981cd64311">icacheStallCycles</a>;
<a name="l00263"></a><a class="code" href="classBaseSimpleCPU.html#a3e096aa6ed4182585302ca5aff38aa3a">00263</a>     <a class="code" href="base_2types_8hh.html#ae1475755791765b8e6f6a8bb091e273e">Counter</a> <a class="code" href="classBaseSimpleCPU.html#a3e096aa6ed4182585302ca5aff38aa3a">lastIcacheStall</a>;
<a name="l00264"></a>00264 
<a name="l00265"></a>00265     <span class="comment">// number of cycles stalled for I-cache retries</span>
<a name="l00266"></a><a class="code" href="classBaseSimpleCPU.html#a86adafbcd047a925dfe292a237b44e79">00266</a>     <a class="code" href="classStats_1_1Scalar.html">Stats::Scalar</a> <a class="code" href="classBaseSimpleCPU.html#a86adafbcd047a925dfe292a237b44e79">icacheRetryCycles</a>;
<a name="l00267"></a><a class="code" href="classBaseSimpleCPU.html#aa608cdd1d274fea9cbc038ab248469a1">00267</a>     <a class="code" href="base_2types_8hh.html#ae1475755791765b8e6f6a8bb091e273e">Counter</a> <a class="code" href="classBaseSimpleCPU.html#aa608cdd1d274fea9cbc038ab248469a1">lastIcacheRetry</a>;
<a name="l00268"></a>00268 
<a name="l00269"></a>00269     <span class="comment">// number of cycles stalled for D-cache responses</span>
<a name="l00270"></a><a class="code" href="classBaseSimpleCPU.html#a06d11574ef2a7c403c51d626e834d91e">00270</a>     <a class="code" href="classStats_1_1Scalar.html">Stats::Scalar</a> <a class="code" href="classBaseSimpleCPU.html#a06d11574ef2a7c403c51d626e834d91e">dcacheStallCycles</a>;
<a name="l00271"></a><a class="code" href="classBaseSimpleCPU.html#a8b4696062ef09ab956804a7a99491853">00271</a>     <a class="code" href="base_2types_8hh.html#ae1475755791765b8e6f6a8bb091e273e">Counter</a> <a class="code" href="classBaseSimpleCPU.html#a8b4696062ef09ab956804a7a99491853">lastDcacheStall</a>;
<a name="l00272"></a>00272 
<a name="l00273"></a>00273     <span class="comment">// number of cycles stalled for D-cache retries</span>
<a name="l00274"></a><a class="code" href="classBaseSimpleCPU.html#ae2ea7ce061e493bd28fe16d53d15d7b6">00274</a>     <a class="code" href="classStats_1_1Scalar.html">Stats::Scalar</a> <a class="code" href="classBaseSimpleCPU.html#ae2ea7ce061e493bd28fe16d53d15d7b6">dcacheRetryCycles</a>;
<a name="l00275"></a><a class="code" href="classBaseSimpleCPU.html#af97b90e0b2b4a4e3fdb86e11f83e85e7">00275</a>     <a class="code" href="base_2types_8hh.html#ae1475755791765b8e6f6a8bb091e273e">Counter</a> <a class="code" href="classBaseSimpleCPU.html#af97b90e0b2b4a4e3fdb86e11f83e85e7">lastDcacheRetry</a>;
<a name="l00276"></a>00276 
<a name="l00279"></a><a class="code" href="classBaseSimpleCPU.html#ac68cca0050062403dbc960ab2a97157a">00279</a>     <a class="code" href="classStats_1_1Scalar.html">Stats::Scalar</a> <a class="code" href="classBaseSimpleCPU.html#ac68cca0050062403dbc960ab2a97157a">numBranches</a>;
<a name="l00281"></a><a class="code" href="classBaseSimpleCPU.html#a5c4fac7ec4f7ba3135b78424a9500b2a">00281</a>     <a class="code" href="classStats_1_1Scalar.html">Stats::Scalar</a> <a class="code" href="classBaseSimpleCPU.html#a5c4fac7ec4f7ba3135b78424a9500b2a" title="Number of branches predicted as taken.">numPredictedBranches</a>;
<a name="l00283"></a><a class="code" href="classBaseSimpleCPU.html#af91f54462991887406de8312ee71ba69">00283</a>     <a class="code" href="classStats_1_1Scalar.html">Stats::Scalar</a> <a class="code" href="classBaseSimpleCPU.html#af91f54462991887406de8312ee71ba69" title="Number of misprediced branches.">numBranchMispred</a>;
<a name="l00285"></a>00285 
<a name="l00286"></a>00286     <span class="comment">// instruction mix histogram by OpClass</span>
<a name="l00287"></a><a class="code" href="classBaseSimpleCPU.html#aab593a3a00eaa614f40b6d66bec24e35">00287</a>     <a class="code" href="classStats_1_1Vector.html">Stats::Vector</a> <a class="code" href="classBaseSimpleCPU.html#aab593a3a00eaa614f40b6d66bec24e35">statExecutedInstType</a>;
<a name="l00288"></a>00288 
<a name="l00289"></a>00289     <span class="keywordtype">void</span> <a class="code" href="classBaseSimpleCPU.html#a688ca491f5419c29fb81f8235ba1dc13">serializeThread</a>(std::ostream &amp;<a class="code" href="namespaceX86ISA.html#a6b6e6ba763e7eaf46ac5b6372ca98d30">os</a>, <a class="code" href="base_2types_8hh.html#ab39b1a4f9dad884694c7a74ed69e6a6b">ThreadID</a> tid);
<a name="l00290"></a>00290     <span class="keywordtype">void</span> <a class="code" href="classBaseSimpleCPU.html#a5122e6d6fdbdb3cb9ba72ae970f00a9e">unserializeThread</a>(<a class="code" href="classCheckpoint.html">Checkpoint</a> *cp, <span class="keyword">const</span> std::string &amp;section,
<a name="l00291"></a>00291                            <a class="code" href="base_2types_8hh.html#ab39b1a4f9dad884694c7a74ed69e6a6b">ThreadID</a> tid);
<a name="l00292"></a>00292 
<a name="l00293"></a>00293     <span class="comment">// These functions are only used in CPU models that split</span>
<a name="l00294"></a>00294     <span class="comment">// effective address computation from the actual memory access.</span>
<a name="l00295"></a><a class="code" href="classBaseSimpleCPU.html#a2f9742f8d2bcf6a31ebfc121fd9d5fbc">00295</a>     <span class="keywordtype">void</span> <a class="code" href="classBaseSimpleCPU.html#a2f9742f8d2bcf6a31ebfc121fd9d5fbc">setEA</a>(<a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> EA) { <a class="code" href="base_2misc_8hh.html#a1445e207e36c97ff84c54b47288cea19">panic</a>(<span class="stringliteral">&quot;BaseSimpleCPU::setEA() not implemented\n&quot;</span>); }
<a name="l00296"></a><a class="code" href="classBaseSimpleCPU.html#a840be0f7fe0a7a50b37b0552fe6ca506">00296</a>     <a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> <a class="code" href="classBaseSimpleCPU.html#a840be0f7fe0a7a50b37b0552fe6ca506">getEA</a>()        { <a class="code" href="base_2misc_8hh.html#a1445e207e36c97ff84c54b47288cea19">panic</a>(<span class="stringliteral">&quot;BaseSimpleCPU::getEA() not implemented\n&quot;</span>);
<a name="l00297"></a>00297         M5_DUMMY_RETURN}
<a name="l00298"></a>00298 
<a name="l00299"></a>00299     <span class="comment">// The register accessor methods provide the index of the</span>
<a name="l00300"></a>00300     <span class="comment">// instruction&apos;s operand (e.g., 0 or 1), not the architectural</span>
<a name="l00301"></a>00301     <span class="comment">// register index, to simplify the implementation of register</span>
<a name="l00302"></a>00302     <span class="comment">// renaming.  We find the architectural register index by indexing</span>
<a name="l00303"></a>00303     <span class="comment">// into the instruction&apos;s own operand index table.  Note that a</span>
<a name="l00304"></a>00304     <span class="comment">// raw pointer to the StaticInst is provided instead of a</span>
<a name="l00305"></a>00305     <span class="comment">// ref-counted StaticInstPtr to redice overhead.  This is fine as</span>
<a name="l00306"></a>00306     <span class="comment">// long as these methods don&apos;t copy the pointer into any long-term</span>
<a name="l00307"></a>00307     <span class="comment">// storage (which is pretty hard to imagine they would have reason</span>
<a name="l00308"></a>00308     <span class="comment">// to do).</span>
<a name="l00309"></a>00309 
<a name="l00310"></a><a class="code" href="classBaseSimpleCPU.html#a9e7b0a4d5373c48902425c9456b19e7e">00310</a>     uint64_t <a class="code" href="classBaseSimpleCPU.html#a9e7b0a4d5373c48902425c9456b19e7e">readIntRegOperand</a>(<span class="keyword">const</span> <a class="code" href="classStaticInst.html">StaticInst</a> *<a class="code" href="namespacePowerISA.html#aadcb0bf111dd32fa1c01c2b82f83c3c3">si</a>, <span class="keywordtype">int</span> idx)
<a name="l00311"></a>00311     {
<a name="l00312"></a>00312         <a class="code" href="classBaseSimpleCPU.html#ae7061027b5edb87b145bf1ebf1720c37">numIntRegReads</a>++;
<a name="l00313"></a>00313         <span class="keywordflow">return</span> <a class="code" href="classBaseSimpleCPU.html#af9572fa907cd21b54cb14bd626010d39">thread</a>-&gt;<a class="code" href="classSimpleThread.html#a21c850cd41ab977a2cf3450fe66ec25a">readIntReg</a>(si-&gt;<a class="code" href="classStaticInst.html#a9353aea3dfe673b88a4a96163d58759f">srcRegIdx</a>(idx));
<a name="l00314"></a>00314     }
<a name="l00315"></a>00315 
<a name="l00316"></a><a class="code" href="classBaseSimpleCPU.html#a717c88c8c56d79c9ed554ba5992bd8c3">00316</a>     <a class="code" href="classBaseSimpleCPU.html#a75484259f1855aabc8d74c6eb1cfe186">FloatReg</a> <a class="code" href="classBaseSimpleCPU.html#a717c88c8c56d79c9ed554ba5992bd8c3">readFloatRegOperand</a>(<span class="keyword">const</span> <a class="code" href="classStaticInst.html">StaticInst</a> *<a class="code" href="namespacePowerISA.html#aadcb0bf111dd32fa1c01c2b82f83c3c3">si</a>, <span class="keywordtype">int</span> idx)
<a name="l00317"></a>00317     {
<a name="l00318"></a>00318         <a class="code" href="classBaseSimpleCPU.html#a958575f0f033dd22c762ca5e2be64034">numFpRegReads</a>++;
<a name="l00319"></a>00319         <span class="keywordtype">int</span> reg_idx = si-&gt;<a class="code" href="classStaticInst.html#a9353aea3dfe673b88a4a96163d58759f">srcRegIdx</a>(idx) - <a class="code" href="namespaceAlphaISA.html#a4720195f4575f008ac78181d27db827ea23c089ac23981fe820094e2fc1579bf4">TheISA::FP_Reg_Base</a>;
<a name="l00320"></a>00320         <span class="keywordflow">return</span> <a class="code" href="classBaseSimpleCPU.html#af9572fa907cd21b54cb14bd626010d39">thread</a>-&gt;<a class="code" href="classSimpleThread.html#a2f97d83baef4fbda00b7f7f62779752f">readFloatReg</a>(reg_idx);
<a name="l00321"></a>00321     }
<a name="l00322"></a>00322 
<a name="l00323"></a><a class="code" href="classBaseSimpleCPU.html#a39d93624e4481f4a210f2c46ea6b15b0">00323</a>     <a class="code" href="classBaseSimpleCPU.html#aab5eeae86499f9bfe15ef79360eccc64">FloatRegBits</a> <a class="code" href="classBaseSimpleCPU.html#a39d93624e4481f4a210f2c46ea6b15b0">readFloatRegOperandBits</a>(<span class="keyword">const</span> <a class="code" href="classStaticInst.html">StaticInst</a> *<a class="code" href="namespacePowerISA.html#aadcb0bf111dd32fa1c01c2b82f83c3c3">si</a>, <span class="keywordtype">int</span> idx)
<a name="l00324"></a>00324     {
<a name="l00325"></a>00325         <a class="code" href="classBaseSimpleCPU.html#a958575f0f033dd22c762ca5e2be64034">numFpRegReads</a>++;
<a name="l00326"></a>00326         <span class="keywordtype">int</span> reg_idx = si-&gt;<a class="code" href="classStaticInst.html#a9353aea3dfe673b88a4a96163d58759f">srcRegIdx</a>(idx) - <a class="code" href="namespaceAlphaISA.html#a4720195f4575f008ac78181d27db827ea23c089ac23981fe820094e2fc1579bf4">TheISA::FP_Reg_Base</a>;
<a name="l00327"></a>00327         <span class="keywordflow">return</span> <a class="code" href="classBaseSimpleCPU.html#af9572fa907cd21b54cb14bd626010d39">thread</a>-&gt;<a class="code" href="classSimpleThread.html#a4998e6615f835676762af364eff198e3">readFloatRegBits</a>(reg_idx);
<a name="l00328"></a>00328     }
<a name="l00329"></a>00329 
<a name="l00330"></a><a class="code" href="classBaseSimpleCPU.html#abbb38b103304a528dca50350209e8f82">00330</a>     <a class="code" href="classBaseSimpleCPU.html#a0c9de550a32808e6a25b54b6c791d5ab">CCReg</a> <a class="code" href="classBaseSimpleCPU.html#abbb38b103304a528dca50350209e8f82">readCCRegOperand</a>(<span class="keyword">const</span> <a class="code" href="classStaticInst.html">StaticInst</a> *<a class="code" href="namespacePowerISA.html#aadcb0bf111dd32fa1c01c2b82f83c3c3">si</a>, <span class="keywordtype">int</span> idx)
<a name="l00331"></a>00331     {
<a name="l00332"></a>00332         <a class="code" href="classBaseSimpleCPU.html#a949ece84cfe5ba6af93b85de367806ef">numCCRegReads</a>++;
<a name="l00333"></a>00333         <span class="keywordtype">int</span> reg_idx = si-&gt;<a class="code" href="classStaticInst.html#a9353aea3dfe673b88a4a96163d58759f">srcRegIdx</a>(idx) - <a class="code" href="namespaceAlphaISA.html#a4720195f4575f008ac78181d27db827eae261857dbef59e0d93992a1e2d1fa322">TheISA::CC_Reg_Base</a>;
<a name="l00334"></a>00334         <span class="keywordflow">return</span> <a class="code" href="classBaseSimpleCPU.html#af9572fa907cd21b54cb14bd626010d39">thread</a>-&gt;<a class="code" href="classSimpleThread.html#ac3d147c535052bfb1f8e8fe0697168d7">readCCReg</a>(reg_idx);
<a name="l00335"></a>00335     }
<a name="l00336"></a>00336 
<a name="l00337"></a><a class="code" href="classBaseSimpleCPU.html#a654e99f2be7cd298378462ce9651bb44">00337</a>     <span class="keywordtype">void</span> <a class="code" href="classBaseSimpleCPU.html#a654e99f2be7cd298378462ce9651bb44">setIntRegOperand</a>(<span class="keyword">const</span> <a class="code" href="classStaticInst.html">StaticInst</a> *<a class="code" href="namespacePowerISA.html#aadcb0bf111dd32fa1c01c2b82f83c3c3">si</a>, <span class="keywordtype">int</span> idx, uint64_t <a class="code" href="namespaceX86ISA.html#ae13bf1250853ff6b72aabe3c79b587cc">val</a>)
<a name="l00338"></a>00338     {
<a name="l00339"></a>00339         <a class="code" href="classBaseSimpleCPU.html#a57ac9b75469edc84c4cde5fbc967cd06">numIntRegWrites</a>++;
<a name="l00340"></a>00340         <a class="code" href="classBaseSimpleCPU.html#af9572fa907cd21b54cb14bd626010d39">thread</a>-&gt;<a class="code" href="classSimpleThread.html#abc264e8ee37c6bd7d7b5759b97c34356">setIntReg</a>(si-&gt;<a class="code" href="classStaticInst.html#ae5a1a6d72f40f715253b91e32b3caad2">destRegIdx</a>(idx), val);
<a name="l00341"></a>00341     }
<a name="l00342"></a>00342 
<a name="l00343"></a><a class="code" href="classBaseSimpleCPU.html#addc8b4b6511725bf8ff48bd09ef22892">00343</a>     <span class="keywordtype">void</span> <a class="code" href="classBaseSimpleCPU.html#addc8b4b6511725bf8ff48bd09ef22892">setFloatRegOperand</a>(<span class="keyword">const</span> <a class="code" href="classStaticInst.html">StaticInst</a> *<a class="code" href="namespacePowerISA.html#aadcb0bf111dd32fa1c01c2b82f83c3c3">si</a>, <span class="keywordtype">int</span> idx, <a class="code" href="classBaseSimpleCPU.html#a75484259f1855aabc8d74c6eb1cfe186">FloatReg</a> <a class="code" href="namespaceX86ISA.html#ae13bf1250853ff6b72aabe3c79b587cc">val</a>)
<a name="l00344"></a>00344     {
<a name="l00345"></a>00345         <a class="code" href="classBaseSimpleCPU.html#a7b705046e187b82706fb786e8e8edd1a">numFpRegWrites</a>++;
<a name="l00346"></a>00346         <span class="keywordtype">int</span> reg_idx = si-&gt;<a class="code" href="classStaticInst.html#ae5a1a6d72f40f715253b91e32b3caad2">destRegIdx</a>(idx) - <a class="code" href="namespaceAlphaISA.html#a4720195f4575f008ac78181d27db827ea23c089ac23981fe820094e2fc1579bf4">TheISA::FP_Reg_Base</a>;
<a name="l00347"></a>00347         <a class="code" href="classBaseSimpleCPU.html#af9572fa907cd21b54cb14bd626010d39">thread</a>-&gt;<a class="code" href="classSimpleThread.html#ab6fd8e55b81c173f448ec0c42bc28b99">setFloatReg</a>(reg_idx, val);
<a name="l00348"></a>00348     }
<a name="l00349"></a>00349 
<a name="l00350"></a><a class="code" href="classBaseSimpleCPU.html#a80a516966713c873cf964af7538dbd37">00350</a>     <span class="keywordtype">void</span> <a class="code" href="classBaseSimpleCPU.html#a80a516966713c873cf964af7538dbd37">setFloatRegOperandBits</a>(<span class="keyword">const</span> <a class="code" href="classStaticInst.html">StaticInst</a> *<a class="code" href="namespacePowerISA.html#aadcb0bf111dd32fa1c01c2b82f83c3c3">si</a>, <span class="keywordtype">int</span> idx,
<a name="l00351"></a>00351                                 <a class="code" href="classBaseSimpleCPU.html#aab5eeae86499f9bfe15ef79360eccc64">FloatRegBits</a> <a class="code" href="namespaceX86ISA.html#ae13bf1250853ff6b72aabe3c79b587cc">val</a>)
<a name="l00352"></a>00352     {
<a name="l00353"></a>00353         <a class="code" href="classBaseSimpleCPU.html#a7b705046e187b82706fb786e8e8edd1a">numFpRegWrites</a>++;
<a name="l00354"></a>00354         <span class="keywordtype">int</span> reg_idx = si-&gt;<a class="code" href="classStaticInst.html#ae5a1a6d72f40f715253b91e32b3caad2">destRegIdx</a>(idx) - <a class="code" href="namespaceAlphaISA.html#a4720195f4575f008ac78181d27db827ea23c089ac23981fe820094e2fc1579bf4">TheISA::FP_Reg_Base</a>;
<a name="l00355"></a>00355         <a class="code" href="classBaseSimpleCPU.html#af9572fa907cd21b54cb14bd626010d39">thread</a>-&gt;<a class="code" href="classSimpleThread.html#a618651078f08ecd328dfe3312f0f2ea7">setFloatRegBits</a>(reg_idx, val);
<a name="l00356"></a>00356     }
<a name="l00357"></a>00357 
<a name="l00358"></a><a class="code" href="classBaseSimpleCPU.html#a859133f9c66c7b72cb02ff58e8385b52">00358</a>     <span class="keywordtype">void</span> <a class="code" href="classBaseSimpleCPU.html#a859133f9c66c7b72cb02ff58e8385b52">setCCRegOperand</a>(<span class="keyword">const</span> <a class="code" href="classStaticInst.html">StaticInst</a> *<a class="code" href="namespacePowerISA.html#aadcb0bf111dd32fa1c01c2b82f83c3c3">si</a>, <span class="keywordtype">int</span> idx, <a class="code" href="classBaseSimpleCPU.html#a0c9de550a32808e6a25b54b6c791d5ab">CCReg</a> <a class="code" href="namespaceX86ISA.html#ae13bf1250853ff6b72aabe3c79b587cc">val</a>)
<a name="l00359"></a>00359     {
<a name="l00360"></a>00360         <a class="code" href="classBaseSimpleCPU.html#a0bd5bc278dffd538498c492e41831997">numCCRegWrites</a>++;
<a name="l00361"></a>00361         <span class="keywordtype">int</span> reg_idx = si-&gt;<a class="code" href="classStaticInst.html#ae5a1a6d72f40f715253b91e32b3caad2">destRegIdx</a>(idx) - <a class="code" href="namespaceAlphaISA.html#a4720195f4575f008ac78181d27db827eae261857dbef59e0d93992a1e2d1fa322">TheISA::CC_Reg_Base</a>;
<a name="l00362"></a>00362         <a class="code" href="classBaseSimpleCPU.html#af9572fa907cd21b54cb14bd626010d39">thread</a>-&gt;<a class="code" href="classSimpleThread.html#afd6c42b1888ad21a4382078ca7a86d09">setCCReg</a>(reg_idx, val);
<a name="l00363"></a>00363     }
<a name="l00364"></a>00364 
<a name="l00365"></a><a class="code" href="classBaseSimpleCPU.html#a254cecc48d457ea298b08a8bb009f9cf">00365</a>     <span class="keywordtype">bool</span> <a class="code" href="classBaseSimpleCPU.html#a254cecc48d457ea298b08a8bb009f9cf">readPredicate</a>() { <span class="keywordflow">return</span> <a class="code" href="classBaseSimpleCPU.html#af9572fa907cd21b54cb14bd626010d39">thread</a>-&gt;<a class="code" href="classSimpleThread.html#a254cecc48d457ea298b08a8bb009f9cf">readPredicate</a>(); }
<a name="l00366"></a><a class="code" href="classBaseSimpleCPU.html#a137a8c6cced89c2ff8387900439436b4">00366</a>     <span class="keywordtype">void</span> <a class="code" href="classBaseSimpleCPU.html#a137a8c6cced89c2ff8387900439436b4">setPredicate</a>(<span class="keywordtype">bool</span> <a class="code" href="namespaceX86ISA.html#ae13bf1250853ff6b72aabe3c79b587cc">val</a>)
<a name="l00367"></a>00367     {
<a name="l00368"></a>00368         <a class="code" href="classBaseSimpleCPU.html#af9572fa907cd21b54cb14bd626010d39">thread</a>-&gt;<a class="code" href="classSimpleThread.html#a137a8c6cced89c2ff8387900439436b4">setPredicate</a>(val);
<a name="l00369"></a>00369         <span class="keywordflow">if</span> (<a class="code" href="classBaseSimpleCPU.html#acbcf6d90551f8d3a598a70caae74d1ef">traceData</a>) {
<a name="l00370"></a>00370             <a class="code" href="classBaseSimpleCPU.html#acbcf6d90551f8d3a598a70caae74d1ef">traceData</a>-&gt;<a class="code" href="classTrace_1_1InstRecord.html#a137a8c6cced89c2ff8387900439436b4">setPredicate</a>(val);
<a name="l00371"></a>00371         }
<a name="l00372"></a>00372     }
<a name="l00373"></a><a class="code" href="classBaseSimpleCPU.html#a827fb3454585cf4c620f4fd341966317">00373</a>     <a class="code" href="namespaceAlphaISA.html#af780de49982ecf691215cac9b9dfc615">TheISA::PCState</a> <a class="code" href="classBaseSimpleCPU.html#a827fb3454585cf4c620f4fd341966317">pcState</a>() { <span class="keywordflow">return</span> <a class="code" href="classBaseSimpleCPU.html#af9572fa907cd21b54cb14bd626010d39">thread</a>-&gt;<a class="code" href="classSimpleThread.html#a827fb3454585cf4c620f4fd341966317">pcState</a>(); }
<a name="l00374"></a><a class="code" href="classBaseSimpleCPU.html#a5e9cfc754c9ef9b7db875ce89871944e">00374</a>     <span class="keywordtype">void</span> <a class="code" href="classBaseSimpleCPU.html#a5e9cfc754c9ef9b7db875ce89871944e">pcState</a>(<span class="keyword">const</span> <a class="code" href="namespaceAlphaISA.html#af780de49982ecf691215cac9b9dfc615">TheISA::PCState</a> &amp;<a class="code" href="namespaceX86ISA.html#ae13bf1250853ff6b72aabe3c79b587cc">val</a>) { <a class="code" href="classBaseSimpleCPU.html#af9572fa907cd21b54cb14bd626010d39">thread</a>-&gt;<a class="code" href="classSimpleThread.html#a827fb3454585cf4c620f4fd341966317">pcState</a>(val); }
<a name="l00375"></a><a class="code" href="classBaseSimpleCPU.html#a53c92716db281ae16ffb693c6d7803c7">00375</a>     <a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> <a class="code" href="classBaseSimpleCPU.html#a53c92716db281ae16ffb693c6d7803c7">instAddr</a>() { <span class="keywordflow">return</span> <a class="code" href="classBaseSimpleCPU.html#af9572fa907cd21b54cb14bd626010d39">thread</a>-&gt;<a class="code" href="classSimpleThread.html#a53c92716db281ae16ffb693c6d7803c7">instAddr</a>(); }
<a name="l00376"></a><a class="code" href="classBaseSimpleCPU.html#aceec6e28772f91b3cc921c0e3927b0c2">00376</a>     <a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> <a class="code" href="classBaseSimpleCPU.html#aceec6e28772f91b3cc921c0e3927b0c2">nextInstAddr</a>() { <span class="keywordflow">return</span> <a class="code" href="classBaseSimpleCPU.html#af9572fa907cd21b54cb14bd626010d39">thread</a>-&gt;<a class="code" href="classSimpleThread.html#aceec6e28772f91b3cc921c0e3927b0c2">nextInstAddr</a>(); }
<a name="l00377"></a><a class="code" href="classBaseSimpleCPU.html#a1a21696f33a7d38f251687ae0b5e9718">00377</a>     <a class="code" href="base_2types_8hh.html#adfb4d8b20c5abc8be73dd367b16f2d57">MicroPC</a> <a class="code" href="classBaseSimpleCPU.html#a1a21696f33a7d38f251687ae0b5e9718">microPC</a>() { <span class="keywordflow">return</span> <a class="code" href="classBaseSimpleCPU.html#af9572fa907cd21b54cb14bd626010d39">thread</a>-&gt;<a class="code" href="classSimpleThread.html#a1a21696f33a7d38f251687ae0b5e9718">microPC</a>(); }
<a name="l00378"></a>00378 
<a name="l00379"></a><a class="code" href="classBaseSimpleCPU.html#a7b5ac6af9c2c19d7c1b442b8a3aebbc6">00379</a>     <a class="code" href="classBaseSimpleCPU.html#aaf5f073a387db0556d1db4bcc45428bc">MiscReg</a> <a class="code" href="classBaseSimpleCPU.html#a7b5ac6af9c2c19d7c1b442b8a3aebbc6">readMiscRegNoEffect</a>(<span class="keywordtype">int</span> misc_reg)
<a name="l00380"></a>00380     {
<a name="l00381"></a>00381         <span class="keywordflow">return</span> <a class="code" href="classBaseSimpleCPU.html#af9572fa907cd21b54cb14bd626010d39">thread</a>-&gt;<a class="code" href="classSimpleThread.html#af2ec8925148a53b9bddefb7fb65a7223">readMiscRegNoEffect</a>(misc_reg);
<a name="l00382"></a>00382     }
<a name="l00383"></a>00383 
<a name="l00384"></a><a class="code" href="classBaseSimpleCPU.html#a5a8c6c487e8da143d26188258b04f1cc">00384</a>     <a class="code" href="classBaseSimpleCPU.html#aaf5f073a387db0556d1db4bcc45428bc">MiscReg</a> <a class="code" href="classBaseSimpleCPU.html#a5a8c6c487e8da143d26188258b04f1cc">readMiscReg</a>(<span class="keywordtype">int</span> misc_reg)
<a name="l00385"></a>00385     {
<a name="l00386"></a>00386         <a class="code" href="classBaseSimpleCPU.html#ae7061027b5edb87b145bf1ebf1720c37">numIntRegReads</a>++;
<a name="l00387"></a>00387         <span class="keywordflow">return</span> <a class="code" href="classBaseSimpleCPU.html#af9572fa907cd21b54cb14bd626010d39">thread</a>-&gt;<a class="code" href="classSimpleThread.html#a71d44ee14eeab530a09bc7d68d97ece2">readMiscReg</a>(misc_reg);
<a name="l00388"></a>00388     }
<a name="l00389"></a>00389 
<a name="l00390"></a><a class="code" href="classBaseSimpleCPU.html#a1877dde4f3eb17a8b7d33ea40176c148">00390</a>     <span class="keywordtype">void</span> <a class="code" href="classBaseSimpleCPU.html#a1877dde4f3eb17a8b7d33ea40176c148">setMiscReg</a>(<span class="keywordtype">int</span> misc_reg, <span class="keyword">const</span> <a class="code" href="classBaseSimpleCPU.html#aaf5f073a387db0556d1db4bcc45428bc">MiscReg</a> &amp;<a class="code" href="namespaceX86ISA.html#ae13bf1250853ff6b72aabe3c79b587cc">val</a>)
<a name="l00391"></a>00391     {
<a name="l00392"></a>00392         <a class="code" href="classBaseSimpleCPU.html#a57ac9b75469edc84c4cde5fbc967cd06">numIntRegWrites</a>++;
<a name="l00393"></a>00393         <span class="keywordflow">return</span> <a class="code" href="classBaseSimpleCPU.html#af9572fa907cd21b54cb14bd626010d39">thread</a>-&gt;<a class="code" href="classSimpleThread.html#a9b618db833e56fbb32246fe25716846f">setMiscReg</a>(misc_reg, val);
<a name="l00394"></a>00394     }
<a name="l00395"></a>00395 
<a name="l00396"></a><a class="code" href="classBaseSimpleCPU.html#ac6d0dc1a63cede82f4242d43236a98db">00396</a>     <a class="code" href="classBaseSimpleCPU.html#aaf5f073a387db0556d1db4bcc45428bc">MiscReg</a> <a class="code" href="classBaseSimpleCPU.html#ac6d0dc1a63cede82f4242d43236a98db">readMiscRegOperand</a>(<span class="keyword">const</span> <a class="code" href="classStaticInst.html">StaticInst</a> *<a class="code" href="namespacePowerISA.html#aadcb0bf111dd32fa1c01c2b82f83c3c3">si</a>, <span class="keywordtype">int</span> idx)
<a name="l00397"></a>00397     {
<a name="l00398"></a>00398         <a class="code" href="classBaseSimpleCPU.html#ae7061027b5edb87b145bf1ebf1720c37">numIntRegReads</a>++;
<a name="l00399"></a>00399         <span class="keywordtype">int</span> reg_idx = si-&gt;<a class="code" href="classStaticInst.html#a9353aea3dfe673b88a4a96163d58759f">srcRegIdx</a>(idx) - <a class="code" href="namespaceAlphaISA.html#a4720195f4575f008ac78181d27db827ea0cbf9912f8507e55495a158f1b94f803">TheISA::Misc_Reg_Base</a>;
<a name="l00400"></a>00400         <span class="keywordflow">return</span> <a class="code" href="classBaseSimpleCPU.html#af9572fa907cd21b54cb14bd626010d39">thread</a>-&gt;<a class="code" href="classSimpleThread.html#a71d44ee14eeab530a09bc7d68d97ece2">readMiscReg</a>(reg_idx);
<a name="l00401"></a>00401     }
<a name="l00402"></a>00402 
<a name="l00403"></a><a class="code" href="classBaseSimpleCPU.html#a6cfad8f780bab7feb893941cb0d46160">00403</a>     <span class="keywordtype">void</span> <a class="code" href="classBaseSimpleCPU.html#a6cfad8f780bab7feb893941cb0d46160">setMiscRegOperand</a>(
<a name="l00404"></a>00404             <span class="keyword">const</span> <a class="code" href="classStaticInst.html">StaticInst</a> *<a class="code" href="namespacePowerISA.html#aadcb0bf111dd32fa1c01c2b82f83c3c3">si</a>, <span class="keywordtype">int</span> idx, <span class="keyword">const</span> <a class="code" href="classBaseSimpleCPU.html#aaf5f073a387db0556d1db4bcc45428bc">MiscReg</a> &amp;<a class="code" href="namespaceX86ISA.html#ae13bf1250853ff6b72aabe3c79b587cc">val</a>)
<a name="l00405"></a>00405     {
<a name="l00406"></a>00406         <a class="code" href="classBaseSimpleCPU.html#a57ac9b75469edc84c4cde5fbc967cd06">numIntRegWrites</a>++;
<a name="l00407"></a>00407         <span class="keywordtype">int</span> reg_idx = si-&gt;<a class="code" href="classStaticInst.html#ae5a1a6d72f40f715253b91e32b3caad2">destRegIdx</a>(idx) - <a class="code" href="namespaceAlphaISA.html#a4720195f4575f008ac78181d27db827ea0cbf9912f8507e55495a158f1b94f803">TheISA::Misc_Reg_Base</a>;
<a name="l00408"></a>00408         <span class="keywordflow">return</span> <a class="code" href="classBaseSimpleCPU.html#af9572fa907cd21b54cb14bd626010d39">thread</a>-&gt;<a class="code" href="classSimpleThread.html#a9b618db833e56fbb32246fe25716846f">setMiscReg</a>(reg_idx, val);
<a name="l00409"></a>00409     }
<a name="l00410"></a>00410 
<a name="l00411"></a><a class="code" href="classBaseSimpleCPU.html#a2d698ff909513b48a1263f8a5440e067">00411</a>     <span class="keywordtype">void</span> <a class="code" href="classBaseSimpleCPU.html#a2d698ff909513b48a1263f8a5440e067">demapPage</a>(<a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> <a class="code" href="namespaceMipsISA.html#ac78d9788b3f9a366df64485c9afaf1b1">vaddr</a>, uint64_t asn)
<a name="l00412"></a>00412     {
<a name="l00413"></a>00413         <a class="code" href="classBaseSimpleCPU.html#af9572fa907cd21b54cb14bd626010d39">thread</a>-&gt;<a class="code" href="classSimpleThread.html#a2d698ff909513b48a1263f8a5440e067">demapPage</a>(vaddr, asn);
<a name="l00414"></a>00414     }
<a name="l00415"></a>00415 
<a name="l00416"></a><a class="code" href="classBaseSimpleCPU.html#ac8a36d45a839b07f50b73f1eee119615">00416</a>     <span class="keywordtype">void</span> <a class="code" href="classBaseSimpleCPU.html#ac8a36d45a839b07f50b73f1eee119615">demapInstPage</a>(<a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> <a class="code" href="namespaceMipsISA.html#ac78d9788b3f9a366df64485c9afaf1b1">vaddr</a>, uint64_t asn)
<a name="l00417"></a>00417     {
<a name="l00418"></a>00418         <a class="code" href="classBaseSimpleCPU.html#af9572fa907cd21b54cb14bd626010d39">thread</a>-&gt;<a class="code" href="classSimpleThread.html#ac8a36d45a839b07f50b73f1eee119615">demapInstPage</a>(vaddr, asn);
<a name="l00419"></a>00419     }
<a name="l00420"></a>00420 
<a name="l00421"></a><a class="code" href="classBaseSimpleCPU.html#a26789603cc94992d18f8ddedfff96acf">00421</a>     <span class="keywordtype">void</span> <a class="code" href="classBaseSimpleCPU.html#a26789603cc94992d18f8ddedfff96acf">demapDataPage</a>(<a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> <a class="code" href="namespaceMipsISA.html#ac78d9788b3f9a366df64485c9afaf1b1">vaddr</a>, uint64_t asn)
<a name="l00422"></a>00422     {
<a name="l00423"></a>00423         <a class="code" href="classBaseSimpleCPU.html#af9572fa907cd21b54cb14bd626010d39">thread</a>-&gt;<a class="code" href="classSimpleThread.html#a26789603cc94992d18f8ddedfff96acf">demapDataPage</a>(vaddr, asn);
<a name="l00424"></a>00424     }
<a name="l00425"></a>00425 
<a name="l00426"></a><a class="code" href="classBaseSimpleCPU.html#a25b995a791e41965e088d8bf3f2bf859">00426</a>     <span class="keywordtype">unsigned</span> <a class="code" href="classBaseSimpleCPU.html#a25b995a791e41965e088d8bf3f2bf859">readStCondFailures</a>() {
<a name="l00427"></a>00427         <span class="keywordflow">return</span> <a class="code" href="classBaseSimpleCPU.html#af9572fa907cd21b54cb14bd626010d39">thread</a>-&gt;<a class="code" href="classSimpleThread.html#a25b995a791e41965e088d8bf3f2bf859">readStCondFailures</a>();
<a name="l00428"></a>00428     }
<a name="l00429"></a>00429 
<a name="l00430"></a><a class="code" href="classBaseSimpleCPU.html#abbe779fa43c72cd485ddb736ab17ff61">00430</a>     <span class="keywordtype">void</span> <a class="code" href="classBaseSimpleCPU.html#abbe779fa43c72cd485ddb736ab17ff61">setStCondFailures</a>(<span class="keywordtype">unsigned</span> sc_failures) {
<a name="l00431"></a>00431         <a class="code" href="classBaseSimpleCPU.html#af9572fa907cd21b54cb14bd626010d39">thread</a>-&gt;<a class="code" href="classSimpleThread.html#abbe779fa43c72cd485ddb736ab17ff61">setStCondFailures</a>(sc_failures);
<a name="l00432"></a>00432     }
<a name="l00433"></a>00433 
<a name="l00434"></a><a class="code" href="classBaseSimpleCPU.html#ac4382c0931786c368f26b645332022e0">00434</a>      <a class="code" href="classBaseSimpleCPU.html#aaf5f073a387db0556d1db4bcc45428bc">MiscReg</a> <a class="code" href="classBaseSimpleCPU.html#ac4382c0931786c368f26b645332022e0">readRegOtherThread</a>(<span class="keywordtype">int</span> regIdx, <a class="code" href="base_2types_8hh.html#ab39b1a4f9dad884694c7a74ed69e6a6b">ThreadID</a> tid = <a class="code" href="base_2types_8hh.html#a192b210a26f038691d0f095d85dc0953">InvalidThreadID</a>)
<a name="l00435"></a>00435      {
<a name="l00436"></a>00436         <a class="code" href="base_2misc_8hh.html#a1445e207e36c97ff84c54b47288cea19">panic</a>(<span class="stringliteral">&quot;Simple CPU models do not support multithreaded &quot;</span>
<a name="l00437"></a>00437               <span class="stringliteral">&quot;register access.\n&quot;</span>);
<a name="l00438"></a>00438      }
<a name="l00439"></a>00439 
<a name="l00440"></a><a class="code" href="classBaseSimpleCPU.html#a6674d3dd977dcee573918b5d2d45b8ef">00440</a>      <span class="keywordtype">void</span> <a class="code" href="classBaseSimpleCPU.html#a6674d3dd977dcee573918b5d2d45b8ef">setRegOtherThread</a>(<span class="keywordtype">int</span> regIdx, <span class="keyword">const</span> <a class="code" href="classBaseSimpleCPU.html#aaf5f073a387db0556d1db4bcc45428bc">MiscReg</a> &amp;<a class="code" href="namespaceX86ISA.html#ae13bf1250853ff6b72aabe3c79b587cc">val</a>,
<a name="l00441"></a>00441                             <a class="code" href="base_2types_8hh.html#ab39b1a4f9dad884694c7a74ed69e6a6b">ThreadID</a> tid = <a class="code" href="base_2types_8hh.html#a192b210a26f038691d0f095d85dc0953">InvalidThreadID</a>)
<a name="l00442"></a>00442      {
<a name="l00443"></a>00443         <a class="code" href="base_2misc_8hh.html#a1445e207e36c97ff84c54b47288cea19">panic</a>(<span class="stringliteral">&quot;Simple CPU models do not support multithreaded &quot;</span>
<a name="l00444"></a>00444               <span class="stringliteral">&quot;register access.\n&quot;</span>);
<a name="l00445"></a>00445      }
<a name="l00446"></a>00446 
<a name="l00447"></a>00447     <span class="comment">//Fault CacheOp(uint8_t Op, Addr EA);</span>
<a name="l00448"></a>00448 
<a name="l00449"></a><a class="code" href="classBaseSimpleCPU.html#a5f42e07ae335dff417664e91518c7f1e">00449</a>     <a class="code" href="classRefCountingPtr.html">Fault</a> <a class="code" href="classBaseSimpleCPU.html#a5f42e07ae335dff417664e91518c7f1e">hwrei</a>() { <span class="keywordflow">return</span> <a class="code" href="classBaseSimpleCPU.html#af9572fa907cd21b54cb14bd626010d39">thread</a>-&gt;<a class="code" href="classSimpleThread.html#a5f42e07ae335dff417664e91518c7f1e">hwrei</a>(); }
<a name="l00450"></a><a class="code" href="classBaseSimpleCPU.html#a461205960be9d52e9beda48a77e9c600">00450</a>     <span class="keywordtype">bool</span> <a class="code" href="classBaseSimpleCPU.html#a461205960be9d52e9beda48a77e9c600">simPalCheck</a>(<span class="keywordtype">int</span> palFunc) { <span class="keywordflow">return</span> <a class="code" href="classBaseSimpleCPU.html#af9572fa907cd21b54cb14bd626010d39">thread</a>-&gt;<a class="code" href="classSimpleThread.html#a461205960be9d52e9beda48a77e9c600">simPalCheck</a>(palFunc); }
<a name="l00451"></a>00451 
<a name="l00452"></a>00452     <span class="keywordtype">void</span>
<a name="l00453"></a><a class="code" href="classBaseSimpleCPU.html#a36e0b96120fcbbc2ee8699158f7be5c2">00453</a>     <a class="code" href="classBaseSimpleCPU.html#a36e0b96120fcbbc2ee8699158f7be5c2">syscall</a>(int64_t callnum)
<a name="l00454"></a>00454     {
<a name="l00455"></a>00455         <span class="keywordflow">if</span> (<a class="code" href="full__system_8hh.html#af929576af6f85c8849704b66d04b8370">FullSystem</a>)
<a name="l00456"></a>00456             <a class="code" href="base_2misc_8hh.html#a1445e207e36c97ff84c54b47288cea19">panic</a>(<span class="stringliteral">&quot;Syscall emulation isn&apos;t available in FS mode.\n&quot;</span>);
<a name="l00457"></a>00457 
<a name="l00458"></a>00458         <a class="code" href="classBaseSimpleCPU.html#af9572fa907cd21b54cb14bd626010d39">thread</a>-&gt;<a class="code" href="classSimpleThread.html#a36e0b96120fcbbc2ee8699158f7be5c2">syscall</a>(callnum);
<a name="l00459"></a>00459     }
<a name="l00460"></a>00460 
<a name="l00461"></a><a class="code" href="classBaseSimpleCPU.html#a99768639c728ee835cce54b8b42b3d8f">00461</a>     <span class="keywordtype">bool</span> <a class="code" href="classBaseSimpleCPU.html#a99768639c728ee835cce54b8b42b3d8f">misspeculating</a>() { <span class="keywordflow">return</span> <a class="code" href="classBaseSimpleCPU.html#af9572fa907cd21b54cb14bd626010d39">thread</a>-&gt;<a class="code" href="classSimpleThread.html#a99768639c728ee835cce54b8b42b3d8f">misspeculating</a>(); }
<a name="l00462"></a><a class="code" href="classBaseSimpleCPU.html#ad33756f3e96ee445dca8d69b1dd8709c">00462</a>     <a class="code" href="classThreadContext.html">ThreadContext</a> *<a class="code" href="classBaseSimpleCPU.html#ad33756f3e96ee445dca8d69b1dd8709c">tcBase</a>() { <span class="keywordflow">return</span> <a class="code" href="classBaseSimpleCPU.html#a4455a4759e69e5ebe68ae7298cbcc37d">tc</a>; }
<a name="l00463"></a>00463 
<a name="l00464"></a>00464   <span class="keyword">private</span>:
<a name="l00465"></a><a class="code" href="classBaseSimpleCPU.html#a981a27c7fab0ac0f25a26595ab3ded3c">00465</a>     <a class="code" href="namespaceAlphaISA.html#af780de49982ecf691215cac9b9dfc615">TheISA::PCState</a> <a class="code" href="classBaseSimpleCPU.html#a981a27c7fab0ac0f25a26595ab3ded3c">pred_pc</a>;
<a name="l00466"></a>00466 };
<a name="l00467"></a>00467 
<a name="l00468"></a>00468 <span class="preprocessor">#endif // __CPU_SIMPLE_BASE_HH__</span>
</pre></div></div>
<hr size="1"/><address style="text-align: right;"><small>File&nbsp;GEM5&nbsp;Wrapperに対して25 May 2015に生成されました。&nbsp;
<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.6.1 </small></address>
</body>
</html>
