m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dD:/intelFPGA_lite/Workspace/SDRAM/simulation/modelsim
vLPDDR2_dmaster_b2p_adapter
DXx6 sv_std 3 std 0 22 AD7iAPLo6nTIKk<N0eo=D3
!s110 1616748506
!i10b 1
!s100 ]b=I56b^n`>n7zPmm82zB2
IPAHN6UYRNeGN7VFB`Negj0
VDg1SIo80bB@j0V0VzS_@n1
!s105 LPDDR2_dmaster_b2p_adapter_sv_unit
S1
R0
w1614854400
8D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2_sim/LPDDR2/LPDDR2_dmaster_b2p_adapter.sv
FD:/intelFPGA_lite/Workspace/SDRAM/LPDDR2_sim/LPDDR2/LPDDR2_dmaster_b2p_adapter.sv
L0 55
OV;L;10.5b;63
r1
!s85 0
31
!s108 1616748505.000000
!s107 D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2_sim/LPDDR2/LPDDR2_dmaster_b2p_adapter.sv|
!s90 -reportprogress|300|-sv|D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2_sim/LPDDR2/LPDDR2_dmaster_b2p_adapter.sv|-work|b2p_adapter|
!i113 1
o-sv -work b2p_adapter
tCvgOpt 0
n@l@p@d@d@r2_dmaster_b2p_adapter
