# reti-logiche-2022-Montanari-Negri
VHDL project - Digital Logic Design - Politecnico di Milano - Academic Year 2021/2022 

## Description
VHDL implementation of a hardware component that operates on a memory.

## Documentation
Detailed documentation (in Italian) of the project can be found [here](https://github.com/riccardo-negri/reti-logiche-2022-Montanari-Negri/blob/main/documentazione.pdf).

## Development
Languages:
* VHDL 
* LaTeX

Development environments:
* Vivado ([installation guide](https://github.com/riccardo-negri/reti-logiche-2022-Montanari-Negri/tree/main/how-to/VivadoInstallation.md) and [usage guide](https://github.com/riccardo-negri/reti-logiche-2022-Montanari-Negri/tree/main/how-to/VivadoUsage.md))
* TeXstudio
