##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for Clock_LCD
		4.2::Critical Path Report for CyBUS_CLK
		4.3::Critical Path Report for SPI_IntClock
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (CyBUS_CLK:R vs. SPI_IntClock:R)
		5.2::Critical Path Report for (Clock_LCD:R vs. CyBUS_CLK:R)
		5.3::Critical Path Report for (Clock_LCD:R vs. Clock_LCD:R)
		5.4::Critical Path Report for (SPI_IntClock:R vs. SPI_IntClock:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 7
Clock: Clock_LCD     | Frequency: 65.65 MHz  | Target: 33.00 MHz  | 
Clock: CyBUS_CLK     | Frequency: 83.31 MHz  | Target: 66.00 MHz  | 
Clock: CyILO         | N/A                   | Target: 0.00 MHz   | 
Clock: CyIMO         | N/A                   | Target: 3.00 MHz   | 
Clock: CyMASTER_CLK  | N/A                   | Target: 66.00 MHz  | 
Clock: CyPLL_OUT     | N/A                   | Target: 66.00 MHz  | 
Clock: SPI_IntClock  | Frequency: 49.55 MHz  | Target: 3.88 MHz   | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock  Capture Clock  Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
------------  -------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
Clock_LCD     Clock_LCD      30303            15071       N/A              N/A         N/A              N/A         N/A              N/A         
Clock_LCD     CyBUS_CLK      15151.5          3147        N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK     SPI_IntClock   15151.5          8328        N/A              N/A         N/A              N/A         N/A              N/A         
SPI_IntClock  SPI_IntClock   257576           237395      N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name           Setup to Clk  Clock Name:Phase  
------------------  ------------  ----------------  
DHigh_DB(0)_PAD:in  14248         Clock_LCD:R       
DHigh_DB(1)_PAD:in  13802         Clock_LCD:R       
DHigh_DB(2)_PAD:in  13996         Clock_LCD:R       
DHigh_DB(3)_PAD:in  14142         Clock_LCD:R       
DHigh_DB(4)_PAD:in  14066         Clock_LCD:R       
DHigh_DB(5)_PAD:in  14086         Clock_LCD:R       
DHigh_DB(6)_PAD:in  14770         Clock_LCD:R       
DHigh_DB(7)_PAD:in  18941         Clock_LCD:R       
DLow_DB(0)_PAD:in   13332         Clock_LCD:R       
DLow_DB(1)_PAD:in   13706         Clock_LCD:R       
DLow_DB(2)_PAD:in   12851         Clock_LCD:R       
DLow_DB(3)_PAD:in   12937         Clock_LCD:R       
DLow_DB(4)_PAD:in   13759         Clock_LCD:R       
DLow_DB(5)_PAD:in   13990         Clock_LCD:R       
DLow_DB(6)_PAD:in   12936         Clock_LCD:R       
DLow_DB(7)_PAD:in   12843         Clock_LCD:R       


                       3.2::Clock to Out
                       -----------------

Port Name            Clock to Out  Clock Name:Phase  
-------------------  ------------  ----------------  
DHigh_DB(0)_PAD:out  24609         Clock_LCD:R       
DHigh_DB(1)_PAD:out  25458         Clock_LCD:R       
DHigh_DB(2)_PAD:out  25361         Clock_LCD:R       
DHigh_DB(3)_PAD:out  25004         Clock_LCD:R       
DHigh_DB(4)_PAD:out  24169         Clock_LCD:R       
DHigh_DB(5)_PAD:out  25226         Clock_LCD:R       
DHigh_DB(6)_PAD:out  24691         Clock_LCD:R       
DHigh_DB(7)_PAD:out  24877         Clock_LCD:R       
DLow_DB(0)_PAD:out   22061         Clock_LCD:R       
DLow_DB(1)_PAD:out   23035         Clock_LCD:R       
DLow_DB(2)_PAD:out   23199         Clock_LCD:R       
DLow_DB(3)_PAD:out   22516         Clock_LCD:R       
DLow_DB(4)_PAD:out   21636         Clock_LCD:R       
DLow_DB(5)_PAD:out   21957         Clock_LCD:R       
DLow_DB(6)_PAD:out   22947         Clock_LCD:R       
DLow_DB(7)_PAD:out   22628         Clock_LCD:R       
D_CS(0)_PAD          15603         CyBUS_CLK:R       
D_RD(0)_PAD          26320         Clock_LCD:R       
D_RS(0)_PAD          26119         Clock_LCD:R       
D_WR(0)_PAD          27394         Clock_LCD:R       
MOSI(0)_PAD          24821         SPI_IntClock:R    
SCLK(0)_PAD          23942         SPI_IntClock:R    


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for Clock_LCD
***************************************
Clock: Clock_LCD
Frequency: 65.65 MHz | Target: 33.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GraphicLCDIntf:state_1\/q
Path End       : \GraphicLCDIntf:GraphLcd16:MsbReg\/clk_en
Capture Clock  : \GraphicLCDIntf:GraphLcd16:MsbReg\/clock
Path slack     : 15071p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_LCD:R#1 vs. Clock_LCD:R#2)   30303
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     28203

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13132
-------------------------------------   ----- 
End-of-path arrival time (ps)           13132
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GraphicLCDIntf:state_1\/clock_0                           macrocell14         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\GraphicLCDIntf:state_1\/q                 macrocell14   1250   1250  15071  RISE       1
\GraphicLCDIntf:status_1\/main_2           macrocell2    5107   6357  15071  RISE       1
\GraphicLCDIntf:status_1\/q                macrocell2    3350   9707  15071  RISE       1
\GraphicLCDIntf:GraphLcd16:MsbReg\/clk_en  statuscell3   3424  13132  15071  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GraphicLCDIntf:GraphLcd16:MsbReg\/clock                   statuscell3         0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for CyBUS_CLK
***************************************
Clock: CyBUS_CLK
Frequency: 83.31 MHz | Target: 66.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_3/q
Path End       : D_CS(0)/pin_input
Capture Clock  : D_CS(0)/out_clock
Path slack     : 3147p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_LCD:R#1 vs. CyBUS_CLK:R#2)   15152
- Setup time                                       -4726
------------------------------------------------   ----- 
End-of-path required time (ps)                     10426

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7278
-------------------------------------   ---- 
End-of-path arrival time (ps)           7278
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_3/clock_0                                              macrocell9          0      0  RISE       1

Data path
pin name           model name   delay     AT  slack  edge  Fanout
-----------------  -----------  -----  -----  -----  ----  ------
Net_3/q            macrocell9    1250   1250   3147  RISE       1
D_CS(0)/pin_input  iocell10      6028   7278   3147  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
D_CS(0)/out_clock                                           iocell10            0      0  RISE       1


===================================================================== 
4.3::Critical Path Report for SPI_IntClock
******************************************
Clock: SPI_IntClock
Frequency: 49.55 MHz | Target: 3.88 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI:BSPIM:state_2\/q
Path End       : \SPI:BSPIM:TxStsReg\/status_0
Capture Clock  : \SPI:BSPIM:TxStsReg\/clock
Path slack     : 237395p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (SPI_IntClock:R#1 vs. SPI_IntClock:R#2)   257576
- Setup time                                               -500
------------------------------------------------------   ------ 
End-of-path required time (ps)                           257076

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19681
-------------------------------------   ----- 
End-of-path arrival time (ps)           19681
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:state_2\/clock_0                                macrocell17         0      0  RISE       1

Data path
pin name                        model name    delay     AT   slack  edge  Fanout
------------------------------  ------------  -----  -----  ------  ----  ------
\SPI:BSPIM:state_2\/q           macrocell17    1250   1250  237395  RISE       1
\SPI:BSPIM:tx_status_0\/main_0  macrocell4    10888  12138  237395  RISE       1
\SPI:BSPIM:tx_status_0\/q       macrocell4     3350  15488  237395  RISE       1
\SPI:BSPIM:TxStsReg\/status_0   statusicell1   4192  19681  237395  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:TxStsReg\/clock                                 statusicell1        0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (CyBUS_CLK:R vs. SPI_IntClock:R)
**************************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MISO(0)_SYNC/out
Path End       : \SPI:BSPIM:sR8:Dp:u0\/route_si
Capture Clock  : \SPI:BSPIM:sR8:Dp:u0\/clock
Path slack     : 8328p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CyBUS_CLK:R#17 vs. SPI_IntClock:R#2)   15152
- Setup time                                           -3500
----------------------------------------------------   ----- 
End-of-path required time (ps)                         11652

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3323
-------------------------------------   ---- 
End-of-path arrival time (ps)           3323
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
MISO(0)_SYNC/clock                                          synccell            0      0  RISE       1

Data path
pin name                        model name     delay     AT  slack  edge  Fanout
------------------------------  -------------  -----  -----  -----  ----  ------
MISO(0)_SYNC/out                synccell        1020   1020   8328  RISE       1
\SPI:BSPIM:sR8:Dp:u0\/route_si  datapathcell3   2303   3323   8328  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:sR8:Dp:u0\/clock                                datapathcell3       0      0  RISE       1


5.2::Critical Path Report for (Clock_LCD:R vs. CyBUS_CLK:R)
***********************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_3/q
Path End       : D_CS(0)/pin_input
Capture Clock  : D_CS(0)/out_clock
Path slack     : 3147p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_LCD:R#1 vs. CyBUS_CLK:R#2)   15152
- Setup time                                       -4726
------------------------------------------------   ----- 
End-of-path required time (ps)                     10426

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7278
-------------------------------------   ---- 
End-of-path arrival time (ps)           7278
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_3/clock_0                                              macrocell9          0      0  RISE       1

Data path
pin name           model name   delay     AT  slack  edge  Fanout
-----------------  -----------  -----  -----  -----  ----  ------
Net_3/q            macrocell9    1250   1250   3147  RISE       1
D_CS(0)/pin_input  iocell10      6028   7278   3147  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
D_CS(0)/out_clock                                           iocell10            0      0  RISE       1


5.3::Critical Path Report for (Clock_LCD:R vs. Clock_LCD:R)
***********************************************************

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GraphicLCDIntf:state_1\/q
Path End       : \GraphicLCDIntf:GraphLcd16:MsbReg\/clk_en
Capture Clock  : \GraphicLCDIntf:GraphLcd16:MsbReg\/clock
Path slack     : 15071p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_LCD:R#1 vs. Clock_LCD:R#2)   30303
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     28203

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13132
-------------------------------------   ----- 
End-of-path arrival time (ps)           13132
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GraphicLCDIntf:state_1\/clock_0                           macrocell14         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\GraphicLCDIntf:state_1\/q                 macrocell14   1250   1250  15071  RISE       1
\GraphicLCDIntf:status_1\/main_2           macrocell2    5107   6357  15071  RISE       1
\GraphicLCDIntf:status_1\/q                macrocell2    3350   9707  15071  RISE       1
\GraphicLCDIntf:GraphLcd16:MsbReg\/clk_en  statuscell3   3424  13132  15071  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GraphicLCDIntf:GraphLcd16:MsbReg\/clock                   statuscell3         0      0  RISE       1


5.4::Critical Path Report for (SPI_IntClock:R vs. SPI_IntClock:R)
*****************************************************************

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI:BSPIM:state_2\/q
Path End       : \SPI:BSPIM:TxStsReg\/status_0
Capture Clock  : \SPI:BSPIM:TxStsReg\/clock
Path slack     : 237395p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (SPI_IntClock:R#1 vs. SPI_IntClock:R#2)   257576
- Setup time                                               -500
------------------------------------------------------   ------ 
End-of-path required time (ps)                           257076

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19681
-------------------------------------   ----- 
End-of-path arrival time (ps)           19681
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:state_2\/clock_0                                macrocell17         0      0  RISE       1

Data path
pin name                        model name    delay     AT   slack  edge  Fanout
------------------------------  ------------  -----  -----  ------  ----  ------
\SPI:BSPIM:state_2\/q           macrocell17    1250   1250  237395  RISE       1
\SPI:BSPIM:tx_status_0\/main_0  macrocell4    10888  12138  237395  RISE       1
\SPI:BSPIM:tx_status_0\/q       macrocell4     3350  15488  237395  RISE       1
\SPI:BSPIM:TxStsReg\/status_0   statusicell1   4192  19681  237395  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:TxStsReg\/clock                                 statusicell1        0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_3/q
Path End       : D_CS(0)/pin_input
Capture Clock  : D_CS(0)/out_clock
Path slack     : 3147p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_LCD:R#1 vs. CyBUS_CLK:R#2)   15152
- Setup time                                       -4726
------------------------------------------------   ----- 
End-of-path required time (ps)                     10426

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7278
-------------------------------------   ---- 
End-of-path arrival time (ps)           7278
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_3/clock_0                                              macrocell9          0      0  RISE       1

Data path
pin name           model name   delay     AT  slack  edge  Fanout
-----------------  -----------  -----  -----  -----  ----  ------
Net_3/q            macrocell9    1250   1250   3147  RISE       1
D_CS(0)/pin_input  iocell10      6028   7278   3147  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
D_CS(0)/out_clock                                           iocell10            0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MISO(0)_SYNC/out
Path End       : \SPI:BSPIM:sR8:Dp:u0\/route_si
Capture Clock  : \SPI:BSPIM:sR8:Dp:u0\/clock
Path slack     : 8328p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CyBUS_CLK:R#17 vs. SPI_IntClock:R#2)   15152
- Setup time                                           -3500
----------------------------------------------------   ----- 
End-of-path required time (ps)                         11652

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3323
-------------------------------------   ---- 
End-of-path arrival time (ps)           3323
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
MISO(0)_SYNC/clock                                          synccell            0      0  RISE       1

Data path
pin name                        model name     delay     AT  slack  edge  Fanout
------------------------------  -------------  -----  -----  -----  ----  ------
MISO(0)_SYNC/out                synccell        1020   1020   8328  RISE       1
\SPI:BSPIM:sR8:Dp:u0\/route_si  datapathcell3   2303   3323   8328  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:sR8:Dp:u0\/clock                                datapathcell3       0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GraphicLCDIntf:state_1\/q
Path End       : \GraphicLCDIntf:GraphLcd16:MsbReg\/clk_en
Capture Clock  : \GraphicLCDIntf:GraphLcd16:MsbReg\/clock
Path slack     : 15071p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_LCD:R#1 vs. Clock_LCD:R#2)   30303
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     28203

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13132
-------------------------------------   ----- 
End-of-path arrival time (ps)           13132
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GraphicLCDIntf:state_1\/clock_0                           macrocell14         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\GraphicLCDIntf:state_1\/q                 macrocell14   1250   1250  15071  RISE       1
\GraphicLCDIntf:status_1\/main_2           macrocell2    5107   6357  15071  RISE       1
\GraphicLCDIntf:status_1\/q                macrocell2    3350   9707  15071  RISE       1
\GraphicLCDIntf:GraphLcd16:MsbReg\/clk_en  statuscell3   3424  13132  15071  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GraphicLCDIntf:GraphLcd16:MsbReg\/clock                   statuscell3         0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GraphicLCDIntf:state_1\/q
Path End       : \GraphicLCDIntf:LsbReg\/clk_en
Capture Clock  : \GraphicLCDIntf:LsbReg\/clock
Path slack     : 15157p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_LCD:R#1 vs. Clock_LCD:R#2)   30303
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     28203

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13046
-------------------------------------   ----- 
End-of-path arrival time (ps)           13046
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GraphicLCDIntf:state_1\/clock_0                           macrocell14         0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
\GraphicLCDIntf:state_1\/q        macrocell14   1250   1250  15071  RISE       1
\GraphicLCDIntf:status_1\/main_2  macrocell2    5107   6357  15071  RISE       1
\GraphicLCDIntf:status_1\/q       macrocell2    3350   9707  15071  RISE       1
\GraphicLCDIntf:LsbReg\/clk_en    statuscell2   3338  13046  15157  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GraphicLCDIntf:LsbReg\/clock                              statuscell2         0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GraphicLCDIntf:state_1\/q
Path End       : \GraphicLCDIntf:GraphLcd16:Lsb\/cs_addr_1
Capture Clock  : \GraphicLCDIntf:GraphLcd16:Lsb\/clock
Path slack     : 16584p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_LCD:R#1 vs. Clock_LCD:R#2)   30303
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     24243

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7659
-------------------------------------   ---- 
End-of-path arrival time (ps)           7659
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GraphicLCDIntf:state_1\/clock_0                           macrocell14         0      0  RISE       1

Data path
pin name                                   model name     delay     AT  slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -----  ----  ------
\GraphicLCDIntf:state_1\/q                 macrocell14     1250   1250  15071  RISE       1
\GraphicLCDIntf:GraphLcd16:Lsb\/cs_addr_1  datapathcell1   6409   7659  16584  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GraphicLCDIntf:GraphLcd16:Lsb\/clock                      datapathcell1       0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GraphicLCDIntf:state_0\/q
Path End       : \GraphicLCDIntf:GraphLcd16:Lsb\/cs_addr_0
Capture Clock  : \GraphicLCDIntf:GraphLcd16:Lsb\/clock
Path slack     : 17199p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_LCD:R#1 vs. Clock_LCD:R#2)   30303
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     24243

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7044
-------------------------------------   ---- 
End-of-path arrival time (ps)           7044
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GraphicLCDIntf:state_0\/clock_0                           macrocell15         0      0  RISE       1

Data path
pin name                                   model name     delay     AT  slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -----  ----  ------
\GraphicLCDIntf:state_0\/q                 macrocell15     1250   1250  15614  RISE       1
\GraphicLCDIntf:GraphLcd16:Lsb\/cs_addr_0  datapathcell1   5794   7044  17199  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GraphicLCDIntf:GraphLcd16:Lsb\/clock                      datapathcell1       0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GraphicLCDIntf:state_1\/q
Path End       : \GraphicLCDIntf:StsReg\/status_1
Capture Clock  : \GraphicLCDIntf:StsReg\/clock
Path slack     : 17455p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_LCD:R#1 vs. Clock_LCD:R#2)   30303
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     29803

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12348
-------------------------------------   ----- 
End-of-path arrival time (ps)           12348
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GraphicLCDIntf:state_1\/clock_0                           macrocell14         0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
\GraphicLCDIntf:state_1\/q        macrocell14   1250   1250  15071  RISE       1
\GraphicLCDIntf:status_1\/main_2  macrocell2    5107   6357  15071  RISE       1
\GraphicLCDIntf:status_1\/q       macrocell2    3350   9707  15071  RISE       1
\GraphicLCDIntf:StsReg\/status_1  statuscell1   2640  12348  17455  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GraphicLCDIntf:StsReg\/clock                              statuscell1         0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GraphicLCDIntf:state_1\/q
Path End       : \GraphicLCDIntf:GraphLcd16:Msb\/cs_addr_1
Capture Clock  : \GraphicLCDIntf:GraphLcd16:Msb\/clock
Path slack     : 18038p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_LCD:R#1 vs. Clock_LCD:R#2)   30303
- Setup time                                       -4130
------------------------------------------------   ----- 
End-of-path required time (ps)                     26173

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8135
-------------------------------------   ---- 
End-of-path arrival time (ps)           8135
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GraphicLCDIntf:state_1\/clock_0                           macrocell14         0      0  RISE       1

Data path
pin name                                   model name     delay     AT  slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -----  ----  ------
\GraphicLCDIntf:state_1\/q                 macrocell14     1250   1250  15071  RISE       1
\GraphicLCDIntf:GraphLcd16:Msb\/cs_addr_1  datapathcell2   6885   8135  18038  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GraphicLCDIntf:GraphLcd16:Msb\/clock                      datapathcell2       0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GraphicLCDIntf:state_2\/q
Path End       : \GraphicLCDIntf:GraphLcd16:Lsb\/cs_addr_2
Capture Clock  : \GraphicLCDIntf:GraphLcd16:Lsb\/clock
Path slack     : 18087p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_LCD:R#1 vs. Clock_LCD:R#2)   30303
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     24243

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6157
-------------------------------------   ---- 
End-of-path arrival time (ps)           6157
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GraphicLCDIntf:state_2\/clock_0                           macrocell13         0      0  RISE       1

Data path
pin name                                   model name     delay     AT  slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -----  ----  ------
\GraphicLCDIntf:state_2\/q                 macrocell13     1250   1250  16145  RISE       1
\GraphicLCDIntf:GraphLcd16:Lsb\/cs_addr_2  datapathcell1   4907   6157  18087  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GraphicLCDIntf:GraphLcd16:Lsb\/clock                      datapathcell1       0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GraphicLCDIntf:state_1\/q
Path End       : \GraphicLCDIntf:state_2\/main_3
Capture Clock  : \GraphicLCDIntf:state_2\/clock_0
Path slack     : 18629p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_LCD:R#1 vs. Clock_LCD:R#2)   30303
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     26793

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8164
-------------------------------------   ---- 
End-of-path arrival time (ps)           8164
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GraphicLCDIntf:state_1\/clock_0                           macrocell14         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\GraphicLCDIntf:state_1\/q       macrocell14   1250   1250  15071  RISE       1
\GraphicLCDIntf:state_2\/main_3  macrocell13   6914   8164  18629  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GraphicLCDIntf:state_2\/clock_0                           macrocell13         0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GraphicLCDIntf:state_1\/q
Path End       : tmpOE__DLow_DB_net_7/main_2
Capture Clock  : tmpOE__DLow_DB_net_7/clock_0
Path slack     : 18642p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_LCD:R#1 vs. Clock_LCD:R#2)   30303
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     26793

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8151
-------------------------------------   ---- 
End-of-path arrival time (ps)           8151
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GraphicLCDIntf:state_1\/clock_0                           macrocell14         0      0  RISE       1

Data path
pin name                     model name   delay     AT  slack  edge  Fanout
---------------------------  -----------  -----  -----  -----  ----  ------
\GraphicLCDIntf:state_1\/q   macrocell14   1250   1250  15071  RISE       1
tmpOE__DLow_DB_net_7/main_2  macrocell7    6901   8151  18642  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
tmpOE__DLow_DB_net_7/clock_0                               macrocell7          0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GraphicLCDIntf:state_1\/q
Path End       : Net_3/main_2
Capture Clock  : Net_3/clock_0
Path slack     : 18642p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_LCD:R#1 vs. Clock_LCD:R#2)   30303
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     26793

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8151
-------------------------------------   ---- 
End-of-path arrival time (ps)           8151
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GraphicLCDIntf:state_1\/clock_0                           macrocell14         0      0  RISE       1

Data path
pin name                    model name   delay     AT  slack  edge  Fanout
--------------------------  -----------  -----  -----  -----  ----  ------
\GraphicLCDIntf:state_1\/q  macrocell14   1250   1250  15071  RISE       1
Net_3/main_2                macrocell9    6901   8151  18642  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_3/clock_0                                              macrocell9          0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GraphicLCDIntf:state_1\/q
Path End       : Net_2/main_4
Capture Clock  : Net_2/clock_0
Path slack     : 18643p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_LCD:R#1 vs. Clock_LCD:R#2)   30303
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     26793

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8150
-------------------------------------   ---- 
End-of-path arrival time (ps)           8150
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GraphicLCDIntf:state_1\/clock_0                           macrocell14         0      0  RISE       1

Data path
pin name                    model name   delay     AT  slack  edge  Fanout
--------------------------  -----------  -----  -----  -----  ----  ------
\GraphicLCDIntf:state_1\/q  macrocell14   1250   1250  15071  RISE       1
Net_2/main_4                macrocell8    6900   8150  18643  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_2/clock_0                                              macrocell8          0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GraphicLCDIntf:state_1\/q
Path End       : Net_4/main_2
Capture Clock  : Net_4/clock_0
Path slack     : 18650p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_LCD:R#1 vs. Clock_LCD:R#2)   30303
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     26793

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8143
-------------------------------------   ---- 
End-of-path arrival time (ps)           8143
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GraphicLCDIntf:state_1\/clock_0                           macrocell14         0      0  RISE       1

Data path
pin name                    model name   delay     AT  slack  edge  Fanout
--------------------------  -----------  -----  -----  -----  ----  ------
\GraphicLCDIntf:state_1\/q  macrocell14   1250   1250  15071  RISE       1
Net_4/main_2                macrocell10   6893   8143  18650  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_4/clock_0                                              macrocell10         0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GraphicLCDIntf:state_0\/q
Path End       : \GraphicLCDIntf:state_3\/main_5
Capture Clock  : \GraphicLCDIntf:state_3\/clock_0
Path slack     : 18891p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_LCD:R#1 vs. Clock_LCD:R#2)   30303
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     26793

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7902
-------------------------------------   ---- 
End-of-path arrival time (ps)           7902
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GraphicLCDIntf:state_0\/clock_0                           macrocell15         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\GraphicLCDIntf:state_0\/q       macrocell15   1250   1250  15614  RISE       1
\GraphicLCDIntf:state_3\/main_5  macrocell12   6652   7902  18891  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GraphicLCDIntf:state_3\/clock_0                           macrocell12         0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GraphicLCDIntf:state_0\/q
Path End       : \GraphicLCDIntf:GraphLcd16:Msb\/cs_addr_0
Capture Clock  : \GraphicLCDIntf:GraphLcd16:Msb\/clock
Path slack     : 19131p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_LCD:R#1 vs. Clock_LCD:R#2)   30303
- Setup time                                       -4130
------------------------------------------------   ----- 
End-of-path required time (ps)                     26173

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7042
-------------------------------------   ---- 
End-of-path arrival time (ps)           7042
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GraphicLCDIntf:state_0\/clock_0                           macrocell15         0      0  RISE       1

Data path
pin name                                   model name     delay     AT  slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -----  ----  ------
\GraphicLCDIntf:state_0\/q                 macrocell15     1250   1250  15614  RISE       1
\GraphicLCDIntf:GraphLcd16:Msb\/cs_addr_0  datapathcell2   5792   7042  19131  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GraphicLCDIntf:GraphLcd16:Msb\/clock                      datapathcell2       0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GraphicLCDIntf:state_0\/q
Path End       : Net_5/main_2
Capture Clock  : Net_5/clock_0
Path slack     : 19435p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_LCD:R#1 vs. Clock_LCD:R#2)   30303
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     26793

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7358
-------------------------------------   ---- 
End-of-path arrival time (ps)           7358
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GraphicLCDIntf:state_0\/clock_0                           macrocell15         0      0  RISE       1

Data path
pin name                    model name   delay     AT  slack  edge  Fanout
--------------------------  -----------  -----  -----  -----  ----  ------
\GraphicLCDIntf:state_0\/q  macrocell15   1250   1250  15614  RISE       1
Net_5/main_2                macrocell11   6108   7358  19435  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_5/clock_0                                              macrocell11         0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GraphicLCDIntf:state_2\/q
Path End       : \GraphicLCDIntf:GraphLcd16:Msb\/cs_addr_2
Capture Clock  : \GraphicLCDIntf:GraphLcd16:Msb\/clock
Path slack     : 19505p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_LCD:R#1 vs. Clock_LCD:R#2)   30303
- Setup time                                       -4130
------------------------------------------------   ----- 
End-of-path required time (ps)                     26173

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6668
-------------------------------------   ---- 
End-of-path arrival time (ps)           6668
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GraphicLCDIntf:state_2\/clock_0                           macrocell13         0      0  RISE       1

Data path
pin name                                   model name     delay     AT  slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -----  ----  ------
\GraphicLCDIntf:state_2\/q                 macrocell13     1250   1250  16145  RISE       1
\GraphicLCDIntf:GraphLcd16:Msb\/cs_addr_2  datapathcell2   5418   6668  19505  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GraphicLCDIntf:GraphLcd16:Msb\/clock                      datapathcell2       0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GraphicLCDIntf:state_0\/q
Path End       : Net_3/main_3
Capture Clock  : Net_3/clock_0
Path slack     : 19731p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_LCD:R#1 vs. Clock_LCD:R#2)   30303
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     26793

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7062
-------------------------------------   ---- 
End-of-path arrival time (ps)           7062
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GraphicLCDIntf:state_0\/clock_0                           macrocell15         0      0  RISE       1

Data path
pin name                    model name   delay     AT  slack  edge  Fanout
--------------------------  -----------  -----  -----  -----  ----  ------
\GraphicLCDIntf:state_0\/q  macrocell15   1250   1250  15614  RISE       1
Net_3/main_3                macrocell9    5812   7062  19731  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_3/clock_0                                              macrocell9          0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GraphicLCDIntf:state_0\/q
Path End       : Net_4/main_3
Capture Clock  : Net_4/clock_0
Path slack     : 19739p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_LCD:R#1 vs. Clock_LCD:R#2)   30303
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     26793

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7054
-------------------------------------   ---- 
End-of-path arrival time (ps)           7054
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GraphicLCDIntf:state_0\/clock_0                           macrocell15         0      0  RISE       1

Data path
pin name                    model name   delay     AT  slack  edge  Fanout
--------------------------  -----------  -----  -----  -----  ----  ------
\GraphicLCDIntf:state_0\/q  macrocell15   1250   1250  15614  RISE       1
Net_4/main_3                macrocell10   5804   7054  19739  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_4/clock_0                                              macrocell10         0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GraphicLCDIntf:state_1\/q
Path End       : \GraphicLCDIntf:state_1\/main_4
Capture Clock  : \GraphicLCDIntf:state_1\/clock_0
Path slack     : 19877p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_LCD:R#1 vs. Clock_LCD:R#2)   30303
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     26793

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6916
-------------------------------------   ---- 
End-of-path arrival time (ps)           6916
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GraphicLCDIntf:state_1\/clock_0                           macrocell14         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\GraphicLCDIntf:state_1\/q       macrocell14   1250   1250  15071  RISE       1
\GraphicLCDIntf:state_1\/main_4  macrocell14   5666   6916  19877  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GraphicLCDIntf:state_1\/clock_0                           macrocell14         0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GraphicLCDIntf:state_0\/q
Path End       : \GraphicLCDIntf:state_2\/main_4
Capture Clock  : \GraphicLCDIntf:state_2\/clock_0
Path slack     : 20047p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_LCD:R#1 vs. Clock_LCD:R#2)   30303
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     26793

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6746
-------------------------------------   ---- 
End-of-path arrival time (ps)           6746
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GraphicLCDIntf:state_0\/clock_0                           macrocell15         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\GraphicLCDIntf:state_0\/q       macrocell15   1250   1250  15614  RISE       1
\GraphicLCDIntf:state_2\/main_4  macrocell13   5496   6746  20047  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GraphicLCDIntf:state_2\/clock_0                           macrocell13         0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GraphicLCDIntf:state_0\/q
Path End       : Net_2/main_5
Capture Clock  : Net_2/clock_0
Path slack     : 20060p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_LCD:R#1 vs. Clock_LCD:R#2)   30303
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     26793

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6733
-------------------------------------   ---- 
End-of-path arrival time (ps)           6733
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GraphicLCDIntf:state_0\/clock_0                           macrocell15         0      0  RISE       1

Data path
pin name                    model name   delay     AT  slack  edge  Fanout
--------------------------  -----------  -----  -----  -----  ----  ------
\GraphicLCDIntf:state_0\/q  macrocell15   1250   1250  15614  RISE       1
Net_2/main_5                macrocell8    5483   6733  20060  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_2/clock_0                                              macrocell8          0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GraphicLCDIntf:state_2\/q
Path End       : Net_3/main_1
Capture Clock  : Net_3/clock_0
Path slack     : 20102p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_LCD:R#1 vs. Clock_LCD:R#2)   30303
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     26793

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6691
-------------------------------------   ---- 
End-of-path arrival time (ps)           6691
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GraphicLCDIntf:state_2\/clock_0                           macrocell13         0      0  RISE       1

Data path
pin name                    model name   delay     AT  slack  edge  Fanout
--------------------------  -----------  -----  -----  -----  ----  ------
\GraphicLCDIntf:state_2\/q  macrocell13   1250   1250  16145  RISE       1
Net_3/main_1                macrocell9    5441   6691  20102  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_3/clock_0                                              macrocell9          0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GraphicLCDIntf:state_2\/q
Path End       : Net_4/main_1
Capture Clock  : Net_4/clock_0
Path slack     : 20113p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_LCD:R#1 vs. Clock_LCD:R#2)   30303
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     26793

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6680
-------------------------------------   ---- 
End-of-path arrival time (ps)           6680
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GraphicLCDIntf:state_2\/clock_0                           macrocell13         0      0  RISE       1

Data path
pin name                    model name   delay     AT  slack  edge  Fanout
--------------------------  -----------  -----  -----  -----  ----  ------
\GraphicLCDIntf:state_2\/q  macrocell13   1250   1250  16145  RISE       1
Net_4/main_1                macrocell10   5430   6680  20113  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_4/clock_0                                              macrocell10         0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GraphicLCDIntf:GraphLcd16:Msb\/f1_blk_stat_comb
Path End       : \GraphicLCDIntf:state_3\/main_1
Capture Clock  : \GraphicLCDIntf:state_3\/clock_0
Path slack     : 20217p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_LCD:R#1 vs. Clock_LCD:R#2)   30303
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     26793

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6576
-------------------------------------   ---- 
End-of-path arrival time (ps)           6576
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GraphicLCDIntf:GraphLcd16:Msb\/clock                      datapathcell2       0      0  RISE       1

Data path
pin name                                          model name     delay     AT  slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  -----  ----  ------
\GraphicLCDIntf:GraphLcd16:Msb\/f1_blk_stat_comb  datapathcell2   3580   3580  20217  RISE       1
\GraphicLCDIntf:state_3\/main_1                   macrocell12     2996   6576  20217  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GraphicLCDIntf:state_3\/clock_0                           macrocell12         0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GraphicLCDIntf:GraphLcd16:Msb\/f1_blk_stat_comb
Path End       : \GraphicLCDIntf:state_1\/main_1
Capture Clock  : \GraphicLCDIntf:state_1\/clock_0
Path slack     : 20231p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_LCD:R#1 vs. Clock_LCD:R#2)   30303
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     26793

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6562
-------------------------------------   ---- 
End-of-path arrival time (ps)           6562
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GraphicLCDIntf:GraphLcd16:Msb\/clock                      datapathcell2       0      0  RISE       1

Data path
pin name                                          model name     delay     AT  slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  -----  ----  ------
\GraphicLCDIntf:GraphLcd16:Msb\/f1_blk_stat_comb  datapathcell2   3580   3580  20217  RISE       1
\GraphicLCDIntf:state_1\/main_1                   macrocell14     2982   6562  20231  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GraphicLCDIntf:state_1\/clock_0                           macrocell14         0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GraphicLCDIntf:GraphLcd16:Lsb\/f0_blk_stat_comb
Path End       : \GraphicLCDIntf:state_0\/main_0
Capture Clock  : \GraphicLCDIntf:state_0\/clock_0
Path slack     : 20372p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_LCD:R#1 vs. Clock_LCD:R#2)   30303
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     26793

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6421
-------------------------------------   ---- 
End-of-path arrival time (ps)           6421
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GraphicLCDIntf:GraphLcd16:Lsb\/clock                      datapathcell1       0      0  RISE       1

Data path
pin name                                          model name     delay     AT  slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  -----  ----  ------
\GraphicLCDIntf:GraphLcd16:Lsb\/f0_blk_stat_comb  datapathcell1   3580   3580  20372  RISE       1
\GraphicLCDIntf:state_0\/main_0                   macrocell15     2841   6421  20372  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GraphicLCDIntf:state_0\/clock_0                           macrocell15         0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GraphicLCDIntf:GraphLcd16:Lsb\/z1_comb
Path End       : \GraphicLCDIntf:state_2\/main_5
Capture Clock  : \GraphicLCDIntf:state_2\/clock_0
Path slack     : 20650p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_LCD:R#1 vs. Clock_LCD:R#2)   30303
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     26793

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6143
-------------------------------------   ---- 
End-of-path arrival time (ps)           6143
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GraphicLCDIntf:GraphLcd16:Lsb\/clock                      datapathcell1       0      0  RISE       1

Data path
pin name                                 model name     delay     AT  slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -----  ----  ------
\GraphicLCDIntf:GraphLcd16:Lsb\/z1_comb  datapathcell1   2220   2220  20650  RISE       1
\GraphicLCDIntf:state_2\/main_5          macrocell13     3923   6143  20650  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GraphicLCDIntf:state_2\/clock_0                           macrocell13         0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GraphicLCDIntf:state_0\/q
Path End       : \GraphicLCDIntf:state_1\/main_5
Capture Clock  : \GraphicLCDIntf:state_1\/clock_0
Path slack     : 20975p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_LCD:R#1 vs. Clock_LCD:R#2)   30303
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     26793

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5818
-------------------------------------   ---- 
End-of-path arrival time (ps)           5818
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GraphicLCDIntf:state_0\/clock_0                           macrocell15         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\GraphicLCDIntf:state_0\/q       macrocell15   1250   1250  15614  RISE       1
\GraphicLCDIntf:state_1\/main_5  macrocell14   4568   5818  20975  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GraphicLCDIntf:state_1\/clock_0                           macrocell14         0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GraphicLCDIntf:state_3\/q
Path End       : \GraphicLCDIntf:state_2\/main_1
Capture Clock  : \GraphicLCDIntf:state_2\/clock_0
Path slack     : 21081p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_LCD:R#1 vs. Clock_LCD:R#2)   30303
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     26793

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5712
-------------------------------------   ---- 
End-of-path arrival time (ps)           5712
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GraphicLCDIntf:state_3\/clock_0                           macrocell12         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\GraphicLCDIntf:state_3\/q       macrocell12   1250   1250  16960  RISE       1
\GraphicLCDIntf:state_2\/main_1  macrocell13   4462   5712  21081  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GraphicLCDIntf:state_2\/clock_0                           macrocell13         0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GraphicLCDIntf:state_3\/q
Path End       : tmpOE__DLow_DB_net_7/main_0
Capture Clock  : tmpOE__DLow_DB_net_7/clock_0
Path slack     : 21096p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_LCD:R#1 vs. Clock_LCD:R#2)   30303
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     26793

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5697
-------------------------------------   ---- 
End-of-path arrival time (ps)           5697
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GraphicLCDIntf:state_3\/clock_0                           macrocell12         0      0  RISE       1

Data path
pin name                     model name   delay     AT  slack  edge  Fanout
---------------------------  -----------  -----  -----  -----  ----  ------
\GraphicLCDIntf:state_3\/q   macrocell12   1250   1250  16960  RISE       1
tmpOE__DLow_DB_net_7/main_0  macrocell7    4447   5697  21096  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
tmpOE__DLow_DB_net_7/clock_0                               macrocell7          0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GraphicLCDIntf:state_3\/q
Path End       : Net_5/main_0
Capture Clock  : Net_5/clock_0
Path slack     : 21096p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_LCD:R#1 vs. Clock_LCD:R#2)   30303
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     26793

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5697
-------------------------------------   ---- 
End-of-path arrival time (ps)           5697
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GraphicLCDIntf:state_3\/clock_0                           macrocell12         0      0  RISE       1

Data path
pin name                    model name   delay     AT  slack  edge  Fanout
--------------------------  -----------  -----  -----  -----  ----  ------
\GraphicLCDIntf:state_3\/q  macrocell12   1250   1250  16960  RISE       1
Net_5/main_0                macrocell11   4447   5697  21096  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_5/clock_0                                              macrocell11         0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GraphicLCDIntf:state_3\/q
Path End       : Net_2/main_2
Capture Clock  : Net_2/clock_0
Path slack     : 21105p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_LCD:R#1 vs. Clock_LCD:R#2)   30303
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     26793

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5688
-------------------------------------   ---- 
End-of-path arrival time (ps)           5688
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GraphicLCDIntf:state_3\/clock_0                           macrocell12         0      0  RISE       1

Data path
pin name                    model name   delay     AT  slack  edge  Fanout
--------------------------  -----------  -----  -----  -----  ----  ------
\GraphicLCDIntf:state_3\/q  macrocell12   1250   1250  16960  RISE       1
Net_2/main_2                macrocell8    4438   5688  21105  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_2/clock_0                                              macrocell8          0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GraphicLCDIntf:state_1\/q
Path End       : \GraphicLCDIntf:state_3\/main_4
Capture Clock  : \GraphicLCDIntf:state_3\/clock_0
Path slack     : 21110p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_LCD:R#1 vs. Clock_LCD:R#2)   30303
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     26793

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5683
-------------------------------------   ---- 
End-of-path arrival time (ps)           5683
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GraphicLCDIntf:state_1\/clock_0                           macrocell14         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\GraphicLCDIntf:state_1\/q       macrocell14   1250   1250  15071  RISE       1
\GraphicLCDIntf:state_3\/main_4  macrocell12   4433   5683  21110  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GraphicLCDIntf:state_3\/clock_0                           macrocell12         0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GraphicLCDIntf:state_1\/q
Path End       : \GraphicLCDIntf:state_0\/main_3
Capture Clock  : \GraphicLCDIntf:state_0\/clock_0
Path slack     : 21116p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_LCD:R#1 vs. Clock_LCD:R#2)   30303
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     26793

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5677
-------------------------------------   ---- 
End-of-path arrival time (ps)           5677
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GraphicLCDIntf:state_1\/clock_0                           macrocell14         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\GraphicLCDIntf:state_1\/q       macrocell14   1250   1250  15071  RISE       1
\GraphicLCDIntf:state_0\/main_3  macrocell15   4427   5677  21116  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GraphicLCDIntf:state_0\/clock_0                           macrocell15         0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GraphicLCDIntf:state_0\/q
Path End       : \GraphicLCDIntf:state_0\/main_4
Capture Clock  : \GraphicLCDIntf:state_0\/clock_0
Path slack     : 21126p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_LCD:R#1 vs. Clock_LCD:R#2)   30303
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     26793

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5667
-------------------------------------   ---- 
End-of-path arrival time (ps)           5667
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GraphicLCDIntf:state_0\/clock_0                           macrocell15         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\GraphicLCDIntf:state_0\/q       macrocell15   1250   1250  15614  RISE       1
\GraphicLCDIntf:state_0\/main_4  macrocell15   4417   5667  21126  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GraphicLCDIntf:state_0\/clock_0                           macrocell15         0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GraphicLCDIntf:state_3\/q
Path End       : Net_3/main_0
Capture Clock  : Net_3/clock_0
Path slack     : 21256p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_LCD:R#1 vs. Clock_LCD:R#2)   30303
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     26793

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5537
-------------------------------------   ---- 
End-of-path arrival time (ps)           5537
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GraphicLCDIntf:state_3\/clock_0                           macrocell12         0      0  RISE       1

Data path
pin name                    model name   delay     AT  slack  edge  Fanout
--------------------------  -----------  -----  -----  -----  ----  ------
\GraphicLCDIntf:state_3\/q  macrocell12   1250   1250  16960  RISE       1
Net_3/main_0                macrocell9    4287   5537  21256  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_3/clock_0                                              macrocell9          0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GraphicLCDIntf:state_3\/q
Path End       : Net_4/main_0
Capture Clock  : Net_4/clock_0
Path slack     : 21267p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_LCD:R#1 vs. Clock_LCD:R#2)   30303
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     26793

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5527
-------------------------------------   ---- 
End-of-path arrival time (ps)           5527
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GraphicLCDIntf:state_3\/clock_0                           macrocell12         0      0  RISE       1

Data path
pin name                    model name   delay     AT  slack  edge  Fanout
--------------------------  -----------  -----  -----  -----  ----  ------
\GraphicLCDIntf:state_3\/q  macrocell12   1250   1250  16960  RISE       1
Net_4/main_0                macrocell10   4277   5527  21267  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_4/clock_0                                              macrocell10         0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GraphicLCDIntf:GraphLcd16:Lsb\/z0_comb
Path End       : \GraphicLCDIntf:state_0\/main_5
Capture Clock  : \GraphicLCDIntf:state_0\/clock_0
Path slack     : 21331p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_LCD:R#1 vs. Clock_LCD:R#2)   30303
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     26793

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5462
-------------------------------------   ---- 
End-of-path arrival time (ps)           5462
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GraphicLCDIntf:GraphLcd16:Lsb\/clock                      datapathcell1       0      0  RISE       1

Data path
pin name                                 model name     delay     AT  slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -----  ----  ------
\GraphicLCDIntf:GraphLcd16:Lsb\/z0_comb  datapathcell1   2290   2290  15985  RISE       1
\GraphicLCDIntf:state_0\/main_5          macrocell15     3172   5462  21331  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GraphicLCDIntf:state_0\/clock_0                           macrocell15         0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GraphicLCDIntf:state_2\/q
Path End       : \GraphicLCDIntf:state_1\/main_3
Capture Clock  : \GraphicLCDIntf:state_1\/clock_0
Path slack     : 21334p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_LCD:R#1 vs. Clock_LCD:R#2)   30303
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     26793

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5459
-------------------------------------   ---- 
End-of-path arrival time (ps)           5459
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GraphicLCDIntf:state_2\/clock_0                           macrocell13         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\GraphicLCDIntf:state_2\/q       macrocell13   1250   1250  16145  RISE       1
\GraphicLCDIntf:state_1\/main_3  macrocell14   4209   5459  21334  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GraphicLCDIntf:state_1\/clock_0                           macrocell14         0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GraphicLCDIntf:GraphLcd16:Lsb\/z0_comb
Path End       : \GraphicLCDIntf:state_1\/main_6
Capture Clock  : \GraphicLCDIntf:state_1\/clock_0
Path slack     : 21341p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_LCD:R#1 vs. Clock_LCD:R#2)   30303
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     26793

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5452
-------------------------------------   ---- 
End-of-path arrival time (ps)           5452
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GraphicLCDIntf:GraphLcd16:Lsb\/clock                      datapathcell1       0      0  RISE       1

Data path
pin name                                 model name     delay     AT  slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -----  ----  ------
\GraphicLCDIntf:GraphLcd16:Lsb\/z0_comb  datapathcell1   2290   2290  15985  RISE       1
\GraphicLCDIntf:state_1\/main_6          macrocell14     3162   5452  21341  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GraphicLCDIntf:state_1\/clock_0                           macrocell14         0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GraphicLCDIntf:state_2\/q
Path End       : \GraphicLCDIntf:state_3\/main_3
Capture Clock  : \GraphicLCDIntf:state_3\/clock_0
Path slack     : 21352p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_LCD:R#1 vs. Clock_LCD:R#2)   30303
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     26793

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5441
-------------------------------------   ---- 
End-of-path arrival time (ps)           5441
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GraphicLCDIntf:state_2\/clock_0                           macrocell13         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\GraphicLCDIntf:state_2\/q       macrocell13   1250   1250  16145  RISE       1
\GraphicLCDIntf:state_3\/main_3  macrocell12   4191   5441  21352  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GraphicLCDIntf:state_3\/clock_0                           macrocell12         0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GraphicLCDIntf:GraphLcd16:Lsb\/p_out_1
Path End       : \GraphicLCDIntf:state_2\/main_0
Capture Clock  : \GraphicLCDIntf:state_2\/clock_0
Path slack     : 21364p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_LCD:R#1 vs. Clock_LCD:R#2)   30303
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     26793

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5429
-------------------------------------   ---- 
End-of-path arrival time (ps)           5429
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GraphicLCDIntf:GraphLcd16:Lsb\/clock                      datapathcell1       0      0  RISE       1

Data path
pin name                                 model name     delay     AT  slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -----  ----  ------
\GraphicLCDIntf:GraphLcd16:Lsb\/p_out_1  datapathcell1    710    710  21364  RISE       1
\GraphicLCDIntf:state_2\/main_0          macrocell13     4719   5429  21364  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GraphicLCDIntf:state_2\/clock_0                           macrocell13         0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GraphicLCDIntf:state_2\/q
Path End       : \GraphicLCDIntf:state_0\/main_2
Capture Clock  : \GraphicLCDIntf:state_0\/clock_0
Path slack     : 21525p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_LCD:R#1 vs. Clock_LCD:R#2)   30303
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     26793

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5268
-------------------------------------   ---- 
End-of-path arrival time (ps)           5268
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GraphicLCDIntf:state_2\/clock_0                           macrocell13         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\GraphicLCDIntf:state_2\/q       macrocell13   1250   1250  16145  RISE       1
\GraphicLCDIntf:state_0\/main_2  macrocell15   4018   5268  21525  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GraphicLCDIntf:state_0\/clock_0                           macrocell15         0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GraphicLCDIntf:GraphLcd16:Lsb\/z1_comb
Path End       : \GraphicLCDIntf:state_0\/main_6
Capture Clock  : \GraphicLCDIntf:state_0\/clock_0
Path slack     : 21564p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_LCD:R#1 vs. Clock_LCD:R#2)   30303
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     26793

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5229
-------------------------------------   ---- 
End-of-path arrival time (ps)           5229
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GraphicLCDIntf:GraphLcd16:Lsb\/clock                      datapathcell1       0      0  RISE       1

Data path
pin name                                 model name     delay     AT  slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -----  ----  ------
\GraphicLCDIntf:GraphLcd16:Lsb\/z1_comb  datapathcell1   2220   2220  20650  RISE       1
\GraphicLCDIntf:state_0\/main_6          macrocell15     3009   5229  21564  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GraphicLCDIntf:state_0\/clock_0                           macrocell15         0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GraphicLCDIntf:GraphLcd16:Lsb\/z1_comb
Path End       : \GraphicLCDIntf:state_1\/main_7
Capture Clock  : \GraphicLCDIntf:state_1\/clock_0
Path slack     : 21581p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_LCD:R#1 vs. Clock_LCD:R#2)   30303
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     26793

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5212
-------------------------------------   ---- 
End-of-path arrival time (ps)           5212
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GraphicLCDIntf:GraphLcd16:Lsb\/clock                      datapathcell1       0      0  RISE       1

Data path
pin name                                 model name     delay     AT  slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -----  ----  ------
\GraphicLCDIntf:GraphLcd16:Lsb\/z1_comb  datapathcell1   2220   2220  20650  RISE       1
\GraphicLCDIntf:state_1\/main_7          macrocell14     2992   5212  21581  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GraphicLCDIntf:state_1\/clock_0                           macrocell14         0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GraphicLCDIntf:GraphLcd16:Lsb\/p_out_0
Path End       : Net_2/main_0
Capture Clock  : Net_2/clock_0
Path slack     : 21590p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_LCD:R#1 vs. Clock_LCD:R#2)   30303
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     26793

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5203
-------------------------------------   ---- 
End-of-path arrival time (ps)           5203
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GraphicLCDIntf:GraphLcd16:Lsb\/clock                      datapathcell1       0      0  RISE       1

Data path
pin name                                 model name     delay     AT  slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -----  ----  ------
\GraphicLCDIntf:GraphLcd16:Lsb\/p_out_0  datapathcell1    710    710  21590  RISE       1
Net_2/main_0                             macrocell8      4493   5203  21590  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_2/clock_0                                              macrocell8          0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_2/q
Path End       : Net_2/main_1
Capture Clock  : Net_2/clock_0
Path slack     : 21740p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_LCD:R#1 vs. Clock_LCD:R#2)   30303
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     26793

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5053
-------------------------------------   ---- 
End-of-path arrival time (ps)           5053
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_2/clock_0                                              macrocell8          0      0  RISE       1

Data path
pin name      model name   delay     AT  slack  edge  Fanout
------------  -----------  -----  -----  -----  ----  ------
Net_2/q       macrocell8    1250   1250  21740  RISE       1
Net_2/main_1  macrocell8    3803   5053  21740  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_2/clock_0                                              macrocell8          0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GraphicLCDIntf:GraphLcd16:Lsb\/p_out_1
Path End       : \GraphicLCDIntf:state_3\/main_0
Capture Clock  : \GraphicLCDIntf:state_3\/clock_0
Path slack     : 22279p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_LCD:R#1 vs. Clock_LCD:R#2)   30303
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     26793

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4514
-------------------------------------   ---- 
End-of-path arrival time (ps)           4514
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GraphicLCDIntf:GraphLcd16:Lsb\/clock                      datapathcell1       0      0  RISE       1

Data path
pin name                                 model name     delay     AT  slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -----  ----  ------
\GraphicLCDIntf:GraphLcd16:Lsb\/p_out_1  datapathcell1    710    710  21364  RISE       1
\GraphicLCDIntf:state_3\/main_0          macrocell12     3804   4514  22279  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GraphicLCDIntf:state_3\/clock_0                           macrocell12         0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GraphicLCDIntf:GraphLcd16:Lsb\/p_out_1
Path End       : \GraphicLCDIntf:state_1\/main_0
Capture Clock  : \GraphicLCDIntf:state_1\/clock_0
Path slack     : 22295p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_LCD:R#1 vs. Clock_LCD:R#2)   30303
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     26793

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4498
-------------------------------------   ---- 
End-of-path arrival time (ps)           4498
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GraphicLCDIntf:GraphLcd16:Lsb\/clock                      datapathcell1       0      0  RISE       1

Data path
pin name                                 model name     delay     AT  slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -----  ----  ------
\GraphicLCDIntf:GraphLcd16:Lsb\/p_out_1  datapathcell1    710    710  21364  RISE       1
\GraphicLCDIntf:state_1\/main_0          macrocell14     3788   4498  22295  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GraphicLCDIntf:state_1\/clock_0                           macrocell14         0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GraphicLCDIntf:state_3\/q
Path End       : \GraphicLCDIntf:state_3\/main_2
Capture Clock  : \GraphicLCDIntf:state_3\/clock_0
Path slack     : 22295p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_LCD:R#1 vs. Clock_LCD:R#2)   30303
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     26793

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4498
-------------------------------------   ---- 
End-of-path arrival time (ps)           4498
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GraphicLCDIntf:state_3\/clock_0                           macrocell12         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\GraphicLCDIntf:state_3\/q       macrocell12   1250   1250  16960  RISE       1
\GraphicLCDIntf:state_3\/main_2  macrocell12   3248   4498  22295  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GraphicLCDIntf:state_3\/clock_0                           macrocell12         0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GraphicLCDIntf:state_3\/q
Path End       : \GraphicLCDIntf:state_1\/main_2
Capture Clock  : \GraphicLCDIntf:state_1\/clock_0
Path slack     : 22301p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_LCD:R#1 vs. Clock_LCD:R#2)   30303
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     26793

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4492
-------------------------------------   ---- 
End-of-path arrival time (ps)           4492
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GraphicLCDIntf:state_3\/clock_0                           macrocell12         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\GraphicLCDIntf:state_3\/q       macrocell12   1250   1250  16960  RISE       1
\GraphicLCDIntf:state_1\/main_2  macrocell14   3242   4492  22301  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GraphicLCDIntf:state_1\/clock_0                           macrocell14         0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GraphicLCDIntf:state_3\/q
Path End       : \GraphicLCDIntf:state_0\/main_1
Capture Clock  : \GraphicLCDIntf:state_0\/clock_0
Path slack     : 22321p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_LCD:R#1 vs. Clock_LCD:R#2)   30303
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     26793

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4472
-------------------------------------   ---- 
End-of-path arrival time (ps)           4472
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GraphicLCDIntf:state_3\/clock_0                           macrocell12         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\GraphicLCDIntf:state_3\/q       macrocell12   1250   1250  16960  RISE       1
\GraphicLCDIntf:state_0\/main_1  macrocell15   3222   4472  22321  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GraphicLCDIntf:state_0\/clock_0                           macrocell15         0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GraphicLCDIntf:state_2\/q
Path End       : Net_2/main_3
Capture Clock  : Net_2/clock_0
Path slack     : 22433p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_LCD:R#1 vs. Clock_LCD:R#2)   30303
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     26793

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4360
-------------------------------------   ---- 
End-of-path arrival time (ps)           4360
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GraphicLCDIntf:state_2\/clock_0                           macrocell13         0      0  RISE       1

Data path
pin name                    model name   delay     AT  slack  edge  Fanout
--------------------------  -----------  -----  -----  -----  ----  ------
\GraphicLCDIntf:state_2\/q  macrocell13   1250   1250  16145  RISE       1
Net_2/main_3                macrocell8    3110   4360  22433  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_2/clock_0                                              macrocell8          0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GraphicLCDIntf:state_2\/q
Path End       : tmpOE__DLow_DB_net_7/main_1
Capture Clock  : tmpOE__DLow_DB_net_7/clock_0
Path slack     : 22438p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_LCD:R#1 vs. Clock_LCD:R#2)   30303
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     26793

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4355
-------------------------------------   ---- 
End-of-path arrival time (ps)           4355
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GraphicLCDIntf:state_2\/clock_0                           macrocell13         0      0  RISE       1

Data path
pin name                     model name   delay     AT  slack  edge  Fanout
---------------------------  -----------  -----  -----  -----  ----  ------
\GraphicLCDIntf:state_2\/q   macrocell13   1250   1250  16145  RISE       1
tmpOE__DLow_DB_net_7/main_1  macrocell7    3105   4355  22438  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
tmpOE__DLow_DB_net_7/clock_0                               macrocell7          0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GraphicLCDIntf:state_2\/q
Path End       : Net_5/main_1
Capture Clock  : Net_5/clock_0
Path slack     : 22438p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_LCD:R#1 vs. Clock_LCD:R#2)   30303
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     26793

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4355
-------------------------------------   ---- 
End-of-path arrival time (ps)           4355
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GraphicLCDIntf:state_2\/clock_0                           macrocell13         0      0  RISE       1

Data path
pin name                    model name   delay     AT  slack  edge  Fanout
--------------------------  -----------  -----  -----  -----  ----  ------
\GraphicLCDIntf:state_2\/q  macrocell13   1250   1250  16145  RISE       1
Net_5/main_1                macrocell11   3105   4355  22438  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_5/clock_0                                              macrocell11         0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GraphicLCDIntf:state_2\/q
Path End       : \GraphicLCDIntf:state_2\/main_2
Capture Clock  : \GraphicLCDIntf:state_2\/clock_0
Path slack     : 22602p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_LCD:R#1 vs. Clock_LCD:R#2)   30303
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     26793

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4191
-------------------------------------   ---- 
End-of-path arrival time (ps)           4191
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GraphicLCDIntf:state_2\/clock_0                           macrocell13         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\GraphicLCDIntf:state_2\/q       macrocell13   1250   1250  16145  RISE       1
\GraphicLCDIntf:state_2\/main_2  macrocell13   2941   4191  22602  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GraphicLCDIntf:state_2\/clock_0                           macrocell13         0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI:BSPIM:state_2\/q
Path End       : \SPI:BSPIM:TxStsReg\/status_0
Capture Clock  : \SPI:BSPIM:TxStsReg\/clock
Path slack     : 237395p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (SPI_IntClock:R#1 vs. SPI_IntClock:R#2)   257576
- Setup time                                               -500
------------------------------------------------------   ------ 
End-of-path required time (ps)                           257076

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19681
-------------------------------------   ----- 
End-of-path arrival time (ps)           19681
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:state_2\/clock_0                                macrocell17         0      0  RISE       1

Data path
pin name                        model name    delay     AT   slack  edge  Fanout
------------------------------  ------------  -----  -----  ------  ----  ------
\SPI:BSPIM:state_2\/q           macrocell17    1250   1250  237395  RISE       1
\SPI:BSPIM:tx_status_0\/main_0  macrocell4    10888  12138  237395  RISE       1
\SPI:BSPIM:tx_status_0\/q       macrocell4     3350  15488  237395  RISE       1
\SPI:BSPIM:TxStsReg\/status_0   statusicell1   4192  19681  237395  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:TxStsReg\/clock                                 statusicell1        0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI:BSPIM:BitCounter\/count_3
Path End       : \SPI:BSPIM:TxStsReg\/status_3
Capture Clock  : \SPI:BSPIM:TxStsReg\/clock
Path slack     : 240269p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (SPI_IntClock:R#1 vs. SPI_IntClock:R#2)   257576
- Setup time                                               -500
------------------------------------------------------   ------ 
End-of-path required time (ps)                           257076

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16807
-------------------------------------   ----- 
End-of-path arrival time (ps)           16807
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:BitCounter\/clock                               count7cell          0      0  RISE       1

Data path
pin name                         model name    delay     AT   slack  edge  Fanout
-------------------------------  ------------  -----  -----  ------  ----  ------
\SPI:BSPIM:BitCounter\/count_3   count7cell     1940   1940  240269  RISE       1
\SPI:BSPIM:load_rx_data\/main_1  macrocell3     4314   6254  240269  RISE       1
\SPI:BSPIM:load_rx_data\/q       macrocell3     3350   9604  240269  RISE       1
\SPI:BSPIM:TxStsReg\/status_3    statusicell1   7203  16807  240269  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:TxStsReg\/clock                                 statusicell1        0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI:BSPIM:BitCounter\/count_3
Path End       : \SPI:BSPIM:sR8:Dp:u0\/f1_load
Capture Clock  : \SPI:BSPIM:sR8:Dp:u0\/clock
Path slack     : 241085p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (SPI_IntClock:R#1 vs. SPI_IntClock:R#2)   257576
- Setup time                                              -2850
------------------------------------------------------   ------ 
End-of-path required time (ps)                           254726

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13641
-------------------------------------   ----- 
End-of-path arrival time (ps)           13641
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:BitCounter\/clock                               count7cell          0      0  RISE       1

Data path
pin name                         model name     delay     AT   slack  edge  Fanout
-------------------------------  -------------  -----  -----  ------  ----  ------
\SPI:BSPIM:BitCounter\/count_3   count7cell      1940   1940  240269  RISE       1
\SPI:BSPIM:load_rx_data\/main_1  macrocell3      4314   6254  240269  RISE       1
\SPI:BSPIM:load_rx_data\/q       macrocell3      3350   9604  240269  RISE       1
\SPI:BSPIM:sR8:Dp:u0\/f1_load    datapathcell3   4037  13641  241085  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:sR8:Dp:u0\/clock                                datapathcell3       0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI:BSPIM:state_2\/q
Path End       : \SPI:BSPIM:state_0\/main_0
Capture Clock  : \SPI:BSPIM:state_0\/clock_0
Path slack     : 241362p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (SPI_IntClock:R#1 vs. SPI_IntClock:R#2)   257576
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           254066

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12704
-------------------------------------   ----- 
End-of-path arrival time (ps)           12704
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:state_2\/clock_0                                macrocell17         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\SPI:BSPIM:state_2\/q       macrocell17   1250   1250  237395  RISE       1
\SPI:BSPIM:state_0\/main_0  macrocell19  11454  12704  241362  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:state_0\/clock_0                                macrocell19         0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI:BSPIM:state_2\/q
Path End       : \SPI:BSPIM:sR8:Dp:u0\/cs_addr_2
Capture Clock  : \SPI:BSPIM:sR8:Dp:u0\/clock
Path slack     : 241825p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (SPI_IntClock:R#1 vs. SPI_IntClock:R#2)   257576
- Setup time                                              -6010
------------------------------------------------------   ------ 
End-of-path required time (ps)                           251566

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9741
-------------------------------------   ---- 
End-of-path arrival time (ps)           9741
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:state_2\/clock_0                                macrocell17         0      0  RISE       1

Data path
pin name                         model name     delay     AT   slack  edge  Fanout
-------------------------------  -------------  -----  -----  ------  ----  ------
\SPI:BSPIM:state_2\/q            macrocell17     1250   1250  237395  RISE       1
\SPI:BSPIM:sR8:Dp:u0\/cs_addr_2  datapathcell3   8491   9741  241825  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:sR8:Dp:u0\/clock                                datapathcell3       0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI:BSPIM:state_0\/q
Path End       : \SPI:BSPIM:cnt_enable\/main_2
Capture Clock  : \SPI:BSPIM:cnt_enable\/clock_0
Path slack     : 241952p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (SPI_IntClock:R#1 vs. SPI_IntClock:R#2)   257576
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           254066

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12114
-------------------------------------   ----- 
End-of-path arrival time (ps)           12114
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:state_0\/clock_0                                macrocell19         0      0  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\SPI:BSPIM:state_0\/q          macrocell19   1250   1250  241952  RISE       1
\SPI:BSPIM:cnt_enable\/main_2  macrocell23  10864  12114  241952  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:cnt_enable\/clock_0                             macrocell23         0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI:BSPIM:state_1\/q
Path End       : \SPI:BSPIM:sR8:Dp:u0\/cs_addr_1
Capture Clock  : \SPI:BSPIM:sR8:Dp:u0\/clock
Path slack     : 242113p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (SPI_IntClock:R#1 vs. SPI_IntClock:R#2)   257576
- Setup time                                              -6010
------------------------------------------------------   ------ 
End-of-path required time (ps)                           251566

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9452
-------------------------------------   ---- 
End-of-path arrival time (ps)           9452
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:state_1\/clock_0                                macrocell18         0      0  RISE       1

Data path
pin name                         model name     delay     AT   slack  edge  Fanout
-------------------------------  -------------  -----  -----  ------  ----  ------
\SPI:BSPIM:state_1\/q            macrocell18     1250   1250  238004  RISE       1
\SPI:BSPIM:sR8:Dp:u0\/cs_addr_1  datapathcell3   8202   9452  242113  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:sR8:Dp:u0\/clock                                datapathcell3       0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI:BSPIM:state_0\/q
Path End       : \SPI:BSPIM:sR8:Dp:u0\/cs_addr_0
Capture Clock  : \SPI:BSPIM:sR8:Dp:u0\/clock
Path slack     : 242175p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (SPI_IntClock:R#1 vs. SPI_IntClock:R#2)   257576
- Setup time                                              -6010
------------------------------------------------------   ------ 
End-of-path required time (ps)                           251566

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9391
-------------------------------------   ---- 
End-of-path arrival time (ps)           9391
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:state_0\/clock_0                                macrocell19         0      0  RISE       1

Data path
pin name                         model name     delay     AT   slack  edge  Fanout
-------------------------------  -------------  -----  -----  ------  ----  ------
\SPI:BSPIM:state_0\/q            macrocell19     1250   1250  241952  RISE       1
\SPI:BSPIM:sR8:Dp:u0\/cs_addr_0  datapathcell3   8141   9391  242175  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:sR8:Dp:u0\/clock                                datapathcell3       0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI:BSPIM:BitCounter\/count_0
Path End       : \SPI:BSPIM:RxStsReg\/status_6
Capture Clock  : \SPI:BSPIM:RxStsReg\/clock
Path slack     : 242373p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (SPI_IntClock:R#1 vs. SPI_IntClock:R#2)   257576
- Setup time                                               -500
------------------------------------------------------   ------ 
End-of-path required time (ps)                           257076

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14703
-------------------------------------   ----- 
End-of-path arrival time (ps)           14703
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:BitCounter\/clock                               count7cell          0      0  RISE       1

Data path
pin name                        model name    delay     AT   slack  edge  Fanout
------------------------------  ------------  -----  -----  ------  ----  ------
\SPI:BSPIM:BitCounter\/count_0  count7cell     1940   1940  240438  RISE       1
\SPI:BSPIM:rx_status_6\/main_4  macrocell6     7107   9047  242373  RISE       1
\SPI:BSPIM:rx_status_6\/q       macrocell6     3350  12397  242373  RISE       1
\SPI:BSPIM:RxStsReg\/status_6   statusicell2   2306  14703  242373  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:RxStsReg\/clock                                 statusicell2        0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI:BSPIM:state_0\/q
Path End       : \SPI:BSPIM:state_2\/main_2
Capture Clock  : \SPI:BSPIM:state_2\/clock_0
Path slack     : 242508p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (SPI_IntClock:R#1 vs. SPI_IntClock:R#2)   257576
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           254066

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11557
-------------------------------------   ----- 
End-of-path arrival time (ps)           11557
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:state_0\/clock_0                                macrocell19         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\SPI:BSPIM:state_0\/q       macrocell19   1250   1250  241952  RISE       1
\SPI:BSPIM:state_2\/main_2  macrocell17  10307  11557  242508  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:state_2\/clock_0                                macrocell17         0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI:BSPIM:state_1\/q
Path End       : \SPI:BSPIM:state_0\/main_1
Capture Clock  : \SPI:BSPIM:state_0\/clock_0
Path slack     : 242520p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (SPI_IntClock:R#1 vs. SPI_IntClock:R#2)   257576
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           254066

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11546
-------------------------------------   ----- 
End-of-path arrival time (ps)           11546
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:state_1\/clock_0                                macrocell18         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\SPI:BSPIM:state_1\/q       macrocell18   1250   1250  238004  RISE       1
\SPI:BSPIM:state_0\/main_1  macrocell19  10296  11546  242520  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:state_0\/clock_0                                macrocell19         0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI:BSPIM:state_0\/q
Path End       : \SPI:BSPIM:load_cond\/main_2
Capture Clock  : \SPI:BSPIM:load_cond\/clock_0
Path slack     : 242919p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (SPI_IntClock:R#1 vs. SPI_IntClock:R#2)   257576
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           254066

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11147
-------------------------------------   ----- 
End-of-path arrival time (ps)           11147
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:state_0\/clock_0                                macrocell19         0      0  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\SPI:BSPIM:state_0\/q         macrocell19   1250   1250  241952  RISE       1
\SPI:BSPIM:load_cond\/main_2  macrocell21   9897  11147  242919  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:load_cond\/clock_0                              macrocell21         0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI:BSPIM:state_0\/q
Path End       : \SPI:BSPIM:state_1\/main_2
Capture Clock  : \SPI:BSPIM:state_1\/clock_0
Path slack     : 242924p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (SPI_IntClock:R#1 vs. SPI_IntClock:R#2)   257576
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           254066

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11142
-------------------------------------   ----- 
End-of-path arrival time (ps)           11142
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:state_0\/clock_0                                macrocell19         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\SPI:BSPIM:state_0\/q       macrocell19   1250   1250  241952  RISE       1
\SPI:BSPIM:state_1\/main_2  macrocell18   9892  11142  242924  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:state_1\/clock_0                                macrocell18         0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI:BSPIM:state_1\/q
Path End       : Net_265/main_1
Capture Clock  : Net_265/clock_0
Path slack     : 243060p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (SPI_IntClock:R#1 vs. SPI_IntClock:R#2)   257576
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           254066

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11006
-------------------------------------   ----- 
End-of-path arrival time (ps)           11006
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:state_1\/clock_0                                macrocell18         0      0  RISE       1

Data path
pin name               model name   delay     AT   slack  edge  Fanout
---------------------  -----------  -----  -----  ------  ----  ------
\SPI:BSPIM:state_1\/q  macrocell18   1250   1250  238004  RISE       1
Net_265/main_1         macrocell24   9756  11006  243060  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_265/clock_0                                            macrocell24         0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI:BSPIM:BitCounter\/count_0
Path End       : Net_264/main_9
Capture Clock  : Net_264/clock_0
Path slack     : 243628p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (SPI_IntClock:R#1 vs. SPI_IntClock:R#2)   257576
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           254066

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10438
-------------------------------------   ----- 
End-of-path arrival time (ps)           10438
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:BitCounter\/clock                               count7cell          0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\SPI:BSPIM:BitCounter\/count_0  count7cell    1940   1940  240438  RISE       1
Net_264/main_9                  macrocell16   8498  10438  243628  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_264/clock_0                                            macrocell16         0      0  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI:BSPIM:state_2\/q
Path End       : Net_265/main_0
Capture Clock  : Net_265/clock_0
Path slack     : 243677p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (SPI_IntClock:R#1 vs. SPI_IntClock:R#2)   257576
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           254066

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10389
-------------------------------------   ----- 
End-of-path arrival time (ps)           10389
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:state_2\/clock_0                                macrocell17         0      0  RISE       1

Data path
pin name               model name   delay     AT   slack  edge  Fanout
---------------------  -----------  -----  -----  ------  ----  ------
\SPI:BSPIM:state_2\/q  macrocell17   1250   1250  237395  RISE       1
Net_265/main_0         macrocell24   9139  10389  243677  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_265/clock_0                                            macrocell24         0      0  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI:BSPIM:state_2\/q
Path End       : Net_264/main_1
Capture Clock  : Net_264/clock_0
Path slack     : 243754p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (SPI_IntClock:R#1 vs. SPI_IntClock:R#2)   257576
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           254066

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10312
-------------------------------------   ----- 
End-of-path arrival time (ps)           10312
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:state_2\/clock_0                                macrocell17         0      0  RISE       1

Data path
pin name               model name   delay     AT   slack  edge  Fanout
---------------------  -----------  -----  -----  ------  ----  ------
\SPI:BSPIM:state_2\/q  macrocell17   1250   1250  237395  RISE       1
Net_264/main_1         macrocell16   9062  10312  243754  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_264/clock_0                                            macrocell16         0      0  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI:BSPIM:state_1\/q
Path End       : \SPI:BSPIM:ld_ident\/main_1
Capture Clock  : \SPI:BSPIM:ld_ident\/clock_0
Path slack     : 244052p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (SPI_IntClock:R#1 vs. SPI_IntClock:R#2)   257576
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           254066

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10013
-------------------------------------   ----- 
End-of-path arrival time (ps)           10013
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:state_1\/clock_0                                macrocell18         0      0  RISE       1

Data path
pin name                     model name   delay     AT   slack  edge  Fanout
---------------------------  -----------  -----  -----  ------  ----  ------
\SPI:BSPIM:state_1\/q        macrocell18   1250   1250  238004  RISE       1
\SPI:BSPIM:ld_ident\/main_1  macrocell22   8763  10013  244052  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:ld_ident\/clock_0                               macrocell22         0      0  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb
Path End       : \SPI:BSPIM:state_0\/main_3
Capture Clock  : \SPI:BSPIM:state_0\/clock_0
Path slack     : 244079p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (SPI_IntClock:R#1 vs. SPI_IntClock:R#2)   257576
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           254066

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9986
-------------------------------------   ---- 
End-of-path arrival time (ps)           9986
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:sR8:Dp:u0\/clock                                datapathcell3       0      0  RISE       1

Data path
pin name                                model name     delay     AT   slack  edge  Fanout
--------------------------------------  -------------  -----  -----  ------  ----  ------
\SPI:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb  datapathcell3   3580   3580  244079  RISE       1
\SPI:BSPIM:state_0\/main_3              macrocell19     6406   9986  244079  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:state_0\/clock_0                                macrocell19         0      0  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI:BSPIM:state_0\/q
Path End       : Net_264/main_3
Capture Clock  : Net_264/clock_0
Path slack     : 244683p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (SPI_IntClock:R#1 vs. SPI_IntClock:R#2)   257576
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           254066

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9383
-------------------------------------   ---- 
End-of-path arrival time (ps)           9383
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:state_0\/clock_0                                macrocell19         0      0  RISE       1

Data path
pin name               model name   delay     AT   slack  edge  Fanout
---------------------  -----------  -----  -----  ------  ----  ------
\SPI:BSPIM:state_0\/q  macrocell19   1250   1250  241952  RISE       1
Net_264/main_3         macrocell16   8133   9383  244683  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_264/clock_0                                            macrocell16         0      0  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI:BSPIM:state_0\/q
Path End       : Net_266/main_2
Capture Clock  : Net_266/clock_0
Path slack     : 244697p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (SPI_IntClock:R#1 vs. SPI_IntClock:R#2)   257576
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           254066

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9369
-------------------------------------   ---- 
End-of-path arrival time (ps)           9369
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:state_0\/clock_0                                macrocell19         0      0  RISE       1

Data path
pin name               model name   delay     AT   slack  edge  Fanout
---------------------  -----------  -----  -----  ------  ----  ------
\SPI:BSPIM:state_0\/q  macrocell19   1250   1250  241952  RISE       1
Net_266/main_2         macrocell20   8119   9369  244697  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_266/clock_0                                            macrocell20         0      0  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI:BSPIM:state_2\/q
Path End       : Net_266/main_0
Capture Clock  : Net_266/clock_0
Path slack     : 244788p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (SPI_IntClock:R#1 vs. SPI_IntClock:R#2)   257576
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           254066

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9278
-------------------------------------   ---- 
End-of-path arrival time (ps)           9278
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:state_2\/clock_0                                macrocell17         0      0  RISE       1

Data path
pin name               model name   delay     AT   slack  edge  Fanout
---------------------  -----------  -----  -----  ------  ----  ------
\SPI:BSPIM:state_2\/q  macrocell17   1250   1250  237395  RISE       1
Net_266/main_0         macrocell20   8028   9278  244788  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_266/clock_0                                            macrocell20         0      0  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI:BSPIM:state_2\/q
Path End       : \SPI:BSPIM:ld_ident\/main_0
Capture Clock  : \SPI:BSPIM:ld_ident\/clock_0
Path slack     : 244792p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (SPI_IntClock:R#1 vs. SPI_IntClock:R#2)   257576
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           254066

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9274
-------------------------------------   ---- 
End-of-path arrival time (ps)           9274
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:state_2\/clock_0                                macrocell17         0      0  RISE       1

Data path
pin name                     model name   delay     AT   slack  edge  Fanout
---------------------------  -----------  -----  -----  ------  ----  ------
\SPI:BSPIM:state_2\/q        macrocell17   1250   1250  237395  RISE       1
\SPI:BSPIM:ld_ident\/main_0  macrocell22   8024   9274  244792  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:ld_ident\/clock_0                               macrocell22         0      0  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb
Path End       : \SPI:BSPIM:state_1\/main_8
Capture Clock  : \SPI:BSPIM:state_1\/clock_0
Path slack     : 244903p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (SPI_IntClock:R#1 vs. SPI_IntClock:R#2)   257576
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           254066

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9162
-------------------------------------   ---- 
End-of-path arrival time (ps)           9162
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:sR8:Dp:u0\/clock                                datapathcell3       0      0  RISE       1

Data path
pin name                                model name     delay     AT   slack  edge  Fanout
--------------------------------------  -------------  -----  -----  ------  ----  ------
\SPI:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb  datapathcell3   3580   3580  244079  RISE       1
\SPI:BSPIM:state_1\/main_8              macrocell18     5582   9162  244903  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:state_1\/clock_0                                macrocell18         0      0  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI:BSPIM:state_0\/q
Path End       : \SPI:BSPIM:ld_ident\/main_2
Capture Clock  : \SPI:BSPIM:ld_ident\/clock_0
Path slack     : 244993p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (SPI_IntClock:R#1 vs. SPI_IntClock:R#2)   257576
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           254066

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9073
-------------------------------------   ---- 
End-of-path arrival time (ps)           9073
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:state_0\/clock_0                                macrocell19         0      0  RISE       1

Data path
pin name                     model name   delay     AT   slack  edge  Fanout
---------------------------  -----------  -----  -----  ------  ----  ------
\SPI:BSPIM:state_0\/q        macrocell19   1250   1250  241952  RISE       1
\SPI:BSPIM:ld_ident\/main_2  macrocell22   7823   9073  244993  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:ld_ident\/clock_0                               macrocell22         0      0  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI:BSPIM:state_1\/q
Path End       : Net_264/main_2
Capture Clock  : Net_264/clock_0
Path slack     : 245029p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (SPI_IntClock:R#1 vs. SPI_IntClock:R#2)   257576
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           254066

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9037
-------------------------------------   ---- 
End-of-path arrival time (ps)           9037
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:state_1\/clock_0                                macrocell18         0      0  RISE       1

Data path
pin name               model name   delay     AT   slack  edge  Fanout
---------------------  -----------  -----  -----  ------  ----  ------
\SPI:BSPIM:state_1\/q  macrocell18   1250   1250  238004  RISE       1
Net_264/main_2         macrocell16   7787   9037  245029  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_264/clock_0                                            macrocell16         0      0  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI:BSPIM:state_1\/q
Path End       : Net_266/main_1
Capture Clock  : Net_266/clock_0
Path slack     : 245080p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (SPI_IntClock:R#1 vs. SPI_IntClock:R#2)   257576
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           254066

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8985
-------------------------------------   ---- 
End-of-path arrival time (ps)           8985
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:state_1\/clock_0                                macrocell18         0      0  RISE       1

Data path
pin name               model name   delay     AT   slack  edge  Fanout
---------------------  -----------  -----  -----  ------  ----  ------
\SPI:BSPIM:state_1\/q  macrocell18   1250   1250  238004  RISE       1
Net_266/main_1         macrocell20   7735   8985  245080  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_266/clock_0                                            macrocell20         0      0  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb
Path End       : \SPI:BSPIM:state_2\/main_8
Capture Clock  : \SPI:BSPIM:state_2\/clock_0
Path slack     : 245454p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (SPI_IntClock:R#1 vs. SPI_IntClock:R#2)   257576
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           254066

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8612
-------------------------------------   ---- 
End-of-path arrival time (ps)           8612
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:sR8:Dp:u0\/clock                                datapathcell3       0      0  RISE       1

Data path
pin name                                model name     delay     AT   slack  edge  Fanout
--------------------------------------  -------------  -----  -----  ------  ----  ------
\SPI:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb  datapathcell3   3580   3580  244079  RISE       1
\SPI:BSPIM:state_2\/main_8              macrocell17     5032   8612  245454  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:state_2\/clock_0                                macrocell17         0      0  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI:BSPIM:BitCounter\/count_4
Path End       : \SPI:BSPIM:ld_ident\/main_3
Capture Clock  : \SPI:BSPIM:ld_ident\/clock_0
Path slack     : 246012p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (SPI_IntClock:R#1 vs. SPI_IntClock:R#2)   257576
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           254066

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8054
-------------------------------------   ---- 
End-of-path arrival time (ps)           8054
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:BitCounter\/clock                               count7cell          0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\SPI:BSPIM:BitCounter\/count_4  count7cell    1940   1940  241138  RISE       1
\SPI:BSPIM:ld_ident\/main_3     macrocell22   6114   8054  246012  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:ld_ident\/clock_0                               macrocell22         0      0  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI:BSPIM:BitCounter\/count_3
Path End       : Net_264/main_6
Capture Clock  : Net_264/clock_0
Path slack     : 246044p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (SPI_IntClock:R#1 vs. SPI_IntClock:R#2)   257576
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           254066

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8022
-------------------------------------   ---- 
End-of-path arrival time (ps)           8022
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:BitCounter\/clock                               count7cell          0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\SPI:BSPIM:BitCounter\/count_3  count7cell    1940   1940  240269  RISE       1
Net_264/main_6                  macrocell16   6082   8022  246044  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_264/clock_0                                            macrocell16         0      0  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI:BSPIM:BitCounter\/count_1
Path End       : \SPI:BSPIM:ld_ident\/main_6
Capture Clock  : \SPI:BSPIM:ld_ident\/clock_0
Path slack     : 246190p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (SPI_IntClock:R#1 vs. SPI_IntClock:R#2)   257576
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           254066

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7876
-------------------------------------   ---- 
End-of-path arrival time (ps)           7876
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:BitCounter\/clock                               count7cell          0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\SPI:BSPIM:BitCounter\/count_1  count7cell    1940   1940  241473  RISE       1
\SPI:BSPIM:ld_ident\/main_6     macrocell22   5936   7876  246190  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:ld_ident\/clock_0                               macrocell22         0      0  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI:BSPIM:BitCounter\/count_2
Path End       : Net_264/main_7
Capture Clock  : Net_264/clock_0
Path slack     : 246365p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (SPI_IntClock:R#1 vs. SPI_IntClock:R#2)   257576
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           254066

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7701
-------------------------------------   ---- 
End-of-path arrival time (ps)           7701
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:BitCounter\/clock                               count7cell          0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\SPI:BSPIM:BitCounter\/count_2  count7cell    1940   1940  241324  RISE       1
Net_264/main_7                  macrocell16   5761   7701  246365  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_264/clock_0                                            macrocell16         0      0  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI:BSPIM:sR8:Dp:u0\/so_comb
Path End       : Net_264/main_4
Capture Clock  : Net_264/clock_0
Path slack     : 246409p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (SPI_IntClock:R#1 vs. SPI_IntClock:R#2)   257576
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           254066

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7657
-------------------------------------   ---- 
End-of-path arrival time (ps)           7657
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:sR8:Dp:u0\/clock                                datapathcell3       0      0  RISE       1

Data path
pin name                       model name     delay     AT   slack  edge  Fanout
-----------------------------  -------------  -----  -----  ------  ----  ------
\SPI:BSPIM:sR8:Dp:u0\/so_comb  datapathcell3   5360   5360  246409  RISE       1
Net_264/main_4                 macrocell16     2297   7657  246409  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_264/clock_0                                            macrocell16         0      0  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI:BSPIM:BitCounter\/count_4
Path End       : Net_264/main_5
Capture Clock  : Net_264/clock_0
Path slack     : 246564p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (SPI_IntClock:R#1 vs. SPI_IntClock:R#2)   257576
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           254066

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7502
-------------------------------------   ---- 
End-of-path arrival time (ps)           7502
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:BitCounter\/clock                               count7cell          0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\SPI:BSPIM:BitCounter\/count_4  count7cell    1940   1940  241138  RISE       1
Net_264/main_5                  macrocell16   5562   7502  246564  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_264/clock_0                                            macrocell16         0      0  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI:BSPIM:BitCounter\/count_1
Path End       : Net_264/main_8
Capture Clock  : Net_264/clock_0
Path slack     : 246742p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (SPI_IntClock:R#1 vs. SPI_IntClock:R#2)   257576
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           254066

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7324
-------------------------------------   ---- 
End-of-path arrival time (ps)           7324
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:BitCounter\/clock                               count7cell          0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\SPI:BSPIM:BitCounter\/count_1  count7cell    1940   1940  241473  RISE       1
Net_264/main_8                  macrocell16   5384   7324  246742  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_264/clock_0                                            macrocell16         0      0  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI:BSPIM:BitCounter\/count_0
Path End       : \SPI:BSPIM:load_cond\/main_7
Capture Clock  : \SPI:BSPIM:load_cond\/clock_0
Path slack     : 247010p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (SPI_IntClock:R#1 vs. SPI_IntClock:R#2)   257576
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           254066

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7056
-------------------------------------   ---- 
End-of-path arrival time (ps)           7056
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:BitCounter\/clock                               count7cell          0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\SPI:BSPIM:BitCounter\/count_0  count7cell    1940   1940  240438  RISE       1
\SPI:BSPIM:load_cond\/main_7    macrocell21   5116   7056  247010  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:load_cond\/clock_0                              macrocell21         0      0  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI:BSPIM:BitCounter\/count_3
Path End       : \SPI:BSPIM:ld_ident\/main_4
Capture Clock  : \SPI:BSPIM:ld_ident\/clock_0
Path slack     : 247030p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (SPI_IntClock:R#1 vs. SPI_IntClock:R#2)   257576
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           254066

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7035
-------------------------------------   ---- 
End-of-path arrival time (ps)           7035
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:BitCounter\/clock                               count7cell          0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\SPI:BSPIM:BitCounter\/count_3  count7cell    1940   1940  240269  RISE       1
\SPI:BSPIM:ld_ident\/main_4     macrocell22   5095   7035  247030  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:ld_ident\/clock_0                               macrocell22         0      0  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI:BSPIM:BitCounter\/count_0
Path End       : \SPI:BSPIM:ld_ident\/main_7
Capture Clock  : \SPI:BSPIM:ld_ident\/clock_0
Path slack     : 247134p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (SPI_IntClock:R#1 vs. SPI_IntClock:R#2)   257576
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           254066

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6932
-------------------------------------   ---- 
End-of-path arrival time (ps)           6932
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:BitCounter\/clock                               count7cell          0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\SPI:BSPIM:BitCounter\/count_0  count7cell    1940   1940  240438  RISE       1
\SPI:BSPIM:ld_ident\/main_7     macrocell22   4992   6932  247134  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:ld_ident\/clock_0                               macrocell22         0      0  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI:BSPIM:state_1\/q
Path End       : \SPI:BSPIM:state_1\/main_1
Capture Clock  : \SPI:BSPIM:state_1\/clock_0
Path slack     : 247210p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (SPI_IntClock:R#1 vs. SPI_IntClock:R#2)   257576
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           254066

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6856
-------------------------------------   ---- 
End-of-path arrival time (ps)           6856
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:state_1\/clock_0                                macrocell18         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\SPI:BSPIM:state_1\/q       macrocell18   1250   1250  238004  RISE       1
\SPI:BSPIM:state_1\/main_1  macrocell18   5606   6856  247210  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:state_1\/clock_0                                macrocell18         0      0  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI:BSPIM:BitCounter\/count_3
Path End       : \SPI:BSPIM:state_1\/main_4
Capture Clock  : \SPI:BSPIM:state_1\/clock_0
Path slack     : 247241p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (SPI_IntClock:R#1 vs. SPI_IntClock:R#2)   257576
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           254066

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6825
-------------------------------------   ---- 
End-of-path arrival time (ps)           6825
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:BitCounter\/clock                               count7cell          0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\SPI:BSPIM:BitCounter\/count_3  count7cell    1940   1940  240269  RISE       1
\SPI:BSPIM:state_1\/main_4      macrocell18   4885   6825  247241  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:state_1\/clock_0                                macrocell18         0      0  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI:BSPIM:state_2\/q
Path End       : \SPI:BSPIM:cnt_enable\/main_0
Capture Clock  : \SPI:BSPIM:cnt_enable\/clock_0
Path slack     : 247289p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (SPI_IntClock:R#1 vs. SPI_IntClock:R#2)   257576
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           254066

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6777
-------------------------------------   ---- 
End-of-path arrival time (ps)           6777
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:state_2\/clock_0                                macrocell17         0      0  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\SPI:BSPIM:state_2\/q          macrocell17   1250   1250  237395  RISE       1
\SPI:BSPIM:cnt_enable\/main_0  macrocell23   5527   6777  247289  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:cnt_enable\/clock_0                             macrocell23         0      0  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI:BSPIM:BitCounter\/count_2
Path End       : \SPI:BSPIM:ld_ident\/main_5
Capture Clock  : \SPI:BSPIM:ld_ident\/clock_0
Path slack     : 247345p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (SPI_IntClock:R#1 vs. SPI_IntClock:R#2)   257576
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           254066

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6721
-------------------------------------   ---- 
End-of-path arrival time (ps)           6721
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:BitCounter\/clock                               count7cell          0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\SPI:BSPIM:BitCounter\/count_2  count7cell    1940   1940  241324  RISE       1
\SPI:BSPIM:ld_ident\/main_5     macrocell22   4781   6721  247345  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:ld_ident\/clock_0                               macrocell22         0      0  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI:BSPIM:state_1\/q
Path End       : \SPI:BSPIM:load_cond\/main_1
Capture Clock  : \SPI:BSPIM:load_cond\/clock_0
Path slack     : 247508p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (SPI_IntClock:R#1 vs. SPI_IntClock:R#2)   257576
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           254066

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6558
-------------------------------------   ---- 
End-of-path arrival time (ps)           6558
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:state_1\/clock_0                                macrocell18         0      0  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\SPI:BSPIM:state_1\/q         macrocell18   1250   1250  238004  RISE       1
\SPI:BSPIM:load_cond\/main_1  macrocell21   5308   6558  247508  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:load_cond\/clock_0                              macrocell21         0      0  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI:BSPIM:state_2\/q
Path End       : \SPI:BSPIM:state_1\/main_0
Capture Clock  : \SPI:BSPIM:state_1\/clock_0
Path slack     : 248132p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (SPI_IntClock:R#1 vs. SPI_IntClock:R#2)   257576
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           254066

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5933
-------------------------------------   ---- 
End-of-path arrival time (ps)           5933
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:state_2\/clock_0                                macrocell17         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\SPI:BSPIM:state_2\/q       macrocell17   1250   1250  237395  RISE       1
\SPI:BSPIM:state_1\/main_0  macrocell18   4683   5933  248132  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:state_1\/clock_0                                macrocell18         0      0  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI:BSPIM:state_2\/q
Path End       : \SPI:BSPIM:state_2\/main_0
Capture Clock  : \SPI:BSPIM:state_2\/clock_0
Path slack     : 248134p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (SPI_IntClock:R#1 vs. SPI_IntClock:R#2)   257576
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           254066

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5932
-------------------------------------   ---- 
End-of-path arrival time (ps)           5932
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:state_2\/clock_0                                macrocell17         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\SPI:BSPIM:state_2\/q       macrocell17   1250   1250  237395  RISE       1
\SPI:BSPIM:state_2\/main_0  macrocell17   4682   5932  248134  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:state_2\/clock_0                                macrocell17         0      0  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI:BSPIM:state_2\/q
Path End       : \SPI:BSPIM:load_cond\/main_0
Capture Clock  : \SPI:BSPIM:load_cond\/clock_0
Path slack     : 248219p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (SPI_IntClock:R#1 vs. SPI_IntClock:R#2)   257576
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           254066

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5847
-------------------------------------   ---- 
End-of-path arrival time (ps)           5847
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:state_2\/clock_0                                macrocell17         0      0  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\SPI:BSPIM:state_2\/q         macrocell17   1250   1250  237395  RISE       1
\SPI:BSPIM:load_cond\/main_0  macrocell21   4597   5847  248219  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:load_cond\/clock_0                              macrocell21         0      0  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI:BSPIM:state_0\/q
Path End       : Net_265/main_2
Capture Clock  : Net_265/clock_0
Path slack     : 248309p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (SPI_IntClock:R#1 vs. SPI_IntClock:R#2)   257576
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           254066

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5757
-------------------------------------   ---- 
End-of-path arrival time (ps)           5757
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:state_0\/clock_0                                macrocell19         0      0  RISE       1

Data path
pin name               model name   delay     AT   slack  edge  Fanout
---------------------  -----------  -----  -----  ------  ----  ------
\SPI:BSPIM:state_0\/q  macrocell19   1250   1250  241952  RISE       1
Net_265/main_2         macrocell24   4507   5757  248309  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_265/clock_0                                            macrocell24         0      0  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI:BSPIM:BitCounter\/count_0
Path End       : \SPI:BSPIM:state_2\/main_7
Capture Clock  : \SPI:BSPIM:state_2\/clock_0
Path slack     : 248395p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (SPI_IntClock:R#1 vs. SPI_IntClock:R#2)   257576
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           254066

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5670
-------------------------------------   ---- 
End-of-path arrival time (ps)           5670
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:BitCounter\/clock                               count7cell          0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\SPI:BSPIM:BitCounter\/count_0  count7cell    1940   1940  240438  RISE       1
\SPI:BSPIM:state_2\/main_7      macrocell17   3730   5670  248395  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:state_2\/clock_0                                macrocell17         0      0  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI:BSPIM:BitCounter\/count_0
Path End       : \SPI:BSPIM:state_1\/main_7
Capture Clock  : \SPI:BSPIM:state_1\/clock_0
Path slack     : 248396p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (SPI_IntClock:R#1 vs. SPI_IntClock:R#2)   257576
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           254066

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5670
-------------------------------------   ---- 
End-of-path arrival time (ps)           5670
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:BitCounter\/clock                               count7cell          0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\SPI:BSPIM:BitCounter\/count_0  count7cell    1940   1940  240438  RISE       1
\SPI:BSPIM:state_1\/main_7      macrocell18   3730   5670  248396  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:state_1\/clock_0                                macrocell18         0      0  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI:BSPIM:state_1\/q
Path End       : \SPI:BSPIM:state_2\/main_1
Capture Clock  : \SPI:BSPIM:state_2\/clock_0
Path slack     : 248431p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (SPI_IntClock:R#1 vs. SPI_IntClock:R#2)   257576
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           254066

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5635
-------------------------------------   ---- 
End-of-path arrival time (ps)           5635
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:state_1\/clock_0                                macrocell18         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\SPI:BSPIM:state_1\/q       macrocell18   1250   1250  238004  RISE       1
\SPI:BSPIM:state_2\/main_1  macrocell17   4385   5635  248431  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:state_2\/clock_0                                macrocell17         0      0  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI:BSPIM:state_1\/q
Path End       : \SPI:BSPIM:cnt_enable\/main_1
Capture Clock  : \SPI:BSPIM:cnt_enable\/clock_0
Path slack     : 248440p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (SPI_IntClock:R#1 vs. SPI_IntClock:R#2)   257576
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           254066

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5626
-------------------------------------   ---- 
End-of-path arrival time (ps)           5626
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:state_1\/clock_0                                macrocell18         0      0  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\SPI:BSPIM:state_1\/q          macrocell18   1250   1250  238004  RISE       1
\SPI:BSPIM:cnt_enable\/main_1  macrocell23   4376   5626  248440  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:cnt_enable\/clock_0                             macrocell23         0      0  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI:BSPIM:BitCounter\/count_4
Path End       : \SPI:BSPIM:load_cond\/main_3
Capture Clock  : \SPI:BSPIM:load_cond\/clock_0
Path slack     : 248516p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (SPI_IntClock:R#1 vs. SPI_IntClock:R#2)   257576
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           254066

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5549
-------------------------------------   ---- 
End-of-path arrival time (ps)           5549
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:BitCounter\/clock                               count7cell          0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\SPI:BSPIM:BitCounter\/count_4  count7cell    1940   1940  241138  RISE       1
\SPI:BSPIM:load_cond\/main_3    macrocell21   3609   5549  248516  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:load_cond\/clock_0                              macrocell21         0      0  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI:BSPIM:BitCounter\/count_4
Path End       : \SPI:BSPIM:state_2\/main_3
Capture Clock  : \SPI:BSPIM:state_2\/clock_0
Path slack     : 248532p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (SPI_IntClock:R#1 vs. SPI_IntClock:R#2)   257576
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           254066

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5534
-------------------------------------   ---- 
End-of-path arrival time (ps)           5534
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:BitCounter\/clock                               count7cell          0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\SPI:BSPIM:BitCounter\/count_4  count7cell    1940   1940  241138  RISE       1
\SPI:BSPIM:state_2\/main_3      macrocell17   3594   5534  248532  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:state_2\/clock_0                                macrocell17         0      0  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI:BSPIM:BitCounter\/count_3
Path End       : \SPI:BSPIM:load_cond\/main_4
Capture Clock  : \SPI:BSPIM:load_cond\/clock_0
Path slack     : 248535p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (SPI_IntClock:R#1 vs. SPI_IntClock:R#2)   257576
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           254066

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5531
-------------------------------------   ---- 
End-of-path arrival time (ps)           5531
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:BitCounter\/clock                               count7cell          0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\SPI:BSPIM:BitCounter\/count_3  count7cell    1940   1940  240269  RISE       1
\SPI:BSPIM:load_cond\/main_4    macrocell21   3591   5531  248535  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:load_cond\/clock_0                              macrocell21         0      0  RISE       1



++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI:BSPIM:BitCounter\/count_3
Path End       : \SPI:BSPIM:state_2\/main_4
Capture Clock  : \SPI:BSPIM:state_2\/clock_0
Path slack     : 248543p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (SPI_IntClock:R#1 vs. SPI_IntClock:R#2)   257576
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           254066

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5523
-------------------------------------   ---- 
End-of-path arrival time (ps)           5523
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:BitCounter\/clock                               count7cell          0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\SPI:BSPIM:BitCounter\/count_3  count7cell    1940   1940  240269  RISE       1
\SPI:BSPIM:state_2\/main_4      macrocell17   3583   5523  248543  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:state_2\/clock_0                                macrocell17         0      0  RISE       1



++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI:BSPIM:BitCounter\/count_4
Path End       : \SPI:BSPIM:state_1\/main_3
Capture Clock  : \SPI:BSPIM:state_1\/clock_0
Path slack     : 248672p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (SPI_IntClock:R#1 vs. SPI_IntClock:R#2)   257576
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           254066

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5394
-------------------------------------   ---- 
End-of-path arrival time (ps)           5394
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:BitCounter\/clock                               count7cell          0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\SPI:BSPIM:BitCounter\/count_4  count7cell    1940   1940  241138  RISE       1
\SPI:BSPIM:state_1\/main_3      macrocell18   3454   5394  248672  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:state_1\/clock_0                                macrocell18         0      0  RISE       1



++++ Path 115 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI:BSPIM:BitCounter\/count_1
Path End       : \SPI:BSPIM:load_cond\/main_6
Capture Clock  : \SPI:BSPIM:load_cond\/clock_0
Path slack     : 248692p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (SPI_IntClock:R#1 vs. SPI_IntClock:R#2)   257576
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           254066

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5374
-------------------------------------   ---- 
End-of-path arrival time (ps)           5374
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:BitCounter\/clock                               count7cell          0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\SPI:BSPIM:BitCounter\/count_1  count7cell    1940   1940  241473  RISE       1
\SPI:BSPIM:load_cond\/main_6    macrocell21   3434   5374  248692  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:load_cond\/clock_0                              macrocell21         0      0  RISE       1



++++ Path 116 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI:BSPIM:BitCounter\/count_1
Path End       : \SPI:BSPIM:state_1\/main_6
Capture Clock  : \SPI:BSPIM:state_1\/clock_0
Path slack     : 248701p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (SPI_IntClock:R#1 vs. SPI_IntClock:R#2)   257576
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           254066

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5365
-------------------------------------   ---- 
End-of-path arrival time (ps)           5365
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:BitCounter\/clock                               count7cell          0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\SPI:BSPIM:BitCounter\/count_1  count7cell    1940   1940  241473  RISE       1
\SPI:BSPIM:state_1\/main_6      macrocell18   3425   5365  248701  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:state_1\/clock_0                                macrocell18         0      0  RISE       1



++++ Path 117 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI:BSPIM:BitCounter\/count_1
Path End       : \SPI:BSPIM:state_2\/main_6
Capture Clock  : \SPI:BSPIM:state_2\/clock_0
Path slack     : 248705p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (SPI_IntClock:R#1 vs. SPI_IntClock:R#2)   257576
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           254066

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5361
-------------------------------------   ---- 
End-of-path arrival time (ps)           5361
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:BitCounter\/clock                               count7cell          0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\SPI:BSPIM:BitCounter\/count_1  count7cell    1940   1940  241473  RISE       1
\SPI:BSPIM:state_2\/main_6      macrocell17   3421   5361  248705  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:state_2\/clock_0                                macrocell17         0      0  RISE       1



++++ Path 118 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI:BSPIM:ld_ident\/q
Path End       : \SPI:BSPIM:state_2\/main_9
Capture Clock  : \SPI:BSPIM:state_2\/clock_0
Path slack     : 248766p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (SPI_IntClock:R#1 vs. SPI_IntClock:R#2)   257576
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           254066

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5300
-------------------------------------   ---- 
End-of-path arrival time (ps)           5300
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:ld_ident\/clock_0                               macrocell22         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\SPI:BSPIM:ld_ident\/q      macrocell22   1250   1250  248766  RISE       1
\SPI:BSPIM:state_2\/main_9  macrocell17   4050   5300  248766  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:state_2\/clock_0                                macrocell17         0      0  RISE       1



++++ Path 119 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI:BSPIM:ld_ident\/q
Path End       : \SPI:BSPIM:state_1\/main_9
Capture Clock  : \SPI:BSPIM:state_1\/clock_0
Path slack     : 248768p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (SPI_IntClock:R#1 vs. SPI_IntClock:R#2)   257576
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           254066

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5298
-------------------------------------   ---- 
End-of-path arrival time (ps)           5298
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:ld_ident\/clock_0                               macrocell22         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\SPI:BSPIM:ld_ident\/q      macrocell22   1250   1250  248766  RISE       1
\SPI:BSPIM:state_1\/main_9  macrocell18   4048   5298  248768  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:state_1\/clock_0                                macrocell18         0      0  RISE       1



++++ Path 120 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI:BSPIM:BitCounter\/count_2
Path End       : \SPI:BSPIM:load_cond\/main_5
Capture Clock  : \SPI:BSPIM:load_cond\/clock_0
Path slack     : 248850p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (SPI_IntClock:R#1 vs. SPI_IntClock:R#2)   257576
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           254066

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5215
-------------------------------------   ---- 
End-of-path arrival time (ps)           5215
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:BitCounter\/clock                               count7cell          0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\SPI:BSPIM:BitCounter\/count_2  count7cell    1940   1940  241324  RISE       1
\SPI:BSPIM:load_cond\/main_5    macrocell21   3275   5215  248850  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:load_cond\/clock_0                              macrocell21         0      0  RISE       1



++++ Path 121 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI:BSPIM:state_0\/q
Path End       : \SPI:BSPIM:state_0\/main_2
Capture Clock  : \SPI:BSPIM:state_0\/clock_0
Path slack     : 248857p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (SPI_IntClock:R#1 vs. SPI_IntClock:R#2)   257576
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           254066

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5209
-------------------------------------   ---- 
End-of-path arrival time (ps)           5209
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:state_0\/clock_0                                macrocell19         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\SPI:BSPIM:state_0\/q       macrocell19   1250   1250  241952  RISE       1
\SPI:BSPIM:state_0\/main_2  macrocell19   3959   5209  248857  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:state_0\/clock_0                                macrocell19         0      0  RISE       1



++++ Path 122 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI:BSPIM:BitCounter\/count_2
Path End       : \SPI:BSPIM:state_2\/main_5
Capture Clock  : \SPI:BSPIM:state_2\/clock_0
Path slack     : 248864p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (SPI_IntClock:R#1 vs. SPI_IntClock:R#2)   257576
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           254066

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5202
-------------------------------------   ---- 
End-of-path arrival time (ps)           5202
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:BitCounter\/clock                               count7cell          0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\SPI:BSPIM:BitCounter\/count_2  count7cell    1940   1940  241324  RISE       1
\SPI:BSPIM:state_2\/main_5      macrocell17   3262   5202  248864  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:state_2\/clock_0                                macrocell17         0      0  RISE       1



++++ Path 123 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI:BSPIM:BitCounter\/count_2
Path End       : \SPI:BSPIM:state_1\/main_5
Capture Clock  : \SPI:BSPIM:state_1\/clock_0
Path slack     : 248875p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (SPI_IntClock:R#1 vs. SPI_IntClock:R#2)   257576
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           254066

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5190
-------------------------------------   ---- 
End-of-path arrival time (ps)           5190
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:BitCounter\/clock                               count7cell          0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\SPI:BSPIM:BitCounter\/count_2  count7cell    1940   1940  241324  RISE       1
\SPI:BSPIM:state_1\/main_5      macrocell18   3250   5190  248875  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:state_1\/clock_0                                macrocell18         0      0  RISE       1



++++ Path 124 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_265/q
Path End       : Net_265/main_3
Capture Clock  : Net_265/clock_0
Path slack     : 249000p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (SPI_IntClock:R#1 vs. SPI_IntClock:R#2)   257576
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           254066

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5066
-------------------------------------   ---- 
End-of-path arrival time (ps)           5066
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_265/clock_0                                            macrocell24         0      0  RISE       1

Data path
pin name        model name   delay     AT   slack  edge  Fanout
--------------  -----------  -----  -----  ------  ----  ------
Net_265/q       macrocell24   1250   1250  249000  RISE       1
Net_265/main_3  macrocell24   3816   5066  249000  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_265/clock_0                                            macrocell24         0      0  RISE       1



++++ Path 125 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_264/q
Path End       : Net_264/main_0
Capture Clock  : Net_264/clock_0
Path slack     : 249299p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (SPI_IntClock:R#1 vs. SPI_IntClock:R#2)   257576
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           254066

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4767
-------------------------------------   ---- 
End-of-path arrival time (ps)           4767
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_264/clock_0                                            macrocell16         0      0  RISE       1

Data path
pin name        model name   delay     AT   slack  edge  Fanout
--------------  -----------  -----  -----  ------  ----  ------
Net_264/q       macrocell16   1250   1250  249299  RISE       1
Net_264/main_0  macrocell16   3517   4767  249299  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_264/clock_0                                            macrocell16         0      0  RISE       1



++++ Path 126 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI:BSPIM:cnt_enable\/q
Path End       : \SPI:BSPIM:BitCounter\/enable
Capture Clock  : \SPI:BSPIM:BitCounter\/clock
Path slack     : 249665p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (SPI_IntClock:R#1 vs. SPI_IntClock:R#2)   257576
- Setup time                                              -4060
------------------------------------------------------   ------ 
End-of-path required time (ps)                           253516

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3851
-------------------------------------   ---- 
End-of-path arrival time (ps)           3851
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:cnt_enable\/clock_0                             macrocell23         0      0  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\SPI:BSPIM:cnt_enable\/q       macrocell23   1250   1250  249665  RISE       1
\SPI:BSPIM:BitCounter\/enable  count7cell    2601   3851  249665  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:BitCounter\/clock                               count7cell          0      0  RISE       1



++++ Path 127 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI:BSPIM:ld_ident\/q
Path End       : Net_264/main_10
Capture Clock  : Net_264/clock_0
Path slack     : 249684p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (SPI_IntClock:R#1 vs. SPI_IntClock:R#2)   257576
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           254066

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4382
-------------------------------------   ---- 
End-of-path arrival time (ps)           4382
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:ld_ident\/clock_0                               macrocell22         0      0  RISE       1

Data path
pin name                model name   delay     AT   slack  edge  Fanout
----------------------  -----------  -----  -----  ------  ----  ------
\SPI:BSPIM:ld_ident\/q  macrocell22   1250   1250  248766  RISE       1
Net_264/main_10         macrocell16   3132   4382  249684  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_264/clock_0                                            macrocell16         0      0  RISE       1



++++ Path 128 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI:BSPIM:ld_ident\/q
Path End       : \SPI:BSPIM:ld_ident\/main_8
Capture Clock  : \SPI:BSPIM:ld_ident\/clock_0
Path slack     : 249690p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (SPI_IntClock:R#1 vs. SPI_IntClock:R#2)   257576
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           254066

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4376
-------------------------------------   ---- 
End-of-path arrival time (ps)           4376
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:ld_ident\/clock_0                               macrocell22         0      0  RISE       1

Data path
pin name                     model name   delay     AT   slack  edge  Fanout
---------------------------  -----------  -----  -----  ------  ----  ------
\SPI:BSPIM:ld_ident\/q       macrocell22   1250   1250  248766  RISE       1
\SPI:BSPIM:ld_ident\/main_8  macrocell22   3126   4376  249690  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:ld_ident\/clock_0                               macrocell22         0      0  RISE       1



++++ Path 129 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI:BSPIM:cnt_enable\/q
Path End       : \SPI:BSPIM:cnt_enable\/main_3
Capture Clock  : \SPI:BSPIM:cnt_enable\/clock_0
Path slack     : 250235p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (SPI_IntClock:R#1 vs. SPI_IntClock:R#2)   257576
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           254066

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3831
-------------------------------------   ---- 
End-of-path arrival time (ps)           3831
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:cnt_enable\/clock_0                             macrocell23         0      0  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\SPI:BSPIM:cnt_enable\/q       macrocell23   1250   1250  249665  RISE       1
\SPI:BSPIM:cnt_enable\/main_3  macrocell23   2581   3831  250235  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:cnt_enable\/clock_0                             macrocell23         0      0  RISE       1



++++ Path 130 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_266/q
Path End       : Net_266/main_3
Capture Clock  : Net_266/clock_0
Path slack     : 250501p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (SPI_IntClock:R#1 vs. SPI_IntClock:R#2)   257576
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           254066

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3565
-------------------------------------   ---- 
End-of-path arrival time (ps)           3565
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_266/clock_0                                            macrocell20         0      0  RISE       1

Data path
pin name        model name   delay     AT   slack  edge  Fanout
--------------  -----------  -----  -----  ------  ----  ------
Net_266/q       macrocell20   1250   1250  250501  RISE       1
Net_266/main_3  macrocell20   2315   3565  250501  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_266/clock_0                                            macrocell20         0      0  RISE       1



++++ Path 131 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI:BSPIM:load_cond\/q
Path End       : \SPI:BSPIM:load_cond\/main_8
Capture Clock  : \SPI:BSPIM:load_cond\/clock_0
Path slack     : 250524p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (SPI_IntClock:R#1 vs. SPI_IntClock:R#2)   257576
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           254066

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3542
-------------------------------------   ---- 
End-of-path arrival time (ps)           3542
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:load_cond\/clock_0                              macrocell21         0      0  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\SPI:BSPIM:load_cond\/q       macrocell21   1250   1250  250524  RISE       1
\SPI:BSPIM:load_cond\/main_8  macrocell21   2292   3542  250524  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:load_cond\/clock_0                              macrocell21         0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

