// SPDX-License-Identifier: GPL-2.0
/*
 * Maxim MAX96712 Quad GMSL2 Deserializer Driver
 *
 * Copyright (C) 2021 Renesas Electronics Corporation
 * Copyright (C) 2021 Niklas SÃ¶derlund
 */

#include <linux/debugfs.h>
#include <linux/delay.h>
#include <linux/i2c.h>
#include <linux/module.h>
#include <linux/of_graph.h>
#include <linux/regmap.h>

#include <media/v4l2-ctrls.h>
#include <media/v4l2-fwnode.h>
#include <media/v4l2-subdev.h>

#define MAX96712_ID 0x20

#define MAX96712_DPLL_FREQ 1000

#define MAX96712_SOURCE_PAD	0
#define MAX96712_SINK_PAD	1
#define MAX96712_PAD_NUM	2

#define MAX96712_SUBDEVS_NUM	4

struct max96712_asd {
	struct v4l2_async_subdev base;
	struct max96712_subdev_priv *sd_priv;
};

enum max96712_ctrls {
	MAX96712_TEST_PATTERN_CTRL = V4L2_CTRL_CLASS_IMAGE_PROC | 0x1101,
};

enum max96712_pattern {
	MAX96712_PATTERN_NONE = 0,
	MAX96712_PATTERN_CHECKERBOARD,
	MAX96712_PATTERN_GRADIENT,
};

struct max96712_subdev_priv {
	struct v4l2_subdev sd;
	unsigned int index;
	struct fwnode_handle *fwnode;

	struct max96712_priv *priv;

	struct v4l2_subdev *slave_sd;
	struct fwnode_handle *slave_fwnode;
	struct v4l2_subdev_state *slave_sd_state;
	unsigned int slave_sd_pad_id;

	struct v4l2_ctrl_handler ctrl_handler;
	struct v4l2_async_notifier notifier;
	struct media_pad pads[MAX96712_PAD_NUM];


	struct v4l2_fwnode_bus_mipi_csi2 mipi;
};

struct max96712_priv {
	struct device *dev;
	struct dentry *debugfs_root;
	struct i2c_client *client;
	struct regmap *regmap;
	struct gpio_desc *gpiod_pwdn;

	unsigned int lane_config;
	bool mipi_en[MAX96712_SUBDEVS_NUM];

	struct max96712_subdev_priv sd_privs[MAX96712_SUBDEVS_NUM];

	enum max96712_pattern pattern;
};

#define to_index(priv, sd_priv) ((sd_priv) - &(priv)->sd_privs[0])

static inline struct max96712_asd *to_max96712_asd(struct v4l2_async_subdev *asd)
{
	return container_of(asd, struct max96712_asd, base);
}

static inline struct max96712_subdev_priv *sd_to_max96712(struct v4l2_subdev *sd)
{
	return container_of(sd, struct max96712_subdev_priv, sd);
}

static int max96712_read(struct max96712_priv *priv, int reg)
{
	int ret, val;

	ret = regmap_read(priv->regmap, reg, &val);
	if (ret) {
		dev_err(priv->dev, "read 0x%04x failed\n", reg);
		return ret;
	}

	return val;
}

static int max96712_write(struct max96712_priv *priv, unsigned int reg, u8 val)
{
	int ret;

	ret = regmap_write(priv->regmap, reg, val);
	if (ret)
		dev_err(priv->dev, "write 0x%04x failed\n", reg);

	return ret;
}

static int max96712_update_bits(struct max96712_priv *priv, unsigned int reg,
				u8 mask, u8 val)
{
	unsigned int retry = 100;
	int ret;

retry:
	ret = regmap_update_bits(priv->regmap, reg, mask, val);
	if (ret)
		dev_err(priv->dev, "update 0x%04x failed\n", reg);

	if (ret && retry != 0) {
		retry--;
		udelay(1000);
		goto retry;
	}

	return ret;
}

static int max96712_write_bulk(struct max96712_priv *priv, unsigned int reg,
			       const void *val, size_t val_count)
{
	int ret;

	ret = regmap_bulk_write(priv->regmap, reg, val, val_count);
	if (ret)
		dev_err(priv->dev, "bulk write 0x%04x failed\n", reg);

	return ret;
}

static int max96712_write_bulk_value(struct max96712_priv *priv,
				     unsigned int reg, unsigned int val,
				     size_t val_count)
{
	unsigned int i;
	u8 values[4];

	for (i = 1; i <= val_count; i++)
		values[i - 1] = (val >> ((val_count - i) * 8)) & 0xff;

	return max96712_write_bulk(priv, reg, &values, val_count);
}

static void max96712_reset(struct max96712_priv *priv)
{
	max96712_update_bits(priv, 0x13, 0x40, 0x40);
	msleep(20);
}

static void max96712_mipi_enable(struct max96712_priv *priv, bool enable)
{
	if (enable) {
		max96712_update_bits(priv, 0x40b, 0x02, 0x02);
		max96712_update_bits(priv, 0x8a0, 0x80, 0x80);
	} else {
		max96712_update_bits(priv, 0x8a0, 0x80, 0x00);
		max96712_update_bits(priv, 0x40b, 0x02, 0x00);
	}
}

static void max96712_mipi_configure_phy(struct max96712_priv *priv,
					struct max96712_subdev_priv *sd_priv)
{
	unsigned int num_data_lanes = sd_priv->mipi.num_data_lanes;
	unsigned int index = to_index(priv, sd_priv);
	unsigned int reg, val, shift, mask, clk_bit;
	unsigned int i;

	/* Configure a lane count. */
	/* TODO: Add support for 1-lane configurations. */
	/* TODO: Add support CPHY mode. */
	if (num_data_lanes == 4)
		val = 0xc0;
	else
		val = 0x40;

	max96712_update_bits(priv, 0x90a + 0x40 * index, 0xc0, val);

	if (num_data_lanes == 4) {
		mask = 0xff;
		val = 0xe4;
		shift = 0;
	} else {
		mask = 0xf;
		val = 0x4;
		shift = 4 * (index % 2);
	}

	reg = 0x8a3 + index / 2;

	/* Configure lane mapping. */
	/* TODO: Add support for lane swapping. */
	max96712_update_bits(priv, reg, mask << shift, val << shift);

	if (num_data_lanes == 4) {
		mask = 0x3f;
		clk_bit = 5;
		shift = 0;
	} else {
		mask = 0x7;
		clk_bit = 2;
		shift = 4 * (index % 2);
	}

	reg = 0x8a5 + index / 2;

	/* Configure lane polarity. */
	val = 0;
	for (i = 0; i < num_data_lanes + 1; i++)
		if (sd_priv->mipi.lane_polarities[i])
			val |= BIT(i == 0 ? clk_bit : i < 3 ? i - 1 : i);
	max96712_update_bits(priv, reg, mask << shift, val << shift);

	/* Set link frequency. */
	// max96712_update_bits(priv, 0x415 + 0x3 * index, 0x3f,
	// 		     ((MAX96712_DPLL_FREQ / 100) & 0x1f) | BIT(5));

	/* Enable. */
	// max96712_update_bits(priv, 0x8a2, 0x10 << index, 0x10 << index);
}

static void max96712_mipi_configure(struct max96712_priv *priv)
{
	unsigned int i;

	max96712_mipi_enable(priv, false);

	max96712_write(priv, 0x18, 0xf0);

	/* Select 2x4 or 4x2 mode. */
	max96712_update_bits(priv, 0x8a0, 0x1f, BIT(priv->lane_config));

	for (i = 0; i < MAX96712_SUBDEVS_NUM; i++) {
		struct max96712_subdev_priv *sd_priv = &priv->sd_privs[i];

		if (!sd_priv->fwnode)
			continue;

		max96712_mipi_configure_phy(priv, sd_priv);
	}

	max96712_write(priv, 0x9b6, 0x09);
	max96712_write(priv, 0x9b9, 0x20);

	max96712_write(priv, 0x6, 0xf4);

	max96712_write(priv, 0x18, 0x00);
	max96712_write(priv, 0x18, 0x0f);

	/*
	 * Wait for 2ms to allow the link to resynchronize after the
	 * configuration change.
	 */
	usleep_range(2000, 5000);

	/*
	 * Enable forwarding of GPIO 0.
	 */

	dev_err(priv->dev, "enable forwarding gpio 0\n");

	/* GPIO_A GPIO_TX_EN 1 */
	max96712_update_bits(priv, 0x300, 0x02, 0x02);
	/* GPIO_A GPIO_OUT_DIS 0 */
	max96712_update_bits(priv, 0x300, 0x01, 0x00);
}

static void max96712_pattern_enable(struct max96712_priv *priv, bool enable)
{
	const u32 h_active = 1920;
	const u32 h_fp = 88;
	const u32 h_sw = 44;
	const u32 h_bp = 148;
	const u32 h_tot = h_active + h_fp + h_sw + h_bp;

	const u32 v_active = 1080;
	const u32 v_fp = 4;
	const u32 v_sw = 5;
	const u32 v_bp = 36;
	const u32 v_tot = v_active + v_fp + v_sw + v_bp;

	if (!enable || priv->pattern == MAX96712_PATTERN_NONE) {
		max96712_write(priv, 0x1051, 0x00);
		return;
	}

	/* PCLK 75MHz. */
	max96712_write(priv, 0x0009, 0x01);

	/* Configure Video Timing Generator for 1920x1080 @ 30 fps. */
	max96712_write_bulk_value(priv, 0x1052, 0, 3);
	max96712_write_bulk_value(priv, 0x1055, v_sw * h_tot, 3);
	max96712_write_bulk_value(priv, 0x1058,
				  (v_active + v_fp + v_bp) * h_tot, 3);
	max96712_write_bulk_value(priv, 0x105b, 0, 3);
	max96712_write_bulk_value(priv, 0x105e, h_sw, 2);
	max96712_write_bulk_value(priv, 0x1060, h_active + h_fp + h_bp, 2);
	max96712_write_bulk_value(priv, 0x1062, v_tot, 2);
	max96712_write_bulk_value(priv, 0x1064,
				  h_tot * (v_sw + v_bp) + (h_sw + h_bp), 3);
	max96712_write_bulk_value(priv, 0x1067, h_active, 2);
	max96712_write_bulk_value(priv, 0x1069, h_fp + h_sw + h_bp, 2);
	max96712_write_bulk_value(priv, 0x106b, v_active, 2);

	/* Generate VS, HS and DE in free-running mode. */
	max96712_write(priv, 0x1050, 0xfb);

	/* Configure Video Pattern Generator. */
	if (priv->pattern == MAX96712_PATTERN_CHECKERBOARD) {
		/* Set checkerboard pattern size. */
		max96712_write(priv, 0x1074, 0x3c);
		max96712_write(priv, 0x1075, 0x3c);
		max96712_write(priv, 0x1076, 0x3c);

		/* Set checkerboard pattern colors. */
		max96712_write_bulk_value(priv, 0x106e, 0xfecc00, 3);
		max96712_write_bulk_value(priv, 0x1071, 0x006aa7, 3);

		/* Generate checkerboard pattern. */
		max96712_write(priv, 0x1051, 0x10);
	} else {
		/* Set gradient increment. */
		max96712_write(priv, 0x106d, 0x10);

		/* Generate gradient pattern. */
		max96712_write(priv, 0x1051, 0x20);
	}
}

static int max96712_notify_bound(struct v4l2_async_notifier *notifier,
				 struct v4l2_subdev *subdev,
				 struct v4l2_async_subdev *asd)
{
	struct max96712_subdev_priv *sd_priv = sd_to_max96712(notifier->sd);
	struct max96712_priv *priv = sd_priv->priv;
	int ret;

	ret = media_entity_get_fwnode_pad(&subdev->entity,
					  sd_priv->slave_fwnode,
					  MEDIA_PAD_FL_SOURCE);
	if (ret < 0) {
		dev_err(priv->dev, "Failed to find pad for %s\n", subdev->name);
		return ret;
	}

	sd_priv->slave_sd = subdev;
	sd_priv->slave_sd_pad_id = ret;

	ret = media_create_pad_link(&sd_priv->slave_sd->entity,
				    sd_priv->slave_sd_pad_id,
				    &sd_priv->sd.entity,
				    MAX96712_SINK_PAD,
				    MEDIA_LNK_FL_ENABLED |
				    MEDIA_LNK_FL_IMMUTABLE);
	if (ret) {
		dev_err(priv->dev,
			"Unable to link %s:%u -> %s:%u\n",
			sd_priv->slave_sd->name,
			sd_priv->slave_sd_pad_id,
			sd_priv->sd.name,
			MAX96712_SINK_PAD);
		return ret;
	}

	dev_err(priv->dev, "Bound %s:%u on %s:%u\n",
		sd_priv->slave_sd->name,
		sd_priv->slave_sd_pad_id,
		sd_priv->sd.name,
		MAX96712_SINK_PAD);

	sd_priv->slave_sd_state = v4l2_subdev_alloc_state(subdev);
	if (IS_ERR(sd_priv->slave_sd_state))
		return PTR_ERR(sd_priv->slave_sd_state);

	/*
	 * Once all cameras have probed, increase the channel amplitude
	 * to compensate for the remote noise immunity threshold and call
	 * the camera post_register operation to complete initialization with
	 * noise immunity enabled.
	 */
	dev_err(priv->dev, "Calling post_register\n");
	ret = v4l2_subdev_call(sd_priv->slave_sd, core, post_register);
	if (ret) {
		dev_err(priv->dev,
			"Failed to call post register for subdev %s: %d\n",
			sd_priv->sd.name, ret);
		return ret;
	}

	return 0;
}

static void max96712_notify_unbind(struct v4l2_async_notifier *notifier,
				   struct v4l2_subdev *subdev,
				   struct v4l2_async_subdev *asd)
{
	struct max96712_subdev_priv *sd_priv = sd_to_max96712(notifier->sd);

	sd_priv->slave_sd = NULL;
	v4l2_subdev_free_state(sd_priv->slave_sd_state);
	sd_priv->slave_sd_state = NULL;
}

static const struct v4l2_async_notifier_operations max96712_notify_ops = {
	.bound = max96712_notify_bound,
	.unbind = max96712_notify_unbind,
};

static int max96712_v4l2_notifier_register(struct max96712_subdev_priv *sd_priv)
{
	struct max96712_priv *priv = sd_priv->priv;
	struct max96712_asd *mas;
	int ret;

	v4l2_async_notifier_init(&sd_priv->notifier);

	mas = (struct max96712_asd *)
	      v4l2_async_notifier_add_fwnode_subdev(&sd_priv->notifier,
						    sd_priv->slave_fwnode, struct max96712_asd);
	if (IS_ERR(mas)) {
		ret = PTR_ERR(mas);
		dev_err(priv->dev,
			"Failed to add subdev notifier for subdev %s: %d\n",
			sd_priv->sd.name, ret);
		goto error_cleanup_notifier;
	}

	mas->sd_priv = sd_priv;

	sd_priv->notifier.ops = &max96712_notify_ops;
	sd_priv->notifier.flags |= V4L2_ASYNC_NOTIFIER_DEFER_POST_REGISTER;

	ret = v4l2_async_subdev_notifier_register(&sd_priv->sd, &sd_priv->notifier);
	if (ret) {
		dev_err(priv->dev,
			"Failed to register subdev notifier for subdev %s: %d\n",
			sd_priv->sd.name, ret);
		goto error_cleanup_notifier;
	}

	return 0;

error_cleanup_notifier:
	v4l2_async_notifier_cleanup(&sd_priv->notifier);

	return ret;
}

static void max96712_v4l2_notifier_unregister(struct max96712_subdev_priv *sd_priv)
{
	v4l2_async_notifier_unregister(&sd_priv->notifier);
	v4l2_async_notifier_cleanup(&sd_priv->notifier);
}

static int max96712_s_stream(struct v4l2_subdev *sd, int enable)
{
	struct max96712_subdev_priv *sd_priv = sd_to_max96712(sd);
	struct max96712_priv *priv = sd_priv->priv;
	int ret;

	if (priv->pattern == MAX96712_PATTERN_NONE) {
		ret = v4l2_subdev_call(sd_priv->slave_sd, video, s_stream, enable);
		if (ret)
			dev_err(priv->dev,
				"Failed to start stream for subdev %s: %d\n",
				sd_priv->sd.name, ret);
	}

	if (enable) {
		max96712_pattern_enable(priv, true);
		max96712_mipi_enable(priv, true);
	} else {
		max96712_mipi_enable(priv, false);
		max96712_pattern_enable(priv, false);
	}

	return 0;
}

static const struct v4l2_subdev_video_ops max96712_video_ops = {
	.s_stream = max96712_s_stream,
};

static int max96712_get_selection(struct v4l2_subdev *sd,
				  struct v4l2_subdev_state *sd_state,
				  struct v4l2_subdev_selection *sel)
{
	struct max96712_subdev_priv *sd_priv = v4l2_get_subdevdata(sd);
	struct max96712_priv *priv = sd_priv->priv;
	struct v4l2_subdev_selection sd_sel = *sel;
	int ret;

	if (sel->pad != MAX96712_SOURCE_PAD)
		return -EINVAL;

	if (priv->pattern != MAX96712_PATTERN_NONE)
		return 0;

	sd_sel.pad = sd_priv->slave_sd_pad_id;

	ret = v4l2_subdev_call(sd_priv->slave_sd, pad, get_selection,
			       sd_priv->slave_sd_state, &sd_sel);
	if (ret)
		return ret;

	sel->r = sd_sel.r;

	return 0;
}

static int max96712_get_fmt(struct v4l2_subdev *sd,
			    struct v4l2_subdev_state *sd_state,
			    struct v4l2_subdev_format *format)
{
	struct max96712_subdev_priv *sd_priv = v4l2_get_subdevdata(sd);
	struct max96712_priv *priv = sd_priv->priv;
	struct v4l2_subdev_format sd_format = *format;
	int ret;

	if (format->pad != MAX96712_SOURCE_PAD)
		return -EINVAL;

	if (priv->pattern != MAX96712_PATTERN_NONE) {
		format->format.width = 1920;
		format->format.height = 1080;
		format->format.code = MEDIA_BUS_FMT_RGB888_1X24;
		format->format.field = V4L2_FIELD_NONE;

		return 0;
	}

	sd_format.pad = sd_priv->slave_sd_pad_id;

	ret = v4l2_subdev_call(sd_priv->slave_sd, pad, get_fmt,
			       sd_priv->slave_sd_state, &sd_format);
	if (ret)
		return ret;

	format->format = sd_format.format;

	return 0;
}

static int max96712_set_fmt(struct v4l2_subdev *sd,
			    struct v4l2_subdev_state *sd_state,
			    struct v4l2_subdev_format *format)
{
	struct max96712_subdev_priv *sd_priv = v4l2_get_subdevdata(sd);
	struct max96712_priv *priv = sd_priv->priv;
	struct v4l2_subdev_format sd_format = *format;
	int ret;

	if (format->pad != MAX96712_SOURCE_PAD)
		return -EINVAL;

	if (priv->pattern != MAX96712_PATTERN_NONE) {
		format->format.width = 1920;
		format->format.height = 1080;
		format->format.code = MEDIA_BUS_FMT_RGB888_1X24;
		format->format.field = V4L2_FIELD_NONE;

		return 0;
	}

	sd_format.pad = sd_priv->slave_sd_pad_id;

	ret = v4l2_subdev_call(sd_priv->slave_sd, pad, set_fmt,
			       sd_priv->slave_sd_state, &sd_format);
	if (ret)
		return ret;

	format->format = sd_format.format;

	return 0;
}

static int max96712_enum_mbus_code(struct v4l2_subdev *sd,
				   struct v4l2_subdev_state *sd_state,
				   struct v4l2_subdev_mbus_code_enum *code)
{
	struct max96712_subdev_priv *sd_priv = v4l2_get_subdevdata(sd);
	struct max96712_priv *priv = sd_priv->priv;
	struct v4l2_subdev_mbus_code_enum sd_code = *code;
	int ret;

	if (code->pad != MAX96712_SOURCE_PAD)
		return -EINVAL;

	if (priv->pattern != MAX96712_PATTERN_NONE) {
		code->code = MEDIA_BUS_FMT_RGB888_1X24;

		return 0;
	}

	sd_code.pad = sd_priv->slave_sd_pad_id;

	ret = v4l2_subdev_call(sd_priv->slave_sd, pad, enum_mbus_code,
			       sd_priv->slave_sd_state, &sd_code);
	if (ret)
		return ret;

	code->code = sd_code.code;

	return 0;
}

static int max96712_enum_frame_size(struct v4l2_subdev *sd,
				    struct v4l2_subdev_state *sd_state,
				    struct v4l2_subdev_frame_size_enum *fse)
{
	struct max96712_subdev_priv *sd_priv = v4l2_get_subdevdata(sd);
	struct max96712_priv *priv = sd_priv->priv;
	struct v4l2_subdev_frame_size_enum sd_fse = *fse;
	int ret;

	if (fse->pad != MAX96712_SOURCE_PAD)
		return -EINVAL;

	if (priv->pattern != MAX96712_PATTERN_NONE) {
		fse->code = MEDIA_BUS_FMT_RGB888_1X24;

		return 0;
	}

	sd_fse.pad = sd_priv->slave_sd_pad_id;

	ret = v4l2_subdev_call(sd_priv->slave_sd, pad, enum_frame_size,
			       sd_priv->slave_sd_state, &sd_fse);
	if (ret)
		return ret;

	fse->code = sd_fse.code;
	fse->min_width = sd_fse.min_width;
	fse->max_width = sd_fse.max_width;
	fse->min_height = sd_fse.min_height;
	fse->max_height = sd_fse.max_height;

	return 0;
}

int max96712_get_fwnode_pad(struct media_entity *entity,
			    struct fwnode_endpoint *endpoint)
{
	return endpoint->port > MAX96712_SUBDEVS_NUM ? MAX96712_SOURCE_PAD
						     : MAX96712_SINK_PAD;
}

static const struct v4l2_subdev_pad_ops max96712_pad_ops = {
	.get_selection = max96712_get_selection,
	.get_fmt = max96712_get_fmt,
	.set_fmt = max96712_set_fmt,
	.enum_mbus_code = max96712_enum_mbus_code,
	.enum_frame_size = max96712_enum_frame_size,
};

static const struct v4l2_subdev_ops max96712_subdev_ops = {
	.video = &max96712_video_ops,
	.pad = &max96712_pad_ops,
};

static const struct media_entity_operations max96712_entity_ops = {
	.get_fwnode_pad = max96712_get_fwnode_pad,
};

static const char * const max96712_test_pattern[] = {
	"None",
	"Checkerboard",
	"Gradient",
};

static int max96712_s_ctrl(struct v4l2_ctrl *ctrl)
{
	struct max96712_subdev_priv *sd_priv =
		container_of(ctrl->handler, struct max96712_subdev_priv, ctrl_handler);
	struct max96712_priv *priv = sd_priv->priv;

	switch (ctrl->id) {
	case MAX96712_TEST_PATTERN_CTRL:
		priv->pattern = ctrl->val;
		break;
	}

	return 0;
}

static const struct v4l2_ctrl_ops max96712_ctrl_ops = {
	.s_ctrl = max96712_s_ctrl,
};

static const struct v4l2_ctrl_config max96712_test_pattern_ctrl = {
	.ops = &max96712_ctrl_ops,
	.id = MAX96712_TEST_PATTERN_CTRL,
	.name = "Deserializer test pattern",
	.type = V4L2_CTRL_TYPE_MENU,
	.min = 0,
	.max = ARRAY_SIZE(max96712_test_pattern) - 1,
	.def = 0,
	.qmenu = max96712_test_pattern,
};

static const char *max96712_subdev_names[] = {
	"0", "1", "2", "3"
};

static int max96712_v4l2_register_sd(struct max96712_subdev_priv *sd_priv)
{
	struct max96712_priv *priv = sd_priv->priv;
	unsigned int index = to_index(priv, sd_priv);
	int ret;

	if (index >= ARRAY_SIZE(max96712_subdev_names))
		return -EINVAL;

	ret = max96712_v4l2_notifier_register(sd_priv);
	if (ret)
		return ret;

	v4l2_i2c_subdev_init(&sd_priv->sd, priv->client, &max96712_subdev_ops);
	v4l2_i2c_subdev_set_name(&sd_priv->sd, priv->client, NULL, max96712_subdev_names[index]);
	sd_priv->sd.entity.function = MEDIA_ENT_F_VID_IF_BRIDGE;
	sd_priv->sd.entity.ops = &max96712_entity_ops;
	sd_priv->sd.flags |= V4L2_SUBDEV_FL_HAS_DEVNODE;
	sd_priv->sd.fwnode = sd_priv->fwnode;

	v4l2_ctrl_handler_init(&sd_priv->ctrl_handler, 1);

	v4l2_ctrl_new_custom(&sd_priv->ctrl_handler, &max96712_test_pattern_ctrl, NULL);

	sd_priv->sd.ctrl_handler = &sd_priv->ctrl_handler;
	ret = sd_priv->ctrl_handler.error;
	if (ret)
		goto error;

	sd_priv->pads[MAX96712_SOURCE_PAD].flags = MEDIA_PAD_FL_SOURCE;
	sd_priv->pads[MAX96712_SINK_PAD].flags = MEDIA_PAD_FL_SINK;

	ret = media_entity_pads_init(&sd_priv->sd.entity, MAX96712_PAD_NUM, sd_priv->pads);
	if (ret)
		goto error;

	v4l2_set_subdevdata(&sd_priv->sd, sd_priv);

	return v4l2_async_register_subdev(&sd_priv->sd);

error:
	v4l2_ctrl_handler_free(&sd_priv->ctrl_handler);
	max96712_v4l2_notifier_unregister(sd_priv);

	return ret;
}

static void max96712_v4l2_unregister_sd(struct max96712_subdev_priv *sd_priv)
{
	max96712_v4l2_notifier_unregister(sd_priv);
	v4l2_ctrl_handler_free(&sd_priv->ctrl_handler);
	v4l2_async_unregister_subdev(&sd_priv->sd);
}

static int max96712_v4l2_register(struct max96712_priv *priv)
{
	unsigned int i;
	int ret;

	for (i = 0; i < MAX96712_SUBDEVS_NUM; i++) {
		struct max96712_subdev_priv *sd_priv = &priv->sd_privs[i];

		if (!sd_priv->fwnode)
			continue;

		ret = max96712_v4l2_register_sd(sd_priv);
		if (ret)
			return ret;
	}

	return 0;
}

static void max96712_v4l2_unregister(struct max96712_priv *priv)
{
	unsigned int i;

	for (i = 0; i < MAX96712_SUBDEVS_NUM; i++) {
		struct max96712_subdev_priv *sd_priv = &priv->sd_privs[i];

		dev_err(priv->dev, "%s:%u\n", __func__, __LINE__);

		if (!sd_priv->fwnode) {
			dev_err(priv->dev, "%s:%u\n", __func__, __LINE__);
			continue;
		}

		dev_err(priv->dev, "%s:%u\n", __func__, __LINE__);

		max96712_v4l2_unregister_sd(sd_priv);
	}
}

static int max96712_parse_src_dt_endpoint(struct max96712_subdev_priv *sd_priv,
					  struct fwnode_handle *fwnode,
					  unsigned int port)
{
	struct max96712_priv *priv = sd_priv->priv;
	struct v4l2_fwnode_endpoint v4l2_ep = {
		.bus_type = V4L2_MBUS_CSI2_DPHY
	};
	struct fwnode_handle *ep;
	int ret;

	ep = fwnode_graph_get_endpoint_by_id(fwnode, port, 0, 0);
	if (!ep) {
		dev_err(priv->dev, "Not connected to subdevice\n");
		return -EINVAL;
	}

	dev_err(priv->dev, "%s:%u: subdevice: %pfw\n", __func__, __LINE__, ep);

	ret = v4l2_fwnode_endpoint_parse(ep, &v4l2_ep);
	fwnode_handle_put(ep);
	if (ret) {
		dev_err(priv->dev, "Could not parse v4l2 endpoint\n");
		return ret;
	}

	sd_priv->mipi = v4l2_ep.bus.mipi_csi2;
	sd_priv->fwnode = fwnode_graph_get_remote_endpoint(ep);

	return 0;
}

static int max96712_parse_sink_dt_endpoint(struct max96712_subdev_priv *sd_priv,
					   struct fwnode_handle *fwnode,
					   unsigned int port)
{
	struct max96712_priv *priv = sd_priv->priv;
	struct fwnode_handle *ep;

	ep = fwnode_graph_get_endpoint_by_id(fwnode, port, 0, 0);
	if (!ep) {
		dev_err(priv->dev, "Not connected to subdevice\n");
		return -EINVAL;
	}

	dev_err(priv->dev, "%s:%u: subdevice: %pfw\n", __func__, __LINE__, ep);

	sd_priv->slave_fwnode = fwnode_graph_get_remote_endpoint(ep);
	if (!sd_priv->slave_fwnode) {
		dev_err(priv->dev, "Not connected to remote endpoint\n");

		return -EINVAL;
	}

	dev_err(priv->dev, "%s:%u: subdevice remote ep: %pfw\n", __func__, __LINE__, sd_priv->slave_fwnode);

	return 0;
}

static const unsigned int max96712_lane_configs[][MAX96712_SUBDEVS_NUM] = {
	{ 2, 2, 2, 2 },
	{ 0, 0, 0, 0 },
	{ 0, 4, 0, 4 },
	{ 0, 4, 2, 2 },
	{ 2, 2, 0, 4 },
};

static int max96712_parse_dt(struct max96712_priv *priv)
{
	struct max96712_subdev_priv *sd_priv;
	struct fwnode_handle *fwnode = NULL;
	unsigned int i, j;
	int ret;

	for (i = 0; i < MAX96712_SUBDEVS_NUM; i++) {
		sd_priv = &priv->sd_privs[i];
		sd_priv->priv = priv;
		sd_priv->index = i;

		ret = max96712_parse_sink_dt_endpoint(sd_priv, fwnode, i);
		if (ret)
			continue;

		ret = max96712_parse_src_dt_endpoint(sd_priv, fwnode,
						     i + MAX96712_SUBDEVS_NUM);
		if (ret)
			continue;
	}

	for (i = 0; i < ARRAY_SIZE(max96712_lane_configs); i++) {
		bool matching = true;

		for (j = 0; j < MAX96712_SUBDEVS_NUM; j++) {
			sd_priv = &priv->sd_privs[j];

			if (sd_priv->fwnode && sd_priv->mipi.num_data_lanes !=
			    max96712_lane_configs[i][j]) {
				matching = false;
				break;
			}
		}

		if (matching)
			break;
	}

	if (i == ARRAY_SIZE(max96712_lane_configs)) {
		dev_err(priv->dev, "Invalid lane configuration\n");
		return -EINVAL;
	}

	priv->lane_config = i;

	return 0;
}

static const struct regmap_config max96712_i2c_regmap = {
	.reg_bits = 16,
	.val_bits = 8,
	.max_register = 0x1f00,
};

static int max96712_dump_regs(struct max96712_priv *priv)
{
	static const struct {
		u32 offset;
		u32 mask;
		const char * const name;
	} registers[] = {
		{ 0x0, GENMASK(7, 1), "DEV_ADDR" },
		{ 0x8a0, GENMASK(7, 0), "PHY0" },
		{ 0x8a4, GENMASK(7, 0), "PHY4" },
		{ 0x98a, GENMASK(7, 0), "TX10_OF_MIPI_TX2" },
		{ 0x9b6, GENMASK(7, 0), "TX54_OF_MIPI_TX2" },
		{ 0x9b9, GENMASK(7, 0), "TX57_OF_MIPI_TX2" },
		{ 0x1dc, BIT(0), "VIDEO_LOCK 0" },
		{ 0x1fc, BIT(0), "VIDEO_LOCK 1" },
		{ 0x21c, BIT(0), "VIDEO_LOCK 2" },
		{ 0x23c, BIT(0), "VIDEO_LOCK 3" },
		{ 0x8d0, GENMASK(3, 0), "csi2_tx0_pkt_cnt" },
		{ 0x8d0, GENMASK(7, 4), "csi2_tx1_pkt_cnt" },
		{ 0x8d1, GENMASK(3, 0), "csi2_tx2_pkt_cnt" },
		{ 0x8d1, GENMASK(7, 4), "csi2_tx3_pkt_cnt" },
		{ 0x8d2, GENMASK(3, 0), "phy0_pkt_cnt" },
		{ 0x8d2, GENMASK(7, 4), "phy1_pkt_cnt" },
		{ 0x8d3, GENMASK(3, 0), "phy2_pkt_cnt" },
		{ 0x8d3, GENMASK(7, 4), "phy3_pkt_cnt" },
	};
	unsigned int i;
	u32 cfg;

	dev_info(priv->dev, "--- REGISTERS ---\n");

	for (i = 0; i < ARRAY_SIZE(registers); i++) {
		cfg = max96712_read(priv, registers[i].offset);
		if (cfg < 0)
			return -EINVAL;

		dev_info(priv->dev, "0x%04x: 0x%02x\n", registers[i].offset, cfg);
		cfg = (cfg & registers[i].mask) >> __ffs(registers[i].mask);
		dev_info(priv->dev, "%14s: 0x%08x\n", registers[i].name, cfg);
	}

	return 0;
}

static int max96712_dump_regs_show(struct seq_file *m, void *private)
{
	struct max96712_priv *priv = m->private;

	return max96712_dump_regs(priv);
}
DEFINE_SHOW_ATTRIBUTE(max96712_dump_regs);

static int max96712_probe(struct i2c_client *client)
{
	struct max96712_priv *priv;
	int ret;

	priv = devm_kzalloc(&client->dev, sizeof(*priv), GFP_KERNEL);
	if (!priv)
		return -ENOMEM;

	priv->dev = &client->dev;
	priv->client = client;
	i2c_set_clientdata(client, priv);

	priv->regmap = devm_regmap_init_i2c(client, &max96712_i2c_regmap);
	if (IS_ERR(priv->regmap))
		return PTR_ERR(priv->regmap);

	priv->debugfs_root = debugfs_create_dir(dev_name(priv->dev), NULL);
	debugfs_create_file("dump_regs", 0600, priv->debugfs_root, priv,
			    &max96712_dump_regs_fops);

	priv->gpiod_pwdn = devm_gpiod_get_optional(&client->dev, "enable",
						   GPIOD_OUT_HIGH);
	if (IS_ERR(priv->gpiod_pwdn))
		return PTR_ERR(priv->gpiod_pwdn);

	gpiod_set_consumer_name(priv->gpiod_pwdn, "max96712-pwdn");
	gpiod_set_value_cansleep(priv->gpiod_pwdn, 1);

	if (priv->gpiod_pwdn)
		usleep_range(4000, 5000);

#if 0
	if (max96712_read(priv, 0x4a) != MAX96712_ID)
		return -ENODEV;
#endif

	max96712_reset(priv);

	ret = max96712_parse_dt(priv);
	if (ret)
		return ret;

	max96712_mipi_configure(priv);

	return max96712_v4l2_register(priv);
}

static int max96712_remove(struct i2c_client *client)
{
	struct max96712_priv *priv = i2c_get_clientdata(client);

	max96712_v4l2_unregister(priv);

	gpiod_set_value_cansleep(priv->gpiod_pwdn, 0);

	return 0;
}

static const struct of_device_id max96712_of_table[] = {
	{ .compatible = "maxim,max96712" },
	{ .compatible = "maxim,max96724" },
	{ /* sentinel */ },
};
MODULE_DEVICE_TABLE(of, max96712_of_table);

static struct i2c_driver max96712_i2c_driver = {
	.driver	= {
		.name = "max96712",
		.of_match_table	= of_match_ptr(max96712_of_table),
	},
	.probe_new = max96712_probe,
	.remove = max96712_remove,
};

module_i2c_driver(max96712_i2c_driver);

MODULE_DESCRIPTION("Maxim MAX96712 Quad GMSL2 Deserializer Driver");
MODULE_AUTHOR("Niklas SÃ¶derlund <niklas.soderlund@ragnatech.se>");
MODULE_LICENSE("GPL");
