Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Tue Oct 29 20:15:12 2024
| Host         : ASUS_Zenbook_WG running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design       : main
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There is 1 register/latch pin with no clock driven by root clock pin: turned_on (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: abc_modif/mux/TIME_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ai_sel/ai_sel/random_value_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ai_sel/ai_sel/random_value_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ai_sel/ai_sel/random_value_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ai_sel/ai_sel/random_value_reg[12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ai_sel/ai_sel/random_value_reg[13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ai_sel/ai_sel/random_value_reg[14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ai_sel/ai_sel/random_value_reg[15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ai_sel/ai_sel/random_value_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ai_sel/ai_sel/random_value_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ai_sel/ai_sel/random_value_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ai_sel/ai_sel/random_value_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ai_sel/ai_sel/random_value_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ai_sel/ai_sel/random_value_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ai_sel/ai_sel/random_value_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ai_sel/ai_sel/random_value_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ai_sel/ai_sel/random_value_reg[9]/Q (HIGH)

 There are 29 register/latch pins with no clock driven by root clock pin: ai_sel/clk_10hz/my_clk_reg/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: double/clk_200hz/my_clk_reg/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: double/clk_5hz/my_clk_reg/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: half/clk_200hz/my_clk_reg/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: half/clk_2p5hz/my_clk_reg/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: modif_start/clk_200hz/my_clk_reg/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: modif_start/clk_4hz/my_clk_reg/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: no_change/clk_200hz/my_clk_reg/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: no_change/clk_3p75hz/my_clk_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 360 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.141        0.000                      0                  761        0.099        0.000                      0                  761        4.500        0.000                       0                   379  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.141        0.000                      0                  729        0.099        0.000                      0                  729        4.500        0.000                       0                   379  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              7.422        0.000                      0                   32        0.457        0.000                      0                   32  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.141ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.099ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.141ns  (required time - arrival time)
  Source:                 no_change/clk_200hz/count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            no_change/clk_200hz/count_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.271ns  (logic 0.890ns (20.839%)  route 3.381ns (79.161%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=378, routed)         1.627     5.148    no_change/clk_200hz/clk_IBUF_BUFG
    SLICE_X64Y18         FDRE                                         r  no_change/clk_200hz/count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y18         FDRE (Prop_fdre_C_Q)         0.518     5.666 f  no_change/clk_200hz/count_reg[8]/Q
                         net (fo=2, routed)           1.088     6.754    no_change/clk_200hz/count_reg[8]
    SLICE_X65Y18         LUT4 (Prop_lut4_I1_O)        0.124     6.878 r  no_change/clk_200hz/count[0]_i_7__7/O
                         net (fo=2, routed)           0.643     7.522    no_change/clk_200hz/count[0]_i_7__7_n_0
    SLICE_X65Y19         LUT5 (Prop_lut5_I0_O)        0.124     7.646 r  no_change/clk_200hz/count[0]_i_4__7/O
                         net (fo=1, routed)           0.553     8.199    no_change/clk_200hz/count[0]_i_4__7_n_0
    SLICE_X65Y17         LUT5 (Prop_lut5_I3_O)        0.124     8.323 r  no_change/clk_200hz/count[0]_i_1__11/O
                         net (fo=32, routed)          1.096     9.419    no_change/clk_200hz/clear
    SLICE_X64Y23         FDRE                                         r  no_change/clk_200hz/count_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=378, routed)         1.504    14.845    no_change/clk_200hz/clk_IBUF_BUFG
    SLICE_X64Y23         FDRE                                         r  no_change/clk_200hz/count_reg[28]/C
                         clock pessimism              0.274    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X64Y23         FDRE (Setup_fdre_C_R)       -0.524    14.560    no_change/clk_200hz/count_reg[28]
  -------------------------------------------------------------------
                         required time                         14.560    
                         arrival time                          -9.419    
  -------------------------------------------------------------------
                         slack                                  5.141    

Slack (MET) :             5.141ns  (required time - arrival time)
  Source:                 no_change/clk_200hz/count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            no_change/clk_200hz/count_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.271ns  (logic 0.890ns (20.839%)  route 3.381ns (79.161%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=378, routed)         1.627     5.148    no_change/clk_200hz/clk_IBUF_BUFG
    SLICE_X64Y18         FDRE                                         r  no_change/clk_200hz/count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y18         FDRE (Prop_fdre_C_Q)         0.518     5.666 f  no_change/clk_200hz/count_reg[8]/Q
                         net (fo=2, routed)           1.088     6.754    no_change/clk_200hz/count_reg[8]
    SLICE_X65Y18         LUT4 (Prop_lut4_I1_O)        0.124     6.878 r  no_change/clk_200hz/count[0]_i_7__7/O
                         net (fo=2, routed)           0.643     7.522    no_change/clk_200hz/count[0]_i_7__7_n_0
    SLICE_X65Y19         LUT5 (Prop_lut5_I0_O)        0.124     7.646 r  no_change/clk_200hz/count[0]_i_4__7/O
                         net (fo=1, routed)           0.553     8.199    no_change/clk_200hz/count[0]_i_4__7_n_0
    SLICE_X65Y17         LUT5 (Prop_lut5_I3_O)        0.124     8.323 r  no_change/clk_200hz/count[0]_i_1__11/O
                         net (fo=32, routed)          1.096     9.419    no_change/clk_200hz/clear
    SLICE_X64Y23         FDRE                                         r  no_change/clk_200hz/count_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=378, routed)         1.504    14.845    no_change/clk_200hz/clk_IBUF_BUFG
    SLICE_X64Y23         FDRE                                         r  no_change/clk_200hz/count_reg[29]/C
                         clock pessimism              0.274    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X64Y23         FDRE (Setup_fdre_C_R)       -0.524    14.560    no_change/clk_200hz/count_reg[29]
  -------------------------------------------------------------------
                         required time                         14.560    
                         arrival time                          -9.419    
  -------------------------------------------------------------------
                         slack                                  5.141    

Slack (MET) :             5.141ns  (required time - arrival time)
  Source:                 no_change/clk_200hz/count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            no_change/clk_200hz/count_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.271ns  (logic 0.890ns (20.839%)  route 3.381ns (79.161%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=378, routed)         1.627     5.148    no_change/clk_200hz/clk_IBUF_BUFG
    SLICE_X64Y18         FDRE                                         r  no_change/clk_200hz/count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y18         FDRE (Prop_fdre_C_Q)         0.518     5.666 f  no_change/clk_200hz/count_reg[8]/Q
                         net (fo=2, routed)           1.088     6.754    no_change/clk_200hz/count_reg[8]
    SLICE_X65Y18         LUT4 (Prop_lut4_I1_O)        0.124     6.878 r  no_change/clk_200hz/count[0]_i_7__7/O
                         net (fo=2, routed)           0.643     7.522    no_change/clk_200hz/count[0]_i_7__7_n_0
    SLICE_X65Y19         LUT5 (Prop_lut5_I0_O)        0.124     7.646 r  no_change/clk_200hz/count[0]_i_4__7/O
                         net (fo=1, routed)           0.553     8.199    no_change/clk_200hz/count[0]_i_4__7_n_0
    SLICE_X65Y17         LUT5 (Prop_lut5_I3_O)        0.124     8.323 r  no_change/clk_200hz/count[0]_i_1__11/O
                         net (fo=32, routed)          1.096     9.419    no_change/clk_200hz/clear
    SLICE_X64Y23         FDRE                                         r  no_change/clk_200hz/count_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=378, routed)         1.504    14.845    no_change/clk_200hz/clk_IBUF_BUFG
    SLICE_X64Y23         FDRE                                         r  no_change/clk_200hz/count_reg[30]/C
                         clock pessimism              0.274    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X64Y23         FDRE (Setup_fdre_C_R)       -0.524    14.560    no_change/clk_200hz/count_reg[30]
  -------------------------------------------------------------------
                         required time                         14.560    
                         arrival time                          -9.419    
  -------------------------------------------------------------------
                         slack                                  5.141    

Slack (MET) :             5.141ns  (required time - arrival time)
  Source:                 no_change/clk_200hz/count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            no_change/clk_200hz/count_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.271ns  (logic 0.890ns (20.839%)  route 3.381ns (79.161%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=378, routed)         1.627     5.148    no_change/clk_200hz/clk_IBUF_BUFG
    SLICE_X64Y18         FDRE                                         r  no_change/clk_200hz/count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y18         FDRE (Prop_fdre_C_Q)         0.518     5.666 f  no_change/clk_200hz/count_reg[8]/Q
                         net (fo=2, routed)           1.088     6.754    no_change/clk_200hz/count_reg[8]
    SLICE_X65Y18         LUT4 (Prop_lut4_I1_O)        0.124     6.878 r  no_change/clk_200hz/count[0]_i_7__7/O
                         net (fo=2, routed)           0.643     7.522    no_change/clk_200hz/count[0]_i_7__7_n_0
    SLICE_X65Y19         LUT5 (Prop_lut5_I0_O)        0.124     7.646 r  no_change/clk_200hz/count[0]_i_4__7/O
                         net (fo=1, routed)           0.553     8.199    no_change/clk_200hz/count[0]_i_4__7_n_0
    SLICE_X65Y17         LUT5 (Prop_lut5_I3_O)        0.124     8.323 r  no_change/clk_200hz/count[0]_i_1__11/O
                         net (fo=32, routed)          1.096     9.419    no_change/clk_200hz/clear
    SLICE_X64Y23         FDRE                                         r  no_change/clk_200hz/count_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=378, routed)         1.504    14.845    no_change/clk_200hz/clk_IBUF_BUFG
    SLICE_X64Y23         FDRE                                         r  no_change/clk_200hz/count_reg[31]/C
                         clock pessimism              0.274    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X64Y23         FDRE (Setup_fdre_C_R)       -0.524    14.560    no_change/clk_200hz/count_reg[31]
  -------------------------------------------------------------------
                         required time                         14.560    
                         arrival time                          -9.419    
  -------------------------------------------------------------------
                         slack                                  5.141    

Slack (MET) :             5.280ns  (required time - arrival time)
  Source:                 no_change/clk_200hz/count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            no_change/clk_200hz/count_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.132ns  (logic 0.890ns (21.537%)  route 3.242ns (78.463%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=378, routed)         1.627     5.148    no_change/clk_200hz/clk_IBUF_BUFG
    SLICE_X64Y18         FDRE                                         r  no_change/clk_200hz/count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y18         FDRE (Prop_fdre_C_Q)         0.518     5.666 f  no_change/clk_200hz/count_reg[8]/Q
                         net (fo=2, routed)           1.088     6.754    no_change/clk_200hz/count_reg[8]
    SLICE_X65Y18         LUT4 (Prop_lut4_I1_O)        0.124     6.878 r  no_change/clk_200hz/count[0]_i_7__7/O
                         net (fo=2, routed)           0.643     7.522    no_change/clk_200hz/count[0]_i_7__7_n_0
    SLICE_X65Y19         LUT5 (Prop_lut5_I0_O)        0.124     7.646 r  no_change/clk_200hz/count[0]_i_4__7/O
                         net (fo=1, routed)           0.553     8.199    no_change/clk_200hz/count[0]_i_4__7_n_0
    SLICE_X65Y17         LUT5 (Prop_lut5_I3_O)        0.124     8.323 r  no_change/clk_200hz/count[0]_i_1__11/O
                         net (fo=32, routed)          0.958     9.281    no_change/clk_200hz/clear
    SLICE_X64Y22         FDRE                                         r  no_change/clk_200hz/count_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=378, routed)         1.505    14.846    no_change/clk_200hz/clk_IBUF_BUFG
    SLICE_X64Y22         FDRE                                         r  no_change/clk_200hz/count_reg[24]/C
                         clock pessimism              0.274    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X64Y22         FDRE (Setup_fdre_C_R)       -0.524    14.561    no_change/clk_200hz/count_reg[24]
  -------------------------------------------------------------------
                         required time                         14.561    
                         arrival time                          -9.281    
  -------------------------------------------------------------------
                         slack                                  5.280    

Slack (MET) :             5.280ns  (required time - arrival time)
  Source:                 no_change/clk_200hz/count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            no_change/clk_200hz/count_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.132ns  (logic 0.890ns (21.537%)  route 3.242ns (78.463%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=378, routed)         1.627     5.148    no_change/clk_200hz/clk_IBUF_BUFG
    SLICE_X64Y18         FDRE                                         r  no_change/clk_200hz/count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y18         FDRE (Prop_fdre_C_Q)         0.518     5.666 f  no_change/clk_200hz/count_reg[8]/Q
                         net (fo=2, routed)           1.088     6.754    no_change/clk_200hz/count_reg[8]
    SLICE_X65Y18         LUT4 (Prop_lut4_I1_O)        0.124     6.878 r  no_change/clk_200hz/count[0]_i_7__7/O
                         net (fo=2, routed)           0.643     7.522    no_change/clk_200hz/count[0]_i_7__7_n_0
    SLICE_X65Y19         LUT5 (Prop_lut5_I0_O)        0.124     7.646 r  no_change/clk_200hz/count[0]_i_4__7/O
                         net (fo=1, routed)           0.553     8.199    no_change/clk_200hz/count[0]_i_4__7_n_0
    SLICE_X65Y17         LUT5 (Prop_lut5_I3_O)        0.124     8.323 r  no_change/clk_200hz/count[0]_i_1__11/O
                         net (fo=32, routed)          0.958     9.281    no_change/clk_200hz/clear
    SLICE_X64Y22         FDRE                                         r  no_change/clk_200hz/count_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=378, routed)         1.505    14.846    no_change/clk_200hz/clk_IBUF_BUFG
    SLICE_X64Y22         FDRE                                         r  no_change/clk_200hz/count_reg[25]/C
                         clock pessimism              0.274    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X64Y22         FDRE (Setup_fdre_C_R)       -0.524    14.561    no_change/clk_200hz/count_reg[25]
  -------------------------------------------------------------------
                         required time                         14.561    
                         arrival time                          -9.281    
  -------------------------------------------------------------------
                         slack                                  5.280    

Slack (MET) :             5.280ns  (required time - arrival time)
  Source:                 no_change/clk_200hz/count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            no_change/clk_200hz/count_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.132ns  (logic 0.890ns (21.537%)  route 3.242ns (78.463%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=378, routed)         1.627     5.148    no_change/clk_200hz/clk_IBUF_BUFG
    SLICE_X64Y18         FDRE                                         r  no_change/clk_200hz/count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y18         FDRE (Prop_fdre_C_Q)         0.518     5.666 f  no_change/clk_200hz/count_reg[8]/Q
                         net (fo=2, routed)           1.088     6.754    no_change/clk_200hz/count_reg[8]
    SLICE_X65Y18         LUT4 (Prop_lut4_I1_O)        0.124     6.878 r  no_change/clk_200hz/count[0]_i_7__7/O
                         net (fo=2, routed)           0.643     7.522    no_change/clk_200hz/count[0]_i_7__7_n_0
    SLICE_X65Y19         LUT5 (Prop_lut5_I0_O)        0.124     7.646 r  no_change/clk_200hz/count[0]_i_4__7/O
                         net (fo=1, routed)           0.553     8.199    no_change/clk_200hz/count[0]_i_4__7_n_0
    SLICE_X65Y17         LUT5 (Prop_lut5_I3_O)        0.124     8.323 r  no_change/clk_200hz/count[0]_i_1__11/O
                         net (fo=32, routed)          0.958     9.281    no_change/clk_200hz/clear
    SLICE_X64Y22         FDRE                                         r  no_change/clk_200hz/count_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=378, routed)         1.505    14.846    no_change/clk_200hz/clk_IBUF_BUFG
    SLICE_X64Y22         FDRE                                         r  no_change/clk_200hz/count_reg[26]/C
                         clock pessimism              0.274    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X64Y22         FDRE (Setup_fdre_C_R)       -0.524    14.561    no_change/clk_200hz/count_reg[26]
  -------------------------------------------------------------------
                         required time                         14.561    
                         arrival time                          -9.281    
  -------------------------------------------------------------------
                         slack                                  5.280    

Slack (MET) :             5.280ns  (required time - arrival time)
  Source:                 no_change/clk_200hz/count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            no_change/clk_200hz/count_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.132ns  (logic 0.890ns (21.537%)  route 3.242ns (78.463%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=378, routed)         1.627     5.148    no_change/clk_200hz/clk_IBUF_BUFG
    SLICE_X64Y18         FDRE                                         r  no_change/clk_200hz/count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y18         FDRE (Prop_fdre_C_Q)         0.518     5.666 f  no_change/clk_200hz/count_reg[8]/Q
                         net (fo=2, routed)           1.088     6.754    no_change/clk_200hz/count_reg[8]
    SLICE_X65Y18         LUT4 (Prop_lut4_I1_O)        0.124     6.878 r  no_change/clk_200hz/count[0]_i_7__7/O
                         net (fo=2, routed)           0.643     7.522    no_change/clk_200hz/count[0]_i_7__7_n_0
    SLICE_X65Y19         LUT5 (Prop_lut5_I0_O)        0.124     7.646 r  no_change/clk_200hz/count[0]_i_4__7/O
                         net (fo=1, routed)           0.553     8.199    no_change/clk_200hz/count[0]_i_4__7_n_0
    SLICE_X65Y17         LUT5 (Prop_lut5_I3_O)        0.124     8.323 r  no_change/clk_200hz/count[0]_i_1__11/O
                         net (fo=32, routed)          0.958     9.281    no_change/clk_200hz/clear
    SLICE_X64Y22         FDRE                                         r  no_change/clk_200hz/count_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=378, routed)         1.505    14.846    no_change/clk_200hz/clk_IBUF_BUFG
    SLICE_X64Y22         FDRE                                         r  no_change/clk_200hz/count_reg[27]/C
                         clock pessimism              0.274    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X64Y22         FDRE (Setup_fdre_C_R)       -0.524    14.561    no_change/clk_200hz/count_reg[27]
  -------------------------------------------------------------------
                         required time                         14.561    
                         arrival time                          -9.281    
  -------------------------------------------------------------------
                         slack                                  5.280    

Slack (MET) :             5.311ns  (required time - arrival time)
  Source:                 modif_start/clk_4hz/count_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            modif_start/clk_4hz/count_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.094ns  (logic 0.704ns (17.195%)  route 3.390ns (82.805%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=378, routed)         1.566     5.087    modif_start/clk_4hz/clk_IBUF_BUFG
    SLICE_X33Y49         FDRE                                         r  modif_start/clk_4hz/count_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y49         FDRE (Prop_fdre_C_Q)         0.456     5.543 f  modif_start/clk_4hz/count_reg[25]/Q
                         net (fo=3, routed)           0.887     6.430    modif_start/clk_4hz/count_reg[25]
    SLICE_X32Y48         LUT6 (Prop_lut6_I4_O)        0.124     6.554 r  modif_start/clk_4hz/count[0]_i_5__0/O
                         net (fo=1, routed)           1.115     7.670    modif_start/clk_4hz/count[0]_i_5__0_n_0
    SLICE_X32Y45         LUT6 (Prop_lut6_I4_O)        0.124     7.794 r  modif_start/clk_4hz/count[0]_i_1__4/O
                         net (fo=32, routed)          1.388     9.181    modif_start/clk_4hz/count[0]_i_1__4_n_0
    SLICE_X33Y50         FDRE                                         r  modif_start/clk_4hz/count_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=378, routed)         1.436    14.777    modif_start/clk_4hz/clk_IBUF_BUFG
    SLICE_X33Y50         FDRE                                         r  modif_start/clk_4hz/count_reg[28]/C
                         clock pessimism              0.180    14.957    
                         clock uncertainty           -0.035    14.921    
    SLICE_X33Y50         FDRE (Setup_fdre_C_R)       -0.429    14.492    modif_start/clk_4hz/count_reg[28]
  -------------------------------------------------------------------
                         required time                         14.492    
                         arrival time                          -9.181    
  -------------------------------------------------------------------
                         slack                                  5.311    

Slack (MET) :             5.311ns  (required time - arrival time)
  Source:                 modif_start/clk_4hz/count_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            modif_start/clk_4hz/count_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.094ns  (logic 0.704ns (17.195%)  route 3.390ns (82.805%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=378, routed)         1.566     5.087    modif_start/clk_4hz/clk_IBUF_BUFG
    SLICE_X33Y49         FDRE                                         r  modif_start/clk_4hz/count_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y49         FDRE (Prop_fdre_C_Q)         0.456     5.543 f  modif_start/clk_4hz/count_reg[25]/Q
                         net (fo=3, routed)           0.887     6.430    modif_start/clk_4hz/count_reg[25]
    SLICE_X32Y48         LUT6 (Prop_lut6_I4_O)        0.124     6.554 r  modif_start/clk_4hz/count[0]_i_5__0/O
                         net (fo=1, routed)           1.115     7.670    modif_start/clk_4hz/count[0]_i_5__0_n_0
    SLICE_X32Y45         LUT6 (Prop_lut6_I4_O)        0.124     7.794 r  modif_start/clk_4hz/count[0]_i_1__4/O
                         net (fo=32, routed)          1.388     9.181    modif_start/clk_4hz/count[0]_i_1__4_n_0
    SLICE_X33Y50         FDRE                                         r  modif_start/clk_4hz/count_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=378, routed)         1.436    14.777    modif_start/clk_4hz/clk_IBUF_BUFG
    SLICE_X33Y50         FDRE                                         r  modif_start/clk_4hz/count_reg[29]/C
                         clock pessimism              0.180    14.957    
                         clock uncertainty           -0.035    14.921    
    SLICE_X33Y50         FDRE (Setup_fdre_C_R)       -0.429    14.492    modif_start/clk_4hz/count_reg[29]
  -------------------------------------------------------------------
                         required time                         14.492    
                         arrival time                          -9.181    
  -------------------------------------------------------------------
                         slack                                  5.311    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 double/clk_5hz/count_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            double/clk_5hz/count_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.373ns (74.560%)  route 0.127ns (25.440%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=378, routed)         0.563     1.446    double/clk_5hz/clk_IBUF_BUFG
    SLICE_X34Y49         FDRE                                         r  double/clk_5hz/count_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y49         FDRE (Prop_fdre_C_Q)         0.164     1.610 r  double/clk_5hz/count_reg[26]/Q
                         net (fo=2, routed)           0.127     1.737    double/clk_5hz/count_reg[26]
    SLICE_X34Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.893 r  double/clk_5hz/count_reg[24]_i_1__4/CO[3]
                         net (fo=1, routed)           0.001     1.893    double/clk_5hz/count_reg[24]_i_1__4_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.946 r  double/clk_5hz/count_reg[28]_i_1__4/O[0]
                         net (fo=1, routed)           0.000     1.946    double/clk_5hz/count_reg[28]_i_1__4_n_7
    SLICE_X34Y50         FDRE                                         r  double/clk_5hz/count_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=378, routed)         0.829     1.957    double/clk_5hz/clk_IBUF_BUFG
    SLICE_X34Y50         FDRE                                         r  double/clk_5hz/count_reg[28]/C
                         clock pessimism             -0.244     1.713    
    SLICE_X34Y50         FDRE (Hold_fdre_C_D)         0.134     1.847    double/clk_5hz/count_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.847    
                         arrival time                           1.946    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 modif_start/clk_4hz/count_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            modif_start/clk_4hz/count_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.355ns (74.580%)  route 0.121ns (25.420%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=378, routed)         0.564     1.447    modif_start/clk_4hz/clk_IBUF_BUFG
    SLICE_X33Y49         FDRE                                         r  modif_start/clk_4hz/count_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  modif_start/clk_4hz/count_reg[27]/Q
                         net (fo=2, routed)           0.120     1.708    modif_start/clk_4hz/count_reg[27]
    SLICE_X33Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.868 r  modif_start/clk_4hz/count_reg[24]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.869    modif_start/clk_4hz/count_reg[24]_i_1__0_n_0
    SLICE_X33Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.923 r  modif_start/clk_4hz/count_reg[28]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     1.923    modif_start/clk_4hz/count_reg[28]_i_1__0_n_7
    SLICE_X33Y50         FDRE                                         r  modif_start/clk_4hz/count_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=378, routed)         0.830     1.958    modif_start/clk_4hz/clk_IBUF_BUFG
    SLICE_X33Y50         FDRE                                         r  modif_start/clk_4hz/count_reg[28]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X33Y50         FDRE (Hold_fdre_C_D)         0.105     1.819    modif_start/clk_4hz/count_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.923    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 half/clk_2p5hz/count_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            half/clk_2p5hz/count_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.355ns (74.570%)  route 0.121ns (25.430%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=378, routed)         0.564     1.447    half/clk_2p5hz/clk_IBUF_BUFG
    SLICE_X39Y49         FDRE                                         r  half/clk_2p5hz/count_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  half/clk_2p5hz/count_reg[27]/Q
                         net (fo=2, routed)           0.120     1.708    half/clk_2p5hz/count_reg[27]
    SLICE_X39Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.868 r  half/clk_2p5hz/count_reg[24]_i_1__6/CO[3]
                         net (fo=1, routed)           0.001     1.869    half/clk_2p5hz/count_reg[24]_i_1__6_n_0
    SLICE_X39Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.923 r  half/clk_2p5hz/count_reg[28]_i_1__6/O[0]
                         net (fo=1, routed)           0.000     1.923    half/clk_2p5hz/count_reg[28]_i_1__6_n_7
    SLICE_X39Y50         FDRE                                         r  half/clk_2p5hz/count_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=378, routed)         0.830     1.958    half/clk_2p5hz/clk_IBUF_BUFG
    SLICE_X39Y50         FDRE                                         r  half/clk_2p5hz/count_reg[28]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X39Y50         FDRE (Hold_fdre_C_D)         0.105     1.819    half/clk_2p5hz/count_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.923    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 double/clk_5hz/count_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            double/clk_5hz/count_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.513ns  (logic 0.386ns (75.204%)  route 0.127ns (24.796%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=378, routed)         0.563     1.446    double/clk_5hz/clk_IBUF_BUFG
    SLICE_X34Y49         FDRE                                         r  double/clk_5hz/count_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y49         FDRE (Prop_fdre_C_Q)         0.164     1.610 r  double/clk_5hz/count_reg[26]/Q
                         net (fo=2, routed)           0.127     1.737    double/clk_5hz/count_reg[26]
    SLICE_X34Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.893 r  double/clk_5hz/count_reg[24]_i_1__4/CO[3]
                         net (fo=1, routed)           0.001     1.893    double/clk_5hz/count_reg[24]_i_1__4_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     1.959 r  double/clk_5hz/count_reg[28]_i_1__4/O[2]
                         net (fo=1, routed)           0.000     1.959    double/clk_5hz/count_reg[28]_i_1__4_n_5
    SLICE_X34Y50         FDRE                                         r  double/clk_5hz/count_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=378, routed)         0.829     1.957    double/clk_5hz/clk_IBUF_BUFG
    SLICE_X34Y50         FDRE                                         r  double/clk_5hz/count_reg[30]/C
                         clock pessimism             -0.244     1.713    
    SLICE_X34Y50         FDRE (Hold_fdre_C_D)         0.134     1.847    double/clk_5hz/count_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.847    
                         arrival time                           1.959    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 modif_start/clk_4hz/count_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            modif_start/clk_4hz/count_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.487ns  (logic 0.366ns (75.154%)  route 0.121ns (24.846%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=378, routed)         0.564     1.447    modif_start/clk_4hz/clk_IBUF_BUFG
    SLICE_X33Y49         FDRE                                         r  modif_start/clk_4hz/count_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  modif_start/clk_4hz/count_reg[27]/Q
                         net (fo=2, routed)           0.120     1.708    modif_start/clk_4hz/count_reg[27]
    SLICE_X33Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.868 r  modif_start/clk_4hz/count_reg[24]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.869    modif_start/clk_4hz/count_reg[24]_i_1__0_n_0
    SLICE_X33Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.934 r  modif_start/clk_4hz/count_reg[28]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     1.934    modif_start/clk_4hz/count_reg[28]_i_1__0_n_5
    SLICE_X33Y50         FDRE                                         r  modif_start/clk_4hz/count_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=378, routed)         0.830     1.958    modif_start/clk_4hz/clk_IBUF_BUFG
    SLICE_X33Y50         FDRE                                         r  modif_start/clk_4hz/count_reg[30]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X33Y50         FDRE (Hold_fdre_C_D)         0.105     1.819    modif_start/clk_4hz/count_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.934    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 half/clk_2p5hz/count_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            half/clk_2p5hz/count_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.487ns  (logic 0.366ns (75.144%)  route 0.121ns (24.856%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=378, routed)         0.564     1.447    half/clk_2p5hz/clk_IBUF_BUFG
    SLICE_X39Y49         FDRE                                         r  half/clk_2p5hz/count_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  half/clk_2p5hz/count_reg[27]/Q
                         net (fo=2, routed)           0.120     1.708    half/clk_2p5hz/count_reg[27]
    SLICE_X39Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.868 r  half/clk_2p5hz/count_reg[24]_i_1__6/CO[3]
                         net (fo=1, routed)           0.001     1.869    half/clk_2p5hz/count_reg[24]_i_1__6_n_0
    SLICE_X39Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.934 r  half/clk_2p5hz/count_reg[28]_i_1__6/O[2]
                         net (fo=1, routed)           0.000     1.934    half/clk_2p5hz/count_reg[28]_i_1__6_n_5
    SLICE_X39Y50         FDRE                                         r  half/clk_2p5hz/count_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=378, routed)         0.830     1.958    half/clk_2p5hz/clk_IBUF_BUFG
    SLICE_X39Y50         FDRE                                         r  half/clk_2p5hz/count_reg[30]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X39Y50         FDRE (Hold_fdre_C_D)         0.105     1.819    half/clk_2p5hz/count_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.934    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 double/clk_5hz/count_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            double/clk_5hz/count_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.536ns  (logic 0.409ns (76.267%)  route 0.127ns (23.733%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=378, routed)         0.563     1.446    double/clk_5hz/clk_IBUF_BUFG
    SLICE_X34Y49         FDRE                                         r  double/clk_5hz/count_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y49         FDRE (Prop_fdre_C_Q)         0.164     1.610 r  double/clk_5hz/count_reg[26]/Q
                         net (fo=2, routed)           0.127     1.737    double/clk_5hz/count_reg[26]
    SLICE_X34Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.893 r  double/clk_5hz/count_reg[24]_i_1__4/CO[3]
                         net (fo=1, routed)           0.001     1.893    double/clk_5hz/count_reg[24]_i_1__4_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     1.982 r  double/clk_5hz/count_reg[28]_i_1__4/O[1]
                         net (fo=1, routed)           0.000     1.982    double/clk_5hz/count_reg[28]_i_1__4_n_6
    SLICE_X34Y50         FDRE                                         r  double/clk_5hz/count_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=378, routed)         0.829     1.957    double/clk_5hz/clk_IBUF_BUFG
    SLICE_X34Y50         FDRE                                         r  double/clk_5hz/count_reg[29]/C
                         clock pessimism             -0.244     1.713    
    SLICE_X34Y50         FDRE (Hold_fdre_C_D)         0.134     1.847    double/clk_5hz/count_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.847    
                         arrival time                           1.982    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 double/clk_5hz/count_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            double/clk_5hz/count_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.538ns  (logic 0.411ns (76.356%)  route 0.127ns (23.644%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=378, routed)         0.563     1.446    double/clk_5hz/clk_IBUF_BUFG
    SLICE_X34Y49         FDRE                                         r  double/clk_5hz/count_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y49         FDRE (Prop_fdre_C_Q)         0.164     1.610 r  double/clk_5hz/count_reg[26]/Q
                         net (fo=2, routed)           0.127     1.737    double/clk_5hz/count_reg[26]
    SLICE_X34Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.893 r  double/clk_5hz/count_reg[24]_i_1__4/CO[3]
                         net (fo=1, routed)           0.001     1.893    double/clk_5hz/count_reg[24]_i_1__4_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.091     1.984 r  double/clk_5hz/count_reg[28]_i_1__4/O[3]
                         net (fo=1, routed)           0.000     1.984    double/clk_5hz/count_reg[28]_i_1__4_n_4
    SLICE_X34Y50         FDRE                                         r  double/clk_5hz/count_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=378, routed)         0.829     1.957    double/clk_5hz/clk_IBUF_BUFG
    SLICE_X34Y50         FDRE                                         r  double/clk_5hz/count_reg[31]/C
                         clock pessimism             -0.244     1.713    
    SLICE_X34Y50         FDRE (Hold_fdre_C_D)         0.134     1.847    double/clk_5hz/count_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.847    
                         arrival time                           1.984    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 modif_start/clk_4hz/count_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            modif_start/clk_4hz/count_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.391ns (76.367%)  route 0.121ns (23.633%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=378, routed)         0.564     1.447    modif_start/clk_4hz/clk_IBUF_BUFG
    SLICE_X33Y49         FDRE                                         r  modif_start/clk_4hz/count_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  modif_start/clk_4hz/count_reg[27]/Q
                         net (fo=2, routed)           0.120     1.708    modif_start/clk_4hz/count_reg[27]
    SLICE_X33Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.868 r  modif_start/clk_4hz/count_reg[24]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.869    modif_start/clk_4hz/count_reg[24]_i_1__0_n_0
    SLICE_X33Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     1.959 r  modif_start/clk_4hz/count_reg[28]_i_1__0/O[1]
                         net (fo=1, routed)           0.000     1.959    modif_start/clk_4hz/count_reg[28]_i_1__0_n_6
    SLICE_X33Y50         FDRE                                         r  modif_start/clk_4hz/count_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=378, routed)         0.830     1.958    modif_start/clk_4hz/clk_IBUF_BUFG
    SLICE_X33Y50         FDRE                                         r  modif_start/clk_4hz/count_reg[29]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X33Y50         FDRE (Hold_fdre_C_D)         0.105     1.819    modif_start/clk_4hz/count_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.959    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 modif_start/clk_4hz/count_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            modif_start/clk_4hz/count_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.391ns (76.367%)  route 0.121ns (23.633%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=378, routed)         0.564     1.447    modif_start/clk_4hz/clk_IBUF_BUFG
    SLICE_X33Y49         FDRE                                         r  modif_start/clk_4hz/count_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  modif_start/clk_4hz/count_reg[27]/Q
                         net (fo=2, routed)           0.120     1.708    modif_start/clk_4hz/count_reg[27]
    SLICE_X33Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.868 r  modif_start/clk_4hz/count_reg[24]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.869    modif_start/clk_4hz/count_reg[24]_i_1__0_n_0
    SLICE_X33Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     1.959 r  modif_start/clk_4hz/count_reg[28]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.959    modif_start/clk_4hz/count_reg[28]_i_1__0_n_4
    SLICE_X33Y50         FDRE                                         r  modif_start/clk_4hz/count_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=378, routed)         0.830     1.958    modif_start/clk_4hz/clk_IBUF_BUFG
    SLICE_X33Y50         FDRE                                         r  modif_start/clk_4hz/count_reg[31]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X33Y50         FDRE (Hold_fdre_C_D)         0.105     1.819    modif_start/clk_4hz/count_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.959    
  -------------------------------------------------------------------
                         slack                                  0.140    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X54Y9    abc_modif/mux/clk_10hz/count_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X54Y9    abc_modif/mux/clk_10hz/count_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X54Y9    abc_modif/mux/clk_10hz/count_reg[7]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X54Y10   abc_modif/mux/clk_10hz/count_reg[8]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X54Y10   abc_modif/mux/clk_10hz/count_reg[9]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X55Y13   abc_modif/mux/clk_10hz/my_clk_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X58Y14   abc_modif/time_mux/TENS/counter_timer/COUNTER_reg[25]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X58Y14   abc_modif/time_mux/TENS/counter_timer/COUNTER_reg[26]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X58Y14   abc_modif/time_mux/TENS/counter_timer/COUNTER_reg[27]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y13   abc_modif/mux/clk_10hz/my_clk_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y49   half/clk_2p5hz/count_reg[25]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y49   half/clk_2p5hz/count_reg[26]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y49   half/clk_2p5hz/count_reg[27]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y43   half/clk_2p5hz/count_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y43   half/clk_2p5hz/count_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y44   half/clk_2p5hz/count_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y44   half/clk_2p5hz/count_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y44   half/clk_2p5hz/count_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y44   half/clk_2p5hz/count_reg[7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y9    abc_modif/mux/clk_10hz/count_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y9    abc_modif/mux/clk_10hz/count_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y9    abc_modif/mux/clk_10hz/count_reg[7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y10   abc_modif/mux/clk_10hz/count_reg[8]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y10   abc_modif/mux/clk_10hz/count_reg[9]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y15   abc_modif/time_mux/TENS/counter_timer/COUNTER_reg[28]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y15   abc_modif/time_mux/TENS/counter_timer/COUNTER_reg[28]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y15   abc_modif/time_mux/TENS/counter_timer/COUNTER_reg[29]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y15   abc_modif/time_mux/TENS/counter_timer/COUNTER_reg[29]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y15   abc_modif/time_mux/TENS/counter_timer/COUNTER_reg[30]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        7.422ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.457ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.422ns  (required time - arrival time)
  Source:                 abc_modif/time_mux/trigger_10s_reg_inv/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            abc_modif/time_mux/TENS/counter_timer/COUNTER_reg[16]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.939ns  (logic 0.478ns (24.648%)  route 1.461ns (75.352%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=378, routed)         1.635     5.156    abc_modif/time_mux/clk_IBUF_BUFG
    SLICE_X60Y9          FDRE                                         r  abc_modif/time_mux/trigger_10s_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y9          FDRE (Prop_fdre_C_Q)         0.478     5.634 f  abc_modif/time_mux/trigger_10s_reg_inv/Q
                         net (fo=32, routed)          1.461     7.096    abc_modif/time_mux/TENS/counter_timer/trigger_10s_reg_inv
    SLICE_X58Y12         FDCE                                         f  abc_modif/time_mux/TENS/counter_timer/COUNTER_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=378, routed)         1.514    14.855    abc_modif/time_mux/TENS/counter_timer/clk_IBUF_BUFG
    SLICE_X58Y12         FDCE                                         r  abc_modif/time_mux/TENS/counter_timer/COUNTER_reg[16]/C
                         clock pessimism              0.274    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X58Y12         FDCE (Recov_fdce_C_CLR)     -0.576    14.518    abc_modif/time_mux/TENS/counter_timer/COUNTER_reg[16]
  -------------------------------------------------------------------
                         required time                         14.518    
                         arrival time                          -7.096    
  -------------------------------------------------------------------
                         slack                                  7.422    

Slack (MET) :             7.422ns  (required time - arrival time)
  Source:                 abc_modif/time_mux/trigger_10s_reg_inv/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            abc_modif/time_mux/TENS/counter_timer/COUNTER_reg[17]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.939ns  (logic 0.478ns (24.648%)  route 1.461ns (75.352%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=378, routed)         1.635     5.156    abc_modif/time_mux/clk_IBUF_BUFG
    SLICE_X60Y9          FDRE                                         r  abc_modif/time_mux/trigger_10s_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y9          FDRE (Prop_fdre_C_Q)         0.478     5.634 f  abc_modif/time_mux/trigger_10s_reg_inv/Q
                         net (fo=32, routed)          1.461     7.096    abc_modif/time_mux/TENS/counter_timer/trigger_10s_reg_inv
    SLICE_X58Y12         FDCE                                         f  abc_modif/time_mux/TENS/counter_timer/COUNTER_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=378, routed)         1.514    14.855    abc_modif/time_mux/TENS/counter_timer/clk_IBUF_BUFG
    SLICE_X58Y12         FDCE                                         r  abc_modif/time_mux/TENS/counter_timer/COUNTER_reg[17]/C
                         clock pessimism              0.274    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X58Y12         FDCE (Recov_fdce_C_CLR)     -0.576    14.518    abc_modif/time_mux/TENS/counter_timer/COUNTER_reg[17]
  -------------------------------------------------------------------
                         required time                         14.518    
                         arrival time                          -7.096    
  -------------------------------------------------------------------
                         slack                                  7.422    

Slack (MET) :             7.422ns  (required time - arrival time)
  Source:                 abc_modif/time_mux/trigger_10s_reg_inv/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            abc_modif/time_mux/TENS/counter_timer/COUNTER_reg[18]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.939ns  (logic 0.478ns (24.648%)  route 1.461ns (75.352%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=378, routed)         1.635     5.156    abc_modif/time_mux/clk_IBUF_BUFG
    SLICE_X60Y9          FDRE                                         r  abc_modif/time_mux/trigger_10s_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y9          FDRE (Prop_fdre_C_Q)         0.478     5.634 f  abc_modif/time_mux/trigger_10s_reg_inv/Q
                         net (fo=32, routed)          1.461     7.096    abc_modif/time_mux/TENS/counter_timer/trigger_10s_reg_inv
    SLICE_X58Y12         FDCE                                         f  abc_modif/time_mux/TENS/counter_timer/COUNTER_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=378, routed)         1.514    14.855    abc_modif/time_mux/TENS/counter_timer/clk_IBUF_BUFG
    SLICE_X58Y12         FDCE                                         r  abc_modif/time_mux/TENS/counter_timer/COUNTER_reg[18]/C
                         clock pessimism              0.274    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X58Y12         FDCE (Recov_fdce_C_CLR)     -0.576    14.518    abc_modif/time_mux/TENS/counter_timer/COUNTER_reg[18]
  -------------------------------------------------------------------
                         required time                         14.518    
                         arrival time                          -7.096    
  -------------------------------------------------------------------
                         slack                                  7.422    

Slack (MET) :             7.422ns  (required time - arrival time)
  Source:                 abc_modif/time_mux/trigger_10s_reg_inv/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            abc_modif/time_mux/TENS/counter_timer/COUNTER_reg[19]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.939ns  (logic 0.478ns (24.648%)  route 1.461ns (75.352%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=378, routed)         1.635     5.156    abc_modif/time_mux/clk_IBUF_BUFG
    SLICE_X60Y9          FDRE                                         r  abc_modif/time_mux/trigger_10s_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y9          FDRE (Prop_fdre_C_Q)         0.478     5.634 f  abc_modif/time_mux/trigger_10s_reg_inv/Q
                         net (fo=32, routed)          1.461     7.096    abc_modif/time_mux/TENS/counter_timer/trigger_10s_reg_inv
    SLICE_X58Y12         FDCE                                         f  abc_modif/time_mux/TENS/counter_timer/COUNTER_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=378, routed)         1.514    14.855    abc_modif/time_mux/TENS/counter_timer/clk_IBUF_BUFG
    SLICE_X58Y12         FDCE                                         r  abc_modif/time_mux/TENS/counter_timer/COUNTER_reg[19]/C
                         clock pessimism              0.274    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X58Y12         FDCE (Recov_fdce_C_CLR)     -0.576    14.518    abc_modif/time_mux/TENS/counter_timer/COUNTER_reg[19]
  -------------------------------------------------------------------
                         required time                         14.518    
                         arrival time                          -7.096    
  -------------------------------------------------------------------
                         slack                                  7.422    

Slack (MET) :             7.776ns  (required time - arrival time)
  Source:                 abc_modif/time_mux/trigger_10s_reg_inv/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            abc_modif/time_mux/TENS/counter_timer/COUNTER_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.588ns  (logic 0.478ns (30.093%)  route 1.110ns (69.907%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=378, routed)         1.635     5.156    abc_modif/time_mux/clk_IBUF_BUFG
    SLICE_X60Y9          FDRE                                         r  abc_modif/time_mux/trigger_10s_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y9          FDRE (Prop_fdre_C_Q)         0.478     5.634 f  abc_modif/time_mux/trigger_10s_reg_inv/Q
                         net (fo=32, routed)          1.110     6.745    abc_modif/time_mux/TENS/counter_timer/trigger_10s_reg_inv
    SLICE_X58Y8          FDCE                                         f  abc_modif/time_mux/TENS/counter_timer/COUNTER_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=378, routed)         1.517    14.858    abc_modif/time_mux/TENS/counter_timer/clk_IBUF_BUFG
    SLICE_X58Y8          FDCE                                         r  abc_modif/time_mux/TENS/counter_timer/COUNTER_reg[0]/C
                         clock pessimism              0.274    15.132    
                         clock uncertainty           -0.035    15.097    
    SLICE_X58Y8          FDCE (Recov_fdce_C_CLR)     -0.576    14.521    abc_modif/time_mux/TENS/counter_timer/COUNTER_reg[0]
  -------------------------------------------------------------------
                         required time                         14.521    
                         arrival time                          -6.745    
  -------------------------------------------------------------------
                         slack                                  7.776    

Slack (MET) :             7.776ns  (required time - arrival time)
  Source:                 abc_modif/time_mux/trigger_10s_reg_inv/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            abc_modif/time_mux/TENS/counter_timer/COUNTER_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.588ns  (logic 0.478ns (30.093%)  route 1.110ns (69.907%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=378, routed)         1.635     5.156    abc_modif/time_mux/clk_IBUF_BUFG
    SLICE_X60Y9          FDRE                                         r  abc_modif/time_mux/trigger_10s_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y9          FDRE (Prop_fdre_C_Q)         0.478     5.634 f  abc_modif/time_mux/trigger_10s_reg_inv/Q
                         net (fo=32, routed)          1.110     6.745    abc_modif/time_mux/TENS/counter_timer/trigger_10s_reg_inv
    SLICE_X58Y8          FDCE                                         f  abc_modif/time_mux/TENS/counter_timer/COUNTER_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=378, routed)         1.517    14.858    abc_modif/time_mux/TENS/counter_timer/clk_IBUF_BUFG
    SLICE_X58Y8          FDCE                                         r  abc_modif/time_mux/TENS/counter_timer/COUNTER_reg[1]/C
                         clock pessimism              0.274    15.132    
                         clock uncertainty           -0.035    15.097    
    SLICE_X58Y8          FDCE (Recov_fdce_C_CLR)     -0.576    14.521    abc_modif/time_mux/TENS/counter_timer/COUNTER_reg[1]
  -------------------------------------------------------------------
                         required time                         14.521    
                         arrival time                          -6.745    
  -------------------------------------------------------------------
                         slack                                  7.776    

Slack (MET) :             7.776ns  (required time - arrival time)
  Source:                 abc_modif/time_mux/trigger_10s_reg_inv/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            abc_modif/time_mux/TENS/counter_timer/COUNTER_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.588ns  (logic 0.478ns (30.093%)  route 1.110ns (69.907%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=378, routed)         1.635     5.156    abc_modif/time_mux/clk_IBUF_BUFG
    SLICE_X60Y9          FDRE                                         r  abc_modif/time_mux/trigger_10s_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y9          FDRE (Prop_fdre_C_Q)         0.478     5.634 f  abc_modif/time_mux/trigger_10s_reg_inv/Q
                         net (fo=32, routed)          1.110     6.745    abc_modif/time_mux/TENS/counter_timer/trigger_10s_reg_inv
    SLICE_X58Y8          FDCE                                         f  abc_modif/time_mux/TENS/counter_timer/COUNTER_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=378, routed)         1.517    14.858    abc_modif/time_mux/TENS/counter_timer/clk_IBUF_BUFG
    SLICE_X58Y8          FDCE                                         r  abc_modif/time_mux/TENS/counter_timer/COUNTER_reg[2]/C
                         clock pessimism              0.274    15.132    
                         clock uncertainty           -0.035    15.097    
    SLICE_X58Y8          FDCE (Recov_fdce_C_CLR)     -0.576    14.521    abc_modif/time_mux/TENS/counter_timer/COUNTER_reg[2]
  -------------------------------------------------------------------
                         required time                         14.521    
                         arrival time                          -6.745    
  -------------------------------------------------------------------
                         slack                                  7.776    

Slack (MET) :             7.776ns  (required time - arrival time)
  Source:                 abc_modif/time_mux/trigger_10s_reg_inv/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            abc_modif/time_mux/TENS/counter_timer/COUNTER_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.588ns  (logic 0.478ns (30.093%)  route 1.110ns (69.907%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=378, routed)         1.635     5.156    abc_modif/time_mux/clk_IBUF_BUFG
    SLICE_X60Y9          FDRE                                         r  abc_modif/time_mux/trigger_10s_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y9          FDRE (Prop_fdre_C_Q)         0.478     5.634 f  abc_modif/time_mux/trigger_10s_reg_inv/Q
                         net (fo=32, routed)          1.110     6.745    abc_modif/time_mux/TENS/counter_timer/trigger_10s_reg_inv
    SLICE_X58Y8          FDCE                                         f  abc_modif/time_mux/TENS/counter_timer/COUNTER_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=378, routed)         1.517    14.858    abc_modif/time_mux/TENS/counter_timer/clk_IBUF_BUFG
    SLICE_X58Y8          FDCE                                         r  abc_modif/time_mux/TENS/counter_timer/COUNTER_reg[3]/C
                         clock pessimism              0.274    15.132    
                         clock uncertainty           -0.035    15.097    
    SLICE_X58Y8          FDCE (Recov_fdce_C_CLR)     -0.576    14.521    abc_modif/time_mux/TENS/counter_timer/COUNTER_reg[3]
  -------------------------------------------------------------------
                         required time                         14.521    
                         arrival time                          -6.745    
  -------------------------------------------------------------------
                         slack                                  7.776    

Slack (MET) :             7.821ns  (required time - arrival time)
  Source:                 abc_modif/time_mux/trigger_10s_reg_inv/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            abc_modif/time_mux/TENS/counter_timer/COUNTER_reg[24]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.539ns  (logic 0.478ns (31.053%)  route 1.061ns (68.948%))
  Logic Levels:           0  
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=378, routed)         1.635     5.156    abc_modif/time_mux/clk_IBUF_BUFG
    SLICE_X60Y9          FDRE                                         r  abc_modif/time_mux/trigger_10s_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y9          FDRE (Prop_fdre_C_Q)         0.478     5.634 f  abc_modif/time_mux/trigger_10s_reg_inv/Q
                         net (fo=32, routed)          1.061     6.696    abc_modif/time_mux/TENS/counter_timer/trigger_10s_reg_inv
    SLICE_X58Y14         FDCE                                         f  abc_modif/time_mux/TENS/counter_timer/COUNTER_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=378, routed)         1.513    14.854    abc_modif/time_mux/TENS/counter_timer/clk_IBUF_BUFG
    SLICE_X58Y14         FDCE                                         r  abc_modif/time_mux/TENS/counter_timer/COUNTER_reg[24]/C
                         clock pessimism              0.274    15.128    
                         clock uncertainty           -0.035    15.093    
    SLICE_X58Y14         FDCE (Recov_fdce_C_CLR)     -0.576    14.517    abc_modif/time_mux/TENS/counter_timer/COUNTER_reg[24]
  -------------------------------------------------------------------
                         required time                         14.517    
                         arrival time                          -6.696    
  -------------------------------------------------------------------
                         slack                                  7.821    

Slack (MET) :             7.821ns  (required time - arrival time)
  Source:                 abc_modif/time_mux/trigger_10s_reg_inv/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            abc_modif/time_mux/TENS/counter_timer/COUNTER_reg[25]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.539ns  (logic 0.478ns (31.053%)  route 1.061ns (68.948%))
  Logic Levels:           0  
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=378, routed)         1.635     5.156    abc_modif/time_mux/clk_IBUF_BUFG
    SLICE_X60Y9          FDRE                                         r  abc_modif/time_mux/trigger_10s_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y9          FDRE (Prop_fdre_C_Q)         0.478     5.634 f  abc_modif/time_mux/trigger_10s_reg_inv/Q
                         net (fo=32, routed)          1.061     6.696    abc_modif/time_mux/TENS/counter_timer/trigger_10s_reg_inv
    SLICE_X58Y14         FDCE                                         f  abc_modif/time_mux/TENS/counter_timer/COUNTER_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=378, routed)         1.513    14.854    abc_modif/time_mux/TENS/counter_timer/clk_IBUF_BUFG
    SLICE_X58Y14         FDCE                                         r  abc_modif/time_mux/TENS/counter_timer/COUNTER_reg[25]/C
                         clock pessimism              0.274    15.128    
                         clock uncertainty           -0.035    15.093    
    SLICE_X58Y14         FDCE (Recov_fdce_C_CLR)     -0.576    14.517    abc_modif/time_mux/TENS/counter_timer/COUNTER_reg[25]
  -------------------------------------------------------------------
                         required time                         14.517    
                         arrival time                          -6.696    
  -------------------------------------------------------------------
                         slack                                  7.821    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.457ns  (arrival time - required time)
  Source:                 abc_modif/time_mux/trigger_10s_reg_inv/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            abc_modif/time_mux/TENS/counter_timer/COUNTER_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.148ns (45.174%)  route 0.180ns (54.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=378, routed)         0.593     1.476    abc_modif/time_mux/clk_IBUF_BUFG
    SLICE_X60Y9          FDRE                                         r  abc_modif/time_mux/trigger_10s_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y9          FDRE (Prop_fdre_C_Q)         0.148     1.624 f  abc_modif/time_mux/trigger_10s_reg_inv/Q
                         net (fo=32, routed)          0.180     1.804    abc_modif/time_mux/TENS/counter_timer/trigger_10s_reg_inv
    SLICE_X58Y9          FDCE                                         f  abc_modif/time_mux/TENS/counter_timer/COUNTER_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=378, routed)         0.863     1.990    abc_modif/time_mux/TENS/counter_timer/clk_IBUF_BUFG
    SLICE_X58Y9          FDCE                                         r  abc_modif/time_mux/TENS/counter_timer/COUNTER_reg[4]/C
                         clock pessimism             -0.498     1.492    
    SLICE_X58Y9          FDCE (Remov_fdce_C_CLR)     -0.145     1.347    abc_modif/time_mux/TENS/counter_timer/COUNTER_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.347    
                         arrival time                           1.804    
  -------------------------------------------------------------------
                         slack                                  0.457    

Slack (MET) :             0.457ns  (arrival time - required time)
  Source:                 abc_modif/time_mux/trigger_10s_reg_inv/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            abc_modif/time_mux/TENS/counter_timer/COUNTER_reg[5]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.148ns (45.174%)  route 0.180ns (54.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=378, routed)         0.593     1.476    abc_modif/time_mux/clk_IBUF_BUFG
    SLICE_X60Y9          FDRE                                         r  abc_modif/time_mux/trigger_10s_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y9          FDRE (Prop_fdre_C_Q)         0.148     1.624 f  abc_modif/time_mux/trigger_10s_reg_inv/Q
                         net (fo=32, routed)          0.180     1.804    abc_modif/time_mux/TENS/counter_timer/trigger_10s_reg_inv
    SLICE_X58Y9          FDCE                                         f  abc_modif/time_mux/TENS/counter_timer/COUNTER_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=378, routed)         0.863     1.990    abc_modif/time_mux/TENS/counter_timer/clk_IBUF_BUFG
    SLICE_X58Y9          FDCE                                         r  abc_modif/time_mux/TENS/counter_timer/COUNTER_reg[5]/C
                         clock pessimism             -0.498     1.492    
    SLICE_X58Y9          FDCE (Remov_fdce_C_CLR)     -0.145     1.347    abc_modif/time_mux/TENS/counter_timer/COUNTER_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.347    
                         arrival time                           1.804    
  -------------------------------------------------------------------
                         slack                                  0.457    

Slack (MET) :             0.457ns  (arrival time - required time)
  Source:                 abc_modif/time_mux/trigger_10s_reg_inv/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            abc_modif/time_mux/TENS/counter_timer/COUNTER_reg[6]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.148ns (45.174%)  route 0.180ns (54.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=378, routed)         0.593     1.476    abc_modif/time_mux/clk_IBUF_BUFG
    SLICE_X60Y9          FDRE                                         r  abc_modif/time_mux/trigger_10s_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y9          FDRE (Prop_fdre_C_Q)         0.148     1.624 f  abc_modif/time_mux/trigger_10s_reg_inv/Q
                         net (fo=32, routed)          0.180     1.804    abc_modif/time_mux/TENS/counter_timer/trigger_10s_reg_inv
    SLICE_X58Y9          FDCE                                         f  abc_modif/time_mux/TENS/counter_timer/COUNTER_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=378, routed)         0.863     1.990    abc_modif/time_mux/TENS/counter_timer/clk_IBUF_BUFG
    SLICE_X58Y9          FDCE                                         r  abc_modif/time_mux/TENS/counter_timer/COUNTER_reg[6]/C
                         clock pessimism             -0.498     1.492    
    SLICE_X58Y9          FDCE (Remov_fdce_C_CLR)     -0.145     1.347    abc_modif/time_mux/TENS/counter_timer/COUNTER_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.347    
                         arrival time                           1.804    
  -------------------------------------------------------------------
                         slack                                  0.457    

Slack (MET) :             0.457ns  (arrival time - required time)
  Source:                 abc_modif/time_mux/trigger_10s_reg_inv/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            abc_modif/time_mux/TENS/counter_timer/COUNTER_reg[7]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.148ns (45.174%)  route 0.180ns (54.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=378, routed)         0.593     1.476    abc_modif/time_mux/clk_IBUF_BUFG
    SLICE_X60Y9          FDRE                                         r  abc_modif/time_mux/trigger_10s_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y9          FDRE (Prop_fdre_C_Q)         0.148     1.624 f  abc_modif/time_mux/trigger_10s_reg_inv/Q
                         net (fo=32, routed)          0.180     1.804    abc_modif/time_mux/TENS/counter_timer/trigger_10s_reg_inv
    SLICE_X58Y9          FDCE                                         f  abc_modif/time_mux/TENS/counter_timer/COUNTER_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=378, routed)         0.863     1.990    abc_modif/time_mux/TENS/counter_timer/clk_IBUF_BUFG
    SLICE_X58Y9          FDCE                                         r  abc_modif/time_mux/TENS/counter_timer/COUNTER_reg[7]/C
                         clock pessimism             -0.498     1.492    
    SLICE_X58Y9          FDCE (Remov_fdce_C_CLR)     -0.145     1.347    abc_modif/time_mux/TENS/counter_timer/COUNTER_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.347    
                         arrival time                           1.804    
  -------------------------------------------------------------------
                         slack                                  0.457    

Slack (MET) :             0.538ns  (arrival time - required time)
  Source:                 abc_modif/time_mux/trigger_10s_reg_inv/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            abc_modif/time_mux/TENS/counter_timer/COUNTER_reg[12]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.148ns (36.297%)  route 0.260ns (63.703%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=378, routed)         0.593     1.476    abc_modif/time_mux/clk_IBUF_BUFG
    SLICE_X60Y9          FDRE                                         r  abc_modif/time_mux/trigger_10s_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y9          FDRE (Prop_fdre_C_Q)         0.148     1.624 f  abc_modif/time_mux/trigger_10s_reg_inv/Q
                         net (fo=32, routed)          0.260     1.884    abc_modif/time_mux/TENS/counter_timer/trigger_10s_reg_inv
    SLICE_X58Y11         FDCE                                         f  abc_modif/time_mux/TENS/counter_timer/COUNTER_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=378, routed)         0.862     1.989    abc_modif/time_mux/TENS/counter_timer/clk_IBUF_BUFG
    SLICE_X58Y11         FDCE                                         r  abc_modif/time_mux/TENS/counter_timer/COUNTER_reg[12]/C
                         clock pessimism             -0.498     1.491    
    SLICE_X58Y11         FDCE (Remov_fdce_C_CLR)     -0.145     1.346    abc_modif/time_mux/TENS/counter_timer/COUNTER_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.346    
                         arrival time                           1.884    
  -------------------------------------------------------------------
                         slack                                  0.538    

Slack (MET) :             0.538ns  (arrival time - required time)
  Source:                 abc_modif/time_mux/trigger_10s_reg_inv/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            abc_modif/time_mux/TENS/counter_timer/COUNTER_reg[13]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.148ns (36.297%)  route 0.260ns (63.703%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=378, routed)         0.593     1.476    abc_modif/time_mux/clk_IBUF_BUFG
    SLICE_X60Y9          FDRE                                         r  abc_modif/time_mux/trigger_10s_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y9          FDRE (Prop_fdre_C_Q)         0.148     1.624 f  abc_modif/time_mux/trigger_10s_reg_inv/Q
                         net (fo=32, routed)          0.260     1.884    abc_modif/time_mux/TENS/counter_timer/trigger_10s_reg_inv
    SLICE_X58Y11         FDCE                                         f  abc_modif/time_mux/TENS/counter_timer/COUNTER_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=378, routed)         0.862     1.989    abc_modif/time_mux/TENS/counter_timer/clk_IBUF_BUFG
    SLICE_X58Y11         FDCE                                         r  abc_modif/time_mux/TENS/counter_timer/COUNTER_reg[13]/C
                         clock pessimism             -0.498     1.491    
    SLICE_X58Y11         FDCE (Remov_fdce_C_CLR)     -0.145     1.346    abc_modif/time_mux/TENS/counter_timer/COUNTER_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.346    
                         arrival time                           1.884    
  -------------------------------------------------------------------
                         slack                                  0.538    

Slack (MET) :             0.538ns  (arrival time - required time)
  Source:                 abc_modif/time_mux/trigger_10s_reg_inv/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            abc_modif/time_mux/TENS/counter_timer/COUNTER_reg[14]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.148ns (36.297%)  route 0.260ns (63.703%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=378, routed)         0.593     1.476    abc_modif/time_mux/clk_IBUF_BUFG
    SLICE_X60Y9          FDRE                                         r  abc_modif/time_mux/trigger_10s_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y9          FDRE (Prop_fdre_C_Q)         0.148     1.624 f  abc_modif/time_mux/trigger_10s_reg_inv/Q
                         net (fo=32, routed)          0.260     1.884    abc_modif/time_mux/TENS/counter_timer/trigger_10s_reg_inv
    SLICE_X58Y11         FDCE                                         f  abc_modif/time_mux/TENS/counter_timer/COUNTER_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=378, routed)         0.862     1.989    abc_modif/time_mux/TENS/counter_timer/clk_IBUF_BUFG
    SLICE_X58Y11         FDCE                                         r  abc_modif/time_mux/TENS/counter_timer/COUNTER_reg[14]/C
                         clock pessimism             -0.498     1.491    
    SLICE_X58Y11         FDCE (Remov_fdce_C_CLR)     -0.145     1.346    abc_modif/time_mux/TENS/counter_timer/COUNTER_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.346    
                         arrival time                           1.884    
  -------------------------------------------------------------------
                         slack                                  0.538    

Slack (MET) :             0.538ns  (arrival time - required time)
  Source:                 abc_modif/time_mux/trigger_10s_reg_inv/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            abc_modif/time_mux/TENS/counter_timer/COUNTER_reg[15]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.148ns (36.297%)  route 0.260ns (63.703%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=378, routed)         0.593     1.476    abc_modif/time_mux/clk_IBUF_BUFG
    SLICE_X60Y9          FDRE                                         r  abc_modif/time_mux/trigger_10s_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y9          FDRE (Prop_fdre_C_Q)         0.148     1.624 f  abc_modif/time_mux/trigger_10s_reg_inv/Q
                         net (fo=32, routed)          0.260     1.884    abc_modif/time_mux/TENS/counter_timer/trigger_10s_reg_inv
    SLICE_X58Y11         FDCE                                         f  abc_modif/time_mux/TENS/counter_timer/COUNTER_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=378, routed)         0.862     1.989    abc_modif/time_mux/TENS/counter_timer/clk_IBUF_BUFG
    SLICE_X58Y11         FDCE                                         r  abc_modif/time_mux/TENS/counter_timer/COUNTER_reg[15]/C
                         clock pessimism             -0.498     1.491    
    SLICE_X58Y11         FDCE (Remov_fdce_C_CLR)     -0.145     1.346    abc_modif/time_mux/TENS/counter_timer/COUNTER_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.346    
                         arrival time                           1.884    
  -------------------------------------------------------------------
                         slack                                  0.538    

Slack (MET) :             0.620ns  (arrival time - required time)
  Source:                 abc_modif/time_mux/trigger_10s_reg_inv/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            abc_modif/time_mux/TENS/counter_timer/COUNTER_reg[20]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.487ns  (logic 0.148ns (30.391%)  route 0.339ns (69.609%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=378, routed)         0.593     1.476    abc_modif/time_mux/clk_IBUF_BUFG
    SLICE_X60Y9          FDRE                                         r  abc_modif/time_mux/trigger_10s_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y9          FDRE (Prop_fdre_C_Q)         0.148     1.624 f  abc_modif/time_mux/trigger_10s_reg_inv/Q
                         net (fo=32, routed)          0.339     1.963    abc_modif/time_mux/TENS/counter_timer/trigger_10s_reg_inv
    SLICE_X58Y13         FDCE                                         f  abc_modif/time_mux/TENS/counter_timer/COUNTER_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=378, routed)         0.859     1.986    abc_modif/time_mux/TENS/counter_timer/clk_IBUF_BUFG
    SLICE_X58Y13         FDCE                                         r  abc_modif/time_mux/TENS/counter_timer/COUNTER_reg[20]/C
                         clock pessimism             -0.498     1.488    
    SLICE_X58Y13         FDCE (Remov_fdce_C_CLR)     -0.145     1.343    abc_modif/time_mux/TENS/counter_timer/COUNTER_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.343    
                         arrival time                           1.963    
  -------------------------------------------------------------------
                         slack                                  0.620    

Slack (MET) :             0.620ns  (arrival time - required time)
  Source:                 abc_modif/time_mux/trigger_10s_reg_inv/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            abc_modif/time_mux/TENS/counter_timer/COUNTER_reg[21]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.487ns  (logic 0.148ns (30.391%)  route 0.339ns (69.609%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=378, routed)         0.593     1.476    abc_modif/time_mux/clk_IBUF_BUFG
    SLICE_X60Y9          FDRE                                         r  abc_modif/time_mux/trigger_10s_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y9          FDRE (Prop_fdre_C_Q)         0.148     1.624 f  abc_modif/time_mux/trigger_10s_reg_inv/Q
                         net (fo=32, routed)          0.339     1.963    abc_modif/time_mux/TENS/counter_timer/trigger_10s_reg_inv
    SLICE_X58Y13         FDCE                                         f  abc_modif/time_mux/TENS/counter_timer/COUNTER_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=378, routed)         0.859     1.986    abc_modif/time_mux/TENS/counter_timer/clk_IBUF_BUFG
    SLICE_X58Y13         FDCE                                         r  abc_modif/time_mux/TENS/counter_timer/COUNTER_reg[21]/C
                         clock pessimism             -0.498     1.488    
    SLICE_X58Y13         FDCE (Remov_fdce_C_CLR)     -0.145     1.343    abc_modif/time_mux/TENS/counter_timer/COUNTER_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.343    
                         arrival time                           1.963    
  -------------------------------------------------------------------
                         slack                                  0.620    





