
---------- Begin Simulation Statistics ----------
final_tick                                40291142500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 255497                       # Simulator instruction rate (inst/s)
host_mem_usage                                 656956                       # Number of bytes of host memory used
host_op_rate                                   278808                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   391.39                       # Real time elapsed on the host
host_tick_rate                              102942659                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000005                       # Number of instructions simulated
sim_ops                                     109123919                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.040291                       # Number of seconds simulated
sim_ticks                                 40291142500                       # Number of ticks simulated
system.cpu.cc_regfile_reads                 403487126                       # number of cc regfile reads
system.cpu.cc_regfile_writes                 71074137                       # number of cc regfile writes
system.cpu.committedInsts                   100000005                       # Number of Instructions Simulated
system.cpu.committedOps                     109123919                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.644658                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.644658                       # CPI: Total CPI of All Threads
system.cpu.idleCycles                           26609                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts               494390                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                 21832557                       # Number of branches executed
system.cpu.iew.exec_nop                            33                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.754642                       # Inst execution rate
system.cpu.iew.exec_refs                     38976003                       # number of memory reference insts executed
system.cpu.iew.exec_stores                   15914944                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                  742527                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts              23737854                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts              90396                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts                 0                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts             16328787                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts           117908806                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts              23061059                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            673612                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts             113114463                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                      0                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                 17182                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                 486983                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                 17177                       # Number of cycles IEW is unblocking
system.cpu.iew.memOrderViolationEvents            857                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect       322825                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect         171565                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                  99774495                       # num instructions consuming a value
system.cpu.iew.wb_count                     112367215                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.599339                       # average fanout of values written-back
system.cpu.iew.wb_producers                  59798760                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.743051                       # insts written-back per cycle
system.cpu.iew.wb_sent                      112509909                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                112214861                       # number of integer regfile reads
system.cpu.int_regfile_writes                56369928                       # number of integer regfile writes
system.cpu.ipc                               1.551209                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.551209                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass                34      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              74150526     65.17%     65.17% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult               424191      0.37%     65.54% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     65.54% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     65.54% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     65.54% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     65.54% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     65.54% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     65.54% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     65.54% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     65.54% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     65.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  173      0.00%     65.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 2      0.00%     65.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     65.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     65.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     65.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     65.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     65.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     65.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                 28      0.00%     65.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     65.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     65.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     65.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     65.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     65.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     65.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     65.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     65.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     65.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     65.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     65.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     65.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     65.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     65.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     65.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     65.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     65.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     65.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     65.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     65.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     65.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     65.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     65.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     65.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     65.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     65.54% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             23192753     20.38%     85.92% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite            16020371     14.08%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              113788078                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                    36648168                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.322074                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                20165295     55.02%     55.02% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     55.02% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     55.02% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     55.02% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     55.02% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     55.02% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     55.02% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     55.02% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     55.02% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     55.02% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     55.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     55.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     55.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%     55.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     55.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     55.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     55.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     55.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     55.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     55.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     55.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     55.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     55.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     55.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     55.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     55.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     55.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     55.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     55.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     55.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     55.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     55.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     55.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     55.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     55.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     55.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     55.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     55.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     55.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     55.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     55.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     55.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     55.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     55.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     55.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     55.02% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                9835601     26.84%     81.86% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite               6647272     18.14%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses              150436212                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads          329567114                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses    112367215                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes         126694455                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                  117728312                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                 113788078                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded              180461                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined         8784830                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued            903573                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved            256                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined     22325879                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples      64439220                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.765820                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.179376                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            13728476     21.30%     21.30% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             9779328     15.18%     36.48% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2            21797313     33.83%     70.31% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3            16272948     25.25%     95.56% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             2710495      4.21%     99.77% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              150660      0.23%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            5                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        64439220                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.765091                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.memDep0.conflictingLoads           1326762                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores           697136                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads             23737854                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores            16328787                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads               313460805                       # number of misc regfile reads
system.cpu.misc_regfile_writes                 360229                       # number of misc regfile writes
system.cpu.numCycles                         64465829                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.timesIdled                             481                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.vec_regfile_reads                    95990                       # number of vector regfile reads
system.cpu.vec_regfile_writes                   97202                       # number of vector regfile writes
system.cpu.workload.numSyscalls                    90                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests           88                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        59674                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        120219                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                25465021                       # Number of BP lookups
system.cpu.branchPred.condPredicted          20262796                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect            645128                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups             10451527                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                10083652                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             96.480179                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                 1495668                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                349                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          362344                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             356233                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses             6111                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted         1400                       # Number of mispredicted indirect branches.
system.cpu.commit.commitSquashedInsts         7666811                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls          180205                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts            485434                       # The number of times a branch was mispredicted
system.cpu.commit.numCommittedDist::samples     63209820                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::mean     1.726376                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::stdev     2.128812                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::0        23088276     36.53%     36.53% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::1        16712712     26.44%     62.97% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::2         6879551     10.88%     73.85% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::3         6309461      9.98%     83.83% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::4         2980170      4.71%     88.55% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::5         1901889      3.01%     91.56% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::6         1555243      2.46%     94.02% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::7         1298005      2.05%     96.07% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::8         2484513      3.93%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::total     63209820                       # Number of insts commited each cycle
system.cpu.commit.instsCommitted            100000005                       # Number of instructions committed
system.cpu.commit.opsCommitted              109123919                       # Number of ops (including micro ops) committed
system.cpu.commit.memRefs                    37273419                       # Number of memory references committed
system.cpu.commit.loads                      21632609                       # Number of loads committed
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.membars                       90058                       # Number of memory barriers committed
system.cpu.commit.branches                   21269205                       # Number of branches committed
system.cpu.commit.vector                            0                       # Number of committed Vector instructions.
system.cpu.commit.floating                          0                       # Number of committed floating point instructions.
system.cpu.commit.integer                    87226995                       # Number of committed integer instructions.
system.cpu.commit.functionCalls               1101808                       # Number of function calls committed.
system.cpu.commit.committedInstType_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntAlu     71426310     65.45%     65.45% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntMult       424190      0.39%     65.84% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntDiv            0      0.00%     65.84% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatAdd            0      0.00%     65.84% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     65.84% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCvt            0      0.00%     65.84% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     65.84% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     65.84% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     65.84% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     65.84% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     65.84% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAdd            0      0.00%     65.84% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     65.84% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAlu            0      0.00%     65.84% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     65.84% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCvt            0      0.00%     65.84% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMisc            0      0.00%     65.84% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     65.84% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     65.84% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShift            0      0.00%     65.84% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     65.84% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     65.84% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     65.84% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     65.84% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     65.84% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     65.84% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     65.84% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     65.84% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     65.84% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     65.84% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     65.84% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     65.84% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     65.84% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     65.84% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     65.84% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     65.84% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     65.84% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     65.84% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     65.84% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     65.84% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     65.84% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     65.84% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     65.84% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     65.84% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     65.84% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     65.84% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemRead     21632609     19.82%     85.67% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemWrite     15640810     14.33%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::total    109123919                       # Class of committed instruction
system.cpu.commit.commitEligibleSamples       2484513                       # number cycles where commit BW limit reached
system.cpu.dcache.demand_hits::.cpu.data     35287581                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         35287581                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     35290952                       # number of overall hits
system.cpu.dcache.overall_hits::total        35290952                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       132081                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         132081                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       132122                       # number of overall misses
system.cpu.dcache.overall_misses::total        132122                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   8444365624                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   8444365624                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   8444365624                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   8444365624                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     35419662                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     35419662                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     35423074                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     35423074                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.003729                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.003729                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.003730                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.003730                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 63933.235091                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 63933.235091                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 63913.395377                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 63913.395377                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets       224260                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets            2349                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    95.470413                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        59629                       # number of writebacks
system.cpu.dcache.writebacks::total             59629                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        71979                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        71979                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        71979                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        71979                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        60102                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        60102                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        60139                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        60139                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   3862374750                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   3862374750                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   3864447250                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   3864447250                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.001697                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.001697                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.001698                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.001698                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 64263.664271                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 64263.664271                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 64258.588437                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 64258.588437                       # average overall mshr miss latency
system.cpu.dcache.replacements                  59629                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     20666983                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        20666983                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        37627                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         37627                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   2493380000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   2493380000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     20704610                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     20704610                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.001817                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.001817                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 66265.713450                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 66265.713450                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        13568                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        13568                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        24059                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        24059                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   1628366000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   1628366000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.001162                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001162                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 67682.197930                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 67682.197930                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     14620598                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       14620598                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        94454                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        94454                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   5950985624                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   5950985624                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     14715052                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     14715052                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.006419                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.006419                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 63004.061490                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 63004.061490                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        58411                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        58411                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        36043                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        36043                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   2234008750                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   2234008750                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002449                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002449                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 61981.764836                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 61981.764836                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data         3371                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total          3371                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           41                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           41                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         3412                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         3412                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.012016                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.012016                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data           37                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total           37                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data      2072500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total      2072500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.010844                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.010844                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 56013.513514                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 56013.513514                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        90367                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        90367                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            4                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            4                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data       252750                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       252750                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        90371                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        90371                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.000044                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.000044                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 63187.500000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 63187.500000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data            2                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            2                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            2                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data       114625                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total       114625                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.000022                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.000022                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 57312.500000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 57312.500000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data        90057                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        90057                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        90057                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        90057                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  40291142500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.245332                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            35531517                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             60141                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            590.803562                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            148000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   511.245332                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.998526                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.998526                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           18                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          141                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          313                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           34                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         142474149                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        142474149                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  40291142500                       # Cumulative time (in ticks) in various power states
system.cpu.decode.idleCycles                  4067021                       # Number of cycles decode is idle
system.cpu.decode.blockedCycles              11138499                       # Number of cycles decode is blocked
system.cpu.decode.runCycles                  46150871                       # Number of cycles decode is running
system.cpu.decode.unblockCycles               2595846                       # Number of cycles decode is unblocking
system.cpu.decode.squashCycles                 486983                       # Number of cycles decode is squashing
system.cpu.decode.branchResolved              9762232                       # Number of times decode resolved a  branch
system.cpu.decode.branchMispred                160075                       # Number of times decode detected a branch misprediction
system.cpu.decode.decodedInsts              121241323                       # Number of instructions handled by decode
system.cpu.decode.squashedInsts               3370718                       # Number of squashed instructions handled by decode
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  40291142500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  40291142500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  40291142500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  40291142500                       # Cumulative time (in ticks) in various power states
system.cpu.fetch.icacheStallCycles             645137                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.insts                      118103667                       # Number of instructions fetch has processed
system.cpu.fetch.branches                    25465021                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches           11935553                       # Number of branches that fetch has predicted taken
system.cpu.fetch.cycles                      63140900                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.squashCycles                 1293422                       # Number of cycles fetch has spent squashing
system.cpu.fetch.miscStallCycles                  119                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.cpu.fetch.pendingTrapStallCycles          6037                       # Number of stall cycles due to pending traps
system.cpu.fetch.icacheWaitRetryStallCycles          316                       # Number of stall cycles due to full MSHR
system.cpu.fetch.cacheLines                  30076754                       # Number of cache lines fetched
system.cpu.fetch.icacheSquashes                   268                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.nisnDist::samples           64439220                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::mean              2.005940                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::stdev             1.138119                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::0                 10424559     16.18%     16.18% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::1                 10270584     15.94%     32.12% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::2                 12241613     19.00%     51.11% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::3                 31502464     48.89%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::max_value                3                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::total             64439220                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.395016                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.832035                       # Number of inst fetches per cycle
system.cpu.icache.demand_hits::.cpu.inst     30076253                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         30076253                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     30076253                       # number of overall hits
system.cpu.icache.overall_hits::total        30076253                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          500                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            500                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          500                       # number of overall misses
system.cpu.icache.overall_misses::total           500                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     27528619                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     27528619                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     27528619                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     27528619                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     30076753                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     30076753                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     30076753                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     30076753                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000017                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000017                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000017                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000017                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 55057.238000                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 55057.238000                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 55057.238000                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 55057.238000                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         7186                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs               101                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    71.148515                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks           41                       # number of writebacks
system.cpu.icache.writebacks::total                41                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst           92                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           92                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst           92                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           92                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst          408                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          408                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          408                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          408                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     23759620                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     23759620                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     23759620                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     23759620                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000014                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000014                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000014                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000014                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 58234.362745                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 58234.362745                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 58234.362745                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 58234.362745                       # average overall mshr miss latency
system.cpu.icache.replacements                     41                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     30076253                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        30076253                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          500                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           500                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     27528619                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     27528619                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     30076753                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     30076753                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000017                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000017                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 55057.238000                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 55057.238000                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst           92                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           92                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          408                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          408                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     23759620                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     23759620                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000014                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000014                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 58234.362745                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 58234.362745                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  40291142500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           366.513995                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            30076661                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               408                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          73717.306373                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             77000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   366.513995                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.715848                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.715848                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          367                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          367                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.716797                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         120307420                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        120307420                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  40291142500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  40291142500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  40291142500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  40291142500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  40291142500                       # Cumulative time (in ticks) in various power states
system.cpu.lsq0.forwLoads                     1718566                       # Number of loads that had data forwarded from stores
system.cpu.lsq0.squashedLoads                 2105239                       # Number of loads squashed
system.cpu.lsq0.ignoredResponses                   24                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq0.memOrderViolation                 857                       # Number of memory ordering violations
system.cpu.lsq0.squashedStores                 687976                       # Number of stores squashed
system.cpu.lsq0.rescheduledLoads               269050                       # Number of loads that were rescheduled
system.cpu.lsq0.blockedByCache                   2330                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.power_state.pwrStateResidencyTicks::ON  40291142500                       # Cumulative time (in ticks) in various power states
system.cpu.rename.squashCycles                 486983                       # Number of cycles rename is squashing
system.cpu.rename.idleCycles                  7366973                       # Number of cycles rename is idle
system.cpu.rename.blockCycles                 3050863                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles        4527507                       # count of cycles rename stalledfor serializing inst
system.cpu.rename.runCycles                  45292021                       # Number of cycles rename is running
system.cpu.rename.unblockCycles               3714873                       # Number of cycles rename is unblocking
system.cpu.rename.renamedInsts              119027812                       # Number of instructions processed by rename
system.cpu.rename.squashedInsts                960789                       # Number of squashed instructions processed by rename
system.cpu.rename.ROBFullEvents                781828                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                   1466                       # Number of times rename has blocked due to IQ full
system.cpu.rename.SQFullEvents                1548795                       # Number of times rename has blocked due to SQ full
system.cpu.rename.renamedOperands           136770484                       # Number of destination operands rename has renamed
system.cpu.rename.lookups                   520623498                       # Number of register rename lookups that rename has made
system.cpu.rename.intLookups                120745856                       # Number of integer rename lookups
system.cpu.rename.vecLookups                    98612                       # Number of vector rename lookups
system.cpu.rename.committedMaps             124074832                       # Number of HB maps that are committed
system.cpu.rename.undoneMaps                 12695611                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializing                   90432                       # count of serializing insts renamed
system.cpu.rename.tempSerializing               90399                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   4684724                       # count of insts added to the skid buffer
system.cpu.rob.reads                        177506872                       # The number of ROB reads
system.cpu.rob.writes                       234810984                       # The number of ROB writes
system.cpu.thread_0.numInsts                100000005                       # Number of Instructions committed
system.cpu.thread_0.numOps                  109123919                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.avgPriority_.writebacks::samples     59578.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       400.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     59233.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000267446250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         3452                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         3452                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              187057                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              56150                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       60549                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      59582                       # Number of write requests accepted
system.mem_ctrls.readBursts                     60549                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    59582                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    916                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     4                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.02                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.78                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 60549                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                59582                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   53334                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    5560                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     730                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       8                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   2081                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   2137                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   3147                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   3460                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   3463                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   3484                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   3455                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   3457                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   3457                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   3457                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   3473                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   3534                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   3481                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   3583                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   3536                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   3452                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   3452                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   3452                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples         3452                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      17.272306                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     17.029528                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      9.523569                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31           3445     99.80%     99.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63             4      0.12%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95             1      0.03%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159            1      0.03%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::544-575            1      0.03%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          3452                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         3452                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.252028                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.222262                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.006317                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             1316     38.12%     38.12% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               53      1.54%     39.66% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             1982     57.42%     97.07% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              100      2.90%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      0.03%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          3452                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                   58624                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                 3875136                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              3813248                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                     96.18                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     94.64                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   40290496875                       # Total gap between requests
system.mem_ctrls.avgGap                     335388.01                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        25600                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data      3790912                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks      3811456                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 635375.380581476376                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 94087974.794956475496                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 94597863.537873119116                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst          408                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data        60141                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks        59582                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     11002500                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data   1938870375                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 958679950625                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     26966.91                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     32238.75                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  16090093.50                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        26112                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data      3849024                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total       3875136                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        26112                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        26112                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks      3367232                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total      3367232                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst          408                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data        60141                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total          60549                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks        52613                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total         52613                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst       648083                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data     95530277                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total         96178360                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst       648083                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total       648083                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks     83572512                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total        83572512                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks     83572512                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst       648083                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data     95530277                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       179750872                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                59633                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts               59554                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0         3273                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1         3347                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2         3313                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3         3459                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4         6655                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5         6438                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6         3329                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7         3330                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8         3440                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9         3300                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10         3370                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11         3428                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12         3149                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13         3356                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14         3166                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15         3280                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0         3273                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1         3373                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2         3267                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3         3462                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4         6661                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5         6415                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6         3243                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7         3353                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8         3470                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9         3252                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10         3359                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11         3433                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12         3161                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13         3369                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14         3176                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15         3287                       # Per bank write bursts
system.mem_ctrls.dram.totQLat               831754125                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat             298165000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         1949872875                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                13947.88                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           32697.88                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits               34065                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits              40350                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            57.12                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           67.75                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples        44765                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   170.387401                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   111.401108                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   211.480143                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127        27098     60.53%     60.53% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255         7877     17.60%     78.13% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383         4919     10.99%     89.12% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511         1223      2.73%     91.85% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639         1106      2.47%     94.32% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          575      1.28%     95.61% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          361      0.81%     96.41% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          437      0.98%     97.39% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151         1169      2.61%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total        44765                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead               3816512                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten            3811456                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW               94.723350                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW               94.597864                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    1.48                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                0.74                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.74                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               62.44                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  40291142500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy       184169160                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy        97869255                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy      236648160                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy     172505340                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 3180147360.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy  15355866120                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy   2540543040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   21767748435                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   540.261385                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE   6464887625                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   1345240000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  32481014875                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy       135502920                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy        72013920                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy      189131460                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy     138366540                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 3180147360.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy  13585751070                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy   4031166240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   21332079510                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   529.448365                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  10354783500                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   1345240000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  28591119000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  40291142500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              23131                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        52613                       # Transaction distribution
system.membus.trans_dist::WritebackClean         7057                       # Transaction distribution
system.membus.trans_dist::ReadExReq             37418                       # Transaction distribution
system.membus.trans_dist::ReadExResp            37418                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            408                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         22723                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side_port::system.mem_ctrls.port          857                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side_port::system.mem_ctrls.port       179911                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 180768                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side_port::system.mem_ctrls.port        28736                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side_port::system.mem_ctrls.port      7665280                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                 7694016                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             60549                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.001519                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.038951                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   60457     99.85%     99.85% # Request fanout histogram
system.membus.snoop_fanout::1                      92      0.15%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total               60549                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  40291142500                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy           410084625                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy            2165250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer2.occupancy          322766375                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.8                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
