#Timing report of worst 100 path(s)
# Unit scale: 1e-09 seconds
# Output precision: 3

#Path 1
Startpoint: matrix_multiplication.ram+matrix_C11.single_port_ram+u_single_port_ram^out~13.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~13.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                         Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                                         0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                  0.000     0.000
matrix_multiplication.ram+matrix_C11.single_port_ram+u_single_port_ram^out~13.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_C11.single_port_ram+u_single_port_ram^out~13.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
matrix_multiplication^data_from_out_mat~13.in[2] (.names)                                                                    0.627     1.903
matrix_multiplication^data_from_out_mat~13.out[0] (.names)                                                                   0.235     2.138
out:matrix_multiplication^data_from_out_mat~13.outpad[0] (.output)                                                           2.370     4.509
data arrival time                                                                                                                      4.509

clock matrix_multiplication^clk (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                                         0.000     0.000
clock uncertainty                                                                                                            0.000     0.000
output external delay                                                                                                        0.000     0.000
data required time                                                                                                                     0.000
--------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                     0.000
data arrival time                                                                                                                     -4.509
--------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                      -4.509


#Path 2
Startpoint: matrix_multiplication.ram+matrix_C11.single_port_ram+u_single_port_ram^out~0.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~0.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                        Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                                        0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                 0.000     0.000
matrix_multiplication.ram+matrix_C11.single_port_ram+u_single_port_ram^out~0.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_C11.single_port_ram+u_single_port_ram^out~0.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
matrix_multiplication^data_from_out_mat~0.in[2] (.names)                                                                    1.048     2.324
matrix_multiplication^data_from_out_mat~0.out[0] (.names)                                                                   0.235     2.559
out:matrix_multiplication^data_from_out_mat~0.outpad[0] (.output)                                                           1.915     4.474
data arrival time                                                                                                                     4.474

clock matrix_multiplication^clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                                        0.000     0.000
clock uncertainty                                                                                                           0.000     0.000
output external delay                                                                                                       0.000     0.000
data required time                                                                                                                    0.000
-------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                    0.000
data arrival time                                                                                                                    -4.474
-------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                     -4.474


#Path 3
Startpoint: matrix_multiplication.ram+matrix_C11.single_port_ram+u_single_port_ram^out~26.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~26.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                         Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                                         0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                  0.000     0.000
matrix_multiplication.ram+matrix_C11.single_port_ram+u_single_port_ram^out~26.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_C11.single_port_ram+u_single_port_ram^out~26.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
matrix_multiplication^data_from_out_mat~26.in[2] (.names)                                                                    0.913     2.190
matrix_multiplication^data_from_out_mat~26.out[0] (.names)                                                                   0.235     2.425
out:matrix_multiplication^data_from_out_mat~26.outpad[0] (.output)                                                           1.780     4.205
data arrival time                                                                                                                      4.205

clock matrix_multiplication^clk (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                                         0.000     0.000
clock uncertainty                                                                                                            0.000     0.000
output external delay                                                                                                        0.000     0.000
data required time                                                                                                                     0.000
--------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                     0.000
data arrival time                                                                                                                     -4.205
--------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                      -4.205


#Path 4
Startpoint: matrix_multiplication.ram+matrix_C01.single_port_ram+u_single_port_ram^out~2.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~2.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                        Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                                        0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                 0.000     0.000
matrix_multiplication.ram+matrix_C01.single_port_ram+u_single_port_ram^out~2.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_C01.single_port_ram+u_single_port_ram^out~2.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
matrix_multiplication^data_from_out_mat~2.in[1] (.names)                                                                    0.909     2.185
matrix_multiplication^data_from_out_mat~2.out[0] (.names)                                                                   0.235     2.420
out:matrix_multiplication^data_from_out_mat~2.outpad[0] (.output)                                                           1.764     4.184
data arrival time                                                                                                                     4.184

clock matrix_multiplication^clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                                        0.000     0.000
clock uncertainty                                                                                                           0.000     0.000
output external delay                                                                                                       0.000     0.000
data required time                                                                                                                    0.000
-------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                    0.000
data arrival time                                                                                                                    -4.184
-------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                     -4.184


#Path 5
Startpoint: matrix_multiplication.ram+matrix_C11.single_port_ram+u_single_port_ram^out~9.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~9.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                        Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                                        0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                 0.000     0.000
matrix_multiplication.ram+matrix_C11.single_port_ram+u_single_port_ram^out~9.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_C11.single_port_ram+u_single_port_ram^out~9.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
matrix_multiplication^data_from_out_mat~9.in[2] (.names)                                                                    0.763     2.040
matrix_multiplication^data_from_out_mat~9.out[0] (.names)                                                                   0.235     2.275
out:matrix_multiplication^data_from_out_mat~9.outpad[0] (.output)                                                           1.901     4.176
data arrival time                                                                                                                     4.176

clock matrix_multiplication^clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                                        0.000     0.000
clock uncertainty                                                                                                           0.000     0.000
output external delay                                                                                                       0.000     0.000
data required time                                                                                                                    0.000
-------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                    0.000
data arrival time                                                                                                                    -4.176
-------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                     -4.176


#Path 6
Startpoint: matrix_multiplication.ram+matrix_C11.single_port_ram+u_single_port_ram^out~17.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~17.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                         Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                                         0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                  0.000     0.000
matrix_multiplication.ram+matrix_C11.single_port_ram+u_single_port_ram^out~17.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_C11.single_port_ram+u_single_port_ram^out~17.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
matrix_multiplication^data_from_out_mat~17.in[2] (.names)                                                                    0.901     2.178
matrix_multiplication^data_from_out_mat~17.out[0] (.names)                                                                   0.235     2.413
out:matrix_multiplication^data_from_out_mat~17.outpad[0] (.output)                                                           1.757     4.169
data arrival time                                                                                                                      4.169

clock matrix_multiplication^clk (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                                         0.000     0.000
clock uncertainty                                                                                                            0.000     0.000
output external delay                                                                                                        0.000     0.000
data required time                                                                                                                     0.000
--------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                     0.000
data arrival time                                                                                                                     -4.169
--------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                      -4.169


#Path 7
Startpoint: matrix_multiplication.ram+matrix_C11.single_port_ram+u_single_port_ram^out~35.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~35.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                         Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                                         0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                  0.000     0.000
matrix_multiplication.ram+matrix_C11.single_port_ram+u_single_port_ram^out~35.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_C11.single_port_ram+u_single_port_ram^out~35.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
matrix_multiplication^data_from_out_mat~35.in[2] (.names)                                                                    0.763     2.040
matrix_multiplication^data_from_out_mat~35.out[0] (.names)                                                                   0.235     2.275
out:matrix_multiplication^data_from_out_mat~35.outpad[0] (.output)                                                           1.840     4.115
data arrival time                                                                                                                      4.115

clock matrix_multiplication^clk (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                                         0.000     0.000
clock uncertainty                                                                                                            0.000     0.000
output external delay                                                                                                        0.000     0.000
data required time                                                                                                                     0.000
--------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                     0.000
data arrival time                                                                                                                     -4.115
--------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                      -4.115


#Path 8
Startpoint: matrix_multiplication.ram+matrix_C11.single_port_ram+u_single_port_ram^out~59.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~59.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                         Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                                         0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                  0.000     0.000
matrix_multiplication.ram+matrix_C11.single_port_ram+u_single_port_ram^out~59.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_C11.single_port_ram+u_single_port_ram^out~59.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
matrix_multiplication^data_from_out_mat~59.in[2] (.names)                                                                    0.618     1.895
matrix_multiplication^data_from_out_mat~59.out[0] (.names)                                                                   0.235     2.130
out:matrix_multiplication^data_from_out_mat~59.outpad[0] (.output)                                                           1.906     4.036
data arrival time                                                                                                                      4.036

clock matrix_multiplication^clk (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                                         0.000     0.000
clock uncertainty                                                                                                            0.000     0.000
output external delay                                                                                                        0.000     0.000
data required time                                                                                                                     0.000
--------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                     0.000
data arrival time                                                                                                                     -4.036
--------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                      -4.036


#Path 9
Startpoint: matrix_multiplication.ram+matrix_C01.single_port_ram+u_single_port_ram^out~62.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~62.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                         Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                                         0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                  0.000     0.000
matrix_multiplication.ram+matrix_C01.single_port_ram+u_single_port_ram^out~62.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_C01.single_port_ram+u_single_port_ram^out~62.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
matrix_multiplication^data_from_out_mat~62.in[1] (.names)                                                                    0.762     2.038
matrix_multiplication^data_from_out_mat~62.out[0] (.names)                                                                   0.235     2.273
out:matrix_multiplication^data_from_out_mat~62.outpad[0] (.output)                                                           1.722     3.995
data arrival time                                                                                                                      3.995

clock matrix_multiplication^clk (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                                         0.000     0.000
clock uncertainty                                                                                                            0.000     0.000
output external delay                                                                                                        0.000     0.000
data required time                                                                                                                     0.000
--------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                     0.000
data arrival time                                                                                                                     -3.995
--------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                      -3.995


#Path 10
Startpoint: matrix_multiplication.ram+matrix_C11.single_port_ram+u_single_port_ram^out~63.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~63.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                         Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                                         0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                  0.000     0.000
matrix_multiplication.ram+matrix_C11.single_port_ram+u_single_port_ram^out~63.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_C11.single_port_ram+u_single_port_ram^out~63.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
matrix_multiplication^data_from_out_mat~63.in[2] (.names)                                                                    0.898     2.174
matrix_multiplication^data_from_out_mat~63.out[0] (.names)                                                                   0.235     2.409
out:matrix_multiplication^data_from_out_mat~63.outpad[0] (.output)                                                           1.576     3.986
data arrival time                                                                                                                      3.986

clock matrix_multiplication^clk (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                                         0.000     0.000
clock uncertainty                                                                                                            0.000     0.000
output external delay                                                                                                        0.000     0.000
data required time                                                                                                                     0.000
--------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                     0.000
data arrival time                                                                                                                     -3.986
--------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                      -3.986


#Path 11
Startpoint: matrix_multiplication.ram+matrix_C10.single_port_ram+u_single_port_ram^out~45.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~45.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                         Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                                         0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                  0.000     0.000
matrix_multiplication.ram+matrix_C10.single_port_ram+u_single_port_ram^out~45.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_C10.single_port_ram+u_single_port_ram^out~45.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
matrix_multiplication^data_from_out_mat~45.in[3] (.names)                                                                    0.754     2.030
matrix_multiplication^data_from_out_mat~45.out[0] (.names)                                                                   0.235     2.265
out:matrix_multiplication^data_from_out_mat~45.outpad[0] (.output)                                                           1.713     3.979
data arrival time                                                                                                                      3.979

clock matrix_multiplication^clk (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                                         0.000     0.000
clock uncertainty                                                                                                            0.000     0.000
output external delay                                                                                                        0.000     0.000
data required time                                                                                                                     0.000
--------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                     0.000
data arrival time                                                                                                                     -3.979
--------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                      -3.979


#Path 12
Startpoint: matrix_multiplication.ram+matrix_C01.single_port_ram+u_single_port_ram^out~50.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~50.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                         Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                                         0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                  0.000     0.000
matrix_multiplication.ram+matrix_C01.single_port_ram+u_single_port_ram^out~50.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_C01.single_port_ram+u_single_port_ram^out~50.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
matrix_multiplication^data_from_out_mat~50.in[1] (.names)                                                                    0.898     2.174
matrix_multiplication^data_from_out_mat~50.out[0] (.names)                                                                   0.235     2.409
out:matrix_multiplication^data_from_out_mat~50.outpad[0] (.output)                                                           1.521     3.930
data arrival time                                                                                                                      3.930

clock matrix_multiplication^clk (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                                         0.000     0.000
clock uncertainty                                                                                                            0.000     0.000
output external delay                                                                                                        0.000     0.000
data required time                                                                                                                     0.000
--------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                     0.000
data arrival time                                                                                                                     -3.930
--------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                      -3.930


#Path 13
Startpoint: matrix_multiplication.ram+matrix_C01.single_port_ram+u_single_port_ram^out~4.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~4.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                        Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                                        0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                 0.000     0.000
matrix_multiplication.ram+matrix_C01.single_port_ram+u_single_port_ram^out~4.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_C01.single_port_ram+u_single_port_ram^out~4.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
matrix_multiplication^data_from_out_mat~4.in[1] (.names)                                                                    1.183     2.459
matrix_multiplication^data_from_out_mat~4.out[0] (.names)                                                                   0.235     2.694
out:matrix_multiplication^data_from_out_mat~4.outpad[0] (.output)                                                           1.235     3.929
data arrival time                                                                                                                     3.929

clock matrix_multiplication^clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                                        0.000     0.000
clock uncertainty                                                                                                           0.000     0.000
output external delay                                                                                                       0.000     0.000
data required time                                                                                                                    0.000
-------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                    0.000
data arrival time                                                                                                                    -3.929
-------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                     -3.929


#Path 14
Startpoint: matrix_multiplication.ram+matrix_C01.single_port_ram+u_single_port_ram^out~61.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~61.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                         Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                                         0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                  0.000     0.000
matrix_multiplication.ram+matrix_C01.single_port_ram+u_single_port_ram^out~61.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_C01.single_port_ram+u_single_port_ram^out~61.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
matrix_multiplication^data_from_out_mat~61.in[1] (.names)                                                                    1.045     2.321
matrix_multiplication^data_from_out_mat~61.out[0] (.names)                                                                   0.235     2.556
out:matrix_multiplication^data_from_out_mat~61.outpad[0] (.output)                                                           1.370     3.926
data arrival time                                                                                                                      3.926

clock matrix_multiplication^clk (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                                         0.000     0.000
clock uncertainty                                                                                                            0.000     0.000
output external delay                                                                                                        0.000     0.000
data required time                                                                                                                     0.000
--------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                     0.000
data arrival time                                                                                                                     -3.926
--------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                      -3.926


#Path 15
Startpoint: matrix_multiplication.ram+matrix_C01.single_port_ram+u_single_port_ram^out~23.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~23.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                         Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                                         0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                  0.000     0.000
matrix_multiplication.ram+matrix_C01.single_port_ram+u_single_port_ram^out~23.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_C01.single_port_ram+u_single_port_ram^out~23.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
matrix_multiplication^data_from_out_mat~23.in[1] (.names)                                                                    0.896     2.172
matrix_multiplication^data_from_out_mat~23.out[0] (.names)                                                                   0.235     2.407
out:matrix_multiplication^data_from_out_mat~23.outpad[0] (.output)                                                           1.508     3.915
data arrival time                                                                                                                      3.915

clock matrix_multiplication^clk (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                                         0.000     0.000
clock uncertainty                                                                                                            0.000     0.000
output external delay                                                                                                        0.000     0.000
data required time                                                                                                                     0.000
--------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                     0.000
data arrival time                                                                                                                     -3.915
--------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                      -3.915


#Path 16
Startpoint: matrix_multiplication.ram+matrix_C11.single_port_ram+u_single_port_ram^out~56.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~56.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                         Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                                         0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                  0.000     0.000
matrix_multiplication.ram+matrix_C11.single_port_ram+u_single_port_ram^out~56.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_C11.single_port_ram+u_single_port_ram^out~56.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
matrix_multiplication^data_from_out_mat~56.in[2] (.names)                                                                    0.895     2.171
matrix_multiplication^data_from_out_mat~56.out[0] (.names)                                                                   0.235     2.406
out:matrix_multiplication^data_from_out_mat~56.outpad[0] (.output)                                                           1.498     3.904
data arrival time                                                                                                                      3.904

clock matrix_multiplication^clk (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                                         0.000     0.000
clock uncertainty                                                                                                            0.000     0.000
output external delay                                                                                                        0.000     0.000
data required time                                                                                                                     0.000
--------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                     0.000
data arrival time                                                                                                                     -3.904
--------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                      -3.904


#Path 17
Startpoint: matrix_multiplication.ram+matrix_C11.single_port_ram+u_single_port_ram^out~6.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~6.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                        Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                                        0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                 0.000     0.000
matrix_multiplication.ram+matrix_C11.single_port_ram+u_single_port_ram^out~6.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_C11.single_port_ram+u_single_port_ram^out~6.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
matrix_multiplication^data_from_out_mat~6.in[2] (.names)                                                                    0.766     2.043
matrix_multiplication^data_from_out_mat~6.out[0] (.names)                                                                   0.235     2.278
out:matrix_multiplication^data_from_out_mat~6.outpad[0] (.output)                                                           1.617     3.894
data arrival time                                                                                                                     3.894

clock matrix_multiplication^clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                                        0.000     0.000
clock uncertainty                                                                                                           0.000     0.000
output external delay                                                                                                       0.000     0.000
data required time                                                                                                                    0.000
-------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                    0.000
data arrival time                                                                                                                    -3.894
-------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                     -3.894


#Path 18
Startpoint: matrix_multiplication.ram+matrix_C11.single_port_ram+u_single_port_ram^out~3.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~3.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                        Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                                        0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                 0.000     0.000
matrix_multiplication.ram+matrix_C11.single_port_ram+u_single_port_ram^out~3.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_C11.single_port_ram+u_single_port_ram^out~3.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
matrix_multiplication^data_from_out_mat~3.in[2] (.names)                                                                    0.744     2.020
matrix_multiplication^data_from_out_mat~3.out[0] (.names)                                                                   0.235     2.255
out:matrix_multiplication^data_from_out_mat~3.outpad[0] (.output)                                                           1.629     3.885
data arrival time                                                                                                                     3.885

clock matrix_multiplication^clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                                        0.000     0.000
clock uncertainty                                                                                                           0.000     0.000
output external delay                                                                                                       0.000     0.000
data required time                                                                                                                    0.000
-------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                    0.000
data arrival time                                                                                                                    -3.885
-------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                     -3.885


#Path 19
Startpoint: matrix_multiplication.ram+matrix_C11.single_port_ram+u_single_port_ram^out~32.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~32.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                         Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                                         0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                  0.000     0.000
matrix_multiplication.ram+matrix_C11.single_port_ram+u_single_port_ram^out~32.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_C11.single_port_ram+u_single_port_ram^out~32.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
matrix_multiplication^data_from_out_mat~32.in[2] (.names)                                                                    0.620     1.896
matrix_multiplication^data_from_out_mat~32.out[0] (.names)                                                                   0.235     2.131
out:matrix_multiplication^data_from_out_mat~32.outpad[0] (.output)                                                           1.745     3.877
data arrival time                                                                                                                      3.877

clock matrix_multiplication^clk (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                                         0.000     0.000
clock uncertainty                                                                                                            0.000     0.000
output external delay                                                                                                        0.000     0.000
data required time                                                                                                                     0.000
--------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                     0.000
data arrival time                                                                                                                     -3.877
--------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                      -3.877


#Path 20
Startpoint: matrix_multiplication.ram+matrix_C01.single_port_ram+u_single_port_ram^out~11.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~11.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                         Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                                         0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                  0.000     0.000
matrix_multiplication.ram+matrix_C01.single_port_ram+u_single_port_ram^out~11.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_C01.single_port_ram+u_single_port_ram^out~11.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
matrix_multiplication^data_from_out_mat~11.in[1] (.names)                                                                    0.617     1.893
matrix_multiplication^data_from_out_mat~11.out[0] (.names)                                                                   0.235     2.128
out:matrix_multiplication^data_from_out_mat~11.outpad[0] (.output)                                                           1.748     3.876
data arrival time                                                                                                                      3.876

clock matrix_multiplication^clk (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                                         0.000     0.000
clock uncertainty                                                                                                            0.000     0.000
output external delay                                                                                                        0.000     0.000
data required time                                                                                                                     0.000
--------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                     0.000
data arrival time                                                                                                                     -3.876
--------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                      -3.876


#Path 21
Startpoint: matrix_multiplication.ram+matrix_C01.single_port_ram+u_single_port_ram^out~47.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~47.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                         Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                                         0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                  0.000     0.000
matrix_multiplication.ram+matrix_C01.single_port_ram+u_single_port_ram^out~47.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_C01.single_port_ram+u_single_port_ram^out~47.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
matrix_multiplication^data_from_out_mat~47.in[1] (.names)                                                                    0.757     2.034
matrix_multiplication^data_from_out_mat~47.out[0] (.names)                                                                   0.235     2.269
out:matrix_multiplication^data_from_out_mat~47.outpad[0] (.output)                                                           1.606     3.875
data arrival time                                                                                                                      3.875

clock matrix_multiplication^clk (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                                         0.000     0.000
clock uncertainty                                                                                                            0.000     0.000
output external delay                                                                                                        0.000     0.000
data required time                                                                                                                     0.000
--------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                     0.000
data arrival time                                                                                                                     -3.875
--------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                      -3.875


#Path 22
Startpoint: matrix_multiplication.ram+matrix_C01.single_port_ram+u_single_port_ram^out~46.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~46.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                         Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                                         0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                  0.000     0.000
matrix_multiplication.ram+matrix_C01.single_port_ram+u_single_port_ram^out~46.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_C01.single_port_ram+u_single_port_ram^out~46.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
matrix_multiplication^data_from_out_mat~46.in[1] (.names)                                                                    1.030     2.307
matrix_multiplication^data_from_out_mat~46.out[0] (.names)                                                                   0.235     2.542
out:matrix_multiplication^data_from_out_mat~46.outpad[0] (.output)                                                           1.330     3.872
data arrival time                                                                                                                      3.872

clock matrix_multiplication^clk (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                                         0.000     0.000
clock uncertainty                                                                                                            0.000     0.000
output external delay                                                                                                        0.000     0.000
data required time                                                                                                                     0.000
--------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                     0.000
data arrival time                                                                                                                     -3.872
--------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                      -3.872


#Path 23
Startpoint: matrix_multiplication.ram+matrix_C11.single_port_ram+u_single_port_ram^out~57.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~57.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                         Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                                         0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                  0.000     0.000
matrix_multiplication.ram+matrix_C11.single_port_ram+u_single_port_ram^out~57.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_C11.single_port_ram+u_single_port_ram^out~57.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
matrix_multiplication^data_from_out_mat~57.in[2] (.names)                                                                    0.618     1.894
matrix_multiplication^data_from_out_mat~57.out[0] (.names)                                                                   0.235     2.129
out:matrix_multiplication^data_from_out_mat~57.outpad[0] (.output)                                                           1.739     3.868
data arrival time                                                                                                                      3.868

clock matrix_multiplication^clk (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                                         0.000     0.000
clock uncertainty                                                                                                            0.000     0.000
output external delay                                                                                                        0.000     0.000
data required time                                                                                                                     0.000
--------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                     0.000
data arrival time                                                                                                                     -3.868
--------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                      -3.868


#Path 24
Startpoint: matrix_multiplication.ram+matrix_C01.single_port_ram+u_single_port_ram^out~16.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~16.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                         Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                                         0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                  0.000     0.000
matrix_multiplication.ram+matrix_C01.single_port_ram+u_single_port_ram^out~16.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_C01.single_port_ram+u_single_port_ram^out~16.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
matrix_multiplication^data_from_out_mat~16.in[1] (.names)                                                                    0.761     2.037
matrix_multiplication^data_from_out_mat~16.out[0] (.names)                                                                   0.235     2.272
out:matrix_multiplication^data_from_out_mat~16.outpad[0] (.output)                                                           1.594     3.866
data arrival time                                                                                                                      3.866

clock matrix_multiplication^clk (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                                         0.000     0.000
clock uncertainty                                                                                                            0.000     0.000
output external delay                                                                                                        0.000     0.000
data required time                                                                                                                     0.000
--------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                     0.000
data arrival time                                                                                                                     -3.866
--------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                      -3.866


#Path 25
Startpoint: matrix_multiplication.ram+matrix_C01.single_port_ram+u_single_port_ram^out~36.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~36.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                         Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                                         0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                  0.000     0.000
matrix_multiplication.ram+matrix_C01.single_port_ram+u_single_port_ram^out~36.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_C01.single_port_ram+u_single_port_ram^out~36.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
matrix_multiplication^data_from_out_mat~36.in[1] (.names)                                                                    0.885     2.161
matrix_multiplication^data_from_out_mat~36.out[0] (.names)                                                                   0.235     2.396
out:matrix_multiplication^data_from_out_mat~36.outpad[0] (.output)                                                           1.462     3.859
data arrival time                                                                                                                      3.859

clock matrix_multiplication^clk (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                                         0.000     0.000
clock uncertainty                                                                                                            0.000     0.000
output external delay                                                                                                        0.000     0.000
data required time                                                                                                                     0.000
--------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                     0.000
data arrival time                                                                                                                     -3.859
--------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                      -3.859


#Path 26
Startpoint: matrix_multiplication.ram+matrix_C01.single_port_ram+u_single_port_ram^out~7.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~7.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                        Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                                        0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                 0.000     0.000
matrix_multiplication.ram+matrix_C01.single_port_ram+u_single_port_ram^out~7.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_C01.single_port_ram+u_single_port_ram^out~7.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
matrix_multiplication^data_from_out_mat~7.in[1] (.names)                                                                    0.755     2.031
matrix_multiplication^data_from_out_mat~7.out[0] (.names)                                                                   0.235     2.266
out:matrix_multiplication^data_from_out_mat~7.outpad[0] (.output)                                                           1.520     3.787
data arrival time                                                                                                                     3.787

clock matrix_multiplication^clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                                        0.000     0.000
clock uncertainty                                                                                                           0.000     0.000
output external delay                                                                                                       0.000     0.000
data required time                                                                                                                    0.000
-------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                    0.000
data arrival time                                                                                                                    -3.787
-------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                     -3.787


#Path 27
Startpoint: matrix_multiplication.ram+matrix_C11.single_port_ram+u_single_port_ram^out~44.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~44.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                         Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                                         0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                  0.000     0.000
matrix_multiplication.ram+matrix_C11.single_port_ram+u_single_port_ram^out~44.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_C11.single_port_ram+u_single_port_ram^out~44.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
matrix_multiplication^data_from_out_mat~44.in[2] (.names)                                                                    0.757     2.034
matrix_multiplication^data_from_out_mat~44.out[0] (.names)                                                                   0.235     2.269
out:matrix_multiplication^data_from_out_mat~44.outpad[0] (.output)                                                           1.511     3.780
data arrival time                                                                                                                      3.780

clock matrix_multiplication^clk (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                                         0.000     0.000
clock uncertainty                                                                                                            0.000     0.000
output external delay                                                                                                        0.000     0.000
data required time                                                                                                                     0.000
--------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                     0.000
data arrival time                                                                                                                     -3.780
--------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                      -3.780


#Path 28
Startpoint: matrix_multiplication.ram+matrix_C01.single_port_ram+u_single_port_ram^out~51.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~51.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                         Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                                         0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                  0.000     0.000
matrix_multiplication.ram+matrix_C01.single_port_ram+u_single_port_ram^out~51.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_C01.single_port_ram+u_single_port_ram^out~51.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
matrix_multiplication^data_from_out_mat~51.in[1] (.names)                                                                    0.897     2.174
matrix_multiplication^data_from_out_mat~51.out[0] (.names)                                                                   0.235     2.409
out:matrix_multiplication^data_from_out_mat~51.outpad[0] (.output)                                                           1.356     3.765
data arrival time                                                                                                                      3.765

clock matrix_multiplication^clk (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                                         0.000     0.000
clock uncertainty                                                                                                            0.000     0.000
output external delay                                                                                                        0.000     0.000
data required time                                                                                                                     0.000
--------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                     0.000
data arrival time                                                                                                                     -3.765
--------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                      -3.765


#Path 29
Startpoint: matrix_multiplication.ram+matrix_C01.single_port_ram+u_single_port_ram^out~15.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~15.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                         Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                                         0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                  0.000     0.000
matrix_multiplication.ram+matrix_C01.single_port_ram+u_single_port_ram^out~15.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_C01.single_port_ram+u_single_port_ram^out~15.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
matrix_multiplication^data_from_out_mat~15.in[1] (.names)                                                                    0.763     2.040
matrix_multiplication^data_from_out_mat~15.out[0] (.names)                                                                   0.235     2.275
out:matrix_multiplication^data_from_out_mat~15.outpad[0] (.output)                                                           1.487     3.762
data arrival time                                                                                                                      3.762

clock matrix_multiplication^clk (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                                         0.000     0.000
clock uncertainty                                                                                                            0.000     0.000
output external delay                                                                                                        0.000     0.000
data required time                                                                                                                     0.000
--------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                     0.000
data arrival time                                                                                                                     -3.762
--------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                      -3.762


#Path 30
Startpoint: matrix_multiplication.ram+matrix_C01.single_port_ram+u_single_port_ram^out~34.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~34.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                         Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                                         0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                  0.000     0.000
matrix_multiplication.ram+matrix_C01.single_port_ram+u_single_port_ram^out~34.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_C01.single_port_ram+u_single_port_ram^out~34.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
matrix_multiplication^data_from_out_mat~34.in[1] (.names)                                                                    1.153     2.429
matrix_multiplication^data_from_out_mat~34.out[0] (.names)                                                                   0.235     2.664
out:matrix_multiplication^data_from_out_mat~34.outpad[0] (.output)                                                           1.097     3.761
data arrival time                                                                                                                      3.761

clock matrix_multiplication^clk (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                                         0.000     0.000
clock uncertainty                                                                                                            0.000     0.000
output external delay                                                                                                        0.000     0.000
data required time                                                                                                                     0.000
--------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                     0.000
data arrival time                                                                                                                     -3.761
--------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                      -3.761


#Path 31
Startpoint: matrix_multiplication.ram+matrix_C11.single_port_ram+u_single_port_ram^out~39.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~39.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                         Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                                         0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                  0.000     0.000
matrix_multiplication.ram+matrix_C11.single_port_ram+u_single_port_ram^out~39.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_C11.single_port_ram+u_single_port_ram^out~39.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
matrix_multiplication^data_from_out_mat~39.in[2] (.names)                                                                    0.751     2.028
matrix_multiplication^data_from_out_mat~39.out[0] (.names)                                                                   0.235     2.263
out:matrix_multiplication^data_from_out_mat~39.outpad[0] (.output)                                                           1.498     3.761
data arrival time                                                                                                                      3.761

clock matrix_multiplication^clk (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                                         0.000     0.000
clock uncertainty                                                                                                            0.000     0.000
output external delay                                                                                                        0.000     0.000
data required time                                                                                                                     0.000
--------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                     0.000
data arrival time                                                                                                                     -3.761
--------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                      -3.761


#Path 32
Startpoint: matrix_multiplication.ram+matrix_C01.single_port_ram+u_single_port_ram^out~12.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~12.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                         Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                                         0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                  0.000     0.000
matrix_multiplication.ram+matrix_C01.single_port_ram+u_single_port_ram^out~12.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_C01.single_port_ram+u_single_port_ram^out~12.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
matrix_multiplication^data_from_out_mat~12.in[1] (.names)                                                                    0.902     2.179
matrix_multiplication^data_from_out_mat~12.out[0] (.names)                                                                   0.235     2.414
out:matrix_multiplication^data_from_out_mat~12.outpad[0] (.output)                                                           1.340     3.754
data arrival time                                                                                                                      3.754

clock matrix_multiplication^clk (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                                         0.000     0.000
clock uncertainty                                                                                                            0.000     0.000
output external delay                                                                                                        0.000     0.000
data required time                                                                                                                     0.000
--------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                     0.000
data arrival time                                                                                                                     -3.754
--------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                      -3.754


#Path 33
Startpoint: matrix_multiplication.ram+matrix_C01.single_port_ram+u_single_port_ram^out~22.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~22.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                         Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                                         0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                  0.000     0.000
matrix_multiplication.ram+matrix_C01.single_port_ram+u_single_port_ram^out~22.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_C01.single_port_ram+u_single_port_ram^out~22.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
matrix_multiplication^data_from_out_mat~22.in[1] (.names)                                                                    1.042     2.318
matrix_multiplication^data_from_out_mat~22.out[0] (.names)                                                                   0.235     2.553
out:matrix_multiplication^data_from_out_mat~22.outpad[0] (.output)                                                           1.194     3.747
data arrival time                                                                                                                      3.747

clock matrix_multiplication^clk (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                                         0.000     0.000
clock uncertainty                                                                                                            0.000     0.000
output external delay                                                                                                        0.000     0.000
data required time                                                                                                                     0.000
--------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                     0.000
data arrival time                                                                                                                     -3.747
--------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                      -3.747


#Path 34
Startpoint: matrix_multiplication.ram+matrix_C01.single_port_ram+u_single_port_ram^out~30.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~30.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                         Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                                         0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                  0.000     0.000
matrix_multiplication.ram+matrix_C01.single_port_ram+u_single_port_ram^out~30.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_C01.single_port_ram+u_single_port_ram^out~30.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
matrix_multiplication^data_from_out_mat~30.in[1] (.names)                                                                    1.198     2.474
matrix_multiplication^data_from_out_mat~30.out[0] (.names)                                                                   0.235     2.709
out:matrix_multiplication^data_from_out_mat~30.outpad[0] (.output)                                                           1.036     3.745
data arrival time                                                                                                                      3.745

clock matrix_multiplication^clk (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                                         0.000     0.000
clock uncertainty                                                                                                            0.000     0.000
output external delay                                                                                                        0.000     0.000
data required time                                                                                                                     0.000
--------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                     0.000
data arrival time                                                                                                                     -3.745
--------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                      -3.745


#Path 35
Startpoint: matrix_multiplication.ram+matrix_C01.single_port_ram+u_single_port_ram^out~31.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~31.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                         Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                                         0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                  0.000     0.000
matrix_multiplication.ram+matrix_C01.single_port_ram+u_single_port_ram^out~31.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_C01.single_port_ram+u_single_port_ram^out~31.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
matrix_multiplication^data_from_out_mat~31.in[1] (.names)                                                                    0.768     2.045
matrix_multiplication^data_from_out_mat~31.out[0] (.names)                                                                   0.235     2.280
out:matrix_multiplication^data_from_out_mat~31.outpad[0] (.output)                                                           1.460     3.740
data arrival time                                                                                                                      3.740

clock matrix_multiplication^clk (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                                         0.000     0.000
clock uncertainty                                                                                                            0.000     0.000
output external delay                                                                                                        0.000     0.000
data required time                                                                                                                     0.000
--------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                     0.000
data arrival time                                                                                                                     -3.740
--------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                      -3.740


#Path 36
Startpoint: matrix_multiplication.ram+matrix_C01.single_port_ram+u_single_port_ram^out~49.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~49.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                         Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                                         0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                  0.000     0.000
matrix_multiplication.ram+matrix_C01.single_port_ram+u_single_port_ram^out~49.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_C01.single_port_ram+u_single_port_ram^out~49.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
matrix_multiplication^data_from_out_mat~49.in[1] (.names)                                                                    0.907     2.184
matrix_multiplication^data_from_out_mat~49.out[0] (.names)                                                                   0.235     2.419
out:matrix_multiplication^data_from_out_mat~49.outpad[0] (.output)                                                           1.321     3.740
data arrival time                                                                                                                      3.740

clock matrix_multiplication^clk (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                                         0.000     0.000
clock uncertainty                                                                                                            0.000     0.000
output external delay                                                                                                        0.000     0.000
data required time                                                                                                                     0.000
--------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                     0.000
data arrival time                                                                                                                     -3.740
--------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                      -3.740


#Path 37
Startpoint: matrix_multiplication.ram+matrix_C01.single_port_ram+u_single_port_ram^out~21.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~21.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                         Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                                         0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                  0.000     0.000
matrix_multiplication.ram+matrix_C01.single_port_ram+u_single_port_ram^out~21.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_C01.single_port_ram+u_single_port_ram^out~21.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
matrix_multiplication^data_from_out_mat~21.in[1] (.names)                                                                    0.761     2.038
matrix_multiplication^data_from_out_mat~21.out[0] (.names)                                                                   0.235     2.273
out:matrix_multiplication^data_from_out_mat~21.outpad[0] (.output)                                                           1.465     3.737
data arrival time                                                                                                                      3.737

clock matrix_multiplication^clk (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                                         0.000     0.000
clock uncertainty                                                                                                            0.000     0.000
output external delay                                                                                                        0.000     0.000
data required time                                                                                                                     0.000
--------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                     0.000
data arrival time                                                                                                                     -3.737
--------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                      -3.737


#Path 38
Startpoint: matrix_multiplication.ram+matrix_C01.single_port_ram+u_single_port_ram^out~29.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~29.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                         Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                                         0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                  0.000     0.000
matrix_multiplication.ram+matrix_C01.single_port_ram+u_single_port_ram^out~29.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_C01.single_port_ram+u_single_port_ram^out~29.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
matrix_multiplication^data_from_out_mat~29.in[1] (.names)                                                                    1.189     2.465
matrix_multiplication^data_from_out_mat~29.out[0] (.names)                                                                   0.235     2.700
out:matrix_multiplication^data_from_out_mat~29.outpad[0] (.output)                                                           1.037     3.737
data arrival time                                                                                                                      3.737

clock matrix_multiplication^clk (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                                         0.000     0.000
clock uncertainty                                                                                                            0.000     0.000
output external delay                                                                                                        0.000     0.000
data required time                                                                                                                     0.000
--------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                     0.000
data arrival time                                                                                                                     -3.737
--------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                      -3.737


#Path 39
Startpoint: matrix_multiplication.ram+matrix_C01.single_port_ram+u_single_port_ram^out~5.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~5.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                        Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                                        0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                 0.000     0.000
matrix_multiplication.ram+matrix_C01.single_port_ram+u_single_port_ram^out~5.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_C01.single_port_ram+u_single_port_ram^out~5.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
matrix_multiplication^data_from_out_mat~5.in[1] (.names)                                                                    1.166     2.442
matrix_multiplication^data_from_out_mat~5.out[0] (.names)                                                                   0.235     2.677
out:matrix_multiplication^data_from_out_mat~5.outpad[0] (.output)                                                           1.058     3.735
data arrival time                                                                                                                     3.735

clock matrix_multiplication^clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                                        0.000     0.000
clock uncertainty                                                                                                           0.000     0.000
output external delay                                                                                                       0.000     0.000
data required time                                                                                                                    0.000
-------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                    0.000
data arrival time                                                                                                                    -3.735
-------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                     -3.735


#Path 40
Startpoint: matrix_multiplication.ram+matrix_C01.single_port_ram+u_single_port_ram^out~58.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~58.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                         Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                                         0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                  0.000     0.000
matrix_multiplication.ram+matrix_C01.single_port_ram+u_single_port_ram^out~58.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_C01.single_port_ram+u_single_port_ram^out~58.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
matrix_multiplication^data_from_out_mat~58.in[1] (.names)                                                                    0.896     2.172
matrix_multiplication^data_from_out_mat~58.out[0] (.names)                                                                   0.235     2.407
out:matrix_multiplication^data_from_out_mat~58.outpad[0] (.output)                                                           1.321     3.728
data arrival time                                                                                                                      3.728

clock matrix_multiplication^clk (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                                         0.000     0.000
clock uncertainty                                                                                                            0.000     0.000
output external delay                                                                                                        0.000     0.000
data required time                                                                                                                     0.000
--------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                     0.000
data arrival time                                                                                                                     -3.728
--------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                      -3.728


#Path 41
Startpoint: matrix_multiplication.ram+matrix_C01.single_port_ram+u_single_port_ram^out~60.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~60.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                         Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                                         0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                  0.000     0.000
matrix_multiplication.ram+matrix_C01.single_port_ram+u_single_port_ram^out~60.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_C01.single_port_ram+u_single_port_ram^out~60.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
matrix_multiplication^data_from_out_mat~60.in[1] (.names)                                                                    0.889     2.166
matrix_multiplication^data_from_out_mat~60.out[0] (.names)                                                                   0.235     2.401
out:matrix_multiplication^data_from_out_mat~60.outpad[0] (.output)                                                           1.309     3.710
data arrival time                                                                                                                      3.710

clock matrix_multiplication^clk (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                                         0.000     0.000
clock uncertainty                                                                                                            0.000     0.000
output external delay                                                                                                        0.000     0.000
data required time                                                                                                                     0.000
--------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                     0.000
data arrival time                                                                                                                     -3.710
--------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                      -3.710


#Path 42
Startpoint: matrix_multiplication.ram+matrix_C01.single_port_ram+u_single_port_ram^out~1.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~1.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                        Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                                        0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                 0.000     0.000
matrix_multiplication.ram+matrix_C01.single_port_ram+u_single_port_ram^out~1.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_C01.single_port_ram+u_single_port_ram^out~1.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
matrix_multiplication^data_from_out_mat~1.in[1] (.names)                                                                    1.024     2.300
matrix_multiplication^data_from_out_mat~1.out[0] (.names)                                                                   0.235     2.535
out:matrix_multiplication^data_from_out_mat~1.outpad[0] (.output)                                                           1.174     3.709
data arrival time                                                                                                                     3.709

clock matrix_multiplication^clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                                        0.000     0.000
clock uncertainty                                                                                                           0.000     0.000
output external delay                                                                                                       0.000     0.000
data required time                                                                                                                    0.000
-------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                    0.000
data arrival time                                                                                                                    -3.709
-------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                     -3.709


#Path 43
Startpoint: matrix_multiplication.ram+matrix_C01.single_port_ram+u_single_port_ram^out~42.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~42.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                         Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                                         0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                  0.000     0.000
matrix_multiplication.ram+matrix_C01.single_port_ram+u_single_port_ram^out~42.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_C01.single_port_ram+u_single_port_ram^out~42.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
matrix_multiplication^data_from_out_mat~42.in[1] (.names)                                                                    0.756     2.033
matrix_multiplication^data_from_out_mat~42.out[0] (.names)                                                                   0.235     2.268
out:matrix_multiplication^data_from_out_mat~42.outpad[0] (.output)                                                           1.424     3.691
data arrival time                                                                                                                      3.691

clock matrix_multiplication^clk (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                                         0.000     0.000
clock uncertainty                                                                                                            0.000     0.000
output external delay                                                                                                        0.000     0.000
data required time                                                                                                                     0.000
--------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                     0.000
data arrival time                                                                                                                     -3.691
--------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                      -3.691


#Path 44
Startpoint: matrix_multiplication.ram+matrix_C01.single_port_ram+u_single_port_ram^out~28.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~28.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                         Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                                         0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                  0.000     0.000
matrix_multiplication.ram+matrix_C01.single_port_ram+u_single_port_ram^out~28.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_C01.single_port_ram+u_single_port_ram^out~28.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
matrix_multiplication^data_from_out_mat~28.in[1] (.names)                                                                    0.897     2.174
matrix_multiplication^data_from_out_mat~28.out[0] (.names)                                                                   0.235     2.409
out:matrix_multiplication^data_from_out_mat~28.outpad[0] (.output)                                                           1.255     3.664
data arrival time                                                                                                                      3.664

clock matrix_multiplication^clk (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                                         0.000     0.000
clock uncertainty                                                                                                            0.000     0.000
output external delay                                                                                                        0.000     0.000
data required time                                                                                                                     0.000
--------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                     0.000
data arrival time                                                                                                                     -3.664
--------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                      -3.664


#Path 45
Startpoint: matrix_multiplication.ram+matrix_C01.single_port_ram+u_single_port_ram^out~10.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~10.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                         Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                                         0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                  0.000     0.000
matrix_multiplication.ram+matrix_C01.single_port_ram+u_single_port_ram^out~10.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_C01.single_port_ram+u_single_port_ram^out~10.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
matrix_multiplication^data_from_out_mat~10.in[1] (.names)                                                                    0.900     2.176
matrix_multiplication^data_from_out_mat~10.out[0] (.names)                                                                   0.235     2.411
out:matrix_multiplication^data_from_out_mat~10.outpad[0] (.output)                                                           1.248     3.659
data arrival time                                                                                                                      3.659

clock matrix_multiplication^clk (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                                         0.000     0.000
clock uncertainty                                                                                                            0.000     0.000
output external delay                                                                                                        0.000     0.000
data required time                                                                                                                     0.000
--------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                     0.000
data arrival time                                                                                                                     -3.659
--------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                      -3.659


#Path 46
Startpoint: matrix_multiplication.ram+matrix_C01.single_port_ram+u_single_port_ram^out~25.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~25.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                         Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                                         0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                  0.000     0.000
matrix_multiplication.ram+matrix_C01.single_port_ram+u_single_port_ram^out~25.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_C01.single_port_ram+u_single_port_ram^out~25.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
matrix_multiplication^data_from_out_mat~25.in[1] (.names)                                                                    1.060     2.336
matrix_multiplication^data_from_out_mat~25.out[0] (.names)                                                                   0.235     2.571
out:matrix_multiplication^data_from_out_mat~25.outpad[0] (.output)                                                           1.071     3.642
data arrival time                                                                                                                      3.642

clock matrix_multiplication^clk (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                                         0.000     0.000
clock uncertainty                                                                                                            0.000     0.000
output external delay                                                                                                        0.000     0.000
data required time                                                                                                                     0.000
--------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                     0.000
data arrival time                                                                                                                     -3.642
--------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                      -3.642


#Path 47
Startpoint: matrix_multiplication.ram+matrix_C00.single_port_ram+u_single_port_ram^out~18.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~18.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                         Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                                         0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                  0.000     0.000
matrix_multiplication.ram+matrix_C00.single_port_ram+u_single_port_ram^out~18.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_C00.single_port_ram+u_single_port_ram^out~18.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
matrix_multiplication^data_from_out_mat~18.in[0] (.names)                                                                    1.200     2.476
matrix_multiplication^data_from_out_mat~18.out[0] (.names)                                                                   0.235     2.711
out:matrix_multiplication^data_from_out_mat~18.outpad[0] (.output)                                                           0.923     3.635
data arrival time                                                                                                                      3.635

clock matrix_multiplication^clk (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                                         0.000     0.000
clock uncertainty                                                                                                            0.000     0.000
output external delay                                                                                                        0.000     0.000
data required time                                                                                                                     0.000
--------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                     0.000
data arrival time                                                                                                                     -3.635
--------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                      -3.635


#Path 48
Startpoint: matrix_multiplication.ram+matrix_C01.single_port_ram+u_single_port_ram^out~24.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~24.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                         Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                                         0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                  0.000     0.000
matrix_multiplication.ram+matrix_C01.single_port_ram+u_single_port_ram^out~24.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_C01.single_port_ram+u_single_port_ram^out~24.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
matrix_multiplication^data_from_out_mat~24.in[1] (.names)                                                                    1.024     2.300
matrix_multiplication^data_from_out_mat~24.out[0] (.names)                                                                   0.235     2.535
out:matrix_multiplication^data_from_out_mat~24.outpad[0] (.output)                                                           1.098     3.633
data arrival time                                                                                                                      3.633

clock matrix_multiplication^clk (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                                         0.000     0.000
clock uncertainty                                                                                                            0.000     0.000
output external delay                                                                                                        0.000     0.000
data required time                                                                                                                     0.000
--------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                     0.000
data arrival time                                                                                                                     -3.633
--------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                      -3.633


#Path 49
Startpoint: matrix_multiplication.ram+matrix_C11.single_port_ram+u_single_port_ram^out~53.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~53.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                         Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                                         0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                  0.000     0.000
matrix_multiplication.ram+matrix_C11.single_port_ram+u_single_port_ram^out~53.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_C11.single_port_ram+u_single_port_ram^out~53.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
matrix_multiplication^data_from_out_mat~53.in[2] (.names)                                                                    0.621     1.898
matrix_multiplication^data_from_out_mat~53.out[0] (.names)                                                                   0.235     2.133
out:matrix_multiplication^data_from_out_mat~53.outpad[0] (.output)                                                           1.497     3.630
data arrival time                                                                                                                      3.630

clock matrix_multiplication^clk (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                                         0.000     0.000
clock uncertainty                                                                                                            0.000     0.000
output external delay                                                                                                        0.000     0.000
data required time                                                                                                                     0.000
--------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                     0.000
data arrival time                                                                                                                     -3.630
--------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                      -3.630


#Path 50
Startpoint: matrix_multiplication.ram+matrix_C01.single_port_ram+u_single_port_ram^out~43.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~43.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                         Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                                         0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                  0.000     0.000
matrix_multiplication.ram+matrix_C01.single_port_ram+u_single_port_ram^out~43.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_C01.single_port_ram+u_single_port_ram^out~43.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
matrix_multiplication^data_from_out_mat~43.in[1] (.names)                                                                    0.769     2.045
matrix_multiplication^data_from_out_mat~43.out[0] (.names)                                                                   0.235     2.280
out:matrix_multiplication^data_from_out_mat~43.outpad[0] (.output)                                                           1.349     3.629
data arrival time                                                                                                                      3.629

clock matrix_multiplication^clk (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                                         0.000     0.000
clock uncertainty                                                                                                            0.000     0.000
output external delay                                                                                                        0.000     0.000
data required time                                                                                                                     0.000
--------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                     0.000
data arrival time                                                                                                                     -3.629
--------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                      -3.629


#Path 51
Startpoint: matrix_multiplication.ram+matrix_C01.single_port_ram+u_single_port_ram^out~20.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~20.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                         Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                                         0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                  0.000     0.000
matrix_multiplication.ram+matrix_C01.single_port_ram+u_single_port_ram^out~20.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_C01.single_port_ram+u_single_port_ram^out~20.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
matrix_multiplication^data_from_out_mat~20.in[1] (.names)                                                                    0.907     2.184
matrix_multiplication^data_from_out_mat~20.out[0] (.names)                                                                   0.235     2.419
out:matrix_multiplication^data_from_out_mat~20.outpad[0] (.output)                                                           1.208     3.627
data arrival time                                                                                                                      3.627

clock matrix_multiplication^clk (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                                         0.000     0.000
clock uncertainty                                                                                                            0.000     0.000
output external delay                                                                                                        0.000     0.000
data required time                                                                                                                     0.000
--------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                     0.000
data arrival time                                                                                                                     -3.627
--------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                      -3.627


#Path 52
Startpoint: matrix_multiplication.ram+matrix_C01.single_port_ram+u_single_port_ram^out~52.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~52.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                         Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                                         0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                  0.000     0.000
matrix_multiplication.ram+matrix_C01.single_port_ram+u_single_port_ram^out~52.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_C01.single_port_ram+u_single_port_ram^out~52.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
matrix_multiplication^data_from_out_mat~52.in[1] (.names)                                                                    0.623     1.899
matrix_multiplication^data_from_out_mat~52.out[0] (.names)                                                                   0.235     2.134
out:matrix_multiplication^data_from_out_mat~52.outpad[0] (.output)                                                           1.486     3.620
data arrival time                                                                                                                      3.620

clock matrix_multiplication^clk (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                                         0.000     0.000
clock uncertainty                                                                                                            0.000     0.000
output external delay                                                                                                        0.000     0.000
data required time                                                                                                                     0.000
--------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                     0.000
data arrival time                                                                                                                     -3.620
--------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                      -3.620


#Path 53
Startpoint: matrix_multiplication.ram+matrix_C01.single_port_ram+u_single_port_ram^out~37.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~37.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                         Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                                         0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                  0.000     0.000
matrix_multiplication.ram+matrix_C01.single_port_ram+u_single_port_ram^out~37.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_C01.single_port_ram+u_single_port_ram^out~37.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
matrix_multiplication^data_from_out_mat~37.in[1] (.names)                                                                    0.898     2.175
matrix_multiplication^data_from_out_mat~37.out[0] (.names)                                                                   0.235     2.410
out:matrix_multiplication^data_from_out_mat~37.outpad[0] (.output)                                                           1.209     3.619
data arrival time                                                                                                                      3.619

clock matrix_multiplication^clk (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                                         0.000     0.000
clock uncertainty                                                                                                            0.000     0.000
output external delay                                                                                                        0.000     0.000
data required time                                                                                                                     0.000
--------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                     0.000
data arrival time                                                                                                                     -3.619
--------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                      -3.619


#Path 54
Startpoint: matrix_multiplication.ram+matrix_C01.single_port_ram+u_single_port_ram^out~55.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~55.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                         Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                                         0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                  0.000     0.000
matrix_multiplication.ram+matrix_C01.single_port_ram+u_single_port_ram^out~55.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_C01.single_port_ram+u_single_port_ram^out~55.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
matrix_multiplication^data_from_out_mat~55.in[1] (.names)                                                                    0.737     2.014
matrix_multiplication^data_from_out_mat~55.out[0] (.names)                                                                   0.235     2.249
out:matrix_multiplication^data_from_out_mat~55.outpad[0] (.output)                                                           1.362     3.611
data arrival time                                                                                                                      3.611

clock matrix_multiplication^clk (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                                         0.000     0.000
clock uncertainty                                                                                                            0.000     0.000
output external delay                                                                                                        0.000     0.000
data required time                                                                                                                     0.000
--------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                     0.000
data arrival time                                                                                                                     -3.611
--------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                      -3.611


#Path 55
Startpoint: matrix_multiplication.ram+matrix_C01.single_port_ram+u_single_port_ram^out~40.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~40.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                         Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                                         0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                  0.000     0.000
matrix_multiplication.ram+matrix_C01.single_port_ram+u_single_port_ram^out~40.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_C01.single_port_ram+u_single_port_ram^out~40.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
matrix_multiplication^data_from_out_mat~40.in[1] (.names)                                                                    0.891     2.168
matrix_multiplication^data_from_out_mat~40.out[0] (.names)                                                                   0.235     2.403
out:matrix_multiplication^data_from_out_mat~40.outpad[0] (.output)                                                           1.205     3.607
data arrival time                                                                                                                      3.607

clock matrix_multiplication^clk (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                                         0.000     0.000
clock uncertainty                                                                                                            0.000     0.000
output external delay                                                                                                        0.000     0.000
data required time                                                                                                                     0.000
--------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                     0.000
data arrival time                                                                                                                     -3.607
--------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                      -3.607


#Path 56
Startpoint: matrix_multiplication.ram+matrix_C00.single_port_ram+u_single_port_ram^out~8.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~8.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                        Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                                        0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                 0.000     0.000
matrix_multiplication.ram+matrix_C00.single_port_ram+u_single_port_ram^out~8.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_C00.single_port_ram+u_single_port_ram^out~8.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
matrix_multiplication^data_from_out_mat~8.in[0] (.names)                                                                    1.037     2.314
matrix_multiplication^data_from_out_mat~8.out[0] (.names)                                                                   0.235     2.549
out:matrix_multiplication^data_from_out_mat~8.outpad[0] (.output)                                                           1.045     3.594
data arrival time                                                                                                                     3.594

clock matrix_multiplication^clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                                        0.000     0.000
clock uncertainty                                                                                                           0.000     0.000
output external delay                                                                                                       0.000     0.000
data required time                                                                                                                    0.000
-------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                    0.000
data arrival time                                                                                                                    -3.594
-------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                     -3.594


#Path 57
Startpoint: matrix_multiplication.ram+matrix_C01.single_port_ram+u_single_port_ram^out~38.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~38.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                         Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                                         0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                  0.000     0.000
matrix_multiplication.ram+matrix_C01.single_port_ram+u_single_port_ram^out~38.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_C01.single_port_ram+u_single_port_ram^out~38.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
matrix_multiplication^data_from_out_mat~38.in[1] (.names)                                                                    0.624     1.900
matrix_multiplication^data_from_out_mat~38.out[0] (.names)                                                                   0.235     2.135
out:matrix_multiplication^data_from_out_mat~38.outpad[0] (.output)                                                           1.454     3.589
data arrival time                                                                                                                      3.589

clock matrix_multiplication^clk (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                                         0.000     0.000
clock uncertainty                                                                                                            0.000     0.000
output external delay                                                                                                        0.000     0.000
data required time                                                                                                                     0.000
--------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                     0.000
data arrival time                                                                                                                     -3.589
--------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                      -3.589


#Path 58
Startpoint: matrix_multiplication.ram+matrix_C01.single_port_ram+u_single_port_ram^out~54.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~54.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                         Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                                         0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                  0.000     0.000
matrix_multiplication.ram+matrix_C01.single_port_ram+u_single_port_ram^out~54.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_C01.single_port_ram+u_single_port_ram^out~54.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
matrix_multiplication^data_from_out_mat~54.in[1] (.names)                                                                    0.752     2.029
matrix_multiplication^data_from_out_mat~54.out[0] (.names)                                                                   0.235     2.264
out:matrix_multiplication^data_from_out_mat~54.outpad[0] (.output)                                                           1.323     3.586
data arrival time                                                                                                                      3.586

clock matrix_multiplication^clk (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                                         0.000     0.000
clock uncertainty                                                                                                            0.000     0.000
output external delay                                                                                                        0.000     0.000
data required time                                                                                                                     0.000
--------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                     0.000
data arrival time                                                                                                                     -3.586
--------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                      -3.586


#Path 59
Startpoint: matrix_multiplication.ram+matrix_C01.single_port_ram+u_single_port_ram^out~41.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~41.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                         Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                                         0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                  0.000     0.000
matrix_multiplication.ram+matrix_C01.single_port_ram+u_single_port_ram^out~41.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_C01.single_port_ram+u_single_port_ram^out~41.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
matrix_multiplication^data_from_out_mat~41.in[1] (.names)                                                                    1.037     2.313
matrix_multiplication^data_from_out_mat~41.out[0] (.names)                                                                   0.235     2.548
out:matrix_multiplication^data_from_out_mat~41.outpad[0] (.output)                                                           0.959     3.507
data arrival time                                                                                                                      3.507

clock matrix_multiplication^clk (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                                         0.000     0.000
clock uncertainty                                                                                                            0.000     0.000
output external delay                                                                                                        0.000     0.000
data required time                                                                                                                     0.000
--------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                     0.000
data arrival time                                                                                                                     -3.507
--------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                      -3.507


#Path 60
Startpoint: matrix_multiplication.ram+matrix_C01.single_port_ram+u_single_port_ram^out~33.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~33.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                         Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                                         0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                  0.000     0.000
matrix_multiplication.ram+matrix_C01.single_port_ram+u_single_port_ram^out~33.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_C01.single_port_ram+u_single_port_ram^out~33.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
matrix_multiplication^data_from_out_mat~33.in[1] (.names)                                                                    1.172     2.449
matrix_multiplication^data_from_out_mat~33.out[0] (.names)                                                                   0.235     2.684
out:matrix_multiplication^data_from_out_mat~33.outpad[0] (.output)                                                           0.815     3.498
data arrival time                                                                                                                      3.498

clock matrix_multiplication^clk (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                                         0.000     0.000
clock uncertainty                                                                                                            0.000     0.000
output external delay                                                                                                        0.000     0.000
data required time                                                                                                                     0.000
--------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                     0.000
data arrival time                                                                                                                     -3.498
--------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                      -3.498


#Path 61
Startpoint: matrix_multiplication.ram+matrix_C01.single_port_ram+u_single_port_ram^out~14.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~14.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                         Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                                         0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                  0.000     0.000
matrix_multiplication.ram+matrix_C01.single_port_ram+u_single_port_ram^out~14.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_C01.single_port_ram+u_single_port_ram^out~14.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
matrix_multiplication^data_from_out_mat~14.in[1] (.names)                                                                    0.908     2.184
matrix_multiplication^data_from_out_mat~14.out[0] (.names)                                                                   0.235     2.419
out:matrix_multiplication^data_from_out_mat~14.outpad[0] (.output)                                                           1.075     3.494
data arrival time                                                                                                                      3.494

clock matrix_multiplication^clk (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                                         0.000     0.000
clock uncertainty                                                                                                            0.000     0.000
output external delay                                                                                                        0.000     0.000
data required time                                                                                                                     0.000
--------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                     0.000
data arrival time                                                                                                                     -3.494
--------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                      -3.494


#Path 62
Startpoint: matrix_multiplication.ram+matrix_C11.single_port_ram+u_single_port_ram^out~27.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~27.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                         Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                                         0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                  0.000     0.000
matrix_multiplication.ram+matrix_C11.single_port_ram+u_single_port_ram^out~27.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_C11.single_port_ram+u_single_port_ram^out~27.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
matrix_multiplication^data_from_out_mat~27.in[2] (.names)                                                                    0.897     2.173
matrix_multiplication^data_from_out_mat~27.out[0] (.names)                                                                   0.235     2.408
out:matrix_multiplication^data_from_out_mat~27.outpad[0] (.output)                                                           1.084     3.493
data arrival time                                                                                                                      3.493

clock matrix_multiplication^clk (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                                         0.000     0.000
clock uncertainty                                                                                                            0.000     0.000
output external delay                                                                                                        0.000     0.000
data required time                                                                                                                     0.000
--------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                     0.000
data arrival time                                                                                                                     -3.493
--------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                      -3.493


#Path 63
Startpoint: matrix_multiplication.ram+matrix_C01.single_port_ram+u_single_port_ram^out~48.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~48.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                         Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                                         0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                  0.000     0.000
matrix_multiplication.ram+matrix_C01.single_port_ram+u_single_port_ram^out~48.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_C01.single_port_ram+u_single_port_ram^out~48.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
matrix_multiplication^data_from_out_mat~48.in[1] (.names)                                                                    0.627     1.904
matrix_multiplication^data_from_out_mat~48.out[0] (.names)                                                                   0.235     2.139
out:matrix_multiplication^data_from_out_mat~48.outpad[0] (.output)                                                           1.332     3.471
data arrival time                                                                                                                      3.471

clock matrix_multiplication^clk (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                                         0.000     0.000
clock uncertainty                                                                                                            0.000     0.000
output external delay                                                                                                        0.000     0.000
data required time                                                                                                                     0.000
--------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                     0.000
data arrival time                                                                                                                     -3.471
--------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                      -3.471


#Path 64
Startpoint: matrix_multiplication.ram+matrix_C01.single_port_ram+u_single_port_ram^out~19.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~19.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                         Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                                         0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                  0.000     0.000
matrix_multiplication.ram+matrix_C01.single_port_ram+u_single_port_ram^out~19.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_C01.single_port_ram+u_single_port_ram^out~19.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
matrix_multiplication^data_from_out_mat~19.in[1] (.names)                                                                    0.767     2.044
matrix_multiplication^data_from_out_mat~19.out[0] (.names)                                                                   0.235     2.279
out:matrix_multiplication^data_from_out_mat~19.outpad[0] (.output)                                                           1.168     3.447
data arrival time                                                                                                                      3.447

clock matrix_multiplication^clk (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                                         0.000     0.000
clock uncertainty                                                                                                            0.000     0.000
output external delay                                                                                                        0.000     0.000
data required time                                                                                                                     0.000
--------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                     0.000
data arrival time                                                                                                                     -3.447
--------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                      -3.447


#Path 65
Startpoint: matrix_multiplication^enable_reading_from_mem.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_C01.single_port_ram+u_single_port_ram^out~8.addr[2] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                         Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                                         0.000     0.000
input external delay                                                                                                         0.000     0.000
matrix_multiplication^enable_reading_from_mem.inpad[0] (.input)                                                              0.000     0.000
matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~395.in[2] (.names)                                                             1.144     1.144
matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~395.out[0] (.names)                                                            0.235     1.379
matrix_multiplication.ram+matrix_C01.single_port_ram+u_single_port_ram^out~8.addr[2] (single_port_ram)                       1.476     2.855
data arrival time                                                                                                                      2.855

clock matrix_multiplication^clk (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                                         0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                  0.000     0.000
matrix_multiplication.ram+matrix_C01.single_port_ram+u_single_port_ram^out~8.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                            0.000     0.042
cell setup time                                                                                                             -0.509    -0.467
data required time                                                                                                                    -0.467
--------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                    -0.467
data arrival time                                                                                                                     -2.855
--------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                      -3.322


#Path 66
Startpoint: matrix_multiplication^enable_reading_from_mem.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_C01.single_port_ram+u_single_port_ram^out~6.addr[2] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                         Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                                         0.000     0.000
input external delay                                                                                                         0.000     0.000
matrix_multiplication^enable_reading_from_mem.inpad[0] (.input)                                                              0.000     0.000
matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~395.in[2] (.names)                                                             1.144     1.144
matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~395.out[0] (.names)                                                            0.235     1.379
matrix_multiplication.ram+matrix_C01.single_port_ram+u_single_port_ram^out~6.addr[2] (single_port_ram)                       1.476     2.855
data arrival time                                                                                                                      2.855

clock matrix_multiplication^clk (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                                         0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                  0.000     0.000
matrix_multiplication.ram+matrix_C01.single_port_ram+u_single_port_ram^out~6.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                            0.000     0.042
cell setup time                                                                                                             -0.509    -0.467
data required time                                                                                                                    -0.467
--------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                    -0.467
data arrival time                                                                                                                     -2.855
--------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                      -3.322


#Path 67
Startpoint: matrix_multiplication^enable_reading_from_mem.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_C01.single_port_ram+u_single_port_ram^out~7.addr[2] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                         Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                                         0.000     0.000
input external delay                                                                                                         0.000     0.000
matrix_multiplication^enable_reading_from_mem.inpad[0] (.input)                                                              0.000     0.000
matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~395.in[2] (.names)                                                             1.144     1.144
matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~395.out[0] (.names)                                                            0.235     1.379
matrix_multiplication.ram+matrix_C01.single_port_ram+u_single_port_ram^out~7.addr[2] (single_port_ram)                       1.476     2.855
data arrival time                                                                                                                      2.855

clock matrix_multiplication^clk (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                                         0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                  0.000     0.000
matrix_multiplication.ram+matrix_C01.single_port_ram+u_single_port_ram^out~7.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                            0.000     0.042
cell setup time                                                                                                             -0.509    -0.467
data required time                                                                                                                    -0.467
--------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                    -0.467
data arrival time                                                                                                                     -2.855
--------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                      -3.322


#Path 68
Startpoint: matrix_multiplication^enable_reading_from_mem.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_C01.single_port_ram+u_single_port_ram^out~33.addr[2] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
input external delay                                                                                                          0.000     0.000
matrix_multiplication^enable_reading_from_mem.inpad[0] (.input)                                                               0.000     0.000
matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~395.in[2] (.names)                                                              1.144     1.144
matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~395.out[0] (.names)                                                             0.235     1.379
matrix_multiplication.ram+matrix_C01.single_port_ram+u_single_port_ram^out~33.addr[2] (single_port_ram)                       1.476     2.855
data arrival time                                                                                                                       2.855

clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_C01.single_port_ram+u_single_port_ram^out~33.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                             0.000     0.042
cell setup time                                                                                                              -0.509    -0.467
data required time                                                                                                                     -0.467
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                     -0.467
data arrival time                                                                                                                      -2.855
---------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -3.322


#Path 69
Startpoint: matrix_multiplication^enable_reading_from_mem.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_C01.single_port_ram+u_single_port_ram^out~5.addr[2] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                         Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                                         0.000     0.000
input external delay                                                                                                         0.000     0.000
matrix_multiplication^enable_reading_from_mem.inpad[0] (.input)                                                              0.000     0.000
matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~395.in[2] (.names)                                                             1.144     1.144
matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~395.out[0] (.names)                                                            0.235     1.379
matrix_multiplication.ram+matrix_C01.single_port_ram+u_single_port_ram^out~5.addr[2] (single_port_ram)                       1.476     2.855
data arrival time                                                                                                                      2.855

clock matrix_multiplication^clk (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                                         0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                  0.000     0.000
matrix_multiplication.ram+matrix_C01.single_port_ram+u_single_port_ram^out~5.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                            0.000     0.042
cell setup time                                                                                                             -0.509    -0.467
data required time                                                                                                                    -0.467
--------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                    -0.467
data arrival time                                                                                                                     -2.855
--------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                      -3.322


#Path 70
Startpoint: matrix_multiplication^enable_reading_from_mem.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_C01.single_port_ram+u_single_port_ram^out~21.addr[2] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
input external delay                                                                                                          0.000     0.000
matrix_multiplication^enable_reading_from_mem.inpad[0] (.input)                                                               0.000     0.000
matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~395.in[2] (.names)                                                              1.144     1.144
matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~395.out[0] (.names)                                                             0.235     1.379
matrix_multiplication.ram+matrix_C01.single_port_ram+u_single_port_ram^out~21.addr[2] (single_port_ram)                       1.476     2.855
data arrival time                                                                                                                       2.855

clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_C01.single_port_ram+u_single_port_ram^out~21.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                             0.000     0.042
cell setup time                                                                                                              -0.509    -0.467
data required time                                                                                                                     -0.467
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                     -0.467
data arrival time                                                                                                                      -2.855
---------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -3.322


#Path 71
Startpoint: matrix_multiplication^enable_reading_from_mem.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_C01.single_port_ram+u_single_port_ram^out~20.addr[2] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
input external delay                                                                                                          0.000     0.000
matrix_multiplication^enable_reading_from_mem.inpad[0] (.input)                                                               0.000     0.000
matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~395.in[2] (.names)                                                              1.144     1.144
matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~395.out[0] (.names)                                                             0.235     1.379
matrix_multiplication.ram+matrix_C01.single_port_ram+u_single_port_ram^out~20.addr[2] (single_port_ram)                       1.476     2.855
data arrival time                                                                                                                       2.855

clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_C01.single_port_ram+u_single_port_ram^out~20.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                             0.000     0.042
cell setup time                                                                                                              -0.509    -0.467
data required time                                                                                                                     -0.467
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                     -0.467
data arrival time                                                                                                                      -2.855
---------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -3.322


#Path 72
Startpoint: matrix_multiplication^enable_reading_from_mem.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_C01.single_port_ram+u_single_port_ram^out~15.addr[2] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
input external delay                                                                                                          0.000     0.000
matrix_multiplication^enable_reading_from_mem.inpad[0] (.input)                                                               0.000     0.000
matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~395.in[2] (.names)                                                              1.144     1.144
matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~395.out[0] (.names)                                                             0.235     1.379
matrix_multiplication.ram+matrix_C01.single_port_ram+u_single_port_ram^out~15.addr[2] (single_port_ram)                       1.476     2.855
data arrival time                                                                                                                       2.855

clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_C01.single_port_ram+u_single_port_ram^out~15.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                             0.000     0.042
cell setup time                                                                                                              -0.509    -0.467
data required time                                                                                                                     -0.467
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                     -0.467
data arrival time                                                                                                                      -2.855
---------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -3.322


#Path 73
Startpoint: matrix_multiplication^enable_reading_from_mem.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_C01.single_port_ram+u_single_port_ram^out~19.addr[2] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
input external delay                                                                                                          0.000     0.000
matrix_multiplication^enable_reading_from_mem.inpad[0] (.input)                                                               0.000     0.000
matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~395.in[2] (.names)                                                              1.144     1.144
matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~395.out[0] (.names)                                                             0.235     1.379
matrix_multiplication.ram+matrix_C01.single_port_ram+u_single_port_ram^out~19.addr[2] (single_port_ram)                       1.476     2.855
data arrival time                                                                                                                       2.855

clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_C01.single_port_ram+u_single_port_ram^out~19.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                             0.000     0.042
cell setup time                                                                                                              -0.509    -0.467
data required time                                                                                                                     -0.467
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                     -0.467
data arrival time                                                                                                                      -2.855
---------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -3.322


#Path 74
Startpoint: matrix_multiplication^enable_reading_from_mem.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_C01.single_port_ram+u_single_port_ram^out~9.addr[2] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                         Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                                         0.000     0.000
input external delay                                                                                                         0.000     0.000
matrix_multiplication^enable_reading_from_mem.inpad[0] (.input)                                                              0.000     0.000
matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~395.in[2] (.names)                                                             1.144     1.144
matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~395.out[0] (.names)                                                            0.235     1.379
matrix_multiplication.ram+matrix_C01.single_port_ram+u_single_port_ram^out~9.addr[2] (single_port_ram)                       1.476     2.855
data arrival time                                                                                                                      2.855

clock matrix_multiplication^clk (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                                         0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                  0.000     0.000
matrix_multiplication.ram+matrix_C01.single_port_ram+u_single_port_ram^out~9.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                            0.000     0.042
cell setup time                                                                                                             -0.509    -0.467
data required time                                                                                                                    -0.467
--------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                    -0.467
data arrival time                                                                                                                     -2.855
--------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                      -3.322


#Path 75
Startpoint: matrix_multiplication^enable_reading_from_mem.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_C01.single_port_ram+u_single_port_ram^out~10.addr[2] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
input external delay                                                                                                          0.000     0.000
matrix_multiplication^enable_reading_from_mem.inpad[0] (.input)                                                               0.000     0.000
matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~395.in[2] (.names)                                                              1.144     1.144
matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~395.out[0] (.names)                                                             0.235     1.379
matrix_multiplication.ram+matrix_C01.single_port_ram+u_single_port_ram^out~10.addr[2] (single_port_ram)                       1.476     2.855
data arrival time                                                                                                                       2.855

clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_C01.single_port_ram+u_single_port_ram^out~10.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                             0.000     0.042
cell setup time                                                                                                              -0.509    -0.467
data required time                                                                                                                     -0.467
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                     -0.467
data arrival time                                                                                                                      -2.855
---------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -3.322


#Path 76
Startpoint: matrix_multiplication^enable_reading_from_mem.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_C01.single_port_ram+u_single_port_ram^out~11.addr[2] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
input external delay                                                                                                          0.000     0.000
matrix_multiplication^enable_reading_from_mem.inpad[0] (.input)                                                               0.000     0.000
matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~395.in[2] (.names)                                                              1.144     1.144
matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~395.out[0] (.names)                                                             0.235     1.379
matrix_multiplication.ram+matrix_C01.single_port_ram+u_single_port_ram^out~11.addr[2] (single_port_ram)                       1.476     2.855
data arrival time                                                                                                                       2.855

clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_C01.single_port_ram+u_single_port_ram^out~11.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                             0.000     0.042
cell setup time                                                                                                              -0.509    -0.467
data required time                                                                                                                     -0.467
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                     -0.467
data arrival time                                                                                                                      -2.855
---------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -3.322


#Path 77
Startpoint: matrix_multiplication^enable_reading_from_mem.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_C01.single_port_ram+u_single_port_ram^out~12.addr[2] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
input external delay                                                                                                          0.000     0.000
matrix_multiplication^enable_reading_from_mem.inpad[0] (.input)                                                               0.000     0.000
matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~395.in[2] (.names)                                                              1.144     1.144
matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~395.out[0] (.names)                                                             0.235     1.379
matrix_multiplication.ram+matrix_C01.single_port_ram+u_single_port_ram^out~12.addr[2] (single_port_ram)                       1.476     2.855
data arrival time                                                                                                                       2.855

clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_C01.single_port_ram+u_single_port_ram^out~12.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                             0.000     0.042
cell setup time                                                                                                              -0.509    -0.467
data required time                                                                                                                     -0.467
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                     -0.467
data arrival time                                                                                                                      -2.855
---------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -3.322


#Path 78
Startpoint: matrix_multiplication^enable_reading_from_mem.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_C01.single_port_ram+u_single_port_ram^out~18.addr[2] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
input external delay                                                                                                          0.000     0.000
matrix_multiplication^enable_reading_from_mem.inpad[0] (.input)                                                               0.000     0.000
matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~395.in[2] (.names)                                                              1.144     1.144
matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~395.out[0] (.names)                                                             0.235     1.379
matrix_multiplication.ram+matrix_C01.single_port_ram+u_single_port_ram^out~18.addr[2] (single_port_ram)                       1.476     2.855
data arrival time                                                                                                                       2.855

clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_C01.single_port_ram+u_single_port_ram^out~18.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                             0.000     0.042
cell setup time                                                                                                              -0.509    -0.467
data required time                                                                                                                     -0.467
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                     -0.467
data arrival time                                                                                                                      -2.855
---------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -3.322


#Path 79
Startpoint: matrix_multiplication^enable_reading_from_mem.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_C01.single_port_ram+u_single_port_ram^out~13.addr[2] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
input external delay                                                                                                          0.000     0.000
matrix_multiplication^enable_reading_from_mem.inpad[0] (.input)                                                               0.000     0.000
matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~395.in[2] (.names)                                                              1.144     1.144
matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~395.out[0] (.names)                                                             0.235     1.379
matrix_multiplication.ram+matrix_C01.single_port_ram+u_single_port_ram^out~13.addr[2] (single_port_ram)                       1.476     2.855
data arrival time                                                                                                                       2.855

clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_C01.single_port_ram+u_single_port_ram^out~13.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                             0.000     0.042
cell setup time                                                                                                              -0.509    -0.467
data required time                                                                                                                     -0.467
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                     -0.467
data arrival time                                                                                                                      -2.855
---------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -3.322


#Path 80
Startpoint: matrix_multiplication^enable_reading_from_mem.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_C01.single_port_ram+u_single_port_ram^out~17.addr[2] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
input external delay                                                                                                          0.000     0.000
matrix_multiplication^enable_reading_from_mem.inpad[0] (.input)                                                               0.000     0.000
matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~395.in[2] (.names)                                                              1.144     1.144
matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~395.out[0] (.names)                                                             0.235     1.379
matrix_multiplication.ram+matrix_C01.single_port_ram+u_single_port_ram^out~17.addr[2] (single_port_ram)                       1.476     2.855
data arrival time                                                                                                                       2.855

clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_C01.single_port_ram+u_single_port_ram^out~17.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                             0.000     0.042
cell setup time                                                                                                              -0.509    -0.467
data required time                                                                                                                     -0.467
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                     -0.467
data arrival time                                                                                                                      -2.855
---------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -3.322


#Path 81
Startpoint: matrix_multiplication^enable_reading_from_mem.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_C01.single_port_ram+u_single_port_ram^out~16.addr[2] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
input external delay                                                                                                          0.000     0.000
matrix_multiplication^enable_reading_from_mem.inpad[0] (.input)                                                               0.000     0.000
matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~395.in[2] (.names)                                                              1.144     1.144
matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~395.out[0] (.names)                                                             0.235     1.379
matrix_multiplication.ram+matrix_C01.single_port_ram+u_single_port_ram^out~16.addr[2] (single_port_ram)                       1.476     2.855
data arrival time                                                                                                                       2.855

clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_C01.single_port_ram+u_single_port_ram^out~16.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                             0.000     0.042
cell setup time                                                                                                              -0.509    -0.467
data required time                                                                                                                     -0.467
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                     -0.467
data arrival time                                                                                                                      -2.855
---------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -3.322


#Path 82
Startpoint: matrix_multiplication^enable_reading_from_mem.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_C01.single_port_ram+u_single_port_ram^out~14.addr[2] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
input external delay                                                                                                          0.000     0.000
matrix_multiplication^enable_reading_from_mem.inpad[0] (.input)                                                               0.000     0.000
matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~395.in[2] (.names)                                                              1.144     1.144
matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~395.out[0] (.names)                                                             0.235     1.379
matrix_multiplication.ram+matrix_C01.single_port_ram+u_single_port_ram^out~14.addr[2] (single_port_ram)                       1.476     2.855
data arrival time                                                                                                                       2.855

clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_C01.single_port_ram+u_single_port_ram^out~14.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                             0.000     0.042
cell setup time                                                                                                              -0.509    -0.467
data required time                                                                                                                     -0.467
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                     -0.467
data arrival time                                                                                                                      -2.855
---------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -3.322


#Path 83
Startpoint: matrix_multiplication^enable_reading_from_mem.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_C01.single_port_ram+u_single_port_ram^out~44.addr[2] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
input external delay                                                                                                          0.000     0.000
matrix_multiplication^enable_reading_from_mem.inpad[0] (.input)                                                               0.000     0.000
matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~395.in[2] (.names)                                                              1.144     1.144
matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~395.out[0] (.names)                                                             0.235     1.379
matrix_multiplication.ram+matrix_C01.single_port_ram+u_single_port_ram^out~44.addr[2] (single_port_ram)                       1.476     2.855
data arrival time                                                                                                                       2.855

clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_C01.single_port_ram+u_single_port_ram^out~44.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                             0.000     0.042
cell setup time                                                                                                              -0.509    -0.467
data required time                                                                                                                     -0.467
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                     -0.467
data arrival time                                                                                                                      -2.855
---------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -3.322


#Path 84
Startpoint: matrix_multiplication^enable_reading_from_mem.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_C01.single_port_ram+u_single_port_ram^out~55.addr[2] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
input external delay                                                                                                          0.000     0.000
matrix_multiplication^enable_reading_from_mem.inpad[0] (.input)                                                               0.000     0.000
matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~395.in[2] (.names)                                                              1.144     1.144
matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~395.out[0] (.names)                                                             0.235     1.379
matrix_multiplication.ram+matrix_C01.single_port_ram+u_single_port_ram^out~55.addr[2] (single_port_ram)                       1.476     2.855
data arrival time                                                                                                                       2.855

clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_C01.single_port_ram+u_single_port_ram^out~55.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                             0.000     0.042
cell setup time                                                                                                              -0.509    -0.467
data required time                                                                                                                     -0.467
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                     -0.467
data arrival time                                                                                                                      -2.855
---------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -3.322


#Path 85
Startpoint: matrix_multiplication^enable_reading_from_mem.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_C01.single_port_ram+u_single_port_ram^out~54.addr[2] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
input external delay                                                                                                          0.000     0.000
matrix_multiplication^enable_reading_from_mem.inpad[0] (.input)                                                               0.000     0.000
matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~395.in[2] (.names)                                                              1.144     1.144
matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~395.out[0] (.names)                                                             0.235     1.379
matrix_multiplication.ram+matrix_C01.single_port_ram+u_single_port_ram^out~54.addr[2] (single_port_ram)                       1.476     2.855
data arrival time                                                                                                                       2.855

clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_C01.single_port_ram+u_single_port_ram^out~54.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                             0.000     0.042
cell setup time                                                                                                              -0.509    -0.467
data required time                                                                                                                     -0.467
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                     -0.467
data arrival time                                                                                                                      -2.855
---------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -3.322


#Path 86
Startpoint: matrix_multiplication^enable_reading_from_mem.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_C01.single_port_ram+u_single_port_ram^out~53.addr[2] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
input external delay                                                                                                          0.000     0.000
matrix_multiplication^enable_reading_from_mem.inpad[0] (.input)                                                               0.000     0.000
matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~395.in[2] (.names)                                                              1.144     1.144
matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~395.out[0] (.names)                                                             0.235     1.379
matrix_multiplication.ram+matrix_C01.single_port_ram+u_single_port_ram^out~53.addr[2] (single_port_ram)                       1.476     2.855
data arrival time                                                                                                                       2.855

clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_C01.single_port_ram+u_single_port_ram^out~53.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                             0.000     0.042
cell setup time                                                                                                              -0.509    -0.467
data required time                                                                                                                     -0.467
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                     -0.467
data arrival time                                                                                                                      -2.855
---------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -3.322


#Path 87
Startpoint: matrix_multiplication^enable_reading_from_mem.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_C01.single_port_ram+u_single_port_ram^out~52.addr[2] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
input external delay                                                                                                          0.000     0.000
matrix_multiplication^enable_reading_from_mem.inpad[0] (.input)                                                               0.000     0.000
matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~395.in[2] (.names)                                                              1.144     1.144
matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~395.out[0] (.names)                                                             0.235     1.379
matrix_multiplication.ram+matrix_C01.single_port_ram+u_single_port_ram^out~52.addr[2] (single_port_ram)                       1.476     2.855
data arrival time                                                                                                                       2.855

clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_C01.single_port_ram+u_single_port_ram^out~52.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                             0.000     0.042
cell setup time                                                                                                              -0.509    -0.467
data required time                                                                                                                     -0.467
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                     -0.467
data arrival time                                                                                                                      -2.855
---------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -3.322


#Path 88
Startpoint: matrix_multiplication^enable_reading_from_mem.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_C01.single_port_ram+u_single_port_ram^out~51.addr[2] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
input external delay                                                                                                          0.000     0.000
matrix_multiplication^enable_reading_from_mem.inpad[0] (.input)                                                               0.000     0.000
matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~395.in[2] (.names)                                                              1.144     1.144
matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~395.out[0] (.names)                                                             0.235     1.379
matrix_multiplication.ram+matrix_C01.single_port_ram+u_single_port_ram^out~51.addr[2] (single_port_ram)                       1.476     2.855
data arrival time                                                                                                                       2.855

clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_C01.single_port_ram+u_single_port_ram^out~51.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                             0.000     0.042
cell setup time                                                                                                              -0.509    -0.467
data required time                                                                                                                     -0.467
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                     -0.467
data arrival time                                                                                                                      -2.855
---------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -3.322


#Path 89
Startpoint: matrix_multiplication^enable_reading_from_mem.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_C01.single_port_ram+u_single_port_ram^out~50.addr[2] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
input external delay                                                                                                          0.000     0.000
matrix_multiplication^enable_reading_from_mem.inpad[0] (.input)                                                               0.000     0.000
matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~395.in[2] (.names)                                                              1.144     1.144
matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~395.out[0] (.names)                                                             0.235     1.379
matrix_multiplication.ram+matrix_C01.single_port_ram+u_single_port_ram^out~50.addr[2] (single_port_ram)                       1.476     2.855
data arrival time                                                                                                                       2.855

clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_C01.single_port_ram+u_single_port_ram^out~50.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                             0.000     0.042
cell setup time                                                                                                              -0.509    -0.467
data required time                                                                                                                     -0.467
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                     -0.467
data arrival time                                                                                                                      -2.855
---------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -3.322


#Path 90
Startpoint: matrix_multiplication^enable_reading_from_mem.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_C01.single_port_ram+u_single_port_ram^out~49.addr[2] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
input external delay                                                                                                          0.000     0.000
matrix_multiplication^enable_reading_from_mem.inpad[0] (.input)                                                               0.000     0.000
matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~395.in[2] (.names)                                                              1.144     1.144
matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~395.out[0] (.names)                                                             0.235     1.379
matrix_multiplication.ram+matrix_C01.single_port_ram+u_single_port_ram^out~49.addr[2] (single_port_ram)                       1.476     2.855
data arrival time                                                                                                                       2.855

clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_C01.single_port_ram+u_single_port_ram^out~49.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                             0.000     0.042
cell setup time                                                                                                              -0.509    -0.467
data required time                                                                                                                     -0.467
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                     -0.467
data arrival time                                                                                                                      -2.855
---------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -3.322


#Path 91
Startpoint: matrix_multiplication^enable_reading_from_mem.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_C01.single_port_ram+u_single_port_ram^out~48.addr[2] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
input external delay                                                                                                          0.000     0.000
matrix_multiplication^enable_reading_from_mem.inpad[0] (.input)                                                               0.000     0.000
matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~395.in[2] (.names)                                                              1.144     1.144
matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~395.out[0] (.names)                                                             0.235     1.379
matrix_multiplication.ram+matrix_C01.single_port_ram+u_single_port_ram^out~48.addr[2] (single_port_ram)                       1.476     2.855
data arrival time                                                                                                                       2.855

clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_C01.single_port_ram+u_single_port_ram^out~48.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                             0.000     0.042
cell setup time                                                                                                              -0.509    -0.467
data required time                                                                                                                     -0.467
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                     -0.467
data arrival time                                                                                                                      -2.855
---------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -3.322


#Path 92
Startpoint: matrix_multiplication^enable_reading_from_mem.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_C01.single_port_ram+u_single_port_ram^out~47.addr[2] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
input external delay                                                                                                          0.000     0.000
matrix_multiplication^enable_reading_from_mem.inpad[0] (.input)                                                               0.000     0.000
matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~395.in[2] (.names)                                                              1.144     1.144
matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~395.out[0] (.names)                                                             0.235     1.379
matrix_multiplication.ram+matrix_C01.single_port_ram+u_single_port_ram^out~47.addr[2] (single_port_ram)                       1.476     2.855
data arrival time                                                                                                                       2.855

clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_C01.single_port_ram+u_single_port_ram^out~47.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                             0.000     0.042
cell setup time                                                                                                              -0.509    -0.467
data required time                                                                                                                     -0.467
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                     -0.467
data arrival time                                                                                                                      -2.855
---------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -3.322


#Path 93
Startpoint: matrix_multiplication^enable_reading_from_mem.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_C01.single_port_ram+u_single_port_ram^out~46.addr[2] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
input external delay                                                                                                          0.000     0.000
matrix_multiplication^enable_reading_from_mem.inpad[0] (.input)                                                               0.000     0.000
matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~395.in[2] (.names)                                                              1.144     1.144
matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~395.out[0] (.names)                                                             0.235     1.379
matrix_multiplication.ram+matrix_C01.single_port_ram+u_single_port_ram^out~46.addr[2] (single_port_ram)                       1.476     2.855
data arrival time                                                                                                                       2.855

clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_C01.single_port_ram+u_single_port_ram^out~46.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                             0.000     0.042
cell setup time                                                                                                              -0.509    -0.467
data required time                                                                                                                     -0.467
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                     -0.467
data arrival time                                                                                                                      -2.855
---------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -3.322


#Path 94
Startpoint: matrix_multiplication^enable_reading_from_mem.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_C01.single_port_ram+u_single_port_ram^out~45.addr[2] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
input external delay                                                                                                          0.000     0.000
matrix_multiplication^enable_reading_from_mem.inpad[0] (.input)                                                               0.000     0.000
matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~395.in[2] (.names)                                                              1.144     1.144
matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~395.out[0] (.names)                                                             0.235     1.379
matrix_multiplication.ram+matrix_C01.single_port_ram+u_single_port_ram^out~45.addr[2] (single_port_ram)                       1.476     2.855
data arrival time                                                                                                                       2.855

clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_C01.single_port_ram+u_single_port_ram^out~45.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                             0.000     0.042
cell setup time                                                                                                              -0.509    -0.467
data required time                                                                                                                     -0.467
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                     -0.467
data arrival time                                                                                                                      -2.855
---------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -3.322


#Path 95
Startpoint: matrix_multiplication^enable_reading_from_mem.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_C01.single_port_ram+u_single_port_ram^out~56.addr[2] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
input external delay                                                                                                          0.000     0.000
matrix_multiplication^enable_reading_from_mem.inpad[0] (.input)                                                               0.000     0.000
matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~395.in[2] (.names)                                                              1.144     1.144
matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~395.out[0] (.names)                                                             0.235     1.379
matrix_multiplication.ram+matrix_C01.single_port_ram+u_single_port_ram^out~56.addr[2] (single_port_ram)                       1.476     2.855
data arrival time                                                                                                                       2.855

clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_C01.single_port_ram+u_single_port_ram^out~56.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                             0.000     0.042
cell setup time                                                                                                              -0.509    -0.467
data required time                                                                                                                     -0.467
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                     -0.467
data arrival time                                                                                                                      -2.855
---------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -3.322


#Path 96
Startpoint: matrix_multiplication^enable_reading_from_mem.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_C01.single_port_ram+u_single_port_ram^out~43.addr[2] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
input external delay                                                                                                          0.000     0.000
matrix_multiplication^enable_reading_from_mem.inpad[0] (.input)                                                               0.000     0.000
matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~395.in[2] (.names)                                                              1.144     1.144
matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~395.out[0] (.names)                                                             0.235     1.379
matrix_multiplication.ram+matrix_C01.single_port_ram+u_single_port_ram^out~43.addr[2] (single_port_ram)                       1.476     2.855
data arrival time                                                                                                                       2.855

clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_C01.single_port_ram+u_single_port_ram^out~43.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                             0.000     0.042
cell setup time                                                                                                              -0.509    -0.467
data required time                                                                                                                     -0.467
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                     -0.467
data arrival time                                                                                                                      -2.855
---------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -3.322


#Path 97
Startpoint: matrix_multiplication^enable_reading_from_mem.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_C01.single_port_ram+u_single_port_ram^out~42.addr[2] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
input external delay                                                                                                          0.000     0.000
matrix_multiplication^enable_reading_from_mem.inpad[0] (.input)                                                               0.000     0.000
matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~395.in[2] (.names)                                                              1.144     1.144
matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~395.out[0] (.names)                                                             0.235     1.379
matrix_multiplication.ram+matrix_C01.single_port_ram+u_single_port_ram^out~42.addr[2] (single_port_ram)                       1.476     2.855
data arrival time                                                                                                                       2.855

clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_C01.single_port_ram+u_single_port_ram^out~42.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                             0.000     0.042
cell setup time                                                                                                              -0.509    -0.467
data required time                                                                                                                     -0.467
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                     -0.467
data arrival time                                                                                                                      -2.855
---------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -3.322


#Path 98
Startpoint: matrix_multiplication^enable_reading_from_mem.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_C01.single_port_ram+u_single_port_ram^out~41.addr[2] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
input external delay                                                                                                          0.000     0.000
matrix_multiplication^enable_reading_from_mem.inpad[0] (.input)                                                               0.000     0.000
matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~395.in[2] (.names)                                                              1.144     1.144
matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~395.out[0] (.names)                                                             0.235     1.379
matrix_multiplication.ram+matrix_C01.single_port_ram+u_single_port_ram^out~41.addr[2] (single_port_ram)                       1.476     2.855
data arrival time                                                                                                                       2.855

clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_C01.single_port_ram+u_single_port_ram^out~41.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                             0.000     0.042
cell setup time                                                                                                              -0.509    -0.467
data required time                                                                                                                     -0.467
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                     -0.467
data arrival time                                                                                                                      -2.855
---------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -3.322


#Path 99
Startpoint: matrix_multiplication^enable_reading_from_mem.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_C01.single_port_ram+u_single_port_ram^out~40.addr[2] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
input external delay                                                                                                          0.000     0.000
matrix_multiplication^enable_reading_from_mem.inpad[0] (.input)                                                               0.000     0.000
matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~395.in[2] (.names)                                                              1.144     1.144
matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~395.out[0] (.names)                                                             0.235     1.379
matrix_multiplication.ram+matrix_C01.single_port_ram+u_single_port_ram^out~40.addr[2] (single_port_ram)                       1.476     2.855
data arrival time                                                                                                                       2.855

clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_C01.single_port_ram+u_single_port_ram^out~40.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                             0.000     0.042
cell setup time                                                                                                              -0.509    -0.467
data required time                                                                                                                     -0.467
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                     -0.467
data arrival time                                                                                                                      -2.855
---------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -3.322


#Path 100
Startpoint: matrix_multiplication^enable_reading_from_mem.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_C01.single_port_ram+u_single_port_ram^out~39.addr[2] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
input external delay                                                                                                          0.000     0.000
matrix_multiplication^enable_reading_from_mem.inpad[0] (.input)                                                               0.000     0.000
matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~395.in[2] (.names)                                                              1.144     1.144
matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~395.out[0] (.names)                                                             0.235     1.379
matrix_multiplication.ram+matrix_C01.single_port_ram+u_single_port_ram^out~39.addr[2] (single_port_ram)                       1.476     2.855
data arrival time                                                                                                                       2.855

clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_C01.single_port_ram+u_single_port_ram^out~39.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                             0.000     0.042
cell setup time                                                                                                              -0.509    -0.467
data required time                                                                                                                     -0.467
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                     -0.467
data arrival time                                                                                                                      -2.855
---------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -3.322


#End of timing report
