git clone --depth 1 --no-tags https://github.com/oktayogutcu/soc_imp.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/769704331
git clone --depth 1 --no-tags https://github.com/mabdullah33347/Complete-Risc-v32I.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/768219670
git clone --depth 1 --no-tags https://github.com/ikyoo-cso/test3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/768391498
git clone --depth 1 --no-tags https://github.com/Tanvir-yzu/Verilog-Language.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/769255705
git clone --depth 1 --no-tags https://github.com/chithrar14/counterproject.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/769141382
git clone --depth 1 --no-tags https://github.com/shrutishukla1/Verilog-module.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/769505483
git clone --depth 1 --no-tags https://github.com/sahildkun/Y86-architecture.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/769514080
git clone --depth 1 --no-tags https://github.com/vaishnavam112/combinational_logic.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/768593178
git clone --depth 1 --no-tags https://github.com/FluturFlorina/Designing-a-digital-signal-filtering-circuit.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/769671294
git clone --depth 1 --no-tags https://github.com/pranizuky/Verilog_Sequential_circuits.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/769816312
git clone --depth 1 --no-tags https://github.com/amoghanshu/vlsi.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/770853428
git clone --depth 1 --no-tags https://github.com/Shanmukha190602/Sequential_RTLDay7.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/770846366
git clone --depth 1 --no-tags https://github.com/tenweilin/HW02-VerilogCoding-4.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/771018873
git clone --depth 1 --no-tags https://github.com/IgoreSHik/Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/770039138
git clone --depth 1 --no-tags https://github.com/wei-en/DIC-Final-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/770222860
git clone --depth 1 --no-tags https://github.com/CelinaBossa/CubeSats_microelectronic_module.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/771196470
git clone --depth 1 --no-tags https://github.com/Dice-k5599/m152A-lab4.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/767843973
git clone --depth 1 --no-tags https://github.com/JYYehlouis/CO_2024_hw.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/771927176
git clone --depth 1 --no-tags https://github.com/cp024s/Signed-Unsigned-CSM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/771981764
git clone --depth 1 --no-tags https://github.com/justin-marian/tiny-risc-v.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/770867343
git clone --depth 1 --no-tags https://github.com/MarcPagesH/dssd_prac3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/772447275
git clone --depth 1 --no-tags https://github.com/Tiax93/FPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/770011878
git clone --depth 1 --no-tags https://github.com/gjabile/veriloghw4.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/772571822
git clone --depth 1 --no-tags https://github.com/HisenZhang/Advanced-VLSI-Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/772707867
git clone --depth 1 --no-tags https://github.com/ATWeatherly/GoBoardProjects.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/771714947
git clone --depth 1 --no-tags https://github.com/Tiago367/Projeto_Gerenciador_Elevador.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/770662519
git clone --depth 1 --no-tags https://github.com/DingyeC/ECE-260B.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/770705678
git clone --depth 1 --no-tags https://github.com/chloeath/elec374cpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/768672350
git clone --depth 1 --no-tags https://github.com/V20000000000000/Computer_organization.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/770956652
git clone --depth 1 --no-tags https://github.com/menesesj6/DigitalesII.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/770633946
git clone --depth 1 --no-tags https://github.com/EL3313/testing.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/771538677
git clone --depth 1 --no-tags https://github.com/roy-tsai-tw/Advanced_SOC_Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/771631814
git clone --depth 1 --no-tags https://github.com/Zhang-Yang-Sustech/EGO1_Simulated_car.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/770977334
git clone --depth 1 --no-tags https://github.com/jonathanloi/Digital-Systems-Lab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/772140806
git clone --depth 1 --no-tags https://github.com/Dhanvin15033/LFD111X-RISC--V-CPU-Core.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/772705417
git clone --depth 1 --no-tags https://github.com/randihuang/EEC180_Lab6.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/772671989
git clone --depth 1 --no-tags https://github.com/lucasmsilva-unifesp/projeto_computador.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/769752391
git clone --depth 1 --no-tags https://github.com/carloshenriquehannas/SistemasDigitais.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/772717632
git clone --depth 1 --no-tags https://github.com/Shanmukha190602/Sequential_RTLDay2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/768455300
git clone --depth 1 --no-tags https://github.com/riy-1/count-asic.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/768473488
git clone --depth 1 --no-tags https://github.com/Deap-pandit/Verilog_Code.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/768041839
git clone --depth 1 --no-tags https://github.com/danielcaspi/16-Bit-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/770342772
git clone --depth 1 --no-tags https://github.com/Sahil-Paryani/FFT-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/770310235
git clone --depth 1 --no-tags https://github.com/Dino-0625/verilog_2016_preliminary_LBP.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/769123659
git clone --depth 1 --no-tags https://github.com/abdullah17ygt/fpga-project-1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/768800189
git clone --depth 1 --no-tags https://github.com/penny644/NCTU-Digital-Circuit-Design-2018.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/769032596
git clone --depth 1 --no-tags https://github.com/fdu-dkw/1018_SellerMachine.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/769648332
git clone --depth 1 --no-tags https://github.com/vaishnavam112/synchronous-fifo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/769701008
git clone --depth 1 --no-tags https://github.com/Shanmukha190602/Sequential_RTLDay5.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/769562744
git clone --depth 1 --no-tags https://github.com/vaishnavam112/mod-N-counter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/769689186
git clone --depth 1 --no-tags https://github.com/squished18/tinytapeout.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/769306391
git clone --depth 1 --no-tags https://github.com/Shanmukha190602/Sequential_RTLDay4.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/769446785
git clone --depth 1 --no-tags https://github.com/SuNsHiNe-75/HDL_hw4.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/770168304
git clone --depth 1 --no-tags https://github.com/MaciejHeimowski/HDL_4.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/771155996
git clone --depth 1 --no-tags https://github.com/DonghanTsai/fsic_lab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/771961001
git clone --depth 1 --no-tags https://github.com/alimahani/CNN_modules.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/772254222
git clone --depth 1 --no-tags https://github.com/saadnzee/timeMultiplexingSSDU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/772157417
git clone --depth 1 --no-tags https://github.com/TRojaner2013/pynq-ascon.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/771594666
git clone --depth 1 --no-tags https://github.com/Akshat-Mahanth/convolver.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/772071464
git clone --depth 1 --no-tags https://github.com/alankuo04/Advanced-SoC-Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/772496486
git clone --depth 1 --no-tags https://github.com/gjabile/veriloghw2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/772566627
git clone --depth 1 --no-tags https://github.com/LucasLan666666/UCAS-2024Spring-CODlab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/768986811
git clone --depth 1 --no-tags https://github.com/Chonghao0109/E_ICC2018_univ_cell-based_final.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/772680784
git clone --depth 1 --no-tags https://github.com/ramemanatingideas/comp-arch-8-bit.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/771791313
git clone --depth 1 --no-tags https://github.com/vertrex/Arcade-JujuDensetsu_MiSTer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/774636586
git clone --depth 1 --no-tags https://github.com/AgamemnonasKyriazis/PYGMY-V32I.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/776730059
git clone --depth 1 --no-tags https://github.com/davidar/fpgatoy.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/776253373
git clone --depth 1 --no-tags https://github.com/arhamhashmi01/rv32i-pipeline-processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/776155182
git clone --depth 1 --no-tags https://github.com/Han-0107/Chenhui_RV32.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/773618359
git clone --depth 1 --no-tags https://github.com/Bowen-0x00/cordic-algorithm-verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/775801404
git clone --depth 1 --no-tags https://github.com/sparkletron/mini_colecovision.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/776851901
git clone --depth 1 --no-tags https://github.com/RanitManik/CS-Verilog-Assignments.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/774970979
git clone --depth 1 --no-tags https://github.com/yushuodev/VLSI-Signal-Processing-NPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/776919481
git clone --depth 1 --no-tags https://github.com/antoniovini47/projetoCompletoVerilog4Bits.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/776945393
git clone --depth 1 --no-tags https://github.com/RuanCxrdoso/Projeto-Robo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/776065269
git clone --depth 1 --no-tags https://github.com/EPTansuo/digital-circuit.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/775217219
git clone --depth 1 --no-tags https://github.com/Takosonn/Image_processing.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/772950092
git clone --depth 1 --no-tags https://github.com/Qyt0109/My-own-RISC-V-ISA-based-CPU-on-FPGAs.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/773897078
git clone --depth 1 --no-tags https://github.com/vardhan3003/Pulse_Width_Modulation.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/774291464
git clone --depth 1 --no-tags https://github.com/11tools/DE2_TV_PAL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/775492234
git clone --depth 1 --no-tags https://github.com/Lucimad007/VGA-image-processing.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/774316975
git clone --depth 1 --no-tags https://github.com/Bowen-0x00/VerilogModels.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/775573998
git clone --depth 1 --no-tags https://github.com/JN513/Grande-Risco-5.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/776156734
git clone --depth 1 --no-tags https://github.com/Abhirecket/transitions_ckt.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/773798959
git clone --depth 1 --no-tags https://github.com/Ziheng-W/systolic-array-verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/774079812
git clone --depth 1 --no-tags https://github.com/TomFahey/FPGA-I2C-Monitor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/773853438
git clone --depth 1 --no-tags https://github.com/Abhirecket/Programmable-Sequence-Detector.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/774281803
git clone --depth 1 --no-tags https://github.com/miilTgy/sram_ctl.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/774754163
git clone --depth 1 --no-tags https://github.com/EveRYouNg-OranGe/TDC-on-FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/774272229
