--
--	Conversion of TASBot.v to vh2:
--
--	Cypress Semiconductor - WARP Version 6.3 IR 41
--	Fri Oct 14 03:37:36 2016
--

USE cypress.cypress.all;
USE cypress.rtlpkg.all;
ENTITY top_RTL IS
ATTRIBUTE part_name of top_RTL:TYPE IS "cpsoc3";
END top_RTL;
--------------------------------------------------------
ARCHITECTURE R_T_L OF top_RTL IS
SIGNAL tmpOE__P1_D1_net_0 : bit;
SIGNAL Net_2525 : bit;
SIGNAL tmpFB_0__P1_D1_net_0 : bit;
SIGNAL tmpIO_0__P1_D1_net_0 : bit;
TERMINAL tmpSIOVREF__P1_D1_net_0 : bit;
SIGNAL zero : bit;
SIGNAL one : bit;
SIGNAL tmpINTERRUPT_0__P1_D1_net_0 : bit;
SIGNAL tmpOE__P1_D0_net_0 : bit;
SIGNAL Net_2517 : bit;
SIGNAL tmpFB_0__P1_D0_net_0 : bit;
SIGNAL tmpIO_0__P1_D0_net_0 : bit;
TERMINAL tmpSIOVREF__P1_D0_net_0 : bit;
SIGNAL tmpINTERRUPT_0__P1_D0_net_0 : bit;
SIGNAL tmpOE__P2_Latch_net_0 : bit;
SIGNAL Net_2163 : bit;
SIGNAL tmpIO_0__P2_Latch_net_0 : bit;
TERMINAL tmpSIOVREF__P2_Latch_net_0 : bit;
SIGNAL tmpINTERRUPT_0__P2_Latch_net_0 : bit;
SIGNAL tmpOE__P1_D2_net_0 : bit;
SIGNAL Net_2601 : bit;
SIGNAL tmpFB_0__P1_D2_net_0 : bit;
SIGNAL tmpIO_0__P1_D2_net_0 : bit;
TERMINAL tmpSIOVREF__P1_D2_net_0 : bit;
SIGNAL tmpINTERRUPT_0__P1_D2_net_0 : bit;
SIGNAL tmpOE__P2_Clock_net_0 : bit;
SIGNAL Net_2719 : bit;
SIGNAL tmpIO_0__P2_Clock_net_0 : bit;
TERMINAL tmpSIOVREF__P2_Clock_net_0 : bit;
SIGNAL tmpINTERRUPT_0__P2_Clock_net_0 : bit;
SIGNAL Net_289 : bit;
SIGNAL \USBUART:Net_1010\ : bit;
SIGNAL \USBUART:tmpOE__Dm_net_0\ : bit;
SIGNAL \USBUART:tmpFB_0__Dm_net_0\ : bit;
TERMINAL \USBUART:Net_597\ : bit;
SIGNAL \USBUART:tmpIO_0__Dm_net_0\ : bit;
TERMINAL \USBUART:tmpSIOVREF__Dm_net_0\ : bit;
SIGNAL \USBUART:tmpINTERRUPT_0__Dm_net_0\ : bit;
SIGNAL \USBUART:tmpOE__Dp_net_0\ : bit;
SIGNAL \USBUART:tmpFB_0__Dp_net_0\ : bit;
TERMINAL \USBUART:Net_1000\ : bit;
SIGNAL \USBUART:tmpIO_0__Dp_net_0\ : bit;
TERMINAL \USBUART:tmpSIOVREF__Dp_net_0\ : bit;
SIGNAL Net_99 : bit;
SIGNAL \USBUART:Net_1889\ : bit;
SIGNAL \USBUART:Net_1876\ : bit;
SIGNAL \USBUART:ep_int_8\ : bit;
SIGNAL \USBUART:ep_int_7\ : bit;
SIGNAL \USBUART:ep_int_6\ : bit;
SIGNAL \USBUART:ep_int_5\ : bit;
SIGNAL \USBUART:ep_int_4\ : bit;
SIGNAL \USBUART:ep_int_3\ : bit;
SIGNAL \USBUART:ep_int_2\ : bit;
SIGNAL \USBUART:ep_int_1\ : bit;
SIGNAL \USBUART:ep_int_0\ : bit;
SIGNAL \USBUART:Net_95\ : bit;
SIGNAL \USBUART:dma_request_7\ : bit;
SIGNAL \USBUART:dma_request_6\ : bit;
SIGNAL \USBUART:dma_request_5\ : bit;
SIGNAL \USBUART:dma_request_4\ : bit;
SIGNAL \USBUART:dma_request_3\ : bit;
SIGNAL \USBUART:dma_request_2\ : bit;
SIGNAL \USBUART:dma_request_1\ : bit;
SIGNAL \USBUART:dma_request_0\ : bit;
SIGNAL \USBUART:dma_terminate\ : bit;
SIGNAL \USBUART:dma_complete_0\ : bit;
SIGNAL \USBUART:Net_1922\ : bit;
SIGNAL \USBUART:dma_complete_1\ : bit;
SIGNAL \USBUART:Net_1921\ : bit;
SIGNAL \USBUART:dma_complete_2\ : bit;
SIGNAL \USBUART:Net_1920\ : bit;
SIGNAL \USBUART:dma_complete_3\ : bit;
SIGNAL \USBUART:Net_1919\ : bit;
SIGNAL \USBUART:dma_complete_4\ : bit;
SIGNAL \USBUART:Net_1918\ : bit;
SIGNAL \USBUART:dma_complete_5\ : bit;
SIGNAL \USBUART:Net_1917\ : bit;
SIGNAL \USBUART:dma_complete_6\ : bit;
SIGNAL \USBUART:Net_1916\ : bit;
SIGNAL \USBUART:dma_complete_7\ : bit;
SIGNAL \USBUART:Net_1915\ : bit;
SIGNAL tmpOE__P1_Clock_net_0 : bit;
SIGNAL Net_2713 : bit;
SIGNAL tmpIO_0__P1_Clock_net_0 : bit;
TERMINAL tmpSIOVREF__P1_Clock_net_0 : bit;
SIGNAL tmpINTERRUPT_0__P1_Clock_net_0 : bit;
SIGNAL Net_2532 : bit;
SIGNAL tmpOE__P2_D0_net_0 : bit;
SIGNAL Net_2167 : bit;
SIGNAL tmpFB_0__P2_D0_net_0 : bit;
SIGNAL tmpIO_0__P2_D0_net_0 : bit;
TERMINAL tmpSIOVREF__P2_D0_net_0 : bit;
SIGNAL tmpINTERRUPT_0__P2_D0_net_0 : bit;
SIGNAL tmpOE__P1_Latch_net_0 : bit;
SIGNAL Net_2602 : bit;
SIGNAL tmpIO_0__P1_Latch_net_0 : bit;
TERMINAL tmpSIOVREF__P1_Latch_net_0 : bit;
SIGNAL tmpINTERRUPT_0__P1_Latch_net_0 : bit;
SIGNAL Net_2458 : bit;
SIGNAL \P1_RegD0:Net_350\ : bit;
SIGNAL \P1_RegD0:Net_1\ : bit;
SIGNAL \P1_RegD0:Net_2\ : bit;
SIGNAL \P1_RegD0:bSR:ctrl_clk_enable\ : bit;
SIGNAL \P1_RegD0:bSR:control_0\ : bit;
SIGNAL \P1_RegD0:bSR:ctrl_f0_full\ : bit;
SIGNAL \P1_RegD0:bSR:control_1\ : bit;
SIGNAL Net_2504 : bit;
SIGNAL \P1_RegD0:bSR:clk_fin\ : bit;
SIGNAL \P1_RegD0:bSR:control_7\ : bit;
SIGNAL \P1_RegD0:bSR:control_6\ : bit;
SIGNAL \P1_RegD0:bSR:control_5\ : bit;
SIGNAL \P1_RegD0:bSR:control_4\ : bit;
SIGNAL \P1_RegD0:bSR:control_3\ : bit;
SIGNAL \P1_RegD0:bSR:control_2\ : bit;
SIGNAL \P1_RegD0:bSR:status_2\ : bit;
SIGNAL \P1_RegD0:bSR:status_0\ : bit;
SIGNAL \P1_RegD0:bSR:final_load\ : bit;
SIGNAL \P1_RegD0:bSR:status_1\ : bit;
SIGNAL \P1_RegD0:bSR:status_3\ : bit;
SIGNAL \P1_RegD0:bSR:f0_blk_stat_final\ : bit;
SIGNAL \P1_RegD0:bSR:status_4\ : bit;
SIGNAL \P1_RegD0:bSR:f0_bus_stat_final\ : bit;
SIGNAL \P1_RegD0:bSR:status_5\ : bit;
SIGNAL \P1_RegD0:bSR:f1_blk_stat_final\ : bit;
SIGNAL \P1_RegD0:bSR:status_6\ : bit;
SIGNAL \P1_RegD0:bSR:f1_bus_stat_final\ : bit;
SIGNAL Net_2607 : bit;
SIGNAL \P1_RegD0:bSR:load_reg\ : bit;
SIGNAL \P1_RegD0:bSR:f0_blk_stat_16_1\ : bit;
SIGNAL \P1_RegD0:bSR:f0_bus_stat_16_1\ : bit;
SIGNAL \P1_RegD0:bSR:f1_blk_stat_16_1\ : bit;
SIGNAL \P1_RegD0:bSR:f1_bus_stat_16_1\ : bit;
SIGNAL \P1_RegD0:bSR:reset\ : bit;
SIGNAL \P1_RegD0:bSR:store\ : bit;
SIGNAL \P1_RegD0:bSR:sC16:BShiftRegDp:ce0_0\ : bit;
ATTRIBUTE port_state_att of \P1_RegD0:bSR:sC16:BShiftRegDp:ce0_0\:SIGNAL IS 2;
SIGNAL \P1_RegD0:bSR:sC16:BShiftRegDp:cl0_0\ : bit;
ATTRIBUTE port_state_att of \P1_RegD0:bSR:sC16:BShiftRegDp:cl0_0\:SIGNAL IS 2;
SIGNAL \P1_RegD0:bSR:sC16:BShiftRegDp:z0_0\ : bit;
ATTRIBUTE port_state_att of \P1_RegD0:bSR:sC16:BShiftRegDp:z0_0\:SIGNAL IS 2;
SIGNAL \P1_RegD0:bSR:sC16:BShiftRegDp:ff0_0\ : bit;
ATTRIBUTE port_state_att of \P1_RegD0:bSR:sC16:BShiftRegDp:ff0_0\:SIGNAL IS 2;
SIGNAL \P1_RegD0:bSR:sC16:BShiftRegDp:ce1_0\ : bit;
ATTRIBUTE port_state_att of \P1_RegD0:bSR:sC16:BShiftRegDp:ce1_0\:SIGNAL IS 2;
SIGNAL \P1_RegD0:bSR:sC16:BShiftRegDp:cl1_0\ : bit;
ATTRIBUTE port_state_att of \P1_RegD0:bSR:sC16:BShiftRegDp:cl1_0\:SIGNAL IS 2;
SIGNAL \P1_RegD0:bSR:sC16:BShiftRegDp:z1_0\ : bit;
ATTRIBUTE port_state_att of \P1_RegD0:bSR:sC16:BShiftRegDp:z1_0\:SIGNAL IS 2;
SIGNAL \P1_RegD0:bSR:sC16:BShiftRegDp:ff1_0\ : bit;
ATTRIBUTE port_state_att of \P1_RegD0:bSR:sC16:BShiftRegDp:ff1_0\:SIGNAL IS 2;
SIGNAL \P1_RegD0:bSR:sC16:BShiftRegDp:ov_msb_0\ : bit;
ATTRIBUTE port_state_att of \P1_RegD0:bSR:sC16:BShiftRegDp:ov_msb_0\:SIGNAL IS 2;
SIGNAL \P1_RegD0:bSR:sC16:BShiftRegDp:co_msb_0\ : bit;
ATTRIBUTE port_state_att of \P1_RegD0:bSR:sC16:BShiftRegDp:co_msb_0\:SIGNAL IS 2;
SIGNAL \P1_RegD0:bSR:sC16:BShiftRegDp:cmsb_0\ : bit;
ATTRIBUTE port_state_att of \P1_RegD0:bSR:sC16:BShiftRegDp:cmsb_0\:SIGNAL IS 2;
SIGNAL \P1_RegD0:bSR:so_16_0\ : bit;
SIGNAL \P1_RegD0:bSR:f0_bus_stat_16_0\ : bit;
SIGNAL \P1_RegD0:bSR:f0_blk_stat_16_0\ : bit;
SIGNAL \P1_RegD0:bSR:f1_bus_stat_16_0\ : bit;
SIGNAL \P1_RegD0:bSR:f1_blk_stat_16_0\ : bit;
SIGNAL \P1_RegD0:bSR:sC16:BShiftRegDp:ce0_reg_0\ : bit;
ATTRIBUTE port_state_att of \P1_RegD0:bSR:sC16:BShiftRegDp:ce0_reg_0\:SIGNAL IS 2;
SIGNAL \P1_RegD0:bSR:sC16:BShiftRegDp:cl0_reg_0\ : bit;
ATTRIBUTE port_state_att of \P1_RegD0:bSR:sC16:BShiftRegDp:cl0_reg_0\:SIGNAL IS 2;
SIGNAL \P1_RegD0:bSR:sC16:BShiftRegDp:z0_reg_0\ : bit;
ATTRIBUTE port_state_att of \P1_RegD0:bSR:sC16:BShiftRegDp:z0_reg_0\:SIGNAL IS 2;
SIGNAL \P1_RegD0:bSR:sC16:BShiftRegDp:ff0_reg_0\ : bit;
ATTRIBUTE port_state_att of \P1_RegD0:bSR:sC16:BShiftRegDp:ff0_reg_0\:SIGNAL IS 2;
SIGNAL \P1_RegD0:bSR:sC16:BShiftRegDp:ce1_reg_0\ : bit;
ATTRIBUTE port_state_att of \P1_RegD0:bSR:sC16:BShiftRegDp:ce1_reg_0\:SIGNAL IS 2;
SIGNAL \P1_RegD0:bSR:sC16:BShiftRegDp:cl1_reg_0\ : bit;
ATTRIBUTE port_state_att of \P1_RegD0:bSR:sC16:BShiftRegDp:cl1_reg_0\:SIGNAL IS 2;
SIGNAL \P1_RegD0:bSR:sC16:BShiftRegDp:z1_reg_0\ : bit;
ATTRIBUTE port_state_att of \P1_RegD0:bSR:sC16:BShiftRegDp:z1_reg_0\:SIGNAL IS 2;
SIGNAL \P1_RegD0:bSR:sC16:BShiftRegDp:ff1_reg_0\ : bit;
ATTRIBUTE port_state_att of \P1_RegD0:bSR:sC16:BShiftRegDp:ff1_reg_0\:SIGNAL IS 2;
SIGNAL \P1_RegD0:bSR:sC16:BShiftRegDp:ov_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \P1_RegD0:bSR:sC16:BShiftRegDp:ov_msb_reg_0\:SIGNAL IS 2;
SIGNAL \P1_RegD0:bSR:sC16:BShiftRegDp:co_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \P1_RegD0:bSR:sC16:BShiftRegDp:co_msb_reg_0\:SIGNAL IS 2;
SIGNAL \P1_RegD0:bSR:sC16:BShiftRegDp:cmsb_reg_0\ : bit;
ATTRIBUTE port_state_att of \P1_RegD0:bSR:sC16:BShiftRegDp:cmsb_reg_0\:SIGNAL IS 2;
SIGNAL \P1_RegD0:bSR:sC16:BShiftRegDp:so_reg_0\ : bit;
ATTRIBUTE port_state_att of \P1_RegD0:bSR:sC16:BShiftRegDp:so_reg_0\:SIGNAL IS 2;
SIGNAL \P1_RegD0:bSR:sC16:BShiftRegDp:f0_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \P1_RegD0:bSR:sC16:BShiftRegDp:f0_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \P1_RegD0:bSR:sC16:BShiftRegDp:f0_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \P1_RegD0:bSR:sC16:BShiftRegDp:f0_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \P1_RegD0:bSR:sC16:BShiftRegDp:f1_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \P1_RegD0:bSR:sC16:BShiftRegDp:f1_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \P1_RegD0:bSR:sC16:BShiftRegDp:f1_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \P1_RegD0:bSR:sC16:BShiftRegDp:f1_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \P1_RegD0:bSR:sC16:BShiftRegDp:carry\ : bit;
SIGNAL \P1_RegD0:bSR:sC16:BShiftRegDp:sh_right\ : bit;
SIGNAL \P1_RegD0:bSR:sC16:BShiftRegDp:sh_left\ : bit;
SIGNAL \P1_RegD0:bSR:sC16:BShiftRegDp:msb\ : bit;
SIGNAL \P1_RegD0:bSR:sC16:BShiftRegDp:cmp_eq_1\ : bit;
SIGNAL \P1_RegD0:bSR:sC16:BShiftRegDp:cmp_eq_0\ : bit;
SIGNAL \P1_RegD0:bSR:sC16:BShiftRegDp:cmp_lt_1\ : bit;
SIGNAL \P1_RegD0:bSR:sC16:BShiftRegDp:cmp_lt_0\ : bit;
SIGNAL \P1_RegD0:bSR:sC16:BShiftRegDp:cmp_zero_1\ : bit;
SIGNAL \P1_RegD0:bSR:sC16:BShiftRegDp:cmp_zero_0\ : bit;
SIGNAL \P1_RegD0:bSR:sC16:BShiftRegDp:cmp_ff_1\ : bit;
SIGNAL \P1_RegD0:bSR:sC16:BShiftRegDp:cmp_ff_0\ : bit;
SIGNAL \P1_RegD0:bSR:sC16:BShiftRegDp:cap_1\ : bit;
SIGNAL \P1_RegD0:bSR:sC16:BShiftRegDp:cap_0\ : bit;
SIGNAL \P1_RegD0:bSR:sC16:BShiftRegDp:cfb\ : bit;
SIGNAL \P1_RegD0:bSR:sC16:BShiftRegDp:ce0_1\ : bit;
ATTRIBUTE port_state_att of \P1_RegD0:bSR:sC16:BShiftRegDp:ce0_1\:SIGNAL IS 2;
SIGNAL \P1_RegD0:bSR:sC16:BShiftRegDp:cl0_1\ : bit;
ATTRIBUTE port_state_att of \P1_RegD0:bSR:sC16:BShiftRegDp:cl0_1\:SIGNAL IS 2;
SIGNAL \P1_RegD0:bSR:sC16:BShiftRegDp:z0_1\ : bit;
ATTRIBUTE port_state_att of \P1_RegD0:bSR:sC16:BShiftRegDp:z0_1\:SIGNAL IS 2;
SIGNAL \P1_RegD0:bSR:sC16:BShiftRegDp:ff0_1\ : bit;
ATTRIBUTE port_state_att of \P1_RegD0:bSR:sC16:BShiftRegDp:ff0_1\:SIGNAL IS 2;
SIGNAL \P1_RegD0:bSR:sC16:BShiftRegDp:ce1_1\ : bit;
ATTRIBUTE port_state_att of \P1_RegD0:bSR:sC16:BShiftRegDp:ce1_1\:SIGNAL IS 2;
SIGNAL \P1_RegD0:bSR:sC16:BShiftRegDp:cl1_1\ : bit;
ATTRIBUTE port_state_att of \P1_RegD0:bSR:sC16:BShiftRegDp:cl1_1\:SIGNAL IS 2;
SIGNAL \P1_RegD0:bSR:sC16:BShiftRegDp:z1_1\ : bit;
ATTRIBUTE port_state_att of \P1_RegD0:bSR:sC16:BShiftRegDp:z1_1\:SIGNAL IS 2;
SIGNAL \P1_RegD0:bSR:sC16:BShiftRegDp:ff1_1\ : bit;
ATTRIBUTE port_state_att of \P1_RegD0:bSR:sC16:BShiftRegDp:ff1_1\:SIGNAL IS 2;
SIGNAL \P1_RegD0:bSR:sC16:BShiftRegDp:ov_msb_1\ : bit;
ATTRIBUTE port_state_att of \P1_RegD0:bSR:sC16:BShiftRegDp:ov_msb_1\:SIGNAL IS 2;
SIGNAL \P1_RegD0:bSR:sC16:BShiftRegDp:co_msb_1\ : bit;
ATTRIBUTE port_state_att of \P1_RegD0:bSR:sC16:BShiftRegDp:co_msb_1\:SIGNAL IS 2;
SIGNAL \P1_RegD0:bSR:sC16:BShiftRegDp:cmsb_1\ : bit;
ATTRIBUTE port_state_att of \P1_RegD0:bSR:sC16:BShiftRegDp:cmsb_1\:SIGNAL IS 2;
SIGNAL \P1_RegD0:bSR:so_16_1\ : bit;
SIGNAL \P1_RegD0:bSR:sC16:BShiftRegDp:ce0_reg_1\ : bit;
ATTRIBUTE port_state_att of \P1_RegD0:bSR:sC16:BShiftRegDp:ce0_reg_1\:SIGNAL IS 2;
SIGNAL \P1_RegD0:bSR:sC16:BShiftRegDp:cl0_reg_1\ : bit;
ATTRIBUTE port_state_att of \P1_RegD0:bSR:sC16:BShiftRegDp:cl0_reg_1\:SIGNAL IS 2;
SIGNAL \P1_RegD0:bSR:sC16:BShiftRegDp:z0_reg_1\ : bit;
ATTRIBUTE port_state_att of \P1_RegD0:bSR:sC16:BShiftRegDp:z0_reg_1\:SIGNAL IS 2;
SIGNAL \P1_RegD0:bSR:sC16:BShiftRegDp:ff0_reg_1\ : bit;
ATTRIBUTE port_state_att of \P1_RegD0:bSR:sC16:BShiftRegDp:ff0_reg_1\:SIGNAL IS 2;
SIGNAL \P1_RegD0:bSR:sC16:BShiftRegDp:ce1_reg_1\ : bit;
ATTRIBUTE port_state_att of \P1_RegD0:bSR:sC16:BShiftRegDp:ce1_reg_1\:SIGNAL IS 2;
SIGNAL \P1_RegD0:bSR:sC16:BShiftRegDp:cl1_reg_1\ : bit;
ATTRIBUTE port_state_att of \P1_RegD0:bSR:sC16:BShiftRegDp:cl1_reg_1\:SIGNAL IS 2;
SIGNAL \P1_RegD0:bSR:sC16:BShiftRegDp:z1_reg_1\ : bit;
ATTRIBUTE port_state_att of \P1_RegD0:bSR:sC16:BShiftRegDp:z1_reg_1\:SIGNAL IS 2;
SIGNAL \P1_RegD0:bSR:sC16:BShiftRegDp:ff1_reg_1\ : bit;
ATTRIBUTE port_state_att of \P1_RegD0:bSR:sC16:BShiftRegDp:ff1_reg_1\:SIGNAL IS 2;
SIGNAL \P1_RegD0:bSR:sC16:BShiftRegDp:ov_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \P1_RegD0:bSR:sC16:BShiftRegDp:ov_msb_reg_1\:SIGNAL IS 2;
SIGNAL \P1_RegD0:bSR:sC16:BShiftRegDp:co_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \P1_RegD0:bSR:sC16:BShiftRegDp:co_msb_reg_1\:SIGNAL IS 2;
SIGNAL \P1_RegD0:bSR:sC16:BShiftRegDp:cmsb_reg_1\ : bit;
ATTRIBUTE port_state_att of \P1_RegD0:bSR:sC16:BShiftRegDp:cmsb_reg_1\:SIGNAL IS 2;
SIGNAL \P1_RegD0:bSR:sC16:BShiftRegDp:so_reg_1\ : bit;
ATTRIBUTE port_state_att of \P1_RegD0:bSR:sC16:BShiftRegDp:so_reg_1\:SIGNAL IS 2;
SIGNAL \P1_RegD0:bSR:sC16:BShiftRegDp:f0_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \P1_RegD0:bSR:sC16:BShiftRegDp:f0_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \P1_RegD0:bSR:sC16:BShiftRegDp:f0_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \P1_RegD0:bSR:sC16:BShiftRegDp:f0_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \P1_RegD0:bSR:sC16:BShiftRegDp:f1_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \P1_RegD0:bSR:sC16:BShiftRegDp:f1_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \P1_RegD0:bSR:sC16:BShiftRegDp:f1_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \P1_RegD0:bSR:sC16:BShiftRegDp:f1_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL tmpOE__P2_D2_net_0 : bit;
SIGNAL Net_2307 : bit;
SIGNAL tmpFB_0__P2_D2_net_0 : bit;
SIGNAL tmpIO_0__P2_D2_net_0 : bit;
TERMINAL tmpSIOVREF__P2_D2_net_0 : bit;
SIGNAL tmpINTERRUPT_0__P2_D2_net_0 : bit;
SIGNAL tmpOE__P2_D1_net_0 : bit;
SIGNAL Net_2316 : bit;
SIGNAL tmpFB_0__P2_D1_net_0 : bit;
SIGNAL tmpIO_0__P2_D1_net_0 : bit;
TERMINAL tmpSIOVREF__P2_D1_net_0 : bit;
SIGNAL tmpINTERRUPT_0__P2_D1_net_0 : bit;
SIGNAL Net_2370 : bit;
SIGNAL Net_2564 : bit;
SIGNAL \P1_WinTimer:Net_260\ : bit;
SIGNAL \P1_WinTimer:Net_55\ : bit;
SIGNAL Net_2612 : bit;
SIGNAL \P1_WinTimer:Net_53\ : bit;
SIGNAL Net_2503 : bit;
SIGNAL \P1_WinTimer:TimerUDB:ClockOutFromEnBlock\ : bit;
SIGNAL \P1_WinTimer:TimerUDB:Clk_Ctl_i\ : bit;
SIGNAL \P1_WinTimer:TimerUDB:control_7\ : bit;
SIGNAL \P1_WinTimer:TimerUDB:control_6\ : bit;
SIGNAL \P1_WinTimer:TimerUDB:control_5\ : bit;
SIGNAL \P1_WinTimer:TimerUDB:control_4\ : bit;
SIGNAL \P1_WinTimer:TimerUDB:control_3\ : bit;
SIGNAL \P1_WinTimer:TimerUDB:control_2\ : bit;
SIGNAL \P1_WinTimer:TimerUDB:control_1\ : bit;
SIGNAL \P1_WinTimer:TimerUDB:control_0\ : bit;
SIGNAL \P1_WinTimer:TimerUDB:ctrl_enable\ : bit;
SIGNAL \P1_WinTimer:TimerUDB:ctrl_ten\ : bit;
SIGNAL \P1_WinTimer:TimerUDB:ctrl_cmode_1\ : bit;
SIGNAL \P1_WinTimer:TimerUDB:ctrl_cmode_0\ : bit;
SIGNAL \P1_WinTimer:TimerUDB:ctrl_tmode_1\ : bit;
SIGNAL \P1_WinTimer:TimerUDB:ctrl_tmode_0\ : bit;
SIGNAL \P1_WinTimer:TimerUDB:ctrl_ic_1\ : bit;
SIGNAL \P1_WinTimer:TimerUDB:ctrl_ic_0\ : bit;
SIGNAL \P1_WinTimer:TimerUDB:fifo_load_polarized\ : bit;
SIGNAL \P1_WinTimer:TimerUDB:capture_last\ : bit;
SIGNAL \P1_WinTimer:TimerUDB:capt_fifo_load\ : bit;
SIGNAL \P1_WinTimer:TimerUDB:timer_enable\ : bit;
SIGNAL \P1_WinTimer:TimerUDB:run_mode\ : bit;
SIGNAL \P1_WinTimer:TimerUDB:hwEnable_reg\ : bit;
SIGNAL \P1_WinTimer:TimerUDB:status_tc\ : bit;
SIGNAL \P1_WinTimer:TimerUDB:trigger_enable\ : bit;
SIGNAL \P1_WinTimer:TimerUDB:per_zero\ : bit;
SIGNAL \P1_WinTimer:TimerUDB:tc_i\ : bit;
SIGNAL \P1_WinTimer:TimerUDB:tc_reg_i\ : bit;
SIGNAL \P1_WinTimer:TimerUDB:hwEnable\ : bit;
SIGNAL \P1_WinTimer:TimerUDB:capture_out_reg_i\ : bit;
SIGNAL Net_2611 : bit;
SIGNAL \P1_WinTimer:TimerUDB:capt_fifo_load_int\ : bit;
SIGNAL \P1_WinTimer:TimerUDB:runmode_enable\ : bit;
SIGNAL \P1_WinTimer:TimerUDB:trig_disable\ : bit;
SIGNAL \P1_WinTimer:TimerUDB:trig_reg\ : bit;
SIGNAL \P1_WinTimer:TimerUDB:status_6\ : bit;
SIGNAL \P1_WinTimer:TimerUDB:status_5\ : bit;
SIGNAL \P1_WinTimer:TimerUDB:status_4\ : bit;
SIGNAL \P1_WinTimer:TimerUDB:status_0\ : bit;
SIGNAL \P1_WinTimer:TimerUDB:status_1\ : bit;
SIGNAL \P1_WinTimer:TimerUDB:status_2\ : bit;
SIGNAL \P1_WinTimer:TimerUDB:fifo_full\ : bit;
SIGNAL \P1_WinTimer:TimerUDB:status_3\ : bit;
SIGNAL \P1_WinTimer:TimerUDB:fifo_nempty\ : bit;
SIGNAL \P1_WinTimer:TimerUDB:cs_addr_2\ : bit;
SIGNAL \P1_WinTimer:TimerUDB:cs_addr_1\ : bit;
SIGNAL \P1_WinTimer:TimerUDB:cs_addr_0\ : bit;
SIGNAL \P1_WinTimer:TimerUDB:zeros_3\ : bit;
SIGNAL \P1_WinTimer:TimerUDB:zeros_2\ : bit;
SIGNAL \P1_WinTimer:TimerUDB:sT16:timerdp:ce0_0\ : bit;
ATTRIBUTE port_state_att of \P1_WinTimer:TimerUDB:sT16:timerdp:ce0_0\:SIGNAL IS 2;
SIGNAL \P1_WinTimer:TimerUDB:sT16:timerdp:cl0_0\ : bit;
ATTRIBUTE port_state_att of \P1_WinTimer:TimerUDB:sT16:timerdp:cl0_0\:SIGNAL IS 2;
SIGNAL \P1_WinTimer:TimerUDB:nc0\ : bit;
SIGNAL \P1_WinTimer:TimerUDB:sT16:timerdp:ff0_0\ : bit;
ATTRIBUTE port_state_att of \P1_WinTimer:TimerUDB:sT16:timerdp:ff0_0\:SIGNAL IS 2;
SIGNAL \P1_WinTimer:TimerUDB:sT16:timerdp:ce1_0\ : bit;
ATTRIBUTE port_state_att of \P1_WinTimer:TimerUDB:sT16:timerdp:ce1_0\:SIGNAL IS 2;
SIGNAL \P1_WinTimer:TimerUDB:sT16:timerdp:cl1_0\ : bit;
ATTRIBUTE port_state_att of \P1_WinTimer:TimerUDB:sT16:timerdp:cl1_0\:SIGNAL IS 2;
SIGNAL \P1_WinTimer:TimerUDB:sT16:timerdp:z1_0\ : bit;
ATTRIBUTE port_state_att of \P1_WinTimer:TimerUDB:sT16:timerdp:z1_0\:SIGNAL IS 2;
SIGNAL \P1_WinTimer:TimerUDB:sT16:timerdp:ff1_0\ : bit;
ATTRIBUTE port_state_att of \P1_WinTimer:TimerUDB:sT16:timerdp:ff1_0\:SIGNAL IS 2;
SIGNAL \P1_WinTimer:TimerUDB:sT16:timerdp:ov_msb_0\ : bit;
ATTRIBUTE port_state_att of \P1_WinTimer:TimerUDB:sT16:timerdp:ov_msb_0\:SIGNAL IS 2;
SIGNAL \P1_WinTimer:TimerUDB:sT16:timerdp:co_msb_0\ : bit;
ATTRIBUTE port_state_att of \P1_WinTimer:TimerUDB:sT16:timerdp:co_msb_0\:SIGNAL IS 2;
SIGNAL \P1_WinTimer:TimerUDB:sT16:timerdp:cmsb_0\ : bit;
ATTRIBUTE port_state_att of \P1_WinTimer:TimerUDB:sT16:timerdp:cmsb_0\:SIGNAL IS 2;
SIGNAL \P1_WinTimer:TimerUDB:sT16:timerdp:so_0\ : bit;
ATTRIBUTE port_state_att of \P1_WinTimer:TimerUDB:sT16:timerdp:so_0\:SIGNAL IS 2;
SIGNAL \P1_WinTimer:TimerUDB:nc3\ : bit;
SIGNAL \P1_WinTimer:TimerUDB:nc4\ : bit;
SIGNAL \P1_WinTimer:TimerUDB:sT16:timerdp:f1_bus_stat_0\ : bit;
ATTRIBUTE port_state_att of \P1_WinTimer:TimerUDB:sT16:timerdp:f1_bus_stat_0\:SIGNAL IS 2;
SIGNAL \P1_WinTimer:TimerUDB:sT16:timerdp:f1_blk_stat_0\ : bit;
ATTRIBUTE port_state_att of \P1_WinTimer:TimerUDB:sT16:timerdp:f1_blk_stat_0\:SIGNAL IS 2;
SIGNAL \P1_WinTimer:TimerUDB:sT16:timerdp:ce0_reg_0\ : bit;
ATTRIBUTE port_state_att of \P1_WinTimer:TimerUDB:sT16:timerdp:ce0_reg_0\:SIGNAL IS 2;
SIGNAL \P1_WinTimer:TimerUDB:sT16:timerdp:cl0_reg_0\ : bit;
ATTRIBUTE port_state_att of \P1_WinTimer:TimerUDB:sT16:timerdp:cl0_reg_0\:SIGNAL IS 2;
SIGNAL \P1_WinTimer:TimerUDB:sT16:timerdp:z0_reg_0\ : bit;
ATTRIBUTE port_state_att of \P1_WinTimer:TimerUDB:sT16:timerdp:z0_reg_0\:SIGNAL IS 2;
SIGNAL \P1_WinTimer:TimerUDB:sT16:timerdp:ff0_reg_0\ : bit;
ATTRIBUTE port_state_att of \P1_WinTimer:TimerUDB:sT16:timerdp:ff0_reg_0\:SIGNAL IS 2;
SIGNAL \P1_WinTimer:TimerUDB:sT16:timerdp:ce1_reg_0\ : bit;
ATTRIBUTE port_state_att of \P1_WinTimer:TimerUDB:sT16:timerdp:ce1_reg_0\:SIGNAL IS 2;
SIGNAL \P1_WinTimer:TimerUDB:sT16:timerdp:cl1_reg_0\ : bit;
ATTRIBUTE port_state_att of \P1_WinTimer:TimerUDB:sT16:timerdp:cl1_reg_0\:SIGNAL IS 2;
SIGNAL \P1_WinTimer:TimerUDB:sT16:timerdp:z1_reg_0\ : bit;
ATTRIBUTE port_state_att of \P1_WinTimer:TimerUDB:sT16:timerdp:z1_reg_0\:SIGNAL IS 2;
SIGNAL \P1_WinTimer:TimerUDB:sT16:timerdp:ff1_reg_0\ : bit;
ATTRIBUTE port_state_att of \P1_WinTimer:TimerUDB:sT16:timerdp:ff1_reg_0\:SIGNAL IS 2;
SIGNAL \P1_WinTimer:TimerUDB:sT16:timerdp:ov_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \P1_WinTimer:TimerUDB:sT16:timerdp:ov_msb_reg_0\:SIGNAL IS 2;
SIGNAL \P1_WinTimer:TimerUDB:sT16:timerdp:co_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \P1_WinTimer:TimerUDB:sT16:timerdp:co_msb_reg_0\:SIGNAL IS 2;
SIGNAL \P1_WinTimer:TimerUDB:sT16:timerdp:cmsb_reg_0\ : bit;
ATTRIBUTE port_state_att of \P1_WinTimer:TimerUDB:sT16:timerdp:cmsb_reg_0\:SIGNAL IS 2;
SIGNAL \P1_WinTimer:TimerUDB:sT16:timerdp:so_reg_0\ : bit;
ATTRIBUTE port_state_att of \P1_WinTimer:TimerUDB:sT16:timerdp:so_reg_0\:SIGNAL IS 2;
SIGNAL \P1_WinTimer:TimerUDB:sT16:timerdp:f0_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \P1_WinTimer:TimerUDB:sT16:timerdp:f0_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \P1_WinTimer:TimerUDB:sT16:timerdp:f0_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \P1_WinTimer:TimerUDB:sT16:timerdp:f0_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \P1_WinTimer:TimerUDB:sT16:timerdp:f1_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \P1_WinTimer:TimerUDB:sT16:timerdp:f1_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \P1_WinTimer:TimerUDB:sT16:timerdp:f1_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \P1_WinTimer:TimerUDB:sT16:timerdp:f1_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \P1_WinTimer:TimerUDB:sT16:timerdp:carry\ : bit;
SIGNAL \P1_WinTimer:TimerUDB:sT16:timerdp:sh_right\ : bit;
SIGNAL \P1_WinTimer:TimerUDB:sT16:timerdp:sh_left\ : bit;
SIGNAL \P1_WinTimer:TimerUDB:sT16:timerdp:msb\ : bit;
SIGNAL \P1_WinTimer:TimerUDB:sT16:timerdp:cmp_eq_1\ : bit;
SIGNAL \P1_WinTimer:TimerUDB:sT16:timerdp:cmp_eq_0\ : bit;
SIGNAL \P1_WinTimer:TimerUDB:sT16:timerdp:cmp_lt_1\ : bit;
SIGNAL \P1_WinTimer:TimerUDB:sT16:timerdp:cmp_lt_0\ : bit;
SIGNAL \P1_WinTimer:TimerUDB:sT16:timerdp:cmp_zero_1\ : bit;
SIGNAL \P1_WinTimer:TimerUDB:sT16:timerdp:cmp_zero_0\ : bit;
SIGNAL \P1_WinTimer:TimerUDB:sT16:timerdp:cmp_ff_1\ : bit;
SIGNAL \P1_WinTimer:TimerUDB:sT16:timerdp:cmp_ff_0\ : bit;
SIGNAL \P1_WinTimer:TimerUDB:sT16:timerdp:cap_1\ : bit;
SIGNAL \P1_WinTimer:TimerUDB:sT16:timerdp:cap_0\ : bit;
SIGNAL \P1_WinTimer:TimerUDB:sT16:timerdp:cfb\ : bit;
SIGNAL \P1_WinTimer:TimerUDB:sT16:timerdp:ce0_1\ : bit;
ATTRIBUTE port_state_att of \P1_WinTimer:TimerUDB:sT16:timerdp:ce0_1\:SIGNAL IS 2;
SIGNAL \P1_WinTimer:TimerUDB:sT16:timerdp:cl0_1\ : bit;
ATTRIBUTE port_state_att of \P1_WinTimer:TimerUDB:sT16:timerdp:cl0_1\:SIGNAL IS 2;
SIGNAL \P1_WinTimer:TimerUDB:sT16:timerdp:ff0_1\ : bit;
ATTRIBUTE port_state_att of \P1_WinTimer:TimerUDB:sT16:timerdp:ff0_1\:SIGNAL IS 2;
SIGNAL \P1_WinTimer:TimerUDB:sT16:timerdp:ce1_1\ : bit;
ATTRIBUTE port_state_att of \P1_WinTimer:TimerUDB:sT16:timerdp:ce1_1\:SIGNAL IS 2;
SIGNAL \P1_WinTimer:TimerUDB:sT16:timerdp:cl1_1\ : bit;
ATTRIBUTE port_state_att of \P1_WinTimer:TimerUDB:sT16:timerdp:cl1_1\:SIGNAL IS 2;
SIGNAL \P1_WinTimer:TimerUDB:sT16:timerdp:z1_1\ : bit;
ATTRIBUTE port_state_att of \P1_WinTimer:TimerUDB:sT16:timerdp:z1_1\:SIGNAL IS 2;
SIGNAL \P1_WinTimer:TimerUDB:sT16:timerdp:ff1_1\ : bit;
ATTRIBUTE port_state_att of \P1_WinTimer:TimerUDB:sT16:timerdp:ff1_1\:SIGNAL IS 2;
SIGNAL \P1_WinTimer:TimerUDB:sT16:timerdp:ov_msb_1\ : bit;
ATTRIBUTE port_state_att of \P1_WinTimer:TimerUDB:sT16:timerdp:ov_msb_1\:SIGNAL IS 2;
SIGNAL \P1_WinTimer:TimerUDB:sT16:timerdp:co_msb_1\ : bit;
ATTRIBUTE port_state_att of \P1_WinTimer:TimerUDB:sT16:timerdp:co_msb_1\:SIGNAL IS 2;
SIGNAL \P1_WinTimer:TimerUDB:sT16:timerdp:cmsb_1\ : bit;
ATTRIBUTE port_state_att of \P1_WinTimer:TimerUDB:sT16:timerdp:cmsb_1\:SIGNAL IS 2;
SIGNAL \P1_WinTimer:TimerUDB:sT16:timerdp:so_1\ : bit;
ATTRIBUTE port_state_att of \P1_WinTimer:TimerUDB:sT16:timerdp:so_1\:SIGNAL IS 2;
SIGNAL \P1_WinTimer:TimerUDB:sT16:timerdp:f1_bus_stat_1\ : bit;
ATTRIBUTE port_state_att of \P1_WinTimer:TimerUDB:sT16:timerdp:f1_bus_stat_1\:SIGNAL IS 2;
SIGNAL \P1_WinTimer:TimerUDB:sT16:timerdp:f1_blk_stat_1\ : bit;
ATTRIBUTE port_state_att of \P1_WinTimer:TimerUDB:sT16:timerdp:f1_blk_stat_1\:SIGNAL IS 2;
SIGNAL \P1_WinTimer:TimerUDB:sT16:timerdp:ce0_reg_1\ : bit;
ATTRIBUTE port_state_att of \P1_WinTimer:TimerUDB:sT16:timerdp:ce0_reg_1\:SIGNAL IS 2;
SIGNAL \P1_WinTimer:TimerUDB:sT16:timerdp:cl0_reg_1\ : bit;
ATTRIBUTE port_state_att of \P1_WinTimer:TimerUDB:sT16:timerdp:cl0_reg_1\:SIGNAL IS 2;
SIGNAL \P1_WinTimer:TimerUDB:sT16:timerdp:z0_reg_1\ : bit;
ATTRIBUTE port_state_att of \P1_WinTimer:TimerUDB:sT16:timerdp:z0_reg_1\:SIGNAL IS 2;
SIGNAL \P1_WinTimer:TimerUDB:sT16:timerdp:ff0_reg_1\ : bit;
ATTRIBUTE port_state_att of \P1_WinTimer:TimerUDB:sT16:timerdp:ff0_reg_1\:SIGNAL IS 2;
SIGNAL \P1_WinTimer:TimerUDB:sT16:timerdp:ce1_reg_1\ : bit;
ATTRIBUTE port_state_att of \P1_WinTimer:TimerUDB:sT16:timerdp:ce1_reg_1\:SIGNAL IS 2;
SIGNAL \P1_WinTimer:TimerUDB:sT16:timerdp:cl1_reg_1\ : bit;
ATTRIBUTE port_state_att of \P1_WinTimer:TimerUDB:sT16:timerdp:cl1_reg_1\:SIGNAL IS 2;
SIGNAL \P1_WinTimer:TimerUDB:sT16:timerdp:z1_reg_1\ : bit;
ATTRIBUTE port_state_att of \P1_WinTimer:TimerUDB:sT16:timerdp:z1_reg_1\:SIGNAL IS 2;
SIGNAL \P1_WinTimer:TimerUDB:sT16:timerdp:ff1_reg_1\ : bit;
ATTRIBUTE port_state_att of \P1_WinTimer:TimerUDB:sT16:timerdp:ff1_reg_1\:SIGNAL IS 2;
SIGNAL \P1_WinTimer:TimerUDB:sT16:timerdp:ov_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \P1_WinTimer:TimerUDB:sT16:timerdp:ov_msb_reg_1\:SIGNAL IS 2;
SIGNAL \P1_WinTimer:TimerUDB:sT16:timerdp:co_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \P1_WinTimer:TimerUDB:sT16:timerdp:co_msb_reg_1\:SIGNAL IS 2;
SIGNAL \P1_WinTimer:TimerUDB:sT16:timerdp:cmsb_reg_1\ : bit;
ATTRIBUTE port_state_att of \P1_WinTimer:TimerUDB:sT16:timerdp:cmsb_reg_1\:SIGNAL IS 2;
SIGNAL \P1_WinTimer:TimerUDB:sT16:timerdp:so_reg_1\ : bit;
ATTRIBUTE port_state_att of \P1_WinTimer:TimerUDB:sT16:timerdp:so_reg_1\:SIGNAL IS 2;
SIGNAL \P1_WinTimer:TimerUDB:sT16:timerdp:f0_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \P1_WinTimer:TimerUDB:sT16:timerdp:f0_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \P1_WinTimer:TimerUDB:sT16:timerdp:f0_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \P1_WinTimer:TimerUDB:sT16:timerdp:f0_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \P1_WinTimer:TimerUDB:sT16:timerdp:f1_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \P1_WinTimer:TimerUDB:sT16:timerdp:f1_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \P1_WinTimer:TimerUDB:sT16:timerdp:f1_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \P1_WinTimer:TimerUDB:sT16:timerdp:f1_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \P1_WinTimer:Net_102\ : bit;
SIGNAL \P1_WinTimer:Net_266\ : bit;
SIGNAL Net_2477 : bit;
SIGNAL \P1_LatchFilter:op_clk\ : bit;
SIGNAL \P1_LatchFilter:genblk1[0]:or_term\ : bit;
SIGNAL \P1_LatchFilter:genblk1[0]:samples_4\ : bit;
SIGNAL \P1_LatchFilter:genblk1[0]:samples_3\ : bit;
SIGNAL \P1_LatchFilter:genblk1[0]:samples_2\ : bit;
SIGNAL \P1_LatchFilter:genblk1[0]:samples_1\ : bit;
SIGNAL \P1_LatchFilter:genblk1[0]:samples_0\ : bit;
SIGNAL \P1_LatchFilter:genblk1[0]:and_term\ : bit;
SIGNAL \P1_LatchFilter:genblk1[0]:last_state\ : bit;
SIGNAL \P1_RegD1:Net_350\ : bit;
SIGNAL \P1_RegD1:Net_1\ : bit;
SIGNAL \P1_RegD1:Net_2\ : bit;
SIGNAL \P1_RegD1:bSR:ctrl_clk_enable\ : bit;
SIGNAL \P1_RegD1:bSR:control_0\ : bit;
SIGNAL \P1_RegD1:bSR:ctrl_f0_full\ : bit;
SIGNAL \P1_RegD1:bSR:control_1\ : bit;
SIGNAL \P1_RegD1:bSR:clk_fin\ : bit;
SIGNAL \P1_RegD1:bSR:control_7\ : bit;
SIGNAL \P1_RegD1:bSR:control_6\ : bit;
SIGNAL \P1_RegD1:bSR:control_5\ : bit;
SIGNAL \P1_RegD1:bSR:control_4\ : bit;
SIGNAL \P1_RegD1:bSR:control_3\ : bit;
SIGNAL \P1_RegD1:bSR:control_2\ : bit;
SIGNAL \P1_RegD1:bSR:status_2\ : bit;
SIGNAL \P1_RegD1:bSR:status_0\ : bit;
SIGNAL \P1_RegD1:bSR:final_load\ : bit;
SIGNAL \P1_RegD1:bSR:status_1\ : bit;
SIGNAL \P1_RegD1:bSR:status_3\ : bit;
SIGNAL \P1_RegD1:bSR:f0_blk_stat_final\ : bit;
SIGNAL \P1_RegD1:bSR:status_4\ : bit;
SIGNAL \P1_RegD1:bSR:f0_bus_stat_final\ : bit;
SIGNAL \P1_RegD1:bSR:status_5\ : bit;
SIGNAL \P1_RegD1:bSR:f1_blk_stat_final\ : bit;
SIGNAL \P1_RegD1:bSR:status_6\ : bit;
SIGNAL \P1_RegD1:bSR:f1_bus_stat_final\ : bit;
SIGNAL Net_2620 : bit;
SIGNAL \P1_RegD1:bSR:load_reg\ : bit;
SIGNAL \P1_RegD1:bSR:f0_blk_stat_16_1\ : bit;
SIGNAL \P1_RegD1:bSR:f0_bus_stat_16_1\ : bit;
SIGNAL \P1_RegD1:bSR:f1_blk_stat_16_1\ : bit;
SIGNAL \P1_RegD1:bSR:f1_bus_stat_16_1\ : bit;
SIGNAL \P1_RegD1:bSR:reset\ : bit;
SIGNAL \P1_RegD1:bSR:store\ : bit;
SIGNAL \P1_RegD1:bSR:sC16:BShiftRegDp:ce0_0\ : bit;
ATTRIBUTE port_state_att of \P1_RegD1:bSR:sC16:BShiftRegDp:ce0_0\:SIGNAL IS 2;
SIGNAL \P1_RegD1:bSR:sC16:BShiftRegDp:cl0_0\ : bit;
ATTRIBUTE port_state_att of \P1_RegD1:bSR:sC16:BShiftRegDp:cl0_0\:SIGNAL IS 2;
SIGNAL \P1_RegD1:bSR:sC16:BShiftRegDp:z0_0\ : bit;
ATTRIBUTE port_state_att of \P1_RegD1:bSR:sC16:BShiftRegDp:z0_0\:SIGNAL IS 2;
SIGNAL \P1_RegD1:bSR:sC16:BShiftRegDp:ff0_0\ : bit;
ATTRIBUTE port_state_att of \P1_RegD1:bSR:sC16:BShiftRegDp:ff0_0\:SIGNAL IS 2;
SIGNAL \P1_RegD1:bSR:sC16:BShiftRegDp:ce1_0\ : bit;
ATTRIBUTE port_state_att of \P1_RegD1:bSR:sC16:BShiftRegDp:ce1_0\:SIGNAL IS 2;
SIGNAL \P1_RegD1:bSR:sC16:BShiftRegDp:cl1_0\ : bit;
ATTRIBUTE port_state_att of \P1_RegD1:bSR:sC16:BShiftRegDp:cl1_0\:SIGNAL IS 2;
SIGNAL \P1_RegD1:bSR:sC16:BShiftRegDp:z1_0\ : bit;
ATTRIBUTE port_state_att of \P1_RegD1:bSR:sC16:BShiftRegDp:z1_0\:SIGNAL IS 2;
SIGNAL \P1_RegD1:bSR:sC16:BShiftRegDp:ff1_0\ : bit;
ATTRIBUTE port_state_att of \P1_RegD1:bSR:sC16:BShiftRegDp:ff1_0\:SIGNAL IS 2;
SIGNAL \P1_RegD1:bSR:sC16:BShiftRegDp:ov_msb_0\ : bit;
ATTRIBUTE port_state_att of \P1_RegD1:bSR:sC16:BShiftRegDp:ov_msb_0\:SIGNAL IS 2;
SIGNAL \P1_RegD1:bSR:sC16:BShiftRegDp:co_msb_0\ : bit;
ATTRIBUTE port_state_att of \P1_RegD1:bSR:sC16:BShiftRegDp:co_msb_0\:SIGNAL IS 2;
SIGNAL \P1_RegD1:bSR:sC16:BShiftRegDp:cmsb_0\ : bit;
ATTRIBUTE port_state_att of \P1_RegD1:bSR:sC16:BShiftRegDp:cmsb_0\:SIGNAL IS 2;
SIGNAL \P1_RegD1:bSR:so_16_0\ : bit;
SIGNAL \P1_RegD1:bSR:f0_bus_stat_16_0\ : bit;
SIGNAL \P1_RegD1:bSR:f0_blk_stat_16_0\ : bit;
SIGNAL \P1_RegD1:bSR:f1_bus_stat_16_0\ : bit;
SIGNAL \P1_RegD1:bSR:f1_blk_stat_16_0\ : bit;
SIGNAL \P1_RegD1:bSR:sC16:BShiftRegDp:ce0_reg_0\ : bit;
ATTRIBUTE port_state_att of \P1_RegD1:bSR:sC16:BShiftRegDp:ce0_reg_0\:SIGNAL IS 2;
SIGNAL \P1_RegD1:bSR:sC16:BShiftRegDp:cl0_reg_0\ : bit;
ATTRIBUTE port_state_att of \P1_RegD1:bSR:sC16:BShiftRegDp:cl0_reg_0\:SIGNAL IS 2;
SIGNAL \P1_RegD1:bSR:sC16:BShiftRegDp:z0_reg_0\ : bit;
ATTRIBUTE port_state_att of \P1_RegD1:bSR:sC16:BShiftRegDp:z0_reg_0\:SIGNAL IS 2;
SIGNAL \P1_RegD1:bSR:sC16:BShiftRegDp:ff0_reg_0\ : bit;
ATTRIBUTE port_state_att of \P1_RegD1:bSR:sC16:BShiftRegDp:ff0_reg_0\:SIGNAL IS 2;
SIGNAL \P1_RegD1:bSR:sC16:BShiftRegDp:ce1_reg_0\ : bit;
ATTRIBUTE port_state_att of \P1_RegD1:bSR:sC16:BShiftRegDp:ce1_reg_0\:SIGNAL IS 2;
SIGNAL \P1_RegD1:bSR:sC16:BShiftRegDp:cl1_reg_0\ : bit;
ATTRIBUTE port_state_att of \P1_RegD1:bSR:sC16:BShiftRegDp:cl1_reg_0\:SIGNAL IS 2;
SIGNAL \P1_RegD1:bSR:sC16:BShiftRegDp:z1_reg_0\ : bit;
ATTRIBUTE port_state_att of \P1_RegD1:bSR:sC16:BShiftRegDp:z1_reg_0\:SIGNAL IS 2;
SIGNAL \P1_RegD1:bSR:sC16:BShiftRegDp:ff1_reg_0\ : bit;
ATTRIBUTE port_state_att of \P1_RegD1:bSR:sC16:BShiftRegDp:ff1_reg_0\:SIGNAL IS 2;
SIGNAL \P1_RegD1:bSR:sC16:BShiftRegDp:ov_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \P1_RegD1:bSR:sC16:BShiftRegDp:ov_msb_reg_0\:SIGNAL IS 2;
SIGNAL \P1_RegD1:bSR:sC16:BShiftRegDp:co_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \P1_RegD1:bSR:sC16:BShiftRegDp:co_msb_reg_0\:SIGNAL IS 2;
SIGNAL \P1_RegD1:bSR:sC16:BShiftRegDp:cmsb_reg_0\ : bit;
ATTRIBUTE port_state_att of \P1_RegD1:bSR:sC16:BShiftRegDp:cmsb_reg_0\:SIGNAL IS 2;
SIGNAL \P1_RegD1:bSR:sC16:BShiftRegDp:so_reg_0\ : bit;
ATTRIBUTE port_state_att of \P1_RegD1:bSR:sC16:BShiftRegDp:so_reg_0\:SIGNAL IS 2;
SIGNAL \P1_RegD1:bSR:sC16:BShiftRegDp:f0_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \P1_RegD1:bSR:sC16:BShiftRegDp:f0_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \P1_RegD1:bSR:sC16:BShiftRegDp:f0_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \P1_RegD1:bSR:sC16:BShiftRegDp:f0_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \P1_RegD1:bSR:sC16:BShiftRegDp:f1_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \P1_RegD1:bSR:sC16:BShiftRegDp:f1_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \P1_RegD1:bSR:sC16:BShiftRegDp:f1_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \P1_RegD1:bSR:sC16:BShiftRegDp:f1_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \P1_RegD1:bSR:sC16:BShiftRegDp:carry\ : bit;
SIGNAL \P1_RegD1:bSR:sC16:BShiftRegDp:sh_right\ : bit;
SIGNAL \P1_RegD1:bSR:sC16:BShiftRegDp:sh_left\ : bit;
SIGNAL \P1_RegD1:bSR:sC16:BShiftRegDp:msb\ : bit;
SIGNAL \P1_RegD1:bSR:sC16:BShiftRegDp:cmp_eq_1\ : bit;
SIGNAL \P1_RegD1:bSR:sC16:BShiftRegDp:cmp_eq_0\ : bit;
SIGNAL \P1_RegD1:bSR:sC16:BShiftRegDp:cmp_lt_1\ : bit;
SIGNAL \P1_RegD1:bSR:sC16:BShiftRegDp:cmp_lt_0\ : bit;
SIGNAL \P1_RegD1:bSR:sC16:BShiftRegDp:cmp_zero_1\ : bit;
SIGNAL \P1_RegD1:bSR:sC16:BShiftRegDp:cmp_zero_0\ : bit;
SIGNAL \P1_RegD1:bSR:sC16:BShiftRegDp:cmp_ff_1\ : bit;
SIGNAL \P1_RegD1:bSR:sC16:BShiftRegDp:cmp_ff_0\ : bit;
SIGNAL \P1_RegD1:bSR:sC16:BShiftRegDp:cap_1\ : bit;
SIGNAL \P1_RegD1:bSR:sC16:BShiftRegDp:cap_0\ : bit;
SIGNAL \P1_RegD1:bSR:sC16:BShiftRegDp:cfb\ : bit;
SIGNAL \P1_RegD1:bSR:sC16:BShiftRegDp:ce0_1\ : bit;
ATTRIBUTE port_state_att of \P1_RegD1:bSR:sC16:BShiftRegDp:ce0_1\:SIGNAL IS 2;
SIGNAL \P1_RegD1:bSR:sC16:BShiftRegDp:cl0_1\ : bit;
ATTRIBUTE port_state_att of \P1_RegD1:bSR:sC16:BShiftRegDp:cl0_1\:SIGNAL IS 2;
SIGNAL \P1_RegD1:bSR:sC16:BShiftRegDp:z0_1\ : bit;
ATTRIBUTE port_state_att of \P1_RegD1:bSR:sC16:BShiftRegDp:z0_1\:SIGNAL IS 2;
SIGNAL \P1_RegD1:bSR:sC16:BShiftRegDp:ff0_1\ : bit;
ATTRIBUTE port_state_att of \P1_RegD1:bSR:sC16:BShiftRegDp:ff0_1\:SIGNAL IS 2;
SIGNAL \P1_RegD1:bSR:sC16:BShiftRegDp:ce1_1\ : bit;
ATTRIBUTE port_state_att of \P1_RegD1:bSR:sC16:BShiftRegDp:ce1_1\:SIGNAL IS 2;
SIGNAL \P1_RegD1:bSR:sC16:BShiftRegDp:cl1_1\ : bit;
ATTRIBUTE port_state_att of \P1_RegD1:bSR:sC16:BShiftRegDp:cl1_1\:SIGNAL IS 2;
SIGNAL \P1_RegD1:bSR:sC16:BShiftRegDp:z1_1\ : bit;
ATTRIBUTE port_state_att of \P1_RegD1:bSR:sC16:BShiftRegDp:z1_1\:SIGNAL IS 2;
SIGNAL \P1_RegD1:bSR:sC16:BShiftRegDp:ff1_1\ : bit;
ATTRIBUTE port_state_att of \P1_RegD1:bSR:sC16:BShiftRegDp:ff1_1\:SIGNAL IS 2;
SIGNAL \P1_RegD1:bSR:sC16:BShiftRegDp:ov_msb_1\ : bit;
ATTRIBUTE port_state_att of \P1_RegD1:bSR:sC16:BShiftRegDp:ov_msb_1\:SIGNAL IS 2;
SIGNAL \P1_RegD1:bSR:sC16:BShiftRegDp:co_msb_1\ : bit;
ATTRIBUTE port_state_att of \P1_RegD1:bSR:sC16:BShiftRegDp:co_msb_1\:SIGNAL IS 2;
SIGNAL \P1_RegD1:bSR:sC16:BShiftRegDp:cmsb_1\ : bit;
ATTRIBUTE port_state_att of \P1_RegD1:bSR:sC16:BShiftRegDp:cmsb_1\:SIGNAL IS 2;
SIGNAL \P1_RegD1:bSR:so_16_1\ : bit;
SIGNAL \P1_RegD1:bSR:sC16:BShiftRegDp:ce0_reg_1\ : bit;
ATTRIBUTE port_state_att of \P1_RegD1:bSR:sC16:BShiftRegDp:ce0_reg_1\:SIGNAL IS 2;
SIGNAL \P1_RegD1:bSR:sC16:BShiftRegDp:cl0_reg_1\ : bit;
ATTRIBUTE port_state_att of \P1_RegD1:bSR:sC16:BShiftRegDp:cl0_reg_1\:SIGNAL IS 2;
SIGNAL \P1_RegD1:bSR:sC16:BShiftRegDp:z0_reg_1\ : bit;
ATTRIBUTE port_state_att of \P1_RegD1:bSR:sC16:BShiftRegDp:z0_reg_1\:SIGNAL IS 2;
SIGNAL \P1_RegD1:bSR:sC16:BShiftRegDp:ff0_reg_1\ : bit;
ATTRIBUTE port_state_att of \P1_RegD1:bSR:sC16:BShiftRegDp:ff0_reg_1\:SIGNAL IS 2;
SIGNAL \P1_RegD1:bSR:sC16:BShiftRegDp:ce1_reg_1\ : bit;
ATTRIBUTE port_state_att of \P1_RegD1:bSR:sC16:BShiftRegDp:ce1_reg_1\:SIGNAL IS 2;
SIGNAL \P1_RegD1:bSR:sC16:BShiftRegDp:cl1_reg_1\ : bit;
ATTRIBUTE port_state_att of \P1_RegD1:bSR:sC16:BShiftRegDp:cl1_reg_1\:SIGNAL IS 2;
SIGNAL \P1_RegD1:bSR:sC16:BShiftRegDp:z1_reg_1\ : bit;
ATTRIBUTE port_state_att of \P1_RegD1:bSR:sC16:BShiftRegDp:z1_reg_1\:SIGNAL IS 2;
SIGNAL \P1_RegD1:bSR:sC16:BShiftRegDp:ff1_reg_1\ : bit;
ATTRIBUTE port_state_att of \P1_RegD1:bSR:sC16:BShiftRegDp:ff1_reg_1\:SIGNAL IS 2;
SIGNAL \P1_RegD1:bSR:sC16:BShiftRegDp:ov_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \P1_RegD1:bSR:sC16:BShiftRegDp:ov_msb_reg_1\:SIGNAL IS 2;
SIGNAL \P1_RegD1:bSR:sC16:BShiftRegDp:co_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \P1_RegD1:bSR:sC16:BShiftRegDp:co_msb_reg_1\:SIGNAL IS 2;
SIGNAL \P1_RegD1:bSR:sC16:BShiftRegDp:cmsb_reg_1\ : bit;
ATTRIBUTE port_state_att of \P1_RegD1:bSR:sC16:BShiftRegDp:cmsb_reg_1\:SIGNAL IS 2;
SIGNAL \P1_RegD1:bSR:sC16:BShiftRegDp:so_reg_1\ : bit;
ATTRIBUTE port_state_att of \P1_RegD1:bSR:sC16:BShiftRegDp:so_reg_1\:SIGNAL IS 2;
SIGNAL \P1_RegD1:bSR:sC16:BShiftRegDp:f0_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \P1_RegD1:bSR:sC16:BShiftRegDp:f0_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \P1_RegD1:bSR:sC16:BShiftRegDp:f0_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \P1_RegD1:bSR:sC16:BShiftRegDp:f0_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \P1_RegD1:bSR:sC16:BShiftRegDp:f1_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \P1_RegD1:bSR:sC16:BShiftRegDp:f1_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \P1_RegD1:bSR:sC16:BShiftRegDp:f1_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \P1_RegD1:bSR:sC16:BShiftRegDp:f1_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL Net_2524 : bit;
SIGNAL \P1_RegD2:Net_350\ : bit;
SIGNAL \P1_RegD2:Net_1\ : bit;
SIGNAL \P1_RegD2:Net_2\ : bit;
SIGNAL \P1_RegD2:bSR:ctrl_clk_enable\ : bit;
SIGNAL \P1_RegD2:bSR:control_0\ : bit;
SIGNAL \P1_RegD2:bSR:ctrl_f0_full\ : bit;
SIGNAL \P1_RegD2:bSR:control_1\ : bit;
SIGNAL \P1_RegD2:bSR:clk_fin\ : bit;
SIGNAL \P1_RegD2:bSR:control_7\ : bit;
SIGNAL \P1_RegD2:bSR:control_6\ : bit;
SIGNAL \P1_RegD2:bSR:control_5\ : bit;
SIGNAL \P1_RegD2:bSR:control_4\ : bit;
SIGNAL \P1_RegD2:bSR:control_3\ : bit;
SIGNAL \P1_RegD2:bSR:control_2\ : bit;
SIGNAL \P1_RegD2:bSR:status_2\ : bit;
SIGNAL \P1_RegD2:bSR:status_0\ : bit;
SIGNAL \P1_RegD2:bSR:final_load\ : bit;
SIGNAL \P1_RegD2:bSR:status_1\ : bit;
SIGNAL \P1_RegD2:bSR:status_3\ : bit;
SIGNAL \P1_RegD2:bSR:f0_blk_stat_final\ : bit;
SIGNAL \P1_RegD2:bSR:status_4\ : bit;
SIGNAL \P1_RegD2:bSR:f0_bus_stat_final\ : bit;
SIGNAL \P1_RegD2:bSR:status_5\ : bit;
SIGNAL \P1_RegD2:bSR:f1_blk_stat_final\ : bit;
SIGNAL \P1_RegD2:bSR:status_6\ : bit;
SIGNAL \P1_RegD2:bSR:f1_bus_stat_final\ : bit;
SIGNAL Net_2625 : bit;
SIGNAL \P1_RegD2:bSR:load_reg\ : bit;
SIGNAL \P1_RegD2:bSR:f0_blk_stat_16_1\ : bit;
SIGNAL \P1_RegD2:bSR:f0_bus_stat_16_1\ : bit;
SIGNAL \P1_RegD2:bSR:f1_blk_stat_16_1\ : bit;
SIGNAL \P1_RegD2:bSR:f1_bus_stat_16_1\ : bit;
SIGNAL \P1_RegD2:bSR:reset\ : bit;
SIGNAL \P1_RegD2:bSR:store\ : bit;
SIGNAL \P1_RegD2:bSR:sC16:BShiftRegDp:ce0_0\ : bit;
ATTRIBUTE port_state_att of \P1_RegD2:bSR:sC16:BShiftRegDp:ce0_0\:SIGNAL IS 2;
SIGNAL \P1_RegD2:bSR:sC16:BShiftRegDp:cl0_0\ : bit;
ATTRIBUTE port_state_att of \P1_RegD2:bSR:sC16:BShiftRegDp:cl0_0\:SIGNAL IS 2;
SIGNAL \P1_RegD2:bSR:sC16:BShiftRegDp:z0_0\ : bit;
ATTRIBUTE port_state_att of \P1_RegD2:bSR:sC16:BShiftRegDp:z0_0\:SIGNAL IS 2;
SIGNAL \P1_RegD2:bSR:sC16:BShiftRegDp:ff0_0\ : bit;
ATTRIBUTE port_state_att of \P1_RegD2:bSR:sC16:BShiftRegDp:ff0_0\:SIGNAL IS 2;
SIGNAL \P1_RegD2:bSR:sC16:BShiftRegDp:ce1_0\ : bit;
ATTRIBUTE port_state_att of \P1_RegD2:bSR:sC16:BShiftRegDp:ce1_0\:SIGNAL IS 2;
SIGNAL \P1_RegD2:bSR:sC16:BShiftRegDp:cl1_0\ : bit;
ATTRIBUTE port_state_att of \P1_RegD2:bSR:sC16:BShiftRegDp:cl1_0\:SIGNAL IS 2;
SIGNAL \P1_RegD2:bSR:sC16:BShiftRegDp:z1_0\ : bit;
ATTRIBUTE port_state_att of \P1_RegD2:bSR:sC16:BShiftRegDp:z1_0\:SIGNAL IS 2;
SIGNAL \P1_RegD2:bSR:sC16:BShiftRegDp:ff1_0\ : bit;
ATTRIBUTE port_state_att of \P1_RegD2:bSR:sC16:BShiftRegDp:ff1_0\:SIGNAL IS 2;
SIGNAL \P1_RegD2:bSR:sC16:BShiftRegDp:ov_msb_0\ : bit;
ATTRIBUTE port_state_att of \P1_RegD2:bSR:sC16:BShiftRegDp:ov_msb_0\:SIGNAL IS 2;
SIGNAL \P1_RegD2:bSR:sC16:BShiftRegDp:co_msb_0\ : bit;
ATTRIBUTE port_state_att of \P1_RegD2:bSR:sC16:BShiftRegDp:co_msb_0\:SIGNAL IS 2;
SIGNAL \P1_RegD2:bSR:sC16:BShiftRegDp:cmsb_0\ : bit;
ATTRIBUTE port_state_att of \P1_RegD2:bSR:sC16:BShiftRegDp:cmsb_0\:SIGNAL IS 2;
SIGNAL \P1_RegD2:bSR:so_16_0\ : bit;
SIGNAL \P1_RegD2:bSR:f0_bus_stat_16_0\ : bit;
SIGNAL \P1_RegD2:bSR:f0_blk_stat_16_0\ : bit;
SIGNAL \P1_RegD2:bSR:f1_bus_stat_16_0\ : bit;
SIGNAL \P1_RegD2:bSR:f1_blk_stat_16_0\ : bit;
SIGNAL \P1_RegD2:bSR:sC16:BShiftRegDp:ce0_reg_0\ : bit;
ATTRIBUTE port_state_att of \P1_RegD2:bSR:sC16:BShiftRegDp:ce0_reg_0\:SIGNAL IS 2;
SIGNAL \P1_RegD2:bSR:sC16:BShiftRegDp:cl0_reg_0\ : bit;
ATTRIBUTE port_state_att of \P1_RegD2:bSR:sC16:BShiftRegDp:cl0_reg_0\:SIGNAL IS 2;
SIGNAL \P1_RegD2:bSR:sC16:BShiftRegDp:z0_reg_0\ : bit;
ATTRIBUTE port_state_att of \P1_RegD2:bSR:sC16:BShiftRegDp:z0_reg_0\:SIGNAL IS 2;
SIGNAL \P1_RegD2:bSR:sC16:BShiftRegDp:ff0_reg_0\ : bit;
ATTRIBUTE port_state_att of \P1_RegD2:bSR:sC16:BShiftRegDp:ff0_reg_0\:SIGNAL IS 2;
SIGNAL \P1_RegD2:bSR:sC16:BShiftRegDp:ce1_reg_0\ : bit;
ATTRIBUTE port_state_att of \P1_RegD2:bSR:sC16:BShiftRegDp:ce1_reg_0\:SIGNAL IS 2;
SIGNAL \P1_RegD2:bSR:sC16:BShiftRegDp:cl1_reg_0\ : bit;
ATTRIBUTE port_state_att of \P1_RegD2:bSR:sC16:BShiftRegDp:cl1_reg_0\:SIGNAL IS 2;
SIGNAL \P1_RegD2:bSR:sC16:BShiftRegDp:z1_reg_0\ : bit;
ATTRIBUTE port_state_att of \P1_RegD2:bSR:sC16:BShiftRegDp:z1_reg_0\:SIGNAL IS 2;
SIGNAL \P1_RegD2:bSR:sC16:BShiftRegDp:ff1_reg_0\ : bit;
ATTRIBUTE port_state_att of \P1_RegD2:bSR:sC16:BShiftRegDp:ff1_reg_0\:SIGNAL IS 2;
SIGNAL \P1_RegD2:bSR:sC16:BShiftRegDp:ov_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \P1_RegD2:bSR:sC16:BShiftRegDp:ov_msb_reg_0\:SIGNAL IS 2;
SIGNAL \P1_RegD2:bSR:sC16:BShiftRegDp:co_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \P1_RegD2:bSR:sC16:BShiftRegDp:co_msb_reg_0\:SIGNAL IS 2;
SIGNAL \P1_RegD2:bSR:sC16:BShiftRegDp:cmsb_reg_0\ : bit;
ATTRIBUTE port_state_att of \P1_RegD2:bSR:sC16:BShiftRegDp:cmsb_reg_0\:SIGNAL IS 2;
SIGNAL \P1_RegD2:bSR:sC16:BShiftRegDp:so_reg_0\ : bit;
ATTRIBUTE port_state_att of \P1_RegD2:bSR:sC16:BShiftRegDp:so_reg_0\:SIGNAL IS 2;
SIGNAL \P1_RegD2:bSR:sC16:BShiftRegDp:f0_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \P1_RegD2:bSR:sC16:BShiftRegDp:f0_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \P1_RegD2:bSR:sC16:BShiftRegDp:f0_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \P1_RegD2:bSR:sC16:BShiftRegDp:f0_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \P1_RegD2:bSR:sC16:BShiftRegDp:f1_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \P1_RegD2:bSR:sC16:BShiftRegDp:f1_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \P1_RegD2:bSR:sC16:BShiftRegDp:f1_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \P1_RegD2:bSR:sC16:BShiftRegDp:f1_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \P1_RegD2:bSR:sC16:BShiftRegDp:carry\ : bit;
SIGNAL \P1_RegD2:bSR:sC16:BShiftRegDp:sh_right\ : bit;
SIGNAL \P1_RegD2:bSR:sC16:BShiftRegDp:sh_left\ : bit;
SIGNAL \P1_RegD2:bSR:sC16:BShiftRegDp:msb\ : bit;
SIGNAL \P1_RegD2:bSR:sC16:BShiftRegDp:cmp_eq_1\ : bit;
SIGNAL \P1_RegD2:bSR:sC16:BShiftRegDp:cmp_eq_0\ : bit;
SIGNAL \P1_RegD2:bSR:sC16:BShiftRegDp:cmp_lt_1\ : bit;
SIGNAL \P1_RegD2:bSR:sC16:BShiftRegDp:cmp_lt_0\ : bit;
SIGNAL \P1_RegD2:bSR:sC16:BShiftRegDp:cmp_zero_1\ : bit;
SIGNAL \P1_RegD2:bSR:sC16:BShiftRegDp:cmp_zero_0\ : bit;
SIGNAL \P1_RegD2:bSR:sC16:BShiftRegDp:cmp_ff_1\ : bit;
SIGNAL \P1_RegD2:bSR:sC16:BShiftRegDp:cmp_ff_0\ : bit;
SIGNAL \P1_RegD2:bSR:sC16:BShiftRegDp:cap_1\ : bit;
SIGNAL \P1_RegD2:bSR:sC16:BShiftRegDp:cap_0\ : bit;
SIGNAL \P1_RegD2:bSR:sC16:BShiftRegDp:cfb\ : bit;
SIGNAL \P1_RegD2:bSR:sC16:BShiftRegDp:ce0_1\ : bit;
ATTRIBUTE port_state_att of \P1_RegD2:bSR:sC16:BShiftRegDp:ce0_1\:SIGNAL IS 2;
SIGNAL \P1_RegD2:bSR:sC16:BShiftRegDp:cl0_1\ : bit;
ATTRIBUTE port_state_att of \P1_RegD2:bSR:sC16:BShiftRegDp:cl0_1\:SIGNAL IS 2;
SIGNAL \P1_RegD2:bSR:sC16:BShiftRegDp:z0_1\ : bit;
ATTRIBUTE port_state_att of \P1_RegD2:bSR:sC16:BShiftRegDp:z0_1\:SIGNAL IS 2;
SIGNAL \P1_RegD2:bSR:sC16:BShiftRegDp:ff0_1\ : bit;
ATTRIBUTE port_state_att of \P1_RegD2:bSR:sC16:BShiftRegDp:ff0_1\:SIGNAL IS 2;
SIGNAL \P1_RegD2:bSR:sC16:BShiftRegDp:ce1_1\ : bit;
ATTRIBUTE port_state_att of \P1_RegD2:bSR:sC16:BShiftRegDp:ce1_1\:SIGNAL IS 2;
SIGNAL \P1_RegD2:bSR:sC16:BShiftRegDp:cl1_1\ : bit;
ATTRIBUTE port_state_att of \P1_RegD2:bSR:sC16:BShiftRegDp:cl1_1\:SIGNAL IS 2;
SIGNAL \P1_RegD2:bSR:sC16:BShiftRegDp:z1_1\ : bit;
ATTRIBUTE port_state_att of \P1_RegD2:bSR:sC16:BShiftRegDp:z1_1\:SIGNAL IS 2;
SIGNAL \P1_RegD2:bSR:sC16:BShiftRegDp:ff1_1\ : bit;
ATTRIBUTE port_state_att of \P1_RegD2:bSR:sC16:BShiftRegDp:ff1_1\:SIGNAL IS 2;
SIGNAL \P1_RegD2:bSR:sC16:BShiftRegDp:ov_msb_1\ : bit;
ATTRIBUTE port_state_att of \P1_RegD2:bSR:sC16:BShiftRegDp:ov_msb_1\:SIGNAL IS 2;
SIGNAL \P1_RegD2:bSR:sC16:BShiftRegDp:co_msb_1\ : bit;
ATTRIBUTE port_state_att of \P1_RegD2:bSR:sC16:BShiftRegDp:co_msb_1\:SIGNAL IS 2;
SIGNAL \P1_RegD2:bSR:sC16:BShiftRegDp:cmsb_1\ : bit;
ATTRIBUTE port_state_att of \P1_RegD2:bSR:sC16:BShiftRegDp:cmsb_1\:SIGNAL IS 2;
SIGNAL \P1_RegD2:bSR:so_16_1\ : bit;
SIGNAL \P1_RegD2:bSR:sC16:BShiftRegDp:ce0_reg_1\ : bit;
ATTRIBUTE port_state_att of \P1_RegD2:bSR:sC16:BShiftRegDp:ce0_reg_1\:SIGNAL IS 2;
SIGNAL \P1_RegD2:bSR:sC16:BShiftRegDp:cl0_reg_1\ : bit;
ATTRIBUTE port_state_att of \P1_RegD2:bSR:sC16:BShiftRegDp:cl0_reg_1\:SIGNAL IS 2;
SIGNAL \P1_RegD2:bSR:sC16:BShiftRegDp:z0_reg_1\ : bit;
ATTRIBUTE port_state_att of \P1_RegD2:bSR:sC16:BShiftRegDp:z0_reg_1\:SIGNAL IS 2;
SIGNAL \P1_RegD2:bSR:sC16:BShiftRegDp:ff0_reg_1\ : bit;
ATTRIBUTE port_state_att of \P1_RegD2:bSR:sC16:BShiftRegDp:ff0_reg_1\:SIGNAL IS 2;
SIGNAL \P1_RegD2:bSR:sC16:BShiftRegDp:ce1_reg_1\ : bit;
ATTRIBUTE port_state_att of \P1_RegD2:bSR:sC16:BShiftRegDp:ce1_reg_1\:SIGNAL IS 2;
SIGNAL \P1_RegD2:bSR:sC16:BShiftRegDp:cl1_reg_1\ : bit;
ATTRIBUTE port_state_att of \P1_RegD2:bSR:sC16:BShiftRegDp:cl1_reg_1\:SIGNAL IS 2;
SIGNAL \P1_RegD2:bSR:sC16:BShiftRegDp:z1_reg_1\ : bit;
ATTRIBUTE port_state_att of \P1_RegD2:bSR:sC16:BShiftRegDp:z1_reg_1\:SIGNAL IS 2;
SIGNAL \P1_RegD2:bSR:sC16:BShiftRegDp:ff1_reg_1\ : bit;
ATTRIBUTE port_state_att of \P1_RegD2:bSR:sC16:BShiftRegDp:ff1_reg_1\:SIGNAL IS 2;
SIGNAL \P1_RegD2:bSR:sC16:BShiftRegDp:ov_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \P1_RegD2:bSR:sC16:BShiftRegDp:ov_msb_reg_1\:SIGNAL IS 2;
SIGNAL \P1_RegD2:bSR:sC16:BShiftRegDp:co_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \P1_RegD2:bSR:sC16:BShiftRegDp:co_msb_reg_1\:SIGNAL IS 2;
SIGNAL \P1_RegD2:bSR:sC16:BShiftRegDp:cmsb_reg_1\ : bit;
ATTRIBUTE port_state_att of \P1_RegD2:bSR:sC16:BShiftRegDp:cmsb_reg_1\:SIGNAL IS 2;
SIGNAL \P1_RegD2:bSR:sC16:BShiftRegDp:so_reg_1\ : bit;
ATTRIBUTE port_state_att of \P1_RegD2:bSR:sC16:BShiftRegDp:so_reg_1\:SIGNAL IS 2;
SIGNAL \P1_RegD2:bSR:sC16:BShiftRegDp:f0_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \P1_RegD2:bSR:sC16:BShiftRegDp:f0_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \P1_RegD2:bSR:sC16:BShiftRegDp:f0_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \P1_RegD2:bSR:sC16:BShiftRegDp:f0_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \P1_RegD2:bSR:sC16:BShiftRegDp:f1_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \P1_RegD2:bSR:sC16:BShiftRegDp:f1_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \P1_RegD2:bSR:sC16:BShiftRegDp:f1_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \P1_RegD2:bSR:sC16:BShiftRegDp:f1_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL Net_2527 : bit;
SIGNAL \P1_ClockFilter:op_clk\ : bit;
SIGNAL \P1_ClockFilter:genblk1[0]:or_term\ : bit;
SIGNAL \P1_ClockFilter:genblk1[0]:samples_7\ : bit;
SIGNAL \P1_ClockFilter:genblk1[0]:samples_6\ : bit;
SIGNAL \P1_ClockFilter:genblk1[0]:samples_5\ : bit;
SIGNAL \P1_ClockFilter:genblk1[0]:samples_4\ : bit;
SIGNAL \P1_ClockFilter:genblk1[0]:samples_3\ : bit;
SIGNAL \P1_ClockFilter:genblk1[0]:samples_2\ : bit;
SIGNAL \P1_ClockFilter:genblk1[0]:samples_1\ : bit;
SIGNAL \P1_ClockFilter:genblk1[0]:samples_0\ : bit;
SIGNAL \P1_ClockFilter:genblk1[0]:and_term\ : bit;
SIGNAL \P1_ClockFilter:genblk1[0]:last_state\ : bit;
SIGNAL \P2_ClockFilter:op_clk\ : bit;
SIGNAL \P2_ClockFilter:genblk1[0]:or_term\ : bit;
SIGNAL \P2_ClockFilter:genblk1[0]:samples_7\ : bit;
SIGNAL \P2_ClockFilter:genblk1[0]:samples_6\ : bit;
SIGNAL \P2_ClockFilter:genblk1[0]:samples_5\ : bit;
SIGNAL \P2_ClockFilter:genblk1[0]:samples_4\ : bit;
SIGNAL \P2_ClockFilter:genblk1[0]:samples_3\ : bit;
SIGNAL \P2_ClockFilter:genblk1[0]:samples_2\ : bit;
SIGNAL \P2_ClockFilter:genblk1[0]:samples_1\ : bit;
SIGNAL \P2_ClockFilter:genblk1[0]:samples_0\ : bit;
SIGNAL \P2_ClockFilter:genblk1[0]:and_term\ : bit;
SIGNAL \P2_ClockFilter:genblk1[0]:last_state\ : bit;
SIGNAL Net_2530 : bit;
SIGNAL \P2_RegD0:Net_350\ : bit;
SIGNAL \P2_RegD0:Net_1\ : bit;
SIGNAL \P2_RegD0:Net_2\ : bit;
SIGNAL \P2_RegD0:bSR:ctrl_clk_enable\ : bit;
SIGNAL \P2_RegD0:bSR:control_0\ : bit;
SIGNAL \P2_RegD0:bSR:ctrl_f0_full\ : bit;
SIGNAL \P2_RegD0:bSR:control_1\ : bit;
SIGNAL \P2_RegD0:bSR:clk_fin\ : bit;
SIGNAL \P2_RegD0:bSR:control_7\ : bit;
SIGNAL \P2_RegD0:bSR:control_6\ : bit;
SIGNAL \P2_RegD0:bSR:control_5\ : bit;
SIGNAL \P2_RegD0:bSR:control_4\ : bit;
SIGNAL \P2_RegD0:bSR:control_3\ : bit;
SIGNAL \P2_RegD0:bSR:control_2\ : bit;
SIGNAL \P2_RegD0:bSR:status_2\ : bit;
SIGNAL \P2_RegD0:bSR:status_0\ : bit;
SIGNAL \P2_RegD0:bSR:final_load\ : bit;
SIGNAL \P2_RegD0:bSR:status_1\ : bit;
SIGNAL \P2_RegD0:bSR:status_3\ : bit;
SIGNAL \P2_RegD0:bSR:f0_blk_stat_final\ : bit;
SIGNAL \P2_RegD0:bSR:status_4\ : bit;
SIGNAL \P2_RegD0:bSR:f0_bus_stat_final\ : bit;
SIGNAL \P2_RegD0:bSR:status_5\ : bit;
SIGNAL \P2_RegD0:bSR:f1_blk_stat_final\ : bit;
SIGNAL \P2_RegD0:bSR:status_6\ : bit;
SIGNAL \P2_RegD0:bSR:f1_bus_stat_final\ : bit;
SIGNAL Net_2630 : bit;
SIGNAL \P2_RegD0:bSR:load_reg\ : bit;
SIGNAL \P2_RegD0:bSR:f0_blk_stat_16_1\ : bit;
SIGNAL \P2_RegD0:bSR:f0_bus_stat_16_1\ : bit;
SIGNAL \P2_RegD0:bSR:f1_blk_stat_16_1\ : bit;
SIGNAL \P2_RegD0:bSR:f1_bus_stat_16_1\ : bit;
SIGNAL \P2_RegD0:bSR:reset\ : bit;
SIGNAL \P2_RegD0:bSR:store\ : bit;
SIGNAL \P2_RegD0:bSR:sC16:BShiftRegDp:ce0_0\ : bit;
ATTRIBUTE port_state_att of \P2_RegD0:bSR:sC16:BShiftRegDp:ce0_0\:SIGNAL IS 2;
SIGNAL \P2_RegD0:bSR:sC16:BShiftRegDp:cl0_0\ : bit;
ATTRIBUTE port_state_att of \P2_RegD0:bSR:sC16:BShiftRegDp:cl0_0\:SIGNAL IS 2;
SIGNAL \P2_RegD0:bSR:sC16:BShiftRegDp:z0_0\ : bit;
ATTRIBUTE port_state_att of \P2_RegD0:bSR:sC16:BShiftRegDp:z0_0\:SIGNAL IS 2;
SIGNAL \P2_RegD0:bSR:sC16:BShiftRegDp:ff0_0\ : bit;
ATTRIBUTE port_state_att of \P2_RegD0:bSR:sC16:BShiftRegDp:ff0_0\:SIGNAL IS 2;
SIGNAL \P2_RegD0:bSR:sC16:BShiftRegDp:ce1_0\ : bit;
ATTRIBUTE port_state_att of \P2_RegD0:bSR:sC16:BShiftRegDp:ce1_0\:SIGNAL IS 2;
SIGNAL \P2_RegD0:bSR:sC16:BShiftRegDp:cl1_0\ : bit;
ATTRIBUTE port_state_att of \P2_RegD0:bSR:sC16:BShiftRegDp:cl1_0\:SIGNAL IS 2;
SIGNAL \P2_RegD0:bSR:sC16:BShiftRegDp:z1_0\ : bit;
ATTRIBUTE port_state_att of \P2_RegD0:bSR:sC16:BShiftRegDp:z1_0\:SIGNAL IS 2;
SIGNAL \P2_RegD0:bSR:sC16:BShiftRegDp:ff1_0\ : bit;
ATTRIBUTE port_state_att of \P2_RegD0:bSR:sC16:BShiftRegDp:ff1_0\:SIGNAL IS 2;
SIGNAL \P2_RegD0:bSR:sC16:BShiftRegDp:ov_msb_0\ : bit;
ATTRIBUTE port_state_att of \P2_RegD0:bSR:sC16:BShiftRegDp:ov_msb_0\:SIGNAL IS 2;
SIGNAL \P2_RegD0:bSR:sC16:BShiftRegDp:co_msb_0\ : bit;
ATTRIBUTE port_state_att of \P2_RegD0:bSR:sC16:BShiftRegDp:co_msb_0\:SIGNAL IS 2;
SIGNAL \P2_RegD0:bSR:sC16:BShiftRegDp:cmsb_0\ : bit;
ATTRIBUTE port_state_att of \P2_RegD0:bSR:sC16:BShiftRegDp:cmsb_0\:SIGNAL IS 2;
SIGNAL \P2_RegD0:bSR:so_16_0\ : bit;
SIGNAL \P2_RegD0:bSR:f0_bus_stat_16_0\ : bit;
SIGNAL \P2_RegD0:bSR:f0_blk_stat_16_0\ : bit;
SIGNAL \P2_RegD0:bSR:f1_bus_stat_16_0\ : bit;
SIGNAL \P2_RegD0:bSR:f1_blk_stat_16_0\ : bit;
SIGNAL \P2_RegD0:bSR:sC16:BShiftRegDp:ce0_reg_0\ : bit;
ATTRIBUTE port_state_att of \P2_RegD0:bSR:sC16:BShiftRegDp:ce0_reg_0\:SIGNAL IS 2;
SIGNAL \P2_RegD0:bSR:sC16:BShiftRegDp:cl0_reg_0\ : bit;
ATTRIBUTE port_state_att of \P2_RegD0:bSR:sC16:BShiftRegDp:cl0_reg_0\:SIGNAL IS 2;
SIGNAL \P2_RegD0:bSR:sC16:BShiftRegDp:z0_reg_0\ : bit;
ATTRIBUTE port_state_att of \P2_RegD0:bSR:sC16:BShiftRegDp:z0_reg_0\:SIGNAL IS 2;
SIGNAL \P2_RegD0:bSR:sC16:BShiftRegDp:ff0_reg_0\ : bit;
ATTRIBUTE port_state_att of \P2_RegD0:bSR:sC16:BShiftRegDp:ff0_reg_0\:SIGNAL IS 2;
SIGNAL \P2_RegD0:bSR:sC16:BShiftRegDp:ce1_reg_0\ : bit;
ATTRIBUTE port_state_att of \P2_RegD0:bSR:sC16:BShiftRegDp:ce1_reg_0\:SIGNAL IS 2;
SIGNAL \P2_RegD0:bSR:sC16:BShiftRegDp:cl1_reg_0\ : bit;
ATTRIBUTE port_state_att of \P2_RegD0:bSR:sC16:BShiftRegDp:cl1_reg_0\:SIGNAL IS 2;
SIGNAL \P2_RegD0:bSR:sC16:BShiftRegDp:z1_reg_0\ : bit;
ATTRIBUTE port_state_att of \P2_RegD0:bSR:sC16:BShiftRegDp:z1_reg_0\:SIGNAL IS 2;
SIGNAL \P2_RegD0:bSR:sC16:BShiftRegDp:ff1_reg_0\ : bit;
ATTRIBUTE port_state_att of \P2_RegD0:bSR:sC16:BShiftRegDp:ff1_reg_0\:SIGNAL IS 2;
SIGNAL \P2_RegD0:bSR:sC16:BShiftRegDp:ov_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \P2_RegD0:bSR:sC16:BShiftRegDp:ov_msb_reg_0\:SIGNAL IS 2;
SIGNAL \P2_RegD0:bSR:sC16:BShiftRegDp:co_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \P2_RegD0:bSR:sC16:BShiftRegDp:co_msb_reg_0\:SIGNAL IS 2;
SIGNAL \P2_RegD0:bSR:sC16:BShiftRegDp:cmsb_reg_0\ : bit;
ATTRIBUTE port_state_att of \P2_RegD0:bSR:sC16:BShiftRegDp:cmsb_reg_0\:SIGNAL IS 2;
SIGNAL \P2_RegD0:bSR:sC16:BShiftRegDp:so_reg_0\ : bit;
ATTRIBUTE port_state_att of \P2_RegD0:bSR:sC16:BShiftRegDp:so_reg_0\:SIGNAL IS 2;
SIGNAL \P2_RegD0:bSR:sC16:BShiftRegDp:f0_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \P2_RegD0:bSR:sC16:BShiftRegDp:f0_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \P2_RegD0:bSR:sC16:BShiftRegDp:f0_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \P2_RegD0:bSR:sC16:BShiftRegDp:f0_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \P2_RegD0:bSR:sC16:BShiftRegDp:f1_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \P2_RegD0:bSR:sC16:BShiftRegDp:f1_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \P2_RegD0:bSR:sC16:BShiftRegDp:f1_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \P2_RegD0:bSR:sC16:BShiftRegDp:f1_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \P2_RegD0:bSR:sC16:BShiftRegDp:carry\ : bit;
SIGNAL \P2_RegD0:bSR:sC16:BShiftRegDp:sh_right\ : bit;
SIGNAL \P2_RegD0:bSR:sC16:BShiftRegDp:sh_left\ : bit;
SIGNAL \P2_RegD0:bSR:sC16:BShiftRegDp:msb\ : bit;
SIGNAL \P2_RegD0:bSR:sC16:BShiftRegDp:cmp_eq_1\ : bit;
SIGNAL \P2_RegD0:bSR:sC16:BShiftRegDp:cmp_eq_0\ : bit;
SIGNAL \P2_RegD0:bSR:sC16:BShiftRegDp:cmp_lt_1\ : bit;
SIGNAL \P2_RegD0:bSR:sC16:BShiftRegDp:cmp_lt_0\ : bit;
SIGNAL \P2_RegD0:bSR:sC16:BShiftRegDp:cmp_zero_1\ : bit;
SIGNAL \P2_RegD0:bSR:sC16:BShiftRegDp:cmp_zero_0\ : bit;
SIGNAL \P2_RegD0:bSR:sC16:BShiftRegDp:cmp_ff_1\ : bit;
SIGNAL \P2_RegD0:bSR:sC16:BShiftRegDp:cmp_ff_0\ : bit;
SIGNAL \P2_RegD0:bSR:sC16:BShiftRegDp:cap_1\ : bit;
SIGNAL \P2_RegD0:bSR:sC16:BShiftRegDp:cap_0\ : bit;
SIGNAL \P2_RegD0:bSR:sC16:BShiftRegDp:cfb\ : bit;
SIGNAL \P2_RegD0:bSR:sC16:BShiftRegDp:ce0_1\ : bit;
ATTRIBUTE port_state_att of \P2_RegD0:bSR:sC16:BShiftRegDp:ce0_1\:SIGNAL IS 2;
SIGNAL \P2_RegD0:bSR:sC16:BShiftRegDp:cl0_1\ : bit;
ATTRIBUTE port_state_att of \P2_RegD0:bSR:sC16:BShiftRegDp:cl0_1\:SIGNAL IS 2;
SIGNAL \P2_RegD0:bSR:sC16:BShiftRegDp:z0_1\ : bit;
ATTRIBUTE port_state_att of \P2_RegD0:bSR:sC16:BShiftRegDp:z0_1\:SIGNAL IS 2;
SIGNAL \P2_RegD0:bSR:sC16:BShiftRegDp:ff0_1\ : bit;
ATTRIBUTE port_state_att of \P2_RegD0:bSR:sC16:BShiftRegDp:ff0_1\:SIGNAL IS 2;
SIGNAL \P2_RegD0:bSR:sC16:BShiftRegDp:ce1_1\ : bit;
ATTRIBUTE port_state_att of \P2_RegD0:bSR:sC16:BShiftRegDp:ce1_1\:SIGNAL IS 2;
SIGNAL \P2_RegD0:bSR:sC16:BShiftRegDp:cl1_1\ : bit;
ATTRIBUTE port_state_att of \P2_RegD0:bSR:sC16:BShiftRegDp:cl1_1\:SIGNAL IS 2;
SIGNAL \P2_RegD0:bSR:sC16:BShiftRegDp:z1_1\ : bit;
ATTRIBUTE port_state_att of \P2_RegD0:bSR:sC16:BShiftRegDp:z1_1\:SIGNAL IS 2;
SIGNAL \P2_RegD0:bSR:sC16:BShiftRegDp:ff1_1\ : bit;
ATTRIBUTE port_state_att of \P2_RegD0:bSR:sC16:BShiftRegDp:ff1_1\:SIGNAL IS 2;
SIGNAL \P2_RegD0:bSR:sC16:BShiftRegDp:ov_msb_1\ : bit;
ATTRIBUTE port_state_att of \P2_RegD0:bSR:sC16:BShiftRegDp:ov_msb_1\:SIGNAL IS 2;
SIGNAL \P2_RegD0:bSR:sC16:BShiftRegDp:co_msb_1\ : bit;
ATTRIBUTE port_state_att of \P2_RegD0:bSR:sC16:BShiftRegDp:co_msb_1\:SIGNAL IS 2;
SIGNAL \P2_RegD0:bSR:sC16:BShiftRegDp:cmsb_1\ : bit;
ATTRIBUTE port_state_att of \P2_RegD0:bSR:sC16:BShiftRegDp:cmsb_1\:SIGNAL IS 2;
SIGNAL \P2_RegD0:bSR:so_16_1\ : bit;
SIGNAL \P2_RegD0:bSR:sC16:BShiftRegDp:ce0_reg_1\ : bit;
ATTRIBUTE port_state_att of \P2_RegD0:bSR:sC16:BShiftRegDp:ce0_reg_1\:SIGNAL IS 2;
SIGNAL \P2_RegD0:bSR:sC16:BShiftRegDp:cl0_reg_1\ : bit;
ATTRIBUTE port_state_att of \P2_RegD0:bSR:sC16:BShiftRegDp:cl0_reg_1\:SIGNAL IS 2;
SIGNAL \P2_RegD0:bSR:sC16:BShiftRegDp:z0_reg_1\ : bit;
ATTRIBUTE port_state_att of \P2_RegD0:bSR:sC16:BShiftRegDp:z0_reg_1\:SIGNAL IS 2;
SIGNAL \P2_RegD0:bSR:sC16:BShiftRegDp:ff0_reg_1\ : bit;
ATTRIBUTE port_state_att of \P2_RegD0:bSR:sC16:BShiftRegDp:ff0_reg_1\:SIGNAL IS 2;
SIGNAL \P2_RegD0:bSR:sC16:BShiftRegDp:ce1_reg_1\ : bit;
ATTRIBUTE port_state_att of \P2_RegD0:bSR:sC16:BShiftRegDp:ce1_reg_1\:SIGNAL IS 2;
SIGNAL \P2_RegD0:bSR:sC16:BShiftRegDp:cl1_reg_1\ : bit;
ATTRIBUTE port_state_att of \P2_RegD0:bSR:sC16:BShiftRegDp:cl1_reg_1\:SIGNAL IS 2;
SIGNAL \P2_RegD0:bSR:sC16:BShiftRegDp:z1_reg_1\ : bit;
ATTRIBUTE port_state_att of \P2_RegD0:bSR:sC16:BShiftRegDp:z1_reg_1\:SIGNAL IS 2;
SIGNAL \P2_RegD0:bSR:sC16:BShiftRegDp:ff1_reg_1\ : bit;
ATTRIBUTE port_state_att of \P2_RegD0:bSR:sC16:BShiftRegDp:ff1_reg_1\:SIGNAL IS 2;
SIGNAL \P2_RegD0:bSR:sC16:BShiftRegDp:ov_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \P2_RegD0:bSR:sC16:BShiftRegDp:ov_msb_reg_1\:SIGNAL IS 2;
SIGNAL \P2_RegD0:bSR:sC16:BShiftRegDp:co_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \P2_RegD0:bSR:sC16:BShiftRegDp:co_msb_reg_1\:SIGNAL IS 2;
SIGNAL \P2_RegD0:bSR:sC16:BShiftRegDp:cmsb_reg_1\ : bit;
ATTRIBUTE port_state_att of \P2_RegD0:bSR:sC16:BShiftRegDp:cmsb_reg_1\:SIGNAL IS 2;
SIGNAL \P2_RegD0:bSR:sC16:BShiftRegDp:so_reg_1\ : bit;
ATTRIBUTE port_state_att of \P2_RegD0:bSR:sC16:BShiftRegDp:so_reg_1\:SIGNAL IS 2;
SIGNAL \P2_RegD0:bSR:sC16:BShiftRegDp:f0_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \P2_RegD0:bSR:sC16:BShiftRegDp:f0_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \P2_RegD0:bSR:sC16:BShiftRegDp:f0_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \P2_RegD0:bSR:sC16:BShiftRegDp:f0_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \P2_RegD0:bSR:sC16:BShiftRegDp:f1_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \P2_RegD0:bSR:sC16:BShiftRegDp:f1_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \P2_RegD0:bSR:sC16:BShiftRegDp:f1_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \P2_RegD0:bSR:sC16:BShiftRegDp:f1_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL Net_2541 : bit;
SIGNAL \P2_WinTimer:Net_260\ : bit;
SIGNAL \P2_WinTimer:Net_55\ : bit;
SIGNAL Net_2635 : bit;
SIGNAL \P2_WinTimer:Net_53\ : bit;
SIGNAL \P2_WinTimer:TimerUDB:ClockOutFromEnBlock\ : bit;
SIGNAL \P2_WinTimer:TimerUDB:Clk_Ctl_i\ : bit;
SIGNAL \P2_WinTimer:TimerUDB:control_7\ : bit;
SIGNAL \P2_WinTimer:TimerUDB:control_6\ : bit;
SIGNAL \P2_WinTimer:TimerUDB:control_5\ : bit;
SIGNAL \P2_WinTimer:TimerUDB:control_4\ : bit;
SIGNAL \P2_WinTimer:TimerUDB:control_3\ : bit;
SIGNAL \P2_WinTimer:TimerUDB:control_2\ : bit;
SIGNAL \P2_WinTimer:TimerUDB:control_1\ : bit;
SIGNAL \P2_WinTimer:TimerUDB:control_0\ : bit;
SIGNAL \P2_WinTimer:TimerUDB:ctrl_enable\ : bit;
SIGNAL \P2_WinTimer:TimerUDB:ctrl_ten\ : bit;
SIGNAL \P2_WinTimer:TimerUDB:ctrl_cmode_1\ : bit;
SIGNAL \P2_WinTimer:TimerUDB:ctrl_cmode_0\ : bit;
SIGNAL \P2_WinTimer:TimerUDB:ctrl_tmode_1\ : bit;
SIGNAL \P2_WinTimer:TimerUDB:ctrl_tmode_0\ : bit;
SIGNAL \P2_WinTimer:TimerUDB:ctrl_ic_1\ : bit;
SIGNAL \P2_WinTimer:TimerUDB:ctrl_ic_0\ : bit;
SIGNAL \P2_WinTimer:TimerUDB:fifo_load_polarized\ : bit;
SIGNAL \P2_WinTimer:TimerUDB:capture_last\ : bit;
SIGNAL \P2_WinTimer:TimerUDB:capt_fifo_load\ : bit;
SIGNAL \P2_WinTimer:TimerUDB:timer_enable\ : bit;
SIGNAL \P2_WinTimer:TimerUDB:run_mode\ : bit;
SIGNAL \P2_WinTimer:TimerUDB:hwEnable_reg\ : bit;
SIGNAL \P2_WinTimer:TimerUDB:status_tc\ : bit;
SIGNAL \P2_WinTimer:TimerUDB:trigger_enable\ : bit;
SIGNAL \P2_WinTimer:TimerUDB:per_zero\ : bit;
SIGNAL \P2_WinTimer:TimerUDB:tc_i\ : bit;
SIGNAL \P2_WinTimer:TimerUDB:tc_reg_i\ : bit;
SIGNAL \P2_WinTimer:TimerUDB:hwEnable\ : bit;
SIGNAL \P2_WinTimer:TimerUDB:capture_out_reg_i\ : bit;
SIGNAL Net_2634 : bit;
SIGNAL \P2_WinTimer:TimerUDB:capt_fifo_load_int\ : bit;
SIGNAL \P2_WinTimer:TimerUDB:runmode_enable\ : bit;
SIGNAL \P2_WinTimer:TimerUDB:trig_disable\ : bit;
SIGNAL \P2_WinTimer:TimerUDB:trig_reg\ : bit;
SIGNAL \P2_WinTimer:TimerUDB:status_6\ : bit;
SIGNAL \P2_WinTimer:TimerUDB:status_5\ : bit;
SIGNAL \P2_WinTimer:TimerUDB:status_4\ : bit;
SIGNAL \P2_WinTimer:TimerUDB:status_0\ : bit;
SIGNAL \P2_WinTimer:TimerUDB:status_1\ : bit;
SIGNAL \P2_WinTimer:TimerUDB:status_2\ : bit;
SIGNAL \P2_WinTimer:TimerUDB:fifo_full\ : bit;
SIGNAL \P2_WinTimer:TimerUDB:status_3\ : bit;
SIGNAL \P2_WinTimer:TimerUDB:fifo_nempty\ : bit;
SIGNAL \P2_WinTimer:TimerUDB:cs_addr_2\ : bit;
SIGNAL \P2_WinTimer:TimerUDB:cs_addr_1\ : bit;
SIGNAL \P2_WinTimer:TimerUDB:cs_addr_0\ : bit;
SIGNAL \P2_WinTimer:TimerUDB:zeros_3\ : bit;
SIGNAL \P2_WinTimer:TimerUDB:zeros_2\ : bit;
SIGNAL \P2_WinTimer:TimerUDB:sT16:timerdp:ce0_0\ : bit;
ATTRIBUTE port_state_att of \P2_WinTimer:TimerUDB:sT16:timerdp:ce0_0\:SIGNAL IS 2;
SIGNAL \P2_WinTimer:TimerUDB:sT16:timerdp:cl0_0\ : bit;
ATTRIBUTE port_state_att of \P2_WinTimer:TimerUDB:sT16:timerdp:cl0_0\:SIGNAL IS 2;
SIGNAL \P2_WinTimer:TimerUDB:nc0\ : bit;
SIGNAL \P2_WinTimer:TimerUDB:sT16:timerdp:ff0_0\ : bit;
ATTRIBUTE port_state_att of \P2_WinTimer:TimerUDB:sT16:timerdp:ff0_0\:SIGNAL IS 2;
SIGNAL \P2_WinTimer:TimerUDB:sT16:timerdp:ce1_0\ : bit;
ATTRIBUTE port_state_att of \P2_WinTimer:TimerUDB:sT16:timerdp:ce1_0\:SIGNAL IS 2;
SIGNAL \P2_WinTimer:TimerUDB:sT16:timerdp:cl1_0\ : bit;
ATTRIBUTE port_state_att of \P2_WinTimer:TimerUDB:sT16:timerdp:cl1_0\:SIGNAL IS 2;
SIGNAL \P2_WinTimer:TimerUDB:sT16:timerdp:z1_0\ : bit;
ATTRIBUTE port_state_att of \P2_WinTimer:TimerUDB:sT16:timerdp:z1_0\:SIGNAL IS 2;
SIGNAL \P2_WinTimer:TimerUDB:sT16:timerdp:ff1_0\ : bit;
ATTRIBUTE port_state_att of \P2_WinTimer:TimerUDB:sT16:timerdp:ff1_0\:SIGNAL IS 2;
SIGNAL \P2_WinTimer:TimerUDB:sT16:timerdp:ov_msb_0\ : bit;
ATTRIBUTE port_state_att of \P2_WinTimer:TimerUDB:sT16:timerdp:ov_msb_0\:SIGNAL IS 2;
SIGNAL \P2_WinTimer:TimerUDB:sT16:timerdp:co_msb_0\ : bit;
ATTRIBUTE port_state_att of \P2_WinTimer:TimerUDB:sT16:timerdp:co_msb_0\:SIGNAL IS 2;
SIGNAL \P2_WinTimer:TimerUDB:sT16:timerdp:cmsb_0\ : bit;
ATTRIBUTE port_state_att of \P2_WinTimer:TimerUDB:sT16:timerdp:cmsb_0\:SIGNAL IS 2;
SIGNAL \P2_WinTimer:TimerUDB:sT16:timerdp:so_0\ : bit;
ATTRIBUTE port_state_att of \P2_WinTimer:TimerUDB:sT16:timerdp:so_0\:SIGNAL IS 2;
SIGNAL \P2_WinTimer:TimerUDB:nc3\ : bit;
SIGNAL \P2_WinTimer:TimerUDB:nc4\ : bit;
SIGNAL \P2_WinTimer:TimerUDB:sT16:timerdp:f1_bus_stat_0\ : bit;
ATTRIBUTE port_state_att of \P2_WinTimer:TimerUDB:sT16:timerdp:f1_bus_stat_0\:SIGNAL IS 2;
SIGNAL \P2_WinTimer:TimerUDB:sT16:timerdp:f1_blk_stat_0\ : bit;
ATTRIBUTE port_state_att of \P2_WinTimer:TimerUDB:sT16:timerdp:f1_blk_stat_0\:SIGNAL IS 2;
SIGNAL \P2_WinTimer:TimerUDB:sT16:timerdp:ce0_reg_0\ : bit;
ATTRIBUTE port_state_att of \P2_WinTimer:TimerUDB:sT16:timerdp:ce0_reg_0\:SIGNAL IS 2;
SIGNAL \P2_WinTimer:TimerUDB:sT16:timerdp:cl0_reg_0\ : bit;
ATTRIBUTE port_state_att of \P2_WinTimer:TimerUDB:sT16:timerdp:cl0_reg_0\:SIGNAL IS 2;
SIGNAL \P2_WinTimer:TimerUDB:sT16:timerdp:z0_reg_0\ : bit;
ATTRIBUTE port_state_att of \P2_WinTimer:TimerUDB:sT16:timerdp:z0_reg_0\:SIGNAL IS 2;
SIGNAL \P2_WinTimer:TimerUDB:sT16:timerdp:ff0_reg_0\ : bit;
ATTRIBUTE port_state_att of \P2_WinTimer:TimerUDB:sT16:timerdp:ff0_reg_0\:SIGNAL IS 2;
SIGNAL \P2_WinTimer:TimerUDB:sT16:timerdp:ce1_reg_0\ : bit;
ATTRIBUTE port_state_att of \P2_WinTimer:TimerUDB:sT16:timerdp:ce1_reg_0\:SIGNAL IS 2;
SIGNAL \P2_WinTimer:TimerUDB:sT16:timerdp:cl1_reg_0\ : bit;
ATTRIBUTE port_state_att of \P2_WinTimer:TimerUDB:sT16:timerdp:cl1_reg_0\:SIGNAL IS 2;
SIGNAL \P2_WinTimer:TimerUDB:sT16:timerdp:z1_reg_0\ : bit;
ATTRIBUTE port_state_att of \P2_WinTimer:TimerUDB:sT16:timerdp:z1_reg_0\:SIGNAL IS 2;
SIGNAL \P2_WinTimer:TimerUDB:sT16:timerdp:ff1_reg_0\ : bit;
ATTRIBUTE port_state_att of \P2_WinTimer:TimerUDB:sT16:timerdp:ff1_reg_0\:SIGNAL IS 2;
SIGNAL \P2_WinTimer:TimerUDB:sT16:timerdp:ov_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \P2_WinTimer:TimerUDB:sT16:timerdp:ov_msb_reg_0\:SIGNAL IS 2;
SIGNAL \P2_WinTimer:TimerUDB:sT16:timerdp:co_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \P2_WinTimer:TimerUDB:sT16:timerdp:co_msb_reg_0\:SIGNAL IS 2;
SIGNAL \P2_WinTimer:TimerUDB:sT16:timerdp:cmsb_reg_0\ : bit;
ATTRIBUTE port_state_att of \P2_WinTimer:TimerUDB:sT16:timerdp:cmsb_reg_0\:SIGNAL IS 2;
SIGNAL \P2_WinTimer:TimerUDB:sT16:timerdp:so_reg_0\ : bit;
ATTRIBUTE port_state_att of \P2_WinTimer:TimerUDB:sT16:timerdp:so_reg_0\:SIGNAL IS 2;
SIGNAL \P2_WinTimer:TimerUDB:sT16:timerdp:f0_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \P2_WinTimer:TimerUDB:sT16:timerdp:f0_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \P2_WinTimer:TimerUDB:sT16:timerdp:f0_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \P2_WinTimer:TimerUDB:sT16:timerdp:f0_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \P2_WinTimer:TimerUDB:sT16:timerdp:f1_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \P2_WinTimer:TimerUDB:sT16:timerdp:f1_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \P2_WinTimer:TimerUDB:sT16:timerdp:f1_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \P2_WinTimer:TimerUDB:sT16:timerdp:f1_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \P2_WinTimer:TimerUDB:sT16:timerdp:carry\ : bit;
SIGNAL \P2_WinTimer:TimerUDB:sT16:timerdp:sh_right\ : bit;
SIGNAL \P2_WinTimer:TimerUDB:sT16:timerdp:sh_left\ : bit;
SIGNAL \P2_WinTimer:TimerUDB:sT16:timerdp:msb\ : bit;
SIGNAL \P2_WinTimer:TimerUDB:sT16:timerdp:cmp_eq_1\ : bit;
SIGNAL \P2_WinTimer:TimerUDB:sT16:timerdp:cmp_eq_0\ : bit;
SIGNAL \P2_WinTimer:TimerUDB:sT16:timerdp:cmp_lt_1\ : bit;
SIGNAL \P2_WinTimer:TimerUDB:sT16:timerdp:cmp_lt_0\ : bit;
SIGNAL \P2_WinTimer:TimerUDB:sT16:timerdp:cmp_zero_1\ : bit;
SIGNAL \P2_WinTimer:TimerUDB:sT16:timerdp:cmp_zero_0\ : bit;
SIGNAL \P2_WinTimer:TimerUDB:sT16:timerdp:cmp_ff_1\ : bit;
SIGNAL \P2_WinTimer:TimerUDB:sT16:timerdp:cmp_ff_0\ : bit;
SIGNAL \P2_WinTimer:TimerUDB:sT16:timerdp:cap_1\ : bit;
SIGNAL \P2_WinTimer:TimerUDB:sT16:timerdp:cap_0\ : bit;
SIGNAL \P2_WinTimer:TimerUDB:sT16:timerdp:cfb\ : bit;
SIGNAL \P2_WinTimer:TimerUDB:sT16:timerdp:ce0_1\ : bit;
ATTRIBUTE port_state_att of \P2_WinTimer:TimerUDB:sT16:timerdp:ce0_1\:SIGNAL IS 2;
SIGNAL \P2_WinTimer:TimerUDB:sT16:timerdp:cl0_1\ : bit;
ATTRIBUTE port_state_att of \P2_WinTimer:TimerUDB:sT16:timerdp:cl0_1\:SIGNAL IS 2;
SIGNAL \P2_WinTimer:TimerUDB:sT16:timerdp:ff0_1\ : bit;
ATTRIBUTE port_state_att of \P2_WinTimer:TimerUDB:sT16:timerdp:ff0_1\:SIGNAL IS 2;
SIGNAL \P2_WinTimer:TimerUDB:sT16:timerdp:ce1_1\ : bit;
ATTRIBUTE port_state_att of \P2_WinTimer:TimerUDB:sT16:timerdp:ce1_1\:SIGNAL IS 2;
SIGNAL \P2_WinTimer:TimerUDB:sT16:timerdp:cl1_1\ : bit;
ATTRIBUTE port_state_att of \P2_WinTimer:TimerUDB:sT16:timerdp:cl1_1\:SIGNAL IS 2;
SIGNAL \P2_WinTimer:TimerUDB:sT16:timerdp:z1_1\ : bit;
ATTRIBUTE port_state_att of \P2_WinTimer:TimerUDB:sT16:timerdp:z1_1\:SIGNAL IS 2;
SIGNAL \P2_WinTimer:TimerUDB:sT16:timerdp:ff1_1\ : bit;
ATTRIBUTE port_state_att of \P2_WinTimer:TimerUDB:sT16:timerdp:ff1_1\:SIGNAL IS 2;
SIGNAL \P2_WinTimer:TimerUDB:sT16:timerdp:ov_msb_1\ : bit;
ATTRIBUTE port_state_att of \P2_WinTimer:TimerUDB:sT16:timerdp:ov_msb_1\:SIGNAL IS 2;
SIGNAL \P2_WinTimer:TimerUDB:sT16:timerdp:co_msb_1\ : bit;
ATTRIBUTE port_state_att of \P2_WinTimer:TimerUDB:sT16:timerdp:co_msb_1\:SIGNAL IS 2;
SIGNAL \P2_WinTimer:TimerUDB:sT16:timerdp:cmsb_1\ : bit;
ATTRIBUTE port_state_att of \P2_WinTimer:TimerUDB:sT16:timerdp:cmsb_1\:SIGNAL IS 2;
SIGNAL \P2_WinTimer:TimerUDB:sT16:timerdp:so_1\ : bit;
ATTRIBUTE port_state_att of \P2_WinTimer:TimerUDB:sT16:timerdp:so_1\:SIGNAL IS 2;
SIGNAL \P2_WinTimer:TimerUDB:sT16:timerdp:f1_bus_stat_1\ : bit;
ATTRIBUTE port_state_att of \P2_WinTimer:TimerUDB:sT16:timerdp:f1_bus_stat_1\:SIGNAL IS 2;
SIGNAL \P2_WinTimer:TimerUDB:sT16:timerdp:f1_blk_stat_1\ : bit;
ATTRIBUTE port_state_att of \P2_WinTimer:TimerUDB:sT16:timerdp:f1_blk_stat_1\:SIGNAL IS 2;
SIGNAL \P2_WinTimer:TimerUDB:sT16:timerdp:ce0_reg_1\ : bit;
ATTRIBUTE port_state_att of \P2_WinTimer:TimerUDB:sT16:timerdp:ce0_reg_1\:SIGNAL IS 2;
SIGNAL \P2_WinTimer:TimerUDB:sT16:timerdp:cl0_reg_1\ : bit;
ATTRIBUTE port_state_att of \P2_WinTimer:TimerUDB:sT16:timerdp:cl0_reg_1\:SIGNAL IS 2;
SIGNAL \P2_WinTimer:TimerUDB:sT16:timerdp:z0_reg_1\ : bit;
ATTRIBUTE port_state_att of \P2_WinTimer:TimerUDB:sT16:timerdp:z0_reg_1\:SIGNAL IS 2;
SIGNAL \P2_WinTimer:TimerUDB:sT16:timerdp:ff0_reg_1\ : bit;
ATTRIBUTE port_state_att of \P2_WinTimer:TimerUDB:sT16:timerdp:ff0_reg_1\:SIGNAL IS 2;
SIGNAL \P2_WinTimer:TimerUDB:sT16:timerdp:ce1_reg_1\ : bit;
ATTRIBUTE port_state_att of \P2_WinTimer:TimerUDB:sT16:timerdp:ce1_reg_1\:SIGNAL IS 2;
SIGNAL \P2_WinTimer:TimerUDB:sT16:timerdp:cl1_reg_1\ : bit;
ATTRIBUTE port_state_att of \P2_WinTimer:TimerUDB:sT16:timerdp:cl1_reg_1\:SIGNAL IS 2;
SIGNAL \P2_WinTimer:TimerUDB:sT16:timerdp:z1_reg_1\ : bit;
ATTRIBUTE port_state_att of \P2_WinTimer:TimerUDB:sT16:timerdp:z1_reg_1\:SIGNAL IS 2;
SIGNAL \P2_WinTimer:TimerUDB:sT16:timerdp:ff1_reg_1\ : bit;
ATTRIBUTE port_state_att of \P2_WinTimer:TimerUDB:sT16:timerdp:ff1_reg_1\:SIGNAL IS 2;
SIGNAL \P2_WinTimer:TimerUDB:sT16:timerdp:ov_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \P2_WinTimer:TimerUDB:sT16:timerdp:ov_msb_reg_1\:SIGNAL IS 2;
SIGNAL \P2_WinTimer:TimerUDB:sT16:timerdp:co_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \P2_WinTimer:TimerUDB:sT16:timerdp:co_msb_reg_1\:SIGNAL IS 2;
SIGNAL \P2_WinTimer:TimerUDB:sT16:timerdp:cmsb_reg_1\ : bit;
ATTRIBUTE port_state_att of \P2_WinTimer:TimerUDB:sT16:timerdp:cmsb_reg_1\:SIGNAL IS 2;
SIGNAL \P2_WinTimer:TimerUDB:sT16:timerdp:so_reg_1\ : bit;
ATTRIBUTE port_state_att of \P2_WinTimer:TimerUDB:sT16:timerdp:so_reg_1\:SIGNAL IS 2;
SIGNAL \P2_WinTimer:TimerUDB:sT16:timerdp:f0_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \P2_WinTimer:TimerUDB:sT16:timerdp:f0_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \P2_WinTimer:TimerUDB:sT16:timerdp:f0_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \P2_WinTimer:TimerUDB:sT16:timerdp:f0_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \P2_WinTimer:TimerUDB:sT16:timerdp:f1_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \P2_WinTimer:TimerUDB:sT16:timerdp:f1_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \P2_WinTimer:TimerUDB:sT16:timerdp:f1_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \P2_WinTimer:TimerUDB:sT16:timerdp:f1_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \P2_WinTimer:Net_102\ : bit;
SIGNAL \P2_WinTimer:Net_266\ : bit;
SIGNAL \P2_LatchFilter:op_clk\ : bit;
SIGNAL \P2_LatchFilter:genblk1[0]:or_term\ : bit;
SIGNAL \P2_LatchFilter:genblk1[0]:samples_4\ : bit;
SIGNAL \P2_LatchFilter:genblk1[0]:samples_3\ : bit;
SIGNAL \P2_LatchFilter:genblk1[0]:samples_2\ : bit;
SIGNAL \P2_LatchFilter:genblk1[0]:samples_1\ : bit;
SIGNAL \P2_LatchFilter:genblk1[0]:samples_0\ : bit;
SIGNAL \P2_LatchFilter:genblk1[0]:and_term\ : bit;
SIGNAL \P2_LatchFilter:genblk1[0]:last_state\ : bit;
SIGNAL \P2_RegD1:Net_350\ : bit;
SIGNAL \P2_RegD1:Net_1\ : bit;
SIGNAL \P2_RegD1:Net_2\ : bit;
SIGNAL \P2_RegD1:bSR:ctrl_clk_enable\ : bit;
SIGNAL \P2_RegD1:bSR:control_0\ : bit;
SIGNAL \P2_RegD1:bSR:ctrl_f0_full\ : bit;
SIGNAL \P2_RegD1:bSR:control_1\ : bit;
SIGNAL \P2_RegD1:bSR:clk_fin\ : bit;
SIGNAL \P2_RegD1:bSR:control_7\ : bit;
SIGNAL \P2_RegD1:bSR:control_6\ : bit;
SIGNAL \P2_RegD1:bSR:control_5\ : bit;
SIGNAL \P2_RegD1:bSR:control_4\ : bit;
SIGNAL \P2_RegD1:bSR:control_3\ : bit;
SIGNAL \P2_RegD1:bSR:control_2\ : bit;
SIGNAL \P2_RegD1:bSR:status_2\ : bit;
SIGNAL \P2_RegD1:bSR:status_0\ : bit;
SIGNAL \P2_RegD1:bSR:final_load\ : bit;
SIGNAL \P2_RegD1:bSR:status_1\ : bit;
SIGNAL \P2_RegD1:bSR:status_3\ : bit;
SIGNAL \P2_RegD1:bSR:f0_blk_stat_final\ : bit;
SIGNAL \P2_RegD1:bSR:status_4\ : bit;
SIGNAL \P2_RegD1:bSR:f0_bus_stat_final\ : bit;
SIGNAL \P2_RegD1:bSR:status_5\ : bit;
SIGNAL \P2_RegD1:bSR:f1_blk_stat_final\ : bit;
SIGNAL \P2_RegD1:bSR:status_6\ : bit;
SIGNAL \P2_RegD1:bSR:f1_bus_stat_final\ : bit;
SIGNAL Net_2641 : bit;
SIGNAL \P2_RegD1:bSR:load_reg\ : bit;
SIGNAL \P2_RegD1:bSR:f0_blk_stat_16_1\ : bit;
SIGNAL \P2_RegD1:bSR:f0_bus_stat_16_1\ : bit;
SIGNAL \P2_RegD1:bSR:f1_blk_stat_16_1\ : bit;
SIGNAL \P2_RegD1:bSR:f1_bus_stat_16_1\ : bit;
SIGNAL \P2_RegD1:bSR:reset\ : bit;
SIGNAL \P2_RegD1:bSR:store\ : bit;
SIGNAL \P2_RegD1:bSR:sC16:BShiftRegDp:ce0_0\ : bit;
ATTRIBUTE port_state_att of \P2_RegD1:bSR:sC16:BShiftRegDp:ce0_0\:SIGNAL IS 2;
SIGNAL \P2_RegD1:bSR:sC16:BShiftRegDp:cl0_0\ : bit;
ATTRIBUTE port_state_att of \P2_RegD1:bSR:sC16:BShiftRegDp:cl0_0\:SIGNAL IS 2;
SIGNAL \P2_RegD1:bSR:sC16:BShiftRegDp:z0_0\ : bit;
ATTRIBUTE port_state_att of \P2_RegD1:bSR:sC16:BShiftRegDp:z0_0\:SIGNAL IS 2;
SIGNAL \P2_RegD1:bSR:sC16:BShiftRegDp:ff0_0\ : bit;
ATTRIBUTE port_state_att of \P2_RegD1:bSR:sC16:BShiftRegDp:ff0_0\:SIGNAL IS 2;
SIGNAL \P2_RegD1:bSR:sC16:BShiftRegDp:ce1_0\ : bit;
ATTRIBUTE port_state_att of \P2_RegD1:bSR:sC16:BShiftRegDp:ce1_0\:SIGNAL IS 2;
SIGNAL \P2_RegD1:bSR:sC16:BShiftRegDp:cl1_0\ : bit;
ATTRIBUTE port_state_att of \P2_RegD1:bSR:sC16:BShiftRegDp:cl1_0\:SIGNAL IS 2;
SIGNAL \P2_RegD1:bSR:sC16:BShiftRegDp:z1_0\ : bit;
ATTRIBUTE port_state_att of \P2_RegD1:bSR:sC16:BShiftRegDp:z1_0\:SIGNAL IS 2;
SIGNAL \P2_RegD1:bSR:sC16:BShiftRegDp:ff1_0\ : bit;
ATTRIBUTE port_state_att of \P2_RegD1:bSR:sC16:BShiftRegDp:ff1_0\:SIGNAL IS 2;
SIGNAL \P2_RegD1:bSR:sC16:BShiftRegDp:ov_msb_0\ : bit;
ATTRIBUTE port_state_att of \P2_RegD1:bSR:sC16:BShiftRegDp:ov_msb_0\:SIGNAL IS 2;
SIGNAL \P2_RegD1:bSR:sC16:BShiftRegDp:co_msb_0\ : bit;
ATTRIBUTE port_state_att of \P2_RegD1:bSR:sC16:BShiftRegDp:co_msb_0\:SIGNAL IS 2;
SIGNAL \P2_RegD1:bSR:sC16:BShiftRegDp:cmsb_0\ : bit;
ATTRIBUTE port_state_att of \P2_RegD1:bSR:sC16:BShiftRegDp:cmsb_0\:SIGNAL IS 2;
SIGNAL \P2_RegD1:bSR:so_16_0\ : bit;
SIGNAL \P2_RegD1:bSR:f0_bus_stat_16_0\ : bit;
SIGNAL \P2_RegD1:bSR:f0_blk_stat_16_0\ : bit;
SIGNAL \P2_RegD1:bSR:f1_bus_stat_16_0\ : bit;
SIGNAL \P2_RegD1:bSR:f1_blk_stat_16_0\ : bit;
SIGNAL \P2_RegD1:bSR:sC16:BShiftRegDp:ce0_reg_0\ : bit;
ATTRIBUTE port_state_att of \P2_RegD1:bSR:sC16:BShiftRegDp:ce0_reg_0\:SIGNAL IS 2;
SIGNAL \P2_RegD1:bSR:sC16:BShiftRegDp:cl0_reg_0\ : bit;
ATTRIBUTE port_state_att of \P2_RegD1:bSR:sC16:BShiftRegDp:cl0_reg_0\:SIGNAL IS 2;
SIGNAL \P2_RegD1:bSR:sC16:BShiftRegDp:z0_reg_0\ : bit;
ATTRIBUTE port_state_att of \P2_RegD1:bSR:sC16:BShiftRegDp:z0_reg_0\:SIGNAL IS 2;
SIGNAL \P2_RegD1:bSR:sC16:BShiftRegDp:ff0_reg_0\ : bit;
ATTRIBUTE port_state_att of \P2_RegD1:bSR:sC16:BShiftRegDp:ff0_reg_0\:SIGNAL IS 2;
SIGNAL \P2_RegD1:bSR:sC16:BShiftRegDp:ce1_reg_0\ : bit;
ATTRIBUTE port_state_att of \P2_RegD1:bSR:sC16:BShiftRegDp:ce1_reg_0\:SIGNAL IS 2;
SIGNAL \P2_RegD1:bSR:sC16:BShiftRegDp:cl1_reg_0\ : bit;
ATTRIBUTE port_state_att of \P2_RegD1:bSR:sC16:BShiftRegDp:cl1_reg_0\:SIGNAL IS 2;
SIGNAL \P2_RegD1:bSR:sC16:BShiftRegDp:z1_reg_0\ : bit;
ATTRIBUTE port_state_att of \P2_RegD1:bSR:sC16:BShiftRegDp:z1_reg_0\:SIGNAL IS 2;
SIGNAL \P2_RegD1:bSR:sC16:BShiftRegDp:ff1_reg_0\ : bit;
ATTRIBUTE port_state_att of \P2_RegD1:bSR:sC16:BShiftRegDp:ff1_reg_0\:SIGNAL IS 2;
SIGNAL \P2_RegD1:bSR:sC16:BShiftRegDp:ov_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \P2_RegD1:bSR:sC16:BShiftRegDp:ov_msb_reg_0\:SIGNAL IS 2;
SIGNAL \P2_RegD1:bSR:sC16:BShiftRegDp:co_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \P2_RegD1:bSR:sC16:BShiftRegDp:co_msb_reg_0\:SIGNAL IS 2;
SIGNAL \P2_RegD1:bSR:sC16:BShiftRegDp:cmsb_reg_0\ : bit;
ATTRIBUTE port_state_att of \P2_RegD1:bSR:sC16:BShiftRegDp:cmsb_reg_0\:SIGNAL IS 2;
SIGNAL \P2_RegD1:bSR:sC16:BShiftRegDp:so_reg_0\ : bit;
ATTRIBUTE port_state_att of \P2_RegD1:bSR:sC16:BShiftRegDp:so_reg_0\:SIGNAL IS 2;
SIGNAL \P2_RegD1:bSR:sC16:BShiftRegDp:f0_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \P2_RegD1:bSR:sC16:BShiftRegDp:f0_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \P2_RegD1:bSR:sC16:BShiftRegDp:f0_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \P2_RegD1:bSR:sC16:BShiftRegDp:f0_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \P2_RegD1:bSR:sC16:BShiftRegDp:f1_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \P2_RegD1:bSR:sC16:BShiftRegDp:f1_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \P2_RegD1:bSR:sC16:BShiftRegDp:f1_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \P2_RegD1:bSR:sC16:BShiftRegDp:f1_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \P2_RegD1:bSR:sC16:BShiftRegDp:carry\ : bit;
SIGNAL \P2_RegD1:bSR:sC16:BShiftRegDp:sh_right\ : bit;
SIGNAL \P2_RegD1:bSR:sC16:BShiftRegDp:sh_left\ : bit;
SIGNAL \P2_RegD1:bSR:sC16:BShiftRegDp:msb\ : bit;
SIGNAL \P2_RegD1:bSR:sC16:BShiftRegDp:cmp_eq_1\ : bit;
SIGNAL \P2_RegD1:bSR:sC16:BShiftRegDp:cmp_eq_0\ : bit;
SIGNAL \P2_RegD1:bSR:sC16:BShiftRegDp:cmp_lt_1\ : bit;
SIGNAL \P2_RegD1:bSR:sC16:BShiftRegDp:cmp_lt_0\ : bit;
SIGNAL \P2_RegD1:bSR:sC16:BShiftRegDp:cmp_zero_1\ : bit;
SIGNAL \P2_RegD1:bSR:sC16:BShiftRegDp:cmp_zero_0\ : bit;
SIGNAL \P2_RegD1:bSR:sC16:BShiftRegDp:cmp_ff_1\ : bit;
SIGNAL \P2_RegD1:bSR:sC16:BShiftRegDp:cmp_ff_0\ : bit;
SIGNAL \P2_RegD1:bSR:sC16:BShiftRegDp:cap_1\ : bit;
SIGNAL \P2_RegD1:bSR:sC16:BShiftRegDp:cap_0\ : bit;
SIGNAL \P2_RegD1:bSR:sC16:BShiftRegDp:cfb\ : bit;
SIGNAL \P2_RegD1:bSR:sC16:BShiftRegDp:ce0_1\ : bit;
ATTRIBUTE port_state_att of \P2_RegD1:bSR:sC16:BShiftRegDp:ce0_1\:SIGNAL IS 2;
SIGNAL \P2_RegD1:bSR:sC16:BShiftRegDp:cl0_1\ : bit;
ATTRIBUTE port_state_att of \P2_RegD1:bSR:sC16:BShiftRegDp:cl0_1\:SIGNAL IS 2;
SIGNAL \P2_RegD1:bSR:sC16:BShiftRegDp:z0_1\ : bit;
ATTRIBUTE port_state_att of \P2_RegD1:bSR:sC16:BShiftRegDp:z0_1\:SIGNAL IS 2;
SIGNAL \P2_RegD1:bSR:sC16:BShiftRegDp:ff0_1\ : bit;
ATTRIBUTE port_state_att of \P2_RegD1:bSR:sC16:BShiftRegDp:ff0_1\:SIGNAL IS 2;
SIGNAL \P2_RegD1:bSR:sC16:BShiftRegDp:ce1_1\ : bit;
ATTRIBUTE port_state_att of \P2_RegD1:bSR:sC16:BShiftRegDp:ce1_1\:SIGNAL IS 2;
SIGNAL \P2_RegD1:bSR:sC16:BShiftRegDp:cl1_1\ : bit;
ATTRIBUTE port_state_att of \P2_RegD1:bSR:sC16:BShiftRegDp:cl1_1\:SIGNAL IS 2;
SIGNAL \P2_RegD1:bSR:sC16:BShiftRegDp:z1_1\ : bit;
ATTRIBUTE port_state_att of \P2_RegD1:bSR:sC16:BShiftRegDp:z1_1\:SIGNAL IS 2;
SIGNAL \P2_RegD1:bSR:sC16:BShiftRegDp:ff1_1\ : bit;
ATTRIBUTE port_state_att of \P2_RegD1:bSR:sC16:BShiftRegDp:ff1_1\:SIGNAL IS 2;
SIGNAL \P2_RegD1:bSR:sC16:BShiftRegDp:ov_msb_1\ : bit;
ATTRIBUTE port_state_att of \P2_RegD1:bSR:sC16:BShiftRegDp:ov_msb_1\:SIGNAL IS 2;
SIGNAL \P2_RegD1:bSR:sC16:BShiftRegDp:co_msb_1\ : bit;
ATTRIBUTE port_state_att of \P2_RegD1:bSR:sC16:BShiftRegDp:co_msb_1\:SIGNAL IS 2;
SIGNAL \P2_RegD1:bSR:sC16:BShiftRegDp:cmsb_1\ : bit;
ATTRIBUTE port_state_att of \P2_RegD1:bSR:sC16:BShiftRegDp:cmsb_1\:SIGNAL IS 2;
SIGNAL \P2_RegD1:bSR:so_16_1\ : bit;
SIGNAL \P2_RegD1:bSR:sC16:BShiftRegDp:ce0_reg_1\ : bit;
ATTRIBUTE port_state_att of \P2_RegD1:bSR:sC16:BShiftRegDp:ce0_reg_1\:SIGNAL IS 2;
SIGNAL \P2_RegD1:bSR:sC16:BShiftRegDp:cl0_reg_1\ : bit;
ATTRIBUTE port_state_att of \P2_RegD1:bSR:sC16:BShiftRegDp:cl0_reg_1\:SIGNAL IS 2;
SIGNAL \P2_RegD1:bSR:sC16:BShiftRegDp:z0_reg_1\ : bit;
ATTRIBUTE port_state_att of \P2_RegD1:bSR:sC16:BShiftRegDp:z0_reg_1\:SIGNAL IS 2;
SIGNAL \P2_RegD1:bSR:sC16:BShiftRegDp:ff0_reg_1\ : bit;
ATTRIBUTE port_state_att of \P2_RegD1:bSR:sC16:BShiftRegDp:ff0_reg_1\:SIGNAL IS 2;
SIGNAL \P2_RegD1:bSR:sC16:BShiftRegDp:ce1_reg_1\ : bit;
ATTRIBUTE port_state_att of \P2_RegD1:bSR:sC16:BShiftRegDp:ce1_reg_1\:SIGNAL IS 2;
SIGNAL \P2_RegD1:bSR:sC16:BShiftRegDp:cl1_reg_1\ : bit;
ATTRIBUTE port_state_att of \P2_RegD1:bSR:sC16:BShiftRegDp:cl1_reg_1\:SIGNAL IS 2;
SIGNAL \P2_RegD1:bSR:sC16:BShiftRegDp:z1_reg_1\ : bit;
ATTRIBUTE port_state_att of \P2_RegD1:bSR:sC16:BShiftRegDp:z1_reg_1\:SIGNAL IS 2;
SIGNAL \P2_RegD1:bSR:sC16:BShiftRegDp:ff1_reg_1\ : bit;
ATTRIBUTE port_state_att of \P2_RegD1:bSR:sC16:BShiftRegDp:ff1_reg_1\:SIGNAL IS 2;
SIGNAL \P2_RegD1:bSR:sC16:BShiftRegDp:ov_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \P2_RegD1:bSR:sC16:BShiftRegDp:ov_msb_reg_1\:SIGNAL IS 2;
SIGNAL \P2_RegD1:bSR:sC16:BShiftRegDp:co_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \P2_RegD1:bSR:sC16:BShiftRegDp:co_msb_reg_1\:SIGNAL IS 2;
SIGNAL \P2_RegD1:bSR:sC16:BShiftRegDp:cmsb_reg_1\ : bit;
ATTRIBUTE port_state_att of \P2_RegD1:bSR:sC16:BShiftRegDp:cmsb_reg_1\:SIGNAL IS 2;
SIGNAL \P2_RegD1:bSR:sC16:BShiftRegDp:so_reg_1\ : bit;
ATTRIBUTE port_state_att of \P2_RegD1:bSR:sC16:BShiftRegDp:so_reg_1\:SIGNAL IS 2;
SIGNAL \P2_RegD1:bSR:sC16:BShiftRegDp:f0_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \P2_RegD1:bSR:sC16:BShiftRegDp:f0_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \P2_RegD1:bSR:sC16:BShiftRegDp:f0_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \P2_RegD1:bSR:sC16:BShiftRegDp:f0_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \P2_RegD1:bSR:sC16:BShiftRegDp:f1_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \P2_RegD1:bSR:sC16:BShiftRegDp:f1_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \P2_RegD1:bSR:sC16:BShiftRegDp:f1_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \P2_RegD1:bSR:sC16:BShiftRegDp:f1_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL Net_2553 : bit;
SIGNAL \P2_RegD2:Net_350\ : bit;
SIGNAL \P2_RegD2:Net_1\ : bit;
SIGNAL \P2_RegD2:Net_2\ : bit;
SIGNAL \P2_RegD2:bSR:ctrl_clk_enable\ : bit;
SIGNAL \P2_RegD2:bSR:control_0\ : bit;
SIGNAL \P2_RegD2:bSR:ctrl_f0_full\ : bit;
SIGNAL \P2_RegD2:bSR:control_1\ : bit;
SIGNAL \P2_RegD2:bSR:clk_fin\ : bit;
SIGNAL \P2_RegD2:bSR:control_7\ : bit;
SIGNAL \P2_RegD2:bSR:control_6\ : bit;
SIGNAL \P2_RegD2:bSR:control_5\ : bit;
SIGNAL \P2_RegD2:bSR:control_4\ : bit;
SIGNAL \P2_RegD2:bSR:control_3\ : bit;
SIGNAL \P2_RegD2:bSR:control_2\ : bit;
SIGNAL \P2_RegD2:bSR:status_2\ : bit;
SIGNAL \P2_RegD2:bSR:status_0\ : bit;
SIGNAL \P2_RegD2:bSR:final_load\ : bit;
SIGNAL \P2_RegD2:bSR:status_1\ : bit;
SIGNAL \P2_RegD2:bSR:status_3\ : bit;
SIGNAL \P2_RegD2:bSR:f0_blk_stat_final\ : bit;
SIGNAL \P2_RegD2:bSR:status_4\ : bit;
SIGNAL \P2_RegD2:bSR:f0_bus_stat_final\ : bit;
SIGNAL \P2_RegD2:bSR:status_5\ : bit;
SIGNAL \P2_RegD2:bSR:f1_blk_stat_final\ : bit;
SIGNAL \P2_RegD2:bSR:status_6\ : bit;
SIGNAL \P2_RegD2:bSR:f1_bus_stat_final\ : bit;
SIGNAL Net_2646 : bit;
SIGNAL \P2_RegD2:bSR:load_reg\ : bit;
SIGNAL \P2_RegD2:bSR:f0_blk_stat_16_1\ : bit;
SIGNAL \P2_RegD2:bSR:f0_bus_stat_16_1\ : bit;
SIGNAL \P2_RegD2:bSR:f1_blk_stat_16_1\ : bit;
SIGNAL \P2_RegD2:bSR:f1_bus_stat_16_1\ : bit;
SIGNAL \P2_RegD2:bSR:reset\ : bit;
SIGNAL \P2_RegD2:bSR:store\ : bit;
SIGNAL \P2_RegD2:bSR:sC16:BShiftRegDp:ce0_0\ : bit;
ATTRIBUTE port_state_att of \P2_RegD2:bSR:sC16:BShiftRegDp:ce0_0\:SIGNAL IS 2;
SIGNAL \P2_RegD2:bSR:sC16:BShiftRegDp:cl0_0\ : bit;
ATTRIBUTE port_state_att of \P2_RegD2:bSR:sC16:BShiftRegDp:cl0_0\:SIGNAL IS 2;
SIGNAL \P2_RegD2:bSR:sC16:BShiftRegDp:z0_0\ : bit;
ATTRIBUTE port_state_att of \P2_RegD2:bSR:sC16:BShiftRegDp:z0_0\:SIGNAL IS 2;
SIGNAL \P2_RegD2:bSR:sC16:BShiftRegDp:ff0_0\ : bit;
ATTRIBUTE port_state_att of \P2_RegD2:bSR:sC16:BShiftRegDp:ff0_0\:SIGNAL IS 2;
SIGNAL \P2_RegD2:bSR:sC16:BShiftRegDp:ce1_0\ : bit;
ATTRIBUTE port_state_att of \P2_RegD2:bSR:sC16:BShiftRegDp:ce1_0\:SIGNAL IS 2;
SIGNAL \P2_RegD2:bSR:sC16:BShiftRegDp:cl1_0\ : bit;
ATTRIBUTE port_state_att of \P2_RegD2:bSR:sC16:BShiftRegDp:cl1_0\:SIGNAL IS 2;
SIGNAL \P2_RegD2:bSR:sC16:BShiftRegDp:z1_0\ : bit;
ATTRIBUTE port_state_att of \P2_RegD2:bSR:sC16:BShiftRegDp:z1_0\:SIGNAL IS 2;
SIGNAL \P2_RegD2:bSR:sC16:BShiftRegDp:ff1_0\ : bit;
ATTRIBUTE port_state_att of \P2_RegD2:bSR:sC16:BShiftRegDp:ff1_0\:SIGNAL IS 2;
SIGNAL \P2_RegD2:bSR:sC16:BShiftRegDp:ov_msb_0\ : bit;
ATTRIBUTE port_state_att of \P2_RegD2:bSR:sC16:BShiftRegDp:ov_msb_0\:SIGNAL IS 2;
SIGNAL \P2_RegD2:bSR:sC16:BShiftRegDp:co_msb_0\ : bit;
ATTRIBUTE port_state_att of \P2_RegD2:bSR:sC16:BShiftRegDp:co_msb_0\:SIGNAL IS 2;
SIGNAL \P2_RegD2:bSR:sC16:BShiftRegDp:cmsb_0\ : bit;
ATTRIBUTE port_state_att of \P2_RegD2:bSR:sC16:BShiftRegDp:cmsb_0\:SIGNAL IS 2;
SIGNAL \P2_RegD2:bSR:so_16_0\ : bit;
SIGNAL \P2_RegD2:bSR:f0_bus_stat_16_0\ : bit;
SIGNAL \P2_RegD2:bSR:f0_blk_stat_16_0\ : bit;
SIGNAL \P2_RegD2:bSR:f1_bus_stat_16_0\ : bit;
SIGNAL \P2_RegD2:bSR:f1_blk_stat_16_0\ : bit;
SIGNAL \P2_RegD2:bSR:sC16:BShiftRegDp:ce0_reg_0\ : bit;
ATTRIBUTE port_state_att of \P2_RegD2:bSR:sC16:BShiftRegDp:ce0_reg_0\:SIGNAL IS 2;
SIGNAL \P2_RegD2:bSR:sC16:BShiftRegDp:cl0_reg_0\ : bit;
ATTRIBUTE port_state_att of \P2_RegD2:bSR:sC16:BShiftRegDp:cl0_reg_0\:SIGNAL IS 2;
SIGNAL \P2_RegD2:bSR:sC16:BShiftRegDp:z0_reg_0\ : bit;
ATTRIBUTE port_state_att of \P2_RegD2:bSR:sC16:BShiftRegDp:z0_reg_0\:SIGNAL IS 2;
SIGNAL \P2_RegD2:bSR:sC16:BShiftRegDp:ff0_reg_0\ : bit;
ATTRIBUTE port_state_att of \P2_RegD2:bSR:sC16:BShiftRegDp:ff0_reg_0\:SIGNAL IS 2;
SIGNAL \P2_RegD2:bSR:sC16:BShiftRegDp:ce1_reg_0\ : bit;
ATTRIBUTE port_state_att of \P2_RegD2:bSR:sC16:BShiftRegDp:ce1_reg_0\:SIGNAL IS 2;
SIGNAL \P2_RegD2:bSR:sC16:BShiftRegDp:cl1_reg_0\ : bit;
ATTRIBUTE port_state_att of \P2_RegD2:bSR:sC16:BShiftRegDp:cl1_reg_0\:SIGNAL IS 2;
SIGNAL \P2_RegD2:bSR:sC16:BShiftRegDp:z1_reg_0\ : bit;
ATTRIBUTE port_state_att of \P2_RegD2:bSR:sC16:BShiftRegDp:z1_reg_0\:SIGNAL IS 2;
SIGNAL \P2_RegD2:bSR:sC16:BShiftRegDp:ff1_reg_0\ : bit;
ATTRIBUTE port_state_att of \P2_RegD2:bSR:sC16:BShiftRegDp:ff1_reg_0\:SIGNAL IS 2;
SIGNAL \P2_RegD2:bSR:sC16:BShiftRegDp:ov_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \P2_RegD2:bSR:sC16:BShiftRegDp:ov_msb_reg_0\:SIGNAL IS 2;
SIGNAL \P2_RegD2:bSR:sC16:BShiftRegDp:co_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \P2_RegD2:bSR:sC16:BShiftRegDp:co_msb_reg_0\:SIGNAL IS 2;
SIGNAL \P2_RegD2:bSR:sC16:BShiftRegDp:cmsb_reg_0\ : bit;
ATTRIBUTE port_state_att of \P2_RegD2:bSR:sC16:BShiftRegDp:cmsb_reg_0\:SIGNAL IS 2;
SIGNAL \P2_RegD2:bSR:sC16:BShiftRegDp:so_reg_0\ : bit;
ATTRIBUTE port_state_att of \P2_RegD2:bSR:sC16:BShiftRegDp:so_reg_0\:SIGNAL IS 2;
SIGNAL \P2_RegD2:bSR:sC16:BShiftRegDp:f0_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \P2_RegD2:bSR:sC16:BShiftRegDp:f0_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \P2_RegD2:bSR:sC16:BShiftRegDp:f0_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \P2_RegD2:bSR:sC16:BShiftRegDp:f0_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \P2_RegD2:bSR:sC16:BShiftRegDp:f1_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \P2_RegD2:bSR:sC16:BShiftRegDp:f1_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \P2_RegD2:bSR:sC16:BShiftRegDp:f1_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \P2_RegD2:bSR:sC16:BShiftRegDp:f1_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \P2_RegD2:bSR:sC16:BShiftRegDp:carry\ : bit;
SIGNAL \P2_RegD2:bSR:sC16:BShiftRegDp:sh_right\ : bit;
SIGNAL \P2_RegD2:bSR:sC16:BShiftRegDp:sh_left\ : bit;
SIGNAL \P2_RegD2:bSR:sC16:BShiftRegDp:msb\ : bit;
SIGNAL \P2_RegD2:bSR:sC16:BShiftRegDp:cmp_eq_1\ : bit;
SIGNAL \P2_RegD2:bSR:sC16:BShiftRegDp:cmp_eq_0\ : bit;
SIGNAL \P2_RegD2:bSR:sC16:BShiftRegDp:cmp_lt_1\ : bit;
SIGNAL \P2_RegD2:bSR:sC16:BShiftRegDp:cmp_lt_0\ : bit;
SIGNAL \P2_RegD2:bSR:sC16:BShiftRegDp:cmp_zero_1\ : bit;
SIGNAL \P2_RegD2:bSR:sC16:BShiftRegDp:cmp_zero_0\ : bit;
SIGNAL \P2_RegD2:bSR:sC16:BShiftRegDp:cmp_ff_1\ : bit;
SIGNAL \P2_RegD2:bSR:sC16:BShiftRegDp:cmp_ff_0\ : bit;
SIGNAL \P2_RegD2:bSR:sC16:BShiftRegDp:cap_1\ : bit;
SIGNAL \P2_RegD2:bSR:sC16:BShiftRegDp:cap_0\ : bit;
SIGNAL \P2_RegD2:bSR:sC16:BShiftRegDp:cfb\ : bit;
SIGNAL \P2_RegD2:bSR:sC16:BShiftRegDp:ce0_1\ : bit;
ATTRIBUTE port_state_att of \P2_RegD2:bSR:sC16:BShiftRegDp:ce0_1\:SIGNAL IS 2;
SIGNAL \P2_RegD2:bSR:sC16:BShiftRegDp:cl0_1\ : bit;
ATTRIBUTE port_state_att of \P2_RegD2:bSR:sC16:BShiftRegDp:cl0_1\:SIGNAL IS 2;
SIGNAL \P2_RegD2:bSR:sC16:BShiftRegDp:z0_1\ : bit;
ATTRIBUTE port_state_att of \P2_RegD2:bSR:sC16:BShiftRegDp:z0_1\:SIGNAL IS 2;
SIGNAL \P2_RegD2:bSR:sC16:BShiftRegDp:ff0_1\ : bit;
ATTRIBUTE port_state_att of \P2_RegD2:bSR:sC16:BShiftRegDp:ff0_1\:SIGNAL IS 2;
SIGNAL \P2_RegD2:bSR:sC16:BShiftRegDp:ce1_1\ : bit;
ATTRIBUTE port_state_att of \P2_RegD2:bSR:sC16:BShiftRegDp:ce1_1\:SIGNAL IS 2;
SIGNAL \P2_RegD2:bSR:sC16:BShiftRegDp:cl1_1\ : bit;
ATTRIBUTE port_state_att of \P2_RegD2:bSR:sC16:BShiftRegDp:cl1_1\:SIGNAL IS 2;
SIGNAL \P2_RegD2:bSR:sC16:BShiftRegDp:z1_1\ : bit;
ATTRIBUTE port_state_att of \P2_RegD2:bSR:sC16:BShiftRegDp:z1_1\:SIGNAL IS 2;
SIGNAL \P2_RegD2:bSR:sC16:BShiftRegDp:ff1_1\ : bit;
ATTRIBUTE port_state_att of \P2_RegD2:bSR:sC16:BShiftRegDp:ff1_1\:SIGNAL IS 2;
SIGNAL \P2_RegD2:bSR:sC16:BShiftRegDp:ov_msb_1\ : bit;
ATTRIBUTE port_state_att of \P2_RegD2:bSR:sC16:BShiftRegDp:ov_msb_1\:SIGNAL IS 2;
SIGNAL \P2_RegD2:bSR:sC16:BShiftRegDp:co_msb_1\ : bit;
ATTRIBUTE port_state_att of \P2_RegD2:bSR:sC16:BShiftRegDp:co_msb_1\:SIGNAL IS 2;
SIGNAL \P2_RegD2:bSR:sC16:BShiftRegDp:cmsb_1\ : bit;
ATTRIBUTE port_state_att of \P2_RegD2:bSR:sC16:BShiftRegDp:cmsb_1\:SIGNAL IS 2;
SIGNAL \P2_RegD2:bSR:so_16_1\ : bit;
SIGNAL \P2_RegD2:bSR:sC16:BShiftRegDp:ce0_reg_1\ : bit;
ATTRIBUTE port_state_att of \P2_RegD2:bSR:sC16:BShiftRegDp:ce0_reg_1\:SIGNAL IS 2;
SIGNAL \P2_RegD2:bSR:sC16:BShiftRegDp:cl0_reg_1\ : bit;
ATTRIBUTE port_state_att of \P2_RegD2:bSR:sC16:BShiftRegDp:cl0_reg_1\:SIGNAL IS 2;
SIGNAL \P2_RegD2:bSR:sC16:BShiftRegDp:z0_reg_1\ : bit;
ATTRIBUTE port_state_att of \P2_RegD2:bSR:sC16:BShiftRegDp:z0_reg_1\:SIGNAL IS 2;
SIGNAL \P2_RegD2:bSR:sC16:BShiftRegDp:ff0_reg_1\ : bit;
ATTRIBUTE port_state_att of \P2_RegD2:bSR:sC16:BShiftRegDp:ff0_reg_1\:SIGNAL IS 2;
SIGNAL \P2_RegD2:bSR:sC16:BShiftRegDp:ce1_reg_1\ : bit;
ATTRIBUTE port_state_att of \P2_RegD2:bSR:sC16:BShiftRegDp:ce1_reg_1\:SIGNAL IS 2;
SIGNAL \P2_RegD2:bSR:sC16:BShiftRegDp:cl1_reg_1\ : bit;
ATTRIBUTE port_state_att of \P2_RegD2:bSR:sC16:BShiftRegDp:cl1_reg_1\:SIGNAL IS 2;
SIGNAL \P2_RegD2:bSR:sC16:BShiftRegDp:z1_reg_1\ : bit;
ATTRIBUTE port_state_att of \P2_RegD2:bSR:sC16:BShiftRegDp:z1_reg_1\:SIGNAL IS 2;
SIGNAL \P2_RegD2:bSR:sC16:BShiftRegDp:ff1_reg_1\ : bit;
ATTRIBUTE port_state_att of \P2_RegD2:bSR:sC16:BShiftRegDp:ff1_reg_1\:SIGNAL IS 2;
SIGNAL \P2_RegD2:bSR:sC16:BShiftRegDp:ov_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \P2_RegD2:bSR:sC16:BShiftRegDp:ov_msb_reg_1\:SIGNAL IS 2;
SIGNAL \P2_RegD2:bSR:sC16:BShiftRegDp:co_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \P2_RegD2:bSR:sC16:BShiftRegDp:co_msb_reg_1\:SIGNAL IS 2;
SIGNAL \P2_RegD2:bSR:sC16:BShiftRegDp:cmsb_reg_1\ : bit;
ATTRIBUTE port_state_att of \P2_RegD2:bSR:sC16:BShiftRegDp:cmsb_reg_1\:SIGNAL IS 2;
SIGNAL \P2_RegD2:bSR:sC16:BShiftRegDp:so_reg_1\ : bit;
ATTRIBUTE port_state_att of \P2_RegD2:bSR:sC16:BShiftRegDp:so_reg_1\:SIGNAL IS 2;
SIGNAL \P2_RegD2:bSR:sC16:BShiftRegDp:f0_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \P2_RegD2:bSR:sC16:BShiftRegDp:f0_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \P2_RegD2:bSR:sC16:BShiftRegDp:f0_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \P2_RegD2:bSR:sC16:BShiftRegDp:f0_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \P2_RegD2:bSR:sC16:BShiftRegDp:f1_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \P2_RegD2:bSR:sC16:BShiftRegDp:f1_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \P2_RegD2:bSR:sC16:BShiftRegDp:f1_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \P2_RegD2:bSR:sC16:BShiftRegDp:f1_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL Net_2559 : bit;
SIGNAL \P1_RegD0:bSR:load_reg\\D\ : bit;
SIGNAL \P1_WinTimer:TimerUDB:capture_last\\D\ : bit;
SIGNAL \P1_WinTimer:TimerUDB:hwEnable_reg\\D\ : bit;
SIGNAL \P1_WinTimer:TimerUDB:tc_reg_i\\D\ : bit;
SIGNAL \P1_WinTimer:TimerUDB:capture_out_reg_i\\D\ : bit;
SIGNAL \P1_WinTimer:TimerUDB:runmode_enable\\D\ : bit;
SIGNAL \P1_WinTimer:TimerUDB:trig_disable\\D\ : bit;
SIGNAL \P1_LatchFilter:genblk1[0]:samples_4\\D\ : bit;
SIGNAL \P1_LatchFilter:genblk1[0]:samples_3\\D\ : bit;
SIGNAL \P1_LatchFilter:genblk1[0]:samples_2\\D\ : bit;
SIGNAL \P1_LatchFilter:genblk1[0]:samples_1\\D\ : bit;
SIGNAL \P1_LatchFilter:genblk1[0]:samples_0\\D\ : bit;
SIGNAL \P1_LatchFilter:genblk1[0]:last_state\\D\ : bit;
SIGNAL \P1_RegD1:bSR:load_reg\\D\ : bit;
SIGNAL \P1_RegD2:bSR:load_reg\\D\ : bit;
SIGNAL \P1_ClockFilter:genblk1[0]:samples_7\\D\ : bit;
SIGNAL \P1_ClockFilter:genblk1[0]:samples_6\\D\ : bit;
SIGNAL \P1_ClockFilter:genblk1[0]:samples_5\\D\ : bit;
SIGNAL \P1_ClockFilter:genblk1[0]:samples_4\\D\ : bit;
SIGNAL \P1_ClockFilter:genblk1[0]:samples_3\\D\ : bit;
SIGNAL \P1_ClockFilter:genblk1[0]:samples_2\\D\ : bit;
SIGNAL \P1_ClockFilter:genblk1[0]:samples_1\\D\ : bit;
SIGNAL \P1_ClockFilter:genblk1[0]:samples_0\\D\ : bit;
SIGNAL \P1_ClockFilter:genblk1[0]:last_state\\D\ : bit;
SIGNAL \P2_ClockFilter:genblk1[0]:samples_7\\D\ : bit;
SIGNAL \P2_ClockFilter:genblk1[0]:samples_6\\D\ : bit;
SIGNAL \P2_ClockFilter:genblk1[0]:samples_5\\D\ : bit;
SIGNAL \P2_ClockFilter:genblk1[0]:samples_4\\D\ : bit;
SIGNAL \P2_ClockFilter:genblk1[0]:samples_3\\D\ : bit;
SIGNAL \P2_ClockFilter:genblk1[0]:samples_2\\D\ : bit;
SIGNAL \P2_ClockFilter:genblk1[0]:samples_1\\D\ : bit;
SIGNAL \P2_ClockFilter:genblk1[0]:samples_0\\D\ : bit;
SIGNAL \P2_ClockFilter:genblk1[0]:last_state\\D\ : bit;
SIGNAL \P2_RegD0:bSR:load_reg\\D\ : bit;
SIGNAL \P2_WinTimer:TimerUDB:capture_last\\D\ : bit;
SIGNAL \P2_WinTimer:TimerUDB:hwEnable_reg\\D\ : bit;
SIGNAL \P2_WinTimer:TimerUDB:tc_reg_i\\D\ : bit;
SIGNAL \P2_WinTimer:TimerUDB:capture_out_reg_i\\D\ : bit;
SIGNAL \P2_WinTimer:TimerUDB:runmode_enable\\D\ : bit;
SIGNAL \P2_WinTimer:TimerUDB:trig_disable\\D\ : bit;
SIGNAL \P2_LatchFilter:genblk1[0]:samples_4\\D\ : bit;
SIGNAL \P2_LatchFilter:genblk1[0]:samples_3\\D\ : bit;
SIGNAL \P2_LatchFilter:genblk1[0]:samples_2\\D\ : bit;
SIGNAL \P2_LatchFilter:genblk1[0]:samples_1\\D\ : bit;
SIGNAL \P2_LatchFilter:genblk1[0]:samples_0\\D\ : bit;
SIGNAL \P2_LatchFilter:genblk1[0]:last_state\\D\ : bit;
SIGNAL \P2_RegD1:bSR:load_reg\\D\ : bit;
SIGNAL \P2_RegD2:bSR:load_reg\\D\ : bit;
BEGIN

zero <=  ('0') ;

tmpOE__P1_D1_net_0 <=  ('1') ;

Net_2517 <= (not Net_289);

\P1_WinTimer:TimerUDB:status_tc\ <= ((\P1_WinTimer:TimerUDB:run_mode\ and \P1_WinTimer:TimerUDB:per_zero\));

\P1_WinTimer:TimerUDB:runmode_enable\\D\ <= ((not Net_2458 and not \P1_WinTimer:TimerUDB:per_zero\ and not \P1_WinTimer:TimerUDB:trig_disable\ and \P1_WinTimer:TimerUDB:control_7\)
	OR (not Net_2458 and not \P1_WinTimer:TimerUDB:run_mode\ and not \P1_WinTimer:TimerUDB:trig_disable\ and \P1_WinTimer:TimerUDB:control_7\)
	OR (not Net_2458 and not \P1_WinTimer:TimerUDB:timer_enable\ and not \P1_WinTimer:TimerUDB:trig_disable\ and \P1_WinTimer:TimerUDB:control_7\));

\P1_WinTimer:TimerUDB:trig_disable\\D\ <= ((not Net_2458 and \P1_WinTimer:TimerUDB:timer_enable\ and \P1_WinTimer:TimerUDB:run_mode\ and \P1_WinTimer:TimerUDB:per_zero\)
	OR (not Net_2458 and \P1_WinTimer:TimerUDB:trig_disable\));

\P1_LatchFilter:genblk1[0]:last_state\\D\ <= ((Net_2602 and \P1_LatchFilter:genblk1[0]:samples_4\ and \P1_LatchFilter:genblk1[0]:samples_3\ and \P1_LatchFilter:genblk1[0]:samples_2\ and \P1_LatchFilter:genblk1[0]:samples_1\ and \P1_LatchFilter:genblk1[0]:samples_0\)
	OR (Net_2458 and \P1_LatchFilter:genblk1[0]:samples_0\)
	OR (Net_2458 and \P1_LatchFilter:genblk1[0]:samples_1\)
	OR (Net_2458 and \P1_LatchFilter:genblk1[0]:samples_2\)
	OR (Net_2458 and \P1_LatchFilter:genblk1[0]:samples_3\)
	OR (Net_2458 and \P1_LatchFilter:genblk1[0]:samples_4\)
	OR (Net_2602 and Net_2458));

Net_2525 <= (not Net_2524);

Net_2601 <= (not Net_2527);

\P1_ClockFilter:genblk1[0]:last_state\\D\ <= ((Net_2713 and \P1_ClockFilter:genblk1[0]:samples_7\ and \P1_ClockFilter:genblk1[0]:samples_6\ and \P1_ClockFilter:genblk1[0]:samples_5\ and \P1_ClockFilter:genblk1[0]:samples_4\ and \P1_ClockFilter:genblk1[0]:samples_3\ and \P1_ClockFilter:genblk1[0]:samples_2\ and \P1_ClockFilter:genblk1[0]:samples_1\ and \P1_ClockFilter:genblk1[0]:samples_0\)
	OR (Net_2504 and \P1_ClockFilter:genblk1[0]:samples_0\)
	OR (Net_2504 and \P1_ClockFilter:genblk1[0]:samples_1\)
	OR (Net_2504 and \P1_ClockFilter:genblk1[0]:samples_2\)
	OR (Net_2504 and \P1_ClockFilter:genblk1[0]:samples_3\)
	OR (Net_2504 and \P1_ClockFilter:genblk1[0]:samples_4\)
	OR (Net_2504 and \P1_ClockFilter:genblk1[0]:samples_5\)
	OR (Net_2504 and \P1_ClockFilter:genblk1[0]:samples_6\)
	OR (Net_2504 and \P1_ClockFilter:genblk1[0]:samples_7\)
	OR (Net_2713 and Net_2504));

\P2_ClockFilter:genblk1[0]:last_state\\D\ <= ((Net_2719 and \P2_ClockFilter:genblk1[0]:samples_7\ and \P2_ClockFilter:genblk1[0]:samples_6\ and \P2_ClockFilter:genblk1[0]:samples_5\ and \P2_ClockFilter:genblk1[0]:samples_4\ and \P2_ClockFilter:genblk1[0]:samples_3\ and \P2_ClockFilter:genblk1[0]:samples_2\ and \P2_ClockFilter:genblk1[0]:samples_1\ and \P2_ClockFilter:genblk1[0]:samples_0\)
	OR (\P2_ClockFilter:genblk1[0]:samples_0\ and Net_2530)
	OR (\P2_ClockFilter:genblk1[0]:samples_1\ and Net_2530)
	OR (\P2_ClockFilter:genblk1[0]:samples_2\ and Net_2530)
	OR (\P2_ClockFilter:genblk1[0]:samples_3\ and Net_2530)
	OR (\P2_ClockFilter:genblk1[0]:samples_4\ and Net_2530)
	OR (\P2_ClockFilter:genblk1[0]:samples_5\ and Net_2530)
	OR (\P2_ClockFilter:genblk1[0]:samples_6\ and Net_2530)
	OR (\P2_ClockFilter:genblk1[0]:samples_7\ and Net_2530)
	OR (Net_2719 and Net_2530));

Net_2167 <= (not Net_2541);

\P2_WinTimer:TimerUDB:status_tc\ <= ((\P2_WinTimer:TimerUDB:run_mode\ and \P2_WinTimer:TimerUDB:per_zero\));

\P2_WinTimer:TimerUDB:runmode_enable\\D\ <= ((not Net_2532 and not \P2_WinTimer:TimerUDB:per_zero\ and not \P2_WinTimer:TimerUDB:trig_disable\ and \P2_WinTimer:TimerUDB:control_7\)
	OR (not Net_2532 and not \P2_WinTimer:TimerUDB:run_mode\ and not \P2_WinTimer:TimerUDB:trig_disable\ and \P2_WinTimer:TimerUDB:control_7\)
	OR (not Net_2532 and not \P2_WinTimer:TimerUDB:timer_enable\ and not \P2_WinTimer:TimerUDB:trig_disable\ and \P2_WinTimer:TimerUDB:control_7\));

\P2_WinTimer:TimerUDB:trig_disable\\D\ <= ((not Net_2532 and \P2_WinTimer:TimerUDB:timer_enable\ and \P2_WinTimer:TimerUDB:run_mode\ and \P2_WinTimer:TimerUDB:per_zero\)
	OR (not Net_2532 and \P2_WinTimer:TimerUDB:trig_disable\));

\P2_LatchFilter:genblk1[0]:last_state\\D\ <= ((Net_2163 and \P2_LatchFilter:genblk1[0]:samples_4\ and \P2_LatchFilter:genblk1[0]:samples_3\ and \P2_LatchFilter:genblk1[0]:samples_2\ and \P2_LatchFilter:genblk1[0]:samples_1\ and \P2_LatchFilter:genblk1[0]:samples_0\)
	OR (Net_2532 and \P2_LatchFilter:genblk1[0]:samples_0\)
	OR (Net_2532 and \P2_LatchFilter:genblk1[0]:samples_1\)
	OR (Net_2532 and \P2_LatchFilter:genblk1[0]:samples_2\)
	OR (Net_2532 and \P2_LatchFilter:genblk1[0]:samples_3\)
	OR (Net_2532 and \P2_LatchFilter:genblk1[0]:samples_4\)
	OR (Net_2163 and Net_2532));

Net_2316 <= (not Net_2553);

Net_2307 <= (not Net_2559);

P1_D1:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"c16e28ed-8ab8-4d86-b9d8-5a923c863a3b",
		drive_mode=>"111",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__P1_D1_net_0),
		y=>Net_2525,
		fb=>(tmpFB_0__P1_D1_net_0),
		analog=>(open),
		io=>(tmpIO_0__P1_D1_net_0),
		siovref=>(tmpSIOVREF__P1_D1_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__P1_D1_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__P1_D1_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__P1_D1_net_0);
P1_D0:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"e851a3b9-efb8-48be-bbb8-b303b216c393",
		drive_mode=>"111",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__P1_D1_net_0),
		y=>Net_2517,
		fb=>(tmpFB_0__P1_D0_net_0),
		analog=>(open),
		io=>(tmpIO_0__P1_D0_net_0),
		siovref=>(tmpSIOVREF__P1_D0_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__P1_D1_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__P1_D1_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__P1_D0_net_0);
P2_Latch:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"6b70201b-2912-4358-8469-5d3f3c69198a",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__P1_D1_net_0),
		y=>(zero),
		fb=>Net_2163,
		analog=>(open),
		io=>(tmpIO_0__P2_Latch_net_0),
		siovref=>(tmpSIOVREF__P2_Latch_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__P1_D1_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__P1_D1_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__P2_Latch_net_0);
P1_D2:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"9de4c9ab-0474-4a16-a2e5-a61cbae1d88e",
		drive_mode=>"111",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__P1_D1_net_0),
		y=>Net_2601,
		fb=>(tmpFB_0__P1_D2_net_0),
		analog=>(open),
		io=>(tmpIO_0__P1_D2_net_0),
		siovref=>(tmpSIOVREF__P1_D2_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__P1_D1_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__P1_D1_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__P1_D2_net_0);
P2_Clock:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"aef6bb17-7da9-46e2-a4aa-f45b81e63512",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__P1_D1_net_0),
		y=>(zero),
		fb=>Net_2719,
		analog=>(open),
		io=>(tmpIO_0__P2_Clock_net_0),
		siovref=>(tmpSIOVREF__P2_Clock_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__P1_D1_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__P1_D1_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__P2_Clock_net_0);
\USBUART:dp_int\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10")
	PORT MAP(int_signal=>\USBUART:Net_1010\);
\USBUART:Dm\:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"beca5e2d-f70f-4900-a4db-7eca1ed3126e/8b77a6c4-10a0-4390-971c-672353e2a49c",
		drive_mode=>"000",
		ibuf_enabled=>"0",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"NONCONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"A",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'1',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__P1_D1_net_0),
		y=>(zero),
		fb=>(\USBUART:tmpFB_0__Dm_net_0\),
		analog=>\USBUART:Net_597\,
		io=>(\USBUART:tmpIO_0__Dm_net_0\),
		siovref=>(\USBUART:tmpSIOVREF__Dm_net_0\),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__P1_D1_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__P1_D1_net_0,
		out_reset=>zero,
		interrupt=>\USBUART:tmpINTERRUPT_0__Dm_net_0\);
\USBUART:Dp\:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"beca5e2d-f70f-4900-a4db-7eca1ed3126e/618a72fc-5ddd-4df5-958f-a3d55102db42",
		drive_mode=>"000",
		ibuf_enabled=>"0",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"10",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__P1_D1_net_0),
		y=>(zero),
		fb=>(\USBUART:tmpFB_0__Dp_net_0\),
		analog=>\USBUART:Net_1000\,
		io=>(\USBUART:tmpIO_0__Dp_net_0\),
		siovref=>(\USBUART:tmpSIOVREF__Dp_net_0\),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__P1_D1_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__P1_D1_net_0,
		out_reset=>zero,
		interrupt=>\USBUART:Net_1010\);
\USBUART:USB\:cy_psoc3_usb_v1_0
	GENERIC MAP(cy_registers=>"")
	PORT MAP(dp=>\USBUART:Net_1000\,
		dm=>\USBUART:Net_597\,
		sof_int=>Net_99,
		arb_int=>\USBUART:Net_1889\,
		usb_int=>\USBUART:Net_1876\,
		ept_int=>(\USBUART:ep_int_8\, \USBUART:ep_int_7\, \USBUART:ep_int_6\, \USBUART:ep_int_5\,
			\USBUART:ep_int_4\, \USBUART:ep_int_3\, \USBUART:ep_int_2\, \USBUART:ep_int_1\,
			\USBUART:ep_int_0\),
		ord_int=>\USBUART:Net_95\,
		dma_req=>(\USBUART:dma_request_7\, \USBUART:dma_request_6\, \USBUART:dma_request_5\, \USBUART:dma_request_4\,
			\USBUART:dma_request_3\, \USBUART:dma_request_2\, \USBUART:dma_request_1\, \USBUART:dma_request_0\),
		dma_termin=>\USBUART:dma_terminate\);
\USBUART:ep_3\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10")
	PORT MAP(int_signal=>\USBUART:ep_int_3\);
\USBUART:ep_2\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10")
	PORT MAP(int_signal=>\USBUART:ep_int_2\);
\USBUART:ep_1\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10")
	PORT MAP(int_signal=>\USBUART:ep_int_1\);
\USBUART:ep_0\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10")
	PORT MAP(int_signal=>\USBUART:ep_int_0\);
\USBUART:bus_reset\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10")
	PORT MAP(int_signal=>\USBUART:Net_1876\);
\USBUART:arb_int\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10")
	PORT MAP(int_signal=>\USBUART:Net_1889\);
\USBUART:sof_int\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10")
	PORT MAP(int_signal=>Net_99);
P1_Clock:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"8d318d8b-cf7b-4b6b-b02c-ab1c5c49d0ba",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__P1_D1_net_0),
		y=>(zero),
		fb=>Net_2713,
		analog=>(open),
		io=>(tmpIO_0__P1_Clock_net_0),
		siovref=>(tmpSIOVREF__P1_Clock_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__P1_D1_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__P1_D1_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__P1_Clock_net_0);
P2_IRQ:cy_isr_v1_0
	GENERIC MAP(int_type=>"10")
	PORT MAP(int_signal=>Net_2532);
P2_D0:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"64656013-0a66-4df0-8943-b95b8eb9d117",
		drive_mode=>"111",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__P1_D1_net_0),
		y=>Net_2167,
		fb=>(tmpFB_0__P2_D0_net_0),
		analog=>(open),
		io=>(tmpIO_0__P2_D0_net_0),
		siovref=>(tmpSIOVREF__P2_D0_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__P1_D1_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__P1_D1_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__P2_D0_net_0);
P1_Latch:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"4866e61e-55e2-40c8-a247-444096a1130b",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__P1_D1_net_0),
		y=>(zero),
		fb=>Net_2602,
		analog=>(open),
		io=>(tmpIO_0__P1_Latch_net_0),
		siovref=>(tmpSIOVREF__P1_Latch_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__P1_D1_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__P1_D1_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__P1_Latch_net_0);
P1_IRQ:cy_isr_v1_0
	GENERIC MAP(int_type=>"10")
	PORT MAP(int_signal=>Net_2458);
\P1_RegD0:bSR:ClkEn\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_2504,
		enable=>tmpOE__P1_D1_net_0,
		clock_out=>\P1_RegD0:bSR:clk_fin\);
\P1_RegD0:bSR:SyncCtl:CtrlReg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"00000001",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>\P1_RegD0:bSR:clk_fin\,
		control=>(\P1_RegD0:bSR:control_7\, \P1_RegD0:bSR:control_6\, \P1_RegD0:bSR:control_5\, \P1_RegD0:bSR:control_4\,
			\P1_RegD0:bSR:control_3\, \P1_RegD0:bSR:control_2\, \P1_RegD0:bSR:control_1\, \P1_RegD0:bSR:ctrl_clk_enable\));
\P1_RegD0:bSR:StsReg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0000111",
		cy_int_mask=>"0000111")
	PORT MAP(reset=>zero,
		clock=>\P1_RegD0:bSR:clk_fin\,
		status=>(\P1_RegD0:bSR:status_6\, \P1_RegD0:bSR:status_5\, \P1_RegD0:bSR:status_4\, \P1_RegD0:bSR:status_3\,
			zero, zero, zero),
		interrupt=>Net_2607);
\P1_RegD0:bSR:sC16:BShiftRegDp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000100000000000000010000000000000001000000000000000100000000000000010100101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110111101001000011100000000000000011100",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\P1_RegD0:bSR:clk_fin\,
		cs_addr=>(\P1_RegD0:bSR:ctrl_clk_enable\, zero, zero),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>Net_289,
		f0_bus_stat=>\P1_RegD0:bSR:f0_bus_stat_16_0\,
		f0_blk_stat=>\P1_RegD0:bSR:f0_blk_stat_16_0\,
		f1_bus_stat=>\P1_RegD0:bSR:f1_bus_stat_16_0\,
		f1_blk_stat=>\P1_RegD0:bSR:f1_blk_stat_16_0\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>\P1_RegD0:bSR:sC16:BShiftRegDp:carry\,
		sir=>zero,
		sor=>open,
		sil=>\P1_RegD0:bSR:sC16:BShiftRegDp:sh_right\,
		sol=>\P1_RegD0:bSR:sC16:BShiftRegDp:sh_left\,
		msbi=>\P1_RegD0:bSR:sC16:BShiftRegDp:msb\,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>(\P1_RegD0:bSR:sC16:BShiftRegDp:cmp_eq_1\, \P1_RegD0:bSR:sC16:BShiftRegDp:cmp_eq_0\),
		cli=>(zero, zero),
		clo=>(\P1_RegD0:bSR:sC16:BShiftRegDp:cmp_lt_1\, \P1_RegD0:bSR:sC16:BShiftRegDp:cmp_lt_0\),
		zi=>(zero, zero),
		zo=>(\P1_RegD0:bSR:sC16:BShiftRegDp:cmp_zero_1\, \P1_RegD0:bSR:sC16:BShiftRegDp:cmp_zero_0\),
		fi=>(zero, zero),
		fo=>(\P1_RegD0:bSR:sC16:BShiftRegDp:cmp_ff_1\, \P1_RegD0:bSR:sC16:BShiftRegDp:cmp_ff_0\),
		capi=>(zero, zero),
		capo=>(\P1_RegD0:bSR:sC16:BShiftRegDp:cap_1\, \P1_RegD0:bSR:sC16:BShiftRegDp:cap_0\),
		cfbi=>zero,
		cfbo=>\P1_RegD0:bSR:sC16:BShiftRegDp:cfb\,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\P1_RegD0:bSR:sC16:BShiftRegDp:u1\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000100000000000000010000000000000001000000000000000100000000000000010100101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110101001001000111100100000000000011100",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\P1_RegD0:bSR:clk_fin\,
		cs_addr=>(\P1_RegD0:bSR:ctrl_clk_enable\, zero, zero),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>\P1_RegD0:bSR:so_16_1\,
		f0_bus_stat=>\P1_RegD0:bSR:status_4\,
		f0_blk_stat=>\P1_RegD0:bSR:status_3\,
		f1_bus_stat=>\P1_RegD0:bSR:status_6\,
		f1_blk_stat=>\P1_RegD0:bSR:status_5\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>\P1_RegD0:bSR:sC16:BShiftRegDp:carry\,
		co=>open,
		sir=>\P1_RegD0:bSR:sC16:BShiftRegDp:sh_left\,
		sor=>\P1_RegD0:bSR:sC16:BShiftRegDp:sh_right\,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>\P1_RegD0:bSR:sC16:BShiftRegDp:msb\,
		cei=>(\P1_RegD0:bSR:sC16:BShiftRegDp:cmp_eq_1\, \P1_RegD0:bSR:sC16:BShiftRegDp:cmp_eq_0\),
		ceo=>open,
		cli=>(\P1_RegD0:bSR:sC16:BShiftRegDp:cmp_lt_1\, \P1_RegD0:bSR:sC16:BShiftRegDp:cmp_lt_0\),
		clo=>open,
		zi=>(\P1_RegD0:bSR:sC16:BShiftRegDp:cmp_zero_1\, \P1_RegD0:bSR:sC16:BShiftRegDp:cmp_zero_0\),
		zo=>open,
		fi=>(\P1_RegD0:bSR:sC16:BShiftRegDp:cmp_ff_1\, \P1_RegD0:bSR:sC16:BShiftRegDp:cmp_ff_0\),
		fo=>open,
		capi=>(\P1_RegD0:bSR:sC16:BShiftRegDp:cap_1\, \P1_RegD0:bSR:sC16:BShiftRegDp:cap_0\),
		capo=>open,
		cfbi=>\P1_RegD0:bSR:sC16:BShiftRegDp:cfb\,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
P2_D2:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"eaa7e9cc-411b-41d8-888e-306f37d7b617",
		drive_mode=>"111",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__P1_D1_net_0),
		y=>Net_2307,
		fb=>(tmpFB_0__P2_D2_net_0),
		analog=>(open),
		io=>(tmpIO_0__P2_D2_net_0),
		siovref=>(tmpSIOVREF__P2_D2_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__P1_D1_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__P1_D1_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__P2_D2_net_0);
P2_D1:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"d58c20e3-ba2e-4c1c-b077-9dfa3cecf7b7",
		drive_mode=>"111",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__P1_D1_net_0),
		y=>Net_2316,
		fb=>(tmpFB_0__P2_D1_net_0),
		analog=>(open),
		io=>(tmpIO_0__P2_D1_net_0),
		siovref=>(tmpSIOVREF__P2_D1_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__P1_D1_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__P1_D1_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__P2_D1_net_0);
P1_TimerIRQ:cy_isr_v1_0
	GENERIC MAP(int_type=>"10")
	PORT MAP(int_signal=>Net_2370);
P2_TimerIRQ:cy_isr_v1_0
	GENERIC MAP(int_type=>"10")
	PORT MAP(int_signal=>Net_2564);
\P1_WinTimer:TimerUDB:clock_enable_block\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_2503,
		enable=>tmpOE__P1_D1_net_0,
		clock_out=>\P1_WinTimer:TimerUDB:ClockOutFromEnBlock\);
\P1_WinTimer:TimerUDB:sCTRLReg:SyncCtl:cy_psoc3_udb_Ctl_Clk_Sync\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_2503,
		enable=>tmpOE__P1_D1_net_0,
		clock_out=>\P1_WinTimer:TimerUDB:Clk_Ctl_i\);
\P1_WinTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"11111111",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>\P1_WinTimer:TimerUDB:Clk_Ctl_i\,
		control=>(\P1_WinTimer:TimerUDB:control_7\, \P1_WinTimer:TimerUDB:control_6\, \P1_WinTimer:TimerUDB:control_5\, \P1_WinTimer:TimerUDB:control_4\,
			\P1_WinTimer:TimerUDB:control_3\, \P1_WinTimer:TimerUDB:control_2\, \P1_WinTimer:TimerUDB:control_1\, \P1_WinTimer:TimerUDB:control_0\));
\P1_WinTimer:TimerUDB:rstSts:stsreg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0000011",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>Net_2458,
		clock=>\P1_WinTimer:TimerUDB:ClockOutFromEnBlock\,
		status=>(zero, zero, zero, \P1_WinTimer:TimerUDB:status_3\,
			\P1_WinTimer:TimerUDB:status_2\, zero, \P1_WinTimer:TimerUDB:status_tc\),
		interrupt=>Net_2370);
\P1_WinTimer:TimerUDB:sT16:timerdp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\P1_WinTimer:TimerUDB:ClockOutFromEnBlock\,
		cs_addr=>(Net_2458, \P1_WinTimer:TimerUDB:timer_enable\, \P1_WinTimer:TimerUDB:per_zero\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>\P1_WinTimer:TimerUDB:nc0\,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>\P1_WinTimer:TimerUDB:nc3\,
		f0_blk_stat=>\P1_WinTimer:TimerUDB:nc4\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>\P1_WinTimer:TimerUDB:sT16:timerdp:carry\,
		sir=>zero,
		sor=>open,
		sil=>\P1_WinTimer:TimerUDB:sT16:timerdp:sh_right\,
		sol=>\P1_WinTimer:TimerUDB:sT16:timerdp:sh_left\,
		msbi=>\P1_WinTimer:TimerUDB:sT16:timerdp:msb\,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>(\P1_WinTimer:TimerUDB:sT16:timerdp:cmp_eq_1\, \P1_WinTimer:TimerUDB:sT16:timerdp:cmp_eq_0\),
		cli=>(zero, zero),
		clo=>(\P1_WinTimer:TimerUDB:sT16:timerdp:cmp_lt_1\, \P1_WinTimer:TimerUDB:sT16:timerdp:cmp_lt_0\),
		zi=>(zero, zero),
		zo=>(\P1_WinTimer:TimerUDB:sT16:timerdp:cmp_zero_1\, \P1_WinTimer:TimerUDB:sT16:timerdp:cmp_zero_0\),
		fi=>(zero, zero),
		fo=>(\P1_WinTimer:TimerUDB:sT16:timerdp:cmp_ff_1\, \P1_WinTimer:TimerUDB:sT16:timerdp:cmp_ff_0\),
		capi=>(zero, zero),
		capo=>(\P1_WinTimer:TimerUDB:sT16:timerdp:cap_1\, \P1_WinTimer:TimerUDB:sT16:timerdp:cap_0\),
		cfbi=>zero,
		cfbo=>\P1_WinTimer:TimerUDB:sT16:timerdp:cfb\,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\P1_WinTimer:TimerUDB:sT16:timerdp:u1\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\P1_WinTimer:TimerUDB:ClockOutFromEnBlock\,
		cs_addr=>(Net_2458, \P1_WinTimer:TimerUDB:timer_enable\, \P1_WinTimer:TimerUDB:per_zero\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>\P1_WinTimer:TimerUDB:per_zero\,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>\P1_WinTimer:TimerUDB:status_3\,
		f0_blk_stat=>\P1_WinTimer:TimerUDB:status_2\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>\P1_WinTimer:TimerUDB:sT16:timerdp:carry\,
		co=>open,
		sir=>\P1_WinTimer:TimerUDB:sT16:timerdp:sh_left\,
		sor=>\P1_WinTimer:TimerUDB:sT16:timerdp:sh_right\,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>\P1_WinTimer:TimerUDB:sT16:timerdp:msb\,
		cei=>(\P1_WinTimer:TimerUDB:sT16:timerdp:cmp_eq_1\, \P1_WinTimer:TimerUDB:sT16:timerdp:cmp_eq_0\),
		ceo=>open,
		cli=>(\P1_WinTimer:TimerUDB:sT16:timerdp:cmp_lt_1\, \P1_WinTimer:TimerUDB:sT16:timerdp:cmp_lt_0\),
		clo=>open,
		zi=>(\P1_WinTimer:TimerUDB:sT16:timerdp:cmp_zero_1\, \P1_WinTimer:TimerUDB:sT16:timerdp:cmp_zero_0\),
		zo=>open,
		fi=>(\P1_WinTimer:TimerUDB:sT16:timerdp:cmp_ff_1\, \P1_WinTimer:TimerUDB:sT16:timerdp:cmp_ff_0\),
		fo=>open,
		capi=>(\P1_WinTimer:TimerUDB:sT16:timerdp:cap_1\, \P1_WinTimer:TimerUDB:sT16:timerdp:cap_0\),
		capo=>open,
		cfbi=>\P1_WinTimer:TimerUDB:sT16:timerdp:cfb\,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
Clock_1:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"4c831341-1e12-4252-87f6-026818e82f81",
		source_clock_id=>"CEF43CFB-0213-49b9-B980-2FFAB81C5B47",
		divisor=>4,
		period=>"0",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>Net_2503,
		dig_domain_out=>open);
\P1_LatchFilter:ClkSync\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_2477,
		enable=>tmpOE__P1_D1_net_0,
		clock_out=>\P1_LatchFilter:op_clk\);
Clock_2:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"7ba21770-e2fc-4447-a313-61ae9ede2150",
		source_clock_id=>"61737EF6-3B74-48f9-8B91-F7473A442AE7",
		divisor=>1,
		period=>"0",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>Net_2477,
		dig_domain_out=>open);
\P1_RegD1:bSR:ClkEn\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_2504,
		enable=>tmpOE__P1_D1_net_0,
		clock_out=>\P1_RegD1:bSR:clk_fin\);
\P1_RegD1:bSR:SyncCtl:CtrlReg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"00000001",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>\P1_RegD1:bSR:clk_fin\,
		control=>(\P1_RegD1:bSR:control_7\, \P1_RegD1:bSR:control_6\, \P1_RegD1:bSR:control_5\, \P1_RegD1:bSR:control_4\,
			\P1_RegD1:bSR:control_3\, \P1_RegD1:bSR:control_2\, \P1_RegD1:bSR:control_1\, \P1_RegD1:bSR:ctrl_clk_enable\));
\P1_RegD1:bSR:StsReg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0000111",
		cy_int_mask=>"0000111")
	PORT MAP(reset=>zero,
		clock=>\P1_RegD1:bSR:clk_fin\,
		status=>(\P1_RegD1:bSR:status_6\, \P1_RegD1:bSR:status_5\, \P1_RegD1:bSR:status_4\, \P1_RegD1:bSR:status_3\,
			zero, zero, zero),
		interrupt=>Net_2620);
\P1_RegD1:bSR:sC16:BShiftRegDp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000100000000000000010000000000000001000000000000000100000000000000010100101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110111101001000011100000000000000011100",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\P1_RegD1:bSR:clk_fin\,
		cs_addr=>(\P1_RegD1:bSR:ctrl_clk_enable\, zero, zero),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>Net_2524,
		f0_bus_stat=>\P1_RegD1:bSR:f0_bus_stat_16_0\,
		f0_blk_stat=>\P1_RegD1:bSR:f0_blk_stat_16_0\,
		f1_bus_stat=>\P1_RegD1:bSR:f1_bus_stat_16_0\,
		f1_blk_stat=>\P1_RegD1:bSR:f1_blk_stat_16_0\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>\P1_RegD1:bSR:sC16:BShiftRegDp:carry\,
		sir=>zero,
		sor=>open,
		sil=>\P1_RegD1:bSR:sC16:BShiftRegDp:sh_right\,
		sol=>\P1_RegD1:bSR:sC16:BShiftRegDp:sh_left\,
		msbi=>\P1_RegD1:bSR:sC16:BShiftRegDp:msb\,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>(\P1_RegD1:bSR:sC16:BShiftRegDp:cmp_eq_1\, \P1_RegD1:bSR:sC16:BShiftRegDp:cmp_eq_0\),
		cli=>(zero, zero),
		clo=>(\P1_RegD1:bSR:sC16:BShiftRegDp:cmp_lt_1\, \P1_RegD1:bSR:sC16:BShiftRegDp:cmp_lt_0\),
		zi=>(zero, zero),
		zo=>(\P1_RegD1:bSR:sC16:BShiftRegDp:cmp_zero_1\, \P1_RegD1:bSR:sC16:BShiftRegDp:cmp_zero_0\),
		fi=>(zero, zero),
		fo=>(\P1_RegD1:bSR:sC16:BShiftRegDp:cmp_ff_1\, \P1_RegD1:bSR:sC16:BShiftRegDp:cmp_ff_0\),
		capi=>(zero, zero),
		capo=>(\P1_RegD1:bSR:sC16:BShiftRegDp:cap_1\, \P1_RegD1:bSR:sC16:BShiftRegDp:cap_0\),
		cfbi=>zero,
		cfbo=>\P1_RegD1:bSR:sC16:BShiftRegDp:cfb\,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\P1_RegD1:bSR:sC16:BShiftRegDp:u1\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000100000000000000010000000000000001000000000000000100000000000000010100101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110101001001000111100100000000000011100",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\P1_RegD1:bSR:clk_fin\,
		cs_addr=>(\P1_RegD1:bSR:ctrl_clk_enable\, zero, zero),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>\P1_RegD1:bSR:so_16_1\,
		f0_bus_stat=>\P1_RegD1:bSR:status_4\,
		f0_blk_stat=>\P1_RegD1:bSR:status_3\,
		f1_bus_stat=>\P1_RegD1:bSR:status_6\,
		f1_blk_stat=>\P1_RegD1:bSR:status_5\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>\P1_RegD1:bSR:sC16:BShiftRegDp:carry\,
		co=>open,
		sir=>\P1_RegD1:bSR:sC16:BShiftRegDp:sh_left\,
		sor=>\P1_RegD1:bSR:sC16:BShiftRegDp:sh_right\,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>\P1_RegD1:bSR:sC16:BShiftRegDp:msb\,
		cei=>(\P1_RegD1:bSR:sC16:BShiftRegDp:cmp_eq_1\, \P1_RegD1:bSR:sC16:BShiftRegDp:cmp_eq_0\),
		ceo=>open,
		cli=>(\P1_RegD1:bSR:sC16:BShiftRegDp:cmp_lt_1\, \P1_RegD1:bSR:sC16:BShiftRegDp:cmp_lt_0\),
		clo=>open,
		zi=>(\P1_RegD1:bSR:sC16:BShiftRegDp:cmp_zero_1\, \P1_RegD1:bSR:sC16:BShiftRegDp:cmp_zero_0\),
		zo=>open,
		fi=>(\P1_RegD1:bSR:sC16:BShiftRegDp:cmp_ff_1\, \P1_RegD1:bSR:sC16:BShiftRegDp:cmp_ff_0\),
		fo=>open,
		capi=>(\P1_RegD1:bSR:sC16:BShiftRegDp:cap_1\, \P1_RegD1:bSR:sC16:BShiftRegDp:cap_0\),
		capo=>open,
		cfbi=>\P1_RegD1:bSR:sC16:BShiftRegDp:cfb\,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\P1_RegD2:bSR:ClkEn\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_2504,
		enable=>tmpOE__P1_D1_net_0,
		clock_out=>\P1_RegD2:bSR:clk_fin\);
\P1_RegD2:bSR:SyncCtl:CtrlReg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"00000001",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>\P1_RegD2:bSR:clk_fin\,
		control=>(\P1_RegD2:bSR:control_7\, \P1_RegD2:bSR:control_6\, \P1_RegD2:bSR:control_5\, \P1_RegD2:bSR:control_4\,
			\P1_RegD2:bSR:control_3\, \P1_RegD2:bSR:control_2\, \P1_RegD2:bSR:control_1\, \P1_RegD2:bSR:ctrl_clk_enable\));
\P1_RegD2:bSR:StsReg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0000111",
		cy_int_mask=>"0000111")
	PORT MAP(reset=>zero,
		clock=>\P1_RegD2:bSR:clk_fin\,
		status=>(\P1_RegD2:bSR:status_6\, \P1_RegD2:bSR:status_5\, \P1_RegD2:bSR:status_4\, \P1_RegD2:bSR:status_3\,
			zero, zero, zero),
		interrupt=>Net_2625);
\P1_RegD2:bSR:sC16:BShiftRegDp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000100000000000000010000000000000001000000000000000100000000000000010100101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110111101001000011100000000000000011100",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\P1_RegD2:bSR:clk_fin\,
		cs_addr=>(\P1_RegD2:bSR:ctrl_clk_enable\, zero, zero),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>Net_2527,
		f0_bus_stat=>\P1_RegD2:bSR:f0_bus_stat_16_0\,
		f0_blk_stat=>\P1_RegD2:bSR:f0_blk_stat_16_0\,
		f1_bus_stat=>\P1_RegD2:bSR:f1_bus_stat_16_0\,
		f1_blk_stat=>\P1_RegD2:bSR:f1_blk_stat_16_0\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>\P1_RegD2:bSR:sC16:BShiftRegDp:carry\,
		sir=>zero,
		sor=>open,
		sil=>\P1_RegD2:bSR:sC16:BShiftRegDp:sh_right\,
		sol=>\P1_RegD2:bSR:sC16:BShiftRegDp:sh_left\,
		msbi=>\P1_RegD2:bSR:sC16:BShiftRegDp:msb\,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>(\P1_RegD2:bSR:sC16:BShiftRegDp:cmp_eq_1\, \P1_RegD2:bSR:sC16:BShiftRegDp:cmp_eq_0\),
		cli=>(zero, zero),
		clo=>(\P1_RegD2:bSR:sC16:BShiftRegDp:cmp_lt_1\, \P1_RegD2:bSR:sC16:BShiftRegDp:cmp_lt_0\),
		zi=>(zero, zero),
		zo=>(\P1_RegD2:bSR:sC16:BShiftRegDp:cmp_zero_1\, \P1_RegD2:bSR:sC16:BShiftRegDp:cmp_zero_0\),
		fi=>(zero, zero),
		fo=>(\P1_RegD2:bSR:sC16:BShiftRegDp:cmp_ff_1\, \P1_RegD2:bSR:sC16:BShiftRegDp:cmp_ff_0\),
		capi=>(zero, zero),
		capo=>(\P1_RegD2:bSR:sC16:BShiftRegDp:cap_1\, \P1_RegD2:bSR:sC16:BShiftRegDp:cap_0\),
		cfbi=>zero,
		cfbo=>\P1_RegD2:bSR:sC16:BShiftRegDp:cfb\,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\P1_RegD2:bSR:sC16:BShiftRegDp:u1\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000100000000000000010000000000000001000000000000000100000000000000010100101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110101001001000111100100000000000011100",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\P1_RegD2:bSR:clk_fin\,
		cs_addr=>(\P1_RegD2:bSR:ctrl_clk_enable\, zero, zero),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>\P1_RegD2:bSR:so_16_1\,
		f0_bus_stat=>\P1_RegD2:bSR:status_4\,
		f0_blk_stat=>\P1_RegD2:bSR:status_3\,
		f1_bus_stat=>\P1_RegD2:bSR:status_6\,
		f1_blk_stat=>\P1_RegD2:bSR:status_5\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>\P1_RegD2:bSR:sC16:BShiftRegDp:carry\,
		co=>open,
		sir=>\P1_RegD2:bSR:sC16:BShiftRegDp:sh_left\,
		sor=>\P1_RegD2:bSR:sC16:BShiftRegDp:sh_right\,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>\P1_RegD2:bSR:sC16:BShiftRegDp:msb\,
		cei=>(\P1_RegD2:bSR:sC16:BShiftRegDp:cmp_eq_1\, \P1_RegD2:bSR:sC16:BShiftRegDp:cmp_eq_0\),
		ceo=>open,
		cli=>(\P1_RegD2:bSR:sC16:BShiftRegDp:cmp_lt_1\, \P1_RegD2:bSR:sC16:BShiftRegDp:cmp_lt_0\),
		clo=>open,
		zi=>(\P1_RegD2:bSR:sC16:BShiftRegDp:cmp_zero_1\, \P1_RegD2:bSR:sC16:BShiftRegDp:cmp_zero_0\),
		zo=>open,
		fi=>(\P1_RegD2:bSR:sC16:BShiftRegDp:cmp_ff_1\, \P1_RegD2:bSR:sC16:BShiftRegDp:cmp_ff_0\),
		fo=>open,
		capi=>(\P1_RegD2:bSR:sC16:BShiftRegDp:cap_1\, \P1_RegD2:bSR:sC16:BShiftRegDp:cap_0\),
		capo=>open,
		cfbi=>\P1_RegD2:bSR:sC16:BShiftRegDp:cfb\,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\P1_ClockFilter:ClkSync\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_2477,
		enable=>tmpOE__P1_D1_net_0,
		clock_out=>\P1_ClockFilter:op_clk\);
\P2_ClockFilter:ClkSync\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_2477,
		enable=>tmpOE__P1_D1_net_0,
		clock_out=>\P2_ClockFilter:op_clk\);
\P2_RegD0:bSR:ClkEn\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_2530,
		enable=>tmpOE__P1_D1_net_0,
		clock_out=>\P2_RegD0:bSR:clk_fin\);
\P2_RegD0:bSR:SyncCtl:CtrlReg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"00000001",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>\P2_RegD0:bSR:clk_fin\,
		control=>(\P2_RegD0:bSR:control_7\, \P2_RegD0:bSR:control_6\, \P2_RegD0:bSR:control_5\, \P2_RegD0:bSR:control_4\,
			\P2_RegD0:bSR:control_3\, \P2_RegD0:bSR:control_2\, \P2_RegD0:bSR:control_1\, \P2_RegD0:bSR:ctrl_clk_enable\));
\P2_RegD0:bSR:StsReg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0000111",
		cy_int_mask=>"0000111")
	PORT MAP(reset=>zero,
		clock=>\P2_RegD0:bSR:clk_fin\,
		status=>(\P2_RegD0:bSR:status_6\, \P2_RegD0:bSR:status_5\, \P2_RegD0:bSR:status_4\, \P2_RegD0:bSR:status_3\,
			zero, zero, zero),
		interrupt=>Net_2630);
\P2_RegD0:bSR:sC16:BShiftRegDp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000100000000000000010000000000000001000000000000000100000000000000010100101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110111101001000011100000000000000011100",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\P2_RegD0:bSR:clk_fin\,
		cs_addr=>(\P2_RegD0:bSR:ctrl_clk_enable\, zero, zero),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>Net_2541,
		f0_bus_stat=>\P2_RegD0:bSR:f0_bus_stat_16_0\,
		f0_blk_stat=>\P2_RegD0:bSR:f0_blk_stat_16_0\,
		f1_bus_stat=>\P2_RegD0:bSR:f1_bus_stat_16_0\,
		f1_blk_stat=>\P2_RegD0:bSR:f1_blk_stat_16_0\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>\P2_RegD0:bSR:sC16:BShiftRegDp:carry\,
		sir=>zero,
		sor=>open,
		sil=>\P2_RegD0:bSR:sC16:BShiftRegDp:sh_right\,
		sol=>\P2_RegD0:bSR:sC16:BShiftRegDp:sh_left\,
		msbi=>\P2_RegD0:bSR:sC16:BShiftRegDp:msb\,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>(\P2_RegD0:bSR:sC16:BShiftRegDp:cmp_eq_1\, \P2_RegD0:bSR:sC16:BShiftRegDp:cmp_eq_0\),
		cli=>(zero, zero),
		clo=>(\P2_RegD0:bSR:sC16:BShiftRegDp:cmp_lt_1\, \P2_RegD0:bSR:sC16:BShiftRegDp:cmp_lt_0\),
		zi=>(zero, zero),
		zo=>(\P2_RegD0:bSR:sC16:BShiftRegDp:cmp_zero_1\, \P2_RegD0:bSR:sC16:BShiftRegDp:cmp_zero_0\),
		fi=>(zero, zero),
		fo=>(\P2_RegD0:bSR:sC16:BShiftRegDp:cmp_ff_1\, \P2_RegD0:bSR:sC16:BShiftRegDp:cmp_ff_0\),
		capi=>(zero, zero),
		capo=>(\P2_RegD0:bSR:sC16:BShiftRegDp:cap_1\, \P2_RegD0:bSR:sC16:BShiftRegDp:cap_0\),
		cfbi=>zero,
		cfbo=>\P2_RegD0:bSR:sC16:BShiftRegDp:cfb\,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\P2_RegD0:bSR:sC16:BShiftRegDp:u1\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000100000000000000010000000000000001000000000000000100000000000000010100101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110101001001000111100100000000000011100",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\P2_RegD0:bSR:clk_fin\,
		cs_addr=>(\P2_RegD0:bSR:ctrl_clk_enable\, zero, zero),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>\P2_RegD0:bSR:so_16_1\,
		f0_bus_stat=>\P2_RegD0:bSR:status_4\,
		f0_blk_stat=>\P2_RegD0:bSR:status_3\,
		f1_bus_stat=>\P2_RegD0:bSR:status_6\,
		f1_blk_stat=>\P2_RegD0:bSR:status_5\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>\P2_RegD0:bSR:sC16:BShiftRegDp:carry\,
		co=>open,
		sir=>\P2_RegD0:bSR:sC16:BShiftRegDp:sh_left\,
		sor=>\P2_RegD0:bSR:sC16:BShiftRegDp:sh_right\,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>\P2_RegD0:bSR:sC16:BShiftRegDp:msb\,
		cei=>(\P2_RegD0:bSR:sC16:BShiftRegDp:cmp_eq_1\, \P2_RegD0:bSR:sC16:BShiftRegDp:cmp_eq_0\),
		ceo=>open,
		cli=>(\P2_RegD0:bSR:sC16:BShiftRegDp:cmp_lt_1\, \P2_RegD0:bSR:sC16:BShiftRegDp:cmp_lt_0\),
		clo=>open,
		zi=>(\P2_RegD0:bSR:sC16:BShiftRegDp:cmp_zero_1\, \P2_RegD0:bSR:sC16:BShiftRegDp:cmp_zero_0\),
		zo=>open,
		fi=>(\P2_RegD0:bSR:sC16:BShiftRegDp:cmp_ff_1\, \P2_RegD0:bSR:sC16:BShiftRegDp:cmp_ff_0\),
		fo=>open,
		capi=>(\P2_RegD0:bSR:sC16:BShiftRegDp:cap_1\, \P2_RegD0:bSR:sC16:BShiftRegDp:cap_0\),
		capo=>open,
		cfbi=>\P2_RegD0:bSR:sC16:BShiftRegDp:cfb\,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\P2_WinTimer:TimerUDB:clock_enable_block\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_2503,
		enable=>tmpOE__P1_D1_net_0,
		clock_out=>\P2_WinTimer:TimerUDB:ClockOutFromEnBlock\);
\P2_WinTimer:TimerUDB:sCTRLReg:SyncCtl:cy_psoc3_udb_Ctl_Clk_Sync\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_2503,
		enable=>tmpOE__P1_D1_net_0,
		clock_out=>\P2_WinTimer:TimerUDB:Clk_Ctl_i\);
\P2_WinTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"11111111",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>\P2_WinTimer:TimerUDB:Clk_Ctl_i\,
		control=>(\P2_WinTimer:TimerUDB:control_7\, \P2_WinTimer:TimerUDB:control_6\, \P2_WinTimer:TimerUDB:control_5\, \P2_WinTimer:TimerUDB:control_4\,
			\P2_WinTimer:TimerUDB:control_3\, \P2_WinTimer:TimerUDB:control_2\, \P2_WinTimer:TimerUDB:control_1\, \P2_WinTimer:TimerUDB:control_0\));
\P2_WinTimer:TimerUDB:rstSts:stsreg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0000011",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>Net_2532,
		clock=>\P2_WinTimer:TimerUDB:ClockOutFromEnBlock\,
		status=>(zero, zero, zero, \P2_WinTimer:TimerUDB:status_3\,
			\P2_WinTimer:TimerUDB:status_2\, zero, \P2_WinTimer:TimerUDB:status_tc\),
		interrupt=>Net_2564);
\P2_WinTimer:TimerUDB:sT16:timerdp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\P2_WinTimer:TimerUDB:ClockOutFromEnBlock\,
		cs_addr=>(Net_2532, \P2_WinTimer:TimerUDB:timer_enable\, \P2_WinTimer:TimerUDB:per_zero\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>\P2_WinTimer:TimerUDB:nc0\,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>\P2_WinTimer:TimerUDB:nc3\,
		f0_blk_stat=>\P2_WinTimer:TimerUDB:nc4\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>\P2_WinTimer:TimerUDB:sT16:timerdp:carry\,
		sir=>zero,
		sor=>open,
		sil=>\P2_WinTimer:TimerUDB:sT16:timerdp:sh_right\,
		sol=>\P2_WinTimer:TimerUDB:sT16:timerdp:sh_left\,
		msbi=>\P2_WinTimer:TimerUDB:sT16:timerdp:msb\,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>(\P2_WinTimer:TimerUDB:sT16:timerdp:cmp_eq_1\, \P2_WinTimer:TimerUDB:sT16:timerdp:cmp_eq_0\),
		cli=>(zero, zero),
		clo=>(\P2_WinTimer:TimerUDB:sT16:timerdp:cmp_lt_1\, \P2_WinTimer:TimerUDB:sT16:timerdp:cmp_lt_0\),
		zi=>(zero, zero),
		zo=>(\P2_WinTimer:TimerUDB:sT16:timerdp:cmp_zero_1\, \P2_WinTimer:TimerUDB:sT16:timerdp:cmp_zero_0\),
		fi=>(zero, zero),
		fo=>(\P2_WinTimer:TimerUDB:sT16:timerdp:cmp_ff_1\, \P2_WinTimer:TimerUDB:sT16:timerdp:cmp_ff_0\),
		capi=>(zero, zero),
		capo=>(\P2_WinTimer:TimerUDB:sT16:timerdp:cap_1\, \P2_WinTimer:TimerUDB:sT16:timerdp:cap_0\),
		cfbi=>zero,
		cfbo=>\P2_WinTimer:TimerUDB:sT16:timerdp:cfb\,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\P2_WinTimer:TimerUDB:sT16:timerdp:u1\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\P2_WinTimer:TimerUDB:ClockOutFromEnBlock\,
		cs_addr=>(Net_2532, \P2_WinTimer:TimerUDB:timer_enable\, \P2_WinTimer:TimerUDB:per_zero\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>\P2_WinTimer:TimerUDB:per_zero\,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>\P2_WinTimer:TimerUDB:status_3\,
		f0_blk_stat=>\P2_WinTimer:TimerUDB:status_2\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>\P2_WinTimer:TimerUDB:sT16:timerdp:carry\,
		co=>open,
		sir=>\P2_WinTimer:TimerUDB:sT16:timerdp:sh_left\,
		sor=>\P2_WinTimer:TimerUDB:sT16:timerdp:sh_right\,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>\P2_WinTimer:TimerUDB:sT16:timerdp:msb\,
		cei=>(\P2_WinTimer:TimerUDB:sT16:timerdp:cmp_eq_1\, \P2_WinTimer:TimerUDB:sT16:timerdp:cmp_eq_0\),
		ceo=>open,
		cli=>(\P2_WinTimer:TimerUDB:sT16:timerdp:cmp_lt_1\, \P2_WinTimer:TimerUDB:sT16:timerdp:cmp_lt_0\),
		clo=>open,
		zi=>(\P2_WinTimer:TimerUDB:sT16:timerdp:cmp_zero_1\, \P2_WinTimer:TimerUDB:sT16:timerdp:cmp_zero_0\),
		zo=>open,
		fi=>(\P2_WinTimer:TimerUDB:sT16:timerdp:cmp_ff_1\, \P2_WinTimer:TimerUDB:sT16:timerdp:cmp_ff_0\),
		fo=>open,
		capi=>(\P2_WinTimer:TimerUDB:sT16:timerdp:cap_1\, \P2_WinTimer:TimerUDB:sT16:timerdp:cap_0\),
		capo=>open,
		cfbi=>\P2_WinTimer:TimerUDB:sT16:timerdp:cfb\,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\P2_LatchFilter:ClkSync\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_2477,
		enable=>tmpOE__P1_D1_net_0,
		clock_out=>\P2_LatchFilter:op_clk\);
\P2_RegD1:bSR:ClkEn\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_2530,
		enable=>tmpOE__P1_D1_net_0,
		clock_out=>\P2_RegD1:bSR:clk_fin\);
\P2_RegD1:bSR:SyncCtl:CtrlReg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"00000001",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>\P2_RegD1:bSR:clk_fin\,
		control=>(\P2_RegD1:bSR:control_7\, \P2_RegD1:bSR:control_6\, \P2_RegD1:bSR:control_5\, \P2_RegD1:bSR:control_4\,
			\P2_RegD1:bSR:control_3\, \P2_RegD1:bSR:control_2\, \P2_RegD1:bSR:control_1\, \P2_RegD1:bSR:ctrl_clk_enable\));
\P2_RegD1:bSR:StsReg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0000111",
		cy_int_mask=>"0000111")
	PORT MAP(reset=>zero,
		clock=>\P2_RegD1:bSR:clk_fin\,
		status=>(\P2_RegD1:bSR:status_6\, \P2_RegD1:bSR:status_5\, \P2_RegD1:bSR:status_4\, \P2_RegD1:bSR:status_3\,
			zero, zero, zero),
		interrupt=>Net_2641);
\P2_RegD1:bSR:sC16:BShiftRegDp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000100000000000000010000000000000001000000000000000100000000000000010100101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110111101001000011100000000000000011100",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\P2_RegD1:bSR:clk_fin\,
		cs_addr=>(\P2_RegD1:bSR:ctrl_clk_enable\, zero, zero),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>Net_2553,
		f0_bus_stat=>\P2_RegD1:bSR:f0_bus_stat_16_0\,
		f0_blk_stat=>\P2_RegD1:bSR:f0_blk_stat_16_0\,
		f1_bus_stat=>\P2_RegD1:bSR:f1_bus_stat_16_0\,
		f1_blk_stat=>\P2_RegD1:bSR:f1_blk_stat_16_0\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>\P2_RegD1:bSR:sC16:BShiftRegDp:carry\,
		sir=>zero,
		sor=>open,
		sil=>\P2_RegD1:bSR:sC16:BShiftRegDp:sh_right\,
		sol=>\P2_RegD1:bSR:sC16:BShiftRegDp:sh_left\,
		msbi=>\P2_RegD1:bSR:sC16:BShiftRegDp:msb\,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>(\P2_RegD1:bSR:sC16:BShiftRegDp:cmp_eq_1\, \P2_RegD1:bSR:sC16:BShiftRegDp:cmp_eq_0\),
		cli=>(zero, zero),
		clo=>(\P2_RegD1:bSR:sC16:BShiftRegDp:cmp_lt_1\, \P2_RegD1:bSR:sC16:BShiftRegDp:cmp_lt_0\),
		zi=>(zero, zero),
		zo=>(\P2_RegD1:bSR:sC16:BShiftRegDp:cmp_zero_1\, \P2_RegD1:bSR:sC16:BShiftRegDp:cmp_zero_0\),
		fi=>(zero, zero),
		fo=>(\P2_RegD1:bSR:sC16:BShiftRegDp:cmp_ff_1\, \P2_RegD1:bSR:sC16:BShiftRegDp:cmp_ff_0\),
		capi=>(zero, zero),
		capo=>(\P2_RegD1:bSR:sC16:BShiftRegDp:cap_1\, \P2_RegD1:bSR:sC16:BShiftRegDp:cap_0\),
		cfbi=>zero,
		cfbo=>\P2_RegD1:bSR:sC16:BShiftRegDp:cfb\,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\P2_RegD1:bSR:sC16:BShiftRegDp:u1\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000100000000000000010000000000000001000000000000000100000000000000010100101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110101001001000111100100000000000011100",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\P2_RegD1:bSR:clk_fin\,
		cs_addr=>(\P2_RegD1:bSR:ctrl_clk_enable\, zero, zero),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>\P2_RegD1:bSR:so_16_1\,
		f0_bus_stat=>\P2_RegD1:bSR:status_4\,
		f0_blk_stat=>\P2_RegD1:bSR:status_3\,
		f1_bus_stat=>\P2_RegD1:bSR:status_6\,
		f1_blk_stat=>\P2_RegD1:bSR:status_5\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>\P2_RegD1:bSR:sC16:BShiftRegDp:carry\,
		co=>open,
		sir=>\P2_RegD1:bSR:sC16:BShiftRegDp:sh_left\,
		sor=>\P2_RegD1:bSR:sC16:BShiftRegDp:sh_right\,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>\P2_RegD1:bSR:sC16:BShiftRegDp:msb\,
		cei=>(\P2_RegD1:bSR:sC16:BShiftRegDp:cmp_eq_1\, \P2_RegD1:bSR:sC16:BShiftRegDp:cmp_eq_0\),
		ceo=>open,
		cli=>(\P2_RegD1:bSR:sC16:BShiftRegDp:cmp_lt_1\, \P2_RegD1:bSR:sC16:BShiftRegDp:cmp_lt_0\),
		clo=>open,
		zi=>(\P2_RegD1:bSR:sC16:BShiftRegDp:cmp_zero_1\, \P2_RegD1:bSR:sC16:BShiftRegDp:cmp_zero_0\),
		zo=>open,
		fi=>(\P2_RegD1:bSR:sC16:BShiftRegDp:cmp_ff_1\, \P2_RegD1:bSR:sC16:BShiftRegDp:cmp_ff_0\),
		fo=>open,
		capi=>(\P2_RegD1:bSR:sC16:BShiftRegDp:cap_1\, \P2_RegD1:bSR:sC16:BShiftRegDp:cap_0\),
		capo=>open,
		cfbi=>\P2_RegD1:bSR:sC16:BShiftRegDp:cfb\,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\P2_RegD2:bSR:ClkEn\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_2530,
		enable=>tmpOE__P1_D1_net_0,
		clock_out=>\P2_RegD2:bSR:clk_fin\);
\P2_RegD2:bSR:SyncCtl:CtrlReg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"00000001",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>\P2_RegD2:bSR:clk_fin\,
		control=>(\P2_RegD2:bSR:control_7\, \P2_RegD2:bSR:control_6\, \P2_RegD2:bSR:control_5\, \P2_RegD2:bSR:control_4\,
			\P2_RegD2:bSR:control_3\, \P2_RegD2:bSR:control_2\, \P2_RegD2:bSR:control_1\, \P2_RegD2:bSR:ctrl_clk_enable\));
\P2_RegD2:bSR:StsReg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0000111",
		cy_int_mask=>"0000111")
	PORT MAP(reset=>zero,
		clock=>\P2_RegD2:bSR:clk_fin\,
		status=>(\P2_RegD2:bSR:status_6\, \P2_RegD2:bSR:status_5\, \P2_RegD2:bSR:status_4\, \P2_RegD2:bSR:status_3\,
			zero, zero, zero),
		interrupt=>Net_2646);
\P2_RegD2:bSR:sC16:BShiftRegDp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000100000000000000010000000000000001000000000000000100000000000000010100101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110111101001000011100000000000000011100",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\P2_RegD2:bSR:clk_fin\,
		cs_addr=>(\P2_RegD2:bSR:ctrl_clk_enable\, zero, zero),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>Net_2559,
		f0_bus_stat=>\P2_RegD2:bSR:f0_bus_stat_16_0\,
		f0_blk_stat=>\P2_RegD2:bSR:f0_blk_stat_16_0\,
		f1_bus_stat=>\P2_RegD2:bSR:f1_bus_stat_16_0\,
		f1_blk_stat=>\P2_RegD2:bSR:f1_blk_stat_16_0\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>\P2_RegD2:bSR:sC16:BShiftRegDp:carry\,
		sir=>zero,
		sor=>open,
		sil=>\P2_RegD2:bSR:sC16:BShiftRegDp:sh_right\,
		sol=>\P2_RegD2:bSR:sC16:BShiftRegDp:sh_left\,
		msbi=>\P2_RegD2:bSR:sC16:BShiftRegDp:msb\,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>(\P2_RegD2:bSR:sC16:BShiftRegDp:cmp_eq_1\, \P2_RegD2:bSR:sC16:BShiftRegDp:cmp_eq_0\),
		cli=>(zero, zero),
		clo=>(\P2_RegD2:bSR:sC16:BShiftRegDp:cmp_lt_1\, \P2_RegD2:bSR:sC16:BShiftRegDp:cmp_lt_0\),
		zi=>(zero, zero),
		zo=>(\P2_RegD2:bSR:sC16:BShiftRegDp:cmp_zero_1\, \P2_RegD2:bSR:sC16:BShiftRegDp:cmp_zero_0\),
		fi=>(zero, zero),
		fo=>(\P2_RegD2:bSR:sC16:BShiftRegDp:cmp_ff_1\, \P2_RegD2:bSR:sC16:BShiftRegDp:cmp_ff_0\),
		capi=>(zero, zero),
		capo=>(\P2_RegD2:bSR:sC16:BShiftRegDp:cap_1\, \P2_RegD2:bSR:sC16:BShiftRegDp:cap_0\),
		cfbi=>zero,
		cfbo=>\P2_RegD2:bSR:sC16:BShiftRegDp:cfb\,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\P2_RegD2:bSR:sC16:BShiftRegDp:u1\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000100000000000000010000000000000001000000000000000100000000000000010100101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110101001001000111100100000000000011100",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\P2_RegD2:bSR:clk_fin\,
		cs_addr=>(\P2_RegD2:bSR:ctrl_clk_enable\, zero, zero),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>\P2_RegD2:bSR:so_16_1\,
		f0_bus_stat=>\P2_RegD2:bSR:status_4\,
		f0_blk_stat=>\P2_RegD2:bSR:status_3\,
		f1_bus_stat=>\P2_RegD2:bSR:status_6\,
		f1_blk_stat=>\P2_RegD2:bSR:status_5\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>\P2_RegD2:bSR:sC16:BShiftRegDp:carry\,
		co=>open,
		sir=>\P2_RegD2:bSR:sC16:BShiftRegDp:sh_left\,
		sor=>\P2_RegD2:bSR:sC16:BShiftRegDp:sh_right\,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>\P2_RegD2:bSR:sC16:BShiftRegDp:msb\,
		cei=>(\P2_RegD2:bSR:sC16:BShiftRegDp:cmp_eq_1\, \P2_RegD2:bSR:sC16:BShiftRegDp:cmp_eq_0\),
		ceo=>open,
		cli=>(\P2_RegD2:bSR:sC16:BShiftRegDp:cmp_lt_1\, \P2_RegD2:bSR:sC16:BShiftRegDp:cmp_lt_0\),
		clo=>open,
		zi=>(\P2_RegD2:bSR:sC16:BShiftRegDp:cmp_zero_1\, \P2_RegD2:bSR:sC16:BShiftRegDp:cmp_zero_0\),
		zo=>open,
		fi=>(\P2_RegD2:bSR:sC16:BShiftRegDp:cmp_ff_1\, \P2_RegD2:bSR:sC16:BShiftRegDp:cmp_ff_0\),
		fo=>open,
		capi=>(\P2_RegD2:bSR:sC16:BShiftRegDp:cap_1\, \P2_RegD2:bSR:sC16:BShiftRegDp:cap_0\),
		capo=>open,
		cfbi=>\P2_RegD2:bSR:sC16:BShiftRegDp:cfb\,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\P1_RegD0:bSR:load_reg\:cy_dff
	PORT MAP(d=>zero,
		clk=>\P1_RegD0:bSR:clk_fin\,
		q=>\P1_RegD0:bSR:load_reg\);
\P1_WinTimer:TimerUDB:capture_last\:cy_dff
	PORT MAP(d=>zero,
		clk=>\P1_WinTimer:TimerUDB:ClockOutFromEnBlock\,
		q=>\P1_WinTimer:TimerUDB:capture_last\);
\P1_WinTimer:TimerUDB:hwEnable_reg\:cy_dff
	PORT MAP(d=>\P1_WinTimer:TimerUDB:control_7\,
		clk=>\P1_WinTimer:TimerUDB:ClockOutFromEnBlock\,
		q=>\P1_WinTimer:TimerUDB:run_mode\);
\P1_WinTimer:TimerUDB:tc_reg_i\:cy_dff
	PORT MAP(d=>\P1_WinTimer:TimerUDB:status_tc\,
		clk=>\P1_WinTimer:TimerUDB:ClockOutFromEnBlock\,
		q=>\P1_WinTimer:TimerUDB:tc_reg_i\);
\P1_WinTimer:TimerUDB:capture_out_reg_i\:cy_dff
	PORT MAP(d=>zero,
		clk=>\P1_WinTimer:TimerUDB:ClockOutFromEnBlock\,
		q=>\P1_WinTimer:TimerUDB:capture_out_reg_i\);
\P1_WinTimer:TimerUDB:runmode_enable\:cy_dff
	PORT MAP(d=>\P1_WinTimer:TimerUDB:runmode_enable\\D\,
		clk=>\P1_WinTimer:TimerUDB:ClockOutFromEnBlock\,
		q=>\P1_WinTimer:TimerUDB:timer_enable\);
\P1_WinTimer:TimerUDB:trig_disable\:cy_dff
	PORT MAP(d=>\P1_WinTimer:TimerUDB:trig_disable\\D\,
		clk=>\P1_WinTimer:TimerUDB:ClockOutFromEnBlock\,
		q=>\P1_WinTimer:TimerUDB:trig_disable\);
\P1_LatchFilter:genblk1[0]:samples_4\:cy_dff
	PORT MAP(d=>\P1_LatchFilter:genblk1[0]:samples_3\,
		clk=>\P1_LatchFilter:op_clk\,
		q=>\P1_LatchFilter:genblk1[0]:samples_4\);
\P1_LatchFilter:genblk1[0]:samples_3\:cy_dff
	PORT MAP(d=>\P1_LatchFilter:genblk1[0]:samples_2\,
		clk=>\P1_LatchFilter:op_clk\,
		q=>\P1_LatchFilter:genblk1[0]:samples_3\);
\P1_LatchFilter:genblk1[0]:samples_2\:cy_dff
	PORT MAP(d=>\P1_LatchFilter:genblk1[0]:samples_1\,
		clk=>\P1_LatchFilter:op_clk\,
		q=>\P1_LatchFilter:genblk1[0]:samples_2\);
\P1_LatchFilter:genblk1[0]:samples_1\:cy_dff
	PORT MAP(d=>\P1_LatchFilter:genblk1[0]:samples_0\,
		clk=>\P1_LatchFilter:op_clk\,
		q=>\P1_LatchFilter:genblk1[0]:samples_1\);
\P1_LatchFilter:genblk1[0]:samples_0\:cy_dff
	PORT MAP(d=>Net_2602,
		clk=>\P1_LatchFilter:op_clk\,
		q=>\P1_LatchFilter:genblk1[0]:samples_0\);
\P1_LatchFilter:genblk1[0]:last_state\:cy_dff
	PORT MAP(d=>\P1_LatchFilter:genblk1[0]:last_state\\D\,
		clk=>\P1_LatchFilter:op_clk\,
		q=>Net_2458);
\P1_RegD1:bSR:load_reg\:cy_dff
	PORT MAP(d=>zero,
		clk=>\P1_RegD1:bSR:clk_fin\,
		q=>\P1_RegD1:bSR:load_reg\);
\P1_RegD2:bSR:load_reg\:cy_dff
	PORT MAP(d=>zero,
		clk=>\P1_RegD2:bSR:clk_fin\,
		q=>\P1_RegD2:bSR:load_reg\);
\P1_ClockFilter:genblk1[0]:samples_7\:cy_dff
	PORT MAP(d=>\P1_ClockFilter:genblk1[0]:samples_6\,
		clk=>\P1_ClockFilter:op_clk\,
		q=>\P1_ClockFilter:genblk1[0]:samples_7\);
\P1_ClockFilter:genblk1[0]:samples_6\:cy_dff
	PORT MAP(d=>\P1_ClockFilter:genblk1[0]:samples_5\,
		clk=>\P1_ClockFilter:op_clk\,
		q=>\P1_ClockFilter:genblk1[0]:samples_6\);
\P1_ClockFilter:genblk1[0]:samples_5\:cy_dff
	PORT MAP(d=>\P1_ClockFilter:genblk1[0]:samples_4\,
		clk=>\P1_ClockFilter:op_clk\,
		q=>\P1_ClockFilter:genblk1[0]:samples_5\);
\P1_ClockFilter:genblk1[0]:samples_4\:cy_dff
	PORT MAP(d=>\P1_ClockFilter:genblk1[0]:samples_3\,
		clk=>\P1_ClockFilter:op_clk\,
		q=>\P1_ClockFilter:genblk1[0]:samples_4\);
\P1_ClockFilter:genblk1[0]:samples_3\:cy_dff
	PORT MAP(d=>\P1_ClockFilter:genblk1[0]:samples_2\,
		clk=>\P1_ClockFilter:op_clk\,
		q=>\P1_ClockFilter:genblk1[0]:samples_3\);
\P1_ClockFilter:genblk1[0]:samples_2\:cy_dff
	PORT MAP(d=>\P1_ClockFilter:genblk1[0]:samples_1\,
		clk=>\P1_ClockFilter:op_clk\,
		q=>\P1_ClockFilter:genblk1[0]:samples_2\);
\P1_ClockFilter:genblk1[0]:samples_1\:cy_dff
	PORT MAP(d=>\P1_ClockFilter:genblk1[0]:samples_0\,
		clk=>\P1_ClockFilter:op_clk\,
		q=>\P1_ClockFilter:genblk1[0]:samples_1\);
\P1_ClockFilter:genblk1[0]:samples_0\:cy_dff
	PORT MAP(d=>Net_2713,
		clk=>\P1_ClockFilter:op_clk\,
		q=>\P1_ClockFilter:genblk1[0]:samples_0\);
\P1_ClockFilter:genblk1[0]:last_state\:cy_dff
	PORT MAP(d=>\P1_ClockFilter:genblk1[0]:last_state\\D\,
		clk=>\P1_ClockFilter:op_clk\,
		q=>Net_2504);
\P2_ClockFilter:genblk1[0]:samples_7\:cy_dff
	PORT MAP(d=>\P2_ClockFilter:genblk1[0]:samples_6\,
		clk=>\P2_ClockFilter:op_clk\,
		q=>\P2_ClockFilter:genblk1[0]:samples_7\);
\P2_ClockFilter:genblk1[0]:samples_6\:cy_dff
	PORT MAP(d=>\P2_ClockFilter:genblk1[0]:samples_5\,
		clk=>\P2_ClockFilter:op_clk\,
		q=>\P2_ClockFilter:genblk1[0]:samples_6\);
\P2_ClockFilter:genblk1[0]:samples_5\:cy_dff
	PORT MAP(d=>\P2_ClockFilter:genblk1[0]:samples_4\,
		clk=>\P2_ClockFilter:op_clk\,
		q=>\P2_ClockFilter:genblk1[0]:samples_5\);
\P2_ClockFilter:genblk1[0]:samples_4\:cy_dff
	PORT MAP(d=>\P2_ClockFilter:genblk1[0]:samples_3\,
		clk=>\P2_ClockFilter:op_clk\,
		q=>\P2_ClockFilter:genblk1[0]:samples_4\);
\P2_ClockFilter:genblk1[0]:samples_3\:cy_dff
	PORT MAP(d=>\P2_ClockFilter:genblk1[0]:samples_2\,
		clk=>\P2_ClockFilter:op_clk\,
		q=>\P2_ClockFilter:genblk1[0]:samples_3\);
\P2_ClockFilter:genblk1[0]:samples_2\:cy_dff
	PORT MAP(d=>\P2_ClockFilter:genblk1[0]:samples_1\,
		clk=>\P2_ClockFilter:op_clk\,
		q=>\P2_ClockFilter:genblk1[0]:samples_2\);
\P2_ClockFilter:genblk1[0]:samples_1\:cy_dff
	PORT MAP(d=>\P2_ClockFilter:genblk1[0]:samples_0\,
		clk=>\P2_ClockFilter:op_clk\,
		q=>\P2_ClockFilter:genblk1[0]:samples_1\);
\P2_ClockFilter:genblk1[0]:samples_0\:cy_dff
	PORT MAP(d=>Net_2719,
		clk=>\P2_ClockFilter:op_clk\,
		q=>\P2_ClockFilter:genblk1[0]:samples_0\);
\P2_ClockFilter:genblk1[0]:last_state\:cy_dff
	PORT MAP(d=>\P2_ClockFilter:genblk1[0]:last_state\\D\,
		clk=>\P2_ClockFilter:op_clk\,
		q=>Net_2530);
\P2_RegD0:bSR:load_reg\:cy_dff
	PORT MAP(d=>zero,
		clk=>\P2_RegD0:bSR:clk_fin\,
		q=>\P2_RegD0:bSR:load_reg\);
\P2_WinTimer:TimerUDB:capture_last\:cy_dff
	PORT MAP(d=>zero,
		clk=>\P2_WinTimer:TimerUDB:ClockOutFromEnBlock\,
		q=>\P2_WinTimer:TimerUDB:capture_last\);
\P2_WinTimer:TimerUDB:hwEnable_reg\:cy_dff
	PORT MAP(d=>\P2_WinTimer:TimerUDB:control_7\,
		clk=>\P2_WinTimer:TimerUDB:ClockOutFromEnBlock\,
		q=>\P2_WinTimer:TimerUDB:run_mode\);
\P2_WinTimer:TimerUDB:tc_reg_i\:cy_dff
	PORT MAP(d=>\P2_WinTimer:TimerUDB:status_tc\,
		clk=>\P2_WinTimer:TimerUDB:ClockOutFromEnBlock\,
		q=>\P2_WinTimer:TimerUDB:tc_reg_i\);
\P2_WinTimer:TimerUDB:capture_out_reg_i\:cy_dff
	PORT MAP(d=>zero,
		clk=>\P2_WinTimer:TimerUDB:ClockOutFromEnBlock\,
		q=>\P2_WinTimer:TimerUDB:capture_out_reg_i\);
\P2_WinTimer:TimerUDB:runmode_enable\:cy_dff
	PORT MAP(d=>\P2_WinTimer:TimerUDB:runmode_enable\\D\,
		clk=>\P2_WinTimer:TimerUDB:ClockOutFromEnBlock\,
		q=>\P2_WinTimer:TimerUDB:timer_enable\);
\P2_WinTimer:TimerUDB:trig_disable\:cy_dff
	PORT MAP(d=>\P2_WinTimer:TimerUDB:trig_disable\\D\,
		clk=>\P2_WinTimer:TimerUDB:ClockOutFromEnBlock\,
		q=>\P2_WinTimer:TimerUDB:trig_disable\);
\P2_LatchFilter:genblk1[0]:samples_4\:cy_dff
	PORT MAP(d=>\P2_LatchFilter:genblk1[0]:samples_3\,
		clk=>\P2_LatchFilter:op_clk\,
		q=>\P2_LatchFilter:genblk1[0]:samples_4\);
\P2_LatchFilter:genblk1[0]:samples_3\:cy_dff
	PORT MAP(d=>\P2_LatchFilter:genblk1[0]:samples_2\,
		clk=>\P2_LatchFilter:op_clk\,
		q=>\P2_LatchFilter:genblk1[0]:samples_3\);
\P2_LatchFilter:genblk1[0]:samples_2\:cy_dff
	PORT MAP(d=>\P2_LatchFilter:genblk1[0]:samples_1\,
		clk=>\P2_LatchFilter:op_clk\,
		q=>\P2_LatchFilter:genblk1[0]:samples_2\);
\P2_LatchFilter:genblk1[0]:samples_1\:cy_dff
	PORT MAP(d=>\P2_LatchFilter:genblk1[0]:samples_0\,
		clk=>\P2_LatchFilter:op_clk\,
		q=>\P2_LatchFilter:genblk1[0]:samples_1\);
\P2_LatchFilter:genblk1[0]:samples_0\:cy_dff
	PORT MAP(d=>Net_2163,
		clk=>\P2_LatchFilter:op_clk\,
		q=>\P2_LatchFilter:genblk1[0]:samples_0\);
\P2_LatchFilter:genblk1[0]:last_state\:cy_dff
	PORT MAP(d=>\P2_LatchFilter:genblk1[0]:last_state\\D\,
		clk=>\P2_LatchFilter:op_clk\,
		q=>Net_2532);
\P2_RegD1:bSR:load_reg\:cy_dff
	PORT MAP(d=>zero,
		clk=>\P2_RegD1:bSR:clk_fin\,
		q=>\P2_RegD1:bSR:load_reg\);
\P2_RegD2:bSR:load_reg\:cy_dff
	PORT MAP(d=>zero,
		clk=>\P2_RegD2:bSR:clk_fin\,
		q=>\P2_RegD2:bSR:load_reg\);

END R_T_L;
