Information: Updating design information... (UID-85)
Warning: Design 'riscv' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
 
****************************************
Report : qor
Design : riscv
Version: J-2014.09-SP4
Date   : Sat Mar 24 02:53:44 2018
****************************************


  Timing Path Group 'clk'
  -----------------------------------
  Levels of Logic:              20.00
  Critical Path Length:          4.19
  Critical Path Slack:          -3.20
  Critical Path Clk Period:      2.00
  Total Negative Slack:     -33619.48
  No. of Violating Paths:    17580.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          3
  Hierarchical Port Count:        241
  Leaf Cell Count:              53050
  Buf/Inv Cell Count:            2665
  Buf Cell Count:                1202
  Inv Cell Count:                1463
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:     35003
  Sequential Cell Count:        18047
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:    87312.188053
  Noncombinational Area:
                        119230.390784
  Buf/Inv Area:           4946.404742
  Total Buffer Area:          3029.14
  Total Inverter Area:        1917.26
  Macro/Black Box Area:      0.000000
  Net Area:             176296.637957
  -----------------------------------
  Cell Area:            206542.578837
  Design Area:          382839.216794


  Design Rules
  -----------------------------------
  Total Number of Nets:         53150
  Nets With Violations:            32
  Max Trans Violations:             0
  Max Cap Violations:              32
  -----------------------------------


  Hostname: zuma.eecs.uci.edu

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                   15.52
  Logic Optimization:                 31.74
  Mapping Optimization:              182.00
  -----------------------------------------
  Overall Compile Time:              485.77
  Overall Compile Wall Clock Time:   500.02

  --------------------------------------------------------------------

  Design  WNS: 3.20  TNS: 33619.48  Number of Violating Paths: 17580


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------


1
