####################### FPGA Implementation Timing Constraints #######################
create_clock -period 8.000 -name CLK_DIV -waveform {0.000 4.000} [get_ports CLK_DIV]
set_input_jitter CLK_DIV 0.010
create_generated_clock -name CD/CLK -source [get_ports CLK_DIV] -divide_by 2 [get_pins CD/clk_out_reg/Q]
create_clock -period 16.000 -name VIRTUAL_CD/CLK -waveform {0.000 8.000}
set_input_delay -clock [get_clocks VIRTUAL_CD/CLK] -min -add_delay 3.000 [get_ports RSTN]
set_input_delay -clock [get_clocks VIRTUAL_CD/CLK] -max -add_delay 4.000 [get_ports RSTN]
set_input_delay -clock [get_clocks CLK_DIV] -min -add_delay 2.000 [get_ports RSTN_CLK]
set_input_delay -clock [get_clocks CLK_DIV] -max -add_delay 3.000 [get_ports RSTN_CLK]
set_input_delay -clock [get_clocks VIRTUAL_CD/CLK] -min -add_delay 3.000 [get_ports START_SIGNAL]
set_input_delay -clock [get_clocks VIRTUAL_CD/CLK] -max -add_delay 4.000 [get_ports START_SIGNAL]
set_output_delay -clock [get_clocks VIRTUAL_CD/CLK] -min -add_delay 0.000 [get_ports STOP_SIGNAL]
set_output_delay -clock [get_clocks VIRTUAL_CD/CLK] -max -add_delay 1.100 [get_ports STOP_SIGNAL]

####################### FPGA Implementation Physical Constraints #######################
set_property PACKAGE_PIN L16 [get_ports CLK_DIV]
set_property IOSTANDARD LVCMOS25 [get_ports CLK_DIV]
set_property PACKAGE_PIN P15 [get_ports RSTN]
set_property IOSTANDARD LVCMOS25 [get_ports RSTN]
set_property PACKAGE_PIN W13 [get_ports RSTN_CLK]
set_property IOSTANDARD LVCMOS25 [get_ports RSTN_CLK]
set_property PACKAGE_PIN G15 [get_ports START_SIGNAL]
set_property IOSTANDARD LVCMOS25 [get_ports START_SIGNAL]
set_property PACKAGE_PIN M15 [get_ports STOP_SIGNAL]
set_property IOSTANDARD LVCMOS25 [get_ports STOP_SIGNAL]

# ####################### FPGA Implementation Debug Cores #######################
create_debug_core u_ila_0 ila
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_DATA_DEPTH 1024 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property port_width 1 [get_debug_ports u_ila_0/clk]
connect_debug_port u_ila_0/clk [get_nets [list CLK_DIV_IBUF_BUFG]]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
set_property port_width 32 [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list {MAIN/BRF/BRAM[15]__0[0]} {MAIN/BRF/BRAM[15]__0[1]} {MAIN/BRF/BRAM[15]__0[2]} {MAIN/BRF/BRAM[15]__0[3]} {MAIN/BRF/BRAM[15]__0[4]} {MAIN/BRF/BRAM[15]__0[5]} {MAIN/BRF/BRAM[15]__0[6]} {MAIN/BRF/BRAM[15]__0[7]} {MAIN/BRF/BRAM[15]__0[8]} {MAIN/BRF/BRAM[15]__0[9]} {MAIN/BRF/BRAM[15]__0[10]} {MAIN/BRF/BRAM[15]__0[11]} {MAIN/BRF/BRAM[15]__0[12]} {MAIN/BRF/BRAM[15]__0[13]} {MAIN/BRF/BRAM[15]__0[14]} {MAIN/BRF/BRAM[15]__0[15]} {MAIN/BRF/BRAM[15]__0[16]} {MAIN/BRF/BRAM[15]__0[17]} {MAIN/BRF/BRAM[15]__0[18]} {MAIN/BRF/BRAM[15]__0[19]} {MAIN/BRF/BRAM[15]__0[20]} {MAIN/BRF/BRAM[15]__0[21]} {MAIN/BRF/BRAM[15]__0[22]} {MAIN/BRF/BRAM[15]__0[23]} {MAIN/BRF/BRAM[15]__0[24]} {MAIN/BRF/BRAM[15]__0[25]} {MAIN/BRF/BRAM[15]__0[26]} {MAIN/BRF/BRAM[15]__0[27]} {MAIN/BRF/BRAM[15]__0[28]} {MAIN/BRF/BRAM[15]__0[29]} {MAIN/BRF/BRAM[15]__0[30]} {MAIN/BRF/BRAM[15]__0[31]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe1]
set_property port_width 32 [get_debug_ports u_ila_0/probe1]
connect_debug_port u_ila_0/probe1 [get_nets [list {MAIN/BRF/BRAM[14]__0[0]} {MAIN/BRF/BRAM[14]__0[1]} {MAIN/BRF/BRAM[14]__0[2]} {MAIN/BRF/BRAM[14]__0[3]} {MAIN/BRF/BRAM[14]__0[4]} {MAIN/BRF/BRAM[14]__0[5]} {MAIN/BRF/BRAM[14]__0[6]} {MAIN/BRF/BRAM[14]__0[7]} {MAIN/BRF/BRAM[14]__0[8]} {MAIN/BRF/BRAM[14]__0[9]} {MAIN/BRF/BRAM[14]__0[10]} {MAIN/BRF/BRAM[14]__0[11]} {MAIN/BRF/BRAM[14]__0[12]} {MAIN/BRF/BRAM[14]__0[13]} {MAIN/BRF/BRAM[14]__0[14]} {MAIN/BRF/BRAM[14]__0[15]} {MAIN/BRF/BRAM[14]__0[16]} {MAIN/BRF/BRAM[14]__0[17]} {MAIN/BRF/BRAM[14]__0[18]} {MAIN/BRF/BRAM[14]__0[19]} {MAIN/BRF/BRAM[14]__0[20]} {MAIN/BRF/BRAM[14]__0[21]} {MAIN/BRF/BRAM[14]__0[22]} {MAIN/BRF/BRAM[14]__0[23]} {MAIN/BRF/BRAM[14]__0[24]} {MAIN/BRF/BRAM[14]__0[25]} {MAIN/BRF/BRAM[14]__0[26]} {MAIN/BRF/BRAM[14]__0[27]} {MAIN/BRF/BRAM[14]__0[28]} {MAIN/BRF/BRAM[14]__0[29]} {MAIN/BRF/BRAM[14]__0[30]} {MAIN/BRF/BRAM[14]__0[31]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe2]
set_property port_width 32 [get_debug_ports u_ila_0/probe2]
connect_debug_port u_ila_0/probe2 [get_nets [list {MAIN/BRF/BRAM[0]__0[0]} {MAIN/BRF/BRAM[0]__0[1]} {MAIN/BRF/BRAM[0]__0[2]} {MAIN/BRF/BRAM[0]__0[3]} {MAIN/BRF/BRAM[0]__0[4]} {MAIN/BRF/BRAM[0]__0[5]} {MAIN/BRF/BRAM[0]__0[6]} {MAIN/BRF/BRAM[0]__0[7]} {MAIN/BRF/BRAM[0]__0[8]} {MAIN/BRF/BRAM[0]__0[9]} {MAIN/BRF/BRAM[0]__0[10]} {MAIN/BRF/BRAM[0]__0[11]} {MAIN/BRF/BRAM[0]__0[12]} {MAIN/BRF/BRAM[0]__0[13]} {MAIN/BRF/BRAM[0]__0[14]} {MAIN/BRF/BRAM[0]__0[15]} {MAIN/BRF/BRAM[0]__0[16]} {MAIN/BRF/BRAM[0]__0[17]} {MAIN/BRF/BRAM[0]__0[18]} {MAIN/BRF/BRAM[0]__0[19]} {MAIN/BRF/BRAM[0]__0[20]} {MAIN/BRF/BRAM[0]__0[21]} {MAIN/BRF/BRAM[0]__0[22]} {MAIN/BRF/BRAM[0]__0[23]} {MAIN/BRF/BRAM[0]__0[24]} {MAIN/BRF/BRAM[0]__0[25]} {MAIN/BRF/BRAM[0]__0[26]} {MAIN/BRF/BRAM[0]__0[27]} {MAIN/BRF/BRAM[0]__0[28]} {MAIN/BRF/BRAM[0]__0[29]} {MAIN/BRF/BRAM[0]__0[30]} {MAIN/BRF/BRAM[0]__0[31]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe3]
set_property port_width 32 [get_debug_ports u_ila_0/probe3]
connect_debug_port u_ila_0/probe3 [get_nets [list {MAIN/BRF/BRAM[11]__0[0]} {MAIN/BRF/BRAM[11]__0[1]} {MAIN/BRF/BRAM[11]__0[2]} {MAIN/BRF/BRAM[11]__0[3]} {MAIN/BRF/BRAM[11]__0[4]} {MAIN/BRF/BRAM[11]__0[5]} {MAIN/BRF/BRAM[11]__0[6]} {MAIN/BRF/BRAM[11]__0[7]} {MAIN/BRF/BRAM[11]__0[8]} {MAIN/BRF/BRAM[11]__0[9]} {MAIN/BRF/BRAM[11]__0[10]} {MAIN/BRF/BRAM[11]__0[11]} {MAIN/BRF/BRAM[11]__0[12]} {MAIN/BRF/BRAM[11]__0[13]} {MAIN/BRF/BRAM[11]__0[14]} {MAIN/BRF/BRAM[11]__0[15]} {MAIN/BRF/BRAM[11]__0[16]} {MAIN/BRF/BRAM[11]__0[17]} {MAIN/BRF/BRAM[11]__0[18]} {MAIN/BRF/BRAM[11]__0[19]} {MAIN/BRF/BRAM[11]__0[20]} {MAIN/BRF/BRAM[11]__0[21]} {MAIN/BRF/BRAM[11]__0[22]} {MAIN/BRF/BRAM[11]__0[23]} {MAIN/BRF/BRAM[11]__0[24]} {MAIN/BRF/BRAM[11]__0[25]} {MAIN/BRF/BRAM[11]__0[26]} {MAIN/BRF/BRAM[11]__0[27]} {MAIN/BRF/BRAM[11]__0[28]} {MAIN/BRF/BRAM[11]__0[29]} {MAIN/BRF/BRAM[11]__0[30]} {MAIN/BRF/BRAM[11]__0[31]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe4]
set_property port_width 32 [get_debug_ports u_ila_0/probe4]
connect_debug_port u_ila_0/probe4 [get_nets [list {MAIN/BRF/BRAM[10]__0[0]} {MAIN/BRF/BRAM[10]__0[1]} {MAIN/BRF/BRAM[10]__0[2]} {MAIN/BRF/BRAM[10]__0[3]} {MAIN/BRF/BRAM[10]__0[4]} {MAIN/BRF/BRAM[10]__0[5]} {MAIN/BRF/BRAM[10]__0[6]} {MAIN/BRF/BRAM[10]__0[7]} {MAIN/BRF/BRAM[10]__0[8]} {MAIN/BRF/BRAM[10]__0[9]} {MAIN/BRF/BRAM[10]__0[10]} {MAIN/BRF/BRAM[10]__0[11]} {MAIN/BRF/BRAM[10]__0[12]} {MAIN/BRF/BRAM[10]__0[13]} {MAIN/BRF/BRAM[10]__0[14]} {MAIN/BRF/BRAM[10]__0[15]} {MAIN/BRF/BRAM[10]__0[16]} {MAIN/BRF/BRAM[10]__0[17]} {MAIN/BRF/BRAM[10]__0[18]} {MAIN/BRF/BRAM[10]__0[19]} {MAIN/BRF/BRAM[10]__0[20]} {MAIN/BRF/BRAM[10]__0[21]} {MAIN/BRF/BRAM[10]__0[22]} {MAIN/BRF/BRAM[10]__0[23]} {MAIN/BRF/BRAM[10]__0[24]} {MAIN/BRF/BRAM[10]__0[25]} {MAIN/BRF/BRAM[10]__0[26]} {MAIN/BRF/BRAM[10]__0[27]} {MAIN/BRF/BRAM[10]__0[28]} {MAIN/BRF/BRAM[10]__0[29]} {MAIN/BRF/BRAM[10]__0[30]} {MAIN/BRF/BRAM[10]__0[31]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe5]
set_property port_width 32 [get_debug_ports u_ila_0/probe5]
connect_debug_port u_ila_0/probe5 [get_nets [list {MAIN/BRF/BRAM[12]__0[0]} {MAIN/BRF/BRAM[12]__0[1]} {MAIN/BRF/BRAM[12]__0[2]} {MAIN/BRF/BRAM[12]__0[3]} {MAIN/BRF/BRAM[12]__0[4]} {MAIN/BRF/BRAM[12]__0[5]} {MAIN/BRF/BRAM[12]__0[6]} {MAIN/BRF/BRAM[12]__0[7]} {MAIN/BRF/BRAM[12]__0[8]} {MAIN/BRF/BRAM[12]__0[9]} {MAIN/BRF/BRAM[12]__0[10]} {MAIN/BRF/BRAM[12]__0[11]} {MAIN/BRF/BRAM[12]__0[12]} {MAIN/BRF/BRAM[12]__0[13]} {MAIN/BRF/BRAM[12]__0[14]} {MAIN/BRF/BRAM[12]__0[15]} {MAIN/BRF/BRAM[12]__0[16]} {MAIN/BRF/BRAM[12]__0[17]} {MAIN/BRF/BRAM[12]__0[18]} {MAIN/BRF/BRAM[12]__0[19]} {MAIN/BRF/BRAM[12]__0[20]} {MAIN/BRF/BRAM[12]__0[21]} {MAIN/BRF/BRAM[12]__0[22]} {MAIN/BRF/BRAM[12]__0[23]} {MAIN/BRF/BRAM[12]__0[24]} {MAIN/BRF/BRAM[12]__0[25]} {MAIN/BRF/BRAM[12]__0[26]} {MAIN/BRF/BRAM[12]__0[27]} {MAIN/BRF/BRAM[12]__0[28]} {MAIN/BRF/BRAM[12]__0[29]} {MAIN/BRF/BRAM[12]__0[30]} {MAIN/BRF/BRAM[12]__0[31]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe6]
set_property port_width 32 [get_debug_ports u_ila_0/probe6]
connect_debug_port u_ila_0/probe6 [get_nets [list {MAIN/BRF/BRAM[13]__0[0]} {MAIN/BRF/BRAM[13]__0[1]} {MAIN/BRF/BRAM[13]__0[2]} {MAIN/BRF/BRAM[13]__0[3]} {MAIN/BRF/BRAM[13]__0[4]} {MAIN/BRF/BRAM[13]__0[5]} {MAIN/BRF/BRAM[13]__0[6]} {MAIN/BRF/BRAM[13]__0[7]} {MAIN/BRF/BRAM[13]__0[8]} {MAIN/BRF/BRAM[13]__0[9]} {MAIN/BRF/BRAM[13]__0[10]} {MAIN/BRF/BRAM[13]__0[11]} {MAIN/BRF/BRAM[13]__0[12]} {MAIN/BRF/BRAM[13]__0[13]} {MAIN/BRF/BRAM[13]__0[14]} {MAIN/BRF/BRAM[13]__0[15]} {MAIN/BRF/BRAM[13]__0[16]} {MAIN/BRF/BRAM[13]__0[17]} {MAIN/BRF/BRAM[13]__0[18]} {MAIN/BRF/BRAM[13]__0[19]} {MAIN/BRF/BRAM[13]__0[20]} {MAIN/BRF/BRAM[13]__0[21]} {MAIN/BRF/BRAM[13]__0[22]} {MAIN/BRF/BRAM[13]__0[23]} {MAIN/BRF/BRAM[13]__0[24]} {MAIN/BRF/BRAM[13]__0[25]} {MAIN/BRF/BRAM[13]__0[26]} {MAIN/BRF/BRAM[13]__0[27]} {MAIN/BRF/BRAM[13]__0[28]} {MAIN/BRF/BRAM[13]__0[29]} {MAIN/BRF/BRAM[13]__0[30]} {MAIN/BRF/BRAM[13]__0[31]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe7]
set_property port_width 32 [get_debug_ports u_ila_0/probe7]
connect_debug_port u_ila_0/probe7 [get_nets [list {MAIN/BRF/BRAM[39]_10[0]} {MAIN/BRF/BRAM[39]_10[1]} {MAIN/BRF/BRAM[39]_10[2]} {MAIN/BRF/BRAM[39]_10[3]} {MAIN/BRF/BRAM[39]_10[4]} {MAIN/BRF/BRAM[39]_10[5]} {MAIN/BRF/BRAM[39]_10[6]} {MAIN/BRF/BRAM[39]_10[7]} {MAIN/BRF/BRAM[39]_10[8]} {MAIN/BRF/BRAM[39]_10[9]} {MAIN/BRF/BRAM[39]_10[10]} {MAIN/BRF/BRAM[39]_10[11]} {MAIN/BRF/BRAM[39]_10[12]} {MAIN/BRF/BRAM[39]_10[13]} {MAIN/BRF/BRAM[39]_10[14]} {MAIN/BRF/BRAM[39]_10[15]} {MAIN/BRF/BRAM[39]_10[16]} {MAIN/BRF/BRAM[39]_10[17]} {MAIN/BRF/BRAM[39]_10[18]} {MAIN/BRF/BRAM[39]_10[19]} {MAIN/BRF/BRAM[39]_10[20]} {MAIN/BRF/BRAM[39]_10[21]} {MAIN/BRF/BRAM[39]_10[22]} {MAIN/BRF/BRAM[39]_10[23]} {MAIN/BRF/BRAM[39]_10[24]} {MAIN/BRF/BRAM[39]_10[25]} {MAIN/BRF/BRAM[39]_10[26]} {MAIN/BRF/BRAM[39]_10[27]} {MAIN/BRF/BRAM[39]_10[28]} {MAIN/BRF/BRAM[39]_10[29]} {MAIN/BRF/BRAM[39]_10[30]} {MAIN/BRF/BRAM[39]_10[31]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe8]
set_property port_width 32 [get_debug_ports u_ila_0/probe8]
connect_debug_port u_ila_0/probe8 [get_nets [list {MAIN/BRF/BRAM[36]_13[0]} {MAIN/BRF/BRAM[36]_13[1]} {MAIN/BRF/BRAM[36]_13[2]} {MAIN/BRF/BRAM[36]_13[3]} {MAIN/BRF/BRAM[36]_13[4]} {MAIN/BRF/BRAM[36]_13[5]} {MAIN/BRF/BRAM[36]_13[6]} {MAIN/BRF/BRAM[36]_13[7]} {MAIN/BRF/BRAM[36]_13[8]} {MAIN/BRF/BRAM[36]_13[9]} {MAIN/BRF/BRAM[36]_13[10]} {MAIN/BRF/BRAM[36]_13[11]} {MAIN/BRF/BRAM[36]_13[12]} {MAIN/BRF/BRAM[36]_13[13]} {MAIN/BRF/BRAM[36]_13[14]} {MAIN/BRF/BRAM[36]_13[15]} {MAIN/BRF/BRAM[36]_13[16]} {MAIN/BRF/BRAM[36]_13[17]} {MAIN/BRF/BRAM[36]_13[18]} {MAIN/BRF/BRAM[36]_13[19]} {MAIN/BRF/BRAM[36]_13[20]} {MAIN/BRF/BRAM[36]_13[21]} {MAIN/BRF/BRAM[36]_13[22]} {MAIN/BRF/BRAM[36]_13[23]} {MAIN/BRF/BRAM[36]_13[24]} {MAIN/BRF/BRAM[36]_13[25]} {MAIN/BRF/BRAM[36]_13[26]} {MAIN/BRF/BRAM[36]_13[27]} {MAIN/BRF/BRAM[36]_13[28]} {MAIN/BRF/BRAM[36]_13[29]} {MAIN/BRF/BRAM[36]_13[30]} {MAIN/BRF/BRAM[36]_13[31]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe9]
set_property port_width 32 [get_debug_ports u_ila_0/probe9]
connect_debug_port u_ila_0/probe9 [get_nets [list {MAIN/BRF/BRAM[48]_1[0]} {MAIN/BRF/BRAM[48]_1[1]} {MAIN/BRF/BRAM[48]_1[2]} {MAIN/BRF/BRAM[48]_1[3]} {MAIN/BRF/BRAM[48]_1[4]} {MAIN/BRF/BRAM[48]_1[5]} {MAIN/BRF/BRAM[48]_1[6]} {MAIN/BRF/BRAM[48]_1[7]} {MAIN/BRF/BRAM[48]_1[8]} {MAIN/BRF/BRAM[48]_1[9]} {MAIN/BRF/BRAM[48]_1[10]} {MAIN/BRF/BRAM[48]_1[11]} {MAIN/BRF/BRAM[48]_1[12]} {MAIN/BRF/BRAM[48]_1[13]} {MAIN/BRF/BRAM[48]_1[14]} {MAIN/BRF/BRAM[48]_1[15]} {MAIN/BRF/BRAM[48]_1[16]} {MAIN/BRF/BRAM[48]_1[17]} {MAIN/BRF/BRAM[48]_1[18]} {MAIN/BRF/BRAM[48]_1[19]} {MAIN/BRF/BRAM[48]_1[20]} {MAIN/BRF/BRAM[48]_1[21]} {MAIN/BRF/BRAM[48]_1[22]} {MAIN/BRF/BRAM[48]_1[23]} {MAIN/BRF/BRAM[48]_1[24]} {MAIN/BRF/BRAM[48]_1[25]} {MAIN/BRF/BRAM[48]_1[26]} {MAIN/BRF/BRAM[48]_1[27]} {MAIN/BRF/BRAM[48]_1[28]} {MAIN/BRF/BRAM[48]_1[29]} {MAIN/BRF/BRAM[48]_1[30]} {MAIN/BRF/BRAM[48]_1[31]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe10]
set_property port_width 32 [get_debug_ports u_ila_0/probe10]
connect_debug_port u_ila_0/probe10 [get_nets [list {MAIN/BRF/BRAM[49]_0[0]} {MAIN/BRF/BRAM[49]_0[1]} {MAIN/BRF/BRAM[49]_0[2]} {MAIN/BRF/BRAM[49]_0[3]} {MAIN/BRF/BRAM[49]_0[4]} {MAIN/BRF/BRAM[49]_0[5]} {MAIN/BRF/BRAM[49]_0[6]} {MAIN/BRF/BRAM[49]_0[7]} {MAIN/BRF/BRAM[49]_0[8]} {MAIN/BRF/BRAM[49]_0[9]} {MAIN/BRF/BRAM[49]_0[10]} {MAIN/BRF/BRAM[49]_0[11]} {MAIN/BRF/BRAM[49]_0[12]} {MAIN/BRF/BRAM[49]_0[13]} {MAIN/BRF/BRAM[49]_0[14]} {MAIN/BRF/BRAM[49]_0[15]} {MAIN/BRF/BRAM[49]_0[16]} {MAIN/BRF/BRAM[49]_0[17]} {MAIN/BRF/BRAM[49]_0[18]} {MAIN/BRF/BRAM[49]_0[19]} {MAIN/BRF/BRAM[49]_0[20]} {MAIN/BRF/BRAM[49]_0[21]} {MAIN/BRF/BRAM[49]_0[22]} {MAIN/BRF/BRAM[49]_0[23]} {MAIN/BRF/BRAM[49]_0[24]} {MAIN/BRF/BRAM[49]_0[25]} {MAIN/BRF/BRAM[49]_0[26]} {MAIN/BRF/BRAM[49]_0[27]} {MAIN/BRF/BRAM[49]_0[28]} {MAIN/BRF/BRAM[49]_0[29]} {MAIN/BRF/BRAM[49]_0[30]} {MAIN/BRF/BRAM[49]_0[31]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe11]
set_property port_width 32 [get_debug_ports u_ila_0/probe11]
connect_debug_port u_ila_0/probe11 [get_nets [list {MAIN/BRF/BRAM[7]__0[0]} {MAIN/BRF/BRAM[7]__0[1]} {MAIN/BRF/BRAM[7]__0[2]} {MAIN/BRF/BRAM[7]__0[3]} {MAIN/BRF/BRAM[7]__0[4]} {MAIN/BRF/BRAM[7]__0[5]} {MAIN/BRF/BRAM[7]__0[6]} {MAIN/BRF/BRAM[7]__0[7]} {MAIN/BRF/BRAM[7]__0[8]} {MAIN/BRF/BRAM[7]__0[9]} {MAIN/BRF/BRAM[7]__0[10]} {MAIN/BRF/BRAM[7]__0[11]} {MAIN/BRF/BRAM[7]__0[12]} {MAIN/BRF/BRAM[7]__0[13]} {MAIN/BRF/BRAM[7]__0[14]} {MAIN/BRF/BRAM[7]__0[15]} {MAIN/BRF/BRAM[7]__0[16]} {MAIN/BRF/BRAM[7]__0[17]} {MAIN/BRF/BRAM[7]__0[18]} {MAIN/BRF/BRAM[7]__0[19]} {MAIN/BRF/BRAM[7]__0[20]} {MAIN/BRF/BRAM[7]__0[21]} {MAIN/BRF/BRAM[7]__0[22]} {MAIN/BRF/BRAM[7]__0[23]} {MAIN/BRF/BRAM[7]__0[24]} {MAIN/BRF/BRAM[7]__0[25]} {MAIN/BRF/BRAM[7]__0[26]} {MAIN/BRF/BRAM[7]__0[27]} {MAIN/BRF/BRAM[7]__0[28]} {MAIN/BRF/BRAM[7]__0[29]} {MAIN/BRF/BRAM[7]__0[30]} {MAIN/BRF/BRAM[7]__0[31]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe12]
set_property port_width 32 [get_debug_ports u_ila_0/probe12]
connect_debug_port u_ila_0/probe12 [get_nets [list {MAIN/BRF/BRAM[19]__0[0]} {MAIN/BRF/BRAM[19]__0[1]} {MAIN/BRF/BRAM[19]__0[2]} {MAIN/BRF/BRAM[19]__0[3]} {MAIN/BRF/BRAM[19]__0[4]} {MAIN/BRF/BRAM[19]__0[5]} {MAIN/BRF/BRAM[19]__0[6]} {MAIN/BRF/BRAM[19]__0[7]} {MAIN/BRF/BRAM[19]__0[8]} {MAIN/BRF/BRAM[19]__0[9]} {MAIN/BRF/BRAM[19]__0[10]} {MAIN/BRF/BRAM[19]__0[11]} {MAIN/BRF/BRAM[19]__0[12]} {MAIN/BRF/BRAM[19]__0[13]} {MAIN/BRF/BRAM[19]__0[14]} {MAIN/BRF/BRAM[19]__0[15]} {MAIN/BRF/BRAM[19]__0[16]} {MAIN/BRF/BRAM[19]__0[17]} {MAIN/BRF/BRAM[19]__0[18]} {MAIN/BRF/BRAM[19]__0[19]} {MAIN/BRF/BRAM[19]__0[20]} {MAIN/BRF/BRAM[19]__0[21]} {MAIN/BRF/BRAM[19]__0[22]} {MAIN/BRF/BRAM[19]__0[23]} {MAIN/BRF/BRAM[19]__0[24]} {MAIN/BRF/BRAM[19]__0[25]} {MAIN/BRF/BRAM[19]__0[26]} {MAIN/BRF/BRAM[19]__0[27]} {MAIN/BRF/BRAM[19]__0[28]} {MAIN/BRF/BRAM[19]__0[29]} {MAIN/BRF/BRAM[19]__0[30]} {MAIN/BRF/BRAM[19]__0[31]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe13]
set_property port_width 32 [get_debug_ports u_ila_0/probe13]
connect_debug_port u_ila_0/probe13 [get_nets [list {MAIN/BRF/BRAM[38]_11[0]} {MAIN/BRF/BRAM[38]_11[1]} {MAIN/BRF/BRAM[38]_11[2]} {MAIN/BRF/BRAM[38]_11[3]} {MAIN/BRF/BRAM[38]_11[4]} {MAIN/BRF/BRAM[38]_11[5]} {MAIN/BRF/BRAM[38]_11[6]} {MAIN/BRF/BRAM[38]_11[7]} {MAIN/BRF/BRAM[38]_11[8]} {MAIN/BRF/BRAM[38]_11[9]} {MAIN/BRF/BRAM[38]_11[10]} {MAIN/BRF/BRAM[38]_11[11]} {MAIN/BRF/BRAM[38]_11[12]} {MAIN/BRF/BRAM[38]_11[13]} {MAIN/BRF/BRAM[38]_11[14]} {MAIN/BRF/BRAM[38]_11[15]} {MAIN/BRF/BRAM[38]_11[16]} {MAIN/BRF/BRAM[38]_11[17]} {MAIN/BRF/BRAM[38]_11[18]} {MAIN/BRF/BRAM[38]_11[19]} {MAIN/BRF/BRAM[38]_11[20]} {MAIN/BRF/BRAM[38]_11[21]} {MAIN/BRF/BRAM[38]_11[22]} {MAIN/BRF/BRAM[38]_11[23]} {MAIN/BRF/BRAM[38]_11[24]} {MAIN/BRF/BRAM[38]_11[25]} {MAIN/BRF/BRAM[38]_11[26]} {MAIN/BRF/BRAM[38]_11[27]} {MAIN/BRF/BRAM[38]_11[28]} {MAIN/BRF/BRAM[38]_11[29]} {MAIN/BRF/BRAM[38]_11[30]} {MAIN/BRF/BRAM[38]_11[31]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe14]
set_property port_width 32 [get_debug_ports u_ila_0/probe14]
connect_debug_port u_ila_0/probe14 [get_nets [list {MAIN/BRF/BRAM[43]_6[0]} {MAIN/BRF/BRAM[43]_6[1]} {MAIN/BRF/BRAM[43]_6[2]} {MAIN/BRF/BRAM[43]_6[3]} {MAIN/BRF/BRAM[43]_6[4]} {MAIN/BRF/BRAM[43]_6[5]} {MAIN/BRF/BRAM[43]_6[6]} {MAIN/BRF/BRAM[43]_6[7]} {MAIN/BRF/BRAM[43]_6[8]} {MAIN/BRF/BRAM[43]_6[9]} {MAIN/BRF/BRAM[43]_6[10]} {MAIN/BRF/BRAM[43]_6[11]} {MAIN/BRF/BRAM[43]_6[12]} {MAIN/BRF/BRAM[43]_6[13]} {MAIN/BRF/BRAM[43]_6[14]} {MAIN/BRF/BRAM[43]_6[15]} {MAIN/BRF/BRAM[43]_6[16]} {MAIN/BRF/BRAM[43]_6[17]} {MAIN/BRF/BRAM[43]_6[18]} {MAIN/BRF/BRAM[43]_6[19]} {MAIN/BRF/BRAM[43]_6[20]} {MAIN/BRF/BRAM[43]_6[21]} {MAIN/BRF/BRAM[43]_6[22]} {MAIN/BRF/BRAM[43]_6[23]} {MAIN/BRF/BRAM[43]_6[24]} {MAIN/BRF/BRAM[43]_6[25]} {MAIN/BRF/BRAM[43]_6[26]} {MAIN/BRF/BRAM[43]_6[27]} {MAIN/BRF/BRAM[43]_6[28]} {MAIN/BRF/BRAM[43]_6[29]} {MAIN/BRF/BRAM[43]_6[30]} {MAIN/BRF/BRAM[43]_6[31]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe15]
set_property port_width 32 [get_debug_ports u_ila_0/probe15]
connect_debug_port u_ila_0/probe15 [get_nets [list {MAIN/BRF/BRAM[23]__0[0]} {MAIN/BRF/BRAM[23]__0[1]} {MAIN/BRF/BRAM[23]__0[2]} {MAIN/BRF/BRAM[23]__0[3]} {MAIN/BRF/BRAM[23]__0[4]} {MAIN/BRF/BRAM[23]__0[5]} {MAIN/BRF/BRAM[23]__0[6]} {MAIN/BRF/BRAM[23]__0[7]} {MAIN/BRF/BRAM[23]__0[8]} {MAIN/BRF/BRAM[23]__0[9]} {MAIN/BRF/BRAM[23]__0[10]} {MAIN/BRF/BRAM[23]__0[11]} {MAIN/BRF/BRAM[23]__0[12]} {MAIN/BRF/BRAM[23]__0[13]} {MAIN/BRF/BRAM[23]__0[14]} {MAIN/BRF/BRAM[23]__0[15]} {MAIN/BRF/BRAM[23]__0[16]} {MAIN/BRF/BRAM[23]__0[17]} {MAIN/BRF/BRAM[23]__0[18]} {MAIN/BRF/BRAM[23]__0[19]} {MAIN/BRF/BRAM[23]__0[20]} {MAIN/BRF/BRAM[23]__0[21]} {MAIN/BRF/BRAM[23]__0[22]} {MAIN/BRF/BRAM[23]__0[23]} {MAIN/BRF/BRAM[23]__0[24]} {MAIN/BRF/BRAM[23]__0[25]} {MAIN/BRF/BRAM[23]__0[26]} {MAIN/BRF/BRAM[23]__0[27]} {MAIN/BRF/BRAM[23]__0[28]} {MAIN/BRF/BRAM[23]__0[29]} {MAIN/BRF/BRAM[23]__0[30]} {MAIN/BRF/BRAM[23]__0[31]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe16]
set_property port_width 32 [get_debug_ports u_ila_0/probe16]
connect_debug_port u_ila_0/probe16 [get_nets [list {MAIN/BRF/BRAM[32]_17[0]} {MAIN/BRF/BRAM[32]_17[1]} {MAIN/BRF/BRAM[32]_17[2]} {MAIN/BRF/BRAM[32]_17[3]} {MAIN/BRF/BRAM[32]_17[4]} {MAIN/BRF/BRAM[32]_17[5]} {MAIN/BRF/BRAM[32]_17[6]} {MAIN/BRF/BRAM[32]_17[7]} {MAIN/BRF/BRAM[32]_17[8]} {MAIN/BRF/BRAM[32]_17[9]} {MAIN/BRF/BRAM[32]_17[10]} {MAIN/BRF/BRAM[32]_17[11]} {MAIN/BRF/BRAM[32]_17[12]} {MAIN/BRF/BRAM[32]_17[13]} {MAIN/BRF/BRAM[32]_17[14]} {MAIN/BRF/BRAM[32]_17[15]} {MAIN/BRF/BRAM[32]_17[16]} {MAIN/BRF/BRAM[32]_17[17]} {MAIN/BRF/BRAM[32]_17[18]} {MAIN/BRF/BRAM[32]_17[19]} {MAIN/BRF/BRAM[32]_17[20]} {MAIN/BRF/BRAM[32]_17[21]} {MAIN/BRF/BRAM[32]_17[22]} {MAIN/BRF/BRAM[32]_17[23]} {MAIN/BRF/BRAM[32]_17[24]} {MAIN/BRF/BRAM[32]_17[25]} {MAIN/BRF/BRAM[32]_17[26]} {MAIN/BRF/BRAM[32]_17[27]} {MAIN/BRF/BRAM[32]_17[28]} {MAIN/BRF/BRAM[32]_17[29]} {MAIN/BRF/BRAM[32]_17[30]} {MAIN/BRF/BRAM[32]_17[31]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe17]
set_property port_width 32 [get_debug_ports u_ila_0/probe17]
connect_debug_port u_ila_0/probe17 [get_nets [list {MAIN/BRF/BRAM[2]__0[0]} {MAIN/BRF/BRAM[2]__0[1]} {MAIN/BRF/BRAM[2]__0[2]} {MAIN/BRF/BRAM[2]__0[3]} {MAIN/BRF/BRAM[2]__0[4]} {MAIN/BRF/BRAM[2]__0[5]} {MAIN/BRF/BRAM[2]__0[6]} {MAIN/BRF/BRAM[2]__0[7]} {MAIN/BRF/BRAM[2]__0[8]} {MAIN/BRF/BRAM[2]__0[9]} {MAIN/BRF/BRAM[2]__0[10]} {MAIN/BRF/BRAM[2]__0[11]} {MAIN/BRF/BRAM[2]__0[12]} {MAIN/BRF/BRAM[2]__0[13]} {MAIN/BRF/BRAM[2]__0[14]} {MAIN/BRF/BRAM[2]__0[15]} {MAIN/BRF/BRAM[2]__0[16]} {MAIN/BRF/BRAM[2]__0[17]} {MAIN/BRF/BRAM[2]__0[18]} {MAIN/BRF/BRAM[2]__0[19]} {MAIN/BRF/BRAM[2]__0[20]} {MAIN/BRF/BRAM[2]__0[21]} {MAIN/BRF/BRAM[2]__0[22]} {MAIN/BRF/BRAM[2]__0[23]} {MAIN/BRF/BRAM[2]__0[24]} {MAIN/BRF/BRAM[2]__0[25]} {MAIN/BRF/BRAM[2]__0[26]} {MAIN/BRF/BRAM[2]__0[27]} {MAIN/BRF/BRAM[2]__0[28]} {MAIN/BRF/BRAM[2]__0[29]} {MAIN/BRF/BRAM[2]__0[30]} {MAIN/BRF/BRAM[2]__0[31]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe18]
set_property port_width 32 [get_debug_ports u_ila_0/probe18]
connect_debug_port u_ila_0/probe18 [get_nets [list {MAIN/BRF/BRAM[22]__0[0]} {MAIN/BRF/BRAM[22]__0[1]} {MAIN/BRF/BRAM[22]__0[2]} {MAIN/BRF/BRAM[22]__0[3]} {MAIN/BRF/BRAM[22]__0[4]} {MAIN/BRF/BRAM[22]__0[5]} {MAIN/BRF/BRAM[22]__0[6]} {MAIN/BRF/BRAM[22]__0[7]} {MAIN/BRF/BRAM[22]__0[8]} {MAIN/BRF/BRAM[22]__0[9]} {MAIN/BRF/BRAM[22]__0[10]} {MAIN/BRF/BRAM[22]__0[11]} {MAIN/BRF/BRAM[22]__0[12]} {MAIN/BRF/BRAM[22]__0[13]} {MAIN/BRF/BRAM[22]__0[14]} {MAIN/BRF/BRAM[22]__0[15]} {MAIN/BRF/BRAM[22]__0[16]} {MAIN/BRF/BRAM[22]__0[17]} {MAIN/BRF/BRAM[22]__0[18]} {MAIN/BRF/BRAM[22]__0[19]} {MAIN/BRF/BRAM[22]__0[20]} {MAIN/BRF/BRAM[22]__0[21]} {MAIN/BRF/BRAM[22]__0[22]} {MAIN/BRF/BRAM[22]__0[23]} {MAIN/BRF/BRAM[22]__0[24]} {MAIN/BRF/BRAM[22]__0[25]} {MAIN/BRF/BRAM[22]__0[26]} {MAIN/BRF/BRAM[22]__0[27]} {MAIN/BRF/BRAM[22]__0[28]} {MAIN/BRF/BRAM[22]__0[29]} {MAIN/BRF/BRAM[22]__0[30]} {MAIN/BRF/BRAM[22]__0[31]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe19]
set_property port_width 32 [get_debug_ports u_ila_0/probe19]
connect_debug_port u_ila_0/probe19 [get_nets [list {MAIN/BRF/BRAM[27]__0[0]} {MAIN/BRF/BRAM[27]__0[1]} {MAIN/BRF/BRAM[27]__0[2]} {MAIN/BRF/BRAM[27]__0[3]} {MAIN/BRF/BRAM[27]__0[4]} {MAIN/BRF/BRAM[27]__0[5]} {MAIN/BRF/BRAM[27]__0[6]} {MAIN/BRF/BRAM[27]__0[7]} {MAIN/BRF/BRAM[27]__0[8]} {MAIN/BRF/BRAM[27]__0[9]} {MAIN/BRF/BRAM[27]__0[10]} {MAIN/BRF/BRAM[27]__0[11]} {MAIN/BRF/BRAM[27]__0[12]} {MAIN/BRF/BRAM[27]__0[13]} {MAIN/BRF/BRAM[27]__0[14]} {MAIN/BRF/BRAM[27]__0[15]} {MAIN/BRF/BRAM[27]__0[16]} {MAIN/BRF/BRAM[27]__0[17]} {MAIN/BRF/BRAM[27]__0[18]} {MAIN/BRF/BRAM[27]__0[19]} {MAIN/BRF/BRAM[27]__0[20]} {MAIN/BRF/BRAM[27]__0[21]} {MAIN/BRF/BRAM[27]__0[22]} {MAIN/BRF/BRAM[27]__0[23]} {MAIN/BRF/BRAM[27]__0[24]} {MAIN/BRF/BRAM[27]__0[25]} {MAIN/BRF/BRAM[27]__0[26]} {MAIN/BRF/BRAM[27]__0[27]} {MAIN/BRF/BRAM[27]__0[28]} {MAIN/BRF/BRAM[27]__0[29]} {MAIN/BRF/BRAM[27]__0[30]} {MAIN/BRF/BRAM[27]__0[31]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe20]
set_property port_width 32 [get_debug_ports u_ila_0/probe20]
connect_debug_port u_ila_0/probe20 [get_nets [list {MAIN/BRF/BRAM[16]__0[0]} {MAIN/BRF/BRAM[16]__0[1]} {MAIN/BRF/BRAM[16]__0[2]} {MAIN/BRF/BRAM[16]__0[3]} {MAIN/BRF/BRAM[16]__0[4]} {MAIN/BRF/BRAM[16]__0[5]} {MAIN/BRF/BRAM[16]__0[6]} {MAIN/BRF/BRAM[16]__0[7]} {MAIN/BRF/BRAM[16]__0[8]} {MAIN/BRF/BRAM[16]__0[9]} {MAIN/BRF/BRAM[16]__0[10]} {MAIN/BRF/BRAM[16]__0[11]} {MAIN/BRF/BRAM[16]__0[12]} {MAIN/BRF/BRAM[16]__0[13]} {MAIN/BRF/BRAM[16]__0[14]} {MAIN/BRF/BRAM[16]__0[15]} {MAIN/BRF/BRAM[16]__0[16]} {MAIN/BRF/BRAM[16]__0[17]} {MAIN/BRF/BRAM[16]__0[18]} {MAIN/BRF/BRAM[16]__0[19]} {MAIN/BRF/BRAM[16]__0[20]} {MAIN/BRF/BRAM[16]__0[21]} {MAIN/BRF/BRAM[16]__0[22]} {MAIN/BRF/BRAM[16]__0[23]} {MAIN/BRF/BRAM[16]__0[24]} {MAIN/BRF/BRAM[16]__0[25]} {MAIN/BRF/BRAM[16]__0[26]} {MAIN/BRF/BRAM[16]__0[27]} {MAIN/BRF/BRAM[16]__0[28]} {MAIN/BRF/BRAM[16]__0[29]} {MAIN/BRF/BRAM[16]__0[30]} {MAIN/BRF/BRAM[16]__0[31]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe21]
set_property port_width 32 [get_debug_ports u_ila_0/probe21]
connect_debug_port u_ila_0/probe21 [get_nets [list {MAIN/BRF/BRAM[31]__0[0]} {MAIN/BRF/BRAM[31]__0[1]} {MAIN/BRF/BRAM[31]__0[2]} {MAIN/BRF/BRAM[31]__0[3]} {MAIN/BRF/BRAM[31]__0[4]} {MAIN/BRF/BRAM[31]__0[5]} {MAIN/BRF/BRAM[31]__0[6]} {MAIN/BRF/BRAM[31]__0[7]} {MAIN/BRF/BRAM[31]__0[8]} {MAIN/BRF/BRAM[31]__0[9]} {MAIN/BRF/BRAM[31]__0[10]} {MAIN/BRF/BRAM[31]__0[11]} {MAIN/BRF/BRAM[31]__0[12]} {MAIN/BRF/BRAM[31]__0[13]} {MAIN/BRF/BRAM[31]__0[14]} {MAIN/BRF/BRAM[31]__0[15]} {MAIN/BRF/BRAM[31]__0[16]} {MAIN/BRF/BRAM[31]__0[17]} {MAIN/BRF/BRAM[31]__0[18]} {MAIN/BRF/BRAM[31]__0[19]} {MAIN/BRF/BRAM[31]__0[20]} {MAIN/BRF/BRAM[31]__0[21]} {MAIN/BRF/BRAM[31]__0[22]} {MAIN/BRF/BRAM[31]__0[23]} {MAIN/BRF/BRAM[31]__0[24]} {MAIN/BRF/BRAM[31]__0[25]} {MAIN/BRF/BRAM[31]__0[26]} {MAIN/BRF/BRAM[31]__0[27]} {MAIN/BRF/BRAM[31]__0[28]} {MAIN/BRF/BRAM[31]__0[29]} {MAIN/BRF/BRAM[31]__0[30]} {MAIN/BRF/BRAM[31]__0[31]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe22]
set_property port_width 32 [get_debug_ports u_ila_0/probe22]
connect_debug_port u_ila_0/probe22 [get_nets [list {MAIN/BRF/BRAM[34]_15[0]} {MAIN/BRF/BRAM[34]_15[1]} {MAIN/BRF/BRAM[34]_15[2]} {MAIN/BRF/BRAM[34]_15[3]} {MAIN/BRF/BRAM[34]_15[4]} {MAIN/BRF/BRAM[34]_15[5]} {MAIN/BRF/BRAM[34]_15[6]} {MAIN/BRF/BRAM[34]_15[7]} {MAIN/BRF/BRAM[34]_15[8]} {MAIN/BRF/BRAM[34]_15[9]} {MAIN/BRF/BRAM[34]_15[10]} {MAIN/BRF/BRAM[34]_15[11]} {MAIN/BRF/BRAM[34]_15[12]} {MAIN/BRF/BRAM[34]_15[13]} {MAIN/BRF/BRAM[34]_15[14]} {MAIN/BRF/BRAM[34]_15[15]} {MAIN/BRF/BRAM[34]_15[16]} {MAIN/BRF/BRAM[34]_15[17]} {MAIN/BRF/BRAM[34]_15[18]} {MAIN/BRF/BRAM[34]_15[19]} {MAIN/BRF/BRAM[34]_15[20]} {MAIN/BRF/BRAM[34]_15[21]} {MAIN/BRF/BRAM[34]_15[22]} {MAIN/BRF/BRAM[34]_15[23]} {MAIN/BRF/BRAM[34]_15[24]} {MAIN/BRF/BRAM[34]_15[25]} {MAIN/BRF/BRAM[34]_15[26]} {MAIN/BRF/BRAM[34]_15[27]} {MAIN/BRF/BRAM[34]_15[28]} {MAIN/BRF/BRAM[34]_15[29]} {MAIN/BRF/BRAM[34]_15[30]} {MAIN/BRF/BRAM[34]_15[31]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe23]
set_property port_width 32 [get_debug_ports u_ila_0/probe23]
connect_debug_port u_ila_0/probe23 [get_nets [list {MAIN/BRF/BRAM[40]_9[0]} {MAIN/BRF/BRAM[40]_9[1]} {MAIN/BRF/BRAM[40]_9[2]} {MAIN/BRF/BRAM[40]_9[3]} {MAIN/BRF/BRAM[40]_9[4]} {MAIN/BRF/BRAM[40]_9[5]} {MAIN/BRF/BRAM[40]_9[6]} {MAIN/BRF/BRAM[40]_9[7]} {MAIN/BRF/BRAM[40]_9[8]} {MAIN/BRF/BRAM[40]_9[9]} {MAIN/BRF/BRAM[40]_9[10]} {MAIN/BRF/BRAM[40]_9[11]} {MAIN/BRF/BRAM[40]_9[12]} {MAIN/BRF/BRAM[40]_9[13]} {MAIN/BRF/BRAM[40]_9[14]} {MAIN/BRF/BRAM[40]_9[15]} {MAIN/BRF/BRAM[40]_9[16]} {MAIN/BRF/BRAM[40]_9[17]} {MAIN/BRF/BRAM[40]_9[18]} {MAIN/BRF/BRAM[40]_9[19]} {MAIN/BRF/BRAM[40]_9[20]} {MAIN/BRF/BRAM[40]_9[21]} {MAIN/BRF/BRAM[40]_9[22]} {MAIN/BRF/BRAM[40]_9[23]} {MAIN/BRF/BRAM[40]_9[24]} {MAIN/BRF/BRAM[40]_9[25]} {MAIN/BRF/BRAM[40]_9[26]} {MAIN/BRF/BRAM[40]_9[27]} {MAIN/BRF/BRAM[40]_9[28]} {MAIN/BRF/BRAM[40]_9[29]} {MAIN/BRF/BRAM[40]_9[30]} {MAIN/BRF/BRAM[40]_9[31]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe24]
set_property port_width 32 [get_debug_ports u_ila_0/probe24]
connect_debug_port u_ila_0/probe24 [get_nets [list {MAIN/BRF/BRAM[5]__0[0]} {MAIN/BRF/BRAM[5]__0[1]} {MAIN/BRF/BRAM[5]__0[2]} {MAIN/BRF/BRAM[5]__0[3]} {MAIN/BRF/BRAM[5]__0[4]} {MAIN/BRF/BRAM[5]__0[5]} {MAIN/BRF/BRAM[5]__0[6]} {MAIN/BRF/BRAM[5]__0[7]} {MAIN/BRF/BRAM[5]__0[8]} {MAIN/BRF/BRAM[5]__0[9]} {MAIN/BRF/BRAM[5]__0[10]} {MAIN/BRF/BRAM[5]__0[11]} {MAIN/BRF/BRAM[5]__0[12]} {MAIN/BRF/BRAM[5]__0[13]} {MAIN/BRF/BRAM[5]__0[14]} {MAIN/BRF/BRAM[5]__0[15]} {MAIN/BRF/BRAM[5]__0[16]} {MAIN/BRF/BRAM[5]__0[17]} {MAIN/BRF/BRAM[5]__0[18]} {MAIN/BRF/BRAM[5]__0[19]} {MAIN/BRF/BRAM[5]__0[20]} {MAIN/BRF/BRAM[5]__0[21]} {MAIN/BRF/BRAM[5]__0[22]} {MAIN/BRF/BRAM[5]__0[23]} {MAIN/BRF/BRAM[5]__0[24]} {MAIN/BRF/BRAM[5]__0[25]} {MAIN/BRF/BRAM[5]__0[26]} {MAIN/BRF/BRAM[5]__0[27]} {MAIN/BRF/BRAM[5]__0[28]} {MAIN/BRF/BRAM[5]__0[29]} {MAIN/BRF/BRAM[5]__0[30]} {MAIN/BRF/BRAM[5]__0[31]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe25]
set_property port_width 32 [get_debug_ports u_ila_0/probe25]
connect_debug_port u_ila_0/probe25 [get_nets [list {MAIN/BRF/BRAM[21]__0[0]} {MAIN/BRF/BRAM[21]__0[1]} {MAIN/BRF/BRAM[21]__0[2]} {MAIN/BRF/BRAM[21]__0[3]} {MAIN/BRF/BRAM[21]__0[4]} {MAIN/BRF/BRAM[21]__0[5]} {MAIN/BRF/BRAM[21]__0[6]} {MAIN/BRF/BRAM[21]__0[7]} {MAIN/BRF/BRAM[21]__0[8]} {MAIN/BRF/BRAM[21]__0[9]} {MAIN/BRF/BRAM[21]__0[10]} {MAIN/BRF/BRAM[21]__0[11]} {MAIN/BRF/BRAM[21]__0[12]} {MAIN/BRF/BRAM[21]__0[13]} {MAIN/BRF/BRAM[21]__0[14]} {MAIN/BRF/BRAM[21]__0[15]} {MAIN/BRF/BRAM[21]__0[16]} {MAIN/BRF/BRAM[21]__0[17]} {MAIN/BRF/BRAM[21]__0[18]} {MAIN/BRF/BRAM[21]__0[19]} {MAIN/BRF/BRAM[21]__0[20]} {MAIN/BRF/BRAM[21]__0[21]} {MAIN/BRF/BRAM[21]__0[22]} {MAIN/BRF/BRAM[21]__0[23]} {MAIN/BRF/BRAM[21]__0[24]} {MAIN/BRF/BRAM[21]__0[25]} {MAIN/BRF/BRAM[21]__0[26]} {MAIN/BRF/BRAM[21]__0[27]} {MAIN/BRF/BRAM[21]__0[28]} {MAIN/BRF/BRAM[21]__0[29]} {MAIN/BRF/BRAM[21]__0[30]} {MAIN/BRF/BRAM[21]__0[31]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe26]
set_property port_width 32 [get_debug_ports u_ila_0/probe26]
connect_debug_port u_ila_0/probe26 [get_nets [list {MAIN/BRF/BRAM[4]__0[0]} {MAIN/BRF/BRAM[4]__0[1]} {MAIN/BRF/BRAM[4]__0[2]} {MAIN/BRF/BRAM[4]__0[3]} {MAIN/BRF/BRAM[4]__0[4]} {MAIN/BRF/BRAM[4]__0[5]} {MAIN/BRF/BRAM[4]__0[6]} {MAIN/BRF/BRAM[4]__0[7]} {MAIN/BRF/BRAM[4]__0[8]} {MAIN/BRF/BRAM[4]__0[9]} {MAIN/BRF/BRAM[4]__0[10]} {MAIN/BRF/BRAM[4]__0[11]} {MAIN/BRF/BRAM[4]__0[12]} {MAIN/BRF/BRAM[4]__0[13]} {MAIN/BRF/BRAM[4]__0[14]} {MAIN/BRF/BRAM[4]__0[15]} {MAIN/BRF/BRAM[4]__0[16]} {MAIN/BRF/BRAM[4]__0[17]} {MAIN/BRF/BRAM[4]__0[18]} {MAIN/BRF/BRAM[4]__0[19]} {MAIN/BRF/BRAM[4]__0[20]} {MAIN/BRF/BRAM[4]__0[21]} {MAIN/BRF/BRAM[4]__0[22]} {MAIN/BRF/BRAM[4]__0[23]} {MAIN/BRF/BRAM[4]__0[24]} {MAIN/BRF/BRAM[4]__0[25]} {MAIN/BRF/BRAM[4]__0[26]} {MAIN/BRF/BRAM[4]__0[27]} {MAIN/BRF/BRAM[4]__0[28]} {MAIN/BRF/BRAM[4]__0[29]} {MAIN/BRF/BRAM[4]__0[30]} {MAIN/BRF/BRAM[4]__0[31]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe27]
set_property port_width 32 [get_debug_ports u_ila_0/probe27]
connect_debug_port u_ila_0/probe27 [get_nets [list {MAIN/BRF/BRAM[44]_5[0]} {MAIN/BRF/BRAM[44]_5[1]} {MAIN/BRF/BRAM[44]_5[2]} {MAIN/BRF/BRAM[44]_5[3]} {MAIN/BRF/BRAM[44]_5[4]} {MAIN/BRF/BRAM[44]_5[5]} {MAIN/BRF/BRAM[44]_5[6]} {MAIN/BRF/BRAM[44]_5[7]} {MAIN/BRF/BRAM[44]_5[8]} {MAIN/BRF/BRAM[44]_5[9]} {MAIN/BRF/BRAM[44]_5[10]} {MAIN/BRF/BRAM[44]_5[11]} {MAIN/BRF/BRAM[44]_5[12]} {MAIN/BRF/BRAM[44]_5[13]} {MAIN/BRF/BRAM[44]_5[14]} {MAIN/BRF/BRAM[44]_5[15]} {MAIN/BRF/BRAM[44]_5[16]} {MAIN/BRF/BRAM[44]_5[17]} {MAIN/BRF/BRAM[44]_5[18]} {MAIN/BRF/BRAM[44]_5[19]} {MAIN/BRF/BRAM[44]_5[20]} {MAIN/BRF/BRAM[44]_5[21]} {MAIN/BRF/BRAM[44]_5[22]} {MAIN/BRF/BRAM[44]_5[23]} {MAIN/BRF/BRAM[44]_5[24]} {MAIN/BRF/BRAM[44]_5[25]} {MAIN/BRF/BRAM[44]_5[26]} {MAIN/BRF/BRAM[44]_5[27]} {MAIN/BRF/BRAM[44]_5[28]} {MAIN/BRF/BRAM[44]_5[29]} {MAIN/BRF/BRAM[44]_5[30]} {MAIN/BRF/BRAM[44]_5[31]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe28]
set_property port_width 32 [get_debug_ports u_ila_0/probe28]
connect_debug_port u_ila_0/probe28 [get_nets [list {MAIN/BRF/BRAM[30]__0[0]} {MAIN/BRF/BRAM[30]__0[1]} {MAIN/BRF/BRAM[30]__0[2]} {MAIN/BRF/BRAM[30]__0[3]} {MAIN/BRF/BRAM[30]__0[4]} {MAIN/BRF/BRAM[30]__0[5]} {MAIN/BRF/BRAM[30]__0[6]} {MAIN/BRF/BRAM[30]__0[7]} {MAIN/BRF/BRAM[30]__0[8]} {MAIN/BRF/BRAM[30]__0[9]} {MAIN/BRF/BRAM[30]__0[10]} {MAIN/BRF/BRAM[30]__0[11]} {MAIN/BRF/BRAM[30]__0[12]} {MAIN/BRF/BRAM[30]__0[13]} {MAIN/BRF/BRAM[30]__0[14]} {MAIN/BRF/BRAM[30]__0[15]} {MAIN/BRF/BRAM[30]__0[16]} {MAIN/BRF/BRAM[30]__0[17]} {MAIN/BRF/BRAM[30]__0[18]} {MAIN/BRF/BRAM[30]__0[19]} {MAIN/BRF/BRAM[30]__0[20]} {MAIN/BRF/BRAM[30]__0[21]} {MAIN/BRF/BRAM[30]__0[22]} {MAIN/BRF/BRAM[30]__0[23]} {MAIN/BRF/BRAM[30]__0[24]} {MAIN/BRF/BRAM[30]__0[25]} {MAIN/BRF/BRAM[30]__0[26]} {MAIN/BRF/BRAM[30]__0[27]} {MAIN/BRF/BRAM[30]__0[28]} {MAIN/BRF/BRAM[30]__0[29]} {MAIN/BRF/BRAM[30]__0[30]} {MAIN/BRF/BRAM[30]__0[31]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe29]
set_property port_width 32 [get_debug_ports u_ila_0/probe29]
connect_debug_port u_ila_0/probe29 [get_nets [list {MAIN/BRF/BRAM[9]__0[0]} {MAIN/BRF/BRAM[9]__0[1]} {MAIN/BRF/BRAM[9]__0[2]} {MAIN/BRF/BRAM[9]__0[3]} {MAIN/BRF/BRAM[9]__0[4]} {MAIN/BRF/BRAM[9]__0[5]} {MAIN/BRF/BRAM[9]__0[6]} {MAIN/BRF/BRAM[9]__0[7]} {MAIN/BRF/BRAM[9]__0[8]} {MAIN/BRF/BRAM[9]__0[9]} {MAIN/BRF/BRAM[9]__0[10]} {MAIN/BRF/BRAM[9]__0[11]} {MAIN/BRF/BRAM[9]__0[12]} {MAIN/BRF/BRAM[9]__0[13]} {MAIN/BRF/BRAM[9]__0[14]} {MAIN/BRF/BRAM[9]__0[15]} {MAIN/BRF/BRAM[9]__0[16]} {MAIN/BRF/BRAM[9]__0[17]} {MAIN/BRF/BRAM[9]__0[18]} {MAIN/BRF/BRAM[9]__0[19]} {MAIN/BRF/BRAM[9]__0[20]} {MAIN/BRF/BRAM[9]__0[21]} {MAIN/BRF/BRAM[9]__0[22]} {MAIN/BRF/BRAM[9]__0[23]} {MAIN/BRF/BRAM[9]__0[24]} {MAIN/BRF/BRAM[9]__0[25]} {MAIN/BRF/BRAM[9]__0[26]} {MAIN/BRF/BRAM[9]__0[27]} {MAIN/BRF/BRAM[9]__0[28]} {MAIN/BRF/BRAM[9]__0[29]} {MAIN/BRF/BRAM[9]__0[30]} {MAIN/BRF/BRAM[9]__0[31]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe30]
set_property port_width 32 [get_debug_ports u_ila_0/probe30]
connect_debug_port u_ila_0/probe30 [get_nets [list {MAIN/BRF/BRAM[24]__0[0]} {MAIN/BRF/BRAM[24]__0[1]} {MAIN/BRF/BRAM[24]__0[2]} {MAIN/BRF/BRAM[24]__0[3]} {MAIN/BRF/BRAM[24]__0[4]} {MAIN/BRF/BRAM[24]__0[5]} {MAIN/BRF/BRAM[24]__0[6]} {MAIN/BRF/BRAM[24]__0[7]} {MAIN/BRF/BRAM[24]__0[8]} {MAIN/BRF/BRAM[24]__0[9]} {MAIN/BRF/BRAM[24]__0[10]} {MAIN/BRF/BRAM[24]__0[11]} {MAIN/BRF/BRAM[24]__0[12]} {MAIN/BRF/BRAM[24]__0[13]} {MAIN/BRF/BRAM[24]__0[14]} {MAIN/BRF/BRAM[24]__0[15]} {MAIN/BRF/BRAM[24]__0[16]} {MAIN/BRF/BRAM[24]__0[17]} {MAIN/BRF/BRAM[24]__0[18]} {MAIN/BRF/BRAM[24]__0[19]} {MAIN/BRF/BRAM[24]__0[20]} {MAIN/BRF/BRAM[24]__0[21]} {MAIN/BRF/BRAM[24]__0[22]} {MAIN/BRF/BRAM[24]__0[23]} {MAIN/BRF/BRAM[24]__0[24]} {MAIN/BRF/BRAM[24]__0[25]} {MAIN/BRF/BRAM[24]__0[26]} {MAIN/BRF/BRAM[24]__0[27]} {MAIN/BRF/BRAM[24]__0[28]} {MAIN/BRF/BRAM[24]__0[29]} {MAIN/BRF/BRAM[24]__0[30]} {MAIN/BRF/BRAM[24]__0[31]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe31]
set_property port_width 32 [get_debug_ports u_ila_0/probe31]
connect_debug_port u_ila_0/probe31 [get_nets [list {MAIN/BRF/BRAM[46]_3[0]} {MAIN/BRF/BRAM[46]_3[1]} {MAIN/BRF/BRAM[46]_3[2]} {MAIN/BRF/BRAM[46]_3[3]} {MAIN/BRF/BRAM[46]_3[4]} {MAIN/BRF/BRAM[46]_3[5]} {MAIN/BRF/BRAM[46]_3[6]} {MAIN/BRF/BRAM[46]_3[7]} {MAIN/BRF/BRAM[46]_3[8]} {MAIN/BRF/BRAM[46]_3[9]} {MAIN/BRF/BRAM[46]_3[10]} {MAIN/BRF/BRAM[46]_3[11]} {MAIN/BRF/BRAM[46]_3[12]} {MAIN/BRF/BRAM[46]_3[13]} {MAIN/BRF/BRAM[46]_3[14]} {MAIN/BRF/BRAM[46]_3[15]} {MAIN/BRF/BRAM[46]_3[16]} {MAIN/BRF/BRAM[46]_3[17]} {MAIN/BRF/BRAM[46]_3[18]} {MAIN/BRF/BRAM[46]_3[19]} {MAIN/BRF/BRAM[46]_3[20]} {MAIN/BRF/BRAM[46]_3[21]} {MAIN/BRF/BRAM[46]_3[22]} {MAIN/BRF/BRAM[46]_3[23]} {MAIN/BRF/BRAM[46]_3[24]} {MAIN/BRF/BRAM[46]_3[25]} {MAIN/BRF/BRAM[46]_3[26]} {MAIN/BRF/BRAM[46]_3[27]} {MAIN/BRF/BRAM[46]_3[28]} {MAIN/BRF/BRAM[46]_3[29]} {MAIN/BRF/BRAM[46]_3[30]} {MAIN/BRF/BRAM[46]_3[31]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe32]
set_property port_width 32 [get_debug_ports u_ila_0/probe32]
connect_debug_port u_ila_0/probe32 [get_nets [list {MAIN/BRF/BRAM[6]__0[0]} {MAIN/BRF/BRAM[6]__0[1]} {MAIN/BRF/BRAM[6]__0[2]} {MAIN/BRF/BRAM[6]__0[3]} {MAIN/BRF/BRAM[6]__0[4]} {MAIN/BRF/BRAM[6]__0[5]} {MAIN/BRF/BRAM[6]__0[6]} {MAIN/BRF/BRAM[6]__0[7]} {MAIN/BRF/BRAM[6]__0[8]} {MAIN/BRF/BRAM[6]__0[9]} {MAIN/BRF/BRAM[6]__0[10]} {MAIN/BRF/BRAM[6]__0[11]} {MAIN/BRF/BRAM[6]__0[12]} {MAIN/BRF/BRAM[6]__0[13]} {MAIN/BRF/BRAM[6]__0[14]} {MAIN/BRF/BRAM[6]__0[15]} {MAIN/BRF/BRAM[6]__0[16]} {MAIN/BRF/BRAM[6]__0[17]} {MAIN/BRF/BRAM[6]__0[18]} {MAIN/BRF/BRAM[6]__0[19]} {MAIN/BRF/BRAM[6]__0[20]} {MAIN/BRF/BRAM[6]__0[21]} {MAIN/BRF/BRAM[6]__0[22]} {MAIN/BRF/BRAM[6]__0[23]} {MAIN/BRF/BRAM[6]__0[24]} {MAIN/BRF/BRAM[6]__0[25]} {MAIN/BRF/BRAM[6]__0[26]} {MAIN/BRF/BRAM[6]__0[27]} {MAIN/BRF/BRAM[6]__0[28]} {MAIN/BRF/BRAM[6]__0[29]} {MAIN/BRF/BRAM[6]__0[30]} {MAIN/BRF/BRAM[6]__0[31]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe33]
set_property port_width 32 [get_debug_ports u_ila_0/probe33]
connect_debug_port u_ila_0/probe33 [get_nets [list {MAIN/BRF/BRAM[8]__0[0]} {MAIN/BRF/BRAM[8]__0[1]} {MAIN/BRF/BRAM[8]__0[2]} {MAIN/BRF/BRAM[8]__0[3]} {MAIN/BRF/BRAM[8]__0[4]} {MAIN/BRF/BRAM[8]__0[5]} {MAIN/BRF/BRAM[8]__0[6]} {MAIN/BRF/BRAM[8]__0[7]} {MAIN/BRF/BRAM[8]__0[8]} {MAIN/BRF/BRAM[8]__0[9]} {MAIN/BRF/BRAM[8]__0[10]} {MAIN/BRF/BRAM[8]__0[11]} {MAIN/BRF/BRAM[8]__0[12]} {MAIN/BRF/BRAM[8]__0[13]} {MAIN/BRF/BRAM[8]__0[14]} {MAIN/BRF/BRAM[8]__0[15]} {MAIN/BRF/BRAM[8]__0[16]} {MAIN/BRF/BRAM[8]__0[17]} {MAIN/BRF/BRAM[8]__0[18]} {MAIN/BRF/BRAM[8]__0[19]} {MAIN/BRF/BRAM[8]__0[20]} {MAIN/BRF/BRAM[8]__0[21]} {MAIN/BRF/BRAM[8]__0[22]} {MAIN/BRF/BRAM[8]__0[23]} {MAIN/BRF/BRAM[8]__0[24]} {MAIN/BRF/BRAM[8]__0[25]} {MAIN/BRF/BRAM[8]__0[26]} {MAIN/BRF/BRAM[8]__0[27]} {MAIN/BRF/BRAM[8]__0[28]} {MAIN/BRF/BRAM[8]__0[29]} {MAIN/BRF/BRAM[8]__0[30]} {MAIN/BRF/BRAM[8]__0[31]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe34]
set_property port_width 32 [get_debug_ports u_ila_0/probe34]
connect_debug_port u_ila_0/probe34 [get_nets [list {MAIN/BRF/BRAM[37]_12[0]} {MAIN/BRF/BRAM[37]_12[1]} {MAIN/BRF/BRAM[37]_12[2]} {MAIN/BRF/BRAM[37]_12[3]} {MAIN/BRF/BRAM[37]_12[4]} {MAIN/BRF/BRAM[37]_12[5]} {MAIN/BRF/BRAM[37]_12[6]} {MAIN/BRF/BRAM[37]_12[7]} {MAIN/BRF/BRAM[37]_12[8]} {MAIN/BRF/BRAM[37]_12[9]} {MAIN/BRF/BRAM[37]_12[10]} {MAIN/BRF/BRAM[37]_12[11]} {MAIN/BRF/BRAM[37]_12[12]} {MAIN/BRF/BRAM[37]_12[13]} {MAIN/BRF/BRAM[37]_12[14]} {MAIN/BRF/BRAM[37]_12[15]} {MAIN/BRF/BRAM[37]_12[16]} {MAIN/BRF/BRAM[37]_12[17]} {MAIN/BRF/BRAM[37]_12[18]} {MAIN/BRF/BRAM[37]_12[19]} {MAIN/BRF/BRAM[37]_12[20]} {MAIN/BRF/BRAM[37]_12[21]} {MAIN/BRF/BRAM[37]_12[22]} {MAIN/BRF/BRAM[37]_12[23]} {MAIN/BRF/BRAM[37]_12[24]} {MAIN/BRF/BRAM[37]_12[25]} {MAIN/BRF/BRAM[37]_12[26]} {MAIN/BRF/BRAM[37]_12[27]} {MAIN/BRF/BRAM[37]_12[28]} {MAIN/BRF/BRAM[37]_12[29]} {MAIN/BRF/BRAM[37]_12[30]} {MAIN/BRF/BRAM[37]_12[31]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe35]
set_property port_width 32 [get_debug_ports u_ila_0/probe35]
connect_debug_port u_ila_0/probe35 [get_nets [list {MAIN/BRF/BRAM[26]__0[0]} {MAIN/BRF/BRAM[26]__0[1]} {MAIN/BRF/BRAM[26]__0[2]} {MAIN/BRF/BRAM[26]__0[3]} {MAIN/BRF/BRAM[26]__0[4]} {MAIN/BRF/BRAM[26]__0[5]} {MAIN/BRF/BRAM[26]__0[6]} {MAIN/BRF/BRAM[26]__0[7]} {MAIN/BRF/BRAM[26]__0[8]} {MAIN/BRF/BRAM[26]__0[9]} {MAIN/BRF/BRAM[26]__0[10]} {MAIN/BRF/BRAM[26]__0[11]} {MAIN/BRF/BRAM[26]__0[12]} {MAIN/BRF/BRAM[26]__0[13]} {MAIN/BRF/BRAM[26]__0[14]} {MAIN/BRF/BRAM[26]__0[15]} {MAIN/BRF/BRAM[26]__0[16]} {MAIN/BRF/BRAM[26]__0[17]} {MAIN/BRF/BRAM[26]__0[18]} {MAIN/BRF/BRAM[26]__0[19]} {MAIN/BRF/BRAM[26]__0[20]} {MAIN/BRF/BRAM[26]__0[21]} {MAIN/BRF/BRAM[26]__0[22]} {MAIN/BRF/BRAM[26]__0[23]} {MAIN/BRF/BRAM[26]__0[24]} {MAIN/BRF/BRAM[26]__0[25]} {MAIN/BRF/BRAM[26]__0[26]} {MAIN/BRF/BRAM[26]__0[27]} {MAIN/BRF/BRAM[26]__0[28]} {MAIN/BRF/BRAM[26]__0[29]} {MAIN/BRF/BRAM[26]__0[30]} {MAIN/BRF/BRAM[26]__0[31]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe36]
set_property port_width 32 [get_debug_ports u_ila_0/probe36]
connect_debug_port u_ila_0/probe36 [get_nets [list {MAIN/BRF/BRAM[17]__0[0]} {MAIN/BRF/BRAM[17]__0[1]} {MAIN/BRF/BRAM[17]__0[2]} {MAIN/BRF/BRAM[17]__0[3]} {MAIN/BRF/BRAM[17]__0[4]} {MAIN/BRF/BRAM[17]__0[5]} {MAIN/BRF/BRAM[17]__0[6]} {MAIN/BRF/BRAM[17]__0[7]} {MAIN/BRF/BRAM[17]__0[8]} {MAIN/BRF/BRAM[17]__0[9]} {MAIN/BRF/BRAM[17]__0[10]} {MAIN/BRF/BRAM[17]__0[11]} {MAIN/BRF/BRAM[17]__0[12]} {MAIN/BRF/BRAM[17]__0[13]} {MAIN/BRF/BRAM[17]__0[14]} {MAIN/BRF/BRAM[17]__0[15]} {MAIN/BRF/BRAM[17]__0[16]} {MAIN/BRF/BRAM[17]__0[17]} {MAIN/BRF/BRAM[17]__0[18]} {MAIN/BRF/BRAM[17]__0[19]} {MAIN/BRF/BRAM[17]__0[20]} {MAIN/BRF/BRAM[17]__0[21]} {MAIN/BRF/BRAM[17]__0[22]} {MAIN/BRF/BRAM[17]__0[23]} {MAIN/BRF/BRAM[17]__0[24]} {MAIN/BRF/BRAM[17]__0[25]} {MAIN/BRF/BRAM[17]__0[26]} {MAIN/BRF/BRAM[17]__0[27]} {MAIN/BRF/BRAM[17]__0[28]} {MAIN/BRF/BRAM[17]__0[29]} {MAIN/BRF/BRAM[17]__0[30]} {MAIN/BRF/BRAM[17]__0[31]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe37]
set_property port_width 32 [get_debug_ports u_ila_0/probe37]
connect_debug_port u_ila_0/probe37 [get_nets [list {MAIN/BRF/BRAM[29]__0[0]} {MAIN/BRF/BRAM[29]__0[1]} {MAIN/BRF/BRAM[29]__0[2]} {MAIN/BRF/BRAM[29]__0[3]} {MAIN/BRF/BRAM[29]__0[4]} {MAIN/BRF/BRAM[29]__0[5]} {MAIN/BRF/BRAM[29]__0[6]} {MAIN/BRF/BRAM[29]__0[7]} {MAIN/BRF/BRAM[29]__0[8]} {MAIN/BRF/BRAM[29]__0[9]} {MAIN/BRF/BRAM[29]__0[10]} {MAIN/BRF/BRAM[29]__0[11]} {MAIN/BRF/BRAM[29]__0[12]} {MAIN/BRF/BRAM[29]__0[13]} {MAIN/BRF/BRAM[29]__0[14]} {MAIN/BRF/BRAM[29]__0[15]} {MAIN/BRF/BRAM[29]__0[16]} {MAIN/BRF/BRAM[29]__0[17]} {MAIN/BRF/BRAM[29]__0[18]} {MAIN/BRF/BRAM[29]__0[19]} {MAIN/BRF/BRAM[29]__0[20]} {MAIN/BRF/BRAM[29]__0[21]} {MAIN/BRF/BRAM[29]__0[22]} {MAIN/BRF/BRAM[29]__0[23]} {MAIN/BRF/BRAM[29]__0[24]} {MAIN/BRF/BRAM[29]__0[25]} {MAIN/BRF/BRAM[29]__0[26]} {MAIN/BRF/BRAM[29]__0[27]} {MAIN/BRF/BRAM[29]__0[28]} {MAIN/BRF/BRAM[29]__0[29]} {MAIN/BRF/BRAM[29]__0[30]} {MAIN/BRF/BRAM[29]__0[31]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe38]
set_property port_width 32 [get_debug_ports u_ila_0/probe38]
connect_debug_port u_ila_0/probe38 [get_nets [list {MAIN/BRF/BRAM[42]_7[0]} {MAIN/BRF/BRAM[42]_7[1]} {MAIN/BRF/BRAM[42]_7[2]} {MAIN/BRF/BRAM[42]_7[3]} {MAIN/BRF/BRAM[42]_7[4]} {MAIN/BRF/BRAM[42]_7[5]} {MAIN/BRF/BRAM[42]_7[6]} {MAIN/BRF/BRAM[42]_7[7]} {MAIN/BRF/BRAM[42]_7[8]} {MAIN/BRF/BRAM[42]_7[9]} {MAIN/BRF/BRAM[42]_7[10]} {MAIN/BRF/BRAM[42]_7[11]} {MAIN/BRF/BRAM[42]_7[12]} {MAIN/BRF/BRAM[42]_7[13]} {MAIN/BRF/BRAM[42]_7[14]} {MAIN/BRF/BRAM[42]_7[15]} {MAIN/BRF/BRAM[42]_7[16]} {MAIN/BRF/BRAM[42]_7[17]} {MAIN/BRF/BRAM[42]_7[18]} {MAIN/BRF/BRAM[42]_7[19]} {MAIN/BRF/BRAM[42]_7[20]} {MAIN/BRF/BRAM[42]_7[21]} {MAIN/BRF/BRAM[42]_7[22]} {MAIN/BRF/BRAM[42]_7[23]} {MAIN/BRF/BRAM[42]_7[24]} {MAIN/BRF/BRAM[42]_7[25]} {MAIN/BRF/BRAM[42]_7[26]} {MAIN/BRF/BRAM[42]_7[27]} {MAIN/BRF/BRAM[42]_7[28]} {MAIN/BRF/BRAM[42]_7[29]} {MAIN/BRF/BRAM[42]_7[30]} {MAIN/BRF/BRAM[42]_7[31]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe39]
set_property port_width 32 [get_debug_ports u_ila_0/probe39]
connect_debug_port u_ila_0/probe39 [get_nets [list {MAIN/BRF/BRAM[3]__0[0]} {MAIN/BRF/BRAM[3]__0[1]} {MAIN/BRF/BRAM[3]__0[2]} {MAIN/BRF/BRAM[3]__0[3]} {MAIN/BRF/BRAM[3]__0[4]} {MAIN/BRF/BRAM[3]__0[5]} {MAIN/BRF/BRAM[3]__0[6]} {MAIN/BRF/BRAM[3]__0[7]} {MAIN/BRF/BRAM[3]__0[8]} {MAIN/BRF/BRAM[3]__0[9]} {MAIN/BRF/BRAM[3]__0[10]} {MAIN/BRF/BRAM[3]__0[11]} {MAIN/BRF/BRAM[3]__0[12]} {MAIN/BRF/BRAM[3]__0[13]} {MAIN/BRF/BRAM[3]__0[14]} {MAIN/BRF/BRAM[3]__0[15]} {MAIN/BRF/BRAM[3]__0[16]} {MAIN/BRF/BRAM[3]__0[17]} {MAIN/BRF/BRAM[3]__0[18]} {MAIN/BRF/BRAM[3]__0[19]} {MAIN/BRF/BRAM[3]__0[20]} {MAIN/BRF/BRAM[3]__0[21]} {MAIN/BRF/BRAM[3]__0[22]} {MAIN/BRF/BRAM[3]__0[23]} {MAIN/BRF/BRAM[3]__0[24]} {MAIN/BRF/BRAM[3]__0[25]} {MAIN/BRF/BRAM[3]__0[26]} {MAIN/BRF/BRAM[3]__0[27]} {MAIN/BRF/BRAM[3]__0[28]} {MAIN/BRF/BRAM[3]__0[29]} {MAIN/BRF/BRAM[3]__0[30]} {MAIN/BRF/BRAM[3]__0[31]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe40]
set_property port_width 32 [get_debug_ports u_ila_0/probe40]
connect_debug_port u_ila_0/probe40 [get_nets [list {MAIN/BRF/BRAM[1]__0[0]} {MAIN/BRF/BRAM[1]__0[1]} {MAIN/BRF/BRAM[1]__0[2]} {MAIN/BRF/BRAM[1]__0[3]} {MAIN/BRF/BRAM[1]__0[4]} {MAIN/BRF/BRAM[1]__0[5]} {MAIN/BRF/BRAM[1]__0[6]} {MAIN/BRF/BRAM[1]__0[7]} {MAIN/BRF/BRAM[1]__0[8]} {MAIN/BRF/BRAM[1]__0[9]} {MAIN/BRF/BRAM[1]__0[10]} {MAIN/BRF/BRAM[1]__0[11]} {MAIN/BRF/BRAM[1]__0[12]} {MAIN/BRF/BRAM[1]__0[13]} {MAIN/BRF/BRAM[1]__0[14]} {MAIN/BRF/BRAM[1]__0[15]} {MAIN/BRF/BRAM[1]__0[16]} {MAIN/BRF/BRAM[1]__0[17]} {MAIN/BRF/BRAM[1]__0[18]} {MAIN/BRF/BRAM[1]__0[19]} {MAIN/BRF/BRAM[1]__0[20]} {MAIN/BRF/BRAM[1]__0[21]} {MAIN/BRF/BRAM[1]__0[22]} {MAIN/BRF/BRAM[1]__0[23]} {MAIN/BRF/BRAM[1]__0[24]} {MAIN/BRF/BRAM[1]__0[25]} {MAIN/BRF/BRAM[1]__0[26]} {MAIN/BRF/BRAM[1]__0[27]} {MAIN/BRF/BRAM[1]__0[28]} {MAIN/BRF/BRAM[1]__0[29]} {MAIN/BRF/BRAM[1]__0[30]} {MAIN/BRF/BRAM[1]__0[31]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe41]
set_property port_width 32 [get_debug_ports u_ila_0/probe41]
connect_debug_port u_ila_0/probe41 [get_nets [list {MAIN/BRF/BRAM[45]_4[0]} {MAIN/BRF/BRAM[45]_4[1]} {MAIN/BRF/BRAM[45]_4[2]} {MAIN/BRF/BRAM[45]_4[3]} {MAIN/BRF/BRAM[45]_4[4]} {MAIN/BRF/BRAM[45]_4[5]} {MAIN/BRF/BRAM[45]_4[6]} {MAIN/BRF/BRAM[45]_4[7]} {MAIN/BRF/BRAM[45]_4[8]} {MAIN/BRF/BRAM[45]_4[9]} {MAIN/BRF/BRAM[45]_4[10]} {MAIN/BRF/BRAM[45]_4[11]} {MAIN/BRF/BRAM[45]_4[12]} {MAIN/BRF/BRAM[45]_4[13]} {MAIN/BRF/BRAM[45]_4[14]} {MAIN/BRF/BRAM[45]_4[15]} {MAIN/BRF/BRAM[45]_4[16]} {MAIN/BRF/BRAM[45]_4[17]} {MAIN/BRF/BRAM[45]_4[18]} {MAIN/BRF/BRAM[45]_4[19]} {MAIN/BRF/BRAM[45]_4[20]} {MAIN/BRF/BRAM[45]_4[21]} {MAIN/BRF/BRAM[45]_4[22]} {MAIN/BRF/BRAM[45]_4[23]} {MAIN/BRF/BRAM[45]_4[24]} {MAIN/BRF/BRAM[45]_4[25]} {MAIN/BRF/BRAM[45]_4[26]} {MAIN/BRF/BRAM[45]_4[27]} {MAIN/BRF/BRAM[45]_4[28]} {MAIN/BRF/BRAM[45]_4[29]} {MAIN/BRF/BRAM[45]_4[30]} {MAIN/BRF/BRAM[45]_4[31]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe42]
set_property port_width 32 [get_debug_ports u_ila_0/probe42]
connect_debug_port u_ila_0/probe42 [get_nets [list {MAIN/BRF/BRAM[41]_8[0]} {MAIN/BRF/BRAM[41]_8[1]} {MAIN/BRF/BRAM[41]_8[2]} {MAIN/BRF/BRAM[41]_8[3]} {MAIN/BRF/BRAM[41]_8[4]} {MAIN/BRF/BRAM[41]_8[5]} {MAIN/BRF/BRAM[41]_8[6]} {MAIN/BRF/BRAM[41]_8[7]} {MAIN/BRF/BRAM[41]_8[8]} {MAIN/BRF/BRAM[41]_8[9]} {MAIN/BRF/BRAM[41]_8[10]} {MAIN/BRF/BRAM[41]_8[11]} {MAIN/BRF/BRAM[41]_8[12]} {MAIN/BRF/BRAM[41]_8[13]} {MAIN/BRF/BRAM[41]_8[14]} {MAIN/BRF/BRAM[41]_8[15]} {MAIN/BRF/BRAM[41]_8[16]} {MAIN/BRF/BRAM[41]_8[17]} {MAIN/BRF/BRAM[41]_8[18]} {MAIN/BRF/BRAM[41]_8[19]} {MAIN/BRF/BRAM[41]_8[20]} {MAIN/BRF/BRAM[41]_8[21]} {MAIN/BRF/BRAM[41]_8[22]} {MAIN/BRF/BRAM[41]_8[23]} {MAIN/BRF/BRAM[41]_8[24]} {MAIN/BRF/BRAM[41]_8[25]} {MAIN/BRF/BRAM[41]_8[26]} {MAIN/BRF/BRAM[41]_8[27]} {MAIN/BRF/BRAM[41]_8[28]} {MAIN/BRF/BRAM[41]_8[29]} {MAIN/BRF/BRAM[41]_8[30]} {MAIN/BRF/BRAM[41]_8[31]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe43]
set_property port_width 32 [get_debug_ports u_ila_0/probe43]
connect_debug_port u_ila_0/probe43 [get_nets [list {MAIN/BRF/BRAM[47]_2[0]} {MAIN/BRF/BRAM[47]_2[1]} {MAIN/BRF/BRAM[47]_2[2]} {MAIN/BRF/BRAM[47]_2[3]} {MAIN/BRF/BRAM[47]_2[4]} {MAIN/BRF/BRAM[47]_2[5]} {MAIN/BRF/BRAM[47]_2[6]} {MAIN/BRF/BRAM[47]_2[7]} {MAIN/BRF/BRAM[47]_2[8]} {MAIN/BRF/BRAM[47]_2[9]} {MAIN/BRF/BRAM[47]_2[10]} {MAIN/BRF/BRAM[47]_2[11]} {MAIN/BRF/BRAM[47]_2[12]} {MAIN/BRF/BRAM[47]_2[13]} {MAIN/BRF/BRAM[47]_2[14]} {MAIN/BRF/BRAM[47]_2[15]} {MAIN/BRF/BRAM[47]_2[16]} {MAIN/BRF/BRAM[47]_2[17]} {MAIN/BRF/BRAM[47]_2[18]} {MAIN/BRF/BRAM[47]_2[19]} {MAIN/BRF/BRAM[47]_2[20]} {MAIN/BRF/BRAM[47]_2[21]} {MAIN/BRF/BRAM[47]_2[22]} {MAIN/BRF/BRAM[47]_2[23]} {MAIN/BRF/BRAM[47]_2[24]} {MAIN/BRF/BRAM[47]_2[25]} {MAIN/BRF/BRAM[47]_2[26]} {MAIN/BRF/BRAM[47]_2[27]} {MAIN/BRF/BRAM[47]_2[28]} {MAIN/BRF/BRAM[47]_2[29]} {MAIN/BRF/BRAM[47]_2[30]} {MAIN/BRF/BRAM[47]_2[31]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe44]
set_property port_width 32 [get_debug_ports u_ila_0/probe44]
connect_debug_port u_ila_0/probe44 [get_nets [list {MAIN/BRF/BRAM[20]__0[0]} {MAIN/BRF/BRAM[20]__0[1]} {MAIN/BRF/BRAM[20]__0[2]} {MAIN/BRF/BRAM[20]__0[3]} {MAIN/BRF/BRAM[20]__0[4]} {MAIN/BRF/BRAM[20]__0[5]} {MAIN/BRF/BRAM[20]__0[6]} {MAIN/BRF/BRAM[20]__0[7]} {MAIN/BRF/BRAM[20]__0[8]} {MAIN/BRF/BRAM[20]__0[9]} {MAIN/BRF/BRAM[20]__0[10]} {MAIN/BRF/BRAM[20]__0[11]} {MAIN/BRF/BRAM[20]__0[12]} {MAIN/BRF/BRAM[20]__0[13]} {MAIN/BRF/BRAM[20]__0[14]} {MAIN/BRF/BRAM[20]__0[15]} {MAIN/BRF/BRAM[20]__0[16]} {MAIN/BRF/BRAM[20]__0[17]} {MAIN/BRF/BRAM[20]__0[18]} {MAIN/BRF/BRAM[20]__0[19]} {MAIN/BRF/BRAM[20]__0[20]} {MAIN/BRF/BRAM[20]__0[21]} {MAIN/BRF/BRAM[20]__0[22]} {MAIN/BRF/BRAM[20]__0[23]} {MAIN/BRF/BRAM[20]__0[24]} {MAIN/BRF/BRAM[20]__0[25]} {MAIN/BRF/BRAM[20]__0[26]} {MAIN/BRF/BRAM[20]__0[27]} {MAIN/BRF/BRAM[20]__0[28]} {MAIN/BRF/BRAM[20]__0[29]} {MAIN/BRF/BRAM[20]__0[30]} {MAIN/BRF/BRAM[20]__0[31]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe45]
set_property port_width 32 [get_debug_ports u_ila_0/probe45]
connect_debug_port u_ila_0/probe45 [get_nets [list {MAIN/BRF/BRAM[18]__0[0]} {MAIN/BRF/BRAM[18]__0[1]} {MAIN/BRF/BRAM[18]__0[2]} {MAIN/BRF/BRAM[18]__0[3]} {MAIN/BRF/BRAM[18]__0[4]} {MAIN/BRF/BRAM[18]__0[5]} {MAIN/BRF/BRAM[18]__0[6]} {MAIN/BRF/BRAM[18]__0[7]} {MAIN/BRF/BRAM[18]__0[8]} {MAIN/BRF/BRAM[18]__0[9]} {MAIN/BRF/BRAM[18]__0[10]} {MAIN/BRF/BRAM[18]__0[11]} {MAIN/BRF/BRAM[18]__0[12]} {MAIN/BRF/BRAM[18]__0[13]} {MAIN/BRF/BRAM[18]__0[14]} {MAIN/BRF/BRAM[18]__0[15]} {MAIN/BRF/BRAM[18]__0[16]} {MAIN/BRF/BRAM[18]__0[17]} {MAIN/BRF/BRAM[18]__0[18]} {MAIN/BRF/BRAM[18]__0[19]} {MAIN/BRF/BRAM[18]__0[20]} {MAIN/BRF/BRAM[18]__0[21]} {MAIN/BRF/BRAM[18]__0[22]} {MAIN/BRF/BRAM[18]__0[23]} {MAIN/BRF/BRAM[18]__0[24]} {MAIN/BRF/BRAM[18]__0[25]} {MAIN/BRF/BRAM[18]__0[26]} {MAIN/BRF/BRAM[18]__0[27]} {MAIN/BRF/BRAM[18]__0[28]} {MAIN/BRF/BRAM[18]__0[29]} {MAIN/BRF/BRAM[18]__0[30]} {MAIN/BRF/BRAM[18]__0[31]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe46]
set_property port_width 32 [get_debug_ports u_ila_0/probe46]
connect_debug_port u_ila_0/probe46 [get_nets [list {MAIN/BRF/BRAM[25]__0[0]} {MAIN/BRF/BRAM[25]__0[1]} {MAIN/BRF/BRAM[25]__0[2]} {MAIN/BRF/BRAM[25]__0[3]} {MAIN/BRF/BRAM[25]__0[4]} {MAIN/BRF/BRAM[25]__0[5]} {MAIN/BRF/BRAM[25]__0[6]} {MAIN/BRF/BRAM[25]__0[7]} {MAIN/BRF/BRAM[25]__0[8]} {MAIN/BRF/BRAM[25]__0[9]} {MAIN/BRF/BRAM[25]__0[10]} {MAIN/BRF/BRAM[25]__0[11]} {MAIN/BRF/BRAM[25]__0[12]} {MAIN/BRF/BRAM[25]__0[13]} {MAIN/BRF/BRAM[25]__0[14]} {MAIN/BRF/BRAM[25]__0[15]} {MAIN/BRF/BRAM[25]__0[16]} {MAIN/BRF/BRAM[25]__0[17]} {MAIN/BRF/BRAM[25]__0[18]} {MAIN/BRF/BRAM[25]__0[19]} {MAIN/BRF/BRAM[25]__0[20]} {MAIN/BRF/BRAM[25]__0[21]} {MAIN/BRF/BRAM[25]__0[22]} {MAIN/BRF/BRAM[25]__0[23]} {MAIN/BRF/BRAM[25]__0[24]} {MAIN/BRF/BRAM[25]__0[25]} {MAIN/BRF/BRAM[25]__0[26]} {MAIN/BRF/BRAM[25]__0[27]} {MAIN/BRF/BRAM[25]__0[28]} {MAIN/BRF/BRAM[25]__0[29]} {MAIN/BRF/BRAM[25]__0[30]} {MAIN/BRF/BRAM[25]__0[31]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe47]
set_property port_width 32 [get_debug_ports u_ila_0/probe47]
connect_debug_port u_ila_0/probe47 [get_nets [list {MAIN/BRF/BRAM[33]_16[0]} {MAIN/BRF/BRAM[33]_16[1]} {MAIN/BRF/BRAM[33]_16[2]} {MAIN/BRF/BRAM[33]_16[3]} {MAIN/BRF/BRAM[33]_16[4]} {MAIN/BRF/BRAM[33]_16[5]} {MAIN/BRF/BRAM[33]_16[6]} {MAIN/BRF/BRAM[33]_16[7]} {MAIN/BRF/BRAM[33]_16[8]} {MAIN/BRF/BRAM[33]_16[9]} {MAIN/BRF/BRAM[33]_16[10]} {MAIN/BRF/BRAM[33]_16[11]} {MAIN/BRF/BRAM[33]_16[12]} {MAIN/BRF/BRAM[33]_16[13]} {MAIN/BRF/BRAM[33]_16[14]} {MAIN/BRF/BRAM[33]_16[15]} {MAIN/BRF/BRAM[33]_16[16]} {MAIN/BRF/BRAM[33]_16[17]} {MAIN/BRF/BRAM[33]_16[18]} {MAIN/BRF/BRAM[33]_16[19]} {MAIN/BRF/BRAM[33]_16[20]} {MAIN/BRF/BRAM[33]_16[21]} {MAIN/BRF/BRAM[33]_16[22]} {MAIN/BRF/BRAM[33]_16[23]} {MAIN/BRF/BRAM[33]_16[24]} {MAIN/BRF/BRAM[33]_16[25]} {MAIN/BRF/BRAM[33]_16[26]} {MAIN/BRF/BRAM[33]_16[27]} {MAIN/BRF/BRAM[33]_16[28]} {MAIN/BRF/BRAM[33]_16[29]} {MAIN/BRF/BRAM[33]_16[30]} {MAIN/BRF/BRAM[33]_16[31]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe48]
set_property port_width 32 [get_debug_ports u_ila_0/probe48]
connect_debug_port u_ila_0/probe48 [get_nets [list {MAIN/BRF/BRAM[35]_14[0]} {MAIN/BRF/BRAM[35]_14[1]} {MAIN/BRF/BRAM[35]_14[2]} {MAIN/BRF/BRAM[35]_14[3]} {MAIN/BRF/BRAM[35]_14[4]} {MAIN/BRF/BRAM[35]_14[5]} {MAIN/BRF/BRAM[35]_14[6]} {MAIN/BRF/BRAM[35]_14[7]} {MAIN/BRF/BRAM[35]_14[8]} {MAIN/BRF/BRAM[35]_14[9]} {MAIN/BRF/BRAM[35]_14[10]} {MAIN/BRF/BRAM[35]_14[11]} {MAIN/BRF/BRAM[35]_14[12]} {MAIN/BRF/BRAM[35]_14[13]} {MAIN/BRF/BRAM[35]_14[14]} {MAIN/BRF/BRAM[35]_14[15]} {MAIN/BRF/BRAM[35]_14[16]} {MAIN/BRF/BRAM[35]_14[17]} {MAIN/BRF/BRAM[35]_14[18]} {MAIN/BRF/BRAM[35]_14[19]} {MAIN/BRF/BRAM[35]_14[20]} {MAIN/BRF/BRAM[35]_14[21]} {MAIN/BRF/BRAM[35]_14[22]} {MAIN/BRF/BRAM[35]_14[23]} {MAIN/BRF/BRAM[35]_14[24]} {MAIN/BRF/BRAM[35]_14[25]} {MAIN/BRF/BRAM[35]_14[26]} {MAIN/BRF/BRAM[35]_14[27]} {MAIN/BRF/BRAM[35]_14[28]} {MAIN/BRF/BRAM[35]_14[29]} {MAIN/BRF/BRAM[35]_14[30]} {MAIN/BRF/BRAM[35]_14[31]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe49]
set_property port_width 32 [get_debug_ports u_ila_0/probe49]
connect_debug_port u_ila_0/probe49 [get_nets [list {MAIN/BRF/BRAM[28]__0[0]} {MAIN/BRF/BRAM[28]__0[1]} {MAIN/BRF/BRAM[28]__0[2]} {MAIN/BRF/BRAM[28]__0[3]} {MAIN/BRF/BRAM[28]__0[4]} {MAIN/BRF/BRAM[28]__0[5]} {MAIN/BRF/BRAM[28]__0[6]} {MAIN/BRF/BRAM[28]__0[7]} {MAIN/BRF/BRAM[28]__0[8]} {MAIN/BRF/BRAM[28]__0[9]} {MAIN/BRF/BRAM[28]__0[10]} {MAIN/BRF/BRAM[28]__0[11]} {MAIN/BRF/BRAM[28]__0[12]} {MAIN/BRF/BRAM[28]__0[13]} {MAIN/BRF/BRAM[28]__0[14]} {MAIN/BRF/BRAM[28]__0[15]} {MAIN/BRF/BRAM[28]__0[16]} {MAIN/BRF/BRAM[28]__0[17]} {MAIN/BRF/BRAM[28]__0[18]} {MAIN/BRF/BRAM[28]__0[19]} {MAIN/BRF/BRAM[28]__0[20]} {MAIN/BRF/BRAM[28]__0[21]} {MAIN/BRF/BRAM[28]__0[22]} {MAIN/BRF/BRAM[28]__0[23]} {MAIN/BRF/BRAM[28]__0[24]} {MAIN/BRF/BRAM[28]__0[25]} {MAIN/BRF/BRAM[28]__0[26]} {MAIN/BRF/BRAM[28]__0[27]} {MAIN/BRF/BRAM[28]__0[28]} {MAIN/BRF/BRAM[28]__0[29]} {MAIN/BRF/BRAM[28]__0[30]} {MAIN/BRF/BRAM[28]__0[31]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe50]
set_property port_width 3 [get_debug_ports u_ila_0/probe50]
connect_debug_port u_ila_0/probe50 [get_nets [list {MAIN/CU/STATE[0]} {MAIN/CU/STATE[1]} {MAIN/CU/STATE[2]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe51]
set_property port_width 9 [get_debug_ports u_ila_0/probe51]
connect_debug_port u_ila_0/probe51 [get_nets [list {MAIN/IF/PC[0]} {MAIN/IF/PC[1]} {MAIN/IF/PC[2]} {MAIN/IF/PC[3]} {MAIN/IF/PC[4]} {MAIN/IF/PC[5]} {MAIN/IF/PC[6]} {MAIN/IF/PC[7]} {MAIN/IF/PC[8]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe52]
set_property port_width 1 [get_debug_ports u_ila_0/probe52]
connect_debug_port u_ila_0/probe52 [get_nets [list START_SIGNAL_IBUF]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe53]
set_property port_width 1 [get_debug_ports u_ila_0/probe53]
connect_debug_port u_ila_0/probe53 [get_nets [list STOP_SIGNAL_OBUF]]
set_property C_CLK_INPUT_FREQ_HZ 300000000 [get_debug_cores dbg_hub]
set_property C_ENABLE_CLK_DIVIDER false [get_debug_cores dbg_hub]
set_property C_USER_SCAN_CHAIN 1 [get_debug_cores dbg_hub]
connect_debug_port dbg_hub/clk [get_nets CLK_DIV_IBUF_BUFG]
