<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.10"/>
<title>RISC-V VHDL: System-on-Chip: types_mem Package  Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { init_search(); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">RISC-V VHDL: System-on-Chip
   &#160;<span id="projectnumber">1.0</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.10 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="namespaces.html"><span>Packages</span></a></li>
      <li class="current"><a href="annotated.html"><span>Design&#160;Unit&#160;List</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="annotated.html"><span>Design&#160;Unit&#160;List</span></a></li>
      <li><a href="classes.html"><span>Design&#160;Units</span></a></li>
      <li><a href="hierarchy.html"><span>Design&#160;Unit&#160;Hierarchy</span></a></li>
      <li><a href="functions.html"><span>Design&#160;Unit&#160;Members</span></a></li>
    </ul>
  </div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#Libraries">Libraries</a> &#124;
<a href="#Use Clauses">Use Clauses</a> &#124;
<a href="#Components">Components</a>  </div>
  <div class="headertitle">
<div class="title">types_mem Package Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p>Declaration of 'virtual' Memory components.  
 <a href="classtypes__mem.html#details">More...</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="Libraries"></a>
Libraries</h2></td></tr>
 <tr class="memitem:a0a6af6eef40212dbaf130d57ce711256"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a0a6af6eef40212dbaf130d57ce711256"></a>
<a class="el" href="classtypes__mem.html#a0a6af6eef40212dbaf130d57ce711256">ieee</a>&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="memdesc:a0a6af6eef40212dbaf130d57ce711256"><td class="mdescLeft">&#160;</td><td class="mdescRight">Standard library. <br /></td></tr>
<tr class="memitem:a713512fb49e4f2a36e6546e92bce0007"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a713512fb49e4f2a36e6546e92bce0007"></a>
<a class="el" href="classtypes__mem.html#a713512fb49e4f2a36e6546e92bce0007">commonlib</a>&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="memdesc:a713512fb49e4f2a36e6546e92bce0007"><td class="mdescLeft">&#160;</td><td class="mdescRight">Provide common generic log() function. <br /></td></tr>
<tr class="memitem:afd386d1d86034116cc1c03044bd099fa"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="afd386d1d86034116cc1c03044bd099fa"></a>
<a class="el" href="classtypes__mem.html#afd386d1d86034116cc1c03044bd099fa">ambalib</a>&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="memdesc:afd386d1d86034116cc1c03044bd099fa"><td class="mdescLeft">&#160;</td><td class="mdescRight">AMBA system bus specific library. <br /></td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="Use Clauses"></a>
Use Clauses</h2></td></tr>
 <tr class="memitem:acd03516902501cd1c7296a98e22c6fcb"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="acd03516902501cd1c7296a98e22c6fcb"></a>
<a class="el" href="classtypes__mem.html#acd03516902501cd1c7296a98e22c6fcb">std_logic_1164</a>&#160;</td><td class="memItemRight" valign="bottom">  </td></tr>
<tr class="memitem:a906f6bfeb76c65d50ef761f7d2021003"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a906f6bfeb76c65d50ef761f7d2021003"></a>
<a class="el" href="classtypes__mem.html#a906f6bfeb76c65d50ef761f7d2021003">types_common</a>&#160;</td><td class="memItemRight" valign="bottom">   <b>Package</b><em><a class="el" href="classtypes__common.html"> &lt;types_common&gt;</a></td></tr>
<tr class="memitem:aa5a674983f6f172dd67045188330e0f7"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aa5a674983f6f172dd67045188330e0f7"></a>
<a class="el" href="classtypes__mem.html#aa5a674983f6f172dd67045188330e0f7">types_amba4</a>&#160;</td><td class="memItemRight" valign="bottom">   <b>Package</b><em><a class="el" href="classtypes__amba4.html"> &lt;types_amba4&gt;</a></td></tr>
<tr class="memdesc:aa5a674983f6f172dd67045188330e0f7"><td class="mdescLeft">&#160;</td><td class="mdescRight">AXI4 configuration constants. <br /></td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="Components"></a>
Components</h2></td></tr>
 <tr class="memitem:ae1ee3e3f9ad2e9d47370fc8acb054a2a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classtypes__mem.html#ae1ee3e3f9ad2e9d47370fc8acb054a2a">BootRom_tech</a>&#160;</td><td class="memItemRight" valign="bottom">  <b></b>  <em><a class="el" href="class_boot_rom__tech.html">&lt;Entity BootRom_tech&gt; </a></em></td></tr>
<tr class="memdesc:ae1ee3e3f9ad2e9d47370fc8acb054a2a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Declaration of the "virtual" BootROM component.  <a href="#ae1ee3e3f9ad2e9d47370fc8acb054a2a"></a><br /></td></tr>
<tr class="memitem:ab4856703a7744f6998765c5602d18c19"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classtypes__mem.html#ab4856703a7744f6998765c5602d18c19">RomImage_tech</a>&#160;</td><td class="memItemRight" valign="bottom">  <b></b>  <em><a class="el" href="class_rom_image__tech.html">&lt;Entity RomImage_tech&gt; </a></em></td></tr>
<tr class="memdesc:ab4856703a7744f6998765c5602d18c19"><td class="mdescLeft">&#160;</td><td class="mdescRight">Declaration of the "virtual" RomImage component.  <a href="#ab4856703a7744f6998765c5602d18c19"></a><br /></td></tr>
<tr class="memitem:a9c2a551c89982cba2b28dd68e2bd6ff8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classtypes__mem.html#a9c2a551c89982cba2b28dd68e2bd6ff8">RomPrn_tech</a>&#160;</td><td class="memItemRight" valign="bottom">  <b></b>  <em><a class="el" href="class_rom_prn__tech.html">&lt;Entity RomPrn_tech&gt; </a></em></td></tr>
<tr class="memdesc:a9c2a551c89982cba2b28dd68e2bd6ff8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Galileo PRN codes ROM storage:  <a href="#a9c2a551c89982cba2b28dd68e2bd6ff8"></a><br /></td></tr>
<tr class="memitem:aa663d9e4bda42ed999e150cd35ae4016"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classtypes__mem.html#aa663d9e4bda42ed999e150cd35ae4016">srambytes_tech</a>&#160;</td><td class="memItemRight" valign="bottom">  <b></b>  <em><a class="el" href="classsrambytes__tech.html">&lt;Entity srambytes_tech&gt; </a></em></td></tr>
<tr class="memdesc:aa663d9e4bda42ed999e150cd35ae4016"><td class="mdescLeft">&#160;</td><td class="mdescRight">Declaration of the "virtual" SRAM component with unaligned access.  <a href="#aa663d9e4bda42ed999e150cd35ae4016"></a><br /></td></tr>
<tr class="memitem:a5720b74db77cbce45cca353ed4985570"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classtypes__mem.html#a5720b74db77cbce45cca353ed4985570">sram8_inferred</a>&#160;</td><td class="memItemRight" valign="bottom">  <b></b>  <em><a class="el" href="classsram8__inferred.html">&lt;Entity sram8_inferred&gt; </a></em></td></tr>
<tr class="memdesc:a5720b74db77cbce45cca353ed4985570"><td class="mdescLeft">&#160;</td><td class="mdescRight">Declaration of the one-byte SRAM element.  <a href="#a5720b74db77cbce45cca353ed4985570"></a><br /></td></tr>
<tr class="memitem:a799a283270267854c4dac03ade1c2af7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classtypes__mem.html#a799a283270267854c4dac03ade1c2af7">sram8_inferred_init</a>&#160;</td><td class="memItemRight" valign="bottom">  <b></b>  <em><a class="el" href="classsram8__inferred__init.html">&lt;Entity sram8_inferred_init&gt; </a></em></td></tr>
<tr class="memdesc:a799a283270267854c4dac03ade1c2af7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Declaration of the one-byte SRAM element with init function.  <a href="#a799a283270267854c4dac03ade1c2af7"></a><br /></td></tr>
<tr class="memitem:aec6da32793d0cdfe5b2bfd9edcdf7d93"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classtypes__mem.html#aec6da32793d0cdfe5b2bfd9edcdf7d93">Ram32_tech</a>&#160;</td><td class="memItemRight" valign="bottom">  <b></b>  <em><a class="el" href="class_ram32__tech.html">&lt;Entity Ram32_tech&gt; </a></em></td></tr>
<tr class="memdesc:aec6da32793d0cdfe5b2bfd9edcdf7d93"><td class="mdescLeft">&#160;</td><td class="mdescRight">Virtual SRAM block with fixed 32-bits data width.  <a href="#aec6da32793d0cdfe5b2bfd9edcdf7d93"></a><br /></td></tr>
<tr class="memitem:ab1fe05a78baf51a3d2dbdf5e6d28af92"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classtypes__mem.html#ab1fe05a78baf51a3d2dbdf5e6d28af92">Ram64_tech</a>&#160;</td><td class="memItemRight" valign="bottom">  <b></b>  </td></tr>
<tr class="memdesc:ab1fe05a78baf51a3d2dbdf5e6d28af92"><td class="mdescLeft">&#160;</td><td class="mdescRight">Virtual SRAM block with fixed 64-bits data width.  <a href="#ab1fe05a78baf51a3d2dbdf5e6d28af92"></a><br /></td></tr>
<tr class="memitem:a6a9ea2fadfc5c6080d84afbb4cb8961c"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a6a9ea2fadfc5c6080d84afbb4cb8961c"></a>
<a class="el" href="classtypes__mem.html#a6a9ea2fadfc5c6080d84afbb4cb8961c">syncram_2p_tech</a>&#160;</td><td class="memItemRight" valign="bottom">  <b></b>  <em><a class="el" href="classsyncram__2p__tech.html">&lt;Entity syncram_2p_tech&gt; </a></em></td></tr>
<tr class="memdesc:a6a9ea2fadfc5c6080d84afbb4cb8961c"><td class="mdescLeft">&#160;</td><td class="mdescRight">dual-port RAM declaration. <br /></td></tr>
<tr><td colspan="2"><div class="groupHeader">Technology specific BootRom components.</div></td></tr>
<tr><td colspan="2"><div class="groupText"><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">hex_filename</td><td>Generic argument defining hex-file location. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">clk</td><td>System bus clock. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">address</td><td>Input address. </td></tr>
    <tr><td class="paramdir">[out]</td><td class="paramname">data</td><td>Output data value. </td></tr>
  </table>
  </dd>
</dl>
</div></td></tr>
<tr class="memitem:a035e9050fd7390cd0868ff589eea48fa"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classtypes__mem.html#a035e9050fd7390cd0868ff589eea48fa">BootRom_inferred</a>&#160;</td><td class="memItemRight" valign="bottom">  <b></b>  <em><a class="el" href="class_boot_rom__inferred.html">&lt;Entity BootRom_inferred&gt; </a></em></td></tr>
<tr class="memdesc:a035e9050fd7390cd0868ff589eea48fa"><td class="mdescLeft">&#160;</td><td class="mdescRight">Declaration of the BootRom component used for RTL simulation.  <a href="#a035e9050fd7390cd0868ff589eea48fa"></a><br /></td></tr>
<tr><td colspan="2"><div class="groupHeader">Technology specific RomImage components.</div></td></tr>
<tr><td colspan="2"><div class="groupText"><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">hex_filename</td><td>Generic argument defining hex-file location. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">clk</td><td>System bus clock. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">address</td><td>Input address. </td></tr>
    <tr><td class="paramdir">[out]</td><td class="paramname">data</td><td>Output data value. </td></tr>
  </table>
  </dd>
</dl>
</div></td></tr>
<tr class="memitem:a563e131ed6195d1c120182c060849525"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classtypes__mem.html#a563e131ed6195d1c120182c060849525">RomImage_inferred</a>&#160;</td><td class="memItemRight" valign="bottom">  <b></b>  <em><a class="el" href="class_rom_image__inferred.html">&lt;Entity RomImage_inferred&gt; </a></em></td></tr>
<tr class="memdesc:a563e131ed6195d1c120182c060849525"><td class="mdescLeft">&#160;</td><td class="mdescRight">Declaration of the RomImage component used for RTL simulation.  <a href="#a563e131ed6195d1c120182c060849525"></a><br /></td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>Declaration of 'virtual' Memory components. </p>
</div><h2 class="groupheader">Member Data Documentation</h2>
<a class="anchor" id="a035e9050fd7390cd0868ff589eea48fa"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classtypes__mem.html#a035e9050fd7390cd0868ff589eea48fa">BootRom_inferred</a> <b><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Component</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Declaration of the BootRom component used for RTL simulation. </p>
<p>This component is also valid for the FPGA implementation so that it uses standard HEX file for the ROM initialization. </p>

</div>
</div>
<a class="anchor" id="ae1ee3e3f9ad2e9d47370fc8acb054a2a"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classtypes__mem.html#ae1ee3e3f9ad2e9d47370fc8acb054a2a">BootRom_tech</a> <b><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Component</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Declaration of the "virtual" BootROM component. </p>
<p>BootRom start address must implements address matching to the CPU reset vector (0x200) and all processing after power-on is using this memory block. BootRom size depends of the configuration and size of the generated hex file. Component implements one-clock access to the ROM without wait-staits. Datawidth depends of the AXI4 bus configuration. </p><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">tech</td><td>Generic technology selector. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">hex_filename</td><td>Generic argument defining hex-file location. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">clk</td><td>System bus clock. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">address</td><td>Input address. </td></tr>
    <tr><td class="paramdir">[out]</td><td class="paramname">data</td><td>Output data value. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a class="anchor" id="aec6da32793d0cdfe5b2bfd9edcdf7d93"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classtypes__mem.html#aec6da32793d0cdfe5b2bfd9edcdf7d93">Ram32_tech</a> <b><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Component</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Virtual SRAM block with fixed 32-bits data width. </p>
<p>This module doesn't support byte access and always implements 4-bytes alignment. </p>

</div>
</div>
<a class="anchor" id="ab1fe05a78baf51a3d2dbdf5e6d28af92"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classtypes__mem.html#ab1fe05a78baf51a3d2dbdf5e6d28af92">Ram64_tech</a> <b><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Component</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Virtual SRAM block with fixed 64-bits data width. </p>
<p>This module doesn't support byte access and always implements 8-bytes alignment. </p>

</div>
</div>
<a class="anchor" id="a563e131ed6195d1c120182c060849525"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classtypes__mem.html#a563e131ed6195d1c120182c060849525">RomImage_inferred</a> <b><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Component</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Declaration of the RomImage component used for RTL simulation. </p>
<p>This component is also valid for the FPGA implementation so that it uses standard HEX file for the ROM initialization. </p>

</div>
</div>
<a class="anchor" id="ab4856703a7744f6998765c5602d18c19"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classtypes__mem.html#ab4856703a7744f6998765c5602d18c19">RomImage_tech</a> <b><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Component</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Declaration of the "virtual" RomImage component. </p>
<p>This module stores pre-built firmware image that is coping into internal SRAM during Boot stage without any modificaiton. RomImage size is limited by global configuration parameter and it cannot be more than internal SRAM size. Component implements one-clock access to the ROM without wait-staits. Datawidth depends of the AXI4 bus configuration. </p><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">tech</td><td>Generic technology selector. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">sim_hexfile</td><td>Generic argument defining hex-file location. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">clk</td><td>System bus clock. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">address</td><td>Input address. </td></tr>
    <tr><td class="paramdir">[out]</td><td class="paramname">data</td><td>Output data value. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a class="anchor" id="a9c2a551c89982cba2b28dd68e2bd6ff8"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classtypes__mem.html#a9c2a551c89982cba2b28dd68e2bd6ff8">RomPrn_tech</a> <b><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Component</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Galileo PRN codes ROM storage: </p>
<p>This ROM is used in FSE Engine to form reference E1 reference signals. HEX-file isn't used for this ROM because 'inferred' module was built using "case when" operators. </p>

</div>
</div>
<a class="anchor" id="a5720b74db77cbce45cca353ed4985570"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classtypes__mem.html#a5720b74db77cbce45cca353ed4985570">sram8_inferred</a> <b><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Component</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Declaration of the one-byte SRAM element. </p>
<p>This component is used for the FPGA implementation. </p>

</div>
</div>
<a class="anchor" id="a799a283270267854c4dac03ade1c2af7"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classtypes__mem.html#a799a283270267854c4dac03ade1c2af7">sram8_inferred_init</a> <b><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Component</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Declaration of the one-byte SRAM element with init function. </p>
<p>This component is used for the RTL simulation. </p>

</div>
</div>
<a class="anchor" id="aa663d9e4bda42ed999e150cd35ae4016"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classtypes__mem.html#aa663d9e4bda42ed999e150cd35ae4016">srambytes_tech</a> <b><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Component</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Declaration of the "virtual" SRAM component with unaligned access. </p>
<p>This module implements internal SRAM and support unaligned access without wait-states. For example it allows to read 4 bytes from address 0x3 for one clock. Component implements one-clock access without wait-staits. Datawidth depends of the AXI4 bus configuration. </p><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">memtech</td><td>Generic technology selector. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">abits</td><td>Generic argument defining SRAM size as 2**abits. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">clk</td><td>System bus clock. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">raddr</td><td>Read address. </td></tr>
    <tr><td class="paramdir">[out]</td><td class="paramname">rdata</td><td>Output data value. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">waddr</td><td>Write address. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">we</td><td>Write enable. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">wstrb</td><td>Byte selector to form write only for the specified bytes. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">wdata</td><td>Write data. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<hr/>The documentation for this class was generated from the following file:<ul>
<li><a class="el" href="types__mem_8vhd.html">types_mem.vhd</a></li>
</ul>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.10
</small></address>
</body>
</html>
