Begin Function 'resizeNNBilinear<0, 2160, 3840, 1, 1080, 1920, 1, 2>'

RTL state condition: (1'b1 == ap_CS_fsm_state1)
# ST_1
local trunc_ln300 <trunc_300> <integer> <> 'trunc' </home/centos/Documents/vision_project/resize_kernels/libs/xf_opencv/L1/include/imgproc/xf_resize_nn_bilinear.hpp:300>
trunc_ln300 /home/centos/Documents/vision_project/resize_kernels/libs/xf_opencv/L1/include/imgproc/xf_resize_nn_bilinear.hpp:300
reg: trunc_ln300_reg_890[15:0] lv

local trunc_ln301 <trunc_301> <integer> <> 'trunc' </home/centos/Documents/vision_project/resize_kernels/libs/xf_opencv/L1/include/imgproc/xf_resize_nn_bilinear.hpp:301>
trunc_ln301 /home/centos/Documents/vision_project/resize_kernels/libs/xf_opencv/L1/include/imgproc/xf_resize_nn_bilinear.hpp:301
reg: trunc_ln301_reg_895[15:0] lv


RTL state condition: (1'b1 == ap_CS_fsm_state10)
# ST_10
local empty_59 <trunc_387> <integer> <> 'trunc' </home/centos/Documents/vision_project/resize_kernels/libs/xf_opencv/L1/include/imgproc/xf_resize_nn_bilinear.hpp:387>
empty_59 /home/centos/Documents/vision_project/resize_kernels/libs/xf_opencv/L1/include/imgproc/xf_resize_nn_bilinear.hpp:387
reg: empty_59_reg_991[21:0] lv

local ret_V_3_cast <partselect_387> <integer> <> 'partselect' </home/centos/Documents/vision_project/resize_kernels/libs/xf_opencv/L1/include/imgproc/xf_resize_nn_bilinear.hpp:387>
ret_V_3_cast /home/centos/Documents/vision_project/resize_kernels/libs/xf_opencv/L1/include/imgproc/xf_resize_nn_bilinear.hpp:387
reg: ret_V_3_cast_reg_996[16:0] lv

local tmp_7 <bitselect_387> <integer> <> 'bitselect' </home/centos/Documents/vision_project/resize_kernels/libs/xf_opencv/L1/include/imgproc/xf_resize_nn_bilinear.hpp:387>
tmp_7 /home/centos/Documents/vision_project/resize_kernels/libs/xf_opencv/L1/include/imgproc/xf_resize_nn_bilinear.hpp:387
reg: tmp_7_reg_1002[0:0] lv

local empty_60 <trunc_387> <integer> <> 'trunc' </home/centos/Documents/vision_project/resize_kernels/libs/xf_opencv/L1/include/imgproc/xf_resize_nn_bilinear.hpp:387>
empty_60 /home/centos/Documents/vision_project/resize_kernels/libs/xf_opencv/L1/include/imgproc/xf_resize_nn_bilinear.hpp:387
reg: empty_60_reg_1007[23:0] lv

local icmp_ln902 <> <integer> <Comparator> 'icmp' <>
icmp_ln902 /opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_fixed_base.h:902
reg: icmp_ln902_reg_1012[0:0] lv


RTL state condition: (1'b1 == ap_CS_fsm_state11)
# ST_11
local op2_assign <> <integer> <Arithmetic> 'add' <>
reg: op2_assign_reg_1020[31:0] lv

local ret_V_17 <select_387> <integer> <> 'select' </home/centos/Documents/vision_project/resize_kernels/libs/xf_opencv/L1/include/imgproc/xf_resize_nn_bilinear.hpp:387>
ret_V_17 /home/centos/Documents/vision_project/resize_kernels/libs/xf_opencv/L1/include/imgproc/xf_resize_nn_bilinear.hpp:387
ret_V_17 /home/centos/Documents/vision_project/resize_kernels/libs/xf_opencv/L1/include/imgproc/xf_resize_nn_bilinear.hpp:301
ret_V_17 /opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_fixed_base.h:901
reg: ret_V_17_reg_1027[16:0] lv

local icmp_ln1061_1 <> <integer> <Comparator> 'icmp' <>
icmp_ln1061_1 /opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_base.h:1061
reg: icmp_ln1061_1_reg_1032[0:0] lv


RTL state condition: (1'b1 == ap_CS_fsm_state12)
# ST_12
local cmp89 <> <integer> <Comparator> 'icmp' <>
reg: cmp89_reg_1049[0:0] lv

local rev125 <> <integer> <Logic> 'xor' <>
reg: rev125_reg_1057[0:0] lv

local cmp277 <> <integer> <Comparator> 'icmp' <>
reg: cmp277_reg_1063[0:0] lv

local op2_assign_2 <> <integer> <Arithmetic> 'add' <>
reg: op2_assign_2_reg_1069[31:0] lv

local add_i_i_i_i_i199_i <add_387> <integer> <Arithmetic> 'add' </home/centos/Documents/vision_project/resize_kernels/libs/xf_opencv/L1/include/imgproc/xf_resize_nn_bilinear.hpp:387>
add_i_i_i_i_i199_i /home/centos/Documents/vision_project/resize_kernels/libs/xf_opencv/L1/include/imgproc/xf_resize_nn_bilinear.hpp:387
reg: add_i_i_i_i_i199_i_reg_1075[16:0] lv

local xor_ln1061 <> <integer> <Logic> 'xor' <>
xor_ln1061 /opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_base.h:1061
reg: xor_ln1061_reg_1080[0:0] lv


RTL state condition: (1'b1 == ap_CS_fsm_state13)
# ST_13

RTL state condition: (1'b1 == ap_CS_fsm_state2)
# ST_2
local tmp <> <integer> <> 'bitconcatenate' <>
reg: tmp_reg_900[32:0] lv

local xnew <bitconcatenate_296> <integer> <> 'bitconcatenate' </home/centos/Documents/vision_project/resize_kernels/libs/xf_opencv/L1/include/imgproc/xf_resize_nn_bilinear.hpp:296>
xnew /home/centos/Documents/vision_project/resize_kernels/libs/xf_opencv/L1/include/imgproc/xf_resize_nn_bilinear.hpp:296
reg: xnew_reg_905[63:0] lv


RTL state condition: (1'b1 == ap_CS_fsm_state3)
# ST_3
local trunc_ln712 <> <integer> <> 'trunc' <>
trunc_ln712 /opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_fixed_base.h:712
reg: trunc_ln712_reg_910[47:0] lv

local ynew <bitconcatenate_297> <integer> <> 'bitconcatenate' </home/centos/Documents/vision_project/resize_kernels/libs/xf_opencv/L1/include/imgproc/xf_resize_nn_bilinear.hpp:297>
ynew /home/centos/Documents/vision_project/resize_kernels/libs/xf_opencv/L1/include/imgproc/xf_resize_nn_bilinear.hpp:297
reg: ynew_reg_915[63:0] lv


RTL state condition: (1'b1 == ap_CS_fsm_state4)
# ST_4
local trunc_ln712_1 <> <integer> <> 'trunc' <>
trunc_ln712_1 /opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_fixed_base.h:712
reg: trunc_ln712_1_reg_920[47:0] lv

local loop_row_count <select_354> <integer> <> 'select' </home/centos/Documents/vision_project/resize_kernels/libs/xf_opencv/L1/include/imgproc/xf_resize_nn_bilinear.hpp:354>
loop_row_count /home/centos/Documents/vision_project/resize_kernels/libs/xf_opencv/L1/include/imgproc/xf_resize_nn_bilinear.hpp:354
reg: loop_row_count_reg_925[31:0] lv

local loop_col_count <select_356> <integer> <> 'select' </home/centos/Documents/vision_project/resize_kernels/libs/xf_opencv/L1/include/imgproc/xf_resize_nn_bilinear.hpp:356>
loop_col_count /home/centos/Documents/vision_project/resize_kernels/libs/xf_opencv/L1/include/imgproc/xf_resize_nn_bilinear.hpp:356
reg: loop_col_count_reg_930[31:0] lv

local sub272 <> <integer> <Arithmetic> 'add' <>
reg: sub272_reg_935[31:0] lv

local tmp_V <> <integer> <Arithmetic> 'add' <>
reg: tmp_V_reg_940[31:0] lv

local conv_i_i10_i309_i2_cast <zext_301> <integer> <> 'zext' </home/centos/Documents/vision_project/resize_kernels/libs/xf_opencv/L1/include/imgproc/xf_resize_nn_bilinear.hpp:301>
conv_i_i10_i309_i2_cast /home/centos/Documents/vision_project/resize_kernels/libs/xf_opencv/L1/include/imgproc/xf_resize_nn_bilinear.hpp:301
reg: conv_i_i10_i309_i2_cast_reg_945[42:0] lv

local shl_i_i_i_i233_i <> <integer> <> 'bitconcatenate' <>
reg: shl_i_i_i_i233_i_reg_950[53:0] lv

local shl_i_i_i_i_i <> <integer> <> 'bitconcatenate' <>
reg: shl_i_i_i_i_i_reg_955[53:0] lv

local indexx_pre_V_1 <> <integer> <> 'bitconcatenate' <>
reg: indexx_pre_V_1_reg_960[41:0] lv

local shl_i_i_i216_i <> <integer> <> 'bitconcatenate' <>
reg: shl_i_i_i216_i_reg_965[41:0] lv

local sub_ln902 <> <integer> <Arithmetic> 'sub' <>
sub_ln902 /opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_fixed_base.h:902
reg: sub_ln902_reg_970[21:0] lv


RTL state condition: (1'b1 == ap_CS_fsm_state6)
# ST_6
local slt <> <integer> <Comparator> 'icmp' <>
reg: slt_reg_981[0:0] lv


End Function 'resizeNNBilinear<0, 2160, 3840, 1, 1080, 1920, 1, 2>'

