Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Tue Nov  1 09:46:25 2022
| Host         : LAPTOP-J1684VVJ running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Top_Student_timing_summary_routed.rpt -pb Top_Student_timing_summary_routed.pb -rpx Top_Student_timing_summary_routed.rpx -warn_on_violation
| Design       : Top_Student
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 12 register/latch pins with no clock driven by root clock pin: audio_capture/sclk_reg/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: get_clk_0p16hz/output_clk_reg/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: get_clk_1hz/output_clk_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: get_clk_200hz/output_clk_reg/Q (HIGH)

 There are 237 register/latch pins with no clock driven by root clock pin: get_clk_20khz/output_clk_reg/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: get_clk_25hz/output_clk_reg/Q (HIGH)

 There are 144 register/latch pins with no clock driven by root clock pin: get_clk_6p25Mhz/output_clk_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 844 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 12 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 27 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.418        0.000                      0                  658        0.138        0.000                      0                  658        4.500        0.000                       0                   330  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         2.418        0.000                      0                  658        0.138        0.000                      0                  658        4.500        0.000                       0                   330  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        2.418ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.138ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.418ns  (required time - arrival time)
  Source:                 traffic_junction/traffic_light_control/emergency_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            traffic_junction/traffic_light_simulation/oled_data_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.465ns  (logic 1.138ns (15.244%)  route 6.327ns (84.756%))
  Logic Levels:           5  (LUT6=5)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=329, routed)         1.566     5.087    traffic_junction/traffic_light_control/CLK_100MHZ_IBUF_BUFG
    SLICE_X10Y38         FDRE                                         r  traffic_junction/traffic_light_control/emergency_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y38         FDRE (Prop_fdre_C_Q)         0.518     5.605 r  traffic_junction/traffic_light_control/emergency_reg/Q
                         net (fo=8, routed)           1.875     7.481    traffic_junction/traffic_light_simulation/emergency
    SLICE_X48Y53         LUT6 (Prop_lut6_I0_O)        0.124     7.605 f  traffic_junction/traffic_light_simulation/oled_data[15]_i_32/O
                         net (fo=1, routed)           0.622     8.227    traffic_junction/traffic_light_simulation/oled_data[15]_i_32_n_0
    SLICE_X47Y53         LUT6 (Prop_lut6_I5_O)        0.124     8.351 r  traffic_junction/traffic_light_simulation/oled_data[15]_i_6__2/O
                         net (fo=17, routed)          1.846    10.197    oled_display/emergency_reg
    SLICE_X43Y16         LUT6 (Prop_lut6_I5_O)        0.124    10.321 f  oled_display/oled_data[15]_i_38/O
                         net (fo=1, routed)           1.570    11.891    traffic_junction/traffic_light_simulation/FSM_onehot_state_reg[13]_16
    SLICE_X47Y47         LUT6 (Prop_lut6_I2_O)        0.124    12.015 r  traffic_junction/traffic_light_simulation/oled_data[15]_i_9/O
                         net (fo=1, routed)           0.414    12.428    traffic_junction/traffic_light_simulation/oled_data[15]_i_9_n_0
    SLICE_X43Y47         LUT6 (Prop_lut6_I2_O)        0.124    12.552 r  traffic_junction/traffic_light_simulation/oled_data[15]_i_2/O
                         net (fo=1, routed)           0.000    12.552    traffic_junction/traffic_light_simulation/p_1_in[15]
    SLICE_X43Y47         FDRE                                         r  traffic_junction/traffic_light_simulation/oled_data_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK_100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=329, routed)         1.448    14.789    traffic_junction/traffic_light_simulation/CLK_100MHZ_IBUF_BUFG
    SLICE_X43Y47         FDRE                                         r  traffic_junction/traffic_light_simulation/oled_data_reg[15]/C
                         clock pessimism              0.188    14.977    
                         clock uncertainty           -0.035    14.942    
    SLICE_X43Y47         FDRE (Setup_fdre_C_D)        0.029    14.971    traffic_junction/traffic_light_simulation/oled_data_reg[15]
  -------------------------------------------------------------------
                         required time                         14.971    
                         arrival time                         -12.552    
  -------------------------------------------------------------------
                         slack                                  2.418    

Slack (MET) :             2.570ns  (required time - arrival time)
  Source:                 traffic_junction/traffic_light_control/emergency_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            traffic_junction/traffic_light_simulation/oled_data_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.313ns  (logic 1.138ns (15.561%)  route 6.175ns (84.439%))
  Logic Levels:           5  (LUT6=5)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=329, routed)         1.566     5.087    traffic_junction/traffic_light_control/CLK_100MHZ_IBUF_BUFG
    SLICE_X10Y38         FDRE                                         r  traffic_junction/traffic_light_control/emergency_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y38         FDRE (Prop_fdre_C_Q)         0.518     5.605 f  traffic_junction/traffic_light_control/emergency_reg/Q
                         net (fo=8, routed)           1.875     7.481    traffic_junction/traffic_light_simulation/emergency
    SLICE_X48Y53         LUT6 (Prop_lut6_I0_O)        0.124     7.605 r  traffic_junction/traffic_light_simulation/oled_data[15]_i_32/O
                         net (fo=1, routed)           0.622     8.227    traffic_junction/traffic_light_simulation/oled_data[15]_i_32_n_0
    SLICE_X47Y53         LUT6 (Prop_lut6_I5_O)        0.124     8.351 f  traffic_junction/traffic_light_simulation/oled_data[15]_i_6__2/O
                         net (fo=17, routed)          1.799    10.150    oled_display/emergency_reg
    SLICE_X46Y15         LUT6 (Prop_lut6_I0_O)        0.124    10.274 r  oled_display/oled_data[10]_i_10/O
                         net (fo=1, routed)           1.443    11.717    traffic_junction/traffic_light_simulation/cases_reg[0]_8
    SLICE_X47Y49         LUT6 (Prop_lut6_I2_O)        0.124    11.841 f  traffic_junction/traffic_light_simulation/oled_data[10]_i_4/O
                         net (fo=1, routed)           0.435    12.277    traffic_junction/traffic_light_simulation/oled_data[10]_i_4_n_0
    SLICE_X43Y49         LUT6 (Prop_lut6_I2_O)        0.124    12.401 r  traffic_junction/traffic_light_simulation/oled_data[10]_i_1/O
                         net (fo=1, routed)           0.000    12.401    traffic_junction/traffic_light_simulation/p_1_in[10]
    SLICE_X43Y49         FDRE                                         r  traffic_junction/traffic_light_simulation/oled_data_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK_100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=329, routed)         1.448    14.789    traffic_junction/traffic_light_simulation/CLK_100MHZ_IBUF_BUFG
    SLICE_X43Y49         FDRE                                         r  traffic_junction/traffic_light_simulation/oled_data_reg[10]/C
                         clock pessimism              0.188    14.977    
                         clock uncertainty           -0.035    14.942    
    SLICE_X43Y49         FDRE (Setup_fdre_C_D)        0.029    14.971    traffic_junction/traffic_light_simulation/oled_data_reg[10]
  -------------------------------------------------------------------
                         required time                         14.971    
                         arrival time                         -12.401    
  -------------------------------------------------------------------
                         slack                                  2.570    

Slack (MET) :             3.212ns  (required time - arrival time)
  Source:                 traffic_junction/traffic_light_control/emergency_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            traffic_junction/traffic_light_simulation/oled_data_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.675ns  (logic 1.138ns (17.049%)  route 5.537ns (82.951%))
  Logic Levels:           5  (LUT6=5)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns = ( 14.790 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=329, routed)         1.566     5.087    traffic_junction/traffic_light_control/CLK_100MHZ_IBUF_BUFG
    SLICE_X10Y38         FDRE                                         r  traffic_junction/traffic_light_control/emergency_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y38         FDRE (Prop_fdre_C_Q)         0.518     5.605 r  traffic_junction/traffic_light_control/emergency_reg/Q
                         net (fo=8, routed)           1.875     7.481    traffic_junction/traffic_light_simulation/emergency
    SLICE_X48Y53         LUT6 (Prop_lut6_I0_O)        0.124     7.605 f  traffic_junction/traffic_light_simulation/oled_data[15]_i_32/O
                         net (fo=1, routed)           0.622     8.227    traffic_junction/traffic_light_simulation/oled_data[15]_i_32_n_0
    SLICE_X47Y53         LUT6 (Prop_lut6_I5_O)        0.124     8.351 r  traffic_junction/traffic_light_simulation/oled_data[15]_i_6__2/O
                         net (fo=17, routed)          1.511     9.862    oled_display/emergency_reg
    SLICE_X55Y31         LUT6 (Prop_lut6_I0_O)        0.124     9.986 r  oled_display/oled_data[13]_i_8/O
                         net (fo=1, routed)           1.004    10.990    traffic_junction/traffic_light_simulation/emergency_reg_0
    SLICE_X49Y47         LUT6 (Prop_lut6_I2_O)        0.124    11.114 r  traffic_junction/traffic_light_simulation/oled_data[13]_i_4/O
                         net (fo=1, routed)           0.524    11.638    traffic_junction/traffic_light_simulation/oled_data[13]_i_4_n_0
    SLICE_X44Y47         LUT6 (Prop_lut6_I2_O)        0.124    11.762 r  traffic_junction/traffic_light_simulation/oled_data[13]_i_1/O
                         net (fo=1, routed)           0.000    11.762    traffic_junction/traffic_light_simulation/p_1_in[13]
    SLICE_X44Y47         FDRE                                         r  traffic_junction/traffic_light_simulation/oled_data_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK_100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=329, routed)         1.449    14.790    traffic_junction/traffic_light_simulation/CLK_100MHZ_IBUF_BUFG
    SLICE_X44Y47         FDRE                                         r  traffic_junction/traffic_light_simulation/oled_data_reg[13]/C
                         clock pessimism              0.188    14.978    
                         clock uncertainty           -0.035    14.943    
    SLICE_X44Y47         FDRE (Setup_fdre_C_D)        0.031    14.974    traffic_junction/traffic_light_simulation/oled_data_reg[13]
  -------------------------------------------------------------------
                         required time                         14.974    
                         arrival time                         -11.762    
  -------------------------------------------------------------------
                         slack                                  3.212    

Slack (MET) :             3.378ns  (required time - arrival time)
  Source:                 traffic_junction/traffic_light_control/emergency_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            traffic_junction/traffic_light_simulation/oled_data_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.508ns  (logic 1.483ns (22.789%)  route 5.025ns (77.211%))
  Logic Levels:           4  (LUT3=2 LUT6=2)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=329, routed)         1.566     5.087    traffic_junction/traffic_light_control/CLK_100MHZ_IBUF_BUFG
    SLICE_X10Y38         FDRE                                         r  traffic_junction/traffic_light_control/emergency_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y38         FDRE (Prop_fdre_C_Q)         0.518     5.605 f  traffic_junction/traffic_light_control/emergency_reg/Q
                         net (fo=8, routed)           2.291     7.896    traffic_junction/traffic_light_simulation/emergency
    SLICE_X48Y51         LUT6 (Prop_lut6_I5_O)        0.124     8.020 r  traffic_junction/traffic_light_simulation/oled_data[15]_i_35__0/O
                         net (fo=11, routed)          1.233     9.253    traffic_junction/traffic_light_simulation/oled_data[15]_i_35__0_n_0
    SLICE_X43Y50         LUT3 (Prop_lut3_I2_O)        0.154     9.407 r  traffic_junction/traffic_light_simulation/oled_data[5]_i_5__0/O
                         net (fo=5, routed)           0.857    10.264    traffic_junction/traffic_light_simulation/oled_data[5]_i_5__0_n_0
    SLICE_X43Y50         LUT3 (Prop_lut3_I2_O)        0.355    10.619 r  traffic_junction/traffic_light_simulation/oled_data[14]_i_4__0/O
                         net (fo=1, routed)           0.644    11.263    traffic_junction/traffic_light_simulation/oled_data[14]_i_4__0_n_0
    SLICE_X43Y49         LUT6 (Prop_lut6_I2_O)        0.332    11.595 r  traffic_junction/traffic_light_simulation/oled_data[14]_i_1/O
                         net (fo=1, routed)           0.000    11.595    traffic_junction/traffic_light_simulation/p_1_in[14]
    SLICE_X43Y49         FDRE                                         r  traffic_junction/traffic_light_simulation/oled_data_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK_100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=329, routed)         1.448    14.789    traffic_junction/traffic_light_simulation/CLK_100MHZ_IBUF_BUFG
    SLICE_X43Y49         FDRE                                         r  traffic_junction/traffic_light_simulation/oled_data_reg[14]/C
                         clock pessimism              0.188    14.977    
                         clock uncertainty           -0.035    14.942    
    SLICE_X43Y49         FDRE (Setup_fdre_C_D)        0.031    14.973    traffic_junction/traffic_light_simulation/oled_data_reg[14]
  -------------------------------------------------------------------
                         required time                         14.973    
                         arrival time                         -11.595    
  -------------------------------------------------------------------
                         slack                                  3.378    

Slack (MET) :             3.453ns  (required time - arrival time)
  Source:                 traffic_junction/traffic_light_control/emergency_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            traffic_junction/traffic_light_simulation/oled_data_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.431ns  (logic 1.138ns (17.694%)  route 5.293ns (82.306%))
  Logic Levels:           5  (LUT6=5)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns = ( 14.790 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=329, routed)         1.566     5.087    traffic_junction/traffic_light_control/CLK_100MHZ_IBUF_BUFG
    SLICE_X10Y38         FDRE                                         r  traffic_junction/traffic_light_control/emergency_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y38         FDRE (Prop_fdre_C_Q)         0.518     5.605 r  traffic_junction/traffic_light_control/emergency_reg/Q
                         net (fo=8, routed)           1.875     7.481    traffic_junction/traffic_light_simulation/emergency
    SLICE_X48Y53         LUT6 (Prop_lut6_I0_O)        0.124     7.605 f  traffic_junction/traffic_light_simulation/oled_data[15]_i_32/O
                         net (fo=1, routed)           0.622     8.227    traffic_junction/traffic_light_simulation/oled_data[15]_i_32_n_0
    SLICE_X47Y53         LUT6 (Prop_lut6_I5_O)        0.124     8.351 r  traffic_junction/traffic_light_simulation/oled_data[15]_i_6__2/O
                         net (fo=17, routed)          1.154     9.505    oled_display/emergency_reg
    SLICE_X38Y35         LUT6 (Prop_lut6_I5_O)        0.124     9.629 r  oled_display/oled_data[12]_i_11/O
                         net (fo=1, routed)           1.122    10.751    traffic_junction/traffic_light_simulation/cases_reg[0]_9
    SLICE_X48Y48         LUT6 (Prop_lut6_I4_O)        0.124    10.875 f  traffic_junction/traffic_light_simulation/oled_data[12]_i_4/O
                         net (fo=1, routed)           0.520    11.395    traffic_junction/traffic_light_simulation/oled_data[12]_i_4_n_0
    SLICE_X45Y48         LUT6 (Prop_lut6_I3_O)        0.124    11.519 r  traffic_junction/traffic_light_simulation/oled_data[12]_i_1/O
                         net (fo=1, routed)           0.000    11.519    traffic_junction/traffic_light_simulation/p_1_in[12]
    SLICE_X45Y48         FDRE                                         r  traffic_junction/traffic_light_simulation/oled_data_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK_100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=329, routed)         1.449    14.790    traffic_junction/traffic_light_simulation/CLK_100MHZ_IBUF_BUFG
    SLICE_X45Y48         FDRE                                         r  traffic_junction/traffic_light_simulation/oled_data_reg[12]/C
                         clock pessimism              0.188    14.978    
                         clock uncertainty           -0.035    14.943    
    SLICE_X45Y48         FDRE (Setup_fdre_C_D)        0.029    14.972    traffic_junction/traffic_light_simulation/oled_data_reg[12]
  -------------------------------------------------------------------
                         required time                         14.972    
                         arrival time                         -11.519    
  -------------------------------------------------------------------
                         slack                                  3.453    

Slack (MET) :             3.494ns  (required time - arrival time)
  Source:                 traffic_junction/traffic_light_control/emergency_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            traffic_junction/traffic_light_simulation/oled_data_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.389ns  (logic 1.138ns (17.811%)  route 5.251ns (82.189%))
  Logic Levels:           5  (LUT6=5)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=329, routed)         1.566     5.087    traffic_junction/traffic_light_control/CLK_100MHZ_IBUF_BUFG
    SLICE_X10Y38         FDRE                                         r  traffic_junction/traffic_light_control/emergency_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y38         FDRE (Prop_fdre_C_Q)         0.518     5.605 f  traffic_junction/traffic_light_control/emergency_reg/Q
                         net (fo=8, routed)           1.875     7.481    traffic_junction/traffic_light_simulation/emergency
    SLICE_X48Y53         LUT6 (Prop_lut6_I0_O)        0.124     7.605 r  traffic_junction/traffic_light_simulation/oled_data[15]_i_32/O
                         net (fo=1, routed)           0.622     8.227    traffic_junction/traffic_light_simulation/oled_data[15]_i_32_n_0
    SLICE_X47Y53         LUT6 (Prop_lut6_I5_O)        0.124     8.351 f  traffic_junction/traffic_light_simulation/oled_data[15]_i_6__2/O
                         net (fo=17, routed)          1.284     9.635    oled_display/emergency_reg
    SLICE_X53Y36         LUT6 (Prop_lut6_I0_O)        0.124     9.759 r  oled_display/oled_data[8]_i_10/O
                         net (fo=1, routed)           0.803    10.561    traffic_junction/traffic_light_simulation/cases_reg[1]_2
    SLICE_X49Y48         LUT6 (Prop_lut6_I3_O)        0.124    10.685 f  traffic_junction/traffic_light_simulation/oled_data[8]_i_4/O
                         net (fo=1, routed)           0.667    11.353    traffic_junction/traffic_light_simulation/oled_data[8]_i_4_n_0
    SLICE_X43Y48         LUT6 (Prop_lut6_I2_O)        0.124    11.477 r  traffic_junction/traffic_light_simulation/oled_data[8]_i_1/O
                         net (fo=1, routed)           0.000    11.477    traffic_junction/traffic_light_simulation/p_1_in[8]
    SLICE_X43Y48         FDRE                                         r  traffic_junction/traffic_light_simulation/oled_data_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK_100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=329, routed)         1.448    14.789    traffic_junction/traffic_light_simulation/CLK_100MHZ_IBUF_BUFG
    SLICE_X43Y48         FDRE                                         r  traffic_junction/traffic_light_simulation/oled_data_reg[8]/C
                         clock pessimism              0.188    14.977    
                         clock uncertainty           -0.035    14.942    
    SLICE_X43Y48         FDRE (Setup_fdre_C_D)        0.029    14.971    traffic_junction/traffic_light_simulation/oled_data_reg[8]
  -------------------------------------------------------------------
                         required time                         14.971    
                         arrival time                         -11.477    
  -------------------------------------------------------------------
                         slack                                  3.494    

Slack (MET) :             3.509ns  (required time - arrival time)
  Source:                 traffic_junction/traffic_light_control/emergency_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            traffic_junction/traffic_light_simulation/oled_data_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.376ns  (logic 1.250ns (19.605%)  route 5.126ns (80.395%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns = ( 14.790 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=329, routed)         1.566     5.087    traffic_junction/traffic_light_control/CLK_100MHZ_IBUF_BUFG
    SLICE_X10Y38         FDRE                                         r  traffic_junction/traffic_light_control/emergency_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y38         FDRE (Prop_fdre_C_Q)         0.518     5.605 r  traffic_junction/traffic_light_control/emergency_reg/Q
                         net (fo=8, routed)           2.291     7.896    traffic_junction/traffic_light_simulation/emergency
    SLICE_X48Y51         LUT6 (Prop_lut6_I5_O)        0.124     8.020 f  traffic_junction/traffic_light_simulation/oled_data[15]_i_35__0/O
                         net (fo=11, routed)          1.233     9.253    traffic_junction/traffic_light_simulation/oled_data[15]_i_35__0_n_0
    SLICE_X43Y50         LUT2 (Prop_lut2_I0_O)        0.124     9.377 f  traffic_junction/traffic_light_simulation/oled_data[9]_i_2/O
                         net (fo=7, routed)           0.832    10.208    traffic_junction/traffic_light_simulation/oled_data[9]_i_2_n_0
    SLICE_X43Y48         LUT4 (Prop_lut4_I2_O)        0.152    10.360 f  traffic_junction/traffic_light_simulation/oled_data[13]_i_5__1/O
                         net (fo=7, routed)           0.771    11.131    traffic_junction/traffic_light_simulation/oled_data[13]_i_5__1_n_0
    SLICE_X44Y47         LUT6 (Prop_lut6_I4_O)        0.332    11.463 r  traffic_junction/traffic_light_simulation/oled_data[11]_i_1/O
                         net (fo=1, routed)           0.000    11.463    traffic_junction/traffic_light_simulation/p_1_in[11]
    SLICE_X44Y47         FDRE                                         r  traffic_junction/traffic_light_simulation/oled_data_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK_100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=329, routed)         1.449    14.790    traffic_junction/traffic_light_simulation/CLK_100MHZ_IBUF_BUFG
    SLICE_X44Y47         FDRE                                         r  traffic_junction/traffic_light_simulation/oled_data_reg[11]/C
                         clock pessimism              0.188    14.978    
                         clock uncertainty           -0.035    14.943    
    SLICE_X44Y47         FDRE (Setup_fdre_C_D)        0.029    14.972    traffic_junction/traffic_light_simulation/oled_data_reg[11]
  -------------------------------------------------------------------
                         required time                         14.972    
                         arrival time                         -11.463    
  -------------------------------------------------------------------
                         slack                                  3.509    

Slack (MET) :             3.663ns  (required time - arrival time)
  Source:                 traffic_junction/traffic_light_control/emergency_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            traffic_junction/traffic_light_simulation/oled_data_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.223ns  (logic 1.247ns (20.038%)  route 4.976ns (79.962%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns = ( 14.790 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=329, routed)         1.566     5.087    traffic_junction/traffic_light_control/CLK_100MHZ_IBUF_BUFG
    SLICE_X10Y38         FDRE                                         r  traffic_junction/traffic_light_control/emergency_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y38         FDRE (Prop_fdre_C_Q)         0.518     5.605 r  traffic_junction/traffic_light_control/emergency_reg/Q
                         net (fo=8, routed)           2.291     7.896    traffic_junction/traffic_light_simulation/emergency
    SLICE_X48Y51         LUT6 (Prop_lut6_I5_O)        0.124     8.020 f  traffic_junction/traffic_light_simulation/oled_data[15]_i_35__0/O
                         net (fo=11, routed)          1.233     9.253    traffic_junction/traffic_light_simulation/oled_data[15]_i_35__0_n_0
    SLICE_X43Y50         LUT3 (Prop_lut3_I2_O)        0.154     9.407 f  traffic_junction/traffic_light_simulation/oled_data[5]_i_5__0/O
                         net (fo=5, routed)           0.857    10.264    traffic_junction/traffic_light_simulation/oled_data[5]_i_5__0_n_0
    SLICE_X43Y50         LUT5 (Prop_lut5_I3_O)        0.327    10.591 f  traffic_junction/traffic_light_simulation/oled_data[3]_i_4__0/O
                         net (fo=1, routed)           0.596    11.187    traffic_junction/traffic_light_simulation/oled_data[3]_i_4__0_n_0
    SLICE_X44Y49         LUT6 (Prop_lut6_I3_O)        0.124    11.311 r  traffic_junction/traffic_light_simulation/oled_data[3]_i_1/O
                         net (fo=1, routed)           0.000    11.311    traffic_junction/traffic_light_simulation/p_1_in[3]
    SLICE_X44Y49         FDRE                                         r  traffic_junction/traffic_light_simulation/oled_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK_100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=329, routed)         1.449    14.790    traffic_junction/traffic_light_simulation/CLK_100MHZ_IBUF_BUFG
    SLICE_X44Y49         FDRE                                         r  traffic_junction/traffic_light_simulation/oled_data_reg[3]/C
                         clock pessimism              0.188    14.978    
                         clock uncertainty           -0.035    14.943    
    SLICE_X44Y49         FDRE (Setup_fdre_C_D)        0.031    14.974    traffic_junction/traffic_light_simulation/oled_data_reg[3]
  -------------------------------------------------------------------
                         required time                         14.974    
                         arrival time                         -11.311    
  -------------------------------------------------------------------
                         slack                                  3.663    

Slack (MET) :             3.671ns  (required time - arrival time)
  Source:                 traffic_junction/traffic_light_control/emergency_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            traffic_junction/traffic_light_simulation/oled_data_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.216ns  (logic 1.138ns (18.307%)  route 5.078ns (81.693%))
  Logic Levels:           5  (LUT6=5)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns = ( 14.790 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=329, routed)         1.566     5.087    traffic_junction/traffic_light_control/CLK_100MHZ_IBUF_BUFG
    SLICE_X10Y38         FDRE                                         r  traffic_junction/traffic_light_control/emergency_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y38         FDRE (Prop_fdre_C_Q)         0.518     5.605 f  traffic_junction/traffic_light_control/emergency_reg/Q
                         net (fo=8, routed)           1.875     7.481    traffic_junction/traffic_light_simulation/emergency
    SLICE_X48Y53         LUT6 (Prop_lut6_I0_O)        0.124     7.605 r  traffic_junction/traffic_light_simulation/oled_data[15]_i_32/O
                         net (fo=1, routed)           0.622     8.227    traffic_junction/traffic_light_simulation/oled_data[15]_i_32_n_0
    SLICE_X47Y53         LUT6 (Prop_lut6_I5_O)        0.124     8.351 f  traffic_junction/traffic_light_simulation/oled_data[15]_i_6__2/O
                         net (fo=17, routed)          1.240     9.591    oled_display/emergency_reg
    SLICE_X55Y42         LUT6 (Prop_lut6_I0_O)        0.124     9.715 r  oled_display/oled_data[2]_i_8/O
                         net (fo=1, routed)           0.786    10.501    traffic_junction/traffic_light_simulation/cases_reg[1]_0
    SLICE_X49Y48         LUT6 (Prop_lut6_I4_O)        0.124    10.625 f  traffic_junction/traffic_light_simulation/oled_data[2]_i_4/O
                         net (fo=1, routed)           0.554    11.179    traffic_junction/traffic_light_simulation/oled_data[2]_i_4_n_0
    SLICE_X45Y48         LUT6 (Prop_lut6_I3_O)        0.124    11.303 r  traffic_junction/traffic_light_simulation/oled_data[2]_i_1/O
                         net (fo=1, routed)           0.000    11.303    traffic_junction/traffic_light_simulation/p_1_in[2]
    SLICE_X45Y48         FDRE                                         r  traffic_junction/traffic_light_simulation/oled_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK_100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=329, routed)         1.449    14.790    traffic_junction/traffic_light_simulation/CLK_100MHZ_IBUF_BUFG
    SLICE_X45Y48         FDRE                                         r  traffic_junction/traffic_light_simulation/oled_data_reg[2]/C
                         clock pessimism              0.188    14.978    
                         clock uncertainty           -0.035    14.943    
    SLICE_X45Y48         FDRE (Setup_fdre_C_D)        0.031    14.974    traffic_junction/traffic_light_simulation/oled_data_reg[2]
  -------------------------------------------------------------------
                         required time                         14.974    
                         arrival time                         -11.303    
  -------------------------------------------------------------------
                         slack                                  3.671    

Slack (MET) :             3.787ns  (required time - arrival time)
  Source:                 traffic_junction/traffic_light_control/emergency_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            traffic_junction/traffic_light_simulation/oled_data_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.099ns  (logic 1.250ns (20.494%)  route 4.849ns (79.506%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns = ( 14.790 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=329, routed)         1.566     5.087    traffic_junction/traffic_light_control/CLK_100MHZ_IBUF_BUFG
    SLICE_X10Y38         FDRE                                         r  traffic_junction/traffic_light_control/emergency_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y38         FDRE (Prop_fdre_C_Q)         0.518     5.605 r  traffic_junction/traffic_light_control/emergency_reg/Q
                         net (fo=8, routed)           2.291     7.896    traffic_junction/traffic_light_simulation/emergency
    SLICE_X48Y51         LUT6 (Prop_lut6_I5_O)        0.124     8.020 f  traffic_junction/traffic_light_simulation/oled_data[15]_i_35__0/O
                         net (fo=11, routed)          1.233     9.253    traffic_junction/traffic_light_simulation/oled_data[15]_i_35__0_n_0
    SLICE_X43Y50         LUT2 (Prop_lut2_I0_O)        0.124     9.377 f  traffic_junction/traffic_light_simulation/oled_data[9]_i_2/O
                         net (fo=7, routed)           0.832    10.208    traffic_junction/traffic_light_simulation/oled_data[9]_i_2_n_0
    SLICE_X43Y48         LUT4 (Prop_lut4_I2_O)        0.152    10.360 f  traffic_junction/traffic_light_simulation/oled_data[13]_i_5__1/O
                         net (fo=7, routed)           0.494    10.855    traffic_junction/traffic_light_simulation/oled_data[13]_i_5__1_n_0
    SLICE_X44Y48         LUT6 (Prop_lut6_I4_O)        0.332    11.187 r  traffic_junction/traffic_light_simulation/oled_data[4]_i_1/O
                         net (fo=1, routed)           0.000    11.187    traffic_junction/traffic_light_simulation/p_1_in[4]
    SLICE_X44Y48         FDRE                                         r  traffic_junction/traffic_light_simulation/oled_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK_100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=329, routed)         1.449    14.790    traffic_junction/traffic_light_simulation/CLK_100MHZ_IBUF_BUFG
    SLICE_X44Y48         FDRE                                         r  traffic_junction/traffic_light_simulation/oled_data_reg[4]/C
                         clock pessimism              0.188    14.978    
                         clock uncertainty           -0.035    14.943    
    SLICE_X44Y48         FDRE (Setup_fdre_C_D)        0.031    14.974    traffic_junction/traffic_light_simulation/oled_data_reg[4]
  -------------------------------------------------------------------
                         required time                         14.974    
                         arrival time                         -11.187    
  -------------------------------------------------------------------
                         slack                                  3.787    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 get_clk_20khz/count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            get_clk_20khz/count_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.540ns  (logic 0.413ns (76.452%)  route 0.127ns (23.548%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=329, routed)         0.564     1.447    get_clk_20khz/CLK_100MHZ_IBUF_BUFG
    SLICE_X42Y48         FDRE                                         r  get_clk_20khz/count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y48         FDRE (Prop_fdre_C_Q)         0.164     1.611 r  get_clk_20khz/count_reg[10]/Q
                         net (fo=3, routed)           0.127     1.738    get_clk_20khz/count_reg[10]
    SLICE_X42Y48         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.894 r  get_clk_20khz/count_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     1.894    get_clk_20khz/count_reg[8]_i_1__0_n_0
    SLICE_X42Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.934 r  get_clk_20khz/count_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.934    get_clk_20khz/count_reg[12]_i_1__0_n_0
    SLICE_X42Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.987 r  get_clk_20khz/count_reg[16]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     1.987    get_clk_20khz/count_reg[16]_i_1__0_n_7
    SLICE_X42Y50         FDRE                                         r  get_clk_20khz/count_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=329, routed)         0.832     1.959    get_clk_20khz/CLK_100MHZ_IBUF_BUFG
    SLICE_X42Y50         FDRE                                         r  get_clk_20khz/count_reg[16]/C
                         clock pessimism             -0.244     1.715    
    SLICE_X42Y50         FDRE (Hold_fdre_C_D)         0.134     1.849    get_clk_20khz/count_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.849    
                         arrival time                           1.987    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 get_clk_20khz/count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            get_clk_20khz/count_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.553ns  (logic 0.426ns (77.005%)  route 0.127ns (22.995%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=329, routed)         0.564     1.447    get_clk_20khz/CLK_100MHZ_IBUF_BUFG
    SLICE_X42Y48         FDRE                                         r  get_clk_20khz/count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y48         FDRE (Prop_fdre_C_Q)         0.164     1.611 r  get_clk_20khz/count_reg[10]/Q
                         net (fo=3, routed)           0.127     1.738    get_clk_20khz/count_reg[10]
    SLICE_X42Y48         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.894 r  get_clk_20khz/count_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     1.894    get_clk_20khz/count_reg[8]_i_1__0_n_0
    SLICE_X42Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.934 r  get_clk_20khz/count_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.934    get_clk_20khz/count_reg[12]_i_1__0_n_0
    SLICE_X42Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     2.000 r  get_clk_20khz/count_reg[16]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     2.000    get_clk_20khz/count_reg[16]_i_1__0_n_5
    SLICE_X42Y50         FDRE                                         r  get_clk_20khz/count_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=329, routed)         0.832     1.959    get_clk_20khz/CLK_100MHZ_IBUF_BUFG
    SLICE_X42Y50         FDRE                                         r  get_clk_20khz/count_reg[18]/C
                         clock pessimism             -0.244     1.715    
    SLICE_X42Y50         FDRE (Hold_fdre_C_D)         0.134     1.849    get_clk_20khz/count_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.849    
                         arrival time                           2.000    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 get_clk_20khz/count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            get_clk_20khz/count_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.576ns  (logic 0.449ns (77.923%)  route 0.127ns (22.077%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=329, routed)         0.564     1.447    get_clk_20khz/CLK_100MHZ_IBUF_BUFG
    SLICE_X42Y48         FDRE                                         r  get_clk_20khz/count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y48         FDRE (Prop_fdre_C_Q)         0.164     1.611 r  get_clk_20khz/count_reg[10]/Q
                         net (fo=3, routed)           0.127     1.738    get_clk_20khz/count_reg[10]
    SLICE_X42Y48         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.894 r  get_clk_20khz/count_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     1.894    get_clk_20khz/count_reg[8]_i_1__0_n_0
    SLICE_X42Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.934 r  get_clk_20khz/count_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.934    get_clk_20khz/count_reg[12]_i_1__0_n_0
    SLICE_X42Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     2.023 r  get_clk_20khz/count_reg[16]_i_1__0/O[1]
                         net (fo=1, routed)           0.000     2.023    get_clk_20khz/count_reg[16]_i_1__0_n_6
    SLICE_X42Y50         FDRE                                         r  get_clk_20khz/count_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=329, routed)         0.832     1.959    get_clk_20khz/CLK_100MHZ_IBUF_BUFG
    SLICE_X42Y50         FDRE                                         r  get_clk_20khz/count_reg[17]/C
                         clock pessimism             -0.244     1.715    
    SLICE_X42Y50         FDRE (Hold_fdre_C_D)         0.134     1.849    get_clk_20khz/count_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.849    
                         arrival time                           2.023    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 get_clk_20khz/count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            get_clk_20khz/count_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.578ns  (logic 0.451ns (78.000%)  route 0.127ns (22.000%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=329, routed)         0.564     1.447    get_clk_20khz/CLK_100MHZ_IBUF_BUFG
    SLICE_X42Y48         FDRE                                         r  get_clk_20khz/count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y48         FDRE (Prop_fdre_C_Q)         0.164     1.611 r  get_clk_20khz/count_reg[10]/Q
                         net (fo=3, routed)           0.127     1.738    get_clk_20khz/count_reg[10]
    SLICE_X42Y48         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.894 r  get_clk_20khz/count_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     1.894    get_clk_20khz/count_reg[8]_i_1__0_n_0
    SLICE_X42Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.934 r  get_clk_20khz/count_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.934    get_clk_20khz/count_reg[12]_i_1__0_n_0
    SLICE_X42Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.091     2.025 r  get_clk_20khz/count_reg[16]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     2.025    get_clk_20khz/count_reg[16]_i_1__0_n_4
    SLICE_X42Y50         FDRE                                         r  get_clk_20khz/count_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=329, routed)         0.832     1.959    get_clk_20khz/CLK_100MHZ_IBUF_BUFG
    SLICE_X42Y50         FDRE                                         r  get_clk_20khz/count_reg[19]/C
                         clock pessimism             -0.244     1.715    
    SLICE_X42Y50         FDRE (Hold_fdre_C_D)         0.134     1.849    get_clk_20khz/count_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.849    
                         arrival time                           2.025    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 get_clk_20khz/count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            get_clk_20khz/count_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.580ns  (logic 0.453ns (78.076%)  route 0.127ns (21.924%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=329, routed)         0.564     1.447    get_clk_20khz/CLK_100MHZ_IBUF_BUFG
    SLICE_X42Y48         FDRE                                         r  get_clk_20khz/count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y48         FDRE (Prop_fdre_C_Q)         0.164     1.611 r  get_clk_20khz/count_reg[10]/Q
                         net (fo=3, routed)           0.127     1.738    get_clk_20khz/count_reg[10]
    SLICE_X42Y48         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.894 r  get_clk_20khz/count_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     1.894    get_clk_20khz/count_reg[8]_i_1__0_n_0
    SLICE_X42Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.934 r  get_clk_20khz/count_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.934    get_clk_20khz/count_reg[12]_i_1__0_n_0
    SLICE_X42Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.974 r  get_clk_20khz/count_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     1.974    get_clk_20khz/count_reg[16]_i_1__0_n_0
    SLICE_X42Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.027 r  get_clk_20khz/count_reg[20]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     2.027    get_clk_20khz/count_reg[20]_i_1__0_n_7
    SLICE_X42Y51         FDRE                                         r  get_clk_20khz/count_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=329, routed)         0.832     1.959    get_clk_20khz/CLK_100MHZ_IBUF_BUFG
    SLICE_X42Y51         FDRE                                         r  get_clk_20khz/count_reg[20]/C
                         clock pessimism             -0.244     1.715    
    SLICE_X42Y51         FDRE (Hold_fdre_C_D)         0.134     1.849    get_clk_20khz/count_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.849    
                         arrival time                           2.027    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 get_clk_20khz/count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            get_clk_20khz/count_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.593ns  (logic 0.466ns (78.556%)  route 0.127ns (21.444%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=329, routed)         0.564     1.447    get_clk_20khz/CLK_100MHZ_IBUF_BUFG
    SLICE_X42Y48         FDRE                                         r  get_clk_20khz/count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y48         FDRE (Prop_fdre_C_Q)         0.164     1.611 r  get_clk_20khz/count_reg[10]/Q
                         net (fo=3, routed)           0.127     1.738    get_clk_20khz/count_reg[10]
    SLICE_X42Y48         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.894 r  get_clk_20khz/count_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     1.894    get_clk_20khz/count_reg[8]_i_1__0_n_0
    SLICE_X42Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.934 r  get_clk_20khz/count_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.934    get_clk_20khz/count_reg[12]_i_1__0_n_0
    SLICE_X42Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.974 r  get_clk_20khz/count_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     1.974    get_clk_20khz/count_reg[16]_i_1__0_n_0
    SLICE_X42Y51         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     2.040 r  get_clk_20khz/count_reg[20]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     2.040    get_clk_20khz/count_reg[20]_i_1__0_n_5
    SLICE_X42Y51         FDRE                                         r  get_clk_20khz/count_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=329, routed)         0.832     1.959    get_clk_20khz/CLK_100MHZ_IBUF_BUFG
    SLICE_X42Y51         FDRE                                         r  get_clk_20khz/count_reg[22]/C
                         clock pessimism             -0.244     1.715    
    SLICE_X42Y51         FDRE (Hold_fdre_C_D)         0.134     1.849    get_clk_20khz/count_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.849    
                         arrival time                           2.040    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 get_clk_20khz/count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            get_clk_20khz/count_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.616ns  (logic 0.489ns (79.356%)  route 0.127ns (20.644%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=329, routed)         0.564     1.447    get_clk_20khz/CLK_100MHZ_IBUF_BUFG
    SLICE_X42Y48         FDRE                                         r  get_clk_20khz/count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y48         FDRE (Prop_fdre_C_Q)         0.164     1.611 r  get_clk_20khz/count_reg[10]/Q
                         net (fo=3, routed)           0.127     1.738    get_clk_20khz/count_reg[10]
    SLICE_X42Y48         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.894 r  get_clk_20khz/count_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     1.894    get_clk_20khz/count_reg[8]_i_1__0_n_0
    SLICE_X42Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.934 r  get_clk_20khz/count_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.934    get_clk_20khz/count_reg[12]_i_1__0_n_0
    SLICE_X42Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.974 r  get_clk_20khz/count_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     1.974    get_clk_20khz/count_reg[16]_i_1__0_n_0
    SLICE_X42Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     2.063 r  get_clk_20khz/count_reg[20]_i_1__0/O[1]
                         net (fo=1, routed)           0.000     2.063    get_clk_20khz/count_reg[20]_i_1__0_n_6
    SLICE_X42Y51         FDRE                                         r  get_clk_20khz/count_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=329, routed)         0.832     1.959    get_clk_20khz/CLK_100MHZ_IBUF_BUFG
    SLICE_X42Y51         FDRE                                         r  get_clk_20khz/count_reg[21]/C
                         clock pessimism             -0.244     1.715    
    SLICE_X42Y51         FDRE (Hold_fdre_C_D)         0.134     1.849    get_clk_20khz/count_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.849    
                         arrival time                           2.063    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 audio_capture/sclk_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio_capture/sclk_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.209ns (62.292%)  route 0.127ns (37.708%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=329, routed)         0.583     1.466    audio_capture/CLK_100MHZ_IBUF_BUFG
    SLICE_X2Y77          FDRE                                         r  audio_capture/sclk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y77          FDRE (Prop_fdre_C_Q)         0.164     1.630 r  audio_capture/sclk_reg/Q
                         net (fo=14, routed)          0.127     1.757    audio_capture/J_MIC3_Pin4_OBUF
    SLICE_X2Y77          LUT6 (Prop_lut6_I5_O)        0.045     1.802 r  audio_capture/sclk_i_1/O
                         net (fo=1, routed)           0.000     1.802    audio_capture/sclk_i_1_n_0
    SLICE_X2Y77          FDRE                                         r  audio_capture/sclk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=329, routed)         0.850     1.978    audio_capture/CLK_100MHZ_IBUF_BUFG
    SLICE_X2Y77          FDRE                                         r  audio_capture/sclk_reg/C
                         clock pessimism             -0.512     1.466    
    SLICE_X2Y77          FDRE (Hold_fdre_C_D)         0.121     1.587    audio_capture/sclk_reg
  -------------------------------------------------------------------
                         required time                         -1.587    
                         arrival time                           1.802    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 get_clk_20khz/count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            get_clk_20khz/count_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.618ns  (logic 0.491ns (79.423%)  route 0.127ns (20.577%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=329, routed)         0.564     1.447    get_clk_20khz/CLK_100MHZ_IBUF_BUFG
    SLICE_X42Y48         FDRE                                         r  get_clk_20khz/count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y48         FDRE (Prop_fdre_C_Q)         0.164     1.611 r  get_clk_20khz/count_reg[10]/Q
                         net (fo=3, routed)           0.127     1.738    get_clk_20khz/count_reg[10]
    SLICE_X42Y48         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.894 r  get_clk_20khz/count_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     1.894    get_clk_20khz/count_reg[8]_i_1__0_n_0
    SLICE_X42Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.934 r  get_clk_20khz/count_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.934    get_clk_20khz/count_reg[12]_i_1__0_n_0
    SLICE_X42Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.974 r  get_clk_20khz/count_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     1.974    get_clk_20khz/count_reg[16]_i_1__0_n_0
    SLICE_X42Y51         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.091     2.065 r  get_clk_20khz/count_reg[20]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     2.065    get_clk_20khz/count_reg[20]_i_1__0_n_4
    SLICE_X42Y51         FDRE                                         r  get_clk_20khz/count_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=329, routed)         0.832     1.959    get_clk_20khz/CLK_100MHZ_IBUF_BUFG
    SLICE_X42Y51         FDRE                                         r  get_clk_20khz/count_reg[23]/C
                         clock pessimism             -0.244     1.715    
    SLICE_X42Y51         FDRE (Hold_fdre_C_D)         0.134     1.849    get_clk_20khz/count_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.849    
                         arrival time                           2.065    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 get_clk_1hz/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            get_clk_1hz/output_clk_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.186ns (54.460%)  route 0.156ns (45.540%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=329, routed)         0.562     1.445    get_clk_1hz/CLK_100MHZ_IBUF_BUFG
    SLICE_X41Y52         FDRE                                         r  get_clk_1hz/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y52         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  get_clk_1hz/count_reg[1]/Q
                         net (fo=3, routed)           0.156     1.742    get_clk_1hz/count_reg[1]
    SLICE_X39Y53         LUT6 (Prop_lut6_I4_O)        0.045     1.787 r  get_clk_1hz/output_clk_i_1__1/O
                         net (fo=1, routed)           0.000     1.787    get_clk_1hz/output_clk_i_1__1_n_0
    SLICE_X39Y53         FDRE                                         r  get_clk_1hz/output_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=329, routed)         0.829     1.957    get_clk_1hz/CLK_100MHZ_IBUF_BUFG
    SLICE_X39Y53         FDRE                                         r  get_clk_1hz/output_clk_reg/C
                         clock pessimism             -0.478     1.479    
    SLICE_X39Y53         FDRE (Hold_fdre_C_D)         0.091     1.570    get_clk_1hz/output_clk_reg
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.787    
  -------------------------------------------------------------------
                         slack                                  0.217    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK_100MHZ }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y2    settings_display/oled_data_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y4    settings_display/oled_data_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y5    settings_display/oled_data_reg_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y1    settings_display/oled_data_reg_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y3    qr_code/oled_data_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y6    qr_code/oled_data_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y7    qr_code/oled_data_reg_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y0    qr_code/oled_data_reg_3/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  CLK_100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X4Y76    audio_capture/count2_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X10Y38   traffic_junction/traffic_light_control/emergency_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X10Y38   traffic_junction/traffic_light_control/start_counter_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X9Y12    oled_task_b/LD12_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X9Y11    oled_task_b/oled_data_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X9Y11    oled_task_b/oled_data_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y11    oled_task_b/oled_data_reg[13]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X9Y11    oled_task_b/oled_data_reg[15]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y11    oled_task_b/oled_data_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y11    oled_task_b/oled_data_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X9Y11    oled_task_b/oled_data_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X4Y76    audio_capture/count2_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X4Y76    audio_capture/count2_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X4Y76    audio_capture/count2_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X4Y76    audio_capture/count2_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X4Y77    audio_capture/count2_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X4Y77    audio_capture/count2_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X4Y77    audio_capture/count2_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X4Y77    audio_capture/count2_reg[7]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X7Y25    audio_volume_indicator/oled_data_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X43Y48   traffic_junction/traffic_light_simulation/oled_data_reg[0]/C



