{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 21 15:14:46 2012 " "Info: Processing started: Wed Nov 21 15:14:46 2012" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off uart_txd -c uart_txd " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off uart_txd -c uart_txd" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_txd.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file uart_txd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 uart_txd-a " "Info: Found design unit 1: uart_txd-a" {  } { { "uart_txd.vhd" "" { Text "C:/Users/Administrator/Desktop/3c10/uart_txd.vhd" 16 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 uart_txd " "Info: Found entity 1: uart_txd" {  } { { "uart_txd.vhd" "" { Text "C:/Users/Administrator/Desktop/3c10/uart_txd.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "uart_txd " "Info: Elaborating entity \"uart_txd\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "txd_sta uart_txd.vhd(52) " "Warning (10492): VHDL Process Statement warning at uart_txd.vhd(52): signal \"txd_sta\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "uart_txd.vhd" "" { Text "C:/Users/Administrator/Desktop/3c10/uart_txd.vhd" 52 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "txd_sig uart_txd.vhd(54) " "Warning (10492): VHDL Process Statement warning at uart_txd.vhd(54): signal \"txd_sig\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "uart_txd.vhd" "" { Text "C:/Users/Administrator/Desktop/3c10/uart_txd.vhd" 54 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "txd_ck uart_txd.vhd(55) " "Warning (10492): VHDL Process Statement warning at uart_txd.vhd(55): signal \"txd_ck\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "uart_txd.vhd" "" { Text "C:/Users/Administrator/Desktop/3c10/uart_txd.vhd" 55 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clk_sig_2ms uart_txd.vhd(71) " "Warning (10492): VHDL Process Statement warning at uart_txd.vhd(71): signal \"clk_sig_2ms\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "uart_txd.vhd" "" { Text "C:/Users/Administrator/Desktop/3c10/uart_txd.vhd" 71 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "txd_ok_sig uart_txd.vhd(48) " "Warning (10631): VHDL Process Statement warning at uart_txd.vhd(48): inferring latch(es) for signal or variable \"txd_ok_sig\", which holds its previous value in one or more paths through the process" {  } { { "uart_txd.vhd" "" { Text "C:/Users/Administrator/Desktop/3c10/uart_txd.vhd" 48 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "txd_out_sig uart_txd.vhd(48) " "Warning (10631): VHDL Process Statement warning at uart_txd.vhd(48): inferring latch(es) for signal or variable \"txd_out_sig\", which holds its previous value in one or more paths through the process" {  } { { "uart_txd.vhd" "" { Text "C:/Users/Administrator/Desktop/3c10/uart_txd.vhd" 48 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "txd_out_sig\[0\] uart_txd.vhd(48) " "Info (10041): Inferred latch for \"txd_out_sig\[0\]\" at uart_txd.vhd(48)" {  } { { "uart_txd.vhd" "" { Text "C:/Users/Administrator/Desktop/3c10/uart_txd.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "txd_out_sig\[1\] uart_txd.vhd(48) " "Info (10041): Inferred latch for \"txd_out_sig\[1\]\" at uart_txd.vhd(48)" {  } { { "uart_txd.vhd" "" { Text "C:/Users/Administrator/Desktop/3c10/uart_txd.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "txd_out_sig\[2\] uart_txd.vhd(48) " "Info (10041): Inferred latch for \"txd_out_sig\[2\]\" at uart_txd.vhd(48)" {  } { { "uart_txd.vhd" "" { Text "C:/Users/Administrator/Desktop/3c10/uart_txd.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "txd_out_sig\[3\] uart_txd.vhd(48) " "Info (10041): Inferred latch for \"txd_out_sig\[3\]\" at uart_txd.vhd(48)" {  } { { "uart_txd.vhd" "" { Text "C:/Users/Administrator/Desktop/3c10/uart_txd.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "txd_out_sig\[4\] uart_txd.vhd(48) " "Info (10041): Inferred latch for \"txd_out_sig\[4\]\" at uart_txd.vhd(48)" {  } { { "uart_txd.vhd" "" { Text "C:/Users/Administrator/Desktop/3c10/uart_txd.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "txd_out_sig\[5\] uart_txd.vhd(48) " "Info (10041): Inferred latch for \"txd_out_sig\[5\]\" at uart_txd.vhd(48)" {  } { { "uart_txd.vhd" "" { Text "C:/Users/Administrator/Desktop/3c10/uart_txd.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "txd_out_sig\[6\] uart_txd.vhd(48) " "Info (10041): Inferred latch for \"txd_out_sig\[6\]\" at uart_txd.vhd(48)" {  } { { "uart_txd.vhd" "" { Text "C:/Users/Administrator/Desktop/3c10/uart_txd.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "txd_out_sig\[7\] uart_txd.vhd(48) " "Info (10041): Inferred latch for \"txd_out_sig\[7\]\" at uart_txd.vhd(48)" {  } { { "uart_txd.vhd" "" { Text "C:/Users/Administrator/Desktop/3c10/uart_txd.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "txd_out_sig\[8\] uart_txd.vhd(48) " "Info (10041): Inferred latch for \"txd_out_sig\[8\]\" at uart_txd.vhd(48)" {  } { { "uart_txd.vhd" "" { Text "C:/Users/Administrator/Desktop/3c10/uart_txd.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "txd_out_sig\[9\] uart_txd.vhd(48) " "Info (10041): Inferred latch for \"txd_out_sig\[9\]\" at uart_txd.vhd(48)" {  } { { "uart_txd.vhd" "" { Text "C:/Users/Administrator/Desktop/3c10/uart_txd.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "txd_ok_sig uart_txd.vhd(48) " "Info (10041): Inferred latch for \"txd_ok_sig\" at uart_txd.vhd(48)" {  } { { "uart_txd.vhd" "" { Text "C:/Users/Administrator/Desktop/3c10/uart_txd.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_PRESET_POWER_UP" "" "Info: Registers with preset signals will power-up high" {  } { { "uart_txd.vhd" "" { Text "C:/Users/Administrator/Desktop/3c10/uart_txd.vhd" 57 -1 0 } }  } 0 0 "Registers with preset signals will power-up high" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_DEV_CLRN_SETS_REGISTERS" "" "Info: DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 0 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_CREATED_ALOAD_CCT" "" "Warning: Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "txd_sta txd_sta~_emulated txd_sta~latch " "Warning (13310): Register \"txd_sta\" is converted into an equivalent circuit using register \"txd_sta~_emulated\" and latch \"txd_sta~latch\"" {  } { { "uart_txd.vhd" "" { Text "C:/Users/Administrator/Desktop/3c10/uart_txd.vhd" 22 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_DUP_LATCH_INFO_HDR" "" "Info: Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IOPT_MLS_DUP_LATCH_INFO" "txd_sta~latch txd_ok_sig " "Info: Duplicate LATCH primitive \"txd_sta~latch\" merged with LATCH primitive \"txd_ok_sig\"" {  } { { "uart_txd.vhd" "" { Text "C:/Users/Administrator/Desktop/3c10/uart_txd.vhd" 22 -1 0 } }  } 0 0 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "" 0 -1}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Info: Timing-Driven Synthesis is running" {  } {  } 0 0 "Timing-Driven Synthesis is running" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Warning: Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk_2ms " "Warning (15610): No output dependent on input pin \"clk_2ms\"" {  } { { "uart_txd.vhd" "" { Text "C:/Users/Administrator/Desktop/3c10/uart_txd.vhd" 7 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "116 " "Info: Implemented 116 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Info: Implemented 11 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "2 " "Info: Implemented 2 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "103 " "Info: Implemented 103 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 10 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "231 " "Info: Peak virtual memory: 231 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 21 15:14:48 2012 " "Info: Processing ended: Wed Nov 21 15:14:48 2012" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
