
P03.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00009078  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000048c  08009208  08009208  00019208  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08009694  08009694  00020208  2**0
                  CONTENTS
  4 .ARM          00000008  08009694  08009694  00019694  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800969c  0800969c  00020208  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800969c  0800969c  0001969c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080096a0  080096a0  000196a0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000208  20000000  080096a4  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000918  20000208  080098ac  00020208  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000b20  080098ac  00020b20  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020208  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00020238  2**0
                  CONTENTS, READONLY
 13 .debug_info   0001a054  00000000  00000000  0002027b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00003696  00000000  00000000  0003a2cf  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001838  00000000  00000000  0003d968  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 000012ab  00000000  00000000  0003f1a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0002937b  00000000  00000000  0004044b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0001cb0e  00000000  00000000  000697c6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000fa5f2  00000000  00000000  000862d4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00007710  00000000  00000000  001808c8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000007e  00000000  00000000  00187fd8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000208 	.word	0x20000208
 80001ac:	00000000 	.word	0x00000000
 80001b0:	080091f0 	.word	0x080091f0

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	2000020c 	.word	0x2000020c
 80001cc:	080091f0 	.word	0x080091f0

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <strlen>:
 8000270:	4603      	mov	r3, r0
 8000272:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000276:	2a00      	cmp	r2, #0
 8000278:	d1fb      	bne.n	8000272 <strlen+0x2>
 800027a:	1a18      	subs	r0, r3, r0
 800027c:	3801      	subs	r0, #1
 800027e:	4770      	bx	lr

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	; 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_uldivmod>:
 8000ba8:	b953      	cbnz	r3, 8000bc0 <__aeabi_uldivmod+0x18>
 8000baa:	b94a      	cbnz	r2, 8000bc0 <__aeabi_uldivmod+0x18>
 8000bac:	2900      	cmp	r1, #0
 8000bae:	bf08      	it	eq
 8000bb0:	2800      	cmpeq	r0, #0
 8000bb2:	bf1c      	itt	ne
 8000bb4:	f04f 31ff 	movne.w	r1, #4294967295
 8000bb8:	f04f 30ff 	movne.w	r0, #4294967295
 8000bbc:	f000 b970 	b.w	8000ea0 <__aeabi_idiv0>
 8000bc0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000bc4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000bc8:	f000 f806 	bl	8000bd8 <__udivmoddi4>
 8000bcc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000bd0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000bd4:	b004      	add	sp, #16
 8000bd6:	4770      	bx	lr

08000bd8 <__udivmoddi4>:
 8000bd8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000bdc:	9e08      	ldr	r6, [sp, #32]
 8000bde:	460d      	mov	r5, r1
 8000be0:	4604      	mov	r4, r0
 8000be2:	460f      	mov	r7, r1
 8000be4:	2b00      	cmp	r3, #0
 8000be6:	d14a      	bne.n	8000c7e <__udivmoddi4+0xa6>
 8000be8:	428a      	cmp	r2, r1
 8000bea:	4694      	mov	ip, r2
 8000bec:	d965      	bls.n	8000cba <__udivmoddi4+0xe2>
 8000bee:	fab2 f382 	clz	r3, r2
 8000bf2:	b143      	cbz	r3, 8000c06 <__udivmoddi4+0x2e>
 8000bf4:	fa02 fc03 	lsl.w	ip, r2, r3
 8000bf8:	f1c3 0220 	rsb	r2, r3, #32
 8000bfc:	409f      	lsls	r7, r3
 8000bfe:	fa20 f202 	lsr.w	r2, r0, r2
 8000c02:	4317      	orrs	r7, r2
 8000c04:	409c      	lsls	r4, r3
 8000c06:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000c0a:	fa1f f58c 	uxth.w	r5, ip
 8000c0e:	fbb7 f1fe 	udiv	r1, r7, lr
 8000c12:	0c22      	lsrs	r2, r4, #16
 8000c14:	fb0e 7711 	mls	r7, lr, r1, r7
 8000c18:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8000c1c:	fb01 f005 	mul.w	r0, r1, r5
 8000c20:	4290      	cmp	r0, r2
 8000c22:	d90a      	bls.n	8000c3a <__udivmoddi4+0x62>
 8000c24:	eb1c 0202 	adds.w	r2, ip, r2
 8000c28:	f101 37ff 	add.w	r7, r1, #4294967295
 8000c2c:	f080 811c 	bcs.w	8000e68 <__udivmoddi4+0x290>
 8000c30:	4290      	cmp	r0, r2
 8000c32:	f240 8119 	bls.w	8000e68 <__udivmoddi4+0x290>
 8000c36:	3902      	subs	r1, #2
 8000c38:	4462      	add	r2, ip
 8000c3a:	1a12      	subs	r2, r2, r0
 8000c3c:	b2a4      	uxth	r4, r4
 8000c3e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000c42:	fb0e 2210 	mls	r2, lr, r0, r2
 8000c46:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000c4a:	fb00 f505 	mul.w	r5, r0, r5
 8000c4e:	42a5      	cmp	r5, r4
 8000c50:	d90a      	bls.n	8000c68 <__udivmoddi4+0x90>
 8000c52:	eb1c 0404 	adds.w	r4, ip, r4
 8000c56:	f100 32ff 	add.w	r2, r0, #4294967295
 8000c5a:	f080 8107 	bcs.w	8000e6c <__udivmoddi4+0x294>
 8000c5e:	42a5      	cmp	r5, r4
 8000c60:	f240 8104 	bls.w	8000e6c <__udivmoddi4+0x294>
 8000c64:	4464      	add	r4, ip
 8000c66:	3802      	subs	r0, #2
 8000c68:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000c6c:	1b64      	subs	r4, r4, r5
 8000c6e:	2100      	movs	r1, #0
 8000c70:	b11e      	cbz	r6, 8000c7a <__udivmoddi4+0xa2>
 8000c72:	40dc      	lsrs	r4, r3
 8000c74:	2300      	movs	r3, #0
 8000c76:	e9c6 4300 	strd	r4, r3, [r6]
 8000c7a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c7e:	428b      	cmp	r3, r1
 8000c80:	d908      	bls.n	8000c94 <__udivmoddi4+0xbc>
 8000c82:	2e00      	cmp	r6, #0
 8000c84:	f000 80ed 	beq.w	8000e62 <__udivmoddi4+0x28a>
 8000c88:	2100      	movs	r1, #0
 8000c8a:	e9c6 0500 	strd	r0, r5, [r6]
 8000c8e:	4608      	mov	r0, r1
 8000c90:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c94:	fab3 f183 	clz	r1, r3
 8000c98:	2900      	cmp	r1, #0
 8000c9a:	d149      	bne.n	8000d30 <__udivmoddi4+0x158>
 8000c9c:	42ab      	cmp	r3, r5
 8000c9e:	d302      	bcc.n	8000ca6 <__udivmoddi4+0xce>
 8000ca0:	4282      	cmp	r2, r0
 8000ca2:	f200 80f8 	bhi.w	8000e96 <__udivmoddi4+0x2be>
 8000ca6:	1a84      	subs	r4, r0, r2
 8000ca8:	eb65 0203 	sbc.w	r2, r5, r3
 8000cac:	2001      	movs	r0, #1
 8000cae:	4617      	mov	r7, r2
 8000cb0:	2e00      	cmp	r6, #0
 8000cb2:	d0e2      	beq.n	8000c7a <__udivmoddi4+0xa2>
 8000cb4:	e9c6 4700 	strd	r4, r7, [r6]
 8000cb8:	e7df      	b.n	8000c7a <__udivmoddi4+0xa2>
 8000cba:	b902      	cbnz	r2, 8000cbe <__udivmoddi4+0xe6>
 8000cbc:	deff      	udf	#255	; 0xff
 8000cbe:	fab2 f382 	clz	r3, r2
 8000cc2:	2b00      	cmp	r3, #0
 8000cc4:	f040 8090 	bne.w	8000de8 <__udivmoddi4+0x210>
 8000cc8:	1a8a      	subs	r2, r1, r2
 8000cca:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000cce:	fa1f fe8c 	uxth.w	lr, ip
 8000cd2:	2101      	movs	r1, #1
 8000cd4:	fbb2 f5f7 	udiv	r5, r2, r7
 8000cd8:	fb07 2015 	mls	r0, r7, r5, r2
 8000cdc:	0c22      	lsrs	r2, r4, #16
 8000cde:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 8000ce2:	fb0e f005 	mul.w	r0, lr, r5
 8000ce6:	4290      	cmp	r0, r2
 8000ce8:	d908      	bls.n	8000cfc <__udivmoddi4+0x124>
 8000cea:	eb1c 0202 	adds.w	r2, ip, r2
 8000cee:	f105 38ff 	add.w	r8, r5, #4294967295
 8000cf2:	d202      	bcs.n	8000cfa <__udivmoddi4+0x122>
 8000cf4:	4290      	cmp	r0, r2
 8000cf6:	f200 80cb 	bhi.w	8000e90 <__udivmoddi4+0x2b8>
 8000cfa:	4645      	mov	r5, r8
 8000cfc:	1a12      	subs	r2, r2, r0
 8000cfe:	b2a4      	uxth	r4, r4
 8000d00:	fbb2 f0f7 	udiv	r0, r2, r7
 8000d04:	fb07 2210 	mls	r2, r7, r0, r2
 8000d08:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000d0c:	fb0e fe00 	mul.w	lr, lr, r0
 8000d10:	45a6      	cmp	lr, r4
 8000d12:	d908      	bls.n	8000d26 <__udivmoddi4+0x14e>
 8000d14:	eb1c 0404 	adds.w	r4, ip, r4
 8000d18:	f100 32ff 	add.w	r2, r0, #4294967295
 8000d1c:	d202      	bcs.n	8000d24 <__udivmoddi4+0x14c>
 8000d1e:	45a6      	cmp	lr, r4
 8000d20:	f200 80bb 	bhi.w	8000e9a <__udivmoddi4+0x2c2>
 8000d24:	4610      	mov	r0, r2
 8000d26:	eba4 040e 	sub.w	r4, r4, lr
 8000d2a:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000d2e:	e79f      	b.n	8000c70 <__udivmoddi4+0x98>
 8000d30:	f1c1 0720 	rsb	r7, r1, #32
 8000d34:	408b      	lsls	r3, r1
 8000d36:	fa22 fc07 	lsr.w	ip, r2, r7
 8000d3a:	ea4c 0c03 	orr.w	ip, ip, r3
 8000d3e:	fa05 f401 	lsl.w	r4, r5, r1
 8000d42:	fa20 f307 	lsr.w	r3, r0, r7
 8000d46:	40fd      	lsrs	r5, r7
 8000d48:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000d4c:	4323      	orrs	r3, r4
 8000d4e:	fbb5 f8f9 	udiv	r8, r5, r9
 8000d52:	fa1f fe8c 	uxth.w	lr, ip
 8000d56:	fb09 5518 	mls	r5, r9, r8, r5
 8000d5a:	0c1c      	lsrs	r4, r3, #16
 8000d5c:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000d60:	fb08 f50e 	mul.w	r5, r8, lr
 8000d64:	42a5      	cmp	r5, r4
 8000d66:	fa02 f201 	lsl.w	r2, r2, r1
 8000d6a:	fa00 f001 	lsl.w	r0, r0, r1
 8000d6e:	d90b      	bls.n	8000d88 <__udivmoddi4+0x1b0>
 8000d70:	eb1c 0404 	adds.w	r4, ip, r4
 8000d74:	f108 3aff 	add.w	sl, r8, #4294967295
 8000d78:	f080 8088 	bcs.w	8000e8c <__udivmoddi4+0x2b4>
 8000d7c:	42a5      	cmp	r5, r4
 8000d7e:	f240 8085 	bls.w	8000e8c <__udivmoddi4+0x2b4>
 8000d82:	f1a8 0802 	sub.w	r8, r8, #2
 8000d86:	4464      	add	r4, ip
 8000d88:	1b64      	subs	r4, r4, r5
 8000d8a:	b29d      	uxth	r5, r3
 8000d8c:	fbb4 f3f9 	udiv	r3, r4, r9
 8000d90:	fb09 4413 	mls	r4, r9, r3, r4
 8000d94:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000d98:	fb03 fe0e 	mul.w	lr, r3, lr
 8000d9c:	45a6      	cmp	lr, r4
 8000d9e:	d908      	bls.n	8000db2 <__udivmoddi4+0x1da>
 8000da0:	eb1c 0404 	adds.w	r4, ip, r4
 8000da4:	f103 35ff 	add.w	r5, r3, #4294967295
 8000da8:	d26c      	bcs.n	8000e84 <__udivmoddi4+0x2ac>
 8000daa:	45a6      	cmp	lr, r4
 8000dac:	d96a      	bls.n	8000e84 <__udivmoddi4+0x2ac>
 8000dae:	3b02      	subs	r3, #2
 8000db0:	4464      	add	r4, ip
 8000db2:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000db6:	fba3 9502 	umull	r9, r5, r3, r2
 8000dba:	eba4 040e 	sub.w	r4, r4, lr
 8000dbe:	42ac      	cmp	r4, r5
 8000dc0:	46c8      	mov	r8, r9
 8000dc2:	46ae      	mov	lr, r5
 8000dc4:	d356      	bcc.n	8000e74 <__udivmoddi4+0x29c>
 8000dc6:	d053      	beq.n	8000e70 <__udivmoddi4+0x298>
 8000dc8:	b156      	cbz	r6, 8000de0 <__udivmoddi4+0x208>
 8000dca:	ebb0 0208 	subs.w	r2, r0, r8
 8000dce:	eb64 040e 	sbc.w	r4, r4, lr
 8000dd2:	fa04 f707 	lsl.w	r7, r4, r7
 8000dd6:	40ca      	lsrs	r2, r1
 8000dd8:	40cc      	lsrs	r4, r1
 8000dda:	4317      	orrs	r7, r2
 8000ddc:	e9c6 7400 	strd	r7, r4, [r6]
 8000de0:	4618      	mov	r0, r3
 8000de2:	2100      	movs	r1, #0
 8000de4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000de8:	f1c3 0120 	rsb	r1, r3, #32
 8000dec:	fa02 fc03 	lsl.w	ip, r2, r3
 8000df0:	fa20 f201 	lsr.w	r2, r0, r1
 8000df4:	fa25 f101 	lsr.w	r1, r5, r1
 8000df8:	409d      	lsls	r5, r3
 8000dfa:	432a      	orrs	r2, r5
 8000dfc:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000e00:	fa1f fe8c 	uxth.w	lr, ip
 8000e04:	fbb1 f0f7 	udiv	r0, r1, r7
 8000e08:	fb07 1510 	mls	r5, r7, r0, r1
 8000e0c:	0c11      	lsrs	r1, r2, #16
 8000e0e:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 8000e12:	fb00 f50e 	mul.w	r5, r0, lr
 8000e16:	428d      	cmp	r5, r1
 8000e18:	fa04 f403 	lsl.w	r4, r4, r3
 8000e1c:	d908      	bls.n	8000e30 <__udivmoddi4+0x258>
 8000e1e:	eb1c 0101 	adds.w	r1, ip, r1
 8000e22:	f100 38ff 	add.w	r8, r0, #4294967295
 8000e26:	d22f      	bcs.n	8000e88 <__udivmoddi4+0x2b0>
 8000e28:	428d      	cmp	r5, r1
 8000e2a:	d92d      	bls.n	8000e88 <__udivmoddi4+0x2b0>
 8000e2c:	3802      	subs	r0, #2
 8000e2e:	4461      	add	r1, ip
 8000e30:	1b49      	subs	r1, r1, r5
 8000e32:	b292      	uxth	r2, r2
 8000e34:	fbb1 f5f7 	udiv	r5, r1, r7
 8000e38:	fb07 1115 	mls	r1, r7, r5, r1
 8000e3c:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000e40:	fb05 f10e 	mul.w	r1, r5, lr
 8000e44:	4291      	cmp	r1, r2
 8000e46:	d908      	bls.n	8000e5a <__udivmoddi4+0x282>
 8000e48:	eb1c 0202 	adds.w	r2, ip, r2
 8000e4c:	f105 38ff 	add.w	r8, r5, #4294967295
 8000e50:	d216      	bcs.n	8000e80 <__udivmoddi4+0x2a8>
 8000e52:	4291      	cmp	r1, r2
 8000e54:	d914      	bls.n	8000e80 <__udivmoddi4+0x2a8>
 8000e56:	3d02      	subs	r5, #2
 8000e58:	4462      	add	r2, ip
 8000e5a:	1a52      	subs	r2, r2, r1
 8000e5c:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000e60:	e738      	b.n	8000cd4 <__udivmoddi4+0xfc>
 8000e62:	4631      	mov	r1, r6
 8000e64:	4630      	mov	r0, r6
 8000e66:	e708      	b.n	8000c7a <__udivmoddi4+0xa2>
 8000e68:	4639      	mov	r1, r7
 8000e6a:	e6e6      	b.n	8000c3a <__udivmoddi4+0x62>
 8000e6c:	4610      	mov	r0, r2
 8000e6e:	e6fb      	b.n	8000c68 <__udivmoddi4+0x90>
 8000e70:	4548      	cmp	r0, r9
 8000e72:	d2a9      	bcs.n	8000dc8 <__udivmoddi4+0x1f0>
 8000e74:	ebb9 0802 	subs.w	r8, r9, r2
 8000e78:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000e7c:	3b01      	subs	r3, #1
 8000e7e:	e7a3      	b.n	8000dc8 <__udivmoddi4+0x1f0>
 8000e80:	4645      	mov	r5, r8
 8000e82:	e7ea      	b.n	8000e5a <__udivmoddi4+0x282>
 8000e84:	462b      	mov	r3, r5
 8000e86:	e794      	b.n	8000db2 <__udivmoddi4+0x1da>
 8000e88:	4640      	mov	r0, r8
 8000e8a:	e7d1      	b.n	8000e30 <__udivmoddi4+0x258>
 8000e8c:	46d0      	mov	r8, sl
 8000e8e:	e77b      	b.n	8000d88 <__udivmoddi4+0x1b0>
 8000e90:	3d02      	subs	r5, #2
 8000e92:	4462      	add	r2, ip
 8000e94:	e732      	b.n	8000cfc <__udivmoddi4+0x124>
 8000e96:	4608      	mov	r0, r1
 8000e98:	e70a      	b.n	8000cb0 <__udivmoddi4+0xd8>
 8000e9a:	4464      	add	r4, ip
 8000e9c:	3802      	subs	r0, #2
 8000e9e:	e742      	b.n	8000d26 <__udivmoddi4+0x14e>

08000ea0 <__aeabi_idiv0>:
 8000ea0:	4770      	bx	lr
 8000ea2:	bf00      	nop

08000ea4 <I2Cx_MspInit>:
  * @brief  Initializes I2C MSP.
  * @param  i2c_handler  I2C handler
  * @retval None
  */
static void I2Cx_MspInit(I2C_HandleTypeDef *i2c_handler)
{
 8000ea4:	b580      	push	{r7, lr}
 8000ea6:	b08a      	sub	sp, #40	; 0x28
 8000ea8:	af00      	add	r7, sp, #0
 8000eaa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef  gpio_init_structure;

  /*** Configure the GPIOs ***/
  /* Enable GPIO clock */
  DISCOVERY_I2Cx_SCL_SDA_GPIO_CLK_ENABLE();
 8000eac:	4b27      	ldr	r3, [pc, #156]	; (8000f4c <I2Cx_MspInit+0xa8>)
 8000eae:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000eb0:	4a26      	ldr	r2, [pc, #152]	; (8000f4c <I2Cx_MspInit+0xa8>)
 8000eb2:	f043 0302 	orr.w	r3, r3, #2
 8000eb6:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000eb8:	4b24      	ldr	r3, [pc, #144]	; (8000f4c <I2Cx_MspInit+0xa8>)
 8000eba:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000ebc:	f003 0302 	and.w	r3, r3, #2
 8000ec0:	613b      	str	r3, [r7, #16]
 8000ec2:	693b      	ldr	r3, [r7, #16]

  /* Configure I2C Tx, Rx as alternate function */
  gpio_init_structure.Pin = DISCOVERY_I2Cx_SCL_PIN | DISCOVERY_I2Cx_SDA_PIN;
 8000ec4:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8000ec8:	617b      	str	r3, [r7, #20]
  gpio_init_structure.Mode = GPIO_MODE_AF_OD;
 8000eca:	2312      	movs	r3, #18
 8000ecc:	61bb      	str	r3, [r7, #24]
  gpio_init_structure.Pull = GPIO_PULLUP;
 8000ece:	2301      	movs	r3, #1
 8000ed0:	61fb      	str	r3, [r7, #28]
  gpio_init_structure.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000ed2:	2303      	movs	r3, #3
 8000ed4:	623b      	str	r3, [r7, #32]
  gpio_init_structure.Alternate = DISCOVERY_I2Cx_SCL_SDA_AF;
 8000ed6:	2304      	movs	r3, #4
 8000ed8:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(DISCOVERY_I2Cx_SCL_SDA_GPIO_PORT, &gpio_init_structure);
 8000eda:	f107 0314 	add.w	r3, r7, #20
 8000ede:	4619      	mov	r1, r3
 8000ee0:	481b      	ldr	r0, [pc, #108]	; (8000f50 <I2Cx_MspInit+0xac>)
 8000ee2:	f001 fd4d 	bl	8002980 <HAL_GPIO_Init>

  HAL_GPIO_Init(DISCOVERY_I2Cx_SCL_SDA_GPIO_PORT, &gpio_init_structure);
 8000ee6:	f107 0314 	add.w	r3, r7, #20
 8000eea:	4619      	mov	r1, r3
 8000eec:	4818      	ldr	r0, [pc, #96]	; (8000f50 <I2Cx_MspInit+0xac>)
 8000eee:	f001 fd47 	bl	8002980 <HAL_GPIO_Init>

  /*** Configure the I2C peripheral ***/
  /* Enable I2C clock */
  DISCOVERY_I2Cx_CLK_ENABLE();
 8000ef2:	4b16      	ldr	r3, [pc, #88]	; (8000f4c <I2Cx_MspInit+0xa8>)
 8000ef4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000ef6:	4a15      	ldr	r2, [pc, #84]	; (8000f4c <I2Cx_MspInit+0xa8>)
 8000ef8:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8000efc:	6593      	str	r3, [r2, #88]	; 0x58
 8000efe:	4b13      	ldr	r3, [pc, #76]	; (8000f4c <I2Cx_MspInit+0xa8>)
 8000f00:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000f02:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8000f06:	60fb      	str	r3, [r7, #12]
 8000f08:	68fb      	ldr	r3, [r7, #12]

  /* Force the I2C peripheral clock reset */
  DISCOVERY_I2Cx_FORCE_RESET();
 8000f0a:	4b10      	ldr	r3, [pc, #64]	; (8000f4c <I2Cx_MspInit+0xa8>)
 8000f0c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000f0e:	4a0f      	ldr	r2, [pc, #60]	; (8000f4c <I2Cx_MspInit+0xa8>)
 8000f10:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8000f14:	6393      	str	r3, [r2, #56]	; 0x38

  /* Release the I2C peripheral clock reset */
  DISCOVERY_I2Cx_RELEASE_RESET();
 8000f16:	4b0d      	ldr	r3, [pc, #52]	; (8000f4c <I2Cx_MspInit+0xa8>)
 8000f18:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000f1a:	4a0c      	ldr	r2, [pc, #48]	; (8000f4c <I2Cx_MspInit+0xa8>)
 8000f1c:	f423 0380 	bic.w	r3, r3, #4194304	; 0x400000
 8000f20:	6393      	str	r3, [r2, #56]	; 0x38

  /* Enable and set I2Cx Interrupt to a lower priority */
  HAL_NVIC_SetPriority(DISCOVERY_I2Cx_EV_IRQn, 0x0F, 0);
 8000f22:	2200      	movs	r2, #0
 8000f24:	210f      	movs	r1, #15
 8000f26:	2021      	movs	r0, #33	; 0x21
 8000f28:	f001 fbe7 	bl	80026fa <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DISCOVERY_I2Cx_EV_IRQn);
 8000f2c:	2021      	movs	r0, #33	; 0x21
 8000f2e:	f001 fc00 	bl	8002732 <HAL_NVIC_EnableIRQ>

  /* Enable and set I2Cx Interrupt to a lower priority */
  HAL_NVIC_SetPriority(DISCOVERY_I2Cx_ER_IRQn, 0x0F, 0);
 8000f32:	2200      	movs	r2, #0
 8000f34:	210f      	movs	r1, #15
 8000f36:	2022      	movs	r0, #34	; 0x22
 8000f38:	f001 fbdf 	bl	80026fa <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DISCOVERY_I2Cx_ER_IRQn);
 8000f3c:	2022      	movs	r0, #34	; 0x22
 8000f3e:	f001 fbf8 	bl	8002732 <HAL_NVIC_EnableIRQ>
}
 8000f42:	bf00      	nop
 8000f44:	3728      	adds	r7, #40	; 0x28
 8000f46:	46bd      	mov	sp, r7
 8000f48:	bd80      	pop	{r7, pc}
 8000f4a:	bf00      	nop
 8000f4c:	40021000 	.word	0x40021000
 8000f50:	48000400 	.word	0x48000400

08000f54 <I2Cx_Init>:
  * @brief  Initializes I2C HAL.
  * @param  i2c_handler  I2C handler
  * @retval None
  */
static void I2Cx_Init(I2C_HandleTypeDef *i2c_handler)
{
 8000f54:	b580      	push	{r7, lr}
 8000f56:	b082      	sub	sp, #8
 8000f58:	af00      	add	r7, sp, #0
 8000f5a:	6078      	str	r0, [r7, #4]
  /* I2C configuration */
  i2c_handler->Instance              = DISCOVERY_I2Cx;
 8000f5c:	687b      	ldr	r3, [r7, #4]
 8000f5e:	4a12      	ldr	r2, [pc, #72]	; (8000fa8 <I2Cx_Init+0x54>)
 8000f60:	601a      	str	r2, [r3, #0]
  i2c_handler->Init.Timing           = DISCOVERY_I2Cx_TIMING;
 8000f62:	687b      	ldr	r3, [r7, #4]
 8000f64:	4a11      	ldr	r2, [pc, #68]	; (8000fac <I2Cx_Init+0x58>)
 8000f66:	605a      	str	r2, [r3, #4]
  i2c_handler->Init.OwnAddress1      = 0;
 8000f68:	687b      	ldr	r3, [r7, #4]
 8000f6a:	2200      	movs	r2, #0
 8000f6c:	609a      	str	r2, [r3, #8]
  i2c_handler->Init.AddressingMode   = I2C_ADDRESSINGMODE_7BIT;
 8000f6e:	687b      	ldr	r3, [r7, #4]
 8000f70:	2201      	movs	r2, #1
 8000f72:	60da      	str	r2, [r3, #12]
  i2c_handler->Init.DualAddressMode  = I2C_DUALADDRESS_DISABLE;
 8000f74:	687b      	ldr	r3, [r7, #4]
 8000f76:	2200      	movs	r2, #0
 8000f78:	611a      	str	r2, [r3, #16]
  i2c_handler->Init.OwnAddress2      = 0;
 8000f7a:	687b      	ldr	r3, [r7, #4]
 8000f7c:	2200      	movs	r2, #0
 8000f7e:	615a      	str	r2, [r3, #20]
  i2c_handler->Init.GeneralCallMode  = I2C_GENERALCALL_DISABLE;
 8000f80:	687b      	ldr	r3, [r7, #4]
 8000f82:	2200      	movs	r2, #0
 8000f84:	61da      	str	r2, [r3, #28]
  i2c_handler->Init.NoStretchMode    = I2C_NOSTRETCH_DISABLE;
 8000f86:	687b      	ldr	r3, [r7, #4]
 8000f88:	2200      	movs	r2, #0
 8000f8a:	621a      	str	r2, [r3, #32]

  /* Init the I2C */
  I2Cx_MspInit(i2c_handler);
 8000f8c:	6878      	ldr	r0, [r7, #4]
 8000f8e:	f7ff ff89 	bl	8000ea4 <I2Cx_MspInit>
  HAL_I2C_Init(i2c_handler);
 8000f92:	6878      	ldr	r0, [r7, #4]
 8000f94:	f001 ffcd 	bl	8002f32 <HAL_I2C_Init>
  
  /**Configure Analogue filter */
  HAL_I2CEx_ConfigAnalogFilter(i2c_handler, I2C_ANALOGFILTER_ENABLE);  
 8000f98:	2100      	movs	r1, #0
 8000f9a:	6878      	ldr	r0, [r7, #4]
 8000f9c:	f002 fd84 	bl	8003aa8 <HAL_I2CEx_ConfigAnalogFilter>
}
 8000fa0:	bf00      	nop
 8000fa2:	3708      	adds	r7, #8
 8000fa4:	46bd      	mov	sp, r7
 8000fa6:	bd80      	pop	{r7, pc}
 8000fa8:	40005800 	.word	0x40005800
 8000fac:	00702681 	.word	0x00702681

08000fb0 <I2Cx_ReadMultiple>:
  * @param  Buffer  Pointer to data buffer
  * @param  Length  Length of the data
  * @retval HAL status
  */
static HAL_StatusTypeDef I2Cx_ReadMultiple(I2C_HandleTypeDef *i2c_handler, uint8_t Addr, uint16_t Reg, uint16_t MemAddress, uint8_t *Buffer, uint16_t Length)
{
 8000fb0:	b580      	push	{r7, lr}
 8000fb2:	b08a      	sub	sp, #40	; 0x28
 8000fb4:	af04      	add	r7, sp, #16
 8000fb6:	60f8      	str	r0, [r7, #12]
 8000fb8:	4608      	mov	r0, r1
 8000fba:	4611      	mov	r1, r2
 8000fbc:	461a      	mov	r2, r3
 8000fbe:	4603      	mov	r3, r0
 8000fc0:	72fb      	strb	r3, [r7, #11]
 8000fc2:	460b      	mov	r3, r1
 8000fc4:	813b      	strh	r3, [r7, #8]
 8000fc6:	4613      	mov	r3, r2
 8000fc8:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status = HAL_OK;
 8000fca:	2300      	movs	r3, #0
 8000fcc:	75fb      	strb	r3, [r7, #23]

  status = HAL_I2C_Mem_Read(i2c_handler, Addr, (uint16_t)Reg, MemAddress, Buffer, Length, 1000);
 8000fce:	7afb      	ldrb	r3, [r7, #11]
 8000fd0:	b299      	uxth	r1, r3
 8000fd2:	88f8      	ldrh	r0, [r7, #6]
 8000fd4:	893a      	ldrh	r2, [r7, #8]
 8000fd6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000fda:	9302      	str	r3, [sp, #8]
 8000fdc:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8000fde:	9301      	str	r3, [sp, #4]
 8000fe0:	6a3b      	ldr	r3, [r7, #32]
 8000fe2:	9300      	str	r3, [sp, #0]
 8000fe4:	4603      	mov	r3, r0
 8000fe6:	68f8      	ldr	r0, [r7, #12]
 8000fe8:	f002 f982 	bl	80032f0 <HAL_I2C_Mem_Read>
 8000fec:	4603      	mov	r3, r0
 8000fee:	75fb      	strb	r3, [r7, #23]

  /* Check the communication status */
  if(status != HAL_OK)
 8000ff0:	7dfb      	ldrb	r3, [r7, #23]
 8000ff2:	2b00      	cmp	r3, #0
 8000ff4:	d004      	beq.n	8001000 <I2Cx_ReadMultiple+0x50>
  {
    /* I2C error occured */
    I2Cx_Error(i2c_handler, Addr);
 8000ff6:	7afb      	ldrb	r3, [r7, #11]
 8000ff8:	4619      	mov	r1, r3
 8000ffa:	68f8      	ldr	r0, [r7, #12]
 8000ffc:	f000 f832 	bl	8001064 <I2Cx_Error>
  }
  return status;
 8001000:	7dfb      	ldrb	r3, [r7, #23]
}
 8001002:	4618      	mov	r0, r3
 8001004:	3718      	adds	r7, #24
 8001006:	46bd      	mov	sp, r7
 8001008:	bd80      	pop	{r7, pc}

0800100a <I2Cx_WriteMultiple>:
  * @param  Buffer  The target register value to be written
  * @param  Length  buffer size to be written
  * @retval HAL status
  */
static HAL_StatusTypeDef I2Cx_WriteMultiple(I2C_HandleTypeDef *i2c_handler, uint8_t Addr, uint16_t Reg, uint16_t MemAddress, uint8_t *Buffer, uint16_t Length)
{
 800100a:	b580      	push	{r7, lr}
 800100c:	b08a      	sub	sp, #40	; 0x28
 800100e:	af04      	add	r7, sp, #16
 8001010:	60f8      	str	r0, [r7, #12]
 8001012:	4608      	mov	r0, r1
 8001014:	4611      	mov	r1, r2
 8001016:	461a      	mov	r2, r3
 8001018:	4603      	mov	r3, r0
 800101a:	72fb      	strb	r3, [r7, #11]
 800101c:	460b      	mov	r3, r1
 800101e:	813b      	strh	r3, [r7, #8]
 8001020:	4613      	mov	r3, r2
 8001022:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status = HAL_OK;
 8001024:	2300      	movs	r3, #0
 8001026:	75fb      	strb	r3, [r7, #23]

  status = HAL_I2C_Mem_Write(i2c_handler, Addr, (uint16_t)Reg, MemAddress, Buffer, Length, 1000);
 8001028:	7afb      	ldrb	r3, [r7, #11]
 800102a:	b299      	uxth	r1, r3
 800102c:	88f8      	ldrh	r0, [r7, #6]
 800102e:	893a      	ldrh	r2, [r7, #8]
 8001030:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001034:	9302      	str	r3, [sp, #8]
 8001036:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8001038:	9301      	str	r3, [sp, #4]
 800103a:	6a3b      	ldr	r3, [r7, #32]
 800103c:	9300      	str	r3, [sp, #0]
 800103e:	4603      	mov	r3, r0
 8001040:	68f8      	ldr	r0, [r7, #12]
 8001042:	f002 f841 	bl	80030c8 <HAL_I2C_Mem_Write>
 8001046:	4603      	mov	r3, r0
 8001048:	75fb      	strb	r3, [r7, #23]

  /* Check the communication status */
  if(status != HAL_OK)
 800104a:	7dfb      	ldrb	r3, [r7, #23]
 800104c:	2b00      	cmp	r3, #0
 800104e:	d004      	beq.n	800105a <I2Cx_WriteMultiple+0x50>
  {
    /* Re-Initiaize the I2C Bus */
    I2Cx_Error(i2c_handler, Addr);
 8001050:	7afb      	ldrb	r3, [r7, #11]
 8001052:	4619      	mov	r1, r3
 8001054:	68f8      	ldr	r0, [r7, #12]
 8001056:	f000 f805 	bl	8001064 <I2Cx_Error>
  }
  return status;
 800105a:	7dfb      	ldrb	r3, [r7, #23]
}
 800105c:	4618      	mov	r0, r3
 800105e:	3718      	adds	r7, #24
 8001060:	46bd      	mov	sp, r7
 8001062:	bd80      	pop	{r7, pc}

08001064 <I2Cx_Error>:
  * @param  i2c_handler  I2C handler
  * @param  Addr  I2C Address
  * @retval None
  */
static void I2Cx_Error(I2C_HandleTypeDef *i2c_handler, uint8_t Addr)
{
 8001064:	b580      	push	{r7, lr}
 8001066:	b082      	sub	sp, #8
 8001068:	af00      	add	r7, sp, #0
 800106a:	6078      	str	r0, [r7, #4]
 800106c:	460b      	mov	r3, r1
 800106e:	70fb      	strb	r3, [r7, #3]
  /* De-initialize the I2C communication bus */
  HAL_I2C_DeInit(i2c_handler);
 8001070:	6878      	ldr	r0, [r7, #4]
 8001072:	f001 fff9 	bl	8003068 <HAL_I2C_DeInit>
  
  /* Re-Initialize the I2C communication bus */
  I2Cx_Init(i2c_handler);
 8001076:	6878      	ldr	r0, [r7, #4]
 8001078:	f7ff ff6c 	bl	8000f54 <I2Cx_Init>
}
 800107c:	bf00      	nop
 800107e:	3708      	adds	r7, #8
 8001080:	46bd      	mov	sp, r7
 8001082:	bd80      	pop	{r7, pc}

08001084 <SENSOR_IO_Init>:
/**
  * @brief  Initializes Sensors low level.
  * @retval None
  */
void SENSOR_IO_Init(void)
{
 8001084:	b580      	push	{r7, lr}
 8001086:	af00      	add	r7, sp, #0
  I2Cx_Init(&hI2cHandler);
 8001088:	4802      	ldr	r0, [pc, #8]	; (8001094 <SENSOR_IO_Init+0x10>)
 800108a:	f7ff ff63 	bl	8000f54 <I2Cx_Init>
}
 800108e:	bf00      	nop
 8001090:	bd80      	pop	{r7, pc}
 8001092:	bf00      	nop
 8001094:	20000224 	.word	0x20000224

08001098 <SENSOR_IO_Write>:
  * @param  Reg  Reg address
  * @param  Value  Data to be written
  * @retval None
  */
void SENSOR_IO_Write(uint8_t Addr, uint8_t Reg, uint8_t Value)
{
 8001098:	b580      	push	{r7, lr}
 800109a:	b084      	sub	sp, #16
 800109c:	af02      	add	r7, sp, #8
 800109e:	4603      	mov	r3, r0
 80010a0:	71fb      	strb	r3, [r7, #7]
 80010a2:	460b      	mov	r3, r1
 80010a4:	71bb      	strb	r3, [r7, #6]
 80010a6:	4613      	mov	r3, r2
 80010a8:	717b      	strb	r3, [r7, #5]
  I2Cx_WriteMultiple(&hI2cHandler, Addr, (uint16_t)Reg, I2C_MEMADD_SIZE_8BIT,(uint8_t*)&Value, 1);
 80010aa:	79bb      	ldrb	r3, [r7, #6]
 80010ac:	b29a      	uxth	r2, r3
 80010ae:	79f9      	ldrb	r1, [r7, #7]
 80010b0:	2301      	movs	r3, #1
 80010b2:	9301      	str	r3, [sp, #4]
 80010b4:	1d7b      	adds	r3, r7, #5
 80010b6:	9300      	str	r3, [sp, #0]
 80010b8:	2301      	movs	r3, #1
 80010ba:	4803      	ldr	r0, [pc, #12]	; (80010c8 <SENSOR_IO_Write+0x30>)
 80010bc:	f7ff ffa5 	bl	800100a <I2Cx_WriteMultiple>
}
 80010c0:	bf00      	nop
 80010c2:	3708      	adds	r7, #8
 80010c4:	46bd      	mov	sp, r7
 80010c6:	bd80      	pop	{r7, pc}
 80010c8:	20000224 	.word	0x20000224

080010cc <SENSOR_IO_Read>:
  * @param  Addr  I2C address
  * @param  Reg  Reg address
  * @retval Data to be read
  */
uint8_t SENSOR_IO_Read(uint8_t Addr, uint8_t Reg)
{
 80010cc:	b580      	push	{r7, lr}
 80010ce:	b086      	sub	sp, #24
 80010d0:	af02      	add	r7, sp, #8
 80010d2:	4603      	mov	r3, r0
 80010d4:	460a      	mov	r2, r1
 80010d6:	71fb      	strb	r3, [r7, #7]
 80010d8:	4613      	mov	r3, r2
 80010da:	71bb      	strb	r3, [r7, #6]
  uint8_t read_value = 0;
 80010dc:	2300      	movs	r3, #0
 80010de:	73fb      	strb	r3, [r7, #15]

  I2Cx_ReadMultiple(&hI2cHandler, Addr, Reg, I2C_MEMADD_SIZE_8BIT, (uint8_t*)&read_value, 1);
 80010e0:	79bb      	ldrb	r3, [r7, #6]
 80010e2:	b29a      	uxth	r2, r3
 80010e4:	79f9      	ldrb	r1, [r7, #7]
 80010e6:	2301      	movs	r3, #1
 80010e8:	9301      	str	r3, [sp, #4]
 80010ea:	f107 030f 	add.w	r3, r7, #15
 80010ee:	9300      	str	r3, [sp, #0]
 80010f0:	2301      	movs	r3, #1
 80010f2:	4804      	ldr	r0, [pc, #16]	; (8001104 <SENSOR_IO_Read+0x38>)
 80010f4:	f7ff ff5c 	bl	8000fb0 <I2Cx_ReadMultiple>

  return read_value;
 80010f8:	7bfb      	ldrb	r3, [r7, #15]
}
 80010fa:	4618      	mov	r0, r3
 80010fc:	3710      	adds	r7, #16
 80010fe:	46bd      	mov	sp, r7
 8001100:	bd80      	pop	{r7, pc}
 8001102:	bf00      	nop
 8001104:	20000224 	.word	0x20000224

08001108 <SENSOR_IO_ReadMultiple>:
  * @param  Buffer  Pointer to data buffer
  * @param  Length  Length of the data
  * @retval HAL status
  */
uint16_t SENSOR_IO_ReadMultiple(uint8_t Addr, uint8_t Reg, uint8_t *Buffer, uint16_t Length)
{
 8001108:	b580      	push	{r7, lr}
 800110a:	b084      	sub	sp, #16
 800110c:	af02      	add	r7, sp, #8
 800110e:	603a      	str	r2, [r7, #0]
 8001110:	461a      	mov	r2, r3
 8001112:	4603      	mov	r3, r0
 8001114:	71fb      	strb	r3, [r7, #7]
 8001116:	460b      	mov	r3, r1
 8001118:	71bb      	strb	r3, [r7, #6]
 800111a:	4613      	mov	r3, r2
 800111c:	80bb      	strh	r3, [r7, #4]
 return I2Cx_ReadMultiple(&hI2cHandler, Addr, (uint16_t)Reg, I2C_MEMADD_SIZE_8BIT, Buffer, Length);
 800111e:	79bb      	ldrb	r3, [r7, #6]
 8001120:	b29a      	uxth	r2, r3
 8001122:	79f9      	ldrb	r1, [r7, #7]
 8001124:	88bb      	ldrh	r3, [r7, #4]
 8001126:	9301      	str	r3, [sp, #4]
 8001128:	683b      	ldr	r3, [r7, #0]
 800112a:	9300      	str	r3, [sp, #0]
 800112c:	2301      	movs	r3, #1
 800112e:	4804      	ldr	r0, [pc, #16]	; (8001140 <SENSOR_IO_ReadMultiple+0x38>)
 8001130:	f7ff ff3e 	bl	8000fb0 <I2Cx_ReadMultiple>
 8001134:	4603      	mov	r3, r0
 8001136:	b29b      	uxth	r3, r3
}
 8001138:	4618      	mov	r0, r3
 800113a:	3708      	adds	r7, #8
 800113c:	46bd      	mov	sp, r7
 800113e:	bd80      	pop	{r7, pc}
 8001140:	20000224 	.word	0x20000224

08001144 <BSP_ACCELERO_Init>:
/**
  * @brief  Initialize the ACCELERO.
  * @retval ACCELERO_OK or ACCELERO_ERROR
  */
ACCELERO_StatusTypeDef BSP_ACCELERO_Init(void)
{  
 8001144:	b580      	push	{r7, lr}
 8001146:	b084      	sub	sp, #16
 8001148:	af00      	add	r7, sp, #0
  ACCELERO_StatusTypeDef ret = ACCELERO_OK;
 800114a:	2300      	movs	r3, #0
 800114c:	73fb      	strb	r3, [r7, #15]
  uint16_t ctrl = 0x0000;
 800114e:	2300      	movs	r3, #0
 8001150:	81bb      	strh	r3, [r7, #12]
  ACCELERO_InitTypeDef LSM6DSL_InitStructure;

  if(Lsm6dslAccDrv.ReadID() != LSM6DSL_ACC_GYRO_WHO_AM_I)
 8001152:	4b19      	ldr	r3, [pc, #100]	; (80011b8 <BSP_ACCELERO_Init+0x74>)
 8001154:	689b      	ldr	r3, [r3, #8]
 8001156:	4798      	blx	r3
 8001158:	4603      	mov	r3, r0
 800115a:	2b6a      	cmp	r3, #106	; 0x6a
 800115c:	d002      	beq.n	8001164 <BSP_ACCELERO_Init+0x20>
  {
    ret = ACCELERO_ERROR;
 800115e:	2301      	movs	r3, #1
 8001160:	73fb      	strb	r3, [r7, #15]
 8001162:	e024      	b.n	80011ae <BSP_ACCELERO_Init+0x6a>
  }
  else
  {
    /* Initialize the ACCELERO accelerometer driver structure */
    AccelerometerDrv = &Lsm6dslAccDrv;
 8001164:	4b15      	ldr	r3, [pc, #84]	; (80011bc <BSP_ACCELERO_Init+0x78>)
 8001166:	4a14      	ldr	r2, [pc, #80]	; (80011b8 <BSP_ACCELERO_Init+0x74>)
 8001168:	601a      	str	r2, [r3, #0]
  
    /* MEMS configuration ------------------------------------------------------*/
    /* Fill the ACCELERO accelerometer structure */
    LSM6DSL_InitStructure.AccOutput_DataRate = LSM6DSL_ODR_52Hz;
 800116a:	2330      	movs	r3, #48	; 0x30
 800116c:	717b      	strb	r3, [r7, #5]
    LSM6DSL_InitStructure.Axes_Enable = 0;
 800116e:	2300      	movs	r3, #0
 8001170:	71bb      	strb	r3, [r7, #6]
    LSM6DSL_InitStructure.AccFull_Scale = LSM6DSL_ACC_FULLSCALE_2G;
 8001172:	2300      	movs	r3, #0
 8001174:	72bb      	strb	r3, [r7, #10]
    LSM6DSL_InitStructure.BlockData_Update = LSM6DSL_BDU_BLOCK_UPDATE;
 8001176:	2340      	movs	r3, #64	; 0x40
 8001178:	723b      	strb	r3, [r7, #8]
    LSM6DSL_InitStructure.High_Resolution = 0;
 800117a:	2300      	movs	r3, #0
 800117c:	71fb      	strb	r3, [r7, #7]
    LSM6DSL_InitStructure.Communication_Mode = 0;
 800117e:	2300      	movs	r3, #0
 8001180:	72fb      	strb	r3, [r7, #11]
        
    /* Configure MEMS: data rate, full scale  */
    ctrl =  (LSM6DSL_InitStructure.AccOutput_DataRate | LSM6DSL_InitStructure.AccFull_Scale);
 8001182:	797a      	ldrb	r2, [r7, #5]
 8001184:	7abb      	ldrb	r3, [r7, #10]
 8001186:	4313      	orrs	r3, r2
 8001188:	b2db      	uxtb	r3, r3
 800118a:	81bb      	strh	r3, [r7, #12]
    
    /* Configure MEMS: BDU and Auto-increment for multi read/write */
    ctrl |= ((LSM6DSL_InitStructure.BlockData_Update | LSM6DSL_ACC_GYRO_IF_INC_ENABLED) << 8);
 800118c:	7a3b      	ldrb	r3, [r7, #8]
 800118e:	f043 0304 	orr.w	r3, r3, #4
 8001192:	b2db      	uxtb	r3, r3
 8001194:	021b      	lsls	r3, r3, #8
 8001196:	b21a      	sxth	r2, r3
 8001198:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 800119c:	4313      	orrs	r3, r2
 800119e:	b21b      	sxth	r3, r3
 80011a0:	81bb      	strh	r3, [r7, #12]

    /* Configure the ACCELERO accelerometer main parameters */
    AccelerometerDrv->Init(ctrl);
 80011a2:	4b06      	ldr	r3, [pc, #24]	; (80011bc <BSP_ACCELERO_Init+0x78>)
 80011a4:	681b      	ldr	r3, [r3, #0]
 80011a6:	681b      	ldr	r3, [r3, #0]
 80011a8:	89ba      	ldrh	r2, [r7, #12]
 80011aa:	4610      	mov	r0, r2
 80011ac:	4798      	blx	r3
  }  

  return ret;
 80011ae:	7bfb      	ldrb	r3, [r7, #15]
}
 80011b0:	4618      	mov	r0, r3
 80011b2:	3710      	adds	r7, #16
 80011b4:	46bd      	mov	sp, r7
 80011b6:	bd80      	pop	{r7, pc}
 80011b8:	20000000 	.word	0x20000000
 80011bc:	20000278 	.word	0x20000278

080011c0 <BSP_ACCELERO_AccGetXYZ>:
  * @param  pDataXYZ Pointer on 3 angular accelerations table with  
  *                  pDataXYZ[0] = X axis, pDataXYZ[1] = Y axis, pDataXYZ[2] = Z axis
  * @retval None
  */
void BSP_ACCELERO_AccGetXYZ(int16_t *pDataXYZ)
{
 80011c0:	b580      	push	{r7, lr}
 80011c2:	b082      	sub	sp, #8
 80011c4:	af00      	add	r7, sp, #0
 80011c6:	6078      	str	r0, [r7, #4]
  if(AccelerometerDrv != NULL)
 80011c8:	4b08      	ldr	r3, [pc, #32]	; (80011ec <BSP_ACCELERO_AccGetXYZ+0x2c>)
 80011ca:	681b      	ldr	r3, [r3, #0]
 80011cc:	2b00      	cmp	r3, #0
 80011ce:	d009      	beq.n	80011e4 <BSP_ACCELERO_AccGetXYZ+0x24>
  {
    if(AccelerometerDrv->GetXYZ != NULL)
 80011d0:	4b06      	ldr	r3, [pc, #24]	; (80011ec <BSP_ACCELERO_AccGetXYZ+0x2c>)
 80011d2:	681b      	ldr	r3, [r3, #0]
 80011d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80011d6:	2b00      	cmp	r3, #0
 80011d8:	d004      	beq.n	80011e4 <BSP_ACCELERO_AccGetXYZ+0x24>
    {   
      AccelerometerDrv->GetXYZ(pDataXYZ);
 80011da:	4b04      	ldr	r3, [pc, #16]	; (80011ec <BSP_ACCELERO_AccGetXYZ+0x2c>)
 80011dc:	681b      	ldr	r3, [r3, #0]
 80011de:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80011e0:	6878      	ldr	r0, [r7, #4]
 80011e2:	4798      	blx	r3
    }
  }
}
 80011e4:	bf00      	nop
 80011e6:	3708      	adds	r7, #8
 80011e8:	46bd      	mov	sp, r7
 80011ea:	bd80      	pop	{r7, pc}
 80011ec:	20000278 	.word	0x20000278

080011f0 <LSM6DSL_AccInit>:
/**
  * @brief  Set LSM6DSL Accelerometer Initialization.
  * @param  InitStruct: Init parameters
  */
void LSM6DSL_AccInit(uint16_t InitStruct)
{  
 80011f0:	b580      	push	{r7, lr}
 80011f2:	b084      	sub	sp, #16
 80011f4:	af00      	add	r7, sp, #0
 80011f6:	4603      	mov	r3, r0
 80011f8:	80fb      	strh	r3, [r7, #6]
  uint8_t ctrl = 0x00;
 80011fa:	2300      	movs	r3, #0
 80011fc:	73fb      	strb	r3, [r7, #15]
  uint8_t tmp;

  /* Read CTRL1_XL */
  tmp = SENSOR_IO_Read(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL1_XL);
 80011fe:	2110      	movs	r1, #16
 8001200:	20d4      	movs	r0, #212	; 0xd4
 8001202:	f7ff ff63 	bl	80010cc <SENSOR_IO_Read>
 8001206:	4603      	mov	r3, r0
 8001208:	73bb      	strb	r3, [r7, #14]

  /* Write value to ACC MEMS CTRL1_XL register: FS and Data Rate */
  ctrl = (uint8_t) InitStruct;
 800120a:	88fb      	ldrh	r3, [r7, #6]
 800120c:	73fb      	strb	r3, [r7, #15]
  tmp &= ~(0xFC);
 800120e:	7bbb      	ldrb	r3, [r7, #14]
 8001210:	f003 0303 	and.w	r3, r3, #3
 8001214:	73bb      	strb	r3, [r7, #14]
  tmp |= ctrl;
 8001216:	7bba      	ldrb	r2, [r7, #14]
 8001218:	7bfb      	ldrb	r3, [r7, #15]
 800121a:	4313      	orrs	r3, r2
 800121c:	73bb      	strb	r3, [r7, #14]
  SENSOR_IO_Write(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL1_XL, tmp);
 800121e:	7bbb      	ldrb	r3, [r7, #14]
 8001220:	461a      	mov	r2, r3
 8001222:	2110      	movs	r1, #16
 8001224:	20d4      	movs	r0, #212	; 0xd4
 8001226:	f7ff ff37 	bl	8001098 <SENSOR_IO_Write>

  /* Read CTRL3_C */
  tmp = SENSOR_IO_Read(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL3_C);
 800122a:	2112      	movs	r1, #18
 800122c:	20d4      	movs	r0, #212	; 0xd4
 800122e:	f7ff ff4d 	bl	80010cc <SENSOR_IO_Read>
 8001232:	4603      	mov	r3, r0
 8001234:	73bb      	strb	r3, [r7, #14]

  /* Write value to ACC MEMS CTRL3_C register: BDU and Auto-increment */
  ctrl = ((uint8_t) (InitStruct >> 8));
 8001236:	88fb      	ldrh	r3, [r7, #6]
 8001238:	0a1b      	lsrs	r3, r3, #8
 800123a:	b29b      	uxth	r3, r3
 800123c:	73fb      	strb	r3, [r7, #15]
  tmp &= ~(0x44);
 800123e:	7bbb      	ldrb	r3, [r7, #14]
 8001240:	f023 0344 	bic.w	r3, r3, #68	; 0x44
 8001244:	73bb      	strb	r3, [r7, #14]
  tmp |= ctrl; 
 8001246:	7bba      	ldrb	r2, [r7, #14]
 8001248:	7bfb      	ldrb	r3, [r7, #15]
 800124a:	4313      	orrs	r3, r2
 800124c:	73bb      	strb	r3, [r7, #14]
  SENSOR_IO_Write(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL3_C, tmp);
 800124e:	7bbb      	ldrb	r3, [r7, #14]
 8001250:	461a      	mov	r2, r3
 8001252:	2112      	movs	r1, #18
 8001254:	20d4      	movs	r0, #212	; 0xd4
 8001256:	f7ff ff1f 	bl	8001098 <SENSOR_IO_Write>
}
 800125a:	bf00      	nop
 800125c:	3710      	adds	r7, #16
 800125e:	46bd      	mov	sp, r7
 8001260:	bd80      	pop	{r7, pc}

08001262 <LSM6DSL_AccDeInit>:

/**
  * @brief  LSM6DSL Accelerometer De-initialization.
  */
void LSM6DSL_AccDeInit(void)
{
 8001262:	b580      	push	{r7, lr}
 8001264:	b082      	sub	sp, #8
 8001266:	af00      	add	r7, sp, #0
  uint8_t ctrl = 0x00;
 8001268:	2300      	movs	r3, #0
 800126a:	71fb      	strb	r3, [r7, #7]
  
  /* Read control register 1 value */
  ctrl = SENSOR_IO_Read(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL1_XL);
 800126c:	2110      	movs	r1, #16
 800126e:	20d4      	movs	r0, #212	; 0xd4
 8001270:	f7ff ff2c 	bl	80010cc <SENSOR_IO_Read>
 8001274:	4603      	mov	r3, r0
 8001276:	71fb      	strb	r3, [r7, #7]

  /* Clear ODR bits */
  ctrl &= ~(LSM6DSL_ODR_BITPOSITION);
 8001278:	79fb      	ldrb	r3, [r7, #7]
 800127a:	f003 030f 	and.w	r3, r3, #15
 800127e:	71fb      	strb	r3, [r7, #7]

  /* Set Power down */
  ctrl |= LSM6DSL_ODR_POWER_DOWN;
  
  /* write back control register */
  SENSOR_IO_Write(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL1_XL, ctrl);
 8001280:	79fb      	ldrb	r3, [r7, #7]
 8001282:	461a      	mov	r2, r3
 8001284:	2110      	movs	r1, #16
 8001286:	20d4      	movs	r0, #212	; 0xd4
 8001288:	f7ff ff06 	bl	8001098 <SENSOR_IO_Write>
}
 800128c:	bf00      	nop
 800128e:	3708      	adds	r7, #8
 8001290:	46bd      	mov	sp, r7
 8001292:	bd80      	pop	{r7, pc}

08001294 <LSM6DSL_AccReadID>:
/**
  * @brief  Read LSM6DSL ID.
  * @retval ID 
  */
uint8_t LSM6DSL_AccReadID(void)
{  
 8001294:	b580      	push	{r7, lr}
 8001296:	af00      	add	r7, sp, #0
  /* IO interface initialization */
  SENSOR_IO_Init();
 8001298:	f7ff fef4 	bl	8001084 <SENSOR_IO_Init>
  /* Read value at Who am I register address */
  return (SENSOR_IO_Read(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_WHO_AM_I_REG));
 800129c:	210f      	movs	r1, #15
 800129e:	20d4      	movs	r0, #212	; 0xd4
 80012a0:	f7ff ff14 	bl	80010cc <SENSOR_IO_Read>
 80012a4:	4603      	mov	r3, r0
}
 80012a6:	4618      	mov	r0, r3
 80012a8:	bd80      	pop	{r7, pc}

080012aa <LSM6DSL_AccLowPower>:
/**
  * @brief  Set/Unset Accelerometer in low power mode.
  * @param  status 0 means disable Low Power Mode, otherwise Low Power Mode is enabled
  */
void LSM6DSL_AccLowPower(uint16_t status)
{
 80012aa:	b580      	push	{r7, lr}
 80012ac:	b084      	sub	sp, #16
 80012ae:	af00      	add	r7, sp, #0
 80012b0:	4603      	mov	r3, r0
 80012b2:	80fb      	strh	r3, [r7, #6]
  uint8_t ctrl = 0x00;
 80012b4:	2300      	movs	r3, #0
 80012b6:	73fb      	strb	r3, [r7, #15]
  
  /* Read CTRL6_C value */
  ctrl = SENSOR_IO_Read(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL6_C);
 80012b8:	2115      	movs	r1, #21
 80012ba:	20d4      	movs	r0, #212	; 0xd4
 80012bc:	f7ff ff06 	bl	80010cc <SENSOR_IO_Read>
 80012c0:	4603      	mov	r3, r0
 80012c2:	73fb      	strb	r3, [r7, #15]

  /* Clear Low Power Mode bit */
  ctrl &= ~(0x10);
 80012c4:	7bfb      	ldrb	r3, [r7, #15]
 80012c6:	f023 0310 	bic.w	r3, r3, #16
 80012ca:	73fb      	strb	r3, [r7, #15]

  /* Set Low Power Mode */
  if(status)
 80012cc:	88fb      	ldrh	r3, [r7, #6]
 80012ce:	2b00      	cmp	r3, #0
 80012d0:	d003      	beq.n	80012da <LSM6DSL_AccLowPower+0x30>
  {
    ctrl |= LSM6DSL_ACC_GYRO_LP_XL_ENABLED;
 80012d2:	7bfb      	ldrb	r3, [r7, #15]
 80012d4:	f043 0310 	orr.w	r3, r3, #16
 80012d8:	73fb      	strb	r3, [r7, #15]
  {
    ctrl |= LSM6DSL_ACC_GYRO_LP_XL_DISABLED;
  }
  
  /* write back control register */
  SENSOR_IO_Write(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL6_C, ctrl);
 80012da:	7bfb      	ldrb	r3, [r7, #15]
 80012dc:	461a      	mov	r2, r3
 80012de:	2115      	movs	r1, #21
 80012e0:	20d4      	movs	r0, #212	; 0xd4
 80012e2:	f7ff fed9 	bl	8001098 <SENSOR_IO_Write>
}
 80012e6:	bf00      	nop
 80012e8:	3710      	adds	r7, #16
 80012ea:	46bd      	mov	sp, r7
 80012ec:	bd80      	pop	{r7, pc}
	...

080012f0 <LSM6DSL_AccReadXYZ>:
/**
  * @brief  Read X, Y & Z Acceleration values 
  * @param  pData: Data out pointer
  */
void LSM6DSL_AccReadXYZ(int16_t* pData)
{
 80012f0:	b580      	push	{r7, lr}
 80012f2:	b088      	sub	sp, #32
 80012f4:	af00      	add	r7, sp, #0
 80012f6:	6078      	str	r0, [r7, #4]
  int16_t pnRawData[3];
  uint8_t ctrlx= 0;
 80012f8:	2300      	movs	r3, #0
 80012fa:	75fb      	strb	r3, [r7, #23]
  uint8_t buffer[6];
  uint8_t i = 0;
 80012fc:	2300      	movs	r3, #0
 80012fe:	77fb      	strb	r3, [r7, #31]
  float sensitivity = 0;
 8001300:	f04f 0300 	mov.w	r3, #0
 8001304:	61bb      	str	r3, [r7, #24]
  
  /* Read the acceleration control register content */
  ctrlx = SENSOR_IO_Read(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL1_XL);
 8001306:	2110      	movs	r1, #16
 8001308:	20d4      	movs	r0, #212	; 0xd4
 800130a:	f7ff fedf 	bl	80010cc <SENSOR_IO_Read>
 800130e:	4603      	mov	r3, r0
 8001310:	75fb      	strb	r3, [r7, #23]
  
  /* Read output register X, Y & Z acceleration */
  SENSOR_IO_ReadMultiple(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_OUTX_L_XL, buffer, 6);
 8001312:	f107 0208 	add.w	r2, r7, #8
 8001316:	2306      	movs	r3, #6
 8001318:	2128      	movs	r1, #40	; 0x28
 800131a:	20d4      	movs	r0, #212	; 0xd4
 800131c:	f7ff fef4 	bl	8001108 <SENSOR_IO_ReadMultiple>
  
  for(i=0; i<3; i++)
 8001320:	2300      	movs	r3, #0
 8001322:	77fb      	strb	r3, [r7, #31]
 8001324:	e01c      	b.n	8001360 <LSM6DSL_AccReadXYZ+0x70>
  {
    pnRawData[i]=((((uint16_t)buffer[2*i+1]) << 8) + (uint16_t)buffer[2*i]);
 8001326:	7ffb      	ldrb	r3, [r7, #31]
 8001328:	005b      	lsls	r3, r3, #1
 800132a:	3301      	adds	r3, #1
 800132c:	3320      	adds	r3, #32
 800132e:	443b      	add	r3, r7
 8001330:	f813 3c18 	ldrb.w	r3, [r3, #-24]
 8001334:	b29b      	uxth	r3, r3
 8001336:	021b      	lsls	r3, r3, #8
 8001338:	b29a      	uxth	r2, r3
 800133a:	7ffb      	ldrb	r3, [r7, #31]
 800133c:	005b      	lsls	r3, r3, #1
 800133e:	3320      	adds	r3, #32
 8001340:	443b      	add	r3, r7
 8001342:	f813 3c18 	ldrb.w	r3, [r3, #-24]
 8001346:	b29b      	uxth	r3, r3
 8001348:	4413      	add	r3, r2
 800134a:	b29a      	uxth	r2, r3
 800134c:	7ffb      	ldrb	r3, [r7, #31]
 800134e:	b212      	sxth	r2, r2
 8001350:	005b      	lsls	r3, r3, #1
 8001352:	3320      	adds	r3, #32
 8001354:	443b      	add	r3, r7
 8001356:	f823 2c10 	strh.w	r2, [r3, #-16]
  for(i=0; i<3; i++)
 800135a:	7ffb      	ldrb	r3, [r7, #31]
 800135c:	3301      	adds	r3, #1
 800135e:	77fb      	strb	r3, [r7, #31]
 8001360:	7ffb      	ldrb	r3, [r7, #31]
 8001362:	2b02      	cmp	r3, #2
 8001364:	d9df      	bls.n	8001326 <LSM6DSL_AccReadXYZ+0x36>
  }
  
  /* Normal mode */
  /* Switch the sensitivity value set in the CRTL1_XL */
  switch(ctrlx & 0x0C)
 8001366:	7dfb      	ldrb	r3, [r7, #23]
 8001368:	f003 030c 	and.w	r3, r3, #12
 800136c:	2b0c      	cmp	r3, #12
 800136e:	d829      	bhi.n	80013c4 <LSM6DSL_AccReadXYZ+0xd4>
 8001370:	a201      	add	r2, pc, #4	; (adr r2, 8001378 <LSM6DSL_AccReadXYZ+0x88>)
 8001372:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001376:	bf00      	nop
 8001378:	080013ad 	.word	0x080013ad
 800137c:	080013c5 	.word	0x080013c5
 8001380:	080013c5 	.word	0x080013c5
 8001384:	080013c5 	.word	0x080013c5
 8001388:	080013bf 	.word	0x080013bf
 800138c:	080013c5 	.word	0x080013c5
 8001390:	080013c5 	.word	0x080013c5
 8001394:	080013c5 	.word	0x080013c5
 8001398:	080013b3 	.word	0x080013b3
 800139c:	080013c5 	.word	0x080013c5
 80013a0:	080013c5 	.word	0x080013c5
 80013a4:	080013c5 	.word	0x080013c5
 80013a8:	080013b9 	.word	0x080013b9
  {
  case LSM6DSL_ACC_FULLSCALE_2G:
    sensitivity = LSM6DSL_ACC_SENSITIVITY_2G;
 80013ac:	4b18      	ldr	r3, [pc, #96]	; (8001410 <LSM6DSL_AccReadXYZ+0x120>)
 80013ae:	61bb      	str	r3, [r7, #24]
    break;
 80013b0:	e008      	b.n	80013c4 <LSM6DSL_AccReadXYZ+0xd4>
  case LSM6DSL_ACC_FULLSCALE_4G:
    sensitivity = LSM6DSL_ACC_SENSITIVITY_4G;
 80013b2:	4b18      	ldr	r3, [pc, #96]	; (8001414 <LSM6DSL_AccReadXYZ+0x124>)
 80013b4:	61bb      	str	r3, [r7, #24]
    break;
 80013b6:	e005      	b.n	80013c4 <LSM6DSL_AccReadXYZ+0xd4>
  case LSM6DSL_ACC_FULLSCALE_8G:
    sensitivity = LSM6DSL_ACC_SENSITIVITY_8G;
 80013b8:	4b17      	ldr	r3, [pc, #92]	; (8001418 <LSM6DSL_AccReadXYZ+0x128>)
 80013ba:	61bb      	str	r3, [r7, #24]
    break;
 80013bc:	e002      	b.n	80013c4 <LSM6DSL_AccReadXYZ+0xd4>
  case LSM6DSL_ACC_FULLSCALE_16G:
    sensitivity = LSM6DSL_ACC_SENSITIVITY_16G;
 80013be:	4b17      	ldr	r3, [pc, #92]	; (800141c <LSM6DSL_AccReadXYZ+0x12c>)
 80013c0:	61bb      	str	r3, [r7, #24]
    break;    
 80013c2:	bf00      	nop
  }
  
  /* Obtain the mg value for the three axis */
  for(i=0; i<3; i++)
 80013c4:	2300      	movs	r3, #0
 80013c6:	77fb      	strb	r3, [r7, #31]
 80013c8:	e01a      	b.n	8001400 <LSM6DSL_AccReadXYZ+0x110>
  {
    pData[i]=( int16_t )(pnRawData[i] * sensitivity);
 80013ca:	7ffb      	ldrb	r3, [r7, #31]
 80013cc:	005b      	lsls	r3, r3, #1
 80013ce:	3320      	adds	r3, #32
 80013d0:	443b      	add	r3, r7
 80013d2:	f933 3c10 	ldrsh.w	r3, [r3, #-16]
 80013d6:	ee07 3a90 	vmov	s15, r3
 80013da:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80013de:	edd7 7a06 	vldr	s15, [r7, #24]
 80013e2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80013e6:	7ffb      	ldrb	r3, [r7, #31]
 80013e8:	005b      	lsls	r3, r3, #1
 80013ea:	687a      	ldr	r2, [r7, #4]
 80013ec:	4413      	add	r3, r2
 80013ee:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80013f2:	ee17 2a90 	vmov	r2, s15
 80013f6:	b212      	sxth	r2, r2
 80013f8:	801a      	strh	r2, [r3, #0]
  for(i=0; i<3; i++)
 80013fa:	7ffb      	ldrb	r3, [r7, #31]
 80013fc:	3301      	adds	r3, #1
 80013fe:	77fb      	strb	r3, [r7, #31]
 8001400:	7ffb      	ldrb	r3, [r7, #31]
 8001402:	2b02      	cmp	r3, #2
 8001404:	d9e1      	bls.n	80013ca <LSM6DSL_AccReadXYZ+0xda>
  }
}
 8001406:	bf00      	nop
 8001408:	bf00      	nop
 800140a:	3720      	adds	r7, #32
 800140c:	46bd      	mov	sp, r7
 800140e:	bd80      	pop	{r7, pc}
 8001410:	3d79db23 	.word	0x3d79db23
 8001414:	3df9db23 	.word	0x3df9db23
 8001418:	3e79db23 	.word	0x3e79db23
 800141c:	3ef9db23 	.word	0x3ef9db23

08001420 <__io_putchar>:

/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
int __io_putchar(int ch){
 8001420:	b580      	push	{r7, lr}
 8001422:	b082      	sub	sp, #8
 8001424:	af00      	add	r7, sp, #0
 8001426:	6078      	str	r0, [r7, #4]
	while(HAL_OK != HAL_UART_Transmit(&huart1, &ch, 1, 30000)){
 8001428:	bf00      	nop
 800142a:	1d39      	adds	r1, r7, #4
 800142c:	f247 5330 	movw	r3, #30000	; 0x7530
 8001430:	2201      	movs	r2, #1
 8001432:	4805      	ldr	r0, [pc, #20]	; (8001448 <__io_putchar+0x28>)
 8001434:	f004 f9ff 	bl	8005836 <HAL_UART_Transmit>
 8001438:	4603      	mov	r3, r0
 800143a:	2b00      	cmp	r3, #0
 800143c:	d1f5      	bne.n	800142a <__io_putchar+0xa>
		;
	}
	return ch;
 800143e:	687b      	ldr	r3, [r7, #4]
}
 8001440:	4618      	mov	r0, r3
 8001442:	3708      	adds	r7, #8
 8001444:	46bd      	mov	sp, r7
 8001446:	bd80      	pop	{r7, pc}
 8001448:	200003b0 	.word	0x200003b0

0800144c <AccelTest>:
		printf("TEMPERATURE is = %.2f C\n\r", temp_val);
		HAL_Delay(3000);
	}
}

void AccelTest(void){
 800144c:	b580      	push	{r7, lr}
 800144e:	b082      	sub	sp, #8
 8001450:	af00      	add	r7, sp, #0
	int16_t pDataXYZ[3]={0};
 8001452:	463b      	mov	r3, r7
 8001454:	2200      	movs	r2, #0
 8001456:	601a      	str	r2, [r3, #0]
 8001458:	809a      	strh	r2, [r3, #4]
	BSP_ACCELERO_Init();
 800145a:	f7ff fe73 	bl	8001144 <BSP_ACCELERO_Init>

	while(1){
		BSP_ACCELERO_AccGetXYZ(pDataXYZ);
 800145e:	463b      	mov	r3, r7
 8001460:	4618      	mov	r0, r3
 8001462:	f7ff fead 	bl	80011c0 <BSP_ACCELERO_AccGetXYZ>
		printf("X=%d, Y=%d, Z=%d \n\r", pDataXYZ[0], pDataXYZ[1], pDataXYZ[2]);
 8001466:	f9b7 3000 	ldrsh.w	r3, [r7]
 800146a:	4619      	mov	r1, r3
 800146c:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8001470:	461a      	mov	r2, r3
 8001472:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8001476:	4804      	ldr	r0, [pc, #16]	; (8001488 <AccelTest+0x3c>)
 8001478:	f005 ff10 	bl	800729c <iprintf>
		HAL_Delay(3000);
 800147c:	f640 30b8 	movw	r0, #3000	; 0xbb8
 8001480:	f001 f83c 	bl	80024fc <HAL_Delay>
		BSP_ACCELERO_AccGetXYZ(pDataXYZ);
 8001484:	e7eb      	b.n	800145e <AccelTest+0x12>
 8001486:	bf00      	nop
 8001488:	08009258 	.word	0x08009258

0800148c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800148c:	b580      	push	{r7, lr}
 800148e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001490:	f000 ffbf 	bl	8002412 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001494:	f000 f814 	bl	80014c0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001498:	f000 f9de 	bl	8001858 <MX_GPIO_Init>
  MX_DFSDM1_Init();
 800149c:	f000 f872 	bl	8001584 <MX_DFSDM1_Init>
  MX_I2C2_Init();
 80014a0:	f000 f8a8 	bl	80015f4 <MX_I2C2_Init>
  MX_QUADSPI_Init();
 80014a4:	f000 f8e6 	bl	8001674 <MX_QUADSPI_Init>
  MX_SPI3_Init();
 80014a8:	f000 f90a 	bl	80016c0 <MX_SPI3_Init>
  MX_USART1_UART_Init();
 80014ac:	f000 f946 	bl	800173c <MX_USART1_UART_Init>
  MX_USART3_UART_Init();
 80014b0:	f000 f974 	bl	800179c <MX_USART3_UART_Init>
  MX_USB_OTG_FS_PCD_Init();
 80014b4:	f000 f9a2 	bl	80017fc <MX_USB_OTG_FS_PCD_Init>
//	TempTest();
//	HumTest();
//	PressTest();
//	GyroTest();
//	MagnetTest(); //REVISAR
	AccelTest();
 80014b8:	f7ff ffc8 	bl	800144c <AccelTest>
 80014bc:	e7fc      	b.n	80014b8 <main+0x2c>
	...

080014c0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80014c0:	b580      	push	{r7, lr}
 80014c2:	b096      	sub	sp, #88	; 0x58
 80014c4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80014c6:	f107 0314 	add.w	r3, r7, #20
 80014ca:	2244      	movs	r2, #68	; 0x44
 80014cc:	2100      	movs	r1, #0
 80014ce:	4618      	mov	r0, r3
 80014d0:	f005 ff39 	bl	8007346 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80014d4:	463b      	mov	r3, r7
 80014d6:	2200      	movs	r2, #0
 80014d8:	601a      	str	r2, [r3, #0]
 80014da:	605a      	str	r2, [r3, #4]
 80014dc:	609a      	str	r2, [r3, #8]
 80014de:	60da      	str	r2, [r3, #12]
 80014e0:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 80014e2:	f44f 7000 	mov.w	r0, #512	; 0x200
 80014e6:	f002 fcc7 	bl	8003e78 <HAL_PWREx_ControlVoltageScaling>
 80014ea:	4603      	mov	r3, r0
 80014ec:	2b00      	cmp	r3, #0
 80014ee:	d001      	beq.n	80014f4 <SystemClock_Config+0x34>
  {
    Error_Handler();
 80014f0:	f000 fb64 	bl	8001bbc <Error_Handler>
  }

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 80014f4:	f002 fca2 	bl	8003e3c <HAL_PWR_EnableBkUpAccess>
  __HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_LOW);
 80014f8:	4b21      	ldr	r3, [pc, #132]	; (8001580 <SystemClock_Config+0xc0>)
 80014fa:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80014fe:	4a20      	ldr	r2, [pc, #128]	; (8001580 <SystemClock_Config+0xc0>)
 8001500:	f023 0318 	bic.w	r3, r3, #24
 8001504:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSE|RCC_OSCILLATORTYPE_MSI;
 8001508:	2314      	movs	r3, #20
 800150a:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 800150c:	2301      	movs	r3, #1
 800150e:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8001510:	2301      	movs	r3, #1
 8001512:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.MSICalibrationValue = 0;
 8001514:	2300      	movs	r3, #0
 8001516:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 8001518:	2360      	movs	r3, #96	; 0x60
 800151a:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800151c:	2302      	movs	r3, #2
 800151e:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 8001520:	2301      	movs	r3, #1
 8001522:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 8001524:	2301      	movs	r3, #1
 8001526:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLN = 40;
 8001528:	2328      	movs	r3, #40	; 0x28
 800152a:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 800152c:	2307      	movs	r3, #7
 800152e:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8001530:	2302      	movs	r3, #2
 8001532:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8001534:	2302      	movs	r3, #2
 8001536:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001538:	f107 0314 	add.w	r3, r7, #20
 800153c:	4618      	mov	r0, r3
 800153e:	f002 fdbd 	bl	80040bc <HAL_RCC_OscConfig>
 8001542:	4603      	mov	r3, r0
 8001544:	2b00      	cmp	r3, #0
 8001546:	d001      	beq.n	800154c <SystemClock_Config+0x8c>
  {
    Error_Handler();
 8001548:	f000 fb38 	bl	8001bbc <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800154c:	230f      	movs	r3, #15
 800154e:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001550:	2303      	movs	r3, #3
 8001552:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001554:	2300      	movs	r3, #0
 8001556:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001558:	2300      	movs	r3, #0
 800155a:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800155c:	2300      	movs	r3, #0
 800155e:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8001560:	463b      	mov	r3, r7
 8001562:	2104      	movs	r1, #4
 8001564:	4618      	mov	r0, r3
 8001566:	f003 f985 	bl	8004874 <HAL_RCC_ClockConfig>
 800156a:	4603      	mov	r3, r0
 800156c:	2b00      	cmp	r3, #0
 800156e:	d001      	beq.n	8001574 <SystemClock_Config+0xb4>
  {
    Error_Handler();
 8001570:	f000 fb24 	bl	8001bbc <Error_Handler>
  }

  /** Enable MSI Auto calibration
  */
  HAL_RCCEx_EnableMSIPLLMode();
 8001574:	f003 fe8c 	bl	8005290 <HAL_RCCEx_EnableMSIPLLMode>
}
 8001578:	bf00      	nop
 800157a:	3758      	adds	r7, #88	; 0x58
 800157c:	46bd      	mov	sp, r7
 800157e:	bd80      	pop	{r7, pc}
 8001580:	40021000 	.word	0x40021000

08001584 <MX_DFSDM1_Init>:
  * @brief DFSDM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_DFSDM1_Init(void)
{
 8001584:	b580      	push	{r7, lr}
 8001586:	af00      	add	r7, sp, #0
  /* USER CODE END DFSDM1_Init 0 */

  /* USER CODE BEGIN DFSDM1_Init 1 */

  /* USER CODE END DFSDM1_Init 1 */
  hdfsdm1_channel1.Instance = DFSDM1_Channel1;
 8001588:	4b18      	ldr	r3, [pc, #96]	; (80015ec <MX_DFSDM1_Init+0x68>)
 800158a:	4a19      	ldr	r2, [pc, #100]	; (80015f0 <MX_DFSDM1_Init+0x6c>)
 800158c:	601a      	str	r2, [r3, #0]
  hdfsdm1_channel1.Init.OutputClock.Activation = ENABLE;
 800158e:	4b17      	ldr	r3, [pc, #92]	; (80015ec <MX_DFSDM1_Init+0x68>)
 8001590:	2201      	movs	r2, #1
 8001592:	711a      	strb	r2, [r3, #4]
  hdfsdm1_channel1.Init.OutputClock.Selection = DFSDM_CHANNEL_OUTPUT_CLOCK_SYSTEM;
 8001594:	4b15      	ldr	r3, [pc, #84]	; (80015ec <MX_DFSDM1_Init+0x68>)
 8001596:	2200      	movs	r2, #0
 8001598:	609a      	str	r2, [r3, #8]
  hdfsdm1_channel1.Init.OutputClock.Divider = 2;
 800159a:	4b14      	ldr	r3, [pc, #80]	; (80015ec <MX_DFSDM1_Init+0x68>)
 800159c:	2202      	movs	r2, #2
 800159e:	60da      	str	r2, [r3, #12]
  hdfsdm1_channel1.Init.Input.Multiplexer = DFSDM_CHANNEL_EXTERNAL_INPUTS;
 80015a0:	4b12      	ldr	r3, [pc, #72]	; (80015ec <MX_DFSDM1_Init+0x68>)
 80015a2:	2200      	movs	r2, #0
 80015a4:	611a      	str	r2, [r3, #16]
  hdfsdm1_channel1.Init.Input.DataPacking = DFSDM_CHANNEL_STANDARD_MODE;
 80015a6:	4b11      	ldr	r3, [pc, #68]	; (80015ec <MX_DFSDM1_Init+0x68>)
 80015a8:	2200      	movs	r2, #0
 80015aa:	615a      	str	r2, [r3, #20]
  hdfsdm1_channel1.Init.Input.Pins = DFSDM_CHANNEL_FOLLOWING_CHANNEL_PINS;
 80015ac:	4b0f      	ldr	r3, [pc, #60]	; (80015ec <MX_DFSDM1_Init+0x68>)
 80015ae:	f44f 7280 	mov.w	r2, #256	; 0x100
 80015b2:	619a      	str	r2, [r3, #24]
  hdfsdm1_channel1.Init.SerialInterface.Type = DFSDM_CHANNEL_SPI_RISING;
 80015b4:	4b0d      	ldr	r3, [pc, #52]	; (80015ec <MX_DFSDM1_Init+0x68>)
 80015b6:	2200      	movs	r2, #0
 80015b8:	61da      	str	r2, [r3, #28]
  hdfsdm1_channel1.Init.SerialInterface.SpiClock = DFSDM_CHANNEL_SPI_CLOCK_INTERNAL;
 80015ba:	4b0c      	ldr	r3, [pc, #48]	; (80015ec <MX_DFSDM1_Init+0x68>)
 80015bc:	2204      	movs	r2, #4
 80015be:	621a      	str	r2, [r3, #32]
  hdfsdm1_channel1.Init.Awd.FilterOrder = DFSDM_CHANNEL_FASTSINC_ORDER;
 80015c0:	4b0a      	ldr	r3, [pc, #40]	; (80015ec <MX_DFSDM1_Init+0x68>)
 80015c2:	2200      	movs	r2, #0
 80015c4:	625a      	str	r2, [r3, #36]	; 0x24
  hdfsdm1_channel1.Init.Awd.Oversampling = 1;
 80015c6:	4b09      	ldr	r3, [pc, #36]	; (80015ec <MX_DFSDM1_Init+0x68>)
 80015c8:	2201      	movs	r2, #1
 80015ca:	629a      	str	r2, [r3, #40]	; 0x28
  hdfsdm1_channel1.Init.Offset = 0;
 80015cc:	4b07      	ldr	r3, [pc, #28]	; (80015ec <MX_DFSDM1_Init+0x68>)
 80015ce:	2200      	movs	r2, #0
 80015d0:	62da      	str	r2, [r3, #44]	; 0x2c
  hdfsdm1_channel1.Init.RightBitShift = 0x00;
 80015d2:	4b06      	ldr	r3, [pc, #24]	; (80015ec <MX_DFSDM1_Init+0x68>)
 80015d4:	2200      	movs	r2, #0
 80015d6:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_DFSDM_ChannelInit(&hdfsdm1_channel1) != HAL_OK)
 80015d8:	4804      	ldr	r0, [pc, #16]	; (80015ec <MX_DFSDM1_Init+0x68>)
 80015da:	f001 f8c5 	bl	8002768 <HAL_DFSDM_ChannelInit>
 80015de:	4603      	mov	r3, r0
 80015e0:	2b00      	cmp	r3, #0
 80015e2:	d001      	beq.n	80015e8 <MX_DFSDM1_Init+0x64>
  {
    Error_Handler();
 80015e4:	f000 faea 	bl	8001bbc <Error_Handler>
  }
  /* USER CODE BEGIN DFSDM1_Init 2 */

  /* USER CODE END DFSDM1_Init 2 */

}
 80015e8:	bf00      	nop
 80015ea:	bd80      	pop	{r7, pc}
 80015ec:	2000027c 	.word	0x2000027c
 80015f0:	40016020 	.word	0x40016020

080015f4 <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 80015f4:	b580      	push	{r7, lr}
 80015f6:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 80015f8:	4b1b      	ldr	r3, [pc, #108]	; (8001668 <MX_I2C2_Init+0x74>)
 80015fa:	4a1c      	ldr	r2, [pc, #112]	; (800166c <MX_I2C2_Init+0x78>)
 80015fc:	601a      	str	r2, [r3, #0]
  hi2c2.Init.Timing = 0x10909CEC;
 80015fe:	4b1a      	ldr	r3, [pc, #104]	; (8001668 <MX_I2C2_Init+0x74>)
 8001600:	4a1b      	ldr	r2, [pc, #108]	; (8001670 <MX_I2C2_Init+0x7c>)
 8001602:	605a      	str	r2, [r3, #4]
  hi2c2.Init.OwnAddress1 = 0;
 8001604:	4b18      	ldr	r3, [pc, #96]	; (8001668 <MX_I2C2_Init+0x74>)
 8001606:	2200      	movs	r2, #0
 8001608:	609a      	str	r2, [r3, #8]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800160a:	4b17      	ldr	r3, [pc, #92]	; (8001668 <MX_I2C2_Init+0x74>)
 800160c:	2201      	movs	r2, #1
 800160e:	60da      	str	r2, [r3, #12]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001610:	4b15      	ldr	r3, [pc, #84]	; (8001668 <MX_I2C2_Init+0x74>)
 8001612:	2200      	movs	r2, #0
 8001614:	611a      	str	r2, [r3, #16]
  hi2c2.Init.OwnAddress2 = 0;
 8001616:	4b14      	ldr	r3, [pc, #80]	; (8001668 <MX_I2C2_Init+0x74>)
 8001618:	2200      	movs	r2, #0
 800161a:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 800161c:	4b12      	ldr	r3, [pc, #72]	; (8001668 <MX_I2C2_Init+0x74>)
 800161e:	2200      	movs	r2, #0
 8001620:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001622:	4b11      	ldr	r3, [pc, #68]	; (8001668 <MX_I2C2_Init+0x74>)
 8001624:	2200      	movs	r2, #0
 8001626:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001628:	4b0f      	ldr	r3, [pc, #60]	; (8001668 <MX_I2C2_Init+0x74>)
 800162a:	2200      	movs	r2, #0
 800162c:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 800162e:	480e      	ldr	r0, [pc, #56]	; (8001668 <MX_I2C2_Init+0x74>)
 8001630:	f001 fc7f 	bl	8002f32 <HAL_I2C_Init>
 8001634:	4603      	mov	r3, r0
 8001636:	2b00      	cmp	r3, #0
 8001638:	d001      	beq.n	800163e <MX_I2C2_Init+0x4a>
  {
    Error_Handler();
 800163a:	f000 fabf 	bl	8001bbc <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c2, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 800163e:	2100      	movs	r1, #0
 8001640:	4809      	ldr	r0, [pc, #36]	; (8001668 <MX_I2C2_Init+0x74>)
 8001642:	f002 fa31 	bl	8003aa8 <HAL_I2CEx_ConfigAnalogFilter>
 8001646:	4603      	mov	r3, r0
 8001648:	2b00      	cmp	r3, #0
 800164a:	d001      	beq.n	8001650 <MX_I2C2_Init+0x5c>
  {
    Error_Handler();
 800164c:	f000 fab6 	bl	8001bbc <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c2, 0) != HAL_OK)
 8001650:	2100      	movs	r1, #0
 8001652:	4805      	ldr	r0, [pc, #20]	; (8001668 <MX_I2C2_Init+0x74>)
 8001654:	f002 fa73 	bl	8003b3e <HAL_I2CEx_ConfigDigitalFilter>
 8001658:	4603      	mov	r3, r0
 800165a:	2b00      	cmp	r3, #0
 800165c:	d001      	beq.n	8001662 <MX_I2C2_Init+0x6e>
  {
    Error_Handler();
 800165e:	f000 faad 	bl	8001bbc <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 8001662:	bf00      	nop
 8001664:	bd80      	pop	{r7, pc}
 8001666:	bf00      	nop
 8001668:	200002b4 	.word	0x200002b4
 800166c:	40005800 	.word	0x40005800
 8001670:	10909cec 	.word	0x10909cec

08001674 <MX_QUADSPI_Init>:
  * @brief QUADSPI Initialization Function
  * @param None
  * @retval None
  */
static void MX_QUADSPI_Init(void)
{
 8001674:	b580      	push	{r7, lr}
 8001676:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN QUADSPI_Init 1 */

  /* USER CODE END QUADSPI_Init 1 */
  /* QUADSPI parameter configuration*/
  hqspi.Instance = QUADSPI;
 8001678:	4b0f      	ldr	r3, [pc, #60]	; (80016b8 <MX_QUADSPI_Init+0x44>)
 800167a:	4a10      	ldr	r2, [pc, #64]	; (80016bc <MX_QUADSPI_Init+0x48>)
 800167c:	601a      	str	r2, [r3, #0]
  hqspi.Init.ClockPrescaler = 2;
 800167e:	4b0e      	ldr	r3, [pc, #56]	; (80016b8 <MX_QUADSPI_Init+0x44>)
 8001680:	2202      	movs	r2, #2
 8001682:	605a      	str	r2, [r3, #4]
  hqspi.Init.FifoThreshold = 4;
 8001684:	4b0c      	ldr	r3, [pc, #48]	; (80016b8 <MX_QUADSPI_Init+0x44>)
 8001686:	2204      	movs	r2, #4
 8001688:	609a      	str	r2, [r3, #8]
  hqspi.Init.SampleShifting = QSPI_SAMPLE_SHIFTING_HALFCYCLE;
 800168a:	4b0b      	ldr	r3, [pc, #44]	; (80016b8 <MX_QUADSPI_Init+0x44>)
 800168c:	2210      	movs	r2, #16
 800168e:	60da      	str	r2, [r3, #12]
  hqspi.Init.FlashSize = 23;
 8001690:	4b09      	ldr	r3, [pc, #36]	; (80016b8 <MX_QUADSPI_Init+0x44>)
 8001692:	2217      	movs	r2, #23
 8001694:	611a      	str	r2, [r3, #16]
  hqspi.Init.ChipSelectHighTime = QSPI_CS_HIGH_TIME_1_CYCLE;
 8001696:	4b08      	ldr	r3, [pc, #32]	; (80016b8 <MX_QUADSPI_Init+0x44>)
 8001698:	2200      	movs	r2, #0
 800169a:	615a      	str	r2, [r3, #20]
  hqspi.Init.ClockMode = QSPI_CLOCK_MODE_0;
 800169c:	4b06      	ldr	r3, [pc, #24]	; (80016b8 <MX_QUADSPI_Init+0x44>)
 800169e:	2200      	movs	r2, #0
 80016a0:	619a      	str	r2, [r3, #24]
  if (HAL_QSPI_Init(&hqspi) != HAL_OK)
 80016a2:	4805      	ldr	r0, [pc, #20]	; (80016b8 <MX_QUADSPI_Init+0x44>)
 80016a4:	f002 fc4e 	bl	8003f44 <HAL_QSPI_Init>
 80016a8:	4603      	mov	r3, r0
 80016aa:	2b00      	cmp	r3, #0
 80016ac:	d001      	beq.n	80016b2 <MX_QUADSPI_Init+0x3e>
  {
    Error_Handler();
 80016ae:	f000 fa85 	bl	8001bbc <Error_Handler>
  }
  /* USER CODE BEGIN QUADSPI_Init 2 */

  /* USER CODE END QUADSPI_Init 2 */

}
 80016b2:	bf00      	nop
 80016b4:	bd80      	pop	{r7, pc}
 80016b6:	bf00      	nop
 80016b8:	20000308 	.word	0x20000308
 80016bc:	a0001000 	.word	0xa0001000

080016c0 <MX_SPI3_Init>:
  * @brief SPI3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI3_Init(void)
{
 80016c0:	b580      	push	{r7, lr}
 80016c2:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI3_Init 1 */

  /* USER CODE END SPI3_Init 1 */
  /* SPI3 parameter configuration*/
  hspi3.Instance = SPI3;
 80016c4:	4b1b      	ldr	r3, [pc, #108]	; (8001734 <MX_SPI3_Init+0x74>)
 80016c6:	4a1c      	ldr	r2, [pc, #112]	; (8001738 <MX_SPI3_Init+0x78>)
 80016c8:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 80016ca:	4b1a      	ldr	r3, [pc, #104]	; (8001734 <MX_SPI3_Init+0x74>)
 80016cc:	f44f 7282 	mov.w	r2, #260	; 0x104
 80016d0:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 80016d2:	4b18      	ldr	r3, [pc, #96]	; (8001734 <MX_SPI3_Init+0x74>)
 80016d4:	2200      	movs	r2, #0
 80016d6:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_4BIT;
 80016d8:	4b16      	ldr	r3, [pc, #88]	; (8001734 <MX_SPI3_Init+0x74>)
 80016da:	f44f 7240 	mov.w	r2, #768	; 0x300
 80016de:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 80016e0:	4b14      	ldr	r3, [pc, #80]	; (8001734 <MX_SPI3_Init+0x74>)
 80016e2:	2200      	movs	r2, #0
 80016e4:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 80016e6:	4b13      	ldr	r3, [pc, #76]	; (8001734 <MX_SPI3_Init+0x74>)
 80016e8:	2200      	movs	r2, #0
 80016ea:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 80016ec:	4b11      	ldr	r3, [pc, #68]	; (8001734 <MX_SPI3_Init+0x74>)
 80016ee:	f44f 7200 	mov.w	r2, #512	; 0x200
 80016f2:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80016f4:	4b0f      	ldr	r3, [pc, #60]	; (8001734 <MX_SPI3_Init+0x74>)
 80016f6:	2200      	movs	r2, #0
 80016f8:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80016fa:	4b0e      	ldr	r3, [pc, #56]	; (8001734 <MX_SPI3_Init+0x74>)
 80016fc:	2200      	movs	r2, #0
 80016fe:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 8001700:	4b0c      	ldr	r3, [pc, #48]	; (8001734 <MX_SPI3_Init+0x74>)
 8001702:	2200      	movs	r2, #0
 8001704:	625a      	str	r2, [r3, #36]	; 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001706:	4b0b      	ldr	r3, [pc, #44]	; (8001734 <MX_SPI3_Init+0x74>)
 8001708:	2200      	movs	r2, #0
 800170a:	629a      	str	r2, [r3, #40]	; 0x28
  hspi3.Init.CRCPolynomial = 7;
 800170c:	4b09      	ldr	r3, [pc, #36]	; (8001734 <MX_SPI3_Init+0x74>)
 800170e:	2207      	movs	r2, #7
 8001710:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi3.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8001712:	4b08      	ldr	r3, [pc, #32]	; (8001734 <MX_SPI3_Init+0x74>)
 8001714:	2200      	movs	r2, #0
 8001716:	631a      	str	r2, [r3, #48]	; 0x30
  hspi3.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8001718:	4b06      	ldr	r3, [pc, #24]	; (8001734 <MX_SPI3_Init+0x74>)
 800171a:	2208      	movs	r2, #8
 800171c:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 800171e:	4805      	ldr	r0, [pc, #20]	; (8001734 <MX_SPI3_Init+0x74>)
 8001720:	f003 ff98 	bl	8005654 <HAL_SPI_Init>
 8001724:	4603      	mov	r3, r0
 8001726:	2b00      	cmp	r3, #0
 8001728:	d001      	beq.n	800172e <MX_SPI3_Init+0x6e>
  {
    Error_Handler();
 800172a:	f000 fa47 	bl	8001bbc <Error_Handler>
  }
  /* USER CODE BEGIN SPI3_Init 2 */

  /* USER CODE END SPI3_Init 2 */

}
 800172e:	bf00      	nop
 8001730:	bd80      	pop	{r7, pc}
 8001732:	bf00      	nop
 8001734:	2000034c 	.word	0x2000034c
 8001738:	40003c00 	.word	0x40003c00

0800173c <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 800173c:	b580      	push	{r7, lr}
 800173e:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001740:	4b14      	ldr	r3, [pc, #80]	; (8001794 <MX_USART1_UART_Init+0x58>)
 8001742:	4a15      	ldr	r2, [pc, #84]	; (8001798 <MX_USART1_UART_Init+0x5c>)
 8001744:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8001746:	4b13      	ldr	r3, [pc, #76]	; (8001794 <MX_USART1_UART_Init+0x58>)
 8001748:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 800174c:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800174e:	4b11      	ldr	r3, [pc, #68]	; (8001794 <MX_USART1_UART_Init+0x58>)
 8001750:	2200      	movs	r2, #0
 8001752:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001754:	4b0f      	ldr	r3, [pc, #60]	; (8001794 <MX_USART1_UART_Init+0x58>)
 8001756:	2200      	movs	r2, #0
 8001758:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800175a:	4b0e      	ldr	r3, [pc, #56]	; (8001794 <MX_USART1_UART_Init+0x58>)
 800175c:	2200      	movs	r2, #0
 800175e:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001760:	4b0c      	ldr	r3, [pc, #48]	; (8001794 <MX_USART1_UART_Init+0x58>)
 8001762:	220c      	movs	r2, #12
 8001764:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001766:	4b0b      	ldr	r3, [pc, #44]	; (8001794 <MX_USART1_UART_Init+0x58>)
 8001768:	2200      	movs	r2, #0
 800176a:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 800176c:	4b09      	ldr	r3, [pc, #36]	; (8001794 <MX_USART1_UART_Init+0x58>)
 800176e:	2200      	movs	r2, #0
 8001770:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001772:	4b08      	ldr	r3, [pc, #32]	; (8001794 <MX_USART1_UART_Init+0x58>)
 8001774:	2200      	movs	r2, #0
 8001776:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001778:	4b06      	ldr	r3, [pc, #24]	; (8001794 <MX_USART1_UART_Init+0x58>)
 800177a:	2200      	movs	r2, #0
 800177c:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800177e:	4805      	ldr	r0, [pc, #20]	; (8001794 <MX_USART1_UART_Init+0x58>)
 8001780:	f004 f80b 	bl	800579a <HAL_UART_Init>
 8001784:	4603      	mov	r3, r0
 8001786:	2b00      	cmp	r3, #0
 8001788:	d001      	beq.n	800178e <MX_USART1_UART_Init+0x52>
  {
    Error_Handler();
 800178a:	f000 fa17 	bl	8001bbc <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 800178e:	bf00      	nop
 8001790:	bd80      	pop	{r7, pc}
 8001792:	bf00      	nop
 8001794:	200003b0 	.word	0x200003b0
 8001798:	40013800 	.word	0x40013800

0800179c <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 800179c:	b580      	push	{r7, lr}
 800179e:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 80017a0:	4b14      	ldr	r3, [pc, #80]	; (80017f4 <MX_USART3_UART_Init+0x58>)
 80017a2:	4a15      	ldr	r2, [pc, #84]	; (80017f8 <MX_USART3_UART_Init+0x5c>)
 80017a4:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 80017a6:	4b13      	ldr	r3, [pc, #76]	; (80017f4 <MX_USART3_UART_Init+0x58>)
 80017a8:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80017ac:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 80017ae:	4b11      	ldr	r3, [pc, #68]	; (80017f4 <MX_USART3_UART_Init+0x58>)
 80017b0:	2200      	movs	r2, #0
 80017b2:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 80017b4:	4b0f      	ldr	r3, [pc, #60]	; (80017f4 <MX_USART3_UART_Init+0x58>)
 80017b6:	2200      	movs	r2, #0
 80017b8:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 80017ba:	4b0e      	ldr	r3, [pc, #56]	; (80017f4 <MX_USART3_UART_Init+0x58>)
 80017bc:	2200      	movs	r2, #0
 80017be:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 80017c0:	4b0c      	ldr	r3, [pc, #48]	; (80017f4 <MX_USART3_UART_Init+0x58>)
 80017c2:	220c      	movs	r2, #12
 80017c4:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80017c6:	4b0b      	ldr	r3, [pc, #44]	; (80017f4 <MX_USART3_UART_Init+0x58>)
 80017c8:	2200      	movs	r2, #0
 80017ca:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 80017cc:	4b09      	ldr	r3, [pc, #36]	; (80017f4 <MX_USART3_UART_Init+0x58>)
 80017ce:	2200      	movs	r2, #0
 80017d0:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80017d2:	4b08      	ldr	r3, [pc, #32]	; (80017f4 <MX_USART3_UART_Init+0x58>)
 80017d4:	2200      	movs	r2, #0
 80017d6:	621a      	str	r2, [r3, #32]
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80017d8:	4b06      	ldr	r3, [pc, #24]	; (80017f4 <MX_USART3_UART_Init+0x58>)
 80017da:	2200      	movs	r2, #0
 80017dc:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart3) != HAL_OK)
 80017de:	4805      	ldr	r0, [pc, #20]	; (80017f4 <MX_USART3_UART_Init+0x58>)
 80017e0:	f003 ffdb 	bl	800579a <HAL_UART_Init>
 80017e4:	4603      	mov	r3, r0
 80017e6:	2b00      	cmp	r3, #0
 80017e8:	d001      	beq.n	80017ee <MX_USART3_UART_Init+0x52>
  {
    Error_Handler();
 80017ea:	f000 f9e7 	bl	8001bbc <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 80017ee:	bf00      	nop
 80017f0:	bd80      	pop	{r7, pc}
 80017f2:	bf00      	nop
 80017f4:	20000438 	.word	0x20000438
 80017f8:	40004800 	.word	0x40004800

080017fc <MX_USB_OTG_FS_PCD_Init>:
  * @brief USB_OTG_FS Initialization Function
  * @param None
  * @retval None
  */
static void MX_USB_OTG_FS_PCD_Init(void)
{
 80017fc:	b580      	push	{r7, lr}
 80017fe:	af00      	add	r7, sp, #0
  /* USER CODE END USB_OTG_FS_Init 0 */

  /* USER CODE BEGIN USB_OTG_FS_Init 1 */

  /* USER CODE END USB_OTG_FS_Init 1 */
  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 8001800:	4b14      	ldr	r3, [pc, #80]	; (8001854 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001802:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 8001806:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 6;
 8001808:	4b12      	ldr	r3, [pc, #72]	; (8001854 <MX_USB_OTG_FS_PCD_Init+0x58>)
 800180a:	2206      	movs	r2, #6
 800180c:	711a      	strb	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 800180e:	4b11      	ldr	r3, [pc, #68]	; (8001854 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001810:	2202      	movs	r2, #2
 8001812:	71da      	strb	r2, [r3, #7]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 8001814:	4b0f      	ldr	r3, [pc, #60]	; (8001854 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001816:	2202      	movs	r2, #2
 8001818:	725a      	strb	r2, [r3, #9]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 800181a:	4b0e      	ldr	r3, [pc, #56]	; (8001854 <MX_USB_OTG_FS_PCD_Init+0x58>)
 800181c:	2200      	movs	r2, #0
 800181e:	729a      	strb	r2, [r3, #10]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 8001820:	4b0c      	ldr	r3, [pc, #48]	; (8001854 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001822:	2200      	movs	r2, #0
 8001824:	72da      	strb	r2, [r3, #11]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 8001826:	4b0b      	ldr	r3, [pc, #44]	; (8001854 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001828:	2200      	movs	r2, #0
 800182a:	731a      	strb	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.battery_charging_enable = DISABLE;
 800182c:	4b09      	ldr	r3, [pc, #36]	; (8001854 <MX_USB_OTG_FS_PCD_Init+0x58>)
 800182e:	2200      	movs	r2, #0
 8001830:	735a      	strb	r2, [r3, #13]
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 8001832:	4b08      	ldr	r3, [pc, #32]	; (8001854 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001834:	2200      	movs	r2, #0
 8001836:	73da      	strb	r2, [r3, #15]
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 8001838:	4b06      	ldr	r3, [pc, #24]	; (8001854 <MX_USB_OTG_FS_PCD_Init+0x58>)
 800183a:	2200      	movs	r2, #0
 800183c:	739a      	strb	r2, [r3, #14]
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 800183e:	4805      	ldr	r0, [pc, #20]	; (8001854 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001840:	f002 f9c9 	bl	8003bd6 <HAL_PCD_Init>
 8001844:	4603      	mov	r3, r0
 8001846:	2b00      	cmp	r3, #0
 8001848:	d001      	beq.n	800184e <MX_USB_OTG_FS_PCD_Init+0x52>
  {
    Error_Handler();
 800184a:	f000 f9b7 	bl	8001bbc <Error_Handler>
  }
  /* USER CODE BEGIN USB_OTG_FS_Init 2 */

  /* USER CODE END USB_OTG_FS_Init 2 */

}
 800184e:	bf00      	nop
 8001850:	bd80      	pop	{r7, pc}
 8001852:	bf00      	nop
 8001854:	200004c0 	.word	0x200004c0

08001858 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001858:	b580      	push	{r7, lr}
 800185a:	b08a      	sub	sp, #40	; 0x28
 800185c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800185e:	f107 0314 	add.w	r3, r7, #20
 8001862:	2200      	movs	r2, #0
 8001864:	601a      	str	r2, [r3, #0]
 8001866:	605a      	str	r2, [r3, #4]
 8001868:	609a      	str	r2, [r3, #8]
 800186a:	60da      	str	r2, [r3, #12]
 800186c:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 800186e:	4bbd      	ldr	r3, [pc, #756]	; (8001b64 <MX_GPIO_Init+0x30c>)
 8001870:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001872:	4abc      	ldr	r2, [pc, #752]	; (8001b64 <MX_GPIO_Init+0x30c>)
 8001874:	f043 0310 	orr.w	r3, r3, #16
 8001878:	64d3      	str	r3, [r2, #76]	; 0x4c
 800187a:	4bba      	ldr	r3, [pc, #744]	; (8001b64 <MX_GPIO_Init+0x30c>)
 800187c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800187e:	f003 0310 	and.w	r3, r3, #16
 8001882:	613b      	str	r3, [r7, #16]
 8001884:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001886:	4bb7      	ldr	r3, [pc, #732]	; (8001b64 <MX_GPIO_Init+0x30c>)
 8001888:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800188a:	4ab6      	ldr	r2, [pc, #728]	; (8001b64 <MX_GPIO_Init+0x30c>)
 800188c:	f043 0304 	orr.w	r3, r3, #4
 8001890:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001892:	4bb4      	ldr	r3, [pc, #720]	; (8001b64 <MX_GPIO_Init+0x30c>)
 8001894:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001896:	f003 0304 	and.w	r3, r3, #4
 800189a:	60fb      	str	r3, [r7, #12]
 800189c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800189e:	4bb1      	ldr	r3, [pc, #708]	; (8001b64 <MX_GPIO_Init+0x30c>)
 80018a0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80018a2:	4ab0      	ldr	r2, [pc, #704]	; (8001b64 <MX_GPIO_Init+0x30c>)
 80018a4:	f043 0301 	orr.w	r3, r3, #1
 80018a8:	64d3      	str	r3, [r2, #76]	; 0x4c
 80018aa:	4bae      	ldr	r3, [pc, #696]	; (8001b64 <MX_GPIO_Init+0x30c>)
 80018ac:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80018ae:	f003 0301 	and.w	r3, r3, #1
 80018b2:	60bb      	str	r3, [r7, #8]
 80018b4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80018b6:	4bab      	ldr	r3, [pc, #684]	; (8001b64 <MX_GPIO_Init+0x30c>)
 80018b8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80018ba:	4aaa      	ldr	r2, [pc, #680]	; (8001b64 <MX_GPIO_Init+0x30c>)
 80018bc:	f043 0302 	orr.w	r3, r3, #2
 80018c0:	64d3      	str	r3, [r2, #76]	; 0x4c
 80018c2:	4ba8      	ldr	r3, [pc, #672]	; (8001b64 <MX_GPIO_Init+0x30c>)
 80018c4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80018c6:	f003 0302 	and.w	r3, r3, #2
 80018ca:	607b      	str	r3, [r7, #4]
 80018cc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80018ce:	4ba5      	ldr	r3, [pc, #660]	; (8001b64 <MX_GPIO_Init+0x30c>)
 80018d0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80018d2:	4aa4      	ldr	r2, [pc, #656]	; (8001b64 <MX_GPIO_Init+0x30c>)
 80018d4:	f043 0308 	orr.w	r3, r3, #8
 80018d8:	64d3      	str	r3, [r2, #76]	; 0x4c
 80018da:	4ba2      	ldr	r3, [pc, #648]	; (8001b64 <MX_GPIO_Init+0x30c>)
 80018dc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80018de:	f003 0308 	and.w	r3, r3, #8
 80018e2:	603b      	str	r3, [r7, #0]
 80018e4:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, M24SR64_Y_RF_DISABLE_Pin|M24SR64_Y_GPO_Pin|ISM43362_RST_Pin, GPIO_PIN_RESET);
 80018e6:	2200      	movs	r2, #0
 80018e8:	f44f 718a 	mov.w	r1, #276	; 0x114
 80018ec:	489e      	ldr	r0, [pc, #632]	; (8001b68 <MX_GPIO_Init+0x310>)
 80018ee:	f001 fae5 	bl	8002ebc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, ARD_D10_Pin|SPBTLE_RF_RST_Pin|ARD_D9_Pin, GPIO_PIN_RESET);
 80018f2:	2200      	movs	r2, #0
 80018f4:	f248 1104 	movw	r1, #33028	; 0x8104
 80018f8:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80018fc:	f001 fade 	bl	8002ebc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, ARD_D8_Pin|ISM43362_BOOT0_Pin|ISM43362_WAKEUP_Pin|LED2_Pin
 8001900:	2200      	movs	r2, #0
 8001902:	f24f 0114 	movw	r1, #61460	; 0xf014
 8001906:	4899      	ldr	r0, [pc, #612]	; (8001b6c <MX_GPIO_Init+0x314>)
 8001908:	f001 fad8 	bl	8002ebc <HAL_GPIO_WritePin>
                          |SPSGRF_915_SDN_Pin|ARD_D5_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, USB_OTG_FS_PWR_EN_Pin|PMOD_RESET_Pin|STSAFE_A100_RESET_Pin, GPIO_PIN_RESET);
 800190c:	2200      	movs	r2, #0
 800190e:	f241 0181 	movw	r1, #4225	; 0x1081
 8001912:	4897      	ldr	r0, [pc, #604]	; (8001b70 <MX_GPIO_Init+0x318>)
 8001914:	f001 fad2 	bl	8002ebc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SPBTLE_RF_SPI3_CSN_GPIO_Port, SPBTLE_RF_SPI3_CSN_Pin, GPIO_PIN_SET);
 8001918:	2201      	movs	r2, #1
 800191a:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800191e:	4894      	ldr	r0, [pc, #592]	; (8001b70 <MX_GPIO_Init+0x318>)
 8001920:	f001 facc 	bl	8002ebc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, VL53L0X_XSHUT_Pin|LED3_WIFI__LED4_BLE_Pin, GPIO_PIN_RESET);
 8001924:	2200      	movs	r2, #0
 8001926:	f44f 7110 	mov.w	r1, #576	; 0x240
 800192a:	4892      	ldr	r0, [pc, #584]	; (8001b74 <MX_GPIO_Init+0x31c>)
 800192c:	f001 fac6 	bl	8002ebc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SPSGRF_915_SPI3_CSN_GPIO_Port, SPSGRF_915_SPI3_CSN_Pin, GPIO_PIN_SET);
 8001930:	2201      	movs	r2, #1
 8001932:	2120      	movs	r1, #32
 8001934:	488d      	ldr	r0, [pc, #564]	; (8001b6c <MX_GPIO_Init+0x314>)
 8001936:	f001 fac1 	bl	8002ebc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(ISM43362_SPI3_CSN_GPIO_Port, ISM43362_SPI3_CSN_Pin, GPIO_PIN_SET);
 800193a:	2201      	movs	r2, #1
 800193c:	2101      	movs	r1, #1
 800193e:	488a      	ldr	r0, [pc, #552]	; (8001b68 <MX_GPIO_Init+0x310>)
 8001940:	f001 fabc 	bl	8002ebc <HAL_GPIO_WritePin>

  /*Configure GPIO pins : M24SR64_Y_RF_DISABLE_Pin M24SR64_Y_GPO_Pin ISM43362_RST_Pin ISM43362_SPI3_CSN_Pin */
  GPIO_InitStruct.Pin = M24SR64_Y_RF_DISABLE_Pin|M24SR64_Y_GPO_Pin|ISM43362_RST_Pin|ISM43362_SPI3_CSN_Pin;
 8001944:	f240 1315 	movw	r3, #277	; 0x115
 8001948:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800194a:	2301      	movs	r3, #1
 800194c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800194e:	2300      	movs	r3, #0
 8001950:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001952:	2300      	movs	r3, #0
 8001954:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001956:	f107 0314 	add.w	r3, r7, #20
 800195a:	4619      	mov	r1, r3
 800195c:	4882      	ldr	r0, [pc, #520]	; (8001b68 <MX_GPIO_Init+0x310>)
 800195e:	f001 f80f 	bl	8002980 <HAL_GPIO_Init>

  /*Configure GPIO pins : USB_OTG_FS_OVRCR_EXTI3_Pin SPSGRF_915_GPIO3_EXTI5_Pin SPBTLE_RF_IRQ_EXTI6_Pin ISM43362_DRDY_EXTI1_Pin */
  GPIO_InitStruct.Pin = USB_OTG_FS_OVRCR_EXTI3_Pin|SPSGRF_915_GPIO3_EXTI5_Pin|SPBTLE_RF_IRQ_EXTI6_Pin|ISM43362_DRDY_EXTI1_Pin;
 8001962:	236a      	movs	r3, #106	; 0x6a
 8001964:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001966:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 800196a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800196c:	2300      	movs	r3, #0
 800196e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001970:	f107 0314 	add.w	r3, r7, #20
 8001974:	4619      	mov	r1, r3
 8001976:	487c      	ldr	r0, [pc, #496]	; (8001b68 <MX_GPIO_Init+0x310>)
 8001978:	f001 f802 	bl	8002980 <HAL_GPIO_Init>

  /*Configure GPIO pin : BUTTON_EXTI13_Pin */
  GPIO_InitStruct.Pin = BUTTON_EXTI13_Pin;
 800197c:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001980:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8001982:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 8001986:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001988:	2300      	movs	r3, #0
 800198a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(BUTTON_EXTI13_GPIO_Port, &GPIO_InitStruct);
 800198c:	f107 0314 	add.w	r3, r7, #20
 8001990:	4619      	mov	r1, r3
 8001992:	4878      	ldr	r0, [pc, #480]	; (8001b74 <MX_GPIO_Init+0x31c>)
 8001994:	f000 fff4 	bl	8002980 <HAL_GPIO_Init>

  /*Configure GPIO pins : ARD_A5_Pin ARD_A4_Pin ARD_A3_Pin ARD_A2_Pin
                           ARD_A1_Pin ARD_A0_Pin */
  GPIO_InitStruct.Pin = ARD_A5_Pin|ARD_A4_Pin|ARD_A3_Pin|ARD_A2_Pin
 8001998:	233f      	movs	r3, #63	; 0x3f
 800199a:	617b      	str	r3, [r7, #20]
                          |ARD_A1_Pin|ARD_A0_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 800199c:	230b      	movs	r3, #11
 800199e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019a0:	2300      	movs	r3, #0
 80019a2:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80019a4:	f107 0314 	add.w	r3, r7, #20
 80019a8:	4619      	mov	r1, r3
 80019aa:	4872      	ldr	r0, [pc, #456]	; (8001b74 <MX_GPIO_Init+0x31c>)
 80019ac:	f000 ffe8 	bl	8002980 <HAL_GPIO_Init>

  /*Configure GPIO pins : ARD_D1_Pin ARD_D0_Pin */
  GPIO_InitStruct.Pin = ARD_D1_Pin|ARD_D0_Pin;
 80019b0:	2303      	movs	r3, #3
 80019b2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80019b4:	2302      	movs	r3, #2
 80019b6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019b8:	2300      	movs	r3, #0
 80019ba:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80019bc:	2303      	movs	r3, #3
 80019be:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 80019c0:	2308      	movs	r3, #8
 80019c2:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80019c4:	f107 0314 	add.w	r3, r7, #20
 80019c8:	4619      	mov	r1, r3
 80019ca:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80019ce:	f000 ffd7 	bl	8002980 <HAL_GPIO_Init>

  /*Configure GPIO pins : ARD_D10_Pin SPBTLE_RF_RST_Pin ARD_D9_Pin */
  GPIO_InitStruct.Pin = ARD_D10_Pin|SPBTLE_RF_RST_Pin|ARD_D9_Pin;
 80019d2:	f248 1304 	movw	r3, #33028	; 0x8104
 80019d6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80019d8:	2301      	movs	r3, #1
 80019da:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019dc:	2300      	movs	r3, #0
 80019de:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80019e0:	2300      	movs	r3, #0
 80019e2:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80019e4:	f107 0314 	add.w	r3, r7, #20
 80019e8:	4619      	mov	r1, r3
 80019ea:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80019ee:	f000 ffc7 	bl	8002980 <HAL_GPIO_Init>

  /*Configure GPIO pin : ARD_D4_Pin */
  GPIO_InitStruct.Pin = ARD_D4_Pin;
 80019f2:	2308      	movs	r3, #8
 80019f4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80019f6:	2302      	movs	r3, #2
 80019f8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019fa:	2300      	movs	r3, #0
 80019fc:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80019fe:	2300      	movs	r3, #0
 8001a00:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8001a02:	2301      	movs	r3, #1
 8001a04:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(ARD_D4_GPIO_Port, &GPIO_InitStruct);
 8001a06:	f107 0314 	add.w	r3, r7, #20
 8001a0a:	4619      	mov	r1, r3
 8001a0c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001a10:	f000 ffb6 	bl	8002980 <HAL_GPIO_Init>

  /*Configure GPIO pin : ARD_D7_Pin */
  GPIO_InitStruct.Pin = ARD_D7_Pin;
 8001a14:	2310      	movs	r3, #16
 8001a16:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 8001a18:	230b      	movs	r3, #11
 8001a1a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a1c:	2300      	movs	r3, #0
 8001a1e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(ARD_D7_GPIO_Port, &GPIO_InitStruct);
 8001a20:	f107 0314 	add.w	r3, r7, #20
 8001a24:	4619      	mov	r1, r3
 8001a26:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001a2a:	f000 ffa9 	bl	8002980 <HAL_GPIO_Init>

  /*Configure GPIO pins : ARD_D13_Pin ARD_D12_Pin ARD_D11_Pin */
  GPIO_InitStruct.Pin = ARD_D13_Pin|ARD_D12_Pin|ARD_D11_Pin;
 8001a2e:	23e0      	movs	r3, #224	; 0xe0
 8001a30:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001a32:	2302      	movs	r3, #2
 8001a34:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a36:	2300      	movs	r3, #0
 8001a38:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001a3a:	2303      	movs	r3, #3
 8001a3c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8001a3e:	2305      	movs	r3, #5
 8001a40:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001a42:	f107 0314 	add.w	r3, r7, #20
 8001a46:	4619      	mov	r1, r3
 8001a48:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001a4c:	f000 ff98 	bl	8002980 <HAL_GPIO_Init>

  /*Configure GPIO pin : ARD_D3_Pin */
  GPIO_InitStruct.Pin = ARD_D3_Pin;
 8001a50:	2301      	movs	r3, #1
 8001a52:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001a54:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 8001a58:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a5a:	2300      	movs	r3, #0
 8001a5c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(ARD_D3_GPIO_Port, &GPIO_InitStruct);
 8001a5e:	f107 0314 	add.w	r3, r7, #20
 8001a62:	4619      	mov	r1, r3
 8001a64:	4841      	ldr	r0, [pc, #260]	; (8001b6c <MX_GPIO_Init+0x314>)
 8001a66:	f000 ff8b 	bl	8002980 <HAL_GPIO_Init>

  /*Configure GPIO pin : ARD_D6_Pin */
  GPIO_InitStruct.Pin = ARD_D6_Pin;
 8001a6a:	2302      	movs	r3, #2
 8001a6c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 8001a6e:	230b      	movs	r3, #11
 8001a70:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a72:	2300      	movs	r3, #0
 8001a74:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(ARD_D6_GPIO_Port, &GPIO_InitStruct);
 8001a76:	f107 0314 	add.w	r3, r7, #20
 8001a7a:	4619      	mov	r1, r3
 8001a7c:	483b      	ldr	r0, [pc, #236]	; (8001b6c <MX_GPIO_Init+0x314>)
 8001a7e:	f000 ff7f 	bl	8002980 <HAL_GPIO_Init>

  /*Configure GPIO pins : ARD_D8_Pin ISM43362_BOOT0_Pin ISM43362_WAKEUP_Pin LED2_Pin
                           SPSGRF_915_SDN_Pin ARD_D5_Pin SPSGRF_915_SPI3_CSN_Pin */
  GPIO_InitStruct.Pin = ARD_D8_Pin|ISM43362_BOOT0_Pin|ISM43362_WAKEUP_Pin|LED2_Pin
 8001a82:	f24f 0334 	movw	r3, #61492	; 0xf034
 8001a86:	617b      	str	r3, [r7, #20]
                          |SPSGRF_915_SDN_Pin|ARD_D5_Pin|SPSGRF_915_SPI3_CSN_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001a88:	2301      	movs	r3, #1
 8001a8a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a8c:	2300      	movs	r3, #0
 8001a8e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001a90:	2300      	movs	r3, #0
 8001a92:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001a94:	f107 0314 	add.w	r3, r7, #20
 8001a98:	4619      	mov	r1, r3
 8001a9a:	4834      	ldr	r0, [pc, #208]	; (8001b6c <MX_GPIO_Init+0x314>)
 8001a9c:	f000 ff70 	bl	8002980 <HAL_GPIO_Init>

  /*Configure GPIO pins : LPS22HB_INT_DRDY_EXTI0_Pin LSM6DSL_INT1_EXTI11_Pin ARD_D2_Pin HTS221_DRDY_EXTI15_Pin
                           PMOD_IRQ_EXTI12_Pin */
  GPIO_InitStruct.Pin = LPS22HB_INT_DRDY_EXTI0_Pin|LSM6DSL_INT1_EXTI11_Pin|ARD_D2_Pin|HTS221_DRDY_EXTI15_Pin
 8001aa0:	f64c 4304 	movw	r3, #52228	; 0xcc04
 8001aa4:	617b      	str	r3, [r7, #20]
                          |PMOD_IRQ_EXTI12_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001aa6:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 8001aaa:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001aac:	2300      	movs	r3, #0
 8001aae:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001ab0:	f107 0314 	add.w	r3, r7, #20
 8001ab4:	4619      	mov	r1, r3
 8001ab6:	482e      	ldr	r0, [pc, #184]	; (8001b70 <MX_GPIO_Init+0x318>)
 8001ab8:	f000 ff62 	bl	8002980 <HAL_GPIO_Init>

  /*Configure GPIO pins : USB_OTG_FS_PWR_EN_Pin SPBTLE_RF_SPI3_CSN_Pin PMOD_RESET_Pin STSAFE_A100_RESET_Pin */
  GPIO_InitStruct.Pin = USB_OTG_FS_PWR_EN_Pin|SPBTLE_RF_SPI3_CSN_Pin|PMOD_RESET_Pin|STSAFE_A100_RESET_Pin;
 8001abc:	f243 0381 	movw	r3, #12417	; 0x3081
 8001ac0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001ac2:	2301      	movs	r3, #1
 8001ac4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ac6:	2300      	movs	r3, #0
 8001ac8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001aca:	2300      	movs	r3, #0
 8001acc:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001ace:	f107 0314 	add.w	r3, r7, #20
 8001ad2:	4619      	mov	r1, r3
 8001ad4:	4826      	ldr	r0, [pc, #152]	; (8001b70 <MX_GPIO_Init+0x318>)
 8001ad6:	f000 ff53 	bl	8002980 <HAL_GPIO_Init>

  /*Configure GPIO pins : VL53L0X_XSHUT_Pin LED3_WIFI__LED4_BLE_Pin */
  GPIO_InitStruct.Pin = VL53L0X_XSHUT_Pin|LED3_WIFI__LED4_BLE_Pin;
 8001ada:	f44f 7310 	mov.w	r3, #576	; 0x240
 8001ade:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001ae0:	2301      	movs	r3, #1
 8001ae2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ae4:	2300      	movs	r3, #0
 8001ae6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001ae8:	2300      	movs	r3, #0
 8001aea:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001aec:	f107 0314 	add.w	r3, r7, #20
 8001af0:	4619      	mov	r1, r3
 8001af2:	4820      	ldr	r0, [pc, #128]	; (8001b74 <MX_GPIO_Init+0x31c>)
 8001af4:	f000 ff44 	bl	8002980 <HAL_GPIO_Init>

  /*Configure GPIO pins : VL53L0X_GPIO1_EXTI7_Pin LSM3MDL_DRDY_EXTI8_Pin */
  GPIO_InitStruct.Pin = VL53L0X_GPIO1_EXTI7_Pin|LSM3MDL_DRDY_EXTI8_Pin;
 8001af8:	f44f 73c0 	mov.w	r3, #384	; 0x180
 8001afc:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001afe:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 8001b02:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b04:	2300      	movs	r3, #0
 8001b06:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001b08:	f107 0314 	add.w	r3, r7, #20
 8001b0c:	4619      	mov	r1, r3
 8001b0e:	4819      	ldr	r0, [pc, #100]	; (8001b74 <MX_GPIO_Init+0x31c>)
 8001b10:	f000 ff36 	bl	8002980 <HAL_GPIO_Init>

  /*Configure GPIO pin : PMOD_SPI2_SCK_Pin */
  GPIO_InitStruct.Pin = PMOD_SPI2_SCK_Pin;
 8001b14:	2302      	movs	r3, #2
 8001b16:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001b18:	2302      	movs	r3, #2
 8001b1a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b1c:	2300      	movs	r3, #0
 8001b1e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001b20:	2303      	movs	r3, #3
 8001b22:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8001b24:	2305      	movs	r3, #5
 8001b26:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(PMOD_SPI2_SCK_GPIO_Port, &GPIO_InitStruct);
 8001b28:	f107 0314 	add.w	r3, r7, #20
 8001b2c:	4619      	mov	r1, r3
 8001b2e:	4810      	ldr	r0, [pc, #64]	; (8001b70 <MX_GPIO_Init+0x318>)
 8001b30:	f000 ff26 	bl	8002980 <HAL_GPIO_Init>

  /*Configure GPIO pins : PMOD_UART2_CTS_Pin PMOD_UART2_RTS_Pin PMOD_UART2_TX_Pin PMOD_UART2_RX_Pin */
  GPIO_InitStruct.Pin = PMOD_UART2_CTS_Pin|PMOD_UART2_RTS_Pin|PMOD_UART2_TX_Pin|PMOD_UART2_RX_Pin;
 8001b34:	2378      	movs	r3, #120	; 0x78
 8001b36:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001b38:	2302      	movs	r3, #2
 8001b3a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b3c:	2300      	movs	r3, #0
 8001b3e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001b40:	2303      	movs	r3, #3
 8001b42:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001b44:	2307      	movs	r3, #7
 8001b46:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001b48:	f107 0314 	add.w	r3, r7, #20
 8001b4c:	4619      	mov	r1, r3
 8001b4e:	4808      	ldr	r0, [pc, #32]	; (8001b70 <MX_GPIO_Init+0x318>)
 8001b50:	f000 ff16 	bl	8002980 <HAL_GPIO_Init>

  /*Configure GPIO pins : ARD_D15_Pin ARD_D14_Pin */
  GPIO_InitStruct.Pin = ARD_D15_Pin|ARD_D14_Pin;
 8001b54:	f44f 7340 	mov.w	r3, #768	; 0x300
 8001b58:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001b5a:	2312      	movs	r3, #18
 8001b5c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b5e:	2300      	movs	r3, #0
 8001b60:	e00a      	b.n	8001b78 <MX_GPIO_Init+0x320>
 8001b62:	bf00      	nop
 8001b64:	40021000 	.word	0x40021000
 8001b68:	48001000 	.word	0x48001000
 8001b6c:	48000400 	.word	0x48000400
 8001b70:	48000c00 	.word	0x48000c00
 8001b74:	48000800 	.word	0x48000800
 8001b78:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001b7a:	2303      	movs	r3, #3
 8001b7c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001b7e:	2304      	movs	r3, #4
 8001b80:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001b82:	f107 0314 	add.w	r3, r7, #20
 8001b86:	4619      	mov	r1, r3
 8001b88:	480b      	ldr	r0, [pc, #44]	; (8001bb8 <MX_GPIO_Init+0x360>)
 8001b8a:	f000 fef9 	bl	8002980 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 8001b8e:	2200      	movs	r2, #0
 8001b90:	2100      	movs	r1, #0
 8001b92:	2017      	movs	r0, #23
 8001b94:	f000 fdb1 	bl	80026fa <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 8001b98:	2017      	movs	r0, #23
 8001b9a:	f000 fdca 	bl	8002732 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8001b9e:	2200      	movs	r2, #0
 8001ba0:	2100      	movs	r1, #0
 8001ba2:	2028      	movs	r0, #40	; 0x28
 8001ba4:	f000 fda9 	bl	80026fa <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8001ba8:	2028      	movs	r0, #40	; 0x28
 8001baa:	f000 fdc2 	bl	8002732 <HAL_NVIC_EnableIRQ>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8001bae:	bf00      	nop
 8001bb0:	3728      	adds	r7, #40	; 0x28
 8001bb2:	46bd      	mov	sp, r7
 8001bb4:	bd80      	pop	{r7, pc}
 8001bb6:	bf00      	nop
 8001bb8:	48000400 	.word	0x48000400

08001bbc <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001bbc:	b480      	push	{r7}
 8001bbe:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001bc0:	b672      	cpsid	i
}
 8001bc2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001bc4:	e7fe      	b.n	8001bc4 <Error_Handler+0x8>
	...

08001bc8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001bc8:	b480      	push	{r7}
 8001bca:	b083      	sub	sp, #12
 8001bcc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001bce:	4b0f      	ldr	r3, [pc, #60]	; (8001c0c <HAL_MspInit+0x44>)
 8001bd0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001bd2:	4a0e      	ldr	r2, [pc, #56]	; (8001c0c <HAL_MspInit+0x44>)
 8001bd4:	f043 0301 	orr.w	r3, r3, #1
 8001bd8:	6613      	str	r3, [r2, #96]	; 0x60
 8001bda:	4b0c      	ldr	r3, [pc, #48]	; (8001c0c <HAL_MspInit+0x44>)
 8001bdc:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001bde:	f003 0301 	and.w	r3, r3, #1
 8001be2:	607b      	str	r3, [r7, #4]
 8001be4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001be6:	4b09      	ldr	r3, [pc, #36]	; (8001c0c <HAL_MspInit+0x44>)
 8001be8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001bea:	4a08      	ldr	r2, [pc, #32]	; (8001c0c <HAL_MspInit+0x44>)
 8001bec:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001bf0:	6593      	str	r3, [r2, #88]	; 0x58
 8001bf2:	4b06      	ldr	r3, [pc, #24]	; (8001c0c <HAL_MspInit+0x44>)
 8001bf4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001bf6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001bfa:	603b      	str	r3, [r7, #0]
 8001bfc:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001bfe:	bf00      	nop
 8001c00:	370c      	adds	r7, #12
 8001c02:	46bd      	mov	sp, r7
 8001c04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c08:	4770      	bx	lr
 8001c0a:	bf00      	nop
 8001c0c:	40021000 	.word	0x40021000

08001c10 <HAL_DFSDM_ChannelMspInit>:
* This function configures the hardware resources used in this example
* @param hdfsdm_channel: DFSDM_Channel handle pointer
* @retval None
*/
void HAL_DFSDM_ChannelMspInit(DFSDM_Channel_HandleTypeDef* hdfsdm_channel)
{
 8001c10:	b580      	push	{r7, lr}
 8001c12:	b0ac      	sub	sp, #176	; 0xb0
 8001c14:	af00      	add	r7, sp, #0
 8001c16:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001c18:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8001c1c:	2200      	movs	r2, #0
 8001c1e:	601a      	str	r2, [r3, #0]
 8001c20:	605a      	str	r2, [r3, #4]
 8001c22:	609a      	str	r2, [r3, #8]
 8001c24:	60da      	str	r2, [r3, #12]
 8001c26:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001c28:	f107 0314 	add.w	r3, r7, #20
 8001c2c:	2288      	movs	r2, #136	; 0x88
 8001c2e:	2100      	movs	r1, #0
 8001c30:	4618      	mov	r0, r3
 8001c32:	f005 fb88 	bl	8007346 <memset>
  if(DFSDM1_Init == 0)
 8001c36:	4b25      	ldr	r3, [pc, #148]	; (8001ccc <HAL_DFSDM_ChannelMspInit+0xbc>)
 8001c38:	681b      	ldr	r3, [r3, #0]
 8001c3a:	2b00      	cmp	r3, #0
 8001c3c:	d142      	bne.n	8001cc4 <HAL_DFSDM_ChannelMspInit+0xb4>

  /* USER CODE END DFSDM1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_DFSDM1;
 8001c3e:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001c42:	617b      	str	r3, [r7, #20]
    PeriphClkInit.Dfsdm1ClockSelection = RCC_DFSDM1CLKSOURCE_PCLK;
 8001c44:	2300      	movs	r3, #0
 8001c46:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001c4a:	f107 0314 	add.w	r3, r7, #20
 8001c4e:	4618      	mov	r0, r3
 8001c50:	f003 f834 	bl	8004cbc <HAL_RCCEx_PeriphCLKConfig>
 8001c54:	4603      	mov	r3, r0
 8001c56:	2b00      	cmp	r3, #0
 8001c58:	d001      	beq.n	8001c5e <HAL_DFSDM_ChannelMspInit+0x4e>
    {
      Error_Handler();
 8001c5a:	f7ff ffaf 	bl	8001bbc <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_DFSDM1_CLK_ENABLE();
 8001c5e:	4b1c      	ldr	r3, [pc, #112]	; (8001cd0 <HAL_DFSDM_ChannelMspInit+0xc0>)
 8001c60:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001c62:	4a1b      	ldr	r2, [pc, #108]	; (8001cd0 <HAL_DFSDM_ChannelMspInit+0xc0>)
 8001c64:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001c68:	6613      	str	r3, [r2, #96]	; 0x60
 8001c6a:	4b19      	ldr	r3, [pc, #100]	; (8001cd0 <HAL_DFSDM_ChannelMspInit+0xc0>)
 8001c6c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001c6e:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8001c72:	613b      	str	r3, [r7, #16]
 8001c74:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOE_CLK_ENABLE();
 8001c76:	4b16      	ldr	r3, [pc, #88]	; (8001cd0 <HAL_DFSDM_ChannelMspInit+0xc0>)
 8001c78:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001c7a:	4a15      	ldr	r2, [pc, #84]	; (8001cd0 <HAL_DFSDM_ChannelMspInit+0xc0>)
 8001c7c:	f043 0310 	orr.w	r3, r3, #16
 8001c80:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001c82:	4b13      	ldr	r3, [pc, #76]	; (8001cd0 <HAL_DFSDM_ChannelMspInit+0xc0>)
 8001c84:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001c86:	f003 0310 	and.w	r3, r3, #16
 8001c8a:	60fb      	str	r3, [r7, #12]
 8001c8c:	68fb      	ldr	r3, [r7, #12]
    /**DFSDM1 GPIO Configuration
    PE7     ------> DFSDM1_DATIN2
    PE9     ------> DFSDM1_CKOUT
    */
    GPIO_InitStruct.Pin = DFSDM1_DATIN2_Pin|DFSDM1_CKOUT_Pin;
 8001c8e:	f44f 7320 	mov.w	r3, #640	; 0x280
 8001c92:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001c96:	2302      	movs	r3, #2
 8001c98:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c9c:	2300      	movs	r3, #0
 8001c9e:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001ca2:	2300      	movs	r3, #0
 8001ca4:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF6_DFSDM1;
 8001ca8:	2306      	movs	r3, #6
 8001caa:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001cae:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8001cb2:	4619      	mov	r1, r3
 8001cb4:	4807      	ldr	r0, [pc, #28]	; (8001cd4 <HAL_DFSDM_ChannelMspInit+0xc4>)
 8001cb6:	f000 fe63 	bl	8002980 <HAL_GPIO_Init>

  /* USER CODE BEGIN DFSDM1_MspInit 1 */

  /* USER CODE END DFSDM1_MspInit 1 */
  DFSDM1_Init++;
 8001cba:	4b04      	ldr	r3, [pc, #16]	; (8001ccc <HAL_DFSDM_ChannelMspInit+0xbc>)
 8001cbc:	681b      	ldr	r3, [r3, #0]
 8001cbe:	3301      	adds	r3, #1
 8001cc0:	4a02      	ldr	r2, [pc, #8]	; (8001ccc <HAL_DFSDM_ChannelMspInit+0xbc>)
 8001cc2:	6013      	str	r3, [r2, #0]
  }

}
 8001cc4:	bf00      	nop
 8001cc6:	37b0      	adds	r7, #176	; 0xb0
 8001cc8:	46bd      	mov	sp, r7
 8001cca:	bd80      	pop	{r7, pc}
 8001ccc:	200009a4 	.word	0x200009a4
 8001cd0:	40021000 	.word	0x40021000
 8001cd4:	48001000 	.word	0x48001000

08001cd8 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001cd8:	b580      	push	{r7, lr}
 8001cda:	b0ac      	sub	sp, #176	; 0xb0
 8001cdc:	af00      	add	r7, sp, #0
 8001cde:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001ce0:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8001ce4:	2200      	movs	r2, #0
 8001ce6:	601a      	str	r2, [r3, #0]
 8001ce8:	605a      	str	r2, [r3, #4]
 8001cea:	609a      	str	r2, [r3, #8]
 8001cec:	60da      	str	r2, [r3, #12]
 8001cee:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001cf0:	f107 0314 	add.w	r3, r7, #20
 8001cf4:	2288      	movs	r2, #136	; 0x88
 8001cf6:	2100      	movs	r1, #0
 8001cf8:	4618      	mov	r0, r3
 8001cfa:	f005 fb24 	bl	8007346 <memset>
  if(hi2c->Instance==I2C2)
 8001cfe:	687b      	ldr	r3, [r7, #4]
 8001d00:	681b      	ldr	r3, [r3, #0]
 8001d02:	4a21      	ldr	r2, [pc, #132]	; (8001d88 <HAL_I2C_MspInit+0xb0>)
 8001d04:	4293      	cmp	r3, r2
 8001d06:	d13b      	bne.n	8001d80 <HAL_I2C_MspInit+0xa8>

  /* USER CODE END I2C2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C2;
 8001d08:	2380      	movs	r3, #128	; 0x80
 8001d0a:	617b      	str	r3, [r7, #20]
    PeriphClkInit.I2c2ClockSelection = RCC_I2C2CLKSOURCE_PCLK1;
 8001d0c:	2300      	movs	r3, #0
 8001d0e:	66bb      	str	r3, [r7, #104]	; 0x68
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001d10:	f107 0314 	add.w	r3, r7, #20
 8001d14:	4618      	mov	r0, r3
 8001d16:	f002 ffd1 	bl	8004cbc <HAL_RCCEx_PeriphCLKConfig>
 8001d1a:	4603      	mov	r3, r0
 8001d1c:	2b00      	cmp	r3, #0
 8001d1e:	d001      	beq.n	8001d24 <HAL_I2C_MspInit+0x4c>
    {
      Error_Handler();
 8001d20:	f7ff ff4c 	bl	8001bbc <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001d24:	4b19      	ldr	r3, [pc, #100]	; (8001d8c <HAL_I2C_MspInit+0xb4>)
 8001d26:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001d28:	4a18      	ldr	r2, [pc, #96]	; (8001d8c <HAL_I2C_MspInit+0xb4>)
 8001d2a:	f043 0302 	orr.w	r3, r3, #2
 8001d2e:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001d30:	4b16      	ldr	r3, [pc, #88]	; (8001d8c <HAL_I2C_MspInit+0xb4>)
 8001d32:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001d34:	f003 0302 	and.w	r3, r3, #2
 8001d38:	613b      	str	r3, [r7, #16]
 8001d3a:	693b      	ldr	r3, [r7, #16]
    /**I2C2 GPIO Configuration
    PB10     ------> I2C2_SCL
    PB11     ------> I2C2_SDA
    */
    GPIO_InitStruct.Pin = INTERNAL_I2C2_SCL_Pin|INTERNAL_I2C2_SDA_Pin;
 8001d3c:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8001d40:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001d44:	2312      	movs	r3, #18
 8001d46:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001d4a:	2301      	movs	r3, #1
 8001d4c:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001d50:	2303      	movs	r3, #3
 8001d52:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8001d56:	2304      	movs	r3, #4
 8001d58:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001d5c:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8001d60:	4619      	mov	r1, r3
 8001d62:	480b      	ldr	r0, [pc, #44]	; (8001d90 <HAL_I2C_MspInit+0xb8>)
 8001d64:	f000 fe0c 	bl	8002980 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C2_CLK_ENABLE();
 8001d68:	4b08      	ldr	r3, [pc, #32]	; (8001d8c <HAL_I2C_MspInit+0xb4>)
 8001d6a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001d6c:	4a07      	ldr	r2, [pc, #28]	; (8001d8c <HAL_I2C_MspInit+0xb4>)
 8001d6e:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8001d72:	6593      	str	r3, [r2, #88]	; 0x58
 8001d74:	4b05      	ldr	r3, [pc, #20]	; (8001d8c <HAL_I2C_MspInit+0xb4>)
 8001d76:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001d78:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001d7c:	60fb      	str	r3, [r7, #12]
 8001d7e:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }

}
 8001d80:	bf00      	nop
 8001d82:	37b0      	adds	r7, #176	; 0xb0
 8001d84:	46bd      	mov	sp, r7
 8001d86:	bd80      	pop	{r7, pc}
 8001d88:	40005800 	.word	0x40005800
 8001d8c:	40021000 	.word	0x40021000
 8001d90:	48000400 	.word	0x48000400

08001d94 <HAL_I2C_MspDeInit>:
* This function freeze the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspDeInit(I2C_HandleTypeDef* hi2c)
{
 8001d94:	b580      	push	{r7, lr}
 8001d96:	b082      	sub	sp, #8
 8001d98:	af00      	add	r7, sp, #0
 8001d9a:	6078      	str	r0, [r7, #4]
  if(hi2c->Instance==I2C2)
 8001d9c:	687b      	ldr	r3, [r7, #4]
 8001d9e:	681b      	ldr	r3, [r3, #0]
 8001da0:	4a0b      	ldr	r2, [pc, #44]	; (8001dd0 <HAL_I2C_MspDeInit+0x3c>)
 8001da2:	4293      	cmp	r3, r2
 8001da4:	d10f      	bne.n	8001dc6 <HAL_I2C_MspDeInit+0x32>
  {
  /* USER CODE BEGIN I2C2_MspDeInit 0 */

  /* USER CODE END I2C2_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_I2C2_CLK_DISABLE();
 8001da6:	4b0b      	ldr	r3, [pc, #44]	; (8001dd4 <HAL_I2C_MspDeInit+0x40>)
 8001da8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001daa:	4a0a      	ldr	r2, [pc, #40]	; (8001dd4 <HAL_I2C_MspDeInit+0x40>)
 8001dac:	f423 0380 	bic.w	r3, r3, #4194304	; 0x400000
 8001db0:	6593      	str	r3, [r2, #88]	; 0x58

    /**I2C2 GPIO Configuration
    PB10     ------> I2C2_SCL
    PB11     ------> I2C2_SDA
    */
    HAL_GPIO_DeInit(INTERNAL_I2C2_SCL_GPIO_Port, INTERNAL_I2C2_SCL_Pin);
 8001db2:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001db6:	4808      	ldr	r0, [pc, #32]	; (8001dd8 <HAL_I2C_MspDeInit+0x44>)
 8001db8:	f000 ff8c 	bl	8002cd4 <HAL_GPIO_DeInit>

    HAL_GPIO_DeInit(INTERNAL_I2C2_SDA_GPIO_Port, INTERNAL_I2C2_SDA_Pin);
 8001dbc:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001dc0:	4805      	ldr	r0, [pc, #20]	; (8001dd8 <HAL_I2C_MspDeInit+0x44>)
 8001dc2:	f000 ff87 	bl	8002cd4 <HAL_GPIO_DeInit>
  /* USER CODE BEGIN I2C2_MspDeInit 1 */

  /* USER CODE END I2C2_MspDeInit 1 */
  }

}
 8001dc6:	bf00      	nop
 8001dc8:	3708      	adds	r7, #8
 8001dca:	46bd      	mov	sp, r7
 8001dcc:	bd80      	pop	{r7, pc}
 8001dce:	bf00      	nop
 8001dd0:	40005800 	.word	0x40005800
 8001dd4:	40021000 	.word	0x40021000
 8001dd8:	48000400 	.word	0x48000400

08001ddc <HAL_QSPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hqspi: QSPI handle pointer
* @retval None
*/
void HAL_QSPI_MspInit(QSPI_HandleTypeDef* hqspi)
{
 8001ddc:	b580      	push	{r7, lr}
 8001dde:	b08a      	sub	sp, #40	; 0x28
 8001de0:	af00      	add	r7, sp, #0
 8001de2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001de4:	f107 0314 	add.w	r3, r7, #20
 8001de8:	2200      	movs	r2, #0
 8001dea:	601a      	str	r2, [r3, #0]
 8001dec:	605a      	str	r2, [r3, #4]
 8001dee:	609a      	str	r2, [r3, #8]
 8001df0:	60da      	str	r2, [r3, #12]
 8001df2:	611a      	str	r2, [r3, #16]
  if(hqspi->Instance==QUADSPI)
 8001df4:	687b      	ldr	r3, [r7, #4]
 8001df6:	681b      	ldr	r3, [r3, #0]
 8001df8:	4a17      	ldr	r2, [pc, #92]	; (8001e58 <HAL_QSPI_MspInit+0x7c>)
 8001dfa:	4293      	cmp	r3, r2
 8001dfc:	d128      	bne.n	8001e50 <HAL_QSPI_MspInit+0x74>
  {
  /* USER CODE BEGIN QUADSPI_MspInit 0 */

  /* USER CODE END QUADSPI_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_QSPI_CLK_ENABLE();
 8001dfe:	4b17      	ldr	r3, [pc, #92]	; (8001e5c <HAL_QSPI_MspInit+0x80>)
 8001e00:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001e02:	4a16      	ldr	r2, [pc, #88]	; (8001e5c <HAL_QSPI_MspInit+0x80>)
 8001e04:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001e08:	6513      	str	r3, [r2, #80]	; 0x50
 8001e0a:	4b14      	ldr	r3, [pc, #80]	; (8001e5c <HAL_QSPI_MspInit+0x80>)
 8001e0c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001e0e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001e12:	613b      	str	r3, [r7, #16]
 8001e14:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOE_CLK_ENABLE();
 8001e16:	4b11      	ldr	r3, [pc, #68]	; (8001e5c <HAL_QSPI_MspInit+0x80>)
 8001e18:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001e1a:	4a10      	ldr	r2, [pc, #64]	; (8001e5c <HAL_QSPI_MspInit+0x80>)
 8001e1c:	f043 0310 	orr.w	r3, r3, #16
 8001e20:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001e22:	4b0e      	ldr	r3, [pc, #56]	; (8001e5c <HAL_QSPI_MspInit+0x80>)
 8001e24:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001e26:	f003 0310 	and.w	r3, r3, #16
 8001e2a:	60fb      	str	r3, [r7, #12]
 8001e2c:	68fb      	ldr	r3, [r7, #12]
    PE12     ------> QUADSPI_BK1_IO0
    PE13     ------> QUADSPI_BK1_IO1
    PE14     ------> QUADSPI_BK1_IO2
    PE15     ------> QUADSPI_BK1_IO3
    */
    GPIO_InitStruct.Pin = QUADSPI_CLK_Pin|QUADSPI_NCS_Pin|OQUADSPI_BK1_IO0_Pin|QUADSPI_BK1_IO1_Pin
 8001e2e:	f44f 437c 	mov.w	r3, #64512	; 0xfc00
 8001e32:	617b      	str	r3, [r7, #20]
                          |QUAD_SPI_BK1_IO2_Pin|QUAD_SPI_BK1_IO3_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001e34:	2302      	movs	r3, #2
 8001e36:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e38:	2300      	movs	r3, #0
 8001e3a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001e3c:	2303      	movs	r3, #3
 8001e3e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_QUADSPI;
 8001e40:	230a      	movs	r3, #10
 8001e42:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001e44:	f107 0314 	add.w	r3, r7, #20
 8001e48:	4619      	mov	r1, r3
 8001e4a:	4805      	ldr	r0, [pc, #20]	; (8001e60 <HAL_QSPI_MspInit+0x84>)
 8001e4c:	f000 fd98 	bl	8002980 <HAL_GPIO_Init>
  /* USER CODE BEGIN QUADSPI_MspInit 1 */

  /* USER CODE END QUADSPI_MspInit 1 */
  }

}
 8001e50:	bf00      	nop
 8001e52:	3728      	adds	r7, #40	; 0x28
 8001e54:	46bd      	mov	sp, r7
 8001e56:	bd80      	pop	{r7, pc}
 8001e58:	a0001000 	.word	0xa0001000
 8001e5c:	40021000 	.word	0x40021000
 8001e60:	48001000 	.word	0x48001000

08001e64 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8001e64:	b580      	push	{r7, lr}
 8001e66:	b08a      	sub	sp, #40	; 0x28
 8001e68:	af00      	add	r7, sp, #0
 8001e6a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001e6c:	f107 0314 	add.w	r3, r7, #20
 8001e70:	2200      	movs	r2, #0
 8001e72:	601a      	str	r2, [r3, #0]
 8001e74:	605a      	str	r2, [r3, #4]
 8001e76:	609a      	str	r2, [r3, #8]
 8001e78:	60da      	str	r2, [r3, #12]
 8001e7a:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI3)
 8001e7c:	687b      	ldr	r3, [r7, #4]
 8001e7e:	681b      	ldr	r3, [r3, #0]
 8001e80:	4a17      	ldr	r2, [pc, #92]	; (8001ee0 <HAL_SPI_MspInit+0x7c>)
 8001e82:	4293      	cmp	r3, r2
 8001e84:	d128      	bne.n	8001ed8 <HAL_SPI_MspInit+0x74>
  {
  /* USER CODE BEGIN SPI3_MspInit 0 */

  /* USER CODE END SPI3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI3_CLK_ENABLE();
 8001e86:	4b17      	ldr	r3, [pc, #92]	; (8001ee4 <HAL_SPI_MspInit+0x80>)
 8001e88:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001e8a:	4a16      	ldr	r2, [pc, #88]	; (8001ee4 <HAL_SPI_MspInit+0x80>)
 8001e8c:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8001e90:	6593      	str	r3, [r2, #88]	; 0x58
 8001e92:	4b14      	ldr	r3, [pc, #80]	; (8001ee4 <HAL_SPI_MspInit+0x80>)
 8001e94:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001e96:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8001e9a:	613b      	str	r3, [r7, #16]
 8001e9c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001e9e:	4b11      	ldr	r3, [pc, #68]	; (8001ee4 <HAL_SPI_MspInit+0x80>)
 8001ea0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001ea2:	4a10      	ldr	r2, [pc, #64]	; (8001ee4 <HAL_SPI_MspInit+0x80>)
 8001ea4:	f043 0304 	orr.w	r3, r3, #4
 8001ea8:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001eaa:	4b0e      	ldr	r3, [pc, #56]	; (8001ee4 <HAL_SPI_MspInit+0x80>)
 8001eac:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001eae:	f003 0304 	and.w	r3, r3, #4
 8001eb2:	60fb      	str	r3, [r7, #12]
 8001eb4:	68fb      	ldr	r3, [r7, #12]
    /**SPI3 GPIO Configuration
    PC10     ------> SPI3_SCK
    PC11     ------> SPI3_MISO
    PC12     ------> SPI3_MOSI
    */
    GPIO_InitStruct.Pin = INTERNAL_SPI3_SCK_Pin|INTERNAL_SPI3_MISO_Pin|INTERNAL_SPI3_MOSI_Pin;
 8001eb6:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 8001eba:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001ebc:	2302      	movs	r3, #2
 8001ebe:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ec0:	2300      	movs	r3, #0
 8001ec2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001ec4:	2303      	movs	r3, #3
 8001ec6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8001ec8:	2306      	movs	r3, #6
 8001eca:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001ecc:	f107 0314 	add.w	r3, r7, #20
 8001ed0:	4619      	mov	r1, r3
 8001ed2:	4805      	ldr	r0, [pc, #20]	; (8001ee8 <HAL_SPI_MspInit+0x84>)
 8001ed4:	f000 fd54 	bl	8002980 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }

}
 8001ed8:	bf00      	nop
 8001eda:	3728      	adds	r7, #40	; 0x28
 8001edc:	46bd      	mov	sp, r7
 8001ede:	bd80      	pop	{r7, pc}
 8001ee0:	40003c00 	.word	0x40003c00
 8001ee4:	40021000 	.word	0x40021000
 8001ee8:	48000800 	.word	0x48000800

08001eec <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001eec:	b580      	push	{r7, lr}
 8001eee:	b0ae      	sub	sp, #184	; 0xb8
 8001ef0:	af00      	add	r7, sp, #0
 8001ef2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001ef4:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 8001ef8:	2200      	movs	r2, #0
 8001efa:	601a      	str	r2, [r3, #0]
 8001efc:	605a      	str	r2, [r3, #4]
 8001efe:	609a      	str	r2, [r3, #8]
 8001f00:	60da      	str	r2, [r3, #12]
 8001f02:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001f04:	f107 031c 	add.w	r3, r7, #28
 8001f08:	2288      	movs	r2, #136	; 0x88
 8001f0a:	2100      	movs	r1, #0
 8001f0c:	4618      	mov	r0, r3
 8001f0e:	f005 fa1a 	bl	8007346 <memset>
  if(huart->Instance==USART1)
 8001f12:	687b      	ldr	r3, [r7, #4]
 8001f14:	681b      	ldr	r3, [r3, #0]
 8001f16:	4a42      	ldr	r2, [pc, #264]	; (8002020 <HAL_UART_MspInit+0x134>)
 8001f18:	4293      	cmp	r3, r2
 8001f1a:	d13b      	bne.n	8001f94 <HAL_UART_MspInit+0xa8>

  /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8001f1c:	2301      	movs	r3, #1
 8001f1e:	61fb      	str	r3, [r7, #28]
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8001f20:	2300      	movs	r3, #0
 8001f22:	657b      	str	r3, [r7, #84]	; 0x54
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001f24:	f107 031c 	add.w	r3, r7, #28
 8001f28:	4618      	mov	r0, r3
 8001f2a:	f002 fec7 	bl	8004cbc <HAL_RCCEx_PeriphCLKConfig>
 8001f2e:	4603      	mov	r3, r0
 8001f30:	2b00      	cmp	r3, #0
 8001f32:	d001      	beq.n	8001f38 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8001f34:	f7ff fe42 	bl	8001bbc <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001f38:	4b3a      	ldr	r3, [pc, #232]	; (8002024 <HAL_UART_MspInit+0x138>)
 8001f3a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001f3c:	4a39      	ldr	r2, [pc, #228]	; (8002024 <HAL_UART_MspInit+0x138>)
 8001f3e:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001f42:	6613      	str	r3, [r2, #96]	; 0x60
 8001f44:	4b37      	ldr	r3, [pc, #220]	; (8002024 <HAL_UART_MspInit+0x138>)
 8001f46:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001f48:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001f4c:	61bb      	str	r3, [r7, #24]
 8001f4e:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001f50:	4b34      	ldr	r3, [pc, #208]	; (8002024 <HAL_UART_MspInit+0x138>)
 8001f52:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001f54:	4a33      	ldr	r2, [pc, #204]	; (8002024 <HAL_UART_MspInit+0x138>)
 8001f56:	f043 0302 	orr.w	r3, r3, #2
 8001f5a:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001f5c:	4b31      	ldr	r3, [pc, #196]	; (8002024 <HAL_UART_MspInit+0x138>)
 8001f5e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001f60:	f003 0302 	and.w	r3, r3, #2
 8001f64:	617b      	str	r3, [r7, #20]
 8001f66:	697b      	ldr	r3, [r7, #20]
    /**USART1 GPIO Configuration
    PB6     ------> USART1_TX
    PB7     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = ST_LINK_UART1_TX_Pin|ST_LINK_UART1_RX_Pin;
 8001f68:	23c0      	movs	r3, #192	; 0xc0
 8001f6a:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001f6e:	2302      	movs	r3, #2
 8001f70:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f74:	2300      	movs	r3, #0
 8001f76:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001f7a:	2303      	movs	r3, #3
 8001f7c:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8001f80:	2307      	movs	r3, #7
 8001f82:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001f86:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 8001f8a:	4619      	mov	r1, r3
 8001f8c:	4826      	ldr	r0, [pc, #152]	; (8002028 <HAL_UART_MspInit+0x13c>)
 8001f8e:	f000 fcf7 	bl	8002980 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 8001f92:	e040      	b.n	8002016 <HAL_UART_MspInit+0x12a>
  else if(huart->Instance==USART3)
 8001f94:	687b      	ldr	r3, [r7, #4]
 8001f96:	681b      	ldr	r3, [r3, #0]
 8001f98:	4a24      	ldr	r2, [pc, #144]	; (800202c <HAL_UART_MspInit+0x140>)
 8001f9a:	4293      	cmp	r3, r2
 8001f9c:	d13b      	bne.n	8002016 <HAL_UART_MspInit+0x12a>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 8001f9e:	2304      	movs	r3, #4
 8001fa0:	61fb      	str	r3, [r7, #28]
    PeriphClkInit.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 8001fa2:	2300      	movs	r3, #0
 8001fa4:	65fb      	str	r3, [r7, #92]	; 0x5c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001fa6:	f107 031c 	add.w	r3, r7, #28
 8001faa:	4618      	mov	r0, r3
 8001fac:	f002 fe86 	bl	8004cbc <HAL_RCCEx_PeriphCLKConfig>
 8001fb0:	4603      	mov	r3, r0
 8001fb2:	2b00      	cmp	r3, #0
 8001fb4:	d001      	beq.n	8001fba <HAL_UART_MspInit+0xce>
      Error_Handler();
 8001fb6:	f7ff fe01 	bl	8001bbc <Error_Handler>
    __HAL_RCC_USART3_CLK_ENABLE();
 8001fba:	4b1a      	ldr	r3, [pc, #104]	; (8002024 <HAL_UART_MspInit+0x138>)
 8001fbc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001fbe:	4a19      	ldr	r2, [pc, #100]	; (8002024 <HAL_UART_MspInit+0x138>)
 8001fc0:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001fc4:	6593      	str	r3, [r2, #88]	; 0x58
 8001fc6:	4b17      	ldr	r3, [pc, #92]	; (8002024 <HAL_UART_MspInit+0x138>)
 8001fc8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001fca:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001fce:	613b      	str	r3, [r7, #16]
 8001fd0:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001fd2:	4b14      	ldr	r3, [pc, #80]	; (8002024 <HAL_UART_MspInit+0x138>)
 8001fd4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001fd6:	4a13      	ldr	r2, [pc, #76]	; (8002024 <HAL_UART_MspInit+0x138>)
 8001fd8:	f043 0308 	orr.w	r3, r3, #8
 8001fdc:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001fde:	4b11      	ldr	r3, [pc, #68]	; (8002024 <HAL_UART_MspInit+0x138>)
 8001fe0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001fe2:	f003 0308 	and.w	r3, r3, #8
 8001fe6:	60fb      	str	r3, [r7, #12]
 8001fe8:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = INTERNAL_UART3_TX_Pin|INTERNAL_UART3_RX_Pin;
 8001fea:	f44f 7340 	mov.w	r3, #768	; 0x300
 8001fee:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001ff2:	2302      	movs	r3, #2
 8001ff4:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ff8:	2300      	movs	r3, #0
 8001ffa:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001ffe:	2303      	movs	r3, #3
 8002000:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8002004:	2307      	movs	r3, #7
 8002006:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800200a:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 800200e:	4619      	mov	r1, r3
 8002010:	4807      	ldr	r0, [pc, #28]	; (8002030 <HAL_UART_MspInit+0x144>)
 8002012:	f000 fcb5 	bl	8002980 <HAL_GPIO_Init>
}
 8002016:	bf00      	nop
 8002018:	37b8      	adds	r7, #184	; 0xb8
 800201a:	46bd      	mov	sp, r7
 800201c:	bd80      	pop	{r7, pc}
 800201e:	bf00      	nop
 8002020:	40013800 	.word	0x40013800
 8002024:	40021000 	.word	0x40021000
 8002028:	48000400 	.word	0x48000400
 800202c:	40004800 	.word	0x40004800
 8002030:	48000c00 	.word	0x48000c00

08002034 <HAL_PCD_MspInit>:
* This function configures the hardware resources used in this example
* @param hpcd: PCD handle pointer
* @retval None
*/
void HAL_PCD_MspInit(PCD_HandleTypeDef* hpcd)
{
 8002034:	b580      	push	{r7, lr}
 8002036:	b0ac      	sub	sp, #176	; 0xb0
 8002038:	af00      	add	r7, sp, #0
 800203a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800203c:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8002040:	2200      	movs	r2, #0
 8002042:	601a      	str	r2, [r3, #0]
 8002044:	605a      	str	r2, [r3, #4]
 8002046:	609a      	str	r2, [r3, #8]
 8002048:	60da      	str	r2, [r3, #12]
 800204a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800204c:	f107 0314 	add.w	r3, r7, #20
 8002050:	2288      	movs	r2, #136	; 0x88
 8002052:	2100      	movs	r1, #0
 8002054:	4618      	mov	r0, r3
 8002056:	f005 f976 	bl	8007346 <memset>
  if(hpcd->Instance==USB_OTG_FS)
 800205a:	687b      	ldr	r3, [r7, #4]
 800205c:	681b      	ldr	r3, [r3, #0]
 800205e:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002062:	d17c      	bne.n	800215e <HAL_PCD_MspInit+0x12a>

  /* USER CODE END USB_OTG_FS_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USB;
 8002064:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8002068:	617b      	str	r3, [r7, #20]
    PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_PLLSAI1;
 800206a:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 800206e:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
    PeriphClkInit.PLLSAI1.PLLSAI1Source = RCC_PLLSOURCE_MSI;
 8002072:	2301      	movs	r3, #1
 8002074:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.PLLSAI1.PLLSAI1M = 1;
 8002076:	2301      	movs	r3, #1
 8002078:	61fb      	str	r3, [r7, #28]
    PeriphClkInit.PLLSAI1.PLLSAI1N = 24;
 800207a:	2318      	movs	r3, #24
 800207c:	623b      	str	r3, [r7, #32]
    PeriphClkInit.PLLSAI1.PLLSAI1P = RCC_PLLP_DIV7;
 800207e:	2307      	movs	r3, #7
 8002080:	627b      	str	r3, [r7, #36]	; 0x24
    PeriphClkInit.PLLSAI1.PLLSAI1Q = RCC_PLLQ_DIV2;
 8002082:	2302      	movs	r3, #2
 8002084:	62bb      	str	r3, [r7, #40]	; 0x28
    PeriphClkInit.PLLSAI1.PLLSAI1R = RCC_PLLR_DIV2;
 8002086:	2302      	movs	r3, #2
 8002088:	62fb      	str	r3, [r7, #44]	; 0x2c
    PeriphClkInit.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_48M2CLK;
 800208a:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 800208e:	633b      	str	r3, [r7, #48]	; 0x30
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002090:	f107 0314 	add.w	r3, r7, #20
 8002094:	4618      	mov	r0, r3
 8002096:	f002 fe11 	bl	8004cbc <HAL_RCCEx_PeriphCLKConfig>
 800209a:	4603      	mov	r3, r0
 800209c:	2b00      	cmp	r3, #0
 800209e:	d001      	beq.n	80020a4 <HAL_PCD_MspInit+0x70>
    {
      Error_Handler();
 80020a0:	f7ff fd8c 	bl	8001bbc <Error_Handler>
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80020a4:	4b30      	ldr	r3, [pc, #192]	; (8002168 <HAL_PCD_MspInit+0x134>)
 80020a6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80020a8:	4a2f      	ldr	r2, [pc, #188]	; (8002168 <HAL_PCD_MspInit+0x134>)
 80020aa:	f043 0301 	orr.w	r3, r3, #1
 80020ae:	64d3      	str	r3, [r2, #76]	; 0x4c
 80020b0:	4b2d      	ldr	r3, [pc, #180]	; (8002168 <HAL_PCD_MspInit+0x134>)
 80020b2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80020b4:	f003 0301 	and.w	r3, r3, #1
 80020b8:	613b      	str	r3, [r7, #16]
 80020ba:	693b      	ldr	r3, [r7, #16]
    PA9     ------> USB_OTG_FS_VBUS
    PA10     ------> USB_OTG_FS_ID
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = USB_OTG_FS_VBUS_Pin;
 80020bc:	f44f 7300 	mov.w	r3, #512	; 0x200
 80020c0:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80020c4:	2300      	movs	r3, #0
 80020c6:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020ca:	2300      	movs	r3, #0
 80020cc:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    HAL_GPIO_Init(USB_OTG_FS_VBUS_GPIO_Port, &GPIO_InitStruct);
 80020d0:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 80020d4:	4619      	mov	r1, r3
 80020d6:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80020da:	f000 fc51 	bl	8002980 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = USB_OTG_FS_ID_Pin|USB_OTG_FS_DM_Pin|USB_OTG_FS_DP_Pin;
 80020de:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 80020e2:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80020e6:	2302      	movs	r3, #2
 80020e8:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020ec:	2300      	movs	r3, #0
 80020ee:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80020f2:	2303      	movs	r3, #3
 80020f4:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 80020f8:	230a      	movs	r3, #10
 80020fa:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80020fe:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8002102:	4619      	mov	r1, r3
 8002104:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002108:	f000 fc3a 	bl	8002980 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 800210c:	4b16      	ldr	r3, [pc, #88]	; (8002168 <HAL_PCD_MspInit+0x134>)
 800210e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002110:	4a15      	ldr	r2, [pc, #84]	; (8002168 <HAL_PCD_MspInit+0x134>)
 8002112:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8002116:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002118:	4b13      	ldr	r3, [pc, #76]	; (8002168 <HAL_PCD_MspInit+0x134>)
 800211a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800211c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002120:	60fb      	str	r3, [r7, #12]
 8002122:	68fb      	ldr	r3, [r7, #12]

    /* Enable VDDUSB */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002124:	4b10      	ldr	r3, [pc, #64]	; (8002168 <HAL_PCD_MspInit+0x134>)
 8002126:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002128:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800212c:	2b00      	cmp	r3, #0
 800212e:	d114      	bne.n	800215a <HAL_PCD_MspInit+0x126>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002130:	4b0d      	ldr	r3, [pc, #52]	; (8002168 <HAL_PCD_MspInit+0x134>)
 8002132:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002134:	4a0c      	ldr	r2, [pc, #48]	; (8002168 <HAL_PCD_MspInit+0x134>)
 8002136:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800213a:	6593      	str	r3, [r2, #88]	; 0x58
 800213c:	4b0a      	ldr	r3, [pc, #40]	; (8002168 <HAL_PCD_MspInit+0x134>)
 800213e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002140:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002144:	60bb      	str	r3, [r7, #8]
 8002146:	68bb      	ldr	r3, [r7, #8]
      HAL_PWREx_EnableVddUSB();
 8002148:	f001 feec 	bl	8003f24 <HAL_PWREx_EnableVddUSB>
      __HAL_RCC_PWR_CLK_DISABLE();
 800214c:	4b06      	ldr	r3, [pc, #24]	; (8002168 <HAL_PCD_MspInit+0x134>)
 800214e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002150:	4a05      	ldr	r2, [pc, #20]	; (8002168 <HAL_PCD_MspInit+0x134>)
 8002152:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002156:	6593      	str	r3, [r2, #88]	; 0x58
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }

}
 8002158:	e001      	b.n	800215e <HAL_PCD_MspInit+0x12a>
      HAL_PWREx_EnableVddUSB();
 800215a:	f001 fee3 	bl	8003f24 <HAL_PWREx_EnableVddUSB>
}
 800215e:	bf00      	nop
 8002160:	37b0      	adds	r7, #176	; 0xb0
 8002162:	46bd      	mov	sp, r7
 8002164:	bd80      	pop	{r7, pc}
 8002166:	bf00      	nop
 8002168:	40021000 	.word	0x40021000

0800216c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800216c:	b480      	push	{r7}
 800216e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8002170:	e7fe      	b.n	8002170 <NMI_Handler+0x4>

08002172 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002172:	b480      	push	{r7}
 8002174:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002176:	e7fe      	b.n	8002176 <HardFault_Handler+0x4>

08002178 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002178:	b480      	push	{r7}
 800217a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800217c:	e7fe      	b.n	800217c <MemManage_Handler+0x4>

0800217e <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800217e:	b480      	push	{r7}
 8002180:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002182:	e7fe      	b.n	8002182 <BusFault_Handler+0x4>

08002184 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002184:	b480      	push	{r7}
 8002186:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002188:	e7fe      	b.n	8002188 <UsageFault_Handler+0x4>

0800218a <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800218a:	b480      	push	{r7}
 800218c:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800218e:	bf00      	nop
 8002190:	46bd      	mov	sp, r7
 8002192:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002196:	4770      	bx	lr

08002198 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002198:	b480      	push	{r7}
 800219a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800219c:	bf00      	nop
 800219e:	46bd      	mov	sp, r7
 80021a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021a4:	4770      	bx	lr

080021a6 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80021a6:	b480      	push	{r7}
 80021a8:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80021aa:	bf00      	nop
 80021ac:	46bd      	mov	sp, r7
 80021ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021b2:	4770      	bx	lr

080021b4 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80021b4:	b580      	push	{r7, lr}
 80021b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80021b8:	f000 f980 	bl	80024bc <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80021bc:	bf00      	nop
 80021be:	bd80      	pop	{r7, pc}

080021c0 <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 80021c0:	b580      	push	{r7, lr}
 80021c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(SPSGRF_915_GPIO3_EXTI5_Pin);
 80021c4:	2020      	movs	r0, #32
 80021c6:	f000 fe91 	bl	8002eec <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(SPBTLE_RF_IRQ_EXTI6_Pin);
 80021ca:	2040      	movs	r0, #64	; 0x40
 80021cc:	f000 fe8e 	bl	8002eec <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(VL53L0X_GPIO1_EXTI7_Pin);
 80021d0:	2080      	movs	r0, #128	; 0x80
 80021d2:	f000 fe8b 	bl	8002eec <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(LSM3MDL_DRDY_EXTI8_Pin);
 80021d6:	f44f 7080 	mov.w	r0, #256	; 0x100
 80021da:	f000 fe87 	bl	8002eec <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 80021de:	bf00      	nop
 80021e0:	bd80      	pop	{r7, pc}

080021e2 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 80021e2:	b580      	push	{r7, lr}
 80021e4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(LPS22HB_INT_DRDY_EXTI0_Pin);
 80021e6:	f44f 6080 	mov.w	r0, #1024	; 0x400
 80021ea:	f000 fe7f 	bl	8002eec <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(LSM6DSL_INT1_EXTI11_Pin);
 80021ee:	f44f 6000 	mov.w	r0, #2048	; 0x800
 80021f2:	f000 fe7b 	bl	8002eec <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(BUTTON_EXTI13_Pin);
 80021f6:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 80021fa:	f000 fe77 	bl	8002eec <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(ARD_D2_Pin);
 80021fe:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 8002202:	f000 fe73 	bl	8002eec <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(HTS221_DRDY_EXTI15_Pin);
 8002206:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 800220a:	f000 fe6f 	bl	8002eec <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 800220e:	bf00      	nop
 8002210:	bd80      	pop	{r7, pc}

08002212 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002212:	b480      	push	{r7}
 8002214:	af00      	add	r7, sp, #0
  return 1;
 8002216:	2301      	movs	r3, #1
}
 8002218:	4618      	mov	r0, r3
 800221a:	46bd      	mov	sp, r7
 800221c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002220:	4770      	bx	lr

08002222 <_kill>:

int _kill(int pid, int sig)
{
 8002222:	b580      	push	{r7, lr}
 8002224:	b082      	sub	sp, #8
 8002226:	af00      	add	r7, sp, #0
 8002228:	6078      	str	r0, [r7, #4]
 800222a:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 800222c:	f005 f8de 	bl	80073ec <__errno>
 8002230:	4603      	mov	r3, r0
 8002232:	2216      	movs	r2, #22
 8002234:	601a      	str	r2, [r3, #0]
  return -1;
 8002236:	f04f 33ff 	mov.w	r3, #4294967295
}
 800223a:	4618      	mov	r0, r3
 800223c:	3708      	adds	r7, #8
 800223e:	46bd      	mov	sp, r7
 8002240:	bd80      	pop	{r7, pc}

08002242 <_exit>:

void _exit (int status)
{
 8002242:	b580      	push	{r7, lr}
 8002244:	b082      	sub	sp, #8
 8002246:	af00      	add	r7, sp, #0
 8002248:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 800224a:	f04f 31ff 	mov.w	r1, #4294967295
 800224e:	6878      	ldr	r0, [r7, #4]
 8002250:	f7ff ffe7 	bl	8002222 <_kill>
  while (1) {}    /* Make sure we hang here */
 8002254:	e7fe      	b.n	8002254 <_exit+0x12>

08002256 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002256:	b580      	push	{r7, lr}
 8002258:	b086      	sub	sp, #24
 800225a:	af00      	add	r7, sp, #0
 800225c:	60f8      	str	r0, [r7, #12]
 800225e:	60b9      	str	r1, [r7, #8]
 8002260:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002262:	2300      	movs	r3, #0
 8002264:	617b      	str	r3, [r7, #20]
 8002266:	e00a      	b.n	800227e <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8002268:	f3af 8000 	nop.w
 800226c:	4601      	mov	r1, r0
 800226e:	68bb      	ldr	r3, [r7, #8]
 8002270:	1c5a      	adds	r2, r3, #1
 8002272:	60ba      	str	r2, [r7, #8]
 8002274:	b2ca      	uxtb	r2, r1
 8002276:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002278:	697b      	ldr	r3, [r7, #20]
 800227a:	3301      	adds	r3, #1
 800227c:	617b      	str	r3, [r7, #20]
 800227e:	697a      	ldr	r2, [r7, #20]
 8002280:	687b      	ldr	r3, [r7, #4]
 8002282:	429a      	cmp	r2, r3
 8002284:	dbf0      	blt.n	8002268 <_read+0x12>
  }

  return len;
 8002286:	687b      	ldr	r3, [r7, #4]
}
 8002288:	4618      	mov	r0, r3
 800228a:	3718      	adds	r7, #24
 800228c:	46bd      	mov	sp, r7
 800228e:	bd80      	pop	{r7, pc}

08002290 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8002290:	b580      	push	{r7, lr}
 8002292:	b086      	sub	sp, #24
 8002294:	af00      	add	r7, sp, #0
 8002296:	60f8      	str	r0, [r7, #12]
 8002298:	60b9      	str	r1, [r7, #8]
 800229a:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800229c:	2300      	movs	r3, #0
 800229e:	617b      	str	r3, [r7, #20]
 80022a0:	e009      	b.n	80022b6 <_write+0x26>
  {
    __io_putchar(*ptr++);
 80022a2:	68bb      	ldr	r3, [r7, #8]
 80022a4:	1c5a      	adds	r2, r3, #1
 80022a6:	60ba      	str	r2, [r7, #8]
 80022a8:	781b      	ldrb	r3, [r3, #0]
 80022aa:	4618      	mov	r0, r3
 80022ac:	f7ff f8b8 	bl	8001420 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80022b0:	697b      	ldr	r3, [r7, #20]
 80022b2:	3301      	adds	r3, #1
 80022b4:	617b      	str	r3, [r7, #20]
 80022b6:	697a      	ldr	r2, [r7, #20]
 80022b8:	687b      	ldr	r3, [r7, #4]
 80022ba:	429a      	cmp	r2, r3
 80022bc:	dbf1      	blt.n	80022a2 <_write+0x12>
  }
  return len;
 80022be:	687b      	ldr	r3, [r7, #4]
}
 80022c0:	4618      	mov	r0, r3
 80022c2:	3718      	adds	r7, #24
 80022c4:	46bd      	mov	sp, r7
 80022c6:	bd80      	pop	{r7, pc}

080022c8 <_close>:

int _close(int file)
{
 80022c8:	b480      	push	{r7}
 80022ca:	b083      	sub	sp, #12
 80022cc:	af00      	add	r7, sp, #0
 80022ce:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80022d0:	f04f 33ff 	mov.w	r3, #4294967295
}
 80022d4:	4618      	mov	r0, r3
 80022d6:	370c      	adds	r7, #12
 80022d8:	46bd      	mov	sp, r7
 80022da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022de:	4770      	bx	lr

080022e0 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80022e0:	b480      	push	{r7}
 80022e2:	b083      	sub	sp, #12
 80022e4:	af00      	add	r7, sp, #0
 80022e6:	6078      	str	r0, [r7, #4]
 80022e8:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80022ea:	683b      	ldr	r3, [r7, #0]
 80022ec:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80022f0:	605a      	str	r2, [r3, #4]
  return 0;
 80022f2:	2300      	movs	r3, #0
}
 80022f4:	4618      	mov	r0, r3
 80022f6:	370c      	adds	r7, #12
 80022f8:	46bd      	mov	sp, r7
 80022fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022fe:	4770      	bx	lr

08002300 <_isatty>:

int _isatty(int file)
{
 8002300:	b480      	push	{r7}
 8002302:	b083      	sub	sp, #12
 8002304:	af00      	add	r7, sp, #0
 8002306:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8002308:	2301      	movs	r3, #1
}
 800230a:	4618      	mov	r0, r3
 800230c:	370c      	adds	r7, #12
 800230e:	46bd      	mov	sp, r7
 8002310:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002314:	4770      	bx	lr

08002316 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002316:	b480      	push	{r7}
 8002318:	b085      	sub	sp, #20
 800231a:	af00      	add	r7, sp, #0
 800231c:	60f8      	str	r0, [r7, #12]
 800231e:	60b9      	str	r1, [r7, #8]
 8002320:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8002322:	2300      	movs	r3, #0
}
 8002324:	4618      	mov	r0, r3
 8002326:	3714      	adds	r7, #20
 8002328:	46bd      	mov	sp, r7
 800232a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800232e:	4770      	bx	lr

08002330 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002330:	b580      	push	{r7, lr}
 8002332:	b086      	sub	sp, #24
 8002334:	af00      	add	r7, sp, #0
 8002336:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002338:	4a14      	ldr	r2, [pc, #80]	; (800238c <_sbrk+0x5c>)
 800233a:	4b15      	ldr	r3, [pc, #84]	; (8002390 <_sbrk+0x60>)
 800233c:	1ad3      	subs	r3, r2, r3
 800233e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002340:	697b      	ldr	r3, [r7, #20]
 8002342:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002344:	4b13      	ldr	r3, [pc, #76]	; (8002394 <_sbrk+0x64>)
 8002346:	681b      	ldr	r3, [r3, #0]
 8002348:	2b00      	cmp	r3, #0
 800234a:	d102      	bne.n	8002352 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800234c:	4b11      	ldr	r3, [pc, #68]	; (8002394 <_sbrk+0x64>)
 800234e:	4a12      	ldr	r2, [pc, #72]	; (8002398 <_sbrk+0x68>)
 8002350:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002352:	4b10      	ldr	r3, [pc, #64]	; (8002394 <_sbrk+0x64>)
 8002354:	681a      	ldr	r2, [r3, #0]
 8002356:	687b      	ldr	r3, [r7, #4]
 8002358:	4413      	add	r3, r2
 800235a:	693a      	ldr	r2, [r7, #16]
 800235c:	429a      	cmp	r2, r3
 800235e:	d207      	bcs.n	8002370 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002360:	f005 f844 	bl	80073ec <__errno>
 8002364:	4603      	mov	r3, r0
 8002366:	220c      	movs	r2, #12
 8002368:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800236a:	f04f 33ff 	mov.w	r3, #4294967295
 800236e:	e009      	b.n	8002384 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002370:	4b08      	ldr	r3, [pc, #32]	; (8002394 <_sbrk+0x64>)
 8002372:	681b      	ldr	r3, [r3, #0]
 8002374:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002376:	4b07      	ldr	r3, [pc, #28]	; (8002394 <_sbrk+0x64>)
 8002378:	681a      	ldr	r2, [r3, #0]
 800237a:	687b      	ldr	r3, [r7, #4]
 800237c:	4413      	add	r3, r2
 800237e:	4a05      	ldr	r2, [pc, #20]	; (8002394 <_sbrk+0x64>)
 8002380:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002382:	68fb      	ldr	r3, [r7, #12]
}
 8002384:	4618      	mov	r0, r3
 8002386:	3718      	adds	r7, #24
 8002388:	46bd      	mov	sp, r7
 800238a:	bd80      	pop	{r7, pc}
 800238c:	20018000 	.word	0x20018000
 8002390:	00000400 	.word	0x00000400
 8002394:	200009a8 	.word	0x200009a8
 8002398:	20000b20 	.word	0x20000b20

0800239c <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 800239c:	b480      	push	{r7}
 800239e:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 80023a0:	4b06      	ldr	r3, [pc, #24]	; (80023bc <SystemInit+0x20>)
 80023a2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80023a6:	4a05      	ldr	r2, [pc, #20]	; (80023bc <SystemInit+0x20>)
 80023a8:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80023ac:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif
}
 80023b0:	bf00      	nop
 80023b2:	46bd      	mov	sp, r7
 80023b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023b8:	4770      	bx	lr
 80023ba:	bf00      	nop
 80023bc:	e000ed00 	.word	0xe000ed00

080023c0 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 80023c0:	f8df d034 	ldr.w	sp, [pc, #52]	; 80023f8 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 80023c4:	f7ff ffea 	bl	800239c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80023c8:	480c      	ldr	r0, [pc, #48]	; (80023fc <LoopForever+0x6>)
  ldr r1, =_edata
 80023ca:	490d      	ldr	r1, [pc, #52]	; (8002400 <LoopForever+0xa>)
  ldr r2, =_sidata
 80023cc:	4a0d      	ldr	r2, [pc, #52]	; (8002404 <LoopForever+0xe>)
  movs r3, #0
 80023ce:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80023d0:	e002      	b.n	80023d8 <LoopCopyDataInit>

080023d2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80023d2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80023d4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80023d6:	3304      	adds	r3, #4

080023d8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80023d8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80023da:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80023dc:	d3f9      	bcc.n	80023d2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80023de:	4a0a      	ldr	r2, [pc, #40]	; (8002408 <LoopForever+0x12>)
  ldr r4, =_ebss
 80023e0:	4c0a      	ldr	r4, [pc, #40]	; (800240c <LoopForever+0x16>)
  movs r3, #0
 80023e2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80023e4:	e001      	b.n	80023ea <LoopFillZerobss>

080023e6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80023e6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80023e8:	3204      	adds	r2, #4

080023ea <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80023ea:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80023ec:	d3fb      	bcc.n	80023e6 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80023ee:	f005 f803 	bl	80073f8 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80023f2:	f7ff f84b 	bl	800148c <main>

080023f6 <LoopForever>:

LoopForever:
    b LoopForever
 80023f6:	e7fe      	b.n	80023f6 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 80023f8:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 80023fc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002400:	20000208 	.word	0x20000208
  ldr r2, =_sidata
 8002404:	080096a4 	.word	0x080096a4
  ldr r2, =_sbss
 8002408:	20000208 	.word	0x20000208
  ldr r4, =_ebss
 800240c:	20000b20 	.word	0x20000b20

08002410 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8002410:	e7fe      	b.n	8002410 <ADC1_2_IRQHandler>

08002412 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002412:	b580      	push	{r7, lr}
 8002414:	b082      	sub	sp, #8
 8002416:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8002418:	2300      	movs	r3, #0
 800241a:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800241c:	2003      	movs	r0, #3
 800241e:	f000 f961 	bl	80026e4 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8002422:	2000      	movs	r0, #0
 8002424:	f000 f80e 	bl	8002444 <HAL_InitTick>
 8002428:	4603      	mov	r3, r0
 800242a:	2b00      	cmp	r3, #0
 800242c:	d002      	beq.n	8002434 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 800242e:	2301      	movs	r3, #1
 8002430:	71fb      	strb	r3, [r7, #7]
 8002432:	e001      	b.n	8002438 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8002434:	f7ff fbc8 	bl	8001bc8 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8002438:	79fb      	ldrb	r3, [r7, #7]
}
 800243a:	4618      	mov	r0, r3
 800243c:	3708      	adds	r7, #8
 800243e:	46bd      	mov	sp, r7
 8002440:	bd80      	pop	{r7, pc}
	...

08002444 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002444:	b580      	push	{r7, lr}
 8002446:	b084      	sub	sp, #16
 8002448:	af00      	add	r7, sp, #0
 800244a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 800244c:	2300      	movs	r3, #0
 800244e:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8002450:	4b17      	ldr	r3, [pc, #92]	; (80024b0 <HAL_InitTick+0x6c>)
 8002452:	781b      	ldrb	r3, [r3, #0]
 8002454:	2b00      	cmp	r3, #0
 8002456:	d023      	beq.n	80024a0 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8002458:	4b16      	ldr	r3, [pc, #88]	; (80024b4 <HAL_InitTick+0x70>)
 800245a:	681a      	ldr	r2, [r3, #0]
 800245c:	4b14      	ldr	r3, [pc, #80]	; (80024b0 <HAL_InitTick+0x6c>)
 800245e:	781b      	ldrb	r3, [r3, #0]
 8002460:	4619      	mov	r1, r3
 8002462:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002466:	fbb3 f3f1 	udiv	r3, r3, r1
 800246a:	fbb2 f3f3 	udiv	r3, r2, r3
 800246e:	4618      	mov	r0, r3
 8002470:	f000 f96d 	bl	800274e <HAL_SYSTICK_Config>
 8002474:	4603      	mov	r3, r0
 8002476:	2b00      	cmp	r3, #0
 8002478:	d10f      	bne.n	800249a <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800247a:	687b      	ldr	r3, [r7, #4]
 800247c:	2b0f      	cmp	r3, #15
 800247e:	d809      	bhi.n	8002494 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002480:	2200      	movs	r2, #0
 8002482:	6879      	ldr	r1, [r7, #4]
 8002484:	f04f 30ff 	mov.w	r0, #4294967295
 8002488:	f000 f937 	bl	80026fa <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 800248c:	4a0a      	ldr	r2, [pc, #40]	; (80024b8 <HAL_InitTick+0x74>)
 800248e:	687b      	ldr	r3, [r7, #4]
 8002490:	6013      	str	r3, [r2, #0]
 8002492:	e007      	b.n	80024a4 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8002494:	2301      	movs	r3, #1
 8002496:	73fb      	strb	r3, [r7, #15]
 8002498:	e004      	b.n	80024a4 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 800249a:	2301      	movs	r3, #1
 800249c:	73fb      	strb	r3, [r7, #15]
 800249e:	e001      	b.n	80024a4 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 80024a0:	2301      	movs	r3, #1
 80024a2:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 80024a4:	7bfb      	ldrb	r3, [r7, #15]
}
 80024a6:	4618      	mov	r0, r3
 80024a8:	3710      	adds	r7, #16
 80024aa:	46bd      	mov	sp, r7
 80024ac:	bd80      	pop	{r7, pc}
 80024ae:	bf00      	nop
 80024b0:	2000003c 	.word	0x2000003c
 80024b4:	20000034 	.word	0x20000034
 80024b8:	20000038 	.word	0x20000038

080024bc <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80024bc:	b480      	push	{r7}
 80024be:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 80024c0:	4b06      	ldr	r3, [pc, #24]	; (80024dc <HAL_IncTick+0x20>)
 80024c2:	781b      	ldrb	r3, [r3, #0]
 80024c4:	461a      	mov	r2, r3
 80024c6:	4b06      	ldr	r3, [pc, #24]	; (80024e0 <HAL_IncTick+0x24>)
 80024c8:	681b      	ldr	r3, [r3, #0]
 80024ca:	4413      	add	r3, r2
 80024cc:	4a04      	ldr	r2, [pc, #16]	; (80024e0 <HAL_IncTick+0x24>)
 80024ce:	6013      	str	r3, [r2, #0]
}
 80024d0:	bf00      	nop
 80024d2:	46bd      	mov	sp, r7
 80024d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024d8:	4770      	bx	lr
 80024da:	bf00      	nop
 80024dc:	2000003c 	.word	0x2000003c
 80024e0:	200009ac 	.word	0x200009ac

080024e4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80024e4:	b480      	push	{r7}
 80024e6:	af00      	add	r7, sp, #0
  return uwTick;
 80024e8:	4b03      	ldr	r3, [pc, #12]	; (80024f8 <HAL_GetTick+0x14>)
 80024ea:	681b      	ldr	r3, [r3, #0]
}
 80024ec:	4618      	mov	r0, r3
 80024ee:	46bd      	mov	sp, r7
 80024f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024f4:	4770      	bx	lr
 80024f6:	bf00      	nop
 80024f8:	200009ac 	.word	0x200009ac

080024fc <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80024fc:	b580      	push	{r7, lr}
 80024fe:	b084      	sub	sp, #16
 8002500:	af00      	add	r7, sp, #0
 8002502:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002504:	f7ff ffee 	bl	80024e4 <HAL_GetTick>
 8002508:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800250a:	687b      	ldr	r3, [r7, #4]
 800250c:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 800250e:	68fb      	ldr	r3, [r7, #12]
 8002510:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002514:	d005      	beq.n	8002522 <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 8002516:	4b0a      	ldr	r3, [pc, #40]	; (8002540 <HAL_Delay+0x44>)
 8002518:	781b      	ldrb	r3, [r3, #0]
 800251a:	461a      	mov	r2, r3
 800251c:	68fb      	ldr	r3, [r7, #12]
 800251e:	4413      	add	r3, r2
 8002520:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8002522:	bf00      	nop
 8002524:	f7ff ffde 	bl	80024e4 <HAL_GetTick>
 8002528:	4602      	mov	r2, r0
 800252a:	68bb      	ldr	r3, [r7, #8]
 800252c:	1ad3      	subs	r3, r2, r3
 800252e:	68fa      	ldr	r2, [r7, #12]
 8002530:	429a      	cmp	r2, r3
 8002532:	d8f7      	bhi.n	8002524 <HAL_Delay+0x28>
  {
  }
}
 8002534:	bf00      	nop
 8002536:	bf00      	nop
 8002538:	3710      	adds	r7, #16
 800253a:	46bd      	mov	sp, r7
 800253c:	bd80      	pop	{r7, pc}
 800253e:	bf00      	nop
 8002540:	2000003c 	.word	0x2000003c

08002544 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002544:	b480      	push	{r7}
 8002546:	b085      	sub	sp, #20
 8002548:	af00      	add	r7, sp, #0
 800254a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800254c:	687b      	ldr	r3, [r7, #4]
 800254e:	f003 0307 	and.w	r3, r3, #7
 8002552:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002554:	4b0c      	ldr	r3, [pc, #48]	; (8002588 <__NVIC_SetPriorityGrouping+0x44>)
 8002556:	68db      	ldr	r3, [r3, #12]
 8002558:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800255a:	68ba      	ldr	r2, [r7, #8]
 800255c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002560:	4013      	ands	r3, r2
 8002562:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002564:	68fb      	ldr	r3, [r7, #12]
 8002566:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002568:	68bb      	ldr	r3, [r7, #8]
 800256a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800256c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002570:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002574:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002576:	4a04      	ldr	r2, [pc, #16]	; (8002588 <__NVIC_SetPriorityGrouping+0x44>)
 8002578:	68bb      	ldr	r3, [r7, #8]
 800257a:	60d3      	str	r3, [r2, #12]
}
 800257c:	bf00      	nop
 800257e:	3714      	adds	r7, #20
 8002580:	46bd      	mov	sp, r7
 8002582:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002586:	4770      	bx	lr
 8002588:	e000ed00 	.word	0xe000ed00

0800258c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800258c:	b480      	push	{r7}
 800258e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002590:	4b04      	ldr	r3, [pc, #16]	; (80025a4 <__NVIC_GetPriorityGrouping+0x18>)
 8002592:	68db      	ldr	r3, [r3, #12]
 8002594:	0a1b      	lsrs	r3, r3, #8
 8002596:	f003 0307 	and.w	r3, r3, #7
}
 800259a:	4618      	mov	r0, r3
 800259c:	46bd      	mov	sp, r7
 800259e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025a2:	4770      	bx	lr
 80025a4:	e000ed00 	.word	0xe000ed00

080025a8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80025a8:	b480      	push	{r7}
 80025aa:	b083      	sub	sp, #12
 80025ac:	af00      	add	r7, sp, #0
 80025ae:	4603      	mov	r3, r0
 80025b0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80025b2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80025b6:	2b00      	cmp	r3, #0
 80025b8:	db0b      	blt.n	80025d2 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80025ba:	79fb      	ldrb	r3, [r7, #7]
 80025bc:	f003 021f 	and.w	r2, r3, #31
 80025c0:	4907      	ldr	r1, [pc, #28]	; (80025e0 <__NVIC_EnableIRQ+0x38>)
 80025c2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80025c6:	095b      	lsrs	r3, r3, #5
 80025c8:	2001      	movs	r0, #1
 80025ca:	fa00 f202 	lsl.w	r2, r0, r2
 80025ce:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80025d2:	bf00      	nop
 80025d4:	370c      	adds	r7, #12
 80025d6:	46bd      	mov	sp, r7
 80025d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025dc:	4770      	bx	lr
 80025de:	bf00      	nop
 80025e0:	e000e100 	.word	0xe000e100

080025e4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80025e4:	b480      	push	{r7}
 80025e6:	b083      	sub	sp, #12
 80025e8:	af00      	add	r7, sp, #0
 80025ea:	4603      	mov	r3, r0
 80025ec:	6039      	str	r1, [r7, #0]
 80025ee:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80025f0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80025f4:	2b00      	cmp	r3, #0
 80025f6:	db0a      	blt.n	800260e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80025f8:	683b      	ldr	r3, [r7, #0]
 80025fa:	b2da      	uxtb	r2, r3
 80025fc:	490c      	ldr	r1, [pc, #48]	; (8002630 <__NVIC_SetPriority+0x4c>)
 80025fe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002602:	0112      	lsls	r2, r2, #4
 8002604:	b2d2      	uxtb	r2, r2
 8002606:	440b      	add	r3, r1
 8002608:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800260c:	e00a      	b.n	8002624 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800260e:	683b      	ldr	r3, [r7, #0]
 8002610:	b2da      	uxtb	r2, r3
 8002612:	4908      	ldr	r1, [pc, #32]	; (8002634 <__NVIC_SetPriority+0x50>)
 8002614:	79fb      	ldrb	r3, [r7, #7]
 8002616:	f003 030f 	and.w	r3, r3, #15
 800261a:	3b04      	subs	r3, #4
 800261c:	0112      	lsls	r2, r2, #4
 800261e:	b2d2      	uxtb	r2, r2
 8002620:	440b      	add	r3, r1
 8002622:	761a      	strb	r2, [r3, #24]
}
 8002624:	bf00      	nop
 8002626:	370c      	adds	r7, #12
 8002628:	46bd      	mov	sp, r7
 800262a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800262e:	4770      	bx	lr
 8002630:	e000e100 	.word	0xe000e100
 8002634:	e000ed00 	.word	0xe000ed00

08002638 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002638:	b480      	push	{r7}
 800263a:	b089      	sub	sp, #36	; 0x24
 800263c:	af00      	add	r7, sp, #0
 800263e:	60f8      	str	r0, [r7, #12]
 8002640:	60b9      	str	r1, [r7, #8]
 8002642:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002644:	68fb      	ldr	r3, [r7, #12]
 8002646:	f003 0307 	and.w	r3, r3, #7
 800264a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800264c:	69fb      	ldr	r3, [r7, #28]
 800264e:	f1c3 0307 	rsb	r3, r3, #7
 8002652:	2b04      	cmp	r3, #4
 8002654:	bf28      	it	cs
 8002656:	2304      	movcs	r3, #4
 8002658:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800265a:	69fb      	ldr	r3, [r7, #28]
 800265c:	3304      	adds	r3, #4
 800265e:	2b06      	cmp	r3, #6
 8002660:	d902      	bls.n	8002668 <NVIC_EncodePriority+0x30>
 8002662:	69fb      	ldr	r3, [r7, #28]
 8002664:	3b03      	subs	r3, #3
 8002666:	e000      	b.n	800266a <NVIC_EncodePriority+0x32>
 8002668:	2300      	movs	r3, #0
 800266a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800266c:	f04f 32ff 	mov.w	r2, #4294967295
 8002670:	69bb      	ldr	r3, [r7, #24]
 8002672:	fa02 f303 	lsl.w	r3, r2, r3
 8002676:	43da      	mvns	r2, r3
 8002678:	68bb      	ldr	r3, [r7, #8]
 800267a:	401a      	ands	r2, r3
 800267c:	697b      	ldr	r3, [r7, #20]
 800267e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002680:	f04f 31ff 	mov.w	r1, #4294967295
 8002684:	697b      	ldr	r3, [r7, #20]
 8002686:	fa01 f303 	lsl.w	r3, r1, r3
 800268a:	43d9      	mvns	r1, r3
 800268c:	687b      	ldr	r3, [r7, #4]
 800268e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002690:	4313      	orrs	r3, r2
         );
}
 8002692:	4618      	mov	r0, r3
 8002694:	3724      	adds	r7, #36	; 0x24
 8002696:	46bd      	mov	sp, r7
 8002698:	f85d 7b04 	ldr.w	r7, [sp], #4
 800269c:	4770      	bx	lr
	...

080026a0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80026a0:	b580      	push	{r7, lr}
 80026a2:	b082      	sub	sp, #8
 80026a4:	af00      	add	r7, sp, #0
 80026a6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80026a8:	687b      	ldr	r3, [r7, #4]
 80026aa:	3b01      	subs	r3, #1
 80026ac:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80026b0:	d301      	bcc.n	80026b6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80026b2:	2301      	movs	r3, #1
 80026b4:	e00f      	b.n	80026d6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80026b6:	4a0a      	ldr	r2, [pc, #40]	; (80026e0 <SysTick_Config+0x40>)
 80026b8:	687b      	ldr	r3, [r7, #4]
 80026ba:	3b01      	subs	r3, #1
 80026bc:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80026be:	210f      	movs	r1, #15
 80026c0:	f04f 30ff 	mov.w	r0, #4294967295
 80026c4:	f7ff ff8e 	bl	80025e4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80026c8:	4b05      	ldr	r3, [pc, #20]	; (80026e0 <SysTick_Config+0x40>)
 80026ca:	2200      	movs	r2, #0
 80026cc:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80026ce:	4b04      	ldr	r3, [pc, #16]	; (80026e0 <SysTick_Config+0x40>)
 80026d0:	2207      	movs	r2, #7
 80026d2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80026d4:	2300      	movs	r3, #0
}
 80026d6:	4618      	mov	r0, r3
 80026d8:	3708      	adds	r7, #8
 80026da:	46bd      	mov	sp, r7
 80026dc:	bd80      	pop	{r7, pc}
 80026de:	bf00      	nop
 80026e0:	e000e010 	.word	0xe000e010

080026e4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80026e4:	b580      	push	{r7, lr}
 80026e6:	b082      	sub	sp, #8
 80026e8:	af00      	add	r7, sp, #0
 80026ea:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80026ec:	6878      	ldr	r0, [r7, #4]
 80026ee:	f7ff ff29 	bl	8002544 <__NVIC_SetPriorityGrouping>
}
 80026f2:	bf00      	nop
 80026f4:	3708      	adds	r7, #8
 80026f6:	46bd      	mov	sp, r7
 80026f8:	bd80      	pop	{r7, pc}

080026fa <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80026fa:	b580      	push	{r7, lr}
 80026fc:	b086      	sub	sp, #24
 80026fe:	af00      	add	r7, sp, #0
 8002700:	4603      	mov	r3, r0
 8002702:	60b9      	str	r1, [r7, #8]
 8002704:	607a      	str	r2, [r7, #4]
 8002706:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8002708:	2300      	movs	r3, #0
 800270a:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 800270c:	f7ff ff3e 	bl	800258c <__NVIC_GetPriorityGrouping>
 8002710:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002712:	687a      	ldr	r2, [r7, #4]
 8002714:	68b9      	ldr	r1, [r7, #8]
 8002716:	6978      	ldr	r0, [r7, #20]
 8002718:	f7ff ff8e 	bl	8002638 <NVIC_EncodePriority>
 800271c:	4602      	mov	r2, r0
 800271e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002722:	4611      	mov	r1, r2
 8002724:	4618      	mov	r0, r3
 8002726:	f7ff ff5d 	bl	80025e4 <__NVIC_SetPriority>
}
 800272a:	bf00      	nop
 800272c:	3718      	adds	r7, #24
 800272e:	46bd      	mov	sp, r7
 8002730:	bd80      	pop	{r7, pc}

08002732 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002732:	b580      	push	{r7, lr}
 8002734:	b082      	sub	sp, #8
 8002736:	af00      	add	r7, sp, #0
 8002738:	4603      	mov	r3, r0
 800273a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800273c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002740:	4618      	mov	r0, r3
 8002742:	f7ff ff31 	bl	80025a8 <__NVIC_EnableIRQ>
}
 8002746:	bf00      	nop
 8002748:	3708      	adds	r7, #8
 800274a:	46bd      	mov	sp, r7
 800274c:	bd80      	pop	{r7, pc}

0800274e <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800274e:	b580      	push	{r7, lr}
 8002750:	b082      	sub	sp, #8
 8002752:	af00      	add	r7, sp, #0
 8002754:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002756:	6878      	ldr	r0, [r7, #4]
 8002758:	f7ff ffa2 	bl	80026a0 <SysTick_Config>
 800275c:	4603      	mov	r3, r0
}
 800275e:	4618      	mov	r0, r3
 8002760:	3708      	adds	r7, #8
 8002762:	46bd      	mov	sp, r7
 8002764:	bd80      	pop	{r7, pc}
	...

08002768 <HAL_DFSDM_ChannelInit>:
  *         in the DFSDM_ChannelInitTypeDef structure and initialize the associated handle.
  * @param  hdfsdm_channel DFSDM channel handle.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_DFSDM_ChannelInit(DFSDM_Channel_HandleTypeDef *hdfsdm_channel)
{
 8002768:	b580      	push	{r7, lr}
 800276a:	b082      	sub	sp, #8
 800276c:	af00      	add	r7, sp, #0
 800276e:	6078      	str	r0, [r7, #4]
  /* Check DFSDM Channel handle */
  if (hdfsdm_channel == NULL)
 8002770:	687b      	ldr	r3, [r7, #4]
 8002772:	2b00      	cmp	r3, #0
 8002774:	d101      	bne.n	800277a <HAL_DFSDM_ChannelInit+0x12>
  {
    return HAL_ERROR;
 8002776:	2301      	movs	r3, #1
 8002778:	e0ac      	b.n	80028d4 <HAL_DFSDM_ChannelInit+0x16c>
  assert_param(IS_DFSDM_CHANNEL_FILTER_OVS_RATIO(hdfsdm_channel->Init.Awd.Oversampling));
  assert_param(IS_DFSDM_CHANNEL_OFFSET(hdfsdm_channel->Init.Offset));
  assert_param(IS_DFSDM_CHANNEL_RIGHT_BIT_SHIFT(hdfsdm_channel->Init.RightBitShift));

  /* Check that channel has not been already initialized */
  if (a_dfsdm1ChannelHandle[DFSDM_GetChannelFromInstance(hdfsdm_channel->Instance)] != NULL)
 800277a:	687b      	ldr	r3, [r7, #4]
 800277c:	681b      	ldr	r3, [r3, #0]
 800277e:	4618      	mov	r0, r3
 8002780:	f000 f8b2 	bl	80028e8 <DFSDM_GetChannelFromInstance>
 8002784:	4603      	mov	r3, r0
 8002786:	4a55      	ldr	r2, [pc, #340]	; (80028dc <HAL_DFSDM_ChannelInit+0x174>)
 8002788:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800278c:	2b00      	cmp	r3, #0
 800278e:	d001      	beq.n	8002794 <HAL_DFSDM_ChannelInit+0x2c>
  {
    return HAL_ERROR;
 8002790:	2301      	movs	r3, #1
 8002792:	e09f      	b.n	80028d4 <HAL_DFSDM_ChannelInit+0x16c>
    hdfsdm_channel->MspInitCallback = HAL_DFSDM_ChannelMspInit;
  }
  hdfsdm_channel->MspInitCallback(hdfsdm_channel);
#else
  /* Call MSP init function */
  HAL_DFSDM_ChannelMspInit(hdfsdm_channel);
 8002794:	6878      	ldr	r0, [r7, #4]
 8002796:	f7ff fa3b 	bl	8001c10 <HAL_DFSDM_ChannelMspInit>
#endif

  /* Update the channel counter */
  v_dfsdm1ChannelCounter++;
 800279a:	4b51      	ldr	r3, [pc, #324]	; (80028e0 <HAL_DFSDM_ChannelInit+0x178>)
 800279c:	681b      	ldr	r3, [r3, #0]
 800279e:	3301      	adds	r3, #1
 80027a0:	4a4f      	ldr	r2, [pc, #316]	; (80028e0 <HAL_DFSDM_ChannelInit+0x178>)
 80027a2:	6013      	str	r3, [r2, #0]

  /* Configure output serial clock and enable global DFSDM interface only for first channel */
  if (v_dfsdm1ChannelCounter == 1U)
 80027a4:	4b4e      	ldr	r3, [pc, #312]	; (80028e0 <HAL_DFSDM_ChannelInit+0x178>)
 80027a6:	681b      	ldr	r3, [r3, #0]
 80027a8:	2b01      	cmp	r3, #1
 80027aa:	d125      	bne.n	80027f8 <HAL_DFSDM_ChannelInit+0x90>
  {
    assert_param(IS_DFSDM_CHANNEL_OUTPUT_CLOCK(hdfsdm_channel->Init.OutputClock.Selection));
    /* Set the output serial clock source */
    DFSDM1_Channel0->CHCFGR1 &= ~(DFSDM_CHCFGR1_CKOUTSRC);
 80027ac:	4b4d      	ldr	r3, [pc, #308]	; (80028e4 <HAL_DFSDM_ChannelInit+0x17c>)
 80027ae:	681b      	ldr	r3, [r3, #0]
 80027b0:	4a4c      	ldr	r2, [pc, #304]	; (80028e4 <HAL_DFSDM_ChannelInit+0x17c>)
 80027b2:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 80027b6:	6013      	str	r3, [r2, #0]
    DFSDM1_Channel0->CHCFGR1 |= hdfsdm_channel->Init.OutputClock.Selection;
 80027b8:	4b4a      	ldr	r3, [pc, #296]	; (80028e4 <HAL_DFSDM_ChannelInit+0x17c>)
 80027ba:	681a      	ldr	r2, [r3, #0]
 80027bc:	687b      	ldr	r3, [r7, #4]
 80027be:	689b      	ldr	r3, [r3, #8]
 80027c0:	4948      	ldr	r1, [pc, #288]	; (80028e4 <HAL_DFSDM_ChannelInit+0x17c>)
 80027c2:	4313      	orrs	r3, r2
 80027c4:	600b      	str	r3, [r1, #0]

    /* Reset clock divider */
    DFSDM1_Channel0->CHCFGR1 &= ~(DFSDM_CHCFGR1_CKOUTDIV);
 80027c6:	4b47      	ldr	r3, [pc, #284]	; (80028e4 <HAL_DFSDM_ChannelInit+0x17c>)
 80027c8:	681b      	ldr	r3, [r3, #0]
 80027ca:	4a46      	ldr	r2, [pc, #280]	; (80028e4 <HAL_DFSDM_ChannelInit+0x17c>)
 80027cc:	f423 037f 	bic.w	r3, r3, #16711680	; 0xff0000
 80027d0:	6013      	str	r3, [r2, #0]
    if (hdfsdm_channel->Init.OutputClock.Activation == ENABLE)
 80027d2:	687b      	ldr	r3, [r7, #4]
 80027d4:	791b      	ldrb	r3, [r3, #4]
 80027d6:	2b01      	cmp	r3, #1
 80027d8:	d108      	bne.n	80027ec <HAL_DFSDM_ChannelInit+0x84>
    {
      assert_param(IS_DFSDM_CHANNEL_OUTPUT_CLOCK_DIVIDER(hdfsdm_channel->Init.OutputClock.Divider));
      /* Set the output clock divider */
      DFSDM1_Channel0->CHCFGR1 |= (uint32_t)((hdfsdm_channel->Init.OutputClock.Divider - 1U) <<
 80027da:	4b42      	ldr	r3, [pc, #264]	; (80028e4 <HAL_DFSDM_ChannelInit+0x17c>)
 80027dc:	681a      	ldr	r2, [r3, #0]
 80027de:	687b      	ldr	r3, [r7, #4]
 80027e0:	68db      	ldr	r3, [r3, #12]
 80027e2:	3b01      	subs	r3, #1
 80027e4:	041b      	lsls	r3, r3, #16
 80027e6:	493f      	ldr	r1, [pc, #252]	; (80028e4 <HAL_DFSDM_ChannelInit+0x17c>)
 80027e8:	4313      	orrs	r3, r2
 80027ea:	600b      	str	r3, [r1, #0]
                                             DFSDM_CHCFGR1_CKOUTDIV_Pos);
    }

    /* enable the DFSDM global interface */
    DFSDM1_Channel0->CHCFGR1 |= DFSDM_CHCFGR1_DFSDMEN;
 80027ec:	4b3d      	ldr	r3, [pc, #244]	; (80028e4 <HAL_DFSDM_ChannelInit+0x17c>)
 80027ee:	681b      	ldr	r3, [r3, #0]
 80027f0:	4a3c      	ldr	r2, [pc, #240]	; (80028e4 <HAL_DFSDM_ChannelInit+0x17c>)
 80027f2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80027f6:	6013      	str	r3, [r2, #0]
  }

  /* Set channel input parameters */
  hdfsdm_channel->Instance->CHCFGR1 &= ~(DFSDM_CHCFGR1_DATPACK | DFSDM_CHCFGR1_DATMPX |
 80027f8:	687b      	ldr	r3, [r7, #4]
 80027fa:	681b      	ldr	r3, [r3, #0]
 80027fc:	681a      	ldr	r2, [r3, #0]
 80027fe:	687b      	ldr	r3, [r7, #4]
 8002800:	681b      	ldr	r3, [r3, #0]
 8002802:	f422 4271 	bic.w	r2, r2, #61696	; 0xf100
 8002806:	601a      	str	r2, [r3, #0]
                                         DFSDM_CHCFGR1_CHINSEL);
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.Input.Multiplexer |
 8002808:	687b      	ldr	r3, [r7, #4]
 800280a:	681b      	ldr	r3, [r3, #0]
 800280c:	6819      	ldr	r1, [r3, #0]
 800280e:	687b      	ldr	r3, [r7, #4]
 8002810:	691a      	ldr	r2, [r3, #16]
                                        hdfsdm_channel->Init.Input.DataPacking |
 8002812:	687b      	ldr	r3, [r7, #4]
 8002814:	695b      	ldr	r3, [r3, #20]
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.Input.Multiplexer |
 8002816:	431a      	orrs	r2, r3
                                        hdfsdm_channel->Init.Input.Pins);
 8002818:	687b      	ldr	r3, [r7, #4]
 800281a:	699b      	ldr	r3, [r3, #24]
                                        hdfsdm_channel->Init.Input.DataPacking |
 800281c:	431a      	orrs	r2, r3
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.Input.Multiplexer |
 800281e:	687b      	ldr	r3, [r7, #4]
 8002820:	681b      	ldr	r3, [r3, #0]
 8002822:	430a      	orrs	r2, r1
 8002824:	601a      	str	r2, [r3, #0]

  /* Set serial interface parameters */
  hdfsdm_channel->Instance->CHCFGR1 &= ~(DFSDM_CHCFGR1_SITP | DFSDM_CHCFGR1_SPICKSEL);
 8002826:	687b      	ldr	r3, [r7, #4]
 8002828:	681b      	ldr	r3, [r3, #0]
 800282a:	681a      	ldr	r2, [r3, #0]
 800282c:	687b      	ldr	r3, [r7, #4]
 800282e:	681b      	ldr	r3, [r3, #0]
 8002830:	f022 020f 	bic.w	r2, r2, #15
 8002834:	601a      	str	r2, [r3, #0]
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.SerialInterface.Type |
 8002836:	687b      	ldr	r3, [r7, #4]
 8002838:	681b      	ldr	r3, [r3, #0]
 800283a:	6819      	ldr	r1, [r3, #0]
 800283c:	687b      	ldr	r3, [r7, #4]
 800283e:	69da      	ldr	r2, [r3, #28]
                                        hdfsdm_channel->Init.SerialInterface.SpiClock);
 8002840:	687b      	ldr	r3, [r7, #4]
 8002842:	6a1b      	ldr	r3, [r3, #32]
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.SerialInterface.Type |
 8002844:	431a      	orrs	r2, r3
 8002846:	687b      	ldr	r3, [r7, #4]
 8002848:	681b      	ldr	r3, [r3, #0]
 800284a:	430a      	orrs	r2, r1
 800284c:	601a      	str	r2, [r3, #0]

  /* Set analog watchdog parameters */
  hdfsdm_channel->Instance->CHAWSCDR &= ~(DFSDM_CHAWSCDR_AWFORD | DFSDM_CHAWSCDR_AWFOSR);
 800284e:	687b      	ldr	r3, [r7, #4]
 8002850:	681b      	ldr	r3, [r3, #0]
 8002852:	689a      	ldr	r2, [r3, #8]
 8002854:	687b      	ldr	r3, [r7, #4]
 8002856:	681b      	ldr	r3, [r3, #0]
 8002858:	f422 025f 	bic.w	r2, r2, #14614528	; 0xdf0000
 800285c:	609a      	str	r2, [r3, #8]
  hdfsdm_channel->Instance->CHAWSCDR |= (hdfsdm_channel->Init.Awd.FilterOrder |
 800285e:	687b      	ldr	r3, [r7, #4]
 8002860:	681b      	ldr	r3, [r3, #0]
 8002862:	6899      	ldr	r1, [r3, #8]
 8002864:	687b      	ldr	r3, [r7, #4]
 8002866:	6a5a      	ldr	r2, [r3, #36]	; 0x24
                                         ((hdfsdm_channel->Init.Awd.Oversampling - 1U) << DFSDM_CHAWSCDR_AWFOSR_Pos));
 8002868:	687b      	ldr	r3, [r7, #4]
 800286a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800286c:	3b01      	subs	r3, #1
 800286e:	041b      	lsls	r3, r3, #16
  hdfsdm_channel->Instance->CHAWSCDR |= (hdfsdm_channel->Init.Awd.FilterOrder |
 8002870:	431a      	orrs	r2, r3
 8002872:	687b      	ldr	r3, [r7, #4]
 8002874:	681b      	ldr	r3, [r3, #0]
 8002876:	430a      	orrs	r2, r1
 8002878:	609a      	str	r2, [r3, #8]

  /* Set channel offset and right bit shift */
  hdfsdm_channel->Instance->CHCFGR2 &= ~(DFSDM_CHCFGR2_OFFSET | DFSDM_CHCFGR2_DTRBS);
 800287a:	687b      	ldr	r3, [r7, #4]
 800287c:	681b      	ldr	r3, [r3, #0]
 800287e:	685a      	ldr	r2, [r3, #4]
 8002880:	687b      	ldr	r3, [r7, #4]
 8002882:	681b      	ldr	r3, [r3, #0]
 8002884:	f002 0207 	and.w	r2, r2, #7
 8002888:	605a      	str	r2, [r3, #4]
  hdfsdm_channel->Instance->CHCFGR2 |= (((uint32_t) hdfsdm_channel->Init.Offset << DFSDM_CHCFGR2_OFFSET_Pos) |
 800288a:	687b      	ldr	r3, [r7, #4]
 800288c:	681b      	ldr	r3, [r3, #0]
 800288e:	6859      	ldr	r1, [r3, #4]
 8002890:	687b      	ldr	r3, [r7, #4]
 8002892:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002894:	021a      	lsls	r2, r3, #8
                                        (hdfsdm_channel->Init.RightBitShift << DFSDM_CHCFGR2_DTRBS_Pos));
 8002896:	687b      	ldr	r3, [r7, #4]
 8002898:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800289a:	00db      	lsls	r3, r3, #3
  hdfsdm_channel->Instance->CHCFGR2 |= (((uint32_t) hdfsdm_channel->Init.Offset << DFSDM_CHCFGR2_OFFSET_Pos) |
 800289c:	431a      	orrs	r2, r3
 800289e:	687b      	ldr	r3, [r7, #4]
 80028a0:	681b      	ldr	r3, [r3, #0]
 80028a2:	430a      	orrs	r2, r1
 80028a4:	605a      	str	r2, [r3, #4]

  /* Enable DFSDM channel */
  hdfsdm_channel->Instance->CHCFGR1 |= DFSDM_CHCFGR1_CHEN;
 80028a6:	687b      	ldr	r3, [r7, #4]
 80028a8:	681b      	ldr	r3, [r3, #0]
 80028aa:	681a      	ldr	r2, [r3, #0]
 80028ac:	687b      	ldr	r3, [r7, #4]
 80028ae:	681b      	ldr	r3, [r3, #0]
 80028b0:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 80028b4:	601a      	str	r2, [r3, #0]

  /* Set DFSDM Channel to ready state */
  hdfsdm_channel->State = HAL_DFSDM_CHANNEL_STATE_READY;
 80028b6:	687b      	ldr	r3, [r7, #4]
 80028b8:	2201      	movs	r2, #1
 80028ba:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Store channel handle in DFSDM channel handle table */
  a_dfsdm1ChannelHandle[DFSDM_GetChannelFromInstance(hdfsdm_channel->Instance)] = hdfsdm_channel;
 80028be:	687b      	ldr	r3, [r7, #4]
 80028c0:	681b      	ldr	r3, [r3, #0]
 80028c2:	4618      	mov	r0, r3
 80028c4:	f000 f810 	bl	80028e8 <DFSDM_GetChannelFromInstance>
 80028c8:	4602      	mov	r2, r0
 80028ca:	4904      	ldr	r1, [pc, #16]	; (80028dc <HAL_DFSDM_ChannelInit+0x174>)
 80028cc:	687b      	ldr	r3, [r7, #4]
 80028ce:	f841 3022 	str.w	r3, [r1, r2, lsl #2]

  return HAL_OK;
 80028d2:	2300      	movs	r3, #0
}
 80028d4:	4618      	mov	r0, r3
 80028d6:	3708      	adds	r7, #8
 80028d8:	46bd      	mov	sp, r7
 80028da:	bd80      	pop	{r7, pc}
 80028dc:	200009b4 	.word	0x200009b4
 80028e0:	200009b0 	.word	0x200009b0
 80028e4:	40016000 	.word	0x40016000

080028e8 <DFSDM_GetChannelFromInstance>:
  * @brief  This function allows to get the channel number from channel instance.
  * @param  Instance DFSDM channel instance.
  * @retval Channel number.
  */
static uint32_t DFSDM_GetChannelFromInstance(const DFSDM_Channel_TypeDef *Instance)
{
 80028e8:	b480      	push	{r7}
 80028ea:	b085      	sub	sp, #20
 80028ec:	af00      	add	r7, sp, #0
 80028ee:	6078      	str	r0, [r7, #4]
  uint32_t channel;

  /* Get channel from instance */
  if (Instance == DFSDM1_Channel0)
 80028f0:	687b      	ldr	r3, [r7, #4]
 80028f2:	4a1c      	ldr	r2, [pc, #112]	; (8002964 <DFSDM_GetChannelFromInstance+0x7c>)
 80028f4:	4293      	cmp	r3, r2
 80028f6:	d102      	bne.n	80028fe <DFSDM_GetChannelFromInstance+0x16>
  {
    channel = 0;
 80028f8:	2300      	movs	r3, #0
 80028fa:	60fb      	str	r3, [r7, #12]
 80028fc:	e02b      	b.n	8002956 <DFSDM_GetChannelFromInstance+0x6e>
  }
  else if (Instance == DFSDM1_Channel1)
 80028fe:	687b      	ldr	r3, [r7, #4]
 8002900:	4a19      	ldr	r2, [pc, #100]	; (8002968 <DFSDM_GetChannelFromInstance+0x80>)
 8002902:	4293      	cmp	r3, r2
 8002904:	d102      	bne.n	800290c <DFSDM_GetChannelFromInstance+0x24>
  {
    channel = 1;
 8002906:	2301      	movs	r3, #1
 8002908:	60fb      	str	r3, [r7, #12]
 800290a:	e024      	b.n	8002956 <DFSDM_GetChannelFromInstance+0x6e>
  }
  else if (Instance == DFSDM1_Channel2)
 800290c:	687b      	ldr	r3, [r7, #4]
 800290e:	4a17      	ldr	r2, [pc, #92]	; (800296c <DFSDM_GetChannelFromInstance+0x84>)
 8002910:	4293      	cmp	r3, r2
 8002912:	d102      	bne.n	800291a <DFSDM_GetChannelFromInstance+0x32>
  {
    channel = 2;
 8002914:	2302      	movs	r3, #2
 8002916:	60fb      	str	r3, [r7, #12]
 8002918:	e01d      	b.n	8002956 <DFSDM_GetChannelFromInstance+0x6e>
  }
#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || \
    defined(STM32L496xx) || defined(STM32L4A6xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  else if (Instance == DFSDM1_Channel4)
 800291a:	687b      	ldr	r3, [r7, #4]
 800291c:	4a14      	ldr	r2, [pc, #80]	; (8002970 <DFSDM_GetChannelFromInstance+0x88>)
 800291e:	4293      	cmp	r3, r2
 8002920:	d102      	bne.n	8002928 <DFSDM_GetChannelFromInstance+0x40>
  {
    channel = 4;
 8002922:	2304      	movs	r3, #4
 8002924:	60fb      	str	r3, [r7, #12]
 8002926:	e016      	b.n	8002956 <DFSDM_GetChannelFromInstance+0x6e>
  }
  else if (Instance == DFSDM1_Channel5)
 8002928:	687b      	ldr	r3, [r7, #4]
 800292a:	4a12      	ldr	r2, [pc, #72]	; (8002974 <DFSDM_GetChannelFromInstance+0x8c>)
 800292c:	4293      	cmp	r3, r2
 800292e:	d102      	bne.n	8002936 <DFSDM_GetChannelFromInstance+0x4e>
  {
    channel = 5;
 8002930:	2305      	movs	r3, #5
 8002932:	60fb      	str	r3, [r7, #12]
 8002934:	e00f      	b.n	8002956 <DFSDM_GetChannelFromInstance+0x6e>
  }
  else if (Instance == DFSDM1_Channel6)
 8002936:	687b      	ldr	r3, [r7, #4]
 8002938:	4a0f      	ldr	r2, [pc, #60]	; (8002978 <DFSDM_GetChannelFromInstance+0x90>)
 800293a:	4293      	cmp	r3, r2
 800293c:	d102      	bne.n	8002944 <DFSDM_GetChannelFromInstance+0x5c>
  {
    channel = 6;
 800293e:	2306      	movs	r3, #6
 8002940:	60fb      	str	r3, [r7, #12]
 8002942:	e008      	b.n	8002956 <DFSDM_GetChannelFromInstance+0x6e>
  }
  else if (Instance == DFSDM1_Channel7)
 8002944:	687b      	ldr	r3, [r7, #4]
 8002946:	4a0d      	ldr	r2, [pc, #52]	; (800297c <DFSDM_GetChannelFromInstance+0x94>)
 8002948:	4293      	cmp	r3, r2
 800294a:	d102      	bne.n	8002952 <DFSDM_GetChannelFromInstance+0x6a>
  {
    channel = 7;
 800294c:	2307      	movs	r3, #7
 800294e:	60fb      	str	r3, [r7, #12]
 8002950:	e001      	b.n	8002956 <DFSDM_GetChannelFromInstance+0x6e>
  }
#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx || STM32L496xx || STM32L4A6xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
  else /* DFSDM1_Channel3 */
  {
    channel = 3;
 8002952:	2303      	movs	r3, #3
 8002954:	60fb      	str	r3, [r7, #12]
  }

  return channel;
 8002956:	68fb      	ldr	r3, [r7, #12]
}
 8002958:	4618      	mov	r0, r3
 800295a:	3714      	adds	r7, #20
 800295c:	46bd      	mov	sp, r7
 800295e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002962:	4770      	bx	lr
 8002964:	40016000 	.word	0x40016000
 8002968:	40016020 	.word	0x40016020
 800296c:	40016040 	.word	0x40016040
 8002970:	40016080 	.word	0x40016080
 8002974:	400160a0 	.word	0x400160a0
 8002978:	400160c0 	.word	0x400160c0
 800297c:	400160e0 	.word	0x400160e0

08002980 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002980:	b480      	push	{r7}
 8002982:	b087      	sub	sp, #28
 8002984:	af00      	add	r7, sp, #0
 8002986:	6078      	str	r0, [r7, #4]
 8002988:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800298a:	2300      	movs	r3, #0
 800298c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800298e:	e17f      	b.n	8002c90 <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8002990:	683b      	ldr	r3, [r7, #0]
 8002992:	681a      	ldr	r2, [r3, #0]
 8002994:	2101      	movs	r1, #1
 8002996:	697b      	ldr	r3, [r7, #20]
 8002998:	fa01 f303 	lsl.w	r3, r1, r3
 800299c:	4013      	ands	r3, r2
 800299e:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80029a0:	68fb      	ldr	r3, [r7, #12]
 80029a2:	2b00      	cmp	r3, #0
 80029a4:	f000 8171 	beq.w	8002c8a <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80029a8:	683b      	ldr	r3, [r7, #0]
 80029aa:	685b      	ldr	r3, [r3, #4]
 80029ac:	f003 0303 	and.w	r3, r3, #3
 80029b0:	2b01      	cmp	r3, #1
 80029b2:	d005      	beq.n	80029c0 <HAL_GPIO_Init+0x40>
 80029b4:	683b      	ldr	r3, [r7, #0]
 80029b6:	685b      	ldr	r3, [r3, #4]
 80029b8:	f003 0303 	and.w	r3, r3, #3
 80029bc:	2b02      	cmp	r3, #2
 80029be:	d130      	bne.n	8002a22 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80029c0:	687b      	ldr	r3, [r7, #4]
 80029c2:	689b      	ldr	r3, [r3, #8]
 80029c4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 80029c6:	697b      	ldr	r3, [r7, #20]
 80029c8:	005b      	lsls	r3, r3, #1
 80029ca:	2203      	movs	r2, #3
 80029cc:	fa02 f303 	lsl.w	r3, r2, r3
 80029d0:	43db      	mvns	r3, r3
 80029d2:	693a      	ldr	r2, [r7, #16]
 80029d4:	4013      	ands	r3, r2
 80029d6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 80029d8:	683b      	ldr	r3, [r7, #0]
 80029da:	68da      	ldr	r2, [r3, #12]
 80029dc:	697b      	ldr	r3, [r7, #20]
 80029de:	005b      	lsls	r3, r3, #1
 80029e0:	fa02 f303 	lsl.w	r3, r2, r3
 80029e4:	693a      	ldr	r2, [r7, #16]
 80029e6:	4313      	orrs	r3, r2
 80029e8:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80029ea:	687b      	ldr	r3, [r7, #4]
 80029ec:	693a      	ldr	r2, [r7, #16]
 80029ee:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80029f0:	687b      	ldr	r3, [r7, #4]
 80029f2:	685b      	ldr	r3, [r3, #4]
 80029f4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80029f6:	2201      	movs	r2, #1
 80029f8:	697b      	ldr	r3, [r7, #20]
 80029fa:	fa02 f303 	lsl.w	r3, r2, r3
 80029fe:	43db      	mvns	r3, r3
 8002a00:	693a      	ldr	r2, [r7, #16]
 8002a02:	4013      	ands	r3, r2
 8002a04:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002a06:	683b      	ldr	r3, [r7, #0]
 8002a08:	685b      	ldr	r3, [r3, #4]
 8002a0a:	091b      	lsrs	r3, r3, #4
 8002a0c:	f003 0201 	and.w	r2, r3, #1
 8002a10:	697b      	ldr	r3, [r7, #20]
 8002a12:	fa02 f303 	lsl.w	r3, r2, r3
 8002a16:	693a      	ldr	r2, [r7, #16]
 8002a18:	4313      	orrs	r3, r2
 8002a1a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8002a1c:	687b      	ldr	r3, [r7, #4]
 8002a1e:	693a      	ldr	r2, [r7, #16]
 8002a20:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 8002a22:	683b      	ldr	r3, [r7, #0]
 8002a24:	685b      	ldr	r3, [r3, #4]
 8002a26:	f003 0303 	and.w	r3, r3, #3
 8002a2a:	2b03      	cmp	r3, #3
 8002a2c:	d118      	bne.n	8002a60 <HAL_GPIO_Init+0xe0>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 8002a2e:	687b      	ldr	r3, [r7, #4]
 8002a30:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002a32:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 8002a34:	2201      	movs	r2, #1
 8002a36:	697b      	ldr	r3, [r7, #20]
 8002a38:	fa02 f303 	lsl.w	r3, r2, r3
 8002a3c:	43db      	mvns	r3, r3
 8002a3e:	693a      	ldr	r2, [r7, #16]
 8002a40:	4013      	ands	r3, r2
 8002a42:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_MODE_ANALOG_ADC_CONTROL) >> 3) << position);
 8002a44:	683b      	ldr	r3, [r7, #0]
 8002a46:	685b      	ldr	r3, [r3, #4]
 8002a48:	08db      	lsrs	r3, r3, #3
 8002a4a:	f003 0201 	and.w	r2, r3, #1
 8002a4e:	697b      	ldr	r3, [r7, #20]
 8002a50:	fa02 f303 	lsl.w	r3, r2, r3
 8002a54:	693a      	ldr	r2, [r7, #16]
 8002a56:	4313      	orrs	r3, r2
 8002a58:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 8002a5a:	687b      	ldr	r3, [r7, #4]
 8002a5c:	693a      	ldr	r2, [r7, #16]
 8002a5e:	62da      	str	r2, [r3, #44]	; 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002a60:	683b      	ldr	r3, [r7, #0]
 8002a62:	685b      	ldr	r3, [r3, #4]
 8002a64:	f003 0303 	and.w	r3, r3, #3
 8002a68:	2b03      	cmp	r3, #3
 8002a6a:	d017      	beq.n	8002a9c <HAL_GPIO_Init+0x11c>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8002a6c:	687b      	ldr	r3, [r7, #4]
 8002a6e:	68db      	ldr	r3, [r3, #12]
 8002a70:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8002a72:	697b      	ldr	r3, [r7, #20]
 8002a74:	005b      	lsls	r3, r3, #1
 8002a76:	2203      	movs	r2, #3
 8002a78:	fa02 f303 	lsl.w	r3, r2, r3
 8002a7c:	43db      	mvns	r3, r3
 8002a7e:	693a      	ldr	r2, [r7, #16]
 8002a80:	4013      	ands	r3, r2
 8002a82:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002a84:	683b      	ldr	r3, [r7, #0]
 8002a86:	689a      	ldr	r2, [r3, #8]
 8002a88:	697b      	ldr	r3, [r7, #20]
 8002a8a:	005b      	lsls	r3, r3, #1
 8002a8c:	fa02 f303 	lsl.w	r3, r2, r3
 8002a90:	693a      	ldr	r2, [r7, #16]
 8002a92:	4313      	orrs	r3, r2
 8002a94:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8002a96:	687b      	ldr	r3, [r7, #4]
 8002a98:	693a      	ldr	r2, [r7, #16]
 8002a9a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002a9c:	683b      	ldr	r3, [r7, #0]
 8002a9e:	685b      	ldr	r3, [r3, #4]
 8002aa0:	f003 0303 	and.w	r3, r3, #3
 8002aa4:	2b02      	cmp	r3, #2
 8002aa6:	d123      	bne.n	8002af0 <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8002aa8:	697b      	ldr	r3, [r7, #20]
 8002aaa:	08da      	lsrs	r2, r3, #3
 8002aac:	687b      	ldr	r3, [r7, #4]
 8002aae:	3208      	adds	r2, #8
 8002ab0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002ab4:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8002ab6:	697b      	ldr	r3, [r7, #20]
 8002ab8:	f003 0307 	and.w	r3, r3, #7
 8002abc:	009b      	lsls	r3, r3, #2
 8002abe:	220f      	movs	r2, #15
 8002ac0:	fa02 f303 	lsl.w	r3, r2, r3
 8002ac4:	43db      	mvns	r3, r3
 8002ac6:	693a      	ldr	r2, [r7, #16]
 8002ac8:	4013      	ands	r3, r2
 8002aca:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8002acc:	683b      	ldr	r3, [r7, #0]
 8002ace:	691a      	ldr	r2, [r3, #16]
 8002ad0:	697b      	ldr	r3, [r7, #20]
 8002ad2:	f003 0307 	and.w	r3, r3, #7
 8002ad6:	009b      	lsls	r3, r3, #2
 8002ad8:	fa02 f303 	lsl.w	r3, r2, r3
 8002adc:	693a      	ldr	r2, [r7, #16]
 8002ade:	4313      	orrs	r3, r2
 8002ae0:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8002ae2:	697b      	ldr	r3, [r7, #20]
 8002ae4:	08da      	lsrs	r2, r3, #3
 8002ae6:	687b      	ldr	r3, [r7, #4]
 8002ae8:	3208      	adds	r2, #8
 8002aea:	6939      	ldr	r1, [r7, #16]
 8002aec:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002af0:	687b      	ldr	r3, [r7, #4]
 8002af2:	681b      	ldr	r3, [r3, #0]
 8002af4:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8002af6:	697b      	ldr	r3, [r7, #20]
 8002af8:	005b      	lsls	r3, r3, #1
 8002afa:	2203      	movs	r2, #3
 8002afc:	fa02 f303 	lsl.w	r3, r2, r3
 8002b00:	43db      	mvns	r3, r3
 8002b02:	693a      	ldr	r2, [r7, #16]
 8002b04:	4013      	ands	r3, r2
 8002b06:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8002b08:	683b      	ldr	r3, [r7, #0]
 8002b0a:	685b      	ldr	r3, [r3, #4]
 8002b0c:	f003 0203 	and.w	r2, r3, #3
 8002b10:	697b      	ldr	r3, [r7, #20]
 8002b12:	005b      	lsls	r3, r3, #1
 8002b14:	fa02 f303 	lsl.w	r3, r2, r3
 8002b18:	693a      	ldr	r2, [r7, #16]
 8002b1a:	4313      	orrs	r3, r2
 8002b1c:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8002b1e:	687b      	ldr	r3, [r7, #4]
 8002b20:	693a      	ldr	r2, [r7, #16]
 8002b22:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8002b24:	683b      	ldr	r3, [r7, #0]
 8002b26:	685b      	ldr	r3, [r3, #4]
 8002b28:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8002b2c:	2b00      	cmp	r3, #0
 8002b2e:	f000 80ac 	beq.w	8002c8a <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002b32:	4b5f      	ldr	r3, [pc, #380]	; (8002cb0 <HAL_GPIO_Init+0x330>)
 8002b34:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002b36:	4a5e      	ldr	r2, [pc, #376]	; (8002cb0 <HAL_GPIO_Init+0x330>)
 8002b38:	f043 0301 	orr.w	r3, r3, #1
 8002b3c:	6613      	str	r3, [r2, #96]	; 0x60
 8002b3e:	4b5c      	ldr	r3, [pc, #368]	; (8002cb0 <HAL_GPIO_Init+0x330>)
 8002b40:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002b42:	f003 0301 	and.w	r3, r3, #1
 8002b46:	60bb      	str	r3, [r7, #8]
 8002b48:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8002b4a:	4a5a      	ldr	r2, [pc, #360]	; (8002cb4 <HAL_GPIO_Init+0x334>)
 8002b4c:	697b      	ldr	r3, [r7, #20]
 8002b4e:	089b      	lsrs	r3, r3, #2
 8002b50:	3302      	adds	r3, #2
 8002b52:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002b56:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8002b58:	697b      	ldr	r3, [r7, #20]
 8002b5a:	f003 0303 	and.w	r3, r3, #3
 8002b5e:	009b      	lsls	r3, r3, #2
 8002b60:	220f      	movs	r2, #15
 8002b62:	fa02 f303 	lsl.w	r3, r2, r3
 8002b66:	43db      	mvns	r3, r3
 8002b68:	693a      	ldr	r2, [r7, #16]
 8002b6a:	4013      	ands	r3, r2
 8002b6c:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8002b6e:	687b      	ldr	r3, [r7, #4]
 8002b70:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8002b74:	d025      	beq.n	8002bc2 <HAL_GPIO_Init+0x242>
 8002b76:	687b      	ldr	r3, [r7, #4]
 8002b78:	4a4f      	ldr	r2, [pc, #316]	; (8002cb8 <HAL_GPIO_Init+0x338>)
 8002b7a:	4293      	cmp	r3, r2
 8002b7c:	d01f      	beq.n	8002bbe <HAL_GPIO_Init+0x23e>
 8002b7e:	687b      	ldr	r3, [r7, #4]
 8002b80:	4a4e      	ldr	r2, [pc, #312]	; (8002cbc <HAL_GPIO_Init+0x33c>)
 8002b82:	4293      	cmp	r3, r2
 8002b84:	d019      	beq.n	8002bba <HAL_GPIO_Init+0x23a>
 8002b86:	687b      	ldr	r3, [r7, #4]
 8002b88:	4a4d      	ldr	r2, [pc, #308]	; (8002cc0 <HAL_GPIO_Init+0x340>)
 8002b8a:	4293      	cmp	r3, r2
 8002b8c:	d013      	beq.n	8002bb6 <HAL_GPIO_Init+0x236>
 8002b8e:	687b      	ldr	r3, [r7, #4]
 8002b90:	4a4c      	ldr	r2, [pc, #304]	; (8002cc4 <HAL_GPIO_Init+0x344>)
 8002b92:	4293      	cmp	r3, r2
 8002b94:	d00d      	beq.n	8002bb2 <HAL_GPIO_Init+0x232>
 8002b96:	687b      	ldr	r3, [r7, #4]
 8002b98:	4a4b      	ldr	r2, [pc, #300]	; (8002cc8 <HAL_GPIO_Init+0x348>)
 8002b9a:	4293      	cmp	r3, r2
 8002b9c:	d007      	beq.n	8002bae <HAL_GPIO_Init+0x22e>
 8002b9e:	687b      	ldr	r3, [r7, #4]
 8002ba0:	4a4a      	ldr	r2, [pc, #296]	; (8002ccc <HAL_GPIO_Init+0x34c>)
 8002ba2:	4293      	cmp	r3, r2
 8002ba4:	d101      	bne.n	8002baa <HAL_GPIO_Init+0x22a>
 8002ba6:	2306      	movs	r3, #6
 8002ba8:	e00c      	b.n	8002bc4 <HAL_GPIO_Init+0x244>
 8002baa:	2307      	movs	r3, #7
 8002bac:	e00a      	b.n	8002bc4 <HAL_GPIO_Init+0x244>
 8002bae:	2305      	movs	r3, #5
 8002bb0:	e008      	b.n	8002bc4 <HAL_GPIO_Init+0x244>
 8002bb2:	2304      	movs	r3, #4
 8002bb4:	e006      	b.n	8002bc4 <HAL_GPIO_Init+0x244>
 8002bb6:	2303      	movs	r3, #3
 8002bb8:	e004      	b.n	8002bc4 <HAL_GPIO_Init+0x244>
 8002bba:	2302      	movs	r3, #2
 8002bbc:	e002      	b.n	8002bc4 <HAL_GPIO_Init+0x244>
 8002bbe:	2301      	movs	r3, #1
 8002bc0:	e000      	b.n	8002bc4 <HAL_GPIO_Init+0x244>
 8002bc2:	2300      	movs	r3, #0
 8002bc4:	697a      	ldr	r2, [r7, #20]
 8002bc6:	f002 0203 	and.w	r2, r2, #3
 8002bca:	0092      	lsls	r2, r2, #2
 8002bcc:	4093      	lsls	r3, r2
 8002bce:	693a      	ldr	r2, [r7, #16]
 8002bd0:	4313      	orrs	r3, r2
 8002bd2:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8002bd4:	4937      	ldr	r1, [pc, #220]	; (8002cb4 <HAL_GPIO_Init+0x334>)
 8002bd6:	697b      	ldr	r3, [r7, #20]
 8002bd8:	089b      	lsrs	r3, r3, #2
 8002bda:	3302      	adds	r3, #2
 8002bdc:	693a      	ldr	r2, [r7, #16]
 8002bde:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8002be2:	4b3b      	ldr	r3, [pc, #236]	; (8002cd0 <HAL_GPIO_Init+0x350>)
 8002be4:	689b      	ldr	r3, [r3, #8]
 8002be6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002be8:	68fb      	ldr	r3, [r7, #12]
 8002bea:	43db      	mvns	r3, r3
 8002bec:	693a      	ldr	r2, [r7, #16]
 8002bee:	4013      	ands	r3, r2
 8002bf0:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8002bf2:	683b      	ldr	r3, [r7, #0]
 8002bf4:	685b      	ldr	r3, [r3, #4]
 8002bf6:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002bfa:	2b00      	cmp	r3, #0
 8002bfc:	d003      	beq.n	8002c06 <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 8002bfe:	693a      	ldr	r2, [r7, #16]
 8002c00:	68fb      	ldr	r3, [r7, #12]
 8002c02:	4313      	orrs	r3, r2
 8002c04:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8002c06:	4a32      	ldr	r2, [pc, #200]	; (8002cd0 <HAL_GPIO_Init+0x350>)
 8002c08:	693b      	ldr	r3, [r7, #16]
 8002c0a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8002c0c:	4b30      	ldr	r3, [pc, #192]	; (8002cd0 <HAL_GPIO_Init+0x350>)
 8002c0e:	68db      	ldr	r3, [r3, #12]
 8002c10:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002c12:	68fb      	ldr	r3, [r7, #12]
 8002c14:	43db      	mvns	r3, r3
 8002c16:	693a      	ldr	r2, [r7, #16]
 8002c18:	4013      	ands	r3, r2
 8002c1a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8002c1c:	683b      	ldr	r3, [r7, #0]
 8002c1e:	685b      	ldr	r3, [r3, #4]
 8002c20:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002c24:	2b00      	cmp	r3, #0
 8002c26:	d003      	beq.n	8002c30 <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 8002c28:	693a      	ldr	r2, [r7, #16]
 8002c2a:	68fb      	ldr	r3, [r7, #12]
 8002c2c:	4313      	orrs	r3, r2
 8002c2e:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8002c30:	4a27      	ldr	r2, [pc, #156]	; (8002cd0 <HAL_GPIO_Init+0x350>)
 8002c32:	693b      	ldr	r3, [r7, #16]
 8002c34:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8002c36:	4b26      	ldr	r3, [pc, #152]	; (8002cd0 <HAL_GPIO_Init+0x350>)
 8002c38:	685b      	ldr	r3, [r3, #4]
 8002c3a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002c3c:	68fb      	ldr	r3, [r7, #12]
 8002c3e:	43db      	mvns	r3, r3
 8002c40:	693a      	ldr	r2, [r7, #16]
 8002c42:	4013      	ands	r3, r2
 8002c44:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8002c46:	683b      	ldr	r3, [r7, #0]
 8002c48:	685b      	ldr	r3, [r3, #4]
 8002c4a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002c4e:	2b00      	cmp	r3, #0
 8002c50:	d003      	beq.n	8002c5a <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 8002c52:	693a      	ldr	r2, [r7, #16]
 8002c54:	68fb      	ldr	r3, [r7, #12]
 8002c56:	4313      	orrs	r3, r2
 8002c58:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8002c5a:	4a1d      	ldr	r2, [pc, #116]	; (8002cd0 <HAL_GPIO_Init+0x350>)
 8002c5c:	693b      	ldr	r3, [r7, #16]
 8002c5e:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 8002c60:	4b1b      	ldr	r3, [pc, #108]	; (8002cd0 <HAL_GPIO_Init+0x350>)
 8002c62:	681b      	ldr	r3, [r3, #0]
 8002c64:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002c66:	68fb      	ldr	r3, [r7, #12]
 8002c68:	43db      	mvns	r3, r3
 8002c6a:	693a      	ldr	r2, [r7, #16]
 8002c6c:	4013      	ands	r3, r2
 8002c6e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8002c70:	683b      	ldr	r3, [r7, #0]
 8002c72:	685b      	ldr	r3, [r3, #4]
 8002c74:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002c78:	2b00      	cmp	r3, #0
 8002c7a:	d003      	beq.n	8002c84 <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 8002c7c:	693a      	ldr	r2, [r7, #16]
 8002c7e:	68fb      	ldr	r3, [r7, #12]
 8002c80:	4313      	orrs	r3, r2
 8002c82:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8002c84:	4a12      	ldr	r2, [pc, #72]	; (8002cd0 <HAL_GPIO_Init+0x350>)
 8002c86:	693b      	ldr	r3, [r7, #16]
 8002c88:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8002c8a:	697b      	ldr	r3, [r7, #20]
 8002c8c:	3301      	adds	r3, #1
 8002c8e:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002c90:	683b      	ldr	r3, [r7, #0]
 8002c92:	681a      	ldr	r2, [r3, #0]
 8002c94:	697b      	ldr	r3, [r7, #20]
 8002c96:	fa22 f303 	lsr.w	r3, r2, r3
 8002c9a:	2b00      	cmp	r3, #0
 8002c9c:	f47f ae78 	bne.w	8002990 <HAL_GPIO_Init+0x10>
  }
}
 8002ca0:	bf00      	nop
 8002ca2:	bf00      	nop
 8002ca4:	371c      	adds	r7, #28
 8002ca6:	46bd      	mov	sp, r7
 8002ca8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cac:	4770      	bx	lr
 8002cae:	bf00      	nop
 8002cb0:	40021000 	.word	0x40021000
 8002cb4:	40010000 	.word	0x40010000
 8002cb8:	48000400 	.word	0x48000400
 8002cbc:	48000800 	.word	0x48000800
 8002cc0:	48000c00 	.word	0x48000c00
 8002cc4:	48001000 	.word	0x48001000
 8002cc8:	48001400 	.word	0x48001400
 8002ccc:	48001800 	.word	0x48001800
 8002cd0:	40010400 	.word	0x40010400

08002cd4 <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 8002cd4:	b480      	push	{r7}
 8002cd6:	b087      	sub	sp, #28
 8002cd8:	af00      	add	r7, sp, #0
 8002cda:	6078      	str	r0, [r7, #4]
 8002cdc:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002cde:	2300      	movs	r3, #0
 8002ce0:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* Configure the port pins */
  while ((GPIO_Pin >> position) != 0x00u)
 8002ce2:	e0cd      	b.n	8002e80 <HAL_GPIO_DeInit+0x1ac>
  {
    /* Get current io position */
    iocurrent = (GPIO_Pin) & (1uL << position);
 8002ce4:	2201      	movs	r2, #1
 8002ce6:	697b      	ldr	r3, [r7, #20]
 8002ce8:	fa02 f303 	lsl.w	r3, r2, r3
 8002cec:	683a      	ldr	r2, [r7, #0]
 8002cee:	4013      	ands	r3, r2
 8002cf0:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00u)
 8002cf2:	693b      	ldr	r3, [r7, #16]
 8002cf4:	2b00      	cmp	r3, #0
 8002cf6:	f000 80c0 	beq.w	8002e7a <HAL_GPIO_DeInit+0x1a6>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      /* Clear the External Interrupt or Event for the current IO */

      tmp = SYSCFG->EXTICR[position >> 2u];
 8002cfa:	4a68      	ldr	r2, [pc, #416]	; (8002e9c <HAL_GPIO_DeInit+0x1c8>)
 8002cfc:	697b      	ldr	r3, [r7, #20]
 8002cfe:	089b      	lsrs	r3, r3, #2
 8002d00:	3302      	adds	r3, #2
 8002d02:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002d06:	60fb      	str	r3, [r7, #12]
      tmp &= (0x0FuL << (4u * (position & 0x03u)));
 8002d08:	697b      	ldr	r3, [r7, #20]
 8002d0a:	f003 0303 	and.w	r3, r3, #3
 8002d0e:	009b      	lsls	r3, r3, #2
 8002d10:	220f      	movs	r2, #15
 8002d12:	fa02 f303 	lsl.w	r3, r2, r3
 8002d16:	68fa      	ldr	r2, [r7, #12]
 8002d18:	4013      	ands	r3, r2
 8002d1a:	60fb      	str	r3, [r7, #12]
      if (tmp == (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u))))
 8002d1c:	687b      	ldr	r3, [r7, #4]
 8002d1e:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8002d22:	d025      	beq.n	8002d70 <HAL_GPIO_DeInit+0x9c>
 8002d24:	687b      	ldr	r3, [r7, #4]
 8002d26:	4a5e      	ldr	r2, [pc, #376]	; (8002ea0 <HAL_GPIO_DeInit+0x1cc>)
 8002d28:	4293      	cmp	r3, r2
 8002d2a:	d01f      	beq.n	8002d6c <HAL_GPIO_DeInit+0x98>
 8002d2c:	687b      	ldr	r3, [r7, #4]
 8002d2e:	4a5d      	ldr	r2, [pc, #372]	; (8002ea4 <HAL_GPIO_DeInit+0x1d0>)
 8002d30:	4293      	cmp	r3, r2
 8002d32:	d019      	beq.n	8002d68 <HAL_GPIO_DeInit+0x94>
 8002d34:	687b      	ldr	r3, [r7, #4]
 8002d36:	4a5c      	ldr	r2, [pc, #368]	; (8002ea8 <HAL_GPIO_DeInit+0x1d4>)
 8002d38:	4293      	cmp	r3, r2
 8002d3a:	d013      	beq.n	8002d64 <HAL_GPIO_DeInit+0x90>
 8002d3c:	687b      	ldr	r3, [r7, #4]
 8002d3e:	4a5b      	ldr	r2, [pc, #364]	; (8002eac <HAL_GPIO_DeInit+0x1d8>)
 8002d40:	4293      	cmp	r3, r2
 8002d42:	d00d      	beq.n	8002d60 <HAL_GPIO_DeInit+0x8c>
 8002d44:	687b      	ldr	r3, [r7, #4]
 8002d46:	4a5a      	ldr	r2, [pc, #360]	; (8002eb0 <HAL_GPIO_DeInit+0x1dc>)
 8002d48:	4293      	cmp	r3, r2
 8002d4a:	d007      	beq.n	8002d5c <HAL_GPIO_DeInit+0x88>
 8002d4c:	687b      	ldr	r3, [r7, #4]
 8002d4e:	4a59      	ldr	r2, [pc, #356]	; (8002eb4 <HAL_GPIO_DeInit+0x1e0>)
 8002d50:	4293      	cmp	r3, r2
 8002d52:	d101      	bne.n	8002d58 <HAL_GPIO_DeInit+0x84>
 8002d54:	2306      	movs	r3, #6
 8002d56:	e00c      	b.n	8002d72 <HAL_GPIO_DeInit+0x9e>
 8002d58:	2307      	movs	r3, #7
 8002d5a:	e00a      	b.n	8002d72 <HAL_GPIO_DeInit+0x9e>
 8002d5c:	2305      	movs	r3, #5
 8002d5e:	e008      	b.n	8002d72 <HAL_GPIO_DeInit+0x9e>
 8002d60:	2304      	movs	r3, #4
 8002d62:	e006      	b.n	8002d72 <HAL_GPIO_DeInit+0x9e>
 8002d64:	2303      	movs	r3, #3
 8002d66:	e004      	b.n	8002d72 <HAL_GPIO_DeInit+0x9e>
 8002d68:	2302      	movs	r3, #2
 8002d6a:	e002      	b.n	8002d72 <HAL_GPIO_DeInit+0x9e>
 8002d6c:	2301      	movs	r3, #1
 8002d6e:	e000      	b.n	8002d72 <HAL_GPIO_DeInit+0x9e>
 8002d70:	2300      	movs	r3, #0
 8002d72:	697a      	ldr	r2, [r7, #20]
 8002d74:	f002 0203 	and.w	r2, r2, #3
 8002d78:	0092      	lsls	r2, r2, #2
 8002d7a:	4093      	lsls	r3, r2
 8002d7c:	68fa      	ldr	r2, [r7, #12]
 8002d7e:	429a      	cmp	r2, r3
 8002d80:	d132      	bne.n	8002de8 <HAL_GPIO_DeInit+0x114>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR1 &= ~(iocurrent);
 8002d82:	4b4d      	ldr	r3, [pc, #308]	; (8002eb8 <HAL_GPIO_DeInit+0x1e4>)
 8002d84:	681a      	ldr	r2, [r3, #0]
 8002d86:	693b      	ldr	r3, [r7, #16]
 8002d88:	43db      	mvns	r3, r3
 8002d8a:	494b      	ldr	r1, [pc, #300]	; (8002eb8 <HAL_GPIO_DeInit+0x1e4>)
 8002d8c:	4013      	ands	r3, r2
 8002d8e:	600b      	str	r3, [r1, #0]
        EXTI->EMR1 &= ~(iocurrent);
 8002d90:	4b49      	ldr	r3, [pc, #292]	; (8002eb8 <HAL_GPIO_DeInit+0x1e4>)
 8002d92:	685a      	ldr	r2, [r3, #4]
 8002d94:	693b      	ldr	r3, [r7, #16]
 8002d96:	43db      	mvns	r3, r3
 8002d98:	4947      	ldr	r1, [pc, #284]	; (8002eb8 <HAL_GPIO_DeInit+0x1e4>)
 8002d9a:	4013      	ands	r3, r2
 8002d9c:	604b      	str	r3, [r1, #4]

        /* Clear Rising Falling edge configuration */
        EXTI->FTSR1 &= ~(iocurrent);
 8002d9e:	4b46      	ldr	r3, [pc, #280]	; (8002eb8 <HAL_GPIO_DeInit+0x1e4>)
 8002da0:	68da      	ldr	r2, [r3, #12]
 8002da2:	693b      	ldr	r3, [r7, #16]
 8002da4:	43db      	mvns	r3, r3
 8002da6:	4944      	ldr	r1, [pc, #272]	; (8002eb8 <HAL_GPIO_DeInit+0x1e4>)
 8002da8:	4013      	ands	r3, r2
 8002daa:	60cb      	str	r3, [r1, #12]
        EXTI->RTSR1 &= ~(iocurrent);
 8002dac:	4b42      	ldr	r3, [pc, #264]	; (8002eb8 <HAL_GPIO_DeInit+0x1e4>)
 8002dae:	689a      	ldr	r2, [r3, #8]
 8002db0:	693b      	ldr	r3, [r7, #16]
 8002db2:	43db      	mvns	r3, r3
 8002db4:	4940      	ldr	r1, [pc, #256]	; (8002eb8 <HAL_GPIO_DeInit+0x1e4>)
 8002db6:	4013      	ands	r3, r2
 8002db8:	608b      	str	r3, [r1, #8]

        tmp = 0x0FuL << (4u * (position & 0x03u));
 8002dba:	697b      	ldr	r3, [r7, #20]
 8002dbc:	f003 0303 	and.w	r3, r3, #3
 8002dc0:	009b      	lsls	r3, r3, #2
 8002dc2:	220f      	movs	r2, #15
 8002dc4:	fa02 f303 	lsl.w	r3, r2, r3
 8002dc8:	60fb      	str	r3, [r7, #12]
        SYSCFG->EXTICR[position >> 2u] &= ~tmp;
 8002dca:	4a34      	ldr	r2, [pc, #208]	; (8002e9c <HAL_GPIO_DeInit+0x1c8>)
 8002dcc:	697b      	ldr	r3, [r7, #20]
 8002dce:	089b      	lsrs	r3, r3, #2
 8002dd0:	3302      	adds	r3, #2
 8002dd2:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 8002dd6:	68fb      	ldr	r3, [r7, #12]
 8002dd8:	43da      	mvns	r2, r3
 8002dda:	4830      	ldr	r0, [pc, #192]	; (8002e9c <HAL_GPIO_DeInit+0x1c8>)
 8002ddc:	697b      	ldr	r3, [r7, #20]
 8002dde:	089b      	lsrs	r3, r3, #2
 8002de0:	400a      	ands	r2, r1
 8002de2:	3302      	adds	r3, #2
 8002de4:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO in Analog Mode */
      GPIOx->MODER |= (GPIO_MODER_MODE0 << (position * 2u));
 8002de8:	687b      	ldr	r3, [r7, #4]
 8002dea:	681a      	ldr	r2, [r3, #0]
 8002dec:	697b      	ldr	r3, [r7, #20]
 8002dee:	005b      	lsls	r3, r3, #1
 8002df0:	2103      	movs	r1, #3
 8002df2:	fa01 f303 	lsl.w	r3, r1, r3
 8002df6:	431a      	orrs	r2, r3
 8002df8:	687b      	ldr	r3, [r7, #4]
 8002dfa:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3u] &= ~(0xFu << ((position & 0x07u) * 4u)) ;
 8002dfc:	697b      	ldr	r3, [r7, #20]
 8002dfe:	08da      	lsrs	r2, r3, #3
 8002e00:	687b      	ldr	r3, [r7, #4]
 8002e02:	3208      	adds	r2, #8
 8002e04:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8002e08:	697b      	ldr	r3, [r7, #20]
 8002e0a:	f003 0307 	and.w	r3, r3, #7
 8002e0e:	009b      	lsls	r3, r3, #2
 8002e10:	220f      	movs	r2, #15
 8002e12:	fa02 f303 	lsl.w	r3, r2, r3
 8002e16:	43db      	mvns	r3, r3
 8002e18:	697a      	ldr	r2, [r7, #20]
 8002e1a:	08d2      	lsrs	r2, r2, #3
 8002e1c:	4019      	ands	r1, r3
 8002e1e:	687b      	ldr	r3, [r7, #4]
 8002e20:	3208      	adds	r2, #8
 8002e22:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8002e26:	687b      	ldr	r3, [r7, #4]
 8002e28:	689a      	ldr	r2, [r3, #8]
 8002e2a:	697b      	ldr	r3, [r7, #20]
 8002e2c:	005b      	lsls	r3, r3, #1
 8002e2e:	2103      	movs	r1, #3
 8002e30:	fa01 f303 	lsl.w	r3, r1, r3
 8002e34:	43db      	mvns	r3, r3
 8002e36:	401a      	ands	r2, r3
 8002e38:	687b      	ldr	r3, [r7, #4]
 8002e3a:	609a      	str	r2, [r3, #8]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT0 << position) ;
 8002e3c:	687b      	ldr	r3, [r7, #4]
 8002e3e:	685a      	ldr	r2, [r3, #4]
 8002e40:	2101      	movs	r1, #1
 8002e42:	697b      	ldr	r3, [r7, #20]
 8002e44:	fa01 f303 	lsl.w	r3, r1, r3
 8002e48:	43db      	mvns	r3, r3
 8002e4a:	401a      	ands	r2, r3
 8002e4c:	687b      	ldr	r3, [r7, #4]
 8002e4e:	605a      	str	r2, [r3, #4]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8002e50:	687b      	ldr	r3, [r7, #4]
 8002e52:	68da      	ldr	r2, [r3, #12]
 8002e54:	697b      	ldr	r3, [r7, #20]
 8002e56:	005b      	lsls	r3, r3, #1
 8002e58:	2103      	movs	r1, #3
 8002e5a:	fa01 f303 	lsl.w	r3, r1, r3
 8002e5e:	43db      	mvns	r3, r3
 8002e60:	401a      	ands	r2, r3
 8002e62:	687b      	ldr	r3, [r7, #4]
 8002e64:	60da      	str	r2, [r3, #12]

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)
      /* Deactivate the Control bit of Analog mode for the current IO */
      GPIOx->ASCR &= ~(GPIO_ASCR_ASC0<< position);
 8002e66:	687b      	ldr	r3, [r7, #4]
 8002e68:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002e6a:	2101      	movs	r1, #1
 8002e6c:	697b      	ldr	r3, [r7, #20]
 8002e6e:	fa01 f303 	lsl.w	r3, r1, r3
 8002e72:	43db      	mvns	r3, r3
 8002e74:	401a      	ands	r2, r3
 8002e76:	687b      	ldr	r3, [r7, #4]
 8002e78:	62da      	str	r2, [r3, #44]	; 0x2c
#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */
    }

    position++;
 8002e7a:	697b      	ldr	r3, [r7, #20]
 8002e7c:	3301      	adds	r3, #1
 8002e7e:	617b      	str	r3, [r7, #20]
  while ((GPIO_Pin >> position) != 0x00u)
 8002e80:	683a      	ldr	r2, [r7, #0]
 8002e82:	697b      	ldr	r3, [r7, #20]
 8002e84:	fa22 f303 	lsr.w	r3, r2, r3
 8002e88:	2b00      	cmp	r3, #0
 8002e8a:	f47f af2b 	bne.w	8002ce4 <HAL_GPIO_DeInit+0x10>
  }
}
 8002e8e:	bf00      	nop
 8002e90:	bf00      	nop
 8002e92:	371c      	adds	r7, #28
 8002e94:	46bd      	mov	sp, r7
 8002e96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e9a:	4770      	bx	lr
 8002e9c:	40010000 	.word	0x40010000
 8002ea0:	48000400 	.word	0x48000400
 8002ea4:	48000800 	.word	0x48000800
 8002ea8:	48000c00 	.word	0x48000c00
 8002eac:	48001000 	.word	0x48001000
 8002eb0:	48001400 	.word	0x48001400
 8002eb4:	48001800 	.word	0x48001800
 8002eb8:	40010400 	.word	0x40010400

08002ebc <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002ebc:	b480      	push	{r7}
 8002ebe:	b083      	sub	sp, #12
 8002ec0:	af00      	add	r7, sp, #0
 8002ec2:	6078      	str	r0, [r7, #4]
 8002ec4:	460b      	mov	r3, r1
 8002ec6:	807b      	strh	r3, [r7, #2]
 8002ec8:	4613      	mov	r3, r2
 8002eca:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002ecc:	787b      	ldrb	r3, [r7, #1]
 8002ece:	2b00      	cmp	r3, #0
 8002ed0:	d003      	beq.n	8002eda <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8002ed2:	887a      	ldrh	r2, [r7, #2]
 8002ed4:	687b      	ldr	r3, [r7, #4]
 8002ed6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8002ed8:	e002      	b.n	8002ee0 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8002eda:	887a      	ldrh	r2, [r7, #2]
 8002edc:	687b      	ldr	r3, [r7, #4]
 8002ede:	629a      	str	r2, [r3, #40]	; 0x28
}
 8002ee0:	bf00      	nop
 8002ee2:	370c      	adds	r7, #12
 8002ee4:	46bd      	mov	sp, r7
 8002ee6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002eea:	4770      	bx	lr

08002eec <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8002eec:	b580      	push	{r7, lr}
 8002eee:	b082      	sub	sp, #8
 8002ef0:	af00      	add	r7, sp, #0
 8002ef2:	4603      	mov	r3, r0
 8002ef4:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8002ef6:	4b08      	ldr	r3, [pc, #32]	; (8002f18 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002ef8:	695a      	ldr	r2, [r3, #20]
 8002efa:	88fb      	ldrh	r3, [r7, #6]
 8002efc:	4013      	ands	r3, r2
 8002efe:	2b00      	cmp	r3, #0
 8002f00:	d006      	beq.n	8002f10 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8002f02:	4a05      	ldr	r2, [pc, #20]	; (8002f18 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002f04:	88fb      	ldrh	r3, [r7, #6]
 8002f06:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8002f08:	88fb      	ldrh	r3, [r7, #6]
 8002f0a:	4618      	mov	r0, r3
 8002f0c:	f000 f806 	bl	8002f1c <HAL_GPIO_EXTI_Callback>
  }
}
 8002f10:	bf00      	nop
 8002f12:	3708      	adds	r7, #8
 8002f14:	46bd      	mov	sp, r7
 8002f16:	bd80      	pop	{r7, pc}
 8002f18:	40010400 	.word	0x40010400

08002f1c <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callback.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8002f1c:	b480      	push	{r7}
 8002f1e:	b083      	sub	sp, #12
 8002f20:	af00      	add	r7, sp, #0
 8002f22:	4603      	mov	r3, r0
 8002f24:	80fb      	strh	r3, [r7, #6]
  UNUSED(GPIO_Pin);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 8002f26:	bf00      	nop
 8002f28:	370c      	adds	r7, #12
 8002f2a:	46bd      	mov	sp, r7
 8002f2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f30:	4770      	bx	lr

08002f32 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002f32:	b580      	push	{r7, lr}
 8002f34:	b082      	sub	sp, #8
 8002f36:	af00      	add	r7, sp, #0
 8002f38:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002f3a:	687b      	ldr	r3, [r7, #4]
 8002f3c:	2b00      	cmp	r3, #0
 8002f3e:	d101      	bne.n	8002f44 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8002f40:	2301      	movs	r3, #1
 8002f42:	e08d      	b.n	8003060 <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002f44:	687b      	ldr	r3, [r7, #4]
 8002f46:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002f4a:	b2db      	uxtb	r3, r3
 8002f4c:	2b00      	cmp	r3, #0
 8002f4e:	d106      	bne.n	8002f5e <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8002f50:	687b      	ldr	r3, [r7, #4]
 8002f52:	2200      	movs	r2, #0
 8002f54:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8002f58:	6878      	ldr	r0, [r7, #4]
 8002f5a:	f7fe febd 	bl	8001cd8 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002f5e:	687b      	ldr	r3, [r7, #4]
 8002f60:	2224      	movs	r2, #36	; 0x24
 8002f62:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002f66:	687b      	ldr	r3, [r7, #4]
 8002f68:	681b      	ldr	r3, [r3, #0]
 8002f6a:	681a      	ldr	r2, [r3, #0]
 8002f6c:	687b      	ldr	r3, [r7, #4]
 8002f6e:	681b      	ldr	r3, [r3, #0]
 8002f70:	f022 0201 	bic.w	r2, r2, #1
 8002f74:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8002f76:	687b      	ldr	r3, [r7, #4]
 8002f78:	685a      	ldr	r2, [r3, #4]
 8002f7a:	687b      	ldr	r3, [r7, #4]
 8002f7c:	681b      	ldr	r3, [r3, #0]
 8002f7e:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8002f82:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8002f84:	687b      	ldr	r3, [r7, #4]
 8002f86:	681b      	ldr	r3, [r3, #0]
 8002f88:	689a      	ldr	r2, [r3, #8]
 8002f8a:	687b      	ldr	r3, [r7, #4]
 8002f8c:	681b      	ldr	r3, [r3, #0]
 8002f8e:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8002f92:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8002f94:	687b      	ldr	r3, [r7, #4]
 8002f96:	68db      	ldr	r3, [r3, #12]
 8002f98:	2b01      	cmp	r3, #1
 8002f9a:	d107      	bne.n	8002fac <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8002f9c:	687b      	ldr	r3, [r7, #4]
 8002f9e:	689a      	ldr	r2, [r3, #8]
 8002fa0:	687b      	ldr	r3, [r7, #4]
 8002fa2:	681b      	ldr	r3, [r3, #0]
 8002fa4:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8002fa8:	609a      	str	r2, [r3, #8]
 8002faa:	e006      	b.n	8002fba <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8002fac:	687b      	ldr	r3, [r7, #4]
 8002fae:	689a      	ldr	r2, [r3, #8]
 8002fb0:	687b      	ldr	r3, [r7, #4]
 8002fb2:	681b      	ldr	r3, [r3, #0]
 8002fb4:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 8002fb8:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8002fba:	687b      	ldr	r3, [r7, #4]
 8002fbc:	68db      	ldr	r3, [r3, #12]
 8002fbe:	2b02      	cmp	r3, #2
 8002fc0:	d108      	bne.n	8002fd4 <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8002fc2:	687b      	ldr	r3, [r7, #4]
 8002fc4:	681b      	ldr	r3, [r3, #0]
 8002fc6:	685a      	ldr	r2, [r3, #4]
 8002fc8:	687b      	ldr	r3, [r7, #4]
 8002fca:	681b      	ldr	r3, [r3, #0]
 8002fcc:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8002fd0:	605a      	str	r2, [r3, #4]
 8002fd2:	e007      	b.n	8002fe4 <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8002fd4:	687b      	ldr	r3, [r7, #4]
 8002fd6:	681b      	ldr	r3, [r3, #0]
 8002fd8:	685a      	ldr	r2, [r3, #4]
 8002fda:	687b      	ldr	r3, [r7, #4]
 8002fdc:	681b      	ldr	r3, [r3, #0]
 8002fde:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002fe2:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8002fe4:	687b      	ldr	r3, [r7, #4]
 8002fe6:	681b      	ldr	r3, [r3, #0]
 8002fe8:	685b      	ldr	r3, [r3, #4]
 8002fea:	687a      	ldr	r2, [r7, #4]
 8002fec:	6812      	ldr	r2, [r2, #0]
 8002fee:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8002ff2:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002ff6:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8002ff8:	687b      	ldr	r3, [r7, #4]
 8002ffa:	681b      	ldr	r3, [r3, #0]
 8002ffc:	68da      	ldr	r2, [r3, #12]
 8002ffe:	687b      	ldr	r3, [r7, #4]
 8003000:	681b      	ldr	r3, [r3, #0]
 8003002:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8003006:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8003008:	687b      	ldr	r3, [r7, #4]
 800300a:	691a      	ldr	r2, [r3, #16]
 800300c:	687b      	ldr	r3, [r7, #4]
 800300e:	695b      	ldr	r3, [r3, #20]
 8003010:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8003014:	687b      	ldr	r3, [r7, #4]
 8003016:	699b      	ldr	r3, [r3, #24]
 8003018:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800301a:	687b      	ldr	r3, [r7, #4]
 800301c:	681b      	ldr	r3, [r3, #0]
 800301e:	430a      	orrs	r2, r1
 8003020:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8003022:	687b      	ldr	r3, [r7, #4]
 8003024:	69d9      	ldr	r1, [r3, #28]
 8003026:	687b      	ldr	r3, [r7, #4]
 8003028:	6a1a      	ldr	r2, [r3, #32]
 800302a:	687b      	ldr	r3, [r7, #4]
 800302c:	681b      	ldr	r3, [r3, #0]
 800302e:	430a      	orrs	r2, r1
 8003030:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8003032:	687b      	ldr	r3, [r7, #4]
 8003034:	681b      	ldr	r3, [r3, #0]
 8003036:	681a      	ldr	r2, [r3, #0]
 8003038:	687b      	ldr	r3, [r7, #4]
 800303a:	681b      	ldr	r3, [r3, #0]
 800303c:	f042 0201 	orr.w	r2, r2, #1
 8003040:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003042:	687b      	ldr	r3, [r7, #4]
 8003044:	2200      	movs	r2, #0
 8003046:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8003048:	687b      	ldr	r3, [r7, #4]
 800304a:	2220      	movs	r2, #32
 800304c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8003050:	687b      	ldr	r3, [r7, #4]
 8003052:	2200      	movs	r2, #0
 8003054:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003056:	687b      	ldr	r3, [r7, #4]
 8003058:	2200      	movs	r2, #0
 800305a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 800305e:	2300      	movs	r3, #0
}
 8003060:	4618      	mov	r0, r3
 8003062:	3708      	adds	r7, #8
 8003064:	46bd      	mov	sp, r7
 8003066:	bd80      	pop	{r7, pc}

08003068 <HAL_I2C_DeInit>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_DeInit(I2C_HandleTypeDef *hi2c)
{
 8003068:	b580      	push	{r7, lr}
 800306a:	b082      	sub	sp, #8
 800306c:	af00      	add	r7, sp, #0
 800306e:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8003070:	687b      	ldr	r3, [r7, #4]
 8003072:	2b00      	cmp	r3, #0
 8003074:	d101      	bne.n	800307a <HAL_I2C_DeInit+0x12>
  {
    return HAL_ERROR;
 8003076:	2301      	movs	r3, #1
 8003078:	e021      	b.n	80030be <HAL_I2C_DeInit+0x56>
  }

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));

  hi2c->State = HAL_I2C_STATE_BUSY;
 800307a:	687b      	ldr	r3, [r7, #4]
 800307c:	2224      	movs	r2, #36	; 0x24
 800307e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the I2C Peripheral Clock */
  __HAL_I2C_DISABLE(hi2c);
 8003082:	687b      	ldr	r3, [r7, #4]
 8003084:	681b      	ldr	r3, [r3, #0]
 8003086:	681a      	ldr	r2, [r3, #0]
 8003088:	687b      	ldr	r3, [r7, #4]
 800308a:	681b      	ldr	r3, [r3, #0]
 800308c:	f022 0201 	bic.w	r2, r2, #1
 8003090:	601a      	str	r2, [r3, #0]

  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  hi2c->MspDeInitCallback(hi2c);
#else
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  HAL_I2C_MspDeInit(hi2c);
 8003092:	6878      	ldr	r0, [r7, #4]
 8003094:	f7fe fe7e 	bl	8001d94 <HAL_I2C_MspDeInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003098:	687b      	ldr	r3, [r7, #4]
 800309a:	2200      	movs	r2, #0
 800309c:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_RESET;
 800309e:	687b      	ldr	r3, [r7, #4]
 80030a0:	2200      	movs	r2, #0
 80030a2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 80030a6:	687b      	ldr	r3, [r7, #4]
 80030a8:	2200      	movs	r2, #0
 80030aa:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80030ac:	687b      	ldr	r3, [r7, #4]
 80030ae:	2200      	movs	r2, #0
 80030b0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  /* Release Lock */
  __HAL_UNLOCK(hi2c);
 80030b4:	687b      	ldr	r3, [r7, #4]
 80030b6:	2200      	movs	r2, #0
 80030b8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 80030bc:	2300      	movs	r3, #0
}
 80030be:	4618      	mov	r0, r3
 80030c0:	3708      	adds	r7, #8
 80030c2:	46bd      	mov	sp, r7
 80030c4:	bd80      	pop	{r7, pc}
	...

080030c8 <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80030c8:	b580      	push	{r7, lr}
 80030ca:	b088      	sub	sp, #32
 80030cc:	af02      	add	r7, sp, #8
 80030ce:	60f8      	str	r0, [r7, #12]
 80030d0:	4608      	mov	r0, r1
 80030d2:	4611      	mov	r1, r2
 80030d4:	461a      	mov	r2, r3
 80030d6:	4603      	mov	r3, r0
 80030d8:	817b      	strh	r3, [r7, #10]
 80030da:	460b      	mov	r3, r1
 80030dc:	813b      	strh	r3, [r7, #8]
 80030de:	4613      	mov	r3, r2
 80030e0:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80030e2:	68fb      	ldr	r3, [r7, #12]
 80030e4:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80030e8:	b2db      	uxtb	r3, r3
 80030ea:	2b20      	cmp	r3, #32
 80030ec:	f040 80f9 	bne.w	80032e2 <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 80030f0:	6a3b      	ldr	r3, [r7, #32]
 80030f2:	2b00      	cmp	r3, #0
 80030f4:	d002      	beq.n	80030fc <HAL_I2C_Mem_Write+0x34>
 80030f6:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80030f8:	2b00      	cmp	r3, #0
 80030fa:	d105      	bne.n	8003108 <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 80030fc:	68fb      	ldr	r3, [r7, #12]
 80030fe:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003102:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 8003104:	2301      	movs	r3, #1
 8003106:	e0ed      	b.n	80032e4 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003108:	68fb      	ldr	r3, [r7, #12]
 800310a:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800310e:	2b01      	cmp	r3, #1
 8003110:	d101      	bne.n	8003116 <HAL_I2C_Mem_Write+0x4e>
 8003112:	2302      	movs	r3, #2
 8003114:	e0e6      	b.n	80032e4 <HAL_I2C_Mem_Write+0x21c>
 8003116:	68fb      	ldr	r3, [r7, #12]
 8003118:	2201      	movs	r2, #1
 800311a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 800311e:	f7ff f9e1 	bl	80024e4 <HAL_GetTick>
 8003122:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8003124:	697b      	ldr	r3, [r7, #20]
 8003126:	9300      	str	r3, [sp, #0]
 8003128:	2319      	movs	r3, #25
 800312a:	2201      	movs	r2, #1
 800312c:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8003130:	68f8      	ldr	r0, [r7, #12]
 8003132:	f000 fac3 	bl	80036bc <I2C_WaitOnFlagUntilTimeout>
 8003136:	4603      	mov	r3, r0
 8003138:	2b00      	cmp	r3, #0
 800313a:	d001      	beq.n	8003140 <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 800313c:	2301      	movs	r3, #1
 800313e:	e0d1      	b.n	80032e4 <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8003140:	68fb      	ldr	r3, [r7, #12]
 8003142:	2221      	movs	r2, #33	; 0x21
 8003144:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8003148:	68fb      	ldr	r3, [r7, #12]
 800314a:	2240      	movs	r2, #64	; 0x40
 800314c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003150:	68fb      	ldr	r3, [r7, #12]
 8003152:	2200      	movs	r2, #0
 8003154:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8003156:	68fb      	ldr	r3, [r7, #12]
 8003158:	6a3a      	ldr	r2, [r7, #32]
 800315a:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 800315c:	68fb      	ldr	r3, [r7, #12]
 800315e:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8003160:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8003162:	68fb      	ldr	r3, [r7, #12]
 8003164:	2200      	movs	r2, #0
 8003166:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8003168:	88f8      	ldrh	r0, [r7, #6]
 800316a:	893a      	ldrh	r2, [r7, #8]
 800316c:	8979      	ldrh	r1, [r7, #10]
 800316e:	697b      	ldr	r3, [r7, #20]
 8003170:	9301      	str	r3, [sp, #4]
 8003172:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003174:	9300      	str	r3, [sp, #0]
 8003176:	4603      	mov	r3, r0
 8003178:	68f8      	ldr	r0, [r7, #12]
 800317a:	f000 f9d3 	bl	8003524 <I2C_RequestMemoryWrite>
 800317e:	4603      	mov	r3, r0
 8003180:	2b00      	cmp	r3, #0
 8003182:	d005      	beq.n	8003190 <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003184:	68fb      	ldr	r3, [r7, #12]
 8003186:	2200      	movs	r2, #0
 8003188:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      return HAL_ERROR;
 800318c:	2301      	movs	r3, #1
 800318e:	e0a9      	b.n	80032e4 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003190:	68fb      	ldr	r3, [r7, #12]
 8003192:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003194:	b29b      	uxth	r3, r3
 8003196:	2bff      	cmp	r3, #255	; 0xff
 8003198:	d90e      	bls.n	80031b8 <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800319a:	68fb      	ldr	r3, [r7, #12]
 800319c:	22ff      	movs	r2, #255	; 0xff
 800319e:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 80031a0:	68fb      	ldr	r3, [r7, #12]
 80031a2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80031a4:	b2da      	uxtb	r2, r3
 80031a6:	8979      	ldrh	r1, [r7, #10]
 80031a8:	2300      	movs	r3, #0
 80031aa:	9300      	str	r3, [sp, #0]
 80031ac:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80031b0:	68f8      	ldr	r0, [r7, #12]
 80031b2:	f000 fc47 	bl	8003a44 <I2C_TransferConfig>
 80031b6:	e00f      	b.n	80031d8 <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 80031b8:	68fb      	ldr	r3, [r7, #12]
 80031ba:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80031bc:	b29a      	uxth	r2, r3
 80031be:	68fb      	ldr	r3, [r7, #12]
 80031c0:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 80031c2:	68fb      	ldr	r3, [r7, #12]
 80031c4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80031c6:	b2da      	uxtb	r2, r3
 80031c8:	8979      	ldrh	r1, [r7, #10]
 80031ca:	2300      	movs	r3, #0
 80031cc:	9300      	str	r3, [sp, #0]
 80031ce:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80031d2:	68f8      	ldr	r0, [r7, #12]
 80031d4:	f000 fc36 	bl	8003a44 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80031d8:	697a      	ldr	r2, [r7, #20]
 80031da:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80031dc:	68f8      	ldr	r0, [r7, #12]
 80031de:	f000 fac6 	bl	800376e <I2C_WaitOnTXISFlagUntilTimeout>
 80031e2:	4603      	mov	r3, r0
 80031e4:	2b00      	cmp	r3, #0
 80031e6:	d001      	beq.n	80031ec <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 80031e8:	2301      	movs	r3, #1
 80031ea:	e07b      	b.n	80032e4 <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 80031ec:	68fb      	ldr	r3, [r7, #12]
 80031ee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80031f0:	781a      	ldrb	r2, [r3, #0]
 80031f2:	68fb      	ldr	r3, [r7, #12]
 80031f4:	681b      	ldr	r3, [r3, #0]
 80031f6:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80031f8:	68fb      	ldr	r3, [r7, #12]
 80031fa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80031fc:	1c5a      	adds	r2, r3, #1
 80031fe:	68fb      	ldr	r3, [r7, #12]
 8003200:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 8003202:	68fb      	ldr	r3, [r7, #12]
 8003204:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003206:	b29b      	uxth	r3, r3
 8003208:	3b01      	subs	r3, #1
 800320a:	b29a      	uxth	r2, r3
 800320c:	68fb      	ldr	r3, [r7, #12]
 800320e:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8003210:	68fb      	ldr	r3, [r7, #12]
 8003212:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003214:	3b01      	subs	r3, #1
 8003216:	b29a      	uxth	r2, r3
 8003218:	68fb      	ldr	r3, [r7, #12]
 800321a:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 800321c:	68fb      	ldr	r3, [r7, #12]
 800321e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003220:	b29b      	uxth	r3, r3
 8003222:	2b00      	cmp	r3, #0
 8003224:	d034      	beq.n	8003290 <HAL_I2C_Mem_Write+0x1c8>
 8003226:	68fb      	ldr	r3, [r7, #12]
 8003228:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800322a:	2b00      	cmp	r3, #0
 800322c:	d130      	bne.n	8003290 <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 800322e:	697b      	ldr	r3, [r7, #20]
 8003230:	9300      	str	r3, [sp, #0]
 8003232:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003234:	2200      	movs	r2, #0
 8003236:	2180      	movs	r1, #128	; 0x80
 8003238:	68f8      	ldr	r0, [r7, #12]
 800323a:	f000 fa3f 	bl	80036bc <I2C_WaitOnFlagUntilTimeout>
 800323e:	4603      	mov	r3, r0
 8003240:	2b00      	cmp	r3, #0
 8003242:	d001      	beq.n	8003248 <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 8003244:	2301      	movs	r3, #1
 8003246:	e04d      	b.n	80032e4 <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003248:	68fb      	ldr	r3, [r7, #12]
 800324a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800324c:	b29b      	uxth	r3, r3
 800324e:	2bff      	cmp	r3, #255	; 0xff
 8003250:	d90e      	bls.n	8003270 <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8003252:	68fb      	ldr	r3, [r7, #12]
 8003254:	22ff      	movs	r2, #255	; 0xff
 8003256:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8003258:	68fb      	ldr	r3, [r7, #12]
 800325a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800325c:	b2da      	uxtb	r2, r3
 800325e:	8979      	ldrh	r1, [r7, #10]
 8003260:	2300      	movs	r3, #0
 8003262:	9300      	str	r3, [sp, #0]
 8003264:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8003268:	68f8      	ldr	r0, [r7, #12]
 800326a:	f000 fbeb 	bl	8003a44 <I2C_TransferConfig>
 800326e:	e00f      	b.n	8003290 <HAL_I2C_Mem_Write+0x1c8>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8003270:	68fb      	ldr	r3, [r7, #12]
 8003272:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003274:	b29a      	uxth	r2, r3
 8003276:	68fb      	ldr	r3, [r7, #12]
 8003278:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800327a:	68fb      	ldr	r3, [r7, #12]
 800327c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800327e:	b2da      	uxtb	r2, r3
 8003280:	8979      	ldrh	r1, [r7, #10]
 8003282:	2300      	movs	r3, #0
 8003284:	9300      	str	r3, [sp, #0]
 8003286:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800328a:	68f8      	ldr	r0, [r7, #12]
 800328c:	f000 fbda 	bl	8003a44 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 8003290:	68fb      	ldr	r3, [r7, #12]
 8003292:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003294:	b29b      	uxth	r3, r3
 8003296:	2b00      	cmp	r3, #0
 8003298:	d19e      	bne.n	80031d8 <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800329a:	697a      	ldr	r2, [r7, #20]
 800329c:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800329e:	68f8      	ldr	r0, [r7, #12]
 80032a0:	f000 faac 	bl	80037fc <I2C_WaitOnSTOPFlagUntilTimeout>
 80032a4:	4603      	mov	r3, r0
 80032a6:	2b00      	cmp	r3, #0
 80032a8:	d001      	beq.n	80032ae <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 80032aa:	2301      	movs	r3, #1
 80032ac:	e01a      	b.n	80032e4 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80032ae:	68fb      	ldr	r3, [r7, #12]
 80032b0:	681b      	ldr	r3, [r3, #0]
 80032b2:	2220      	movs	r2, #32
 80032b4:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80032b6:	68fb      	ldr	r3, [r7, #12]
 80032b8:	681b      	ldr	r3, [r3, #0]
 80032ba:	6859      	ldr	r1, [r3, #4]
 80032bc:	68fb      	ldr	r3, [r7, #12]
 80032be:	681a      	ldr	r2, [r3, #0]
 80032c0:	4b0a      	ldr	r3, [pc, #40]	; (80032ec <HAL_I2C_Mem_Write+0x224>)
 80032c2:	400b      	ands	r3, r1
 80032c4:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 80032c6:	68fb      	ldr	r3, [r7, #12]
 80032c8:	2220      	movs	r2, #32
 80032ca:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 80032ce:	68fb      	ldr	r3, [r7, #12]
 80032d0:	2200      	movs	r2, #0
 80032d2:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80032d6:	68fb      	ldr	r3, [r7, #12]
 80032d8:	2200      	movs	r2, #0
 80032da:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 80032de:	2300      	movs	r3, #0
 80032e0:	e000      	b.n	80032e4 <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 80032e2:	2302      	movs	r3, #2
  }
}
 80032e4:	4618      	mov	r0, r3
 80032e6:	3718      	adds	r7, #24
 80032e8:	46bd      	mov	sp, r7
 80032ea:	bd80      	pop	{r7, pc}
 80032ec:	fe00e800 	.word	0xfe00e800

080032f0 <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80032f0:	b580      	push	{r7, lr}
 80032f2:	b088      	sub	sp, #32
 80032f4:	af02      	add	r7, sp, #8
 80032f6:	60f8      	str	r0, [r7, #12]
 80032f8:	4608      	mov	r0, r1
 80032fa:	4611      	mov	r1, r2
 80032fc:	461a      	mov	r2, r3
 80032fe:	4603      	mov	r3, r0
 8003300:	817b      	strh	r3, [r7, #10]
 8003302:	460b      	mov	r3, r1
 8003304:	813b      	strh	r3, [r7, #8]
 8003306:	4613      	mov	r3, r2
 8003308:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800330a:	68fb      	ldr	r3, [r7, #12]
 800330c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003310:	b2db      	uxtb	r3, r3
 8003312:	2b20      	cmp	r3, #32
 8003314:	f040 80fd 	bne.w	8003512 <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
 8003318:	6a3b      	ldr	r3, [r7, #32]
 800331a:	2b00      	cmp	r3, #0
 800331c:	d002      	beq.n	8003324 <HAL_I2C_Mem_Read+0x34>
 800331e:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8003320:	2b00      	cmp	r3, #0
 8003322:	d105      	bne.n	8003330 <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8003324:	68fb      	ldr	r3, [r7, #12]
 8003326:	f44f 7200 	mov.w	r2, #512	; 0x200
 800332a:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 800332c:	2301      	movs	r3, #1
 800332e:	e0f1      	b.n	8003514 <HAL_I2C_Mem_Read+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003330:	68fb      	ldr	r3, [r7, #12]
 8003332:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8003336:	2b01      	cmp	r3, #1
 8003338:	d101      	bne.n	800333e <HAL_I2C_Mem_Read+0x4e>
 800333a:	2302      	movs	r3, #2
 800333c:	e0ea      	b.n	8003514 <HAL_I2C_Mem_Read+0x224>
 800333e:	68fb      	ldr	r3, [r7, #12]
 8003340:	2201      	movs	r2, #1
 8003342:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8003346:	f7ff f8cd 	bl	80024e4 <HAL_GetTick>
 800334a:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 800334c:	697b      	ldr	r3, [r7, #20]
 800334e:	9300      	str	r3, [sp, #0]
 8003350:	2319      	movs	r3, #25
 8003352:	2201      	movs	r2, #1
 8003354:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8003358:	68f8      	ldr	r0, [r7, #12]
 800335a:	f000 f9af 	bl	80036bc <I2C_WaitOnFlagUntilTimeout>
 800335e:	4603      	mov	r3, r0
 8003360:	2b00      	cmp	r3, #0
 8003362:	d001      	beq.n	8003368 <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
 8003364:	2301      	movs	r3, #1
 8003366:	e0d5      	b.n	8003514 <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8003368:	68fb      	ldr	r3, [r7, #12]
 800336a:	2222      	movs	r2, #34	; 0x22
 800336c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8003370:	68fb      	ldr	r3, [r7, #12]
 8003372:	2240      	movs	r2, #64	; 0x40
 8003374:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003378:	68fb      	ldr	r3, [r7, #12]
 800337a:	2200      	movs	r2, #0
 800337c:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 800337e:	68fb      	ldr	r3, [r7, #12]
 8003380:	6a3a      	ldr	r2, [r7, #32]
 8003382:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8003384:	68fb      	ldr	r3, [r7, #12]
 8003386:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8003388:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 800338a:	68fb      	ldr	r3, [r7, #12]
 800338c:	2200      	movs	r2, #0
 800338e:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8003390:	88f8      	ldrh	r0, [r7, #6]
 8003392:	893a      	ldrh	r2, [r7, #8]
 8003394:	8979      	ldrh	r1, [r7, #10]
 8003396:	697b      	ldr	r3, [r7, #20]
 8003398:	9301      	str	r3, [sp, #4]
 800339a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800339c:	9300      	str	r3, [sp, #0]
 800339e:	4603      	mov	r3, r0
 80033a0:	68f8      	ldr	r0, [r7, #12]
 80033a2:	f000 f913 	bl	80035cc <I2C_RequestMemoryRead>
 80033a6:	4603      	mov	r3, r0
 80033a8:	2b00      	cmp	r3, #0
 80033aa:	d005      	beq.n	80033b8 <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80033ac:	68fb      	ldr	r3, [r7, #12]
 80033ae:	2200      	movs	r2, #0
 80033b0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      return HAL_ERROR;
 80033b4:	2301      	movs	r3, #1
 80033b6:	e0ad      	b.n	8003514 <HAL_I2C_Mem_Read+0x224>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80033b8:	68fb      	ldr	r3, [r7, #12]
 80033ba:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80033bc:	b29b      	uxth	r3, r3
 80033be:	2bff      	cmp	r3, #255	; 0xff
 80033c0:	d90e      	bls.n	80033e0 <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = 1U;
 80033c2:	68fb      	ldr	r3, [r7, #12]
 80033c4:	2201      	movs	r2, #1
 80033c6:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 80033c8:	68fb      	ldr	r3, [r7, #12]
 80033ca:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80033cc:	b2da      	uxtb	r2, r3
 80033ce:	8979      	ldrh	r1, [r7, #10]
 80033d0:	4b52      	ldr	r3, [pc, #328]	; (800351c <HAL_I2C_Mem_Read+0x22c>)
 80033d2:	9300      	str	r3, [sp, #0]
 80033d4:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80033d8:	68f8      	ldr	r0, [r7, #12]
 80033da:	f000 fb33 	bl	8003a44 <I2C_TransferConfig>
 80033de:	e00f      	b.n	8003400 <HAL_I2C_Mem_Read+0x110>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 80033e0:	68fb      	ldr	r3, [r7, #12]
 80033e2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80033e4:	b29a      	uxth	r2, r3
 80033e6:	68fb      	ldr	r3, [r7, #12]
 80033e8:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80033ea:	68fb      	ldr	r3, [r7, #12]
 80033ec:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80033ee:	b2da      	uxtb	r2, r3
 80033f0:	8979      	ldrh	r1, [r7, #10]
 80033f2:	4b4a      	ldr	r3, [pc, #296]	; (800351c <HAL_I2C_Mem_Read+0x22c>)
 80033f4:	9300      	str	r3, [sp, #0]
 80033f6:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80033fa:	68f8      	ldr	r0, [r7, #12]
 80033fc:	f000 fb22 	bl	8003a44 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 8003400:	697b      	ldr	r3, [r7, #20]
 8003402:	9300      	str	r3, [sp, #0]
 8003404:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003406:	2200      	movs	r2, #0
 8003408:	2104      	movs	r1, #4
 800340a:	68f8      	ldr	r0, [r7, #12]
 800340c:	f000 f956 	bl	80036bc <I2C_WaitOnFlagUntilTimeout>
 8003410:	4603      	mov	r3, r0
 8003412:	2b00      	cmp	r3, #0
 8003414:	d001      	beq.n	800341a <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
 8003416:	2301      	movs	r3, #1
 8003418:	e07c      	b.n	8003514 <HAL_I2C_Mem_Read+0x224>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 800341a:	68fb      	ldr	r3, [r7, #12]
 800341c:	681b      	ldr	r3, [r3, #0]
 800341e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8003420:	68fb      	ldr	r3, [r7, #12]
 8003422:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003424:	b2d2      	uxtb	r2, r2
 8003426:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003428:	68fb      	ldr	r3, [r7, #12]
 800342a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800342c:	1c5a      	adds	r2, r3, #1
 800342e:	68fb      	ldr	r3, [r7, #12]
 8003430:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 8003432:	68fb      	ldr	r3, [r7, #12]
 8003434:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003436:	3b01      	subs	r3, #1
 8003438:	b29a      	uxth	r2, r3
 800343a:	68fb      	ldr	r3, [r7, #12]
 800343c:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 800343e:	68fb      	ldr	r3, [r7, #12]
 8003440:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003442:	b29b      	uxth	r3, r3
 8003444:	3b01      	subs	r3, #1
 8003446:	b29a      	uxth	r2, r3
 8003448:	68fb      	ldr	r3, [r7, #12]
 800344a:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 800344c:	68fb      	ldr	r3, [r7, #12]
 800344e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003450:	b29b      	uxth	r3, r3
 8003452:	2b00      	cmp	r3, #0
 8003454:	d034      	beq.n	80034c0 <HAL_I2C_Mem_Read+0x1d0>
 8003456:	68fb      	ldr	r3, [r7, #12]
 8003458:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800345a:	2b00      	cmp	r3, #0
 800345c:	d130      	bne.n	80034c0 <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 800345e:	697b      	ldr	r3, [r7, #20]
 8003460:	9300      	str	r3, [sp, #0]
 8003462:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003464:	2200      	movs	r2, #0
 8003466:	2180      	movs	r1, #128	; 0x80
 8003468:	68f8      	ldr	r0, [r7, #12]
 800346a:	f000 f927 	bl	80036bc <I2C_WaitOnFlagUntilTimeout>
 800346e:	4603      	mov	r3, r0
 8003470:	2b00      	cmp	r3, #0
 8003472:	d001      	beq.n	8003478 <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
 8003474:	2301      	movs	r3, #1
 8003476:	e04d      	b.n	8003514 <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003478:	68fb      	ldr	r3, [r7, #12]
 800347a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800347c:	b29b      	uxth	r3, r3
 800347e:	2bff      	cmp	r3, #255	; 0xff
 8003480:	d90e      	bls.n	80034a0 <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = 1U;
 8003482:	68fb      	ldr	r3, [r7, #12]
 8003484:	2201      	movs	r2, #1
 8003486:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 8003488:	68fb      	ldr	r3, [r7, #12]
 800348a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800348c:	b2da      	uxtb	r2, r3
 800348e:	8979      	ldrh	r1, [r7, #10]
 8003490:	2300      	movs	r3, #0
 8003492:	9300      	str	r3, [sp, #0]
 8003494:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8003498:	68f8      	ldr	r0, [r7, #12]
 800349a:	f000 fad3 	bl	8003a44 <I2C_TransferConfig>
 800349e:	e00f      	b.n	80034c0 <HAL_I2C_Mem_Read+0x1d0>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 80034a0:	68fb      	ldr	r3, [r7, #12]
 80034a2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80034a4:	b29a      	uxth	r2, r3
 80034a6:	68fb      	ldr	r3, [r7, #12]
 80034a8:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80034aa:	68fb      	ldr	r3, [r7, #12]
 80034ac:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80034ae:	b2da      	uxtb	r2, r3
 80034b0:	8979      	ldrh	r1, [r7, #10]
 80034b2:	2300      	movs	r3, #0
 80034b4:	9300      	str	r3, [sp, #0]
 80034b6:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80034ba:	68f8      	ldr	r0, [r7, #12]
 80034bc:	f000 fac2 	bl	8003a44 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);
 80034c0:	68fb      	ldr	r3, [r7, #12]
 80034c2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80034c4:	b29b      	uxth	r3, r3
 80034c6:	2b00      	cmp	r3, #0
 80034c8:	d19a      	bne.n	8003400 <HAL_I2C_Mem_Read+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80034ca:	697a      	ldr	r2, [r7, #20]
 80034cc:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80034ce:	68f8      	ldr	r0, [r7, #12]
 80034d0:	f000 f994 	bl	80037fc <I2C_WaitOnSTOPFlagUntilTimeout>
 80034d4:	4603      	mov	r3, r0
 80034d6:	2b00      	cmp	r3, #0
 80034d8:	d001      	beq.n	80034de <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
 80034da:	2301      	movs	r3, #1
 80034dc:	e01a      	b.n	8003514 <HAL_I2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80034de:	68fb      	ldr	r3, [r7, #12]
 80034e0:	681b      	ldr	r3, [r3, #0]
 80034e2:	2220      	movs	r2, #32
 80034e4:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80034e6:	68fb      	ldr	r3, [r7, #12]
 80034e8:	681b      	ldr	r3, [r3, #0]
 80034ea:	6859      	ldr	r1, [r3, #4]
 80034ec:	68fb      	ldr	r3, [r7, #12]
 80034ee:	681a      	ldr	r2, [r3, #0]
 80034f0:	4b0b      	ldr	r3, [pc, #44]	; (8003520 <HAL_I2C_Mem_Read+0x230>)
 80034f2:	400b      	ands	r3, r1
 80034f4:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 80034f6:	68fb      	ldr	r3, [r7, #12]
 80034f8:	2220      	movs	r2, #32
 80034fa:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 80034fe:	68fb      	ldr	r3, [r7, #12]
 8003500:	2200      	movs	r2, #0
 8003502:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003506:	68fb      	ldr	r3, [r7, #12]
 8003508:	2200      	movs	r2, #0
 800350a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 800350e:	2300      	movs	r3, #0
 8003510:	e000      	b.n	8003514 <HAL_I2C_Mem_Read+0x224>
  }
  else
  {
    return HAL_BUSY;
 8003512:	2302      	movs	r3, #2
  }
}
 8003514:	4618      	mov	r0, r3
 8003516:	3718      	adds	r7, #24
 8003518:	46bd      	mov	sp, r7
 800351a:	bd80      	pop	{r7, pc}
 800351c:	80002400 	.word	0x80002400
 8003520:	fe00e800 	.word	0xfe00e800

08003524 <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 8003524:	b580      	push	{r7, lr}
 8003526:	b086      	sub	sp, #24
 8003528:	af02      	add	r7, sp, #8
 800352a:	60f8      	str	r0, [r7, #12]
 800352c:	4608      	mov	r0, r1
 800352e:	4611      	mov	r1, r2
 8003530:	461a      	mov	r2, r3
 8003532:	4603      	mov	r3, r0
 8003534:	817b      	strh	r3, [r7, #10]
 8003536:	460b      	mov	r3, r1
 8003538:	813b      	strh	r3, [r7, #8]
 800353a:	4613      	mov	r3, r2
 800353c:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 800353e:	88fb      	ldrh	r3, [r7, #6]
 8003540:	b2da      	uxtb	r2, r3
 8003542:	8979      	ldrh	r1, [r7, #10]
 8003544:	4b20      	ldr	r3, [pc, #128]	; (80035c8 <I2C_RequestMemoryWrite+0xa4>)
 8003546:	9300      	str	r3, [sp, #0]
 8003548:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800354c:	68f8      	ldr	r0, [r7, #12]
 800354e:	f000 fa79 	bl	8003a44 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003552:	69fa      	ldr	r2, [r7, #28]
 8003554:	69b9      	ldr	r1, [r7, #24]
 8003556:	68f8      	ldr	r0, [r7, #12]
 8003558:	f000 f909 	bl	800376e <I2C_WaitOnTXISFlagUntilTimeout>
 800355c:	4603      	mov	r3, r0
 800355e:	2b00      	cmp	r3, #0
 8003560:	d001      	beq.n	8003566 <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 8003562:	2301      	movs	r3, #1
 8003564:	e02c      	b.n	80035c0 <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8003566:	88fb      	ldrh	r3, [r7, #6]
 8003568:	2b01      	cmp	r3, #1
 800356a:	d105      	bne.n	8003578 <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800356c:	893b      	ldrh	r3, [r7, #8]
 800356e:	b2da      	uxtb	r2, r3
 8003570:	68fb      	ldr	r3, [r7, #12]
 8003572:	681b      	ldr	r3, [r3, #0]
 8003574:	629a      	str	r2, [r3, #40]	; 0x28
 8003576:	e015      	b.n	80035a4 <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8003578:	893b      	ldrh	r3, [r7, #8]
 800357a:	0a1b      	lsrs	r3, r3, #8
 800357c:	b29b      	uxth	r3, r3
 800357e:	b2da      	uxtb	r2, r3
 8003580:	68fb      	ldr	r3, [r7, #12]
 8003582:	681b      	ldr	r3, [r3, #0]
 8003584:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003586:	69fa      	ldr	r2, [r7, #28]
 8003588:	69b9      	ldr	r1, [r7, #24]
 800358a:	68f8      	ldr	r0, [r7, #12]
 800358c:	f000 f8ef 	bl	800376e <I2C_WaitOnTXISFlagUntilTimeout>
 8003590:	4603      	mov	r3, r0
 8003592:	2b00      	cmp	r3, #0
 8003594:	d001      	beq.n	800359a <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 8003596:	2301      	movs	r3, #1
 8003598:	e012      	b.n	80035c0 <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800359a:	893b      	ldrh	r3, [r7, #8]
 800359c:	b2da      	uxtb	r2, r3
 800359e:	68fb      	ldr	r3, [r7, #12]
 80035a0:	681b      	ldr	r3, [r3, #0]
 80035a2:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 80035a4:	69fb      	ldr	r3, [r7, #28]
 80035a6:	9300      	str	r3, [sp, #0]
 80035a8:	69bb      	ldr	r3, [r7, #24]
 80035aa:	2200      	movs	r2, #0
 80035ac:	2180      	movs	r1, #128	; 0x80
 80035ae:	68f8      	ldr	r0, [r7, #12]
 80035b0:	f000 f884 	bl	80036bc <I2C_WaitOnFlagUntilTimeout>
 80035b4:	4603      	mov	r3, r0
 80035b6:	2b00      	cmp	r3, #0
 80035b8:	d001      	beq.n	80035be <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 80035ba:	2301      	movs	r3, #1
 80035bc:	e000      	b.n	80035c0 <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 80035be:	2300      	movs	r3, #0
}
 80035c0:	4618      	mov	r0, r3
 80035c2:	3710      	adds	r7, #16
 80035c4:	46bd      	mov	sp, r7
 80035c6:	bd80      	pop	{r7, pc}
 80035c8:	80002000 	.word	0x80002000

080035cc <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 80035cc:	b580      	push	{r7, lr}
 80035ce:	b086      	sub	sp, #24
 80035d0:	af02      	add	r7, sp, #8
 80035d2:	60f8      	str	r0, [r7, #12]
 80035d4:	4608      	mov	r0, r1
 80035d6:	4611      	mov	r1, r2
 80035d8:	461a      	mov	r2, r3
 80035da:	4603      	mov	r3, r0
 80035dc:	817b      	strh	r3, [r7, #10]
 80035de:	460b      	mov	r3, r1
 80035e0:	813b      	strh	r3, [r7, #8]
 80035e2:	4613      	mov	r3, r2
 80035e4:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 80035e6:	88fb      	ldrh	r3, [r7, #6]
 80035e8:	b2da      	uxtb	r2, r3
 80035ea:	8979      	ldrh	r1, [r7, #10]
 80035ec:	4b20      	ldr	r3, [pc, #128]	; (8003670 <I2C_RequestMemoryRead+0xa4>)
 80035ee:	9300      	str	r3, [sp, #0]
 80035f0:	2300      	movs	r3, #0
 80035f2:	68f8      	ldr	r0, [r7, #12]
 80035f4:	f000 fa26 	bl	8003a44 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80035f8:	69fa      	ldr	r2, [r7, #28]
 80035fa:	69b9      	ldr	r1, [r7, #24]
 80035fc:	68f8      	ldr	r0, [r7, #12]
 80035fe:	f000 f8b6 	bl	800376e <I2C_WaitOnTXISFlagUntilTimeout>
 8003602:	4603      	mov	r3, r0
 8003604:	2b00      	cmp	r3, #0
 8003606:	d001      	beq.n	800360c <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 8003608:	2301      	movs	r3, #1
 800360a:	e02c      	b.n	8003666 <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800360c:	88fb      	ldrh	r3, [r7, #6]
 800360e:	2b01      	cmp	r3, #1
 8003610:	d105      	bne.n	800361e <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8003612:	893b      	ldrh	r3, [r7, #8]
 8003614:	b2da      	uxtb	r2, r3
 8003616:	68fb      	ldr	r3, [r7, #12]
 8003618:	681b      	ldr	r3, [r3, #0]
 800361a:	629a      	str	r2, [r3, #40]	; 0x28
 800361c:	e015      	b.n	800364a <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 800361e:	893b      	ldrh	r3, [r7, #8]
 8003620:	0a1b      	lsrs	r3, r3, #8
 8003622:	b29b      	uxth	r3, r3
 8003624:	b2da      	uxtb	r2, r3
 8003626:	68fb      	ldr	r3, [r7, #12]
 8003628:	681b      	ldr	r3, [r3, #0]
 800362a:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800362c:	69fa      	ldr	r2, [r7, #28]
 800362e:	69b9      	ldr	r1, [r7, #24]
 8003630:	68f8      	ldr	r0, [r7, #12]
 8003632:	f000 f89c 	bl	800376e <I2C_WaitOnTXISFlagUntilTimeout>
 8003636:	4603      	mov	r3, r0
 8003638:	2b00      	cmp	r3, #0
 800363a:	d001      	beq.n	8003640 <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 800363c:	2301      	movs	r3, #1
 800363e:	e012      	b.n	8003666 <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8003640:	893b      	ldrh	r3, [r7, #8]
 8003642:	b2da      	uxtb	r2, r3
 8003644:	68fb      	ldr	r3, [r7, #12]
 8003646:	681b      	ldr	r3, [r3, #0]
 8003648:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 800364a:	69fb      	ldr	r3, [r7, #28]
 800364c:	9300      	str	r3, [sp, #0]
 800364e:	69bb      	ldr	r3, [r7, #24]
 8003650:	2200      	movs	r2, #0
 8003652:	2140      	movs	r1, #64	; 0x40
 8003654:	68f8      	ldr	r0, [r7, #12]
 8003656:	f000 f831 	bl	80036bc <I2C_WaitOnFlagUntilTimeout>
 800365a:	4603      	mov	r3, r0
 800365c:	2b00      	cmp	r3, #0
 800365e:	d001      	beq.n	8003664 <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 8003660:	2301      	movs	r3, #1
 8003662:	e000      	b.n	8003666 <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 8003664:	2300      	movs	r3, #0
}
 8003666:	4618      	mov	r0, r3
 8003668:	3710      	adds	r7, #16
 800366a:	46bd      	mov	sp, r7
 800366c:	bd80      	pop	{r7, pc}
 800366e:	bf00      	nop
 8003670:	80002000 	.word	0x80002000

08003674 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8003674:	b480      	push	{r7}
 8003676:	b083      	sub	sp, #12
 8003678:	af00      	add	r7, sp, #0
 800367a:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 800367c:	687b      	ldr	r3, [r7, #4]
 800367e:	681b      	ldr	r3, [r3, #0]
 8003680:	699b      	ldr	r3, [r3, #24]
 8003682:	f003 0302 	and.w	r3, r3, #2
 8003686:	2b02      	cmp	r3, #2
 8003688:	d103      	bne.n	8003692 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 800368a:	687b      	ldr	r3, [r7, #4]
 800368c:	681b      	ldr	r3, [r3, #0]
 800368e:	2200      	movs	r2, #0
 8003690:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003692:	687b      	ldr	r3, [r7, #4]
 8003694:	681b      	ldr	r3, [r3, #0]
 8003696:	699b      	ldr	r3, [r3, #24]
 8003698:	f003 0301 	and.w	r3, r3, #1
 800369c:	2b01      	cmp	r3, #1
 800369e:	d007      	beq.n	80036b0 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 80036a0:	687b      	ldr	r3, [r7, #4]
 80036a2:	681b      	ldr	r3, [r3, #0]
 80036a4:	699a      	ldr	r2, [r3, #24]
 80036a6:	687b      	ldr	r3, [r7, #4]
 80036a8:	681b      	ldr	r3, [r3, #0]
 80036aa:	f042 0201 	orr.w	r2, r2, #1
 80036ae:	619a      	str	r2, [r3, #24]
  }
}
 80036b0:	bf00      	nop
 80036b2:	370c      	adds	r7, #12
 80036b4:	46bd      	mov	sp, r7
 80036b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036ba:	4770      	bx	lr

080036bc <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 80036bc:	b580      	push	{r7, lr}
 80036be:	b084      	sub	sp, #16
 80036c0:	af00      	add	r7, sp, #0
 80036c2:	60f8      	str	r0, [r7, #12]
 80036c4:	60b9      	str	r1, [r7, #8]
 80036c6:	603b      	str	r3, [r7, #0]
 80036c8:	4613      	mov	r3, r2
 80036ca:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80036cc:	e03b      	b.n	8003746 <I2C_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80036ce:	69ba      	ldr	r2, [r7, #24]
 80036d0:	6839      	ldr	r1, [r7, #0]
 80036d2:	68f8      	ldr	r0, [r7, #12]
 80036d4:	f000 f8d6 	bl	8003884 <I2C_IsErrorOccurred>
 80036d8:	4603      	mov	r3, r0
 80036da:	2b00      	cmp	r3, #0
 80036dc:	d001      	beq.n	80036e2 <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 80036de:	2301      	movs	r3, #1
 80036e0:	e041      	b.n	8003766 <I2C_WaitOnFlagUntilTimeout+0xaa>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80036e2:	683b      	ldr	r3, [r7, #0]
 80036e4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80036e8:	d02d      	beq.n	8003746 <I2C_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80036ea:	f7fe fefb 	bl	80024e4 <HAL_GetTick>
 80036ee:	4602      	mov	r2, r0
 80036f0:	69bb      	ldr	r3, [r7, #24]
 80036f2:	1ad3      	subs	r3, r2, r3
 80036f4:	683a      	ldr	r2, [r7, #0]
 80036f6:	429a      	cmp	r2, r3
 80036f8:	d302      	bcc.n	8003700 <I2C_WaitOnFlagUntilTimeout+0x44>
 80036fa:	683b      	ldr	r3, [r7, #0]
 80036fc:	2b00      	cmp	r3, #0
 80036fe:	d122      	bne.n	8003746 <I2C_WaitOnFlagUntilTimeout+0x8a>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8003700:	68fb      	ldr	r3, [r7, #12]
 8003702:	681b      	ldr	r3, [r3, #0]
 8003704:	699a      	ldr	r2, [r3, #24]
 8003706:	68bb      	ldr	r3, [r7, #8]
 8003708:	4013      	ands	r3, r2
 800370a:	68ba      	ldr	r2, [r7, #8]
 800370c:	429a      	cmp	r2, r3
 800370e:	bf0c      	ite	eq
 8003710:	2301      	moveq	r3, #1
 8003712:	2300      	movne	r3, #0
 8003714:	b2db      	uxtb	r3, r3
 8003716:	461a      	mov	r2, r3
 8003718:	79fb      	ldrb	r3, [r7, #7]
 800371a:	429a      	cmp	r2, r3
 800371c:	d113      	bne.n	8003746 <I2C_WaitOnFlagUntilTimeout+0x8a>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800371e:	68fb      	ldr	r3, [r7, #12]
 8003720:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003722:	f043 0220 	orr.w	r2, r3, #32
 8003726:	68fb      	ldr	r3, [r7, #12]
 8003728:	645a      	str	r2, [r3, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 800372a:	68fb      	ldr	r3, [r7, #12]
 800372c:	2220      	movs	r2, #32
 800372e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8003732:	68fb      	ldr	r3, [r7, #12]
 8003734:	2200      	movs	r2, #0
 8003736:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800373a:	68fb      	ldr	r3, [r7, #12]
 800373c:	2200      	movs	r2, #0
 800373e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
          return HAL_ERROR;
 8003742:	2301      	movs	r3, #1
 8003744:	e00f      	b.n	8003766 <I2C_WaitOnFlagUntilTimeout+0xaa>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003746:	68fb      	ldr	r3, [r7, #12]
 8003748:	681b      	ldr	r3, [r3, #0]
 800374a:	699a      	ldr	r2, [r3, #24]
 800374c:	68bb      	ldr	r3, [r7, #8]
 800374e:	4013      	ands	r3, r2
 8003750:	68ba      	ldr	r2, [r7, #8]
 8003752:	429a      	cmp	r2, r3
 8003754:	bf0c      	ite	eq
 8003756:	2301      	moveq	r3, #1
 8003758:	2300      	movne	r3, #0
 800375a:	b2db      	uxtb	r3, r3
 800375c:	461a      	mov	r2, r3
 800375e:	79fb      	ldrb	r3, [r7, #7]
 8003760:	429a      	cmp	r2, r3
 8003762:	d0b4      	beq.n	80036ce <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003764:	2300      	movs	r3, #0
}
 8003766:	4618      	mov	r0, r3
 8003768:	3710      	adds	r7, #16
 800376a:	46bd      	mov	sp, r7
 800376c:	bd80      	pop	{r7, pc}

0800376e <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 800376e:	b580      	push	{r7, lr}
 8003770:	b084      	sub	sp, #16
 8003772:	af00      	add	r7, sp, #0
 8003774:	60f8      	str	r0, [r7, #12]
 8003776:	60b9      	str	r1, [r7, #8]
 8003778:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 800377a:	e033      	b.n	80037e4 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800377c:	687a      	ldr	r2, [r7, #4]
 800377e:	68b9      	ldr	r1, [r7, #8]
 8003780:	68f8      	ldr	r0, [r7, #12]
 8003782:	f000 f87f 	bl	8003884 <I2C_IsErrorOccurred>
 8003786:	4603      	mov	r3, r0
 8003788:	2b00      	cmp	r3, #0
 800378a:	d001      	beq.n	8003790 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800378c:	2301      	movs	r3, #1
 800378e:	e031      	b.n	80037f4 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003790:	68bb      	ldr	r3, [r7, #8]
 8003792:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003796:	d025      	beq.n	80037e4 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003798:	f7fe fea4 	bl	80024e4 <HAL_GetTick>
 800379c:	4602      	mov	r2, r0
 800379e:	687b      	ldr	r3, [r7, #4]
 80037a0:	1ad3      	subs	r3, r2, r3
 80037a2:	68ba      	ldr	r2, [r7, #8]
 80037a4:	429a      	cmp	r2, r3
 80037a6:	d302      	bcc.n	80037ae <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 80037a8:	68bb      	ldr	r3, [r7, #8]
 80037aa:	2b00      	cmp	r3, #0
 80037ac:	d11a      	bne.n	80037e4 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 80037ae:	68fb      	ldr	r3, [r7, #12]
 80037b0:	681b      	ldr	r3, [r3, #0]
 80037b2:	699b      	ldr	r3, [r3, #24]
 80037b4:	f003 0302 	and.w	r3, r3, #2
 80037b8:	2b02      	cmp	r3, #2
 80037ba:	d013      	beq.n	80037e4 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80037bc:	68fb      	ldr	r3, [r7, #12]
 80037be:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80037c0:	f043 0220 	orr.w	r2, r3, #32
 80037c4:	68fb      	ldr	r3, [r7, #12]
 80037c6:	645a      	str	r2, [r3, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 80037c8:	68fb      	ldr	r3, [r7, #12]
 80037ca:	2220      	movs	r2, #32
 80037cc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80037d0:	68fb      	ldr	r3, [r7, #12]
 80037d2:	2200      	movs	r2, #0
 80037d4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80037d8:	68fb      	ldr	r3, [r7, #12]
 80037da:	2200      	movs	r2, #0
 80037dc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

          return HAL_ERROR;
 80037e0:	2301      	movs	r3, #1
 80037e2:	e007      	b.n	80037f4 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 80037e4:	68fb      	ldr	r3, [r7, #12]
 80037e6:	681b      	ldr	r3, [r3, #0]
 80037e8:	699b      	ldr	r3, [r3, #24]
 80037ea:	f003 0302 	and.w	r3, r3, #2
 80037ee:	2b02      	cmp	r3, #2
 80037f0:	d1c4      	bne.n	800377c <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 80037f2:	2300      	movs	r3, #0
}
 80037f4:	4618      	mov	r0, r3
 80037f6:	3710      	adds	r7, #16
 80037f8:	46bd      	mov	sp, r7
 80037fa:	bd80      	pop	{r7, pc}

080037fc <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 80037fc:	b580      	push	{r7, lr}
 80037fe:	b084      	sub	sp, #16
 8003800:	af00      	add	r7, sp, #0
 8003802:	60f8      	str	r0, [r7, #12]
 8003804:	60b9      	str	r1, [r7, #8]
 8003806:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8003808:	e02f      	b.n	800386a <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800380a:	687a      	ldr	r2, [r7, #4]
 800380c:	68b9      	ldr	r1, [r7, #8]
 800380e:	68f8      	ldr	r0, [r7, #12]
 8003810:	f000 f838 	bl	8003884 <I2C_IsErrorOccurred>
 8003814:	4603      	mov	r3, r0
 8003816:	2b00      	cmp	r3, #0
 8003818:	d001      	beq.n	800381e <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800381a:	2301      	movs	r3, #1
 800381c:	e02d      	b.n	800387a <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800381e:	f7fe fe61 	bl	80024e4 <HAL_GetTick>
 8003822:	4602      	mov	r2, r0
 8003824:	687b      	ldr	r3, [r7, #4]
 8003826:	1ad3      	subs	r3, r2, r3
 8003828:	68ba      	ldr	r2, [r7, #8]
 800382a:	429a      	cmp	r2, r3
 800382c:	d302      	bcc.n	8003834 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 800382e:	68bb      	ldr	r3, [r7, #8]
 8003830:	2b00      	cmp	r3, #0
 8003832:	d11a      	bne.n	800386a <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 8003834:	68fb      	ldr	r3, [r7, #12]
 8003836:	681b      	ldr	r3, [r3, #0]
 8003838:	699b      	ldr	r3, [r3, #24]
 800383a:	f003 0320 	and.w	r3, r3, #32
 800383e:	2b20      	cmp	r3, #32
 8003840:	d013      	beq.n	800386a <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003842:	68fb      	ldr	r3, [r7, #12]
 8003844:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003846:	f043 0220 	orr.w	r2, r3, #32
 800384a:	68fb      	ldr	r3, [r7, #12]
 800384c:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 800384e:	68fb      	ldr	r3, [r7, #12]
 8003850:	2220      	movs	r2, #32
 8003852:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8003856:	68fb      	ldr	r3, [r7, #12]
 8003858:	2200      	movs	r2, #0
 800385a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800385e:	68fb      	ldr	r3, [r7, #12]
 8003860:	2200      	movs	r2, #0
 8003862:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 8003866:	2301      	movs	r3, #1
 8003868:	e007      	b.n	800387a <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800386a:	68fb      	ldr	r3, [r7, #12]
 800386c:	681b      	ldr	r3, [r3, #0]
 800386e:	699b      	ldr	r3, [r3, #24]
 8003870:	f003 0320 	and.w	r3, r3, #32
 8003874:	2b20      	cmp	r3, #32
 8003876:	d1c8      	bne.n	800380a <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8003878:	2300      	movs	r3, #0
}
 800387a:	4618      	mov	r0, r3
 800387c:	3710      	adds	r7, #16
 800387e:	46bd      	mov	sp, r7
 8003880:	bd80      	pop	{r7, pc}
	...

08003884 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003884:	b580      	push	{r7, lr}
 8003886:	b08a      	sub	sp, #40	; 0x28
 8003888:	af00      	add	r7, sp, #0
 800388a:	60f8      	str	r0, [r7, #12]
 800388c:	60b9      	str	r1, [r7, #8]
 800388e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003890:	2300      	movs	r3, #0
 8003892:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 8003896:	68fb      	ldr	r3, [r7, #12]
 8003898:	681b      	ldr	r3, [r3, #0]
 800389a:	699b      	ldr	r3, [r3, #24]
 800389c:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 800389e:	2300      	movs	r3, #0
 80038a0:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 80038a2:	687b      	ldr	r3, [r7, #4]
 80038a4:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 80038a6:	69bb      	ldr	r3, [r7, #24]
 80038a8:	f003 0310 	and.w	r3, r3, #16
 80038ac:	2b00      	cmp	r3, #0
 80038ae:	d068      	beq.n	8003982 <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80038b0:	68fb      	ldr	r3, [r7, #12]
 80038b2:	681b      	ldr	r3, [r3, #0]
 80038b4:	2210      	movs	r2, #16
 80038b6:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 80038b8:	e049      	b.n	800394e <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 80038ba:	68bb      	ldr	r3, [r7, #8]
 80038bc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80038c0:	d045      	beq.n	800394e <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 80038c2:	f7fe fe0f 	bl	80024e4 <HAL_GetTick>
 80038c6:	4602      	mov	r2, r0
 80038c8:	69fb      	ldr	r3, [r7, #28]
 80038ca:	1ad3      	subs	r3, r2, r3
 80038cc:	68ba      	ldr	r2, [r7, #8]
 80038ce:	429a      	cmp	r2, r3
 80038d0:	d302      	bcc.n	80038d8 <I2C_IsErrorOccurred+0x54>
 80038d2:	68bb      	ldr	r3, [r7, #8]
 80038d4:	2b00      	cmp	r3, #0
 80038d6:	d13a      	bne.n	800394e <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 80038d8:	68fb      	ldr	r3, [r7, #12]
 80038da:	681b      	ldr	r3, [r3, #0]
 80038dc:	685b      	ldr	r3, [r3, #4]
 80038de:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80038e2:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 80038e4:	68fb      	ldr	r3, [r7, #12]
 80038e6:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 80038ea:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 80038ec:	68fb      	ldr	r3, [r7, #12]
 80038ee:	681b      	ldr	r3, [r3, #0]
 80038f0:	699b      	ldr	r3, [r3, #24]
 80038f2:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80038f6:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80038fa:	d121      	bne.n	8003940 <I2C_IsErrorOccurred+0xbc>
 80038fc:	697b      	ldr	r3, [r7, #20]
 80038fe:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8003902:	d01d      	beq.n	8003940 <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 8003904:	7cfb      	ldrb	r3, [r7, #19]
 8003906:	2b20      	cmp	r3, #32
 8003908:	d01a      	beq.n	8003940 <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 800390a:	68fb      	ldr	r3, [r7, #12]
 800390c:	681b      	ldr	r3, [r3, #0]
 800390e:	685a      	ldr	r2, [r3, #4]
 8003910:	68fb      	ldr	r3, [r7, #12]
 8003912:	681b      	ldr	r3, [r3, #0]
 8003914:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8003918:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 800391a:	f7fe fde3 	bl	80024e4 <HAL_GetTick>
 800391e:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8003920:	e00e      	b.n	8003940 <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 8003922:	f7fe fddf 	bl	80024e4 <HAL_GetTick>
 8003926:	4602      	mov	r2, r0
 8003928:	69fb      	ldr	r3, [r7, #28]
 800392a:	1ad3      	subs	r3, r2, r3
 800392c:	2b19      	cmp	r3, #25
 800392e:	d907      	bls.n	8003940 <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 8003930:	6a3b      	ldr	r3, [r7, #32]
 8003932:	f043 0320 	orr.w	r3, r3, #32
 8003936:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 8003938:	2301      	movs	r3, #1
 800393a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

              break;
 800393e:	e006      	b.n	800394e <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8003940:	68fb      	ldr	r3, [r7, #12]
 8003942:	681b      	ldr	r3, [r3, #0]
 8003944:	699b      	ldr	r3, [r3, #24]
 8003946:	f003 0320 	and.w	r3, r3, #32
 800394a:	2b20      	cmp	r3, #32
 800394c:	d1e9      	bne.n	8003922 <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 800394e:	68fb      	ldr	r3, [r7, #12]
 8003950:	681b      	ldr	r3, [r3, #0]
 8003952:	699b      	ldr	r3, [r3, #24]
 8003954:	f003 0320 	and.w	r3, r3, #32
 8003958:	2b20      	cmp	r3, #32
 800395a:	d003      	beq.n	8003964 <I2C_IsErrorOccurred+0xe0>
 800395c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8003960:	2b00      	cmp	r3, #0
 8003962:	d0aa      	beq.n	80038ba <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8003964:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8003968:	2b00      	cmp	r3, #0
 800396a:	d103      	bne.n	8003974 <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800396c:	68fb      	ldr	r3, [r7, #12]
 800396e:	681b      	ldr	r3, [r3, #0]
 8003970:	2220      	movs	r2, #32
 8003972:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 8003974:	6a3b      	ldr	r3, [r7, #32]
 8003976:	f043 0304 	orr.w	r3, r3, #4
 800397a:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 800397c:	2301      	movs	r3, #1
 800397e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 8003982:	68fb      	ldr	r3, [r7, #12]
 8003984:	681b      	ldr	r3, [r3, #0]
 8003986:	699b      	ldr	r3, [r3, #24]
 8003988:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 800398a:	69bb      	ldr	r3, [r7, #24]
 800398c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003990:	2b00      	cmp	r3, #0
 8003992:	d00b      	beq.n	80039ac <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8003994:	6a3b      	ldr	r3, [r7, #32]
 8003996:	f043 0301 	orr.w	r3, r3, #1
 800399a:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 800399c:	68fb      	ldr	r3, [r7, #12]
 800399e:	681b      	ldr	r3, [r3, #0]
 80039a0:	f44f 7280 	mov.w	r2, #256	; 0x100
 80039a4:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80039a6:	2301      	movs	r3, #1
 80039a8:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 80039ac:	69bb      	ldr	r3, [r7, #24]
 80039ae:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80039b2:	2b00      	cmp	r3, #0
 80039b4:	d00b      	beq.n	80039ce <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 80039b6:	6a3b      	ldr	r3, [r7, #32]
 80039b8:	f043 0308 	orr.w	r3, r3, #8
 80039bc:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 80039be:	68fb      	ldr	r3, [r7, #12]
 80039c0:	681b      	ldr	r3, [r3, #0]
 80039c2:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80039c6:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80039c8:	2301      	movs	r3, #1
 80039ca:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 80039ce:	69bb      	ldr	r3, [r7, #24]
 80039d0:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80039d4:	2b00      	cmp	r3, #0
 80039d6:	d00b      	beq.n	80039f0 <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 80039d8:	6a3b      	ldr	r3, [r7, #32]
 80039da:	f043 0302 	orr.w	r3, r3, #2
 80039de:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 80039e0:	68fb      	ldr	r3, [r7, #12]
 80039e2:	681b      	ldr	r3, [r3, #0]
 80039e4:	f44f 7200 	mov.w	r2, #512	; 0x200
 80039e8:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80039ea:	2301      	movs	r3, #1
 80039ec:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  if (status != HAL_OK)
 80039f0:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80039f4:	2b00      	cmp	r3, #0
 80039f6:	d01c      	beq.n	8003a32 <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 80039f8:	68f8      	ldr	r0, [r7, #12]
 80039fa:	f7ff fe3b 	bl	8003674 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80039fe:	68fb      	ldr	r3, [r7, #12]
 8003a00:	681b      	ldr	r3, [r3, #0]
 8003a02:	6859      	ldr	r1, [r3, #4]
 8003a04:	68fb      	ldr	r3, [r7, #12]
 8003a06:	681a      	ldr	r2, [r3, #0]
 8003a08:	4b0d      	ldr	r3, [pc, #52]	; (8003a40 <I2C_IsErrorOccurred+0x1bc>)
 8003a0a:	400b      	ands	r3, r1
 8003a0c:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 8003a0e:	68fb      	ldr	r3, [r7, #12]
 8003a10:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8003a12:	6a3b      	ldr	r3, [r7, #32]
 8003a14:	431a      	orrs	r2, r3
 8003a16:	68fb      	ldr	r3, [r7, #12]
 8003a18:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8003a1a:	68fb      	ldr	r3, [r7, #12]
 8003a1c:	2220      	movs	r2, #32
 8003a1e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003a22:	68fb      	ldr	r3, [r7, #12]
 8003a24:	2200      	movs	r2, #0
 8003a26:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003a2a:	68fb      	ldr	r3, [r7, #12]
 8003a2c:	2200      	movs	r2, #0
 8003a2e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  }

  return status;
 8003a32:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 8003a36:	4618      	mov	r0, r3
 8003a38:	3728      	adds	r7, #40	; 0x28
 8003a3a:	46bd      	mov	sp, r7
 8003a3c:	bd80      	pop	{r7, pc}
 8003a3e:	bf00      	nop
 8003a40:	fe00e800 	.word	0xfe00e800

08003a44 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8003a44:	b480      	push	{r7}
 8003a46:	b087      	sub	sp, #28
 8003a48:	af00      	add	r7, sp, #0
 8003a4a:	60f8      	str	r0, [r7, #12]
 8003a4c:	607b      	str	r3, [r7, #4]
 8003a4e:	460b      	mov	r3, r1
 8003a50:	817b      	strh	r3, [r7, #10]
 8003a52:	4613      	mov	r3, r2
 8003a54:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8003a56:	897b      	ldrh	r3, [r7, #10]
 8003a58:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8003a5c:	7a7b      	ldrb	r3, [r7, #9]
 8003a5e:	041b      	lsls	r3, r3, #16
 8003a60:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8003a64:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8003a66:	687b      	ldr	r3, [r7, #4]
 8003a68:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8003a6a:	6a3b      	ldr	r3, [r7, #32]
 8003a6c:	4313      	orrs	r3, r2
 8003a6e:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8003a72:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8003a74:	68fb      	ldr	r3, [r7, #12]
 8003a76:	681b      	ldr	r3, [r3, #0]
 8003a78:	685a      	ldr	r2, [r3, #4]
 8003a7a:	6a3b      	ldr	r3, [r7, #32]
 8003a7c:	0d5b      	lsrs	r3, r3, #21
 8003a7e:	f403 6180 	and.w	r1, r3, #1024	; 0x400
 8003a82:	4b08      	ldr	r3, [pc, #32]	; (8003aa4 <I2C_TransferConfig+0x60>)
 8003a84:	430b      	orrs	r3, r1
 8003a86:	43db      	mvns	r3, r3
 8003a88:	ea02 0103 	and.w	r1, r2, r3
 8003a8c:	68fb      	ldr	r3, [r7, #12]
 8003a8e:	681b      	ldr	r3, [r3, #0]
 8003a90:	697a      	ldr	r2, [r7, #20]
 8003a92:	430a      	orrs	r2, r1
 8003a94:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8003a96:	bf00      	nop
 8003a98:	371c      	adds	r7, #28
 8003a9a:	46bd      	mov	sp, r7
 8003a9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003aa0:	4770      	bx	lr
 8003aa2:	bf00      	nop
 8003aa4:	03ff63ff 	.word	0x03ff63ff

08003aa8 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8003aa8:	b480      	push	{r7}
 8003aaa:	b083      	sub	sp, #12
 8003aac:	af00      	add	r7, sp, #0
 8003aae:	6078      	str	r0, [r7, #4]
 8003ab0:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003ab2:	687b      	ldr	r3, [r7, #4]
 8003ab4:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003ab8:	b2db      	uxtb	r3, r3
 8003aba:	2b20      	cmp	r3, #32
 8003abc:	d138      	bne.n	8003b30 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003abe:	687b      	ldr	r3, [r7, #4]
 8003ac0:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8003ac4:	2b01      	cmp	r3, #1
 8003ac6:	d101      	bne.n	8003acc <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8003ac8:	2302      	movs	r3, #2
 8003aca:	e032      	b.n	8003b32 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8003acc:	687b      	ldr	r3, [r7, #4]
 8003ace:	2201      	movs	r2, #1
 8003ad0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8003ad4:	687b      	ldr	r3, [r7, #4]
 8003ad6:	2224      	movs	r2, #36	; 0x24
 8003ad8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8003adc:	687b      	ldr	r3, [r7, #4]
 8003ade:	681b      	ldr	r3, [r3, #0]
 8003ae0:	681a      	ldr	r2, [r3, #0]
 8003ae2:	687b      	ldr	r3, [r7, #4]
 8003ae4:	681b      	ldr	r3, [r3, #0]
 8003ae6:	f022 0201 	bic.w	r2, r2, #1
 8003aea:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8003aec:	687b      	ldr	r3, [r7, #4]
 8003aee:	681b      	ldr	r3, [r3, #0]
 8003af0:	681a      	ldr	r2, [r3, #0]
 8003af2:	687b      	ldr	r3, [r7, #4]
 8003af4:	681b      	ldr	r3, [r3, #0]
 8003af6:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8003afa:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8003afc:	687b      	ldr	r3, [r7, #4]
 8003afe:	681b      	ldr	r3, [r3, #0]
 8003b00:	6819      	ldr	r1, [r3, #0]
 8003b02:	687b      	ldr	r3, [r7, #4]
 8003b04:	681b      	ldr	r3, [r3, #0]
 8003b06:	683a      	ldr	r2, [r7, #0]
 8003b08:	430a      	orrs	r2, r1
 8003b0a:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8003b0c:	687b      	ldr	r3, [r7, #4]
 8003b0e:	681b      	ldr	r3, [r3, #0]
 8003b10:	681a      	ldr	r2, [r3, #0]
 8003b12:	687b      	ldr	r3, [r7, #4]
 8003b14:	681b      	ldr	r3, [r3, #0]
 8003b16:	f042 0201 	orr.w	r2, r2, #1
 8003b1a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003b1c:	687b      	ldr	r3, [r7, #4]
 8003b1e:	2220      	movs	r2, #32
 8003b20:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003b24:	687b      	ldr	r3, [r7, #4]
 8003b26:	2200      	movs	r2, #0
 8003b28:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8003b2c:	2300      	movs	r3, #0
 8003b2e:	e000      	b.n	8003b32 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8003b30:	2302      	movs	r3, #2
  }
}
 8003b32:	4618      	mov	r0, r3
 8003b34:	370c      	adds	r7, #12
 8003b36:	46bd      	mov	sp, r7
 8003b38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b3c:	4770      	bx	lr

08003b3e <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8003b3e:	b480      	push	{r7}
 8003b40:	b085      	sub	sp, #20
 8003b42:	af00      	add	r7, sp, #0
 8003b44:	6078      	str	r0, [r7, #4]
 8003b46:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003b48:	687b      	ldr	r3, [r7, #4]
 8003b4a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003b4e:	b2db      	uxtb	r3, r3
 8003b50:	2b20      	cmp	r3, #32
 8003b52:	d139      	bne.n	8003bc8 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003b54:	687b      	ldr	r3, [r7, #4]
 8003b56:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8003b5a:	2b01      	cmp	r3, #1
 8003b5c:	d101      	bne.n	8003b62 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8003b5e:	2302      	movs	r3, #2
 8003b60:	e033      	b.n	8003bca <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8003b62:	687b      	ldr	r3, [r7, #4]
 8003b64:	2201      	movs	r2, #1
 8003b66:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8003b6a:	687b      	ldr	r3, [r7, #4]
 8003b6c:	2224      	movs	r2, #36	; 0x24
 8003b6e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8003b72:	687b      	ldr	r3, [r7, #4]
 8003b74:	681b      	ldr	r3, [r3, #0]
 8003b76:	681a      	ldr	r2, [r3, #0]
 8003b78:	687b      	ldr	r3, [r7, #4]
 8003b7a:	681b      	ldr	r3, [r3, #0]
 8003b7c:	f022 0201 	bic.w	r2, r2, #1
 8003b80:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8003b82:	687b      	ldr	r3, [r7, #4]
 8003b84:	681b      	ldr	r3, [r3, #0]
 8003b86:	681b      	ldr	r3, [r3, #0]
 8003b88:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8003b8a:	68fb      	ldr	r3, [r7, #12]
 8003b8c:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8003b90:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8003b92:	683b      	ldr	r3, [r7, #0]
 8003b94:	021b      	lsls	r3, r3, #8
 8003b96:	68fa      	ldr	r2, [r7, #12]
 8003b98:	4313      	orrs	r3, r2
 8003b9a:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8003b9c:	687b      	ldr	r3, [r7, #4]
 8003b9e:	681b      	ldr	r3, [r3, #0]
 8003ba0:	68fa      	ldr	r2, [r7, #12]
 8003ba2:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8003ba4:	687b      	ldr	r3, [r7, #4]
 8003ba6:	681b      	ldr	r3, [r3, #0]
 8003ba8:	681a      	ldr	r2, [r3, #0]
 8003baa:	687b      	ldr	r3, [r7, #4]
 8003bac:	681b      	ldr	r3, [r3, #0]
 8003bae:	f042 0201 	orr.w	r2, r2, #1
 8003bb2:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003bb4:	687b      	ldr	r3, [r7, #4]
 8003bb6:	2220      	movs	r2, #32
 8003bb8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003bbc:	687b      	ldr	r3, [r7, #4]
 8003bbe:	2200      	movs	r2, #0
 8003bc0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8003bc4:	2300      	movs	r3, #0
 8003bc6:	e000      	b.n	8003bca <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8003bc8:	2302      	movs	r3, #2
  }
}
 8003bca:	4618      	mov	r0, r3
 8003bcc:	3714      	adds	r7, #20
 8003bce:	46bd      	mov	sp, r7
 8003bd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bd4:	4770      	bx	lr

08003bd6 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8003bd6:	b580      	push	{r7, lr}
 8003bd8:	b086      	sub	sp, #24
 8003bda:	af02      	add	r7, sp, #8
 8003bdc:	6078      	str	r0, [r7, #4]
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8003bde:	687b      	ldr	r3, [r7, #4]
 8003be0:	2b00      	cmp	r3, #0
 8003be2:	d101      	bne.n	8003be8 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8003be4:	2301      	movs	r3, #1
 8003be6:	e101      	b.n	8003dec <HAL_PCD_Init+0x216>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8003be8:	687b      	ldr	r3, [r7, #4]
 8003bea:	f893 3495 	ldrb.w	r3, [r3, #1173]	; 0x495
 8003bee:	b2db      	uxtb	r3, r3
 8003bf0:	2b00      	cmp	r3, #0
 8003bf2:	d106      	bne.n	8003c02 <HAL_PCD_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8003bf4:	687b      	ldr	r3, [r7, #4]
 8003bf6:	2200      	movs	r2, #0
 8003bf8:	f883 2494 	strb.w	r2, [r3, #1172]	; 0x494

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8003bfc:	6878      	ldr	r0, [r7, #4]
 8003bfe:	f7fe fa19 	bl	8002034 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8003c02:	687b      	ldr	r3, [r7, #4]
 8003c04:	2203      	movs	r2, #3
 8003c06:	f883 2495 	strb.w	r2, [r3, #1173]	; 0x495

  /* Disable DMA mode for FS instance */
  hpcd->Init.dma_enable = 0U;
 8003c0a:	687b      	ldr	r3, [r7, #4]
 8003c0c:	2200      	movs	r2, #0
 8003c0e:	719a      	strb	r2, [r3, #6]

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8003c10:	687b      	ldr	r3, [r7, #4]
 8003c12:	681b      	ldr	r3, [r3, #0]
 8003c14:	4618      	mov	r0, r3
 8003c16:	f002 fb99 	bl	800634c <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8003c1a:	687b      	ldr	r3, [r7, #4]
 8003c1c:	6818      	ldr	r0, [r3, #0]
 8003c1e:	687b      	ldr	r3, [r7, #4]
 8003c20:	7c1a      	ldrb	r2, [r3, #16]
 8003c22:	f88d 2000 	strb.w	r2, [sp]
 8003c26:	3304      	adds	r3, #4
 8003c28:	cb0e      	ldmia	r3, {r1, r2, r3}
 8003c2a:	f002 fb62 	bl	80062f2 <USB_CoreInit>
 8003c2e:	4603      	mov	r3, r0
 8003c30:	2b00      	cmp	r3, #0
 8003c32:	d005      	beq.n	8003c40 <HAL_PCD_Init+0x6a>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8003c34:	687b      	ldr	r3, [r7, #4]
 8003c36:	2202      	movs	r2, #2
 8003c38:	f883 2495 	strb.w	r2, [r3, #1173]	; 0x495
    return HAL_ERROR;
 8003c3c:	2301      	movs	r3, #1
 8003c3e:	e0d5      	b.n	8003dec <HAL_PCD_Init+0x216>
  }

  /* Force Device Mode */
  if (USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE) != HAL_OK)
 8003c40:	687b      	ldr	r3, [r7, #4]
 8003c42:	681b      	ldr	r3, [r3, #0]
 8003c44:	2100      	movs	r1, #0
 8003c46:	4618      	mov	r0, r3
 8003c48:	f002 fb91 	bl	800636e <USB_SetCurrentMode>
 8003c4c:	4603      	mov	r3, r0
 8003c4e:	2b00      	cmp	r3, #0
 8003c50:	d005      	beq.n	8003c5e <HAL_PCD_Init+0x88>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8003c52:	687b      	ldr	r3, [r7, #4]
 8003c54:	2202      	movs	r2, #2
 8003c56:	f883 2495 	strb.w	r2, [r3, #1173]	; 0x495
    return HAL_ERROR;
 8003c5a:	2301      	movs	r3, #1
 8003c5c:	e0c6      	b.n	8003dec <HAL_PCD_Init+0x216>
  }

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003c5e:	2300      	movs	r3, #0
 8003c60:	73fb      	strb	r3, [r7, #15]
 8003c62:	e04a      	b.n	8003cfa <HAL_PCD_Init+0x124>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8003c64:	7bfa      	ldrb	r2, [r7, #15]
 8003c66:	6879      	ldr	r1, [r7, #4]
 8003c68:	4613      	mov	r3, r2
 8003c6a:	00db      	lsls	r3, r3, #3
 8003c6c:	4413      	add	r3, r2
 8003c6e:	009b      	lsls	r3, r3, #2
 8003c70:	440b      	add	r3, r1
 8003c72:	3315      	adds	r3, #21
 8003c74:	2201      	movs	r2, #1
 8003c76:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8003c78:	7bfa      	ldrb	r2, [r7, #15]
 8003c7a:	6879      	ldr	r1, [r7, #4]
 8003c7c:	4613      	mov	r3, r2
 8003c7e:	00db      	lsls	r3, r3, #3
 8003c80:	4413      	add	r3, r2
 8003c82:	009b      	lsls	r3, r3, #2
 8003c84:	440b      	add	r3, r1
 8003c86:	3314      	adds	r3, #20
 8003c88:	7bfa      	ldrb	r2, [r7, #15]
 8003c8a:	701a      	strb	r2, [r3, #0]
#if defined (USB_OTG_FS)
    hpcd->IN_ep[i].tx_fifo_num = i;
 8003c8c:	7bfa      	ldrb	r2, [r7, #15]
 8003c8e:	7bfb      	ldrb	r3, [r7, #15]
 8003c90:	b298      	uxth	r0, r3
 8003c92:	6879      	ldr	r1, [r7, #4]
 8003c94:	4613      	mov	r3, r2
 8003c96:	00db      	lsls	r3, r3, #3
 8003c98:	4413      	add	r3, r2
 8003c9a:	009b      	lsls	r3, r3, #2
 8003c9c:	440b      	add	r3, r1
 8003c9e:	332e      	adds	r3, #46	; 0x2e
 8003ca0:	4602      	mov	r2, r0
 8003ca2:	801a      	strh	r2, [r3, #0]
#endif /* defined (USB_OTG_FS) */
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8003ca4:	7bfa      	ldrb	r2, [r7, #15]
 8003ca6:	6879      	ldr	r1, [r7, #4]
 8003ca8:	4613      	mov	r3, r2
 8003caa:	00db      	lsls	r3, r3, #3
 8003cac:	4413      	add	r3, r2
 8003cae:	009b      	lsls	r3, r3, #2
 8003cb0:	440b      	add	r3, r1
 8003cb2:	3318      	adds	r3, #24
 8003cb4:	2200      	movs	r2, #0
 8003cb6:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8003cb8:	7bfa      	ldrb	r2, [r7, #15]
 8003cba:	6879      	ldr	r1, [r7, #4]
 8003cbc:	4613      	mov	r3, r2
 8003cbe:	00db      	lsls	r3, r3, #3
 8003cc0:	4413      	add	r3, r2
 8003cc2:	009b      	lsls	r3, r3, #2
 8003cc4:	440b      	add	r3, r1
 8003cc6:	331c      	adds	r3, #28
 8003cc8:	2200      	movs	r2, #0
 8003cca:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8003ccc:	7bfa      	ldrb	r2, [r7, #15]
 8003cce:	6879      	ldr	r1, [r7, #4]
 8003cd0:	4613      	mov	r3, r2
 8003cd2:	00db      	lsls	r3, r3, #3
 8003cd4:	4413      	add	r3, r2
 8003cd6:	009b      	lsls	r3, r3, #2
 8003cd8:	440b      	add	r3, r1
 8003cda:	3320      	adds	r3, #32
 8003cdc:	2200      	movs	r2, #0
 8003cde:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8003ce0:	7bfa      	ldrb	r2, [r7, #15]
 8003ce2:	6879      	ldr	r1, [r7, #4]
 8003ce4:	4613      	mov	r3, r2
 8003ce6:	00db      	lsls	r3, r3, #3
 8003ce8:	4413      	add	r3, r2
 8003cea:	009b      	lsls	r3, r3, #2
 8003cec:	440b      	add	r3, r1
 8003cee:	3324      	adds	r3, #36	; 0x24
 8003cf0:	2200      	movs	r2, #0
 8003cf2:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003cf4:	7bfb      	ldrb	r3, [r7, #15]
 8003cf6:	3301      	adds	r3, #1
 8003cf8:	73fb      	strb	r3, [r7, #15]
 8003cfa:	687b      	ldr	r3, [r7, #4]
 8003cfc:	791b      	ldrb	r3, [r3, #4]
 8003cfe:	7bfa      	ldrb	r2, [r7, #15]
 8003d00:	429a      	cmp	r2, r3
 8003d02:	d3af      	bcc.n	8003c64 <HAL_PCD_Init+0x8e>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003d04:	2300      	movs	r3, #0
 8003d06:	73fb      	strb	r3, [r7, #15]
 8003d08:	e044      	b.n	8003d94 <HAL_PCD_Init+0x1be>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8003d0a:	7bfa      	ldrb	r2, [r7, #15]
 8003d0c:	6879      	ldr	r1, [r7, #4]
 8003d0e:	4613      	mov	r3, r2
 8003d10:	00db      	lsls	r3, r3, #3
 8003d12:	4413      	add	r3, r2
 8003d14:	009b      	lsls	r3, r3, #2
 8003d16:	440b      	add	r3, r1
 8003d18:	f203 2355 	addw	r3, r3, #597	; 0x255
 8003d1c:	2200      	movs	r2, #0
 8003d1e:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8003d20:	7bfa      	ldrb	r2, [r7, #15]
 8003d22:	6879      	ldr	r1, [r7, #4]
 8003d24:	4613      	mov	r3, r2
 8003d26:	00db      	lsls	r3, r3, #3
 8003d28:	4413      	add	r3, r2
 8003d2a:	009b      	lsls	r3, r3, #2
 8003d2c:	440b      	add	r3, r1
 8003d2e:	f503 7315 	add.w	r3, r3, #596	; 0x254
 8003d32:	7bfa      	ldrb	r2, [r7, #15]
 8003d34:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8003d36:	7bfa      	ldrb	r2, [r7, #15]
 8003d38:	6879      	ldr	r1, [r7, #4]
 8003d3a:	4613      	mov	r3, r2
 8003d3c:	00db      	lsls	r3, r3, #3
 8003d3e:	4413      	add	r3, r2
 8003d40:	009b      	lsls	r3, r3, #2
 8003d42:	440b      	add	r3, r1
 8003d44:	f503 7316 	add.w	r3, r3, #600	; 0x258
 8003d48:	2200      	movs	r2, #0
 8003d4a:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8003d4c:	7bfa      	ldrb	r2, [r7, #15]
 8003d4e:	6879      	ldr	r1, [r7, #4]
 8003d50:	4613      	mov	r3, r2
 8003d52:	00db      	lsls	r3, r3, #3
 8003d54:	4413      	add	r3, r2
 8003d56:	009b      	lsls	r3, r3, #2
 8003d58:	440b      	add	r3, r1
 8003d5a:	f503 7317 	add.w	r3, r3, #604	; 0x25c
 8003d5e:	2200      	movs	r2, #0
 8003d60:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8003d62:	7bfa      	ldrb	r2, [r7, #15]
 8003d64:	6879      	ldr	r1, [r7, #4]
 8003d66:	4613      	mov	r3, r2
 8003d68:	00db      	lsls	r3, r3, #3
 8003d6a:	4413      	add	r3, r2
 8003d6c:	009b      	lsls	r3, r3, #2
 8003d6e:	440b      	add	r3, r1
 8003d70:	f503 7318 	add.w	r3, r3, #608	; 0x260
 8003d74:	2200      	movs	r2, #0
 8003d76:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8003d78:	7bfa      	ldrb	r2, [r7, #15]
 8003d7a:	6879      	ldr	r1, [r7, #4]
 8003d7c:	4613      	mov	r3, r2
 8003d7e:	00db      	lsls	r3, r3, #3
 8003d80:	4413      	add	r3, r2
 8003d82:	009b      	lsls	r3, r3, #2
 8003d84:	440b      	add	r3, r1
 8003d86:	f503 7319 	add.w	r3, r3, #612	; 0x264
 8003d8a:	2200      	movs	r2, #0
 8003d8c:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003d8e:	7bfb      	ldrb	r3, [r7, #15]
 8003d90:	3301      	adds	r3, #1
 8003d92:	73fb      	strb	r3, [r7, #15]
 8003d94:	687b      	ldr	r3, [r7, #4]
 8003d96:	791b      	ldrb	r3, [r3, #4]
 8003d98:	7bfa      	ldrb	r2, [r7, #15]
 8003d9a:	429a      	cmp	r2, r3
 8003d9c:	d3b5      	bcc.n	8003d0a <HAL_PCD_Init+0x134>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8003d9e:	687b      	ldr	r3, [r7, #4]
 8003da0:	6818      	ldr	r0, [r3, #0]
 8003da2:	687b      	ldr	r3, [r7, #4]
 8003da4:	7c1a      	ldrb	r2, [r3, #16]
 8003da6:	f88d 2000 	strb.w	r2, [sp]
 8003daa:	3304      	adds	r3, #4
 8003dac:	cb0e      	ldmia	r3, {r1, r2, r3}
 8003dae:	f002 fb2b 	bl	8006408 <USB_DevInit>
 8003db2:	4603      	mov	r3, r0
 8003db4:	2b00      	cmp	r3, #0
 8003db6:	d005      	beq.n	8003dc4 <HAL_PCD_Init+0x1ee>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8003db8:	687b      	ldr	r3, [r7, #4]
 8003dba:	2202      	movs	r2, #2
 8003dbc:	f883 2495 	strb.w	r2, [r3, #1173]	; 0x495
    return HAL_ERROR;
 8003dc0:	2301      	movs	r3, #1
 8003dc2:	e013      	b.n	8003dec <HAL_PCD_Init+0x216>
  }

  hpcd->USB_Address = 0U;
 8003dc4:	687b      	ldr	r3, [r7, #4]
 8003dc6:	2200      	movs	r2, #0
 8003dc8:	745a      	strb	r2, [r3, #17]
  hpcd->State = HAL_PCD_STATE_READY;
 8003dca:	687b      	ldr	r3, [r7, #4]
 8003dcc:	2201      	movs	r2, #1
 8003dce:	f883 2495 	strb.w	r2, [r3, #1173]	; 0x495

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 8003dd2:	687b      	ldr	r3, [r7, #4]
 8003dd4:	7b1b      	ldrb	r3, [r3, #12]
 8003dd6:	2b01      	cmp	r3, #1
 8003dd8:	d102      	bne.n	8003de0 <HAL_PCD_Init+0x20a>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 8003dda:	6878      	ldr	r0, [r7, #4]
 8003ddc:	f000 f80a 	bl	8003df4 <HAL_PCDEx_ActivateLPM>
  }

  (void)USB_DevDisconnect(hpcd->Instance);
 8003de0:	687b      	ldr	r3, [r7, #4]
 8003de2:	681b      	ldr	r3, [r3, #0]
 8003de4:	4618      	mov	r0, r3
 8003de6:	f002 fcd0 	bl	800678a <USB_DevDisconnect>

  return HAL_OK;
 8003dea:	2300      	movs	r3, #0
}
 8003dec:	4618      	mov	r0, r3
 8003dee:	3710      	adds	r7, #16
 8003df0:	46bd      	mov	sp, r7
 8003df2:	bd80      	pop	{r7, pc}

08003df4 <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 8003df4:	b480      	push	{r7}
 8003df6:	b085      	sub	sp, #20
 8003df8:	af00      	add	r7, sp, #0
 8003dfa:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8003dfc:	687b      	ldr	r3, [r7, #4]
 8003dfe:	681b      	ldr	r3, [r3, #0]
 8003e00:	60fb      	str	r3, [r7, #12]

  hpcd->lpm_active = 1U;
 8003e02:	687b      	ldr	r3, [r7, #4]
 8003e04:	2201      	movs	r2, #1
 8003e06:	f8c3 24d8 	str.w	r2, [r3, #1240]	; 0x4d8
  hpcd->LPM_State = LPM_L0;
 8003e0a:	687b      	ldr	r3, [r7, #4]
 8003e0c:	2200      	movs	r2, #0
 8003e0e:	f883 24cc 	strb.w	r2, [r3, #1228]	; 0x4cc
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
 8003e12:	68fb      	ldr	r3, [r7, #12]
 8003e14:	699b      	ldr	r3, [r3, #24]
 8003e16:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 8003e1a:	68fb      	ldr	r3, [r7, #12]
 8003e1c:	619a      	str	r2, [r3, #24]
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
 8003e1e:	68fb      	ldr	r3, [r7, #12]
 8003e20:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003e22:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003e26:	f043 0303 	orr.w	r3, r3, #3
 8003e2a:	68fa      	ldr	r2, [r7, #12]
 8003e2c:	6553      	str	r3, [r2, #84]	; 0x54

  return HAL_OK;
 8003e2e:	2300      	movs	r3, #0
}
 8003e30:	4618      	mov	r0, r3
 8003e32:	3714      	adds	r7, #20
 8003e34:	46bd      	mov	sp, r7
 8003e36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e3a:	4770      	bx	lr

08003e3c <HAL_PWR_EnableBkUpAccess>:
  * @note  LSEON bit that switches on and off the LSE crystal belongs as well to the
  *        back-up domain.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8003e3c:	b480      	push	{r7}
 8003e3e:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003e40:	4b05      	ldr	r3, [pc, #20]	; (8003e58 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8003e42:	681b      	ldr	r3, [r3, #0]
 8003e44:	4a04      	ldr	r2, [pc, #16]	; (8003e58 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8003e46:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003e4a:	6013      	str	r3, [r2, #0]
}
 8003e4c:	bf00      	nop
 8003e4e:	46bd      	mov	sp, r7
 8003e50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e54:	4770      	bx	lr
 8003e56:	bf00      	nop
 8003e58:	40007000 	.word	0x40007000

08003e5c <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8003e5c:	b480      	push	{r7}
 8003e5e:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8003e60:	4b04      	ldr	r3, [pc, #16]	; (8003e74 <HAL_PWREx_GetVoltageRange+0x18>)
 8003e62:	681b      	ldr	r3, [r3, #0]
 8003e64:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
#endif
}
 8003e68:	4618      	mov	r0, r3
 8003e6a:	46bd      	mov	sp, r7
 8003e6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e70:	4770      	bx	lr
 8003e72:	bf00      	nop
 8003e74:	40007000 	.word	0x40007000

08003e78 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8003e78:	b480      	push	{r7}
 8003e7a:	b085      	sub	sp, #20
 8003e7c:	af00      	add	r7, sp, #0
 8003e7e:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8003e80:	687b      	ldr	r3, [r7, #4]
 8003e82:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003e86:	d130      	bne.n	8003eea <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8003e88:	4b23      	ldr	r3, [pc, #140]	; (8003f18 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003e8a:	681b      	ldr	r3, [r3, #0]
 8003e8c:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8003e90:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003e94:	d038      	beq.n	8003f08 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8003e96:	4b20      	ldr	r3, [pc, #128]	; (8003f18 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003e98:	681b      	ldr	r3, [r3, #0]
 8003e9a:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8003e9e:	4a1e      	ldr	r2, [pc, #120]	; (8003f18 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003ea0:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8003ea4:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8003ea6:	4b1d      	ldr	r3, [pc, #116]	; (8003f1c <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8003ea8:	681b      	ldr	r3, [r3, #0]
 8003eaa:	2232      	movs	r2, #50	; 0x32
 8003eac:	fb02 f303 	mul.w	r3, r2, r3
 8003eb0:	4a1b      	ldr	r2, [pc, #108]	; (8003f20 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8003eb2:	fba2 2303 	umull	r2, r3, r2, r3
 8003eb6:	0c9b      	lsrs	r3, r3, #18
 8003eb8:	3301      	adds	r3, #1
 8003eba:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003ebc:	e002      	b.n	8003ec4 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 8003ebe:	68fb      	ldr	r3, [r7, #12]
 8003ec0:	3b01      	subs	r3, #1
 8003ec2:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003ec4:	4b14      	ldr	r3, [pc, #80]	; (8003f18 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003ec6:	695b      	ldr	r3, [r3, #20]
 8003ec8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003ecc:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003ed0:	d102      	bne.n	8003ed8 <HAL_PWREx_ControlVoltageScaling+0x60>
 8003ed2:	68fb      	ldr	r3, [r7, #12]
 8003ed4:	2b00      	cmp	r3, #0
 8003ed6:	d1f2      	bne.n	8003ebe <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8003ed8:	4b0f      	ldr	r3, [pc, #60]	; (8003f18 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003eda:	695b      	ldr	r3, [r3, #20]
 8003edc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003ee0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003ee4:	d110      	bne.n	8003f08 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 8003ee6:	2303      	movs	r3, #3
 8003ee8:	e00f      	b.n	8003f0a <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8003eea:	4b0b      	ldr	r3, [pc, #44]	; (8003f18 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003eec:	681b      	ldr	r3, [r3, #0]
 8003eee:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8003ef2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003ef6:	d007      	beq.n	8003f08 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8003ef8:	4b07      	ldr	r3, [pc, #28]	; (8003f18 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003efa:	681b      	ldr	r3, [r3, #0]
 8003efc:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8003f00:	4a05      	ldr	r2, [pc, #20]	; (8003f18 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003f02:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8003f06:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8003f08:	2300      	movs	r3, #0
}
 8003f0a:	4618      	mov	r0, r3
 8003f0c:	3714      	adds	r7, #20
 8003f0e:	46bd      	mov	sp, r7
 8003f10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f14:	4770      	bx	lr
 8003f16:	bf00      	nop
 8003f18:	40007000 	.word	0x40007000
 8003f1c:	20000034 	.word	0x20000034
 8003f20:	431bde83 	.word	0x431bde83

08003f24 <HAL_PWREx_EnableVddUSB>:
  * @brief Enable VDDUSB supply.
  * @note  Remove VDDUSB electrical and logical isolation, once VDDUSB supply is present.
  * @retval None
  */
void HAL_PWREx_EnableVddUSB(void)
{
 8003f24:	b480      	push	{r7}
 8003f26:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR2, PWR_CR2_USV);
 8003f28:	4b05      	ldr	r3, [pc, #20]	; (8003f40 <HAL_PWREx_EnableVddUSB+0x1c>)
 8003f2a:	685b      	ldr	r3, [r3, #4]
 8003f2c:	4a04      	ldr	r2, [pc, #16]	; (8003f40 <HAL_PWREx_EnableVddUSB+0x1c>)
 8003f2e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8003f32:	6053      	str	r3, [r2, #4]
}
 8003f34:	bf00      	nop
 8003f36:	46bd      	mov	sp, r7
 8003f38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f3c:	4770      	bx	lr
 8003f3e:	bf00      	nop
 8003f40:	40007000 	.word	0x40007000

08003f44 <HAL_QSPI_Init>:
  *        in the QSPI_InitTypeDef and initialize the associated handle.
  * @param hqspi QSPI handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_QSPI_Init(QSPI_HandleTypeDef *hqspi)
{
 8003f44:	b580      	push	{r7, lr}
 8003f46:	b086      	sub	sp, #24
 8003f48:	af02      	add	r7, sp, #8
 8003f4a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status;
  uint32_t tickstart = HAL_GetTick();
 8003f4c:	f7fe faca 	bl	80024e4 <HAL_GetTick>
 8003f50:	60f8      	str	r0, [r7, #12]

  /* Check the QSPI handle allocation */
  if(hqspi == NULL)
 8003f52:	687b      	ldr	r3, [r7, #4]
 8003f54:	2b00      	cmp	r3, #0
 8003f56:	d101      	bne.n	8003f5c <HAL_QSPI_Init+0x18>
  {
    return HAL_ERROR;
 8003f58:	2301      	movs	r3, #1
 8003f5a:	e063      	b.n	8004024 <HAL_QSPI_Init+0xe0>
  {
    assert_param(IS_QSPI_FLASH_ID(hqspi->Init.FlashID));
  }
#endif

  if(hqspi->State == HAL_QSPI_STATE_RESET)
 8003f5c:	687b      	ldr	r3, [r7, #4]
 8003f5e:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8003f62:	b2db      	uxtb	r3, r3
 8003f64:	2b00      	cmp	r3, #0
 8003f66:	d10b      	bne.n	8003f80 <HAL_QSPI_Init+0x3c>
  {
    /* Allocate lock resource and initialize it */
    hqspi->Lock = HAL_UNLOCKED;
 8003f68:	687b      	ldr	r3, [r7, #4]
 8003f6a:	2200      	movs	r2, #0
 8003f6c:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    hqspi->MspInitCallback(hqspi);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_QSPI_MspInit(hqspi);
 8003f70:	6878      	ldr	r0, [r7, #4]
 8003f72:	f7fd ff33 	bl	8001ddc <HAL_QSPI_MspInit>
#endif

    /* Configure the default timeout for the QSPI memory access */
    HAL_QSPI_SetTimeout(hqspi, HAL_QSPI_TIMEOUT_DEFAULT_VALUE);
 8003f76:	f241 3188 	movw	r1, #5000	; 0x1388
 8003f7a:	6878      	ldr	r0, [r7, #4]
 8003f7c:	f000 f858 	bl	8004030 <HAL_QSPI_SetTimeout>
  }

  /* Configure QSPI FIFO Threshold */
  MODIFY_REG(hqspi->Instance->CR, QUADSPI_CR_FTHRES,
 8003f80:	687b      	ldr	r3, [r7, #4]
 8003f82:	681b      	ldr	r3, [r3, #0]
 8003f84:	681b      	ldr	r3, [r3, #0]
 8003f86:	f423 6170 	bic.w	r1, r3, #3840	; 0xf00
 8003f8a:	687b      	ldr	r3, [r7, #4]
 8003f8c:	689b      	ldr	r3, [r3, #8]
 8003f8e:	3b01      	subs	r3, #1
 8003f90:	021a      	lsls	r2, r3, #8
 8003f92:	687b      	ldr	r3, [r7, #4]
 8003f94:	681b      	ldr	r3, [r3, #0]
 8003f96:	430a      	orrs	r2, r1
 8003f98:	601a      	str	r2, [r3, #0]
             ((hqspi->Init.FifoThreshold - 1U) << QUADSPI_CR_FTHRES_Pos));

  /* Wait till BUSY flag reset */
  status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_BUSY, RESET, tickstart, hqspi->Timeout);
 8003f9a:	687b      	ldr	r3, [r7, #4]
 8003f9c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003f9e:	9300      	str	r3, [sp, #0]
 8003fa0:	68fb      	ldr	r3, [r7, #12]
 8003fa2:	2200      	movs	r2, #0
 8003fa4:	2120      	movs	r1, #32
 8003fa6:	6878      	ldr	r0, [r7, #4]
 8003fa8:	f000 f850 	bl	800404c <QSPI_WaitFlagStateUntilTimeout>
 8003fac:	4603      	mov	r3, r0
 8003fae:	72fb      	strb	r3, [r7, #11]

  if(status == HAL_OK)
 8003fb0:	7afb      	ldrb	r3, [r7, #11]
 8003fb2:	2b00      	cmp	r3, #0
 8003fb4:	d131      	bne.n	800401a <HAL_QSPI_Init+0xd6>
#if defined(QUADSPI_CR_DFM)
    MODIFY_REG(hqspi->Instance->CR, (QUADSPI_CR_PRESCALER | QUADSPI_CR_SSHIFT | QUADSPI_CR_FSEL | QUADSPI_CR_DFM),
               ((hqspi->Init.ClockPrescaler << QUADSPI_CR_PRESCALER_Pos) |
                hqspi->Init.SampleShifting  | hqspi->Init.FlashID | hqspi->Init.DualFlash));
#else
    MODIFY_REG(hqspi->Instance->CR, (QUADSPI_CR_PRESCALER | QUADSPI_CR_SSHIFT),
 8003fb6:	687b      	ldr	r3, [r7, #4]
 8003fb8:	681b      	ldr	r3, [r3, #0]
 8003fba:	681b      	ldr	r3, [r3, #0]
 8003fbc:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8003fc0:	f023 0310 	bic.w	r3, r3, #16
 8003fc4:	687a      	ldr	r2, [r7, #4]
 8003fc6:	6852      	ldr	r2, [r2, #4]
 8003fc8:	0611      	lsls	r1, r2, #24
 8003fca:	687a      	ldr	r2, [r7, #4]
 8003fcc:	68d2      	ldr	r2, [r2, #12]
 8003fce:	4311      	orrs	r1, r2
 8003fd0:	687a      	ldr	r2, [r7, #4]
 8003fd2:	6812      	ldr	r2, [r2, #0]
 8003fd4:	430b      	orrs	r3, r1
 8003fd6:	6013      	str	r3, [r2, #0]
               ((hqspi->Init.ClockPrescaler << QUADSPI_CR_PRESCALER_Pos) |
                hqspi->Init.SampleShifting));
#endif

    /* Configure QSPI Flash Size, CS High Time and Clock Mode */
    MODIFY_REG(hqspi->Instance->DCR, (QUADSPI_DCR_FSIZE | QUADSPI_DCR_CSHT | QUADSPI_DCR_CKMODE),
 8003fd8:	687b      	ldr	r3, [r7, #4]
 8003fda:	681b      	ldr	r3, [r3, #0]
 8003fdc:	685a      	ldr	r2, [r3, #4]
 8003fde:	4b13      	ldr	r3, [pc, #76]	; (800402c <HAL_QSPI_Init+0xe8>)
 8003fe0:	4013      	ands	r3, r2
 8003fe2:	687a      	ldr	r2, [r7, #4]
 8003fe4:	6912      	ldr	r2, [r2, #16]
 8003fe6:	0411      	lsls	r1, r2, #16
 8003fe8:	687a      	ldr	r2, [r7, #4]
 8003fea:	6952      	ldr	r2, [r2, #20]
 8003fec:	4311      	orrs	r1, r2
 8003fee:	687a      	ldr	r2, [r7, #4]
 8003ff0:	6992      	ldr	r2, [r2, #24]
 8003ff2:	4311      	orrs	r1, r2
 8003ff4:	687a      	ldr	r2, [r7, #4]
 8003ff6:	6812      	ldr	r2, [r2, #0]
 8003ff8:	430b      	orrs	r3, r1
 8003ffa:	6053      	str	r3, [r2, #4]
               ((hqspi->Init.FlashSize << QUADSPI_DCR_FSIZE_Pos) |
                hqspi->Init.ChipSelectHighTime | hqspi->Init.ClockMode));

    /* Enable the QSPI peripheral */
    __HAL_QSPI_ENABLE(hqspi);
 8003ffc:	687b      	ldr	r3, [r7, #4]
 8003ffe:	681b      	ldr	r3, [r3, #0]
 8004000:	681a      	ldr	r2, [r3, #0]
 8004002:	687b      	ldr	r3, [r7, #4]
 8004004:	681b      	ldr	r3, [r3, #0]
 8004006:	f042 0201 	orr.w	r2, r2, #1
 800400a:	601a      	str	r2, [r3, #0]

    /* Set QSPI error code to none */
    hqspi->ErrorCode = HAL_QSPI_ERROR_NONE;
 800400c:	687b      	ldr	r3, [r7, #4]
 800400e:	2200      	movs	r2, #0
 8004010:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Initialize the QSPI state */
    hqspi->State = HAL_QSPI_STATE_READY;
 8004012:	687b      	ldr	r3, [r7, #4]
 8004014:	2201      	movs	r2, #1
 8004016:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  }

  /* Release Lock */
  __HAL_UNLOCK(hqspi);
 800401a:	687b      	ldr	r3, [r7, #4]
 800401c:	2200      	movs	r2, #0
 800401e:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  /* Return function status */
  return status;
 8004022:	7afb      	ldrb	r3, [r7, #11]
}
 8004024:	4618      	mov	r0, r3
 8004026:	3710      	adds	r7, #16
 8004028:	46bd      	mov	sp, r7
 800402a:	bd80      	pop	{r7, pc}
 800402c:	ffe0f8fe 	.word	0xffe0f8fe

08004030 <HAL_QSPI_SetTimeout>:
  * @param  hqspi QSPI handle.
  * @param  Timeout Timeout for the QSPI memory access.
  * @retval None
  */
void HAL_QSPI_SetTimeout(QSPI_HandleTypeDef *hqspi, uint32_t Timeout)
{
 8004030:	b480      	push	{r7}
 8004032:	b083      	sub	sp, #12
 8004034:	af00      	add	r7, sp, #0
 8004036:	6078      	str	r0, [r7, #4]
 8004038:	6039      	str	r1, [r7, #0]
  hqspi->Timeout = Timeout;
 800403a:	687b      	ldr	r3, [r7, #4]
 800403c:	683a      	ldr	r2, [r7, #0]
 800403e:	641a      	str	r2, [r3, #64]	; 0x40
}
 8004040:	bf00      	nop
 8004042:	370c      	adds	r7, #12
 8004044:	46bd      	mov	sp, r7
 8004046:	f85d 7b04 	ldr.w	r7, [sp], #4
 800404a:	4770      	bx	lr

0800404c <QSPI_WaitFlagStateUntilTimeout>:
  * @param  Timeout Duration of the timeout
  * @retval HAL status
  */
static HAL_StatusTypeDef QSPI_WaitFlagStateUntilTimeout(QSPI_HandleTypeDef *hqspi, uint32_t Flag,
                                                        FlagStatus State, uint32_t Tickstart, uint32_t Timeout)
{
 800404c:	b580      	push	{r7, lr}
 800404e:	b084      	sub	sp, #16
 8004050:	af00      	add	r7, sp, #0
 8004052:	60f8      	str	r0, [r7, #12]
 8004054:	60b9      	str	r1, [r7, #8]
 8004056:	603b      	str	r3, [r7, #0]
 8004058:	4613      	mov	r3, r2
 800405a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is in expected state */
  while((__HAL_QSPI_GET_FLAG(hqspi, Flag)) != State)
 800405c:	e01a      	b.n	8004094 <QSPI_WaitFlagStateUntilTimeout+0x48>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800405e:	69bb      	ldr	r3, [r7, #24]
 8004060:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004064:	d016      	beq.n	8004094 <QSPI_WaitFlagStateUntilTimeout+0x48>
    {
      if(((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004066:	f7fe fa3d 	bl	80024e4 <HAL_GetTick>
 800406a:	4602      	mov	r2, r0
 800406c:	683b      	ldr	r3, [r7, #0]
 800406e:	1ad3      	subs	r3, r2, r3
 8004070:	69ba      	ldr	r2, [r7, #24]
 8004072:	429a      	cmp	r2, r3
 8004074:	d302      	bcc.n	800407c <QSPI_WaitFlagStateUntilTimeout+0x30>
 8004076:	69bb      	ldr	r3, [r7, #24]
 8004078:	2b00      	cmp	r3, #0
 800407a:	d10b      	bne.n	8004094 <QSPI_WaitFlagStateUntilTimeout+0x48>
      {
        hqspi->State     = HAL_QSPI_STATE_ERROR;
 800407c:	68fb      	ldr	r3, [r7, #12]
 800407e:	2204      	movs	r2, #4
 8004080:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
        hqspi->ErrorCode |= HAL_QSPI_ERROR_TIMEOUT;
 8004084:	68fb      	ldr	r3, [r7, #12]
 8004086:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004088:	f043 0201 	orr.w	r2, r3, #1
 800408c:	68fb      	ldr	r3, [r7, #12]
 800408e:	63da      	str	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8004090:	2301      	movs	r3, #1
 8004092:	e00e      	b.n	80040b2 <QSPI_WaitFlagStateUntilTimeout+0x66>
  while((__HAL_QSPI_GET_FLAG(hqspi, Flag)) != State)
 8004094:	68fb      	ldr	r3, [r7, #12]
 8004096:	681b      	ldr	r3, [r3, #0]
 8004098:	689a      	ldr	r2, [r3, #8]
 800409a:	68bb      	ldr	r3, [r7, #8]
 800409c:	4013      	ands	r3, r2
 800409e:	2b00      	cmp	r3, #0
 80040a0:	bf14      	ite	ne
 80040a2:	2301      	movne	r3, #1
 80040a4:	2300      	moveq	r3, #0
 80040a6:	b2db      	uxtb	r3, r3
 80040a8:	461a      	mov	r2, r3
 80040aa:	79fb      	ldrb	r3, [r7, #7]
 80040ac:	429a      	cmp	r2, r3
 80040ae:	d1d6      	bne.n	800405e <QSPI_WaitFlagStateUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80040b0:	2300      	movs	r3, #0
}
 80040b2:	4618      	mov	r0, r3
 80040b4:	3710      	adds	r7, #16
 80040b6:	46bd      	mov	sp, r7
 80040b8:	bd80      	pop	{r7, pc}
	...

080040bc <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80040bc:	b580      	push	{r7, lr}
 80040be:	b088      	sub	sp, #32
 80040c0:	af00      	add	r7, sp, #0
 80040c2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80040c4:	687b      	ldr	r3, [r7, #4]
 80040c6:	2b00      	cmp	r3, #0
 80040c8:	d101      	bne.n	80040ce <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80040ca:	2301      	movs	r3, #1
 80040cc:	e3ca      	b.n	8004864 <HAL_RCC_OscConfig+0x7a8>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80040ce:	4b97      	ldr	r3, [pc, #604]	; (800432c <HAL_RCC_OscConfig+0x270>)
 80040d0:	689b      	ldr	r3, [r3, #8]
 80040d2:	f003 030c 	and.w	r3, r3, #12
 80040d6:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 80040d8:	4b94      	ldr	r3, [pc, #592]	; (800432c <HAL_RCC_OscConfig+0x270>)
 80040da:	68db      	ldr	r3, [r3, #12]
 80040dc:	f003 0303 	and.w	r3, r3, #3
 80040e0:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 80040e2:	687b      	ldr	r3, [r7, #4]
 80040e4:	681b      	ldr	r3, [r3, #0]
 80040e6:	f003 0310 	and.w	r3, r3, #16
 80040ea:	2b00      	cmp	r3, #0
 80040ec:	f000 80e4 	beq.w	80042b8 <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 80040f0:	69bb      	ldr	r3, [r7, #24]
 80040f2:	2b00      	cmp	r3, #0
 80040f4:	d007      	beq.n	8004106 <HAL_RCC_OscConfig+0x4a>
 80040f6:	69bb      	ldr	r3, [r7, #24]
 80040f8:	2b0c      	cmp	r3, #12
 80040fa:	f040 808b 	bne.w	8004214 <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 80040fe:	697b      	ldr	r3, [r7, #20]
 8004100:	2b01      	cmp	r3, #1
 8004102:	f040 8087 	bne.w	8004214 <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8004106:	4b89      	ldr	r3, [pc, #548]	; (800432c <HAL_RCC_OscConfig+0x270>)
 8004108:	681b      	ldr	r3, [r3, #0]
 800410a:	f003 0302 	and.w	r3, r3, #2
 800410e:	2b00      	cmp	r3, #0
 8004110:	d005      	beq.n	800411e <HAL_RCC_OscConfig+0x62>
 8004112:	687b      	ldr	r3, [r7, #4]
 8004114:	699b      	ldr	r3, [r3, #24]
 8004116:	2b00      	cmp	r3, #0
 8004118:	d101      	bne.n	800411e <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 800411a:	2301      	movs	r3, #1
 800411c:	e3a2      	b.n	8004864 <HAL_RCC_OscConfig+0x7a8>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 800411e:	687b      	ldr	r3, [r7, #4]
 8004120:	6a1a      	ldr	r2, [r3, #32]
 8004122:	4b82      	ldr	r3, [pc, #520]	; (800432c <HAL_RCC_OscConfig+0x270>)
 8004124:	681b      	ldr	r3, [r3, #0]
 8004126:	f003 0308 	and.w	r3, r3, #8
 800412a:	2b00      	cmp	r3, #0
 800412c:	d004      	beq.n	8004138 <HAL_RCC_OscConfig+0x7c>
 800412e:	4b7f      	ldr	r3, [pc, #508]	; (800432c <HAL_RCC_OscConfig+0x270>)
 8004130:	681b      	ldr	r3, [r3, #0]
 8004132:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8004136:	e005      	b.n	8004144 <HAL_RCC_OscConfig+0x88>
 8004138:	4b7c      	ldr	r3, [pc, #496]	; (800432c <HAL_RCC_OscConfig+0x270>)
 800413a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800413e:	091b      	lsrs	r3, r3, #4
 8004140:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8004144:	4293      	cmp	r3, r2
 8004146:	d223      	bcs.n	8004190 <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8004148:	687b      	ldr	r3, [r7, #4]
 800414a:	6a1b      	ldr	r3, [r3, #32]
 800414c:	4618      	mov	r0, r3
 800414e:	f000 fd55 	bl	8004bfc <RCC_SetFlashLatencyFromMSIRange>
 8004152:	4603      	mov	r3, r0
 8004154:	2b00      	cmp	r3, #0
 8004156:	d001      	beq.n	800415c <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 8004158:	2301      	movs	r3, #1
 800415a:	e383      	b.n	8004864 <HAL_RCC_OscConfig+0x7a8>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800415c:	4b73      	ldr	r3, [pc, #460]	; (800432c <HAL_RCC_OscConfig+0x270>)
 800415e:	681b      	ldr	r3, [r3, #0]
 8004160:	4a72      	ldr	r2, [pc, #456]	; (800432c <HAL_RCC_OscConfig+0x270>)
 8004162:	f043 0308 	orr.w	r3, r3, #8
 8004166:	6013      	str	r3, [r2, #0]
 8004168:	4b70      	ldr	r3, [pc, #448]	; (800432c <HAL_RCC_OscConfig+0x270>)
 800416a:	681b      	ldr	r3, [r3, #0]
 800416c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004170:	687b      	ldr	r3, [r7, #4]
 8004172:	6a1b      	ldr	r3, [r3, #32]
 8004174:	496d      	ldr	r1, [pc, #436]	; (800432c <HAL_RCC_OscConfig+0x270>)
 8004176:	4313      	orrs	r3, r2
 8004178:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800417a:	4b6c      	ldr	r3, [pc, #432]	; (800432c <HAL_RCC_OscConfig+0x270>)
 800417c:	685b      	ldr	r3, [r3, #4]
 800417e:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8004182:	687b      	ldr	r3, [r7, #4]
 8004184:	69db      	ldr	r3, [r3, #28]
 8004186:	021b      	lsls	r3, r3, #8
 8004188:	4968      	ldr	r1, [pc, #416]	; (800432c <HAL_RCC_OscConfig+0x270>)
 800418a:	4313      	orrs	r3, r2
 800418c:	604b      	str	r3, [r1, #4]
 800418e:	e025      	b.n	80041dc <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8004190:	4b66      	ldr	r3, [pc, #408]	; (800432c <HAL_RCC_OscConfig+0x270>)
 8004192:	681b      	ldr	r3, [r3, #0]
 8004194:	4a65      	ldr	r2, [pc, #404]	; (800432c <HAL_RCC_OscConfig+0x270>)
 8004196:	f043 0308 	orr.w	r3, r3, #8
 800419a:	6013      	str	r3, [r2, #0]
 800419c:	4b63      	ldr	r3, [pc, #396]	; (800432c <HAL_RCC_OscConfig+0x270>)
 800419e:	681b      	ldr	r3, [r3, #0]
 80041a0:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80041a4:	687b      	ldr	r3, [r7, #4]
 80041a6:	6a1b      	ldr	r3, [r3, #32]
 80041a8:	4960      	ldr	r1, [pc, #384]	; (800432c <HAL_RCC_OscConfig+0x270>)
 80041aa:	4313      	orrs	r3, r2
 80041ac:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80041ae:	4b5f      	ldr	r3, [pc, #380]	; (800432c <HAL_RCC_OscConfig+0x270>)
 80041b0:	685b      	ldr	r3, [r3, #4]
 80041b2:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 80041b6:	687b      	ldr	r3, [r7, #4]
 80041b8:	69db      	ldr	r3, [r3, #28]
 80041ba:	021b      	lsls	r3, r3, #8
 80041bc:	495b      	ldr	r1, [pc, #364]	; (800432c <HAL_RCC_OscConfig+0x270>)
 80041be:	4313      	orrs	r3, r2
 80041c0:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 80041c2:	69bb      	ldr	r3, [r7, #24]
 80041c4:	2b00      	cmp	r3, #0
 80041c6:	d109      	bne.n	80041dc <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80041c8:	687b      	ldr	r3, [r7, #4]
 80041ca:	6a1b      	ldr	r3, [r3, #32]
 80041cc:	4618      	mov	r0, r3
 80041ce:	f000 fd15 	bl	8004bfc <RCC_SetFlashLatencyFromMSIRange>
 80041d2:	4603      	mov	r3, r0
 80041d4:	2b00      	cmp	r3, #0
 80041d6:	d001      	beq.n	80041dc <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 80041d8:	2301      	movs	r3, #1
 80041da:	e343      	b.n	8004864 <HAL_RCC_OscConfig+0x7a8>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80041dc:	f000 fc4a 	bl	8004a74 <HAL_RCC_GetSysClockFreq>
 80041e0:	4602      	mov	r2, r0
 80041e2:	4b52      	ldr	r3, [pc, #328]	; (800432c <HAL_RCC_OscConfig+0x270>)
 80041e4:	689b      	ldr	r3, [r3, #8]
 80041e6:	091b      	lsrs	r3, r3, #4
 80041e8:	f003 030f 	and.w	r3, r3, #15
 80041ec:	4950      	ldr	r1, [pc, #320]	; (8004330 <HAL_RCC_OscConfig+0x274>)
 80041ee:	5ccb      	ldrb	r3, [r1, r3]
 80041f0:	f003 031f 	and.w	r3, r3, #31
 80041f4:	fa22 f303 	lsr.w	r3, r2, r3
 80041f8:	4a4e      	ldr	r2, [pc, #312]	; (8004334 <HAL_RCC_OscConfig+0x278>)
 80041fa:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 80041fc:	4b4e      	ldr	r3, [pc, #312]	; (8004338 <HAL_RCC_OscConfig+0x27c>)
 80041fe:	681b      	ldr	r3, [r3, #0]
 8004200:	4618      	mov	r0, r3
 8004202:	f7fe f91f 	bl	8002444 <HAL_InitTick>
 8004206:	4603      	mov	r3, r0
 8004208:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 800420a:	7bfb      	ldrb	r3, [r7, #15]
 800420c:	2b00      	cmp	r3, #0
 800420e:	d052      	beq.n	80042b6 <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 8004210:	7bfb      	ldrb	r3, [r7, #15]
 8004212:	e327      	b.n	8004864 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8004214:	687b      	ldr	r3, [r7, #4]
 8004216:	699b      	ldr	r3, [r3, #24]
 8004218:	2b00      	cmp	r3, #0
 800421a:	d032      	beq.n	8004282 <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 800421c:	4b43      	ldr	r3, [pc, #268]	; (800432c <HAL_RCC_OscConfig+0x270>)
 800421e:	681b      	ldr	r3, [r3, #0]
 8004220:	4a42      	ldr	r2, [pc, #264]	; (800432c <HAL_RCC_OscConfig+0x270>)
 8004222:	f043 0301 	orr.w	r3, r3, #1
 8004226:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8004228:	f7fe f95c 	bl	80024e4 <HAL_GetTick>
 800422c:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800422e:	e008      	b.n	8004242 <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8004230:	f7fe f958 	bl	80024e4 <HAL_GetTick>
 8004234:	4602      	mov	r2, r0
 8004236:	693b      	ldr	r3, [r7, #16]
 8004238:	1ad3      	subs	r3, r2, r3
 800423a:	2b02      	cmp	r3, #2
 800423c:	d901      	bls.n	8004242 <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 800423e:	2303      	movs	r3, #3
 8004240:	e310      	b.n	8004864 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8004242:	4b3a      	ldr	r3, [pc, #232]	; (800432c <HAL_RCC_OscConfig+0x270>)
 8004244:	681b      	ldr	r3, [r3, #0]
 8004246:	f003 0302 	and.w	r3, r3, #2
 800424a:	2b00      	cmp	r3, #0
 800424c:	d0f0      	beq.n	8004230 <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800424e:	4b37      	ldr	r3, [pc, #220]	; (800432c <HAL_RCC_OscConfig+0x270>)
 8004250:	681b      	ldr	r3, [r3, #0]
 8004252:	4a36      	ldr	r2, [pc, #216]	; (800432c <HAL_RCC_OscConfig+0x270>)
 8004254:	f043 0308 	orr.w	r3, r3, #8
 8004258:	6013      	str	r3, [r2, #0]
 800425a:	4b34      	ldr	r3, [pc, #208]	; (800432c <HAL_RCC_OscConfig+0x270>)
 800425c:	681b      	ldr	r3, [r3, #0]
 800425e:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004262:	687b      	ldr	r3, [r7, #4]
 8004264:	6a1b      	ldr	r3, [r3, #32]
 8004266:	4931      	ldr	r1, [pc, #196]	; (800432c <HAL_RCC_OscConfig+0x270>)
 8004268:	4313      	orrs	r3, r2
 800426a:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800426c:	4b2f      	ldr	r3, [pc, #188]	; (800432c <HAL_RCC_OscConfig+0x270>)
 800426e:	685b      	ldr	r3, [r3, #4]
 8004270:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8004274:	687b      	ldr	r3, [r7, #4]
 8004276:	69db      	ldr	r3, [r3, #28]
 8004278:	021b      	lsls	r3, r3, #8
 800427a:	492c      	ldr	r1, [pc, #176]	; (800432c <HAL_RCC_OscConfig+0x270>)
 800427c:	4313      	orrs	r3, r2
 800427e:	604b      	str	r3, [r1, #4]
 8004280:	e01a      	b.n	80042b8 <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8004282:	4b2a      	ldr	r3, [pc, #168]	; (800432c <HAL_RCC_OscConfig+0x270>)
 8004284:	681b      	ldr	r3, [r3, #0]
 8004286:	4a29      	ldr	r2, [pc, #164]	; (800432c <HAL_RCC_OscConfig+0x270>)
 8004288:	f023 0301 	bic.w	r3, r3, #1
 800428c:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 800428e:	f7fe f929 	bl	80024e4 <HAL_GetTick>
 8004292:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8004294:	e008      	b.n	80042a8 <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8004296:	f7fe f925 	bl	80024e4 <HAL_GetTick>
 800429a:	4602      	mov	r2, r0
 800429c:	693b      	ldr	r3, [r7, #16]
 800429e:	1ad3      	subs	r3, r2, r3
 80042a0:	2b02      	cmp	r3, #2
 80042a2:	d901      	bls.n	80042a8 <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 80042a4:	2303      	movs	r3, #3
 80042a6:	e2dd      	b.n	8004864 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80042a8:	4b20      	ldr	r3, [pc, #128]	; (800432c <HAL_RCC_OscConfig+0x270>)
 80042aa:	681b      	ldr	r3, [r3, #0]
 80042ac:	f003 0302 	and.w	r3, r3, #2
 80042b0:	2b00      	cmp	r3, #0
 80042b2:	d1f0      	bne.n	8004296 <HAL_RCC_OscConfig+0x1da>
 80042b4:	e000      	b.n	80042b8 <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80042b6:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80042b8:	687b      	ldr	r3, [r7, #4]
 80042ba:	681b      	ldr	r3, [r3, #0]
 80042bc:	f003 0301 	and.w	r3, r3, #1
 80042c0:	2b00      	cmp	r3, #0
 80042c2:	d074      	beq.n	80043ae <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 80042c4:	69bb      	ldr	r3, [r7, #24]
 80042c6:	2b08      	cmp	r3, #8
 80042c8:	d005      	beq.n	80042d6 <HAL_RCC_OscConfig+0x21a>
 80042ca:	69bb      	ldr	r3, [r7, #24]
 80042cc:	2b0c      	cmp	r3, #12
 80042ce:	d10e      	bne.n	80042ee <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 80042d0:	697b      	ldr	r3, [r7, #20]
 80042d2:	2b03      	cmp	r3, #3
 80042d4:	d10b      	bne.n	80042ee <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80042d6:	4b15      	ldr	r3, [pc, #84]	; (800432c <HAL_RCC_OscConfig+0x270>)
 80042d8:	681b      	ldr	r3, [r3, #0]
 80042da:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80042de:	2b00      	cmp	r3, #0
 80042e0:	d064      	beq.n	80043ac <HAL_RCC_OscConfig+0x2f0>
 80042e2:	687b      	ldr	r3, [r7, #4]
 80042e4:	685b      	ldr	r3, [r3, #4]
 80042e6:	2b00      	cmp	r3, #0
 80042e8:	d160      	bne.n	80043ac <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 80042ea:	2301      	movs	r3, #1
 80042ec:	e2ba      	b.n	8004864 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80042ee:	687b      	ldr	r3, [r7, #4]
 80042f0:	685b      	ldr	r3, [r3, #4]
 80042f2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80042f6:	d106      	bne.n	8004306 <HAL_RCC_OscConfig+0x24a>
 80042f8:	4b0c      	ldr	r3, [pc, #48]	; (800432c <HAL_RCC_OscConfig+0x270>)
 80042fa:	681b      	ldr	r3, [r3, #0]
 80042fc:	4a0b      	ldr	r2, [pc, #44]	; (800432c <HAL_RCC_OscConfig+0x270>)
 80042fe:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004302:	6013      	str	r3, [r2, #0]
 8004304:	e026      	b.n	8004354 <HAL_RCC_OscConfig+0x298>
 8004306:	687b      	ldr	r3, [r7, #4]
 8004308:	685b      	ldr	r3, [r3, #4]
 800430a:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800430e:	d115      	bne.n	800433c <HAL_RCC_OscConfig+0x280>
 8004310:	4b06      	ldr	r3, [pc, #24]	; (800432c <HAL_RCC_OscConfig+0x270>)
 8004312:	681b      	ldr	r3, [r3, #0]
 8004314:	4a05      	ldr	r2, [pc, #20]	; (800432c <HAL_RCC_OscConfig+0x270>)
 8004316:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800431a:	6013      	str	r3, [r2, #0]
 800431c:	4b03      	ldr	r3, [pc, #12]	; (800432c <HAL_RCC_OscConfig+0x270>)
 800431e:	681b      	ldr	r3, [r3, #0]
 8004320:	4a02      	ldr	r2, [pc, #8]	; (800432c <HAL_RCC_OscConfig+0x270>)
 8004322:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004326:	6013      	str	r3, [r2, #0]
 8004328:	e014      	b.n	8004354 <HAL_RCC_OscConfig+0x298>
 800432a:	bf00      	nop
 800432c:	40021000 	.word	0x40021000
 8004330:	080092d8 	.word	0x080092d8
 8004334:	20000034 	.word	0x20000034
 8004338:	20000038 	.word	0x20000038
 800433c:	4ba0      	ldr	r3, [pc, #640]	; (80045c0 <HAL_RCC_OscConfig+0x504>)
 800433e:	681b      	ldr	r3, [r3, #0]
 8004340:	4a9f      	ldr	r2, [pc, #636]	; (80045c0 <HAL_RCC_OscConfig+0x504>)
 8004342:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004346:	6013      	str	r3, [r2, #0]
 8004348:	4b9d      	ldr	r3, [pc, #628]	; (80045c0 <HAL_RCC_OscConfig+0x504>)
 800434a:	681b      	ldr	r3, [r3, #0]
 800434c:	4a9c      	ldr	r2, [pc, #624]	; (80045c0 <HAL_RCC_OscConfig+0x504>)
 800434e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004352:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8004354:	687b      	ldr	r3, [r7, #4]
 8004356:	685b      	ldr	r3, [r3, #4]
 8004358:	2b00      	cmp	r3, #0
 800435a:	d013      	beq.n	8004384 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800435c:	f7fe f8c2 	bl	80024e4 <HAL_GetTick>
 8004360:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004362:	e008      	b.n	8004376 <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004364:	f7fe f8be 	bl	80024e4 <HAL_GetTick>
 8004368:	4602      	mov	r2, r0
 800436a:	693b      	ldr	r3, [r7, #16]
 800436c:	1ad3      	subs	r3, r2, r3
 800436e:	2b64      	cmp	r3, #100	; 0x64
 8004370:	d901      	bls.n	8004376 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8004372:	2303      	movs	r3, #3
 8004374:	e276      	b.n	8004864 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004376:	4b92      	ldr	r3, [pc, #584]	; (80045c0 <HAL_RCC_OscConfig+0x504>)
 8004378:	681b      	ldr	r3, [r3, #0]
 800437a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800437e:	2b00      	cmp	r3, #0
 8004380:	d0f0      	beq.n	8004364 <HAL_RCC_OscConfig+0x2a8>
 8004382:	e014      	b.n	80043ae <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004384:	f7fe f8ae 	bl	80024e4 <HAL_GetTick>
 8004388:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800438a:	e008      	b.n	800439e <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800438c:	f7fe f8aa 	bl	80024e4 <HAL_GetTick>
 8004390:	4602      	mov	r2, r0
 8004392:	693b      	ldr	r3, [r7, #16]
 8004394:	1ad3      	subs	r3, r2, r3
 8004396:	2b64      	cmp	r3, #100	; 0x64
 8004398:	d901      	bls.n	800439e <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 800439a:	2303      	movs	r3, #3
 800439c:	e262      	b.n	8004864 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800439e:	4b88      	ldr	r3, [pc, #544]	; (80045c0 <HAL_RCC_OscConfig+0x504>)
 80043a0:	681b      	ldr	r3, [r3, #0]
 80043a2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80043a6:	2b00      	cmp	r3, #0
 80043a8:	d1f0      	bne.n	800438c <HAL_RCC_OscConfig+0x2d0>
 80043aa:	e000      	b.n	80043ae <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80043ac:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80043ae:	687b      	ldr	r3, [r7, #4]
 80043b0:	681b      	ldr	r3, [r3, #0]
 80043b2:	f003 0302 	and.w	r3, r3, #2
 80043b6:	2b00      	cmp	r3, #0
 80043b8:	d060      	beq.n	800447c <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 80043ba:	69bb      	ldr	r3, [r7, #24]
 80043bc:	2b04      	cmp	r3, #4
 80043be:	d005      	beq.n	80043cc <HAL_RCC_OscConfig+0x310>
 80043c0:	69bb      	ldr	r3, [r7, #24]
 80043c2:	2b0c      	cmp	r3, #12
 80043c4:	d119      	bne.n	80043fa <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 80043c6:	697b      	ldr	r3, [r7, #20]
 80043c8:	2b02      	cmp	r3, #2
 80043ca:	d116      	bne.n	80043fa <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80043cc:	4b7c      	ldr	r3, [pc, #496]	; (80045c0 <HAL_RCC_OscConfig+0x504>)
 80043ce:	681b      	ldr	r3, [r3, #0]
 80043d0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80043d4:	2b00      	cmp	r3, #0
 80043d6:	d005      	beq.n	80043e4 <HAL_RCC_OscConfig+0x328>
 80043d8:	687b      	ldr	r3, [r7, #4]
 80043da:	68db      	ldr	r3, [r3, #12]
 80043dc:	2b00      	cmp	r3, #0
 80043de:	d101      	bne.n	80043e4 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 80043e0:	2301      	movs	r3, #1
 80043e2:	e23f      	b.n	8004864 <HAL_RCC_OscConfig+0x7a8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80043e4:	4b76      	ldr	r3, [pc, #472]	; (80045c0 <HAL_RCC_OscConfig+0x504>)
 80043e6:	685b      	ldr	r3, [r3, #4]
 80043e8:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 80043ec:	687b      	ldr	r3, [r7, #4]
 80043ee:	691b      	ldr	r3, [r3, #16]
 80043f0:	061b      	lsls	r3, r3, #24
 80043f2:	4973      	ldr	r1, [pc, #460]	; (80045c0 <HAL_RCC_OscConfig+0x504>)
 80043f4:	4313      	orrs	r3, r2
 80043f6:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80043f8:	e040      	b.n	800447c <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80043fa:	687b      	ldr	r3, [r7, #4]
 80043fc:	68db      	ldr	r3, [r3, #12]
 80043fe:	2b00      	cmp	r3, #0
 8004400:	d023      	beq.n	800444a <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004402:	4b6f      	ldr	r3, [pc, #444]	; (80045c0 <HAL_RCC_OscConfig+0x504>)
 8004404:	681b      	ldr	r3, [r3, #0]
 8004406:	4a6e      	ldr	r2, [pc, #440]	; (80045c0 <HAL_RCC_OscConfig+0x504>)
 8004408:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800440c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800440e:	f7fe f869 	bl	80024e4 <HAL_GetTick>
 8004412:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004414:	e008      	b.n	8004428 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004416:	f7fe f865 	bl	80024e4 <HAL_GetTick>
 800441a:	4602      	mov	r2, r0
 800441c:	693b      	ldr	r3, [r7, #16]
 800441e:	1ad3      	subs	r3, r2, r3
 8004420:	2b02      	cmp	r3, #2
 8004422:	d901      	bls.n	8004428 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8004424:	2303      	movs	r3, #3
 8004426:	e21d      	b.n	8004864 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004428:	4b65      	ldr	r3, [pc, #404]	; (80045c0 <HAL_RCC_OscConfig+0x504>)
 800442a:	681b      	ldr	r3, [r3, #0]
 800442c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004430:	2b00      	cmp	r3, #0
 8004432:	d0f0      	beq.n	8004416 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004434:	4b62      	ldr	r3, [pc, #392]	; (80045c0 <HAL_RCC_OscConfig+0x504>)
 8004436:	685b      	ldr	r3, [r3, #4]
 8004438:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 800443c:	687b      	ldr	r3, [r7, #4]
 800443e:	691b      	ldr	r3, [r3, #16]
 8004440:	061b      	lsls	r3, r3, #24
 8004442:	495f      	ldr	r1, [pc, #380]	; (80045c0 <HAL_RCC_OscConfig+0x504>)
 8004444:	4313      	orrs	r3, r2
 8004446:	604b      	str	r3, [r1, #4]
 8004448:	e018      	b.n	800447c <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800444a:	4b5d      	ldr	r3, [pc, #372]	; (80045c0 <HAL_RCC_OscConfig+0x504>)
 800444c:	681b      	ldr	r3, [r3, #0]
 800444e:	4a5c      	ldr	r2, [pc, #368]	; (80045c0 <HAL_RCC_OscConfig+0x504>)
 8004450:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004454:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004456:	f7fe f845 	bl	80024e4 <HAL_GetTick>
 800445a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800445c:	e008      	b.n	8004470 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800445e:	f7fe f841 	bl	80024e4 <HAL_GetTick>
 8004462:	4602      	mov	r2, r0
 8004464:	693b      	ldr	r3, [r7, #16]
 8004466:	1ad3      	subs	r3, r2, r3
 8004468:	2b02      	cmp	r3, #2
 800446a:	d901      	bls.n	8004470 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 800446c:	2303      	movs	r3, #3
 800446e:	e1f9      	b.n	8004864 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8004470:	4b53      	ldr	r3, [pc, #332]	; (80045c0 <HAL_RCC_OscConfig+0x504>)
 8004472:	681b      	ldr	r3, [r3, #0]
 8004474:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004478:	2b00      	cmp	r3, #0
 800447a:	d1f0      	bne.n	800445e <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800447c:	687b      	ldr	r3, [r7, #4]
 800447e:	681b      	ldr	r3, [r3, #0]
 8004480:	f003 0308 	and.w	r3, r3, #8
 8004484:	2b00      	cmp	r3, #0
 8004486:	d03c      	beq.n	8004502 <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8004488:	687b      	ldr	r3, [r7, #4]
 800448a:	695b      	ldr	r3, [r3, #20]
 800448c:	2b00      	cmp	r3, #0
 800448e:	d01c      	beq.n	80044ca <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004490:	4b4b      	ldr	r3, [pc, #300]	; (80045c0 <HAL_RCC_OscConfig+0x504>)
 8004492:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004496:	4a4a      	ldr	r2, [pc, #296]	; (80045c0 <HAL_RCC_OscConfig+0x504>)
 8004498:	f043 0301 	orr.w	r3, r3, #1
 800449c:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80044a0:	f7fe f820 	bl	80024e4 <HAL_GetTick>
 80044a4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80044a6:	e008      	b.n	80044ba <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80044a8:	f7fe f81c 	bl	80024e4 <HAL_GetTick>
 80044ac:	4602      	mov	r2, r0
 80044ae:	693b      	ldr	r3, [r7, #16]
 80044b0:	1ad3      	subs	r3, r2, r3
 80044b2:	2b02      	cmp	r3, #2
 80044b4:	d901      	bls.n	80044ba <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 80044b6:	2303      	movs	r3, #3
 80044b8:	e1d4      	b.n	8004864 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80044ba:	4b41      	ldr	r3, [pc, #260]	; (80045c0 <HAL_RCC_OscConfig+0x504>)
 80044bc:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80044c0:	f003 0302 	and.w	r3, r3, #2
 80044c4:	2b00      	cmp	r3, #0
 80044c6:	d0ef      	beq.n	80044a8 <HAL_RCC_OscConfig+0x3ec>
 80044c8:	e01b      	b.n	8004502 <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80044ca:	4b3d      	ldr	r3, [pc, #244]	; (80045c0 <HAL_RCC_OscConfig+0x504>)
 80044cc:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80044d0:	4a3b      	ldr	r2, [pc, #236]	; (80045c0 <HAL_RCC_OscConfig+0x504>)
 80044d2:	f023 0301 	bic.w	r3, r3, #1
 80044d6:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80044da:	f7fe f803 	bl	80024e4 <HAL_GetTick>
 80044de:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80044e0:	e008      	b.n	80044f4 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80044e2:	f7fd ffff 	bl	80024e4 <HAL_GetTick>
 80044e6:	4602      	mov	r2, r0
 80044e8:	693b      	ldr	r3, [r7, #16]
 80044ea:	1ad3      	subs	r3, r2, r3
 80044ec:	2b02      	cmp	r3, #2
 80044ee:	d901      	bls.n	80044f4 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 80044f0:	2303      	movs	r3, #3
 80044f2:	e1b7      	b.n	8004864 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80044f4:	4b32      	ldr	r3, [pc, #200]	; (80045c0 <HAL_RCC_OscConfig+0x504>)
 80044f6:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80044fa:	f003 0302 	and.w	r3, r3, #2
 80044fe:	2b00      	cmp	r3, #0
 8004500:	d1ef      	bne.n	80044e2 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004502:	687b      	ldr	r3, [r7, #4]
 8004504:	681b      	ldr	r3, [r3, #0]
 8004506:	f003 0304 	and.w	r3, r3, #4
 800450a:	2b00      	cmp	r3, #0
 800450c:	f000 80a6 	beq.w	800465c <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004510:	2300      	movs	r3, #0
 8004512:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8004514:	4b2a      	ldr	r3, [pc, #168]	; (80045c0 <HAL_RCC_OscConfig+0x504>)
 8004516:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004518:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800451c:	2b00      	cmp	r3, #0
 800451e:	d10d      	bne.n	800453c <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004520:	4b27      	ldr	r3, [pc, #156]	; (80045c0 <HAL_RCC_OscConfig+0x504>)
 8004522:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004524:	4a26      	ldr	r2, [pc, #152]	; (80045c0 <HAL_RCC_OscConfig+0x504>)
 8004526:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800452a:	6593      	str	r3, [r2, #88]	; 0x58
 800452c:	4b24      	ldr	r3, [pc, #144]	; (80045c0 <HAL_RCC_OscConfig+0x504>)
 800452e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004530:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004534:	60bb      	str	r3, [r7, #8]
 8004536:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004538:	2301      	movs	r3, #1
 800453a:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800453c:	4b21      	ldr	r3, [pc, #132]	; (80045c4 <HAL_RCC_OscConfig+0x508>)
 800453e:	681b      	ldr	r3, [r3, #0]
 8004540:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004544:	2b00      	cmp	r3, #0
 8004546:	d118      	bne.n	800457a <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8004548:	4b1e      	ldr	r3, [pc, #120]	; (80045c4 <HAL_RCC_OscConfig+0x508>)
 800454a:	681b      	ldr	r3, [r3, #0]
 800454c:	4a1d      	ldr	r2, [pc, #116]	; (80045c4 <HAL_RCC_OscConfig+0x508>)
 800454e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004552:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004554:	f7fd ffc6 	bl	80024e4 <HAL_GetTick>
 8004558:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800455a:	e008      	b.n	800456e <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800455c:	f7fd ffc2 	bl	80024e4 <HAL_GetTick>
 8004560:	4602      	mov	r2, r0
 8004562:	693b      	ldr	r3, [r7, #16]
 8004564:	1ad3      	subs	r3, r2, r3
 8004566:	2b02      	cmp	r3, #2
 8004568:	d901      	bls.n	800456e <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 800456a:	2303      	movs	r3, #3
 800456c:	e17a      	b.n	8004864 <HAL_RCC_OscConfig+0x7a8>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800456e:	4b15      	ldr	r3, [pc, #84]	; (80045c4 <HAL_RCC_OscConfig+0x508>)
 8004570:	681b      	ldr	r3, [r3, #0]
 8004572:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004576:	2b00      	cmp	r3, #0
 8004578:	d0f0      	beq.n	800455c <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800457a:	687b      	ldr	r3, [r7, #4]
 800457c:	689b      	ldr	r3, [r3, #8]
 800457e:	2b01      	cmp	r3, #1
 8004580:	d108      	bne.n	8004594 <HAL_RCC_OscConfig+0x4d8>
 8004582:	4b0f      	ldr	r3, [pc, #60]	; (80045c0 <HAL_RCC_OscConfig+0x504>)
 8004584:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004588:	4a0d      	ldr	r2, [pc, #52]	; (80045c0 <HAL_RCC_OscConfig+0x504>)
 800458a:	f043 0301 	orr.w	r3, r3, #1
 800458e:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8004592:	e029      	b.n	80045e8 <HAL_RCC_OscConfig+0x52c>
 8004594:	687b      	ldr	r3, [r7, #4]
 8004596:	689b      	ldr	r3, [r3, #8]
 8004598:	2b05      	cmp	r3, #5
 800459a:	d115      	bne.n	80045c8 <HAL_RCC_OscConfig+0x50c>
 800459c:	4b08      	ldr	r3, [pc, #32]	; (80045c0 <HAL_RCC_OscConfig+0x504>)
 800459e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80045a2:	4a07      	ldr	r2, [pc, #28]	; (80045c0 <HAL_RCC_OscConfig+0x504>)
 80045a4:	f043 0304 	orr.w	r3, r3, #4
 80045a8:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80045ac:	4b04      	ldr	r3, [pc, #16]	; (80045c0 <HAL_RCC_OscConfig+0x504>)
 80045ae:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80045b2:	4a03      	ldr	r2, [pc, #12]	; (80045c0 <HAL_RCC_OscConfig+0x504>)
 80045b4:	f043 0301 	orr.w	r3, r3, #1
 80045b8:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80045bc:	e014      	b.n	80045e8 <HAL_RCC_OscConfig+0x52c>
 80045be:	bf00      	nop
 80045c0:	40021000 	.word	0x40021000
 80045c4:	40007000 	.word	0x40007000
 80045c8:	4b9c      	ldr	r3, [pc, #624]	; (800483c <HAL_RCC_OscConfig+0x780>)
 80045ca:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80045ce:	4a9b      	ldr	r2, [pc, #620]	; (800483c <HAL_RCC_OscConfig+0x780>)
 80045d0:	f023 0301 	bic.w	r3, r3, #1
 80045d4:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80045d8:	4b98      	ldr	r3, [pc, #608]	; (800483c <HAL_RCC_OscConfig+0x780>)
 80045da:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80045de:	4a97      	ldr	r2, [pc, #604]	; (800483c <HAL_RCC_OscConfig+0x780>)
 80045e0:	f023 0304 	bic.w	r3, r3, #4
 80045e4:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80045e8:	687b      	ldr	r3, [r7, #4]
 80045ea:	689b      	ldr	r3, [r3, #8]
 80045ec:	2b00      	cmp	r3, #0
 80045ee:	d016      	beq.n	800461e <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80045f0:	f7fd ff78 	bl	80024e4 <HAL_GetTick>
 80045f4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80045f6:	e00a      	b.n	800460e <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80045f8:	f7fd ff74 	bl	80024e4 <HAL_GetTick>
 80045fc:	4602      	mov	r2, r0
 80045fe:	693b      	ldr	r3, [r7, #16]
 8004600:	1ad3      	subs	r3, r2, r3
 8004602:	f241 3288 	movw	r2, #5000	; 0x1388
 8004606:	4293      	cmp	r3, r2
 8004608:	d901      	bls.n	800460e <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 800460a:	2303      	movs	r3, #3
 800460c:	e12a      	b.n	8004864 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800460e:	4b8b      	ldr	r3, [pc, #556]	; (800483c <HAL_RCC_OscConfig+0x780>)
 8004610:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004614:	f003 0302 	and.w	r3, r3, #2
 8004618:	2b00      	cmp	r3, #0
 800461a:	d0ed      	beq.n	80045f8 <HAL_RCC_OscConfig+0x53c>
 800461c:	e015      	b.n	800464a <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800461e:	f7fd ff61 	bl	80024e4 <HAL_GetTick>
 8004622:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8004624:	e00a      	b.n	800463c <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004626:	f7fd ff5d 	bl	80024e4 <HAL_GetTick>
 800462a:	4602      	mov	r2, r0
 800462c:	693b      	ldr	r3, [r7, #16]
 800462e:	1ad3      	subs	r3, r2, r3
 8004630:	f241 3288 	movw	r2, #5000	; 0x1388
 8004634:	4293      	cmp	r3, r2
 8004636:	d901      	bls.n	800463c <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8004638:	2303      	movs	r3, #3
 800463a:	e113      	b.n	8004864 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800463c:	4b7f      	ldr	r3, [pc, #508]	; (800483c <HAL_RCC_OscConfig+0x780>)
 800463e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004642:	f003 0302 	and.w	r3, r3, #2
 8004646:	2b00      	cmp	r3, #0
 8004648:	d1ed      	bne.n	8004626 <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800464a:	7ffb      	ldrb	r3, [r7, #31]
 800464c:	2b01      	cmp	r3, #1
 800464e:	d105      	bne.n	800465c <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004650:	4b7a      	ldr	r3, [pc, #488]	; (800483c <HAL_RCC_OscConfig+0x780>)
 8004652:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004654:	4a79      	ldr	r2, [pc, #484]	; (800483c <HAL_RCC_OscConfig+0x780>)
 8004656:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800465a:	6593      	str	r3, [r2, #88]	; 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 800465c:	687b      	ldr	r3, [r7, #4]
 800465e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004660:	2b00      	cmp	r3, #0
 8004662:	f000 80fe 	beq.w	8004862 <HAL_RCC_OscConfig+0x7a6>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8004666:	687b      	ldr	r3, [r7, #4]
 8004668:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800466a:	2b02      	cmp	r3, #2
 800466c:	f040 80d0 	bne.w	8004810 <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8004670:	4b72      	ldr	r3, [pc, #456]	; (800483c <HAL_RCC_OscConfig+0x780>)
 8004672:	68db      	ldr	r3, [r3, #12]
 8004674:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8004676:	697b      	ldr	r3, [r7, #20]
 8004678:	f003 0203 	and.w	r2, r3, #3
 800467c:	687b      	ldr	r3, [r7, #4]
 800467e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004680:	429a      	cmp	r2, r3
 8004682:	d130      	bne.n	80046e6 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8004684:	697b      	ldr	r3, [r7, #20]
 8004686:	f003 0270 	and.w	r2, r3, #112	; 0x70
 800468a:	687b      	ldr	r3, [r7, #4]
 800468c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800468e:	3b01      	subs	r3, #1
 8004690:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8004692:	429a      	cmp	r2, r3
 8004694:	d127      	bne.n	80046e6 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8004696:	697b      	ldr	r3, [r7, #20]
 8004698:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 800469c:	687b      	ldr	r3, [r7, #4]
 800469e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80046a0:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80046a2:	429a      	cmp	r2, r3
 80046a4:	d11f      	bne.n	80046e6 <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 80046a6:	697b      	ldr	r3, [r7, #20]
 80046a8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80046ac:	687a      	ldr	r2, [r7, #4]
 80046ae:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80046b0:	2a07      	cmp	r2, #7
 80046b2:	bf14      	ite	ne
 80046b4:	2201      	movne	r2, #1
 80046b6:	2200      	moveq	r2, #0
 80046b8:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80046ba:	4293      	cmp	r3, r2
 80046bc:	d113      	bne.n	80046e6 <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80046be:	697b      	ldr	r3, [r7, #20]
 80046c0:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 80046c4:	687b      	ldr	r3, [r7, #4]
 80046c6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80046c8:	085b      	lsrs	r3, r3, #1
 80046ca:	3b01      	subs	r3, #1
 80046cc:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 80046ce:	429a      	cmp	r2, r3
 80046d0:	d109      	bne.n	80046e6 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 80046d2:	697b      	ldr	r3, [r7, #20]
 80046d4:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 80046d8:	687b      	ldr	r3, [r7, #4]
 80046da:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80046dc:	085b      	lsrs	r3, r3, #1
 80046de:	3b01      	subs	r3, #1
 80046e0:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80046e2:	429a      	cmp	r2, r3
 80046e4:	d06e      	beq.n	80047c4 <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 80046e6:	69bb      	ldr	r3, [r7, #24]
 80046e8:	2b0c      	cmp	r3, #12
 80046ea:	d069      	beq.n	80047c0 <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 80046ec:	4b53      	ldr	r3, [pc, #332]	; (800483c <HAL_RCC_OscConfig+0x780>)
 80046ee:	681b      	ldr	r3, [r3, #0]
 80046f0:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80046f4:	2b00      	cmp	r3, #0
 80046f6:	d105      	bne.n	8004704 <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 80046f8:	4b50      	ldr	r3, [pc, #320]	; (800483c <HAL_RCC_OscConfig+0x780>)
 80046fa:	681b      	ldr	r3, [r3, #0]
 80046fc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004700:	2b00      	cmp	r3, #0
 8004702:	d001      	beq.n	8004708 <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 8004704:	2301      	movs	r3, #1
 8004706:	e0ad      	b.n	8004864 <HAL_RCC_OscConfig+0x7a8>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8004708:	4b4c      	ldr	r3, [pc, #304]	; (800483c <HAL_RCC_OscConfig+0x780>)
 800470a:	681b      	ldr	r3, [r3, #0]
 800470c:	4a4b      	ldr	r2, [pc, #300]	; (800483c <HAL_RCC_OscConfig+0x780>)
 800470e:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8004712:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8004714:	f7fd fee6 	bl	80024e4 <HAL_GetTick>
 8004718:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800471a:	e008      	b.n	800472e <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800471c:	f7fd fee2 	bl	80024e4 <HAL_GetTick>
 8004720:	4602      	mov	r2, r0
 8004722:	693b      	ldr	r3, [r7, #16]
 8004724:	1ad3      	subs	r3, r2, r3
 8004726:	2b02      	cmp	r3, #2
 8004728:	d901      	bls.n	800472e <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 800472a:	2303      	movs	r3, #3
 800472c:	e09a      	b.n	8004864 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800472e:	4b43      	ldr	r3, [pc, #268]	; (800483c <HAL_RCC_OscConfig+0x780>)
 8004730:	681b      	ldr	r3, [r3, #0]
 8004732:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004736:	2b00      	cmp	r3, #0
 8004738:	d1f0      	bne.n	800471c <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800473a:	4b40      	ldr	r3, [pc, #256]	; (800483c <HAL_RCC_OscConfig+0x780>)
 800473c:	68da      	ldr	r2, [r3, #12]
 800473e:	4b40      	ldr	r3, [pc, #256]	; (8004840 <HAL_RCC_OscConfig+0x784>)
 8004740:	4013      	ands	r3, r2
 8004742:	687a      	ldr	r2, [r7, #4]
 8004744:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 8004746:	687a      	ldr	r2, [r7, #4]
 8004748:	6b12      	ldr	r2, [r2, #48]	; 0x30
 800474a:	3a01      	subs	r2, #1
 800474c:	0112      	lsls	r2, r2, #4
 800474e:	4311      	orrs	r1, r2
 8004750:	687a      	ldr	r2, [r7, #4]
 8004752:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8004754:	0212      	lsls	r2, r2, #8
 8004756:	4311      	orrs	r1, r2
 8004758:	687a      	ldr	r2, [r7, #4]
 800475a:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 800475c:	0852      	lsrs	r2, r2, #1
 800475e:	3a01      	subs	r2, #1
 8004760:	0552      	lsls	r2, r2, #21
 8004762:	4311      	orrs	r1, r2
 8004764:	687a      	ldr	r2, [r7, #4]
 8004766:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8004768:	0852      	lsrs	r2, r2, #1
 800476a:	3a01      	subs	r2, #1
 800476c:	0652      	lsls	r2, r2, #25
 800476e:	4311      	orrs	r1, r2
 8004770:	687a      	ldr	r2, [r7, #4]
 8004772:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8004774:	0912      	lsrs	r2, r2, #4
 8004776:	0452      	lsls	r2, r2, #17
 8004778:	430a      	orrs	r2, r1
 800477a:	4930      	ldr	r1, [pc, #192]	; (800483c <HAL_RCC_OscConfig+0x780>)
 800477c:	4313      	orrs	r3, r2
 800477e:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8004780:	4b2e      	ldr	r3, [pc, #184]	; (800483c <HAL_RCC_OscConfig+0x780>)
 8004782:	681b      	ldr	r3, [r3, #0]
 8004784:	4a2d      	ldr	r2, [pc, #180]	; (800483c <HAL_RCC_OscConfig+0x780>)
 8004786:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800478a:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800478c:	4b2b      	ldr	r3, [pc, #172]	; (800483c <HAL_RCC_OscConfig+0x780>)
 800478e:	68db      	ldr	r3, [r3, #12]
 8004790:	4a2a      	ldr	r2, [pc, #168]	; (800483c <HAL_RCC_OscConfig+0x780>)
 8004792:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8004796:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8004798:	f7fd fea4 	bl	80024e4 <HAL_GetTick>
 800479c:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800479e:	e008      	b.n	80047b2 <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80047a0:	f7fd fea0 	bl	80024e4 <HAL_GetTick>
 80047a4:	4602      	mov	r2, r0
 80047a6:	693b      	ldr	r3, [r7, #16]
 80047a8:	1ad3      	subs	r3, r2, r3
 80047aa:	2b02      	cmp	r3, #2
 80047ac:	d901      	bls.n	80047b2 <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 80047ae:	2303      	movs	r3, #3
 80047b0:	e058      	b.n	8004864 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80047b2:	4b22      	ldr	r3, [pc, #136]	; (800483c <HAL_RCC_OscConfig+0x780>)
 80047b4:	681b      	ldr	r3, [r3, #0]
 80047b6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80047ba:	2b00      	cmp	r3, #0
 80047bc:	d0f0      	beq.n	80047a0 <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 80047be:	e050      	b.n	8004862 <HAL_RCC_OscConfig+0x7a6>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 80047c0:	2301      	movs	r3, #1
 80047c2:	e04f      	b.n	8004864 <HAL_RCC_OscConfig+0x7a8>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80047c4:	4b1d      	ldr	r3, [pc, #116]	; (800483c <HAL_RCC_OscConfig+0x780>)
 80047c6:	681b      	ldr	r3, [r3, #0]
 80047c8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80047cc:	2b00      	cmp	r3, #0
 80047ce:	d148      	bne.n	8004862 <HAL_RCC_OscConfig+0x7a6>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 80047d0:	4b1a      	ldr	r3, [pc, #104]	; (800483c <HAL_RCC_OscConfig+0x780>)
 80047d2:	681b      	ldr	r3, [r3, #0]
 80047d4:	4a19      	ldr	r2, [pc, #100]	; (800483c <HAL_RCC_OscConfig+0x780>)
 80047d6:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80047da:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80047dc:	4b17      	ldr	r3, [pc, #92]	; (800483c <HAL_RCC_OscConfig+0x780>)
 80047de:	68db      	ldr	r3, [r3, #12]
 80047e0:	4a16      	ldr	r2, [pc, #88]	; (800483c <HAL_RCC_OscConfig+0x780>)
 80047e2:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80047e6:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 80047e8:	f7fd fe7c 	bl	80024e4 <HAL_GetTick>
 80047ec:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80047ee:	e008      	b.n	8004802 <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80047f0:	f7fd fe78 	bl	80024e4 <HAL_GetTick>
 80047f4:	4602      	mov	r2, r0
 80047f6:	693b      	ldr	r3, [r7, #16]
 80047f8:	1ad3      	subs	r3, r2, r3
 80047fa:	2b02      	cmp	r3, #2
 80047fc:	d901      	bls.n	8004802 <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 80047fe:	2303      	movs	r3, #3
 8004800:	e030      	b.n	8004864 <HAL_RCC_OscConfig+0x7a8>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004802:	4b0e      	ldr	r3, [pc, #56]	; (800483c <HAL_RCC_OscConfig+0x780>)
 8004804:	681b      	ldr	r3, [r3, #0]
 8004806:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800480a:	2b00      	cmp	r3, #0
 800480c:	d0f0      	beq.n	80047f0 <HAL_RCC_OscConfig+0x734>
 800480e:	e028      	b.n	8004862 <HAL_RCC_OscConfig+0x7a6>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8004810:	69bb      	ldr	r3, [r7, #24]
 8004812:	2b0c      	cmp	r3, #12
 8004814:	d023      	beq.n	800485e <HAL_RCC_OscConfig+0x7a2>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004816:	4b09      	ldr	r3, [pc, #36]	; (800483c <HAL_RCC_OscConfig+0x780>)
 8004818:	681b      	ldr	r3, [r3, #0]
 800481a:	4a08      	ldr	r2, [pc, #32]	; (800483c <HAL_RCC_OscConfig+0x780>)
 800481c:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8004820:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004822:	f7fd fe5f 	bl	80024e4 <HAL_GetTick>
 8004826:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004828:	e00c      	b.n	8004844 <HAL_RCC_OscConfig+0x788>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800482a:	f7fd fe5b 	bl	80024e4 <HAL_GetTick>
 800482e:	4602      	mov	r2, r0
 8004830:	693b      	ldr	r3, [r7, #16]
 8004832:	1ad3      	subs	r3, r2, r3
 8004834:	2b02      	cmp	r3, #2
 8004836:	d905      	bls.n	8004844 <HAL_RCC_OscConfig+0x788>
          {
            return HAL_TIMEOUT;
 8004838:	2303      	movs	r3, #3
 800483a:	e013      	b.n	8004864 <HAL_RCC_OscConfig+0x7a8>
 800483c:	40021000 	.word	0x40021000
 8004840:	f99d808c 	.word	0xf99d808c
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004844:	4b09      	ldr	r3, [pc, #36]	; (800486c <HAL_RCC_OscConfig+0x7b0>)
 8004846:	681b      	ldr	r3, [r3, #0]
 8004848:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800484c:	2b00      	cmp	r3, #0
 800484e:	d1ec      	bne.n	800482a <HAL_RCC_OscConfig+0x76e>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8004850:	4b06      	ldr	r3, [pc, #24]	; (800486c <HAL_RCC_OscConfig+0x7b0>)
 8004852:	68da      	ldr	r2, [r3, #12]
 8004854:	4905      	ldr	r1, [pc, #20]	; (800486c <HAL_RCC_OscConfig+0x7b0>)
 8004856:	4b06      	ldr	r3, [pc, #24]	; (8004870 <HAL_RCC_OscConfig+0x7b4>)
 8004858:	4013      	ands	r3, r2
 800485a:	60cb      	str	r3, [r1, #12]
 800485c:	e001      	b.n	8004862 <HAL_RCC_OscConfig+0x7a6>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 800485e:	2301      	movs	r3, #1
 8004860:	e000      	b.n	8004864 <HAL_RCC_OscConfig+0x7a8>
      }
    }
  }
  return HAL_OK;
 8004862:	2300      	movs	r3, #0
}
 8004864:	4618      	mov	r0, r3
 8004866:	3720      	adds	r7, #32
 8004868:	46bd      	mov	sp, r7
 800486a:	bd80      	pop	{r7, pc}
 800486c:	40021000 	.word	0x40021000
 8004870:	feeefffc 	.word	0xfeeefffc

08004874 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004874:	b580      	push	{r7, lr}
 8004876:	b084      	sub	sp, #16
 8004878:	af00      	add	r7, sp, #0
 800487a:	6078      	str	r0, [r7, #4]
 800487c:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800487e:	687b      	ldr	r3, [r7, #4]
 8004880:	2b00      	cmp	r3, #0
 8004882:	d101      	bne.n	8004888 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004884:	2301      	movs	r3, #1
 8004886:	e0e7      	b.n	8004a58 <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8004888:	4b75      	ldr	r3, [pc, #468]	; (8004a60 <HAL_RCC_ClockConfig+0x1ec>)
 800488a:	681b      	ldr	r3, [r3, #0]
 800488c:	f003 0307 	and.w	r3, r3, #7
 8004890:	683a      	ldr	r2, [r7, #0]
 8004892:	429a      	cmp	r2, r3
 8004894:	d910      	bls.n	80048b8 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004896:	4b72      	ldr	r3, [pc, #456]	; (8004a60 <HAL_RCC_ClockConfig+0x1ec>)
 8004898:	681b      	ldr	r3, [r3, #0]
 800489a:	f023 0207 	bic.w	r2, r3, #7
 800489e:	4970      	ldr	r1, [pc, #448]	; (8004a60 <HAL_RCC_ClockConfig+0x1ec>)
 80048a0:	683b      	ldr	r3, [r7, #0]
 80048a2:	4313      	orrs	r3, r2
 80048a4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80048a6:	4b6e      	ldr	r3, [pc, #440]	; (8004a60 <HAL_RCC_ClockConfig+0x1ec>)
 80048a8:	681b      	ldr	r3, [r3, #0]
 80048aa:	f003 0307 	and.w	r3, r3, #7
 80048ae:	683a      	ldr	r2, [r7, #0]
 80048b0:	429a      	cmp	r2, r3
 80048b2:	d001      	beq.n	80048b8 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 80048b4:	2301      	movs	r3, #1
 80048b6:	e0cf      	b.n	8004a58 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80048b8:	687b      	ldr	r3, [r7, #4]
 80048ba:	681b      	ldr	r3, [r3, #0]
 80048bc:	f003 0302 	and.w	r3, r3, #2
 80048c0:	2b00      	cmp	r3, #0
 80048c2:	d010      	beq.n	80048e6 <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 80048c4:	687b      	ldr	r3, [r7, #4]
 80048c6:	689a      	ldr	r2, [r3, #8]
 80048c8:	4b66      	ldr	r3, [pc, #408]	; (8004a64 <HAL_RCC_ClockConfig+0x1f0>)
 80048ca:	689b      	ldr	r3, [r3, #8]
 80048cc:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80048d0:	429a      	cmp	r2, r3
 80048d2:	d908      	bls.n	80048e6 <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80048d4:	4b63      	ldr	r3, [pc, #396]	; (8004a64 <HAL_RCC_ClockConfig+0x1f0>)
 80048d6:	689b      	ldr	r3, [r3, #8]
 80048d8:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80048dc:	687b      	ldr	r3, [r7, #4]
 80048de:	689b      	ldr	r3, [r3, #8]
 80048e0:	4960      	ldr	r1, [pc, #384]	; (8004a64 <HAL_RCC_ClockConfig+0x1f0>)
 80048e2:	4313      	orrs	r3, r2
 80048e4:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80048e6:	687b      	ldr	r3, [r7, #4]
 80048e8:	681b      	ldr	r3, [r3, #0]
 80048ea:	f003 0301 	and.w	r3, r3, #1
 80048ee:	2b00      	cmp	r3, #0
 80048f0:	d04c      	beq.n	800498c <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80048f2:	687b      	ldr	r3, [r7, #4]
 80048f4:	685b      	ldr	r3, [r3, #4]
 80048f6:	2b03      	cmp	r3, #3
 80048f8:	d107      	bne.n	800490a <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80048fa:	4b5a      	ldr	r3, [pc, #360]	; (8004a64 <HAL_RCC_ClockConfig+0x1f0>)
 80048fc:	681b      	ldr	r3, [r3, #0]
 80048fe:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004902:	2b00      	cmp	r3, #0
 8004904:	d121      	bne.n	800494a <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 8004906:	2301      	movs	r3, #1
 8004908:	e0a6      	b.n	8004a58 <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800490a:	687b      	ldr	r3, [r7, #4]
 800490c:	685b      	ldr	r3, [r3, #4]
 800490e:	2b02      	cmp	r3, #2
 8004910:	d107      	bne.n	8004922 <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004912:	4b54      	ldr	r3, [pc, #336]	; (8004a64 <HAL_RCC_ClockConfig+0x1f0>)
 8004914:	681b      	ldr	r3, [r3, #0]
 8004916:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800491a:	2b00      	cmp	r3, #0
 800491c:	d115      	bne.n	800494a <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 800491e:	2301      	movs	r3, #1
 8004920:	e09a      	b.n	8004a58 <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8004922:	687b      	ldr	r3, [r7, #4]
 8004924:	685b      	ldr	r3, [r3, #4]
 8004926:	2b00      	cmp	r3, #0
 8004928:	d107      	bne.n	800493a <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800492a:	4b4e      	ldr	r3, [pc, #312]	; (8004a64 <HAL_RCC_ClockConfig+0x1f0>)
 800492c:	681b      	ldr	r3, [r3, #0]
 800492e:	f003 0302 	and.w	r3, r3, #2
 8004932:	2b00      	cmp	r3, #0
 8004934:	d109      	bne.n	800494a <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8004936:	2301      	movs	r3, #1
 8004938:	e08e      	b.n	8004a58 <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800493a:	4b4a      	ldr	r3, [pc, #296]	; (8004a64 <HAL_RCC_ClockConfig+0x1f0>)
 800493c:	681b      	ldr	r3, [r3, #0]
 800493e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004942:	2b00      	cmp	r3, #0
 8004944:	d101      	bne.n	800494a <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8004946:	2301      	movs	r3, #1
 8004948:	e086      	b.n	8004a58 <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800494a:	4b46      	ldr	r3, [pc, #280]	; (8004a64 <HAL_RCC_ClockConfig+0x1f0>)
 800494c:	689b      	ldr	r3, [r3, #8]
 800494e:	f023 0203 	bic.w	r2, r3, #3
 8004952:	687b      	ldr	r3, [r7, #4]
 8004954:	685b      	ldr	r3, [r3, #4]
 8004956:	4943      	ldr	r1, [pc, #268]	; (8004a64 <HAL_RCC_ClockConfig+0x1f0>)
 8004958:	4313      	orrs	r3, r2
 800495a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800495c:	f7fd fdc2 	bl	80024e4 <HAL_GetTick>
 8004960:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004962:	e00a      	b.n	800497a <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004964:	f7fd fdbe 	bl	80024e4 <HAL_GetTick>
 8004968:	4602      	mov	r2, r0
 800496a:	68fb      	ldr	r3, [r7, #12]
 800496c:	1ad3      	subs	r3, r2, r3
 800496e:	f241 3288 	movw	r2, #5000	; 0x1388
 8004972:	4293      	cmp	r3, r2
 8004974:	d901      	bls.n	800497a <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 8004976:	2303      	movs	r3, #3
 8004978:	e06e      	b.n	8004a58 <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800497a:	4b3a      	ldr	r3, [pc, #232]	; (8004a64 <HAL_RCC_ClockConfig+0x1f0>)
 800497c:	689b      	ldr	r3, [r3, #8]
 800497e:	f003 020c 	and.w	r2, r3, #12
 8004982:	687b      	ldr	r3, [r7, #4]
 8004984:	685b      	ldr	r3, [r3, #4]
 8004986:	009b      	lsls	r3, r3, #2
 8004988:	429a      	cmp	r2, r3
 800498a:	d1eb      	bne.n	8004964 <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800498c:	687b      	ldr	r3, [r7, #4]
 800498e:	681b      	ldr	r3, [r3, #0]
 8004990:	f003 0302 	and.w	r3, r3, #2
 8004994:	2b00      	cmp	r3, #0
 8004996:	d010      	beq.n	80049ba <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8004998:	687b      	ldr	r3, [r7, #4]
 800499a:	689a      	ldr	r2, [r3, #8]
 800499c:	4b31      	ldr	r3, [pc, #196]	; (8004a64 <HAL_RCC_ClockConfig+0x1f0>)
 800499e:	689b      	ldr	r3, [r3, #8]
 80049a0:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80049a4:	429a      	cmp	r2, r3
 80049a6:	d208      	bcs.n	80049ba <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80049a8:	4b2e      	ldr	r3, [pc, #184]	; (8004a64 <HAL_RCC_ClockConfig+0x1f0>)
 80049aa:	689b      	ldr	r3, [r3, #8]
 80049ac:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80049b0:	687b      	ldr	r3, [r7, #4]
 80049b2:	689b      	ldr	r3, [r3, #8]
 80049b4:	492b      	ldr	r1, [pc, #172]	; (8004a64 <HAL_RCC_ClockConfig+0x1f0>)
 80049b6:	4313      	orrs	r3, r2
 80049b8:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80049ba:	4b29      	ldr	r3, [pc, #164]	; (8004a60 <HAL_RCC_ClockConfig+0x1ec>)
 80049bc:	681b      	ldr	r3, [r3, #0]
 80049be:	f003 0307 	and.w	r3, r3, #7
 80049c2:	683a      	ldr	r2, [r7, #0]
 80049c4:	429a      	cmp	r2, r3
 80049c6:	d210      	bcs.n	80049ea <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80049c8:	4b25      	ldr	r3, [pc, #148]	; (8004a60 <HAL_RCC_ClockConfig+0x1ec>)
 80049ca:	681b      	ldr	r3, [r3, #0]
 80049cc:	f023 0207 	bic.w	r2, r3, #7
 80049d0:	4923      	ldr	r1, [pc, #140]	; (8004a60 <HAL_RCC_ClockConfig+0x1ec>)
 80049d2:	683b      	ldr	r3, [r7, #0]
 80049d4:	4313      	orrs	r3, r2
 80049d6:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80049d8:	4b21      	ldr	r3, [pc, #132]	; (8004a60 <HAL_RCC_ClockConfig+0x1ec>)
 80049da:	681b      	ldr	r3, [r3, #0]
 80049dc:	f003 0307 	and.w	r3, r3, #7
 80049e0:	683a      	ldr	r2, [r7, #0]
 80049e2:	429a      	cmp	r2, r3
 80049e4:	d001      	beq.n	80049ea <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 80049e6:	2301      	movs	r3, #1
 80049e8:	e036      	b.n	8004a58 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80049ea:	687b      	ldr	r3, [r7, #4]
 80049ec:	681b      	ldr	r3, [r3, #0]
 80049ee:	f003 0304 	and.w	r3, r3, #4
 80049f2:	2b00      	cmp	r3, #0
 80049f4:	d008      	beq.n	8004a08 <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80049f6:	4b1b      	ldr	r3, [pc, #108]	; (8004a64 <HAL_RCC_ClockConfig+0x1f0>)
 80049f8:	689b      	ldr	r3, [r3, #8]
 80049fa:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80049fe:	687b      	ldr	r3, [r7, #4]
 8004a00:	68db      	ldr	r3, [r3, #12]
 8004a02:	4918      	ldr	r1, [pc, #96]	; (8004a64 <HAL_RCC_ClockConfig+0x1f0>)
 8004a04:	4313      	orrs	r3, r2
 8004a06:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004a08:	687b      	ldr	r3, [r7, #4]
 8004a0a:	681b      	ldr	r3, [r3, #0]
 8004a0c:	f003 0308 	and.w	r3, r3, #8
 8004a10:	2b00      	cmp	r3, #0
 8004a12:	d009      	beq.n	8004a28 <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004a14:	4b13      	ldr	r3, [pc, #76]	; (8004a64 <HAL_RCC_ClockConfig+0x1f0>)
 8004a16:	689b      	ldr	r3, [r3, #8]
 8004a18:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8004a1c:	687b      	ldr	r3, [r7, #4]
 8004a1e:	691b      	ldr	r3, [r3, #16]
 8004a20:	00db      	lsls	r3, r3, #3
 8004a22:	4910      	ldr	r1, [pc, #64]	; (8004a64 <HAL_RCC_ClockConfig+0x1f0>)
 8004a24:	4313      	orrs	r3, r2
 8004a26:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8004a28:	f000 f824 	bl	8004a74 <HAL_RCC_GetSysClockFreq>
 8004a2c:	4602      	mov	r2, r0
 8004a2e:	4b0d      	ldr	r3, [pc, #52]	; (8004a64 <HAL_RCC_ClockConfig+0x1f0>)
 8004a30:	689b      	ldr	r3, [r3, #8]
 8004a32:	091b      	lsrs	r3, r3, #4
 8004a34:	f003 030f 	and.w	r3, r3, #15
 8004a38:	490b      	ldr	r1, [pc, #44]	; (8004a68 <HAL_RCC_ClockConfig+0x1f4>)
 8004a3a:	5ccb      	ldrb	r3, [r1, r3]
 8004a3c:	f003 031f 	and.w	r3, r3, #31
 8004a40:	fa22 f303 	lsr.w	r3, r2, r3
 8004a44:	4a09      	ldr	r2, [pc, #36]	; (8004a6c <HAL_RCC_ClockConfig+0x1f8>)
 8004a46:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8004a48:	4b09      	ldr	r3, [pc, #36]	; (8004a70 <HAL_RCC_ClockConfig+0x1fc>)
 8004a4a:	681b      	ldr	r3, [r3, #0]
 8004a4c:	4618      	mov	r0, r3
 8004a4e:	f7fd fcf9 	bl	8002444 <HAL_InitTick>
 8004a52:	4603      	mov	r3, r0
 8004a54:	72fb      	strb	r3, [r7, #11]

  return status;
 8004a56:	7afb      	ldrb	r3, [r7, #11]
}
 8004a58:	4618      	mov	r0, r3
 8004a5a:	3710      	adds	r7, #16
 8004a5c:	46bd      	mov	sp, r7
 8004a5e:	bd80      	pop	{r7, pc}
 8004a60:	40022000 	.word	0x40022000
 8004a64:	40021000 	.word	0x40021000
 8004a68:	080092d8 	.word	0x080092d8
 8004a6c:	20000034 	.word	0x20000034
 8004a70:	20000038 	.word	0x20000038

08004a74 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004a74:	b480      	push	{r7}
 8004a76:	b089      	sub	sp, #36	; 0x24
 8004a78:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8004a7a:	2300      	movs	r3, #0
 8004a7c:	61fb      	str	r3, [r7, #28]
 8004a7e:	2300      	movs	r3, #0
 8004a80:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004a82:	4b3e      	ldr	r3, [pc, #248]	; (8004b7c <HAL_RCC_GetSysClockFreq+0x108>)
 8004a84:	689b      	ldr	r3, [r3, #8]
 8004a86:	f003 030c 	and.w	r3, r3, #12
 8004a8a:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8004a8c:	4b3b      	ldr	r3, [pc, #236]	; (8004b7c <HAL_RCC_GetSysClockFreq+0x108>)
 8004a8e:	68db      	ldr	r3, [r3, #12]
 8004a90:	f003 0303 	and.w	r3, r3, #3
 8004a94:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8004a96:	693b      	ldr	r3, [r7, #16]
 8004a98:	2b00      	cmp	r3, #0
 8004a9a:	d005      	beq.n	8004aa8 <HAL_RCC_GetSysClockFreq+0x34>
 8004a9c:	693b      	ldr	r3, [r7, #16]
 8004a9e:	2b0c      	cmp	r3, #12
 8004aa0:	d121      	bne.n	8004ae6 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8004aa2:	68fb      	ldr	r3, [r7, #12]
 8004aa4:	2b01      	cmp	r3, #1
 8004aa6:	d11e      	bne.n	8004ae6 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8004aa8:	4b34      	ldr	r3, [pc, #208]	; (8004b7c <HAL_RCC_GetSysClockFreq+0x108>)
 8004aaa:	681b      	ldr	r3, [r3, #0]
 8004aac:	f003 0308 	and.w	r3, r3, #8
 8004ab0:	2b00      	cmp	r3, #0
 8004ab2:	d107      	bne.n	8004ac4 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8004ab4:	4b31      	ldr	r3, [pc, #196]	; (8004b7c <HAL_RCC_GetSysClockFreq+0x108>)
 8004ab6:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004aba:	0a1b      	lsrs	r3, r3, #8
 8004abc:	f003 030f 	and.w	r3, r3, #15
 8004ac0:	61fb      	str	r3, [r7, #28]
 8004ac2:	e005      	b.n	8004ad0 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8004ac4:	4b2d      	ldr	r3, [pc, #180]	; (8004b7c <HAL_RCC_GetSysClockFreq+0x108>)
 8004ac6:	681b      	ldr	r3, [r3, #0]
 8004ac8:	091b      	lsrs	r3, r3, #4
 8004aca:	f003 030f 	and.w	r3, r3, #15
 8004ace:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8004ad0:	4a2b      	ldr	r2, [pc, #172]	; (8004b80 <HAL_RCC_GetSysClockFreq+0x10c>)
 8004ad2:	69fb      	ldr	r3, [r7, #28]
 8004ad4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004ad8:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8004ada:	693b      	ldr	r3, [r7, #16]
 8004adc:	2b00      	cmp	r3, #0
 8004ade:	d10d      	bne.n	8004afc <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8004ae0:	69fb      	ldr	r3, [r7, #28]
 8004ae2:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8004ae4:	e00a      	b.n	8004afc <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8004ae6:	693b      	ldr	r3, [r7, #16]
 8004ae8:	2b04      	cmp	r3, #4
 8004aea:	d102      	bne.n	8004af2 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8004aec:	4b25      	ldr	r3, [pc, #148]	; (8004b84 <HAL_RCC_GetSysClockFreq+0x110>)
 8004aee:	61bb      	str	r3, [r7, #24]
 8004af0:	e004      	b.n	8004afc <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8004af2:	693b      	ldr	r3, [r7, #16]
 8004af4:	2b08      	cmp	r3, #8
 8004af6:	d101      	bne.n	8004afc <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8004af8:	4b23      	ldr	r3, [pc, #140]	; (8004b88 <HAL_RCC_GetSysClockFreq+0x114>)
 8004afa:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8004afc:	693b      	ldr	r3, [r7, #16]
 8004afe:	2b0c      	cmp	r3, #12
 8004b00:	d134      	bne.n	8004b6c <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8004b02:	4b1e      	ldr	r3, [pc, #120]	; (8004b7c <HAL_RCC_GetSysClockFreq+0x108>)
 8004b04:	68db      	ldr	r3, [r3, #12]
 8004b06:	f003 0303 	and.w	r3, r3, #3
 8004b0a:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8004b0c:	68bb      	ldr	r3, [r7, #8]
 8004b0e:	2b02      	cmp	r3, #2
 8004b10:	d003      	beq.n	8004b1a <HAL_RCC_GetSysClockFreq+0xa6>
 8004b12:	68bb      	ldr	r3, [r7, #8]
 8004b14:	2b03      	cmp	r3, #3
 8004b16:	d003      	beq.n	8004b20 <HAL_RCC_GetSysClockFreq+0xac>
 8004b18:	e005      	b.n	8004b26 <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8004b1a:	4b1a      	ldr	r3, [pc, #104]	; (8004b84 <HAL_RCC_GetSysClockFreq+0x110>)
 8004b1c:	617b      	str	r3, [r7, #20]
      break;
 8004b1e:	e005      	b.n	8004b2c <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8004b20:	4b19      	ldr	r3, [pc, #100]	; (8004b88 <HAL_RCC_GetSysClockFreq+0x114>)
 8004b22:	617b      	str	r3, [r7, #20]
      break;
 8004b24:	e002      	b.n	8004b2c <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8004b26:	69fb      	ldr	r3, [r7, #28]
 8004b28:	617b      	str	r3, [r7, #20]
      break;
 8004b2a:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8004b2c:	4b13      	ldr	r3, [pc, #76]	; (8004b7c <HAL_RCC_GetSysClockFreq+0x108>)
 8004b2e:	68db      	ldr	r3, [r3, #12]
 8004b30:	091b      	lsrs	r3, r3, #4
 8004b32:	f003 0307 	and.w	r3, r3, #7
 8004b36:	3301      	adds	r3, #1
 8004b38:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8004b3a:	4b10      	ldr	r3, [pc, #64]	; (8004b7c <HAL_RCC_GetSysClockFreq+0x108>)
 8004b3c:	68db      	ldr	r3, [r3, #12]
 8004b3e:	0a1b      	lsrs	r3, r3, #8
 8004b40:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8004b44:	697a      	ldr	r2, [r7, #20]
 8004b46:	fb03 f202 	mul.w	r2, r3, r2
 8004b4a:	687b      	ldr	r3, [r7, #4]
 8004b4c:	fbb2 f3f3 	udiv	r3, r2, r3
 8004b50:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8004b52:	4b0a      	ldr	r3, [pc, #40]	; (8004b7c <HAL_RCC_GetSysClockFreq+0x108>)
 8004b54:	68db      	ldr	r3, [r3, #12]
 8004b56:	0e5b      	lsrs	r3, r3, #25
 8004b58:	f003 0303 	and.w	r3, r3, #3
 8004b5c:	3301      	adds	r3, #1
 8004b5e:	005b      	lsls	r3, r3, #1
 8004b60:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8004b62:	697a      	ldr	r2, [r7, #20]
 8004b64:	683b      	ldr	r3, [r7, #0]
 8004b66:	fbb2 f3f3 	udiv	r3, r2, r3
 8004b6a:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8004b6c:	69bb      	ldr	r3, [r7, #24]
}
 8004b6e:	4618      	mov	r0, r3
 8004b70:	3724      	adds	r7, #36	; 0x24
 8004b72:	46bd      	mov	sp, r7
 8004b74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b78:	4770      	bx	lr
 8004b7a:	bf00      	nop
 8004b7c:	40021000 	.word	0x40021000
 8004b80:	080092f0 	.word	0x080092f0
 8004b84:	00f42400 	.word	0x00f42400
 8004b88:	007a1200 	.word	0x007a1200

08004b8c <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004b8c:	b480      	push	{r7}
 8004b8e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004b90:	4b03      	ldr	r3, [pc, #12]	; (8004ba0 <HAL_RCC_GetHCLKFreq+0x14>)
 8004b92:	681b      	ldr	r3, [r3, #0]
}
 8004b94:	4618      	mov	r0, r3
 8004b96:	46bd      	mov	sp, r7
 8004b98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b9c:	4770      	bx	lr
 8004b9e:	bf00      	nop
 8004ba0:	20000034 	.word	0x20000034

08004ba4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004ba4:	b580      	push	{r7, lr}
 8004ba6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8004ba8:	f7ff fff0 	bl	8004b8c <HAL_RCC_GetHCLKFreq>
 8004bac:	4602      	mov	r2, r0
 8004bae:	4b06      	ldr	r3, [pc, #24]	; (8004bc8 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004bb0:	689b      	ldr	r3, [r3, #8]
 8004bb2:	0a1b      	lsrs	r3, r3, #8
 8004bb4:	f003 0307 	and.w	r3, r3, #7
 8004bb8:	4904      	ldr	r1, [pc, #16]	; (8004bcc <HAL_RCC_GetPCLK1Freq+0x28>)
 8004bba:	5ccb      	ldrb	r3, [r1, r3]
 8004bbc:	f003 031f 	and.w	r3, r3, #31
 8004bc0:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004bc4:	4618      	mov	r0, r3
 8004bc6:	bd80      	pop	{r7, pc}
 8004bc8:	40021000 	.word	0x40021000
 8004bcc:	080092e8 	.word	0x080092e8

08004bd0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004bd0:	b580      	push	{r7, lr}
 8004bd2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8004bd4:	f7ff ffda 	bl	8004b8c <HAL_RCC_GetHCLKFreq>
 8004bd8:	4602      	mov	r2, r0
 8004bda:	4b06      	ldr	r3, [pc, #24]	; (8004bf4 <HAL_RCC_GetPCLK2Freq+0x24>)
 8004bdc:	689b      	ldr	r3, [r3, #8]
 8004bde:	0adb      	lsrs	r3, r3, #11
 8004be0:	f003 0307 	and.w	r3, r3, #7
 8004be4:	4904      	ldr	r1, [pc, #16]	; (8004bf8 <HAL_RCC_GetPCLK2Freq+0x28>)
 8004be6:	5ccb      	ldrb	r3, [r1, r3]
 8004be8:	f003 031f 	and.w	r3, r3, #31
 8004bec:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004bf0:	4618      	mov	r0, r3
 8004bf2:	bd80      	pop	{r7, pc}
 8004bf4:	40021000 	.word	0x40021000
 8004bf8:	080092e8 	.word	0x080092e8

08004bfc <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8004bfc:	b580      	push	{r7, lr}
 8004bfe:	b086      	sub	sp, #24
 8004c00:	af00      	add	r7, sp, #0
 8004c02:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8004c04:	2300      	movs	r3, #0
 8004c06:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8004c08:	4b2a      	ldr	r3, [pc, #168]	; (8004cb4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004c0a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004c0c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004c10:	2b00      	cmp	r3, #0
 8004c12:	d003      	beq.n	8004c1c <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8004c14:	f7ff f922 	bl	8003e5c <HAL_PWREx_GetVoltageRange>
 8004c18:	6178      	str	r0, [r7, #20]
 8004c1a:	e014      	b.n	8004c46 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8004c1c:	4b25      	ldr	r3, [pc, #148]	; (8004cb4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004c1e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004c20:	4a24      	ldr	r2, [pc, #144]	; (8004cb4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004c22:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004c26:	6593      	str	r3, [r2, #88]	; 0x58
 8004c28:	4b22      	ldr	r3, [pc, #136]	; (8004cb4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004c2a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004c2c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004c30:	60fb      	str	r3, [r7, #12]
 8004c32:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8004c34:	f7ff f912 	bl	8003e5c <HAL_PWREx_GetVoltageRange>
 8004c38:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8004c3a:	4b1e      	ldr	r3, [pc, #120]	; (8004cb4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004c3c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004c3e:	4a1d      	ldr	r2, [pc, #116]	; (8004cb4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004c40:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004c44:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8004c46:	697b      	ldr	r3, [r7, #20]
 8004c48:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004c4c:	d10b      	bne.n	8004c66 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8004c4e:	687b      	ldr	r3, [r7, #4]
 8004c50:	2b80      	cmp	r3, #128	; 0x80
 8004c52:	d919      	bls.n	8004c88 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8004c54:	687b      	ldr	r3, [r7, #4]
 8004c56:	2ba0      	cmp	r3, #160	; 0xa0
 8004c58:	d902      	bls.n	8004c60 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8004c5a:	2302      	movs	r3, #2
 8004c5c:	613b      	str	r3, [r7, #16]
 8004c5e:	e013      	b.n	8004c88 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8004c60:	2301      	movs	r3, #1
 8004c62:	613b      	str	r3, [r7, #16]
 8004c64:	e010      	b.n	8004c88 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 8004c66:	687b      	ldr	r3, [r7, #4]
 8004c68:	2b80      	cmp	r3, #128	; 0x80
 8004c6a:	d902      	bls.n	8004c72 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8004c6c:	2303      	movs	r3, #3
 8004c6e:	613b      	str	r3, [r7, #16]
 8004c70:	e00a      	b.n	8004c88 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8004c72:	687b      	ldr	r3, [r7, #4]
 8004c74:	2b80      	cmp	r3, #128	; 0x80
 8004c76:	d102      	bne.n	8004c7e <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8004c78:	2302      	movs	r3, #2
 8004c7a:	613b      	str	r3, [r7, #16]
 8004c7c:	e004      	b.n	8004c88 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 8004c7e:	687b      	ldr	r3, [r7, #4]
 8004c80:	2b70      	cmp	r3, #112	; 0x70
 8004c82:	d101      	bne.n	8004c88 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8004c84:	2301      	movs	r3, #1
 8004c86:	613b      	str	r3, [r7, #16]
      }
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8004c88:	4b0b      	ldr	r3, [pc, #44]	; (8004cb8 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8004c8a:	681b      	ldr	r3, [r3, #0]
 8004c8c:	f023 0207 	bic.w	r2, r3, #7
 8004c90:	4909      	ldr	r1, [pc, #36]	; (8004cb8 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8004c92:	693b      	ldr	r3, [r7, #16]
 8004c94:	4313      	orrs	r3, r2
 8004c96:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8004c98:	4b07      	ldr	r3, [pc, #28]	; (8004cb8 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8004c9a:	681b      	ldr	r3, [r3, #0]
 8004c9c:	f003 0307 	and.w	r3, r3, #7
 8004ca0:	693a      	ldr	r2, [r7, #16]
 8004ca2:	429a      	cmp	r2, r3
 8004ca4:	d001      	beq.n	8004caa <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 8004ca6:	2301      	movs	r3, #1
 8004ca8:	e000      	b.n	8004cac <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 8004caa:	2300      	movs	r3, #0
}
 8004cac:	4618      	mov	r0, r3
 8004cae:	3718      	adds	r7, #24
 8004cb0:	46bd      	mov	sp, r7
 8004cb2:	bd80      	pop	{r7, pc}
 8004cb4:	40021000 	.word	0x40021000
 8004cb8:	40022000 	.word	0x40022000

08004cbc <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004cbc:	b580      	push	{r7, lr}
 8004cbe:	b086      	sub	sp, #24
 8004cc0:	af00      	add	r7, sp, #0
 8004cc2:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8004cc4:	2300      	movs	r3, #0
 8004cc6:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8004cc8:	2300      	movs	r3, #0
 8004cca:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8004ccc:	687b      	ldr	r3, [r7, #4]
 8004cce:	681b      	ldr	r3, [r3, #0]
 8004cd0:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004cd4:	2b00      	cmp	r3, #0
 8004cd6:	d041      	beq.n	8004d5c <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8004cd8:	687b      	ldr	r3, [r7, #4]
 8004cda:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8004cdc:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8004ce0:	d02a      	beq.n	8004d38 <HAL_RCCEx_PeriphCLKConfig+0x7c>
 8004ce2:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8004ce6:	d824      	bhi.n	8004d32 <HAL_RCCEx_PeriphCLKConfig+0x76>
 8004ce8:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8004cec:	d008      	beq.n	8004d00 <HAL_RCCEx_PeriphCLKConfig+0x44>
 8004cee:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8004cf2:	d81e      	bhi.n	8004d32 <HAL_RCCEx_PeriphCLKConfig+0x76>
 8004cf4:	2b00      	cmp	r3, #0
 8004cf6:	d00a      	beq.n	8004d0e <HAL_RCCEx_PeriphCLKConfig+0x52>
 8004cf8:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8004cfc:	d010      	beq.n	8004d20 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8004cfe:	e018      	b.n	8004d32 <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8004d00:	4b86      	ldr	r3, [pc, #536]	; (8004f1c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004d02:	68db      	ldr	r3, [r3, #12]
 8004d04:	4a85      	ldr	r2, [pc, #532]	; (8004f1c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004d06:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004d0a:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8004d0c:	e015      	b.n	8004d3a <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8004d0e:	687b      	ldr	r3, [r7, #4]
 8004d10:	3304      	adds	r3, #4
 8004d12:	2100      	movs	r1, #0
 8004d14:	4618      	mov	r0, r3
 8004d16:	f000 facb 	bl	80052b0 <RCCEx_PLLSAI1_Config>
 8004d1a:	4603      	mov	r3, r0
 8004d1c:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8004d1e:	e00c      	b.n	8004d3a <HAL_RCCEx_PeriphCLKConfig+0x7e>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8004d20:	687b      	ldr	r3, [r7, #4]
 8004d22:	3320      	adds	r3, #32
 8004d24:	2100      	movs	r1, #0
 8004d26:	4618      	mov	r0, r3
 8004d28:	f000 fbb6 	bl	8005498 <RCCEx_PLLSAI2_Config>
 8004d2c:	4603      	mov	r3, r0
 8004d2e:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8004d30:	e003      	b.n	8004d3a <HAL_RCCEx_PeriphCLKConfig+0x7e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8004d32:	2301      	movs	r3, #1
 8004d34:	74fb      	strb	r3, [r7, #19]
      break;
 8004d36:	e000      	b.n	8004d3a <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 8004d38:	bf00      	nop
    }

    if(ret == HAL_OK)
 8004d3a:	7cfb      	ldrb	r3, [r7, #19]
 8004d3c:	2b00      	cmp	r3, #0
 8004d3e:	d10b      	bne.n	8004d58 <HAL_RCCEx_PeriphCLKConfig+0x9c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8004d40:	4b76      	ldr	r3, [pc, #472]	; (8004f1c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004d42:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004d46:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8004d4a:	687b      	ldr	r3, [r7, #4]
 8004d4c:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8004d4e:	4973      	ldr	r1, [pc, #460]	; (8004f1c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004d50:	4313      	orrs	r3, r2
 8004d52:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 8004d56:	e001      	b.n	8004d5c <HAL_RCCEx_PeriphCLKConfig+0xa0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004d58:	7cfb      	ldrb	r3, [r7, #19]
 8004d5a:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8004d5c:	687b      	ldr	r3, [r7, #4]
 8004d5e:	681b      	ldr	r3, [r3, #0]
 8004d60:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8004d64:	2b00      	cmp	r3, #0
 8004d66:	d041      	beq.n	8004dec <HAL_RCCEx_PeriphCLKConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 8004d68:	687b      	ldr	r3, [r7, #4]
 8004d6a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8004d6c:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8004d70:	d02a      	beq.n	8004dc8 <HAL_RCCEx_PeriphCLKConfig+0x10c>
 8004d72:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8004d76:	d824      	bhi.n	8004dc2 <HAL_RCCEx_PeriphCLKConfig+0x106>
 8004d78:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8004d7c:	d008      	beq.n	8004d90 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8004d7e:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8004d82:	d81e      	bhi.n	8004dc2 <HAL_RCCEx_PeriphCLKConfig+0x106>
 8004d84:	2b00      	cmp	r3, #0
 8004d86:	d00a      	beq.n	8004d9e <HAL_RCCEx_PeriphCLKConfig+0xe2>
 8004d88:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8004d8c:	d010      	beq.n	8004db0 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8004d8e:	e018      	b.n	8004dc2 <HAL_RCCEx_PeriphCLKConfig+0x106>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8004d90:	4b62      	ldr	r3, [pc, #392]	; (8004f1c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004d92:	68db      	ldr	r3, [r3, #12]
 8004d94:	4a61      	ldr	r2, [pc, #388]	; (8004f1c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004d96:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004d9a:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8004d9c:	e015      	b.n	8004dca <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8004d9e:	687b      	ldr	r3, [r7, #4]
 8004da0:	3304      	adds	r3, #4
 8004da2:	2100      	movs	r1, #0
 8004da4:	4618      	mov	r0, r3
 8004da6:	f000 fa83 	bl	80052b0 <RCCEx_PLLSAI1_Config>
 8004daa:	4603      	mov	r3, r0
 8004dac:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8004dae:	e00c      	b.n	8004dca <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8004db0:	687b      	ldr	r3, [r7, #4]
 8004db2:	3320      	adds	r3, #32
 8004db4:	2100      	movs	r1, #0
 8004db6:	4618      	mov	r0, r3
 8004db8:	f000 fb6e 	bl	8005498 <RCCEx_PLLSAI2_Config>
 8004dbc:	4603      	mov	r3, r0
 8004dbe:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8004dc0:	e003      	b.n	8004dca <HAL_RCCEx_PeriphCLKConfig+0x10e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8004dc2:	2301      	movs	r3, #1
 8004dc4:	74fb      	strb	r3, [r7, #19]
      break;
 8004dc6:	e000      	b.n	8004dca <HAL_RCCEx_PeriphCLKConfig+0x10e>
      break;
 8004dc8:	bf00      	nop
    }

    if(ret == HAL_OK)
 8004dca:	7cfb      	ldrb	r3, [r7, #19]
 8004dcc:	2b00      	cmp	r3, #0
 8004dce:	d10b      	bne.n	8004de8 <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8004dd0:	4b52      	ldr	r3, [pc, #328]	; (8004f1c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004dd2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004dd6:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 8004dda:	687b      	ldr	r3, [r7, #4]
 8004ddc:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8004dde:	494f      	ldr	r1, [pc, #316]	; (8004f1c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004de0:	4313      	orrs	r3, r2
 8004de2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 8004de6:	e001      	b.n	8004dec <HAL_RCCEx_PeriphCLKConfig+0x130>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004de8:	7cfb      	ldrb	r3, [r7, #19]
 8004dea:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8004dec:	687b      	ldr	r3, [r7, #4]
 8004dee:	681b      	ldr	r3, [r3, #0]
 8004df0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004df4:	2b00      	cmp	r3, #0
 8004df6:	f000 80a0 	beq.w	8004f3a <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004dfa:	2300      	movs	r3, #0
 8004dfc:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8004dfe:	4b47      	ldr	r3, [pc, #284]	; (8004f1c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004e00:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004e02:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004e06:	2b00      	cmp	r3, #0
 8004e08:	d101      	bne.n	8004e0e <HAL_RCCEx_PeriphCLKConfig+0x152>
 8004e0a:	2301      	movs	r3, #1
 8004e0c:	e000      	b.n	8004e10 <HAL_RCCEx_PeriphCLKConfig+0x154>
 8004e0e:	2300      	movs	r3, #0
 8004e10:	2b00      	cmp	r3, #0
 8004e12:	d00d      	beq.n	8004e30 <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004e14:	4b41      	ldr	r3, [pc, #260]	; (8004f1c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004e16:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004e18:	4a40      	ldr	r2, [pc, #256]	; (8004f1c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004e1a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004e1e:	6593      	str	r3, [r2, #88]	; 0x58
 8004e20:	4b3e      	ldr	r3, [pc, #248]	; (8004f1c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004e22:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004e24:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004e28:	60bb      	str	r3, [r7, #8]
 8004e2a:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004e2c:	2301      	movs	r3, #1
 8004e2e:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8004e30:	4b3b      	ldr	r3, [pc, #236]	; (8004f20 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8004e32:	681b      	ldr	r3, [r3, #0]
 8004e34:	4a3a      	ldr	r2, [pc, #232]	; (8004f20 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8004e36:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004e3a:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8004e3c:	f7fd fb52 	bl	80024e4 <HAL_GetTick>
 8004e40:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8004e42:	e009      	b.n	8004e58 <HAL_RCCEx_PeriphCLKConfig+0x19c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004e44:	f7fd fb4e 	bl	80024e4 <HAL_GetTick>
 8004e48:	4602      	mov	r2, r0
 8004e4a:	68fb      	ldr	r3, [r7, #12]
 8004e4c:	1ad3      	subs	r3, r2, r3
 8004e4e:	2b02      	cmp	r3, #2
 8004e50:	d902      	bls.n	8004e58 <HAL_RCCEx_PeriphCLKConfig+0x19c>
      {
        ret = HAL_TIMEOUT;
 8004e52:	2303      	movs	r3, #3
 8004e54:	74fb      	strb	r3, [r7, #19]
        break;
 8004e56:	e005      	b.n	8004e64 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8004e58:	4b31      	ldr	r3, [pc, #196]	; (8004f20 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8004e5a:	681b      	ldr	r3, [r3, #0]
 8004e5c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004e60:	2b00      	cmp	r3, #0
 8004e62:	d0ef      	beq.n	8004e44 <HAL_RCCEx_PeriphCLKConfig+0x188>
      }
    }

    if(ret == HAL_OK)
 8004e64:	7cfb      	ldrb	r3, [r7, #19]
 8004e66:	2b00      	cmp	r3, #0
 8004e68:	d15c      	bne.n	8004f24 <HAL_RCCEx_PeriphCLKConfig+0x268>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8004e6a:	4b2c      	ldr	r3, [pc, #176]	; (8004f1c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004e6c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004e70:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004e74:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8004e76:	697b      	ldr	r3, [r7, #20]
 8004e78:	2b00      	cmp	r3, #0
 8004e7a:	d01f      	beq.n	8004ebc <HAL_RCCEx_PeriphCLKConfig+0x200>
 8004e7c:	687b      	ldr	r3, [r7, #4]
 8004e7e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004e82:	697a      	ldr	r2, [r7, #20]
 8004e84:	429a      	cmp	r2, r3
 8004e86:	d019      	beq.n	8004ebc <HAL_RCCEx_PeriphCLKConfig+0x200>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8004e88:	4b24      	ldr	r3, [pc, #144]	; (8004f1c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004e8a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004e8e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004e92:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8004e94:	4b21      	ldr	r3, [pc, #132]	; (8004f1c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004e96:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004e9a:	4a20      	ldr	r2, [pc, #128]	; (8004f1c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004e9c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004ea0:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8004ea4:	4b1d      	ldr	r3, [pc, #116]	; (8004f1c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004ea6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004eaa:	4a1c      	ldr	r2, [pc, #112]	; (8004f1c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004eac:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004eb0:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8004eb4:	4a19      	ldr	r2, [pc, #100]	; (8004f1c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004eb6:	697b      	ldr	r3, [r7, #20]
 8004eb8:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8004ebc:	697b      	ldr	r3, [r7, #20]
 8004ebe:	f003 0301 	and.w	r3, r3, #1
 8004ec2:	2b00      	cmp	r3, #0
 8004ec4:	d016      	beq.n	8004ef4 <HAL_RCCEx_PeriphCLKConfig+0x238>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004ec6:	f7fd fb0d 	bl	80024e4 <HAL_GetTick>
 8004eca:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004ecc:	e00b      	b.n	8004ee6 <HAL_RCCEx_PeriphCLKConfig+0x22a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004ece:	f7fd fb09 	bl	80024e4 <HAL_GetTick>
 8004ed2:	4602      	mov	r2, r0
 8004ed4:	68fb      	ldr	r3, [r7, #12]
 8004ed6:	1ad3      	subs	r3, r2, r3
 8004ed8:	f241 3288 	movw	r2, #5000	; 0x1388
 8004edc:	4293      	cmp	r3, r2
 8004ede:	d902      	bls.n	8004ee6 <HAL_RCCEx_PeriphCLKConfig+0x22a>
          {
            ret = HAL_TIMEOUT;
 8004ee0:	2303      	movs	r3, #3
 8004ee2:	74fb      	strb	r3, [r7, #19]
            break;
 8004ee4:	e006      	b.n	8004ef4 <HAL_RCCEx_PeriphCLKConfig+0x238>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004ee6:	4b0d      	ldr	r3, [pc, #52]	; (8004f1c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004ee8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004eec:	f003 0302 	and.w	r3, r3, #2
 8004ef0:	2b00      	cmp	r3, #0
 8004ef2:	d0ec      	beq.n	8004ece <HAL_RCCEx_PeriphCLKConfig+0x212>
          }
        }
      }

      if(ret == HAL_OK)
 8004ef4:	7cfb      	ldrb	r3, [r7, #19]
 8004ef6:	2b00      	cmp	r3, #0
 8004ef8:	d10c      	bne.n	8004f14 <HAL_RCCEx_PeriphCLKConfig+0x258>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004efa:	4b08      	ldr	r3, [pc, #32]	; (8004f1c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004efc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004f00:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8004f04:	687b      	ldr	r3, [r7, #4]
 8004f06:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004f0a:	4904      	ldr	r1, [pc, #16]	; (8004f1c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004f0c:	4313      	orrs	r3, r2
 8004f0e:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 8004f12:	e009      	b.n	8004f28 <HAL_RCCEx_PeriphCLKConfig+0x26c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8004f14:	7cfb      	ldrb	r3, [r7, #19]
 8004f16:	74bb      	strb	r3, [r7, #18]
 8004f18:	e006      	b.n	8004f28 <HAL_RCCEx_PeriphCLKConfig+0x26c>
 8004f1a:	bf00      	nop
 8004f1c:	40021000 	.word	0x40021000
 8004f20:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004f24:	7cfb      	ldrb	r3, [r7, #19]
 8004f26:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8004f28:	7c7b      	ldrb	r3, [r7, #17]
 8004f2a:	2b01      	cmp	r3, #1
 8004f2c:	d105      	bne.n	8004f3a <HAL_RCCEx_PeriphCLKConfig+0x27e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004f2e:	4b9e      	ldr	r3, [pc, #632]	; (80051a8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004f30:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004f32:	4a9d      	ldr	r2, [pc, #628]	; (80051a8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004f34:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004f38:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8004f3a:	687b      	ldr	r3, [r7, #4]
 8004f3c:	681b      	ldr	r3, [r3, #0]
 8004f3e:	f003 0301 	and.w	r3, r3, #1
 8004f42:	2b00      	cmp	r3, #0
 8004f44:	d00a      	beq.n	8004f5c <HAL_RCCEx_PeriphCLKConfig+0x2a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8004f46:	4b98      	ldr	r3, [pc, #608]	; (80051a8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004f48:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004f4c:	f023 0203 	bic.w	r2, r3, #3
 8004f50:	687b      	ldr	r3, [r7, #4]
 8004f52:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004f54:	4994      	ldr	r1, [pc, #592]	; (80051a8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004f56:	4313      	orrs	r3, r2
 8004f58:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8004f5c:	687b      	ldr	r3, [r7, #4]
 8004f5e:	681b      	ldr	r3, [r3, #0]
 8004f60:	f003 0302 	and.w	r3, r3, #2
 8004f64:	2b00      	cmp	r3, #0
 8004f66:	d00a      	beq.n	8004f7e <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8004f68:	4b8f      	ldr	r3, [pc, #572]	; (80051a8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004f6a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004f6e:	f023 020c 	bic.w	r2, r3, #12
 8004f72:	687b      	ldr	r3, [r7, #4]
 8004f74:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004f76:	498c      	ldr	r1, [pc, #560]	; (80051a8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004f78:	4313      	orrs	r3, r2
 8004f7a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8004f7e:	687b      	ldr	r3, [r7, #4]
 8004f80:	681b      	ldr	r3, [r3, #0]
 8004f82:	f003 0304 	and.w	r3, r3, #4
 8004f86:	2b00      	cmp	r3, #0
 8004f88:	d00a      	beq.n	8004fa0 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8004f8a:	4b87      	ldr	r3, [pc, #540]	; (80051a8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004f8c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004f90:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8004f94:	687b      	ldr	r3, [r7, #4]
 8004f96:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004f98:	4983      	ldr	r1, [pc, #524]	; (80051a8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004f9a:	4313      	orrs	r3, r2
 8004f9c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8004fa0:	687b      	ldr	r3, [r7, #4]
 8004fa2:	681b      	ldr	r3, [r3, #0]
 8004fa4:	f003 0308 	and.w	r3, r3, #8
 8004fa8:	2b00      	cmp	r3, #0
 8004faa:	d00a      	beq.n	8004fc2 <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8004fac:	4b7e      	ldr	r3, [pc, #504]	; (80051a8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004fae:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004fb2:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8004fb6:	687b      	ldr	r3, [r7, #4]
 8004fb8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004fba:	497b      	ldr	r1, [pc, #492]	; (80051a8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004fbc:	4313      	orrs	r3, r2
 8004fbe:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8004fc2:	687b      	ldr	r3, [r7, #4]
 8004fc4:	681b      	ldr	r3, [r3, #0]
 8004fc6:	f003 0310 	and.w	r3, r3, #16
 8004fca:	2b00      	cmp	r3, #0
 8004fcc:	d00a      	beq.n	8004fe4 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8004fce:	4b76      	ldr	r3, [pc, #472]	; (80051a8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004fd0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004fd4:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8004fd8:	687b      	ldr	r3, [r7, #4]
 8004fda:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004fdc:	4972      	ldr	r1, [pc, #456]	; (80051a8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004fde:	4313      	orrs	r3, r2
 8004fe0:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8004fe4:	687b      	ldr	r3, [r7, #4]
 8004fe6:	681b      	ldr	r3, [r3, #0]
 8004fe8:	f003 0320 	and.w	r3, r3, #32
 8004fec:	2b00      	cmp	r3, #0
 8004fee:	d00a      	beq.n	8005006 <HAL_RCCEx_PeriphCLKConfig+0x34a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8004ff0:	4b6d      	ldr	r3, [pc, #436]	; (80051a8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004ff2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004ff6:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8004ffa:	687b      	ldr	r3, [r7, #4]
 8004ffc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004ffe:	496a      	ldr	r1, [pc, #424]	; (80051a8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005000:	4313      	orrs	r3, r2
 8005002:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8005006:	687b      	ldr	r3, [r7, #4]
 8005008:	681b      	ldr	r3, [r3, #0]
 800500a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800500e:	2b00      	cmp	r3, #0
 8005010:	d00a      	beq.n	8005028 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8005012:	4b65      	ldr	r3, [pc, #404]	; (80051a8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005014:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005018:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 800501c:	687b      	ldr	r3, [r7, #4]
 800501e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005020:	4961      	ldr	r1, [pc, #388]	; (80051a8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005022:	4313      	orrs	r3, r2
 8005024:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8005028:	687b      	ldr	r3, [r7, #4]
 800502a:	681b      	ldr	r3, [r3, #0]
 800502c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005030:	2b00      	cmp	r3, #0
 8005032:	d00a      	beq.n	800504a <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8005034:	4b5c      	ldr	r3, [pc, #368]	; (80051a8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005036:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800503a:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800503e:	687b      	ldr	r3, [r7, #4]
 8005040:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005042:	4959      	ldr	r1, [pc, #356]	; (80051a8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005044:	4313      	orrs	r3, r2
 8005046:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800504a:	687b      	ldr	r3, [r7, #4]
 800504c:	681b      	ldr	r3, [r3, #0]
 800504e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005052:	2b00      	cmp	r3, #0
 8005054:	d00a      	beq.n	800506c <HAL_RCCEx_PeriphCLKConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8005056:	4b54      	ldr	r3, [pc, #336]	; (80051a8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005058:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800505c:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8005060:	687b      	ldr	r3, [r7, #4]
 8005062:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005064:	4950      	ldr	r1, [pc, #320]	; (80051a8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005066:	4313      	orrs	r3, r2
 8005068:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800506c:	687b      	ldr	r3, [r7, #4]
 800506e:	681b      	ldr	r3, [r3, #0]
 8005070:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005074:	2b00      	cmp	r3, #0
 8005076:	d00a      	beq.n	800508e <HAL_RCCEx_PeriphCLKConfig+0x3d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8005078:	4b4b      	ldr	r3, [pc, #300]	; (80051a8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800507a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800507e:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8005082:	687b      	ldr	r3, [r7, #4]
 8005084:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005086:	4948      	ldr	r1, [pc, #288]	; (80051a8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005088:	4313      	orrs	r3, r2
 800508a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800508e:	687b      	ldr	r3, [r7, #4]
 8005090:	681b      	ldr	r3, [r3, #0]
 8005092:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005096:	2b00      	cmp	r3, #0
 8005098:	d00a      	beq.n	80050b0 <HAL_RCCEx_PeriphCLKConfig+0x3f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800509a:	4b43      	ldr	r3, [pc, #268]	; (80051a8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800509c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80050a0:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80050a4:	687b      	ldr	r3, [r7, #4]
 80050a6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80050a8:	493f      	ldr	r1, [pc, #252]	; (80051a8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80050aa:	4313      	orrs	r3, r2
 80050ac:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 80050b0:	687b      	ldr	r3, [r7, #4]
 80050b2:	681b      	ldr	r3, [r3, #0]
 80050b4:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80050b8:	2b00      	cmp	r3, #0
 80050ba:	d028      	beq.n	800510e <HAL_RCCEx_PeriphCLKConfig+0x452>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80050bc:	4b3a      	ldr	r3, [pc, #232]	; (80051a8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80050be:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80050c2:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 80050c6:	687b      	ldr	r3, [r7, #4]
 80050c8:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80050ca:	4937      	ldr	r1, [pc, #220]	; (80051a8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80050cc:	4313      	orrs	r3, r2
 80050ce:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 80050d2:	687b      	ldr	r3, [r7, #4]
 80050d4:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80050d6:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80050da:	d106      	bne.n	80050ea <HAL_RCCEx_PeriphCLKConfig+0x42e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80050dc:	4b32      	ldr	r3, [pc, #200]	; (80051a8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80050de:	68db      	ldr	r3, [r3, #12]
 80050e0:	4a31      	ldr	r2, [pc, #196]	; (80051a8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80050e2:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80050e6:	60d3      	str	r3, [r2, #12]
 80050e8:	e011      	b.n	800510e <HAL_RCCEx_PeriphCLKConfig+0x452>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 80050ea:	687b      	ldr	r3, [r7, #4]
 80050ec:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80050ee:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80050f2:	d10c      	bne.n	800510e <HAL_RCCEx_PeriphCLKConfig+0x452>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80050f4:	687b      	ldr	r3, [r7, #4]
 80050f6:	3304      	adds	r3, #4
 80050f8:	2101      	movs	r1, #1
 80050fa:	4618      	mov	r0, r3
 80050fc:	f000 f8d8 	bl	80052b0 <RCCEx_PLLSAI1_Config>
 8005100:	4603      	mov	r3, r0
 8005102:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8005104:	7cfb      	ldrb	r3, [r7, #19]
 8005106:	2b00      	cmp	r3, #0
 8005108:	d001      	beq.n	800510e <HAL_RCCEx_PeriphCLKConfig+0x452>
        {
          /* set overall return value */
          status = ret;
 800510a:	7cfb      	ldrb	r3, [r7, #19]
 800510c:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 800510e:	687b      	ldr	r3, [r7, #4]
 8005110:	681b      	ldr	r3, [r3, #0]
 8005112:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8005116:	2b00      	cmp	r3, #0
 8005118:	d028      	beq.n	800516c <HAL_RCCEx_PeriphCLKConfig+0x4b0>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 800511a:	4b23      	ldr	r3, [pc, #140]	; (80051a8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800511c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005120:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8005124:	687b      	ldr	r3, [r7, #4]
 8005126:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005128:	491f      	ldr	r1, [pc, #124]	; (80051a8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800512a:	4313      	orrs	r3, r2
 800512c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8005130:	687b      	ldr	r3, [r7, #4]
 8005132:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005134:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8005138:	d106      	bne.n	8005148 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800513a:	4b1b      	ldr	r3, [pc, #108]	; (80051a8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800513c:	68db      	ldr	r3, [r3, #12]
 800513e:	4a1a      	ldr	r2, [pc, #104]	; (80051a8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005140:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8005144:	60d3      	str	r3, [r2, #12]
 8005146:	e011      	b.n	800516c <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8005148:	687b      	ldr	r3, [r7, #4]
 800514a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800514c:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8005150:	d10c      	bne.n	800516c <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8005152:	687b      	ldr	r3, [r7, #4]
 8005154:	3304      	adds	r3, #4
 8005156:	2101      	movs	r1, #1
 8005158:	4618      	mov	r0, r3
 800515a:	f000 f8a9 	bl	80052b0 <RCCEx_PLLSAI1_Config>
 800515e:	4603      	mov	r3, r0
 8005160:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8005162:	7cfb      	ldrb	r3, [r7, #19]
 8005164:	2b00      	cmp	r3, #0
 8005166:	d001      	beq.n	800516c <HAL_RCCEx_PeriphCLKConfig+0x4b0>
      {
        /* set overall return value */
        status = ret;
 8005168:	7cfb      	ldrb	r3, [r7, #19]
 800516a:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 800516c:	687b      	ldr	r3, [r7, #4]
 800516e:	681b      	ldr	r3, [r3, #0]
 8005170:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8005174:	2b00      	cmp	r3, #0
 8005176:	d02b      	beq.n	80051d0 <HAL_RCCEx_PeriphCLKConfig+0x514>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8005178:	4b0b      	ldr	r3, [pc, #44]	; (80051a8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800517a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800517e:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8005182:	687b      	ldr	r3, [r7, #4]
 8005184:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005186:	4908      	ldr	r1, [pc, #32]	; (80051a8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005188:	4313      	orrs	r3, r2
 800518a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 800518e:	687b      	ldr	r3, [r7, #4]
 8005190:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005192:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8005196:	d109      	bne.n	80051ac <HAL_RCCEx_PeriphCLKConfig+0x4f0>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005198:	4b03      	ldr	r3, [pc, #12]	; (80051a8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800519a:	68db      	ldr	r3, [r3, #12]
 800519c:	4a02      	ldr	r2, [pc, #8]	; (80051a8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800519e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80051a2:	60d3      	str	r3, [r2, #12]
 80051a4:	e014      	b.n	80051d0 <HAL_RCCEx_PeriphCLKConfig+0x514>
 80051a6:	bf00      	nop
 80051a8:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 80051ac:	687b      	ldr	r3, [r7, #4]
 80051ae:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80051b0:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80051b4:	d10c      	bne.n	80051d0 <HAL_RCCEx_PeriphCLKConfig+0x514>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80051b6:	687b      	ldr	r3, [r7, #4]
 80051b8:	3304      	adds	r3, #4
 80051ba:	2101      	movs	r1, #1
 80051bc:	4618      	mov	r0, r3
 80051be:	f000 f877 	bl	80052b0 <RCCEx_PLLSAI1_Config>
 80051c2:	4603      	mov	r3, r0
 80051c4:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80051c6:	7cfb      	ldrb	r3, [r7, #19]
 80051c8:	2b00      	cmp	r3, #0
 80051ca:	d001      	beq.n	80051d0 <HAL_RCCEx_PeriphCLKConfig+0x514>
      {
        /* set overall return value */
        status = ret;
 80051cc:	7cfb      	ldrb	r3, [r7, #19]
 80051ce:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80051d0:	687b      	ldr	r3, [r7, #4]
 80051d2:	681b      	ldr	r3, [r3, #0]
 80051d4:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80051d8:	2b00      	cmp	r3, #0
 80051da:	d02f      	beq.n	800523c <HAL_RCCEx_PeriphCLKConfig+0x580>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80051dc:	4b2b      	ldr	r3, [pc, #172]	; (800528c <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80051de:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80051e2:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 80051e6:	687b      	ldr	r3, [r7, #4]
 80051e8:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80051ea:	4928      	ldr	r1, [pc, #160]	; (800528c <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80051ec:	4313      	orrs	r3, r2
 80051ee:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 80051f2:	687b      	ldr	r3, [r7, #4]
 80051f4:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80051f6:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80051fa:	d10d      	bne.n	8005218 <HAL_RCCEx_PeriphCLKConfig+0x55c>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 80051fc:	687b      	ldr	r3, [r7, #4]
 80051fe:	3304      	adds	r3, #4
 8005200:	2102      	movs	r1, #2
 8005202:	4618      	mov	r0, r3
 8005204:	f000 f854 	bl	80052b0 <RCCEx_PLLSAI1_Config>
 8005208:	4603      	mov	r3, r0
 800520a:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800520c:	7cfb      	ldrb	r3, [r7, #19]
 800520e:	2b00      	cmp	r3, #0
 8005210:	d014      	beq.n	800523c <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8005212:	7cfb      	ldrb	r3, [r7, #19]
 8005214:	74bb      	strb	r3, [r7, #18]
 8005216:	e011      	b.n	800523c <HAL_RCCEx_PeriphCLKConfig+0x580>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 8005218:	687b      	ldr	r3, [r7, #4]
 800521a:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800521c:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8005220:	d10c      	bne.n	800523c <HAL_RCCEx_PeriphCLKConfig+0x580>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 8005222:	687b      	ldr	r3, [r7, #4]
 8005224:	3320      	adds	r3, #32
 8005226:	2102      	movs	r1, #2
 8005228:	4618      	mov	r0, r3
 800522a:	f000 f935 	bl	8005498 <RCCEx_PLLSAI2_Config>
 800522e:	4603      	mov	r3, r0
 8005230:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8005232:	7cfb      	ldrb	r3, [r7, #19]
 8005234:	2b00      	cmp	r3, #0
 8005236:	d001      	beq.n	800523c <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8005238:	7cfb      	ldrb	r3, [r7, #19]
 800523a:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 800523c:	687b      	ldr	r3, [r7, #4]
 800523e:	681b      	ldr	r3, [r3, #0]
 8005240:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8005244:	2b00      	cmp	r3, #0
 8005246:	d00a      	beq.n	800525e <HAL_RCCEx_PeriphCLKConfig+0x5a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8005248:	4b10      	ldr	r3, [pc, #64]	; (800528c <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 800524a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800524e:	f023 4280 	bic.w	r2, r3, #1073741824	; 0x40000000
 8005252:	687b      	ldr	r3, [r7, #4]
 8005254:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8005256:	490d      	ldr	r1, [pc, #52]	; (800528c <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8005258:	4313      	orrs	r3, r2
 800525a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 800525e:	687b      	ldr	r3, [r7, #4]
 8005260:	681b      	ldr	r3, [r3, #0]
 8005262:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005266:	2b00      	cmp	r3, #0
 8005268:	d00b      	beq.n	8005282 <HAL_RCCEx_PeriphCLKConfig+0x5c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 800526a:	4b08      	ldr	r3, [pc, #32]	; (800528c <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 800526c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005270:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8005274:	687b      	ldr	r3, [r7, #4]
 8005276:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800527a:	4904      	ldr	r1, [pc, #16]	; (800528c <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 800527c:	4313      	orrs	r3, r2
 800527e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8005282:	7cbb      	ldrb	r3, [r7, #18]
}
 8005284:	4618      	mov	r0, r3
 8005286:	3718      	adds	r7, #24
 8005288:	46bd      	mov	sp, r7
 800528a:	bd80      	pop	{r7, pc}
 800528c:	40021000 	.word	0x40021000

08005290 <HAL_RCCEx_EnableMSIPLLMode>:
  * @note   Prior to enable the PLL-mode of the MSI for automatic hardware
  *         calibration LSE oscillator is to be enabled with HAL_RCC_OscConfig().
  * @retval None
  */
void HAL_RCCEx_EnableMSIPLLMode(void)
{
 8005290:	b480      	push	{r7}
 8005292:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_MSIPLLEN) ;
 8005294:	4b05      	ldr	r3, [pc, #20]	; (80052ac <HAL_RCCEx_EnableMSIPLLMode+0x1c>)
 8005296:	681b      	ldr	r3, [r3, #0]
 8005298:	4a04      	ldr	r2, [pc, #16]	; (80052ac <HAL_RCCEx_EnableMSIPLLMode+0x1c>)
 800529a:	f043 0304 	orr.w	r3, r3, #4
 800529e:	6013      	str	r3, [r2, #0]
}
 80052a0:	bf00      	nop
 80052a2:	46bd      	mov	sp, r7
 80052a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052a8:	4770      	bx	lr
 80052aa:	bf00      	nop
 80052ac:	40021000 	.word	0x40021000

080052b0 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 80052b0:	b580      	push	{r7, lr}
 80052b2:	b084      	sub	sp, #16
 80052b4:	af00      	add	r7, sp, #0
 80052b6:	6078      	str	r0, [r7, #4]
 80052b8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80052ba:	2300      	movs	r3, #0
 80052bc:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 80052be:	4b75      	ldr	r3, [pc, #468]	; (8005494 <RCCEx_PLLSAI1_Config+0x1e4>)
 80052c0:	68db      	ldr	r3, [r3, #12]
 80052c2:	f003 0303 	and.w	r3, r3, #3
 80052c6:	2b00      	cmp	r3, #0
 80052c8:	d018      	beq.n	80052fc <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 80052ca:	4b72      	ldr	r3, [pc, #456]	; (8005494 <RCCEx_PLLSAI1_Config+0x1e4>)
 80052cc:	68db      	ldr	r3, [r3, #12]
 80052ce:	f003 0203 	and.w	r2, r3, #3
 80052d2:	687b      	ldr	r3, [r7, #4]
 80052d4:	681b      	ldr	r3, [r3, #0]
 80052d6:	429a      	cmp	r2, r3
 80052d8:	d10d      	bne.n	80052f6 <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 80052da:	687b      	ldr	r3, [r7, #4]
 80052dc:	681b      	ldr	r3, [r3, #0]
       ||
 80052de:	2b00      	cmp	r3, #0
 80052e0:	d009      	beq.n	80052f6 <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 80052e2:	4b6c      	ldr	r3, [pc, #432]	; (8005494 <RCCEx_PLLSAI1_Config+0x1e4>)
 80052e4:	68db      	ldr	r3, [r3, #12]
 80052e6:	091b      	lsrs	r3, r3, #4
 80052e8:	f003 0307 	and.w	r3, r3, #7
 80052ec:	1c5a      	adds	r2, r3, #1
 80052ee:	687b      	ldr	r3, [r7, #4]
 80052f0:	685b      	ldr	r3, [r3, #4]
       ||
 80052f2:	429a      	cmp	r2, r3
 80052f4:	d047      	beq.n	8005386 <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 80052f6:	2301      	movs	r3, #1
 80052f8:	73fb      	strb	r3, [r7, #15]
 80052fa:	e044      	b.n	8005386 <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 80052fc:	687b      	ldr	r3, [r7, #4]
 80052fe:	681b      	ldr	r3, [r3, #0]
 8005300:	2b03      	cmp	r3, #3
 8005302:	d018      	beq.n	8005336 <RCCEx_PLLSAI1_Config+0x86>
 8005304:	2b03      	cmp	r3, #3
 8005306:	d825      	bhi.n	8005354 <RCCEx_PLLSAI1_Config+0xa4>
 8005308:	2b01      	cmp	r3, #1
 800530a:	d002      	beq.n	8005312 <RCCEx_PLLSAI1_Config+0x62>
 800530c:	2b02      	cmp	r3, #2
 800530e:	d009      	beq.n	8005324 <RCCEx_PLLSAI1_Config+0x74>
 8005310:	e020      	b.n	8005354 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8005312:	4b60      	ldr	r3, [pc, #384]	; (8005494 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005314:	681b      	ldr	r3, [r3, #0]
 8005316:	f003 0302 	and.w	r3, r3, #2
 800531a:	2b00      	cmp	r3, #0
 800531c:	d11d      	bne.n	800535a <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 800531e:	2301      	movs	r3, #1
 8005320:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005322:	e01a      	b.n	800535a <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8005324:	4b5b      	ldr	r3, [pc, #364]	; (8005494 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005326:	681b      	ldr	r3, [r3, #0]
 8005328:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800532c:	2b00      	cmp	r3, #0
 800532e:	d116      	bne.n	800535e <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 8005330:	2301      	movs	r3, #1
 8005332:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005334:	e013      	b.n	800535e <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8005336:	4b57      	ldr	r3, [pc, #348]	; (8005494 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005338:	681b      	ldr	r3, [r3, #0]
 800533a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800533e:	2b00      	cmp	r3, #0
 8005340:	d10f      	bne.n	8005362 <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8005342:	4b54      	ldr	r3, [pc, #336]	; (8005494 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005344:	681b      	ldr	r3, [r3, #0]
 8005346:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800534a:	2b00      	cmp	r3, #0
 800534c:	d109      	bne.n	8005362 <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 800534e:	2301      	movs	r3, #1
 8005350:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8005352:	e006      	b.n	8005362 <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 8005354:	2301      	movs	r3, #1
 8005356:	73fb      	strb	r3, [r7, #15]
      break;
 8005358:	e004      	b.n	8005364 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 800535a:	bf00      	nop
 800535c:	e002      	b.n	8005364 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 800535e:	bf00      	nop
 8005360:	e000      	b.n	8005364 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8005362:	bf00      	nop
    }

    if(status == HAL_OK)
 8005364:	7bfb      	ldrb	r3, [r7, #15]
 8005366:	2b00      	cmp	r3, #0
 8005368:	d10d      	bne.n	8005386 <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 800536a:	4b4a      	ldr	r3, [pc, #296]	; (8005494 <RCCEx_PLLSAI1_Config+0x1e4>)
 800536c:	68db      	ldr	r3, [r3, #12]
 800536e:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 8005372:	687b      	ldr	r3, [r7, #4]
 8005374:	6819      	ldr	r1, [r3, #0]
 8005376:	687b      	ldr	r3, [r7, #4]
 8005378:	685b      	ldr	r3, [r3, #4]
 800537a:	3b01      	subs	r3, #1
 800537c:	011b      	lsls	r3, r3, #4
 800537e:	430b      	orrs	r3, r1
 8005380:	4944      	ldr	r1, [pc, #272]	; (8005494 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005382:	4313      	orrs	r3, r2
 8005384:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8005386:	7bfb      	ldrb	r3, [r7, #15]
 8005388:	2b00      	cmp	r3, #0
 800538a:	d17d      	bne.n	8005488 <RCCEx_PLLSAI1_Config+0x1d8>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 800538c:	4b41      	ldr	r3, [pc, #260]	; (8005494 <RCCEx_PLLSAI1_Config+0x1e4>)
 800538e:	681b      	ldr	r3, [r3, #0]
 8005390:	4a40      	ldr	r2, [pc, #256]	; (8005494 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005392:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8005396:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005398:	f7fd f8a4 	bl	80024e4 <HAL_GetTick>
 800539c:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 800539e:	e009      	b.n	80053b4 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80053a0:	f7fd f8a0 	bl	80024e4 <HAL_GetTick>
 80053a4:	4602      	mov	r2, r0
 80053a6:	68bb      	ldr	r3, [r7, #8]
 80053a8:	1ad3      	subs	r3, r2, r3
 80053aa:	2b02      	cmp	r3, #2
 80053ac:	d902      	bls.n	80053b4 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 80053ae:	2303      	movs	r3, #3
 80053b0:	73fb      	strb	r3, [r7, #15]
        break;
 80053b2:	e005      	b.n	80053c0 <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 80053b4:	4b37      	ldr	r3, [pc, #220]	; (8005494 <RCCEx_PLLSAI1_Config+0x1e4>)
 80053b6:	681b      	ldr	r3, [r3, #0]
 80053b8:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80053bc:	2b00      	cmp	r3, #0
 80053be:	d1ef      	bne.n	80053a0 <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 80053c0:	7bfb      	ldrb	r3, [r7, #15]
 80053c2:	2b00      	cmp	r3, #0
 80053c4:	d160      	bne.n	8005488 <RCCEx_PLLSAI1_Config+0x1d8>
    {
      if(Divider == DIVIDER_P_UPDATE)
 80053c6:	683b      	ldr	r3, [r7, #0]
 80053c8:	2b00      	cmp	r3, #0
 80053ca:	d111      	bne.n	80053f0 <RCCEx_PLLSAI1_Config+0x140>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80053cc:	4b31      	ldr	r3, [pc, #196]	; (8005494 <RCCEx_PLLSAI1_Config+0x1e4>)
 80053ce:	691b      	ldr	r3, [r3, #16]
 80053d0:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 80053d4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80053d8:	687a      	ldr	r2, [r7, #4]
 80053da:	6892      	ldr	r2, [r2, #8]
 80053dc:	0211      	lsls	r1, r2, #8
 80053de:	687a      	ldr	r2, [r7, #4]
 80053e0:	68d2      	ldr	r2, [r2, #12]
 80053e2:	0912      	lsrs	r2, r2, #4
 80053e4:	0452      	lsls	r2, r2, #17
 80053e6:	430a      	orrs	r2, r1
 80053e8:	492a      	ldr	r1, [pc, #168]	; (8005494 <RCCEx_PLLSAI1_Config+0x1e4>)
 80053ea:	4313      	orrs	r3, r2
 80053ec:	610b      	str	r3, [r1, #16]
 80053ee:	e027      	b.n	8005440 <RCCEx_PLLSAI1_Config+0x190>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 80053f0:	683b      	ldr	r3, [r7, #0]
 80053f2:	2b01      	cmp	r3, #1
 80053f4:	d112      	bne.n	800541c <RCCEx_PLLSAI1_Config+0x16c>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80053f6:	4b27      	ldr	r3, [pc, #156]	; (8005494 <RCCEx_PLLSAI1_Config+0x1e4>)
 80053f8:	691b      	ldr	r3, [r3, #16]
 80053fa:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
 80053fe:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8005402:	687a      	ldr	r2, [r7, #4]
 8005404:	6892      	ldr	r2, [r2, #8]
 8005406:	0211      	lsls	r1, r2, #8
 8005408:	687a      	ldr	r2, [r7, #4]
 800540a:	6912      	ldr	r2, [r2, #16]
 800540c:	0852      	lsrs	r2, r2, #1
 800540e:	3a01      	subs	r2, #1
 8005410:	0552      	lsls	r2, r2, #21
 8005412:	430a      	orrs	r2, r1
 8005414:	491f      	ldr	r1, [pc, #124]	; (8005494 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005416:	4313      	orrs	r3, r2
 8005418:	610b      	str	r3, [r1, #16]
 800541a:	e011      	b.n	8005440 <RCCEx_PLLSAI1_Config+0x190>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800541c:	4b1d      	ldr	r3, [pc, #116]	; (8005494 <RCCEx_PLLSAI1_Config+0x1e4>)
 800541e:	691b      	ldr	r3, [r3, #16]
 8005420:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 8005424:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8005428:	687a      	ldr	r2, [r7, #4]
 800542a:	6892      	ldr	r2, [r2, #8]
 800542c:	0211      	lsls	r1, r2, #8
 800542e:	687a      	ldr	r2, [r7, #4]
 8005430:	6952      	ldr	r2, [r2, #20]
 8005432:	0852      	lsrs	r2, r2, #1
 8005434:	3a01      	subs	r2, #1
 8005436:	0652      	lsls	r2, r2, #25
 8005438:	430a      	orrs	r2, r1
 800543a:	4916      	ldr	r1, [pc, #88]	; (8005494 <RCCEx_PLLSAI1_Config+0x1e4>)
 800543c:	4313      	orrs	r3, r2
 800543e:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8005440:	4b14      	ldr	r3, [pc, #80]	; (8005494 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005442:	681b      	ldr	r3, [r3, #0]
 8005444:	4a13      	ldr	r2, [pc, #76]	; (8005494 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005446:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800544a:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800544c:	f7fd f84a 	bl	80024e4 <HAL_GetTick>
 8005450:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8005452:	e009      	b.n	8005468 <RCCEx_PLLSAI1_Config+0x1b8>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8005454:	f7fd f846 	bl	80024e4 <HAL_GetTick>
 8005458:	4602      	mov	r2, r0
 800545a:	68bb      	ldr	r3, [r7, #8]
 800545c:	1ad3      	subs	r3, r2, r3
 800545e:	2b02      	cmp	r3, #2
 8005460:	d902      	bls.n	8005468 <RCCEx_PLLSAI1_Config+0x1b8>
        {
          status = HAL_TIMEOUT;
 8005462:	2303      	movs	r3, #3
 8005464:	73fb      	strb	r3, [r7, #15]
          break;
 8005466:	e005      	b.n	8005474 <RCCEx_PLLSAI1_Config+0x1c4>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8005468:	4b0a      	ldr	r3, [pc, #40]	; (8005494 <RCCEx_PLLSAI1_Config+0x1e4>)
 800546a:	681b      	ldr	r3, [r3, #0]
 800546c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8005470:	2b00      	cmp	r3, #0
 8005472:	d0ef      	beq.n	8005454 <RCCEx_PLLSAI1_Config+0x1a4>
        }
      }

      if(status == HAL_OK)
 8005474:	7bfb      	ldrb	r3, [r7, #15]
 8005476:	2b00      	cmp	r3, #0
 8005478:	d106      	bne.n	8005488 <RCCEx_PLLSAI1_Config+0x1d8>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 800547a:	4b06      	ldr	r3, [pc, #24]	; (8005494 <RCCEx_PLLSAI1_Config+0x1e4>)
 800547c:	691a      	ldr	r2, [r3, #16]
 800547e:	687b      	ldr	r3, [r7, #4]
 8005480:	699b      	ldr	r3, [r3, #24]
 8005482:	4904      	ldr	r1, [pc, #16]	; (8005494 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005484:	4313      	orrs	r3, r2
 8005486:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8005488:	7bfb      	ldrb	r3, [r7, #15]
}
 800548a:	4618      	mov	r0, r3
 800548c:	3710      	adds	r7, #16
 800548e:	46bd      	mov	sp, r7
 8005490:	bd80      	pop	{r7, pc}
 8005492:	bf00      	nop
 8005494:	40021000 	.word	0x40021000

08005498 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 8005498:	b580      	push	{r7, lr}
 800549a:	b084      	sub	sp, #16
 800549c:	af00      	add	r7, sp, #0
 800549e:	6078      	str	r0, [r7, #4]
 80054a0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80054a2:	2300      	movs	r3, #0
 80054a4:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 80054a6:	4b6a      	ldr	r3, [pc, #424]	; (8005650 <RCCEx_PLLSAI2_Config+0x1b8>)
 80054a8:	68db      	ldr	r3, [r3, #12]
 80054aa:	f003 0303 	and.w	r3, r3, #3
 80054ae:	2b00      	cmp	r3, #0
 80054b0:	d018      	beq.n	80054e4 <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 80054b2:	4b67      	ldr	r3, [pc, #412]	; (8005650 <RCCEx_PLLSAI2_Config+0x1b8>)
 80054b4:	68db      	ldr	r3, [r3, #12]
 80054b6:	f003 0203 	and.w	r2, r3, #3
 80054ba:	687b      	ldr	r3, [r7, #4]
 80054bc:	681b      	ldr	r3, [r3, #0]
 80054be:	429a      	cmp	r2, r3
 80054c0:	d10d      	bne.n	80054de <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 80054c2:	687b      	ldr	r3, [r7, #4]
 80054c4:	681b      	ldr	r3, [r3, #0]
       ||
 80054c6:	2b00      	cmp	r3, #0
 80054c8:	d009      	beq.n	80054de <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 80054ca:	4b61      	ldr	r3, [pc, #388]	; (8005650 <RCCEx_PLLSAI2_Config+0x1b8>)
 80054cc:	68db      	ldr	r3, [r3, #12]
 80054ce:	091b      	lsrs	r3, r3, #4
 80054d0:	f003 0307 	and.w	r3, r3, #7
 80054d4:	1c5a      	adds	r2, r3, #1
 80054d6:	687b      	ldr	r3, [r7, #4]
 80054d8:	685b      	ldr	r3, [r3, #4]
       ||
 80054da:	429a      	cmp	r2, r3
 80054dc:	d047      	beq.n	800556e <RCCEx_PLLSAI2_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 80054de:	2301      	movs	r3, #1
 80054e0:	73fb      	strb	r3, [r7, #15]
 80054e2:	e044      	b.n	800556e <RCCEx_PLLSAI2_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 80054e4:	687b      	ldr	r3, [r7, #4]
 80054e6:	681b      	ldr	r3, [r3, #0]
 80054e8:	2b03      	cmp	r3, #3
 80054ea:	d018      	beq.n	800551e <RCCEx_PLLSAI2_Config+0x86>
 80054ec:	2b03      	cmp	r3, #3
 80054ee:	d825      	bhi.n	800553c <RCCEx_PLLSAI2_Config+0xa4>
 80054f0:	2b01      	cmp	r3, #1
 80054f2:	d002      	beq.n	80054fa <RCCEx_PLLSAI2_Config+0x62>
 80054f4:	2b02      	cmp	r3, #2
 80054f6:	d009      	beq.n	800550c <RCCEx_PLLSAI2_Config+0x74>
 80054f8:	e020      	b.n	800553c <RCCEx_PLLSAI2_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 80054fa:	4b55      	ldr	r3, [pc, #340]	; (8005650 <RCCEx_PLLSAI2_Config+0x1b8>)
 80054fc:	681b      	ldr	r3, [r3, #0]
 80054fe:	f003 0302 	and.w	r3, r3, #2
 8005502:	2b00      	cmp	r3, #0
 8005504:	d11d      	bne.n	8005542 <RCCEx_PLLSAI2_Config+0xaa>
      {
        status = HAL_ERROR;
 8005506:	2301      	movs	r3, #1
 8005508:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800550a:	e01a      	b.n	8005542 <RCCEx_PLLSAI2_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 800550c:	4b50      	ldr	r3, [pc, #320]	; (8005650 <RCCEx_PLLSAI2_Config+0x1b8>)
 800550e:	681b      	ldr	r3, [r3, #0]
 8005510:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005514:	2b00      	cmp	r3, #0
 8005516:	d116      	bne.n	8005546 <RCCEx_PLLSAI2_Config+0xae>
      {
        status = HAL_ERROR;
 8005518:	2301      	movs	r3, #1
 800551a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800551c:	e013      	b.n	8005546 <RCCEx_PLLSAI2_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 800551e:	4b4c      	ldr	r3, [pc, #304]	; (8005650 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005520:	681b      	ldr	r3, [r3, #0]
 8005522:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005526:	2b00      	cmp	r3, #0
 8005528:	d10f      	bne.n	800554a <RCCEx_PLLSAI2_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 800552a:	4b49      	ldr	r3, [pc, #292]	; (8005650 <RCCEx_PLLSAI2_Config+0x1b8>)
 800552c:	681b      	ldr	r3, [r3, #0]
 800552e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8005532:	2b00      	cmp	r3, #0
 8005534:	d109      	bne.n	800554a <RCCEx_PLLSAI2_Config+0xb2>
        {
          status = HAL_ERROR;
 8005536:	2301      	movs	r3, #1
 8005538:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800553a:	e006      	b.n	800554a <RCCEx_PLLSAI2_Config+0xb2>
    default:
      status = HAL_ERROR;
 800553c:	2301      	movs	r3, #1
 800553e:	73fb      	strb	r3, [r7, #15]
      break;
 8005540:	e004      	b.n	800554c <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8005542:	bf00      	nop
 8005544:	e002      	b.n	800554c <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8005546:	bf00      	nop
 8005548:	e000      	b.n	800554c <RCCEx_PLLSAI2_Config+0xb4>
      break;
 800554a:	bf00      	nop
    }

    if(status == HAL_OK)
 800554c:	7bfb      	ldrb	r3, [r7, #15]
 800554e:	2b00      	cmp	r3, #0
 8005550:	d10d      	bne.n	800556e <RCCEx_PLLSAI2_Config+0xd6>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8005552:	4b3f      	ldr	r3, [pc, #252]	; (8005650 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005554:	68db      	ldr	r3, [r3, #12]
 8005556:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 800555a:	687b      	ldr	r3, [r7, #4]
 800555c:	6819      	ldr	r1, [r3, #0]
 800555e:	687b      	ldr	r3, [r7, #4]
 8005560:	685b      	ldr	r3, [r3, #4]
 8005562:	3b01      	subs	r3, #1
 8005564:	011b      	lsls	r3, r3, #4
 8005566:	430b      	orrs	r3, r1
 8005568:	4939      	ldr	r1, [pc, #228]	; (8005650 <RCCEx_PLLSAI2_Config+0x1b8>)
 800556a:	4313      	orrs	r3, r2
 800556c:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 800556e:	7bfb      	ldrb	r3, [r7, #15]
 8005570:	2b00      	cmp	r3, #0
 8005572:	d167      	bne.n	8005644 <RCCEx_PLLSAI2_Config+0x1ac>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8005574:	4b36      	ldr	r3, [pc, #216]	; (8005650 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005576:	681b      	ldr	r3, [r3, #0]
 8005578:	4a35      	ldr	r2, [pc, #212]	; (8005650 <RCCEx_PLLSAI2_Config+0x1b8>)
 800557a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800557e:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005580:	f7fc ffb0 	bl	80024e4 <HAL_GetTick>
 8005584:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8005586:	e009      	b.n	800559c <RCCEx_PLLSAI2_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8005588:	f7fc ffac 	bl	80024e4 <HAL_GetTick>
 800558c:	4602      	mov	r2, r0
 800558e:	68bb      	ldr	r3, [r7, #8]
 8005590:	1ad3      	subs	r3, r2, r3
 8005592:	2b02      	cmp	r3, #2
 8005594:	d902      	bls.n	800559c <RCCEx_PLLSAI2_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8005596:	2303      	movs	r3, #3
 8005598:	73fb      	strb	r3, [r7, #15]
        break;
 800559a:	e005      	b.n	80055a8 <RCCEx_PLLSAI2_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 800559c:	4b2c      	ldr	r3, [pc, #176]	; (8005650 <RCCEx_PLLSAI2_Config+0x1b8>)
 800559e:	681b      	ldr	r3, [r3, #0]
 80055a0:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80055a4:	2b00      	cmp	r3, #0
 80055a6:	d1ef      	bne.n	8005588 <RCCEx_PLLSAI2_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 80055a8:	7bfb      	ldrb	r3, [r7, #15]
 80055aa:	2b00      	cmp	r3, #0
 80055ac:	d14a      	bne.n	8005644 <RCCEx_PLLSAI2_Config+0x1ac>
    {
      if(Divider == DIVIDER_P_UPDATE)
 80055ae:	683b      	ldr	r3, [r7, #0]
 80055b0:	2b00      	cmp	r3, #0
 80055b2:	d111      	bne.n	80055d8 <RCCEx_PLLSAI2_Config+0x140>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 80055b4:	4b26      	ldr	r3, [pc, #152]	; (8005650 <RCCEx_PLLSAI2_Config+0x1b8>)
 80055b6:	695b      	ldr	r3, [r3, #20]
 80055b8:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 80055bc:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80055c0:	687a      	ldr	r2, [r7, #4]
 80055c2:	6892      	ldr	r2, [r2, #8]
 80055c4:	0211      	lsls	r1, r2, #8
 80055c6:	687a      	ldr	r2, [r7, #4]
 80055c8:	68d2      	ldr	r2, [r2, #12]
 80055ca:	0912      	lsrs	r2, r2, #4
 80055cc:	0452      	lsls	r2, r2, #17
 80055ce:	430a      	orrs	r2, r1
 80055d0:	491f      	ldr	r1, [pc, #124]	; (8005650 <RCCEx_PLLSAI2_Config+0x1b8>)
 80055d2:	4313      	orrs	r3, r2
 80055d4:	614b      	str	r3, [r1, #20]
 80055d6:	e011      	b.n	80055fc <RCCEx_PLLSAI2_Config+0x164>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 80055d8:	4b1d      	ldr	r3, [pc, #116]	; (8005650 <RCCEx_PLLSAI2_Config+0x1b8>)
 80055da:	695b      	ldr	r3, [r3, #20]
 80055dc:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 80055e0:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 80055e4:	687a      	ldr	r2, [r7, #4]
 80055e6:	6892      	ldr	r2, [r2, #8]
 80055e8:	0211      	lsls	r1, r2, #8
 80055ea:	687a      	ldr	r2, [r7, #4]
 80055ec:	6912      	ldr	r2, [r2, #16]
 80055ee:	0852      	lsrs	r2, r2, #1
 80055f0:	3a01      	subs	r2, #1
 80055f2:	0652      	lsls	r2, r2, #25
 80055f4:	430a      	orrs	r2, r1
 80055f6:	4916      	ldr	r1, [pc, #88]	; (8005650 <RCCEx_PLLSAI2_Config+0x1b8>)
 80055f8:	4313      	orrs	r3, r2
 80055fa:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 80055fc:	4b14      	ldr	r3, [pc, #80]	; (8005650 <RCCEx_PLLSAI2_Config+0x1b8>)
 80055fe:	681b      	ldr	r3, [r3, #0]
 8005600:	4a13      	ldr	r2, [pc, #76]	; (8005650 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005602:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005606:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005608:	f7fc ff6c 	bl	80024e4 <HAL_GetTick>
 800560c:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 800560e:	e009      	b.n	8005624 <RCCEx_PLLSAI2_Config+0x18c>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8005610:	f7fc ff68 	bl	80024e4 <HAL_GetTick>
 8005614:	4602      	mov	r2, r0
 8005616:	68bb      	ldr	r3, [r7, #8]
 8005618:	1ad3      	subs	r3, r2, r3
 800561a:	2b02      	cmp	r3, #2
 800561c:	d902      	bls.n	8005624 <RCCEx_PLLSAI2_Config+0x18c>
        {
          status = HAL_TIMEOUT;
 800561e:	2303      	movs	r3, #3
 8005620:	73fb      	strb	r3, [r7, #15]
          break;
 8005622:	e005      	b.n	8005630 <RCCEx_PLLSAI2_Config+0x198>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8005624:	4b0a      	ldr	r3, [pc, #40]	; (8005650 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005626:	681b      	ldr	r3, [r3, #0]
 8005628:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800562c:	2b00      	cmp	r3, #0
 800562e:	d0ef      	beq.n	8005610 <RCCEx_PLLSAI2_Config+0x178>
        }
      }

      if(status == HAL_OK)
 8005630:	7bfb      	ldrb	r3, [r7, #15]
 8005632:	2b00      	cmp	r3, #0
 8005634:	d106      	bne.n	8005644 <RCCEx_PLLSAI2_Config+0x1ac>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 8005636:	4b06      	ldr	r3, [pc, #24]	; (8005650 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005638:	695a      	ldr	r2, [r3, #20]
 800563a:	687b      	ldr	r3, [r7, #4]
 800563c:	695b      	ldr	r3, [r3, #20]
 800563e:	4904      	ldr	r1, [pc, #16]	; (8005650 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005640:	4313      	orrs	r3, r2
 8005642:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 8005644:	7bfb      	ldrb	r3, [r7, #15]
}
 8005646:	4618      	mov	r0, r3
 8005648:	3710      	adds	r7, #16
 800564a:	46bd      	mov	sp, r7
 800564c:	bd80      	pop	{r7, pc}
 800564e:	bf00      	nop
 8005650:	40021000 	.word	0x40021000

08005654 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8005654:	b580      	push	{r7, lr}
 8005656:	b084      	sub	sp, #16
 8005658:	af00      	add	r7, sp, #0
 800565a:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800565c:	687b      	ldr	r3, [r7, #4]
 800565e:	2b00      	cmp	r3, #0
 8005660:	d101      	bne.n	8005666 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8005662:	2301      	movs	r3, #1
 8005664:	e095      	b.n	8005792 <HAL_SPI_Init+0x13e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8005666:	687b      	ldr	r3, [r7, #4]
 8005668:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800566a:	2b00      	cmp	r3, #0
 800566c:	d108      	bne.n	8005680 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800566e:	687b      	ldr	r3, [r7, #4]
 8005670:	685b      	ldr	r3, [r3, #4]
 8005672:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005676:	d009      	beq.n	800568c <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8005678:	687b      	ldr	r3, [r7, #4]
 800567a:	2200      	movs	r2, #0
 800567c:	61da      	str	r2, [r3, #28]
 800567e:	e005      	b.n	800568c <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8005680:	687b      	ldr	r3, [r7, #4]
 8005682:	2200      	movs	r2, #0
 8005684:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8005686:	687b      	ldr	r3, [r7, #4]
 8005688:	2200      	movs	r2, #0
 800568a:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800568c:	687b      	ldr	r3, [r7, #4]
 800568e:	2200      	movs	r2, #0
 8005690:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8005692:	687b      	ldr	r3, [r7, #4]
 8005694:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8005698:	b2db      	uxtb	r3, r3
 800569a:	2b00      	cmp	r3, #0
 800569c:	d106      	bne.n	80056ac <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800569e:	687b      	ldr	r3, [r7, #4]
 80056a0:	2200      	movs	r2, #0
 80056a2:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80056a6:	6878      	ldr	r0, [r7, #4]
 80056a8:	f7fc fbdc 	bl	8001e64 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80056ac:	687b      	ldr	r3, [r7, #4]
 80056ae:	2202      	movs	r2, #2
 80056b0:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80056b4:	687b      	ldr	r3, [r7, #4]
 80056b6:	681b      	ldr	r3, [r3, #0]
 80056b8:	681a      	ldr	r2, [r3, #0]
 80056ba:	687b      	ldr	r3, [r7, #4]
 80056bc:	681b      	ldr	r3, [r3, #0]
 80056be:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80056c2:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80056c4:	687b      	ldr	r3, [r7, #4]
 80056c6:	68db      	ldr	r3, [r3, #12]
 80056c8:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 80056cc:	d902      	bls.n	80056d4 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 80056ce:	2300      	movs	r3, #0
 80056d0:	60fb      	str	r3, [r7, #12]
 80056d2:	e002      	b.n	80056da <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 80056d4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80056d8:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 80056da:	687b      	ldr	r3, [r7, #4]
 80056dc:	68db      	ldr	r3, [r3, #12]
 80056de:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 80056e2:	d007      	beq.n	80056f4 <HAL_SPI_Init+0xa0>
 80056e4:	687b      	ldr	r3, [r7, #4]
 80056e6:	68db      	ldr	r3, [r3, #12]
 80056e8:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 80056ec:	d002      	beq.n	80056f4 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80056ee:	687b      	ldr	r3, [r7, #4]
 80056f0:	2200      	movs	r2, #0
 80056f2:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80056f4:	687b      	ldr	r3, [r7, #4]
 80056f6:	685b      	ldr	r3, [r3, #4]
 80056f8:	f403 7282 	and.w	r2, r3, #260	; 0x104
 80056fc:	687b      	ldr	r3, [r7, #4]
 80056fe:	689b      	ldr	r3, [r3, #8]
 8005700:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8005704:	431a      	orrs	r2, r3
 8005706:	687b      	ldr	r3, [r7, #4]
 8005708:	691b      	ldr	r3, [r3, #16]
 800570a:	f003 0302 	and.w	r3, r3, #2
 800570e:	431a      	orrs	r2, r3
 8005710:	687b      	ldr	r3, [r7, #4]
 8005712:	695b      	ldr	r3, [r3, #20]
 8005714:	f003 0301 	and.w	r3, r3, #1
 8005718:	431a      	orrs	r2, r3
 800571a:	687b      	ldr	r3, [r7, #4]
 800571c:	699b      	ldr	r3, [r3, #24]
 800571e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8005722:	431a      	orrs	r2, r3
 8005724:	687b      	ldr	r3, [r7, #4]
 8005726:	69db      	ldr	r3, [r3, #28]
 8005728:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800572c:	431a      	orrs	r2, r3
 800572e:	687b      	ldr	r3, [r7, #4]
 8005730:	6a1b      	ldr	r3, [r3, #32]
 8005732:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005736:	ea42 0103 	orr.w	r1, r2, r3
 800573a:	687b      	ldr	r3, [r7, #4]
 800573c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800573e:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8005742:	687b      	ldr	r3, [r7, #4]
 8005744:	681b      	ldr	r3, [r3, #0]
 8005746:	430a      	orrs	r2, r1
 8005748:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 800574a:	687b      	ldr	r3, [r7, #4]
 800574c:	699b      	ldr	r3, [r3, #24]
 800574e:	0c1b      	lsrs	r3, r3, #16
 8005750:	f003 0204 	and.w	r2, r3, #4
 8005754:	687b      	ldr	r3, [r7, #4]
 8005756:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005758:	f003 0310 	and.w	r3, r3, #16
 800575c:	431a      	orrs	r2, r3
 800575e:	687b      	ldr	r3, [r7, #4]
 8005760:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005762:	f003 0308 	and.w	r3, r3, #8
 8005766:	431a      	orrs	r2, r3
 8005768:	687b      	ldr	r3, [r7, #4]
 800576a:	68db      	ldr	r3, [r3, #12]
 800576c:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 8005770:	ea42 0103 	orr.w	r1, r2, r3
 8005774:	68fb      	ldr	r3, [r7, #12]
 8005776:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
 800577a:	687b      	ldr	r3, [r7, #4]
 800577c:	681b      	ldr	r3, [r3, #0]
 800577e:	430a      	orrs	r2, r1
 8005780:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8005782:	687b      	ldr	r3, [r7, #4]
 8005784:	2200      	movs	r2, #0
 8005786:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8005788:	687b      	ldr	r3, [r7, #4]
 800578a:	2201      	movs	r2, #1
 800578c:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  return HAL_OK;
 8005790:	2300      	movs	r3, #0
}
 8005792:	4618      	mov	r0, r3
 8005794:	3710      	adds	r7, #16
 8005796:	46bd      	mov	sp, r7
 8005798:	bd80      	pop	{r7, pc}

0800579a <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800579a:	b580      	push	{r7, lr}
 800579c:	b082      	sub	sp, #8
 800579e:	af00      	add	r7, sp, #0
 80057a0:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80057a2:	687b      	ldr	r3, [r7, #4]
 80057a4:	2b00      	cmp	r3, #0
 80057a6:	d101      	bne.n	80057ac <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80057a8:	2301      	movs	r3, #1
 80057aa:	e040      	b.n	800582e <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80057ac:	687b      	ldr	r3, [r7, #4]
 80057ae:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80057b0:	2b00      	cmp	r3, #0
 80057b2:	d106      	bne.n	80057c2 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80057b4:	687b      	ldr	r3, [r7, #4]
 80057b6:	2200      	movs	r2, #0
 80057b8:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80057bc:	6878      	ldr	r0, [r7, #4]
 80057be:	f7fc fb95 	bl	8001eec <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80057c2:	687b      	ldr	r3, [r7, #4]
 80057c4:	2224      	movs	r2, #36	; 0x24
 80057c6:	67da      	str	r2, [r3, #124]	; 0x7c

  __HAL_UART_DISABLE(huart);
 80057c8:	687b      	ldr	r3, [r7, #4]
 80057ca:	681b      	ldr	r3, [r3, #0]
 80057cc:	681a      	ldr	r2, [r3, #0]
 80057ce:	687b      	ldr	r3, [r7, #4]
 80057d0:	681b      	ldr	r3, [r3, #0]
 80057d2:	f022 0201 	bic.w	r2, r2, #1
 80057d6:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80057d8:	687b      	ldr	r3, [r7, #4]
 80057da:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80057dc:	2b00      	cmp	r3, #0
 80057de:	d002      	beq.n	80057e6 <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 80057e0:	6878      	ldr	r0, [r7, #4]
 80057e2:	f000 fb6b 	bl	8005ebc <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80057e6:	6878      	ldr	r0, [r7, #4]
 80057e8:	f000 f8b0 	bl	800594c <UART_SetConfig>
 80057ec:	4603      	mov	r3, r0
 80057ee:	2b01      	cmp	r3, #1
 80057f0:	d101      	bne.n	80057f6 <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 80057f2:	2301      	movs	r3, #1
 80057f4:	e01b      	b.n	800582e <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80057f6:	687b      	ldr	r3, [r7, #4]
 80057f8:	681b      	ldr	r3, [r3, #0]
 80057fa:	685a      	ldr	r2, [r3, #4]
 80057fc:	687b      	ldr	r3, [r7, #4]
 80057fe:	681b      	ldr	r3, [r3, #0]
 8005800:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8005804:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005806:	687b      	ldr	r3, [r7, #4]
 8005808:	681b      	ldr	r3, [r3, #0]
 800580a:	689a      	ldr	r2, [r3, #8]
 800580c:	687b      	ldr	r3, [r7, #4]
 800580e:	681b      	ldr	r3, [r3, #0]
 8005810:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8005814:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8005816:	687b      	ldr	r3, [r7, #4]
 8005818:	681b      	ldr	r3, [r3, #0]
 800581a:	681a      	ldr	r2, [r3, #0]
 800581c:	687b      	ldr	r3, [r7, #4]
 800581e:	681b      	ldr	r3, [r3, #0]
 8005820:	f042 0201 	orr.w	r2, r2, #1
 8005824:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8005826:	6878      	ldr	r0, [r7, #4]
 8005828:	f000 fbea 	bl	8006000 <UART_CheckIdleState>
 800582c:	4603      	mov	r3, r0
}
 800582e:	4618      	mov	r0, r3
 8005830:	3708      	adds	r7, #8
 8005832:	46bd      	mov	sp, r7
 8005834:	bd80      	pop	{r7, pc}

08005836 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005836:	b580      	push	{r7, lr}
 8005838:	b08a      	sub	sp, #40	; 0x28
 800583a:	af02      	add	r7, sp, #8
 800583c:	60f8      	str	r0, [r7, #12]
 800583e:	60b9      	str	r1, [r7, #8]
 8005840:	603b      	str	r3, [r7, #0]
 8005842:	4613      	mov	r3, r2
 8005844:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8005846:	68fb      	ldr	r3, [r7, #12]
 8005848:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800584a:	2b20      	cmp	r3, #32
 800584c:	d178      	bne.n	8005940 <HAL_UART_Transmit+0x10a>
  {
    if ((pData == NULL) || (Size == 0U))
 800584e:	68bb      	ldr	r3, [r7, #8]
 8005850:	2b00      	cmp	r3, #0
 8005852:	d002      	beq.n	800585a <HAL_UART_Transmit+0x24>
 8005854:	88fb      	ldrh	r3, [r7, #6]
 8005856:	2b00      	cmp	r3, #0
 8005858:	d101      	bne.n	800585e <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 800585a:	2301      	movs	r3, #1
 800585c:	e071      	b.n	8005942 <HAL_UART_Transmit+0x10c>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800585e:	68fb      	ldr	r3, [r7, #12]
 8005860:	2200      	movs	r2, #0
 8005862:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8005866:	68fb      	ldr	r3, [r7, #12]
 8005868:	2221      	movs	r2, #33	; 0x21
 800586a:	67da      	str	r2, [r3, #124]	; 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800586c:	f7fc fe3a 	bl	80024e4 <HAL_GetTick>
 8005870:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8005872:	68fb      	ldr	r3, [r7, #12]
 8005874:	88fa      	ldrh	r2, [r7, #6]
 8005876:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 800587a:	68fb      	ldr	r3, [r7, #12]
 800587c:	88fa      	ldrh	r2, [r7, #6]
 800587e:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005882:	68fb      	ldr	r3, [r7, #12]
 8005884:	689b      	ldr	r3, [r3, #8]
 8005886:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800588a:	d108      	bne.n	800589e <HAL_UART_Transmit+0x68>
 800588c:	68fb      	ldr	r3, [r7, #12]
 800588e:	691b      	ldr	r3, [r3, #16]
 8005890:	2b00      	cmp	r3, #0
 8005892:	d104      	bne.n	800589e <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 8005894:	2300      	movs	r3, #0
 8005896:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8005898:	68bb      	ldr	r3, [r7, #8]
 800589a:	61bb      	str	r3, [r7, #24]
 800589c:	e003      	b.n	80058a6 <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 800589e:	68bb      	ldr	r3, [r7, #8]
 80058a0:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80058a2:	2300      	movs	r3, #0
 80058a4:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80058a6:	e030      	b.n	800590a <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80058a8:	683b      	ldr	r3, [r7, #0]
 80058aa:	9300      	str	r3, [sp, #0]
 80058ac:	697b      	ldr	r3, [r7, #20]
 80058ae:	2200      	movs	r2, #0
 80058b0:	2180      	movs	r1, #128	; 0x80
 80058b2:	68f8      	ldr	r0, [r7, #12]
 80058b4:	f000 fc4c 	bl	8006150 <UART_WaitOnFlagUntilTimeout>
 80058b8:	4603      	mov	r3, r0
 80058ba:	2b00      	cmp	r3, #0
 80058bc:	d004      	beq.n	80058c8 <HAL_UART_Transmit+0x92>
      {

        huart->gState = HAL_UART_STATE_READY;
 80058be:	68fb      	ldr	r3, [r7, #12]
 80058c0:	2220      	movs	r2, #32
 80058c2:	67da      	str	r2, [r3, #124]	; 0x7c

        return HAL_TIMEOUT;
 80058c4:	2303      	movs	r3, #3
 80058c6:	e03c      	b.n	8005942 <HAL_UART_Transmit+0x10c>
      }
      if (pdata8bits == NULL)
 80058c8:	69fb      	ldr	r3, [r7, #28]
 80058ca:	2b00      	cmp	r3, #0
 80058cc:	d10b      	bne.n	80058e6 <HAL_UART_Transmit+0xb0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 80058ce:	69bb      	ldr	r3, [r7, #24]
 80058d0:	881a      	ldrh	r2, [r3, #0]
 80058d2:	68fb      	ldr	r3, [r7, #12]
 80058d4:	681b      	ldr	r3, [r3, #0]
 80058d6:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80058da:	b292      	uxth	r2, r2
 80058dc:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 80058de:	69bb      	ldr	r3, [r7, #24]
 80058e0:	3302      	adds	r3, #2
 80058e2:	61bb      	str	r3, [r7, #24]
 80058e4:	e008      	b.n	80058f8 <HAL_UART_Transmit+0xc2>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80058e6:	69fb      	ldr	r3, [r7, #28]
 80058e8:	781a      	ldrb	r2, [r3, #0]
 80058ea:	68fb      	ldr	r3, [r7, #12]
 80058ec:	681b      	ldr	r3, [r3, #0]
 80058ee:	b292      	uxth	r2, r2
 80058f0:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 80058f2:	69fb      	ldr	r3, [r7, #28]
 80058f4:	3301      	adds	r3, #1
 80058f6:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80058f8:	68fb      	ldr	r3, [r7, #12]
 80058fa:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 80058fe:	b29b      	uxth	r3, r3
 8005900:	3b01      	subs	r3, #1
 8005902:	b29a      	uxth	r2, r3
 8005904:	68fb      	ldr	r3, [r7, #12]
 8005906:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 800590a:	68fb      	ldr	r3, [r7, #12]
 800590c:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8005910:	b29b      	uxth	r3, r3
 8005912:	2b00      	cmp	r3, #0
 8005914:	d1c8      	bne.n	80058a8 <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8005916:	683b      	ldr	r3, [r7, #0]
 8005918:	9300      	str	r3, [sp, #0]
 800591a:	697b      	ldr	r3, [r7, #20]
 800591c:	2200      	movs	r2, #0
 800591e:	2140      	movs	r1, #64	; 0x40
 8005920:	68f8      	ldr	r0, [r7, #12]
 8005922:	f000 fc15 	bl	8006150 <UART_WaitOnFlagUntilTimeout>
 8005926:	4603      	mov	r3, r0
 8005928:	2b00      	cmp	r3, #0
 800592a:	d004      	beq.n	8005936 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 800592c:	68fb      	ldr	r3, [r7, #12]
 800592e:	2220      	movs	r2, #32
 8005930:	67da      	str	r2, [r3, #124]	; 0x7c

      return HAL_TIMEOUT;
 8005932:	2303      	movs	r3, #3
 8005934:	e005      	b.n	8005942 <HAL_UART_Transmit+0x10c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8005936:	68fb      	ldr	r3, [r7, #12]
 8005938:	2220      	movs	r2, #32
 800593a:	67da      	str	r2, [r3, #124]	; 0x7c

    return HAL_OK;
 800593c:	2300      	movs	r3, #0
 800593e:	e000      	b.n	8005942 <HAL_UART_Transmit+0x10c>
  }
  else
  {
    return HAL_BUSY;
 8005940:	2302      	movs	r3, #2
  }
}
 8005942:	4618      	mov	r0, r3
 8005944:	3720      	adds	r7, #32
 8005946:	46bd      	mov	sp, r7
 8005948:	bd80      	pop	{r7, pc}
	...

0800594c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800594c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005950:	b08a      	sub	sp, #40	; 0x28
 8005952:	af00      	add	r7, sp, #0
 8005954:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8005956:	2300      	movs	r3, #0
 8005958:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800595c:	68fb      	ldr	r3, [r7, #12]
 800595e:	689a      	ldr	r2, [r3, #8]
 8005960:	68fb      	ldr	r3, [r7, #12]
 8005962:	691b      	ldr	r3, [r3, #16]
 8005964:	431a      	orrs	r2, r3
 8005966:	68fb      	ldr	r3, [r7, #12]
 8005968:	695b      	ldr	r3, [r3, #20]
 800596a:	431a      	orrs	r2, r3
 800596c:	68fb      	ldr	r3, [r7, #12]
 800596e:	69db      	ldr	r3, [r3, #28]
 8005970:	4313      	orrs	r3, r2
 8005972:	627b      	str	r3, [r7, #36]	; 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8005974:	68fb      	ldr	r3, [r7, #12]
 8005976:	681b      	ldr	r3, [r3, #0]
 8005978:	681a      	ldr	r2, [r3, #0]
 800597a:	4ba4      	ldr	r3, [pc, #656]	; (8005c0c <UART_SetConfig+0x2c0>)
 800597c:	4013      	ands	r3, r2
 800597e:	68fa      	ldr	r2, [r7, #12]
 8005980:	6812      	ldr	r2, [r2, #0]
 8005982:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8005984:	430b      	orrs	r3, r1
 8005986:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005988:	68fb      	ldr	r3, [r7, #12]
 800598a:	681b      	ldr	r3, [r3, #0]
 800598c:	685b      	ldr	r3, [r3, #4]
 800598e:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8005992:	68fb      	ldr	r3, [r7, #12]
 8005994:	68da      	ldr	r2, [r3, #12]
 8005996:	68fb      	ldr	r3, [r7, #12]
 8005998:	681b      	ldr	r3, [r3, #0]
 800599a:	430a      	orrs	r2, r1
 800599c:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800599e:	68fb      	ldr	r3, [r7, #12]
 80059a0:	699b      	ldr	r3, [r3, #24]
 80059a2:	627b      	str	r3, [r7, #36]	; 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 80059a4:	68fb      	ldr	r3, [r7, #12]
 80059a6:	681b      	ldr	r3, [r3, #0]
 80059a8:	4a99      	ldr	r2, [pc, #612]	; (8005c10 <UART_SetConfig+0x2c4>)
 80059aa:	4293      	cmp	r3, r2
 80059ac:	d004      	beq.n	80059b8 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 80059ae:	68fb      	ldr	r3, [r7, #12]
 80059b0:	6a1b      	ldr	r3, [r3, #32]
 80059b2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80059b4:	4313      	orrs	r3, r2
 80059b6:	627b      	str	r3, [r7, #36]	; 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80059b8:	68fb      	ldr	r3, [r7, #12]
 80059ba:	681b      	ldr	r3, [r3, #0]
 80059bc:	689b      	ldr	r3, [r3, #8]
 80059be:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 80059c2:	68fb      	ldr	r3, [r7, #12]
 80059c4:	681b      	ldr	r3, [r3, #0]
 80059c6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80059c8:	430a      	orrs	r2, r1
 80059ca:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80059cc:	68fb      	ldr	r3, [r7, #12]
 80059ce:	681b      	ldr	r3, [r3, #0]
 80059d0:	4a90      	ldr	r2, [pc, #576]	; (8005c14 <UART_SetConfig+0x2c8>)
 80059d2:	4293      	cmp	r3, r2
 80059d4:	d126      	bne.n	8005a24 <UART_SetConfig+0xd8>
 80059d6:	4b90      	ldr	r3, [pc, #576]	; (8005c18 <UART_SetConfig+0x2cc>)
 80059d8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80059dc:	f003 0303 	and.w	r3, r3, #3
 80059e0:	2b03      	cmp	r3, #3
 80059e2:	d81b      	bhi.n	8005a1c <UART_SetConfig+0xd0>
 80059e4:	a201      	add	r2, pc, #4	; (adr r2, 80059ec <UART_SetConfig+0xa0>)
 80059e6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80059ea:	bf00      	nop
 80059ec:	080059fd 	.word	0x080059fd
 80059f0:	08005a0d 	.word	0x08005a0d
 80059f4:	08005a05 	.word	0x08005a05
 80059f8:	08005a15 	.word	0x08005a15
 80059fc:	2301      	movs	r3, #1
 80059fe:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005a02:	e116      	b.n	8005c32 <UART_SetConfig+0x2e6>
 8005a04:	2302      	movs	r3, #2
 8005a06:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005a0a:	e112      	b.n	8005c32 <UART_SetConfig+0x2e6>
 8005a0c:	2304      	movs	r3, #4
 8005a0e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005a12:	e10e      	b.n	8005c32 <UART_SetConfig+0x2e6>
 8005a14:	2308      	movs	r3, #8
 8005a16:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005a1a:	e10a      	b.n	8005c32 <UART_SetConfig+0x2e6>
 8005a1c:	2310      	movs	r3, #16
 8005a1e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005a22:	e106      	b.n	8005c32 <UART_SetConfig+0x2e6>
 8005a24:	68fb      	ldr	r3, [r7, #12]
 8005a26:	681b      	ldr	r3, [r3, #0]
 8005a28:	4a7c      	ldr	r2, [pc, #496]	; (8005c1c <UART_SetConfig+0x2d0>)
 8005a2a:	4293      	cmp	r3, r2
 8005a2c:	d138      	bne.n	8005aa0 <UART_SetConfig+0x154>
 8005a2e:	4b7a      	ldr	r3, [pc, #488]	; (8005c18 <UART_SetConfig+0x2cc>)
 8005a30:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005a34:	f003 030c 	and.w	r3, r3, #12
 8005a38:	2b0c      	cmp	r3, #12
 8005a3a:	d82d      	bhi.n	8005a98 <UART_SetConfig+0x14c>
 8005a3c:	a201      	add	r2, pc, #4	; (adr r2, 8005a44 <UART_SetConfig+0xf8>)
 8005a3e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005a42:	bf00      	nop
 8005a44:	08005a79 	.word	0x08005a79
 8005a48:	08005a99 	.word	0x08005a99
 8005a4c:	08005a99 	.word	0x08005a99
 8005a50:	08005a99 	.word	0x08005a99
 8005a54:	08005a89 	.word	0x08005a89
 8005a58:	08005a99 	.word	0x08005a99
 8005a5c:	08005a99 	.word	0x08005a99
 8005a60:	08005a99 	.word	0x08005a99
 8005a64:	08005a81 	.word	0x08005a81
 8005a68:	08005a99 	.word	0x08005a99
 8005a6c:	08005a99 	.word	0x08005a99
 8005a70:	08005a99 	.word	0x08005a99
 8005a74:	08005a91 	.word	0x08005a91
 8005a78:	2300      	movs	r3, #0
 8005a7a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005a7e:	e0d8      	b.n	8005c32 <UART_SetConfig+0x2e6>
 8005a80:	2302      	movs	r3, #2
 8005a82:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005a86:	e0d4      	b.n	8005c32 <UART_SetConfig+0x2e6>
 8005a88:	2304      	movs	r3, #4
 8005a8a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005a8e:	e0d0      	b.n	8005c32 <UART_SetConfig+0x2e6>
 8005a90:	2308      	movs	r3, #8
 8005a92:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005a96:	e0cc      	b.n	8005c32 <UART_SetConfig+0x2e6>
 8005a98:	2310      	movs	r3, #16
 8005a9a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005a9e:	e0c8      	b.n	8005c32 <UART_SetConfig+0x2e6>
 8005aa0:	68fb      	ldr	r3, [r7, #12]
 8005aa2:	681b      	ldr	r3, [r3, #0]
 8005aa4:	4a5e      	ldr	r2, [pc, #376]	; (8005c20 <UART_SetConfig+0x2d4>)
 8005aa6:	4293      	cmp	r3, r2
 8005aa8:	d125      	bne.n	8005af6 <UART_SetConfig+0x1aa>
 8005aaa:	4b5b      	ldr	r3, [pc, #364]	; (8005c18 <UART_SetConfig+0x2cc>)
 8005aac:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005ab0:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8005ab4:	2b30      	cmp	r3, #48	; 0x30
 8005ab6:	d016      	beq.n	8005ae6 <UART_SetConfig+0x19a>
 8005ab8:	2b30      	cmp	r3, #48	; 0x30
 8005aba:	d818      	bhi.n	8005aee <UART_SetConfig+0x1a2>
 8005abc:	2b20      	cmp	r3, #32
 8005abe:	d00a      	beq.n	8005ad6 <UART_SetConfig+0x18a>
 8005ac0:	2b20      	cmp	r3, #32
 8005ac2:	d814      	bhi.n	8005aee <UART_SetConfig+0x1a2>
 8005ac4:	2b00      	cmp	r3, #0
 8005ac6:	d002      	beq.n	8005ace <UART_SetConfig+0x182>
 8005ac8:	2b10      	cmp	r3, #16
 8005aca:	d008      	beq.n	8005ade <UART_SetConfig+0x192>
 8005acc:	e00f      	b.n	8005aee <UART_SetConfig+0x1a2>
 8005ace:	2300      	movs	r3, #0
 8005ad0:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005ad4:	e0ad      	b.n	8005c32 <UART_SetConfig+0x2e6>
 8005ad6:	2302      	movs	r3, #2
 8005ad8:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005adc:	e0a9      	b.n	8005c32 <UART_SetConfig+0x2e6>
 8005ade:	2304      	movs	r3, #4
 8005ae0:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005ae4:	e0a5      	b.n	8005c32 <UART_SetConfig+0x2e6>
 8005ae6:	2308      	movs	r3, #8
 8005ae8:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005aec:	e0a1      	b.n	8005c32 <UART_SetConfig+0x2e6>
 8005aee:	2310      	movs	r3, #16
 8005af0:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005af4:	e09d      	b.n	8005c32 <UART_SetConfig+0x2e6>
 8005af6:	68fb      	ldr	r3, [r7, #12]
 8005af8:	681b      	ldr	r3, [r3, #0]
 8005afa:	4a4a      	ldr	r2, [pc, #296]	; (8005c24 <UART_SetConfig+0x2d8>)
 8005afc:	4293      	cmp	r3, r2
 8005afe:	d125      	bne.n	8005b4c <UART_SetConfig+0x200>
 8005b00:	4b45      	ldr	r3, [pc, #276]	; (8005c18 <UART_SetConfig+0x2cc>)
 8005b02:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005b06:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8005b0a:	2bc0      	cmp	r3, #192	; 0xc0
 8005b0c:	d016      	beq.n	8005b3c <UART_SetConfig+0x1f0>
 8005b0e:	2bc0      	cmp	r3, #192	; 0xc0
 8005b10:	d818      	bhi.n	8005b44 <UART_SetConfig+0x1f8>
 8005b12:	2b80      	cmp	r3, #128	; 0x80
 8005b14:	d00a      	beq.n	8005b2c <UART_SetConfig+0x1e0>
 8005b16:	2b80      	cmp	r3, #128	; 0x80
 8005b18:	d814      	bhi.n	8005b44 <UART_SetConfig+0x1f8>
 8005b1a:	2b00      	cmp	r3, #0
 8005b1c:	d002      	beq.n	8005b24 <UART_SetConfig+0x1d8>
 8005b1e:	2b40      	cmp	r3, #64	; 0x40
 8005b20:	d008      	beq.n	8005b34 <UART_SetConfig+0x1e8>
 8005b22:	e00f      	b.n	8005b44 <UART_SetConfig+0x1f8>
 8005b24:	2300      	movs	r3, #0
 8005b26:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005b2a:	e082      	b.n	8005c32 <UART_SetConfig+0x2e6>
 8005b2c:	2302      	movs	r3, #2
 8005b2e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005b32:	e07e      	b.n	8005c32 <UART_SetConfig+0x2e6>
 8005b34:	2304      	movs	r3, #4
 8005b36:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005b3a:	e07a      	b.n	8005c32 <UART_SetConfig+0x2e6>
 8005b3c:	2308      	movs	r3, #8
 8005b3e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005b42:	e076      	b.n	8005c32 <UART_SetConfig+0x2e6>
 8005b44:	2310      	movs	r3, #16
 8005b46:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005b4a:	e072      	b.n	8005c32 <UART_SetConfig+0x2e6>
 8005b4c:	68fb      	ldr	r3, [r7, #12]
 8005b4e:	681b      	ldr	r3, [r3, #0]
 8005b50:	4a35      	ldr	r2, [pc, #212]	; (8005c28 <UART_SetConfig+0x2dc>)
 8005b52:	4293      	cmp	r3, r2
 8005b54:	d12a      	bne.n	8005bac <UART_SetConfig+0x260>
 8005b56:	4b30      	ldr	r3, [pc, #192]	; (8005c18 <UART_SetConfig+0x2cc>)
 8005b58:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005b5c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005b60:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8005b64:	d01a      	beq.n	8005b9c <UART_SetConfig+0x250>
 8005b66:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8005b6a:	d81b      	bhi.n	8005ba4 <UART_SetConfig+0x258>
 8005b6c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005b70:	d00c      	beq.n	8005b8c <UART_SetConfig+0x240>
 8005b72:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005b76:	d815      	bhi.n	8005ba4 <UART_SetConfig+0x258>
 8005b78:	2b00      	cmp	r3, #0
 8005b7a:	d003      	beq.n	8005b84 <UART_SetConfig+0x238>
 8005b7c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005b80:	d008      	beq.n	8005b94 <UART_SetConfig+0x248>
 8005b82:	e00f      	b.n	8005ba4 <UART_SetConfig+0x258>
 8005b84:	2300      	movs	r3, #0
 8005b86:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005b8a:	e052      	b.n	8005c32 <UART_SetConfig+0x2e6>
 8005b8c:	2302      	movs	r3, #2
 8005b8e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005b92:	e04e      	b.n	8005c32 <UART_SetConfig+0x2e6>
 8005b94:	2304      	movs	r3, #4
 8005b96:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005b9a:	e04a      	b.n	8005c32 <UART_SetConfig+0x2e6>
 8005b9c:	2308      	movs	r3, #8
 8005b9e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005ba2:	e046      	b.n	8005c32 <UART_SetConfig+0x2e6>
 8005ba4:	2310      	movs	r3, #16
 8005ba6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005baa:	e042      	b.n	8005c32 <UART_SetConfig+0x2e6>
 8005bac:	68fb      	ldr	r3, [r7, #12]
 8005bae:	681b      	ldr	r3, [r3, #0]
 8005bb0:	4a17      	ldr	r2, [pc, #92]	; (8005c10 <UART_SetConfig+0x2c4>)
 8005bb2:	4293      	cmp	r3, r2
 8005bb4:	d13a      	bne.n	8005c2c <UART_SetConfig+0x2e0>
 8005bb6:	4b18      	ldr	r3, [pc, #96]	; (8005c18 <UART_SetConfig+0x2cc>)
 8005bb8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005bbc:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8005bc0:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8005bc4:	d01a      	beq.n	8005bfc <UART_SetConfig+0x2b0>
 8005bc6:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8005bca:	d81b      	bhi.n	8005c04 <UART_SetConfig+0x2b8>
 8005bcc:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005bd0:	d00c      	beq.n	8005bec <UART_SetConfig+0x2a0>
 8005bd2:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005bd6:	d815      	bhi.n	8005c04 <UART_SetConfig+0x2b8>
 8005bd8:	2b00      	cmp	r3, #0
 8005bda:	d003      	beq.n	8005be4 <UART_SetConfig+0x298>
 8005bdc:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005be0:	d008      	beq.n	8005bf4 <UART_SetConfig+0x2a8>
 8005be2:	e00f      	b.n	8005c04 <UART_SetConfig+0x2b8>
 8005be4:	2300      	movs	r3, #0
 8005be6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005bea:	e022      	b.n	8005c32 <UART_SetConfig+0x2e6>
 8005bec:	2302      	movs	r3, #2
 8005bee:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005bf2:	e01e      	b.n	8005c32 <UART_SetConfig+0x2e6>
 8005bf4:	2304      	movs	r3, #4
 8005bf6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005bfa:	e01a      	b.n	8005c32 <UART_SetConfig+0x2e6>
 8005bfc:	2308      	movs	r3, #8
 8005bfe:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005c02:	e016      	b.n	8005c32 <UART_SetConfig+0x2e6>
 8005c04:	2310      	movs	r3, #16
 8005c06:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005c0a:	e012      	b.n	8005c32 <UART_SetConfig+0x2e6>
 8005c0c:	efff69f3 	.word	0xefff69f3
 8005c10:	40008000 	.word	0x40008000
 8005c14:	40013800 	.word	0x40013800
 8005c18:	40021000 	.word	0x40021000
 8005c1c:	40004400 	.word	0x40004400
 8005c20:	40004800 	.word	0x40004800
 8005c24:	40004c00 	.word	0x40004c00
 8005c28:	40005000 	.word	0x40005000
 8005c2c:	2310      	movs	r3, #16
 8005c2e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8005c32:	68fb      	ldr	r3, [r7, #12]
 8005c34:	681b      	ldr	r3, [r3, #0]
 8005c36:	4a9f      	ldr	r2, [pc, #636]	; (8005eb4 <UART_SetConfig+0x568>)
 8005c38:	4293      	cmp	r3, r2
 8005c3a:	d17a      	bne.n	8005d32 <UART_SetConfig+0x3e6>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8005c3c:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8005c40:	2b08      	cmp	r3, #8
 8005c42:	d824      	bhi.n	8005c8e <UART_SetConfig+0x342>
 8005c44:	a201      	add	r2, pc, #4	; (adr r2, 8005c4c <UART_SetConfig+0x300>)
 8005c46:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005c4a:	bf00      	nop
 8005c4c:	08005c71 	.word	0x08005c71
 8005c50:	08005c8f 	.word	0x08005c8f
 8005c54:	08005c79 	.word	0x08005c79
 8005c58:	08005c8f 	.word	0x08005c8f
 8005c5c:	08005c7f 	.word	0x08005c7f
 8005c60:	08005c8f 	.word	0x08005c8f
 8005c64:	08005c8f 	.word	0x08005c8f
 8005c68:	08005c8f 	.word	0x08005c8f
 8005c6c:	08005c87 	.word	0x08005c87
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005c70:	f7fe ff98 	bl	8004ba4 <HAL_RCC_GetPCLK1Freq>
 8005c74:	61f8      	str	r0, [r7, #28]
        break;
 8005c76:	e010      	b.n	8005c9a <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005c78:	4b8f      	ldr	r3, [pc, #572]	; (8005eb8 <UART_SetConfig+0x56c>)
 8005c7a:	61fb      	str	r3, [r7, #28]
        break;
 8005c7c:	e00d      	b.n	8005c9a <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005c7e:	f7fe fef9 	bl	8004a74 <HAL_RCC_GetSysClockFreq>
 8005c82:	61f8      	str	r0, [r7, #28]
        break;
 8005c84:	e009      	b.n	8005c9a <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005c86:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8005c8a:	61fb      	str	r3, [r7, #28]
        break;
 8005c8c:	e005      	b.n	8005c9a <UART_SetConfig+0x34e>
      default:
        pclk = 0U;
 8005c8e:	2300      	movs	r3, #0
 8005c90:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8005c92:	2301      	movs	r3, #1
 8005c94:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 8005c98:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8005c9a:	69fb      	ldr	r3, [r7, #28]
 8005c9c:	2b00      	cmp	r3, #0
 8005c9e:	f000 80fb 	beq.w	8005e98 <UART_SetConfig+0x54c>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8005ca2:	68fb      	ldr	r3, [r7, #12]
 8005ca4:	685a      	ldr	r2, [r3, #4]
 8005ca6:	4613      	mov	r3, r2
 8005ca8:	005b      	lsls	r3, r3, #1
 8005caa:	4413      	add	r3, r2
 8005cac:	69fa      	ldr	r2, [r7, #28]
 8005cae:	429a      	cmp	r2, r3
 8005cb0:	d305      	bcc.n	8005cbe <UART_SetConfig+0x372>
          (pclk > (4096U * huart->Init.BaudRate)))
 8005cb2:	68fb      	ldr	r3, [r7, #12]
 8005cb4:	685b      	ldr	r3, [r3, #4]
 8005cb6:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8005cb8:	69fa      	ldr	r2, [r7, #28]
 8005cba:	429a      	cmp	r2, r3
 8005cbc:	d903      	bls.n	8005cc6 <UART_SetConfig+0x37a>
      {
        ret = HAL_ERROR;
 8005cbe:	2301      	movs	r3, #1
 8005cc0:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 8005cc4:	e0e8      	b.n	8005e98 <UART_SetConfig+0x54c>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 8005cc6:	69fb      	ldr	r3, [r7, #28]
 8005cc8:	2200      	movs	r2, #0
 8005cca:	461c      	mov	r4, r3
 8005ccc:	4615      	mov	r5, r2
 8005cce:	f04f 0200 	mov.w	r2, #0
 8005cd2:	f04f 0300 	mov.w	r3, #0
 8005cd6:	022b      	lsls	r3, r5, #8
 8005cd8:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 8005cdc:	0222      	lsls	r2, r4, #8
 8005cde:	68f9      	ldr	r1, [r7, #12]
 8005ce0:	6849      	ldr	r1, [r1, #4]
 8005ce2:	0849      	lsrs	r1, r1, #1
 8005ce4:	2000      	movs	r0, #0
 8005ce6:	4688      	mov	r8, r1
 8005ce8:	4681      	mov	r9, r0
 8005cea:	eb12 0a08 	adds.w	sl, r2, r8
 8005cee:	eb43 0b09 	adc.w	fp, r3, r9
 8005cf2:	68fb      	ldr	r3, [r7, #12]
 8005cf4:	685b      	ldr	r3, [r3, #4]
 8005cf6:	2200      	movs	r2, #0
 8005cf8:	603b      	str	r3, [r7, #0]
 8005cfa:	607a      	str	r2, [r7, #4]
 8005cfc:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005d00:	4650      	mov	r0, sl
 8005d02:	4659      	mov	r1, fp
 8005d04:	f7fa ff50 	bl	8000ba8 <__aeabi_uldivmod>
 8005d08:	4602      	mov	r2, r0
 8005d0a:	460b      	mov	r3, r1
 8005d0c:	4613      	mov	r3, r2
 8005d0e:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8005d10:	69bb      	ldr	r3, [r7, #24]
 8005d12:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8005d16:	d308      	bcc.n	8005d2a <UART_SetConfig+0x3de>
 8005d18:	69bb      	ldr	r3, [r7, #24]
 8005d1a:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8005d1e:	d204      	bcs.n	8005d2a <UART_SetConfig+0x3de>
        {
          huart->Instance->BRR = usartdiv;
 8005d20:	68fb      	ldr	r3, [r7, #12]
 8005d22:	681b      	ldr	r3, [r3, #0]
 8005d24:	69ba      	ldr	r2, [r7, #24]
 8005d26:	60da      	str	r2, [r3, #12]
 8005d28:	e0b6      	b.n	8005e98 <UART_SetConfig+0x54c>
        }
        else
        {
          ret = HAL_ERROR;
 8005d2a:	2301      	movs	r3, #1
 8005d2c:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 8005d30:	e0b2      	b.n	8005e98 <UART_SetConfig+0x54c>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005d32:	68fb      	ldr	r3, [r7, #12]
 8005d34:	69db      	ldr	r3, [r3, #28]
 8005d36:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005d3a:	d15e      	bne.n	8005dfa <UART_SetConfig+0x4ae>
  {
    switch (clocksource)
 8005d3c:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8005d40:	2b08      	cmp	r3, #8
 8005d42:	d828      	bhi.n	8005d96 <UART_SetConfig+0x44a>
 8005d44:	a201      	add	r2, pc, #4	; (adr r2, 8005d4c <UART_SetConfig+0x400>)
 8005d46:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005d4a:	bf00      	nop
 8005d4c:	08005d71 	.word	0x08005d71
 8005d50:	08005d79 	.word	0x08005d79
 8005d54:	08005d81 	.word	0x08005d81
 8005d58:	08005d97 	.word	0x08005d97
 8005d5c:	08005d87 	.word	0x08005d87
 8005d60:	08005d97 	.word	0x08005d97
 8005d64:	08005d97 	.word	0x08005d97
 8005d68:	08005d97 	.word	0x08005d97
 8005d6c:	08005d8f 	.word	0x08005d8f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005d70:	f7fe ff18 	bl	8004ba4 <HAL_RCC_GetPCLK1Freq>
 8005d74:	61f8      	str	r0, [r7, #28]
        break;
 8005d76:	e014      	b.n	8005da2 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8005d78:	f7fe ff2a 	bl	8004bd0 <HAL_RCC_GetPCLK2Freq>
 8005d7c:	61f8      	str	r0, [r7, #28]
        break;
 8005d7e:	e010      	b.n	8005da2 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005d80:	4b4d      	ldr	r3, [pc, #308]	; (8005eb8 <UART_SetConfig+0x56c>)
 8005d82:	61fb      	str	r3, [r7, #28]
        break;
 8005d84:	e00d      	b.n	8005da2 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005d86:	f7fe fe75 	bl	8004a74 <HAL_RCC_GetSysClockFreq>
 8005d8a:	61f8      	str	r0, [r7, #28]
        break;
 8005d8c:	e009      	b.n	8005da2 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005d8e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8005d92:	61fb      	str	r3, [r7, #28]
        break;
 8005d94:	e005      	b.n	8005da2 <UART_SetConfig+0x456>
      default:
        pclk = 0U;
 8005d96:	2300      	movs	r3, #0
 8005d98:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8005d9a:	2301      	movs	r3, #1
 8005d9c:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 8005da0:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8005da2:	69fb      	ldr	r3, [r7, #28]
 8005da4:	2b00      	cmp	r3, #0
 8005da6:	d077      	beq.n	8005e98 <UART_SetConfig+0x54c>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8005da8:	69fb      	ldr	r3, [r7, #28]
 8005daa:	005a      	lsls	r2, r3, #1
 8005dac:	68fb      	ldr	r3, [r7, #12]
 8005dae:	685b      	ldr	r3, [r3, #4]
 8005db0:	085b      	lsrs	r3, r3, #1
 8005db2:	441a      	add	r2, r3
 8005db4:	68fb      	ldr	r3, [r7, #12]
 8005db6:	685b      	ldr	r3, [r3, #4]
 8005db8:	fbb2 f3f3 	udiv	r3, r2, r3
 8005dbc:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005dbe:	69bb      	ldr	r3, [r7, #24]
 8005dc0:	2b0f      	cmp	r3, #15
 8005dc2:	d916      	bls.n	8005df2 <UART_SetConfig+0x4a6>
 8005dc4:	69bb      	ldr	r3, [r7, #24]
 8005dc6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005dca:	d212      	bcs.n	8005df2 <UART_SetConfig+0x4a6>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8005dcc:	69bb      	ldr	r3, [r7, #24]
 8005dce:	b29b      	uxth	r3, r3
 8005dd0:	f023 030f 	bic.w	r3, r3, #15
 8005dd4:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8005dd6:	69bb      	ldr	r3, [r7, #24]
 8005dd8:	085b      	lsrs	r3, r3, #1
 8005dda:	b29b      	uxth	r3, r3
 8005ddc:	f003 0307 	and.w	r3, r3, #7
 8005de0:	b29a      	uxth	r2, r3
 8005de2:	8afb      	ldrh	r3, [r7, #22]
 8005de4:	4313      	orrs	r3, r2
 8005de6:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 8005de8:	68fb      	ldr	r3, [r7, #12]
 8005dea:	681b      	ldr	r3, [r3, #0]
 8005dec:	8afa      	ldrh	r2, [r7, #22]
 8005dee:	60da      	str	r2, [r3, #12]
 8005df0:	e052      	b.n	8005e98 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 8005df2:	2301      	movs	r3, #1
 8005df4:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 8005df8:	e04e      	b.n	8005e98 <UART_SetConfig+0x54c>
      }
    }
  }
  else
  {
    switch (clocksource)
 8005dfa:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8005dfe:	2b08      	cmp	r3, #8
 8005e00:	d827      	bhi.n	8005e52 <UART_SetConfig+0x506>
 8005e02:	a201      	add	r2, pc, #4	; (adr r2, 8005e08 <UART_SetConfig+0x4bc>)
 8005e04:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005e08:	08005e2d 	.word	0x08005e2d
 8005e0c:	08005e35 	.word	0x08005e35
 8005e10:	08005e3d 	.word	0x08005e3d
 8005e14:	08005e53 	.word	0x08005e53
 8005e18:	08005e43 	.word	0x08005e43
 8005e1c:	08005e53 	.word	0x08005e53
 8005e20:	08005e53 	.word	0x08005e53
 8005e24:	08005e53 	.word	0x08005e53
 8005e28:	08005e4b 	.word	0x08005e4b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005e2c:	f7fe feba 	bl	8004ba4 <HAL_RCC_GetPCLK1Freq>
 8005e30:	61f8      	str	r0, [r7, #28]
        break;
 8005e32:	e014      	b.n	8005e5e <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8005e34:	f7fe fecc 	bl	8004bd0 <HAL_RCC_GetPCLK2Freq>
 8005e38:	61f8      	str	r0, [r7, #28]
        break;
 8005e3a:	e010      	b.n	8005e5e <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005e3c:	4b1e      	ldr	r3, [pc, #120]	; (8005eb8 <UART_SetConfig+0x56c>)
 8005e3e:	61fb      	str	r3, [r7, #28]
        break;
 8005e40:	e00d      	b.n	8005e5e <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005e42:	f7fe fe17 	bl	8004a74 <HAL_RCC_GetSysClockFreq>
 8005e46:	61f8      	str	r0, [r7, #28]
        break;
 8005e48:	e009      	b.n	8005e5e <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005e4a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8005e4e:	61fb      	str	r3, [r7, #28]
        break;
 8005e50:	e005      	b.n	8005e5e <UART_SetConfig+0x512>
      default:
        pclk = 0U;
 8005e52:	2300      	movs	r3, #0
 8005e54:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8005e56:	2301      	movs	r3, #1
 8005e58:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 8005e5c:	bf00      	nop
    }

    if (pclk != 0U)
 8005e5e:	69fb      	ldr	r3, [r7, #28]
 8005e60:	2b00      	cmp	r3, #0
 8005e62:	d019      	beq.n	8005e98 <UART_SetConfig+0x54c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8005e64:	68fb      	ldr	r3, [r7, #12]
 8005e66:	685b      	ldr	r3, [r3, #4]
 8005e68:	085a      	lsrs	r2, r3, #1
 8005e6a:	69fb      	ldr	r3, [r7, #28]
 8005e6c:	441a      	add	r2, r3
 8005e6e:	68fb      	ldr	r3, [r7, #12]
 8005e70:	685b      	ldr	r3, [r3, #4]
 8005e72:	fbb2 f3f3 	udiv	r3, r2, r3
 8005e76:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005e78:	69bb      	ldr	r3, [r7, #24]
 8005e7a:	2b0f      	cmp	r3, #15
 8005e7c:	d909      	bls.n	8005e92 <UART_SetConfig+0x546>
 8005e7e:	69bb      	ldr	r3, [r7, #24]
 8005e80:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005e84:	d205      	bcs.n	8005e92 <UART_SetConfig+0x546>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8005e86:	69bb      	ldr	r3, [r7, #24]
 8005e88:	b29a      	uxth	r2, r3
 8005e8a:	68fb      	ldr	r3, [r7, #12]
 8005e8c:	681b      	ldr	r3, [r3, #0]
 8005e8e:	60da      	str	r2, [r3, #12]
 8005e90:	e002      	b.n	8005e98 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 8005e92:	2301      	movs	r3, #1
 8005e94:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8005e98:	68fb      	ldr	r3, [r7, #12]
 8005e9a:	2200      	movs	r2, #0
 8005e9c:	669a      	str	r2, [r3, #104]	; 0x68
  huart->TxISR = NULL;
 8005e9e:	68fb      	ldr	r3, [r7, #12]
 8005ea0:	2200      	movs	r2, #0
 8005ea2:	66da      	str	r2, [r3, #108]	; 0x6c

  return ret;
 8005ea4:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
}
 8005ea8:	4618      	mov	r0, r3
 8005eaa:	3728      	adds	r7, #40	; 0x28
 8005eac:	46bd      	mov	sp, r7
 8005eae:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005eb2:	bf00      	nop
 8005eb4:	40008000 	.word	0x40008000
 8005eb8:	00f42400 	.word	0x00f42400

08005ebc <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8005ebc:	b480      	push	{r7}
 8005ebe:	b083      	sub	sp, #12
 8005ec0:	af00      	add	r7, sp, #0
 8005ec2:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8005ec4:	687b      	ldr	r3, [r7, #4]
 8005ec6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005ec8:	f003 0308 	and.w	r3, r3, #8
 8005ecc:	2b00      	cmp	r3, #0
 8005ece:	d00a      	beq.n	8005ee6 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8005ed0:	687b      	ldr	r3, [r7, #4]
 8005ed2:	681b      	ldr	r3, [r3, #0]
 8005ed4:	685b      	ldr	r3, [r3, #4]
 8005ed6:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8005eda:	687b      	ldr	r3, [r7, #4]
 8005edc:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8005ede:	687b      	ldr	r3, [r7, #4]
 8005ee0:	681b      	ldr	r3, [r3, #0]
 8005ee2:	430a      	orrs	r2, r1
 8005ee4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8005ee6:	687b      	ldr	r3, [r7, #4]
 8005ee8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005eea:	f003 0301 	and.w	r3, r3, #1
 8005eee:	2b00      	cmp	r3, #0
 8005ef0:	d00a      	beq.n	8005f08 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8005ef2:	687b      	ldr	r3, [r7, #4]
 8005ef4:	681b      	ldr	r3, [r3, #0]
 8005ef6:	685b      	ldr	r3, [r3, #4]
 8005ef8:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8005efc:	687b      	ldr	r3, [r7, #4]
 8005efe:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8005f00:	687b      	ldr	r3, [r7, #4]
 8005f02:	681b      	ldr	r3, [r3, #0]
 8005f04:	430a      	orrs	r2, r1
 8005f06:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8005f08:	687b      	ldr	r3, [r7, #4]
 8005f0a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005f0c:	f003 0302 	and.w	r3, r3, #2
 8005f10:	2b00      	cmp	r3, #0
 8005f12:	d00a      	beq.n	8005f2a <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8005f14:	687b      	ldr	r3, [r7, #4]
 8005f16:	681b      	ldr	r3, [r3, #0]
 8005f18:	685b      	ldr	r3, [r3, #4]
 8005f1a:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8005f1e:	687b      	ldr	r3, [r7, #4]
 8005f20:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005f22:	687b      	ldr	r3, [r7, #4]
 8005f24:	681b      	ldr	r3, [r3, #0]
 8005f26:	430a      	orrs	r2, r1
 8005f28:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8005f2a:	687b      	ldr	r3, [r7, #4]
 8005f2c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005f2e:	f003 0304 	and.w	r3, r3, #4
 8005f32:	2b00      	cmp	r3, #0
 8005f34:	d00a      	beq.n	8005f4c <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8005f36:	687b      	ldr	r3, [r7, #4]
 8005f38:	681b      	ldr	r3, [r3, #0]
 8005f3a:	685b      	ldr	r3, [r3, #4]
 8005f3c:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8005f40:	687b      	ldr	r3, [r7, #4]
 8005f42:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005f44:	687b      	ldr	r3, [r7, #4]
 8005f46:	681b      	ldr	r3, [r3, #0]
 8005f48:	430a      	orrs	r2, r1
 8005f4a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8005f4c:	687b      	ldr	r3, [r7, #4]
 8005f4e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005f50:	f003 0310 	and.w	r3, r3, #16
 8005f54:	2b00      	cmp	r3, #0
 8005f56:	d00a      	beq.n	8005f6e <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8005f58:	687b      	ldr	r3, [r7, #4]
 8005f5a:	681b      	ldr	r3, [r3, #0]
 8005f5c:	689b      	ldr	r3, [r3, #8]
 8005f5e:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8005f62:	687b      	ldr	r3, [r7, #4]
 8005f64:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005f66:	687b      	ldr	r3, [r7, #4]
 8005f68:	681b      	ldr	r3, [r3, #0]
 8005f6a:	430a      	orrs	r2, r1
 8005f6c:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8005f6e:	687b      	ldr	r3, [r7, #4]
 8005f70:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005f72:	f003 0320 	and.w	r3, r3, #32
 8005f76:	2b00      	cmp	r3, #0
 8005f78:	d00a      	beq.n	8005f90 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8005f7a:	687b      	ldr	r3, [r7, #4]
 8005f7c:	681b      	ldr	r3, [r3, #0]
 8005f7e:	689b      	ldr	r3, [r3, #8]
 8005f80:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8005f84:	687b      	ldr	r3, [r7, #4]
 8005f86:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8005f88:	687b      	ldr	r3, [r7, #4]
 8005f8a:	681b      	ldr	r3, [r3, #0]
 8005f8c:	430a      	orrs	r2, r1
 8005f8e:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8005f90:	687b      	ldr	r3, [r7, #4]
 8005f92:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005f94:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005f98:	2b00      	cmp	r3, #0
 8005f9a:	d01a      	beq.n	8005fd2 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8005f9c:	687b      	ldr	r3, [r7, #4]
 8005f9e:	681b      	ldr	r3, [r3, #0]
 8005fa0:	685b      	ldr	r3, [r3, #4]
 8005fa2:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8005fa6:	687b      	ldr	r3, [r7, #4]
 8005fa8:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8005faa:	687b      	ldr	r3, [r7, #4]
 8005fac:	681b      	ldr	r3, [r3, #0]
 8005fae:	430a      	orrs	r2, r1
 8005fb0:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8005fb2:	687b      	ldr	r3, [r7, #4]
 8005fb4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005fb6:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8005fba:	d10a      	bne.n	8005fd2 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8005fbc:	687b      	ldr	r3, [r7, #4]
 8005fbe:	681b      	ldr	r3, [r3, #0]
 8005fc0:	685b      	ldr	r3, [r3, #4]
 8005fc2:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8005fc6:	687b      	ldr	r3, [r7, #4]
 8005fc8:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8005fca:	687b      	ldr	r3, [r7, #4]
 8005fcc:	681b      	ldr	r3, [r3, #0]
 8005fce:	430a      	orrs	r2, r1
 8005fd0:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8005fd2:	687b      	ldr	r3, [r7, #4]
 8005fd4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005fd6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005fda:	2b00      	cmp	r3, #0
 8005fdc:	d00a      	beq.n	8005ff4 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8005fde:	687b      	ldr	r3, [r7, #4]
 8005fe0:	681b      	ldr	r3, [r3, #0]
 8005fe2:	685b      	ldr	r3, [r3, #4]
 8005fe4:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8005fe8:	687b      	ldr	r3, [r7, #4]
 8005fea:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8005fec:	687b      	ldr	r3, [r7, #4]
 8005fee:	681b      	ldr	r3, [r3, #0]
 8005ff0:	430a      	orrs	r2, r1
 8005ff2:	605a      	str	r2, [r3, #4]
  }
}
 8005ff4:	bf00      	nop
 8005ff6:	370c      	adds	r7, #12
 8005ff8:	46bd      	mov	sp, r7
 8005ffa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ffe:	4770      	bx	lr

08006000 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8006000:	b580      	push	{r7, lr}
 8006002:	b098      	sub	sp, #96	; 0x60
 8006004:	af02      	add	r7, sp, #8
 8006006:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006008:	687b      	ldr	r3, [r7, #4]
 800600a:	2200      	movs	r2, #0
 800600c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8006010:	f7fc fa68 	bl	80024e4 <HAL_GetTick>
 8006014:	6578      	str	r0, [r7, #84]	; 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8006016:	687b      	ldr	r3, [r7, #4]
 8006018:	681b      	ldr	r3, [r3, #0]
 800601a:	681b      	ldr	r3, [r3, #0]
 800601c:	f003 0308 	and.w	r3, r3, #8
 8006020:	2b08      	cmp	r3, #8
 8006022:	d12e      	bne.n	8006082 <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006024:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8006028:	9300      	str	r3, [sp, #0]
 800602a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800602c:	2200      	movs	r2, #0
 800602e:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8006032:	6878      	ldr	r0, [r7, #4]
 8006034:	f000 f88c 	bl	8006150 <UART_WaitOnFlagUntilTimeout>
 8006038:	4603      	mov	r3, r0
 800603a:	2b00      	cmp	r3, #0
 800603c:	d021      	beq.n	8006082 <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 800603e:	687b      	ldr	r3, [r7, #4]
 8006040:	681b      	ldr	r3, [r3, #0]
 8006042:	63bb      	str	r3, [r7, #56]	; 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006044:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006046:	e853 3f00 	ldrex	r3, [r3]
 800604a:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 800604c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800604e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8006052:	653b      	str	r3, [r7, #80]	; 0x50
 8006054:	687b      	ldr	r3, [r7, #4]
 8006056:	681b      	ldr	r3, [r3, #0]
 8006058:	461a      	mov	r2, r3
 800605a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800605c:	647b      	str	r3, [r7, #68]	; 0x44
 800605e:	643a      	str	r2, [r7, #64]	; 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006060:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8006062:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8006064:	e841 2300 	strex	r3, r2, [r1]
 8006068:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 800606a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800606c:	2b00      	cmp	r3, #0
 800606e:	d1e6      	bne.n	800603e <UART_CheckIdleState+0x3e>
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 8006070:	687b      	ldr	r3, [r7, #4]
 8006072:	2220      	movs	r2, #32
 8006074:	67da      	str	r2, [r3, #124]	; 0x7c

      __HAL_UNLOCK(huart);
 8006076:	687b      	ldr	r3, [r7, #4]
 8006078:	2200      	movs	r2, #0
 800607a:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800607e:	2303      	movs	r3, #3
 8006080:	e062      	b.n	8006148 <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8006082:	687b      	ldr	r3, [r7, #4]
 8006084:	681b      	ldr	r3, [r3, #0]
 8006086:	681b      	ldr	r3, [r3, #0]
 8006088:	f003 0304 	and.w	r3, r3, #4
 800608c:	2b04      	cmp	r3, #4
 800608e:	d149      	bne.n	8006124 <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006090:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8006094:	9300      	str	r3, [sp, #0]
 8006096:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8006098:	2200      	movs	r2, #0
 800609a:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 800609e:	6878      	ldr	r0, [r7, #4]
 80060a0:	f000 f856 	bl	8006150 <UART_WaitOnFlagUntilTimeout>
 80060a4:	4603      	mov	r3, r0
 80060a6:	2b00      	cmp	r3, #0
 80060a8:	d03c      	beq.n	8006124 <UART_CheckIdleState+0x124>
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80060aa:	687b      	ldr	r3, [r7, #4]
 80060ac:	681b      	ldr	r3, [r3, #0]
 80060ae:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80060b0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80060b2:	e853 3f00 	ldrex	r3, [r3]
 80060b6:	623b      	str	r3, [r7, #32]
   return(result);
 80060b8:	6a3b      	ldr	r3, [r7, #32]
 80060ba:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80060be:	64fb      	str	r3, [r7, #76]	; 0x4c
 80060c0:	687b      	ldr	r3, [r7, #4]
 80060c2:	681b      	ldr	r3, [r3, #0]
 80060c4:	461a      	mov	r2, r3
 80060c6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80060c8:	633b      	str	r3, [r7, #48]	; 0x30
 80060ca:	62fa      	str	r2, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80060cc:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80060ce:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80060d0:	e841 2300 	strex	r3, r2, [r1]
 80060d4:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 80060d6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80060d8:	2b00      	cmp	r3, #0
 80060da:	d1e6      	bne.n	80060aa <UART_CheckIdleState+0xaa>
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80060dc:	687b      	ldr	r3, [r7, #4]
 80060de:	681b      	ldr	r3, [r3, #0]
 80060e0:	3308      	adds	r3, #8
 80060e2:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80060e4:	693b      	ldr	r3, [r7, #16]
 80060e6:	e853 3f00 	ldrex	r3, [r3]
 80060ea:	60fb      	str	r3, [r7, #12]
   return(result);
 80060ec:	68fb      	ldr	r3, [r7, #12]
 80060ee:	f023 0301 	bic.w	r3, r3, #1
 80060f2:	64bb      	str	r3, [r7, #72]	; 0x48
 80060f4:	687b      	ldr	r3, [r7, #4]
 80060f6:	681b      	ldr	r3, [r3, #0]
 80060f8:	3308      	adds	r3, #8
 80060fa:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80060fc:	61fa      	str	r2, [r7, #28]
 80060fe:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006100:	69b9      	ldr	r1, [r7, #24]
 8006102:	69fa      	ldr	r2, [r7, #28]
 8006104:	e841 2300 	strex	r3, r2, [r1]
 8006108:	617b      	str	r3, [r7, #20]
   return(result);
 800610a:	697b      	ldr	r3, [r7, #20]
 800610c:	2b00      	cmp	r3, #0
 800610e:	d1e5      	bne.n	80060dc <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 8006110:	687b      	ldr	r3, [r7, #4]
 8006112:	2220      	movs	r2, #32
 8006114:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

      __HAL_UNLOCK(huart);
 8006118:	687b      	ldr	r3, [r7, #4]
 800611a:	2200      	movs	r2, #0
 800611c:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8006120:	2303      	movs	r3, #3
 8006122:	e011      	b.n	8006148 <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8006124:	687b      	ldr	r3, [r7, #4]
 8006126:	2220      	movs	r2, #32
 8006128:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 800612a:	687b      	ldr	r3, [r7, #4]
 800612c:	2220      	movs	r2, #32
 800612e:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006132:	687b      	ldr	r3, [r7, #4]
 8006134:	2200      	movs	r2, #0
 8006136:	661a      	str	r2, [r3, #96]	; 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006138:	687b      	ldr	r3, [r7, #4]
 800613a:	2200      	movs	r2, #0
 800613c:	665a      	str	r2, [r3, #100]	; 0x64

  __HAL_UNLOCK(huart);
 800613e:	687b      	ldr	r3, [r7, #4]
 8006140:	2200      	movs	r2, #0
 8006142:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

  return HAL_OK;
 8006146:	2300      	movs	r3, #0
}
 8006148:	4618      	mov	r0, r3
 800614a:	3758      	adds	r7, #88	; 0x58
 800614c:	46bd      	mov	sp, r7
 800614e:	bd80      	pop	{r7, pc}

08006150 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8006150:	b580      	push	{r7, lr}
 8006152:	b084      	sub	sp, #16
 8006154:	af00      	add	r7, sp, #0
 8006156:	60f8      	str	r0, [r7, #12]
 8006158:	60b9      	str	r1, [r7, #8]
 800615a:	603b      	str	r3, [r7, #0]
 800615c:	4613      	mov	r3, r2
 800615e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006160:	e04f      	b.n	8006202 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006162:	69bb      	ldr	r3, [r7, #24]
 8006164:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006168:	d04b      	beq.n	8006202 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800616a:	f7fc f9bb 	bl	80024e4 <HAL_GetTick>
 800616e:	4602      	mov	r2, r0
 8006170:	683b      	ldr	r3, [r7, #0]
 8006172:	1ad3      	subs	r3, r2, r3
 8006174:	69ba      	ldr	r2, [r7, #24]
 8006176:	429a      	cmp	r2, r3
 8006178:	d302      	bcc.n	8006180 <UART_WaitOnFlagUntilTimeout+0x30>
 800617a:	69bb      	ldr	r3, [r7, #24]
 800617c:	2b00      	cmp	r3, #0
 800617e:	d101      	bne.n	8006184 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8006180:	2303      	movs	r3, #3
 8006182:	e04e      	b.n	8006222 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8006184:	68fb      	ldr	r3, [r7, #12]
 8006186:	681b      	ldr	r3, [r3, #0]
 8006188:	681b      	ldr	r3, [r3, #0]
 800618a:	f003 0304 	and.w	r3, r3, #4
 800618e:	2b00      	cmp	r3, #0
 8006190:	d037      	beq.n	8006202 <UART_WaitOnFlagUntilTimeout+0xb2>
 8006192:	68bb      	ldr	r3, [r7, #8]
 8006194:	2b80      	cmp	r3, #128	; 0x80
 8006196:	d034      	beq.n	8006202 <UART_WaitOnFlagUntilTimeout+0xb2>
 8006198:	68bb      	ldr	r3, [r7, #8]
 800619a:	2b40      	cmp	r3, #64	; 0x40
 800619c:	d031      	beq.n	8006202 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800619e:	68fb      	ldr	r3, [r7, #12]
 80061a0:	681b      	ldr	r3, [r3, #0]
 80061a2:	69db      	ldr	r3, [r3, #28]
 80061a4:	f003 0308 	and.w	r3, r3, #8
 80061a8:	2b08      	cmp	r3, #8
 80061aa:	d110      	bne.n	80061ce <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80061ac:	68fb      	ldr	r3, [r7, #12]
 80061ae:	681b      	ldr	r3, [r3, #0]
 80061b0:	2208      	movs	r2, #8
 80061b2:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80061b4:	68f8      	ldr	r0, [r7, #12]
 80061b6:	f000 f838 	bl	800622a <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80061ba:	68fb      	ldr	r3, [r7, #12]
 80061bc:	2208      	movs	r2, #8
 80061be:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80061c2:	68fb      	ldr	r3, [r7, #12]
 80061c4:	2200      	movs	r2, #0
 80061c6:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

          return HAL_ERROR;
 80061ca:	2301      	movs	r3, #1
 80061cc:	e029      	b.n	8006222 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80061ce:	68fb      	ldr	r3, [r7, #12]
 80061d0:	681b      	ldr	r3, [r3, #0]
 80061d2:	69db      	ldr	r3, [r3, #28]
 80061d4:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80061d8:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80061dc:	d111      	bne.n	8006202 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80061de:	68fb      	ldr	r3, [r7, #12]
 80061e0:	681b      	ldr	r3, [r3, #0]
 80061e2:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80061e6:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80061e8:	68f8      	ldr	r0, [r7, #12]
 80061ea:	f000 f81e 	bl	800622a <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80061ee:	68fb      	ldr	r3, [r7, #12]
 80061f0:	2220      	movs	r2, #32
 80061f2:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80061f6:	68fb      	ldr	r3, [r7, #12]
 80061f8:	2200      	movs	r2, #0
 80061fa:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

          return HAL_TIMEOUT;
 80061fe:	2303      	movs	r3, #3
 8006200:	e00f      	b.n	8006222 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006202:	68fb      	ldr	r3, [r7, #12]
 8006204:	681b      	ldr	r3, [r3, #0]
 8006206:	69da      	ldr	r2, [r3, #28]
 8006208:	68bb      	ldr	r3, [r7, #8]
 800620a:	4013      	ands	r3, r2
 800620c:	68ba      	ldr	r2, [r7, #8]
 800620e:	429a      	cmp	r2, r3
 8006210:	bf0c      	ite	eq
 8006212:	2301      	moveq	r3, #1
 8006214:	2300      	movne	r3, #0
 8006216:	b2db      	uxtb	r3, r3
 8006218:	461a      	mov	r2, r3
 800621a:	79fb      	ldrb	r3, [r7, #7]
 800621c:	429a      	cmp	r2, r3
 800621e:	d0a0      	beq.n	8006162 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8006220:	2300      	movs	r3, #0
}
 8006222:	4618      	mov	r0, r3
 8006224:	3710      	adds	r7, #16
 8006226:	46bd      	mov	sp, r7
 8006228:	bd80      	pop	{r7, pc}

0800622a <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800622a:	b480      	push	{r7}
 800622c:	b095      	sub	sp, #84	; 0x54
 800622e:	af00      	add	r7, sp, #0
 8006230:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006232:	687b      	ldr	r3, [r7, #4]
 8006234:	681b      	ldr	r3, [r3, #0]
 8006236:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006238:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800623a:	e853 3f00 	ldrex	r3, [r3]
 800623e:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8006240:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006242:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8006246:	64fb      	str	r3, [r7, #76]	; 0x4c
 8006248:	687b      	ldr	r3, [r7, #4]
 800624a:	681b      	ldr	r3, [r3, #0]
 800624c:	461a      	mov	r2, r3
 800624e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006250:	643b      	str	r3, [r7, #64]	; 0x40
 8006252:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006254:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8006256:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8006258:	e841 2300 	strex	r3, r2, [r1]
 800625c:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800625e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006260:	2b00      	cmp	r3, #0
 8006262:	d1e6      	bne.n	8006232 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006264:	687b      	ldr	r3, [r7, #4]
 8006266:	681b      	ldr	r3, [r3, #0]
 8006268:	3308      	adds	r3, #8
 800626a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800626c:	6a3b      	ldr	r3, [r7, #32]
 800626e:	e853 3f00 	ldrex	r3, [r3]
 8006272:	61fb      	str	r3, [r7, #28]
   return(result);
 8006274:	69fb      	ldr	r3, [r7, #28]
 8006276:	f023 0301 	bic.w	r3, r3, #1
 800627a:	64bb      	str	r3, [r7, #72]	; 0x48
 800627c:	687b      	ldr	r3, [r7, #4]
 800627e:	681b      	ldr	r3, [r3, #0]
 8006280:	3308      	adds	r3, #8
 8006282:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8006284:	62fa      	str	r2, [r7, #44]	; 0x2c
 8006286:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006288:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800628a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800628c:	e841 2300 	strex	r3, r2, [r1]
 8006290:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8006292:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006294:	2b00      	cmp	r3, #0
 8006296:	d1e5      	bne.n	8006264 <UART_EndRxTransfer+0x3a>
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006298:	687b      	ldr	r3, [r7, #4]
 800629a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800629c:	2b01      	cmp	r3, #1
 800629e:	d118      	bne.n	80062d2 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80062a0:	687b      	ldr	r3, [r7, #4]
 80062a2:	681b      	ldr	r3, [r3, #0]
 80062a4:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80062a6:	68fb      	ldr	r3, [r7, #12]
 80062a8:	e853 3f00 	ldrex	r3, [r3]
 80062ac:	60bb      	str	r3, [r7, #8]
   return(result);
 80062ae:	68bb      	ldr	r3, [r7, #8]
 80062b0:	f023 0310 	bic.w	r3, r3, #16
 80062b4:	647b      	str	r3, [r7, #68]	; 0x44
 80062b6:	687b      	ldr	r3, [r7, #4]
 80062b8:	681b      	ldr	r3, [r3, #0]
 80062ba:	461a      	mov	r2, r3
 80062bc:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80062be:	61bb      	str	r3, [r7, #24]
 80062c0:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80062c2:	6979      	ldr	r1, [r7, #20]
 80062c4:	69ba      	ldr	r2, [r7, #24]
 80062c6:	e841 2300 	strex	r3, r2, [r1]
 80062ca:	613b      	str	r3, [r7, #16]
   return(result);
 80062cc:	693b      	ldr	r3, [r7, #16]
 80062ce:	2b00      	cmp	r3, #0
 80062d0:	d1e6      	bne.n	80062a0 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80062d2:	687b      	ldr	r3, [r7, #4]
 80062d4:	2220      	movs	r2, #32
 80062d6:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80062da:	687b      	ldr	r3, [r7, #4]
 80062dc:	2200      	movs	r2, #0
 80062de:	661a      	str	r2, [r3, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 80062e0:	687b      	ldr	r3, [r7, #4]
 80062e2:	2200      	movs	r2, #0
 80062e4:	669a      	str	r2, [r3, #104]	; 0x68
}
 80062e6:	bf00      	nop
 80062e8:	3754      	adds	r7, #84	; 0x54
 80062ea:	46bd      	mov	sp, r7
 80062ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062f0:	4770      	bx	lr

080062f2 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 80062f2:	b084      	sub	sp, #16
 80062f4:	b580      	push	{r7, lr}
 80062f6:	b084      	sub	sp, #16
 80062f8:	af00      	add	r7, sp, #0
 80062fa:	6078      	str	r0, [r7, #4]
 80062fc:	f107 001c 	add.w	r0, r7, #28
 8006300:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;

  /* Select FS Embedded PHY */
  USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8006304:	687b      	ldr	r3, [r7, #4]
 8006306:	68db      	ldr	r3, [r3, #12]
 8006308:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800630c:	687b      	ldr	r3, [r7, #4]
 800630e:	60da      	str	r2, [r3, #12]

  /* Reset after a PHY select */
  ret = USB_CoreReset(USBx);
 8006310:	6878      	ldr	r0, [r7, #4]
 8006312:	f000 fa69 	bl	80067e8 <USB_CoreReset>
 8006316:	4603      	mov	r3, r0
 8006318:	73fb      	strb	r3, [r7, #15]

  if (cfg.battery_charging_enable == 0U)
 800631a:	f897 3025 	ldrb.w	r3, [r7, #37]	; 0x25
 800631e:	2b00      	cmp	r3, #0
 8006320:	d106      	bne.n	8006330 <USB_CoreInit+0x3e>
  {
    /* Activate the USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8006322:	687b      	ldr	r3, [r7, #4]
 8006324:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006326:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 800632a:	687b      	ldr	r3, [r7, #4]
 800632c:	639a      	str	r2, [r3, #56]	; 0x38
 800632e:	e005      	b.n	800633c <USB_CoreInit+0x4a>
  }
  else
  {
    /* Deactivate the USB Transceiver */
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8006330:	687b      	ldr	r3, [r7, #4]
 8006332:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006334:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8006338:	687b      	ldr	r3, [r7, #4]
 800633a:	639a      	str	r2, [r3, #56]	; 0x38
  }

  return ret;
 800633c:	7bfb      	ldrb	r3, [r7, #15]
}
 800633e:	4618      	mov	r0, r3
 8006340:	3710      	adds	r7, #16
 8006342:	46bd      	mov	sp, r7
 8006344:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8006348:	b004      	add	sp, #16
 800634a:	4770      	bx	lr

0800634c <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800634c:	b480      	push	{r7}
 800634e:	b083      	sub	sp, #12
 8006350:	af00      	add	r7, sp, #0
 8006352:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8006354:	687b      	ldr	r3, [r7, #4]
 8006356:	689b      	ldr	r3, [r3, #8]
 8006358:	f023 0201 	bic.w	r2, r3, #1
 800635c:	687b      	ldr	r3, [r7, #4]
 800635e:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8006360:	2300      	movs	r3, #0
}
 8006362:	4618      	mov	r0, r3
 8006364:	370c      	adds	r7, #12
 8006366:	46bd      	mov	sp, r7
 8006368:	f85d 7b04 	ldr.w	r7, [sp], #4
 800636c:	4770      	bx	lr

0800636e <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_ModeTypeDef mode)
{
 800636e:	b580      	push	{r7, lr}
 8006370:	b084      	sub	sp, #16
 8006372:	af00      	add	r7, sp, #0
 8006374:	6078      	str	r0, [r7, #4]
 8006376:	460b      	mov	r3, r1
 8006378:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 800637a:	2300      	movs	r3, #0
 800637c:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 800637e:	687b      	ldr	r3, [r7, #4]
 8006380:	68db      	ldr	r3, [r3, #12]
 8006382:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 8006386:	687b      	ldr	r3, [r7, #4]
 8006388:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 800638a:	78fb      	ldrb	r3, [r7, #3]
 800638c:	2b01      	cmp	r3, #1
 800638e:	d115      	bne.n	80063bc <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8006390:	687b      	ldr	r3, [r7, #4]
 8006392:	68db      	ldr	r3, [r3, #12]
 8006394:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 8006398:	687b      	ldr	r3, [r7, #4]
 800639a:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 800639c:	200a      	movs	r0, #10
 800639e:	f7fc f8ad 	bl	80024fc <HAL_Delay>
      ms += 10U;
 80063a2:	68fb      	ldr	r3, [r7, #12]
 80063a4:	330a      	adds	r3, #10
 80063a6:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 80063a8:	6878      	ldr	r0, [r7, #4]
 80063aa:	f000 fa0f 	bl	80067cc <USB_GetMode>
 80063ae:	4603      	mov	r3, r0
 80063b0:	2b01      	cmp	r3, #1
 80063b2:	d01e      	beq.n	80063f2 <USB_SetCurrentMode+0x84>
 80063b4:	68fb      	ldr	r3, [r7, #12]
 80063b6:	2bc7      	cmp	r3, #199	; 0xc7
 80063b8:	d9f0      	bls.n	800639c <USB_SetCurrentMode+0x2e>
 80063ba:	e01a      	b.n	80063f2 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 80063bc:	78fb      	ldrb	r3, [r7, #3]
 80063be:	2b00      	cmp	r3, #0
 80063c0:	d115      	bne.n	80063ee <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 80063c2:	687b      	ldr	r3, [r7, #4]
 80063c4:	68db      	ldr	r3, [r3, #12]
 80063c6:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 80063ca:	687b      	ldr	r3, [r7, #4]
 80063cc:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 80063ce:	200a      	movs	r0, #10
 80063d0:	f7fc f894 	bl	80024fc <HAL_Delay>
      ms += 10U;
 80063d4:	68fb      	ldr	r3, [r7, #12]
 80063d6:	330a      	adds	r3, #10
 80063d8:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 80063da:	6878      	ldr	r0, [r7, #4]
 80063dc:	f000 f9f6 	bl	80067cc <USB_GetMode>
 80063e0:	4603      	mov	r3, r0
 80063e2:	2b00      	cmp	r3, #0
 80063e4:	d005      	beq.n	80063f2 <USB_SetCurrentMode+0x84>
 80063e6:	68fb      	ldr	r3, [r7, #12]
 80063e8:	2bc7      	cmp	r3, #199	; 0xc7
 80063ea:	d9f0      	bls.n	80063ce <USB_SetCurrentMode+0x60>
 80063ec:	e001      	b.n	80063f2 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 80063ee:	2301      	movs	r3, #1
 80063f0:	e005      	b.n	80063fe <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 80063f2:	68fb      	ldr	r3, [r7, #12]
 80063f4:	2bc8      	cmp	r3, #200	; 0xc8
 80063f6:	d101      	bne.n	80063fc <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 80063f8:	2301      	movs	r3, #1
 80063fa:	e000      	b.n	80063fe <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 80063fc:	2300      	movs	r3, #0
}
 80063fe:	4618      	mov	r0, r3
 8006400:	3710      	adds	r7, #16
 8006402:	46bd      	mov	sp, r7
 8006404:	bd80      	pop	{r7, pc}
	...

08006408 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8006408:	b084      	sub	sp, #16
 800640a:	b580      	push	{r7, lr}
 800640c:	b086      	sub	sp, #24
 800640e:	af00      	add	r7, sp, #0
 8006410:	6078      	str	r0, [r7, #4]
 8006412:	f107 0024 	add.w	r0, r7, #36	; 0x24
 8006416:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 800641a:	2300      	movs	r3, #0
 800641c:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800641e:	687b      	ldr	r3, [r7, #4]
 8006420:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 8006422:	2300      	movs	r3, #0
 8006424:	613b      	str	r3, [r7, #16]
 8006426:	e009      	b.n	800643c <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 8006428:	687a      	ldr	r2, [r7, #4]
 800642a:	693b      	ldr	r3, [r7, #16]
 800642c:	3340      	adds	r3, #64	; 0x40
 800642e:	009b      	lsls	r3, r3, #2
 8006430:	4413      	add	r3, r2
 8006432:	2200      	movs	r2, #0
 8006434:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 8006436:	693b      	ldr	r3, [r7, #16]
 8006438:	3301      	adds	r3, #1
 800643a:	613b      	str	r3, [r7, #16]
 800643c:	693b      	ldr	r3, [r7, #16]
 800643e:	2b0e      	cmp	r3, #14
 8006440:	d9f2      	bls.n	8006428 <USB_DevInit+0x20>
  }

  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 8006442:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 8006446:	2b00      	cmp	r3, #0
 8006448:	d11c      	bne.n	8006484 <USB_DevInit+0x7c>
  {
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800644a:	68fb      	ldr	r3, [r7, #12]
 800644c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006450:	685b      	ldr	r3, [r3, #4]
 8006452:	68fa      	ldr	r2, [r7, #12]
 8006454:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8006458:	f043 0302 	orr.w	r3, r3, #2
 800645c:	6053      	str	r3, [r2, #4]

    /* Deactivate VBUS Sensing B */
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBDEN;
 800645e:	687b      	ldr	r3, [r7, #4]
 8006460:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006462:	f423 1200 	bic.w	r2, r3, #2097152	; 0x200000
 8006466:	687b      	ldr	r3, [r7, #4]
 8006468:	639a      	str	r2, [r3, #56]	; 0x38

    /* B-peripheral session valid override enable */
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOEN;
 800646a:	687b      	ldr	r3, [r7, #4]
 800646c:	681b      	ldr	r3, [r3, #0]
 800646e:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8006472:	687b      	ldr	r3, [r7, #4]
 8006474:	601a      	str	r2, [r3, #0]
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOVAL;
 8006476:	687b      	ldr	r3, [r7, #4]
 8006478:	681b      	ldr	r3, [r3, #0]
 800647a:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 800647e:	687b      	ldr	r3, [r7, #4]
 8006480:	601a      	str	r2, [r3, #0]
 8006482:	e005      	b.n	8006490 <USB_DevInit+0x88>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
 8006484:	687b      	ldr	r3, [r7, #4]
 8006486:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006488:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 800648c:	687b      	ldr	r3, [r7, #4]
 800648e:	639a      	str	r2, [r3, #56]	; 0x38
  }

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8006490:	68fb      	ldr	r3, [r7, #12]
 8006492:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8006496:	461a      	mov	r2, r3
 8006498:	2300      	movs	r3, #0
 800649a:	6013      	str	r3, [r2, #0]

  /* Set Core speed to Full speed mode */
  (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 800649c:	2103      	movs	r1, #3
 800649e:	6878      	ldr	r0, [r7, #4]
 80064a0:	f000 f95a 	bl	8006758 <USB_SetDevSpeed>

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 80064a4:	2110      	movs	r1, #16
 80064a6:	6878      	ldr	r0, [r7, #4]
 80064a8:	f000 f8f6 	bl	8006698 <USB_FlushTxFifo>
 80064ac:	4603      	mov	r3, r0
 80064ae:	2b00      	cmp	r3, #0
 80064b0:	d001      	beq.n	80064b6 <USB_DevInit+0xae>
  {
    ret = HAL_ERROR;
 80064b2:	2301      	movs	r3, #1
 80064b4:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 80064b6:	6878      	ldr	r0, [r7, #4]
 80064b8:	f000 f920 	bl	80066fc <USB_FlushRxFifo>
 80064bc:	4603      	mov	r3, r0
 80064be:	2b00      	cmp	r3, #0
 80064c0:	d001      	beq.n	80064c6 <USB_DevInit+0xbe>
  {
    ret = HAL_ERROR;
 80064c2:	2301      	movs	r3, #1
 80064c4:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 80064c6:	68fb      	ldr	r3, [r7, #12]
 80064c8:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80064cc:	461a      	mov	r2, r3
 80064ce:	2300      	movs	r3, #0
 80064d0:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 80064d2:	68fb      	ldr	r3, [r7, #12]
 80064d4:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80064d8:	461a      	mov	r2, r3
 80064da:	2300      	movs	r3, #0
 80064dc:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 80064de:	68fb      	ldr	r3, [r7, #12]
 80064e0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80064e4:	461a      	mov	r2, r3
 80064e6:	2300      	movs	r3, #0
 80064e8:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 80064ea:	2300      	movs	r3, #0
 80064ec:	613b      	str	r3, [r7, #16]
 80064ee:	e043      	b.n	8006578 <USB_DevInit+0x170>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 80064f0:	693b      	ldr	r3, [r7, #16]
 80064f2:	015a      	lsls	r2, r3, #5
 80064f4:	68fb      	ldr	r3, [r7, #12]
 80064f6:	4413      	add	r3, r2
 80064f8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80064fc:	681b      	ldr	r3, [r3, #0]
 80064fe:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8006502:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8006506:	d118      	bne.n	800653a <USB_DevInit+0x132>
    {
      if (i == 0U)
 8006508:	693b      	ldr	r3, [r7, #16]
 800650a:	2b00      	cmp	r3, #0
 800650c:	d10a      	bne.n	8006524 <USB_DevInit+0x11c>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 800650e:	693b      	ldr	r3, [r7, #16]
 8006510:	015a      	lsls	r2, r3, #5
 8006512:	68fb      	ldr	r3, [r7, #12]
 8006514:	4413      	add	r3, r2
 8006516:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800651a:	461a      	mov	r2, r3
 800651c:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8006520:	6013      	str	r3, [r2, #0]
 8006522:	e013      	b.n	800654c <USB_DevInit+0x144>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 8006524:	693b      	ldr	r3, [r7, #16]
 8006526:	015a      	lsls	r2, r3, #5
 8006528:	68fb      	ldr	r3, [r7, #12]
 800652a:	4413      	add	r3, r2
 800652c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006530:	461a      	mov	r2, r3
 8006532:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8006536:	6013      	str	r3, [r2, #0]
 8006538:	e008      	b.n	800654c <USB_DevInit+0x144>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 800653a:	693b      	ldr	r3, [r7, #16]
 800653c:	015a      	lsls	r2, r3, #5
 800653e:	68fb      	ldr	r3, [r7, #12]
 8006540:	4413      	add	r3, r2
 8006542:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006546:	461a      	mov	r2, r3
 8006548:	2300      	movs	r3, #0
 800654a:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 800654c:	693b      	ldr	r3, [r7, #16]
 800654e:	015a      	lsls	r2, r3, #5
 8006550:	68fb      	ldr	r3, [r7, #12]
 8006552:	4413      	add	r3, r2
 8006554:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006558:	461a      	mov	r2, r3
 800655a:	2300      	movs	r3, #0
 800655c:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 800655e:	693b      	ldr	r3, [r7, #16]
 8006560:	015a      	lsls	r2, r3, #5
 8006562:	68fb      	ldr	r3, [r7, #12]
 8006564:	4413      	add	r3, r2
 8006566:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800656a:	461a      	mov	r2, r3
 800656c:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8006570:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8006572:	693b      	ldr	r3, [r7, #16]
 8006574:	3301      	adds	r3, #1
 8006576:	613b      	str	r3, [r7, #16]
 8006578:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 800657c:	461a      	mov	r2, r3
 800657e:	693b      	ldr	r3, [r7, #16]
 8006580:	4293      	cmp	r3, r2
 8006582:	d3b5      	bcc.n	80064f0 <USB_DevInit+0xe8>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8006584:	2300      	movs	r3, #0
 8006586:	613b      	str	r3, [r7, #16]
 8006588:	e043      	b.n	8006612 <USB_DevInit+0x20a>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800658a:	693b      	ldr	r3, [r7, #16]
 800658c:	015a      	lsls	r2, r3, #5
 800658e:	68fb      	ldr	r3, [r7, #12]
 8006590:	4413      	add	r3, r2
 8006592:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006596:	681b      	ldr	r3, [r3, #0]
 8006598:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800659c:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80065a0:	d118      	bne.n	80065d4 <USB_DevInit+0x1cc>
    {
      if (i == 0U)
 80065a2:	693b      	ldr	r3, [r7, #16]
 80065a4:	2b00      	cmp	r3, #0
 80065a6:	d10a      	bne.n	80065be <USB_DevInit+0x1b6>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 80065a8:	693b      	ldr	r3, [r7, #16]
 80065aa:	015a      	lsls	r2, r3, #5
 80065ac:	68fb      	ldr	r3, [r7, #12]
 80065ae:	4413      	add	r3, r2
 80065b0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80065b4:	461a      	mov	r2, r3
 80065b6:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 80065ba:	6013      	str	r3, [r2, #0]
 80065bc:	e013      	b.n	80065e6 <USB_DevInit+0x1de>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 80065be:	693b      	ldr	r3, [r7, #16]
 80065c0:	015a      	lsls	r2, r3, #5
 80065c2:	68fb      	ldr	r3, [r7, #12]
 80065c4:	4413      	add	r3, r2
 80065c6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80065ca:	461a      	mov	r2, r3
 80065cc:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 80065d0:	6013      	str	r3, [r2, #0]
 80065d2:	e008      	b.n	80065e6 <USB_DevInit+0x1de>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 80065d4:	693b      	ldr	r3, [r7, #16]
 80065d6:	015a      	lsls	r2, r3, #5
 80065d8:	68fb      	ldr	r3, [r7, #12]
 80065da:	4413      	add	r3, r2
 80065dc:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80065e0:	461a      	mov	r2, r3
 80065e2:	2300      	movs	r3, #0
 80065e4:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 80065e6:	693b      	ldr	r3, [r7, #16]
 80065e8:	015a      	lsls	r2, r3, #5
 80065ea:	68fb      	ldr	r3, [r7, #12]
 80065ec:	4413      	add	r3, r2
 80065ee:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80065f2:	461a      	mov	r2, r3
 80065f4:	2300      	movs	r3, #0
 80065f6:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 80065f8:	693b      	ldr	r3, [r7, #16]
 80065fa:	015a      	lsls	r2, r3, #5
 80065fc:	68fb      	ldr	r3, [r7, #12]
 80065fe:	4413      	add	r3, r2
 8006600:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006604:	461a      	mov	r2, r3
 8006606:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 800660a:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800660c:	693b      	ldr	r3, [r7, #16]
 800660e:	3301      	adds	r3, #1
 8006610:	613b      	str	r3, [r7, #16]
 8006612:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8006616:	461a      	mov	r2, r3
 8006618:	693b      	ldr	r3, [r7, #16]
 800661a:	4293      	cmp	r3, r2
 800661c:	d3b5      	bcc.n	800658a <USB_DevInit+0x182>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 800661e:	68fb      	ldr	r3, [r7, #12]
 8006620:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006624:	691b      	ldr	r3, [r3, #16]
 8006626:	68fa      	ldr	r2, [r7, #12]
 8006628:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800662c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8006630:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8006632:	687b      	ldr	r3, [r7, #4]
 8006634:	2200      	movs	r2, #0
 8006636:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 8006638:	687b      	ldr	r3, [r7, #4]
 800663a:	f06f 4280 	mvn.w	r2, #1073741824	; 0x40000000
 800663e:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8006640:	687b      	ldr	r3, [r7, #4]
 8006642:	699b      	ldr	r3, [r3, #24]
 8006644:	f043 0210 	orr.w	r2, r3, #16
 8006648:	687b      	ldr	r3, [r7, #4]
 800664a:	619a      	str	r2, [r3, #24]

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 800664c:	687b      	ldr	r3, [r7, #4]
 800664e:	699a      	ldr	r2, [r3, #24]
 8006650:	4b10      	ldr	r3, [pc, #64]	; (8006694 <USB_DevInit+0x28c>)
 8006652:	4313      	orrs	r3, r2
 8006654:	687a      	ldr	r2, [r7, #4]
 8006656:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 8006658:	f897 302a 	ldrb.w	r3, [r7, #42]	; 0x2a
 800665c:	2b00      	cmp	r3, #0
 800665e:	d005      	beq.n	800666c <USB_DevInit+0x264>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 8006660:	687b      	ldr	r3, [r7, #4]
 8006662:	699b      	ldr	r3, [r3, #24]
 8006664:	f043 0208 	orr.w	r2, r3, #8
 8006668:	687b      	ldr	r3, [r7, #4]
 800666a:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 800666c:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 8006670:	2b01      	cmp	r3, #1
 8006672:	d107      	bne.n	8006684 <USB_DevInit+0x27c>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 8006674:	687b      	ldr	r3, [r7, #4]
 8006676:	699b      	ldr	r3, [r3, #24]
 8006678:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800667c:	f043 0304 	orr.w	r3, r3, #4
 8006680:	687a      	ldr	r2, [r7, #4]
 8006682:	6193      	str	r3, [r2, #24]
  }

  return ret;
 8006684:	7dfb      	ldrb	r3, [r7, #23]
}
 8006686:	4618      	mov	r0, r3
 8006688:	3718      	adds	r7, #24
 800668a:	46bd      	mov	sp, r7
 800668c:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8006690:	b004      	add	sp, #16
 8006692:	4770      	bx	lr
 8006694:	803c3800 	.word	0x803c3800

08006698 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8006698:	b480      	push	{r7}
 800669a:	b085      	sub	sp, #20
 800669c:	af00      	add	r7, sp, #0
 800669e:	6078      	str	r0, [r7, #4]
 80066a0:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 80066a2:	2300      	movs	r3, #0
 80066a4:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 80066a6:	68fb      	ldr	r3, [r7, #12]
 80066a8:	3301      	adds	r3, #1
 80066aa:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80066ac:	68fb      	ldr	r3, [r7, #12]
 80066ae:	f1b3 6f70 	cmp.w	r3, #251658240	; 0xf000000
 80066b2:	d901      	bls.n	80066b8 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 80066b4:	2303      	movs	r3, #3
 80066b6:	e01b      	b.n	80066f0 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80066b8:	687b      	ldr	r3, [r7, #4]
 80066ba:	691b      	ldr	r3, [r3, #16]
 80066bc:	2b00      	cmp	r3, #0
 80066be:	daf2      	bge.n	80066a6 <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 80066c0:	2300      	movs	r3, #0
 80066c2:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 80066c4:	683b      	ldr	r3, [r7, #0]
 80066c6:	019b      	lsls	r3, r3, #6
 80066c8:	f043 0220 	orr.w	r2, r3, #32
 80066cc:	687b      	ldr	r3, [r7, #4]
 80066ce:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 80066d0:	68fb      	ldr	r3, [r7, #12]
 80066d2:	3301      	adds	r3, #1
 80066d4:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80066d6:	68fb      	ldr	r3, [r7, #12]
 80066d8:	f1b3 6f70 	cmp.w	r3, #251658240	; 0xf000000
 80066dc:	d901      	bls.n	80066e2 <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 80066de:	2303      	movs	r3, #3
 80066e0:	e006      	b.n	80066f0 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 80066e2:	687b      	ldr	r3, [r7, #4]
 80066e4:	691b      	ldr	r3, [r3, #16]
 80066e6:	f003 0320 	and.w	r3, r3, #32
 80066ea:	2b20      	cmp	r3, #32
 80066ec:	d0f0      	beq.n	80066d0 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 80066ee:	2300      	movs	r3, #0
}
 80066f0:	4618      	mov	r0, r3
 80066f2:	3714      	adds	r7, #20
 80066f4:	46bd      	mov	sp, r7
 80066f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066fa:	4770      	bx	lr

080066fc <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 80066fc:	b480      	push	{r7}
 80066fe:	b085      	sub	sp, #20
 8006700:	af00      	add	r7, sp, #0
 8006702:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8006704:	2300      	movs	r3, #0
 8006706:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8006708:	68fb      	ldr	r3, [r7, #12]
 800670a:	3301      	adds	r3, #1
 800670c:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800670e:	68fb      	ldr	r3, [r7, #12]
 8006710:	f1b3 6f70 	cmp.w	r3, #251658240	; 0xf000000
 8006714:	d901      	bls.n	800671a <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 8006716:	2303      	movs	r3, #3
 8006718:	e018      	b.n	800674c <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800671a:	687b      	ldr	r3, [r7, #4]
 800671c:	691b      	ldr	r3, [r3, #16]
 800671e:	2b00      	cmp	r3, #0
 8006720:	daf2      	bge.n	8006708 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 8006722:	2300      	movs	r3, #0
 8006724:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8006726:	687b      	ldr	r3, [r7, #4]
 8006728:	2210      	movs	r2, #16
 800672a:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800672c:	68fb      	ldr	r3, [r7, #12]
 800672e:	3301      	adds	r3, #1
 8006730:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8006732:	68fb      	ldr	r3, [r7, #12]
 8006734:	f1b3 6f70 	cmp.w	r3, #251658240	; 0xf000000
 8006738:	d901      	bls.n	800673e <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 800673a:	2303      	movs	r3, #3
 800673c:	e006      	b.n	800674c <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 800673e:	687b      	ldr	r3, [r7, #4]
 8006740:	691b      	ldr	r3, [r3, #16]
 8006742:	f003 0310 	and.w	r3, r3, #16
 8006746:	2b10      	cmp	r3, #16
 8006748:	d0f0      	beq.n	800672c <USB_FlushRxFifo+0x30>

  return HAL_OK;
 800674a:	2300      	movs	r3, #0
}
 800674c:	4618      	mov	r0, r3
 800674e:	3714      	adds	r7, #20
 8006750:	46bd      	mov	sp, r7
 8006752:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006756:	4770      	bx	lr

08006758 <USB_SetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(const USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 8006758:	b480      	push	{r7}
 800675a:	b085      	sub	sp, #20
 800675c:	af00      	add	r7, sp, #0
 800675e:	6078      	str	r0, [r7, #4]
 8006760:	460b      	mov	r3, r1
 8006762:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006764:	687b      	ldr	r3, [r7, #4]
 8006766:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 8006768:	68fb      	ldr	r3, [r7, #12]
 800676a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800676e:	681a      	ldr	r2, [r3, #0]
 8006770:	78fb      	ldrb	r3, [r7, #3]
 8006772:	68f9      	ldr	r1, [r7, #12]
 8006774:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8006778:	4313      	orrs	r3, r2
 800677a:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 800677c:	2300      	movs	r3, #0
}
 800677e:	4618      	mov	r0, r3
 8006780:	3714      	adds	r7, #20
 8006782:	46bd      	mov	sp, r7
 8006784:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006788:	4770      	bx	lr

0800678a <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(const USB_OTG_GlobalTypeDef *USBx)
{
 800678a:	b480      	push	{r7}
 800678c:	b085      	sub	sp, #20
 800678e:	af00      	add	r7, sp, #0
 8006790:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006792:	687b      	ldr	r3, [r7, #4]
 8006794:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8006796:	68fb      	ldr	r3, [r7, #12]
 8006798:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 800679c:	681b      	ldr	r3, [r3, #0]
 800679e:	68fa      	ldr	r2, [r7, #12]
 80067a0:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 80067a4:	f023 0303 	bic.w	r3, r3, #3
 80067a8:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 80067aa:	68fb      	ldr	r3, [r7, #12]
 80067ac:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80067b0:	685b      	ldr	r3, [r3, #4]
 80067b2:	68fa      	ldr	r2, [r7, #12]
 80067b4:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80067b8:	f043 0302 	orr.w	r3, r3, #2
 80067bc:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 80067be:	2300      	movs	r3, #0
}
 80067c0:	4618      	mov	r0, r3
 80067c2:	3714      	adds	r7, #20
 80067c4:	46bd      	mov	sp, r7
 80067c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067ca:	4770      	bx	lr

080067cc <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 80067cc:	b480      	push	{r7}
 80067ce:	b083      	sub	sp, #12
 80067d0:	af00      	add	r7, sp, #0
 80067d2:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 80067d4:	687b      	ldr	r3, [r7, #4]
 80067d6:	695b      	ldr	r3, [r3, #20]
 80067d8:	f003 0301 	and.w	r3, r3, #1
}
 80067dc:	4618      	mov	r0, r3
 80067de:	370c      	adds	r7, #12
 80067e0:	46bd      	mov	sp, r7
 80067e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067e6:	4770      	bx	lr

080067e8 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 80067e8:	b480      	push	{r7}
 80067ea:	b085      	sub	sp, #20
 80067ec:	af00      	add	r7, sp, #0
 80067ee:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 80067f0:	2300      	movs	r3, #0
 80067f2:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 80067f4:	68fb      	ldr	r3, [r7, #12]
 80067f6:	3301      	adds	r3, #1
 80067f8:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80067fa:	68fb      	ldr	r3, [r7, #12]
 80067fc:	f1b3 6f70 	cmp.w	r3, #251658240	; 0xf000000
 8006800:	d901      	bls.n	8006806 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 8006802:	2303      	movs	r3, #3
 8006804:	e01b      	b.n	800683e <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8006806:	687b      	ldr	r3, [r7, #4]
 8006808:	691b      	ldr	r3, [r3, #16]
 800680a:	2b00      	cmp	r3, #0
 800680c:	daf2      	bge.n	80067f4 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 800680e:	2300      	movs	r3, #0
 8006810:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8006812:	687b      	ldr	r3, [r7, #4]
 8006814:	691b      	ldr	r3, [r3, #16]
 8006816:	f043 0201 	orr.w	r2, r3, #1
 800681a:	687b      	ldr	r3, [r7, #4]
 800681c:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800681e:	68fb      	ldr	r3, [r7, #12]
 8006820:	3301      	adds	r3, #1
 8006822:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8006824:	68fb      	ldr	r3, [r7, #12]
 8006826:	f1b3 6f70 	cmp.w	r3, #251658240	; 0xf000000
 800682a:	d901      	bls.n	8006830 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 800682c:	2303      	movs	r3, #3
 800682e:	e006      	b.n	800683e <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8006830:	687b      	ldr	r3, [r7, #4]
 8006832:	691b      	ldr	r3, [r3, #16]
 8006834:	f003 0301 	and.w	r3, r3, #1
 8006838:	2b01      	cmp	r3, #1
 800683a:	d0f0      	beq.n	800681e <USB_CoreReset+0x36>

  return HAL_OK;
 800683c:	2300      	movs	r3, #0
}
 800683e:	4618      	mov	r0, r3
 8006840:	3714      	adds	r7, #20
 8006842:	46bd      	mov	sp, r7
 8006844:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006848:	4770      	bx	lr

0800684a <__cvt>:
 800684a:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800684e:	ec55 4b10 	vmov	r4, r5, d0
 8006852:	2d00      	cmp	r5, #0
 8006854:	460e      	mov	r6, r1
 8006856:	4619      	mov	r1, r3
 8006858:	462b      	mov	r3, r5
 800685a:	bfbb      	ittet	lt
 800685c:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8006860:	461d      	movlt	r5, r3
 8006862:	2300      	movge	r3, #0
 8006864:	232d      	movlt	r3, #45	; 0x2d
 8006866:	700b      	strb	r3, [r1, #0]
 8006868:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800686a:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 800686e:	4691      	mov	r9, r2
 8006870:	f023 0820 	bic.w	r8, r3, #32
 8006874:	bfbc      	itt	lt
 8006876:	4622      	movlt	r2, r4
 8006878:	4614      	movlt	r4, r2
 800687a:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800687e:	d005      	beq.n	800688c <__cvt+0x42>
 8006880:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8006884:	d100      	bne.n	8006888 <__cvt+0x3e>
 8006886:	3601      	adds	r6, #1
 8006888:	2102      	movs	r1, #2
 800688a:	e000      	b.n	800688e <__cvt+0x44>
 800688c:	2103      	movs	r1, #3
 800688e:	ab03      	add	r3, sp, #12
 8006890:	9301      	str	r3, [sp, #4]
 8006892:	ab02      	add	r3, sp, #8
 8006894:	9300      	str	r3, [sp, #0]
 8006896:	ec45 4b10 	vmov	d0, r4, r5
 800689a:	4653      	mov	r3, sl
 800689c:	4632      	mov	r2, r6
 800689e:	f000 fe6b 	bl	8007578 <_dtoa_r>
 80068a2:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 80068a6:	4607      	mov	r7, r0
 80068a8:	d102      	bne.n	80068b0 <__cvt+0x66>
 80068aa:	f019 0f01 	tst.w	r9, #1
 80068ae:	d022      	beq.n	80068f6 <__cvt+0xac>
 80068b0:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 80068b4:	eb07 0906 	add.w	r9, r7, r6
 80068b8:	d110      	bne.n	80068dc <__cvt+0x92>
 80068ba:	783b      	ldrb	r3, [r7, #0]
 80068bc:	2b30      	cmp	r3, #48	; 0x30
 80068be:	d10a      	bne.n	80068d6 <__cvt+0x8c>
 80068c0:	2200      	movs	r2, #0
 80068c2:	2300      	movs	r3, #0
 80068c4:	4620      	mov	r0, r4
 80068c6:	4629      	mov	r1, r5
 80068c8:	f7fa f8fe 	bl	8000ac8 <__aeabi_dcmpeq>
 80068cc:	b918      	cbnz	r0, 80068d6 <__cvt+0x8c>
 80068ce:	f1c6 0601 	rsb	r6, r6, #1
 80068d2:	f8ca 6000 	str.w	r6, [sl]
 80068d6:	f8da 3000 	ldr.w	r3, [sl]
 80068da:	4499      	add	r9, r3
 80068dc:	2200      	movs	r2, #0
 80068de:	2300      	movs	r3, #0
 80068e0:	4620      	mov	r0, r4
 80068e2:	4629      	mov	r1, r5
 80068e4:	f7fa f8f0 	bl	8000ac8 <__aeabi_dcmpeq>
 80068e8:	b108      	cbz	r0, 80068ee <__cvt+0xa4>
 80068ea:	f8cd 900c 	str.w	r9, [sp, #12]
 80068ee:	2230      	movs	r2, #48	; 0x30
 80068f0:	9b03      	ldr	r3, [sp, #12]
 80068f2:	454b      	cmp	r3, r9
 80068f4:	d307      	bcc.n	8006906 <__cvt+0xbc>
 80068f6:	9b03      	ldr	r3, [sp, #12]
 80068f8:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80068fa:	1bdb      	subs	r3, r3, r7
 80068fc:	4638      	mov	r0, r7
 80068fe:	6013      	str	r3, [r2, #0]
 8006900:	b004      	add	sp, #16
 8006902:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006906:	1c59      	adds	r1, r3, #1
 8006908:	9103      	str	r1, [sp, #12]
 800690a:	701a      	strb	r2, [r3, #0]
 800690c:	e7f0      	b.n	80068f0 <__cvt+0xa6>

0800690e <__exponent>:
 800690e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8006910:	4603      	mov	r3, r0
 8006912:	2900      	cmp	r1, #0
 8006914:	bfb8      	it	lt
 8006916:	4249      	neglt	r1, r1
 8006918:	f803 2b02 	strb.w	r2, [r3], #2
 800691c:	bfb4      	ite	lt
 800691e:	222d      	movlt	r2, #45	; 0x2d
 8006920:	222b      	movge	r2, #43	; 0x2b
 8006922:	2909      	cmp	r1, #9
 8006924:	7042      	strb	r2, [r0, #1]
 8006926:	dd2a      	ble.n	800697e <__exponent+0x70>
 8006928:	f10d 0207 	add.w	r2, sp, #7
 800692c:	4617      	mov	r7, r2
 800692e:	260a      	movs	r6, #10
 8006930:	4694      	mov	ip, r2
 8006932:	fb91 f5f6 	sdiv	r5, r1, r6
 8006936:	fb06 1415 	mls	r4, r6, r5, r1
 800693a:	3430      	adds	r4, #48	; 0x30
 800693c:	f80c 4c01 	strb.w	r4, [ip, #-1]
 8006940:	460c      	mov	r4, r1
 8006942:	2c63      	cmp	r4, #99	; 0x63
 8006944:	f102 32ff 	add.w	r2, r2, #4294967295
 8006948:	4629      	mov	r1, r5
 800694a:	dcf1      	bgt.n	8006930 <__exponent+0x22>
 800694c:	3130      	adds	r1, #48	; 0x30
 800694e:	f1ac 0402 	sub.w	r4, ip, #2
 8006952:	f802 1c01 	strb.w	r1, [r2, #-1]
 8006956:	1c41      	adds	r1, r0, #1
 8006958:	4622      	mov	r2, r4
 800695a:	42ba      	cmp	r2, r7
 800695c:	d30a      	bcc.n	8006974 <__exponent+0x66>
 800695e:	f10d 0209 	add.w	r2, sp, #9
 8006962:	eba2 020c 	sub.w	r2, r2, ip
 8006966:	42bc      	cmp	r4, r7
 8006968:	bf88      	it	hi
 800696a:	2200      	movhi	r2, #0
 800696c:	4413      	add	r3, r2
 800696e:	1a18      	subs	r0, r3, r0
 8006970:	b003      	add	sp, #12
 8006972:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006974:	f812 5b01 	ldrb.w	r5, [r2], #1
 8006978:	f801 5f01 	strb.w	r5, [r1, #1]!
 800697c:	e7ed      	b.n	800695a <__exponent+0x4c>
 800697e:	2330      	movs	r3, #48	; 0x30
 8006980:	3130      	adds	r1, #48	; 0x30
 8006982:	7083      	strb	r3, [r0, #2]
 8006984:	70c1      	strb	r1, [r0, #3]
 8006986:	1d03      	adds	r3, r0, #4
 8006988:	e7f1      	b.n	800696e <__exponent+0x60>
	...

0800698c <_printf_float>:
 800698c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006990:	ed2d 8b02 	vpush	{d8}
 8006994:	b08d      	sub	sp, #52	; 0x34
 8006996:	460c      	mov	r4, r1
 8006998:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 800699c:	4616      	mov	r6, r2
 800699e:	461f      	mov	r7, r3
 80069a0:	4605      	mov	r5, r0
 80069a2:	f000 fcd9 	bl	8007358 <_localeconv_r>
 80069a6:	f8d0 a000 	ldr.w	sl, [r0]
 80069aa:	4650      	mov	r0, sl
 80069ac:	f7f9 fc60 	bl	8000270 <strlen>
 80069b0:	2300      	movs	r3, #0
 80069b2:	930a      	str	r3, [sp, #40]	; 0x28
 80069b4:	6823      	ldr	r3, [r4, #0]
 80069b6:	9305      	str	r3, [sp, #20]
 80069b8:	f8d8 3000 	ldr.w	r3, [r8]
 80069bc:	f894 b018 	ldrb.w	fp, [r4, #24]
 80069c0:	3307      	adds	r3, #7
 80069c2:	f023 0307 	bic.w	r3, r3, #7
 80069c6:	f103 0208 	add.w	r2, r3, #8
 80069ca:	f8c8 2000 	str.w	r2, [r8]
 80069ce:	e9d3 8900 	ldrd	r8, r9, [r3]
 80069d2:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 80069d6:	9307      	str	r3, [sp, #28]
 80069d8:	f8cd 8018 	str.w	r8, [sp, #24]
 80069dc:	ee08 0a10 	vmov	s16, r0
 80069e0:	e9c4 8912 	strd	r8, r9, [r4, #72]	; 0x48
 80069e4:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80069e8:	4b9e      	ldr	r3, [pc, #632]	; (8006c64 <_printf_float+0x2d8>)
 80069ea:	f04f 32ff 	mov.w	r2, #4294967295
 80069ee:	f7fa f89d 	bl	8000b2c <__aeabi_dcmpun>
 80069f2:	bb88      	cbnz	r0, 8006a58 <_printf_float+0xcc>
 80069f4:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80069f8:	4b9a      	ldr	r3, [pc, #616]	; (8006c64 <_printf_float+0x2d8>)
 80069fa:	f04f 32ff 	mov.w	r2, #4294967295
 80069fe:	f7fa f877 	bl	8000af0 <__aeabi_dcmple>
 8006a02:	bb48      	cbnz	r0, 8006a58 <_printf_float+0xcc>
 8006a04:	2200      	movs	r2, #0
 8006a06:	2300      	movs	r3, #0
 8006a08:	4640      	mov	r0, r8
 8006a0a:	4649      	mov	r1, r9
 8006a0c:	f7fa f866 	bl	8000adc <__aeabi_dcmplt>
 8006a10:	b110      	cbz	r0, 8006a18 <_printf_float+0x8c>
 8006a12:	232d      	movs	r3, #45	; 0x2d
 8006a14:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006a18:	4a93      	ldr	r2, [pc, #588]	; (8006c68 <_printf_float+0x2dc>)
 8006a1a:	4b94      	ldr	r3, [pc, #592]	; (8006c6c <_printf_float+0x2e0>)
 8006a1c:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 8006a20:	bf94      	ite	ls
 8006a22:	4690      	movls	r8, r2
 8006a24:	4698      	movhi	r8, r3
 8006a26:	2303      	movs	r3, #3
 8006a28:	6123      	str	r3, [r4, #16]
 8006a2a:	9b05      	ldr	r3, [sp, #20]
 8006a2c:	f023 0304 	bic.w	r3, r3, #4
 8006a30:	6023      	str	r3, [r4, #0]
 8006a32:	f04f 0900 	mov.w	r9, #0
 8006a36:	9700      	str	r7, [sp, #0]
 8006a38:	4633      	mov	r3, r6
 8006a3a:	aa0b      	add	r2, sp, #44	; 0x2c
 8006a3c:	4621      	mov	r1, r4
 8006a3e:	4628      	mov	r0, r5
 8006a40:	f000 f9da 	bl	8006df8 <_printf_common>
 8006a44:	3001      	adds	r0, #1
 8006a46:	f040 8090 	bne.w	8006b6a <_printf_float+0x1de>
 8006a4a:	f04f 30ff 	mov.w	r0, #4294967295
 8006a4e:	b00d      	add	sp, #52	; 0x34
 8006a50:	ecbd 8b02 	vpop	{d8}
 8006a54:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006a58:	4642      	mov	r2, r8
 8006a5a:	464b      	mov	r3, r9
 8006a5c:	4640      	mov	r0, r8
 8006a5e:	4649      	mov	r1, r9
 8006a60:	f7fa f864 	bl	8000b2c <__aeabi_dcmpun>
 8006a64:	b140      	cbz	r0, 8006a78 <_printf_float+0xec>
 8006a66:	464b      	mov	r3, r9
 8006a68:	2b00      	cmp	r3, #0
 8006a6a:	bfbc      	itt	lt
 8006a6c:	232d      	movlt	r3, #45	; 0x2d
 8006a6e:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8006a72:	4a7f      	ldr	r2, [pc, #508]	; (8006c70 <_printf_float+0x2e4>)
 8006a74:	4b7f      	ldr	r3, [pc, #508]	; (8006c74 <_printf_float+0x2e8>)
 8006a76:	e7d1      	b.n	8006a1c <_printf_float+0x90>
 8006a78:	6863      	ldr	r3, [r4, #4]
 8006a7a:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 8006a7e:	9206      	str	r2, [sp, #24]
 8006a80:	1c5a      	adds	r2, r3, #1
 8006a82:	d13f      	bne.n	8006b04 <_printf_float+0x178>
 8006a84:	2306      	movs	r3, #6
 8006a86:	6063      	str	r3, [r4, #4]
 8006a88:	9b05      	ldr	r3, [sp, #20]
 8006a8a:	6861      	ldr	r1, [r4, #4]
 8006a8c:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8006a90:	2300      	movs	r3, #0
 8006a92:	9303      	str	r3, [sp, #12]
 8006a94:	ab0a      	add	r3, sp, #40	; 0x28
 8006a96:	e9cd b301 	strd	fp, r3, [sp, #4]
 8006a9a:	ab09      	add	r3, sp, #36	; 0x24
 8006a9c:	ec49 8b10 	vmov	d0, r8, r9
 8006aa0:	9300      	str	r3, [sp, #0]
 8006aa2:	6022      	str	r2, [r4, #0]
 8006aa4:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8006aa8:	4628      	mov	r0, r5
 8006aaa:	f7ff fece 	bl	800684a <__cvt>
 8006aae:	9b06      	ldr	r3, [sp, #24]
 8006ab0:	9909      	ldr	r1, [sp, #36]	; 0x24
 8006ab2:	2b47      	cmp	r3, #71	; 0x47
 8006ab4:	4680      	mov	r8, r0
 8006ab6:	d108      	bne.n	8006aca <_printf_float+0x13e>
 8006ab8:	1cc8      	adds	r0, r1, #3
 8006aba:	db02      	blt.n	8006ac2 <_printf_float+0x136>
 8006abc:	6863      	ldr	r3, [r4, #4]
 8006abe:	4299      	cmp	r1, r3
 8006ac0:	dd41      	ble.n	8006b46 <_printf_float+0x1ba>
 8006ac2:	f1ab 0302 	sub.w	r3, fp, #2
 8006ac6:	fa5f fb83 	uxtb.w	fp, r3
 8006aca:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8006ace:	d820      	bhi.n	8006b12 <_printf_float+0x186>
 8006ad0:	3901      	subs	r1, #1
 8006ad2:	465a      	mov	r2, fp
 8006ad4:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8006ad8:	9109      	str	r1, [sp, #36]	; 0x24
 8006ada:	f7ff ff18 	bl	800690e <__exponent>
 8006ade:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8006ae0:	1813      	adds	r3, r2, r0
 8006ae2:	2a01      	cmp	r2, #1
 8006ae4:	4681      	mov	r9, r0
 8006ae6:	6123      	str	r3, [r4, #16]
 8006ae8:	dc02      	bgt.n	8006af0 <_printf_float+0x164>
 8006aea:	6822      	ldr	r2, [r4, #0]
 8006aec:	07d2      	lsls	r2, r2, #31
 8006aee:	d501      	bpl.n	8006af4 <_printf_float+0x168>
 8006af0:	3301      	adds	r3, #1
 8006af2:	6123      	str	r3, [r4, #16]
 8006af4:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8006af8:	2b00      	cmp	r3, #0
 8006afa:	d09c      	beq.n	8006a36 <_printf_float+0xaa>
 8006afc:	232d      	movs	r3, #45	; 0x2d
 8006afe:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006b02:	e798      	b.n	8006a36 <_printf_float+0xaa>
 8006b04:	9a06      	ldr	r2, [sp, #24]
 8006b06:	2a47      	cmp	r2, #71	; 0x47
 8006b08:	d1be      	bne.n	8006a88 <_printf_float+0xfc>
 8006b0a:	2b00      	cmp	r3, #0
 8006b0c:	d1bc      	bne.n	8006a88 <_printf_float+0xfc>
 8006b0e:	2301      	movs	r3, #1
 8006b10:	e7b9      	b.n	8006a86 <_printf_float+0xfa>
 8006b12:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 8006b16:	d118      	bne.n	8006b4a <_printf_float+0x1be>
 8006b18:	2900      	cmp	r1, #0
 8006b1a:	6863      	ldr	r3, [r4, #4]
 8006b1c:	dd0b      	ble.n	8006b36 <_printf_float+0x1aa>
 8006b1e:	6121      	str	r1, [r4, #16]
 8006b20:	b913      	cbnz	r3, 8006b28 <_printf_float+0x19c>
 8006b22:	6822      	ldr	r2, [r4, #0]
 8006b24:	07d0      	lsls	r0, r2, #31
 8006b26:	d502      	bpl.n	8006b2e <_printf_float+0x1a2>
 8006b28:	3301      	adds	r3, #1
 8006b2a:	440b      	add	r3, r1
 8006b2c:	6123      	str	r3, [r4, #16]
 8006b2e:	65a1      	str	r1, [r4, #88]	; 0x58
 8006b30:	f04f 0900 	mov.w	r9, #0
 8006b34:	e7de      	b.n	8006af4 <_printf_float+0x168>
 8006b36:	b913      	cbnz	r3, 8006b3e <_printf_float+0x1b2>
 8006b38:	6822      	ldr	r2, [r4, #0]
 8006b3a:	07d2      	lsls	r2, r2, #31
 8006b3c:	d501      	bpl.n	8006b42 <_printf_float+0x1b6>
 8006b3e:	3302      	adds	r3, #2
 8006b40:	e7f4      	b.n	8006b2c <_printf_float+0x1a0>
 8006b42:	2301      	movs	r3, #1
 8006b44:	e7f2      	b.n	8006b2c <_printf_float+0x1a0>
 8006b46:	f04f 0b67 	mov.w	fp, #103	; 0x67
 8006b4a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006b4c:	4299      	cmp	r1, r3
 8006b4e:	db05      	blt.n	8006b5c <_printf_float+0x1d0>
 8006b50:	6823      	ldr	r3, [r4, #0]
 8006b52:	6121      	str	r1, [r4, #16]
 8006b54:	07d8      	lsls	r0, r3, #31
 8006b56:	d5ea      	bpl.n	8006b2e <_printf_float+0x1a2>
 8006b58:	1c4b      	adds	r3, r1, #1
 8006b5a:	e7e7      	b.n	8006b2c <_printf_float+0x1a0>
 8006b5c:	2900      	cmp	r1, #0
 8006b5e:	bfd4      	ite	le
 8006b60:	f1c1 0202 	rsble	r2, r1, #2
 8006b64:	2201      	movgt	r2, #1
 8006b66:	4413      	add	r3, r2
 8006b68:	e7e0      	b.n	8006b2c <_printf_float+0x1a0>
 8006b6a:	6823      	ldr	r3, [r4, #0]
 8006b6c:	055a      	lsls	r2, r3, #21
 8006b6e:	d407      	bmi.n	8006b80 <_printf_float+0x1f4>
 8006b70:	6923      	ldr	r3, [r4, #16]
 8006b72:	4642      	mov	r2, r8
 8006b74:	4631      	mov	r1, r6
 8006b76:	4628      	mov	r0, r5
 8006b78:	47b8      	blx	r7
 8006b7a:	3001      	adds	r0, #1
 8006b7c:	d12c      	bne.n	8006bd8 <_printf_float+0x24c>
 8006b7e:	e764      	b.n	8006a4a <_printf_float+0xbe>
 8006b80:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8006b84:	f240 80e0 	bls.w	8006d48 <_printf_float+0x3bc>
 8006b88:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8006b8c:	2200      	movs	r2, #0
 8006b8e:	2300      	movs	r3, #0
 8006b90:	f7f9 ff9a 	bl	8000ac8 <__aeabi_dcmpeq>
 8006b94:	2800      	cmp	r0, #0
 8006b96:	d034      	beq.n	8006c02 <_printf_float+0x276>
 8006b98:	4a37      	ldr	r2, [pc, #220]	; (8006c78 <_printf_float+0x2ec>)
 8006b9a:	2301      	movs	r3, #1
 8006b9c:	4631      	mov	r1, r6
 8006b9e:	4628      	mov	r0, r5
 8006ba0:	47b8      	blx	r7
 8006ba2:	3001      	adds	r0, #1
 8006ba4:	f43f af51 	beq.w	8006a4a <_printf_float+0xbe>
 8006ba8:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8006bac:	429a      	cmp	r2, r3
 8006bae:	db02      	blt.n	8006bb6 <_printf_float+0x22a>
 8006bb0:	6823      	ldr	r3, [r4, #0]
 8006bb2:	07d8      	lsls	r0, r3, #31
 8006bb4:	d510      	bpl.n	8006bd8 <_printf_float+0x24c>
 8006bb6:	ee18 3a10 	vmov	r3, s16
 8006bba:	4652      	mov	r2, sl
 8006bbc:	4631      	mov	r1, r6
 8006bbe:	4628      	mov	r0, r5
 8006bc0:	47b8      	blx	r7
 8006bc2:	3001      	adds	r0, #1
 8006bc4:	f43f af41 	beq.w	8006a4a <_printf_float+0xbe>
 8006bc8:	f04f 0800 	mov.w	r8, #0
 8006bcc:	f104 091a 	add.w	r9, r4, #26
 8006bd0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006bd2:	3b01      	subs	r3, #1
 8006bd4:	4543      	cmp	r3, r8
 8006bd6:	dc09      	bgt.n	8006bec <_printf_float+0x260>
 8006bd8:	6823      	ldr	r3, [r4, #0]
 8006bda:	079b      	lsls	r3, r3, #30
 8006bdc:	f100 8107 	bmi.w	8006dee <_printf_float+0x462>
 8006be0:	68e0      	ldr	r0, [r4, #12]
 8006be2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006be4:	4298      	cmp	r0, r3
 8006be6:	bfb8      	it	lt
 8006be8:	4618      	movlt	r0, r3
 8006bea:	e730      	b.n	8006a4e <_printf_float+0xc2>
 8006bec:	2301      	movs	r3, #1
 8006bee:	464a      	mov	r2, r9
 8006bf0:	4631      	mov	r1, r6
 8006bf2:	4628      	mov	r0, r5
 8006bf4:	47b8      	blx	r7
 8006bf6:	3001      	adds	r0, #1
 8006bf8:	f43f af27 	beq.w	8006a4a <_printf_float+0xbe>
 8006bfc:	f108 0801 	add.w	r8, r8, #1
 8006c00:	e7e6      	b.n	8006bd0 <_printf_float+0x244>
 8006c02:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006c04:	2b00      	cmp	r3, #0
 8006c06:	dc39      	bgt.n	8006c7c <_printf_float+0x2f0>
 8006c08:	4a1b      	ldr	r2, [pc, #108]	; (8006c78 <_printf_float+0x2ec>)
 8006c0a:	2301      	movs	r3, #1
 8006c0c:	4631      	mov	r1, r6
 8006c0e:	4628      	mov	r0, r5
 8006c10:	47b8      	blx	r7
 8006c12:	3001      	adds	r0, #1
 8006c14:	f43f af19 	beq.w	8006a4a <_printf_float+0xbe>
 8006c18:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 8006c1c:	4313      	orrs	r3, r2
 8006c1e:	d102      	bne.n	8006c26 <_printf_float+0x29a>
 8006c20:	6823      	ldr	r3, [r4, #0]
 8006c22:	07d9      	lsls	r1, r3, #31
 8006c24:	d5d8      	bpl.n	8006bd8 <_printf_float+0x24c>
 8006c26:	ee18 3a10 	vmov	r3, s16
 8006c2a:	4652      	mov	r2, sl
 8006c2c:	4631      	mov	r1, r6
 8006c2e:	4628      	mov	r0, r5
 8006c30:	47b8      	blx	r7
 8006c32:	3001      	adds	r0, #1
 8006c34:	f43f af09 	beq.w	8006a4a <_printf_float+0xbe>
 8006c38:	f04f 0900 	mov.w	r9, #0
 8006c3c:	f104 0a1a 	add.w	sl, r4, #26
 8006c40:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006c42:	425b      	negs	r3, r3
 8006c44:	454b      	cmp	r3, r9
 8006c46:	dc01      	bgt.n	8006c4c <_printf_float+0x2c0>
 8006c48:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006c4a:	e792      	b.n	8006b72 <_printf_float+0x1e6>
 8006c4c:	2301      	movs	r3, #1
 8006c4e:	4652      	mov	r2, sl
 8006c50:	4631      	mov	r1, r6
 8006c52:	4628      	mov	r0, r5
 8006c54:	47b8      	blx	r7
 8006c56:	3001      	adds	r0, #1
 8006c58:	f43f aef7 	beq.w	8006a4a <_printf_float+0xbe>
 8006c5c:	f109 0901 	add.w	r9, r9, #1
 8006c60:	e7ee      	b.n	8006c40 <_printf_float+0x2b4>
 8006c62:	bf00      	nop
 8006c64:	7fefffff 	.word	0x7fefffff
 8006c68:	08009320 	.word	0x08009320
 8006c6c:	08009324 	.word	0x08009324
 8006c70:	08009328 	.word	0x08009328
 8006c74:	0800932c 	.word	0x0800932c
 8006c78:	08009330 	.word	0x08009330
 8006c7c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8006c7e:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8006c80:	429a      	cmp	r2, r3
 8006c82:	bfa8      	it	ge
 8006c84:	461a      	movge	r2, r3
 8006c86:	2a00      	cmp	r2, #0
 8006c88:	4691      	mov	r9, r2
 8006c8a:	dc37      	bgt.n	8006cfc <_printf_float+0x370>
 8006c8c:	f04f 0b00 	mov.w	fp, #0
 8006c90:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8006c94:	f104 021a 	add.w	r2, r4, #26
 8006c98:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8006c9a:	9305      	str	r3, [sp, #20]
 8006c9c:	eba3 0309 	sub.w	r3, r3, r9
 8006ca0:	455b      	cmp	r3, fp
 8006ca2:	dc33      	bgt.n	8006d0c <_printf_float+0x380>
 8006ca4:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8006ca8:	429a      	cmp	r2, r3
 8006caa:	db3b      	blt.n	8006d24 <_printf_float+0x398>
 8006cac:	6823      	ldr	r3, [r4, #0]
 8006cae:	07da      	lsls	r2, r3, #31
 8006cb0:	d438      	bmi.n	8006d24 <_printf_float+0x398>
 8006cb2:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 8006cb6:	eba2 0903 	sub.w	r9, r2, r3
 8006cba:	9b05      	ldr	r3, [sp, #20]
 8006cbc:	1ad2      	subs	r2, r2, r3
 8006cbe:	4591      	cmp	r9, r2
 8006cc0:	bfa8      	it	ge
 8006cc2:	4691      	movge	r9, r2
 8006cc4:	f1b9 0f00 	cmp.w	r9, #0
 8006cc8:	dc35      	bgt.n	8006d36 <_printf_float+0x3aa>
 8006cca:	f04f 0800 	mov.w	r8, #0
 8006cce:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8006cd2:	f104 0a1a 	add.w	sl, r4, #26
 8006cd6:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8006cda:	1a9b      	subs	r3, r3, r2
 8006cdc:	eba3 0309 	sub.w	r3, r3, r9
 8006ce0:	4543      	cmp	r3, r8
 8006ce2:	f77f af79 	ble.w	8006bd8 <_printf_float+0x24c>
 8006ce6:	2301      	movs	r3, #1
 8006ce8:	4652      	mov	r2, sl
 8006cea:	4631      	mov	r1, r6
 8006cec:	4628      	mov	r0, r5
 8006cee:	47b8      	blx	r7
 8006cf0:	3001      	adds	r0, #1
 8006cf2:	f43f aeaa 	beq.w	8006a4a <_printf_float+0xbe>
 8006cf6:	f108 0801 	add.w	r8, r8, #1
 8006cfa:	e7ec      	b.n	8006cd6 <_printf_float+0x34a>
 8006cfc:	4613      	mov	r3, r2
 8006cfe:	4631      	mov	r1, r6
 8006d00:	4642      	mov	r2, r8
 8006d02:	4628      	mov	r0, r5
 8006d04:	47b8      	blx	r7
 8006d06:	3001      	adds	r0, #1
 8006d08:	d1c0      	bne.n	8006c8c <_printf_float+0x300>
 8006d0a:	e69e      	b.n	8006a4a <_printf_float+0xbe>
 8006d0c:	2301      	movs	r3, #1
 8006d0e:	4631      	mov	r1, r6
 8006d10:	4628      	mov	r0, r5
 8006d12:	9205      	str	r2, [sp, #20]
 8006d14:	47b8      	blx	r7
 8006d16:	3001      	adds	r0, #1
 8006d18:	f43f ae97 	beq.w	8006a4a <_printf_float+0xbe>
 8006d1c:	9a05      	ldr	r2, [sp, #20]
 8006d1e:	f10b 0b01 	add.w	fp, fp, #1
 8006d22:	e7b9      	b.n	8006c98 <_printf_float+0x30c>
 8006d24:	ee18 3a10 	vmov	r3, s16
 8006d28:	4652      	mov	r2, sl
 8006d2a:	4631      	mov	r1, r6
 8006d2c:	4628      	mov	r0, r5
 8006d2e:	47b8      	blx	r7
 8006d30:	3001      	adds	r0, #1
 8006d32:	d1be      	bne.n	8006cb2 <_printf_float+0x326>
 8006d34:	e689      	b.n	8006a4a <_printf_float+0xbe>
 8006d36:	9a05      	ldr	r2, [sp, #20]
 8006d38:	464b      	mov	r3, r9
 8006d3a:	4442      	add	r2, r8
 8006d3c:	4631      	mov	r1, r6
 8006d3e:	4628      	mov	r0, r5
 8006d40:	47b8      	blx	r7
 8006d42:	3001      	adds	r0, #1
 8006d44:	d1c1      	bne.n	8006cca <_printf_float+0x33e>
 8006d46:	e680      	b.n	8006a4a <_printf_float+0xbe>
 8006d48:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8006d4a:	2a01      	cmp	r2, #1
 8006d4c:	dc01      	bgt.n	8006d52 <_printf_float+0x3c6>
 8006d4e:	07db      	lsls	r3, r3, #31
 8006d50:	d53a      	bpl.n	8006dc8 <_printf_float+0x43c>
 8006d52:	2301      	movs	r3, #1
 8006d54:	4642      	mov	r2, r8
 8006d56:	4631      	mov	r1, r6
 8006d58:	4628      	mov	r0, r5
 8006d5a:	47b8      	blx	r7
 8006d5c:	3001      	adds	r0, #1
 8006d5e:	f43f ae74 	beq.w	8006a4a <_printf_float+0xbe>
 8006d62:	ee18 3a10 	vmov	r3, s16
 8006d66:	4652      	mov	r2, sl
 8006d68:	4631      	mov	r1, r6
 8006d6a:	4628      	mov	r0, r5
 8006d6c:	47b8      	blx	r7
 8006d6e:	3001      	adds	r0, #1
 8006d70:	f43f ae6b 	beq.w	8006a4a <_printf_float+0xbe>
 8006d74:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8006d78:	2200      	movs	r2, #0
 8006d7a:	2300      	movs	r3, #0
 8006d7c:	f8dd a028 	ldr.w	sl, [sp, #40]	; 0x28
 8006d80:	f7f9 fea2 	bl	8000ac8 <__aeabi_dcmpeq>
 8006d84:	b9d8      	cbnz	r0, 8006dbe <_printf_float+0x432>
 8006d86:	f10a 33ff 	add.w	r3, sl, #4294967295
 8006d8a:	f108 0201 	add.w	r2, r8, #1
 8006d8e:	4631      	mov	r1, r6
 8006d90:	4628      	mov	r0, r5
 8006d92:	47b8      	blx	r7
 8006d94:	3001      	adds	r0, #1
 8006d96:	d10e      	bne.n	8006db6 <_printf_float+0x42a>
 8006d98:	e657      	b.n	8006a4a <_printf_float+0xbe>
 8006d9a:	2301      	movs	r3, #1
 8006d9c:	4652      	mov	r2, sl
 8006d9e:	4631      	mov	r1, r6
 8006da0:	4628      	mov	r0, r5
 8006da2:	47b8      	blx	r7
 8006da4:	3001      	adds	r0, #1
 8006da6:	f43f ae50 	beq.w	8006a4a <_printf_float+0xbe>
 8006daa:	f108 0801 	add.w	r8, r8, #1
 8006dae:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006db0:	3b01      	subs	r3, #1
 8006db2:	4543      	cmp	r3, r8
 8006db4:	dcf1      	bgt.n	8006d9a <_printf_float+0x40e>
 8006db6:	464b      	mov	r3, r9
 8006db8:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8006dbc:	e6da      	b.n	8006b74 <_printf_float+0x1e8>
 8006dbe:	f04f 0800 	mov.w	r8, #0
 8006dc2:	f104 0a1a 	add.w	sl, r4, #26
 8006dc6:	e7f2      	b.n	8006dae <_printf_float+0x422>
 8006dc8:	2301      	movs	r3, #1
 8006dca:	4642      	mov	r2, r8
 8006dcc:	e7df      	b.n	8006d8e <_printf_float+0x402>
 8006dce:	2301      	movs	r3, #1
 8006dd0:	464a      	mov	r2, r9
 8006dd2:	4631      	mov	r1, r6
 8006dd4:	4628      	mov	r0, r5
 8006dd6:	47b8      	blx	r7
 8006dd8:	3001      	adds	r0, #1
 8006dda:	f43f ae36 	beq.w	8006a4a <_printf_float+0xbe>
 8006dde:	f108 0801 	add.w	r8, r8, #1
 8006de2:	68e3      	ldr	r3, [r4, #12]
 8006de4:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8006de6:	1a5b      	subs	r3, r3, r1
 8006de8:	4543      	cmp	r3, r8
 8006dea:	dcf0      	bgt.n	8006dce <_printf_float+0x442>
 8006dec:	e6f8      	b.n	8006be0 <_printf_float+0x254>
 8006dee:	f04f 0800 	mov.w	r8, #0
 8006df2:	f104 0919 	add.w	r9, r4, #25
 8006df6:	e7f4      	b.n	8006de2 <_printf_float+0x456>

08006df8 <_printf_common>:
 8006df8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006dfc:	4616      	mov	r6, r2
 8006dfe:	4699      	mov	r9, r3
 8006e00:	688a      	ldr	r2, [r1, #8]
 8006e02:	690b      	ldr	r3, [r1, #16]
 8006e04:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8006e08:	4293      	cmp	r3, r2
 8006e0a:	bfb8      	it	lt
 8006e0c:	4613      	movlt	r3, r2
 8006e0e:	6033      	str	r3, [r6, #0]
 8006e10:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8006e14:	4607      	mov	r7, r0
 8006e16:	460c      	mov	r4, r1
 8006e18:	b10a      	cbz	r2, 8006e1e <_printf_common+0x26>
 8006e1a:	3301      	adds	r3, #1
 8006e1c:	6033      	str	r3, [r6, #0]
 8006e1e:	6823      	ldr	r3, [r4, #0]
 8006e20:	0699      	lsls	r1, r3, #26
 8006e22:	bf42      	ittt	mi
 8006e24:	6833      	ldrmi	r3, [r6, #0]
 8006e26:	3302      	addmi	r3, #2
 8006e28:	6033      	strmi	r3, [r6, #0]
 8006e2a:	6825      	ldr	r5, [r4, #0]
 8006e2c:	f015 0506 	ands.w	r5, r5, #6
 8006e30:	d106      	bne.n	8006e40 <_printf_common+0x48>
 8006e32:	f104 0a19 	add.w	sl, r4, #25
 8006e36:	68e3      	ldr	r3, [r4, #12]
 8006e38:	6832      	ldr	r2, [r6, #0]
 8006e3a:	1a9b      	subs	r3, r3, r2
 8006e3c:	42ab      	cmp	r3, r5
 8006e3e:	dc26      	bgt.n	8006e8e <_printf_common+0x96>
 8006e40:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8006e44:	1e13      	subs	r3, r2, #0
 8006e46:	6822      	ldr	r2, [r4, #0]
 8006e48:	bf18      	it	ne
 8006e4a:	2301      	movne	r3, #1
 8006e4c:	0692      	lsls	r2, r2, #26
 8006e4e:	d42b      	bmi.n	8006ea8 <_printf_common+0xb0>
 8006e50:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8006e54:	4649      	mov	r1, r9
 8006e56:	4638      	mov	r0, r7
 8006e58:	47c0      	blx	r8
 8006e5a:	3001      	adds	r0, #1
 8006e5c:	d01e      	beq.n	8006e9c <_printf_common+0xa4>
 8006e5e:	6823      	ldr	r3, [r4, #0]
 8006e60:	6922      	ldr	r2, [r4, #16]
 8006e62:	f003 0306 	and.w	r3, r3, #6
 8006e66:	2b04      	cmp	r3, #4
 8006e68:	bf02      	ittt	eq
 8006e6a:	68e5      	ldreq	r5, [r4, #12]
 8006e6c:	6833      	ldreq	r3, [r6, #0]
 8006e6e:	1aed      	subeq	r5, r5, r3
 8006e70:	68a3      	ldr	r3, [r4, #8]
 8006e72:	bf0c      	ite	eq
 8006e74:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8006e78:	2500      	movne	r5, #0
 8006e7a:	4293      	cmp	r3, r2
 8006e7c:	bfc4      	itt	gt
 8006e7e:	1a9b      	subgt	r3, r3, r2
 8006e80:	18ed      	addgt	r5, r5, r3
 8006e82:	2600      	movs	r6, #0
 8006e84:	341a      	adds	r4, #26
 8006e86:	42b5      	cmp	r5, r6
 8006e88:	d11a      	bne.n	8006ec0 <_printf_common+0xc8>
 8006e8a:	2000      	movs	r0, #0
 8006e8c:	e008      	b.n	8006ea0 <_printf_common+0xa8>
 8006e8e:	2301      	movs	r3, #1
 8006e90:	4652      	mov	r2, sl
 8006e92:	4649      	mov	r1, r9
 8006e94:	4638      	mov	r0, r7
 8006e96:	47c0      	blx	r8
 8006e98:	3001      	adds	r0, #1
 8006e9a:	d103      	bne.n	8006ea4 <_printf_common+0xac>
 8006e9c:	f04f 30ff 	mov.w	r0, #4294967295
 8006ea0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006ea4:	3501      	adds	r5, #1
 8006ea6:	e7c6      	b.n	8006e36 <_printf_common+0x3e>
 8006ea8:	18e1      	adds	r1, r4, r3
 8006eaa:	1c5a      	adds	r2, r3, #1
 8006eac:	2030      	movs	r0, #48	; 0x30
 8006eae:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8006eb2:	4422      	add	r2, r4
 8006eb4:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8006eb8:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8006ebc:	3302      	adds	r3, #2
 8006ebe:	e7c7      	b.n	8006e50 <_printf_common+0x58>
 8006ec0:	2301      	movs	r3, #1
 8006ec2:	4622      	mov	r2, r4
 8006ec4:	4649      	mov	r1, r9
 8006ec6:	4638      	mov	r0, r7
 8006ec8:	47c0      	blx	r8
 8006eca:	3001      	adds	r0, #1
 8006ecc:	d0e6      	beq.n	8006e9c <_printf_common+0xa4>
 8006ece:	3601      	adds	r6, #1
 8006ed0:	e7d9      	b.n	8006e86 <_printf_common+0x8e>
	...

08006ed4 <_printf_i>:
 8006ed4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006ed8:	7e0f      	ldrb	r7, [r1, #24]
 8006eda:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8006edc:	2f78      	cmp	r7, #120	; 0x78
 8006ede:	4691      	mov	r9, r2
 8006ee0:	4680      	mov	r8, r0
 8006ee2:	460c      	mov	r4, r1
 8006ee4:	469a      	mov	sl, r3
 8006ee6:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8006eea:	d807      	bhi.n	8006efc <_printf_i+0x28>
 8006eec:	2f62      	cmp	r7, #98	; 0x62
 8006eee:	d80a      	bhi.n	8006f06 <_printf_i+0x32>
 8006ef0:	2f00      	cmp	r7, #0
 8006ef2:	f000 80d4 	beq.w	800709e <_printf_i+0x1ca>
 8006ef6:	2f58      	cmp	r7, #88	; 0x58
 8006ef8:	f000 80c0 	beq.w	800707c <_printf_i+0x1a8>
 8006efc:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8006f00:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8006f04:	e03a      	b.n	8006f7c <_printf_i+0xa8>
 8006f06:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8006f0a:	2b15      	cmp	r3, #21
 8006f0c:	d8f6      	bhi.n	8006efc <_printf_i+0x28>
 8006f0e:	a101      	add	r1, pc, #4	; (adr r1, 8006f14 <_printf_i+0x40>)
 8006f10:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8006f14:	08006f6d 	.word	0x08006f6d
 8006f18:	08006f81 	.word	0x08006f81
 8006f1c:	08006efd 	.word	0x08006efd
 8006f20:	08006efd 	.word	0x08006efd
 8006f24:	08006efd 	.word	0x08006efd
 8006f28:	08006efd 	.word	0x08006efd
 8006f2c:	08006f81 	.word	0x08006f81
 8006f30:	08006efd 	.word	0x08006efd
 8006f34:	08006efd 	.word	0x08006efd
 8006f38:	08006efd 	.word	0x08006efd
 8006f3c:	08006efd 	.word	0x08006efd
 8006f40:	08007085 	.word	0x08007085
 8006f44:	08006fad 	.word	0x08006fad
 8006f48:	0800703f 	.word	0x0800703f
 8006f4c:	08006efd 	.word	0x08006efd
 8006f50:	08006efd 	.word	0x08006efd
 8006f54:	080070a7 	.word	0x080070a7
 8006f58:	08006efd 	.word	0x08006efd
 8006f5c:	08006fad 	.word	0x08006fad
 8006f60:	08006efd 	.word	0x08006efd
 8006f64:	08006efd 	.word	0x08006efd
 8006f68:	08007047 	.word	0x08007047
 8006f6c:	682b      	ldr	r3, [r5, #0]
 8006f6e:	1d1a      	adds	r2, r3, #4
 8006f70:	681b      	ldr	r3, [r3, #0]
 8006f72:	602a      	str	r2, [r5, #0]
 8006f74:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8006f78:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8006f7c:	2301      	movs	r3, #1
 8006f7e:	e09f      	b.n	80070c0 <_printf_i+0x1ec>
 8006f80:	6820      	ldr	r0, [r4, #0]
 8006f82:	682b      	ldr	r3, [r5, #0]
 8006f84:	0607      	lsls	r7, r0, #24
 8006f86:	f103 0104 	add.w	r1, r3, #4
 8006f8a:	6029      	str	r1, [r5, #0]
 8006f8c:	d501      	bpl.n	8006f92 <_printf_i+0xbe>
 8006f8e:	681e      	ldr	r6, [r3, #0]
 8006f90:	e003      	b.n	8006f9a <_printf_i+0xc6>
 8006f92:	0646      	lsls	r6, r0, #25
 8006f94:	d5fb      	bpl.n	8006f8e <_printf_i+0xba>
 8006f96:	f9b3 6000 	ldrsh.w	r6, [r3]
 8006f9a:	2e00      	cmp	r6, #0
 8006f9c:	da03      	bge.n	8006fa6 <_printf_i+0xd2>
 8006f9e:	232d      	movs	r3, #45	; 0x2d
 8006fa0:	4276      	negs	r6, r6
 8006fa2:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006fa6:	485a      	ldr	r0, [pc, #360]	; (8007110 <_printf_i+0x23c>)
 8006fa8:	230a      	movs	r3, #10
 8006faa:	e012      	b.n	8006fd2 <_printf_i+0xfe>
 8006fac:	682b      	ldr	r3, [r5, #0]
 8006fae:	6820      	ldr	r0, [r4, #0]
 8006fb0:	1d19      	adds	r1, r3, #4
 8006fb2:	6029      	str	r1, [r5, #0]
 8006fb4:	0605      	lsls	r5, r0, #24
 8006fb6:	d501      	bpl.n	8006fbc <_printf_i+0xe8>
 8006fb8:	681e      	ldr	r6, [r3, #0]
 8006fba:	e002      	b.n	8006fc2 <_printf_i+0xee>
 8006fbc:	0641      	lsls	r1, r0, #25
 8006fbe:	d5fb      	bpl.n	8006fb8 <_printf_i+0xe4>
 8006fc0:	881e      	ldrh	r6, [r3, #0]
 8006fc2:	4853      	ldr	r0, [pc, #332]	; (8007110 <_printf_i+0x23c>)
 8006fc4:	2f6f      	cmp	r7, #111	; 0x6f
 8006fc6:	bf0c      	ite	eq
 8006fc8:	2308      	moveq	r3, #8
 8006fca:	230a      	movne	r3, #10
 8006fcc:	2100      	movs	r1, #0
 8006fce:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8006fd2:	6865      	ldr	r5, [r4, #4]
 8006fd4:	60a5      	str	r5, [r4, #8]
 8006fd6:	2d00      	cmp	r5, #0
 8006fd8:	bfa2      	ittt	ge
 8006fda:	6821      	ldrge	r1, [r4, #0]
 8006fdc:	f021 0104 	bicge.w	r1, r1, #4
 8006fe0:	6021      	strge	r1, [r4, #0]
 8006fe2:	b90e      	cbnz	r6, 8006fe8 <_printf_i+0x114>
 8006fe4:	2d00      	cmp	r5, #0
 8006fe6:	d04b      	beq.n	8007080 <_printf_i+0x1ac>
 8006fe8:	4615      	mov	r5, r2
 8006fea:	fbb6 f1f3 	udiv	r1, r6, r3
 8006fee:	fb03 6711 	mls	r7, r3, r1, r6
 8006ff2:	5dc7      	ldrb	r7, [r0, r7]
 8006ff4:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8006ff8:	4637      	mov	r7, r6
 8006ffa:	42bb      	cmp	r3, r7
 8006ffc:	460e      	mov	r6, r1
 8006ffe:	d9f4      	bls.n	8006fea <_printf_i+0x116>
 8007000:	2b08      	cmp	r3, #8
 8007002:	d10b      	bne.n	800701c <_printf_i+0x148>
 8007004:	6823      	ldr	r3, [r4, #0]
 8007006:	07de      	lsls	r6, r3, #31
 8007008:	d508      	bpl.n	800701c <_printf_i+0x148>
 800700a:	6923      	ldr	r3, [r4, #16]
 800700c:	6861      	ldr	r1, [r4, #4]
 800700e:	4299      	cmp	r1, r3
 8007010:	bfde      	ittt	le
 8007012:	2330      	movle	r3, #48	; 0x30
 8007014:	f805 3c01 	strble.w	r3, [r5, #-1]
 8007018:	f105 35ff 	addle.w	r5, r5, #4294967295
 800701c:	1b52      	subs	r2, r2, r5
 800701e:	6122      	str	r2, [r4, #16]
 8007020:	f8cd a000 	str.w	sl, [sp]
 8007024:	464b      	mov	r3, r9
 8007026:	aa03      	add	r2, sp, #12
 8007028:	4621      	mov	r1, r4
 800702a:	4640      	mov	r0, r8
 800702c:	f7ff fee4 	bl	8006df8 <_printf_common>
 8007030:	3001      	adds	r0, #1
 8007032:	d14a      	bne.n	80070ca <_printf_i+0x1f6>
 8007034:	f04f 30ff 	mov.w	r0, #4294967295
 8007038:	b004      	add	sp, #16
 800703a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800703e:	6823      	ldr	r3, [r4, #0]
 8007040:	f043 0320 	orr.w	r3, r3, #32
 8007044:	6023      	str	r3, [r4, #0]
 8007046:	4833      	ldr	r0, [pc, #204]	; (8007114 <_printf_i+0x240>)
 8007048:	2778      	movs	r7, #120	; 0x78
 800704a:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 800704e:	6823      	ldr	r3, [r4, #0]
 8007050:	6829      	ldr	r1, [r5, #0]
 8007052:	061f      	lsls	r7, r3, #24
 8007054:	f851 6b04 	ldr.w	r6, [r1], #4
 8007058:	d402      	bmi.n	8007060 <_printf_i+0x18c>
 800705a:	065f      	lsls	r7, r3, #25
 800705c:	bf48      	it	mi
 800705e:	b2b6      	uxthmi	r6, r6
 8007060:	07df      	lsls	r7, r3, #31
 8007062:	bf48      	it	mi
 8007064:	f043 0320 	orrmi.w	r3, r3, #32
 8007068:	6029      	str	r1, [r5, #0]
 800706a:	bf48      	it	mi
 800706c:	6023      	strmi	r3, [r4, #0]
 800706e:	b91e      	cbnz	r6, 8007078 <_printf_i+0x1a4>
 8007070:	6823      	ldr	r3, [r4, #0]
 8007072:	f023 0320 	bic.w	r3, r3, #32
 8007076:	6023      	str	r3, [r4, #0]
 8007078:	2310      	movs	r3, #16
 800707a:	e7a7      	b.n	8006fcc <_printf_i+0xf8>
 800707c:	4824      	ldr	r0, [pc, #144]	; (8007110 <_printf_i+0x23c>)
 800707e:	e7e4      	b.n	800704a <_printf_i+0x176>
 8007080:	4615      	mov	r5, r2
 8007082:	e7bd      	b.n	8007000 <_printf_i+0x12c>
 8007084:	682b      	ldr	r3, [r5, #0]
 8007086:	6826      	ldr	r6, [r4, #0]
 8007088:	6961      	ldr	r1, [r4, #20]
 800708a:	1d18      	adds	r0, r3, #4
 800708c:	6028      	str	r0, [r5, #0]
 800708e:	0635      	lsls	r5, r6, #24
 8007090:	681b      	ldr	r3, [r3, #0]
 8007092:	d501      	bpl.n	8007098 <_printf_i+0x1c4>
 8007094:	6019      	str	r1, [r3, #0]
 8007096:	e002      	b.n	800709e <_printf_i+0x1ca>
 8007098:	0670      	lsls	r0, r6, #25
 800709a:	d5fb      	bpl.n	8007094 <_printf_i+0x1c0>
 800709c:	8019      	strh	r1, [r3, #0]
 800709e:	2300      	movs	r3, #0
 80070a0:	6123      	str	r3, [r4, #16]
 80070a2:	4615      	mov	r5, r2
 80070a4:	e7bc      	b.n	8007020 <_printf_i+0x14c>
 80070a6:	682b      	ldr	r3, [r5, #0]
 80070a8:	1d1a      	adds	r2, r3, #4
 80070aa:	602a      	str	r2, [r5, #0]
 80070ac:	681d      	ldr	r5, [r3, #0]
 80070ae:	6862      	ldr	r2, [r4, #4]
 80070b0:	2100      	movs	r1, #0
 80070b2:	4628      	mov	r0, r5
 80070b4:	f7f9 f88c 	bl	80001d0 <memchr>
 80070b8:	b108      	cbz	r0, 80070be <_printf_i+0x1ea>
 80070ba:	1b40      	subs	r0, r0, r5
 80070bc:	6060      	str	r0, [r4, #4]
 80070be:	6863      	ldr	r3, [r4, #4]
 80070c0:	6123      	str	r3, [r4, #16]
 80070c2:	2300      	movs	r3, #0
 80070c4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80070c8:	e7aa      	b.n	8007020 <_printf_i+0x14c>
 80070ca:	6923      	ldr	r3, [r4, #16]
 80070cc:	462a      	mov	r2, r5
 80070ce:	4649      	mov	r1, r9
 80070d0:	4640      	mov	r0, r8
 80070d2:	47d0      	blx	sl
 80070d4:	3001      	adds	r0, #1
 80070d6:	d0ad      	beq.n	8007034 <_printf_i+0x160>
 80070d8:	6823      	ldr	r3, [r4, #0]
 80070da:	079b      	lsls	r3, r3, #30
 80070dc:	d413      	bmi.n	8007106 <_printf_i+0x232>
 80070de:	68e0      	ldr	r0, [r4, #12]
 80070e0:	9b03      	ldr	r3, [sp, #12]
 80070e2:	4298      	cmp	r0, r3
 80070e4:	bfb8      	it	lt
 80070e6:	4618      	movlt	r0, r3
 80070e8:	e7a6      	b.n	8007038 <_printf_i+0x164>
 80070ea:	2301      	movs	r3, #1
 80070ec:	4632      	mov	r2, r6
 80070ee:	4649      	mov	r1, r9
 80070f0:	4640      	mov	r0, r8
 80070f2:	47d0      	blx	sl
 80070f4:	3001      	adds	r0, #1
 80070f6:	d09d      	beq.n	8007034 <_printf_i+0x160>
 80070f8:	3501      	adds	r5, #1
 80070fa:	68e3      	ldr	r3, [r4, #12]
 80070fc:	9903      	ldr	r1, [sp, #12]
 80070fe:	1a5b      	subs	r3, r3, r1
 8007100:	42ab      	cmp	r3, r5
 8007102:	dcf2      	bgt.n	80070ea <_printf_i+0x216>
 8007104:	e7eb      	b.n	80070de <_printf_i+0x20a>
 8007106:	2500      	movs	r5, #0
 8007108:	f104 0619 	add.w	r6, r4, #25
 800710c:	e7f5      	b.n	80070fa <_printf_i+0x226>
 800710e:	bf00      	nop
 8007110:	08009332 	.word	0x08009332
 8007114:	08009343 	.word	0x08009343

08007118 <std>:
 8007118:	2300      	movs	r3, #0
 800711a:	b510      	push	{r4, lr}
 800711c:	4604      	mov	r4, r0
 800711e:	e9c0 3300 	strd	r3, r3, [r0]
 8007122:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8007126:	6083      	str	r3, [r0, #8]
 8007128:	8181      	strh	r1, [r0, #12]
 800712a:	6643      	str	r3, [r0, #100]	; 0x64
 800712c:	81c2      	strh	r2, [r0, #14]
 800712e:	6183      	str	r3, [r0, #24]
 8007130:	4619      	mov	r1, r3
 8007132:	2208      	movs	r2, #8
 8007134:	305c      	adds	r0, #92	; 0x5c
 8007136:	f000 f906 	bl	8007346 <memset>
 800713a:	4b0d      	ldr	r3, [pc, #52]	; (8007170 <std+0x58>)
 800713c:	6263      	str	r3, [r4, #36]	; 0x24
 800713e:	4b0d      	ldr	r3, [pc, #52]	; (8007174 <std+0x5c>)
 8007140:	62a3      	str	r3, [r4, #40]	; 0x28
 8007142:	4b0d      	ldr	r3, [pc, #52]	; (8007178 <std+0x60>)
 8007144:	62e3      	str	r3, [r4, #44]	; 0x2c
 8007146:	4b0d      	ldr	r3, [pc, #52]	; (800717c <std+0x64>)
 8007148:	6323      	str	r3, [r4, #48]	; 0x30
 800714a:	4b0d      	ldr	r3, [pc, #52]	; (8007180 <std+0x68>)
 800714c:	6224      	str	r4, [r4, #32]
 800714e:	429c      	cmp	r4, r3
 8007150:	d006      	beq.n	8007160 <std+0x48>
 8007152:	f103 0268 	add.w	r2, r3, #104	; 0x68
 8007156:	4294      	cmp	r4, r2
 8007158:	d002      	beq.n	8007160 <std+0x48>
 800715a:	33d0      	adds	r3, #208	; 0xd0
 800715c:	429c      	cmp	r4, r3
 800715e:	d105      	bne.n	800716c <std+0x54>
 8007160:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8007164:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007168:	f000 b96a 	b.w	8007440 <__retarget_lock_init_recursive>
 800716c:	bd10      	pop	{r4, pc}
 800716e:	bf00      	nop
 8007170:	080072c1 	.word	0x080072c1
 8007174:	080072e3 	.word	0x080072e3
 8007178:	0800731b 	.word	0x0800731b
 800717c:	0800733f 	.word	0x0800733f
 8007180:	200009d4 	.word	0x200009d4

08007184 <stdio_exit_handler>:
 8007184:	4a02      	ldr	r2, [pc, #8]	; (8007190 <stdio_exit_handler+0xc>)
 8007186:	4903      	ldr	r1, [pc, #12]	; (8007194 <stdio_exit_handler+0x10>)
 8007188:	4803      	ldr	r0, [pc, #12]	; (8007198 <stdio_exit_handler+0x14>)
 800718a:	f000 b869 	b.w	8007260 <_fwalk_sglue>
 800718e:	bf00      	nop
 8007190:	20000040 	.word	0x20000040
 8007194:	08008de9 	.word	0x08008de9
 8007198:	2000004c 	.word	0x2000004c

0800719c <cleanup_stdio>:
 800719c:	6841      	ldr	r1, [r0, #4]
 800719e:	4b0c      	ldr	r3, [pc, #48]	; (80071d0 <cleanup_stdio+0x34>)
 80071a0:	4299      	cmp	r1, r3
 80071a2:	b510      	push	{r4, lr}
 80071a4:	4604      	mov	r4, r0
 80071a6:	d001      	beq.n	80071ac <cleanup_stdio+0x10>
 80071a8:	f001 fe1e 	bl	8008de8 <_fflush_r>
 80071ac:	68a1      	ldr	r1, [r4, #8]
 80071ae:	4b09      	ldr	r3, [pc, #36]	; (80071d4 <cleanup_stdio+0x38>)
 80071b0:	4299      	cmp	r1, r3
 80071b2:	d002      	beq.n	80071ba <cleanup_stdio+0x1e>
 80071b4:	4620      	mov	r0, r4
 80071b6:	f001 fe17 	bl	8008de8 <_fflush_r>
 80071ba:	68e1      	ldr	r1, [r4, #12]
 80071bc:	4b06      	ldr	r3, [pc, #24]	; (80071d8 <cleanup_stdio+0x3c>)
 80071be:	4299      	cmp	r1, r3
 80071c0:	d004      	beq.n	80071cc <cleanup_stdio+0x30>
 80071c2:	4620      	mov	r0, r4
 80071c4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80071c8:	f001 be0e 	b.w	8008de8 <_fflush_r>
 80071cc:	bd10      	pop	{r4, pc}
 80071ce:	bf00      	nop
 80071d0:	200009d4 	.word	0x200009d4
 80071d4:	20000a3c 	.word	0x20000a3c
 80071d8:	20000aa4 	.word	0x20000aa4

080071dc <global_stdio_init.part.0>:
 80071dc:	b510      	push	{r4, lr}
 80071de:	4b0b      	ldr	r3, [pc, #44]	; (800720c <global_stdio_init.part.0+0x30>)
 80071e0:	4c0b      	ldr	r4, [pc, #44]	; (8007210 <global_stdio_init.part.0+0x34>)
 80071e2:	4a0c      	ldr	r2, [pc, #48]	; (8007214 <global_stdio_init.part.0+0x38>)
 80071e4:	601a      	str	r2, [r3, #0]
 80071e6:	4620      	mov	r0, r4
 80071e8:	2200      	movs	r2, #0
 80071ea:	2104      	movs	r1, #4
 80071ec:	f7ff ff94 	bl	8007118 <std>
 80071f0:	f104 0068 	add.w	r0, r4, #104	; 0x68
 80071f4:	2201      	movs	r2, #1
 80071f6:	2109      	movs	r1, #9
 80071f8:	f7ff ff8e 	bl	8007118 <std>
 80071fc:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 8007200:	2202      	movs	r2, #2
 8007202:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007206:	2112      	movs	r1, #18
 8007208:	f7ff bf86 	b.w	8007118 <std>
 800720c:	20000b0c 	.word	0x20000b0c
 8007210:	200009d4 	.word	0x200009d4
 8007214:	08007185 	.word	0x08007185

08007218 <__sfp_lock_acquire>:
 8007218:	4801      	ldr	r0, [pc, #4]	; (8007220 <__sfp_lock_acquire+0x8>)
 800721a:	f000 b912 	b.w	8007442 <__retarget_lock_acquire_recursive>
 800721e:	bf00      	nop
 8007220:	20000b15 	.word	0x20000b15

08007224 <__sfp_lock_release>:
 8007224:	4801      	ldr	r0, [pc, #4]	; (800722c <__sfp_lock_release+0x8>)
 8007226:	f000 b90d 	b.w	8007444 <__retarget_lock_release_recursive>
 800722a:	bf00      	nop
 800722c:	20000b15 	.word	0x20000b15

08007230 <__sinit>:
 8007230:	b510      	push	{r4, lr}
 8007232:	4604      	mov	r4, r0
 8007234:	f7ff fff0 	bl	8007218 <__sfp_lock_acquire>
 8007238:	6a23      	ldr	r3, [r4, #32]
 800723a:	b11b      	cbz	r3, 8007244 <__sinit+0x14>
 800723c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007240:	f7ff bff0 	b.w	8007224 <__sfp_lock_release>
 8007244:	4b04      	ldr	r3, [pc, #16]	; (8007258 <__sinit+0x28>)
 8007246:	6223      	str	r3, [r4, #32]
 8007248:	4b04      	ldr	r3, [pc, #16]	; (800725c <__sinit+0x2c>)
 800724a:	681b      	ldr	r3, [r3, #0]
 800724c:	2b00      	cmp	r3, #0
 800724e:	d1f5      	bne.n	800723c <__sinit+0xc>
 8007250:	f7ff ffc4 	bl	80071dc <global_stdio_init.part.0>
 8007254:	e7f2      	b.n	800723c <__sinit+0xc>
 8007256:	bf00      	nop
 8007258:	0800719d 	.word	0x0800719d
 800725c:	20000b0c 	.word	0x20000b0c

08007260 <_fwalk_sglue>:
 8007260:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007264:	4607      	mov	r7, r0
 8007266:	4688      	mov	r8, r1
 8007268:	4614      	mov	r4, r2
 800726a:	2600      	movs	r6, #0
 800726c:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8007270:	f1b9 0901 	subs.w	r9, r9, #1
 8007274:	d505      	bpl.n	8007282 <_fwalk_sglue+0x22>
 8007276:	6824      	ldr	r4, [r4, #0]
 8007278:	2c00      	cmp	r4, #0
 800727a:	d1f7      	bne.n	800726c <_fwalk_sglue+0xc>
 800727c:	4630      	mov	r0, r6
 800727e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007282:	89ab      	ldrh	r3, [r5, #12]
 8007284:	2b01      	cmp	r3, #1
 8007286:	d907      	bls.n	8007298 <_fwalk_sglue+0x38>
 8007288:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800728c:	3301      	adds	r3, #1
 800728e:	d003      	beq.n	8007298 <_fwalk_sglue+0x38>
 8007290:	4629      	mov	r1, r5
 8007292:	4638      	mov	r0, r7
 8007294:	47c0      	blx	r8
 8007296:	4306      	orrs	r6, r0
 8007298:	3568      	adds	r5, #104	; 0x68
 800729a:	e7e9      	b.n	8007270 <_fwalk_sglue+0x10>

0800729c <iprintf>:
 800729c:	b40f      	push	{r0, r1, r2, r3}
 800729e:	b507      	push	{r0, r1, r2, lr}
 80072a0:	4906      	ldr	r1, [pc, #24]	; (80072bc <iprintf+0x20>)
 80072a2:	ab04      	add	r3, sp, #16
 80072a4:	6808      	ldr	r0, [r1, #0]
 80072a6:	f853 2b04 	ldr.w	r2, [r3], #4
 80072aa:	6881      	ldr	r1, [r0, #8]
 80072ac:	9301      	str	r3, [sp, #4]
 80072ae:	f001 fbfb 	bl	8008aa8 <_vfiprintf_r>
 80072b2:	b003      	add	sp, #12
 80072b4:	f85d eb04 	ldr.w	lr, [sp], #4
 80072b8:	b004      	add	sp, #16
 80072ba:	4770      	bx	lr
 80072bc:	20000098 	.word	0x20000098

080072c0 <__sread>:
 80072c0:	b510      	push	{r4, lr}
 80072c2:	460c      	mov	r4, r1
 80072c4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80072c8:	f000 f86c 	bl	80073a4 <_read_r>
 80072cc:	2800      	cmp	r0, #0
 80072ce:	bfab      	itete	ge
 80072d0:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 80072d2:	89a3      	ldrhlt	r3, [r4, #12]
 80072d4:	181b      	addge	r3, r3, r0
 80072d6:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 80072da:	bfac      	ite	ge
 80072dc:	6563      	strge	r3, [r4, #84]	; 0x54
 80072de:	81a3      	strhlt	r3, [r4, #12]
 80072e0:	bd10      	pop	{r4, pc}

080072e2 <__swrite>:
 80072e2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80072e6:	461f      	mov	r7, r3
 80072e8:	898b      	ldrh	r3, [r1, #12]
 80072ea:	05db      	lsls	r3, r3, #23
 80072ec:	4605      	mov	r5, r0
 80072ee:	460c      	mov	r4, r1
 80072f0:	4616      	mov	r6, r2
 80072f2:	d505      	bpl.n	8007300 <__swrite+0x1e>
 80072f4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80072f8:	2302      	movs	r3, #2
 80072fa:	2200      	movs	r2, #0
 80072fc:	f000 f840 	bl	8007380 <_lseek_r>
 8007300:	89a3      	ldrh	r3, [r4, #12]
 8007302:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007306:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800730a:	81a3      	strh	r3, [r4, #12]
 800730c:	4632      	mov	r2, r6
 800730e:	463b      	mov	r3, r7
 8007310:	4628      	mov	r0, r5
 8007312:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8007316:	f000 b857 	b.w	80073c8 <_write_r>

0800731a <__sseek>:
 800731a:	b510      	push	{r4, lr}
 800731c:	460c      	mov	r4, r1
 800731e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007322:	f000 f82d 	bl	8007380 <_lseek_r>
 8007326:	1c43      	adds	r3, r0, #1
 8007328:	89a3      	ldrh	r3, [r4, #12]
 800732a:	bf15      	itete	ne
 800732c:	6560      	strne	r0, [r4, #84]	; 0x54
 800732e:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8007332:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8007336:	81a3      	strheq	r3, [r4, #12]
 8007338:	bf18      	it	ne
 800733a:	81a3      	strhne	r3, [r4, #12]
 800733c:	bd10      	pop	{r4, pc}

0800733e <__sclose>:
 800733e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007342:	f000 b80d 	b.w	8007360 <_close_r>

08007346 <memset>:
 8007346:	4402      	add	r2, r0
 8007348:	4603      	mov	r3, r0
 800734a:	4293      	cmp	r3, r2
 800734c:	d100      	bne.n	8007350 <memset+0xa>
 800734e:	4770      	bx	lr
 8007350:	f803 1b01 	strb.w	r1, [r3], #1
 8007354:	e7f9      	b.n	800734a <memset+0x4>
	...

08007358 <_localeconv_r>:
 8007358:	4800      	ldr	r0, [pc, #0]	; (800735c <_localeconv_r+0x4>)
 800735a:	4770      	bx	lr
 800735c:	2000018c 	.word	0x2000018c

08007360 <_close_r>:
 8007360:	b538      	push	{r3, r4, r5, lr}
 8007362:	4d06      	ldr	r5, [pc, #24]	; (800737c <_close_r+0x1c>)
 8007364:	2300      	movs	r3, #0
 8007366:	4604      	mov	r4, r0
 8007368:	4608      	mov	r0, r1
 800736a:	602b      	str	r3, [r5, #0]
 800736c:	f7fa ffac 	bl	80022c8 <_close>
 8007370:	1c43      	adds	r3, r0, #1
 8007372:	d102      	bne.n	800737a <_close_r+0x1a>
 8007374:	682b      	ldr	r3, [r5, #0]
 8007376:	b103      	cbz	r3, 800737a <_close_r+0x1a>
 8007378:	6023      	str	r3, [r4, #0]
 800737a:	bd38      	pop	{r3, r4, r5, pc}
 800737c:	20000b10 	.word	0x20000b10

08007380 <_lseek_r>:
 8007380:	b538      	push	{r3, r4, r5, lr}
 8007382:	4d07      	ldr	r5, [pc, #28]	; (80073a0 <_lseek_r+0x20>)
 8007384:	4604      	mov	r4, r0
 8007386:	4608      	mov	r0, r1
 8007388:	4611      	mov	r1, r2
 800738a:	2200      	movs	r2, #0
 800738c:	602a      	str	r2, [r5, #0]
 800738e:	461a      	mov	r2, r3
 8007390:	f7fa ffc1 	bl	8002316 <_lseek>
 8007394:	1c43      	adds	r3, r0, #1
 8007396:	d102      	bne.n	800739e <_lseek_r+0x1e>
 8007398:	682b      	ldr	r3, [r5, #0]
 800739a:	b103      	cbz	r3, 800739e <_lseek_r+0x1e>
 800739c:	6023      	str	r3, [r4, #0]
 800739e:	bd38      	pop	{r3, r4, r5, pc}
 80073a0:	20000b10 	.word	0x20000b10

080073a4 <_read_r>:
 80073a4:	b538      	push	{r3, r4, r5, lr}
 80073a6:	4d07      	ldr	r5, [pc, #28]	; (80073c4 <_read_r+0x20>)
 80073a8:	4604      	mov	r4, r0
 80073aa:	4608      	mov	r0, r1
 80073ac:	4611      	mov	r1, r2
 80073ae:	2200      	movs	r2, #0
 80073b0:	602a      	str	r2, [r5, #0]
 80073b2:	461a      	mov	r2, r3
 80073b4:	f7fa ff4f 	bl	8002256 <_read>
 80073b8:	1c43      	adds	r3, r0, #1
 80073ba:	d102      	bne.n	80073c2 <_read_r+0x1e>
 80073bc:	682b      	ldr	r3, [r5, #0]
 80073be:	b103      	cbz	r3, 80073c2 <_read_r+0x1e>
 80073c0:	6023      	str	r3, [r4, #0]
 80073c2:	bd38      	pop	{r3, r4, r5, pc}
 80073c4:	20000b10 	.word	0x20000b10

080073c8 <_write_r>:
 80073c8:	b538      	push	{r3, r4, r5, lr}
 80073ca:	4d07      	ldr	r5, [pc, #28]	; (80073e8 <_write_r+0x20>)
 80073cc:	4604      	mov	r4, r0
 80073ce:	4608      	mov	r0, r1
 80073d0:	4611      	mov	r1, r2
 80073d2:	2200      	movs	r2, #0
 80073d4:	602a      	str	r2, [r5, #0]
 80073d6:	461a      	mov	r2, r3
 80073d8:	f7fa ff5a 	bl	8002290 <_write>
 80073dc:	1c43      	adds	r3, r0, #1
 80073de:	d102      	bne.n	80073e6 <_write_r+0x1e>
 80073e0:	682b      	ldr	r3, [r5, #0]
 80073e2:	b103      	cbz	r3, 80073e6 <_write_r+0x1e>
 80073e4:	6023      	str	r3, [r4, #0]
 80073e6:	bd38      	pop	{r3, r4, r5, pc}
 80073e8:	20000b10 	.word	0x20000b10

080073ec <__errno>:
 80073ec:	4b01      	ldr	r3, [pc, #4]	; (80073f4 <__errno+0x8>)
 80073ee:	6818      	ldr	r0, [r3, #0]
 80073f0:	4770      	bx	lr
 80073f2:	bf00      	nop
 80073f4:	20000098 	.word	0x20000098

080073f8 <__libc_init_array>:
 80073f8:	b570      	push	{r4, r5, r6, lr}
 80073fa:	4d0d      	ldr	r5, [pc, #52]	; (8007430 <__libc_init_array+0x38>)
 80073fc:	4c0d      	ldr	r4, [pc, #52]	; (8007434 <__libc_init_array+0x3c>)
 80073fe:	1b64      	subs	r4, r4, r5
 8007400:	10a4      	asrs	r4, r4, #2
 8007402:	2600      	movs	r6, #0
 8007404:	42a6      	cmp	r6, r4
 8007406:	d109      	bne.n	800741c <__libc_init_array+0x24>
 8007408:	4d0b      	ldr	r5, [pc, #44]	; (8007438 <__libc_init_array+0x40>)
 800740a:	4c0c      	ldr	r4, [pc, #48]	; (800743c <__libc_init_array+0x44>)
 800740c:	f001 fef0 	bl	80091f0 <_init>
 8007410:	1b64      	subs	r4, r4, r5
 8007412:	10a4      	asrs	r4, r4, #2
 8007414:	2600      	movs	r6, #0
 8007416:	42a6      	cmp	r6, r4
 8007418:	d105      	bne.n	8007426 <__libc_init_array+0x2e>
 800741a:	bd70      	pop	{r4, r5, r6, pc}
 800741c:	f855 3b04 	ldr.w	r3, [r5], #4
 8007420:	4798      	blx	r3
 8007422:	3601      	adds	r6, #1
 8007424:	e7ee      	b.n	8007404 <__libc_init_array+0xc>
 8007426:	f855 3b04 	ldr.w	r3, [r5], #4
 800742a:	4798      	blx	r3
 800742c:	3601      	adds	r6, #1
 800742e:	e7f2      	b.n	8007416 <__libc_init_array+0x1e>
 8007430:	0800969c 	.word	0x0800969c
 8007434:	0800969c 	.word	0x0800969c
 8007438:	0800969c 	.word	0x0800969c
 800743c:	080096a0 	.word	0x080096a0

08007440 <__retarget_lock_init_recursive>:
 8007440:	4770      	bx	lr

08007442 <__retarget_lock_acquire_recursive>:
 8007442:	4770      	bx	lr

08007444 <__retarget_lock_release_recursive>:
 8007444:	4770      	bx	lr

08007446 <memcpy>:
 8007446:	440a      	add	r2, r1
 8007448:	4291      	cmp	r1, r2
 800744a:	f100 33ff 	add.w	r3, r0, #4294967295
 800744e:	d100      	bne.n	8007452 <memcpy+0xc>
 8007450:	4770      	bx	lr
 8007452:	b510      	push	{r4, lr}
 8007454:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007458:	f803 4f01 	strb.w	r4, [r3, #1]!
 800745c:	4291      	cmp	r1, r2
 800745e:	d1f9      	bne.n	8007454 <memcpy+0xe>
 8007460:	bd10      	pop	{r4, pc}

08007462 <quorem>:
 8007462:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007466:	6903      	ldr	r3, [r0, #16]
 8007468:	690c      	ldr	r4, [r1, #16]
 800746a:	42a3      	cmp	r3, r4
 800746c:	4607      	mov	r7, r0
 800746e:	db7e      	blt.n	800756e <quorem+0x10c>
 8007470:	3c01      	subs	r4, #1
 8007472:	f101 0814 	add.w	r8, r1, #20
 8007476:	f100 0514 	add.w	r5, r0, #20
 800747a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800747e:	9301      	str	r3, [sp, #4]
 8007480:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8007484:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8007488:	3301      	adds	r3, #1
 800748a:	429a      	cmp	r2, r3
 800748c:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8007490:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8007494:	fbb2 f6f3 	udiv	r6, r2, r3
 8007498:	d331      	bcc.n	80074fe <quorem+0x9c>
 800749a:	f04f 0e00 	mov.w	lr, #0
 800749e:	4640      	mov	r0, r8
 80074a0:	46ac      	mov	ip, r5
 80074a2:	46f2      	mov	sl, lr
 80074a4:	f850 2b04 	ldr.w	r2, [r0], #4
 80074a8:	b293      	uxth	r3, r2
 80074aa:	fb06 e303 	mla	r3, r6, r3, lr
 80074ae:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 80074b2:	0c1a      	lsrs	r2, r3, #16
 80074b4:	b29b      	uxth	r3, r3
 80074b6:	ebaa 0303 	sub.w	r3, sl, r3
 80074ba:	f8dc a000 	ldr.w	sl, [ip]
 80074be:	fa13 f38a 	uxtah	r3, r3, sl
 80074c2:	fb06 220e 	mla	r2, r6, lr, r2
 80074c6:	9300      	str	r3, [sp, #0]
 80074c8:	9b00      	ldr	r3, [sp, #0]
 80074ca:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 80074ce:	b292      	uxth	r2, r2
 80074d0:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 80074d4:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80074d8:	f8bd 3000 	ldrh.w	r3, [sp]
 80074dc:	4581      	cmp	r9, r0
 80074de:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80074e2:	f84c 3b04 	str.w	r3, [ip], #4
 80074e6:	ea4f 4a22 	mov.w	sl, r2, asr #16
 80074ea:	d2db      	bcs.n	80074a4 <quorem+0x42>
 80074ec:	f855 300b 	ldr.w	r3, [r5, fp]
 80074f0:	b92b      	cbnz	r3, 80074fe <quorem+0x9c>
 80074f2:	9b01      	ldr	r3, [sp, #4]
 80074f4:	3b04      	subs	r3, #4
 80074f6:	429d      	cmp	r5, r3
 80074f8:	461a      	mov	r2, r3
 80074fa:	d32c      	bcc.n	8007556 <quorem+0xf4>
 80074fc:	613c      	str	r4, [r7, #16]
 80074fe:	4638      	mov	r0, r7
 8007500:	f001 f9a8 	bl	8008854 <__mcmp>
 8007504:	2800      	cmp	r0, #0
 8007506:	db22      	blt.n	800754e <quorem+0xec>
 8007508:	3601      	adds	r6, #1
 800750a:	4629      	mov	r1, r5
 800750c:	2000      	movs	r0, #0
 800750e:	f858 2b04 	ldr.w	r2, [r8], #4
 8007512:	f8d1 c000 	ldr.w	ip, [r1]
 8007516:	b293      	uxth	r3, r2
 8007518:	1ac3      	subs	r3, r0, r3
 800751a:	0c12      	lsrs	r2, r2, #16
 800751c:	fa13 f38c 	uxtah	r3, r3, ip
 8007520:	ebc2 421c 	rsb	r2, r2, ip, lsr #16
 8007524:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8007528:	b29b      	uxth	r3, r3
 800752a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800752e:	45c1      	cmp	r9, r8
 8007530:	f841 3b04 	str.w	r3, [r1], #4
 8007534:	ea4f 4022 	mov.w	r0, r2, asr #16
 8007538:	d2e9      	bcs.n	800750e <quorem+0xac>
 800753a:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800753e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8007542:	b922      	cbnz	r2, 800754e <quorem+0xec>
 8007544:	3b04      	subs	r3, #4
 8007546:	429d      	cmp	r5, r3
 8007548:	461a      	mov	r2, r3
 800754a:	d30a      	bcc.n	8007562 <quorem+0x100>
 800754c:	613c      	str	r4, [r7, #16]
 800754e:	4630      	mov	r0, r6
 8007550:	b003      	add	sp, #12
 8007552:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007556:	6812      	ldr	r2, [r2, #0]
 8007558:	3b04      	subs	r3, #4
 800755a:	2a00      	cmp	r2, #0
 800755c:	d1ce      	bne.n	80074fc <quorem+0x9a>
 800755e:	3c01      	subs	r4, #1
 8007560:	e7c9      	b.n	80074f6 <quorem+0x94>
 8007562:	6812      	ldr	r2, [r2, #0]
 8007564:	3b04      	subs	r3, #4
 8007566:	2a00      	cmp	r2, #0
 8007568:	d1f0      	bne.n	800754c <quorem+0xea>
 800756a:	3c01      	subs	r4, #1
 800756c:	e7eb      	b.n	8007546 <quorem+0xe4>
 800756e:	2000      	movs	r0, #0
 8007570:	e7ee      	b.n	8007550 <quorem+0xee>
 8007572:	0000      	movs	r0, r0
 8007574:	0000      	movs	r0, r0
	...

08007578 <_dtoa_r>:
 8007578:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800757c:	ed2d 8b04 	vpush	{d8-d9}
 8007580:	69c5      	ldr	r5, [r0, #28]
 8007582:	b093      	sub	sp, #76	; 0x4c
 8007584:	ed8d 0b02 	vstr	d0, [sp, #8]
 8007588:	ec57 6b10 	vmov	r6, r7, d0
 800758c:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8007590:	9107      	str	r1, [sp, #28]
 8007592:	4604      	mov	r4, r0
 8007594:	920a      	str	r2, [sp, #40]	; 0x28
 8007596:	930d      	str	r3, [sp, #52]	; 0x34
 8007598:	b975      	cbnz	r5, 80075b8 <_dtoa_r+0x40>
 800759a:	2010      	movs	r0, #16
 800759c:	f000 fe2a 	bl	80081f4 <malloc>
 80075a0:	4602      	mov	r2, r0
 80075a2:	61e0      	str	r0, [r4, #28]
 80075a4:	b920      	cbnz	r0, 80075b0 <_dtoa_r+0x38>
 80075a6:	4bae      	ldr	r3, [pc, #696]	; (8007860 <_dtoa_r+0x2e8>)
 80075a8:	21ef      	movs	r1, #239	; 0xef
 80075aa:	48ae      	ldr	r0, [pc, #696]	; (8007864 <_dtoa_r+0x2ec>)
 80075ac:	f001 fcea 	bl	8008f84 <__assert_func>
 80075b0:	e9c0 5501 	strd	r5, r5, [r0, #4]
 80075b4:	6005      	str	r5, [r0, #0]
 80075b6:	60c5      	str	r5, [r0, #12]
 80075b8:	69e3      	ldr	r3, [r4, #28]
 80075ba:	6819      	ldr	r1, [r3, #0]
 80075bc:	b151      	cbz	r1, 80075d4 <_dtoa_r+0x5c>
 80075be:	685a      	ldr	r2, [r3, #4]
 80075c0:	604a      	str	r2, [r1, #4]
 80075c2:	2301      	movs	r3, #1
 80075c4:	4093      	lsls	r3, r2
 80075c6:	608b      	str	r3, [r1, #8]
 80075c8:	4620      	mov	r0, r4
 80075ca:	f000 ff07 	bl	80083dc <_Bfree>
 80075ce:	69e3      	ldr	r3, [r4, #28]
 80075d0:	2200      	movs	r2, #0
 80075d2:	601a      	str	r2, [r3, #0]
 80075d4:	1e3b      	subs	r3, r7, #0
 80075d6:	bfbb      	ittet	lt
 80075d8:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 80075dc:	9303      	strlt	r3, [sp, #12]
 80075de:	2300      	movge	r3, #0
 80075e0:	2201      	movlt	r2, #1
 80075e2:	bfac      	ite	ge
 80075e4:	f8c8 3000 	strge.w	r3, [r8]
 80075e8:	f8c8 2000 	strlt.w	r2, [r8]
 80075ec:	4b9e      	ldr	r3, [pc, #632]	; (8007868 <_dtoa_r+0x2f0>)
 80075ee:	f8dd 800c 	ldr.w	r8, [sp, #12]
 80075f2:	ea33 0308 	bics.w	r3, r3, r8
 80075f6:	d11b      	bne.n	8007630 <_dtoa_r+0xb8>
 80075f8:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80075fa:	f242 730f 	movw	r3, #9999	; 0x270f
 80075fe:	6013      	str	r3, [r2, #0]
 8007600:	f3c8 0313 	ubfx	r3, r8, #0, #20
 8007604:	4333      	orrs	r3, r6
 8007606:	f000 8593 	beq.w	8008130 <_dtoa_r+0xbb8>
 800760a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800760c:	b963      	cbnz	r3, 8007628 <_dtoa_r+0xb0>
 800760e:	4b97      	ldr	r3, [pc, #604]	; (800786c <_dtoa_r+0x2f4>)
 8007610:	e027      	b.n	8007662 <_dtoa_r+0xea>
 8007612:	4b97      	ldr	r3, [pc, #604]	; (8007870 <_dtoa_r+0x2f8>)
 8007614:	9300      	str	r3, [sp, #0]
 8007616:	3308      	adds	r3, #8
 8007618:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800761a:	6013      	str	r3, [r2, #0]
 800761c:	9800      	ldr	r0, [sp, #0]
 800761e:	b013      	add	sp, #76	; 0x4c
 8007620:	ecbd 8b04 	vpop	{d8-d9}
 8007624:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007628:	4b90      	ldr	r3, [pc, #576]	; (800786c <_dtoa_r+0x2f4>)
 800762a:	9300      	str	r3, [sp, #0]
 800762c:	3303      	adds	r3, #3
 800762e:	e7f3      	b.n	8007618 <_dtoa_r+0xa0>
 8007630:	ed9d 7b02 	vldr	d7, [sp, #8]
 8007634:	2200      	movs	r2, #0
 8007636:	ec51 0b17 	vmov	r0, r1, d7
 800763a:	eeb0 8a47 	vmov.f32	s16, s14
 800763e:	eef0 8a67 	vmov.f32	s17, s15
 8007642:	2300      	movs	r3, #0
 8007644:	f7f9 fa40 	bl	8000ac8 <__aeabi_dcmpeq>
 8007648:	4681      	mov	r9, r0
 800764a:	b160      	cbz	r0, 8007666 <_dtoa_r+0xee>
 800764c:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800764e:	2301      	movs	r3, #1
 8007650:	6013      	str	r3, [r2, #0]
 8007652:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8007654:	2b00      	cmp	r3, #0
 8007656:	f000 8568 	beq.w	800812a <_dtoa_r+0xbb2>
 800765a:	4b86      	ldr	r3, [pc, #536]	; (8007874 <_dtoa_r+0x2fc>)
 800765c:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800765e:	6013      	str	r3, [r2, #0]
 8007660:	3b01      	subs	r3, #1
 8007662:	9300      	str	r3, [sp, #0]
 8007664:	e7da      	b.n	800761c <_dtoa_r+0xa4>
 8007666:	aa10      	add	r2, sp, #64	; 0x40
 8007668:	a911      	add	r1, sp, #68	; 0x44
 800766a:	4620      	mov	r0, r4
 800766c:	eeb0 0a48 	vmov.f32	s0, s16
 8007670:	eef0 0a68 	vmov.f32	s1, s17
 8007674:	f001 f994 	bl	80089a0 <__d2b>
 8007678:	f3c8 550a 	ubfx	r5, r8, #20, #11
 800767c:	4682      	mov	sl, r0
 800767e:	2d00      	cmp	r5, #0
 8007680:	d07f      	beq.n	8007782 <_dtoa_r+0x20a>
 8007682:	ee18 3a90 	vmov	r3, s17
 8007686:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800768a:	f043 537f 	orr.w	r3, r3, #1069547520	; 0x3fc00000
 800768e:	ec51 0b18 	vmov	r0, r1, d8
 8007692:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 8007696:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 800769a:	f8cd 9038 	str.w	r9, [sp, #56]	; 0x38
 800769e:	4619      	mov	r1, r3
 80076a0:	2200      	movs	r2, #0
 80076a2:	4b75      	ldr	r3, [pc, #468]	; (8007878 <_dtoa_r+0x300>)
 80076a4:	f7f8 fdf0 	bl	8000288 <__aeabi_dsub>
 80076a8:	a367      	add	r3, pc, #412	; (adr r3, 8007848 <_dtoa_r+0x2d0>)
 80076aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80076ae:	f7f8 ffa3 	bl	80005f8 <__aeabi_dmul>
 80076b2:	a367      	add	r3, pc, #412	; (adr r3, 8007850 <_dtoa_r+0x2d8>)
 80076b4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80076b8:	f7f8 fde8 	bl	800028c <__adddf3>
 80076bc:	4606      	mov	r6, r0
 80076be:	4628      	mov	r0, r5
 80076c0:	460f      	mov	r7, r1
 80076c2:	f7f8 ff2f 	bl	8000524 <__aeabi_i2d>
 80076c6:	a364      	add	r3, pc, #400	; (adr r3, 8007858 <_dtoa_r+0x2e0>)
 80076c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80076cc:	f7f8 ff94 	bl	80005f8 <__aeabi_dmul>
 80076d0:	4602      	mov	r2, r0
 80076d2:	460b      	mov	r3, r1
 80076d4:	4630      	mov	r0, r6
 80076d6:	4639      	mov	r1, r7
 80076d8:	f7f8 fdd8 	bl	800028c <__adddf3>
 80076dc:	4606      	mov	r6, r0
 80076de:	460f      	mov	r7, r1
 80076e0:	f7f9 fa3a 	bl	8000b58 <__aeabi_d2iz>
 80076e4:	2200      	movs	r2, #0
 80076e6:	4683      	mov	fp, r0
 80076e8:	2300      	movs	r3, #0
 80076ea:	4630      	mov	r0, r6
 80076ec:	4639      	mov	r1, r7
 80076ee:	f7f9 f9f5 	bl	8000adc <__aeabi_dcmplt>
 80076f2:	b148      	cbz	r0, 8007708 <_dtoa_r+0x190>
 80076f4:	4658      	mov	r0, fp
 80076f6:	f7f8 ff15 	bl	8000524 <__aeabi_i2d>
 80076fa:	4632      	mov	r2, r6
 80076fc:	463b      	mov	r3, r7
 80076fe:	f7f9 f9e3 	bl	8000ac8 <__aeabi_dcmpeq>
 8007702:	b908      	cbnz	r0, 8007708 <_dtoa_r+0x190>
 8007704:	f10b 3bff 	add.w	fp, fp, #4294967295
 8007708:	f1bb 0f16 	cmp.w	fp, #22
 800770c:	d857      	bhi.n	80077be <_dtoa_r+0x246>
 800770e:	4b5b      	ldr	r3, [pc, #364]	; (800787c <_dtoa_r+0x304>)
 8007710:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 8007714:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007718:	ec51 0b18 	vmov	r0, r1, d8
 800771c:	f7f9 f9de 	bl	8000adc <__aeabi_dcmplt>
 8007720:	2800      	cmp	r0, #0
 8007722:	d04e      	beq.n	80077c2 <_dtoa_r+0x24a>
 8007724:	f10b 3bff 	add.w	fp, fp, #4294967295
 8007728:	2300      	movs	r3, #0
 800772a:	930c      	str	r3, [sp, #48]	; 0x30
 800772c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800772e:	1b5b      	subs	r3, r3, r5
 8007730:	1e5a      	subs	r2, r3, #1
 8007732:	bf45      	ittet	mi
 8007734:	f1c3 0301 	rsbmi	r3, r3, #1
 8007738:	9305      	strmi	r3, [sp, #20]
 800773a:	2300      	movpl	r3, #0
 800773c:	2300      	movmi	r3, #0
 800773e:	9206      	str	r2, [sp, #24]
 8007740:	bf54      	ite	pl
 8007742:	9305      	strpl	r3, [sp, #20]
 8007744:	9306      	strmi	r3, [sp, #24]
 8007746:	f1bb 0f00 	cmp.w	fp, #0
 800774a:	db3c      	blt.n	80077c6 <_dtoa_r+0x24e>
 800774c:	9b06      	ldr	r3, [sp, #24]
 800774e:	f8cd b02c 	str.w	fp, [sp, #44]	; 0x2c
 8007752:	445b      	add	r3, fp
 8007754:	9306      	str	r3, [sp, #24]
 8007756:	2300      	movs	r3, #0
 8007758:	9308      	str	r3, [sp, #32]
 800775a:	9b07      	ldr	r3, [sp, #28]
 800775c:	2b09      	cmp	r3, #9
 800775e:	d868      	bhi.n	8007832 <_dtoa_r+0x2ba>
 8007760:	2b05      	cmp	r3, #5
 8007762:	bfc4      	itt	gt
 8007764:	3b04      	subgt	r3, #4
 8007766:	9307      	strgt	r3, [sp, #28]
 8007768:	9b07      	ldr	r3, [sp, #28]
 800776a:	f1a3 0302 	sub.w	r3, r3, #2
 800776e:	bfcc      	ite	gt
 8007770:	2500      	movgt	r5, #0
 8007772:	2501      	movle	r5, #1
 8007774:	2b03      	cmp	r3, #3
 8007776:	f200 8085 	bhi.w	8007884 <_dtoa_r+0x30c>
 800777a:	e8df f003 	tbb	[pc, r3]
 800777e:	3b2e      	.short	0x3b2e
 8007780:	5839      	.short	0x5839
 8007782:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 8007786:	441d      	add	r5, r3
 8007788:	f205 4332 	addw	r3, r5, #1074	; 0x432
 800778c:	2b20      	cmp	r3, #32
 800778e:	bfc1      	itttt	gt
 8007790:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8007794:	fa08 f803 	lslgt.w	r8, r8, r3
 8007798:	f205 4312 	addwgt	r3, r5, #1042	; 0x412
 800779c:	fa26 f303 	lsrgt.w	r3, r6, r3
 80077a0:	bfd6      	itet	le
 80077a2:	f1c3 0320 	rsble	r3, r3, #32
 80077a6:	ea48 0003 	orrgt.w	r0, r8, r3
 80077aa:	fa06 f003 	lslle.w	r0, r6, r3
 80077ae:	f7f8 fea9 	bl	8000504 <__aeabi_ui2d>
 80077b2:	2201      	movs	r2, #1
 80077b4:	f1a1 73f8 	sub.w	r3, r1, #32505856	; 0x1f00000
 80077b8:	3d01      	subs	r5, #1
 80077ba:	920e      	str	r2, [sp, #56]	; 0x38
 80077bc:	e76f      	b.n	800769e <_dtoa_r+0x126>
 80077be:	2301      	movs	r3, #1
 80077c0:	e7b3      	b.n	800772a <_dtoa_r+0x1b2>
 80077c2:	900c      	str	r0, [sp, #48]	; 0x30
 80077c4:	e7b2      	b.n	800772c <_dtoa_r+0x1b4>
 80077c6:	9b05      	ldr	r3, [sp, #20]
 80077c8:	eba3 030b 	sub.w	r3, r3, fp
 80077cc:	9305      	str	r3, [sp, #20]
 80077ce:	f1cb 0300 	rsb	r3, fp, #0
 80077d2:	9308      	str	r3, [sp, #32]
 80077d4:	2300      	movs	r3, #0
 80077d6:	930b      	str	r3, [sp, #44]	; 0x2c
 80077d8:	e7bf      	b.n	800775a <_dtoa_r+0x1e2>
 80077da:	2300      	movs	r3, #0
 80077dc:	9309      	str	r3, [sp, #36]	; 0x24
 80077de:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80077e0:	2b00      	cmp	r3, #0
 80077e2:	dc52      	bgt.n	800788a <_dtoa_r+0x312>
 80077e4:	2301      	movs	r3, #1
 80077e6:	9301      	str	r3, [sp, #4]
 80077e8:	9304      	str	r3, [sp, #16]
 80077ea:	461a      	mov	r2, r3
 80077ec:	920a      	str	r2, [sp, #40]	; 0x28
 80077ee:	e00b      	b.n	8007808 <_dtoa_r+0x290>
 80077f0:	2301      	movs	r3, #1
 80077f2:	e7f3      	b.n	80077dc <_dtoa_r+0x264>
 80077f4:	2300      	movs	r3, #0
 80077f6:	9309      	str	r3, [sp, #36]	; 0x24
 80077f8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80077fa:	445b      	add	r3, fp
 80077fc:	9301      	str	r3, [sp, #4]
 80077fe:	3301      	adds	r3, #1
 8007800:	2b01      	cmp	r3, #1
 8007802:	9304      	str	r3, [sp, #16]
 8007804:	bfb8      	it	lt
 8007806:	2301      	movlt	r3, #1
 8007808:	69e0      	ldr	r0, [r4, #28]
 800780a:	2100      	movs	r1, #0
 800780c:	2204      	movs	r2, #4
 800780e:	f102 0614 	add.w	r6, r2, #20
 8007812:	429e      	cmp	r6, r3
 8007814:	d93d      	bls.n	8007892 <_dtoa_r+0x31a>
 8007816:	6041      	str	r1, [r0, #4]
 8007818:	4620      	mov	r0, r4
 800781a:	f000 fd9f 	bl	800835c <_Balloc>
 800781e:	9000      	str	r0, [sp, #0]
 8007820:	2800      	cmp	r0, #0
 8007822:	d139      	bne.n	8007898 <_dtoa_r+0x320>
 8007824:	4b16      	ldr	r3, [pc, #88]	; (8007880 <_dtoa_r+0x308>)
 8007826:	4602      	mov	r2, r0
 8007828:	f240 11af 	movw	r1, #431	; 0x1af
 800782c:	e6bd      	b.n	80075aa <_dtoa_r+0x32>
 800782e:	2301      	movs	r3, #1
 8007830:	e7e1      	b.n	80077f6 <_dtoa_r+0x27e>
 8007832:	2501      	movs	r5, #1
 8007834:	2300      	movs	r3, #0
 8007836:	9307      	str	r3, [sp, #28]
 8007838:	9509      	str	r5, [sp, #36]	; 0x24
 800783a:	f04f 33ff 	mov.w	r3, #4294967295
 800783e:	9301      	str	r3, [sp, #4]
 8007840:	9304      	str	r3, [sp, #16]
 8007842:	2200      	movs	r2, #0
 8007844:	2312      	movs	r3, #18
 8007846:	e7d1      	b.n	80077ec <_dtoa_r+0x274>
 8007848:	636f4361 	.word	0x636f4361
 800784c:	3fd287a7 	.word	0x3fd287a7
 8007850:	8b60c8b3 	.word	0x8b60c8b3
 8007854:	3fc68a28 	.word	0x3fc68a28
 8007858:	509f79fb 	.word	0x509f79fb
 800785c:	3fd34413 	.word	0x3fd34413
 8007860:	08009361 	.word	0x08009361
 8007864:	08009378 	.word	0x08009378
 8007868:	7ff00000 	.word	0x7ff00000
 800786c:	0800935d 	.word	0x0800935d
 8007870:	08009354 	.word	0x08009354
 8007874:	08009331 	.word	0x08009331
 8007878:	3ff80000 	.word	0x3ff80000
 800787c:	08009468 	.word	0x08009468
 8007880:	080093d0 	.word	0x080093d0
 8007884:	2301      	movs	r3, #1
 8007886:	9309      	str	r3, [sp, #36]	; 0x24
 8007888:	e7d7      	b.n	800783a <_dtoa_r+0x2c2>
 800788a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800788c:	9301      	str	r3, [sp, #4]
 800788e:	9304      	str	r3, [sp, #16]
 8007890:	e7ba      	b.n	8007808 <_dtoa_r+0x290>
 8007892:	3101      	adds	r1, #1
 8007894:	0052      	lsls	r2, r2, #1
 8007896:	e7ba      	b.n	800780e <_dtoa_r+0x296>
 8007898:	69e3      	ldr	r3, [r4, #28]
 800789a:	9a00      	ldr	r2, [sp, #0]
 800789c:	601a      	str	r2, [r3, #0]
 800789e:	9b04      	ldr	r3, [sp, #16]
 80078a0:	2b0e      	cmp	r3, #14
 80078a2:	f200 80a8 	bhi.w	80079f6 <_dtoa_r+0x47e>
 80078a6:	2d00      	cmp	r5, #0
 80078a8:	f000 80a5 	beq.w	80079f6 <_dtoa_r+0x47e>
 80078ac:	f1bb 0f00 	cmp.w	fp, #0
 80078b0:	dd38      	ble.n	8007924 <_dtoa_r+0x3ac>
 80078b2:	4bc0      	ldr	r3, [pc, #768]	; (8007bb4 <_dtoa_r+0x63c>)
 80078b4:	f00b 020f 	and.w	r2, fp, #15
 80078b8:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80078bc:	f41b 7f80 	tst.w	fp, #256	; 0x100
 80078c0:	e9d3 6700 	ldrd	r6, r7, [r3]
 80078c4:	ea4f 182b 	mov.w	r8, fp, asr #4
 80078c8:	d019      	beq.n	80078fe <_dtoa_r+0x386>
 80078ca:	4bbb      	ldr	r3, [pc, #748]	; (8007bb8 <_dtoa_r+0x640>)
 80078cc:	ec51 0b18 	vmov	r0, r1, d8
 80078d0:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80078d4:	f7f8 ffba 	bl	800084c <__aeabi_ddiv>
 80078d8:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80078dc:	f008 080f 	and.w	r8, r8, #15
 80078e0:	2503      	movs	r5, #3
 80078e2:	f8df 92d4 	ldr.w	r9, [pc, #724]	; 8007bb8 <_dtoa_r+0x640>
 80078e6:	f1b8 0f00 	cmp.w	r8, #0
 80078ea:	d10a      	bne.n	8007902 <_dtoa_r+0x38a>
 80078ec:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80078f0:	4632      	mov	r2, r6
 80078f2:	463b      	mov	r3, r7
 80078f4:	f7f8 ffaa 	bl	800084c <__aeabi_ddiv>
 80078f8:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80078fc:	e02b      	b.n	8007956 <_dtoa_r+0x3de>
 80078fe:	2502      	movs	r5, #2
 8007900:	e7ef      	b.n	80078e2 <_dtoa_r+0x36a>
 8007902:	f018 0f01 	tst.w	r8, #1
 8007906:	d008      	beq.n	800791a <_dtoa_r+0x3a2>
 8007908:	4630      	mov	r0, r6
 800790a:	4639      	mov	r1, r7
 800790c:	e9d9 2300 	ldrd	r2, r3, [r9]
 8007910:	f7f8 fe72 	bl	80005f8 <__aeabi_dmul>
 8007914:	3501      	adds	r5, #1
 8007916:	4606      	mov	r6, r0
 8007918:	460f      	mov	r7, r1
 800791a:	ea4f 0868 	mov.w	r8, r8, asr #1
 800791e:	f109 0908 	add.w	r9, r9, #8
 8007922:	e7e0      	b.n	80078e6 <_dtoa_r+0x36e>
 8007924:	f000 809f 	beq.w	8007a66 <_dtoa_r+0x4ee>
 8007928:	f1cb 0600 	rsb	r6, fp, #0
 800792c:	4ba1      	ldr	r3, [pc, #644]	; (8007bb4 <_dtoa_r+0x63c>)
 800792e:	4fa2      	ldr	r7, [pc, #648]	; (8007bb8 <_dtoa_r+0x640>)
 8007930:	f006 020f 	and.w	r2, r6, #15
 8007934:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8007938:	e9d3 2300 	ldrd	r2, r3, [r3]
 800793c:	ec51 0b18 	vmov	r0, r1, d8
 8007940:	f7f8 fe5a 	bl	80005f8 <__aeabi_dmul>
 8007944:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007948:	1136      	asrs	r6, r6, #4
 800794a:	2300      	movs	r3, #0
 800794c:	2502      	movs	r5, #2
 800794e:	2e00      	cmp	r6, #0
 8007950:	d17e      	bne.n	8007a50 <_dtoa_r+0x4d8>
 8007952:	2b00      	cmp	r3, #0
 8007954:	d1d0      	bne.n	80078f8 <_dtoa_r+0x380>
 8007956:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007958:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 800795c:	2b00      	cmp	r3, #0
 800795e:	f000 8084 	beq.w	8007a6a <_dtoa_r+0x4f2>
 8007962:	4b96      	ldr	r3, [pc, #600]	; (8007bbc <_dtoa_r+0x644>)
 8007964:	2200      	movs	r2, #0
 8007966:	4640      	mov	r0, r8
 8007968:	4649      	mov	r1, r9
 800796a:	f7f9 f8b7 	bl	8000adc <__aeabi_dcmplt>
 800796e:	2800      	cmp	r0, #0
 8007970:	d07b      	beq.n	8007a6a <_dtoa_r+0x4f2>
 8007972:	9b04      	ldr	r3, [sp, #16]
 8007974:	2b00      	cmp	r3, #0
 8007976:	d078      	beq.n	8007a6a <_dtoa_r+0x4f2>
 8007978:	9b01      	ldr	r3, [sp, #4]
 800797a:	2b00      	cmp	r3, #0
 800797c:	dd39      	ble.n	80079f2 <_dtoa_r+0x47a>
 800797e:	4b90      	ldr	r3, [pc, #576]	; (8007bc0 <_dtoa_r+0x648>)
 8007980:	2200      	movs	r2, #0
 8007982:	4640      	mov	r0, r8
 8007984:	4649      	mov	r1, r9
 8007986:	f7f8 fe37 	bl	80005f8 <__aeabi_dmul>
 800798a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800798e:	9e01      	ldr	r6, [sp, #4]
 8007990:	f10b 37ff 	add.w	r7, fp, #4294967295
 8007994:	3501      	adds	r5, #1
 8007996:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 800799a:	4628      	mov	r0, r5
 800799c:	f7f8 fdc2 	bl	8000524 <__aeabi_i2d>
 80079a0:	4642      	mov	r2, r8
 80079a2:	464b      	mov	r3, r9
 80079a4:	f7f8 fe28 	bl	80005f8 <__aeabi_dmul>
 80079a8:	4b86      	ldr	r3, [pc, #536]	; (8007bc4 <_dtoa_r+0x64c>)
 80079aa:	2200      	movs	r2, #0
 80079ac:	f7f8 fc6e 	bl	800028c <__adddf3>
 80079b0:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 80079b4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80079b8:	9303      	str	r3, [sp, #12]
 80079ba:	2e00      	cmp	r6, #0
 80079bc:	d158      	bne.n	8007a70 <_dtoa_r+0x4f8>
 80079be:	4b82      	ldr	r3, [pc, #520]	; (8007bc8 <_dtoa_r+0x650>)
 80079c0:	2200      	movs	r2, #0
 80079c2:	4640      	mov	r0, r8
 80079c4:	4649      	mov	r1, r9
 80079c6:	f7f8 fc5f 	bl	8000288 <__aeabi_dsub>
 80079ca:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80079ce:	4680      	mov	r8, r0
 80079d0:	4689      	mov	r9, r1
 80079d2:	f7f9 f8a1 	bl	8000b18 <__aeabi_dcmpgt>
 80079d6:	2800      	cmp	r0, #0
 80079d8:	f040 8296 	bne.w	8007f08 <_dtoa_r+0x990>
 80079dc:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 80079e0:	4640      	mov	r0, r8
 80079e2:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80079e6:	4649      	mov	r1, r9
 80079e8:	f7f9 f878 	bl	8000adc <__aeabi_dcmplt>
 80079ec:	2800      	cmp	r0, #0
 80079ee:	f040 8289 	bne.w	8007f04 <_dtoa_r+0x98c>
 80079f2:	ed8d 8b02 	vstr	d8, [sp, #8]
 80079f6:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80079f8:	2b00      	cmp	r3, #0
 80079fa:	f2c0 814e 	blt.w	8007c9a <_dtoa_r+0x722>
 80079fe:	f1bb 0f0e 	cmp.w	fp, #14
 8007a02:	f300 814a 	bgt.w	8007c9a <_dtoa_r+0x722>
 8007a06:	4b6b      	ldr	r3, [pc, #428]	; (8007bb4 <_dtoa_r+0x63c>)
 8007a08:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 8007a0c:	e9d3 8900 	ldrd	r8, r9, [r3]
 8007a10:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007a12:	2b00      	cmp	r3, #0
 8007a14:	f280 80dc 	bge.w	8007bd0 <_dtoa_r+0x658>
 8007a18:	9b04      	ldr	r3, [sp, #16]
 8007a1a:	2b00      	cmp	r3, #0
 8007a1c:	f300 80d8 	bgt.w	8007bd0 <_dtoa_r+0x658>
 8007a20:	f040 826f 	bne.w	8007f02 <_dtoa_r+0x98a>
 8007a24:	4b68      	ldr	r3, [pc, #416]	; (8007bc8 <_dtoa_r+0x650>)
 8007a26:	2200      	movs	r2, #0
 8007a28:	4640      	mov	r0, r8
 8007a2a:	4649      	mov	r1, r9
 8007a2c:	f7f8 fde4 	bl	80005f8 <__aeabi_dmul>
 8007a30:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8007a34:	f7f9 f866 	bl	8000b04 <__aeabi_dcmpge>
 8007a38:	9e04      	ldr	r6, [sp, #16]
 8007a3a:	4637      	mov	r7, r6
 8007a3c:	2800      	cmp	r0, #0
 8007a3e:	f040 8245 	bne.w	8007ecc <_dtoa_r+0x954>
 8007a42:	9d00      	ldr	r5, [sp, #0]
 8007a44:	2331      	movs	r3, #49	; 0x31
 8007a46:	f805 3b01 	strb.w	r3, [r5], #1
 8007a4a:	f10b 0b01 	add.w	fp, fp, #1
 8007a4e:	e241      	b.n	8007ed4 <_dtoa_r+0x95c>
 8007a50:	07f2      	lsls	r2, r6, #31
 8007a52:	d505      	bpl.n	8007a60 <_dtoa_r+0x4e8>
 8007a54:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007a58:	f7f8 fdce 	bl	80005f8 <__aeabi_dmul>
 8007a5c:	3501      	adds	r5, #1
 8007a5e:	2301      	movs	r3, #1
 8007a60:	1076      	asrs	r6, r6, #1
 8007a62:	3708      	adds	r7, #8
 8007a64:	e773      	b.n	800794e <_dtoa_r+0x3d6>
 8007a66:	2502      	movs	r5, #2
 8007a68:	e775      	b.n	8007956 <_dtoa_r+0x3de>
 8007a6a:	9e04      	ldr	r6, [sp, #16]
 8007a6c:	465f      	mov	r7, fp
 8007a6e:	e792      	b.n	8007996 <_dtoa_r+0x41e>
 8007a70:	9900      	ldr	r1, [sp, #0]
 8007a72:	4b50      	ldr	r3, [pc, #320]	; (8007bb4 <_dtoa_r+0x63c>)
 8007a74:	ed9d 7b02 	vldr	d7, [sp, #8]
 8007a78:	4431      	add	r1, r6
 8007a7a:	9102      	str	r1, [sp, #8]
 8007a7c:	9909      	ldr	r1, [sp, #36]	; 0x24
 8007a7e:	eeb0 9a47 	vmov.f32	s18, s14
 8007a82:	eef0 9a67 	vmov.f32	s19, s15
 8007a86:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 8007a8a:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8007a8e:	2900      	cmp	r1, #0
 8007a90:	d044      	beq.n	8007b1c <_dtoa_r+0x5a4>
 8007a92:	494e      	ldr	r1, [pc, #312]	; (8007bcc <_dtoa_r+0x654>)
 8007a94:	2000      	movs	r0, #0
 8007a96:	f7f8 fed9 	bl	800084c <__aeabi_ddiv>
 8007a9a:	ec53 2b19 	vmov	r2, r3, d9
 8007a9e:	f7f8 fbf3 	bl	8000288 <__aeabi_dsub>
 8007aa2:	9d00      	ldr	r5, [sp, #0]
 8007aa4:	ec41 0b19 	vmov	d9, r0, r1
 8007aa8:	4649      	mov	r1, r9
 8007aaa:	4640      	mov	r0, r8
 8007aac:	f7f9 f854 	bl	8000b58 <__aeabi_d2iz>
 8007ab0:	4606      	mov	r6, r0
 8007ab2:	f7f8 fd37 	bl	8000524 <__aeabi_i2d>
 8007ab6:	4602      	mov	r2, r0
 8007ab8:	460b      	mov	r3, r1
 8007aba:	4640      	mov	r0, r8
 8007abc:	4649      	mov	r1, r9
 8007abe:	f7f8 fbe3 	bl	8000288 <__aeabi_dsub>
 8007ac2:	3630      	adds	r6, #48	; 0x30
 8007ac4:	f805 6b01 	strb.w	r6, [r5], #1
 8007ac8:	ec53 2b19 	vmov	r2, r3, d9
 8007acc:	4680      	mov	r8, r0
 8007ace:	4689      	mov	r9, r1
 8007ad0:	f7f9 f804 	bl	8000adc <__aeabi_dcmplt>
 8007ad4:	2800      	cmp	r0, #0
 8007ad6:	d164      	bne.n	8007ba2 <_dtoa_r+0x62a>
 8007ad8:	4642      	mov	r2, r8
 8007ada:	464b      	mov	r3, r9
 8007adc:	4937      	ldr	r1, [pc, #220]	; (8007bbc <_dtoa_r+0x644>)
 8007ade:	2000      	movs	r0, #0
 8007ae0:	f7f8 fbd2 	bl	8000288 <__aeabi_dsub>
 8007ae4:	ec53 2b19 	vmov	r2, r3, d9
 8007ae8:	f7f8 fff8 	bl	8000adc <__aeabi_dcmplt>
 8007aec:	2800      	cmp	r0, #0
 8007aee:	f040 80b6 	bne.w	8007c5e <_dtoa_r+0x6e6>
 8007af2:	9b02      	ldr	r3, [sp, #8]
 8007af4:	429d      	cmp	r5, r3
 8007af6:	f43f af7c 	beq.w	80079f2 <_dtoa_r+0x47a>
 8007afa:	4b31      	ldr	r3, [pc, #196]	; (8007bc0 <_dtoa_r+0x648>)
 8007afc:	ec51 0b19 	vmov	r0, r1, d9
 8007b00:	2200      	movs	r2, #0
 8007b02:	f7f8 fd79 	bl	80005f8 <__aeabi_dmul>
 8007b06:	4b2e      	ldr	r3, [pc, #184]	; (8007bc0 <_dtoa_r+0x648>)
 8007b08:	ec41 0b19 	vmov	d9, r0, r1
 8007b0c:	2200      	movs	r2, #0
 8007b0e:	4640      	mov	r0, r8
 8007b10:	4649      	mov	r1, r9
 8007b12:	f7f8 fd71 	bl	80005f8 <__aeabi_dmul>
 8007b16:	4680      	mov	r8, r0
 8007b18:	4689      	mov	r9, r1
 8007b1a:	e7c5      	b.n	8007aa8 <_dtoa_r+0x530>
 8007b1c:	ec51 0b17 	vmov	r0, r1, d7
 8007b20:	f7f8 fd6a 	bl	80005f8 <__aeabi_dmul>
 8007b24:	9b02      	ldr	r3, [sp, #8]
 8007b26:	9d00      	ldr	r5, [sp, #0]
 8007b28:	930f      	str	r3, [sp, #60]	; 0x3c
 8007b2a:	ec41 0b19 	vmov	d9, r0, r1
 8007b2e:	4649      	mov	r1, r9
 8007b30:	4640      	mov	r0, r8
 8007b32:	f7f9 f811 	bl	8000b58 <__aeabi_d2iz>
 8007b36:	4606      	mov	r6, r0
 8007b38:	f7f8 fcf4 	bl	8000524 <__aeabi_i2d>
 8007b3c:	3630      	adds	r6, #48	; 0x30
 8007b3e:	4602      	mov	r2, r0
 8007b40:	460b      	mov	r3, r1
 8007b42:	4640      	mov	r0, r8
 8007b44:	4649      	mov	r1, r9
 8007b46:	f7f8 fb9f 	bl	8000288 <__aeabi_dsub>
 8007b4a:	f805 6b01 	strb.w	r6, [r5], #1
 8007b4e:	9b02      	ldr	r3, [sp, #8]
 8007b50:	429d      	cmp	r5, r3
 8007b52:	4680      	mov	r8, r0
 8007b54:	4689      	mov	r9, r1
 8007b56:	f04f 0200 	mov.w	r2, #0
 8007b5a:	d124      	bne.n	8007ba6 <_dtoa_r+0x62e>
 8007b5c:	4b1b      	ldr	r3, [pc, #108]	; (8007bcc <_dtoa_r+0x654>)
 8007b5e:	ec51 0b19 	vmov	r0, r1, d9
 8007b62:	f7f8 fb93 	bl	800028c <__adddf3>
 8007b66:	4602      	mov	r2, r0
 8007b68:	460b      	mov	r3, r1
 8007b6a:	4640      	mov	r0, r8
 8007b6c:	4649      	mov	r1, r9
 8007b6e:	f7f8 ffd3 	bl	8000b18 <__aeabi_dcmpgt>
 8007b72:	2800      	cmp	r0, #0
 8007b74:	d173      	bne.n	8007c5e <_dtoa_r+0x6e6>
 8007b76:	ec53 2b19 	vmov	r2, r3, d9
 8007b7a:	4914      	ldr	r1, [pc, #80]	; (8007bcc <_dtoa_r+0x654>)
 8007b7c:	2000      	movs	r0, #0
 8007b7e:	f7f8 fb83 	bl	8000288 <__aeabi_dsub>
 8007b82:	4602      	mov	r2, r0
 8007b84:	460b      	mov	r3, r1
 8007b86:	4640      	mov	r0, r8
 8007b88:	4649      	mov	r1, r9
 8007b8a:	f7f8 ffa7 	bl	8000adc <__aeabi_dcmplt>
 8007b8e:	2800      	cmp	r0, #0
 8007b90:	f43f af2f 	beq.w	80079f2 <_dtoa_r+0x47a>
 8007b94:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 8007b96:	1e6b      	subs	r3, r5, #1
 8007b98:	930f      	str	r3, [sp, #60]	; 0x3c
 8007b9a:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8007b9e:	2b30      	cmp	r3, #48	; 0x30
 8007ba0:	d0f8      	beq.n	8007b94 <_dtoa_r+0x61c>
 8007ba2:	46bb      	mov	fp, r7
 8007ba4:	e04a      	b.n	8007c3c <_dtoa_r+0x6c4>
 8007ba6:	4b06      	ldr	r3, [pc, #24]	; (8007bc0 <_dtoa_r+0x648>)
 8007ba8:	f7f8 fd26 	bl	80005f8 <__aeabi_dmul>
 8007bac:	4680      	mov	r8, r0
 8007bae:	4689      	mov	r9, r1
 8007bb0:	e7bd      	b.n	8007b2e <_dtoa_r+0x5b6>
 8007bb2:	bf00      	nop
 8007bb4:	08009468 	.word	0x08009468
 8007bb8:	08009440 	.word	0x08009440
 8007bbc:	3ff00000 	.word	0x3ff00000
 8007bc0:	40240000 	.word	0x40240000
 8007bc4:	401c0000 	.word	0x401c0000
 8007bc8:	40140000 	.word	0x40140000
 8007bcc:	3fe00000 	.word	0x3fe00000
 8007bd0:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8007bd4:	9d00      	ldr	r5, [sp, #0]
 8007bd6:	4642      	mov	r2, r8
 8007bd8:	464b      	mov	r3, r9
 8007bda:	4630      	mov	r0, r6
 8007bdc:	4639      	mov	r1, r7
 8007bde:	f7f8 fe35 	bl	800084c <__aeabi_ddiv>
 8007be2:	f7f8 ffb9 	bl	8000b58 <__aeabi_d2iz>
 8007be6:	9001      	str	r0, [sp, #4]
 8007be8:	f7f8 fc9c 	bl	8000524 <__aeabi_i2d>
 8007bec:	4642      	mov	r2, r8
 8007bee:	464b      	mov	r3, r9
 8007bf0:	f7f8 fd02 	bl	80005f8 <__aeabi_dmul>
 8007bf4:	4602      	mov	r2, r0
 8007bf6:	460b      	mov	r3, r1
 8007bf8:	4630      	mov	r0, r6
 8007bfa:	4639      	mov	r1, r7
 8007bfc:	f7f8 fb44 	bl	8000288 <__aeabi_dsub>
 8007c00:	9e01      	ldr	r6, [sp, #4]
 8007c02:	9f04      	ldr	r7, [sp, #16]
 8007c04:	3630      	adds	r6, #48	; 0x30
 8007c06:	f805 6b01 	strb.w	r6, [r5], #1
 8007c0a:	9e00      	ldr	r6, [sp, #0]
 8007c0c:	1bae      	subs	r6, r5, r6
 8007c0e:	42b7      	cmp	r7, r6
 8007c10:	4602      	mov	r2, r0
 8007c12:	460b      	mov	r3, r1
 8007c14:	d134      	bne.n	8007c80 <_dtoa_r+0x708>
 8007c16:	f7f8 fb39 	bl	800028c <__adddf3>
 8007c1a:	4642      	mov	r2, r8
 8007c1c:	464b      	mov	r3, r9
 8007c1e:	4606      	mov	r6, r0
 8007c20:	460f      	mov	r7, r1
 8007c22:	f7f8 ff79 	bl	8000b18 <__aeabi_dcmpgt>
 8007c26:	b9c8      	cbnz	r0, 8007c5c <_dtoa_r+0x6e4>
 8007c28:	4642      	mov	r2, r8
 8007c2a:	464b      	mov	r3, r9
 8007c2c:	4630      	mov	r0, r6
 8007c2e:	4639      	mov	r1, r7
 8007c30:	f7f8 ff4a 	bl	8000ac8 <__aeabi_dcmpeq>
 8007c34:	b110      	cbz	r0, 8007c3c <_dtoa_r+0x6c4>
 8007c36:	9b01      	ldr	r3, [sp, #4]
 8007c38:	07db      	lsls	r3, r3, #31
 8007c3a:	d40f      	bmi.n	8007c5c <_dtoa_r+0x6e4>
 8007c3c:	4651      	mov	r1, sl
 8007c3e:	4620      	mov	r0, r4
 8007c40:	f000 fbcc 	bl	80083dc <_Bfree>
 8007c44:	2300      	movs	r3, #0
 8007c46:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8007c48:	702b      	strb	r3, [r5, #0]
 8007c4a:	f10b 0301 	add.w	r3, fp, #1
 8007c4e:	6013      	str	r3, [r2, #0]
 8007c50:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8007c52:	2b00      	cmp	r3, #0
 8007c54:	f43f ace2 	beq.w	800761c <_dtoa_r+0xa4>
 8007c58:	601d      	str	r5, [r3, #0]
 8007c5a:	e4df      	b.n	800761c <_dtoa_r+0xa4>
 8007c5c:	465f      	mov	r7, fp
 8007c5e:	462b      	mov	r3, r5
 8007c60:	461d      	mov	r5, r3
 8007c62:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8007c66:	2a39      	cmp	r2, #57	; 0x39
 8007c68:	d106      	bne.n	8007c78 <_dtoa_r+0x700>
 8007c6a:	9a00      	ldr	r2, [sp, #0]
 8007c6c:	429a      	cmp	r2, r3
 8007c6e:	d1f7      	bne.n	8007c60 <_dtoa_r+0x6e8>
 8007c70:	9900      	ldr	r1, [sp, #0]
 8007c72:	2230      	movs	r2, #48	; 0x30
 8007c74:	3701      	adds	r7, #1
 8007c76:	700a      	strb	r2, [r1, #0]
 8007c78:	781a      	ldrb	r2, [r3, #0]
 8007c7a:	3201      	adds	r2, #1
 8007c7c:	701a      	strb	r2, [r3, #0]
 8007c7e:	e790      	b.n	8007ba2 <_dtoa_r+0x62a>
 8007c80:	4ba3      	ldr	r3, [pc, #652]	; (8007f10 <_dtoa_r+0x998>)
 8007c82:	2200      	movs	r2, #0
 8007c84:	f7f8 fcb8 	bl	80005f8 <__aeabi_dmul>
 8007c88:	2200      	movs	r2, #0
 8007c8a:	2300      	movs	r3, #0
 8007c8c:	4606      	mov	r6, r0
 8007c8e:	460f      	mov	r7, r1
 8007c90:	f7f8 ff1a 	bl	8000ac8 <__aeabi_dcmpeq>
 8007c94:	2800      	cmp	r0, #0
 8007c96:	d09e      	beq.n	8007bd6 <_dtoa_r+0x65e>
 8007c98:	e7d0      	b.n	8007c3c <_dtoa_r+0x6c4>
 8007c9a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007c9c:	2a00      	cmp	r2, #0
 8007c9e:	f000 80ca 	beq.w	8007e36 <_dtoa_r+0x8be>
 8007ca2:	9a07      	ldr	r2, [sp, #28]
 8007ca4:	2a01      	cmp	r2, #1
 8007ca6:	f300 80ad 	bgt.w	8007e04 <_dtoa_r+0x88c>
 8007caa:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8007cac:	2a00      	cmp	r2, #0
 8007cae:	f000 80a5 	beq.w	8007dfc <_dtoa_r+0x884>
 8007cb2:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8007cb6:	9e08      	ldr	r6, [sp, #32]
 8007cb8:	9d05      	ldr	r5, [sp, #20]
 8007cba:	9a05      	ldr	r2, [sp, #20]
 8007cbc:	441a      	add	r2, r3
 8007cbe:	9205      	str	r2, [sp, #20]
 8007cc0:	9a06      	ldr	r2, [sp, #24]
 8007cc2:	2101      	movs	r1, #1
 8007cc4:	441a      	add	r2, r3
 8007cc6:	4620      	mov	r0, r4
 8007cc8:	9206      	str	r2, [sp, #24]
 8007cca:	f000 fc3d 	bl	8008548 <__i2b>
 8007cce:	4607      	mov	r7, r0
 8007cd0:	b165      	cbz	r5, 8007cec <_dtoa_r+0x774>
 8007cd2:	9b06      	ldr	r3, [sp, #24]
 8007cd4:	2b00      	cmp	r3, #0
 8007cd6:	dd09      	ble.n	8007cec <_dtoa_r+0x774>
 8007cd8:	42ab      	cmp	r3, r5
 8007cda:	9a05      	ldr	r2, [sp, #20]
 8007cdc:	bfa8      	it	ge
 8007cde:	462b      	movge	r3, r5
 8007ce0:	1ad2      	subs	r2, r2, r3
 8007ce2:	9205      	str	r2, [sp, #20]
 8007ce4:	9a06      	ldr	r2, [sp, #24]
 8007ce6:	1aed      	subs	r5, r5, r3
 8007ce8:	1ad3      	subs	r3, r2, r3
 8007cea:	9306      	str	r3, [sp, #24]
 8007cec:	9b08      	ldr	r3, [sp, #32]
 8007cee:	b1f3      	cbz	r3, 8007d2e <_dtoa_r+0x7b6>
 8007cf0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007cf2:	2b00      	cmp	r3, #0
 8007cf4:	f000 80a3 	beq.w	8007e3e <_dtoa_r+0x8c6>
 8007cf8:	2e00      	cmp	r6, #0
 8007cfa:	dd10      	ble.n	8007d1e <_dtoa_r+0x7a6>
 8007cfc:	4639      	mov	r1, r7
 8007cfe:	4632      	mov	r2, r6
 8007d00:	4620      	mov	r0, r4
 8007d02:	f000 fce1 	bl	80086c8 <__pow5mult>
 8007d06:	4652      	mov	r2, sl
 8007d08:	4601      	mov	r1, r0
 8007d0a:	4607      	mov	r7, r0
 8007d0c:	4620      	mov	r0, r4
 8007d0e:	f000 fc31 	bl	8008574 <__multiply>
 8007d12:	4651      	mov	r1, sl
 8007d14:	4680      	mov	r8, r0
 8007d16:	4620      	mov	r0, r4
 8007d18:	f000 fb60 	bl	80083dc <_Bfree>
 8007d1c:	46c2      	mov	sl, r8
 8007d1e:	9b08      	ldr	r3, [sp, #32]
 8007d20:	1b9a      	subs	r2, r3, r6
 8007d22:	d004      	beq.n	8007d2e <_dtoa_r+0x7b6>
 8007d24:	4651      	mov	r1, sl
 8007d26:	4620      	mov	r0, r4
 8007d28:	f000 fcce 	bl	80086c8 <__pow5mult>
 8007d2c:	4682      	mov	sl, r0
 8007d2e:	2101      	movs	r1, #1
 8007d30:	4620      	mov	r0, r4
 8007d32:	f000 fc09 	bl	8008548 <__i2b>
 8007d36:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007d38:	2b00      	cmp	r3, #0
 8007d3a:	4606      	mov	r6, r0
 8007d3c:	f340 8081 	ble.w	8007e42 <_dtoa_r+0x8ca>
 8007d40:	461a      	mov	r2, r3
 8007d42:	4601      	mov	r1, r0
 8007d44:	4620      	mov	r0, r4
 8007d46:	f000 fcbf 	bl	80086c8 <__pow5mult>
 8007d4a:	9b07      	ldr	r3, [sp, #28]
 8007d4c:	2b01      	cmp	r3, #1
 8007d4e:	4606      	mov	r6, r0
 8007d50:	dd7a      	ble.n	8007e48 <_dtoa_r+0x8d0>
 8007d52:	f04f 0800 	mov.w	r8, #0
 8007d56:	6933      	ldr	r3, [r6, #16]
 8007d58:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8007d5c:	6918      	ldr	r0, [r3, #16]
 8007d5e:	f000 fba5 	bl	80084ac <__hi0bits>
 8007d62:	f1c0 0020 	rsb	r0, r0, #32
 8007d66:	9b06      	ldr	r3, [sp, #24]
 8007d68:	4418      	add	r0, r3
 8007d6a:	f010 001f 	ands.w	r0, r0, #31
 8007d6e:	f000 8094 	beq.w	8007e9a <_dtoa_r+0x922>
 8007d72:	f1c0 0320 	rsb	r3, r0, #32
 8007d76:	2b04      	cmp	r3, #4
 8007d78:	f340 8085 	ble.w	8007e86 <_dtoa_r+0x90e>
 8007d7c:	9b05      	ldr	r3, [sp, #20]
 8007d7e:	f1c0 001c 	rsb	r0, r0, #28
 8007d82:	4403      	add	r3, r0
 8007d84:	9305      	str	r3, [sp, #20]
 8007d86:	9b06      	ldr	r3, [sp, #24]
 8007d88:	4403      	add	r3, r0
 8007d8a:	4405      	add	r5, r0
 8007d8c:	9306      	str	r3, [sp, #24]
 8007d8e:	9b05      	ldr	r3, [sp, #20]
 8007d90:	2b00      	cmp	r3, #0
 8007d92:	dd05      	ble.n	8007da0 <_dtoa_r+0x828>
 8007d94:	4651      	mov	r1, sl
 8007d96:	461a      	mov	r2, r3
 8007d98:	4620      	mov	r0, r4
 8007d9a:	f000 fcef 	bl	800877c <__lshift>
 8007d9e:	4682      	mov	sl, r0
 8007da0:	9b06      	ldr	r3, [sp, #24]
 8007da2:	2b00      	cmp	r3, #0
 8007da4:	dd05      	ble.n	8007db2 <_dtoa_r+0x83a>
 8007da6:	4631      	mov	r1, r6
 8007da8:	461a      	mov	r2, r3
 8007daa:	4620      	mov	r0, r4
 8007dac:	f000 fce6 	bl	800877c <__lshift>
 8007db0:	4606      	mov	r6, r0
 8007db2:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007db4:	2b00      	cmp	r3, #0
 8007db6:	d072      	beq.n	8007e9e <_dtoa_r+0x926>
 8007db8:	4631      	mov	r1, r6
 8007dba:	4650      	mov	r0, sl
 8007dbc:	f000 fd4a 	bl	8008854 <__mcmp>
 8007dc0:	2800      	cmp	r0, #0
 8007dc2:	da6c      	bge.n	8007e9e <_dtoa_r+0x926>
 8007dc4:	2300      	movs	r3, #0
 8007dc6:	4651      	mov	r1, sl
 8007dc8:	220a      	movs	r2, #10
 8007dca:	4620      	mov	r0, r4
 8007dcc:	f000 fb28 	bl	8008420 <__multadd>
 8007dd0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007dd2:	f10b 3bff 	add.w	fp, fp, #4294967295
 8007dd6:	4682      	mov	sl, r0
 8007dd8:	2b00      	cmp	r3, #0
 8007dda:	f000 81b0 	beq.w	800813e <_dtoa_r+0xbc6>
 8007dde:	2300      	movs	r3, #0
 8007de0:	4639      	mov	r1, r7
 8007de2:	220a      	movs	r2, #10
 8007de4:	4620      	mov	r0, r4
 8007de6:	f000 fb1b 	bl	8008420 <__multadd>
 8007dea:	9b01      	ldr	r3, [sp, #4]
 8007dec:	2b00      	cmp	r3, #0
 8007dee:	4607      	mov	r7, r0
 8007df0:	f300 8096 	bgt.w	8007f20 <_dtoa_r+0x9a8>
 8007df4:	9b07      	ldr	r3, [sp, #28]
 8007df6:	2b02      	cmp	r3, #2
 8007df8:	dc59      	bgt.n	8007eae <_dtoa_r+0x936>
 8007dfa:	e091      	b.n	8007f20 <_dtoa_r+0x9a8>
 8007dfc:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8007dfe:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8007e02:	e758      	b.n	8007cb6 <_dtoa_r+0x73e>
 8007e04:	9b04      	ldr	r3, [sp, #16]
 8007e06:	1e5e      	subs	r6, r3, #1
 8007e08:	9b08      	ldr	r3, [sp, #32]
 8007e0a:	42b3      	cmp	r3, r6
 8007e0c:	bfbf      	itttt	lt
 8007e0e:	9b08      	ldrlt	r3, [sp, #32]
 8007e10:	9a0b      	ldrlt	r2, [sp, #44]	; 0x2c
 8007e12:	9608      	strlt	r6, [sp, #32]
 8007e14:	1af3      	sublt	r3, r6, r3
 8007e16:	bfb4      	ite	lt
 8007e18:	18d2      	addlt	r2, r2, r3
 8007e1a:	1b9e      	subge	r6, r3, r6
 8007e1c:	9b04      	ldr	r3, [sp, #16]
 8007e1e:	bfbc      	itt	lt
 8007e20:	920b      	strlt	r2, [sp, #44]	; 0x2c
 8007e22:	2600      	movlt	r6, #0
 8007e24:	2b00      	cmp	r3, #0
 8007e26:	bfb7      	itett	lt
 8007e28:	e9dd 2304 	ldrdlt	r2, r3, [sp, #16]
 8007e2c:	e9dd 3504 	ldrdge	r3, r5, [sp, #16]
 8007e30:	1a9d      	sublt	r5, r3, r2
 8007e32:	2300      	movlt	r3, #0
 8007e34:	e741      	b.n	8007cba <_dtoa_r+0x742>
 8007e36:	9e08      	ldr	r6, [sp, #32]
 8007e38:	9d05      	ldr	r5, [sp, #20]
 8007e3a:	9f09      	ldr	r7, [sp, #36]	; 0x24
 8007e3c:	e748      	b.n	8007cd0 <_dtoa_r+0x758>
 8007e3e:	9a08      	ldr	r2, [sp, #32]
 8007e40:	e770      	b.n	8007d24 <_dtoa_r+0x7ac>
 8007e42:	9b07      	ldr	r3, [sp, #28]
 8007e44:	2b01      	cmp	r3, #1
 8007e46:	dc19      	bgt.n	8007e7c <_dtoa_r+0x904>
 8007e48:	9b02      	ldr	r3, [sp, #8]
 8007e4a:	b9bb      	cbnz	r3, 8007e7c <_dtoa_r+0x904>
 8007e4c:	9b03      	ldr	r3, [sp, #12]
 8007e4e:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007e52:	b99b      	cbnz	r3, 8007e7c <_dtoa_r+0x904>
 8007e54:	9b03      	ldr	r3, [sp, #12]
 8007e56:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8007e5a:	0d1b      	lsrs	r3, r3, #20
 8007e5c:	051b      	lsls	r3, r3, #20
 8007e5e:	b183      	cbz	r3, 8007e82 <_dtoa_r+0x90a>
 8007e60:	9b05      	ldr	r3, [sp, #20]
 8007e62:	3301      	adds	r3, #1
 8007e64:	9305      	str	r3, [sp, #20]
 8007e66:	9b06      	ldr	r3, [sp, #24]
 8007e68:	3301      	adds	r3, #1
 8007e6a:	9306      	str	r3, [sp, #24]
 8007e6c:	f04f 0801 	mov.w	r8, #1
 8007e70:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007e72:	2b00      	cmp	r3, #0
 8007e74:	f47f af6f 	bne.w	8007d56 <_dtoa_r+0x7de>
 8007e78:	2001      	movs	r0, #1
 8007e7a:	e774      	b.n	8007d66 <_dtoa_r+0x7ee>
 8007e7c:	f04f 0800 	mov.w	r8, #0
 8007e80:	e7f6      	b.n	8007e70 <_dtoa_r+0x8f8>
 8007e82:	4698      	mov	r8, r3
 8007e84:	e7f4      	b.n	8007e70 <_dtoa_r+0x8f8>
 8007e86:	d082      	beq.n	8007d8e <_dtoa_r+0x816>
 8007e88:	9a05      	ldr	r2, [sp, #20]
 8007e8a:	331c      	adds	r3, #28
 8007e8c:	441a      	add	r2, r3
 8007e8e:	9205      	str	r2, [sp, #20]
 8007e90:	9a06      	ldr	r2, [sp, #24]
 8007e92:	441a      	add	r2, r3
 8007e94:	441d      	add	r5, r3
 8007e96:	9206      	str	r2, [sp, #24]
 8007e98:	e779      	b.n	8007d8e <_dtoa_r+0x816>
 8007e9a:	4603      	mov	r3, r0
 8007e9c:	e7f4      	b.n	8007e88 <_dtoa_r+0x910>
 8007e9e:	9b04      	ldr	r3, [sp, #16]
 8007ea0:	2b00      	cmp	r3, #0
 8007ea2:	dc37      	bgt.n	8007f14 <_dtoa_r+0x99c>
 8007ea4:	9b07      	ldr	r3, [sp, #28]
 8007ea6:	2b02      	cmp	r3, #2
 8007ea8:	dd34      	ble.n	8007f14 <_dtoa_r+0x99c>
 8007eaa:	9b04      	ldr	r3, [sp, #16]
 8007eac:	9301      	str	r3, [sp, #4]
 8007eae:	9b01      	ldr	r3, [sp, #4]
 8007eb0:	b963      	cbnz	r3, 8007ecc <_dtoa_r+0x954>
 8007eb2:	4631      	mov	r1, r6
 8007eb4:	2205      	movs	r2, #5
 8007eb6:	4620      	mov	r0, r4
 8007eb8:	f000 fab2 	bl	8008420 <__multadd>
 8007ebc:	4601      	mov	r1, r0
 8007ebe:	4606      	mov	r6, r0
 8007ec0:	4650      	mov	r0, sl
 8007ec2:	f000 fcc7 	bl	8008854 <__mcmp>
 8007ec6:	2800      	cmp	r0, #0
 8007ec8:	f73f adbb 	bgt.w	8007a42 <_dtoa_r+0x4ca>
 8007ecc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007ece:	9d00      	ldr	r5, [sp, #0]
 8007ed0:	ea6f 0b03 	mvn.w	fp, r3
 8007ed4:	f04f 0800 	mov.w	r8, #0
 8007ed8:	4631      	mov	r1, r6
 8007eda:	4620      	mov	r0, r4
 8007edc:	f000 fa7e 	bl	80083dc <_Bfree>
 8007ee0:	2f00      	cmp	r7, #0
 8007ee2:	f43f aeab 	beq.w	8007c3c <_dtoa_r+0x6c4>
 8007ee6:	f1b8 0f00 	cmp.w	r8, #0
 8007eea:	d005      	beq.n	8007ef8 <_dtoa_r+0x980>
 8007eec:	45b8      	cmp	r8, r7
 8007eee:	d003      	beq.n	8007ef8 <_dtoa_r+0x980>
 8007ef0:	4641      	mov	r1, r8
 8007ef2:	4620      	mov	r0, r4
 8007ef4:	f000 fa72 	bl	80083dc <_Bfree>
 8007ef8:	4639      	mov	r1, r7
 8007efa:	4620      	mov	r0, r4
 8007efc:	f000 fa6e 	bl	80083dc <_Bfree>
 8007f00:	e69c      	b.n	8007c3c <_dtoa_r+0x6c4>
 8007f02:	2600      	movs	r6, #0
 8007f04:	4637      	mov	r7, r6
 8007f06:	e7e1      	b.n	8007ecc <_dtoa_r+0x954>
 8007f08:	46bb      	mov	fp, r7
 8007f0a:	4637      	mov	r7, r6
 8007f0c:	e599      	b.n	8007a42 <_dtoa_r+0x4ca>
 8007f0e:	bf00      	nop
 8007f10:	40240000 	.word	0x40240000
 8007f14:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007f16:	2b00      	cmp	r3, #0
 8007f18:	f000 80c8 	beq.w	80080ac <_dtoa_r+0xb34>
 8007f1c:	9b04      	ldr	r3, [sp, #16]
 8007f1e:	9301      	str	r3, [sp, #4]
 8007f20:	2d00      	cmp	r5, #0
 8007f22:	dd05      	ble.n	8007f30 <_dtoa_r+0x9b8>
 8007f24:	4639      	mov	r1, r7
 8007f26:	462a      	mov	r2, r5
 8007f28:	4620      	mov	r0, r4
 8007f2a:	f000 fc27 	bl	800877c <__lshift>
 8007f2e:	4607      	mov	r7, r0
 8007f30:	f1b8 0f00 	cmp.w	r8, #0
 8007f34:	d05b      	beq.n	8007fee <_dtoa_r+0xa76>
 8007f36:	6879      	ldr	r1, [r7, #4]
 8007f38:	4620      	mov	r0, r4
 8007f3a:	f000 fa0f 	bl	800835c <_Balloc>
 8007f3e:	4605      	mov	r5, r0
 8007f40:	b928      	cbnz	r0, 8007f4e <_dtoa_r+0x9d6>
 8007f42:	4b83      	ldr	r3, [pc, #524]	; (8008150 <_dtoa_r+0xbd8>)
 8007f44:	4602      	mov	r2, r0
 8007f46:	f240 21ef 	movw	r1, #751	; 0x2ef
 8007f4a:	f7ff bb2e 	b.w	80075aa <_dtoa_r+0x32>
 8007f4e:	693a      	ldr	r2, [r7, #16]
 8007f50:	3202      	adds	r2, #2
 8007f52:	0092      	lsls	r2, r2, #2
 8007f54:	f107 010c 	add.w	r1, r7, #12
 8007f58:	300c      	adds	r0, #12
 8007f5a:	f7ff fa74 	bl	8007446 <memcpy>
 8007f5e:	2201      	movs	r2, #1
 8007f60:	4629      	mov	r1, r5
 8007f62:	4620      	mov	r0, r4
 8007f64:	f000 fc0a 	bl	800877c <__lshift>
 8007f68:	9b00      	ldr	r3, [sp, #0]
 8007f6a:	3301      	adds	r3, #1
 8007f6c:	9304      	str	r3, [sp, #16]
 8007f6e:	e9dd 2300 	ldrd	r2, r3, [sp]
 8007f72:	4413      	add	r3, r2
 8007f74:	9308      	str	r3, [sp, #32]
 8007f76:	9b02      	ldr	r3, [sp, #8]
 8007f78:	f003 0301 	and.w	r3, r3, #1
 8007f7c:	46b8      	mov	r8, r7
 8007f7e:	9306      	str	r3, [sp, #24]
 8007f80:	4607      	mov	r7, r0
 8007f82:	9b04      	ldr	r3, [sp, #16]
 8007f84:	4631      	mov	r1, r6
 8007f86:	3b01      	subs	r3, #1
 8007f88:	4650      	mov	r0, sl
 8007f8a:	9301      	str	r3, [sp, #4]
 8007f8c:	f7ff fa69 	bl	8007462 <quorem>
 8007f90:	4641      	mov	r1, r8
 8007f92:	9002      	str	r0, [sp, #8]
 8007f94:	f100 0930 	add.w	r9, r0, #48	; 0x30
 8007f98:	4650      	mov	r0, sl
 8007f9a:	f000 fc5b 	bl	8008854 <__mcmp>
 8007f9e:	463a      	mov	r2, r7
 8007fa0:	9005      	str	r0, [sp, #20]
 8007fa2:	4631      	mov	r1, r6
 8007fa4:	4620      	mov	r0, r4
 8007fa6:	f000 fc71 	bl	800888c <__mdiff>
 8007faa:	68c2      	ldr	r2, [r0, #12]
 8007fac:	4605      	mov	r5, r0
 8007fae:	bb02      	cbnz	r2, 8007ff2 <_dtoa_r+0xa7a>
 8007fb0:	4601      	mov	r1, r0
 8007fb2:	4650      	mov	r0, sl
 8007fb4:	f000 fc4e 	bl	8008854 <__mcmp>
 8007fb8:	4602      	mov	r2, r0
 8007fba:	4629      	mov	r1, r5
 8007fbc:	4620      	mov	r0, r4
 8007fbe:	9209      	str	r2, [sp, #36]	; 0x24
 8007fc0:	f000 fa0c 	bl	80083dc <_Bfree>
 8007fc4:	9b07      	ldr	r3, [sp, #28]
 8007fc6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007fc8:	9d04      	ldr	r5, [sp, #16]
 8007fca:	ea43 0102 	orr.w	r1, r3, r2
 8007fce:	9b06      	ldr	r3, [sp, #24]
 8007fd0:	4319      	orrs	r1, r3
 8007fd2:	d110      	bne.n	8007ff6 <_dtoa_r+0xa7e>
 8007fd4:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8007fd8:	d029      	beq.n	800802e <_dtoa_r+0xab6>
 8007fda:	9b05      	ldr	r3, [sp, #20]
 8007fdc:	2b00      	cmp	r3, #0
 8007fde:	dd02      	ble.n	8007fe6 <_dtoa_r+0xa6e>
 8007fe0:	9b02      	ldr	r3, [sp, #8]
 8007fe2:	f103 0931 	add.w	r9, r3, #49	; 0x31
 8007fe6:	9b01      	ldr	r3, [sp, #4]
 8007fe8:	f883 9000 	strb.w	r9, [r3]
 8007fec:	e774      	b.n	8007ed8 <_dtoa_r+0x960>
 8007fee:	4638      	mov	r0, r7
 8007ff0:	e7ba      	b.n	8007f68 <_dtoa_r+0x9f0>
 8007ff2:	2201      	movs	r2, #1
 8007ff4:	e7e1      	b.n	8007fba <_dtoa_r+0xa42>
 8007ff6:	9b05      	ldr	r3, [sp, #20]
 8007ff8:	2b00      	cmp	r3, #0
 8007ffa:	db04      	blt.n	8008006 <_dtoa_r+0xa8e>
 8007ffc:	9907      	ldr	r1, [sp, #28]
 8007ffe:	430b      	orrs	r3, r1
 8008000:	9906      	ldr	r1, [sp, #24]
 8008002:	430b      	orrs	r3, r1
 8008004:	d120      	bne.n	8008048 <_dtoa_r+0xad0>
 8008006:	2a00      	cmp	r2, #0
 8008008:	dded      	ble.n	8007fe6 <_dtoa_r+0xa6e>
 800800a:	4651      	mov	r1, sl
 800800c:	2201      	movs	r2, #1
 800800e:	4620      	mov	r0, r4
 8008010:	f000 fbb4 	bl	800877c <__lshift>
 8008014:	4631      	mov	r1, r6
 8008016:	4682      	mov	sl, r0
 8008018:	f000 fc1c 	bl	8008854 <__mcmp>
 800801c:	2800      	cmp	r0, #0
 800801e:	dc03      	bgt.n	8008028 <_dtoa_r+0xab0>
 8008020:	d1e1      	bne.n	8007fe6 <_dtoa_r+0xa6e>
 8008022:	f019 0f01 	tst.w	r9, #1
 8008026:	d0de      	beq.n	8007fe6 <_dtoa_r+0xa6e>
 8008028:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 800802c:	d1d8      	bne.n	8007fe0 <_dtoa_r+0xa68>
 800802e:	9a01      	ldr	r2, [sp, #4]
 8008030:	2339      	movs	r3, #57	; 0x39
 8008032:	7013      	strb	r3, [r2, #0]
 8008034:	462b      	mov	r3, r5
 8008036:	461d      	mov	r5, r3
 8008038:	3b01      	subs	r3, #1
 800803a:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800803e:	2a39      	cmp	r2, #57	; 0x39
 8008040:	d06c      	beq.n	800811c <_dtoa_r+0xba4>
 8008042:	3201      	adds	r2, #1
 8008044:	701a      	strb	r2, [r3, #0]
 8008046:	e747      	b.n	8007ed8 <_dtoa_r+0x960>
 8008048:	2a00      	cmp	r2, #0
 800804a:	dd07      	ble.n	800805c <_dtoa_r+0xae4>
 800804c:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8008050:	d0ed      	beq.n	800802e <_dtoa_r+0xab6>
 8008052:	9a01      	ldr	r2, [sp, #4]
 8008054:	f109 0301 	add.w	r3, r9, #1
 8008058:	7013      	strb	r3, [r2, #0]
 800805a:	e73d      	b.n	8007ed8 <_dtoa_r+0x960>
 800805c:	9b04      	ldr	r3, [sp, #16]
 800805e:	9a08      	ldr	r2, [sp, #32]
 8008060:	f803 9c01 	strb.w	r9, [r3, #-1]
 8008064:	4293      	cmp	r3, r2
 8008066:	d043      	beq.n	80080f0 <_dtoa_r+0xb78>
 8008068:	4651      	mov	r1, sl
 800806a:	2300      	movs	r3, #0
 800806c:	220a      	movs	r2, #10
 800806e:	4620      	mov	r0, r4
 8008070:	f000 f9d6 	bl	8008420 <__multadd>
 8008074:	45b8      	cmp	r8, r7
 8008076:	4682      	mov	sl, r0
 8008078:	f04f 0300 	mov.w	r3, #0
 800807c:	f04f 020a 	mov.w	r2, #10
 8008080:	4641      	mov	r1, r8
 8008082:	4620      	mov	r0, r4
 8008084:	d107      	bne.n	8008096 <_dtoa_r+0xb1e>
 8008086:	f000 f9cb 	bl	8008420 <__multadd>
 800808a:	4680      	mov	r8, r0
 800808c:	4607      	mov	r7, r0
 800808e:	9b04      	ldr	r3, [sp, #16]
 8008090:	3301      	adds	r3, #1
 8008092:	9304      	str	r3, [sp, #16]
 8008094:	e775      	b.n	8007f82 <_dtoa_r+0xa0a>
 8008096:	f000 f9c3 	bl	8008420 <__multadd>
 800809a:	4639      	mov	r1, r7
 800809c:	4680      	mov	r8, r0
 800809e:	2300      	movs	r3, #0
 80080a0:	220a      	movs	r2, #10
 80080a2:	4620      	mov	r0, r4
 80080a4:	f000 f9bc 	bl	8008420 <__multadd>
 80080a8:	4607      	mov	r7, r0
 80080aa:	e7f0      	b.n	800808e <_dtoa_r+0xb16>
 80080ac:	9b04      	ldr	r3, [sp, #16]
 80080ae:	9301      	str	r3, [sp, #4]
 80080b0:	9d00      	ldr	r5, [sp, #0]
 80080b2:	4631      	mov	r1, r6
 80080b4:	4650      	mov	r0, sl
 80080b6:	f7ff f9d4 	bl	8007462 <quorem>
 80080ba:	f100 0930 	add.w	r9, r0, #48	; 0x30
 80080be:	9b00      	ldr	r3, [sp, #0]
 80080c0:	f805 9b01 	strb.w	r9, [r5], #1
 80080c4:	1aea      	subs	r2, r5, r3
 80080c6:	9b01      	ldr	r3, [sp, #4]
 80080c8:	4293      	cmp	r3, r2
 80080ca:	dd07      	ble.n	80080dc <_dtoa_r+0xb64>
 80080cc:	4651      	mov	r1, sl
 80080ce:	2300      	movs	r3, #0
 80080d0:	220a      	movs	r2, #10
 80080d2:	4620      	mov	r0, r4
 80080d4:	f000 f9a4 	bl	8008420 <__multadd>
 80080d8:	4682      	mov	sl, r0
 80080da:	e7ea      	b.n	80080b2 <_dtoa_r+0xb3a>
 80080dc:	9b01      	ldr	r3, [sp, #4]
 80080de:	2b00      	cmp	r3, #0
 80080e0:	bfc8      	it	gt
 80080e2:	461d      	movgt	r5, r3
 80080e4:	9b00      	ldr	r3, [sp, #0]
 80080e6:	bfd8      	it	le
 80080e8:	2501      	movle	r5, #1
 80080ea:	441d      	add	r5, r3
 80080ec:	f04f 0800 	mov.w	r8, #0
 80080f0:	4651      	mov	r1, sl
 80080f2:	2201      	movs	r2, #1
 80080f4:	4620      	mov	r0, r4
 80080f6:	f000 fb41 	bl	800877c <__lshift>
 80080fa:	4631      	mov	r1, r6
 80080fc:	4682      	mov	sl, r0
 80080fe:	f000 fba9 	bl	8008854 <__mcmp>
 8008102:	2800      	cmp	r0, #0
 8008104:	dc96      	bgt.n	8008034 <_dtoa_r+0xabc>
 8008106:	d102      	bne.n	800810e <_dtoa_r+0xb96>
 8008108:	f019 0f01 	tst.w	r9, #1
 800810c:	d192      	bne.n	8008034 <_dtoa_r+0xabc>
 800810e:	462b      	mov	r3, r5
 8008110:	461d      	mov	r5, r3
 8008112:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8008116:	2a30      	cmp	r2, #48	; 0x30
 8008118:	d0fa      	beq.n	8008110 <_dtoa_r+0xb98>
 800811a:	e6dd      	b.n	8007ed8 <_dtoa_r+0x960>
 800811c:	9a00      	ldr	r2, [sp, #0]
 800811e:	429a      	cmp	r2, r3
 8008120:	d189      	bne.n	8008036 <_dtoa_r+0xabe>
 8008122:	f10b 0b01 	add.w	fp, fp, #1
 8008126:	2331      	movs	r3, #49	; 0x31
 8008128:	e796      	b.n	8008058 <_dtoa_r+0xae0>
 800812a:	4b0a      	ldr	r3, [pc, #40]	; (8008154 <_dtoa_r+0xbdc>)
 800812c:	f7ff ba99 	b.w	8007662 <_dtoa_r+0xea>
 8008130:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8008132:	2b00      	cmp	r3, #0
 8008134:	f47f aa6d 	bne.w	8007612 <_dtoa_r+0x9a>
 8008138:	4b07      	ldr	r3, [pc, #28]	; (8008158 <_dtoa_r+0xbe0>)
 800813a:	f7ff ba92 	b.w	8007662 <_dtoa_r+0xea>
 800813e:	9b01      	ldr	r3, [sp, #4]
 8008140:	2b00      	cmp	r3, #0
 8008142:	dcb5      	bgt.n	80080b0 <_dtoa_r+0xb38>
 8008144:	9b07      	ldr	r3, [sp, #28]
 8008146:	2b02      	cmp	r3, #2
 8008148:	f73f aeb1 	bgt.w	8007eae <_dtoa_r+0x936>
 800814c:	e7b0      	b.n	80080b0 <_dtoa_r+0xb38>
 800814e:	bf00      	nop
 8008150:	080093d0 	.word	0x080093d0
 8008154:	08009330 	.word	0x08009330
 8008158:	08009354 	.word	0x08009354

0800815c <_free_r>:
 800815c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800815e:	2900      	cmp	r1, #0
 8008160:	d044      	beq.n	80081ec <_free_r+0x90>
 8008162:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008166:	9001      	str	r0, [sp, #4]
 8008168:	2b00      	cmp	r3, #0
 800816a:	f1a1 0404 	sub.w	r4, r1, #4
 800816e:	bfb8      	it	lt
 8008170:	18e4      	addlt	r4, r4, r3
 8008172:	f000 f8e7 	bl	8008344 <__malloc_lock>
 8008176:	4a1e      	ldr	r2, [pc, #120]	; (80081f0 <_free_r+0x94>)
 8008178:	9801      	ldr	r0, [sp, #4]
 800817a:	6813      	ldr	r3, [r2, #0]
 800817c:	b933      	cbnz	r3, 800818c <_free_r+0x30>
 800817e:	6063      	str	r3, [r4, #4]
 8008180:	6014      	str	r4, [r2, #0]
 8008182:	b003      	add	sp, #12
 8008184:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8008188:	f000 b8e2 	b.w	8008350 <__malloc_unlock>
 800818c:	42a3      	cmp	r3, r4
 800818e:	d908      	bls.n	80081a2 <_free_r+0x46>
 8008190:	6825      	ldr	r5, [r4, #0]
 8008192:	1961      	adds	r1, r4, r5
 8008194:	428b      	cmp	r3, r1
 8008196:	bf01      	itttt	eq
 8008198:	6819      	ldreq	r1, [r3, #0]
 800819a:	685b      	ldreq	r3, [r3, #4]
 800819c:	1949      	addeq	r1, r1, r5
 800819e:	6021      	streq	r1, [r4, #0]
 80081a0:	e7ed      	b.n	800817e <_free_r+0x22>
 80081a2:	461a      	mov	r2, r3
 80081a4:	685b      	ldr	r3, [r3, #4]
 80081a6:	b10b      	cbz	r3, 80081ac <_free_r+0x50>
 80081a8:	42a3      	cmp	r3, r4
 80081aa:	d9fa      	bls.n	80081a2 <_free_r+0x46>
 80081ac:	6811      	ldr	r1, [r2, #0]
 80081ae:	1855      	adds	r5, r2, r1
 80081b0:	42a5      	cmp	r5, r4
 80081b2:	d10b      	bne.n	80081cc <_free_r+0x70>
 80081b4:	6824      	ldr	r4, [r4, #0]
 80081b6:	4421      	add	r1, r4
 80081b8:	1854      	adds	r4, r2, r1
 80081ba:	42a3      	cmp	r3, r4
 80081bc:	6011      	str	r1, [r2, #0]
 80081be:	d1e0      	bne.n	8008182 <_free_r+0x26>
 80081c0:	681c      	ldr	r4, [r3, #0]
 80081c2:	685b      	ldr	r3, [r3, #4]
 80081c4:	6053      	str	r3, [r2, #4]
 80081c6:	440c      	add	r4, r1
 80081c8:	6014      	str	r4, [r2, #0]
 80081ca:	e7da      	b.n	8008182 <_free_r+0x26>
 80081cc:	d902      	bls.n	80081d4 <_free_r+0x78>
 80081ce:	230c      	movs	r3, #12
 80081d0:	6003      	str	r3, [r0, #0]
 80081d2:	e7d6      	b.n	8008182 <_free_r+0x26>
 80081d4:	6825      	ldr	r5, [r4, #0]
 80081d6:	1961      	adds	r1, r4, r5
 80081d8:	428b      	cmp	r3, r1
 80081da:	bf04      	itt	eq
 80081dc:	6819      	ldreq	r1, [r3, #0]
 80081de:	685b      	ldreq	r3, [r3, #4]
 80081e0:	6063      	str	r3, [r4, #4]
 80081e2:	bf04      	itt	eq
 80081e4:	1949      	addeq	r1, r1, r5
 80081e6:	6021      	streq	r1, [r4, #0]
 80081e8:	6054      	str	r4, [r2, #4]
 80081ea:	e7ca      	b.n	8008182 <_free_r+0x26>
 80081ec:	b003      	add	sp, #12
 80081ee:	bd30      	pop	{r4, r5, pc}
 80081f0:	20000b18 	.word	0x20000b18

080081f4 <malloc>:
 80081f4:	4b02      	ldr	r3, [pc, #8]	; (8008200 <malloc+0xc>)
 80081f6:	4601      	mov	r1, r0
 80081f8:	6818      	ldr	r0, [r3, #0]
 80081fa:	f000 b823 	b.w	8008244 <_malloc_r>
 80081fe:	bf00      	nop
 8008200:	20000098 	.word	0x20000098

08008204 <sbrk_aligned>:
 8008204:	b570      	push	{r4, r5, r6, lr}
 8008206:	4e0e      	ldr	r6, [pc, #56]	; (8008240 <sbrk_aligned+0x3c>)
 8008208:	460c      	mov	r4, r1
 800820a:	6831      	ldr	r1, [r6, #0]
 800820c:	4605      	mov	r5, r0
 800820e:	b911      	cbnz	r1, 8008216 <sbrk_aligned+0x12>
 8008210:	f000 fea8 	bl	8008f64 <_sbrk_r>
 8008214:	6030      	str	r0, [r6, #0]
 8008216:	4621      	mov	r1, r4
 8008218:	4628      	mov	r0, r5
 800821a:	f000 fea3 	bl	8008f64 <_sbrk_r>
 800821e:	1c43      	adds	r3, r0, #1
 8008220:	d00a      	beq.n	8008238 <sbrk_aligned+0x34>
 8008222:	1cc4      	adds	r4, r0, #3
 8008224:	f024 0403 	bic.w	r4, r4, #3
 8008228:	42a0      	cmp	r0, r4
 800822a:	d007      	beq.n	800823c <sbrk_aligned+0x38>
 800822c:	1a21      	subs	r1, r4, r0
 800822e:	4628      	mov	r0, r5
 8008230:	f000 fe98 	bl	8008f64 <_sbrk_r>
 8008234:	3001      	adds	r0, #1
 8008236:	d101      	bne.n	800823c <sbrk_aligned+0x38>
 8008238:	f04f 34ff 	mov.w	r4, #4294967295
 800823c:	4620      	mov	r0, r4
 800823e:	bd70      	pop	{r4, r5, r6, pc}
 8008240:	20000b1c 	.word	0x20000b1c

08008244 <_malloc_r>:
 8008244:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008248:	1ccd      	adds	r5, r1, #3
 800824a:	f025 0503 	bic.w	r5, r5, #3
 800824e:	3508      	adds	r5, #8
 8008250:	2d0c      	cmp	r5, #12
 8008252:	bf38      	it	cc
 8008254:	250c      	movcc	r5, #12
 8008256:	2d00      	cmp	r5, #0
 8008258:	4607      	mov	r7, r0
 800825a:	db01      	blt.n	8008260 <_malloc_r+0x1c>
 800825c:	42a9      	cmp	r1, r5
 800825e:	d905      	bls.n	800826c <_malloc_r+0x28>
 8008260:	230c      	movs	r3, #12
 8008262:	603b      	str	r3, [r7, #0]
 8008264:	2600      	movs	r6, #0
 8008266:	4630      	mov	r0, r6
 8008268:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800826c:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 8008340 <_malloc_r+0xfc>
 8008270:	f000 f868 	bl	8008344 <__malloc_lock>
 8008274:	f8d8 3000 	ldr.w	r3, [r8]
 8008278:	461c      	mov	r4, r3
 800827a:	bb5c      	cbnz	r4, 80082d4 <_malloc_r+0x90>
 800827c:	4629      	mov	r1, r5
 800827e:	4638      	mov	r0, r7
 8008280:	f7ff ffc0 	bl	8008204 <sbrk_aligned>
 8008284:	1c43      	adds	r3, r0, #1
 8008286:	4604      	mov	r4, r0
 8008288:	d155      	bne.n	8008336 <_malloc_r+0xf2>
 800828a:	f8d8 4000 	ldr.w	r4, [r8]
 800828e:	4626      	mov	r6, r4
 8008290:	2e00      	cmp	r6, #0
 8008292:	d145      	bne.n	8008320 <_malloc_r+0xdc>
 8008294:	2c00      	cmp	r4, #0
 8008296:	d048      	beq.n	800832a <_malloc_r+0xe6>
 8008298:	6823      	ldr	r3, [r4, #0]
 800829a:	4631      	mov	r1, r6
 800829c:	4638      	mov	r0, r7
 800829e:	eb04 0903 	add.w	r9, r4, r3
 80082a2:	f000 fe5f 	bl	8008f64 <_sbrk_r>
 80082a6:	4581      	cmp	r9, r0
 80082a8:	d13f      	bne.n	800832a <_malloc_r+0xe6>
 80082aa:	6821      	ldr	r1, [r4, #0]
 80082ac:	1a6d      	subs	r5, r5, r1
 80082ae:	4629      	mov	r1, r5
 80082b0:	4638      	mov	r0, r7
 80082b2:	f7ff ffa7 	bl	8008204 <sbrk_aligned>
 80082b6:	3001      	adds	r0, #1
 80082b8:	d037      	beq.n	800832a <_malloc_r+0xe6>
 80082ba:	6823      	ldr	r3, [r4, #0]
 80082bc:	442b      	add	r3, r5
 80082be:	6023      	str	r3, [r4, #0]
 80082c0:	f8d8 3000 	ldr.w	r3, [r8]
 80082c4:	2b00      	cmp	r3, #0
 80082c6:	d038      	beq.n	800833a <_malloc_r+0xf6>
 80082c8:	685a      	ldr	r2, [r3, #4]
 80082ca:	42a2      	cmp	r2, r4
 80082cc:	d12b      	bne.n	8008326 <_malloc_r+0xe2>
 80082ce:	2200      	movs	r2, #0
 80082d0:	605a      	str	r2, [r3, #4]
 80082d2:	e00f      	b.n	80082f4 <_malloc_r+0xb0>
 80082d4:	6822      	ldr	r2, [r4, #0]
 80082d6:	1b52      	subs	r2, r2, r5
 80082d8:	d41f      	bmi.n	800831a <_malloc_r+0xd6>
 80082da:	2a0b      	cmp	r2, #11
 80082dc:	d917      	bls.n	800830e <_malloc_r+0xca>
 80082de:	1961      	adds	r1, r4, r5
 80082e0:	42a3      	cmp	r3, r4
 80082e2:	6025      	str	r5, [r4, #0]
 80082e4:	bf18      	it	ne
 80082e6:	6059      	strne	r1, [r3, #4]
 80082e8:	6863      	ldr	r3, [r4, #4]
 80082ea:	bf08      	it	eq
 80082ec:	f8c8 1000 	streq.w	r1, [r8]
 80082f0:	5162      	str	r2, [r4, r5]
 80082f2:	604b      	str	r3, [r1, #4]
 80082f4:	4638      	mov	r0, r7
 80082f6:	f104 060b 	add.w	r6, r4, #11
 80082fa:	f000 f829 	bl	8008350 <__malloc_unlock>
 80082fe:	f026 0607 	bic.w	r6, r6, #7
 8008302:	1d23      	adds	r3, r4, #4
 8008304:	1af2      	subs	r2, r6, r3
 8008306:	d0ae      	beq.n	8008266 <_malloc_r+0x22>
 8008308:	1b9b      	subs	r3, r3, r6
 800830a:	50a3      	str	r3, [r4, r2]
 800830c:	e7ab      	b.n	8008266 <_malloc_r+0x22>
 800830e:	42a3      	cmp	r3, r4
 8008310:	6862      	ldr	r2, [r4, #4]
 8008312:	d1dd      	bne.n	80082d0 <_malloc_r+0x8c>
 8008314:	f8c8 2000 	str.w	r2, [r8]
 8008318:	e7ec      	b.n	80082f4 <_malloc_r+0xb0>
 800831a:	4623      	mov	r3, r4
 800831c:	6864      	ldr	r4, [r4, #4]
 800831e:	e7ac      	b.n	800827a <_malloc_r+0x36>
 8008320:	4634      	mov	r4, r6
 8008322:	6876      	ldr	r6, [r6, #4]
 8008324:	e7b4      	b.n	8008290 <_malloc_r+0x4c>
 8008326:	4613      	mov	r3, r2
 8008328:	e7cc      	b.n	80082c4 <_malloc_r+0x80>
 800832a:	230c      	movs	r3, #12
 800832c:	603b      	str	r3, [r7, #0]
 800832e:	4638      	mov	r0, r7
 8008330:	f000 f80e 	bl	8008350 <__malloc_unlock>
 8008334:	e797      	b.n	8008266 <_malloc_r+0x22>
 8008336:	6025      	str	r5, [r4, #0]
 8008338:	e7dc      	b.n	80082f4 <_malloc_r+0xb0>
 800833a:	605b      	str	r3, [r3, #4]
 800833c:	deff      	udf	#255	; 0xff
 800833e:	bf00      	nop
 8008340:	20000b18 	.word	0x20000b18

08008344 <__malloc_lock>:
 8008344:	4801      	ldr	r0, [pc, #4]	; (800834c <__malloc_lock+0x8>)
 8008346:	f7ff b87c 	b.w	8007442 <__retarget_lock_acquire_recursive>
 800834a:	bf00      	nop
 800834c:	20000b14 	.word	0x20000b14

08008350 <__malloc_unlock>:
 8008350:	4801      	ldr	r0, [pc, #4]	; (8008358 <__malloc_unlock+0x8>)
 8008352:	f7ff b877 	b.w	8007444 <__retarget_lock_release_recursive>
 8008356:	bf00      	nop
 8008358:	20000b14 	.word	0x20000b14

0800835c <_Balloc>:
 800835c:	b570      	push	{r4, r5, r6, lr}
 800835e:	69c6      	ldr	r6, [r0, #28]
 8008360:	4604      	mov	r4, r0
 8008362:	460d      	mov	r5, r1
 8008364:	b976      	cbnz	r6, 8008384 <_Balloc+0x28>
 8008366:	2010      	movs	r0, #16
 8008368:	f7ff ff44 	bl	80081f4 <malloc>
 800836c:	4602      	mov	r2, r0
 800836e:	61e0      	str	r0, [r4, #28]
 8008370:	b920      	cbnz	r0, 800837c <_Balloc+0x20>
 8008372:	4b18      	ldr	r3, [pc, #96]	; (80083d4 <_Balloc+0x78>)
 8008374:	4818      	ldr	r0, [pc, #96]	; (80083d8 <_Balloc+0x7c>)
 8008376:	216b      	movs	r1, #107	; 0x6b
 8008378:	f000 fe04 	bl	8008f84 <__assert_func>
 800837c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8008380:	6006      	str	r6, [r0, #0]
 8008382:	60c6      	str	r6, [r0, #12]
 8008384:	69e6      	ldr	r6, [r4, #28]
 8008386:	68f3      	ldr	r3, [r6, #12]
 8008388:	b183      	cbz	r3, 80083ac <_Balloc+0x50>
 800838a:	69e3      	ldr	r3, [r4, #28]
 800838c:	68db      	ldr	r3, [r3, #12]
 800838e:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8008392:	b9b8      	cbnz	r0, 80083c4 <_Balloc+0x68>
 8008394:	2101      	movs	r1, #1
 8008396:	fa01 f605 	lsl.w	r6, r1, r5
 800839a:	1d72      	adds	r2, r6, #5
 800839c:	0092      	lsls	r2, r2, #2
 800839e:	4620      	mov	r0, r4
 80083a0:	f000 fe0e 	bl	8008fc0 <_calloc_r>
 80083a4:	b160      	cbz	r0, 80083c0 <_Balloc+0x64>
 80083a6:	e9c0 5601 	strd	r5, r6, [r0, #4]
 80083aa:	e00e      	b.n	80083ca <_Balloc+0x6e>
 80083ac:	2221      	movs	r2, #33	; 0x21
 80083ae:	2104      	movs	r1, #4
 80083b0:	4620      	mov	r0, r4
 80083b2:	f000 fe05 	bl	8008fc0 <_calloc_r>
 80083b6:	69e3      	ldr	r3, [r4, #28]
 80083b8:	60f0      	str	r0, [r6, #12]
 80083ba:	68db      	ldr	r3, [r3, #12]
 80083bc:	2b00      	cmp	r3, #0
 80083be:	d1e4      	bne.n	800838a <_Balloc+0x2e>
 80083c0:	2000      	movs	r0, #0
 80083c2:	bd70      	pop	{r4, r5, r6, pc}
 80083c4:	6802      	ldr	r2, [r0, #0]
 80083c6:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 80083ca:	2300      	movs	r3, #0
 80083cc:	e9c0 3303 	strd	r3, r3, [r0, #12]
 80083d0:	e7f7      	b.n	80083c2 <_Balloc+0x66>
 80083d2:	bf00      	nop
 80083d4:	08009361 	.word	0x08009361
 80083d8:	080093e1 	.word	0x080093e1

080083dc <_Bfree>:
 80083dc:	b570      	push	{r4, r5, r6, lr}
 80083de:	69c6      	ldr	r6, [r0, #28]
 80083e0:	4605      	mov	r5, r0
 80083e2:	460c      	mov	r4, r1
 80083e4:	b976      	cbnz	r6, 8008404 <_Bfree+0x28>
 80083e6:	2010      	movs	r0, #16
 80083e8:	f7ff ff04 	bl	80081f4 <malloc>
 80083ec:	4602      	mov	r2, r0
 80083ee:	61e8      	str	r0, [r5, #28]
 80083f0:	b920      	cbnz	r0, 80083fc <_Bfree+0x20>
 80083f2:	4b09      	ldr	r3, [pc, #36]	; (8008418 <_Bfree+0x3c>)
 80083f4:	4809      	ldr	r0, [pc, #36]	; (800841c <_Bfree+0x40>)
 80083f6:	218f      	movs	r1, #143	; 0x8f
 80083f8:	f000 fdc4 	bl	8008f84 <__assert_func>
 80083fc:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8008400:	6006      	str	r6, [r0, #0]
 8008402:	60c6      	str	r6, [r0, #12]
 8008404:	b13c      	cbz	r4, 8008416 <_Bfree+0x3a>
 8008406:	69eb      	ldr	r3, [r5, #28]
 8008408:	6862      	ldr	r2, [r4, #4]
 800840a:	68db      	ldr	r3, [r3, #12]
 800840c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8008410:	6021      	str	r1, [r4, #0]
 8008412:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8008416:	bd70      	pop	{r4, r5, r6, pc}
 8008418:	08009361 	.word	0x08009361
 800841c:	080093e1 	.word	0x080093e1

08008420 <__multadd>:
 8008420:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008424:	690d      	ldr	r5, [r1, #16]
 8008426:	4607      	mov	r7, r0
 8008428:	460c      	mov	r4, r1
 800842a:	461e      	mov	r6, r3
 800842c:	f101 0c14 	add.w	ip, r1, #20
 8008430:	2000      	movs	r0, #0
 8008432:	f8dc 3000 	ldr.w	r3, [ip]
 8008436:	b299      	uxth	r1, r3
 8008438:	fb02 6101 	mla	r1, r2, r1, r6
 800843c:	0c1e      	lsrs	r6, r3, #16
 800843e:	0c0b      	lsrs	r3, r1, #16
 8008440:	fb02 3306 	mla	r3, r2, r6, r3
 8008444:	b289      	uxth	r1, r1
 8008446:	3001      	adds	r0, #1
 8008448:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800844c:	4285      	cmp	r5, r0
 800844e:	f84c 1b04 	str.w	r1, [ip], #4
 8008452:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8008456:	dcec      	bgt.n	8008432 <__multadd+0x12>
 8008458:	b30e      	cbz	r6, 800849e <__multadd+0x7e>
 800845a:	68a3      	ldr	r3, [r4, #8]
 800845c:	42ab      	cmp	r3, r5
 800845e:	dc19      	bgt.n	8008494 <__multadd+0x74>
 8008460:	6861      	ldr	r1, [r4, #4]
 8008462:	4638      	mov	r0, r7
 8008464:	3101      	adds	r1, #1
 8008466:	f7ff ff79 	bl	800835c <_Balloc>
 800846a:	4680      	mov	r8, r0
 800846c:	b928      	cbnz	r0, 800847a <__multadd+0x5a>
 800846e:	4602      	mov	r2, r0
 8008470:	4b0c      	ldr	r3, [pc, #48]	; (80084a4 <__multadd+0x84>)
 8008472:	480d      	ldr	r0, [pc, #52]	; (80084a8 <__multadd+0x88>)
 8008474:	21ba      	movs	r1, #186	; 0xba
 8008476:	f000 fd85 	bl	8008f84 <__assert_func>
 800847a:	6922      	ldr	r2, [r4, #16]
 800847c:	3202      	adds	r2, #2
 800847e:	f104 010c 	add.w	r1, r4, #12
 8008482:	0092      	lsls	r2, r2, #2
 8008484:	300c      	adds	r0, #12
 8008486:	f7fe ffde 	bl	8007446 <memcpy>
 800848a:	4621      	mov	r1, r4
 800848c:	4638      	mov	r0, r7
 800848e:	f7ff ffa5 	bl	80083dc <_Bfree>
 8008492:	4644      	mov	r4, r8
 8008494:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8008498:	3501      	adds	r5, #1
 800849a:	615e      	str	r6, [r3, #20]
 800849c:	6125      	str	r5, [r4, #16]
 800849e:	4620      	mov	r0, r4
 80084a0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80084a4:	080093d0 	.word	0x080093d0
 80084a8:	080093e1 	.word	0x080093e1

080084ac <__hi0bits>:
 80084ac:	0c03      	lsrs	r3, r0, #16
 80084ae:	041b      	lsls	r3, r3, #16
 80084b0:	b9d3      	cbnz	r3, 80084e8 <__hi0bits+0x3c>
 80084b2:	0400      	lsls	r0, r0, #16
 80084b4:	2310      	movs	r3, #16
 80084b6:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 80084ba:	bf04      	itt	eq
 80084bc:	0200      	lsleq	r0, r0, #8
 80084be:	3308      	addeq	r3, #8
 80084c0:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 80084c4:	bf04      	itt	eq
 80084c6:	0100      	lsleq	r0, r0, #4
 80084c8:	3304      	addeq	r3, #4
 80084ca:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 80084ce:	bf04      	itt	eq
 80084d0:	0080      	lsleq	r0, r0, #2
 80084d2:	3302      	addeq	r3, #2
 80084d4:	2800      	cmp	r0, #0
 80084d6:	db05      	blt.n	80084e4 <__hi0bits+0x38>
 80084d8:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 80084dc:	f103 0301 	add.w	r3, r3, #1
 80084e0:	bf08      	it	eq
 80084e2:	2320      	moveq	r3, #32
 80084e4:	4618      	mov	r0, r3
 80084e6:	4770      	bx	lr
 80084e8:	2300      	movs	r3, #0
 80084ea:	e7e4      	b.n	80084b6 <__hi0bits+0xa>

080084ec <__lo0bits>:
 80084ec:	6803      	ldr	r3, [r0, #0]
 80084ee:	f013 0207 	ands.w	r2, r3, #7
 80084f2:	d00c      	beq.n	800850e <__lo0bits+0x22>
 80084f4:	07d9      	lsls	r1, r3, #31
 80084f6:	d422      	bmi.n	800853e <__lo0bits+0x52>
 80084f8:	079a      	lsls	r2, r3, #30
 80084fa:	bf49      	itett	mi
 80084fc:	085b      	lsrmi	r3, r3, #1
 80084fe:	089b      	lsrpl	r3, r3, #2
 8008500:	6003      	strmi	r3, [r0, #0]
 8008502:	2201      	movmi	r2, #1
 8008504:	bf5c      	itt	pl
 8008506:	6003      	strpl	r3, [r0, #0]
 8008508:	2202      	movpl	r2, #2
 800850a:	4610      	mov	r0, r2
 800850c:	4770      	bx	lr
 800850e:	b299      	uxth	r1, r3
 8008510:	b909      	cbnz	r1, 8008516 <__lo0bits+0x2a>
 8008512:	0c1b      	lsrs	r3, r3, #16
 8008514:	2210      	movs	r2, #16
 8008516:	b2d9      	uxtb	r1, r3
 8008518:	b909      	cbnz	r1, 800851e <__lo0bits+0x32>
 800851a:	3208      	adds	r2, #8
 800851c:	0a1b      	lsrs	r3, r3, #8
 800851e:	0719      	lsls	r1, r3, #28
 8008520:	bf04      	itt	eq
 8008522:	091b      	lsreq	r3, r3, #4
 8008524:	3204      	addeq	r2, #4
 8008526:	0799      	lsls	r1, r3, #30
 8008528:	bf04      	itt	eq
 800852a:	089b      	lsreq	r3, r3, #2
 800852c:	3202      	addeq	r2, #2
 800852e:	07d9      	lsls	r1, r3, #31
 8008530:	d403      	bmi.n	800853a <__lo0bits+0x4e>
 8008532:	085b      	lsrs	r3, r3, #1
 8008534:	f102 0201 	add.w	r2, r2, #1
 8008538:	d003      	beq.n	8008542 <__lo0bits+0x56>
 800853a:	6003      	str	r3, [r0, #0]
 800853c:	e7e5      	b.n	800850a <__lo0bits+0x1e>
 800853e:	2200      	movs	r2, #0
 8008540:	e7e3      	b.n	800850a <__lo0bits+0x1e>
 8008542:	2220      	movs	r2, #32
 8008544:	e7e1      	b.n	800850a <__lo0bits+0x1e>
	...

08008548 <__i2b>:
 8008548:	b510      	push	{r4, lr}
 800854a:	460c      	mov	r4, r1
 800854c:	2101      	movs	r1, #1
 800854e:	f7ff ff05 	bl	800835c <_Balloc>
 8008552:	4602      	mov	r2, r0
 8008554:	b928      	cbnz	r0, 8008562 <__i2b+0x1a>
 8008556:	4b05      	ldr	r3, [pc, #20]	; (800856c <__i2b+0x24>)
 8008558:	4805      	ldr	r0, [pc, #20]	; (8008570 <__i2b+0x28>)
 800855a:	f240 1145 	movw	r1, #325	; 0x145
 800855e:	f000 fd11 	bl	8008f84 <__assert_func>
 8008562:	2301      	movs	r3, #1
 8008564:	6144      	str	r4, [r0, #20]
 8008566:	6103      	str	r3, [r0, #16]
 8008568:	bd10      	pop	{r4, pc}
 800856a:	bf00      	nop
 800856c:	080093d0 	.word	0x080093d0
 8008570:	080093e1 	.word	0x080093e1

08008574 <__multiply>:
 8008574:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008578:	4691      	mov	r9, r2
 800857a:	690a      	ldr	r2, [r1, #16]
 800857c:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8008580:	429a      	cmp	r2, r3
 8008582:	bfb8      	it	lt
 8008584:	460b      	movlt	r3, r1
 8008586:	460c      	mov	r4, r1
 8008588:	bfbc      	itt	lt
 800858a:	464c      	movlt	r4, r9
 800858c:	4699      	movlt	r9, r3
 800858e:	6927      	ldr	r7, [r4, #16]
 8008590:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8008594:	68a3      	ldr	r3, [r4, #8]
 8008596:	6861      	ldr	r1, [r4, #4]
 8008598:	eb07 060a 	add.w	r6, r7, sl
 800859c:	42b3      	cmp	r3, r6
 800859e:	b085      	sub	sp, #20
 80085a0:	bfb8      	it	lt
 80085a2:	3101      	addlt	r1, #1
 80085a4:	f7ff feda 	bl	800835c <_Balloc>
 80085a8:	b930      	cbnz	r0, 80085b8 <__multiply+0x44>
 80085aa:	4602      	mov	r2, r0
 80085ac:	4b44      	ldr	r3, [pc, #272]	; (80086c0 <__multiply+0x14c>)
 80085ae:	4845      	ldr	r0, [pc, #276]	; (80086c4 <__multiply+0x150>)
 80085b0:	f44f 71b1 	mov.w	r1, #354	; 0x162
 80085b4:	f000 fce6 	bl	8008f84 <__assert_func>
 80085b8:	f100 0514 	add.w	r5, r0, #20
 80085bc:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 80085c0:	462b      	mov	r3, r5
 80085c2:	2200      	movs	r2, #0
 80085c4:	4543      	cmp	r3, r8
 80085c6:	d321      	bcc.n	800860c <__multiply+0x98>
 80085c8:	f104 0314 	add.w	r3, r4, #20
 80085cc:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 80085d0:	f109 0314 	add.w	r3, r9, #20
 80085d4:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 80085d8:	9202      	str	r2, [sp, #8]
 80085da:	1b3a      	subs	r2, r7, r4
 80085dc:	3a15      	subs	r2, #21
 80085de:	f022 0203 	bic.w	r2, r2, #3
 80085e2:	3204      	adds	r2, #4
 80085e4:	f104 0115 	add.w	r1, r4, #21
 80085e8:	428f      	cmp	r7, r1
 80085ea:	bf38      	it	cc
 80085ec:	2204      	movcc	r2, #4
 80085ee:	9201      	str	r2, [sp, #4]
 80085f0:	9a02      	ldr	r2, [sp, #8]
 80085f2:	9303      	str	r3, [sp, #12]
 80085f4:	429a      	cmp	r2, r3
 80085f6:	d80c      	bhi.n	8008612 <__multiply+0x9e>
 80085f8:	2e00      	cmp	r6, #0
 80085fa:	dd03      	ble.n	8008604 <__multiply+0x90>
 80085fc:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8008600:	2b00      	cmp	r3, #0
 8008602:	d05b      	beq.n	80086bc <__multiply+0x148>
 8008604:	6106      	str	r6, [r0, #16]
 8008606:	b005      	add	sp, #20
 8008608:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800860c:	f843 2b04 	str.w	r2, [r3], #4
 8008610:	e7d8      	b.n	80085c4 <__multiply+0x50>
 8008612:	f8b3 a000 	ldrh.w	sl, [r3]
 8008616:	f1ba 0f00 	cmp.w	sl, #0
 800861a:	d024      	beq.n	8008666 <__multiply+0xf2>
 800861c:	f104 0e14 	add.w	lr, r4, #20
 8008620:	46a9      	mov	r9, r5
 8008622:	f04f 0c00 	mov.w	ip, #0
 8008626:	f85e 2b04 	ldr.w	r2, [lr], #4
 800862a:	f8d9 1000 	ldr.w	r1, [r9]
 800862e:	fa1f fb82 	uxth.w	fp, r2
 8008632:	b289      	uxth	r1, r1
 8008634:	fb0a 110b 	mla	r1, sl, fp, r1
 8008638:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 800863c:	f8d9 2000 	ldr.w	r2, [r9]
 8008640:	4461      	add	r1, ip
 8008642:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8008646:	fb0a c20b 	mla	r2, sl, fp, ip
 800864a:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800864e:	b289      	uxth	r1, r1
 8008650:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8008654:	4577      	cmp	r7, lr
 8008656:	f849 1b04 	str.w	r1, [r9], #4
 800865a:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800865e:	d8e2      	bhi.n	8008626 <__multiply+0xb2>
 8008660:	9a01      	ldr	r2, [sp, #4]
 8008662:	f845 c002 	str.w	ip, [r5, r2]
 8008666:	9a03      	ldr	r2, [sp, #12]
 8008668:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800866c:	3304      	adds	r3, #4
 800866e:	f1b9 0f00 	cmp.w	r9, #0
 8008672:	d021      	beq.n	80086b8 <__multiply+0x144>
 8008674:	6829      	ldr	r1, [r5, #0]
 8008676:	f104 0c14 	add.w	ip, r4, #20
 800867a:	46ae      	mov	lr, r5
 800867c:	f04f 0a00 	mov.w	sl, #0
 8008680:	f8bc b000 	ldrh.w	fp, [ip]
 8008684:	f8be 2002 	ldrh.w	r2, [lr, #2]
 8008688:	fb09 220b 	mla	r2, r9, fp, r2
 800868c:	4452      	add	r2, sl
 800868e:	b289      	uxth	r1, r1
 8008690:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8008694:	f84e 1b04 	str.w	r1, [lr], #4
 8008698:	f85c 1b04 	ldr.w	r1, [ip], #4
 800869c:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 80086a0:	f8be 1000 	ldrh.w	r1, [lr]
 80086a4:	fb09 110a 	mla	r1, r9, sl, r1
 80086a8:	eb01 4112 	add.w	r1, r1, r2, lsr #16
 80086ac:	4567      	cmp	r7, ip
 80086ae:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 80086b2:	d8e5      	bhi.n	8008680 <__multiply+0x10c>
 80086b4:	9a01      	ldr	r2, [sp, #4]
 80086b6:	50a9      	str	r1, [r5, r2]
 80086b8:	3504      	adds	r5, #4
 80086ba:	e799      	b.n	80085f0 <__multiply+0x7c>
 80086bc:	3e01      	subs	r6, #1
 80086be:	e79b      	b.n	80085f8 <__multiply+0x84>
 80086c0:	080093d0 	.word	0x080093d0
 80086c4:	080093e1 	.word	0x080093e1

080086c8 <__pow5mult>:
 80086c8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80086cc:	4615      	mov	r5, r2
 80086ce:	f012 0203 	ands.w	r2, r2, #3
 80086d2:	4606      	mov	r6, r0
 80086d4:	460f      	mov	r7, r1
 80086d6:	d007      	beq.n	80086e8 <__pow5mult+0x20>
 80086d8:	4c25      	ldr	r4, [pc, #148]	; (8008770 <__pow5mult+0xa8>)
 80086da:	3a01      	subs	r2, #1
 80086dc:	2300      	movs	r3, #0
 80086de:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 80086e2:	f7ff fe9d 	bl	8008420 <__multadd>
 80086e6:	4607      	mov	r7, r0
 80086e8:	10ad      	asrs	r5, r5, #2
 80086ea:	d03d      	beq.n	8008768 <__pow5mult+0xa0>
 80086ec:	69f4      	ldr	r4, [r6, #28]
 80086ee:	b97c      	cbnz	r4, 8008710 <__pow5mult+0x48>
 80086f0:	2010      	movs	r0, #16
 80086f2:	f7ff fd7f 	bl	80081f4 <malloc>
 80086f6:	4602      	mov	r2, r0
 80086f8:	61f0      	str	r0, [r6, #28]
 80086fa:	b928      	cbnz	r0, 8008708 <__pow5mult+0x40>
 80086fc:	4b1d      	ldr	r3, [pc, #116]	; (8008774 <__pow5mult+0xac>)
 80086fe:	481e      	ldr	r0, [pc, #120]	; (8008778 <__pow5mult+0xb0>)
 8008700:	f240 11b3 	movw	r1, #435	; 0x1b3
 8008704:	f000 fc3e 	bl	8008f84 <__assert_func>
 8008708:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800870c:	6004      	str	r4, [r0, #0]
 800870e:	60c4      	str	r4, [r0, #12]
 8008710:	f8d6 801c 	ldr.w	r8, [r6, #28]
 8008714:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8008718:	b94c      	cbnz	r4, 800872e <__pow5mult+0x66>
 800871a:	f240 2171 	movw	r1, #625	; 0x271
 800871e:	4630      	mov	r0, r6
 8008720:	f7ff ff12 	bl	8008548 <__i2b>
 8008724:	2300      	movs	r3, #0
 8008726:	f8c8 0008 	str.w	r0, [r8, #8]
 800872a:	4604      	mov	r4, r0
 800872c:	6003      	str	r3, [r0, #0]
 800872e:	f04f 0900 	mov.w	r9, #0
 8008732:	07eb      	lsls	r3, r5, #31
 8008734:	d50a      	bpl.n	800874c <__pow5mult+0x84>
 8008736:	4639      	mov	r1, r7
 8008738:	4622      	mov	r2, r4
 800873a:	4630      	mov	r0, r6
 800873c:	f7ff ff1a 	bl	8008574 <__multiply>
 8008740:	4639      	mov	r1, r7
 8008742:	4680      	mov	r8, r0
 8008744:	4630      	mov	r0, r6
 8008746:	f7ff fe49 	bl	80083dc <_Bfree>
 800874a:	4647      	mov	r7, r8
 800874c:	106d      	asrs	r5, r5, #1
 800874e:	d00b      	beq.n	8008768 <__pow5mult+0xa0>
 8008750:	6820      	ldr	r0, [r4, #0]
 8008752:	b938      	cbnz	r0, 8008764 <__pow5mult+0x9c>
 8008754:	4622      	mov	r2, r4
 8008756:	4621      	mov	r1, r4
 8008758:	4630      	mov	r0, r6
 800875a:	f7ff ff0b 	bl	8008574 <__multiply>
 800875e:	6020      	str	r0, [r4, #0]
 8008760:	f8c0 9000 	str.w	r9, [r0]
 8008764:	4604      	mov	r4, r0
 8008766:	e7e4      	b.n	8008732 <__pow5mult+0x6a>
 8008768:	4638      	mov	r0, r7
 800876a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800876e:	bf00      	nop
 8008770:	08009530 	.word	0x08009530
 8008774:	08009361 	.word	0x08009361
 8008778:	080093e1 	.word	0x080093e1

0800877c <__lshift>:
 800877c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008780:	460c      	mov	r4, r1
 8008782:	6849      	ldr	r1, [r1, #4]
 8008784:	6923      	ldr	r3, [r4, #16]
 8008786:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800878a:	68a3      	ldr	r3, [r4, #8]
 800878c:	4607      	mov	r7, r0
 800878e:	4691      	mov	r9, r2
 8008790:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8008794:	f108 0601 	add.w	r6, r8, #1
 8008798:	42b3      	cmp	r3, r6
 800879a:	db0b      	blt.n	80087b4 <__lshift+0x38>
 800879c:	4638      	mov	r0, r7
 800879e:	f7ff fddd 	bl	800835c <_Balloc>
 80087a2:	4605      	mov	r5, r0
 80087a4:	b948      	cbnz	r0, 80087ba <__lshift+0x3e>
 80087a6:	4602      	mov	r2, r0
 80087a8:	4b28      	ldr	r3, [pc, #160]	; (800884c <__lshift+0xd0>)
 80087aa:	4829      	ldr	r0, [pc, #164]	; (8008850 <__lshift+0xd4>)
 80087ac:	f44f 71ef 	mov.w	r1, #478	; 0x1de
 80087b0:	f000 fbe8 	bl	8008f84 <__assert_func>
 80087b4:	3101      	adds	r1, #1
 80087b6:	005b      	lsls	r3, r3, #1
 80087b8:	e7ee      	b.n	8008798 <__lshift+0x1c>
 80087ba:	2300      	movs	r3, #0
 80087bc:	f100 0114 	add.w	r1, r0, #20
 80087c0:	f100 0210 	add.w	r2, r0, #16
 80087c4:	4618      	mov	r0, r3
 80087c6:	4553      	cmp	r3, sl
 80087c8:	db33      	blt.n	8008832 <__lshift+0xb6>
 80087ca:	6920      	ldr	r0, [r4, #16]
 80087cc:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 80087d0:	f104 0314 	add.w	r3, r4, #20
 80087d4:	f019 091f 	ands.w	r9, r9, #31
 80087d8:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 80087dc:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 80087e0:	d02b      	beq.n	800883a <__lshift+0xbe>
 80087e2:	f1c9 0e20 	rsb	lr, r9, #32
 80087e6:	468a      	mov	sl, r1
 80087e8:	2200      	movs	r2, #0
 80087ea:	6818      	ldr	r0, [r3, #0]
 80087ec:	fa00 f009 	lsl.w	r0, r0, r9
 80087f0:	4310      	orrs	r0, r2
 80087f2:	f84a 0b04 	str.w	r0, [sl], #4
 80087f6:	f853 2b04 	ldr.w	r2, [r3], #4
 80087fa:	459c      	cmp	ip, r3
 80087fc:	fa22 f20e 	lsr.w	r2, r2, lr
 8008800:	d8f3      	bhi.n	80087ea <__lshift+0x6e>
 8008802:	ebac 0304 	sub.w	r3, ip, r4
 8008806:	3b15      	subs	r3, #21
 8008808:	f023 0303 	bic.w	r3, r3, #3
 800880c:	3304      	adds	r3, #4
 800880e:	f104 0015 	add.w	r0, r4, #21
 8008812:	4584      	cmp	ip, r0
 8008814:	bf38      	it	cc
 8008816:	2304      	movcc	r3, #4
 8008818:	50ca      	str	r2, [r1, r3]
 800881a:	b10a      	cbz	r2, 8008820 <__lshift+0xa4>
 800881c:	f108 0602 	add.w	r6, r8, #2
 8008820:	3e01      	subs	r6, #1
 8008822:	4638      	mov	r0, r7
 8008824:	612e      	str	r6, [r5, #16]
 8008826:	4621      	mov	r1, r4
 8008828:	f7ff fdd8 	bl	80083dc <_Bfree>
 800882c:	4628      	mov	r0, r5
 800882e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008832:	f842 0f04 	str.w	r0, [r2, #4]!
 8008836:	3301      	adds	r3, #1
 8008838:	e7c5      	b.n	80087c6 <__lshift+0x4a>
 800883a:	3904      	subs	r1, #4
 800883c:	f853 2b04 	ldr.w	r2, [r3], #4
 8008840:	f841 2f04 	str.w	r2, [r1, #4]!
 8008844:	459c      	cmp	ip, r3
 8008846:	d8f9      	bhi.n	800883c <__lshift+0xc0>
 8008848:	e7ea      	b.n	8008820 <__lshift+0xa4>
 800884a:	bf00      	nop
 800884c:	080093d0 	.word	0x080093d0
 8008850:	080093e1 	.word	0x080093e1

08008854 <__mcmp>:
 8008854:	b530      	push	{r4, r5, lr}
 8008856:	6902      	ldr	r2, [r0, #16]
 8008858:	690c      	ldr	r4, [r1, #16]
 800885a:	1b12      	subs	r2, r2, r4
 800885c:	d10e      	bne.n	800887c <__mcmp+0x28>
 800885e:	f100 0314 	add.w	r3, r0, #20
 8008862:	3114      	adds	r1, #20
 8008864:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 8008868:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 800886c:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 8008870:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 8008874:	42a5      	cmp	r5, r4
 8008876:	d003      	beq.n	8008880 <__mcmp+0x2c>
 8008878:	d305      	bcc.n	8008886 <__mcmp+0x32>
 800887a:	2201      	movs	r2, #1
 800887c:	4610      	mov	r0, r2
 800887e:	bd30      	pop	{r4, r5, pc}
 8008880:	4283      	cmp	r3, r0
 8008882:	d3f3      	bcc.n	800886c <__mcmp+0x18>
 8008884:	e7fa      	b.n	800887c <__mcmp+0x28>
 8008886:	f04f 32ff 	mov.w	r2, #4294967295
 800888a:	e7f7      	b.n	800887c <__mcmp+0x28>

0800888c <__mdiff>:
 800888c:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008890:	460c      	mov	r4, r1
 8008892:	4606      	mov	r6, r0
 8008894:	4611      	mov	r1, r2
 8008896:	4620      	mov	r0, r4
 8008898:	4690      	mov	r8, r2
 800889a:	f7ff ffdb 	bl	8008854 <__mcmp>
 800889e:	1e05      	subs	r5, r0, #0
 80088a0:	d110      	bne.n	80088c4 <__mdiff+0x38>
 80088a2:	4629      	mov	r1, r5
 80088a4:	4630      	mov	r0, r6
 80088a6:	f7ff fd59 	bl	800835c <_Balloc>
 80088aa:	b930      	cbnz	r0, 80088ba <__mdiff+0x2e>
 80088ac:	4b3a      	ldr	r3, [pc, #232]	; (8008998 <__mdiff+0x10c>)
 80088ae:	4602      	mov	r2, r0
 80088b0:	f240 2137 	movw	r1, #567	; 0x237
 80088b4:	4839      	ldr	r0, [pc, #228]	; (800899c <__mdiff+0x110>)
 80088b6:	f000 fb65 	bl	8008f84 <__assert_func>
 80088ba:	2301      	movs	r3, #1
 80088bc:	e9c0 3504 	strd	r3, r5, [r0, #16]
 80088c0:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80088c4:	bfa4      	itt	ge
 80088c6:	4643      	movge	r3, r8
 80088c8:	46a0      	movge	r8, r4
 80088ca:	4630      	mov	r0, r6
 80088cc:	f8d8 1004 	ldr.w	r1, [r8, #4]
 80088d0:	bfa6      	itte	ge
 80088d2:	461c      	movge	r4, r3
 80088d4:	2500      	movge	r5, #0
 80088d6:	2501      	movlt	r5, #1
 80088d8:	f7ff fd40 	bl	800835c <_Balloc>
 80088dc:	b920      	cbnz	r0, 80088e8 <__mdiff+0x5c>
 80088de:	4b2e      	ldr	r3, [pc, #184]	; (8008998 <__mdiff+0x10c>)
 80088e0:	4602      	mov	r2, r0
 80088e2:	f240 2145 	movw	r1, #581	; 0x245
 80088e6:	e7e5      	b.n	80088b4 <__mdiff+0x28>
 80088e8:	f8d8 7010 	ldr.w	r7, [r8, #16]
 80088ec:	6926      	ldr	r6, [r4, #16]
 80088ee:	60c5      	str	r5, [r0, #12]
 80088f0:	f104 0914 	add.w	r9, r4, #20
 80088f4:	f108 0514 	add.w	r5, r8, #20
 80088f8:	f100 0e14 	add.w	lr, r0, #20
 80088fc:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 8008900:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 8008904:	f108 0210 	add.w	r2, r8, #16
 8008908:	46f2      	mov	sl, lr
 800890a:	2100      	movs	r1, #0
 800890c:	f859 3b04 	ldr.w	r3, [r9], #4
 8008910:	f852 bf04 	ldr.w	fp, [r2, #4]!
 8008914:	fa11 f88b 	uxtah	r8, r1, fp
 8008918:	b299      	uxth	r1, r3
 800891a:	0c1b      	lsrs	r3, r3, #16
 800891c:	eba8 0801 	sub.w	r8, r8, r1
 8008920:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8008924:	eb03 4328 	add.w	r3, r3, r8, asr #16
 8008928:	fa1f f888 	uxth.w	r8, r8
 800892c:	1419      	asrs	r1, r3, #16
 800892e:	454e      	cmp	r6, r9
 8008930:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 8008934:	f84a 3b04 	str.w	r3, [sl], #4
 8008938:	d8e8      	bhi.n	800890c <__mdiff+0x80>
 800893a:	1b33      	subs	r3, r6, r4
 800893c:	3b15      	subs	r3, #21
 800893e:	f023 0303 	bic.w	r3, r3, #3
 8008942:	3304      	adds	r3, #4
 8008944:	3415      	adds	r4, #21
 8008946:	42a6      	cmp	r6, r4
 8008948:	bf38      	it	cc
 800894a:	2304      	movcc	r3, #4
 800894c:	441d      	add	r5, r3
 800894e:	4473      	add	r3, lr
 8008950:	469e      	mov	lr, r3
 8008952:	462e      	mov	r6, r5
 8008954:	4566      	cmp	r6, ip
 8008956:	d30e      	bcc.n	8008976 <__mdiff+0xea>
 8008958:	f10c 0203 	add.w	r2, ip, #3
 800895c:	1b52      	subs	r2, r2, r5
 800895e:	f022 0203 	bic.w	r2, r2, #3
 8008962:	3d03      	subs	r5, #3
 8008964:	45ac      	cmp	ip, r5
 8008966:	bf38      	it	cc
 8008968:	2200      	movcc	r2, #0
 800896a:	4413      	add	r3, r2
 800896c:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 8008970:	b17a      	cbz	r2, 8008992 <__mdiff+0x106>
 8008972:	6107      	str	r7, [r0, #16]
 8008974:	e7a4      	b.n	80088c0 <__mdiff+0x34>
 8008976:	f856 8b04 	ldr.w	r8, [r6], #4
 800897a:	fa11 f288 	uxtah	r2, r1, r8
 800897e:	1414      	asrs	r4, r2, #16
 8008980:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 8008984:	b292      	uxth	r2, r2
 8008986:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 800898a:	f84e 2b04 	str.w	r2, [lr], #4
 800898e:	1421      	asrs	r1, r4, #16
 8008990:	e7e0      	b.n	8008954 <__mdiff+0xc8>
 8008992:	3f01      	subs	r7, #1
 8008994:	e7ea      	b.n	800896c <__mdiff+0xe0>
 8008996:	bf00      	nop
 8008998:	080093d0 	.word	0x080093d0
 800899c:	080093e1 	.word	0x080093e1

080089a0 <__d2b>:
 80089a0:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 80089a4:	460f      	mov	r7, r1
 80089a6:	2101      	movs	r1, #1
 80089a8:	ec59 8b10 	vmov	r8, r9, d0
 80089ac:	4616      	mov	r6, r2
 80089ae:	f7ff fcd5 	bl	800835c <_Balloc>
 80089b2:	4604      	mov	r4, r0
 80089b4:	b930      	cbnz	r0, 80089c4 <__d2b+0x24>
 80089b6:	4602      	mov	r2, r0
 80089b8:	4b24      	ldr	r3, [pc, #144]	; (8008a4c <__d2b+0xac>)
 80089ba:	4825      	ldr	r0, [pc, #148]	; (8008a50 <__d2b+0xb0>)
 80089bc:	f240 310f 	movw	r1, #783	; 0x30f
 80089c0:	f000 fae0 	bl	8008f84 <__assert_func>
 80089c4:	f3c9 550a 	ubfx	r5, r9, #20, #11
 80089c8:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80089cc:	bb2d      	cbnz	r5, 8008a1a <__d2b+0x7a>
 80089ce:	9301      	str	r3, [sp, #4]
 80089d0:	f1b8 0300 	subs.w	r3, r8, #0
 80089d4:	d026      	beq.n	8008a24 <__d2b+0x84>
 80089d6:	4668      	mov	r0, sp
 80089d8:	9300      	str	r3, [sp, #0]
 80089da:	f7ff fd87 	bl	80084ec <__lo0bits>
 80089de:	e9dd 1200 	ldrd	r1, r2, [sp]
 80089e2:	b1e8      	cbz	r0, 8008a20 <__d2b+0x80>
 80089e4:	f1c0 0320 	rsb	r3, r0, #32
 80089e8:	fa02 f303 	lsl.w	r3, r2, r3
 80089ec:	430b      	orrs	r3, r1
 80089ee:	40c2      	lsrs	r2, r0
 80089f0:	6163      	str	r3, [r4, #20]
 80089f2:	9201      	str	r2, [sp, #4]
 80089f4:	9b01      	ldr	r3, [sp, #4]
 80089f6:	61a3      	str	r3, [r4, #24]
 80089f8:	2b00      	cmp	r3, #0
 80089fa:	bf14      	ite	ne
 80089fc:	2202      	movne	r2, #2
 80089fe:	2201      	moveq	r2, #1
 8008a00:	6122      	str	r2, [r4, #16]
 8008a02:	b1bd      	cbz	r5, 8008a34 <__d2b+0x94>
 8008a04:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8008a08:	4405      	add	r5, r0
 8008a0a:	603d      	str	r5, [r7, #0]
 8008a0c:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8008a10:	6030      	str	r0, [r6, #0]
 8008a12:	4620      	mov	r0, r4
 8008a14:	b003      	add	sp, #12
 8008a16:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8008a1a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8008a1e:	e7d6      	b.n	80089ce <__d2b+0x2e>
 8008a20:	6161      	str	r1, [r4, #20]
 8008a22:	e7e7      	b.n	80089f4 <__d2b+0x54>
 8008a24:	a801      	add	r0, sp, #4
 8008a26:	f7ff fd61 	bl	80084ec <__lo0bits>
 8008a2a:	9b01      	ldr	r3, [sp, #4]
 8008a2c:	6163      	str	r3, [r4, #20]
 8008a2e:	3020      	adds	r0, #32
 8008a30:	2201      	movs	r2, #1
 8008a32:	e7e5      	b.n	8008a00 <__d2b+0x60>
 8008a34:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8008a38:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8008a3c:	6038      	str	r0, [r7, #0]
 8008a3e:	6918      	ldr	r0, [r3, #16]
 8008a40:	f7ff fd34 	bl	80084ac <__hi0bits>
 8008a44:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8008a48:	e7e2      	b.n	8008a10 <__d2b+0x70>
 8008a4a:	bf00      	nop
 8008a4c:	080093d0 	.word	0x080093d0
 8008a50:	080093e1 	.word	0x080093e1

08008a54 <__sfputc_r>:
 8008a54:	6893      	ldr	r3, [r2, #8]
 8008a56:	3b01      	subs	r3, #1
 8008a58:	2b00      	cmp	r3, #0
 8008a5a:	b410      	push	{r4}
 8008a5c:	6093      	str	r3, [r2, #8]
 8008a5e:	da08      	bge.n	8008a72 <__sfputc_r+0x1e>
 8008a60:	6994      	ldr	r4, [r2, #24]
 8008a62:	42a3      	cmp	r3, r4
 8008a64:	db01      	blt.n	8008a6a <__sfputc_r+0x16>
 8008a66:	290a      	cmp	r1, #10
 8008a68:	d103      	bne.n	8008a72 <__sfputc_r+0x1e>
 8008a6a:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008a6e:	f000 b9e3 	b.w	8008e38 <__swbuf_r>
 8008a72:	6813      	ldr	r3, [r2, #0]
 8008a74:	1c58      	adds	r0, r3, #1
 8008a76:	6010      	str	r0, [r2, #0]
 8008a78:	7019      	strb	r1, [r3, #0]
 8008a7a:	4608      	mov	r0, r1
 8008a7c:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008a80:	4770      	bx	lr

08008a82 <__sfputs_r>:
 8008a82:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008a84:	4606      	mov	r6, r0
 8008a86:	460f      	mov	r7, r1
 8008a88:	4614      	mov	r4, r2
 8008a8a:	18d5      	adds	r5, r2, r3
 8008a8c:	42ac      	cmp	r4, r5
 8008a8e:	d101      	bne.n	8008a94 <__sfputs_r+0x12>
 8008a90:	2000      	movs	r0, #0
 8008a92:	e007      	b.n	8008aa4 <__sfputs_r+0x22>
 8008a94:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008a98:	463a      	mov	r2, r7
 8008a9a:	4630      	mov	r0, r6
 8008a9c:	f7ff ffda 	bl	8008a54 <__sfputc_r>
 8008aa0:	1c43      	adds	r3, r0, #1
 8008aa2:	d1f3      	bne.n	8008a8c <__sfputs_r+0xa>
 8008aa4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08008aa8 <_vfiprintf_r>:
 8008aa8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008aac:	460d      	mov	r5, r1
 8008aae:	b09d      	sub	sp, #116	; 0x74
 8008ab0:	4614      	mov	r4, r2
 8008ab2:	4698      	mov	r8, r3
 8008ab4:	4606      	mov	r6, r0
 8008ab6:	b118      	cbz	r0, 8008ac0 <_vfiprintf_r+0x18>
 8008ab8:	6a03      	ldr	r3, [r0, #32]
 8008aba:	b90b      	cbnz	r3, 8008ac0 <_vfiprintf_r+0x18>
 8008abc:	f7fe fbb8 	bl	8007230 <__sinit>
 8008ac0:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8008ac2:	07d9      	lsls	r1, r3, #31
 8008ac4:	d405      	bmi.n	8008ad2 <_vfiprintf_r+0x2a>
 8008ac6:	89ab      	ldrh	r3, [r5, #12]
 8008ac8:	059a      	lsls	r2, r3, #22
 8008aca:	d402      	bmi.n	8008ad2 <_vfiprintf_r+0x2a>
 8008acc:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8008ace:	f7fe fcb8 	bl	8007442 <__retarget_lock_acquire_recursive>
 8008ad2:	89ab      	ldrh	r3, [r5, #12]
 8008ad4:	071b      	lsls	r3, r3, #28
 8008ad6:	d501      	bpl.n	8008adc <_vfiprintf_r+0x34>
 8008ad8:	692b      	ldr	r3, [r5, #16]
 8008ada:	b99b      	cbnz	r3, 8008b04 <_vfiprintf_r+0x5c>
 8008adc:	4629      	mov	r1, r5
 8008ade:	4630      	mov	r0, r6
 8008ae0:	f000 f9e8 	bl	8008eb4 <__swsetup_r>
 8008ae4:	b170      	cbz	r0, 8008b04 <_vfiprintf_r+0x5c>
 8008ae6:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8008ae8:	07dc      	lsls	r4, r3, #31
 8008aea:	d504      	bpl.n	8008af6 <_vfiprintf_r+0x4e>
 8008aec:	f04f 30ff 	mov.w	r0, #4294967295
 8008af0:	b01d      	add	sp, #116	; 0x74
 8008af2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008af6:	89ab      	ldrh	r3, [r5, #12]
 8008af8:	0598      	lsls	r0, r3, #22
 8008afa:	d4f7      	bmi.n	8008aec <_vfiprintf_r+0x44>
 8008afc:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8008afe:	f7fe fca1 	bl	8007444 <__retarget_lock_release_recursive>
 8008b02:	e7f3      	b.n	8008aec <_vfiprintf_r+0x44>
 8008b04:	2300      	movs	r3, #0
 8008b06:	9309      	str	r3, [sp, #36]	; 0x24
 8008b08:	2320      	movs	r3, #32
 8008b0a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8008b0e:	f8cd 800c 	str.w	r8, [sp, #12]
 8008b12:	2330      	movs	r3, #48	; 0x30
 8008b14:	f8df 81b0 	ldr.w	r8, [pc, #432]	; 8008cc8 <_vfiprintf_r+0x220>
 8008b18:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8008b1c:	f04f 0901 	mov.w	r9, #1
 8008b20:	4623      	mov	r3, r4
 8008b22:	469a      	mov	sl, r3
 8008b24:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008b28:	b10a      	cbz	r2, 8008b2e <_vfiprintf_r+0x86>
 8008b2a:	2a25      	cmp	r2, #37	; 0x25
 8008b2c:	d1f9      	bne.n	8008b22 <_vfiprintf_r+0x7a>
 8008b2e:	ebba 0b04 	subs.w	fp, sl, r4
 8008b32:	d00b      	beq.n	8008b4c <_vfiprintf_r+0xa4>
 8008b34:	465b      	mov	r3, fp
 8008b36:	4622      	mov	r2, r4
 8008b38:	4629      	mov	r1, r5
 8008b3a:	4630      	mov	r0, r6
 8008b3c:	f7ff ffa1 	bl	8008a82 <__sfputs_r>
 8008b40:	3001      	adds	r0, #1
 8008b42:	f000 80a9 	beq.w	8008c98 <_vfiprintf_r+0x1f0>
 8008b46:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8008b48:	445a      	add	r2, fp
 8008b4a:	9209      	str	r2, [sp, #36]	; 0x24
 8008b4c:	f89a 3000 	ldrb.w	r3, [sl]
 8008b50:	2b00      	cmp	r3, #0
 8008b52:	f000 80a1 	beq.w	8008c98 <_vfiprintf_r+0x1f0>
 8008b56:	2300      	movs	r3, #0
 8008b58:	f04f 32ff 	mov.w	r2, #4294967295
 8008b5c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8008b60:	f10a 0a01 	add.w	sl, sl, #1
 8008b64:	9304      	str	r3, [sp, #16]
 8008b66:	9307      	str	r3, [sp, #28]
 8008b68:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8008b6c:	931a      	str	r3, [sp, #104]	; 0x68
 8008b6e:	4654      	mov	r4, sl
 8008b70:	2205      	movs	r2, #5
 8008b72:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008b76:	4854      	ldr	r0, [pc, #336]	; (8008cc8 <_vfiprintf_r+0x220>)
 8008b78:	f7f7 fb2a 	bl	80001d0 <memchr>
 8008b7c:	9a04      	ldr	r2, [sp, #16]
 8008b7e:	b9d8      	cbnz	r0, 8008bb8 <_vfiprintf_r+0x110>
 8008b80:	06d1      	lsls	r1, r2, #27
 8008b82:	bf44      	itt	mi
 8008b84:	2320      	movmi	r3, #32
 8008b86:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8008b8a:	0713      	lsls	r3, r2, #28
 8008b8c:	bf44      	itt	mi
 8008b8e:	232b      	movmi	r3, #43	; 0x2b
 8008b90:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8008b94:	f89a 3000 	ldrb.w	r3, [sl]
 8008b98:	2b2a      	cmp	r3, #42	; 0x2a
 8008b9a:	d015      	beq.n	8008bc8 <_vfiprintf_r+0x120>
 8008b9c:	9a07      	ldr	r2, [sp, #28]
 8008b9e:	4654      	mov	r4, sl
 8008ba0:	2000      	movs	r0, #0
 8008ba2:	f04f 0c0a 	mov.w	ip, #10
 8008ba6:	4621      	mov	r1, r4
 8008ba8:	f811 3b01 	ldrb.w	r3, [r1], #1
 8008bac:	3b30      	subs	r3, #48	; 0x30
 8008bae:	2b09      	cmp	r3, #9
 8008bb0:	d94d      	bls.n	8008c4e <_vfiprintf_r+0x1a6>
 8008bb2:	b1b0      	cbz	r0, 8008be2 <_vfiprintf_r+0x13a>
 8008bb4:	9207      	str	r2, [sp, #28]
 8008bb6:	e014      	b.n	8008be2 <_vfiprintf_r+0x13a>
 8008bb8:	eba0 0308 	sub.w	r3, r0, r8
 8008bbc:	fa09 f303 	lsl.w	r3, r9, r3
 8008bc0:	4313      	orrs	r3, r2
 8008bc2:	9304      	str	r3, [sp, #16]
 8008bc4:	46a2      	mov	sl, r4
 8008bc6:	e7d2      	b.n	8008b6e <_vfiprintf_r+0xc6>
 8008bc8:	9b03      	ldr	r3, [sp, #12]
 8008bca:	1d19      	adds	r1, r3, #4
 8008bcc:	681b      	ldr	r3, [r3, #0]
 8008bce:	9103      	str	r1, [sp, #12]
 8008bd0:	2b00      	cmp	r3, #0
 8008bd2:	bfbb      	ittet	lt
 8008bd4:	425b      	neglt	r3, r3
 8008bd6:	f042 0202 	orrlt.w	r2, r2, #2
 8008bda:	9307      	strge	r3, [sp, #28]
 8008bdc:	9307      	strlt	r3, [sp, #28]
 8008bde:	bfb8      	it	lt
 8008be0:	9204      	strlt	r2, [sp, #16]
 8008be2:	7823      	ldrb	r3, [r4, #0]
 8008be4:	2b2e      	cmp	r3, #46	; 0x2e
 8008be6:	d10c      	bne.n	8008c02 <_vfiprintf_r+0x15a>
 8008be8:	7863      	ldrb	r3, [r4, #1]
 8008bea:	2b2a      	cmp	r3, #42	; 0x2a
 8008bec:	d134      	bne.n	8008c58 <_vfiprintf_r+0x1b0>
 8008bee:	9b03      	ldr	r3, [sp, #12]
 8008bf0:	1d1a      	adds	r2, r3, #4
 8008bf2:	681b      	ldr	r3, [r3, #0]
 8008bf4:	9203      	str	r2, [sp, #12]
 8008bf6:	2b00      	cmp	r3, #0
 8008bf8:	bfb8      	it	lt
 8008bfa:	f04f 33ff 	movlt.w	r3, #4294967295
 8008bfe:	3402      	adds	r4, #2
 8008c00:	9305      	str	r3, [sp, #20]
 8008c02:	f8df a0d4 	ldr.w	sl, [pc, #212]	; 8008cd8 <_vfiprintf_r+0x230>
 8008c06:	7821      	ldrb	r1, [r4, #0]
 8008c08:	2203      	movs	r2, #3
 8008c0a:	4650      	mov	r0, sl
 8008c0c:	f7f7 fae0 	bl	80001d0 <memchr>
 8008c10:	b138      	cbz	r0, 8008c22 <_vfiprintf_r+0x17a>
 8008c12:	9b04      	ldr	r3, [sp, #16]
 8008c14:	eba0 000a 	sub.w	r0, r0, sl
 8008c18:	2240      	movs	r2, #64	; 0x40
 8008c1a:	4082      	lsls	r2, r0
 8008c1c:	4313      	orrs	r3, r2
 8008c1e:	3401      	adds	r4, #1
 8008c20:	9304      	str	r3, [sp, #16]
 8008c22:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008c26:	4829      	ldr	r0, [pc, #164]	; (8008ccc <_vfiprintf_r+0x224>)
 8008c28:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8008c2c:	2206      	movs	r2, #6
 8008c2e:	f7f7 facf 	bl	80001d0 <memchr>
 8008c32:	2800      	cmp	r0, #0
 8008c34:	d03f      	beq.n	8008cb6 <_vfiprintf_r+0x20e>
 8008c36:	4b26      	ldr	r3, [pc, #152]	; (8008cd0 <_vfiprintf_r+0x228>)
 8008c38:	bb1b      	cbnz	r3, 8008c82 <_vfiprintf_r+0x1da>
 8008c3a:	9b03      	ldr	r3, [sp, #12]
 8008c3c:	3307      	adds	r3, #7
 8008c3e:	f023 0307 	bic.w	r3, r3, #7
 8008c42:	3308      	adds	r3, #8
 8008c44:	9303      	str	r3, [sp, #12]
 8008c46:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008c48:	443b      	add	r3, r7
 8008c4a:	9309      	str	r3, [sp, #36]	; 0x24
 8008c4c:	e768      	b.n	8008b20 <_vfiprintf_r+0x78>
 8008c4e:	fb0c 3202 	mla	r2, ip, r2, r3
 8008c52:	460c      	mov	r4, r1
 8008c54:	2001      	movs	r0, #1
 8008c56:	e7a6      	b.n	8008ba6 <_vfiprintf_r+0xfe>
 8008c58:	2300      	movs	r3, #0
 8008c5a:	3401      	adds	r4, #1
 8008c5c:	9305      	str	r3, [sp, #20]
 8008c5e:	4619      	mov	r1, r3
 8008c60:	f04f 0c0a 	mov.w	ip, #10
 8008c64:	4620      	mov	r0, r4
 8008c66:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008c6a:	3a30      	subs	r2, #48	; 0x30
 8008c6c:	2a09      	cmp	r2, #9
 8008c6e:	d903      	bls.n	8008c78 <_vfiprintf_r+0x1d0>
 8008c70:	2b00      	cmp	r3, #0
 8008c72:	d0c6      	beq.n	8008c02 <_vfiprintf_r+0x15a>
 8008c74:	9105      	str	r1, [sp, #20]
 8008c76:	e7c4      	b.n	8008c02 <_vfiprintf_r+0x15a>
 8008c78:	fb0c 2101 	mla	r1, ip, r1, r2
 8008c7c:	4604      	mov	r4, r0
 8008c7e:	2301      	movs	r3, #1
 8008c80:	e7f0      	b.n	8008c64 <_vfiprintf_r+0x1bc>
 8008c82:	ab03      	add	r3, sp, #12
 8008c84:	9300      	str	r3, [sp, #0]
 8008c86:	462a      	mov	r2, r5
 8008c88:	4b12      	ldr	r3, [pc, #72]	; (8008cd4 <_vfiprintf_r+0x22c>)
 8008c8a:	a904      	add	r1, sp, #16
 8008c8c:	4630      	mov	r0, r6
 8008c8e:	f7fd fe7d 	bl	800698c <_printf_float>
 8008c92:	4607      	mov	r7, r0
 8008c94:	1c78      	adds	r0, r7, #1
 8008c96:	d1d6      	bne.n	8008c46 <_vfiprintf_r+0x19e>
 8008c98:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8008c9a:	07d9      	lsls	r1, r3, #31
 8008c9c:	d405      	bmi.n	8008caa <_vfiprintf_r+0x202>
 8008c9e:	89ab      	ldrh	r3, [r5, #12]
 8008ca0:	059a      	lsls	r2, r3, #22
 8008ca2:	d402      	bmi.n	8008caa <_vfiprintf_r+0x202>
 8008ca4:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8008ca6:	f7fe fbcd 	bl	8007444 <__retarget_lock_release_recursive>
 8008caa:	89ab      	ldrh	r3, [r5, #12]
 8008cac:	065b      	lsls	r3, r3, #25
 8008cae:	f53f af1d 	bmi.w	8008aec <_vfiprintf_r+0x44>
 8008cb2:	9809      	ldr	r0, [sp, #36]	; 0x24
 8008cb4:	e71c      	b.n	8008af0 <_vfiprintf_r+0x48>
 8008cb6:	ab03      	add	r3, sp, #12
 8008cb8:	9300      	str	r3, [sp, #0]
 8008cba:	462a      	mov	r2, r5
 8008cbc:	4b05      	ldr	r3, [pc, #20]	; (8008cd4 <_vfiprintf_r+0x22c>)
 8008cbe:	a904      	add	r1, sp, #16
 8008cc0:	4630      	mov	r0, r6
 8008cc2:	f7fe f907 	bl	8006ed4 <_printf_i>
 8008cc6:	e7e4      	b.n	8008c92 <_vfiprintf_r+0x1ea>
 8008cc8:	0800953c 	.word	0x0800953c
 8008ccc:	08009546 	.word	0x08009546
 8008cd0:	0800698d 	.word	0x0800698d
 8008cd4:	08008a83 	.word	0x08008a83
 8008cd8:	08009542 	.word	0x08009542

08008cdc <__sflush_r>:
 8008cdc:	898a      	ldrh	r2, [r1, #12]
 8008cde:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008ce2:	4605      	mov	r5, r0
 8008ce4:	0710      	lsls	r0, r2, #28
 8008ce6:	460c      	mov	r4, r1
 8008ce8:	d458      	bmi.n	8008d9c <__sflush_r+0xc0>
 8008cea:	684b      	ldr	r3, [r1, #4]
 8008cec:	2b00      	cmp	r3, #0
 8008cee:	dc05      	bgt.n	8008cfc <__sflush_r+0x20>
 8008cf0:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8008cf2:	2b00      	cmp	r3, #0
 8008cf4:	dc02      	bgt.n	8008cfc <__sflush_r+0x20>
 8008cf6:	2000      	movs	r0, #0
 8008cf8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008cfc:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8008cfe:	2e00      	cmp	r6, #0
 8008d00:	d0f9      	beq.n	8008cf6 <__sflush_r+0x1a>
 8008d02:	2300      	movs	r3, #0
 8008d04:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8008d08:	682f      	ldr	r7, [r5, #0]
 8008d0a:	6a21      	ldr	r1, [r4, #32]
 8008d0c:	602b      	str	r3, [r5, #0]
 8008d0e:	d032      	beq.n	8008d76 <__sflush_r+0x9a>
 8008d10:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8008d12:	89a3      	ldrh	r3, [r4, #12]
 8008d14:	075a      	lsls	r2, r3, #29
 8008d16:	d505      	bpl.n	8008d24 <__sflush_r+0x48>
 8008d18:	6863      	ldr	r3, [r4, #4]
 8008d1a:	1ac0      	subs	r0, r0, r3
 8008d1c:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8008d1e:	b10b      	cbz	r3, 8008d24 <__sflush_r+0x48>
 8008d20:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8008d22:	1ac0      	subs	r0, r0, r3
 8008d24:	2300      	movs	r3, #0
 8008d26:	4602      	mov	r2, r0
 8008d28:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8008d2a:	6a21      	ldr	r1, [r4, #32]
 8008d2c:	4628      	mov	r0, r5
 8008d2e:	47b0      	blx	r6
 8008d30:	1c43      	adds	r3, r0, #1
 8008d32:	89a3      	ldrh	r3, [r4, #12]
 8008d34:	d106      	bne.n	8008d44 <__sflush_r+0x68>
 8008d36:	6829      	ldr	r1, [r5, #0]
 8008d38:	291d      	cmp	r1, #29
 8008d3a:	d82b      	bhi.n	8008d94 <__sflush_r+0xb8>
 8008d3c:	4a29      	ldr	r2, [pc, #164]	; (8008de4 <__sflush_r+0x108>)
 8008d3e:	410a      	asrs	r2, r1
 8008d40:	07d6      	lsls	r6, r2, #31
 8008d42:	d427      	bmi.n	8008d94 <__sflush_r+0xb8>
 8008d44:	2200      	movs	r2, #0
 8008d46:	6062      	str	r2, [r4, #4]
 8008d48:	04d9      	lsls	r1, r3, #19
 8008d4a:	6922      	ldr	r2, [r4, #16]
 8008d4c:	6022      	str	r2, [r4, #0]
 8008d4e:	d504      	bpl.n	8008d5a <__sflush_r+0x7e>
 8008d50:	1c42      	adds	r2, r0, #1
 8008d52:	d101      	bne.n	8008d58 <__sflush_r+0x7c>
 8008d54:	682b      	ldr	r3, [r5, #0]
 8008d56:	b903      	cbnz	r3, 8008d5a <__sflush_r+0x7e>
 8008d58:	6560      	str	r0, [r4, #84]	; 0x54
 8008d5a:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8008d5c:	602f      	str	r7, [r5, #0]
 8008d5e:	2900      	cmp	r1, #0
 8008d60:	d0c9      	beq.n	8008cf6 <__sflush_r+0x1a>
 8008d62:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8008d66:	4299      	cmp	r1, r3
 8008d68:	d002      	beq.n	8008d70 <__sflush_r+0x94>
 8008d6a:	4628      	mov	r0, r5
 8008d6c:	f7ff f9f6 	bl	800815c <_free_r>
 8008d70:	2000      	movs	r0, #0
 8008d72:	6360      	str	r0, [r4, #52]	; 0x34
 8008d74:	e7c0      	b.n	8008cf8 <__sflush_r+0x1c>
 8008d76:	2301      	movs	r3, #1
 8008d78:	4628      	mov	r0, r5
 8008d7a:	47b0      	blx	r6
 8008d7c:	1c41      	adds	r1, r0, #1
 8008d7e:	d1c8      	bne.n	8008d12 <__sflush_r+0x36>
 8008d80:	682b      	ldr	r3, [r5, #0]
 8008d82:	2b00      	cmp	r3, #0
 8008d84:	d0c5      	beq.n	8008d12 <__sflush_r+0x36>
 8008d86:	2b1d      	cmp	r3, #29
 8008d88:	d001      	beq.n	8008d8e <__sflush_r+0xb2>
 8008d8a:	2b16      	cmp	r3, #22
 8008d8c:	d101      	bne.n	8008d92 <__sflush_r+0xb6>
 8008d8e:	602f      	str	r7, [r5, #0]
 8008d90:	e7b1      	b.n	8008cf6 <__sflush_r+0x1a>
 8008d92:	89a3      	ldrh	r3, [r4, #12]
 8008d94:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008d98:	81a3      	strh	r3, [r4, #12]
 8008d9a:	e7ad      	b.n	8008cf8 <__sflush_r+0x1c>
 8008d9c:	690f      	ldr	r7, [r1, #16]
 8008d9e:	2f00      	cmp	r7, #0
 8008da0:	d0a9      	beq.n	8008cf6 <__sflush_r+0x1a>
 8008da2:	0793      	lsls	r3, r2, #30
 8008da4:	680e      	ldr	r6, [r1, #0]
 8008da6:	bf08      	it	eq
 8008da8:	694b      	ldreq	r3, [r1, #20]
 8008daa:	600f      	str	r7, [r1, #0]
 8008dac:	bf18      	it	ne
 8008dae:	2300      	movne	r3, #0
 8008db0:	eba6 0807 	sub.w	r8, r6, r7
 8008db4:	608b      	str	r3, [r1, #8]
 8008db6:	f1b8 0f00 	cmp.w	r8, #0
 8008dba:	dd9c      	ble.n	8008cf6 <__sflush_r+0x1a>
 8008dbc:	6a21      	ldr	r1, [r4, #32]
 8008dbe:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8008dc0:	4643      	mov	r3, r8
 8008dc2:	463a      	mov	r2, r7
 8008dc4:	4628      	mov	r0, r5
 8008dc6:	47b0      	blx	r6
 8008dc8:	2800      	cmp	r0, #0
 8008dca:	dc06      	bgt.n	8008dda <__sflush_r+0xfe>
 8008dcc:	89a3      	ldrh	r3, [r4, #12]
 8008dce:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008dd2:	81a3      	strh	r3, [r4, #12]
 8008dd4:	f04f 30ff 	mov.w	r0, #4294967295
 8008dd8:	e78e      	b.n	8008cf8 <__sflush_r+0x1c>
 8008dda:	4407      	add	r7, r0
 8008ddc:	eba8 0800 	sub.w	r8, r8, r0
 8008de0:	e7e9      	b.n	8008db6 <__sflush_r+0xda>
 8008de2:	bf00      	nop
 8008de4:	dfbffffe 	.word	0xdfbffffe

08008de8 <_fflush_r>:
 8008de8:	b538      	push	{r3, r4, r5, lr}
 8008dea:	690b      	ldr	r3, [r1, #16]
 8008dec:	4605      	mov	r5, r0
 8008dee:	460c      	mov	r4, r1
 8008df0:	b913      	cbnz	r3, 8008df8 <_fflush_r+0x10>
 8008df2:	2500      	movs	r5, #0
 8008df4:	4628      	mov	r0, r5
 8008df6:	bd38      	pop	{r3, r4, r5, pc}
 8008df8:	b118      	cbz	r0, 8008e02 <_fflush_r+0x1a>
 8008dfa:	6a03      	ldr	r3, [r0, #32]
 8008dfc:	b90b      	cbnz	r3, 8008e02 <_fflush_r+0x1a>
 8008dfe:	f7fe fa17 	bl	8007230 <__sinit>
 8008e02:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008e06:	2b00      	cmp	r3, #0
 8008e08:	d0f3      	beq.n	8008df2 <_fflush_r+0xa>
 8008e0a:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8008e0c:	07d0      	lsls	r0, r2, #31
 8008e0e:	d404      	bmi.n	8008e1a <_fflush_r+0x32>
 8008e10:	0599      	lsls	r1, r3, #22
 8008e12:	d402      	bmi.n	8008e1a <_fflush_r+0x32>
 8008e14:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8008e16:	f7fe fb14 	bl	8007442 <__retarget_lock_acquire_recursive>
 8008e1a:	4628      	mov	r0, r5
 8008e1c:	4621      	mov	r1, r4
 8008e1e:	f7ff ff5d 	bl	8008cdc <__sflush_r>
 8008e22:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8008e24:	07da      	lsls	r2, r3, #31
 8008e26:	4605      	mov	r5, r0
 8008e28:	d4e4      	bmi.n	8008df4 <_fflush_r+0xc>
 8008e2a:	89a3      	ldrh	r3, [r4, #12]
 8008e2c:	059b      	lsls	r3, r3, #22
 8008e2e:	d4e1      	bmi.n	8008df4 <_fflush_r+0xc>
 8008e30:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8008e32:	f7fe fb07 	bl	8007444 <__retarget_lock_release_recursive>
 8008e36:	e7dd      	b.n	8008df4 <_fflush_r+0xc>

08008e38 <__swbuf_r>:
 8008e38:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008e3a:	460e      	mov	r6, r1
 8008e3c:	4614      	mov	r4, r2
 8008e3e:	4605      	mov	r5, r0
 8008e40:	b118      	cbz	r0, 8008e4a <__swbuf_r+0x12>
 8008e42:	6a03      	ldr	r3, [r0, #32]
 8008e44:	b90b      	cbnz	r3, 8008e4a <__swbuf_r+0x12>
 8008e46:	f7fe f9f3 	bl	8007230 <__sinit>
 8008e4a:	69a3      	ldr	r3, [r4, #24]
 8008e4c:	60a3      	str	r3, [r4, #8]
 8008e4e:	89a3      	ldrh	r3, [r4, #12]
 8008e50:	071a      	lsls	r2, r3, #28
 8008e52:	d525      	bpl.n	8008ea0 <__swbuf_r+0x68>
 8008e54:	6923      	ldr	r3, [r4, #16]
 8008e56:	b31b      	cbz	r3, 8008ea0 <__swbuf_r+0x68>
 8008e58:	6823      	ldr	r3, [r4, #0]
 8008e5a:	6922      	ldr	r2, [r4, #16]
 8008e5c:	1a98      	subs	r0, r3, r2
 8008e5e:	6963      	ldr	r3, [r4, #20]
 8008e60:	b2f6      	uxtb	r6, r6
 8008e62:	4283      	cmp	r3, r0
 8008e64:	4637      	mov	r7, r6
 8008e66:	dc04      	bgt.n	8008e72 <__swbuf_r+0x3a>
 8008e68:	4621      	mov	r1, r4
 8008e6a:	4628      	mov	r0, r5
 8008e6c:	f7ff ffbc 	bl	8008de8 <_fflush_r>
 8008e70:	b9e0      	cbnz	r0, 8008eac <__swbuf_r+0x74>
 8008e72:	68a3      	ldr	r3, [r4, #8]
 8008e74:	3b01      	subs	r3, #1
 8008e76:	60a3      	str	r3, [r4, #8]
 8008e78:	6823      	ldr	r3, [r4, #0]
 8008e7a:	1c5a      	adds	r2, r3, #1
 8008e7c:	6022      	str	r2, [r4, #0]
 8008e7e:	701e      	strb	r6, [r3, #0]
 8008e80:	6962      	ldr	r2, [r4, #20]
 8008e82:	1c43      	adds	r3, r0, #1
 8008e84:	429a      	cmp	r2, r3
 8008e86:	d004      	beq.n	8008e92 <__swbuf_r+0x5a>
 8008e88:	89a3      	ldrh	r3, [r4, #12]
 8008e8a:	07db      	lsls	r3, r3, #31
 8008e8c:	d506      	bpl.n	8008e9c <__swbuf_r+0x64>
 8008e8e:	2e0a      	cmp	r6, #10
 8008e90:	d104      	bne.n	8008e9c <__swbuf_r+0x64>
 8008e92:	4621      	mov	r1, r4
 8008e94:	4628      	mov	r0, r5
 8008e96:	f7ff ffa7 	bl	8008de8 <_fflush_r>
 8008e9a:	b938      	cbnz	r0, 8008eac <__swbuf_r+0x74>
 8008e9c:	4638      	mov	r0, r7
 8008e9e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008ea0:	4621      	mov	r1, r4
 8008ea2:	4628      	mov	r0, r5
 8008ea4:	f000 f806 	bl	8008eb4 <__swsetup_r>
 8008ea8:	2800      	cmp	r0, #0
 8008eaa:	d0d5      	beq.n	8008e58 <__swbuf_r+0x20>
 8008eac:	f04f 37ff 	mov.w	r7, #4294967295
 8008eb0:	e7f4      	b.n	8008e9c <__swbuf_r+0x64>
	...

08008eb4 <__swsetup_r>:
 8008eb4:	b538      	push	{r3, r4, r5, lr}
 8008eb6:	4b2a      	ldr	r3, [pc, #168]	; (8008f60 <__swsetup_r+0xac>)
 8008eb8:	4605      	mov	r5, r0
 8008eba:	6818      	ldr	r0, [r3, #0]
 8008ebc:	460c      	mov	r4, r1
 8008ebe:	b118      	cbz	r0, 8008ec8 <__swsetup_r+0x14>
 8008ec0:	6a03      	ldr	r3, [r0, #32]
 8008ec2:	b90b      	cbnz	r3, 8008ec8 <__swsetup_r+0x14>
 8008ec4:	f7fe f9b4 	bl	8007230 <__sinit>
 8008ec8:	89a3      	ldrh	r3, [r4, #12]
 8008eca:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8008ece:	0718      	lsls	r0, r3, #28
 8008ed0:	d422      	bmi.n	8008f18 <__swsetup_r+0x64>
 8008ed2:	06d9      	lsls	r1, r3, #27
 8008ed4:	d407      	bmi.n	8008ee6 <__swsetup_r+0x32>
 8008ed6:	2309      	movs	r3, #9
 8008ed8:	602b      	str	r3, [r5, #0]
 8008eda:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8008ede:	81a3      	strh	r3, [r4, #12]
 8008ee0:	f04f 30ff 	mov.w	r0, #4294967295
 8008ee4:	e034      	b.n	8008f50 <__swsetup_r+0x9c>
 8008ee6:	0758      	lsls	r0, r3, #29
 8008ee8:	d512      	bpl.n	8008f10 <__swsetup_r+0x5c>
 8008eea:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8008eec:	b141      	cbz	r1, 8008f00 <__swsetup_r+0x4c>
 8008eee:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8008ef2:	4299      	cmp	r1, r3
 8008ef4:	d002      	beq.n	8008efc <__swsetup_r+0x48>
 8008ef6:	4628      	mov	r0, r5
 8008ef8:	f7ff f930 	bl	800815c <_free_r>
 8008efc:	2300      	movs	r3, #0
 8008efe:	6363      	str	r3, [r4, #52]	; 0x34
 8008f00:	89a3      	ldrh	r3, [r4, #12]
 8008f02:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8008f06:	81a3      	strh	r3, [r4, #12]
 8008f08:	2300      	movs	r3, #0
 8008f0a:	6063      	str	r3, [r4, #4]
 8008f0c:	6923      	ldr	r3, [r4, #16]
 8008f0e:	6023      	str	r3, [r4, #0]
 8008f10:	89a3      	ldrh	r3, [r4, #12]
 8008f12:	f043 0308 	orr.w	r3, r3, #8
 8008f16:	81a3      	strh	r3, [r4, #12]
 8008f18:	6923      	ldr	r3, [r4, #16]
 8008f1a:	b94b      	cbnz	r3, 8008f30 <__swsetup_r+0x7c>
 8008f1c:	89a3      	ldrh	r3, [r4, #12]
 8008f1e:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8008f22:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8008f26:	d003      	beq.n	8008f30 <__swsetup_r+0x7c>
 8008f28:	4621      	mov	r1, r4
 8008f2a:	4628      	mov	r0, r5
 8008f2c:	f000 f8b6 	bl	800909c <__smakebuf_r>
 8008f30:	89a0      	ldrh	r0, [r4, #12]
 8008f32:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8008f36:	f010 0301 	ands.w	r3, r0, #1
 8008f3a:	d00a      	beq.n	8008f52 <__swsetup_r+0x9e>
 8008f3c:	2300      	movs	r3, #0
 8008f3e:	60a3      	str	r3, [r4, #8]
 8008f40:	6963      	ldr	r3, [r4, #20]
 8008f42:	425b      	negs	r3, r3
 8008f44:	61a3      	str	r3, [r4, #24]
 8008f46:	6923      	ldr	r3, [r4, #16]
 8008f48:	b943      	cbnz	r3, 8008f5c <__swsetup_r+0xa8>
 8008f4a:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8008f4e:	d1c4      	bne.n	8008eda <__swsetup_r+0x26>
 8008f50:	bd38      	pop	{r3, r4, r5, pc}
 8008f52:	0781      	lsls	r1, r0, #30
 8008f54:	bf58      	it	pl
 8008f56:	6963      	ldrpl	r3, [r4, #20]
 8008f58:	60a3      	str	r3, [r4, #8]
 8008f5a:	e7f4      	b.n	8008f46 <__swsetup_r+0x92>
 8008f5c:	2000      	movs	r0, #0
 8008f5e:	e7f7      	b.n	8008f50 <__swsetup_r+0x9c>
 8008f60:	20000098 	.word	0x20000098

08008f64 <_sbrk_r>:
 8008f64:	b538      	push	{r3, r4, r5, lr}
 8008f66:	4d06      	ldr	r5, [pc, #24]	; (8008f80 <_sbrk_r+0x1c>)
 8008f68:	2300      	movs	r3, #0
 8008f6a:	4604      	mov	r4, r0
 8008f6c:	4608      	mov	r0, r1
 8008f6e:	602b      	str	r3, [r5, #0]
 8008f70:	f7f9 f9de 	bl	8002330 <_sbrk>
 8008f74:	1c43      	adds	r3, r0, #1
 8008f76:	d102      	bne.n	8008f7e <_sbrk_r+0x1a>
 8008f78:	682b      	ldr	r3, [r5, #0]
 8008f7a:	b103      	cbz	r3, 8008f7e <_sbrk_r+0x1a>
 8008f7c:	6023      	str	r3, [r4, #0]
 8008f7e:	bd38      	pop	{r3, r4, r5, pc}
 8008f80:	20000b10 	.word	0x20000b10

08008f84 <__assert_func>:
 8008f84:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8008f86:	4614      	mov	r4, r2
 8008f88:	461a      	mov	r2, r3
 8008f8a:	4b09      	ldr	r3, [pc, #36]	; (8008fb0 <__assert_func+0x2c>)
 8008f8c:	681b      	ldr	r3, [r3, #0]
 8008f8e:	4605      	mov	r5, r0
 8008f90:	68d8      	ldr	r0, [r3, #12]
 8008f92:	b14c      	cbz	r4, 8008fa8 <__assert_func+0x24>
 8008f94:	4b07      	ldr	r3, [pc, #28]	; (8008fb4 <__assert_func+0x30>)
 8008f96:	9100      	str	r1, [sp, #0]
 8008f98:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8008f9c:	4906      	ldr	r1, [pc, #24]	; (8008fb8 <__assert_func+0x34>)
 8008f9e:	462b      	mov	r3, r5
 8008fa0:	f000 f844 	bl	800902c <fiprintf>
 8008fa4:	f000 f8d8 	bl	8009158 <abort>
 8008fa8:	4b04      	ldr	r3, [pc, #16]	; (8008fbc <__assert_func+0x38>)
 8008faa:	461c      	mov	r4, r3
 8008fac:	e7f3      	b.n	8008f96 <__assert_func+0x12>
 8008fae:	bf00      	nop
 8008fb0:	20000098 	.word	0x20000098
 8008fb4:	08009557 	.word	0x08009557
 8008fb8:	08009564 	.word	0x08009564
 8008fbc:	08009592 	.word	0x08009592

08008fc0 <_calloc_r>:
 8008fc0:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8008fc2:	fba1 2402 	umull	r2, r4, r1, r2
 8008fc6:	b94c      	cbnz	r4, 8008fdc <_calloc_r+0x1c>
 8008fc8:	4611      	mov	r1, r2
 8008fca:	9201      	str	r2, [sp, #4]
 8008fcc:	f7ff f93a 	bl	8008244 <_malloc_r>
 8008fd0:	9a01      	ldr	r2, [sp, #4]
 8008fd2:	4605      	mov	r5, r0
 8008fd4:	b930      	cbnz	r0, 8008fe4 <_calloc_r+0x24>
 8008fd6:	4628      	mov	r0, r5
 8008fd8:	b003      	add	sp, #12
 8008fda:	bd30      	pop	{r4, r5, pc}
 8008fdc:	220c      	movs	r2, #12
 8008fde:	6002      	str	r2, [r0, #0]
 8008fe0:	2500      	movs	r5, #0
 8008fe2:	e7f8      	b.n	8008fd6 <_calloc_r+0x16>
 8008fe4:	4621      	mov	r1, r4
 8008fe6:	f7fe f9ae 	bl	8007346 <memset>
 8008fea:	e7f4      	b.n	8008fd6 <_calloc_r+0x16>

08008fec <__ascii_mbtowc>:
 8008fec:	b082      	sub	sp, #8
 8008fee:	b901      	cbnz	r1, 8008ff2 <__ascii_mbtowc+0x6>
 8008ff0:	a901      	add	r1, sp, #4
 8008ff2:	b142      	cbz	r2, 8009006 <__ascii_mbtowc+0x1a>
 8008ff4:	b14b      	cbz	r3, 800900a <__ascii_mbtowc+0x1e>
 8008ff6:	7813      	ldrb	r3, [r2, #0]
 8008ff8:	600b      	str	r3, [r1, #0]
 8008ffa:	7812      	ldrb	r2, [r2, #0]
 8008ffc:	1e10      	subs	r0, r2, #0
 8008ffe:	bf18      	it	ne
 8009000:	2001      	movne	r0, #1
 8009002:	b002      	add	sp, #8
 8009004:	4770      	bx	lr
 8009006:	4610      	mov	r0, r2
 8009008:	e7fb      	b.n	8009002 <__ascii_mbtowc+0x16>
 800900a:	f06f 0001 	mvn.w	r0, #1
 800900e:	e7f8      	b.n	8009002 <__ascii_mbtowc+0x16>

08009010 <__ascii_wctomb>:
 8009010:	b149      	cbz	r1, 8009026 <__ascii_wctomb+0x16>
 8009012:	2aff      	cmp	r2, #255	; 0xff
 8009014:	bf85      	ittet	hi
 8009016:	238a      	movhi	r3, #138	; 0x8a
 8009018:	6003      	strhi	r3, [r0, #0]
 800901a:	700a      	strbls	r2, [r1, #0]
 800901c:	f04f 30ff 	movhi.w	r0, #4294967295
 8009020:	bf98      	it	ls
 8009022:	2001      	movls	r0, #1
 8009024:	4770      	bx	lr
 8009026:	4608      	mov	r0, r1
 8009028:	4770      	bx	lr
	...

0800902c <fiprintf>:
 800902c:	b40e      	push	{r1, r2, r3}
 800902e:	b503      	push	{r0, r1, lr}
 8009030:	4601      	mov	r1, r0
 8009032:	ab03      	add	r3, sp, #12
 8009034:	4805      	ldr	r0, [pc, #20]	; (800904c <fiprintf+0x20>)
 8009036:	f853 2b04 	ldr.w	r2, [r3], #4
 800903a:	6800      	ldr	r0, [r0, #0]
 800903c:	9301      	str	r3, [sp, #4]
 800903e:	f7ff fd33 	bl	8008aa8 <_vfiprintf_r>
 8009042:	b002      	add	sp, #8
 8009044:	f85d eb04 	ldr.w	lr, [sp], #4
 8009048:	b003      	add	sp, #12
 800904a:	4770      	bx	lr
 800904c:	20000098 	.word	0x20000098

08009050 <__swhatbuf_r>:
 8009050:	b570      	push	{r4, r5, r6, lr}
 8009052:	460c      	mov	r4, r1
 8009054:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009058:	2900      	cmp	r1, #0
 800905a:	b096      	sub	sp, #88	; 0x58
 800905c:	4615      	mov	r5, r2
 800905e:	461e      	mov	r6, r3
 8009060:	da0d      	bge.n	800907e <__swhatbuf_r+0x2e>
 8009062:	89a3      	ldrh	r3, [r4, #12]
 8009064:	f013 0f80 	tst.w	r3, #128	; 0x80
 8009068:	f04f 0100 	mov.w	r1, #0
 800906c:	bf0c      	ite	eq
 800906e:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 8009072:	2340      	movne	r3, #64	; 0x40
 8009074:	2000      	movs	r0, #0
 8009076:	6031      	str	r1, [r6, #0]
 8009078:	602b      	str	r3, [r5, #0]
 800907a:	b016      	add	sp, #88	; 0x58
 800907c:	bd70      	pop	{r4, r5, r6, pc}
 800907e:	466a      	mov	r2, sp
 8009080:	f000 f848 	bl	8009114 <_fstat_r>
 8009084:	2800      	cmp	r0, #0
 8009086:	dbec      	blt.n	8009062 <__swhatbuf_r+0x12>
 8009088:	9901      	ldr	r1, [sp, #4]
 800908a:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 800908e:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 8009092:	4259      	negs	r1, r3
 8009094:	4159      	adcs	r1, r3
 8009096:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800909a:	e7eb      	b.n	8009074 <__swhatbuf_r+0x24>

0800909c <__smakebuf_r>:
 800909c:	898b      	ldrh	r3, [r1, #12]
 800909e:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80090a0:	079d      	lsls	r5, r3, #30
 80090a2:	4606      	mov	r6, r0
 80090a4:	460c      	mov	r4, r1
 80090a6:	d507      	bpl.n	80090b8 <__smakebuf_r+0x1c>
 80090a8:	f104 0347 	add.w	r3, r4, #71	; 0x47
 80090ac:	6023      	str	r3, [r4, #0]
 80090ae:	6123      	str	r3, [r4, #16]
 80090b0:	2301      	movs	r3, #1
 80090b2:	6163      	str	r3, [r4, #20]
 80090b4:	b002      	add	sp, #8
 80090b6:	bd70      	pop	{r4, r5, r6, pc}
 80090b8:	ab01      	add	r3, sp, #4
 80090ba:	466a      	mov	r2, sp
 80090bc:	f7ff ffc8 	bl	8009050 <__swhatbuf_r>
 80090c0:	9900      	ldr	r1, [sp, #0]
 80090c2:	4605      	mov	r5, r0
 80090c4:	4630      	mov	r0, r6
 80090c6:	f7ff f8bd 	bl	8008244 <_malloc_r>
 80090ca:	b948      	cbnz	r0, 80090e0 <__smakebuf_r+0x44>
 80090cc:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80090d0:	059a      	lsls	r2, r3, #22
 80090d2:	d4ef      	bmi.n	80090b4 <__smakebuf_r+0x18>
 80090d4:	f023 0303 	bic.w	r3, r3, #3
 80090d8:	f043 0302 	orr.w	r3, r3, #2
 80090dc:	81a3      	strh	r3, [r4, #12]
 80090de:	e7e3      	b.n	80090a8 <__smakebuf_r+0xc>
 80090e0:	89a3      	ldrh	r3, [r4, #12]
 80090e2:	6020      	str	r0, [r4, #0]
 80090e4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80090e8:	81a3      	strh	r3, [r4, #12]
 80090ea:	9b00      	ldr	r3, [sp, #0]
 80090ec:	6163      	str	r3, [r4, #20]
 80090ee:	9b01      	ldr	r3, [sp, #4]
 80090f0:	6120      	str	r0, [r4, #16]
 80090f2:	b15b      	cbz	r3, 800910c <__smakebuf_r+0x70>
 80090f4:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80090f8:	4630      	mov	r0, r6
 80090fa:	f000 f81d 	bl	8009138 <_isatty_r>
 80090fe:	b128      	cbz	r0, 800910c <__smakebuf_r+0x70>
 8009100:	89a3      	ldrh	r3, [r4, #12]
 8009102:	f023 0303 	bic.w	r3, r3, #3
 8009106:	f043 0301 	orr.w	r3, r3, #1
 800910a:	81a3      	strh	r3, [r4, #12]
 800910c:	89a3      	ldrh	r3, [r4, #12]
 800910e:	431d      	orrs	r5, r3
 8009110:	81a5      	strh	r5, [r4, #12]
 8009112:	e7cf      	b.n	80090b4 <__smakebuf_r+0x18>

08009114 <_fstat_r>:
 8009114:	b538      	push	{r3, r4, r5, lr}
 8009116:	4d07      	ldr	r5, [pc, #28]	; (8009134 <_fstat_r+0x20>)
 8009118:	2300      	movs	r3, #0
 800911a:	4604      	mov	r4, r0
 800911c:	4608      	mov	r0, r1
 800911e:	4611      	mov	r1, r2
 8009120:	602b      	str	r3, [r5, #0]
 8009122:	f7f9 f8dd 	bl	80022e0 <_fstat>
 8009126:	1c43      	adds	r3, r0, #1
 8009128:	d102      	bne.n	8009130 <_fstat_r+0x1c>
 800912a:	682b      	ldr	r3, [r5, #0]
 800912c:	b103      	cbz	r3, 8009130 <_fstat_r+0x1c>
 800912e:	6023      	str	r3, [r4, #0]
 8009130:	bd38      	pop	{r3, r4, r5, pc}
 8009132:	bf00      	nop
 8009134:	20000b10 	.word	0x20000b10

08009138 <_isatty_r>:
 8009138:	b538      	push	{r3, r4, r5, lr}
 800913a:	4d06      	ldr	r5, [pc, #24]	; (8009154 <_isatty_r+0x1c>)
 800913c:	2300      	movs	r3, #0
 800913e:	4604      	mov	r4, r0
 8009140:	4608      	mov	r0, r1
 8009142:	602b      	str	r3, [r5, #0]
 8009144:	f7f9 f8dc 	bl	8002300 <_isatty>
 8009148:	1c43      	adds	r3, r0, #1
 800914a:	d102      	bne.n	8009152 <_isatty_r+0x1a>
 800914c:	682b      	ldr	r3, [r5, #0]
 800914e:	b103      	cbz	r3, 8009152 <_isatty_r+0x1a>
 8009150:	6023      	str	r3, [r4, #0]
 8009152:	bd38      	pop	{r3, r4, r5, pc}
 8009154:	20000b10 	.word	0x20000b10

08009158 <abort>:
 8009158:	b508      	push	{r3, lr}
 800915a:	2006      	movs	r0, #6
 800915c:	f000 f82c 	bl	80091b8 <raise>
 8009160:	2001      	movs	r0, #1
 8009162:	f7f9 f86e 	bl	8002242 <_exit>

08009166 <_raise_r>:
 8009166:	291f      	cmp	r1, #31
 8009168:	b538      	push	{r3, r4, r5, lr}
 800916a:	4604      	mov	r4, r0
 800916c:	460d      	mov	r5, r1
 800916e:	d904      	bls.n	800917a <_raise_r+0x14>
 8009170:	2316      	movs	r3, #22
 8009172:	6003      	str	r3, [r0, #0]
 8009174:	f04f 30ff 	mov.w	r0, #4294967295
 8009178:	bd38      	pop	{r3, r4, r5, pc}
 800917a:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 800917c:	b112      	cbz	r2, 8009184 <_raise_r+0x1e>
 800917e:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8009182:	b94b      	cbnz	r3, 8009198 <_raise_r+0x32>
 8009184:	4620      	mov	r0, r4
 8009186:	f000 f831 	bl	80091ec <_getpid_r>
 800918a:	462a      	mov	r2, r5
 800918c:	4601      	mov	r1, r0
 800918e:	4620      	mov	r0, r4
 8009190:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8009194:	f000 b818 	b.w	80091c8 <_kill_r>
 8009198:	2b01      	cmp	r3, #1
 800919a:	d00a      	beq.n	80091b2 <_raise_r+0x4c>
 800919c:	1c59      	adds	r1, r3, #1
 800919e:	d103      	bne.n	80091a8 <_raise_r+0x42>
 80091a0:	2316      	movs	r3, #22
 80091a2:	6003      	str	r3, [r0, #0]
 80091a4:	2001      	movs	r0, #1
 80091a6:	e7e7      	b.n	8009178 <_raise_r+0x12>
 80091a8:	2400      	movs	r4, #0
 80091aa:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 80091ae:	4628      	mov	r0, r5
 80091b0:	4798      	blx	r3
 80091b2:	2000      	movs	r0, #0
 80091b4:	e7e0      	b.n	8009178 <_raise_r+0x12>
	...

080091b8 <raise>:
 80091b8:	4b02      	ldr	r3, [pc, #8]	; (80091c4 <raise+0xc>)
 80091ba:	4601      	mov	r1, r0
 80091bc:	6818      	ldr	r0, [r3, #0]
 80091be:	f7ff bfd2 	b.w	8009166 <_raise_r>
 80091c2:	bf00      	nop
 80091c4:	20000098 	.word	0x20000098

080091c8 <_kill_r>:
 80091c8:	b538      	push	{r3, r4, r5, lr}
 80091ca:	4d07      	ldr	r5, [pc, #28]	; (80091e8 <_kill_r+0x20>)
 80091cc:	2300      	movs	r3, #0
 80091ce:	4604      	mov	r4, r0
 80091d0:	4608      	mov	r0, r1
 80091d2:	4611      	mov	r1, r2
 80091d4:	602b      	str	r3, [r5, #0]
 80091d6:	f7f9 f824 	bl	8002222 <_kill>
 80091da:	1c43      	adds	r3, r0, #1
 80091dc:	d102      	bne.n	80091e4 <_kill_r+0x1c>
 80091de:	682b      	ldr	r3, [r5, #0]
 80091e0:	b103      	cbz	r3, 80091e4 <_kill_r+0x1c>
 80091e2:	6023      	str	r3, [r4, #0]
 80091e4:	bd38      	pop	{r3, r4, r5, pc}
 80091e6:	bf00      	nop
 80091e8:	20000b10 	.word	0x20000b10

080091ec <_getpid_r>:
 80091ec:	f7f9 b811 	b.w	8002212 <_getpid>

080091f0 <_init>:
 80091f0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80091f2:	bf00      	nop
 80091f4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80091f6:	bc08      	pop	{r3}
 80091f8:	469e      	mov	lr, r3
 80091fa:	4770      	bx	lr

080091fc <_fini>:
 80091fc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80091fe:	bf00      	nop
 8009200:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009202:	bc08      	pop	{r3}
 8009204:	469e      	mov	lr, r3
 8009206:	4770      	bx	lr
