Flow report for simple_1
Tue Nov 15 14:47:02 2022
Quartus Prime Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Flow Summary
  3. Flow Settings
  4. Flow Non-Default Global Settings
  5. Flow Elapsed Time
  6. Flow OS Summary
  7. Flow Log
  8. Flow Messages
  9. Flow Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2022  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-------------------------------------------------------------------------------+
; Flow Summary                                                                  ;
+---------------------------------+---------------------------------------------+
; Flow Status                     ; Successful - Tue Nov 15 14:47:02 2022       ;
; Quartus Prime Version           ; 21.1.1 Build 850 06/23/2022 SJ Lite Edition ;
; Revision Name                   ; simple_1                                    ;
; Top-level Entity Name           ; simple_3                                    ;
; Family                          ; Cyclone V                                   ;
; Device                          ; 5CSEBA6U23I7                                ;
; Timing Models                   ; Final                                       ;
; Logic utilization (in ALMs)     ; 21 / 41,910 ( < 1 % )                       ;
; Total registers                 ; 80                                          ;
; Total pins                      ; 65 / 314 ( 21 % )                           ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 0 / 5,662,720 ( 0 % )                       ;
; Total DSP Blocks                ; 0 / 112 ( 0 % )                             ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 0 / 6 ( 0 % )                               ;
; Total DLLs                      ; 0 / 4 ( 0 % )                               ;
+---------------------------------+---------------------------------------------+


+-----------------------------------------+
; Flow Settings                           ;
+-------------------+---------------------+
; Option            ; Setting             ;
+-------------------+---------------------+
; Start date & time ; 11/15/2022 13:57:30 ;
; Main task         ; Compilation         ;
; Revision Name     ; simple_1            ;
+-------------------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Flow Non-Default Global Settings                                                                                                               ;
+-------------------------------------+----------------------------------------+---------------+-------------+-----------------------------------+
; Assignment Name                     ; Value                                  ; Default Value ; Entity Name ; Section Id                        ;
+-------------------------------------+----------------------------------------+---------------+-------------+-----------------------------------+
; COMPILER_SIGNATURE_ID               ; 18121623123530.166851705063333         ; --            ; --          ; --                                ;
; EDA_GENERATE_FUNCTIONAL_NETLIST     ; Off                                    ; --            ; --          ; eda_board_design_timing           ;
; EDA_GENERATE_FUNCTIONAL_NETLIST     ; Off                                    ; --            ; --          ; eda_timing_analysis               ;
; EDA_GENERATE_FUNCTIONAL_NETLIST     ; Off                                    ; --            ; --          ; eda_board_design_boundary_scan    ;
; EDA_GENERATE_FUNCTIONAL_NETLIST     ; Off                                    ; --            ; --          ; eda_board_design_signal_integrity ;
; EDA_GENERATE_FUNCTIONAL_NETLIST     ; Off                                    ; --            ; --          ; eda_formal_verification           ;
; EDA_GENERATE_FUNCTIONAL_NETLIST     ; Off                                    ; --            ; --          ; eda_board_design_symbol           ;
; EDA_OUTPUT_DATA_FORMAT              ; Vhdl                                   ; --            ; --          ; eda_simulation                    ;
; EDA_SIMULATION_TOOL                 ; ModelSim (VHDL)                        ; <None>        ; --          ; --                                ;
; EDA_TIME_SCALE                      ; 1 ps                                   ; --            ; --          ; eda_simulation                    ;
; MAX_CORE_JUNCTION_TEMP              ; 100                                    ; --            ; --          ; --                                ;
; MIN_CORE_JUNCTION_TEMP              ; -40                                    ; --            ; --          ; --                                ;
; PARTITION_COLOR                     ; -- (Not supported for targeted family) ; --            ; simple_3    ; Top                               ;
; PARTITION_FITTER_PRESERVATION_LEVEL ; -- (Not supported for targeted family) ; --            ; simple_3    ; Top                               ;
; PARTITION_NETLIST_TYPE              ; -- (Not supported for targeted family) ; --            ; simple_3    ; Top                               ;
; POWER_BOARD_THERMAL_MODEL           ; None (CONSERVATIVE)                    ; --            ; --          ; --                                ;
; POWER_PRESET_COOLING_SOLUTION       ; 23 MM HEAT SINK WITH 200 LFPM AIRFLOW  ; --            ; --          ; --                                ;
; PROJECT_OUTPUT_DIRECTORY            ; output_files                           ; --            ; --          ; --                                ;
; TOP_LEVEL_ENTITY                    ; simple_3                               ; simple_1      ; --          ; --                                ;
+-------------------------------------+----------------------------------------+---------------+-------------+-----------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Flow Elapsed Time                                                                                                        ;
+----------------------+--------------+-------------------------+---------------------+------------------------------------+
; Module Name          ; Elapsed Time ; Average Processors Used ; Peak Virtual Memory ; Total CPU Time (on all processors) ;
+----------------------+--------------+-------------------------+---------------------+------------------------------------+
; Analysis & Synthesis ; 00:00:09     ; 1.0                     ; 503 MB              ; 00:00:15                           ;
; Fitter               ; 00:00:44     ; 1.0                     ; 1876 MB             ; 00:01:01                           ;
; Assembler            ; 00:00:07     ; 1.0                     ; 517 MB              ; 00:00:06                           ;
; Timing Analyzer      ; 00:00:06     ; 1.1                     ; 886 MB              ; 00:00:06                           ;
; EDA Netlist Writer   ; 00:00:01     ; 1.0                     ; 696 MB              ; 00:00:01                           ;
; EDA Netlist Writer   ; 00:00:01     ; 1.0                     ; 690 MB              ; 00:00:01                           ;
; EDA Netlist Writer   ; 00:00:00     ; 1.0                     ; 694 MB              ; 00:00:01                           ;
; EDA Netlist Writer   ; 00:00:01     ; 1.0                     ; 694 MB              ; 00:00:01                           ;
; EDA Netlist Writer   ; 00:00:00     ; 1.0                     ; 694 MB              ; 00:00:01                           ;
; EDA Netlist Writer   ; 00:00:00     ; 1.0                     ; 694 MB              ; 00:00:01                           ;
; EDA Netlist Writer   ; 00:00:01     ; 1.0                     ; 698 MB              ; 00:00:01                           ;
; EDA Netlist Writer   ; 00:00:00     ; 1.0                     ; 694 MB              ; 00:00:01                           ;
; EDA Netlist Writer   ; 00:00:01     ; 1.0                     ; 698 MB              ; 00:00:01                           ;
; EDA Netlist Writer   ; 00:00:01     ; 1.0                     ; 694 MB              ; 00:00:01                           ;
; EDA Netlist Writer   ; 00:00:01     ; 1.0                     ; 697 MB              ; 00:00:01                           ;
; Total                ; 00:01:13     ; --                      ; --                  ; 00:01:39                           ;
+----------------------+--------------+-------------------------+---------------------+------------------------------------+


+----------------------------------------------------------------------------------------+
; Flow OS Summary                                                                        ;
+----------------------+------------------+----------------+------------+----------------+
; Module Name          ; Machine Hostname ; OS Name        ; OS Version ; Processor type ;
+----------------------+------------------+----------------+------------+----------------+
; Analysis & Synthesis ; JM-DELL          ; Ubuntu 22.04.1 ; 22         ; x86_64         ;
; Fitter               ; JM-DELL          ; Ubuntu 22.04.1 ; 22         ; x86_64         ;
; Assembler            ; JM-DELL          ; Ubuntu 22.04.1 ; 22         ; x86_64         ;
; Timing Analyzer      ; JM-DELL          ; Ubuntu 22.04.1 ; 22         ; x86_64         ;
; EDA Netlist Writer   ; JM-DELL          ; Ubuntu 22.04.1 ; 22         ; x86_64         ;
; EDA Netlist Writer   ; JM-DELL          ; Ubuntu 22.04.1 ; 22         ; x86_64         ;
; EDA Netlist Writer   ; JM-DELL          ; Ubuntu 22.04.1 ; 22         ; x86_64         ;
; EDA Netlist Writer   ; JM-DELL          ; Ubuntu 22.04.1 ; 22         ; x86_64         ;
; EDA Netlist Writer   ; JM-DELL          ; Ubuntu 22.04.1 ; 22         ; x86_64         ;
; EDA Netlist Writer   ; JM-DELL          ; Ubuntu 22.04.1 ; 22         ; x86_64         ;
; EDA Netlist Writer   ; JM-DELL          ; Ubuntu 22.04.1 ; 22         ; x86_64         ;
; EDA Netlist Writer   ; JM-DELL          ; Ubuntu 22.04.1 ; 22         ; x86_64         ;
; EDA Netlist Writer   ; JM-DELL          ; Ubuntu 22.04.1 ; 22         ; x86_64         ;
; EDA Netlist Writer   ; JM-DELL          ; Ubuntu 22.04.1 ; 22         ; x86_64         ;
; EDA Netlist Writer   ; JM-DELL          ; Ubuntu 22.04.1 ; 22         ; x86_64         ;
+----------------------+------------------+----------------+------------+----------------+


------------
; Flow Log ;
------------
quartus_map --read_settings_files=on --write_settings_files=off simple_1 -c simple_1
quartus_fit --read_settings_files=off --write_settings_files=off simple_1 -c simple_1
quartus_asm --read_settings_files=off --write_settings_files=off simple_1 -c simple_1
quartus_sta simple_1 -c simple_1
quartus_eda --read_settings_files=off --write_settings_files=off simple_1 -c simple_1
quartus_eda --gen_testbench --tool=modelsim_oem --format=vhdl --write_settings_files=off simple_1 -c simple_1 --vector_source=/home/jm/intelFPGA/20.1/modelsim_ase/bin/Waveform.vwf --testbench_file=/home/jm/github/captronic_formation_fpga_img_proc/quartus_proj/simple_1/simulation/qsim/../../../../intelFPGA/20.1/modelsim_ase/bin/Waveform.vwf.vht
quartus_eda --gen_testbench --tool=modelsim_oem --format=vhdl --write_settings_files=off simple_1 -c simple_1 --vector_source=/home/jm/intelFPGA/20.1/modelsim_ase/bin/Waveform.vwf --testbench_file=/home/jm/github/captronic_formation_fpga_img_proc/quartus_proj/simple_1/simulation/qsim/../../../../intelFPGA/20.1/modelsim_ase/bin/Waveform.vwf.vht
quartus_eda --gen_testbench --tool=modelsim_oem --format=vhdl --write_settings_files=off simple_1 -c simple_1 --vector_source=/home/jm/github/captronic_formation_fpga_img_proc/quartus_proj/simple_1/Waveform1.vwf --testbench_file=/home/jm/github/captronic_formation_fpga_img_proc/quartus_proj/simple_1/simulation/qsim/Waveform1.vwf.vht
quartus_eda --gen_testbench --tool=modelsim_oem --format=vhdl --write_settings_files=off simple_1 -c simple_1 --vector_source=/home/jm/github/captronic_formation_fpga_img_proc/quartus_proj/simple_1/Waveform1.vwf --testbench_file=/home/jm/github/captronic_formation_fpga_img_proc/quartus_proj/simple_1/simulation/qsim/Waveform1.vwf.vht
quartus_eda --gen_testbench --tool=modelsim_oem --format=vhdl --write_settings_files=off simple_1 -c simple_1 --vector_source=/home/jm/github/captronic_formation_fpga_img_proc/quartus_proj/simple_1/Waveform1.vwf --testbench_file=/home/jm/github/captronic_formation_fpga_img_proc/quartus_proj/simple_1/simulation/qsim/Waveform1.vwf.vht
quartus_eda --write_settings_files=off --simulation=on --functional=on --flatten_buses=off --tool=modelsim_oem --format=vhdl --output_directory=/home/jm/github/captronic_formation_fpga_img_proc/quartus_proj/simple_1/simulation/qsim/ simple_1 -c simple_1
quartus_eda --gen_testbench --tool=modelsim_oem --format=vhdl --write_settings_files=off simple_1 -c simple_1 --vector_source=/home/jm/github/captronic_formation_fpga_img_proc/quartus_proj/simple_1/Waveform1.vwf --testbench_file=/home/jm/github/captronic_formation_fpga_img_proc/quartus_proj/simple_1/simulation/qsim/Waveform1.vwf.vht
quartus_eda --write_settings_files=off --simulation=on --functional=on --flatten_buses=off --tool=modelsim_oem --format=vhdl --output_directory=/home/jm/github/captronic_formation_fpga_img_proc/quartus_proj/simple_1/simulation/qsim/ simple_1 -c simple_1
quartus_eda --gen_testbench --tool=modelsim_oem --format=vhdl --write_settings_files=off simple_1 -c simple_1 --vector_source=/home/jm/github/captronic_formation_fpga_img_proc/quartus_proj/simple_1/Waveform1.vwf --testbench_file=/home/jm/github/captronic_formation_fpga_img_proc/quartus_proj/simple_1/simulation/qsim/Waveform1.vwf.vht
quartus_eda --write_settings_files=off --simulation=on --functional=on --flatten_buses=off --tool=modelsim_oem --format=vhdl --output_directory=/home/jm/github/captronic_formation_fpga_img_proc/quartus_proj/simple_1/simulation/qsim/ simple_1 -c simple_1



